
stm32h743_4in_100Khz_fft.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000298  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000151d8  080002a0  080002a0  000012a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00013340  08015478  08015478  00016478  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  080287b8  080287b8  000297b8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  080287c0  080287c0  000297c0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .fini_array   00000004  080287c4  080287c4  000297c4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .data         00000060  24000000  080287c8  0002a000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .dma_buffer   00008190  24000060  08028828  0002a060  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .bss          000248d0  240081f0  080309b8  000321f0  2**2
                  ALLOC
  9 ._user_heap_stack 00000c00  2402cac0  080309b8  00032ac0  2**0
                  ALLOC
 10 .ARM.attributes 0000002e  00000000  00000000  000321f0  2**0
                  CONTENTS, READONLY
 11 .debug_info   0002fae9  00000000  00000000  0003221e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_abbrev 00005786  00000000  00000000  00061d07  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_aranges 00001f28  00000000  00000000  00067490  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_rnglists 00001747  00000000  00000000  000693b8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_line   000218b9  00000000  00000000  0006aaff  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_str    0000aade  00000000  00000000  0008c3b8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .comment      000000b8  00000000  00000000  00096e96  2**0
                  CONTENTS, READONLY
 18 .debug_frame  000089b8  00000000  00000000  00096f50  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line_str 00000053  00000000  00000000  0009f908  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_loc    00004004  00000000  00000000  0009f95b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_ranges 00000198  00000000  00000000  000a395f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080002a0 <__do_global_dtors_aux>:
 80002a0:	b510      	push	{r4, lr}
 80002a2:	4c05      	ldr	r4, [pc, #20]	@ (80002b8 <__do_global_dtors_aux+0x18>)
 80002a4:	7823      	ldrb	r3, [r4, #0]
 80002a6:	b933      	cbnz	r3, 80002b6 <__do_global_dtors_aux+0x16>
 80002a8:	4b04      	ldr	r3, [pc, #16]	@ (80002bc <__do_global_dtors_aux+0x1c>)
 80002aa:	b113      	cbz	r3, 80002b2 <__do_global_dtors_aux+0x12>
 80002ac:	4804      	ldr	r0, [pc, #16]	@ (80002c0 <__do_global_dtors_aux+0x20>)
 80002ae:	f3af 8000 	nop.w
 80002b2:	2301      	movs	r3, #1
 80002b4:	7023      	strb	r3, [r4, #0]
 80002b6:	bd10      	pop	{r4, pc}
 80002b8:	240081f0 	.word	0x240081f0
 80002bc:	00000000 	.word	0x00000000
 80002c0:	08015460 	.word	0x08015460

080002c4 <frame_dummy>:
 80002c4:	b508      	push	{r3, lr}
 80002c6:	4b03      	ldr	r3, [pc, #12]	@ (80002d4 <frame_dummy+0x10>)
 80002c8:	b11b      	cbz	r3, 80002d2 <frame_dummy+0xe>
 80002ca:	4903      	ldr	r1, [pc, #12]	@ (80002d8 <frame_dummy+0x14>)
 80002cc:	4803      	ldr	r0, [pc, #12]	@ (80002dc <frame_dummy+0x18>)
 80002ce:	f3af 8000 	nop.w
 80002d2:	bd08      	pop	{r3, pc}
 80002d4:	00000000 	.word	0x00000000
 80002d8:	240081f4 	.word	0x240081f4
 80002dc:	08015460 	.word	0x08015460

080002e0 <memchr>:
 80002e0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80002e4:	2a10      	cmp	r2, #16
 80002e6:	db2b      	blt.n	8000340 <memchr+0x60>
 80002e8:	f010 0f07 	tst.w	r0, #7
 80002ec:	d008      	beq.n	8000300 <memchr+0x20>
 80002ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80002f2:	3a01      	subs	r2, #1
 80002f4:	428b      	cmp	r3, r1
 80002f6:	d02d      	beq.n	8000354 <memchr+0x74>
 80002f8:	f010 0f07 	tst.w	r0, #7
 80002fc:	b342      	cbz	r2, 8000350 <memchr+0x70>
 80002fe:	d1f6      	bne.n	80002ee <memchr+0xe>
 8000300:	b4f0      	push	{r4, r5, r6, r7}
 8000302:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000306:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800030a:	f022 0407 	bic.w	r4, r2, #7
 800030e:	f07f 0700 	mvns.w	r7, #0
 8000312:	2300      	movs	r3, #0
 8000314:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000318:	3c08      	subs	r4, #8
 800031a:	ea85 0501 	eor.w	r5, r5, r1
 800031e:	ea86 0601 	eor.w	r6, r6, r1
 8000322:	fa85 f547 	uadd8	r5, r5, r7
 8000326:	faa3 f587 	sel	r5, r3, r7
 800032a:	fa86 f647 	uadd8	r6, r6, r7
 800032e:	faa5 f687 	sel	r6, r5, r7
 8000332:	b98e      	cbnz	r6, 8000358 <memchr+0x78>
 8000334:	d1ee      	bne.n	8000314 <memchr+0x34>
 8000336:	bcf0      	pop	{r4, r5, r6, r7}
 8000338:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800033c:	f002 0207 	and.w	r2, r2, #7
 8000340:	b132      	cbz	r2, 8000350 <memchr+0x70>
 8000342:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000346:	3a01      	subs	r2, #1
 8000348:	ea83 0301 	eor.w	r3, r3, r1
 800034c:	b113      	cbz	r3, 8000354 <memchr+0x74>
 800034e:	d1f8      	bne.n	8000342 <memchr+0x62>
 8000350:	2000      	movs	r0, #0
 8000352:	4770      	bx	lr
 8000354:	3801      	subs	r0, #1
 8000356:	4770      	bx	lr
 8000358:	2d00      	cmp	r5, #0
 800035a:	bf06      	itte	eq
 800035c:	4635      	moveq	r5, r6
 800035e:	3803      	subeq	r0, #3
 8000360:	3807      	subne	r0, #7
 8000362:	f015 0f01 	tst.w	r5, #1
 8000366:	d107      	bne.n	8000378 <memchr+0x98>
 8000368:	3001      	adds	r0, #1
 800036a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800036e:	bf02      	ittt	eq
 8000370:	3001      	addeq	r0, #1
 8000372:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000376:	3001      	addeq	r0, #1
 8000378:	bcf0      	pop	{r4, r5, r6, r7}
 800037a:	3801      	subs	r0, #1
 800037c:	4770      	bx	lr
 800037e:	bf00      	nop

08000380 <__aeabi_uldivmod>:
 8000380:	b953      	cbnz	r3, 8000398 <__aeabi_uldivmod+0x18>
 8000382:	b94a      	cbnz	r2, 8000398 <__aeabi_uldivmod+0x18>
 8000384:	2900      	cmp	r1, #0
 8000386:	bf08      	it	eq
 8000388:	2800      	cmpeq	r0, #0
 800038a:	bf1c      	itt	ne
 800038c:	f04f 31ff 	movne.w	r1, #4294967295
 8000390:	f04f 30ff 	movne.w	r0, #4294967295
 8000394:	f000 b988 	b.w	80006a8 <__aeabi_idiv0>
 8000398:	f1ad 0c08 	sub.w	ip, sp, #8
 800039c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80003a0:	f000 f806 	bl	80003b0 <__udivmoddi4>
 80003a4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80003a8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80003ac:	b004      	add	sp, #16
 80003ae:	4770      	bx	lr

080003b0 <__udivmoddi4>:
 80003b0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80003b4:	9d08      	ldr	r5, [sp, #32]
 80003b6:	468e      	mov	lr, r1
 80003b8:	4604      	mov	r4, r0
 80003ba:	4688      	mov	r8, r1
 80003bc:	2b00      	cmp	r3, #0
 80003be:	d14a      	bne.n	8000456 <__udivmoddi4+0xa6>
 80003c0:	428a      	cmp	r2, r1
 80003c2:	4617      	mov	r7, r2
 80003c4:	d962      	bls.n	800048c <__udivmoddi4+0xdc>
 80003c6:	fab2 f682 	clz	r6, r2
 80003ca:	b14e      	cbz	r6, 80003e0 <__udivmoddi4+0x30>
 80003cc:	f1c6 0320 	rsb	r3, r6, #32
 80003d0:	fa01 f806 	lsl.w	r8, r1, r6
 80003d4:	fa20 f303 	lsr.w	r3, r0, r3
 80003d8:	40b7      	lsls	r7, r6
 80003da:	ea43 0808 	orr.w	r8, r3, r8
 80003de:	40b4      	lsls	r4, r6
 80003e0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80003e4:	fa1f fc87 	uxth.w	ip, r7
 80003e8:	fbb8 f1fe 	udiv	r1, r8, lr
 80003ec:	0c23      	lsrs	r3, r4, #16
 80003ee:	fb0e 8811 	mls	r8, lr, r1, r8
 80003f2:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 80003f6:	fb01 f20c 	mul.w	r2, r1, ip
 80003fa:	429a      	cmp	r2, r3
 80003fc:	d909      	bls.n	8000412 <__udivmoddi4+0x62>
 80003fe:	18fb      	adds	r3, r7, r3
 8000400:	f101 30ff 	add.w	r0, r1, #4294967295
 8000404:	f080 80ea 	bcs.w	80005dc <__udivmoddi4+0x22c>
 8000408:	429a      	cmp	r2, r3
 800040a:	f240 80e7 	bls.w	80005dc <__udivmoddi4+0x22c>
 800040e:	3902      	subs	r1, #2
 8000410:	443b      	add	r3, r7
 8000412:	1a9a      	subs	r2, r3, r2
 8000414:	b2a3      	uxth	r3, r4
 8000416:	fbb2 f0fe 	udiv	r0, r2, lr
 800041a:	fb0e 2210 	mls	r2, lr, r0, r2
 800041e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000422:	fb00 fc0c 	mul.w	ip, r0, ip
 8000426:	459c      	cmp	ip, r3
 8000428:	d909      	bls.n	800043e <__udivmoddi4+0x8e>
 800042a:	18fb      	adds	r3, r7, r3
 800042c:	f100 32ff 	add.w	r2, r0, #4294967295
 8000430:	f080 80d6 	bcs.w	80005e0 <__udivmoddi4+0x230>
 8000434:	459c      	cmp	ip, r3
 8000436:	f240 80d3 	bls.w	80005e0 <__udivmoddi4+0x230>
 800043a:	443b      	add	r3, r7
 800043c:	3802      	subs	r0, #2
 800043e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000442:	eba3 030c 	sub.w	r3, r3, ip
 8000446:	2100      	movs	r1, #0
 8000448:	b11d      	cbz	r5, 8000452 <__udivmoddi4+0xa2>
 800044a:	40f3      	lsrs	r3, r6
 800044c:	2200      	movs	r2, #0
 800044e:	e9c5 3200 	strd	r3, r2, [r5]
 8000452:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000456:	428b      	cmp	r3, r1
 8000458:	d905      	bls.n	8000466 <__udivmoddi4+0xb6>
 800045a:	b10d      	cbz	r5, 8000460 <__udivmoddi4+0xb0>
 800045c:	e9c5 0100 	strd	r0, r1, [r5]
 8000460:	2100      	movs	r1, #0
 8000462:	4608      	mov	r0, r1
 8000464:	e7f5      	b.n	8000452 <__udivmoddi4+0xa2>
 8000466:	fab3 f183 	clz	r1, r3
 800046a:	2900      	cmp	r1, #0
 800046c:	d146      	bne.n	80004fc <__udivmoddi4+0x14c>
 800046e:	4573      	cmp	r3, lr
 8000470:	d302      	bcc.n	8000478 <__udivmoddi4+0xc8>
 8000472:	4282      	cmp	r2, r0
 8000474:	f200 8105 	bhi.w	8000682 <__udivmoddi4+0x2d2>
 8000478:	1a84      	subs	r4, r0, r2
 800047a:	eb6e 0203 	sbc.w	r2, lr, r3
 800047e:	2001      	movs	r0, #1
 8000480:	4690      	mov	r8, r2
 8000482:	2d00      	cmp	r5, #0
 8000484:	d0e5      	beq.n	8000452 <__udivmoddi4+0xa2>
 8000486:	e9c5 4800 	strd	r4, r8, [r5]
 800048a:	e7e2      	b.n	8000452 <__udivmoddi4+0xa2>
 800048c:	2a00      	cmp	r2, #0
 800048e:	f000 8090 	beq.w	80005b2 <__udivmoddi4+0x202>
 8000492:	fab2 f682 	clz	r6, r2
 8000496:	2e00      	cmp	r6, #0
 8000498:	f040 80a4 	bne.w	80005e4 <__udivmoddi4+0x234>
 800049c:	1a8a      	subs	r2, r1, r2
 800049e:	0c03      	lsrs	r3, r0, #16
 80004a0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80004a4:	b280      	uxth	r0, r0
 80004a6:	b2bc      	uxth	r4, r7
 80004a8:	2101      	movs	r1, #1
 80004aa:	fbb2 fcfe 	udiv	ip, r2, lr
 80004ae:	fb0e 221c 	mls	r2, lr, ip, r2
 80004b2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80004b6:	fb04 f20c 	mul.w	r2, r4, ip
 80004ba:	429a      	cmp	r2, r3
 80004bc:	d907      	bls.n	80004ce <__udivmoddi4+0x11e>
 80004be:	18fb      	adds	r3, r7, r3
 80004c0:	f10c 38ff 	add.w	r8, ip, #4294967295
 80004c4:	d202      	bcs.n	80004cc <__udivmoddi4+0x11c>
 80004c6:	429a      	cmp	r2, r3
 80004c8:	f200 80e0 	bhi.w	800068c <__udivmoddi4+0x2dc>
 80004cc:	46c4      	mov	ip, r8
 80004ce:	1a9b      	subs	r3, r3, r2
 80004d0:	fbb3 f2fe 	udiv	r2, r3, lr
 80004d4:	fb0e 3312 	mls	r3, lr, r2, r3
 80004d8:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 80004dc:	fb02 f404 	mul.w	r4, r2, r4
 80004e0:	429c      	cmp	r4, r3
 80004e2:	d907      	bls.n	80004f4 <__udivmoddi4+0x144>
 80004e4:	18fb      	adds	r3, r7, r3
 80004e6:	f102 30ff 	add.w	r0, r2, #4294967295
 80004ea:	d202      	bcs.n	80004f2 <__udivmoddi4+0x142>
 80004ec:	429c      	cmp	r4, r3
 80004ee:	f200 80ca 	bhi.w	8000686 <__udivmoddi4+0x2d6>
 80004f2:	4602      	mov	r2, r0
 80004f4:	1b1b      	subs	r3, r3, r4
 80004f6:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 80004fa:	e7a5      	b.n	8000448 <__udivmoddi4+0x98>
 80004fc:	f1c1 0620 	rsb	r6, r1, #32
 8000500:	408b      	lsls	r3, r1
 8000502:	fa22 f706 	lsr.w	r7, r2, r6
 8000506:	431f      	orrs	r7, r3
 8000508:	fa0e f401 	lsl.w	r4, lr, r1
 800050c:	fa20 f306 	lsr.w	r3, r0, r6
 8000510:	fa2e fe06 	lsr.w	lr, lr, r6
 8000514:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000518:	4323      	orrs	r3, r4
 800051a:	fa00 f801 	lsl.w	r8, r0, r1
 800051e:	fa1f fc87 	uxth.w	ip, r7
 8000522:	fbbe f0f9 	udiv	r0, lr, r9
 8000526:	0c1c      	lsrs	r4, r3, #16
 8000528:	fb09 ee10 	mls	lr, r9, r0, lr
 800052c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000530:	fb00 fe0c 	mul.w	lr, r0, ip
 8000534:	45a6      	cmp	lr, r4
 8000536:	fa02 f201 	lsl.w	r2, r2, r1
 800053a:	d909      	bls.n	8000550 <__udivmoddi4+0x1a0>
 800053c:	193c      	adds	r4, r7, r4
 800053e:	f100 3aff 	add.w	sl, r0, #4294967295
 8000542:	f080 809c 	bcs.w	800067e <__udivmoddi4+0x2ce>
 8000546:	45a6      	cmp	lr, r4
 8000548:	f240 8099 	bls.w	800067e <__udivmoddi4+0x2ce>
 800054c:	3802      	subs	r0, #2
 800054e:	443c      	add	r4, r7
 8000550:	eba4 040e 	sub.w	r4, r4, lr
 8000554:	fa1f fe83 	uxth.w	lr, r3
 8000558:	fbb4 f3f9 	udiv	r3, r4, r9
 800055c:	fb09 4413 	mls	r4, r9, r3, r4
 8000560:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000564:	fb03 fc0c 	mul.w	ip, r3, ip
 8000568:	45a4      	cmp	ip, r4
 800056a:	d908      	bls.n	800057e <__udivmoddi4+0x1ce>
 800056c:	193c      	adds	r4, r7, r4
 800056e:	f103 3eff 	add.w	lr, r3, #4294967295
 8000572:	f080 8082 	bcs.w	800067a <__udivmoddi4+0x2ca>
 8000576:	45a4      	cmp	ip, r4
 8000578:	d97f      	bls.n	800067a <__udivmoddi4+0x2ca>
 800057a:	3b02      	subs	r3, #2
 800057c:	443c      	add	r4, r7
 800057e:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000582:	eba4 040c 	sub.w	r4, r4, ip
 8000586:	fba0 ec02 	umull	lr, ip, r0, r2
 800058a:	4564      	cmp	r4, ip
 800058c:	4673      	mov	r3, lr
 800058e:	46e1      	mov	r9, ip
 8000590:	d362      	bcc.n	8000658 <__udivmoddi4+0x2a8>
 8000592:	d05f      	beq.n	8000654 <__udivmoddi4+0x2a4>
 8000594:	b15d      	cbz	r5, 80005ae <__udivmoddi4+0x1fe>
 8000596:	ebb8 0203 	subs.w	r2, r8, r3
 800059a:	eb64 0409 	sbc.w	r4, r4, r9
 800059e:	fa04 f606 	lsl.w	r6, r4, r6
 80005a2:	fa22 f301 	lsr.w	r3, r2, r1
 80005a6:	431e      	orrs	r6, r3
 80005a8:	40cc      	lsrs	r4, r1
 80005aa:	e9c5 6400 	strd	r6, r4, [r5]
 80005ae:	2100      	movs	r1, #0
 80005b0:	e74f      	b.n	8000452 <__udivmoddi4+0xa2>
 80005b2:	fbb1 fcf2 	udiv	ip, r1, r2
 80005b6:	0c01      	lsrs	r1, r0, #16
 80005b8:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 80005bc:	b280      	uxth	r0, r0
 80005be:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 80005c2:	463b      	mov	r3, r7
 80005c4:	4638      	mov	r0, r7
 80005c6:	463c      	mov	r4, r7
 80005c8:	46b8      	mov	r8, r7
 80005ca:	46be      	mov	lr, r7
 80005cc:	2620      	movs	r6, #32
 80005ce:	fbb1 f1f7 	udiv	r1, r1, r7
 80005d2:	eba2 0208 	sub.w	r2, r2, r8
 80005d6:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 80005da:	e766      	b.n	80004aa <__udivmoddi4+0xfa>
 80005dc:	4601      	mov	r1, r0
 80005de:	e718      	b.n	8000412 <__udivmoddi4+0x62>
 80005e0:	4610      	mov	r0, r2
 80005e2:	e72c      	b.n	800043e <__udivmoddi4+0x8e>
 80005e4:	f1c6 0220 	rsb	r2, r6, #32
 80005e8:	fa2e f302 	lsr.w	r3, lr, r2
 80005ec:	40b7      	lsls	r7, r6
 80005ee:	40b1      	lsls	r1, r6
 80005f0:	fa20 f202 	lsr.w	r2, r0, r2
 80005f4:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80005f8:	430a      	orrs	r2, r1
 80005fa:	fbb3 f8fe 	udiv	r8, r3, lr
 80005fe:	b2bc      	uxth	r4, r7
 8000600:	fb0e 3318 	mls	r3, lr, r8, r3
 8000604:	0c11      	lsrs	r1, r2, #16
 8000606:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800060a:	fb08 f904 	mul.w	r9, r8, r4
 800060e:	40b0      	lsls	r0, r6
 8000610:	4589      	cmp	r9, r1
 8000612:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000616:	b280      	uxth	r0, r0
 8000618:	d93e      	bls.n	8000698 <__udivmoddi4+0x2e8>
 800061a:	1879      	adds	r1, r7, r1
 800061c:	f108 3cff 	add.w	ip, r8, #4294967295
 8000620:	d201      	bcs.n	8000626 <__udivmoddi4+0x276>
 8000622:	4589      	cmp	r9, r1
 8000624:	d81f      	bhi.n	8000666 <__udivmoddi4+0x2b6>
 8000626:	eba1 0109 	sub.w	r1, r1, r9
 800062a:	fbb1 f9fe 	udiv	r9, r1, lr
 800062e:	fb09 f804 	mul.w	r8, r9, r4
 8000632:	fb0e 1119 	mls	r1, lr, r9, r1
 8000636:	b292      	uxth	r2, r2
 8000638:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800063c:	4542      	cmp	r2, r8
 800063e:	d229      	bcs.n	8000694 <__udivmoddi4+0x2e4>
 8000640:	18ba      	adds	r2, r7, r2
 8000642:	f109 31ff 	add.w	r1, r9, #4294967295
 8000646:	d2c4      	bcs.n	80005d2 <__udivmoddi4+0x222>
 8000648:	4542      	cmp	r2, r8
 800064a:	d2c2      	bcs.n	80005d2 <__udivmoddi4+0x222>
 800064c:	f1a9 0102 	sub.w	r1, r9, #2
 8000650:	443a      	add	r2, r7
 8000652:	e7be      	b.n	80005d2 <__udivmoddi4+0x222>
 8000654:	45f0      	cmp	r8, lr
 8000656:	d29d      	bcs.n	8000594 <__udivmoddi4+0x1e4>
 8000658:	ebbe 0302 	subs.w	r3, lr, r2
 800065c:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000660:	3801      	subs	r0, #1
 8000662:	46e1      	mov	r9, ip
 8000664:	e796      	b.n	8000594 <__udivmoddi4+0x1e4>
 8000666:	eba7 0909 	sub.w	r9, r7, r9
 800066a:	4449      	add	r1, r9
 800066c:	f1a8 0c02 	sub.w	ip, r8, #2
 8000670:	fbb1 f9fe 	udiv	r9, r1, lr
 8000674:	fb09 f804 	mul.w	r8, r9, r4
 8000678:	e7db      	b.n	8000632 <__udivmoddi4+0x282>
 800067a:	4673      	mov	r3, lr
 800067c:	e77f      	b.n	800057e <__udivmoddi4+0x1ce>
 800067e:	4650      	mov	r0, sl
 8000680:	e766      	b.n	8000550 <__udivmoddi4+0x1a0>
 8000682:	4608      	mov	r0, r1
 8000684:	e6fd      	b.n	8000482 <__udivmoddi4+0xd2>
 8000686:	443b      	add	r3, r7
 8000688:	3a02      	subs	r2, #2
 800068a:	e733      	b.n	80004f4 <__udivmoddi4+0x144>
 800068c:	f1ac 0c02 	sub.w	ip, ip, #2
 8000690:	443b      	add	r3, r7
 8000692:	e71c      	b.n	80004ce <__udivmoddi4+0x11e>
 8000694:	4649      	mov	r1, r9
 8000696:	e79c      	b.n	80005d2 <__udivmoddi4+0x222>
 8000698:	eba1 0109 	sub.w	r1, r1, r9
 800069c:	46c4      	mov	ip, r8
 800069e:	fbb1 f9fe 	udiv	r9, r1, lr
 80006a2:	fb09 f804 	mul.w	r8, r9, r4
 80006a6:	e7c4      	b.n	8000632 <__udivmoddi4+0x282>

080006a8 <__aeabi_idiv0>:
 80006a8:	4770      	bx	lr
 80006aa:	bf00      	nop

080006ac <FFT_Timer_Proc>:

uint16_t usTimeContinue100msBuff[4] = {0,0,0,0};
uint16_t usTimeChange100msBuff[4] = {0,0,0,0};
uint16_t usTimeDetect100msBuff[4] = {0,0,0,0};
void FFT_Timer_Proc()
{
 80006ac:	b480      	push	{r7}
 80006ae:	af00      	add	r7, sp, #0
	if(unTimer1MsTicks>=100)
 80006b0:	4b41      	ldr	r3, [pc, #260]	@ (80007b8 <FFT_Timer_Proc+0x10c>)
 80006b2:	681b      	ldr	r3, [r3, #0]
 80006b4:	2b63      	cmp	r3, #99	@ 0x63
 80006b6:	d97a      	bls.n	80007ae <FFT_Timer_Proc+0x102>
	{
		unTimer1MsTicks = 0;
 80006b8:	4b3f      	ldr	r3, [pc, #252]	@ (80007b8 <FFT_Timer_Proc+0x10c>)
 80006ba:	2200      	movs	r2, #0
 80006bc:	601a      	str	r2, [r3, #0]
		if(usTimeDetect100msBuff[0]>0)
 80006be:	4b3f      	ldr	r3, [pc, #252]	@ (80007bc <FFT_Timer_Proc+0x110>)
 80006c0:	881b      	ldrh	r3, [r3, #0]
 80006c2:	2b00      	cmp	r3, #0
 80006c4:	d00c      	beq.n	80006e0 <FFT_Timer_Proc+0x34>
		{
			if(usTimeContinue100msBuff[0] < 6000) usTimeContinue100msBuff[0]++;
 80006c6:	4b3e      	ldr	r3, [pc, #248]	@ (80007c0 <FFT_Timer_Proc+0x114>)
 80006c8:	881b      	ldrh	r3, [r3, #0]
 80006ca:	f241 726f 	movw	r2, #5999	@ 0x176f
 80006ce:	4293      	cmp	r3, r2
 80006d0:	d809      	bhi.n	80006e6 <FFT_Timer_Proc+0x3a>
 80006d2:	4b3b      	ldr	r3, [pc, #236]	@ (80007c0 <FFT_Timer_Proc+0x114>)
 80006d4:	881b      	ldrh	r3, [r3, #0]
 80006d6:	3301      	adds	r3, #1
 80006d8:	b29a      	uxth	r2, r3
 80006da:	4b39      	ldr	r3, [pc, #228]	@ (80007c0 <FFT_Timer_Proc+0x114>)
 80006dc:	801a      	strh	r2, [r3, #0]
 80006de:	e002      	b.n	80006e6 <FFT_Timer_Proc+0x3a>
		}
		else usTimeContinue100msBuff[0] = 0;
 80006e0:	4b37      	ldr	r3, [pc, #220]	@ (80007c0 <FFT_Timer_Proc+0x114>)
 80006e2:	2200      	movs	r2, #0
 80006e4:	801a      	strh	r2, [r3, #0]
		if(usTimeDetect100msBuff[1]>0)
 80006e6:	4b35      	ldr	r3, [pc, #212]	@ (80007bc <FFT_Timer_Proc+0x110>)
 80006e8:	885b      	ldrh	r3, [r3, #2]
 80006ea:	2b00      	cmp	r3, #0
 80006ec:	d00c      	beq.n	8000708 <FFT_Timer_Proc+0x5c>
		{
			if(usTimeContinue100msBuff[1] < 6000) usTimeContinue100msBuff[1]++;
 80006ee:	4b34      	ldr	r3, [pc, #208]	@ (80007c0 <FFT_Timer_Proc+0x114>)
 80006f0:	885b      	ldrh	r3, [r3, #2]
 80006f2:	f241 726f 	movw	r2, #5999	@ 0x176f
 80006f6:	4293      	cmp	r3, r2
 80006f8:	d809      	bhi.n	800070e <FFT_Timer_Proc+0x62>
 80006fa:	4b31      	ldr	r3, [pc, #196]	@ (80007c0 <FFT_Timer_Proc+0x114>)
 80006fc:	885b      	ldrh	r3, [r3, #2]
 80006fe:	3301      	adds	r3, #1
 8000700:	b29a      	uxth	r2, r3
 8000702:	4b2f      	ldr	r3, [pc, #188]	@ (80007c0 <FFT_Timer_Proc+0x114>)
 8000704:	805a      	strh	r2, [r3, #2]
 8000706:	e002      	b.n	800070e <FFT_Timer_Proc+0x62>
		}
		else usTimeContinue100msBuff[1] = 0;
 8000708:	4b2d      	ldr	r3, [pc, #180]	@ (80007c0 <FFT_Timer_Proc+0x114>)
 800070a:	2200      	movs	r2, #0
 800070c:	805a      	strh	r2, [r3, #2]
		if(usTimeDetect100msBuff[2]>0)
 800070e:	4b2b      	ldr	r3, [pc, #172]	@ (80007bc <FFT_Timer_Proc+0x110>)
 8000710:	889b      	ldrh	r3, [r3, #4]
 8000712:	2b00      	cmp	r3, #0
 8000714:	d00c      	beq.n	8000730 <FFT_Timer_Proc+0x84>
		{
			if(usTimeContinue100msBuff[2] < 6000) usTimeContinue100msBuff[2]++;
 8000716:	4b2a      	ldr	r3, [pc, #168]	@ (80007c0 <FFT_Timer_Proc+0x114>)
 8000718:	889b      	ldrh	r3, [r3, #4]
 800071a:	f241 726f 	movw	r2, #5999	@ 0x176f
 800071e:	4293      	cmp	r3, r2
 8000720:	d809      	bhi.n	8000736 <FFT_Timer_Proc+0x8a>
 8000722:	4b27      	ldr	r3, [pc, #156]	@ (80007c0 <FFT_Timer_Proc+0x114>)
 8000724:	889b      	ldrh	r3, [r3, #4]
 8000726:	3301      	adds	r3, #1
 8000728:	b29a      	uxth	r2, r3
 800072a:	4b25      	ldr	r3, [pc, #148]	@ (80007c0 <FFT_Timer_Proc+0x114>)
 800072c:	809a      	strh	r2, [r3, #4]
 800072e:	e002      	b.n	8000736 <FFT_Timer_Proc+0x8a>
		}
		else usTimeContinue100msBuff[2] = 0;
 8000730:	4b23      	ldr	r3, [pc, #140]	@ (80007c0 <FFT_Timer_Proc+0x114>)
 8000732:	2200      	movs	r2, #0
 8000734:	809a      	strh	r2, [r3, #4]
		if(usTimeDetect100msBuff[3]>0)
 8000736:	4b21      	ldr	r3, [pc, #132]	@ (80007bc <FFT_Timer_Proc+0x110>)
 8000738:	88db      	ldrh	r3, [r3, #6]
 800073a:	2b00      	cmp	r3, #0
 800073c:	d00c      	beq.n	8000758 <FFT_Timer_Proc+0xac>
		{
			if(usTimeContinue100msBuff[3] < 6000) usTimeContinue100msBuff[3]++;
 800073e:	4b20      	ldr	r3, [pc, #128]	@ (80007c0 <FFT_Timer_Proc+0x114>)
 8000740:	88db      	ldrh	r3, [r3, #6]
 8000742:	f241 726f 	movw	r2, #5999	@ 0x176f
 8000746:	4293      	cmp	r3, r2
 8000748:	d809      	bhi.n	800075e <FFT_Timer_Proc+0xb2>
 800074a:	4b1d      	ldr	r3, [pc, #116]	@ (80007c0 <FFT_Timer_Proc+0x114>)
 800074c:	88db      	ldrh	r3, [r3, #6]
 800074e:	3301      	adds	r3, #1
 8000750:	b29a      	uxth	r2, r3
 8000752:	4b1b      	ldr	r3, [pc, #108]	@ (80007c0 <FFT_Timer_Proc+0x114>)
 8000754:	80da      	strh	r2, [r3, #6]
 8000756:	e002      	b.n	800075e <FFT_Timer_Proc+0xb2>
		}
		else usTimeContinue100msBuff[3] = 0;
 8000758:	4b19      	ldr	r3, [pc, #100]	@ (80007c0 <FFT_Timer_Proc+0x114>)
 800075a:	2200      	movs	r2, #0
 800075c:	80da      	strh	r2, [r3, #6]

		if(usTimeDetect100msBuff[0] > 0) usTimeDetect100msBuff[0]--;
 800075e:	4b17      	ldr	r3, [pc, #92]	@ (80007bc <FFT_Timer_Proc+0x110>)
 8000760:	881b      	ldrh	r3, [r3, #0]
 8000762:	2b00      	cmp	r3, #0
 8000764:	d005      	beq.n	8000772 <FFT_Timer_Proc+0xc6>
 8000766:	4b15      	ldr	r3, [pc, #84]	@ (80007bc <FFT_Timer_Proc+0x110>)
 8000768:	881b      	ldrh	r3, [r3, #0]
 800076a:	3b01      	subs	r3, #1
 800076c:	b29a      	uxth	r2, r3
 800076e:	4b13      	ldr	r3, [pc, #76]	@ (80007bc <FFT_Timer_Proc+0x110>)
 8000770:	801a      	strh	r2, [r3, #0]
		if(usTimeDetect100msBuff[1] > 0) usTimeDetect100msBuff[1]--;
 8000772:	4b12      	ldr	r3, [pc, #72]	@ (80007bc <FFT_Timer_Proc+0x110>)
 8000774:	885b      	ldrh	r3, [r3, #2]
 8000776:	2b00      	cmp	r3, #0
 8000778:	d005      	beq.n	8000786 <FFT_Timer_Proc+0xda>
 800077a:	4b10      	ldr	r3, [pc, #64]	@ (80007bc <FFT_Timer_Proc+0x110>)
 800077c:	885b      	ldrh	r3, [r3, #2]
 800077e:	3b01      	subs	r3, #1
 8000780:	b29a      	uxth	r2, r3
 8000782:	4b0e      	ldr	r3, [pc, #56]	@ (80007bc <FFT_Timer_Proc+0x110>)
 8000784:	805a      	strh	r2, [r3, #2]
		if(usTimeDetect100msBuff[2] > 0) usTimeDetect100msBuff[2]--;
 8000786:	4b0d      	ldr	r3, [pc, #52]	@ (80007bc <FFT_Timer_Proc+0x110>)
 8000788:	889b      	ldrh	r3, [r3, #4]
 800078a:	2b00      	cmp	r3, #0
 800078c:	d005      	beq.n	800079a <FFT_Timer_Proc+0xee>
 800078e:	4b0b      	ldr	r3, [pc, #44]	@ (80007bc <FFT_Timer_Proc+0x110>)
 8000790:	889b      	ldrh	r3, [r3, #4]
 8000792:	3b01      	subs	r3, #1
 8000794:	b29a      	uxth	r2, r3
 8000796:	4b09      	ldr	r3, [pc, #36]	@ (80007bc <FFT_Timer_Proc+0x110>)
 8000798:	809a      	strh	r2, [r3, #4]
		if(usTimeDetect100msBuff[3] > 0) usTimeDetect100msBuff[3]--;
 800079a:	4b08      	ldr	r3, [pc, #32]	@ (80007bc <FFT_Timer_Proc+0x110>)
 800079c:	88db      	ldrh	r3, [r3, #6]
 800079e:	2b00      	cmp	r3, #0
 80007a0:	d005      	beq.n	80007ae <FFT_Timer_Proc+0x102>
 80007a2:	4b06      	ldr	r3, [pc, #24]	@ (80007bc <FFT_Timer_Proc+0x110>)
 80007a4:	88db      	ldrh	r3, [r3, #6]
 80007a6:	3b01      	subs	r3, #1
 80007a8:	b29a      	uxth	r2, r3
 80007aa:	4b04      	ldr	r3, [pc, #16]	@ (80007bc <FFT_Timer_Proc+0x110>)
 80007ac:	80da      	strh	r2, [r3, #6]
	}
}
 80007ae:	bf00      	nop
 80007b0:	46bd      	mov	sp, r7
 80007b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007b6:	4770      	bx	lr
 80007b8:	2401a278 	.word	0x2401a278
 80007bc:	24016244 	.word	0x24016244
 80007c0:	2401623c 	.word	0x2401623c

080007c4 <FFT_Buff_Init>:


void FFT_Buff_Init()
{
 80007c4:	b580      	push	{r7, lr}
 80007c6:	b082      	sub	sp, #8
 80007c8:	af00      	add	r7, sp, #0
	int i;
	for(i=0;i<FFT_LENGTH;i++)
 80007ca:	2300      	movs	r3, #0
 80007cc:	607b      	str	r3, [r7, #4]
 80007ce:	e02b      	b.n	8000828 <FFT_Buff_Init+0x64>
	{
		fFftOutBuff[0][i] = 0;
 80007d0:	4a32      	ldr	r2, [pc, #200]	@ (800089c <FFT_Buff_Init+0xd8>)
 80007d2:	687b      	ldr	r3, [r7, #4]
 80007d4:	009b      	lsls	r3, r3, #2
 80007d6:	4413      	add	r3, r2
 80007d8:	f04f 0200 	mov.w	r2, #0
 80007dc:	601a      	str	r2, [r3, #0]
		fFftOutBuff[1][i] = 0;
 80007de:	4a2f      	ldr	r2, [pc, #188]	@ (800089c <FFT_Buff_Init+0xd8>)
 80007e0:	687b      	ldr	r3, [r7, #4]
 80007e2:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80007e6:	009b      	lsls	r3, r3, #2
 80007e8:	4413      	add	r3, r2
 80007ea:	f04f 0200 	mov.w	r2, #0
 80007ee:	601a      	str	r2, [r3, #0]
		fFftOutBuff[2][i] = 0;
 80007f0:	4a2a      	ldr	r2, [pc, #168]	@ (800089c <FFT_Buff_Init+0xd8>)
 80007f2:	687b      	ldr	r3, [r7, #4]
 80007f4:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80007f8:	009b      	lsls	r3, r3, #2
 80007fa:	4413      	add	r3, r2
 80007fc:	f04f 0200 	mov.w	r2, #0
 8000800:	601a      	str	r2, [r3, #0]
		fFftOutBuff[3][i] = 0;
 8000802:	4a26      	ldr	r2, [pc, #152]	@ (800089c <FFT_Buff_Init+0xd8>)
 8000804:	687b      	ldr	r3, [r7, #4]
 8000806:	f503 53c0 	add.w	r3, r3, #6144	@ 0x1800
 800080a:	009b      	lsls	r3, r3, #2
 800080c:	4413      	add	r3, r2
 800080e:	f04f 0200 	mov.w	r2, #0
 8000812:	601a      	str	r2, [r3, #0]
		fFftInBuff[i] = 0;
 8000814:	4a22      	ldr	r2, [pc, #136]	@ (80008a0 <FFT_Buff_Init+0xdc>)
 8000816:	687b      	ldr	r3, [r7, #4]
 8000818:	009b      	lsls	r3, r3, #2
 800081a:	4413      	add	r3, r2
 800081c:	f04f 0200 	mov.w	r2, #0
 8000820:	601a      	str	r2, [r3, #0]
	for(i=0;i<FFT_LENGTH;i++)
 8000822:	687b      	ldr	r3, [r7, #4]
 8000824:	3301      	adds	r3, #1
 8000826:	607b      	str	r3, [r7, #4]
 8000828:	687b      	ldr	r3, [r7, #4]
 800082a:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800082e:	dbcf      	blt.n	80007d0 <FFT_Buff_Init+0xc>
	}
	for(i=0;i<(FFT_LENGTH/2);i++)
 8000830:	2300      	movs	r3, #0
 8000832:	607b      	str	r3, [r7, #4]
 8000834:	e024      	b.n	8000880 <FFT_Buff_Init+0xbc>
	{
		fMagPowerBuff[0][i] = 0;
 8000836:	4a1b      	ldr	r2, [pc, #108]	@ (80008a4 <FFT_Buff_Init+0xe0>)
 8000838:	687b      	ldr	r3, [r7, #4]
 800083a:	009b      	lsls	r3, r3, #2
 800083c:	4413      	add	r3, r2
 800083e:	f04f 0200 	mov.w	r2, #0
 8000842:	601a      	str	r2, [r3, #0]
		fMagPowerBuff[1][i] = 0;
 8000844:	4a17      	ldr	r2, [pc, #92]	@ (80008a4 <FFT_Buff_Init+0xe0>)
 8000846:	687b      	ldr	r3, [r7, #4]
 8000848:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800084c:	009b      	lsls	r3, r3, #2
 800084e:	4413      	add	r3, r2
 8000850:	f04f 0200 	mov.w	r2, #0
 8000854:	601a      	str	r2, [r3, #0]
		fMagPowerBuff[2][i] = 0;
 8000856:	4a13      	ldr	r2, [pc, #76]	@ (80008a4 <FFT_Buff_Init+0xe0>)
 8000858:	687b      	ldr	r3, [r7, #4]
 800085a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800085e:	009b      	lsls	r3, r3, #2
 8000860:	4413      	add	r3, r2
 8000862:	f04f 0200 	mov.w	r2, #0
 8000866:	601a      	str	r2, [r3, #0]
		fMagPowerBuff[3][i] = 0;
 8000868:	4a0e      	ldr	r2, [pc, #56]	@ (80008a4 <FFT_Buff_Init+0xe0>)
 800086a:	687b      	ldr	r3, [r7, #4]
 800086c:	f503 6340 	add.w	r3, r3, #3072	@ 0xc00
 8000870:	009b      	lsls	r3, r3, #2
 8000872:	4413      	add	r3, r2
 8000874:	f04f 0200 	mov.w	r2, #0
 8000878:	601a      	str	r2, [r3, #0]
	for(i=0;i<(FFT_LENGTH/2);i++)
 800087a:	687b      	ldr	r3, [r7, #4]
 800087c:	3301      	adds	r3, #1
 800087e:	607b      	str	r3, [r7, #4]
 8000880:	687b      	ldr	r3, [r7, #4]
 8000882:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8000886:	dbd6      	blt.n	8000836 <FFT_Buff_Init+0x72>
	}
	arm_rfft_fast_init_f32(&fft_handler, FFT_LENGTH);
 8000888:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 800088c:	4806      	ldr	r0, [pc, #24]	@ (80008a8 <FFT_Buff_Init+0xe4>)
 800088e:	f013 f873 	bl	8013978 <arm_rfft_fast_init_f32>
}
 8000892:	bf00      	nop
 8000894:	3708      	adds	r7, #8
 8000896:	46bd      	mov	sp, r7
 8000898:	bd80      	pop	{r7, pc}
 800089a:	bf00      	nop
 800089c:	2400a20c 	.word	0x2400a20c
 80008a0:	2400820c 	.word	0x2400820c
 80008a4:	2401220c 	.word	0x2401220c
 80008a8:	2401620c 	.word	0x2401620c

080008ac <FFT_Peak_Detect>:
uint16_t usMagPowerPeakDetectBuff[4][FFT_LENGTH];
int32_t nMagPowerPeakDetectBuff[4][FFT_LENGTH];
int32_t nMagPowerSumBuff[5];
uint16_t usMagPowerSumInx;
void FFT_Peak_Detect(uint8_t ch)
{
 80008ac:	b480      	push	{r7}
 80008ae:	b087      	sub	sp, #28
 80008b0:	af00      	add	r7, sp, #0
 80008b2:	4603      	mov	r3, r0
 80008b4:	71fb      	strb	r3, [r7, #7]
	int i,j;
	int cnt;
	int32_t val;
	ucMagPowerUpFlag = 1;
 80008b6:	4b7b      	ldr	r3, [pc, #492]	@ (8000aa4 <FFT_Peak_Detect+0x1f8>)
 80008b8:	2201      	movs	r2, #1
 80008ba:	701a      	strb	r2, [r3, #0]
	cnt = 0;
 80008bc:	2300      	movs	r3, #0
 80008be:	613b      	str	r3, [r7, #16]
	j=0;
 80008c0:	2300      	movs	r3, #0
 80008c2:	60fb      	str	r3, [r7, #12]
	nMagPowerSumData = 0;
 80008c4:	4b78      	ldr	r3, [pc, #480]	@ (8000aa8 <FFT_Peak_Detect+0x1fc>)
 80008c6:	2200      	movs	r2, #0
 80008c8:	601a      	str	r2, [r3, #0]
	nMagPowerSumBuff[0] = 0;
 80008ca:	4b78      	ldr	r3, [pc, #480]	@ (8000aac <FFT_Peak_Detect+0x200>)
 80008cc:	2200      	movs	r2, #0
 80008ce:	601a      	str	r2, [r3, #0]
	nMagPowerSumBuff[1] = 0;
 80008d0:	4b76      	ldr	r3, [pc, #472]	@ (8000aac <FFT_Peak_Detect+0x200>)
 80008d2:	2200      	movs	r2, #0
 80008d4:	605a      	str	r2, [r3, #4]
	nMagPowerSumBuff[2] = 0;
 80008d6:	4b75      	ldr	r3, [pc, #468]	@ (8000aac <FFT_Peak_Detect+0x200>)
 80008d8:	2200      	movs	r2, #0
 80008da:	609a      	str	r2, [r3, #8]
	nMagPowerSumBuff[3] = 0;
 80008dc:	4b73      	ldr	r3, [pc, #460]	@ (8000aac <FFT_Peak_Detect+0x200>)
 80008de:	2200      	movs	r2, #0
 80008e0:	60da      	str	r2, [r3, #12]
	nMagPowerSumBuff[4] = 0;
 80008e2:	4b72      	ldr	r3, [pc, #456]	@ (8000aac <FFT_Peak_Detect+0x200>)
 80008e4:	2200      	movs	r2, #0
 80008e6:	611a      	str	r2, [r3, #16]
	usMagPowerSumInx = 0;
 80008e8:	4b71      	ldr	r3, [pc, #452]	@ (8000ab0 <FFT_Peak_Detect+0x204>)
 80008ea:	2200      	movs	r2, #0
 80008ec:	801a      	strh	r2, [r3, #0]
	for(i=1;i<(FFT_LENGTH/2);i++)
 80008ee:	2301      	movs	r3, #1
 80008f0:	617b      	str	r3, [r7, #20]
 80008f2:	e044      	b.n	800097e <FFT_Peak_Detect+0xd2>
	{
		if(fMagPowerBuff[ch][i] > nMagPowerSumData)
 80008f4:	79fb      	ldrb	r3, [r7, #7]
 80008f6:	496f      	ldr	r1, [pc, #444]	@ (8000ab4 <FFT_Peak_Detect+0x208>)
 80008f8:	029a      	lsls	r2, r3, #10
 80008fa:	697b      	ldr	r3, [r7, #20]
 80008fc:	4413      	add	r3, r2
 80008fe:	009b      	lsls	r3, r3, #2
 8000900:	440b      	add	r3, r1
 8000902:	ed93 7a00 	vldr	s14, [r3]
 8000906:	4b68      	ldr	r3, [pc, #416]	@ (8000aa8 <FFT_Peak_Detect+0x1fc>)
 8000908:	681b      	ldr	r3, [r3, #0]
 800090a:	ee07 3a90 	vmov	s15, r3
 800090e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8000912:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8000916:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800091a:	dd2d      	ble.n	8000978 <FFT_Peak_Detect+0xcc>
		{
			nMagPowerSumData = fMagPowerBuff[ch][i];
 800091c:	79fb      	ldrb	r3, [r7, #7]
 800091e:	4965      	ldr	r1, [pc, #404]	@ (8000ab4 <FFT_Peak_Detect+0x208>)
 8000920:	029a      	lsls	r2, r3, #10
 8000922:	697b      	ldr	r3, [r7, #20]
 8000924:	4413      	add	r3, r2
 8000926:	009b      	lsls	r3, r3, #2
 8000928:	440b      	add	r3, r1
 800092a:	edd3 7a00 	vldr	s15, [r3]
 800092e:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8000932:	ee17 2a90 	vmov	r2, s15
 8000936:	4b5c      	ldr	r3, [pc, #368]	@ (8000aa8 <FFT_Peak_Detect+0x1fc>)
 8000938:	601a      	str	r2, [r3, #0]
			nMagPowerSumBuff[usMagPowerSumInx] = i*10;
 800093a:	4b5d      	ldr	r3, [pc, #372]	@ (8000ab0 <FFT_Peak_Detect+0x204>)
 800093c:	881b      	ldrh	r3, [r3, #0]
 800093e:	4619      	mov	r1, r3
 8000940:	697a      	ldr	r2, [r7, #20]
 8000942:	4613      	mov	r3, r2
 8000944:	009b      	lsls	r3, r3, #2
 8000946:	4413      	add	r3, r2
 8000948:	005b      	lsls	r3, r3, #1
 800094a:	461a      	mov	r2, r3
 800094c:	4b57      	ldr	r3, [pc, #348]	@ (8000aac <FFT_Peak_Detect+0x200>)
 800094e:	f843 2021 	str.w	r2, [r3, r1, lsl #2]
			usMagPowerSumInx++;
 8000952:	4b57      	ldr	r3, [pc, #348]	@ (8000ab0 <FFT_Peak_Detect+0x204>)
 8000954:	881b      	ldrh	r3, [r3, #0]
 8000956:	3301      	adds	r3, #1
 8000958:	b29a      	uxth	r2, r3
 800095a:	4b55      	ldr	r3, [pc, #340]	@ (8000ab0 <FFT_Peak_Detect+0x204>)
 800095c:	801a      	strh	r2, [r3, #0]
			usMagPowerSumInx %= 5;
 800095e:	4b54      	ldr	r3, [pc, #336]	@ (8000ab0 <FFT_Peak_Detect+0x204>)
 8000960:	881a      	ldrh	r2, [r3, #0]
 8000962:	4b55      	ldr	r3, [pc, #340]	@ (8000ab8 <FFT_Peak_Detect+0x20c>)
 8000964:	fba3 1302 	umull	r1, r3, r3, r2
 8000968:	0899      	lsrs	r1, r3, #2
 800096a:	460b      	mov	r3, r1
 800096c:	009b      	lsls	r3, r3, #2
 800096e:	440b      	add	r3, r1
 8000970:	1ad3      	subs	r3, r2, r3
 8000972:	b29a      	uxth	r2, r3
 8000974:	4b4e      	ldr	r3, [pc, #312]	@ (8000ab0 <FFT_Peak_Detect+0x204>)
 8000976:	801a      	strh	r2, [r3, #0]
	for(i=1;i<(FFT_LENGTH/2);i++)
 8000978:	697b      	ldr	r3, [r7, #20]
 800097a:	3301      	adds	r3, #1
 800097c:	617b      	str	r3, [r7, #20]
 800097e:	697b      	ldr	r3, [r7, #20]
 8000980:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8000984:	dbb6      	blt.n	80008f4 <FFT_Peak_Detect+0x48>
		}
	}
	i = (usMagPowerSumInx + 4)%5;
 8000986:	4b4a      	ldr	r3, [pc, #296]	@ (8000ab0 <FFT_Peak_Detect+0x204>)
 8000988:	881b      	ldrh	r3, [r3, #0]
 800098a:	1d1a      	adds	r2, r3, #4
 800098c:	4b4b      	ldr	r3, [pc, #300]	@ (8000abc <FFT_Peak_Detect+0x210>)
 800098e:	fb83 1302 	smull	r1, r3, r3, r2
 8000992:	1059      	asrs	r1, r3, #1
 8000994:	17d3      	asrs	r3, r2, #31
 8000996:	1ac9      	subs	r1, r1, r3
 8000998:	460b      	mov	r3, r1
 800099a:	009b      	lsls	r3, r3, #2
 800099c:	440b      	add	r3, r1
 800099e:	1ad3      	subs	r3, r2, r3
 80009a0:	617b      	str	r3, [r7, #20]
	usMagPowerPeakDetectBuff[ch][0] = nMagPowerSumBuff[i];
 80009a2:	4a42      	ldr	r2, [pc, #264]	@ (8000aac <FFT_Peak_Detect+0x200>)
 80009a4:	697b      	ldr	r3, [r7, #20]
 80009a6:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 80009aa:	79fb      	ldrb	r3, [r7, #7]
 80009ac:	b291      	uxth	r1, r2
 80009ae:	4a44      	ldr	r2, [pc, #272]	@ (8000ac0 <FFT_Peak_Detect+0x214>)
 80009b0:	031b      	lsls	r3, r3, #12
 80009b2:	4413      	add	r3, r2
 80009b4:	460a      	mov	r2, r1
 80009b6:	801a      	strh	r2, [r3, #0]
	i = (usMagPowerSumInx + 3)%5;
 80009b8:	4b3d      	ldr	r3, [pc, #244]	@ (8000ab0 <FFT_Peak_Detect+0x204>)
 80009ba:	881b      	ldrh	r3, [r3, #0]
 80009bc:	1cda      	adds	r2, r3, #3
 80009be:	4b3f      	ldr	r3, [pc, #252]	@ (8000abc <FFT_Peak_Detect+0x210>)
 80009c0:	fb83 1302 	smull	r1, r3, r3, r2
 80009c4:	1059      	asrs	r1, r3, #1
 80009c6:	17d3      	asrs	r3, r2, #31
 80009c8:	1ac9      	subs	r1, r1, r3
 80009ca:	460b      	mov	r3, r1
 80009cc:	009b      	lsls	r3, r3, #2
 80009ce:	440b      	add	r3, r1
 80009d0:	1ad3      	subs	r3, r2, r3
 80009d2:	617b      	str	r3, [r7, #20]
	usMagPowerPeakDetectBuff[ch][1] = nMagPowerSumBuff[i];
 80009d4:	4a35      	ldr	r2, [pc, #212]	@ (8000aac <FFT_Peak_Detect+0x200>)
 80009d6:	697b      	ldr	r3, [r7, #20]
 80009d8:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 80009dc:	79fb      	ldrb	r3, [r7, #7]
 80009de:	b291      	uxth	r1, r2
 80009e0:	4a37      	ldr	r2, [pc, #220]	@ (8000ac0 <FFT_Peak_Detect+0x214>)
 80009e2:	031b      	lsls	r3, r3, #12
 80009e4:	4413      	add	r3, r2
 80009e6:	3302      	adds	r3, #2
 80009e8:	460a      	mov	r2, r1
 80009ea:	801a      	strh	r2, [r3, #0]
	i = (usMagPowerSumInx + 2)%5;
 80009ec:	4b30      	ldr	r3, [pc, #192]	@ (8000ab0 <FFT_Peak_Detect+0x204>)
 80009ee:	881b      	ldrh	r3, [r3, #0]
 80009f0:	1c9a      	adds	r2, r3, #2
 80009f2:	4b32      	ldr	r3, [pc, #200]	@ (8000abc <FFT_Peak_Detect+0x210>)
 80009f4:	fb83 1302 	smull	r1, r3, r3, r2
 80009f8:	1059      	asrs	r1, r3, #1
 80009fa:	17d3      	asrs	r3, r2, #31
 80009fc:	1ac9      	subs	r1, r1, r3
 80009fe:	460b      	mov	r3, r1
 8000a00:	009b      	lsls	r3, r3, #2
 8000a02:	440b      	add	r3, r1
 8000a04:	1ad3      	subs	r3, r2, r3
 8000a06:	617b      	str	r3, [r7, #20]
	usMagPowerPeakDetectBuff[ch][2] = nMagPowerSumBuff[i];
 8000a08:	4a28      	ldr	r2, [pc, #160]	@ (8000aac <FFT_Peak_Detect+0x200>)
 8000a0a:	697b      	ldr	r3, [r7, #20]
 8000a0c:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8000a10:	79fb      	ldrb	r3, [r7, #7]
 8000a12:	b291      	uxth	r1, r2
 8000a14:	4a2a      	ldr	r2, [pc, #168]	@ (8000ac0 <FFT_Peak_Detect+0x214>)
 8000a16:	031b      	lsls	r3, r3, #12
 8000a18:	4413      	add	r3, r2
 8000a1a:	3304      	adds	r3, #4
 8000a1c:	460a      	mov	r2, r1
 8000a1e:	801a      	strh	r2, [r3, #0]
	i = (usMagPowerSumInx + 1)%5;
 8000a20:	4b23      	ldr	r3, [pc, #140]	@ (8000ab0 <FFT_Peak_Detect+0x204>)
 8000a22:	881b      	ldrh	r3, [r3, #0]
 8000a24:	1c5a      	adds	r2, r3, #1
 8000a26:	4b25      	ldr	r3, [pc, #148]	@ (8000abc <FFT_Peak_Detect+0x210>)
 8000a28:	fb83 1302 	smull	r1, r3, r3, r2
 8000a2c:	1059      	asrs	r1, r3, #1
 8000a2e:	17d3      	asrs	r3, r2, #31
 8000a30:	1ac9      	subs	r1, r1, r3
 8000a32:	460b      	mov	r3, r1
 8000a34:	009b      	lsls	r3, r3, #2
 8000a36:	440b      	add	r3, r1
 8000a38:	1ad3      	subs	r3, r2, r3
 8000a3a:	617b      	str	r3, [r7, #20]
	usMagPowerPeakDetectBuff[ch][3] = nMagPowerSumBuff[i];
 8000a3c:	4a1b      	ldr	r2, [pc, #108]	@ (8000aac <FFT_Peak_Detect+0x200>)
 8000a3e:	697b      	ldr	r3, [r7, #20]
 8000a40:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8000a44:	79fb      	ldrb	r3, [r7, #7]
 8000a46:	b291      	uxth	r1, r2
 8000a48:	4a1d      	ldr	r2, [pc, #116]	@ (8000ac0 <FFT_Peak_Detect+0x214>)
 8000a4a:	031b      	lsls	r3, r3, #12
 8000a4c:	4413      	add	r3, r2
 8000a4e:	3306      	adds	r3, #6
 8000a50:	460a      	mov	r2, r1
 8000a52:	801a      	strh	r2, [r3, #0]
	i = (usMagPowerSumInx + 0)%5;
 8000a54:	4b16      	ldr	r3, [pc, #88]	@ (8000ab0 <FFT_Peak_Detect+0x204>)
 8000a56:	881b      	ldrh	r3, [r3, #0]
 8000a58:	461a      	mov	r2, r3
 8000a5a:	4b18      	ldr	r3, [pc, #96]	@ (8000abc <FFT_Peak_Detect+0x210>)
 8000a5c:	fb83 1302 	smull	r1, r3, r3, r2
 8000a60:	1059      	asrs	r1, r3, #1
 8000a62:	17d3      	asrs	r3, r2, #31
 8000a64:	1ac9      	subs	r1, r1, r3
 8000a66:	460b      	mov	r3, r1
 8000a68:	009b      	lsls	r3, r3, #2
 8000a6a:	440b      	add	r3, r1
 8000a6c:	1ad3      	subs	r3, r2, r3
 8000a6e:	617b      	str	r3, [r7, #20]
	usMagPowerPeakDetectBuff[ch][4] = nMagPowerSumBuff[i];
 8000a70:	4a0e      	ldr	r2, [pc, #56]	@ (8000aac <FFT_Peak_Detect+0x200>)
 8000a72:	697b      	ldr	r3, [r7, #20]
 8000a74:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8000a78:	79fb      	ldrb	r3, [r7, #7]
 8000a7a:	b291      	uxth	r1, r2
 8000a7c:	4a10      	ldr	r2, [pc, #64]	@ (8000ac0 <FFT_Peak_Detect+0x214>)
 8000a7e:	031b      	lsls	r3, r3, #12
 8000a80:	4413      	add	r3, r2
 8000a82:	3308      	adds	r3, #8
 8000a84:	460a      	mov	r2, r1
 8000a86:	801a      	strh	r2, [r3, #0]
	cnt = 5;
 8000a88:	2305      	movs	r3, #5
 8000a8a:	613b      	str	r3, [r7, #16]
			ucMagPowerUpFlag = 0;
		}
		j++;
	}
#endif
	usMagPowerPeakDetectCnt[ch]=cnt;
 8000a8c:	79fb      	ldrb	r3, [r7, #7]
 8000a8e:	693a      	ldr	r2, [r7, #16]
 8000a90:	b291      	uxth	r1, r2
 8000a92:	4a0c      	ldr	r2, [pc, #48]	@ (8000ac4 <FFT_Peak_Detect+0x218>)
 8000a94:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
}
 8000a98:	bf00      	nop
 8000a9a:	371c      	adds	r7, #28
 8000a9c:	46bd      	mov	sp, r7
 8000a9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000aa2:	4770      	bx	lr
 8000aa4:	2401624c 	.word	0x2401624c
 8000aa8:	24016250 	.word	0x24016250
 8000aac:	2401a25c 	.word	0x2401a25c
 8000ab0:	2401a270 	.word	0x2401a270
 8000ab4:	2401220c 	.word	0x2401220c
 8000ab8:	cccccccd 	.word	0xcccccccd
 8000abc:	66666667 	.word	0x66666667
 8000ac0:	2401625c 	.word	0x2401625c
 8000ac4:	24016254 	.word	0x24016254

08000ac8 <FFT_Proc>:
	}
}
*/

void FFT_Proc(uint8_t ch,uint16_t *src)
{
 8000ac8:	b580      	push	{r7, lr}
 8000aca:	b084      	sub	sp, #16
 8000acc:	af00      	add	r7, sp, #0
 8000ace:	4603      	mov	r3, r0
 8000ad0:	6039      	str	r1, [r7, #0]
 8000ad2:	71fb      	strb	r3, [r7, #7]
	int i;
	for(i=0;i<FFT_LENGTH;i++)	fFftInBuff[i] = (float)src[i];
 8000ad4:	2300      	movs	r3, #0
 8000ad6:	60fb      	str	r3, [r7, #12]
 8000ad8:	e011      	b.n	8000afe <FFT_Proc+0x36>
 8000ada:	68fb      	ldr	r3, [r7, #12]
 8000adc:	005b      	lsls	r3, r3, #1
 8000ade:	683a      	ldr	r2, [r7, #0]
 8000ae0:	4413      	add	r3, r2
 8000ae2:	881b      	ldrh	r3, [r3, #0]
 8000ae4:	ee07 3a90 	vmov	s15, r3
 8000ae8:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8000aec:	4a15      	ldr	r2, [pc, #84]	@ (8000b44 <FFT_Proc+0x7c>)
 8000aee:	68fb      	ldr	r3, [r7, #12]
 8000af0:	009b      	lsls	r3, r3, #2
 8000af2:	4413      	add	r3, r2
 8000af4:	edc3 7a00 	vstr	s15, [r3]
 8000af8:	68fb      	ldr	r3, [r7, #12]
 8000afa:	3301      	adds	r3, #1
 8000afc:	60fb      	str	r3, [r7, #12]
 8000afe:	68fb      	ldr	r3, [r7, #12]
 8000b00:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8000b04:	dbe9      	blt.n	8000ada <FFT_Proc+0x12>
	/* Perform forward direction 32-bit FFT */
	arm_rfft_fast_f32(&fft_handler, fFftInBuff, (float *)&fFftOutBuff[ch][0], 0);
 8000b06:	79fb      	ldrb	r3, [r7, #7]
 8000b08:	035b      	lsls	r3, r3, #13
 8000b0a:	4a0f      	ldr	r2, [pc, #60]	@ (8000b48 <FFT_Proc+0x80>)
 8000b0c:	441a      	add	r2, r3
 8000b0e:	2300      	movs	r3, #0
 8000b10:	490c      	ldr	r1, [pc, #48]	@ (8000b44 <FFT_Proc+0x7c>)
 8000b12:	480e      	ldr	r0, [pc, #56]	@ (8000b4c <FFT_Proc+0x84>)
 8000b14:	f013 f816 	bl	8013b44 <arm_rfft_fast_f32>
	/* Calculate magnitude (buffer size is half because real + imag parts are merged) */
	arm_cmplx_mag_f32((float*)&fFftOutBuff[ch][0], &fMagPowerBuff[ch][0], FFT_LENGTH/2);
 8000b18:	79fb      	ldrb	r3, [r7, #7]
 8000b1a:	035b      	lsls	r3, r3, #13
 8000b1c:	4a0a      	ldr	r2, [pc, #40]	@ (8000b48 <FFT_Proc+0x80>)
 8000b1e:	1898      	adds	r0, r3, r2
 8000b20:	79fb      	ldrb	r3, [r7, #7]
 8000b22:	031b      	lsls	r3, r3, #12
 8000b24:	4a0a      	ldr	r2, [pc, #40]	@ (8000b50 <FFT_Proc+0x88>)
 8000b26:	4413      	add	r3, r2
 8000b28:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8000b2c:	4619      	mov	r1, r3
 8000b2e:	f013 fbef 	bl	8014310 <arm_cmplx_mag_f32>
//	FFT_Serch(ch);
	FFT_Peak_Detect(ch);
 8000b32:	79fb      	ldrb	r3, [r7, #7]
 8000b34:	4618      	mov	r0, r3
 8000b36:	f7ff feb9 	bl	80008ac <FFT_Peak_Detect>
}
 8000b3a:	bf00      	nop
 8000b3c:	3710      	adds	r7, #16
 8000b3e:	46bd      	mov	sp, r7
 8000b40:	bd80      	pop	{r7, pc}
 8000b42:	bf00      	nop
 8000b44:	2400820c 	.word	0x2400820c
 8000b48:	2400a20c 	.word	0x2400a20c
 8000b4c:	2401620c 	.word	0x2401620c
 8000b50:	2401220c 	.word	0x2401220c

08000b54 <Timer_Ms_Ticks_Proc>:
uint32_t unSWCount1MsTicks = 0;
uint8_t ucSW_Input[4] = {0,};
uint8_t ucDIP_SW = 0;

void Timer_Ms_Ticks_Proc(void)
{
 8000b54:	b480      	push	{r7}
 8000b56:	af00      	add	r7, sp, #0
	if(usUart3RxIdleMs) usUart3RxIdleMs--;
 8000b58:	4b11      	ldr	r3, [pc, #68]	@ (8000ba0 <Timer_Ms_Ticks_Proc+0x4c>)
 8000b5a:	881b      	ldrh	r3, [r3, #0]
 8000b5c:	2b00      	cmp	r3, #0
 8000b5e:	d005      	beq.n	8000b6c <Timer_Ms_Ticks_Proc+0x18>
 8000b60:	4b0f      	ldr	r3, [pc, #60]	@ (8000ba0 <Timer_Ms_Ticks_Proc+0x4c>)
 8000b62:	881b      	ldrh	r3, [r3, #0]
 8000b64:	3b01      	subs	r3, #1
 8000b66:	b29a      	uxth	r2, r3
 8000b68:	4b0d      	ldr	r3, [pc, #52]	@ (8000ba0 <Timer_Ms_Ticks_Proc+0x4c>)
 8000b6a:	801a      	strh	r2, [r3, #0]
	if(usUart3TxIdleMs) usUart3TxIdleMs--;
 8000b6c:	4b0d      	ldr	r3, [pc, #52]	@ (8000ba4 <Timer_Ms_Ticks_Proc+0x50>)
 8000b6e:	881b      	ldrh	r3, [r3, #0]
 8000b70:	2b00      	cmp	r3, #0
 8000b72:	d005      	beq.n	8000b80 <Timer_Ms_Ticks_Proc+0x2c>
 8000b74:	4b0b      	ldr	r3, [pc, #44]	@ (8000ba4 <Timer_Ms_Ticks_Proc+0x50>)
 8000b76:	881b      	ldrh	r3, [r3, #0]
 8000b78:	3b01      	subs	r3, #1
 8000b7a:	b29a      	uxth	r2, r3
 8000b7c:	4b09      	ldr	r3, [pc, #36]	@ (8000ba4 <Timer_Ms_Ticks_Proc+0x50>)
 8000b7e:	801a      	strh	r2, [r3, #0]
	unTimer1MsTicks++;
 8000b80:	4b09      	ldr	r3, [pc, #36]	@ (8000ba8 <Timer_Ms_Ticks_Proc+0x54>)
 8000b82:	681b      	ldr	r3, [r3, #0]
 8000b84:	3301      	adds	r3, #1
 8000b86:	4a08      	ldr	r2, [pc, #32]	@ (8000ba8 <Timer_Ms_Ticks_Proc+0x54>)
 8000b88:	6013      	str	r3, [r2, #0]
	unSWCount1MsTicks++;
 8000b8a:	4b08      	ldr	r3, [pc, #32]	@ (8000bac <Timer_Ms_Ticks_Proc+0x58>)
 8000b8c:	681b      	ldr	r3, [r3, #0]
 8000b8e:	3301      	adds	r3, #1
 8000b90:	4a06      	ldr	r2, [pc, #24]	@ (8000bac <Timer_Ms_Ticks_Proc+0x58>)
 8000b92:	6013      	str	r3, [r2, #0]
}
 8000b94:	bf00      	nop
 8000b96:	46bd      	mov	sp, r7
 8000b98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b9c:	4770      	bx	lr
 8000b9e:	bf00      	nop
 8000ba0:	2401a272 	.word	0x2401a272
 8000ba4:	2401a274 	.word	0x2401a274
 8000ba8:	2401a278 	.word	0x2401a278
 8000bac:	2401a27c 	.word	0x2401a27c

08000bb0 <GPIO_DIP_SW_Input>:
    if(HAL_QSPI_Transmit(&hqspi,buf,5000)==HAL_OK) return 0;
    else return 1;
}

uint8_t GPIO_DIP_SW_Input(void)
{
 8000bb0:	b580      	push	{r7, lr}
 8000bb2:	b082      	sub	sp, #8
 8000bb4:	af00      	add	r7, sp, #0
	uint8_t sw_in=0;
 8000bb6:	2300      	movs	r3, #0
 8000bb8:	71fb      	strb	r3, [r7, #7]
	if(unSWCount1MsTicks>=20)
 8000bba:	4b63      	ldr	r3, [pc, #396]	@ (8000d48 <GPIO_DIP_SW_Input+0x198>)
 8000bbc:	681b      	ldr	r3, [r3, #0]
 8000bbe:	2b13      	cmp	r3, #19
 8000bc0:	f240 80bb 	bls.w	8000d3a <GPIO_DIP_SW_Input+0x18a>
	{
		unSWCount1MsTicks = 0;
 8000bc4:	4b60      	ldr	r3, [pc, #384]	@ (8000d48 <GPIO_DIP_SW_Input+0x198>)
 8000bc6:	2200      	movs	r2, #0
 8000bc8:	601a      	str	r2, [r3, #0]
		ucSW_Input[0] <<= 1;
 8000bca:	4b60      	ldr	r3, [pc, #384]	@ (8000d4c <GPIO_DIP_SW_Input+0x19c>)
 8000bcc:	781b      	ldrb	r3, [r3, #0]
 8000bce:	005b      	lsls	r3, r3, #1
 8000bd0:	b2da      	uxtb	r2, r3
 8000bd2:	4b5e      	ldr	r3, [pc, #376]	@ (8000d4c <GPIO_DIP_SW_Input+0x19c>)
 8000bd4:	701a      	strb	r2, [r3, #0]
		ucSW_Input[0] |= HAL_GPIO_ReadPin(GPIOB,GPIO_PIN_10);
 8000bd6:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8000bda:	485d      	ldr	r0, [pc, #372]	@ (8000d50 <GPIO_DIP_SW_Input+0x1a0>)
 8000bdc:	f007 fa20 	bl	8008020 <HAL_GPIO_ReadPin>
 8000be0:	4603      	mov	r3, r0
 8000be2:	461a      	mov	r2, r3
 8000be4:	4b59      	ldr	r3, [pc, #356]	@ (8000d4c <GPIO_DIP_SW_Input+0x19c>)
 8000be6:	781b      	ldrb	r3, [r3, #0]
 8000be8:	4313      	orrs	r3, r2
 8000bea:	b2da      	uxtb	r2, r3
 8000bec:	4b57      	ldr	r3, [pc, #348]	@ (8000d4c <GPIO_DIP_SW_Input+0x19c>)
 8000bee:	701a      	strb	r2, [r3, #0]
		ucSW_Input[1] <<= 1;
 8000bf0:	4b56      	ldr	r3, [pc, #344]	@ (8000d4c <GPIO_DIP_SW_Input+0x19c>)
 8000bf2:	785b      	ldrb	r3, [r3, #1]
 8000bf4:	005b      	lsls	r3, r3, #1
 8000bf6:	b2da      	uxtb	r2, r3
 8000bf8:	4b54      	ldr	r3, [pc, #336]	@ (8000d4c <GPIO_DIP_SW_Input+0x19c>)
 8000bfa:	705a      	strb	r2, [r3, #1]
		ucSW_Input[1] |= HAL_GPIO_ReadPin(GPIOB,GPIO_PIN_11);
 8000bfc:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8000c00:	4853      	ldr	r0, [pc, #332]	@ (8000d50 <GPIO_DIP_SW_Input+0x1a0>)
 8000c02:	f007 fa0d 	bl	8008020 <HAL_GPIO_ReadPin>
 8000c06:	4603      	mov	r3, r0
 8000c08:	461a      	mov	r2, r3
 8000c0a:	4b50      	ldr	r3, [pc, #320]	@ (8000d4c <GPIO_DIP_SW_Input+0x19c>)
 8000c0c:	785b      	ldrb	r3, [r3, #1]
 8000c0e:	4313      	orrs	r3, r2
 8000c10:	b2da      	uxtb	r2, r3
 8000c12:	4b4e      	ldr	r3, [pc, #312]	@ (8000d4c <GPIO_DIP_SW_Input+0x19c>)
 8000c14:	705a      	strb	r2, [r3, #1]
		ucSW_Input[2] <<= 1;
 8000c16:	4b4d      	ldr	r3, [pc, #308]	@ (8000d4c <GPIO_DIP_SW_Input+0x19c>)
 8000c18:	789b      	ldrb	r3, [r3, #2]
 8000c1a:	005b      	lsls	r3, r3, #1
 8000c1c:	b2da      	uxtb	r2, r3
 8000c1e:	4b4b      	ldr	r3, [pc, #300]	@ (8000d4c <GPIO_DIP_SW_Input+0x19c>)
 8000c20:	709a      	strb	r2, [r3, #2]
		ucSW_Input[2] |= HAL_GPIO_ReadPin(GPIOB,GPIO_PIN_12);
 8000c22:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8000c26:	484a      	ldr	r0, [pc, #296]	@ (8000d50 <GPIO_DIP_SW_Input+0x1a0>)
 8000c28:	f007 f9fa 	bl	8008020 <HAL_GPIO_ReadPin>
 8000c2c:	4603      	mov	r3, r0
 8000c2e:	461a      	mov	r2, r3
 8000c30:	4b46      	ldr	r3, [pc, #280]	@ (8000d4c <GPIO_DIP_SW_Input+0x19c>)
 8000c32:	789b      	ldrb	r3, [r3, #2]
 8000c34:	4313      	orrs	r3, r2
 8000c36:	b2da      	uxtb	r2, r3
 8000c38:	4b44      	ldr	r3, [pc, #272]	@ (8000d4c <GPIO_DIP_SW_Input+0x19c>)
 8000c3a:	709a      	strb	r2, [r3, #2]
		ucSW_Input[3] <<= 1;
 8000c3c:	4b43      	ldr	r3, [pc, #268]	@ (8000d4c <GPIO_DIP_SW_Input+0x19c>)
 8000c3e:	78db      	ldrb	r3, [r3, #3]
 8000c40:	005b      	lsls	r3, r3, #1
 8000c42:	b2da      	uxtb	r2, r3
 8000c44:	4b41      	ldr	r3, [pc, #260]	@ (8000d4c <GPIO_DIP_SW_Input+0x19c>)
 8000c46:	70da      	strb	r2, [r3, #3]
		ucSW_Input[4] |= HAL_GPIO_ReadPin(GPIOB,GPIO_PIN_13);
 8000c48:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000c4c:	4840      	ldr	r0, [pc, #256]	@ (8000d50 <GPIO_DIP_SW_Input+0x1a0>)
 8000c4e:	f007 f9e7 	bl	8008020 <HAL_GPIO_ReadPin>
 8000c52:	4603      	mov	r3, r0
 8000c54:	461a      	mov	r2, r3
 8000c56:	4b3d      	ldr	r3, [pc, #244]	@ (8000d4c <GPIO_DIP_SW_Input+0x19c>)
 8000c58:	791b      	ldrb	r3, [r3, #4]
 8000c5a:	4313      	orrs	r3, r2
 8000c5c:	b2da      	uxtb	r2, r3
 8000c5e:	4b3b      	ldr	r3, [pc, #236]	@ (8000d4c <GPIO_DIP_SW_Input+0x19c>)
 8000c60:	711a      	strb	r2, [r3, #4]

		if((ucSW_Input[0] & 0x1f) == 0) ucDIP_SW |= 0x08;
 8000c62:	4b3a      	ldr	r3, [pc, #232]	@ (8000d4c <GPIO_DIP_SW_Input+0x19c>)
 8000c64:	781b      	ldrb	r3, [r3, #0]
 8000c66:	f003 031f 	and.w	r3, r3, #31
 8000c6a:	2b00      	cmp	r3, #0
 8000c6c:	d107      	bne.n	8000c7e <GPIO_DIP_SW_Input+0xce>
 8000c6e:	4b39      	ldr	r3, [pc, #228]	@ (8000d54 <GPIO_DIP_SW_Input+0x1a4>)
 8000c70:	781b      	ldrb	r3, [r3, #0]
 8000c72:	f043 0308 	orr.w	r3, r3, #8
 8000c76:	b2da      	uxtb	r2, r3
 8000c78:	4b36      	ldr	r3, [pc, #216]	@ (8000d54 <GPIO_DIP_SW_Input+0x1a4>)
 8000c7a:	701a      	strb	r2, [r3, #0]
 8000c7c:	e00c      	b.n	8000c98 <GPIO_DIP_SW_Input+0xe8>
		else if((ucSW_Input[0] & 0x1f) == 0x1f) ucDIP_SW &= 0x07;
 8000c7e:	4b33      	ldr	r3, [pc, #204]	@ (8000d4c <GPIO_DIP_SW_Input+0x19c>)
 8000c80:	781b      	ldrb	r3, [r3, #0]
 8000c82:	f003 031f 	and.w	r3, r3, #31
 8000c86:	2b1f      	cmp	r3, #31
 8000c88:	d106      	bne.n	8000c98 <GPIO_DIP_SW_Input+0xe8>
 8000c8a:	4b32      	ldr	r3, [pc, #200]	@ (8000d54 <GPIO_DIP_SW_Input+0x1a4>)
 8000c8c:	781b      	ldrb	r3, [r3, #0]
 8000c8e:	f003 0307 	and.w	r3, r3, #7
 8000c92:	b2da      	uxtb	r2, r3
 8000c94:	4b2f      	ldr	r3, [pc, #188]	@ (8000d54 <GPIO_DIP_SW_Input+0x1a4>)
 8000c96:	701a      	strb	r2, [r3, #0]
		if((ucSW_Input[1] & 0x1f) == 0) ucDIP_SW |= 0x04;
 8000c98:	4b2c      	ldr	r3, [pc, #176]	@ (8000d4c <GPIO_DIP_SW_Input+0x19c>)
 8000c9a:	785b      	ldrb	r3, [r3, #1]
 8000c9c:	f003 031f 	and.w	r3, r3, #31
 8000ca0:	2b00      	cmp	r3, #0
 8000ca2:	d107      	bne.n	8000cb4 <GPIO_DIP_SW_Input+0x104>
 8000ca4:	4b2b      	ldr	r3, [pc, #172]	@ (8000d54 <GPIO_DIP_SW_Input+0x1a4>)
 8000ca6:	781b      	ldrb	r3, [r3, #0]
 8000ca8:	f043 0304 	orr.w	r3, r3, #4
 8000cac:	b2da      	uxtb	r2, r3
 8000cae:	4b29      	ldr	r3, [pc, #164]	@ (8000d54 <GPIO_DIP_SW_Input+0x1a4>)
 8000cb0:	701a      	strb	r2, [r3, #0]
 8000cb2:	e00c      	b.n	8000cce <GPIO_DIP_SW_Input+0x11e>
		else if((ucSW_Input[1] & 0x1f) == 0x1f) ucDIP_SW &= 0x0B;
 8000cb4:	4b25      	ldr	r3, [pc, #148]	@ (8000d4c <GPIO_DIP_SW_Input+0x19c>)
 8000cb6:	785b      	ldrb	r3, [r3, #1]
 8000cb8:	f003 031f 	and.w	r3, r3, #31
 8000cbc:	2b1f      	cmp	r3, #31
 8000cbe:	d106      	bne.n	8000cce <GPIO_DIP_SW_Input+0x11e>
 8000cc0:	4b24      	ldr	r3, [pc, #144]	@ (8000d54 <GPIO_DIP_SW_Input+0x1a4>)
 8000cc2:	781b      	ldrb	r3, [r3, #0]
 8000cc4:	f003 030b 	and.w	r3, r3, #11
 8000cc8:	b2da      	uxtb	r2, r3
 8000cca:	4b22      	ldr	r3, [pc, #136]	@ (8000d54 <GPIO_DIP_SW_Input+0x1a4>)
 8000ccc:	701a      	strb	r2, [r3, #0]
		if((ucSW_Input[2] & 0x1f) == 0) ucDIP_SW |= 0x02;
 8000cce:	4b1f      	ldr	r3, [pc, #124]	@ (8000d4c <GPIO_DIP_SW_Input+0x19c>)
 8000cd0:	789b      	ldrb	r3, [r3, #2]
 8000cd2:	f003 031f 	and.w	r3, r3, #31
 8000cd6:	2b00      	cmp	r3, #0
 8000cd8:	d107      	bne.n	8000cea <GPIO_DIP_SW_Input+0x13a>
 8000cda:	4b1e      	ldr	r3, [pc, #120]	@ (8000d54 <GPIO_DIP_SW_Input+0x1a4>)
 8000cdc:	781b      	ldrb	r3, [r3, #0]
 8000cde:	f043 0302 	orr.w	r3, r3, #2
 8000ce2:	b2da      	uxtb	r2, r3
 8000ce4:	4b1b      	ldr	r3, [pc, #108]	@ (8000d54 <GPIO_DIP_SW_Input+0x1a4>)
 8000ce6:	701a      	strb	r2, [r3, #0]
 8000ce8:	e00c      	b.n	8000d04 <GPIO_DIP_SW_Input+0x154>
		else if((ucSW_Input[2] & 0x1f) == 0x1f) ucDIP_SW &= 0x0D;
 8000cea:	4b18      	ldr	r3, [pc, #96]	@ (8000d4c <GPIO_DIP_SW_Input+0x19c>)
 8000cec:	789b      	ldrb	r3, [r3, #2]
 8000cee:	f003 031f 	and.w	r3, r3, #31
 8000cf2:	2b1f      	cmp	r3, #31
 8000cf4:	d106      	bne.n	8000d04 <GPIO_DIP_SW_Input+0x154>
 8000cf6:	4b17      	ldr	r3, [pc, #92]	@ (8000d54 <GPIO_DIP_SW_Input+0x1a4>)
 8000cf8:	781b      	ldrb	r3, [r3, #0]
 8000cfa:	f003 030d 	and.w	r3, r3, #13
 8000cfe:	b2da      	uxtb	r2, r3
 8000d00:	4b14      	ldr	r3, [pc, #80]	@ (8000d54 <GPIO_DIP_SW_Input+0x1a4>)
 8000d02:	701a      	strb	r2, [r3, #0]
		if((ucSW_Input[3] & 0x1f) == 0) ucDIP_SW |= 0x01;
 8000d04:	4b11      	ldr	r3, [pc, #68]	@ (8000d4c <GPIO_DIP_SW_Input+0x19c>)
 8000d06:	78db      	ldrb	r3, [r3, #3]
 8000d08:	f003 031f 	and.w	r3, r3, #31
 8000d0c:	2b00      	cmp	r3, #0
 8000d0e:	d107      	bne.n	8000d20 <GPIO_DIP_SW_Input+0x170>
 8000d10:	4b10      	ldr	r3, [pc, #64]	@ (8000d54 <GPIO_DIP_SW_Input+0x1a4>)
 8000d12:	781b      	ldrb	r3, [r3, #0]
 8000d14:	f043 0301 	orr.w	r3, r3, #1
 8000d18:	b2da      	uxtb	r2, r3
 8000d1a:	4b0e      	ldr	r3, [pc, #56]	@ (8000d54 <GPIO_DIP_SW_Input+0x1a4>)
 8000d1c:	701a      	strb	r2, [r3, #0]
 8000d1e:	e00c      	b.n	8000d3a <GPIO_DIP_SW_Input+0x18a>
		else if((ucSW_Input[3] & 0x1f) == 0x1f) ucDIP_SW &= 0x0E;
 8000d20:	4b0a      	ldr	r3, [pc, #40]	@ (8000d4c <GPIO_DIP_SW_Input+0x19c>)
 8000d22:	78db      	ldrb	r3, [r3, #3]
 8000d24:	f003 031f 	and.w	r3, r3, #31
 8000d28:	2b1f      	cmp	r3, #31
 8000d2a:	d106      	bne.n	8000d3a <GPIO_DIP_SW_Input+0x18a>
 8000d2c:	4b09      	ldr	r3, [pc, #36]	@ (8000d54 <GPIO_DIP_SW_Input+0x1a4>)
 8000d2e:	781b      	ldrb	r3, [r3, #0]
 8000d30:	f003 030e 	and.w	r3, r3, #14
 8000d34:	b2da      	uxtb	r2, r3
 8000d36:	4b07      	ldr	r3, [pc, #28]	@ (8000d54 <GPIO_DIP_SW_Input+0x1a4>)
 8000d38:	701a      	strb	r2, [r3, #0]
	}
	return ucDIP_SW;
 8000d3a:	4b06      	ldr	r3, [pc, #24]	@ (8000d54 <GPIO_DIP_SW_Input+0x1a4>)
 8000d3c:	781b      	ldrb	r3, [r3, #0]
}
 8000d3e:	4618      	mov	r0, r3
 8000d40:	3708      	adds	r7, #8
 8000d42:	46bd      	mov	sp, r7
 8000d44:	bd80      	pop	{r7, pc}
 8000d46:	bf00      	nop
 8000d48:	2401a27c 	.word	0x2401a27c
 8000d4c:	2401a280 	.word	0x2401a280
 8000d50:	58020400 	.word	0x58020400
 8000d54:	2401a284 	.word	0x2401a284

08000d58 <Uart1ReadQueue>:
		return -1;
	}
}

int Uart1ReadQueue(uint8_t *dst)
{
 8000d58:	b480      	push	{r7}
 8000d5a:	b085      	sub	sp, #20
 8000d5c:	af00      	add	r7, sp, #0
 8000d5e:	6078      	str	r0, [r7, #4]
	uint8_t ch;
	int i, res;
	res = 0;
 8000d60:	2300      	movs	r3, #0
 8000d62:	60fb      	str	r3, [r7, #12]
	while(usUart1SendCnt > 0)
 8000d64:	e025      	b.n	8000db2 <Uart1ReadQueue+0x5a>
	{
		dst[res++] = ucUart1TxQueBuff[usUart1SendTail];
 8000d66:	4b1b      	ldr	r3, [pc, #108]	@ (8000dd4 <Uart1ReadQueue+0x7c>)
 8000d68:	881b      	ldrh	r3, [r3, #0]
 8000d6a:	4619      	mov	r1, r3
 8000d6c:	68fb      	ldr	r3, [r7, #12]
 8000d6e:	1c5a      	adds	r2, r3, #1
 8000d70:	60fa      	str	r2, [r7, #12]
 8000d72:	461a      	mov	r2, r3
 8000d74:	687b      	ldr	r3, [r7, #4]
 8000d76:	4413      	add	r3, r2
 8000d78:	4a17      	ldr	r2, [pc, #92]	@ (8000dd8 <Uart1ReadQueue+0x80>)
 8000d7a:	5c52      	ldrb	r2, [r2, r1]
 8000d7c:	701a      	strb	r2, [r3, #0]
		usUart1SendTail++;
 8000d7e:	4b15      	ldr	r3, [pc, #84]	@ (8000dd4 <Uart1ReadQueue+0x7c>)
 8000d80:	881b      	ldrh	r3, [r3, #0]
 8000d82:	3301      	adds	r3, #1
 8000d84:	b29a      	uxth	r2, r3
 8000d86:	4b13      	ldr	r3, [pc, #76]	@ (8000dd4 <Uart1ReadQueue+0x7c>)
 8000d88:	801a      	strh	r2, [r3, #0]
		usUart1SendTail %= UART_SEND_MAX;
 8000d8a:	4b12      	ldr	r3, [pc, #72]	@ (8000dd4 <Uart1ReadQueue+0x7c>)
 8000d8c:	881a      	ldrh	r2, [r3, #0]
 8000d8e:	4b13      	ldr	r3, [pc, #76]	@ (8000ddc <Uart1ReadQueue+0x84>)
 8000d90:	fba3 1302 	umull	r1, r3, r3, r2
 8000d94:	0b59      	lsrs	r1, r3, #13
 8000d96:	460b      	mov	r3, r1
 8000d98:	009b      	lsls	r3, r3, #2
 8000d9a:	440b      	add	r3, r1
 8000d9c:	02db      	lsls	r3, r3, #11
 8000d9e:	1ad3      	subs	r3, r2, r3
 8000da0:	b29a      	uxth	r2, r3
 8000da2:	4b0c      	ldr	r3, [pc, #48]	@ (8000dd4 <Uart1ReadQueue+0x7c>)
 8000da4:	801a      	strh	r2, [r3, #0]
		usUart1SendCnt--;
 8000da6:	4b0e      	ldr	r3, [pc, #56]	@ (8000de0 <Uart1ReadQueue+0x88>)
 8000da8:	881b      	ldrh	r3, [r3, #0]
 8000daa:	3b01      	subs	r3, #1
 8000dac:	b29a      	uxth	r2, r3
 8000dae:	4b0c      	ldr	r3, [pc, #48]	@ (8000de0 <Uart1ReadQueue+0x88>)
 8000db0:	801a      	strh	r2, [r3, #0]
	while(usUart1SendCnt > 0)
 8000db2:	4b0b      	ldr	r3, [pc, #44]	@ (8000de0 <Uart1ReadQueue+0x88>)
 8000db4:	881b      	ldrh	r3, [r3, #0]
 8000db6:	2b00      	cmp	r3, #0
 8000db8:	d1d5      	bne.n	8000d66 <Uart1ReadQueue+0xe>
	}
	usUart1SendTail = 0;
 8000dba:	4b06      	ldr	r3, [pc, #24]	@ (8000dd4 <Uart1ReadQueue+0x7c>)
 8000dbc:	2200      	movs	r2, #0
 8000dbe:	801a      	strh	r2, [r3, #0]
	usUart1SendHead = 0;
 8000dc0:	4b08      	ldr	r3, [pc, #32]	@ (8000de4 <Uart1ReadQueue+0x8c>)
 8000dc2:	2200      	movs	r2, #0
 8000dc4:	801a      	strh	r2, [r3, #0]
	return res;
 8000dc6:	68fb      	ldr	r3, [r7, #12]
}
 8000dc8:	4618      	mov	r0, r3
 8000dca:	3714      	adds	r7, #20
 8000dcc:	46bd      	mov	sp, r7
 8000dce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000dd2:	4770      	bx	lr
 8000dd4:	240275fa 	.word	0x240275fa
 8000dd8:	24024df8 	.word	0x24024df8
 8000ddc:	cccccccd 	.word	0xcccccccd
 8000de0:	240275f8 	.word	0x240275f8
 8000de4:	240275fc 	.word	0x240275fc

08000de8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000de8:	b580      	push	{r7, lr}
 8000dea:	f5ad 7d14 	sub.w	sp, sp, #592	@ 0x250
 8000dee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 1 */
	int nPowerVal = 0;
 8000df0:	2300      	movs	r3, #0
 8000df2:	f8c7 3248 	str.w	r3, [r7, #584]	@ 0x248
	int nSendCnt = 0;
 8000df6:	2300      	movs	r3, #0
 8000df8:	f8c7 3244 	str.w	r3, [r7, #580]	@ 0x244
	int nsend_len=0;
 8000dfc:	2300      	movs	r3, #0
 8000dfe:	f8c7 3240 	str.w	r3, [r7, #576]	@ 0x240
	FIL MyFile;
	uint32_t byteswritten;
  /* USER CODE END 1 */

  /* MPU Configuration--------------------------------------------------------*/
  MPU_Config();
 8000e02:	f000 fec5 	bl	8001b90 <MPU_Config>
  \details Turns on I-Cache
  */
__STATIC_FORCEINLINE void SCB_EnableICache (void)
{
  #if defined (__ICACHE_PRESENT) && (__ICACHE_PRESENT == 1U)
    if (SCB->CCR & SCB_CCR_IC_Msk) return;  /* return if ICache is already enabled */
 8000e06:	4ba8      	ldr	r3, [pc, #672]	@ (80010a8 <main+0x2c0>)
 8000e08:	695b      	ldr	r3, [r3, #20]
 8000e0a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000e0e:	2b00      	cmp	r3, #0
 8000e10:	d11b      	bne.n	8000e4a <main+0x62>
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 8000e12:	f3bf 8f4f 	dsb	sy
}
 8000e16:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8000e18:	f3bf 8f6f 	isb	sy
}
 8000e1c:	bf00      	nop

    __DSB();
    __ISB();
    SCB->ICIALLU = 0UL;                     /* invalidate I-Cache */
 8000e1e:	4ba2      	ldr	r3, [pc, #648]	@ (80010a8 <main+0x2c0>)
 8000e20:	2200      	movs	r2, #0
 8000e22:	f8c3 2250 	str.w	r2, [r3, #592]	@ 0x250
  __ASM volatile ("dsb 0xF":::"memory");
 8000e26:	f3bf 8f4f 	dsb	sy
}
 8000e2a:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8000e2c:	f3bf 8f6f 	isb	sy
}
 8000e30:	bf00      	nop
    __DSB();
    __ISB();
    SCB->CCR |=  (uint32_t)SCB_CCR_IC_Msk;  /* enable I-Cache */
 8000e32:	4b9d      	ldr	r3, [pc, #628]	@ (80010a8 <main+0x2c0>)
 8000e34:	695b      	ldr	r3, [r3, #20]
 8000e36:	4a9c      	ldr	r2, [pc, #624]	@ (80010a8 <main+0x2c0>)
 8000e38:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000e3c:	6153      	str	r3, [r2, #20]
  __ASM volatile ("dsb 0xF":::"memory");
 8000e3e:	f3bf 8f4f 	dsb	sy
}
 8000e42:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8000e44:	f3bf 8f6f 	isb	sy
}
 8000e48:	e000      	b.n	8000e4c <main+0x64>
    if (SCB->CCR & SCB_CCR_IC_Msk) return;  /* return if ICache is already enabled */
 8000e4a:	bf00      	nop
  SCB_EnableICache();

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000e4c:	f002 f812 	bl	8002e74 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000e50:	f000 f9e4 	bl	800121c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000e54:	f000 fcb0 	bl	80017b8 <MX_GPIO_Init>
  MX_DMA_Init();
 8000e58:	f000 fc8e 	bl	8001778 <MX_DMA_Init>
  MX_USART1_UART_Init();
 8000e5c:	f000 fbf4 	bl	8001648 <MX_USART1_UART_Init>
  MX_USART3_UART_Init();
 8000e60:	f000 fc3e 	bl	80016e0 <MX_USART3_UART_Init>
  MX_TIM6_Init();
 8000e64:	f000 fb82 	bl	800156c <MX_TIM6_Init>
  MX_ADC1_Init();
 8000e68:	f000 fa86 	bl	8001378 <MX_ADC1_Init>
  MX_TIM7_Init();
 8000e6c:	f000 fbb4 	bl	80015d8 <MX_TIM7_Init>
  MX_QUADSPI_Init();
 8000e70:	f000 fb32 	bl	80014d8 <MX_QUADSPI_Init>
  MX_SDMMC1_SD_Init();
 8000e74:	f000 fb5c 	bl	8001530 <MX_SDMMC1_SD_Init>
  MX_FATFS_Init();
 8000e78:	f010 f96e 	bl	8011158 <MX_FATFS_Init>
  /* USER CODE BEGIN 2 */
  BSP_SD_Init();
 8000e7c:	f010 f986 	bl	801118c <BSP_SD_Init>
//  HAL_TIM_Base_Start(&htim6);
  // calibrate ADC for better accuracy and start it w/ interrupt
    if(HAL_ADCEx_Calibration_Start(&hadc1, ADC_CALIB_OFFSET, ADC_SINGLE_ENDED) != HAL_OK)
 8000e80:	f240 72ff 	movw	r2, #2047	@ 0x7ff
 8000e84:	2100      	movs	r1, #0
 8000e86:	4889      	ldr	r0, [pc, #548]	@ (80010ac <main+0x2c4>)
 8000e88:	f003 fde2 	bl	8004a50 <HAL_ADCEx_Calibration_Start>
 8000e8c:	4603      	mov	r3, r0
 8000e8e:	2b00      	cmp	r3, #0
 8000e90:	d001      	beq.n	8000e96 <main+0xae>
                  Error_Handler();
 8000e92:	f000 fec4 	bl	8001c1e <Error_Handler>

//    if(HAL_ADC_Start_IT(&hadc1) != HAL_OK)
//                  Error_Handler();
    HAL_ADC_Start_DMA(&hadc1, (uint32_t*)unAdcBuff, DMA_DATA_LEN);
 8000e96:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8000e9a:	4985      	ldr	r1, [pc, #532]	@ (80010b0 <main+0x2c8>)
 8000e9c:	4883      	ldr	r0, [pc, #524]	@ (80010ac <main+0x2c4>)
 8000e9e:	f002 fc7b 	bl	8003798 <HAL_ADC_Start_DMA>
//    HAL_ADC_Start_DMA(&hadc1, (uint32_t*)unAdcBuff, 16);
    // start pwm generation
    if(HAL_TIM_Base_Start(&htim6) != HAL_OK)   Error_Handler();
 8000ea2:	4884      	ldr	r0, [pc, #528]	@ (80010b4 <main+0x2cc>)
 8000ea4:	f00c fad0 	bl	800d448 <HAL_TIM_Base_Start>
 8000ea8:	4603      	mov	r3, r0
 8000eaa:	2b00      	cmp	r3, #0
 8000eac:	d001      	beq.n	8000eb2 <main+0xca>
 8000eae:	f000 feb6 	bl	8001c1e <Error_Handler>

    HAL_TIM_Base_Start(&htim7);
 8000eb2:	4881      	ldr	r0, [pc, #516]	@ (80010b8 <main+0x2d0>)
 8000eb4:	f00c fac8 	bl	800d448 <HAL_TIM_Base_Start>
  #if defined (__DCACHE_PRESENT) && (__DCACHE_PRESENT == 1U)
    uint32_t ccsidr;
    uint32_t sets;
    uint32_t ways;

    if (SCB->CCR & SCB_CCR_DC_Msk) return;  /* return if DCache is already enabled */
 8000eb8:	4b7b      	ldr	r3, [pc, #492]	@ (80010a8 <main+0x2c0>)
 8000eba:	695b      	ldr	r3, [r3, #20]
 8000ebc:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8000ec0:	2b00      	cmp	r3, #0
 8000ec2:	d143      	bne.n	8000f4c <main+0x164>

    SCB->CSSELR = 0U;                       /* select Level 1 data cache */
 8000ec4:	4b78      	ldr	r3, [pc, #480]	@ (80010a8 <main+0x2c0>)
 8000ec6:	2200      	movs	r2, #0
 8000ec8:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  __ASM volatile ("dsb 0xF":::"memory");
 8000ecc:	f3bf 8f4f 	dsb	sy
}
 8000ed0:	bf00      	nop
    __DSB();

    ccsidr = SCB->CCSIDR;
 8000ed2:	4b75      	ldr	r3, [pc, #468]	@ (80010a8 <main+0x2c0>)
 8000ed4:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8000ed8:	f8c7 323c 	str.w	r3, [r7, #572]	@ 0x23c

                                            /* invalidate D-Cache */
    sets = (uint32_t)(CCSIDR_SETS(ccsidr));
 8000edc:	f8d7 323c 	ldr.w	r3, [r7, #572]	@ 0x23c
 8000ee0:	0b5b      	lsrs	r3, r3, #13
 8000ee2:	f3c3 030e 	ubfx	r3, r3, #0, #15
 8000ee6:	f8c7 3238 	str.w	r3, [r7, #568]	@ 0x238
    do {
      ways = (uint32_t)(CCSIDR_WAYS(ccsidr));
 8000eea:	f8d7 323c 	ldr.w	r3, [r7, #572]	@ 0x23c
 8000eee:	08db      	lsrs	r3, r3, #3
 8000ef0:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8000ef4:	f8c7 3234 	str.w	r3, [r7, #564]	@ 0x234
      do {
        SCB->DCISW = (((sets << SCB_DCISW_SET_Pos) & SCB_DCISW_SET_Msk) |
 8000ef8:	f8d7 3238 	ldr.w	r3, [r7, #568]	@ 0x238
 8000efc:	015a      	lsls	r2, r3, #5
 8000efe:	f643 73e0 	movw	r3, #16352	@ 0x3fe0
 8000f02:	4013      	ands	r3, r2
                      ((ways << SCB_DCISW_WAY_Pos) & SCB_DCISW_WAY_Msk)  );
 8000f04:	f8d7 2234 	ldr.w	r2, [r7, #564]	@ 0x234
 8000f08:	0792      	lsls	r2, r2, #30
        SCB->DCISW = (((sets << SCB_DCISW_SET_Pos) & SCB_DCISW_SET_Msk) |
 8000f0a:	4967      	ldr	r1, [pc, #412]	@ (80010a8 <main+0x2c0>)
 8000f0c:	4313      	orrs	r3, r2
 8000f0e:	f8c1 3260 	str.w	r3, [r1, #608]	@ 0x260
        #if defined ( __CC_ARM )
          __schedule_barrier();
        #endif
      } while (ways-- != 0U);
 8000f12:	f8d7 3234 	ldr.w	r3, [r7, #564]	@ 0x234
 8000f16:	1e5a      	subs	r2, r3, #1
 8000f18:	f8c7 2234 	str.w	r2, [r7, #564]	@ 0x234
 8000f1c:	2b00      	cmp	r3, #0
 8000f1e:	d1eb      	bne.n	8000ef8 <main+0x110>
    } while(sets-- != 0U);
 8000f20:	f8d7 3238 	ldr.w	r3, [r7, #568]	@ 0x238
 8000f24:	1e5a      	subs	r2, r3, #1
 8000f26:	f8c7 2238 	str.w	r2, [r7, #568]	@ 0x238
 8000f2a:	2b00      	cmp	r3, #0
 8000f2c:	d1dd      	bne.n	8000eea <main+0x102>
  __ASM volatile ("dsb 0xF":::"memory");
 8000f2e:	f3bf 8f4f 	dsb	sy
}
 8000f32:	bf00      	nop
    __DSB();

    SCB->CCR |=  (uint32_t)SCB_CCR_DC_Msk;  /* enable D-Cache */
 8000f34:	4b5c      	ldr	r3, [pc, #368]	@ (80010a8 <main+0x2c0>)
 8000f36:	695b      	ldr	r3, [r3, #20]
 8000f38:	4a5b      	ldr	r2, [pc, #364]	@ (80010a8 <main+0x2c0>)
 8000f3a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8000f3e:	6153      	str	r3, [r2, #20]
  __ASM volatile ("dsb 0xF":::"memory");
 8000f40:	f3bf 8f4f 	dsb	sy
}
 8000f44:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8000f46:	f3bf 8f6f 	isb	sy
}
 8000f4a:	e000      	b.n	8000f4e <main+0x166>
    if (SCB->CCR & SCB_CCR_DC_Msk) return;  /* return if DCache is already enabled */
 8000f4c:	bf00      	nop

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  ucUart3RxCnt = 0;
 8000f4e:	4b5b      	ldr	r3, [pc, #364]	@ (80010bc <main+0x2d4>)
 8000f50:	2200      	movs	r2, #0
 8000f52:	701a      	strb	r2, [r3, #0]
  RS485_RD_MODE;
 8000f54:	4b5a      	ldr	r3, [pc, #360]	@ (80010c0 <main+0x2d8>)
 8000f56:	f04f 6280 	mov.w	r2, #67108864	@ 0x4000000
 8000f5a:	619a      	str	r2, [r3, #24]
  HAL_UART_Receive_IT(&huart3, &ucUart3RxBuff[ucUart3RxCnt], 1);
 8000f5c:	4b57      	ldr	r3, [pc, #348]	@ (80010bc <main+0x2d4>)
 8000f5e:	781b      	ldrb	r3, [r3, #0]
 8000f60:	461a      	mov	r2, r3
 8000f62:	4b58      	ldr	r3, [pc, #352]	@ (80010c4 <main+0x2dc>)
 8000f64:	4413      	add	r3, r2
 8000f66:	2201      	movs	r2, #1
 8000f68:	4619      	mov	r1, r3
 8000f6a:	4857      	ldr	r0, [pc, #348]	@ (80010c8 <main+0x2e0>)
 8000f6c:	f00c fe42 	bl	800dbf4 <HAL_UART_Receive_IT>
  FFT_Buff_Init();
 8000f70:	f7ff fc28 	bl	80007c4 <FFT_Buff_Init>
  HAL_GPIO_WritePin(GPIOA,GPIO_PIN_1,GPIO_PIN_SET);
 8000f74:	2201      	movs	r2, #1
 8000f76:	2102      	movs	r1, #2
 8000f78:	4854      	ldr	r0, [pc, #336]	@ (80010cc <main+0x2e4>)
 8000f7a:	f007 f869 	bl	8008050 <HAL_GPIO_WritePin>
  while (1)
  {
	  ucDipSwVal = GPIO_DIP_SW_Input();
 8000f7e:	f7ff fe17 	bl	8000bb0 <GPIO_DIP_SW_Input>
 8000f82:	4603      	mov	r3, r0
 8000f84:	461a      	mov	r2, r3
 8000f86:	4b52      	ldr	r3, [pc, #328]	@ (80010d0 <main+0x2e8>)
 8000f88:	701a      	strb	r2, [r3, #0]

	  FFT_Timer_Proc();
 8000f8a:	f7ff fb8f 	bl	80006ac <FFT_Timer_Proc>
//	  if(ucAdcSuccess)
	  if(usAdcFuncFlag)
 8000f8e:	4b51      	ldr	r3, [pc, #324]	@ (80010d4 <main+0x2ec>)
 8000f90:	881b      	ldrh	r3, [r3, #0]
 8000f92:	2b00      	cmp	r3, #0
 8000f94:	f000 8108 	beq.w	80011a8 <main+0x3c0>
	  {
		  if(((ucDipSwVal & 0x08) != 0) || (ucSD_Mount == 0))  ret = f_mount(&SDFatFS, "0:", 0);
 8000f98:	4b4d      	ldr	r3, [pc, #308]	@ (80010d0 <main+0x2e8>)
 8000f9a:	781b      	ldrb	r3, [r3, #0]
 8000f9c:	f003 0308 	and.w	r3, r3, #8
 8000fa0:	2b00      	cmp	r3, #0
 8000fa2:	d103      	bne.n	8000fac <main+0x1c4>
 8000fa4:	4b4c      	ldr	r3, [pc, #304]	@ (80010d8 <main+0x2f0>)
 8000fa6:	781b      	ldrb	r3, [r3, #0]
 8000fa8:	2b00      	cmp	r3, #0
 8000faa:	d107      	bne.n	8000fbc <main+0x1d4>
 8000fac:	2200      	movs	r2, #0
 8000fae:	494b      	ldr	r1, [pc, #300]	@ (80010dc <main+0x2f4>)
 8000fb0:	484b      	ldr	r0, [pc, #300]	@ (80010e0 <main+0x2f8>)
 8000fb2:	f011 ff9b 	bl	8012eec <f_mount>
 8000fb6:	4603      	mov	r3, r0
 8000fb8:	f8c7 324c 	str.w	r3, [r7, #588]	@ 0x24c

		  if(ret == 0)ucSD_Mount = 1;
 8000fbc:	f8d7 324c 	ldr.w	r3, [r7, #588]	@ 0x24c
 8000fc0:	2b00      	cmp	r3, #0
 8000fc2:	d102      	bne.n	8000fca <main+0x1e2>
 8000fc4:	4b44      	ldr	r3, [pc, #272]	@ (80010d8 <main+0x2f0>)
 8000fc6:	2201      	movs	r2, #1
 8000fc8:	701a      	strb	r2, [r3, #0]

		  if(((ucDipSwVal & 0x08) == 0) || (ucSD_Mount != 0))
 8000fca:	4b41      	ldr	r3, [pc, #260]	@ (80010d0 <main+0x2e8>)
 8000fcc:	781b      	ldrb	r3, [r3, #0]
 8000fce:	f003 0308 	and.w	r3, r3, #8
 8000fd2:	2b00      	cmp	r3, #0
 8000fd4:	d003      	beq.n	8000fde <main+0x1f6>
 8000fd6:	4b40      	ldr	r3, [pc, #256]	@ (80010d8 <main+0x2f0>)
 8000fd8:	781b      	ldrb	r3, [r3, #0]
 8000fda:	2b00      	cmp	r3, #0
 8000fdc:	d017      	beq.n	800100e <main+0x226>
		  {
			  if(ucSD_Open) f_close(&MyFile);
 8000fde:	4b41      	ldr	r3, [pc, #260]	@ (80010e4 <main+0x2fc>)
 8000fe0:	781b      	ldrb	r3, [r3, #0]
 8000fe2:	2b00      	cmp	r3, #0
 8000fe4:	d003      	beq.n	8000fee <main+0x206>
 8000fe6:	1d3b      	adds	r3, r7, #4
 8000fe8:	4618      	mov	r0, r3
 8000fea:	f012 fb72 	bl	80136d2 <f_close>
			  ret = f_mount(0, "0:", 0);
 8000fee:	2200      	movs	r2, #0
 8000ff0:	493a      	ldr	r1, [pc, #232]	@ (80010dc <main+0x2f4>)
 8000ff2:	2000      	movs	r0, #0
 8000ff4:	f011 ff7a 	bl	8012eec <f_mount>
 8000ff8:	4603      	mov	r3, r0
 8000ffa:	f8c7 324c 	str.w	r3, [r7, #588]	@ 0x24c
			  ucSD_Open = 0;
 8000ffe:	4b39      	ldr	r3, [pc, #228]	@ (80010e4 <main+0x2fc>)
 8001000:	2200      	movs	r2, #0
 8001002:	701a      	strb	r2, [r3, #0]
			  HAL_GPIO_WritePin(GPIOA,GPIO_PIN_1,GPIO_PIN_SET);
 8001004:	2201      	movs	r2, #1
 8001006:	2102      	movs	r1, #2
 8001008:	4830      	ldr	r0, [pc, #192]	@ (80010cc <main+0x2e4>)
 800100a:	f007 f821 	bl	8008050 <HAL_GPIO_WritePin>
		  }

		  if(((ucDipSwVal & 0x08) == 0) || (ucSD_Mount == 0))
 800100e:	4b30      	ldr	r3, [pc, #192]	@ (80010d0 <main+0x2e8>)
 8001010:	781b      	ldrb	r3, [r3, #0]
 8001012:	f003 0308 	and.w	r3, r3, #8
 8001016:	2b00      	cmp	r3, #0
 8001018:	d003      	beq.n	8001022 <main+0x23a>
 800101a:	4b2f      	ldr	r3, [pc, #188]	@ (80010d8 <main+0x2f0>)
 800101c:	781b      	ldrb	r3, [r3, #0]
 800101e:	2b00      	cmp	r3, #0
 8001020:	d166      	bne.n	80010f0 <main+0x308>
		  {
	//		  ucAdcSuccess = 0;
	 //		  SCB_EnableDCache();
			  if((usAdcFuncFlag & 0x0003) != 0)
 8001022:	4b2c      	ldr	r3, [pc, #176]	@ (80010d4 <main+0x2ec>)
 8001024:	881b      	ldrh	r3, [r3, #0]
 8001026:	f003 0303 	and.w	r3, r3, #3
 800102a:	2b00      	cmp	r3, #0
 800102c:	d010      	beq.n	8001050 <main+0x268>
			  {
				  usAdcFuncFlag &= 0x00FC;
 800102e:	4b29      	ldr	r3, [pc, #164]	@ (80010d4 <main+0x2ec>)
 8001030:	881b      	ldrh	r3, [r3, #0]
 8001032:	f003 03fc 	and.w	r3, r3, #252	@ 0xfc
 8001036:	b29a      	uxth	r2, r3
 8001038:	4b26      	ldr	r3, [pc, #152]	@ (80010d4 <main+0x2ec>)
 800103a:	801a      	strh	r2, [r3, #0]
				  FFT_Proc(0,&usAdcReadBuff1[ucAdcConvIndex][0]);
 800103c:	4b2a      	ldr	r3, [pc, #168]	@ (80010e8 <main+0x300>)
 800103e:	781b      	ldrb	r3, [r3, #0]
 8001040:	031b      	lsls	r3, r3, #12
 8001042:	4a2a      	ldr	r2, [pc, #168]	@ (80010ec <main+0x304>)
 8001044:	4413      	add	r3, r2
 8001046:	4619      	mov	r1, r3
 8001048:	2000      	movs	r0, #0
 800104a:	f7ff fd3d 	bl	8000ac8 <FFT_Proc>
			  if((usAdcFuncFlag & 0x0003) != 0)
 800104e:	e0aa      	b.n	80011a6 <main+0x3be>
			  }
			  else if((usAdcFuncFlag & 0x000C) != 0)
 8001050:	4b20      	ldr	r3, [pc, #128]	@ (80010d4 <main+0x2ec>)
 8001052:	881b      	ldrh	r3, [r3, #0]
 8001054:	f003 030c 	and.w	r3, r3, #12
 8001058:	2b00      	cmp	r3, #0
 800105a:	d007      	beq.n	800106c <main+0x284>
			  {
				  usAdcFuncFlag &= 0x00F3;
 800105c:	4b1d      	ldr	r3, [pc, #116]	@ (80010d4 <main+0x2ec>)
 800105e:	881b      	ldrh	r3, [r3, #0]
 8001060:	f003 03f3 	and.w	r3, r3, #243	@ 0xf3
 8001064:	b29a      	uxth	r2, r3
 8001066:	4b1b      	ldr	r3, [pc, #108]	@ (80010d4 <main+0x2ec>)
 8001068:	801a      	strh	r2, [r3, #0]
			  if((usAdcFuncFlag & 0x0003) != 0)
 800106a:	e09c      	b.n	80011a6 <main+0x3be>
	//			  FFT_Proc(1,&usAdcReadBuff2[ucAdcConvIndex][0]);
			  }
			  else if((usAdcFuncFlag & 0x0030) != 0)
 800106c:	4b19      	ldr	r3, [pc, #100]	@ (80010d4 <main+0x2ec>)
 800106e:	881b      	ldrh	r3, [r3, #0]
 8001070:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8001074:	2b00      	cmp	r3, #0
 8001076:	d007      	beq.n	8001088 <main+0x2a0>
			  {
				  usAdcFuncFlag &= 0x00CF;
 8001078:	4b16      	ldr	r3, [pc, #88]	@ (80010d4 <main+0x2ec>)
 800107a:	881b      	ldrh	r3, [r3, #0]
 800107c:	f003 03cf 	and.w	r3, r3, #207	@ 0xcf
 8001080:	b29a      	uxth	r2, r3
 8001082:	4b14      	ldr	r3, [pc, #80]	@ (80010d4 <main+0x2ec>)
 8001084:	801a      	strh	r2, [r3, #0]
			  if((usAdcFuncFlag & 0x0003) != 0)
 8001086:	e08e      	b.n	80011a6 <main+0x3be>
	//			  FFT_Proc(2,&usAdcReadBuff3[ucAdcConvIndex][0]);
			  }
			  else if((usAdcFuncFlag & 0x00C0) != 0)
 8001088:	4b12      	ldr	r3, [pc, #72]	@ (80010d4 <main+0x2ec>)
 800108a:	881b      	ldrh	r3, [r3, #0]
 800108c:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 8001090:	2b00      	cmp	r3, #0
 8001092:	f000 8088 	beq.w	80011a6 <main+0x3be>
			  {
				  usAdcFuncFlag &= 0x003F;
 8001096:	4b0f      	ldr	r3, [pc, #60]	@ (80010d4 <main+0x2ec>)
 8001098:	881b      	ldrh	r3, [r3, #0]
 800109a:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800109e:	b29a      	uxth	r2, r3
 80010a0:	4b0c      	ldr	r3, [pc, #48]	@ (80010d4 <main+0x2ec>)
 80010a2:	801a      	strh	r2, [r3, #0]
			  if((usAdcFuncFlag & 0x0003) != 0)
 80010a4:	e07f      	b.n	80011a6 <main+0x3be>
 80010a6:	bf00      	nop
 80010a8:	e000ed00 	.word	0xe000ed00
 80010ac:	2401a288 	.word	0x2401a288
 80010b0:	24000060 	.word	0x24000060
 80010b4:	2401a42c 	.word	0x2401a42c
 80010b8:	2401a478 	.word	0x2401a478
 80010bc:	2402c695 	.word	0x2402c695
 80010c0:	58020c00 	.word	0x58020c00
 80010c4:	2402c6d0 	.word	0x2402c6d0
 80010c8:	2401a558 	.word	0x2401a558
 80010cc:	58020000 	.word	0x58020000
 80010d0:	240275ff 	.word	0x240275ff
 80010d4:	240225f4 	.word	0x240225f4
 80010d8:	24027600 	.word	0x24027600
 80010dc:	08015478 	.word	0x08015478
 80010e0:	2402c714 	.word	0x2402c714
 80010e4:	24027601 	.word	0x24027601
 80010e8:	2401a5ee 	.word	0x2401a5ee
 80010ec:	2401a5f4 	.word	0x2401a5f4
			  }
	//		  SCB_DisableDCache();
		  }
		  else
		  {
			  usAdcFuncFlag = 0;
 80010f0:	4b3c      	ldr	r3, [pc, #240]	@ (80011e4 <main+0x3fc>)
 80010f2:	2200      	movs	r2, #0
 80010f4:	801a      	strh	r2, [r3, #0]
			  ucAdcSuccess = 0;
 80010f6:	4b3c      	ldr	r3, [pc, #240]	@ (80011e8 <main+0x400>)
 80010f8:	2200      	movs	r2, #0
 80010fa:	701a      	strb	r2, [r3, #0]
			  if(ucSD_Open == 0)
 80010fc:	4b3b      	ldr	r3, [pc, #236]	@ (80011ec <main+0x404>)
 80010fe:	781b      	ldrb	r3, [r3, #0]
 8001100:	2b00      	cmp	r3, #0
 8001102:	d126      	bne.n	8001152 <main+0x36a>
			  {
				  ucSD_FileNum = ucDipSwVal & 0x07;
 8001104:	4b3a      	ldr	r3, [pc, #232]	@ (80011f0 <main+0x408>)
 8001106:	781b      	ldrb	r3, [r3, #0]
 8001108:	f003 0307 	and.w	r3, r3, #7
 800110c:	b2da      	uxtb	r2, r3
 800110e:	4b39      	ldr	r3, [pc, #228]	@ (80011f4 <main+0x40c>)
 8001110:	701a      	strb	r2, [r3, #0]
				  sprintf(SD_Path, "F%d.bin",ucSD_FileNum);
 8001112:	4b38      	ldr	r3, [pc, #224]	@ (80011f4 <main+0x40c>)
 8001114:	781b      	ldrb	r3, [r3, #0]
 8001116:	461a      	mov	r2, r3
 8001118:	4937      	ldr	r1, [pc, #220]	@ (80011f8 <main+0x410>)
 800111a:	4838      	ldr	r0, [pc, #224]	@ (80011fc <main+0x414>)
 800111c:	f013 fcde 	bl	8014adc <siprintf>
				  ret = f_open(&MyFile,SD_Path,FA_CREATE_ALWAYS | FA_WRITE);
 8001120:	1d3b      	adds	r3, r7, #4
 8001122:	220a      	movs	r2, #10
 8001124:	4935      	ldr	r1, [pc, #212]	@ (80011fc <main+0x414>)
 8001126:	4618      	mov	r0, r3
 8001128:	f011 ff26 	bl	8012f78 <f_open>
 800112c:	4603      	mov	r3, r0
 800112e:	f8c7 324c 	str.w	r3, [r7, #588]	@ 0x24c
				  if(ret == 0)
 8001132:	f8d7 324c 	ldr.w	r3, [r7, #588]	@ 0x24c
 8001136:	2b00      	cmp	r3, #0
 8001138:	d107      	bne.n	800114a <main+0x362>
				  {
					  ucSD_Open = 1;
 800113a:	4b2c      	ldr	r3, [pc, #176]	@ (80011ec <main+0x404>)
 800113c:	2201      	movs	r2, #1
 800113e:	701a      	strb	r2, [r3, #0]
					  HAL_GPIO_WritePin(GPIOA,GPIO_PIN_1,GPIO_PIN_RESET);
 8001140:	2200      	movs	r2, #0
 8001142:	2102      	movs	r1, #2
 8001144:	482e      	ldr	r0, [pc, #184]	@ (8001200 <main+0x418>)
 8001146:	f006 ff83 	bl	8008050 <HAL_GPIO_WritePin>
				  }
				  unFileSaveCnt = 0;
 800114a:	4b2e      	ldr	r3, [pc, #184]	@ (8001204 <main+0x41c>)
 800114c:	2200      	movs	r2, #0
 800114e:	601a      	str	r2, [r3, #0]
 8001150:	e02a      	b.n	80011a8 <main+0x3c0>
			  }
			  else
			  {
				  if(unFileSaveCnt < 10000)
 8001152:	4b2c      	ldr	r3, [pc, #176]	@ (8001204 <main+0x41c>)
 8001154:	681b      	ldr	r3, [r3, #0]
 8001156:	f242 720f 	movw	r2, #9999	@ 0x270f
 800115a:	4293      	cmp	r3, r2
 800115c:	d824      	bhi.n	80011a8 <main+0x3c0>
				  {
					  ret = f_write(&MyFile,(uint8_t *)&ausAdcReadVal[0],DMA_DATA_LEN*2,(void*)&byteswritten);
 800115e:	463b      	mov	r3, r7
 8001160:	1d38      	adds	r0, r7, #4
 8001162:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8001166:	4928      	ldr	r1, [pc, #160]	@ (8001208 <main+0x420>)
 8001168:	f012 f8c0 	bl	80132ec <f_write>
 800116c:	4603      	mov	r3, r0
 800116e:	f8c7 324c 	str.w	r3, [r7, #588]	@ 0x24c
					  unFileSaveCnt++;
 8001172:	4b24      	ldr	r3, [pc, #144]	@ (8001204 <main+0x41c>)
 8001174:	681b      	ldr	r3, [r3, #0]
 8001176:	3301      	adds	r3, #1
 8001178:	4a22      	ldr	r2, [pc, #136]	@ (8001204 <main+0x41c>)
 800117a:	6013      	str	r3, [r2, #0]
					  HAL_GPIO_WritePin(GPIOA,GPIO_PIN_1,GPIO_PIN_RESET);
 800117c:	2200      	movs	r2, #0
 800117e:	2102      	movs	r1, #2
 8001180:	481f      	ldr	r0, [pc, #124]	@ (8001200 <main+0x418>)
 8001182:	f006 ff65 	bl	8008050 <HAL_GPIO_WritePin>
					  if(unFileSaveCnt == 10000)
 8001186:	4b1f      	ldr	r3, [pc, #124]	@ (8001204 <main+0x41c>)
 8001188:	681b      	ldr	r3, [r3, #0]
 800118a:	f242 7210 	movw	r2, #10000	@ 0x2710
 800118e:	4293      	cmp	r3, r2
 8001190:	d10a      	bne.n	80011a8 <main+0x3c0>
					  {
						  f_close(&MyFile);
 8001192:	1d3b      	adds	r3, r7, #4
 8001194:	4618      	mov	r0, r3
 8001196:	f012 fa9c 	bl	80136d2 <f_close>
						  HAL_GPIO_WritePin(GPIOA,GPIO_PIN_1,GPIO_PIN_SET);
 800119a:	2201      	movs	r2, #1
 800119c:	2102      	movs	r1, #2
 800119e:	4818      	ldr	r0, [pc, #96]	@ (8001200 <main+0x418>)
 80011a0:	f006 ff56 	bl	8008050 <HAL_GPIO_WritePin>
 80011a4:	e000      	b.n	80011a8 <main+0x3c0>
			  if((usAdcFuncFlag & 0x0003) != 0)
 80011a6:	bf00      	nop
		  ucUsbTxBuff[nSendCnt++] = 0x0a;
//		  ucUsbTxBuff[nSendCnt++] = 0x00;
		  Uart1SendQueue(&ucUsbTxBuff[0],nSendCnt);
#endif
	  }
	  MODBUS_RX_PROCESS();
 80011a8:	f001 f984 	bl	80024b4 <MODBUS_RX_PROCESS>

		if ((usUart1SendCnt>0) && (ucUart1Sending==0))
 80011ac:	4b17      	ldr	r3, [pc, #92]	@ (800120c <main+0x424>)
 80011ae:	881b      	ldrh	r3, [r3, #0]
 80011b0:	2b00      	cmp	r3, #0
 80011b2:	f43f aee4 	beq.w	8000f7e <main+0x196>
 80011b6:	4b16      	ldr	r3, [pc, #88]	@ (8001210 <main+0x428>)
 80011b8:	781b      	ldrb	r3, [r3, #0]
 80011ba:	2b00      	cmp	r3, #0
 80011bc:	f47f aedf 	bne.w	8000f7e <main+0x196>
	  {
		  nsend_len = Uart1ReadQueue(&ucUart1TxBuff[0]);
 80011c0:	4814      	ldr	r0, [pc, #80]	@ (8001214 <main+0x42c>)
 80011c2:	f7ff fdc9 	bl	8000d58 <Uart1ReadQueue>
 80011c6:	f8c7 0240 	str.w	r0, [r7, #576]	@ 0x240
		  HAL_UART_Transmit_IT(&huart1, &ucUart1TxBuff[0], nsend_len);
 80011ca:	f8d7 3240 	ldr.w	r3, [r7, #576]	@ 0x240
 80011ce:	b29b      	uxth	r3, r3
 80011d0:	461a      	mov	r2, r3
 80011d2:	4910      	ldr	r1, [pc, #64]	@ (8001214 <main+0x42c>)
 80011d4:	4810      	ldr	r0, [pc, #64]	@ (8001218 <main+0x430>)
 80011d6:	f00c fc79 	bl	800dacc <HAL_UART_Transmit_IT>
		  ucUart1Sending = 1;
 80011da:	4b0d      	ldr	r3, [pc, #52]	@ (8001210 <main+0x428>)
 80011dc:	2201      	movs	r2, #1
 80011de:	701a      	strb	r2, [r3, #0]
	  ucDipSwVal = GPIO_DIP_SW_Input();
 80011e0:	e6cd      	b.n	8000f7e <main+0x196>
 80011e2:	bf00      	nop
 80011e4:	240225f4 	.word	0x240225f4
 80011e8:	2401a5ec 	.word	0x2401a5ec
 80011ec:	24027601 	.word	0x24027601
 80011f0:	240275ff 	.word	0x240275ff
 80011f4:	24027602 	.word	0x24027602
 80011f8:	0801547c 	.word	0x0801547c
 80011fc:	24027608 	.word	0x24027608
 8001200:	58020000 	.word	0x58020000
 8001204:	24027604 	.word	0x24027604
 8001208:	24027614 	.word	0x24027614
 800120c:	240275f8 	.word	0x240275f8
 8001210:	240275fe 	.word	0x240275fe
 8001214:	240225f8 	.word	0x240225f8
 8001218:	2401a4c4 	.word	0x2401a4c4

0800121c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800121c:	b580      	push	{r7, lr}
 800121e:	b09e      	sub	sp, #120	@ 0x78
 8001220:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001222:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8001226:	224c      	movs	r2, #76	@ 0x4c
 8001228:	2100      	movs	r1, #0
 800122a:	4618      	mov	r0, r3
 800122c:	f013 fc78 	bl	8014b20 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001230:	f107 030c 	add.w	r3, r7, #12
 8001234:	2220      	movs	r2, #32
 8001236:	2100      	movs	r1, #0
 8001238:	4618      	mov	r0, r3
 800123a:	f013 fc71 	bl	8014b20 <memset>

  /** Supply configuration update enable
  */
  HAL_PWREx_ConfigSupply(PWR_LDO_SUPPLY);
 800123e:	2002      	movs	r0, #2
 8001240:	f006 ff20 	bl	8008084 <HAL_PWREx_ConfigSupply>

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001244:	2300      	movs	r3, #0
 8001246:	60bb      	str	r3, [r7, #8]
 8001248:	4b48      	ldr	r3, [pc, #288]	@ (800136c <SystemClock_Config+0x150>)
 800124a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800124c:	4a47      	ldr	r2, [pc, #284]	@ (800136c <SystemClock_Config+0x150>)
 800124e:	f023 0301 	bic.w	r3, r3, #1
 8001252:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8001254:	4b45      	ldr	r3, [pc, #276]	@ (800136c <SystemClock_Config+0x150>)
 8001256:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001258:	f003 0301 	and.w	r3, r3, #1
 800125c:	60bb      	str	r3, [r7, #8]
 800125e:	4b44      	ldr	r3, [pc, #272]	@ (8001370 <SystemClock_Config+0x154>)
 8001260:	699b      	ldr	r3, [r3, #24]
 8001262:	4a43      	ldr	r2, [pc, #268]	@ (8001370 <SystemClock_Config+0x154>)
 8001264:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8001268:	6193      	str	r3, [r2, #24]
 800126a:	4b41      	ldr	r3, [pc, #260]	@ (8001370 <SystemClock_Config+0x154>)
 800126c:	699b      	ldr	r3, [r3, #24]
 800126e:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8001272:	60bb      	str	r3, [r7, #8]
 8001274:	68bb      	ldr	r3, [r7, #8]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 8001276:	bf00      	nop
 8001278:	4b3d      	ldr	r3, [pc, #244]	@ (8001370 <SystemClock_Config+0x154>)
 800127a:	699b      	ldr	r3, [r3, #24]
 800127c:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8001280:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8001284:	d1f8      	bne.n	8001278 <SystemClock_Config+0x5c>

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001286:	4b3b      	ldr	r3, [pc, #236]	@ (8001374 <SystemClock_Config+0x158>)
 8001288:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 800128c:	4a39      	ldr	r2, [pc, #228]	@ (8001374 <SystemClock_Config+0x158>)
 800128e:	f043 0302 	orr.w	r3, r3, #2
 8001292:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 8001296:	4b37      	ldr	r3, [pc, #220]	@ (8001374 <SystemClock_Config+0x158>)
 8001298:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 800129c:	f003 0302 	and.w	r3, r3, #2
 80012a0:	607b      	str	r3, [r7, #4]
 80012a2:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE0);
 80012a4:	2300      	movs	r3, #0
 80012a6:	603b      	str	r3, [r7, #0]
 80012a8:	4b31      	ldr	r3, [pc, #196]	@ (8001370 <SystemClock_Config+0x154>)
 80012aa:	699b      	ldr	r3, [r3, #24]
 80012ac:	4a30      	ldr	r2, [pc, #192]	@ (8001370 <SystemClock_Config+0x154>)
 80012ae:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 80012b2:	6193      	str	r3, [r2, #24]
 80012b4:	4b2e      	ldr	r3, [pc, #184]	@ (8001370 <SystemClock_Config+0x154>)
 80012b6:	699b      	ldr	r3, [r3, #24]
 80012b8:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 80012bc:	603b      	str	r3, [r7, #0]
 80012be:	4b2b      	ldr	r3, [pc, #172]	@ (800136c <SystemClock_Config+0x150>)
 80012c0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80012c2:	4a2a      	ldr	r2, [pc, #168]	@ (800136c <SystemClock_Config+0x150>)
 80012c4:	f043 0301 	orr.w	r3, r3, #1
 80012c8:	62d3      	str	r3, [r2, #44]	@ 0x2c
 80012ca:	4b28      	ldr	r3, [pc, #160]	@ (800136c <SystemClock_Config+0x150>)
 80012cc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80012ce:	f003 0301 	and.w	r3, r3, #1
 80012d2:	603b      	str	r3, [r7, #0]
 80012d4:	683b      	ldr	r3, [r7, #0]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 80012d6:	bf00      	nop
 80012d8:	4b25      	ldr	r3, [pc, #148]	@ (8001370 <SystemClock_Config+0x154>)
 80012da:	699b      	ldr	r3, [r3, #24]
 80012dc:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80012e0:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80012e4:	d1f8      	bne.n	80012d8 <SystemClock_Config+0xbc>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80012e6:	2301      	movs	r3, #1
 80012e8:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80012ea:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80012ee:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80012f0:	2302      	movs	r3, #2
 80012f2:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80012f4:	2302      	movs	r3, #2
 80012f6:	657b      	str	r3, [r7, #84]	@ 0x54
  RCC_OscInitStruct.PLL.PLLM = 5;
 80012f8:	2305      	movs	r3, #5
 80012fa:	65bb      	str	r3, [r7, #88]	@ 0x58
  RCC_OscInitStruct.PLL.PLLN = 192;
 80012fc:	23c0      	movs	r3, #192	@ 0xc0
 80012fe:	65fb      	str	r3, [r7, #92]	@ 0x5c
  RCC_OscInitStruct.PLL.PLLP = 2;
 8001300:	2302      	movs	r3, #2
 8001302:	663b      	str	r3, [r7, #96]	@ 0x60
  RCC_OscInitStruct.PLL.PLLQ = 15;
 8001304:	230f      	movs	r3, #15
 8001306:	667b      	str	r3, [r7, #100]	@ 0x64
  RCC_OscInitStruct.PLL.PLLR = 2;
 8001308:	2302      	movs	r3, #2
 800130a:	66bb      	str	r3, [r7, #104]	@ 0x68
  RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_3;
 800130c:	230c      	movs	r3, #12
 800130e:	66fb      	str	r3, [r7, #108]	@ 0x6c
  RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOWIDE;
 8001310:	2300      	movs	r3, #0
 8001312:	673b      	str	r3, [r7, #112]	@ 0x70
  RCC_OscInitStruct.PLL.PLLFRACN = 0;
 8001314:	2300      	movs	r3, #0
 8001316:	677b      	str	r3, [r7, #116]	@ 0x74
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001318:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 800131c:	4618      	mov	r0, r3
 800131e:	f006 ffa5 	bl	800826c <HAL_RCC_OscConfig>
 8001322:	4603      	mov	r3, r0
 8001324:	2b00      	cmp	r3, #0
 8001326:	d001      	beq.n	800132c <SystemClock_Config+0x110>
  {
    Error_Handler();
 8001328:	f000 fc79 	bl	8001c1e <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800132c:	233f      	movs	r3, #63	@ 0x3f
 800132e:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
                              |RCC_CLOCKTYPE_D3PCLK1|RCC_CLOCKTYPE_D1PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001330:	2303      	movs	r3, #3
 8001332:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 8001334:	2300      	movs	r3, #0
 8001336:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV2;
 8001338:	2308      	movs	r3, #8
 800133a:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV2;
 800133c:	2340      	movs	r3, #64	@ 0x40
 800133e:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV2;
 8001340:	2340      	movs	r3, #64	@ 0x40
 8001342:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV2;
 8001344:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8001348:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV2;
 800134a:	2340      	movs	r3, #64	@ 0x40
 800134c:	62bb      	str	r3, [r7, #40]	@ 0x28

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 800134e:	f107 030c 	add.w	r3, r7, #12
 8001352:	2104      	movs	r1, #4
 8001354:	4618      	mov	r0, r3
 8001356:	f007 fbe3 	bl	8008b20 <HAL_RCC_ClockConfig>
 800135a:	4603      	mov	r3, r0
 800135c:	2b00      	cmp	r3, #0
 800135e:	d001      	beq.n	8001364 <SystemClock_Config+0x148>
  {
    Error_Handler();
 8001360:	f000 fc5d 	bl	8001c1e <Error_Handler>
  }
}
 8001364:	bf00      	nop
 8001366:	3778      	adds	r7, #120	@ 0x78
 8001368:	46bd      	mov	sp, r7
 800136a:	bd80      	pop	{r7, pc}
 800136c:	58000400 	.word	0x58000400
 8001370:	58024800 	.word	0x58024800
 8001374:	58024400 	.word	0x58024400

08001378 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8001378:	b580      	push	{r7, lr}
 800137a:	b08a      	sub	sp, #40	@ 0x28
 800137c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 800137e:	f107 031c 	add.w	r3, r7, #28
 8001382:	2200      	movs	r2, #0
 8001384:	601a      	str	r2, [r3, #0]
 8001386:	605a      	str	r2, [r3, #4]
 8001388:	609a      	str	r2, [r3, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 800138a:	463b      	mov	r3, r7
 800138c:	2200      	movs	r2, #0
 800138e:	601a      	str	r2, [r3, #0]
 8001390:	605a      	str	r2, [r3, #4]
 8001392:	609a      	str	r2, [r3, #8]
 8001394:	60da      	str	r2, [r3, #12]
 8001396:	611a      	str	r2, [r3, #16]
 8001398:	615a      	str	r2, [r3, #20]
 800139a:	619a      	str	r2, [r3, #24]

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 800139c:	4b48      	ldr	r3, [pc, #288]	@ (80014c0 <MX_ADC1_Init+0x148>)
 800139e:	4a49      	ldr	r2, [pc, #292]	@ (80014c4 <MX_ADC1_Init+0x14c>)
 80013a0:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV6;
 80013a2:	4b47      	ldr	r3, [pc, #284]	@ (80014c0 <MX_ADC1_Init+0x148>)
 80013a4:	f44f 2240 	mov.w	r2, #786432	@ 0xc0000
 80013a8:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_14B;
 80013aa:	4b45      	ldr	r3, [pc, #276]	@ (80014c0 <MX_ADC1_Init+0x148>)
 80013ac:	2204      	movs	r2, #4
 80013ae:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 80013b0:	4b43      	ldr	r3, [pc, #268]	@ (80014c0 <MX_ADC1_Init+0x148>)
 80013b2:	2201      	movs	r2, #1
 80013b4:	60da      	str	r2, [r3, #12]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80013b6:	4b42      	ldr	r3, [pc, #264]	@ (80014c0 <MX_ADC1_Init+0x148>)
 80013b8:	2204      	movs	r2, #4
 80013ba:	611a      	str	r2, [r3, #16]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 80013bc:	4b40      	ldr	r3, [pc, #256]	@ (80014c0 <MX_ADC1_Init+0x148>)
 80013be:	2200      	movs	r2, #0
 80013c0:	751a      	strb	r2, [r3, #20]
  hadc1.Init.ContinuousConvMode = DISABLE;
 80013c2:	4b3f      	ldr	r3, [pc, #252]	@ (80014c0 <MX_ADC1_Init+0x148>)
 80013c4:	2200      	movs	r2, #0
 80013c6:	755a      	strb	r2, [r3, #21]
  hadc1.Init.NbrOfConversion = 4;
 80013c8:	4b3d      	ldr	r3, [pc, #244]	@ (80014c0 <MX_ADC1_Init+0x148>)
 80013ca:	2204      	movs	r2, #4
 80013cc:	619a      	str	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 80013ce:	4b3c      	ldr	r3, [pc, #240]	@ (80014c0 <MX_ADC1_Init+0x148>)
 80013d0:	2200      	movs	r2, #0
 80013d2:	771a      	strb	r2, [r3, #28]
  hadc1.Init.NbrOfDiscConversion = 4;
 80013d4:	4b3a      	ldr	r3, [pc, #232]	@ (80014c0 <MX_ADC1_Init+0x148>)
 80013d6:	2204      	movs	r2, #4
 80013d8:	621a      	str	r2, [r3, #32]
  hadc1.Init.ExternalTrigConv = ADC_EXTERNALTRIG_T6_TRGO;
 80013da:	4b39      	ldr	r3, [pc, #228]	@ (80014c0 <MX_ADC1_Init+0x148>)
 80013dc:	f44f 62b4 	mov.w	r2, #1440	@ 0x5a0
 80013e0:	625a      	str	r2, [r3, #36]	@ 0x24
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_RISING;
 80013e2:	4b37      	ldr	r3, [pc, #220]	@ (80014c0 <MX_ADC1_Init+0x148>)
 80013e4:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80013e8:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.ConversionDataManagement = ADC_CONVERSIONDATA_DMA_CIRCULAR;
 80013ea:	4b35      	ldr	r3, [pc, #212]	@ (80014c0 <MX_ADC1_Init+0x148>)
 80013ec:	2203      	movs	r2, #3
 80013ee:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.Overrun = ADC_OVR_DATA_OVERWRITTEN;
 80013f0:	4b33      	ldr	r3, [pc, #204]	@ (80014c0 <MX_ADC1_Init+0x148>)
 80013f2:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 80013f6:	631a      	str	r2, [r3, #48]	@ 0x30
  hadc1.Init.LeftBitShift = ADC_LEFTBITSHIFT_NONE;
 80013f8:	4b31      	ldr	r3, [pc, #196]	@ (80014c0 <MX_ADC1_Init+0x148>)
 80013fa:	2200      	movs	r2, #0
 80013fc:	635a      	str	r2, [r3, #52]	@ 0x34
  hadc1.Init.OversamplingMode = DISABLE;
 80013fe:	4b30      	ldr	r3, [pc, #192]	@ (80014c0 <MX_ADC1_Init+0x148>)
 8001400:	2200      	movs	r2, #0
 8001402:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8001406:	482e      	ldr	r0, [pc, #184]	@ (80014c0 <MX_ADC1_Init+0x148>)
 8001408:	f002 f824 	bl	8003454 <HAL_ADC_Init>
 800140c:	4603      	mov	r3, r0
 800140e:	2b00      	cmp	r3, #0
 8001410:	d001      	beq.n	8001416 <MX_ADC1_Init+0x9e>
  {
    Error_Handler();
 8001412:	f000 fc04 	bl	8001c1e <Error_Handler>
  }

  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 8001416:	2300      	movs	r3, #0
 8001418:	61fb      	str	r3, [r7, #28]
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 800141a:	f107 031c 	add.w	r3, r7, #28
 800141e:	4619      	mov	r1, r3
 8001420:	4827      	ldr	r0, [pc, #156]	@ (80014c0 <MX_ADC1_Init+0x148>)
 8001422:	f003 fbab 	bl	8004b7c <HAL_ADCEx_MultiModeConfigChannel>
 8001426:	4603      	mov	r3, r0
 8001428:	2b00      	cmp	r3, #0
 800142a:	d001      	beq.n	8001430 <MX_ADC1_Init+0xb8>
  {
    Error_Handler();
 800142c:	f000 fbf7 	bl	8001c1e <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_15;
 8001430:	4b25      	ldr	r3, [pc, #148]	@ (80014c8 <MX_ADC1_Init+0x150>)
 8001432:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8001434:	2306      	movs	r3, #6
 8001436:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_8CYCLES_5;
 8001438:	2302      	movs	r3, #2
 800143a:	60bb      	str	r3, [r7, #8]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 800143c:	f240 73ff 	movw	r3, #2047	@ 0x7ff
 8001440:	60fb      	str	r3, [r7, #12]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8001442:	2304      	movs	r3, #4
 8001444:	613b      	str	r3, [r7, #16]
  sConfig.Offset = 0;
 8001446:	2300      	movs	r3, #0
 8001448:	617b      	str	r3, [r7, #20]
  sConfig.OffsetSignedSaturation = DISABLE;
 800144a:	2300      	movs	r3, #0
 800144c:	767b      	strb	r3, [r7, #25]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800144e:	463b      	mov	r3, r7
 8001450:	4619      	mov	r1, r3
 8001452:	481b      	ldr	r0, [pc, #108]	@ (80014c0 <MX_ADC1_Init+0x148>)
 8001454:	f002 fcbc 	bl	8003dd0 <HAL_ADC_ConfigChannel>
 8001458:	4603      	mov	r3, r0
 800145a:	2b00      	cmp	r3, #0
 800145c:	d001      	beq.n	8001462 <MX_ADC1_Init+0xea>
  {
    Error_Handler();
 800145e:	f000 fbde 	bl	8001c1e <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_16;
 8001462:	4b1a      	ldr	r3, [pc, #104]	@ (80014cc <MX_ADC1_Init+0x154>)
 8001464:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_2;
 8001466:	230c      	movs	r3, #12
 8001468:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800146a:	463b      	mov	r3, r7
 800146c:	4619      	mov	r1, r3
 800146e:	4814      	ldr	r0, [pc, #80]	@ (80014c0 <MX_ADC1_Init+0x148>)
 8001470:	f002 fcae 	bl	8003dd0 <HAL_ADC_ConfigChannel>
 8001474:	4603      	mov	r3, r0
 8001476:	2b00      	cmp	r3, #0
 8001478:	d001      	beq.n	800147e <MX_ADC1_Init+0x106>
  {
    Error_Handler();
 800147a:	f000 fbd0 	bl	8001c1e <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_10;
 800147e:	4b14      	ldr	r3, [pc, #80]	@ (80014d0 <MX_ADC1_Init+0x158>)
 8001480:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_3;
 8001482:	2312      	movs	r3, #18
 8001484:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001486:	463b      	mov	r3, r7
 8001488:	4619      	mov	r1, r3
 800148a:	480d      	ldr	r0, [pc, #52]	@ (80014c0 <MX_ADC1_Init+0x148>)
 800148c:	f002 fca0 	bl	8003dd0 <HAL_ADC_ConfigChannel>
 8001490:	4603      	mov	r3, r0
 8001492:	2b00      	cmp	r3, #0
 8001494:	d001      	beq.n	800149a <MX_ADC1_Init+0x122>
  {
    Error_Handler();
 8001496:	f000 fbc2 	bl	8001c1e <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_14;
 800149a:	4b0e      	ldr	r3, [pc, #56]	@ (80014d4 <MX_ADC1_Init+0x15c>)
 800149c:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_4;
 800149e:	2318      	movs	r3, #24
 80014a0:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80014a2:	463b      	mov	r3, r7
 80014a4:	4619      	mov	r1, r3
 80014a6:	4806      	ldr	r0, [pc, #24]	@ (80014c0 <MX_ADC1_Init+0x148>)
 80014a8:	f002 fc92 	bl	8003dd0 <HAL_ADC_ConfigChannel>
 80014ac:	4603      	mov	r3, r0
 80014ae:	2b00      	cmp	r3, #0
 80014b0:	d001      	beq.n	80014b6 <MX_ADC1_Init+0x13e>
  {
    Error_Handler();
 80014b2:	f000 fbb4 	bl	8001c1e <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 80014b6:	bf00      	nop
 80014b8:	3728      	adds	r7, #40	@ 0x28
 80014ba:	46bd      	mov	sp, r7
 80014bc:	bd80      	pop	{r7, pc}
 80014be:	bf00      	nop
 80014c0:	2401a288 	.word	0x2401a288
 80014c4:	40022000 	.word	0x40022000
 80014c8:	3ef08000 	.word	0x3ef08000
 80014cc:	43210000 	.word	0x43210000
 80014d0:	2a000400 	.word	0x2a000400
 80014d4:	3ac04000 	.word	0x3ac04000

080014d8 <MX_QUADSPI_Init>:
  * @brief QUADSPI Initialization Function
  * @param None
  * @retval None
  */
static void MX_QUADSPI_Init(void)
{
 80014d8:	b580      	push	{r7, lr}
 80014da:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN QUADSPI_Init 1 */

  /* USER CODE END QUADSPI_Init 1 */
  /* QUADSPI parameter configuration*/
  hqspi.Instance = QUADSPI;
 80014dc:	4b12      	ldr	r3, [pc, #72]	@ (8001528 <MX_QUADSPI_Init+0x50>)
 80014de:	4a13      	ldr	r2, [pc, #76]	@ (800152c <MX_QUADSPI_Init+0x54>)
 80014e0:	601a      	str	r2, [r3, #0]
  hqspi.Init.ClockPrescaler = 1;
 80014e2:	4b11      	ldr	r3, [pc, #68]	@ (8001528 <MX_QUADSPI_Init+0x50>)
 80014e4:	2201      	movs	r2, #1
 80014e6:	605a      	str	r2, [r3, #4]
  hqspi.Init.FifoThreshold = 4;
 80014e8:	4b0f      	ldr	r3, [pc, #60]	@ (8001528 <MX_QUADSPI_Init+0x50>)
 80014ea:	2204      	movs	r2, #4
 80014ec:	609a      	str	r2, [r3, #8]
  hqspi.Init.SampleShifting = QSPI_SAMPLE_SHIFTING_HALFCYCLE;
 80014ee:	4b0e      	ldr	r3, [pc, #56]	@ (8001528 <MX_QUADSPI_Init+0x50>)
 80014f0:	2210      	movs	r2, #16
 80014f2:	60da      	str	r2, [r3, #12]
  hqspi.Init.FlashSize = 1;
 80014f4:	4b0c      	ldr	r3, [pc, #48]	@ (8001528 <MX_QUADSPI_Init+0x50>)
 80014f6:	2201      	movs	r2, #1
 80014f8:	611a      	str	r2, [r3, #16]
  hqspi.Init.ChipSelectHighTime = QSPI_CS_HIGH_TIME_5_CYCLE;
 80014fa:	4b0b      	ldr	r3, [pc, #44]	@ (8001528 <MX_QUADSPI_Init+0x50>)
 80014fc:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8001500:	615a      	str	r2, [r3, #20]
  hqspi.Init.ClockMode = QSPI_CLOCK_MODE_0;
 8001502:	4b09      	ldr	r3, [pc, #36]	@ (8001528 <MX_QUADSPI_Init+0x50>)
 8001504:	2200      	movs	r2, #0
 8001506:	619a      	str	r2, [r3, #24]
  hqspi.Init.FlashID = QSPI_FLASH_ID_1;
 8001508:	4b07      	ldr	r3, [pc, #28]	@ (8001528 <MX_QUADSPI_Init+0x50>)
 800150a:	2200      	movs	r2, #0
 800150c:	61da      	str	r2, [r3, #28]
  hqspi.Init.DualFlash = QSPI_DUALFLASH_DISABLE;
 800150e:	4b06      	ldr	r3, [pc, #24]	@ (8001528 <MX_QUADSPI_Init+0x50>)
 8001510:	2200      	movs	r2, #0
 8001512:	621a      	str	r2, [r3, #32]
  if (HAL_QSPI_Init(&hqspi) != HAL_OK)
 8001514:	4804      	ldr	r0, [pc, #16]	@ (8001528 <MX_QUADSPI_Init+0x50>)
 8001516:	f006 fdef 	bl	80080f8 <HAL_QSPI_Init>
 800151a:	4603      	mov	r3, r0
 800151c:	2b00      	cmp	r3, #0
 800151e:	d001      	beq.n	8001524 <MX_QUADSPI_Init+0x4c>
  {
    Error_Handler();
 8001520:	f000 fb7d 	bl	8001c1e <Error_Handler>
  }
  /* USER CODE BEGIN QUADSPI_Init 2 */

  /* USER CODE END QUADSPI_Init 2 */

}
 8001524:	bf00      	nop
 8001526:	bd80      	pop	{r7, pc}
 8001528:	2401a364 	.word	0x2401a364
 800152c:	52005000 	.word	0x52005000

08001530 <MX_SDMMC1_SD_Init>:
  * @brief SDMMC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SDMMC1_SD_Init(void)
{
 8001530:	b480      	push	{r7}
 8001532:	af00      	add	r7, sp, #0
  /* USER CODE END SDMMC1_Init 0 */

  /* USER CODE BEGIN SDMMC1_Init 1 */

  /* USER CODE END SDMMC1_Init 1 */
  hsd1.Instance = SDMMC1;
 8001534:	4b0b      	ldr	r3, [pc, #44]	@ (8001564 <MX_SDMMC1_SD_Init+0x34>)
 8001536:	4a0c      	ldr	r2, [pc, #48]	@ (8001568 <MX_SDMMC1_SD_Init+0x38>)
 8001538:	601a      	str	r2, [r3, #0]
  hsd1.Init.ClockEdge = SDMMC_CLOCK_EDGE_RISING;
 800153a:	4b0a      	ldr	r3, [pc, #40]	@ (8001564 <MX_SDMMC1_SD_Init+0x34>)
 800153c:	2200      	movs	r2, #0
 800153e:	605a      	str	r2, [r3, #4]
  hsd1.Init.ClockPowerSave = SDMMC_CLOCK_POWER_SAVE_DISABLE;
 8001540:	4b08      	ldr	r3, [pc, #32]	@ (8001564 <MX_SDMMC1_SD_Init+0x34>)
 8001542:	2200      	movs	r2, #0
 8001544:	609a      	str	r2, [r3, #8]
  hsd1.Init.BusWide = SDMMC_BUS_WIDE_4B;
 8001546:	4b07      	ldr	r3, [pc, #28]	@ (8001564 <MX_SDMMC1_SD_Init+0x34>)
 8001548:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 800154c:	60da      	str	r2, [r3, #12]
  hsd1.Init.HardwareFlowControl = SDMMC_HARDWARE_FLOW_CONTROL_DISABLE;
 800154e:	4b05      	ldr	r3, [pc, #20]	@ (8001564 <MX_SDMMC1_SD_Init+0x34>)
 8001550:	2200      	movs	r2, #0
 8001552:	611a      	str	r2, [r3, #16]
  hsd1.Init.ClockDiv = 0;
 8001554:	4b03      	ldr	r3, [pc, #12]	@ (8001564 <MX_SDMMC1_SD_Init+0x34>)
 8001556:	2200      	movs	r2, #0
 8001558:	615a      	str	r2, [r3, #20]
  /* USER CODE BEGIN SDMMC1_Init 2 */

  /* USER CODE END SDMMC1_Init 2 */

}
 800155a:	bf00      	nop
 800155c:	46bd      	mov	sp, r7
 800155e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001562:	4770      	bx	lr
 8001564:	2401a3b0 	.word	0x2401a3b0
 8001568:	52007000 	.word	0x52007000

0800156c <MX_TIM6_Init>:
  * @brief TIM6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM6_Init(void)
{
 800156c:	b580      	push	{r7, lr}
 800156e:	b084      	sub	sp, #16
 8001570:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM6_Init 0 */

  /* USER CODE END TIM6_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001572:	1d3b      	adds	r3, r7, #4
 8001574:	2200      	movs	r2, #0
 8001576:	601a      	str	r2, [r3, #0]
 8001578:	605a      	str	r2, [r3, #4]
 800157a:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM6_Init 1 */

  /* USER CODE END TIM6_Init 1 */
  htim6.Instance = TIM6;
 800157c:	4b14      	ldr	r3, [pc, #80]	@ (80015d0 <MX_TIM6_Init+0x64>)
 800157e:	4a15      	ldr	r2, [pc, #84]	@ (80015d4 <MX_TIM6_Init+0x68>)
 8001580:	601a      	str	r2, [r3, #0]
  htim6.Init.Prescaler = 9;
 8001582:	4b13      	ldr	r3, [pc, #76]	@ (80015d0 <MX_TIM6_Init+0x64>)
 8001584:	2209      	movs	r2, #9
 8001586:	605a      	str	r2, [r3, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001588:	4b11      	ldr	r3, [pc, #68]	@ (80015d0 <MX_TIM6_Init+0x64>)
 800158a:	2200      	movs	r2, #0
 800158c:	609a      	str	r2, [r3, #8]
  htim6.Init.Period = 119;
 800158e:	4b10      	ldr	r3, [pc, #64]	@ (80015d0 <MX_TIM6_Init+0x64>)
 8001590:	2277      	movs	r2, #119	@ 0x77
 8001592:	60da      	str	r2, [r3, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8001594:	4b0e      	ldr	r3, [pc, #56]	@ (80015d0 <MX_TIM6_Init+0x64>)
 8001596:	2280      	movs	r2, #128	@ 0x80
 8001598:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 800159a:	480d      	ldr	r0, [pc, #52]	@ (80015d0 <MX_TIM6_Init+0x64>)
 800159c:	f00b fefc 	bl	800d398 <HAL_TIM_Base_Init>
 80015a0:	4603      	mov	r3, r0
 80015a2:	2b00      	cmp	r3, #0
 80015a4:	d001      	beq.n	80015aa <MX_TIM6_Init+0x3e>
  {
    Error_Handler();
 80015a6:	f000 fb3a 	bl	8001c1e <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 80015aa:	2320      	movs	r3, #32
 80015ac:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80015ae:	2300      	movs	r3, #0
 80015b0:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 80015b2:	1d3b      	adds	r3, r7, #4
 80015b4:	4619      	mov	r1, r3
 80015b6:	4806      	ldr	r0, [pc, #24]	@ (80015d0 <MX_TIM6_Init+0x64>)
 80015b8:	f00c f98c 	bl	800d8d4 <HAL_TIMEx_MasterConfigSynchronization>
 80015bc:	4603      	mov	r3, r0
 80015be:	2b00      	cmp	r3, #0
 80015c0:	d001      	beq.n	80015c6 <MX_TIM6_Init+0x5a>
  {
    Error_Handler();
 80015c2:	f000 fb2c 	bl	8001c1e <Error_Handler>
  }
  /* USER CODE BEGIN TIM6_Init 2 */

  /* USER CODE END TIM6_Init 2 */

}
 80015c6:	bf00      	nop
 80015c8:	3710      	adds	r7, #16
 80015ca:	46bd      	mov	sp, r7
 80015cc:	bd80      	pop	{r7, pc}
 80015ce:	bf00      	nop
 80015d0:	2401a42c 	.word	0x2401a42c
 80015d4:	40001000 	.word	0x40001000

080015d8 <MX_TIM7_Init>:
  * @brief TIM7 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM7_Init(void)
{
 80015d8:	b580      	push	{r7, lr}
 80015da:	b084      	sub	sp, #16
 80015dc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM7_Init 0 */

  /* USER CODE END TIM7_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80015de:	1d3b      	adds	r3, r7, #4
 80015e0:	2200      	movs	r2, #0
 80015e2:	601a      	str	r2, [r3, #0]
 80015e4:	605a      	str	r2, [r3, #4]
 80015e6:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM7_Init 1 */

  /* USER CODE END TIM7_Init 1 */
  htim7.Instance = TIM7;
 80015e8:	4b15      	ldr	r3, [pc, #84]	@ (8001640 <MX_TIM7_Init+0x68>)
 80015ea:	4a16      	ldr	r2, [pc, #88]	@ (8001644 <MX_TIM7_Init+0x6c>)
 80015ec:	601a      	str	r2, [r3, #0]
  htim7.Init.Prescaler = 2399;
 80015ee:	4b14      	ldr	r3, [pc, #80]	@ (8001640 <MX_TIM7_Init+0x68>)
 80015f0:	f640 125f 	movw	r2, #2399	@ 0x95f
 80015f4:	605a      	str	r2, [r3, #4]
  htim7.Init.CounterMode = TIM_COUNTERMODE_UP;
 80015f6:	4b12      	ldr	r3, [pc, #72]	@ (8001640 <MX_TIM7_Init+0x68>)
 80015f8:	2200      	movs	r2, #0
 80015fa:	609a      	str	r2, [r3, #8]
  htim7.Init.Period = 10000;
 80015fc:	4b10      	ldr	r3, [pc, #64]	@ (8001640 <MX_TIM7_Init+0x68>)
 80015fe:	f242 7210 	movw	r2, #10000	@ 0x2710
 8001602:	60da      	str	r2, [r3, #12]
  htim7.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8001604:	4b0e      	ldr	r3, [pc, #56]	@ (8001640 <MX_TIM7_Init+0x68>)
 8001606:	2280      	movs	r2, #128	@ 0x80
 8001608:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim7) != HAL_OK)
 800160a:	480d      	ldr	r0, [pc, #52]	@ (8001640 <MX_TIM7_Init+0x68>)
 800160c:	f00b fec4 	bl	800d398 <HAL_TIM_Base_Init>
 8001610:	4603      	mov	r3, r0
 8001612:	2b00      	cmp	r3, #0
 8001614:	d001      	beq.n	800161a <MX_TIM7_Init+0x42>
  {
    Error_Handler();
 8001616:	f000 fb02 	bl	8001c1e <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800161a:	2300      	movs	r3, #0
 800161c:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800161e:	2300      	movs	r3, #0
 8001620:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim7, &sMasterConfig) != HAL_OK)
 8001622:	1d3b      	adds	r3, r7, #4
 8001624:	4619      	mov	r1, r3
 8001626:	4806      	ldr	r0, [pc, #24]	@ (8001640 <MX_TIM7_Init+0x68>)
 8001628:	f00c f954 	bl	800d8d4 <HAL_TIMEx_MasterConfigSynchronization>
 800162c:	4603      	mov	r3, r0
 800162e:	2b00      	cmp	r3, #0
 8001630:	d001      	beq.n	8001636 <MX_TIM7_Init+0x5e>
  {
    Error_Handler();
 8001632:	f000 faf4 	bl	8001c1e <Error_Handler>
  }
  /* USER CODE BEGIN TIM7_Init 2 */

  /* USER CODE END TIM7_Init 2 */

}
 8001636:	bf00      	nop
 8001638:	3710      	adds	r7, #16
 800163a:	46bd      	mov	sp, r7
 800163c:	bd80      	pop	{r7, pc}
 800163e:	bf00      	nop
 8001640:	2401a478 	.word	0x2401a478
 8001644:	40001400 	.word	0x40001400

08001648 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8001648:	b580      	push	{r7, lr}
 800164a:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 800164c:	4b22      	ldr	r3, [pc, #136]	@ (80016d8 <MX_USART1_UART_Init+0x90>)
 800164e:	4a23      	ldr	r2, [pc, #140]	@ (80016dc <MX_USART1_UART_Init+0x94>)
 8001650:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 230400;
 8001652:	4b21      	ldr	r3, [pc, #132]	@ (80016d8 <MX_USART1_UART_Init+0x90>)
 8001654:	f44f 3261 	mov.w	r2, #230400	@ 0x38400
 8001658:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 800165a:	4b1f      	ldr	r3, [pc, #124]	@ (80016d8 <MX_USART1_UART_Init+0x90>)
 800165c:	2200      	movs	r2, #0
 800165e:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8001660:	4b1d      	ldr	r3, [pc, #116]	@ (80016d8 <MX_USART1_UART_Init+0x90>)
 8001662:	2200      	movs	r2, #0
 8001664:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8001666:	4b1c      	ldr	r3, [pc, #112]	@ (80016d8 <MX_USART1_UART_Init+0x90>)
 8001668:	2200      	movs	r2, #0
 800166a:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 800166c:	4b1a      	ldr	r3, [pc, #104]	@ (80016d8 <MX_USART1_UART_Init+0x90>)
 800166e:	220c      	movs	r2, #12
 8001670:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001672:	4b19      	ldr	r3, [pc, #100]	@ (80016d8 <MX_USART1_UART_Init+0x90>)
 8001674:	2200      	movs	r2, #0
 8001676:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8001678:	4b17      	ldr	r3, [pc, #92]	@ (80016d8 <MX_USART1_UART_Init+0x90>)
 800167a:	2200      	movs	r2, #0
 800167c:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800167e:	4b16      	ldr	r3, [pc, #88]	@ (80016d8 <MX_USART1_UART_Init+0x90>)
 8001680:	2200      	movs	r2, #0
 8001682:	621a      	str	r2, [r3, #32]
  huart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8001684:	4b14      	ldr	r3, [pc, #80]	@ (80016d8 <MX_USART1_UART_Init+0x90>)
 8001686:	2200      	movs	r2, #0
 8001688:	625a      	str	r2, [r3, #36]	@ 0x24
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800168a:	4b13      	ldr	r3, [pc, #76]	@ (80016d8 <MX_USART1_UART_Init+0x90>)
 800168c:	2200      	movs	r2, #0
 800168e:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8001690:	4811      	ldr	r0, [pc, #68]	@ (80016d8 <MX_USART1_UART_Init+0x90>)
 8001692:	f00c f9cb 	bl	800da2c <HAL_UART_Init>
 8001696:	4603      	mov	r3, r0
 8001698:	2b00      	cmp	r3, #0
 800169a:	d001      	beq.n	80016a0 <MX_USART1_UART_Init+0x58>
  {
    Error_Handler();
 800169c:	f000 fabf 	bl	8001c1e <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 80016a0:	2100      	movs	r1, #0
 80016a2:	480d      	ldr	r0, [pc, #52]	@ (80016d8 <MX_USART1_UART_Init+0x90>)
 80016a4:	f00e fec3 	bl	801042e <HAL_UARTEx_SetTxFifoThreshold>
 80016a8:	4603      	mov	r3, r0
 80016aa:	2b00      	cmp	r3, #0
 80016ac:	d001      	beq.n	80016b2 <MX_USART1_UART_Init+0x6a>
  {
    Error_Handler();
 80016ae:	f000 fab6 	bl	8001c1e <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 80016b2:	2100      	movs	r1, #0
 80016b4:	4808      	ldr	r0, [pc, #32]	@ (80016d8 <MX_USART1_UART_Init+0x90>)
 80016b6:	f00e fef8 	bl	80104aa <HAL_UARTEx_SetRxFifoThreshold>
 80016ba:	4603      	mov	r3, r0
 80016bc:	2b00      	cmp	r3, #0
 80016be:	d001      	beq.n	80016c4 <MX_USART1_UART_Init+0x7c>
  {
    Error_Handler();
 80016c0:	f000 faad 	bl	8001c1e <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart1) != HAL_OK)
 80016c4:	4804      	ldr	r0, [pc, #16]	@ (80016d8 <MX_USART1_UART_Init+0x90>)
 80016c6:	f00e fe79 	bl	80103bc <HAL_UARTEx_DisableFifoMode>
 80016ca:	4603      	mov	r3, r0
 80016cc:	2b00      	cmp	r3, #0
 80016ce:	d001      	beq.n	80016d4 <MX_USART1_UART_Init+0x8c>
  {
    Error_Handler();
 80016d0:	f000 faa5 	bl	8001c1e <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 80016d4:	bf00      	nop
 80016d6:	bd80      	pop	{r7, pc}
 80016d8:	2401a4c4 	.word	0x2401a4c4
 80016dc:	40011000 	.word	0x40011000

080016e0 <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 80016e0:	b580      	push	{r7, lr}
 80016e2:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 80016e4:	4b22      	ldr	r3, [pc, #136]	@ (8001770 <MX_USART3_UART_Init+0x90>)
 80016e6:	4a23      	ldr	r2, [pc, #140]	@ (8001774 <MX_USART3_UART_Init+0x94>)
 80016e8:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 19200;
 80016ea:	4b21      	ldr	r3, [pc, #132]	@ (8001770 <MX_USART3_UART_Init+0x90>)
 80016ec:	f44f 4296 	mov.w	r2, #19200	@ 0x4b00
 80016f0:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 80016f2:	4b1f      	ldr	r3, [pc, #124]	@ (8001770 <MX_USART3_UART_Init+0x90>)
 80016f4:	2200      	movs	r2, #0
 80016f6:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 80016f8:	4b1d      	ldr	r3, [pc, #116]	@ (8001770 <MX_USART3_UART_Init+0x90>)
 80016fa:	2200      	movs	r2, #0
 80016fc:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 80016fe:	4b1c      	ldr	r3, [pc, #112]	@ (8001770 <MX_USART3_UART_Init+0x90>)
 8001700:	2200      	movs	r2, #0
 8001702:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8001704:	4b1a      	ldr	r3, [pc, #104]	@ (8001770 <MX_USART3_UART_Init+0x90>)
 8001706:	220c      	movs	r2, #12
 8001708:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800170a:	4b19      	ldr	r3, [pc, #100]	@ (8001770 <MX_USART3_UART_Init+0x90>)
 800170c:	2200      	movs	r2, #0
 800170e:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8001710:	4b17      	ldr	r3, [pc, #92]	@ (8001770 <MX_USART3_UART_Init+0x90>)
 8001712:	2200      	movs	r2, #0
 8001714:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001716:	4b16      	ldr	r3, [pc, #88]	@ (8001770 <MX_USART3_UART_Init+0x90>)
 8001718:	2200      	movs	r2, #0
 800171a:	621a      	str	r2, [r3, #32]
  huart3.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 800171c:	4b14      	ldr	r3, [pc, #80]	@ (8001770 <MX_USART3_UART_Init+0x90>)
 800171e:	2200      	movs	r2, #0
 8001720:	625a      	str	r2, [r3, #36]	@ 0x24
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001722:	4b13      	ldr	r3, [pc, #76]	@ (8001770 <MX_USART3_UART_Init+0x90>)
 8001724:	2200      	movs	r2, #0
 8001726:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8001728:	4811      	ldr	r0, [pc, #68]	@ (8001770 <MX_USART3_UART_Init+0x90>)
 800172a:	f00c f97f 	bl	800da2c <HAL_UART_Init>
 800172e:	4603      	mov	r3, r0
 8001730:	2b00      	cmp	r3, #0
 8001732:	d001      	beq.n	8001738 <MX_USART3_UART_Init+0x58>
  {
    Error_Handler();
 8001734:	f000 fa73 	bl	8001c1e <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart3, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001738:	2100      	movs	r1, #0
 800173a:	480d      	ldr	r0, [pc, #52]	@ (8001770 <MX_USART3_UART_Init+0x90>)
 800173c:	f00e fe77 	bl	801042e <HAL_UARTEx_SetTxFifoThreshold>
 8001740:	4603      	mov	r3, r0
 8001742:	2b00      	cmp	r3, #0
 8001744:	d001      	beq.n	800174a <MX_USART3_UART_Init+0x6a>
  {
    Error_Handler();
 8001746:	f000 fa6a 	bl	8001c1e <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart3, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 800174a:	2100      	movs	r1, #0
 800174c:	4808      	ldr	r0, [pc, #32]	@ (8001770 <MX_USART3_UART_Init+0x90>)
 800174e:	f00e feac 	bl	80104aa <HAL_UARTEx_SetRxFifoThreshold>
 8001752:	4603      	mov	r3, r0
 8001754:	2b00      	cmp	r3, #0
 8001756:	d001      	beq.n	800175c <MX_USART3_UART_Init+0x7c>
  {
    Error_Handler();
 8001758:	f000 fa61 	bl	8001c1e <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart3) != HAL_OK)
 800175c:	4804      	ldr	r0, [pc, #16]	@ (8001770 <MX_USART3_UART_Init+0x90>)
 800175e:	f00e fe2d 	bl	80103bc <HAL_UARTEx_DisableFifoMode>
 8001762:	4603      	mov	r3, r0
 8001764:	2b00      	cmp	r3, #0
 8001766:	d001      	beq.n	800176c <MX_USART3_UART_Init+0x8c>
  {
    Error_Handler();
 8001768:	f000 fa59 	bl	8001c1e <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 800176c:	bf00      	nop
 800176e:	bd80      	pop	{r7, pc}
 8001770:	2401a558 	.word	0x2401a558
 8001774:	40004800 	.word	0x40004800

08001778 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8001778:	b580      	push	{r7, lr}
 800177a:	b082      	sub	sp, #8
 800177c:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 800177e:	4b0d      	ldr	r3, [pc, #52]	@ (80017b4 <MX_DMA_Init+0x3c>)
 8001780:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8001784:	4a0b      	ldr	r2, [pc, #44]	@ (80017b4 <MX_DMA_Init+0x3c>)
 8001786:	f043 0301 	orr.w	r3, r3, #1
 800178a:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 800178e:	4b09      	ldr	r3, [pc, #36]	@ (80017b4 <MX_DMA_Init+0x3c>)
 8001790:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8001794:	f003 0301 	and.w	r3, r3, #1
 8001798:	607b      	str	r3, [r7, #4]
 800179a:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream0_IRQn, 0, 0);
 800179c:	2200      	movs	r2, #0
 800179e:	2100      	movs	r1, #0
 80017a0:	200b      	movs	r0, #11
 80017a2:	f003 fba4 	bl	8004eee <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream0_IRQn);
 80017a6:	200b      	movs	r0, #11
 80017a8:	f003 fbbb 	bl	8004f22 <HAL_NVIC_EnableIRQ>

}
 80017ac:	bf00      	nop
 80017ae:	3708      	adds	r7, #8
 80017b0:	46bd      	mov	sp, r7
 80017b2:	bd80      	pop	{r7, pc}
 80017b4:	58024400 	.word	0x58024400

080017b8 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80017b8:	b580      	push	{r7, lr}
 80017ba:	b08c      	sub	sp, #48	@ 0x30
 80017bc:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80017be:	f107 031c 	add.w	r3, r7, #28
 80017c2:	2200      	movs	r2, #0
 80017c4:	601a      	str	r2, [r3, #0]
 80017c6:	605a      	str	r2, [r3, #4]
 80017c8:	609a      	str	r2, [r3, #8]
 80017ca:	60da      	str	r2, [r3, #12]
 80017cc:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 80017ce:	4b49      	ldr	r3, [pc, #292]	@ (80018f4 <MX_GPIO_Init+0x13c>)
 80017d0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80017d4:	4a47      	ldr	r2, [pc, #284]	@ (80018f4 <MX_GPIO_Init+0x13c>)
 80017d6:	f043 0310 	orr.w	r3, r3, #16
 80017da:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80017de:	4b45      	ldr	r3, [pc, #276]	@ (80018f4 <MX_GPIO_Init+0x13c>)
 80017e0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80017e4:	f003 0310 	and.w	r3, r3, #16
 80017e8:	61bb      	str	r3, [r7, #24]
 80017ea:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80017ec:	4b41      	ldr	r3, [pc, #260]	@ (80018f4 <MX_GPIO_Init+0x13c>)
 80017ee:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80017f2:	4a40      	ldr	r2, [pc, #256]	@ (80018f4 <MX_GPIO_Init+0x13c>)
 80017f4:	f043 0304 	orr.w	r3, r3, #4
 80017f8:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80017fc:	4b3d      	ldr	r3, [pc, #244]	@ (80018f4 <MX_GPIO_Init+0x13c>)
 80017fe:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001802:	f003 0304 	and.w	r3, r3, #4
 8001806:	617b      	str	r3, [r7, #20]
 8001808:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800180a:	4b3a      	ldr	r3, [pc, #232]	@ (80018f4 <MX_GPIO_Init+0x13c>)
 800180c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001810:	4a38      	ldr	r2, [pc, #224]	@ (80018f4 <MX_GPIO_Init+0x13c>)
 8001812:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001816:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800181a:	4b36      	ldr	r3, [pc, #216]	@ (80018f4 <MX_GPIO_Init+0x13c>)
 800181c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001820:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001824:	613b      	str	r3, [r7, #16]
 8001826:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001828:	4b32      	ldr	r3, [pc, #200]	@ (80018f4 <MX_GPIO_Init+0x13c>)
 800182a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800182e:	4a31      	ldr	r2, [pc, #196]	@ (80018f4 <MX_GPIO_Init+0x13c>)
 8001830:	f043 0301 	orr.w	r3, r3, #1
 8001834:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001838:	4b2e      	ldr	r3, [pc, #184]	@ (80018f4 <MX_GPIO_Init+0x13c>)
 800183a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800183e:	f003 0301 	and.w	r3, r3, #1
 8001842:	60fb      	str	r3, [r7, #12]
 8001844:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001846:	4b2b      	ldr	r3, [pc, #172]	@ (80018f4 <MX_GPIO_Init+0x13c>)
 8001848:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800184c:	4a29      	ldr	r2, [pc, #164]	@ (80018f4 <MX_GPIO_Init+0x13c>)
 800184e:	f043 0302 	orr.w	r3, r3, #2
 8001852:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001856:	4b27      	ldr	r3, [pc, #156]	@ (80018f4 <MX_GPIO_Init+0x13c>)
 8001858:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800185c:	f003 0302 	and.w	r3, r3, #2
 8001860:	60bb      	str	r3, [r7, #8]
 8001862:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001864:	4b23      	ldr	r3, [pc, #140]	@ (80018f4 <MX_GPIO_Init+0x13c>)
 8001866:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800186a:	4a22      	ldr	r2, [pc, #136]	@ (80018f4 <MX_GPIO_Init+0x13c>)
 800186c:	f043 0308 	orr.w	r3, r3, #8
 8001870:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001874:	4b1f      	ldr	r3, [pc, #124]	@ (80018f4 <MX_GPIO_Init+0x13c>)
 8001876:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800187a:	f003 0308 	and.w	r3, r3, #8
 800187e:	607b      	str	r3, [r7, #4]
 8001880:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_1, GPIO_PIN_RESET);
 8001882:	2200      	movs	r2, #0
 8001884:	2102      	movs	r1, #2
 8001886:	481c      	ldr	r0, [pc, #112]	@ (80018f8 <MX_GPIO_Init+0x140>)
 8001888:	f006 fbe2 	bl	8008050 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, GPIO_PIN_10, GPIO_PIN_RESET);
 800188c:	2200      	movs	r2, #0
 800188e:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8001892:	481a      	ldr	r0, [pc, #104]	@ (80018fc <MX_GPIO_Init+0x144>)
 8001894:	f006 fbdc 	bl	8008050 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PA1 */
  GPIO_InitStruct.Pin = GPIO_PIN_1;
 8001898:	2302      	movs	r3, #2
 800189a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800189c:	2301      	movs	r3, #1
 800189e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80018a0:	2300      	movs	r3, #0
 80018a2:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80018a4:	2300      	movs	r3, #0
 80018a6:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80018a8:	f107 031c 	add.w	r3, r7, #28
 80018ac:	4619      	mov	r1, r3
 80018ae:	4812      	ldr	r0, [pc, #72]	@ (80018f8 <MX_GPIO_Init+0x140>)
 80018b0:	f006 fa06 	bl	8007cc0 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB10 PB11 PB12 PB13 */
  GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_13;
 80018b4:	f44f 5370 	mov.w	r3, #15360	@ 0x3c00
 80018b8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80018ba:	2300      	movs	r3, #0
 80018bc:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80018be:	2300      	movs	r3, #0
 80018c0:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80018c2:	f107 031c 	add.w	r3, r7, #28
 80018c6:	4619      	mov	r1, r3
 80018c8:	480d      	ldr	r0, [pc, #52]	@ (8001900 <MX_GPIO_Init+0x148>)
 80018ca:	f006 f9f9 	bl	8007cc0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PD10 */
  GPIO_InitStruct.Pin = GPIO_PIN_10;
 80018ce:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80018d2:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80018d4:	2301      	movs	r3, #1
 80018d6:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80018d8:	2300      	movs	r3, #0
 80018da:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80018dc:	2300      	movs	r3, #0
 80018de:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80018e0:	f107 031c 	add.w	r3, r7, #28
 80018e4:	4619      	mov	r1, r3
 80018e6:	4805      	ldr	r0, [pc, #20]	@ (80018fc <MX_GPIO_Init+0x144>)
 80018e8:	f006 f9ea 	bl	8007cc0 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 80018ec:	bf00      	nop
 80018ee:	3730      	adds	r7, #48	@ 0x30
 80018f0:	46bd      	mov	sp, r7
 80018f2:	bd80      	pop	{r7, pc}
 80018f4:	58024400 	.word	0x58024400
 80018f8:	58020000 	.word	0x58020000
 80018fc:	58020c00 	.word	0x58020c00
 8001900:	58020400 	.word	0x58020400

08001904 <HAL_ADC_ConvCpltCallback>:

/* USER CODE BEGIN 4 */
int32_t nAdcReadIndex = 0;
void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 8001904:	b490      	push	{r4, r7}
 8001906:	b088      	sub	sp, #32
 8001908:	af00      	add	r7, sp, #0
 800190a:	6078      	str	r0, [r7, #4]
	int i,j;
//	if(hadc == ADC1)
	if(ucAdcSuccess == 0)
 800190c:	4b5d      	ldr	r3, [pc, #372]	@ (8001a84 <HAL_ADC_ConvCpltCallback+0x180>)
 800190e:	781b      	ldrb	r3, [r3, #0]
 8001910:	2b00      	cmp	r3, #0
 8001912:	f040 80b1 	bne.w	8001a78 <HAL_ADC_ConvCpltCallback+0x174>
 8001916:	4b5c      	ldr	r3, [pc, #368]	@ (8001a88 <HAL_ADC_ConvCpltCallback+0x184>)
 8001918:	617b      	str	r3, [r7, #20]
 800191a:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800191e:	613b      	str	r3, [r7, #16]
  \param[in]   dsize   size of memory block (in number of bytes)
*/
__STATIC_FORCEINLINE void SCB_InvalidateDCache_by_Addr (void *addr, int32_t dsize)
{
  #if defined (__DCACHE_PRESENT) && (__DCACHE_PRESENT == 1U)
    if ( dsize > 0 ) { 
 8001920:	693b      	ldr	r3, [r7, #16]
 8001922:	2b00      	cmp	r3, #0
 8001924:	dd1d      	ble.n	8001962 <HAL_ADC_ConvCpltCallback+0x5e>
       int32_t op_size = dsize + (((uint32_t)addr) & (__SCB_DCACHE_LINE_SIZE - 1U));
 8001926:	697b      	ldr	r3, [r7, #20]
 8001928:	f003 021f 	and.w	r2, r3, #31
 800192c:	693b      	ldr	r3, [r7, #16]
 800192e:	4413      	add	r3, r2
 8001930:	60fb      	str	r3, [r7, #12]
      uint32_t op_addr = (uint32_t)addr /* & ~(__SCB_DCACHE_LINE_SIZE - 1U) */;
 8001932:	697b      	ldr	r3, [r7, #20]
 8001934:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("dsb 0xF":::"memory");
 8001936:	f3bf 8f4f 	dsb	sy
}
 800193a:	bf00      	nop
    
      __DSB();

      do {
        SCB->DCIMVAC = op_addr;             /* register accepts only 32byte aligned values, only bits 31..5 are valid */
 800193c:	4a53      	ldr	r2, [pc, #332]	@ (8001a8c <HAL_ADC_ConvCpltCallback+0x188>)
 800193e:	68bb      	ldr	r3, [r7, #8]
 8001940:	f8c2 325c 	str.w	r3, [r2, #604]	@ 0x25c
        op_addr += __SCB_DCACHE_LINE_SIZE;
 8001944:	68bb      	ldr	r3, [r7, #8]
 8001946:	3320      	adds	r3, #32
 8001948:	60bb      	str	r3, [r7, #8]
        op_size -= __SCB_DCACHE_LINE_SIZE;
 800194a:	68fb      	ldr	r3, [r7, #12]
 800194c:	3b20      	subs	r3, #32
 800194e:	60fb      	str	r3, [r7, #12]
      } while ( op_size > 0 );
 8001950:	68fb      	ldr	r3, [r7, #12]
 8001952:	2b00      	cmp	r3, #0
 8001954:	dcf2      	bgt.n	800193c <HAL_ADC_ConvCpltCallback+0x38>
  __ASM volatile ("dsb 0xF":::"memory");
 8001956:	f3bf 8f4f 	dsb	sy
}
 800195a:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 800195c:	f3bf 8f6f 	isb	sy
}
 8001960:	bf00      	nop

      __DSB();
      __ISB();
    }
  #endif
}
 8001962:	bf00      	nop
//	if((ucAdcSuccess == 0) && (ucUart1Sending == 0))
	{
//		unAdcBuff[0] = HAL_ADC_GetValue(&hadc1);
#if 1
		SCB_InvalidateDCache_by_Addr((uint32_t *) &unAdcBuff[0], DMA_DATA_LEN);
		usAdcReadCnt=0;
 8001964:	4b4a      	ldr	r3, [pc, #296]	@ (8001a90 <HAL_ADC_ConvCpltCallback+0x18c>)
 8001966:	2200      	movs	r2, #0
 8001968:	801a      	strh	r2, [r3, #0]
		j=0;
 800196a:	2300      	movs	r3, #0
 800196c:	61bb      	str	r3, [r7, #24]
		if(ucSD_Open)
 800196e:	4b49      	ldr	r3, [pc, #292]	@ (8001a94 <HAL_ADC_ConvCpltCallback+0x190>)
 8001970:	781b      	ldrb	r3, [r3, #0]
 8001972:	2b00      	cmp	r3, #0
 8001974:	d013      	beq.n	800199e <HAL_ADC_ConvCpltCallback+0x9a>
		{
			for(i=0;i<(DMA_DATA_LEN);i++) ausAdcReadVal[i] = (int16_t)unAdcBuff[i];
 8001976:	2300      	movs	r3, #0
 8001978:	61fb      	str	r3, [r7, #28]
 800197a:	e00b      	b.n	8001994 <HAL_ADC_ConvCpltCallback+0x90>
 800197c:	4a42      	ldr	r2, [pc, #264]	@ (8001a88 <HAL_ADC_ConvCpltCallback+0x184>)
 800197e:	69fb      	ldr	r3, [r7, #28]
 8001980:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001984:	b219      	sxth	r1, r3
 8001986:	4a44      	ldr	r2, [pc, #272]	@ (8001a98 <HAL_ADC_ConvCpltCallback+0x194>)
 8001988:	69fb      	ldr	r3, [r7, #28]
 800198a:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
 800198e:	69fb      	ldr	r3, [r7, #28]
 8001990:	3301      	adds	r3, #1
 8001992:	61fb      	str	r3, [r7, #28]
 8001994:	69fb      	ldr	r3, [r7, #28]
 8001996:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800199a:	dbef      	blt.n	800197c <HAL_ADC_ConvCpltCallback+0x78>
 800199c:	e057      	b.n	8001a4e <HAL_ADC_ConvCpltCallback+0x14a>
		}
		else
		{
			for(i=0;i<(DMA_DATA_LEN/4);i++)
 800199e:	2300      	movs	r3, #0
 80019a0:	61fb      	str	r3, [r7, #28]
 80019a2:	e050      	b.n	8001a46 <HAL_ADC_ConvCpltCallback+0x142>
			{
				usAdcReadBuff1[ucAdcCurrIndex][usAdcReadCnt] = (int16_t)((int)unAdcBuff[j++]);
 80019a4:	69bb      	ldr	r3, [r7, #24]
 80019a6:	1c5a      	adds	r2, r3, #1
 80019a8:	61ba      	str	r2, [r7, #24]
 80019aa:	4a37      	ldr	r2, [pc, #220]	@ (8001a88 <HAL_ADC_ConvCpltCallback+0x184>)
 80019ac:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 80019b0:	4b3a      	ldr	r3, [pc, #232]	@ (8001a9c <HAL_ADC_ConvCpltCallback+0x198>)
 80019b2:	781b      	ldrb	r3, [r3, #0]
 80019b4:	461c      	mov	r4, r3
 80019b6:	4b36      	ldr	r3, [pc, #216]	@ (8001a90 <HAL_ADC_ConvCpltCallback+0x18c>)
 80019b8:	881b      	ldrh	r3, [r3, #0]
 80019ba:	4618      	mov	r0, r3
 80019bc:	b211      	sxth	r1, r2
 80019be:	4a38      	ldr	r2, [pc, #224]	@ (8001aa0 <HAL_ADC_ConvCpltCallback+0x19c>)
 80019c0:	02e3      	lsls	r3, r4, #11
 80019c2:	4403      	add	r3, r0
 80019c4:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
				usAdcReadBuff2[ucAdcCurrIndex][usAdcReadCnt] = (int16_t)((int)unAdcBuff[j++]);
 80019c8:	69bb      	ldr	r3, [r7, #24]
 80019ca:	1c5a      	adds	r2, r3, #1
 80019cc:	61ba      	str	r2, [r7, #24]
 80019ce:	4a2e      	ldr	r2, [pc, #184]	@ (8001a88 <HAL_ADC_ConvCpltCallback+0x184>)
 80019d0:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 80019d4:	4b31      	ldr	r3, [pc, #196]	@ (8001a9c <HAL_ADC_ConvCpltCallback+0x198>)
 80019d6:	781b      	ldrb	r3, [r3, #0]
 80019d8:	461c      	mov	r4, r3
 80019da:	4b2d      	ldr	r3, [pc, #180]	@ (8001a90 <HAL_ADC_ConvCpltCallback+0x18c>)
 80019dc:	881b      	ldrh	r3, [r3, #0]
 80019de:	4618      	mov	r0, r3
 80019e0:	b211      	sxth	r1, r2
 80019e2:	4a30      	ldr	r2, [pc, #192]	@ (8001aa4 <HAL_ADC_ConvCpltCallback+0x1a0>)
 80019e4:	02e3      	lsls	r3, r4, #11
 80019e6:	4403      	add	r3, r0
 80019e8:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
				usAdcReadBuff3[ucAdcCurrIndex][usAdcReadCnt] = (int16_t)((int)unAdcBuff[j++]);
 80019ec:	69bb      	ldr	r3, [r7, #24]
 80019ee:	1c5a      	adds	r2, r3, #1
 80019f0:	61ba      	str	r2, [r7, #24]
 80019f2:	4a25      	ldr	r2, [pc, #148]	@ (8001a88 <HAL_ADC_ConvCpltCallback+0x184>)
 80019f4:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 80019f8:	4b28      	ldr	r3, [pc, #160]	@ (8001a9c <HAL_ADC_ConvCpltCallback+0x198>)
 80019fa:	781b      	ldrb	r3, [r3, #0]
 80019fc:	461c      	mov	r4, r3
 80019fe:	4b24      	ldr	r3, [pc, #144]	@ (8001a90 <HAL_ADC_ConvCpltCallback+0x18c>)
 8001a00:	881b      	ldrh	r3, [r3, #0]
 8001a02:	4618      	mov	r0, r3
 8001a04:	b211      	sxth	r1, r2
 8001a06:	4a28      	ldr	r2, [pc, #160]	@ (8001aa8 <HAL_ADC_ConvCpltCallback+0x1a4>)
 8001a08:	02e3      	lsls	r3, r4, #11
 8001a0a:	4403      	add	r3, r0
 8001a0c:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
				usAdcReadBuff4[ucAdcCurrIndex][usAdcReadCnt] = (int16_t)((int)unAdcBuff[j++]);
 8001a10:	69bb      	ldr	r3, [r7, #24]
 8001a12:	1c5a      	adds	r2, r3, #1
 8001a14:	61ba      	str	r2, [r7, #24]
 8001a16:	4a1c      	ldr	r2, [pc, #112]	@ (8001a88 <HAL_ADC_ConvCpltCallback+0x184>)
 8001a18:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8001a1c:	4b1f      	ldr	r3, [pc, #124]	@ (8001a9c <HAL_ADC_ConvCpltCallback+0x198>)
 8001a1e:	781b      	ldrb	r3, [r3, #0]
 8001a20:	461c      	mov	r4, r3
 8001a22:	4b1b      	ldr	r3, [pc, #108]	@ (8001a90 <HAL_ADC_ConvCpltCallback+0x18c>)
 8001a24:	881b      	ldrh	r3, [r3, #0]
 8001a26:	4618      	mov	r0, r3
 8001a28:	b211      	sxth	r1, r2
 8001a2a:	4a20      	ldr	r2, [pc, #128]	@ (8001aac <HAL_ADC_ConvCpltCallback+0x1a8>)
 8001a2c:	02e3      	lsls	r3, r4, #11
 8001a2e:	4403      	add	r3, r0
 8001a30:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
				usAdcReadCnt++;
 8001a34:	4b16      	ldr	r3, [pc, #88]	@ (8001a90 <HAL_ADC_ConvCpltCallback+0x18c>)
 8001a36:	881b      	ldrh	r3, [r3, #0]
 8001a38:	3301      	adds	r3, #1
 8001a3a:	b29a      	uxth	r2, r3
 8001a3c:	4b14      	ldr	r3, [pc, #80]	@ (8001a90 <HAL_ADC_ConvCpltCallback+0x18c>)
 8001a3e:	801a      	strh	r2, [r3, #0]
			for(i=0;i<(DMA_DATA_LEN/4);i++)
 8001a40:	69fb      	ldr	r3, [r7, #28]
 8001a42:	3301      	adds	r3, #1
 8001a44:	61fb      	str	r3, [r7, #28]
 8001a46:	69fb      	ldr	r3, [r7, #28]
 8001a48:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8001a4c:	dbaa      	blt.n	80019a4 <HAL_ADC_ConvCpltCallback+0xa0>
			}
		}
		ucAdcSuccess = 1;
 8001a4e:	4b0d      	ldr	r3, [pc, #52]	@ (8001a84 <HAL_ADC_ConvCpltCallback+0x180>)
 8001a50:	2201      	movs	r2, #1
 8001a52:	701a      	strb	r2, [r3, #0]
		usAdcFuncFlag = 0x00FF;
 8001a54:	4b16      	ldr	r3, [pc, #88]	@ (8001ab0 <HAL_ADC_ConvCpltCallback+0x1ac>)
 8001a56:	22ff      	movs	r2, #255	@ 0xff
 8001a58:	801a      	strh	r2, [r3, #0]
		ucAdcConvIndex = ucAdcCurrIndex;
 8001a5a:	4b10      	ldr	r3, [pc, #64]	@ (8001a9c <HAL_ADC_ConvCpltCallback+0x198>)
 8001a5c:	781a      	ldrb	r2, [r3, #0]
 8001a5e:	4b15      	ldr	r3, [pc, #84]	@ (8001ab4 <HAL_ADC_ConvCpltCallback+0x1b0>)
 8001a60:	701a      	strb	r2, [r3, #0]
		if(ucAdcCurrIndex==0)ucAdcCurrIndex=1;
 8001a62:	4b0e      	ldr	r3, [pc, #56]	@ (8001a9c <HAL_ADC_ConvCpltCallback+0x198>)
 8001a64:	781b      	ldrb	r3, [r3, #0]
 8001a66:	2b00      	cmp	r3, #0
 8001a68:	d103      	bne.n	8001a72 <HAL_ADC_ConvCpltCallback+0x16e>
 8001a6a:	4b0c      	ldr	r3, [pc, #48]	@ (8001a9c <HAL_ADC_ConvCpltCallback+0x198>)
 8001a6c:	2201      	movs	r2, #1
 8001a6e:	701a      	strb	r2, [r3, #0]
				else ucAdcCurrIndex = 0;
			}
		}
#endif
	}
}
 8001a70:	e002      	b.n	8001a78 <HAL_ADC_ConvCpltCallback+0x174>
		else ucAdcCurrIndex = 0;
 8001a72:	4b0a      	ldr	r3, [pc, #40]	@ (8001a9c <HAL_ADC_ConvCpltCallback+0x198>)
 8001a74:	2200      	movs	r2, #0
 8001a76:	701a      	strb	r2, [r3, #0]
}
 8001a78:	bf00      	nop
 8001a7a:	3720      	adds	r7, #32
 8001a7c:	46bd      	mov	sp, r7
 8001a7e:	bc90      	pop	{r4, r7}
 8001a80:	4770      	bx	lr
 8001a82:	bf00      	nop
 8001a84:	2401a5ec 	.word	0x2401a5ec
 8001a88:	24000060 	.word	0x24000060
 8001a8c:	e000ed00 	.word	0xe000ed00
 8001a90:	2401a5f0 	.word	0x2401a5f0
 8001a94:	24027601 	.word	0x24027601
 8001a98:	24027614 	.word	0x24027614
 8001a9c:	2401a5ed 	.word	0x2401a5ed
 8001aa0:	2401a5f4 	.word	0x2401a5f4
 8001aa4:	2401c5f4 	.word	0x2401c5f4
 8001aa8:	2401e5f4 	.word	0x2401e5f4
 8001aac:	240205f4 	.word	0x240205f4
 8001ab0:	240225f4 	.word	0x240225f4
 8001ab4:	2401a5ee 	.word	0x2401a5ee

08001ab8 <HAL_UART_RxCpltCallback>:

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8001ab8:	b580      	push	{r7, lr}
 8001aba:	b082      	sub	sp, #8
 8001abc:	af00      	add	r7, sp, #0
 8001abe:	6078      	str	r0, [r7, #4]
    if(huart->Instance == USART3)
 8001ac0:	687b      	ldr	r3, [r7, #4]
 8001ac2:	681b      	ldr	r3, [r3, #0]
 8001ac4:	4a0e      	ldr	r2, [pc, #56]	@ (8001b00 <HAL_UART_RxCpltCallback+0x48>)
 8001ac6:	4293      	cmp	r3, r2
 8001ac8:	d116      	bne.n	8001af8 <HAL_UART_RxCpltCallback+0x40>
    {
    	usUart3RxIdleMs = 4;
 8001aca:	4b0e      	ldr	r3, [pc, #56]	@ (8001b04 <HAL_UART_RxCpltCallback+0x4c>)
 8001acc:	2204      	movs	r2, #4
 8001ace:	801a      	strh	r2, [r3, #0]
        if(ucUart3RxCnt<UART_RX_BUF_MAX)
 8001ad0:	4b0d      	ldr	r3, [pc, #52]	@ (8001b08 <HAL_UART_RxCpltCallback+0x50>)
 8001ad2:	781b      	ldrb	r3, [r3, #0]
 8001ad4:	2b31      	cmp	r3, #49	@ 0x31
 8001ad6:	d80f      	bhi.n	8001af8 <HAL_UART_RxCpltCallback+0x40>
        {
        	ucUart3RxCnt++;
 8001ad8:	4b0b      	ldr	r3, [pc, #44]	@ (8001b08 <HAL_UART_RxCpltCallback+0x50>)
 8001ada:	781b      	ldrb	r3, [r3, #0]
 8001adc:	3301      	adds	r3, #1
 8001ade:	b2da      	uxtb	r2, r3
 8001ae0:	4b09      	ldr	r3, [pc, #36]	@ (8001b08 <HAL_UART_RxCpltCallback+0x50>)
 8001ae2:	701a      	strb	r2, [r3, #0]
            HAL_UART_Receive_IT(&huart3, &ucUart3RxBuff[ucUart3RxCnt], 1);
 8001ae4:	4b08      	ldr	r3, [pc, #32]	@ (8001b08 <HAL_UART_RxCpltCallback+0x50>)
 8001ae6:	781b      	ldrb	r3, [r3, #0]
 8001ae8:	461a      	mov	r2, r3
 8001aea:	4b08      	ldr	r3, [pc, #32]	@ (8001b0c <HAL_UART_RxCpltCallback+0x54>)
 8001aec:	4413      	add	r3, r2
 8001aee:	2201      	movs	r2, #1
 8001af0:	4619      	mov	r1, r3
 8001af2:	4807      	ldr	r0, [pc, #28]	@ (8001b10 <HAL_UART_RxCpltCallback+0x58>)
 8001af4:	f00c f87e 	bl	800dbf4 <HAL_UART_Receive_IT>
        }
    }

}
 8001af8:	bf00      	nop
 8001afa:	3708      	adds	r7, #8
 8001afc:	46bd      	mov	sp, r7
 8001afe:	bd80      	pop	{r7, pc}
 8001b00:	40004800 	.word	0x40004800
 8001b04:	2401a272 	.word	0x2401a272
 8001b08:	2402c695 	.word	0x2402c695
 8001b0c:	2402c6d0 	.word	0x2402c6d0
 8001b10:	2401a558 	.word	0x2401a558

08001b14 <HAL_UART_TxCpltCallback>:

void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8001b14:	b480      	push	{r7}
 8001b16:	b083      	sub	sp, #12
 8001b18:	af00      	add	r7, sp, #0
 8001b1a:	6078      	str	r0, [r7, #4]
	if(huart->Instance == USART1)
 8001b1c:	687b      	ldr	r3, [r7, #4]
 8001b1e:	681b      	ldr	r3, [r3, #0]
 8001b20:	4a0f      	ldr	r2, [pc, #60]	@ (8001b60 <HAL_UART_TxCpltCallback+0x4c>)
 8001b22:	4293      	cmp	r3, r2
 8001b24:	d106      	bne.n	8001b34 <HAL_UART_TxCpltCallback+0x20>
	{
		ucUart1Sending = 0;
 8001b26:	4b0f      	ldr	r3, [pc, #60]	@ (8001b64 <HAL_UART_TxCpltCallback+0x50>)
 8001b28:	2200      	movs	r2, #0
 8001b2a:	701a      	strb	r2, [r3, #0]
		ucAdcSuccess = 0;
 8001b2c:	4b0e      	ldr	r3, [pc, #56]	@ (8001b68 <HAL_UART_TxCpltCallback+0x54>)
 8001b2e:	2200      	movs	r2, #0
 8001b30:	701a      	strb	r2, [r3, #0]
	{
		ucUart3TxSucc = 1;
		usUart3TxIdleMs = 4;
		RS485_RD_MODE;
	}
}
 8001b32:	e00e      	b.n	8001b52 <HAL_UART_TxCpltCallback+0x3e>
	else if(huart->Instance == USART3)
 8001b34:	687b      	ldr	r3, [r7, #4]
 8001b36:	681b      	ldr	r3, [r3, #0]
 8001b38:	4a0c      	ldr	r2, [pc, #48]	@ (8001b6c <HAL_UART_TxCpltCallback+0x58>)
 8001b3a:	4293      	cmp	r3, r2
 8001b3c:	d109      	bne.n	8001b52 <HAL_UART_TxCpltCallback+0x3e>
		ucUart3TxSucc = 1;
 8001b3e:	4b0c      	ldr	r3, [pc, #48]	@ (8001b70 <HAL_UART_TxCpltCallback+0x5c>)
 8001b40:	2201      	movs	r2, #1
 8001b42:	701a      	strb	r2, [r3, #0]
		usUart3TxIdleMs = 4;
 8001b44:	4b0b      	ldr	r3, [pc, #44]	@ (8001b74 <HAL_UART_TxCpltCallback+0x60>)
 8001b46:	2204      	movs	r2, #4
 8001b48:	801a      	strh	r2, [r3, #0]
		RS485_RD_MODE;
 8001b4a:	4b0b      	ldr	r3, [pc, #44]	@ (8001b78 <HAL_UART_TxCpltCallback+0x64>)
 8001b4c:	f04f 6280 	mov.w	r2, #67108864	@ 0x4000000
 8001b50:	619a      	str	r2, [r3, #24]
}
 8001b52:	bf00      	nop
 8001b54:	370c      	adds	r7, #12
 8001b56:	46bd      	mov	sp, r7
 8001b58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b5c:	4770      	bx	lr
 8001b5e:	bf00      	nop
 8001b60:	40011000 	.word	0x40011000
 8001b64:	240275fe 	.word	0x240275fe
 8001b68:	2401a5ec 	.word	0x2401a5ec
 8001b6c:	40004800 	.word	0x40004800
 8001b70:	2402c698 	.word	0x2402c698
 8001b74:	2401a274 	.word	0x2401a274
 8001b78:	58020c00 	.word	0x58020c00

08001b7c <HAL_TIM_PeriodElapsedCallback>:
{

}

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001b7c:	b480      	push	{r7}
 8001b7e:	b083      	sub	sp, #12
 8001b80:	af00      	add	r7, sp, #0
 8001b82:	6078      	str	r0, [r7, #4]
	if(htim == TIM7)
	{

	}
}
 8001b84:	bf00      	nop
 8001b86:	370c      	adds	r7, #12
 8001b88:	46bd      	mov	sp, r7
 8001b8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b8e:	4770      	bx	lr

08001b90 <MPU_Config>:
/* USER CODE END 4 */

/* MPU Configuration */

void MPU_Config(void)
{
 8001b90:	b580      	push	{r7, lr}
 8001b92:	b084      	sub	sp, #16
 8001b94:	af00      	add	r7, sp, #0
  MPU_Region_InitTypeDef MPU_InitStruct = {0};
 8001b96:	463b      	mov	r3, r7
 8001b98:	2200      	movs	r2, #0
 8001b9a:	601a      	str	r2, [r3, #0]
 8001b9c:	605a      	str	r2, [r3, #4]
 8001b9e:	609a      	str	r2, [r3, #8]
 8001ba0:	60da      	str	r2, [r3, #12]

  /* Disables the MPU */
  HAL_MPU_Disable();
 8001ba2:	f003 f9d9 	bl	8004f58 <HAL_MPU_Disable>

  /** Initializes and configures the Region and the memory to be protected
  */
  MPU_InitStruct.Enable = MPU_REGION_ENABLE;
 8001ba6:	2301      	movs	r3, #1
 8001ba8:	703b      	strb	r3, [r7, #0]
  MPU_InitStruct.Number = MPU_REGION_NUMBER0;
 8001baa:	2300      	movs	r3, #0
 8001bac:	707b      	strb	r3, [r7, #1]
  MPU_InitStruct.BaseAddress = 0x20000000;
 8001bae:	f04f 5300 	mov.w	r3, #536870912	@ 0x20000000
 8001bb2:	607b      	str	r3, [r7, #4]
  MPU_InitStruct.Size = MPU_REGION_SIZE_8KB;
 8001bb4:	230c      	movs	r3, #12
 8001bb6:	723b      	strb	r3, [r7, #8]
  MPU_InitStruct.SubRegionDisable = 0x0;
 8001bb8:	2300      	movs	r3, #0
 8001bba:	727b      	strb	r3, [r7, #9]
  MPU_InitStruct.TypeExtField = MPU_TEX_LEVEL0;
 8001bbc:	2300      	movs	r3, #0
 8001bbe:	72bb      	strb	r3, [r7, #10]
  MPU_InitStruct.AccessPermission = MPU_REGION_FULL_ACCESS;
 8001bc0:	2303      	movs	r3, #3
 8001bc2:	72fb      	strb	r3, [r7, #11]
  MPU_InitStruct.DisableExec = MPU_INSTRUCTION_ACCESS_ENABLE;
 8001bc4:	2300      	movs	r3, #0
 8001bc6:	733b      	strb	r3, [r7, #12]
  MPU_InitStruct.IsShareable = MPU_ACCESS_SHAREABLE;
 8001bc8:	2301      	movs	r3, #1
 8001bca:	737b      	strb	r3, [r7, #13]
  MPU_InitStruct.IsCacheable = MPU_ACCESS_CACHEABLE;
 8001bcc:	2301      	movs	r3, #1
 8001bce:	73bb      	strb	r3, [r7, #14]
  MPU_InitStruct.IsBufferable = MPU_ACCESS_NOT_BUFFERABLE;
 8001bd0:	2300      	movs	r3, #0
 8001bd2:	73fb      	strb	r3, [r7, #15]

  HAL_MPU_ConfigRegion(&MPU_InitStruct);
 8001bd4:	463b      	mov	r3, r7
 8001bd6:	4618      	mov	r0, r3
 8001bd8:	f003 f9f6 	bl	8004fc8 <HAL_MPU_ConfigRegion>

  /** Initializes and configures the Region and the memory to be protected
  */
  MPU_InitStruct.Number = MPU_REGION_NUMBER1;
 8001bdc:	2301      	movs	r3, #1
 8001bde:	707b      	strb	r3, [r7, #1]
  MPU_InitStruct.BaseAddress = 0x08000000;
 8001be0:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8001be4:	607b      	str	r3, [r7, #4]
  MPU_InitStruct.Size = MPU_REGION_SIZE_2MB;
 8001be6:	2314      	movs	r3, #20
 8001be8:	723b      	strb	r3, [r7, #8]
  MPU_InitStruct.IsShareable = MPU_ACCESS_NOT_SHAREABLE;
 8001bea:	2300      	movs	r3, #0
 8001bec:	737b      	strb	r3, [r7, #13]

  HAL_MPU_ConfigRegion(&MPU_InitStruct);
 8001bee:	463b      	mov	r3, r7
 8001bf0:	4618      	mov	r0, r3
 8001bf2:	f003 f9e9 	bl	8004fc8 <HAL_MPU_ConfigRegion>

  /** Initializes and configures the Region and the memory to be protected
  */
  MPU_InitStruct.Number = MPU_REGION_NUMBER2;
 8001bf6:	2302      	movs	r3, #2
 8001bf8:	707b      	strb	r3, [r7, #1]
  MPU_InitStruct.BaseAddress = 0x60000000;
 8001bfa:	f04f 43c0 	mov.w	r3, #1610612736	@ 0x60000000
 8001bfe:	607b      	str	r3, [r7, #4]
  MPU_InitStruct.Size = MPU_REGION_SIZE_512MB;
 8001c00:	231c      	movs	r3, #28
 8001c02:	723b      	strb	r3, [r7, #8]
  MPU_InitStruct.IsShareable = MPU_ACCESS_SHAREABLE;
 8001c04:	2301      	movs	r3, #1
 8001c06:	737b      	strb	r3, [r7, #13]

  HAL_MPU_ConfigRegion(&MPU_InitStruct);
 8001c08:	463b      	mov	r3, r7
 8001c0a:	4618      	mov	r0, r3
 8001c0c:	f003 f9dc 	bl	8004fc8 <HAL_MPU_ConfigRegion>
  /* Enables the MPU */
  HAL_MPU_Enable(MPU_PRIVILEGED_DEFAULT);
 8001c10:	2004      	movs	r0, #4
 8001c12:	f003 f9b9 	bl	8004f88 <HAL_MPU_Enable>

}
 8001c16:	bf00      	nop
 8001c18:	3710      	adds	r7, #16
 8001c1a:	46bd      	mov	sp, r7
 8001c1c:	bd80      	pop	{r7, pc}

08001c1e <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001c1e:	b480      	push	{r7}
 8001c20:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 8001c22:	b672      	cpsid	i
}
 8001c24:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001c26:	bf00      	nop
 8001c28:	e7fd      	b.n	8001c26 <Error_Handler+0x8>
	...

08001c2c <GetCRC>:
/*=========================================================================

=========================================================================*/
static uint8_t ucCrc_H,ucCrc_L;
uint16_t GetCRC(uint8_t *src, uint8_t size)
{
 8001c2c:	b480      	push	{r7}
 8001c2e:	b085      	sub	sp, #20
 8001c30:	af00      	add	r7, sp, #0
 8001c32:	6078      	str	r0, [r7, #4]
 8001c34:	460b      	mov	r3, r1
 8001c36:	70fb      	strb	r3, [r7, #3]
	uint8_t i = 0;
 8001c38:	2300      	movs	r3, #0
 8001c3a:	73fb      	strb	r3, [r7, #15]
	uint16_t uIndex;

	i = 0;
 8001c3c:	2300      	movs	r3, #0
 8001c3e:	73fb      	strb	r3, [r7, #15]
	ucCrc_H = 0xFF;
 8001c40:	4b1b      	ldr	r3, [pc, #108]	@ (8001cb0 <GetCRC+0x84>)
 8001c42:	22ff      	movs	r2, #255	@ 0xff
 8001c44:	701a      	strb	r2, [r3, #0]
	ucCrc_L = 0xFF;
 8001c46:	4b1b      	ldr	r3, [pc, #108]	@ (8001cb4 <GetCRC+0x88>)
 8001c48:	22ff      	movs	r2, #255	@ 0xff
 8001c4a:	701a      	strb	r2, [r3, #0]

	while(size--) {
 8001c4c:	e019      	b.n	8001c82 <GetCRC+0x56>
		uIndex = ucCrc_H ^ src[i++];
 8001c4e:	7bfb      	ldrb	r3, [r7, #15]
 8001c50:	1c5a      	adds	r2, r3, #1
 8001c52:	73fa      	strb	r2, [r7, #15]
 8001c54:	461a      	mov	r2, r3
 8001c56:	687b      	ldr	r3, [r7, #4]
 8001c58:	4413      	add	r3, r2
 8001c5a:	781a      	ldrb	r2, [r3, #0]
 8001c5c:	4b14      	ldr	r3, [pc, #80]	@ (8001cb0 <GetCRC+0x84>)
 8001c5e:	781b      	ldrb	r3, [r3, #0]
 8001c60:	4053      	eors	r3, r2
 8001c62:	b2db      	uxtb	r3, r3
 8001c64:	81bb      	strh	r3, [r7, #12]
		ucCrc_H = ucCrc_L ^ auchCRCHi[uIndex];
 8001c66:	89bb      	ldrh	r3, [r7, #12]
 8001c68:	4a13      	ldr	r2, [pc, #76]	@ (8001cb8 <GetCRC+0x8c>)
 8001c6a:	5cd2      	ldrb	r2, [r2, r3]
 8001c6c:	4b11      	ldr	r3, [pc, #68]	@ (8001cb4 <GetCRC+0x88>)
 8001c6e:	781b      	ldrb	r3, [r3, #0]
 8001c70:	4053      	eors	r3, r2
 8001c72:	b2da      	uxtb	r2, r3
 8001c74:	4b0e      	ldr	r3, [pc, #56]	@ (8001cb0 <GetCRC+0x84>)
 8001c76:	701a      	strb	r2, [r3, #0]
		ucCrc_L = auchCRCLo[uIndex];
 8001c78:	89bb      	ldrh	r3, [r7, #12]
 8001c7a:	4a10      	ldr	r2, [pc, #64]	@ (8001cbc <GetCRC+0x90>)
 8001c7c:	5cd2      	ldrb	r2, [r2, r3]
 8001c7e:	4b0d      	ldr	r3, [pc, #52]	@ (8001cb4 <GetCRC+0x88>)
 8001c80:	701a      	strb	r2, [r3, #0]
	while(size--) {
 8001c82:	78fb      	ldrb	r3, [r7, #3]
 8001c84:	1e5a      	subs	r2, r3, #1
 8001c86:	70fa      	strb	r2, [r7, #3]
 8001c88:	2b00      	cmp	r3, #0
 8001c8a:	d1e0      	bne.n	8001c4e <GetCRC+0x22>
	}

	uIndex = (ucCrc_H<<8) | ucCrc_L;
 8001c8c:	4b08      	ldr	r3, [pc, #32]	@ (8001cb0 <GetCRC+0x84>)
 8001c8e:	781b      	ldrb	r3, [r3, #0]
 8001c90:	b21b      	sxth	r3, r3
 8001c92:	021b      	lsls	r3, r3, #8
 8001c94:	b21a      	sxth	r2, r3
 8001c96:	4b07      	ldr	r3, [pc, #28]	@ (8001cb4 <GetCRC+0x88>)
 8001c98:	781b      	ldrb	r3, [r3, #0]
 8001c9a:	b21b      	sxth	r3, r3
 8001c9c:	4313      	orrs	r3, r2
 8001c9e:	b21b      	sxth	r3, r3
 8001ca0:	81bb      	strh	r3, [r7, #12]
	return uIndex;
 8001ca2:	89bb      	ldrh	r3, [r7, #12]
}
 8001ca4:	4618      	mov	r0, r3
 8001ca6:	3714      	adds	r7, #20
 8001ca8:	46bd      	mov	sp, r7
 8001caa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cae:	4770      	bx	lr
 8001cb0:	2402c702 	.word	0x2402c702
 8001cb4:	2402c703 	.word	0x2402c703
 8001cb8:	080154c8 	.word	0x080154c8
 8001cbc:	080155c8 	.word	0x080155c8

08001cc0 <Remote_SendPackage>:

/*=========================================================================
	
=========================================================================*/
void Remote_SendPackage(uint8_t length)
{
 8001cc0:	b580      	push	{r7, lr}
 8001cc2:	b086      	sub	sp, #24
 8001cc4:	af00      	add	r7, sp, #0
 8001cc6:	4603      	mov	r3, r0
 8001cc8:	71fb      	strb	r3, [r7, #7]
	uint16_t crc;
	uint16_t inx;
	int i;
	inx = 0;
 8001cca:	2300      	movs	r3, #0
 8001ccc:	82fb      	strh	r3, [r7, #22]
	for(i=0;i<length;i++)
 8001cce:	2300      	movs	r3, #0
 8001cd0:	613b      	str	r3, [r7, #16]
 8001cd2:	e00e      	b.n	8001cf2 <Remote_SendPackage+0x32>
	{
		ucUart3TxBuff[i] = ucFrameBuff[i];
 8001cd4:	4a23      	ldr	r2, [pc, #140]	@ (8001d64 <Remote_SendPackage+0xa4>)
 8001cd6:	693b      	ldr	r3, [r7, #16]
 8001cd8:	4413      	add	r3, r2
 8001cda:	7819      	ldrb	r1, [r3, #0]
 8001cdc:	4a22      	ldr	r2, [pc, #136]	@ (8001d68 <Remote_SendPackage+0xa8>)
 8001cde:	693b      	ldr	r3, [r7, #16]
 8001ce0:	4413      	add	r3, r2
 8001ce2:	460a      	mov	r2, r1
 8001ce4:	701a      	strb	r2, [r3, #0]
		inx++;
 8001ce6:	8afb      	ldrh	r3, [r7, #22]
 8001ce8:	3301      	adds	r3, #1
 8001cea:	82fb      	strh	r3, [r7, #22]
	for(i=0;i<length;i++)
 8001cec:	693b      	ldr	r3, [r7, #16]
 8001cee:	3301      	adds	r3, #1
 8001cf0:	613b      	str	r3, [r7, #16]
 8001cf2:	79fb      	ldrb	r3, [r7, #7]
 8001cf4:	693a      	ldr	r2, [r7, #16]
 8001cf6:	429a      	cmp	r2, r3
 8001cf8:	dbec      	blt.n	8001cd4 <Remote_SendPackage+0x14>
	}
	
	crc = GetCRC(&ucUart3TxBuff[0], length);
 8001cfa:	79fb      	ldrb	r3, [r7, #7]
 8001cfc:	4619      	mov	r1, r3
 8001cfe:	481a      	ldr	r0, [pc, #104]	@ (8001d68 <Remote_SendPackage+0xa8>)
 8001d00:	f7ff ff94 	bl	8001c2c <GetCRC>
 8001d04:	4603      	mov	r3, r0
 8001d06:	81fb      	strh	r3, [r7, #14]
	ucUart3TxBuff[inx++] = (uint8_t)(crc>>8);
 8001d08:	89fb      	ldrh	r3, [r7, #14]
 8001d0a:	0a1b      	lsrs	r3, r3, #8
 8001d0c:	b299      	uxth	r1, r3
 8001d0e:	8afb      	ldrh	r3, [r7, #22]
 8001d10:	1c5a      	adds	r2, r3, #1
 8001d12:	82fa      	strh	r2, [r7, #22]
 8001d14:	461a      	mov	r2, r3
 8001d16:	b2c9      	uxtb	r1, r1
 8001d18:	4b13      	ldr	r3, [pc, #76]	@ (8001d68 <Remote_SendPackage+0xa8>)
 8001d1a:	5499      	strb	r1, [r3, r2]
	ucUart3TxBuff[inx++] = (uint8_t)(crc&0xFF);
 8001d1c:	8afb      	ldrh	r3, [r7, #22]
 8001d1e:	1c5a      	adds	r2, r3, #1
 8001d20:	82fa      	strh	r2, [r7, #22]
 8001d22:	461a      	mov	r2, r3
 8001d24:	89fb      	ldrh	r3, [r7, #14]
 8001d26:	b2d9      	uxtb	r1, r3
 8001d28:	4b0f      	ldr	r3, [pc, #60]	@ (8001d68 <Remote_SendPackage+0xa8>)
 8001d2a:	5499      	strb	r1, [r3, r2]
	ucUart3TxLen = inx;
 8001d2c:	8afb      	ldrh	r3, [r7, #22]
 8001d2e:	b2da      	uxtb	r2, r3
 8001d30:	4b0e      	ldr	r3, [pc, #56]	@ (8001d6c <Remote_SendPackage+0xac>)
 8001d32:	701a      	strb	r2, [r3, #0]
	ucUart3TxCnt = 0;
 8001d34:	4b0e      	ldr	r3, [pc, #56]	@ (8001d70 <Remote_SendPackage+0xb0>)
 8001d36:	2200      	movs	r2, #0
 8001d38:	701a      	strb	r2, [r3, #0]
	
	ucUart3TxSucc = 0;
 8001d3a:	4b0e      	ldr	r3, [pc, #56]	@ (8001d74 <Remote_SendPackage+0xb4>)
 8001d3c:	2200      	movs	r2, #0
 8001d3e:	701a      	strb	r2, [r3, #0]
	usUart3TxIdleMs = 20;
 8001d40:	4b0d      	ldr	r3, [pc, #52]	@ (8001d78 <Remote_SendPackage+0xb8>)
 8001d42:	2214      	movs	r2, #20
 8001d44:	801a      	strh	r2, [r3, #0]
	RS485_WR_MODE;	
 8001d46:	4b0d      	ldr	r3, [pc, #52]	@ (8001d7c <Remote_SendPackage+0xbc>)
 8001d48:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8001d4c:	619a      	str	r2, [r3, #24]
	
	HAL_UART_Transmit_IT(&huart3, &ucUart3TxBuff[0], ucUart3TxLen);
 8001d4e:	4b07      	ldr	r3, [pc, #28]	@ (8001d6c <Remote_SendPackage+0xac>)
 8001d50:	781b      	ldrb	r3, [r3, #0]
 8001d52:	461a      	mov	r2, r3
 8001d54:	4904      	ldr	r1, [pc, #16]	@ (8001d68 <Remote_SendPackage+0xa8>)
 8001d56:	480a      	ldr	r0, [pc, #40]	@ (8001d80 <Remote_SendPackage+0xc0>)
 8001d58:	f00b feb8 	bl	800dacc <HAL_UART_Transmit_IT>
}
 8001d5c:	bf00      	nop
 8001d5e:	3718      	adds	r7, #24
 8001d60:	46bd      	mov	sp, r7
 8001d62:	bd80      	pop	{r7, pc}
 8001d64:	2402c614 	.word	0x2402c614
 8001d68:	2402c69c 	.word	0x2402c69c
 8001d6c:	2402c697 	.word	0x2402c697
 8001d70:	2402c696 	.word	0x2402c696
 8001d74:	2402c698 	.word	0x2402c698
 8001d78:	2401a274 	.word	0x2401a274
 8001d7c:	58020c00 	.word	0x58020c00
 8001d80:	2401a558 	.word	0x2401a558

08001d84 <Remote_SendErrPackage>:

void Remote_SendErrPackage(uint8_t err)
{
 8001d84:	b580      	push	{r7, lr}
 8001d86:	b084      	sub	sp, #16
 8001d88:	af00      	add	r7, sp, #0
 8001d8a:	4603      	mov	r3, r0
 8001d8c:	71fb      	strb	r3, [r7, #7]
	uint16_t crc;
	uint16_t inx;
	int i;
	inx = 0;
 8001d8e:	2300      	movs	r3, #0
 8001d90:	81fb      	strh	r3, [r7, #14]
	ucUart3TxBuff[inx++] = 1;
 8001d92:	89fb      	ldrh	r3, [r7, #14]
 8001d94:	1c5a      	adds	r2, r3, #1
 8001d96:	81fa      	strh	r2, [r7, #14]
 8001d98:	461a      	mov	r2, r3
 8001d9a:	4b24      	ldr	r3, [pc, #144]	@ (8001e2c <Remote_SendErrPackage+0xa8>)
 8001d9c:	2101      	movs	r1, #1
 8001d9e:	5499      	strb	r1, [r3, r2]
	ucUart3TxBuff[inx++] = ucFrameBuff[1] | 0x80;
 8001da0:	4b23      	ldr	r3, [pc, #140]	@ (8001e30 <Remote_SendErrPackage+0xac>)
 8001da2:	785a      	ldrb	r2, [r3, #1]
 8001da4:	89fb      	ldrh	r3, [r7, #14]
 8001da6:	1c59      	adds	r1, r3, #1
 8001da8:	81f9      	strh	r1, [r7, #14]
 8001daa:	4619      	mov	r1, r3
 8001dac:	f062 037f 	orn	r3, r2, #127	@ 0x7f
 8001db0:	b2da      	uxtb	r2, r3
 8001db2:	4b1e      	ldr	r3, [pc, #120]	@ (8001e2c <Remote_SendErrPackage+0xa8>)
 8001db4:	545a      	strb	r2, [r3, r1]
	ucUart3TxBuff[inx++] = err;
 8001db6:	89fb      	ldrh	r3, [r7, #14]
 8001db8:	1c5a      	adds	r2, r3, #1
 8001dba:	81fa      	strh	r2, [r7, #14]
 8001dbc:	4619      	mov	r1, r3
 8001dbe:	4a1b      	ldr	r2, [pc, #108]	@ (8001e2c <Remote_SendErrPackage+0xa8>)
 8001dc0:	79fb      	ldrb	r3, [r7, #7]
 8001dc2:	5453      	strb	r3, [r2, r1]

	crc = GetCRC(&ucUart3TxBuff[0], 3);
 8001dc4:	2103      	movs	r1, #3
 8001dc6:	4819      	ldr	r0, [pc, #100]	@ (8001e2c <Remote_SendErrPackage+0xa8>)
 8001dc8:	f7ff ff30 	bl	8001c2c <GetCRC>
 8001dcc:	4603      	mov	r3, r0
 8001dce:	81bb      	strh	r3, [r7, #12]
	ucUart3TxBuff[inx++] = (uint8_t)(crc>>8);
 8001dd0:	89bb      	ldrh	r3, [r7, #12]
 8001dd2:	0a1b      	lsrs	r3, r3, #8
 8001dd4:	b299      	uxth	r1, r3
 8001dd6:	89fb      	ldrh	r3, [r7, #14]
 8001dd8:	1c5a      	adds	r2, r3, #1
 8001dda:	81fa      	strh	r2, [r7, #14]
 8001ddc:	461a      	mov	r2, r3
 8001dde:	b2c9      	uxtb	r1, r1
 8001de0:	4b12      	ldr	r3, [pc, #72]	@ (8001e2c <Remote_SendErrPackage+0xa8>)
 8001de2:	5499      	strb	r1, [r3, r2]
	ucUart3TxBuff[inx++] = (uint8_t)(crc&0xFF);
 8001de4:	89fb      	ldrh	r3, [r7, #14]
 8001de6:	1c5a      	adds	r2, r3, #1
 8001de8:	81fa      	strh	r2, [r7, #14]
 8001dea:	461a      	mov	r2, r3
 8001dec:	89bb      	ldrh	r3, [r7, #12]
 8001dee:	b2d9      	uxtb	r1, r3
 8001df0:	4b0e      	ldr	r3, [pc, #56]	@ (8001e2c <Remote_SendErrPackage+0xa8>)
 8001df2:	5499      	strb	r1, [r3, r2]
	ucUart3TxLen = inx;
 8001df4:	89fb      	ldrh	r3, [r7, #14]
 8001df6:	b2da      	uxtb	r2, r3
 8001df8:	4b0e      	ldr	r3, [pc, #56]	@ (8001e34 <Remote_SendErrPackage+0xb0>)
 8001dfa:	701a      	strb	r2, [r3, #0]
	ucUart3TxCnt = 0;
 8001dfc:	4b0e      	ldr	r3, [pc, #56]	@ (8001e38 <Remote_SendErrPackage+0xb4>)
 8001dfe:	2200      	movs	r2, #0
 8001e00:	701a      	strb	r2, [r3, #0]

	ucUart3TxSucc = 0;
 8001e02:	4b0e      	ldr	r3, [pc, #56]	@ (8001e3c <Remote_SendErrPackage+0xb8>)
 8001e04:	2200      	movs	r2, #0
 8001e06:	701a      	strb	r2, [r3, #0]
	usUart3TxIdleMs = 20;
 8001e08:	4b0d      	ldr	r3, [pc, #52]	@ (8001e40 <Remote_SendErrPackage+0xbc>)
 8001e0a:	2214      	movs	r2, #20
 8001e0c:	801a      	strh	r2, [r3, #0]
	RS485_WR_MODE;
 8001e0e:	4b0d      	ldr	r3, [pc, #52]	@ (8001e44 <Remote_SendErrPackage+0xc0>)
 8001e10:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8001e14:	619a      	str	r2, [r3, #24]

	HAL_UART_Transmit_IT(&huart3, &ucUart3TxBuff[0], ucUart3TxLen);
 8001e16:	4b07      	ldr	r3, [pc, #28]	@ (8001e34 <Remote_SendErrPackage+0xb0>)
 8001e18:	781b      	ldrb	r3, [r3, #0]
 8001e1a:	461a      	mov	r2, r3
 8001e1c:	4903      	ldr	r1, [pc, #12]	@ (8001e2c <Remote_SendErrPackage+0xa8>)
 8001e1e:	480a      	ldr	r0, [pc, #40]	@ (8001e48 <Remote_SendErrPackage+0xc4>)
 8001e20:	f00b fe54 	bl	800dacc <HAL_UART_Transmit_IT>
}
 8001e24:	bf00      	nop
 8001e26:	3710      	adds	r7, #16
 8001e28:	46bd      	mov	sp, r7
 8001e2a:	bd80      	pop	{r7, pc}
 8001e2c:	2402c69c 	.word	0x2402c69c
 8001e30:	2402c614 	.word	0x2402c614
 8001e34:	2402c697 	.word	0x2402c697
 8001e38:	2402c696 	.word	0x2402c696
 8001e3c:	2402c698 	.word	0x2402c698
 8001e40:	2401a274 	.word	0x2401a274
 8001e44:	58020c00 	.word	0x58020c00
 8001e48:	2401a558 	.word	0x2401a558

08001e4c <CopyRxBuff>:

void CopyRxBuff(uint8_t len)
{
 8001e4c:	b480      	push	{r7}
 8001e4e:	b085      	sub	sp, #20
 8001e50:	af00      	add	r7, sp, #0
 8001e52:	4603      	mov	r3, r0
 8001e54:	71fb      	strb	r3, [r7, #7]
	int i;
	for(i=0;i<len;i++)	ucFrameBuff[i] = ucUart3RxBuff[i];
 8001e56:	2300      	movs	r3, #0
 8001e58:	60fb      	str	r3, [r7, #12]
 8001e5a:	e00b      	b.n	8001e74 <CopyRxBuff+0x28>
 8001e5c:	4a0c      	ldr	r2, [pc, #48]	@ (8001e90 <CopyRxBuff+0x44>)
 8001e5e:	68fb      	ldr	r3, [r7, #12]
 8001e60:	4413      	add	r3, r2
 8001e62:	7819      	ldrb	r1, [r3, #0]
 8001e64:	4a0b      	ldr	r2, [pc, #44]	@ (8001e94 <CopyRxBuff+0x48>)
 8001e66:	68fb      	ldr	r3, [r7, #12]
 8001e68:	4413      	add	r3, r2
 8001e6a:	460a      	mov	r2, r1
 8001e6c:	701a      	strb	r2, [r3, #0]
 8001e6e:	68fb      	ldr	r3, [r7, #12]
 8001e70:	3301      	adds	r3, #1
 8001e72:	60fb      	str	r3, [r7, #12]
 8001e74:	79fb      	ldrb	r3, [r7, #7]
 8001e76:	68fa      	ldr	r2, [r7, #12]
 8001e78:	429a      	cmp	r2, r3
 8001e7a:	dbef      	blt.n	8001e5c <CopyRxBuff+0x10>
	ucFrameLen = len;
 8001e7c:	4a06      	ldr	r2, [pc, #24]	@ (8001e98 <CopyRxBuff+0x4c>)
 8001e7e:	79fb      	ldrb	r3, [r7, #7]
 8001e80:	7013      	strb	r3, [r2, #0]
}
 8001e82:	bf00      	nop
 8001e84:	3714      	adds	r7, #20
 8001e86:	46bd      	mov	sp, r7
 8001e88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e8c:	4770      	bx	lr
 8001e8e:	bf00      	nop
 8001e90:	2402c6d0 	.word	0x2402c6d0
 8001e94:	2402c614 	.word	0x2402c614
 8001e98:	2402c694 	.word	0x2402c694

08001e9c <Remote_Proc_0x03>:

uint8_t Remote_Proc_0x03(uint16_t addr,uint8_t len)
{
 8001e9c:	b480      	push	{r7}
 8001e9e:	b087      	sub	sp, #28
 8001ea0:	af00      	add	r7, sp, #0
 8001ea2:	4603      	mov	r3, r0
 8001ea4:	460a      	mov	r2, r1
 8001ea6:	80fb      	strh	r3, [r7, #6]
 8001ea8:	4613      	mov	r3, r2
 8001eaa:	717b      	strb	r3, [r7, #5]
	int i;
	int cnt = 0;
 8001eac:	2300      	movs	r3, #0
 8001eae:	613b      	str	r3, [r7, #16]
	uint16_t us_addr = addr;
 8001eb0:	88fb      	ldrh	r3, [r7, #6]
 8001eb2:	81fb      	strh	r3, [r7, #14]

    ucFrameBuff[cnt++] = 1;
 8001eb4:	693b      	ldr	r3, [r7, #16]
 8001eb6:	1c5a      	adds	r2, r3, #1
 8001eb8:	613a      	str	r2, [r7, #16]
 8001eba:	4a94      	ldr	r2, [pc, #592]	@ (800210c <Remote_Proc_0x03+0x270>)
 8001ebc:	2101      	movs	r1, #1
 8001ebe:	54d1      	strb	r1, [r2, r3]
    ucFrameBuff[cnt++] = 3;
 8001ec0:	693b      	ldr	r3, [r7, #16]
 8001ec2:	1c5a      	adds	r2, r3, #1
 8001ec4:	613a      	str	r2, [r7, #16]
 8001ec6:	4a91      	ldr	r2, [pc, #580]	@ (800210c <Remote_Proc_0x03+0x270>)
 8001ec8:	2103      	movs	r1, #3
 8001eca:	54d1      	strb	r1, [r2, r3]
    ucFrameBuff[cnt++] = len * 2;
 8001ecc:	693b      	ldr	r3, [r7, #16]
 8001ece:	1c5a      	adds	r2, r3, #1
 8001ed0:	613a      	str	r2, [r7, #16]
 8001ed2:	797a      	ldrb	r2, [r7, #5]
 8001ed4:	0052      	lsls	r2, r2, #1
 8001ed6:	b2d1      	uxtb	r1, r2
 8001ed8:	4a8c      	ldr	r2, [pc, #560]	@ (800210c <Remote_Proc_0x03+0x270>)
 8001eda:	54d1      	strb	r1, [r2, r3]
    for(i=0;i<len;i++)
 8001edc:	2300      	movs	r3, #0
 8001ede:	617b      	str	r3, [r7, #20]
 8001ee0:	e152      	b.n	8002188 <Remote_Proc_0x03+0x2ec>
    {
    	switch(us_addr)
 8001ee2:	89fb      	ldrh	r3, [r7, #14]
 8001ee4:	f242 0206 	movw	r2, #8198	@ 0x2006
 8001ee8:	4293      	cmp	r3, r2
 8001eea:	dc2d      	bgt.n	8001f48 <Remote_Proc_0x03+0xac>
 8001eec:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8001ef0:	dc14      	bgt.n	8001f1c <Remote_Proc_0x03+0x80>
 8001ef2:	e111      	b.n	8002118 <Remote_Proc_0x03+0x27c>
 8001ef4:	f5a3 5340 	sub.w	r3, r3, #12288	@ 0x3000
 8001ef8:	2b05      	cmp	r3, #5
 8001efa:	f200 810d 	bhi.w	8002118 <Remote_Proc_0x03+0x27c>
 8001efe:	a201      	add	r2, pc, #4	@ (adr r2, 8001f04 <Remote_Proc_0x03+0x68>)
 8001f00:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001f04:	08001f5b 	.word	0x08001f5b
 8001f08:	08001f81 	.word	0x08001f81
 8001f0c:	08001fa7 	.word	0x08001fa7
 8001f10:	08001fcd 	.word	0x08001fcd
 8001f14:	08001ff3 	.word	0x08001ff3
 8001f18:	0800200d 	.word	0x0800200d
 8001f1c:	f46f 5200 	mvn.w	r2, #8192	@ 0x2000
 8001f20:	441a      	add	r2, r3
 8001f22:	2a05      	cmp	r2, #5
 8001f24:	f200 80f8 	bhi.w	8002118 <Remote_Proc_0x03+0x27c>
 8001f28:	a301      	add	r3, pc, #4	@ (adr r3, 8001f30 <Remote_Proc_0x03+0x94>)
 8001f2a:	f853 f022 	ldr.w	pc, [r3, r2, lsl #2]
 8001f2e:	bf00      	nop
 8001f30:	08002027 	.word	0x08002027
 8001f34:	0800204d 	.word	0x0800204d
 8001f38:	08002073 	.word	0x08002073
 8001f3c:	08002099 	.word	0x08002099
 8001f40:	080020bf 	.word	0x080020bf
 8001f44:	080020e5 	.word	0x080020e5
 8001f48:	f243 0205 	movw	r2, #12293	@ 0x3005
 8001f4c:	4293      	cmp	r3, r2
 8001f4e:	f300 80e3 	bgt.w	8002118 <Remote_Proc_0x03+0x27c>
 8001f52:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8001f56:	dacd      	bge.n	8001ef4 <Remote_Proc_0x03+0x58>
 8001f58:	e0de      	b.n	8002118 <Remote_Proc_0x03+0x27c>
    	{
    	case 0x3000:
			ucFrameBuff[cnt++] = (uint8_t) (usErrDectBuff[0]>>8);
 8001f5a:	4b6d      	ldr	r3, [pc, #436]	@ (8002110 <Remote_Proc_0x03+0x274>)
 8001f5c:	881b      	ldrh	r3, [r3, #0]
 8001f5e:	0a1b      	lsrs	r3, r3, #8
 8001f60:	b299      	uxth	r1, r3
 8001f62:	693b      	ldr	r3, [r7, #16]
 8001f64:	1c5a      	adds	r2, r3, #1
 8001f66:	613a      	str	r2, [r7, #16]
 8001f68:	b2c9      	uxtb	r1, r1
 8001f6a:	4a68      	ldr	r2, [pc, #416]	@ (800210c <Remote_Proc_0x03+0x270>)
 8001f6c:	54d1      	strb	r1, [r2, r3]
			ucFrameBuff[cnt++] = (uint8_t)(usErrDectBuff[0]&0xff);
 8001f6e:	4b68      	ldr	r3, [pc, #416]	@ (8002110 <Remote_Proc_0x03+0x274>)
 8001f70:	8819      	ldrh	r1, [r3, #0]
 8001f72:	693b      	ldr	r3, [r7, #16]
 8001f74:	1c5a      	adds	r2, r3, #1
 8001f76:	613a      	str	r2, [r7, #16]
 8001f78:	b2c9      	uxtb	r1, r1
 8001f7a:	4a64      	ldr	r2, [pc, #400]	@ (800210c <Remote_Proc_0x03+0x270>)
 8001f7c:	54d1      	strb	r1, [r2, r3]
			break;
 8001f7e:	e0fd      	b.n	800217c <Remote_Proc_0x03+0x2e0>
    	case 0x3001:
			ucFrameBuff[cnt++] = (uint8_t) (usErrDectBuff[1]>>8);
 8001f80:	4b63      	ldr	r3, [pc, #396]	@ (8002110 <Remote_Proc_0x03+0x274>)
 8001f82:	885b      	ldrh	r3, [r3, #2]
 8001f84:	0a1b      	lsrs	r3, r3, #8
 8001f86:	b299      	uxth	r1, r3
 8001f88:	693b      	ldr	r3, [r7, #16]
 8001f8a:	1c5a      	adds	r2, r3, #1
 8001f8c:	613a      	str	r2, [r7, #16]
 8001f8e:	b2c9      	uxtb	r1, r1
 8001f90:	4a5e      	ldr	r2, [pc, #376]	@ (800210c <Remote_Proc_0x03+0x270>)
 8001f92:	54d1      	strb	r1, [r2, r3]
			ucFrameBuff[cnt++] = (uint8_t)(usErrDectBuff[1]&0xff);
 8001f94:	4b5e      	ldr	r3, [pc, #376]	@ (8002110 <Remote_Proc_0x03+0x274>)
 8001f96:	8859      	ldrh	r1, [r3, #2]
 8001f98:	693b      	ldr	r3, [r7, #16]
 8001f9a:	1c5a      	adds	r2, r3, #1
 8001f9c:	613a      	str	r2, [r7, #16]
 8001f9e:	b2c9      	uxtb	r1, r1
 8001fa0:	4a5a      	ldr	r2, [pc, #360]	@ (800210c <Remote_Proc_0x03+0x270>)
 8001fa2:	54d1      	strb	r1, [r2, r3]
			break;
 8001fa4:	e0ea      	b.n	800217c <Remote_Proc_0x03+0x2e0>
    	case 0x3002:
			ucFrameBuff[cnt++] = (uint8_t) (usErrDectBuff[2]>>8);
 8001fa6:	4b5a      	ldr	r3, [pc, #360]	@ (8002110 <Remote_Proc_0x03+0x274>)
 8001fa8:	889b      	ldrh	r3, [r3, #4]
 8001faa:	0a1b      	lsrs	r3, r3, #8
 8001fac:	b299      	uxth	r1, r3
 8001fae:	693b      	ldr	r3, [r7, #16]
 8001fb0:	1c5a      	adds	r2, r3, #1
 8001fb2:	613a      	str	r2, [r7, #16]
 8001fb4:	b2c9      	uxtb	r1, r1
 8001fb6:	4a55      	ldr	r2, [pc, #340]	@ (800210c <Remote_Proc_0x03+0x270>)
 8001fb8:	54d1      	strb	r1, [r2, r3]
			ucFrameBuff[cnt++] = (uint8_t)(usErrDectBuff[2]&0xff);
 8001fba:	4b55      	ldr	r3, [pc, #340]	@ (8002110 <Remote_Proc_0x03+0x274>)
 8001fbc:	8899      	ldrh	r1, [r3, #4]
 8001fbe:	693b      	ldr	r3, [r7, #16]
 8001fc0:	1c5a      	adds	r2, r3, #1
 8001fc2:	613a      	str	r2, [r7, #16]
 8001fc4:	b2c9      	uxtb	r1, r1
 8001fc6:	4a51      	ldr	r2, [pc, #324]	@ (800210c <Remote_Proc_0x03+0x270>)
 8001fc8:	54d1      	strb	r1, [r2, r3]
			break;
 8001fca:	e0d7      	b.n	800217c <Remote_Proc_0x03+0x2e0>
    	case 0x3003:
			ucFrameBuff[cnt++] = (uint8_t) (usErrDectBuff[3]>>8);
 8001fcc:	4b50      	ldr	r3, [pc, #320]	@ (8002110 <Remote_Proc_0x03+0x274>)
 8001fce:	88db      	ldrh	r3, [r3, #6]
 8001fd0:	0a1b      	lsrs	r3, r3, #8
 8001fd2:	b299      	uxth	r1, r3
 8001fd4:	693b      	ldr	r3, [r7, #16]
 8001fd6:	1c5a      	adds	r2, r3, #1
 8001fd8:	613a      	str	r2, [r7, #16]
 8001fda:	b2c9      	uxtb	r1, r1
 8001fdc:	4a4b      	ldr	r2, [pc, #300]	@ (800210c <Remote_Proc_0x03+0x270>)
 8001fde:	54d1      	strb	r1, [r2, r3]
			ucFrameBuff[cnt++] = (uint8_t)(usErrDectBuff[3]&0xff);
 8001fe0:	4b4b      	ldr	r3, [pc, #300]	@ (8002110 <Remote_Proc_0x03+0x274>)
 8001fe2:	88d9      	ldrh	r1, [r3, #6]
 8001fe4:	693b      	ldr	r3, [r7, #16]
 8001fe6:	1c5a      	adds	r2, r3, #1
 8001fe8:	613a      	str	r2, [r7, #16]
 8001fea:	b2c9      	uxtb	r1, r1
 8001fec:	4a47      	ldr	r2, [pc, #284]	@ (800210c <Remote_Proc_0x03+0x270>)
 8001fee:	54d1      	strb	r1, [r2, r3]
			break;
 8001ff0:	e0c4      	b.n	800217c <Remote_Proc_0x03+0x2e0>
    	case 0x3004:
			ucFrameBuff[cnt++] = 0;
 8001ff2:	693b      	ldr	r3, [r7, #16]
 8001ff4:	1c5a      	adds	r2, r3, #1
 8001ff6:	613a      	str	r2, [r7, #16]
 8001ff8:	4a44      	ldr	r2, [pc, #272]	@ (800210c <Remote_Proc_0x03+0x270>)
 8001ffa:	2100      	movs	r1, #0
 8001ffc:	54d1      	strb	r1, [r2, r3]
			ucFrameBuff[cnt++] = 0;
 8001ffe:	693b      	ldr	r3, [r7, #16]
 8002000:	1c5a      	adds	r2, r3, #1
 8002002:	613a      	str	r2, [r7, #16]
 8002004:	4a41      	ldr	r2, [pc, #260]	@ (800210c <Remote_Proc_0x03+0x270>)
 8002006:	2100      	movs	r1, #0
 8002008:	54d1      	strb	r1, [r2, r3]
			break;
 800200a:	e0b7      	b.n	800217c <Remote_Proc_0x03+0x2e0>
    	case 0x3005:
			ucFrameBuff[cnt++] = 0;
 800200c:	693b      	ldr	r3, [r7, #16]
 800200e:	1c5a      	adds	r2, r3, #1
 8002010:	613a      	str	r2, [r7, #16]
 8002012:	4a3e      	ldr	r2, [pc, #248]	@ (800210c <Remote_Proc_0x03+0x270>)
 8002014:	2100      	movs	r1, #0
 8002016:	54d1      	strb	r1, [r2, r3]
			ucFrameBuff[cnt++] = 0;
 8002018:	693b      	ldr	r3, [r7, #16]
 800201a:	1c5a      	adds	r2, r3, #1
 800201c:	613a      	str	r2, [r7, #16]
 800201e:	4a3b      	ldr	r2, [pc, #236]	@ (800210c <Remote_Proc_0x03+0x270>)
 8002020:	2100      	movs	r1, #0
 8002022:	54d1      	strb	r1, [r2, r3]
			break;
 8002024:	e0aa      	b.n	800217c <Remote_Proc_0x03+0x2e0>
    	case 0x2001:
			ucFrameBuff[cnt++] = (uint8_t) (usPumpOutBuff[0]>>8);
 8002026:	4b3b      	ldr	r3, [pc, #236]	@ (8002114 <Remote_Proc_0x03+0x278>)
 8002028:	881b      	ldrh	r3, [r3, #0]
 800202a:	0a1b      	lsrs	r3, r3, #8
 800202c:	b299      	uxth	r1, r3
 800202e:	693b      	ldr	r3, [r7, #16]
 8002030:	1c5a      	adds	r2, r3, #1
 8002032:	613a      	str	r2, [r7, #16]
 8002034:	b2c9      	uxtb	r1, r1
 8002036:	4a35      	ldr	r2, [pc, #212]	@ (800210c <Remote_Proc_0x03+0x270>)
 8002038:	54d1      	strb	r1, [r2, r3]
			ucFrameBuff[cnt++] = (uint8_t)(usPumpOutBuff[0]&0xff);
 800203a:	4b36      	ldr	r3, [pc, #216]	@ (8002114 <Remote_Proc_0x03+0x278>)
 800203c:	8819      	ldrh	r1, [r3, #0]
 800203e:	693b      	ldr	r3, [r7, #16]
 8002040:	1c5a      	adds	r2, r3, #1
 8002042:	613a      	str	r2, [r7, #16]
 8002044:	b2c9      	uxtb	r1, r1
 8002046:	4a31      	ldr	r2, [pc, #196]	@ (800210c <Remote_Proc_0x03+0x270>)
 8002048:	54d1      	strb	r1, [r2, r3]
			break;
 800204a:	e097      	b.n	800217c <Remote_Proc_0x03+0x2e0>
    	case 0x2002:
			ucFrameBuff[cnt++] = (uint8_t) (usPumpOutBuff[1]>>8);
 800204c:	4b31      	ldr	r3, [pc, #196]	@ (8002114 <Remote_Proc_0x03+0x278>)
 800204e:	885b      	ldrh	r3, [r3, #2]
 8002050:	0a1b      	lsrs	r3, r3, #8
 8002052:	b299      	uxth	r1, r3
 8002054:	693b      	ldr	r3, [r7, #16]
 8002056:	1c5a      	adds	r2, r3, #1
 8002058:	613a      	str	r2, [r7, #16]
 800205a:	b2c9      	uxtb	r1, r1
 800205c:	4a2b      	ldr	r2, [pc, #172]	@ (800210c <Remote_Proc_0x03+0x270>)
 800205e:	54d1      	strb	r1, [r2, r3]
			ucFrameBuff[cnt++] = (uint8_t)(usPumpOutBuff[1]&0xff);
 8002060:	4b2c      	ldr	r3, [pc, #176]	@ (8002114 <Remote_Proc_0x03+0x278>)
 8002062:	8859      	ldrh	r1, [r3, #2]
 8002064:	693b      	ldr	r3, [r7, #16]
 8002066:	1c5a      	adds	r2, r3, #1
 8002068:	613a      	str	r2, [r7, #16]
 800206a:	b2c9      	uxtb	r1, r1
 800206c:	4a27      	ldr	r2, [pc, #156]	@ (800210c <Remote_Proc_0x03+0x270>)
 800206e:	54d1      	strb	r1, [r2, r3]
			break;
 8002070:	e084      	b.n	800217c <Remote_Proc_0x03+0x2e0>
    	case 0x2003:
			ucFrameBuff[cnt++] = (uint8_t) (usPumpOutBuff[2]>>8);
 8002072:	4b28      	ldr	r3, [pc, #160]	@ (8002114 <Remote_Proc_0x03+0x278>)
 8002074:	889b      	ldrh	r3, [r3, #4]
 8002076:	0a1b      	lsrs	r3, r3, #8
 8002078:	b299      	uxth	r1, r3
 800207a:	693b      	ldr	r3, [r7, #16]
 800207c:	1c5a      	adds	r2, r3, #1
 800207e:	613a      	str	r2, [r7, #16]
 8002080:	b2c9      	uxtb	r1, r1
 8002082:	4a22      	ldr	r2, [pc, #136]	@ (800210c <Remote_Proc_0x03+0x270>)
 8002084:	54d1      	strb	r1, [r2, r3]
			ucFrameBuff[cnt++] = (uint8_t)(usPumpOutBuff[2]&0xff);
 8002086:	4b23      	ldr	r3, [pc, #140]	@ (8002114 <Remote_Proc_0x03+0x278>)
 8002088:	8899      	ldrh	r1, [r3, #4]
 800208a:	693b      	ldr	r3, [r7, #16]
 800208c:	1c5a      	adds	r2, r3, #1
 800208e:	613a      	str	r2, [r7, #16]
 8002090:	b2c9      	uxtb	r1, r1
 8002092:	4a1e      	ldr	r2, [pc, #120]	@ (800210c <Remote_Proc_0x03+0x270>)
 8002094:	54d1      	strb	r1, [r2, r3]
			break;
 8002096:	e071      	b.n	800217c <Remote_Proc_0x03+0x2e0>
    	case 0x2004:
			ucFrameBuff[cnt++] = (uint8_t) (usPumpOutBuff[3]>>8);
 8002098:	4b1e      	ldr	r3, [pc, #120]	@ (8002114 <Remote_Proc_0x03+0x278>)
 800209a:	88db      	ldrh	r3, [r3, #6]
 800209c:	0a1b      	lsrs	r3, r3, #8
 800209e:	b299      	uxth	r1, r3
 80020a0:	693b      	ldr	r3, [r7, #16]
 80020a2:	1c5a      	adds	r2, r3, #1
 80020a4:	613a      	str	r2, [r7, #16]
 80020a6:	b2c9      	uxtb	r1, r1
 80020a8:	4a18      	ldr	r2, [pc, #96]	@ (800210c <Remote_Proc_0x03+0x270>)
 80020aa:	54d1      	strb	r1, [r2, r3]
			ucFrameBuff[cnt++] = (uint8_t)(usPumpOutBuff[3]&0xff);
 80020ac:	4b19      	ldr	r3, [pc, #100]	@ (8002114 <Remote_Proc_0x03+0x278>)
 80020ae:	88d9      	ldrh	r1, [r3, #6]
 80020b0:	693b      	ldr	r3, [r7, #16]
 80020b2:	1c5a      	adds	r2, r3, #1
 80020b4:	613a      	str	r2, [r7, #16]
 80020b6:	b2c9      	uxtb	r1, r1
 80020b8:	4a14      	ldr	r2, [pc, #80]	@ (800210c <Remote_Proc_0x03+0x270>)
 80020ba:	54d1      	strb	r1, [r2, r3]
			break;
 80020bc:	e05e      	b.n	800217c <Remote_Proc_0x03+0x2e0>
    	case 0x2005:
			ucFrameBuff[cnt++] = (uint8_t) (usPumpOutBuff[4]>>8);
 80020be:	4b15      	ldr	r3, [pc, #84]	@ (8002114 <Remote_Proc_0x03+0x278>)
 80020c0:	891b      	ldrh	r3, [r3, #8]
 80020c2:	0a1b      	lsrs	r3, r3, #8
 80020c4:	b299      	uxth	r1, r3
 80020c6:	693b      	ldr	r3, [r7, #16]
 80020c8:	1c5a      	adds	r2, r3, #1
 80020ca:	613a      	str	r2, [r7, #16]
 80020cc:	b2c9      	uxtb	r1, r1
 80020ce:	4a0f      	ldr	r2, [pc, #60]	@ (800210c <Remote_Proc_0x03+0x270>)
 80020d0:	54d1      	strb	r1, [r2, r3]
			ucFrameBuff[cnt++] = (uint8_t)(usPumpOutBuff[4]&0xff);
 80020d2:	4b10      	ldr	r3, [pc, #64]	@ (8002114 <Remote_Proc_0x03+0x278>)
 80020d4:	8919      	ldrh	r1, [r3, #8]
 80020d6:	693b      	ldr	r3, [r7, #16]
 80020d8:	1c5a      	adds	r2, r3, #1
 80020da:	613a      	str	r2, [r7, #16]
 80020dc:	b2c9      	uxtb	r1, r1
 80020de:	4a0b      	ldr	r2, [pc, #44]	@ (800210c <Remote_Proc_0x03+0x270>)
 80020e0:	54d1      	strb	r1, [r2, r3]
			break;
 80020e2:	e04b      	b.n	800217c <Remote_Proc_0x03+0x2e0>
    	case 0x2006:
			ucFrameBuff[cnt++] = (uint8_t) (usPumpOutBuff[5]>>8);
 80020e4:	4b0b      	ldr	r3, [pc, #44]	@ (8002114 <Remote_Proc_0x03+0x278>)
 80020e6:	895b      	ldrh	r3, [r3, #10]
 80020e8:	0a1b      	lsrs	r3, r3, #8
 80020ea:	b299      	uxth	r1, r3
 80020ec:	693b      	ldr	r3, [r7, #16]
 80020ee:	1c5a      	adds	r2, r3, #1
 80020f0:	613a      	str	r2, [r7, #16]
 80020f2:	b2c9      	uxtb	r1, r1
 80020f4:	4a05      	ldr	r2, [pc, #20]	@ (800210c <Remote_Proc_0x03+0x270>)
 80020f6:	54d1      	strb	r1, [r2, r3]
			ucFrameBuff[cnt++] = (uint8_t)(usPumpOutBuff[5]&0xff);
 80020f8:	4b06      	ldr	r3, [pc, #24]	@ (8002114 <Remote_Proc_0x03+0x278>)
 80020fa:	8959      	ldrh	r1, [r3, #10]
 80020fc:	693b      	ldr	r3, [r7, #16]
 80020fe:	1c5a      	adds	r2, r3, #1
 8002100:	613a      	str	r2, [r7, #16]
 8002102:	b2c9      	uxtb	r1, r1
 8002104:	4a01      	ldr	r2, [pc, #4]	@ (800210c <Remote_Proc_0x03+0x270>)
 8002106:	54d1      	strb	r1, [r2, r3]
			break;
 8002108:	e038      	b.n	800217c <Remote_Proc_0x03+0x2e0>
 800210a:	bf00      	nop
 800210c:	2402c614 	.word	0x2402c614
 8002110:	24016230 	.word	0x24016230
 8002114:	24016224 	.word	0x24016224
    	default:
    		if((us_addr > 0x1001) && (us_addr < 0x1031))
 8002118:	89fb      	ldrh	r3, [r7, #14]
 800211a:	f241 0201 	movw	r2, #4097	@ 0x1001
 800211e:	4293      	cmp	r3, r2
 8002120:	d91f      	bls.n	8002162 <Remote_Proc_0x03+0x2c6>
 8002122:	89fb      	ldrh	r3, [r7, #14]
 8002124:	f241 0230 	movw	r2, #4144	@ 0x1030
 8002128:	4293      	cmp	r3, r2
 800212a:	d81a      	bhi.n	8002162 <Remote_Proc_0x03+0x2c6>
    		{
    			ucFrameBuff[cnt++] = (uint8_t) (ssParaBuff[(us_addr-0x1000)]>>8);
 800212c:	89fb      	ldrh	r3, [r7, #14]
 800212e:	f5a3 5380 	sub.w	r3, r3, #4096	@ 0x1000
 8002132:	4a1c      	ldr	r2, [pc, #112]	@ (80021a4 <Remote_Proc_0x03+0x308>)
 8002134:	f932 3013 	ldrsh.w	r3, [r2, r3, lsl #1]
 8002138:	121b      	asrs	r3, r3, #8
 800213a:	b219      	sxth	r1, r3
 800213c:	693b      	ldr	r3, [r7, #16]
 800213e:	1c5a      	adds	r2, r3, #1
 8002140:	613a      	str	r2, [r7, #16]
 8002142:	b2c9      	uxtb	r1, r1
 8002144:	4a18      	ldr	r2, [pc, #96]	@ (80021a8 <Remote_Proc_0x03+0x30c>)
 8002146:	54d1      	strb	r1, [r2, r3]
    			ucFrameBuff[cnt++] = (uint8_t)(ssParaBuff[(us_addr-0x1000)]&0xff);
 8002148:	89fb      	ldrh	r3, [r7, #14]
 800214a:	f5a3 5380 	sub.w	r3, r3, #4096	@ 0x1000
 800214e:	4a15      	ldr	r2, [pc, #84]	@ (80021a4 <Remote_Proc_0x03+0x308>)
 8002150:	f932 1013 	ldrsh.w	r1, [r2, r3, lsl #1]
 8002154:	693b      	ldr	r3, [r7, #16]
 8002156:	1c5a      	adds	r2, r3, #1
 8002158:	613a      	str	r2, [r7, #16]
 800215a:	b2c9      	uxtb	r1, r1
 800215c:	4a12      	ldr	r2, [pc, #72]	@ (80021a8 <Remote_Proc_0x03+0x30c>)
 800215e:	54d1      	strb	r1, [r2, r3]
    		else
    		{
    			ucFrameBuff[cnt++] = 0;
    			ucFrameBuff[cnt++] = 0;
    		}
    		break;
 8002160:	e00b      	b.n	800217a <Remote_Proc_0x03+0x2de>
    			ucFrameBuff[cnt++] = 0;
 8002162:	693b      	ldr	r3, [r7, #16]
 8002164:	1c5a      	adds	r2, r3, #1
 8002166:	613a      	str	r2, [r7, #16]
 8002168:	4a0f      	ldr	r2, [pc, #60]	@ (80021a8 <Remote_Proc_0x03+0x30c>)
 800216a:	2100      	movs	r1, #0
 800216c:	54d1      	strb	r1, [r2, r3]
    			ucFrameBuff[cnt++] = 0;
 800216e:	693b      	ldr	r3, [r7, #16]
 8002170:	1c5a      	adds	r2, r3, #1
 8002172:	613a      	str	r2, [r7, #16]
 8002174:	4a0c      	ldr	r2, [pc, #48]	@ (80021a8 <Remote_Proc_0x03+0x30c>)
 8002176:	2100      	movs	r1, #0
 8002178:	54d1      	strb	r1, [r2, r3]
    		break;
 800217a:	bf00      	nop
    	}
    	us_addr++;
 800217c:	89fb      	ldrh	r3, [r7, #14]
 800217e:	3301      	adds	r3, #1
 8002180:	81fb      	strh	r3, [r7, #14]
    for(i=0;i<len;i++)
 8002182:	697b      	ldr	r3, [r7, #20]
 8002184:	3301      	adds	r3, #1
 8002186:	617b      	str	r3, [r7, #20]
 8002188:	797b      	ldrb	r3, [r7, #5]
 800218a:	697a      	ldr	r2, [r7, #20]
 800218c:	429a      	cmp	r2, r3
 800218e:	f6ff aea8 	blt.w	8001ee2 <Remote_Proc_0x03+0x46>
    }
    return cnt;
 8002192:	693b      	ldr	r3, [r7, #16]
 8002194:	b2db      	uxtb	r3, r3
}
 8002196:	4618      	mov	r0, r3
 8002198:	371c      	adds	r7, #28
 800219a:	46bd      	mov	sp, r7
 800219c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021a0:	4770      	bx	lr
 80021a2:	bf00      	nop
 80021a4:	2402b614 	.word	0x2402b614
 80021a8:	2402c614 	.word	0x2402c614

080021ac <Remote_Proc_0x10>:

uint8_t Remote_Proc_0x10(uint16_t addr,uint16_t len)
{
 80021ac:	b480      	push	{r7}
 80021ae:	b085      	sub	sp, #20
 80021b0:	af00      	add	r7, sp, #0
 80021b2:	4603      	mov	r3, r0
 80021b4:	460a      	mov	r2, r1
 80021b6:	80fb      	strh	r3, [r7, #6]
 80021b8:	4613      	mov	r3, r2
 80021ba:	80bb      	strh	r3, [r7, #4]
	int i;
	uint8_t tmp;
	int16_t sstmp;
	uint16_t us_addr = addr;
 80021bc:	88fb      	ldrh	r3, [r7, #6]
 80021be:	817b      	strh	r3, [r7, #10]

	for(i=0;i<len;i++)
 80021c0:	2300      	movs	r3, #0
 80021c2:	60fb      	str	r3, [r7, #12]
 80021c4:	e0d0      	b.n	8002368 <Remote_Proc_0x10+0x1bc>
	{
		sstmp = (int16_t)((ucFrameBuff[(7+(i*2))]<<8)|(ucFrameBuff[(8+(i*2))]));
 80021c6:	68fb      	ldr	r3, [r7, #12]
 80021c8:	005b      	lsls	r3, r3, #1
 80021ca:	3307      	adds	r3, #7
 80021cc:	4a6d      	ldr	r2, [pc, #436]	@ (8002384 <Remote_Proc_0x10+0x1d8>)
 80021ce:	5cd3      	ldrb	r3, [r2, r3]
 80021d0:	b21b      	sxth	r3, r3
 80021d2:	021b      	lsls	r3, r3, #8
 80021d4:	b21a      	sxth	r2, r3
 80021d6:	68fb      	ldr	r3, [r7, #12]
 80021d8:	3304      	adds	r3, #4
 80021da:	005b      	lsls	r3, r3, #1
 80021dc:	4969      	ldr	r1, [pc, #420]	@ (8002384 <Remote_Proc_0x10+0x1d8>)
 80021de:	5ccb      	ldrb	r3, [r1, r3]
 80021e0:	b21b      	sxth	r3, r3
 80021e2:	4313      	orrs	r3, r2
 80021e4:	813b      	strh	r3, [r7, #8]
		switch(us_addr)
 80021e6:	897b      	ldrh	r3, [r7, #10]
 80021e8:	f241 0210 	movw	r2, #4112	@ 0x1010
 80021ec:	4293      	cmp	r3, r2
 80021ee:	dc43      	bgt.n	8002278 <Remote_Proc_0x10+0xcc>
 80021f0:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80021f4:	dc16      	bgt.n	8002224 <Remote_Proc_0x10+0x78>
 80021f6:	e09f      	b.n	8002338 <Remote_Proc_0x10+0x18c>
 80021f8:	f46f 5200 	mvn.w	r2, #8192	@ 0x2000
 80021fc:	441a      	add	r2, r3
 80021fe:	2a05      	cmp	r2, #5
 8002200:	f200 809a 	bhi.w	8002338 <Remote_Proc_0x10+0x18c>
 8002204:	a301      	add	r3, pc, #4	@ (adr r3, 800220c <Remote_Proc_0x10+0x60>)
 8002206:	f853 f022 	ldr.w	pc, [r3, r2, lsl #2]
 800220a:	bf00      	nop
 800220c:	08002289 	.word	0x08002289
 8002210:	08002291 	.word	0x08002291
 8002214:	08002299 	.word	0x08002299
 8002218:	080022a1 	.word	0x080022a1
 800221c:	080022a9 	.word	0x080022a9
 8002220:	080022b1 	.word	0x080022b1
 8002224:	f46f 5280 	mvn.w	r2, #4096	@ 0x1000
 8002228:	441a      	add	r2, r3
 800222a:	2a0f      	cmp	r2, #15
 800222c:	f200 8084 	bhi.w	8002338 <Remote_Proc_0x10+0x18c>
 8002230:	a301      	add	r3, pc, #4	@ (adr r3, 8002238 <Remote_Proc_0x10+0x8c>)
 8002232:	f853 f022 	ldr.w	pc, [r3, r2, lsl #2]
 8002236:	bf00      	nop
 8002238:	080022b9 	.word	0x080022b9
 800223c:	080022c1 	.word	0x080022c1
 8002240:	080022c9 	.word	0x080022c9
 8002244:	080022d1 	.word	0x080022d1
 8002248:	080022d9 	.word	0x080022d9
 800224c:	080022e1 	.word	0x080022e1
 8002250:	080022e9 	.word	0x080022e9
 8002254:	080022f1 	.word	0x080022f1
 8002258:	080022f9 	.word	0x080022f9
 800225c:	08002301 	.word	0x08002301
 8002260:	08002309 	.word	0x08002309
 8002264:	08002311 	.word	0x08002311
 8002268:	08002319 	.word	0x08002319
 800226c:	08002321 	.word	0x08002321
 8002270:	08002329 	.word	0x08002329
 8002274:	08002331 	.word	0x08002331
 8002278:	f242 0206 	movw	r2, #8198	@ 0x2006
 800227c:	4293      	cmp	r3, r2
 800227e:	dc5b      	bgt.n	8002338 <Remote_Proc_0x10+0x18c>
 8002280:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8002284:	dcb8      	bgt.n	80021f8 <Remote_Proc_0x10+0x4c>
 8002286:	e057      	b.n	8002338 <Remote_Proc_0x10+0x18c>
		{
		case 0x2001: usPumpOutBuff[0] = sstmp; break;
 8002288:	893a      	ldrh	r2, [r7, #8]
 800228a:	4b3f      	ldr	r3, [pc, #252]	@ (8002388 <Remote_Proc_0x10+0x1dc>)
 800228c:	801a      	strh	r2, [r3, #0]
 800228e:	e065      	b.n	800235c <Remote_Proc_0x10+0x1b0>
		case 0x2002: usPumpOutBuff[1] = sstmp; break;
 8002290:	893a      	ldrh	r2, [r7, #8]
 8002292:	4b3d      	ldr	r3, [pc, #244]	@ (8002388 <Remote_Proc_0x10+0x1dc>)
 8002294:	805a      	strh	r2, [r3, #2]
 8002296:	e061      	b.n	800235c <Remote_Proc_0x10+0x1b0>
		case 0x2003: usPumpOutBuff[2] = sstmp; break;
 8002298:	893a      	ldrh	r2, [r7, #8]
 800229a:	4b3b      	ldr	r3, [pc, #236]	@ (8002388 <Remote_Proc_0x10+0x1dc>)
 800229c:	809a      	strh	r2, [r3, #4]
 800229e:	e05d      	b.n	800235c <Remote_Proc_0x10+0x1b0>
		case 0x2004: usPumpOutBuff[3] = sstmp; break;
 80022a0:	893a      	ldrh	r2, [r7, #8]
 80022a2:	4b39      	ldr	r3, [pc, #228]	@ (8002388 <Remote_Proc_0x10+0x1dc>)
 80022a4:	80da      	strh	r2, [r3, #6]
 80022a6:	e059      	b.n	800235c <Remote_Proc_0x10+0x1b0>
		case 0x2005: usPumpOutBuff[4] = sstmp; break;
 80022a8:	893a      	ldrh	r2, [r7, #8]
 80022aa:	4b37      	ldr	r3, [pc, #220]	@ (8002388 <Remote_Proc_0x10+0x1dc>)
 80022ac:	811a      	strh	r2, [r3, #8]
 80022ae:	e055      	b.n	800235c <Remote_Proc_0x10+0x1b0>
		case 0x2006: usPumpOutBuff[5] = sstmp; break;
 80022b0:	893a      	ldrh	r2, [r7, #8]
 80022b2:	4b35      	ldr	r3, [pc, #212]	@ (8002388 <Remote_Proc_0x10+0x1dc>)
 80022b4:	815a      	strh	r2, [r3, #10]
 80022b6:	e051      	b.n	800235c <Remote_Proc_0x10+0x1b0>
		case 0x1001: ssParaBuff[1] = sstmp; break;
 80022b8:	4a34      	ldr	r2, [pc, #208]	@ (800238c <Remote_Proc_0x10+0x1e0>)
 80022ba:	893b      	ldrh	r3, [r7, #8]
 80022bc:	8053      	strh	r3, [r2, #2]
 80022be:	e04d      	b.n	800235c <Remote_Proc_0x10+0x1b0>
		case 0x1002: ssParaBuff[2] = sstmp; break;
 80022c0:	4a32      	ldr	r2, [pc, #200]	@ (800238c <Remote_Proc_0x10+0x1e0>)
 80022c2:	893b      	ldrh	r3, [r7, #8]
 80022c4:	8093      	strh	r3, [r2, #4]
 80022c6:	e049      	b.n	800235c <Remote_Proc_0x10+0x1b0>
		case 0x1003: ssParaBuff[3] = sstmp; break;
 80022c8:	4a30      	ldr	r2, [pc, #192]	@ (800238c <Remote_Proc_0x10+0x1e0>)
 80022ca:	893b      	ldrh	r3, [r7, #8]
 80022cc:	80d3      	strh	r3, [r2, #6]
 80022ce:	e045      	b.n	800235c <Remote_Proc_0x10+0x1b0>
		case 0x1004: ssParaBuff[4] = sstmp; break;
 80022d0:	4a2e      	ldr	r2, [pc, #184]	@ (800238c <Remote_Proc_0x10+0x1e0>)
 80022d2:	893b      	ldrh	r3, [r7, #8]
 80022d4:	8113      	strh	r3, [r2, #8]
 80022d6:	e041      	b.n	800235c <Remote_Proc_0x10+0x1b0>
		case 0x1005: ssParaBuff[5] = sstmp; break;
 80022d8:	4a2c      	ldr	r2, [pc, #176]	@ (800238c <Remote_Proc_0x10+0x1e0>)
 80022da:	893b      	ldrh	r3, [r7, #8]
 80022dc:	8153      	strh	r3, [r2, #10]
 80022de:	e03d      	b.n	800235c <Remote_Proc_0x10+0x1b0>
		case 0x1006: ssParaBuff[6] = sstmp; break;
 80022e0:	4a2a      	ldr	r2, [pc, #168]	@ (800238c <Remote_Proc_0x10+0x1e0>)
 80022e2:	893b      	ldrh	r3, [r7, #8]
 80022e4:	8193      	strh	r3, [r2, #12]
 80022e6:	e039      	b.n	800235c <Remote_Proc_0x10+0x1b0>
		case 0x1007: ssParaBuff[7] = sstmp; break;
 80022e8:	4a28      	ldr	r2, [pc, #160]	@ (800238c <Remote_Proc_0x10+0x1e0>)
 80022ea:	893b      	ldrh	r3, [r7, #8]
 80022ec:	81d3      	strh	r3, [r2, #14]
 80022ee:	e035      	b.n	800235c <Remote_Proc_0x10+0x1b0>
		case 0x1008: ssParaBuff[8] = sstmp; break;
 80022f0:	4a26      	ldr	r2, [pc, #152]	@ (800238c <Remote_Proc_0x10+0x1e0>)
 80022f2:	893b      	ldrh	r3, [r7, #8]
 80022f4:	8213      	strh	r3, [r2, #16]
 80022f6:	e031      	b.n	800235c <Remote_Proc_0x10+0x1b0>
		case 0x1009: ssParaBuff[9] = sstmp; break;
 80022f8:	4a24      	ldr	r2, [pc, #144]	@ (800238c <Remote_Proc_0x10+0x1e0>)
 80022fa:	893b      	ldrh	r3, [r7, #8]
 80022fc:	8253      	strh	r3, [r2, #18]
 80022fe:	e02d      	b.n	800235c <Remote_Proc_0x10+0x1b0>
		case 0x100A: ssParaBuff[10] = sstmp; break;
 8002300:	4a22      	ldr	r2, [pc, #136]	@ (800238c <Remote_Proc_0x10+0x1e0>)
 8002302:	893b      	ldrh	r3, [r7, #8]
 8002304:	8293      	strh	r3, [r2, #20]
 8002306:	e029      	b.n	800235c <Remote_Proc_0x10+0x1b0>
		case 0x100B: ssParaBuff[11] = sstmp; break;
 8002308:	4a20      	ldr	r2, [pc, #128]	@ (800238c <Remote_Proc_0x10+0x1e0>)
 800230a:	893b      	ldrh	r3, [r7, #8]
 800230c:	82d3      	strh	r3, [r2, #22]
 800230e:	e025      	b.n	800235c <Remote_Proc_0x10+0x1b0>
		case 0x100C: ssParaBuff[12] = sstmp; break;
 8002310:	4a1e      	ldr	r2, [pc, #120]	@ (800238c <Remote_Proc_0x10+0x1e0>)
 8002312:	893b      	ldrh	r3, [r7, #8]
 8002314:	8313      	strh	r3, [r2, #24]
 8002316:	e021      	b.n	800235c <Remote_Proc_0x10+0x1b0>
		case 0x100D: ssParaBuff[13] = sstmp; break;
 8002318:	4a1c      	ldr	r2, [pc, #112]	@ (800238c <Remote_Proc_0x10+0x1e0>)
 800231a:	893b      	ldrh	r3, [r7, #8]
 800231c:	8353      	strh	r3, [r2, #26]
 800231e:	e01d      	b.n	800235c <Remote_Proc_0x10+0x1b0>
		case 0x100E: ssParaBuff[14] = sstmp; break;
 8002320:	4a1a      	ldr	r2, [pc, #104]	@ (800238c <Remote_Proc_0x10+0x1e0>)
 8002322:	893b      	ldrh	r3, [r7, #8]
 8002324:	8393      	strh	r3, [r2, #28]
 8002326:	e019      	b.n	800235c <Remote_Proc_0x10+0x1b0>
		case 0x100F: ssParaBuff[15] = sstmp; break;
 8002328:	4a18      	ldr	r2, [pc, #96]	@ (800238c <Remote_Proc_0x10+0x1e0>)
 800232a:	893b      	ldrh	r3, [r7, #8]
 800232c:	83d3      	strh	r3, [r2, #30]
 800232e:	e015      	b.n	800235c <Remote_Proc_0x10+0x1b0>
		case 0x1010: ssParaBuff[16] = sstmp; break;
 8002330:	4a16      	ldr	r2, [pc, #88]	@ (800238c <Remote_Proc_0x10+0x1e0>)
 8002332:	893b      	ldrh	r3, [r7, #8]
 8002334:	8413      	strh	r3, [r2, #32]
 8002336:	e011      	b.n	800235c <Remote_Proc_0x10+0x1b0>
		default:
			if((us_addr > 0x1011) && (us_addr < 0x1031)) ssParaBuff[(us_addr-0x1000)] = sstmp;
 8002338:	897b      	ldrh	r3, [r7, #10]
 800233a:	f241 0211 	movw	r2, #4113	@ 0x1011
 800233e:	4293      	cmp	r3, r2
 8002340:	d90b      	bls.n	800235a <Remote_Proc_0x10+0x1ae>
 8002342:	897b      	ldrh	r3, [r7, #10]
 8002344:	f241 0230 	movw	r2, #4144	@ 0x1030
 8002348:	4293      	cmp	r3, r2
 800234a:	d806      	bhi.n	800235a <Remote_Proc_0x10+0x1ae>
 800234c:	897b      	ldrh	r3, [r7, #10]
 800234e:	f5a3 5380 	sub.w	r3, r3, #4096	@ 0x1000
 8002352:	490e      	ldr	r1, [pc, #56]	@ (800238c <Remote_Proc_0x10+0x1e0>)
 8002354:	893a      	ldrh	r2, [r7, #8]
 8002356:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]
			break;
 800235a:	bf00      	nop
		}
		us_addr++;
 800235c:	897b      	ldrh	r3, [r7, #10]
 800235e:	3301      	adds	r3, #1
 8002360:	817b      	strh	r3, [r7, #10]
	for(i=0;i<len;i++)
 8002362:	68fb      	ldr	r3, [r7, #12]
 8002364:	3301      	adds	r3, #1
 8002366:	60fb      	str	r3, [r7, #12]
 8002368:	88bb      	ldrh	r3, [r7, #4]
 800236a:	68fa      	ldr	r2, [r7, #12]
 800236c:	429a      	cmp	r2, r3
 800236e:	f6ff af2a 	blt.w	80021c6 <Remote_Proc_0x10+0x1a>
	}
    return len;
 8002372:	88bb      	ldrh	r3, [r7, #4]
 8002374:	b2db      	uxtb	r3, r3
}
 8002376:	4618      	mov	r0, r3
 8002378:	3714      	adds	r7, #20
 800237a:	46bd      	mov	sp, r7
 800237c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002380:	4770      	bx	lr
 8002382:	bf00      	nop
 8002384:	2402c614 	.word	0x2402c614
 8002388:	24016224 	.word	0x24016224
 800238c:	2402b614 	.word	0x2402b614

08002390 <Remote_IRxProc>:

uint8_t Remote_IRxProc()
{
 8002390:	b580      	push	{r7, lr}
 8002392:	b082      	sub	sp, #8
 8002394:	af00      	add	r7, sp, #0
	uint16_t addr, quantity;
	uint8_t len;

	if(ucFrameBuff[0]==1)
 8002396:	4b46      	ldr	r3, [pc, #280]	@ (80024b0 <Remote_IRxProc+0x120>)
 8002398:	781b      	ldrb	r3, [r3, #0]
 800239a:	2b01      	cmp	r3, #1
 800239c:	f040 8083 	bne.w	80024a6 <Remote_IRxProc+0x116>
	{
		if((ucFrameBuff[1] == 0x03) || (ucFrameBuff[1] == 0x04))
 80023a0:	4b43      	ldr	r3, [pc, #268]	@ (80024b0 <Remote_IRxProc+0x120>)
 80023a2:	785b      	ldrb	r3, [r3, #1]
 80023a4:	2b03      	cmp	r3, #3
 80023a6:	d003      	beq.n	80023b0 <Remote_IRxProc+0x20>
 80023a8:	4b41      	ldr	r3, [pc, #260]	@ (80024b0 <Remote_IRxProc+0x120>)
 80023aa:	785b      	ldrb	r3, [r3, #1]
 80023ac:	2b04      	cmp	r3, #4
 80023ae:	d13c      	bne.n	800242a <Remote_IRxProc+0x9a>
		{
			addr = ucFrameBuff[2]<<8 | ucFrameBuff[3];
 80023b0:	4b3f      	ldr	r3, [pc, #252]	@ (80024b0 <Remote_IRxProc+0x120>)
 80023b2:	789b      	ldrb	r3, [r3, #2]
 80023b4:	b21b      	sxth	r3, r3
 80023b6:	021b      	lsls	r3, r3, #8
 80023b8:	b21a      	sxth	r2, r3
 80023ba:	4b3d      	ldr	r3, [pc, #244]	@ (80024b0 <Remote_IRxProc+0x120>)
 80023bc:	78db      	ldrb	r3, [r3, #3]
 80023be:	b21b      	sxth	r3, r3
 80023c0:	4313      	orrs	r3, r2
 80023c2:	b21b      	sxth	r3, r3
 80023c4:	80fb      	strh	r3, [r7, #6]
			quantity = ucFrameBuff[4]<<8 | ucFrameBuff[5];
 80023c6:	4b3a      	ldr	r3, [pc, #232]	@ (80024b0 <Remote_IRxProc+0x120>)
 80023c8:	791b      	ldrb	r3, [r3, #4]
 80023ca:	b21b      	sxth	r3, r3
 80023cc:	021b      	lsls	r3, r3, #8
 80023ce:	b21a      	sxth	r2, r3
 80023d0:	4b37      	ldr	r3, [pc, #220]	@ (80024b0 <Remote_IRxProc+0x120>)
 80023d2:	795b      	ldrb	r3, [r3, #5]
 80023d4:	b21b      	sxth	r3, r3
 80023d6:	4313      	orrs	r3, r2
 80023d8:	b21b      	sxth	r3, r3
 80023da:	80bb      	strh	r3, [r7, #4]
			if(quantity > 0x7e)
 80023dc:	88bb      	ldrh	r3, [r7, #4]
 80023de:	2b7e      	cmp	r3, #126	@ 0x7e
 80023e0:	d904      	bls.n	80023ec <Remote_IRxProc+0x5c>
			{
				Remote_SendErrPackage(0x03);
 80023e2:	2003      	movs	r0, #3
 80023e4:	f7ff fcce 	bl	8001d84 <Remote_SendErrPackage>
				return 3;
 80023e8:	2303      	movs	r3, #3
 80023ea:	e05d      	b.n	80024a8 <Remote_IRxProc+0x118>
			}

			if((addr < 0x1000) || (addr > 0x3020))
 80023ec:	88fb      	ldrh	r3, [r7, #6]
 80023ee:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80023f2:	d304      	bcc.n	80023fe <Remote_IRxProc+0x6e>
 80023f4:	88fb      	ldrh	r3, [r7, #6]
 80023f6:	f243 0220 	movw	r2, #12320	@ 0x3020
 80023fa:	4293      	cmp	r3, r2
 80023fc:	d904      	bls.n	8002408 <Remote_IRxProc+0x78>
			{
				Remote_SendErrPackage(0x02);
 80023fe:	2002      	movs	r0, #2
 8002400:	f7ff fcc0 	bl	8001d84 <Remote_SendErrPackage>
				return 2;
 8002404:	2302      	movs	r3, #2
 8002406:	e04f      	b.n	80024a8 <Remote_IRxProc+0x118>
			}

			len = Remote_Proc_0x03(addr,ucFrameBuff[5]);
 8002408:	4b29      	ldr	r3, [pc, #164]	@ (80024b0 <Remote_IRxProc+0x120>)
 800240a:	795a      	ldrb	r2, [r3, #5]
 800240c:	88fb      	ldrh	r3, [r7, #6]
 800240e:	4611      	mov	r1, r2
 8002410:	4618      	mov	r0, r3
 8002412:	f7ff fd43 	bl	8001e9c <Remote_Proc_0x03>
 8002416:	4603      	mov	r3, r0
 8002418:	70fb      	strb	r3, [r7, #3]
			if(len != 0)
 800241a:	78fb      	ldrb	r3, [r7, #3]
 800241c:	2b00      	cmp	r3, #0
 800241e:	d042      	beq.n	80024a6 <Remote_IRxProc+0x116>
			{
				Remote_SendPackage(len);
 8002420:	78fb      	ldrb	r3, [r7, #3]
 8002422:	4618      	mov	r0, r3
 8002424:	f7ff fc4c 	bl	8001cc0 <Remote_SendPackage>
			if(len != 0)
 8002428:	e03d      	b.n	80024a6 <Remote_IRxProc+0x116>
			}
		}
		else if(ucFrameBuff[1] == 0x10)
 800242a:	4b21      	ldr	r3, [pc, #132]	@ (80024b0 <Remote_IRxProc+0x120>)
 800242c:	785b      	ldrb	r3, [r3, #1]
 800242e:	2b10      	cmp	r3, #16
 8002430:	d139      	bne.n	80024a6 <Remote_IRxProc+0x116>
		{
			addr = ucFrameBuff[2]<<8 | ucFrameBuff[3];
 8002432:	4b1f      	ldr	r3, [pc, #124]	@ (80024b0 <Remote_IRxProc+0x120>)
 8002434:	789b      	ldrb	r3, [r3, #2]
 8002436:	b21b      	sxth	r3, r3
 8002438:	021b      	lsls	r3, r3, #8
 800243a:	b21a      	sxth	r2, r3
 800243c:	4b1c      	ldr	r3, [pc, #112]	@ (80024b0 <Remote_IRxProc+0x120>)
 800243e:	78db      	ldrb	r3, [r3, #3]
 8002440:	b21b      	sxth	r3, r3
 8002442:	4313      	orrs	r3, r2
 8002444:	b21b      	sxth	r3, r3
 8002446:	80fb      	strh	r3, [r7, #6]
			quantity = ucFrameBuff[4]<<8 | ucFrameBuff[5];
 8002448:	4b19      	ldr	r3, [pc, #100]	@ (80024b0 <Remote_IRxProc+0x120>)
 800244a:	791b      	ldrb	r3, [r3, #4]
 800244c:	b21b      	sxth	r3, r3
 800244e:	021b      	lsls	r3, r3, #8
 8002450:	b21a      	sxth	r2, r3
 8002452:	4b17      	ldr	r3, [pc, #92]	@ (80024b0 <Remote_IRxProc+0x120>)
 8002454:	795b      	ldrb	r3, [r3, #5]
 8002456:	b21b      	sxth	r3, r3
 8002458:	4313      	orrs	r3, r2
 800245a:	b21b      	sxth	r3, r3
 800245c:	80bb      	strh	r3, [r7, #4]
			if(quantity > 0x7e)
 800245e:	88bb      	ldrh	r3, [r7, #4]
 8002460:	2b7e      	cmp	r3, #126	@ 0x7e
 8002462:	d904      	bls.n	800246e <Remote_IRxProc+0xde>
			{
				Remote_SendErrPackage(0x03);
 8002464:	2003      	movs	r0, #3
 8002466:	f7ff fc8d 	bl	8001d84 <Remote_SendErrPackage>
				return 3;
 800246a:	2303      	movs	r3, #3
 800246c:	e01c      	b.n	80024a8 <Remote_IRxProc+0x118>
			}
			if((addr < 0x1000) || (addr >= 0x3000))
 800246e:	88fb      	ldrh	r3, [r7, #6]
 8002470:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002474:	d303      	bcc.n	800247e <Remote_IRxProc+0xee>
 8002476:	88fb      	ldrh	r3, [r7, #6]
 8002478:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 800247c:	d304      	bcc.n	8002488 <Remote_IRxProc+0xf8>
			{
				Remote_SendErrPackage(0x02);
 800247e:	2002      	movs	r0, #2
 8002480:	f7ff fc80 	bl	8001d84 <Remote_SendErrPackage>
				return 2;
 8002484:	2302      	movs	r3, #2
 8002486:	e00f      	b.n	80024a8 <Remote_IRxProc+0x118>
			}
			len = Remote_Proc_0x10(addr,quantity);
 8002488:	88ba      	ldrh	r2, [r7, #4]
 800248a:	88fb      	ldrh	r3, [r7, #6]
 800248c:	4611      	mov	r1, r2
 800248e:	4618      	mov	r0, r3
 8002490:	f7ff fe8c 	bl	80021ac <Remote_Proc_0x10>
 8002494:	4603      	mov	r3, r0
 8002496:	70fb      	strb	r3, [r7, #3]
			if(len != 0)
 8002498:	78fb      	ldrb	r3, [r7, #3]
 800249a:	2b00      	cmp	r3, #0
 800249c:	d003      	beq.n	80024a6 <Remote_IRxProc+0x116>
			{
				Remote_SendPackage(len);
 800249e:	78fb      	ldrb	r3, [r7, #3]
 80024a0:	4618      	mov	r0, r3
 80024a2:	f7ff fc0d 	bl	8001cc0 <Remote_SendPackage>
			}
		}
	}
	return 0;
 80024a6:	2300      	movs	r3, #0
}
 80024a8:	4618      	mov	r0, r3
 80024aa:	3708      	adds	r7, #8
 80024ac:	46bd      	mov	sp, r7
 80024ae:	bd80      	pop	{r7, pc}
 80024b0:	2402c614 	.word	0x2402c614

080024b4 <MODBUS_RX_PROCESS>:

/*=========================================================================
	
=========================================================================*/
void MODBUS_RX_PROCESS(void)
{
 80024b4:	b580      	push	{r7, lr}
 80024b6:	b082      	sub	sp, #8
 80024b8:	af00      	add	r7, sp, #0
	uint16_t crc, check;
	
	if((ucUart3RxCnt != 0) && usUart3RxIdleMs == 0)	// Rx data end
 80024ba:	4b1e      	ldr	r3, [pc, #120]	@ (8002534 <MODBUS_RX_PROCESS+0x80>)
 80024bc:	781b      	ldrb	r3, [r3, #0]
 80024be:	2b00      	cmp	r3, #0
 80024c0:	d034      	beq.n	800252c <MODBUS_RX_PROCESS+0x78>
 80024c2:	4b1d      	ldr	r3, [pc, #116]	@ (8002538 <MODBUS_RX_PROCESS+0x84>)
 80024c4:	881b      	ldrh	r3, [r3, #0]
 80024c6:	2b00      	cmp	r3, #0
 80024c8:	d130      	bne.n	800252c <MODBUS_RX_PROCESS+0x78>
	{
		if(ucUart3RxCnt < 3)
 80024ca:	4b1a      	ldr	r3, [pc, #104]	@ (8002534 <MODBUS_RX_PROCESS+0x80>)
 80024cc:	781b      	ldrb	r3, [r3, #0]
 80024ce:	2b02      	cmp	r3, #2
 80024d0:	d803      	bhi.n	80024da <MODBUS_RX_PROCESS+0x26>
		{
			ucUart3RxCnt = 0;
 80024d2:	4b18      	ldr	r3, [pc, #96]	@ (8002534 <MODBUS_RX_PROCESS+0x80>)
 80024d4:	2200      	movs	r2, #0
 80024d6:	701a      	strb	r2, [r3, #0]
			return;
 80024d8:	e028      	b.n	800252c <MODBUS_RX_PROCESS+0x78>
		}
			
//		modbus_rx_int_disable(1);		// Rx disable
		CopyRxBuff(ucUart3RxCnt);
 80024da:	4b16      	ldr	r3, [pc, #88]	@ (8002534 <MODBUS_RX_PROCESS+0x80>)
 80024dc:	781b      	ldrb	r3, [r3, #0]
 80024de:	4618      	mov	r0, r3
 80024e0:	f7ff fcb4 	bl	8001e4c <CopyRxBuff>
		ucUart3RxCnt = 0;
 80024e4:	4b13      	ldr	r3, [pc, #76]	@ (8002534 <MODBUS_RX_PROCESS+0x80>)
 80024e6:	2200      	movs	r2, #0
 80024e8:	701a      	strb	r2, [r3, #0]
		
		check = GetCRC(&ucFrameBuff[0], ucFrameLen-2);
 80024ea:	4b14      	ldr	r3, [pc, #80]	@ (800253c <MODBUS_RX_PROCESS+0x88>)
 80024ec:	781b      	ldrb	r3, [r3, #0]
 80024ee:	3b02      	subs	r3, #2
 80024f0:	b2db      	uxtb	r3, r3
 80024f2:	4619      	mov	r1, r3
 80024f4:	4812      	ldr	r0, [pc, #72]	@ (8002540 <MODBUS_RX_PROCESS+0x8c>)
 80024f6:	f7ff fb99 	bl	8001c2c <GetCRC>
 80024fa:	4603      	mov	r3, r0
 80024fc:	80fb      	strh	r3, [r7, #6]
		crc = ucFrameBuff[ucFrameLen-2]<<8;
 80024fe:	4b0f      	ldr	r3, [pc, #60]	@ (800253c <MODBUS_RX_PROCESS+0x88>)
 8002500:	781b      	ldrb	r3, [r3, #0]
 8002502:	3b02      	subs	r3, #2
 8002504:	4a0e      	ldr	r2, [pc, #56]	@ (8002540 <MODBUS_RX_PROCESS+0x8c>)
 8002506:	5cd3      	ldrb	r3, [r2, r3]
 8002508:	021b      	lsls	r3, r3, #8
 800250a:	80bb      	strh	r3, [r7, #4]
		crc |= ucFrameBuff[ucFrameLen-1];
 800250c:	4b0b      	ldr	r3, [pc, #44]	@ (800253c <MODBUS_RX_PROCESS+0x88>)
 800250e:	781b      	ldrb	r3, [r3, #0]
 8002510:	3b01      	subs	r3, #1
 8002512:	4a0b      	ldr	r2, [pc, #44]	@ (8002540 <MODBUS_RX_PROCESS+0x8c>)
 8002514:	5cd3      	ldrb	r3, [r2, r3]
 8002516:	461a      	mov	r2, r3
 8002518:	88bb      	ldrh	r3, [r7, #4]
 800251a:	4313      	orrs	r3, r2
 800251c:	80bb      	strh	r3, [r7, #4]
		
		if(check == crc)		Remote_IRxProc();
 800251e:	88fa      	ldrh	r2, [r7, #6]
 8002520:	88bb      	ldrh	r3, [r7, #4]
 8002522:	429a      	cmp	r2, r3
 8002524:	d101      	bne.n	800252a <MODBUS_RX_PROCESS+0x76>
 8002526:	f7ff ff33 	bl	8002390 <Remote_IRxProc>
					
//		modbus_rx_int_enable(1);		// Rx enable
		return;		
 800252a:	bf00      	nop
	}	
}
 800252c:	3708      	adds	r7, #8
 800252e:	46bd      	mov	sp, r7
 8002530:	bd80      	pop	{r7, pc}
 8002532:	bf00      	nop
 8002534:	2402c695 	.word	0x2402c695
 8002538:	2401a272 	.word	0x2401a272
 800253c:	2402c694 	.word	0x2402c694
 8002540:	2402c614 	.word	0x2402c614

08002544 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002544:	b480      	push	{r7}
 8002546:	b083      	sub	sp, #12
 8002548:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800254a:	4b0a      	ldr	r3, [pc, #40]	@ (8002574 <HAL_MspInit+0x30>)
 800254c:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8002550:	4a08      	ldr	r2, [pc, #32]	@ (8002574 <HAL_MspInit+0x30>)
 8002552:	f043 0302 	orr.w	r3, r3, #2
 8002556:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 800255a:	4b06      	ldr	r3, [pc, #24]	@ (8002574 <HAL_MspInit+0x30>)
 800255c:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8002560:	f003 0302 	and.w	r3, r3, #2
 8002564:	607b      	str	r3, [r7, #4]
 8002566:	687b      	ldr	r3, [r7, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002568:	bf00      	nop
 800256a:	370c      	adds	r7, #12
 800256c:	46bd      	mov	sp, r7
 800256e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002572:	4770      	bx	lr
 8002574:	58024400 	.word	0x58024400

08002578 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8002578:	b580      	push	{r7, lr}
 800257a:	b0bc      	sub	sp, #240	@ 0xf0
 800257c:	af00      	add	r7, sp, #0
 800257e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002580:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 8002584:	2200      	movs	r2, #0
 8002586:	601a      	str	r2, [r3, #0]
 8002588:	605a      	str	r2, [r3, #4]
 800258a:	609a      	str	r2, [r3, #8]
 800258c:	60da      	str	r2, [r3, #12]
 800258e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8002590:	f107 0318 	add.w	r3, r7, #24
 8002594:	22c0      	movs	r2, #192	@ 0xc0
 8002596:	2100      	movs	r1, #0
 8002598:	4618      	mov	r0, r3
 800259a:	f012 fac1 	bl	8014b20 <memset>
  if(hadc->Instance==ADC1)
 800259e:	687b      	ldr	r3, [r7, #4]
 80025a0:	681b      	ldr	r3, [r3, #0]
 80025a2:	4a57      	ldr	r2, [pc, #348]	@ (8002700 <HAL_ADC_MspInit+0x188>)
 80025a4:	4293      	cmp	r3, r2
 80025a6:	f040 80a6 	bne.w	80026f6 <HAL_ADC_MspInit+0x17e>

  /* USER CODE END ADC1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 80025aa:	f44f 2200 	mov.w	r2, #524288	@ 0x80000
 80025ae:	f04f 0300 	mov.w	r3, #0
 80025b2:	e9c7 2306 	strd	r2, r3, [r7, #24]
    PeriphClkInitStruct.PLL2.PLL2M = 2;
 80025b6:	2302      	movs	r3, #2
 80025b8:	623b      	str	r3, [r7, #32]
    PeriphClkInitStruct.PLL2.PLL2N = 12;
 80025ba:	230c      	movs	r3, #12
 80025bc:	627b      	str	r3, [r7, #36]	@ 0x24
    PeriphClkInitStruct.PLL2.PLL2P = 2;
 80025be:	2302      	movs	r3, #2
 80025c0:	62bb      	str	r3, [r7, #40]	@ 0x28
    PeriphClkInitStruct.PLL2.PLL2Q = 2;
 80025c2:	2302      	movs	r3, #2
 80025c4:	62fb      	str	r3, [r7, #44]	@ 0x2c
    PeriphClkInitStruct.PLL2.PLL2R = 2;
 80025c6:	2302      	movs	r3, #2
 80025c8:	633b      	str	r3, [r7, #48]	@ 0x30
    PeriphClkInitStruct.PLL2.PLL2RGE = RCC_PLL2VCIRANGE_3;
 80025ca:	23c0      	movs	r3, #192	@ 0xc0
 80025cc:	637b      	str	r3, [r7, #52]	@ 0x34
    PeriphClkInitStruct.PLL2.PLL2VCOSEL = RCC_PLL2VCOMEDIUM;
 80025ce:	2320      	movs	r3, #32
 80025d0:	63bb      	str	r3, [r7, #56]	@ 0x38
    PeriphClkInitStruct.PLL2.PLL2FRACN = 0;
 80025d2:	2300      	movs	r3, #0
 80025d4:	63fb      	str	r3, [r7, #60]	@ 0x3c
    PeriphClkInitStruct.AdcClockSelection = RCC_ADCCLKSOURCE_PLL2;
 80025d6:	2300      	movs	r3, #0
 80025d8:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80025dc:	f107 0318 	add.w	r3, r7, #24
 80025e0:	4618      	mov	r0, r3
 80025e2:	f006 fe29 	bl	8009238 <HAL_RCCEx_PeriphCLKConfig>
 80025e6:	4603      	mov	r3, r0
 80025e8:	2b00      	cmp	r3, #0
 80025ea:	d001      	beq.n	80025f0 <HAL_ADC_MspInit+0x78>
    {
      Error_Handler();
 80025ec:	f7ff fb17 	bl	8001c1e <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_ADC12_CLK_ENABLE();
 80025f0:	4b44      	ldr	r3, [pc, #272]	@ (8002704 <HAL_ADC_MspInit+0x18c>)
 80025f2:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 80025f6:	4a43      	ldr	r2, [pc, #268]	@ (8002704 <HAL_ADC_MspInit+0x18c>)
 80025f8:	f043 0320 	orr.w	r3, r3, #32
 80025fc:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 8002600:	4b40      	ldr	r3, [pc, #256]	@ (8002704 <HAL_ADC_MspInit+0x18c>)
 8002602:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8002606:	f003 0320 	and.w	r3, r3, #32
 800260a:	617b      	str	r3, [r7, #20]
 800260c:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 800260e:	4b3d      	ldr	r3, [pc, #244]	@ (8002704 <HAL_ADC_MspInit+0x18c>)
 8002610:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8002614:	4a3b      	ldr	r2, [pc, #236]	@ (8002704 <HAL_ADC_MspInit+0x18c>)
 8002616:	f043 0304 	orr.w	r3, r3, #4
 800261a:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800261e:	4b39      	ldr	r3, [pc, #228]	@ (8002704 <HAL_ADC_MspInit+0x18c>)
 8002620:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8002624:	f003 0304 	and.w	r3, r3, #4
 8002628:	613b      	str	r3, [r7, #16]
 800262a:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800262c:	4b35      	ldr	r3, [pc, #212]	@ (8002704 <HAL_ADC_MspInit+0x18c>)
 800262e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8002632:	4a34      	ldr	r2, [pc, #208]	@ (8002704 <HAL_ADC_MspInit+0x18c>)
 8002634:	f043 0301 	orr.w	r3, r3, #1
 8002638:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800263c:	4b31      	ldr	r3, [pc, #196]	@ (8002704 <HAL_ADC_MspInit+0x18c>)
 800263e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8002642:	f003 0301 	and.w	r3, r3, #1
 8002646:	60fb      	str	r3, [r7, #12]
 8002648:	68fb      	ldr	r3, [r7, #12]
    PC0     ------> ADC1_INP10
    PA0     ------> ADC1_INP16
    PA2     ------> ADC1_INP14
    PA3     ------> ADC1_INP15
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 800264a:	2301      	movs	r3, #1
 800264c:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8002650:	2303      	movs	r3, #3
 8002652:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002656:	2300      	movs	r3, #0
 8002658:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800265c:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 8002660:	4619      	mov	r1, r3
 8002662:	4829      	ldr	r0, [pc, #164]	@ (8002708 <HAL_ADC_MspInit+0x190>)
 8002664:	f005 fb2c 	bl	8007cc0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_2|GPIO_PIN_3;
 8002668:	230d      	movs	r3, #13
 800266a:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800266e:	2303      	movs	r3, #3
 8002670:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002674:	2300      	movs	r3, #0
 8002676:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800267a:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 800267e:	4619      	mov	r1, r3
 8002680:	4822      	ldr	r0, [pc, #136]	@ (800270c <HAL_ADC_MspInit+0x194>)
 8002682:	f005 fb1d 	bl	8007cc0 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA1_Stream0;
 8002686:	4b22      	ldr	r3, [pc, #136]	@ (8002710 <HAL_ADC_MspInit+0x198>)
 8002688:	4a22      	ldr	r2, [pc, #136]	@ (8002714 <HAL_ADC_MspInit+0x19c>)
 800268a:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Request = DMA_REQUEST_ADC1;
 800268c:	4b20      	ldr	r3, [pc, #128]	@ (8002710 <HAL_ADC_MspInit+0x198>)
 800268e:	2209      	movs	r2, #9
 8002690:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8002692:	4b1f      	ldr	r3, [pc, #124]	@ (8002710 <HAL_ADC_MspInit+0x198>)
 8002694:	2200      	movs	r2, #0
 8002696:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8002698:	4b1d      	ldr	r3, [pc, #116]	@ (8002710 <HAL_ADC_MspInit+0x198>)
 800269a:	2200      	movs	r2, #0
 800269c:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 800269e:	4b1c      	ldr	r3, [pc, #112]	@ (8002710 <HAL_ADC_MspInit+0x198>)
 80026a0:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80026a4:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 80026a6:	4b1a      	ldr	r3, [pc, #104]	@ (8002710 <HAL_ADC_MspInit+0x198>)
 80026a8:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 80026ac:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 80026ae:	4b18      	ldr	r3, [pc, #96]	@ (8002710 <HAL_ADC_MspInit+0x198>)
 80026b0:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 80026b4:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 80026b6:	4b16      	ldr	r3, [pc, #88]	@ (8002710 <HAL_ADC_MspInit+0x198>)
 80026b8:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80026bc:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 80026be:	4b14      	ldr	r3, [pc, #80]	@ (8002710 <HAL_ADC_MspInit+0x198>)
 80026c0:	2200      	movs	r2, #0
 80026c2:	621a      	str	r2, [r3, #32]
    hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80026c4:	4b12      	ldr	r3, [pc, #72]	@ (8002710 <HAL_ADC_MspInit+0x198>)
 80026c6:	2200      	movs	r2, #0
 80026c8:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 80026ca:	4811      	ldr	r0, [pc, #68]	@ (8002710 <HAL_ADC_MspInit+0x198>)
 80026cc:	f002 fcbc 	bl	8005048 <HAL_DMA_Init>
 80026d0:	4603      	mov	r3, r0
 80026d2:	2b00      	cmp	r3, #0
 80026d4:	d001      	beq.n	80026da <HAL_ADC_MspInit+0x162>
    {
      Error_Handler();
 80026d6:	f7ff faa2 	bl	8001c1e <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 80026da:	687b      	ldr	r3, [r7, #4]
 80026dc:	4a0c      	ldr	r2, [pc, #48]	@ (8002710 <HAL_ADC_MspInit+0x198>)
 80026de:	64da      	str	r2, [r3, #76]	@ 0x4c
 80026e0:	4a0b      	ldr	r2, [pc, #44]	@ (8002710 <HAL_ADC_MspInit+0x198>)
 80026e2:	687b      	ldr	r3, [r7, #4]
 80026e4:	6393      	str	r3, [r2, #56]	@ 0x38

    /* ADC1 interrupt Init */
    HAL_NVIC_SetPriority(ADC_IRQn, 0, 0);
 80026e6:	2200      	movs	r2, #0
 80026e8:	2100      	movs	r1, #0
 80026ea:	2012      	movs	r0, #18
 80026ec:	f002 fbff 	bl	8004eee <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC_IRQn);
 80026f0:	2012      	movs	r0, #18
 80026f2:	f002 fc16 	bl	8004f22 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 80026f6:	bf00      	nop
 80026f8:	37f0      	adds	r7, #240	@ 0xf0
 80026fa:	46bd      	mov	sp, r7
 80026fc:	bd80      	pop	{r7, pc}
 80026fe:	bf00      	nop
 8002700:	40022000 	.word	0x40022000
 8002704:	58024400 	.word	0x58024400
 8002708:	58020800 	.word	0x58020800
 800270c:	58020000 	.word	0x58020000
 8002710:	2401a2ec 	.word	0x2401a2ec
 8002714:	40020010 	.word	0x40020010

08002718 <HAL_QSPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hqspi: QSPI handle pointer
* @retval None
*/
void HAL_QSPI_MspInit(QSPI_HandleTypeDef* hqspi)
{
 8002718:	b580      	push	{r7, lr}
 800271a:	b0bc      	sub	sp, #240	@ 0xf0
 800271c:	af00      	add	r7, sp, #0
 800271e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002720:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 8002724:	2200      	movs	r2, #0
 8002726:	601a      	str	r2, [r3, #0]
 8002728:	605a      	str	r2, [r3, #4]
 800272a:	609a      	str	r2, [r3, #8]
 800272c:	60da      	str	r2, [r3, #12]
 800272e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8002730:	f107 0318 	add.w	r3, r7, #24
 8002734:	22c0      	movs	r2, #192	@ 0xc0
 8002736:	2100      	movs	r1, #0
 8002738:	4618      	mov	r0, r3
 800273a:	f012 f9f1 	bl	8014b20 <memset>
  if(hqspi->Instance==QUADSPI)
 800273e:	687b      	ldr	r3, [r7, #4]
 8002740:	681b      	ldr	r3, [r3, #0]
 8002742:	4a55      	ldr	r2, [pc, #340]	@ (8002898 <HAL_QSPI_MspInit+0x180>)
 8002744:	4293      	cmp	r3, r2
 8002746:	f040 80a3 	bne.w	8002890 <HAL_QSPI_MspInit+0x178>

  /* USER CODE END QUADSPI_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_QSPI;
 800274a:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 800274e:	f04f 0300 	mov.w	r3, #0
 8002752:	e9c7 2306 	strd	r2, r3, [r7, #24]
    PeriphClkInitStruct.QspiClockSelection = RCC_QSPICLKSOURCE_D1HCLK;
 8002756:	2300      	movs	r3, #0
 8002758:	667b      	str	r3, [r7, #100]	@ 0x64
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800275a:	f107 0318 	add.w	r3, r7, #24
 800275e:	4618      	mov	r0, r3
 8002760:	f006 fd6a 	bl	8009238 <HAL_RCCEx_PeriphCLKConfig>
 8002764:	4603      	mov	r3, r0
 8002766:	2b00      	cmp	r3, #0
 8002768:	d001      	beq.n	800276e <HAL_QSPI_MspInit+0x56>
    {
      Error_Handler();
 800276a:	f7ff fa58 	bl	8001c1e <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_QSPI_CLK_ENABLE();
 800276e:	4b4b      	ldr	r3, [pc, #300]	@ (800289c <HAL_QSPI_MspInit+0x184>)
 8002770:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8002774:	4a49      	ldr	r2, [pc, #292]	@ (800289c <HAL_QSPI_MspInit+0x184>)
 8002776:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800277a:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4
 800277e:	4b47      	ldr	r3, [pc, #284]	@ (800289c <HAL_QSPI_MspInit+0x184>)
 8002780:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8002784:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002788:	617b      	str	r3, [r7, #20]
 800278a:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOE_CLK_ENABLE();
 800278c:	4b43      	ldr	r3, [pc, #268]	@ (800289c <HAL_QSPI_MspInit+0x184>)
 800278e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8002792:	4a42      	ldr	r2, [pc, #264]	@ (800289c <HAL_QSPI_MspInit+0x184>)
 8002794:	f043 0310 	orr.w	r3, r3, #16
 8002798:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800279c:	4b3f      	ldr	r3, [pc, #252]	@ (800289c <HAL_QSPI_MspInit+0x184>)
 800279e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80027a2:	f003 0310 	and.w	r3, r3, #16
 80027a6:	613b      	str	r3, [r7, #16]
 80027a8:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80027aa:	4b3c      	ldr	r3, [pc, #240]	@ (800289c <HAL_QSPI_MspInit+0x184>)
 80027ac:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80027b0:	4a3a      	ldr	r2, [pc, #232]	@ (800289c <HAL_QSPI_MspInit+0x184>)
 80027b2:	f043 0302 	orr.w	r3, r3, #2
 80027b6:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80027ba:	4b38      	ldr	r3, [pc, #224]	@ (800289c <HAL_QSPI_MspInit+0x184>)
 80027bc:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80027c0:	f003 0302 	and.w	r3, r3, #2
 80027c4:	60fb      	str	r3, [r7, #12]
 80027c6:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 80027c8:	4b34      	ldr	r3, [pc, #208]	@ (800289c <HAL_QSPI_MspInit+0x184>)
 80027ca:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80027ce:	4a33      	ldr	r2, [pc, #204]	@ (800289c <HAL_QSPI_MspInit+0x184>)
 80027d0:	f043 0308 	orr.w	r3, r3, #8
 80027d4:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80027d8:	4b30      	ldr	r3, [pc, #192]	@ (800289c <HAL_QSPI_MspInit+0x184>)
 80027da:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80027de:	f003 0308 	and.w	r3, r3, #8
 80027e2:	60bb      	str	r3, [r7, #8]
 80027e4:	68bb      	ldr	r3, [r7, #8]
    PD11     ------> QUADSPI_BK1_IO0
    PD12     ------> QUADSPI_BK1_IO1
    PD13     ------> QUADSPI_BK1_IO3
    PB6     ------> QUADSPI_BK1_NCS
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 80027e6:	2304      	movs	r3, #4
 80027e8:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80027ec:	2302      	movs	r3, #2
 80027ee:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80027f2:	2300      	movs	r3, #0
 80027f4:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80027f8:	2300      	movs	r3, #0
 80027fa:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF9_QUADSPI;
 80027fe:	2309      	movs	r3, #9
 8002800:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8002804:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 8002808:	4619      	mov	r1, r3
 800280a:	4825      	ldr	r0, [pc, #148]	@ (80028a0 <HAL_QSPI_MspInit+0x188>)
 800280c:	f005 fa58 	bl	8007cc0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8002810:	2304      	movs	r3, #4
 8002812:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002816:	2302      	movs	r3, #2
 8002818:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800281c:	2300      	movs	r3, #0
 800281e:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002822:	2300      	movs	r3, #0
 8002824:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF9_QUADSPI;
 8002828:	2309      	movs	r3, #9
 800282a:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800282e:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 8002832:	4619      	mov	r1, r3
 8002834:	481b      	ldr	r0, [pc, #108]	@ (80028a4 <HAL_QSPI_MspInit+0x18c>)
 8002836:	f005 fa43 	bl	8007cc0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_13;
 800283a:	f44f 5360 	mov.w	r3, #14336	@ 0x3800
 800283e:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002842:	2302      	movs	r3, #2
 8002844:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002848:	2300      	movs	r3, #0
 800284a:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800284e:	2300      	movs	r3, #0
 8002850:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF9_QUADSPI;
 8002854:	2309      	movs	r3, #9
 8002856:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800285a:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 800285e:	4619      	mov	r1, r3
 8002860:	4811      	ldr	r0, [pc, #68]	@ (80028a8 <HAL_QSPI_MspInit+0x190>)
 8002862:	f005 fa2d 	bl	8007cc0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8002866:	2340      	movs	r3, #64	@ 0x40
 8002868:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800286c:	2302      	movs	r3, #2
 800286e:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002872:	2300      	movs	r3, #0
 8002874:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002878:	2300      	movs	r3, #0
 800287a:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF10_QUADSPI;
 800287e:	230a      	movs	r3, #10
 8002880:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002884:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 8002888:	4619      	mov	r1, r3
 800288a:	4806      	ldr	r0, [pc, #24]	@ (80028a4 <HAL_QSPI_MspInit+0x18c>)
 800288c:	f005 fa18 	bl	8007cc0 <HAL_GPIO_Init>
  /* USER CODE BEGIN QUADSPI_MspInit 1 */

  /* USER CODE END QUADSPI_MspInit 1 */
  }

}
 8002890:	bf00      	nop
 8002892:	37f0      	adds	r7, #240	@ 0xf0
 8002894:	46bd      	mov	sp, r7
 8002896:	bd80      	pop	{r7, pc}
 8002898:	52005000 	.word	0x52005000
 800289c:	58024400 	.word	0x58024400
 80028a0:	58021000 	.word	0x58021000
 80028a4:	58020400 	.word	0x58020400
 80028a8:	58020c00 	.word	0x58020c00

080028ac <HAL_SD_MspInit>:
* This function configures the hardware resources used in this example
* @param hsd: SD handle pointer
* @retval None
*/
void HAL_SD_MspInit(SD_HandleTypeDef* hsd)
{
 80028ac:	b580      	push	{r7, lr}
 80028ae:	b0bc      	sub	sp, #240	@ 0xf0
 80028b0:	af00      	add	r7, sp, #0
 80028b2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80028b4:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 80028b8:	2200      	movs	r2, #0
 80028ba:	601a      	str	r2, [r3, #0]
 80028bc:	605a      	str	r2, [r3, #4]
 80028be:	609a      	str	r2, [r3, #8]
 80028c0:	60da      	str	r2, [r3, #12]
 80028c2:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80028c4:	f107 0318 	add.w	r3, r7, #24
 80028c8:	22c0      	movs	r2, #192	@ 0xc0
 80028ca:	2100      	movs	r1, #0
 80028cc:	4618      	mov	r0, r3
 80028ce:	f012 f927 	bl	8014b20 <memset>
  if(hsd->Instance==SDMMC1)
 80028d2:	687b      	ldr	r3, [r7, #4]
 80028d4:	681b      	ldr	r3, [r3, #0]
 80028d6:	4a38      	ldr	r2, [pc, #224]	@ (80029b8 <HAL_SD_MspInit+0x10c>)
 80028d8:	4293      	cmp	r3, r2
 80028da:	d169      	bne.n	80029b0 <HAL_SD_MspInit+0x104>

  /* USER CODE END SDMMC1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SDMMC;
 80028dc:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 80028e0:	f04f 0300 	mov.w	r3, #0
 80028e4:	e9c7 2306 	strd	r2, r3, [r7, #24]
    PeriphClkInitStruct.SdmmcClockSelection = RCC_SDMMCCLKSOURCE_PLL;
 80028e8:	2300      	movs	r3, #0
 80028ea:	66bb      	str	r3, [r7, #104]	@ 0x68
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80028ec:	f107 0318 	add.w	r3, r7, #24
 80028f0:	4618      	mov	r0, r3
 80028f2:	f006 fca1 	bl	8009238 <HAL_RCCEx_PeriphCLKConfig>
 80028f6:	4603      	mov	r3, r0
 80028f8:	2b00      	cmp	r3, #0
 80028fa:	d001      	beq.n	8002900 <HAL_SD_MspInit+0x54>
    {
      Error_Handler();
 80028fc:	f7ff f98f 	bl	8001c1e <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_SDMMC1_CLK_ENABLE();
 8002900:	4b2e      	ldr	r3, [pc, #184]	@ (80029bc <HAL_SD_MspInit+0x110>)
 8002902:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8002906:	4a2d      	ldr	r2, [pc, #180]	@ (80029bc <HAL_SD_MspInit+0x110>)
 8002908:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800290c:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4
 8002910:	4b2a      	ldr	r3, [pc, #168]	@ (80029bc <HAL_SD_MspInit+0x110>)
 8002912:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8002916:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800291a:	617b      	str	r3, [r7, #20]
 800291c:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 800291e:	4b27      	ldr	r3, [pc, #156]	@ (80029bc <HAL_SD_MspInit+0x110>)
 8002920:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8002924:	4a25      	ldr	r2, [pc, #148]	@ (80029bc <HAL_SD_MspInit+0x110>)
 8002926:	f043 0304 	orr.w	r3, r3, #4
 800292a:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800292e:	4b23      	ldr	r3, [pc, #140]	@ (80029bc <HAL_SD_MspInit+0x110>)
 8002930:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8002934:	f003 0304 	and.w	r3, r3, #4
 8002938:	613b      	str	r3, [r7, #16]
 800293a:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 800293c:	4b1f      	ldr	r3, [pc, #124]	@ (80029bc <HAL_SD_MspInit+0x110>)
 800293e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8002942:	4a1e      	ldr	r2, [pc, #120]	@ (80029bc <HAL_SD_MspInit+0x110>)
 8002944:	f043 0308 	orr.w	r3, r3, #8
 8002948:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800294c:	4b1b      	ldr	r3, [pc, #108]	@ (80029bc <HAL_SD_MspInit+0x110>)
 800294e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8002952:	f003 0308 	and.w	r3, r3, #8
 8002956:	60fb      	str	r3, [r7, #12]
 8002958:	68fb      	ldr	r3, [r7, #12]
    PC10     ------> SDMMC1_D2
    PC11     ------> SDMMC1_D3
    PC12     ------> SDMMC1_CK
    PD2     ------> SDMMC1_CMD
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11
 800295a:	f44f 53f8 	mov.w	r3, #7936	@ 0x1f00
 800295e:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
                          |GPIO_PIN_12;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002962:	2302      	movs	r3, #2
 8002964:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002968:	2300      	movs	r3, #0
 800296a:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800296e:	2303      	movs	r3, #3
 8002970:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF12_SDIO1;
 8002974:	230c      	movs	r3, #12
 8002976:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800297a:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 800297e:	4619      	mov	r1, r3
 8002980:	480f      	ldr	r0, [pc, #60]	@ (80029c0 <HAL_SD_MspInit+0x114>)
 8002982:	f005 f99d 	bl	8007cc0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8002986:	2304      	movs	r3, #4
 8002988:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800298c:	2302      	movs	r3, #2
 800298e:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002992:	2300      	movs	r3, #0
 8002994:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002998:	2303      	movs	r3, #3
 800299a:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF12_SDIO1;
 800299e:	230c      	movs	r3, #12
 80029a0:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80029a4:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 80029a8:	4619      	mov	r1, r3
 80029aa:	4806      	ldr	r0, [pc, #24]	@ (80029c4 <HAL_SD_MspInit+0x118>)
 80029ac:	f005 f988 	bl	8007cc0 <HAL_GPIO_Init>
  /* USER CODE BEGIN SDMMC1_MspInit 1 */

  /* USER CODE END SDMMC1_MspInit 1 */
  }

}
 80029b0:	bf00      	nop
 80029b2:	37f0      	adds	r7, #240	@ 0xf0
 80029b4:	46bd      	mov	sp, r7
 80029b6:	bd80      	pop	{r7, pc}
 80029b8:	52007000 	.word	0x52007000
 80029bc:	58024400 	.word	0x58024400
 80029c0:	58020800 	.word	0x58020800
 80029c4:	58020c00 	.word	0x58020c00

080029c8 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80029c8:	b580      	push	{r7, lr}
 80029ca:	b084      	sub	sp, #16
 80029cc:	af00      	add	r7, sp, #0
 80029ce:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM6)
 80029d0:	687b      	ldr	r3, [r7, #4]
 80029d2:	681b      	ldr	r3, [r3, #0]
 80029d4:	4a19      	ldr	r2, [pc, #100]	@ (8002a3c <HAL_TIM_Base_MspInit+0x74>)
 80029d6:	4293      	cmp	r3, r2
 80029d8:	d10f      	bne.n	80029fa <HAL_TIM_Base_MspInit+0x32>
  {
  /* USER CODE BEGIN TIM6_MspInit 0 */

  /* USER CODE END TIM6_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM6_CLK_ENABLE();
 80029da:	4b19      	ldr	r3, [pc, #100]	@ (8002a40 <HAL_TIM_Base_MspInit+0x78>)
 80029dc:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80029e0:	4a17      	ldr	r2, [pc, #92]	@ (8002a40 <HAL_TIM_Base_MspInit+0x78>)
 80029e2:	f043 0310 	orr.w	r3, r3, #16
 80029e6:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 80029ea:	4b15      	ldr	r3, [pc, #84]	@ (8002a40 <HAL_TIM_Base_MspInit+0x78>)
 80029ec:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80029f0:	f003 0310 	and.w	r3, r3, #16
 80029f4:	60fb      	str	r3, [r7, #12]
 80029f6:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM7_MspInit 1 */

  /* USER CODE END TIM7_MspInit 1 */
  }

}
 80029f8:	e01b      	b.n	8002a32 <HAL_TIM_Base_MspInit+0x6a>
  else if(htim_base->Instance==TIM7)
 80029fa:	687b      	ldr	r3, [r7, #4]
 80029fc:	681b      	ldr	r3, [r3, #0]
 80029fe:	4a11      	ldr	r2, [pc, #68]	@ (8002a44 <HAL_TIM_Base_MspInit+0x7c>)
 8002a00:	4293      	cmp	r3, r2
 8002a02:	d116      	bne.n	8002a32 <HAL_TIM_Base_MspInit+0x6a>
    __HAL_RCC_TIM7_CLK_ENABLE();
 8002a04:	4b0e      	ldr	r3, [pc, #56]	@ (8002a40 <HAL_TIM_Base_MspInit+0x78>)
 8002a06:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8002a0a:	4a0d      	ldr	r2, [pc, #52]	@ (8002a40 <HAL_TIM_Base_MspInit+0x78>)
 8002a0c:	f043 0320 	orr.w	r3, r3, #32
 8002a10:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8002a14:	4b0a      	ldr	r3, [pc, #40]	@ (8002a40 <HAL_TIM_Base_MspInit+0x78>)
 8002a16:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8002a1a:	f003 0320 	and.w	r3, r3, #32
 8002a1e:	60bb      	str	r3, [r7, #8]
 8002a20:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM7_IRQn, 0, 0);
 8002a22:	2200      	movs	r2, #0
 8002a24:	2100      	movs	r1, #0
 8002a26:	2037      	movs	r0, #55	@ 0x37
 8002a28:	f002 fa61 	bl	8004eee <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM7_IRQn);
 8002a2c:	2037      	movs	r0, #55	@ 0x37
 8002a2e:	f002 fa78 	bl	8004f22 <HAL_NVIC_EnableIRQ>
}
 8002a32:	bf00      	nop
 8002a34:	3710      	adds	r7, #16
 8002a36:	46bd      	mov	sp, r7
 8002a38:	bd80      	pop	{r7, pc}
 8002a3a:	bf00      	nop
 8002a3c:	40001000 	.word	0x40001000
 8002a40:	58024400 	.word	0x58024400
 8002a44:	40001400 	.word	0x40001400

08002a48 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8002a48:	b580      	push	{r7, lr}
 8002a4a:	b0bc      	sub	sp, #240	@ 0xf0
 8002a4c:	af00      	add	r7, sp, #0
 8002a4e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002a50:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 8002a54:	2200      	movs	r2, #0
 8002a56:	601a      	str	r2, [r3, #0]
 8002a58:	605a      	str	r2, [r3, #4]
 8002a5a:	609a      	str	r2, [r3, #8]
 8002a5c:	60da      	str	r2, [r3, #12]
 8002a5e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8002a60:	f107 0318 	add.w	r3, r7, #24
 8002a64:	22c0      	movs	r2, #192	@ 0xc0
 8002a66:	2100      	movs	r1, #0
 8002a68:	4618      	mov	r0, r3
 8002a6a:	f012 f859 	bl	8014b20 <memset>
  if(huart->Instance==USART1)
 8002a6e:	687b      	ldr	r3, [r7, #4]
 8002a70:	681b      	ldr	r3, [r3, #0]
 8002a72:	4a55      	ldr	r2, [pc, #340]	@ (8002bc8 <HAL_UART_MspInit+0x180>)
 8002a74:	4293      	cmp	r3, r2
 8002a76:	d14f      	bne.n	8002b18 <HAL_UART_MspInit+0xd0>

  /* USER CODE END USART1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 8002a78:	f04f 0201 	mov.w	r2, #1
 8002a7c:	f04f 0300 	mov.w	r3, #0
 8002a80:	e9c7 2306 	strd	r2, r3, [r7, #24]
    PeriphClkInitStruct.Usart16ClockSelection = RCC_USART16CLKSOURCE_D2PCLK2;
 8002a84:	2300      	movs	r3, #0
 8002a86:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8002a8a:	f107 0318 	add.w	r3, r7, #24
 8002a8e:	4618      	mov	r0, r3
 8002a90:	f006 fbd2 	bl	8009238 <HAL_RCCEx_PeriphCLKConfig>
 8002a94:	4603      	mov	r3, r0
 8002a96:	2b00      	cmp	r3, #0
 8002a98:	d001      	beq.n	8002a9e <HAL_UART_MspInit+0x56>
    {
      Error_Handler();
 8002a9a:	f7ff f8c0 	bl	8001c1e <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8002a9e:	4b4b      	ldr	r3, [pc, #300]	@ (8002bcc <HAL_UART_MspInit+0x184>)
 8002aa0:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8002aa4:	4a49      	ldr	r2, [pc, #292]	@ (8002bcc <HAL_UART_MspInit+0x184>)
 8002aa6:	f043 0310 	orr.w	r3, r3, #16
 8002aaa:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8002aae:	4b47      	ldr	r3, [pc, #284]	@ (8002bcc <HAL_UART_MspInit+0x184>)
 8002ab0:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8002ab4:	f003 0310 	and.w	r3, r3, #16
 8002ab8:	617b      	str	r3, [r7, #20]
 8002aba:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002abc:	4b43      	ldr	r3, [pc, #268]	@ (8002bcc <HAL_UART_MspInit+0x184>)
 8002abe:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8002ac2:	4a42      	ldr	r2, [pc, #264]	@ (8002bcc <HAL_UART_MspInit+0x184>)
 8002ac4:	f043 0302 	orr.w	r3, r3, #2
 8002ac8:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8002acc:	4b3f      	ldr	r3, [pc, #252]	@ (8002bcc <HAL_UART_MspInit+0x184>)
 8002ace:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8002ad2:	f003 0302 	and.w	r3, r3, #2
 8002ad6:	613b      	str	r3, [r7, #16]
 8002ad8:	693b      	ldr	r3, [r7, #16]
    /**USART1 GPIO Configuration
    PB14     ------> USART1_TX
    PB15     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_14|GPIO_PIN_15;
 8002ada:	f44f 4340 	mov.w	r3, #49152	@ 0xc000
 8002ade:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002ae2:	2302      	movs	r3, #2
 8002ae4:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002ae8:	2300      	movs	r3, #0
 8002aea:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002aee:	2300      	movs	r3, #0
 8002af0:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF4_USART1;
 8002af4:	2304      	movs	r3, #4
 8002af6:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002afa:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 8002afe:	4619      	mov	r1, r3
 8002b00:	4833      	ldr	r0, [pc, #204]	@ (8002bd0 <HAL_UART_MspInit+0x188>)
 8002b02:	f005 f8dd 	bl	8007cc0 <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8002b06:	2200      	movs	r2, #0
 8002b08:	2100      	movs	r1, #0
 8002b0a:	2025      	movs	r0, #37	@ 0x25
 8002b0c:	f002 f9ef 	bl	8004eee <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8002b10:	2025      	movs	r0, #37	@ 0x25
 8002b12:	f002 fa06 	bl	8004f22 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 8002b16:	e053      	b.n	8002bc0 <HAL_UART_MspInit+0x178>
  else if(huart->Instance==USART3)
 8002b18:	687b      	ldr	r3, [r7, #4]
 8002b1a:	681b      	ldr	r3, [r3, #0]
 8002b1c:	4a2d      	ldr	r2, [pc, #180]	@ (8002bd4 <HAL_UART_MspInit+0x18c>)
 8002b1e:	4293      	cmp	r3, r2
 8002b20:	d14e      	bne.n	8002bc0 <HAL_UART_MspInit+0x178>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 8002b22:	f04f 0202 	mov.w	r2, #2
 8002b26:	f04f 0300 	mov.w	r3, #0
 8002b2a:	e9c7 2306 	strd	r2, r3, [r7, #24]
    PeriphClkInitStruct.Usart234578ClockSelection = RCC_USART234578CLKSOURCE_D2PCLK1;
 8002b2e:	2300      	movs	r3, #0
 8002b30:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8002b34:	f107 0318 	add.w	r3, r7, #24
 8002b38:	4618      	mov	r0, r3
 8002b3a:	f006 fb7d 	bl	8009238 <HAL_RCCEx_PeriphCLKConfig>
 8002b3e:	4603      	mov	r3, r0
 8002b40:	2b00      	cmp	r3, #0
 8002b42:	d001      	beq.n	8002b48 <HAL_UART_MspInit+0x100>
      Error_Handler();
 8002b44:	f7ff f86b 	bl	8001c1e <Error_Handler>
    __HAL_RCC_USART3_CLK_ENABLE();
 8002b48:	4b20      	ldr	r3, [pc, #128]	@ (8002bcc <HAL_UART_MspInit+0x184>)
 8002b4a:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8002b4e:	4a1f      	ldr	r2, [pc, #124]	@ (8002bcc <HAL_UART_MspInit+0x184>)
 8002b50:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002b54:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8002b58:	4b1c      	ldr	r3, [pc, #112]	@ (8002bcc <HAL_UART_MspInit+0x184>)
 8002b5a:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8002b5e:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8002b62:	60fb      	str	r3, [r7, #12]
 8002b64:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8002b66:	4b19      	ldr	r3, [pc, #100]	@ (8002bcc <HAL_UART_MspInit+0x184>)
 8002b68:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8002b6c:	4a17      	ldr	r2, [pc, #92]	@ (8002bcc <HAL_UART_MspInit+0x184>)
 8002b6e:	f043 0308 	orr.w	r3, r3, #8
 8002b72:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8002b76:	4b15      	ldr	r3, [pc, #84]	@ (8002bcc <HAL_UART_MspInit+0x184>)
 8002b78:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8002b7c:	f003 0308 	and.w	r3, r3, #8
 8002b80:	60bb      	str	r3, [r7, #8]
 8002b82:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8002b84:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8002b88:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002b8c:	2302      	movs	r3, #2
 8002b8e:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002b92:	2300      	movs	r3, #0
 8002b94:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002b98:	2300      	movs	r3, #0
 8002b9a:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8002b9e:	2307      	movs	r3, #7
 8002ba0:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8002ba4:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 8002ba8:	4619      	mov	r1, r3
 8002baa:	480b      	ldr	r0, [pc, #44]	@ (8002bd8 <HAL_UART_MspInit+0x190>)
 8002bac:	f005 f888 	bl	8007cc0 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART3_IRQn, 0, 0);
 8002bb0:	2200      	movs	r2, #0
 8002bb2:	2100      	movs	r1, #0
 8002bb4:	2027      	movs	r0, #39	@ 0x27
 8002bb6:	f002 f99a 	bl	8004eee <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 8002bba:	2027      	movs	r0, #39	@ 0x27
 8002bbc:	f002 f9b1 	bl	8004f22 <HAL_NVIC_EnableIRQ>
}
 8002bc0:	bf00      	nop
 8002bc2:	37f0      	adds	r7, #240	@ 0xf0
 8002bc4:	46bd      	mov	sp, r7
 8002bc6:	bd80      	pop	{r7, pc}
 8002bc8:	40011000 	.word	0x40011000
 8002bcc:	58024400 	.word	0x58024400
 8002bd0:	58020400 	.word	0x58020400
 8002bd4:	40004800 	.word	0x40004800
 8002bd8:	58020c00 	.word	0x58020c00

08002bdc <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002bdc:	b480      	push	{r7}
 8002bde:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8002be0:	bf00      	nop
 8002be2:	e7fd      	b.n	8002be0 <NMI_Handler+0x4>

08002be4 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002be4:	b480      	push	{r7}
 8002be6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002be8:	bf00      	nop
 8002bea:	e7fd      	b.n	8002be8 <HardFault_Handler+0x4>

08002bec <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002bec:	b480      	push	{r7}
 8002bee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002bf0:	bf00      	nop
 8002bf2:	e7fd      	b.n	8002bf0 <MemManage_Handler+0x4>

08002bf4 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002bf4:	b480      	push	{r7}
 8002bf6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002bf8:	bf00      	nop
 8002bfa:	e7fd      	b.n	8002bf8 <BusFault_Handler+0x4>

08002bfc <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002bfc:	b480      	push	{r7}
 8002bfe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002c00:	bf00      	nop
 8002c02:	e7fd      	b.n	8002c00 <UsageFault_Handler+0x4>

08002c04 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002c04:	b480      	push	{r7}
 8002c06:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002c08:	bf00      	nop
 8002c0a:	46bd      	mov	sp, r7
 8002c0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c10:	4770      	bx	lr

08002c12 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002c12:	b480      	push	{r7}
 8002c14:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002c16:	bf00      	nop
 8002c18:	46bd      	mov	sp, r7
 8002c1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c1e:	4770      	bx	lr

08002c20 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002c20:	b480      	push	{r7}
 8002c22:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002c24:	bf00      	nop
 8002c26:	46bd      	mov	sp, r7
 8002c28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c2c:	4770      	bx	lr

08002c2e <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002c2e:	b580      	push	{r7, lr}
 8002c30:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002c32:	f000 f991 	bl	8002f58 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */
  extern void Timer_Ms_Ticks_Proc(void);
  Timer_Ms_Ticks_Proc();
 8002c36:	f7fd ff8d 	bl	8000b54 <Timer_Ms_Ticks_Proc>

  /* USER CODE END SysTick_IRQn 1 */
}
 8002c3a:	bf00      	nop
 8002c3c:	bd80      	pop	{r7, pc}
	...

08002c40 <DMA1_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA1 stream0 global interrupt.
  */
void DMA1_Stream0_IRQHandler(void)
{
 8002c40:	b580      	push	{r7, lr}
 8002c42:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream0_IRQn 0 */

  /* USER CODE END DMA1_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8002c44:	4802      	ldr	r0, [pc, #8]	@ (8002c50 <DMA1_Stream0_IRQHandler+0x10>)
 8002c46:	f003 fd29 	bl	800669c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream0_IRQn 1 */

  /* USER CODE END DMA1_Stream0_IRQn 1 */
}
 8002c4a:	bf00      	nop
 8002c4c:	bd80      	pop	{r7, pc}
 8002c4e:	bf00      	nop
 8002c50:	2401a2ec 	.word	0x2401a2ec

08002c54 <ADC_IRQHandler>:

/**
  * @brief This function handles ADC1 and ADC2 global interrupts.
  */
void ADC_IRQHandler(void)
{
 8002c54:	b580      	push	{r7, lr}
 8002c56:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC_IRQn 0 */

  /* USER CODE END ADC_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc1);
 8002c58:	4802      	ldr	r0, [pc, #8]	@ (8002c64 <ADC_IRQHandler+0x10>)
 8002c5a:	f000 fe61 	bl	8003920 <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC_IRQn 1 */

  /* USER CODE END ADC_IRQn 1 */
}
 8002c5e:	bf00      	nop
 8002c60:	bd80      	pop	{r7, pc}
 8002c62:	bf00      	nop
 8002c64:	2401a288 	.word	0x2401a288

08002c68 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8002c68:	b580      	push	{r7, lr}
 8002c6a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8002c6c:	4802      	ldr	r0, [pc, #8]	@ (8002c78 <USART1_IRQHandler+0x10>)
 8002c6e:	f00b f80d 	bl	800dc8c <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8002c72:	bf00      	nop
 8002c74:	bd80      	pop	{r7, pc}
 8002c76:	bf00      	nop
 8002c78:	2401a4c4 	.word	0x2401a4c4

08002c7c <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt.
  */
void USART3_IRQHandler(void)
{
 8002c7c:	b580      	push	{r7, lr}
 8002c7e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 8002c80:	4802      	ldr	r0, [pc, #8]	@ (8002c8c <USART3_IRQHandler+0x10>)
 8002c82:	f00b f803 	bl	800dc8c <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 8002c86:	bf00      	nop
 8002c88:	bd80      	pop	{r7, pc}
 8002c8a:	bf00      	nop
 8002c8c:	2401a558 	.word	0x2401a558

08002c90 <TIM7_IRQHandler>:

/**
  * @brief This function handles TIM7 global interrupt.
  */
void TIM7_IRQHandler(void)
{
 8002c90:	b580      	push	{r7, lr}
 8002c92:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM7_IRQn 0 */

  /* USER CODE END TIM7_IRQn 0 */
  HAL_TIM_IRQHandler(&htim7);
 8002c94:	4802      	ldr	r0, [pc, #8]	@ (8002ca0 <TIM7_IRQHandler+0x10>)
 8002c96:	f00a fc47 	bl	800d528 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM7_IRQn 1 */

  /* USER CODE END TIM7_IRQn 1 */
}
 8002c9a:	bf00      	nop
 8002c9c:	bd80      	pop	{r7, pc}
 8002c9e:	bf00      	nop
 8002ca0:	2401a478 	.word	0x2401a478

08002ca4 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002ca4:	b580      	push	{r7, lr}
 8002ca6:	b086      	sub	sp, #24
 8002ca8:	af00      	add	r7, sp, #0
 8002caa:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002cac:	4a14      	ldr	r2, [pc, #80]	@ (8002d00 <_sbrk+0x5c>)
 8002cae:	4b15      	ldr	r3, [pc, #84]	@ (8002d04 <_sbrk+0x60>)
 8002cb0:	1ad3      	subs	r3, r2, r3
 8002cb2:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002cb4:	697b      	ldr	r3, [r7, #20]
 8002cb6:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002cb8:	4b13      	ldr	r3, [pc, #76]	@ (8002d08 <_sbrk+0x64>)
 8002cba:	681b      	ldr	r3, [r3, #0]
 8002cbc:	2b00      	cmp	r3, #0
 8002cbe:	d102      	bne.n	8002cc6 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002cc0:	4b11      	ldr	r3, [pc, #68]	@ (8002d08 <_sbrk+0x64>)
 8002cc2:	4a12      	ldr	r2, [pc, #72]	@ (8002d0c <_sbrk+0x68>)
 8002cc4:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002cc6:	4b10      	ldr	r3, [pc, #64]	@ (8002d08 <_sbrk+0x64>)
 8002cc8:	681a      	ldr	r2, [r3, #0]
 8002cca:	687b      	ldr	r3, [r7, #4]
 8002ccc:	4413      	add	r3, r2
 8002cce:	693a      	ldr	r2, [r7, #16]
 8002cd0:	429a      	cmp	r2, r3
 8002cd2:	d207      	bcs.n	8002ce4 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002cd4:	f011 ff2c 	bl	8014b30 <__errno>
 8002cd8:	4603      	mov	r3, r0
 8002cda:	220c      	movs	r2, #12
 8002cdc:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8002cde:	f04f 33ff 	mov.w	r3, #4294967295
 8002ce2:	e009      	b.n	8002cf8 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002ce4:	4b08      	ldr	r3, [pc, #32]	@ (8002d08 <_sbrk+0x64>)
 8002ce6:	681b      	ldr	r3, [r3, #0]
 8002ce8:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002cea:	4b07      	ldr	r3, [pc, #28]	@ (8002d08 <_sbrk+0x64>)
 8002cec:	681a      	ldr	r2, [r3, #0]
 8002cee:	687b      	ldr	r3, [r7, #4]
 8002cf0:	4413      	add	r3, r2
 8002cf2:	4a05      	ldr	r2, [pc, #20]	@ (8002d08 <_sbrk+0x64>)
 8002cf4:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8002cf6:	68fb      	ldr	r3, [r7, #12]
}
 8002cf8:	4618      	mov	r0, r3
 8002cfa:	3718      	adds	r7, #24
 8002cfc:	46bd      	mov	sp, r7
 8002cfe:	bd80      	pop	{r7, pc}
 8002d00:	24080000 	.word	0x24080000
 8002d04:	00000800 	.word	0x00000800
 8002d08:	2402c704 	.word	0x2402c704
 8002d0c:	2402cac0 	.word	0x2402cac0

08002d10 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8002d10:	b480      	push	{r7}
 8002d12:	af00      	add	r7, sp, #0
 __IO uint32_t tmpreg;
#endif /* DATA_IN_D2_SRAM */

  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8002d14:	4b37      	ldr	r3, [pc, #220]	@ (8002df4 <SystemInit+0xe4>)
 8002d16:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002d1a:	4a36      	ldr	r2, [pc, #216]	@ (8002df4 <SystemInit+0xe4>)
 8002d1c:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8002d20:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/

   /* Increasing the CPU frequency */
  if(FLASH_LATENCY_DEFAULT  > (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8002d24:	4b34      	ldr	r3, [pc, #208]	@ (8002df8 <SystemInit+0xe8>)
 8002d26:	681b      	ldr	r3, [r3, #0]
 8002d28:	f003 030f 	and.w	r3, r3, #15
 8002d2c:	2b06      	cmp	r3, #6
 8002d2e:	d807      	bhi.n	8002d40 <SystemInit+0x30>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 8002d30:	4b31      	ldr	r3, [pc, #196]	@ (8002df8 <SystemInit+0xe8>)
 8002d32:	681b      	ldr	r3, [r3, #0]
 8002d34:	f023 030f 	bic.w	r3, r3, #15
 8002d38:	4a2f      	ldr	r2, [pc, #188]	@ (8002df8 <SystemInit+0xe8>)
 8002d3a:	f043 0307 	orr.w	r3, r3, #7
 8002d3e:	6013      	str	r3, [r2, #0]
  }

  /* Set HSION bit */
  RCC->CR |= RCC_CR_HSION;
 8002d40:	4b2e      	ldr	r3, [pc, #184]	@ (8002dfc <SystemInit+0xec>)
 8002d42:	681b      	ldr	r3, [r3, #0]
 8002d44:	4a2d      	ldr	r2, [pc, #180]	@ (8002dfc <SystemInit+0xec>)
 8002d46:	f043 0301 	orr.w	r3, r3, #1
 8002d4a:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 8002d4c:	4b2b      	ldr	r3, [pc, #172]	@ (8002dfc <SystemInit+0xec>)
 8002d4e:	2200      	movs	r2, #0
 8002d50:	611a      	str	r2, [r3, #16]

  /* Reset HSEON, HSECSSON, CSION, HSI48ON, CSIKERON, PLL1ON, PLL2ON and PLL3ON bits */
  RCC->CR &= 0xEAF6ED7FU;
 8002d52:	4b2a      	ldr	r3, [pc, #168]	@ (8002dfc <SystemInit+0xec>)
 8002d54:	681a      	ldr	r2, [r3, #0]
 8002d56:	4929      	ldr	r1, [pc, #164]	@ (8002dfc <SystemInit+0xec>)
 8002d58:	4b29      	ldr	r3, [pc, #164]	@ (8002e00 <SystemInit+0xf0>)
 8002d5a:	4013      	ands	r3, r2
 8002d5c:	600b      	str	r3, [r1, #0]

   /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLASH_LATENCY_DEFAULT  < (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8002d5e:	4b26      	ldr	r3, [pc, #152]	@ (8002df8 <SystemInit+0xe8>)
 8002d60:	681b      	ldr	r3, [r3, #0]
 8002d62:	f003 0308 	and.w	r3, r3, #8
 8002d66:	2b00      	cmp	r3, #0
 8002d68:	d007      	beq.n	8002d7a <SystemInit+0x6a>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 8002d6a:	4b23      	ldr	r3, [pc, #140]	@ (8002df8 <SystemInit+0xe8>)
 8002d6c:	681b      	ldr	r3, [r3, #0]
 8002d6e:	f023 030f 	bic.w	r3, r3, #15
 8002d72:	4a21      	ldr	r2, [pc, #132]	@ (8002df8 <SystemInit+0xe8>)
 8002d74:	f043 0307 	orr.w	r3, r3, #7
 8002d78:	6013      	str	r3, [r2, #0]
  }

#if defined(D3_SRAM_BASE)
  /* Reset D1CFGR register */
  RCC->D1CFGR = 0x00000000;
 8002d7a:	4b20      	ldr	r3, [pc, #128]	@ (8002dfc <SystemInit+0xec>)
 8002d7c:	2200      	movs	r2, #0
 8002d7e:	619a      	str	r2, [r3, #24]

  /* Reset D2CFGR register */
  RCC->D2CFGR = 0x00000000;
 8002d80:	4b1e      	ldr	r3, [pc, #120]	@ (8002dfc <SystemInit+0xec>)
 8002d82:	2200      	movs	r2, #0
 8002d84:	61da      	str	r2, [r3, #28]

  /* Reset D3CFGR register */
  RCC->D3CFGR = 0x00000000;
 8002d86:	4b1d      	ldr	r3, [pc, #116]	@ (8002dfc <SystemInit+0xec>)
 8002d88:	2200      	movs	r2, #0
 8002d8a:	621a      	str	r2, [r3, #32]

  /* Reset SRDCFGR register */
  RCC->SRDCFGR = 0x00000000;
#endif
  /* Reset PLLCKSELR register */
  RCC->PLLCKSELR = 0x02020200;
 8002d8c:	4b1b      	ldr	r3, [pc, #108]	@ (8002dfc <SystemInit+0xec>)
 8002d8e:	4a1d      	ldr	r2, [pc, #116]	@ (8002e04 <SystemInit+0xf4>)
 8002d90:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x01FF0000;
 8002d92:	4b1a      	ldr	r3, [pc, #104]	@ (8002dfc <SystemInit+0xec>)
 8002d94:	4a1c      	ldr	r2, [pc, #112]	@ (8002e08 <SystemInit+0xf8>)
 8002d96:	62da      	str	r2, [r3, #44]	@ 0x2c
  /* Reset PLL1DIVR register */
  RCC->PLL1DIVR = 0x01010280;
 8002d98:	4b18      	ldr	r3, [pc, #96]	@ (8002dfc <SystemInit+0xec>)
 8002d9a:	4a1c      	ldr	r2, [pc, #112]	@ (8002e0c <SystemInit+0xfc>)
 8002d9c:	631a      	str	r2, [r3, #48]	@ 0x30
  /* Reset PLL1FRACR register */
  RCC->PLL1FRACR = 0x00000000;
 8002d9e:	4b17      	ldr	r3, [pc, #92]	@ (8002dfc <SystemInit+0xec>)
 8002da0:	2200      	movs	r2, #0
 8002da2:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Reset PLL2DIVR register */
  RCC->PLL2DIVR = 0x01010280;
 8002da4:	4b15      	ldr	r3, [pc, #84]	@ (8002dfc <SystemInit+0xec>)
 8002da6:	4a19      	ldr	r2, [pc, #100]	@ (8002e0c <SystemInit+0xfc>)
 8002da8:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Reset PLL2FRACR register */

  RCC->PLL2FRACR = 0x00000000;
 8002daa:	4b14      	ldr	r3, [pc, #80]	@ (8002dfc <SystemInit+0xec>)
 8002dac:	2200      	movs	r2, #0
 8002dae:	63da      	str	r2, [r3, #60]	@ 0x3c
  /* Reset PLL3DIVR register */
  RCC->PLL3DIVR = 0x01010280;
 8002db0:	4b12      	ldr	r3, [pc, #72]	@ (8002dfc <SystemInit+0xec>)
 8002db2:	4a16      	ldr	r2, [pc, #88]	@ (8002e0c <SystemInit+0xfc>)
 8002db4:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Reset PLL3FRACR register */
  RCC->PLL3FRACR = 0x00000000;
 8002db6:	4b11      	ldr	r3, [pc, #68]	@ (8002dfc <SystemInit+0xec>)
 8002db8:	2200      	movs	r2, #0
 8002dba:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8002dbc:	4b0f      	ldr	r3, [pc, #60]	@ (8002dfc <SystemInit+0xec>)
 8002dbe:	681b      	ldr	r3, [r3, #0]
 8002dc0:	4a0e      	ldr	r2, [pc, #56]	@ (8002dfc <SystemInit+0xec>)
 8002dc2:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002dc6:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
 8002dc8:	4b0c      	ldr	r3, [pc, #48]	@ (8002dfc <SystemInit+0xec>)
 8002dca:	2200      	movs	r2, #0
 8002dcc:	661a      	str	r2, [r3, #96]	@ 0x60

#if (STM32H7_DEV_ID == 0x450UL)
  /* dual core CM7 or single core line */
  if((DBGMCU->IDCODE & 0xFFFF0000U) < 0x20000000U)
 8002dce:	4b10      	ldr	r3, [pc, #64]	@ (8002e10 <SystemInit+0x100>)
 8002dd0:	681a      	ldr	r2, [r3, #0]
 8002dd2:	4b10      	ldr	r3, [pc, #64]	@ (8002e14 <SystemInit+0x104>)
 8002dd4:	4013      	ands	r3, r2
 8002dd6:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8002dda:	d202      	bcs.n	8002de2 <SystemInit+0xd2>
  {
    /* if stm32h7 revY*/
    /* Change  the switch matrix read issuing capability to 1 for the AXI SRAM target (Target 7) */
    *((__IO uint32_t*)0x51008108) = 0x000000001U;
 8002ddc:	4b0e      	ldr	r3, [pc, #56]	@ (8002e18 <SystemInit+0x108>)
 8002dde:	2201      	movs	r2, #1
 8002de0:	601a      	str	r2, [r3, #0]
  /*
   * Disable the FMC bank1 (enabled after reset).
   * This, prevents CPU speculation access on this bank which blocks the use of FMC during
   * 24us. During this time the others FMC master (such as LTDC) cannot use it!
   */
  FMC_Bank1_R->BTCR[0] = 0x000030D2;
 8002de2:	4b0e      	ldr	r3, [pc, #56]	@ (8002e1c <SystemInit+0x10c>)
 8002de4:	f243 02d2 	movw	r2, #12498	@ 0x30d2
 8002de8:	601a      	str	r2, [r3, #0]
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D1 AXI-RAM or in Internal FLASH */
#endif /* USER_VECT_TAB_ADDRESS */

#endif /*DUAL_CORE && CORE_CM4*/
}
 8002dea:	bf00      	nop
 8002dec:	46bd      	mov	sp, r7
 8002dee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002df2:	4770      	bx	lr
 8002df4:	e000ed00 	.word	0xe000ed00
 8002df8:	52002000 	.word	0x52002000
 8002dfc:	58024400 	.word	0x58024400
 8002e00:	eaf6ed7f 	.word	0xeaf6ed7f
 8002e04:	02020200 	.word	0x02020200
 8002e08:	01ff0000 	.word	0x01ff0000
 8002e0c:	01010280 	.word	0x01010280
 8002e10:	5c001000 	.word	0x5c001000
 8002e14:	ffff0000 	.word	0xffff0000
 8002e18:	51008108 	.word	0x51008108
 8002e1c:	52004000 	.word	0x52004000

08002e20 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack      /* set stack pointer */
 8002e20:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8002e58 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit
 8002e24:	f7ff ff74 	bl	8002d10 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8002e28:	480c      	ldr	r0, [pc, #48]	@ (8002e5c <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8002e2a:	490d      	ldr	r1, [pc, #52]	@ (8002e60 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8002e2c:	4a0d      	ldr	r2, [pc, #52]	@ (8002e64 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8002e2e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002e30:	e002      	b.n	8002e38 <LoopCopyDataInit>

08002e32 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002e32:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002e34:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002e36:	3304      	adds	r3, #4

08002e38 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002e38:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002e3a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002e3c:	d3f9      	bcc.n	8002e32 <CopyDataInit>
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002e3e:	4a0a      	ldr	r2, [pc, #40]	@ (8002e68 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8002e40:	4c0a      	ldr	r4, [pc, #40]	@ (8002e6c <LoopFillZerobss+0x22>)
  movs r3, #0
 8002e42:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002e44:	e001      	b.n	8002e4a <LoopFillZerobss>

08002e46 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002e46:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002e48:	3204      	adds	r2, #4

08002e4a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002e4a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002e4c:	d3fb      	bcc.n	8002e46 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8002e4e:	f011 fe75 	bl	8014b3c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8002e52:	f7fd ffc9 	bl	8000de8 <main>
  bx  lr
 8002e56:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8002e58:	24080000 	.word	0x24080000
  ldr r0, =_sdata
 8002e5c:	24000000 	.word	0x24000000
  ldr r1, =_edata
 8002e60:	24000060 	.word	0x24000060
  ldr r2, =_sidata
 8002e64:	080287c8 	.word	0x080287c8
  ldr r2, =_sbss
 8002e68:	240081f0 	.word	0x240081f0
  ldr r4, =_ebss
 8002e6c:	2402cac0 	.word	0x2402cac0

08002e70 <ADC3_IRQHandler>:
 * @retval None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002e70:	e7fe      	b.n	8002e70 <ADC3_IRQHandler>
	...

08002e74 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002e74:	b580      	push	{r7, lr}
 8002e76:	b082      	sub	sp, #8
 8002e78:	af00      	add	r7, sp, #0
   __HAL_ART_CONFIG_BASE_ADDRESS(0x08100000UL);  /* Configure the Cortex-M4 ART Base address to the Flash Bank 2 : */
   __HAL_ART_ENABLE();                           /* Enable the Cortex-M4 ART */
#endif /* DUAL_CORE &&  CORE_CM4 */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002e7a:	2003      	movs	r0, #3
 8002e7c:	f002 f82c 	bl	8004ed8 <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8002e80:	f006 f804 	bl	8008e8c <HAL_RCC_GetSysClockFreq>
 8002e84:	4602      	mov	r2, r0
 8002e86:	4b15      	ldr	r3, [pc, #84]	@ (8002edc <HAL_Init+0x68>)
 8002e88:	699b      	ldr	r3, [r3, #24]
 8002e8a:	0a1b      	lsrs	r3, r3, #8
 8002e8c:	f003 030f 	and.w	r3, r3, #15
 8002e90:	4913      	ldr	r1, [pc, #76]	@ (8002ee0 <HAL_Init+0x6c>)
 8002e92:	5ccb      	ldrb	r3, [r1, r3]
 8002e94:	f003 031f 	and.w	r3, r3, #31
 8002e98:	fa22 f303 	lsr.w	r3, r2, r3
 8002e9c:	607b      	str	r3, [r7, #4]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

  /* Update the SystemD2Clock global variable */
#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8002e9e:	4b0f      	ldr	r3, [pc, #60]	@ (8002edc <HAL_Init+0x68>)
 8002ea0:	699b      	ldr	r3, [r3, #24]
 8002ea2:	f003 030f 	and.w	r3, r3, #15
 8002ea6:	4a0e      	ldr	r2, [pc, #56]	@ (8002ee0 <HAL_Init+0x6c>)
 8002ea8:	5cd3      	ldrb	r3, [r2, r3]
 8002eaa:	f003 031f 	and.w	r3, r3, #31
 8002eae:	687a      	ldr	r2, [r7, #4]
 8002eb0:	fa22 f303 	lsr.w	r3, r2, r3
 8002eb4:	4a0b      	ldr	r2, [pc, #44]	@ (8002ee4 <HAL_Init+0x70>)
 8002eb6:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8002eb8:	4a0b      	ldr	r2, [pc, #44]	@ (8002ee8 <HAL_Init+0x74>)
 8002eba:	687b      	ldr	r3, [r7, #4]
 8002ebc:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8002ebe:	2000      	movs	r0, #0
 8002ec0:	f000 f814 	bl	8002eec <HAL_InitTick>
 8002ec4:	4603      	mov	r3, r0
 8002ec6:	2b00      	cmp	r3, #0
 8002ec8:	d001      	beq.n	8002ece <HAL_Init+0x5a>
  {
    return HAL_ERROR;
 8002eca:	2301      	movs	r3, #1
 8002ecc:	e002      	b.n	8002ed4 <HAL_Init+0x60>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 8002ece:	f7ff fb39 	bl	8002544 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002ed2:	2300      	movs	r3, #0
}
 8002ed4:	4618      	mov	r0, r3
 8002ed6:	3708      	adds	r7, #8
 8002ed8:	46bd      	mov	sp, r7
 8002eda:	bd80      	pop	{r7, pc}
 8002edc:	58024400 	.word	0x58024400
 8002ee0:	080156c8 	.word	0x080156c8
 8002ee4:	24000004 	.word	0x24000004
 8002ee8:	24000000 	.word	0x24000000

08002eec <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002eec:	b580      	push	{r7, lr}
 8002eee:	b082      	sub	sp, #8
 8002ef0:	af00      	add	r7, sp, #0
 8002ef2:	6078      	str	r0, [r7, #4]
  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if((uint32_t)uwTickFreq == 0UL)
 8002ef4:	4b15      	ldr	r3, [pc, #84]	@ (8002f4c <HAL_InitTick+0x60>)
 8002ef6:	781b      	ldrb	r3, [r3, #0]
 8002ef8:	2b00      	cmp	r3, #0
 8002efa:	d101      	bne.n	8002f00 <HAL_InitTick+0x14>
  {
    return HAL_ERROR;
 8002efc:	2301      	movs	r3, #1
 8002efe:	e021      	b.n	8002f44 <HAL_InitTick+0x58>
  }

    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000UL / (uint32_t)uwTickFreq)) > 0U)
 8002f00:	4b13      	ldr	r3, [pc, #76]	@ (8002f50 <HAL_InitTick+0x64>)
 8002f02:	681a      	ldr	r2, [r3, #0]
 8002f04:	4b11      	ldr	r3, [pc, #68]	@ (8002f4c <HAL_InitTick+0x60>)
 8002f06:	781b      	ldrb	r3, [r3, #0]
 8002f08:	4619      	mov	r1, r3
 8002f0a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8002f0e:	fbb3 f3f1 	udiv	r3, r3, r1
 8002f12:	fbb2 f3f3 	udiv	r3, r2, r3
 8002f16:	4618      	mov	r0, r3
 8002f18:	f002 f811 	bl	8004f3e <HAL_SYSTICK_Config>
 8002f1c:	4603      	mov	r3, r0
 8002f1e:	2b00      	cmp	r3, #0
 8002f20:	d001      	beq.n	8002f26 <HAL_InitTick+0x3a>
    {
      return HAL_ERROR;
 8002f22:	2301      	movs	r3, #1
 8002f24:	e00e      	b.n	8002f44 <HAL_InitTick+0x58>
    }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002f26:	687b      	ldr	r3, [r7, #4]
 8002f28:	2b0f      	cmp	r3, #15
 8002f2a:	d80a      	bhi.n	8002f42 <HAL_InitTick+0x56>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002f2c:	2200      	movs	r2, #0
 8002f2e:	6879      	ldr	r1, [r7, #4]
 8002f30:	f04f 30ff 	mov.w	r0, #4294967295
 8002f34:	f001 ffdb 	bl	8004eee <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002f38:	4a06      	ldr	r2, [pc, #24]	@ (8002f54 <HAL_InitTick+0x68>)
 8002f3a:	687b      	ldr	r3, [r7, #4]
 8002f3c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8002f3e:	2300      	movs	r3, #0
 8002f40:	e000      	b.n	8002f44 <HAL_InitTick+0x58>
    return HAL_ERROR;
 8002f42:	2301      	movs	r3, #1
}
 8002f44:	4618      	mov	r0, r3
 8002f46:	3708      	adds	r7, #8
 8002f48:	46bd      	mov	sp, r7
 8002f4a:	bd80      	pop	{r7, pc}
 8002f4c:	2400000c 	.word	0x2400000c
 8002f50:	24000000 	.word	0x24000000
 8002f54:	24000008 	.word	0x24000008

08002f58 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002f58:	b480      	push	{r7}
 8002f5a:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8002f5c:	4b06      	ldr	r3, [pc, #24]	@ (8002f78 <HAL_IncTick+0x20>)
 8002f5e:	781b      	ldrb	r3, [r3, #0]
 8002f60:	461a      	mov	r2, r3
 8002f62:	4b06      	ldr	r3, [pc, #24]	@ (8002f7c <HAL_IncTick+0x24>)
 8002f64:	681b      	ldr	r3, [r3, #0]
 8002f66:	4413      	add	r3, r2
 8002f68:	4a04      	ldr	r2, [pc, #16]	@ (8002f7c <HAL_IncTick+0x24>)
 8002f6a:	6013      	str	r3, [r2, #0]
}
 8002f6c:	bf00      	nop
 8002f6e:	46bd      	mov	sp, r7
 8002f70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f74:	4770      	bx	lr
 8002f76:	bf00      	nop
 8002f78:	2400000c 	.word	0x2400000c
 8002f7c:	2402c708 	.word	0x2402c708

08002f80 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002f80:	b480      	push	{r7}
 8002f82:	af00      	add	r7, sp, #0
  return uwTick;
 8002f84:	4b03      	ldr	r3, [pc, #12]	@ (8002f94 <HAL_GetTick+0x14>)
 8002f86:	681b      	ldr	r3, [r3, #0]
}
 8002f88:	4618      	mov	r0, r3
 8002f8a:	46bd      	mov	sp, r7
 8002f8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f90:	4770      	bx	lr
 8002f92:	bf00      	nop
 8002f94:	2402c708 	.word	0x2402c708

08002f98 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002f98:	b580      	push	{r7, lr}
 8002f9a:	b084      	sub	sp, #16
 8002f9c:	af00      	add	r7, sp, #0
 8002f9e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002fa0:	f7ff ffee 	bl	8002f80 <HAL_GetTick>
 8002fa4:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002fa6:	687b      	ldr	r3, [r7, #4]
 8002fa8:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002faa:	68fb      	ldr	r3, [r7, #12]
 8002fac:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002fb0:	d005      	beq.n	8002fbe <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002fb2:	4b0a      	ldr	r3, [pc, #40]	@ (8002fdc <HAL_Delay+0x44>)
 8002fb4:	781b      	ldrb	r3, [r3, #0]
 8002fb6:	461a      	mov	r2, r3
 8002fb8:	68fb      	ldr	r3, [r7, #12]
 8002fba:	4413      	add	r3, r2
 8002fbc:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8002fbe:	bf00      	nop
 8002fc0:	f7ff ffde 	bl	8002f80 <HAL_GetTick>
 8002fc4:	4602      	mov	r2, r0
 8002fc6:	68bb      	ldr	r3, [r7, #8]
 8002fc8:	1ad3      	subs	r3, r2, r3
 8002fca:	68fa      	ldr	r2, [r7, #12]
 8002fcc:	429a      	cmp	r2, r3
 8002fce:	d8f7      	bhi.n	8002fc0 <HAL_Delay+0x28>
  {
  }
}
 8002fd0:	bf00      	nop
 8002fd2:	bf00      	nop
 8002fd4:	3710      	adds	r7, #16
 8002fd6:	46bd      	mov	sp, r7
 8002fd8:	bd80      	pop	{r7, pc}
 8002fda:	bf00      	nop
 8002fdc:	2400000c 	.word	0x2400000c

08002fe0 <HAL_GetREVID>:
/**
  * @brief  Returns the device revision identifier.
  * @retval Device revision identifier
  */
uint32_t HAL_GetREVID(void)
{
 8002fe0:	b480      	push	{r7}
 8002fe2:	af00      	add	r7, sp, #0
   return((DBGMCU->IDCODE) >> 16);
 8002fe4:	4b03      	ldr	r3, [pc, #12]	@ (8002ff4 <HAL_GetREVID+0x14>)
 8002fe6:	681b      	ldr	r3, [r3, #0]
 8002fe8:	0c1b      	lsrs	r3, r3, #16
}
 8002fea:	4618      	mov	r0, r3
 8002fec:	46bd      	mov	sp, r7
 8002fee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ff2:	4770      	bx	lr
 8002ff4:	5c001000 	.word	0x5c001000

08002ff8 <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 8002ff8:	b480      	push	{r7}
 8002ffa:	b083      	sub	sp, #12
 8002ffc:	af00      	add	r7, sp, #0
 8002ffe:	6078      	str	r0, [r7, #4]
 8003000:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 8003002:	687b      	ldr	r3, [r7, #4]
 8003004:	689b      	ldr	r3, [r3, #8]
 8003006:	f423 127c 	bic.w	r2, r3, #4128768	@ 0x3f0000
 800300a:	683b      	ldr	r3, [r7, #0]
 800300c:	431a      	orrs	r2, r3
 800300e:	687b      	ldr	r3, [r7, #4]
 8003010:	609a      	str	r2, [r3, #8]
}
 8003012:	bf00      	nop
 8003014:	370c      	adds	r7, #12
 8003016:	46bd      	mov	sp, r7
 8003018:	f85d 7b04 	ldr.w	r7, [sp], #4
 800301c:	4770      	bx	lr

0800301e <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 800301e:	b480      	push	{r7}
 8003020:	b083      	sub	sp, #12
 8003022:	af00      	add	r7, sp, #0
 8003024:	6078      	str	r0, [r7, #4]
 8003026:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 8003028:	687b      	ldr	r3, [r7, #4]
 800302a:	689b      	ldr	r3, [r3, #8]
 800302c:	f023 72e0 	bic.w	r2, r3, #29360128	@ 0x1c00000
 8003030:	683b      	ldr	r3, [r7, #0]
 8003032:	431a      	orrs	r2, r3
 8003034:	687b      	ldr	r3, [r7, #4]
 8003036:	609a      	str	r2, [r3, #8]
}
 8003038:	bf00      	nop
 800303a:	370c      	adds	r7, #12
 800303c:	46bd      	mov	sp, r7
 800303e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003042:	4770      	bx	lr

08003044 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON)
{
 8003044:	b480      	push	{r7}
 8003046:	b083      	sub	sp, #12
 8003048:	af00      	add	r7, sp, #0
 800304a:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 800304c:	687b      	ldr	r3, [r7, #4]
 800304e:	689b      	ldr	r3, [r3, #8]
 8003050:	f003 73e0 	and.w	r3, r3, #29360128	@ 0x1c00000
}
 8003054:	4618      	mov	r0, r3
 8003056:	370c      	adds	r7, #12
 8003058:	46bd      	mov	sp, r7
 800305a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800305e:	4770      	bx	lr

08003060 <LL_ADC_SetOffset>:
  *             Other channels are slow channels (conversion rate: refer to reference manual).
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0x3FFFFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 8003060:	b480      	push	{r7}
 8003062:	b087      	sub	sp, #28
 8003064:	af00      	add	r7, sp, #0
 8003066:	60f8      	str	r0, [r7, #12]
 8003068:	60b9      	str	r1, [r7, #8]
 800306a:	607a      	str	r2, [r7, #4]
 800306c:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800306e:	68fb      	ldr	r3, [r7, #12]
 8003070:	3360      	adds	r3, #96	@ 0x60
 8003072:	461a      	mov	r2, r3
 8003074:	68bb      	ldr	r3, [r7, #8]
 8003076:	009b      	lsls	r3, r3, #2
 8003078:	4413      	add	r3, r2
 800307a:	617b      	str	r3, [r7, #20]
               ADC3_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
  }
  else
#endif /* ADC_VER_V5_V90 */
  {
    MODIFY_REG(*preg,
 800307c:	697b      	ldr	r3, [r7, #20]
 800307e:	681b      	ldr	r3, [r3, #0]
 8003080:	f003 4200 	and.w	r2, r3, #2147483648	@ 0x80000000
 8003084:	687b      	ldr	r3, [r7, #4]
 8003086:	f003 41f8 	and.w	r1, r3, #2080374784	@ 0x7c000000
 800308a:	683b      	ldr	r3, [r7, #0]
 800308c:	430b      	orrs	r3, r1
 800308e:	431a      	orrs	r2, r3
 8003090:	697b      	ldr	r3, [r7, #20]
 8003092:	601a      	str	r2, [r3, #0]
               ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
               (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
  }
}
 8003094:	bf00      	nop
 8003096:	371c      	adds	r7, #28
 8003098:	46bd      	mov	sp, r7
 800309a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800309e:	4770      	bx	lr

080030a0 <LL_ADC_SetDataRightShift>:
  *         @arg @ref LL_ADC_OFFSET_RSHIFT_ENABLE
  *         @arg @ref LL_ADC_OFFSET_RSHIFT_DISABLE
  * @retval Returned None
  */
__STATIC_INLINE void LL_ADC_SetDataRightShift(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t RigthShift)
{
 80030a0:	b480      	push	{r7}
 80030a2:	b085      	sub	sp, #20
 80030a4:	af00      	add	r7, sp, #0
 80030a6:	60f8      	str	r0, [r7, #12]
 80030a8:	60b9      	str	r1, [r7, #8]
 80030aa:	607a      	str	r2, [r7, #4]
  MODIFY_REG(ADCx->CFGR2, (ADC_CFGR2_RSHIFT1 | ADC_CFGR2_RSHIFT2 | ADC_CFGR2_RSHIFT3 | ADC_CFGR2_RSHIFT4), RigthShift << (Offsety & 0x1FUL));
 80030ac:	68fb      	ldr	r3, [r7, #12]
 80030ae:	691b      	ldr	r3, [r3, #16]
 80030b0:	f423 42f0 	bic.w	r2, r3, #30720	@ 0x7800
 80030b4:	68bb      	ldr	r3, [r7, #8]
 80030b6:	f003 031f 	and.w	r3, r3, #31
 80030ba:	6879      	ldr	r1, [r7, #4]
 80030bc:	fa01 f303 	lsl.w	r3, r1, r3
 80030c0:	431a      	orrs	r2, r3
 80030c2:	68fb      	ldr	r3, [r7, #12]
 80030c4:	611a      	str	r2, [r3, #16]
}
 80030c6:	bf00      	nop
 80030c8:	3714      	adds	r7, #20
 80030ca:	46bd      	mov	sp, r7
 80030cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030d0:	4770      	bx	lr

080030d2 <LL_ADC_SetOffsetSignedSaturation>:
  *         @arg @ref LL_ADC_OFFSET_SIGNED_SATURATION_ENABLE
  *         @arg @ref LL_ADC_OFFSET_SIGNED_SATURATION_DISABLE
  * @retval Returned None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSignedSaturation(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSignedSaturation)
{
 80030d2:	b480      	push	{r7}
 80030d4:	b087      	sub	sp, #28
 80030d6:	af00      	add	r7, sp, #0
 80030d8:	60f8      	str	r0, [r7, #12]
 80030da:	60b9      	str	r1, [r7, #8]
 80030dc:	607a      	str	r2, [r7, #4]
    /* Function not available on this instance */
  }
  else
#endif  /* ADC_VER_V5_V90 */
  {
    __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80030de:	68fb      	ldr	r3, [r7, #12]
 80030e0:	3360      	adds	r3, #96	@ 0x60
 80030e2:	461a      	mov	r2, r3
 80030e4:	68bb      	ldr	r3, [r7, #8]
 80030e6:	009b      	lsls	r3, r3, #2
 80030e8:	4413      	add	r3, r2
 80030ea:	617b      	str	r3, [r7, #20]
    MODIFY_REG(*preg, ADC_OFR1_SSATE, OffsetSignedSaturation);
 80030ec:	697b      	ldr	r3, [r7, #20]
 80030ee:	681b      	ldr	r3, [r3, #0]
 80030f0:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 80030f4:	687b      	ldr	r3, [r7, #4]
 80030f6:	431a      	orrs	r2, r3
 80030f8:	697b      	ldr	r3, [r7, #20]
 80030fa:	601a      	str	r2, [r3, #0]
  }
}
 80030fc:	bf00      	nop
 80030fe:	371c      	adds	r7, #28
 8003100:	46bd      	mov	sp, r7
 8003102:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003106:	4770      	bx	lr

08003108 <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(ADC_TypeDef *ADCx)
{
 8003108:	b480      	push	{r7}
 800310a:	b083      	sub	sp, #12
 800310c:	af00      	add	r7, sp, #0
 800310e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 8003110:	687b      	ldr	r3, [r7, #4]
 8003112:	68db      	ldr	r3, [r3, #12]
 8003114:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8003118:	2b00      	cmp	r3, #0
 800311a:	d101      	bne.n	8003120 <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 800311c:	2301      	movs	r3, #1
 800311e:	e000      	b.n	8003122 <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 8003120:	2300      	movs	r3, #0
}
 8003122:	4618      	mov	r0, r3
 8003124:	370c      	adds	r7, #12
 8003126:	46bd      	mov	sp, r7
 8003128:	f85d 7b04 	ldr.w	r7, [sp], #4
 800312c:	4770      	bx	lr

0800312e <LL_ADC_REG_SetSequencerRanks>:
  *         (3) On STM32H7, fast channel (0.125 us for 14-bit resolution (ADC conversion rate up to 8 Ms/s)).
  *             Other channels are slow channels (conversion rate: refer to reference manual).
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 800312e:	b480      	push	{r7}
 8003130:	b087      	sub	sp, #28
 8003132:	af00      	add	r7, sp, #0
 8003134:	60f8      	str	r0, [r7, #12]
 8003136:	60b9      	str	r1, [r7, #8]
 8003138:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1, ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));
 800313a:	68fb      	ldr	r3, [r7, #12]
 800313c:	3330      	adds	r3, #48	@ 0x30
 800313e:	461a      	mov	r2, r3
 8003140:	68bb      	ldr	r3, [r7, #8]
 8003142:	0a1b      	lsrs	r3, r3, #8
 8003144:	009b      	lsls	r3, r3, #2
 8003146:	f003 030c 	and.w	r3, r3, #12
 800314a:	4413      	add	r3, r2
 800314c:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 800314e:	697b      	ldr	r3, [r7, #20]
 8003150:	681a      	ldr	r2, [r3, #0]
 8003152:	68bb      	ldr	r3, [r7, #8]
 8003154:	f003 031f 	and.w	r3, r3, #31
 8003158:	211f      	movs	r1, #31
 800315a:	fa01 f303 	lsl.w	r3, r1, r3
 800315e:	43db      	mvns	r3, r3
 8003160:	401a      	ands	r2, r3
 8003162:	687b      	ldr	r3, [r7, #4]
 8003164:	0e9b      	lsrs	r3, r3, #26
 8003166:	f003 011f 	and.w	r1, r3, #31
 800316a:	68bb      	ldr	r3, [r7, #8]
 800316c:	f003 031f 	and.w	r3, r3, #31
 8003170:	fa01 f303 	lsl.w	r3, r1, r3
 8003174:	431a      	orrs	r2, r3
 8003176:	697b      	ldr	r3, [r7, #20]
 8003178:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS) << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 800317a:	bf00      	nop
 800317c:	371c      	adds	r7, #28
 800317e:	46bd      	mov	sp, r7
 8003180:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003184:	4770      	bx	lr

08003186 <LL_ADC_REG_SetDataTransferMode>:
  * @param  ADCx ADC instance
  * @param  DataTransferMode Select Data Management configuration
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetDataTransferMode(ADC_TypeDef *ADCx, uint32_t DataTransferMode)
{
 8003186:	b480      	push	{r7}
 8003188:	b083      	sub	sp, #12
 800318a:	af00      	add	r7, sp, #0
 800318c:	6078      	str	r0, [r7, #4]
 800318e:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->CFGR, ADC_CFGR_DMNGT, DataTransferMode);
 8003190:	687b      	ldr	r3, [r7, #4]
 8003192:	68db      	ldr	r3, [r3, #12]
 8003194:	f023 0203 	bic.w	r2, r3, #3
 8003198:	683b      	ldr	r3, [r7, #0]
 800319a:	431a      	orrs	r2, r3
 800319c:	687b      	ldr	r3, [r7, #4]
 800319e:	60da      	str	r2, [r3, #12]
}
 80031a0:	bf00      	nop
 80031a2:	370c      	adds	r7, #12
 80031a4:	46bd      	mov	sp, r7
 80031a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031aa:	4770      	bx	lr

080031ac <LL_ADC_INJ_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsTriggerSourceSWStart(ADC_TypeDef *ADCx)
{
 80031ac:	b480      	push	{r7}
 80031ae:	b083      	sub	sp, #12
 80031b0:	af00      	add	r7, sp, #0
 80031b2:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->JSQR, ADC_JSQR_JEXTEN) == (LL_ADC_INJ_TRIG_SOFTWARE & ADC_JSQR_JEXTEN)) ? 1UL : 0UL);
 80031b4:	687b      	ldr	r3, [r7, #4]
 80031b6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80031b8:	f403 73c0 	and.w	r3, r3, #384	@ 0x180
 80031bc:	2b00      	cmp	r3, #0
 80031be:	d101      	bne.n	80031c4 <LL_ADC_INJ_IsTriggerSourceSWStart+0x18>
 80031c0:	2301      	movs	r3, #1
 80031c2:	e000      	b.n	80031c6 <LL_ADC_INJ_IsTriggerSourceSWStart+0x1a>
 80031c4:	2300      	movs	r3, #0
}
 80031c6:	4618      	mov	r0, r3
 80031c8:	370c      	adds	r7, #12
 80031ca:	46bd      	mov	sp, r7
 80031cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031d0:	4770      	bx	lr

080031d2 <LL_ADC_SetChannelSamplingTime>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_387CYCLES_5
  *         @arg @ref LL_ADC_SAMPLINGTIME_810CYCLES_5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 80031d2:	b480      	push	{r7}
 80031d4:	b087      	sub	sp, #28
 80031d6:	af00      	add	r7, sp, #0
 80031d8:	60f8      	str	r0, [r7, #12]
 80031da:	60b9      	str	r1, [r7, #8]
 80031dc:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 80031de:	68fb      	ldr	r3, [r7, #12]
 80031e0:	3314      	adds	r3, #20
 80031e2:	461a      	mov	r2, r3
 80031e4:	68bb      	ldr	r3, [r7, #8]
 80031e6:	0e5b      	lsrs	r3, r3, #25
 80031e8:	009b      	lsls	r3, r3, #2
 80031ea:	f003 0304 	and.w	r3, r3, #4
 80031ee:	4413      	add	r3, r2
 80031f0:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 80031f2:	697b      	ldr	r3, [r7, #20]
 80031f4:	681a      	ldr	r2, [r3, #0]
 80031f6:	68bb      	ldr	r3, [r7, #8]
 80031f8:	0d1b      	lsrs	r3, r3, #20
 80031fa:	f003 031f 	and.w	r3, r3, #31
 80031fe:	2107      	movs	r1, #7
 8003200:	fa01 f303 	lsl.w	r3, r1, r3
 8003204:	43db      	mvns	r3, r3
 8003206:	401a      	ands	r2, r3
 8003208:	68bb      	ldr	r3, [r7, #8]
 800320a:	0d1b      	lsrs	r3, r3, #20
 800320c:	f003 031f 	and.w	r3, r3, #31
 8003210:	6879      	ldr	r1, [r7, #4]
 8003212:	fa01 f303 	lsl.w	r3, r1, r3
 8003216:	431a      	orrs	r2, r3
 8003218:	697b      	ldr	r3, [r7, #20]
 800321a:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 800321c:	bf00      	nop
 800321e:	371c      	adds	r7, #28
 8003220:	46bd      	mov	sp, r7
 8003222:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003226:	4770      	bx	lr

08003228 <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 8003228:	b480      	push	{r7}
 800322a:	b085      	sub	sp, #20
 800322c:	af00      	add	r7, sp, #0
 800322e:	60f8      	str	r0, [r7, #12]
 8003230:	60b9      	str	r1, [r7, #8]
 8003232:	607a      	str	r2, [r7, #4]
  }
#else  /* ADC_VER_V5_V90 */
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 8003234:	68fb      	ldr	r3, [r7, #12]
 8003236:	f8d3 20c0 	ldr.w	r2, [r3, #192]	@ 0xc0
 800323a:	68bb      	ldr	r3, [r7, #8]
 800323c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8003240:	43db      	mvns	r3, r3
 8003242:	401a      	ands	r2, r3
 8003244:	687b      	ldr	r3, [r7, #4]
 8003246:	f003 0318 	and.w	r3, r3, #24
 800324a:	4908      	ldr	r1, [pc, #32]	@ (800326c <LL_ADC_SetChannelSingleDiff+0x44>)
 800324c:	40d9      	lsrs	r1, r3
 800324e:	68bb      	ldr	r3, [r7, #8]
 8003250:	400b      	ands	r3, r1
 8003252:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8003256:	431a      	orrs	r2, r3
 8003258:	68fb      	ldr	r3, [r7, #12]
 800325a:	f8c3 20c0 	str.w	r2, [r3, #192]	@ 0xc0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK) & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
#endif /* ADC_VER_V5_V90 */
}
 800325e:	bf00      	nop
 8003260:	3714      	adds	r7, #20
 8003262:	46bd      	mov	sp, r7
 8003264:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003268:	4770      	bx	lr
 800326a:	bf00      	nop
 800326c:	000fffff 	.word	0x000fffff

08003270 <LL_ADC_GetMultimode>:
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_SIM
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_ALT
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_INT_INJ_SIM
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultimode(ADC_Common_TypeDef *ADCxy_COMMON)
{
 8003270:	b480      	push	{r7}
 8003272:	b083      	sub	sp, #12
 8003274:	af00      	add	r7, sp, #0
 8003276:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 8003278:	687b      	ldr	r3, [r7, #4]
 800327a:	689b      	ldr	r3, [r3, #8]
 800327c:	f003 031f 	and.w	r3, r3, #31
}
 8003280:	4618      	mov	r0, r3
 8003282:	370c      	adds	r7, #12
 8003284:	46bd      	mov	sp, r7
 8003286:	f85d 7b04 	ldr.w	r7, [sp], #4
 800328a:	4770      	bx	lr

0800328c <LL_ADC_GetMultiDMATransfer>:
  *         @arg @ref LL_ADC_MULTI_REG_DMA_EACH_ADC
  *         @arg @ref LL_ADC_MULTI_REG_DMA_RES_32_10B
  *         @arg @ref LL_ADC_MULTI_REG_DMA_RES_8B
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultiDMATransfer(ADC_Common_TypeDef *ADCxy_COMMON)
{
 800328c:	b480      	push	{r7}
 800328e:	b083      	sub	sp, #12
 8003290:	af00      	add	r7, sp, #0
 8003292:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DAMDF));
 8003294:	687b      	ldr	r3, [r7, #4]
 8003296:	689b      	ldr	r3, [r3, #8]
 8003298:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
}
 800329c:	4618      	mov	r0, r3
 800329e:	370c      	adds	r7, #12
 80032a0:	46bd      	mov	sp, r7
 80032a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032a6:	4770      	bx	lr

080032a8 <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 80032a8:	b480      	push	{r7}
 80032aa:	b083      	sub	sp, #12
 80032ac:	af00      	add	r7, sp, #0
 80032ae:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 80032b0:	687b      	ldr	r3, [r7, #4]
 80032b2:	689a      	ldr	r2, [r3, #8]
 80032b4:	4b04      	ldr	r3, [pc, #16]	@ (80032c8 <LL_ADC_DisableDeepPowerDown+0x20>)
 80032b6:	4013      	ands	r3, r2
 80032b8:	687a      	ldr	r2, [r7, #4]
 80032ba:	6093      	str	r3, [r2, #8]
}
 80032bc:	bf00      	nop
 80032be:	370c      	adds	r7, #12
 80032c0:	46bd      	mov	sp, r7
 80032c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032c6:	4770      	bx	lr
 80032c8:	5fffffc0 	.word	0x5fffffc0

080032cc <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(ADC_TypeDef *ADCx)
{
 80032cc:	b480      	push	{r7}
 80032ce:	b083      	sub	sp, #12
 80032d0:	af00      	add	r7, sp, #0
 80032d2:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 80032d4:	687b      	ldr	r3, [r7, #4]
 80032d6:	689b      	ldr	r3, [r3, #8]
 80032d8:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80032dc:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80032e0:	d101      	bne.n	80032e6 <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 80032e2:	2301      	movs	r3, #1
 80032e4:	e000      	b.n	80032e8 <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 80032e6:	2300      	movs	r3, #0
}
 80032e8:	4618      	mov	r0, r3
 80032ea:	370c      	adds	r7, #12
 80032ec:	46bd      	mov	sp, r7
 80032ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032f2:	4770      	bx	lr

080032f4 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 80032f4:	b480      	push	{r7}
 80032f6:	b083      	sub	sp, #12
 80032f8:	af00      	add	r7, sp, #0
 80032fa:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80032fc:	687b      	ldr	r3, [r7, #4]
 80032fe:	689a      	ldr	r2, [r3, #8]
 8003300:	4b05      	ldr	r3, [pc, #20]	@ (8003318 <LL_ADC_EnableInternalRegulator+0x24>)
 8003302:	4013      	ands	r3, r2
 8003304:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 8003308:	687b      	ldr	r3, [r7, #4]
 800330a:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 800330c:	bf00      	nop
 800330e:	370c      	adds	r7, #12
 8003310:	46bd      	mov	sp, r7
 8003312:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003316:	4770      	bx	lr
 8003318:	6fffffc0 	.word	0x6fffffc0

0800331c <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(ADC_TypeDef *ADCx)
{
 800331c:	b480      	push	{r7}
 800331e:	b083      	sub	sp, #12
 8003320:	af00      	add	r7, sp, #0
 8003322:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8003324:	687b      	ldr	r3, [r7, #4]
 8003326:	689b      	ldr	r3, [r3, #8]
 8003328:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800332c:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8003330:	d101      	bne.n	8003336 <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 8003332:	2301      	movs	r3, #1
 8003334:	e000      	b.n	8003338 <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 8003336:	2300      	movs	r3, #0
}
 8003338:	4618      	mov	r0, r3
 800333a:	370c      	adds	r7, #12
 800333c:	46bd      	mov	sp, r7
 800333e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003342:	4770      	bx	lr

08003344 <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 8003344:	b480      	push	{r7}
 8003346:	b083      	sub	sp, #12
 8003348:	af00      	add	r7, sp, #0
 800334a:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 800334c:	687b      	ldr	r3, [r7, #4]
 800334e:	689a      	ldr	r2, [r3, #8]
 8003350:	4b05      	ldr	r3, [pc, #20]	@ (8003368 <LL_ADC_Enable+0x24>)
 8003352:	4013      	ands	r3, r2
 8003354:	f043 0201 	orr.w	r2, r3, #1
 8003358:	687b      	ldr	r3, [r7, #4]
 800335a:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 800335c:	bf00      	nop
 800335e:	370c      	adds	r7, #12
 8003360:	46bd      	mov	sp, r7
 8003362:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003366:	4770      	bx	lr
 8003368:	7fffffc0 	.word	0x7fffffc0

0800336c <LL_ADC_Disable>:
  * @rmtoll CR       ADDIS          LL_ADC_Disable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Disable(ADC_TypeDef *ADCx)
{
 800336c:	b480      	push	{r7}
 800336e:	b083      	sub	sp, #12
 8003370:	af00      	add	r7, sp, #0
 8003372:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8003374:	687b      	ldr	r3, [r7, #4]
 8003376:	689a      	ldr	r2, [r3, #8]
 8003378:	4b05      	ldr	r3, [pc, #20]	@ (8003390 <LL_ADC_Disable+0x24>)
 800337a:	4013      	ands	r3, r2
 800337c:	f043 0202 	orr.w	r2, r3, #2
 8003380:	687b      	ldr	r3, [r7, #4]
 8003382:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADDIS);
}
 8003384:	bf00      	nop
 8003386:	370c      	adds	r7, #12
 8003388:	46bd      	mov	sp, r7
 800338a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800338e:	4770      	bx	lr
 8003390:	7fffffc0 	.word	0x7fffffc0

08003394 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(ADC_TypeDef *ADCx)
{
 8003394:	b480      	push	{r7}
 8003396:	b083      	sub	sp, #12
 8003398:	af00      	add	r7, sp, #0
 800339a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 800339c:	687b      	ldr	r3, [r7, #4]
 800339e:	689b      	ldr	r3, [r3, #8]
 80033a0:	f003 0301 	and.w	r3, r3, #1
 80033a4:	2b01      	cmp	r3, #1
 80033a6:	d101      	bne.n	80033ac <LL_ADC_IsEnabled+0x18>
 80033a8:	2301      	movs	r3, #1
 80033aa:	e000      	b.n	80033ae <LL_ADC_IsEnabled+0x1a>
 80033ac:	2300      	movs	r3, #0
}
 80033ae:	4618      	mov	r0, r3
 80033b0:	370c      	adds	r7, #12
 80033b2:	46bd      	mov	sp, r7
 80033b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033b8:	4770      	bx	lr

080033ba <LL_ADC_IsDisableOngoing>:
  * @rmtoll CR       ADDIS          LL_ADC_IsDisableOngoing
  * @param  ADCx ADC instance
  * @retval 0: no ADC disable command on going.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDisableOngoing(ADC_TypeDef *ADCx)
{
 80033ba:	b480      	push	{r7}
 80033bc:	b083      	sub	sp, #12
 80033be:	af00      	add	r7, sp, #0
 80033c0:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADDIS) == (ADC_CR_ADDIS)) ? 1UL : 0UL);
 80033c2:	687b      	ldr	r3, [r7, #4]
 80033c4:	689b      	ldr	r3, [r3, #8]
 80033c6:	f003 0302 	and.w	r3, r3, #2
 80033ca:	2b02      	cmp	r3, #2
 80033cc:	d101      	bne.n	80033d2 <LL_ADC_IsDisableOngoing+0x18>
 80033ce:	2301      	movs	r3, #1
 80033d0:	e000      	b.n	80033d4 <LL_ADC_IsDisableOngoing+0x1a>
 80033d2:	2300      	movs	r3, #0
}
 80033d4:	4618      	mov	r0, r3
 80033d6:	370c      	adds	r7, #12
 80033d8:	46bd      	mov	sp, r7
 80033da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033de:	4770      	bx	lr

080033e0 <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 80033e0:	b480      	push	{r7}
 80033e2:	b083      	sub	sp, #12
 80033e4:	af00      	add	r7, sp, #0
 80033e6:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80033e8:	687b      	ldr	r3, [r7, #4]
 80033ea:	689a      	ldr	r2, [r3, #8]
 80033ec:	4b05      	ldr	r3, [pc, #20]	@ (8003404 <LL_ADC_REG_StartConversion+0x24>)
 80033ee:	4013      	ands	r3, r2
 80033f0:	f043 0204 	orr.w	r2, r3, #4
 80033f4:	687b      	ldr	r3, [r7, #4]
 80033f6:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 80033f8:	bf00      	nop
 80033fa:	370c      	adds	r7, #12
 80033fc:	46bd      	mov	sp, r7
 80033fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003402:	4770      	bx	lr
 8003404:	7fffffc0 	.word	0x7fffffc0

08003408 <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(ADC_TypeDef *ADCx)
{
 8003408:	b480      	push	{r7}
 800340a:	b083      	sub	sp, #12
 800340c:	af00      	add	r7, sp, #0
 800340e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8003410:	687b      	ldr	r3, [r7, #4]
 8003412:	689b      	ldr	r3, [r3, #8]
 8003414:	f003 0304 	and.w	r3, r3, #4
 8003418:	2b04      	cmp	r3, #4
 800341a:	d101      	bne.n	8003420 <LL_ADC_REG_IsConversionOngoing+0x18>
 800341c:	2301      	movs	r3, #1
 800341e:	e000      	b.n	8003422 <LL_ADC_REG_IsConversionOngoing+0x1a>
 8003420:	2300      	movs	r3, #0
}
 8003422:	4618      	mov	r0, r3
 8003424:	370c      	adds	r7, #12
 8003426:	46bd      	mov	sp, r7
 8003428:	f85d 7b04 	ldr.w	r7, [sp], #4
 800342c:	4770      	bx	lr

0800342e <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(ADC_TypeDef *ADCx)
{
 800342e:	b480      	push	{r7}
 8003430:	b083      	sub	sp, #12
 8003432:	af00      	add	r7, sp, #0
 8003434:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8003436:	687b      	ldr	r3, [r7, #4]
 8003438:	689b      	ldr	r3, [r3, #8]
 800343a:	f003 0308 	and.w	r3, r3, #8
 800343e:	2b08      	cmp	r3, #8
 8003440:	d101      	bne.n	8003446 <LL_ADC_INJ_IsConversionOngoing+0x18>
 8003442:	2301      	movs	r3, #1
 8003444:	e000      	b.n	8003448 <LL_ADC_INJ_IsConversionOngoing+0x1a>
 8003446:	2300      	movs	r3, #0
}
 8003448:	4618      	mov	r0, r3
 800344a:	370c      	adds	r7, #12
 800344c:	46bd      	mov	sp, r7
 800344e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003452:	4770      	bx	lr

08003454 <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8003454:	b590      	push	{r4, r7, lr}
 8003456:	b089      	sub	sp, #36	@ 0x24
 8003458:	af00      	add	r7, sp, #0
 800345a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800345c:	2300      	movs	r3, #0
 800345e:	77fb      	strb	r3, [r7, #31]
  uint32_t tmpCFGR;
  uint32_t tmp_adc_reg_is_conversion_on_going;
  __IO uint32_t wait_loop_index = 0UL;
 8003460:	2300      	movs	r3, #0
 8003462:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;

  /* Check ADC handle */
  if (hadc == NULL)
 8003464:	687b      	ldr	r3, [r7, #4]
 8003466:	2b00      	cmp	r3, #0
 8003468:	d101      	bne.n	800346e <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 800346a:	2301      	movs	r3, #1
 800346c:	e18f      	b.n	800378e <HAL_ADC_Init+0x33a>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 800346e:	687b      	ldr	r3, [r7, #4]
 8003470:	68db      	ldr	r3, [r3, #12]
 8003472:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8003474:	687b      	ldr	r3, [r7, #4]
 8003476:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003478:	2b00      	cmp	r3, #0
 800347a:	d109      	bne.n	8003490 <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 800347c:	6878      	ldr	r0, [r7, #4]
 800347e:	f7ff f87b 	bl	8002578 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8003482:	687b      	ldr	r3, [r7, #4]
 8003484:	2200      	movs	r2, #0
 8003486:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 8003488:	687b      	ldr	r3, [r7, #4]
 800348a:	2200      	movs	r2, #0
 800348c:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 8003490:	687b      	ldr	r3, [r7, #4]
 8003492:	681b      	ldr	r3, [r3, #0]
 8003494:	4618      	mov	r0, r3
 8003496:	f7ff ff19 	bl	80032cc <LL_ADC_IsDeepPowerDownEnabled>
 800349a:	4603      	mov	r3, r0
 800349c:	2b00      	cmp	r3, #0
 800349e:	d004      	beq.n	80034aa <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 80034a0:	687b      	ldr	r3, [r7, #4]
 80034a2:	681b      	ldr	r3, [r3, #0]
 80034a4:	4618      	mov	r0, r3
 80034a6:	f7ff feff 	bl	80032a8 <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 80034aa:	687b      	ldr	r3, [r7, #4]
 80034ac:	681b      	ldr	r3, [r3, #0]
 80034ae:	4618      	mov	r0, r3
 80034b0:	f7ff ff34 	bl	800331c <LL_ADC_IsInternalRegulatorEnabled>
 80034b4:	4603      	mov	r3, r0
 80034b6:	2b00      	cmp	r3, #0
 80034b8:	d114      	bne.n	80034e4 <HAL_ADC_Init+0x90>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 80034ba:	687b      	ldr	r3, [r7, #4]
 80034bc:	681b      	ldr	r3, [r3, #0]
 80034be:	4618      	mov	r0, r3
 80034c0:	f7ff ff18 	bl	80032f4 <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 80034c4:	4b87      	ldr	r3, [pc, #540]	@ (80036e4 <HAL_ADC_Init+0x290>)
 80034c6:	681b      	ldr	r3, [r3, #0]
 80034c8:	099b      	lsrs	r3, r3, #6
 80034ca:	4a87      	ldr	r2, [pc, #540]	@ (80036e8 <HAL_ADC_Init+0x294>)
 80034cc:	fba2 2303 	umull	r2, r3, r2, r3
 80034d0:	099b      	lsrs	r3, r3, #6
 80034d2:	3301      	adds	r3, #1
 80034d4:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 80034d6:	e002      	b.n	80034de <HAL_ADC_Init+0x8a>
    {
      wait_loop_index--;
 80034d8:	68bb      	ldr	r3, [r7, #8]
 80034da:	3b01      	subs	r3, #1
 80034dc:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 80034de:	68bb      	ldr	r3, [r7, #8]
 80034e0:	2b00      	cmp	r3, #0
 80034e2:	d1f9      	bne.n	80034d8 <HAL_ADC_Init+0x84>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 80034e4:	687b      	ldr	r3, [r7, #4]
 80034e6:	681b      	ldr	r3, [r3, #0]
 80034e8:	4618      	mov	r0, r3
 80034ea:	f7ff ff17 	bl	800331c <LL_ADC_IsInternalRegulatorEnabled>
 80034ee:	4603      	mov	r3, r0
 80034f0:	2b00      	cmp	r3, #0
 80034f2:	d10d      	bne.n	8003510 <HAL_ADC_Init+0xbc>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80034f4:	687b      	ldr	r3, [r7, #4]
 80034f6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80034f8:	f043 0210 	orr.w	r2, r3, #16
 80034fc:	687b      	ldr	r3, [r7, #4]
 80034fe:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003500:	687b      	ldr	r3, [r7, #4]
 8003502:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003504:	f043 0201 	orr.w	r2, r3, #1
 8003508:	687b      	ldr	r3, [r7, #4]
 800350a:	659a      	str	r2, [r3, #88]	@ 0x58

    tmp_hal_status = HAL_ERROR;
 800350c:	2301      	movs	r3, #1
 800350e:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_reg_is_conversion_on_going = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8003510:	687b      	ldr	r3, [r7, #4]
 8003512:	681b      	ldr	r3, [r3, #0]
 8003514:	4618      	mov	r0, r3
 8003516:	f7ff ff77 	bl	8003408 <LL_ADC_REG_IsConversionOngoing>
 800351a:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 800351c:	687b      	ldr	r3, [r7, #4]
 800351e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003520:	f003 0310 	and.w	r3, r3, #16
 8003524:	2b00      	cmp	r3, #0
 8003526:	f040 8129 	bne.w	800377c <HAL_ADC_Init+0x328>
      && (tmp_adc_reg_is_conversion_on_going == 0UL)
 800352a:	697b      	ldr	r3, [r7, #20]
 800352c:	2b00      	cmp	r3, #0
 800352e:	f040 8125 	bne.w	800377c <HAL_ADC_Init+0x328>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8003532:	687b      	ldr	r3, [r7, #4]
 8003534:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003536:	f423 7381 	bic.w	r3, r3, #258	@ 0x102
 800353a:	f043 0202 	orr.w	r2, r3, #2
 800353e:	687b      	ldr	r3, [r7, #4]
 8003540:	655a      	str	r2, [r3, #84]	@ 0x54
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8003542:	687b      	ldr	r3, [r7, #4]
 8003544:	681b      	ldr	r3, [r3, #0]
 8003546:	4618      	mov	r0, r3
 8003548:	f7ff ff24 	bl	8003394 <LL_ADC_IsEnabled>
 800354c:	4603      	mov	r3, r0
 800354e:	2b00      	cmp	r3, #0
 8003550:	d136      	bne.n	80035c0 <HAL_ADC_Init+0x16c>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8003552:	687b      	ldr	r3, [r7, #4]
 8003554:	681b      	ldr	r3, [r3, #0]
 8003556:	4a65      	ldr	r2, [pc, #404]	@ (80036ec <HAL_ADC_Init+0x298>)
 8003558:	4293      	cmp	r3, r2
 800355a:	d004      	beq.n	8003566 <HAL_ADC_Init+0x112>
 800355c:	687b      	ldr	r3, [r7, #4]
 800355e:	681b      	ldr	r3, [r3, #0]
 8003560:	4a63      	ldr	r2, [pc, #396]	@ (80036f0 <HAL_ADC_Init+0x29c>)
 8003562:	4293      	cmp	r3, r2
 8003564:	d10e      	bne.n	8003584 <HAL_ADC_Init+0x130>
 8003566:	4861      	ldr	r0, [pc, #388]	@ (80036ec <HAL_ADC_Init+0x298>)
 8003568:	f7ff ff14 	bl	8003394 <LL_ADC_IsEnabled>
 800356c:	4604      	mov	r4, r0
 800356e:	4860      	ldr	r0, [pc, #384]	@ (80036f0 <HAL_ADC_Init+0x29c>)
 8003570:	f7ff ff10 	bl	8003394 <LL_ADC_IsEnabled>
 8003574:	4603      	mov	r3, r0
 8003576:	4323      	orrs	r3, r4
 8003578:	2b00      	cmp	r3, #0
 800357a:	bf0c      	ite	eq
 800357c:	2301      	moveq	r3, #1
 800357e:	2300      	movne	r3, #0
 8003580:	b2db      	uxtb	r3, r3
 8003582:	e008      	b.n	8003596 <HAL_ADC_Init+0x142>
 8003584:	485b      	ldr	r0, [pc, #364]	@ (80036f4 <HAL_ADC_Init+0x2a0>)
 8003586:	f7ff ff05 	bl	8003394 <LL_ADC_IsEnabled>
 800358a:	4603      	mov	r3, r0
 800358c:	2b00      	cmp	r3, #0
 800358e:	bf0c      	ite	eq
 8003590:	2301      	moveq	r3, #1
 8003592:	2300      	movne	r3, #0
 8003594:	b2db      	uxtb	r3, r3
 8003596:	2b00      	cmp	r3, #0
 8003598:	d012      	beq.n	80035c0 <HAL_ADC_Init+0x16c>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 800359a:	687b      	ldr	r3, [r7, #4]
 800359c:	681b      	ldr	r3, [r3, #0]
 800359e:	4a53      	ldr	r2, [pc, #332]	@ (80036ec <HAL_ADC_Init+0x298>)
 80035a0:	4293      	cmp	r3, r2
 80035a2:	d004      	beq.n	80035ae <HAL_ADC_Init+0x15a>
 80035a4:	687b      	ldr	r3, [r7, #4]
 80035a6:	681b      	ldr	r3, [r3, #0]
 80035a8:	4a51      	ldr	r2, [pc, #324]	@ (80036f0 <HAL_ADC_Init+0x29c>)
 80035aa:	4293      	cmp	r3, r2
 80035ac:	d101      	bne.n	80035b2 <HAL_ADC_Init+0x15e>
 80035ae:	4a52      	ldr	r2, [pc, #328]	@ (80036f8 <HAL_ADC_Init+0x2a4>)
 80035b0:	e000      	b.n	80035b4 <HAL_ADC_Init+0x160>
 80035b2:	4a52      	ldr	r2, [pc, #328]	@ (80036fc <HAL_ADC_Init+0x2a8>)
 80035b4:	687b      	ldr	r3, [r7, #4]
 80035b6:	685b      	ldr	r3, [r3, #4]
 80035b8:	4619      	mov	r1, r3
 80035ba:	4610      	mov	r0, r2
 80035bc:	f7ff fd1c 	bl	8002ff8 <LL_ADC_SetCommonClock>
                  ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
    }

#else

    if ((HAL_GetREVID() > REV_ID_Y) && (ADC_RESOLUTION_8B == hadc->Init.Resolution))
 80035c0:	f7ff fd0e 	bl	8002fe0 <HAL_GetREVID>
 80035c4:	4603      	mov	r3, r0
 80035c6:	f241 0203 	movw	r2, #4099	@ 0x1003
 80035ca:	4293      	cmp	r3, r2
 80035cc:	d914      	bls.n	80035f8 <HAL_ADC_Init+0x1a4>
 80035ce:	687b      	ldr	r3, [r7, #4]
 80035d0:	689b      	ldr	r3, [r3, #8]
 80035d2:	2b10      	cmp	r3, #16
 80035d4:	d110      	bne.n	80035f8 <HAL_ADC_Init+0x1a4>
    {
      /* for STM32H7 silicon rev.B and above , ADC_CFGR_RES value for 8bits resolution is : b111 */
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 80035d6:	687b      	ldr	r3, [r7, #4]
 80035d8:	7d5b      	ldrb	r3, [r3, #21]
 80035da:	035a      	lsls	r2, r3, #13
                  hadc->Init.Overrun                                                    |
 80035dc:	687b      	ldr	r3, [r7, #4]
 80035de:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 80035e0:	431a      	orrs	r2, r3
                  hadc->Init.Resolution | (ADC_CFGR_RES_1 | ADC_CFGR_RES_0)                |
 80035e2:	687b      	ldr	r3, [r7, #4]
 80035e4:	689b      	ldr	r3, [r3, #8]
                  hadc->Init.Overrun                                                    |
 80035e6:	431a      	orrs	r2, r3
                  ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 80035e8:	687b      	ldr	r3, [r7, #4]
 80035ea:	7f1b      	ldrb	r3, [r3, #28]
 80035ec:	041b      	lsls	r3, r3, #16
                  hadc->Init.Resolution | (ADC_CFGR_RES_1 | ADC_CFGR_RES_0)                |
 80035ee:	4313      	orrs	r3, r2
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 80035f0:	f043 030c 	orr.w	r3, r3, #12
 80035f4:	61bb      	str	r3, [r7, #24]
 80035f6:	e00d      	b.n	8003614 <HAL_ADC_Init+0x1c0>
    }
    else
    {

      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 80035f8:	687b      	ldr	r3, [r7, #4]
 80035fa:	7d5b      	ldrb	r3, [r3, #21]
 80035fc:	035a      	lsls	r2, r3, #13
                  hadc->Init.Overrun                                                    |
 80035fe:	687b      	ldr	r3, [r7, #4]
 8003600:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 8003602:	431a      	orrs	r2, r3
                  hadc->Init.Resolution                                                 |
 8003604:	687b      	ldr	r3, [r7, #4]
 8003606:	689b      	ldr	r3, [r3, #8]
                  hadc->Init.Overrun                                                    |
 8003608:	431a      	orrs	r2, r3
                  ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 800360a:	687b      	ldr	r3, [r7, #4]
 800360c:	7f1b      	ldrb	r3, [r3, #28]
 800360e:	041b      	lsls	r3, r3, #16
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 8003610:	4313      	orrs	r3, r2
 8003612:	61bb      	str	r3, [r7, #24]
    }

#endif /* ADC_VER_V5_3 */

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8003614:	687b      	ldr	r3, [r7, #4]
 8003616:	7f1b      	ldrb	r3, [r3, #28]
 8003618:	2b01      	cmp	r3, #1
 800361a:	d106      	bne.n	800362a <HAL_ADC_Init+0x1d6>
    {
      tmpCFGR |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 800361c:	687b      	ldr	r3, [r7, #4]
 800361e:	6a1b      	ldr	r3, [r3, #32]
 8003620:	3b01      	subs	r3, #1
 8003622:	045b      	lsls	r3, r3, #17
 8003624:	69ba      	ldr	r2, [r7, #24]
 8003626:	4313      	orrs	r3, r2
 8003628:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 800362a:	687b      	ldr	r3, [r7, #4]
 800362c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800362e:	2b00      	cmp	r3, #0
 8003630:	d009      	beq.n	8003646 <HAL_ADC_Init+0x1f2>
    {
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8003632:	687b      	ldr	r3, [r7, #4]
 8003634:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003636:	f403 7278 	and.w	r2, r3, #992	@ 0x3e0
                  | hadc->Init.ExternalTrigConvEdge
 800363a:	687b      	ldr	r3, [r7, #4]
 800363c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800363e:	4313      	orrs	r3, r2
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8003640:	69ba      	ldr	r2, [r7, #24]
 8003642:	4313      	orrs	r3, r2
 8003644:	61bb      	str	r3, [r7, #24]
      /* Update Configuration Register CFGR */
      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmpCFGR);
    }
#else
    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmpCFGR);
 8003646:	687b      	ldr	r3, [r7, #4]
 8003648:	681b      	ldr	r3, [r3, #0]
 800364a:	68da      	ldr	r2, [r3, #12]
 800364c:	4b2c      	ldr	r3, [pc, #176]	@ (8003700 <HAL_ADC_Init+0x2ac>)
 800364e:	4013      	ands	r3, r2
 8003650:	687a      	ldr	r2, [r7, #4]
 8003652:	6812      	ldr	r2, [r2, #0]
 8003654:	69b9      	ldr	r1, [r7, #24]
 8003656:	430b      	orrs	r3, r1
 8003658:	60d3      	str	r3, [r2, #12]
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - Conversion data management      Init.ConversionDataManagement       */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 800365a:	687b      	ldr	r3, [r7, #4]
 800365c:	681b      	ldr	r3, [r3, #0]
 800365e:	4618      	mov	r0, r3
 8003660:	f7ff fed2 	bl	8003408 <LL_ADC_REG_IsConversionOngoing>
 8003664:	6138      	str	r0, [r7, #16]
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8003666:	687b      	ldr	r3, [r7, #4]
 8003668:	681b      	ldr	r3, [r3, #0]
 800366a:	4618      	mov	r0, r3
 800366c:	f7ff fedf 	bl	800342e <LL_ADC_INJ_IsConversionOngoing>
 8003670:	60f8      	str	r0, [r7, #12]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8003672:	693b      	ldr	r3, [r7, #16]
 8003674:	2b00      	cmp	r3, #0
 8003676:	d15f      	bne.n	8003738 <HAL_ADC_Init+0x2e4>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8003678:	68fb      	ldr	r3, [r7, #12]
 800367a:	2b00      	cmp	r3, #0
 800367c:	d15c      	bne.n	8003738 <HAL_ADC_Init+0x2e4>
                    ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
                    ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.ConversionDataManagement));
      }
#else
      tmpCFGR = (
                  ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 800367e:	687b      	ldr	r3, [r7, #4]
 8003680:	7d1b      	ldrb	r3, [r3, #20]
 8003682:	039a      	lsls	r2, r3, #14
                  ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.ConversionDataManagement));
 8003684:	687b      	ldr	r3, [r7, #4]
 8003686:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
      tmpCFGR = (
 8003688:	4313      	orrs	r3, r2
 800368a:	61bb      	str	r3, [r7, #24]
#endif

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmpCFGR);
 800368c:	687b      	ldr	r3, [r7, #4]
 800368e:	681b      	ldr	r3, [r3, #0]
 8003690:	68da      	ldr	r2, [r3, #12]
 8003692:	4b1c      	ldr	r3, [pc, #112]	@ (8003704 <HAL_ADC_Init+0x2b0>)
 8003694:	4013      	ands	r3, r2
 8003696:	687a      	ldr	r2, [r7, #4]
 8003698:	6812      	ldr	r2, [r2, #0]
 800369a:	69b9      	ldr	r1, [r7, #24]
 800369c:	430b      	orrs	r3, r1
 800369e:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.OversamplingMode == ENABLE)
 80036a0:	687b      	ldr	r3, [r7, #4]
 80036a2:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 80036a6:	2b01      	cmp	r3, #1
 80036a8:	d130      	bne.n	800370c <HAL_ADC_Init+0x2b8>
#endif
        assert_param(IS_ADC_RIGHT_BIT_SHIFT(hadc->Init.Oversampling.RightBitShift));
        assert_param(IS_ADC_TRIGGERED_OVERSAMPLING_MODE(hadc->Init.Oversampling.TriggeredMode));
        assert_param(IS_ADC_REGOVERSAMPLING_MODE(hadc->Init.Oversampling.OversamplingStopReset));

        if ((hadc->Init.ExternalTrigConv == ADC_SOFTWARE_START)
 80036aa:	687b      	ldr	r3, [r7, #4]
 80036ac:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80036ae:	2b00      	cmp	r3, #0
        /*  - Oversampling Ratio                                               */
        /*  - Right bit shift                                                  */
        /*  - Left bit shift                                                   */
        /*  - Triggered mode                                                   */
        /*  - Oversampling mode (continued/resumed)                            */
        MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_FIELDS,
 80036b0:	687b      	ldr	r3, [r7, #4]
 80036b2:	681b      	ldr	r3, [r3, #0]
 80036b4:	691a      	ldr	r2, [r3, #16]
 80036b6:	4b14      	ldr	r3, [pc, #80]	@ (8003708 <HAL_ADC_Init+0x2b4>)
 80036b8:	4013      	ands	r3, r2
 80036ba:	687a      	ldr	r2, [r7, #4]
 80036bc:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 80036be:	3a01      	subs	r2, #1
 80036c0:	0411      	lsls	r1, r2, #16
 80036c2:	687a      	ldr	r2, [r7, #4]
 80036c4:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 80036c6:	4311      	orrs	r1, r2
 80036c8:	687a      	ldr	r2, [r7, #4]
 80036ca:	6c52      	ldr	r2, [r2, #68]	@ 0x44
 80036cc:	4311      	orrs	r1, r2
 80036ce:	687a      	ldr	r2, [r7, #4]
 80036d0:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 80036d2:	430a      	orrs	r2, r1
 80036d4:	431a      	orrs	r2, r3
 80036d6:	687b      	ldr	r3, [r7, #4]
 80036d8:	681b      	ldr	r3, [r3, #0]
 80036da:	f042 0201 	orr.w	r2, r2, #1
 80036de:	611a      	str	r2, [r3, #16]
 80036e0:	e01c      	b.n	800371c <HAL_ADC_Init+0x2c8>
 80036e2:	bf00      	nop
 80036e4:	24000000 	.word	0x24000000
 80036e8:	053e2d63 	.word	0x053e2d63
 80036ec:	40022000 	.word	0x40022000
 80036f0:	40022100 	.word	0x40022100
 80036f4:	58026000 	.word	0x58026000
 80036f8:	40022300 	.word	0x40022300
 80036fc:	58026300 	.word	0x58026300
 8003700:	fff0c003 	.word	0xfff0c003
 8003704:	ffffbffc 	.word	0xffffbffc
 8003708:	fc00f81e 	.word	0xfc00f81e

      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 800370c:	687b      	ldr	r3, [r7, #4]
 800370e:	681b      	ldr	r3, [r3, #0]
 8003710:	691a      	ldr	r2, [r3, #16]
 8003712:	687b      	ldr	r3, [r7, #4]
 8003714:	681b      	ldr	r3, [r3, #0]
 8003716:	f022 0201 	bic.w	r2, r2, #1
 800371a:	611a      	str	r2, [r3, #16]
      }

      /* Set the LeftShift parameter: it is applied to the final result with or without oversampling */
      MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_LSHIFT, hadc->Init.LeftBitShift);
 800371c:	687b      	ldr	r3, [r7, #4]
 800371e:	681b      	ldr	r3, [r3, #0]
 8003720:	691b      	ldr	r3, [r3, #16]
 8003722:	f023 4170 	bic.w	r1, r3, #4026531840	@ 0xf0000000
 8003726:	687b      	ldr	r3, [r7, #4]
 8003728:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800372a:	687b      	ldr	r3, [r7, #4]
 800372c:	681b      	ldr	r3, [r3, #0]
 800372e:	430a      	orrs	r2, r1
 8003730:	611a      	str	r2, [r3, #16]
        /* Configure the BOOST Mode */
        ADC_ConfigureBoostMode(hadc);
      }
#else
      /* Configure the BOOST Mode */
      ADC_ConfigureBoostMode(hadc);
 8003732:	6878      	ldr	r0, [r7, #4]
 8003734:	f001 f826 	bl	8004784 <ADC_ConfigureBoostMode>
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8003738:	687b      	ldr	r3, [r7, #4]
 800373a:	68db      	ldr	r3, [r3, #12]
 800373c:	2b01      	cmp	r3, #1
 800373e:	d10c      	bne.n	800375a <HAL_ADC_Init+0x306>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 8003740:	687b      	ldr	r3, [r7, #4]
 8003742:	681b      	ldr	r3, [r3, #0]
 8003744:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003746:	f023 010f 	bic.w	r1, r3, #15
 800374a:	687b      	ldr	r3, [r7, #4]
 800374c:	699b      	ldr	r3, [r3, #24]
 800374e:	1e5a      	subs	r2, r3, #1
 8003750:	687b      	ldr	r3, [r7, #4]
 8003752:	681b      	ldr	r3, [r3, #0]
 8003754:	430a      	orrs	r2, r1
 8003756:	631a      	str	r2, [r3, #48]	@ 0x30
 8003758:	e007      	b.n	800376a <HAL_ADC_Init+0x316>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 800375a:	687b      	ldr	r3, [r7, #4]
 800375c:	681b      	ldr	r3, [r3, #0]
 800375e:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8003760:	687b      	ldr	r3, [r7, #4]
 8003762:	681b      	ldr	r3, [r3, #0]
 8003764:	f022 020f 	bic.w	r2, r2, #15
 8003768:	631a      	str	r2, [r3, #48]	@ 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 800376a:	687b      	ldr	r3, [r7, #4]
 800376c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800376e:	f023 0303 	bic.w	r3, r3, #3
 8003772:	f043 0201 	orr.w	r2, r3, #1
 8003776:	687b      	ldr	r3, [r7, #4]
 8003778:	655a      	str	r2, [r3, #84]	@ 0x54
 800377a:	e007      	b.n	800378c <HAL_ADC_Init+0x338>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800377c:	687b      	ldr	r3, [r7, #4]
 800377e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003780:	f043 0210 	orr.w	r2, r3, #16
 8003784:	687b      	ldr	r3, [r7, #4]
 8003786:	655a      	str	r2, [r3, #84]	@ 0x54

    tmp_hal_status = HAL_ERROR;
 8003788:	2301      	movs	r3, #1
 800378a:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 800378c:	7ffb      	ldrb	r3, [r7, #31]
}
 800378e:	4618      	mov	r0, r3
 8003790:	3724      	adds	r7, #36	@ 0x24
 8003792:	46bd      	mov	sp, r7
 8003794:	bd90      	pop	{r4, r7, pc}
 8003796:	bf00      	nop

08003798 <HAL_ADC_Start_DMA>:
  * @param pData Destination Buffer address.
  * @param Length Number of data to be transferred from ADC peripheral to memory
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef *hadc, uint32_t *pData, uint32_t Length)
{
 8003798:	b580      	push	{r7, lr}
 800379a:	b086      	sub	sp, #24
 800379c:	af00      	add	r7, sp, #0
 800379e:	60f8      	str	r0, [r7, #12]
 80037a0:	60b9      	str	r1, [r7, #8]
 80037a2:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 80037a4:	68fb      	ldr	r3, [r7, #12]
 80037a6:	681b      	ldr	r3, [r3, #0]
 80037a8:	4a55      	ldr	r2, [pc, #340]	@ (8003900 <HAL_ADC_Start_DMA+0x168>)
 80037aa:	4293      	cmp	r3, r2
 80037ac:	d004      	beq.n	80037b8 <HAL_ADC_Start_DMA+0x20>
 80037ae:	68fb      	ldr	r3, [r7, #12]
 80037b0:	681b      	ldr	r3, [r3, #0]
 80037b2:	4a54      	ldr	r2, [pc, #336]	@ (8003904 <HAL_ADC_Start_DMA+0x16c>)
 80037b4:	4293      	cmp	r3, r2
 80037b6:	d101      	bne.n	80037bc <HAL_ADC_Start_DMA+0x24>
 80037b8:	4b53      	ldr	r3, [pc, #332]	@ (8003908 <HAL_ADC_Start_DMA+0x170>)
 80037ba:	e000      	b.n	80037be <HAL_ADC_Start_DMA+0x26>
 80037bc:	4b53      	ldr	r3, [pc, #332]	@ (800390c <HAL_ADC_Start_DMA+0x174>)
 80037be:	4618      	mov	r0, r3
 80037c0:	f7ff fd56 	bl	8003270 <LL_ADC_GetMultimode>
 80037c4:	6138      	str	r0, [r7, #16]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80037c6:	68fb      	ldr	r3, [r7, #12]
 80037c8:	681b      	ldr	r3, [r3, #0]
 80037ca:	4618      	mov	r0, r3
 80037cc:	f7ff fe1c 	bl	8003408 <LL_ADC_REG_IsConversionOngoing>
 80037d0:	4603      	mov	r3, r0
 80037d2:	2b00      	cmp	r3, #0
 80037d4:	f040 808c 	bne.w	80038f0 <HAL_ADC_Start_DMA+0x158>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 80037d8:	68fb      	ldr	r3, [r7, #12]
 80037da:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 80037de:	2b01      	cmp	r3, #1
 80037e0:	d101      	bne.n	80037e6 <HAL_ADC_Start_DMA+0x4e>
 80037e2:	2302      	movs	r3, #2
 80037e4:	e087      	b.n	80038f6 <HAL_ADC_Start_DMA+0x15e>
 80037e6:	68fb      	ldr	r3, [r7, #12]
 80037e8:	2201      	movs	r2, #1
 80037ea:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Ensure that multimode regular conversions are not enabled.   */
    /* Otherwise, dedicated API HAL_ADCEx_MultiModeStart_DMA() must be used.  */
    if ((tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 80037ee:	693b      	ldr	r3, [r7, #16]
 80037f0:	2b00      	cmp	r3, #0
 80037f2:	d005      	beq.n	8003800 <HAL_ADC_Start_DMA+0x68>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 80037f4:	693b      	ldr	r3, [r7, #16]
 80037f6:	2b05      	cmp	r3, #5
 80037f8:	d002      	beq.n	8003800 <HAL_ADC_Start_DMA+0x68>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 80037fa:	693b      	ldr	r3, [r7, #16]
 80037fc:	2b09      	cmp	r3, #9
 80037fe:	d170      	bne.n	80038e2 <HAL_ADC_Start_DMA+0x14a>
       )
    {
      /* Enable the ADC peripheral */
      tmp_hal_status = ADC_Enable(hadc);
 8003800:	68f8      	ldr	r0, [r7, #12]
 8003802:	f000 fe41 	bl	8004488 <ADC_Enable>
 8003806:	4603      	mov	r3, r0
 8003808:	75fb      	strb	r3, [r7, #23]

      /* Start conversion if ADC is effectively enabled */
      if (tmp_hal_status == HAL_OK)
 800380a:	7dfb      	ldrb	r3, [r7, #23]
 800380c:	2b00      	cmp	r3, #0
 800380e:	d163      	bne.n	80038d8 <HAL_ADC_Start_DMA+0x140>
      {
        /* Set ADC state                                                        */
        /* - Clear state bitfield related to regular group conversion results   */
        /* - Set state bitfield related to regular operation                    */
        ADC_STATE_CLR_SET(hadc->State,
 8003810:	68fb      	ldr	r3, [r7, #12]
 8003812:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8003814:	4b3e      	ldr	r3, [pc, #248]	@ (8003910 <HAL_ADC_Start_DMA+0x178>)
 8003816:	4013      	ands	r3, r2
 8003818:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 800381c:	68fb      	ldr	r3, [r7, #12]
 800381e:	655a      	str	r2, [r3, #84]	@ 0x54
                          HAL_ADC_STATE_REG_BUSY);

        /* Reset HAL_ADC_STATE_MULTIMODE_SLAVE bit
          - if ADC instance is master or if multimode feature is not available
          - if multimode setting is disabled (ADC instance slave in independent mode) */
        if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8003820:	68fb      	ldr	r3, [r7, #12]
 8003822:	681b      	ldr	r3, [r3, #0]
 8003824:	4a37      	ldr	r2, [pc, #220]	@ (8003904 <HAL_ADC_Start_DMA+0x16c>)
 8003826:	4293      	cmp	r3, r2
 8003828:	d002      	beq.n	8003830 <HAL_ADC_Start_DMA+0x98>
 800382a:	68fb      	ldr	r3, [r7, #12]
 800382c:	681b      	ldr	r3, [r3, #0]
 800382e:	e000      	b.n	8003832 <HAL_ADC_Start_DMA+0x9a>
 8003830:	4b33      	ldr	r3, [pc, #204]	@ (8003900 <HAL_ADC_Start_DMA+0x168>)
 8003832:	68fa      	ldr	r2, [r7, #12]
 8003834:	6812      	ldr	r2, [r2, #0]
 8003836:	4293      	cmp	r3, r2
 8003838:	d002      	beq.n	8003840 <HAL_ADC_Start_DMA+0xa8>
            || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 800383a:	693b      	ldr	r3, [r7, #16]
 800383c:	2b00      	cmp	r3, #0
 800383e:	d105      	bne.n	800384c <HAL_ADC_Start_DMA+0xb4>
           )
        {
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8003840:	68fb      	ldr	r3, [r7, #12]
 8003842:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003844:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 8003848:	68fb      	ldr	r3, [r7, #12]
 800384a:	655a      	str	r2, [r3, #84]	@ 0x54
        }

        /* Check if a conversion is on going on ADC group injected */
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) != 0UL)
 800384c:	68fb      	ldr	r3, [r7, #12]
 800384e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003850:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8003854:	2b00      	cmp	r3, #0
 8003856:	d006      	beq.n	8003866 <HAL_ADC_Start_DMA+0xce>
        {
          /* Reset ADC error code fields related to regular conversions only */
          CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 8003858:	68fb      	ldr	r3, [r7, #12]
 800385a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800385c:	f023 0206 	bic.w	r2, r3, #6
 8003860:	68fb      	ldr	r3, [r7, #12]
 8003862:	659a      	str	r2, [r3, #88]	@ 0x58
 8003864:	e002      	b.n	800386c <HAL_ADC_Start_DMA+0xd4>
        }
        else
        {
          /* Reset all ADC error code fields */
          ADC_CLEAR_ERRORCODE(hadc);
 8003866:	68fb      	ldr	r3, [r7, #12]
 8003868:	2200      	movs	r2, #0
 800386a:	659a      	str	r2, [r3, #88]	@ 0x58
        }

        /* Set the DMA transfer complete callback */
        hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 800386c:	68fb      	ldr	r3, [r7, #12]
 800386e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003870:	4a28      	ldr	r2, [pc, #160]	@ (8003914 <HAL_ADC_Start_DMA+0x17c>)
 8003872:	63da      	str	r2, [r3, #60]	@ 0x3c

        /* Set the DMA half transfer complete callback */
        hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8003874:	68fb      	ldr	r3, [r7, #12]
 8003876:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003878:	4a27      	ldr	r2, [pc, #156]	@ (8003918 <HAL_ADC_Start_DMA+0x180>)
 800387a:	641a      	str	r2, [r3, #64]	@ 0x40

        /* Set the DMA error callback */
        hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 800387c:	68fb      	ldr	r3, [r7, #12]
 800387e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003880:	4a26      	ldr	r2, [pc, #152]	@ (800391c <HAL_ADC_Start_DMA+0x184>)
 8003882:	64da      	str	r2, [r3, #76]	@ 0x4c
        /* ADC start (in case of SW start):                                   */

        /* Clear regular group conversion flag and overrun flag               */
        /* (To ensure of no unknown state from potential previous ADC         */
        /* operations)                                                        */
        __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8003884:	68fb      	ldr	r3, [r7, #12]
 8003886:	681b      	ldr	r3, [r3, #0]
 8003888:	221c      	movs	r2, #28
 800388a:	601a      	str	r2, [r3, #0]

        /* Process unlocked */
        /* Unlock before starting ADC conversions: in case of potential         */
        /* interruption, to let the process to ADC IRQ Handler.                 */
        __HAL_UNLOCK(hadc);
 800388c:	68fb      	ldr	r3, [r7, #12]
 800388e:	2200      	movs	r2, #0
 8003890:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

        /* With DMA, overrun event is always considered as an error even if
           hadc->Init.Overrun is set to ADC_OVR_DATA_OVERWRITTEN. Therefore,
           ADC_IT_OVR is enabled. */
        __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8003894:	68fb      	ldr	r3, [r7, #12]
 8003896:	681b      	ldr	r3, [r3, #0]
 8003898:	685a      	ldr	r2, [r3, #4]
 800389a:	68fb      	ldr	r3, [r7, #12]
 800389c:	681b      	ldr	r3, [r3, #0]
 800389e:	f042 0210 	orr.w	r2, r2, #16
 80038a2:	605a      	str	r2, [r3, #4]
        {
          LL_ADC_REG_SetDataTransferMode(hadc->Instance, ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.ConversionDataManagement));
        }

#else
        LL_ADC_REG_SetDataTransferMode(hadc->Instance, (uint32_t)hadc->Init.ConversionDataManagement);
 80038a4:	68fb      	ldr	r3, [r7, #12]
 80038a6:	681a      	ldr	r2, [r3, #0]
 80038a8:	68fb      	ldr	r3, [r7, #12]
 80038aa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80038ac:	4619      	mov	r1, r3
 80038ae:	4610      	mov	r0, r2
 80038b0:	f7ff fc69 	bl	8003186 <LL_ADC_REG_SetDataTransferMode>
#endif


        /* Start the DMA channel */
        tmp_hal_status = HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 80038b4:	68fb      	ldr	r3, [r7, #12]
 80038b6:	6cd8      	ldr	r0, [r3, #76]	@ 0x4c
 80038b8:	68fb      	ldr	r3, [r7, #12]
 80038ba:	681b      	ldr	r3, [r3, #0]
 80038bc:	3340      	adds	r3, #64	@ 0x40
 80038be:	4619      	mov	r1, r3
 80038c0:	68ba      	ldr	r2, [r7, #8]
 80038c2:	687b      	ldr	r3, [r7, #4]
 80038c4:	f001 ff1c 	bl	8005700 <HAL_DMA_Start_IT>
 80038c8:	4603      	mov	r3, r0
 80038ca:	75fb      	strb	r3, [r7, #23]
        /* Enable conversion of regular group.                                  */
        /* If software start has been selected, conversion starts immediately.  */
        /* If external trigger has been selected, conversion will start at next */
        /* trigger event.                                                       */
        /* Start ADC group regular conversion */
        LL_ADC_REG_StartConversion(hadc->Instance);
 80038cc:	68fb      	ldr	r3, [r7, #12]
 80038ce:	681b      	ldr	r3, [r3, #0]
 80038d0:	4618      	mov	r0, r3
 80038d2:	f7ff fd85 	bl	80033e0 <LL_ADC_REG_StartConversion>
      if (tmp_hal_status == HAL_OK)
 80038d6:	e00d      	b.n	80038f4 <HAL_ADC_Start_DMA+0x15c>
      }
      else
      {
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 80038d8:	68fb      	ldr	r3, [r7, #12]
 80038da:	2200      	movs	r2, #0
 80038dc:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
      if (tmp_hal_status == HAL_OK)
 80038e0:	e008      	b.n	80038f4 <HAL_ADC_Start_DMA+0x15c>
      }

    }
    else
    {
      tmp_hal_status = HAL_ERROR;
 80038e2:	2301      	movs	r3, #1
 80038e4:	75fb      	strb	r3, [r7, #23]
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 80038e6:	68fb      	ldr	r3, [r7, #12]
 80038e8:	2200      	movs	r2, #0
 80038ea:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
 80038ee:	e001      	b.n	80038f4 <HAL_ADC_Start_DMA+0x15c>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 80038f0:	2302      	movs	r3, #2
 80038f2:	75fb      	strb	r3, [r7, #23]
  }

  /* Return function status */
  return tmp_hal_status;
 80038f4:	7dfb      	ldrb	r3, [r7, #23]
}
 80038f6:	4618      	mov	r0, r3
 80038f8:	3718      	adds	r7, #24
 80038fa:	46bd      	mov	sp, r7
 80038fc:	bd80      	pop	{r7, pc}
 80038fe:	bf00      	nop
 8003900:	40022000 	.word	0x40022000
 8003904:	40022100 	.word	0x40022100
 8003908:	40022300 	.word	0x40022300
 800390c:	58026300 	.word	0x58026300
 8003910:	fffff0fe 	.word	0xfffff0fe
 8003914:	0800465b 	.word	0x0800465b
 8003918:	08004733 	.word	0x08004733
 800391c:	0800474f 	.word	0x0800474f

08003920 <HAL_ADC_IRQHandler>:
  * @brief  Handle ADC interrupt request.
  * @param hadc ADC handle
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef *hadc)
{
 8003920:	b580      	push	{r7, lr}
 8003922:	b08a      	sub	sp, #40	@ 0x28
 8003924:	af00      	add	r7, sp, #0
 8003926:	6078      	str	r0, [r7, #4]
  uint32_t overrun_error = 0UL; /* flag set if overrun occurrence has to be considered as an error */
 8003928:	2300      	movs	r3, #0
 800392a:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t tmp_isr = hadc->Instance->ISR;
 800392c:	687b      	ldr	r3, [r7, #4]
 800392e:	681b      	ldr	r3, [r3, #0]
 8003930:	681b      	ldr	r3, [r3, #0]
 8003932:	61fb      	str	r3, [r7, #28]
  uint32_t tmp_ier = hadc->Instance->IER;
 8003934:	687b      	ldr	r3, [r7, #4]
 8003936:	681b      	ldr	r3, [r3, #0]
 8003938:	685b      	ldr	r3, [r3, #4]
 800393a:	61bb      	str	r3, [r7, #24]
  uint32_t tmp_adc_inj_is_trigger_source_sw_start;
  uint32_t tmp_adc_reg_is_trigger_source_sw_start;
  uint32_t tmp_cfgr;
  const ADC_TypeDef *tmpADC_Master;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 800393c:	687b      	ldr	r3, [r7, #4]
 800393e:	681b      	ldr	r3, [r3, #0]
 8003940:	4a87      	ldr	r2, [pc, #540]	@ (8003b60 <HAL_ADC_IRQHandler+0x240>)
 8003942:	4293      	cmp	r3, r2
 8003944:	d004      	beq.n	8003950 <HAL_ADC_IRQHandler+0x30>
 8003946:	687b      	ldr	r3, [r7, #4]
 8003948:	681b      	ldr	r3, [r3, #0]
 800394a:	4a86      	ldr	r2, [pc, #536]	@ (8003b64 <HAL_ADC_IRQHandler+0x244>)
 800394c:	4293      	cmp	r3, r2
 800394e:	d101      	bne.n	8003954 <HAL_ADC_IRQHandler+0x34>
 8003950:	4b85      	ldr	r3, [pc, #532]	@ (8003b68 <HAL_ADC_IRQHandler+0x248>)
 8003952:	e000      	b.n	8003956 <HAL_ADC_IRQHandler+0x36>
 8003954:	4b85      	ldr	r3, [pc, #532]	@ (8003b6c <HAL_ADC_IRQHandler+0x24c>)
 8003956:	4618      	mov	r0, r3
 8003958:	f7ff fc8a 	bl	8003270 <LL_ADC_GetMultimode>
 800395c:	6178      	str	r0, [r7, #20]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));

  /* ========== Check End of Sampling flag for ADC group regular ========== */
  if (((tmp_isr & ADC_FLAG_EOSMP) == ADC_FLAG_EOSMP) && ((tmp_ier & ADC_IT_EOSMP) == ADC_IT_EOSMP))
 800395e:	69fb      	ldr	r3, [r7, #28]
 8003960:	f003 0302 	and.w	r3, r3, #2
 8003964:	2b00      	cmp	r3, #0
 8003966:	d017      	beq.n	8003998 <HAL_ADC_IRQHandler+0x78>
 8003968:	69bb      	ldr	r3, [r7, #24]
 800396a:	f003 0302 	and.w	r3, r3, #2
 800396e:	2b00      	cmp	r3, #0
 8003970:	d012      	beq.n	8003998 <HAL_ADC_IRQHandler+0x78>
  {
    /* Update state machine on end of sampling status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8003972:	687b      	ldr	r3, [r7, #4]
 8003974:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003976:	f003 0310 	and.w	r3, r3, #16
 800397a:	2b00      	cmp	r3, #0
 800397c:	d105      	bne.n	800398a <HAL_ADC_IRQHandler+0x6a>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOSMP);
 800397e:	687b      	ldr	r3, [r7, #4]
 8003980:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003982:	f443 6200 	orr.w	r2, r3, #2048	@ 0x800
 8003986:	687b      	ldr	r3, [r7, #4]
 8003988:	655a      	str	r2, [r3, #84]	@ 0x54

    /* End Of Sampling callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->EndOfSamplingCallback(hadc);
#else
    HAL_ADCEx_EndOfSamplingCallback(hadc);
 800398a:	6878      	ldr	r0, [r7, #4]
 800398c:	f001 f8ec 	bl	8004b68 <HAL_ADCEx_EndOfSamplingCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear regular group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOSMP);
 8003990:	687b      	ldr	r3, [r7, #4]
 8003992:	681b      	ldr	r3, [r3, #0]
 8003994:	2202      	movs	r2, #2
 8003996:	601a      	str	r2, [r3, #0]
  }

  /* ====== Check ADC group regular end of unitary conversion sequence conversions ===== */
  if ((((tmp_isr & ADC_FLAG_EOC) == ADC_FLAG_EOC) && ((tmp_ier & ADC_IT_EOC) == ADC_IT_EOC)) ||
 8003998:	69fb      	ldr	r3, [r7, #28]
 800399a:	f003 0304 	and.w	r3, r3, #4
 800399e:	2b00      	cmp	r3, #0
 80039a0:	d004      	beq.n	80039ac <HAL_ADC_IRQHandler+0x8c>
 80039a2:	69bb      	ldr	r3, [r7, #24]
 80039a4:	f003 0304 	and.w	r3, r3, #4
 80039a8:	2b00      	cmp	r3, #0
 80039aa:	d10a      	bne.n	80039c2 <HAL_ADC_IRQHandler+0xa2>
      (((tmp_isr & ADC_FLAG_EOS) == ADC_FLAG_EOS) && ((tmp_ier & ADC_IT_EOS) == ADC_IT_EOS)))
 80039ac:	69fb      	ldr	r3, [r7, #28]
 80039ae:	f003 0308 	and.w	r3, r3, #8
  if ((((tmp_isr & ADC_FLAG_EOC) == ADC_FLAG_EOC) && ((tmp_ier & ADC_IT_EOC) == ADC_IT_EOC)) ||
 80039b2:	2b00      	cmp	r3, #0
 80039b4:	f000 8083 	beq.w	8003abe <HAL_ADC_IRQHandler+0x19e>
      (((tmp_isr & ADC_FLAG_EOS) == ADC_FLAG_EOS) && ((tmp_ier & ADC_IT_EOS) == ADC_IT_EOS)))
 80039b8:	69bb      	ldr	r3, [r7, #24]
 80039ba:	f003 0308 	and.w	r3, r3, #8
 80039be:	2b00      	cmp	r3, #0
 80039c0:	d07d      	beq.n	8003abe <HAL_ADC_IRQHandler+0x19e>
  {
    /* Update state machine on conversion status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 80039c2:	687b      	ldr	r3, [r7, #4]
 80039c4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80039c6:	f003 0310 	and.w	r3, r3, #16
 80039ca:	2b00      	cmp	r3, #0
 80039cc:	d105      	bne.n	80039da <HAL_ADC_IRQHandler+0xba>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 80039ce:	687b      	ldr	r3, [r7, #4]
 80039d0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80039d2:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 80039d6:	687b      	ldr	r3, [r7, #4]
 80039d8:	655a      	str	r2, [r3, #84]	@ 0x54
    }

    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going         */
    /* to disable interruption.                                               */
    if (LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 80039da:	687b      	ldr	r3, [r7, #4]
 80039dc:	681b      	ldr	r3, [r3, #0]
 80039de:	4618      	mov	r0, r3
 80039e0:	f7ff fb92 	bl	8003108 <LL_ADC_REG_IsTriggerSourceSWStart>
 80039e4:	4603      	mov	r3, r0
 80039e6:	2b00      	cmp	r3, #0
 80039e8:	d062      	beq.n	8003ab0 <HAL_ADC_IRQHandler+0x190>
    {
      /* Get relevant register CFGR in ADC instance of ADC master or slave    */
      /* in function of multimode state (for devices with multimode           */
      /* available).                                                          */
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 80039ea:	687b      	ldr	r3, [r7, #4]
 80039ec:	681b      	ldr	r3, [r3, #0]
 80039ee:	4a5d      	ldr	r2, [pc, #372]	@ (8003b64 <HAL_ADC_IRQHandler+0x244>)
 80039f0:	4293      	cmp	r3, r2
 80039f2:	d002      	beq.n	80039fa <HAL_ADC_IRQHandler+0xda>
 80039f4:	687b      	ldr	r3, [r7, #4]
 80039f6:	681b      	ldr	r3, [r3, #0]
 80039f8:	e000      	b.n	80039fc <HAL_ADC_IRQHandler+0xdc>
 80039fa:	4b59      	ldr	r3, [pc, #356]	@ (8003b60 <HAL_ADC_IRQHandler+0x240>)
 80039fc:	687a      	ldr	r2, [r7, #4]
 80039fe:	6812      	ldr	r2, [r2, #0]
 8003a00:	4293      	cmp	r3, r2
 8003a02:	d008      	beq.n	8003a16 <HAL_ADC_IRQHandler+0xf6>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8003a04:	697b      	ldr	r3, [r7, #20]
 8003a06:	2b00      	cmp	r3, #0
 8003a08:	d005      	beq.n	8003a16 <HAL_ADC_IRQHandler+0xf6>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 8003a0a:	697b      	ldr	r3, [r7, #20]
 8003a0c:	2b05      	cmp	r3, #5
 8003a0e:	d002      	beq.n	8003a16 <HAL_ADC_IRQHandler+0xf6>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 8003a10:	697b      	ldr	r3, [r7, #20]
 8003a12:	2b09      	cmp	r3, #9
 8003a14:	d104      	bne.n	8003a20 <HAL_ADC_IRQHandler+0x100>
         )
      {
        /* check CONT bit directly in handle ADC CFGR register */
        tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 8003a16:	687b      	ldr	r3, [r7, #4]
 8003a18:	681b      	ldr	r3, [r3, #0]
 8003a1a:	68db      	ldr	r3, [r3, #12]
 8003a1c:	623b      	str	r3, [r7, #32]
 8003a1e:	e00c      	b.n	8003a3a <HAL_ADC_IRQHandler+0x11a>
      }
      else
      {
        /* else need to check Master ADC CONT bit */
        tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 8003a20:	687b      	ldr	r3, [r7, #4]
 8003a22:	681b      	ldr	r3, [r3, #0]
 8003a24:	4a4f      	ldr	r2, [pc, #316]	@ (8003b64 <HAL_ADC_IRQHandler+0x244>)
 8003a26:	4293      	cmp	r3, r2
 8003a28:	d002      	beq.n	8003a30 <HAL_ADC_IRQHandler+0x110>
 8003a2a:	687b      	ldr	r3, [r7, #4]
 8003a2c:	681b      	ldr	r3, [r3, #0]
 8003a2e:	e000      	b.n	8003a32 <HAL_ADC_IRQHandler+0x112>
 8003a30:	4b4b      	ldr	r3, [pc, #300]	@ (8003b60 <HAL_ADC_IRQHandler+0x240>)
 8003a32:	613b      	str	r3, [r7, #16]
        tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
 8003a34:	693b      	ldr	r3, [r7, #16]
 8003a36:	68db      	ldr	r3, [r3, #12]
 8003a38:	623b      	str	r3, [r7, #32]
      }

      /* Carry on if continuous mode is disabled */
      if (READ_BIT(tmp_cfgr, ADC_CFGR_CONT) != ADC_CFGR_CONT)
 8003a3a:	6a3b      	ldr	r3, [r7, #32]
 8003a3c:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8003a40:	2b00      	cmp	r3, #0
 8003a42:	d135      	bne.n	8003ab0 <HAL_ADC_IRQHandler+0x190>
      {
        /* If End of Sequence is reached, disable interrupts */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 8003a44:	687b      	ldr	r3, [r7, #4]
 8003a46:	681b      	ldr	r3, [r3, #0]
 8003a48:	681b      	ldr	r3, [r3, #0]
 8003a4a:	f003 0308 	and.w	r3, r3, #8
 8003a4e:	2b08      	cmp	r3, #8
 8003a50:	d12e      	bne.n	8003ab0 <HAL_ADC_IRQHandler+0x190>
        {
          /* Allowed to modify bits ADC_IT_EOC/ADC_IT_EOS only if bit         */
          /* ADSTART==0 (no conversion on going)                              */
          if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8003a52:	687b      	ldr	r3, [r7, #4]
 8003a54:	681b      	ldr	r3, [r3, #0]
 8003a56:	4618      	mov	r0, r3
 8003a58:	f7ff fcd6 	bl	8003408 <LL_ADC_REG_IsConversionOngoing>
 8003a5c:	4603      	mov	r3, r0
 8003a5e:	2b00      	cmp	r3, #0
 8003a60:	d11a      	bne.n	8003a98 <HAL_ADC_IRQHandler+0x178>
          {
            /* Disable ADC end of sequence conversion interrupt */
            /* Note: Overrun interrupt was enabled with EOC interrupt in      */
            /* HAL_Start_IT(), but is not disabled here because can be used   */
            /* by overrun IRQ process below.                                  */
            __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC | ADC_IT_EOS);
 8003a62:	687b      	ldr	r3, [r7, #4]
 8003a64:	681b      	ldr	r3, [r3, #0]
 8003a66:	685a      	ldr	r2, [r3, #4]
 8003a68:	687b      	ldr	r3, [r7, #4]
 8003a6a:	681b      	ldr	r3, [r3, #0]
 8003a6c:	f022 020c 	bic.w	r2, r2, #12
 8003a70:	605a      	str	r2, [r3, #4]

            /* Set ADC state */
            CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8003a72:	687b      	ldr	r3, [r7, #4]
 8003a74:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003a76:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8003a7a:	687b      	ldr	r3, [r7, #4]
 8003a7c:	655a      	str	r2, [r3, #84]	@ 0x54

            if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8003a7e:	687b      	ldr	r3, [r7, #4]
 8003a80:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003a82:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8003a86:	2b00      	cmp	r3, #0
 8003a88:	d112      	bne.n	8003ab0 <HAL_ADC_IRQHandler+0x190>
            {
              SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8003a8a:	687b      	ldr	r3, [r7, #4]
 8003a8c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003a8e:	f043 0201 	orr.w	r2, r3, #1
 8003a92:	687b      	ldr	r3, [r7, #4]
 8003a94:	655a      	str	r2, [r3, #84]	@ 0x54
 8003a96:	e00b      	b.n	8003ab0 <HAL_ADC_IRQHandler+0x190>
            }
          }
          else
          {
            /* Change ADC state to error state */
            SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003a98:	687b      	ldr	r3, [r7, #4]
 8003a9a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003a9c:	f043 0210 	orr.w	r2, r3, #16
 8003aa0:	687b      	ldr	r3, [r7, #4]
 8003aa2:	655a      	str	r2, [r3, #84]	@ 0x54

            /* Set ADC error code to ADC peripheral internal error */
            SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003aa4:	687b      	ldr	r3, [r7, #4]
 8003aa6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003aa8:	f043 0201 	orr.w	r2, r3, #1
 8003aac:	687b      	ldr	r3, [r7, #4]
 8003aae:	659a      	str	r2, [r3, #88]	@ 0x58
    /*       possibility to use:                                              */
    /*        " if( __HAL_ADC_GET_FLAG(&hadc, ADC_FLAG_EOS)) "                */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8003ab0:	6878      	ldr	r0, [r7, #4]
 8003ab2:	f7fd ff27 	bl	8001904 <HAL_ADC_ConvCpltCallback>
    /* Clear regular group conversion flag */
    /* Note: in case of overrun set to ADC_OVR_DATA_PRESERVED, end of         */
    /*       conversion flags clear induces the release of the preserved data.*/
    /*       Therefore, if the preserved data value is needed, it must be     */
    /*       read preliminarily into HAL_ADC_ConvCpltCallback().              */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 8003ab6:	687b      	ldr	r3, [r7, #4]
 8003ab8:	681b      	ldr	r3, [r3, #0]
 8003aba:	220c      	movs	r2, #12
 8003abc:	601a      	str	r2, [r3, #0]
  }

  /* ====== Check ADC group injected end of unitary conversion sequence conversions ===== */
  if ((((tmp_isr & ADC_FLAG_JEOC) == ADC_FLAG_JEOC) && ((tmp_ier & ADC_IT_JEOC) == ADC_IT_JEOC)) ||
 8003abe:	69fb      	ldr	r3, [r7, #28]
 8003ac0:	f003 0320 	and.w	r3, r3, #32
 8003ac4:	2b00      	cmp	r3, #0
 8003ac6:	d004      	beq.n	8003ad2 <HAL_ADC_IRQHandler+0x1b2>
 8003ac8:	69bb      	ldr	r3, [r7, #24]
 8003aca:	f003 0320 	and.w	r3, r3, #32
 8003ace:	2b00      	cmp	r3, #0
 8003ad0:	d10b      	bne.n	8003aea <HAL_ADC_IRQHandler+0x1ca>
      (((tmp_isr & ADC_FLAG_JEOS) == ADC_FLAG_JEOS) && ((tmp_ier & ADC_IT_JEOS) == ADC_IT_JEOS)))
 8003ad2:	69fb      	ldr	r3, [r7, #28]
 8003ad4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
  if ((((tmp_isr & ADC_FLAG_JEOC) == ADC_FLAG_JEOC) && ((tmp_ier & ADC_IT_JEOC) == ADC_IT_JEOC)) ||
 8003ad8:	2b00      	cmp	r3, #0
 8003ada:	f000 80a0 	beq.w	8003c1e <HAL_ADC_IRQHandler+0x2fe>
      (((tmp_isr & ADC_FLAG_JEOS) == ADC_FLAG_JEOS) && ((tmp_ier & ADC_IT_JEOS) == ADC_IT_JEOS)))
 8003ade:	69bb      	ldr	r3, [r7, #24]
 8003ae0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003ae4:	2b00      	cmp	r3, #0
 8003ae6:	f000 809a 	beq.w	8003c1e <HAL_ADC_IRQHandler+0x2fe>
  {
    /* Update state machine on conversion status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8003aea:	687b      	ldr	r3, [r7, #4]
 8003aec:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003aee:	f003 0310 	and.w	r3, r3, #16
 8003af2:	2b00      	cmp	r3, #0
 8003af4:	d105      	bne.n	8003b02 <HAL_ADC_IRQHandler+0x1e2>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 8003af6:	687b      	ldr	r3, [r7, #4]
 8003af8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003afa:	f443 5200 	orr.w	r2, r3, #8192	@ 0x2000
 8003afe:	687b      	ldr	r3, [r7, #4]
 8003b00:	655a      	str	r2, [r3, #84]	@ 0x54
    }

    /* Retrieve ADC configuration */
    tmp_adc_inj_is_trigger_source_sw_start = LL_ADC_INJ_IsTriggerSourceSWStart(hadc->Instance);
 8003b02:	687b      	ldr	r3, [r7, #4]
 8003b04:	681b      	ldr	r3, [r3, #0]
 8003b06:	4618      	mov	r0, r3
 8003b08:	f7ff fb50 	bl	80031ac <LL_ADC_INJ_IsTriggerSourceSWStart>
 8003b0c:	60f8      	str	r0, [r7, #12]
    tmp_adc_reg_is_trigger_source_sw_start = LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance);
 8003b0e:	687b      	ldr	r3, [r7, #4]
 8003b10:	681b      	ldr	r3, [r3, #0]
 8003b12:	4618      	mov	r0, r3
 8003b14:	f7ff faf8 	bl	8003108 <LL_ADC_REG_IsTriggerSourceSWStart>
 8003b18:	60b8      	str	r0, [r7, #8]
    /* Get relevant register CFGR in ADC instance of ADC master or slave  */
    /* in function of multimode state (for devices with multimode         */
    /* available).                                                        */
    if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8003b1a:	687b      	ldr	r3, [r7, #4]
 8003b1c:	681b      	ldr	r3, [r3, #0]
 8003b1e:	4a11      	ldr	r2, [pc, #68]	@ (8003b64 <HAL_ADC_IRQHandler+0x244>)
 8003b20:	4293      	cmp	r3, r2
 8003b22:	d002      	beq.n	8003b2a <HAL_ADC_IRQHandler+0x20a>
 8003b24:	687b      	ldr	r3, [r7, #4]
 8003b26:	681b      	ldr	r3, [r3, #0]
 8003b28:	e000      	b.n	8003b2c <HAL_ADC_IRQHandler+0x20c>
 8003b2a:	4b0d      	ldr	r3, [pc, #52]	@ (8003b60 <HAL_ADC_IRQHandler+0x240>)
 8003b2c:	687a      	ldr	r2, [r7, #4]
 8003b2e:	6812      	ldr	r2, [r2, #0]
 8003b30:	4293      	cmp	r3, r2
 8003b32:	d008      	beq.n	8003b46 <HAL_ADC_IRQHandler+0x226>
        || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8003b34:	697b      	ldr	r3, [r7, #20]
 8003b36:	2b00      	cmp	r3, #0
 8003b38:	d005      	beq.n	8003b46 <HAL_ADC_IRQHandler+0x226>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_REG_SIMULT)
 8003b3a:	697b      	ldr	r3, [r7, #20]
 8003b3c:	2b06      	cmp	r3, #6
 8003b3e:	d002      	beq.n	8003b46 <HAL_ADC_IRQHandler+0x226>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_REG_INTERL)
 8003b40:	697b      	ldr	r3, [r7, #20]
 8003b42:	2b07      	cmp	r3, #7
 8003b44:	d104      	bne.n	8003b50 <HAL_ADC_IRQHandler+0x230>
       )
    {
      tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 8003b46:	687b      	ldr	r3, [r7, #4]
 8003b48:	681b      	ldr	r3, [r3, #0]
 8003b4a:	68db      	ldr	r3, [r3, #12]
 8003b4c:	623b      	str	r3, [r7, #32]
 8003b4e:	e014      	b.n	8003b7a <HAL_ADC_IRQHandler+0x25a>
    }
    else
    {
      tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 8003b50:	687b      	ldr	r3, [r7, #4]
 8003b52:	681b      	ldr	r3, [r3, #0]
 8003b54:	4a03      	ldr	r2, [pc, #12]	@ (8003b64 <HAL_ADC_IRQHandler+0x244>)
 8003b56:	4293      	cmp	r3, r2
 8003b58:	d00a      	beq.n	8003b70 <HAL_ADC_IRQHandler+0x250>
 8003b5a:	687b      	ldr	r3, [r7, #4]
 8003b5c:	681b      	ldr	r3, [r3, #0]
 8003b5e:	e008      	b.n	8003b72 <HAL_ADC_IRQHandler+0x252>
 8003b60:	40022000 	.word	0x40022000
 8003b64:	40022100 	.word	0x40022100
 8003b68:	40022300 	.word	0x40022300
 8003b6c:	58026300 	.word	0x58026300
 8003b70:	4b84      	ldr	r3, [pc, #528]	@ (8003d84 <HAL_ADC_IRQHandler+0x464>)
 8003b72:	613b      	str	r3, [r7, #16]
      tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
 8003b74:	693b      	ldr	r3, [r7, #16]
 8003b76:	68db      	ldr	r3, [r3, #12]
 8003b78:	623b      	str	r3, [r7, #32]
    /* Disable interruption if no further conversion upcoming by injected     */
    /* external trigger or by automatic injected conversion with regular      */
    /* group having no further conversion upcoming (same conditions as        */
    /* regular group interruption disabling above),                           */
    /* and if injected scan sequence is completed.                            */
    if (tmp_adc_inj_is_trigger_source_sw_start != 0UL)
 8003b7a:	68fb      	ldr	r3, [r7, #12]
 8003b7c:	2b00      	cmp	r3, #0
 8003b7e:	d047      	beq.n	8003c10 <HAL_ADC_IRQHandler+0x2f0>
    {
      if ((READ_BIT(tmp_cfgr, ADC_CFGR_JAUTO) == 0UL) ||
 8003b80:	6a3b      	ldr	r3, [r7, #32]
 8003b82:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003b86:	2b00      	cmp	r3, #0
 8003b88:	d007      	beq.n	8003b9a <HAL_ADC_IRQHandler+0x27a>
 8003b8a:	68bb      	ldr	r3, [r7, #8]
 8003b8c:	2b00      	cmp	r3, #0
 8003b8e:	d03f      	beq.n	8003c10 <HAL_ADC_IRQHandler+0x2f0>
          ((tmp_adc_reg_is_trigger_source_sw_start != 0UL) &&
           (READ_BIT(tmp_cfgr, ADC_CFGR_CONT) == 0UL)))
 8003b90:	6a3b      	ldr	r3, [r7, #32]
 8003b92:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
          ((tmp_adc_reg_is_trigger_source_sw_start != 0UL) &&
 8003b96:	2b00      	cmp	r3, #0
 8003b98:	d13a      	bne.n	8003c10 <HAL_ADC_IRQHandler+0x2f0>
      {
        /* If End of Sequence is reached, disable interrupts */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS))
 8003b9a:	687b      	ldr	r3, [r7, #4]
 8003b9c:	681b      	ldr	r3, [r3, #0]
 8003b9e:	681b      	ldr	r3, [r3, #0]
 8003ba0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003ba4:	2b40      	cmp	r3, #64	@ 0x40
 8003ba6:	d133      	bne.n	8003c10 <HAL_ADC_IRQHandler+0x2f0>
          /* when the last context has been fully processed, JSQR is reset      */
          /* by the hardware. Even if no injected conversion is planned to come */
          /* (queue empty, triggers are ignored), it can start again            */
          /* immediately after setting a new context (JADSTART is still set).   */
          /* Therefore, state of HAL ADC injected group is kept to busy.        */
          if (READ_BIT(tmp_cfgr, ADC_CFGR_JQM) == 0UL)
 8003ba8:	6a3b      	ldr	r3, [r7, #32]
 8003baa:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003bae:	2b00      	cmp	r3, #0
 8003bb0:	d12e      	bne.n	8003c10 <HAL_ADC_IRQHandler+0x2f0>
          {
            /* Allowed to modify bits ADC_IT_JEOC/ADC_IT_JEOS only if bit       */
            /* JADSTART==0 (no conversion on going)                             */
            if (LL_ADC_INJ_IsConversionOngoing(hadc->Instance) == 0UL)
 8003bb2:	687b      	ldr	r3, [r7, #4]
 8003bb4:	681b      	ldr	r3, [r3, #0]
 8003bb6:	4618      	mov	r0, r3
 8003bb8:	f7ff fc39 	bl	800342e <LL_ADC_INJ_IsConversionOngoing>
 8003bbc:	4603      	mov	r3, r0
 8003bbe:	2b00      	cmp	r3, #0
 8003bc0:	d11a      	bne.n	8003bf8 <HAL_ADC_IRQHandler+0x2d8>
            {
              /* Disable ADC end of sequence conversion interrupt  */
              __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC | ADC_IT_JEOS);
 8003bc2:	687b      	ldr	r3, [r7, #4]
 8003bc4:	681b      	ldr	r3, [r3, #0]
 8003bc6:	685a      	ldr	r2, [r3, #4]
 8003bc8:	687b      	ldr	r3, [r7, #4]
 8003bca:	681b      	ldr	r3, [r3, #0]
 8003bcc:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8003bd0:	605a      	str	r2, [r3, #4]

              /* Set ADC state */
              CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);
 8003bd2:	687b      	ldr	r3, [r7, #4]
 8003bd4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003bd6:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8003bda:	687b      	ldr	r3, [r7, #4]
 8003bdc:	655a      	str	r2, [r3, #84]	@ 0x54

              if ((hadc->State & HAL_ADC_STATE_REG_BUSY) == 0UL)
 8003bde:	687b      	ldr	r3, [r7, #4]
 8003be0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003be2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003be6:	2b00      	cmp	r3, #0
 8003be8:	d112      	bne.n	8003c10 <HAL_ADC_IRQHandler+0x2f0>
              {
                SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8003bea:	687b      	ldr	r3, [r7, #4]
 8003bec:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003bee:	f043 0201 	orr.w	r2, r3, #1
 8003bf2:	687b      	ldr	r3, [r7, #4]
 8003bf4:	655a      	str	r2, [r3, #84]	@ 0x54
 8003bf6:	e00b      	b.n	8003c10 <HAL_ADC_IRQHandler+0x2f0>
              }
            }
            else
            {
              /* Update ADC state machine to error */
              SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003bf8:	687b      	ldr	r3, [r7, #4]
 8003bfa:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003bfc:	f043 0210 	orr.w	r2, r3, #16
 8003c00:	687b      	ldr	r3, [r7, #4]
 8003c02:	655a      	str	r2, [r3, #84]	@ 0x54

              /* Set ADC error code to ADC peripheral internal error */
              SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003c04:	687b      	ldr	r3, [r7, #4]
 8003c06:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003c08:	f043 0201 	orr.w	r2, r3, #1
 8003c0c:	687b      	ldr	r3, [r7, #4]
 8003c0e:	659a      	str	r2, [r3, #88]	@ 0x58
              interruption has been triggered by end of conversion or end of
              sequence.    */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->InjectedConvCpltCallback(hadc);
#else
    HAL_ADCEx_InjectedConvCpltCallback(hadc);
 8003c10:	6878      	ldr	r0, [r7, #4]
 8003c12:	f000 ff81 	bl	8004b18 <HAL_ADCEx_InjectedConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear injected group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JEOC | ADC_FLAG_JEOS);
 8003c16:	687b      	ldr	r3, [r7, #4]
 8003c18:	681b      	ldr	r3, [r3, #0]
 8003c1a:	2260      	movs	r2, #96	@ 0x60
 8003c1c:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check Analog watchdog 1 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD1) == ADC_FLAG_AWD1) && ((tmp_ier & ADC_IT_AWD1) == ADC_IT_AWD1))
 8003c1e:	69fb      	ldr	r3, [r7, #28]
 8003c20:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003c24:	2b00      	cmp	r3, #0
 8003c26:	d011      	beq.n	8003c4c <HAL_ADC_IRQHandler+0x32c>
 8003c28:	69bb      	ldr	r3, [r7, #24]
 8003c2a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003c2e:	2b00      	cmp	r3, #0
 8003c30:	d00c      	beq.n	8003c4c <HAL_ADC_IRQHandler+0x32c>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 8003c32:	687b      	ldr	r3, [r7, #4]
 8003c34:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003c36:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 8003c3a:	687b      	ldr	r3, [r7, #4]
 8003c3c:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Level out of window 1 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindowCallback(hadc);
#else
    HAL_ADC_LevelOutOfWindowCallback(hadc);
 8003c3e:	6878      	ldr	r0, [r7, #4]
 8003c40:	f000 f8b2 	bl	8003da8 <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD1);
 8003c44:	687b      	ldr	r3, [r7, #4]
 8003c46:	681b      	ldr	r3, [r3, #0]
 8003c48:	2280      	movs	r2, #128	@ 0x80
 8003c4a:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check analog watchdog 2 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD2) == ADC_FLAG_AWD2) && ((tmp_ier & ADC_IT_AWD2) == ADC_IT_AWD2))
 8003c4c:	69fb      	ldr	r3, [r7, #28]
 8003c4e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003c52:	2b00      	cmp	r3, #0
 8003c54:	d012      	beq.n	8003c7c <HAL_ADC_IRQHandler+0x35c>
 8003c56:	69bb      	ldr	r3, [r7, #24]
 8003c58:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003c5c:	2b00      	cmp	r3, #0
 8003c5e:	d00d      	beq.n	8003c7c <HAL_ADC_IRQHandler+0x35c>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD2);
 8003c60:	687b      	ldr	r3, [r7, #4]
 8003c62:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003c64:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 8003c68:	687b      	ldr	r3, [r7, #4]
 8003c6a:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Level out of window 2 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindow2Callback(hadc);
#else
    HAL_ADCEx_LevelOutOfWindow2Callback(hadc);
 8003c6c:	6878      	ldr	r0, [r7, #4]
 8003c6e:	f000 ff67 	bl	8004b40 <HAL_ADCEx_LevelOutOfWindow2Callback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD2);
 8003c72:	687b      	ldr	r3, [r7, #4]
 8003c74:	681b      	ldr	r3, [r3, #0]
 8003c76:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8003c7a:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check analog watchdog 3 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD3) == ADC_FLAG_AWD3) && ((tmp_ier & ADC_IT_AWD3) == ADC_IT_AWD3))
 8003c7c:	69fb      	ldr	r3, [r7, #28]
 8003c7e:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8003c82:	2b00      	cmp	r3, #0
 8003c84:	d012      	beq.n	8003cac <HAL_ADC_IRQHandler+0x38c>
 8003c86:	69bb      	ldr	r3, [r7, #24]
 8003c88:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8003c8c:	2b00      	cmp	r3, #0
 8003c8e:	d00d      	beq.n	8003cac <HAL_ADC_IRQHandler+0x38c>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD3);
 8003c90:	687b      	ldr	r3, [r7, #4]
 8003c92:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003c94:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 8003c98:	687b      	ldr	r3, [r7, #4]
 8003c9a:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Level out of window 3 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindow3Callback(hadc);
#else
    HAL_ADCEx_LevelOutOfWindow3Callback(hadc);
 8003c9c:	6878      	ldr	r0, [r7, #4]
 8003c9e:	f000 ff59 	bl	8004b54 <HAL_ADCEx_LevelOutOfWindow3Callback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD3);
 8003ca2:	687b      	ldr	r3, [r7, #4]
 8003ca4:	681b      	ldr	r3, [r3, #0]
 8003ca6:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8003caa:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check Overrun flag ========== */
  if (((tmp_isr & ADC_FLAG_OVR) == ADC_FLAG_OVR) && ((tmp_ier & ADC_IT_OVR) == ADC_IT_OVR))
 8003cac:	69fb      	ldr	r3, [r7, #28]
 8003cae:	f003 0310 	and.w	r3, r3, #16
 8003cb2:	2b00      	cmp	r3, #0
 8003cb4:	d043      	beq.n	8003d3e <HAL_ADC_IRQHandler+0x41e>
 8003cb6:	69bb      	ldr	r3, [r7, #24]
 8003cb8:	f003 0310 	and.w	r3, r3, #16
 8003cbc:	2b00      	cmp	r3, #0
 8003cbe:	d03e      	beq.n	8003d3e <HAL_ADC_IRQHandler+0x41e>
    /* overrun event is not considered as an error.                           */
    /* (cf ref manual "Managing conversions without using the DMA and without */
    /* overrun ")                                                             */
    /* Exception for usage with DMA overrun event always considered as an     */
    /* error.                                                                 */
    if (hadc->Init.Overrun == ADC_OVR_DATA_PRESERVED)
 8003cc0:	687b      	ldr	r3, [r7, #4]
 8003cc2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003cc4:	2b00      	cmp	r3, #0
 8003cc6:	d102      	bne.n	8003cce <HAL_ADC_IRQHandler+0x3ae>
    {
      overrun_error = 1UL;
 8003cc8:	2301      	movs	r3, #1
 8003cca:	627b      	str	r3, [r7, #36]	@ 0x24
 8003ccc:	e021      	b.n	8003d12 <HAL_ADC_IRQHandler+0x3f2>
    }
    else
    {
      /* Check DMA configuration */
      if (tmp_multimode_config != LL_ADC_MULTI_INDEPENDENT)
 8003cce:	697b      	ldr	r3, [r7, #20]
 8003cd0:	2b00      	cmp	r3, #0
 8003cd2:	d015      	beq.n	8003d00 <HAL_ADC_IRQHandler+0x3e0>
      {
        /* Multimode (when feature is available) is enabled,
           Common Control Register MDMA bits must be checked. */
        if (LL_ADC_GetMultiDMATransfer(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) != LL_ADC_MULTI_REG_DMA_EACH_ADC)
 8003cd4:	687b      	ldr	r3, [r7, #4]
 8003cd6:	681b      	ldr	r3, [r3, #0]
 8003cd8:	4a2a      	ldr	r2, [pc, #168]	@ (8003d84 <HAL_ADC_IRQHandler+0x464>)
 8003cda:	4293      	cmp	r3, r2
 8003cdc:	d004      	beq.n	8003ce8 <HAL_ADC_IRQHandler+0x3c8>
 8003cde:	687b      	ldr	r3, [r7, #4]
 8003ce0:	681b      	ldr	r3, [r3, #0]
 8003ce2:	4a29      	ldr	r2, [pc, #164]	@ (8003d88 <HAL_ADC_IRQHandler+0x468>)
 8003ce4:	4293      	cmp	r3, r2
 8003ce6:	d101      	bne.n	8003cec <HAL_ADC_IRQHandler+0x3cc>
 8003ce8:	4b28      	ldr	r3, [pc, #160]	@ (8003d8c <HAL_ADC_IRQHandler+0x46c>)
 8003cea:	e000      	b.n	8003cee <HAL_ADC_IRQHandler+0x3ce>
 8003cec:	4b28      	ldr	r3, [pc, #160]	@ (8003d90 <HAL_ADC_IRQHandler+0x470>)
 8003cee:	4618      	mov	r0, r3
 8003cf0:	f7ff facc 	bl	800328c <LL_ADC_GetMultiDMATransfer>
 8003cf4:	4603      	mov	r3, r0
 8003cf6:	2b00      	cmp	r3, #0
 8003cf8:	d00b      	beq.n	8003d12 <HAL_ADC_IRQHandler+0x3f2>
        {
          overrun_error = 1UL;
 8003cfa:	2301      	movs	r3, #1
 8003cfc:	627b      	str	r3, [r7, #36]	@ 0x24
 8003cfe:	e008      	b.n	8003d12 <HAL_ADC_IRQHandler+0x3f2>
        }
      }
      else
      {
        /* Multimode not set or feature not available or ADC independent */
        if ((hadc->Instance->CFGR & ADC_CFGR_DMNGT) != 0UL)
 8003d00:	687b      	ldr	r3, [r7, #4]
 8003d02:	681b      	ldr	r3, [r3, #0]
 8003d04:	68db      	ldr	r3, [r3, #12]
 8003d06:	f003 0303 	and.w	r3, r3, #3
 8003d0a:	2b00      	cmp	r3, #0
 8003d0c:	d001      	beq.n	8003d12 <HAL_ADC_IRQHandler+0x3f2>
        {
          overrun_error = 1UL;
 8003d0e:	2301      	movs	r3, #1
 8003d10:	627b      	str	r3, [r7, #36]	@ 0x24
        }
      }
    }

    if (overrun_error == 1UL)
 8003d12:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003d14:	2b01      	cmp	r3, #1
 8003d16:	d10e      	bne.n	8003d36 <HAL_ADC_IRQHandler+0x416>
    {
      /* Change ADC state to error state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_OVR);
 8003d18:	687b      	ldr	r3, [r7, #4]
 8003d1a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003d1c:	f443 6280 	orr.w	r2, r3, #1024	@ 0x400
 8003d20:	687b      	ldr	r3, [r7, #4]
 8003d22:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Set ADC error code to overrun */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 8003d24:	687b      	ldr	r3, [r7, #4]
 8003d26:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003d28:	f043 0202 	orr.w	r2, r3, #2
 8003d2c:	687b      	ldr	r3, [r7, #4]
 8003d2e:	659a      	str	r2, [r3, #88]	@ 0x58
      /*       Therefore, old ADC conversion data can be retrieved in         */
      /*       function "HAL_ADC_ErrorCallback()".                            */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ErrorCallback(hadc);
#else
      HAL_ADC_ErrorCallback(hadc);
 8003d30:	6878      	ldr	r0, [r7, #4]
 8003d32:	f000 f843 	bl	8003dbc <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    }

    /* Clear ADC overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 8003d36:	687b      	ldr	r3, [r7, #4]
 8003d38:	681b      	ldr	r3, [r3, #0]
 8003d3a:	2210      	movs	r2, #16
 8003d3c:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check Injected context queue overflow flag ========== */
  if (((tmp_isr & ADC_FLAG_JQOVF) == ADC_FLAG_JQOVF) && ((tmp_ier & ADC_IT_JQOVF) == ADC_IT_JQOVF))
 8003d3e:	69fb      	ldr	r3, [r7, #28]
 8003d40:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003d44:	2b00      	cmp	r3, #0
 8003d46:	d018      	beq.n	8003d7a <HAL_ADC_IRQHandler+0x45a>
 8003d48:	69bb      	ldr	r3, [r7, #24]
 8003d4a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003d4e:	2b00      	cmp	r3, #0
 8003d50:	d013      	beq.n	8003d7a <HAL_ADC_IRQHandler+0x45a>
  {
    /* Change ADC state to overrun state */
    SET_BIT(hadc->State, HAL_ADC_STATE_INJ_JQOVF);
 8003d52:	687b      	ldr	r3, [r7, #4]
 8003d54:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003d56:	f443 4280 	orr.w	r2, r3, #16384	@ 0x4000
 8003d5a:	687b      	ldr	r3, [r7, #4]
 8003d5c:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Set ADC error code to Injected context queue overflow */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_JQOVF);
 8003d5e:	687b      	ldr	r3, [r7, #4]
 8003d60:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003d62:	f043 0208 	orr.w	r2, r3, #8
 8003d66:	687b      	ldr	r3, [r7, #4]
 8003d68:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Clear the Injected context queue overflow flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JQOVF);
 8003d6a:	687b      	ldr	r3, [r7, #4]
 8003d6c:	681b      	ldr	r3, [r3, #0]
 8003d6e:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8003d72:	601a      	str	r2, [r3, #0]

    /* Injected context queue overflow callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->InjectedQueueOverflowCallback(hadc);
#else
    HAL_ADCEx_InjectedQueueOverflowCallback(hadc);
 8003d74:	6878      	ldr	r0, [r7, #4]
 8003d76:	f000 fed9 	bl	8004b2c <HAL_ADCEx_InjectedQueueOverflowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
  }

}
 8003d7a:	bf00      	nop
 8003d7c:	3728      	adds	r7, #40	@ 0x28
 8003d7e:	46bd      	mov	sp, r7
 8003d80:	bd80      	pop	{r7, pc}
 8003d82:	bf00      	nop
 8003d84:	40022000 	.word	0x40022000
 8003d88:	40022100 	.word	0x40022100
 8003d8c:	40022300 	.word	0x40022300
 8003d90:	58026300 	.word	0x58026300

08003d94 <HAL_ADC_ConvHalfCpltCallback>:
  * @brief  Conversion DMA half-transfer callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef *hadc)
{
 8003d94:	b480      	push	{r7}
 8003d96:	b083      	sub	sp, #12
 8003d98:	af00      	add	r7, sp, #0
 8003d9a:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvHalfCpltCallback must be implemented in the user file.
  */
}
 8003d9c:	bf00      	nop
 8003d9e:	370c      	adds	r7, #12
 8003da0:	46bd      	mov	sp, r7
 8003da2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003da6:	4770      	bx	lr

08003da8 <HAL_ADC_LevelOutOfWindowCallback>:
  * @brief  Analog watchdog 1 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef *hadc)
{
 8003da8:	b480      	push	{r7}
 8003daa:	b083      	sub	sp, #12
 8003dac:	af00      	add	r7, sp, #0
 8003dae:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_LevelOutOfWindowCallback must be implemented in the user file.
  */
}
 8003db0:	bf00      	nop
 8003db2:	370c      	adds	r7, #12
 8003db4:	46bd      	mov	sp, r7
 8003db6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003dba:	4770      	bx	lr

08003dbc <HAL_ADC_ErrorCallback>:
  *           (this function is also clearing overrun flag)
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8003dbc:	b480      	push	{r7}
 8003dbe:	b083      	sub	sp, #12
 8003dc0:	af00      	add	r7, sp, #0
 8003dc2:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 8003dc4:	bf00      	nop
 8003dc6:	370c      	adds	r7, #12
 8003dc8:	46bd      	mov	sp, r7
 8003dca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003dce:	4770      	bx	lr

08003dd0 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param sConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 8003dd0:	b590      	push	{r4, r7, lr}
 8003dd2:	b0a1      	sub	sp, #132	@ 0x84
 8003dd4:	af00      	add	r7, sp, #0
 8003dd6:	6078      	str	r0, [r7, #4]
 8003dd8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003dda:	2300      	movs	r3, #0
 8003ddc:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0;
 8003de0:	2300      	movs	r3, #0
 8003de2:	60bb      	str	r3, [r7, #8]
  /* if ROVSE is set, the value of the OFFSETy_EN bit in ADCx_OFRy register is
     ignored (considered as reset) */
  assert_param(!((sConfig->OffsetNumber != ADC_OFFSET_NONE) && (hadc->Init.OversamplingMode == ENABLE)));

  /* Verification of channel number */
  if (sConfig->SingleDiff != ADC_DIFFERENTIAL_ENDED)
 8003de4:	683b      	ldr	r3, [r7, #0]
 8003de6:	68db      	ldr	r3, [r3, #12]
 8003de8:	4a65      	ldr	r2, [pc, #404]	@ (8003f80 <HAL_ADC_ConfigChannel+0x1b0>)
 8003dea:	4293      	cmp	r3, r2
    }
#endif
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8003dec:	687b      	ldr	r3, [r7, #4]
 8003dee:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8003df2:	2b01      	cmp	r3, #1
 8003df4:	d101      	bne.n	8003dfa <HAL_ADC_ConfigChannel+0x2a>
 8003df6:	2302      	movs	r3, #2
 8003df8:	e32e      	b.n	8004458 <HAL_ADC_ConfigChannel+0x688>
 8003dfa:	687b      	ldr	r3, [r7, #4]
 8003dfc:	2201      	movs	r2, #1
 8003dfe:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8003e02:	687b      	ldr	r3, [r7, #4]
 8003e04:	681b      	ldr	r3, [r3, #0]
 8003e06:	4618      	mov	r0, r3
 8003e08:	f7ff fafe 	bl	8003408 <LL_ADC_REG_IsConversionOngoing>
 8003e0c:	4603      	mov	r3, r0
 8003e0e:	2b00      	cmp	r3, #0
 8003e10:	f040 8313 	bne.w	800443a <HAL_ADC_ConfigChannel+0x66a>
  {
    if (!(__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel)))
 8003e14:	683b      	ldr	r3, [r7, #0]
 8003e16:	681b      	ldr	r3, [r3, #0]
 8003e18:	2b00      	cmp	r3, #0
 8003e1a:	db2c      	blt.n	8003e76 <HAL_ADC_ConfigChannel+0xa6>
        /* ADC channels preselection */
        hadc->Instance->PCSEL_RES0 |= (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) & 0x1FUL));
      }
#else
      /* ADC channels preselection */
      hadc->Instance->PCSEL |= (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) & 0x1FUL));
 8003e1c:	683b      	ldr	r3, [r7, #0]
 8003e1e:	681b      	ldr	r3, [r3, #0]
 8003e20:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8003e24:	2b00      	cmp	r3, #0
 8003e26:	d108      	bne.n	8003e3a <HAL_ADC_ConfigChannel+0x6a>
 8003e28:	683b      	ldr	r3, [r7, #0]
 8003e2a:	681b      	ldr	r3, [r3, #0]
 8003e2c:	0e9b      	lsrs	r3, r3, #26
 8003e2e:	f003 031f 	and.w	r3, r3, #31
 8003e32:	2201      	movs	r2, #1
 8003e34:	fa02 f303 	lsl.w	r3, r2, r3
 8003e38:	e016      	b.n	8003e68 <HAL_ADC_ConfigChannel+0x98>
 8003e3a:	683b      	ldr	r3, [r7, #0]
 8003e3c:	681b      	ldr	r3, [r3, #0]
 8003e3e:	663b      	str	r3, [r7, #96]	@ 0x60
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003e40:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8003e42:	fa93 f3a3 	rbit	r3, r3
 8003e46:	667b      	str	r3, [r7, #100]	@ 0x64
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8003e48:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8003e4a:	65fb      	str	r3, [r7, #92]	@ 0x5c
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 8003e4c:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8003e4e:	2b00      	cmp	r3, #0
 8003e50:	d101      	bne.n	8003e56 <HAL_ADC_ConfigChannel+0x86>
  {
    return 32U;
 8003e52:	2320      	movs	r3, #32
 8003e54:	e003      	b.n	8003e5e <HAL_ADC_ConfigChannel+0x8e>
  }
  return __builtin_clz(value);
 8003e56:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8003e58:	fab3 f383 	clz	r3, r3
 8003e5c:	b2db      	uxtb	r3, r3
 8003e5e:	f003 031f 	and.w	r3, r3, #31
 8003e62:	2201      	movs	r2, #1
 8003e64:	fa02 f303 	lsl.w	r3, r2, r3
 8003e68:	687a      	ldr	r2, [r7, #4]
 8003e6a:	6812      	ldr	r2, [r2, #0]
 8003e6c:	69d1      	ldr	r1, [r2, #28]
 8003e6e:	687a      	ldr	r2, [r7, #4]
 8003e70:	6812      	ldr	r2, [r2, #0]
 8003e72:	430b      	orrs	r3, r1
 8003e74:	61d3      	str	r3, [r2, #28]
#endif /* ADC_VER_V5_V90 */
    }

    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, sConfig->Rank, sConfig->Channel);
 8003e76:	687b      	ldr	r3, [r7, #4]
 8003e78:	6818      	ldr	r0, [r3, #0]
 8003e7a:	683b      	ldr	r3, [r7, #0]
 8003e7c:	6859      	ldr	r1, [r3, #4]
 8003e7e:	683b      	ldr	r3, [r7, #0]
 8003e80:	681b      	ldr	r3, [r3, #0]
 8003e82:	461a      	mov	r2, r3
 8003e84:	f7ff f953 	bl	800312e <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8003e88:	687b      	ldr	r3, [r7, #4]
 8003e8a:	681b      	ldr	r3, [r3, #0]
 8003e8c:	4618      	mov	r0, r3
 8003e8e:	f7ff fabb 	bl	8003408 <LL_ADC_REG_IsConversionOngoing>
 8003e92:	67b8      	str	r0, [r7, #120]	@ 0x78
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8003e94:	687b      	ldr	r3, [r7, #4]
 8003e96:	681b      	ldr	r3, [r3, #0]
 8003e98:	4618      	mov	r0, r3
 8003e9a:	f7ff fac8 	bl	800342e <LL_ADC_INJ_IsConversionOngoing>
 8003e9e:	6778      	str	r0, [r7, #116]	@ 0x74
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8003ea0:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8003ea2:	2b00      	cmp	r3, #0
 8003ea4:	f040 80b8 	bne.w	8004018 <HAL_ADC_ConfigChannel+0x248>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8003ea8:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8003eaa:	2b00      	cmp	r3, #0
 8003eac:	f040 80b4 	bne.w	8004018 <HAL_ADC_ConfigChannel+0x248>
       )
    {
      /* Set sampling time of the selected ADC channel */
      LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfig->Channel, sConfig->SamplingTime);
 8003eb0:	687b      	ldr	r3, [r7, #4]
 8003eb2:	6818      	ldr	r0, [r3, #0]
 8003eb4:	683b      	ldr	r3, [r7, #0]
 8003eb6:	6819      	ldr	r1, [r3, #0]
 8003eb8:	683b      	ldr	r3, [r7, #0]
 8003eba:	689b      	ldr	r3, [r3, #8]
 8003ebc:	461a      	mov	r2, r3
 8003ebe:	f7ff f988 	bl	80031d2 <LL_ADC_SetChannelSamplingTime>
        tmpOffsetShifted = ADC3_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
      }
      else
#endif /* ADC_VER_V5_V90 */
      {
        tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
 8003ec2:	4b30      	ldr	r3, [pc, #192]	@ (8003f84 <HAL_ADC_ConfigChannel+0x1b4>)
 8003ec4:	681b      	ldr	r3, [r3, #0]
 8003ec6:	f003 4370 	and.w	r3, r3, #4026531840	@ 0xf0000000
 8003eca:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8003ece:	d10b      	bne.n	8003ee8 <HAL_ADC_ConfigChannel+0x118>
 8003ed0:	683b      	ldr	r3, [r7, #0]
 8003ed2:	695a      	ldr	r2, [r3, #20]
 8003ed4:	687b      	ldr	r3, [r7, #4]
 8003ed6:	681b      	ldr	r3, [r3, #0]
 8003ed8:	68db      	ldr	r3, [r3, #12]
 8003eda:	089b      	lsrs	r3, r3, #2
 8003edc:	f003 0307 	and.w	r3, r3, #7
 8003ee0:	005b      	lsls	r3, r3, #1
 8003ee2:	fa02 f303 	lsl.w	r3, r2, r3
 8003ee6:	e01d      	b.n	8003f24 <HAL_ADC_ConfigChannel+0x154>
 8003ee8:	687b      	ldr	r3, [r7, #4]
 8003eea:	681b      	ldr	r3, [r3, #0]
 8003eec:	68db      	ldr	r3, [r3, #12]
 8003eee:	f003 0310 	and.w	r3, r3, #16
 8003ef2:	2b00      	cmp	r3, #0
 8003ef4:	d10b      	bne.n	8003f0e <HAL_ADC_ConfigChannel+0x13e>
 8003ef6:	683b      	ldr	r3, [r7, #0]
 8003ef8:	695a      	ldr	r2, [r3, #20]
 8003efa:	687b      	ldr	r3, [r7, #4]
 8003efc:	681b      	ldr	r3, [r3, #0]
 8003efe:	68db      	ldr	r3, [r3, #12]
 8003f00:	089b      	lsrs	r3, r3, #2
 8003f02:	f003 0307 	and.w	r3, r3, #7
 8003f06:	005b      	lsls	r3, r3, #1
 8003f08:	fa02 f303 	lsl.w	r3, r2, r3
 8003f0c:	e00a      	b.n	8003f24 <HAL_ADC_ConfigChannel+0x154>
 8003f0e:	683b      	ldr	r3, [r7, #0]
 8003f10:	695a      	ldr	r2, [r3, #20]
 8003f12:	687b      	ldr	r3, [r7, #4]
 8003f14:	681b      	ldr	r3, [r3, #0]
 8003f16:	68db      	ldr	r3, [r3, #12]
 8003f18:	089b      	lsrs	r3, r3, #2
 8003f1a:	f003 0304 	and.w	r3, r3, #4
 8003f1e:	005b      	lsls	r3, r3, #1
 8003f20:	fa02 f303 	lsl.w	r3, r2, r3
 8003f24:	673b      	str	r3, [r7, #112]	@ 0x70
      }
      
      if (sConfig->OffsetNumber != ADC_OFFSET_NONE)
 8003f26:	683b      	ldr	r3, [r7, #0]
 8003f28:	691b      	ldr	r3, [r3, #16]
 8003f2a:	2b04      	cmp	r3, #4
 8003f2c:	d02c      	beq.n	8003f88 <HAL_ADC_ConfigChannel+0x1b8>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, sConfig->OffsetNumber, sConfig->Channel, tmpOffsetShifted);
 8003f2e:	687b      	ldr	r3, [r7, #4]
 8003f30:	6818      	ldr	r0, [r3, #0]
 8003f32:	683b      	ldr	r3, [r7, #0]
 8003f34:	6919      	ldr	r1, [r3, #16]
 8003f36:	683b      	ldr	r3, [r7, #0]
 8003f38:	681a      	ldr	r2, [r3, #0]
 8003f3a:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8003f3c:	f7ff f890 	bl	8003060 <LL_ADC_SetOffset>
        else
#endif /* ADC_VER_V5_V90 */
        {
          assert_param(IS_FUNCTIONAL_STATE(sConfig->OffsetSignedSaturation));
          /* Set ADC selected offset signed saturation */
          LL_ADC_SetOffsetSignedSaturation(hadc->Instance, sConfig->OffsetNumber, (sConfig->OffsetSignedSaturation == ENABLE) ? LL_ADC_OFFSET_SIGNED_SATURATION_ENABLE : LL_ADC_OFFSET_SIGNED_SATURATION_DISABLE);
 8003f40:	687b      	ldr	r3, [r7, #4]
 8003f42:	6818      	ldr	r0, [r3, #0]
 8003f44:	683b      	ldr	r3, [r7, #0]
 8003f46:	6919      	ldr	r1, [r3, #16]
 8003f48:	683b      	ldr	r3, [r7, #0]
 8003f4a:	7e5b      	ldrb	r3, [r3, #25]
 8003f4c:	2b01      	cmp	r3, #1
 8003f4e:	d102      	bne.n	8003f56 <HAL_ADC_ConfigChannel+0x186>
 8003f50:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 8003f54:	e000      	b.n	8003f58 <HAL_ADC_ConfigChannel+0x188>
 8003f56:	2300      	movs	r3, #0
 8003f58:	461a      	mov	r2, r3
 8003f5a:	f7ff f8ba 	bl	80030d2 <LL_ADC_SetOffsetSignedSaturation>

          assert_param(IS_FUNCTIONAL_STATE(sConfig->OffsetRightShift));
          /* Set ADC selected offset right shift */
          LL_ADC_SetDataRightShift(hadc->Instance, sConfig->OffsetNumber, (sConfig->OffsetRightShift == ENABLE) ? LL_ADC_OFFSET_RSHIFT_ENABLE : LL_ADC_OFFSET_RSHIFT_DISABLE);
 8003f5e:	687b      	ldr	r3, [r7, #4]
 8003f60:	6818      	ldr	r0, [r3, #0]
 8003f62:	683b      	ldr	r3, [r7, #0]
 8003f64:	6919      	ldr	r1, [r3, #16]
 8003f66:	683b      	ldr	r3, [r7, #0]
 8003f68:	7e1b      	ldrb	r3, [r3, #24]
 8003f6a:	2b01      	cmp	r3, #1
 8003f6c:	d102      	bne.n	8003f74 <HAL_ADC_ConfigChannel+0x1a4>
 8003f6e:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8003f72:	e000      	b.n	8003f76 <HAL_ADC_ConfigChannel+0x1a6>
 8003f74:	2300      	movs	r3, #0
 8003f76:	461a      	mov	r2, r3
 8003f78:	f7ff f892 	bl	80030a0 <LL_ADC_SetDataRightShift>
 8003f7c:	e04c      	b.n	8004018 <HAL_ADC_ConfigChannel+0x248>
 8003f7e:	bf00      	nop
 8003f80:	47ff0000 	.word	0x47ff0000
 8003f84:	5c001000 	.word	0x5c001000
          }
        }
        else
#endif /* ADC_VER_V5_V90 */
        {
          if (((hadc->Instance->OFR1) & ADC_OFR1_OFFSET1_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8003f88:	687b      	ldr	r3, [r7, #4]
 8003f8a:	681b      	ldr	r3, [r3, #0]
 8003f8c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003f8e:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8003f92:	683b      	ldr	r3, [r7, #0]
 8003f94:	681b      	ldr	r3, [r3, #0]
 8003f96:	069b      	lsls	r3, r3, #26
 8003f98:	429a      	cmp	r2, r3
 8003f9a:	d107      	bne.n	8003fac <HAL_ADC_ConfigChannel+0x1dc>
          {
            CLEAR_BIT(hadc->Instance->OFR1, ADC_OFR1_SSATE);
 8003f9c:	687b      	ldr	r3, [r7, #4]
 8003f9e:	681b      	ldr	r3, [r3, #0]
 8003fa0:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8003fa2:	687b      	ldr	r3, [r7, #4]
 8003fa4:	681b      	ldr	r3, [r3, #0]
 8003fa6:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 8003faa:	661a      	str	r2, [r3, #96]	@ 0x60
          }
          if (((hadc->Instance->OFR2) & ADC_OFR2_OFFSET2_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8003fac:	687b      	ldr	r3, [r7, #4]
 8003fae:	681b      	ldr	r3, [r3, #0]
 8003fb0:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8003fb2:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8003fb6:	683b      	ldr	r3, [r7, #0]
 8003fb8:	681b      	ldr	r3, [r3, #0]
 8003fba:	069b      	lsls	r3, r3, #26
 8003fbc:	429a      	cmp	r2, r3
 8003fbe:	d107      	bne.n	8003fd0 <HAL_ADC_ConfigChannel+0x200>
          {
            CLEAR_BIT(hadc->Instance->OFR2, ADC_OFR2_SSATE);
 8003fc0:	687b      	ldr	r3, [r7, #4]
 8003fc2:	681b      	ldr	r3, [r3, #0]
 8003fc4:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 8003fc6:	687b      	ldr	r3, [r7, #4]
 8003fc8:	681b      	ldr	r3, [r3, #0]
 8003fca:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 8003fce:	665a      	str	r2, [r3, #100]	@ 0x64
          }
          if (((hadc->Instance->OFR3) & ADC_OFR3_OFFSET3_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8003fd0:	687b      	ldr	r3, [r7, #4]
 8003fd2:	681b      	ldr	r3, [r3, #0]
 8003fd4:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8003fd6:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8003fda:	683b      	ldr	r3, [r7, #0]
 8003fdc:	681b      	ldr	r3, [r3, #0]
 8003fde:	069b      	lsls	r3, r3, #26
 8003fe0:	429a      	cmp	r2, r3
 8003fe2:	d107      	bne.n	8003ff4 <HAL_ADC_ConfigChannel+0x224>
          {
            CLEAR_BIT(hadc->Instance->OFR3, ADC_OFR3_SSATE);
 8003fe4:	687b      	ldr	r3, [r7, #4]
 8003fe6:	681b      	ldr	r3, [r3, #0]
 8003fe8:	6e9a      	ldr	r2, [r3, #104]	@ 0x68
 8003fea:	687b      	ldr	r3, [r7, #4]
 8003fec:	681b      	ldr	r3, [r3, #0]
 8003fee:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 8003ff2:	669a      	str	r2, [r3, #104]	@ 0x68
          }
          if (((hadc->Instance->OFR4) & ADC_OFR4_OFFSET4_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8003ff4:	687b      	ldr	r3, [r7, #4]
 8003ff6:	681b      	ldr	r3, [r3, #0]
 8003ff8:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8003ffa:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8003ffe:	683b      	ldr	r3, [r7, #0]
 8004000:	681b      	ldr	r3, [r3, #0]
 8004002:	069b      	lsls	r3, r3, #26
 8004004:	429a      	cmp	r2, r3
 8004006:	d107      	bne.n	8004018 <HAL_ADC_ConfigChannel+0x248>
          {
            CLEAR_BIT(hadc->Instance->OFR4, ADC_OFR4_SSATE);
 8004008:	687b      	ldr	r3, [r7, #4]
 800400a:	681b      	ldr	r3, [r3, #0]
 800400c:	6eda      	ldr	r2, [r3, #108]	@ 0x6c
 800400e:	687b      	ldr	r3, [r7, #4]
 8004010:	681b      	ldr	r3, [r3, #0]
 8004012:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 8004016:	66da      	str	r2, [r3, #108]	@ 0x6c

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    /*  - Internal measurement channels: Vbat/VrefInt/TempSensor                */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8004018:	687b      	ldr	r3, [r7, #4]
 800401a:	681b      	ldr	r3, [r3, #0]
 800401c:	4618      	mov	r0, r3
 800401e:	f7ff f9b9 	bl	8003394 <LL_ADC_IsEnabled>
 8004022:	4603      	mov	r3, r0
 8004024:	2b00      	cmp	r3, #0
 8004026:	f040 8211 	bne.w	800444c <HAL_ADC_ConfigChannel+0x67c>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, sConfig->Channel, sConfig->SingleDiff);
 800402a:	687b      	ldr	r3, [r7, #4]
 800402c:	6818      	ldr	r0, [r3, #0]
 800402e:	683b      	ldr	r3, [r7, #0]
 8004030:	6819      	ldr	r1, [r3, #0]
 8004032:	683b      	ldr	r3, [r7, #0]
 8004034:	68db      	ldr	r3, [r3, #12]
 8004036:	461a      	mov	r2, r3
 8004038:	f7ff f8f6 	bl	8003228 <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (sConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 800403c:	683b      	ldr	r3, [r7, #0]
 800403e:	68db      	ldr	r3, [r3, #12]
 8004040:	4aa1      	ldr	r2, [pc, #644]	@ (80042c8 <HAL_ADC_ConfigChannel+0x4f8>)
 8004042:	4293      	cmp	r3, r2
 8004044:	f040 812e 	bne.w	80042a4 <HAL_ADC_ConfigChannel+0x4d4>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8004048:	687b      	ldr	r3, [r7, #4]
 800404a:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 800404c:	683b      	ldr	r3, [r7, #0]
 800404e:	681b      	ldr	r3, [r3, #0]
 8004050:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8004054:	2b00      	cmp	r3, #0
 8004056:	d10b      	bne.n	8004070 <HAL_ADC_ConfigChannel+0x2a0>
 8004058:	683b      	ldr	r3, [r7, #0]
 800405a:	681b      	ldr	r3, [r3, #0]
 800405c:	0e9b      	lsrs	r3, r3, #26
 800405e:	3301      	adds	r3, #1
 8004060:	f003 031f 	and.w	r3, r3, #31
 8004064:	2b09      	cmp	r3, #9
 8004066:	bf94      	ite	ls
 8004068:	2301      	movls	r3, #1
 800406a:	2300      	movhi	r3, #0
 800406c:	b2db      	uxtb	r3, r3
 800406e:	e019      	b.n	80040a4 <HAL_ADC_ConfigChannel+0x2d4>
 8004070:	683b      	ldr	r3, [r7, #0]
 8004072:	681b      	ldr	r3, [r3, #0]
 8004074:	65bb      	str	r3, [r7, #88]	@ 0x58
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004076:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8004078:	fa93 f3a3 	rbit	r3, r3
 800407c:	657b      	str	r3, [r7, #84]	@ 0x54
  return result;
 800407e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8004080:	66bb      	str	r3, [r7, #104]	@ 0x68
  if (value == 0U)
 8004082:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8004084:	2b00      	cmp	r3, #0
 8004086:	d101      	bne.n	800408c <HAL_ADC_ConfigChannel+0x2bc>
    return 32U;
 8004088:	2320      	movs	r3, #32
 800408a:	e003      	b.n	8004094 <HAL_ADC_ConfigChannel+0x2c4>
  return __builtin_clz(value);
 800408c:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800408e:	fab3 f383 	clz	r3, r3
 8004092:	b2db      	uxtb	r3, r3
 8004094:	3301      	adds	r3, #1
 8004096:	f003 031f 	and.w	r3, r3, #31
 800409a:	2b09      	cmp	r3, #9
 800409c:	bf94      	ite	ls
 800409e:	2301      	movls	r3, #1
 80040a0:	2300      	movhi	r3, #0
 80040a2:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80040a4:	2b00      	cmp	r3, #0
 80040a6:	d079      	beq.n	800419c <HAL_ADC_ConfigChannel+0x3cc>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 80040a8:	683b      	ldr	r3, [r7, #0]
 80040aa:	681b      	ldr	r3, [r3, #0]
 80040ac:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80040b0:	2b00      	cmp	r3, #0
 80040b2:	d107      	bne.n	80040c4 <HAL_ADC_ConfigChannel+0x2f4>
 80040b4:	683b      	ldr	r3, [r7, #0]
 80040b6:	681b      	ldr	r3, [r3, #0]
 80040b8:	0e9b      	lsrs	r3, r3, #26
 80040ba:	3301      	adds	r3, #1
 80040bc:	069b      	lsls	r3, r3, #26
 80040be:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 80040c2:	e015      	b.n	80040f0 <HAL_ADC_ConfigChannel+0x320>
 80040c4:	683b      	ldr	r3, [r7, #0]
 80040c6:	681b      	ldr	r3, [r3, #0]
 80040c8:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80040ca:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80040cc:	fa93 f3a3 	rbit	r3, r3
 80040d0:	64bb      	str	r3, [r7, #72]	@ 0x48
  return result;
 80040d2:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80040d4:	653b      	str	r3, [r7, #80]	@ 0x50
  if (value == 0U)
 80040d6:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80040d8:	2b00      	cmp	r3, #0
 80040da:	d101      	bne.n	80040e0 <HAL_ADC_ConfigChannel+0x310>
    return 32U;
 80040dc:	2320      	movs	r3, #32
 80040de:	e003      	b.n	80040e8 <HAL_ADC_ConfigChannel+0x318>
  return __builtin_clz(value);
 80040e0:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80040e2:	fab3 f383 	clz	r3, r3
 80040e6:	b2db      	uxtb	r3, r3
 80040e8:	3301      	adds	r3, #1
 80040ea:	069b      	lsls	r3, r3, #26
 80040ec:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 80040f0:	683b      	ldr	r3, [r7, #0]
 80040f2:	681b      	ldr	r3, [r3, #0]
 80040f4:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80040f8:	2b00      	cmp	r3, #0
 80040fa:	d109      	bne.n	8004110 <HAL_ADC_ConfigChannel+0x340>
 80040fc:	683b      	ldr	r3, [r7, #0]
 80040fe:	681b      	ldr	r3, [r3, #0]
 8004100:	0e9b      	lsrs	r3, r3, #26
 8004102:	3301      	adds	r3, #1
 8004104:	f003 031f 	and.w	r3, r3, #31
 8004108:	2101      	movs	r1, #1
 800410a:	fa01 f303 	lsl.w	r3, r1, r3
 800410e:	e017      	b.n	8004140 <HAL_ADC_ConfigChannel+0x370>
 8004110:	683b      	ldr	r3, [r7, #0]
 8004112:	681b      	ldr	r3, [r3, #0]
 8004114:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004116:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8004118:	fa93 f3a3 	rbit	r3, r3
 800411c:	63fb      	str	r3, [r7, #60]	@ 0x3c
  return result;
 800411e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004120:	647b      	str	r3, [r7, #68]	@ 0x44
  if (value == 0U)
 8004122:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8004124:	2b00      	cmp	r3, #0
 8004126:	d101      	bne.n	800412c <HAL_ADC_ConfigChannel+0x35c>
    return 32U;
 8004128:	2320      	movs	r3, #32
 800412a:	e003      	b.n	8004134 <HAL_ADC_ConfigChannel+0x364>
  return __builtin_clz(value);
 800412c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800412e:	fab3 f383 	clz	r3, r3
 8004132:	b2db      	uxtb	r3, r3
 8004134:	3301      	adds	r3, #1
 8004136:	f003 031f 	and.w	r3, r3, #31
 800413a:	2101      	movs	r1, #1
 800413c:	fa01 f303 	lsl.w	r3, r1, r3
 8004140:	ea42 0103 	orr.w	r1, r2, r3
 8004144:	683b      	ldr	r3, [r7, #0]
 8004146:	681b      	ldr	r3, [r3, #0]
 8004148:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800414c:	2b00      	cmp	r3, #0
 800414e:	d10a      	bne.n	8004166 <HAL_ADC_ConfigChannel+0x396>
 8004150:	683b      	ldr	r3, [r7, #0]
 8004152:	681b      	ldr	r3, [r3, #0]
 8004154:	0e9b      	lsrs	r3, r3, #26
 8004156:	3301      	adds	r3, #1
 8004158:	f003 021f 	and.w	r2, r3, #31
 800415c:	4613      	mov	r3, r2
 800415e:	005b      	lsls	r3, r3, #1
 8004160:	4413      	add	r3, r2
 8004162:	051b      	lsls	r3, r3, #20
 8004164:	e018      	b.n	8004198 <HAL_ADC_ConfigChannel+0x3c8>
 8004166:	683b      	ldr	r3, [r7, #0]
 8004168:	681b      	ldr	r3, [r3, #0]
 800416a:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800416c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800416e:	fa93 f3a3 	rbit	r3, r3
 8004172:	633b      	str	r3, [r7, #48]	@ 0x30
  return result;
 8004174:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004176:	63bb      	str	r3, [r7, #56]	@ 0x38
  if (value == 0U)
 8004178:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800417a:	2b00      	cmp	r3, #0
 800417c:	d101      	bne.n	8004182 <HAL_ADC_ConfigChannel+0x3b2>
    return 32U;
 800417e:	2320      	movs	r3, #32
 8004180:	e003      	b.n	800418a <HAL_ADC_ConfigChannel+0x3ba>
  return __builtin_clz(value);
 8004182:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004184:	fab3 f383 	clz	r3, r3
 8004188:	b2db      	uxtb	r3, r3
 800418a:	3301      	adds	r3, #1
 800418c:	f003 021f 	and.w	r2, r3, #31
 8004190:	4613      	mov	r3, r2
 8004192:	005b      	lsls	r3, r3, #1
 8004194:	4413      	add	r3, r2
 8004196:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8004198:	430b      	orrs	r3, r1
 800419a:	e07e      	b.n	800429a <HAL_ADC_ConfigChannel+0x4ca>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 800419c:	683b      	ldr	r3, [r7, #0]
 800419e:	681b      	ldr	r3, [r3, #0]
 80041a0:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80041a4:	2b00      	cmp	r3, #0
 80041a6:	d107      	bne.n	80041b8 <HAL_ADC_ConfigChannel+0x3e8>
 80041a8:	683b      	ldr	r3, [r7, #0]
 80041aa:	681b      	ldr	r3, [r3, #0]
 80041ac:	0e9b      	lsrs	r3, r3, #26
 80041ae:	3301      	adds	r3, #1
 80041b0:	069b      	lsls	r3, r3, #26
 80041b2:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 80041b6:	e015      	b.n	80041e4 <HAL_ADC_ConfigChannel+0x414>
 80041b8:	683b      	ldr	r3, [r7, #0]
 80041ba:	681b      	ldr	r3, [r3, #0]
 80041bc:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80041be:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80041c0:	fa93 f3a3 	rbit	r3, r3
 80041c4:	627b      	str	r3, [r7, #36]	@ 0x24
  return result;
 80041c6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80041c8:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (value == 0U)
 80041ca:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80041cc:	2b00      	cmp	r3, #0
 80041ce:	d101      	bne.n	80041d4 <HAL_ADC_ConfigChannel+0x404>
    return 32U;
 80041d0:	2320      	movs	r3, #32
 80041d2:	e003      	b.n	80041dc <HAL_ADC_ConfigChannel+0x40c>
  return __builtin_clz(value);
 80041d4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80041d6:	fab3 f383 	clz	r3, r3
 80041da:	b2db      	uxtb	r3, r3
 80041dc:	3301      	adds	r3, #1
 80041de:	069b      	lsls	r3, r3, #26
 80041e0:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 80041e4:	683b      	ldr	r3, [r7, #0]
 80041e6:	681b      	ldr	r3, [r3, #0]
 80041e8:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80041ec:	2b00      	cmp	r3, #0
 80041ee:	d109      	bne.n	8004204 <HAL_ADC_ConfigChannel+0x434>
 80041f0:	683b      	ldr	r3, [r7, #0]
 80041f2:	681b      	ldr	r3, [r3, #0]
 80041f4:	0e9b      	lsrs	r3, r3, #26
 80041f6:	3301      	adds	r3, #1
 80041f8:	f003 031f 	and.w	r3, r3, #31
 80041fc:	2101      	movs	r1, #1
 80041fe:	fa01 f303 	lsl.w	r3, r1, r3
 8004202:	e017      	b.n	8004234 <HAL_ADC_ConfigChannel+0x464>
 8004204:	683b      	ldr	r3, [r7, #0]
 8004206:	681b      	ldr	r3, [r3, #0]
 8004208:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800420a:	69fb      	ldr	r3, [r7, #28]
 800420c:	fa93 f3a3 	rbit	r3, r3
 8004210:	61bb      	str	r3, [r7, #24]
  return result;
 8004212:	69bb      	ldr	r3, [r7, #24]
 8004214:	623b      	str	r3, [r7, #32]
  if (value == 0U)
 8004216:	6a3b      	ldr	r3, [r7, #32]
 8004218:	2b00      	cmp	r3, #0
 800421a:	d101      	bne.n	8004220 <HAL_ADC_ConfigChannel+0x450>
    return 32U;
 800421c:	2320      	movs	r3, #32
 800421e:	e003      	b.n	8004228 <HAL_ADC_ConfigChannel+0x458>
  return __builtin_clz(value);
 8004220:	6a3b      	ldr	r3, [r7, #32]
 8004222:	fab3 f383 	clz	r3, r3
 8004226:	b2db      	uxtb	r3, r3
 8004228:	3301      	adds	r3, #1
 800422a:	f003 031f 	and.w	r3, r3, #31
 800422e:	2101      	movs	r1, #1
 8004230:	fa01 f303 	lsl.w	r3, r1, r3
 8004234:	ea42 0103 	orr.w	r1, r2, r3
 8004238:	683b      	ldr	r3, [r7, #0]
 800423a:	681b      	ldr	r3, [r3, #0]
 800423c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8004240:	2b00      	cmp	r3, #0
 8004242:	d10d      	bne.n	8004260 <HAL_ADC_ConfigChannel+0x490>
 8004244:	683b      	ldr	r3, [r7, #0]
 8004246:	681b      	ldr	r3, [r3, #0]
 8004248:	0e9b      	lsrs	r3, r3, #26
 800424a:	3301      	adds	r3, #1
 800424c:	f003 021f 	and.w	r2, r3, #31
 8004250:	4613      	mov	r3, r2
 8004252:	005b      	lsls	r3, r3, #1
 8004254:	4413      	add	r3, r2
 8004256:	3b1e      	subs	r3, #30
 8004258:	051b      	lsls	r3, r3, #20
 800425a:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 800425e:	e01b      	b.n	8004298 <HAL_ADC_ConfigChannel+0x4c8>
 8004260:	683b      	ldr	r3, [r7, #0]
 8004262:	681b      	ldr	r3, [r3, #0]
 8004264:	613b      	str	r3, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004266:	693b      	ldr	r3, [r7, #16]
 8004268:	fa93 f3a3 	rbit	r3, r3
 800426c:	60fb      	str	r3, [r7, #12]
  return result;
 800426e:	68fb      	ldr	r3, [r7, #12]
 8004270:	617b      	str	r3, [r7, #20]
  if (value == 0U)
 8004272:	697b      	ldr	r3, [r7, #20]
 8004274:	2b00      	cmp	r3, #0
 8004276:	d101      	bne.n	800427c <HAL_ADC_ConfigChannel+0x4ac>
    return 32U;
 8004278:	2320      	movs	r3, #32
 800427a:	e003      	b.n	8004284 <HAL_ADC_ConfigChannel+0x4b4>
  return __builtin_clz(value);
 800427c:	697b      	ldr	r3, [r7, #20]
 800427e:	fab3 f383 	clz	r3, r3
 8004282:	b2db      	uxtb	r3, r3
 8004284:	3301      	adds	r3, #1
 8004286:	f003 021f 	and.w	r2, r3, #31
 800428a:	4613      	mov	r3, r2
 800428c:	005b      	lsls	r3, r3, #1
 800428e:	4413      	add	r3, r2
 8004290:	3b1e      	subs	r3, #30
 8004292:	051b      	lsls	r3, r3, #20
 8004294:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8004298:	430b      	orrs	r3, r1
 800429a:	683a      	ldr	r2, [r7, #0]
 800429c:	6892      	ldr	r2, [r2, #8]
 800429e:	4619      	mov	r1, r3
 80042a0:	f7fe ff97 	bl	80031d2 <LL_ADC_SetChannelSamplingTime>
      /* If internal channel selected, enable dedicated internal buffers and    */
      /* paths.                                                                 */
      /* Note: these internal measurement paths can be disabled using           */
      /* HAL_ADC_DeInit().                                                      */

      if (__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 80042a4:	683b      	ldr	r3, [r7, #0]
 80042a6:	681b      	ldr	r3, [r3, #0]
 80042a8:	2b00      	cmp	r3, #0
 80042aa:	f280 80cf 	bge.w	800444c <HAL_ADC_ConfigChannel+0x67c>
      {
        /* Configuration of common ADC parameters                                 */

        tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 80042ae:	687b      	ldr	r3, [r7, #4]
 80042b0:	681b      	ldr	r3, [r3, #0]
 80042b2:	4a06      	ldr	r2, [pc, #24]	@ (80042cc <HAL_ADC_ConfigChannel+0x4fc>)
 80042b4:	4293      	cmp	r3, r2
 80042b6:	d004      	beq.n	80042c2 <HAL_ADC_ConfigChannel+0x4f2>
 80042b8:	687b      	ldr	r3, [r7, #4]
 80042ba:	681b      	ldr	r3, [r3, #0]
 80042bc:	4a04      	ldr	r2, [pc, #16]	@ (80042d0 <HAL_ADC_ConfigChannel+0x500>)
 80042be:	4293      	cmp	r3, r2
 80042c0:	d10a      	bne.n	80042d8 <HAL_ADC_ConfigChannel+0x508>
 80042c2:	4b04      	ldr	r3, [pc, #16]	@ (80042d4 <HAL_ADC_ConfigChannel+0x504>)
 80042c4:	e009      	b.n	80042da <HAL_ADC_ConfigChannel+0x50a>
 80042c6:	bf00      	nop
 80042c8:	47ff0000 	.word	0x47ff0000
 80042cc:	40022000 	.word	0x40022000
 80042d0:	40022100 	.word	0x40022100
 80042d4:	40022300 	.word	0x40022300
 80042d8:	4b61      	ldr	r3, [pc, #388]	@ (8004460 <HAL_ADC_ConfigChannel+0x690>)
 80042da:	4618      	mov	r0, r3
 80042dc:	f7fe feb2 	bl	8003044 <LL_ADC_GetCommonPathInternalCh>
 80042e0:	66f8      	str	r0, [r7, #108]	@ 0x6c

        /* Software is allowed to change common parameters only when all ADCs   */
        /* of the common group are disabled.                                    */
        if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 80042e2:	687b      	ldr	r3, [r7, #4]
 80042e4:	681b      	ldr	r3, [r3, #0]
 80042e6:	4a5f      	ldr	r2, [pc, #380]	@ (8004464 <HAL_ADC_ConfigChannel+0x694>)
 80042e8:	4293      	cmp	r3, r2
 80042ea:	d004      	beq.n	80042f6 <HAL_ADC_ConfigChannel+0x526>
 80042ec:	687b      	ldr	r3, [r7, #4]
 80042ee:	681b      	ldr	r3, [r3, #0]
 80042f0:	4a5d      	ldr	r2, [pc, #372]	@ (8004468 <HAL_ADC_ConfigChannel+0x698>)
 80042f2:	4293      	cmp	r3, r2
 80042f4:	d10e      	bne.n	8004314 <HAL_ADC_ConfigChannel+0x544>
 80042f6:	485b      	ldr	r0, [pc, #364]	@ (8004464 <HAL_ADC_ConfigChannel+0x694>)
 80042f8:	f7ff f84c 	bl	8003394 <LL_ADC_IsEnabled>
 80042fc:	4604      	mov	r4, r0
 80042fe:	485a      	ldr	r0, [pc, #360]	@ (8004468 <HAL_ADC_ConfigChannel+0x698>)
 8004300:	f7ff f848 	bl	8003394 <LL_ADC_IsEnabled>
 8004304:	4603      	mov	r3, r0
 8004306:	4323      	orrs	r3, r4
 8004308:	2b00      	cmp	r3, #0
 800430a:	bf0c      	ite	eq
 800430c:	2301      	moveq	r3, #1
 800430e:	2300      	movne	r3, #0
 8004310:	b2db      	uxtb	r3, r3
 8004312:	e008      	b.n	8004326 <HAL_ADC_ConfigChannel+0x556>
 8004314:	4855      	ldr	r0, [pc, #340]	@ (800446c <HAL_ADC_ConfigChannel+0x69c>)
 8004316:	f7ff f83d 	bl	8003394 <LL_ADC_IsEnabled>
 800431a:	4603      	mov	r3, r0
 800431c:	2b00      	cmp	r3, #0
 800431e:	bf0c      	ite	eq
 8004320:	2301      	moveq	r3, #1
 8004322:	2300      	movne	r3, #0
 8004324:	b2db      	uxtb	r3, r3
 8004326:	2b00      	cmp	r3, #0
 8004328:	d07d      	beq.n	8004426 <HAL_ADC_ConfigChannel+0x656>
        {
          /* If the requested internal measurement path has already been enabled, */
          /* bypass the configuration processing.                                 */
          if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 800432a:	683b      	ldr	r3, [r7, #0]
 800432c:	681b      	ldr	r3, [r3, #0]
 800432e:	4a50      	ldr	r2, [pc, #320]	@ (8004470 <HAL_ADC_ConfigChannel+0x6a0>)
 8004330:	4293      	cmp	r3, r2
 8004332:	d130      	bne.n	8004396 <HAL_ADC_ConfigChannel+0x5c6>
 8004334:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8004336:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800433a:	2b00      	cmp	r3, #0
 800433c:	d12b      	bne.n	8004396 <HAL_ADC_ConfigChannel+0x5c6>
          {
            if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 800433e:	687b      	ldr	r3, [r7, #4]
 8004340:	681b      	ldr	r3, [r3, #0]
 8004342:	4a4a      	ldr	r2, [pc, #296]	@ (800446c <HAL_ADC_ConfigChannel+0x69c>)
 8004344:	4293      	cmp	r3, r2
 8004346:	f040 8081 	bne.w	800444c <HAL_ADC_ConfigChannel+0x67c>
            {
              LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance), LL_ADC_PATH_INTERNAL_TEMPSENSOR | tmp_config_internal_channel);
 800434a:	687b      	ldr	r3, [r7, #4]
 800434c:	681b      	ldr	r3, [r3, #0]
 800434e:	4a45      	ldr	r2, [pc, #276]	@ (8004464 <HAL_ADC_ConfigChannel+0x694>)
 8004350:	4293      	cmp	r3, r2
 8004352:	d004      	beq.n	800435e <HAL_ADC_ConfigChannel+0x58e>
 8004354:	687b      	ldr	r3, [r7, #4]
 8004356:	681b      	ldr	r3, [r3, #0]
 8004358:	4a43      	ldr	r2, [pc, #268]	@ (8004468 <HAL_ADC_ConfigChannel+0x698>)
 800435a:	4293      	cmp	r3, r2
 800435c:	d101      	bne.n	8004362 <HAL_ADC_ConfigChannel+0x592>
 800435e:	4a45      	ldr	r2, [pc, #276]	@ (8004474 <HAL_ADC_ConfigChannel+0x6a4>)
 8004360:	e000      	b.n	8004364 <HAL_ADC_ConfigChannel+0x594>
 8004362:	4a3f      	ldr	r2, [pc, #252]	@ (8004460 <HAL_ADC_ConfigChannel+0x690>)
 8004364:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8004366:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 800436a:	4619      	mov	r1, r3
 800436c:	4610      	mov	r0, r2
 800436e:	f7fe fe56 	bl	800301e <LL_ADC_SetCommonPathInternalCh>
              /* Delay for temperature sensor stabilization time */
              /* Wait loop initialization and execution */
              /* Note: Variable divided by 2 to compensate partially              */
              /*       CPU processing cycles, scaling in us split to not          */
              /*       exceed 32 bits register capacity and handle low frequency. */
              wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8004372:	4b41      	ldr	r3, [pc, #260]	@ (8004478 <HAL_ADC_ConfigChannel+0x6a8>)
 8004374:	681b      	ldr	r3, [r3, #0]
 8004376:	099b      	lsrs	r3, r3, #6
 8004378:	4a40      	ldr	r2, [pc, #256]	@ (800447c <HAL_ADC_ConfigChannel+0x6ac>)
 800437a:	fba2 2303 	umull	r2, r3, r2, r3
 800437e:	099b      	lsrs	r3, r3, #6
 8004380:	3301      	adds	r3, #1
 8004382:	005b      	lsls	r3, r3, #1
 8004384:	60bb      	str	r3, [r7, #8]
              while (wait_loop_index != 0UL)
 8004386:	e002      	b.n	800438e <HAL_ADC_ConfigChannel+0x5be>
              {
                wait_loop_index--;
 8004388:	68bb      	ldr	r3, [r7, #8]
 800438a:	3b01      	subs	r3, #1
 800438c:	60bb      	str	r3, [r7, #8]
              while (wait_loop_index != 0UL)
 800438e:	68bb      	ldr	r3, [r7, #8]
 8004390:	2b00      	cmp	r3, #0
 8004392:	d1f9      	bne.n	8004388 <HAL_ADC_ConfigChannel+0x5b8>
            if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8004394:	e05a      	b.n	800444c <HAL_ADC_ConfigChannel+0x67c>
              }
            }
          }
          else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8004396:	683b      	ldr	r3, [r7, #0]
 8004398:	681b      	ldr	r3, [r3, #0]
 800439a:	4a39      	ldr	r2, [pc, #228]	@ (8004480 <HAL_ADC_ConfigChannel+0x6b0>)
 800439c:	4293      	cmp	r3, r2
 800439e:	d11e      	bne.n	80043de <HAL_ADC_ConfigChannel+0x60e>
 80043a0:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80043a2:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80043a6:	2b00      	cmp	r3, #0
 80043a8:	d119      	bne.n	80043de <HAL_ADC_ConfigChannel+0x60e>
          {
            if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 80043aa:	687b      	ldr	r3, [r7, #4]
 80043ac:	681b      	ldr	r3, [r3, #0]
 80043ae:	4a2f      	ldr	r2, [pc, #188]	@ (800446c <HAL_ADC_ConfigChannel+0x69c>)
 80043b0:	4293      	cmp	r3, r2
 80043b2:	d14b      	bne.n	800444c <HAL_ADC_ConfigChannel+0x67c>
            {
              LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance), LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
 80043b4:	687b      	ldr	r3, [r7, #4]
 80043b6:	681b      	ldr	r3, [r3, #0]
 80043b8:	4a2a      	ldr	r2, [pc, #168]	@ (8004464 <HAL_ADC_ConfigChannel+0x694>)
 80043ba:	4293      	cmp	r3, r2
 80043bc:	d004      	beq.n	80043c8 <HAL_ADC_ConfigChannel+0x5f8>
 80043be:	687b      	ldr	r3, [r7, #4]
 80043c0:	681b      	ldr	r3, [r3, #0]
 80043c2:	4a29      	ldr	r2, [pc, #164]	@ (8004468 <HAL_ADC_ConfigChannel+0x698>)
 80043c4:	4293      	cmp	r3, r2
 80043c6:	d101      	bne.n	80043cc <HAL_ADC_ConfigChannel+0x5fc>
 80043c8:	4a2a      	ldr	r2, [pc, #168]	@ (8004474 <HAL_ADC_ConfigChannel+0x6a4>)
 80043ca:	e000      	b.n	80043ce <HAL_ADC_ConfigChannel+0x5fe>
 80043cc:	4a24      	ldr	r2, [pc, #144]	@ (8004460 <HAL_ADC_ConfigChannel+0x690>)
 80043ce:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80043d0:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80043d4:	4619      	mov	r1, r3
 80043d6:	4610      	mov	r0, r2
 80043d8:	f7fe fe21 	bl	800301e <LL_ADC_SetCommonPathInternalCh>
            if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 80043dc:	e036      	b.n	800444c <HAL_ADC_ConfigChannel+0x67c>
            }
          }
          else if ((sConfig->Channel == ADC_CHANNEL_VREFINT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 80043de:	683b      	ldr	r3, [r7, #0]
 80043e0:	681b      	ldr	r3, [r3, #0]
 80043e2:	4a28      	ldr	r2, [pc, #160]	@ (8004484 <HAL_ADC_ConfigChannel+0x6b4>)
 80043e4:	4293      	cmp	r3, r2
 80043e6:	d131      	bne.n	800444c <HAL_ADC_ConfigChannel+0x67c>
 80043e8:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80043ea:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80043ee:	2b00      	cmp	r3, #0
 80043f0:	d12c      	bne.n	800444c <HAL_ADC_ConfigChannel+0x67c>
          {
            if (ADC_VREFINT_INSTANCE(hadc))
 80043f2:	687b      	ldr	r3, [r7, #4]
 80043f4:	681b      	ldr	r3, [r3, #0]
 80043f6:	4a1d      	ldr	r2, [pc, #116]	@ (800446c <HAL_ADC_ConfigChannel+0x69c>)
 80043f8:	4293      	cmp	r3, r2
 80043fa:	d127      	bne.n	800444c <HAL_ADC_ConfigChannel+0x67c>
            {
              LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance), LL_ADC_PATH_INTERNAL_VREFINT | tmp_config_internal_channel);
 80043fc:	687b      	ldr	r3, [r7, #4]
 80043fe:	681b      	ldr	r3, [r3, #0]
 8004400:	4a18      	ldr	r2, [pc, #96]	@ (8004464 <HAL_ADC_ConfigChannel+0x694>)
 8004402:	4293      	cmp	r3, r2
 8004404:	d004      	beq.n	8004410 <HAL_ADC_ConfigChannel+0x640>
 8004406:	687b      	ldr	r3, [r7, #4]
 8004408:	681b      	ldr	r3, [r3, #0]
 800440a:	4a17      	ldr	r2, [pc, #92]	@ (8004468 <HAL_ADC_ConfigChannel+0x698>)
 800440c:	4293      	cmp	r3, r2
 800440e:	d101      	bne.n	8004414 <HAL_ADC_ConfigChannel+0x644>
 8004410:	4a18      	ldr	r2, [pc, #96]	@ (8004474 <HAL_ADC_ConfigChannel+0x6a4>)
 8004412:	e000      	b.n	8004416 <HAL_ADC_ConfigChannel+0x646>
 8004414:	4a12      	ldr	r2, [pc, #72]	@ (8004460 <HAL_ADC_ConfigChannel+0x690>)
 8004416:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8004418:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 800441c:	4619      	mov	r1, r3
 800441e:	4610      	mov	r0, r2
 8004420:	f7fe fdfd 	bl	800301e <LL_ADC_SetCommonPathInternalCh>
 8004424:	e012      	b.n	800444c <HAL_ADC_ConfigChannel+0x67c>
        /* enabled and other ADC of the common group are enabled, internal      */
        /* measurement paths cannot be enabled.                                 */
        else
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8004426:	687b      	ldr	r3, [r7, #4]
 8004428:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800442a:	f043 0220 	orr.w	r2, r3, #32
 800442e:	687b      	ldr	r3, [r7, #4]
 8004430:	655a      	str	r2, [r3, #84]	@ 0x54

          tmp_hal_status = HAL_ERROR;
 8004432:	2301      	movs	r3, #1
 8004434:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
 8004438:	e008      	b.n	800444c <HAL_ADC_ConfigChannel+0x67c>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800443a:	687b      	ldr	r3, [r7, #4]
 800443c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800443e:	f043 0220 	orr.w	r2, r3, #32
 8004442:	687b      	ldr	r3, [r7, #4]
 8004444:	655a      	str	r2, [r3, #84]	@ 0x54

    tmp_hal_status = HAL_ERROR;
 8004446:	2301      	movs	r3, #1
 8004448:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800444c:	687b      	ldr	r3, [r7, #4]
 800444e:	2200      	movs	r2, #0
 8004450:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Return function status */
  return tmp_hal_status;
 8004454:	f897 307f 	ldrb.w	r3, [r7, #127]	@ 0x7f
}
 8004458:	4618      	mov	r0, r3
 800445a:	3784      	adds	r7, #132	@ 0x84
 800445c:	46bd      	mov	sp, r7
 800445e:	bd90      	pop	{r4, r7, pc}
 8004460:	58026300 	.word	0x58026300
 8004464:	40022000 	.word	0x40022000
 8004468:	40022100 	.word	0x40022100
 800446c:	58026000 	.word	0x58026000
 8004470:	cb840000 	.word	0xcb840000
 8004474:	40022300 	.word	0x40022300
 8004478:	24000000 	.word	0x24000000
 800447c:	053e2d63 	.word	0x053e2d63
 8004480:	c7520000 	.word	0xc7520000
 8004484:	cfb80000 	.word	0xcfb80000

08004488 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 8004488:	b580      	push	{r7, lr}
 800448a:	b084      	sub	sp, #16
 800448c:	af00      	add	r7, sp, #0
 800448e:	6078      	str	r0, [r7, #4]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8004490:	687b      	ldr	r3, [r7, #4]
 8004492:	681b      	ldr	r3, [r3, #0]
 8004494:	4618      	mov	r0, r3
 8004496:	f7fe ff7d 	bl	8003394 <LL_ADC_IsEnabled>
 800449a:	4603      	mov	r3, r0
 800449c:	2b00      	cmp	r3, #0
 800449e:	d16e      	bne.n	800457e <ADC_Enable+0xf6>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
 80044a0:	687b      	ldr	r3, [r7, #4]
 80044a2:	681b      	ldr	r3, [r3, #0]
 80044a4:	689a      	ldr	r2, [r3, #8]
 80044a6:	4b38      	ldr	r3, [pc, #224]	@ (8004588 <ADC_Enable+0x100>)
 80044a8:	4013      	ands	r3, r2
 80044aa:	2b00      	cmp	r3, #0
 80044ac:	d00d      	beq.n	80044ca <ADC_Enable+0x42>
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80044ae:	687b      	ldr	r3, [r7, #4]
 80044b0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80044b2:	f043 0210 	orr.w	r2, r3, #16
 80044b6:	687b      	ldr	r3, [r7, #4]
 80044b8:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80044ba:	687b      	ldr	r3, [r7, #4]
 80044bc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80044be:	f043 0201 	orr.w	r2, r3, #1
 80044c2:	687b      	ldr	r3, [r7, #4]
 80044c4:	659a      	str	r2, [r3, #88]	@ 0x58

      return HAL_ERROR;
 80044c6:	2301      	movs	r3, #1
 80044c8:	e05a      	b.n	8004580 <ADC_Enable+0xf8>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 80044ca:	687b      	ldr	r3, [r7, #4]
 80044cc:	681b      	ldr	r3, [r3, #0]
 80044ce:	4618      	mov	r0, r3
 80044d0:	f7fe ff38 	bl	8003344 <LL_ADC_Enable>

    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();
 80044d4:	f7fe fd54 	bl	8002f80 <HAL_GetTick>
 80044d8:	60f8      	str	r0, [r7, #12]

    /* Poll for ADC ready flag raised except case of multimode enabled
       and ADC slave selected. */
    uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 80044da:	687b      	ldr	r3, [r7, #4]
 80044dc:	681b      	ldr	r3, [r3, #0]
 80044de:	4a2b      	ldr	r2, [pc, #172]	@ (800458c <ADC_Enable+0x104>)
 80044e0:	4293      	cmp	r3, r2
 80044e2:	d004      	beq.n	80044ee <ADC_Enable+0x66>
 80044e4:	687b      	ldr	r3, [r7, #4]
 80044e6:	681b      	ldr	r3, [r3, #0]
 80044e8:	4a29      	ldr	r2, [pc, #164]	@ (8004590 <ADC_Enable+0x108>)
 80044ea:	4293      	cmp	r3, r2
 80044ec:	d101      	bne.n	80044f2 <ADC_Enable+0x6a>
 80044ee:	4b29      	ldr	r3, [pc, #164]	@ (8004594 <ADC_Enable+0x10c>)
 80044f0:	e000      	b.n	80044f4 <ADC_Enable+0x6c>
 80044f2:	4b29      	ldr	r3, [pc, #164]	@ (8004598 <ADC_Enable+0x110>)
 80044f4:	4618      	mov	r0, r3
 80044f6:	f7fe febb 	bl	8003270 <LL_ADC_GetMultimode>
 80044fa:	60b8      	str	r0, [r7, #8]
    if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 80044fc:	687b      	ldr	r3, [r7, #4]
 80044fe:	681b      	ldr	r3, [r3, #0]
 8004500:	4a23      	ldr	r2, [pc, #140]	@ (8004590 <ADC_Enable+0x108>)
 8004502:	4293      	cmp	r3, r2
 8004504:	d002      	beq.n	800450c <ADC_Enable+0x84>
 8004506:	687b      	ldr	r3, [r7, #4]
 8004508:	681b      	ldr	r3, [r3, #0]
 800450a:	e000      	b.n	800450e <ADC_Enable+0x86>
 800450c:	4b1f      	ldr	r3, [pc, #124]	@ (800458c <ADC_Enable+0x104>)
 800450e:	687a      	ldr	r2, [r7, #4]
 8004510:	6812      	ldr	r2, [r2, #0]
 8004512:	4293      	cmp	r3, r2
 8004514:	d02c      	beq.n	8004570 <ADC_Enable+0xe8>
        || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8004516:	68bb      	ldr	r3, [r7, #8]
 8004518:	2b00      	cmp	r3, #0
 800451a:	d130      	bne.n	800457e <ADC_Enable+0xf6>
       )
    {
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 800451c:	e028      	b.n	8004570 <ADC_Enable+0xe8>
            The workaround is to continue setting ADEN until ADRDY is becomes 1.
            Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
            4 ADC clock cycle duration */
        /* Note: Test of ADC enabled required due to hardware constraint to     */
        /*       not enable ADC if already enabled.                             */
        if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 800451e:	687b      	ldr	r3, [r7, #4]
 8004520:	681b      	ldr	r3, [r3, #0]
 8004522:	4618      	mov	r0, r3
 8004524:	f7fe ff36 	bl	8003394 <LL_ADC_IsEnabled>
 8004528:	4603      	mov	r3, r0
 800452a:	2b00      	cmp	r3, #0
 800452c:	d104      	bne.n	8004538 <ADC_Enable+0xb0>
        {
          LL_ADC_Enable(hadc->Instance);
 800452e:	687b      	ldr	r3, [r7, #4]
 8004530:	681b      	ldr	r3, [r3, #0]
 8004532:	4618      	mov	r0, r3
 8004534:	f7fe ff06 	bl	8003344 <LL_ADC_Enable>
        }

        if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8004538:	f7fe fd22 	bl	8002f80 <HAL_GetTick>
 800453c:	4602      	mov	r2, r0
 800453e:	68fb      	ldr	r3, [r7, #12]
 8004540:	1ad3      	subs	r3, r2, r3
 8004542:	2b02      	cmp	r3, #2
 8004544:	d914      	bls.n	8004570 <ADC_Enable+0xe8>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8004546:	687b      	ldr	r3, [r7, #4]
 8004548:	681b      	ldr	r3, [r3, #0]
 800454a:	681b      	ldr	r3, [r3, #0]
 800454c:	f003 0301 	and.w	r3, r3, #1
 8004550:	2b01      	cmp	r3, #1
 8004552:	d00d      	beq.n	8004570 <ADC_Enable+0xe8>
          {
            /* Update ADC state machine to error */
            SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8004554:	687b      	ldr	r3, [r7, #4]
 8004556:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004558:	f043 0210 	orr.w	r2, r3, #16
 800455c:	687b      	ldr	r3, [r7, #4]
 800455e:	655a      	str	r2, [r3, #84]	@ 0x54

            /* Set ADC error code to ADC peripheral internal error */
            SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8004560:	687b      	ldr	r3, [r7, #4]
 8004562:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004564:	f043 0201 	orr.w	r2, r3, #1
 8004568:	687b      	ldr	r3, [r7, #4]
 800456a:	659a      	str	r2, [r3, #88]	@ 0x58

            return HAL_ERROR;
 800456c:	2301      	movs	r3, #1
 800456e:	e007      	b.n	8004580 <ADC_Enable+0xf8>
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8004570:	687b      	ldr	r3, [r7, #4]
 8004572:	681b      	ldr	r3, [r3, #0]
 8004574:	681b      	ldr	r3, [r3, #0]
 8004576:	f003 0301 	and.w	r3, r3, #1
 800457a:	2b01      	cmp	r3, #1
 800457c:	d1cf      	bne.n	800451e <ADC_Enable+0x96>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 800457e:	2300      	movs	r3, #0
}
 8004580:	4618      	mov	r0, r3
 8004582:	3710      	adds	r7, #16
 8004584:	46bd      	mov	sp, r7
 8004586:	bd80      	pop	{r7, pc}
 8004588:	8000003f 	.word	0x8000003f
 800458c:	40022000 	.word	0x40022000
 8004590:	40022100 	.word	0x40022100
 8004594:	40022300 	.word	0x40022300
 8004598:	58026300 	.word	0x58026300

0800459c <ADC_Disable>:
  *         stopped.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef *hadc)
{
 800459c:	b580      	push	{r7, lr}
 800459e:	b084      	sub	sp, #16
 80045a0:	af00      	add	r7, sp, #0
 80045a2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  const uint32_t tmp_adc_is_disable_on_going = LL_ADC_IsDisableOngoing(hadc->Instance);
 80045a4:	687b      	ldr	r3, [r7, #4]
 80045a6:	681b      	ldr	r3, [r3, #0]
 80045a8:	4618      	mov	r0, r3
 80045aa:	f7fe ff06 	bl	80033ba <LL_ADC_IsDisableOngoing>
 80045ae:	60f8      	str	r0, [r7, #12]

  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /*       disabled.                                                          */
  if ((LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 80045b0:	687b      	ldr	r3, [r7, #4]
 80045b2:	681b      	ldr	r3, [r3, #0]
 80045b4:	4618      	mov	r0, r3
 80045b6:	f7fe feed 	bl	8003394 <LL_ADC_IsEnabled>
 80045ba:	4603      	mov	r3, r0
 80045bc:	2b00      	cmp	r3, #0
 80045be:	d047      	beq.n	8004650 <ADC_Disable+0xb4>
      && (tmp_adc_is_disable_on_going == 0UL)
 80045c0:	68fb      	ldr	r3, [r7, #12]
 80045c2:	2b00      	cmp	r3, #0
 80045c4:	d144      	bne.n	8004650 <ADC_Disable+0xb4>
     )
  {
    /* Check if conditions to disable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADEN)) == ADC_CR_ADEN)
 80045c6:	687b      	ldr	r3, [r7, #4]
 80045c8:	681b      	ldr	r3, [r3, #0]
 80045ca:	689b      	ldr	r3, [r3, #8]
 80045cc:	f003 030d 	and.w	r3, r3, #13
 80045d0:	2b01      	cmp	r3, #1
 80045d2:	d10c      	bne.n	80045ee <ADC_Disable+0x52>
    {
      /* Disable the ADC peripheral */
      LL_ADC_Disable(hadc->Instance);
 80045d4:	687b      	ldr	r3, [r7, #4]
 80045d6:	681b      	ldr	r3, [r3, #0]
 80045d8:	4618      	mov	r0, r3
 80045da:	f7fe fec7 	bl	800336c <LL_ADC_Disable>
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOSMP | ADC_FLAG_RDY));
 80045de:	687b      	ldr	r3, [r7, #4]
 80045e0:	681b      	ldr	r3, [r3, #0]
 80045e2:	2203      	movs	r2, #3
 80045e4:	601a      	str	r2, [r3, #0]
      return HAL_ERROR;
    }

    /* Wait for ADC effectively disabled */
    /* Get tick count */
    tickstart = HAL_GetTick();
 80045e6:	f7fe fccb 	bl	8002f80 <HAL_GetTick>
 80045ea:	60b8      	str	r0, [r7, #8]

    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 80045ec:	e029      	b.n	8004642 <ADC_Disable+0xa6>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80045ee:	687b      	ldr	r3, [r7, #4]
 80045f0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80045f2:	f043 0210 	orr.w	r2, r3, #16
 80045f6:	687b      	ldr	r3, [r7, #4]
 80045f8:	655a      	str	r2, [r3, #84]	@ 0x54
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80045fa:	687b      	ldr	r3, [r7, #4]
 80045fc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80045fe:	f043 0201 	orr.w	r2, r3, #1
 8004602:	687b      	ldr	r3, [r7, #4]
 8004604:	659a      	str	r2, [r3, #88]	@ 0x58
      return HAL_ERROR;
 8004606:	2301      	movs	r3, #1
 8004608:	e023      	b.n	8004652 <ADC_Disable+0xb6>
    {
      if ((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 800460a:	f7fe fcb9 	bl	8002f80 <HAL_GetTick>
 800460e:	4602      	mov	r2, r0
 8004610:	68bb      	ldr	r3, [r7, #8]
 8004612:	1ad3      	subs	r3, r2, r3
 8004614:	2b02      	cmp	r3, #2
 8004616:	d914      	bls.n	8004642 <ADC_Disable+0xa6>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8004618:	687b      	ldr	r3, [r7, #4]
 800461a:	681b      	ldr	r3, [r3, #0]
 800461c:	689b      	ldr	r3, [r3, #8]
 800461e:	f003 0301 	and.w	r3, r3, #1
 8004622:	2b00      	cmp	r3, #0
 8004624:	d00d      	beq.n	8004642 <ADC_Disable+0xa6>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8004626:	687b      	ldr	r3, [r7, #4]
 8004628:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800462a:	f043 0210 	orr.w	r2, r3, #16
 800462e:	687b      	ldr	r3, [r7, #4]
 8004630:	655a      	str	r2, [r3, #84]	@ 0x54

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8004632:	687b      	ldr	r3, [r7, #4]
 8004634:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004636:	f043 0201 	orr.w	r2, r3, #1
 800463a:	687b      	ldr	r3, [r7, #4]
 800463c:	659a      	str	r2, [r3, #88]	@ 0x58

          return HAL_ERROR;
 800463e:	2301      	movs	r3, #1
 8004640:	e007      	b.n	8004652 <ADC_Disable+0xb6>
    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8004642:	687b      	ldr	r3, [r7, #4]
 8004644:	681b      	ldr	r3, [r3, #0]
 8004646:	689b      	ldr	r3, [r3, #8]
 8004648:	f003 0301 	and.w	r3, r3, #1
 800464c:	2b00      	cmp	r3, #0
 800464e:	d1dc      	bne.n	800460a <ADC_Disable+0x6e>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8004650:	2300      	movs	r3, #0
}
 8004652:	4618      	mov	r0, r3
 8004654:	3710      	adds	r7, #16
 8004656:	46bd      	mov	sp, r7
 8004658:	bd80      	pop	{r7, pc}

0800465a <ADC_DMAConvCplt>:
  * @brief  DMA transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 800465a:	b580      	push	{r7, lr}
 800465c:	b084      	sub	sp, #16
 800465e:	af00      	add	r7, sp, #0
 8004660:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8004662:	687b      	ldr	r3, [r7, #4]
 8004664:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004666:	60fb      	str	r3, [r7, #12]

  /* Update state machine on conversion status if not in error state */
  if ((hadc->State & (HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA)) == 0UL)
 8004668:	68fb      	ldr	r3, [r7, #12]
 800466a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800466c:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 8004670:	2b00      	cmp	r3, #0
 8004672:	d14b      	bne.n	800470c <ADC_DMAConvCplt+0xb2>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8004674:	68fb      	ldr	r3, [r7, #12]
 8004676:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004678:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 800467c:	68fb      	ldr	r3, [r7, #12]
 800467e:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going         */
    /* to disable interruption.                                               */
    /* Is it the end of the regular sequence ? */
    if ((hadc->Instance->ISR & ADC_FLAG_EOS) != 0UL)
 8004680:	68fb      	ldr	r3, [r7, #12]
 8004682:	681b      	ldr	r3, [r3, #0]
 8004684:	681b      	ldr	r3, [r3, #0]
 8004686:	f003 0308 	and.w	r3, r3, #8
 800468a:	2b00      	cmp	r3, #0
 800468c:	d021      	beq.n	80046d2 <ADC_DMAConvCplt+0x78>
    {
      /* Are conversions software-triggered ? */
      if (LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 800468e:	68fb      	ldr	r3, [r7, #12]
 8004690:	681b      	ldr	r3, [r3, #0]
 8004692:	4618      	mov	r0, r3
 8004694:	f7fe fd38 	bl	8003108 <LL_ADC_REG_IsTriggerSourceSWStart>
 8004698:	4603      	mov	r3, r0
 800469a:	2b00      	cmp	r3, #0
 800469c:	d032      	beq.n	8004704 <ADC_DMAConvCplt+0xaa>
      {
        /* Is CONT bit set ? */
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_CONT) == 0UL)
 800469e:	68fb      	ldr	r3, [r7, #12]
 80046a0:	681b      	ldr	r3, [r3, #0]
 80046a2:	68db      	ldr	r3, [r3, #12]
 80046a4:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80046a8:	2b00      	cmp	r3, #0
 80046aa:	d12b      	bne.n	8004704 <ADC_DMAConvCplt+0xaa>
        {
          /* CONT bit is not set, no more conversions expected */
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 80046ac:	68fb      	ldr	r3, [r7, #12]
 80046ae:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80046b0:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 80046b4:	68fb      	ldr	r3, [r7, #12]
 80046b6:	655a      	str	r2, [r3, #84]	@ 0x54
          if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 80046b8:	68fb      	ldr	r3, [r7, #12]
 80046ba:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80046bc:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80046c0:	2b00      	cmp	r3, #0
 80046c2:	d11f      	bne.n	8004704 <ADC_DMAConvCplt+0xaa>
          {
            SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80046c4:	68fb      	ldr	r3, [r7, #12]
 80046c6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80046c8:	f043 0201 	orr.w	r2, r3, #1
 80046cc:	68fb      	ldr	r3, [r7, #12]
 80046ce:	655a      	str	r2, [r3, #84]	@ 0x54
 80046d0:	e018      	b.n	8004704 <ADC_DMAConvCplt+0xaa>
    }
    else
    {
      /* DMA End of Transfer interrupt was triggered but conversions sequence
         is not over. If DMACFG is set to 0, conversions are stopped. */
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMNGT) == 0UL)
 80046d2:	68fb      	ldr	r3, [r7, #12]
 80046d4:	681b      	ldr	r3, [r3, #0]
 80046d6:	68db      	ldr	r3, [r3, #12]
 80046d8:	f003 0303 	and.w	r3, r3, #3
 80046dc:	2b00      	cmp	r3, #0
 80046de:	d111      	bne.n	8004704 <ADC_DMAConvCplt+0xaa>
      {
        /* DMACFG bit is not set, conversions are stopped. */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 80046e0:	68fb      	ldr	r3, [r7, #12]
 80046e2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80046e4:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 80046e8:	68fb      	ldr	r3, [r7, #12]
 80046ea:	655a      	str	r2, [r3, #84]	@ 0x54
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 80046ec:	68fb      	ldr	r3, [r7, #12]
 80046ee:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80046f0:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80046f4:	2b00      	cmp	r3, #0
 80046f6:	d105      	bne.n	8004704 <ADC_DMAConvCplt+0xaa>
        {
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80046f8:	68fb      	ldr	r3, [r7, #12]
 80046fa:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80046fc:	f043 0201 	orr.w	r2, r3, #1
 8004700:	68fb      	ldr	r3, [r7, #12]
 8004702:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8004704:	68f8      	ldr	r0, [r7, #12]
 8004706:	f7fd f8fd 	bl	8001904 <HAL_ADC_ConvCpltCallback>
    {
      /* Call ADC DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 800470a:	e00e      	b.n	800472a <ADC_DMAConvCplt+0xd0>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 800470c:	68fb      	ldr	r3, [r7, #12]
 800470e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004710:	f003 0310 	and.w	r3, r3, #16
 8004714:	2b00      	cmp	r3, #0
 8004716:	d003      	beq.n	8004720 <ADC_DMAConvCplt+0xc6>
      HAL_ADC_ErrorCallback(hadc);
 8004718:	68f8      	ldr	r0, [r7, #12]
 800471a:	f7ff fb4f 	bl	8003dbc <HAL_ADC_ErrorCallback>
}
 800471e:	e004      	b.n	800472a <ADC_DMAConvCplt+0xd0>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 8004720:	68fb      	ldr	r3, [r7, #12]
 8004722:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004724:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004726:	6878      	ldr	r0, [r7, #4]
 8004728:	4798      	blx	r3
}
 800472a:	bf00      	nop
 800472c:	3710      	adds	r7, #16
 800472e:	46bd      	mov	sp, r7
 8004730:	bd80      	pop	{r7, pc}

08004732 <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)
{
 8004732:	b580      	push	{r7, lr}
 8004734:	b084      	sub	sp, #16
 8004736:	af00      	add	r7, sp, #0
 8004738:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800473a:	687b      	ldr	r3, [r7, #4]
 800473c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800473e:	60fb      	str	r3, [r7, #12]

  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8004740:	68f8      	ldr	r0, [r7, #12]
 8004742:	f7ff fb27 	bl	8003d94 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8004746:	bf00      	nop
 8004748:	3710      	adds	r7, #16
 800474a:	46bd      	mov	sp, r7
 800474c:	bd80      	pop	{r7, pc}

0800474e <ADC_DMAError>:
  * @brief  DMA error callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAError(DMA_HandleTypeDef *hdma)
{
 800474e:	b580      	push	{r7, lr}
 8004750:	b084      	sub	sp, #16
 8004752:	af00      	add	r7, sp, #0
 8004754:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8004756:	687b      	ldr	r3, [r7, #4]
 8004758:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800475a:	60fb      	str	r3, [r7, #12]

  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 800475c:	68fb      	ldr	r3, [r7, #12]
 800475e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004760:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8004764:	68fb      	ldr	r3, [r7, #12]
 8004766:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 8004768:	68fb      	ldr	r3, [r7, #12]
 800476a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800476c:	f043 0204 	orr.w	r2, r3, #4
 8004770:	68fb      	ldr	r3, [r7, #12]
 8004772:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 8004774:	68f8      	ldr	r0, [r7, #12]
 8004776:	f7ff fb21 	bl	8003dbc <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 800477a:	bf00      	nop
 800477c:	3710      	adds	r7, #16
 800477e:	46bd      	mov	sp, r7
 8004780:	bd80      	pop	{r7, pc}
	...

08004784 <ADC_ConfigureBoostMode>:
  *         stopped.
  * @param  hadc ADC handle
  * @retval None.
  */
void ADC_ConfigureBoostMode(ADC_HandleTypeDef *hadc)
{
 8004784:	b580      	push	{r7, lr}
 8004786:	b084      	sub	sp, #16
 8004788:	af00      	add	r7, sp, #0
 800478a:	6078      	str	r0, [r7, #4]
  uint32_t freq;
  if (ADC_IS_SYNCHRONOUS_CLOCK_MODE(hadc))
 800478c:	687b      	ldr	r3, [r7, #4]
 800478e:	681b      	ldr	r3, [r3, #0]
 8004790:	4a7a      	ldr	r2, [pc, #488]	@ (800497c <ADC_ConfigureBoostMode+0x1f8>)
 8004792:	4293      	cmp	r3, r2
 8004794:	d004      	beq.n	80047a0 <ADC_ConfigureBoostMode+0x1c>
 8004796:	687b      	ldr	r3, [r7, #4]
 8004798:	681b      	ldr	r3, [r3, #0]
 800479a:	4a79      	ldr	r2, [pc, #484]	@ (8004980 <ADC_ConfigureBoostMode+0x1fc>)
 800479c:	4293      	cmp	r3, r2
 800479e:	d109      	bne.n	80047b4 <ADC_ConfigureBoostMode+0x30>
 80047a0:	4b78      	ldr	r3, [pc, #480]	@ (8004984 <ADC_ConfigureBoostMode+0x200>)
 80047a2:	689b      	ldr	r3, [r3, #8]
 80047a4:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80047a8:	2b00      	cmp	r3, #0
 80047aa:	bf14      	ite	ne
 80047ac:	2301      	movne	r3, #1
 80047ae:	2300      	moveq	r3, #0
 80047b0:	b2db      	uxtb	r3, r3
 80047b2:	e008      	b.n	80047c6 <ADC_ConfigureBoostMode+0x42>
 80047b4:	4b74      	ldr	r3, [pc, #464]	@ (8004988 <ADC_ConfigureBoostMode+0x204>)
 80047b6:	689b      	ldr	r3, [r3, #8]
 80047b8:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80047bc:	2b00      	cmp	r3, #0
 80047be:	bf14      	ite	ne
 80047c0:	2301      	movne	r3, #1
 80047c2:	2300      	moveq	r3, #0
 80047c4:	b2db      	uxtb	r3, r3
 80047c6:	2b00      	cmp	r3, #0
 80047c8:	d01c      	beq.n	8004804 <ADC_ConfigureBoostMode+0x80>
  {
    freq = HAL_RCC_GetHCLKFreq();
 80047ca:	f004 fcd9 	bl	8009180 <HAL_RCC_GetHCLKFreq>
 80047ce:	60f8      	str	r0, [r7, #12]
    switch (hadc->Init.ClockPrescaler)
 80047d0:	687b      	ldr	r3, [r7, #4]
 80047d2:	685b      	ldr	r3, [r3, #4]
 80047d4:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 80047d8:	d010      	beq.n	80047fc <ADC_ConfigureBoostMode+0x78>
 80047da:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 80047de:	d873      	bhi.n	80048c8 <ADC_ConfigureBoostMode+0x144>
 80047e0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80047e4:	d002      	beq.n	80047ec <ADC_ConfigureBoostMode+0x68>
 80047e6:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80047ea:	d16d      	bne.n	80048c8 <ADC_ConfigureBoostMode+0x144>
    {
      case ADC_CLOCK_SYNC_PCLK_DIV1:
      case ADC_CLOCK_SYNC_PCLK_DIV2:
        freq /= (hadc->Init.ClockPrescaler >> ADC_CCR_CKMODE_Pos);
 80047ec:	687b      	ldr	r3, [r7, #4]
 80047ee:	685b      	ldr	r3, [r3, #4]
 80047f0:	0c1b      	lsrs	r3, r3, #16
 80047f2:	68fa      	ldr	r2, [r7, #12]
 80047f4:	fbb2 f3f3 	udiv	r3, r2, r3
 80047f8:	60fb      	str	r3, [r7, #12]
        break;
 80047fa:	e068      	b.n	80048ce <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_SYNC_PCLK_DIV4:
        freq /= 4UL;
 80047fc:	68fb      	ldr	r3, [r7, #12]
 80047fe:	089b      	lsrs	r3, r3, #2
 8004800:	60fb      	str	r3, [r7, #12]
        break;
 8004802:	e064      	b.n	80048ce <ADC_ConfigureBoostMode+0x14a>
        break;
    }
  }
  else
  {
    freq = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_ADC);
 8004804:	f44f 2000 	mov.w	r0, #524288	@ 0x80000
 8004808:	f04f 0100 	mov.w	r1, #0
 800480c:	f005 ff1e 	bl	800a64c <HAL_RCCEx_GetPeriphCLKFreq>
 8004810:	60f8      	str	r0, [r7, #12]
    switch (hadc->Init.ClockPrescaler)
 8004812:	687b      	ldr	r3, [r7, #4]
 8004814:	685b      	ldr	r3, [r3, #4]
 8004816:	f5b3 1f30 	cmp.w	r3, #2883584	@ 0x2c0000
 800481a:	d051      	beq.n	80048c0 <ADC_ConfigureBoostMode+0x13c>
 800481c:	f5b3 1f30 	cmp.w	r3, #2883584	@ 0x2c0000
 8004820:	d854      	bhi.n	80048cc <ADC_ConfigureBoostMode+0x148>
 8004822:	f5b3 1f20 	cmp.w	r3, #2621440	@ 0x280000
 8004826:	d047      	beq.n	80048b8 <ADC_ConfigureBoostMode+0x134>
 8004828:	f5b3 1f20 	cmp.w	r3, #2621440	@ 0x280000
 800482c:	d84e      	bhi.n	80048cc <ADC_ConfigureBoostMode+0x148>
 800482e:	f5b3 1f10 	cmp.w	r3, #2359296	@ 0x240000
 8004832:	d03d      	beq.n	80048b0 <ADC_ConfigureBoostMode+0x12c>
 8004834:	f5b3 1f10 	cmp.w	r3, #2359296	@ 0x240000
 8004838:	d848      	bhi.n	80048cc <ADC_ConfigureBoostMode+0x148>
 800483a:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800483e:	d033      	beq.n	80048a8 <ADC_ConfigureBoostMode+0x124>
 8004840:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8004844:	d842      	bhi.n	80048cc <ADC_ConfigureBoostMode+0x148>
 8004846:	f5b3 1fe0 	cmp.w	r3, #1835008	@ 0x1c0000
 800484a:	d029      	beq.n	80048a0 <ADC_ConfigureBoostMode+0x11c>
 800484c:	f5b3 1fe0 	cmp.w	r3, #1835008	@ 0x1c0000
 8004850:	d83c      	bhi.n	80048cc <ADC_ConfigureBoostMode+0x148>
 8004852:	f5b3 1fc0 	cmp.w	r3, #1572864	@ 0x180000
 8004856:	d01a      	beq.n	800488e <ADC_ConfigureBoostMode+0x10a>
 8004858:	f5b3 1fc0 	cmp.w	r3, #1572864	@ 0x180000
 800485c:	d836      	bhi.n	80048cc <ADC_ConfigureBoostMode+0x148>
 800485e:	f5b3 1fa0 	cmp.w	r3, #1310720	@ 0x140000
 8004862:	d014      	beq.n	800488e <ADC_ConfigureBoostMode+0x10a>
 8004864:	f5b3 1fa0 	cmp.w	r3, #1310720	@ 0x140000
 8004868:	d830      	bhi.n	80048cc <ADC_ConfigureBoostMode+0x148>
 800486a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800486e:	d00e      	beq.n	800488e <ADC_ConfigureBoostMode+0x10a>
 8004870:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8004874:	d82a      	bhi.n	80048cc <ADC_ConfigureBoostMode+0x148>
 8004876:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 800487a:	d008      	beq.n	800488e <ADC_ConfigureBoostMode+0x10a>
 800487c:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 8004880:	d824      	bhi.n	80048cc <ADC_ConfigureBoostMode+0x148>
 8004882:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8004886:	d002      	beq.n	800488e <ADC_ConfigureBoostMode+0x10a>
 8004888:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 800488c:	d11e      	bne.n	80048cc <ADC_ConfigureBoostMode+0x148>
      case ADC_CLOCK_ASYNC_DIV4:
      case ADC_CLOCK_ASYNC_DIV6:
      case ADC_CLOCK_ASYNC_DIV8:
      case ADC_CLOCK_ASYNC_DIV10:
      case ADC_CLOCK_ASYNC_DIV12:
        freq /= ((hadc->Init.ClockPrescaler >> ADC_CCR_PRESC_Pos) << 1UL);
 800488e:	687b      	ldr	r3, [r7, #4]
 8004890:	685b      	ldr	r3, [r3, #4]
 8004892:	0c9b      	lsrs	r3, r3, #18
 8004894:	005b      	lsls	r3, r3, #1
 8004896:	68fa      	ldr	r2, [r7, #12]
 8004898:	fbb2 f3f3 	udiv	r3, r2, r3
 800489c:	60fb      	str	r3, [r7, #12]
        break;
 800489e:	e016      	b.n	80048ce <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_ASYNC_DIV16:
        freq /= 16UL;
 80048a0:	68fb      	ldr	r3, [r7, #12]
 80048a2:	091b      	lsrs	r3, r3, #4
 80048a4:	60fb      	str	r3, [r7, #12]
        break;
 80048a6:	e012      	b.n	80048ce <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_ASYNC_DIV32:
        freq /= 32UL;
 80048a8:	68fb      	ldr	r3, [r7, #12]
 80048aa:	095b      	lsrs	r3, r3, #5
 80048ac:	60fb      	str	r3, [r7, #12]
        break;
 80048ae:	e00e      	b.n	80048ce <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_ASYNC_DIV64:
        freq /= 64UL;
 80048b0:	68fb      	ldr	r3, [r7, #12]
 80048b2:	099b      	lsrs	r3, r3, #6
 80048b4:	60fb      	str	r3, [r7, #12]
        break;
 80048b6:	e00a      	b.n	80048ce <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_ASYNC_DIV128:
        freq /= 128UL;
 80048b8:	68fb      	ldr	r3, [r7, #12]
 80048ba:	09db      	lsrs	r3, r3, #7
 80048bc:	60fb      	str	r3, [r7, #12]
        break;
 80048be:	e006      	b.n	80048ce <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_ASYNC_DIV256:
        freq /= 256UL;
 80048c0:	68fb      	ldr	r3, [r7, #12]
 80048c2:	0a1b      	lsrs	r3, r3, #8
 80048c4:	60fb      	str	r3, [r7, #12]
        break;
 80048c6:	e002      	b.n	80048ce <ADC_ConfigureBoostMode+0x14a>
        break;
 80048c8:	bf00      	nop
 80048ca:	e000      	b.n	80048ce <ADC_ConfigureBoostMode+0x14a>
      default:
        break;
 80048cc:	bf00      	nop
  else /* if(freq > 25000000UL) */
  {
    MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1 | ADC_CR_BOOST_0);
  }
#else
  if (HAL_GetREVID() <= REV_ID_Y) /* STM32H7 silicon Rev.Y */
 80048ce:	f7fe fb87 	bl	8002fe0 <HAL_GetREVID>
 80048d2:	4603      	mov	r3, r0
 80048d4:	f241 0203 	movw	r2, #4099	@ 0x1003
 80048d8:	4293      	cmp	r3, r2
 80048da:	d815      	bhi.n	8004908 <ADC_ConfigureBoostMode+0x184>
  {
    if (freq > 20000000UL)
 80048dc:	68fb      	ldr	r3, [r7, #12]
 80048de:	4a2b      	ldr	r2, [pc, #172]	@ (800498c <ADC_ConfigureBoostMode+0x208>)
 80048e0:	4293      	cmp	r3, r2
 80048e2:	d908      	bls.n	80048f6 <ADC_ConfigureBoostMode+0x172>
    {
      SET_BIT(hadc->Instance->CR, ADC_CR_BOOST_0);
 80048e4:	687b      	ldr	r3, [r7, #4]
 80048e6:	681b      	ldr	r3, [r3, #0]
 80048e8:	689a      	ldr	r2, [r3, #8]
 80048ea:	687b      	ldr	r3, [r7, #4]
 80048ec:	681b      	ldr	r3, [r3, #0]
 80048ee:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80048f2:	609a      	str	r2, [r3, #8]
    {
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1 | ADC_CR_BOOST_0);
    }
  }
#endif /* ADC_VER_V5_3 */
}
 80048f4:	e03e      	b.n	8004974 <ADC_ConfigureBoostMode+0x1f0>
      CLEAR_BIT(hadc->Instance->CR, ADC_CR_BOOST_0);
 80048f6:	687b      	ldr	r3, [r7, #4]
 80048f8:	681b      	ldr	r3, [r3, #0]
 80048fa:	689a      	ldr	r2, [r3, #8]
 80048fc:	687b      	ldr	r3, [r7, #4]
 80048fe:	681b      	ldr	r3, [r3, #0]
 8004900:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8004904:	609a      	str	r2, [r3, #8]
}
 8004906:	e035      	b.n	8004974 <ADC_ConfigureBoostMode+0x1f0>
    freq /= 2U; /* divider by 2 for Rev.V */
 8004908:	68fb      	ldr	r3, [r7, #12]
 800490a:	085b      	lsrs	r3, r3, #1
 800490c:	60fb      	str	r3, [r7, #12]
    if (freq <= 6250000UL)
 800490e:	68fb      	ldr	r3, [r7, #12]
 8004910:	4a1f      	ldr	r2, [pc, #124]	@ (8004990 <ADC_ConfigureBoostMode+0x20c>)
 8004912:	4293      	cmp	r3, r2
 8004914:	d808      	bhi.n	8004928 <ADC_ConfigureBoostMode+0x1a4>
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, 0UL);
 8004916:	687b      	ldr	r3, [r7, #4]
 8004918:	681b      	ldr	r3, [r3, #0]
 800491a:	689a      	ldr	r2, [r3, #8]
 800491c:	687b      	ldr	r3, [r7, #4]
 800491e:	681b      	ldr	r3, [r3, #0]
 8004920:	f422 7240 	bic.w	r2, r2, #768	@ 0x300
 8004924:	609a      	str	r2, [r3, #8]
}
 8004926:	e025      	b.n	8004974 <ADC_ConfigureBoostMode+0x1f0>
    else if (freq <= 12500000UL)
 8004928:	68fb      	ldr	r3, [r7, #12]
 800492a:	4a1a      	ldr	r2, [pc, #104]	@ (8004994 <ADC_ConfigureBoostMode+0x210>)
 800492c:	4293      	cmp	r3, r2
 800492e:	d80a      	bhi.n	8004946 <ADC_ConfigureBoostMode+0x1c2>
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_0);
 8004930:	687b      	ldr	r3, [r7, #4]
 8004932:	681b      	ldr	r3, [r3, #0]
 8004934:	689b      	ldr	r3, [r3, #8]
 8004936:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800493a:	687b      	ldr	r3, [r7, #4]
 800493c:	681b      	ldr	r3, [r3, #0]
 800493e:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8004942:	609a      	str	r2, [r3, #8]
}
 8004944:	e016      	b.n	8004974 <ADC_ConfigureBoostMode+0x1f0>
    else if (freq <= 25000000UL)
 8004946:	68fb      	ldr	r3, [r7, #12]
 8004948:	4a13      	ldr	r2, [pc, #76]	@ (8004998 <ADC_ConfigureBoostMode+0x214>)
 800494a:	4293      	cmp	r3, r2
 800494c:	d80a      	bhi.n	8004964 <ADC_ConfigureBoostMode+0x1e0>
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1);
 800494e:	687b      	ldr	r3, [r7, #4]
 8004950:	681b      	ldr	r3, [r3, #0]
 8004952:	689b      	ldr	r3, [r3, #8]
 8004954:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8004958:	687b      	ldr	r3, [r7, #4]
 800495a:	681b      	ldr	r3, [r3, #0]
 800495c:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004960:	609a      	str	r2, [r3, #8]
}
 8004962:	e007      	b.n	8004974 <ADC_ConfigureBoostMode+0x1f0>
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1 | ADC_CR_BOOST_0);
 8004964:	687b      	ldr	r3, [r7, #4]
 8004966:	681b      	ldr	r3, [r3, #0]
 8004968:	689a      	ldr	r2, [r3, #8]
 800496a:	687b      	ldr	r3, [r7, #4]
 800496c:	681b      	ldr	r3, [r3, #0]
 800496e:	f442 7240 	orr.w	r2, r2, #768	@ 0x300
 8004972:	609a      	str	r2, [r3, #8]
}
 8004974:	bf00      	nop
 8004976:	3710      	adds	r7, #16
 8004978:	46bd      	mov	sp, r7
 800497a:	bd80      	pop	{r7, pc}
 800497c:	40022000 	.word	0x40022000
 8004980:	40022100 	.word	0x40022100
 8004984:	40022300 	.word	0x40022300
 8004988:	58026300 	.word	0x58026300
 800498c:	01312d00 	.word	0x01312d00
 8004990:	005f5e10 	.word	0x005f5e10
 8004994:	00bebc20 	.word	0x00bebc20
 8004998:	017d7840 	.word	0x017d7840

0800499c <LL_ADC_IsEnabled>:
{
 800499c:	b480      	push	{r7}
 800499e:	b083      	sub	sp, #12
 80049a0:	af00      	add	r7, sp, #0
 80049a2:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 80049a4:	687b      	ldr	r3, [r7, #4]
 80049a6:	689b      	ldr	r3, [r3, #8]
 80049a8:	f003 0301 	and.w	r3, r3, #1
 80049ac:	2b01      	cmp	r3, #1
 80049ae:	d101      	bne.n	80049b4 <LL_ADC_IsEnabled+0x18>
 80049b0:	2301      	movs	r3, #1
 80049b2:	e000      	b.n	80049b6 <LL_ADC_IsEnabled+0x1a>
 80049b4:	2300      	movs	r3, #0
}
 80049b6:	4618      	mov	r0, r3
 80049b8:	370c      	adds	r7, #12
 80049ba:	46bd      	mov	sp, r7
 80049bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049c0:	4770      	bx	lr
	...

080049c4 <LL_ADC_StartCalibration>:
{
 80049c4:	b480      	push	{r7}
 80049c6:	b085      	sub	sp, #20
 80049c8:	af00      	add	r7, sp, #0
 80049ca:	60f8      	str	r0, [r7, #12]
 80049cc:	60b9      	str	r1, [r7, #8]
 80049ce:	607a      	str	r2, [r7, #4]
  MODIFY_REG(ADCx->CR,
 80049d0:	68fb      	ldr	r3, [r7, #12]
 80049d2:	689a      	ldr	r2, [r3, #8]
 80049d4:	4b09      	ldr	r3, [pc, #36]	@ (80049fc <LL_ADC_StartCalibration+0x38>)
 80049d6:	4013      	ands	r3, r2
 80049d8:	68ba      	ldr	r2, [r7, #8]
 80049da:	f402 3180 	and.w	r1, r2, #65536	@ 0x10000
 80049de:	687a      	ldr	r2, [r7, #4]
 80049e0:	f002 4280 	and.w	r2, r2, #1073741824	@ 0x40000000
 80049e4:	430a      	orrs	r2, r1
 80049e6:	4313      	orrs	r3, r2
 80049e8:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 80049ec:	68fb      	ldr	r3, [r7, #12]
 80049ee:	609a      	str	r2, [r3, #8]
}
 80049f0:	bf00      	nop
 80049f2:	3714      	adds	r7, #20
 80049f4:	46bd      	mov	sp, r7
 80049f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049fa:	4770      	bx	lr
 80049fc:	3ffeffc0 	.word	0x3ffeffc0

08004a00 <LL_ADC_IsCalibrationOnGoing>:
{
 8004a00:	b480      	push	{r7}
 8004a02:	b083      	sub	sp, #12
 8004a04:	af00      	add	r7, sp, #0
 8004a06:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADCAL) == (ADC_CR_ADCAL)) ? 1UL : 0UL);
 8004a08:	687b      	ldr	r3, [r7, #4]
 8004a0a:	689b      	ldr	r3, [r3, #8]
 8004a0c:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8004a10:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8004a14:	d101      	bne.n	8004a1a <LL_ADC_IsCalibrationOnGoing+0x1a>
 8004a16:	2301      	movs	r3, #1
 8004a18:	e000      	b.n	8004a1c <LL_ADC_IsCalibrationOnGoing+0x1c>
 8004a1a:	2300      	movs	r3, #0
}
 8004a1c:	4618      	mov	r0, r3
 8004a1e:	370c      	adds	r7, #12
 8004a20:	46bd      	mov	sp, r7
 8004a22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a26:	4770      	bx	lr

08004a28 <LL_ADC_REG_IsConversionOngoing>:
{
 8004a28:	b480      	push	{r7}
 8004a2a:	b083      	sub	sp, #12
 8004a2c:	af00      	add	r7, sp, #0
 8004a2e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8004a30:	687b      	ldr	r3, [r7, #4]
 8004a32:	689b      	ldr	r3, [r3, #8]
 8004a34:	f003 0304 	and.w	r3, r3, #4
 8004a38:	2b04      	cmp	r3, #4
 8004a3a:	d101      	bne.n	8004a40 <LL_ADC_REG_IsConversionOngoing+0x18>
 8004a3c:	2301      	movs	r3, #1
 8004a3e:	e000      	b.n	8004a42 <LL_ADC_REG_IsConversionOngoing+0x1a>
 8004a40:	2300      	movs	r3, #0
}
 8004a42:	4618      	mov	r0, r3
 8004a44:	370c      	adds	r7, #12
 8004a46:	46bd      	mov	sp, r7
 8004a48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a4c:	4770      	bx	lr
	...

08004a50 <HAL_ADCEx_Calibration_Start>:
  *           @arg @ref ADC_SINGLE_ENDED       Channel in mode input single ended
  *           @arg @ref ADC_DIFFERENTIAL_ENDED Channel in mode input differential ended
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_Calibration_Start(ADC_HandleTypeDef *hadc, uint32_t CalibrationMode, uint32_t SingleDiff)
{
 8004a50:	b580      	push	{r7, lr}
 8004a52:	b086      	sub	sp, #24
 8004a54:	af00      	add	r7, sp, #0
 8004a56:	60f8      	str	r0, [r7, #12]
 8004a58:	60b9      	str	r1, [r7, #8]
 8004a5a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;
  __IO uint32_t wait_loop_index = 0UL;
 8004a5c:	2300      	movs	r3, #0
 8004a5e:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_SINGLE_DIFFERENTIAL(SingleDiff));

  /* Process locked */
  __HAL_LOCK(hadc);
 8004a60:	68fb      	ldr	r3, [r7, #12]
 8004a62:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8004a66:	2b01      	cmp	r3, #1
 8004a68:	d101      	bne.n	8004a6e <HAL_ADCEx_Calibration_Start+0x1e>
 8004a6a:	2302      	movs	r3, #2
 8004a6c:	e04c      	b.n	8004b08 <HAL_ADCEx_Calibration_Start+0xb8>
 8004a6e:	68fb      	ldr	r3, [r7, #12]
 8004a70:	2201      	movs	r2, #1
 8004a72:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Calibration prerequisite: ADC must be disabled. */

  /* Disable the ADC (if not already disabled) */
  tmp_hal_status = ADC_Disable(hadc);
 8004a76:	68f8      	ldr	r0, [r7, #12]
 8004a78:	f7ff fd90 	bl	800459c <ADC_Disable>
 8004a7c:	4603      	mov	r3, r0
 8004a7e:	75fb      	strb	r3, [r7, #23]

  /* Check if ADC is effectively disabled */
  if (tmp_hal_status == HAL_OK)
 8004a80:	7dfb      	ldrb	r3, [r7, #23]
 8004a82:	2b00      	cmp	r3, #0
 8004a84:	d135      	bne.n	8004af2 <HAL_ADCEx_Calibration_Start+0xa2>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8004a86:	68fb      	ldr	r3, [r7, #12]
 8004a88:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8004a8a:	4b21      	ldr	r3, [pc, #132]	@ (8004b10 <HAL_ADCEx_Calibration_Start+0xc0>)
 8004a8c:	4013      	ands	r3, r2
 8004a8e:	f043 0202 	orr.w	r2, r3, #2
 8004a92:	68fb      	ldr	r3, [r7, #12]
 8004a94:	655a      	str	r2, [r3, #84]	@ 0x54
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Start ADC calibration in mode single-ended or differential */
    LL_ADC_StartCalibration(hadc->Instance, CalibrationMode, SingleDiff);
 8004a96:	68fb      	ldr	r3, [r7, #12]
 8004a98:	681b      	ldr	r3, [r3, #0]
 8004a9a:	687a      	ldr	r2, [r7, #4]
 8004a9c:	68b9      	ldr	r1, [r7, #8]
 8004a9e:	4618      	mov	r0, r3
 8004aa0:	f7ff ff90 	bl	80049c4 <LL_ADC_StartCalibration>

    /* Wait for calibration completion */
    while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 8004aa4:	e014      	b.n	8004ad0 <HAL_ADCEx_Calibration_Start+0x80>
    {
      wait_loop_index++;
 8004aa6:	693b      	ldr	r3, [r7, #16]
 8004aa8:	3301      	adds	r3, #1
 8004aaa:	613b      	str	r3, [r7, #16]
      if (wait_loop_index >= ADC_CALIBRATION_TIMEOUT)
 8004aac:	693b      	ldr	r3, [r7, #16]
 8004aae:	4a19      	ldr	r2, [pc, #100]	@ (8004b14 <HAL_ADCEx_Calibration_Start+0xc4>)
 8004ab0:	4293      	cmp	r3, r2
 8004ab2:	d30d      	bcc.n	8004ad0 <HAL_ADCEx_Calibration_Start+0x80>
      {
        /* Update ADC state machine to error */
        ADC_STATE_CLR_SET(hadc->State,
 8004ab4:	68fb      	ldr	r3, [r7, #12]
 8004ab6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004ab8:	f023 0312 	bic.w	r3, r3, #18
 8004abc:	f043 0210 	orr.w	r2, r3, #16
 8004ac0:	68fb      	ldr	r3, [r7, #12]
 8004ac2:	655a      	str	r2, [r3, #84]	@ 0x54
                          HAL_ADC_STATE_BUSY_INTERNAL,
                          HAL_ADC_STATE_ERROR_INTERNAL);

        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 8004ac4:	68fb      	ldr	r3, [r7, #12]
 8004ac6:	2200      	movs	r2, #0
 8004ac8:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

        return HAL_ERROR;
 8004acc:	2301      	movs	r3, #1
 8004ace:	e01b      	b.n	8004b08 <HAL_ADCEx_Calibration_Start+0xb8>
    while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 8004ad0:	68fb      	ldr	r3, [r7, #12]
 8004ad2:	681b      	ldr	r3, [r3, #0]
 8004ad4:	4618      	mov	r0, r3
 8004ad6:	f7ff ff93 	bl	8004a00 <LL_ADC_IsCalibrationOnGoing>
 8004ada:	4603      	mov	r3, r0
 8004adc:	2b00      	cmp	r3, #0
 8004ade:	d1e2      	bne.n	8004aa6 <HAL_ADCEx_Calibration_Start+0x56>
      }
    }

    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8004ae0:	68fb      	ldr	r3, [r7, #12]
 8004ae2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004ae4:	f023 0303 	bic.w	r3, r3, #3
 8004ae8:	f043 0201 	orr.w	r2, r3, #1
 8004aec:	68fb      	ldr	r3, [r7, #12]
 8004aee:	655a      	str	r2, [r3, #84]	@ 0x54
 8004af0:	e005      	b.n	8004afe <HAL_ADCEx_Calibration_Start+0xae>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8004af2:	68fb      	ldr	r3, [r7, #12]
 8004af4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004af6:	f043 0210 	orr.w	r2, r3, #16
 8004afa:	68fb      	ldr	r3, [r7, #12]
 8004afc:	655a      	str	r2, [r3, #84]	@ 0x54
    /* Note: No need to update variable "tmp_hal_status" here: already set    */
    /*       to state "HAL_ERROR" by function disabling the ADC.              */
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8004afe:	68fb      	ldr	r3, [r7, #12]
 8004b00:	2200      	movs	r2, #0
 8004b02:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Return function status */
  return tmp_hal_status;
 8004b06:	7dfb      	ldrb	r3, [r7, #23]
}
 8004b08:	4618      	mov	r0, r3
 8004b0a:	3718      	adds	r7, #24
 8004b0c:	46bd      	mov	sp, r7
 8004b0e:	bd80      	pop	{r7, pc}
 8004b10:	ffffeefd 	.word	0xffffeefd
 8004b14:	25c3f800 	.word	0x25c3f800

08004b18 <HAL_ADCEx_InjectedConvCpltCallback>:
  * @brief  Injected conversion complete callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_InjectedConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 8004b18:	b480      	push	{r7}
 8004b1a:	b083      	sub	sp, #12
 8004b1c:	af00      	add	r7, sp, #0
 8004b1e:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_InjectedConvCpltCallback must be implemented in the user file.
  */
}
 8004b20:	bf00      	nop
 8004b22:	370c      	adds	r7, #12
 8004b24:	46bd      	mov	sp, r7
 8004b26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b2a:	4770      	bx	lr

08004b2c <HAL_ADCEx_InjectedQueueOverflowCallback>:
            contexts).
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_InjectedQueueOverflowCallback(ADC_HandleTypeDef *hadc)
{
 8004b2c:	b480      	push	{r7}
 8004b2e:	b083      	sub	sp, #12
 8004b30:	af00      	add	r7, sp, #0
 8004b32:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_InjectedQueueOverflowCallback must be implemented in the user file.
  */
}
 8004b34:	bf00      	nop
 8004b36:	370c      	adds	r7, #12
 8004b38:	46bd      	mov	sp, r7
 8004b3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b3e:	4770      	bx	lr

08004b40 <HAL_ADCEx_LevelOutOfWindow2Callback>:
  * @brief  Analog watchdog 2 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_LevelOutOfWindow2Callback(ADC_HandleTypeDef *hadc)
{
 8004b40:	b480      	push	{r7}
 8004b42:	b083      	sub	sp, #12
 8004b44:	af00      	add	r7, sp, #0
 8004b46:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_LevelOutOfWindow2Callback must be implemented in the user file.
  */
}
 8004b48:	bf00      	nop
 8004b4a:	370c      	adds	r7, #12
 8004b4c:	46bd      	mov	sp, r7
 8004b4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b52:	4770      	bx	lr

08004b54 <HAL_ADCEx_LevelOutOfWindow3Callback>:
  * @brief  Analog watchdog 3 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_LevelOutOfWindow3Callback(ADC_HandleTypeDef *hadc)
{
 8004b54:	b480      	push	{r7}
 8004b56:	b083      	sub	sp, #12
 8004b58:	af00      	add	r7, sp, #0
 8004b5a:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_LevelOutOfWindow3Callback must be implemented in the user file.
  */
}
 8004b5c:	bf00      	nop
 8004b5e:	370c      	adds	r7, #12
 8004b60:	46bd      	mov	sp, r7
 8004b62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b66:	4770      	bx	lr

08004b68 <HAL_ADCEx_EndOfSamplingCallback>:
  * @brief  End Of Sampling callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_EndOfSamplingCallback(ADC_HandleTypeDef *hadc)
{
 8004b68:	b480      	push	{r7}
 8004b6a:	b083      	sub	sp, #12
 8004b6c:	af00      	add	r7, sp, #0
 8004b6e:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_EndOfSamplingCallback must be implemented in the user file.
  */
}
 8004b70:	bf00      	nop
 8004b72:	370c      	adds	r7, #12
 8004b74:	46bd      	mov	sp, r7
 8004b76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b7a:	4770      	bx	lr

08004b7c <HAL_ADCEx_MultiModeConfigChannel>:
  * @param hadc Master ADC handle
  * @param multimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef *hadc, ADC_MultiModeTypeDef *multimode)
{
 8004b7c:	b590      	push	{r4, r7, lr}
 8004b7e:	b09f      	sub	sp, #124	@ 0x7c
 8004b80:	af00      	add	r7, sp, #0
 8004b82:	6078      	str	r0, [r7, #4]
 8004b84:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8004b86:	2300      	movs	r3, #0
 8004b88:	f887 3077 	strb.w	r3, [r7, #119]	@ 0x77
    assert_param(IS_ADC_DUAL_DATA_MODE(multimode->DualModeData));
    assert_param(IS_ADC_SAMPLING_DELAY(multimode->TwoSamplingDelay));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8004b8c:	687b      	ldr	r3, [r7, #4]
 8004b8e:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8004b92:	2b01      	cmp	r3, #1
 8004b94:	d101      	bne.n	8004b9a <HAL_ADCEx_MultiModeConfigChannel+0x1e>
 8004b96:	2302      	movs	r3, #2
 8004b98:	e0be      	b.n	8004d18 <HAL_ADCEx_MultiModeConfigChannel+0x19c>
 8004b9a:	687b      	ldr	r3, [r7, #4]
 8004b9c:	2201      	movs	r2, #1
 8004b9e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  tmphadcSlave.State = HAL_ADC_STATE_RESET;
 8004ba2:	2300      	movs	r3, #0
 8004ba4:	65fb      	str	r3, [r7, #92]	@ 0x5c
  tmphadcSlave.ErrorCode = HAL_ADC_ERROR_NONE;
 8004ba6:	2300      	movs	r3, #0
 8004ba8:	663b      	str	r3, [r7, #96]	@ 0x60

  ADC_MULTI_SLAVE(hadc, &tmphadcSlave);
 8004baa:	687b      	ldr	r3, [r7, #4]
 8004bac:	681b      	ldr	r3, [r3, #0]
 8004bae:	4a5c      	ldr	r2, [pc, #368]	@ (8004d20 <HAL_ADCEx_MultiModeConfigChannel+0x1a4>)
 8004bb0:	4293      	cmp	r3, r2
 8004bb2:	d102      	bne.n	8004bba <HAL_ADCEx_MultiModeConfigChannel+0x3e>
 8004bb4:	4b5b      	ldr	r3, [pc, #364]	@ (8004d24 <HAL_ADCEx_MultiModeConfigChannel+0x1a8>)
 8004bb6:	60bb      	str	r3, [r7, #8]
 8004bb8:	e001      	b.n	8004bbe <HAL_ADCEx_MultiModeConfigChannel+0x42>
 8004bba:	2300      	movs	r3, #0
 8004bbc:	60bb      	str	r3, [r7, #8]

  if (tmphadcSlave.Instance == NULL)
 8004bbe:	68bb      	ldr	r3, [r7, #8]
 8004bc0:	2b00      	cmp	r3, #0
 8004bc2:	d10b      	bne.n	8004bdc <HAL_ADCEx_MultiModeConfigChannel+0x60>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8004bc4:	687b      	ldr	r3, [r7, #4]
 8004bc6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004bc8:	f043 0220 	orr.w	r2, r3, #32
 8004bcc:	687b      	ldr	r3, [r7, #4]
 8004bce:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8004bd0:	687b      	ldr	r3, [r7, #4]
 8004bd2:	2200      	movs	r2, #0
 8004bd4:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    return HAL_ERROR;
 8004bd8:	2301      	movs	r3, #1
 8004bda:	e09d      	b.n	8004d18 <HAL_ADCEx_MultiModeConfigChannel+0x19c>

  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DATA Format configuration                                   */
  tmphadcSlave_conversion_on_going = LL_ADC_REG_IsConversionOngoing((&tmphadcSlave)->Instance);
 8004bdc:	68bb      	ldr	r3, [r7, #8]
 8004bde:	4618      	mov	r0, r3
 8004be0:	f7ff ff22 	bl	8004a28 <LL_ADC_REG_IsConversionOngoing>
 8004be4:	6738      	str	r0, [r7, #112]	@ 0x70
  if ((LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8004be6:	687b      	ldr	r3, [r7, #4]
 8004be8:	681b      	ldr	r3, [r3, #0]
 8004bea:	4618      	mov	r0, r3
 8004bec:	f7ff ff1c 	bl	8004a28 <LL_ADC_REG_IsConversionOngoing>
 8004bf0:	4603      	mov	r3, r0
 8004bf2:	2b00      	cmp	r3, #0
 8004bf4:	d17f      	bne.n	8004cf6 <HAL_ADCEx_MultiModeConfigChannel+0x17a>
      && (tmphadcSlave_conversion_on_going == 0UL))
 8004bf6:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8004bf8:	2b00      	cmp	r3, #0
 8004bfa:	d17c      	bne.n	8004cf6 <HAL_ADCEx_MultiModeConfigChannel+0x17a>
  {
    /* Pointer to the common control register */
    tmpADC_Common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);
 8004bfc:	687b      	ldr	r3, [r7, #4]
 8004bfe:	681b      	ldr	r3, [r3, #0]
 8004c00:	4a47      	ldr	r2, [pc, #284]	@ (8004d20 <HAL_ADCEx_MultiModeConfigChannel+0x1a4>)
 8004c02:	4293      	cmp	r3, r2
 8004c04:	d004      	beq.n	8004c10 <HAL_ADCEx_MultiModeConfigChannel+0x94>
 8004c06:	687b      	ldr	r3, [r7, #4]
 8004c08:	681b      	ldr	r3, [r3, #0]
 8004c0a:	4a46      	ldr	r2, [pc, #280]	@ (8004d24 <HAL_ADCEx_MultiModeConfigChannel+0x1a8>)
 8004c0c:	4293      	cmp	r3, r2
 8004c0e:	d101      	bne.n	8004c14 <HAL_ADCEx_MultiModeConfigChannel+0x98>
 8004c10:	4b45      	ldr	r3, [pc, #276]	@ (8004d28 <HAL_ADCEx_MultiModeConfigChannel+0x1ac>)
 8004c12:	e000      	b.n	8004c16 <HAL_ADCEx_MultiModeConfigChannel+0x9a>
 8004c14:	4b45      	ldr	r3, [pc, #276]	@ (8004d2c <HAL_ADCEx_MultiModeConfigChannel+0x1b0>)
 8004c16:	66fb      	str	r3, [r7, #108]	@ 0x6c

    /* If multimode is selected, configure all multimode parameters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8004c18:	683b      	ldr	r3, [r7, #0]
 8004c1a:	681b      	ldr	r3, [r3, #0]
 8004c1c:	2b00      	cmp	r3, #0
 8004c1e:	d039      	beq.n	8004c94 <HAL_ADCEx_MultiModeConfigChannel+0x118>
    {
      MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_DAMDF, multimode->DualModeData);
 8004c20:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8004c22:	689b      	ldr	r3, [r3, #8]
 8004c24:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8004c28:	683b      	ldr	r3, [r7, #0]
 8004c2a:	685b      	ldr	r3, [r3, #4]
 8004c2c:	431a      	orrs	r2, r3
 8004c2e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8004c30:	609a      	str	r2, [r3, #8]
      /*      from 1 to 8 clock cycles for 12 bits                              */
      /*      from 1 to 6 clock cycles for 10 and 8 bits                        */
      /*    If a higher delay is selected, it will be clipped to maximum delay  */
      /*    range                                                               */

      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8004c32:	687b      	ldr	r3, [r7, #4]
 8004c34:	681b      	ldr	r3, [r3, #0]
 8004c36:	4a3a      	ldr	r2, [pc, #232]	@ (8004d20 <HAL_ADCEx_MultiModeConfigChannel+0x1a4>)
 8004c38:	4293      	cmp	r3, r2
 8004c3a:	d004      	beq.n	8004c46 <HAL_ADCEx_MultiModeConfigChannel+0xca>
 8004c3c:	687b      	ldr	r3, [r7, #4]
 8004c3e:	681b      	ldr	r3, [r3, #0]
 8004c40:	4a38      	ldr	r2, [pc, #224]	@ (8004d24 <HAL_ADCEx_MultiModeConfigChannel+0x1a8>)
 8004c42:	4293      	cmp	r3, r2
 8004c44:	d10e      	bne.n	8004c64 <HAL_ADCEx_MultiModeConfigChannel+0xe8>
 8004c46:	4836      	ldr	r0, [pc, #216]	@ (8004d20 <HAL_ADCEx_MultiModeConfigChannel+0x1a4>)
 8004c48:	f7ff fea8 	bl	800499c <LL_ADC_IsEnabled>
 8004c4c:	4604      	mov	r4, r0
 8004c4e:	4835      	ldr	r0, [pc, #212]	@ (8004d24 <HAL_ADCEx_MultiModeConfigChannel+0x1a8>)
 8004c50:	f7ff fea4 	bl	800499c <LL_ADC_IsEnabled>
 8004c54:	4603      	mov	r3, r0
 8004c56:	4323      	orrs	r3, r4
 8004c58:	2b00      	cmp	r3, #0
 8004c5a:	bf0c      	ite	eq
 8004c5c:	2301      	moveq	r3, #1
 8004c5e:	2300      	movne	r3, #0
 8004c60:	b2db      	uxtb	r3, r3
 8004c62:	e008      	b.n	8004c76 <HAL_ADCEx_MultiModeConfigChannel+0xfa>
 8004c64:	4832      	ldr	r0, [pc, #200]	@ (8004d30 <HAL_ADCEx_MultiModeConfigChannel+0x1b4>)
 8004c66:	f7ff fe99 	bl	800499c <LL_ADC_IsEnabled>
 8004c6a:	4603      	mov	r3, r0
 8004c6c:	2b00      	cmp	r3, #0
 8004c6e:	bf0c      	ite	eq
 8004c70:	2301      	moveq	r3, #1
 8004c72:	2300      	movne	r3, #0
 8004c74:	b2db      	uxtb	r3, r3
 8004c76:	2b00      	cmp	r3, #0
 8004c78:	d047      	beq.n	8004d0a <HAL_ADCEx_MultiModeConfigChannel+0x18e>
      {
        MODIFY_REG(tmpADC_Common->CCR,
 8004c7a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8004c7c:	689a      	ldr	r2, [r3, #8]
 8004c7e:	4b2d      	ldr	r3, [pc, #180]	@ (8004d34 <HAL_ADCEx_MultiModeConfigChannel+0x1b8>)
 8004c80:	4013      	ands	r3, r2
 8004c82:	683a      	ldr	r2, [r7, #0]
 8004c84:	6811      	ldr	r1, [r2, #0]
 8004c86:	683a      	ldr	r2, [r7, #0]
 8004c88:	6892      	ldr	r2, [r2, #8]
 8004c8a:	430a      	orrs	r2, r1
 8004c8c:	431a      	orrs	r2, r3
 8004c8e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8004c90:	609a      	str	r2, [r3, #8]
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8004c92:	e03a      	b.n	8004d0a <HAL_ADCEx_MultiModeConfigChannel+0x18e>
                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DAMDF);
 8004c94:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8004c96:	689b      	ldr	r3, [r3, #8]
 8004c98:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8004c9c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8004c9e:	609a      	str	r2, [r3, #8]

      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8004ca0:	687b      	ldr	r3, [r7, #4]
 8004ca2:	681b      	ldr	r3, [r3, #0]
 8004ca4:	4a1e      	ldr	r2, [pc, #120]	@ (8004d20 <HAL_ADCEx_MultiModeConfigChannel+0x1a4>)
 8004ca6:	4293      	cmp	r3, r2
 8004ca8:	d004      	beq.n	8004cb4 <HAL_ADCEx_MultiModeConfigChannel+0x138>
 8004caa:	687b      	ldr	r3, [r7, #4]
 8004cac:	681b      	ldr	r3, [r3, #0]
 8004cae:	4a1d      	ldr	r2, [pc, #116]	@ (8004d24 <HAL_ADCEx_MultiModeConfigChannel+0x1a8>)
 8004cb0:	4293      	cmp	r3, r2
 8004cb2:	d10e      	bne.n	8004cd2 <HAL_ADCEx_MultiModeConfigChannel+0x156>
 8004cb4:	481a      	ldr	r0, [pc, #104]	@ (8004d20 <HAL_ADCEx_MultiModeConfigChannel+0x1a4>)
 8004cb6:	f7ff fe71 	bl	800499c <LL_ADC_IsEnabled>
 8004cba:	4604      	mov	r4, r0
 8004cbc:	4819      	ldr	r0, [pc, #100]	@ (8004d24 <HAL_ADCEx_MultiModeConfigChannel+0x1a8>)
 8004cbe:	f7ff fe6d 	bl	800499c <LL_ADC_IsEnabled>
 8004cc2:	4603      	mov	r3, r0
 8004cc4:	4323      	orrs	r3, r4
 8004cc6:	2b00      	cmp	r3, #0
 8004cc8:	bf0c      	ite	eq
 8004cca:	2301      	moveq	r3, #1
 8004ccc:	2300      	movne	r3, #0
 8004cce:	b2db      	uxtb	r3, r3
 8004cd0:	e008      	b.n	8004ce4 <HAL_ADCEx_MultiModeConfigChannel+0x168>
 8004cd2:	4817      	ldr	r0, [pc, #92]	@ (8004d30 <HAL_ADCEx_MultiModeConfigChannel+0x1b4>)
 8004cd4:	f7ff fe62 	bl	800499c <LL_ADC_IsEnabled>
 8004cd8:	4603      	mov	r3, r0
 8004cda:	2b00      	cmp	r3, #0
 8004cdc:	bf0c      	ite	eq
 8004cde:	2301      	moveq	r3, #1
 8004ce0:	2300      	movne	r3, #0
 8004ce2:	b2db      	uxtb	r3, r3
 8004ce4:	2b00      	cmp	r3, #0
 8004ce6:	d010      	beq.n	8004d0a <HAL_ADCEx_MultiModeConfigChannel+0x18e>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 8004ce8:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8004cea:	689a      	ldr	r2, [r3, #8]
 8004cec:	4b11      	ldr	r3, [pc, #68]	@ (8004d34 <HAL_ADCEx_MultiModeConfigChannel+0x1b8>)
 8004cee:	4013      	ands	r3, r2
 8004cf0:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8004cf2:	6093      	str	r3, [r2, #8]
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8004cf4:	e009      	b.n	8004d0a <HAL_ADCEx_MultiModeConfigChannel+0x18e>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8004cf6:	687b      	ldr	r3, [r7, #4]
 8004cf8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004cfa:	f043 0220 	orr.w	r2, r3, #32
 8004cfe:	687b      	ldr	r3, [r7, #4]
 8004d00:	655a      	str	r2, [r3, #84]	@ 0x54

    tmp_hal_status = HAL_ERROR;
 8004d02:	2301      	movs	r3, #1
 8004d04:	f887 3077 	strb.w	r3, [r7, #119]	@ 0x77
 8004d08:	e000      	b.n	8004d0c <HAL_ADCEx_MultiModeConfigChannel+0x190>
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8004d0a:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8004d0c:	687b      	ldr	r3, [r7, #4]
 8004d0e:	2200      	movs	r2, #0
 8004d10:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Return function status */
  return tmp_hal_status;
 8004d14:	f897 3077 	ldrb.w	r3, [r7, #119]	@ 0x77
}
 8004d18:	4618      	mov	r0, r3
 8004d1a:	377c      	adds	r7, #124	@ 0x7c
 8004d1c:	46bd      	mov	sp, r7
 8004d1e:	bd90      	pop	{r4, r7, pc}
 8004d20:	40022000 	.word	0x40022000
 8004d24:	40022100 	.word	0x40022100
 8004d28:	40022300 	.word	0x40022300
 8004d2c:	58026300 	.word	0x58026300
 8004d30:	58026000 	.word	0x58026000
 8004d34:	fffff0e0 	.word	0xfffff0e0

08004d38 <__NVIC_SetPriorityGrouping>:
{
 8004d38:	b480      	push	{r7}
 8004d3a:	b085      	sub	sp, #20
 8004d3c:	af00      	add	r7, sp, #0
 8004d3e:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8004d40:	687b      	ldr	r3, [r7, #4]
 8004d42:	f003 0307 	and.w	r3, r3, #7
 8004d46:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8004d48:	4b0b      	ldr	r3, [pc, #44]	@ (8004d78 <__NVIC_SetPriorityGrouping+0x40>)
 8004d4a:	68db      	ldr	r3, [r3, #12]
 8004d4c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8004d4e:	68ba      	ldr	r2, [r7, #8]
 8004d50:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8004d54:	4013      	ands	r3, r2
 8004d56:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8004d58:	68fb      	ldr	r3, [r7, #12]
 8004d5a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8004d5c:	68bb      	ldr	r3, [r7, #8]
 8004d5e:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8004d60:	4b06      	ldr	r3, [pc, #24]	@ (8004d7c <__NVIC_SetPriorityGrouping+0x44>)
 8004d62:	4313      	orrs	r3, r2
 8004d64:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8004d66:	4a04      	ldr	r2, [pc, #16]	@ (8004d78 <__NVIC_SetPriorityGrouping+0x40>)
 8004d68:	68bb      	ldr	r3, [r7, #8]
 8004d6a:	60d3      	str	r3, [r2, #12]
}
 8004d6c:	bf00      	nop
 8004d6e:	3714      	adds	r7, #20
 8004d70:	46bd      	mov	sp, r7
 8004d72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d76:	4770      	bx	lr
 8004d78:	e000ed00 	.word	0xe000ed00
 8004d7c:	05fa0000 	.word	0x05fa0000

08004d80 <__NVIC_GetPriorityGrouping>:
{
 8004d80:	b480      	push	{r7}
 8004d82:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8004d84:	4b04      	ldr	r3, [pc, #16]	@ (8004d98 <__NVIC_GetPriorityGrouping+0x18>)
 8004d86:	68db      	ldr	r3, [r3, #12]
 8004d88:	0a1b      	lsrs	r3, r3, #8
 8004d8a:	f003 0307 	and.w	r3, r3, #7
}
 8004d8e:	4618      	mov	r0, r3
 8004d90:	46bd      	mov	sp, r7
 8004d92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d96:	4770      	bx	lr
 8004d98:	e000ed00 	.word	0xe000ed00

08004d9c <__NVIC_EnableIRQ>:
{
 8004d9c:	b480      	push	{r7}
 8004d9e:	b083      	sub	sp, #12
 8004da0:	af00      	add	r7, sp, #0
 8004da2:	4603      	mov	r3, r0
 8004da4:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8004da6:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8004daa:	2b00      	cmp	r3, #0
 8004dac:	db0b      	blt.n	8004dc6 <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8004dae:	88fb      	ldrh	r3, [r7, #6]
 8004db0:	f003 021f 	and.w	r2, r3, #31
 8004db4:	4907      	ldr	r1, [pc, #28]	@ (8004dd4 <__NVIC_EnableIRQ+0x38>)
 8004db6:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8004dba:	095b      	lsrs	r3, r3, #5
 8004dbc:	2001      	movs	r0, #1
 8004dbe:	fa00 f202 	lsl.w	r2, r0, r2
 8004dc2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8004dc6:	bf00      	nop
 8004dc8:	370c      	adds	r7, #12
 8004dca:	46bd      	mov	sp, r7
 8004dcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004dd0:	4770      	bx	lr
 8004dd2:	bf00      	nop
 8004dd4:	e000e100 	.word	0xe000e100

08004dd8 <__NVIC_SetPriority>:
{
 8004dd8:	b480      	push	{r7}
 8004dda:	b083      	sub	sp, #12
 8004ddc:	af00      	add	r7, sp, #0
 8004dde:	4603      	mov	r3, r0
 8004de0:	6039      	str	r1, [r7, #0]
 8004de2:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8004de4:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8004de8:	2b00      	cmp	r3, #0
 8004dea:	db0a      	blt.n	8004e02 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004dec:	683b      	ldr	r3, [r7, #0]
 8004dee:	b2da      	uxtb	r2, r3
 8004df0:	490c      	ldr	r1, [pc, #48]	@ (8004e24 <__NVIC_SetPriority+0x4c>)
 8004df2:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8004df6:	0112      	lsls	r2, r2, #4
 8004df8:	b2d2      	uxtb	r2, r2
 8004dfa:	440b      	add	r3, r1
 8004dfc:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 8004e00:	e00a      	b.n	8004e18 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004e02:	683b      	ldr	r3, [r7, #0]
 8004e04:	b2da      	uxtb	r2, r3
 8004e06:	4908      	ldr	r1, [pc, #32]	@ (8004e28 <__NVIC_SetPriority+0x50>)
 8004e08:	88fb      	ldrh	r3, [r7, #6]
 8004e0a:	f003 030f 	and.w	r3, r3, #15
 8004e0e:	3b04      	subs	r3, #4
 8004e10:	0112      	lsls	r2, r2, #4
 8004e12:	b2d2      	uxtb	r2, r2
 8004e14:	440b      	add	r3, r1
 8004e16:	761a      	strb	r2, [r3, #24]
}
 8004e18:	bf00      	nop
 8004e1a:	370c      	adds	r7, #12
 8004e1c:	46bd      	mov	sp, r7
 8004e1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e22:	4770      	bx	lr
 8004e24:	e000e100 	.word	0xe000e100
 8004e28:	e000ed00 	.word	0xe000ed00

08004e2c <NVIC_EncodePriority>:
{
 8004e2c:	b480      	push	{r7}
 8004e2e:	b089      	sub	sp, #36	@ 0x24
 8004e30:	af00      	add	r7, sp, #0
 8004e32:	60f8      	str	r0, [r7, #12]
 8004e34:	60b9      	str	r1, [r7, #8]
 8004e36:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8004e38:	68fb      	ldr	r3, [r7, #12]
 8004e3a:	f003 0307 	and.w	r3, r3, #7
 8004e3e:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8004e40:	69fb      	ldr	r3, [r7, #28]
 8004e42:	f1c3 0307 	rsb	r3, r3, #7
 8004e46:	2b04      	cmp	r3, #4
 8004e48:	bf28      	it	cs
 8004e4a:	2304      	movcs	r3, #4
 8004e4c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8004e4e:	69fb      	ldr	r3, [r7, #28]
 8004e50:	3304      	adds	r3, #4
 8004e52:	2b06      	cmp	r3, #6
 8004e54:	d902      	bls.n	8004e5c <NVIC_EncodePriority+0x30>
 8004e56:	69fb      	ldr	r3, [r7, #28]
 8004e58:	3b03      	subs	r3, #3
 8004e5a:	e000      	b.n	8004e5e <NVIC_EncodePriority+0x32>
 8004e5c:	2300      	movs	r3, #0
 8004e5e:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004e60:	f04f 32ff 	mov.w	r2, #4294967295
 8004e64:	69bb      	ldr	r3, [r7, #24]
 8004e66:	fa02 f303 	lsl.w	r3, r2, r3
 8004e6a:	43da      	mvns	r2, r3
 8004e6c:	68bb      	ldr	r3, [r7, #8]
 8004e6e:	401a      	ands	r2, r3
 8004e70:	697b      	ldr	r3, [r7, #20]
 8004e72:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8004e74:	f04f 31ff 	mov.w	r1, #4294967295
 8004e78:	697b      	ldr	r3, [r7, #20]
 8004e7a:	fa01 f303 	lsl.w	r3, r1, r3
 8004e7e:	43d9      	mvns	r1, r3
 8004e80:	687b      	ldr	r3, [r7, #4]
 8004e82:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004e84:	4313      	orrs	r3, r2
}
 8004e86:	4618      	mov	r0, r3
 8004e88:	3724      	adds	r7, #36	@ 0x24
 8004e8a:	46bd      	mov	sp, r7
 8004e8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e90:	4770      	bx	lr
	...

08004e94 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8004e94:	b580      	push	{r7, lr}
 8004e96:	b082      	sub	sp, #8
 8004e98:	af00      	add	r7, sp, #0
 8004e9a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8004e9c:	687b      	ldr	r3, [r7, #4]
 8004e9e:	3b01      	subs	r3, #1
 8004ea0:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8004ea4:	d301      	bcc.n	8004eaa <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8004ea6:	2301      	movs	r3, #1
 8004ea8:	e00f      	b.n	8004eca <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8004eaa:	4a0a      	ldr	r2, [pc, #40]	@ (8004ed4 <SysTick_Config+0x40>)
 8004eac:	687b      	ldr	r3, [r7, #4]
 8004eae:	3b01      	subs	r3, #1
 8004eb0:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8004eb2:	210f      	movs	r1, #15
 8004eb4:	f04f 30ff 	mov.w	r0, #4294967295
 8004eb8:	f7ff ff8e 	bl	8004dd8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8004ebc:	4b05      	ldr	r3, [pc, #20]	@ (8004ed4 <SysTick_Config+0x40>)
 8004ebe:	2200      	movs	r2, #0
 8004ec0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8004ec2:	4b04      	ldr	r3, [pc, #16]	@ (8004ed4 <SysTick_Config+0x40>)
 8004ec4:	2207      	movs	r2, #7
 8004ec6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8004ec8:	2300      	movs	r3, #0
}
 8004eca:	4618      	mov	r0, r3
 8004ecc:	3708      	adds	r7, #8
 8004ece:	46bd      	mov	sp, r7
 8004ed0:	bd80      	pop	{r7, pc}
 8004ed2:	bf00      	nop
 8004ed4:	e000e010 	.word	0xe000e010

08004ed8 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004ed8:	b580      	push	{r7, lr}
 8004eda:	b082      	sub	sp, #8
 8004edc:	af00      	add	r7, sp, #0
 8004ede:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8004ee0:	6878      	ldr	r0, [r7, #4]
 8004ee2:	f7ff ff29 	bl	8004d38 <__NVIC_SetPriorityGrouping>
}
 8004ee6:	bf00      	nop
 8004ee8:	3708      	adds	r7, #8
 8004eea:	46bd      	mov	sp, r7
 8004eec:	bd80      	pop	{r7, pc}

08004eee <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8004eee:	b580      	push	{r7, lr}
 8004ef0:	b086      	sub	sp, #24
 8004ef2:	af00      	add	r7, sp, #0
 8004ef4:	4603      	mov	r3, r0
 8004ef6:	60b9      	str	r1, [r7, #8]
 8004ef8:	607a      	str	r2, [r7, #4]
 8004efa:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8004efc:	f7ff ff40 	bl	8004d80 <__NVIC_GetPriorityGrouping>
 8004f00:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8004f02:	687a      	ldr	r2, [r7, #4]
 8004f04:	68b9      	ldr	r1, [r7, #8]
 8004f06:	6978      	ldr	r0, [r7, #20]
 8004f08:	f7ff ff90 	bl	8004e2c <NVIC_EncodePriority>
 8004f0c:	4602      	mov	r2, r0
 8004f0e:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8004f12:	4611      	mov	r1, r2
 8004f14:	4618      	mov	r0, r3
 8004f16:	f7ff ff5f 	bl	8004dd8 <__NVIC_SetPriority>
}
 8004f1a:	bf00      	nop
 8004f1c:	3718      	adds	r7, #24
 8004f1e:	46bd      	mov	sp, r7
 8004f20:	bd80      	pop	{r7, pc}

08004f22 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32h7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8004f22:	b580      	push	{r7, lr}
 8004f24:	b082      	sub	sp, #8
 8004f26:	af00      	add	r7, sp, #0
 8004f28:	4603      	mov	r3, r0
 8004f2a:	80fb      	strh	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8004f2c:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8004f30:	4618      	mov	r0, r3
 8004f32:	f7ff ff33 	bl	8004d9c <__NVIC_EnableIRQ>
}
 8004f36:	bf00      	nop
 8004f38:	3708      	adds	r7, #8
 8004f3a:	46bd      	mov	sp, r7
 8004f3c:	bd80      	pop	{r7, pc}

08004f3e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status   - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8004f3e:	b580      	push	{r7, lr}
 8004f40:	b082      	sub	sp, #8
 8004f42:	af00      	add	r7, sp, #0
 8004f44:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8004f46:	6878      	ldr	r0, [r7, #4]
 8004f48:	f7ff ffa4 	bl	8004e94 <SysTick_Config>
 8004f4c:	4603      	mov	r3, r0
}
 8004f4e:	4618      	mov	r0, r3
 8004f50:	3708      	adds	r7, #8
 8004f52:	46bd      	mov	sp, r7
 8004f54:	bd80      	pop	{r7, pc}
	...

08004f58 <HAL_MPU_Disable>:
/**
  * @brief  Disables the MPU
  * @retval None
  */
void HAL_MPU_Disable(void)
{
 8004f58:	b480      	push	{r7}
 8004f5a:	af00      	add	r7, sp, #0
  __ASM volatile ("dmb 0xF":::"memory");
 8004f5c:	f3bf 8f5f 	dmb	sy
}
 8004f60:	bf00      	nop
  /* Make sure outstanding transfers are done */
  __DMB();

  /* Disable fault exceptions */
  SCB->SHCSR &= ~SCB_SHCSR_MEMFAULTENA_Msk;
 8004f62:	4b07      	ldr	r3, [pc, #28]	@ (8004f80 <HAL_MPU_Disable+0x28>)
 8004f64:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004f66:	4a06      	ldr	r2, [pc, #24]	@ (8004f80 <HAL_MPU_Disable+0x28>)
 8004f68:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004f6c:	6253      	str	r3, [r2, #36]	@ 0x24

  /* Disable the MPU and clear the control register*/
  MPU->CTRL = 0;
 8004f6e:	4b05      	ldr	r3, [pc, #20]	@ (8004f84 <HAL_MPU_Disable+0x2c>)
 8004f70:	2200      	movs	r2, #0
 8004f72:	605a      	str	r2, [r3, #4]
}
 8004f74:	bf00      	nop
 8004f76:	46bd      	mov	sp, r7
 8004f78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f7c:	4770      	bx	lr
 8004f7e:	bf00      	nop
 8004f80:	e000ed00 	.word	0xe000ed00
 8004f84:	e000ed90 	.word	0xe000ed90

08004f88 <HAL_MPU_Enable>:
  *            @arg MPU_PRIVILEGED_DEFAULT
  *            @arg MPU_HFNMI_PRIVDEF
  * @retval None
  */
void HAL_MPU_Enable(uint32_t MPU_Control)
{
 8004f88:	b480      	push	{r7}
 8004f8a:	b083      	sub	sp, #12
 8004f8c:	af00      	add	r7, sp, #0
 8004f8e:	6078      	str	r0, [r7, #4]
  /* Enable the MPU */
  MPU->CTRL = MPU_Control | MPU_CTRL_ENABLE_Msk;
 8004f90:	4a0b      	ldr	r2, [pc, #44]	@ (8004fc0 <HAL_MPU_Enable+0x38>)
 8004f92:	687b      	ldr	r3, [r7, #4]
 8004f94:	f043 0301 	orr.w	r3, r3, #1
 8004f98:	6053      	str	r3, [r2, #4]

  /* Enable fault exceptions */
  SCB->SHCSR |= SCB_SHCSR_MEMFAULTENA_Msk;
 8004f9a:	4b0a      	ldr	r3, [pc, #40]	@ (8004fc4 <HAL_MPU_Enable+0x3c>)
 8004f9c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004f9e:	4a09      	ldr	r2, [pc, #36]	@ (8004fc4 <HAL_MPU_Enable+0x3c>)
 8004fa0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004fa4:	6253      	str	r3, [r2, #36]	@ 0x24
  __ASM volatile ("dsb 0xF":::"memory");
 8004fa6:	f3bf 8f4f 	dsb	sy
}
 8004faa:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8004fac:	f3bf 8f6f 	isb	sy
}
 8004fb0:	bf00      	nop

  /* Ensure MPU setting take effects */
  __DSB();
  __ISB();
}
 8004fb2:	bf00      	nop
 8004fb4:	370c      	adds	r7, #12
 8004fb6:	46bd      	mov	sp, r7
 8004fb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fbc:	4770      	bx	lr
 8004fbe:	bf00      	nop
 8004fc0:	e000ed90 	.word	0xe000ed90
 8004fc4:	e000ed00 	.word	0xe000ed00

08004fc8 <HAL_MPU_ConfigRegion>:
  * @param MPU_Init Pointer to a MPU_Region_InitTypeDef structure that contains
  *                the initialization and configuration information.
  * @retval None
  */
void HAL_MPU_ConfigRegion(MPU_Region_InitTypeDef *MPU_Init)
{
 8004fc8:	b480      	push	{r7}
 8004fca:	b083      	sub	sp, #12
 8004fcc:	af00      	add	r7, sp, #0
 8004fce:	6078      	str	r0, [r7, #4]
  assert_param(IS_MPU_ACCESS_BUFFERABLE(MPU_Init->IsBufferable));
  assert_param(IS_MPU_SUB_REGION_DISABLE(MPU_Init->SubRegionDisable));
  assert_param(IS_MPU_REGION_SIZE(MPU_Init->Size));

  /* Set the Region number */
  MPU->RNR = MPU_Init->Number;
 8004fd0:	687b      	ldr	r3, [r7, #4]
 8004fd2:	785a      	ldrb	r2, [r3, #1]
 8004fd4:	4b1b      	ldr	r3, [pc, #108]	@ (8005044 <HAL_MPU_ConfigRegion+0x7c>)
 8004fd6:	609a      	str	r2, [r3, #8]

  /* Disable the Region */
  CLEAR_BIT(MPU->RASR, MPU_RASR_ENABLE_Msk);
 8004fd8:	4b1a      	ldr	r3, [pc, #104]	@ (8005044 <HAL_MPU_ConfigRegion+0x7c>)
 8004fda:	691b      	ldr	r3, [r3, #16]
 8004fdc:	4a19      	ldr	r2, [pc, #100]	@ (8005044 <HAL_MPU_ConfigRegion+0x7c>)
 8004fde:	f023 0301 	bic.w	r3, r3, #1
 8004fe2:	6113      	str	r3, [r2, #16]

  /* Apply configuration */
  MPU->RBAR = MPU_Init->BaseAddress;
 8004fe4:	4a17      	ldr	r2, [pc, #92]	@ (8005044 <HAL_MPU_ConfigRegion+0x7c>)
 8004fe6:	687b      	ldr	r3, [r7, #4]
 8004fe8:	685b      	ldr	r3, [r3, #4]
 8004fea:	60d3      	str	r3, [r2, #12]
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8004fec:	687b      	ldr	r3, [r7, #4]
 8004fee:	7b1b      	ldrb	r3, [r3, #12]
 8004ff0:	071a      	lsls	r2, r3, #28
              ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 8004ff2:	687b      	ldr	r3, [r7, #4]
 8004ff4:	7adb      	ldrb	r3, [r3, #11]
 8004ff6:	061b      	lsls	r3, r3, #24
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8004ff8:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 8004ffa:	687b      	ldr	r3, [r7, #4]
 8004ffc:	7a9b      	ldrb	r3, [r3, #10]
 8004ffe:	04db      	lsls	r3, r3, #19
              ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 8005000:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 8005002:	687b      	ldr	r3, [r7, #4]
 8005004:	7b5b      	ldrb	r3, [r3, #13]
 8005006:	049b      	lsls	r3, r3, #18
              ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 8005008:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 800500a:	687b      	ldr	r3, [r7, #4]
 800500c:	7b9b      	ldrb	r3, [r3, #14]
 800500e:	045b      	lsls	r3, r3, #17
              ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 8005010:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 8005012:	687b      	ldr	r3, [r7, #4]
 8005014:	7bdb      	ldrb	r3, [r3, #15]
 8005016:	041b      	lsls	r3, r3, #16
              ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 8005018:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 800501a:	687b      	ldr	r3, [r7, #4]
 800501c:	7a5b      	ldrb	r3, [r3, #9]
 800501e:	021b      	lsls	r3, r3, #8
              ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 8005020:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 8005022:	687b      	ldr	r3, [r7, #4]
 8005024:	7a1b      	ldrb	r3, [r3, #8]
 8005026:	005b      	lsls	r3, r3, #1
              ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 8005028:	4313      	orrs	r3, r2
              ((uint32_t)MPU_Init->Enable                  << MPU_RASR_ENABLE_Pos);
 800502a:	687a      	ldr	r2, [r7, #4]
 800502c:	7812      	ldrb	r2, [r2, #0]
 800502e:	4611      	mov	r1, r2
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8005030:	4a04      	ldr	r2, [pc, #16]	@ (8005044 <HAL_MPU_ConfigRegion+0x7c>)
              ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 8005032:	430b      	orrs	r3, r1
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8005034:	6113      	str	r3, [r2, #16]
}
 8005036:	bf00      	nop
 8005038:	370c      	adds	r7, #12
 800503a:	46bd      	mov	sp, r7
 800503c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005040:	4770      	bx	lr
 8005042:	bf00      	nop
 8005044:	e000ed90 	.word	0xe000ed90

08005048 <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8005048:	b580      	push	{r7, lr}
 800504a:	b086      	sub	sp, #24
 800504c:	af00      	add	r7, sp, #0
 800504e:	6078      	str	r0, [r7, #4]
  uint32_t registerValue;
  uint32_t tickstart = HAL_GetTick();
 8005050:	f7fd ff96 	bl	8002f80 <HAL_GetTick>
 8005054:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs_dma;
  BDMA_Base_Registers *regs_bdma;

  /* Check the DMA peripheral handle */
  if(hdma == NULL)
 8005056:	687b      	ldr	r3, [r7, #4]
 8005058:	2b00      	cmp	r3, #0
 800505a:	d101      	bne.n	8005060 <HAL_DMA_Init+0x18>
  {
    return HAL_ERROR;
 800505c:	2301      	movs	r3, #1
 800505e:	e316      	b.n	800568e <HAL_DMA_Init+0x646>
  assert_param(IS_DMA_PERIPHERAL_DATA_SIZE(hdma->Init.PeriphDataAlignment));
  assert_param(IS_DMA_MEMORY_DATA_SIZE(hdma->Init.MemDataAlignment));
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8005060:	687b      	ldr	r3, [r7, #4]
 8005062:	681b      	ldr	r3, [r3, #0]
 8005064:	4a66      	ldr	r2, [pc, #408]	@ (8005200 <HAL_DMA_Init+0x1b8>)
 8005066:	4293      	cmp	r3, r2
 8005068:	d04a      	beq.n	8005100 <HAL_DMA_Init+0xb8>
 800506a:	687b      	ldr	r3, [r7, #4]
 800506c:	681b      	ldr	r3, [r3, #0]
 800506e:	4a65      	ldr	r2, [pc, #404]	@ (8005204 <HAL_DMA_Init+0x1bc>)
 8005070:	4293      	cmp	r3, r2
 8005072:	d045      	beq.n	8005100 <HAL_DMA_Init+0xb8>
 8005074:	687b      	ldr	r3, [r7, #4]
 8005076:	681b      	ldr	r3, [r3, #0]
 8005078:	4a63      	ldr	r2, [pc, #396]	@ (8005208 <HAL_DMA_Init+0x1c0>)
 800507a:	4293      	cmp	r3, r2
 800507c:	d040      	beq.n	8005100 <HAL_DMA_Init+0xb8>
 800507e:	687b      	ldr	r3, [r7, #4]
 8005080:	681b      	ldr	r3, [r3, #0]
 8005082:	4a62      	ldr	r2, [pc, #392]	@ (800520c <HAL_DMA_Init+0x1c4>)
 8005084:	4293      	cmp	r3, r2
 8005086:	d03b      	beq.n	8005100 <HAL_DMA_Init+0xb8>
 8005088:	687b      	ldr	r3, [r7, #4]
 800508a:	681b      	ldr	r3, [r3, #0]
 800508c:	4a60      	ldr	r2, [pc, #384]	@ (8005210 <HAL_DMA_Init+0x1c8>)
 800508e:	4293      	cmp	r3, r2
 8005090:	d036      	beq.n	8005100 <HAL_DMA_Init+0xb8>
 8005092:	687b      	ldr	r3, [r7, #4]
 8005094:	681b      	ldr	r3, [r3, #0]
 8005096:	4a5f      	ldr	r2, [pc, #380]	@ (8005214 <HAL_DMA_Init+0x1cc>)
 8005098:	4293      	cmp	r3, r2
 800509a:	d031      	beq.n	8005100 <HAL_DMA_Init+0xb8>
 800509c:	687b      	ldr	r3, [r7, #4]
 800509e:	681b      	ldr	r3, [r3, #0]
 80050a0:	4a5d      	ldr	r2, [pc, #372]	@ (8005218 <HAL_DMA_Init+0x1d0>)
 80050a2:	4293      	cmp	r3, r2
 80050a4:	d02c      	beq.n	8005100 <HAL_DMA_Init+0xb8>
 80050a6:	687b      	ldr	r3, [r7, #4]
 80050a8:	681b      	ldr	r3, [r3, #0]
 80050aa:	4a5c      	ldr	r2, [pc, #368]	@ (800521c <HAL_DMA_Init+0x1d4>)
 80050ac:	4293      	cmp	r3, r2
 80050ae:	d027      	beq.n	8005100 <HAL_DMA_Init+0xb8>
 80050b0:	687b      	ldr	r3, [r7, #4]
 80050b2:	681b      	ldr	r3, [r3, #0]
 80050b4:	4a5a      	ldr	r2, [pc, #360]	@ (8005220 <HAL_DMA_Init+0x1d8>)
 80050b6:	4293      	cmp	r3, r2
 80050b8:	d022      	beq.n	8005100 <HAL_DMA_Init+0xb8>
 80050ba:	687b      	ldr	r3, [r7, #4]
 80050bc:	681b      	ldr	r3, [r3, #0]
 80050be:	4a59      	ldr	r2, [pc, #356]	@ (8005224 <HAL_DMA_Init+0x1dc>)
 80050c0:	4293      	cmp	r3, r2
 80050c2:	d01d      	beq.n	8005100 <HAL_DMA_Init+0xb8>
 80050c4:	687b      	ldr	r3, [r7, #4]
 80050c6:	681b      	ldr	r3, [r3, #0]
 80050c8:	4a57      	ldr	r2, [pc, #348]	@ (8005228 <HAL_DMA_Init+0x1e0>)
 80050ca:	4293      	cmp	r3, r2
 80050cc:	d018      	beq.n	8005100 <HAL_DMA_Init+0xb8>
 80050ce:	687b      	ldr	r3, [r7, #4]
 80050d0:	681b      	ldr	r3, [r3, #0]
 80050d2:	4a56      	ldr	r2, [pc, #344]	@ (800522c <HAL_DMA_Init+0x1e4>)
 80050d4:	4293      	cmp	r3, r2
 80050d6:	d013      	beq.n	8005100 <HAL_DMA_Init+0xb8>
 80050d8:	687b      	ldr	r3, [r7, #4]
 80050da:	681b      	ldr	r3, [r3, #0]
 80050dc:	4a54      	ldr	r2, [pc, #336]	@ (8005230 <HAL_DMA_Init+0x1e8>)
 80050de:	4293      	cmp	r3, r2
 80050e0:	d00e      	beq.n	8005100 <HAL_DMA_Init+0xb8>
 80050e2:	687b      	ldr	r3, [r7, #4]
 80050e4:	681b      	ldr	r3, [r3, #0]
 80050e6:	4a53      	ldr	r2, [pc, #332]	@ (8005234 <HAL_DMA_Init+0x1ec>)
 80050e8:	4293      	cmp	r3, r2
 80050ea:	d009      	beq.n	8005100 <HAL_DMA_Init+0xb8>
 80050ec:	687b      	ldr	r3, [r7, #4]
 80050ee:	681b      	ldr	r3, [r3, #0]
 80050f0:	4a51      	ldr	r2, [pc, #324]	@ (8005238 <HAL_DMA_Init+0x1f0>)
 80050f2:	4293      	cmp	r3, r2
 80050f4:	d004      	beq.n	8005100 <HAL_DMA_Init+0xb8>
 80050f6:	687b      	ldr	r3, [r7, #4]
 80050f8:	681b      	ldr	r3, [r3, #0]
 80050fa:	4a50      	ldr	r2, [pc, #320]	@ (800523c <HAL_DMA_Init+0x1f4>)
 80050fc:	4293      	cmp	r3, r2
 80050fe:	d101      	bne.n	8005104 <HAL_DMA_Init+0xbc>
 8005100:	2301      	movs	r3, #1
 8005102:	e000      	b.n	8005106 <HAL_DMA_Init+0xbe>
 8005104:	2300      	movs	r3, #0
 8005106:	2b00      	cmp	r3, #0
 8005108:	f000 813b 	beq.w	8005382 <HAL_DMA_Init+0x33a>
      assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
      assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
    }

    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 800510c:	687b      	ldr	r3, [r7, #4]
 800510e:	2202      	movs	r2, #2
 8005110:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    /* Allocate lock resource */
    __HAL_UNLOCK(hdma);
 8005114:	687b      	ldr	r3, [r7, #4]
 8005116:	2200      	movs	r2, #0
 8005118:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 800511c:	687b      	ldr	r3, [r7, #4]
 800511e:	681b      	ldr	r3, [r3, #0]
 8005120:	4a37      	ldr	r2, [pc, #220]	@ (8005200 <HAL_DMA_Init+0x1b8>)
 8005122:	4293      	cmp	r3, r2
 8005124:	d04a      	beq.n	80051bc <HAL_DMA_Init+0x174>
 8005126:	687b      	ldr	r3, [r7, #4]
 8005128:	681b      	ldr	r3, [r3, #0]
 800512a:	4a36      	ldr	r2, [pc, #216]	@ (8005204 <HAL_DMA_Init+0x1bc>)
 800512c:	4293      	cmp	r3, r2
 800512e:	d045      	beq.n	80051bc <HAL_DMA_Init+0x174>
 8005130:	687b      	ldr	r3, [r7, #4]
 8005132:	681b      	ldr	r3, [r3, #0]
 8005134:	4a34      	ldr	r2, [pc, #208]	@ (8005208 <HAL_DMA_Init+0x1c0>)
 8005136:	4293      	cmp	r3, r2
 8005138:	d040      	beq.n	80051bc <HAL_DMA_Init+0x174>
 800513a:	687b      	ldr	r3, [r7, #4]
 800513c:	681b      	ldr	r3, [r3, #0]
 800513e:	4a33      	ldr	r2, [pc, #204]	@ (800520c <HAL_DMA_Init+0x1c4>)
 8005140:	4293      	cmp	r3, r2
 8005142:	d03b      	beq.n	80051bc <HAL_DMA_Init+0x174>
 8005144:	687b      	ldr	r3, [r7, #4]
 8005146:	681b      	ldr	r3, [r3, #0]
 8005148:	4a31      	ldr	r2, [pc, #196]	@ (8005210 <HAL_DMA_Init+0x1c8>)
 800514a:	4293      	cmp	r3, r2
 800514c:	d036      	beq.n	80051bc <HAL_DMA_Init+0x174>
 800514e:	687b      	ldr	r3, [r7, #4]
 8005150:	681b      	ldr	r3, [r3, #0]
 8005152:	4a30      	ldr	r2, [pc, #192]	@ (8005214 <HAL_DMA_Init+0x1cc>)
 8005154:	4293      	cmp	r3, r2
 8005156:	d031      	beq.n	80051bc <HAL_DMA_Init+0x174>
 8005158:	687b      	ldr	r3, [r7, #4]
 800515a:	681b      	ldr	r3, [r3, #0]
 800515c:	4a2e      	ldr	r2, [pc, #184]	@ (8005218 <HAL_DMA_Init+0x1d0>)
 800515e:	4293      	cmp	r3, r2
 8005160:	d02c      	beq.n	80051bc <HAL_DMA_Init+0x174>
 8005162:	687b      	ldr	r3, [r7, #4]
 8005164:	681b      	ldr	r3, [r3, #0]
 8005166:	4a2d      	ldr	r2, [pc, #180]	@ (800521c <HAL_DMA_Init+0x1d4>)
 8005168:	4293      	cmp	r3, r2
 800516a:	d027      	beq.n	80051bc <HAL_DMA_Init+0x174>
 800516c:	687b      	ldr	r3, [r7, #4]
 800516e:	681b      	ldr	r3, [r3, #0]
 8005170:	4a2b      	ldr	r2, [pc, #172]	@ (8005220 <HAL_DMA_Init+0x1d8>)
 8005172:	4293      	cmp	r3, r2
 8005174:	d022      	beq.n	80051bc <HAL_DMA_Init+0x174>
 8005176:	687b      	ldr	r3, [r7, #4]
 8005178:	681b      	ldr	r3, [r3, #0]
 800517a:	4a2a      	ldr	r2, [pc, #168]	@ (8005224 <HAL_DMA_Init+0x1dc>)
 800517c:	4293      	cmp	r3, r2
 800517e:	d01d      	beq.n	80051bc <HAL_DMA_Init+0x174>
 8005180:	687b      	ldr	r3, [r7, #4]
 8005182:	681b      	ldr	r3, [r3, #0]
 8005184:	4a28      	ldr	r2, [pc, #160]	@ (8005228 <HAL_DMA_Init+0x1e0>)
 8005186:	4293      	cmp	r3, r2
 8005188:	d018      	beq.n	80051bc <HAL_DMA_Init+0x174>
 800518a:	687b      	ldr	r3, [r7, #4]
 800518c:	681b      	ldr	r3, [r3, #0]
 800518e:	4a27      	ldr	r2, [pc, #156]	@ (800522c <HAL_DMA_Init+0x1e4>)
 8005190:	4293      	cmp	r3, r2
 8005192:	d013      	beq.n	80051bc <HAL_DMA_Init+0x174>
 8005194:	687b      	ldr	r3, [r7, #4]
 8005196:	681b      	ldr	r3, [r3, #0]
 8005198:	4a25      	ldr	r2, [pc, #148]	@ (8005230 <HAL_DMA_Init+0x1e8>)
 800519a:	4293      	cmp	r3, r2
 800519c:	d00e      	beq.n	80051bc <HAL_DMA_Init+0x174>
 800519e:	687b      	ldr	r3, [r7, #4]
 80051a0:	681b      	ldr	r3, [r3, #0]
 80051a2:	4a24      	ldr	r2, [pc, #144]	@ (8005234 <HAL_DMA_Init+0x1ec>)
 80051a4:	4293      	cmp	r3, r2
 80051a6:	d009      	beq.n	80051bc <HAL_DMA_Init+0x174>
 80051a8:	687b      	ldr	r3, [r7, #4]
 80051aa:	681b      	ldr	r3, [r3, #0]
 80051ac:	4a22      	ldr	r2, [pc, #136]	@ (8005238 <HAL_DMA_Init+0x1f0>)
 80051ae:	4293      	cmp	r3, r2
 80051b0:	d004      	beq.n	80051bc <HAL_DMA_Init+0x174>
 80051b2:	687b      	ldr	r3, [r7, #4]
 80051b4:	681b      	ldr	r3, [r3, #0]
 80051b6:	4a21      	ldr	r2, [pc, #132]	@ (800523c <HAL_DMA_Init+0x1f4>)
 80051b8:	4293      	cmp	r3, r2
 80051ba:	d108      	bne.n	80051ce <HAL_DMA_Init+0x186>
 80051bc:	687b      	ldr	r3, [r7, #4]
 80051be:	681b      	ldr	r3, [r3, #0]
 80051c0:	681a      	ldr	r2, [r3, #0]
 80051c2:	687b      	ldr	r3, [r7, #4]
 80051c4:	681b      	ldr	r3, [r3, #0]
 80051c6:	f022 0201 	bic.w	r2, r2, #1
 80051ca:	601a      	str	r2, [r3, #0]
 80051cc:	e007      	b.n	80051de <HAL_DMA_Init+0x196>
 80051ce:	687b      	ldr	r3, [r7, #4]
 80051d0:	681b      	ldr	r3, [r3, #0]
 80051d2:	681a      	ldr	r2, [r3, #0]
 80051d4:	687b      	ldr	r3, [r7, #4]
 80051d6:	681b      	ldr	r3, [r3, #0]
 80051d8:	f022 0201 	bic.w	r2, r2, #1
 80051dc:	601a      	str	r2, [r3, #0]

    /* Check if the DMA Stream is effectively disabled */
    while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 80051de:	e02f      	b.n	8005240 <HAL_DMA_Init+0x1f8>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80051e0:	f7fd fece 	bl	8002f80 <HAL_GetTick>
 80051e4:	4602      	mov	r2, r0
 80051e6:	693b      	ldr	r3, [r7, #16]
 80051e8:	1ad3      	subs	r3, r2, r3
 80051ea:	2b05      	cmp	r3, #5
 80051ec:	d928      	bls.n	8005240 <HAL_DMA_Init+0x1f8>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80051ee:	687b      	ldr	r3, [r7, #4]
 80051f0:	2220      	movs	r2, #32
 80051f2:	655a      	str	r2, [r3, #84]	@ 0x54

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_ERROR;
 80051f4:	687b      	ldr	r3, [r7, #4]
 80051f6:	2203      	movs	r2, #3
 80051f8:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        return HAL_ERROR;
 80051fc:	2301      	movs	r3, #1
 80051fe:	e246      	b.n	800568e <HAL_DMA_Init+0x646>
 8005200:	40020010 	.word	0x40020010
 8005204:	40020028 	.word	0x40020028
 8005208:	40020040 	.word	0x40020040
 800520c:	40020058 	.word	0x40020058
 8005210:	40020070 	.word	0x40020070
 8005214:	40020088 	.word	0x40020088
 8005218:	400200a0 	.word	0x400200a0
 800521c:	400200b8 	.word	0x400200b8
 8005220:	40020410 	.word	0x40020410
 8005224:	40020428 	.word	0x40020428
 8005228:	40020440 	.word	0x40020440
 800522c:	40020458 	.word	0x40020458
 8005230:	40020470 	.word	0x40020470
 8005234:	40020488 	.word	0x40020488
 8005238:	400204a0 	.word	0x400204a0
 800523c:	400204b8 	.word	0x400204b8
    while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 8005240:	687b      	ldr	r3, [r7, #4]
 8005242:	681b      	ldr	r3, [r3, #0]
 8005244:	681b      	ldr	r3, [r3, #0]
 8005246:	f003 0301 	and.w	r3, r3, #1
 800524a:	2b00      	cmp	r3, #0
 800524c:	d1c8      	bne.n	80051e0 <HAL_DMA_Init+0x198>
      }
    }

    /* Get the CR register value */
    registerValue = ((DMA_Stream_TypeDef   *)hdma->Instance)->CR;
 800524e:	687b      	ldr	r3, [r7, #4]
 8005250:	681b      	ldr	r3, [r3, #0]
 8005252:	681b      	ldr	r3, [r3, #0]
 8005254:	617b      	str	r3, [r7, #20]

    /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
    registerValue &= ((uint32_t)~(DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8005256:	697a      	ldr	r2, [r7, #20]
 8005258:	4b83      	ldr	r3, [pc, #524]	@ (8005468 <HAL_DMA_Init+0x420>)
 800525a:	4013      	ands	r3, r2
 800525c:	617b      	str	r3, [r7, #20]
                        DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                        DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                        DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

    /* Prepare the DMA Stream configuration */
    registerValue |=  hdma->Init.Direction           |
 800525e:	687b      	ldr	r3, [r7, #4]
 8005260:	689a      	ldr	r2, [r3, #8]
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8005262:	687b      	ldr	r3, [r7, #4]
 8005264:	68db      	ldr	r3, [r3, #12]
    registerValue |=  hdma->Init.Direction           |
 8005266:	431a      	orrs	r2, r3
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8005268:	687b      	ldr	r3, [r7, #4]
 800526a:	691b      	ldr	r3, [r3, #16]
 800526c:	431a      	orrs	r2, r3
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800526e:	687b      	ldr	r3, [r7, #4]
 8005270:	695b      	ldr	r3, [r3, #20]
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8005272:	431a      	orrs	r2, r3
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8005274:	687b      	ldr	r3, [r7, #4]
 8005276:	699b      	ldr	r3, [r3, #24]
 8005278:	431a      	orrs	r2, r3
            hdma->Init.Mode                | hdma->Init.Priority;
 800527a:	687b      	ldr	r3, [r7, #4]
 800527c:	69db      	ldr	r3, [r3, #28]
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800527e:	431a      	orrs	r2, r3
            hdma->Init.Mode                | hdma->Init.Priority;
 8005280:	687b      	ldr	r3, [r7, #4]
 8005282:	6a1b      	ldr	r3, [r3, #32]
 8005284:	4313      	orrs	r3, r2
    registerValue |=  hdma->Init.Direction           |
 8005286:	697a      	ldr	r2, [r7, #20]
 8005288:	4313      	orrs	r3, r2
 800528a:	617b      	str	r3, [r7, #20]

    /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
    if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 800528c:	687b      	ldr	r3, [r7, #4]
 800528e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005290:	2b04      	cmp	r3, #4
 8005292:	d107      	bne.n	80052a4 <HAL_DMA_Init+0x25c>
    {
      /* Get memory burst and peripheral burst */
      registerValue |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8005294:	687b      	ldr	r3, [r7, #4]
 8005296:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005298:	687b      	ldr	r3, [r7, #4]
 800529a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800529c:	4313      	orrs	r3, r2
 800529e:	697a      	ldr	r2, [r7, #20]
 80052a0:	4313      	orrs	r3, r2
 80052a2:	617b      	str	r3, [r7, #20]
    }

    /* Work around for Errata 2.22: UART/USART- DMA transfer lock: DMA stream could be
                                    lock when transferring data to/from USART/UART */
#if (STM32H7_DEV_ID == 0x450UL)
    if((DBGMCU->IDCODE & 0xFFFF0000U) >= 0x20000000U)
 80052a4:	4b71      	ldr	r3, [pc, #452]	@ (800546c <HAL_DMA_Init+0x424>)
 80052a6:	681a      	ldr	r2, [r3, #0]
 80052a8:	4b71      	ldr	r3, [pc, #452]	@ (8005470 <HAL_DMA_Init+0x428>)
 80052aa:	4013      	ands	r3, r2
 80052ac:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80052b0:	d328      	bcc.n	8005304 <HAL_DMA_Init+0x2bc>
    {
#endif /* STM32H7_DEV_ID == 0x450UL */
      if(IS_DMA_UART_USART_REQUEST(hdma->Init.Request) != 0U)
 80052b2:	687b      	ldr	r3, [r7, #4]
 80052b4:	685b      	ldr	r3, [r3, #4]
 80052b6:	2b28      	cmp	r3, #40	@ 0x28
 80052b8:	d903      	bls.n	80052c2 <HAL_DMA_Init+0x27a>
 80052ba:	687b      	ldr	r3, [r7, #4]
 80052bc:	685b      	ldr	r3, [r3, #4]
 80052be:	2b2e      	cmp	r3, #46	@ 0x2e
 80052c0:	d917      	bls.n	80052f2 <HAL_DMA_Init+0x2aa>
 80052c2:	687b      	ldr	r3, [r7, #4]
 80052c4:	685b      	ldr	r3, [r3, #4]
 80052c6:	2b3e      	cmp	r3, #62	@ 0x3e
 80052c8:	d903      	bls.n	80052d2 <HAL_DMA_Init+0x28a>
 80052ca:	687b      	ldr	r3, [r7, #4]
 80052cc:	685b      	ldr	r3, [r3, #4]
 80052ce:	2b42      	cmp	r3, #66	@ 0x42
 80052d0:	d90f      	bls.n	80052f2 <HAL_DMA_Init+0x2aa>
 80052d2:	687b      	ldr	r3, [r7, #4]
 80052d4:	685b      	ldr	r3, [r3, #4]
 80052d6:	2b46      	cmp	r3, #70	@ 0x46
 80052d8:	d903      	bls.n	80052e2 <HAL_DMA_Init+0x29a>
 80052da:	687b      	ldr	r3, [r7, #4]
 80052dc:	685b      	ldr	r3, [r3, #4]
 80052de:	2b48      	cmp	r3, #72	@ 0x48
 80052e0:	d907      	bls.n	80052f2 <HAL_DMA_Init+0x2aa>
 80052e2:	687b      	ldr	r3, [r7, #4]
 80052e4:	685b      	ldr	r3, [r3, #4]
 80052e6:	2b4e      	cmp	r3, #78	@ 0x4e
 80052e8:	d905      	bls.n	80052f6 <HAL_DMA_Init+0x2ae>
 80052ea:	687b      	ldr	r3, [r7, #4]
 80052ec:	685b      	ldr	r3, [r3, #4]
 80052ee:	2b52      	cmp	r3, #82	@ 0x52
 80052f0:	d801      	bhi.n	80052f6 <HAL_DMA_Init+0x2ae>
 80052f2:	2301      	movs	r3, #1
 80052f4:	e000      	b.n	80052f8 <HAL_DMA_Init+0x2b0>
 80052f6:	2300      	movs	r3, #0
 80052f8:	2b00      	cmp	r3, #0
 80052fa:	d003      	beq.n	8005304 <HAL_DMA_Init+0x2bc>
      {
        registerValue |= DMA_SxCR_TRBUFF;
 80052fc:	697b      	ldr	r3, [r7, #20]
 80052fe:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8005302:	617b      	str	r3, [r7, #20]
#if (STM32H7_DEV_ID == 0x450UL)
    }
#endif /* STM32H7_DEV_ID == 0x450UL */

    /* Write to DMA Stream CR register */
    ((DMA_Stream_TypeDef   *)hdma->Instance)->CR = registerValue;
 8005304:	687b      	ldr	r3, [r7, #4]
 8005306:	681b      	ldr	r3, [r3, #0]
 8005308:	697a      	ldr	r2, [r7, #20]
 800530a:	601a      	str	r2, [r3, #0]

    /* Get the FCR register value */
    registerValue = ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR;
 800530c:	687b      	ldr	r3, [r7, #4]
 800530e:	681b      	ldr	r3, [r3, #0]
 8005310:	695b      	ldr	r3, [r3, #20]
 8005312:	617b      	str	r3, [r7, #20]

    /* Clear Direct mode and FIFO threshold bits */
    registerValue &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8005314:	697b      	ldr	r3, [r7, #20]
 8005316:	f023 0307 	bic.w	r3, r3, #7
 800531a:	617b      	str	r3, [r7, #20]

    /* Prepare the DMA Stream FIFO configuration */
    registerValue |= hdma->Init.FIFOMode;
 800531c:	687b      	ldr	r3, [r7, #4]
 800531e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005320:	697a      	ldr	r2, [r7, #20]
 8005322:	4313      	orrs	r3, r2
 8005324:	617b      	str	r3, [r7, #20]

    /* the FIFO threshold is not used when the FIFO mode is disabled */
    if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8005326:	687b      	ldr	r3, [r7, #4]
 8005328:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800532a:	2b04      	cmp	r3, #4
 800532c:	d117      	bne.n	800535e <HAL_DMA_Init+0x316>
    {
      /* Get the FIFO threshold */
      registerValue |= hdma->Init.FIFOThreshold;
 800532e:	687b      	ldr	r3, [r7, #4]
 8005330:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005332:	697a      	ldr	r2, [r7, #20]
 8005334:	4313      	orrs	r3, r2
 8005336:	617b      	str	r3, [r7, #20]

      /* Check compatibility between FIFO threshold level and size of the memory burst */
      /* for INCR4, INCR8, INCR16 */
      if(hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8005338:	687b      	ldr	r3, [r7, #4]
 800533a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800533c:	2b00      	cmp	r3, #0
 800533e:	d00e      	beq.n	800535e <HAL_DMA_Init+0x316>
      {
        if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8005340:	6878      	ldr	r0, [r7, #4]
 8005342:	f002 fb33 	bl	80079ac <DMA_CheckFifoParam>
 8005346:	4603      	mov	r3, r0
 8005348:	2b00      	cmp	r3, #0
 800534a:	d008      	beq.n	800535e <HAL_DMA_Init+0x316>
        {
          /* Update error code */
          hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 800534c:	687b      	ldr	r3, [r7, #4]
 800534e:	2240      	movs	r2, #64	@ 0x40
 8005350:	655a      	str	r2, [r3, #84]	@ 0x54

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8005352:	687b      	ldr	r3, [r7, #4]
 8005354:	2201      	movs	r2, #1
 8005356:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          return HAL_ERROR;
 800535a:	2301      	movs	r3, #1
 800535c:	e197      	b.n	800568e <HAL_DMA_Init+0x646>
        }
      }
    }

    /* Write to DMA Stream FCR */
    ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR = registerValue;
 800535e:	687b      	ldr	r3, [r7, #4]
 8005360:	681b      	ldr	r3, [r3, #0]
 8005362:	697a      	ldr	r2, [r7, #20]
 8005364:	615a      	str	r2, [r3, #20]

    /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
       DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
    regs_dma = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8005366:	6878      	ldr	r0, [r7, #4]
 8005368:	f002 fa6e 	bl	8007848 <DMA_CalcBaseAndBitshift>
 800536c:	4603      	mov	r3, r0
 800536e:	60bb      	str	r3, [r7, #8]

    /* Clear all interrupt flags */
    regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 8005370:	687b      	ldr	r3, [r7, #4]
 8005372:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005374:	f003 031f 	and.w	r3, r3, #31
 8005378:	223f      	movs	r2, #63	@ 0x3f
 800537a:	409a      	lsls	r2, r3
 800537c:	68bb      	ldr	r3, [r7, #8]
 800537e:	609a      	str	r2, [r3, #8]
 8005380:	e0cd      	b.n	800551e <HAL_DMA_Init+0x4d6>
  }
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U) /* BDMA instance(s) */
 8005382:	687b      	ldr	r3, [r7, #4]
 8005384:	681b      	ldr	r3, [r3, #0]
 8005386:	4a3b      	ldr	r2, [pc, #236]	@ (8005474 <HAL_DMA_Init+0x42c>)
 8005388:	4293      	cmp	r3, r2
 800538a:	d022      	beq.n	80053d2 <HAL_DMA_Init+0x38a>
 800538c:	687b      	ldr	r3, [r7, #4]
 800538e:	681b      	ldr	r3, [r3, #0]
 8005390:	4a39      	ldr	r2, [pc, #228]	@ (8005478 <HAL_DMA_Init+0x430>)
 8005392:	4293      	cmp	r3, r2
 8005394:	d01d      	beq.n	80053d2 <HAL_DMA_Init+0x38a>
 8005396:	687b      	ldr	r3, [r7, #4]
 8005398:	681b      	ldr	r3, [r3, #0]
 800539a:	4a38      	ldr	r2, [pc, #224]	@ (800547c <HAL_DMA_Init+0x434>)
 800539c:	4293      	cmp	r3, r2
 800539e:	d018      	beq.n	80053d2 <HAL_DMA_Init+0x38a>
 80053a0:	687b      	ldr	r3, [r7, #4]
 80053a2:	681b      	ldr	r3, [r3, #0]
 80053a4:	4a36      	ldr	r2, [pc, #216]	@ (8005480 <HAL_DMA_Init+0x438>)
 80053a6:	4293      	cmp	r3, r2
 80053a8:	d013      	beq.n	80053d2 <HAL_DMA_Init+0x38a>
 80053aa:	687b      	ldr	r3, [r7, #4]
 80053ac:	681b      	ldr	r3, [r3, #0]
 80053ae:	4a35      	ldr	r2, [pc, #212]	@ (8005484 <HAL_DMA_Init+0x43c>)
 80053b0:	4293      	cmp	r3, r2
 80053b2:	d00e      	beq.n	80053d2 <HAL_DMA_Init+0x38a>
 80053b4:	687b      	ldr	r3, [r7, #4]
 80053b6:	681b      	ldr	r3, [r3, #0]
 80053b8:	4a33      	ldr	r2, [pc, #204]	@ (8005488 <HAL_DMA_Init+0x440>)
 80053ba:	4293      	cmp	r3, r2
 80053bc:	d009      	beq.n	80053d2 <HAL_DMA_Init+0x38a>
 80053be:	687b      	ldr	r3, [r7, #4]
 80053c0:	681b      	ldr	r3, [r3, #0]
 80053c2:	4a32      	ldr	r2, [pc, #200]	@ (800548c <HAL_DMA_Init+0x444>)
 80053c4:	4293      	cmp	r3, r2
 80053c6:	d004      	beq.n	80053d2 <HAL_DMA_Init+0x38a>
 80053c8:	687b      	ldr	r3, [r7, #4]
 80053ca:	681b      	ldr	r3, [r3, #0]
 80053cc:	4a30      	ldr	r2, [pc, #192]	@ (8005490 <HAL_DMA_Init+0x448>)
 80053ce:	4293      	cmp	r3, r2
 80053d0:	d101      	bne.n	80053d6 <HAL_DMA_Init+0x38e>
 80053d2:	2301      	movs	r3, #1
 80053d4:	e000      	b.n	80053d8 <HAL_DMA_Init+0x390>
 80053d6:	2300      	movs	r3, #0
 80053d8:	2b00      	cmp	r3, #0
 80053da:	f000 8097 	beq.w	800550c <HAL_DMA_Init+0x4c4>
  {
    if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 80053de:	687b      	ldr	r3, [r7, #4]
 80053e0:	681b      	ldr	r3, [r3, #0]
 80053e2:	4a24      	ldr	r2, [pc, #144]	@ (8005474 <HAL_DMA_Init+0x42c>)
 80053e4:	4293      	cmp	r3, r2
 80053e6:	d021      	beq.n	800542c <HAL_DMA_Init+0x3e4>
 80053e8:	687b      	ldr	r3, [r7, #4]
 80053ea:	681b      	ldr	r3, [r3, #0]
 80053ec:	4a22      	ldr	r2, [pc, #136]	@ (8005478 <HAL_DMA_Init+0x430>)
 80053ee:	4293      	cmp	r3, r2
 80053f0:	d01c      	beq.n	800542c <HAL_DMA_Init+0x3e4>
 80053f2:	687b      	ldr	r3, [r7, #4]
 80053f4:	681b      	ldr	r3, [r3, #0]
 80053f6:	4a21      	ldr	r2, [pc, #132]	@ (800547c <HAL_DMA_Init+0x434>)
 80053f8:	4293      	cmp	r3, r2
 80053fa:	d017      	beq.n	800542c <HAL_DMA_Init+0x3e4>
 80053fc:	687b      	ldr	r3, [r7, #4]
 80053fe:	681b      	ldr	r3, [r3, #0]
 8005400:	4a1f      	ldr	r2, [pc, #124]	@ (8005480 <HAL_DMA_Init+0x438>)
 8005402:	4293      	cmp	r3, r2
 8005404:	d012      	beq.n	800542c <HAL_DMA_Init+0x3e4>
 8005406:	687b      	ldr	r3, [r7, #4]
 8005408:	681b      	ldr	r3, [r3, #0]
 800540a:	4a1e      	ldr	r2, [pc, #120]	@ (8005484 <HAL_DMA_Init+0x43c>)
 800540c:	4293      	cmp	r3, r2
 800540e:	d00d      	beq.n	800542c <HAL_DMA_Init+0x3e4>
 8005410:	687b      	ldr	r3, [r7, #4]
 8005412:	681b      	ldr	r3, [r3, #0]
 8005414:	4a1c      	ldr	r2, [pc, #112]	@ (8005488 <HAL_DMA_Init+0x440>)
 8005416:	4293      	cmp	r3, r2
 8005418:	d008      	beq.n	800542c <HAL_DMA_Init+0x3e4>
 800541a:	687b      	ldr	r3, [r7, #4]
 800541c:	681b      	ldr	r3, [r3, #0]
 800541e:	4a1b      	ldr	r2, [pc, #108]	@ (800548c <HAL_DMA_Init+0x444>)
 8005420:	4293      	cmp	r3, r2
 8005422:	d003      	beq.n	800542c <HAL_DMA_Init+0x3e4>
 8005424:	687b      	ldr	r3, [r7, #4]
 8005426:	681b      	ldr	r3, [r3, #0]
 8005428:	4a19      	ldr	r2, [pc, #100]	@ (8005490 <HAL_DMA_Init+0x448>)
 800542a:	4293      	cmp	r3, r2
      /* Check the request parameter */
      assert_param(IS_BDMA_REQUEST(hdma->Init.Request));
    }

    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 800542c:	687b      	ldr	r3, [r7, #4]
 800542e:	2202      	movs	r2, #2
 8005430:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    /* Allocate lock resource */
    __HAL_UNLOCK(hdma);
 8005434:	687b      	ldr	r3, [r7, #4]
 8005436:	2200      	movs	r2, #0
 8005438:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    /* Get the CR register value */
    registerValue = ((BDMA_Channel_TypeDef *)hdma->Instance)->CCR;
 800543c:	687b      	ldr	r3, [r7, #4]
 800543e:	681b      	ldr	r3, [r3, #0]
 8005440:	681b      	ldr	r3, [r3, #0]
 8005442:	617b      	str	r3, [r7, #20]

    /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, MEM2MEM, DBM and CT bits */
    registerValue &= ((uint32_t)~(BDMA_CCR_PL    | BDMA_CCR_MSIZE   | BDMA_CCR_PSIZE  | \
 8005444:	697a      	ldr	r2, [r7, #20]
 8005446:	4b13      	ldr	r3, [pc, #76]	@ (8005494 <HAL_DMA_Init+0x44c>)
 8005448:	4013      	ands	r3, r2
 800544a:	617b      	str	r3, [r7, #20]
                                  BDMA_CCR_MINC  | BDMA_CCR_PINC    | BDMA_CCR_CIRC   | \
                                  BDMA_CCR_DIR   | BDMA_CCR_MEM2MEM | BDMA_CCR_DBM    | \
                                  BDMA_CCR_CT));

    /* Prepare the DMA Channel configuration */
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 800544c:	687b      	ldr	r3, [r7, #4]
 800544e:	689b      	ldr	r3, [r3, #8]
 8005450:	2b40      	cmp	r3, #64	@ 0x40
 8005452:	d021      	beq.n	8005498 <HAL_DMA_Init+0x450>
 8005454:	687b      	ldr	r3, [r7, #4]
 8005456:	689b      	ldr	r3, [r3, #8]
 8005458:	2b80      	cmp	r3, #128	@ 0x80
 800545a:	d102      	bne.n	8005462 <HAL_DMA_Init+0x41a>
 800545c:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8005460:	e01b      	b.n	800549a <HAL_DMA_Init+0x452>
 8005462:	2300      	movs	r3, #0
 8005464:	e019      	b.n	800549a <HAL_DMA_Init+0x452>
 8005466:	bf00      	nop
 8005468:	fe10803f 	.word	0xfe10803f
 800546c:	5c001000 	.word	0x5c001000
 8005470:	ffff0000 	.word	0xffff0000
 8005474:	58025408 	.word	0x58025408
 8005478:	5802541c 	.word	0x5802541c
 800547c:	58025430 	.word	0x58025430
 8005480:	58025444 	.word	0x58025444
 8005484:	58025458 	.word	0x58025458
 8005488:	5802546c 	.word	0x5802546c
 800548c:	58025480 	.word	0x58025480
 8005490:	58025494 	.word	0x58025494
 8005494:	fffe000f 	.word	0xfffe000f
 8005498:	2310      	movs	r3, #16
                      DMA_TO_BDMA_PERIPHERAL_INC(hdma->Init.PeriphInc)       |
 800549a:	687a      	ldr	r2, [r7, #4]
 800549c:	68d2      	ldr	r2, [r2, #12]
 800549e:	08d2      	lsrs	r2, r2, #3
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 80054a0:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MEMORY_INC(hdma->Init.MemInc)              |
 80054a2:	687b      	ldr	r3, [r7, #4]
 80054a4:	691b      	ldr	r3, [r3, #16]
 80054a6:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_PERIPHERAL_INC(hdma->Init.PeriphInc)       |
 80054a8:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_PDATA_SIZE(hdma->Init.PeriphDataAlignment) |
 80054aa:	687b      	ldr	r3, [r7, #4]
 80054ac:	695b      	ldr	r3, [r3, #20]
 80054ae:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_MEMORY_INC(hdma->Init.MemInc)              |
 80054b0:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MDATA_SIZE(hdma->Init.MemDataAlignment)    |
 80054b2:	687b      	ldr	r3, [r7, #4]
 80054b4:	699b      	ldr	r3, [r3, #24]
 80054b6:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_PDATA_SIZE(hdma->Init.PeriphDataAlignment) |
 80054b8:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MODE(hdma->Init.Mode)                      |
 80054ba:	687b      	ldr	r3, [r7, #4]
 80054bc:	69db      	ldr	r3, [r3, #28]
 80054be:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_MDATA_SIZE(hdma->Init.MemDataAlignment)    |
 80054c0:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_PRIORITY(hdma->Init.Priority);
 80054c2:	687b      	ldr	r3, [r7, #4]
 80054c4:	6a1b      	ldr	r3, [r3, #32]
 80054c6:	091b      	lsrs	r3, r3, #4
                      DMA_TO_BDMA_MODE(hdma->Init.Mode)                      |
 80054c8:	4313      	orrs	r3, r2
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 80054ca:	697a      	ldr	r2, [r7, #20]
 80054cc:	4313      	orrs	r3, r2
 80054ce:	617b      	str	r3, [r7, #20]

    /* Write to DMA Channel CR register */
    ((BDMA_Channel_TypeDef *)hdma->Instance)->CCR = registerValue;
 80054d0:	687b      	ldr	r3, [r7, #4]
 80054d2:	681b      	ldr	r3, [r3, #0]
 80054d4:	697a      	ldr	r2, [r7, #20]
 80054d6:	601a      	str	r2, [r3, #0]

    /* calculation of the channel index */
    hdma->StreamIndex = (((uint32_t)((uint32_t*)hdma->Instance) - (uint32_t)BDMA_Channel0) / ((uint32_t)BDMA_Channel1 - (uint32_t)BDMA_Channel0)) << 2U;
 80054d8:	687b      	ldr	r3, [r7, #4]
 80054da:	681b      	ldr	r3, [r3, #0]
 80054dc:	461a      	mov	r2, r3
 80054de:	4b6e      	ldr	r3, [pc, #440]	@ (8005698 <HAL_DMA_Init+0x650>)
 80054e0:	4413      	add	r3, r2
 80054e2:	4a6e      	ldr	r2, [pc, #440]	@ (800569c <HAL_DMA_Init+0x654>)
 80054e4:	fba2 2303 	umull	r2, r3, r2, r3
 80054e8:	091b      	lsrs	r3, r3, #4
 80054ea:	009a      	lsls	r2, r3, #2
 80054ec:	687b      	ldr	r3, [r7, #4]
 80054ee:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
    DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
    regs_bdma = (BDMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 80054f0:	6878      	ldr	r0, [r7, #4]
 80054f2:	f002 f9a9 	bl	8007848 <DMA_CalcBaseAndBitshift>
 80054f6:	4603      	mov	r3, r0
 80054f8:	60fb      	str	r3, [r7, #12]

    /* Clear all interrupt flags */
    regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 80054fa:	687b      	ldr	r3, [r7, #4]
 80054fc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80054fe:	f003 031f 	and.w	r3, r3, #31
 8005502:	2201      	movs	r2, #1
 8005504:	409a      	lsls	r2, r3
 8005506:	68fb      	ldr	r3, [r7, #12]
 8005508:	605a      	str	r2, [r3, #4]
 800550a:	e008      	b.n	800551e <HAL_DMA_Init+0x4d6>
  }
  else
  {
    hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 800550c:	687b      	ldr	r3, [r7, #4]
 800550e:	2240      	movs	r2, #64	@ 0x40
 8005510:	655a      	str	r2, [r3, #84]	@ 0x54
    hdma->State     = HAL_DMA_STATE_ERROR;
 8005512:	687b      	ldr	r3, [r7, #4]
 8005514:	2203      	movs	r2, #3
 8005516:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    return HAL_ERROR;
 800551a:	2301      	movs	r3, #1
 800551c:	e0b7      	b.n	800568e <HAL_DMA_Init+0x646>
  }

  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 800551e:	687b      	ldr	r3, [r7, #4]
 8005520:	681b      	ldr	r3, [r3, #0]
 8005522:	4a5f      	ldr	r2, [pc, #380]	@ (80056a0 <HAL_DMA_Init+0x658>)
 8005524:	4293      	cmp	r3, r2
 8005526:	d072      	beq.n	800560e <HAL_DMA_Init+0x5c6>
 8005528:	687b      	ldr	r3, [r7, #4]
 800552a:	681b      	ldr	r3, [r3, #0]
 800552c:	4a5d      	ldr	r2, [pc, #372]	@ (80056a4 <HAL_DMA_Init+0x65c>)
 800552e:	4293      	cmp	r3, r2
 8005530:	d06d      	beq.n	800560e <HAL_DMA_Init+0x5c6>
 8005532:	687b      	ldr	r3, [r7, #4]
 8005534:	681b      	ldr	r3, [r3, #0]
 8005536:	4a5c      	ldr	r2, [pc, #368]	@ (80056a8 <HAL_DMA_Init+0x660>)
 8005538:	4293      	cmp	r3, r2
 800553a:	d068      	beq.n	800560e <HAL_DMA_Init+0x5c6>
 800553c:	687b      	ldr	r3, [r7, #4]
 800553e:	681b      	ldr	r3, [r3, #0]
 8005540:	4a5a      	ldr	r2, [pc, #360]	@ (80056ac <HAL_DMA_Init+0x664>)
 8005542:	4293      	cmp	r3, r2
 8005544:	d063      	beq.n	800560e <HAL_DMA_Init+0x5c6>
 8005546:	687b      	ldr	r3, [r7, #4]
 8005548:	681b      	ldr	r3, [r3, #0]
 800554a:	4a59      	ldr	r2, [pc, #356]	@ (80056b0 <HAL_DMA_Init+0x668>)
 800554c:	4293      	cmp	r3, r2
 800554e:	d05e      	beq.n	800560e <HAL_DMA_Init+0x5c6>
 8005550:	687b      	ldr	r3, [r7, #4]
 8005552:	681b      	ldr	r3, [r3, #0]
 8005554:	4a57      	ldr	r2, [pc, #348]	@ (80056b4 <HAL_DMA_Init+0x66c>)
 8005556:	4293      	cmp	r3, r2
 8005558:	d059      	beq.n	800560e <HAL_DMA_Init+0x5c6>
 800555a:	687b      	ldr	r3, [r7, #4]
 800555c:	681b      	ldr	r3, [r3, #0]
 800555e:	4a56      	ldr	r2, [pc, #344]	@ (80056b8 <HAL_DMA_Init+0x670>)
 8005560:	4293      	cmp	r3, r2
 8005562:	d054      	beq.n	800560e <HAL_DMA_Init+0x5c6>
 8005564:	687b      	ldr	r3, [r7, #4]
 8005566:	681b      	ldr	r3, [r3, #0]
 8005568:	4a54      	ldr	r2, [pc, #336]	@ (80056bc <HAL_DMA_Init+0x674>)
 800556a:	4293      	cmp	r3, r2
 800556c:	d04f      	beq.n	800560e <HAL_DMA_Init+0x5c6>
 800556e:	687b      	ldr	r3, [r7, #4]
 8005570:	681b      	ldr	r3, [r3, #0]
 8005572:	4a53      	ldr	r2, [pc, #332]	@ (80056c0 <HAL_DMA_Init+0x678>)
 8005574:	4293      	cmp	r3, r2
 8005576:	d04a      	beq.n	800560e <HAL_DMA_Init+0x5c6>
 8005578:	687b      	ldr	r3, [r7, #4]
 800557a:	681b      	ldr	r3, [r3, #0]
 800557c:	4a51      	ldr	r2, [pc, #324]	@ (80056c4 <HAL_DMA_Init+0x67c>)
 800557e:	4293      	cmp	r3, r2
 8005580:	d045      	beq.n	800560e <HAL_DMA_Init+0x5c6>
 8005582:	687b      	ldr	r3, [r7, #4]
 8005584:	681b      	ldr	r3, [r3, #0]
 8005586:	4a50      	ldr	r2, [pc, #320]	@ (80056c8 <HAL_DMA_Init+0x680>)
 8005588:	4293      	cmp	r3, r2
 800558a:	d040      	beq.n	800560e <HAL_DMA_Init+0x5c6>
 800558c:	687b      	ldr	r3, [r7, #4]
 800558e:	681b      	ldr	r3, [r3, #0]
 8005590:	4a4e      	ldr	r2, [pc, #312]	@ (80056cc <HAL_DMA_Init+0x684>)
 8005592:	4293      	cmp	r3, r2
 8005594:	d03b      	beq.n	800560e <HAL_DMA_Init+0x5c6>
 8005596:	687b      	ldr	r3, [r7, #4]
 8005598:	681b      	ldr	r3, [r3, #0]
 800559a:	4a4d      	ldr	r2, [pc, #308]	@ (80056d0 <HAL_DMA_Init+0x688>)
 800559c:	4293      	cmp	r3, r2
 800559e:	d036      	beq.n	800560e <HAL_DMA_Init+0x5c6>
 80055a0:	687b      	ldr	r3, [r7, #4]
 80055a2:	681b      	ldr	r3, [r3, #0]
 80055a4:	4a4b      	ldr	r2, [pc, #300]	@ (80056d4 <HAL_DMA_Init+0x68c>)
 80055a6:	4293      	cmp	r3, r2
 80055a8:	d031      	beq.n	800560e <HAL_DMA_Init+0x5c6>
 80055aa:	687b      	ldr	r3, [r7, #4]
 80055ac:	681b      	ldr	r3, [r3, #0]
 80055ae:	4a4a      	ldr	r2, [pc, #296]	@ (80056d8 <HAL_DMA_Init+0x690>)
 80055b0:	4293      	cmp	r3, r2
 80055b2:	d02c      	beq.n	800560e <HAL_DMA_Init+0x5c6>
 80055b4:	687b      	ldr	r3, [r7, #4]
 80055b6:	681b      	ldr	r3, [r3, #0]
 80055b8:	4a48      	ldr	r2, [pc, #288]	@ (80056dc <HAL_DMA_Init+0x694>)
 80055ba:	4293      	cmp	r3, r2
 80055bc:	d027      	beq.n	800560e <HAL_DMA_Init+0x5c6>
 80055be:	687b      	ldr	r3, [r7, #4]
 80055c0:	681b      	ldr	r3, [r3, #0]
 80055c2:	4a47      	ldr	r2, [pc, #284]	@ (80056e0 <HAL_DMA_Init+0x698>)
 80055c4:	4293      	cmp	r3, r2
 80055c6:	d022      	beq.n	800560e <HAL_DMA_Init+0x5c6>
 80055c8:	687b      	ldr	r3, [r7, #4]
 80055ca:	681b      	ldr	r3, [r3, #0]
 80055cc:	4a45      	ldr	r2, [pc, #276]	@ (80056e4 <HAL_DMA_Init+0x69c>)
 80055ce:	4293      	cmp	r3, r2
 80055d0:	d01d      	beq.n	800560e <HAL_DMA_Init+0x5c6>
 80055d2:	687b      	ldr	r3, [r7, #4]
 80055d4:	681b      	ldr	r3, [r3, #0]
 80055d6:	4a44      	ldr	r2, [pc, #272]	@ (80056e8 <HAL_DMA_Init+0x6a0>)
 80055d8:	4293      	cmp	r3, r2
 80055da:	d018      	beq.n	800560e <HAL_DMA_Init+0x5c6>
 80055dc:	687b      	ldr	r3, [r7, #4]
 80055de:	681b      	ldr	r3, [r3, #0]
 80055e0:	4a42      	ldr	r2, [pc, #264]	@ (80056ec <HAL_DMA_Init+0x6a4>)
 80055e2:	4293      	cmp	r3, r2
 80055e4:	d013      	beq.n	800560e <HAL_DMA_Init+0x5c6>
 80055e6:	687b      	ldr	r3, [r7, #4]
 80055e8:	681b      	ldr	r3, [r3, #0]
 80055ea:	4a41      	ldr	r2, [pc, #260]	@ (80056f0 <HAL_DMA_Init+0x6a8>)
 80055ec:	4293      	cmp	r3, r2
 80055ee:	d00e      	beq.n	800560e <HAL_DMA_Init+0x5c6>
 80055f0:	687b      	ldr	r3, [r7, #4]
 80055f2:	681b      	ldr	r3, [r3, #0]
 80055f4:	4a3f      	ldr	r2, [pc, #252]	@ (80056f4 <HAL_DMA_Init+0x6ac>)
 80055f6:	4293      	cmp	r3, r2
 80055f8:	d009      	beq.n	800560e <HAL_DMA_Init+0x5c6>
 80055fa:	687b      	ldr	r3, [r7, #4]
 80055fc:	681b      	ldr	r3, [r3, #0]
 80055fe:	4a3e      	ldr	r2, [pc, #248]	@ (80056f8 <HAL_DMA_Init+0x6b0>)
 8005600:	4293      	cmp	r3, r2
 8005602:	d004      	beq.n	800560e <HAL_DMA_Init+0x5c6>
 8005604:	687b      	ldr	r3, [r7, #4]
 8005606:	681b      	ldr	r3, [r3, #0]
 8005608:	4a3c      	ldr	r2, [pc, #240]	@ (80056fc <HAL_DMA_Init+0x6b4>)
 800560a:	4293      	cmp	r3, r2
 800560c:	d101      	bne.n	8005612 <HAL_DMA_Init+0x5ca>
 800560e:	2301      	movs	r3, #1
 8005610:	e000      	b.n	8005614 <HAL_DMA_Init+0x5cc>
 8005612:	2300      	movs	r3, #0
 8005614:	2b00      	cmp	r3, #0
 8005616:	d032      	beq.n	800567e <HAL_DMA_Init+0x636>
  {
    /* Initialize parameters for DMAMUX channel :
    DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
    */
    DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 8005618:	6878      	ldr	r0, [r7, #4]
 800561a:	f002 fa43 	bl	8007aa4 <DMA_CalcDMAMUXChannelBaseAndMask>

    if(hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 800561e:	687b      	ldr	r3, [r7, #4]
 8005620:	689b      	ldr	r3, [r3, #8]
 8005622:	2b80      	cmp	r3, #128	@ 0x80
 8005624:	d102      	bne.n	800562c <HAL_DMA_Init+0x5e4>
    {
      /* if memory to memory force the request to 0*/
      hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 8005626:	687b      	ldr	r3, [r7, #4]
 8005628:	2200      	movs	r2, #0
 800562a:	605a      	str	r2, [r3, #4]
    }

    /* Set peripheral request  to DMAMUX channel */
    hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 800562c:	687b      	ldr	r3, [r7, #4]
 800562e:	685a      	ldr	r2, [r3, #4]
 8005630:	687b      	ldr	r3, [r7, #4]
 8005632:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005634:	b2d2      	uxtb	r2, r2
 8005636:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8005638:	687b      	ldr	r3, [r7, #4]
 800563a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800563c:	687a      	ldr	r2, [r7, #4]
 800563e:	6e92      	ldr	r2, [r2, #104]	@ 0x68
 8005640:	605a      	str	r2, [r3, #4]

    /* Initialize parameters for DMAMUX request generator :
    if the DMA request is DMA_REQUEST_GENERATOR0 to DMA_REQUEST_GENERATOR7
    */
    if((hdma->Init.Request >= DMA_REQUEST_GENERATOR0) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR7))
 8005642:	687b      	ldr	r3, [r7, #4]
 8005644:	685b      	ldr	r3, [r3, #4]
 8005646:	2b00      	cmp	r3, #0
 8005648:	d010      	beq.n	800566c <HAL_DMA_Init+0x624>
 800564a:	687b      	ldr	r3, [r7, #4]
 800564c:	685b      	ldr	r3, [r3, #4]
 800564e:	2b08      	cmp	r3, #8
 8005650:	d80c      	bhi.n	800566c <HAL_DMA_Init+0x624>
    {
      /* Initialize parameters for DMAMUX request generator :
      DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask */
      DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 8005652:	6878      	ldr	r0, [r7, #4]
 8005654:	f002 fac0 	bl	8007bd8 <DMA_CalcDMAMUXRequestGenBaseAndMask>

      /* Reset the DMAMUX request generator register */
      hdma->DMAmuxRequestGen->RGCR = 0U;
 8005658:	687b      	ldr	r3, [r7, #4]
 800565a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800565c:	2200      	movs	r2, #0
 800565e:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8005660:	687b      	ldr	r3, [r7, #4]
 8005662:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005664:	687a      	ldr	r2, [r7, #4]
 8005666:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 8005668:	605a      	str	r2, [r3, #4]
 800566a:	e008      	b.n	800567e <HAL_DMA_Init+0x636>
    }
    else
    {
      hdma->DMAmuxRequestGen = 0U;
 800566c:	687b      	ldr	r3, [r7, #4]
 800566e:	2200      	movs	r2, #0
 8005670:	66da      	str	r2, [r3, #108]	@ 0x6c
      hdma->DMAmuxRequestGenStatus = 0U;
 8005672:	687b      	ldr	r3, [r7, #4]
 8005674:	2200      	movs	r2, #0
 8005676:	671a      	str	r2, [r3, #112]	@ 0x70
      hdma->DMAmuxRequestGenStatusMask = 0U;
 8005678:	687b      	ldr	r3, [r7, #4]
 800567a:	2200      	movs	r2, #0
 800567c:	675a      	str	r2, [r3, #116]	@ 0x74
    }
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800567e:	687b      	ldr	r3, [r7, #4]
 8005680:	2200      	movs	r2, #0
 8005682:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8005684:	687b      	ldr	r3, [r7, #4]
 8005686:	2201      	movs	r2, #1
 8005688:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 800568c:	2300      	movs	r3, #0
}
 800568e:	4618      	mov	r0, r3
 8005690:	3718      	adds	r7, #24
 8005692:	46bd      	mov	sp, r7
 8005694:	bd80      	pop	{r7, pc}
 8005696:	bf00      	nop
 8005698:	a7fdabf8 	.word	0xa7fdabf8
 800569c:	cccccccd 	.word	0xcccccccd
 80056a0:	40020010 	.word	0x40020010
 80056a4:	40020028 	.word	0x40020028
 80056a8:	40020040 	.word	0x40020040
 80056ac:	40020058 	.word	0x40020058
 80056b0:	40020070 	.word	0x40020070
 80056b4:	40020088 	.word	0x40020088
 80056b8:	400200a0 	.word	0x400200a0
 80056bc:	400200b8 	.word	0x400200b8
 80056c0:	40020410 	.word	0x40020410
 80056c4:	40020428 	.word	0x40020428
 80056c8:	40020440 	.word	0x40020440
 80056cc:	40020458 	.word	0x40020458
 80056d0:	40020470 	.word	0x40020470
 80056d4:	40020488 	.word	0x40020488
 80056d8:	400204a0 	.word	0x400204a0
 80056dc:	400204b8 	.word	0x400204b8
 80056e0:	58025408 	.word	0x58025408
 80056e4:	5802541c 	.word	0x5802541c
 80056e8:	58025430 	.word	0x58025430
 80056ec:	58025444 	.word	0x58025444
 80056f0:	58025458 	.word	0x58025458
 80056f4:	5802546c 	.word	0x5802546c
 80056f8:	58025480 	.word	0x58025480
 80056fc:	58025494 	.word	0x58025494

08005700 <HAL_DMA_Start_IT>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8005700:	b580      	push	{r7, lr}
 8005702:	b086      	sub	sp, #24
 8005704:	af00      	add	r7, sp, #0
 8005706:	60f8      	str	r0, [r7, #12]
 8005708:	60b9      	str	r1, [r7, #8]
 800570a:	607a      	str	r2, [r7, #4]
 800570c:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800570e:	2300      	movs	r3, #0
 8005710:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Check the DMA peripheral handle */
  if(hdma == NULL)
 8005712:	68fb      	ldr	r3, [r7, #12]
 8005714:	2b00      	cmp	r3, #0
 8005716:	d101      	bne.n	800571c <HAL_DMA_Start_IT+0x1c>
  {
    return HAL_ERROR;
 8005718:	2301      	movs	r3, #1
 800571a:	e226      	b.n	8005b6a <HAL_DMA_Start_IT+0x46a>
  }

  /* Process locked */
  __HAL_LOCK(hdma);
 800571c:	68fb      	ldr	r3, [r7, #12]
 800571e:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 8005722:	2b01      	cmp	r3, #1
 8005724:	d101      	bne.n	800572a <HAL_DMA_Start_IT+0x2a>
 8005726:	2302      	movs	r3, #2
 8005728:	e21f      	b.n	8005b6a <HAL_DMA_Start_IT+0x46a>
 800572a:	68fb      	ldr	r3, [r7, #12]
 800572c:	2201      	movs	r2, #1
 800572e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

  if(HAL_DMA_STATE_READY == hdma->State)
 8005732:	68fb      	ldr	r3, [r7, #12]
 8005734:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8005738:	b2db      	uxtb	r3, r3
 800573a:	2b01      	cmp	r3, #1
 800573c:	f040 820a 	bne.w	8005b54 <HAL_DMA_Start_IT+0x454>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8005740:	68fb      	ldr	r3, [r7, #12]
 8005742:	2202      	movs	r2, #2
 8005744:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8005748:	68fb      	ldr	r3, [r7, #12]
 800574a:	2200      	movs	r2, #0
 800574c:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 800574e:	68fb      	ldr	r3, [r7, #12]
 8005750:	681b      	ldr	r3, [r3, #0]
 8005752:	4a68      	ldr	r2, [pc, #416]	@ (80058f4 <HAL_DMA_Start_IT+0x1f4>)
 8005754:	4293      	cmp	r3, r2
 8005756:	d04a      	beq.n	80057ee <HAL_DMA_Start_IT+0xee>
 8005758:	68fb      	ldr	r3, [r7, #12]
 800575a:	681b      	ldr	r3, [r3, #0]
 800575c:	4a66      	ldr	r2, [pc, #408]	@ (80058f8 <HAL_DMA_Start_IT+0x1f8>)
 800575e:	4293      	cmp	r3, r2
 8005760:	d045      	beq.n	80057ee <HAL_DMA_Start_IT+0xee>
 8005762:	68fb      	ldr	r3, [r7, #12]
 8005764:	681b      	ldr	r3, [r3, #0]
 8005766:	4a65      	ldr	r2, [pc, #404]	@ (80058fc <HAL_DMA_Start_IT+0x1fc>)
 8005768:	4293      	cmp	r3, r2
 800576a:	d040      	beq.n	80057ee <HAL_DMA_Start_IT+0xee>
 800576c:	68fb      	ldr	r3, [r7, #12]
 800576e:	681b      	ldr	r3, [r3, #0]
 8005770:	4a63      	ldr	r2, [pc, #396]	@ (8005900 <HAL_DMA_Start_IT+0x200>)
 8005772:	4293      	cmp	r3, r2
 8005774:	d03b      	beq.n	80057ee <HAL_DMA_Start_IT+0xee>
 8005776:	68fb      	ldr	r3, [r7, #12]
 8005778:	681b      	ldr	r3, [r3, #0]
 800577a:	4a62      	ldr	r2, [pc, #392]	@ (8005904 <HAL_DMA_Start_IT+0x204>)
 800577c:	4293      	cmp	r3, r2
 800577e:	d036      	beq.n	80057ee <HAL_DMA_Start_IT+0xee>
 8005780:	68fb      	ldr	r3, [r7, #12]
 8005782:	681b      	ldr	r3, [r3, #0]
 8005784:	4a60      	ldr	r2, [pc, #384]	@ (8005908 <HAL_DMA_Start_IT+0x208>)
 8005786:	4293      	cmp	r3, r2
 8005788:	d031      	beq.n	80057ee <HAL_DMA_Start_IT+0xee>
 800578a:	68fb      	ldr	r3, [r7, #12]
 800578c:	681b      	ldr	r3, [r3, #0]
 800578e:	4a5f      	ldr	r2, [pc, #380]	@ (800590c <HAL_DMA_Start_IT+0x20c>)
 8005790:	4293      	cmp	r3, r2
 8005792:	d02c      	beq.n	80057ee <HAL_DMA_Start_IT+0xee>
 8005794:	68fb      	ldr	r3, [r7, #12]
 8005796:	681b      	ldr	r3, [r3, #0]
 8005798:	4a5d      	ldr	r2, [pc, #372]	@ (8005910 <HAL_DMA_Start_IT+0x210>)
 800579a:	4293      	cmp	r3, r2
 800579c:	d027      	beq.n	80057ee <HAL_DMA_Start_IT+0xee>
 800579e:	68fb      	ldr	r3, [r7, #12]
 80057a0:	681b      	ldr	r3, [r3, #0]
 80057a2:	4a5c      	ldr	r2, [pc, #368]	@ (8005914 <HAL_DMA_Start_IT+0x214>)
 80057a4:	4293      	cmp	r3, r2
 80057a6:	d022      	beq.n	80057ee <HAL_DMA_Start_IT+0xee>
 80057a8:	68fb      	ldr	r3, [r7, #12]
 80057aa:	681b      	ldr	r3, [r3, #0]
 80057ac:	4a5a      	ldr	r2, [pc, #360]	@ (8005918 <HAL_DMA_Start_IT+0x218>)
 80057ae:	4293      	cmp	r3, r2
 80057b0:	d01d      	beq.n	80057ee <HAL_DMA_Start_IT+0xee>
 80057b2:	68fb      	ldr	r3, [r7, #12]
 80057b4:	681b      	ldr	r3, [r3, #0]
 80057b6:	4a59      	ldr	r2, [pc, #356]	@ (800591c <HAL_DMA_Start_IT+0x21c>)
 80057b8:	4293      	cmp	r3, r2
 80057ba:	d018      	beq.n	80057ee <HAL_DMA_Start_IT+0xee>
 80057bc:	68fb      	ldr	r3, [r7, #12]
 80057be:	681b      	ldr	r3, [r3, #0]
 80057c0:	4a57      	ldr	r2, [pc, #348]	@ (8005920 <HAL_DMA_Start_IT+0x220>)
 80057c2:	4293      	cmp	r3, r2
 80057c4:	d013      	beq.n	80057ee <HAL_DMA_Start_IT+0xee>
 80057c6:	68fb      	ldr	r3, [r7, #12]
 80057c8:	681b      	ldr	r3, [r3, #0]
 80057ca:	4a56      	ldr	r2, [pc, #344]	@ (8005924 <HAL_DMA_Start_IT+0x224>)
 80057cc:	4293      	cmp	r3, r2
 80057ce:	d00e      	beq.n	80057ee <HAL_DMA_Start_IT+0xee>
 80057d0:	68fb      	ldr	r3, [r7, #12]
 80057d2:	681b      	ldr	r3, [r3, #0]
 80057d4:	4a54      	ldr	r2, [pc, #336]	@ (8005928 <HAL_DMA_Start_IT+0x228>)
 80057d6:	4293      	cmp	r3, r2
 80057d8:	d009      	beq.n	80057ee <HAL_DMA_Start_IT+0xee>
 80057da:	68fb      	ldr	r3, [r7, #12]
 80057dc:	681b      	ldr	r3, [r3, #0]
 80057de:	4a53      	ldr	r2, [pc, #332]	@ (800592c <HAL_DMA_Start_IT+0x22c>)
 80057e0:	4293      	cmp	r3, r2
 80057e2:	d004      	beq.n	80057ee <HAL_DMA_Start_IT+0xee>
 80057e4:	68fb      	ldr	r3, [r7, #12]
 80057e6:	681b      	ldr	r3, [r3, #0]
 80057e8:	4a51      	ldr	r2, [pc, #324]	@ (8005930 <HAL_DMA_Start_IT+0x230>)
 80057ea:	4293      	cmp	r3, r2
 80057ec:	d108      	bne.n	8005800 <HAL_DMA_Start_IT+0x100>
 80057ee:	68fb      	ldr	r3, [r7, #12]
 80057f0:	681b      	ldr	r3, [r3, #0]
 80057f2:	681a      	ldr	r2, [r3, #0]
 80057f4:	68fb      	ldr	r3, [r7, #12]
 80057f6:	681b      	ldr	r3, [r3, #0]
 80057f8:	f022 0201 	bic.w	r2, r2, #1
 80057fc:	601a      	str	r2, [r3, #0]
 80057fe:	e007      	b.n	8005810 <HAL_DMA_Start_IT+0x110>
 8005800:	68fb      	ldr	r3, [r7, #12]
 8005802:	681b      	ldr	r3, [r3, #0]
 8005804:	681a      	ldr	r2, [r3, #0]
 8005806:	68fb      	ldr	r3, [r7, #12]
 8005808:	681b      	ldr	r3, [r3, #0]
 800580a:	f022 0201 	bic.w	r2, r2, #1
 800580e:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8005810:	683b      	ldr	r3, [r7, #0]
 8005812:	687a      	ldr	r2, [r7, #4]
 8005814:	68b9      	ldr	r1, [r7, #8]
 8005816:	68f8      	ldr	r0, [r7, #12]
 8005818:	f001 fe6a 	bl	80074f0 <DMA_SetConfig>

    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 800581c:	68fb      	ldr	r3, [r7, #12]
 800581e:	681b      	ldr	r3, [r3, #0]
 8005820:	4a34      	ldr	r2, [pc, #208]	@ (80058f4 <HAL_DMA_Start_IT+0x1f4>)
 8005822:	4293      	cmp	r3, r2
 8005824:	d04a      	beq.n	80058bc <HAL_DMA_Start_IT+0x1bc>
 8005826:	68fb      	ldr	r3, [r7, #12]
 8005828:	681b      	ldr	r3, [r3, #0]
 800582a:	4a33      	ldr	r2, [pc, #204]	@ (80058f8 <HAL_DMA_Start_IT+0x1f8>)
 800582c:	4293      	cmp	r3, r2
 800582e:	d045      	beq.n	80058bc <HAL_DMA_Start_IT+0x1bc>
 8005830:	68fb      	ldr	r3, [r7, #12]
 8005832:	681b      	ldr	r3, [r3, #0]
 8005834:	4a31      	ldr	r2, [pc, #196]	@ (80058fc <HAL_DMA_Start_IT+0x1fc>)
 8005836:	4293      	cmp	r3, r2
 8005838:	d040      	beq.n	80058bc <HAL_DMA_Start_IT+0x1bc>
 800583a:	68fb      	ldr	r3, [r7, #12]
 800583c:	681b      	ldr	r3, [r3, #0]
 800583e:	4a30      	ldr	r2, [pc, #192]	@ (8005900 <HAL_DMA_Start_IT+0x200>)
 8005840:	4293      	cmp	r3, r2
 8005842:	d03b      	beq.n	80058bc <HAL_DMA_Start_IT+0x1bc>
 8005844:	68fb      	ldr	r3, [r7, #12]
 8005846:	681b      	ldr	r3, [r3, #0]
 8005848:	4a2e      	ldr	r2, [pc, #184]	@ (8005904 <HAL_DMA_Start_IT+0x204>)
 800584a:	4293      	cmp	r3, r2
 800584c:	d036      	beq.n	80058bc <HAL_DMA_Start_IT+0x1bc>
 800584e:	68fb      	ldr	r3, [r7, #12]
 8005850:	681b      	ldr	r3, [r3, #0]
 8005852:	4a2d      	ldr	r2, [pc, #180]	@ (8005908 <HAL_DMA_Start_IT+0x208>)
 8005854:	4293      	cmp	r3, r2
 8005856:	d031      	beq.n	80058bc <HAL_DMA_Start_IT+0x1bc>
 8005858:	68fb      	ldr	r3, [r7, #12]
 800585a:	681b      	ldr	r3, [r3, #0]
 800585c:	4a2b      	ldr	r2, [pc, #172]	@ (800590c <HAL_DMA_Start_IT+0x20c>)
 800585e:	4293      	cmp	r3, r2
 8005860:	d02c      	beq.n	80058bc <HAL_DMA_Start_IT+0x1bc>
 8005862:	68fb      	ldr	r3, [r7, #12]
 8005864:	681b      	ldr	r3, [r3, #0]
 8005866:	4a2a      	ldr	r2, [pc, #168]	@ (8005910 <HAL_DMA_Start_IT+0x210>)
 8005868:	4293      	cmp	r3, r2
 800586a:	d027      	beq.n	80058bc <HAL_DMA_Start_IT+0x1bc>
 800586c:	68fb      	ldr	r3, [r7, #12]
 800586e:	681b      	ldr	r3, [r3, #0]
 8005870:	4a28      	ldr	r2, [pc, #160]	@ (8005914 <HAL_DMA_Start_IT+0x214>)
 8005872:	4293      	cmp	r3, r2
 8005874:	d022      	beq.n	80058bc <HAL_DMA_Start_IT+0x1bc>
 8005876:	68fb      	ldr	r3, [r7, #12]
 8005878:	681b      	ldr	r3, [r3, #0]
 800587a:	4a27      	ldr	r2, [pc, #156]	@ (8005918 <HAL_DMA_Start_IT+0x218>)
 800587c:	4293      	cmp	r3, r2
 800587e:	d01d      	beq.n	80058bc <HAL_DMA_Start_IT+0x1bc>
 8005880:	68fb      	ldr	r3, [r7, #12]
 8005882:	681b      	ldr	r3, [r3, #0]
 8005884:	4a25      	ldr	r2, [pc, #148]	@ (800591c <HAL_DMA_Start_IT+0x21c>)
 8005886:	4293      	cmp	r3, r2
 8005888:	d018      	beq.n	80058bc <HAL_DMA_Start_IT+0x1bc>
 800588a:	68fb      	ldr	r3, [r7, #12]
 800588c:	681b      	ldr	r3, [r3, #0]
 800588e:	4a24      	ldr	r2, [pc, #144]	@ (8005920 <HAL_DMA_Start_IT+0x220>)
 8005890:	4293      	cmp	r3, r2
 8005892:	d013      	beq.n	80058bc <HAL_DMA_Start_IT+0x1bc>
 8005894:	68fb      	ldr	r3, [r7, #12]
 8005896:	681b      	ldr	r3, [r3, #0]
 8005898:	4a22      	ldr	r2, [pc, #136]	@ (8005924 <HAL_DMA_Start_IT+0x224>)
 800589a:	4293      	cmp	r3, r2
 800589c:	d00e      	beq.n	80058bc <HAL_DMA_Start_IT+0x1bc>
 800589e:	68fb      	ldr	r3, [r7, #12]
 80058a0:	681b      	ldr	r3, [r3, #0]
 80058a2:	4a21      	ldr	r2, [pc, #132]	@ (8005928 <HAL_DMA_Start_IT+0x228>)
 80058a4:	4293      	cmp	r3, r2
 80058a6:	d009      	beq.n	80058bc <HAL_DMA_Start_IT+0x1bc>
 80058a8:	68fb      	ldr	r3, [r7, #12]
 80058aa:	681b      	ldr	r3, [r3, #0]
 80058ac:	4a1f      	ldr	r2, [pc, #124]	@ (800592c <HAL_DMA_Start_IT+0x22c>)
 80058ae:	4293      	cmp	r3, r2
 80058b0:	d004      	beq.n	80058bc <HAL_DMA_Start_IT+0x1bc>
 80058b2:	68fb      	ldr	r3, [r7, #12]
 80058b4:	681b      	ldr	r3, [r3, #0]
 80058b6:	4a1e      	ldr	r2, [pc, #120]	@ (8005930 <HAL_DMA_Start_IT+0x230>)
 80058b8:	4293      	cmp	r3, r2
 80058ba:	d101      	bne.n	80058c0 <HAL_DMA_Start_IT+0x1c0>
 80058bc:	2301      	movs	r3, #1
 80058be:	e000      	b.n	80058c2 <HAL_DMA_Start_IT+0x1c2>
 80058c0:	2300      	movs	r3, #0
 80058c2:	2b00      	cmp	r3, #0
 80058c4:	d036      	beq.n	8005934 <HAL_DMA_Start_IT+0x234>
    {
      /* Enable Common interrupts*/
      MODIFY_REG(((DMA_Stream_TypeDef   *)hdma->Instance)->CR, (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME | DMA_IT_HT), (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME));
 80058c6:	68fb      	ldr	r3, [r7, #12]
 80058c8:	681b      	ldr	r3, [r3, #0]
 80058ca:	681b      	ldr	r3, [r3, #0]
 80058cc:	f023 021e 	bic.w	r2, r3, #30
 80058d0:	68fb      	ldr	r3, [r7, #12]
 80058d2:	681b      	ldr	r3, [r3, #0]
 80058d4:	f042 0216 	orr.w	r2, r2, #22
 80058d8:	601a      	str	r2, [r3, #0]

      if(hdma->XferHalfCpltCallback != NULL)
 80058da:	68fb      	ldr	r3, [r7, #12]
 80058dc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80058de:	2b00      	cmp	r3, #0
 80058e0:	d03e      	beq.n	8005960 <HAL_DMA_Start_IT+0x260>
      {
        /* Enable Half Transfer IT if corresponding Callback is set */
        ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  |= DMA_IT_HT;
 80058e2:	68fb      	ldr	r3, [r7, #12]
 80058e4:	681b      	ldr	r3, [r3, #0]
 80058e6:	681a      	ldr	r2, [r3, #0]
 80058e8:	68fb      	ldr	r3, [r7, #12]
 80058ea:	681b      	ldr	r3, [r3, #0]
 80058ec:	f042 0208 	orr.w	r2, r2, #8
 80058f0:	601a      	str	r2, [r3, #0]
 80058f2:	e035      	b.n	8005960 <HAL_DMA_Start_IT+0x260>
 80058f4:	40020010 	.word	0x40020010
 80058f8:	40020028 	.word	0x40020028
 80058fc:	40020040 	.word	0x40020040
 8005900:	40020058 	.word	0x40020058
 8005904:	40020070 	.word	0x40020070
 8005908:	40020088 	.word	0x40020088
 800590c:	400200a0 	.word	0x400200a0
 8005910:	400200b8 	.word	0x400200b8
 8005914:	40020410 	.word	0x40020410
 8005918:	40020428 	.word	0x40020428
 800591c:	40020440 	.word	0x40020440
 8005920:	40020458 	.word	0x40020458
 8005924:	40020470 	.word	0x40020470
 8005928:	40020488 	.word	0x40020488
 800592c:	400204a0 	.word	0x400204a0
 8005930:	400204b8 	.word	0x400204b8
      }
    }
    else /* BDMA channel */
    {
      /* Enable Common interrupts */
      MODIFY_REG(((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR, (BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE), (BDMA_CCR_TCIE | BDMA_CCR_TEIE));
 8005934:	68fb      	ldr	r3, [r7, #12]
 8005936:	681b      	ldr	r3, [r3, #0]
 8005938:	681b      	ldr	r3, [r3, #0]
 800593a:	f023 020e 	bic.w	r2, r3, #14
 800593e:	68fb      	ldr	r3, [r7, #12]
 8005940:	681b      	ldr	r3, [r3, #0]
 8005942:	f042 020a 	orr.w	r2, r2, #10
 8005946:	601a      	str	r2, [r3, #0]

      if(hdma->XferHalfCpltCallback != NULL)
 8005948:	68fb      	ldr	r3, [r7, #12]
 800594a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800594c:	2b00      	cmp	r3, #0
 800594e:	d007      	beq.n	8005960 <HAL_DMA_Start_IT+0x260>
      {
        /*Enable Half Transfer IT if corresponding Callback is set */
        ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  |= BDMA_CCR_HTIE;
 8005950:	68fb      	ldr	r3, [r7, #12]
 8005952:	681b      	ldr	r3, [r3, #0]
 8005954:	681a      	ldr	r2, [r3, #0]
 8005956:	68fb      	ldr	r3, [r7, #12]
 8005958:	681b      	ldr	r3, [r3, #0]
 800595a:	f042 0204 	orr.w	r2, r2, #4
 800595e:	601a      	str	r2, [r3, #0]
      }
    }

    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8005960:	68fb      	ldr	r3, [r7, #12]
 8005962:	681b      	ldr	r3, [r3, #0]
 8005964:	4a83      	ldr	r2, [pc, #524]	@ (8005b74 <HAL_DMA_Start_IT+0x474>)
 8005966:	4293      	cmp	r3, r2
 8005968:	d072      	beq.n	8005a50 <HAL_DMA_Start_IT+0x350>
 800596a:	68fb      	ldr	r3, [r7, #12]
 800596c:	681b      	ldr	r3, [r3, #0]
 800596e:	4a82      	ldr	r2, [pc, #520]	@ (8005b78 <HAL_DMA_Start_IT+0x478>)
 8005970:	4293      	cmp	r3, r2
 8005972:	d06d      	beq.n	8005a50 <HAL_DMA_Start_IT+0x350>
 8005974:	68fb      	ldr	r3, [r7, #12]
 8005976:	681b      	ldr	r3, [r3, #0]
 8005978:	4a80      	ldr	r2, [pc, #512]	@ (8005b7c <HAL_DMA_Start_IT+0x47c>)
 800597a:	4293      	cmp	r3, r2
 800597c:	d068      	beq.n	8005a50 <HAL_DMA_Start_IT+0x350>
 800597e:	68fb      	ldr	r3, [r7, #12]
 8005980:	681b      	ldr	r3, [r3, #0]
 8005982:	4a7f      	ldr	r2, [pc, #508]	@ (8005b80 <HAL_DMA_Start_IT+0x480>)
 8005984:	4293      	cmp	r3, r2
 8005986:	d063      	beq.n	8005a50 <HAL_DMA_Start_IT+0x350>
 8005988:	68fb      	ldr	r3, [r7, #12]
 800598a:	681b      	ldr	r3, [r3, #0]
 800598c:	4a7d      	ldr	r2, [pc, #500]	@ (8005b84 <HAL_DMA_Start_IT+0x484>)
 800598e:	4293      	cmp	r3, r2
 8005990:	d05e      	beq.n	8005a50 <HAL_DMA_Start_IT+0x350>
 8005992:	68fb      	ldr	r3, [r7, #12]
 8005994:	681b      	ldr	r3, [r3, #0]
 8005996:	4a7c      	ldr	r2, [pc, #496]	@ (8005b88 <HAL_DMA_Start_IT+0x488>)
 8005998:	4293      	cmp	r3, r2
 800599a:	d059      	beq.n	8005a50 <HAL_DMA_Start_IT+0x350>
 800599c:	68fb      	ldr	r3, [r7, #12]
 800599e:	681b      	ldr	r3, [r3, #0]
 80059a0:	4a7a      	ldr	r2, [pc, #488]	@ (8005b8c <HAL_DMA_Start_IT+0x48c>)
 80059a2:	4293      	cmp	r3, r2
 80059a4:	d054      	beq.n	8005a50 <HAL_DMA_Start_IT+0x350>
 80059a6:	68fb      	ldr	r3, [r7, #12]
 80059a8:	681b      	ldr	r3, [r3, #0]
 80059aa:	4a79      	ldr	r2, [pc, #484]	@ (8005b90 <HAL_DMA_Start_IT+0x490>)
 80059ac:	4293      	cmp	r3, r2
 80059ae:	d04f      	beq.n	8005a50 <HAL_DMA_Start_IT+0x350>
 80059b0:	68fb      	ldr	r3, [r7, #12]
 80059b2:	681b      	ldr	r3, [r3, #0]
 80059b4:	4a77      	ldr	r2, [pc, #476]	@ (8005b94 <HAL_DMA_Start_IT+0x494>)
 80059b6:	4293      	cmp	r3, r2
 80059b8:	d04a      	beq.n	8005a50 <HAL_DMA_Start_IT+0x350>
 80059ba:	68fb      	ldr	r3, [r7, #12]
 80059bc:	681b      	ldr	r3, [r3, #0]
 80059be:	4a76      	ldr	r2, [pc, #472]	@ (8005b98 <HAL_DMA_Start_IT+0x498>)
 80059c0:	4293      	cmp	r3, r2
 80059c2:	d045      	beq.n	8005a50 <HAL_DMA_Start_IT+0x350>
 80059c4:	68fb      	ldr	r3, [r7, #12]
 80059c6:	681b      	ldr	r3, [r3, #0]
 80059c8:	4a74      	ldr	r2, [pc, #464]	@ (8005b9c <HAL_DMA_Start_IT+0x49c>)
 80059ca:	4293      	cmp	r3, r2
 80059cc:	d040      	beq.n	8005a50 <HAL_DMA_Start_IT+0x350>
 80059ce:	68fb      	ldr	r3, [r7, #12]
 80059d0:	681b      	ldr	r3, [r3, #0]
 80059d2:	4a73      	ldr	r2, [pc, #460]	@ (8005ba0 <HAL_DMA_Start_IT+0x4a0>)
 80059d4:	4293      	cmp	r3, r2
 80059d6:	d03b      	beq.n	8005a50 <HAL_DMA_Start_IT+0x350>
 80059d8:	68fb      	ldr	r3, [r7, #12]
 80059da:	681b      	ldr	r3, [r3, #0]
 80059dc:	4a71      	ldr	r2, [pc, #452]	@ (8005ba4 <HAL_DMA_Start_IT+0x4a4>)
 80059de:	4293      	cmp	r3, r2
 80059e0:	d036      	beq.n	8005a50 <HAL_DMA_Start_IT+0x350>
 80059e2:	68fb      	ldr	r3, [r7, #12]
 80059e4:	681b      	ldr	r3, [r3, #0]
 80059e6:	4a70      	ldr	r2, [pc, #448]	@ (8005ba8 <HAL_DMA_Start_IT+0x4a8>)
 80059e8:	4293      	cmp	r3, r2
 80059ea:	d031      	beq.n	8005a50 <HAL_DMA_Start_IT+0x350>
 80059ec:	68fb      	ldr	r3, [r7, #12]
 80059ee:	681b      	ldr	r3, [r3, #0]
 80059f0:	4a6e      	ldr	r2, [pc, #440]	@ (8005bac <HAL_DMA_Start_IT+0x4ac>)
 80059f2:	4293      	cmp	r3, r2
 80059f4:	d02c      	beq.n	8005a50 <HAL_DMA_Start_IT+0x350>
 80059f6:	68fb      	ldr	r3, [r7, #12]
 80059f8:	681b      	ldr	r3, [r3, #0]
 80059fa:	4a6d      	ldr	r2, [pc, #436]	@ (8005bb0 <HAL_DMA_Start_IT+0x4b0>)
 80059fc:	4293      	cmp	r3, r2
 80059fe:	d027      	beq.n	8005a50 <HAL_DMA_Start_IT+0x350>
 8005a00:	68fb      	ldr	r3, [r7, #12]
 8005a02:	681b      	ldr	r3, [r3, #0]
 8005a04:	4a6b      	ldr	r2, [pc, #428]	@ (8005bb4 <HAL_DMA_Start_IT+0x4b4>)
 8005a06:	4293      	cmp	r3, r2
 8005a08:	d022      	beq.n	8005a50 <HAL_DMA_Start_IT+0x350>
 8005a0a:	68fb      	ldr	r3, [r7, #12]
 8005a0c:	681b      	ldr	r3, [r3, #0]
 8005a0e:	4a6a      	ldr	r2, [pc, #424]	@ (8005bb8 <HAL_DMA_Start_IT+0x4b8>)
 8005a10:	4293      	cmp	r3, r2
 8005a12:	d01d      	beq.n	8005a50 <HAL_DMA_Start_IT+0x350>
 8005a14:	68fb      	ldr	r3, [r7, #12]
 8005a16:	681b      	ldr	r3, [r3, #0]
 8005a18:	4a68      	ldr	r2, [pc, #416]	@ (8005bbc <HAL_DMA_Start_IT+0x4bc>)
 8005a1a:	4293      	cmp	r3, r2
 8005a1c:	d018      	beq.n	8005a50 <HAL_DMA_Start_IT+0x350>
 8005a1e:	68fb      	ldr	r3, [r7, #12]
 8005a20:	681b      	ldr	r3, [r3, #0]
 8005a22:	4a67      	ldr	r2, [pc, #412]	@ (8005bc0 <HAL_DMA_Start_IT+0x4c0>)
 8005a24:	4293      	cmp	r3, r2
 8005a26:	d013      	beq.n	8005a50 <HAL_DMA_Start_IT+0x350>
 8005a28:	68fb      	ldr	r3, [r7, #12]
 8005a2a:	681b      	ldr	r3, [r3, #0]
 8005a2c:	4a65      	ldr	r2, [pc, #404]	@ (8005bc4 <HAL_DMA_Start_IT+0x4c4>)
 8005a2e:	4293      	cmp	r3, r2
 8005a30:	d00e      	beq.n	8005a50 <HAL_DMA_Start_IT+0x350>
 8005a32:	68fb      	ldr	r3, [r7, #12]
 8005a34:	681b      	ldr	r3, [r3, #0]
 8005a36:	4a64      	ldr	r2, [pc, #400]	@ (8005bc8 <HAL_DMA_Start_IT+0x4c8>)
 8005a38:	4293      	cmp	r3, r2
 8005a3a:	d009      	beq.n	8005a50 <HAL_DMA_Start_IT+0x350>
 8005a3c:	68fb      	ldr	r3, [r7, #12]
 8005a3e:	681b      	ldr	r3, [r3, #0]
 8005a40:	4a62      	ldr	r2, [pc, #392]	@ (8005bcc <HAL_DMA_Start_IT+0x4cc>)
 8005a42:	4293      	cmp	r3, r2
 8005a44:	d004      	beq.n	8005a50 <HAL_DMA_Start_IT+0x350>
 8005a46:	68fb      	ldr	r3, [r7, #12]
 8005a48:	681b      	ldr	r3, [r3, #0]
 8005a4a:	4a61      	ldr	r2, [pc, #388]	@ (8005bd0 <HAL_DMA_Start_IT+0x4d0>)
 8005a4c:	4293      	cmp	r3, r2
 8005a4e:	d101      	bne.n	8005a54 <HAL_DMA_Start_IT+0x354>
 8005a50:	2301      	movs	r3, #1
 8005a52:	e000      	b.n	8005a56 <HAL_DMA_Start_IT+0x356>
 8005a54:	2300      	movs	r3, #0
 8005a56:	2b00      	cmp	r3, #0
 8005a58:	d01a      	beq.n	8005a90 <HAL_DMA_Start_IT+0x390>
    {
      /* Check if DMAMUX Synchronization is enabled */
      if((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 8005a5a:	68fb      	ldr	r3, [r7, #12]
 8005a5c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005a5e:	681b      	ldr	r3, [r3, #0]
 8005a60:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8005a64:	2b00      	cmp	r3, #0
 8005a66:	d007      	beq.n	8005a78 <HAL_DMA_Start_IT+0x378>
      {
        /* Enable DMAMUX sync overrun IT*/
        hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 8005a68:	68fb      	ldr	r3, [r7, #12]
 8005a6a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005a6c:	681a      	ldr	r2, [r3, #0]
 8005a6e:	68fb      	ldr	r3, [r7, #12]
 8005a70:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005a72:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8005a76:	601a      	str	r2, [r3, #0]
      }

      if(hdma->DMAmuxRequestGen != 0U)
 8005a78:	68fb      	ldr	r3, [r7, #12]
 8005a7a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8005a7c:	2b00      	cmp	r3, #0
 8005a7e:	d007      	beq.n	8005a90 <HAL_DMA_Start_IT+0x390>
      {
        /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
        /* enable the request gen overrun IT */
        hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 8005a80:	68fb      	ldr	r3, [r7, #12]
 8005a82:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8005a84:	681a      	ldr	r2, [r3, #0]
 8005a86:	68fb      	ldr	r3, [r7, #12]
 8005a88:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8005a8a:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8005a8e:	601a      	str	r2, [r3, #0]
      }
    }

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8005a90:	68fb      	ldr	r3, [r7, #12]
 8005a92:	681b      	ldr	r3, [r3, #0]
 8005a94:	4a37      	ldr	r2, [pc, #220]	@ (8005b74 <HAL_DMA_Start_IT+0x474>)
 8005a96:	4293      	cmp	r3, r2
 8005a98:	d04a      	beq.n	8005b30 <HAL_DMA_Start_IT+0x430>
 8005a9a:	68fb      	ldr	r3, [r7, #12]
 8005a9c:	681b      	ldr	r3, [r3, #0]
 8005a9e:	4a36      	ldr	r2, [pc, #216]	@ (8005b78 <HAL_DMA_Start_IT+0x478>)
 8005aa0:	4293      	cmp	r3, r2
 8005aa2:	d045      	beq.n	8005b30 <HAL_DMA_Start_IT+0x430>
 8005aa4:	68fb      	ldr	r3, [r7, #12]
 8005aa6:	681b      	ldr	r3, [r3, #0]
 8005aa8:	4a34      	ldr	r2, [pc, #208]	@ (8005b7c <HAL_DMA_Start_IT+0x47c>)
 8005aaa:	4293      	cmp	r3, r2
 8005aac:	d040      	beq.n	8005b30 <HAL_DMA_Start_IT+0x430>
 8005aae:	68fb      	ldr	r3, [r7, #12]
 8005ab0:	681b      	ldr	r3, [r3, #0]
 8005ab2:	4a33      	ldr	r2, [pc, #204]	@ (8005b80 <HAL_DMA_Start_IT+0x480>)
 8005ab4:	4293      	cmp	r3, r2
 8005ab6:	d03b      	beq.n	8005b30 <HAL_DMA_Start_IT+0x430>
 8005ab8:	68fb      	ldr	r3, [r7, #12]
 8005aba:	681b      	ldr	r3, [r3, #0]
 8005abc:	4a31      	ldr	r2, [pc, #196]	@ (8005b84 <HAL_DMA_Start_IT+0x484>)
 8005abe:	4293      	cmp	r3, r2
 8005ac0:	d036      	beq.n	8005b30 <HAL_DMA_Start_IT+0x430>
 8005ac2:	68fb      	ldr	r3, [r7, #12]
 8005ac4:	681b      	ldr	r3, [r3, #0]
 8005ac6:	4a30      	ldr	r2, [pc, #192]	@ (8005b88 <HAL_DMA_Start_IT+0x488>)
 8005ac8:	4293      	cmp	r3, r2
 8005aca:	d031      	beq.n	8005b30 <HAL_DMA_Start_IT+0x430>
 8005acc:	68fb      	ldr	r3, [r7, #12]
 8005ace:	681b      	ldr	r3, [r3, #0]
 8005ad0:	4a2e      	ldr	r2, [pc, #184]	@ (8005b8c <HAL_DMA_Start_IT+0x48c>)
 8005ad2:	4293      	cmp	r3, r2
 8005ad4:	d02c      	beq.n	8005b30 <HAL_DMA_Start_IT+0x430>
 8005ad6:	68fb      	ldr	r3, [r7, #12]
 8005ad8:	681b      	ldr	r3, [r3, #0]
 8005ada:	4a2d      	ldr	r2, [pc, #180]	@ (8005b90 <HAL_DMA_Start_IT+0x490>)
 8005adc:	4293      	cmp	r3, r2
 8005ade:	d027      	beq.n	8005b30 <HAL_DMA_Start_IT+0x430>
 8005ae0:	68fb      	ldr	r3, [r7, #12]
 8005ae2:	681b      	ldr	r3, [r3, #0]
 8005ae4:	4a2b      	ldr	r2, [pc, #172]	@ (8005b94 <HAL_DMA_Start_IT+0x494>)
 8005ae6:	4293      	cmp	r3, r2
 8005ae8:	d022      	beq.n	8005b30 <HAL_DMA_Start_IT+0x430>
 8005aea:	68fb      	ldr	r3, [r7, #12]
 8005aec:	681b      	ldr	r3, [r3, #0]
 8005aee:	4a2a      	ldr	r2, [pc, #168]	@ (8005b98 <HAL_DMA_Start_IT+0x498>)
 8005af0:	4293      	cmp	r3, r2
 8005af2:	d01d      	beq.n	8005b30 <HAL_DMA_Start_IT+0x430>
 8005af4:	68fb      	ldr	r3, [r7, #12]
 8005af6:	681b      	ldr	r3, [r3, #0]
 8005af8:	4a28      	ldr	r2, [pc, #160]	@ (8005b9c <HAL_DMA_Start_IT+0x49c>)
 8005afa:	4293      	cmp	r3, r2
 8005afc:	d018      	beq.n	8005b30 <HAL_DMA_Start_IT+0x430>
 8005afe:	68fb      	ldr	r3, [r7, #12]
 8005b00:	681b      	ldr	r3, [r3, #0]
 8005b02:	4a27      	ldr	r2, [pc, #156]	@ (8005ba0 <HAL_DMA_Start_IT+0x4a0>)
 8005b04:	4293      	cmp	r3, r2
 8005b06:	d013      	beq.n	8005b30 <HAL_DMA_Start_IT+0x430>
 8005b08:	68fb      	ldr	r3, [r7, #12]
 8005b0a:	681b      	ldr	r3, [r3, #0]
 8005b0c:	4a25      	ldr	r2, [pc, #148]	@ (8005ba4 <HAL_DMA_Start_IT+0x4a4>)
 8005b0e:	4293      	cmp	r3, r2
 8005b10:	d00e      	beq.n	8005b30 <HAL_DMA_Start_IT+0x430>
 8005b12:	68fb      	ldr	r3, [r7, #12]
 8005b14:	681b      	ldr	r3, [r3, #0]
 8005b16:	4a24      	ldr	r2, [pc, #144]	@ (8005ba8 <HAL_DMA_Start_IT+0x4a8>)
 8005b18:	4293      	cmp	r3, r2
 8005b1a:	d009      	beq.n	8005b30 <HAL_DMA_Start_IT+0x430>
 8005b1c:	68fb      	ldr	r3, [r7, #12]
 8005b1e:	681b      	ldr	r3, [r3, #0]
 8005b20:	4a22      	ldr	r2, [pc, #136]	@ (8005bac <HAL_DMA_Start_IT+0x4ac>)
 8005b22:	4293      	cmp	r3, r2
 8005b24:	d004      	beq.n	8005b30 <HAL_DMA_Start_IT+0x430>
 8005b26:	68fb      	ldr	r3, [r7, #12]
 8005b28:	681b      	ldr	r3, [r3, #0]
 8005b2a:	4a21      	ldr	r2, [pc, #132]	@ (8005bb0 <HAL_DMA_Start_IT+0x4b0>)
 8005b2c:	4293      	cmp	r3, r2
 8005b2e:	d108      	bne.n	8005b42 <HAL_DMA_Start_IT+0x442>
 8005b30:	68fb      	ldr	r3, [r7, #12]
 8005b32:	681b      	ldr	r3, [r3, #0]
 8005b34:	681a      	ldr	r2, [r3, #0]
 8005b36:	68fb      	ldr	r3, [r7, #12]
 8005b38:	681b      	ldr	r3, [r3, #0]
 8005b3a:	f042 0201 	orr.w	r2, r2, #1
 8005b3e:	601a      	str	r2, [r3, #0]
 8005b40:	e012      	b.n	8005b68 <HAL_DMA_Start_IT+0x468>
 8005b42:	68fb      	ldr	r3, [r7, #12]
 8005b44:	681b      	ldr	r3, [r3, #0]
 8005b46:	681a      	ldr	r2, [r3, #0]
 8005b48:	68fb      	ldr	r3, [r7, #12]
 8005b4a:	681b      	ldr	r3, [r3, #0]
 8005b4c:	f042 0201 	orr.w	r2, r2, #1
 8005b50:	601a      	str	r2, [r3, #0]
 8005b52:	e009      	b.n	8005b68 <HAL_DMA_Start_IT+0x468>
  }
  else
  {
    /* Set the error code to busy */
    hdma->ErrorCode = HAL_DMA_ERROR_BUSY;
 8005b54:	68fb      	ldr	r3, [r7, #12]
 8005b56:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8005b5a:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Process unlocked */
    __HAL_UNLOCK(hdma);
 8005b5c:	68fb      	ldr	r3, [r7, #12]
 8005b5e:	2200      	movs	r2, #0
 8005b60:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    /* Return error status */
    status = HAL_ERROR;
 8005b64:	2301      	movs	r3, #1
 8005b66:	75fb      	strb	r3, [r7, #23]
  }

  return status;
 8005b68:	7dfb      	ldrb	r3, [r7, #23]
}
 8005b6a:	4618      	mov	r0, r3
 8005b6c:	3718      	adds	r7, #24
 8005b6e:	46bd      	mov	sp, r7
 8005b70:	bd80      	pop	{r7, pc}
 8005b72:	bf00      	nop
 8005b74:	40020010 	.word	0x40020010
 8005b78:	40020028 	.word	0x40020028
 8005b7c:	40020040 	.word	0x40020040
 8005b80:	40020058 	.word	0x40020058
 8005b84:	40020070 	.word	0x40020070
 8005b88:	40020088 	.word	0x40020088
 8005b8c:	400200a0 	.word	0x400200a0
 8005b90:	400200b8 	.word	0x400200b8
 8005b94:	40020410 	.word	0x40020410
 8005b98:	40020428 	.word	0x40020428
 8005b9c:	40020440 	.word	0x40020440
 8005ba0:	40020458 	.word	0x40020458
 8005ba4:	40020470 	.word	0x40020470
 8005ba8:	40020488 	.word	0x40020488
 8005bac:	400204a0 	.word	0x400204a0
 8005bb0:	400204b8 	.word	0x400204b8
 8005bb4:	58025408 	.word	0x58025408
 8005bb8:	5802541c 	.word	0x5802541c
 8005bbc:	58025430 	.word	0x58025430
 8005bc0:	58025444 	.word	0x58025444
 8005bc4:	58025458 	.word	0x58025458
 8005bc8:	5802546c 	.word	0x5802546c
 8005bcc:	58025480 	.word	0x58025480
 8005bd0:	58025494 	.word	0x58025494

08005bd4 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8005bd4:	b580      	push	{r7, lr}
 8005bd6:	b086      	sub	sp, #24
 8005bd8:	af00      	add	r7, sp, #0
 8005bda:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs_dma;
  BDMA_Base_Registers *regs_bdma;
  const __IO uint32_t *enableRegister;

  uint32_t tickstart = HAL_GetTick();
 8005bdc:	f7fd f9d0 	bl	8002f80 <HAL_GetTick>
 8005be0:	6138      	str	r0, [r7, #16]

 /* Check the DMA peripheral handle */
  if(hdma == NULL)
 8005be2:	687b      	ldr	r3, [r7, #4]
 8005be4:	2b00      	cmp	r3, #0
 8005be6:	d101      	bne.n	8005bec <HAL_DMA_Abort+0x18>
  {
    return HAL_ERROR;
 8005be8:	2301      	movs	r3, #1
 8005bea:	e2dc      	b.n	80061a6 <HAL_DMA_Abort+0x5d2>
  }

  /* Check the DMA peripheral state */
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8005bec:	687b      	ldr	r3, [r7, #4]
 8005bee:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8005bf2:	b2db      	uxtb	r3, r3
 8005bf4:	2b02      	cmp	r3, #2
 8005bf6:	d008      	beq.n	8005c0a <HAL_DMA_Abort+0x36>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8005bf8:	687b      	ldr	r3, [r7, #4]
 8005bfa:	2280      	movs	r2, #128	@ 0x80
 8005bfc:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8005bfe:	687b      	ldr	r3, [r7, #4]
 8005c00:	2200      	movs	r2, #0
 8005c02:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    return HAL_ERROR;
 8005c06:	2301      	movs	r3, #1
 8005c08:	e2cd      	b.n	80061a6 <HAL_DMA_Abort+0x5d2>
  }
  else
  {
    /* Disable all the transfer interrupts */
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8005c0a:	687b      	ldr	r3, [r7, #4]
 8005c0c:	681b      	ldr	r3, [r3, #0]
 8005c0e:	4a76      	ldr	r2, [pc, #472]	@ (8005de8 <HAL_DMA_Abort+0x214>)
 8005c10:	4293      	cmp	r3, r2
 8005c12:	d04a      	beq.n	8005caa <HAL_DMA_Abort+0xd6>
 8005c14:	687b      	ldr	r3, [r7, #4]
 8005c16:	681b      	ldr	r3, [r3, #0]
 8005c18:	4a74      	ldr	r2, [pc, #464]	@ (8005dec <HAL_DMA_Abort+0x218>)
 8005c1a:	4293      	cmp	r3, r2
 8005c1c:	d045      	beq.n	8005caa <HAL_DMA_Abort+0xd6>
 8005c1e:	687b      	ldr	r3, [r7, #4]
 8005c20:	681b      	ldr	r3, [r3, #0]
 8005c22:	4a73      	ldr	r2, [pc, #460]	@ (8005df0 <HAL_DMA_Abort+0x21c>)
 8005c24:	4293      	cmp	r3, r2
 8005c26:	d040      	beq.n	8005caa <HAL_DMA_Abort+0xd6>
 8005c28:	687b      	ldr	r3, [r7, #4]
 8005c2a:	681b      	ldr	r3, [r3, #0]
 8005c2c:	4a71      	ldr	r2, [pc, #452]	@ (8005df4 <HAL_DMA_Abort+0x220>)
 8005c2e:	4293      	cmp	r3, r2
 8005c30:	d03b      	beq.n	8005caa <HAL_DMA_Abort+0xd6>
 8005c32:	687b      	ldr	r3, [r7, #4]
 8005c34:	681b      	ldr	r3, [r3, #0]
 8005c36:	4a70      	ldr	r2, [pc, #448]	@ (8005df8 <HAL_DMA_Abort+0x224>)
 8005c38:	4293      	cmp	r3, r2
 8005c3a:	d036      	beq.n	8005caa <HAL_DMA_Abort+0xd6>
 8005c3c:	687b      	ldr	r3, [r7, #4]
 8005c3e:	681b      	ldr	r3, [r3, #0]
 8005c40:	4a6e      	ldr	r2, [pc, #440]	@ (8005dfc <HAL_DMA_Abort+0x228>)
 8005c42:	4293      	cmp	r3, r2
 8005c44:	d031      	beq.n	8005caa <HAL_DMA_Abort+0xd6>
 8005c46:	687b      	ldr	r3, [r7, #4]
 8005c48:	681b      	ldr	r3, [r3, #0]
 8005c4a:	4a6d      	ldr	r2, [pc, #436]	@ (8005e00 <HAL_DMA_Abort+0x22c>)
 8005c4c:	4293      	cmp	r3, r2
 8005c4e:	d02c      	beq.n	8005caa <HAL_DMA_Abort+0xd6>
 8005c50:	687b      	ldr	r3, [r7, #4]
 8005c52:	681b      	ldr	r3, [r3, #0]
 8005c54:	4a6b      	ldr	r2, [pc, #428]	@ (8005e04 <HAL_DMA_Abort+0x230>)
 8005c56:	4293      	cmp	r3, r2
 8005c58:	d027      	beq.n	8005caa <HAL_DMA_Abort+0xd6>
 8005c5a:	687b      	ldr	r3, [r7, #4]
 8005c5c:	681b      	ldr	r3, [r3, #0]
 8005c5e:	4a6a      	ldr	r2, [pc, #424]	@ (8005e08 <HAL_DMA_Abort+0x234>)
 8005c60:	4293      	cmp	r3, r2
 8005c62:	d022      	beq.n	8005caa <HAL_DMA_Abort+0xd6>
 8005c64:	687b      	ldr	r3, [r7, #4]
 8005c66:	681b      	ldr	r3, [r3, #0]
 8005c68:	4a68      	ldr	r2, [pc, #416]	@ (8005e0c <HAL_DMA_Abort+0x238>)
 8005c6a:	4293      	cmp	r3, r2
 8005c6c:	d01d      	beq.n	8005caa <HAL_DMA_Abort+0xd6>
 8005c6e:	687b      	ldr	r3, [r7, #4]
 8005c70:	681b      	ldr	r3, [r3, #0]
 8005c72:	4a67      	ldr	r2, [pc, #412]	@ (8005e10 <HAL_DMA_Abort+0x23c>)
 8005c74:	4293      	cmp	r3, r2
 8005c76:	d018      	beq.n	8005caa <HAL_DMA_Abort+0xd6>
 8005c78:	687b      	ldr	r3, [r7, #4]
 8005c7a:	681b      	ldr	r3, [r3, #0]
 8005c7c:	4a65      	ldr	r2, [pc, #404]	@ (8005e14 <HAL_DMA_Abort+0x240>)
 8005c7e:	4293      	cmp	r3, r2
 8005c80:	d013      	beq.n	8005caa <HAL_DMA_Abort+0xd6>
 8005c82:	687b      	ldr	r3, [r7, #4]
 8005c84:	681b      	ldr	r3, [r3, #0]
 8005c86:	4a64      	ldr	r2, [pc, #400]	@ (8005e18 <HAL_DMA_Abort+0x244>)
 8005c88:	4293      	cmp	r3, r2
 8005c8a:	d00e      	beq.n	8005caa <HAL_DMA_Abort+0xd6>
 8005c8c:	687b      	ldr	r3, [r7, #4]
 8005c8e:	681b      	ldr	r3, [r3, #0]
 8005c90:	4a62      	ldr	r2, [pc, #392]	@ (8005e1c <HAL_DMA_Abort+0x248>)
 8005c92:	4293      	cmp	r3, r2
 8005c94:	d009      	beq.n	8005caa <HAL_DMA_Abort+0xd6>
 8005c96:	687b      	ldr	r3, [r7, #4]
 8005c98:	681b      	ldr	r3, [r3, #0]
 8005c9a:	4a61      	ldr	r2, [pc, #388]	@ (8005e20 <HAL_DMA_Abort+0x24c>)
 8005c9c:	4293      	cmp	r3, r2
 8005c9e:	d004      	beq.n	8005caa <HAL_DMA_Abort+0xd6>
 8005ca0:	687b      	ldr	r3, [r7, #4]
 8005ca2:	681b      	ldr	r3, [r3, #0]
 8005ca4:	4a5f      	ldr	r2, [pc, #380]	@ (8005e24 <HAL_DMA_Abort+0x250>)
 8005ca6:	4293      	cmp	r3, r2
 8005ca8:	d101      	bne.n	8005cae <HAL_DMA_Abort+0xda>
 8005caa:	2301      	movs	r3, #1
 8005cac:	e000      	b.n	8005cb0 <HAL_DMA_Abort+0xdc>
 8005cae:	2300      	movs	r3, #0
 8005cb0:	2b00      	cmp	r3, #0
 8005cb2:	d013      	beq.n	8005cdc <HAL_DMA_Abort+0x108>
    {
       /* Disable DMA All Interrupts  */
      ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME | DMA_IT_HT);
 8005cb4:	687b      	ldr	r3, [r7, #4]
 8005cb6:	681b      	ldr	r3, [r3, #0]
 8005cb8:	681a      	ldr	r2, [r3, #0]
 8005cba:	687b      	ldr	r3, [r7, #4]
 8005cbc:	681b      	ldr	r3, [r3, #0]
 8005cbe:	f022 021e 	bic.w	r2, r2, #30
 8005cc2:	601a      	str	r2, [r3, #0]
      ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR &= ~(DMA_IT_FE);
 8005cc4:	687b      	ldr	r3, [r7, #4]
 8005cc6:	681b      	ldr	r3, [r3, #0]
 8005cc8:	695a      	ldr	r2, [r3, #20]
 8005cca:	687b      	ldr	r3, [r7, #4]
 8005ccc:	681b      	ldr	r3, [r3, #0]
 8005cce:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8005cd2:	615a      	str	r2, [r3, #20]

      enableRegister = (__IO uint32_t *)(&(((DMA_Stream_TypeDef   *)hdma->Instance)->CR));
 8005cd4:	687b      	ldr	r3, [r7, #4]
 8005cd6:	681b      	ldr	r3, [r3, #0]
 8005cd8:	617b      	str	r3, [r7, #20]
 8005cda:	e00a      	b.n	8005cf2 <HAL_DMA_Abort+0x11e>
    }
    else /* BDMA channel */
    {
      /* Disable DMA All Interrupts */
      ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  &= ~(BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE);
 8005cdc:	687b      	ldr	r3, [r7, #4]
 8005cde:	681b      	ldr	r3, [r3, #0]
 8005ce0:	681a      	ldr	r2, [r3, #0]
 8005ce2:	687b      	ldr	r3, [r7, #4]
 8005ce4:	681b      	ldr	r3, [r3, #0]
 8005ce6:	f022 020e 	bic.w	r2, r2, #14
 8005cea:	601a      	str	r2, [r3, #0]

      enableRegister = (__IO uint32_t *)(&(((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR));
 8005cec:	687b      	ldr	r3, [r7, #4]
 8005cee:	681b      	ldr	r3, [r3, #0]
 8005cf0:	617b      	str	r3, [r7, #20]
    }

    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8005cf2:	687b      	ldr	r3, [r7, #4]
 8005cf4:	681b      	ldr	r3, [r3, #0]
 8005cf6:	4a3c      	ldr	r2, [pc, #240]	@ (8005de8 <HAL_DMA_Abort+0x214>)
 8005cf8:	4293      	cmp	r3, r2
 8005cfa:	d072      	beq.n	8005de2 <HAL_DMA_Abort+0x20e>
 8005cfc:	687b      	ldr	r3, [r7, #4]
 8005cfe:	681b      	ldr	r3, [r3, #0]
 8005d00:	4a3a      	ldr	r2, [pc, #232]	@ (8005dec <HAL_DMA_Abort+0x218>)
 8005d02:	4293      	cmp	r3, r2
 8005d04:	d06d      	beq.n	8005de2 <HAL_DMA_Abort+0x20e>
 8005d06:	687b      	ldr	r3, [r7, #4]
 8005d08:	681b      	ldr	r3, [r3, #0]
 8005d0a:	4a39      	ldr	r2, [pc, #228]	@ (8005df0 <HAL_DMA_Abort+0x21c>)
 8005d0c:	4293      	cmp	r3, r2
 8005d0e:	d068      	beq.n	8005de2 <HAL_DMA_Abort+0x20e>
 8005d10:	687b      	ldr	r3, [r7, #4]
 8005d12:	681b      	ldr	r3, [r3, #0]
 8005d14:	4a37      	ldr	r2, [pc, #220]	@ (8005df4 <HAL_DMA_Abort+0x220>)
 8005d16:	4293      	cmp	r3, r2
 8005d18:	d063      	beq.n	8005de2 <HAL_DMA_Abort+0x20e>
 8005d1a:	687b      	ldr	r3, [r7, #4]
 8005d1c:	681b      	ldr	r3, [r3, #0]
 8005d1e:	4a36      	ldr	r2, [pc, #216]	@ (8005df8 <HAL_DMA_Abort+0x224>)
 8005d20:	4293      	cmp	r3, r2
 8005d22:	d05e      	beq.n	8005de2 <HAL_DMA_Abort+0x20e>
 8005d24:	687b      	ldr	r3, [r7, #4]
 8005d26:	681b      	ldr	r3, [r3, #0]
 8005d28:	4a34      	ldr	r2, [pc, #208]	@ (8005dfc <HAL_DMA_Abort+0x228>)
 8005d2a:	4293      	cmp	r3, r2
 8005d2c:	d059      	beq.n	8005de2 <HAL_DMA_Abort+0x20e>
 8005d2e:	687b      	ldr	r3, [r7, #4]
 8005d30:	681b      	ldr	r3, [r3, #0]
 8005d32:	4a33      	ldr	r2, [pc, #204]	@ (8005e00 <HAL_DMA_Abort+0x22c>)
 8005d34:	4293      	cmp	r3, r2
 8005d36:	d054      	beq.n	8005de2 <HAL_DMA_Abort+0x20e>
 8005d38:	687b      	ldr	r3, [r7, #4]
 8005d3a:	681b      	ldr	r3, [r3, #0]
 8005d3c:	4a31      	ldr	r2, [pc, #196]	@ (8005e04 <HAL_DMA_Abort+0x230>)
 8005d3e:	4293      	cmp	r3, r2
 8005d40:	d04f      	beq.n	8005de2 <HAL_DMA_Abort+0x20e>
 8005d42:	687b      	ldr	r3, [r7, #4]
 8005d44:	681b      	ldr	r3, [r3, #0]
 8005d46:	4a30      	ldr	r2, [pc, #192]	@ (8005e08 <HAL_DMA_Abort+0x234>)
 8005d48:	4293      	cmp	r3, r2
 8005d4a:	d04a      	beq.n	8005de2 <HAL_DMA_Abort+0x20e>
 8005d4c:	687b      	ldr	r3, [r7, #4]
 8005d4e:	681b      	ldr	r3, [r3, #0]
 8005d50:	4a2e      	ldr	r2, [pc, #184]	@ (8005e0c <HAL_DMA_Abort+0x238>)
 8005d52:	4293      	cmp	r3, r2
 8005d54:	d045      	beq.n	8005de2 <HAL_DMA_Abort+0x20e>
 8005d56:	687b      	ldr	r3, [r7, #4]
 8005d58:	681b      	ldr	r3, [r3, #0]
 8005d5a:	4a2d      	ldr	r2, [pc, #180]	@ (8005e10 <HAL_DMA_Abort+0x23c>)
 8005d5c:	4293      	cmp	r3, r2
 8005d5e:	d040      	beq.n	8005de2 <HAL_DMA_Abort+0x20e>
 8005d60:	687b      	ldr	r3, [r7, #4]
 8005d62:	681b      	ldr	r3, [r3, #0]
 8005d64:	4a2b      	ldr	r2, [pc, #172]	@ (8005e14 <HAL_DMA_Abort+0x240>)
 8005d66:	4293      	cmp	r3, r2
 8005d68:	d03b      	beq.n	8005de2 <HAL_DMA_Abort+0x20e>
 8005d6a:	687b      	ldr	r3, [r7, #4]
 8005d6c:	681b      	ldr	r3, [r3, #0]
 8005d6e:	4a2a      	ldr	r2, [pc, #168]	@ (8005e18 <HAL_DMA_Abort+0x244>)
 8005d70:	4293      	cmp	r3, r2
 8005d72:	d036      	beq.n	8005de2 <HAL_DMA_Abort+0x20e>
 8005d74:	687b      	ldr	r3, [r7, #4]
 8005d76:	681b      	ldr	r3, [r3, #0]
 8005d78:	4a28      	ldr	r2, [pc, #160]	@ (8005e1c <HAL_DMA_Abort+0x248>)
 8005d7a:	4293      	cmp	r3, r2
 8005d7c:	d031      	beq.n	8005de2 <HAL_DMA_Abort+0x20e>
 8005d7e:	687b      	ldr	r3, [r7, #4]
 8005d80:	681b      	ldr	r3, [r3, #0]
 8005d82:	4a27      	ldr	r2, [pc, #156]	@ (8005e20 <HAL_DMA_Abort+0x24c>)
 8005d84:	4293      	cmp	r3, r2
 8005d86:	d02c      	beq.n	8005de2 <HAL_DMA_Abort+0x20e>
 8005d88:	687b      	ldr	r3, [r7, #4]
 8005d8a:	681b      	ldr	r3, [r3, #0]
 8005d8c:	4a25      	ldr	r2, [pc, #148]	@ (8005e24 <HAL_DMA_Abort+0x250>)
 8005d8e:	4293      	cmp	r3, r2
 8005d90:	d027      	beq.n	8005de2 <HAL_DMA_Abort+0x20e>
 8005d92:	687b      	ldr	r3, [r7, #4]
 8005d94:	681b      	ldr	r3, [r3, #0]
 8005d96:	4a24      	ldr	r2, [pc, #144]	@ (8005e28 <HAL_DMA_Abort+0x254>)
 8005d98:	4293      	cmp	r3, r2
 8005d9a:	d022      	beq.n	8005de2 <HAL_DMA_Abort+0x20e>
 8005d9c:	687b      	ldr	r3, [r7, #4]
 8005d9e:	681b      	ldr	r3, [r3, #0]
 8005da0:	4a22      	ldr	r2, [pc, #136]	@ (8005e2c <HAL_DMA_Abort+0x258>)
 8005da2:	4293      	cmp	r3, r2
 8005da4:	d01d      	beq.n	8005de2 <HAL_DMA_Abort+0x20e>
 8005da6:	687b      	ldr	r3, [r7, #4]
 8005da8:	681b      	ldr	r3, [r3, #0]
 8005daa:	4a21      	ldr	r2, [pc, #132]	@ (8005e30 <HAL_DMA_Abort+0x25c>)
 8005dac:	4293      	cmp	r3, r2
 8005dae:	d018      	beq.n	8005de2 <HAL_DMA_Abort+0x20e>
 8005db0:	687b      	ldr	r3, [r7, #4]
 8005db2:	681b      	ldr	r3, [r3, #0]
 8005db4:	4a1f      	ldr	r2, [pc, #124]	@ (8005e34 <HAL_DMA_Abort+0x260>)
 8005db6:	4293      	cmp	r3, r2
 8005db8:	d013      	beq.n	8005de2 <HAL_DMA_Abort+0x20e>
 8005dba:	687b      	ldr	r3, [r7, #4]
 8005dbc:	681b      	ldr	r3, [r3, #0]
 8005dbe:	4a1e      	ldr	r2, [pc, #120]	@ (8005e38 <HAL_DMA_Abort+0x264>)
 8005dc0:	4293      	cmp	r3, r2
 8005dc2:	d00e      	beq.n	8005de2 <HAL_DMA_Abort+0x20e>
 8005dc4:	687b      	ldr	r3, [r7, #4]
 8005dc6:	681b      	ldr	r3, [r3, #0]
 8005dc8:	4a1c      	ldr	r2, [pc, #112]	@ (8005e3c <HAL_DMA_Abort+0x268>)
 8005dca:	4293      	cmp	r3, r2
 8005dcc:	d009      	beq.n	8005de2 <HAL_DMA_Abort+0x20e>
 8005dce:	687b      	ldr	r3, [r7, #4]
 8005dd0:	681b      	ldr	r3, [r3, #0]
 8005dd2:	4a1b      	ldr	r2, [pc, #108]	@ (8005e40 <HAL_DMA_Abort+0x26c>)
 8005dd4:	4293      	cmp	r3, r2
 8005dd6:	d004      	beq.n	8005de2 <HAL_DMA_Abort+0x20e>
 8005dd8:	687b      	ldr	r3, [r7, #4]
 8005dda:	681b      	ldr	r3, [r3, #0]
 8005ddc:	4a19      	ldr	r2, [pc, #100]	@ (8005e44 <HAL_DMA_Abort+0x270>)
 8005dde:	4293      	cmp	r3, r2
 8005de0:	d132      	bne.n	8005e48 <HAL_DMA_Abort+0x274>
 8005de2:	2301      	movs	r3, #1
 8005de4:	e031      	b.n	8005e4a <HAL_DMA_Abort+0x276>
 8005de6:	bf00      	nop
 8005de8:	40020010 	.word	0x40020010
 8005dec:	40020028 	.word	0x40020028
 8005df0:	40020040 	.word	0x40020040
 8005df4:	40020058 	.word	0x40020058
 8005df8:	40020070 	.word	0x40020070
 8005dfc:	40020088 	.word	0x40020088
 8005e00:	400200a0 	.word	0x400200a0
 8005e04:	400200b8 	.word	0x400200b8
 8005e08:	40020410 	.word	0x40020410
 8005e0c:	40020428 	.word	0x40020428
 8005e10:	40020440 	.word	0x40020440
 8005e14:	40020458 	.word	0x40020458
 8005e18:	40020470 	.word	0x40020470
 8005e1c:	40020488 	.word	0x40020488
 8005e20:	400204a0 	.word	0x400204a0
 8005e24:	400204b8 	.word	0x400204b8
 8005e28:	58025408 	.word	0x58025408
 8005e2c:	5802541c 	.word	0x5802541c
 8005e30:	58025430 	.word	0x58025430
 8005e34:	58025444 	.word	0x58025444
 8005e38:	58025458 	.word	0x58025458
 8005e3c:	5802546c 	.word	0x5802546c
 8005e40:	58025480 	.word	0x58025480
 8005e44:	58025494 	.word	0x58025494
 8005e48:	2300      	movs	r3, #0
 8005e4a:	2b00      	cmp	r3, #0
 8005e4c:	d007      	beq.n	8005e5e <HAL_DMA_Abort+0x28a>
    {
      /* disable the DMAMUX sync overrun IT */
      hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8005e4e:	687b      	ldr	r3, [r7, #4]
 8005e50:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005e52:	681a      	ldr	r2, [r3, #0]
 8005e54:	687b      	ldr	r3, [r7, #4]
 8005e56:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005e58:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8005e5c:	601a      	str	r2, [r3, #0]
    }

    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8005e5e:	687b      	ldr	r3, [r7, #4]
 8005e60:	681b      	ldr	r3, [r3, #0]
 8005e62:	4a6d      	ldr	r2, [pc, #436]	@ (8006018 <HAL_DMA_Abort+0x444>)
 8005e64:	4293      	cmp	r3, r2
 8005e66:	d04a      	beq.n	8005efe <HAL_DMA_Abort+0x32a>
 8005e68:	687b      	ldr	r3, [r7, #4]
 8005e6a:	681b      	ldr	r3, [r3, #0]
 8005e6c:	4a6b      	ldr	r2, [pc, #428]	@ (800601c <HAL_DMA_Abort+0x448>)
 8005e6e:	4293      	cmp	r3, r2
 8005e70:	d045      	beq.n	8005efe <HAL_DMA_Abort+0x32a>
 8005e72:	687b      	ldr	r3, [r7, #4]
 8005e74:	681b      	ldr	r3, [r3, #0]
 8005e76:	4a6a      	ldr	r2, [pc, #424]	@ (8006020 <HAL_DMA_Abort+0x44c>)
 8005e78:	4293      	cmp	r3, r2
 8005e7a:	d040      	beq.n	8005efe <HAL_DMA_Abort+0x32a>
 8005e7c:	687b      	ldr	r3, [r7, #4]
 8005e7e:	681b      	ldr	r3, [r3, #0]
 8005e80:	4a68      	ldr	r2, [pc, #416]	@ (8006024 <HAL_DMA_Abort+0x450>)
 8005e82:	4293      	cmp	r3, r2
 8005e84:	d03b      	beq.n	8005efe <HAL_DMA_Abort+0x32a>
 8005e86:	687b      	ldr	r3, [r7, #4]
 8005e88:	681b      	ldr	r3, [r3, #0]
 8005e8a:	4a67      	ldr	r2, [pc, #412]	@ (8006028 <HAL_DMA_Abort+0x454>)
 8005e8c:	4293      	cmp	r3, r2
 8005e8e:	d036      	beq.n	8005efe <HAL_DMA_Abort+0x32a>
 8005e90:	687b      	ldr	r3, [r7, #4]
 8005e92:	681b      	ldr	r3, [r3, #0]
 8005e94:	4a65      	ldr	r2, [pc, #404]	@ (800602c <HAL_DMA_Abort+0x458>)
 8005e96:	4293      	cmp	r3, r2
 8005e98:	d031      	beq.n	8005efe <HAL_DMA_Abort+0x32a>
 8005e9a:	687b      	ldr	r3, [r7, #4]
 8005e9c:	681b      	ldr	r3, [r3, #0]
 8005e9e:	4a64      	ldr	r2, [pc, #400]	@ (8006030 <HAL_DMA_Abort+0x45c>)
 8005ea0:	4293      	cmp	r3, r2
 8005ea2:	d02c      	beq.n	8005efe <HAL_DMA_Abort+0x32a>
 8005ea4:	687b      	ldr	r3, [r7, #4]
 8005ea6:	681b      	ldr	r3, [r3, #0]
 8005ea8:	4a62      	ldr	r2, [pc, #392]	@ (8006034 <HAL_DMA_Abort+0x460>)
 8005eaa:	4293      	cmp	r3, r2
 8005eac:	d027      	beq.n	8005efe <HAL_DMA_Abort+0x32a>
 8005eae:	687b      	ldr	r3, [r7, #4]
 8005eb0:	681b      	ldr	r3, [r3, #0]
 8005eb2:	4a61      	ldr	r2, [pc, #388]	@ (8006038 <HAL_DMA_Abort+0x464>)
 8005eb4:	4293      	cmp	r3, r2
 8005eb6:	d022      	beq.n	8005efe <HAL_DMA_Abort+0x32a>
 8005eb8:	687b      	ldr	r3, [r7, #4]
 8005eba:	681b      	ldr	r3, [r3, #0]
 8005ebc:	4a5f      	ldr	r2, [pc, #380]	@ (800603c <HAL_DMA_Abort+0x468>)
 8005ebe:	4293      	cmp	r3, r2
 8005ec0:	d01d      	beq.n	8005efe <HAL_DMA_Abort+0x32a>
 8005ec2:	687b      	ldr	r3, [r7, #4]
 8005ec4:	681b      	ldr	r3, [r3, #0]
 8005ec6:	4a5e      	ldr	r2, [pc, #376]	@ (8006040 <HAL_DMA_Abort+0x46c>)
 8005ec8:	4293      	cmp	r3, r2
 8005eca:	d018      	beq.n	8005efe <HAL_DMA_Abort+0x32a>
 8005ecc:	687b      	ldr	r3, [r7, #4]
 8005ece:	681b      	ldr	r3, [r3, #0]
 8005ed0:	4a5c      	ldr	r2, [pc, #368]	@ (8006044 <HAL_DMA_Abort+0x470>)
 8005ed2:	4293      	cmp	r3, r2
 8005ed4:	d013      	beq.n	8005efe <HAL_DMA_Abort+0x32a>
 8005ed6:	687b      	ldr	r3, [r7, #4]
 8005ed8:	681b      	ldr	r3, [r3, #0]
 8005eda:	4a5b      	ldr	r2, [pc, #364]	@ (8006048 <HAL_DMA_Abort+0x474>)
 8005edc:	4293      	cmp	r3, r2
 8005ede:	d00e      	beq.n	8005efe <HAL_DMA_Abort+0x32a>
 8005ee0:	687b      	ldr	r3, [r7, #4]
 8005ee2:	681b      	ldr	r3, [r3, #0]
 8005ee4:	4a59      	ldr	r2, [pc, #356]	@ (800604c <HAL_DMA_Abort+0x478>)
 8005ee6:	4293      	cmp	r3, r2
 8005ee8:	d009      	beq.n	8005efe <HAL_DMA_Abort+0x32a>
 8005eea:	687b      	ldr	r3, [r7, #4]
 8005eec:	681b      	ldr	r3, [r3, #0]
 8005eee:	4a58      	ldr	r2, [pc, #352]	@ (8006050 <HAL_DMA_Abort+0x47c>)
 8005ef0:	4293      	cmp	r3, r2
 8005ef2:	d004      	beq.n	8005efe <HAL_DMA_Abort+0x32a>
 8005ef4:	687b      	ldr	r3, [r7, #4]
 8005ef6:	681b      	ldr	r3, [r3, #0]
 8005ef8:	4a56      	ldr	r2, [pc, #344]	@ (8006054 <HAL_DMA_Abort+0x480>)
 8005efa:	4293      	cmp	r3, r2
 8005efc:	d108      	bne.n	8005f10 <HAL_DMA_Abort+0x33c>
 8005efe:	687b      	ldr	r3, [r7, #4]
 8005f00:	681b      	ldr	r3, [r3, #0]
 8005f02:	681a      	ldr	r2, [r3, #0]
 8005f04:	687b      	ldr	r3, [r7, #4]
 8005f06:	681b      	ldr	r3, [r3, #0]
 8005f08:	f022 0201 	bic.w	r2, r2, #1
 8005f0c:	601a      	str	r2, [r3, #0]
 8005f0e:	e007      	b.n	8005f20 <HAL_DMA_Abort+0x34c>
 8005f10:	687b      	ldr	r3, [r7, #4]
 8005f12:	681b      	ldr	r3, [r3, #0]
 8005f14:	681a      	ldr	r2, [r3, #0]
 8005f16:	687b      	ldr	r3, [r7, #4]
 8005f18:	681b      	ldr	r3, [r3, #0]
 8005f1a:	f022 0201 	bic.w	r2, r2, #1
 8005f1e:	601a      	str	r2, [r3, #0]

    /* Check if the DMA Stream is effectively disabled */
    while(((*enableRegister) & DMA_SxCR_EN) != 0U)
 8005f20:	e013      	b.n	8005f4a <HAL_DMA_Abort+0x376>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8005f22:	f7fd f82d 	bl	8002f80 <HAL_GetTick>
 8005f26:	4602      	mov	r2, r0
 8005f28:	693b      	ldr	r3, [r7, #16]
 8005f2a:	1ad3      	subs	r3, r2, r3
 8005f2c:	2b05      	cmp	r3, #5
 8005f2e:	d90c      	bls.n	8005f4a <HAL_DMA_Abort+0x376>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8005f30:	687b      	ldr	r3, [r7, #4]
 8005f32:	2220      	movs	r2, #32
 8005f34:	655a      	str	r2, [r3, #84]	@ 0x54

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_ERROR;
 8005f36:	687b      	ldr	r3, [r7, #4]
 8005f38:	2203      	movs	r2, #3
 8005f3a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8005f3e:	687b      	ldr	r3, [r7, #4]
 8005f40:	2200      	movs	r2, #0
 8005f42:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        return HAL_ERROR;
 8005f46:	2301      	movs	r3, #1
 8005f48:	e12d      	b.n	80061a6 <HAL_DMA_Abort+0x5d2>
    while(((*enableRegister) & DMA_SxCR_EN) != 0U)
 8005f4a:	697b      	ldr	r3, [r7, #20]
 8005f4c:	681b      	ldr	r3, [r3, #0]
 8005f4e:	f003 0301 	and.w	r3, r3, #1
 8005f52:	2b00      	cmp	r3, #0
 8005f54:	d1e5      	bne.n	8005f22 <HAL_DMA_Abort+0x34e>
      }
    }

    /* Clear all interrupt flags at correct offset within the register */
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8005f56:	687b      	ldr	r3, [r7, #4]
 8005f58:	681b      	ldr	r3, [r3, #0]
 8005f5a:	4a2f      	ldr	r2, [pc, #188]	@ (8006018 <HAL_DMA_Abort+0x444>)
 8005f5c:	4293      	cmp	r3, r2
 8005f5e:	d04a      	beq.n	8005ff6 <HAL_DMA_Abort+0x422>
 8005f60:	687b      	ldr	r3, [r7, #4]
 8005f62:	681b      	ldr	r3, [r3, #0]
 8005f64:	4a2d      	ldr	r2, [pc, #180]	@ (800601c <HAL_DMA_Abort+0x448>)
 8005f66:	4293      	cmp	r3, r2
 8005f68:	d045      	beq.n	8005ff6 <HAL_DMA_Abort+0x422>
 8005f6a:	687b      	ldr	r3, [r7, #4]
 8005f6c:	681b      	ldr	r3, [r3, #0]
 8005f6e:	4a2c      	ldr	r2, [pc, #176]	@ (8006020 <HAL_DMA_Abort+0x44c>)
 8005f70:	4293      	cmp	r3, r2
 8005f72:	d040      	beq.n	8005ff6 <HAL_DMA_Abort+0x422>
 8005f74:	687b      	ldr	r3, [r7, #4]
 8005f76:	681b      	ldr	r3, [r3, #0]
 8005f78:	4a2a      	ldr	r2, [pc, #168]	@ (8006024 <HAL_DMA_Abort+0x450>)
 8005f7a:	4293      	cmp	r3, r2
 8005f7c:	d03b      	beq.n	8005ff6 <HAL_DMA_Abort+0x422>
 8005f7e:	687b      	ldr	r3, [r7, #4]
 8005f80:	681b      	ldr	r3, [r3, #0]
 8005f82:	4a29      	ldr	r2, [pc, #164]	@ (8006028 <HAL_DMA_Abort+0x454>)
 8005f84:	4293      	cmp	r3, r2
 8005f86:	d036      	beq.n	8005ff6 <HAL_DMA_Abort+0x422>
 8005f88:	687b      	ldr	r3, [r7, #4]
 8005f8a:	681b      	ldr	r3, [r3, #0]
 8005f8c:	4a27      	ldr	r2, [pc, #156]	@ (800602c <HAL_DMA_Abort+0x458>)
 8005f8e:	4293      	cmp	r3, r2
 8005f90:	d031      	beq.n	8005ff6 <HAL_DMA_Abort+0x422>
 8005f92:	687b      	ldr	r3, [r7, #4]
 8005f94:	681b      	ldr	r3, [r3, #0]
 8005f96:	4a26      	ldr	r2, [pc, #152]	@ (8006030 <HAL_DMA_Abort+0x45c>)
 8005f98:	4293      	cmp	r3, r2
 8005f9a:	d02c      	beq.n	8005ff6 <HAL_DMA_Abort+0x422>
 8005f9c:	687b      	ldr	r3, [r7, #4]
 8005f9e:	681b      	ldr	r3, [r3, #0]
 8005fa0:	4a24      	ldr	r2, [pc, #144]	@ (8006034 <HAL_DMA_Abort+0x460>)
 8005fa2:	4293      	cmp	r3, r2
 8005fa4:	d027      	beq.n	8005ff6 <HAL_DMA_Abort+0x422>
 8005fa6:	687b      	ldr	r3, [r7, #4]
 8005fa8:	681b      	ldr	r3, [r3, #0]
 8005faa:	4a23      	ldr	r2, [pc, #140]	@ (8006038 <HAL_DMA_Abort+0x464>)
 8005fac:	4293      	cmp	r3, r2
 8005fae:	d022      	beq.n	8005ff6 <HAL_DMA_Abort+0x422>
 8005fb0:	687b      	ldr	r3, [r7, #4]
 8005fb2:	681b      	ldr	r3, [r3, #0]
 8005fb4:	4a21      	ldr	r2, [pc, #132]	@ (800603c <HAL_DMA_Abort+0x468>)
 8005fb6:	4293      	cmp	r3, r2
 8005fb8:	d01d      	beq.n	8005ff6 <HAL_DMA_Abort+0x422>
 8005fba:	687b      	ldr	r3, [r7, #4]
 8005fbc:	681b      	ldr	r3, [r3, #0]
 8005fbe:	4a20      	ldr	r2, [pc, #128]	@ (8006040 <HAL_DMA_Abort+0x46c>)
 8005fc0:	4293      	cmp	r3, r2
 8005fc2:	d018      	beq.n	8005ff6 <HAL_DMA_Abort+0x422>
 8005fc4:	687b      	ldr	r3, [r7, #4]
 8005fc6:	681b      	ldr	r3, [r3, #0]
 8005fc8:	4a1e      	ldr	r2, [pc, #120]	@ (8006044 <HAL_DMA_Abort+0x470>)
 8005fca:	4293      	cmp	r3, r2
 8005fcc:	d013      	beq.n	8005ff6 <HAL_DMA_Abort+0x422>
 8005fce:	687b      	ldr	r3, [r7, #4]
 8005fd0:	681b      	ldr	r3, [r3, #0]
 8005fd2:	4a1d      	ldr	r2, [pc, #116]	@ (8006048 <HAL_DMA_Abort+0x474>)
 8005fd4:	4293      	cmp	r3, r2
 8005fd6:	d00e      	beq.n	8005ff6 <HAL_DMA_Abort+0x422>
 8005fd8:	687b      	ldr	r3, [r7, #4]
 8005fda:	681b      	ldr	r3, [r3, #0]
 8005fdc:	4a1b      	ldr	r2, [pc, #108]	@ (800604c <HAL_DMA_Abort+0x478>)
 8005fde:	4293      	cmp	r3, r2
 8005fe0:	d009      	beq.n	8005ff6 <HAL_DMA_Abort+0x422>
 8005fe2:	687b      	ldr	r3, [r7, #4]
 8005fe4:	681b      	ldr	r3, [r3, #0]
 8005fe6:	4a1a      	ldr	r2, [pc, #104]	@ (8006050 <HAL_DMA_Abort+0x47c>)
 8005fe8:	4293      	cmp	r3, r2
 8005fea:	d004      	beq.n	8005ff6 <HAL_DMA_Abort+0x422>
 8005fec:	687b      	ldr	r3, [r7, #4]
 8005fee:	681b      	ldr	r3, [r3, #0]
 8005ff0:	4a18      	ldr	r2, [pc, #96]	@ (8006054 <HAL_DMA_Abort+0x480>)
 8005ff2:	4293      	cmp	r3, r2
 8005ff4:	d101      	bne.n	8005ffa <HAL_DMA_Abort+0x426>
 8005ff6:	2301      	movs	r3, #1
 8005ff8:	e000      	b.n	8005ffc <HAL_DMA_Abort+0x428>
 8005ffa:	2300      	movs	r3, #0
 8005ffc:	2b00      	cmp	r3, #0
 8005ffe:	d02b      	beq.n	8006058 <HAL_DMA_Abort+0x484>
    {
      regs_dma = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8006000:	687b      	ldr	r3, [r7, #4]
 8006002:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006004:	60bb      	str	r3, [r7, #8]
      regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 8006006:	687b      	ldr	r3, [r7, #4]
 8006008:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800600a:	f003 031f 	and.w	r3, r3, #31
 800600e:	223f      	movs	r2, #63	@ 0x3f
 8006010:	409a      	lsls	r2, r3
 8006012:	68bb      	ldr	r3, [r7, #8]
 8006014:	609a      	str	r2, [r3, #8]
 8006016:	e02a      	b.n	800606e <HAL_DMA_Abort+0x49a>
 8006018:	40020010 	.word	0x40020010
 800601c:	40020028 	.word	0x40020028
 8006020:	40020040 	.word	0x40020040
 8006024:	40020058 	.word	0x40020058
 8006028:	40020070 	.word	0x40020070
 800602c:	40020088 	.word	0x40020088
 8006030:	400200a0 	.word	0x400200a0
 8006034:	400200b8 	.word	0x400200b8
 8006038:	40020410 	.word	0x40020410
 800603c:	40020428 	.word	0x40020428
 8006040:	40020440 	.word	0x40020440
 8006044:	40020458 	.word	0x40020458
 8006048:	40020470 	.word	0x40020470
 800604c:	40020488 	.word	0x40020488
 8006050:	400204a0 	.word	0x400204a0
 8006054:	400204b8 	.word	0x400204b8
    }
    else /* BDMA channel */
    {
      regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 8006058:	687b      	ldr	r3, [r7, #4]
 800605a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800605c:	60fb      	str	r3, [r7, #12]
      regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 800605e:	687b      	ldr	r3, [r7, #4]
 8006060:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006062:	f003 031f 	and.w	r3, r3, #31
 8006066:	2201      	movs	r2, #1
 8006068:	409a      	lsls	r2, r3
 800606a:	68fb      	ldr	r3, [r7, #12]
 800606c:	605a      	str	r2, [r3, #4]
    }

    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 800606e:	687b      	ldr	r3, [r7, #4]
 8006070:	681b      	ldr	r3, [r3, #0]
 8006072:	4a4f      	ldr	r2, [pc, #316]	@ (80061b0 <HAL_DMA_Abort+0x5dc>)
 8006074:	4293      	cmp	r3, r2
 8006076:	d072      	beq.n	800615e <HAL_DMA_Abort+0x58a>
 8006078:	687b      	ldr	r3, [r7, #4]
 800607a:	681b      	ldr	r3, [r3, #0]
 800607c:	4a4d      	ldr	r2, [pc, #308]	@ (80061b4 <HAL_DMA_Abort+0x5e0>)
 800607e:	4293      	cmp	r3, r2
 8006080:	d06d      	beq.n	800615e <HAL_DMA_Abort+0x58a>
 8006082:	687b      	ldr	r3, [r7, #4]
 8006084:	681b      	ldr	r3, [r3, #0]
 8006086:	4a4c      	ldr	r2, [pc, #304]	@ (80061b8 <HAL_DMA_Abort+0x5e4>)
 8006088:	4293      	cmp	r3, r2
 800608a:	d068      	beq.n	800615e <HAL_DMA_Abort+0x58a>
 800608c:	687b      	ldr	r3, [r7, #4]
 800608e:	681b      	ldr	r3, [r3, #0]
 8006090:	4a4a      	ldr	r2, [pc, #296]	@ (80061bc <HAL_DMA_Abort+0x5e8>)
 8006092:	4293      	cmp	r3, r2
 8006094:	d063      	beq.n	800615e <HAL_DMA_Abort+0x58a>
 8006096:	687b      	ldr	r3, [r7, #4]
 8006098:	681b      	ldr	r3, [r3, #0]
 800609a:	4a49      	ldr	r2, [pc, #292]	@ (80061c0 <HAL_DMA_Abort+0x5ec>)
 800609c:	4293      	cmp	r3, r2
 800609e:	d05e      	beq.n	800615e <HAL_DMA_Abort+0x58a>
 80060a0:	687b      	ldr	r3, [r7, #4]
 80060a2:	681b      	ldr	r3, [r3, #0]
 80060a4:	4a47      	ldr	r2, [pc, #284]	@ (80061c4 <HAL_DMA_Abort+0x5f0>)
 80060a6:	4293      	cmp	r3, r2
 80060a8:	d059      	beq.n	800615e <HAL_DMA_Abort+0x58a>
 80060aa:	687b      	ldr	r3, [r7, #4]
 80060ac:	681b      	ldr	r3, [r3, #0]
 80060ae:	4a46      	ldr	r2, [pc, #280]	@ (80061c8 <HAL_DMA_Abort+0x5f4>)
 80060b0:	4293      	cmp	r3, r2
 80060b2:	d054      	beq.n	800615e <HAL_DMA_Abort+0x58a>
 80060b4:	687b      	ldr	r3, [r7, #4]
 80060b6:	681b      	ldr	r3, [r3, #0]
 80060b8:	4a44      	ldr	r2, [pc, #272]	@ (80061cc <HAL_DMA_Abort+0x5f8>)
 80060ba:	4293      	cmp	r3, r2
 80060bc:	d04f      	beq.n	800615e <HAL_DMA_Abort+0x58a>
 80060be:	687b      	ldr	r3, [r7, #4]
 80060c0:	681b      	ldr	r3, [r3, #0]
 80060c2:	4a43      	ldr	r2, [pc, #268]	@ (80061d0 <HAL_DMA_Abort+0x5fc>)
 80060c4:	4293      	cmp	r3, r2
 80060c6:	d04a      	beq.n	800615e <HAL_DMA_Abort+0x58a>
 80060c8:	687b      	ldr	r3, [r7, #4]
 80060ca:	681b      	ldr	r3, [r3, #0]
 80060cc:	4a41      	ldr	r2, [pc, #260]	@ (80061d4 <HAL_DMA_Abort+0x600>)
 80060ce:	4293      	cmp	r3, r2
 80060d0:	d045      	beq.n	800615e <HAL_DMA_Abort+0x58a>
 80060d2:	687b      	ldr	r3, [r7, #4]
 80060d4:	681b      	ldr	r3, [r3, #0]
 80060d6:	4a40      	ldr	r2, [pc, #256]	@ (80061d8 <HAL_DMA_Abort+0x604>)
 80060d8:	4293      	cmp	r3, r2
 80060da:	d040      	beq.n	800615e <HAL_DMA_Abort+0x58a>
 80060dc:	687b      	ldr	r3, [r7, #4]
 80060de:	681b      	ldr	r3, [r3, #0]
 80060e0:	4a3e      	ldr	r2, [pc, #248]	@ (80061dc <HAL_DMA_Abort+0x608>)
 80060e2:	4293      	cmp	r3, r2
 80060e4:	d03b      	beq.n	800615e <HAL_DMA_Abort+0x58a>
 80060e6:	687b      	ldr	r3, [r7, #4]
 80060e8:	681b      	ldr	r3, [r3, #0]
 80060ea:	4a3d      	ldr	r2, [pc, #244]	@ (80061e0 <HAL_DMA_Abort+0x60c>)
 80060ec:	4293      	cmp	r3, r2
 80060ee:	d036      	beq.n	800615e <HAL_DMA_Abort+0x58a>
 80060f0:	687b      	ldr	r3, [r7, #4]
 80060f2:	681b      	ldr	r3, [r3, #0]
 80060f4:	4a3b      	ldr	r2, [pc, #236]	@ (80061e4 <HAL_DMA_Abort+0x610>)
 80060f6:	4293      	cmp	r3, r2
 80060f8:	d031      	beq.n	800615e <HAL_DMA_Abort+0x58a>
 80060fa:	687b      	ldr	r3, [r7, #4]
 80060fc:	681b      	ldr	r3, [r3, #0]
 80060fe:	4a3a      	ldr	r2, [pc, #232]	@ (80061e8 <HAL_DMA_Abort+0x614>)
 8006100:	4293      	cmp	r3, r2
 8006102:	d02c      	beq.n	800615e <HAL_DMA_Abort+0x58a>
 8006104:	687b      	ldr	r3, [r7, #4]
 8006106:	681b      	ldr	r3, [r3, #0]
 8006108:	4a38      	ldr	r2, [pc, #224]	@ (80061ec <HAL_DMA_Abort+0x618>)
 800610a:	4293      	cmp	r3, r2
 800610c:	d027      	beq.n	800615e <HAL_DMA_Abort+0x58a>
 800610e:	687b      	ldr	r3, [r7, #4]
 8006110:	681b      	ldr	r3, [r3, #0]
 8006112:	4a37      	ldr	r2, [pc, #220]	@ (80061f0 <HAL_DMA_Abort+0x61c>)
 8006114:	4293      	cmp	r3, r2
 8006116:	d022      	beq.n	800615e <HAL_DMA_Abort+0x58a>
 8006118:	687b      	ldr	r3, [r7, #4]
 800611a:	681b      	ldr	r3, [r3, #0]
 800611c:	4a35      	ldr	r2, [pc, #212]	@ (80061f4 <HAL_DMA_Abort+0x620>)
 800611e:	4293      	cmp	r3, r2
 8006120:	d01d      	beq.n	800615e <HAL_DMA_Abort+0x58a>
 8006122:	687b      	ldr	r3, [r7, #4]
 8006124:	681b      	ldr	r3, [r3, #0]
 8006126:	4a34      	ldr	r2, [pc, #208]	@ (80061f8 <HAL_DMA_Abort+0x624>)
 8006128:	4293      	cmp	r3, r2
 800612a:	d018      	beq.n	800615e <HAL_DMA_Abort+0x58a>
 800612c:	687b      	ldr	r3, [r7, #4]
 800612e:	681b      	ldr	r3, [r3, #0]
 8006130:	4a32      	ldr	r2, [pc, #200]	@ (80061fc <HAL_DMA_Abort+0x628>)
 8006132:	4293      	cmp	r3, r2
 8006134:	d013      	beq.n	800615e <HAL_DMA_Abort+0x58a>
 8006136:	687b      	ldr	r3, [r7, #4]
 8006138:	681b      	ldr	r3, [r3, #0]
 800613a:	4a31      	ldr	r2, [pc, #196]	@ (8006200 <HAL_DMA_Abort+0x62c>)
 800613c:	4293      	cmp	r3, r2
 800613e:	d00e      	beq.n	800615e <HAL_DMA_Abort+0x58a>
 8006140:	687b      	ldr	r3, [r7, #4]
 8006142:	681b      	ldr	r3, [r3, #0]
 8006144:	4a2f      	ldr	r2, [pc, #188]	@ (8006204 <HAL_DMA_Abort+0x630>)
 8006146:	4293      	cmp	r3, r2
 8006148:	d009      	beq.n	800615e <HAL_DMA_Abort+0x58a>
 800614a:	687b      	ldr	r3, [r7, #4]
 800614c:	681b      	ldr	r3, [r3, #0]
 800614e:	4a2e      	ldr	r2, [pc, #184]	@ (8006208 <HAL_DMA_Abort+0x634>)
 8006150:	4293      	cmp	r3, r2
 8006152:	d004      	beq.n	800615e <HAL_DMA_Abort+0x58a>
 8006154:	687b      	ldr	r3, [r7, #4]
 8006156:	681b      	ldr	r3, [r3, #0]
 8006158:	4a2c      	ldr	r2, [pc, #176]	@ (800620c <HAL_DMA_Abort+0x638>)
 800615a:	4293      	cmp	r3, r2
 800615c:	d101      	bne.n	8006162 <HAL_DMA_Abort+0x58e>
 800615e:	2301      	movs	r3, #1
 8006160:	e000      	b.n	8006164 <HAL_DMA_Abort+0x590>
 8006162:	2300      	movs	r3, #0
 8006164:	2b00      	cmp	r3, #0
 8006166:	d015      	beq.n	8006194 <HAL_DMA_Abort+0x5c0>
    {
      /* Clear the DMAMUX synchro overrun flag */
      hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8006168:	687b      	ldr	r3, [r7, #4]
 800616a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800616c:	687a      	ldr	r2, [r7, #4]
 800616e:	6e92      	ldr	r2, [r2, #104]	@ 0x68
 8006170:	605a      	str	r2, [r3, #4]

      if(hdma->DMAmuxRequestGen != 0U)
 8006172:	687b      	ldr	r3, [r7, #4]
 8006174:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8006176:	2b00      	cmp	r3, #0
 8006178:	d00c      	beq.n	8006194 <HAL_DMA_Abort+0x5c0>
      {
        /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT */
        /* disable the request gen overrun IT */
        hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 800617a:	687b      	ldr	r3, [r7, #4]
 800617c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800617e:	681a      	ldr	r2, [r3, #0]
 8006180:	687b      	ldr	r3, [r7, #4]
 8006182:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8006184:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8006188:	601a      	str	r2, [r3, #0]

        /* Clear the DMAMUX request generator overrun flag */
        hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 800618a:	687b      	ldr	r3, [r7, #4]
 800618c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800618e:	687a      	ldr	r2, [r7, #4]
 8006190:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 8006192:	605a      	str	r2, [r3, #4]
      }
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8006194:	687b      	ldr	r3, [r7, #4]
 8006196:	2201      	movs	r2, #1
 8006198:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800619c:	687b      	ldr	r3, [r7, #4]
 800619e:	2200      	movs	r2, #0
 80061a0:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }

  return HAL_OK;
 80061a4:	2300      	movs	r3, #0
}
 80061a6:	4618      	mov	r0, r3
 80061a8:	3718      	adds	r7, #24
 80061aa:	46bd      	mov	sp, r7
 80061ac:	bd80      	pop	{r7, pc}
 80061ae:	bf00      	nop
 80061b0:	40020010 	.word	0x40020010
 80061b4:	40020028 	.word	0x40020028
 80061b8:	40020040 	.word	0x40020040
 80061bc:	40020058 	.word	0x40020058
 80061c0:	40020070 	.word	0x40020070
 80061c4:	40020088 	.word	0x40020088
 80061c8:	400200a0 	.word	0x400200a0
 80061cc:	400200b8 	.word	0x400200b8
 80061d0:	40020410 	.word	0x40020410
 80061d4:	40020428 	.word	0x40020428
 80061d8:	40020440 	.word	0x40020440
 80061dc:	40020458 	.word	0x40020458
 80061e0:	40020470 	.word	0x40020470
 80061e4:	40020488 	.word	0x40020488
 80061e8:	400204a0 	.word	0x400204a0
 80061ec:	400204b8 	.word	0x400204b8
 80061f0:	58025408 	.word	0x58025408
 80061f4:	5802541c 	.word	0x5802541c
 80061f8:	58025430 	.word	0x58025430
 80061fc:	58025444 	.word	0x58025444
 8006200:	58025458 	.word	0x58025458
 8006204:	5802546c 	.word	0x5802546c
 8006208:	58025480 	.word	0x58025480
 800620c:	58025494 	.word	0x58025494

08006210 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8006210:	b580      	push	{r7, lr}
 8006212:	b084      	sub	sp, #16
 8006214:	af00      	add	r7, sp, #0
 8006216:	6078      	str	r0, [r7, #4]
  BDMA_Base_Registers *regs_bdma;

  /* Check the DMA peripheral handle */
  if(hdma == NULL)
 8006218:	687b      	ldr	r3, [r7, #4]
 800621a:	2b00      	cmp	r3, #0
 800621c:	d101      	bne.n	8006222 <HAL_DMA_Abort_IT+0x12>
  {
    return HAL_ERROR;
 800621e:	2301      	movs	r3, #1
 8006220:	e237      	b.n	8006692 <HAL_DMA_Abort_IT+0x482>
  }

  if(hdma->State != HAL_DMA_STATE_BUSY)
 8006222:	687b      	ldr	r3, [r7, #4]
 8006224:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8006228:	b2db      	uxtb	r3, r3
 800622a:	2b02      	cmp	r3, #2
 800622c:	d004      	beq.n	8006238 <HAL_DMA_Abort_IT+0x28>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800622e:	687b      	ldr	r3, [r7, #4]
 8006230:	2280      	movs	r2, #128	@ 0x80
 8006232:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 8006234:	2301      	movs	r3, #1
 8006236:	e22c      	b.n	8006692 <HAL_DMA_Abort_IT+0x482>
  }
  else
  {
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8006238:	687b      	ldr	r3, [r7, #4]
 800623a:	681b      	ldr	r3, [r3, #0]
 800623c:	4a5c      	ldr	r2, [pc, #368]	@ (80063b0 <HAL_DMA_Abort_IT+0x1a0>)
 800623e:	4293      	cmp	r3, r2
 8006240:	d04a      	beq.n	80062d8 <HAL_DMA_Abort_IT+0xc8>
 8006242:	687b      	ldr	r3, [r7, #4]
 8006244:	681b      	ldr	r3, [r3, #0]
 8006246:	4a5b      	ldr	r2, [pc, #364]	@ (80063b4 <HAL_DMA_Abort_IT+0x1a4>)
 8006248:	4293      	cmp	r3, r2
 800624a:	d045      	beq.n	80062d8 <HAL_DMA_Abort_IT+0xc8>
 800624c:	687b      	ldr	r3, [r7, #4]
 800624e:	681b      	ldr	r3, [r3, #0]
 8006250:	4a59      	ldr	r2, [pc, #356]	@ (80063b8 <HAL_DMA_Abort_IT+0x1a8>)
 8006252:	4293      	cmp	r3, r2
 8006254:	d040      	beq.n	80062d8 <HAL_DMA_Abort_IT+0xc8>
 8006256:	687b      	ldr	r3, [r7, #4]
 8006258:	681b      	ldr	r3, [r3, #0]
 800625a:	4a58      	ldr	r2, [pc, #352]	@ (80063bc <HAL_DMA_Abort_IT+0x1ac>)
 800625c:	4293      	cmp	r3, r2
 800625e:	d03b      	beq.n	80062d8 <HAL_DMA_Abort_IT+0xc8>
 8006260:	687b      	ldr	r3, [r7, #4]
 8006262:	681b      	ldr	r3, [r3, #0]
 8006264:	4a56      	ldr	r2, [pc, #344]	@ (80063c0 <HAL_DMA_Abort_IT+0x1b0>)
 8006266:	4293      	cmp	r3, r2
 8006268:	d036      	beq.n	80062d8 <HAL_DMA_Abort_IT+0xc8>
 800626a:	687b      	ldr	r3, [r7, #4]
 800626c:	681b      	ldr	r3, [r3, #0]
 800626e:	4a55      	ldr	r2, [pc, #340]	@ (80063c4 <HAL_DMA_Abort_IT+0x1b4>)
 8006270:	4293      	cmp	r3, r2
 8006272:	d031      	beq.n	80062d8 <HAL_DMA_Abort_IT+0xc8>
 8006274:	687b      	ldr	r3, [r7, #4]
 8006276:	681b      	ldr	r3, [r3, #0]
 8006278:	4a53      	ldr	r2, [pc, #332]	@ (80063c8 <HAL_DMA_Abort_IT+0x1b8>)
 800627a:	4293      	cmp	r3, r2
 800627c:	d02c      	beq.n	80062d8 <HAL_DMA_Abort_IT+0xc8>
 800627e:	687b      	ldr	r3, [r7, #4]
 8006280:	681b      	ldr	r3, [r3, #0]
 8006282:	4a52      	ldr	r2, [pc, #328]	@ (80063cc <HAL_DMA_Abort_IT+0x1bc>)
 8006284:	4293      	cmp	r3, r2
 8006286:	d027      	beq.n	80062d8 <HAL_DMA_Abort_IT+0xc8>
 8006288:	687b      	ldr	r3, [r7, #4]
 800628a:	681b      	ldr	r3, [r3, #0]
 800628c:	4a50      	ldr	r2, [pc, #320]	@ (80063d0 <HAL_DMA_Abort_IT+0x1c0>)
 800628e:	4293      	cmp	r3, r2
 8006290:	d022      	beq.n	80062d8 <HAL_DMA_Abort_IT+0xc8>
 8006292:	687b      	ldr	r3, [r7, #4]
 8006294:	681b      	ldr	r3, [r3, #0]
 8006296:	4a4f      	ldr	r2, [pc, #316]	@ (80063d4 <HAL_DMA_Abort_IT+0x1c4>)
 8006298:	4293      	cmp	r3, r2
 800629a:	d01d      	beq.n	80062d8 <HAL_DMA_Abort_IT+0xc8>
 800629c:	687b      	ldr	r3, [r7, #4]
 800629e:	681b      	ldr	r3, [r3, #0]
 80062a0:	4a4d      	ldr	r2, [pc, #308]	@ (80063d8 <HAL_DMA_Abort_IT+0x1c8>)
 80062a2:	4293      	cmp	r3, r2
 80062a4:	d018      	beq.n	80062d8 <HAL_DMA_Abort_IT+0xc8>
 80062a6:	687b      	ldr	r3, [r7, #4]
 80062a8:	681b      	ldr	r3, [r3, #0]
 80062aa:	4a4c      	ldr	r2, [pc, #304]	@ (80063dc <HAL_DMA_Abort_IT+0x1cc>)
 80062ac:	4293      	cmp	r3, r2
 80062ae:	d013      	beq.n	80062d8 <HAL_DMA_Abort_IT+0xc8>
 80062b0:	687b      	ldr	r3, [r7, #4]
 80062b2:	681b      	ldr	r3, [r3, #0]
 80062b4:	4a4a      	ldr	r2, [pc, #296]	@ (80063e0 <HAL_DMA_Abort_IT+0x1d0>)
 80062b6:	4293      	cmp	r3, r2
 80062b8:	d00e      	beq.n	80062d8 <HAL_DMA_Abort_IT+0xc8>
 80062ba:	687b      	ldr	r3, [r7, #4]
 80062bc:	681b      	ldr	r3, [r3, #0]
 80062be:	4a49      	ldr	r2, [pc, #292]	@ (80063e4 <HAL_DMA_Abort_IT+0x1d4>)
 80062c0:	4293      	cmp	r3, r2
 80062c2:	d009      	beq.n	80062d8 <HAL_DMA_Abort_IT+0xc8>
 80062c4:	687b      	ldr	r3, [r7, #4]
 80062c6:	681b      	ldr	r3, [r3, #0]
 80062c8:	4a47      	ldr	r2, [pc, #284]	@ (80063e8 <HAL_DMA_Abort_IT+0x1d8>)
 80062ca:	4293      	cmp	r3, r2
 80062cc:	d004      	beq.n	80062d8 <HAL_DMA_Abort_IT+0xc8>
 80062ce:	687b      	ldr	r3, [r7, #4]
 80062d0:	681b      	ldr	r3, [r3, #0]
 80062d2:	4a46      	ldr	r2, [pc, #280]	@ (80063ec <HAL_DMA_Abort_IT+0x1dc>)
 80062d4:	4293      	cmp	r3, r2
 80062d6:	d101      	bne.n	80062dc <HAL_DMA_Abort_IT+0xcc>
 80062d8:	2301      	movs	r3, #1
 80062da:	e000      	b.n	80062de <HAL_DMA_Abort_IT+0xce>
 80062dc:	2300      	movs	r3, #0
 80062de:	2b00      	cmp	r3, #0
 80062e0:	f000 8086 	beq.w	80063f0 <HAL_DMA_Abort_IT+0x1e0>
    {
      /* Set Abort State  */
      hdma->State = HAL_DMA_STATE_ABORT;
 80062e4:	687b      	ldr	r3, [r7, #4]
 80062e6:	2204      	movs	r2, #4
 80062e8:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 80062ec:	687b      	ldr	r3, [r7, #4]
 80062ee:	681b      	ldr	r3, [r3, #0]
 80062f0:	4a2f      	ldr	r2, [pc, #188]	@ (80063b0 <HAL_DMA_Abort_IT+0x1a0>)
 80062f2:	4293      	cmp	r3, r2
 80062f4:	d04a      	beq.n	800638c <HAL_DMA_Abort_IT+0x17c>
 80062f6:	687b      	ldr	r3, [r7, #4]
 80062f8:	681b      	ldr	r3, [r3, #0]
 80062fa:	4a2e      	ldr	r2, [pc, #184]	@ (80063b4 <HAL_DMA_Abort_IT+0x1a4>)
 80062fc:	4293      	cmp	r3, r2
 80062fe:	d045      	beq.n	800638c <HAL_DMA_Abort_IT+0x17c>
 8006300:	687b      	ldr	r3, [r7, #4]
 8006302:	681b      	ldr	r3, [r3, #0]
 8006304:	4a2c      	ldr	r2, [pc, #176]	@ (80063b8 <HAL_DMA_Abort_IT+0x1a8>)
 8006306:	4293      	cmp	r3, r2
 8006308:	d040      	beq.n	800638c <HAL_DMA_Abort_IT+0x17c>
 800630a:	687b      	ldr	r3, [r7, #4]
 800630c:	681b      	ldr	r3, [r3, #0]
 800630e:	4a2b      	ldr	r2, [pc, #172]	@ (80063bc <HAL_DMA_Abort_IT+0x1ac>)
 8006310:	4293      	cmp	r3, r2
 8006312:	d03b      	beq.n	800638c <HAL_DMA_Abort_IT+0x17c>
 8006314:	687b      	ldr	r3, [r7, #4]
 8006316:	681b      	ldr	r3, [r3, #0]
 8006318:	4a29      	ldr	r2, [pc, #164]	@ (80063c0 <HAL_DMA_Abort_IT+0x1b0>)
 800631a:	4293      	cmp	r3, r2
 800631c:	d036      	beq.n	800638c <HAL_DMA_Abort_IT+0x17c>
 800631e:	687b      	ldr	r3, [r7, #4]
 8006320:	681b      	ldr	r3, [r3, #0]
 8006322:	4a28      	ldr	r2, [pc, #160]	@ (80063c4 <HAL_DMA_Abort_IT+0x1b4>)
 8006324:	4293      	cmp	r3, r2
 8006326:	d031      	beq.n	800638c <HAL_DMA_Abort_IT+0x17c>
 8006328:	687b      	ldr	r3, [r7, #4]
 800632a:	681b      	ldr	r3, [r3, #0]
 800632c:	4a26      	ldr	r2, [pc, #152]	@ (80063c8 <HAL_DMA_Abort_IT+0x1b8>)
 800632e:	4293      	cmp	r3, r2
 8006330:	d02c      	beq.n	800638c <HAL_DMA_Abort_IT+0x17c>
 8006332:	687b      	ldr	r3, [r7, #4]
 8006334:	681b      	ldr	r3, [r3, #0]
 8006336:	4a25      	ldr	r2, [pc, #148]	@ (80063cc <HAL_DMA_Abort_IT+0x1bc>)
 8006338:	4293      	cmp	r3, r2
 800633a:	d027      	beq.n	800638c <HAL_DMA_Abort_IT+0x17c>
 800633c:	687b      	ldr	r3, [r7, #4]
 800633e:	681b      	ldr	r3, [r3, #0]
 8006340:	4a23      	ldr	r2, [pc, #140]	@ (80063d0 <HAL_DMA_Abort_IT+0x1c0>)
 8006342:	4293      	cmp	r3, r2
 8006344:	d022      	beq.n	800638c <HAL_DMA_Abort_IT+0x17c>
 8006346:	687b      	ldr	r3, [r7, #4]
 8006348:	681b      	ldr	r3, [r3, #0]
 800634a:	4a22      	ldr	r2, [pc, #136]	@ (80063d4 <HAL_DMA_Abort_IT+0x1c4>)
 800634c:	4293      	cmp	r3, r2
 800634e:	d01d      	beq.n	800638c <HAL_DMA_Abort_IT+0x17c>
 8006350:	687b      	ldr	r3, [r7, #4]
 8006352:	681b      	ldr	r3, [r3, #0]
 8006354:	4a20      	ldr	r2, [pc, #128]	@ (80063d8 <HAL_DMA_Abort_IT+0x1c8>)
 8006356:	4293      	cmp	r3, r2
 8006358:	d018      	beq.n	800638c <HAL_DMA_Abort_IT+0x17c>
 800635a:	687b      	ldr	r3, [r7, #4]
 800635c:	681b      	ldr	r3, [r3, #0]
 800635e:	4a1f      	ldr	r2, [pc, #124]	@ (80063dc <HAL_DMA_Abort_IT+0x1cc>)
 8006360:	4293      	cmp	r3, r2
 8006362:	d013      	beq.n	800638c <HAL_DMA_Abort_IT+0x17c>
 8006364:	687b      	ldr	r3, [r7, #4]
 8006366:	681b      	ldr	r3, [r3, #0]
 8006368:	4a1d      	ldr	r2, [pc, #116]	@ (80063e0 <HAL_DMA_Abort_IT+0x1d0>)
 800636a:	4293      	cmp	r3, r2
 800636c:	d00e      	beq.n	800638c <HAL_DMA_Abort_IT+0x17c>
 800636e:	687b      	ldr	r3, [r7, #4]
 8006370:	681b      	ldr	r3, [r3, #0]
 8006372:	4a1c      	ldr	r2, [pc, #112]	@ (80063e4 <HAL_DMA_Abort_IT+0x1d4>)
 8006374:	4293      	cmp	r3, r2
 8006376:	d009      	beq.n	800638c <HAL_DMA_Abort_IT+0x17c>
 8006378:	687b      	ldr	r3, [r7, #4]
 800637a:	681b      	ldr	r3, [r3, #0]
 800637c:	4a1a      	ldr	r2, [pc, #104]	@ (80063e8 <HAL_DMA_Abort_IT+0x1d8>)
 800637e:	4293      	cmp	r3, r2
 8006380:	d004      	beq.n	800638c <HAL_DMA_Abort_IT+0x17c>
 8006382:	687b      	ldr	r3, [r7, #4]
 8006384:	681b      	ldr	r3, [r3, #0]
 8006386:	4a19      	ldr	r2, [pc, #100]	@ (80063ec <HAL_DMA_Abort_IT+0x1dc>)
 8006388:	4293      	cmp	r3, r2
 800638a:	d108      	bne.n	800639e <HAL_DMA_Abort_IT+0x18e>
 800638c:	687b      	ldr	r3, [r7, #4]
 800638e:	681b      	ldr	r3, [r3, #0]
 8006390:	681a      	ldr	r2, [r3, #0]
 8006392:	687b      	ldr	r3, [r7, #4]
 8006394:	681b      	ldr	r3, [r3, #0]
 8006396:	f022 0201 	bic.w	r2, r2, #1
 800639a:	601a      	str	r2, [r3, #0]
 800639c:	e178      	b.n	8006690 <HAL_DMA_Abort_IT+0x480>
 800639e:	687b      	ldr	r3, [r7, #4]
 80063a0:	681b      	ldr	r3, [r3, #0]
 80063a2:	681a      	ldr	r2, [r3, #0]
 80063a4:	687b      	ldr	r3, [r7, #4]
 80063a6:	681b      	ldr	r3, [r3, #0]
 80063a8:	f022 0201 	bic.w	r2, r2, #1
 80063ac:	601a      	str	r2, [r3, #0]
 80063ae:	e16f      	b.n	8006690 <HAL_DMA_Abort_IT+0x480>
 80063b0:	40020010 	.word	0x40020010
 80063b4:	40020028 	.word	0x40020028
 80063b8:	40020040 	.word	0x40020040
 80063bc:	40020058 	.word	0x40020058
 80063c0:	40020070 	.word	0x40020070
 80063c4:	40020088 	.word	0x40020088
 80063c8:	400200a0 	.word	0x400200a0
 80063cc:	400200b8 	.word	0x400200b8
 80063d0:	40020410 	.word	0x40020410
 80063d4:	40020428 	.word	0x40020428
 80063d8:	40020440 	.word	0x40020440
 80063dc:	40020458 	.word	0x40020458
 80063e0:	40020470 	.word	0x40020470
 80063e4:	40020488 	.word	0x40020488
 80063e8:	400204a0 	.word	0x400204a0
 80063ec:	400204b8 	.word	0x400204b8
    }
    else /* BDMA channel */
    {
      /* Disable DMA All Interrupts  */
      ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  &= ~(BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE);
 80063f0:	687b      	ldr	r3, [r7, #4]
 80063f2:	681b      	ldr	r3, [r3, #0]
 80063f4:	681a      	ldr	r2, [r3, #0]
 80063f6:	687b      	ldr	r3, [r7, #4]
 80063f8:	681b      	ldr	r3, [r3, #0]
 80063fa:	f022 020e 	bic.w	r2, r2, #14
 80063fe:	601a      	str	r2, [r3, #0]

      /* Disable the channel */
      __HAL_DMA_DISABLE(hdma);
 8006400:	687b      	ldr	r3, [r7, #4]
 8006402:	681b      	ldr	r3, [r3, #0]
 8006404:	4a6c      	ldr	r2, [pc, #432]	@ (80065b8 <HAL_DMA_Abort_IT+0x3a8>)
 8006406:	4293      	cmp	r3, r2
 8006408:	d04a      	beq.n	80064a0 <HAL_DMA_Abort_IT+0x290>
 800640a:	687b      	ldr	r3, [r7, #4]
 800640c:	681b      	ldr	r3, [r3, #0]
 800640e:	4a6b      	ldr	r2, [pc, #428]	@ (80065bc <HAL_DMA_Abort_IT+0x3ac>)
 8006410:	4293      	cmp	r3, r2
 8006412:	d045      	beq.n	80064a0 <HAL_DMA_Abort_IT+0x290>
 8006414:	687b      	ldr	r3, [r7, #4]
 8006416:	681b      	ldr	r3, [r3, #0]
 8006418:	4a69      	ldr	r2, [pc, #420]	@ (80065c0 <HAL_DMA_Abort_IT+0x3b0>)
 800641a:	4293      	cmp	r3, r2
 800641c:	d040      	beq.n	80064a0 <HAL_DMA_Abort_IT+0x290>
 800641e:	687b      	ldr	r3, [r7, #4]
 8006420:	681b      	ldr	r3, [r3, #0]
 8006422:	4a68      	ldr	r2, [pc, #416]	@ (80065c4 <HAL_DMA_Abort_IT+0x3b4>)
 8006424:	4293      	cmp	r3, r2
 8006426:	d03b      	beq.n	80064a0 <HAL_DMA_Abort_IT+0x290>
 8006428:	687b      	ldr	r3, [r7, #4]
 800642a:	681b      	ldr	r3, [r3, #0]
 800642c:	4a66      	ldr	r2, [pc, #408]	@ (80065c8 <HAL_DMA_Abort_IT+0x3b8>)
 800642e:	4293      	cmp	r3, r2
 8006430:	d036      	beq.n	80064a0 <HAL_DMA_Abort_IT+0x290>
 8006432:	687b      	ldr	r3, [r7, #4]
 8006434:	681b      	ldr	r3, [r3, #0]
 8006436:	4a65      	ldr	r2, [pc, #404]	@ (80065cc <HAL_DMA_Abort_IT+0x3bc>)
 8006438:	4293      	cmp	r3, r2
 800643a:	d031      	beq.n	80064a0 <HAL_DMA_Abort_IT+0x290>
 800643c:	687b      	ldr	r3, [r7, #4]
 800643e:	681b      	ldr	r3, [r3, #0]
 8006440:	4a63      	ldr	r2, [pc, #396]	@ (80065d0 <HAL_DMA_Abort_IT+0x3c0>)
 8006442:	4293      	cmp	r3, r2
 8006444:	d02c      	beq.n	80064a0 <HAL_DMA_Abort_IT+0x290>
 8006446:	687b      	ldr	r3, [r7, #4]
 8006448:	681b      	ldr	r3, [r3, #0]
 800644a:	4a62      	ldr	r2, [pc, #392]	@ (80065d4 <HAL_DMA_Abort_IT+0x3c4>)
 800644c:	4293      	cmp	r3, r2
 800644e:	d027      	beq.n	80064a0 <HAL_DMA_Abort_IT+0x290>
 8006450:	687b      	ldr	r3, [r7, #4]
 8006452:	681b      	ldr	r3, [r3, #0]
 8006454:	4a60      	ldr	r2, [pc, #384]	@ (80065d8 <HAL_DMA_Abort_IT+0x3c8>)
 8006456:	4293      	cmp	r3, r2
 8006458:	d022      	beq.n	80064a0 <HAL_DMA_Abort_IT+0x290>
 800645a:	687b      	ldr	r3, [r7, #4]
 800645c:	681b      	ldr	r3, [r3, #0]
 800645e:	4a5f      	ldr	r2, [pc, #380]	@ (80065dc <HAL_DMA_Abort_IT+0x3cc>)
 8006460:	4293      	cmp	r3, r2
 8006462:	d01d      	beq.n	80064a0 <HAL_DMA_Abort_IT+0x290>
 8006464:	687b      	ldr	r3, [r7, #4]
 8006466:	681b      	ldr	r3, [r3, #0]
 8006468:	4a5d      	ldr	r2, [pc, #372]	@ (80065e0 <HAL_DMA_Abort_IT+0x3d0>)
 800646a:	4293      	cmp	r3, r2
 800646c:	d018      	beq.n	80064a0 <HAL_DMA_Abort_IT+0x290>
 800646e:	687b      	ldr	r3, [r7, #4]
 8006470:	681b      	ldr	r3, [r3, #0]
 8006472:	4a5c      	ldr	r2, [pc, #368]	@ (80065e4 <HAL_DMA_Abort_IT+0x3d4>)
 8006474:	4293      	cmp	r3, r2
 8006476:	d013      	beq.n	80064a0 <HAL_DMA_Abort_IT+0x290>
 8006478:	687b      	ldr	r3, [r7, #4]
 800647a:	681b      	ldr	r3, [r3, #0]
 800647c:	4a5a      	ldr	r2, [pc, #360]	@ (80065e8 <HAL_DMA_Abort_IT+0x3d8>)
 800647e:	4293      	cmp	r3, r2
 8006480:	d00e      	beq.n	80064a0 <HAL_DMA_Abort_IT+0x290>
 8006482:	687b      	ldr	r3, [r7, #4]
 8006484:	681b      	ldr	r3, [r3, #0]
 8006486:	4a59      	ldr	r2, [pc, #356]	@ (80065ec <HAL_DMA_Abort_IT+0x3dc>)
 8006488:	4293      	cmp	r3, r2
 800648a:	d009      	beq.n	80064a0 <HAL_DMA_Abort_IT+0x290>
 800648c:	687b      	ldr	r3, [r7, #4]
 800648e:	681b      	ldr	r3, [r3, #0]
 8006490:	4a57      	ldr	r2, [pc, #348]	@ (80065f0 <HAL_DMA_Abort_IT+0x3e0>)
 8006492:	4293      	cmp	r3, r2
 8006494:	d004      	beq.n	80064a0 <HAL_DMA_Abort_IT+0x290>
 8006496:	687b      	ldr	r3, [r7, #4]
 8006498:	681b      	ldr	r3, [r3, #0]
 800649a:	4a56      	ldr	r2, [pc, #344]	@ (80065f4 <HAL_DMA_Abort_IT+0x3e4>)
 800649c:	4293      	cmp	r3, r2
 800649e:	d108      	bne.n	80064b2 <HAL_DMA_Abort_IT+0x2a2>
 80064a0:	687b      	ldr	r3, [r7, #4]
 80064a2:	681b      	ldr	r3, [r3, #0]
 80064a4:	681a      	ldr	r2, [r3, #0]
 80064a6:	687b      	ldr	r3, [r7, #4]
 80064a8:	681b      	ldr	r3, [r3, #0]
 80064aa:	f022 0201 	bic.w	r2, r2, #1
 80064ae:	601a      	str	r2, [r3, #0]
 80064b0:	e007      	b.n	80064c2 <HAL_DMA_Abort_IT+0x2b2>
 80064b2:	687b      	ldr	r3, [r7, #4]
 80064b4:	681b      	ldr	r3, [r3, #0]
 80064b6:	681a      	ldr	r2, [r3, #0]
 80064b8:	687b      	ldr	r3, [r7, #4]
 80064ba:	681b      	ldr	r3, [r3, #0]
 80064bc:	f022 0201 	bic.w	r2, r2, #1
 80064c0:	601a      	str	r2, [r3, #0]

      if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 80064c2:	687b      	ldr	r3, [r7, #4]
 80064c4:	681b      	ldr	r3, [r3, #0]
 80064c6:	4a3c      	ldr	r2, [pc, #240]	@ (80065b8 <HAL_DMA_Abort_IT+0x3a8>)
 80064c8:	4293      	cmp	r3, r2
 80064ca:	d072      	beq.n	80065b2 <HAL_DMA_Abort_IT+0x3a2>
 80064cc:	687b      	ldr	r3, [r7, #4]
 80064ce:	681b      	ldr	r3, [r3, #0]
 80064d0:	4a3a      	ldr	r2, [pc, #232]	@ (80065bc <HAL_DMA_Abort_IT+0x3ac>)
 80064d2:	4293      	cmp	r3, r2
 80064d4:	d06d      	beq.n	80065b2 <HAL_DMA_Abort_IT+0x3a2>
 80064d6:	687b      	ldr	r3, [r7, #4]
 80064d8:	681b      	ldr	r3, [r3, #0]
 80064da:	4a39      	ldr	r2, [pc, #228]	@ (80065c0 <HAL_DMA_Abort_IT+0x3b0>)
 80064dc:	4293      	cmp	r3, r2
 80064de:	d068      	beq.n	80065b2 <HAL_DMA_Abort_IT+0x3a2>
 80064e0:	687b      	ldr	r3, [r7, #4]
 80064e2:	681b      	ldr	r3, [r3, #0]
 80064e4:	4a37      	ldr	r2, [pc, #220]	@ (80065c4 <HAL_DMA_Abort_IT+0x3b4>)
 80064e6:	4293      	cmp	r3, r2
 80064e8:	d063      	beq.n	80065b2 <HAL_DMA_Abort_IT+0x3a2>
 80064ea:	687b      	ldr	r3, [r7, #4]
 80064ec:	681b      	ldr	r3, [r3, #0]
 80064ee:	4a36      	ldr	r2, [pc, #216]	@ (80065c8 <HAL_DMA_Abort_IT+0x3b8>)
 80064f0:	4293      	cmp	r3, r2
 80064f2:	d05e      	beq.n	80065b2 <HAL_DMA_Abort_IT+0x3a2>
 80064f4:	687b      	ldr	r3, [r7, #4]
 80064f6:	681b      	ldr	r3, [r3, #0]
 80064f8:	4a34      	ldr	r2, [pc, #208]	@ (80065cc <HAL_DMA_Abort_IT+0x3bc>)
 80064fa:	4293      	cmp	r3, r2
 80064fc:	d059      	beq.n	80065b2 <HAL_DMA_Abort_IT+0x3a2>
 80064fe:	687b      	ldr	r3, [r7, #4]
 8006500:	681b      	ldr	r3, [r3, #0]
 8006502:	4a33      	ldr	r2, [pc, #204]	@ (80065d0 <HAL_DMA_Abort_IT+0x3c0>)
 8006504:	4293      	cmp	r3, r2
 8006506:	d054      	beq.n	80065b2 <HAL_DMA_Abort_IT+0x3a2>
 8006508:	687b      	ldr	r3, [r7, #4]
 800650a:	681b      	ldr	r3, [r3, #0]
 800650c:	4a31      	ldr	r2, [pc, #196]	@ (80065d4 <HAL_DMA_Abort_IT+0x3c4>)
 800650e:	4293      	cmp	r3, r2
 8006510:	d04f      	beq.n	80065b2 <HAL_DMA_Abort_IT+0x3a2>
 8006512:	687b      	ldr	r3, [r7, #4]
 8006514:	681b      	ldr	r3, [r3, #0]
 8006516:	4a30      	ldr	r2, [pc, #192]	@ (80065d8 <HAL_DMA_Abort_IT+0x3c8>)
 8006518:	4293      	cmp	r3, r2
 800651a:	d04a      	beq.n	80065b2 <HAL_DMA_Abort_IT+0x3a2>
 800651c:	687b      	ldr	r3, [r7, #4]
 800651e:	681b      	ldr	r3, [r3, #0]
 8006520:	4a2e      	ldr	r2, [pc, #184]	@ (80065dc <HAL_DMA_Abort_IT+0x3cc>)
 8006522:	4293      	cmp	r3, r2
 8006524:	d045      	beq.n	80065b2 <HAL_DMA_Abort_IT+0x3a2>
 8006526:	687b      	ldr	r3, [r7, #4]
 8006528:	681b      	ldr	r3, [r3, #0]
 800652a:	4a2d      	ldr	r2, [pc, #180]	@ (80065e0 <HAL_DMA_Abort_IT+0x3d0>)
 800652c:	4293      	cmp	r3, r2
 800652e:	d040      	beq.n	80065b2 <HAL_DMA_Abort_IT+0x3a2>
 8006530:	687b      	ldr	r3, [r7, #4]
 8006532:	681b      	ldr	r3, [r3, #0]
 8006534:	4a2b      	ldr	r2, [pc, #172]	@ (80065e4 <HAL_DMA_Abort_IT+0x3d4>)
 8006536:	4293      	cmp	r3, r2
 8006538:	d03b      	beq.n	80065b2 <HAL_DMA_Abort_IT+0x3a2>
 800653a:	687b      	ldr	r3, [r7, #4]
 800653c:	681b      	ldr	r3, [r3, #0]
 800653e:	4a2a      	ldr	r2, [pc, #168]	@ (80065e8 <HAL_DMA_Abort_IT+0x3d8>)
 8006540:	4293      	cmp	r3, r2
 8006542:	d036      	beq.n	80065b2 <HAL_DMA_Abort_IT+0x3a2>
 8006544:	687b      	ldr	r3, [r7, #4]
 8006546:	681b      	ldr	r3, [r3, #0]
 8006548:	4a28      	ldr	r2, [pc, #160]	@ (80065ec <HAL_DMA_Abort_IT+0x3dc>)
 800654a:	4293      	cmp	r3, r2
 800654c:	d031      	beq.n	80065b2 <HAL_DMA_Abort_IT+0x3a2>
 800654e:	687b      	ldr	r3, [r7, #4]
 8006550:	681b      	ldr	r3, [r3, #0]
 8006552:	4a27      	ldr	r2, [pc, #156]	@ (80065f0 <HAL_DMA_Abort_IT+0x3e0>)
 8006554:	4293      	cmp	r3, r2
 8006556:	d02c      	beq.n	80065b2 <HAL_DMA_Abort_IT+0x3a2>
 8006558:	687b      	ldr	r3, [r7, #4]
 800655a:	681b      	ldr	r3, [r3, #0]
 800655c:	4a25      	ldr	r2, [pc, #148]	@ (80065f4 <HAL_DMA_Abort_IT+0x3e4>)
 800655e:	4293      	cmp	r3, r2
 8006560:	d027      	beq.n	80065b2 <HAL_DMA_Abort_IT+0x3a2>
 8006562:	687b      	ldr	r3, [r7, #4]
 8006564:	681b      	ldr	r3, [r3, #0]
 8006566:	4a24      	ldr	r2, [pc, #144]	@ (80065f8 <HAL_DMA_Abort_IT+0x3e8>)
 8006568:	4293      	cmp	r3, r2
 800656a:	d022      	beq.n	80065b2 <HAL_DMA_Abort_IT+0x3a2>
 800656c:	687b      	ldr	r3, [r7, #4]
 800656e:	681b      	ldr	r3, [r3, #0]
 8006570:	4a22      	ldr	r2, [pc, #136]	@ (80065fc <HAL_DMA_Abort_IT+0x3ec>)
 8006572:	4293      	cmp	r3, r2
 8006574:	d01d      	beq.n	80065b2 <HAL_DMA_Abort_IT+0x3a2>
 8006576:	687b      	ldr	r3, [r7, #4]
 8006578:	681b      	ldr	r3, [r3, #0]
 800657a:	4a21      	ldr	r2, [pc, #132]	@ (8006600 <HAL_DMA_Abort_IT+0x3f0>)
 800657c:	4293      	cmp	r3, r2
 800657e:	d018      	beq.n	80065b2 <HAL_DMA_Abort_IT+0x3a2>
 8006580:	687b      	ldr	r3, [r7, #4]
 8006582:	681b      	ldr	r3, [r3, #0]
 8006584:	4a1f      	ldr	r2, [pc, #124]	@ (8006604 <HAL_DMA_Abort_IT+0x3f4>)
 8006586:	4293      	cmp	r3, r2
 8006588:	d013      	beq.n	80065b2 <HAL_DMA_Abort_IT+0x3a2>
 800658a:	687b      	ldr	r3, [r7, #4]
 800658c:	681b      	ldr	r3, [r3, #0]
 800658e:	4a1e      	ldr	r2, [pc, #120]	@ (8006608 <HAL_DMA_Abort_IT+0x3f8>)
 8006590:	4293      	cmp	r3, r2
 8006592:	d00e      	beq.n	80065b2 <HAL_DMA_Abort_IT+0x3a2>
 8006594:	687b      	ldr	r3, [r7, #4]
 8006596:	681b      	ldr	r3, [r3, #0]
 8006598:	4a1c      	ldr	r2, [pc, #112]	@ (800660c <HAL_DMA_Abort_IT+0x3fc>)
 800659a:	4293      	cmp	r3, r2
 800659c:	d009      	beq.n	80065b2 <HAL_DMA_Abort_IT+0x3a2>
 800659e:	687b      	ldr	r3, [r7, #4]
 80065a0:	681b      	ldr	r3, [r3, #0]
 80065a2:	4a1b      	ldr	r2, [pc, #108]	@ (8006610 <HAL_DMA_Abort_IT+0x400>)
 80065a4:	4293      	cmp	r3, r2
 80065a6:	d004      	beq.n	80065b2 <HAL_DMA_Abort_IT+0x3a2>
 80065a8:	687b      	ldr	r3, [r7, #4]
 80065aa:	681b      	ldr	r3, [r3, #0]
 80065ac:	4a19      	ldr	r2, [pc, #100]	@ (8006614 <HAL_DMA_Abort_IT+0x404>)
 80065ae:	4293      	cmp	r3, r2
 80065b0:	d132      	bne.n	8006618 <HAL_DMA_Abort_IT+0x408>
 80065b2:	2301      	movs	r3, #1
 80065b4:	e031      	b.n	800661a <HAL_DMA_Abort_IT+0x40a>
 80065b6:	bf00      	nop
 80065b8:	40020010 	.word	0x40020010
 80065bc:	40020028 	.word	0x40020028
 80065c0:	40020040 	.word	0x40020040
 80065c4:	40020058 	.word	0x40020058
 80065c8:	40020070 	.word	0x40020070
 80065cc:	40020088 	.word	0x40020088
 80065d0:	400200a0 	.word	0x400200a0
 80065d4:	400200b8 	.word	0x400200b8
 80065d8:	40020410 	.word	0x40020410
 80065dc:	40020428 	.word	0x40020428
 80065e0:	40020440 	.word	0x40020440
 80065e4:	40020458 	.word	0x40020458
 80065e8:	40020470 	.word	0x40020470
 80065ec:	40020488 	.word	0x40020488
 80065f0:	400204a0 	.word	0x400204a0
 80065f4:	400204b8 	.word	0x400204b8
 80065f8:	58025408 	.word	0x58025408
 80065fc:	5802541c 	.word	0x5802541c
 8006600:	58025430 	.word	0x58025430
 8006604:	58025444 	.word	0x58025444
 8006608:	58025458 	.word	0x58025458
 800660c:	5802546c 	.word	0x5802546c
 8006610:	58025480 	.word	0x58025480
 8006614:	58025494 	.word	0x58025494
 8006618:	2300      	movs	r3, #0
 800661a:	2b00      	cmp	r3, #0
 800661c:	d028      	beq.n	8006670 <HAL_DMA_Abort_IT+0x460>
      {
        /* disable the DMAMUX sync overrun IT */
        hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 800661e:	687b      	ldr	r3, [r7, #4]
 8006620:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006622:	681a      	ldr	r2, [r3, #0]
 8006624:	687b      	ldr	r3, [r7, #4]
 8006626:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006628:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800662c:	601a      	str	r2, [r3, #0]

        /* Clear all flags */
        regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 800662e:	687b      	ldr	r3, [r7, #4]
 8006630:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006632:	60fb      	str	r3, [r7, #12]
        regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 8006634:	687b      	ldr	r3, [r7, #4]
 8006636:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006638:	f003 031f 	and.w	r3, r3, #31
 800663c:	2201      	movs	r2, #1
 800663e:	409a      	lsls	r2, r3
 8006640:	68fb      	ldr	r3, [r7, #12]
 8006642:	605a      	str	r2, [r3, #4]

        /* Clear the DMAMUX synchro overrun flag */
        hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8006644:	687b      	ldr	r3, [r7, #4]
 8006646:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8006648:	687a      	ldr	r2, [r7, #4]
 800664a:	6e92      	ldr	r2, [r2, #104]	@ 0x68
 800664c:	605a      	str	r2, [r3, #4]

        if(hdma->DMAmuxRequestGen != 0U)
 800664e:	687b      	ldr	r3, [r7, #4]
 8006650:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8006652:	2b00      	cmp	r3, #0
 8006654:	d00c      	beq.n	8006670 <HAL_DMA_Abort_IT+0x460>
        {
          /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
          /* disable the request gen overrun IT */
          hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8006656:	687b      	ldr	r3, [r7, #4]
 8006658:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800665a:	681a      	ldr	r2, [r3, #0]
 800665c:	687b      	ldr	r3, [r7, #4]
 800665e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8006660:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8006664:	601a      	str	r2, [r3, #0]

          /* Clear the DMAMUX request generator overrun flag */
          hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8006666:	687b      	ldr	r3, [r7, #4]
 8006668:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800666a:	687a      	ldr	r2, [r7, #4]
 800666c:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 800666e:	605a      	str	r2, [r3, #4]
        }
      }

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8006670:	687b      	ldr	r3, [r7, #4]
 8006672:	2201      	movs	r2, #1
 8006674:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8006678:	687b      	ldr	r3, [r7, #4]
 800667a:	2200      	movs	r2, #0
 800667c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

      /* Call User Abort callback */
      if(hdma->XferAbortCallback != NULL)
 8006680:	687b      	ldr	r3, [r7, #4]
 8006682:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006684:	2b00      	cmp	r3, #0
 8006686:	d003      	beq.n	8006690 <HAL_DMA_Abort_IT+0x480>
      {
        hdma->XferAbortCallback(hdma);
 8006688:	687b      	ldr	r3, [r7, #4]
 800668a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800668c:	6878      	ldr	r0, [r7, #4]
 800668e:	4798      	blx	r3
      }
    }
  }

  return HAL_OK;
 8006690:	2300      	movs	r3, #0
}
 8006692:	4618      	mov	r0, r3
 8006694:	3710      	adds	r7, #16
 8006696:	46bd      	mov	sp, r7
 8006698:	bd80      	pop	{r7, pc}
 800669a:	bf00      	nop

0800669c <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 800669c:	b580      	push	{r7, lr}
 800669e:	b08a      	sub	sp, #40	@ 0x28
 80066a0:	af00      	add	r7, sp, #0
 80066a2:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr_dma, tmpisr_bdma;
  uint32_t ccr_reg;
  __IO uint32_t count = 0U;
 80066a4:	2300      	movs	r3, #0
 80066a6:	60fb      	str	r3, [r7, #12]
  uint32_t timeout = SystemCoreClock / 9600U;
 80066a8:	4b67      	ldr	r3, [pc, #412]	@ (8006848 <HAL_DMA_IRQHandler+0x1ac>)
 80066aa:	681b      	ldr	r3, [r3, #0]
 80066ac:	4a67      	ldr	r2, [pc, #412]	@ (800684c <HAL_DMA_IRQHandler+0x1b0>)
 80066ae:	fba2 2303 	umull	r2, r3, r2, r3
 80066b2:	0a9b      	lsrs	r3, r3, #10
 80066b4:	627b      	str	r3, [r7, #36]	@ 0x24

  /* calculate DMA base and stream number */
  DMA_Base_Registers  *regs_dma  = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80066b6:	687b      	ldr	r3, [r7, #4]
 80066b8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80066ba:	623b      	str	r3, [r7, #32]
  BDMA_Base_Registers *regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 80066bc:	687b      	ldr	r3, [r7, #4]
 80066be:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80066c0:	61fb      	str	r3, [r7, #28]

  tmpisr_dma  = regs_dma->ISR;
 80066c2:	6a3b      	ldr	r3, [r7, #32]
 80066c4:	681b      	ldr	r3, [r3, #0]
 80066c6:	61bb      	str	r3, [r7, #24]
  tmpisr_bdma = regs_bdma->ISR;
 80066c8:	69fb      	ldr	r3, [r7, #28]
 80066ca:	681b      	ldr	r3, [r3, #0]
 80066cc:	617b      	str	r3, [r7, #20]

  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U)  /* DMA1 or DMA2 instance */
 80066ce:	687b      	ldr	r3, [r7, #4]
 80066d0:	681b      	ldr	r3, [r3, #0]
 80066d2:	4a5f      	ldr	r2, [pc, #380]	@ (8006850 <HAL_DMA_IRQHandler+0x1b4>)
 80066d4:	4293      	cmp	r3, r2
 80066d6:	d04a      	beq.n	800676e <HAL_DMA_IRQHandler+0xd2>
 80066d8:	687b      	ldr	r3, [r7, #4]
 80066da:	681b      	ldr	r3, [r3, #0]
 80066dc:	4a5d      	ldr	r2, [pc, #372]	@ (8006854 <HAL_DMA_IRQHandler+0x1b8>)
 80066de:	4293      	cmp	r3, r2
 80066e0:	d045      	beq.n	800676e <HAL_DMA_IRQHandler+0xd2>
 80066e2:	687b      	ldr	r3, [r7, #4]
 80066e4:	681b      	ldr	r3, [r3, #0]
 80066e6:	4a5c      	ldr	r2, [pc, #368]	@ (8006858 <HAL_DMA_IRQHandler+0x1bc>)
 80066e8:	4293      	cmp	r3, r2
 80066ea:	d040      	beq.n	800676e <HAL_DMA_IRQHandler+0xd2>
 80066ec:	687b      	ldr	r3, [r7, #4]
 80066ee:	681b      	ldr	r3, [r3, #0]
 80066f0:	4a5a      	ldr	r2, [pc, #360]	@ (800685c <HAL_DMA_IRQHandler+0x1c0>)
 80066f2:	4293      	cmp	r3, r2
 80066f4:	d03b      	beq.n	800676e <HAL_DMA_IRQHandler+0xd2>
 80066f6:	687b      	ldr	r3, [r7, #4]
 80066f8:	681b      	ldr	r3, [r3, #0]
 80066fa:	4a59      	ldr	r2, [pc, #356]	@ (8006860 <HAL_DMA_IRQHandler+0x1c4>)
 80066fc:	4293      	cmp	r3, r2
 80066fe:	d036      	beq.n	800676e <HAL_DMA_IRQHandler+0xd2>
 8006700:	687b      	ldr	r3, [r7, #4]
 8006702:	681b      	ldr	r3, [r3, #0]
 8006704:	4a57      	ldr	r2, [pc, #348]	@ (8006864 <HAL_DMA_IRQHandler+0x1c8>)
 8006706:	4293      	cmp	r3, r2
 8006708:	d031      	beq.n	800676e <HAL_DMA_IRQHandler+0xd2>
 800670a:	687b      	ldr	r3, [r7, #4]
 800670c:	681b      	ldr	r3, [r3, #0]
 800670e:	4a56      	ldr	r2, [pc, #344]	@ (8006868 <HAL_DMA_IRQHandler+0x1cc>)
 8006710:	4293      	cmp	r3, r2
 8006712:	d02c      	beq.n	800676e <HAL_DMA_IRQHandler+0xd2>
 8006714:	687b      	ldr	r3, [r7, #4]
 8006716:	681b      	ldr	r3, [r3, #0]
 8006718:	4a54      	ldr	r2, [pc, #336]	@ (800686c <HAL_DMA_IRQHandler+0x1d0>)
 800671a:	4293      	cmp	r3, r2
 800671c:	d027      	beq.n	800676e <HAL_DMA_IRQHandler+0xd2>
 800671e:	687b      	ldr	r3, [r7, #4]
 8006720:	681b      	ldr	r3, [r3, #0]
 8006722:	4a53      	ldr	r2, [pc, #332]	@ (8006870 <HAL_DMA_IRQHandler+0x1d4>)
 8006724:	4293      	cmp	r3, r2
 8006726:	d022      	beq.n	800676e <HAL_DMA_IRQHandler+0xd2>
 8006728:	687b      	ldr	r3, [r7, #4]
 800672a:	681b      	ldr	r3, [r3, #0]
 800672c:	4a51      	ldr	r2, [pc, #324]	@ (8006874 <HAL_DMA_IRQHandler+0x1d8>)
 800672e:	4293      	cmp	r3, r2
 8006730:	d01d      	beq.n	800676e <HAL_DMA_IRQHandler+0xd2>
 8006732:	687b      	ldr	r3, [r7, #4]
 8006734:	681b      	ldr	r3, [r3, #0]
 8006736:	4a50      	ldr	r2, [pc, #320]	@ (8006878 <HAL_DMA_IRQHandler+0x1dc>)
 8006738:	4293      	cmp	r3, r2
 800673a:	d018      	beq.n	800676e <HAL_DMA_IRQHandler+0xd2>
 800673c:	687b      	ldr	r3, [r7, #4]
 800673e:	681b      	ldr	r3, [r3, #0]
 8006740:	4a4e      	ldr	r2, [pc, #312]	@ (800687c <HAL_DMA_IRQHandler+0x1e0>)
 8006742:	4293      	cmp	r3, r2
 8006744:	d013      	beq.n	800676e <HAL_DMA_IRQHandler+0xd2>
 8006746:	687b      	ldr	r3, [r7, #4]
 8006748:	681b      	ldr	r3, [r3, #0]
 800674a:	4a4d      	ldr	r2, [pc, #308]	@ (8006880 <HAL_DMA_IRQHandler+0x1e4>)
 800674c:	4293      	cmp	r3, r2
 800674e:	d00e      	beq.n	800676e <HAL_DMA_IRQHandler+0xd2>
 8006750:	687b      	ldr	r3, [r7, #4]
 8006752:	681b      	ldr	r3, [r3, #0]
 8006754:	4a4b      	ldr	r2, [pc, #300]	@ (8006884 <HAL_DMA_IRQHandler+0x1e8>)
 8006756:	4293      	cmp	r3, r2
 8006758:	d009      	beq.n	800676e <HAL_DMA_IRQHandler+0xd2>
 800675a:	687b      	ldr	r3, [r7, #4]
 800675c:	681b      	ldr	r3, [r3, #0]
 800675e:	4a4a      	ldr	r2, [pc, #296]	@ (8006888 <HAL_DMA_IRQHandler+0x1ec>)
 8006760:	4293      	cmp	r3, r2
 8006762:	d004      	beq.n	800676e <HAL_DMA_IRQHandler+0xd2>
 8006764:	687b      	ldr	r3, [r7, #4]
 8006766:	681b      	ldr	r3, [r3, #0]
 8006768:	4a48      	ldr	r2, [pc, #288]	@ (800688c <HAL_DMA_IRQHandler+0x1f0>)
 800676a:	4293      	cmp	r3, r2
 800676c:	d101      	bne.n	8006772 <HAL_DMA_IRQHandler+0xd6>
 800676e:	2301      	movs	r3, #1
 8006770:	e000      	b.n	8006774 <HAL_DMA_IRQHandler+0xd8>
 8006772:	2300      	movs	r3, #0
 8006774:	2b00      	cmp	r3, #0
 8006776:	f000 842b 	beq.w	8006fd0 <HAL_DMA_IRQHandler+0x934>
  {
    /* Transfer Error Interrupt management ***************************************/
    if ((tmpisr_dma & (DMA_FLAG_TEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 800677a:	687b      	ldr	r3, [r7, #4]
 800677c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800677e:	f003 031f 	and.w	r3, r3, #31
 8006782:	2208      	movs	r2, #8
 8006784:	409a      	lsls	r2, r3
 8006786:	69bb      	ldr	r3, [r7, #24]
 8006788:	4013      	ands	r3, r2
 800678a:	2b00      	cmp	r3, #0
 800678c:	f000 80a2 	beq.w	80068d4 <HAL_DMA_IRQHandler+0x238>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != 0U)
 8006790:	687b      	ldr	r3, [r7, #4]
 8006792:	681b      	ldr	r3, [r3, #0]
 8006794:	4a2e      	ldr	r2, [pc, #184]	@ (8006850 <HAL_DMA_IRQHandler+0x1b4>)
 8006796:	4293      	cmp	r3, r2
 8006798:	d04a      	beq.n	8006830 <HAL_DMA_IRQHandler+0x194>
 800679a:	687b      	ldr	r3, [r7, #4]
 800679c:	681b      	ldr	r3, [r3, #0]
 800679e:	4a2d      	ldr	r2, [pc, #180]	@ (8006854 <HAL_DMA_IRQHandler+0x1b8>)
 80067a0:	4293      	cmp	r3, r2
 80067a2:	d045      	beq.n	8006830 <HAL_DMA_IRQHandler+0x194>
 80067a4:	687b      	ldr	r3, [r7, #4]
 80067a6:	681b      	ldr	r3, [r3, #0]
 80067a8:	4a2b      	ldr	r2, [pc, #172]	@ (8006858 <HAL_DMA_IRQHandler+0x1bc>)
 80067aa:	4293      	cmp	r3, r2
 80067ac:	d040      	beq.n	8006830 <HAL_DMA_IRQHandler+0x194>
 80067ae:	687b      	ldr	r3, [r7, #4]
 80067b0:	681b      	ldr	r3, [r3, #0]
 80067b2:	4a2a      	ldr	r2, [pc, #168]	@ (800685c <HAL_DMA_IRQHandler+0x1c0>)
 80067b4:	4293      	cmp	r3, r2
 80067b6:	d03b      	beq.n	8006830 <HAL_DMA_IRQHandler+0x194>
 80067b8:	687b      	ldr	r3, [r7, #4]
 80067ba:	681b      	ldr	r3, [r3, #0]
 80067bc:	4a28      	ldr	r2, [pc, #160]	@ (8006860 <HAL_DMA_IRQHandler+0x1c4>)
 80067be:	4293      	cmp	r3, r2
 80067c0:	d036      	beq.n	8006830 <HAL_DMA_IRQHandler+0x194>
 80067c2:	687b      	ldr	r3, [r7, #4]
 80067c4:	681b      	ldr	r3, [r3, #0]
 80067c6:	4a27      	ldr	r2, [pc, #156]	@ (8006864 <HAL_DMA_IRQHandler+0x1c8>)
 80067c8:	4293      	cmp	r3, r2
 80067ca:	d031      	beq.n	8006830 <HAL_DMA_IRQHandler+0x194>
 80067cc:	687b      	ldr	r3, [r7, #4]
 80067ce:	681b      	ldr	r3, [r3, #0]
 80067d0:	4a25      	ldr	r2, [pc, #148]	@ (8006868 <HAL_DMA_IRQHandler+0x1cc>)
 80067d2:	4293      	cmp	r3, r2
 80067d4:	d02c      	beq.n	8006830 <HAL_DMA_IRQHandler+0x194>
 80067d6:	687b      	ldr	r3, [r7, #4]
 80067d8:	681b      	ldr	r3, [r3, #0]
 80067da:	4a24      	ldr	r2, [pc, #144]	@ (800686c <HAL_DMA_IRQHandler+0x1d0>)
 80067dc:	4293      	cmp	r3, r2
 80067de:	d027      	beq.n	8006830 <HAL_DMA_IRQHandler+0x194>
 80067e0:	687b      	ldr	r3, [r7, #4]
 80067e2:	681b      	ldr	r3, [r3, #0]
 80067e4:	4a22      	ldr	r2, [pc, #136]	@ (8006870 <HAL_DMA_IRQHandler+0x1d4>)
 80067e6:	4293      	cmp	r3, r2
 80067e8:	d022      	beq.n	8006830 <HAL_DMA_IRQHandler+0x194>
 80067ea:	687b      	ldr	r3, [r7, #4]
 80067ec:	681b      	ldr	r3, [r3, #0]
 80067ee:	4a21      	ldr	r2, [pc, #132]	@ (8006874 <HAL_DMA_IRQHandler+0x1d8>)
 80067f0:	4293      	cmp	r3, r2
 80067f2:	d01d      	beq.n	8006830 <HAL_DMA_IRQHandler+0x194>
 80067f4:	687b      	ldr	r3, [r7, #4]
 80067f6:	681b      	ldr	r3, [r3, #0]
 80067f8:	4a1f      	ldr	r2, [pc, #124]	@ (8006878 <HAL_DMA_IRQHandler+0x1dc>)
 80067fa:	4293      	cmp	r3, r2
 80067fc:	d018      	beq.n	8006830 <HAL_DMA_IRQHandler+0x194>
 80067fe:	687b      	ldr	r3, [r7, #4]
 8006800:	681b      	ldr	r3, [r3, #0]
 8006802:	4a1e      	ldr	r2, [pc, #120]	@ (800687c <HAL_DMA_IRQHandler+0x1e0>)
 8006804:	4293      	cmp	r3, r2
 8006806:	d013      	beq.n	8006830 <HAL_DMA_IRQHandler+0x194>
 8006808:	687b      	ldr	r3, [r7, #4]
 800680a:	681b      	ldr	r3, [r3, #0]
 800680c:	4a1c      	ldr	r2, [pc, #112]	@ (8006880 <HAL_DMA_IRQHandler+0x1e4>)
 800680e:	4293      	cmp	r3, r2
 8006810:	d00e      	beq.n	8006830 <HAL_DMA_IRQHandler+0x194>
 8006812:	687b      	ldr	r3, [r7, #4]
 8006814:	681b      	ldr	r3, [r3, #0]
 8006816:	4a1b      	ldr	r2, [pc, #108]	@ (8006884 <HAL_DMA_IRQHandler+0x1e8>)
 8006818:	4293      	cmp	r3, r2
 800681a:	d009      	beq.n	8006830 <HAL_DMA_IRQHandler+0x194>
 800681c:	687b      	ldr	r3, [r7, #4]
 800681e:	681b      	ldr	r3, [r3, #0]
 8006820:	4a19      	ldr	r2, [pc, #100]	@ (8006888 <HAL_DMA_IRQHandler+0x1ec>)
 8006822:	4293      	cmp	r3, r2
 8006824:	d004      	beq.n	8006830 <HAL_DMA_IRQHandler+0x194>
 8006826:	687b      	ldr	r3, [r7, #4]
 8006828:	681b      	ldr	r3, [r3, #0]
 800682a:	4a18      	ldr	r2, [pc, #96]	@ (800688c <HAL_DMA_IRQHandler+0x1f0>)
 800682c:	4293      	cmp	r3, r2
 800682e:	d12f      	bne.n	8006890 <HAL_DMA_IRQHandler+0x1f4>
 8006830:	687b      	ldr	r3, [r7, #4]
 8006832:	681b      	ldr	r3, [r3, #0]
 8006834:	681b      	ldr	r3, [r3, #0]
 8006836:	f003 0304 	and.w	r3, r3, #4
 800683a:	2b00      	cmp	r3, #0
 800683c:	bf14      	ite	ne
 800683e:	2301      	movne	r3, #1
 8006840:	2300      	moveq	r3, #0
 8006842:	b2db      	uxtb	r3, r3
 8006844:	e02e      	b.n	80068a4 <HAL_DMA_IRQHandler+0x208>
 8006846:	bf00      	nop
 8006848:	24000000 	.word	0x24000000
 800684c:	1b4e81b5 	.word	0x1b4e81b5
 8006850:	40020010 	.word	0x40020010
 8006854:	40020028 	.word	0x40020028
 8006858:	40020040 	.word	0x40020040
 800685c:	40020058 	.word	0x40020058
 8006860:	40020070 	.word	0x40020070
 8006864:	40020088 	.word	0x40020088
 8006868:	400200a0 	.word	0x400200a0
 800686c:	400200b8 	.word	0x400200b8
 8006870:	40020410 	.word	0x40020410
 8006874:	40020428 	.word	0x40020428
 8006878:	40020440 	.word	0x40020440
 800687c:	40020458 	.word	0x40020458
 8006880:	40020470 	.word	0x40020470
 8006884:	40020488 	.word	0x40020488
 8006888:	400204a0 	.word	0x400204a0
 800688c:	400204b8 	.word	0x400204b8
 8006890:	687b      	ldr	r3, [r7, #4]
 8006892:	681b      	ldr	r3, [r3, #0]
 8006894:	681b      	ldr	r3, [r3, #0]
 8006896:	f003 0308 	and.w	r3, r3, #8
 800689a:	2b00      	cmp	r3, #0
 800689c:	bf14      	ite	ne
 800689e:	2301      	movne	r3, #1
 80068a0:	2300      	moveq	r3, #0
 80068a2:	b2db      	uxtb	r3, r3
 80068a4:	2b00      	cmp	r3, #0
 80068a6:	d015      	beq.n	80068d4 <HAL_DMA_IRQHandler+0x238>
      {
        /* Disable the transfer error interrupt */
        ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TE);
 80068a8:	687b      	ldr	r3, [r7, #4]
 80068aa:	681b      	ldr	r3, [r3, #0]
 80068ac:	681a      	ldr	r2, [r3, #0]
 80068ae:	687b      	ldr	r3, [r7, #4]
 80068b0:	681b      	ldr	r3, [r3, #0]
 80068b2:	f022 0204 	bic.w	r2, r2, #4
 80068b6:	601a      	str	r2, [r3, #0]

        /* Clear the transfer error flag */
        regs_dma->IFCR = DMA_FLAG_TEIF0_4 << (hdma->StreamIndex & 0x1FU);
 80068b8:	687b      	ldr	r3, [r7, #4]
 80068ba:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80068bc:	f003 031f 	and.w	r3, r3, #31
 80068c0:	2208      	movs	r2, #8
 80068c2:	409a      	lsls	r2, r3
 80068c4:	6a3b      	ldr	r3, [r7, #32]
 80068c6:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 80068c8:	687b      	ldr	r3, [r7, #4]
 80068ca:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80068cc:	f043 0201 	orr.w	r2, r3, #1
 80068d0:	687b      	ldr	r3, [r7, #4]
 80068d2:	655a      	str	r2, [r3, #84]	@ 0x54
      }
    }
    /* FIFO Error Interrupt management ******************************************/
    if ((tmpisr_dma & (DMA_FLAG_FEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 80068d4:	687b      	ldr	r3, [r7, #4]
 80068d6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80068d8:	f003 031f 	and.w	r3, r3, #31
 80068dc:	69ba      	ldr	r2, [r7, #24]
 80068de:	fa22 f303 	lsr.w	r3, r2, r3
 80068e2:	f003 0301 	and.w	r3, r3, #1
 80068e6:	2b00      	cmp	r3, #0
 80068e8:	d06e      	beq.n	80069c8 <HAL_DMA_IRQHandler+0x32c>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != 0U)
 80068ea:	687b      	ldr	r3, [r7, #4]
 80068ec:	681b      	ldr	r3, [r3, #0]
 80068ee:	4a69      	ldr	r2, [pc, #420]	@ (8006a94 <HAL_DMA_IRQHandler+0x3f8>)
 80068f0:	4293      	cmp	r3, r2
 80068f2:	d04a      	beq.n	800698a <HAL_DMA_IRQHandler+0x2ee>
 80068f4:	687b      	ldr	r3, [r7, #4]
 80068f6:	681b      	ldr	r3, [r3, #0]
 80068f8:	4a67      	ldr	r2, [pc, #412]	@ (8006a98 <HAL_DMA_IRQHandler+0x3fc>)
 80068fa:	4293      	cmp	r3, r2
 80068fc:	d045      	beq.n	800698a <HAL_DMA_IRQHandler+0x2ee>
 80068fe:	687b      	ldr	r3, [r7, #4]
 8006900:	681b      	ldr	r3, [r3, #0]
 8006902:	4a66      	ldr	r2, [pc, #408]	@ (8006a9c <HAL_DMA_IRQHandler+0x400>)
 8006904:	4293      	cmp	r3, r2
 8006906:	d040      	beq.n	800698a <HAL_DMA_IRQHandler+0x2ee>
 8006908:	687b      	ldr	r3, [r7, #4]
 800690a:	681b      	ldr	r3, [r3, #0]
 800690c:	4a64      	ldr	r2, [pc, #400]	@ (8006aa0 <HAL_DMA_IRQHandler+0x404>)
 800690e:	4293      	cmp	r3, r2
 8006910:	d03b      	beq.n	800698a <HAL_DMA_IRQHandler+0x2ee>
 8006912:	687b      	ldr	r3, [r7, #4]
 8006914:	681b      	ldr	r3, [r3, #0]
 8006916:	4a63      	ldr	r2, [pc, #396]	@ (8006aa4 <HAL_DMA_IRQHandler+0x408>)
 8006918:	4293      	cmp	r3, r2
 800691a:	d036      	beq.n	800698a <HAL_DMA_IRQHandler+0x2ee>
 800691c:	687b      	ldr	r3, [r7, #4]
 800691e:	681b      	ldr	r3, [r3, #0]
 8006920:	4a61      	ldr	r2, [pc, #388]	@ (8006aa8 <HAL_DMA_IRQHandler+0x40c>)
 8006922:	4293      	cmp	r3, r2
 8006924:	d031      	beq.n	800698a <HAL_DMA_IRQHandler+0x2ee>
 8006926:	687b      	ldr	r3, [r7, #4]
 8006928:	681b      	ldr	r3, [r3, #0]
 800692a:	4a60      	ldr	r2, [pc, #384]	@ (8006aac <HAL_DMA_IRQHandler+0x410>)
 800692c:	4293      	cmp	r3, r2
 800692e:	d02c      	beq.n	800698a <HAL_DMA_IRQHandler+0x2ee>
 8006930:	687b      	ldr	r3, [r7, #4]
 8006932:	681b      	ldr	r3, [r3, #0]
 8006934:	4a5e      	ldr	r2, [pc, #376]	@ (8006ab0 <HAL_DMA_IRQHandler+0x414>)
 8006936:	4293      	cmp	r3, r2
 8006938:	d027      	beq.n	800698a <HAL_DMA_IRQHandler+0x2ee>
 800693a:	687b      	ldr	r3, [r7, #4]
 800693c:	681b      	ldr	r3, [r3, #0]
 800693e:	4a5d      	ldr	r2, [pc, #372]	@ (8006ab4 <HAL_DMA_IRQHandler+0x418>)
 8006940:	4293      	cmp	r3, r2
 8006942:	d022      	beq.n	800698a <HAL_DMA_IRQHandler+0x2ee>
 8006944:	687b      	ldr	r3, [r7, #4]
 8006946:	681b      	ldr	r3, [r3, #0]
 8006948:	4a5b      	ldr	r2, [pc, #364]	@ (8006ab8 <HAL_DMA_IRQHandler+0x41c>)
 800694a:	4293      	cmp	r3, r2
 800694c:	d01d      	beq.n	800698a <HAL_DMA_IRQHandler+0x2ee>
 800694e:	687b      	ldr	r3, [r7, #4]
 8006950:	681b      	ldr	r3, [r3, #0]
 8006952:	4a5a      	ldr	r2, [pc, #360]	@ (8006abc <HAL_DMA_IRQHandler+0x420>)
 8006954:	4293      	cmp	r3, r2
 8006956:	d018      	beq.n	800698a <HAL_DMA_IRQHandler+0x2ee>
 8006958:	687b      	ldr	r3, [r7, #4]
 800695a:	681b      	ldr	r3, [r3, #0]
 800695c:	4a58      	ldr	r2, [pc, #352]	@ (8006ac0 <HAL_DMA_IRQHandler+0x424>)
 800695e:	4293      	cmp	r3, r2
 8006960:	d013      	beq.n	800698a <HAL_DMA_IRQHandler+0x2ee>
 8006962:	687b      	ldr	r3, [r7, #4]
 8006964:	681b      	ldr	r3, [r3, #0]
 8006966:	4a57      	ldr	r2, [pc, #348]	@ (8006ac4 <HAL_DMA_IRQHandler+0x428>)
 8006968:	4293      	cmp	r3, r2
 800696a:	d00e      	beq.n	800698a <HAL_DMA_IRQHandler+0x2ee>
 800696c:	687b      	ldr	r3, [r7, #4]
 800696e:	681b      	ldr	r3, [r3, #0]
 8006970:	4a55      	ldr	r2, [pc, #340]	@ (8006ac8 <HAL_DMA_IRQHandler+0x42c>)
 8006972:	4293      	cmp	r3, r2
 8006974:	d009      	beq.n	800698a <HAL_DMA_IRQHandler+0x2ee>
 8006976:	687b      	ldr	r3, [r7, #4]
 8006978:	681b      	ldr	r3, [r3, #0]
 800697a:	4a54      	ldr	r2, [pc, #336]	@ (8006acc <HAL_DMA_IRQHandler+0x430>)
 800697c:	4293      	cmp	r3, r2
 800697e:	d004      	beq.n	800698a <HAL_DMA_IRQHandler+0x2ee>
 8006980:	687b      	ldr	r3, [r7, #4]
 8006982:	681b      	ldr	r3, [r3, #0]
 8006984:	4a52      	ldr	r2, [pc, #328]	@ (8006ad0 <HAL_DMA_IRQHandler+0x434>)
 8006986:	4293      	cmp	r3, r2
 8006988:	d10a      	bne.n	80069a0 <HAL_DMA_IRQHandler+0x304>
 800698a:	687b      	ldr	r3, [r7, #4]
 800698c:	681b      	ldr	r3, [r3, #0]
 800698e:	695b      	ldr	r3, [r3, #20]
 8006990:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006994:	2b00      	cmp	r3, #0
 8006996:	bf14      	ite	ne
 8006998:	2301      	movne	r3, #1
 800699a:	2300      	moveq	r3, #0
 800699c:	b2db      	uxtb	r3, r3
 800699e:	e003      	b.n	80069a8 <HAL_DMA_IRQHandler+0x30c>
 80069a0:	687b      	ldr	r3, [r7, #4]
 80069a2:	681b      	ldr	r3, [r3, #0]
 80069a4:	681b      	ldr	r3, [r3, #0]
 80069a6:	2300      	movs	r3, #0
 80069a8:	2b00      	cmp	r3, #0
 80069aa:	d00d      	beq.n	80069c8 <HAL_DMA_IRQHandler+0x32c>
      {
        /* Clear the FIFO error flag */
        regs_dma->IFCR = DMA_FLAG_FEIF0_4 << (hdma->StreamIndex & 0x1FU);
 80069ac:	687b      	ldr	r3, [r7, #4]
 80069ae:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80069b0:	f003 031f 	and.w	r3, r3, #31
 80069b4:	2201      	movs	r2, #1
 80069b6:	409a      	lsls	r2, r3
 80069b8:	6a3b      	ldr	r3, [r7, #32]
 80069ba:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 80069bc:	687b      	ldr	r3, [r7, #4]
 80069be:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80069c0:	f043 0202 	orr.w	r2, r3, #2
 80069c4:	687b      	ldr	r3, [r7, #4]
 80069c6:	655a      	str	r2, [r3, #84]	@ 0x54
      }
    }
    /* Direct Mode Error Interrupt management ***********************************/
    if ((tmpisr_dma & (DMA_FLAG_DMEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 80069c8:	687b      	ldr	r3, [r7, #4]
 80069ca:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80069cc:	f003 031f 	and.w	r3, r3, #31
 80069d0:	2204      	movs	r2, #4
 80069d2:	409a      	lsls	r2, r3
 80069d4:	69bb      	ldr	r3, [r7, #24]
 80069d6:	4013      	ands	r3, r2
 80069d8:	2b00      	cmp	r3, #0
 80069da:	f000 808f 	beq.w	8006afc <HAL_DMA_IRQHandler+0x460>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != 0U)
 80069de:	687b      	ldr	r3, [r7, #4]
 80069e0:	681b      	ldr	r3, [r3, #0]
 80069e2:	4a2c      	ldr	r2, [pc, #176]	@ (8006a94 <HAL_DMA_IRQHandler+0x3f8>)
 80069e4:	4293      	cmp	r3, r2
 80069e6:	d04a      	beq.n	8006a7e <HAL_DMA_IRQHandler+0x3e2>
 80069e8:	687b      	ldr	r3, [r7, #4]
 80069ea:	681b      	ldr	r3, [r3, #0]
 80069ec:	4a2a      	ldr	r2, [pc, #168]	@ (8006a98 <HAL_DMA_IRQHandler+0x3fc>)
 80069ee:	4293      	cmp	r3, r2
 80069f0:	d045      	beq.n	8006a7e <HAL_DMA_IRQHandler+0x3e2>
 80069f2:	687b      	ldr	r3, [r7, #4]
 80069f4:	681b      	ldr	r3, [r3, #0]
 80069f6:	4a29      	ldr	r2, [pc, #164]	@ (8006a9c <HAL_DMA_IRQHandler+0x400>)
 80069f8:	4293      	cmp	r3, r2
 80069fa:	d040      	beq.n	8006a7e <HAL_DMA_IRQHandler+0x3e2>
 80069fc:	687b      	ldr	r3, [r7, #4]
 80069fe:	681b      	ldr	r3, [r3, #0]
 8006a00:	4a27      	ldr	r2, [pc, #156]	@ (8006aa0 <HAL_DMA_IRQHandler+0x404>)
 8006a02:	4293      	cmp	r3, r2
 8006a04:	d03b      	beq.n	8006a7e <HAL_DMA_IRQHandler+0x3e2>
 8006a06:	687b      	ldr	r3, [r7, #4]
 8006a08:	681b      	ldr	r3, [r3, #0]
 8006a0a:	4a26      	ldr	r2, [pc, #152]	@ (8006aa4 <HAL_DMA_IRQHandler+0x408>)
 8006a0c:	4293      	cmp	r3, r2
 8006a0e:	d036      	beq.n	8006a7e <HAL_DMA_IRQHandler+0x3e2>
 8006a10:	687b      	ldr	r3, [r7, #4]
 8006a12:	681b      	ldr	r3, [r3, #0]
 8006a14:	4a24      	ldr	r2, [pc, #144]	@ (8006aa8 <HAL_DMA_IRQHandler+0x40c>)
 8006a16:	4293      	cmp	r3, r2
 8006a18:	d031      	beq.n	8006a7e <HAL_DMA_IRQHandler+0x3e2>
 8006a1a:	687b      	ldr	r3, [r7, #4]
 8006a1c:	681b      	ldr	r3, [r3, #0]
 8006a1e:	4a23      	ldr	r2, [pc, #140]	@ (8006aac <HAL_DMA_IRQHandler+0x410>)
 8006a20:	4293      	cmp	r3, r2
 8006a22:	d02c      	beq.n	8006a7e <HAL_DMA_IRQHandler+0x3e2>
 8006a24:	687b      	ldr	r3, [r7, #4]
 8006a26:	681b      	ldr	r3, [r3, #0]
 8006a28:	4a21      	ldr	r2, [pc, #132]	@ (8006ab0 <HAL_DMA_IRQHandler+0x414>)
 8006a2a:	4293      	cmp	r3, r2
 8006a2c:	d027      	beq.n	8006a7e <HAL_DMA_IRQHandler+0x3e2>
 8006a2e:	687b      	ldr	r3, [r7, #4]
 8006a30:	681b      	ldr	r3, [r3, #0]
 8006a32:	4a20      	ldr	r2, [pc, #128]	@ (8006ab4 <HAL_DMA_IRQHandler+0x418>)
 8006a34:	4293      	cmp	r3, r2
 8006a36:	d022      	beq.n	8006a7e <HAL_DMA_IRQHandler+0x3e2>
 8006a38:	687b      	ldr	r3, [r7, #4]
 8006a3a:	681b      	ldr	r3, [r3, #0]
 8006a3c:	4a1e      	ldr	r2, [pc, #120]	@ (8006ab8 <HAL_DMA_IRQHandler+0x41c>)
 8006a3e:	4293      	cmp	r3, r2
 8006a40:	d01d      	beq.n	8006a7e <HAL_DMA_IRQHandler+0x3e2>
 8006a42:	687b      	ldr	r3, [r7, #4]
 8006a44:	681b      	ldr	r3, [r3, #0]
 8006a46:	4a1d      	ldr	r2, [pc, #116]	@ (8006abc <HAL_DMA_IRQHandler+0x420>)
 8006a48:	4293      	cmp	r3, r2
 8006a4a:	d018      	beq.n	8006a7e <HAL_DMA_IRQHandler+0x3e2>
 8006a4c:	687b      	ldr	r3, [r7, #4]
 8006a4e:	681b      	ldr	r3, [r3, #0]
 8006a50:	4a1b      	ldr	r2, [pc, #108]	@ (8006ac0 <HAL_DMA_IRQHandler+0x424>)
 8006a52:	4293      	cmp	r3, r2
 8006a54:	d013      	beq.n	8006a7e <HAL_DMA_IRQHandler+0x3e2>
 8006a56:	687b      	ldr	r3, [r7, #4]
 8006a58:	681b      	ldr	r3, [r3, #0]
 8006a5a:	4a1a      	ldr	r2, [pc, #104]	@ (8006ac4 <HAL_DMA_IRQHandler+0x428>)
 8006a5c:	4293      	cmp	r3, r2
 8006a5e:	d00e      	beq.n	8006a7e <HAL_DMA_IRQHandler+0x3e2>
 8006a60:	687b      	ldr	r3, [r7, #4]
 8006a62:	681b      	ldr	r3, [r3, #0]
 8006a64:	4a18      	ldr	r2, [pc, #96]	@ (8006ac8 <HAL_DMA_IRQHandler+0x42c>)
 8006a66:	4293      	cmp	r3, r2
 8006a68:	d009      	beq.n	8006a7e <HAL_DMA_IRQHandler+0x3e2>
 8006a6a:	687b      	ldr	r3, [r7, #4]
 8006a6c:	681b      	ldr	r3, [r3, #0]
 8006a6e:	4a17      	ldr	r2, [pc, #92]	@ (8006acc <HAL_DMA_IRQHandler+0x430>)
 8006a70:	4293      	cmp	r3, r2
 8006a72:	d004      	beq.n	8006a7e <HAL_DMA_IRQHandler+0x3e2>
 8006a74:	687b      	ldr	r3, [r7, #4]
 8006a76:	681b      	ldr	r3, [r3, #0]
 8006a78:	4a15      	ldr	r2, [pc, #84]	@ (8006ad0 <HAL_DMA_IRQHandler+0x434>)
 8006a7a:	4293      	cmp	r3, r2
 8006a7c:	d12a      	bne.n	8006ad4 <HAL_DMA_IRQHandler+0x438>
 8006a7e:	687b      	ldr	r3, [r7, #4]
 8006a80:	681b      	ldr	r3, [r3, #0]
 8006a82:	681b      	ldr	r3, [r3, #0]
 8006a84:	f003 0302 	and.w	r3, r3, #2
 8006a88:	2b00      	cmp	r3, #0
 8006a8a:	bf14      	ite	ne
 8006a8c:	2301      	movne	r3, #1
 8006a8e:	2300      	moveq	r3, #0
 8006a90:	b2db      	uxtb	r3, r3
 8006a92:	e023      	b.n	8006adc <HAL_DMA_IRQHandler+0x440>
 8006a94:	40020010 	.word	0x40020010
 8006a98:	40020028 	.word	0x40020028
 8006a9c:	40020040 	.word	0x40020040
 8006aa0:	40020058 	.word	0x40020058
 8006aa4:	40020070 	.word	0x40020070
 8006aa8:	40020088 	.word	0x40020088
 8006aac:	400200a0 	.word	0x400200a0
 8006ab0:	400200b8 	.word	0x400200b8
 8006ab4:	40020410 	.word	0x40020410
 8006ab8:	40020428 	.word	0x40020428
 8006abc:	40020440 	.word	0x40020440
 8006ac0:	40020458 	.word	0x40020458
 8006ac4:	40020470 	.word	0x40020470
 8006ac8:	40020488 	.word	0x40020488
 8006acc:	400204a0 	.word	0x400204a0
 8006ad0:	400204b8 	.word	0x400204b8
 8006ad4:	687b      	ldr	r3, [r7, #4]
 8006ad6:	681b      	ldr	r3, [r3, #0]
 8006ad8:	681b      	ldr	r3, [r3, #0]
 8006ada:	2300      	movs	r3, #0
 8006adc:	2b00      	cmp	r3, #0
 8006ade:	d00d      	beq.n	8006afc <HAL_DMA_IRQHandler+0x460>
      {
        /* Clear the direct mode error flag */
        regs_dma->IFCR = DMA_FLAG_DMEIF0_4 << (hdma->StreamIndex & 0x1FU);
 8006ae0:	687b      	ldr	r3, [r7, #4]
 8006ae2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006ae4:	f003 031f 	and.w	r3, r3, #31
 8006ae8:	2204      	movs	r2, #4
 8006aea:	409a      	lsls	r2, r3
 8006aec:	6a3b      	ldr	r3, [r7, #32]
 8006aee:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8006af0:	687b      	ldr	r3, [r7, #4]
 8006af2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006af4:	f043 0204 	orr.w	r2, r3, #4
 8006af8:	687b      	ldr	r3, [r7, #4]
 8006afa:	655a      	str	r2, [r3, #84]	@ 0x54
      }
    }
    /* Half Transfer Complete Interrupt management ******************************/
    if ((tmpisr_dma & (DMA_FLAG_HTIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8006afc:	687b      	ldr	r3, [r7, #4]
 8006afe:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006b00:	f003 031f 	and.w	r3, r3, #31
 8006b04:	2210      	movs	r2, #16
 8006b06:	409a      	lsls	r2, r3
 8006b08:	69bb      	ldr	r3, [r7, #24]
 8006b0a:	4013      	ands	r3, r2
 8006b0c:	2b00      	cmp	r3, #0
 8006b0e:	f000 80a6 	beq.w	8006c5e <HAL_DMA_IRQHandler+0x5c2>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != 0U)
 8006b12:	687b      	ldr	r3, [r7, #4]
 8006b14:	681b      	ldr	r3, [r3, #0]
 8006b16:	4a85      	ldr	r2, [pc, #532]	@ (8006d2c <HAL_DMA_IRQHandler+0x690>)
 8006b18:	4293      	cmp	r3, r2
 8006b1a:	d04a      	beq.n	8006bb2 <HAL_DMA_IRQHandler+0x516>
 8006b1c:	687b      	ldr	r3, [r7, #4]
 8006b1e:	681b      	ldr	r3, [r3, #0]
 8006b20:	4a83      	ldr	r2, [pc, #524]	@ (8006d30 <HAL_DMA_IRQHandler+0x694>)
 8006b22:	4293      	cmp	r3, r2
 8006b24:	d045      	beq.n	8006bb2 <HAL_DMA_IRQHandler+0x516>
 8006b26:	687b      	ldr	r3, [r7, #4]
 8006b28:	681b      	ldr	r3, [r3, #0]
 8006b2a:	4a82      	ldr	r2, [pc, #520]	@ (8006d34 <HAL_DMA_IRQHandler+0x698>)
 8006b2c:	4293      	cmp	r3, r2
 8006b2e:	d040      	beq.n	8006bb2 <HAL_DMA_IRQHandler+0x516>
 8006b30:	687b      	ldr	r3, [r7, #4]
 8006b32:	681b      	ldr	r3, [r3, #0]
 8006b34:	4a80      	ldr	r2, [pc, #512]	@ (8006d38 <HAL_DMA_IRQHandler+0x69c>)
 8006b36:	4293      	cmp	r3, r2
 8006b38:	d03b      	beq.n	8006bb2 <HAL_DMA_IRQHandler+0x516>
 8006b3a:	687b      	ldr	r3, [r7, #4]
 8006b3c:	681b      	ldr	r3, [r3, #0]
 8006b3e:	4a7f      	ldr	r2, [pc, #508]	@ (8006d3c <HAL_DMA_IRQHandler+0x6a0>)
 8006b40:	4293      	cmp	r3, r2
 8006b42:	d036      	beq.n	8006bb2 <HAL_DMA_IRQHandler+0x516>
 8006b44:	687b      	ldr	r3, [r7, #4]
 8006b46:	681b      	ldr	r3, [r3, #0]
 8006b48:	4a7d      	ldr	r2, [pc, #500]	@ (8006d40 <HAL_DMA_IRQHandler+0x6a4>)
 8006b4a:	4293      	cmp	r3, r2
 8006b4c:	d031      	beq.n	8006bb2 <HAL_DMA_IRQHandler+0x516>
 8006b4e:	687b      	ldr	r3, [r7, #4]
 8006b50:	681b      	ldr	r3, [r3, #0]
 8006b52:	4a7c      	ldr	r2, [pc, #496]	@ (8006d44 <HAL_DMA_IRQHandler+0x6a8>)
 8006b54:	4293      	cmp	r3, r2
 8006b56:	d02c      	beq.n	8006bb2 <HAL_DMA_IRQHandler+0x516>
 8006b58:	687b      	ldr	r3, [r7, #4]
 8006b5a:	681b      	ldr	r3, [r3, #0]
 8006b5c:	4a7a      	ldr	r2, [pc, #488]	@ (8006d48 <HAL_DMA_IRQHandler+0x6ac>)
 8006b5e:	4293      	cmp	r3, r2
 8006b60:	d027      	beq.n	8006bb2 <HAL_DMA_IRQHandler+0x516>
 8006b62:	687b      	ldr	r3, [r7, #4]
 8006b64:	681b      	ldr	r3, [r3, #0]
 8006b66:	4a79      	ldr	r2, [pc, #484]	@ (8006d4c <HAL_DMA_IRQHandler+0x6b0>)
 8006b68:	4293      	cmp	r3, r2
 8006b6a:	d022      	beq.n	8006bb2 <HAL_DMA_IRQHandler+0x516>
 8006b6c:	687b      	ldr	r3, [r7, #4]
 8006b6e:	681b      	ldr	r3, [r3, #0]
 8006b70:	4a77      	ldr	r2, [pc, #476]	@ (8006d50 <HAL_DMA_IRQHandler+0x6b4>)
 8006b72:	4293      	cmp	r3, r2
 8006b74:	d01d      	beq.n	8006bb2 <HAL_DMA_IRQHandler+0x516>
 8006b76:	687b      	ldr	r3, [r7, #4]
 8006b78:	681b      	ldr	r3, [r3, #0]
 8006b7a:	4a76      	ldr	r2, [pc, #472]	@ (8006d54 <HAL_DMA_IRQHandler+0x6b8>)
 8006b7c:	4293      	cmp	r3, r2
 8006b7e:	d018      	beq.n	8006bb2 <HAL_DMA_IRQHandler+0x516>
 8006b80:	687b      	ldr	r3, [r7, #4]
 8006b82:	681b      	ldr	r3, [r3, #0]
 8006b84:	4a74      	ldr	r2, [pc, #464]	@ (8006d58 <HAL_DMA_IRQHandler+0x6bc>)
 8006b86:	4293      	cmp	r3, r2
 8006b88:	d013      	beq.n	8006bb2 <HAL_DMA_IRQHandler+0x516>
 8006b8a:	687b      	ldr	r3, [r7, #4]
 8006b8c:	681b      	ldr	r3, [r3, #0]
 8006b8e:	4a73      	ldr	r2, [pc, #460]	@ (8006d5c <HAL_DMA_IRQHandler+0x6c0>)
 8006b90:	4293      	cmp	r3, r2
 8006b92:	d00e      	beq.n	8006bb2 <HAL_DMA_IRQHandler+0x516>
 8006b94:	687b      	ldr	r3, [r7, #4]
 8006b96:	681b      	ldr	r3, [r3, #0]
 8006b98:	4a71      	ldr	r2, [pc, #452]	@ (8006d60 <HAL_DMA_IRQHandler+0x6c4>)
 8006b9a:	4293      	cmp	r3, r2
 8006b9c:	d009      	beq.n	8006bb2 <HAL_DMA_IRQHandler+0x516>
 8006b9e:	687b      	ldr	r3, [r7, #4]
 8006ba0:	681b      	ldr	r3, [r3, #0]
 8006ba2:	4a70      	ldr	r2, [pc, #448]	@ (8006d64 <HAL_DMA_IRQHandler+0x6c8>)
 8006ba4:	4293      	cmp	r3, r2
 8006ba6:	d004      	beq.n	8006bb2 <HAL_DMA_IRQHandler+0x516>
 8006ba8:	687b      	ldr	r3, [r7, #4]
 8006baa:	681b      	ldr	r3, [r3, #0]
 8006bac:	4a6e      	ldr	r2, [pc, #440]	@ (8006d68 <HAL_DMA_IRQHandler+0x6cc>)
 8006bae:	4293      	cmp	r3, r2
 8006bb0:	d10a      	bne.n	8006bc8 <HAL_DMA_IRQHandler+0x52c>
 8006bb2:	687b      	ldr	r3, [r7, #4]
 8006bb4:	681b      	ldr	r3, [r3, #0]
 8006bb6:	681b      	ldr	r3, [r3, #0]
 8006bb8:	f003 0308 	and.w	r3, r3, #8
 8006bbc:	2b00      	cmp	r3, #0
 8006bbe:	bf14      	ite	ne
 8006bc0:	2301      	movne	r3, #1
 8006bc2:	2300      	moveq	r3, #0
 8006bc4:	b2db      	uxtb	r3, r3
 8006bc6:	e009      	b.n	8006bdc <HAL_DMA_IRQHandler+0x540>
 8006bc8:	687b      	ldr	r3, [r7, #4]
 8006bca:	681b      	ldr	r3, [r3, #0]
 8006bcc:	681b      	ldr	r3, [r3, #0]
 8006bce:	f003 0304 	and.w	r3, r3, #4
 8006bd2:	2b00      	cmp	r3, #0
 8006bd4:	bf14      	ite	ne
 8006bd6:	2301      	movne	r3, #1
 8006bd8:	2300      	moveq	r3, #0
 8006bda:	b2db      	uxtb	r3, r3
 8006bdc:	2b00      	cmp	r3, #0
 8006bde:	d03e      	beq.n	8006c5e <HAL_DMA_IRQHandler+0x5c2>
      {
        /* Clear the half transfer complete flag */
        regs_dma->IFCR = DMA_FLAG_HTIF0_4 << (hdma->StreamIndex & 0x1FU);
 8006be0:	687b      	ldr	r3, [r7, #4]
 8006be2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006be4:	f003 031f 	and.w	r3, r3, #31
 8006be8:	2210      	movs	r2, #16
 8006bea:	409a      	lsls	r2, r3
 8006bec:	6a3b      	ldr	r3, [r7, #32]
 8006bee:	609a      	str	r2, [r3, #8]

        /* Multi_Buffering mode enabled */
        if(((((DMA_Stream_TypeDef   *)hdma->Instance)->CR) & (uint32_t)(DMA_SxCR_DBM)) != 0U)
 8006bf0:	687b      	ldr	r3, [r7, #4]
 8006bf2:	681b      	ldr	r3, [r3, #0]
 8006bf4:	681b      	ldr	r3, [r3, #0]
 8006bf6:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8006bfa:	2b00      	cmp	r3, #0
 8006bfc:	d018      	beq.n	8006c30 <HAL_DMA_IRQHandler+0x594>
        {
          /* Current memory buffer used is Memory 0 */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CT) == 0U)
 8006bfe:	687b      	ldr	r3, [r7, #4]
 8006c00:	681b      	ldr	r3, [r3, #0]
 8006c02:	681b      	ldr	r3, [r3, #0]
 8006c04:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8006c08:	2b00      	cmp	r3, #0
 8006c0a:	d108      	bne.n	8006c1e <HAL_DMA_IRQHandler+0x582>
          {
            if(hdma->XferHalfCpltCallback != NULL)
 8006c0c:	687b      	ldr	r3, [r7, #4]
 8006c0e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006c10:	2b00      	cmp	r3, #0
 8006c12:	d024      	beq.n	8006c5e <HAL_DMA_IRQHandler+0x5c2>
            {
              /* Half transfer callback */
              hdma->XferHalfCpltCallback(hdma);
 8006c14:	687b      	ldr	r3, [r7, #4]
 8006c16:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006c18:	6878      	ldr	r0, [r7, #4]
 8006c1a:	4798      	blx	r3
 8006c1c:	e01f      	b.n	8006c5e <HAL_DMA_IRQHandler+0x5c2>
            }
          }
          /* Current memory buffer used is Memory 1 */
          else
          {
            if(hdma->XferM1HalfCpltCallback != NULL)
 8006c1e:	687b      	ldr	r3, [r7, #4]
 8006c20:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8006c22:	2b00      	cmp	r3, #0
 8006c24:	d01b      	beq.n	8006c5e <HAL_DMA_IRQHandler+0x5c2>
            {
              /* Half transfer callback */
              hdma->XferM1HalfCpltCallback(hdma);
 8006c26:	687b      	ldr	r3, [r7, #4]
 8006c28:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8006c2a:	6878      	ldr	r0, [r7, #4]
 8006c2c:	4798      	blx	r3
 8006c2e:	e016      	b.n	8006c5e <HAL_DMA_IRQHandler+0x5c2>
          }
        }
        else
        {
          /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CIRC) == 0U)
 8006c30:	687b      	ldr	r3, [r7, #4]
 8006c32:	681b      	ldr	r3, [r3, #0]
 8006c34:	681b      	ldr	r3, [r3, #0]
 8006c36:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006c3a:	2b00      	cmp	r3, #0
 8006c3c:	d107      	bne.n	8006c4e <HAL_DMA_IRQHandler+0x5b2>
          {
            /* Disable the half transfer interrupt */
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_HT);
 8006c3e:	687b      	ldr	r3, [r7, #4]
 8006c40:	681b      	ldr	r3, [r3, #0]
 8006c42:	681a      	ldr	r2, [r3, #0]
 8006c44:	687b      	ldr	r3, [r7, #4]
 8006c46:	681b      	ldr	r3, [r3, #0]
 8006c48:	f022 0208 	bic.w	r2, r2, #8
 8006c4c:	601a      	str	r2, [r3, #0]
          }

          if(hdma->XferHalfCpltCallback != NULL)
 8006c4e:	687b      	ldr	r3, [r7, #4]
 8006c50:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006c52:	2b00      	cmp	r3, #0
 8006c54:	d003      	beq.n	8006c5e <HAL_DMA_IRQHandler+0x5c2>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8006c56:	687b      	ldr	r3, [r7, #4]
 8006c58:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006c5a:	6878      	ldr	r0, [r7, #4]
 8006c5c:	4798      	blx	r3
          }
        }
      }
    }
    /* Transfer Complete Interrupt management ***********************************/
    if ((tmpisr_dma & (DMA_FLAG_TCIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8006c5e:	687b      	ldr	r3, [r7, #4]
 8006c60:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006c62:	f003 031f 	and.w	r3, r3, #31
 8006c66:	2220      	movs	r2, #32
 8006c68:	409a      	lsls	r2, r3
 8006c6a:	69bb      	ldr	r3, [r7, #24]
 8006c6c:	4013      	ands	r3, r2
 8006c6e:	2b00      	cmp	r3, #0
 8006c70:	f000 8110 	beq.w	8006e94 <HAL_DMA_IRQHandler+0x7f8>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != 0U)
 8006c74:	687b      	ldr	r3, [r7, #4]
 8006c76:	681b      	ldr	r3, [r3, #0]
 8006c78:	4a2c      	ldr	r2, [pc, #176]	@ (8006d2c <HAL_DMA_IRQHandler+0x690>)
 8006c7a:	4293      	cmp	r3, r2
 8006c7c:	d04a      	beq.n	8006d14 <HAL_DMA_IRQHandler+0x678>
 8006c7e:	687b      	ldr	r3, [r7, #4]
 8006c80:	681b      	ldr	r3, [r3, #0]
 8006c82:	4a2b      	ldr	r2, [pc, #172]	@ (8006d30 <HAL_DMA_IRQHandler+0x694>)
 8006c84:	4293      	cmp	r3, r2
 8006c86:	d045      	beq.n	8006d14 <HAL_DMA_IRQHandler+0x678>
 8006c88:	687b      	ldr	r3, [r7, #4]
 8006c8a:	681b      	ldr	r3, [r3, #0]
 8006c8c:	4a29      	ldr	r2, [pc, #164]	@ (8006d34 <HAL_DMA_IRQHandler+0x698>)
 8006c8e:	4293      	cmp	r3, r2
 8006c90:	d040      	beq.n	8006d14 <HAL_DMA_IRQHandler+0x678>
 8006c92:	687b      	ldr	r3, [r7, #4]
 8006c94:	681b      	ldr	r3, [r3, #0]
 8006c96:	4a28      	ldr	r2, [pc, #160]	@ (8006d38 <HAL_DMA_IRQHandler+0x69c>)
 8006c98:	4293      	cmp	r3, r2
 8006c9a:	d03b      	beq.n	8006d14 <HAL_DMA_IRQHandler+0x678>
 8006c9c:	687b      	ldr	r3, [r7, #4]
 8006c9e:	681b      	ldr	r3, [r3, #0]
 8006ca0:	4a26      	ldr	r2, [pc, #152]	@ (8006d3c <HAL_DMA_IRQHandler+0x6a0>)
 8006ca2:	4293      	cmp	r3, r2
 8006ca4:	d036      	beq.n	8006d14 <HAL_DMA_IRQHandler+0x678>
 8006ca6:	687b      	ldr	r3, [r7, #4]
 8006ca8:	681b      	ldr	r3, [r3, #0]
 8006caa:	4a25      	ldr	r2, [pc, #148]	@ (8006d40 <HAL_DMA_IRQHandler+0x6a4>)
 8006cac:	4293      	cmp	r3, r2
 8006cae:	d031      	beq.n	8006d14 <HAL_DMA_IRQHandler+0x678>
 8006cb0:	687b      	ldr	r3, [r7, #4]
 8006cb2:	681b      	ldr	r3, [r3, #0]
 8006cb4:	4a23      	ldr	r2, [pc, #140]	@ (8006d44 <HAL_DMA_IRQHandler+0x6a8>)
 8006cb6:	4293      	cmp	r3, r2
 8006cb8:	d02c      	beq.n	8006d14 <HAL_DMA_IRQHandler+0x678>
 8006cba:	687b      	ldr	r3, [r7, #4]
 8006cbc:	681b      	ldr	r3, [r3, #0]
 8006cbe:	4a22      	ldr	r2, [pc, #136]	@ (8006d48 <HAL_DMA_IRQHandler+0x6ac>)
 8006cc0:	4293      	cmp	r3, r2
 8006cc2:	d027      	beq.n	8006d14 <HAL_DMA_IRQHandler+0x678>
 8006cc4:	687b      	ldr	r3, [r7, #4]
 8006cc6:	681b      	ldr	r3, [r3, #0]
 8006cc8:	4a20      	ldr	r2, [pc, #128]	@ (8006d4c <HAL_DMA_IRQHandler+0x6b0>)
 8006cca:	4293      	cmp	r3, r2
 8006ccc:	d022      	beq.n	8006d14 <HAL_DMA_IRQHandler+0x678>
 8006cce:	687b      	ldr	r3, [r7, #4]
 8006cd0:	681b      	ldr	r3, [r3, #0]
 8006cd2:	4a1f      	ldr	r2, [pc, #124]	@ (8006d50 <HAL_DMA_IRQHandler+0x6b4>)
 8006cd4:	4293      	cmp	r3, r2
 8006cd6:	d01d      	beq.n	8006d14 <HAL_DMA_IRQHandler+0x678>
 8006cd8:	687b      	ldr	r3, [r7, #4]
 8006cda:	681b      	ldr	r3, [r3, #0]
 8006cdc:	4a1d      	ldr	r2, [pc, #116]	@ (8006d54 <HAL_DMA_IRQHandler+0x6b8>)
 8006cde:	4293      	cmp	r3, r2
 8006ce0:	d018      	beq.n	8006d14 <HAL_DMA_IRQHandler+0x678>
 8006ce2:	687b      	ldr	r3, [r7, #4]
 8006ce4:	681b      	ldr	r3, [r3, #0]
 8006ce6:	4a1c      	ldr	r2, [pc, #112]	@ (8006d58 <HAL_DMA_IRQHandler+0x6bc>)
 8006ce8:	4293      	cmp	r3, r2
 8006cea:	d013      	beq.n	8006d14 <HAL_DMA_IRQHandler+0x678>
 8006cec:	687b      	ldr	r3, [r7, #4]
 8006cee:	681b      	ldr	r3, [r3, #0]
 8006cf0:	4a1a      	ldr	r2, [pc, #104]	@ (8006d5c <HAL_DMA_IRQHandler+0x6c0>)
 8006cf2:	4293      	cmp	r3, r2
 8006cf4:	d00e      	beq.n	8006d14 <HAL_DMA_IRQHandler+0x678>
 8006cf6:	687b      	ldr	r3, [r7, #4]
 8006cf8:	681b      	ldr	r3, [r3, #0]
 8006cfa:	4a19      	ldr	r2, [pc, #100]	@ (8006d60 <HAL_DMA_IRQHandler+0x6c4>)
 8006cfc:	4293      	cmp	r3, r2
 8006cfe:	d009      	beq.n	8006d14 <HAL_DMA_IRQHandler+0x678>
 8006d00:	687b      	ldr	r3, [r7, #4]
 8006d02:	681b      	ldr	r3, [r3, #0]
 8006d04:	4a17      	ldr	r2, [pc, #92]	@ (8006d64 <HAL_DMA_IRQHandler+0x6c8>)
 8006d06:	4293      	cmp	r3, r2
 8006d08:	d004      	beq.n	8006d14 <HAL_DMA_IRQHandler+0x678>
 8006d0a:	687b      	ldr	r3, [r7, #4]
 8006d0c:	681b      	ldr	r3, [r3, #0]
 8006d0e:	4a16      	ldr	r2, [pc, #88]	@ (8006d68 <HAL_DMA_IRQHandler+0x6cc>)
 8006d10:	4293      	cmp	r3, r2
 8006d12:	d12b      	bne.n	8006d6c <HAL_DMA_IRQHandler+0x6d0>
 8006d14:	687b      	ldr	r3, [r7, #4]
 8006d16:	681b      	ldr	r3, [r3, #0]
 8006d18:	681b      	ldr	r3, [r3, #0]
 8006d1a:	f003 0310 	and.w	r3, r3, #16
 8006d1e:	2b00      	cmp	r3, #0
 8006d20:	bf14      	ite	ne
 8006d22:	2301      	movne	r3, #1
 8006d24:	2300      	moveq	r3, #0
 8006d26:	b2db      	uxtb	r3, r3
 8006d28:	e02a      	b.n	8006d80 <HAL_DMA_IRQHandler+0x6e4>
 8006d2a:	bf00      	nop
 8006d2c:	40020010 	.word	0x40020010
 8006d30:	40020028 	.word	0x40020028
 8006d34:	40020040 	.word	0x40020040
 8006d38:	40020058 	.word	0x40020058
 8006d3c:	40020070 	.word	0x40020070
 8006d40:	40020088 	.word	0x40020088
 8006d44:	400200a0 	.word	0x400200a0
 8006d48:	400200b8 	.word	0x400200b8
 8006d4c:	40020410 	.word	0x40020410
 8006d50:	40020428 	.word	0x40020428
 8006d54:	40020440 	.word	0x40020440
 8006d58:	40020458 	.word	0x40020458
 8006d5c:	40020470 	.word	0x40020470
 8006d60:	40020488 	.word	0x40020488
 8006d64:	400204a0 	.word	0x400204a0
 8006d68:	400204b8 	.word	0x400204b8
 8006d6c:	687b      	ldr	r3, [r7, #4]
 8006d6e:	681b      	ldr	r3, [r3, #0]
 8006d70:	681b      	ldr	r3, [r3, #0]
 8006d72:	f003 0302 	and.w	r3, r3, #2
 8006d76:	2b00      	cmp	r3, #0
 8006d78:	bf14      	ite	ne
 8006d7a:	2301      	movne	r3, #1
 8006d7c:	2300      	moveq	r3, #0
 8006d7e:	b2db      	uxtb	r3, r3
 8006d80:	2b00      	cmp	r3, #0
 8006d82:	f000 8087 	beq.w	8006e94 <HAL_DMA_IRQHandler+0x7f8>
      {
        /* Clear the transfer complete flag */
        regs_dma->IFCR = DMA_FLAG_TCIF0_4 << (hdma->StreamIndex & 0x1FU);
 8006d86:	687b      	ldr	r3, [r7, #4]
 8006d88:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006d8a:	f003 031f 	and.w	r3, r3, #31
 8006d8e:	2220      	movs	r2, #32
 8006d90:	409a      	lsls	r2, r3
 8006d92:	6a3b      	ldr	r3, [r7, #32]
 8006d94:	609a      	str	r2, [r3, #8]

        if(HAL_DMA_STATE_ABORT == hdma->State)
 8006d96:	687b      	ldr	r3, [r7, #4]
 8006d98:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8006d9c:	b2db      	uxtb	r3, r3
 8006d9e:	2b04      	cmp	r3, #4
 8006da0:	d139      	bne.n	8006e16 <HAL_DMA_IRQHandler+0x77a>
        {
          /* Disable all the transfer interrupts */
          ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8006da2:	687b      	ldr	r3, [r7, #4]
 8006da4:	681b      	ldr	r3, [r3, #0]
 8006da6:	681a      	ldr	r2, [r3, #0]
 8006da8:	687b      	ldr	r3, [r7, #4]
 8006daa:	681b      	ldr	r3, [r3, #0]
 8006dac:	f022 0216 	bic.w	r2, r2, #22
 8006db0:	601a      	str	r2, [r3, #0]
          ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR &= ~(DMA_IT_FE);
 8006db2:	687b      	ldr	r3, [r7, #4]
 8006db4:	681b      	ldr	r3, [r3, #0]
 8006db6:	695a      	ldr	r2, [r3, #20]
 8006db8:	687b      	ldr	r3, [r7, #4]
 8006dba:	681b      	ldr	r3, [r3, #0]
 8006dbc:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8006dc0:	615a      	str	r2, [r3, #20]

          if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8006dc2:	687b      	ldr	r3, [r7, #4]
 8006dc4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006dc6:	2b00      	cmp	r3, #0
 8006dc8:	d103      	bne.n	8006dd2 <HAL_DMA_IRQHandler+0x736>
 8006dca:	687b      	ldr	r3, [r7, #4]
 8006dcc:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8006dce:	2b00      	cmp	r3, #0
 8006dd0:	d007      	beq.n	8006de2 <HAL_DMA_IRQHandler+0x746>
          {
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_HT);
 8006dd2:	687b      	ldr	r3, [r7, #4]
 8006dd4:	681b      	ldr	r3, [r3, #0]
 8006dd6:	681a      	ldr	r2, [r3, #0]
 8006dd8:	687b      	ldr	r3, [r7, #4]
 8006dda:	681b      	ldr	r3, [r3, #0]
 8006ddc:	f022 0208 	bic.w	r2, r2, #8
 8006de0:	601a      	str	r2, [r3, #0]
          }

          /* Clear all interrupt flags at correct offset within the register */
          regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 8006de2:	687b      	ldr	r3, [r7, #4]
 8006de4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006de6:	f003 031f 	and.w	r3, r3, #31
 8006dea:	223f      	movs	r2, #63	@ 0x3f
 8006dec:	409a      	lsls	r2, r3
 8006dee:	6a3b      	ldr	r3, [r7, #32]
 8006df0:	609a      	str	r2, [r3, #8]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8006df2:	687b      	ldr	r3, [r7, #4]
 8006df4:	2201      	movs	r2, #1
 8006df6:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8006dfa:	687b      	ldr	r3, [r7, #4]
 8006dfc:	2200      	movs	r2, #0
 8006dfe:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

          if(hdma->XferAbortCallback != NULL)
 8006e02:	687b      	ldr	r3, [r7, #4]
 8006e04:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006e06:	2b00      	cmp	r3, #0
 8006e08:	f000 834a 	beq.w	80074a0 <HAL_DMA_IRQHandler+0xe04>
          {
            hdma->XferAbortCallback(hdma);
 8006e0c:	687b      	ldr	r3, [r7, #4]
 8006e0e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006e10:	6878      	ldr	r0, [r7, #4]
 8006e12:	4798      	blx	r3
          }
          return;
 8006e14:	e344      	b.n	80074a0 <HAL_DMA_IRQHandler+0xe04>
        }

        if(((((DMA_Stream_TypeDef   *)hdma->Instance)->CR) & (uint32_t)(DMA_SxCR_DBM)) != 0U)
 8006e16:	687b      	ldr	r3, [r7, #4]
 8006e18:	681b      	ldr	r3, [r3, #0]
 8006e1a:	681b      	ldr	r3, [r3, #0]
 8006e1c:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8006e20:	2b00      	cmp	r3, #0
 8006e22:	d018      	beq.n	8006e56 <HAL_DMA_IRQHandler+0x7ba>
        {
          /* Current memory buffer used is Memory 0 */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CT) == 0U)
 8006e24:	687b      	ldr	r3, [r7, #4]
 8006e26:	681b      	ldr	r3, [r3, #0]
 8006e28:	681b      	ldr	r3, [r3, #0]
 8006e2a:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8006e2e:	2b00      	cmp	r3, #0
 8006e30:	d108      	bne.n	8006e44 <HAL_DMA_IRQHandler+0x7a8>
          {
            if(hdma->XferM1CpltCallback != NULL)
 8006e32:	687b      	ldr	r3, [r7, #4]
 8006e34:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006e36:	2b00      	cmp	r3, #0
 8006e38:	d02c      	beq.n	8006e94 <HAL_DMA_IRQHandler+0x7f8>
            {
              /* Transfer complete Callback for memory1 */
              hdma->XferM1CpltCallback(hdma);
 8006e3a:	687b      	ldr	r3, [r7, #4]
 8006e3c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006e3e:	6878      	ldr	r0, [r7, #4]
 8006e40:	4798      	blx	r3
 8006e42:	e027      	b.n	8006e94 <HAL_DMA_IRQHandler+0x7f8>
            }
          }
          /* Current memory buffer used is Memory 1 */
          else
          {
            if(hdma->XferCpltCallback != NULL)
 8006e44:	687b      	ldr	r3, [r7, #4]
 8006e46:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006e48:	2b00      	cmp	r3, #0
 8006e4a:	d023      	beq.n	8006e94 <HAL_DMA_IRQHandler+0x7f8>
            {
              /* Transfer complete Callback for memory0 */
              hdma->XferCpltCallback(hdma);
 8006e4c:	687b      	ldr	r3, [r7, #4]
 8006e4e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006e50:	6878      	ldr	r0, [r7, #4]
 8006e52:	4798      	blx	r3
 8006e54:	e01e      	b.n	8006e94 <HAL_DMA_IRQHandler+0x7f8>
          }
        }
        /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
        else
        {
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CIRC) == 0U)
 8006e56:	687b      	ldr	r3, [r7, #4]
 8006e58:	681b      	ldr	r3, [r3, #0]
 8006e5a:	681b      	ldr	r3, [r3, #0]
 8006e5c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006e60:	2b00      	cmp	r3, #0
 8006e62:	d10f      	bne.n	8006e84 <HAL_DMA_IRQHandler+0x7e8>
          {
            /* Disable the transfer complete interrupt */
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC);
 8006e64:	687b      	ldr	r3, [r7, #4]
 8006e66:	681b      	ldr	r3, [r3, #0]
 8006e68:	681a      	ldr	r2, [r3, #0]
 8006e6a:	687b      	ldr	r3, [r7, #4]
 8006e6c:	681b      	ldr	r3, [r3, #0]
 8006e6e:	f022 0210 	bic.w	r2, r2, #16
 8006e72:	601a      	str	r2, [r3, #0]

            /* Change the DMA state */
            hdma->State = HAL_DMA_STATE_READY;
 8006e74:	687b      	ldr	r3, [r7, #4]
 8006e76:	2201      	movs	r2, #1
 8006e78:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

            /* Process Unlocked */
            __HAL_UNLOCK(hdma);
 8006e7c:	687b      	ldr	r3, [r7, #4]
 8006e7e:	2200      	movs	r2, #0
 8006e80:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
          }

          if(hdma->XferCpltCallback != NULL)
 8006e84:	687b      	ldr	r3, [r7, #4]
 8006e86:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006e88:	2b00      	cmp	r3, #0
 8006e8a:	d003      	beq.n	8006e94 <HAL_DMA_IRQHandler+0x7f8>
          {
            /* Transfer complete callback */
            hdma->XferCpltCallback(hdma);
 8006e8c:	687b      	ldr	r3, [r7, #4]
 8006e8e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006e90:	6878      	ldr	r0, [r7, #4]
 8006e92:	4798      	blx	r3
        }
      }
    }

    /* manage error case */
    if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8006e94:	687b      	ldr	r3, [r7, #4]
 8006e96:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006e98:	2b00      	cmp	r3, #0
 8006e9a:	f000 8306 	beq.w	80074aa <HAL_DMA_IRQHandler+0xe0e>
    {
      if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != 0U)
 8006e9e:	687b      	ldr	r3, [r7, #4]
 8006ea0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006ea2:	f003 0301 	and.w	r3, r3, #1
 8006ea6:	2b00      	cmp	r3, #0
 8006ea8:	f000 8088 	beq.w	8006fbc <HAL_DMA_IRQHandler+0x920>
      {
        hdma->State = HAL_DMA_STATE_ABORT;
 8006eac:	687b      	ldr	r3, [r7, #4]
 8006eae:	2204      	movs	r2, #4
 8006eb0:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Disable the stream */
        __HAL_DMA_DISABLE(hdma);
 8006eb4:	687b      	ldr	r3, [r7, #4]
 8006eb6:	681b      	ldr	r3, [r3, #0]
 8006eb8:	4a7a      	ldr	r2, [pc, #488]	@ (80070a4 <HAL_DMA_IRQHandler+0xa08>)
 8006eba:	4293      	cmp	r3, r2
 8006ebc:	d04a      	beq.n	8006f54 <HAL_DMA_IRQHandler+0x8b8>
 8006ebe:	687b      	ldr	r3, [r7, #4]
 8006ec0:	681b      	ldr	r3, [r3, #0]
 8006ec2:	4a79      	ldr	r2, [pc, #484]	@ (80070a8 <HAL_DMA_IRQHandler+0xa0c>)
 8006ec4:	4293      	cmp	r3, r2
 8006ec6:	d045      	beq.n	8006f54 <HAL_DMA_IRQHandler+0x8b8>
 8006ec8:	687b      	ldr	r3, [r7, #4]
 8006eca:	681b      	ldr	r3, [r3, #0]
 8006ecc:	4a77      	ldr	r2, [pc, #476]	@ (80070ac <HAL_DMA_IRQHandler+0xa10>)
 8006ece:	4293      	cmp	r3, r2
 8006ed0:	d040      	beq.n	8006f54 <HAL_DMA_IRQHandler+0x8b8>
 8006ed2:	687b      	ldr	r3, [r7, #4]
 8006ed4:	681b      	ldr	r3, [r3, #0]
 8006ed6:	4a76      	ldr	r2, [pc, #472]	@ (80070b0 <HAL_DMA_IRQHandler+0xa14>)
 8006ed8:	4293      	cmp	r3, r2
 8006eda:	d03b      	beq.n	8006f54 <HAL_DMA_IRQHandler+0x8b8>
 8006edc:	687b      	ldr	r3, [r7, #4]
 8006ede:	681b      	ldr	r3, [r3, #0]
 8006ee0:	4a74      	ldr	r2, [pc, #464]	@ (80070b4 <HAL_DMA_IRQHandler+0xa18>)
 8006ee2:	4293      	cmp	r3, r2
 8006ee4:	d036      	beq.n	8006f54 <HAL_DMA_IRQHandler+0x8b8>
 8006ee6:	687b      	ldr	r3, [r7, #4]
 8006ee8:	681b      	ldr	r3, [r3, #0]
 8006eea:	4a73      	ldr	r2, [pc, #460]	@ (80070b8 <HAL_DMA_IRQHandler+0xa1c>)
 8006eec:	4293      	cmp	r3, r2
 8006eee:	d031      	beq.n	8006f54 <HAL_DMA_IRQHandler+0x8b8>
 8006ef0:	687b      	ldr	r3, [r7, #4]
 8006ef2:	681b      	ldr	r3, [r3, #0]
 8006ef4:	4a71      	ldr	r2, [pc, #452]	@ (80070bc <HAL_DMA_IRQHandler+0xa20>)
 8006ef6:	4293      	cmp	r3, r2
 8006ef8:	d02c      	beq.n	8006f54 <HAL_DMA_IRQHandler+0x8b8>
 8006efa:	687b      	ldr	r3, [r7, #4]
 8006efc:	681b      	ldr	r3, [r3, #0]
 8006efe:	4a70      	ldr	r2, [pc, #448]	@ (80070c0 <HAL_DMA_IRQHandler+0xa24>)
 8006f00:	4293      	cmp	r3, r2
 8006f02:	d027      	beq.n	8006f54 <HAL_DMA_IRQHandler+0x8b8>
 8006f04:	687b      	ldr	r3, [r7, #4]
 8006f06:	681b      	ldr	r3, [r3, #0]
 8006f08:	4a6e      	ldr	r2, [pc, #440]	@ (80070c4 <HAL_DMA_IRQHandler+0xa28>)
 8006f0a:	4293      	cmp	r3, r2
 8006f0c:	d022      	beq.n	8006f54 <HAL_DMA_IRQHandler+0x8b8>
 8006f0e:	687b      	ldr	r3, [r7, #4]
 8006f10:	681b      	ldr	r3, [r3, #0]
 8006f12:	4a6d      	ldr	r2, [pc, #436]	@ (80070c8 <HAL_DMA_IRQHandler+0xa2c>)
 8006f14:	4293      	cmp	r3, r2
 8006f16:	d01d      	beq.n	8006f54 <HAL_DMA_IRQHandler+0x8b8>
 8006f18:	687b      	ldr	r3, [r7, #4]
 8006f1a:	681b      	ldr	r3, [r3, #0]
 8006f1c:	4a6b      	ldr	r2, [pc, #428]	@ (80070cc <HAL_DMA_IRQHandler+0xa30>)
 8006f1e:	4293      	cmp	r3, r2
 8006f20:	d018      	beq.n	8006f54 <HAL_DMA_IRQHandler+0x8b8>
 8006f22:	687b      	ldr	r3, [r7, #4]
 8006f24:	681b      	ldr	r3, [r3, #0]
 8006f26:	4a6a      	ldr	r2, [pc, #424]	@ (80070d0 <HAL_DMA_IRQHandler+0xa34>)
 8006f28:	4293      	cmp	r3, r2
 8006f2a:	d013      	beq.n	8006f54 <HAL_DMA_IRQHandler+0x8b8>
 8006f2c:	687b      	ldr	r3, [r7, #4]
 8006f2e:	681b      	ldr	r3, [r3, #0]
 8006f30:	4a68      	ldr	r2, [pc, #416]	@ (80070d4 <HAL_DMA_IRQHandler+0xa38>)
 8006f32:	4293      	cmp	r3, r2
 8006f34:	d00e      	beq.n	8006f54 <HAL_DMA_IRQHandler+0x8b8>
 8006f36:	687b      	ldr	r3, [r7, #4]
 8006f38:	681b      	ldr	r3, [r3, #0]
 8006f3a:	4a67      	ldr	r2, [pc, #412]	@ (80070d8 <HAL_DMA_IRQHandler+0xa3c>)
 8006f3c:	4293      	cmp	r3, r2
 8006f3e:	d009      	beq.n	8006f54 <HAL_DMA_IRQHandler+0x8b8>
 8006f40:	687b      	ldr	r3, [r7, #4]
 8006f42:	681b      	ldr	r3, [r3, #0]
 8006f44:	4a65      	ldr	r2, [pc, #404]	@ (80070dc <HAL_DMA_IRQHandler+0xa40>)
 8006f46:	4293      	cmp	r3, r2
 8006f48:	d004      	beq.n	8006f54 <HAL_DMA_IRQHandler+0x8b8>
 8006f4a:	687b      	ldr	r3, [r7, #4]
 8006f4c:	681b      	ldr	r3, [r3, #0]
 8006f4e:	4a64      	ldr	r2, [pc, #400]	@ (80070e0 <HAL_DMA_IRQHandler+0xa44>)
 8006f50:	4293      	cmp	r3, r2
 8006f52:	d108      	bne.n	8006f66 <HAL_DMA_IRQHandler+0x8ca>
 8006f54:	687b      	ldr	r3, [r7, #4]
 8006f56:	681b      	ldr	r3, [r3, #0]
 8006f58:	681a      	ldr	r2, [r3, #0]
 8006f5a:	687b      	ldr	r3, [r7, #4]
 8006f5c:	681b      	ldr	r3, [r3, #0]
 8006f5e:	f022 0201 	bic.w	r2, r2, #1
 8006f62:	601a      	str	r2, [r3, #0]
 8006f64:	e007      	b.n	8006f76 <HAL_DMA_IRQHandler+0x8da>
 8006f66:	687b      	ldr	r3, [r7, #4]
 8006f68:	681b      	ldr	r3, [r3, #0]
 8006f6a:	681a      	ldr	r2, [r3, #0]
 8006f6c:	687b      	ldr	r3, [r7, #4]
 8006f6e:	681b      	ldr	r3, [r3, #0]
 8006f70:	f022 0201 	bic.w	r2, r2, #1
 8006f74:	601a      	str	r2, [r3, #0]

        do
        {
          if (++count > timeout)
 8006f76:	68fb      	ldr	r3, [r7, #12]
 8006f78:	3301      	adds	r3, #1
 8006f7a:	60fb      	str	r3, [r7, #12]
 8006f7c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006f7e:	429a      	cmp	r2, r3
 8006f80:	d307      	bcc.n	8006f92 <HAL_DMA_IRQHandler+0x8f6>
          {
            break;
          }
        }
        while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U);
 8006f82:	687b      	ldr	r3, [r7, #4]
 8006f84:	681b      	ldr	r3, [r3, #0]
 8006f86:	681b      	ldr	r3, [r3, #0]
 8006f88:	f003 0301 	and.w	r3, r3, #1
 8006f8c:	2b00      	cmp	r3, #0
 8006f8e:	d1f2      	bne.n	8006f76 <HAL_DMA_IRQHandler+0x8da>
 8006f90:	e000      	b.n	8006f94 <HAL_DMA_IRQHandler+0x8f8>
            break;
 8006f92:	bf00      	nop

        if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 8006f94:	687b      	ldr	r3, [r7, #4]
 8006f96:	681b      	ldr	r3, [r3, #0]
 8006f98:	681b      	ldr	r3, [r3, #0]
 8006f9a:	f003 0301 	and.w	r3, r3, #1
 8006f9e:	2b00      	cmp	r3, #0
 8006fa0:	d004      	beq.n	8006fac <HAL_DMA_IRQHandler+0x910>
        {
          /* Change the DMA state to error if DMA disable fails */
          hdma->State = HAL_DMA_STATE_ERROR;
 8006fa2:	687b      	ldr	r3, [r7, #4]
 8006fa4:	2203      	movs	r2, #3
 8006fa6:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
 8006faa:	e003      	b.n	8006fb4 <HAL_DMA_IRQHandler+0x918>
        }
        else
        {
          /* Change the DMA state to Ready if DMA disable success */
          hdma->State = HAL_DMA_STATE_READY;
 8006fac:	687b      	ldr	r3, [r7, #4]
 8006fae:	2201      	movs	r2, #1
 8006fb0:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        }

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8006fb4:	687b      	ldr	r3, [r7, #4]
 8006fb6:	2200      	movs	r2, #0
 8006fb8:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
      }

      if(hdma->XferErrorCallback != NULL)
 8006fbc:	687b      	ldr	r3, [r7, #4]
 8006fbe:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006fc0:	2b00      	cmp	r3, #0
 8006fc2:	f000 8272 	beq.w	80074aa <HAL_DMA_IRQHandler+0xe0e>
      {
        /* Transfer error callback */
        hdma->XferErrorCallback(hdma);
 8006fc6:	687b      	ldr	r3, [r7, #4]
 8006fc8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006fca:	6878      	ldr	r0, [r7, #4]
 8006fcc:	4798      	blx	r3
 8006fce:	e26c      	b.n	80074aa <HAL_DMA_IRQHandler+0xe0e>
      }
    }
  }
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U)  /* BDMA instance(s) */
 8006fd0:	687b      	ldr	r3, [r7, #4]
 8006fd2:	681b      	ldr	r3, [r3, #0]
 8006fd4:	4a43      	ldr	r2, [pc, #268]	@ (80070e4 <HAL_DMA_IRQHandler+0xa48>)
 8006fd6:	4293      	cmp	r3, r2
 8006fd8:	d022      	beq.n	8007020 <HAL_DMA_IRQHandler+0x984>
 8006fda:	687b      	ldr	r3, [r7, #4]
 8006fdc:	681b      	ldr	r3, [r3, #0]
 8006fde:	4a42      	ldr	r2, [pc, #264]	@ (80070e8 <HAL_DMA_IRQHandler+0xa4c>)
 8006fe0:	4293      	cmp	r3, r2
 8006fe2:	d01d      	beq.n	8007020 <HAL_DMA_IRQHandler+0x984>
 8006fe4:	687b      	ldr	r3, [r7, #4]
 8006fe6:	681b      	ldr	r3, [r3, #0]
 8006fe8:	4a40      	ldr	r2, [pc, #256]	@ (80070ec <HAL_DMA_IRQHandler+0xa50>)
 8006fea:	4293      	cmp	r3, r2
 8006fec:	d018      	beq.n	8007020 <HAL_DMA_IRQHandler+0x984>
 8006fee:	687b      	ldr	r3, [r7, #4]
 8006ff0:	681b      	ldr	r3, [r3, #0]
 8006ff2:	4a3f      	ldr	r2, [pc, #252]	@ (80070f0 <HAL_DMA_IRQHandler+0xa54>)
 8006ff4:	4293      	cmp	r3, r2
 8006ff6:	d013      	beq.n	8007020 <HAL_DMA_IRQHandler+0x984>
 8006ff8:	687b      	ldr	r3, [r7, #4]
 8006ffa:	681b      	ldr	r3, [r3, #0]
 8006ffc:	4a3d      	ldr	r2, [pc, #244]	@ (80070f4 <HAL_DMA_IRQHandler+0xa58>)
 8006ffe:	4293      	cmp	r3, r2
 8007000:	d00e      	beq.n	8007020 <HAL_DMA_IRQHandler+0x984>
 8007002:	687b      	ldr	r3, [r7, #4]
 8007004:	681b      	ldr	r3, [r3, #0]
 8007006:	4a3c      	ldr	r2, [pc, #240]	@ (80070f8 <HAL_DMA_IRQHandler+0xa5c>)
 8007008:	4293      	cmp	r3, r2
 800700a:	d009      	beq.n	8007020 <HAL_DMA_IRQHandler+0x984>
 800700c:	687b      	ldr	r3, [r7, #4]
 800700e:	681b      	ldr	r3, [r3, #0]
 8007010:	4a3a      	ldr	r2, [pc, #232]	@ (80070fc <HAL_DMA_IRQHandler+0xa60>)
 8007012:	4293      	cmp	r3, r2
 8007014:	d004      	beq.n	8007020 <HAL_DMA_IRQHandler+0x984>
 8007016:	687b      	ldr	r3, [r7, #4]
 8007018:	681b      	ldr	r3, [r3, #0]
 800701a:	4a39      	ldr	r2, [pc, #228]	@ (8007100 <HAL_DMA_IRQHandler+0xa64>)
 800701c:	4293      	cmp	r3, r2
 800701e:	d101      	bne.n	8007024 <HAL_DMA_IRQHandler+0x988>
 8007020:	2301      	movs	r3, #1
 8007022:	e000      	b.n	8007026 <HAL_DMA_IRQHandler+0x98a>
 8007024:	2300      	movs	r3, #0
 8007026:	2b00      	cmp	r3, #0
 8007028:	f000 823f 	beq.w	80074aa <HAL_DMA_IRQHandler+0xe0e>
  {
    ccr_reg = (((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR);
 800702c:	687b      	ldr	r3, [r7, #4]
 800702e:	681b      	ldr	r3, [r3, #0]
 8007030:	681b      	ldr	r3, [r3, #0]
 8007032:	613b      	str	r3, [r7, #16]

    /* Half Transfer Complete Interrupt management ******************************/
    if (((tmpisr_bdma & (BDMA_FLAG_HT0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_HTIE) != 0U))
 8007034:	687b      	ldr	r3, [r7, #4]
 8007036:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8007038:	f003 031f 	and.w	r3, r3, #31
 800703c:	2204      	movs	r2, #4
 800703e:	409a      	lsls	r2, r3
 8007040:	697b      	ldr	r3, [r7, #20]
 8007042:	4013      	ands	r3, r2
 8007044:	2b00      	cmp	r3, #0
 8007046:	f000 80cd 	beq.w	80071e4 <HAL_DMA_IRQHandler+0xb48>
 800704a:	693b      	ldr	r3, [r7, #16]
 800704c:	f003 0304 	and.w	r3, r3, #4
 8007050:	2b00      	cmp	r3, #0
 8007052:	f000 80c7 	beq.w	80071e4 <HAL_DMA_IRQHandler+0xb48>
    {
      /* Clear the half transfer complete flag */
      regs_bdma->IFCR = (BDMA_ISR_HTIF0 << (hdma->StreamIndex & 0x1FU));
 8007056:	687b      	ldr	r3, [r7, #4]
 8007058:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800705a:	f003 031f 	and.w	r3, r3, #31
 800705e:	2204      	movs	r2, #4
 8007060:	409a      	lsls	r2, r3
 8007062:	69fb      	ldr	r3, [r7, #28]
 8007064:	605a      	str	r2, [r3, #4]

      /* Disable the transfer complete interrupt if the DMA mode is Double Buffering */
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8007066:	693b      	ldr	r3, [r7, #16]
 8007068:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800706c:	2b00      	cmp	r3, #0
 800706e:	d049      	beq.n	8007104 <HAL_DMA_IRQHandler+0xa68>
      {
        /* Current memory buffer used is Memory 0 */
        if((ccr_reg & BDMA_CCR_CT) == 0U)
 8007070:	693b      	ldr	r3, [r7, #16]
 8007072:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8007076:	2b00      	cmp	r3, #0
 8007078:	d109      	bne.n	800708e <HAL_DMA_IRQHandler+0x9f2>
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 800707a:	687b      	ldr	r3, [r7, #4]
 800707c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800707e:	2b00      	cmp	r3, #0
 8007080:	f000 8210 	beq.w	80074a4 <HAL_DMA_IRQHandler+0xe08>
          {
            /* Half transfer Callback for Memory 1 */
            hdma->XferM1HalfCpltCallback(hdma);
 8007084:	687b      	ldr	r3, [r7, #4]
 8007086:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8007088:	6878      	ldr	r0, [r7, #4]
 800708a:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 800708c:	e20a      	b.n	80074a4 <HAL_DMA_IRQHandler+0xe08>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferHalfCpltCallback != NULL)
 800708e:	687b      	ldr	r3, [r7, #4]
 8007090:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007092:	2b00      	cmp	r3, #0
 8007094:	f000 8206 	beq.w	80074a4 <HAL_DMA_IRQHandler+0xe08>
          {
            /* Half transfer Callback for Memory 0 */
            hdma->XferHalfCpltCallback(hdma);
 8007098:	687b      	ldr	r3, [r7, #4]
 800709a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800709c:	6878      	ldr	r0, [r7, #4]
 800709e:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 80070a0:	e200      	b.n	80074a4 <HAL_DMA_IRQHandler+0xe08>
 80070a2:	bf00      	nop
 80070a4:	40020010 	.word	0x40020010
 80070a8:	40020028 	.word	0x40020028
 80070ac:	40020040 	.word	0x40020040
 80070b0:	40020058 	.word	0x40020058
 80070b4:	40020070 	.word	0x40020070
 80070b8:	40020088 	.word	0x40020088
 80070bc:	400200a0 	.word	0x400200a0
 80070c0:	400200b8 	.word	0x400200b8
 80070c4:	40020410 	.word	0x40020410
 80070c8:	40020428 	.word	0x40020428
 80070cc:	40020440 	.word	0x40020440
 80070d0:	40020458 	.word	0x40020458
 80070d4:	40020470 	.word	0x40020470
 80070d8:	40020488 	.word	0x40020488
 80070dc:	400204a0 	.word	0x400204a0
 80070e0:	400204b8 	.word	0x400204b8
 80070e4:	58025408 	.word	0x58025408
 80070e8:	5802541c 	.word	0x5802541c
 80070ec:	58025430 	.word	0x58025430
 80070f0:	58025444 	.word	0x58025444
 80070f4:	58025458 	.word	0x58025458
 80070f8:	5802546c 	.word	0x5802546c
 80070fc:	58025480 	.word	0x58025480
 8007100:	58025494 	.word	0x58025494
          }
        }
      }
      else
      {
        if((ccr_reg & BDMA_CCR_CIRC) == 0U)
 8007104:	693b      	ldr	r3, [r7, #16]
 8007106:	f003 0320 	and.w	r3, r3, #32
 800710a:	2b00      	cmp	r3, #0
 800710c:	d160      	bne.n	80071d0 <HAL_DMA_IRQHandler+0xb34>
        {
          /* Disable the half transfer interrupt */
          __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 800710e:	687b      	ldr	r3, [r7, #4]
 8007110:	681b      	ldr	r3, [r3, #0]
 8007112:	4a7f      	ldr	r2, [pc, #508]	@ (8007310 <HAL_DMA_IRQHandler+0xc74>)
 8007114:	4293      	cmp	r3, r2
 8007116:	d04a      	beq.n	80071ae <HAL_DMA_IRQHandler+0xb12>
 8007118:	687b      	ldr	r3, [r7, #4]
 800711a:	681b      	ldr	r3, [r3, #0]
 800711c:	4a7d      	ldr	r2, [pc, #500]	@ (8007314 <HAL_DMA_IRQHandler+0xc78>)
 800711e:	4293      	cmp	r3, r2
 8007120:	d045      	beq.n	80071ae <HAL_DMA_IRQHandler+0xb12>
 8007122:	687b      	ldr	r3, [r7, #4]
 8007124:	681b      	ldr	r3, [r3, #0]
 8007126:	4a7c      	ldr	r2, [pc, #496]	@ (8007318 <HAL_DMA_IRQHandler+0xc7c>)
 8007128:	4293      	cmp	r3, r2
 800712a:	d040      	beq.n	80071ae <HAL_DMA_IRQHandler+0xb12>
 800712c:	687b      	ldr	r3, [r7, #4]
 800712e:	681b      	ldr	r3, [r3, #0]
 8007130:	4a7a      	ldr	r2, [pc, #488]	@ (800731c <HAL_DMA_IRQHandler+0xc80>)
 8007132:	4293      	cmp	r3, r2
 8007134:	d03b      	beq.n	80071ae <HAL_DMA_IRQHandler+0xb12>
 8007136:	687b      	ldr	r3, [r7, #4]
 8007138:	681b      	ldr	r3, [r3, #0]
 800713a:	4a79      	ldr	r2, [pc, #484]	@ (8007320 <HAL_DMA_IRQHandler+0xc84>)
 800713c:	4293      	cmp	r3, r2
 800713e:	d036      	beq.n	80071ae <HAL_DMA_IRQHandler+0xb12>
 8007140:	687b      	ldr	r3, [r7, #4]
 8007142:	681b      	ldr	r3, [r3, #0]
 8007144:	4a77      	ldr	r2, [pc, #476]	@ (8007324 <HAL_DMA_IRQHandler+0xc88>)
 8007146:	4293      	cmp	r3, r2
 8007148:	d031      	beq.n	80071ae <HAL_DMA_IRQHandler+0xb12>
 800714a:	687b      	ldr	r3, [r7, #4]
 800714c:	681b      	ldr	r3, [r3, #0]
 800714e:	4a76      	ldr	r2, [pc, #472]	@ (8007328 <HAL_DMA_IRQHandler+0xc8c>)
 8007150:	4293      	cmp	r3, r2
 8007152:	d02c      	beq.n	80071ae <HAL_DMA_IRQHandler+0xb12>
 8007154:	687b      	ldr	r3, [r7, #4]
 8007156:	681b      	ldr	r3, [r3, #0]
 8007158:	4a74      	ldr	r2, [pc, #464]	@ (800732c <HAL_DMA_IRQHandler+0xc90>)
 800715a:	4293      	cmp	r3, r2
 800715c:	d027      	beq.n	80071ae <HAL_DMA_IRQHandler+0xb12>
 800715e:	687b      	ldr	r3, [r7, #4]
 8007160:	681b      	ldr	r3, [r3, #0]
 8007162:	4a73      	ldr	r2, [pc, #460]	@ (8007330 <HAL_DMA_IRQHandler+0xc94>)
 8007164:	4293      	cmp	r3, r2
 8007166:	d022      	beq.n	80071ae <HAL_DMA_IRQHandler+0xb12>
 8007168:	687b      	ldr	r3, [r7, #4]
 800716a:	681b      	ldr	r3, [r3, #0]
 800716c:	4a71      	ldr	r2, [pc, #452]	@ (8007334 <HAL_DMA_IRQHandler+0xc98>)
 800716e:	4293      	cmp	r3, r2
 8007170:	d01d      	beq.n	80071ae <HAL_DMA_IRQHandler+0xb12>
 8007172:	687b      	ldr	r3, [r7, #4]
 8007174:	681b      	ldr	r3, [r3, #0]
 8007176:	4a70      	ldr	r2, [pc, #448]	@ (8007338 <HAL_DMA_IRQHandler+0xc9c>)
 8007178:	4293      	cmp	r3, r2
 800717a:	d018      	beq.n	80071ae <HAL_DMA_IRQHandler+0xb12>
 800717c:	687b      	ldr	r3, [r7, #4]
 800717e:	681b      	ldr	r3, [r3, #0]
 8007180:	4a6e      	ldr	r2, [pc, #440]	@ (800733c <HAL_DMA_IRQHandler+0xca0>)
 8007182:	4293      	cmp	r3, r2
 8007184:	d013      	beq.n	80071ae <HAL_DMA_IRQHandler+0xb12>
 8007186:	687b      	ldr	r3, [r7, #4]
 8007188:	681b      	ldr	r3, [r3, #0]
 800718a:	4a6d      	ldr	r2, [pc, #436]	@ (8007340 <HAL_DMA_IRQHandler+0xca4>)
 800718c:	4293      	cmp	r3, r2
 800718e:	d00e      	beq.n	80071ae <HAL_DMA_IRQHandler+0xb12>
 8007190:	687b      	ldr	r3, [r7, #4]
 8007192:	681b      	ldr	r3, [r3, #0]
 8007194:	4a6b      	ldr	r2, [pc, #428]	@ (8007344 <HAL_DMA_IRQHandler+0xca8>)
 8007196:	4293      	cmp	r3, r2
 8007198:	d009      	beq.n	80071ae <HAL_DMA_IRQHandler+0xb12>
 800719a:	687b      	ldr	r3, [r7, #4]
 800719c:	681b      	ldr	r3, [r3, #0]
 800719e:	4a6a      	ldr	r2, [pc, #424]	@ (8007348 <HAL_DMA_IRQHandler+0xcac>)
 80071a0:	4293      	cmp	r3, r2
 80071a2:	d004      	beq.n	80071ae <HAL_DMA_IRQHandler+0xb12>
 80071a4:	687b      	ldr	r3, [r7, #4]
 80071a6:	681b      	ldr	r3, [r3, #0]
 80071a8:	4a68      	ldr	r2, [pc, #416]	@ (800734c <HAL_DMA_IRQHandler+0xcb0>)
 80071aa:	4293      	cmp	r3, r2
 80071ac:	d108      	bne.n	80071c0 <HAL_DMA_IRQHandler+0xb24>
 80071ae:	687b      	ldr	r3, [r7, #4]
 80071b0:	681b      	ldr	r3, [r3, #0]
 80071b2:	681a      	ldr	r2, [r3, #0]
 80071b4:	687b      	ldr	r3, [r7, #4]
 80071b6:	681b      	ldr	r3, [r3, #0]
 80071b8:	f022 0208 	bic.w	r2, r2, #8
 80071bc:	601a      	str	r2, [r3, #0]
 80071be:	e007      	b.n	80071d0 <HAL_DMA_IRQHandler+0xb34>
 80071c0:	687b      	ldr	r3, [r7, #4]
 80071c2:	681b      	ldr	r3, [r3, #0]
 80071c4:	681a      	ldr	r2, [r3, #0]
 80071c6:	687b      	ldr	r3, [r7, #4]
 80071c8:	681b      	ldr	r3, [r3, #0]
 80071ca:	f022 0204 	bic.w	r2, r2, #4
 80071ce:	601a      	str	r2, [r3, #0]
        }

        /* DMA peripheral state is not updated in Half Transfer */
        /* but in Transfer Complete case */

       if(hdma->XferHalfCpltCallback != NULL)
 80071d0:	687b      	ldr	r3, [r7, #4]
 80071d2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80071d4:	2b00      	cmp	r3, #0
 80071d6:	f000 8165 	beq.w	80074a4 <HAL_DMA_IRQHandler+0xe08>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 80071da:	687b      	ldr	r3, [r7, #4]
 80071dc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80071de:	6878      	ldr	r0, [r7, #4]
 80071e0:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 80071e2:	e15f      	b.n	80074a4 <HAL_DMA_IRQHandler+0xe08>
        }
      }
    }

    /* Transfer Complete Interrupt management ***********************************/
    else if (((tmpisr_bdma & (BDMA_FLAG_TC0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_TCIE) != 0U))
 80071e4:	687b      	ldr	r3, [r7, #4]
 80071e6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80071e8:	f003 031f 	and.w	r3, r3, #31
 80071ec:	2202      	movs	r2, #2
 80071ee:	409a      	lsls	r2, r3
 80071f0:	697b      	ldr	r3, [r7, #20]
 80071f2:	4013      	ands	r3, r2
 80071f4:	2b00      	cmp	r3, #0
 80071f6:	f000 80c5 	beq.w	8007384 <HAL_DMA_IRQHandler+0xce8>
 80071fa:	693b      	ldr	r3, [r7, #16]
 80071fc:	f003 0302 	and.w	r3, r3, #2
 8007200:	2b00      	cmp	r3, #0
 8007202:	f000 80bf 	beq.w	8007384 <HAL_DMA_IRQHandler+0xce8>
    {
      /* Clear the transfer complete flag */
      regs_bdma->IFCR = (BDMA_ISR_TCIF0) << (hdma->StreamIndex & 0x1FU);
 8007206:	687b      	ldr	r3, [r7, #4]
 8007208:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800720a:	f003 031f 	and.w	r3, r3, #31
 800720e:	2202      	movs	r2, #2
 8007210:	409a      	lsls	r2, r3
 8007212:	69fb      	ldr	r3, [r7, #28]
 8007214:	605a      	str	r2, [r3, #4]

      /* Disable the transfer complete interrupt if the DMA mode is Double Buffering */
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8007216:	693b      	ldr	r3, [r7, #16]
 8007218:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800721c:	2b00      	cmp	r3, #0
 800721e:	d018      	beq.n	8007252 <HAL_DMA_IRQHandler+0xbb6>
      {
        /* Current memory buffer used is Memory 0 */
        if((ccr_reg & BDMA_CCR_CT) == 0U)
 8007220:	693b      	ldr	r3, [r7, #16]
 8007222:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8007226:	2b00      	cmp	r3, #0
 8007228:	d109      	bne.n	800723e <HAL_DMA_IRQHandler+0xba2>
        {
          if(hdma->XferM1CpltCallback != NULL)
 800722a:	687b      	ldr	r3, [r7, #4]
 800722c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800722e:	2b00      	cmp	r3, #0
 8007230:	f000 813a 	beq.w	80074a8 <HAL_DMA_IRQHandler+0xe0c>
          {
            /* Transfer complete Callback for Memory 1 */
            hdma->XferM1CpltCallback(hdma);
 8007234:	687b      	ldr	r3, [r7, #4]
 8007236:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007238:	6878      	ldr	r0, [r7, #4]
 800723a:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 800723c:	e134      	b.n	80074a8 <HAL_DMA_IRQHandler+0xe0c>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 800723e:	687b      	ldr	r3, [r7, #4]
 8007240:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007242:	2b00      	cmp	r3, #0
 8007244:	f000 8130 	beq.w	80074a8 <HAL_DMA_IRQHandler+0xe0c>
          {
            /* Transfer complete Callback for Memory 0 */
            hdma->XferCpltCallback(hdma);
 8007248:	687b      	ldr	r3, [r7, #4]
 800724a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800724c:	6878      	ldr	r0, [r7, #4]
 800724e:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8007250:	e12a      	b.n	80074a8 <HAL_DMA_IRQHandler+0xe0c>
          }
        }
      }
      else
      {
        if((ccr_reg & BDMA_CCR_CIRC) == 0U)
 8007252:	693b      	ldr	r3, [r7, #16]
 8007254:	f003 0320 	and.w	r3, r3, #32
 8007258:	2b00      	cmp	r3, #0
 800725a:	f040 8089 	bne.w	8007370 <HAL_DMA_IRQHandler+0xcd4>
        {
          /* Disable the transfer complete and error interrupt, if the DMA mode is not CIRCULAR */
          __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 800725e:	687b      	ldr	r3, [r7, #4]
 8007260:	681b      	ldr	r3, [r3, #0]
 8007262:	4a2b      	ldr	r2, [pc, #172]	@ (8007310 <HAL_DMA_IRQHandler+0xc74>)
 8007264:	4293      	cmp	r3, r2
 8007266:	d04a      	beq.n	80072fe <HAL_DMA_IRQHandler+0xc62>
 8007268:	687b      	ldr	r3, [r7, #4]
 800726a:	681b      	ldr	r3, [r3, #0]
 800726c:	4a29      	ldr	r2, [pc, #164]	@ (8007314 <HAL_DMA_IRQHandler+0xc78>)
 800726e:	4293      	cmp	r3, r2
 8007270:	d045      	beq.n	80072fe <HAL_DMA_IRQHandler+0xc62>
 8007272:	687b      	ldr	r3, [r7, #4]
 8007274:	681b      	ldr	r3, [r3, #0]
 8007276:	4a28      	ldr	r2, [pc, #160]	@ (8007318 <HAL_DMA_IRQHandler+0xc7c>)
 8007278:	4293      	cmp	r3, r2
 800727a:	d040      	beq.n	80072fe <HAL_DMA_IRQHandler+0xc62>
 800727c:	687b      	ldr	r3, [r7, #4]
 800727e:	681b      	ldr	r3, [r3, #0]
 8007280:	4a26      	ldr	r2, [pc, #152]	@ (800731c <HAL_DMA_IRQHandler+0xc80>)
 8007282:	4293      	cmp	r3, r2
 8007284:	d03b      	beq.n	80072fe <HAL_DMA_IRQHandler+0xc62>
 8007286:	687b      	ldr	r3, [r7, #4]
 8007288:	681b      	ldr	r3, [r3, #0]
 800728a:	4a25      	ldr	r2, [pc, #148]	@ (8007320 <HAL_DMA_IRQHandler+0xc84>)
 800728c:	4293      	cmp	r3, r2
 800728e:	d036      	beq.n	80072fe <HAL_DMA_IRQHandler+0xc62>
 8007290:	687b      	ldr	r3, [r7, #4]
 8007292:	681b      	ldr	r3, [r3, #0]
 8007294:	4a23      	ldr	r2, [pc, #140]	@ (8007324 <HAL_DMA_IRQHandler+0xc88>)
 8007296:	4293      	cmp	r3, r2
 8007298:	d031      	beq.n	80072fe <HAL_DMA_IRQHandler+0xc62>
 800729a:	687b      	ldr	r3, [r7, #4]
 800729c:	681b      	ldr	r3, [r3, #0]
 800729e:	4a22      	ldr	r2, [pc, #136]	@ (8007328 <HAL_DMA_IRQHandler+0xc8c>)
 80072a0:	4293      	cmp	r3, r2
 80072a2:	d02c      	beq.n	80072fe <HAL_DMA_IRQHandler+0xc62>
 80072a4:	687b      	ldr	r3, [r7, #4]
 80072a6:	681b      	ldr	r3, [r3, #0]
 80072a8:	4a20      	ldr	r2, [pc, #128]	@ (800732c <HAL_DMA_IRQHandler+0xc90>)
 80072aa:	4293      	cmp	r3, r2
 80072ac:	d027      	beq.n	80072fe <HAL_DMA_IRQHandler+0xc62>
 80072ae:	687b      	ldr	r3, [r7, #4]
 80072b0:	681b      	ldr	r3, [r3, #0]
 80072b2:	4a1f      	ldr	r2, [pc, #124]	@ (8007330 <HAL_DMA_IRQHandler+0xc94>)
 80072b4:	4293      	cmp	r3, r2
 80072b6:	d022      	beq.n	80072fe <HAL_DMA_IRQHandler+0xc62>
 80072b8:	687b      	ldr	r3, [r7, #4]
 80072ba:	681b      	ldr	r3, [r3, #0]
 80072bc:	4a1d      	ldr	r2, [pc, #116]	@ (8007334 <HAL_DMA_IRQHandler+0xc98>)
 80072be:	4293      	cmp	r3, r2
 80072c0:	d01d      	beq.n	80072fe <HAL_DMA_IRQHandler+0xc62>
 80072c2:	687b      	ldr	r3, [r7, #4]
 80072c4:	681b      	ldr	r3, [r3, #0]
 80072c6:	4a1c      	ldr	r2, [pc, #112]	@ (8007338 <HAL_DMA_IRQHandler+0xc9c>)
 80072c8:	4293      	cmp	r3, r2
 80072ca:	d018      	beq.n	80072fe <HAL_DMA_IRQHandler+0xc62>
 80072cc:	687b      	ldr	r3, [r7, #4]
 80072ce:	681b      	ldr	r3, [r3, #0]
 80072d0:	4a1a      	ldr	r2, [pc, #104]	@ (800733c <HAL_DMA_IRQHandler+0xca0>)
 80072d2:	4293      	cmp	r3, r2
 80072d4:	d013      	beq.n	80072fe <HAL_DMA_IRQHandler+0xc62>
 80072d6:	687b      	ldr	r3, [r7, #4]
 80072d8:	681b      	ldr	r3, [r3, #0]
 80072da:	4a19      	ldr	r2, [pc, #100]	@ (8007340 <HAL_DMA_IRQHandler+0xca4>)
 80072dc:	4293      	cmp	r3, r2
 80072de:	d00e      	beq.n	80072fe <HAL_DMA_IRQHandler+0xc62>
 80072e0:	687b      	ldr	r3, [r7, #4]
 80072e2:	681b      	ldr	r3, [r3, #0]
 80072e4:	4a17      	ldr	r2, [pc, #92]	@ (8007344 <HAL_DMA_IRQHandler+0xca8>)
 80072e6:	4293      	cmp	r3, r2
 80072e8:	d009      	beq.n	80072fe <HAL_DMA_IRQHandler+0xc62>
 80072ea:	687b      	ldr	r3, [r7, #4]
 80072ec:	681b      	ldr	r3, [r3, #0]
 80072ee:	4a16      	ldr	r2, [pc, #88]	@ (8007348 <HAL_DMA_IRQHandler+0xcac>)
 80072f0:	4293      	cmp	r3, r2
 80072f2:	d004      	beq.n	80072fe <HAL_DMA_IRQHandler+0xc62>
 80072f4:	687b      	ldr	r3, [r7, #4]
 80072f6:	681b      	ldr	r3, [r3, #0]
 80072f8:	4a14      	ldr	r2, [pc, #80]	@ (800734c <HAL_DMA_IRQHandler+0xcb0>)
 80072fa:	4293      	cmp	r3, r2
 80072fc:	d128      	bne.n	8007350 <HAL_DMA_IRQHandler+0xcb4>
 80072fe:	687b      	ldr	r3, [r7, #4]
 8007300:	681b      	ldr	r3, [r3, #0]
 8007302:	681a      	ldr	r2, [r3, #0]
 8007304:	687b      	ldr	r3, [r7, #4]
 8007306:	681b      	ldr	r3, [r3, #0]
 8007308:	f022 0214 	bic.w	r2, r2, #20
 800730c:	601a      	str	r2, [r3, #0]
 800730e:	e027      	b.n	8007360 <HAL_DMA_IRQHandler+0xcc4>
 8007310:	40020010 	.word	0x40020010
 8007314:	40020028 	.word	0x40020028
 8007318:	40020040 	.word	0x40020040
 800731c:	40020058 	.word	0x40020058
 8007320:	40020070 	.word	0x40020070
 8007324:	40020088 	.word	0x40020088
 8007328:	400200a0 	.word	0x400200a0
 800732c:	400200b8 	.word	0x400200b8
 8007330:	40020410 	.word	0x40020410
 8007334:	40020428 	.word	0x40020428
 8007338:	40020440 	.word	0x40020440
 800733c:	40020458 	.word	0x40020458
 8007340:	40020470 	.word	0x40020470
 8007344:	40020488 	.word	0x40020488
 8007348:	400204a0 	.word	0x400204a0
 800734c:	400204b8 	.word	0x400204b8
 8007350:	687b      	ldr	r3, [r7, #4]
 8007352:	681b      	ldr	r3, [r3, #0]
 8007354:	681a      	ldr	r2, [r3, #0]
 8007356:	687b      	ldr	r3, [r7, #4]
 8007358:	681b      	ldr	r3, [r3, #0]
 800735a:	f022 020a 	bic.w	r2, r2, #10
 800735e:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8007360:	687b      	ldr	r3, [r7, #4]
 8007362:	2201      	movs	r2, #1
 8007364:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8007368:	687b      	ldr	r3, [r7, #4]
 800736a:	2200      	movs	r2, #0
 800736c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8007370:	687b      	ldr	r3, [r7, #4]
 8007372:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007374:	2b00      	cmp	r3, #0
 8007376:	f000 8097 	beq.w	80074a8 <HAL_DMA_IRQHandler+0xe0c>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 800737a:	687b      	ldr	r3, [r7, #4]
 800737c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800737e:	6878      	ldr	r0, [r7, #4]
 8007380:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8007382:	e091      	b.n	80074a8 <HAL_DMA_IRQHandler+0xe0c>
        }
      }
    }
    /* Transfer Error Interrupt management **************************************/
    else if (((tmpisr_bdma & (BDMA_FLAG_TE0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_TEIE) != 0U))
 8007384:	687b      	ldr	r3, [r7, #4]
 8007386:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8007388:	f003 031f 	and.w	r3, r3, #31
 800738c:	2208      	movs	r2, #8
 800738e:	409a      	lsls	r2, r3
 8007390:	697b      	ldr	r3, [r7, #20]
 8007392:	4013      	ands	r3, r2
 8007394:	2b00      	cmp	r3, #0
 8007396:	f000 8088 	beq.w	80074aa <HAL_DMA_IRQHandler+0xe0e>
 800739a:	693b      	ldr	r3, [r7, #16]
 800739c:	f003 0308 	and.w	r3, r3, #8
 80073a0:	2b00      	cmp	r3, #0
 80073a2:	f000 8082 	beq.w	80074aa <HAL_DMA_IRQHandler+0xe0e>
    {
      /* When a DMA transfer error occurs */
      /* A hardware clear of its EN bits is performed */
      /* Disable ALL DMA IT */
      __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80073a6:	687b      	ldr	r3, [r7, #4]
 80073a8:	681b      	ldr	r3, [r3, #0]
 80073aa:	4a41      	ldr	r2, [pc, #260]	@ (80074b0 <HAL_DMA_IRQHandler+0xe14>)
 80073ac:	4293      	cmp	r3, r2
 80073ae:	d04a      	beq.n	8007446 <HAL_DMA_IRQHandler+0xdaa>
 80073b0:	687b      	ldr	r3, [r7, #4]
 80073b2:	681b      	ldr	r3, [r3, #0]
 80073b4:	4a3f      	ldr	r2, [pc, #252]	@ (80074b4 <HAL_DMA_IRQHandler+0xe18>)
 80073b6:	4293      	cmp	r3, r2
 80073b8:	d045      	beq.n	8007446 <HAL_DMA_IRQHandler+0xdaa>
 80073ba:	687b      	ldr	r3, [r7, #4]
 80073bc:	681b      	ldr	r3, [r3, #0]
 80073be:	4a3e      	ldr	r2, [pc, #248]	@ (80074b8 <HAL_DMA_IRQHandler+0xe1c>)
 80073c0:	4293      	cmp	r3, r2
 80073c2:	d040      	beq.n	8007446 <HAL_DMA_IRQHandler+0xdaa>
 80073c4:	687b      	ldr	r3, [r7, #4]
 80073c6:	681b      	ldr	r3, [r3, #0]
 80073c8:	4a3c      	ldr	r2, [pc, #240]	@ (80074bc <HAL_DMA_IRQHandler+0xe20>)
 80073ca:	4293      	cmp	r3, r2
 80073cc:	d03b      	beq.n	8007446 <HAL_DMA_IRQHandler+0xdaa>
 80073ce:	687b      	ldr	r3, [r7, #4]
 80073d0:	681b      	ldr	r3, [r3, #0]
 80073d2:	4a3b      	ldr	r2, [pc, #236]	@ (80074c0 <HAL_DMA_IRQHandler+0xe24>)
 80073d4:	4293      	cmp	r3, r2
 80073d6:	d036      	beq.n	8007446 <HAL_DMA_IRQHandler+0xdaa>
 80073d8:	687b      	ldr	r3, [r7, #4]
 80073da:	681b      	ldr	r3, [r3, #0]
 80073dc:	4a39      	ldr	r2, [pc, #228]	@ (80074c4 <HAL_DMA_IRQHandler+0xe28>)
 80073de:	4293      	cmp	r3, r2
 80073e0:	d031      	beq.n	8007446 <HAL_DMA_IRQHandler+0xdaa>
 80073e2:	687b      	ldr	r3, [r7, #4]
 80073e4:	681b      	ldr	r3, [r3, #0]
 80073e6:	4a38      	ldr	r2, [pc, #224]	@ (80074c8 <HAL_DMA_IRQHandler+0xe2c>)
 80073e8:	4293      	cmp	r3, r2
 80073ea:	d02c      	beq.n	8007446 <HAL_DMA_IRQHandler+0xdaa>
 80073ec:	687b      	ldr	r3, [r7, #4]
 80073ee:	681b      	ldr	r3, [r3, #0]
 80073f0:	4a36      	ldr	r2, [pc, #216]	@ (80074cc <HAL_DMA_IRQHandler+0xe30>)
 80073f2:	4293      	cmp	r3, r2
 80073f4:	d027      	beq.n	8007446 <HAL_DMA_IRQHandler+0xdaa>
 80073f6:	687b      	ldr	r3, [r7, #4]
 80073f8:	681b      	ldr	r3, [r3, #0]
 80073fa:	4a35      	ldr	r2, [pc, #212]	@ (80074d0 <HAL_DMA_IRQHandler+0xe34>)
 80073fc:	4293      	cmp	r3, r2
 80073fe:	d022      	beq.n	8007446 <HAL_DMA_IRQHandler+0xdaa>
 8007400:	687b      	ldr	r3, [r7, #4]
 8007402:	681b      	ldr	r3, [r3, #0]
 8007404:	4a33      	ldr	r2, [pc, #204]	@ (80074d4 <HAL_DMA_IRQHandler+0xe38>)
 8007406:	4293      	cmp	r3, r2
 8007408:	d01d      	beq.n	8007446 <HAL_DMA_IRQHandler+0xdaa>
 800740a:	687b      	ldr	r3, [r7, #4]
 800740c:	681b      	ldr	r3, [r3, #0]
 800740e:	4a32      	ldr	r2, [pc, #200]	@ (80074d8 <HAL_DMA_IRQHandler+0xe3c>)
 8007410:	4293      	cmp	r3, r2
 8007412:	d018      	beq.n	8007446 <HAL_DMA_IRQHandler+0xdaa>
 8007414:	687b      	ldr	r3, [r7, #4]
 8007416:	681b      	ldr	r3, [r3, #0]
 8007418:	4a30      	ldr	r2, [pc, #192]	@ (80074dc <HAL_DMA_IRQHandler+0xe40>)
 800741a:	4293      	cmp	r3, r2
 800741c:	d013      	beq.n	8007446 <HAL_DMA_IRQHandler+0xdaa>
 800741e:	687b      	ldr	r3, [r7, #4]
 8007420:	681b      	ldr	r3, [r3, #0]
 8007422:	4a2f      	ldr	r2, [pc, #188]	@ (80074e0 <HAL_DMA_IRQHandler+0xe44>)
 8007424:	4293      	cmp	r3, r2
 8007426:	d00e      	beq.n	8007446 <HAL_DMA_IRQHandler+0xdaa>
 8007428:	687b      	ldr	r3, [r7, #4]
 800742a:	681b      	ldr	r3, [r3, #0]
 800742c:	4a2d      	ldr	r2, [pc, #180]	@ (80074e4 <HAL_DMA_IRQHandler+0xe48>)
 800742e:	4293      	cmp	r3, r2
 8007430:	d009      	beq.n	8007446 <HAL_DMA_IRQHandler+0xdaa>
 8007432:	687b      	ldr	r3, [r7, #4]
 8007434:	681b      	ldr	r3, [r3, #0]
 8007436:	4a2c      	ldr	r2, [pc, #176]	@ (80074e8 <HAL_DMA_IRQHandler+0xe4c>)
 8007438:	4293      	cmp	r3, r2
 800743a:	d004      	beq.n	8007446 <HAL_DMA_IRQHandler+0xdaa>
 800743c:	687b      	ldr	r3, [r7, #4]
 800743e:	681b      	ldr	r3, [r3, #0]
 8007440:	4a2a      	ldr	r2, [pc, #168]	@ (80074ec <HAL_DMA_IRQHandler+0xe50>)
 8007442:	4293      	cmp	r3, r2
 8007444:	d108      	bne.n	8007458 <HAL_DMA_IRQHandler+0xdbc>
 8007446:	687b      	ldr	r3, [r7, #4]
 8007448:	681b      	ldr	r3, [r3, #0]
 800744a:	681a      	ldr	r2, [r3, #0]
 800744c:	687b      	ldr	r3, [r7, #4]
 800744e:	681b      	ldr	r3, [r3, #0]
 8007450:	f022 021c 	bic.w	r2, r2, #28
 8007454:	601a      	str	r2, [r3, #0]
 8007456:	e007      	b.n	8007468 <HAL_DMA_IRQHandler+0xdcc>
 8007458:	687b      	ldr	r3, [r7, #4]
 800745a:	681b      	ldr	r3, [r3, #0]
 800745c:	681a      	ldr	r2, [r3, #0]
 800745e:	687b      	ldr	r3, [r7, #4]
 8007460:	681b      	ldr	r3, [r3, #0]
 8007462:	f022 020e 	bic.w	r2, r2, #14
 8007466:	601a      	str	r2, [r3, #0]

      /* Clear all flags */
      regs_bdma->IFCR = (BDMA_ISR_GIF0) << (hdma->StreamIndex & 0x1FU);
 8007468:	687b      	ldr	r3, [r7, #4]
 800746a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800746c:	f003 031f 	and.w	r3, r3, #31
 8007470:	2201      	movs	r2, #1
 8007472:	409a      	lsls	r2, r3
 8007474:	69fb      	ldr	r3, [r7, #28]
 8007476:	605a      	str	r2, [r3, #4]

      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8007478:	687b      	ldr	r3, [r7, #4]
 800747a:	2201      	movs	r2, #1
 800747c:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 800747e:	687b      	ldr	r3, [r7, #4]
 8007480:	2201      	movs	r2, #1
 8007482:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8007486:	687b      	ldr	r3, [r7, #4]
 8007488:	2200      	movs	r2, #0
 800748a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

      if (hdma->XferErrorCallback != NULL)
 800748e:	687b      	ldr	r3, [r7, #4]
 8007490:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007492:	2b00      	cmp	r3, #0
 8007494:	d009      	beq.n	80074aa <HAL_DMA_IRQHandler+0xe0e>
      {
        /* Transfer error callback */
        hdma->XferErrorCallback(hdma);
 8007496:	687b      	ldr	r3, [r7, #4]
 8007498:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800749a:	6878      	ldr	r0, [r7, #4]
 800749c:	4798      	blx	r3
 800749e:	e004      	b.n	80074aa <HAL_DMA_IRQHandler+0xe0e>
          return;
 80074a0:	bf00      	nop
 80074a2:	e002      	b.n	80074aa <HAL_DMA_IRQHandler+0xe0e>
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 80074a4:	bf00      	nop
 80074a6:	e000      	b.n	80074aa <HAL_DMA_IRQHandler+0xe0e>
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 80074a8:	bf00      	nop
  }
  else
  {
    /* Nothing To Do */
  }
}
 80074aa:	3728      	adds	r7, #40	@ 0x28
 80074ac:	46bd      	mov	sp, r7
 80074ae:	bd80      	pop	{r7, pc}
 80074b0:	40020010 	.word	0x40020010
 80074b4:	40020028 	.word	0x40020028
 80074b8:	40020040 	.word	0x40020040
 80074bc:	40020058 	.word	0x40020058
 80074c0:	40020070 	.word	0x40020070
 80074c4:	40020088 	.word	0x40020088
 80074c8:	400200a0 	.word	0x400200a0
 80074cc:	400200b8 	.word	0x400200b8
 80074d0:	40020410 	.word	0x40020410
 80074d4:	40020428 	.word	0x40020428
 80074d8:	40020440 	.word	0x40020440
 80074dc:	40020458 	.word	0x40020458
 80074e0:	40020470 	.word	0x40020470
 80074e4:	40020488 	.word	0x40020488
 80074e8:	400204a0 	.word	0x400204a0
 80074ec:	400204b8 	.word	0x400204b8

080074f0 <DMA_SetConfig>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval None
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80074f0:	b480      	push	{r7}
 80074f2:	b087      	sub	sp, #28
 80074f4:	af00      	add	r7, sp, #0
 80074f6:	60f8      	str	r0, [r7, #12]
 80074f8:	60b9      	str	r1, [r7, #8]
 80074fa:	607a      	str	r2, [r7, #4]
 80074fc:	603b      	str	r3, [r7, #0]
  /* calculate DMA base and stream number */
  DMA_Base_Registers  *regs_dma  = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80074fe:	68fb      	ldr	r3, [r7, #12]
 8007500:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007502:	617b      	str	r3, [r7, #20]
  BDMA_Base_Registers *regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 8007504:	68fb      	ldr	r3, [r7, #12]
 8007506:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007508:	613b      	str	r3, [r7, #16]

  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 800750a:	68fb      	ldr	r3, [r7, #12]
 800750c:	681b      	ldr	r3, [r3, #0]
 800750e:	4a7f      	ldr	r2, [pc, #508]	@ (800770c <DMA_SetConfig+0x21c>)
 8007510:	4293      	cmp	r3, r2
 8007512:	d072      	beq.n	80075fa <DMA_SetConfig+0x10a>
 8007514:	68fb      	ldr	r3, [r7, #12]
 8007516:	681b      	ldr	r3, [r3, #0]
 8007518:	4a7d      	ldr	r2, [pc, #500]	@ (8007710 <DMA_SetConfig+0x220>)
 800751a:	4293      	cmp	r3, r2
 800751c:	d06d      	beq.n	80075fa <DMA_SetConfig+0x10a>
 800751e:	68fb      	ldr	r3, [r7, #12]
 8007520:	681b      	ldr	r3, [r3, #0]
 8007522:	4a7c      	ldr	r2, [pc, #496]	@ (8007714 <DMA_SetConfig+0x224>)
 8007524:	4293      	cmp	r3, r2
 8007526:	d068      	beq.n	80075fa <DMA_SetConfig+0x10a>
 8007528:	68fb      	ldr	r3, [r7, #12]
 800752a:	681b      	ldr	r3, [r3, #0]
 800752c:	4a7a      	ldr	r2, [pc, #488]	@ (8007718 <DMA_SetConfig+0x228>)
 800752e:	4293      	cmp	r3, r2
 8007530:	d063      	beq.n	80075fa <DMA_SetConfig+0x10a>
 8007532:	68fb      	ldr	r3, [r7, #12]
 8007534:	681b      	ldr	r3, [r3, #0]
 8007536:	4a79      	ldr	r2, [pc, #484]	@ (800771c <DMA_SetConfig+0x22c>)
 8007538:	4293      	cmp	r3, r2
 800753a:	d05e      	beq.n	80075fa <DMA_SetConfig+0x10a>
 800753c:	68fb      	ldr	r3, [r7, #12]
 800753e:	681b      	ldr	r3, [r3, #0]
 8007540:	4a77      	ldr	r2, [pc, #476]	@ (8007720 <DMA_SetConfig+0x230>)
 8007542:	4293      	cmp	r3, r2
 8007544:	d059      	beq.n	80075fa <DMA_SetConfig+0x10a>
 8007546:	68fb      	ldr	r3, [r7, #12]
 8007548:	681b      	ldr	r3, [r3, #0]
 800754a:	4a76      	ldr	r2, [pc, #472]	@ (8007724 <DMA_SetConfig+0x234>)
 800754c:	4293      	cmp	r3, r2
 800754e:	d054      	beq.n	80075fa <DMA_SetConfig+0x10a>
 8007550:	68fb      	ldr	r3, [r7, #12]
 8007552:	681b      	ldr	r3, [r3, #0]
 8007554:	4a74      	ldr	r2, [pc, #464]	@ (8007728 <DMA_SetConfig+0x238>)
 8007556:	4293      	cmp	r3, r2
 8007558:	d04f      	beq.n	80075fa <DMA_SetConfig+0x10a>
 800755a:	68fb      	ldr	r3, [r7, #12]
 800755c:	681b      	ldr	r3, [r3, #0]
 800755e:	4a73      	ldr	r2, [pc, #460]	@ (800772c <DMA_SetConfig+0x23c>)
 8007560:	4293      	cmp	r3, r2
 8007562:	d04a      	beq.n	80075fa <DMA_SetConfig+0x10a>
 8007564:	68fb      	ldr	r3, [r7, #12]
 8007566:	681b      	ldr	r3, [r3, #0]
 8007568:	4a71      	ldr	r2, [pc, #452]	@ (8007730 <DMA_SetConfig+0x240>)
 800756a:	4293      	cmp	r3, r2
 800756c:	d045      	beq.n	80075fa <DMA_SetConfig+0x10a>
 800756e:	68fb      	ldr	r3, [r7, #12]
 8007570:	681b      	ldr	r3, [r3, #0]
 8007572:	4a70      	ldr	r2, [pc, #448]	@ (8007734 <DMA_SetConfig+0x244>)
 8007574:	4293      	cmp	r3, r2
 8007576:	d040      	beq.n	80075fa <DMA_SetConfig+0x10a>
 8007578:	68fb      	ldr	r3, [r7, #12]
 800757a:	681b      	ldr	r3, [r3, #0]
 800757c:	4a6e      	ldr	r2, [pc, #440]	@ (8007738 <DMA_SetConfig+0x248>)
 800757e:	4293      	cmp	r3, r2
 8007580:	d03b      	beq.n	80075fa <DMA_SetConfig+0x10a>
 8007582:	68fb      	ldr	r3, [r7, #12]
 8007584:	681b      	ldr	r3, [r3, #0]
 8007586:	4a6d      	ldr	r2, [pc, #436]	@ (800773c <DMA_SetConfig+0x24c>)
 8007588:	4293      	cmp	r3, r2
 800758a:	d036      	beq.n	80075fa <DMA_SetConfig+0x10a>
 800758c:	68fb      	ldr	r3, [r7, #12]
 800758e:	681b      	ldr	r3, [r3, #0]
 8007590:	4a6b      	ldr	r2, [pc, #428]	@ (8007740 <DMA_SetConfig+0x250>)
 8007592:	4293      	cmp	r3, r2
 8007594:	d031      	beq.n	80075fa <DMA_SetConfig+0x10a>
 8007596:	68fb      	ldr	r3, [r7, #12]
 8007598:	681b      	ldr	r3, [r3, #0]
 800759a:	4a6a      	ldr	r2, [pc, #424]	@ (8007744 <DMA_SetConfig+0x254>)
 800759c:	4293      	cmp	r3, r2
 800759e:	d02c      	beq.n	80075fa <DMA_SetConfig+0x10a>
 80075a0:	68fb      	ldr	r3, [r7, #12]
 80075a2:	681b      	ldr	r3, [r3, #0]
 80075a4:	4a68      	ldr	r2, [pc, #416]	@ (8007748 <DMA_SetConfig+0x258>)
 80075a6:	4293      	cmp	r3, r2
 80075a8:	d027      	beq.n	80075fa <DMA_SetConfig+0x10a>
 80075aa:	68fb      	ldr	r3, [r7, #12]
 80075ac:	681b      	ldr	r3, [r3, #0]
 80075ae:	4a67      	ldr	r2, [pc, #412]	@ (800774c <DMA_SetConfig+0x25c>)
 80075b0:	4293      	cmp	r3, r2
 80075b2:	d022      	beq.n	80075fa <DMA_SetConfig+0x10a>
 80075b4:	68fb      	ldr	r3, [r7, #12]
 80075b6:	681b      	ldr	r3, [r3, #0]
 80075b8:	4a65      	ldr	r2, [pc, #404]	@ (8007750 <DMA_SetConfig+0x260>)
 80075ba:	4293      	cmp	r3, r2
 80075bc:	d01d      	beq.n	80075fa <DMA_SetConfig+0x10a>
 80075be:	68fb      	ldr	r3, [r7, #12]
 80075c0:	681b      	ldr	r3, [r3, #0]
 80075c2:	4a64      	ldr	r2, [pc, #400]	@ (8007754 <DMA_SetConfig+0x264>)
 80075c4:	4293      	cmp	r3, r2
 80075c6:	d018      	beq.n	80075fa <DMA_SetConfig+0x10a>
 80075c8:	68fb      	ldr	r3, [r7, #12]
 80075ca:	681b      	ldr	r3, [r3, #0]
 80075cc:	4a62      	ldr	r2, [pc, #392]	@ (8007758 <DMA_SetConfig+0x268>)
 80075ce:	4293      	cmp	r3, r2
 80075d0:	d013      	beq.n	80075fa <DMA_SetConfig+0x10a>
 80075d2:	68fb      	ldr	r3, [r7, #12]
 80075d4:	681b      	ldr	r3, [r3, #0]
 80075d6:	4a61      	ldr	r2, [pc, #388]	@ (800775c <DMA_SetConfig+0x26c>)
 80075d8:	4293      	cmp	r3, r2
 80075da:	d00e      	beq.n	80075fa <DMA_SetConfig+0x10a>
 80075dc:	68fb      	ldr	r3, [r7, #12]
 80075de:	681b      	ldr	r3, [r3, #0]
 80075e0:	4a5f      	ldr	r2, [pc, #380]	@ (8007760 <DMA_SetConfig+0x270>)
 80075e2:	4293      	cmp	r3, r2
 80075e4:	d009      	beq.n	80075fa <DMA_SetConfig+0x10a>
 80075e6:	68fb      	ldr	r3, [r7, #12]
 80075e8:	681b      	ldr	r3, [r3, #0]
 80075ea:	4a5e      	ldr	r2, [pc, #376]	@ (8007764 <DMA_SetConfig+0x274>)
 80075ec:	4293      	cmp	r3, r2
 80075ee:	d004      	beq.n	80075fa <DMA_SetConfig+0x10a>
 80075f0:	68fb      	ldr	r3, [r7, #12]
 80075f2:	681b      	ldr	r3, [r3, #0]
 80075f4:	4a5c      	ldr	r2, [pc, #368]	@ (8007768 <DMA_SetConfig+0x278>)
 80075f6:	4293      	cmp	r3, r2
 80075f8:	d101      	bne.n	80075fe <DMA_SetConfig+0x10e>
 80075fa:	2301      	movs	r3, #1
 80075fc:	e000      	b.n	8007600 <DMA_SetConfig+0x110>
 80075fe:	2300      	movs	r3, #0
 8007600:	2b00      	cmp	r3, #0
 8007602:	d00d      	beq.n	8007620 <DMA_SetConfig+0x130>
  {
    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8007604:	68fb      	ldr	r3, [r7, #12]
 8007606:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8007608:	68fa      	ldr	r2, [r7, #12]
 800760a:	6e92      	ldr	r2, [r2, #104]	@ 0x68
 800760c:	605a      	str	r2, [r3, #4]

    if(hdma->DMAmuxRequestGen != 0U)
 800760e:	68fb      	ldr	r3, [r7, #12]
 8007610:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8007612:	2b00      	cmp	r3, #0
 8007614:	d004      	beq.n	8007620 <DMA_SetConfig+0x130>
    {
      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8007616:	68fb      	ldr	r3, [r7, #12]
 8007618:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800761a:	68fa      	ldr	r2, [r7, #12]
 800761c:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 800761e:	605a      	str	r2, [r3, #4]
    }
  }

  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8007620:	68fb      	ldr	r3, [r7, #12]
 8007622:	681b      	ldr	r3, [r3, #0]
 8007624:	4a39      	ldr	r2, [pc, #228]	@ (800770c <DMA_SetConfig+0x21c>)
 8007626:	4293      	cmp	r3, r2
 8007628:	d04a      	beq.n	80076c0 <DMA_SetConfig+0x1d0>
 800762a:	68fb      	ldr	r3, [r7, #12]
 800762c:	681b      	ldr	r3, [r3, #0]
 800762e:	4a38      	ldr	r2, [pc, #224]	@ (8007710 <DMA_SetConfig+0x220>)
 8007630:	4293      	cmp	r3, r2
 8007632:	d045      	beq.n	80076c0 <DMA_SetConfig+0x1d0>
 8007634:	68fb      	ldr	r3, [r7, #12]
 8007636:	681b      	ldr	r3, [r3, #0]
 8007638:	4a36      	ldr	r2, [pc, #216]	@ (8007714 <DMA_SetConfig+0x224>)
 800763a:	4293      	cmp	r3, r2
 800763c:	d040      	beq.n	80076c0 <DMA_SetConfig+0x1d0>
 800763e:	68fb      	ldr	r3, [r7, #12]
 8007640:	681b      	ldr	r3, [r3, #0]
 8007642:	4a35      	ldr	r2, [pc, #212]	@ (8007718 <DMA_SetConfig+0x228>)
 8007644:	4293      	cmp	r3, r2
 8007646:	d03b      	beq.n	80076c0 <DMA_SetConfig+0x1d0>
 8007648:	68fb      	ldr	r3, [r7, #12]
 800764a:	681b      	ldr	r3, [r3, #0]
 800764c:	4a33      	ldr	r2, [pc, #204]	@ (800771c <DMA_SetConfig+0x22c>)
 800764e:	4293      	cmp	r3, r2
 8007650:	d036      	beq.n	80076c0 <DMA_SetConfig+0x1d0>
 8007652:	68fb      	ldr	r3, [r7, #12]
 8007654:	681b      	ldr	r3, [r3, #0]
 8007656:	4a32      	ldr	r2, [pc, #200]	@ (8007720 <DMA_SetConfig+0x230>)
 8007658:	4293      	cmp	r3, r2
 800765a:	d031      	beq.n	80076c0 <DMA_SetConfig+0x1d0>
 800765c:	68fb      	ldr	r3, [r7, #12]
 800765e:	681b      	ldr	r3, [r3, #0]
 8007660:	4a30      	ldr	r2, [pc, #192]	@ (8007724 <DMA_SetConfig+0x234>)
 8007662:	4293      	cmp	r3, r2
 8007664:	d02c      	beq.n	80076c0 <DMA_SetConfig+0x1d0>
 8007666:	68fb      	ldr	r3, [r7, #12]
 8007668:	681b      	ldr	r3, [r3, #0]
 800766a:	4a2f      	ldr	r2, [pc, #188]	@ (8007728 <DMA_SetConfig+0x238>)
 800766c:	4293      	cmp	r3, r2
 800766e:	d027      	beq.n	80076c0 <DMA_SetConfig+0x1d0>
 8007670:	68fb      	ldr	r3, [r7, #12]
 8007672:	681b      	ldr	r3, [r3, #0]
 8007674:	4a2d      	ldr	r2, [pc, #180]	@ (800772c <DMA_SetConfig+0x23c>)
 8007676:	4293      	cmp	r3, r2
 8007678:	d022      	beq.n	80076c0 <DMA_SetConfig+0x1d0>
 800767a:	68fb      	ldr	r3, [r7, #12]
 800767c:	681b      	ldr	r3, [r3, #0]
 800767e:	4a2c      	ldr	r2, [pc, #176]	@ (8007730 <DMA_SetConfig+0x240>)
 8007680:	4293      	cmp	r3, r2
 8007682:	d01d      	beq.n	80076c0 <DMA_SetConfig+0x1d0>
 8007684:	68fb      	ldr	r3, [r7, #12]
 8007686:	681b      	ldr	r3, [r3, #0]
 8007688:	4a2a      	ldr	r2, [pc, #168]	@ (8007734 <DMA_SetConfig+0x244>)
 800768a:	4293      	cmp	r3, r2
 800768c:	d018      	beq.n	80076c0 <DMA_SetConfig+0x1d0>
 800768e:	68fb      	ldr	r3, [r7, #12]
 8007690:	681b      	ldr	r3, [r3, #0]
 8007692:	4a29      	ldr	r2, [pc, #164]	@ (8007738 <DMA_SetConfig+0x248>)
 8007694:	4293      	cmp	r3, r2
 8007696:	d013      	beq.n	80076c0 <DMA_SetConfig+0x1d0>
 8007698:	68fb      	ldr	r3, [r7, #12]
 800769a:	681b      	ldr	r3, [r3, #0]
 800769c:	4a27      	ldr	r2, [pc, #156]	@ (800773c <DMA_SetConfig+0x24c>)
 800769e:	4293      	cmp	r3, r2
 80076a0:	d00e      	beq.n	80076c0 <DMA_SetConfig+0x1d0>
 80076a2:	68fb      	ldr	r3, [r7, #12]
 80076a4:	681b      	ldr	r3, [r3, #0]
 80076a6:	4a26      	ldr	r2, [pc, #152]	@ (8007740 <DMA_SetConfig+0x250>)
 80076a8:	4293      	cmp	r3, r2
 80076aa:	d009      	beq.n	80076c0 <DMA_SetConfig+0x1d0>
 80076ac:	68fb      	ldr	r3, [r7, #12]
 80076ae:	681b      	ldr	r3, [r3, #0]
 80076b0:	4a24      	ldr	r2, [pc, #144]	@ (8007744 <DMA_SetConfig+0x254>)
 80076b2:	4293      	cmp	r3, r2
 80076b4:	d004      	beq.n	80076c0 <DMA_SetConfig+0x1d0>
 80076b6:	68fb      	ldr	r3, [r7, #12]
 80076b8:	681b      	ldr	r3, [r3, #0]
 80076ba:	4a23      	ldr	r2, [pc, #140]	@ (8007748 <DMA_SetConfig+0x258>)
 80076bc:	4293      	cmp	r3, r2
 80076be:	d101      	bne.n	80076c4 <DMA_SetConfig+0x1d4>
 80076c0:	2301      	movs	r3, #1
 80076c2:	e000      	b.n	80076c6 <DMA_SetConfig+0x1d6>
 80076c4:	2300      	movs	r3, #0
 80076c6:	2b00      	cmp	r3, #0
 80076c8:	d059      	beq.n	800777e <DMA_SetConfig+0x28e>
  {
    /* Clear all interrupt flags at correct offset within the register */
    regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 80076ca:	68fb      	ldr	r3, [r7, #12]
 80076cc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80076ce:	f003 031f 	and.w	r3, r3, #31
 80076d2:	223f      	movs	r2, #63	@ 0x3f
 80076d4:	409a      	lsls	r2, r3
 80076d6:	697b      	ldr	r3, [r7, #20]
 80076d8:	609a      	str	r2, [r3, #8]

    /* Clear DBM bit */
    ((DMA_Stream_TypeDef *)hdma->Instance)->CR &= (uint32_t)(~DMA_SxCR_DBM);
 80076da:	68fb      	ldr	r3, [r7, #12]
 80076dc:	681b      	ldr	r3, [r3, #0]
 80076de:	681a      	ldr	r2, [r3, #0]
 80076e0:	68fb      	ldr	r3, [r7, #12]
 80076e2:	681b      	ldr	r3, [r3, #0]
 80076e4:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 80076e8:	601a      	str	r2, [r3, #0]

    /* Configure DMA Stream data length */
    ((DMA_Stream_TypeDef *)hdma->Instance)->NDTR = DataLength;
 80076ea:	68fb      	ldr	r3, [r7, #12]
 80076ec:	681b      	ldr	r3, [r3, #0]
 80076ee:	683a      	ldr	r2, [r7, #0]
 80076f0:	605a      	str	r2, [r3, #4]

    /* Peripheral to Memory */
    if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80076f2:	68fb      	ldr	r3, [r7, #12]
 80076f4:	689b      	ldr	r3, [r3, #8]
 80076f6:	2b40      	cmp	r3, #64	@ 0x40
 80076f8:	d138      	bne.n	800776c <DMA_SetConfig+0x27c>
    {
      /* Configure DMA Stream destination address */
      ((DMA_Stream_TypeDef *)hdma->Instance)->PAR = DstAddress;
 80076fa:	68fb      	ldr	r3, [r7, #12]
 80076fc:	681b      	ldr	r3, [r3, #0]
 80076fe:	687a      	ldr	r2, [r7, #4]
 8007700:	609a      	str	r2, [r3, #8]

      /* Configure DMA Stream source address */
      ((DMA_Stream_TypeDef *)hdma->Instance)->M0AR = SrcAddress;
 8007702:	68fb      	ldr	r3, [r7, #12]
 8007704:	681b      	ldr	r3, [r3, #0]
 8007706:	68ba      	ldr	r2, [r7, #8]
 8007708:	60da      	str	r2, [r3, #12]
  }
  else
  {
    /* Nothing To Do */
  }
}
 800770a:	e086      	b.n	800781a <DMA_SetConfig+0x32a>
 800770c:	40020010 	.word	0x40020010
 8007710:	40020028 	.word	0x40020028
 8007714:	40020040 	.word	0x40020040
 8007718:	40020058 	.word	0x40020058
 800771c:	40020070 	.word	0x40020070
 8007720:	40020088 	.word	0x40020088
 8007724:	400200a0 	.word	0x400200a0
 8007728:	400200b8 	.word	0x400200b8
 800772c:	40020410 	.word	0x40020410
 8007730:	40020428 	.word	0x40020428
 8007734:	40020440 	.word	0x40020440
 8007738:	40020458 	.word	0x40020458
 800773c:	40020470 	.word	0x40020470
 8007740:	40020488 	.word	0x40020488
 8007744:	400204a0 	.word	0x400204a0
 8007748:	400204b8 	.word	0x400204b8
 800774c:	58025408 	.word	0x58025408
 8007750:	5802541c 	.word	0x5802541c
 8007754:	58025430 	.word	0x58025430
 8007758:	58025444 	.word	0x58025444
 800775c:	58025458 	.word	0x58025458
 8007760:	5802546c 	.word	0x5802546c
 8007764:	58025480 	.word	0x58025480
 8007768:	58025494 	.word	0x58025494
      ((DMA_Stream_TypeDef *)hdma->Instance)->PAR = SrcAddress;
 800776c:	68fb      	ldr	r3, [r7, #12]
 800776e:	681b      	ldr	r3, [r3, #0]
 8007770:	68ba      	ldr	r2, [r7, #8]
 8007772:	609a      	str	r2, [r3, #8]
      ((DMA_Stream_TypeDef *)hdma->Instance)->M0AR = DstAddress;
 8007774:	68fb      	ldr	r3, [r7, #12]
 8007776:	681b      	ldr	r3, [r3, #0]
 8007778:	687a      	ldr	r2, [r7, #4]
 800777a:	60da      	str	r2, [r3, #12]
}
 800777c:	e04d      	b.n	800781a <DMA_SetConfig+0x32a>
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U) /* BDMA instance(s) */
 800777e:	68fb      	ldr	r3, [r7, #12]
 8007780:	681b      	ldr	r3, [r3, #0]
 8007782:	4a29      	ldr	r2, [pc, #164]	@ (8007828 <DMA_SetConfig+0x338>)
 8007784:	4293      	cmp	r3, r2
 8007786:	d022      	beq.n	80077ce <DMA_SetConfig+0x2de>
 8007788:	68fb      	ldr	r3, [r7, #12]
 800778a:	681b      	ldr	r3, [r3, #0]
 800778c:	4a27      	ldr	r2, [pc, #156]	@ (800782c <DMA_SetConfig+0x33c>)
 800778e:	4293      	cmp	r3, r2
 8007790:	d01d      	beq.n	80077ce <DMA_SetConfig+0x2de>
 8007792:	68fb      	ldr	r3, [r7, #12]
 8007794:	681b      	ldr	r3, [r3, #0]
 8007796:	4a26      	ldr	r2, [pc, #152]	@ (8007830 <DMA_SetConfig+0x340>)
 8007798:	4293      	cmp	r3, r2
 800779a:	d018      	beq.n	80077ce <DMA_SetConfig+0x2de>
 800779c:	68fb      	ldr	r3, [r7, #12]
 800779e:	681b      	ldr	r3, [r3, #0]
 80077a0:	4a24      	ldr	r2, [pc, #144]	@ (8007834 <DMA_SetConfig+0x344>)
 80077a2:	4293      	cmp	r3, r2
 80077a4:	d013      	beq.n	80077ce <DMA_SetConfig+0x2de>
 80077a6:	68fb      	ldr	r3, [r7, #12]
 80077a8:	681b      	ldr	r3, [r3, #0]
 80077aa:	4a23      	ldr	r2, [pc, #140]	@ (8007838 <DMA_SetConfig+0x348>)
 80077ac:	4293      	cmp	r3, r2
 80077ae:	d00e      	beq.n	80077ce <DMA_SetConfig+0x2de>
 80077b0:	68fb      	ldr	r3, [r7, #12]
 80077b2:	681b      	ldr	r3, [r3, #0]
 80077b4:	4a21      	ldr	r2, [pc, #132]	@ (800783c <DMA_SetConfig+0x34c>)
 80077b6:	4293      	cmp	r3, r2
 80077b8:	d009      	beq.n	80077ce <DMA_SetConfig+0x2de>
 80077ba:	68fb      	ldr	r3, [r7, #12]
 80077bc:	681b      	ldr	r3, [r3, #0]
 80077be:	4a20      	ldr	r2, [pc, #128]	@ (8007840 <DMA_SetConfig+0x350>)
 80077c0:	4293      	cmp	r3, r2
 80077c2:	d004      	beq.n	80077ce <DMA_SetConfig+0x2de>
 80077c4:	68fb      	ldr	r3, [r7, #12]
 80077c6:	681b      	ldr	r3, [r3, #0]
 80077c8:	4a1e      	ldr	r2, [pc, #120]	@ (8007844 <DMA_SetConfig+0x354>)
 80077ca:	4293      	cmp	r3, r2
 80077cc:	d101      	bne.n	80077d2 <DMA_SetConfig+0x2e2>
 80077ce:	2301      	movs	r3, #1
 80077d0:	e000      	b.n	80077d4 <DMA_SetConfig+0x2e4>
 80077d2:	2300      	movs	r3, #0
 80077d4:	2b00      	cmp	r3, #0
 80077d6:	d020      	beq.n	800781a <DMA_SetConfig+0x32a>
    regs_bdma->IFCR = (BDMA_ISR_GIF0) << (hdma->StreamIndex & 0x1FU);
 80077d8:	68fb      	ldr	r3, [r7, #12]
 80077da:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80077dc:	f003 031f 	and.w	r3, r3, #31
 80077e0:	2201      	movs	r2, #1
 80077e2:	409a      	lsls	r2, r3
 80077e4:	693b      	ldr	r3, [r7, #16]
 80077e6:	605a      	str	r2, [r3, #4]
    ((BDMA_Channel_TypeDef *)hdma->Instance)->CNDTR = DataLength;
 80077e8:	68fb      	ldr	r3, [r7, #12]
 80077ea:	681b      	ldr	r3, [r3, #0]
 80077ec:	683a      	ldr	r2, [r7, #0]
 80077ee:	605a      	str	r2, [r3, #4]
    if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80077f0:	68fb      	ldr	r3, [r7, #12]
 80077f2:	689b      	ldr	r3, [r3, #8]
 80077f4:	2b40      	cmp	r3, #64	@ 0x40
 80077f6:	d108      	bne.n	800780a <DMA_SetConfig+0x31a>
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CPAR = DstAddress;
 80077f8:	68fb      	ldr	r3, [r7, #12]
 80077fa:	681b      	ldr	r3, [r3, #0]
 80077fc:	687a      	ldr	r2, [r7, #4]
 80077fe:	609a      	str	r2, [r3, #8]
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CM0AR = SrcAddress;
 8007800:	68fb      	ldr	r3, [r7, #12]
 8007802:	681b      	ldr	r3, [r3, #0]
 8007804:	68ba      	ldr	r2, [r7, #8]
 8007806:	60da      	str	r2, [r3, #12]
}
 8007808:	e007      	b.n	800781a <DMA_SetConfig+0x32a>
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CPAR = SrcAddress;
 800780a:	68fb      	ldr	r3, [r7, #12]
 800780c:	681b      	ldr	r3, [r3, #0]
 800780e:	68ba      	ldr	r2, [r7, #8]
 8007810:	609a      	str	r2, [r3, #8]
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CM0AR = DstAddress;
 8007812:	68fb      	ldr	r3, [r7, #12]
 8007814:	681b      	ldr	r3, [r3, #0]
 8007816:	687a      	ldr	r2, [r7, #4]
 8007818:	60da      	str	r2, [r3, #12]
}
 800781a:	bf00      	nop
 800781c:	371c      	adds	r7, #28
 800781e:	46bd      	mov	sp, r7
 8007820:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007824:	4770      	bx	lr
 8007826:	bf00      	nop
 8007828:	58025408 	.word	0x58025408
 800782c:	5802541c 	.word	0x5802541c
 8007830:	58025430 	.word	0x58025430
 8007834:	58025444 	.word	0x58025444
 8007838:	58025458 	.word	0x58025458
 800783c:	5802546c 	.word	0x5802546c
 8007840:	58025480 	.word	0x58025480
 8007844:	58025494 	.word	0x58025494

08007848 <DMA_CalcBaseAndBitshift>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8007848:	b480      	push	{r7}
 800784a:	b085      	sub	sp, #20
 800784c:	af00      	add	r7, sp, #0
 800784e:	6078      	str	r0, [r7, #4]
  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8007850:	687b      	ldr	r3, [r7, #4]
 8007852:	681b      	ldr	r3, [r3, #0]
 8007854:	4a42      	ldr	r2, [pc, #264]	@ (8007960 <DMA_CalcBaseAndBitshift+0x118>)
 8007856:	4293      	cmp	r3, r2
 8007858:	d04a      	beq.n	80078f0 <DMA_CalcBaseAndBitshift+0xa8>
 800785a:	687b      	ldr	r3, [r7, #4]
 800785c:	681b      	ldr	r3, [r3, #0]
 800785e:	4a41      	ldr	r2, [pc, #260]	@ (8007964 <DMA_CalcBaseAndBitshift+0x11c>)
 8007860:	4293      	cmp	r3, r2
 8007862:	d045      	beq.n	80078f0 <DMA_CalcBaseAndBitshift+0xa8>
 8007864:	687b      	ldr	r3, [r7, #4]
 8007866:	681b      	ldr	r3, [r3, #0]
 8007868:	4a3f      	ldr	r2, [pc, #252]	@ (8007968 <DMA_CalcBaseAndBitshift+0x120>)
 800786a:	4293      	cmp	r3, r2
 800786c:	d040      	beq.n	80078f0 <DMA_CalcBaseAndBitshift+0xa8>
 800786e:	687b      	ldr	r3, [r7, #4]
 8007870:	681b      	ldr	r3, [r3, #0]
 8007872:	4a3e      	ldr	r2, [pc, #248]	@ (800796c <DMA_CalcBaseAndBitshift+0x124>)
 8007874:	4293      	cmp	r3, r2
 8007876:	d03b      	beq.n	80078f0 <DMA_CalcBaseAndBitshift+0xa8>
 8007878:	687b      	ldr	r3, [r7, #4]
 800787a:	681b      	ldr	r3, [r3, #0]
 800787c:	4a3c      	ldr	r2, [pc, #240]	@ (8007970 <DMA_CalcBaseAndBitshift+0x128>)
 800787e:	4293      	cmp	r3, r2
 8007880:	d036      	beq.n	80078f0 <DMA_CalcBaseAndBitshift+0xa8>
 8007882:	687b      	ldr	r3, [r7, #4]
 8007884:	681b      	ldr	r3, [r3, #0]
 8007886:	4a3b      	ldr	r2, [pc, #236]	@ (8007974 <DMA_CalcBaseAndBitshift+0x12c>)
 8007888:	4293      	cmp	r3, r2
 800788a:	d031      	beq.n	80078f0 <DMA_CalcBaseAndBitshift+0xa8>
 800788c:	687b      	ldr	r3, [r7, #4]
 800788e:	681b      	ldr	r3, [r3, #0]
 8007890:	4a39      	ldr	r2, [pc, #228]	@ (8007978 <DMA_CalcBaseAndBitshift+0x130>)
 8007892:	4293      	cmp	r3, r2
 8007894:	d02c      	beq.n	80078f0 <DMA_CalcBaseAndBitshift+0xa8>
 8007896:	687b      	ldr	r3, [r7, #4]
 8007898:	681b      	ldr	r3, [r3, #0]
 800789a:	4a38      	ldr	r2, [pc, #224]	@ (800797c <DMA_CalcBaseAndBitshift+0x134>)
 800789c:	4293      	cmp	r3, r2
 800789e:	d027      	beq.n	80078f0 <DMA_CalcBaseAndBitshift+0xa8>
 80078a0:	687b      	ldr	r3, [r7, #4]
 80078a2:	681b      	ldr	r3, [r3, #0]
 80078a4:	4a36      	ldr	r2, [pc, #216]	@ (8007980 <DMA_CalcBaseAndBitshift+0x138>)
 80078a6:	4293      	cmp	r3, r2
 80078a8:	d022      	beq.n	80078f0 <DMA_CalcBaseAndBitshift+0xa8>
 80078aa:	687b      	ldr	r3, [r7, #4]
 80078ac:	681b      	ldr	r3, [r3, #0]
 80078ae:	4a35      	ldr	r2, [pc, #212]	@ (8007984 <DMA_CalcBaseAndBitshift+0x13c>)
 80078b0:	4293      	cmp	r3, r2
 80078b2:	d01d      	beq.n	80078f0 <DMA_CalcBaseAndBitshift+0xa8>
 80078b4:	687b      	ldr	r3, [r7, #4]
 80078b6:	681b      	ldr	r3, [r3, #0]
 80078b8:	4a33      	ldr	r2, [pc, #204]	@ (8007988 <DMA_CalcBaseAndBitshift+0x140>)
 80078ba:	4293      	cmp	r3, r2
 80078bc:	d018      	beq.n	80078f0 <DMA_CalcBaseAndBitshift+0xa8>
 80078be:	687b      	ldr	r3, [r7, #4]
 80078c0:	681b      	ldr	r3, [r3, #0]
 80078c2:	4a32      	ldr	r2, [pc, #200]	@ (800798c <DMA_CalcBaseAndBitshift+0x144>)
 80078c4:	4293      	cmp	r3, r2
 80078c6:	d013      	beq.n	80078f0 <DMA_CalcBaseAndBitshift+0xa8>
 80078c8:	687b      	ldr	r3, [r7, #4]
 80078ca:	681b      	ldr	r3, [r3, #0]
 80078cc:	4a30      	ldr	r2, [pc, #192]	@ (8007990 <DMA_CalcBaseAndBitshift+0x148>)
 80078ce:	4293      	cmp	r3, r2
 80078d0:	d00e      	beq.n	80078f0 <DMA_CalcBaseAndBitshift+0xa8>
 80078d2:	687b      	ldr	r3, [r7, #4]
 80078d4:	681b      	ldr	r3, [r3, #0]
 80078d6:	4a2f      	ldr	r2, [pc, #188]	@ (8007994 <DMA_CalcBaseAndBitshift+0x14c>)
 80078d8:	4293      	cmp	r3, r2
 80078da:	d009      	beq.n	80078f0 <DMA_CalcBaseAndBitshift+0xa8>
 80078dc:	687b      	ldr	r3, [r7, #4]
 80078de:	681b      	ldr	r3, [r3, #0]
 80078e0:	4a2d      	ldr	r2, [pc, #180]	@ (8007998 <DMA_CalcBaseAndBitshift+0x150>)
 80078e2:	4293      	cmp	r3, r2
 80078e4:	d004      	beq.n	80078f0 <DMA_CalcBaseAndBitshift+0xa8>
 80078e6:	687b      	ldr	r3, [r7, #4]
 80078e8:	681b      	ldr	r3, [r3, #0]
 80078ea:	4a2c      	ldr	r2, [pc, #176]	@ (800799c <DMA_CalcBaseAndBitshift+0x154>)
 80078ec:	4293      	cmp	r3, r2
 80078ee:	d101      	bne.n	80078f4 <DMA_CalcBaseAndBitshift+0xac>
 80078f0:	2301      	movs	r3, #1
 80078f2:	e000      	b.n	80078f6 <DMA_CalcBaseAndBitshift+0xae>
 80078f4:	2300      	movs	r3, #0
 80078f6:	2b00      	cmp	r3, #0
 80078f8:	d024      	beq.n	8007944 <DMA_CalcBaseAndBitshift+0xfc>
  {
    uint32_t stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 80078fa:	687b      	ldr	r3, [r7, #4]
 80078fc:	681b      	ldr	r3, [r3, #0]
 80078fe:	b2db      	uxtb	r3, r3
 8007900:	3b10      	subs	r3, #16
 8007902:	4a27      	ldr	r2, [pc, #156]	@ (80079a0 <DMA_CalcBaseAndBitshift+0x158>)
 8007904:	fba2 2303 	umull	r2, r3, r2, r3
 8007908:	091b      	lsrs	r3, r3, #4
 800790a:	60fb      	str	r3, [r7, #12]

    /* lookup table for necessary bitshift of flags within status registers */
    static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
    hdma->StreamIndex = flagBitshiftOffset[stream_number & 0x7U];
 800790c:	68fb      	ldr	r3, [r7, #12]
 800790e:	f003 0307 	and.w	r3, r3, #7
 8007912:	4a24      	ldr	r2, [pc, #144]	@ (80079a4 <DMA_CalcBaseAndBitshift+0x15c>)
 8007914:	5cd3      	ldrb	r3, [r2, r3]
 8007916:	461a      	mov	r2, r3
 8007918:	687b      	ldr	r3, [r7, #4]
 800791a:	65da      	str	r2, [r3, #92]	@ 0x5c

    if (stream_number > 3U)
 800791c:	68fb      	ldr	r3, [r7, #12]
 800791e:	2b03      	cmp	r3, #3
 8007920:	d908      	bls.n	8007934 <DMA_CalcBaseAndBitshift+0xec>
    {
      /* return pointer to HISR and HIFCR */
      hdma->StreamBaseAddress = (((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0x3FFU)) + 4U);
 8007922:	687b      	ldr	r3, [r7, #4]
 8007924:	681b      	ldr	r3, [r3, #0]
 8007926:	461a      	mov	r2, r3
 8007928:	4b1f      	ldr	r3, [pc, #124]	@ (80079a8 <DMA_CalcBaseAndBitshift+0x160>)
 800792a:	4013      	ands	r3, r2
 800792c:	1d1a      	adds	r2, r3, #4
 800792e:	687b      	ldr	r3, [r7, #4]
 8007930:	659a      	str	r2, [r3, #88]	@ 0x58
 8007932:	e00d      	b.n	8007950 <DMA_CalcBaseAndBitshift+0x108>
    }
    else
    {
      /* return pointer to LISR and LIFCR */
      hdma->StreamBaseAddress = ((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0x3FFU));
 8007934:	687b      	ldr	r3, [r7, #4]
 8007936:	681b      	ldr	r3, [r3, #0]
 8007938:	461a      	mov	r2, r3
 800793a:	4b1b      	ldr	r3, [pc, #108]	@ (80079a8 <DMA_CalcBaseAndBitshift+0x160>)
 800793c:	4013      	ands	r3, r2
 800793e:	687a      	ldr	r2, [r7, #4]
 8007940:	6593      	str	r3, [r2, #88]	@ 0x58
 8007942:	e005      	b.n	8007950 <DMA_CalcBaseAndBitshift+0x108>
    }
  }
  else /* BDMA instance(s) */
  {
    /* return pointer to ISR and IFCR */
    hdma->StreamBaseAddress = ((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0xFFU));
 8007944:	687b      	ldr	r3, [r7, #4]
 8007946:	681b      	ldr	r3, [r3, #0]
 8007948:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 800794c:	687b      	ldr	r3, [r7, #4]
 800794e:	659a      	str	r2, [r3, #88]	@ 0x58
  }

  return hdma->StreamBaseAddress;
 8007950:	687b      	ldr	r3, [r7, #4]
 8007952:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 8007954:	4618      	mov	r0, r3
 8007956:	3714      	adds	r7, #20
 8007958:	46bd      	mov	sp, r7
 800795a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800795e:	4770      	bx	lr
 8007960:	40020010 	.word	0x40020010
 8007964:	40020028 	.word	0x40020028
 8007968:	40020040 	.word	0x40020040
 800796c:	40020058 	.word	0x40020058
 8007970:	40020070 	.word	0x40020070
 8007974:	40020088 	.word	0x40020088
 8007978:	400200a0 	.word	0x400200a0
 800797c:	400200b8 	.word	0x400200b8
 8007980:	40020410 	.word	0x40020410
 8007984:	40020428 	.word	0x40020428
 8007988:	40020440 	.word	0x40020440
 800798c:	40020458 	.word	0x40020458
 8007990:	40020470 	.word	0x40020470
 8007994:	40020488 	.word	0x40020488
 8007998:	400204a0 	.word	0x400204a0
 800799c:	400204b8 	.word	0x400204b8
 80079a0:	aaaaaaab 	.word	0xaaaaaaab
 80079a4:	080156d8 	.word	0x080156d8
 80079a8:	fffffc00 	.word	0xfffffc00

080079ac <DMA_CheckFifoParam>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 80079ac:	b480      	push	{r7}
 80079ae:	b085      	sub	sp, #20
 80079b0:	af00      	add	r7, sp, #0
 80079b2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80079b4:	2300      	movs	r3, #0
 80079b6:	73fb      	strb	r3, [r7, #15]

  /* Memory Data size equal to Byte */
  if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 80079b8:	687b      	ldr	r3, [r7, #4]
 80079ba:	699b      	ldr	r3, [r3, #24]
 80079bc:	2b00      	cmp	r3, #0
 80079be:	d120      	bne.n	8007a02 <DMA_CheckFifoParam+0x56>
  {
    switch (hdma->Init.FIFOThreshold)
 80079c0:	687b      	ldr	r3, [r7, #4]
 80079c2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80079c4:	2b03      	cmp	r3, #3
 80079c6:	d858      	bhi.n	8007a7a <DMA_CheckFifoParam+0xce>
 80079c8:	a201      	add	r2, pc, #4	@ (adr r2, 80079d0 <DMA_CheckFifoParam+0x24>)
 80079ca:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80079ce:	bf00      	nop
 80079d0:	080079e1 	.word	0x080079e1
 80079d4:	080079f3 	.word	0x080079f3
 80079d8:	080079e1 	.word	0x080079e1
 80079dc:	08007a7b 	.word	0x08007a7b
    {
      case DMA_FIFO_THRESHOLD_1QUARTERFULL:
      case DMA_FIFO_THRESHOLD_3QUARTERSFULL:

        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80079e0:	687b      	ldr	r3, [r7, #4]
 80079e2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80079e4:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80079e8:	2b00      	cmp	r3, #0
 80079ea:	d048      	beq.n	8007a7e <DMA_CheckFifoParam+0xd2>
        {
          status = HAL_ERROR;
 80079ec:	2301      	movs	r3, #1
 80079ee:	73fb      	strb	r3, [r7, #15]
        }
        break;
 80079f0:	e045      	b.n	8007a7e <DMA_CheckFifoParam+0xd2>

      case DMA_FIFO_THRESHOLD_HALFFULL:
        if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80079f2:	687b      	ldr	r3, [r7, #4]
 80079f4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80079f6:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 80079fa:	d142      	bne.n	8007a82 <DMA_CheckFifoParam+0xd6>
        {
          status = HAL_ERROR;
 80079fc:	2301      	movs	r3, #1
 80079fe:	73fb      	strb	r3, [r7, #15]
        }
        break;
 8007a00:	e03f      	b.n	8007a82 <DMA_CheckFifoParam+0xd6>
        break;
    }
  }

  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8007a02:	687b      	ldr	r3, [r7, #4]
 8007a04:	699b      	ldr	r3, [r3, #24]
 8007a06:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8007a0a:	d123      	bne.n	8007a54 <DMA_CheckFifoParam+0xa8>
  {
    switch (hdma->Init.FIFOThreshold)
 8007a0c:	687b      	ldr	r3, [r7, #4]
 8007a0e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007a10:	2b03      	cmp	r3, #3
 8007a12:	d838      	bhi.n	8007a86 <DMA_CheckFifoParam+0xda>
 8007a14:	a201      	add	r2, pc, #4	@ (adr r2, 8007a1c <DMA_CheckFifoParam+0x70>)
 8007a16:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007a1a:	bf00      	nop
 8007a1c:	08007a2d 	.word	0x08007a2d
 8007a20:	08007a33 	.word	0x08007a33
 8007a24:	08007a2d 	.word	0x08007a2d
 8007a28:	08007a45 	.word	0x08007a45
    {
      case DMA_FIFO_THRESHOLD_1QUARTERFULL:
      case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
        status = HAL_ERROR;
 8007a2c:	2301      	movs	r3, #1
 8007a2e:	73fb      	strb	r3, [r7, #15]
        break;
 8007a30:	e030      	b.n	8007a94 <DMA_CheckFifoParam+0xe8>

      case DMA_FIFO_THRESHOLD_HALFFULL:
        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8007a32:	687b      	ldr	r3, [r7, #4]
 8007a34:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007a36:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8007a3a:	2b00      	cmp	r3, #0
 8007a3c:	d025      	beq.n	8007a8a <DMA_CheckFifoParam+0xde>
        {
          status = HAL_ERROR;
 8007a3e:	2301      	movs	r3, #1
 8007a40:	73fb      	strb	r3, [r7, #15]
        }
        break;
 8007a42:	e022      	b.n	8007a8a <DMA_CheckFifoParam+0xde>

      case DMA_FIFO_THRESHOLD_FULL:
        if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8007a44:	687b      	ldr	r3, [r7, #4]
 8007a46:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007a48:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8007a4c:	d11f      	bne.n	8007a8e <DMA_CheckFifoParam+0xe2>
        {
          status = HAL_ERROR;
 8007a4e:	2301      	movs	r3, #1
 8007a50:	73fb      	strb	r3, [r7, #15]
        }
        break;
 8007a52:	e01c      	b.n	8007a8e <DMA_CheckFifoParam+0xe2>
  }

  /* Memory Data size equal to Word */
  else
  {
    switch (hdma->Init.FIFOThreshold)
 8007a54:	687b      	ldr	r3, [r7, #4]
 8007a56:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007a58:	2b02      	cmp	r3, #2
 8007a5a:	d902      	bls.n	8007a62 <DMA_CheckFifoParam+0xb6>
 8007a5c:	2b03      	cmp	r3, #3
 8007a5e:	d003      	beq.n	8007a68 <DMA_CheckFifoParam+0xbc>
          status = HAL_ERROR;
        }
    break;

      default:
        break;
 8007a60:	e018      	b.n	8007a94 <DMA_CheckFifoParam+0xe8>
        status = HAL_ERROR;
 8007a62:	2301      	movs	r3, #1
 8007a64:	73fb      	strb	r3, [r7, #15]
        break;
 8007a66:	e015      	b.n	8007a94 <DMA_CheckFifoParam+0xe8>
        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8007a68:	687b      	ldr	r3, [r7, #4]
 8007a6a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007a6c:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8007a70:	2b00      	cmp	r3, #0
 8007a72:	d00e      	beq.n	8007a92 <DMA_CheckFifoParam+0xe6>
          status = HAL_ERROR;
 8007a74:	2301      	movs	r3, #1
 8007a76:	73fb      	strb	r3, [r7, #15]
    break;
 8007a78:	e00b      	b.n	8007a92 <DMA_CheckFifoParam+0xe6>
        break;
 8007a7a:	bf00      	nop
 8007a7c:	e00a      	b.n	8007a94 <DMA_CheckFifoParam+0xe8>
        break;
 8007a7e:	bf00      	nop
 8007a80:	e008      	b.n	8007a94 <DMA_CheckFifoParam+0xe8>
        break;
 8007a82:	bf00      	nop
 8007a84:	e006      	b.n	8007a94 <DMA_CheckFifoParam+0xe8>
        break;
 8007a86:	bf00      	nop
 8007a88:	e004      	b.n	8007a94 <DMA_CheckFifoParam+0xe8>
        break;
 8007a8a:	bf00      	nop
 8007a8c:	e002      	b.n	8007a94 <DMA_CheckFifoParam+0xe8>
        break;
 8007a8e:	bf00      	nop
 8007a90:	e000      	b.n	8007a94 <DMA_CheckFifoParam+0xe8>
    break;
 8007a92:	bf00      	nop
    }
  }

  return status;
 8007a94:	7bfb      	ldrb	r3, [r7, #15]
}
 8007a96:	4618      	mov	r0, r3
 8007a98:	3714      	adds	r7, #20
 8007a9a:	46bd      	mov	sp, r7
 8007a9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007aa0:	4770      	bx	lr
 8007aa2:	bf00      	nop

08007aa4 <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8007aa4:	b480      	push	{r7}
 8007aa6:	b085      	sub	sp, #20
 8007aa8:	af00      	add	r7, sp, #0
 8007aaa:	6078      	str	r0, [r7, #4]
  uint32_t stream_number;
  uint32_t stream_baseaddress = (uint32_t)((uint32_t*)hdma->Instance);
 8007aac:	687b      	ldr	r3, [r7, #4]
 8007aae:	681b      	ldr	r3, [r3, #0]
 8007ab0:	60bb      	str	r3, [r7, #8]

  if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 8007ab2:	687b      	ldr	r3, [r7, #4]
 8007ab4:	681b      	ldr	r3, [r3, #0]
 8007ab6:	4a38      	ldr	r2, [pc, #224]	@ (8007b98 <DMA_CalcDMAMUXChannelBaseAndMask+0xf4>)
 8007ab8:	4293      	cmp	r3, r2
 8007aba:	d022      	beq.n	8007b02 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8007abc:	687b      	ldr	r3, [r7, #4]
 8007abe:	681b      	ldr	r3, [r3, #0]
 8007ac0:	4a36      	ldr	r2, [pc, #216]	@ (8007b9c <DMA_CalcDMAMUXChannelBaseAndMask+0xf8>)
 8007ac2:	4293      	cmp	r3, r2
 8007ac4:	d01d      	beq.n	8007b02 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8007ac6:	687b      	ldr	r3, [r7, #4]
 8007ac8:	681b      	ldr	r3, [r3, #0]
 8007aca:	4a35      	ldr	r2, [pc, #212]	@ (8007ba0 <DMA_CalcDMAMUXChannelBaseAndMask+0xfc>)
 8007acc:	4293      	cmp	r3, r2
 8007ace:	d018      	beq.n	8007b02 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8007ad0:	687b      	ldr	r3, [r7, #4]
 8007ad2:	681b      	ldr	r3, [r3, #0]
 8007ad4:	4a33      	ldr	r2, [pc, #204]	@ (8007ba4 <DMA_CalcDMAMUXChannelBaseAndMask+0x100>)
 8007ad6:	4293      	cmp	r3, r2
 8007ad8:	d013      	beq.n	8007b02 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8007ada:	687b      	ldr	r3, [r7, #4]
 8007adc:	681b      	ldr	r3, [r3, #0]
 8007ade:	4a32      	ldr	r2, [pc, #200]	@ (8007ba8 <DMA_CalcDMAMUXChannelBaseAndMask+0x104>)
 8007ae0:	4293      	cmp	r3, r2
 8007ae2:	d00e      	beq.n	8007b02 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8007ae4:	687b      	ldr	r3, [r7, #4]
 8007ae6:	681b      	ldr	r3, [r3, #0]
 8007ae8:	4a30      	ldr	r2, [pc, #192]	@ (8007bac <DMA_CalcDMAMUXChannelBaseAndMask+0x108>)
 8007aea:	4293      	cmp	r3, r2
 8007aec:	d009      	beq.n	8007b02 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8007aee:	687b      	ldr	r3, [r7, #4]
 8007af0:	681b      	ldr	r3, [r3, #0]
 8007af2:	4a2f      	ldr	r2, [pc, #188]	@ (8007bb0 <DMA_CalcDMAMUXChannelBaseAndMask+0x10c>)
 8007af4:	4293      	cmp	r3, r2
 8007af6:	d004      	beq.n	8007b02 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8007af8:	687b      	ldr	r3, [r7, #4]
 8007afa:	681b      	ldr	r3, [r3, #0]
 8007afc:	4a2d      	ldr	r2, [pc, #180]	@ (8007bb4 <DMA_CalcDMAMUXChannelBaseAndMask+0x110>)
 8007afe:	4293      	cmp	r3, r2
 8007b00:	d101      	bne.n	8007b06 <DMA_CalcDMAMUXChannelBaseAndMask+0x62>
 8007b02:	2301      	movs	r3, #1
 8007b04:	e000      	b.n	8007b08 <DMA_CalcDMAMUXChannelBaseAndMask+0x64>
 8007b06:	2300      	movs	r3, #0
 8007b08:	2b00      	cmp	r3, #0
 8007b0a:	d01a      	beq.n	8007b42 <DMA_CalcDMAMUXChannelBaseAndMask+0x9e>
  {
    /* BDMA Channels are connected to DMAMUX2 channels */
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 8U) / 20U;
 8007b0c:	687b      	ldr	r3, [r7, #4]
 8007b0e:	681b      	ldr	r3, [r3, #0]
 8007b10:	b2db      	uxtb	r3, r3
 8007b12:	3b08      	subs	r3, #8
 8007b14:	4a28      	ldr	r2, [pc, #160]	@ (8007bb8 <DMA_CalcDMAMUXChannelBaseAndMask+0x114>)
 8007b16:	fba2 2303 	umull	r2, r3, r2, r3
 8007b1a:	091b      	lsrs	r3, r3, #4
 8007b1c:	60fb      	str	r3, [r7, #12]
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX2_Channel0) + (stream_number * 4U)));
 8007b1e:	68fa      	ldr	r2, [r7, #12]
 8007b20:	4b26      	ldr	r3, [pc, #152]	@ (8007bbc <DMA_CalcDMAMUXChannelBaseAndMask+0x118>)
 8007b22:	4413      	add	r3, r2
 8007b24:	009b      	lsls	r3, r3, #2
 8007b26:	461a      	mov	r2, r3
 8007b28:	687b      	ldr	r3, [r7, #4]
 8007b2a:	661a      	str	r2, [r3, #96]	@ 0x60
    hdma->DMAmuxChannelStatus = DMAMUX2_ChannelStatus;
 8007b2c:	687b      	ldr	r3, [r7, #4]
 8007b2e:	4a24      	ldr	r2, [pc, #144]	@ (8007bc0 <DMA_CalcDMAMUXChannelBaseAndMask+0x11c>)
 8007b30:	665a      	str	r2, [r3, #100]	@ 0x64
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 8007b32:	68fb      	ldr	r3, [r7, #12]
 8007b34:	f003 031f 	and.w	r3, r3, #31
 8007b38:	2201      	movs	r2, #1
 8007b3a:	409a      	lsls	r2, r3
 8007b3c:	687b      	ldr	r3, [r7, #4]
 8007b3e:	669a      	str	r2, [r3, #104]	@ 0x68
    }
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_Channel0) + (stream_number * 4U)));
    hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
  }
}
 8007b40:	e024      	b.n	8007b8c <DMA_CalcDMAMUXChannelBaseAndMask+0xe8>
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 8007b42:	687b      	ldr	r3, [r7, #4]
 8007b44:	681b      	ldr	r3, [r3, #0]
 8007b46:	b2db      	uxtb	r3, r3
 8007b48:	3b10      	subs	r3, #16
 8007b4a:	4a1e      	ldr	r2, [pc, #120]	@ (8007bc4 <DMA_CalcDMAMUXChannelBaseAndMask+0x120>)
 8007b4c:	fba2 2303 	umull	r2, r3, r2, r3
 8007b50:	091b      	lsrs	r3, r3, #4
 8007b52:	60fb      	str	r3, [r7, #12]
    if((stream_baseaddress <= ((uint32_t)DMA2_Stream7) ) && \
 8007b54:	68bb      	ldr	r3, [r7, #8]
 8007b56:	4a1c      	ldr	r2, [pc, #112]	@ (8007bc8 <DMA_CalcDMAMUXChannelBaseAndMask+0x124>)
 8007b58:	4293      	cmp	r3, r2
 8007b5a:	d806      	bhi.n	8007b6a <DMA_CalcDMAMUXChannelBaseAndMask+0xc6>
 8007b5c:	68bb      	ldr	r3, [r7, #8]
 8007b5e:	4a1b      	ldr	r2, [pc, #108]	@ (8007bcc <DMA_CalcDMAMUXChannelBaseAndMask+0x128>)
 8007b60:	4293      	cmp	r3, r2
 8007b62:	d902      	bls.n	8007b6a <DMA_CalcDMAMUXChannelBaseAndMask+0xc6>
      stream_number += 8U;
 8007b64:	68fb      	ldr	r3, [r7, #12]
 8007b66:	3308      	adds	r3, #8
 8007b68:	60fb      	str	r3, [r7, #12]
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_Channel0) + (stream_number * 4U)));
 8007b6a:	68fa      	ldr	r2, [r7, #12]
 8007b6c:	4b18      	ldr	r3, [pc, #96]	@ (8007bd0 <DMA_CalcDMAMUXChannelBaseAndMask+0x12c>)
 8007b6e:	4413      	add	r3, r2
 8007b70:	009b      	lsls	r3, r3, #2
 8007b72:	461a      	mov	r2, r3
 8007b74:	687b      	ldr	r3, [r7, #4]
 8007b76:	661a      	str	r2, [r3, #96]	@ 0x60
    hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 8007b78:	687b      	ldr	r3, [r7, #4]
 8007b7a:	4a16      	ldr	r2, [pc, #88]	@ (8007bd4 <DMA_CalcDMAMUXChannelBaseAndMask+0x130>)
 8007b7c:	665a      	str	r2, [r3, #100]	@ 0x64
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 8007b7e:	68fb      	ldr	r3, [r7, #12]
 8007b80:	f003 031f 	and.w	r3, r3, #31
 8007b84:	2201      	movs	r2, #1
 8007b86:	409a      	lsls	r2, r3
 8007b88:	687b      	ldr	r3, [r7, #4]
 8007b8a:	669a      	str	r2, [r3, #104]	@ 0x68
}
 8007b8c:	bf00      	nop
 8007b8e:	3714      	adds	r7, #20
 8007b90:	46bd      	mov	sp, r7
 8007b92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b96:	4770      	bx	lr
 8007b98:	58025408 	.word	0x58025408
 8007b9c:	5802541c 	.word	0x5802541c
 8007ba0:	58025430 	.word	0x58025430
 8007ba4:	58025444 	.word	0x58025444
 8007ba8:	58025458 	.word	0x58025458
 8007bac:	5802546c 	.word	0x5802546c
 8007bb0:	58025480 	.word	0x58025480
 8007bb4:	58025494 	.word	0x58025494
 8007bb8:	cccccccd 	.word	0xcccccccd
 8007bbc:	16009600 	.word	0x16009600
 8007bc0:	58025880 	.word	0x58025880
 8007bc4:	aaaaaaab 	.word	0xaaaaaaab
 8007bc8:	400204b8 	.word	0x400204b8
 8007bcc:	4002040f 	.word	0x4002040f
 8007bd0:	10008200 	.word	0x10008200
 8007bd4:	40020880 	.word	0x40020880

08007bd8 <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8007bd8:	b480      	push	{r7}
 8007bda:	b085      	sub	sp, #20
 8007bdc:	af00      	add	r7, sp, #0
 8007bde:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 8007be0:	687b      	ldr	r3, [r7, #4]
 8007be2:	685b      	ldr	r3, [r3, #4]
 8007be4:	b2db      	uxtb	r3, r3
 8007be6:	60fb      	str	r3, [r7, #12]

  if((request >= DMA_REQUEST_GENERATOR0) && (request <= DMA_REQUEST_GENERATOR7))
 8007be8:	68fb      	ldr	r3, [r7, #12]
 8007bea:	2b00      	cmp	r3, #0
 8007bec:	d04a      	beq.n	8007c84 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xac>
 8007bee:	68fb      	ldr	r3, [r7, #12]
 8007bf0:	2b08      	cmp	r3, #8
 8007bf2:	d847      	bhi.n	8007c84 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xac>
  {
    if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 8007bf4:	687b      	ldr	r3, [r7, #4]
 8007bf6:	681b      	ldr	r3, [r3, #0]
 8007bf8:	4a25      	ldr	r2, [pc, #148]	@ (8007c90 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xb8>)
 8007bfa:	4293      	cmp	r3, r2
 8007bfc:	d022      	beq.n	8007c44 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8007bfe:	687b      	ldr	r3, [r7, #4]
 8007c00:	681b      	ldr	r3, [r3, #0]
 8007c02:	4a24      	ldr	r2, [pc, #144]	@ (8007c94 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xbc>)
 8007c04:	4293      	cmp	r3, r2
 8007c06:	d01d      	beq.n	8007c44 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8007c08:	687b      	ldr	r3, [r7, #4]
 8007c0a:	681b      	ldr	r3, [r3, #0]
 8007c0c:	4a22      	ldr	r2, [pc, #136]	@ (8007c98 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc0>)
 8007c0e:	4293      	cmp	r3, r2
 8007c10:	d018      	beq.n	8007c44 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8007c12:	687b      	ldr	r3, [r7, #4]
 8007c14:	681b      	ldr	r3, [r3, #0]
 8007c16:	4a21      	ldr	r2, [pc, #132]	@ (8007c9c <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc4>)
 8007c18:	4293      	cmp	r3, r2
 8007c1a:	d013      	beq.n	8007c44 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8007c1c:	687b      	ldr	r3, [r7, #4]
 8007c1e:	681b      	ldr	r3, [r3, #0]
 8007c20:	4a1f      	ldr	r2, [pc, #124]	@ (8007ca0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc8>)
 8007c22:	4293      	cmp	r3, r2
 8007c24:	d00e      	beq.n	8007c44 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8007c26:	687b      	ldr	r3, [r7, #4]
 8007c28:	681b      	ldr	r3, [r3, #0]
 8007c2a:	4a1e      	ldr	r2, [pc, #120]	@ (8007ca4 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xcc>)
 8007c2c:	4293      	cmp	r3, r2
 8007c2e:	d009      	beq.n	8007c44 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8007c30:	687b      	ldr	r3, [r7, #4]
 8007c32:	681b      	ldr	r3, [r3, #0]
 8007c34:	4a1c      	ldr	r2, [pc, #112]	@ (8007ca8 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd0>)
 8007c36:	4293      	cmp	r3, r2
 8007c38:	d004      	beq.n	8007c44 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8007c3a:	687b      	ldr	r3, [r7, #4]
 8007c3c:	681b      	ldr	r3, [r3, #0]
 8007c3e:	4a1b      	ldr	r2, [pc, #108]	@ (8007cac <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd4>)
 8007c40:	4293      	cmp	r3, r2
 8007c42:	d101      	bne.n	8007c48 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x70>
 8007c44:	2301      	movs	r3, #1
 8007c46:	e000      	b.n	8007c4a <DMA_CalcDMAMUXRequestGenBaseAndMask+0x72>
 8007c48:	2300      	movs	r3, #0
 8007c4a:	2b00      	cmp	r3, #0
 8007c4c:	d00a      	beq.n	8007c64 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x8c>
    {
      /* BDMA Channels are connected to DMAMUX2 request generator blocks */
      hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX2_RequestGenerator0) + ((request - 1U) * 4U)));
 8007c4e:	68fa      	ldr	r2, [r7, #12]
 8007c50:	4b17      	ldr	r3, [pc, #92]	@ (8007cb0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd8>)
 8007c52:	4413      	add	r3, r2
 8007c54:	009b      	lsls	r3, r3, #2
 8007c56:	461a      	mov	r2, r3
 8007c58:	687b      	ldr	r3, [r7, #4]
 8007c5a:	66da      	str	r2, [r3, #108]	@ 0x6c

      hdma->DMAmuxRequestGenStatus = DMAMUX2_RequestGenStatus;
 8007c5c:	687b      	ldr	r3, [r7, #4]
 8007c5e:	4a15      	ldr	r2, [pc, #84]	@ (8007cb4 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xdc>)
 8007c60:	671a      	str	r2, [r3, #112]	@ 0x70
 8007c62:	e009      	b.n	8007c78 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xa0>
    }
    else
    {
      /* DMA1 and DMA2 Streams use DMAMUX1 request generator blocks */
      hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 8007c64:	68fa      	ldr	r2, [r7, #12]
 8007c66:	4b14      	ldr	r3, [pc, #80]	@ (8007cb8 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xe0>)
 8007c68:	4413      	add	r3, r2
 8007c6a:	009b      	lsls	r3, r3, #2
 8007c6c:	461a      	mov	r2, r3
 8007c6e:	687b      	ldr	r3, [r7, #4]
 8007c70:	66da      	str	r2, [r3, #108]	@ 0x6c

      hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 8007c72:	687b      	ldr	r3, [r7, #4]
 8007c74:	4a11      	ldr	r2, [pc, #68]	@ (8007cbc <DMA_CalcDMAMUXRequestGenBaseAndMask+0xe4>)
 8007c76:	671a      	str	r2, [r3, #112]	@ 0x70
    }

    hdma->DMAmuxRequestGenStatusMask = 1UL << (request - 1U);
 8007c78:	68fb      	ldr	r3, [r7, #12]
 8007c7a:	3b01      	subs	r3, #1
 8007c7c:	2201      	movs	r2, #1
 8007c7e:	409a      	lsls	r2, r3
 8007c80:	687b      	ldr	r3, [r7, #4]
 8007c82:	675a      	str	r2, [r3, #116]	@ 0x74
  }
}
 8007c84:	bf00      	nop
 8007c86:	3714      	adds	r7, #20
 8007c88:	46bd      	mov	sp, r7
 8007c8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c8e:	4770      	bx	lr
 8007c90:	58025408 	.word	0x58025408
 8007c94:	5802541c 	.word	0x5802541c
 8007c98:	58025430 	.word	0x58025430
 8007c9c:	58025444 	.word	0x58025444
 8007ca0:	58025458 	.word	0x58025458
 8007ca4:	5802546c 	.word	0x5802546c
 8007ca8:	58025480 	.word	0x58025480
 8007cac:	58025494 	.word	0x58025494
 8007cb0:	1600963f 	.word	0x1600963f
 8007cb4:	58025940 	.word	0x58025940
 8007cb8:	1000823f 	.word	0x1000823f
 8007cbc:	40020940 	.word	0x40020940

08007cc0 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8007cc0:	b480      	push	{r7}
 8007cc2:	b089      	sub	sp, #36	@ 0x24
 8007cc4:	af00      	add	r7, sp, #0
 8007cc6:	6078      	str	r0, [r7, #4]
 8007cc8:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8007cca:	2300      	movs	r3, #0
 8007ccc:	61fb      	str	r3, [r7, #28]
  EXTI_Core_TypeDef *EXTI_CurrentCPU;

#if defined(DUAL_CORE) && defined(CORE_CM4)
  EXTI_CurrentCPU = EXTI_D2; /* EXTI for CM4 CPU */
#else
  EXTI_CurrentCPU = EXTI_D1; /* EXTI for CM7 CPU */
 8007cce:	4b89      	ldr	r3, [pc, #548]	@ (8007ef4 <HAL_GPIO_Init+0x234>)
 8007cd0:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8007cd2:	e194      	b.n	8007ffe <HAL_GPIO_Init+0x33e>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8007cd4:	683b      	ldr	r3, [r7, #0]
 8007cd6:	681a      	ldr	r2, [r3, #0]
 8007cd8:	2101      	movs	r1, #1
 8007cda:	69fb      	ldr	r3, [r7, #28]
 8007cdc:	fa01 f303 	lsl.w	r3, r1, r3
 8007ce0:	4013      	ands	r3, r2
 8007ce2:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00U)
 8007ce4:	693b      	ldr	r3, [r7, #16]
 8007ce6:	2b00      	cmp	r3, #0
 8007ce8:	f000 8186 	beq.w	8007ff8 <HAL_GPIO_Init+0x338>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8007cec:	683b      	ldr	r3, [r7, #0]
 8007cee:	685b      	ldr	r3, [r3, #4]
 8007cf0:	f003 0303 	and.w	r3, r3, #3
 8007cf4:	2b01      	cmp	r3, #1
 8007cf6:	d005      	beq.n	8007d04 <HAL_GPIO_Init+0x44>
 8007cf8:	683b      	ldr	r3, [r7, #0]
 8007cfa:	685b      	ldr	r3, [r3, #4]
 8007cfc:	f003 0303 	and.w	r3, r3, #3
 8007d00:	2b02      	cmp	r3, #2
 8007d02:	d130      	bne.n	8007d66 <HAL_GPIO_Init+0xa6>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8007d04:	687b      	ldr	r3, [r7, #4]
 8007d06:	689b      	ldr	r3, [r3, #8]
 8007d08:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8007d0a:	69fb      	ldr	r3, [r7, #28]
 8007d0c:	005b      	lsls	r3, r3, #1
 8007d0e:	2203      	movs	r2, #3
 8007d10:	fa02 f303 	lsl.w	r3, r2, r3
 8007d14:	43db      	mvns	r3, r3
 8007d16:	69ba      	ldr	r2, [r7, #24]
 8007d18:	4013      	ands	r3, r2
 8007d1a:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8007d1c:	683b      	ldr	r3, [r7, #0]
 8007d1e:	68da      	ldr	r2, [r3, #12]
 8007d20:	69fb      	ldr	r3, [r7, #28]
 8007d22:	005b      	lsls	r3, r3, #1
 8007d24:	fa02 f303 	lsl.w	r3, r2, r3
 8007d28:	69ba      	ldr	r2, [r7, #24]
 8007d2a:	4313      	orrs	r3, r2
 8007d2c:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8007d2e:	687b      	ldr	r3, [r7, #4]
 8007d30:	69ba      	ldr	r2, [r7, #24]
 8007d32:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8007d34:	687b      	ldr	r3, [r7, #4]
 8007d36:	685b      	ldr	r3, [r3, #4]
 8007d38:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8007d3a:	2201      	movs	r2, #1
 8007d3c:	69fb      	ldr	r3, [r7, #28]
 8007d3e:	fa02 f303 	lsl.w	r3, r2, r3
 8007d42:	43db      	mvns	r3, r3
 8007d44:	69ba      	ldr	r2, [r7, #24]
 8007d46:	4013      	ands	r3, r2
 8007d48:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8007d4a:	683b      	ldr	r3, [r7, #0]
 8007d4c:	685b      	ldr	r3, [r3, #4]
 8007d4e:	091b      	lsrs	r3, r3, #4
 8007d50:	f003 0201 	and.w	r2, r3, #1
 8007d54:	69fb      	ldr	r3, [r7, #28]
 8007d56:	fa02 f303 	lsl.w	r3, r2, r3
 8007d5a:	69ba      	ldr	r2, [r7, #24]
 8007d5c:	4313      	orrs	r3, r2
 8007d5e:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8007d60:	687b      	ldr	r3, [r7, #4]
 8007d62:	69ba      	ldr	r2, [r7, #24]
 8007d64:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8007d66:	683b      	ldr	r3, [r7, #0]
 8007d68:	685b      	ldr	r3, [r3, #4]
 8007d6a:	f003 0303 	and.w	r3, r3, #3
 8007d6e:	2b03      	cmp	r3, #3
 8007d70:	d017      	beq.n	8007da2 <HAL_GPIO_Init+0xe2>
      {
       /* Check the Pull parameter */
       assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8007d72:	687b      	ldr	r3, [r7, #4]
 8007d74:	68db      	ldr	r3, [r3, #12]
 8007d76:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8007d78:	69fb      	ldr	r3, [r7, #28]
 8007d7a:	005b      	lsls	r3, r3, #1
 8007d7c:	2203      	movs	r2, #3
 8007d7e:	fa02 f303 	lsl.w	r3, r2, r3
 8007d82:	43db      	mvns	r3, r3
 8007d84:	69ba      	ldr	r2, [r7, #24]
 8007d86:	4013      	ands	r3, r2
 8007d88:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8007d8a:	683b      	ldr	r3, [r7, #0]
 8007d8c:	689a      	ldr	r2, [r3, #8]
 8007d8e:	69fb      	ldr	r3, [r7, #28]
 8007d90:	005b      	lsls	r3, r3, #1
 8007d92:	fa02 f303 	lsl.w	r3, r2, r3
 8007d96:	69ba      	ldr	r2, [r7, #24]
 8007d98:	4313      	orrs	r3, r2
 8007d9a:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8007d9c:	687b      	ldr	r3, [r7, #4]
 8007d9e:	69ba      	ldr	r2, [r7, #24]
 8007da0:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8007da2:	683b      	ldr	r3, [r7, #0]
 8007da4:	685b      	ldr	r3, [r3, #4]
 8007da6:	f003 0303 	and.w	r3, r3, #3
 8007daa:	2b02      	cmp	r3, #2
 8007dac:	d123      	bne.n	8007df6 <HAL_GPIO_Init+0x136>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8007dae:	69fb      	ldr	r3, [r7, #28]
 8007db0:	08da      	lsrs	r2, r3, #3
 8007db2:	687b      	ldr	r3, [r7, #4]
 8007db4:	3208      	adds	r2, #8
 8007db6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007dba:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8007dbc:	69fb      	ldr	r3, [r7, #28]
 8007dbe:	f003 0307 	and.w	r3, r3, #7
 8007dc2:	009b      	lsls	r3, r3, #2
 8007dc4:	220f      	movs	r2, #15
 8007dc6:	fa02 f303 	lsl.w	r3, r2, r3
 8007dca:	43db      	mvns	r3, r3
 8007dcc:	69ba      	ldr	r2, [r7, #24]
 8007dce:	4013      	ands	r3, r2
 8007dd0:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8007dd2:	683b      	ldr	r3, [r7, #0]
 8007dd4:	691a      	ldr	r2, [r3, #16]
 8007dd6:	69fb      	ldr	r3, [r7, #28]
 8007dd8:	f003 0307 	and.w	r3, r3, #7
 8007ddc:	009b      	lsls	r3, r3, #2
 8007dde:	fa02 f303 	lsl.w	r3, r2, r3
 8007de2:	69ba      	ldr	r2, [r7, #24]
 8007de4:	4313      	orrs	r3, r2
 8007de6:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8007de8:	69fb      	ldr	r3, [r7, #28]
 8007dea:	08da      	lsrs	r2, r3, #3
 8007dec:	687b      	ldr	r3, [r7, #4]
 8007dee:	3208      	adds	r2, #8
 8007df0:	69b9      	ldr	r1, [r7, #24]
 8007df2:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8007df6:	687b      	ldr	r3, [r7, #4]
 8007df8:	681b      	ldr	r3, [r3, #0]
 8007dfa:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8007dfc:	69fb      	ldr	r3, [r7, #28]
 8007dfe:	005b      	lsls	r3, r3, #1
 8007e00:	2203      	movs	r2, #3
 8007e02:	fa02 f303 	lsl.w	r3, r2, r3
 8007e06:	43db      	mvns	r3, r3
 8007e08:	69ba      	ldr	r2, [r7, #24]
 8007e0a:	4013      	ands	r3, r2
 8007e0c:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8007e0e:	683b      	ldr	r3, [r7, #0]
 8007e10:	685b      	ldr	r3, [r3, #4]
 8007e12:	f003 0203 	and.w	r2, r3, #3
 8007e16:	69fb      	ldr	r3, [r7, #28]
 8007e18:	005b      	lsls	r3, r3, #1
 8007e1a:	fa02 f303 	lsl.w	r3, r2, r3
 8007e1e:	69ba      	ldr	r2, [r7, #24]
 8007e20:	4313      	orrs	r3, r2
 8007e22:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8007e24:	687b      	ldr	r3, [r7, #4]
 8007e26:	69ba      	ldr	r2, [r7, #24]
 8007e28:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8007e2a:	683b      	ldr	r3, [r7, #0]
 8007e2c:	685b      	ldr	r3, [r3, #4]
 8007e2e:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8007e32:	2b00      	cmp	r3, #0
 8007e34:	f000 80e0 	beq.w	8007ff8 <HAL_GPIO_Init+0x338>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8007e38:	4b2f      	ldr	r3, [pc, #188]	@ (8007ef8 <HAL_GPIO_Init+0x238>)
 8007e3a:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8007e3e:	4a2e      	ldr	r2, [pc, #184]	@ (8007ef8 <HAL_GPIO_Init+0x238>)
 8007e40:	f043 0302 	orr.w	r3, r3, #2
 8007e44:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 8007e48:	4b2b      	ldr	r3, [pc, #172]	@ (8007ef8 <HAL_GPIO_Init+0x238>)
 8007e4a:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8007e4e:	f003 0302 	and.w	r3, r3, #2
 8007e52:	60fb      	str	r3, [r7, #12]
 8007e54:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8007e56:	4a29      	ldr	r2, [pc, #164]	@ (8007efc <HAL_GPIO_Init+0x23c>)
 8007e58:	69fb      	ldr	r3, [r7, #28]
 8007e5a:	089b      	lsrs	r3, r3, #2
 8007e5c:	3302      	adds	r3, #2
 8007e5e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8007e62:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8007e64:	69fb      	ldr	r3, [r7, #28]
 8007e66:	f003 0303 	and.w	r3, r3, #3
 8007e6a:	009b      	lsls	r3, r3, #2
 8007e6c:	220f      	movs	r2, #15
 8007e6e:	fa02 f303 	lsl.w	r3, r2, r3
 8007e72:	43db      	mvns	r3, r3
 8007e74:	69ba      	ldr	r2, [r7, #24]
 8007e76:	4013      	ands	r3, r2
 8007e78:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8007e7a:	687b      	ldr	r3, [r7, #4]
 8007e7c:	4a20      	ldr	r2, [pc, #128]	@ (8007f00 <HAL_GPIO_Init+0x240>)
 8007e7e:	4293      	cmp	r3, r2
 8007e80:	d052      	beq.n	8007f28 <HAL_GPIO_Init+0x268>
 8007e82:	687b      	ldr	r3, [r7, #4]
 8007e84:	4a1f      	ldr	r2, [pc, #124]	@ (8007f04 <HAL_GPIO_Init+0x244>)
 8007e86:	4293      	cmp	r3, r2
 8007e88:	d031      	beq.n	8007eee <HAL_GPIO_Init+0x22e>
 8007e8a:	687b      	ldr	r3, [r7, #4]
 8007e8c:	4a1e      	ldr	r2, [pc, #120]	@ (8007f08 <HAL_GPIO_Init+0x248>)
 8007e8e:	4293      	cmp	r3, r2
 8007e90:	d02b      	beq.n	8007eea <HAL_GPIO_Init+0x22a>
 8007e92:	687b      	ldr	r3, [r7, #4]
 8007e94:	4a1d      	ldr	r2, [pc, #116]	@ (8007f0c <HAL_GPIO_Init+0x24c>)
 8007e96:	4293      	cmp	r3, r2
 8007e98:	d025      	beq.n	8007ee6 <HAL_GPIO_Init+0x226>
 8007e9a:	687b      	ldr	r3, [r7, #4]
 8007e9c:	4a1c      	ldr	r2, [pc, #112]	@ (8007f10 <HAL_GPIO_Init+0x250>)
 8007e9e:	4293      	cmp	r3, r2
 8007ea0:	d01f      	beq.n	8007ee2 <HAL_GPIO_Init+0x222>
 8007ea2:	687b      	ldr	r3, [r7, #4]
 8007ea4:	4a1b      	ldr	r2, [pc, #108]	@ (8007f14 <HAL_GPIO_Init+0x254>)
 8007ea6:	4293      	cmp	r3, r2
 8007ea8:	d019      	beq.n	8007ede <HAL_GPIO_Init+0x21e>
 8007eaa:	687b      	ldr	r3, [r7, #4]
 8007eac:	4a1a      	ldr	r2, [pc, #104]	@ (8007f18 <HAL_GPIO_Init+0x258>)
 8007eae:	4293      	cmp	r3, r2
 8007eb0:	d013      	beq.n	8007eda <HAL_GPIO_Init+0x21a>
 8007eb2:	687b      	ldr	r3, [r7, #4]
 8007eb4:	4a19      	ldr	r2, [pc, #100]	@ (8007f1c <HAL_GPIO_Init+0x25c>)
 8007eb6:	4293      	cmp	r3, r2
 8007eb8:	d00d      	beq.n	8007ed6 <HAL_GPIO_Init+0x216>
 8007eba:	687b      	ldr	r3, [r7, #4]
 8007ebc:	4a18      	ldr	r2, [pc, #96]	@ (8007f20 <HAL_GPIO_Init+0x260>)
 8007ebe:	4293      	cmp	r3, r2
 8007ec0:	d007      	beq.n	8007ed2 <HAL_GPIO_Init+0x212>
 8007ec2:	687b      	ldr	r3, [r7, #4]
 8007ec4:	4a17      	ldr	r2, [pc, #92]	@ (8007f24 <HAL_GPIO_Init+0x264>)
 8007ec6:	4293      	cmp	r3, r2
 8007ec8:	d101      	bne.n	8007ece <HAL_GPIO_Init+0x20e>
 8007eca:	2309      	movs	r3, #9
 8007ecc:	e02d      	b.n	8007f2a <HAL_GPIO_Init+0x26a>
 8007ece:	230a      	movs	r3, #10
 8007ed0:	e02b      	b.n	8007f2a <HAL_GPIO_Init+0x26a>
 8007ed2:	2308      	movs	r3, #8
 8007ed4:	e029      	b.n	8007f2a <HAL_GPIO_Init+0x26a>
 8007ed6:	2307      	movs	r3, #7
 8007ed8:	e027      	b.n	8007f2a <HAL_GPIO_Init+0x26a>
 8007eda:	2306      	movs	r3, #6
 8007edc:	e025      	b.n	8007f2a <HAL_GPIO_Init+0x26a>
 8007ede:	2305      	movs	r3, #5
 8007ee0:	e023      	b.n	8007f2a <HAL_GPIO_Init+0x26a>
 8007ee2:	2304      	movs	r3, #4
 8007ee4:	e021      	b.n	8007f2a <HAL_GPIO_Init+0x26a>
 8007ee6:	2303      	movs	r3, #3
 8007ee8:	e01f      	b.n	8007f2a <HAL_GPIO_Init+0x26a>
 8007eea:	2302      	movs	r3, #2
 8007eec:	e01d      	b.n	8007f2a <HAL_GPIO_Init+0x26a>
 8007eee:	2301      	movs	r3, #1
 8007ef0:	e01b      	b.n	8007f2a <HAL_GPIO_Init+0x26a>
 8007ef2:	bf00      	nop
 8007ef4:	58000080 	.word	0x58000080
 8007ef8:	58024400 	.word	0x58024400
 8007efc:	58000400 	.word	0x58000400
 8007f00:	58020000 	.word	0x58020000
 8007f04:	58020400 	.word	0x58020400
 8007f08:	58020800 	.word	0x58020800
 8007f0c:	58020c00 	.word	0x58020c00
 8007f10:	58021000 	.word	0x58021000
 8007f14:	58021400 	.word	0x58021400
 8007f18:	58021800 	.word	0x58021800
 8007f1c:	58021c00 	.word	0x58021c00
 8007f20:	58022000 	.word	0x58022000
 8007f24:	58022400 	.word	0x58022400
 8007f28:	2300      	movs	r3, #0
 8007f2a:	69fa      	ldr	r2, [r7, #28]
 8007f2c:	f002 0203 	and.w	r2, r2, #3
 8007f30:	0092      	lsls	r2, r2, #2
 8007f32:	4093      	lsls	r3, r2
 8007f34:	69ba      	ldr	r2, [r7, #24]
 8007f36:	4313      	orrs	r3, r2
 8007f38:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8007f3a:	4938      	ldr	r1, [pc, #224]	@ (800801c <HAL_GPIO_Init+0x35c>)
 8007f3c:	69fb      	ldr	r3, [r7, #28]
 8007f3e:	089b      	lsrs	r3, r3, #2
 8007f40:	3302      	adds	r3, #2
 8007f42:	69ba      	ldr	r2, [r7, #24]
 8007f44:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8007f48:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8007f4c:	681b      	ldr	r3, [r3, #0]
 8007f4e:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8007f50:	693b      	ldr	r3, [r7, #16]
 8007f52:	43db      	mvns	r3, r3
 8007f54:	69ba      	ldr	r2, [r7, #24]
 8007f56:	4013      	ands	r3, r2
 8007f58:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8007f5a:	683b      	ldr	r3, [r7, #0]
 8007f5c:	685b      	ldr	r3, [r3, #4]
 8007f5e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8007f62:	2b00      	cmp	r3, #0
 8007f64:	d003      	beq.n	8007f6e <HAL_GPIO_Init+0x2ae>
        {
          temp |= iocurrent;
 8007f66:	69ba      	ldr	r2, [r7, #24]
 8007f68:	693b      	ldr	r3, [r7, #16]
 8007f6a:	4313      	orrs	r3, r2
 8007f6c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR1 = temp;
 8007f6e:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8007f72:	69bb      	ldr	r3, [r7, #24]
 8007f74:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 8007f76:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8007f7a:	685b      	ldr	r3, [r3, #4]
 8007f7c:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8007f7e:	693b      	ldr	r3, [r7, #16]
 8007f80:	43db      	mvns	r3, r3
 8007f82:	69ba      	ldr	r2, [r7, #24]
 8007f84:	4013      	ands	r3, r2
 8007f86:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8007f88:	683b      	ldr	r3, [r7, #0]
 8007f8a:	685b      	ldr	r3, [r3, #4]
 8007f8c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8007f90:	2b00      	cmp	r3, #0
 8007f92:	d003      	beq.n	8007f9c <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 8007f94:	69ba      	ldr	r2, [r7, #24]
 8007f96:	693b      	ldr	r3, [r7, #16]
 8007f98:	4313      	orrs	r3, r2
 8007f9a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR1 = temp;
 8007f9c:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8007fa0:	69bb      	ldr	r3, [r7, #24]
 8007fa2:	6053      	str	r3, [r2, #4]

        temp = EXTI_CurrentCPU->EMR1;
 8007fa4:	697b      	ldr	r3, [r7, #20]
 8007fa6:	685b      	ldr	r3, [r3, #4]
 8007fa8:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8007faa:	693b      	ldr	r3, [r7, #16]
 8007fac:	43db      	mvns	r3, r3
 8007fae:	69ba      	ldr	r2, [r7, #24]
 8007fb0:	4013      	ands	r3, r2
 8007fb2:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8007fb4:	683b      	ldr	r3, [r7, #0]
 8007fb6:	685b      	ldr	r3, [r3, #4]
 8007fb8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8007fbc:	2b00      	cmp	r3, #0
 8007fbe:	d003      	beq.n	8007fc8 <HAL_GPIO_Init+0x308>
        {
          temp |= iocurrent;
 8007fc0:	69ba      	ldr	r2, [r7, #24]
 8007fc2:	693b      	ldr	r3, [r7, #16]
 8007fc4:	4313      	orrs	r3, r2
 8007fc6:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->EMR1 = temp;
 8007fc8:	697b      	ldr	r3, [r7, #20]
 8007fca:	69ba      	ldr	r2, [r7, #24]
 8007fcc:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI_CurrentCPU->IMR1;
 8007fce:	697b      	ldr	r3, [r7, #20]
 8007fd0:	681b      	ldr	r3, [r3, #0]
 8007fd2:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8007fd4:	693b      	ldr	r3, [r7, #16]
 8007fd6:	43db      	mvns	r3, r3
 8007fd8:	69ba      	ldr	r2, [r7, #24]
 8007fda:	4013      	ands	r3, r2
 8007fdc:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8007fde:	683b      	ldr	r3, [r7, #0]
 8007fe0:	685b      	ldr	r3, [r3, #4]
 8007fe2:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8007fe6:	2b00      	cmp	r3, #0
 8007fe8:	d003      	beq.n	8007ff2 <HAL_GPIO_Init+0x332>
        {
          temp |= iocurrent;
 8007fea:	69ba      	ldr	r2, [r7, #24]
 8007fec:	693b      	ldr	r3, [r7, #16]
 8007fee:	4313      	orrs	r3, r2
 8007ff0:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->IMR1 = temp;
 8007ff2:	697b      	ldr	r3, [r7, #20]
 8007ff4:	69ba      	ldr	r2, [r7, #24]
 8007ff6:	601a      	str	r2, [r3, #0]
      }
    }

    position++;
 8007ff8:	69fb      	ldr	r3, [r7, #28]
 8007ffa:	3301      	adds	r3, #1
 8007ffc:	61fb      	str	r3, [r7, #28]
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8007ffe:	683b      	ldr	r3, [r7, #0]
 8008000:	681a      	ldr	r2, [r3, #0]
 8008002:	69fb      	ldr	r3, [r7, #28]
 8008004:	fa22 f303 	lsr.w	r3, r2, r3
 8008008:	2b00      	cmp	r3, #0
 800800a:	f47f ae63 	bne.w	8007cd4 <HAL_GPIO_Init+0x14>
  }
}
 800800e:	bf00      	nop
 8008010:	bf00      	nop
 8008012:	3724      	adds	r7, #36	@ 0x24
 8008014:	46bd      	mov	sp, r7
 8008016:	f85d 7b04 	ldr.w	r7, [sp], #4
 800801a:	4770      	bx	lr
 800801c:	58000400 	.word	0x58000400

08008020 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8008020:	b480      	push	{r7}
 8008022:	b085      	sub	sp, #20
 8008024:	af00      	add	r7, sp, #0
 8008026:	6078      	str	r0, [r7, #4]
 8008028:	460b      	mov	r3, r1
 800802a:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00U)
 800802c:	687b      	ldr	r3, [r7, #4]
 800802e:	691a      	ldr	r2, [r3, #16]
 8008030:	887b      	ldrh	r3, [r7, #2]
 8008032:	4013      	ands	r3, r2
 8008034:	2b00      	cmp	r3, #0
 8008036:	d002      	beq.n	800803e <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8008038:	2301      	movs	r3, #1
 800803a:	73fb      	strb	r3, [r7, #15]
 800803c:	e001      	b.n	8008042 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 800803e:	2300      	movs	r3, #0
 8008040:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8008042:	7bfb      	ldrb	r3, [r7, #15]
}
 8008044:	4618      	mov	r0, r3
 8008046:	3714      	adds	r7, #20
 8008048:	46bd      	mov	sp, r7
 800804a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800804e:	4770      	bx	lr

08008050 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8008050:	b480      	push	{r7}
 8008052:	b083      	sub	sp, #12
 8008054:	af00      	add	r7, sp, #0
 8008056:	6078      	str	r0, [r7, #4]
 8008058:	460b      	mov	r3, r1
 800805a:	807b      	strh	r3, [r7, #2]
 800805c:	4613      	mov	r3, r2
 800805e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8008060:	787b      	ldrb	r3, [r7, #1]
 8008062:	2b00      	cmp	r3, #0
 8008064:	d003      	beq.n	800806e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8008066:	887a      	ldrh	r2, [r7, #2]
 8008068:	687b      	ldr	r3, [r7, #4]
 800806a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
  }
}
 800806c:	e003      	b.n	8008076 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 800806e:	887b      	ldrh	r3, [r7, #2]
 8008070:	041a      	lsls	r2, r3, #16
 8008072:	687b      	ldr	r3, [r7, #4]
 8008074:	619a      	str	r2, [r3, #24]
}
 8008076:	bf00      	nop
 8008078:	370c      	adds	r7, #12
 800807a:	46bd      	mov	sp, r7
 800807c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008080:	4770      	bx	lr
	...

08008084 <HAL_PWREx_ConfigSupply>:
  *         PWR_SMPS_2V5_SUPPLIES_EXT are used only for lines that supports SMPS
  *         regulator.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_PWREx_ConfigSupply (uint32_t SupplySource)
{
 8008084:	b580      	push	{r7, lr}
 8008086:	b084      	sub	sp, #16
 8008088:	af00      	add	r7, sp, #0
 800808a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param (IS_PWR_SUPPLY (SupplySource));

  /* Check if supply source was configured */
#if defined (PWR_FLAG_SCUEN)
  if (__HAL_PWR_GET_FLAG (PWR_FLAG_SCUEN) == 0U)
 800808c:	4b19      	ldr	r3, [pc, #100]	@ (80080f4 <HAL_PWREx_ConfigSupply+0x70>)
 800808e:	68db      	ldr	r3, [r3, #12]
 8008090:	f003 0304 	and.w	r3, r3, #4
 8008094:	2b04      	cmp	r3, #4
 8008096:	d00a      	beq.n	80080ae <HAL_PWREx_ConfigSupply+0x2a>
#else
  if ((PWR->CR3 & (PWR_CR3_SMPSEN | PWR_CR3_LDOEN | PWR_CR3_BYPASS)) != (PWR_CR3_SMPSEN | PWR_CR3_LDOEN))
#endif /* defined (PWR_FLAG_SCUEN) */
  {
    /* Check supply configuration */
    if ((PWR->CR3 & PWR_SUPPLY_CONFIG_MASK) != SupplySource)
 8008098:	4b16      	ldr	r3, [pc, #88]	@ (80080f4 <HAL_PWREx_ConfigSupply+0x70>)
 800809a:	68db      	ldr	r3, [r3, #12]
 800809c:	f003 0307 	and.w	r3, r3, #7
 80080a0:	687a      	ldr	r2, [r7, #4]
 80080a2:	429a      	cmp	r2, r3
 80080a4:	d001      	beq.n	80080aa <HAL_PWREx_ConfigSupply+0x26>
    {
      /* Supply configuration update locked, can't apply a new supply config */
      return HAL_ERROR;
 80080a6:	2301      	movs	r3, #1
 80080a8:	e01f      	b.n	80080ea <HAL_PWREx_ConfigSupply+0x66>
    else
    {
      /* Supply configuration update locked, but new supply configuration
         matches with old supply configuration : nothing to do
      */
      return HAL_OK;
 80080aa:	2300      	movs	r3, #0
 80080ac:	e01d      	b.n	80080ea <HAL_PWREx_ConfigSupply+0x66>
    }
  }

  /* Set the power supply configuration */
  MODIFY_REG (PWR->CR3, PWR_SUPPLY_CONFIG_MASK, SupplySource);
 80080ae:	4b11      	ldr	r3, [pc, #68]	@ (80080f4 <HAL_PWREx_ConfigSupply+0x70>)
 80080b0:	68db      	ldr	r3, [r3, #12]
 80080b2:	f023 0207 	bic.w	r2, r3, #7
 80080b6:	490f      	ldr	r1, [pc, #60]	@ (80080f4 <HAL_PWREx_ConfigSupply+0x70>)
 80080b8:	687b      	ldr	r3, [r7, #4]
 80080ba:	4313      	orrs	r3, r2
 80080bc:	60cb      	str	r3, [r1, #12]

  /* Get tick */
  tickstart = HAL_GetTick ();
 80080be:	f7fa ff5f 	bl	8002f80 <HAL_GetTick>
 80080c2:	60f8      	str	r0, [r7, #12]

  /* Wait till voltage level flag is set */
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 80080c4:	e009      	b.n	80080da <HAL_PWREx_ConfigSupply+0x56>
  {
    if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 80080c6:	f7fa ff5b 	bl	8002f80 <HAL_GetTick>
 80080ca:	4602      	mov	r2, r0
 80080cc:	68fb      	ldr	r3, [r7, #12]
 80080ce:	1ad3      	subs	r3, r2, r3
 80080d0:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 80080d4:	d901      	bls.n	80080da <HAL_PWREx_ConfigSupply+0x56>
    {
      return HAL_ERROR;
 80080d6:	2301      	movs	r3, #1
 80080d8:	e007      	b.n	80080ea <HAL_PWREx_ConfigSupply+0x66>
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 80080da:	4b06      	ldr	r3, [pc, #24]	@ (80080f4 <HAL_PWREx_ConfigSupply+0x70>)
 80080dc:	685b      	ldr	r3, [r3, #4]
 80080de:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80080e2:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80080e6:	d1ee      	bne.n	80080c6 <HAL_PWREx_ConfigSupply+0x42>
      }
    }
  }
#endif /* defined (SMPS) */

  return HAL_OK;
 80080e8:	2300      	movs	r3, #0
}
 80080ea:	4618      	mov	r0, r3
 80080ec:	3710      	adds	r7, #16
 80080ee:	46bd      	mov	sp, r7
 80080f0:	bd80      	pop	{r7, pc}
 80080f2:	bf00      	nop
 80080f4:	58024800 	.word	0x58024800

080080f8 <HAL_QSPI_Init>:
  *        in the QSPI_InitTypeDef and initialize the associated handle.
  * @param hqspi QSPI handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_QSPI_Init(QSPI_HandleTypeDef *hqspi)
{
 80080f8:	b580      	push	{r7, lr}
 80080fa:	b086      	sub	sp, #24
 80080fc:	af02      	add	r7, sp, #8
 80080fe:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status;
  uint32_t tickstart = HAL_GetTick();
 8008100:	f7fa ff3e 	bl	8002f80 <HAL_GetTick>
 8008104:	60f8      	str	r0, [r7, #12]

  /* Check the QSPI handle allocation */
  if(hqspi == NULL)
 8008106:	687b      	ldr	r3, [r7, #4]
 8008108:	2b00      	cmp	r3, #0
 800810a:	d101      	bne.n	8008110 <HAL_QSPI_Init+0x18>
  {
    return HAL_ERROR;
 800810c:	2301      	movs	r3, #1
 800810e:	e05f      	b.n	80081d0 <HAL_QSPI_Init+0xd8>
  if (hqspi->Init.DualFlash != QSPI_DUALFLASH_ENABLE )
  {
    assert_param(IS_QSPI_FLASH_ID(hqspi->Init.FlashID));
  }

  if(hqspi->State == HAL_QSPI_STATE_RESET)
 8008110:	687b      	ldr	r3, [r7, #4]
 8008112:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8008116:	b2db      	uxtb	r3, r3
 8008118:	2b00      	cmp	r3, #0
 800811a:	d107      	bne.n	800812c <HAL_QSPI_Init+0x34>

    /* Init the low level hardware */
    hqspi->MspInitCallback(hqspi);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_QSPI_MspInit(hqspi);
 800811c:	6878      	ldr	r0, [r7, #4]
 800811e:	f7fa fafb 	bl	8002718 <HAL_QSPI_MspInit>
#endif

    /* Configure the default timeout for the QSPI memory access */
    HAL_QSPI_SetTimeout(hqspi, HAL_QSPI_TIMEOUT_DEFAULT_VALUE);
 8008122:	f241 3188 	movw	r1, #5000	@ 0x1388
 8008126:	6878      	ldr	r0, [r7, #4]
 8008128:	f000 f85a 	bl	80081e0 <HAL_QSPI_SetTimeout>
  }

  /* Configure QSPI FIFO Threshold */
  MODIFY_REG(hqspi->Instance->CR, QUADSPI_CR_FTHRES,
 800812c:	687b      	ldr	r3, [r7, #4]
 800812e:	681b      	ldr	r3, [r3, #0]
 8008130:	681b      	ldr	r3, [r3, #0]
 8008132:	f423 51f8 	bic.w	r1, r3, #7936	@ 0x1f00
 8008136:	687b      	ldr	r3, [r7, #4]
 8008138:	689b      	ldr	r3, [r3, #8]
 800813a:	3b01      	subs	r3, #1
 800813c:	021a      	lsls	r2, r3, #8
 800813e:	687b      	ldr	r3, [r7, #4]
 8008140:	681b      	ldr	r3, [r3, #0]
 8008142:	430a      	orrs	r2, r1
 8008144:	601a      	str	r2, [r3, #0]
             ((hqspi->Init.FifoThreshold - 1U) << QUADSPI_CR_FTHRES_Pos));

  /* Wait till BUSY flag reset */
  status = QSPI_WaitFlagStateUntilTimeout(hqspi, QSPI_FLAG_BUSY, RESET, tickstart, hqspi->Timeout);
 8008146:	687b      	ldr	r3, [r7, #4]
 8008148:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800814a:	9300      	str	r3, [sp, #0]
 800814c:	68fb      	ldr	r3, [r7, #12]
 800814e:	2200      	movs	r2, #0
 8008150:	2120      	movs	r1, #32
 8008152:	6878      	ldr	r0, [r7, #4]
 8008154:	f000 f852 	bl	80081fc <QSPI_WaitFlagStateUntilTimeout>
 8008158:	4603      	mov	r3, r0
 800815a:	72fb      	strb	r3, [r7, #11]

  if(status == HAL_OK)
 800815c:	7afb      	ldrb	r3, [r7, #11]
 800815e:	2b00      	cmp	r3, #0
 8008160:	d135      	bne.n	80081ce <HAL_QSPI_Init+0xd6>
  {
    /* Configure QSPI Clock Prescaler and Sample Shift */
    MODIFY_REG(hqspi->Instance->CR, (QUADSPI_CR_PRESCALER | QUADSPI_CR_SSHIFT | QUADSPI_CR_FSEL | QUADSPI_CR_DFM),
 8008162:	687b      	ldr	r3, [r7, #4]
 8008164:	681b      	ldr	r3, [r3, #0]
 8008166:	681a      	ldr	r2, [r3, #0]
 8008168:	4b1b      	ldr	r3, [pc, #108]	@ (80081d8 <HAL_QSPI_Init+0xe0>)
 800816a:	4013      	ands	r3, r2
 800816c:	687a      	ldr	r2, [r7, #4]
 800816e:	6852      	ldr	r2, [r2, #4]
 8008170:	0611      	lsls	r1, r2, #24
 8008172:	687a      	ldr	r2, [r7, #4]
 8008174:	68d2      	ldr	r2, [r2, #12]
 8008176:	4311      	orrs	r1, r2
 8008178:	687a      	ldr	r2, [r7, #4]
 800817a:	69d2      	ldr	r2, [r2, #28]
 800817c:	4311      	orrs	r1, r2
 800817e:	687a      	ldr	r2, [r7, #4]
 8008180:	6a12      	ldr	r2, [r2, #32]
 8008182:	4311      	orrs	r1, r2
 8008184:	687a      	ldr	r2, [r7, #4]
 8008186:	6812      	ldr	r2, [r2, #0]
 8008188:	430b      	orrs	r3, r1
 800818a:	6013      	str	r3, [r2, #0]
               ((hqspi->Init.ClockPrescaler << QUADSPI_CR_PRESCALER_Pos) |
                hqspi->Init.SampleShifting  | hqspi->Init.FlashID | hqspi->Init.DualFlash));

    /* Configure QSPI Flash Size, CS High Time and Clock Mode */
    MODIFY_REG(hqspi->Instance->DCR, (QUADSPI_DCR_FSIZE | QUADSPI_DCR_CSHT | QUADSPI_DCR_CKMODE),
 800818c:	687b      	ldr	r3, [r7, #4]
 800818e:	681b      	ldr	r3, [r3, #0]
 8008190:	685a      	ldr	r2, [r3, #4]
 8008192:	4b12      	ldr	r3, [pc, #72]	@ (80081dc <HAL_QSPI_Init+0xe4>)
 8008194:	4013      	ands	r3, r2
 8008196:	687a      	ldr	r2, [r7, #4]
 8008198:	6912      	ldr	r2, [r2, #16]
 800819a:	0411      	lsls	r1, r2, #16
 800819c:	687a      	ldr	r2, [r7, #4]
 800819e:	6952      	ldr	r2, [r2, #20]
 80081a0:	4311      	orrs	r1, r2
 80081a2:	687a      	ldr	r2, [r7, #4]
 80081a4:	6992      	ldr	r2, [r2, #24]
 80081a6:	4311      	orrs	r1, r2
 80081a8:	687a      	ldr	r2, [r7, #4]
 80081aa:	6812      	ldr	r2, [r2, #0]
 80081ac:	430b      	orrs	r3, r1
 80081ae:	6053      	str	r3, [r2, #4]
               ((hqspi->Init.FlashSize << QUADSPI_DCR_FSIZE_Pos) |
                hqspi->Init.ChipSelectHighTime | hqspi->Init.ClockMode));

    /* Enable the QSPI peripheral */
    __HAL_QSPI_ENABLE(hqspi);
 80081b0:	687b      	ldr	r3, [r7, #4]
 80081b2:	681b      	ldr	r3, [r3, #0]
 80081b4:	681a      	ldr	r2, [r3, #0]
 80081b6:	687b      	ldr	r3, [r7, #4]
 80081b8:	681b      	ldr	r3, [r3, #0]
 80081ba:	f042 0201 	orr.w	r2, r2, #1
 80081be:	601a      	str	r2, [r3, #0]

    /* Set QSPI error code to none */
    hqspi->ErrorCode = HAL_QSPI_ERROR_NONE;
 80081c0:	687b      	ldr	r3, [r7, #4]
 80081c2:	2200      	movs	r2, #0
 80081c4:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Initialize the QSPI state */
    hqspi->State = HAL_QSPI_STATE_READY;
 80081c6:	687b      	ldr	r3, [r7, #4]
 80081c8:	2201      	movs	r2, #1
 80081ca:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  }

  /* Return function status */
  return status;
 80081ce:	7afb      	ldrb	r3, [r7, #11]
}
 80081d0:	4618      	mov	r0, r3
 80081d2:	3710      	adds	r7, #16
 80081d4:	46bd      	mov	sp, r7
 80081d6:	bd80      	pop	{r7, pc}
 80081d8:	00ffff2f 	.word	0x00ffff2f
 80081dc:	ffe0f8fe 	.word	0xffe0f8fe

080081e0 <HAL_QSPI_SetTimeout>:
  * @param  hqspi QSPI handle.
  * @param  Timeout Timeout for the QSPI memory access.
  * @retval None
  */
void HAL_QSPI_SetTimeout(QSPI_HandleTypeDef *hqspi, uint32_t Timeout)
{
 80081e0:	b480      	push	{r7}
 80081e2:	b083      	sub	sp, #12
 80081e4:	af00      	add	r7, sp, #0
 80081e6:	6078      	str	r0, [r7, #4]
 80081e8:	6039      	str	r1, [r7, #0]
  hqspi->Timeout = Timeout;
 80081ea:	687b      	ldr	r3, [r7, #4]
 80081ec:	683a      	ldr	r2, [r7, #0]
 80081ee:	649a      	str	r2, [r3, #72]	@ 0x48
}
 80081f0:	bf00      	nop
 80081f2:	370c      	adds	r7, #12
 80081f4:	46bd      	mov	sp, r7
 80081f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80081fa:	4770      	bx	lr

080081fc <QSPI_WaitFlagStateUntilTimeout>:
  * @param  Timeout Duration of the timeout
  * @retval HAL status
  */
static HAL_StatusTypeDef QSPI_WaitFlagStateUntilTimeout(QSPI_HandleTypeDef *hqspi, uint32_t Flag,
                                                        FlagStatus State, uint32_t Tickstart, uint32_t Timeout)
{
 80081fc:	b580      	push	{r7, lr}
 80081fe:	b084      	sub	sp, #16
 8008200:	af00      	add	r7, sp, #0
 8008202:	60f8      	str	r0, [r7, #12]
 8008204:	60b9      	str	r1, [r7, #8]
 8008206:	603b      	str	r3, [r7, #0]
 8008208:	4613      	mov	r3, r2
 800820a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is in expected state */
  while((__HAL_QSPI_GET_FLAG(hqspi, Flag)) != State)
 800820c:	e01a      	b.n	8008244 <QSPI_WaitFlagStateUntilTimeout+0x48>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800820e:	69bb      	ldr	r3, [r7, #24]
 8008210:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008214:	d016      	beq.n	8008244 <QSPI_WaitFlagStateUntilTimeout+0x48>
    {
      if(((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8008216:	f7fa feb3 	bl	8002f80 <HAL_GetTick>
 800821a:	4602      	mov	r2, r0
 800821c:	683b      	ldr	r3, [r7, #0]
 800821e:	1ad3      	subs	r3, r2, r3
 8008220:	69ba      	ldr	r2, [r7, #24]
 8008222:	429a      	cmp	r2, r3
 8008224:	d302      	bcc.n	800822c <QSPI_WaitFlagStateUntilTimeout+0x30>
 8008226:	69bb      	ldr	r3, [r7, #24]
 8008228:	2b00      	cmp	r3, #0
 800822a:	d10b      	bne.n	8008244 <QSPI_WaitFlagStateUntilTimeout+0x48>
      {
        hqspi->State     = HAL_QSPI_STATE_ERROR;
 800822c:	68fb      	ldr	r3, [r7, #12]
 800822e:	2204      	movs	r2, #4
 8008230:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hqspi->ErrorCode |= HAL_QSPI_ERROR_TIMEOUT;
 8008234:	68fb      	ldr	r3, [r7, #12]
 8008236:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008238:	f043 0201 	orr.w	r2, r3, #1
 800823c:	68fb      	ldr	r3, [r7, #12]
 800823e:	645a      	str	r2, [r3, #68]	@ 0x44

        return HAL_ERROR;
 8008240:	2301      	movs	r3, #1
 8008242:	e00e      	b.n	8008262 <QSPI_WaitFlagStateUntilTimeout+0x66>
  while((__HAL_QSPI_GET_FLAG(hqspi, Flag)) != State)
 8008244:	68fb      	ldr	r3, [r7, #12]
 8008246:	681b      	ldr	r3, [r3, #0]
 8008248:	689a      	ldr	r2, [r3, #8]
 800824a:	68bb      	ldr	r3, [r7, #8]
 800824c:	4013      	ands	r3, r2
 800824e:	2b00      	cmp	r3, #0
 8008250:	bf14      	ite	ne
 8008252:	2301      	movne	r3, #1
 8008254:	2300      	moveq	r3, #0
 8008256:	b2db      	uxtb	r3, r3
 8008258:	461a      	mov	r2, r3
 800825a:	79fb      	ldrb	r3, [r7, #7]
 800825c:	429a      	cmp	r2, r3
 800825e:	d1d6      	bne.n	800820e <QSPI_WaitFlagStateUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8008260:	2300      	movs	r3, #0
}
 8008262:	4618      	mov	r0, r3
 8008264:	3710      	adds	r7, #16
 8008266:	46bd      	mov	sp, r7
 8008268:	bd80      	pop	{r7, pc}
	...

0800826c <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800826c:	b580      	push	{r7, lr}
 800826e:	b08c      	sub	sp, #48	@ 0x30
 8008270:	af00      	add	r7, sp, #0
 8008272:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp1_pllckcfg, temp2_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8008274:	687b      	ldr	r3, [r7, #4]
 8008276:	2b00      	cmp	r3, #0
 8008278:	d102      	bne.n	8008280 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 800827a:	2301      	movs	r3, #1
 800827c:	f000 bc48 	b.w	8008b10 <HAL_RCC_OscConfig+0x8a4>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8008280:	687b      	ldr	r3, [r7, #4]
 8008282:	681b      	ldr	r3, [r3, #0]
 8008284:	f003 0301 	and.w	r3, r3, #1
 8008288:	2b00      	cmp	r3, #0
 800828a:	f000 8088 	beq.w	800839e <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800828e:	4b99      	ldr	r3, [pc, #612]	@ (80084f4 <HAL_RCC_OscConfig+0x288>)
 8008290:	691b      	ldr	r3, [r3, #16]
 8008292:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8008296:	62fb      	str	r3, [r7, #44]	@ 0x2c
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8008298:	4b96      	ldr	r3, [pc, #600]	@ (80084f4 <HAL_RCC_OscConfig+0x288>)
 800829a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800829c:	62bb      	str	r3, [r7, #40]	@ 0x28
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSE) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSE)))
 800829e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80082a0:	2b10      	cmp	r3, #16
 80082a2:	d007      	beq.n	80082b4 <HAL_RCC_OscConfig+0x48>
 80082a4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80082a6:	2b18      	cmp	r3, #24
 80082a8:	d111      	bne.n	80082ce <HAL_RCC_OscConfig+0x62>
 80082aa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80082ac:	f003 0303 	and.w	r3, r3, #3
 80082b0:	2b02      	cmp	r3, #2
 80082b2:	d10c      	bne.n	80082ce <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80082b4:	4b8f      	ldr	r3, [pc, #572]	@ (80084f4 <HAL_RCC_OscConfig+0x288>)
 80082b6:	681b      	ldr	r3, [r3, #0]
 80082b8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80082bc:	2b00      	cmp	r3, #0
 80082be:	d06d      	beq.n	800839c <HAL_RCC_OscConfig+0x130>
 80082c0:	687b      	ldr	r3, [r7, #4]
 80082c2:	685b      	ldr	r3, [r3, #4]
 80082c4:	2b00      	cmp	r3, #0
 80082c6:	d169      	bne.n	800839c <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 80082c8:	2301      	movs	r3, #1
 80082ca:	f000 bc21 	b.w	8008b10 <HAL_RCC_OscConfig+0x8a4>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80082ce:	687b      	ldr	r3, [r7, #4]
 80082d0:	685b      	ldr	r3, [r3, #4]
 80082d2:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80082d6:	d106      	bne.n	80082e6 <HAL_RCC_OscConfig+0x7a>
 80082d8:	4b86      	ldr	r3, [pc, #536]	@ (80084f4 <HAL_RCC_OscConfig+0x288>)
 80082da:	681b      	ldr	r3, [r3, #0]
 80082dc:	4a85      	ldr	r2, [pc, #532]	@ (80084f4 <HAL_RCC_OscConfig+0x288>)
 80082de:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80082e2:	6013      	str	r3, [r2, #0]
 80082e4:	e02e      	b.n	8008344 <HAL_RCC_OscConfig+0xd8>
 80082e6:	687b      	ldr	r3, [r7, #4]
 80082e8:	685b      	ldr	r3, [r3, #4]
 80082ea:	2b00      	cmp	r3, #0
 80082ec:	d10c      	bne.n	8008308 <HAL_RCC_OscConfig+0x9c>
 80082ee:	4b81      	ldr	r3, [pc, #516]	@ (80084f4 <HAL_RCC_OscConfig+0x288>)
 80082f0:	681b      	ldr	r3, [r3, #0]
 80082f2:	4a80      	ldr	r2, [pc, #512]	@ (80084f4 <HAL_RCC_OscConfig+0x288>)
 80082f4:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80082f8:	6013      	str	r3, [r2, #0]
 80082fa:	4b7e      	ldr	r3, [pc, #504]	@ (80084f4 <HAL_RCC_OscConfig+0x288>)
 80082fc:	681b      	ldr	r3, [r3, #0]
 80082fe:	4a7d      	ldr	r2, [pc, #500]	@ (80084f4 <HAL_RCC_OscConfig+0x288>)
 8008300:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8008304:	6013      	str	r3, [r2, #0]
 8008306:	e01d      	b.n	8008344 <HAL_RCC_OscConfig+0xd8>
 8008308:	687b      	ldr	r3, [r7, #4]
 800830a:	685b      	ldr	r3, [r3, #4]
 800830c:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8008310:	d10c      	bne.n	800832c <HAL_RCC_OscConfig+0xc0>
 8008312:	4b78      	ldr	r3, [pc, #480]	@ (80084f4 <HAL_RCC_OscConfig+0x288>)
 8008314:	681b      	ldr	r3, [r3, #0]
 8008316:	4a77      	ldr	r2, [pc, #476]	@ (80084f4 <HAL_RCC_OscConfig+0x288>)
 8008318:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800831c:	6013      	str	r3, [r2, #0]
 800831e:	4b75      	ldr	r3, [pc, #468]	@ (80084f4 <HAL_RCC_OscConfig+0x288>)
 8008320:	681b      	ldr	r3, [r3, #0]
 8008322:	4a74      	ldr	r2, [pc, #464]	@ (80084f4 <HAL_RCC_OscConfig+0x288>)
 8008324:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8008328:	6013      	str	r3, [r2, #0]
 800832a:	e00b      	b.n	8008344 <HAL_RCC_OscConfig+0xd8>
 800832c:	4b71      	ldr	r3, [pc, #452]	@ (80084f4 <HAL_RCC_OscConfig+0x288>)
 800832e:	681b      	ldr	r3, [r3, #0]
 8008330:	4a70      	ldr	r2, [pc, #448]	@ (80084f4 <HAL_RCC_OscConfig+0x288>)
 8008332:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8008336:	6013      	str	r3, [r2, #0]
 8008338:	4b6e      	ldr	r3, [pc, #440]	@ (80084f4 <HAL_RCC_OscConfig+0x288>)
 800833a:	681b      	ldr	r3, [r3, #0]
 800833c:	4a6d      	ldr	r2, [pc, #436]	@ (80084f4 <HAL_RCC_OscConfig+0x288>)
 800833e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8008342:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8008344:	687b      	ldr	r3, [r7, #4]
 8008346:	685b      	ldr	r3, [r3, #4]
 8008348:	2b00      	cmp	r3, #0
 800834a:	d013      	beq.n	8008374 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800834c:	f7fa fe18 	bl	8002f80 <HAL_GetTick>
 8008350:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8008352:	e008      	b.n	8008366 <HAL_RCC_OscConfig+0xfa>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8008354:	f7fa fe14 	bl	8002f80 <HAL_GetTick>
 8008358:	4602      	mov	r2, r0
 800835a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800835c:	1ad3      	subs	r3, r2, r3
 800835e:	2b64      	cmp	r3, #100	@ 0x64
 8008360:	d901      	bls.n	8008366 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8008362:	2303      	movs	r3, #3
 8008364:	e3d4      	b.n	8008b10 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8008366:	4b63      	ldr	r3, [pc, #396]	@ (80084f4 <HAL_RCC_OscConfig+0x288>)
 8008368:	681b      	ldr	r3, [r3, #0]
 800836a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800836e:	2b00      	cmp	r3, #0
 8008370:	d0f0      	beq.n	8008354 <HAL_RCC_OscConfig+0xe8>
 8008372:	e014      	b.n	800839e <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008374:	f7fa fe04 	bl	8002f80 <HAL_GetTick>
 8008378:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 800837a:	e008      	b.n	800838e <HAL_RCC_OscConfig+0x122>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800837c:	f7fa fe00 	bl	8002f80 <HAL_GetTick>
 8008380:	4602      	mov	r2, r0
 8008382:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008384:	1ad3      	subs	r3, r2, r3
 8008386:	2b64      	cmp	r3, #100	@ 0x64
 8008388:	d901      	bls.n	800838e <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 800838a:	2303      	movs	r3, #3
 800838c:	e3c0      	b.n	8008b10 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 800838e:	4b59      	ldr	r3, [pc, #356]	@ (80084f4 <HAL_RCC_OscConfig+0x288>)
 8008390:	681b      	ldr	r3, [r3, #0]
 8008392:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8008396:	2b00      	cmp	r3, #0
 8008398:	d1f0      	bne.n	800837c <HAL_RCC_OscConfig+0x110>
 800839a:	e000      	b.n	800839e <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800839c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800839e:	687b      	ldr	r3, [r7, #4]
 80083a0:	681b      	ldr	r3, [r3, #0]
 80083a2:	f003 0302 	and.w	r3, r3, #2
 80083a6:	2b00      	cmp	r3, #0
 80083a8:	f000 80ca 	beq.w	8008540 <HAL_RCC_OscConfig+0x2d4>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSICALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* When the HSI is used as system clock it will not be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80083ac:	4b51      	ldr	r3, [pc, #324]	@ (80084f4 <HAL_RCC_OscConfig+0x288>)
 80083ae:	691b      	ldr	r3, [r3, #16]
 80083b0:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80083b4:	623b      	str	r3, [r7, #32]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 80083b6:	4b4f      	ldr	r3, [pc, #316]	@ (80084f4 <HAL_RCC_OscConfig+0x288>)
 80083b8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80083ba:	61fb      	str	r3, [r7, #28]
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 80083bc:	6a3b      	ldr	r3, [r7, #32]
 80083be:	2b00      	cmp	r3, #0
 80083c0:	d007      	beq.n	80083d2 <HAL_RCC_OscConfig+0x166>
 80083c2:	6a3b      	ldr	r3, [r7, #32]
 80083c4:	2b18      	cmp	r3, #24
 80083c6:	d156      	bne.n	8008476 <HAL_RCC_OscConfig+0x20a>
 80083c8:	69fb      	ldr	r3, [r7, #28]
 80083ca:	f003 0303 	and.w	r3, r3, #3
 80083ce:	2b00      	cmp	r3, #0
 80083d0:	d151      	bne.n	8008476 <HAL_RCC_OscConfig+0x20a>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80083d2:	4b48      	ldr	r3, [pc, #288]	@ (80084f4 <HAL_RCC_OscConfig+0x288>)
 80083d4:	681b      	ldr	r3, [r3, #0]
 80083d6:	f003 0304 	and.w	r3, r3, #4
 80083da:	2b00      	cmp	r3, #0
 80083dc:	d005      	beq.n	80083ea <HAL_RCC_OscConfig+0x17e>
 80083de:	687b      	ldr	r3, [r7, #4]
 80083e0:	68db      	ldr	r3, [r3, #12]
 80083e2:	2b00      	cmp	r3, #0
 80083e4:	d101      	bne.n	80083ea <HAL_RCC_OscConfig+0x17e>
      {
        return HAL_ERROR;
 80083e6:	2301      	movs	r3, #1
 80083e8:	e392      	b.n	8008b10 <HAL_RCC_OscConfig+0x8a4>
      }
      /* Otherwise, only HSI division and calibration are allowed */
      else
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2, HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 80083ea:	4b42      	ldr	r3, [pc, #264]	@ (80084f4 <HAL_RCC_OscConfig+0x288>)
 80083ec:	681b      	ldr	r3, [r3, #0]
 80083ee:	f023 0219 	bic.w	r2, r3, #25
 80083f2:	687b      	ldr	r3, [r7, #4]
 80083f4:	68db      	ldr	r3, [r3, #12]
 80083f6:	493f      	ldr	r1, [pc, #252]	@ (80084f4 <HAL_RCC_OscConfig+0x288>)
 80083f8:	4313      	orrs	r3, r2
 80083fa:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80083fc:	f7fa fdc0 	bl	8002f80 <HAL_GetTick>
 8008400:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8008402:	e008      	b.n	8008416 <HAL_RCC_OscConfig+0x1aa>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8008404:	f7fa fdbc 	bl	8002f80 <HAL_GetTick>
 8008408:	4602      	mov	r2, r0
 800840a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800840c:	1ad3      	subs	r3, r2, r3
 800840e:	2b02      	cmp	r3, #2
 8008410:	d901      	bls.n	8008416 <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 8008412:	2303      	movs	r3, #3
 8008414:	e37c      	b.n	8008b10 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8008416:	4b37      	ldr	r3, [pc, #220]	@ (80084f4 <HAL_RCC_OscConfig+0x288>)
 8008418:	681b      	ldr	r3, [r3, #0]
 800841a:	f003 0304 	and.w	r3, r3, #4
 800841e:	2b00      	cmp	r3, #0
 8008420:	d0f0      	beq.n	8008404 <HAL_RCC_OscConfig+0x198>
          }
        }
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8008422:	f7fa fddd 	bl	8002fe0 <HAL_GetREVID>
 8008426:	4603      	mov	r3, r0
 8008428:	f241 0203 	movw	r2, #4099	@ 0x1003
 800842c:	4293      	cmp	r3, r2
 800842e:	d817      	bhi.n	8008460 <HAL_RCC_OscConfig+0x1f4>
 8008430:	687b      	ldr	r3, [r7, #4]
 8008432:	691b      	ldr	r3, [r3, #16]
 8008434:	2b40      	cmp	r3, #64	@ 0x40
 8008436:	d108      	bne.n	800844a <HAL_RCC_OscConfig+0x1de>
 8008438:	4b2e      	ldr	r3, [pc, #184]	@ (80084f4 <HAL_RCC_OscConfig+0x288>)
 800843a:	685b      	ldr	r3, [r3, #4]
 800843c:	f423 337c 	bic.w	r3, r3, #258048	@ 0x3f000
 8008440:	4a2c      	ldr	r2, [pc, #176]	@ (80084f4 <HAL_RCC_OscConfig+0x288>)
 8008442:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8008446:	6053      	str	r3, [r2, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8008448:	e07a      	b.n	8008540 <HAL_RCC_OscConfig+0x2d4>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800844a:	4b2a      	ldr	r3, [pc, #168]	@ (80084f4 <HAL_RCC_OscConfig+0x288>)
 800844c:	685b      	ldr	r3, [r3, #4]
 800844e:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 8008452:	687b      	ldr	r3, [r7, #4]
 8008454:	691b      	ldr	r3, [r3, #16]
 8008456:	031b      	lsls	r3, r3, #12
 8008458:	4926      	ldr	r1, [pc, #152]	@ (80084f4 <HAL_RCC_OscConfig+0x288>)
 800845a:	4313      	orrs	r3, r2
 800845c:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800845e:	e06f      	b.n	8008540 <HAL_RCC_OscConfig+0x2d4>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8008460:	4b24      	ldr	r3, [pc, #144]	@ (80084f4 <HAL_RCC_OscConfig+0x288>)
 8008462:	685b      	ldr	r3, [r3, #4]
 8008464:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8008468:	687b      	ldr	r3, [r7, #4]
 800846a:	691b      	ldr	r3, [r3, #16]
 800846c:	061b      	lsls	r3, r3, #24
 800846e:	4921      	ldr	r1, [pc, #132]	@ (80084f4 <HAL_RCC_OscConfig+0x288>)
 8008470:	4313      	orrs	r3, r2
 8008472:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8008474:	e064      	b.n	8008540 <HAL_RCC_OscConfig+0x2d4>
    }

    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8008476:	687b      	ldr	r3, [r7, #4]
 8008478:	68db      	ldr	r3, [r3, #12]
 800847a:	2b00      	cmp	r3, #0
 800847c:	d047      	beq.n	800850e <HAL_RCC_OscConfig+0x2a2>
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2,HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 800847e:	4b1d      	ldr	r3, [pc, #116]	@ (80084f4 <HAL_RCC_OscConfig+0x288>)
 8008480:	681b      	ldr	r3, [r3, #0]
 8008482:	f023 0219 	bic.w	r2, r3, #25
 8008486:	687b      	ldr	r3, [r7, #4]
 8008488:	68db      	ldr	r3, [r3, #12]
 800848a:	491a      	ldr	r1, [pc, #104]	@ (80084f4 <HAL_RCC_OscConfig+0x288>)
 800848c:	4313      	orrs	r3, r2
 800848e:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008490:	f7fa fd76 	bl	8002f80 <HAL_GetTick>
 8008494:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8008496:	e008      	b.n	80084aa <HAL_RCC_OscConfig+0x23e>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8008498:	f7fa fd72 	bl	8002f80 <HAL_GetTick>
 800849c:	4602      	mov	r2, r0
 800849e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80084a0:	1ad3      	subs	r3, r2, r3
 80084a2:	2b02      	cmp	r3, #2
 80084a4:	d901      	bls.n	80084aa <HAL_RCC_OscConfig+0x23e>
          {
            return HAL_TIMEOUT;
 80084a6:	2303      	movs	r3, #3
 80084a8:	e332      	b.n	8008b10 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80084aa:	4b12      	ldr	r3, [pc, #72]	@ (80084f4 <HAL_RCC_OscConfig+0x288>)
 80084ac:	681b      	ldr	r3, [r3, #0]
 80084ae:	f003 0304 	and.w	r3, r3, #4
 80084b2:	2b00      	cmp	r3, #0
 80084b4:	d0f0      	beq.n	8008498 <HAL_RCC_OscConfig+0x22c>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80084b6:	f7fa fd93 	bl	8002fe0 <HAL_GetREVID>
 80084ba:	4603      	mov	r3, r0
 80084bc:	f241 0203 	movw	r2, #4099	@ 0x1003
 80084c0:	4293      	cmp	r3, r2
 80084c2:	d819      	bhi.n	80084f8 <HAL_RCC_OscConfig+0x28c>
 80084c4:	687b      	ldr	r3, [r7, #4]
 80084c6:	691b      	ldr	r3, [r3, #16]
 80084c8:	2b40      	cmp	r3, #64	@ 0x40
 80084ca:	d108      	bne.n	80084de <HAL_RCC_OscConfig+0x272>
 80084cc:	4b09      	ldr	r3, [pc, #36]	@ (80084f4 <HAL_RCC_OscConfig+0x288>)
 80084ce:	685b      	ldr	r3, [r3, #4]
 80084d0:	f423 337c 	bic.w	r3, r3, #258048	@ 0x3f000
 80084d4:	4a07      	ldr	r2, [pc, #28]	@ (80084f4 <HAL_RCC_OscConfig+0x288>)
 80084d6:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80084da:	6053      	str	r3, [r2, #4]
 80084dc:	e030      	b.n	8008540 <HAL_RCC_OscConfig+0x2d4>
 80084de:	4b05      	ldr	r3, [pc, #20]	@ (80084f4 <HAL_RCC_OscConfig+0x288>)
 80084e0:	685b      	ldr	r3, [r3, #4]
 80084e2:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 80084e6:	687b      	ldr	r3, [r7, #4]
 80084e8:	691b      	ldr	r3, [r3, #16]
 80084ea:	031b      	lsls	r3, r3, #12
 80084ec:	4901      	ldr	r1, [pc, #4]	@ (80084f4 <HAL_RCC_OscConfig+0x288>)
 80084ee:	4313      	orrs	r3, r2
 80084f0:	604b      	str	r3, [r1, #4]
 80084f2:	e025      	b.n	8008540 <HAL_RCC_OscConfig+0x2d4>
 80084f4:	58024400 	.word	0x58024400
 80084f8:	4b9a      	ldr	r3, [pc, #616]	@ (8008764 <HAL_RCC_OscConfig+0x4f8>)
 80084fa:	685b      	ldr	r3, [r3, #4]
 80084fc:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8008500:	687b      	ldr	r3, [r7, #4]
 8008502:	691b      	ldr	r3, [r3, #16]
 8008504:	061b      	lsls	r3, r3, #24
 8008506:	4997      	ldr	r1, [pc, #604]	@ (8008764 <HAL_RCC_OscConfig+0x4f8>)
 8008508:	4313      	orrs	r3, r2
 800850a:	604b      	str	r3, [r1, #4]
 800850c:	e018      	b.n	8008540 <HAL_RCC_OscConfig+0x2d4>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800850e:	4b95      	ldr	r3, [pc, #596]	@ (8008764 <HAL_RCC_OscConfig+0x4f8>)
 8008510:	681b      	ldr	r3, [r3, #0]
 8008512:	4a94      	ldr	r2, [pc, #592]	@ (8008764 <HAL_RCC_OscConfig+0x4f8>)
 8008514:	f023 0301 	bic.w	r3, r3, #1
 8008518:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800851a:	f7fa fd31 	bl	8002f80 <HAL_GetTick>
 800851e:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8008520:	e008      	b.n	8008534 <HAL_RCC_OscConfig+0x2c8>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8008522:	f7fa fd2d 	bl	8002f80 <HAL_GetTick>
 8008526:	4602      	mov	r2, r0
 8008528:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800852a:	1ad3      	subs	r3, r2, r3
 800852c:	2b02      	cmp	r3, #2
 800852e:	d901      	bls.n	8008534 <HAL_RCC_OscConfig+0x2c8>
          {
            return HAL_TIMEOUT;
 8008530:	2303      	movs	r3, #3
 8008532:	e2ed      	b.n	8008b10 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8008534:	4b8b      	ldr	r3, [pc, #556]	@ (8008764 <HAL_RCC_OscConfig+0x4f8>)
 8008536:	681b      	ldr	r3, [r3, #0]
 8008538:	f003 0304 	and.w	r3, r3, #4
 800853c:	2b00      	cmp	r3, #0
 800853e:	d1f0      	bne.n	8008522 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }
  }
  /*----------------------------- CSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 8008540:	687b      	ldr	r3, [r7, #4]
 8008542:	681b      	ldr	r3, [r3, #0]
 8008544:	f003 0310 	and.w	r3, r3, #16
 8008548:	2b00      	cmp	r3, #0
 800854a:	f000 80a9 	beq.w	80086a0 <HAL_RCC_OscConfig+0x434>
    /* Check the parameters */
    assert_param(IS_RCC_CSI(RCC_OscInitStruct->CSIState));
    assert_param(IS_RCC_CSICALIBRATION_VALUE(RCC_OscInitStruct->CSICalibrationValue));

    /* When the CSI is used as system clock it will not disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800854e:	4b85      	ldr	r3, [pc, #532]	@ (8008764 <HAL_RCC_OscConfig+0x4f8>)
 8008550:	691b      	ldr	r3, [r3, #16]
 8008552:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8008556:	61bb      	str	r3, [r7, #24]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8008558:	4b82      	ldr	r3, [pc, #520]	@ (8008764 <HAL_RCC_OscConfig+0x4f8>)
 800855a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800855c:	617b      	str	r3, [r7, #20]
    if ((temp_sysclksrc == RCC_CFGR_SWS_CSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_CSI)))
 800855e:	69bb      	ldr	r3, [r7, #24]
 8008560:	2b08      	cmp	r3, #8
 8008562:	d007      	beq.n	8008574 <HAL_RCC_OscConfig+0x308>
 8008564:	69bb      	ldr	r3, [r7, #24]
 8008566:	2b18      	cmp	r3, #24
 8008568:	d13a      	bne.n	80085e0 <HAL_RCC_OscConfig+0x374>
 800856a:	697b      	ldr	r3, [r7, #20]
 800856c:	f003 0303 	and.w	r3, r3, #3
 8008570:	2b01      	cmp	r3, #1
 8008572:	d135      	bne.n	80085e0 <HAL_RCC_OscConfig+0x374>
    {
      /* When CSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8008574:	4b7b      	ldr	r3, [pc, #492]	@ (8008764 <HAL_RCC_OscConfig+0x4f8>)
 8008576:	681b      	ldr	r3, [r3, #0]
 8008578:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800857c:	2b00      	cmp	r3, #0
 800857e:	d005      	beq.n	800858c <HAL_RCC_OscConfig+0x320>
 8008580:	687b      	ldr	r3, [r7, #4]
 8008582:	69db      	ldr	r3, [r3, #28]
 8008584:	2b80      	cmp	r3, #128	@ 0x80
 8008586:	d001      	beq.n	800858c <HAL_RCC_OscConfig+0x320>
      {
        return HAL_ERROR;
 8008588:	2301      	movs	r3, #1
 800858a:	e2c1      	b.n	8008b10 <HAL_RCC_OscConfig+0x8a4>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 800858c:	f7fa fd28 	bl	8002fe0 <HAL_GetREVID>
 8008590:	4603      	mov	r3, r0
 8008592:	f241 0203 	movw	r2, #4099	@ 0x1003
 8008596:	4293      	cmp	r3, r2
 8008598:	d817      	bhi.n	80085ca <HAL_RCC_OscConfig+0x35e>
 800859a:	687b      	ldr	r3, [r7, #4]
 800859c:	6a1b      	ldr	r3, [r3, #32]
 800859e:	2b20      	cmp	r3, #32
 80085a0:	d108      	bne.n	80085b4 <HAL_RCC_OscConfig+0x348>
 80085a2:	4b70      	ldr	r3, [pc, #448]	@ (8008764 <HAL_RCC_OscConfig+0x4f8>)
 80085a4:	685b      	ldr	r3, [r3, #4]
 80085a6:	f023 43f8 	bic.w	r3, r3, #2080374784	@ 0x7c000000
 80085aa:	4a6e      	ldr	r2, [pc, #440]	@ (8008764 <HAL_RCC_OscConfig+0x4f8>)
 80085ac:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 80085b0:	6053      	str	r3, [r2, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 80085b2:	e075      	b.n	80086a0 <HAL_RCC_OscConfig+0x434>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 80085b4:	4b6b      	ldr	r3, [pc, #428]	@ (8008764 <HAL_RCC_OscConfig+0x4f8>)
 80085b6:	685b      	ldr	r3, [r3, #4]
 80085b8:	f023 42f8 	bic.w	r2, r3, #2080374784	@ 0x7c000000
 80085bc:	687b      	ldr	r3, [r7, #4]
 80085be:	6a1b      	ldr	r3, [r3, #32]
 80085c0:	069b      	lsls	r3, r3, #26
 80085c2:	4968      	ldr	r1, [pc, #416]	@ (8008764 <HAL_RCC_OscConfig+0x4f8>)
 80085c4:	4313      	orrs	r3, r2
 80085c6:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 80085c8:	e06a      	b.n	80086a0 <HAL_RCC_OscConfig+0x434>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 80085ca:	4b66      	ldr	r3, [pc, #408]	@ (8008764 <HAL_RCC_OscConfig+0x4f8>)
 80085cc:	68db      	ldr	r3, [r3, #12]
 80085ce:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 80085d2:	687b      	ldr	r3, [r7, #4]
 80085d4:	6a1b      	ldr	r3, [r3, #32]
 80085d6:	061b      	lsls	r3, r3, #24
 80085d8:	4962      	ldr	r1, [pc, #392]	@ (8008764 <HAL_RCC_OscConfig+0x4f8>)
 80085da:	4313      	orrs	r3, r2
 80085dc:	60cb      	str	r3, [r1, #12]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 80085de:	e05f      	b.n	80086a0 <HAL_RCC_OscConfig+0x434>
      }
    }
    else
    {
      /* Check the CSI State */
      if ((RCC_OscInitStruct->CSIState) != RCC_CSI_OFF)
 80085e0:	687b      	ldr	r3, [r7, #4]
 80085e2:	69db      	ldr	r3, [r3, #28]
 80085e4:	2b00      	cmp	r3, #0
 80085e6:	d042      	beq.n	800866e <HAL_RCC_OscConfig+0x402>
      {
        /* Enable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_ENABLE();
 80085e8:	4b5e      	ldr	r3, [pc, #376]	@ (8008764 <HAL_RCC_OscConfig+0x4f8>)
 80085ea:	681b      	ldr	r3, [r3, #0]
 80085ec:	4a5d      	ldr	r2, [pc, #372]	@ (8008764 <HAL_RCC_OscConfig+0x4f8>)
 80085ee:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80085f2:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80085f4:	f7fa fcc4 	bl	8002f80 <HAL_GetTick>
 80085f8:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 80085fa:	e008      	b.n	800860e <HAL_RCC_OscConfig+0x3a2>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 80085fc:	f7fa fcc0 	bl	8002f80 <HAL_GetTick>
 8008600:	4602      	mov	r2, r0
 8008602:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008604:	1ad3      	subs	r3, r2, r3
 8008606:	2b02      	cmp	r3, #2
 8008608:	d901      	bls.n	800860e <HAL_RCC_OscConfig+0x3a2>
          {
            return HAL_TIMEOUT;
 800860a:	2303      	movs	r3, #3
 800860c:	e280      	b.n	8008b10 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 800860e:	4b55      	ldr	r3, [pc, #340]	@ (8008764 <HAL_RCC_OscConfig+0x4f8>)
 8008610:	681b      	ldr	r3, [r3, #0]
 8008612:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008616:	2b00      	cmp	r3, #0
 8008618:	d0f0      	beq.n	80085fc <HAL_RCC_OscConfig+0x390>
          }
        }

        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 800861a:	f7fa fce1 	bl	8002fe0 <HAL_GetREVID>
 800861e:	4603      	mov	r3, r0
 8008620:	f241 0203 	movw	r2, #4099	@ 0x1003
 8008624:	4293      	cmp	r3, r2
 8008626:	d817      	bhi.n	8008658 <HAL_RCC_OscConfig+0x3ec>
 8008628:	687b      	ldr	r3, [r7, #4]
 800862a:	6a1b      	ldr	r3, [r3, #32]
 800862c:	2b20      	cmp	r3, #32
 800862e:	d108      	bne.n	8008642 <HAL_RCC_OscConfig+0x3d6>
 8008630:	4b4c      	ldr	r3, [pc, #304]	@ (8008764 <HAL_RCC_OscConfig+0x4f8>)
 8008632:	685b      	ldr	r3, [r3, #4]
 8008634:	f023 43f8 	bic.w	r3, r3, #2080374784	@ 0x7c000000
 8008638:	4a4a      	ldr	r2, [pc, #296]	@ (8008764 <HAL_RCC_OscConfig+0x4f8>)
 800863a:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800863e:	6053      	str	r3, [r2, #4]
 8008640:	e02e      	b.n	80086a0 <HAL_RCC_OscConfig+0x434>
 8008642:	4b48      	ldr	r3, [pc, #288]	@ (8008764 <HAL_RCC_OscConfig+0x4f8>)
 8008644:	685b      	ldr	r3, [r3, #4]
 8008646:	f023 42f8 	bic.w	r2, r3, #2080374784	@ 0x7c000000
 800864a:	687b      	ldr	r3, [r7, #4]
 800864c:	6a1b      	ldr	r3, [r3, #32]
 800864e:	069b      	lsls	r3, r3, #26
 8008650:	4944      	ldr	r1, [pc, #272]	@ (8008764 <HAL_RCC_OscConfig+0x4f8>)
 8008652:	4313      	orrs	r3, r2
 8008654:	604b      	str	r3, [r1, #4]
 8008656:	e023      	b.n	80086a0 <HAL_RCC_OscConfig+0x434>
 8008658:	4b42      	ldr	r3, [pc, #264]	@ (8008764 <HAL_RCC_OscConfig+0x4f8>)
 800865a:	68db      	ldr	r3, [r3, #12]
 800865c:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 8008660:	687b      	ldr	r3, [r7, #4]
 8008662:	6a1b      	ldr	r3, [r3, #32]
 8008664:	061b      	lsls	r3, r3, #24
 8008666:	493f      	ldr	r1, [pc, #252]	@ (8008764 <HAL_RCC_OscConfig+0x4f8>)
 8008668:	4313      	orrs	r3, r2
 800866a:	60cb      	str	r3, [r1, #12]
 800866c:	e018      	b.n	80086a0 <HAL_RCC_OscConfig+0x434>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_DISABLE();
 800866e:	4b3d      	ldr	r3, [pc, #244]	@ (8008764 <HAL_RCC_OscConfig+0x4f8>)
 8008670:	681b      	ldr	r3, [r3, #0]
 8008672:	4a3c      	ldr	r2, [pc, #240]	@ (8008764 <HAL_RCC_OscConfig+0x4f8>)
 8008674:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8008678:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800867a:	f7fa fc81 	bl	8002f80 <HAL_GetTick>
 800867e:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 8008680:	e008      	b.n	8008694 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 8008682:	f7fa fc7d 	bl	8002f80 <HAL_GetTick>
 8008686:	4602      	mov	r2, r0
 8008688:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800868a:	1ad3      	subs	r3, r2, r3
 800868c:	2b02      	cmp	r3, #2
 800868e:	d901      	bls.n	8008694 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8008690:	2303      	movs	r3, #3
 8008692:	e23d      	b.n	8008b10 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 8008694:	4b33      	ldr	r3, [pc, #204]	@ (8008764 <HAL_RCC_OscConfig+0x4f8>)
 8008696:	681b      	ldr	r3, [r3, #0]
 8008698:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800869c:	2b00      	cmp	r3, #0
 800869e:	d1f0      	bne.n	8008682 <HAL_RCC_OscConfig+0x416>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80086a0:	687b      	ldr	r3, [r7, #4]
 80086a2:	681b      	ldr	r3, [r3, #0]
 80086a4:	f003 0308 	and.w	r3, r3, #8
 80086a8:	2b00      	cmp	r3, #0
 80086aa:	d036      	beq.n	800871a <HAL_RCC_OscConfig+0x4ae>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 80086ac:	687b      	ldr	r3, [r7, #4]
 80086ae:	695b      	ldr	r3, [r3, #20]
 80086b0:	2b00      	cmp	r3, #0
 80086b2:	d019      	beq.n	80086e8 <HAL_RCC_OscConfig+0x47c>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80086b4:	4b2b      	ldr	r3, [pc, #172]	@ (8008764 <HAL_RCC_OscConfig+0x4f8>)
 80086b6:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80086b8:	4a2a      	ldr	r2, [pc, #168]	@ (8008764 <HAL_RCC_OscConfig+0x4f8>)
 80086ba:	f043 0301 	orr.w	r3, r3, #1
 80086be:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80086c0:	f7fa fc5e 	bl	8002f80 <HAL_GetTick>
 80086c4:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 80086c6:	e008      	b.n	80086da <HAL_RCC_OscConfig+0x46e>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80086c8:	f7fa fc5a 	bl	8002f80 <HAL_GetTick>
 80086cc:	4602      	mov	r2, r0
 80086ce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80086d0:	1ad3      	subs	r3, r2, r3
 80086d2:	2b02      	cmp	r3, #2
 80086d4:	d901      	bls.n	80086da <HAL_RCC_OscConfig+0x46e>
        {
          return HAL_TIMEOUT;
 80086d6:	2303      	movs	r3, #3
 80086d8:	e21a      	b.n	8008b10 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 80086da:	4b22      	ldr	r3, [pc, #136]	@ (8008764 <HAL_RCC_OscConfig+0x4f8>)
 80086dc:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80086de:	f003 0302 	and.w	r3, r3, #2
 80086e2:	2b00      	cmp	r3, #0
 80086e4:	d0f0      	beq.n	80086c8 <HAL_RCC_OscConfig+0x45c>
 80086e6:	e018      	b.n	800871a <HAL_RCC_OscConfig+0x4ae>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80086e8:	4b1e      	ldr	r3, [pc, #120]	@ (8008764 <HAL_RCC_OscConfig+0x4f8>)
 80086ea:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80086ec:	4a1d      	ldr	r2, [pc, #116]	@ (8008764 <HAL_RCC_OscConfig+0x4f8>)
 80086ee:	f023 0301 	bic.w	r3, r3, #1
 80086f2:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80086f4:	f7fa fc44 	bl	8002f80 <HAL_GetTick>
 80086f8:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 80086fa:	e008      	b.n	800870e <HAL_RCC_OscConfig+0x4a2>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80086fc:	f7fa fc40 	bl	8002f80 <HAL_GetTick>
 8008700:	4602      	mov	r2, r0
 8008702:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008704:	1ad3      	subs	r3, r2, r3
 8008706:	2b02      	cmp	r3, #2
 8008708:	d901      	bls.n	800870e <HAL_RCC_OscConfig+0x4a2>
        {
          return HAL_TIMEOUT;
 800870a:	2303      	movs	r3, #3
 800870c:	e200      	b.n	8008b10 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 800870e:	4b15      	ldr	r3, [pc, #84]	@ (8008764 <HAL_RCC_OscConfig+0x4f8>)
 8008710:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8008712:	f003 0302 	and.w	r3, r3, #2
 8008716:	2b00      	cmp	r3, #0
 8008718:	d1f0      	bne.n	80086fc <HAL_RCC_OscConfig+0x490>
      }
    }
  }

  /*------------------------------ HSI48 Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 800871a:	687b      	ldr	r3, [r7, #4]
 800871c:	681b      	ldr	r3, [r3, #0]
 800871e:	f003 0320 	and.w	r3, r3, #32
 8008722:	2b00      	cmp	r3, #0
 8008724:	d039      	beq.n	800879a <HAL_RCC_OscConfig+0x52e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if ((RCC_OscInitStruct->HSI48State) != RCC_HSI48_OFF)
 8008726:	687b      	ldr	r3, [r7, #4]
 8008728:	699b      	ldr	r3, [r3, #24]
 800872a:	2b00      	cmp	r3, #0
 800872c:	d01c      	beq.n	8008768 <HAL_RCC_OscConfig+0x4fc>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 800872e:	4b0d      	ldr	r3, [pc, #52]	@ (8008764 <HAL_RCC_OscConfig+0x4f8>)
 8008730:	681b      	ldr	r3, [r3, #0]
 8008732:	4a0c      	ldr	r2, [pc, #48]	@ (8008764 <HAL_RCC_OscConfig+0x4f8>)
 8008734:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8008738:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 800873a:	f7fa fc21 	bl	8002f80 <HAL_GetTick>
 800873e:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8008740:	e008      	b.n	8008754 <HAL_RCC_OscConfig+0x4e8>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8008742:	f7fa fc1d 	bl	8002f80 <HAL_GetTick>
 8008746:	4602      	mov	r2, r0
 8008748:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800874a:	1ad3      	subs	r3, r2, r3
 800874c:	2b02      	cmp	r3, #2
 800874e:	d901      	bls.n	8008754 <HAL_RCC_OscConfig+0x4e8>
        {
          return HAL_TIMEOUT;
 8008750:	2303      	movs	r3, #3
 8008752:	e1dd      	b.n	8008b10 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8008754:	4b03      	ldr	r3, [pc, #12]	@ (8008764 <HAL_RCC_OscConfig+0x4f8>)
 8008756:	681b      	ldr	r3, [r3, #0]
 8008758:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800875c:	2b00      	cmp	r3, #0
 800875e:	d0f0      	beq.n	8008742 <HAL_RCC_OscConfig+0x4d6>
 8008760:	e01b      	b.n	800879a <HAL_RCC_OscConfig+0x52e>
 8008762:	bf00      	nop
 8008764:	58024400 	.word	0x58024400
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8008768:	4b9b      	ldr	r3, [pc, #620]	@ (80089d8 <HAL_RCC_OscConfig+0x76c>)
 800876a:	681b      	ldr	r3, [r3, #0]
 800876c:	4a9a      	ldr	r2, [pc, #616]	@ (80089d8 <HAL_RCC_OscConfig+0x76c>)
 800876e:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8008772:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 8008774:	f7fa fc04 	bl	8002f80 <HAL_GetTick>
 8008778:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 800877a:	e008      	b.n	800878e <HAL_RCC_OscConfig+0x522>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800877c:	f7fa fc00 	bl	8002f80 <HAL_GetTick>
 8008780:	4602      	mov	r2, r0
 8008782:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008784:	1ad3      	subs	r3, r2, r3
 8008786:	2b02      	cmp	r3, #2
 8008788:	d901      	bls.n	800878e <HAL_RCC_OscConfig+0x522>
        {
          return HAL_TIMEOUT;
 800878a:	2303      	movs	r3, #3
 800878c:	e1c0      	b.n	8008b10 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 800878e:	4b92      	ldr	r3, [pc, #584]	@ (80089d8 <HAL_RCC_OscConfig+0x76c>)
 8008790:	681b      	ldr	r3, [r3, #0]
 8008792:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8008796:	2b00      	cmp	r3, #0
 8008798:	d1f0      	bne.n	800877c <HAL_RCC_OscConfig+0x510>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800879a:	687b      	ldr	r3, [r7, #4]
 800879c:	681b      	ldr	r3, [r3, #0]
 800879e:	f003 0304 	and.w	r3, r3, #4
 80087a2:	2b00      	cmp	r3, #0
 80087a4:	f000 8081 	beq.w	80088aa <HAL_RCC_OscConfig+0x63e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 80087a8:	4b8c      	ldr	r3, [pc, #560]	@ (80089dc <HAL_RCC_OscConfig+0x770>)
 80087aa:	681b      	ldr	r3, [r3, #0]
 80087ac:	4a8b      	ldr	r2, [pc, #556]	@ (80089dc <HAL_RCC_OscConfig+0x770>)
 80087ae:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80087b2:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80087b4:	f7fa fbe4 	bl	8002f80 <HAL_GetTick>
 80087b8:	6278      	str	r0, [r7, #36]	@ 0x24

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80087ba:	e008      	b.n	80087ce <HAL_RCC_OscConfig+0x562>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80087bc:	f7fa fbe0 	bl	8002f80 <HAL_GetTick>
 80087c0:	4602      	mov	r2, r0
 80087c2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80087c4:	1ad3      	subs	r3, r2, r3
 80087c6:	2b64      	cmp	r3, #100	@ 0x64
 80087c8:	d901      	bls.n	80087ce <HAL_RCC_OscConfig+0x562>
      {
        return HAL_TIMEOUT;
 80087ca:	2303      	movs	r3, #3
 80087cc:	e1a0      	b.n	8008b10 <HAL_RCC_OscConfig+0x8a4>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80087ce:	4b83      	ldr	r3, [pc, #524]	@ (80089dc <HAL_RCC_OscConfig+0x770>)
 80087d0:	681b      	ldr	r3, [r3, #0]
 80087d2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80087d6:	2b00      	cmp	r3, #0
 80087d8:	d0f0      	beq.n	80087bc <HAL_RCC_OscConfig+0x550>
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80087da:	687b      	ldr	r3, [r7, #4]
 80087dc:	689b      	ldr	r3, [r3, #8]
 80087de:	2b01      	cmp	r3, #1
 80087e0:	d106      	bne.n	80087f0 <HAL_RCC_OscConfig+0x584>
 80087e2:	4b7d      	ldr	r3, [pc, #500]	@ (80089d8 <HAL_RCC_OscConfig+0x76c>)
 80087e4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80087e6:	4a7c      	ldr	r2, [pc, #496]	@ (80089d8 <HAL_RCC_OscConfig+0x76c>)
 80087e8:	f043 0301 	orr.w	r3, r3, #1
 80087ec:	6713      	str	r3, [r2, #112]	@ 0x70
 80087ee:	e02d      	b.n	800884c <HAL_RCC_OscConfig+0x5e0>
 80087f0:	687b      	ldr	r3, [r7, #4]
 80087f2:	689b      	ldr	r3, [r3, #8]
 80087f4:	2b00      	cmp	r3, #0
 80087f6:	d10c      	bne.n	8008812 <HAL_RCC_OscConfig+0x5a6>
 80087f8:	4b77      	ldr	r3, [pc, #476]	@ (80089d8 <HAL_RCC_OscConfig+0x76c>)
 80087fa:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80087fc:	4a76      	ldr	r2, [pc, #472]	@ (80089d8 <HAL_RCC_OscConfig+0x76c>)
 80087fe:	f023 0301 	bic.w	r3, r3, #1
 8008802:	6713      	str	r3, [r2, #112]	@ 0x70
 8008804:	4b74      	ldr	r3, [pc, #464]	@ (80089d8 <HAL_RCC_OscConfig+0x76c>)
 8008806:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8008808:	4a73      	ldr	r2, [pc, #460]	@ (80089d8 <HAL_RCC_OscConfig+0x76c>)
 800880a:	f023 0304 	bic.w	r3, r3, #4
 800880e:	6713      	str	r3, [r2, #112]	@ 0x70
 8008810:	e01c      	b.n	800884c <HAL_RCC_OscConfig+0x5e0>
 8008812:	687b      	ldr	r3, [r7, #4]
 8008814:	689b      	ldr	r3, [r3, #8]
 8008816:	2b05      	cmp	r3, #5
 8008818:	d10c      	bne.n	8008834 <HAL_RCC_OscConfig+0x5c8>
 800881a:	4b6f      	ldr	r3, [pc, #444]	@ (80089d8 <HAL_RCC_OscConfig+0x76c>)
 800881c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800881e:	4a6e      	ldr	r2, [pc, #440]	@ (80089d8 <HAL_RCC_OscConfig+0x76c>)
 8008820:	f043 0304 	orr.w	r3, r3, #4
 8008824:	6713      	str	r3, [r2, #112]	@ 0x70
 8008826:	4b6c      	ldr	r3, [pc, #432]	@ (80089d8 <HAL_RCC_OscConfig+0x76c>)
 8008828:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800882a:	4a6b      	ldr	r2, [pc, #428]	@ (80089d8 <HAL_RCC_OscConfig+0x76c>)
 800882c:	f043 0301 	orr.w	r3, r3, #1
 8008830:	6713      	str	r3, [r2, #112]	@ 0x70
 8008832:	e00b      	b.n	800884c <HAL_RCC_OscConfig+0x5e0>
 8008834:	4b68      	ldr	r3, [pc, #416]	@ (80089d8 <HAL_RCC_OscConfig+0x76c>)
 8008836:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8008838:	4a67      	ldr	r2, [pc, #412]	@ (80089d8 <HAL_RCC_OscConfig+0x76c>)
 800883a:	f023 0301 	bic.w	r3, r3, #1
 800883e:	6713      	str	r3, [r2, #112]	@ 0x70
 8008840:	4b65      	ldr	r3, [pc, #404]	@ (80089d8 <HAL_RCC_OscConfig+0x76c>)
 8008842:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8008844:	4a64      	ldr	r2, [pc, #400]	@ (80089d8 <HAL_RCC_OscConfig+0x76c>)
 8008846:	f023 0304 	bic.w	r3, r3, #4
 800884a:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800884c:	687b      	ldr	r3, [r7, #4]
 800884e:	689b      	ldr	r3, [r3, #8]
 8008850:	2b00      	cmp	r3, #0
 8008852:	d015      	beq.n	8008880 <HAL_RCC_OscConfig+0x614>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8008854:	f7fa fb94 	bl	8002f80 <HAL_GetTick>
 8008858:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800885a:	e00a      	b.n	8008872 <HAL_RCC_OscConfig+0x606>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800885c:	f7fa fb90 	bl	8002f80 <HAL_GetTick>
 8008860:	4602      	mov	r2, r0
 8008862:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008864:	1ad3      	subs	r3, r2, r3
 8008866:	f241 3288 	movw	r2, #5000	@ 0x1388
 800886a:	4293      	cmp	r3, r2
 800886c:	d901      	bls.n	8008872 <HAL_RCC_OscConfig+0x606>
        {
          return HAL_TIMEOUT;
 800886e:	2303      	movs	r3, #3
 8008870:	e14e      	b.n	8008b10 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8008872:	4b59      	ldr	r3, [pc, #356]	@ (80089d8 <HAL_RCC_OscConfig+0x76c>)
 8008874:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8008876:	f003 0302 	and.w	r3, r3, #2
 800887a:	2b00      	cmp	r3, #0
 800887c:	d0ee      	beq.n	800885c <HAL_RCC_OscConfig+0x5f0>
 800887e:	e014      	b.n	80088aa <HAL_RCC_OscConfig+0x63e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8008880:	f7fa fb7e 	bl	8002f80 <HAL_GetTick>
 8008884:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8008886:	e00a      	b.n	800889e <HAL_RCC_OscConfig+0x632>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8008888:	f7fa fb7a 	bl	8002f80 <HAL_GetTick>
 800888c:	4602      	mov	r2, r0
 800888e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008890:	1ad3      	subs	r3, r2, r3
 8008892:	f241 3288 	movw	r2, #5000	@ 0x1388
 8008896:	4293      	cmp	r3, r2
 8008898:	d901      	bls.n	800889e <HAL_RCC_OscConfig+0x632>
        {
          return HAL_TIMEOUT;
 800889a:	2303      	movs	r3, #3
 800889c:	e138      	b.n	8008b10 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 800889e:	4b4e      	ldr	r3, [pc, #312]	@ (80089d8 <HAL_RCC_OscConfig+0x76c>)
 80088a0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80088a2:	f003 0302 	and.w	r3, r3, #2
 80088a6:	2b00      	cmp	r3, #0
 80088a8:	d1ee      	bne.n	8008888 <HAL_RCC_OscConfig+0x61c>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80088aa:	687b      	ldr	r3, [r7, #4]
 80088ac:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80088ae:	2b00      	cmp	r3, #0
 80088b0:	f000 812d 	beq.w	8008b0e <HAL_RCC_OscConfig+0x8a2>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL1)
 80088b4:	4b48      	ldr	r3, [pc, #288]	@ (80089d8 <HAL_RCC_OscConfig+0x76c>)
 80088b6:	691b      	ldr	r3, [r3, #16]
 80088b8:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80088bc:	2b18      	cmp	r3, #24
 80088be:	f000 80bd 	beq.w	8008a3c <HAL_RCC_OscConfig+0x7d0>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80088c2:	687b      	ldr	r3, [r7, #4]
 80088c4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80088c6:	2b02      	cmp	r3, #2
 80088c8:	f040 809e 	bne.w	8008a08 <HAL_RCC_OscConfig+0x79c>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
        assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80088cc:	4b42      	ldr	r3, [pc, #264]	@ (80089d8 <HAL_RCC_OscConfig+0x76c>)
 80088ce:	681b      	ldr	r3, [r3, #0]
 80088d0:	4a41      	ldr	r2, [pc, #260]	@ (80089d8 <HAL_RCC_OscConfig+0x76c>)
 80088d2:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80088d6:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80088d8:	f7fa fb52 	bl	8002f80 <HAL_GetTick>
 80088dc:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 80088de:	e008      	b.n	80088f2 <HAL_RCC_OscConfig+0x686>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80088e0:	f7fa fb4e 	bl	8002f80 <HAL_GetTick>
 80088e4:	4602      	mov	r2, r0
 80088e6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80088e8:	1ad3      	subs	r3, r2, r3
 80088ea:	2b02      	cmp	r3, #2
 80088ec:	d901      	bls.n	80088f2 <HAL_RCC_OscConfig+0x686>
          {
            return HAL_TIMEOUT;
 80088ee:	2303      	movs	r3, #3
 80088f0:	e10e      	b.n	8008b10 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 80088f2:	4b39      	ldr	r3, [pc, #228]	@ (80089d8 <HAL_RCC_OscConfig+0x76c>)
 80088f4:	681b      	ldr	r3, [r3, #0]
 80088f6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80088fa:	2b00      	cmp	r3, #0
 80088fc:	d1f0      	bne.n	80088e0 <HAL_RCC_OscConfig+0x674>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80088fe:	4b36      	ldr	r3, [pc, #216]	@ (80089d8 <HAL_RCC_OscConfig+0x76c>)
 8008900:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8008902:	4b37      	ldr	r3, [pc, #220]	@ (80089e0 <HAL_RCC_OscConfig+0x774>)
 8008904:	4013      	ands	r3, r2
 8008906:	687a      	ldr	r2, [r7, #4]
 8008908:	6a91      	ldr	r1, [r2, #40]	@ 0x28
 800890a:	687a      	ldr	r2, [r7, #4]
 800890c:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 800890e:	0112      	lsls	r2, r2, #4
 8008910:	430a      	orrs	r2, r1
 8008912:	4931      	ldr	r1, [pc, #196]	@ (80089d8 <HAL_RCC_OscConfig+0x76c>)
 8008914:	4313      	orrs	r3, r2
 8008916:	628b      	str	r3, [r1, #40]	@ 0x28
 8008918:	687b      	ldr	r3, [r7, #4]
 800891a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800891c:	3b01      	subs	r3, #1
 800891e:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8008922:	687b      	ldr	r3, [r7, #4]
 8008924:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8008926:	3b01      	subs	r3, #1
 8008928:	025b      	lsls	r3, r3, #9
 800892a:	b29b      	uxth	r3, r3
 800892c:	431a      	orrs	r2, r3
 800892e:	687b      	ldr	r3, [r7, #4]
 8008930:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008932:	3b01      	subs	r3, #1
 8008934:	041b      	lsls	r3, r3, #16
 8008936:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 800893a:	431a      	orrs	r2, r3
 800893c:	687b      	ldr	r3, [r7, #4]
 800893e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008940:	3b01      	subs	r3, #1
 8008942:	061b      	lsls	r3, r3, #24
 8008944:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8008948:	4923      	ldr	r1, [pc, #140]	@ (80089d8 <HAL_RCC_OscConfig+0x76c>)
 800894a:	4313      	orrs	r3, r2
 800894c:	630b      	str	r3, [r1, #48]	@ 0x30
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Disable PLLFRACN . */
        __HAL_RCC_PLLFRACN_DISABLE();
 800894e:	4b22      	ldr	r3, [pc, #136]	@ (80089d8 <HAL_RCC_OscConfig+0x76c>)
 8008950:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008952:	4a21      	ldr	r2, [pc, #132]	@ (80089d8 <HAL_RCC_OscConfig+0x76c>)
 8008954:	f023 0301 	bic.w	r3, r3, #1
 8008958:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Configure PLL PLL1FRACN */
        __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 800895a:	4b1f      	ldr	r3, [pc, #124]	@ (80089d8 <HAL_RCC_OscConfig+0x76c>)
 800895c:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800895e:	4b21      	ldr	r3, [pc, #132]	@ (80089e4 <HAL_RCC_OscConfig+0x778>)
 8008960:	4013      	ands	r3, r2
 8008962:	687a      	ldr	r2, [r7, #4]
 8008964:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8008966:	00d2      	lsls	r2, r2, #3
 8008968:	491b      	ldr	r1, [pc, #108]	@ (80089d8 <HAL_RCC_OscConfig+0x76c>)
 800896a:	4313      	orrs	r3, r2
 800896c:	634b      	str	r3, [r1, #52]	@ 0x34

        /* Select PLL1 input reference frequency range: VCI */
        __HAL_RCC_PLL_VCIRANGE(RCC_OscInitStruct->PLL.PLLRGE) ;
 800896e:	4b1a      	ldr	r3, [pc, #104]	@ (80089d8 <HAL_RCC_OscConfig+0x76c>)
 8008970:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008972:	f023 020c 	bic.w	r2, r3, #12
 8008976:	687b      	ldr	r3, [r7, #4]
 8008978:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800897a:	4917      	ldr	r1, [pc, #92]	@ (80089d8 <HAL_RCC_OscConfig+0x76c>)
 800897c:	4313      	orrs	r3, r2
 800897e:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Select PLL1 output frequency range : VCO */
        __HAL_RCC_PLL_VCORANGE(RCC_OscInitStruct->PLL.PLLVCOSEL) ;
 8008980:	4b15      	ldr	r3, [pc, #84]	@ (80089d8 <HAL_RCC_OscConfig+0x76c>)
 8008982:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008984:	f023 0202 	bic.w	r2, r3, #2
 8008988:	687b      	ldr	r3, [r7, #4]
 800898a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800898c:	4912      	ldr	r1, [pc, #72]	@ (80089d8 <HAL_RCC_OscConfig+0x76c>)
 800898e:	4313      	orrs	r3, r2
 8008990:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Enable PLL System Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 8008992:	4b11      	ldr	r3, [pc, #68]	@ (80089d8 <HAL_RCC_OscConfig+0x76c>)
 8008994:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008996:	4a10      	ldr	r2, [pc, #64]	@ (80089d8 <HAL_RCC_OscConfig+0x76c>)
 8008998:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800899c:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1Q Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800899e:	4b0e      	ldr	r3, [pc, #56]	@ (80089d8 <HAL_RCC_OscConfig+0x76c>)
 80089a0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80089a2:	4a0d      	ldr	r2, [pc, #52]	@ (80089d8 <HAL_RCC_OscConfig+0x76c>)
 80089a4:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80089a8:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1R  Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR);
 80089aa:	4b0b      	ldr	r3, [pc, #44]	@ (80089d8 <HAL_RCC_OscConfig+0x76c>)
 80089ac:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80089ae:	4a0a      	ldr	r2, [pc, #40]	@ (80089d8 <HAL_RCC_OscConfig+0x76c>)
 80089b0:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80089b4:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1FRACN . */
        __HAL_RCC_PLLFRACN_ENABLE();
 80089b6:	4b08      	ldr	r3, [pc, #32]	@ (80089d8 <HAL_RCC_OscConfig+0x76c>)
 80089b8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80089ba:	4a07      	ldr	r2, [pc, #28]	@ (80089d8 <HAL_RCC_OscConfig+0x76c>)
 80089bc:	f043 0301 	orr.w	r3, r3, #1
 80089c0:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80089c2:	4b05      	ldr	r3, [pc, #20]	@ (80089d8 <HAL_RCC_OscConfig+0x76c>)
 80089c4:	681b      	ldr	r3, [r3, #0]
 80089c6:	4a04      	ldr	r2, [pc, #16]	@ (80089d8 <HAL_RCC_OscConfig+0x76c>)
 80089c8:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80089cc:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80089ce:	f7fa fad7 	bl	8002f80 <HAL_GetTick>
 80089d2:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 80089d4:	e011      	b.n	80089fa <HAL_RCC_OscConfig+0x78e>
 80089d6:	bf00      	nop
 80089d8:	58024400 	.word	0x58024400
 80089dc:	58024800 	.word	0x58024800
 80089e0:	fffffc0c 	.word	0xfffffc0c
 80089e4:	ffff0007 	.word	0xffff0007
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80089e8:	f7fa faca 	bl	8002f80 <HAL_GetTick>
 80089ec:	4602      	mov	r2, r0
 80089ee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80089f0:	1ad3      	subs	r3, r2, r3
 80089f2:	2b02      	cmp	r3, #2
 80089f4:	d901      	bls.n	80089fa <HAL_RCC_OscConfig+0x78e>
          {
            return HAL_TIMEOUT;
 80089f6:	2303      	movs	r3, #3
 80089f8:	e08a      	b.n	8008b10 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 80089fa:	4b47      	ldr	r3, [pc, #284]	@ (8008b18 <HAL_RCC_OscConfig+0x8ac>)
 80089fc:	681b      	ldr	r3, [r3, #0]
 80089fe:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8008a02:	2b00      	cmp	r3, #0
 8008a04:	d0f0      	beq.n	80089e8 <HAL_RCC_OscConfig+0x77c>
 8008a06:	e082      	b.n	8008b0e <HAL_RCC_OscConfig+0x8a2>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8008a08:	4b43      	ldr	r3, [pc, #268]	@ (8008b18 <HAL_RCC_OscConfig+0x8ac>)
 8008a0a:	681b      	ldr	r3, [r3, #0]
 8008a0c:	4a42      	ldr	r2, [pc, #264]	@ (8008b18 <HAL_RCC_OscConfig+0x8ac>)
 8008a0e:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8008a12:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008a14:	f7fa fab4 	bl	8002f80 <HAL_GetTick>
 8008a18:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8008a1a:	e008      	b.n	8008a2e <HAL_RCC_OscConfig+0x7c2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8008a1c:	f7fa fab0 	bl	8002f80 <HAL_GetTick>
 8008a20:	4602      	mov	r2, r0
 8008a22:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008a24:	1ad3      	subs	r3, r2, r3
 8008a26:	2b02      	cmp	r3, #2
 8008a28:	d901      	bls.n	8008a2e <HAL_RCC_OscConfig+0x7c2>
          {
            return HAL_TIMEOUT;
 8008a2a:	2303      	movs	r3, #3
 8008a2c:	e070      	b.n	8008b10 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8008a2e:	4b3a      	ldr	r3, [pc, #232]	@ (8008b18 <HAL_RCC_OscConfig+0x8ac>)
 8008a30:	681b      	ldr	r3, [r3, #0]
 8008a32:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8008a36:	2b00      	cmp	r3, #0
 8008a38:	d1f0      	bne.n	8008a1c <HAL_RCC_OscConfig+0x7b0>
 8008a3a:	e068      	b.n	8008b0e <HAL_RCC_OscConfig+0x8a2>
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp1_pllckcfg = RCC->PLLCKSELR;
 8008a3c:	4b36      	ldr	r3, [pc, #216]	@ (8008b18 <HAL_RCC_OscConfig+0x8ac>)
 8008a3e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008a40:	613b      	str	r3, [r7, #16]
      temp2_pllckcfg = RCC->PLL1DIVR;
 8008a42:	4b35      	ldr	r3, [pc, #212]	@ (8008b18 <HAL_RCC_OscConfig+0x8ac>)
 8008a44:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008a46:	60fb      	str	r3, [r7, #12]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8008a48:	687b      	ldr	r3, [r7, #4]
 8008a4a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008a4c:	2b01      	cmp	r3, #1
 8008a4e:	d031      	beq.n	8008ab4 <HAL_RCC_OscConfig+0x848>
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8008a50:	693b      	ldr	r3, [r7, #16]
 8008a52:	f003 0203 	and.w	r2, r3, #3
 8008a56:	687b      	ldr	r3, [r7, #4]
 8008a58:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8008a5a:	429a      	cmp	r2, r3
 8008a5c:	d12a      	bne.n	8008ab4 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 8008a5e:	693b      	ldr	r3, [r7, #16]
 8008a60:	091b      	lsrs	r3, r3, #4
 8008a62:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8008a66:	687b      	ldr	r3, [r7, #4]
 8008a68:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8008a6a:	429a      	cmp	r2, r3
 8008a6c:	d122      	bne.n	8008ab4 <HAL_RCC_OscConfig+0x848>
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8008a6e:	68fb      	ldr	r3, [r7, #12]
 8008a70:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8008a74:	687b      	ldr	r3, [r7, #4]
 8008a76:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008a78:	3b01      	subs	r3, #1
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 8008a7a:	429a      	cmp	r2, r3
 8008a7c:	d11a      	bne.n	8008ab4 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8008a7e:	68fb      	ldr	r3, [r7, #12]
 8008a80:	0a5b      	lsrs	r3, r3, #9
 8008a82:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8008a86:	687b      	ldr	r3, [r7, #4]
 8008a88:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8008a8a:	3b01      	subs	r3, #1
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8008a8c:	429a      	cmp	r2, r3
 8008a8e:	d111      	bne.n	8008ab4 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8008a90:	68fb      	ldr	r3, [r7, #12]
 8008a92:	0c1b      	lsrs	r3, r3, #16
 8008a94:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8008a98:	687b      	ldr	r3, [r7, #4]
 8008a9a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008a9c:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8008a9e:	429a      	cmp	r2, r3
 8008aa0:	d108      	bne.n	8008ab4 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_R1) >> RCC_PLL1DIVR_R1_Pos) != (RCC_OscInitStruct->PLL.PLLR - 1U)))
 8008aa2:	68fb      	ldr	r3, [r7, #12]
 8008aa4:	0e1b      	lsrs	r3, r3, #24
 8008aa6:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8008aaa:	687b      	ldr	r3, [r7, #4]
 8008aac:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008aae:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8008ab0:	429a      	cmp	r2, r3
 8008ab2:	d001      	beq.n	8008ab8 <HAL_RCC_OscConfig+0x84c>
      {
        return HAL_ERROR;
 8008ab4:	2301      	movs	r3, #1
 8008ab6:	e02b      	b.n	8008b10 <HAL_RCC_OscConfig+0x8a4>
      }
      else
      {
        /* Check if only fractional part needs to be updated  */
        temp1_pllckcfg = ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> RCC_PLL1FRACR_FRACN1_Pos);
 8008ab8:	4b17      	ldr	r3, [pc, #92]	@ (8008b18 <HAL_RCC_OscConfig+0x8ac>)
 8008aba:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8008abc:	08db      	lsrs	r3, r3, #3
 8008abe:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8008ac2:	613b      	str	r3, [r7, #16]
        if (RCC_OscInitStruct->PLL.PLLFRACN != temp1_pllckcfg)
 8008ac4:	687b      	ldr	r3, [r7, #4]
 8008ac6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8008ac8:	693a      	ldr	r2, [r7, #16]
 8008aca:	429a      	cmp	r2, r3
 8008acc:	d01f      	beq.n	8008b0e <HAL_RCC_OscConfig+0x8a2>
        {
          assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));
          /* Disable PLL1FRACEN */
          __HAL_RCC_PLLFRACN_DISABLE();
 8008ace:	4b12      	ldr	r3, [pc, #72]	@ (8008b18 <HAL_RCC_OscConfig+0x8ac>)
 8008ad0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008ad2:	4a11      	ldr	r2, [pc, #68]	@ (8008b18 <HAL_RCC_OscConfig+0x8ac>)
 8008ad4:	f023 0301 	bic.w	r3, r3, #1
 8008ad8:	62d3      	str	r3, [r2, #44]	@ 0x2c
          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8008ada:	f7fa fa51 	bl	8002f80 <HAL_GetTick>
 8008ade:	6278      	str	r0, [r7, #36]	@ 0x24
          /* Wait at least 2 CK_REF (PLL input source divided by M) period to make sure next latched value will be taken into account. */
          while ((HAL_GetTick() - tickstart) < PLL_FRAC_TIMEOUT_VALUE)
 8008ae0:	bf00      	nop
 8008ae2:	f7fa fa4d 	bl	8002f80 <HAL_GetTick>
 8008ae6:	4602      	mov	r2, r0
 8008ae8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008aea:	4293      	cmp	r3, r2
 8008aec:	d0f9      	beq.n	8008ae2 <HAL_RCC_OscConfig+0x876>
          {
          }
          /* Configure PLL1 PLL1FRACN */
          __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 8008aee:	4b0a      	ldr	r3, [pc, #40]	@ (8008b18 <HAL_RCC_OscConfig+0x8ac>)
 8008af0:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8008af2:	4b0a      	ldr	r3, [pc, #40]	@ (8008b1c <HAL_RCC_OscConfig+0x8b0>)
 8008af4:	4013      	ands	r3, r2
 8008af6:	687a      	ldr	r2, [r7, #4]
 8008af8:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8008afa:	00d2      	lsls	r2, r2, #3
 8008afc:	4906      	ldr	r1, [pc, #24]	@ (8008b18 <HAL_RCC_OscConfig+0x8ac>)
 8008afe:	4313      	orrs	r3, r2
 8008b00:	634b      	str	r3, [r1, #52]	@ 0x34
          /* Enable PLL1FRACEN to latch new value. */
          __HAL_RCC_PLLFRACN_ENABLE();
 8008b02:	4b05      	ldr	r3, [pc, #20]	@ (8008b18 <HAL_RCC_OscConfig+0x8ac>)
 8008b04:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008b06:	4a04      	ldr	r2, [pc, #16]	@ (8008b18 <HAL_RCC_OscConfig+0x8ac>)
 8008b08:	f043 0301 	orr.w	r3, r3, #1
 8008b0c:	62d3      	str	r3, [r2, #44]	@ 0x2c
        }
      }
    }
  }
  return HAL_OK;
 8008b0e:	2300      	movs	r3, #0
}
 8008b10:	4618      	mov	r0, r3
 8008b12:	3730      	adds	r7, #48	@ 0x30
 8008b14:	46bd      	mov	sp, r7
 8008b16:	bd80      	pop	{r7, pc}
 8008b18:	58024400 	.word	0x58024400
 8008b1c:	ffff0007 	.word	0xffff0007

08008b20 <HAL_RCC_ClockConfig>:
  *         D1CPRE[3:0] bits to ensure that  Domain1 core clock not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8008b20:	b580      	push	{r7, lr}
 8008b22:	b086      	sub	sp, #24
 8008b24:	af00      	add	r7, sp, #0
 8008b26:	6078      	str	r0, [r7, #4]
 8008b28:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef halstatus;
  uint32_t tickstart;
  uint32_t common_system_clock;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8008b2a:	687b      	ldr	r3, [r7, #4]
 8008b2c:	2b00      	cmp	r3, #0
 8008b2e:	d101      	bne.n	8008b34 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8008b30:	2301      	movs	r3, #1
 8008b32:	e19c      	b.n	8008e6e <HAL_RCC_ClockConfig+0x34e>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8008b34:	4b8a      	ldr	r3, [pc, #552]	@ (8008d60 <HAL_RCC_ClockConfig+0x240>)
 8008b36:	681b      	ldr	r3, [r3, #0]
 8008b38:	f003 030f 	and.w	r3, r3, #15
 8008b3c:	683a      	ldr	r2, [r7, #0]
 8008b3e:	429a      	cmp	r2, r3
 8008b40:	d910      	bls.n	8008b64 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8008b42:	4b87      	ldr	r3, [pc, #540]	@ (8008d60 <HAL_RCC_ClockConfig+0x240>)
 8008b44:	681b      	ldr	r3, [r3, #0]
 8008b46:	f023 020f 	bic.w	r2, r3, #15
 8008b4a:	4985      	ldr	r1, [pc, #532]	@ (8008d60 <HAL_RCC_ClockConfig+0x240>)
 8008b4c:	683b      	ldr	r3, [r7, #0]
 8008b4e:	4313      	orrs	r3, r2
 8008b50:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8008b52:	4b83      	ldr	r3, [pc, #524]	@ (8008d60 <HAL_RCC_ClockConfig+0x240>)
 8008b54:	681b      	ldr	r3, [r3, #0]
 8008b56:	f003 030f 	and.w	r3, r3, #15
 8008b5a:	683a      	ldr	r2, [r7, #0]
 8008b5c:	429a      	cmp	r2, r3
 8008b5e:	d001      	beq.n	8008b64 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8008b60:	2301      	movs	r3, #1
 8008b62:	e184      	b.n	8008e6e <HAL_RCC_ClockConfig+0x34e>

  }

  /* Increasing the BUS frequency divider */
  /*-------------------------- D1PCLK1/CDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8008b64:	687b      	ldr	r3, [r7, #4]
 8008b66:	681b      	ldr	r3, [r3, #0]
 8008b68:	f003 0304 	and.w	r3, r3, #4
 8008b6c:	2b00      	cmp	r3, #0
 8008b6e:	d010      	beq.n	8008b92 <HAL_RCC_ClockConfig+0x72>
  {
#if defined (RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 8008b70:	687b      	ldr	r3, [r7, #4]
 8008b72:	691a      	ldr	r2, [r3, #16]
 8008b74:	4b7b      	ldr	r3, [pc, #492]	@ (8008d64 <HAL_RCC_ClockConfig+0x244>)
 8008b76:	699b      	ldr	r3, [r3, #24]
 8008b78:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8008b7c:	429a      	cmp	r2, r3
 8008b7e:	d908      	bls.n	8008b92 <HAL_RCC_ClockConfig+0x72>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8008b80:	4b78      	ldr	r3, [pc, #480]	@ (8008d64 <HAL_RCC_ClockConfig+0x244>)
 8008b82:	699b      	ldr	r3, [r3, #24]
 8008b84:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8008b88:	687b      	ldr	r3, [r7, #4]
 8008b8a:	691b      	ldr	r3, [r3, #16]
 8008b8c:	4975      	ldr	r1, [pc, #468]	@ (8008d64 <HAL_RCC_ClockConfig+0x244>)
 8008b8e:	4313      	orrs	r3, r2
 8008b90:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8008b92:	687b      	ldr	r3, [r7, #4]
 8008b94:	681b      	ldr	r3, [r3, #0]
 8008b96:	f003 0308 	and.w	r3, r3, #8
 8008b9a:	2b00      	cmp	r3, #0
 8008b9c:	d010      	beq.n	8008bc0 <HAL_RCC_ClockConfig+0xa0>
  {
#if defined (RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 8008b9e:	687b      	ldr	r3, [r7, #4]
 8008ba0:	695a      	ldr	r2, [r3, #20]
 8008ba2:	4b70      	ldr	r3, [pc, #448]	@ (8008d64 <HAL_RCC_ClockConfig+0x244>)
 8008ba4:	69db      	ldr	r3, [r3, #28]
 8008ba6:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8008baa:	429a      	cmp	r2, r3
 8008bac:	d908      	bls.n	8008bc0 <HAL_RCC_ClockConfig+0xa0>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 8008bae:	4b6d      	ldr	r3, [pc, #436]	@ (8008d64 <HAL_RCC_ClockConfig+0x244>)
 8008bb0:	69db      	ldr	r3, [r3, #28]
 8008bb2:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8008bb6:	687b      	ldr	r3, [r7, #4]
 8008bb8:	695b      	ldr	r3, [r3, #20]
 8008bba:	496a      	ldr	r1, [pc, #424]	@ (8008d64 <HAL_RCC_ClockConfig+0x244>)
 8008bbc:	4313      	orrs	r3, r2
 8008bbe:	61cb      	str	r3, [r1, #28]
      MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
    }
#endif
  }
  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8008bc0:	687b      	ldr	r3, [r7, #4]
 8008bc2:	681b      	ldr	r3, [r3, #0]
 8008bc4:	f003 0310 	and.w	r3, r3, #16
 8008bc8:	2b00      	cmp	r3, #0
 8008bca:	d010      	beq.n	8008bee <HAL_RCC_ClockConfig+0xce>
  {
#if defined(RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 8008bcc:	687b      	ldr	r3, [r7, #4]
 8008bce:	699a      	ldr	r2, [r3, #24]
 8008bd0:	4b64      	ldr	r3, [pc, #400]	@ (8008d64 <HAL_RCC_ClockConfig+0x244>)
 8008bd2:	69db      	ldr	r3, [r3, #28]
 8008bd4:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8008bd8:	429a      	cmp	r2, r3
 8008bda:	d908      	bls.n	8008bee <HAL_RCC_ClockConfig+0xce>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8008bdc:	4b61      	ldr	r3, [pc, #388]	@ (8008d64 <HAL_RCC_ClockConfig+0x244>)
 8008bde:	69db      	ldr	r3, [r3, #28]
 8008be0:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8008be4:	687b      	ldr	r3, [r7, #4]
 8008be6:	699b      	ldr	r3, [r3, #24]
 8008be8:	495e      	ldr	r1, [pc, #376]	@ (8008d64 <HAL_RCC_ClockConfig+0x244>)
 8008bea:	4313      	orrs	r3, r2
 8008bec:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 8008bee:	687b      	ldr	r3, [r7, #4]
 8008bf0:	681b      	ldr	r3, [r3, #0]
 8008bf2:	f003 0320 	and.w	r3, r3, #32
 8008bf6:	2b00      	cmp	r3, #0
 8008bf8:	d010      	beq.n	8008c1c <HAL_RCC_ClockConfig+0xfc>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) > (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 8008bfa:	687b      	ldr	r3, [r7, #4]
 8008bfc:	69da      	ldr	r2, [r3, #28]
 8008bfe:	4b59      	ldr	r3, [pc, #356]	@ (8008d64 <HAL_RCC_ClockConfig+0x244>)
 8008c00:	6a1b      	ldr	r3, [r3, #32]
 8008c02:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8008c06:	429a      	cmp	r2, r3
 8008c08:	d908      	bls.n	8008c1c <HAL_RCC_ClockConfig+0xfc>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 8008c0a:	4b56      	ldr	r3, [pc, #344]	@ (8008d64 <HAL_RCC_ClockConfig+0x244>)
 8008c0c:	6a1b      	ldr	r3, [r3, #32]
 8008c0e:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8008c12:	687b      	ldr	r3, [r7, #4]
 8008c14:	69db      	ldr	r3, [r3, #28]
 8008c16:	4953      	ldr	r1, [pc, #332]	@ (8008d64 <HAL_RCC_ClockConfig+0x244>)
 8008c18:	4313      	orrs	r3, r2
 8008c1a:	620b      	str	r3, [r1, #32]
    }
#endif
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8008c1c:	687b      	ldr	r3, [r7, #4]
 8008c1e:	681b      	ldr	r3, [r3, #0]
 8008c20:	f003 0302 	and.w	r3, r3, #2
 8008c24:	2b00      	cmp	r3, #0
 8008c26:	d010      	beq.n	8008c4a <HAL_RCC_ClockConfig+0x12a>
  {
#if defined (RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 8008c28:	687b      	ldr	r3, [r7, #4]
 8008c2a:	68da      	ldr	r2, [r3, #12]
 8008c2c:	4b4d      	ldr	r3, [pc, #308]	@ (8008d64 <HAL_RCC_ClockConfig+0x244>)
 8008c2e:	699b      	ldr	r3, [r3, #24]
 8008c30:	f003 030f 	and.w	r3, r3, #15
 8008c34:	429a      	cmp	r2, r3
 8008c36:	d908      	bls.n	8008c4a <HAL_RCC_ClockConfig+0x12a>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8008c38:	4b4a      	ldr	r3, [pc, #296]	@ (8008d64 <HAL_RCC_ClockConfig+0x244>)
 8008c3a:	699b      	ldr	r3, [r3, #24]
 8008c3c:	f023 020f 	bic.w	r2, r3, #15
 8008c40:	687b      	ldr	r3, [r7, #4]
 8008c42:	68db      	ldr	r3, [r3, #12]
 8008c44:	4947      	ldr	r1, [pc, #284]	@ (8008d64 <HAL_RCC_ClockConfig+0x244>)
 8008c46:	4313      	orrs	r3, r2
 8008c48:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*------------------------- SYSCLK Configuration -------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8008c4a:	687b      	ldr	r3, [r7, #4]
 8008c4c:	681b      	ldr	r3, [r3, #0]
 8008c4e:	f003 0301 	and.w	r3, r3, #1
 8008c52:	2b00      	cmp	r3, #0
 8008c54:	d055      	beq.n	8008d02 <HAL_RCC_ClockConfig+0x1e2>
  {
    assert_param(IS_RCC_SYSCLK(RCC_ClkInitStruct->SYSCLKDivider));
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
#if defined(RCC_D1CFGR_D1CPRE)
    MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1CPRE, RCC_ClkInitStruct->SYSCLKDivider);
 8008c56:	4b43      	ldr	r3, [pc, #268]	@ (8008d64 <HAL_RCC_ClockConfig+0x244>)
 8008c58:	699b      	ldr	r3, [r3, #24]
 8008c5a:	f423 6270 	bic.w	r2, r3, #3840	@ 0xf00
 8008c5e:	687b      	ldr	r3, [r7, #4]
 8008c60:	689b      	ldr	r3, [r3, #8]
 8008c62:	4940      	ldr	r1, [pc, #256]	@ (8008d64 <HAL_RCC_ClockConfig+0x244>)
 8008c64:	4313      	orrs	r3, r2
 8008c66:	618b      	str	r3, [r1, #24]
#else
    MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_CDCPRE, RCC_ClkInitStruct->SYSCLKDivider);
#endif
    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8008c68:	687b      	ldr	r3, [r7, #4]
 8008c6a:	685b      	ldr	r3, [r3, #4]
 8008c6c:	2b02      	cmp	r3, #2
 8008c6e:	d107      	bne.n	8008c80 <HAL_RCC_ClockConfig+0x160>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8008c70:	4b3c      	ldr	r3, [pc, #240]	@ (8008d64 <HAL_RCC_ClockConfig+0x244>)
 8008c72:	681b      	ldr	r3, [r3, #0]
 8008c74:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8008c78:	2b00      	cmp	r3, #0
 8008c7a:	d121      	bne.n	8008cc0 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8008c7c:	2301      	movs	r3, #1
 8008c7e:	e0f6      	b.n	8008e6e <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8008c80:	687b      	ldr	r3, [r7, #4]
 8008c82:	685b      	ldr	r3, [r3, #4]
 8008c84:	2b03      	cmp	r3, #3
 8008c86:	d107      	bne.n	8008c98 <HAL_RCC_ClockConfig+0x178>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8008c88:	4b36      	ldr	r3, [pc, #216]	@ (8008d64 <HAL_RCC_ClockConfig+0x244>)
 8008c8a:	681b      	ldr	r3, [r3, #0]
 8008c8c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8008c90:	2b00      	cmp	r3, #0
 8008c92:	d115      	bne.n	8008cc0 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8008c94:	2301      	movs	r3, #1
 8008c96:	e0ea      	b.n	8008e6e <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* CSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 8008c98:	687b      	ldr	r3, [r7, #4]
 8008c9a:	685b      	ldr	r3, [r3, #4]
 8008c9c:	2b01      	cmp	r3, #1
 8008c9e:	d107      	bne.n	8008cb0 <HAL_RCC_ClockConfig+0x190>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8008ca0:	4b30      	ldr	r3, [pc, #192]	@ (8008d64 <HAL_RCC_ClockConfig+0x244>)
 8008ca2:	681b      	ldr	r3, [r3, #0]
 8008ca4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008ca8:	2b00      	cmp	r3, #0
 8008caa:	d109      	bne.n	8008cc0 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8008cac:	2301      	movs	r3, #1
 8008cae:	e0de      	b.n	8008e6e <HAL_RCC_ClockConfig+0x34e>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8008cb0:	4b2c      	ldr	r3, [pc, #176]	@ (8008d64 <HAL_RCC_ClockConfig+0x244>)
 8008cb2:	681b      	ldr	r3, [r3, #0]
 8008cb4:	f003 0304 	and.w	r3, r3, #4
 8008cb8:	2b00      	cmp	r3, #0
 8008cba:	d101      	bne.n	8008cc0 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8008cbc:	2301      	movs	r3, #1
 8008cbe:	e0d6      	b.n	8008e6e <HAL_RCC_ClockConfig+0x34e>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8008cc0:	4b28      	ldr	r3, [pc, #160]	@ (8008d64 <HAL_RCC_ClockConfig+0x244>)
 8008cc2:	691b      	ldr	r3, [r3, #16]
 8008cc4:	f023 0207 	bic.w	r2, r3, #7
 8008cc8:	687b      	ldr	r3, [r7, #4]
 8008cca:	685b      	ldr	r3, [r3, #4]
 8008ccc:	4925      	ldr	r1, [pc, #148]	@ (8008d64 <HAL_RCC_ClockConfig+0x244>)
 8008cce:	4313      	orrs	r3, r2
 8008cd0:	610b      	str	r3, [r1, #16]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8008cd2:	f7fa f955 	bl	8002f80 <HAL_GetTick>
 8008cd6:	6178      	str	r0, [r7, #20]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8008cd8:	e00a      	b.n	8008cf0 <HAL_RCC_ClockConfig+0x1d0>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8008cda:	f7fa f951 	bl	8002f80 <HAL_GetTick>
 8008cde:	4602      	mov	r2, r0
 8008ce0:	697b      	ldr	r3, [r7, #20]
 8008ce2:	1ad3      	subs	r3, r2, r3
 8008ce4:	f241 3288 	movw	r2, #5000	@ 0x1388
 8008ce8:	4293      	cmp	r3, r2
 8008cea:	d901      	bls.n	8008cf0 <HAL_RCC_ClockConfig+0x1d0>
      {
        return HAL_TIMEOUT;
 8008cec:	2303      	movs	r3, #3
 8008cee:	e0be      	b.n	8008e6e <HAL_RCC_ClockConfig+0x34e>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8008cf0:	4b1c      	ldr	r3, [pc, #112]	@ (8008d64 <HAL_RCC_ClockConfig+0x244>)
 8008cf2:	691b      	ldr	r3, [r3, #16]
 8008cf4:	f003 0238 	and.w	r2, r3, #56	@ 0x38
 8008cf8:	687b      	ldr	r3, [r7, #4]
 8008cfa:	685b      	ldr	r3, [r3, #4]
 8008cfc:	00db      	lsls	r3, r3, #3
 8008cfe:	429a      	cmp	r2, r3
 8008d00:	d1eb      	bne.n	8008cda <HAL_RCC_ClockConfig+0x1ba>

  }

  /* Decreasing the BUS frequency divider */
  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8008d02:	687b      	ldr	r3, [r7, #4]
 8008d04:	681b      	ldr	r3, [r3, #0]
 8008d06:	f003 0302 	and.w	r3, r3, #2
 8008d0a:	2b00      	cmp	r3, #0
 8008d0c:	d010      	beq.n	8008d30 <HAL_RCC_ClockConfig+0x210>
  {
#if defined(RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 8008d0e:	687b      	ldr	r3, [r7, #4]
 8008d10:	68da      	ldr	r2, [r3, #12]
 8008d12:	4b14      	ldr	r3, [pc, #80]	@ (8008d64 <HAL_RCC_ClockConfig+0x244>)
 8008d14:	699b      	ldr	r3, [r3, #24]
 8008d16:	f003 030f 	and.w	r3, r3, #15
 8008d1a:	429a      	cmp	r2, r3
 8008d1c:	d208      	bcs.n	8008d30 <HAL_RCC_ClockConfig+0x210>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8008d1e:	4b11      	ldr	r3, [pc, #68]	@ (8008d64 <HAL_RCC_ClockConfig+0x244>)
 8008d20:	699b      	ldr	r3, [r3, #24]
 8008d22:	f023 020f 	bic.w	r2, r3, #15
 8008d26:	687b      	ldr	r3, [r7, #4]
 8008d28:	68db      	ldr	r3, [r3, #12]
 8008d2a:	490e      	ldr	r1, [pc, #56]	@ (8008d64 <HAL_RCC_ClockConfig+0x244>)
 8008d2c:	4313      	orrs	r3, r2
 8008d2e:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8008d30:	4b0b      	ldr	r3, [pc, #44]	@ (8008d60 <HAL_RCC_ClockConfig+0x240>)
 8008d32:	681b      	ldr	r3, [r3, #0]
 8008d34:	f003 030f 	and.w	r3, r3, #15
 8008d38:	683a      	ldr	r2, [r7, #0]
 8008d3a:	429a      	cmp	r2, r3
 8008d3c:	d214      	bcs.n	8008d68 <HAL_RCC_ClockConfig+0x248>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8008d3e:	4b08      	ldr	r3, [pc, #32]	@ (8008d60 <HAL_RCC_ClockConfig+0x240>)
 8008d40:	681b      	ldr	r3, [r3, #0]
 8008d42:	f023 020f 	bic.w	r2, r3, #15
 8008d46:	4906      	ldr	r1, [pc, #24]	@ (8008d60 <HAL_RCC_ClockConfig+0x240>)
 8008d48:	683b      	ldr	r3, [r7, #0]
 8008d4a:	4313      	orrs	r3, r2
 8008d4c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8008d4e:	4b04      	ldr	r3, [pc, #16]	@ (8008d60 <HAL_RCC_ClockConfig+0x240>)
 8008d50:	681b      	ldr	r3, [r3, #0]
 8008d52:	f003 030f 	and.w	r3, r3, #15
 8008d56:	683a      	ldr	r2, [r7, #0]
 8008d58:	429a      	cmp	r2, r3
 8008d5a:	d005      	beq.n	8008d68 <HAL_RCC_ClockConfig+0x248>
    {
      return HAL_ERROR;
 8008d5c:	2301      	movs	r3, #1
 8008d5e:	e086      	b.n	8008e6e <HAL_RCC_ClockConfig+0x34e>
 8008d60:	52002000 	.word	0x52002000
 8008d64:	58024400 	.word	0x58024400
    }
  }

  /*-------------------------- D1PCLK1/CDPCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8008d68:	687b      	ldr	r3, [r7, #4]
 8008d6a:	681b      	ldr	r3, [r3, #0]
 8008d6c:	f003 0304 	and.w	r3, r3, #4
 8008d70:	2b00      	cmp	r3, #0
 8008d72:	d010      	beq.n	8008d96 <HAL_RCC_ClockConfig+0x276>
  {
#if defined(RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 8008d74:	687b      	ldr	r3, [r7, #4]
 8008d76:	691a      	ldr	r2, [r3, #16]
 8008d78:	4b3f      	ldr	r3, [pc, #252]	@ (8008e78 <HAL_RCC_ClockConfig+0x358>)
 8008d7a:	699b      	ldr	r3, [r3, #24]
 8008d7c:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8008d80:	429a      	cmp	r2, r3
 8008d82:	d208      	bcs.n	8008d96 <HAL_RCC_ClockConfig+0x276>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8008d84:	4b3c      	ldr	r3, [pc, #240]	@ (8008e78 <HAL_RCC_ClockConfig+0x358>)
 8008d86:	699b      	ldr	r3, [r3, #24]
 8008d88:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8008d8c:	687b      	ldr	r3, [r7, #4]
 8008d8e:	691b      	ldr	r3, [r3, #16]
 8008d90:	4939      	ldr	r1, [pc, #228]	@ (8008e78 <HAL_RCC_ClockConfig+0x358>)
 8008d92:	4313      	orrs	r3, r2
 8008d94:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8008d96:	687b      	ldr	r3, [r7, #4]
 8008d98:	681b      	ldr	r3, [r3, #0]
 8008d9a:	f003 0308 	and.w	r3, r3, #8
 8008d9e:	2b00      	cmp	r3, #0
 8008da0:	d010      	beq.n	8008dc4 <HAL_RCC_ClockConfig+0x2a4>
  {
#if defined(RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 8008da2:	687b      	ldr	r3, [r7, #4]
 8008da4:	695a      	ldr	r2, [r3, #20]
 8008da6:	4b34      	ldr	r3, [pc, #208]	@ (8008e78 <HAL_RCC_ClockConfig+0x358>)
 8008da8:	69db      	ldr	r3, [r3, #28]
 8008daa:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8008dae:	429a      	cmp	r2, r3
 8008db0:	d208      	bcs.n	8008dc4 <HAL_RCC_ClockConfig+0x2a4>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 8008db2:	4b31      	ldr	r3, [pc, #196]	@ (8008e78 <HAL_RCC_ClockConfig+0x358>)
 8008db4:	69db      	ldr	r3, [r3, #28]
 8008db6:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8008dba:	687b      	ldr	r3, [r7, #4]
 8008dbc:	695b      	ldr	r3, [r3, #20]
 8008dbe:	492e      	ldr	r1, [pc, #184]	@ (8008e78 <HAL_RCC_ClockConfig+0x358>)
 8008dc0:	4313      	orrs	r3, r2
 8008dc2:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8008dc4:	687b      	ldr	r3, [r7, #4]
 8008dc6:	681b      	ldr	r3, [r3, #0]
 8008dc8:	f003 0310 	and.w	r3, r3, #16
 8008dcc:	2b00      	cmp	r3, #0
 8008dce:	d010      	beq.n	8008df2 <HAL_RCC_ClockConfig+0x2d2>
  {
#if defined (RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 8008dd0:	687b      	ldr	r3, [r7, #4]
 8008dd2:	699a      	ldr	r2, [r3, #24]
 8008dd4:	4b28      	ldr	r3, [pc, #160]	@ (8008e78 <HAL_RCC_ClockConfig+0x358>)
 8008dd6:	69db      	ldr	r3, [r3, #28]
 8008dd8:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8008ddc:	429a      	cmp	r2, r3
 8008dde:	d208      	bcs.n	8008df2 <HAL_RCC_ClockConfig+0x2d2>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8008de0:	4b25      	ldr	r3, [pc, #148]	@ (8008e78 <HAL_RCC_ClockConfig+0x358>)
 8008de2:	69db      	ldr	r3, [r3, #28]
 8008de4:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8008de8:	687b      	ldr	r3, [r7, #4]
 8008dea:	699b      	ldr	r3, [r3, #24]
 8008dec:	4922      	ldr	r1, [pc, #136]	@ (8008e78 <HAL_RCC_ClockConfig+0x358>)
 8008dee:	4313      	orrs	r3, r2
 8008df0:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1/SRDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 8008df2:	687b      	ldr	r3, [r7, #4]
 8008df4:	681b      	ldr	r3, [r3, #0]
 8008df6:	f003 0320 	and.w	r3, r3, #32
 8008dfa:	2b00      	cmp	r3, #0
 8008dfc:	d010      	beq.n	8008e20 <HAL_RCC_ClockConfig+0x300>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) < (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 8008dfe:	687b      	ldr	r3, [r7, #4]
 8008e00:	69da      	ldr	r2, [r3, #28]
 8008e02:	4b1d      	ldr	r3, [pc, #116]	@ (8008e78 <HAL_RCC_ClockConfig+0x358>)
 8008e04:	6a1b      	ldr	r3, [r3, #32]
 8008e06:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8008e0a:	429a      	cmp	r2, r3
 8008e0c:	d208      	bcs.n	8008e20 <HAL_RCC_ClockConfig+0x300>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 8008e0e:	4b1a      	ldr	r3, [pc, #104]	@ (8008e78 <HAL_RCC_ClockConfig+0x358>)
 8008e10:	6a1b      	ldr	r3, [r3, #32]
 8008e12:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8008e16:	687b      	ldr	r3, [r7, #4]
 8008e18:	69db      	ldr	r3, [r3, #28]
 8008e1a:	4917      	ldr	r1, [pc, #92]	@ (8008e78 <HAL_RCC_ClockConfig+0x358>)
 8008e1c:	4313      	orrs	r3, r2
 8008e1e:	620b      	str	r3, [r1, #32]
#endif
  }

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8008e20:	f000 f834 	bl	8008e8c <HAL_RCC_GetSysClockFreq>
 8008e24:	4602      	mov	r2, r0
 8008e26:	4b14      	ldr	r3, [pc, #80]	@ (8008e78 <HAL_RCC_ClockConfig+0x358>)
 8008e28:	699b      	ldr	r3, [r3, #24]
 8008e2a:	0a1b      	lsrs	r3, r3, #8
 8008e2c:	f003 030f 	and.w	r3, r3, #15
 8008e30:	4912      	ldr	r1, [pc, #72]	@ (8008e7c <HAL_RCC_ClockConfig+0x35c>)
 8008e32:	5ccb      	ldrb	r3, [r1, r3]
 8008e34:	f003 031f 	and.w	r3, r3, #31
 8008e38:	fa22 f303 	lsr.w	r3, r2, r3
 8008e3c:	613b      	str	r3, [r7, #16]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8008e3e:	4b0e      	ldr	r3, [pc, #56]	@ (8008e78 <HAL_RCC_ClockConfig+0x358>)
 8008e40:	699b      	ldr	r3, [r3, #24]
 8008e42:	f003 030f 	and.w	r3, r3, #15
 8008e46:	4a0d      	ldr	r2, [pc, #52]	@ (8008e7c <HAL_RCC_ClockConfig+0x35c>)
 8008e48:	5cd3      	ldrb	r3, [r2, r3]
 8008e4a:	f003 031f 	and.w	r3, r3, #31
 8008e4e:	693a      	ldr	r2, [r7, #16]
 8008e50:	fa22 f303 	lsr.w	r3, r2, r3
 8008e54:	4a0a      	ldr	r2, [pc, #40]	@ (8008e80 <HAL_RCC_ClockConfig+0x360>)
 8008e56:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8008e58:	4a0a      	ldr	r2, [pc, #40]	@ (8008e84 <HAL_RCC_ClockConfig+0x364>)
 8008e5a:	693b      	ldr	r3, [r7, #16]
 8008e5c:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Configure the source of time base considering new system clocks settings*/
  halstatus = HAL_InitTick(uwTickPrio);
 8008e5e:	4b0a      	ldr	r3, [pc, #40]	@ (8008e88 <HAL_RCC_ClockConfig+0x368>)
 8008e60:	681b      	ldr	r3, [r3, #0]
 8008e62:	4618      	mov	r0, r3
 8008e64:	f7fa f842 	bl	8002eec <HAL_InitTick>
 8008e68:	4603      	mov	r3, r0
 8008e6a:	73fb      	strb	r3, [r7, #15]

  return halstatus;
 8008e6c:	7bfb      	ldrb	r3, [r7, #15]
}
 8008e6e:	4618      	mov	r0, r3
 8008e70:	3718      	adds	r7, #24
 8008e72:	46bd      	mov	sp, r7
 8008e74:	bd80      	pop	{r7, pc}
 8008e76:	bf00      	nop
 8008e78:	58024400 	.word	0x58024400
 8008e7c:	080156c8 	.word	0x080156c8
 8008e80:	24000004 	.word	0x24000004
 8008e84:	24000000 	.word	0x24000000
 8008e88:	24000008 	.word	0x24000008

08008e8c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8008e8c:	b480      	push	{r7}
 8008e8e:	b089      	sub	sp, #36	@ 0x24
 8008e90:	af00      	add	r7, sp, #0
  float_t fracn1, pllvco;
  uint32_t sysclockfreq;

  /* Get SYSCLK source -------------------------------------------------------*/

  switch (RCC->CFGR & RCC_CFGR_SWS)
 8008e92:	4bb3      	ldr	r3, [pc, #716]	@ (8009160 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8008e94:	691b      	ldr	r3, [r3, #16]
 8008e96:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8008e9a:	2b18      	cmp	r3, #24
 8008e9c:	f200 8155 	bhi.w	800914a <HAL_RCC_GetSysClockFreq+0x2be>
 8008ea0:	a201      	add	r2, pc, #4	@ (adr r2, 8008ea8 <HAL_RCC_GetSysClockFreq+0x1c>)
 8008ea2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008ea6:	bf00      	nop
 8008ea8:	08008f0d 	.word	0x08008f0d
 8008eac:	0800914b 	.word	0x0800914b
 8008eb0:	0800914b 	.word	0x0800914b
 8008eb4:	0800914b 	.word	0x0800914b
 8008eb8:	0800914b 	.word	0x0800914b
 8008ebc:	0800914b 	.word	0x0800914b
 8008ec0:	0800914b 	.word	0x0800914b
 8008ec4:	0800914b 	.word	0x0800914b
 8008ec8:	08008f33 	.word	0x08008f33
 8008ecc:	0800914b 	.word	0x0800914b
 8008ed0:	0800914b 	.word	0x0800914b
 8008ed4:	0800914b 	.word	0x0800914b
 8008ed8:	0800914b 	.word	0x0800914b
 8008edc:	0800914b 	.word	0x0800914b
 8008ee0:	0800914b 	.word	0x0800914b
 8008ee4:	0800914b 	.word	0x0800914b
 8008ee8:	08008f39 	.word	0x08008f39
 8008eec:	0800914b 	.word	0x0800914b
 8008ef0:	0800914b 	.word	0x0800914b
 8008ef4:	0800914b 	.word	0x0800914b
 8008ef8:	0800914b 	.word	0x0800914b
 8008efc:	0800914b 	.word	0x0800914b
 8008f00:	0800914b 	.word	0x0800914b
 8008f04:	0800914b 	.word	0x0800914b
 8008f08:	08008f3f 	.word	0x08008f3f
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8008f0c:	4b94      	ldr	r3, [pc, #592]	@ (8009160 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8008f0e:	681b      	ldr	r3, [r3, #0]
 8008f10:	f003 0320 	and.w	r3, r3, #32
 8008f14:	2b00      	cmp	r3, #0
 8008f16:	d009      	beq.n	8008f2c <HAL_RCC_GetSysClockFreq+0xa0>
      {
        sysclockfreq = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8008f18:	4b91      	ldr	r3, [pc, #580]	@ (8009160 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8008f1a:	681b      	ldr	r3, [r3, #0]
 8008f1c:	08db      	lsrs	r3, r3, #3
 8008f1e:	f003 0303 	and.w	r3, r3, #3
 8008f22:	4a90      	ldr	r2, [pc, #576]	@ (8009164 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8008f24:	fa22 f303 	lsr.w	r3, r2, r3
 8008f28:	61bb      	str	r3, [r7, #24]
      else
      {
        sysclockfreq = (uint32_t) HSI_VALUE;
      }

      break;
 8008f2a:	e111      	b.n	8009150 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = (uint32_t) HSI_VALUE;
 8008f2c:	4b8d      	ldr	r3, [pc, #564]	@ (8009164 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8008f2e:	61bb      	str	r3, [r7, #24]
      break;
 8008f30:	e10e      	b.n	8009150 <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_CSI:  /* CSI used as system clock  source */
      sysclockfreq = CSI_VALUE;
 8008f32:	4b8d      	ldr	r3, [pc, #564]	@ (8009168 <HAL_RCC_GetSysClockFreq+0x2dc>)
 8008f34:	61bb      	str	r3, [r7, #24]
      break;
 8008f36:	e10b      	b.n	8009150 <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
      sysclockfreq = HSE_VALUE;
 8008f38:	4b8c      	ldr	r3, [pc, #560]	@ (800916c <HAL_RCC_GetSysClockFreq+0x2e0>)
 8008f3a:	61bb      	str	r3, [r7, #24]
      break;
 8008f3c:	e108      	b.n	8009150 <HAL_RCC_GetSysClockFreq+0x2c4>
    case RCC_CFGR_SWS_PLL1:  /* PLL1 used as system clock  source */

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR
      */
      pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8008f3e:	4b88      	ldr	r3, [pc, #544]	@ (8009160 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8008f40:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008f42:	f003 0303 	and.w	r3, r3, #3
 8008f46:	617b      	str	r3, [r7, #20]
      pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4)  ;
 8008f48:	4b85      	ldr	r3, [pc, #532]	@ (8009160 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8008f4a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008f4c:	091b      	lsrs	r3, r3, #4
 8008f4e:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8008f52:	613b      	str	r3, [r7, #16]
      pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN) >> RCC_PLLCFGR_PLL1FRACEN_Pos);
 8008f54:	4b82      	ldr	r3, [pc, #520]	@ (8009160 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8008f56:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008f58:	f003 0301 	and.w	r3, r3, #1
 8008f5c:	60fb      	str	r3, [r7, #12]
      fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 8008f5e:	4b80      	ldr	r3, [pc, #512]	@ (8009160 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8008f60:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8008f62:	08db      	lsrs	r3, r3, #3
 8008f64:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8008f68:	68fa      	ldr	r2, [r7, #12]
 8008f6a:	fb02 f303 	mul.w	r3, r2, r3
 8008f6e:	ee07 3a90 	vmov	s15, r3
 8008f72:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008f76:	edc7 7a02 	vstr	s15, [r7, #8]

      if (pllm != 0U)
 8008f7a:	693b      	ldr	r3, [r7, #16]
 8008f7c:	2b00      	cmp	r3, #0
 8008f7e:	f000 80e1 	beq.w	8009144 <HAL_RCC_GetSysClockFreq+0x2b8>
      {
        switch (pllsource)
 8008f82:	697b      	ldr	r3, [r7, #20]
 8008f84:	2b02      	cmp	r3, #2
 8008f86:	f000 8083 	beq.w	8009090 <HAL_RCC_GetSysClockFreq+0x204>
 8008f8a:	697b      	ldr	r3, [r7, #20]
 8008f8c:	2b02      	cmp	r3, #2
 8008f8e:	f200 80a1 	bhi.w	80090d4 <HAL_RCC_GetSysClockFreq+0x248>
 8008f92:	697b      	ldr	r3, [r7, #20]
 8008f94:	2b00      	cmp	r3, #0
 8008f96:	d003      	beq.n	8008fa0 <HAL_RCC_GetSysClockFreq+0x114>
 8008f98:	697b      	ldr	r3, [r7, #20]
 8008f9a:	2b01      	cmp	r3, #1
 8008f9c:	d056      	beq.n	800904c <HAL_RCC_GetSysClockFreq+0x1c0>
 8008f9e:	e099      	b.n	80090d4 <HAL_RCC_GetSysClockFreq+0x248>
        {
          case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

            if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8008fa0:	4b6f      	ldr	r3, [pc, #444]	@ (8009160 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8008fa2:	681b      	ldr	r3, [r3, #0]
 8008fa4:	f003 0320 	and.w	r3, r3, #32
 8008fa8:	2b00      	cmp	r3, #0
 8008faa:	d02d      	beq.n	8009008 <HAL_RCC_GetSysClockFreq+0x17c>
            {
              hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8008fac:	4b6c      	ldr	r3, [pc, #432]	@ (8009160 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8008fae:	681b      	ldr	r3, [r3, #0]
 8008fb0:	08db      	lsrs	r3, r3, #3
 8008fb2:	f003 0303 	and.w	r3, r3, #3
 8008fb6:	4a6b      	ldr	r2, [pc, #428]	@ (8009164 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8008fb8:	fa22 f303 	lsr.w	r3, r2, r3
 8008fbc:	607b      	str	r3, [r7, #4]
              pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8008fbe:	687b      	ldr	r3, [r7, #4]
 8008fc0:	ee07 3a90 	vmov	s15, r3
 8008fc4:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8008fc8:	693b      	ldr	r3, [r7, #16]
 8008fca:	ee07 3a90 	vmov	s15, r3
 8008fce:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008fd2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8008fd6:	4b62      	ldr	r3, [pc, #392]	@ (8009160 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8008fd8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008fda:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008fde:	ee07 3a90 	vmov	s15, r3
 8008fe2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8008fe6:	ed97 6a02 	vldr	s12, [r7, #8]
 8008fea:	eddf 5a61 	vldr	s11, [pc, #388]	@ 8009170 <HAL_RCC_GetSysClockFreq+0x2e4>
 8008fee:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8008ff2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8008ff6:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8008ffa:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8008ffe:	ee67 7a27 	vmul.f32	s15, s14, s15
 8009002:	edc7 7a07 	vstr	s15, [r7, #28]
            }
            else
            {
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
            }
            break;
 8009006:	e087      	b.n	8009118 <HAL_RCC_GetSysClockFreq+0x28c>
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8009008:	693b      	ldr	r3, [r7, #16]
 800900a:	ee07 3a90 	vmov	s15, r3
 800900e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8009012:	eddf 6a58 	vldr	s13, [pc, #352]	@ 8009174 <HAL_RCC_GetSysClockFreq+0x2e8>
 8009016:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800901a:	4b51      	ldr	r3, [pc, #324]	@ (8009160 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800901c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800901e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8009022:	ee07 3a90 	vmov	s15, r3
 8009026:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800902a:	ed97 6a02 	vldr	s12, [r7, #8]
 800902e:	eddf 5a50 	vldr	s11, [pc, #320]	@ 8009170 <HAL_RCC_GetSysClockFreq+0x2e4>
 8009032:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8009036:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800903a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800903e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8009042:	ee67 7a27 	vmul.f32	s15, s14, s15
 8009046:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 800904a:	e065      	b.n	8009118 <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800904c:	693b      	ldr	r3, [r7, #16]
 800904e:	ee07 3a90 	vmov	s15, r3
 8009052:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8009056:	eddf 6a48 	vldr	s13, [pc, #288]	@ 8009178 <HAL_RCC_GetSysClockFreq+0x2ec>
 800905a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800905e:	4b40      	ldr	r3, [pc, #256]	@ (8009160 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8009060:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009062:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8009066:	ee07 3a90 	vmov	s15, r3
 800906a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800906e:	ed97 6a02 	vldr	s12, [r7, #8]
 8009072:	eddf 5a3f 	vldr	s11, [pc, #252]	@ 8009170 <HAL_RCC_GetSysClockFreq+0x2e4>
 8009076:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800907a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800907e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8009082:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8009086:	ee67 7a27 	vmul.f32	s15, s14, s15
 800908a:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 800908e:	e043      	b.n	8009118 <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
            pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8009090:	693b      	ldr	r3, [r7, #16]
 8009092:	ee07 3a90 	vmov	s15, r3
 8009096:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800909a:	eddf 6a38 	vldr	s13, [pc, #224]	@ 800917c <HAL_RCC_GetSysClockFreq+0x2f0>
 800909e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80090a2:	4b2f      	ldr	r3, [pc, #188]	@ (8009160 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80090a4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80090a6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80090aa:	ee07 3a90 	vmov	s15, r3
 80090ae:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80090b2:	ed97 6a02 	vldr	s12, [r7, #8]
 80090b6:	eddf 5a2e 	vldr	s11, [pc, #184]	@ 8009170 <HAL_RCC_GetSysClockFreq+0x2e4>
 80090ba:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80090be:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80090c2:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80090c6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80090ca:	ee67 7a27 	vmul.f32	s15, s14, s15
 80090ce:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 80090d2:	e021      	b.n	8009118 <HAL_RCC_GetSysClockFreq+0x28c>

          default:
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 80090d4:	693b      	ldr	r3, [r7, #16]
 80090d6:	ee07 3a90 	vmov	s15, r3
 80090da:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80090de:	eddf 6a26 	vldr	s13, [pc, #152]	@ 8009178 <HAL_RCC_GetSysClockFreq+0x2ec>
 80090e2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80090e6:	4b1e      	ldr	r3, [pc, #120]	@ (8009160 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80090e8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80090ea:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80090ee:	ee07 3a90 	vmov	s15, r3
 80090f2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80090f6:	ed97 6a02 	vldr	s12, [r7, #8]
 80090fa:	eddf 5a1d 	vldr	s11, [pc, #116]	@ 8009170 <HAL_RCC_GetSysClockFreq+0x2e4>
 80090fe:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8009102:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8009106:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800910a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800910e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8009112:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8009116:	bf00      	nop
        }
        pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9) + 1U) ;
 8009118:	4b11      	ldr	r3, [pc, #68]	@ (8009160 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800911a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800911c:	0a5b      	lsrs	r3, r3, #9
 800911e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8009122:	3301      	adds	r3, #1
 8009124:	603b      	str	r3, [r7, #0]
        sysclockfreq = (uint32_t)(float_t)(pllvco / (float_t)pllp);
 8009126:	683b      	ldr	r3, [r7, #0]
 8009128:	ee07 3a90 	vmov	s15, r3
 800912c:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8009130:	edd7 6a07 	vldr	s13, [r7, #28]
 8009134:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8009138:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800913c:	ee17 3a90 	vmov	r3, s15
 8009140:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        sysclockfreq = 0U;
      }
      break;
 8009142:	e005      	b.n	8009150 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = 0U;
 8009144:	2300      	movs	r3, #0
 8009146:	61bb      	str	r3, [r7, #24]
      break;
 8009148:	e002      	b.n	8009150 <HAL_RCC_GetSysClockFreq+0x2c4>

    default:
      sysclockfreq = CSI_VALUE;
 800914a:	4b07      	ldr	r3, [pc, #28]	@ (8009168 <HAL_RCC_GetSysClockFreq+0x2dc>)
 800914c:	61bb      	str	r3, [r7, #24]
      break;
 800914e:	bf00      	nop
  }

  return sysclockfreq;
 8009150:	69bb      	ldr	r3, [r7, #24]
}
 8009152:	4618      	mov	r0, r3
 8009154:	3724      	adds	r7, #36	@ 0x24
 8009156:	46bd      	mov	sp, r7
 8009158:	f85d 7b04 	ldr.w	r7, [sp], #4
 800915c:	4770      	bx	lr
 800915e:	bf00      	nop
 8009160:	58024400 	.word	0x58024400
 8009164:	03d09000 	.word	0x03d09000
 8009168:	003d0900 	.word	0x003d0900
 800916c:	017d7840 	.word	0x017d7840
 8009170:	46000000 	.word	0x46000000
 8009174:	4c742400 	.word	0x4c742400
 8009178:	4a742400 	.word	0x4a742400
 800917c:	4bbebc20 	.word	0x4bbebc20

08009180 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemD2Clock CMSIS variable is used to store System domain2 Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8009180:	b580      	push	{r7, lr}
 8009182:	b082      	sub	sp, #8
 8009184:	af00      	add	r7, sp, #0
  uint32_t common_system_clock;

#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 8009186:	f7ff fe81 	bl	8008e8c <HAL_RCC_GetSysClockFreq>
 800918a:	4602      	mov	r2, r0
 800918c:	4b10      	ldr	r3, [pc, #64]	@ (80091d0 <HAL_RCC_GetHCLKFreq+0x50>)
 800918e:	699b      	ldr	r3, [r3, #24]
 8009190:	0a1b      	lsrs	r3, r3, #8
 8009192:	f003 030f 	and.w	r3, r3, #15
 8009196:	490f      	ldr	r1, [pc, #60]	@ (80091d4 <HAL_RCC_GetHCLKFreq+0x54>)
 8009198:	5ccb      	ldrb	r3, [r1, r3]
 800919a:	f003 031f 	and.w	r3, r3, #31
 800919e:	fa22 f303 	lsr.w	r3, r2, r3
 80091a2:	607b      	str	r3, [r7, #4]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos] & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 80091a4:	4b0a      	ldr	r3, [pc, #40]	@ (80091d0 <HAL_RCC_GetHCLKFreq+0x50>)
 80091a6:	699b      	ldr	r3, [r3, #24]
 80091a8:	f003 030f 	and.w	r3, r3, #15
 80091ac:	4a09      	ldr	r2, [pc, #36]	@ (80091d4 <HAL_RCC_GetHCLKFreq+0x54>)
 80091ae:	5cd3      	ldrb	r3, [r2, r3]
 80091b0:	f003 031f 	and.w	r3, r3, #31
 80091b4:	687a      	ldr	r2, [r7, #4]
 80091b6:	fa22 f303 	lsr.w	r3, r2, r3
 80091ba:	4a07      	ldr	r2, [pc, #28]	@ (80091d8 <HAL_RCC_GetHCLKFreq+0x58>)
 80091bc:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 80091be:	4a07      	ldr	r2, [pc, #28]	@ (80091dc <HAL_RCC_GetHCLKFreq+0x5c>)
 80091c0:	687b      	ldr	r3, [r7, #4]
 80091c2:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  return SystemD2Clock;
 80091c4:	4b04      	ldr	r3, [pc, #16]	@ (80091d8 <HAL_RCC_GetHCLKFreq+0x58>)
 80091c6:	681b      	ldr	r3, [r3, #0]
}
 80091c8:	4618      	mov	r0, r3
 80091ca:	3708      	adds	r7, #8
 80091cc:	46bd      	mov	sp, r7
 80091ce:	bd80      	pop	{r7, pc}
 80091d0:	58024400 	.word	0x58024400
 80091d4:	080156c8 	.word	0x080156c8
 80091d8:	24000004 	.word	0x24000004
 80091dc:	24000000 	.word	0x24000000

080091e0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80091e0:	b580      	push	{r7, lr}
 80091e2:	af00      	add	r7, sp, #0
#if defined (RCC_D2CFGR_D2PPRE1)
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1) >> RCC_D2CFGR_D2PPRE1_Pos]) & 0x1FU));
 80091e4:	f7ff ffcc 	bl	8009180 <HAL_RCC_GetHCLKFreq>
 80091e8:	4602      	mov	r2, r0
 80091ea:	4b06      	ldr	r3, [pc, #24]	@ (8009204 <HAL_RCC_GetPCLK1Freq+0x24>)
 80091ec:	69db      	ldr	r3, [r3, #28]
 80091ee:	091b      	lsrs	r3, r3, #4
 80091f0:	f003 0307 	and.w	r3, r3, #7
 80091f4:	4904      	ldr	r1, [pc, #16]	@ (8009208 <HAL_RCC_GetPCLK1Freq+0x28>)
 80091f6:	5ccb      	ldrb	r3, [r1, r3]
 80091f8:	f003 031f 	and.w	r3, r3, #31
 80091fc:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE1) >> RCC_CDCFGR2_CDPPRE1_Pos]) & 0x1FU));
#endif
}
 8009200:	4618      	mov	r0, r3
 8009202:	bd80      	pop	{r7, pc}
 8009204:	58024400 	.word	0x58024400
 8009208:	080156c8 	.word	0x080156c8

0800920c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800920c:	b580      	push	{r7, lr}
 800920e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
#if defined(RCC_D2CFGR_D2PPRE2)
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE2) >> RCC_D2CFGR_D2PPRE2_Pos]) & 0x1FU));
 8009210:	f7ff ffb6 	bl	8009180 <HAL_RCC_GetHCLKFreq>
 8009214:	4602      	mov	r2, r0
 8009216:	4b06      	ldr	r3, [pc, #24]	@ (8009230 <HAL_RCC_GetPCLK2Freq+0x24>)
 8009218:	69db      	ldr	r3, [r3, #28]
 800921a:	0a1b      	lsrs	r3, r3, #8
 800921c:	f003 0307 	and.w	r3, r3, #7
 8009220:	4904      	ldr	r1, [pc, #16]	@ (8009234 <HAL_RCC_GetPCLK2Freq+0x28>)
 8009222:	5ccb      	ldrb	r3, [r1, r3]
 8009224:	f003 031f 	and.w	r3, r3, #31
 8009228:	fa22 f303 	lsr.w	r3, r2, r3
#else
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE2) >> RCC_CDCFGR2_CDPPRE2_Pos]) & 0x1FU));
#endif
}
 800922c:	4618      	mov	r0, r3
 800922e:	bd80      	pop	{r7, pc}
 8009230:	58024400 	.word	0x58024400
 8009234:	080156c8 	.word	0x080156c8

08009238 <HAL_RCCEx_PeriphCLKConfig>:
  * (*) : Available on some STM32H7 lines only.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8009238:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800923c:	b0ca      	sub	sp, #296	@ 0x128
 800923e:	af00      	add	r7, sp, #0
 8009240:	f8c7 0114 	str.w	r0, [r7, #276]	@ 0x114
  uint32_t tmpreg;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8009244:	2300      	movs	r3, #0
 8009246:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 800924a:	2300      	movs	r3, #0
 800924c:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126

  /*---------------------------- SPDIFRX configuration -------------------------------*/

  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8009250:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009254:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009258:	f002 6400 	and.w	r4, r2, #134217728	@ 0x8000000
 800925c:	2500      	movs	r5, #0
 800925e:	ea54 0305 	orrs.w	r3, r4, r5
 8009262:	d049      	beq.n	80092f8 <HAL_RCCEx_PeriphCLKConfig+0xc0>
  {

    switch (PeriphClkInit->SpdifrxClockSelection)
 8009264:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009268:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800926a:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 800926e:	d02f      	beq.n	80092d0 <HAL_RCCEx_PeriphCLKConfig+0x98>
 8009270:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8009274:	d828      	bhi.n	80092c8 <HAL_RCCEx_PeriphCLKConfig+0x90>
 8009276:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800927a:	d01a      	beq.n	80092b2 <HAL_RCCEx_PeriphCLKConfig+0x7a>
 800927c:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8009280:	d822      	bhi.n	80092c8 <HAL_RCCEx_PeriphCLKConfig+0x90>
 8009282:	2b00      	cmp	r3, #0
 8009284:	d003      	beq.n	800928e <HAL_RCCEx_PeriphCLKConfig+0x56>
 8009286:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800928a:	d007      	beq.n	800929c <HAL_RCCEx_PeriphCLKConfig+0x64>
 800928c:	e01c      	b.n	80092c8 <HAL_RCCEx_PeriphCLKConfig+0x90>
    {
      case RCC_SPDIFRXCLKSOURCE_PLL:      /* PLL is used as clock source for SPDIFRX*/
        /* Enable PLL1Q Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800928e:	4bb8      	ldr	r3, [pc, #736]	@ (8009570 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8009290:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009292:	4ab7      	ldr	r2, [pc, #732]	@ (8009570 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8009294:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8009298:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 800929a:	e01a      	b.n	80092d2 <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL2: /* PLL2 is used as clock source for SPDIFRX*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 800929c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80092a0:	3308      	adds	r3, #8
 80092a2:	2102      	movs	r1, #2
 80092a4:	4618      	mov	r0, r3
 80092a6:	f002 fb61 	bl	800b96c <RCCEx_PLL2_Config>
 80092aa:	4603      	mov	r3, r0
 80092ac:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 80092b0:	e00f      	b.n	80092d2 <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPDIFRX*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 80092b2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80092b6:	3328      	adds	r3, #40	@ 0x28
 80092b8:	2102      	movs	r1, #2
 80092ba:	4618      	mov	r0, r3
 80092bc:	f002 fc08 	bl	800bad0 <RCCEx_PLL3_Config>
 80092c0:	4603      	mov	r3, r0
 80092c2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 80092c6:	e004      	b.n	80092d2 <HAL_RCCEx_PeriphCLKConfig+0x9a>
        /* Internal OSC clock is used as source of SPDIFRX clock*/
        /* SPDIFRX clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80092c8:	2301      	movs	r3, #1
 80092ca:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80092ce:	e000      	b.n	80092d2 <HAL_RCCEx_PeriphCLKConfig+0x9a>
        break;
 80092d0:	bf00      	nop
    }

    if (ret == HAL_OK)
 80092d2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80092d6:	2b00      	cmp	r3, #0
 80092d8:	d10a      	bne.n	80092f0 <HAL_RCCEx_PeriphCLKConfig+0xb8>
    {
      /* Set the source of SPDIFRX clock*/
      __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifrxClockSelection);
 80092da:	4ba5      	ldr	r3, [pc, #660]	@ (8009570 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80092dc:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80092de:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 80092e2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80092e6:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80092e8:	4aa1      	ldr	r2, [pc, #644]	@ (8009570 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80092ea:	430b      	orrs	r3, r1
 80092ec:	6513      	str	r3, [r2, #80]	@ 0x50
 80092ee:	e003      	b.n	80092f8 <HAL_RCCEx_PeriphCLKConfig+0xc0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80092f0:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80092f4:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SAI1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 80092f8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80092fc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009300:	f402 7880 	and.w	r8, r2, #256	@ 0x100
 8009304:	f04f 0900 	mov.w	r9, #0
 8009308:	ea58 0309 	orrs.w	r3, r8, r9
 800930c:	d047      	beq.n	800939e <HAL_RCCEx_PeriphCLKConfig+0x166>
  {
    switch (PeriphClkInit->Sai1ClockSelection)
 800930e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009312:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009314:	2b04      	cmp	r3, #4
 8009316:	d82a      	bhi.n	800936e <HAL_RCCEx_PeriphCLKConfig+0x136>
 8009318:	a201      	add	r2, pc, #4	@ (adr r2, 8009320 <HAL_RCCEx_PeriphCLKConfig+0xe8>)
 800931a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800931e:	bf00      	nop
 8009320:	08009335 	.word	0x08009335
 8009324:	08009343 	.word	0x08009343
 8009328:	08009359 	.word	0x08009359
 800932c:	08009377 	.word	0x08009377
 8009330:	08009377 	.word	0x08009377
    {
      case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8009334:	4b8e      	ldr	r3, [pc, #568]	@ (8009570 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8009336:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009338:	4a8d      	ldr	r2, [pc, #564]	@ (8009570 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800933a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800933e:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8009340:	e01a      	b.n	8009378 <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8009342:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009346:	3308      	adds	r3, #8
 8009348:	2100      	movs	r1, #0
 800934a:	4618      	mov	r0, r3
 800934c:	f002 fb0e 	bl	800b96c <RCCEx_PLL2_Config>
 8009350:	4603      	mov	r3, r0
 8009352:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8009356:	e00f      	b.n	8009378 <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8009358:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800935c:	3328      	adds	r3, #40	@ 0x28
 800935e:	2100      	movs	r1, #0
 8009360:	4618      	mov	r0, r3
 8009362:	f002 fbb5 	bl	800bad0 <RCCEx_PLL3_Config>
 8009366:	4603      	mov	r3, r0
 8009368:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800936c:	e004      	b.n	8009378 <HAL_RCCEx_PeriphCLKConfig+0x140>
        /* HSI, HSE, or CSI oscillator is used as source of SAI1 clock */
        /* SAI1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800936e:	2301      	movs	r3, #1
 8009370:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8009374:	e000      	b.n	8009378 <HAL_RCCEx_PeriphCLKConfig+0x140>
        break;
 8009376:	bf00      	nop
    }

    if (ret == HAL_OK)
 8009378:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800937c:	2b00      	cmp	r3, #0
 800937e:	d10a      	bne.n	8009396 <HAL_RCCEx_PeriphCLKConfig+0x15e>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8009380:	4b7b      	ldr	r3, [pc, #492]	@ (8009570 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8009382:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8009384:	f023 0107 	bic.w	r1, r3, #7
 8009388:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800938c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800938e:	4a78      	ldr	r2, [pc, #480]	@ (8009570 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8009390:	430b      	orrs	r3, r1
 8009392:	6513      	str	r3, [r2, #80]	@ 0x50
 8009394:	e003      	b.n	800939e <HAL_RCCEx_PeriphCLKConfig+0x166>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8009396:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800939a:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

#if defined(SAI3)
  /*---------------------------- SAI2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI23) == RCC_PERIPHCLK_SAI23)
 800939e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80093a2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80093a6:	f402 7a00 	and.w	sl, r2, #512	@ 0x200
 80093aa:	f04f 0b00 	mov.w	fp, #0
 80093ae:	ea5a 030b 	orrs.w	r3, sl, fp
 80093b2:	d04c      	beq.n	800944e <HAL_RCCEx_PeriphCLKConfig+0x216>
  {
    switch (PeriphClkInit->Sai23ClockSelection)
 80093b4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80093b8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80093ba:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80093be:	d030      	beq.n	8009422 <HAL_RCCEx_PeriphCLKConfig+0x1ea>
 80093c0:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80093c4:	d829      	bhi.n	800941a <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 80093c6:	2bc0      	cmp	r3, #192	@ 0xc0
 80093c8:	d02d      	beq.n	8009426 <HAL_RCCEx_PeriphCLKConfig+0x1ee>
 80093ca:	2bc0      	cmp	r3, #192	@ 0xc0
 80093cc:	d825      	bhi.n	800941a <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 80093ce:	2b80      	cmp	r3, #128	@ 0x80
 80093d0:	d018      	beq.n	8009404 <HAL_RCCEx_PeriphCLKConfig+0x1cc>
 80093d2:	2b80      	cmp	r3, #128	@ 0x80
 80093d4:	d821      	bhi.n	800941a <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 80093d6:	2b00      	cmp	r3, #0
 80093d8:	d002      	beq.n	80093e0 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
 80093da:	2b40      	cmp	r3, #64	@ 0x40
 80093dc:	d007      	beq.n	80093ee <HAL_RCCEx_PeriphCLKConfig+0x1b6>
 80093de:	e01c      	b.n	800941a <HAL_RCCEx_PeriphCLKConfig+0x1e2>
    {
      case RCC_SAI23CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2/3 */
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80093e0:	4b63      	ldr	r3, [pc, #396]	@ (8009570 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80093e2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80093e4:	4a62      	ldr	r2, [pc, #392]	@ (8009570 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80093e6:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80093ea:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 80093ec:	e01c      	b.n	8009428 <HAL_RCCEx_PeriphCLKConfig+0x1f0>

      case RCC_SAI23CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2/3 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80093ee:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80093f2:	3308      	adds	r3, #8
 80093f4:	2100      	movs	r1, #0
 80093f6:	4618      	mov	r0, r3
 80093f8:	f002 fab8 	bl	800b96c <RCCEx_PLL2_Config>
 80093fc:	4603      	mov	r3, r0
 80093fe:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 8009402:	e011      	b.n	8009428 <HAL_RCCEx_PeriphCLKConfig+0x1f0>

      case RCC_SAI23CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8009404:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009408:	3328      	adds	r3, #40	@ 0x28
 800940a:	2100      	movs	r1, #0
 800940c:	4618      	mov	r0, r3
 800940e:	f002 fb5f 	bl	800bad0 <RCCEx_PLL3_Config>
 8009412:	4603      	mov	r3, r0
 8009414:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 8009418:	e006      	b.n	8009428 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        /* HSI, HSE, or CSI oscillator is used as source of SAI2/3 clock */
        /* SAI2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800941a:	2301      	movs	r3, #1
 800941c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8009420:	e002      	b.n	8009428 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        break;
 8009422:	bf00      	nop
 8009424:	e000      	b.n	8009428 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        break;
 8009426:	bf00      	nop
    }

    if (ret == HAL_OK)
 8009428:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800942c:	2b00      	cmp	r3, #0
 800942e:	d10a      	bne.n	8009446 <HAL_RCCEx_PeriphCLKConfig+0x20e>
    {
      /* Set the source of SAI2/3 clock*/
      __HAL_RCC_SAI23_CONFIG(PeriphClkInit->Sai23ClockSelection);
 8009430:	4b4f      	ldr	r3, [pc, #316]	@ (8009570 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8009432:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8009434:	f423 71e0 	bic.w	r1, r3, #448	@ 0x1c0
 8009438:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800943c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800943e:	4a4c      	ldr	r2, [pc, #304]	@ (8009570 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8009440:	430b      	orrs	r3, r1
 8009442:	6513      	str	r3, [r2, #80]	@ 0x50
 8009444:	e003      	b.n	800944e <HAL_RCCEx_PeriphCLKConfig+0x216>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8009446:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800944a:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif  /*SAI2B*/

#if defined(SAI4)
  /*---------------------------- SAI4A configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4A) == RCC_PERIPHCLK_SAI4A)
 800944e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009452:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009456:	f402 6380 	and.w	r3, r2, #1024	@ 0x400
 800945a:	f8c7 3108 	str.w	r3, [r7, #264]	@ 0x108
 800945e:	2300      	movs	r3, #0
 8009460:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
 8009464:	e9d7 1242 	ldrd	r1, r2, [r7, #264]	@ 0x108
 8009468:	460b      	mov	r3, r1
 800946a:	4313      	orrs	r3, r2
 800946c:	d053      	beq.n	8009516 <HAL_RCCEx_PeriphCLKConfig+0x2de>
  {
    switch (PeriphClkInit->Sai4AClockSelection)
 800946e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009472:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 8009476:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800947a:	d035      	beq.n	80094e8 <HAL_RCCEx_PeriphCLKConfig+0x2b0>
 800947c:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8009480:	d82e      	bhi.n	80094e0 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 8009482:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 8009486:	d031      	beq.n	80094ec <HAL_RCCEx_PeriphCLKConfig+0x2b4>
 8009488:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 800948c:	d828      	bhi.n	80094e0 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 800948e:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8009492:	d01a      	beq.n	80094ca <HAL_RCCEx_PeriphCLKConfig+0x292>
 8009494:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8009498:	d822      	bhi.n	80094e0 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 800949a:	2b00      	cmp	r3, #0
 800949c:	d003      	beq.n	80094a6 <HAL_RCCEx_PeriphCLKConfig+0x26e>
 800949e:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80094a2:	d007      	beq.n	80094b4 <HAL_RCCEx_PeriphCLKConfig+0x27c>
 80094a4:	e01c      	b.n	80094e0 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
    {
      case RCC_SAI4ACLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80094a6:	4b32      	ldr	r3, [pc, #200]	@ (8009570 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80094a8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80094aa:	4a31      	ldr	r2, [pc, #196]	@ (8009570 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80094ac:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80094b0:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 80094b2:	e01c      	b.n	80094ee <HAL_RCCEx_PeriphCLKConfig+0x2b6>

      case RCC_SAI4ACLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80094b4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80094b8:	3308      	adds	r3, #8
 80094ba:	2100      	movs	r1, #0
 80094bc:	4618      	mov	r0, r3
 80094be:	f002 fa55 	bl	800b96c <RCCEx_PLL2_Config>
 80094c2:	4603      	mov	r3, r0
 80094c4:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 80094c8:	e011      	b.n	80094ee <HAL_RCCEx_PeriphCLKConfig+0x2b6>

      case RCC_SAI4ACLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 80094ca:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80094ce:	3328      	adds	r3, #40	@ 0x28
 80094d0:	2100      	movs	r1, #0
 80094d2:	4618      	mov	r0, r3
 80094d4:	f002 fafc 	bl	800bad0 <RCCEx_PLL3_Config>
 80094d8:	4603      	mov	r3, r0
 80094da:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 80094de:	e006      	b.n	80094ee <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        /* SAI4A clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 80094e0:	2301      	movs	r3, #1
 80094e2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80094e6:	e002      	b.n	80094ee <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        break;
 80094e8:	bf00      	nop
 80094ea:	e000      	b.n	80094ee <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        break;
 80094ec:	bf00      	nop
    }

    if (ret == HAL_OK)
 80094ee:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80094f2:	2b00      	cmp	r3, #0
 80094f4:	d10b      	bne.n	800950e <HAL_RCCEx_PeriphCLKConfig+0x2d6>
    {
      /* Set the source of SAI4A clock*/
      __HAL_RCC_SAI4A_CONFIG(PeriphClkInit->Sai4AClockSelection);
 80094f6:	4b1e      	ldr	r3, [pc, #120]	@ (8009570 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80094f8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80094fa:	f423 0160 	bic.w	r1, r3, #14680064	@ 0xe00000
 80094fe:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009502:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 8009506:	4a1a      	ldr	r2, [pc, #104]	@ (8009570 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8009508:	430b      	orrs	r3, r1
 800950a:	6593      	str	r3, [r2, #88]	@ 0x58
 800950c:	e003      	b.n	8009516 <HAL_RCCEx_PeriphCLKConfig+0x2de>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800950e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8009512:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  /*---------------------------- SAI4B configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4B) == RCC_PERIPHCLK_SAI4B)
 8009516:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800951a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800951e:	f402 6300 	and.w	r3, r2, #2048	@ 0x800
 8009522:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
 8009526:	2300      	movs	r3, #0
 8009528:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
 800952c:	e9d7 1240 	ldrd	r1, r2, [r7, #256]	@ 0x100
 8009530:	460b      	mov	r3, r1
 8009532:	4313      	orrs	r3, r2
 8009534:	d056      	beq.n	80095e4 <HAL_RCCEx_PeriphCLKConfig+0x3ac>
  {
    switch (PeriphClkInit->Sai4BClockSelection)
 8009536:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800953a:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 800953e:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8009542:	d038      	beq.n	80095b6 <HAL_RCCEx_PeriphCLKConfig+0x37e>
 8009544:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8009548:	d831      	bhi.n	80095ae <HAL_RCCEx_PeriphCLKConfig+0x376>
 800954a:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 800954e:	d034      	beq.n	80095ba <HAL_RCCEx_PeriphCLKConfig+0x382>
 8009550:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8009554:	d82b      	bhi.n	80095ae <HAL_RCCEx_PeriphCLKConfig+0x376>
 8009556:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800955a:	d01d      	beq.n	8009598 <HAL_RCCEx_PeriphCLKConfig+0x360>
 800955c:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8009560:	d825      	bhi.n	80095ae <HAL_RCCEx_PeriphCLKConfig+0x376>
 8009562:	2b00      	cmp	r3, #0
 8009564:	d006      	beq.n	8009574 <HAL_RCCEx_PeriphCLKConfig+0x33c>
 8009566:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800956a:	d00a      	beq.n	8009582 <HAL_RCCEx_PeriphCLKConfig+0x34a>
 800956c:	e01f      	b.n	80095ae <HAL_RCCEx_PeriphCLKConfig+0x376>
 800956e:	bf00      	nop
 8009570:	58024400 	.word	0x58024400
    {
      case RCC_SAI4BCLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8009574:	4ba2      	ldr	r3, [pc, #648]	@ (8009800 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8009576:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009578:	4aa1      	ldr	r2, [pc, #644]	@ (8009800 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800957a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800957e:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8009580:	e01c      	b.n	80095bc <HAL_RCCEx_PeriphCLKConfig+0x384>

      case RCC_SAI4BCLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8009582:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009586:	3308      	adds	r3, #8
 8009588:	2100      	movs	r1, #0
 800958a:	4618      	mov	r0, r3
 800958c:	f002 f9ee 	bl	800b96c <RCCEx_PLL2_Config>
 8009590:	4603      	mov	r3, r0
 8009592:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 8009596:	e011      	b.n	80095bc <HAL_RCCEx_PeriphCLKConfig+0x384>

      case RCC_SAI4BCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8009598:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800959c:	3328      	adds	r3, #40	@ 0x28
 800959e:	2100      	movs	r1, #0
 80095a0:	4618      	mov	r0, r3
 80095a2:	f002 fa95 	bl	800bad0 <RCCEx_PLL3_Config>
 80095a6:	4603      	mov	r3, r0
 80095a8:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 80095ac:	e006      	b.n	80095bc <HAL_RCCEx_PeriphCLKConfig+0x384>
        /* SAI4B clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 80095ae:	2301      	movs	r3, #1
 80095b0:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80095b4:	e002      	b.n	80095bc <HAL_RCCEx_PeriphCLKConfig+0x384>
        break;
 80095b6:	bf00      	nop
 80095b8:	e000      	b.n	80095bc <HAL_RCCEx_PeriphCLKConfig+0x384>
        break;
 80095ba:	bf00      	nop
    }

    if (ret == HAL_OK)
 80095bc:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80095c0:	2b00      	cmp	r3, #0
 80095c2:	d10b      	bne.n	80095dc <HAL_RCCEx_PeriphCLKConfig+0x3a4>
    {
      /* Set the source of SAI4B clock*/
      __HAL_RCC_SAI4B_CONFIG(PeriphClkInit->Sai4BClockSelection);
 80095c4:	4b8e      	ldr	r3, [pc, #568]	@ (8009800 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80095c6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80095c8:	f023 61e0 	bic.w	r1, r3, #117440512	@ 0x7000000
 80095cc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80095d0:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 80095d4:	4a8a      	ldr	r2, [pc, #552]	@ (8009800 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80095d6:	430b      	orrs	r3, r1
 80095d8:	6593      	str	r3, [r2, #88]	@ 0x58
 80095da:	e003      	b.n	80095e4 <HAL_RCCEx_PeriphCLKConfig+0x3ac>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80095dc:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80095e0:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif  /*SAI4*/

#if defined(QUADSPI)
  /*---------------------------- QSPI configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 80095e4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80095e8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80095ec:	f002 7300 	and.w	r3, r2, #33554432	@ 0x2000000
 80095f0:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
 80095f4:	2300      	movs	r3, #0
 80095f6:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 80095fa:	e9d7 123e 	ldrd	r1, r2, [r7, #248]	@ 0xf8
 80095fe:	460b      	mov	r3, r1
 8009600:	4313      	orrs	r3, r2
 8009602:	d03a      	beq.n	800967a <HAL_RCCEx_PeriphCLKConfig+0x442>
  {
    switch (PeriphClkInit->QspiClockSelection)
 8009604:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009608:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800960a:	2b30      	cmp	r3, #48	@ 0x30
 800960c:	d01f      	beq.n	800964e <HAL_RCCEx_PeriphCLKConfig+0x416>
 800960e:	2b30      	cmp	r3, #48	@ 0x30
 8009610:	d819      	bhi.n	8009646 <HAL_RCCEx_PeriphCLKConfig+0x40e>
 8009612:	2b20      	cmp	r3, #32
 8009614:	d00c      	beq.n	8009630 <HAL_RCCEx_PeriphCLKConfig+0x3f8>
 8009616:	2b20      	cmp	r3, #32
 8009618:	d815      	bhi.n	8009646 <HAL_RCCEx_PeriphCLKConfig+0x40e>
 800961a:	2b00      	cmp	r3, #0
 800961c:	d019      	beq.n	8009652 <HAL_RCCEx_PeriphCLKConfig+0x41a>
 800961e:	2b10      	cmp	r3, #16
 8009620:	d111      	bne.n	8009646 <HAL_RCCEx_PeriphCLKConfig+0x40e>
    {
      case RCC_QSPICLKSOURCE_PLL:      /* PLL is used as clock source for QSPI*/
        /* Enable QSPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8009622:	4b77      	ldr	r3, [pc, #476]	@ (8009800 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8009624:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009626:	4a76      	ldr	r2, [pc, #472]	@ (8009800 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8009628:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800962c:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* QSPI clock source configuration done later after clock selection check */
        break;
 800962e:	e011      	b.n	8009654 <HAL_RCCEx_PeriphCLKConfig+0x41c>

      case RCC_QSPICLKSOURCE_PLL2: /* PLL2 is used as clock source for QSPI*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8009630:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009634:	3308      	adds	r3, #8
 8009636:	2102      	movs	r1, #2
 8009638:	4618      	mov	r0, r3
 800963a:	f002 f997 	bl	800b96c <RCCEx_PLL2_Config>
 800963e:	4603      	mov	r3, r0
 8009640:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* QSPI clock source configuration done later after clock selection check */
        break;
 8009644:	e006      	b.n	8009654 <HAL_RCCEx_PeriphCLKConfig+0x41c>
      case RCC_QSPICLKSOURCE_D1HCLK:
        /* Domain1 HCLK  clock selected as QSPI kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 8009646:	2301      	movs	r3, #1
 8009648:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800964c:	e002      	b.n	8009654 <HAL_RCCEx_PeriphCLKConfig+0x41c>
        break;
 800964e:	bf00      	nop
 8009650:	e000      	b.n	8009654 <HAL_RCCEx_PeriphCLKConfig+0x41c>
        break;
 8009652:	bf00      	nop
    }

    if (ret == HAL_OK)
 8009654:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8009658:	2b00      	cmp	r3, #0
 800965a:	d10a      	bne.n	8009672 <HAL_RCCEx_PeriphCLKConfig+0x43a>
    {
      /* Set the source of QSPI clock*/
      __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 800965c:	4b68      	ldr	r3, [pc, #416]	@ (8009800 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800965e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8009660:	f023 0130 	bic.w	r1, r3, #48	@ 0x30
 8009664:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009668:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800966a:	4a65      	ldr	r2, [pc, #404]	@ (8009800 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800966c:	430b      	orrs	r3, r1
 800966e:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8009670:	e003      	b.n	800967a <HAL_RCCEx_PeriphCLKConfig+0x442>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8009672:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8009676:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif  /*OCTOSPI*/

  /*---------------------------- SPI1/2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI123) == RCC_PERIPHCLK_SPI123)
 800967a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800967e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009682:	f402 5380 	and.w	r3, r2, #4096	@ 0x1000
 8009686:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
 800968a:	2300      	movs	r3, #0
 800968c:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
 8009690:	e9d7 123c 	ldrd	r1, r2, [r7, #240]	@ 0xf0
 8009694:	460b      	mov	r3, r1
 8009696:	4313      	orrs	r3, r2
 8009698:	d051      	beq.n	800973e <HAL_RCCEx_PeriphCLKConfig+0x506>
  {
    switch (PeriphClkInit->Spi123ClockSelection)
 800969a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800969e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80096a0:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80096a4:	d035      	beq.n	8009712 <HAL_RCCEx_PeriphCLKConfig+0x4da>
 80096a6:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80096aa:	d82e      	bhi.n	800970a <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 80096ac:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 80096b0:	d031      	beq.n	8009716 <HAL_RCCEx_PeriphCLKConfig+0x4de>
 80096b2:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 80096b6:	d828      	bhi.n	800970a <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 80096b8:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80096bc:	d01a      	beq.n	80096f4 <HAL_RCCEx_PeriphCLKConfig+0x4bc>
 80096be:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80096c2:	d822      	bhi.n	800970a <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 80096c4:	2b00      	cmp	r3, #0
 80096c6:	d003      	beq.n	80096d0 <HAL_RCCEx_PeriphCLKConfig+0x498>
 80096c8:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80096cc:	d007      	beq.n	80096de <HAL_RCCEx_PeriphCLKConfig+0x4a6>
 80096ce:	e01c      	b.n	800970a <HAL_RCCEx_PeriphCLKConfig+0x4d2>
    {
      case RCC_SPI123CLKSOURCE_PLL:      /* PLL is used as clock source for SPI1/2/3 */
        /* Enable SPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80096d0:	4b4b      	ldr	r3, [pc, #300]	@ (8009800 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80096d2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80096d4:	4a4a      	ldr	r2, [pc, #296]	@ (8009800 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80096d6:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80096da:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 80096dc:	e01c      	b.n	8009718 <HAL_RCCEx_PeriphCLKConfig+0x4e0>

      case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80096de:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80096e2:	3308      	adds	r3, #8
 80096e4:	2100      	movs	r1, #0
 80096e6:	4618      	mov	r0, r3
 80096e8:	f002 f940 	bl	800b96c <RCCEx_PLL2_Config>
 80096ec:	4603      	mov	r3, r0
 80096ee:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 80096f2:	e011      	b.n	8009718 <HAL_RCCEx_PeriphCLKConfig+0x4e0>

      case RCC_SPI123CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 80096f4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80096f8:	3328      	adds	r3, #40	@ 0x28
 80096fa:	2100      	movs	r1, #0
 80096fc:	4618      	mov	r0, r3
 80096fe:	f002 f9e7 	bl	800bad0 <RCCEx_PLL3_Config>
 8009702:	4603      	mov	r3, r0
 8009704:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 8009708:	e006      	b.n	8009718 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        /* HSI, HSE, or CSI oscillator is used as source of SPI1/2/3 clock */
        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800970a:	2301      	movs	r3, #1
 800970c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8009710:	e002      	b.n	8009718 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        break;
 8009712:	bf00      	nop
 8009714:	e000      	b.n	8009718 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        break;
 8009716:	bf00      	nop
    }

    if (ret == HAL_OK)
 8009718:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800971c:	2b00      	cmp	r3, #0
 800971e:	d10a      	bne.n	8009736 <HAL_RCCEx_PeriphCLKConfig+0x4fe>
    {
      /* Set the source of SPI1/2/3 clock*/
      __HAL_RCC_SPI123_CONFIG(PeriphClkInit->Spi123ClockSelection);
 8009720:	4b37      	ldr	r3, [pc, #220]	@ (8009800 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8009722:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8009724:	f423 41e0 	bic.w	r1, r3, #28672	@ 0x7000
 8009728:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800972c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800972e:	4a34      	ldr	r2, [pc, #208]	@ (8009800 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8009730:	430b      	orrs	r3, r1
 8009732:	6513      	str	r3, [r2, #80]	@ 0x50
 8009734:	e003      	b.n	800973e <HAL_RCCEx_PeriphCLKConfig+0x506>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8009736:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800973a:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SPI4/5 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45)
 800973e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009742:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009746:	f402 5300 	and.w	r3, r2, #8192	@ 0x2000
 800974a:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 800974e:	2300      	movs	r3, #0
 8009750:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 8009754:	e9d7 123a 	ldrd	r1, r2, [r7, #232]	@ 0xe8
 8009758:	460b      	mov	r3, r1
 800975a:	4313      	orrs	r3, r2
 800975c:	d056      	beq.n	800980c <HAL_RCCEx_PeriphCLKConfig+0x5d4>
  {
    switch (PeriphClkInit->Spi45ClockSelection)
 800975e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009762:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8009764:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8009768:	d033      	beq.n	80097d2 <HAL_RCCEx_PeriphCLKConfig+0x59a>
 800976a:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800976e:	d82c      	bhi.n	80097ca <HAL_RCCEx_PeriphCLKConfig+0x592>
 8009770:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8009774:	d02f      	beq.n	80097d6 <HAL_RCCEx_PeriphCLKConfig+0x59e>
 8009776:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800977a:	d826      	bhi.n	80097ca <HAL_RCCEx_PeriphCLKConfig+0x592>
 800977c:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8009780:	d02b      	beq.n	80097da <HAL_RCCEx_PeriphCLKConfig+0x5a2>
 8009782:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8009786:	d820      	bhi.n	80097ca <HAL_RCCEx_PeriphCLKConfig+0x592>
 8009788:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800978c:	d012      	beq.n	80097b4 <HAL_RCCEx_PeriphCLKConfig+0x57c>
 800978e:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8009792:	d81a      	bhi.n	80097ca <HAL_RCCEx_PeriphCLKConfig+0x592>
 8009794:	2b00      	cmp	r3, #0
 8009796:	d022      	beq.n	80097de <HAL_RCCEx_PeriphCLKConfig+0x5a6>
 8009798:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800979c:	d115      	bne.n	80097ca <HAL_RCCEx_PeriphCLKConfig+0x592>
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI4/5 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800979e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80097a2:	3308      	adds	r3, #8
 80097a4:	2101      	movs	r1, #1
 80097a6:	4618      	mov	r0, r3
 80097a8:	f002 f8e0 	bl	800b96c <RCCEx_PLL2_Config>
 80097ac:	4603      	mov	r3, r0
 80097ae:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 80097b2:	e015      	b.n	80097e0 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
      case RCC_SPI45CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 80097b4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80097b8:	3328      	adds	r3, #40	@ 0x28
 80097ba:	2101      	movs	r1, #1
 80097bc:	4618      	mov	r0, r3
 80097be:	f002 f987 	bl	800bad0 <RCCEx_PLL3_Config>
 80097c2:	4603      	mov	r3, r0
 80097c4:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 80097c8:	e00a      	b.n	80097e0 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        /* HSE,  oscillator is used as source of SPI4/5 clock */
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80097ca:	2301      	movs	r3, #1
 80097cc:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80097d0:	e006      	b.n	80097e0 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 80097d2:	bf00      	nop
 80097d4:	e004      	b.n	80097e0 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 80097d6:	bf00      	nop
 80097d8:	e002      	b.n	80097e0 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 80097da:	bf00      	nop
 80097dc:	e000      	b.n	80097e0 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 80097de:	bf00      	nop
    }

    if (ret == HAL_OK)
 80097e0:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80097e4:	2b00      	cmp	r3, #0
 80097e6:	d10d      	bne.n	8009804 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
    {
      /* Set the source of SPI4/5 clock*/
      __HAL_RCC_SPI45_CONFIG(PeriphClkInit->Spi45ClockSelection);
 80097e8:	4b05      	ldr	r3, [pc, #20]	@ (8009800 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80097ea:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80097ec:	f423 21e0 	bic.w	r1, r3, #458752	@ 0x70000
 80097f0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80097f4:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80097f6:	4a02      	ldr	r2, [pc, #8]	@ (8009800 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80097f8:	430b      	orrs	r3, r1
 80097fa:	6513      	str	r3, [r2, #80]	@ 0x50
 80097fc:	e006      	b.n	800980c <HAL_RCCEx_PeriphCLKConfig+0x5d4>
 80097fe:	bf00      	nop
 8009800:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8009804:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8009808:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SPI6 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 800980c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009810:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009814:	f402 4380 	and.w	r3, r2, #16384	@ 0x4000
 8009818:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 800981c:	2300      	movs	r3, #0
 800981e:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8009822:	e9d7 1238 	ldrd	r1, r2, [r7, #224]	@ 0xe0
 8009826:	460b      	mov	r3, r1
 8009828:	4313      	orrs	r3, r2
 800982a:	d055      	beq.n	80098d8 <HAL_RCCEx_PeriphCLKConfig+0x6a0>
  {
    switch (PeriphClkInit->Spi6ClockSelection)
 800982c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009830:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8009834:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8009838:	d033      	beq.n	80098a2 <HAL_RCCEx_PeriphCLKConfig+0x66a>
 800983a:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800983e:	d82c      	bhi.n	800989a <HAL_RCCEx_PeriphCLKConfig+0x662>
 8009840:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8009844:	d02f      	beq.n	80098a6 <HAL_RCCEx_PeriphCLKConfig+0x66e>
 8009846:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800984a:	d826      	bhi.n	800989a <HAL_RCCEx_PeriphCLKConfig+0x662>
 800984c:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8009850:	d02b      	beq.n	80098aa <HAL_RCCEx_PeriphCLKConfig+0x672>
 8009852:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8009856:	d820      	bhi.n	800989a <HAL_RCCEx_PeriphCLKConfig+0x662>
 8009858:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800985c:	d012      	beq.n	8009884 <HAL_RCCEx_PeriphCLKConfig+0x64c>
 800985e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8009862:	d81a      	bhi.n	800989a <HAL_RCCEx_PeriphCLKConfig+0x662>
 8009864:	2b00      	cmp	r3, #0
 8009866:	d022      	beq.n	80098ae <HAL_RCCEx_PeriphCLKConfig+0x676>
 8009868:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800986c:	d115      	bne.n	800989a <HAL_RCCEx_PeriphCLKConfig+0x662>
        /* SPI6 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI6*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800986e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009872:	3308      	adds	r3, #8
 8009874:	2101      	movs	r1, #1
 8009876:	4618      	mov	r0, r3
 8009878:	f002 f878 	bl	800b96c <RCCEx_PLL2_Config>
 800987c:	4603      	mov	r3, r0
 800987e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI6 clock source configuration done later after clock selection check */
        break;
 8009882:	e015      	b.n	80098b0 <HAL_RCCEx_PeriphCLKConfig+0x678>
      case RCC_SPI6CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI6*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8009884:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009888:	3328      	adds	r3, #40	@ 0x28
 800988a:	2101      	movs	r1, #1
 800988c:	4618      	mov	r0, r3
 800988e:	f002 f91f 	bl	800bad0 <RCCEx_PLL3_Config>
 8009892:	4603      	mov	r3, r0
 8009894:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* SPI6 clock source configuration done later after clock selection check */
        break;
 8009898:	e00a      	b.n	80098b0 <HAL_RCCEx_PeriphCLKConfig+0x678>
        /* SPI6 clock source configuration done later after clock selection check */
        break;
#endif

      default:
        ret = HAL_ERROR;
 800989a:	2301      	movs	r3, #1
 800989c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80098a0:	e006      	b.n	80098b0 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 80098a2:	bf00      	nop
 80098a4:	e004      	b.n	80098b0 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 80098a6:	bf00      	nop
 80098a8:	e002      	b.n	80098b0 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 80098aa:	bf00      	nop
 80098ac:	e000      	b.n	80098b0 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 80098ae:	bf00      	nop
    }

    if (ret == HAL_OK)
 80098b0:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80098b4:	2b00      	cmp	r3, #0
 80098b6:	d10b      	bne.n	80098d0 <HAL_RCCEx_PeriphCLKConfig+0x698>
    {
      /* Set the source of SPI6 clock*/
      __HAL_RCC_SPI6_CONFIG(PeriphClkInit->Spi6ClockSelection);
 80098b8:	4ba3      	ldr	r3, [pc, #652]	@ (8009b48 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80098ba:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80098bc:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 80098c0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80098c4:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 80098c8:	4a9f      	ldr	r2, [pc, #636]	@ (8009b48 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80098ca:	430b      	orrs	r3, r1
 80098cc:	6593      	str	r3, [r2, #88]	@ 0x58
 80098ce:	e003      	b.n	80098d8 <HAL_RCCEx_PeriphCLKConfig+0x6a0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80098d0:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80098d4:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif /*DSI*/

#if defined(FDCAN1) || defined(FDCAN2)
  /*---------------------------- FDCAN configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 80098d8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80098dc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80098e0:	f402 4300 	and.w	r3, r2, #32768	@ 0x8000
 80098e4:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 80098e8:	2300      	movs	r3, #0
 80098ea:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 80098ee:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 80098f2:	460b      	mov	r3, r1
 80098f4:	4313      	orrs	r3, r2
 80098f6:	d037      	beq.n	8009968 <HAL_RCCEx_PeriphCLKConfig+0x730>
  {
    switch (PeriphClkInit->FdcanClockSelection)
 80098f8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80098fc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80098fe:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8009902:	d00e      	beq.n	8009922 <HAL_RCCEx_PeriphCLKConfig+0x6ea>
 8009904:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8009908:	d816      	bhi.n	8009938 <HAL_RCCEx_PeriphCLKConfig+0x700>
 800990a:	2b00      	cmp	r3, #0
 800990c:	d018      	beq.n	8009940 <HAL_RCCEx_PeriphCLKConfig+0x708>
 800990e:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8009912:	d111      	bne.n	8009938 <HAL_RCCEx_PeriphCLKConfig+0x700>
    {
      case RCC_FDCANCLKSOURCE_PLL:      /* PLL is used as clock source for FDCAN*/
        /* Enable FDCAN Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8009914:	4b8c      	ldr	r3, [pc, #560]	@ (8009b48 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8009916:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009918:	4a8b      	ldr	r2, [pc, #556]	@ (8009b48 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800991a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800991e:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 8009920:	e00f      	b.n	8009942 <HAL_RCCEx_PeriphCLKConfig+0x70a>

      case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is used as clock source for FDCAN*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8009922:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009926:	3308      	adds	r3, #8
 8009928:	2101      	movs	r1, #1
 800992a:	4618      	mov	r0, r3
 800992c:	f002 f81e 	bl	800b96c <RCCEx_PLL2_Config>
 8009930:	4603      	mov	r3, r0
 8009932:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 8009936:	e004      	b.n	8009942 <HAL_RCCEx_PeriphCLKConfig+0x70a>
        /* HSE is used as clock source for FDCAN*/
        /* FDCAN clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8009938:	2301      	movs	r3, #1
 800993a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800993e:	e000      	b.n	8009942 <HAL_RCCEx_PeriphCLKConfig+0x70a>
        break;
 8009940:	bf00      	nop
    }

    if (ret == HAL_OK)
 8009942:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8009946:	2b00      	cmp	r3, #0
 8009948:	d10a      	bne.n	8009960 <HAL_RCCEx_PeriphCLKConfig+0x728>
    {
      /* Set the source of FDCAN clock*/
      __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 800994a:	4b7f      	ldr	r3, [pc, #508]	@ (8009b48 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800994c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800994e:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 8009952:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009956:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8009958:	4a7b      	ldr	r2, [pc, #492]	@ (8009b48 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800995a:	430b      	orrs	r3, r1
 800995c:	6513      	str	r3, [r2, #80]	@ 0x50
 800995e:	e003      	b.n	8009968 <HAL_RCCEx_PeriphCLKConfig+0x730>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8009960:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8009964:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif /*FDCAN1 || FDCAN2*/

  /*---------------------------- FMC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMC) == RCC_PERIPHCLK_FMC)
 8009968:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800996c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009970:	f002 7380 	and.w	r3, r2, #16777216	@ 0x1000000
 8009974:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8009978:	2300      	movs	r3, #0
 800997a:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 800997e:	e9d7 1234 	ldrd	r1, r2, [r7, #208]	@ 0xd0
 8009982:	460b      	mov	r3, r1
 8009984:	4313      	orrs	r3, r2
 8009986:	d039      	beq.n	80099fc <HAL_RCCEx_PeriphCLKConfig+0x7c4>
  {
    switch (PeriphClkInit->FmcClockSelection)
 8009988:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800998c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800998e:	2b03      	cmp	r3, #3
 8009990:	d81c      	bhi.n	80099cc <HAL_RCCEx_PeriphCLKConfig+0x794>
 8009992:	a201      	add	r2, pc, #4	@ (adr r2, 8009998 <HAL_RCCEx_PeriphCLKConfig+0x760>)
 8009994:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009998:	080099d5 	.word	0x080099d5
 800999c:	080099a9 	.word	0x080099a9
 80099a0:	080099b7 	.word	0x080099b7
 80099a4:	080099d5 	.word	0x080099d5
    {
      case RCC_FMCCLKSOURCE_PLL:      /* PLL is used as clock source for FMC*/
        /* Enable FMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80099a8:	4b67      	ldr	r3, [pc, #412]	@ (8009b48 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80099aa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80099ac:	4a66      	ldr	r2, [pc, #408]	@ (8009b48 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80099ae:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80099b2:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FMC clock source configuration done later after clock selection check */
        break;
 80099b4:	e00f      	b.n	80099d6 <HAL_RCCEx_PeriphCLKConfig+0x79e>

      case RCC_FMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for FMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 80099b6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80099ba:	3308      	adds	r3, #8
 80099bc:	2102      	movs	r1, #2
 80099be:	4618      	mov	r0, r3
 80099c0:	f001 ffd4 	bl	800b96c <RCCEx_PLL2_Config>
 80099c4:	4603      	mov	r3, r0
 80099c6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* FMC clock source configuration done later after clock selection check */
        break;
 80099ca:	e004      	b.n	80099d6 <HAL_RCCEx_PeriphCLKConfig+0x79e>
      case RCC_FMCCLKSOURCE_HCLK:
        /* D1/CD HCLK  clock selected as FMC kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 80099cc:	2301      	movs	r3, #1
 80099ce:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80099d2:	e000      	b.n	80099d6 <HAL_RCCEx_PeriphCLKConfig+0x79e>
        break;
 80099d4:	bf00      	nop
    }

    if (ret == HAL_OK)
 80099d6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80099da:	2b00      	cmp	r3, #0
 80099dc:	d10a      	bne.n	80099f4 <HAL_RCCEx_PeriphCLKConfig+0x7bc>
    {
      /* Set the source of FMC clock*/
      __HAL_RCC_FMC_CONFIG(PeriphClkInit->FmcClockSelection);
 80099de:	4b5a      	ldr	r3, [pc, #360]	@ (8009b48 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80099e0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80099e2:	f023 0103 	bic.w	r1, r3, #3
 80099e6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80099ea:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80099ec:	4a56      	ldr	r2, [pc, #344]	@ (8009b48 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80099ee:	430b      	orrs	r3, r1
 80099f0:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80099f2:	e003      	b.n	80099fc <HAL_RCCEx_PeriphCLKConfig+0x7c4>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80099f4:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80099f8:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- RTC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80099fc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009a00:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009a04:	f402 0380 	and.w	r3, r2, #4194304	@ 0x400000
 8009a08:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8009a0c:	2300      	movs	r3, #0
 8009a0e:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8009a12:	e9d7 1232 	ldrd	r1, r2, [r7, #200]	@ 0xc8
 8009a16:	460b      	mov	r3, r1
 8009a18:	4313      	orrs	r3, r2
 8009a1a:	f000 809f 	beq.w	8009b5c <HAL_RCCEx_PeriphCLKConfig+0x924>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8009a1e:	4b4b      	ldr	r3, [pc, #300]	@ (8009b4c <HAL_RCCEx_PeriphCLKConfig+0x914>)
 8009a20:	681b      	ldr	r3, [r3, #0]
 8009a22:	4a4a      	ldr	r2, [pc, #296]	@ (8009b4c <HAL_RCCEx_PeriphCLKConfig+0x914>)
 8009a24:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8009a28:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8009a2a:	f7f9 faa9 	bl	8002f80 <HAL_GetTick>
 8009a2e:	f8c7 0120 	str.w	r0, [r7, #288]	@ 0x120

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8009a32:	e00b      	b.n	8009a4c <HAL_RCCEx_PeriphCLKConfig+0x814>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8009a34:	f7f9 faa4 	bl	8002f80 <HAL_GetTick>
 8009a38:	4602      	mov	r2, r0
 8009a3a:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 8009a3e:	1ad3      	subs	r3, r2, r3
 8009a40:	2b64      	cmp	r3, #100	@ 0x64
 8009a42:	d903      	bls.n	8009a4c <HAL_RCCEx_PeriphCLKConfig+0x814>
      {
        ret = HAL_TIMEOUT;
 8009a44:	2303      	movs	r3, #3
 8009a46:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8009a4a:	e005      	b.n	8009a58 <HAL_RCCEx_PeriphCLKConfig+0x820>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8009a4c:	4b3f      	ldr	r3, [pc, #252]	@ (8009b4c <HAL_RCCEx_PeriphCLKConfig+0x914>)
 8009a4e:	681b      	ldr	r3, [r3, #0]
 8009a50:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8009a54:	2b00      	cmp	r3, #0
 8009a56:	d0ed      	beq.n	8009a34 <HAL_RCCEx_PeriphCLKConfig+0x7fc>
      }
    }

    if (ret == HAL_OK)
 8009a58:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8009a5c:	2b00      	cmp	r3, #0
 8009a5e:	d179      	bne.n	8009b54 <HAL_RCCEx_PeriphCLKConfig+0x91c>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((RCC->BDCR & RCC_BDCR_RTCSEL) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL))
 8009a60:	4b39      	ldr	r3, [pc, #228]	@ (8009b48 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8009a62:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8009a64:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009a68:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8009a6c:	4053      	eors	r3, r2
 8009a6e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8009a72:	2b00      	cmp	r3, #0
 8009a74:	d015      	beq.n	8009aa2 <HAL_RCCEx_PeriphCLKConfig+0x86a>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpreg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8009a76:	4b34      	ldr	r3, [pc, #208]	@ (8009b48 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8009a78:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8009a7a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8009a7e:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8009a82:	4b31      	ldr	r3, [pc, #196]	@ (8009b48 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8009a84:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8009a86:	4a30      	ldr	r2, [pc, #192]	@ (8009b48 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8009a88:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8009a8c:	6713      	str	r3, [r2, #112]	@ 0x70
        __HAL_RCC_BACKUPRESET_RELEASE();
 8009a8e:	4b2e      	ldr	r3, [pc, #184]	@ (8009b48 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8009a90:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8009a92:	4a2d      	ldr	r2, [pc, #180]	@ (8009b48 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8009a94:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8009a98:	6713      	str	r3, [r2, #112]	@ 0x70
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpreg;
 8009a9a:	4a2b      	ldr	r2, [pc, #172]	@ (8009b48 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8009a9c:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8009aa0:	6713      	str	r3, [r2, #112]	@ 0x70
      }

      /* If LSE is selected as RTC clock source (and enabled prior to Backup Domain reset), wait for LSE reactivation */
      if (PeriphClkInit->RTCClockSelection == RCC_RTCCLKSOURCE_LSE)
 8009aa2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009aa6:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8009aaa:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8009aae:	d118      	bne.n	8009ae2 <HAL_RCCEx_PeriphCLKConfig+0x8aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009ab0:	f7f9 fa66 	bl	8002f80 <HAL_GetTick>
 8009ab4:	f8c7 0120 	str.w	r0, [r7, #288]	@ 0x120

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8009ab8:	e00d      	b.n	8009ad6 <HAL_RCCEx_PeriphCLKConfig+0x89e>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8009aba:	f7f9 fa61 	bl	8002f80 <HAL_GetTick>
 8009abe:	4602      	mov	r2, r0
 8009ac0:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 8009ac4:	1ad2      	subs	r2, r2, r3
 8009ac6:	f241 3388 	movw	r3, #5000	@ 0x1388
 8009aca:	429a      	cmp	r2, r3
 8009acc:	d903      	bls.n	8009ad6 <HAL_RCCEx_PeriphCLKConfig+0x89e>
          {
            ret = HAL_TIMEOUT;
 8009ace:	2303      	movs	r3, #3
 8009ad0:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
            break;
 8009ad4:	e005      	b.n	8009ae2 <HAL_RCCEx_PeriphCLKConfig+0x8aa>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8009ad6:	4b1c      	ldr	r3, [pc, #112]	@ (8009b48 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8009ad8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8009ada:	f003 0302 	and.w	r3, r3, #2
 8009ade:	2b00      	cmp	r3, #0
 8009ae0:	d0eb      	beq.n	8009aba <HAL_RCCEx_PeriphCLKConfig+0x882>
          }
        }
      }

      if (ret == HAL_OK)
 8009ae2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8009ae6:	2b00      	cmp	r3, #0
 8009ae8:	d129      	bne.n	8009b3e <HAL_RCCEx_PeriphCLKConfig+0x906>
      {
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8009aea:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009aee:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8009af2:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8009af6:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8009afa:	d10e      	bne.n	8009b1a <HAL_RCCEx_PeriphCLKConfig+0x8e2>
 8009afc:	4b12      	ldr	r3, [pc, #72]	@ (8009b48 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8009afe:	691b      	ldr	r3, [r3, #16]
 8009b00:	f423 517c 	bic.w	r1, r3, #16128	@ 0x3f00
 8009b04:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009b08:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8009b0c:	091a      	lsrs	r2, r3, #4
 8009b0e:	4b10      	ldr	r3, [pc, #64]	@ (8009b50 <HAL_RCCEx_PeriphCLKConfig+0x918>)
 8009b10:	4013      	ands	r3, r2
 8009b12:	4a0d      	ldr	r2, [pc, #52]	@ (8009b48 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8009b14:	430b      	orrs	r3, r1
 8009b16:	6113      	str	r3, [r2, #16]
 8009b18:	e005      	b.n	8009b26 <HAL_RCCEx_PeriphCLKConfig+0x8ee>
 8009b1a:	4b0b      	ldr	r3, [pc, #44]	@ (8009b48 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8009b1c:	691b      	ldr	r3, [r3, #16]
 8009b1e:	4a0a      	ldr	r2, [pc, #40]	@ (8009b48 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8009b20:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8009b24:	6113      	str	r3, [r2, #16]
 8009b26:	4b08      	ldr	r3, [pc, #32]	@ (8009b48 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8009b28:	6f19      	ldr	r1, [r3, #112]	@ 0x70
 8009b2a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009b2e:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8009b32:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8009b36:	4a04      	ldr	r2, [pc, #16]	@ (8009b48 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8009b38:	430b      	orrs	r3, r1
 8009b3a:	6713      	str	r3, [r2, #112]	@ 0x70
 8009b3c:	e00e      	b.n	8009b5c <HAL_RCCEx_PeriphCLKConfig+0x924>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8009b3e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8009b42:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
 8009b46:	e009      	b.n	8009b5c <HAL_RCCEx_PeriphCLKConfig+0x924>
 8009b48:	58024400 	.word	0x58024400
 8009b4c:	58024800 	.word	0x58024800
 8009b50:	00ffffcf 	.word	0x00ffffcf
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8009b54:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8009b58:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }


  /*-------------------------- USART1/6 configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 8009b5c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009b60:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009b64:	f002 0301 	and.w	r3, r2, #1
 8009b68:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8009b6c:	2300      	movs	r3, #0
 8009b6e:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8009b72:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8009b76:	460b      	mov	r3, r1
 8009b78:	4313      	orrs	r3, r2
 8009b7a:	f000 8089 	beq.w	8009c90 <HAL_RCCEx_PeriphCLKConfig+0xa58>
  {
    switch (PeriphClkInit->Usart16ClockSelection)
 8009b7e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009b82:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8009b84:	2b28      	cmp	r3, #40	@ 0x28
 8009b86:	d86b      	bhi.n	8009c60 <HAL_RCCEx_PeriphCLKConfig+0xa28>
 8009b88:	a201      	add	r2, pc, #4	@ (adr r2, 8009b90 <HAL_RCCEx_PeriphCLKConfig+0x958>)
 8009b8a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009b8e:	bf00      	nop
 8009b90:	08009c69 	.word	0x08009c69
 8009b94:	08009c61 	.word	0x08009c61
 8009b98:	08009c61 	.word	0x08009c61
 8009b9c:	08009c61 	.word	0x08009c61
 8009ba0:	08009c61 	.word	0x08009c61
 8009ba4:	08009c61 	.word	0x08009c61
 8009ba8:	08009c61 	.word	0x08009c61
 8009bac:	08009c61 	.word	0x08009c61
 8009bb0:	08009c35 	.word	0x08009c35
 8009bb4:	08009c61 	.word	0x08009c61
 8009bb8:	08009c61 	.word	0x08009c61
 8009bbc:	08009c61 	.word	0x08009c61
 8009bc0:	08009c61 	.word	0x08009c61
 8009bc4:	08009c61 	.word	0x08009c61
 8009bc8:	08009c61 	.word	0x08009c61
 8009bcc:	08009c61 	.word	0x08009c61
 8009bd0:	08009c4b 	.word	0x08009c4b
 8009bd4:	08009c61 	.word	0x08009c61
 8009bd8:	08009c61 	.word	0x08009c61
 8009bdc:	08009c61 	.word	0x08009c61
 8009be0:	08009c61 	.word	0x08009c61
 8009be4:	08009c61 	.word	0x08009c61
 8009be8:	08009c61 	.word	0x08009c61
 8009bec:	08009c61 	.word	0x08009c61
 8009bf0:	08009c69 	.word	0x08009c69
 8009bf4:	08009c61 	.word	0x08009c61
 8009bf8:	08009c61 	.word	0x08009c61
 8009bfc:	08009c61 	.word	0x08009c61
 8009c00:	08009c61 	.word	0x08009c61
 8009c04:	08009c61 	.word	0x08009c61
 8009c08:	08009c61 	.word	0x08009c61
 8009c0c:	08009c61 	.word	0x08009c61
 8009c10:	08009c69 	.word	0x08009c69
 8009c14:	08009c61 	.word	0x08009c61
 8009c18:	08009c61 	.word	0x08009c61
 8009c1c:	08009c61 	.word	0x08009c61
 8009c20:	08009c61 	.word	0x08009c61
 8009c24:	08009c61 	.word	0x08009c61
 8009c28:	08009c61 	.word	0x08009c61
 8009c2c:	08009c61 	.word	0x08009c61
 8009c30:	08009c69 	.word	0x08009c69
      case RCC_USART16CLKSOURCE_PCLK2: /* CD/D2 PCLK2 as clock source for USART1/6 */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      case RCC_USART16CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART1/6 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8009c34:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009c38:	3308      	adds	r3, #8
 8009c3a:	2101      	movs	r1, #1
 8009c3c:	4618      	mov	r0, r3
 8009c3e:	f001 fe95 	bl	800b96c <RCCEx_PLL2_Config>
 8009c42:	4603      	mov	r3, r0
 8009c44:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 8009c48:	e00f      	b.n	8009c6a <HAL_RCCEx_PeriphCLKConfig+0xa32>

      case RCC_USART16CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART1/6 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8009c4a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009c4e:	3328      	adds	r3, #40	@ 0x28
 8009c50:	2101      	movs	r1, #1
 8009c52:	4618      	mov	r0, r3
 8009c54:	f001 ff3c 	bl	800bad0 <RCCEx_PLL3_Config>
 8009c58:	4603      	mov	r3, r0
 8009c5a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 8009c5e:	e004      	b.n	8009c6a <HAL_RCCEx_PeriphCLKConfig+0xa32>
        /* LSE,  oscillator is used as source of USART1/6 clock */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8009c60:	2301      	movs	r3, #1
 8009c62:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8009c66:	e000      	b.n	8009c6a <HAL_RCCEx_PeriphCLKConfig+0xa32>
        break;
 8009c68:	bf00      	nop
    }

    if (ret == HAL_OK)
 8009c6a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8009c6e:	2b00      	cmp	r3, #0
 8009c70:	d10a      	bne.n	8009c88 <HAL_RCCEx_PeriphCLKConfig+0xa50>
    {
      /* Set the source of USART1/6 clock */
      __HAL_RCC_USART16_CONFIG(PeriphClkInit->Usart16ClockSelection);
 8009c72:	4bbf      	ldr	r3, [pc, #764]	@ (8009f70 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8009c74:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009c76:	f023 0138 	bic.w	r1, r3, #56	@ 0x38
 8009c7a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009c7e:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8009c80:	4abb      	ldr	r2, [pc, #748]	@ (8009f70 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8009c82:	430b      	orrs	r3, r1
 8009c84:	6553      	str	r3, [r2, #84]	@ 0x54
 8009c86:	e003      	b.n	8009c90 <HAL_RCCEx_PeriphCLKConfig+0xa58>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8009c88:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8009c8c:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*-------------------------- USART2/3/4/5/7/8 Configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
 8009c90:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009c94:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009c98:	f002 0302 	and.w	r3, r2, #2
 8009c9c:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8009ca0:	2300      	movs	r3, #0
 8009ca2:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 8009ca6:	e9d7 122e 	ldrd	r1, r2, [r7, #184]	@ 0xb8
 8009caa:	460b      	mov	r3, r1
 8009cac:	4313      	orrs	r3, r2
 8009cae:	d041      	beq.n	8009d34 <HAL_RCCEx_PeriphCLKConfig+0xafc>
  {
    switch (PeriphClkInit->Usart234578ClockSelection)
 8009cb0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009cb4:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8009cb6:	2b05      	cmp	r3, #5
 8009cb8:	d824      	bhi.n	8009d04 <HAL_RCCEx_PeriphCLKConfig+0xacc>
 8009cba:	a201      	add	r2, pc, #4	@ (adr r2, 8009cc0 <HAL_RCCEx_PeriphCLKConfig+0xa88>)
 8009cbc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009cc0:	08009d0d 	.word	0x08009d0d
 8009cc4:	08009cd9 	.word	0x08009cd9
 8009cc8:	08009cef 	.word	0x08009cef
 8009ccc:	08009d0d 	.word	0x08009d0d
 8009cd0:	08009d0d 	.word	0x08009d0d
 8009cd4:	08009d0d 	.word	0x08009d0d
      case RCC_USART234578CLKSOURCE_PCLK1: /* CD/D2 PCLK1 as clock source for USART2/3/4/5/7/8 */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      case RCC_USART234578CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8009cd8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009cdc:	3308      	adds	r3, #8
 8009cde:	2101      	movs	r1, #1
 8009ce0:	4618      	mov	r0, r3
 8009ce2:	f001 fe43 	bl	800b96c <RCCEx_PLL2_Config>
 8009ce6:	4603      	mov	r3, r0
 8009ce8:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 8009cec:	e00f      	b.n	8009d0e <HAL_RCCEx_PeriphCLKConfig+0xad6>

      case RCC_USART234578CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8009cee:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009cf2:	3328      	adds	r3, #40	@ 0x28
 8009cf4:	2101      	movs	r1, #1
 8009cf6:	4618      	mov	r0, r3
 8009cf8:	f001 feea 	bl	800bad0 <RCCEx_PLL3_Config>
 8009cfc:	4603      	mov	r3, r0
 8009cfe:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 8009d02:	e004      	b.n	8009d0e <HAL_RCCEx_PeriphCLKConfig+0xad6>
        /* LSE,  oscillator is used as source of USART2/3/4/5/7/8 clock */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8009d04:	2301      	movs	r3, #1
 8009d06:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8009d0a:	e000      	b.n	8009d0e <HAL_RCCEx_PeriphCLKConfig+0xad6>
        break;
 8009d0c:	bf00      	nop
    }

    if (ret == HAL_OK)
 8009d0e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8009d12:	2b00      	cmp	r3, #0
 8009d14:	d10a      	bne.n	8009d2c <HAL_RCCEx_PeriphCLKConfig+0xaf4>
    {
      /* Set the source of USART2/3/4/5/7/8 clock */
      __HAL_RCC_USART234578_CONFIG(PeriphClkInit->Usart234578ClockSelection);
 8009d16:	4b96      	ldr	r3, [pc, #600]	@ (8009f70 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8009d18:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009d1a:	f023 0107 	bic.w	r1, r3, #7
 8009d1e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009d22:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8009d24:	4a92      	ldr	r2, [pc, #584]	@ (8009f70 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8009d26:	430b      	orrs	r3, r1
 8009d28:	6553      	str	r3, [r2, #84]	@ 0x54
 8009d2a:	e003      	b.n	8009d34 <HAL_RCCEx_PeriphCLKConfig+0xafc>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8009d2c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8009d30:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*-------------------------- LPUART1 Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8009d34:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009d38:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009d3c:	f002 0304 	and.w	r3, r2, #4
 8009d40:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8009d44:	2300      	movs	r3, #0
 8009d46:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8009d4a:	e9d7 122c 	ldrd	r1, r2, [r7, #176]	@ 0xb0
 8009d4e:	460b      	mov	r3, r1
 8009d50:	4313      	orrs	r3, r2
 8009d52:	d044      	beq.n	8009dde <HAL_RCCEx_PeriphCLKConfig+0xba6>
  {
    switch (PeriphClkInit->Lpuart1ClockSelection)
 8009d54:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009d58:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8009d5c:	2b05      	cmp	r3, #5
 8009d5e:	d825      	bhi.n	8009dac <HAL_RCCEx_PeriphCLKConfig+0xb74>
 8009d60:	a201      	add	r2, pc, #4	@ (adr r2, 8009d68 <HAL_RCCEx_PeriphCLKConfig+0xb30>)
 8009d62:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009d66:	bf00      	nop
 8009d68:	08009db5 	.word	0x08009db5
 8009d6c:	08009d81 	.word	0x08009d81
 8009d70:	08009d97 	.word	0x08009d97
 8009d74:	08009db5 	.word	0x08009db5
 8009d78:	08009db5 	.word	0x08009db5
 8009d7c:	08009db5 	.word	0x08009db5
      case RCC_LPUART1CLKSOURCE_PCLK4: /* SRD/D3 PCLK1 (PCLK4) as clock source for LPUART1 */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPUART1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPUART1 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8009d80:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009d84:	3308      	adds	r3, #8
 8009d86:	2101      	movs	r1, #1
 8009d88:	4618      	mov	r0, r3
 8009d8a:	f001 fdef 	bl	800b96c <RCCEx_PLL2_Config>
 8009d8e:	4603      	mov	r3, r0
 8009d90:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 8009d94:	e00f      	b.n	8009db6 <HAL_RCCEx_PeriphCLKConfig+0xb7e>

      case RCC_LPUART1CLKSOURCE_PLL3: /* PLL3 is used as clock source for LPUART1 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8009d96:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009d9a:	3328      	adds	r3, #40	@ 0x28
 8009d9c:	2101      	movs	r1, #1
 8009d9e:	4618      	mov	r0, r3
 8009da0:	f001 fe96 	bl	800bad0 <RCCEx_PLL3_Config>
 8009da4:	4603      	mov	r3, r0
 8009da6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 8009daa:	e004      	b.n	8009db6 <HAL_RCCEx_PeriphCLKConfig+0xb7e>
        /* LSE,  oscillator is used as source of LPUART1 clock */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8009dac:	2301      	movs	r3, #1
 8009dae:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8009db2:	e000      	b.n	8009db6 <HAL_RCCEx_PeriphCLKConfig+0xb7e>
        break;
 8009db4:	bf00      	nop
    }

    if (ret == HAL_OK)
 8009db6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8009dba:	2b00      	cmp	r3, #0
 8009dbc:	d10b      	bne.n	8009dd6 <HAL_RCCEx_PeriphCLKConfig+0xb9e>
    {
      /* Set the source of LPUART1 clock */
      __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8009dbe:	4b6c      	ldr	r3, [pc, #432]	@ (8009f70 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8009dc0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009dc2:	f023 0107 	bic.w	r1, r3, #7
 8009dc6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009dca:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8009dce:	4a68      	ldr	r2, [pc, #416]	@ (8009f70 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8009dd0:	430b      	orrs	r3, r1
 8009dd2:	6593      	str	r3, [r2, #88]	@ 0x58
 8009dd4:	e003      	b.n	8009dde <HAL_RCCEx_PeriphCLKConfig+0xba6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8009dd6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8009dda:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8009dde:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009de2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009de6:	f002 0320 	and.w	r3, r2, #32
 8009dea:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8009dee:	2300      	movs	r3, #0
 8009df0:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8009df4:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8009df8:	460b      	mov	r3, r1
 8009dfa:	4313      	orrs	r3, r2
 8009dfc:	d055      	beq.n	8009eaa <HAL_RCCEx_PeriphCLKConfig+0xc72>
  {
    switch (PeriphClkInit->Lptim1ClockSelection)
 8009dfe:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009e02:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009e06:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8009e0a:	d033      	beq.n	8009e74 <HAL_RCCEx_PeriphCLKConfig+0xc3c>
 8009e0c:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8009e10:	d82c      	bhi.n	8009e6c <HAL_RCCEx_PeriphCLKConfig+0xc34>
 8009e12:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8009e16:	d02f      	beq.n	8009e78 <HAL_RCCEx_PeriphCLKConfig+0xc40>
 8009e18:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8009e1c:	d826      	bhi.n	8009e6c <HAL_RCCEx_PeriphCLKConfig+0xc34>
 8009e1e:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8009e22:	d02b      	beq.n	8009e7c <HAL_RCCEx_PeriphCLKConfig+0xc44>
 8009e24:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8009e28:	d820      	bhi.n	8009e6c <HAL_RCCEx_PeriphCLKConfig+0xc34>
 8009e2a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8009e2e:	d012      	beq.n	8009e56 <HAL_RCCEx_PeriphCLKConfig+0xc1e>
 8009e30:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8009e34:	d81a      	bhi.n	8009e6c <HAL_RCCEx_PeriphCLKConfig+0xc34>
 8009e36:	2b00      	cmp	r3, #0
 8009e38:	d022      	beq.n	8009e80 <HAL_RCCEx_PeriphCLKConfig+0xc48>
 8009e3a:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8009e3e:	d115      	bne.n	8009e6c <HAL_RCCEx_PeriphCLKConfig+0xc34>
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8009e40:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009e44:	3308      	adds	r3, #8
 8009e46:	2100      	movs	r1, #0
 8009e48:	4618      	mov	r0, r3
 8009e4a:	f001 fd8f 	bl	800b96c <RCCEx_PLL2_Config>
 8009e4e:	4603      	mov	r3, r0
 8009e50:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 8009e54:	e015      	b.n	8009e82 <HAL_RCCEx_PeriphCLKConfig+0xc4a>

      case RCC_LPTIM1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8009e56:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009e5a:	3328      	adds	r3, #40	@ 0x28
 8009e5c:	2102      	movs	r1, #2
 8009e5e:	4618      	mov	r0, r3
 8009e60:	f001 fe36 	bl	800bad0 <RCCEx_PLL3_Config>
 8009e64:	4603      	mov	r3, r0
 8009e66:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 8009e6a:	e00a      	b.n	8009e82 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM1 clock */
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8009e6c:	2301      	movs	r3, #1
 8009e6e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8009e72:	e006      	b.n	8009e82 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 8009e74:	bf00      	nop
 8009e76:	e004      	b.n	8009e82 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 8009e78:	bf00      	nop
 8009e7a:	e002      	b.n	8009e82 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 8009e7c:	bf00      	nop
 8009e7e:	e000      	b.n	8009e82 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 8009e80:	bf00      	nop
    }

    if (ret == HAL_OK)
 8009e82:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8009e86:	2b00      	cmp	r3, #0
 8009e88:	d10b      	bne.n	8009ea2 <HAL_RCCEx_PeriphCLKConfig+0xc6a>
    {
      /* Set the source of LPTIM1 clock*/
      __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8009e8a:	4b39      	ldr	r3, [pc, #228]	@ (8009f70 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8009e8c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009e8e:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 8009e92:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009e96:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009e9a:	4a35      	ldr	r2, [pc, #212]	@ (8009f70 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8009e9c:	430b      	orrs	r3, r1
 8009e9e:	6553      	str	r3, [r2, #84]	@ 0x54
 8009ea0:	e003      	b.n	8009eaa <HAL_RCCEx_PeriphCLKConfig+0xc72>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8009ea2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8009ea6:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 8009eaa:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009eae:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009eb2:	f002 0340 	and.w	r3, r2, #64	@ 0x40
 8009eb6:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8009eba:	2300      	movs	r3, #0
 8009ebc:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 8009ec0:	e9d7 1228 	ldrd	r1, r2, [r7, #160]	@ 0xa0
 8009ec4:	460b      	mov	r3, r1
 8009ec6:	4313      	orrs	r3, r2
 8009ec8:	d058      	beq.n	8009f7c <HAL_RCCEx_PeriphCLKConfig+0xd44>
  {
    switch (PeriphClkInit->Lptim2ClockSelection)
 8009eca:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009ece:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8009ed2:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 8009ed6:	d033      	beq.n	8009f40 <HAL_RCCEx_PeriphCLKConfig+0xd08>
 8009ed8:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 8009edc:	d82c      	bhi.n	8009f38 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 8009ede:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8009ee2:	d02f      	beq.n	8009f44 <HAL_RCCEx_PeriphCLKConfig+0xd0c>
 8009ee4:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8009ee8:	d826      	bhi.n	8009f38 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 8009eea:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8009eee:	d02b      	beq.n	8009f48 <HAL_RCCEx_PeriphCLKConfig+0xd10>
 8009ef0:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8009ef4:	d820      	bhi.n	8009f38 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 8009ef6:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8009efa:	d012      	beq.n	8009f22 <HAL_RCCEx_PeriphCLKConfig+0xcea>
 8009efc:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8009f00:	d81a      	bhi.n	8009f38 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 8009f02:	2b00      	cmp	r3, #0
 8009f04:	d022      	beq.n	8009f4c <HAL_RCCEx_PeriphCLKConfig+0xd14>
 8009f06:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8009f0a:	d115      	bne.n	8009f38 <HAL_RCCEx_PeriphCLKConfig+0xd00>
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM2CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8009f0c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009f10:	3308      	adds	r3, #8
 8009f12:	2100      	movs	r1, #0
 8009f14:	4618      	mov	r0, r3
 8009f16:	f001 fd29 	bl	800b96c <RCCEx_PLL2_Config>
 8009f1a:	4603      	mov	r3, r0
 8009f1c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 8009f20:	e015      	b.n	8009f4e <HAL_RCCEx_PeriphCLKConfig+0xd16>

      case RCC_LPTIM2CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8009f22:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009f26:	3328      	adds	r3, #40	@ 0x28
 8009f28:	2102      	movs	r1, #2
 8009f2a:	4618      	mov	r0, r3
 8009f2c:	f001 fdd0 	bl	800bad0 <RCCEx_PLL3_Config>
 8009f30:	4603      	mov	r3, r0
 8009f32:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 8009f36:	e00a      	b.n	8009f4e <HAL_RCCEx_PeriphCLKConfig+0xd16>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM2 clock */
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8009f38:	2301      	movs	r3, #1
 8009f3a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8009f3e:	e006      	b.n	8009f4e <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 8009f40:	bf00      	nop
 8009f42:	e004      	b.n	8009f4e <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 8009f44:	bf00      	nop
 8009f46:	e002      	b.n	8009f4e <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 8009f48:	bf00      	nop
 8009f4a:	e000      	b.n	8009f4e <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 8009f4c:	bf00      	nop
    }

    if (ret == HAL_OK)
 8009f4e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8009f52:	2b00      	cmp	r3, #0
 8009f54:	d10e      	bne.n	8009f74 <HAL_RCCEx_PeriphCLKConfig+0xd3c>
    {
      /* Set the source of LPTIM2 clock*/
      __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8009f56:	4b06      	ldr	r3, [pc, #24]	@ (8009f70 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8009f58:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009f5a:	f423 51e0 	bic.w	r1, r3, #7168	@ 0x1c00
 8009f5e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009f62:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8009f66:	4a02      	ldr	r2, [pc, #8]	@ (8009f70 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8009f68:	430b      	orrs	r3, r1
 8009f6a:	6593      	str	r3, [r2, #88]	@ 0x58
 8009f6c:	e006      	b.n	8009f7c <HAL_RCCEx_PeriphCLKConfig+0xd44>
 8009f6e:	bf00      	nop
 8009f70:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8009f74:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8009f78:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM345 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM345) == RCC_PERIPHCLK_LPTIM345)
 8009f7c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009f80:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009f84:	f002 0380 	and.w	r3, r2, #128	@ 0x80
 8009f88:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8009f8c:	2300      	movs	r3, #0
 8009f8e:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8009f92:	e9d7 1226 	ldrd	r1, r2, [r7, #152]	@ 0x98
 8009f96:	460b      	mov	r3, r1
 8009f98:	4313      	orrs	r3, r2
 8009f9a:	d055      	beq.n	800a048 <HAL_RCCEx_PeriphCLKConfig+0xe10>
  {
    switch (PeriphClkInit->Lptim345ClockSelection)
 8009f9c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009fa0:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8009fa4:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 8009fa8:	d033      	beq.n	800a012 <HAL_RCCEx_PeriphCLKConfig+0xdda>
 8009faa:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 8009fae:	d82c      	bhi.n	800a00a <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 8009fb0:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8009fb4:	d02f      	beq.n	800a016 <HAL_RCCEx_PeriphCLKConfig+0xdde>
 8009fb6:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8009fba:	d826      	bhi.n	800a00a <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 8009fbc:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 8009fc0:	d02b      	beq.n	800a01a <HAL_RCCEx_PeriphCLKConfig+0xde2>
 8009fc2:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 8009fc6:	d820      	bhi.n	800a00a <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 8009fc8:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8009fcc:	d012      	beq.n	8009ff4 <HAL_RCCEx_PeriphCLKConfig+0xdbc>
 8009fce:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8009fd2:	d81a      	bhi.n	800a00a <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 8009fd4:	2b00      	cmp	r3, #0
 8009fd6:	d022      	beq.n	800a01e <HAL_RCCEx_PeriphCLKConfig+0xde6>
 8009fd8:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8009fdc:	d115      	bne.n	800a00a <HAL_RCCEx_PeriphCLKConfig+0xdd2>
      case RCC_LPTIM345CLKSOURCE_PCLK4:      /* SRD/D3 PCLK1 (PCLK4) as clock source for LPTIM3/4/5 */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM345CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8009fde:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009fe2:	3308      	adds	r3, #8
 8009fe4:	2100      	movs	r1, #0
 8009fe6:	4618      	mov	r0, r3
 8009fe8:	f001 fcc0 	bl	800b96c <RCCEx_PLL2_Config>
 8009fec:	4603      	mov	r3, r0
 8009fee:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 8009ff2:	e015      	b.n	800a020 <HAL_RCCEx_PeriphCLKConfig+0xde8>

      case RCC_LPTIM345CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8009ff4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009ff8:	3328      	adds	r3, #40	@ 0x28
 8009ffa:	2102      	movs	r1, #2
 8009ffc:	4618      	mov	r0, r3
 8009ffe:	f001 fd67 	bl	800bad0 <RCCEx_PLL3_Config>
 800a002:	4603      	mov	r3, r0
 800a004:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 800a008:	e00a      	b.n	800a020 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM3/4/5 clock */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800a00a:	2301      	movs	r3, #1
 800a00c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800a010:	e006      	b.n	800a020 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 800a012:	bf00      	nop
 800a014:	e004      	b.n	800a020 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 800a016:	bf00      	nop
 800a018:	e002      	b.n	800a020 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 800a01a:	bf00      	nop
 800a01c:	e000      	b.n	800a020 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 800a01e:	bf00      	nop
    }

    if (ret == HAL_OK)
 800a020:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800a024:	2b00      	cmp	r3, #0
 800a026:	d10b      	bne.n	800a040 <HAL_RCCEx_PeriphCLKConfig+0xe08>
    {
      /* Set the source of LPTIM3/4/5 clock */
      __HAL_RCC_LPTIM345_CONFIG(PeriphClkInit->Lptim345ClockSelection);
 800a028:	4ba1      	ldr	r3, [pc, #644]	@ (800a2b0 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800a02a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a02c:	f423 4160 	bic.w	r1, r3, #57344	@ 0xe000
 800a030:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a034:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 800a038:	4a9d      	ldr	r2, [pc, #628]	@ (800a2b0 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800a03a:	430b      	orrs	r3, r1
 800a03c:	6593      	str	r3, [r2, #88]	@ 0x58
 800a03e:	e003      	b.n	800a048 <HAL_RCCEx_PeriphCLKConfig+0xe10>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800a040:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800a044:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126

    __HAL_RCC_I2C1235_CONFIG(PeriphClkInit->I2c1235ClockSelection);

  }
#else
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C123) == RCC_PERIPHCLK_I2C123)
 800a048:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a04c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a050:	f002 0308 	and.w	r3, r2, #8
 800a054:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800a058:	2300      	movs	r3, #0
 800a05a:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800a05e:	e9d7 1224 	ldrd	r1, r2, [r7, #144]	@ 0x90
 800a062:	460b      	mov	r3, r1
 800a064:	4313      	orrs	r3, r2
 800a066:	d01e      	beq.n	800a0a6 <HAL_RCCEx_PeriphCLKConfig+0xe6e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C123CLKSOURCE(PeriphClkInit->I2c123ClockSelection));

    if ((PeriphClkInit->I2c123ClockSelection) == RCC_I2C123CLKSOURCE_PLL3)
 800a068:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a06c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800a070:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800a074:	d10c      	bne.n	800a090 <HAL_RCCEx_PeriphCLKConfig+0xe58>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 800a076:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a07a:	3328      	adds	r3, #40	@ 0x28
 800a07c:	2102      	movs	r1, #2
 800a07e:	4618      	mov	r0, r3
 800a080:	f001 fd26 	bl	800bad0 <RCCEx_PLL3_Config>
 800a084:	4603      	mov	r3, r0
 800a086:	2b00      	cmp	r3, #0
 800a088:	d002      	beq.n	800a090 <HAL_RCCEx_PeriphCLKConfig+0xe58>
      {
        status = HAL_ERROR;
 800a08a:	2301      	movs	r3, #1
 800a08c:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
      }
    }

    __HAL_RCC_I2C123_CONFIG(PeriphClkInit->I2c123ClockSelection);
 800a090:	4b87      	ldr	r3, [pc, #540]	@ (800a2b0 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800a092:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800a094:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 800a098:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a09c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800a0a0:	4a83      	ldr	r2, [pc, #524]	@ (800a2b0 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800a0a2:	430b      	orrs	r3, r1
 800a0a4:	6553      	str	r3, [r2, #84]	@ 0x54

  }
#endif /* I2C5 */

  /*------------------------------ I2C4 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 800a0a6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a0aa:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a0ae:	f002 0310 	and.w	r3, r2, #16
 800a0b2:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800a0b6:	2300      	movs	r3, #0
 800a0b8:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 800a0bc:	e9d7 1222 	ldrd	r1, r2, [r7, #136]	@ 0x88
 800a0c0:	460b      	mov	r3, r1
 800a0c2:	4313      	orrs	r3, r2
 800a0c4:	d01e      	beq.n	800a104 <HAL_RCCEx_PeriphCLKConfig+0xecc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    if ((PeriphClkInit->I2c4ClockSelection) == RCC_I2C4CLKSOURCE_PLL3)
 800a0c6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a0ca:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800a0ce:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800a0d2:	d10c      	bne.n	800a0ee <HAL_RCCEx_PeriphCLKConfig+0xeb6>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 800a0d4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a0d8:	3328      	adds	r3, #40	@ 0x28
 800a0da:	2102      	movs	r1, #2
 800a0dc:	4618      	mov	r0, r3
 800a0de:	f001 fcf7 	bl	800bad0 <RCCEx_PLL3_Config>
 800a0e2:	4603      	mov	r3, r0
 800a0e4:	2b00      	cmp	r3, #0
 800a0e6:	d002      	beq.n	800a0ee <HAL_RCCEx_PeriphCLKConfig+0xeb6>
      {
        status = HAL_ERROR;
 800a0e8:	2301      	movs	r3, #1
 800a0ea:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
      }
    }

    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 800a0ee:	4b70      	ldr	r3, [pc, #448]	@ (800a2b0 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800a0f0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a0f2:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 800a0f6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a0fa:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800a0fe:	4a6c      	ldr	r2, [pc, #432]	@ (800a2b0 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800a100:	430b      	orrs	r3, r1
 800a102:	6593      	str	r3, [r2, #88]	@ 0x58

  }

  /*---------------------------- ADC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 800a104:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a108:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a10c:	f402 2300 	and.w	r3, r2, #524288	@ 0x80000
 800a110:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800a114:	2300      	movs	r3, #0
 800a116:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800a11a:	e9d7 1220 	ldrd	r1, r2, [r7, #128]	@ 0x80
 800a11e:	460b      	mov	r3, r1
 800a120:	4313      	orrs	r3, r2
 800a122:	d03e      	beq.n	800a1a2 <HAL_RCCEx_PeriphCLKConfig+0xf6a>
  {
    switch (PeriphClkInit->AdcClockSelection)
 800a124:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a128:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 800a12c:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800a130:	d022      	beq.n	800a178 <HAL_RCCEx_PeriphCLKConfig+0xf40>
 800a132:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800a136:	d81b      	bhi.n	800a170 <HAL_RCCEx_PeriphCLKConfig+0xf38>
 800a138:	2b00      	cmp	r3, #0
 800a13a:	d003      	beq.n	800a144 <HAL_RCCEx_PeriphCLKConfig+0xf0c>
 800a13c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800a140:	d00b      	beq.n	800a15a <HAL_RCCEx_PeriphCLKConfig+0xf22>
 800a142:	e015      	b.n	800a170 <HAL_RCCEx_PeriphCLKConfig+0xf38>
    {

      case RCC_ADCCLKSOURCE_PLL2: /* PLL2 is used as clock source for ADC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800a144:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a148:	3308      	adds	r3, #8
 800a14a:	2100      	movs	r1, #0
 800a14c:	4618      	mov	r0, r3
 800a14e:	f001 fc0d 	bl	800b96c <RCCEx_PLL2_Config>
 800a152:	4603      	mov	r3, r0
 800a154:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* ADC clock source configuration done later after clock selection check */
        break;
 800a158:	e00f      	b.n	800a17a <HAL_RCCEx_PeriphCLKConfig+0xf42>

      case RCC_ADCCLKSOURCE_PLL3:  /* PLL3 is used as clock source for ADC*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800a15a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a15e:	3328      	adds	r3, #40	@ 0x28
 800a160:	2102      	movs	r1, #2
 800a162:	4618      	mov	r0, r3
 800a164:	f001 fcb4 	bl	800bad0 <RCCEx_PLL3_Config>
 800a168:	4603      	mov	r3, r0
 800a16a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* ADC clock source configuration done later after clock selection check */
        break;
 800a16e:	e004      	b.n	800a17a <HAL_RCCEx_PeriphCLKConfig+0xf42>
        /* HSI, HSE, or CSI oscillator is used as source of ADC clock */
        /* ADC clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800a170:	2301      	movs	r3, #1
 800a172:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800a176:	e000      	b.n	800a17a <HAL_RCCEx_PeriphCLKConfig+0xf42>
        break;
 800a178:	bf00      	nop
    }

    if (ret == HAL_OK)
 800a17a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800a17e:	2b00      	cmp	r3, #0
 800a180:	d10b      	bne.n	800a19a <HAL_RCCEx_PeriphCLKConfig+0xf62>
    {
      /* Set the source of ADC clock*/
      __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 800a182:	4b4b      	ldr	r3, [pc, #300]	@ (800a2b0 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800a184:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a186:	f423 3140 	bic.w	r1, r3, #196608	@ 0x30000
 800a18a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a18e:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 800a192:	4a47      	ldr	r2, [pc, #284]	@ (800a2b0 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800a194:	430b      	orrs	r3, r1
 800a196:	6593      	str	r3, [r2, #88]	@ 0x58
 800a198:	e003      	b.n	800a1a2 <HAL_RCCEx_PeriphCLKConfig+0xf6a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800a19a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800a19e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*------------------------------ USB Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 800a1a2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a1a6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a1aa:	f402 2380 	and.w	r3, r2, #262144	@ 0x40000
 800a1ae:	67bb      	str	r3, [r7, #120]	@ 0x78
 800a1b0:	2300      	movs	r3, #0
 800a1b2:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800a1b4:	e9d7 121e 	ldrd	r1, r2, [r7, #120]	@ 0x78
 800a1b8:	460b      	mov	r3, r1
 800a1ba:	4313      	orrs	r3, r2
 800a1bc:	d03b      	beq.n	800a236 <HAL_RCCEx_PeriphCLKConfig+0xffe>
  {

    switch (PeriphClkInit->UsbClockSelection)
 800a1be:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a1c2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800a1c6:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 800a1ca:	d01f      	beq.n	800a20c <HAL_RCCEx_PeriphCLKConfig+0xfd4>
 800a1cc:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 800a1d0:	d818      	bhi.n	800a204 <HAL_RCCEx_PeriphCLKConfig+0xfcc>
 800a1d2:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800a1d6:	d003      	beq.n	800a1e0 <HAL_RCCEx_PeriphCLKConfig+0xfa8>
 800a1d8:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800a1dc:	d007      	beq.n	800a1ee <HAL_RCCEx_PeriphCLKConfig+0xfb6>
 800a1de:	e011      	b.n	800a204 <HAL_RCCEx_PeriphCLKConfig+0xfcc>
    {
      case RCC_USBCLKSOURCE_PLL:      /* PLL is used as clock source for USB*/
        /* Enable USB Clock output generated form System USB . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800a1e0:	4b33      	ldr	r3, [pc, #204]	@ (800a2b0 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800a1e2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a1e4:	4a32      	ldr	r2, [pc, #200]	@ (800a2b0 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800a1e6:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800a1ea:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* USB clock source configuration done later after clock selection check */
        break;
 800a1ec:	e00f      	b.n	800a20e <HAL_RCCEx_PeriphCLKConfig+0xfd6>

      case RCC_USBCLKSOURCE_PLL3: /* PLL3 is used as clock source for USB*/

        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800a1ee:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a1f2:	3328      	adds	r3, #40	@ 0x28
 800a1f4:	2101      	movs	r1, #1
 800a1f6:	4618      	mov	r0, r3
 800a1f8:	f001 fc6a 	bl	800bad0 <RCCEx_PLL3_Config>
 800a1fc:	4603      	mov	r3, r0
 800a1fe:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* USB clock source configuration done later after clock selection check */
        break;
 800a202:	e004      	b.n	800a20e <HAL_RCCEx_PeriphCLKConfig+0xfd6>
        /* HSI48 oscillator is used as source of USB clock */
        /* USB clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800a204:	2301      	movs	r3, #1
 800a206:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800a20a:	e000      	b.n	800a20e <HAL_RCCEx_PeriphCLKConfig+0xfd6>
        break;
 800a20c:	bf00      	nop
    }

    if (ret == HAL_OK)
 800a20e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800a212:	2b00      	cmp	r3, #0
 800a214:	d10b      	bne.n	800a22e <HAL_RCCEx_PeriphCLKConfig+0xff6>
    {
      /* Set the source of USB clock*/
      __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800a216:	4b26      	ldr	r3, [pc, #152]	@ (800a2b0 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800a218:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800a21a:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 800a21e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a222:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800a226:	4a22      	ldr	r2, [pc, #136]	@ (800a2b0 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800a228:	430b      	orrs	r3, r1
 800a22a:	6553      	str	r3, [r2, #84]	@ 0x54
 800a22c:	e003      	b.n	800a236 <HAL_RCCEx_PeriphCLKConfig+0xffe>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800a22e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800a232:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }

  }

  /*------------------------------------- SDMMC Configuration ------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == RCC_PERIPHCLK_SDMMC)
 800a236:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a23a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a23e:	f402 3380 	and.w	r3, r2, #65536	@ 0x10000
 800a242:	673b      	str	r3, [r7, #112]	@ 0x70
 800a244:	2300      	movs	r3, #0
 800a246:	677b      	str	r3, [r7, #116]	@ 0x74
 800a248:	e9d7 121c 	ldrd	r1, r2, [r7, #112]	@ 0x70
 800a24c:	460b      	mov	r3, r1
 800a24e:	4313      	orrs	r3, r2
 800a250:	d034      	beq.n	800a2bc <HAL_RCCEx_PeriphCLKConfig+0x1084>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC(PeriphClkInit->SdmmcClockSelection));

    switch (PeriphClkInit->SdmmcClockSelection)
 800a252:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a256:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800a258:	2b00      	cmp	r3, #0
 800a25a:	d003      	beq.n	800a264 <HAL_RCCEx_PeriphCLKConfig+0x102c>
 800a25c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800a260:	d007      	beq.n	800a272 <HAL_RCCEx_PeriphCLKConfig+0x103a>
 800a262:	e011      	b.n	800a288 <HAL_RCCEx_PeriphCLKConfig+0x1050>
    {
      case RCC_SDMMCCLKSOURCE_PLL:      /* PLL is used as clock source for SDMMC*/
        /* Enable SDMMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800a264:	4b12      	ldr	r3, [pc, #72]	@ (800a2b0 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800a266:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a268:	4a11      	ldr	r2, [pc, #68]	@ (800a2b0 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800a26a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800a26e:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 800a270:	e00e      	b.n	800a290 <HAL_RCCEx_PeriphCLKConfig+0x1058>

      case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for SDMMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 800a272:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a276:	3308      	adds	r3, #8
 800a278:	2102      	movs	r1, #2
 800a27a:	4618      	mov	r0, r3
 800a27c:	f001 fb76 	bl	800b96c <RCCEx_PLL2_Config>
 800a280:	4603      	mov	r3, r0
 800a282:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 800a286:	e003      	b.n	800a290 <HAL_RCCEx_PeriphCLKConfig+0x1058>

      default:
        ret = HAL_ERROR;
 800a288:	2301      	movs	r3, #1
 800a28a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800a28e:	bf00      	nop
    }

    if (ret == HAL_OK)
 800a290:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800a294:	2b00      	cmp	r3, #0
 800a296:	d10d      	bne.n	800a2b4 <HAL_RCCEx_PeriphCLKConfig+0x107c>
    {
      /* Set the source of SDMMC clock*/
      __HAL_RCC_SDMMC_CONFIG(PeriphClkInit->SdmmcClockSelection);
 800a298:	4b05      	ldr	r3, [pc, #20]	@ (800a2b0 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800a29a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800a29c:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 800a2a0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a2a4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800a2a6:	4a02      	ldr	r2, [pc, #8]	@ (800a2b0 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800a2a8:	430b      	orrs	r3, r1
 800a2aa:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800a2ac:	e006      	b.n	800a2bc <HAL_RCCEx_PeriphCLKConfig+0x1084>
 800a2ae:	bf00      	nop
 800a2b0:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 800a2b4:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800a2b8:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

#if defined(LTDC)
  /*-------------------------------------- LTDC Configuration -----------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 800a2bc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a2c0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a2c4:	f002 5300 	and.w	r3, r2, #536870912	@ 0x20000000
 800a2c8:	66bb      	str	r3, [r7, #104]	@ 0x68
 800a2ca:	2300      	movs	r3, #0
 800a2cc:	66fb      	str	r3, [r7, #108]	@ 0x6c
 800a2ce:	e9d7 121a 	ldrd	r1, r2, [r7, #104]	@ 0x68
 800a2d2:	460b      	mov	r3, r1
 800a2d4:	4313      	orrs	r3, r2
 800a2d6:	d00c      	beq.n	800a2f2 <HAL_RCCEx_PeriphCLKConfig+0x10ba>
  {
    if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 800a2d8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a2dc:	3328      	adds	r3, #40	@ 0x28
 800a2de:	2102      	movs	r1, #2
 800a2e0:	4618      	mov	r0, r3
 800a2e2:	f001 fbf5 	bl	800bad0 <RCCEx_PLL3_Config>
 800a2e6:	4603      	mov	r3, r0
 800a2e8:	2b00      	cmp	r3, #0
 800a2ea:	d002      	beq.n	800a2f2 <HAL_RCCEx_PeriphCLKConfig+0x10ba>
    {
      status = HAL_ERROR;
 800a2ec:	2301      	movs	r3, #1
 800a2ee:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif /* LTDC */

  /*------------------------------ RNG Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 800a2f2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a2f6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a2fa:	f402 3300 	and.w	r3, r2, #131072	@ 0x20000
 800a2fe:	663b      	str	r3, [r7, #96]	@ 0x60
 800a300:	2300      	movs	r3, #0
 800a302:	667b      	str	r3, [r7, #100]	@ 0x64
 800a304:	e9d7 1218 	ldrd	r1, r2, [r7, #96]	@ 0x60
 800a308:	460b      	mov	r3, r1
 800a30a:	4313      	orrs	r3, r2
 800a30c:	d038      	beq.n	800a380 <HAL_RCCEx_PeriphCLKConfig+0x1148>
  {

    switch (PeriphClkInit->RngClockSelection)
 800a30e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a312:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800a316:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800a31a:	d018      	beq.n	800a34e <HAL_RCCEx_PeriphCLKConfig+0x1116>
 800a31c:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800a320:	d811      	bhi.n	800a346 <HAL_RCCEx_PeriphCLKConfig+0x110e>
 800a322:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800a326:	d014      	beq.n	800a352 <HAL_RCCEx_PeriphCLKConfig+0x111a>
 800a328:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800a32c:	d80b      	bhi.n	800a346 <HAL_RCCEx_PeriphCLKConfig+0x110e>
 800a32e:	2b00      	cmp	r3, #0
 800a330:	d011      	beq.n	800a356 <HAL_RCCEx_PeriphCLKConfig+0x111e>
 800a332:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800a336:	d106      	bne.n	800a346 <HAL_RCCEx_PeriphCLKConfig+0x110e>
    {
      case RCC_RNGCLKSOURCE_PLL:     /* PLL is used as clock source for RNG*/
        /* Enable RNG Clock output generated form System RNG . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800a338:	4bc3      	ldr	r3, [pc, #780]	@ (800a648 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800a33a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a33c:	4ac2      	ldr	r2, [pc, #776]	@ (800a648 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800a33e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800a342:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* RNG clock source configuration done later after clock selection check */
        break;
 800a344:	e008      	b.n	800a358 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        /* HSI48 oscillator is used as source of RNG clock */
        /* RNG clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800a346:	2301      	movs	r3, #1
 800a348:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800a34c:	e004      	b.n	800a358 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 800a34e:	bf00      	nop
 800a350:	e002      	b.n	800a358 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 800a352:	bf00      	nop
 800a354:	e000      	b.n	800a358 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 800a356:	bf00      	nop
    }

    if (ret == HAL_OK)
 800a358:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800a35c:	2b00      	cmp	r3, #0
 800a35e:	d10b      	bne.n	800a378 <HAL_RCCEx_PeriphCLKConfig+0x1140>
    {
      /* Set the source of RNG clock*/
      __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 800a360:	4bb9      	ldr	r3, [pc, #740]	@ (800a648 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800a362:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800a364:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 800a368:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a36c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800a370:	4ab5      	ldr	r2, [pc, #724]	@ (800a648 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800a372:	430b      	orrs	r3, r1
 800a374:	6553      	str	r3, [r2, #84]	@ 0x54
 800a376:	e003      	b.n	800a380 <HAL_RCCEx_PeriphCLKConfig+0x1148>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800a378:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800a37c:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }

  }

  /*------------------------------ SWPMI1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 800a380:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a384:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a388:	f402 1380 	and.w	r3, r2, #1048576	@ 0x100000
 800a38c:	65bb      	str	r3, [r7, #88]	@ 0x58
 800a38e:	2300      	movs	r3, #0
 800a390:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800a392:	e9d7 1216 	ldrd	r1, r2, [r7, #88]	@ 0x58
 800a396:	460b      	mov	r3, r1
 800a398:	4313      	orrs	r3, r2
 800a39a:	d009      	beq.n	800a3b0 <HAL_RCCEx_PeriphCLKConfig+0x1178>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 interface clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 800a39c:	4baa      	ldr	r3, [pc, #680]	@ (800a648 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800a39e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800a3a0:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 800a3a4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a3a8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800a3aa:	4aa7      	ldr	r2, [pc, #668]	@ (800a648 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800a3ac:	430b      	orrs	r3, r1
 800a3ae:	6513      	str	r3, [r2, #80]	@ 0x50
  }
#if defined(HRTIM1)
  /*------------------------------ HRTIM1 clock Configuration ----------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_HRTIM1) == RCC_PERIPHCLK_HRTIM1)
 800a3b0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a3b4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a3b8:	f002 5380 	and.w	r3, r2, #268435456	@ 0x10000000
 800a3bc:	653b      	str	r3, [r7, #80]	@ 0x50
 800a3be:	2300      	movs	r3, #0
 800a3c0:	657b      	str	r3, [r7, #84]	@ 0x54
 800a3c2:	e9d7 1214 	ldrd	r1, r2, [r7, #80]	@ 0x50
 800a3c6:	460b      	mov	r3, r1
 800a3c8:	4313      	orrs	r3, r2
 800a3ca:	d00a      	beq.n	800a3e2 <HAL_RCCEx_PeriphCLKConfig+0x11aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HRTIM1CLKSOURCE(PeriphClkInit->Hrtim1ClockSelection));

    /* Configure the HRTIM1 clock source */
    __HAL_RCC_HRTIM1_CONFIG(PeriphClkInit->Hrtim1ClockSelection);
 800a3cc:	4b9e      	ldr	r3, [pc, #632]	@ (800a648 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800a3ce:	691b      	ldr	r3, [r3, #16]
 800a3d0:	f423 4180 	bic.w	r1, r3, #16384	@ 0x4000
 800a3d4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a3d8:	f8d3 30b8 	ldr.w	r3, [r3, #184]	@ 0xb8
 800a3dc:	4a9a      	ldr	r2, [pc, #616]	@ (800a648 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800a3de:	430b      	orrs	r3, r1
 800a3e0:	6113      	str	r3, [r2, #16]
  }
#endif  /*HRTIM1*/
  /*------------------------------ DFSDM1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 800a3e2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a3e6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a3ea:	f402 1300 	and.w	r3, r2, #2097152	@ 0x200000
 800a3ee:	64bb      	str	r3, [r7, #72]	@ 0x48
 800a3f0:	2300      	movs	r3, #0
 800a3f2:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800a3f4:	e9d7 1212 	ldrd	r1, r2, [r7, #72]	@ 0x48
 800a3f8:	460b      	mov	r3, r1
 800a3fa:	4313      	orrs	r3, r2
 800a3fc:	d009      	beq.n	800a412 <HAL_RCCEx_PeriphCLKConfig+0x11da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 800a3fe:	4b92      	ldr	r3, [pc, #584]	@ (800a648 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800a400:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800a402:	f023 7180 	bic.w	r1, r3, #16777216	@ 0x1000000
 800a406:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a40a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800a40c:	4a8e      	ldr	r2, [pc, #568]	@ (800a648 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800a40e:	430b      	orrs	r3, r1
 800a410:	6513      	str	r3, [r2, #80]	@ 0x50
    __HAL_RCC_DFSDM2_CONFIG(PeriphClkInit->Dfsdm2ClockSelection);
  }
#endif  /* DFSDM2 */

  /*------------------------------------ TIM configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 800a412:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a416:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a41a:	f002 4380 	and.w	r3, r2, #1073741824	@ 0x40000000
 800a41e:	643b      	str	r3, [r7, #64]	@ 0x40
 800a420:	2300      	movs	r3, #0
 800a422:	647b      	str	r3, [r7, #68]	@ 0x44
 800a424:	e9d7 1210 	ldrd	r1, r2, [r7, #64]	@ 0x40
 800a428:	460b      	mov	r3, r1
 800a42a:	4313      	orrs	r3, r2
 800a42c:	d00e      	beq.n	800a44c <HAL_RCCEx_PeriphCLKConfig+0x1214>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 800a42e:	4b86      	ldr	r3, [pc, #536]	@ (800a648 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800a430:	691b      	ldr	r3, [r3, #16]
 800a432:	4a85      	ldr	r2, [pc, #532]	@ (800a648 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800a434:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 800a438:	6113      	str	r3, [r2, #16]
 800a43a:	4b83      	ldr	r3, [pc, #524]	@ (800a648 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800a43c:	6919      	ldr	r1, [r3, #16]
 800a43e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a442:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 800a446:	4a80      	ldr	r2, [pc, #512]	@ (800a648 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800a448:	430b      	orrs	r3, r1
 800a44a:	6113      	str	r3, [r2, #16]
  }

  /*------------------------------------ CKPER configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 800a44c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a450:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a454:	f002 4300 	and.w	r3, r2, #2147483648	@ 0x80000000
 800a458:	63bb      	str	r3, [r7, #56]	@ 0x38
 800a45a:	2300      	movs	r3, #0
 800a45c:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800a45e:	e9d7 120e 	ldrd	r1, r2, [r7, #56]	@ 0x38
 800a462:	460b      	mov	r3, r1
 800a464:	4313      	orrs	r3, r2
 800a466:	d009      	beq.n	800a47c <HAL_RCCEx_PeriphCLKConfig+0x1244>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLKPSOURCE(PeriphClkInit->CkperClockSelection));

    /* Configure the CKPER clock source */
    __HAL_RCC_CLKP_CONFIG(PeriphClkInit->CkperClockSelection);
 800a468:	4b77      	ldr	r3, [pc, #476]	@ (800a648 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800a46a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800a46c:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 800a470:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a474:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800a476:	4a74      	ldr	r2, [pc, #464]	@ (800a648 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800a478:	430b      	orrs	r3, r1
 800a47a:	64d3      	str	r3, [r2, #76]	@ 0x4c
  }

  /*------------------------------ CEC Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 800a47c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a480:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a484:	f402 0300 	and.w	r3, r2, #8388608	@ 0x800000
 800a488:	633b      	str	r3, [r7, #48]	@ 0x30
 800a48a:	2300      	movs	r3, #0
 800a48c:	637b      	str	r3, [r7, #52]	@ 0x34
 800a48e:	e9d7 120c 	ldrd	r1, r2, [r7, #48]	@ 0x30
 800a492:	460b      	mov	r3, r1
 800a494:	4313      	orrs	r3, r2
 800a496:	d00a      	beq.n	800a4ae <HAL_RCCEx_PeriphCLKConfig+0x1276>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC interface clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 800a498:	4b6b      	ldr	r3, [pc, #428]	@ (800a648 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800a49a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800a49c:	f423 0140 	bic.w	r1, r3, #12582912	@ 0xc00000
 800a4a0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a4a4:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800a4a8:	4a67      	ldr	r2, [pc, #412]	@ (800a648 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800a4aa:	430b      	orrs	r3, r1
 800a4ac:	6553      	str	r3, [r2, #84]	@ 0x54
  }

  /*---------------------------- PLL2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVP) == RCC_PERIPHCLK_PLL2_DIVP)
 800a4ae:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a4b2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a4b6:	2100      	movs	r1, #0
 800a4b8:	62b9      	str	r1, [r7, #40]	@ 0x28
 800a4ba:	f003 0301 	and.w	r3, r3, #1
 800a4be:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800a4c0:	e9d7 120a 	ldrd	r1, r2, [r7, #40]	@ 0x28
 800a4c4:	460b      	mov	r3, r1
 800a4c6:	4313      	orrs	r3, r2
 800a4c8:	d011      	beq.n	800a4ee <HAL_RCCEx_PeriphCLKConfig+0x12b6>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800a4ca:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a4ce:	3308      	adds	r3, #8
 800a4d0:	2100      	movs	r1, #0
 800a4d2:	4618      	mov	r0, r3
 800a4d4:	f001 fa4a 	bl	800b96c <RCCEx_PLL2_Config>
 800a4d8:	4603      	mov	r3, r0
 800a4da:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 800a4de:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800a4e2:	2b00      	cmp	r3, #0
 800a4e4:	d003      	beq.n	800a4ee <HAL_RCCEx_PeriphCLKConfig+0x12b6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800a4e6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800a4ea:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    } 
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVQ) == RCC_PERIPHCLK_PLL2_DIVQ)
 800a4ee:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a4f2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a4f6:	2100      	movs	r1, #0
 800a4f8:	6239      	str	r1, [r7, #32]
 800a4fa:	f003 0302 	and.w	r3, r3, #2
 800a4fe:	627b      	str	r3, [r7, #36]	@ 0x24
 800a500:	e9d7 1208 	ldrd	r1, r2, [r7, #32]
 800a504:	460b      	mov	r3, r1
 800a506:	4313      	orrs	r3, r2
 800a508:	d011      	beq.n	800a52e <HAL_RCCEx_PeriphCLKConfig+0x12f6>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800a50a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a50e:	3308      	adds	r3, #8
 800a510:	2101      	movs	r1, #1
 800a512:	4618      	mov	r0, r3
 800a514:	f001 fa2a 	bl	800b96c <RCCEx_PLL2_Config>
 800a518:	4603      	mov	r3, r0
 800a51a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 800a51e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800a522:	2b00      	cmp	r3, #0
 800a524:	d003      	beq.n	800a52e <HAL_RCCEx_PeriphCLKConfig+0x12f6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800a526:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800a52a:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVR) == RCC_PERIPHCLK_PLL2_DIVR)
 800a52e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a532:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a536:	2100      	movs	r1, #0
 800a538:	61b9      	str	r1, [r7, #24]
 800a53a:	f003 0304 	and.w	r3, r3, #4
 800a53e:	61fb      	str	r3, [r7, #28]
 800a540:	e9d7 1206 	ldrd	r1, r2, [r7, #24]
 800a544:	460b      	mov	r3, r1
 800a546:	4313      	orrs	r3, r2
 800a548:	d011      	beq.n	800a56e <HAL_RCCEx_PeriphCLKConfig+0x1336>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 800a54a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a54e:	3308      	adds	r3, #8
 800a550:	2102      	movs	r1, #2
 800a552:	4618      	mov	r0, r3
 800a554:	f001 fa0a 	bl	800b96c <RCCEx_PLL2_Config>
 800a558:	4603      	mov	r3, r0
 800a55a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 800a55e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800a562:	2b00      	cmp	r3, #0
 800a564:	d003      	beq.n	800a56e <HAL_RCCEx_PeriphCLKConfig+0x1336>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800a566:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800a56a:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  

  /*---------------------------- PLL3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVP) == RCC_PERIPHCLK_PLL3_DIVP)
 800a56e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a572:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a576:	2100      	movs	r1, #0
 800a578:	6139      	str	r1, [r7, #16]
 800a57a:	f003 0308 	and.w	r3, r3, #8
 800a57e:	617b      	str	r3, [r7, #20]
 800a580:	e9d7 1204 	ldrd	r1, r2, [r7, #16]
 800a584:	460b      	mov	r3, r1
 800a586:	4313      	orrs	r3, r2
 800a588:	d011      	beq.n	800a5ae <HAL_RCCEx_PeriphCLKConfig+0x1376>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800a58a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a58e:	3328      	adds	r3, #40	@ 0x28
 800a590:	2100      	movs	r1, #0
 800a592:	4618      	mov	r0, r3
 800a594:	f001 fa9c 	bl	800bad0 <RCCEx_PLL3_Config>
 800a598:	4603      	mov	r3, r0
 800a59a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
  
    if (ret == HAL_OK)
 800a59e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800a5a2:	2b00      	cmp	r3, #0
 800a5a4:	d003      	beq.n	800a5ae <HAL_RCCEx_PeriphCLKConfig+0x1376>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800a5a6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800a5aa:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVQ) == RCC_PERIPHCLK_PLL3_DIVQ)
 800a5ae:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a5b2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a5b6:	2100      	movs	r1, #0
 800a5b8:	60b9      	str	r1, [r7, #8]
 800a5ba:	f003 0310 	and.w	r3, r3, #16
 800a5be:	60fb      	str	r3, [r7, #12]
 800a5c0:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
 800a5c4:	460b      	mov	r3, r1
 800a5c6:	4313      	orrs	r3, r2
 800a5c8:	d011      	beq.n	800a5ee <HAL_RCCEx_PeriphCLKConfig+0x13b6>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800a5ca:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a5ce:	3328      	adds	r3, #40	@ 0x28
 800a5d0:	2101      	movs	r1, #1
 800a5d2:	4618      	mov	r0, r3
 800a5d4:	f001 fa7c 	bl	800bad0 <RCCEx_PLL3_Config>
 800a5d8:	4603      	mov	r3, r0
 800a5da:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 800a5de:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800a5e2:	2b00      	cmp	r3, #0
 800a5e4:	d003      	beq.n	800a5ee <HAL_RCCEx_PeriphCLKConfig+0x13b6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800a5e6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800a5ea:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVR) == RCC_PERIPHCLK_PLL3_DIVR)
 800a5ee:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a5f2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a5f6:	2100      	movs	r1, #0
 800a5f8:	6039      	str	r1, [r7, #0]
 800a5fa:	f003 0320 	and.w	r3, r3, #32
 800a5fe:	607b      	str	r3, [r7, #4]
 800a600:	e9d7 1200 	ldrd	r1, r2, [r7]
 800a604:	460b      	mov	r3, r1
 800a606:	4313      	orrs	r3, r2
 800a608:	d011      	beq.n	800a62e <HAL_RCCEx_PeriphCLKConfig+0x13f6>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800a60a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a60e:	3328      	adds	r3, #40	@ 0x28
 800a610:	2102      	movs	r1, #2
 800a612:	4618      	mov	r0, r3
 800a614:	f001 fa5c 	bl	800bad0 <RCCEx_PLL3_Config>
 800a618:	4603      	mov	r3, r0
 800a61a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 800a61e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800a622:	2b00      	cmp	r3, #0
 800a624:	d003      	beq.n	800a62e <HAL_RCCEx_PeriphCLKConfig+0x13f6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800a626:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800a62a:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    } 
  }

  if (status == HAL_OK)
 800a62e:	f897 3126 	ldrb.w	r3, [r7, #294]	@ 0x126
 800a632:	2b00      	cmp	r3, #0
 800a634:	d101      	bne.n	800a63a <HAL_RCCEx_PeriphCLKConfig+0x1402>
  {
    return HAL_OK;
 800a636:	2300      	movs	r3, #0
 800a638:	e000      	b.n	800a63c <HAL_RCCEx_PeriphCLKConfig+0x1404>
  }
  return HAL_ERROR;
 800a63a:	2301      	movs	r3, #1
}
 800a63c:	4618      	mov	r0, r3
 800a63e:	f507 7794 	add.w	r7, r7, #296	@ 0x128
 800a642:	46bd      	mov	sp, r7
 800a644:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800a648:	58024400 	.word	0x58024400

0800a64c <HAL_RCCEx_GetPeriphCLKFreq>:
  * @retval Frequency in KHz
  *
  *  (*) : Available on some STM32H7 lines only.
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint64_t PeriphClk)
{
 800a64c:	b580      	push	{r7, lr}
 800a64e:	b090      	sub	sp, #64	@ 0x40
 800a650:	af00      	add	r7, sp, #0
 800a652:	e9c7 0100 	strd	r0, r1, [r7]
  /* This variable is used to store the SAI and CKP clock source */
  uint32_t saiclocksource;
  uint32_t ckpclocksource;
  uint32_t srcclk;

  if (PeriphClk == RCC_PERIPHCLK_SAI1)
 800a656:	e9d7 2300 	ldrd	r2, r3, [r7]
 800a65a:	f5a2 7180 	sub.w	r1, r2, #256	@ 0x100
 800a65e:	430b      	orrs	r3, r1
 800a660:	f040 8094 	bne.w	800a78c <HAL_RCCEx_GetPeriphCLKFreq+0x140>
  {

    saiclocksource = __HAL_RCC_GET_SAI1_SOURCE();
 800a664:	4b9e      	ldr	r3, [pc, #632]	@ (800a8e0 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800a666:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800a668:	f003 0307 	and.w	r3, r3, #7
 800a66c:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (saiclocksource)
 800a66e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a670:	2b04      	cmp	r3, #4
 800a672:	f200 8087 	bhi.w	800a784 <HAL_RCCEx_GetPeriphCLKFreq+0x138>
 800a676:	a201      	add	r2, pc, #4	@ (adr r2, 800a67c <HAL_RCCEx_GetPeriphCLKFreq+0x30>)
 800a678:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a67c:	0800a691 	.word	0x0800a691
 800a680:	0800a6b9 	.word	0x0800a6b9
 800a684:	0800a6e1 	.word	0x0800a6e1
 800a688:	0800a77d 	.word	0x0800a77d
 800a68c:	0800a709 	.word	0x0800a709
    {
      case RCC_SAI1CLKSOURCE_PLL: /* PLL1 is the clock source for SAI1 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 800a690:	4b93      	ldr	r3, [pc, #588]	@ (800a8e0 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800a692:	681b      	ldr	r3, [r3, #0]
 800a694:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800a698:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800a69c:	d108      	bne.n	800a6b0 <HAL_RCCEx_GetPeriphCLKFreq+0x64>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800a69e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800a6a2:	4618      	mov	r0, r3
 800a6a4:	f001 f810 	bl	800b6c8 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 800a6a8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a6aa:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800a6ac:	f000 bd45 	b.w	800b13a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800a6b0:	2300      	movs	r3, #0
 800a6b2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800a6b4:	f000 bd41 	b.w	800b13a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is the clock source for SAI1 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800a6b8:	4b89      	ldr	r3, [pc, #548]	@ (800a8e0 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800a6ba:	681b      	ldr	r3, [r3, #0]
 800a6bc:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800a6c0:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800a6c4:	d108      	bne.n	800a6d8 <HAL_RCCEx_GetPeriphCLKFreq+0x8c>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800a6c6:	f107 0318 	add.w	r3, r7, #24
 800a6ca:	4618      	mov	r0, r3
 800a6cc:	f000 fd54 	bl	800b178 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 800a6d0:	69bb      	ldr	r3, [r7, #24]
 800a6d2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800a6d4:	f000 bd31 	b.w	800b13a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800a6d8:	2300      	movs	r3, #0
 800a6da:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800a6dc:	f000 bd2d 	b.w	800b13a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI1CLKSOURCE_PLL3: /* PLL3 is the clock source for SAI1 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800a6e0:	4b7f      	ldr	r3, [pc, #508]	@ (800a8e0 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800a6e2:	681b      	ldr	r3, [r3, #0]
 800a6e4:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800a6e8:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800a6ec:	d108      	bne.n	800a700 <HAL_RCCEx_GetPeriphCLKFreq+0xb4>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800a6ee:	f107 030c 	add.w	r3, r7, #12
 800a6f2:	4618      	mov	r0, r3
 800a6f4:	f000 fe94 	bl	800b420 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 800a6f8:	68fb      	ldr	r3, [r7, #12]
 800a6fa:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800a6fc:	f000 bd1d 	b.w	800b13a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800a700:	2300      	movs	r3, #0
 800a702:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800a704:	f000 bd19 	b.w	800b13a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI1CLKSOURCE_CLKP: /* CKPER is the clock source for SAI1*/
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800a708:	4b75      	ldr	r3, [pc, #468]	@ (800a8e0 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800a70a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800a70c:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 800a710:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800a712:	4b73      	ldr	r3, [pc, #460]	@ (800a8e0 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800a714:	681b      	ldr	r3, [r3, #0]
 800a716:	f003 0304 	and.w	r3, r3, #4
 800a71a:	2b04      	cmp	r3, #4
 800a71c:	d10c      	bne.n	800a738 <HAL_RCCEx_GetPeriphCLKFreq+0xec>
 800a71e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a720:	2b00      	cmp	r3, #0
 800a722:	d109      	bne.n	800a738 <HAL_RCCEx_GetPeriphCLKFreq+0xec>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800a724:	4b6e      	ldr	r3, [pc, #440]	@ (800a8e0 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800a726:	681b      	ldr	r3, [r3, #0]
 800a728:	08db      	lsrs	r3, r3, #3
 800a72a:	f003 0303 	and.w	r3, r3, #3
 800a72e:	4a6d      	ldr	r2, [pc, #436]	@ (800a8e4 <HAL_RCCEx_GetPeriphCLKFreq+0x298>)
 800a730:	fa22 f303 	lsr.w	r3, r2, r3
 800a734:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800a736:	e01f      	b.n	800a778 <HAL_RCCEx_GetPeriphCLKFreq+0x12c>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800a738:	4b69      	ldr	r3, [pc, #420]	@ (800a8e0 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800a73a:	681b      	ldr	r3, [r3, #0]
 800a73c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800a740:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800a744:	d106      	bne.n	800a754 <HAL_RCCEx_GetPeriphCLKFreq+0x108>
 800a746:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a748:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800a74c:	d102      	bne.n	800a754 <HAL_RCCEx_GetPeriphCLKFreq+0x108>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 800a74e:	4b66      	ldr	r3, [pc, #408]	@ (800a8e8 <HAL_RCCEx_GetPeriphCLKFreq+0x29c>)
 800a750:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800a752:	e011      	b.n	800a778 <HAL_RCCEx_GetPeriphCLKFreq+0x12c>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800a754:	4b62      	ldr	r3, [pc, #392]	@ (800a8e0 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800a756:	681b      	ldr	r3, [r3, #0]
 800a758:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800a75c:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800a760:	d106      	bne.n	800a770 <HAL_RCCEx_GetPeriphCLKFreq+0x124>
 800a762:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a764:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800a768:	d102      	bne.n	800a770 <HAL_RCCEx_GetPeriphCLKFreq+0x124>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 800a76a:	4b60      	ldr	r3, [pc, #384]	@ (800a8ec <HAL_RCCEx_GetPeriphCLKFreq+0x2a0>)
 800a76c:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800a76e:	e003      	b.n	800a778 <HAL_RCCEx_GetPeriphCLKFreq+0x12c>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 800a770:	2300      	movs	r3, #0
 800a772:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 800a774:	f000 bce1 	b.w	800b13a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 800a778:	f000 bcdf 	b.w	800b13a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case (RCC_SAI1CLKSOURCE_PIN): /* External clock is the clock source for SAI1 */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 800a77c:	4b5c      	ldr	r3, [pc, #368]	@ (800a8f0 <HAL_RCCEx_GetPeriphCLKFreq+0x2a4>)
 800a77e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800a780:	f000 bcdb 	b.w	800b13a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      default :
      {
        frequency = 0;
 800a784:	2300      	movs	r3, #0
 800a786:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800a788:	f000 bcd7 	b.w	800b13a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }

#if defined(SAI3)
  else if (PeriphClk == RCC_PERIPHCLK_SAI23)
 800a78c:	e9d7 2300 	ldrd	r2, r3, [r7]
 800a790:	f5a2 7100 	sub.w	r1, r2, #512	@ 0x200
 800a794:	430b      	orrs	r3, r1
 800a796:	f040 80ad 	bne.w	800a8f4 <HAL_RCCEx_GetPeriphCLKFreq+0x2a8>
  {

    saiclocksource = __HAL_RCC_GET_SAI23_SOURCE();
 800a79a:	4b51      	ldr	r3, [pc, #324]	@ (800a8e0 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800a79c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800a79e:	f403 73e0 	and.w	r3, r3, #448	@ 0x1c0
 800a7a2:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (saiclocksource)
 800a7a4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a7a6:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800a7aa:	d056      	beq.n	800a85a <HAL_RCCEx_GetPeriphCLKFreq+0x20e>
 800a7ac:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a7ae:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800a7b2:	f200 8090 	bhi.w	800a8d6 <HAL_RCCEx_GetPeriphCLKFreq+0x28a>
 800a7b6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a7b8:	2bc0      	cmp	r3, #192	@ 0xc0
 800a7ba:	f000 8088 	beq.w	800a8ce <HAL_RCCEx_GetPeriphCLKFreq+0x282>
 800a7be:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a7c0:	2bc0      	cmp	r3, #192	@ 0xc0
 800a7c2:	f200 8088 	bhi.w	800a8d6 <HAL_RCCEx_GetPeriphCLKFreq+0x28a>
 800a7c6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a7c8:	2b80      	cmp	r3, #128	@ 0x80
 800a7ca:	d032      	beq.n	800a832 <HAL_RCCEx_GetPeriphCLKFreq+0x1e6>
 800a7cc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a7ce:	2b80      	cmp	r3, #128	@ 0x80
 800a7d0:	f200 8081 	bhi.w	800a8d6 <HAL_RCCEx_GetPeriphCLKFreq+0x28a>
 800a7d4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a7d6:	2b00      	cmp	r3, #0
 800a7d8:	d003      	beq.n	800a7e2 <HAL_RCCEx_GetPeriphCLKFreq+0x196>
 800a7da:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a7dc:	2b40      	cmp	r3, #64	@ 0x40
 800a7de:	d014      	beq.n	800a80a <HAL_RCCEx_GetPeriphCLKFreq+0x1be>
 800a7e0:	e079      	b.n	800a8d6 <HAL_RCCEx_GetPeriphCLKFreq+0x28a>
    {
      case RCC_SAI23CLKSOURCE_PLL: /* PLL1 is the clock source for SAI2/3 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 800a7e2:	4b3f      	ldr	r3, [pc, #252]	@ (800a8e0 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800a7e4:	681b      	ldr	r3, [r3, #0]
 800a7e6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800a7ea:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800a7ee:	d108      	bne.n	800a802 <HAL_RCCEx_GetPeriphCLKFreq+0x1b6>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800a7f0:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800a7f4:	4618      	mov	r0, r3
 800a7f6:	f000 ff67 	bl	800b6c8 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 800a7fa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a7fc:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800a7fe:	f000 bc9c 	b.w	800b13a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800a802:	2300      	movs	r3, #0
 800a804:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800a806:	f000 bc98 	b.w	800b13a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SAI23CLKSOURCE_PLL2: /* PLL2 is the clock source for SAI2/3 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800a80a:	4b35      	ldr	r3, [pc, #212]	@ (800a8e0 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800a80c:	681b      	ldr	r3, [r3, #0]
 800a80e:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800a812:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800a816:	d108      	bne.n	800a82a <HAL_RCCEx_GetPeriphCLKFreq+0x1de>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800a818:	f107 0318 	add.w	r3, r7, #24
 800a81c:	4618      	mov	r0, r3
 800a81e:	f000 fcab 	bl	800b178 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 800a822:	69bb      	ldr	r3, [r7, #24]
 800a824:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800a826:	f000 bc88 	b.w	800b13a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800a82a:	2300      	movs	r3, #0
 800a82c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800a82e:	f000 bc84 	b.w	800b13a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI23CLKSOURCE_PLL3: /* PLL3 is the clock source for SAI2/3 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800a832:	4b2b      	ldr	r3, [pc, #172]	@ (800a8e0 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800a834:	681b      	ldr	r3, [r3, #0]
 800a836:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800a83a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800a83e:	d108      	bne.n	800a852 <HAL_RCCEx_GetPeriphCLKFreq+0x206>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800a840:	f107 030c 	add.w	r3, r7, #12
 800a844:	4618      	mov	r0, r3
 800a846:	f000 fdeb 	bl	800b420 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 800a84a:	68fb      	ldr	r3, [r7, #12]
 800a84c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800a84e:	f000 bc74 	b.w	800b13a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800a852:	2300      	movs	r3, #0
 800a854:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800a856:	f000 bc70 	b.w	800b13a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI23CLKSOURCE_CLKP: /* CKPER is the clock source for SAI2/3 */
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800a85a:	4b21      	ldr	r3, [pc, #132]	@ (800a8e0 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800a85c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800a85e:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 800a862:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800a864:	4b1e      	ldr	r3, [pc, #120]	@ (800a8e0 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800a866:	681b      	ldr	r3, [r3, #0]
 800a868:	f003 0304 	and.w	r3, r3, #4
 800a86c:	2b04      	cmp	r3, #4
 800a86e:	d10c      	bne.n	800a88a <HAL_RCCEx_GetPeriphCLKFreq+0x23e>
 800a870:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a872:	2b00      	cmp	r3, #0
 800a874:	d109      	bne.n	800a88a <HAL_RCCEx_GetPeriphCLKFreq+0x23e>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800a876:	4b1a      	ldr	r3, [pc, #104]	@ (800a8e0 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800a878:	681b      	ldr	r3, [r3, #0]
 800a87a:	08db      	lsrs	r3, r3, #3
 800a87c:	f003 0303 	and.w	r3, r3, #3
 800a880:	4a18      	ldr	r2, [pc, #96]	@ (800a8e4 <HAL_RCCEx_GetPeriphCLKFreq+0x298>)
 800a882:	fa22 f303 	lsr.w	r3, r2, r3
 800a886:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800a888:	e01f      	b.n	800a8ca <HAL_RCCEx_GetPeriphCLKFreq+0x27e>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800a88a:	4b15      	ldr	r3, [pc, #84]	@ (800a8e0 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800a88c:	681b      	ldr	r3, [r3, #0]
 800a88e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800a892:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800a896:	d106      	bne.n	800a8a6 <HAL_RCCEx_GetPeriphCLKFreq+0x25a>
 800a898:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a89a:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800a89e:	d102      	bne.n	800a8a6 <HAL_RCCEx_GetPeriphCLKFreq+0x25a>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 800a8a0:	4b11      	ldr	r3, [pc, #68]	@ (800a8e8 <HAL_RCCEx_GetPeriphCLKFreq+0x29c>)
 800a8a2:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800a8a4:	e011      	b.n	800a8ca <HAL_RCCEx_GetPeriphCLKFreq+0x27e>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800a8a6:	4b0e      	ldr	r3, [pc, #56]	@ (800a8e0 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800a8a8:	681b      	ldr	r3, [r3, #0]
 800a8aa:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800a8ae:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800a8b2:	d106      	bne.n	800a8c2 <HAL_RCCEx_GetPeriphCLKFreq+0x276>
 800a8b4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a8b6:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800a8ba:	d102      	bne.n	800a8c2 <HAL_RCCEx_GetPeriphCLKFreq+0x276>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 800a8bc:	4b0b      	ldr	r3, [pc, #44]	@ (800a8ec <HAL_RCCEx_GetPeriphCLKFreq+0x2a0>)
 800a8be:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800a8c0:	e003      	b.n	800a8ca <HAL_RCCEx_GetPeriphCLKFreq+0x27e>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 800a8c2:	2300      	movs	r3, #0
 800a8c4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 800a8c6:	f000 bc38 	b.w	800b13a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 800a8ca:	f000 bc36 	b.w	800b13a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case (RCC_SAI23CLKSOURCE_PIN): /* External clock is the clock source for SAI2/3 */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 800a8ce:	4b08      	ldr	r3, [pc, #32]	@ (800a8f0 <HAL_RCCEx_GetPeriphCLKFreq+0x2a4>)
 800a8d0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800a8d2:	f000 bc32 	b.w	800b13a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      default :
      {
        frequency = 0;
 800a8d6:	2300      	movs	r3, #0
 800a8d8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800a8da:	f000 bc2e 	b.w	800b13a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 800a8de:	bf00      	nop
 800a8e0:	58024400 	.word	0x58024400
 800a8e4:	03d09000 	.word	0x03d09000
 800a8e8:	003d0900 	.word	0x003d0900
 800a8ec:	017d7840 	.word	0x017d7840
 800a8f0:	00bb8000 	.word	0x00bb8000
    }
  }
#endif

#if defined(SAI4)
  else if (PeriphClk == RCC_PERIPHCLK_SAI4A)
 800a8f4:	e9d7 2300 	ldrd	r2, r3, [r7]
 800a8f8:	f5a2 6180 	sub.w	r1, r2, #1024	@ 0x400
 800a8fc:	430b      	orrs	r3, r1
 800a8fe:	f040 809c 	bne.w	800aa3a <HAL_RCCEx_GetPeriphCLKFreq+0x3ee>
  {

    saiclocksource = __HAL_RCC_GET_SAI4A_SOURCE();
 800a902:	4b9e      	ldr	r3, [pc, #632]	@ (800ab7c <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800a904:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a906:	f403 0360 	and.w	r3, r3, #14680064	@ 0xe00000
 800a90a:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (saiclocksource)
 800a90c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a90e:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800a912:	d054      	beq.n	800a9be <HAL_RCCEx_GetPeriphCLKFreq+0x372>
 800a914:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a916:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800a91a:	f200 808b 	bhi.w	800aa34 <HAL_RCCEx_GetPeriphCLKFreq+0x3e8>
 800a91e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a920:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 800a924:	f000 8083 	beq.w	800aa2e <HAL_RCCEx_GetPeriphCLKFreq+0x3e2>
 800a928:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a92a:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 800a92e:	f200 8081 	bhi.w	800aa34 <HAL_RCCEx_GetPeriphCLKFreq+0x3e8>
 800a932:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a934:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800a938:	d02f      	beq.n	800a99a <HAL_RCCEx_GetPeriphCLKFreq+0x34e>
 800a93a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a93c:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800a940:	d878      	bhi.n	800aa34 <HAL_RCCEx_GetPeriphCLKFreq+0x3e8>
 800a942:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a944:	2b00      	cmp	r3, #0
 800a946:	d004      	beq.n	800a952 <HAL_RCCEx_GetPeriphCLKFreq+0x306>
 800a948:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a94a:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800a94e:	d012      	beq.n	800a976 <HAL_RCCEx_GetPeriphCLKFreq+0x32a>
 800a950:	e070      	b.n	800aa34 <HAL_RCCEx_GetPeriphCLKFreq+0x3e8>
    {
      case RCC_SAI4ACLKSOURCE_PLL: /* PLL1 is the clock source for SAI4A */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 800a952:	4b8a      	ldr	r3, [pc, #552]	@ (800ab7c <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800a954:	681b      	ldr	r3, [r3, #0]
 800a956:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800a95a:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800a95e:	d107      	bne.n	800a970 <HAL_RCCEx_GetPeriphCLKFreq+0x324>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800a960:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800a964:	4618      	mov	r0, r3
 800a966:	f000 feaf 	bl	800b6c8 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 800a96a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a96c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800a96e:	e3e4      	b.n	800b13a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800a970:	2300      	movs	r3, #0
 800a972:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800a974:	e3e1      	b.n	800b13a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SAI4ACLKSOURCE_PLL2: /* PLLI2 is the clock source for SAI4A */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800a976:	4b81      	ldr	r3, [pc, #516]	@ (800ab7c <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800a978:	681b      	ldr	r3, [r3, #0]
 800a97a:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800a97e:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800a982:	d107      	bne.n	800a994 <HAL_RCCEx_GetPeriphCLKFreq+0x348>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800a984:	f107 0318 	add.w	r3, r7, #24
 800a988:	4618      	mov	r0, r3
 800a98a:	f000 fbf5 	bl	800b178 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 800a98e:	69bb      	ldr	r3, [r7, #24]
 800a990:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800a992:	e3d2      	b.n	800b13a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800a994:	2300      	movs	r3, #0
 800a996:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800a998:	e3cf      	b.n	800b13a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4ACLKSOURCE_PLL3: /* PLLI3 is the clock source for SAI4A */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800a99a:	4b78      	ldr	r3, [pc, #480]	@ (800ab7c <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800a99c:	681b      	ldr	r3, [r3, #0]
 800a99e:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800a9a2:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800a9a6:	d107      	bne.n	800a9b8 <HAL_RCCEx_GetPeriphCLKFreq+0x36c>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800a9a8:	f107 030c 	add.w	r3, r7, #12
 800a9ac:	4618      	mov	r0, r3
 800a9ae:	f000 fd37 	bl	800b420 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 800a9b2:	68fb      	ldr	r3, [r7, #12]
 800a9b4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800a9b6:	e3c0      	b.n	800b13a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800a9b8:	2300      	movs	r3, #0
 800a9ba:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800a9bc:	e3bd      	b.n	800b13a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4ACLKSOURCE_CLKP: /* CKPER is the clock source for SAI4A*/
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800a9be:	4b6f      	ldr	r3, [pc, #444]	@ (800ab7c <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800a9c0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800a9c2:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 800a9c6:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800a9c8:	4b6c      	ldr	r3, [pc, #432]	@ (800ab7c <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800a9ca:	681b      	ldr	r3, [r3, #0]
 800a9cc:	f003 0304 	and.w	r3, r3, #4
 800a9d0:	2b04      	cmp	r3, #4
 800a9d2:	d10c      	bne.n	800a9ee <HAL_RCCEx_GetPeriphCLKFreq+0x3a2>
 800a9d4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a9d6:	2b00      	cmp	r3, #0
 800a9d8:	d109      	bne.n	800a9ee <HAL_RCCEx_GetPeriphCLKFreq+0x3a2>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800a9da:	4b68      	ldr	r3, [pc, #416]	@ (800ab7c <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800a9dc:	681b      	ldr	r3, [r3, #0]
 800a9de:	08db      	lsrs	r3, r3, #3
 800a9e0:	f003 0303 	and.w	r3, r3, #3
 800a9e4:	4a66      	ldr	r2, [pc, #408]	@ (800ab80 <HAL_RCCEx_GetPeriphCLKFreq+0x534>)
 800a9e6:	fa22 f303 	lsr.w	r3, r2, r3
 800a9ea:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800a9ec:	e01e      	b.n	800aa2c <HAL_RCCEx_GetPeriphCLKFreq+0x3e0>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800a9ee:	4b63      	ldr	r3, [pc, #396]	@ (800ab7c <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800a9f0:	681b      	ldr	r3, [r3, #0]
 800a9f2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800a9f6:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800a9fa:	d106      	bne.n	800aa0a <HAL_RCCEx_GetPeriphCLKFreq+0x3be>
 800a9fc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a9fe:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800aa02:	d102      	bne.n	800aa0a <HAL_RCCEx_GetPeriphCLKFreq+0x3be>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 800aa04:	4b5f      	ldr	r3, [pc, #380]	@ (800ab84 <HAL_RCCEx_GetPeriphCLKFreq+0x538>)
 800aa06:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800aa08:	e010      	b.n	800aa2c <HAL_RCCEx_GetPeriphCLKFreq+0x3e0>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800aa0a:	4b5c      	ldr	r3, [pc, #368]	@ (800ab7c <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800aa0c:	681b      	ldr	r3, [r3, #0]
 800aa0e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800aa12:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800aa16:	d106      	bne.n	800aa26 <HAL_RCCEx_GetPeriphCLKFreq+0x3da>
 800aa18:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800aa1a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800aa1e:	d102      	bne.n	800aa26 <HAL_RCCEx_GetPeriphCLKFreq+0x3da>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 800aa20:	4b59      	ldr	r3, [pc, #356]	@ (800ab88 <HAL_RCCEx_GetPeriphCLKFreq+0x53c>)
 800aa22:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800aa24:	e002      	b.n	800aa2c <HAL_RCCEx_GetPeriphCLKFreq+0x3e0>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 800aa26:	2300      	movs	r3, #0
 800aa28:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 800aa2a:	e386      	b.n	800b13a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 800aa2c:	e385      	b.n	800b13a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4ACLKSOURCE_PIN: /* External clock is the clock source for SAI4A */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 800aa2e:	4b57      	ldr	r3, [pc, #348]	@ (800ab8c <HAL_RCCEx_GetPeriphCLKFreq+0x540>)
 800aa30:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800aa32:	e382      	b.n	800b13a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      default :
      {
        frequency = 0;
 800aa34:	2300      	movs	r3, #0
 800aa36:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800aa38:	e37f      	b.n	800b13a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }

  else if (PeriphClk == RCC_PERIPHCLK_SAI4B)
 800aa3a:	e9d7 2300 	ldrd	r2, r3, [r7]
 800aa3e:	f5a2 6100 	sub.w	r1, r2, #2048	@ 0x800
 800aa42:	430b      	orrs	r3, r1
 800aa44:	f040 80a7 	bne.w	800ab96 <HAL_RCCEx_GetPeriphCLKFreq+0x54a>
  {

    saiclocksource = __HAL_RCC_GET_SAI4B_SOURCE();
 800aa48:	4b4c      	ldr	r3, [pc, #304]	@ (800ab7c <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800aa4a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800aa4c:	f003 63e0 	and.w	r3, r3, #117440512	@ 0x7000000
 800aa50:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (saiclocksource)
 800aa52:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800aa54:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800aa58:	d055      	beq.n	800ab06 <HAL_RCCEx_GetPeriphCLKFreq+0x4ba>
 800aa5a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800aa5c:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800aa60:	f200 8096 	bhi.w	800ab90 <HAL_RCCEx_GetPeriphCLKFreq+0x544>
 800aa64:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800aa66:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 800aa6a:	f000 8084 	beq.w	800ab76 <HAL_RCCEx_GetPeriphCLKFreq+0x52a>
 800aa6e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800aa70:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 800aa74:	f200 808c 	bhi.w	800ab90 <HAL_RCCEx_GetPeriphCLKFreq+0x544>
 800aa78:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800aa7a:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800aa7e:	d030      	beq.n	800aae2 <HAL_RCCEx_GetPeriphCLKFreq+0x496>
 800aa80:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800aa82:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800aa86:	f200 8083 	bhi.w	800ab90 <HAL_RCCEx_GetPeriphCLKFreq+0x544>
 800aa8a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800aa8c:	2b00      	cmp	r3, #0
 800aa8e:	d004      	beq.n	800aa9a <HAL_RCCEx_GetPeriphCLKFreq+0x44e>
 800aa90:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800aa92:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800aa96:	d012      	beq.n	800aabe <HAL_RCCEx_GetPeriphCLKFreq+0x472>
 800aa98:	e07a      	b.n	800ab90 <HAL_RCCEx_GetPeriphCLKFreq+0x544>
    {
      case RCC_SAI4BCLKSOURCE_PLL: /* PLL1 is the clock source for SAI4B */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 800aa9a:	4b38      	ldr	r3, [pc, #224]	@ (800ab7c <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800aa9c:	681b      	ldr	r3, [r3, #0]
 800aa9e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800aaa2:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800aaa6:	d107      	bne.n	800aab8 <HAL_RCCEx_GetPeriphCLKFreq+0x46c>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800aaa8:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800aaac:	4618      	mov	r0, r3
 800aaae:	f000 fe0b 	bl	800b6c8 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 800aab2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800aab4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800aab6:	e340      	b.n	800b13a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800aab8:	2300      	movs	r3, #0
 800aaba:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800aabc:	e33d      	b.n	800b13a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SAI4BCLKSOURCE_PLL2: /* PLLI2 is the clock source for SAI4B */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800aabe:	4b2f      	ldr	r3, [pc, #188]	@ (800ab7c <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800aac0:	681b      	ldr	r3, [r3, #0]
 800aac2:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800aac6:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800aaca:	d107      	bne.n	800aadc <HAL_RCCEx_GetPeriphCLKFreq+0x490>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800aacc:	f107 0318 	add.w	r3, r7, #24
 800aad0:	4618      	mov	r0, r3
 800aad2:	f000 fb51 	bl	800b178 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 800aad6:	69bb      	ldr	r3, [r7, #24]
 800aad8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800aada:	e32e      	b.n	800b13a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800aadc:	2300      	movs	r3, #0
 800aade:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800aae0:	e32b      	b.n	800b13a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4BCLKSOURCE_PLL3: /* PLLI3 is the clock source for SAI4B */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800aae2:	4b26      	ldr	r3, [pc, #152]	@ (800ab7c <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800aae4:	681b      	ldr	r3, [r3, #0]
 800aae6:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800aaea:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800aaee:	d107      	bne.n	800ab00 <HAL_RCCEx_GetPeriphCLKFreq+0x4b4>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800aaf0:	f107 030c 	add.w	r3, r7, #12
 800aaf4:	4618      	mov	r0, r3
 800aaf6:	f000 fc93 	bl	800b420 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 800aafa:	68fb      	ldr	r3, [r7, #12]
 800aafc:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800aafe:	e31c      	b.n	800b13a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800ab00:	2300      	movs	r3, #0
 800ab02:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800ab04:	e319      	b.n	800b13a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4BCLKSOURCE_CLKP: /* CKPER is the clock source for SAI4B*/
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800ab06:	4b1d      	ldr	r3, [pc, #116]	@ (800ab7c <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800ab08:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800ab0a:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 800ab0e:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800ab10:	4b1a      	ldr	r3, [pc, #104]	@ (800ab7c <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800ab12:	681b      	ldr	r3, [r3, #0]
 800ab14:	f003 0304 	and.w	r3, r3, #4
 800ab18:	2b04      	cmp	r3, #4
 800ab1a:	d10c      	bne.n	800ab36 <HAL_RCCEx_GetPeriphCLKFreq+0x4ea>
 800ab1c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800ab1e:	2b00      	cmp	r3, #0
 800ab20:	d109      	bne.n	800ab36 <HAL_RCCEx_GetPeriphCLKFreq+0x4ea>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800ab22:	4b16      	ldr	r3, [pc, #88]	@ (800ab7c <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800ab24:	681b      	ldr	r3, [r3, #0]
 800ab26:	08db      	lsrs	r3, r3, #3
 800ab28:	f003 0303 	and.w	r3, r3, #3
 800ab2c:	4a14      	ldr	r2, [pc, #80]	@ (800ab80 <HAL_RCCEx_GetPeriphCLKFreq+0x534>)
 800ab2e:	fa22 f303 	lsr.w	r3, r2, r3
 800ab32:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800ab34:	e01e      	b.n	800ab74 <HAL_RCCEx_GetPeriphCLKFreq+0x528>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800ab36:	4b11      	ldr	r3, [pc, #68]	@ (800ab7c <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800ab38:	681b      	ldr	r3, [r3, #0]
 800ab3a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800ab3e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800ab42:	d106      	bne.n	800ab52 <HAL_RCCEx_GetPeriphCLKFreq+0x506>
 800ab44:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800ab46:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800ab4a:	d102      	bne.n	800ab52 <HAL_RCCEx_GetPeriphCLKFreq+0x506>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 800ab4c:	4b0d      	ldr	r3, [pc, #52]	@ (800ab84 <HAL_RCCEx_GetPeriphCLKFreq+0x538>)
 800ab4e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800ab50:	e010      	b.n	800ab74 <HAL_RCCEx_GetPeriphCLKFreq+0x528>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800ab52:	4b0a      	ldr	r3, [pc, #40]	@ (800ab7c <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800ab54:	681b      	ldr	r3, [r3, #0]
 800ab56:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800ab5a:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800ab5e:	d106      	bne.n	800ab6e <HAL_RCCEx_GetPeriphCLKFreq+0x522>
 800ab60:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800ab62:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800ab66:	d102      	bne.n	800ab6e <HAL_RCCEx_GetPeriphCLKFreq+0x522>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 800ab68:	4b07      	ldr	r3, [pc, #28]	@ (800ab88 <HAL_RCCEx_GetPeriphCLKFreq+0x53c>)
 800ab6a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800ab6c:	e002      	b.n	800ab74 <HAL_RCCEx_GetPeriphCLKFreq+0x528>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 800ab6e:	2300      	movs	r3, #0
 800ab70:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 800ab72:	e2e2      	b.n	800b13a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 800ab74:	e2e1      	b.n	800b13a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4BCLKSOURCE_PIN: /* External clock is the clock source for SAI4B */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 800ab76:	4b05      	ldr	r3, [pc, #20]	@ (800ab8c <HAL_RCCEx_GetPeriphCLKFreq+0x540>)
 800ab78:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800ab7a:	e2de      	b.n	800b13a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 800ab7c:	58024400 	.word	0x58024400
 800ab80:	03d09000 	.word	0x03d09000
 800ab84:	003d0900 	.word	0x003d0900
 800ab88:	017d7840 	.word	0x017d7840
 800ab8c:	00bb8000 	.word	0x00bb8000
      }

      default :
      {
        frequency = 0;
 800ab90:	2300      	movs	r3, #0
 800ab92:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800ab94:	e2d1      	b.n	800b13a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }
#endif /*SAI4*/
  else if (PeriphClk == RCC_PERIPHCLK_SPI123)
 800ab96:	e9d7 2300 	ldrd	r2, r3, [r7]
 800ab9a:	f5a2 5180 	sub.w	r1, r2, #4096	@ 0x1000
 800ab9e:	430b      	orrs	r3, r1
 800aba0:	f040 809c 	bne.w	800acdc <HAL_RCCEx_GetPeriphCLKFreq+0x690>
  {
    /* Get SPI1/2/3 clock source */
    srcclk = __HAL_RCC_GET_SPI123_SOURCE();
 800aba4:	4b93      	ldr	r3, [pc, #588]	@ (800adf4 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800aba6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800aba8:	f403 43e0 	and.w	r3, r3, #28672	@ 0x7000
 800abac:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 800abae:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800abb0:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800abb4:	d054      	beq.n	800ac60 <HAL_RCCEx_GetPeriphCLKFreq+0x614>
 800abb6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800abb8:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800abbc:	f200 808b 	bhi.w	800acd6 <HAL_RCCEx_GetPeriphCLKFreq+0x68a>
 800abc0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800abc2:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 800abc6:	f000 8083 	beq.w	800acd0 <HAL_RCCEx_GetPeriphCLKFreq+0x684>
 800abca:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800abcc:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 800abd0:	f200 8081 	bhi.w	800acd6 <HAL_RCCEx_GetPeriphCLKFreq+0x68a>
 800abd4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800abd6:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800abda:	d02f      	beq.n	800ac3c <HAL_RCCEx_GetPeriphCLKFreq+0x5f0>
 800abdc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800abde:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800abe2:	d878      	bhi.n	800acd6 <HAL_RCCEx_GetPeriphCLKFreq+0x68a>
 800abe4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800abe6:	2b00      	cmp	r3, #0
 800abe8:	d004      	beq.n	800abf4 <HAL_RCCEx_GetPeriphCLKFreq+0x5a8>
 800abea:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800abec:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800abf0:	d012      	beq.n	800ac18 <HAL_RCCEx_GetPeriphCLKFreq+0x5cc>
 800abf2:	e070      	b.n	800acd6 <HAL_RCCEx_GetPeriphCLKFreq+0x68a>
    {
      case RCC_SPI123CLKSOURCE_PLL: /* PLL1 is the clock source for SPI123 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 800abf4:	4b7f      	ldr	r3, [pc, #508]	@ (800adf4 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800abf6:	681b      	ldr	r3, [r3, #0]
 800abf8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800abfc:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800ac00:	d107      	bne.n	800ac12 <HAL_RCCEx_GetPeriphCLKFreq+0x5c6>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800ac02:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800ac06:	4618      	mov	r0, r3
 800ac08:	f000 fd5e 	bl	800b6c8 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 800ac0c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ac0e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800ac10:	e293      	b.n	800b13a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800ac12:	2300      	movs	r3, #0
 800ac14:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800ac16:	e290      	b.n	800b13a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is the clock source for SPI123 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800ac18:	4b76      	ldr	r3, [pc, #472]	@ (800adf4 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800ac1a:	681b      	ldr	r3, [r3, #0]
 800ac1c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800ac20:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800ac24:	d107      	bne.n	800ac36 <HAL_RCCEx_GetPeriphCLKFreq+0x5ea>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800ac26:	f107 0318 	add.w	r3, r7, #24
 800ac2a:	4618      	mov	r0, r3
 800ac2c:	f000 faa4 	bl	800b178 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 800ac30:	69bb      	ldr	r3, [r7, #24]
 800ac32:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800ac34:	e281      	b.n	800b13a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800ac36:	2300      	movs	r3, #0
 800ac38:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800ac3a:	e27e      	b.n	800b13a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SPI123CLKSOURCE_PLL3: /* PLL3 is the clock source for SPI123 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800ac3c:	4b6d      	ldr	r3, [pc, #436]	@ (800adf4 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800ac3e:	681b      	ldr	r3, [r3, #0]
 800ac40:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800ac44:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800ac48:	d107      	bne.n	800ac5a <HAL_RCCEx_GetPeriphCLKFreq+0x60e>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800ac4a:	f107 030c 	add.w	r3, r7, #12
 800ac4e:	4618      	mov	r0, r3
 800ac50:	f000 fbe6 	bl	800b420 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 800ac54:	68fb      	ldr	r3, [r7, #12]
 800ac56:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800ac58:	e26f      	b.n	800b13a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800ac5a:	2300      	movs	r3, #0
 800ac5c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800ac5e:	e26c      	b.n	800b13a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SPI123CLKSOURCE_CLKP: /* CKPER is the clock source for SPI123 */
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800ac60:	4b64      	ldr	r3, [pc, #400]	@ (800adf4 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800ac62:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800ac64:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 800ac68:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800ac6a:	4b62      	ldr	r3, [pc, #392]	@ (800adf4 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800ac6c:	681b      	ldr	r3, [r3, #0]
 800ac6e:	f003 0304 	and.w	r3, r3, #4
 800ac72:	2b04      	cmp	r3, #4
 800ac74:	d10c      	bne.n	800ac90 <HAL_RCCEx_GetPeriphCLKFreq+0x644>
 800ac76:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800ac78:	2b00      	cmp	r3, #0
 800ac7a:	d109      	bne.n	800ac90 <HAL_RCCEx_GetPeriphCLKFreq+0x644>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800ac7c:	4b5d      	ldr	r3, [pc, #372]	@ (800adf4 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800ac7e:	681b      	ldr	r3, [r3, #0]
 800ac80:	08db      	lsrs	r3, r3, #3
 800ac82:	f003 0303 	and.w	r3, r3, #3
 800ac86:	4a5c      	ldr	r2, [pc, #368]	@ (800adf8 <HAL_RCCEx_GetPeriphCLKFreq+0x7ac>)
 800ac88:	fa22 f303 	lsr.w	r3, r2, r3
 800ac8c:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800ac8e:	e01e      	b.n	800acce <HAL_RCCEx_GetPeriphCLKFreq+0x682>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800ac90:	4b58      	ldr	r3, [pc, #352]	@ (800adf4 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800ac92:	681b      	ldr	r3, [r3, #0]
 800ac94:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800ac98:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800ac9c:	d106      	bne.n	800acac <HAL_RCCEx_GetPeriphCLKFreq+0x660>
 800ac9e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800aca0:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800aca4:	d102      	bne.n	800acac <HAL_RCCEx_GetPeriphCLKFreq+0x660>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 800aca6:	4b55      	ldr	r3, [pc, #340]	@ (800adfc <HAL_RCCEx_GetPeriphCLKFreq+0x7b0>)
 800aca8:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800acaa:	e010      	b.n	800acce <HAL_RCCEx_GetPeriphCLKFreq+0x682>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800acac:	4b51      	ldr	r3, [pc, #324]	@ (800adf4 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800acae:	681b      	ldr	r3, [r3, #0]
 800acb0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800acb4:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800acb8:	d106      	bne.n	800acc8 <HAL_RCCEx_GetPeriphCLKFreq+0x67c>
 800acba:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800acbc:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800acc0:	d102      	bne.n	800acc8 <HAL_RCCEx_GetPeriphCLKFreq+0x67c>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 800acc2:	4b4f      	ldr	r3, [pc, #316]	@ (800ae00 <HAL_RCCEx_GetPeriphCLKFreq+0x7b4>)
 800acc4:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800acc6:	e002      	b.n	800acce <HAL_RCCEx_GetPeriphCLKFreq+0x682>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 800acc8:	2300      	movs	r3, #0
 800acca:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 800accc:	e235      	b.n	800b13a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 800acce:	e234      	b.n	800b13a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case (RCC_SPI123CLKSOURCE_PIN): /* External clock is the clock source for I2S */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 800acd0:	4b4c      	ldr	r3, [pc, #304]	@ (800ae04 <HAL_RCCEx_GetPeriphCLKFreq+0x7b8>)
 800acd2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800acd4:	e231      	b.n	800b13a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      default :
      {
        frequency = 0;
 800acd6:	2300      	movs	r3, #0
 800acd8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800acda:	e22e      	b.n	800b13a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SPI45)
 800acdc:	e9d7 2300 	ldrd	r2, r3, [r7]
 800ace0:	f5a2 5100 	sub.w	r1, r2, #8192	@ 0x2000
 800ace4:	430b      	orrs	r3, r1
 800ace6:	f040 808f 	bne.w	800ae08 <HAL_RCCEx_GetPeriphCLKFreq+0x7bc>
  {
    /* Get SPI45 clock source */
    srcclk = __HAL_RCC_GET_SPI45_SOURCE();
 800acea:	4b42      	ldr	r3, [pc, #264]	@ (800adf4 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800acec:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800acee:	f403 23e0 	and.w	r3, r3, #458752	@ 0x70000
 800acf2:	63bb      	str	r3, [r7, #56]	@ 0x38
    switch (srcclk)
 800acf4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800acf6:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800acfa:	d06b      	beq.n	800add4 <HAL_RCCEx_GetPeriphCLKFreq+0x788>
 800acfc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800acfe:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800ad02:	d874      	bhi.n	800adee <HAL_RCCEx_GetPeriphCLKFreq+0x7a2>
 800ad04:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ad06:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800ad0a:	d056      	beq.n	800adba <HAL_RCCEx_GetPeriphCLKFreq+0x76e>
 800ad0c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ad0e:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800ad12:	d86c      	bhi.n	800adee <HAL_RCCEx_GetPeriphCLKFreq+0x7a2>
 800ad14:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ad16:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 800ad1a:	d03b      	beq.n	800ad94 <HAL_RCCEx_GetPeriphCLKFreq+0x748>
 800ad1c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ad1e:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 800ad22:	d864      	bhi.n	800adee <HAL_RCCEx_GetPeriphCLKFreq+0x7a2>
 800ad24:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ad26:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800ad2a:	d021      	beq.n	800ad70 <HAL_RCCEx_GetPeriphCLKFreq+0x724>
 800ad2c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ad2e:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800ad32:	d85c      	bhi.n	800adee <HAL_RCCEx_GetPeriphCLKFreq+0x7a2>
 800ad34:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ad36:	2b00      	cmp	r3, #0
 800ad38:	d004      	beq.n	800ad44 <HAL_RCCEx_GetPeriphCLKFreq+0x6f8>
 800ad3a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ad3c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800ad40:	d004      	beq.n	800ad4c <HAL_RCCEx_GetPeriphCLKFreq+0x700>
 800ad42:	e054      	b.n	800adee <HAL_RCCEx_GetPeriphCLKFreq+0x7a2>
    {
      case RCC_SPI45CLKSOURCE_PCLK2: /* CD/D2 PCLK2 is the clock source for SPI4/5 */
      {
        frequency = HAL_RCC_GetPCLK1Freq();
 800ad44:	f7fe fa4c 	bl	80091e0 <HAL_RCC_GetPCLK1Freq>
 800ad48:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 800ad4a:	e1f6      	b.n	800b13a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800ad4c:	4b29      	ldr	r3, [pc, #164]	@ (800adf4 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800ad4e:	681b      	ldr	r3, [r3, #0]
 800ad50:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800ad54:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800ad58:	d107      	bne.n	800ad6a <HAL_RCCEx_GetPeriphCLKFreq+0x71e>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800ad5a:	f107 0318 	add.w	r3, r7, #24
 800ad5e:	4618      	mov	r0, r3
 800ad60:	f000 fa0a 	bl	800b178 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 800ad64:	69fb      	ldr	r3, [r7, #28]
 800ad66:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800ad68:	e1e7      	b.n	800b13a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800ad6a:	2300      	movs	r3, #0
 800ad6c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800ad6e:	e1e4      	b.n	800b13a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI45CLKSOURCE_PLL3: /* PLL3 is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800ad70:	4b20      	ldr	r3, [pc, #128]	@ (800adf4 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800ad72:	681b      	ldr	r3, [r3, #0]
 800ad74:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800ad78:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800ad7c:	d107      	bne.n	800ad8e <HAL_RCCEx_GetPeriphCLKFreq+0x742>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800ad7e:	f107 030c 	add.w	r3, r7, #12
 800ad82:	4618      	mov	r0, r3
 800ad84:	f000 fb4c 	bl	800b420 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 800ad88:	693b      	ldr	r3, [r7, #16]
 800ad8a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800ad8c:	e1d5      	b.n	800b13a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800ad8e:	2300      	movs	r3, #0
 800ad90:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800ad92:	e1d2      	b.n	800b13a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI45CLKSOURCE_HSI: /* HSI is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 800ad94:	4b17      	ldr	r3, [pc, #92]	@ (800adf4 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800ad96:	681b      	ldr	r3, [r3, #0]
 800ad98:	f003 0304 	and.w	r3, r3, #4
 800ad9c:	2b04      	cmp	r3, #4
 800ad9e:	d109      	bne.n	800adb4 <HAL_RCCEx_GetPeriphCLKFreq+0x768>
        {
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800ada0:	4b14      	ldr	r3, [pc, #80]	@ (800adf4 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800ada2:	681b      	ldr	r3, [r3, #0]
 800ada4:	08db      	lsrs	r3, r3, #3
 800ada6:	f003 0303 	and.w	r3, r3, #3
 800adaa:	4a13      	ldr	r2, [pc, #76]	@ (800adf8 <HAL_RCCEx_GetPeriphCLKFreq+0x7ac>)
 800adac:	fa22 f303 	lsr.w	r3, r2, r3
 800adb0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800adb2:	e1c2      	b.n	800b13a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800adb4:	2300      	movs	r3, #0
 800adb6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800adb8:	e1bf      	b.n	800b13a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI45CLKSOURCE_CSI: /* CSI is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY))
 800adba:	4b0e      	ldr	r3, [pc, #56]	@ (800adf4 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800adbc:	681b      	ldr	r3, [r3, #0]
 800adbe:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800adc2:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800adc6:	d102      	bne.n	800adce <HAL_RCCEx_GetPeriphCLKFreq+0x782>
        {
          frequency = CSI_VALUE;
 800adc8:	4b0c      	ldr	r3, [pc, #48]	@ (800adfc <HAL_RCCEx_GetPeriphCLKFreq+0x7b0>)
 800adca:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800adcc:	e1b5      	b.n	800b13a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800adce:	2300      	movs	r3, #0
 800add0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800add2:	e1b2      	b.n	800b13a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI45CLKSOURCE_HSE: /* HSE is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 800add4:	4b07      	ldr	r3, [pc, #28]	@ (800adf4 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800add6:	681b      	ldr	r3, [r3, #0]
 800add8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800addc:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800ade0:	d102      	bne.n	800ade8 <HAL_RCCEx_GetPeriphCLKFreq+0x79c>
        {
          frequency = HSE_VALUE;
 800ade2:	4b07      	ldr	r3, [pc, #28]	@ (800ae00 <HAL_RCCEx_GetPeriphCLKFreq+0x7b4>)
 800ade4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800ade6:	e1a8      	b.n	800b13a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800ade8:	2300      	movs	r3, #0
 800adea:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800adec:	e1a5      	b.n	800b13a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      default :
      {
        frequency = 0;
 800adee:	2300      	movs	r3, #0
 800adf0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800adf2:	e1a2      	b.n	800b13a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 800adf4:	58024400 	.word	0x58024400
 800adf8:	03d09000 	.word	0x03d09000
 800adfc:	003d0900 	.word	0x003d0900
 800ae00:	017d7840 	.word	0x017d7840
 800ae04:	00bb8000 	.word	0x00bb8000
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_ADC)
 800ae08:	e9d7 2300 	ldrd	r2, r3, [r7]
 800ae0c:	f5a2 2100 	sub.w	r1, r2, #524288	@ 0x80000
 800ae10:	430b      	orrs	r3, r1
 800ae12:	d173      	bne.n	800aefc <HAL_RCCEx_GetPeriphCLKFreq+0x8b0>
  {
    /* Get ADC clock source */
    srcclk = __HAL_RCC_GET_ADC_SOURCE();
 800ae14:	4b9c      	ldr	r3, [pc, #624]	@ (800b088 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800ae16:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800ae18:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 800ae1c:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 800ae1e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ae20:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800ae24:	d02f      	beq.n	800ae86 <HAL_RCCEx_GetPeriphCLKFreq+0x83a>
 800ae26:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ae28:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800ae2c:	d863      	bhi.n	800aef6 <HAL_RCCEx_GetPeriphCLKFreq+0x8aa>
 800ae2e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ae30:	2b00      	cmp	r3, #0
 800ae32:	d004      	beq.n	800ae3e <HAL_RCCEx_GetPeriphCLKFreq+0x7f2>
 800ae34:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ae36:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800ae3a:	d012      	beq.n	800ae62 <HAL_RCCEx_GetPeriphCLKFreq+0x816>
 800ae3c:	e05b      	b.n	800aef6 <HAL_RCCEx_GetPeriphCLKFreq+0x8aa>
    {
      case RCC_ADCCLKSOURCE_PLL2:
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800ae3e:	4b92      	ldr	r3, [pc, #584]	@ (800b088 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800ae40:	681b      	ldr	r3, [r3, #0]
 800ae42:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800ae46:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800ae4a:	d107      	bne.n	800ae5c <HAL_RCCEx_GetPeriphCLKFreq+0x810>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800ae4c:	f107 0318 	add.w	r3, r7, #24
 800ae50:	4618      	mov	r0, r3
 800ae52:	f000 f991 	bl	800b178 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 800ae56:	69bb      	ldr	r3, [r7, #24]
 800ae58:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800ae5a:	e16e      	b.n	800b13a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800ae5c:	2300      	movs	r3, #0
 800ae5e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800ae60:	e16b      	b.n	800b13a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_ADCCLKSOURCE_PLL3:
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800ae62:	4b89      	ldr	r3, [pc, #548]	@ (800b088 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800ae64:	681b      	ldr	r3, [r3, #0]
 800ae66:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800ae6a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800ae6e:	d107      	bne.n	800ae80 <HAL_RCCEx_GetPeriphCLKFreq+0x834>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800ae70:	f107 030c 	add.w	r3, r7, #12
 800ae74:	4618      	mov	r0, r3
 800ae76:	f000 fad3 	bl	800b420 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_R_Frequency;
 800ae7a:	697b      	ldr	r3, [r7, #20]
 800ae7c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800ae7e:	e15c      	b.n	800b13a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800ae80:	2300      	movs	r3, #0
 800ae82:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800ae84:	e159      	b.n	800b13a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_ADCCLKSOURCE_CLKP:
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800ae86:	4b80      	ldr	r3, [pc, #512]	@ (800b088 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800ae88:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800ae8a:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 800ae8e:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800ae90:	4b7d      	ldr	r3, [pc, #500]	@ (800b088 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800ae92:	681b      	ldr	r3, [r3, #0]
 800ae94:	f003 0304 	and.w	r3, r3, #4
 800ae98:	2b04      	cmp	r3, #4
 800ae9a:	d10c      	bne.n	800aeb6 <HAL_RCCEx_GetPeriphCLKFreq+0x86a>
 800ae9c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800ae9e:	2b00      	cmp	r3, #0
 800aea0:	d109      	bne.n	800aeb6 <HAL_RCCEx_GetPeriphCLKFreq+0x86a>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800aea2:	4b79      	ldr	r3, [pc, #484]	@ (800b088 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800aea4:	681b      	ldr	r3, [r3, #0]
 800aea6:	08db      	lsrs	r3, r3, #3
 800aea8:	f003 0303 	and.w	r3, r3, #3
 800aeac:	4a77      	ldr	r2, [pc, #476]	@ (800b08c <HAL_RCCEx_GetPeriphCLKFreq+0xa40>)
 800aeae:	fa22 f303 	lsr.w	r3, r2, r3
 800aeb2:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800aeb4:	e01e      	b.n	800aef4 <HAL_RCCEx_GetPeriphCLKFreq+0x8a8>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800aeb6:	4b74      	ldr	r3, [pc, #464]	@ (800b088 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800aeb8:	681b      	ldr	r3, [r3, #0]
 800aeba:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800aebe:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800aec2:	d106      	bne.n	800aed2 <HAL_RCCEx_GetPeriphCLKFreq+0x886>
 800aec4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800aec6:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800aeca:	d102      	bne.n	800aed2 <HAL_RCCEx_GetPeriphCLKFreq+0x886>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 800aecc:	4b70      	ldr	r3, [pc, #448]	@ (800b090 <HAL_RCCEx_GetPeriphCLKFreq+0xa44>)
 800aece:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800aed0:	e010      	b.n	800aef4 <HAL_RCCEx_GetPeriphCLKFreq+0x8a8>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800aed2:	4b6d      	ldr	r3, [pc, #436]	@ (800b088 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800aed4:	681b      	ldr	r3, [r3, #0]
 800aed6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800aeda:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800aede:	d106      	bne.n	800aeee <HAL_RCCEx_GetPeriphCLKFreq+0x8a2>
 800aee0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800aee2:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800aee6:	d102      	bne.n	800aeee <HAL_RCCEx_GetPeriphCLKFreq+0x8a2>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 800aee8:	4b6a      	ldr	r3, [pc, #424]	@ (800b094 <HAL_RCCEx_GetPeriphCLKFreq+0xa48>)
 800aeea:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800aeec:	e002      	b.n	800aef4 <HAL_RCCEx_GetPeriphCLKFreq+0x8a8>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 800aeee:	2300      	movs	r3, #0
 800aef0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 800aef2:	e122      	b.n	800b13a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 800aef4:	e121      	b.n	800b13a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      default :
      {
        frequency = 0;
 800aef6:	2300      	movs	r3, #0
 800aef8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800aefa:	e11e      	b.n	800b13a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SDMMC)
 800aefc:	e9d7 2300 	ldrd	r2, r3, [r7]
 800af00:	f5a2 3180 	sub.w	r1, r2, #65536	@ 0x10000
 800af04:	430b      	orrs	r3, r1
 800af06:	d133      	bne.n	800af70 <HAL_RCCEx_GetPeriphCLKFreq+0x924>
  {
    /* Get SDMMC clock source */
    srcclk = __HAL_RCC_GET_SDMMC_SOURCE();
 800af08:	4b5f      	ldr	r3, [pc, #380]	@ (800b088 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800af0a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800af0c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800af10:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 800af12:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800af14:	2b00      	cmp	r3, #0
 800af16:	d004      	beq.n	800af22 <HAL_RCCEx_GetPeriphCLKFreq+0x8d6>
 800af18:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800af1a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800af1e:	d012      	beq.n	800af46 <HAL_RCCEx_GetPeriphCLKFreq+0x8fa>
 800af20:	e023      	b.n	800af6a <HAL_RCCEx_GetPeriphCLKFreq+0x91e>
    {
      case RCC_SDMMCCLKSOURCE_PLL: /* PLL1 is the clock source for SDMMC */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 800af22:	4b59      	ldr	r3, [pc, #356]	@ (800b088 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800af24:	681b      	ldr	r3, [r3, #0]
 800af26:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800af2a:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800af2e:	d107      	bne.n	800af40 <HAL_RCCEx_GetPeriphCLKFreq+0x8f4>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800af30:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800af34:	4618      	mov	r0, r3
 800af36:	f000 fbc7 	bl	800b6c8 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 800af3a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800af3c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800af3e:	e0fc      	b.n	800b13a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800af40:	2300      	movs	r3, #0
 800af42:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800af44:	e0f9      	b.n	800b13a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is the clock source for SDMMC */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800af46:	4b50      	ldr	r3, [pc, #320]	@ (800b088 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800af48:	681b      	ldr	r3, [r3, #0]
 800af4a:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800af4e:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800af52:	d107      	bne.n	800af64 <HAL_RCCEx_GetPeriphCLKFreq+0x918>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800af54:	f107 0318 	add.w	r3, r7, #24
 800af58:	4618      	mov	r0, r3
 800af5a:	f000 f90d 	bl	800b178 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_R_Frequency;
 800af5e:	6a3b      	ldr	r3, [r7, #32]
 800af60:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800af62:	e0ea      	b.n	800b13a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800af64:	2300      	movs	r3, #0
 800af66:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800af68:	e0e7      	b.n	800b13a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      default :
      {
        frequency = 0;
 800af6a:	2300      	movs	r3, #0
 800af6c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800af6e:	e0e4      	b.n	800b13a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SPI6)
 800af70:	e9d7 2300 	ldrd	r2, r3, [r7]
 800af74:	f5a2 4180 	sub.w	r1, r2, #16384	@ 0x4000
 800af78:	430b      	orrs	r3, r1
 800af7a:	f040 808d 	bne.w	800b098 <HAL_RCCEx_GetPeriphCLKFreq+0xa4c>
  {
    /* Get SPI6 clock source */
    srcclk = __HAL_RCC_GET_SPI6_SOURCE();
 800af7e:	4b42      	ldr	r3, [pc, #264]	@ (800b088 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800af80:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800af82:	f003 43e0 	and.w	r3, r3, #1879048192	@ 0x70000000
 800af86:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 800af88:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800af8a:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800af8e:	d06b      	beq.n	800b068 <HAL_RCCEx_GetPeriphCLKFreq+0xa1c>
 800af90:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800af92:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800af96:	d874      	bhi.n	800b082 <HAL_RCCEx_GetPeriphCLKFreq+0xa36>
 800af98:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800af9a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800af9e:	d056      	beq.n	800b04e <HAL_RCCEx_GetPeriphCLKFreq+0xa02>
 800afa0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800afa2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800afa6:	d86c      	bhi.n	800b082 <HAL_RCCEx_GetPeriphCLKFreq+0xa36>
 800afa8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800afaa:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 800afae:	d03b      	beq.n	800b028 <HAL_RCCEx_GetPeriphCLKFreq+0x9dc>
 800afb0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800afb2:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 800afb6:	d864      	bhi.n	800b082 <HAL_RCCEx_GetPeriphCLKFreq+0xa36>
 800afb8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800afba:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800afbe:	d021      	beq.n	800b004 <HAL_RCCEx_GetPeriphCLKFreq+0x9b8>
 800afc0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800afc2:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800afc6:	d85c      	bhi.n	800b082 <HAL_RCCEx_GetPeriphCLKFreq+0xa36>
 800afc8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800afca:	2b00      	cmp	r3, #0
 800afcc:	d004      	beq.n	800afd8 <HAL_RCCEx_GetPeriphCLKFreq+0x98c>
 800afce:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800afd0:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800afd4:	d004      	beq.n	800afe0 <HAL_RCCEx_GetPeriphCLKFreq+0x994>
 800afd6:	e054      	b.n	800b082 <HAL_RCCEx_GetPeriphCLKFreq+0xa36>
    {
      case RCC_SPI6CLKSOURCE_D3PCLK1: /* D3PCLK1 (PCLK4) is the clock source for SPI6 */
      {
        frequency = HAL_RCCEx_GetD3PCLK1Freq();
 800afd8:	f000 f8b8 	bl	800b14c <HAL_RCCEx_GetD3PCLK1Freq>
 800afdc:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 800afde:	e0ac      	b.n	800b13a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800afe0:	4b29      	ldr	r3, [pc, #164]	@ (800b088 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800afe2:	681b      	ldr	r3, [r3, #0]
 800afe4:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800afe8:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800afec:	d107      	bne.n	800affe <HAL_RCCEx_GetPeriphCLKFreq+0x9b2>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800afee:	f107 0318 	add.w	r3, r7, #24
 800aff2:	4618      	mov	r0, r3
 800aff4:	f000 f8c0 	bl	800b178 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 800aff8:	69fb      	ldr	r3, [r7, #28]
 800affa:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800affc:	e09d      	b.n	800b13a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800affe:	2300      	movs	r3, #0
 800b000:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800b002:	e09a      	b.n	800b13a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI6CLKSOURCE_PLL3: /* PLL3 is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800b004:	4b20      	ldr	r3, [pc, #128]	@ (800b088 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800b006:	681b      	ldr	r3, [r3, #0]
 800b008:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800b00c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800b010:	d107      	bne.n	800b022 <HAL_RCCEx_GetPeriphCLKFreq+0x9d6>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800b012:	f107 030c 	add.w	r3, r7, #12
 800b016:	4618      	mov	r0, r3
 800b018:	f000 fa02 	bl	800b420 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 800b01c:	693b      	ldr	r3, [r7, #16]
 800b01e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800b020:	e08b      	b.n	800b13a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800b022:	2300      	movs	r3, #0
 800b024:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800b026:	e088      	b.n	800b13a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI6CLKSOURCE_HSI: /* HSI is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 800b028:	4b17      	ldr	r3, [pc, #92]	@ (800b088 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800b02a:	681b      	ldr	r3, [r3, #0]
 800b02c:	f003 0304 	and.w	r3, r3, #4
 800b030:	2b04      	cmp	r3, #4
 800b032:	d109      	bne.n	800b048 <HAL_RCCEx_GetPeriphCLKFreq+0x9fc>
        {
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800b034:	4b14      	ldr	r3, [pc, #80]	@ (800b088 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800b036:	681b      	ldr	r3, [r3, #0]
 800b038:	08db      	lsrs	r3, r3, #3
 800b03a:	f003 0303 	and.w	r3, r3, #3
 800b03e:	4a13      	ldr	r2, [pc, #76]	@ (800b08c <HAL_RCCEx_GetPeriphCLKFreq+0xa40>)
 800b040:	fa22 f303 	lsr.w	r3, r2, r3
 800b044:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800b046:	e078      	b.n	800b13a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800b048:	2300      	movs	r3, #0
 800b04a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800b04c:	e075      	b.n	800b13a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI6CLKSOURCE_CSI: /* CSI is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY))
 800b04e:	4b0e      	ldr	r3, [pc, #56]	@ (800b088 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800b050:	681b      	ldr	r3, [r3, #0]
 800b052:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800b056:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800b05a:	d102      	bne.n	800b062 <HAL_RCCEx_GetPeriphCLKFreq+0xa16>
        {
          frequency = CSI_VALUE;
 800b05c:	4b0c      	ldr	r3, [pc, #48]	@ (800b090 <HAL_RCCEx_GetPeriphCLKFreq+0xa44>)
 800b05e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800b060:	e06b      	b.n	800b13a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800b062:	2300      	movs	r3, #0
 800b064:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800b066:	e068      	b.n	800b13a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI6CLKSOURCE_HSE: /* HSE is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 800b068:	4b07      	ldr	r3, [pc, #28]	@ (800b088 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800b06a:	681b      	ldr	r3, [r3, #0]
 800b06c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800b070:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800b074:	d102      	bne.n	800b07c <HAL_RCCEx_GetPeriphCLKFreq+0xa30>
        {
          frequency = HSE_VALUE;
 800b076:	4b07      	ldr	r3, [pc, #28]	@ (800b094 <HAL_RCCEx_GetPeriphCLKFreq+0xa48>)
 800b078:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800b07a:	e05e      	b.n	800b13a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800b07c:	2300      	movs	r3, #0
 800b07e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800b080:	e05b      	b.n	800b13a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
        break;
      }
#endif /* RCC_SPI6CLKSOURCE_PIN */
      default :
      {
        frequency = 0;
 800b082:	2300      	movs	r3, #0
 800b084:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800b086:	e058      	b.n	800b13a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 800b088:	58024400 	.word	0x58024400
 800b08c:	03d09000 	.word	0x03d09000
 800b090:	003d0900 	.word	0x003d0900
 800b094:	017d7840 	.word	0x017d7840
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_FDCAN)
 800b098:	e9d7 2300 	ldrd	r2, r3, [r7]
 800b09c:	f5a2 4100 	sub.w	r1, r2, #32768	@ 0x8000
 800b0a0:	430b      	orrs	r3, r1
 800b0a2:	d148      	bne.n	800b136 <HAL_RCCEx_GetPeriphCLKFreq+0xaea>
  {
    /* Get FDCAN clock source */
    srcclk = __HAL_RCC_GET_FDCAN_SOURCE();
 800b0a4:	4b27      	ldr	r3, [pc, #156]	@ (800b144 <HAL_RCCEx_GetPeriphCLKFreq+0xaf8>)
 800b0a6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800b0a8:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 800b0ac:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 800b0ae:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b0b0:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800b0b4:	d02a      	beq.n	800b10c <HAL_RCCEx_GetPeriphCLKFreq+0xac0>
 800b0b6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b0b8:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800b0bc:	d838      	bhi.n	800b130 <HAL_RCCEx_GetPeriphCLKFreq+0xae4>
 800b0be:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b0c0:	2b00      	cmp	r3, #0
 800b0c2:	d004      	beq.n	800b0ce <HAL_RCCEx_GetPeriphCLKFreq+0xa82>
 800b0c4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b0c6:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800b0ca:	d00d      	beq.n	800b0e8 <HAL_RCCEx_GetPeriphCLKFreq+0xa9c>
 800b0cc:	e030      	b.n	800b130 <HAL_RCCEx_GetPeriphCLKFreq+0xae4>
    {
      case RCC_FDCANCLKSOURCE_HSE: /* HSE is the clock source for FDCAN */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 800b0ce:	4b1d      	ldr	r3, [pc, #116]	@ (800b144 <HAL_RCCEx_GetPeriphCLKFreq+0xaf8>)
 800b0d0:	681b      	ldr	r3, [r3, #0]
 800b0d2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800b0d6:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800b0da:	d102      	bne.n	800b0e2 <HAL_RCCEx_GetPeriphCLKFreq+0xa96>
        {
          frequency = HSE_VALUE;
 800b0dc:	4b1a      	ldr	r3, [pc, #104]	@ (800b148 <HAL_RCCEx_GetPeriphCLKFreq+0xafc>)
 800b0de:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800b0e0:	e02b      	b.n	800b13a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800b0e2:	2300      	movs	r3, #0
 800b0e4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800b0e6:	e028      	b.n	800b13a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_FDCANCLKSOURCE_PLL: /* PLL is the clock source for FDCAN */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 800b0e8:	4b16      	ldr	r3, [pc, #88]	@ (800b144 <HAL_RCCEx_GetPeriphCLKFreq+0xaf8>)
 800b0ea:	681b      	ldr	r3, [r3, #0]
 800b0ec:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800b0f0:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800b0f4:	d107      	bne.n	800b106 <HAL_RCCEx_GetPeriphCLKFreq+0xaba>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800b0f6:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800b0fa:	4618      	mov	r0, r3
 800b0fc:	f000 fae4 	bl	800b6c8 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 800b100:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b102:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800b104:	e019      	b.n	800b13a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800b106:	2300      	movs	r3, #0
 800b108:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800b10a:	e016      	b.n	800b13a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is the clock source for FDCAN */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800b10c:	4b0d      	ldr	r3, [pc, #52]	@ (800b144 <HAL_RCCEx_GetPeriphCLKFreq+0xaf8>)
 800b10e:	681b      	ldr	r3, [r3, #0]
 800b110:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800b114:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800b118:	d107      	bne.n	800b12a <HAL_RCCEx_GetPeriphCLKFreq+0xade>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800b11a:	f107 0318 	add.w	r3, r7, #24
 800b11e:	4618      	mov	r0, r3
 800b120:	f000 f82a 	bl	800b178 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 800b124:	69fb      	ldr	r3, [r7, #28]
 800b126:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800b128:	e007      	b.n	800b13a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800b12a:	2300      	movs	r3, #0
 800b12c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800b12e:	e004      	b.n	800b13a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      default :
      {
        frequency = 0;
 800b130:	2300      	movs	r3, #0
 800b132:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800b134:	e001      	b.n	800b13a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }
  else
  {
    frequency = 0;
 800b136:	2300      	movs	r3, #0
 800b138:	63fb      	str	r3, [r7, #60]	@ 0x3c
  }

  return frequency;
 800b13a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 800b13c:	4618      	mov	r0, r3
 800b13e:	3740      	adds	r7, #64	@ 0x40
 800b140:	46bd      	mov	sp, r7
 800b142:	bd80      	pop	{r7, pc}
 800b144:	58024400 	.word	0x58024400
 800b148:	017d7840 	.word	0x017d7840

0800b14c <HAL_RCCEx_GetD3PCLK1Freq>:
  * @note   Each time D3PCLK1 changes, this function must be called to update the
  *         right D3PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval D3PCLK1 frequency
  */
uint32_t HAL_RCCEx_GetD3PCLK1Freq(void)
{
 800b14c:	b580      	push	{r7, lr}
 800b14e:	af00      	add	r7, sp, #0
#if defined(RCC_D3CFGR_D3PPRE)
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->D3CFGR & RCC_D3CFGR_D3PPRE) >> RCC_D3CFGR_D3PPRE_Pos] & 0x1FU));
 800b150:	f7fe f816 	bl	8009180 <HAL_RCC_GetHCLKFreq>
 800b154:	4602      	mov	r2, r0
 800b156:	4b06      	ldr	r3, [pc, #24]	@ (800b170 <HAL_RCCEx_GetD3PCLK1Freq+0x24>)
 800b158:	6a1b      	ldr	r3, [r3, #32]
 800b15a:	091b      	lsrs	r3, r3, #4
 800b15c:	f003 0307 	and.w	r3, r3, #7
 800b160:	4904      	ldr	r1, [pc, #16]	@ (800b174 <HAL_RCCEx_GetD3PCLK1Freq+0x28>)
 800b162:	5ccb      	ldrb	r3, [r1, r3]
 800b164:	f003 031f 	and.w	r3, r3, #31
 800b168:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE) >> RCC_SRDCFGR_SRDPPRE_Pos] & 0x1FU));
#endif
}
 800b16c:	4618      	mov	r0, r3
 800b16e:	bd80      	pop	{r7, pc}
 800b170:	58024400 	.word	0x58024400
 800b174:	080156c8 	.word	0x080156c8

0800b178 <HAL_RCCEx_GetPLL2ClockFreq>:
  *         right PLL2CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL2_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL2ClockFreq(PLL2_ClocksTypeDef *PLL2_Clocks)
{
 800b178:	b480      	push	{r7}
 800b17a:	b089      	sub	sp, #36	@ 0x24
 800b17c:	af00      	add	r7, sp, #0
 800b17e:	6078      	str	r0, [r7, #4]
  float_t fracn2, pll2vco;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL2M) * PLL2N
     PLL2xCLK = PLL2_VCO / PLL2x
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800b180:	4ba1      	ldr	r3, [pc, #644]	@ (800b408 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800b182:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b184:	f003 0303 	and.w	r3, r3, #3
 800b188:	61bb      	str	r3, [r7, #24]
  pll2m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM2) >> 12);
 800b18a:	4b9f      	ldr	r3, [pc, #636]	@ (800b408 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800b18c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b18e:	0b1b      	lsrs	r3, r3, #12
 800b190:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800b194:	617b      	str	r3, [r7, #20]
  pll2fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL2FRACEN) >> RCC_PLLCFGR_PLL2FRACEN_Pos;
 800b196:	4b9c      	ldr	r3, [pc, #624]	@ (800b408 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800b198:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b19a:	091b      	lsrs	r3, r3, #4
 800b19c:	f003 0301 	and.w	r3, r3, #1
 800b1a0:	613b      	str	r3, [r7, #16]
  fracn2 = (float_t)(uint32_t)(pll2fracen * ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2) >> 3));
 800b1a2:	4b99      	ldr	r3, [pc, #612]	@ (800b408 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800b1a4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800b1a6:	08db      	lsrs	r3, r3, #3
 800b1a8:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800b1ac:	693a      	ldr	r2, [r7, #16]
 800b1ae:	fb02 f303 	mul.w	r3, r2, r3
 800b1b2:	ee07 3a90 	vmov	s15, r3
 800b1b6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b1ba:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll2m != 0U)
 800b1be:	697b      	ldr	r3, [r7, #20]
 800b1c0:	2b00      	cmp	r3, #0
 800b1c2:	f000 8111 	beq.w	800b3e8 <HAL_RCCEx_GetPLL2ClockFreq+0x270>
  {
    switch (pllsource)
 800b1c6:	69bb      	ldr	r3, [r7, #24]
 800b1c8:	2b02      	cmp	r3, #2
 800b1ca:	f000 8083 	beq.w	800b2d4 <HAL_RCCEx_GetPLL2ClockFreq+0x15c>
 800b1ce:	69bb      	ldr	r3, [r7, #24]
 800b1d0:	2b02      	cmp	r3, #2
 800b1d2:	f200 80a1 	bhi.w	800b318 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
 800b1d6:	69bb      	ldr	r3, [r7, #24]
 800b1d8:	2b00      	cmp	r3, #0
 800b1da:	d003      	beq.n	800b1e4 <HAL_RCCEx_GetPLL2ClockFreq+0x6c>
 800b1dc:	69bb      	ldr	r3, [r7, #24]
 800b1de:	2b01      	cmp	r3, #1
 800b1e0:	d056      	beq.n	800b290 <HAL_RCCEx_GetPLL2ClockFreq+0x118>
 800b1e2:	e099      	b.n	800b318 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
    {

      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800b1e4:	4b88      	ldr	r3, [pc, #544]	@ (800b408 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800b1e6:	681b      	ldr	r3, [r3, #0]
 800b1e8:	f003 0320 	and.w	r3, r3, #32
 800b1ec:	2b00      	cmp	r3, #0
 800b1ee:	d02d      	beq.n	800b24c <HAL_RCCEx_GetPLL2ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800b1f0:	4b85      	ldr	r3, [pc, #532]	@ (800b408 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800b1f2:	681b      	ldr	r3, [r3, #0]
 800b1f4:	08db      	lsrs	r3, r3, #3
 800b1f6:	f003 0303 	and.w	r3, r3, #3
 800b1fa:	4a84      	ldr	r2, [pc, #528]	@ (800b40c <HAL_RCCEx_GetPLL2ClockFreq+0x294>)
 800b1fc:	fa22 f303 	lsr.w	r3, r2, r3
 800b200:	60bb      	str	r3, [r7, #8]
          pll2vco = ((float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800b202:	68bb      	ldr	r3, [r7, #8]
 800b204:	ee07 3a90 	vmov	s15, r3
 800b208:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800b20c:	697b      	ldr	r3, [r7, #20]
 800b20e:	ee07 3a90 	vmov	s15, r3
 800b212:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b216:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800b21a:	4b7b      	ldr	r3, [pc, #492]	@ (800b408 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800b21c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b21e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800b222:	ee07 3a90 	vmov	s15, r3
 800b226:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800b22a:	ed97 6a03 	vldr	s12, [r7, #12]
 800b22e:	eddf 5a78 	vldr	s11, [pc, #480]	@ 800b410 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800b232:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800b236:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800b23a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800b23e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800b242:	ee67 7a27 	vmul.f32	s15, s14, s15
 800b246:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
        }
        break;
 800b24a:	e087      	b.n	800b35c <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800b24c:	697b      	ldr	r3, [r7, #20]
 800b24e:	ee07 3a90 	vmov	s15, r3
 800b252:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b256:	eddf 6a6f 	vldr	s13, [pc, #444]	@ 800b414 <HAL_RCCEx_GetPLL2ClockFreq+0x29c>
 800b25a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800b25e:	4b6a      	ldr	r3, [pc, #424]	@ (800b408 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800b260:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b262:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800b266:	ee07 3a90 	vmov	s15, r3
 800b26a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800b26e:	ed97 6a03 	vldr	s12, [r7, #12]
 800b272:	eddf 5a67 	vldr	s11, [pc, #412]	@ 800b410 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800b276:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800b27a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800b27e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800b282:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800b286:	ee67 7a27 	vmul.f32	s15, s14, s15
 800b28a:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800b28e:	e065      	b.n	800b35c <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800b290:	697b      	ldr	r3, [r7, #20]
 800b292:	ee07 3a90 	vmov	s15, r3
 800b296:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b29a:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 800b418 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 800b29e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800b2a2:	4b59      	ldr	r3, [pc, #356]	@ (800b408 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800b2a4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b2a6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800b2aa:	ee07 3a90 	vmov	s15, r3
 800b2ae:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800b2b2:	ed97 6a03 	vldr	s12, [r7, #12]
 800b2b6:	eddf 5a56 	vldr	s11, [pc, #344]	@ 800b410 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800b2ba:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800b2be:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800b2c2:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800b2c6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800b2ca:	ee67 7a27 	vmul.f32	s15, s14, s15
 800b2ce:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800b2d2:	e043      	b.n	800b35c <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800b2d4:	697b      	ldr	r3, [r7, #20]
 800b2d6:	ee07 3a90 	vmov	s15, r3
 800b2da:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b2de:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 800b41c <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>
 800b2e2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800b2e6:	4b48      	ldr	r3, [pc, #288]	@ (800b408 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800b2e8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b2ea:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800b2ee:	ee07 3a90 	vmov	s15, r3
 800b2f2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800b2f6:	ed97 6a03 	vldr	s12, [r7, #12]
 800b2fa:	eddf 5a45 	vldr	s11, [pc, #276]	@ 800b410 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800b2fe:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800b302:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800b306:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800b30a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800b30e:	ee67 7a27 	vmul.f32	s15, s14, s15
 800b312:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800b316:	e021      	b.n	800b35c <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      default:
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800b318:	697b      	ldr	r3, [r7, #20]
 800b31a:	ee07 3a90 	vmov	s15, r3
 800b31e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b322:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 800b418 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 800b326:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800b32a:	4b37      	ldr	r3, [pc, #220]	@ (800b408 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800b32c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b32e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800b332:	ee07 3a90 	vmov	s15, r3
 800b336:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800b33a:	ed97 6a03 	vldr	s12, [r7, #12]
 800b33e:	eddf 5a34 	vldr	s11, [pc, #208]	@ 800b410 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800b342:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800b346:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800b34a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800b34e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800b352:	ee67 7a27 	vmul.f32	s15, s14, s15
 800b356:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800b35a:	bf00      	nop
    }
    PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_P2) >> 9)  + (float_t)1)) ;
 800b35c:	4b2a      	ldr	r3, [pc, #168]	@ (800b408 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800b35e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b360:	0a5b      	lsrs	r3, r3, #9
 800b362:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800b366:	ee07 3a90 	vmov	s15, r3
 800b36a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b36e:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800b372:	ee37 7a87 	vadd.f32	s14, s15, s14
 800b376:	edd7 6a07 	vldr	s13, [r7, #28]
 800b37a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800b37e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800b382:	ee17 2a90 	vmov	r2, s15
 800b386:	687b      	ldr	r3, [r7, #4]
 800b388:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_Q2) >> 16) + (float_t)1)) ;
 800b38a:	4b1f      	ldr	r3, [pc, #124]	@ (800b408 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800b38c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b38e:	0c1b      	lsrs	r3, r3, #16
 800b390:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800b394:	ee07 3a90 	vmov	s15, r3
 800b398:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b39c:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800b3a0:	ee37 7a87 	vadd.f32	s14, s15, s14
 800b3a4:	edd7 6a07 	vldr	s13, [r7, #28]
 800b3a8:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800b3ac:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800b3b0:	ee17 2a90 	vmov	r2, s15
 800b3b4:	687b      	ldr	r3, [r7, #4]
 800b3b6:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_R2) >> 24) + (float_t)1)) ;
 800b3b8:	4b13      	ldr	r3, [pc, #76]	@ (800b408 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800b3ba:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b3bc:	0e1b      	lsrs	r3, r3, #24
 800b3be:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800b3c2:	ee07 3a90 	vmov	s15, r3
 800b3c6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b3ca:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800b3ce:	ee37 7a87 	vadd.f32	s14, s15, s14
 800b3d2:	edd7 6a07 	vldr	s13, [r7, #28]
 800b3d6:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800b3da:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800b3de:	ee17 2a90 	vmov	r2, s15
 800b3e2:	687b      	ldr	r3, [r7, #4]
 800b3e4:	609a      	str	r2, [r3, #8]
  {
    PLL2_Clocks->PLL2_P_Frequency = 0U;
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
    PLL2_Clocks->PLL2_R_Frequency = 0U;
  }
}
 800b3e6:	e008      	b.n	800b3fa <HAL_RCCEx_GetPLL2ClockFreq+0x282>
    PLL2_Clocks->PLL2_P_Frequency = 0U;
 800b3e8:	687b      	ldr	r3, [r7, #4]
 800b3ea:	2200      	movs	r2, #0
 800b3ec:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
 800b3ee:	687b      	ldr	r3, [r7, #4]
 800b3f0:	2200      	movs	r2, #0
 800b3f2:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = 0U;
 800b3f4:	687b      	ldr	r3, [r7, #4]
 800b3f6:	2200      	movs	r2, #0
 800b3f8:	609a      	str	r2, [r3, #8]
}
 800b3fa:	bf00      	nop
 800b3fc:	3724      	adds	r7, #36	@ 0x24
 800b3fe:	46bd      	mov	sp, r7
 800b400:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b404:	4770      	bx	lr
 800b406:	bf00      	nop
 800b408:	58024400 	.word	0x58024400
 800b40c:	03d09000 	.word	0x03d09000
 800b410:	46000000 	.word	0x46000000
 800b414:	4c742400 	.word	0x4c742400
 800b418:	4a742400 	.word	0x4a742400
 800b41c:	4bbebc20 	.word	0x4bbebc20

0800b420 <HAL_RCCEx_GetPLL3ClockFreq>:
  *         right PLL3CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL3_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL3ClockFreq(PLL3_ClocksTypeDef *PLL3_Clocks)
{
 800b420:	b480      	push	{r7}
 800b422:	b089      	sub	sp, #36	@ 0x24
 800b424:	af00      	add	r7, sp, #0
 800b426:	6078      	str	r0, [r7, #4]
  float_t fracn3, pll3vco;

  /* PLL3_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL3M) * PLL3N
     PLL3xCLK = PLL3_VCO / PLLxR
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800b428:	4ba1      	ldr	r3, [pc, #644]	@ (800b6b0 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800b42a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b42c:	f003 0303 	and.w	r3, r3, #3
 800b430:	61bb      	str	r3, [r7, #24]
  pll3m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM3) >> 20)  ;
 800b432:	4b9f      	ldr	r3, [pc, #636]	@ (800b6b0 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800b434:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b436:	0d1b      	lsrs	r3, r3, #20
 800b438:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800b43c:	617b      	str	r3, [r7, #20]
  pll3fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL3FRACEN) >> RCC_PLLCFGR_PLL3FRACEN_Pos;
 800b43e:	4b9c      	ldr	r3, [pc, #624]	@ (800b6b0 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800b440:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b442:	0a1b      	lsrs	r3, r3, #8
 800b444:	f003 0301 	and.w	r3, r3, #1
 800b448:	613b      	str	r3, [r7, #16]
  fracn3 = (float_t)(uint32_t)(pll3fracen * ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3) >> 3));
 800b44a:	4b99      	ldr	r3, [pc, #612]	@ (800b6b0 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800b44c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800b44e:	08db      	lsrs	r3, r3, #3
 800b450:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800b454:	693a      	ldr	r2, [r7, #16]
 800b456:	fb02 f303 	mul.w	r3, r2, r3
 800b45a:	ee07 3a90 	vmov	s15, r3
 800b45e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b462:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll3m != 0U)
 800b466:	697b      	ldr	r3, [r7, #20]
 800b468:	2b00      	cmp	r3, #0
 800b46a:	f000 8111 	beq.w	800b690 <HAL_RCCEx_GetPLL3ClockFreq+0x270>
  {
    switch (pllsource)
 800b46e:	69bb      	ldr	r3, [r7, #24]
 800b470:	2b02      	cmp	r3, #2
 800b472:	f000 8083 	beq.w	800b57c <HAL_RCCEx_GetPLL3ClockFreq+0x15c>
 800b476:	69bb      	ldr	r3, [r7, #24]
 800b478:	2b02      	cmp	r3, #2
 800b47a:	f200 80a1 	bhi.w	800b5c0 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
 800b47e:	69bb      	ldr	r3, [r7, #24]
 800b480:	2b00      	cmp	r3, #0
 800b482:	d003      	beq.n	800b48c <HAL_RCCEx_GetPLL3ClockFreq+0x6c>
 800b484:	69bb      	ldr	r3, [r7, #24]
 800b486:	2b01      	cmp	r3, #1
 800b488:	d056      	beq.n	800b538 <HAL_RCCEx_GetPLL3ClockFreq+0x118>
 800b48a:	e099      	b.n	800b5c0 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
    {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800b48c:	4b88      	ldr	r3, [pc, #544]	@ (800b6b0 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800b48e:	681b      	ldr	r3, [r3, #0]
 800b490:	f003 0320 	and.w	r3, r3, #32
 800b494:	2b00      	cmp	r3, #0
 800b496:	d02d      	beq.n	800b4f4 <HAL_RCCEx_GetPLL3ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800b498:	4b85      	ldr	r3, [pc, #532]	@ (800b6b0 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800b49a:	681b      	ldr	r3, [r3, #0]
 800b49c:	08db      	lsrs	r3, r3, #3
 800b49e:	f003 0303 	and.w	r3, r3, #3
 800b4a2:	4a84      	ldr	r2, [pc, #528]	@ (800b6b4 <HAL_RCCEx_GetPLL3ClockFreq+0x294>)
 800b4a4:	fa22 f303 	lsr.w	r3, r2, r3
 800b4a8:	60bb      	str	r3, [r7, #8]
          pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800b4aa:	68bb      	ldr	r3, [r7, #8]
 800b4ac:	ee07 3a90 	vmov	s15, r3
 800b4b0:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800b4b4:	697b      	ldr	r3, [r7, #20]
 800b4b6:	ee07 3a90 	vmov	s15, r3
 800b4ba:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b4be:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800b4c2:	4b7b      	ldr	r3, [pc, #492]	@ (800b6b0 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800b4c4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b4c6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800b4ca:	ee07 3a90 	vmov	s15, r3
 800b4ce:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800b4d2:	ed97 6a03 	vldr	s12, [r7, #12]
 800b4d6:	eddf 5a78 	vldr	s11, [pc, #480]	@ 800b6b8 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800b4da:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800b4de:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800b4e2:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800b4e6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800b4ea:	ee67 7a27 	vmul.f32	s15, s14, s15
 800b4ee:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
        }
        break;
 800b4f2:	e087      	b.n	800b604 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800b4f4:	697b      	ldr	r3, [r7, #20]
 800b4f6:	ee07 3a90 	vmov	s15, r3
 800b4fa:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b4fe:	eddf 6a6f 	vldr	s13, [pc, #444]	@ 800b6bc <HAL_RCCEx_GetPLL3ClockFreq+0x29c>
 800b502:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800b506:	4b6a      	ldr	r3, [pc, #424]	@ (800b6b0 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800b508:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b50a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800b50e:	ee07 3a90 	vmov	s15, r3
 800b512:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800b516:	ed97 6a03 	vldr	s12, [r7, #12]
 800b51a:	eddf 5a67 	vldr	s11, [pc, #412]	@ 800b6b8 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800b51e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800b522:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800b526:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800b52a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800b52e:	ee67 7a27 	vmul.f32	s15, s14, s15
 800b532:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800b536:	e065      	b.n	800b604 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800b538:	697b      	ldr	r3, [r7, #20]
 800b53a:	ee07 3a90 	vmov	s15, r3
 800b53e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b542:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 800b6c0 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 800b546:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800b54a:	4b59      	ldr	r3, [pc, #356]	@ (800b6b0 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800b54c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b54e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800b552:	ee07 3a90 	vmov	s15, r3
 800b556:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800b55a:	ed97 6a03 	vldr	s12, [r7, #12]
 800b55e:	eddf 5a56 	vldr	s11, [pc, #344]	@ 800b6b8 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800b562:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800b566:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800b56a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800b56e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800b572:	ee67 7a27 	vmul.f32	s15, s14, s15
 800b576:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800b57a:	e043      	b.n	800b604 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800b57c:	697b      	ldr	r3, [r7, #20]
 800b57e:	ee07 3a90 	vmov	s15, r3
 800b582:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b586:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 800b6c4 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>
 800b58a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800b58e:	4b48      	ldr	r3, [pc, #288]	@ (800b6b0 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800b590:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b592:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800b596:	ee07 3a90 	vmov	s15, r3
 800b59a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800b59e:	ed97 6a03 	vldr	s12, [r7, #12]
 800b5a2:	eddf 5a45 	vldr	s11, [pc, #276]	@ 800b6b8 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800b5a6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800b5aa:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800b5ae:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800b5b2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800b5b6:	ee67 7a27 	vmul.f32	s15, s14, s15
 800b5ba:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800b5be:	e021      	b.n	800b604 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      default:
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800b5c0:	697b      	ldr	r3, [r7, #20]
 800b5c2:	ee07 3a90 	vmov	s15, r3
 800b5c6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b5ca:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 800b6c0 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 800b5ce:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800b5d2:	4b37      	ldr	r3, [pc, #220]	@ (800b6b0 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800b5d4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b5d6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800b5da:	ee07 3a90 	vmov	s15, r3
 800b5de:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800b5e2:	ed97 6a03 	vldr	s12, [r7, #12]
 800b5e6:	eddf 5a34 	vldr	s11, [pc, #208]	@ 800b6b8 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800b5ea:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800b5ee:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800b5f2:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800b5f6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800b5fa:	ee67 7a27 	vmul.f32	s15, s14, s15
 800b5fe:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800b602:	bf00      	nop
    }
    PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_P3) >> 9)  + (float_t)1)) ;
 800b604:	4b2a      	ldr	r3, [pc, #168]	@ (800b6b0 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800b606:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b608:	0a5b      	lsrs	r3, r3, #9
 800b60a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800b60e:	ee07 3a90 	vmov	s15, r3
 800b612:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b616:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800b61a:	ee37 7a87 	vadd.f32	s14, s15, s14
 800b61e:	edd7 6a07 	vldr	s13, [r7, #28]
 800b622:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800b626:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800b62a:	ee17 2a90 	vmov	r2, s15
 800b62e:	687b      	ldr	r3, [r7, #4]
 800b630:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_Q3) >> 16) + (float_t)1)) ;
 800b632:	4b1f      	ldr	r3, [pc, #124]	@ (800b6b0 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800b634:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b636:	0c1b      	lsrs	r3, r3, #16
 800b638:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800b63c:	ee07 3a90 	vmov	s15, r3
 800b640:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b644:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800b648:	ee37 7a87 	vadd.f32	s14, s15, s14
 800b64c:	edd7 6a07 	vldr	s13, [r7, #28]
 800b650:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800b654:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800b658:	ee17 2a90 	vmov	r2, s15
 800b65c:	687b      	ldr	r3, [r7, #4]
 800b65e:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_R3) >> 24) + (float_t)1)) ;
 800b660:	4b13      	ldr	r3, [pc, #76]	@ (800b6b0 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800b662:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b664:	0e1b      	lsrs	r3, r3, #24
 800b666:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800b66a:	ee07 3a90 	vmov	s15, r3
 800b66e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b672:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800b676:	ee37 7a87 	vadd.f32	s14, s15, s14
 800b67a:	edd7 6a07 	vldr	s13, [r7, #28]
 800b67e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800b682:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800b686:	ee17 2a90 	vmov	r2, s15
 800b68a:	687b      	ldr	r3, [r7, #4]
 800b68c:	609a      	str	r2, [r3, #8]
    PLL3_Clocks->PLL3_P_Frequency = 0U;
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
    PLL3_Clocks->PLL3_R_Frequency = 0U;
  }

}
 800b68e:	e008      	b.n	800b6a2 <HAL_RCCEx_GetPLL3ClockFreq+0x282>
    PLL3_Clocks->PLL3_P_Frequency = 0U;
 800b690:	687b      	ldr	r3, [r7, #4]
 800b692:	2200      	movs	r2, #0
 800b694:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
 800b696:	687b      	ldr	r3, [r7, #4]
 800b698:	2200      	movs	r2, #0
 800b69a:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = 0U;
 800b69c:	687b      	ldr	r3, [r7, #4]
 800b69e:	2200      	movs	r2, #0
 800b6a0:	609a      	str	r2, [r3, #8]
}
 800b6a2:	bf00      	nop
 800b6a4:	3724      	adds	r7, #36	@ 0x24
 800b6a6:	46bd      	mov	sp, r7
 800b6a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b6ac:	4770      	bx	lr
 800b6ae:	bf00      	nop
 800b6b0:	58024400 	.word	0x58024400
 800b6b4:	03d09000 	.word	0x03d09000
 800b6b8:	46000000 	.word	0x46000000
 800b6bc:	4c742400 	.word	0x4c742400
 800b6c0:	4a742400 	.word	0x4a742400
 800b6c4:	4bbebc20 	.word	0x4bbebc20

0800b6c8 <HAL_RCCEx_GetPLL1ClockFreq>:
  *         right PLL1CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL1_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL1ClockFreq(PLL1_ClocksTypeDef *PLL1_Clocks)
{
 800b6c8:	b480      	push	{r7}
 800b6ca:	b089      	sub	sp, #36	@ 0x24
 800b6cc:	af00      	add	r7, sp, #0
 800b6ce:	6078      	str	r0, [r7, #4]
  uint32_t pllsource, pll1m, pll1fracen, hsivalue;
  float_t fracn1, pll1vco;

  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800b6d0:	4ba0      	ldr	r3, [pc, #640]	@ (800b954 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800b6d2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b6d4:	f003 0303 	and.w	r3, r3, #3
 800b6d8:	61bb      	str	r3, [r7, #24]
  pll1m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4);
 800b6da:	4b9e      	ldr	r3, [pc, #632]	@ (800b954 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800b6dc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b6de:	091b      	lsrs	r3, r3, #4
 800b6e0:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800b6e4:	617b      	str	r3, [r7, #20]
  pll1fracen = RCC->PLLCFGR & RCC_PLLCFGR_PLL1FRACEN;
 800b6e6:	4b9b      	ldr	r3, [pc, #620]	@ (800b954 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800b6e8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b6ea:	f003 0301 	and.w	r3, r3, #1
 800b6ee:	613b      	str	r3, [r7, #16]
  fracn1 = (float_t)(uint32_t)(pll1fracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 800b6f0:	4b98      	ldr	r3, [pc, #608]	@ (800b954 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800b6f2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800b6f4:	08db      	lsrs	r3, r3, #3
 800b6f6:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800b6fa:	693a      	ldr	r2, [r7, #16]
 800b6fc:	fb02 f303 	mul.w	r3, r2, r3
 800b700:	ee07 3a90 	vmov	s15, r3
 800b704:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b708:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll1m != 0U)
 800b70c:	697b      	ldr	r3, [r7, #20]
 800b70e:	2b00      	cmp	r3, #0
 800b710:	f000 8111 	beq.w	800b936 <HAL_RCCEx_GetPLL1ClockFreq+0x26e>
  {
    switch (pllsource)
 800b714:	69bb      	ldr	r3, [r7, #24]
 800b716:	2b02      	cmp	r3, #2
 800b718:	f000 8083 	beq.w	800b822 <HAL_RCCEx_GetPLL1ClockFreq+0x15a>
 800b71c:	69bb      	ldr	r3, [r7, #24]
 800b71e:	2b02      	cmp	r3, #2
 800b720:	f200 80a1 	bhi.w	800b866 <HAL_RCCEx_GetPLL1ClockFreq+0x19e>
 800b724:	69bb      	ldr	r3, [r7, #24]
 800b726:	2b00      	cmp	r3, #0
 800b728:	d003      	beq.n	800b732 <HAL_RCCEx_GetPLL1ClockFreq+0x6a>
 800b72a:	69bb      	ldr	r3, [r7, #24]
 800b72c:	2b01      	cmp	r3, #1
 800b72e:	d056      	beq.n	800b7de <HAL_RCCEx_GetPLL1ClockFreq+0x116>
 800b730:	e099      	b.n	800b866 <HAL_RCCEx_GetPLL1ClockFreq+0x19e>
    {

      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800b732:	4b88      	ldr	r3, [pc, #544]	@ (800b954 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800b734:	681b      	ldr	r3, [r3, #0]
 800b736:	f003 0320 	and.w	r3, r3, #32
 800b73a:	2b00      	cmp	r3, #0
 800b73c:	d02d      	beq.n	800b79a <HAL_RCCEx_GetPLL1ClockFreq+0xd2>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800b73e:	4b85      	ldr	r3, [pc, #532]	@ (800b954 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800b740:	681b      	ldr	r3, [r3, #0]
 800b742:	08db      	lsrs	r3, r3, #3
 800b744:	f003 0303 	and.w	r3, r3, #3
 800b748:	4a83      	ldr	r2, [pc, #524]	@ (800b958 <HAL_RCCEx_GetPLL1ClockFreq+0x290>)
 800b74a:	fa22 f303 	lsr.w	r3, r2, r3
 800b74e:	60bb      	str	r3, [r7, #8]
          pll1vco = ((float_t)hsivalue / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800b750:	68bb      	ldr	r3, [r7, #8]
 800b752:	ee07 3a90 	vmov	s15, r3
 800b756:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800b75a:	697b      	ldr	r3, [r7, #20]
 800b75c:	ee07 3a90 	vmov	s15, r3
 800b760:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b764:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800b768:	4b7a      	ldr	r3, [pc, #488]	@ (800b954 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800b76a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b76c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800b770:	ee07 3a90 	vmov	s15, r3
 800b774:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800b778:	ed97 6a03 	vldr	s12, [r7, #12]
 800b77c:	eddf 5a77 	vldr	s11, [pc, #476]	@ 800b95c <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 800b780:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800b784:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800b788:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800b78c:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800b790:	ee67 7a27 	vmul.f32	s15, s14, s15
 800b794:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
        }
        break;
 800b798:	e087      	b.n	800b8aa <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>
          pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800b79a:	697b      	ldr	r3, [r7, #20]
 800b79c:	ee07 3a90 	vmov	s15, r3
 800b7a0:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b7a4:	eddf 6a6e 	vldr	s13, [pc, #440]	@ 800b960 <HAL_RCCEx_GetPLL1ClockFreq+0x298>
 800b7a8:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800b7ac:	4b69      	ldr	r3, [pc, #420]	@ (800b954 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800b7ae:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b7b0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800b7b4:	ee07 3a90 	vmov	s15, r3
 800b7b8:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800b7bc:	ed97 6a03 	vldr	s12, [r7, #12]
 800b7c0:	eddf 5a66 	vldr	s11, [pc, #408]	@ 800b95c <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 800b7c4:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800b7c8:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800b7cc:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800b7d0:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800b7d4:	ee67 7a27 	vmul.f32	s15, s14, s15
 800b7d8:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800b7dc:	e065      	b.n	800b8aa <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>
      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll1vco = ((float_t)CSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800b7de:	697b      	ldr	r3, [r7, #20]
 800b7e0:	ee07 3a90 	vmov	s15, r3
 800b7e4:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b7e8:	eddf 6a5e 	vldr	s13, [pc, #376]	@ 800b964 <HAL_RCCEx_GetPLL1ClockFreq+0x29c>
 800b7ec:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800b7f0:	4b58      	ldr	r3, [pc, #352]	@ (800b954 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800b7f2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b7f4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800b7f8:	ee07 3a90 	vmov	s15, r3
 800b7fc:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800b800:	ed97 6a03 	vldr	s12, [r7, #12]
 800b804:	eddf 5a55 	vldr	s11, [pc, #340]	@ 800b95c <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 800b808:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800b80c:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800b810:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800b814:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800b818:	ee67 7a27 	vmul.f32	s15, s14, s15
 800b81c:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800b820:	e043      	b.n	800b8aa <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll1vco = ((float_t)HSE_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800b822:	697b      	ldr	r3, [r7, #20]
 800b824:	ee07 3a90 	vmov	s15, r3
 800b828:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b82c:	eddf 6a4e 	vldr	s13, [pc, #312]	@ 800b968 <HAL_RCCEx_GetPLL1ClockFreq+0x2a0>
 800b830:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800b834:	4b47      	ldr	r3, [pc, #284]	@ (800b954 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800b836:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b838:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800b83c:	ee07 3a90 	vmov	s15, r3
 800b840:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800b844:	ed97 6a03 	vldr	s12, [r7, #12]
 800b848:	eddf 5a44 	vldr	s11, [pc, #272]	@ 800b95c <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 800b84c:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800b850:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800b854:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800b858:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800b85c:	ee67 7a27 	vmul.f32	s15, s14, s15
 800b860:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800b864:	e021      	b.n	800b8aa <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>

      default:
        pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800b866:	697b      	ldr	r3, [r7, #20]
 800b868:	ee07 3a90 	vmov	s15, r3
 800b86c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b870:	eddf 6a3b 	vldr	s13, [pc, #236]	@ 800b960 <HAL_RCCEx_GetPLL1ClockFreq+0x298>
 800b874:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800b878:	4b36      	ldr	r3, [pc, #216]	@ (800b954 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800b87a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b87c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800b880:	ee07 3a90 	vmov	s15, r3
 800b884:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800b888:	ed97 6a03 	vldr	s12, [r7, #12]
 800b88c:	eddf 5a33 	vldr	s11, [pc, #204]	@ 800b95c <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 800b890:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800b894:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800b898:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800b89c:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800b8a0:	ee67 7a27 	vmul.f32	s15, s14, s15
 800b8a4:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800b8a8:	bf00      	nop
    }

    PLL1_Clocks->PLL1_P_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9)  + (float_t)1)) ;
 800b8aa:	4b2a      	ldr	r3, [pc, #168]	@ (800b954 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800b8ac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b8ae:	0a5b      	lsrs	r3, r3, #9
 800b8b0:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800b8b4:	ee07 3a90 	vmov	s15, r3
 800b8b8:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b8bc:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800b8c0:	ee37 7a87 	vadd.f32	s14, s15, s14
 800b8c4:	edd7 6a07 	vldr	s13, [r7, #28]
 800b8c8:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800b8cc:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800b8d0:	ee17 2a90 	vmov	r2, s15
 800b8d4:	687b      	ldr	r3, [r7, #4]
 800b8d6:	601a      	str	r2, [r3, #0]
    PLL1_Clocks->PLL1_Q_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_Q1) >> 16) + (float_t)1)) ;
 800b8d8:	4b1e      	ldr	r3, [pc, #120]	@ (800b954 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800b8da:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b8dc:	0c1b      	lsrs	r3, r3, #16
 800b8de:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800b8e2:	ee07 3a90 	vmov	s15, r3
 800b8e6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b8ea:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800b8ee:	ee37 7a87 	vadd.f32	s14, s15, s14
 800b8f2:	edd7 6a07 	vldr	s13, [r7, #28]
 800b8f6:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800b8fa:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800b8fe:	ee17 2a90 	vmov	r2, s15
 800b902:	687b      	ldr	r3, [r7, #4]
 800b904:	605a      	str	r2, [r3, #4]
    PLL1_Clocks->PLL1_R_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_R1) >> 24) + (float_t)1)) ;
 800b906:	4b13      	ldr	r3, [pc, #76]	@ (800b954 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800b908:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b90a:	0e1b      	lsrs	r3, r3, #24
 800b90c:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800b910:	ee07 3a90 	vmov	s15, r3
 800b914:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b918:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800b91c:	ee37 7a87 	vadd.f32	s14, s15, s14
 800b920:	edd7 6a07 	vldr	s13, [r7, #28]
 800b924:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800b928:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800b92c:	ee17 2a90 	vmov	r2, s15
 800b930:	687b      	ldr	r3, [r7, #4]
 800b932:	609a      	str	r2, [r3, #8]
    PLL1_Clocks->PLL1_P_Frequency = 0U;
    PLL1_Clocks->PLL1_Q_Frequency = 0U;
    PLL1_Clocks->PLL1_R_Frequency = 0U;
  }

}
 800b934:	e008      	b.n	800b948 <HAL_RCCEx_GetPLL1ClockFreq+0x280>
    PLL1_Clocks->PLL1_P_Frequency = 0U;
 800b936:	687b      	ldr	r3, [r7, #4]
 800b938:	2200      	movs	r2, #0
 800b93a:	601a      	str	r2, [r3, #0]
    PLL1_Clocks->PLL1_Q_Frequency = 0U;
 800b93c:	687b      	ldr	r3, [r7, #4]
 800b93e:	2200      	movs	r2, #0
 800b940:	605a      	str	r2, [r3, #4]
    PLL1_Clocks->PLL1_R_Frequency = 0U;
 800b942:	687b      	ldr	r3, [r7, #4]
 800b944:	2200      	movs	r2, #0
 800b946:	609a      	str	r2, [r3, #8]
}
 800b948:	bf00      	nop
 800b94a:	3724      	adds	r7, #36	@ 0x24
 800b94c:	46bd      	mov	sp, r7
 800b94e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b952:	4770      	bx	lr
 800b954:	58024400 	.word	0x58024400
 800b958:	03d09000 	.word	0x03d09000
 800b95c:	46000000 	.word	0x46000000
 800b960:	4c742400 	.word	0x4c742400
 800b964:	4a742400 	.word	0x4a742400
 800b968:	4bbebc20 	.word	0x4bbebc20

0800b96c <RCCEx_PLL2_Config>:
  * @note   PLL2 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(RCC_PLL2InitTypeDef *pll2, uint32_t Divider)
{
 800b96c:	b580      	push	{r7, lr}
 800b96e:	b084      	sub	sp, #16
 800b970:	af00      	add	r7, sp, #0
 800b972:	6078      	str	r0, [r7, #4]
 800b974:	6039      	str	r1, [r7, #0]

  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800b976:	2300      	movs	r3, #0
 800b978:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL2RGE_VALUE(pll2->PLL2RGE));
  assert_param(IS_RCC_PLL2VCO_VALUE(pll2->PLL2VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll2->PLL2FRACN));

  /* Check that PLL2 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 800b97a:	4b53      	ldr	r3, [pc, #332]	@ (800bac8 <RCCEx_PLL2_Config+0x15c>)
 800b97c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b97e:	f003 0303 	and.w	r3, r3, #3
 800b982:	2b03      	cmp	r3, #3
 800b984:	d101      	bne.n	800b98a <RCCEx_PLL2_Config+0x1e>
  {
    return HAL_ERROR;
 800b986:	2301      	movs	r3, #1
 800b988:	e099      	b.n	800babe <RCCEx_PLL2_Config+0x152>


  else
  {
    /* Disable  PLL2. */
    __HAL_RCC_PLL2_DISABLE();
 800b98a:	4b4f      	ldr	r3, [pc, #316]	@ (800bac8 <RCCEx_PLL2_Config+0x15c>)
 800b98c:	681b      	ldr	r3, [r3, #0]
 800b98e:	4a4e      	ldr	r2, [pc, #312]	@ (800bac8 <RCCEx_PLL2_Config+0x15c>)
 800b990:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800b994:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800b996:	f7f7 faf3 	bl	8002f80 <HAL_GetTick>
 800b99a:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 800b99c:	e008      	b.n	800b9b0 <RCCEx_PLL2_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 800b99e:	f7f7 faef 	bl	8002f80 <HAL_GetTick>
 800b9a2:	4602      	mov	r2, r0
 800b9a4:	68bb      	ldr	r3, [r7, #8]
 800b9a6:	1ad3      	subs	r3, r2, r3
 800b9a8:	2b02      	cmp	r3, #2
 800b9aa:	d901      	bls.n	800b9b0 <RCCEx_PLL2_Config+0x44>
      {
        return HAL_TIMEOUT;
 800b9ac:	2303      	movs	r3, #3
 800b9ae:	e086      	b.n	800babe <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 800b9b0:	4b45      	ldr	r3, [pc, #276]	@ (800bac8 <RCCEx_PLL2_Config+0x15c>)
 800b9b2:	681b      	ldr	r3, [r3, #0]
 800b9b4:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800b9b8:	2b00      	cmp	r3, #0
 800b9ba:	d1f0      	bne.n	800b99e <RCCEx_PLL2_Config+0x32>
      }
    }

    /* Configure PLL2 multiplication and division factors. */
    __HAL_RCC_PLL2_CONFIG(pll2->PLL2M,
 800b9bc:	4b42      	ldr	r3, [pc, #264]	@ (800bac8 <RCCEx_PLL2_Config+0x15c>)
 800b9be:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b9c0:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 800b9c4:	687b      	ldr	r3, [r7, #4]
 800b9c6:	681b      	ldr	r3, [r3, #0]
 800b9c8:	031b      	lsls	r3, r3, #12
 800b9ca:	493f      	ldr	r1, [pc, #252]	@ (800bac8 <RCCEx_PLL2_Config+0x15c>)
 800b9cc:	4313      	orrs	r3, r2
 800b9ce:	628b      	str	r3, [r1, #40]	@ 0x28
 800b9d0:	687b      	ldr	r3, [r7, #4]
 800b9d2:	685b      	ldr	r3, [r3, #4]
 800b9d4:	3b01      	subs	r3, #1
 800b9d6:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800b9da:	687b      	ldr	r3, [r7, #4]
 800b9dc:	689b      	ldr	r3, [r3, #8]
 800b9de:	3b01      	subs	r3, #1
 800b9e0:	025b      	lsls	r3, r3, #9
 800b9e2:	b29b      	uxth	r3, r3
 800b9e4:	431a      	orrs	r2, r3
 800b9e6:	687b      	ldr	r3, [r7, #4]
 800b9e8:	68db      	ldr	r3, [r3, #12]
 800b9ea:	3b01      	subs	r3, #1
 800b9ec:	041b      	lsls	r3, r3, #16
 800b9ee:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 800b9f2:	431a      	orrs	r2, r3
 800b9f4:	687b      	ldr	r3, [r7, #4]
 800b9f6:	691b      	ldr	r3, [r3, #16]
 800b9f8:	3b01      	subs	r3, #1
 800b9fa:	061b      	lsls	r3, r3, #24
 800b9fc:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 800ba00:	4931      	ldr	r1, [pc, #196]	@ (800bac8 <RCCEx_PLL2_Config+0x15c>)
 800ba02:	4313      	orrs	r3, r2
 800ba04:	638b      	str	r3, [r1, #56]	@ 0x38
                          pll2->PLL2P,
                          pll2->PLL2Q,
                          pll2->PLL2R);

    /* Select PLL2 input reference frequency range: VCI */
    __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE) ;
 800ba06:	4b30      	ldr	r3, [pc, #192]	@ (800bac8 <RCCEx_PLL2_Config+0x15c>)
 800ba08:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ba0a:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 800ba0e:	687b      	ldr	r3, [r7, #4]
 800ba10:	695b      	ldr	r3, [r3, #20]
 800ba12:	492d      	ldr	r1, [pc, #180]	@ (800bac8 <RCCEx_PLL2_Config+0x15c>)
 800ba14:	4313      	orrs	r3, r2
 800ba16:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL2 output frequency range : VCO */
    __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL) ;
 800ba18:	4b2b      	ldr	r3, [pc, #172]	@ (800bac8 <RCCEx_PLL2_Config+0x15c>)
 800ba1a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ba1c:	f023 0220 	bic.w	r2, r3, #32
 800ba20:	687b      	ldr	r3, [r7, #4]
 800ba22:	699b      	ldr	r3, [r3, #24]
 800ba24:	4928      	ldr	r1, [pc, #160]	@ (800bac8 <RCCEx_PLL2_Config+0x15c>)
 800ba26:	4313      	orrs	r3, r2
 800ba28:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_DISABLE();
 800ba2a:	4b27      	ldr	r3, [pc, #156]	@ (800bac8 <RCCEx_PLL2_Config+0x15c>)
 800ba2c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ba2e:	4a26      	ldr	r2, [pc, #152]	@ (800bac8 <RCCEx_PLL2_Config+0x15c>)
 800ba30:	f023 0310 	bic.w	r3, r3, #16
 800ba34:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 800ba36:	4b24      	ldr	r3, [pc, #144]	@ (800bac8 <RCCEx_PLL2_Config+0x15c>)
 800ba38:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800ba3a:	4b24      	ldr	r3, [pc, #144]	@ (800bacc <RCCEx_PLL2_Config+0x160>)
 800ba3c:	4013      	ands	r3, r2
 800ba3e:	687a      	ldr	r2, [r7, #4]
 800ba40:	69d2      	ldr	r2, [r2, #28]
 800ba42:	00d2      	lsls	r2, r2, #3
 800ba44:	4920      	ldr	r1, [pc, #128]	@ (800bac8 <RCCEx_PLL2_Config+0x15c>)
 800ba46:	4313      	orrs	r3, r2
 800ba48:	63cb      	str	r3, [r1, #60]	@ 0x3c

    /* Enable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_ENABLE();
 800ba4a:	4b1f      	ldr	r3, [pc, #124]	@ (800bac8 <RCCEx_PLL2_Config+0x15c>)
 800ba4c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ba4e:	4a1e      	ldr	r2, [pc, #120]	@ (800bac8 <RCCEx_PLL2_Config+0x15c>)
 800ba50:	f043 0310 	orr.w	r3, r3, #16
 800ba54:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL2 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 800ba56:	683b      	ldr	r3, [r7, #0]
 800ba58:	2b00      	cmp	r3, #0
 800ba5a:	d106      	bne.n	800ba6a <RCCEx_PLL2_Config+0xfe>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVP);
 800ba5c:	4b1a      	ldr	r3, [pc, #104]	@ (800bac8 <RCCEx_PLL2_Config+0x15c>)
 800ba5e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ba60:	4a19      	ldr	r2, [pc, #100]	@ (800bac8 <RCCEx_PLL2_Config+0x15c>)
 800ba62:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 800ba66:	62d3      	str	r3, [r2, #44]	@ 0x2c
 800ba68:	e00f      	b.n	800ba8a <RCCEx_PLL2_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 800ba6a:	683b      	ldr	r3, [r7, #0]
 800ba6c:	2b01      	cmp	r3, #1
 800ba6e:	d106      	bne.n	800ba7e <RCCEx_PLL2_Config+0x112>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVQ);
 800ba70:	4b15      	ldr	r3, [pc, #84]	@ (800bac8 <RCCEx_PLL2_Config+0x15c>)
 800ba72:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ba74:	4a14      	ldr	r2, [pc, #80]	@ (800bac8 <RCCEx_PLL2_Config+0x15c>)
 800ba76:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800ba7a:	62d3      	str	r3, [r2, #44]	@ 0x2c
 800ba7c:	e005      	b.n	800ba8a <RCCEx_PLL2_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVR);
 800ba7e:	4b12      	ldr	r3, [pc, #72]	@ (800bac8 <RCCEx_PLL2_Config+0x15c>)
 800ba80:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ba82:	4a11      	ldr	r2, [pc, #68]	@ (800bac8 <RCCEx_PLL2_Config+0x15c>)
 800ba84:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 800ba88:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL2. */
    __HAL_RCC_PLL2_ENABLE();
 800ba8a:	4b0f      	ldr	r3, [pc, #60]	@ (800bac8 <RCCEx_PLL2_Config+0x15c>)
 800ba8c:	681b      	ldr	r3, [r3, #0]
 800ba8e:	4a0e      	ldr	r2, [pc, #56]	@ (800bac8 <RCCEx_PLL2_Config+0x15c>)
 800ba90:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 800ba94:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800ba96:	f7f7 fa73 	bl	8002f80 <HAL_GetTick>
 800ba9a:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL2 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 800ba9c:	e008      	b.n	800bab0 <RCCEx_PLL2_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 800ba9e:	f7f7 fa6f 	bl	8002f80 <HAL_GetTick>
 800baa2:	4602      	mov	r2, r0
 800baa4:	68bb      	ldr	r3, [r7, #8]
 800baa6:	1ad3      	subs	r3, r2, r3
 800baa8:	2b02      	cmp	r3, #2
 800baaa:	d901      	bls.n	800bab0 <RCCEx_PLL2_Config+0x144>
      {
        return HAL_TIMEOUT;
 800baac:	2303      	movs	r3, #3
 800baae:	e006      	b.n	800babe <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 800bab0:	4b05      	ldr	r3, [pc, #20]	@ (800bac8 <RCCEx_PLL2_Config+0x15c>)
 800bab2:	681b      	ldr	r3, [r3, #0]
 800bab4:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800bab8:	2b00      	cmp	r3, #0
 800baba:	d0f0      	beq.n	800ba9e <RCCEx_PLL2_Config+0x132>
    }

  }


  return status;
 800babc:	7bfb      	ldrb	r3, [r7, #15]
}
 800babe:	4618      	mov	r0, r3
 800bac0:	3710      	adds	r7, #16
 800bac2:	46bd      	mov	sp, r7
 800bac4:	bd80      	pop	{r7, pc}
 800bac6:	bf00      	nop
 800bac8:	58024400 	.word	0x58024400
 800bacc:	ffff0007 	.word	0xffff0007

0800bad0 <RCCEx_PLL3_Config>:
  * @note   PLL3 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(RCC_PLL3InitTypeDef *pll3, uint32_t Divider)
{
 800bad0:	b580      	push	{r7, lr}
 800bad2:	b084      	sub	sp, #16
 800bad4:	af00      	add	r7, sp, #0
 800bad6:	6078      	str	r0, [r7, #4]
 800bad8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800bada:	2300      	movs	r3, #0
 800badc:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL3RGE_VALUE(pll3->PLL3RGE));
  assert_param(IS_RCC_PLL3VCO_VALUE(pll3->PLL3VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll3->PLL3FRACN));

  /* Check that PLL3 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 800bade:	4b53      	ldr	r3, [pc, #332]	@ (800bc2c <RCCEx_PLL3_Config+0x15c>)
 800bae0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800bae2:	f003 0303 	and.w	r3, r3, #3
 800bae6:	2b03      	cmp	r3, #3
 800bae8:	d101      	bne.n	800baee <RCCEx_PLL3_Config+0x1e>
  {
    return HAL_ERROR;
 800baea:	2301      	movs	r3, #1
 800baec:	e099      	b.n	800bc22 <RCCEx_PLL3_Config+0x152>


  else
  {
    /* Disable  PLL3. */
    __HAL_RCC_PLL3_DISABLE();
 800baee:	4b4f      	ldr	r3, [pc, #316]	@ (800bc2c <RCCEx_PLL3_Config+0x15c>)
 800baf0:	681b      	ldr	r3, [r3, #0]
 800baf2:	4a4e      	ldr	r2, [pc, #312]	@ (800bc2c <RCCEx_PLL3_Config+0x15c>)
 800baf4:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800baf8:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800bafa:	f7f7 fa41 	bl	8002f80 <HAL_GetTick>
 800bafe:	60b8      	str	r0, [r7, #8]
    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 800bb00:	e008      	b.n	800bb14 <RCCEx_PLL3_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 800bb02:	f7f7 fa3d 	bl	8002f80 <HAL_GetTick>
 800bb06:	4602      	mov	r2, r0
 800bb08:	68bb      	ldr	r3, [r7, #8]
 800bb0a:	1ad3      	subs	r3, r2, r3
 800bb0c:	2b02      	cmp	r3, #2
 800bb0e:	d901      	bls.n	800bb14 <RCCEx_PLL3_Config+0x44>
      {
        return HAL_TIMEOUT;
 800bb10:	2303      	movs	r3, #3
 800bb12:	e086      	b.n	800bc22 <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 800bb14:	4b45      	ldr	r3, [pc, #276]	@ (800bc2c <RCCEx_PLL3_Config+0x15c>)
 800bb16:	681b      	ldr	r3, [r3, #0]
 800bb18:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800bb1c:	2b00      	cmp	r3, #0
 800bb1e:	d1f0      	bne.n	800bb02 <RCCEx_PLL3_Config+0x32>
      }
    }

    /* Configure the PLL3  multiplication and division factors. */
    __HAL_RCC_PLL3_CONFIG(pll3->PLL3M,
 800bb20:	4b42      	ldr	r3, [pc, #264]	@ (800bc2c <RCCEx_PLL3_Config+0x15c>)
 800bb22:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800bb24:	f023 727c 	bic.w	r2, r3, #66060288	@ 0x3f00000
 800bb28:	687b      	ldr	r3, [r7, #4]
 800bb2a:	681b      	ldr	r3, [r3, #0]
 800bb2c:	051b      	lsls	r3, r3, #20
 800bb2e:	493f      	ldr	r1, [pc, #252]	@ (800bc2c <RCCEx_PLL3_Config+0x15c>)
 800bb30:	4313      	orrs	r3, r2
 800bb32:	628b      	str	r3, [r1, #40]	@ 0x28
 800bb34:	687b      	ldr	r3, [r7, #4]
 800bb36:	685b      	ldr	r3, [r3, #4]
 800bb38:	3b01      	subs	r3, #1
 800bb3a:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800bb3e:	687b      	ldr	r3, [r7, #4]
 800bb40:	689b      	ldr	r3, [r3, #8]
 800bb42:	3b01      	subs	r3, #1
 800bb44:	025b      	lsls	r3, r3, #9
 800bb46:	b29b      	uxth	r3, r3
 800bb48:	431a      	orrs	r2, r3
 800bb4a:	687b      	ldr	r3, [r7, #4]
 800bb4c:	68db      	ldr	r3, [r3, #12]
 800bb4e:	3b01      	subs	r3, #1
 800bb50:	041b      	lsls	r3, r3, #16
 800bb52:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 800bb56:	431a      	orrs	r2, r3
 800bb58:	687b      	ldr	r3, [r7, #4]
 800bb5a:	691b      	ldr	r3, [r3, #16]
 800bb5c:	3b01      	subs	r3, #1
 800bb5e:	061b      	lsls	r3, r3, #24
 800bb60:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 800bb64:	4931      	ldr	r1, [pc, #196]	@ (800bc2c <RCCEx_PLL3_Config+0x15c>)
 800bb66:	4313      	orrs	r3, r2
 800bb68:	640b      	str	r3, [r1, #64]	@ 0x40
                          pll3->PLL3P,
                          pll3->PLL3Q,
                          pll3->PLL3R);

    /* Select PLL3 input reference frequency range: VCI */
    __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE) ;
 800bb6a:	4b30      	ldr	r3, [pc, #192]	@ (800bc2c <RCCEx_PLL3_Config+0x15c>)
 800bb6c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800bb6e:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 800bb72:	687b      	ldr	r3, [r7, #4]
 800bb74:	695b      	ldr	r3, [r3, #20]
 800bb76:	492d      	ldr	r1, [pc, #180]	@ (800bc2c <RCCEx_PLL3_Config+0x15c>)
 800bb78:	4313      	orrs	r3, r2
 800bb7a:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL3 output frequency range : VCO */
    __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL) ;
 800bb7c:	4b2b      	ldr	r3, [pc, #172]	@ (800bc2c <RCCEx_PLL3_Config+0x15c>)
 800bb7e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800bb80:	f423 7200 	bic.w	r2, r3, #512	@ 0x200
 800bb84:	687b      	ldr	r3, [r7, #4]
 800bb86:	699b      	ldr	r3, [r3, #24]
 800bb88:	4928      	ldr	r1, [pc, #160]	@ (800bc2c <RCCEx_PLL3_Config+0x15c>)
 800bb8a:	4313      	orrs	r3, r2
 800bb8c:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_DISABLE();
 800bb8e:	4b27      	ldr	r3, [pc, #156]	@ (800bc2c <RCCEx_PLL3_Config+0x15c>)
 800bb90:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800bb92:	4a26      	ldr	r2, [pc, #152]	@ (800bc2c <RCCEx_PLL3_Config+0x15c>)
 800bb94:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800bb98:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 800bb9a:	4b24      	ldr	r3, [pc, #144]	@ (800bc2c <RCCEx_PLL3_Config+0x15c>)
 800bb9c:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800bb9e:	4b24      	ldr	r3, [pc, #144]	@ (800bc30 <RCCEx_PLL3_Config+0x160>)
 800bba0:	4013      	ands	r3, r2
 800bba2:	687a      	ldr	r2, [r7, #4]
 800bba4:	69d2      	ldr	r2, [r2, #28]
 800bba6:	00d2      	lsls	r2, r2, #3
 800bba8:	4920      	ldr	r1, [pc, #128]	@ (800bc2c <RCCEx_PLL3_Config+0x15c>)
 800bbaa:	4313      	orrs	r3, r2
 800bbac:	644b      	str	r3, [r1, #68]	@ 0x44

    /* Enable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_ENABLE();
 800bbae:	4b1f      	ldr	r3, [pc, #124]	@ (800bc2c <RCCEx_PLL3_Config+0x15c>)
 800bbb0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800bbb2:	4a1e      	ldr	r2, [pc, #120]	@ (800bc2c <RCCEx_PLL3_Config+0x15c>)
 800bbb4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800bbb8:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL3 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 800bbba:	683b      	ldr	r3, [r7, #0]
 800bbbc:	2b00      	cmp	r3, #0
 800bbbe:	d106      	bne.n	800bbce <RCCEx_PLL3_Config+0xfe>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVP);
 800bbc0:	4b1a      	ldr	r3, [pc, #104]	@ (800bc2c <RCCEx_PLL3_Config+0x15c>)
 800bbc2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800bbc4:	4a19      	ldr	r2, [pc, #100]	@ (800bc2c <RCCEx_PLL3_Config+0x15c>)
 800bbc6:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 800bbca:	62d3      	str	r3, [r2, #44]	@ 0x2c
 800bbcc:	e00f      	b.n	800bbee <RCCEx_PLL3_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 800bbce:	683b      	ldr	r3, [r7, #0]
 800bbd0:	2b01      	cmp	r3, #1
 800bbd2:	d106      	bne.n	800bbe2 <RCCEx_PLL3_Config+0x112>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVQ);
 800bbd4:	4b15      	ldr	r3, [pc, #84]	@ (800bc2c <RCCEx_PLL3_Config+0x15c>)
 800bbd6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800bbd8:	4a14      	ldr	r2, [pc, #80]	@ (800bc2c <RCCEx_PLL3_Config+0x15c>)
 800bbda:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 800bbde:	62d3      	str	r3, [r2, #44]	@ 0x2c
 800bbe0:	e005      	b.n	800bbee <RCCEx_PLL3_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVR);
 800bbe2:	4b12      	ldr	r3, [pc, #72]	@ (800bc2c <RCCEx_PLL3_Config+0x15c>)
 800bbe4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800bbe6:	4a11      	ldr	r2, [pc, #68]	@ (800bc2c <RCCEx_PLL3_Config+0x15c>)
 800bbe8:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800bbec:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL3. */
    __HAL_RCC_PLL3_ENABLE();
 800bbee:	4b0f      	ldr	r3, [pc, #60]	@ (800bc2c <RCCEx_PLL3_Config+0x15c>)
 800bbf0:	681b      	ldr	r3, [r3, #0]
 800bbf2:	4a0e      	ldr	r2, [pc, #56]	@ (800bc2c <RCCEx_PLL3_Config+0x15c>)
 800bbf4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800bbf8:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800bbfa:	f7f7 f9c1 	bl	8002f80 <HAL_GetTick>
 800bbfe:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 800bc00:	e008      	b.n	800bc14 <RCCEx_PLL3_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 800bc02:	f7f7 f9bd 	bl	8002f80 <HAL_GetTick>
 800bc06:	4602      	mov	r2, r0
 800bc08:	68bb      	ldr	r3, [r7, #8]
 800bc0a:	1ad3      	subs	r3, r2, r3
 800bc0c:	2b02      	cmp	r3, #2
 800bc0e:	d901      	bls.n	800bc14 <RCCEx_PLL3_Config+0x144>
      {
        return HAL_TIMEOUT;
 800bc10:	2303      	movs	r3, #3
 800bc12:	e006      	b.n	800bc22 <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 800bc14:	4b05      	ldr	r3, [pc, #20]	@ (800bc2c <RCCEx_PLL3_Config+0x15c>)
 800bc16:	681b      	ldr	r3, [r3, #0]
 800bc18:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800bc1c:	2b00      	cmp	r3, #0
 800bc1e:	d0f0      	beq.n	800bc02 <RCCEx_PLL3_Config+0x132>
    }

  }


  return status;
 800bc20:	7bfb      	ldrb	r3, [r7, #15]
}
 800bc22:	4618      	mov	r0, r3
 800bc24:	3710      	adds	r7, #16
 800bc26:	46bd      	mov	sp, r7
 800bc28:	bd80      	pop	{r7, pc}
 800bc2a:	bf00      	nop
 800bc2c:	58024400 	.word	0x58024400
 800bc30:	ffff0007 	.word	0xffff0007

0800bc34 <HAL_SD_Init>:
            SD_HandleTypeDef and create the associated handle.
  * @param  hsd: Pointer to the SD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_Init(SD_HandleTypeDef *hsd)
{
 800bc34:	b580      	push	{r7, lr}
 800bc36:	b08a      	sub	sp, #40	@ 0x28
 800bc38:	af00      	add	r7, sp, #0
 800bc3a:	6078      	str	r0, [r7, #4]
  uint32_t speedgrade;
  uint32_t unitsize;
  uint32_t tickstart;

  /* Check the SD handle allocation */
  if (hsd == NULL)
 800bc3c:	687b      	ldr	r3, [r7, #4]
 800bc3e:	2b00      	cmp	r3, #0
 800bc40:	d101      	bne.n	800bc46 <HAL_SD_Init+0x12>
  {
    return HAL_ERROR;
 800bc42:	2301      	movs	r3, #1
 800bc44:	e075      	b.n	800bd32 <HAL_SD_Init+0xfe>
  assert_param(IS_SDMMC_CLOCK_POWER_SAVE(hsd->Init.ClockPowerSave));
  assert_param(IS_SDMMC_BUS_WIDE(hsd->Init.BusWide));
  assert_param(IS_SDMMC_HARDWARE_FLOW_CONTROL(hsd->Init.HardwareFlowControl));
  assert_param(IS_SDMMC_CLKDIV(hsd->Init.ClockDiv));

  if (hsd->State == HAL_SD_STATE_RESET)
 800bc46:	687b      	ldr	r3, [r7, #4]
 800bc48:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 800bc4c:	b2db      	uxtb	r3, r3
 800bc4e:	2b00      	cmp	r3, #0
 800bc50:	d105      	bne.n	800bc5e <HAL_SD_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    hsd->Lock = HAL_UNLOCKED;
 800bc52:	687b      	ldr	r3, [r7, #4]
 800bc54:	2200      	movs	r2, #0
 800bc56:	761a      	strb	r2, [r3, #24]

    /* Init the low level hardware */
    hsd->MspInitCallback(hsd);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_SD_MspInit(hsd);
 800bc58:	6878      	ldr	r0, [r7, #4]
 800bc5a:	f7f6 fe27 	bl	80028ac <HAL_SD_MspInit>
#endif /* USE_HAL_SD_REGISTER_CALLBACKS */
  }

  hsd->State = HAL_SD_STATE_PROGRAMMING;
 800bc5e:	687b      	ldr	r3, [r7, #4]
 800bc60:	2204      	movs	r2, #4
 800bc62:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30

  /* Initialize the Card parameters */
  if (HAL_SD_InitCard(hsd) != HAL_OK)
 800bc66:	6878      	ldr	r0, [r7, #4]
 800bc68:	f000 f868 	bl	800bd3c <HAL_SD_InitCard>
 800bc6c:	4603      	mov	r3, r0
 800bc6e:	2b00      	cmp	r3, #0
 800bc70:	d001      	beq.n	800bc76 <HAL_SD_Init+0x42>
  {
    return HAL_ERROR;
 800bc72:	2301      	movs	r3, #1
 800bc74:	e05d      	b.n	800bd32 <HAL_SD_Init+0xfe>
  }

  if (HAL_SD_GetCardStatus(hsd, &CardStatus) != HAL_OK)
 800bc76:	f107 0308 	add.w	r3, r7, #8
 800bc7a:	4619      	mov	r1, r3
 800bc7c:	6878      	ldr	r0, [r7, #4]
 800bc7e:	f000 fdb5 	bl	800c7ec <HAL_SD_GetCardStatus>
 800bc82:	4603      	mov	r3, r0
 800bc84:	2b00      	cmp	r3, #0
 800bc86:	d001      	beq.n	800bc8c <HAL_SD_Init+0x58>
  {
    return HAL_ERROR;
 800bc88:	2301      	movs	r3, #1
 800bc8a:	e052      	b.n	800bd32 <HAL_SD_Init+0xfe>
  }
  /* Get Initial Card Speed from Card Status*/
  speedgrade = CardStatus.UhsSpeedGrade;
 800bc8c:	7e3b      	ldrb	r3, [r7, #24]
 800bc8e:	b2db      	uxtb	r3, r3
 800bc90:	627b      	str	r3, [r7, #36]	@ 0x24
  unitsize = CardStatus.UhsAllocationUnitSize;
 800bc92:	7e7b      	ldrb	r3, [r7, #25]
 800bc94:	b2db      	uxtb	r3, r3
 800bc96:	623b      	str	r3, [r7, #32]
  if ((hsd->SdCard.CardType == CARD_SDHC_SDXC) && ((speedgrade != 0U) || (unitsize != 0U)))
 800bc98:	687b      	ldr	r3, [r7, #4]
 800bc9a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800bc9c:	2b01      	cmp	r3, #1
 800bc9e:	d10a      	bne.n	800bcb6 <HAL_SD_Init+0x82>
 800bca0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bca2:	2b00      	cmp	r3, #0
 800bca4:	d102      	bne.n	800bcac <HAL_SD_Init+0x78>
 800bca6:	6a3b      	ldr	r3, [r7, #32]
 800bca8:	2b00      	cmp	r3, #0
 800bcaa:	d004      	beq.n	800bcb6 <HAL_SD_Init+0x82>
  {
    hsd->SdCard.CardSpeed = CARD_ULTRA_HIGH_SPEED;
 800bcac:	687b      	ldr	r3, [r7, #4]
 800bcae:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800bcb2:	659a      	str	r2, [r3, #88]	@ 0x58
 800bcb4:	e00b      	b.n	800bcce <HAL_SD_Init+0x9a>
  }
  else
  {
    if (hsd->SdCard.CardType == CARD_SDHC_SDXC)
 800bcb6:	687b      	ldr	r3, [r7, #4]
 800bcb8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800bcba:	2b01      	cmp	r3, #1
 800bcbc:	d104      	bne.n	800bcc8 <HAL_SD_Init+0x94>
    {
      hsd->SdCard.CardSpeed  = CARD_HIGH_SPEED;
 800bcbe:	687b      	ldr	r3, [r7, #4]
 800bcc0:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800bcc4:	659a      	str	r2, [r3, #88]	@ 0x58
 800bcc6:	e002      	b.n	800bcce <HAL_SD_Init+0x9a>
    }
    else
    {
      hsd->SdCard.CardSpeed  = CARD_NORMAL_SPEED;
 800bcc8:	687b      	ldr	r3, [r7, #4]
 800bcca:	2200      	movs	r2, #0
 800bccc:	659a      	str	r2, [r3, #88]	@ 0x58
    }

  }
  /* Configure the bus wide */
  if (HAL_SD_ConfigWideBusOperation(hsd, hsd->Init.BusWide) != HAL_OK)
 800bcce:	687b      	ldr	r3, [r7, #4]
 800bcd0:	68db      	ldr	r3, [r3, #12]
 800bcd2:	4619      	mov	r1, r3
 800bcd4:	6878      	ldr	r0, [r7, #4]
 800bcd6:	f000 fe73 	bl	800c9c0 <HAL_SD_ConfigWideBusOperation>
 800bcda:	4603      	mov	r3, r0
 800bcdc:	2b00      	cmp	r3, #0
 800bcde:	d001      	beq.n	800bce4 <HAL_SD_Init+0xb0>
  {
    return HAL_ERROR;
 800bce0:	2301      	movs	r3, #1
 800bce2:	e026      	b.n	800bd32 <HAL_SD_Init+0xfe>
  }

  /* Verify that SD card is ready to use after Initialization */
  tickstart = HAL_GetTick();
 800bce4:	f7f7 f94c 	bl	8002f80 <HAL_GetTick>
 800bce8:	61f8      	str	r0, [r7, #28]
  while ((HAL_SD_GetCardState(hsd) != HAL_SD_CARD_TRANSFER))
 800bcea:	e011      	b.n	800bd10 <HAL_SD_Init+0xdc>
  {
    if ((HAL_GetTick() - tickstart) >=  SDMMC_DATATIMEOUT)
 800bcec:	f7f7 f948 	bl	8002f80 <HAL_GetTick>
 800bcf0:	4602      	mov	r2, r0
 800bcf2:	69fb      	ldr	r3, [r7, #28]
 800bcf4:	1ad3      	subs	r3, r2, r3
 800bcf6:	f1b3 3fff 	cmp.w	r3, #4294967295
 800bcfa:	d109      	bne.n	800bd10 <HAL_SD_Init+0xdc>
    {
      hsd->ErrorCode = HAL_SD_ERROR_TIMEOUT;
 800bcfc:	687b      	ldr	r3, [r7, #4]
 800bcfe:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 800bd02:	635a      	str	r2, [r3, #52]	@ 0x34
      hsd->State = HAL_SD_STATE_READY;
 800bd04:	687b      	ldr	r3, [r7, #4]
 800bd06:	2201      	movs	r2, #1
 800bd08:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
      return HAL_TIMEOUT;
 800bd0c:	2303      	movs	r3, #3
 800bd0e:	e010      	b.n	800bd32 <HAL_SD_Init+0xfe>
  while ((HAL_SD_GetCardState(hsd) != HAL_SD_CARD_TRANSFER))
 800bd10:	6878      	ldr	r0, [r7, #4]
 800bd12:	f000 ff67 	bl	800cbe4 <HAL_SD_GetCardState>
 800bd16:	4603      	mov	r3, r0
 800bd18:	2b04      	cmp	r3, #4
 800bd1a:	d1e7      	bne.n	800bcec <HAL_SD_Init+0xb8>
    }
  }

  /* Initialize the error code */
  hsd->ErrorCode = HAL_SD_ERROR_NONE;
 800bd1c:	687b      	ldr	r3, [r7, #4]
 800bd1e:	2200      	movs	r2, #0
 800bd20:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Initialize the SD operation */
  hsd->Context = SD_CONTEXT_NONE;
 800bd22:	687b      	ldr	r3, [r7, #4]
 800bd24:	2200      	movs	r2, #0
 800bd26:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Initialize the SD state */
  hsd->State = HAL_SD_STATE_READY;
 800bd28:	687b      	ldr	r3, [r7, #4]
 800bd2a:	2201      	movs	r2, #1
 800bd2c:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30

  return HAL_OK;
 800bd30:	2300      	movs	r3, #0
}
 800bd32:	4618      	mov	r0, r3
 800bd34:	3728      	adds	r7, #40	@ 0x28
 800bd36:	46bd      	mov	sp, r7
 800bd38:	bd80      	pop	{r7, pc}
	...

0800bd3c <HAL_SD_InitCard>:
  * @note   This function initializes the SD card. It could be used when a card
            re-initialization is needed.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_InitCard(SD_HandleTypeDef *hsd)
{
 800bd3c:	b590      	push	{r4, r7, lr}
 800bd3e:	b08d      	sub	sp, #52	@ 0x34
 800bd40:	af02      	add	r7, sp, #8
 800bd42:	6078      	str	r0, [r7, #4]
  uint32_t errorstate;
  SD_InitTypeDef Init;
  uint32_t sdmmc_clk;

  /* Default SDMMC peripheral configuration for SD card initialization */
  Init.ClockEdge           = SDMMC_CLOCK_EDGE_RISING;
 800bd44:	2300      	movs	r3, #0
 800bd46:	60fb      	str	r3, [r7, #12]
  Init.ClockPowerSave      = SDMMC_CLOCK_POWER_SAVE_DISABLE;
 800bd48:	2300      	movs	r3, #0
 800bd4a:	613b      	str	r3, [r7, #16]
  Init.BusWide             = SDMMC_BUS_WIDE_1B;
 800bd4c:	2300      	movs	r3, #0
 800bd4e:	617b      	str	r3, [r7, #20]
  Init.HardwareFlowControl = SDMMC_HARDWARE_FLOW_CONTROL_DISABLE;
 800bd50:	2300      	movs	r3, #0
 800bd52:	61bb      	str	r3, [r7, #24]

  /* Init Clock should be less or equal to 400Khz*/
  sdmmc_clk     = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_SDMMC);
 800bd54:	f44f 3080 	mov.w	r0, #65536	@ 0x10000
 800bd58:	f04f 0100 	mov.w	r1, #0
 800bd5c:	f7fe fc76 	bl	800a64c <HAL_RCCEx_GetPeriphCLKFreq>
 800bd60:	6278      	str	r0, [r7, #36]	@ 0x24
  if (sdmmc_clk == 0U)
 800bd62:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bd64:	2b00      	cmp	r3, #0
 800bd66:	d109      	bne.n	800bd7c <HAL_SD_InitCard+0x40>
  {
    hsd->State = HAL_SD_STATE_READY;
 800bd68:	687b      	ldr	r3, [r7, #4]
 800bd6a:	2201      	movs	r2, #1
 800bd6c:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
    hsd->ErrorCode = SDMMC_ERROR_INVALID_PARAMETER;
 800bd70:	687b      	ldr	r3, [r7, #4]
 800bd72:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 800bd76:	635a      	str	r2, [r3, #52]	@ 0x34
    return HAL_ERROR;
 800bd78:	2301      	movs	r3, #1
 800bd7a:	e070      	b.n	800be5e <HAL_SD_InitCard+0x122>
  }
  Init.ClockDiv = sdmmc_clk / (2U * SD_INIT_FREQ);
 800bd7c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bd7e:	0a1b      	lsrs	r3, r3, #8
 800bd80:	4a39      	ldr	r2, [pc, #228]	@ (800be68 <HAL_SD_InitCard+0x12c>)
 800bd82:	fba2 2303 	umull	r2, r3, r2, r3
 800bd86:	091b      	lsrs	r3, r3, #4
 800bd88:	61fb      	str	r3, [r7, #28]
  /* Set Transceiver polarity */
  hsd->Instance->POWER |= SDMMC_POWER_DIRPOL;
#endif /* USE_SD_TRANSCEIVER  */

  /* Initialize SDMMC peripheral interface with default configuration */
  (void)SDMMC_Init(hsd->Instance, Init);
 800bd8a:	687b      	ldr	r3, [r7, #4]
 800bd8c:	681c      	ldr	r4, [r3, #0]
 800bd8e:	466a      	mov	r2, sp
 800bd90:	f107 0318 	add.w	r3, r7, #24
 800bd94:	e893 0003 	ldmia.w	r3, {r0, r1}
 800bd98:	e882 0003 	stmia.w	r2, {r0, r1}
 800bd9c:	f107 030c 	add.w	r3, r7, #12
 800bda0:	cb0e      	ldmia	r3, {r1, r2, r3}
 800bda2:	4620      	mov	r0, r4
 800bda4:	f004 fc0e 	bl	80105c4 <SDMMC_Init>

  /* Set Power State to ON */
  (void)SDMMC_PowerState_ON(hsd->Instance);
 800bda8:	687b      	ldr	r3, [r7, #4]
 800bdaa:	681b      	ldr	r3, [r3, #0]
 800bdac:	4618      	mov	r0, r3
 800bdae:	f004 fc51 	bl	8010654 <SDMMC_PowerState_ON>

  /* wait 74 Cycles: required power up waiting time before starting
     the SD initialization sequence */
  if (Init.ClockDiv != 0U)
 800bdb2:	69fb      	ldr	r3, [r7, #28]
 800bdb4:	2b00      	cmp	r3, #0
 800bdb6:	d005      	beq.n	800bdc4 <HAL_SD_InitCard+0x88>
  {
    sdmmc_clk = sdmmc_clk / (2U * Init.ClockDiv);
 800bdb8:	69fb      	ldr	r3, [r7, #28]
 800bdba:	005b      	lsls	r3, r3, #1
 800bdbc:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800bdbe:	fbb2 f3f3 	udiv	r3, r2, r3
 800bdc2:	627b      	str	r3, [r7, #36]	@ 0x24
  }

  if (sdmmc_clk != 0U)
 800bdc4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bdc6:	2b00      	cmp	r3, #0
 800bdc8:	d007      	beq.n	800bdda <HAL_SD_InitCard+0x9e>
  {
    HAL_Delay(1U + (74U * 1000U / (sdmmc_clk)));
 800bdca:	4a28      	ldr	r2, [pc, #160]	@ (800be6c <HAL_SD_InitCard+0x130>)
 800bdcc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bdce:	fbb2 f3f3 	udiv	r3, r2, r3
 800bdd2:	3301      	adds	r3, #1
 800bdd4:	4618      	mov	r0, r3
 800bdd6:	f7f7 f8df 	bl	8002f98 <HAL_Delay>
  }

  /* Identify card operating voltage */
  errorstate = SD_PowerON(hsd);
 800bdda:	6878      	ldr	r0, [r7, #4]
 800bddc:	f000 fff0 	bl	800cdc0 <SD_PowerON>
 800bde0:	6238      	str	r0, [r7, #32]
  if (errorstate != HAL_SD_ERROR_NONE)
 800bde2:	6a3b      	ldr	r3, [r7, #32]
 800bde4:	2b00      	cmp	r3, #0
 800bde6:	d00b      	beq.n	800be00 <HAL_SD_InitCard+0xc4>
  {
    hsd->State = HAL_SD_STATE_READY;
 800bde8:	687b      	ldr	r3, [r7, #4]
 800bdea:	2201      	movs	r2, #1
 800bdec:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
    hsd->ErrorCode |= errorstate;
 800bdf0:	687b      	ldr	r3, [r7, #4]
 800bdf2:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800bdf4:	6a3b      	ldr	r3, [r7, #32]
 800bdf6:	431a      	orrs	r2, r3
 800bdf8:	687b      	ldr	r3, [r7, #4]
 800bdfa:	635a      	str	r2, [r3, #52]	@ 0x34
    return HAL_ERROR;
 800bdfc:	2301      	movs	r3, #1
 800bdfe:	e02e      	b.n	800be5e <HAL_SD_InitCard+0x122>
  }

  /* Card initialization */
  errorstate = SD_InitCard(hsd);
 800be00:	6878      	ldr	r0, [r7, #4]
 800be02:	f000 ff0f 	bl	800cc24 <SD_InitCard>
 800be06:	6238      	str	r0, [r7, #32]
  if (errorstate != HAL_SD_ERROR_NONE)
 800be08:	6a3b      	ldr	r3, [r7, #32]
 800be0a:	2b00      	cmp	r3, #0
 800be0c:	d00b      	beq.n	800be26 <HAL_SD_InitCard+0xea>
  {
    hsd->State = HAL_SD_STATE_READY;
 800be0e:	687b      	ldr	r3, [r7, #4]
 800be10:	2201      	movs	r2, #1
 800be12:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
    hsd->ErrorCode |= errorstate;
 800be16:	687b      	ldr	r3, [r7, #4]
 800be18:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800be1a:	6a3b      	ldr	r3, [r7, #32]
 800be1c:	431a      	orrs	r2, r3
 800be1e:	687b      	ldr	r3, [r7, #4]
 800be20:	635a      	str	r2, [r3, #52]	@ 0x34
    return HAL_ERROR;
 800be22:	2301      	movs	r3, #1
 800be24:	e01b      	b.n	800be5e <HAL_SD_InitCard+0x122>
  }

  /* Set Block Size for Card */
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, BLOCKSIZE);
 800be26:	687b      	ldr	r3, [r7, #4]
 800be28:	681b      	ldr	r3, [r3, #0]
 800be2a:	f44f 7100 	mov.w	r1, #512	@ 0x200
 800be2e:	4618      	mov	r0, r3
 800be30:	f004 fca6 	bl	8010780 <SDMMC_CmdBlockLength>
 800be34:	6238      	str	r0, [r7, #32]
  if (errorstate != HAL_SD_ERROR_NONE)
 800be36:	6a3b      	ldr	r3, [r7, #32]
 800be38:	2b00      	cmp	r3, #0
 800be3a:	d00f      	beq.n	800be5c <HAL_SD_InitCard+0x120>
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 800be3c:	687b      	ldr	r3, [r7, #4]
 800be3e:	681b      	ldr	r3, [r3, #0]
 800be40:	4a0b      	ldr	r2, [pc, #44]	@ (800be70 <HAL_SD_InitCard+0x134>)
 800be42:	639a      	str	r2, [r3, #56]	@ 0x38
    hsd->ErrorCode |= errorstate;
 800be44:	687b      	ldr	r3, [r7, #4]
 800be46:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800be48:	6a3b      	ldr	r3, [r7, #32]
 800be4a:	431a      	orrs	r2, r3
 800be4c:	687b      	ldr	r3, [r7, #4]
 800be4e:	635a      	str	r2, [r3, #52]	@ 0x34
    hsd->State = HAL_SD_STATE_READY;
 800be50:	687b      	ldr	r3, [r7, #4]
 800be52:	2201      	movs	r2, #1
 800be54:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
    return HAL_ERROR;
 800be58:	2301      	movs	r3, #1
 800be5a:	e000      	b.n	800be5e <HAL_SD_InitCard+0x122>
  }

  return HAL_OK;
 800be5c:	2300      	movs	r3, #0
}
 800be5e:	4618      	mov	r0, r3
 800be60:	372c      	adds	r7, #44	@ 0x2c
 800be62:	46bd      	mov	sp, r7
 800be64:	bd90      	pop	{r4, r7, pc}
 800be66:	bf00      	nop
 800be68:	014f8b59 	.word	0x014f8b59
 800be6c:	00012110 	.word	0x00012110
 800be70:	1fe00fff 	.word	0x1fe00fff

0800be74 <HAL_SD_ReadBlocks>:
  * @param  Timeout: Specify timeout value
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_ReadBlocks(SD_HandleTypeDef *hsd, uint8_t *pData, uint32_t BlockAdd, uint32_t NumberOfBlocks,
                                    uint32_t Timeout)
{
 800be74:	b580      	push	{r7, lr}
 800be76:	b092      	sub	sp, #72	@ 0x48
 800be78:	af00      	add	r7, sp, #0
 800be7a:	60f8      	str	r0, [r7, #12]
 800be7c:	60b9      	str	r1, [r7, #8]
 800be7e:	607a      	str	r2, [r7, #4]
 800be80:	603b      	str	r3, [r7, #0]
  SDMMC_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t tickstart = HAL_GetTick();
 800be82:	f7f7 f87d 	bl	8002f80 <HAL_GetTick>
 800be86:	6338      	str	r0, [r7, #48]	@ 0x30
  uint32_t count;
  uint32_t data;
  uint32_t dataremaining;
  uint32_t add = BlockAdd;
 800be88:	687b      	ldr	r3, [r7, #4]
 800be8a:	63bb      	str	r3, [r7, #56]	@ 0x38
  uint8_t *tempbuff = pData;
 800be8c:	68bb      	ldr	r3, [r7, #8]
 800be8e:	637b      	str	r3, [r7, #52]	@ 0x34

  if (NULL == pData)
 800be90:	68bb      	ldr	r3, [r7, #8]
 800be92:	2b00      	cmp	r3, #0
 800be94:	d107      	bne.n	800bea6 <HAL_SD_ReadBlocks+0x32>
  {
    hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 800be96:	68fb      	ldr	r3, [r7, #12]
 800be98:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800be9a:	f043 6200 	orr.w	r2, r3, #134217728	@ 0x8000000
 800be9e:	68fb      	ldr	r3, [r7, #12]
 800bea0:	635a      	str	r2, [r3, #52]	@ 0x34
    return HAL_ERROR;
 800bea2:	2301      	movs	r3, #1
 800bea4:	e167      	b.n	800c176 <HAL_SD_ReadBlocks+0x302>
  }

  if (hsd->State == HAL_SD_STATE_READY)
 800bea6:	68fb      	ldr	r3, [r7, #12]
 800bea8:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 800beac:	b2db      	uxtb	r3, r3
 800beae:	2b01      	cmp	r3, #1
 800beb0:	f040 815a 	bne.w	800c168 <HAL_SD_ReadBlocks+0x2f4>
  {
    hsd->ErrorCode = HAL_SD_ERROR_NONE;
 800beb4:	68fb      	ldr	r3, [r7, #12]
 800beb6:	2200      	movs	r2, #0
 800beb8:	635a      	str	r2, [r3, #52]	@ 0x34

    if ((add + NumberOfBlocks) > (hsd->SdCard.LogBlockNbr))
 800beba:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800bebc:	683b      	ldr	r3, [r7, #0]
 800bebe:	441a      	add	r2, r3
 800bec0:	68fb      	ldr	r3, [r7, #12]
 800bec2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800bec4:	429a      	cmp	r2, r3
 800bec6:	d907      	bls.n	800bed8 <HAL_SD_ReadBlocks+0x64>
    {
      hsd->ErrorCode |= HAL_SD_ERROR_ADDR_OUT_OF_RANGE;
 800bec8:	68fb      	ldr	r3, [r7, #12]
 800beca:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800becc:	f043 7200 	orr.w	r2, r3, #33554432	@ 0x2000000
 800bed0:	68fb      	ldr	r3, [r7, #12]
 800bed2:	635a      	str	r2, [r3, #52]	@ 0x34
      return HAL_ERROR;
 800bed4:	2301      	movs	r3, #1
 800bed6:	e14e      	b.n	800c176 <HAL_SD_ReadBlocks+0x302>
    }

    hsd->State = HAL_SD_STATE_BUSY;
 800bed8:	68fb      	ldr	r3, [r7, #12]
 800beda:	2203      	movs	r2, #3
 800bedc:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30

    /* Initialize data control register */
    hsd->Instance->DCTRL = 0U;
 800bee0:	68fb      	ldr	r3, [r7, #12]
 800bee2:	681b      	ldr	r3, [r3, #0]
 800bee4:	2200      	movs	r2, #0
 800bee6:	62da      	str	r2, [r3, #44]	@ 0x2c

    if (hsd->SdCard.CardType != CARD_SDHC_SDXC)
 800bee8:	68fb      	ldr	r3, [r7, #12]
 800beea:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800beec:	2b01      	cmp	r3, #1
 800beee:	d002      	beq.n	800bef6 <HAL_SD_ReadBlocks+0x82>
    {
      add *= 512U;
 800bef0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800bef2:	025b      	lsls	r3, r3, #9
 800bef4:	63bb      	str	r3, [r7, #56]	@ 0x38
    }

    /* Configure the SD DPSM (Data Path State Machine) */
    config.DataTimeOut   = SDMMC_DATATIMEOUT;
 800bef6:	f04f 33ff 	mov.w	r3, #4294967295
 800befa:	617b      	str	r3, [r7, #20]
    config.DataLength    = NumberOfBlocks * BLOCKSIZE;
 800befc:	683b      	ldr	r3, [r7, #0]
 800befe:	025b      	lsls	r3, r3, #9
 800bf00:	61bb      	str	r3, [r7, #24]
    config.DataBlockSize = SDMMC_DATABLOCK_SIZE_512B;
 800bf02:	2390      	movs	r3, #144	@ 0x90
 800bf04:	61fb      	str	r3, [r7, #28]
    config.TransferDir   = SDMMC_TRANSFER_DIR_TO_SDMMC;
 800bf06:	2302      	movs	r3, #2
 800bf08:	623b      	str	r3, [r7, #32]
    config.TransferMode  = SDMMC_TRANSFER_MODE_BLOCK;
 800bf0a:	2300      	movs	r3, #0
 800bf0c:	627b      	str	r3, [r7, #36]	@ 0x24
    config.DPSM          = SDMMC_DPSM_DISABLE;
 800bf0e:	2300      	movs	r3, #0
 800bf10:	62bb      	str	r3, [r7, #40]	@ 0x28
    (void)SDMMC_ConfigData(hsd->Instance, &config);
 800bf12:	68fb      	ldr	r3, [r7, #12]
 800bf14:	681b      	ldr	r3, [r3, #0]
 800bf16:	f107 0214 	add.w	r2, r7, #20
 800bf1a:	4611      	mov	r1, r2
 800bf1c:	4618      	mov	r0, r3
 800bf1e:	f004 fc03 	bl	8010728 <SDMMC_ConfigData>
    __SDMMC_CMDTRANS_ENABLE(hsd->Instance);
 800bf22:	68fb      	ldr	r3, [r7, #12]
 800bf24:	681b      	ldr	r3, [r3, #0]
 800bf26:	68da      	ldr	r2, [r3, #12]
 800bf28:	68fb      	ldr	r3, [r7, #12]
 800bf2a:	681b      	ldr	r3, [r3, #0]
 800bf2c:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800bf30:	60da      	str	r2, [r3, #12]

    /* Read block(s) in polling mode */
    if (NumberOfBlocks > 1U)
 800bf32:	683b      	ldr	r3, [r7, #0]
 800bf34:	2b01      	cmp	r3, #1
 800bf36:	d90a      	bls.n	800bf4e <HAL_SD_ReadBlocks+0xda>
    {
      hsd->Context = SD_CONTEXT_READ_MULTIPLE_BLOCK;
 800bf38:	68fb      	ldr	r3, [r7, #12]
 800bf3a:	2202      	movs	r2, #2
 800bf3c:	62da      	str	r2, [r3, #44]	@ 0x2c

      /* Read Multi Block command */
      errorstate = SDMMC_CmdReadMultiBlock(hsd->Instance, add);
 800bf3e:	68fb      	ldr	r3, [r7, #12]
 800bf40:	681b      	ldr	r3, [r3, #0]
 800bf42:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 800bf44:	4618      	mov	r0, r3
 800bf46:	f004 fc61 	bl	801080c <SDMMC_CmdReadMultiBlock>
 800bf4a:	6478      	str	r0, [r7, #68]	@ 0x44
 800bf4c:	e009      	b.n	800bf62 <HAL_SD_ReadBlocks+0xee>
    }
    else
    {
      hsd->Context = SD_CONTEXT_READ_SINGLE_BLOCK;
 800bf4e:	68fb      	ldr	r3, [r7, #12]
 800bf50:	2201      	movs	r2, #1
 800bf52:	62da      	str	r2, [r3, #44]	@ 0x2c

      /* Read Single Block command */
      errorstate = SDMMC_CmdReadSingleBlock(hsd->Instance, add);
 800bf54:	68fb      	ldr	r3, [r7, #12]
 800bf56:	681b      	ldr	r3, [r3, #0]
 800bf58:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 800bf5a:	4618      	mov	r0, r3
 800bf5c:	f004 fc33 	bl	80107c6 <SDMMC_CmdReadSingleBlock>
 800bf60:	6478      	str	r0, [r7, #68]	@ 0x44
    }
    if (errorstate != HAL_SD_ERROR_NONE)
 800bf62:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800bf64:	2b00      	cmp	r3, #0
 800bf66:	d012      	beq.n	800bf8e <HAL_SD_ReadBlocks+0x11a>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 800bf68:	68fb      	ldr	r3, [r7, #12]
 800bf6a:	681b      	ldr	r3, [r3, #0]
 800bf6c:	4a84      	ldr	r2, [pc, #528]	@ (800c180 <HAL_SD_ReadBlocks+0x30c>)
 800bf6e:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->ErrorCode |= errorstate;
 800bf70:	68fb      	ldr	r3, [r7, #12]
 800bf72:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800bf74:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800bf76:	431a      	orrs	r2, r3
 800bf78:	68fb      	ldr	r3, [r7, #12]
 800bf7a:	635a      	str	r2, [r3, #52]	@ 0x34
      hsd->State = HAL_SD_STATE_READY;
 800bf7c:	68fb      	ldr	r3, [r7, #12]
 800bf7e:	2201      	movs	r2, #1
 800bf80:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
      hsd->Context = SD_CONTEXT_NONE;
 800bf84:	68fb      	ldr	r3, [r7, #12]
 800bf86:	2200      	movs	r2, #0
 800bf88:	62da      	str	r2, [r3, #44]	@ 0x2c
      return HAL_ERROR;
 800bf8a:	2301      	movs	r3, #1
 800bf8c:	e0f3      	b.n	800c176 <HAL_SD_ReadBlocks+0x302>
    }

    /* Poll on SDMMC flags */
    dataremaining = config.DataLength;
 800bf8e:	69bb      	ldr	r3, [r7, #24]
 800bf90:	63fb      	str	r3, [r7, #60]	@ 0x3c
    while (!__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXOVERR | SDMMC_FLAG_DCRCFAIL | SDMMC_FLAG_DTIMEOUT | SDMMC_FLAG_DATAEND))
 800bf92:	e058      	b.n	800c046 <HAL_SD_ReadBlocks+0x1d2>
    {
      if (__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXFIFOHF) && (dataremaining >= 32U))
 800bf94:	68fb      	ldr	r3, [r7, #12]
 800bf96:	681b      	ldr	r3, [r3, #0]
 800bf98:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800bf9a:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800bf9e:	2b00      	cmp	r3, #0
 800bfa0:	d033      	beq.n	800c00a <HAL_SD_ReadBlocks+0x196>
 800bfa2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800bfa4:	2b1f      	cmp	r3, #31
 800bfa6:	d930      	bls.n	800c00a <HAL_SD_ReadBlocks+0x196>
      {
        /* Read data from SDMMC Rx FIFO */
        for (count = 0U; count < 8U; count++)
 800bfa8:	2300      	movs	r3, #0
 800bfaa:	643b      	str	r3, [r7, #64]	@ 0x40
 800bfac:	e027      	b.n	800bffe <HAL_SD_ReadBlocks+0x18a>
        {
          data = SDMMC_ReadFIFO(hsd->Instance);
 800bfae:	68fb      	ldr	r3, [r7, #12]
 800bfb0:	681b      	ldr	r3, [r3, #0]
 800bfb2:	4618      	mov	r0, r3
 800bfb4:	f004 fb30 	bl	8010618 <SDMMC_ReadFIFO>
 800bfb8:	62f8      	str	r0, [r7, #44]	@ 0x2c
          *tempbuff = (uint8_t)(data & 0xFFU);
 800bfba:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800bfbc:	b2da      	uxtb	r2, r3
 800bfbe:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800bfc0:	701a      	strb	r2, [r3, #0]
          tempbuff++;
 800bfc2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800bfc4:	3301      	adds	r3, #1
 800bfc6:	637b      	str	r3, [r7, #52]	@ 0x34
          *tempbuff = (uint8_t)((data >> 8U) & 0xFFU);
 800bfc8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800bfca:	0a1b      	lsrs	r3, r3, #8
 800bfcc:	b2da      	uxtb	r2, r3
 800bfce:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800bfd0:	701a      	strb	r2, [r3, #0]
          tempbuff++;
 800bfd2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800bfd4:	3301      	adds	r3, #1
 800bfd6:	637b      	str	r3, [r7, #52]	@ 0x34
          *tempbuff = (uint8_t)((data >> 16U) & 0xFFU);
 800bfd8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800bfda:	0c1b      	lsrs	r3, r3, #16
 800bfdc:	b2da      	uxtb	r2, r3
 800bfde:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800bfe0:	701a      	strb	r2, [r3, #0]
          tempbuff++;
 800bfe2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800bfe4:	3301      	adds	r3, #1
 800bfe6:	637b      	str	r3, [r7, #52]	@ 0x34
          *tempbuff = (uint8_t)((data >> 24U) & 0xFFU);
 800bfe8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800bfea:	0e1b      	lsrs	r3, r3, #24
 800bfec:	b2da      	uxtb	r2, r3
 800bfee:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800bff0:	701a      	strb	r2, [r3, #0]
          tempbuff++;
 800bff2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800bff4:	3301      	adds	r3, #1
 800bff6:	637b      	str	r3, [r7, #52]	@ 0x34
        for (count = 0U; count < 8U; count++)
 800bff8:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800bffa:	3301      	adds	r3, #1
 800bffc:	643b      	str	r3, [r7, #64]	@ 0x40
 800bffe:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800c000:	2b07      	cmp	r3, #7
 800c002:	d9d4      	bls.n	800bfae <HAL_SD_ReadBlocks+0x13a>
        }
        dataremaining -= 32U;
 800c004:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800c006:	3b20      	subs	r3, #32
 800c008:	63fb      	str	r3, [r7, #60]	@ 0x3c
      }

      if (((HAL_GetTick() - tickstart) >=  Timeout) || (Timeout == 0U))
 800c00a:	f7f6 ffb9 	bl	8002f80 <HAL_GetTick>
 800c00e:	4602      	mov	r2, r0
 800c010:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c012:	1ad3      	subs	r3, r2, r3
 800c014:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 800c016:	429a      	cmp	r2, r3
 800c018:	d902      	bls.n	800c020 <HAL_SD_ReadBlocks+0x1ac>
 800c01a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800c01c:	2b00      	cmp	r3, #0
 800c01e:	d112      	bne.n	800c046 <HAL_SD_ReadBlocks+0x1d2>
      {
        /* Clear all the static flags */
        __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 800c020:	68fb      	ldr	r3, [r7, #12]
 800c022:	681b      	ldr	r3, [r3, #0]
 800c024:	4a56      	ldr	r2, [pc, #344]	@ (800c180 <HAL_SD_ReadBlocks+0x30c>)
 800c026:	639a      	str	r2, [r3, #56]	@ 0x38
        hsd->ErrorCode |= HAL_SD_ERROR_TIMEOUT;
 800c028:	68fb      	ldr	r3, [r7, #12]
 800c02a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800c02c:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 800c030:	68fb      	ldr	r3, [r7, #12]
 800c032:	635a      	str	r2, [r3, #52]	@ 0x34
        hsd->State = HAL_SD_STATE_READY;
 800c034:	68fb      	ldr	r3, [r7, #12]
 800c036:	2201      	movs	r2, #1
 800c038:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
        hsd->Context = SD_CONTEXT_NONE;
 800c03c:	68fb      	ldr	r3, [r7, #12]
 800c03e:	2200      	movs	r2, #0
 800c040:	62da      	str	r2, [r3, #44]	@ 0x2c
        return HAL_TIMEOUT;
 800c042:	2303      	movs	r3, #3
 800c044:	e097      	b.n	800c176 <HAL_SD_ReadBlocks+0x302>
    while (!__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXOVERR | SDMMC_FLAG_DCRCFAIL | SDMMC_FLAG_DTIMEOUT | SDMMC_FLAG_DATAEND))
 800c046:	68fb      	ldr	r3, [r7, #12]
 800c048:	681b      	ldr	r3, [r3, #0]
 800c04a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800c04c:	f403 7395 	and.w	r3, r3, #298	@ 0x12a
 800c050:	2b00      	cmp	r3, #0
 800c052:	d09f      	beq.n	800bf94 <HAL_SD_ReadBlocks+0x120>
      }
    }
    __SDMMC_CMDTRANS_DISABLE(hsd->Instance);
 800c054:	68fb      	ldr	r3, [r7, #12]
 800c056:	681b      	ldr	r3, [r3, #0]
 800c058:	68da      	ldr	r2, [r3, #12]
 800c05a:	68fb      	ldr	r3, [r7, #12]
 800c05c:	681b      	ldr	r3, [r3, #0]
 800c05e:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800c062:	60da      	str	r2, [r3, #12]

    /* Send stop transmission command in case of multiblock read */
    if (__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DATAEND) && (NumberOfBlocks > 1U))
 800c064:	68fb      	ldr	r3, [r7, #12]
 800c066:	681b      	ldr	r3, [r3, #0]
 800c068:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800c06a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800c06e:	2b00      	cmp	r3, #0
 800c070:	d022      	beq.n	800c0b8 <HAL_SD_ReadBlocks+0x244>
 800c072:	683b      	ldr	r3, [r7, #0]
 800c074:	2b01      	cmp	r3, #1
 800c076:	d91f      	bls.n	800c0b8 <HAL_SD_ReadBlocks+0x244>
    {
      if (hsd->SdCard.CardType != CARD_SECURED)
 800c078:	68fb      	ldr	r3, [r7, #12]
 800c07a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800c07c:	2b03      	cmp	r3, #3
 800c07e:	d01b      	beq.n	800c0b8 <HAL_SD_ReadBlocks+0x244>
      {
        /* Send stop transmission command */
        errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 800c080:	68fb      	ldr	r3, [r7, #12]
 800c082:	681b      	ldr	r3, [r3, #0]
 800c084:	4618      	mov	r0, r3
 800c086:	f004 fc2b 	bl	80108e0 <SDMMC_CmdStopTransfer>
 800c08a:	6478      	str	r0, [r7, #68]	@ 0x44
        if (errorstate != HAL_SD_ERROR_NONE)
 800c08c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800c08e:	2b00      	cmp	r3, #0
 800c090:	d012      	beq.n	800c0b8 <HAL_SD_ReadBlocks+0x244>
        {
          /* Clear all the static flags */
          __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 800c092:	68fb      	ldr	r3, [r7, #12]
 800c094:	681b      	ldr	r3, [r3, #0]
 800c096:	4a3a      	ldr	r2, [pc, #232]	@ (800c180 <HAL_SD_ReadBlocks+0x30c>)
 800c098:	639a      	str	r2, [r3, #56]	@ 0x38
          hsd->ErrorCode |= errorstate;
 800c09a:	68fb      	ldr	r3, [r7, #12]
 800c09c:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800c09e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800c0a0:	431a      	orrs	r2, r3
 800c0a2:	68fb      	ldr	r3, [r7, #12]
 800c0a4:	635a      	str	r2, [r3, #52]	@ 0x34
          hsd->State = HAL_SD_STATE_READY;
 800c0a6:	68fb      	ldr	r3, [r7, #12]
 800c0a8:	2201      	movs	r2, #1
 800c0aa:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
          hsd->Context = SD_CONTEXT_NONE;
 800c0ae:	68fb      	ldr	r3, [r7, #12]
 800c0b0:	2200      	movs	r2, #0
 800c0b2:	62da      	str	r2, [r3, #44]	@ 0x2c
          return HAL_ERROR;
 800c0b4:	2301      	movs	r3, #1
 800c0b6:	e05e      	b.n	800c176 <HAL_SD_ReadBlocks+0x302>
        }
      }
    }

    /* Get error state */
    if (__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DTIMEOUT))
 800c0b8:	68fb      	ldr	r3, [r7, #12]
 800c0ba:	681b      	ldr	r3, [r3, #0]
 800c0bc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800c0be:	f003 0308 	and.w	r3, r3, #8
 800c0c2:	2b00      	cmp	r3, #0
 800c0c4:	d012      	beq.n	800c0ec <HAL_SD_ReadBlocks+0x278>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 800c0c6:	68fb      	ldr	r3, [r7, #12]
 800c0c8:	681b      	ldr	r3, [r3, #0]
 800c0ca:	4a2d      	ldr	r2, [pc, #180]	@ (800c180 <HAL_SD_ReadBlocks+0x30c>)
 800c0cc:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_TIMEOUT;
 800c0ce:	68fb      	ldr	r3, [r7, #12]
 800c0d0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800c0d2:	f043 0208 	orr.w	r2, r3, #8
 800c0d6:	68fb      	ldr	r3, [r7, #12]
 800c0d8:	635a      	str	r2, [r3, #52]	@ 0x34
      hsd->State = HAL_SD_STATE_READY;
 800c0da:	68fb      	ldr	r3, [r7, #12]
 800c0dc:	2201      	movs	r2, #1
 800c0de:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
      hsd->Context = SD_CONTEXT_NONE;
 800c0e2:	68fb      	ldr	r3, [r7, #12]
 800c0e4:	2200      	movs	r2, #0
 800c0e6:	62da      	str	r2, [r3, #44]	@ 0x2c
      return HAL_ERROR;
 800c0e8:	2301      	movs	r3, #1
 800c0ea:	e044      	b.n	800c176 <HAL_SD_ReadBlocks+0x302>
    }
    else if (__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DCRCFAIL))
 800c0ec:	68fb      	ldr	r3, [r7, #12]
 800c0ee:	681b      	ldr	r3, [r3, #0]
 800c0f0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800c0f2:	f003 0302 	and.w	r3, r3, #2
 800c0f6:	2b00      	cmp	r3, #0
 800c0f8:	d012      	beq.n	800c120 <HAL_SD_ReadBlocks+0x2ac>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 800c0fa:	68fb      	ldr	r3, [r7, #12]
 800c0fc:	681b      	ldr	r3, [r3, #0]
 800c0fe:	4a20      	ldr	r2, [pc, #128]	@ (800c180 <HAL_SD_ReadBlocks+0x30c>)
 800c100:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_CRC_FAIL;
 800c102:	68fb      	ldr	r3, [r7, #12]
 800c104:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800c106:	f043 0202 	orr.w	r2, r3, #2
 800c10a:	68fb      	ldr	r3, [r7, #12]
 800c10c:	635a      	str	r2, [r3, #52]	@ 0x34
      hsd->State = HAL_SD_STATE_READY;
 800c10e:	68fb      	ldr	r3, [r7, #12]
 800c110:	2201      	movs	r2, #1
 800c112:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
      hsd->Context = SD_CONTEXT_NONE;
 800c116:	68fb      	ldr	r3, [r7, #12]
 800c118:	2200      	movs	r2, #0
 800c11a:	62da      	str	r2, [r3, #44]	@ 0x2c
      return HAL_ERROR;
 800c11c:	2301      	movs	r3, #1
 800c11e:	e02a      	b.n	800c176 <HAL_SD_ReadBlocks+0x302>
    }
    else if (__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXOVERR))
 800c120:	68fb      	ldr	r3, [r7, #12]
 800c122:	681b      	ldr	r3, [r3, #0]
 800c124:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800c126:	f003 0320 	and.w	r3, r3, #32
 800c12a:	2b00      	cmp	r3, #0
 800c12c:	d012      	beq.n	800c154 <HAL_SD_ReadBlocks+0x2e0>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 800c12e:	68fb      	ldr	r3, [r7, #12]
 800c130:	681b      	ldr	r3, [r3, #0]
 800c132:	4a13      	ldr	r2, [pc, #76]	@ (800c180 <HAL_SD_ReadBlocks+0x30c>)
 800c134:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_RX_OVERRUN;
 800c136:	68fb      	ldr	r3, [r7, #12]
 800c138:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800c13a:	f043 0220 	orr.w	r2, r3, #32
 800c13e:	68fb      	ldr	r3, [r7, #12]
 800c140:	635a      	str	r2, [r3, #52]	@ 0x34
      hsd->State = HAL_SD_STATE_READY;
 800c142:	68fb      	ldr	r3, [r7, #12]
 800c144:	2201      	movs	r2, #1
 800c146:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
      hsd->Context = SD_CONTEXT_NONE;
 800c14a:	68fb      	ldr	r3, [r7, #12]
 800c14c:	2200      	movs	r2, #0
 800c14e:	62da      	str	r2, [r3, #44]	@ 0x2c
      return HAL_ERROR;
 800c150:	2301      	movs	r3, #1
 800c152:	e010      	b.n	800c176 <HAL_SD_ReadBlocks+0x302>
    {
      /* Nothing to do */
    }

    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_DATA_FLAGS);
 800c154:	68fb      	ldr	r3, [r7, #12]
 800c156:	681b      	ldr	r3, [r3, #0]
 800c158:	4a0a      	ldr	r2, [pc, #40]	@ (800c184 <HAL_SD_ReadBlocks+0x310>)
 800c15a:	639a      	str	r2, [r3, #56]	@ 0x38

    hsd->State = HAL_SD_STATE_READY;
 800c15c:	68fb      	ldr	r3, [r7, #12]
 800c15e:	2201      	movs	r2, #1
 800c160:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30

    return HAL_OK;
 800c164:	2300      	movs	r3, #0
 800c166:	e006      	b.n	800c176 <HAL_SD_ReadBlocks+0x302>
  }
  else
  {
    hsd->ErrorCode |= HAL_SD_ERROR_BUSY;
 800c168:	68fb      	ldr	r3, [r7, #12]
 800c16a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800c16c:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
 800c170:	68fb      	ldr	r3, [r7, #12]
 800c172:	635a      	str	r2, [r3, #52]	@ 0x34
    return HAL_ERROR;
 800c174:	2301      	movs	r3, #1
  }
}
 800c176:	4618      	mov	r0, r3
 800c178:	3748      	adds	r7, #72	@ 0x48
 800c17a:	46bd      	mov	sp, r7
 800c17c:	bd80      	pop	{r7, pc}
 800c17e:	bf00      	nop
 800c180:	1fe00fff 	.word	0x1fe00fff
 800c184:	18000f3a 	.word	0x18000f3a

0800c188 <HAL_SD_WriteBlocks>:
  * @param  Timeout: Specify timeout value
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_WriteBlocks(SD_HandleTypeDef *hsd, const uint8_t *pData, uint32_t BlockAdd,
                                     uint32_t NumberOfBlocks, uint32_t Timeout)
{
 800c188:	b580      	push	{r7, lr}
 800c18a:	b092      	sub	sp, #72	@ 0x48
 800c18c:	af00      	add	r7, sp, #0
 800c18e:	60f8      	str	r0, [r7, #12]
 800c190:	60b9      	str	r1, [r7, #8]
 800c192:	607a      	str	r2, [r7, #4]
 800c194:	603b      	str	r3, [r7, #0]
  SDMMC_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t tickstart = HAL_GetTick();
 800c196:	f7f6 fef3 	bl	8002f80 <HAL_GetTick>
 800c19a:	6338      	str	r0, [r7, #48]	@ 0x30
  uint32_t count;
  uint32_t data;
  uint32_t dataremaining;
  uint32_t add = BlockAdd;
 800c19c:	687b      	ldr	r3, [r7, #4]
 800c19e:	63bb      	str	r3, [r7, #56]	@ 0x38
  const uint8_t *tempbuff = pData;
 800c1a0:	68bb      	ldr	r3, [r7, #8]
 800c1a2:	637b      	str	r3, [r7, #52]	@ 0x34

  if (NULL == pData)
 800c1a4:	68bb      	ldr	r3, [r7, #8]
 800c1a6:	2b00      	cmp	r3, #0
 800c1a8:	d107      	bne.n	800c1ba <HAL_SD_WriteBlocks+0x32>
  {
    hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 800c1aa:	68fb      	ldr	r3, [r7, #12]
 800c1ac:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800c1ae:	f043 6200 	orr.w	r2, r3, #134217728	@ 0x8000000
 800c1b2:	68fb      	ldr	r3, [r7, #12]
 800c1b4:	635a      	str	r2, [r3, #52]	@ 0x34
    return HAL_ERROR;
 800c1b6:	2301      	movs	r3, #1
 800c1b8:	e16b      	b.n	800c492 <HAL_SD_WriteBlocks+0x30a>
  }

  if (hsd->State == HAL_SD_STATE_READY)
 800c1ba:	68fb      	ldr	r3, [r7, #12]
 800c1bc:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 800c1c0:	b2db      	uxtb	r3, r3
 800c1c2:	2b01      	cmp	r3, #1
 800c1c4:	f040 815e 	bne.w	800c484 <HAL_SD_WriteBlocks+0x2fc>
  {
    hsd->ErrorCode = HAL_SD_ERROR_NONE;
 800c1c8:	68fb      	ldr	r3, [r7, #12]
 800c1ca:	2200      	movs	r2, #0
 800c1cc:	635a      	str	r2, [r3, #52]	@ 0x34

    if ((add + NumberOfBlocks) > (hsd->SdCard.LogBlockNbr))
 800c1ce:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800c1d0:	683b      	ldr	r3, [r7, #0]
 800c1d2:	441a      	add	r2, r3
 800c1d4:	68fb      	ldr	r3, [r7, #12]
 800c1d6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800c1d8:	429a      	cmp	r2, r3
 800c1da:	d907      	bls.n	800c1ec <HAL_SD_WriteBlocks+0x64>
    {
      hsd->ErrorCode |= HAL_SD_ERROR_ADDR_OUT_OF_RANGE;
 800c1dc:	68fb      	ldr	r3, [r7, #12]
 800c1de:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800c1e0:	f043 7200 	orr.w	r2, r3, #33554432	@ 0x2000000
 800c1e4:	68fb      	ldr	r3, [r7, #12]
 800c1e6:	635a      	str	r2, [r3, #52]	@ 0x34
      return HAL_ERROR;
 800c1e8:	2301      	movs	r3, #1
 800c1ea:	e152      	b.n	800c492 <HAL_SD_WriteBlocks+0x30a>
    }

    hsd->State = HAL_SD_STATE_BUSY;
 800c1ec:	68fb      	ldr	r3, [r7, #12]
 800c1ee:	2203      	movs	r2, #3
 800c1f0:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30

    /* Initialize data control register */
    hsd->Instance->DCTRL = 0U;
 800c1f4:	68fb      	ldr	r3, [r7, #12]
 800c1f6:	681b      	ldr	r3, [r3, #0]
 800c1f8:	2200      	movs	r2, #0
 800c1fa:	62da      	str	r2, [r3, #44]	@ 0x2c

    if (hsd->SdCard.CardType != CARD_SDHC_SDXC)
 800c1fc:	68fb      	ldr	r3, [r7, #12]
 800c1fe:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800c200:	2b01      	cmp	r3, #1
 800c202:	d002      	beq.n	800c20a <HAL_SD_WriteBlocks+0x82>
    {
      add *= 512U;
 800c204:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c206:	025b      	lsls	r3, r3, #9
 800c208:	63bb      	str	r3, [r7, #56]	@ 0x38
    }

    /* Configure the SD DPSM (Data Path State Machine) */
    config.DataTimeOut   = SDMMC_DATATIMEOUT;
 800c20a:	f04f 33ff 	mov.w	r3, #4294967295
 800c20e:	61bb      	str	r3, [r7, #24]
    config.DataLength    = NumberOfBlocks * BLOCKSIZE;
 800c210:	683b      	ldr	r3, [r7, #0]
 800c212:	025b      	lsls	r3, r3, #9
 800c214:	61fb      	str	r3, [r7, #28]
    config.DataBlockSize = SDMMC_DATABLOCK_SIZE_512B;
 800c216:	2390      	movs	r3, #144	@ 0x90
 800c218:	623b      	str	r3, [r7, #32]
    config.TransferDir   = SDMMC_TRANSFER_DIR_TO_CARD;
 800c21a:	2300      	movs	r3, #0
 800c21c:	627b      	str	r3, [r7, #36]	@ 0x24
    config.TransferMode  = SDMMC_TRANSFER_MODE_BLOCK;
 800c21e:	2300      	movs	r3, #0
 800c220:	62bb      	str	r3, [r7, #40]	@ 0x28
    config.DPSM          = SDMMC_DPSM_DISABLE;
 800c222:	2300      	movs	r3, #0
 800c224:	62fb      	str	r3, [r7, #44]	@ 0x2c
    (void)SDMMC_ConfigData(hsd->Instance, &config);
 800c226:	68fb      	ldr	r3, [r7, #12]
 800c228:	681b      	ldr	r3, [r3, #0]
 800c22a:	f107 0218 	add.w	r2, r7, #24
 800c22e:	4611      	mov	r1, r2
 800c230:	4618      	mov	r0, r3
 800c232:	f004 fa79 	bl	8010728 <SDMMC_ConfigData>
    __SDMMC_CMDTRANS_ENABLE(hsd->Instance);
 800c236:	68fb      	ldr	r3, [r7, #12]
 800c238:	681b      	ldr	r3, [r3, #0]
 800c23a:	68da      	ldr	r2, [r3, #12]
 800c23c:	68fb      	ldr	r3, [r7, #12]
 800c23e:	681b      	ldr	r3, [r3, #0]
 800c240:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800c244:	60da      	str	r2, [r3, #12]

    /* Write Blocks in Polling mode */
    if (NumberOfBlocks > 1U)
 800c246:	683b      	ldr	r3, [r7, #0]
 800c248:	2b01      	cmp	r3, #1
 800c24a:	d90a      	bls.n	800c262 <HAL_SD_WriteBlocks+0xda>
    {
      hsd->Context = SD_CONTEXT_WRITE_MULTIPLE_BLOCK;
 800c24c:	68fb      	ldr	r3, [r7, #12]
 800c24e:	2220      	movs	r2, #32
 800c250:	62da      	str	r2, [r3, #44]	@ 0x2c

      /* Write Multi Block command */
      errorstate = SDMMC_CmdWriteMultiBlock(hsd->Instance, add);
 800c252:	68fb      	ldr	r3, [r7, #12]
 800c254:	681b      	ldr	r3, [r3, #0]
 800c256:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 800c258:	4618      	mov	r0, r3
 800c25a:	f004 fb1d 	bl	8010898 <SDMMC_CmdWriteMultiBlock>
 800c25e:	6478      	str	r0, [r7, #68]	@ 0x44
 800c260:	e009      	b.n	800c276 <HAL_SD_WriteBlocks+0xee>
    }
    else
    {
      hsd->Context = SD_CONTEXT_WRITE_SINGLE_BLOCK;
 800c262:	68fb      	ldr	r3, [r7, #12]
 800c264:	2210      	movs	r2, #16
 800c266:	62da      	str	r2, [r3, #44]	@ 0x2c

      /* Write Single Block command */
      errorstate = SDMMC_CmdWriteSingleBlock(hsd->Instance, add);
 800c268:	68fb      	ldr	r3, [r7, #12]
 800c26a:	681b      	ldr	r3, [r3, #0]
 800c26c:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 800c26e:	4618      	mov	r0, r3
 800c270:	f004 faef 	bl	8010852 <SDMMC_CmdWriteSingleBlock>
 800c274:	6478      	str	r0, [r7, #68]	@ 0x44
    }
    if (errorstate != HAL_SD_ERROR_NONE)
 800c276:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800c278:	2b00      	cmp	r3, #0
 800c27a:	d012      	beq.n	800c2a2 <HAL_SD_WriteBlocks+0x11a>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 800c27c:	68fb      	ldr	r3, [r7, #12]
 800c27e:	681b      	ldr	r3, [r3, #0]
 800c280:	4a86      	ldr	r2, [pc, #536]	@ (800c49c <HAL_SD_WriteBlocks+0x314>)
 800c282:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->ErrorCode |= errorstate;
 800c284:	68fb      	ldr	r3, [r7, #12]
 800c286:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800c288:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800c28a:	431a      	orrs	r2, r3
 800c28c:	68fb      	ldr	r3, [r7, #12]
 800c28e:	635a      	str	r2, [r3, #52]	@ 0x34
      hsd->State = HAL_SD_STATE_READY;
 800c290:	68fb      	ldr	r3, [r7, #12]
 800c292:	2201      	movs	r2, #1
 800c294:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
      hsd->Context = SD_CONTEXT_NONE;
 800c298:	68fb      	ldr	r3, [r7, #12]
 800c29a:	2200      	movs	r2, #0
 800c29c:	62da      	str	r2, [r3, #44]	@ 0x2c
      return HAL_ERROR;
 800c29e:	2301      	movs	r3, #1
 800c2a0:	e0f7      	b.n	800c492 <HAL_SD_WriteBlocks+0x30a>
    }

    /* Write block(s) in polling mode */
    dataremaining = config.DataLength;
 800c2a2:	69fb      	ldr	r3, [r7, #28]
 800c2a4:	63fb      	str	r3, [r7, #60]	@ 0x3c
    while (!__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_TXUNDERR | SDMMC_FLAG_DCRCFAIL | SDMMC_FLAG_DTIMEOUT |
 800c2a6:	e05c      	b.n	800c362 <HAL_SD_WriteBlocks+0x1da>
                              SDMMC_FLAG_DATAEND))
    {
      if (__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_TXFIFOHE) && (dataremaining >= 32U))
 800c2a8:	68fb      	ldr	r3, [r7, #12]
 800c2aa:	681b      	ldr	r3, [r3, #0]
 800c2ac:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800c2ae:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800c2b2:	2b00      	cmp	r3, #0
 800c2b4:	d037      	beq.n	800c326 <HAL_SD_WriteBlocks+0x19e>
 800c2b6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800c2b8:	2b1f      	cmp	r3, #31
 800c2ba:	d934      	bls.n	800c326 <HAL_SD_WriteBlocks+0x19e>
      {
        /* Write data to SDMMC Tx FIFO */
        for (count = 0U; count < 8U; count++)
 800c2bc:	2300      	movs	r3, #0
 800c2be:	643b      	str	r3, [r7, #64]	@ 0x40
 800c2c0:	e02b      	b.n	800c31a <HAL_SD_WriteBlocks+0x192>
        {
          data = (uint32_t)(*tempbuff);
 800c2c2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800c2c4:	781b      	ldrb	r3, [r3, #0]
 800c2c6:	617b      	str	r3, [r7, #20]
          tempbuff++;
 800c2c8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800c2ca:	3301      	adds	r3, #1
 800c2cc:	637b      	str	r3, [r7, #52]	@ 0x34
          data |= ((uint32_t)(*tempbuff) << 8U);
 800c2ce:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800c2d0:	781b      	ldrb	r3, [r3, #0]
 800c2d2:	021a      	lsls	r2, r3, #8
 800c2d4:	697b      	ldr	r3, [r7, #20]
 800c2d6:	4313      	orrs	r3, r2
 800c2d8:	617b      	str	r3, [r7, #20]
          tempbuff++;
 800c2da:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800c2dc:	3301      	adds	r3, #1
 800c2de:	637b      	str	r3, [r7, #52]	@ 0x34
          data |= ((uint32_t)(*tempbuff) << 16U);
 800c2e0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800c2e2:	781b      	ldrb	r3, [r3, #0]
 800c2e4:	041a      	lsls	r2, r3, #16
 800c2e6:	697b      	ldr	r3, [r7, #20]
 800c2e8:	4313      	orrs	r3, r2
 800c2ea:	617b      	str	r3, [r7, #20]
          tempbuff++;
 800c2ec:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800c2ee:	3301      	adds	r3, #1
 800c2f0:	637b      	str	r3, [r7, #52]	@ 0x34
          data |= ((uint32_t)(*tempbuff) << 24U);
 800c2f2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800c2f4:	781b      	ldrb	r3, [r3, #0]
 800c2f6:	061a      	lsls	r2, r3, #24
 800c2f8:	697b      	ldr	r3, [r7, #20]
 800c2fa:	4313      	orrs	r3, r2
 800c2fc:	617b      	str	r3, [r7, #20]
          tempbuff++;
 800c2fe:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800c300:	3301      	adds	r3, #1
 800c302:	637b      	str	r3, [r7, #52]	@ 0x34
          (void)SDMMC_WriteFIFO(hsd->Instance, &data);
 800c304:	68fb      	ldr	r3, [r7, #12]
 800c306:	681b      	ldr	r3, [r3, #0]
 800c308:	f107 0214 	add.w	r2, r7, #20
 800c30c:	4611      	mov	r1, r2
 800c30e:	4618      	mov	r0, r3
 800c310:	f004 f98f 	bl	8010632 <SDMMC_WriteFIFO>
        for (count = 0U; count < 8U; count++)
 800c314:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800c316:	3301      	adds	r3, #1
 800c318:	643b      	str	r3, [r7, #64]	@ 0x40
 800c31a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800c31c:	2b07      	cmp	r3, #7
 800c31e:	d9d0      	bls.n	800c2c2 <HAL_SD_WriteBlocks+0x13a>
        }
        dataremaining -= 32U;
 800c320:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800c322:	3b20      	subs	r3, #32
 800c324:	63fb      	str	r3, [r7, #60]	@ 0x3c
      }

      if (((HAL_GetTick() - tickstart) >=  Timeout) || (Timeout == 0U))
 800c326:	f7f6 fe2b 	bl	8002f80 <HAL_GetTick>
 800c32a:	4602      	mov	r2, r0
 800c32c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c32e:	1ad3      	subs	r3, r2, r3
 800c330:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 800c332:	429a      	cmp	r2, r3
 800c334:	d902      	bls.n	800c33c <HAL_SD_WriteBlocks+0x1b4>
 800c336:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800c338:	2b00      	cmp	r3, #0
 800c33a:	d112      	bne.n	800c362 <HAL_SD_WriteBlocks+0x1da>
      {
        /* Clear all the static flags */
        __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 800c33c:	68fb      	ldr	r3, [r7, #12]
 800c33e:	681b      	ldr	r3, [r3, #0]
 800c340:	4a56      	ldr	r2, [pc, #344]	@ (800c49c <HAL_SD_WriteBlocks+0x314>)
 800c342:	639a      	str	r2, [r3, #56]	@ 0x38
        hsd->ErrorCode |= errorstate;
 800c344:	68fb      	ldr	r3, [r7, #12]
 800c346:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800c348:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800c34a:	431a      	orrs	r2, r3
 800c34c:	68fb      	ldr	r3, [r7, #12]
 800c34e:	635a      	str	r2, [r3, #52]	@ 0x34
        hsd->State = HAL_SD_STATE_READY;
 800c350:	68fb      	ldr	r3, [r7, #12]
 800c352:	2201      	movs	r2, #1
 800c354:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
        hsd->Context = SD_CONTEXT_NONE;
 800c358:	68fb      	ldr	r3, [r7, #12]
 800c35a:	2200      	movs	r2, #0
 800c35c:	62da      	str	r2, [r3, #44]	@ 0x2c
        return HAL_TIMEOUT;
 800c35e:	2303      	movs	r3, #3
 800c360:	e097      	b.n	800c492 <HAL_SD_WriteBlocks+0x30a>
    while (!__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_TXUNDERR | SDMMC_FLAG_DCRCFAIL | SDMMC_FLAG_DTIMEOUT |
 800c362:	68fb      	ldr	r3, [r7, #12]
 800c364:	681b      	ldr	r3, [r3, #0]
 800c366:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800c368:	f403 738d 	and.w	r3, r3, #282	@ 0x11a
 800c36c:	2b00      	cmp	r3, #0
 800c36e:	d09b      	beq.n	800c2a8 <HAL_SD_WriteBlocks+0x120>
      }
    }
    __SDMMC_CMDTRANS_DISABLE(hsd->Instance);
 800c370:	68fb      	ldr	r3, [r7, #12]
 800c372:	681b      	ldr	r3, [r3, #0]
 800c374:	68da      	ldr	r2, [r3, #12]
 800c376:	68fb      	ldr	r3, [r7, #12]
 800c378:	681b      	ldr	r3, [r3, #0]
 800c37a:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800c37e:	60da      	str	r2, [r3, #12]

    /* Send stop transmission command in case of multiblock write */
    if (__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DATAEND) && (NumberOfBlocks > 1U))
 800c380:	68fb      	ldr	r3, [r7, #12]
 800c382:	681b      	ldr	r3, [r3, #0]
 800c384:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800c386:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800c38a:	2b00      	cmp	r3, #0
 800c38c:	d022      	beq.n	800c3d4 <HAL_SD_WriteBlocks+0x24c>
 800c38e:	683b      	ldr	r3, [r7, #0]
 800c390:	2b01      	cmp	r3, #1
 800c392:	d91f      	bls.n	800c3d4 <HAL_SD_WriteBlocks+0x24c>
    {
      if (hsd->SdCard.CardType != CARD_SECURED)
 800c394:	68fb      	ldr	r3, [r7, #12]
 800c396:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800c398:	2b03      	cmp	r3, #3
 800c39a:	d01b      	beq.n	800c3d4 <HAL_SD_WriteBlocks+0x24c>
      {
        /* Send stop transmission command */
        errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 800c39c:	68fb      	ldr	r3, [r7, #12]
 800c39e:	681b      	ldr	r3, [r3, #0]
 800c3a0:	4618      	mov	r0, r3
 800c3a2:	f004 fa9d 	bl	80108e0 <SDMMC_CmdStopTransfer>
 800c3a6:	6478      	str	r0, [r7, #68]	@ 0x44
        if (errorstate != HAL_SD_ERROR_NONE)
 800c3a8:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800c3aa:	2b00      	cmp	r3, #0
 800c3ac:	d012      	beq.n	800c3d4 <HAL_SD_WriteBlocks+0x24c>
        {
          /* Clear all the static flags */
          __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 800c3ae:	68fb      	ldr	r3, [r7, #12]
 800c3b0:	681b      	ldr	r3, [r3, #0]
 800c3b2:	4a3a      	ldr	r2, [pc, #232]	@ (800c49c <HAL_SD_WriteBlocks+0x314>)
 800c3b4:	639a      	str	r2, [r3, #56]	@ 0x38
          hsd->ErrorCode |= errorstate;
 800c3b6:	68fb      	ldr	r3, [r7, #12]
 800c3b8:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800c3ba:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800c3bc:	431a      	orrs	r2, r3
 800c3be:	68fb      	ldr	r3, [r7, #12]
 800c3c0:	635a      	str	r2, [r3, #52]	@ 0x34
          hsd->State = HAL_SD_STATE_READY;
 800c3c2:	68fb      	ldr	r3, [r7, #12]
 800c3c4:	2201      	movs	r2, #1
 800c3c6:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
          hsd->Context = SD_CONTEXT_NONE;
 800c3ca:	68fb      	ldr	r3, [r7, #12]
 800c3cc:	2200      	movs	r2, #0
 800c3ce:	62da      	str	r2, [r3, #44]	@ 0x2c
          return HAL_ERROR;
 800c3d0:	2301      	movs	r3, #1
 800c3d2:	e05e      	b.n	800c492 <HAL_SD_WriteBlocks+0x30a>
        }
      }
    }

    /* Get error state */
    if (__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DTIMEOUT))
 800c3d4:	68fb      	ldr	r3, [r7, #12]
 800c3d6:	681b      	ldr	r3, [r3, #0]
 800c3d8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800c3da:	f003 0308 	and.w	r3, r3, #8
 800c3de:	2b00      	cmp	r3, #0
 800c3e0:	d012      	beq.n	800c408 <HAL_SD_WriteBlocks+0x280>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 800c3e2:	68fb      	ldr	r3, [r7, #12]
 800c3e4:	681b      	ldr	r3, [r3, #0]
 800c3e6:	4a2d      	ldr	r2, [pc, #180]	@ (800c49c <HAL_SD_WriteBlocks+0x314>)
 800c3e8:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_TIMEOUT;
 800c3ea:	68fb      	ldr	r3, [r7, #12]
 800c3ec:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800c3ee:	f043 0208 	orr.w	r2, r3, #8
 800c3f2:	68fb      	ldr	r3, [r7, #12]
 800c3f4:	635a      	str	r2, [r3, #52]	@ 0x34
      hsd->State = HAL_SD_STATE_READY;
 800c3f6:	68fb      	ldr	r3, [r7, #12]
 800c3f8:	2201      	movs	r2, #1
 800c3fa:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
      hsd->Context = SD_CONTEXT_NONE;
 800c3fe:	68fb      	ldr	r3, [r7, #12]
 800c400:	2200      	movs	r2, #0
 800c402:	62da      	str	r2, [r3, #44]	@ 0x2c
      return HAL_ERROR;
 800c404:	2301      	movs	r3, #1
 800c406:	e044      	b.n	800c492 <HAL_SD_WriteBlocks+0x30a>
    }
    else if (__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DCRCFAIL))
 800c408:	68fb      	ldr	r3, [r7, #12]
 800c40a:	681b      	ldr	r3, [r3, #0]
 800c40c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800c40e:	f003 0302 	and.w	r3, r3, #2
 800c412:	2b00      	cmp	r3, #0
 800c414:	d012      	beq.n	800c43c <HAL_SD_WriteBlocks+0x2b4>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 800c416:	68fb      	ldr	r3, [r7, #12]
 800c418:	681b      	ldr	r3, [r3, #0]
 800c41a:	4a20      	ldr	r2, [pc, #128]	@ (800c49c <HAL_SD_WriteBlocks+0x314>)
 800c41c:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_CRC_FAIL;
 800c41e:	68fb      	ldr	r3, [r7, #12]
 800c420:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800c422:	f043 0202 	orr.w	r2, r3, #2
 800c426:	68fb      	ldr	r3, [r7, #12]
 800c428:	635a      	str	r2, [r3, #52]	@ 0x34
      hsd->State = HAL_SD_STATE_READY;
 800c42a:	68fb      	ldr	r3, [r7, #12]
 800c42c:	2201      	movs	r2, #1
 800c42e:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
      hsd->Context = SD_CONTEXT_NONE;
 800c432:	68fb      	ldr	r3, [r7, #12]
 800c434:	2200      	movs	r2, #0
 800c436:	62da      	str	r2, [r3, #44]	@ 0x2c
      return HAL_ERROR;
 800c438:	2301      	movs	r3, #1
 800c43a:	e02a      	b.n	800c492 <HAL_SD_WriteBlocks+0x30a>
    }
    else if (__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_TXUNDERR))
 800c43c:	68fb      	ldr	r3, [r7, #12]
 800c43e:	681b      	ldr	r3, [r3, #0]
 800c440:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800c442:	f003 0310 	and.w	r3, r3, #16
 800c446:	2b00      	cmp	r3, #0
 800c448:	d012      	beq.n	800c470 <HAL_SD_WriteBlocks+0x2e8>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 800c44a:	68fb      	ldr	r3, [r7, #12]
 800c44c:	681b      	ldr	r3, [r3, #0]
 800c44e:	4a13      	ldr	r2, [pc, #76]	@ (800c49c <HAL_SD_WriteBlocks+0x314>)
 800c450:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_TX_UNDERRUN;
 800c452:	68fb      	ldr	r3, [r7, #12]
 800c454:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800c456:	f043 0210 	orr.w	r2, r3, #16
 800c45a:	68fb      	ldr	r3, [r7, #12]
 800c45c:	635a      	str	r2, [r3, #52]	@ 0x34
      hsd->State = HAL_SD_STATE_READY;
 800c45e:	68fb      	ldr	r3, [r7, #12]
 800c460:	2201      	movs	r2, #1
 800c462:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
      hsd->Context = SD_CONTEXT_NONE;
 800c466:	68fb      	ldr	r3, [r7, #12]
 800c468:	2200      	movs	r2, #0
 800c46a:	62da      	str	r2, [r3, #44]	@ 0x2c
      return HAL_ERROR;
 800c46c:	2301      	movs	r3, #1
 800c46e:	e010      	b.n	800c492 <HAL_SD_WriteBlocks+0x30a>
    {
      /* Nothing to do */
    }

    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_DATA_FLAGS);
 800c470:	68fb      	ldr	r3, [r7, #12]
 800c472:	681b      	ldr	r3, [r3, #0]
 800c474:	4a0a      	ldr	r2, [pc, #40]	@ (800c4a0 <HAL_SD_WriteBlocks+0x318>)
 800c476:	639a      	str	r2, [r3, #56]	@ 0x38

    hsd->State = HAL_SD_STATE_READY;
 800c478:	68fb      	ldr	r3, [r7, #12]
 800c47a:	2201      	movs	r2, #1
 800c47c:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30

    return HAL_OK;
 800c480:	2300      	movs	r3, #0
 800c482:	e006      	b.n	800c492 <HAL_SD_WriteBlocks+0x30a>
  }
  else
  {
    hsd->ErrorCode |= HAL_SD_ERROR_BUSY;
 800c484:	68fb      	ldr	r3, [r7, #12]
 800c486:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800c488:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
 800c48c:	68fb      	ldr	r3, [r7, #12]
 800c48e:	635a      	str	r2, [r3, #52]	@ 0x34
    return HAL_ERROR;
 800c490:	2301      	movs	r3, #1
  }
}
 800c492:	4618      	mov	r0, r3
 800c494:	3748      	adds	r7, #72	@ 0x48
 800c496:	46bd      	mov	sp, r7
 800c498:	bd80      	pop	{r7, pc}
 800c49a:	bf00      	nop
 800c49c:	1fe00fff 	.word	0x1fe00fff
 800c4a0:	18000f3a 	.word	0x18000f3a

0800c4a4 <HAL_SD_GetCardCSD>:
  * @param  pCSD: Pointer to a HAL_SD_CardCSDTypeDef structure that
  *         contains all CSD register parameters
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_GetCardCSD(SD_HandleTypeDef *hsd, HAL_SD_CardCSDTypeDef *pCSD)
{
 800c4a4:	b480      	push	{r7}
 800c4a6:	b083      	sub	sp, #12
 800c4a8:	af00      	add	r7, sp, #0
 800c4aa:	6078      	str	r0, [r7, #4]
 800c4ac:	6039      	str	r1, [r7, #0]
  pCSD->CSDStruct = (uint8_t)((hsd->CSD[0] & 0xC0000000U) >> 30U);
 800c4ae:	687b      	ldr	r3, [r7, #4]
 800c4b0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800c4b2:	0f9b      	lsrs	r3, r3, #30
 800c4b4:	b2da      	uxtb	r2, r3
 800c4b6:	683b      	ldr	r3, [r7, #0]
 800c4b8:	701a      	strb	r2, [r3, #0]

  pCSD->SysSpecVersion = (uint8_t)((hsd->CSD[0] & 0x3C000000U) >> 26U);
 800c4ba:	687b      	ldr	r3, [r7, #4]
 800c4bc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800c4be:	0e9b      	lsrs	r3, r3, #26
 800c4c0:	b2db      	uxtb	r3, r3
 800c4c2:	f003 030f 	and.w	r3, r3, #15
 800c4c6:	b2da      	uxtb	r2, r3
 800c4c8:	683b      	ldr	r3, [r7, #0]
 800c4ca:	705a      	strb	r2, [r3, #1]

  pCSD->Reserved1 = (uint8_t)((hsd->CSD[0] & 0x03000000U) >> 24U);
 800c4cc:	687b      	ldr	r3, [r7, #4]
 800c4ce:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800c4d0:	0e1b      	lsrs	r3, r3, #24
 800c4d2:	b2db      	uxtb	r3, r3
 800c4d4:	f003 0303 	and.w	r3, r3, #3
 800c4d8:	b2da      	uxtb	r2, r3
 800c4da:	683b      	ldr	r3, [r7, #0]
 800c4dc:	709a      	strb	r2, [r3, #2]

  pCSD->TAAC = (uint8_t)((hsd->CSD[0] & 0x00FF0000U) >> 16U);
 800c4de:	687b      	ldr	r3, [r7, #4]
 800c4e0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800c4e2:	0c1b      	lsrs	r3, r3, #16
 800c4e4:	b2da      	uxtb	r2, r3
 800c4e6:	683b      	ldr	r3, [r7, #0]
 800c4e8:	70da      	strb	r2, [r3, #3]

  pCSD->NSAC = (uint8_t)((hsd->CSD[0] & 0x0000FF00U) >> 8U);
 800c4ea:	687b      	ldr	r3, [r7, #4]
 800c4ec:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800c4ee:	0a1b      	lsrs	r3, r3, #8
 800c4f0:	b2da      	uxtb	r2, r3
 800c4f2:	683b      	ldr	r3, [r7, #0]
 800c4f4:	711a      	strb	r2, [r3, #4]

  pCSD->MaxBusClkFrec = (uint8_t)(hsd->CSD[0] & 0x000000FFU);
 800c4f6:	687b      	ldr	r3, [r7, #4]
 800c4f8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800c4fa:	b2da      	uxtb	r2, r3
 800c4fc:	683b      	ldr	r3, [r7, #0]
 800c4fe:	715a      	strb	r2, [r3, #5]

  pCSD->CardComdClasses = (uint16_t)((hsd->CSD[1] & 0xFFF00000U) >> 20U);
 800c500:	687b      	ldr	r3, [r7, #4]
 800c502:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800c504:	0d1b      	lsrs	r3, r3, #20
 800c506:	b29a      	uxth	r2, r3
 800c508:	683b      	ldr	r3, [r7, #0]
 800c50a:	80da      	strh	r2, [r3, #6]

  pCSD->RdBlockLen = (uint8_t)((hsd->CSD[1] & 0x000F0000U) >> 16U);
 800c50c:	687b      	ldr	r3, [r7, #4]
 800c50e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800c510:	0c1b      	lsrs	r3, r3, #16
 800c512:	b2db      	uxtb	r3, r3
 800c514:	f003 030f 	and.w	r3, r3, #15
 800c518:	b2da      	uxtb	r2, r3
 800c51a:	683b      	ldr	r3, [r7, #0]
 800c51c:	721a      	strb	r2, [r3, #8]

  pCSD->PartBlockRead   = (uint8_t)((hsd->CSD[1] & 0x00008000U) >> 15U);
 800c51e:	687b      	ldr	r3, [r7, #4]
 800c520:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800c522:	0bdb      	lsrs	r3, r3, #15
 800c524:	b2db      	uxtb	r3, r3
 800c526:	f003 0301 	and.w	r3, r3, #1
 800c52a:	b2da      	uxtb	r2, r3
 800c52c:	683b      	ldr	r3, [r7, #0]
 800c52e:	725a      	strb	r2, [r3, #9]

  pCSD->WrBlockMisalign = (uint8_t)((hsd->CSD[1] & 0x00004000U) >> 14U);
 800c530:	687b      	ldr	r3, [r7, #4]
 800c532:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800c534:	0b9b      	lsrs	r3, r3, #14
 800c536:	b2db      	uxtb	r3, r3
 800c538:	f003 0301 	and.w	r3, r3, #1
 800c53c:	b2da      	uxtb	r2, r3
 800c53e:	683b      	ldr	r3, [r7, #0]
 800c540:	729a      	strb	r2, [r3, #10]

  pCSD->RdBlockMisalign = (uint8_t)((hsd->CSD[1] & 0x00002000U) >> 13U);
 800c542:	687b      	ldr	r3, [r7, #4]
 800c544:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800c546:	0b5b      	lsrs	r3, r3, #13
 800c548:	b2db      	uxtb	r3, r3
 800c54a:	f003 0301 	and.w	r3, r3, #1
 800c54e:	b2da      	uxtb	r2, r3
 800c550:	683b      	ldr	r3, [r7, #0]
 800c552:	72da      	strb	r2, [r3, #11]

  pCSD->DSRImpl = (uint8_t)((hsd->CSD[1] & 0x00001000U) >> 12U);
 800c554:	687b      	ldr	r3, [r7, #4]
 800c556:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800c558:	0b1b      	lsrs	r3, r3, #12
 800c55a:	b2db      	uxtb	r3, r3
 800c55c:	f003 0301 	and.w	r3, r3, #1
 800c560:	b2da      	uxtb	r2, r3
 800c562:	683b      	ldr	r3, [r7, #0]
 800c564:	731a      	strb	r2, [r3, #12]

  pCSD->Reserved2 = 0U; /*!< Reserved */
 800c566:	683b      	ldr	r3, [r7, #0]
 800c568:	2200      	movs	r2, #0
 800c56a:	735a      	strb	r2, [r3, #13]

  if (hsd->SdCard.CardType == CARD_SDSC)
 800c56c:	687b      	ldr	r3, [r7, #4]
 800c56e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800c570:	2b00      	cmp	r3, #0
 800c572:	d163      	bne.n	800c63c <HAL_SD_GetCardCSD+0x198>
  {
    pCSD->DeviceSize = (((hsd->CSD[1] & 0x000003FFU) << 2U) | ((hsd->CSD[2] & 0xC0000000U) >> 30U));
 800c574:	687b      	ldr	r3, [r7, #4]
 800c576:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800c578:	009a      	lsls	r2, r3, #2
 800c57a:	f640 73fc 	movw	r3, #4092	@ 0xffc
 800c57e:	4013      	ands	r3, r2
 800c580:	687a      	ldr	r2, [r7, #4]
 800c582:	6e52      	ldr	r2, [r2, #100]	@ 0x64
 800c584:	0f92      	lsrs	r2, r2, #30
 800c586:	431a      	orrs	r2, r3
 800c588:	683b      	ldr	r3, [r7, #0]
 800c58a:	611a      	str	r2, [r3, #16]

    pCSD->MaxRdCurrentVDDMin = (uint8_t)((hsd->CSD[2] & 0x38000000U) >> 27U);
 800c58c:	687b      	ldr	r3, [r7, #4]
 800c58e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800c590:	0edb      	lsrs	r3, r3, #27
 800c592:	b2db      	uxtb	r3, r3
 800c594:	f003 0307 	and.w	r3, r3, #7
 800c598:	b2da      	uxtb	r2, r3
 800c59a:	683b      	ldr	r3, [r7, #0]
 800c59c:	751a      	strb	r2, [r3, #20]

    pCSD->MaxRdCurrentVDDMax = (uint8_t)((hsd->CSD[2] & 0x07000000U) >> 24U);
 800c59e:	687b      	ldr	r3, [r7, #4]
 800c5a0:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800c5a2:	0e1b      	lsrs	r3, r3, #24
 800c5a4:	b2db      	uxtb	r3, r3
 800c5a6:	f003 0307 	and.w	r3, r3, #7
 800c5aa:	b2da      	uxtb	r2, r3
 800c5ac:	683b      	ldr	r3, [r7, #0]
 800c5ae:	755a      	strb	r2, [r3, #21]

    pCSD->MaxWrCurrentVDDMin = (uint8_t)((hsd->CSD[2] & 0x00E00000U) >> 21U);
 800c5b0:	687b      	ldr	r3, [r7, #4]
 800c5b2:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800c5b4:	0d5b      	lsrs	r3, r3, #21
 800c5b6:	b2db      	uxtb	r3, r3
 800c5b8:	f003 0307 	and.w	r3, r3, #7
 800c5bc:	b2da      	uxtb	r2, r3
 800c5be:	683b      	ldr	r3, [r7, #0]
 800c5c0:	759a      	strb	r2, [r3, #22]

    pCSD->MaxWrCurrentVDDMax = (uint8_t)((hsd->CSD[2] & 0x001C0000U) >> 18U);
 800c5c2:	687b      	ldr	r3, [r7, #4]
 800c5c4:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800c5c6:	0c9b      	lsrs	r3, r3, #18
 800c5c8:	b2db      	uxtb	r3, r3
 800c5ca:	f003 0307 	and.w	r3, r3, #7
 800c5ce:	b2da      	uxtb	r2, r3
 800c5d0:	683b      	ldr	r3, [r7, #0]
 800c5d2:	75da      	strb	r2, [r3, #23]

    pCSD->DeviceSizeMul = (uint8_t)((hsd->CSD[2] & 0x00038000U) >> 15U);
 800c5d4:	687b      	ldr	r3, [r7, #4]
 800c5d6:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800c5d8:	0bdb      	lsrs	r3, r3, #15
 800c5da:	b2db      	uxtb	r3, r3
 800c5dc:	f003 0307 	and.w	r3, r3, #7
 800c5e0:	b2da      	uxtb	r2, r3
 800c5e2:	683b      	ldr	r3, [r7, #0]
 800c5e4:	761a      	strb	r2, [r3, #24]

    hsd->SdCard.BlockNbr  = (pCSD->DeviceSize + 1U) ;
 800c5e6:	683b      	ldr	r3, [r7, #0]
 800c5e8:	691b      	ldr	r3, [r3, #16]
 800c5ea:	1c5a      	adds	r2, r3, #1
 800c5ec:	687b      	ldr	r3, [r7, #4]
 800c5ee:	649a      	str	r2, [r3, #72]	@ 0x48
    hsd->SdCard.BlockNbr *= (1UL << ((pCSD->DeviceSizeMul & 0x07U) + 2U));
 800c5f0:	683b      	ldr	r3, [r7, #0]
 800c5f2:	7e1b      	ldrb	r3, [r3, #24]
 800c5f4:	b2db      	uxtb	r3, r3
 800c5f6:	f003 0307 	and.w	r3, r3, #7
 800c5fa:	3302      	adds	r3, #2
 800c5fc:	2201      	movs	r2, #1
 800c5fe:	fa02 f303 	lsl.w	r3, r2, r3
 800c602:	687a      	ldr	r2, [r7, #4]
 800c604:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 800c606:	fb03 f202 	mul.w	r2, r3, r2
 800c60a:	687b      	ldr	r3, [r7, #4]
 800c60c:	649a      	str	r2, [r3, #72]	@ 0x48
    hsd->SdCard.BlockSize = (1UL << (pCSD->RdBlockLen & 0x0FU));
 800c60e:	683b      	ldr	r3, [r7, #0]
 800c610:	7a1b      	ldrb	r3, [r3, #8]
 800c612:	b2db      	uxtb	r3, r3
 800c614:	f003 030f 	and.w	r3, r3, #15
 800c618:	2201      	movs	r2, #1
 800c61a:	409a      	lsls	r2, r3
 800c61c:	687b      	ldr	r3, [r7, #4]
 800c61e:	64da      	str	r2, [r3, #76]	@ 0x4c

    hsd->SdCard.LogBlockNbr = (hsd->SdCard.BlockNbr) * ((hsd->SdCard.BlockSize) / 512U);
 800c620:	687b      	ldr	r3, [r7, #4]
 800c622:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800c624:	687a      	ldr	r2, [r7, #4]
 800c626:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
 800c628:	0a52      	lsrs	r2, r2, #9
 800c62a:	fb03 f202 	mul.w	r2, r3, r2
 800c62e:	687b      	ldr	r3, [r7, #4]
 800c630:	651a      	str	r2, [r3, #80]	@ 0x50
    hsd->SdCard.LogBlockSize = 512U;
 800c632:	687b      	ldr	r3, [r7, #4]
 800c634:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800c638:	655a      	str	r2, [r3, #84]	@ 0x54
 800c63a:	e031      	b.n	800c6a0 <HAL_SD_GetCardCSD+0x1fc>
  }
  else if (hsd->SdCard.CardType == CARD_SDHC_SDXC)
 800c63c:	687b      	ldr	r3, [r7, #4]
 800c63e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800c640:	2b01      	cmp	r3, #1
 800c642:	d11d      	bne.n	800c680 <HAL_SD_GetCardCSD+0x1dc>
  {
    /* Byte 7 */
    pCSD->DeviceSize = (((hsd->CSD[1] & 0x0000003FU) << 16U) | ((hsd->CSD[2] & 0xFFFF0000U) >> 16U));
 800c644:	687b      	ldr	r3, [r7, #4]
 800c646:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800c648:	041b      	lsls	r3, r3, #16
 800c64a:	f403 127c 	and.w	r2, r3, #4128768	@ 0x3f0000
 800c64e:	687b      	ldr	r3, [r7, #4]
 800c650:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800c652:	0c1b      	lsrs	r3, r3, #16
 800c654:	431a      	orrs	r2, r3
 800c656:	683b      	ldr	r3, [r7, #0]
 800c658:	611a      	str	r2, [r3, #16]

    hsd->SdCard.BlockNbr = ((pCSD->DeviceSize + 1U) * 1024U);
 800c65a:	683b      	ldr	r3, [r7, #0]
 800c65c:	691b      	ldr	r3, [r3, #16]
 800c65e:	3301      	adds	r3, #1
 800c660:	029a      	lsls	r2, r3, #10
 800c662:	687b      	ldr	r3, [r7, #4]
 800c664:	649a      	str	r2, [r3, #72]	@ 0x48
    hsd->SdCard.LogBlockNbr = hsd->SdCard.BlockNbr;
 800c666:	687b      	ldr	r3, [r7, #4]
 800c668:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800c66a:	687b      	ldr	r3, [r7, #4]
 800c66c:	651a      	str	r2, [r3, #80]	@ 0x50
    hsd->SdCard.BlockSize = 512U;
 800c66e:	687b      	ldr	r3, [r7, #4]
 800c670:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800c674:	64da      	str	r2, [r3, #76]	@ 0x4c
    hsd->SdCard.LogBlockSize = hsd->SdCard.BlockSize;
 800c676:	687b      	ldr	r3, [r7, #4]
 800c678:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800c67a:	687b      	ldr	r3, [r7, #4]
 800c67c:	655a      	str	r2, [r3, #84]	@ 0x54
 800c67e:	e00f      	b.n	800c6a0 <HAL_SD_GetCardCSD+0x1fc>
  }
  else
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 800c680:	687b      	ldr	r3, [r7, #4]
 800c682:	681b      	ldr	r3, [r3, #0]
 800c684:	4a58      	ldr	r2, [pc, #352]	@ (800c7e8 <HAL_SD_GetCardCSD+0x344>)
 800c686:	639a      	str	r2, [r3, #56]	@ 0x38
    hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 800c688:	687b      	ldr	r3, [r7, #4]
 800c68a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800c68c:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 800c690:	687b      	ldr	r3, [r7, #4]
 800c692:	635a      	str	r2, [r3, #52]	@ 0x34
    hsd->State = HAL_SD_STATE_READY;
 800c694:	687b      	ldr	r3, [r7, #4]
 800c696:	2201      	movs	r2, #1
 800c698:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
    return HAL_ERROR;
 800c69c:	2301      	movs	r3, #1
 800c69e:	e09d      	b.n	800c7dc <HAL_SD_GetCardCSD+0x338>
  }

  pCSD->EraseGrSize = (uint8_t)((hsd->CSD[2] & 0x00004000U) >> 14U);
 800c6a0:	687b      	ldr	r3, [r7, #4]
 800c6a2:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800c6a4:	0b9b      	lsrs	r3, r3, #14
 800c6a6:	b2db      	uxtb	r3, r3
 800c6a8:	f003 0301 	and.w	r3, r3, #1
 800c6ac:	b2da      	uxtb	r2, r3
 800c6ae:	683b      	ldr	r3, [r7, #0]
 800c6b0:	765a      	strb	r2, [r3, #25]

  pCSD->EraseGrMul = (uint8_t)((hsd->CSD[2] & 0x00003F80U) >> 7U);
 800c6b2:	687b      	ldr	r3, [r7, #4]
 800c6b4:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800c6b6:	09db      	lsrs	r3, r3, #7
 800c6b8:	b2db      	uxtb	r3, r3
 800c6ba:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800c6be:	b2da      	uxtb	r2, r3
 800c6c0:	683b      	ldr	r3, [r7, #0]
 800c6c2:	769a      	strb	r2, [r3, #26]

  pCSD->WrProtectGrSize = (uint8_t)(hsd->CSD[2] & 0x0000007FU);
 800c6c4:	687b      	ldr	r3, [r7, #4]
 800c6c6:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800c6c8:	b2db      	uxtb	r3, r3
 800c6ca:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800c6ce:	b2da      	uxtb	r2, r3
 800c6d0:	683b      	ldr	r3, [r7, #0]
 800c6d2:	76da      	strb	r2, [r3, #27]

  pCSD->WrProtectGrEnable = (uint8_t)((hsd->CSD[3] & 0x80000000U) >> 31U);
 800c6d4:	687b      	ldr	r3, [r7, #4]
 800c6d6:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800c6d8:	0fdb      	lsrs	r3, r3, #31
 800c6da:	b2da      	uxtb	r2, r3
 800c6dc:	683b      	ldr	r3, [r7, #0]
 800c6de:	771a      	strb	r2, [r3, #28]

  pCSD->ManDeflECC = (uint8_t)((hsd->CSD[3] & 0x60000000U) >> 29U);
 800c6e0:	687b      	ldr	r3, [r7, #4]
 800c6e2:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800c6e4:	0f5b      	lsrs	r3, r3, #29
 800c6e6:	b2db      	uxtb	r3, r3
 800c6e8:	f003 0303 	and.w	r3, r3, #3
 800c6ec:	b2da      	uxtb	r2, r3
 800c6ee:	683b      	ldr	r3, [r7, #0]
 800c6f0:	775a      	strb	r2, [r3, #29]

  pCSD->WrSpeedFact = (uint8_t)((hsd->CSD[3] & 0x1C000000U) >> 26U);
 800c6f2:	687b      	ldr	r3, [r7, #4]
 800c6f4:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800c6f6:	0e9b      	lsrs	r3, r3, #26
 800c6f8:	b2db      	uxtb	r3, r3
 800c6fa:	f003 0307 	and.w	r3, r3, #7
 800c6fe:	b2da      	uxtb	r2, r3
 800c700:	683b      	ldr	r3, [r7, #0]
 800c702:	779a      	strb	r2, [r3, #30]

  pCSD->MaxWrBlockLen = (uint8_t)((hsd->CSD[3] & 0x03C00000U) >> 22U);
 800c704:	687b      	ldr	r3, [r7, #4]
 800c706:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800c708:	0d9b      	lsrs	r3, r3, #22
 800c70a:	b2db      	uxtb	r3, r3
 800c70c:	f003 030f 	and.w	r3, r3, #15
 800c710:	b2da      	uxtb	r2, r3
 800c712:	683b      	ldr	r3, [r7, #0]
 800c714:	77da      	strb	r2, [r3, #31]

  pCSD->WriteBlockPaPartial = (uint8_t)((hsd->CSD[3] & 0x00200000U) >> 21U);
 800c716:	687b      	ldr	r3, [r7, #4]
 800c718:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800c71a:	0d5b      	lsrs	r3, r3, #21
 800c71c:	b2db      	uxtb	r3, r3
 800c71e:	f003 0301 	and.w	r3, r3, #1
 800c722:	b2da      	uxtb	r2, r3
 800c724:	683b      	ldr	r3, [r7, #0]
 800c726:	f883 2020 	strb.w	r2, [r3, #32]

  pCSD->Reserved3 = 0;
 800c72a:	683b      	ldr	r3, [r7, #0]
 800c72c:	2200      	movs	r2, #0
 800c72e:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  pCSD->ContentProtectAppli = (uint8_t)((hsd->CSD[3] & 0x00010000U) >> 16U);
 800c732:	687b      	ldr	r3, [r7, #4]
 800c734:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800c736:	0c1b      	lsrs	r3, r3, #16
 800c738:	b2db      	uxtb	r3, r3
 800c73a:	f003 0301 	and.w	r3, r3, #1
 800c73e:	b2da      	uxtb	r2, r3
 800c740:	683b      	ldr	r3, [r7, #0]
 800c742:	f883 2022 	strb.w	r2, [r3, #34]	@ 0x22

  pCSD->FileFormatGroup = (uint8_t)((hsd->CSD[3] & 0x00008000U) >> 15U);
 800c746:	687b      	ldr	r3, [r7, #4]
 800c748:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800c74a:	0bdb      	lsrs	r3, r3, #15
 800c74c:	b2db      	uxtb	r3, r3
 800c74e:	f003 0301 	and.w	r3, r3, #1
 800c752:	b2da      	uxtb	r2, r3
 800c754:	683b      	ldr	r3, [r7, #0]
 800c756:	f883 2023 	strb.w	r2, [r3, #35]	@ 0x23

  pCSD->CopyFlag = (uint8_t)((hsd->CSD[3] & 0x00004000U) >> 14U);
 800c75a:	687b      	ldr	r3, [r7, #4]
 800c75c:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800c75e:	0b9b      	lsrs	r3, r3, #14
 800c760:	b2db      	uxtb	r3, r3
 800c762:	f003 0301 	and.w	r3, r3, #1
 800c766:	b2da      	uxtb	r2, r3
 800c768:	683b      	ldr	r3, [r7, #0]
 800c76a:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  pCSD->PermWrProtect = (uint8_t)((hsd->CSD[3] & 0x00002000U) >> 13U);
 800c76e:	687b      	ldr	r3, [r7, #4]
 800c770:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800c772:	0b5b      	lsrs	r3, r3, #13
 800c774:	b2db      	uxtb	r3, r3
 800c776:	f003 0301 	and.w	r3, r3, #1
 800c77a:	b2da      	uxtb	r2, r3
 800c77c:	683b      	ldr	r3, [r7, #0]
 800c77e:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  pCSD->TempWrProtect = (uint8_t)((hsd->CSD[3] & 0x00001000U) >> 12U);
 800c782:	687b      	ldr	r3, [r7, #4]
 800c784:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800c786:	0b1b      	lsrs	r3, r3, #12
 800c788:	b2db      	uxtb	r3, r3
 800c78a:	f003 0301 	and.w	r3, r3, #1
 800c78e:	b2da      	uxtb	r2, r3
 800c790:	683b      	ldr	r3, [r7, #0]
 800c792:	f883 2026 	strb.w	r2, [r3, #38]	@ 0x26

  pCSD->FileFormat = (uint8_t)((hsd->CSD[3] & 0x00000C00U) >> 10U);
 800c796:	687b      	ldr	r3, [r7, #4]
 800c798:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800c79a:	0a9b      	lsrs	r3, r3, #10
 800c79c:	b2db      	uxtb	r3, r3
 800c79e:	f003 0303 	and.w	r3, r3, #3
 800c7a2:	b2da      	uxtb	r2, r3
 800c7a4:	683b      	ldr	r3, [r7, #0]
 800c7a6:	f883 2027 	strb.w	r2, [r3, #39]	@ 0x27

  pCSD->ECC = (uint8_t)((hsd->CSD[3] & 0x00000300U) >> 8U);
 800c7aa:	687b      	ldr	r3, [r7, #4]
 800c7ac:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800c7ae:	0a1b      	lsrs	r3, r3, #8
 800c7b0:	b2db      	uxtb	r3, r3
 800c7b2:	f003 0303 	and.w	r3, r3, #3
 800c7b6:	b2da      	uxtb	r2, r3
 800c7b8:	683b      	ldr	r3, [r7, #0]
 800c7ba:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28

  pCSD->CSD_CRC = (uint8_t)((hsd->CSD[3] & 0x000000FEU) >> 1U);
 800c7be:	687b      	ldr	r3, [r7, #4]
 800c7c0:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800c7c2:	085b      	lsrs	r3, r3, #1
 800c7c4:	b2db      	uxtb	r3, r3
 800c7c6:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800c7ca:	b2da      	uxtb	r2, r3
 800c7cc:	683b      	ldr	r3, [r7, #0]
 800c7ce:	f883 2029 	strb.w	r2, [r3, #41]	@ 0x29

  pCSD->Reserved4 = 1;
 800c7d2:	683b      	ldr	r3, [r7, #0]
 800c7d4:	2201      	movs	r2, #1
 800c7d6:	f883 202a 	strb.w	r2, [r3, #42]	@ 0x2a

  return HAL_OK;
 800c7da:	2300      	movs	r3, #0
}
 800c7dc:	4618      	mov	r0, r3
 800c7de:	370c      	adds	r7, #12
 800c7e0:	46bd      	mov	sp, r7
 800c7e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c7e6:	4770      	bx	lr
 800c7e8:	1fe00fff 	.word	0x1fe00fff

0800c7ec <HAL_SD_GetCardStatus>:
  * @param  pStatus: Pointer to the HAL_SD_CardStatusTypeDef structure that
  *         will contain the SD card status information
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_GetCardStatus(SD_HandleTypeDef *hsd, HAL_SD_CardStatusTypeDef *pStatus)
{
 800c7ec:	b580      	push	{r7, lr}
 800c7ee:	b094      	sub	sp, #80	@ 0x50
 800c7f0:	af00      	add	r7, sp, #0
 800c7f2:	6078      	str	r0, [r7, #4]
 800c7f4:	6039      	str	r1, [r7, #0]
  uint32_t sd_status[16];
  uint32_t errorstate;
  HAL_StatusTypeDef status = HAL_OK;
 800c7f6:	2300      	movs	r3, #0
 800c7f8:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f

  if (hsd->State == HAL_SD_STATE_BUSY)
 800c7fc:	687b      	ldr	r3, [r7, #4]
 800c7fe:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 800c802:	b2db      	uxtb	r3, r3
 800c804:	2b03      	cmp	r3, #3
 800c806:	d101      	bne.n	800c80c <HAL_SD_GetCardStatus+0x20>
  {
    return HAL_ERROR;
 800c808:	2301      	movs	r3, #1
 800c80a:	e0a7      	b.n	800c95c <HAL_SD_GetCardStatus+0x170>
  }

  errorstate = SD_SendSDStatus(hsd, sd_status);
 800c80c:	f107 0308 	add.w	r3, r7, #8
 800c810:	4619      	mov	r1, r3
 800c812:	6878      	ldr	r0, [r7, #4]
 800c814:	f000 fb62 	bl	800cedc <SD_SendSDStatus>
 800c818:	64b8      	str	r0, [r7, #72]	@ 0x48
  if (errorstate != HAL_SD_ERROR_NONE)
 800c81a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800c81c:	2b00      	cmp	r3, #0
 800c81e:	d011      	beq.n	800c844 <HAL_SD_GetCardStatus+0x58>
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 800c820:	687b      	ldr	r3, [r7, #4]
 800c822:	681b      	ldr	r3, [r3, #0]
 800c824:	4a4f      	ldr	r2, [pc, #316]	@ (800c964 <HAL_SD_GetCardStatus+0x178>)
 800c826:	639a      	str	r2, [r3, #56]	@ 0x38
    hsd->ErrorCode |= errorstate;
 800c828:	687b      	ldr	r3, [r7, #4]
 800c82a:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800c82c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800c82e:	431a      	orrs	r2, r3
 800c830:	687b      	ldr	r3, [r7, #4]
 800c832:	635a      	str	r2, [r3, #52]	@ 0x34
    hsd->State = HAL_SD_STATE_READY;
 800c834:	687b      	ldr	r3, [r7, #4]
 800c836:	2201      	movs	r2, #1
 800c838:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
    status = HAL_ERROR;
 800c83c:	2301      	movs	r3, #1
 800c83e:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f
 800c842:	e070      	b.n	800c926 <HAL_SD_GetCardStatus+0x13a>
  }
  else
  {
    pStatus->DataBusWidth = (uint8_t)((sd_status[0] & 0xC0U) >> 6U);
 800c844:	68bb      	ldr	r3, [r7, #8]
 800c846:	099b      	lsrs	r3, r3, #6
 800c848:	b2db      	uxtb	r3, r3
 800c84a:	f003 0303 	and.w	r3, r3, #3
 800c84e:	b2da      	uxtb	r2, r3
 800c850:	683b      	ldr	r3, [r7, #0]
 800c852:	701a      	strb	r2, [r3, #0]

    pStatus->SecuredMode = (uint8_t)((sd_status[0] & 0x20U) >> 5U);
 800c854:	68bb      	ldr	r3, [r7, #8]
 800c856:	095b      	lsrs	r3, r3, #5
 800c858:	b2db      	uxtb	r3, r3
 800c85a:	f003 0301 	and.w	r3, r3, #1
 800c85e:	b2da      	uxtb	r2, r3
 800c860:	683b      	ldr	r3, [r7, #0]
 800c862:	705a      	strb	r2, [r3, #1]

    pStatus->CardType = (uint16_t)(((sd_status[0] & 0x00FF0000U) >> 8U) | ((sd_status[0] & 0xFF000000U) >> 24U));
 800c864:	68bb      	ldr	r3, [r7, #8]
 800c866:	0a1b      	lsrs	r3, r3, #8
 800c868:	b29b      	uxth	r3, r3
 800c86a:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 800c86e:	b29a      	uxth	r2, r3
 800c870:	68bb      	ldr	r3, [r7, #8]
 800c872:	0e1b      	lsrs	r3, r3, #24
 800c874:	b29b      	uxth	r3, r3
 800c876:	4313      	orrs	r3, r2
 800c878:	b29a      	uxth	r2, r3
 800c87a:	683b      	ldr	r3, [r7, #0]
 800c87c:	805a      	strh	r2, [r3, #2]

    pStatus->ProtectedAreaSize = (((sd_status[1] & 0xFFU) << 24U)    | ((sd_status[1] & 0xFF00U) << 8U) |
 800c87e:	68fb      	ldr	r3, [r7, #12]
 800c880:	061a      	lsls	r2, r3, #24
 800c882:	68fb      	ldr	r3, [r7, #12]
 800c884:	021b      	lsls	r3, r3, #8
 800c886:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 800c88a:	431a      	orrs	r2, r3
                                  ((sd_status[1] & 0xFF0000U) >> 8U) | ((sd_status[1] & 0xFF000000U) >> 24U));
 800c88c:	68fb      	ldr	r3, [r7, #12]
 800c88e:	0a1b      	lsrs	r3, r3, #8
 800c890:	f403 437f 	and.w	r3, r3, #65280	@ 0xff00
    pStatus->ProtectedAreaSize = (((sd_status[1] & 0xFFU) << 24U)    | ((sd_status[1] & 0xFF00U) << 8U) |
 800c894:	431a      	orrs	r2, r3
                                  ((sd_status[1] & 0xFF0000U) >> 8U) | ((sd_status[1] & 0xFF000000U) >> 24U));
 800c896:	68fb      	ldr	r3, [r7, #12]
 800c898:	0e1b      	lsrs	r3, r3, #24
 800c89a:	431a      	orrs	r2, r3
    pStatus->ProtectedAreaSize = (((sd_status[1] & 0xFFU) << 24U)    | ((sd_status[1] & 0xFF00U) << 8U) |
 800c89c:	683b      	ldr	r3, [r7, #0]
 800c89e:	605a      	str	r2, [r3, #4]

    pStatus->SpeedClass = (uint8_t)(sd_status[2] & 0xFFU);
 800c8a0:	693b      	ldr	r3, [r7, #16]
 800c8a2:	b2da      	uxtb	r2, r3
 800c8a4:	683b      	ldr	r3, [r7, #0]
 800c8a6:	721a      	strb	r2, [r3, #8]

    pStatus->PerformanceMove = (uint8_t)((sd_status[2] & 0xFF00U) >> 8U);
 800c8a8:	693b      	ldr	r3, [r7, #16]
 800c8aa:	0a1b      	lsrs	r3, r3, #8
 800c8ac:	b2da      	uxtb	r2, r3
 800c8ae:	683b      	ldr	r3, [r7, #0]
 800c8b0:	725a      	strb	r2, [r3, #9]

    pStatus->AllocationUnitSize = (uint8_t)((sd_status[2] & 0xF00000U) >> 20U);
 800c8b2:	693b      	ldr	r3, [r7, #16]
 800c8b4:	0d1b      	lsrs	r3, r3, #20
 800c8b6:	b2db      	uxtb	r3, r3
 800c8b8:	f003 030f 	and.w	r3, r3, #15
 800c8bc:	b2da      	uxtb	r2, r3
 800c8be:	683b      	ldr	r3, [r7, #0]
 800c8c0:	729a      	strb	r2, [r3, #10]

    pStatus->EraseSize = (uint16_t)(((sd_status[2] & 0xFF000000U) >> 16U) | (sd_status[3] & 0xFFU));
 800c8c2:	693b      	ldr	r3, [r7, #16]
 800c8c4:	0c1b      	lsrs	r3, r3, #16
 800c8c6:	b29b      	uxth	r3, r3
 800c8c8:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 800c8cc:	b29a      	uxth	r2, r3
 800c8ce:	697b      	ldr	r3, [r7, #20]
 800c8d0:	b29b      	uxth	r3, r3
 800c8d2:	b2db      	uxtb	r3, r3
 800c8d4:	b29b      	uxth	r3, r3
 800c8d6:	4313      	orrs	r3, r2
 800c8d8:	b29a      	uxth	r2, r3
 800c8da:	683b      	ldr	r3, [r7, #0]
 800c8dc:	819a      	strh	r2, [r3, #12]

    pStatus->EraseTimeout = (uint8_t)((sd_status[3] & 0xFC00U) >> 10U);
 800c8de:	697b      	ldr	r3, [r7, #20]
 800c8e0:	0a9b      	lsrs	r3, r3, #10
 800c8e2:	b2db      	uxtb	r3, r3
 800c8e4:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800c8e8:	b2da      	uxtb	r2, r3
 800c8ea:	683b      	ldr	r3, [r7, #0]
 800c8ec:	739a      	strb	r2, [r3, #14]

    pStatus->EraseOffset = (uint8_t)((sd_status[3] & 0x0300U) >> 8U);
 800c8ee:	697b      	ldr	r3, [r7, #20]
 800c8f0:	0a1b      	lsrs	r3, r3, #8
 800c8f2:	b2db      	uxtb	r3, r3
 800c8f4:	f003 0303 	and.w	r3, r3, #3
 800c8f8:	b2da      	uxtb	r2, r3
 800c8fa:	683b      	ldr	r3, [r7, #0]
 800c8fc:	73da      	strb	r2, [r3, #15]

    pStatus->UhsSpeedGrade = (uint8_t)((sd_status[3] & 0x00F0U) >> 4U);
 800c8fe:	697b      	ldr	r3, [r7, #20]
 800c900:	091b      	lsrs	r3, r3, #4
 800c902:	b2db      	uxtb	r3, r3
 800c904:	f003 030f 	and.w	r3, r3, #15
 800c908:	b2da      	uxtb	r2, r3
 800c90a:	683b      	ldr	r3, [r7, #0]
 800c90c:	741a      	strb	r2, [r3, #16]
    pStatus->UhsAllocationUnitSize = (uint8_t)(sd_status[3] & 0x000FU) ;
 800c90e:	697b      	ldr	r3, [r7, #20]
 800c910:	b2db      	uxtb	r3, r3
 800c912:	f003 030f 	and.w	r3, r3, #15
 800c916:	b2da      	uxtb	r2, r3
 800c918:	683b      	ldr	r3, [r7, #0]
 800c91a:	745a      	strb	r2, [r3, #17]
    pStatus->VideoSpeedClass = (uint8_t)((sd_status[4] & 0xFF000000U) >> 24U);
 800c91c:	69bb      	ldr	r3, [r7, #24]
 800c91e:	0e1b      	lsrs	r3, r3, #24
 800c920:	b2da      	uxtb	r2, r3
 800c922:	683b      	ldr	r3, [r7, #0]
 800c924:	749a      	strb	r2, [r3, #18]
  }

  /* Set Block Size for Card */
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, BLOCKSIZE);
 800c926:	687b      	ldr	r3, [r7, #4]
 800c928:	681b      	ldr	r3, [r3, #0]
 800c92a:	f44f 7100 	mov.w	r1, #512	@ 0x200
 800c92e:	4618      	mov	r0, r3
 800c930:	f003 ff26 	bl	8010780 <SDMMC_CmdBlockLength>
 800c934:	64b8      	str	r0, [r7, #72]	@ 0x48
  if (errorstate != HAL_SD_ERROR_NONE)
 800c936:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800c938:	2b00      	cmp	r3, #0
 800c93a:	d00d      	beq.n	800c958 <HAL_SD_GetCardStatus+0x16c>
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 800c93c:	687b      	ldr	r3, [r7, #4]
 800c93e:	681b      	ldr	r3, [r3, #0]
 800c940:	4a08      	ldr	r2, [pc, #32]	@ (800c964 <HAL_SD_GetCardStatus+0x178>)
 800c942:	639a      	str	r2, [r3, #56]	@ 0x38
    hsd->ErrorCode = errorstate;
 800c944:	687b      	ldr	r3, [r7, #4]
 800c946:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800c948:	635a      	str	r2, [r3, #52]	@ 0x34
    hsd->State = HAL_SD_STATE_READY;
 800c94a:	687b      	ldr	r3, [r7, #4]
 800c94c:	2201      	movs	r2, #1
 800c94e:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
    status = HAL_ERROR;
 800c952:	2301      	movs	r3, #1
 800c954:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f
  }


  return status;
 800c958:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
}
 800c95c:	4618      	mov	r0, r3
 800c95e:	3750      	adds	r7, #80	@ 0x50
 800c960:	46bd      	mov	sp, r7
 800c962:	bd80      	pop	{r7, pc}
 800c964:	1fe00fff 	.word	0x1fe00fff

0800c968 <HAL_SD_GetCardInfo>:
  * @param  pCardInfo: Pointer to the HAL_SD_CardInfoTypeDef structure that
  *         will contain the SD card status information
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_GetCardInfo(SD_HandleTypeDef *hsd, HAL_SD_CardInfoTypeDef *pCardInfo)
{
 800c968:	b480      	push	{r7}
 800c96a:	b083      	sub	sp, #12
 800c96c:	af00      	add	r7, sp, #0
 800c96e:	6078      	str	r0, [r7, #4]
 800c970:	6039      	str	r1, [r7, #0]
  pCardInfo->CardType     = (uint32_t)(hsd->SdCard.CardType);
 800c972:	687b      	ldr	r3, [r7, #4]
 800c974:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800c976:	683b      	ldr	r3, [r7, #0]
 800c978:	601a      	str	r2, [r3, #0]
  pCardInfo->CardVersion  = (uint32_t)(hsd->SdCard.CardVersion);
 800c97a:	687b      	ldr	r3, [r7, #4]
 800c97c:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800c97e:	683b      	ldr	r3, [r7, #0]
 800c980:	605a      	str	r2, [r3, #4]
  pCardInfo->Class        = (uint32_t)(hsd->SdCard.Class);
 800c982:	687b      	ldr	r3, [r7, #4]
 800c984:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800c986:	683b      	ldr	r3, [r7, #0]
 800c988:	609a      	str	r2, [r3, #8]
  pCardInfo->RelCardAdd   = (uint32_t)(hsd->SdCard.RelCardAdd);
 800c98a:	687b      	ldr	r3, [r7, #4]
 800c98c:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800c98e:	683b      	ldr	r3, [r7, #0]
 800c990:	60da      	str	r2, [r3, #12]
  pCardInfo->BlockNbr     = (uint32_t)(hsd->SdCard.BlockNbr);
 800c992:	687b      	ldr	r3, [r7, #4]
 800c994:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800c996:	683b      	ldr	r3, [r7, #0]
 800c998:	611a      	str	r2, [r3, #16]
  pCardInfo->BlockSize    = (uint32_t)(hsd->SdCard.BlockSize);
 800c99a:	687b      	ldr	r3, [r7, #4]
 800c99c:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800c99e:	683b      	ldr	r3, [r7, #0]
 800c9a0:	615a      	str	r2, [r3, #20]
  pCardInfo->LogBlockNbr  = (uint32_t)(hsd->SdCard.LogBlockNbr);
 800c9a2:	687b      	ldr	r3, [r7, #4]
 800c9a4:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800c9a6:	683b      	ldr	r3, [r7, #0]
 800c9a8:	619a      	str	r2, [r3, #24]
  pCardInfo->LogBlockSize = (uint32_t)(hsd->SdCard.LogBlockSize);
 800c9aa:	687b      	ldr	r3, [r7, #4]
 800c9ac:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800c9ae:	683b      	ldr	r3, [r7, #0]
 800c9b0:	61da      	str	r2, [r3, #28]

  return HAL_OK;
 800c9b2:	2300      	movs	r3, #0
}
 800c9b4:	4618      	mov	r0, r3
 800c9b6:	370c      	adds	r7, #12
 800c9b8:	46bd      	mov	sp, r7
 800c9ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c9be:	4770      	bx	lr

0800c9c0 <HAL_SD_ConfigWideBusOperation>:
  *            @arg SDMMC_BUS_WIDE_4B: 4-bit data transfer
  *            @arg SDMMC_BUS_WIDE_1B: 1-bit data transfer
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_ConfigWideBusOperation(SD_HandleTypeDef *hsd, uint32_t WideMode)
{
 800c9c0:	b590      	push	{r4, r7, lr}
 800c9c2:	b08d      	sub	sp, #52	@ 0x34
 800c9c4:	af02      	add	r7, sp, #8
 800c9c6:	6078      	str	r0, [r7, #4]
 800c9c8:	6039      	str	r1, [r7, #0]
  SDMMC_InitTypeDef Init;
  uint32_t errorstate;
  uint32_t sdmmc_clk;
  HAL_StatusTypeDef status = HAL_OK;
 800c9ca:	2300      	movs	r3, #0
 800c9cc:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

  /* Check the parameters */
  assert_param(IS_SDMMC_BUS_WIDE(WideMode));

  /* Change State */
  hsd->State = HAL_SD_STATE_BUSY;
 800c9d0:	687b      	ldr	r3, [r7, #4]
 800c9d2:	2203      	movs	r2, #3
 800c9d4:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30

  if (hsd->SdCard.CardType != CARD_SECURED)
 800c9d8:	687b      	ldr	r3, [r7, #4]
 800c9da:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800c9dc:	2b03      	cmp	r3, #3
 800c9de:	d02e      	beq.n	800ca3e <HAL_SD_ConfigWideBusOperation+0x7e>
  {
    if (WideMode == SDMMC_BUS_WIDE_8B)
 800c9e0:	683b      	ldr	r3, [r7, #0]
 800c9e2:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800c9e6:	d106      	bne.n	800c9f6 <HAL_SD_ConfigWideBusOperation+0x36>
    {
      hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 800c9e8:	687b      	ldr	r3, [r7, #4]
 800c9ea:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800c9ec:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 800c9f0:	687b      	ldr	r3, [r7, #4]
 800c9f2:	635a      	str	r2, [r3, #52]	@ 0x34
 800c9f4:	e029      	b.n	800ca4a <HAL_SD_ConfigWideBusOperation+0x8a>
    }
    else if (WideMode == SDMMC_BUS_WIDE_4B)
 800c9f6:	683b      	ldr	r3, [r7, #0]
 800c9f8:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800c9fc:	d10a      	bne.n	800ca14 <HAL_SD_ConfigWideBusOperation+0x54>
    {
      errorstate = SD_WideBus_Enable(hsd);
 800c9fe:	6878      	ldr	r0, [r7, #4]
 800ca00:	f000 fb64 	bl	800d0cc <SD_WideBus_Enable>
 800ca04:	6238      	str	r0, [r7, #32]

      hsd->ErrorCode |= errorstate;
 800ca06:	687b      	ldr	r3, [r7, #4]
 800ca08:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800ca0a:	6a3b      	ldr	r3, [r7, #32]
 800ca0c:	431a      	orrs	r2, r3
 800ca0e:	687b      	ldr	r3, [r7, #4]
 800ca10:	635a      	str	r2, [r3, #52]	@ 0x34
 800ca12:	e01a      	b.n	800ca4a <HAL_SD_ConfigWideBusOperation+0x8a>
    }
    else if (WideMode == SDMMC_BUS_WIDE_1B)
 800ca14:	683b      	ldr	r3, [r7, #0]
 800ca16:	2b00      	cmp	r3, #0
 800ca18:	d10a      	bne.n	800ca30 <HAL_SD_ConfigWideBusOperation+0x70>
    {
      errorstate = SD_WideBus_Disable(hsd);
 800ca1a:	6878      	ldr	r0, [r7, #4]
 800ca1c:	f000 fba1 	bl	800d162 <SD_WideBus_Disable>
 800ca20:	6238      	str	r0, [r7, #32]

      hsd->ErrorCode |= errorstate;
 800ca22:	687b      	ldr	r3, [r7, #4]
 800ca24:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800ca26:	6a3b      	ldr	r3, [r7, #32]
 800ca28:	431a      	orrs	r2, r3
 800ca2a:	687b      	ldr	r3, [r7, #4]
 800ca2c:	635a      	str	r2, [r3, #52]	@ 0x34
 800ca2e:	e00c      	b.n	800ca4a <HAL_SD_ConfigWideBusOperation+0x8a>
    }
    else
    {
      /* WideMode is not a valid argument*/
      hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 800ca30:	687b      	ldr	r3, [r7, #4]
 800ca32:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800ca34:	f043 6200 	orr.w	r2, r3, #134217728	@ 0x8000000
 800ca38:	687b      	ldr	r3, [r7, #4]
 800ca3a:	635a      	str	r2, [r3, #52]	@ 0x34
 800ca3c:	e005      	b.n	800ca4a <HAL_SD_ConfigWideBusOperation+0x8a>
    }
  }
  else
  {
    /* SD Card does not support this feature */
    hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 800ca3e:	687b      	ldr	r3, [r7, #4]
 800ca40:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800ca42:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 800ca46:	687b      	ldr	r3, [r7, #4]
 800ca48:	635a      	str	r2, [r3, #52]	@ 0x34
  }

  if (hsd->ErrorCode != HAL_SD_ERROR_NONE)
 800ca4a:	687b      	ldr	r3, [r7, #4]
 800ca4c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800ca4e:	2b00      	cmp	r3, #0
 800ca50:	d007      	beq.n	800ca62 <HAL_SD_ConfigWideBusOperation+0xa2>
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 800ca52:	687b      	ldr	r3, [r7, #4]
 800ca54:	681b      	ldr	r3, [r3, #0]
 800ca56:	4a5f      	ldr	r2, [pc, #380]	@ (800cbd4 <HAL_SD_ConfigWideBusOperation+0x214>)
 800ca58:	639a      	str	r2, [r3, #56]	@ 0x38
    status = HAL_ERROR;
 800ca5a:	2301      	movs	r3, #1
 800ca5c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 800ca60:	e096      	b.n	800cb90 <HAL_SD_ConfigWideBusOperation+0x1d0>
  }
  else
  {
    sdmmc_clk     = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_SDMMC);
 800ca62:	f44f 3080 	mov.w	r0, #65536	@ 0x10000
 800ca66:	f04f 0100 	mov.w	r1, #0
 800ca6a:	f7fd fdef 	bl	800a64c <HAL_RCCEx_GetPeriphCLKFreq>
 800ca6e:	61f8      	str	r0, [r7, #28]
    if (sdmmc_clk != 0U)
 800ca70:	69fb      	ldr	r3, [r7, #28]
 800ca72:	2b00      	cmp	r3, #0
 800ca74:	f000 8083 	beq.w	800cb7e <HAL_SD_ConfigWideBusOperation+0x1be>
    {
      /* Configure the SDMMC peripheral */
      Init.ClockEdge           = hsd->Init.ClockEdge;
 800ca78:	687b      	ldr	r3, [r7, #4]
 800ca7a:	685b      	ldr	r3, [r3, #4]
 800ca7c:	60bb      	str	r3, [r7, #8]
      Init.ClockPowerSave      = hsd->Init.ClockPowerSave;
 800ca7e:	687b      	ldr	r3, [r7, #4]
 800ca80:	689b      	ldr	r3, [r3, #8]
 800ca82:	60fb      	str	r3, [r7, #12]
      Init.BusWide             = WideMode;
 800ca84:	683b      	ldr	r3, [r7, #0]
 800ca86:	613b      	str	r3, [r7, #16]
      Init.HardwareFlowControl = hsd->Init.HardwareFlowControl;
 800ca88:	687b      	ldr	r3, [r7, #4]
 800ca8a:	691b      	ldr	r3, [r3, #16]
 800ca8c:	617b      	str	r3, [r7, #20]

      /* Check if user Clock div < Normal speed 25Mhz, no change in Clockdiv */
      if (hsd->Init.ClockDiv >= (sdmmc_clk / (2U * SD_NORMAL_SPEED_FREQ)))
 800ca8e:	687b      	ldr	r3, [r7, #4]
 800ca90:	695a      	ldr	r2, [r3, #20]
 800ca92:	69fb      	ldr	r3, [r7, #28]
 800ca94:	4950      	ldr	r1, [pc, #320]	@ (800cbd8 <HAL_SD_ConfigWideBusOperation+0x218>)
 800ca96:	fba1 1303 	umull	r1, r3, r1, r3
 800ca9a:	0e1b      	lsrs	r3, r3, #24
 800ca9c:	429a      	cmp	r2, r3
 800ca9e:	d303      	bcc.n	800caa8 <HAL_SD_ConfigWideBusOperation+0xe8>
      {
        Init.ClockDiv = hsd->Init.ClockDiv;
 800caa0:	687b      	ldr	r3, [r7, #4]
 800caa2:	695b      	ldr	r3, [r3, #20]
 800caa4:	61bb      	str	r3, [r7, #24]
 800caa6:	e05a      	b.n	800cb5e <HAL_SD_ConfigWideBusOperation+0x19e>
      }
      else if (hsd->SdCard.CardSpeed == CARD_ULTRA_HIGH_SPEED)
 800caa8:	687b      	ldr	r3, [r7, #4]
 800caaa:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800caac:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800cab0:	d103      	bne.n	800caba <HAL_SD_ConfigWideBusOperation+0xfa>
      {
        /* UltraHigh speed SD card,user Clock div */
        Init.ClockDiv = hsd->Init.ClockDiv;
 800cab2:	687b      	ldr	r3, [r7, #4]
 800cab4:	695b      	ldr	r3, [r3, #20]
 800cab6:	61bb      	str	r3, [r7, #24]
 800cab8:	e051      	b.n	800cb5e <HAL_SD_ConfigWideBusOperation+0x19e>
      }
      else if (hsd->SdCard.CardSpeed == CARD_HIGH_SPEED)
 800caba:	687b      	ldr	r3, [r7, #4]
 800cabc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800cabe:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800cac2:	d126      	bne.n	800cb12 <HAL_SD_ConfigWideBusOperation+0x152>
      {
        /* High speed SD card, Max Frequency = 50Mhz */
        if (hsd->Init.ClockDiv == 0U)
 800cac4:	687b      	ldr	r3, [r7, #4]
 800cac6:	695b      	ldr	r3, [r3, #20]
 800cac8:	2b00      	cmp	r3, #0
 800caca:	d10e      	bne.n	800caea <HAL_SD_ConfigWideBusOperation+0x12a>
        {
          if (sdmmc_clk > SD_HIGH_SPEED_FREQ)
 800cacc:	69fb      	ldr	r3, [r7, #28]
 800cace:	4a43      	ldr	r2, [pc, #268]	@ (800cbdc <HAL_SD_ConfigWideBusOperation+0x21c>)
 800cad0:	4293      	cmp	r3, r2
 800cad2:	d906      	bls.n	800cae2 <HAL_SD_ConfigWideBusOperation+0x122>
          {
            Init.ClockDiv = sdmmc_clk / (2U * SD_HIGH_SPEED_FREQ);
 800cad4:	69fb      	ldr	r3, [r7, #28]
 800cad6:	4a40      	ldr	r2, [pc, #256]	@ (800cbd8 <HAL_SD_ConfigWideBusOperation+0x218>)
 800cad8:	fba2 2303 	umull	r2, r3, r2, r3
 800cadc:	0e5b      	lsrs	r3, r3, #25
 800cade:	61bb      	str	r3, [r7, #24]
 800cae0:	e03d      	b.n	800cb5e <HAL_SD_ConfigWideBusOperation+0x19e>
          }
          else
          {
            Init.ClockDiv = hsd->Init.ClockDiv;
 800cae2:	687b      	ldr	r3, [r7, #4]
 800cae4:	695b      	ldr	r3, [r3, #20]
 800cae6:	61bb      	str	r3, [r7, #24]
 800cae8:	e039      	b.n	800cb5e <HAL_SD_ConfigWideBusOperation+0x19e>
          }
        }
        else
        {
          if ((sdmmc_clk / (2U * hsd->Init.ClockDiv)) > SD_HIGH_SPEED_FREQ)
 800caea:	687b      	ldr	r3, [r7, #4]
 800caec:	695b      	ldr	r3, [r3, #20]
 800caee:	005b      	lsls	r3, r3, #1
 800caf0:	69fa      	ldr	r2, [r7, #28]
 800caf2:	fbb2 f3f3 	udiv	r3, r2, r3
 800caf6:	4a39      	ldr	r2, [pc, #228]	@ (800cbdc <HAL_SD_ConfigWideBusOperation+0x21c>)
 800caf8:	4293      	cmp	r3, r2
 800cafa:	d906      	bls.n	800cb0a <HAL_SD_ConfigWideBusOperation+0x14a>
          {
            Init.ClockDiv = sdmmc_clk / (2U * SD_HIGH_SPEED_FREQ);
 800cafc:	69fb      	ldr	r3, [r7, #28]
 800cafe:	4a36      	ldr	r2, [pc, #216]	@ (800cbd8 <HAL_SD_ConfigWideBusOperation+0x218>)
 800cb00:	fba2 2303 	umull	r2, r3, r2, r3
 800cb04:	0e5b      	lsrs	r3, r3, #25
 800cb06:	61bb      	str	r3, [r7, #24]
 800cb08:	e029      	b.n	800cb5e <HAL_SD_ConfigWideBusOperation+0x19e>
          }
          else
          {
            Init.ClockDiv = hsd->Init.ClockDiv;
 800cb0a:	687b      	ldr	r3, [r7, #4]
 800cb0c:	695b      	ldr	r3, [r3, #20]
 800cb0e:	61bb      	str	r3, [r7, #24]
 800cb10:	e025      	b.n	800cb5e <HAL_SD_ConfigWideBusOperation+0x19e>
        }
      }
      else
      {
        /* No High speed SD card, Max Frequency = 25Mhz */
        if (hsd->Init.ClockDiv == 0U)
 800cb12:	687b      	ldr	r3, [r7, #4]
 800cb14:	695b      	ldr	r3, [r3, #20]
 800cb16:	2b00      	cmp	r3, #0
 800cb18:	d10e      	bne.n	800cb38 <HAL_SD_ConfigWideBusOperation+0x178>
        {
          if (sdmmc_clk > SD_NORMAL_SPEED_FREQ)
 800cb1a:	69fb      	ldr	r3, [r7, #28]
 800cb1c:	4a30      	ldr	r2, [pc, #192]	@ (800cbe0 <HAL_SD_ConfigWideBusOperation+0x220>)
 800cb1e:	4293      	cmp	r3, r2
 800cb20:	d906      	bls.n	800cb30 <HAL_SD_ConfigWideBusOperation+0x170>
          {
            Init.ClockDiv = sdmmc_clk / (2U * SD_NORMAL_SPEED_FREQ);
 800cb22:	69fb      	ldr	r3, [r7, #28]
 800cb24:	4a2c      	ldr	r2, [pc, #176]	@ (800cbd8 <HAL_SD_ConfigWideBusOperation+0x218>)
 800cb26:	fba2 2303 	umull	r2, r3, r2, r3
 800cb2a:	0e1b      	lsrs	r3, r3, #24
 800cb2c:	61bb      	str	r3, [r7, #24]
 800cb2e:	e016      	b.n	800cb5e <HAL_SD_ConfigWideBusOperation+0x19e>
          }
          else
          {
            Init.ClockDiv = hsd->Init.ClockDiv;
 800cb30:	687b      	ldr	r3, [r7, #4]
 800cb32:	695b      	ldr	r3, [r3, #20]
 800cb34:	61bb      	str	r3, [r7, #24]
 800cb36:	e012      	b.n	800cb5e <HAL_SD_ConfigWideBusOperation+0x19e>
          }
        }
        else
        {
          if ((sdmmc_clk / (2U * hsd->Init.ClockDiv)) > SD_NORMAL_SPEED_FREQ)
 800cb38:	687b      	ldr	r3, [r7, #4]
 800cb3a:	695b      	ldr	r3, [r3, #20]
 800cb3c:	005b      	lsls	r3, r3, #1
 800cb3e:	69fa      	ldr	r2, [r7, #28]
 800cb40:	fbb2 f3f3 	udiv	r3, r2, r3
 800cb44:	4a26      	ldr	r2, [pc, #152]	@ (800cbe0 <HAL_SD_ConfigWideBusOperation+0x220>)
 800cb46:	4293      	cmp	r3, r2
 800cb48:	d906      	bls.n	800cb58 <HAL_SD_ConfigWideBusOperation+0x198>
          {
            Init.ClockDiv = sdmmc_clk / (2U * SD_NORMAL_SPEED_FREQ);
 800cb4a:	69fb      	ldr	r3, [r7, #28]
 800cb4c:	4a22      	ldr	r2, [pc, #136]	@ (800cbd8 <HAL_SD_ConfigWideBusOperation+0x218>)
 800cb4e:	fba2 2303 	umull	r2, r3, r2, r3
 800cb52:	0e1b      	lsrs	r3, r3, #24
 800cb54:	61bb      	str	r3, [r7, #24]
 800cb56:	e002      	b.n	800cb5e <HAL_SD_ConfigWideBusOperation+0x19e>
          }
          else
          {
            Init.ClockDiv = hsd->Init.ClockDiv;
 800cb58:	687b      	ldr	r3, [r7, #4]
 800cb5a:	695b      	ldr	r3, [r3, #20]
 800cb5c:	61bb      	str	r3, [r7, #24]

#if (USE_SD_TRANSCEIVER != 0U)
      Init.TranceiverPresent = hsd->Init.TranceiverPresent;
#endif /* USE_SD_TRANSCEIVER */

      (void)SDMMC_Init(hsd->Instance, Init);
 800cb5e:	687b      	ldr	r3, [r7, #4]
 800cb60:	681c      	ldr	r4, [r3, #0]
 800cb62:	466a      	mov	r2, sp
 800cb64:	f107 0314 	add.w	r3, r7, #20
 800cb68:	e893 0003 	ldmia.w	r3, {r0, r1}
 800cb6c:	e882 0003 	stmia.w	r2, {r0, r1}
 800cb70:	f107 0308 	add.w	r3, r7, #8
 800cb74:	cb0e      	ldmia	r3, {r1, r2, r3}
 800cb76:	4620      	mov	r0, r4
 800cb78:	f003 fd24 	bl	80105c4 <SDMMC_Init>
 800cb7c:	e008      	b.n	800cb90 <HAL_SD_ConfigWideBusOperation+0x1d0>
    }
    else
    {
      hsd->ErrorCode |= SDMMC_ERROR_INVALID_PARAMETER;
 800cb7e:	687b      	ldr	r3, [r7, #4]
 800cb80:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800cb82:	f043 6200 	orr.w	r2, r3, #134217728	@ 0x8000000
 800cb86:	687b      	ldr	r3, [r7, #4]
 800cb88:	635a      	str	r2, [r3, #52]	@ 0x34
      status = HAL_ERROR;
 800cb8a:	2301      	movs	r3, #1
 800cb8c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    }
  }

  /* Set Block Size for Card */
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, BLOCKSIZE);
 800cb90:	687b      	ldr	r3, [r7, #4]
 800cb92:	681b      	ldr	r3, [r3, #0]
 800cb94:	f44f 7100 	mov.w	r1, #512	@ 0x200
 800cb98:	4618      	mov	r0, r3
 800cb9a:	f003 fdf1 	bl	8010780 <SDMMC_CmdBlockLength>
 800cb9e:	6238      	str	r0, [r7, #32]
  if (errorstate != HAL_SD_ERROR_NONE)
 800cba0:	6a3b      	ldr	r3, [r7, #32]
 800cba2:	2b00      	cmp	r3, #0
 800cba4:	d00c      	beq.n	800cbc0 <HAL_SD_ConfigWideBusOperation+0x200>
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 800cba6:	687b      	ldr	r3, [r7, #4]
 800cba8:	681b      	ldr	r3, [r3, #0]
 800cbaa:	4a0a      	ldr	r2, [pc, #40]	@ (800cbd4 <HAL_SD_ConfigWideBusOperation+0x214>)
 800cbac:	639a      	str	r2, [r3, #56]	@ 0x38
    hsd->ErrorCode |= errorstate;
 800cbae:	687b      	ldr	r3, [r7, #4]
 800cbb0:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800cbb2:	6a3b      	ldr	r3, [r7, #32]
 800cbb4:	431a      	orrs	r2, r3
 800cbb6:	687b      	ldr	r3, [r7, #4]
 800cbb8:	635a      	str	r2, [r3, #52]	@ 0x34
    status = HAL_ERROR;
 800cbba:	2301      	movs	r3, #1
 800cbbc:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Change State */
  hsd->State = HAL_SD_STATE_READY;
 800cbc0:	687b      	ldr	r3, [r7, #4]
 800cbc2:	2201      	movs	r2, #1
 800cbc4:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30

  return status;
 800cbc8:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 800cbcc:	4618      	mov	r0, r3
 800cbce:	372c      	adds	r7, #44	@ 0x2c
 800cbd0:	46bd      	mov	sp, r7
 800cbd2:	bd90      	pop	{r4, r7, pc}
 800cbd4:	1fe00fff 	.word	0x1fe00fff
 800cbd8:	55e63b89 	.word	0x55e63b89
 800cbdc:	02faf080 	.word	0x02faf080
 800cbe0:	017d7840 	.word	0x017d7840

0800cbe4 <HAL_SD_GetCardState>:
  * @brief  Gets the current sd card data state.
  * @param  hsd: pointer to SD handle
  * @retval Card state
  */
HAL_SD_CardStateTypeDef HAL_SD_GetCardState(SD_HandleTypeDef *hsd)
{
 800cbe4:	b580      	push	{r7, lr}
 800cbe6:	b086      	sub	sp, #24
 800cbe8:	af00      	add	r7, sp, #0
 800cbea:	6078      	str	r0, [r7, #4]
  uint32_t cardstate;
  uint32_t errorstate;
  uint32_t resp1 = 0;
 800cbec:	2300      	movs	r3, #0
 800cbee:	60fb      	str	r3, [r7, #12]

  errorstate = SD_SendStatus(hsd, &resp1);
 800cbf0:	f107 030c 	add.w	r3, r7, #12
 800cbf4:	4619      	mov	r1, r3
 800cbf6:	6878      	ldr	r0, [r7, #4]
 800cbf8:	f000 fa40 	bl	800d07c <SD_SendStatus>
 800cbfc:	6178      	str	r0, [r7, #20]
  if (errorstate != HAL_SD_ERROR_NONE)
 800cbfe:	697b      	ldr	r3, [r7, #20]
 800cc00:	2b00      	cmp	r3, #0
 800cc02:	d005      	beq.n	800cc10 <HAL_SD_GetCardState+0x2c>
  {
    hsd->ErrorCode |= errorstate;
 800cc04:	687b      	ldr	r3, [r7, #4]
 800cc06:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800cc08:	697b      	ldr	r3, [r7, #20]
 800cc0a:	431a      	orrs	r2, r3
 800cc0c:	687b      	ldr	r3, [r7, #4]
 800cc0e:	635a      	str	r2, [r3, #52]	@ 0x34
  }

  cardstate = ((resp1 >> 9U) & 0x0FU);
 800cc10:	68fb      	ldr	r3, [r7, #12]
 800cc12:	0a5b      	lsrs	r3, r3, #9
 800cc14:	f003 030f 	and.w	r3, r3, #15
 800cc18:	613b      	str	r3, [r7, #16]

  return (HAL_SD_CardStateTypeDef)cardstate;
 800cc1a:	693b      	ldr	r3, [r7, #16]
}
 800cc1c:	4618      	mov	r0, r3
 800cc1e:	3718      	adds	r7, #24
 800cc20:	46bd      	mov	sp, r7
 800cc22:	bd80      	pop	{r7, pc}

0800cc24 <SD_InitCard>:
  * @brief  Initializes the sd card.
  * @param  hsd: Pointer to SD handle
  * @retval SD Card error state
  */
static uint32_t SD_InitCard(SD_HandleTypeDef *hsd)
{
 800cc24:	b580      	push	{r7, lr}
 800cc26:	b090      	sub	sp, #64	@ 0x40
 800cc28:	af00      	add	r7, sp, #0
 800cc2a:	6078      	str	r0, [r7, #4]
  HAL_SD_CardCSDTypeDef CSD;
  uint32_t errorstate;
  uint16_t sd_rca = 0U;
 800cc2c:	2300      	movs	r3, #0
 800cc2e:	817b      	strh	r3, [r7, #10]
  uint32_t tickstart = HAL_GetTick();
 800cc30:	f7f6 f9a6 	bl	8002f80 <HAL_GetTick>
 800cc34:	63f8      	str	r0, [r7, #60]	@ 0x3c

  /* Check the power State */
  if (SDMMC_GetPowerState(hsd->Instance) == 0U)
 800cc36:	687b      	ldr	r3, [r7, #4]
 800cc38:	681b      	ldr	r3, [r3, #0]
 800cc3a:	4618      	mov	r0, r3
 800cc3c:	f003 fd1b 	bl	8010676 <SDMMC_GetPowerState>
 800cc40:	4603      	mov	r3, r0
 800cc42:	2b00      	cmp	r3, #0
 800cc44:	d102      	bne.n	800cc4c <SD_InitCard+0x28>
  {
    /* Power off */
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 800cc46:	f04f 6380 	mov.w	r3, #67108864	@ 0x4000000
 800cc4a:	e0b5      	b.n	800cdb8 <SD_InitCard+0x194>
  }

  if (hsd->SdCard.CardType != CARD_SECURED)
 800cc4c:	687b      	ldr	r3, [r7, #4]
 800cc4e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800cc50:	2b03      	cmp	r3, #3
 800cc52:	d02e      	beq.n	800ccb2 <SD_InitCard+0x8e>
  {
    /* Send CMD2 ALL_SEND_CID */
    errorstate = SDMMC_CmdSendCID(hsd->Instance);
 800cc54:	687b      	ldr	r3, [r7, #4]
 800cc56:	681b      	ldr	r3, [r3, #0]
 800cc58:	4618      	mov	r0, r3
 800cc5a:	f003 ff66 	bl	8010b2a <SDMMC_CmdSendCID>
 800cc5e:	63b8      	str	r0, [r7, #56]	@ 0x38
    if (errorstate != HAL_SD_ERROR_NONE)
 800cc60:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800cc62:	2b00      	cmp	r3, #0
 800cc64:	d001      	beq.n	800cc6a <SD_InitCard+0x46>
    {
      return errorstate;
 800cc66:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800cc68:	e0a6      	b.n	800cdb8 <SD_InitCard+0x194>
    }
    else
    {
      /* Get Card identification number data */
      hsd->CID[0U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1);
 800cc6a:	687b      	ldr	r3, [r7, #4]
 800cc6c:	681b      	ldr	r3, [r3, #0]
 800cc6e:	2100      	movs	r1, #0
 800cc70:	4618      	mov	r0, r3
 800cc72:	f003 fd46 	bl	8010702 <SDMMC_GetResponse>
 800cc76:	4602      	mov	r2, r0
 800cc78:	687b      	ldr	r3, [r7, #4]
 800cc7a:	66da      	str	r2, [r3, #108]	@ 0x6c
      hsd->CID[1U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP2);
 800cc7c:	687b      	ldr	r3, [r7, #4]
 800cc7e:	681b      	ldr	r3, [r3, #0]
 800cc80:	2104      	movs	r1, #4
 800cc82:	4618      	mov	r0, r3
 800cc84:	f003 fd3d 	bl	8010702 <SDMMC_GetResponse>
 800cc88:	4602      	mov	r2, r0
 800cc8a:	687b      	ldr	r3, [r7, #4]
 800cc8c:	671a      	str	r2, [r3, #112]	@ 0x70
      hsd->CID[2U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP3);
 800cc8e:	687b      	ldr	r3, [r7, #4]
 800cc90:	681b      	ldr	r3, [r3, #0]
 800cc92:	2108      	movs	r1, #8
 800cc94:	4618      	mov	r0, r3
 800cc96:	f003 fd34 	bl	8010702 <SDMMC_GetResponse>
 800cc9a:	4602      	mov	r2, r0
 800cc9c:	687b      	ldr	r3, [r7, #4]
 800cc9e:	675a      	str	r2, [r3, #116]	@ 0x74
      hsd->CID[3U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP4);
 800cca0:	687b      	ldr	r3, [r7, #4]
 800cca2:	681b      	ldr	r3, [r3, #0]
 800cca4:	210c      	movs	r1, #12
 800cca6:	4618      	mov	r0, r3
 800cca8:	f003 fd2b 	bl	8010702 <SDMMC_GetResponse>
 800ccac:	4602      	mov	r2, r0
 800ccae:	687b      	ldr	r3, [r7, #4]
 800ccb0:	679a      	str	r2, [r3, #120]	@ 0x78
    }
  }

  if (hsd->SdCard.CardType != CARD_SECURED)
 800ccb2:	687b      	ldr	r3, [r7, #4]
 800ccb4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800ccb6:	2b03      	cmp	r3, #3
 800ccb8:	d01d      	beq.n	800ccf6 <SD_InitCard+0xd2>
  {
    /* Send CMD3 SET_REL_ADDR with argument 0 */
    /* SD Card publishes its RCA. */
    while (sd_rca == 0U)
 800ccba:	e019      	b.n	800ccf0 <SD_InitCard+0xcc>
    {
      errorstate = SDMMC_CmdSetRelAdd(hsd->Instance, &sd_rca);
 800ccbc:	687b      	ldr	r3, [r7, #4]
 800ccbe:	681b      	ldr	r3, [r3, #0]
 800ccc0:	f107 020a 	add.w	r2, r7, #10
 800ccc4:	4611      	mov	r1, r2
 800ccc6:	4618      	mov	r0, r3
 800ccc8:	f003 ff6e 	bl	8010ba8 <SDMMC_CmdSetRelAdd>
 800cccc:	63b8      	str	r0, [r7, #56]	@ 0x38
      if (errorstate != HAL_SD_ERROR_NONE)
 800ccce:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ccd0:	2b00      	cmp	r3, #0
 800ccd2:	d001      	beq.n	800ccd8 <SD_InitCard+0xb4>
      {
        return errorstate;
 800ccd4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ccd6:	e06f      	b.n	800cdb8 <SD_InitCard+0x194>
      }
      if ((HAL_GetTick() - tickstart) >=  SDMMC_CMDTIMEOUT)
 800ccd8:	f7f6 f952 	bl	8002f80 <HAL_GetTick>
 800ccdc:	4602      	mov	r2, r0
 800ccde:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800cce0:	1ad3      	subs	r3, r2, r3
 800cce2:	f241 3287 	movw	r2, #4999	@ 0x1387
 800cce6:	4293      	cmp	r3, r2
 800cce8:	d902      	bls.n	800ccf0 <SD_InitCard+0xcc>
      {
        return HAL_SD_ERROR_TIMEOUT;
 800ccea:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 800ccee:	e063      	b.n	800cdb8 <SD_InitCard+0x194>
    while (sd_rca == 0U)
 800ccf0:	897b      	ldrh	r3, [r7, #10]
 800ccf2:	2b00      	cmp	r3, #0
 800ccf4:	d0e2      	beq.n	800ccbc <SD_InitCard+0x98>
      }
    }
  }
  if (hsd->SdCard.CardType != CARD_SECURED)
 800ccf6:	687b      	ldr	r3, [r7, #4]
 800ccf8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800ccfa:	2b03      	cmp	r3, #3
 800ccfc:	d036      	beq.n	800cd6c <SD_InitCard+0x148>
  {
    /* Get the SD card RCA */
    hsd->SdCard.RelCardAdd = sd_rca;
 800ccfe:	897b      	ldrh	r3, [r7, #10]
 800cd00:	461a      	mov	r2, r3
 800cd02:	687b      	ldr	r3, [r7, #4]
 800cd04:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Send CMD9 SEND_CSD with argument as card's RCA */
    errorstate = SDMMC_CmdSendCSD(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 800cd06:	687b      	ldr	r3, [r7, #4]
 800cd08:	681a      	ldr	r2, [r3, #0]
 800cd0a:	687b      	ldr	r3, [r7, #4]
 800cd0c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800cd0e:	041b      	lsls	r3, r3, #16
 800cd10:	4619      	mov	r1, r3
 800cd12:	4610      	mov	r0, r2
 800cd14:	f003 ff28 	bl	8010b68 <SDMMC_CmdSendCSD>
 800cd18:	63b8      	str	r0, [r7, #56]	@ 0x38
    if (errorstate != HAL_SD_ERROR_NONE)
 800cd1a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800cd1c:	2b00      	cmp	r3, #0
 800cd1e:	d001      	beq.n	800cd24 <SD_InitCard+0x100>
    {
      return errorstate;
 800cd20:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800cd22:	e049      	b.n	800cdb8 <SD_InitCard+0x194>
    }
    else
    {
      /* Get Card Specific Data */
      hsd->CSD[0U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1);
 800cd24:	687b      	ldr	r3, [r7, #4]
 800cd26:	681b      	ldr	r3, [r3, #0]
 800cd28:	2100      	movs	r1, #0
 800cd2a:	4618      	mov	r0, r3
 800cd2c:	f003 fce9 	bl	8010702 <SDMMC_GetResponse>
 800cd30:	4602      	mov	r2, r0
 800cd32:	687b      	ldr	r3, [r7, #4]
 800cd34:	65da      	str	r2, [r3, #92]	@ 0x5c
      hsd->CSD[1U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP2);
 800cd36:	687b      	ldr	r3, [r7, #4]
 800cd38:	681b      	ldr	r3, [r3, #0]
 800cd3a:	2104      	movs	r1, #4
 800cd3c:	4618      	mov	r0, r3
 800cd3e:	f003 fce0 	bl	8010702 <SDMMC_GetResponse>
 800cd42:	4602      	mov	r2, r0
 800cd44:	687b      	ldr	r3, [r7, #4]
 800cd46:	661a      	str	r2, [r3, #96]	@ 0x60
      hsd->CSD[2U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP3);
 800cd48:	687b      	ldr	r3, [r7, #4]
 800cd4a:	681b      	ldr	r3, [r3, #0]
 800cd4c:	2108      	movs	r1, #8
 800cd4e:	4618      	mov	r0, r3
 800cd50:	f003 fcd7 	bl	8010702 <SDMMC_GetResponse>
 800cd54:	4602      	mov	r2, r0
 800cd56:	687b      	ldr	r3, [r7, #4]
 800cd58:	665a      	str	r2, [r3, #100]	@ 0x64
      hsd->CSD[3U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP4);
 800cd5a:	687b      	ldr	r3, [r7, #4]
 800cd5c:	681b      	ldr	r3, [r3, #0]
 800cd5e:	210c      	movs	r1, #12
 800cd60:	4618      	mov	r0, r3
 800cd62:	f003 fcce 	bl	8010702 <SDMMC_GetResponse>
 800cd66:	4602      	mov	r2, r0
 800cd68:	687b      	ldr	r3, [r7, #4]
 800cd6a:	669a      	str	r2, [r3, #104]	@ 0x68
    }
  }

  /* Get the Card Class */
  hsd->SdCard.Class = (SDMMC_GetResponse(hsd->Instance, SDMMC_RESP2) >> 20U);
 800cd6c:	687b      	ldr	r3, [r7, #4]
 800cd6e:	681b      	ldr	r3, [r3, #0]
 800cd70:	2104      	movs	r1, #4
 800cd72:	4618      	mov	r0, r3
 800cd74:	f003 fcc5 	bl	8010702 <SDMMC_GetResponse>
 800cd78:	4603      	mov	r3, r0
 800cd7a:	0d1a      	lsrs	r2, r3, #20
 800cd7c:	687b      	ldr	r3, [r7, #4]
 800cd7e:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Get CSD parameters */
  if (HAL_SD_GetCardCSD(hsd, &CSD) != HAL_OK)
 800cd80:	f107 030c 	add.w	r3, r7, #12
 800cd84:	4619      	mov	r1, r3
 800cd86:	6878      	ldr	r0, [r7, #4]
 800cd88:	f7ff fb8c 	bl	800c4a4 <HAL_SD_GetCardCSD>
 800cd8c:	4603      	mov	r3, r0
 800cd8e:	2b00      	cmp	r3, #0
 800cd90:	d002      	beq.n	800cd98 <SD_InitCard+0x174>
  {
    return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 800cd92:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 800cd96:	e00f      	b.n	800cdb8 <SD_InitCard+0x194>
  }

  /* Select the Card */
  errorstate = SDMMC_CmdSelDesel(hsd->Instance, (uint32_t)(((uint32_t)hsd->SdCard.RelCardAdd) << 16U));
 800cd98:	687b      	ldr	r3, [r7, #4]
 800cd9a:	681a      	ldr	r2, [r3, #0]
 800cd9c:	687b      	ldr	r3, [r7, #4]
 800cd9e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800cda0:	041b      	lsls	r3, r3, #16
 800cda2:	4619      	mov	r1, r3
 800cda4:	4610      	mov	r0, r2
 800cda6:	f003 fdd7 	bl	8010958 <SDMMC_CmdSelDesel>
 800cdaa:	63b8      	str	r0, [r7, #56]	@ 0x38
  if (errorstate != HAL_SD_ERROR_NONE)
 800cdac:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800cdae:	2b00      	cmp	r3, #0
 800cdb0:	d001      	beq.n	800cdb6 <SD_InitCard+0x192>
  {
    return errorstate;
 800cdb2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800cdb4:	e000      	b.n	800cdb8 <SD_InitCard+0x194>
  }

  /* All cards are initialized */
  return HAL_SD_ERROR_NONE;
 800cdb6:	2300      	movs	r3, #0
}
 800cdb8:	4618      	mov	r0, r3
 800cdba:	3740      	adds	r7, #64	@ 0x40
 800cdbc:	46bd      	mov	sp, r7
 800cdbe:	bd80      	pop	{r7, pc}

0800cdc0 <SD_PowerON>:
  *         in the SD handle.
  * @param  hsd: Pointer to SD handle
  * @retval error state
  */
static uint32_t SD_PowerON(SD_HandleTypeDef *hsd)
{
 800cdc0:	b580      	push	{r7, lr}
 800cdc2:	b086      	sub	sp, #24
 800cdc4:	af00      	add	r7, sp, #0
 800cdc6:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 800cdc8:	2300      	movs	r3, #0
 800cdca:	60bb      	str	r3, [r7, #8]
  uint32_t response = 0U;
 800cdcc:	2300      	movs	r3, #0
 800cdce:	617b      	str	r3, [r7, #20]
  uint32_t validvoltage = 0U;
 800cdd0:	2300      	movs	r3, #0
 800cdd2:	613b      	str	r3, [r7, #16]
#if (USE_SD_TRANSCEIVER != 0U)
  uint32_t tickstart = HAL_GetTick();
#endif /* USE_SD_TRANSCEIVER  */

  /* CMD0: GO_IDLE_STATE */
  errorstate = SDMMC_CmdGoIdleState(hsd->Instance);
 800cdd4:	687b      	ldr	r3, [r7, #4]
 800cdd6:	681b      	ldr	r3, [r3, #0]
 800cdd8:	4618      	mov	r0, r3
 800cdda:	f003 fde0 	bl	801099e <SDMMC_CmdGoIdleState>
 800cdde:	60f8      	str	r0, [r7, #12]
  if (errorstate != HAL_SD_ERROR_NONE)
 800cde0:	68fb      	ldr	r3, [r7, #12]
 800cde2:	2b00      	cmp	r3, #0
 800cde4:	d001      	beq.n	800cdea <SD_PowerON+0x2a>
  {
    return errorstate;
 800cde6:	68fb      	ldr	r3, [r7, #12]
 800cde8:	e072      	b.n	800ced0 <SD_PowerON+0x110>
  }

  /* CMD8: SEND_IF_COND: Command available only on V2.0 cards */
  errorstate = SDMMC_CmdOperCond(hsd->Instance);
 800cdea:	687b      	ldr	r3, [r7, #4]
 800cdec:	681b      	ldr	r3, [r3, #0]
 800cdee:	4618      	mov	r0, r3
 800cdf0:	f003 fdf3 	bl	80109da <SDMMC_CmdOperCond>
 800cdf4:	60f8      	str	r0, [r7, #12]
  if (errorstate == SDMMC_ERROR_TIMEOUT) /* No response to CMD8 */
 800cdf6:	68fb      	ldr	r3, [r7, #12]
 800cdf8:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800cdfc:	d10d      	bne.n	800ce1a <SD_PowerON+0x5a>
  {
    hsd->SdCard.CardVersion = CARD_V1_X;
 800cdfe:	687b      	ldr	r3, [r7, #4]
 800ce00:	2200      	movs	r2, #0
 800ce02:	63da      	str	r2, [r3, #60]	@ 0x3c
    /* CMD0: GO_IDLE_STATE */
    errorstate = SDMMC_CmdGoIdleState(hsd->Instance);
 800ce04:	687b      	ldr	r3, [r7, #4]
 800ce06:	681b      	ldr	r3, [r3, #0]
 800ce08:	4618      	mov	r0, r3
 800ce0a:	f003 fdc8 	bl	801099e <SDMMC_CmdGoIdleState>
 800ce0e:	60f8      	str	r0, [r7, #12]
    if (errorstate != HAL_SD_ERROR_NONE)
 800ce10:	68fb      	ldr	r3, [r7, #12]
 800ce12:	2b00      	cmp	r3, #0
 800ce14:	d004      	beq.n	800ce20 <SD_PowerON+0x60>
    {
      return errorstate;
 800ce16:	68fb      	ldr	r3, [r7, #12]
 800ce18:	e05a      	b.n	800ced0 <SD_PowerON+0x110>
    }

  }
  else
  {
    hsd->SdCard.CardVersion = CARD_V2_X;
 800ce1a:	687b      	ldr	r3, [r7, #4]
 800ce1c:	2201      	movs	r2, #1
 800ce1e:	63da      	str	r2, [r3, #60]	@ 0x3c
  }

  if (hsd->SdCard.CardVersion == CARD_V2_X)
 800ce20:	687b      	ldr	r3, [r7, #4]
 800ce22:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800ce24:	2b01      	cmp	r3, #1
 800ce26:	d137      	bne.n	800ce98 <SD_PowerON+0xd8>
  {
    /* SEND CMD55 APP_CMD with RCA as 0 */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, 0);
 800ce28:	687b      	ldr	r3, [r7, #4]
 800ce2a:	681b      	ldr	r3, [r3, #0]
 800ce2c:	2100      	movs	r1, #0
 800ce2e:	4618      	mov	r0, r3
 800ce30:	f003 fdf3 	bl	8010a1a <SDMMC_CmdAppCommand>
 800ce34:	60f8      	str	r0, [r7, #12]
    if (errorstate != HAL_SD_ERROR_NONE)
 800ce36:	68fb      	ldr	r3, [r7, #12]
 800ce38:	2b00      	cmp	r3, #0
 800ce3a:	d02d      	beq.n	800ce98 <SD_PowerON+0xd8>
    {
      return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 800ce3c:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 800ce40:	e046      	b.n	800ced0 <SD_PowerON+0x110>
  /* SD CARD */
  /* Send ACMD41 SD_APP_OP_COND with Argument 0x80100000 */
  while ((count < SDMMC_MAX_VOLT_TRIAL) && (validvoltage == 0U))
  {
    /* SEND CMD55 APP_CMD with RCA as 0 */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, 0);
 800ce42:	687b      	ldr	r3, [r7, #4]
 800ce44:	681b      	ldr	r3, [r3, #0]
 800ce46:	2100      	movs	r1, #0
 800ce48:	4618      	mov	r0, r3
 800ce4a:	f003 fde6 	bl	8010a1a <SDMMC_CmdAppCommand>
 800ce4e:	60f8      	str	r0, [r7, #12]
    if (errorstate != HAL_SD_ERROR_NONE)
 800ce50:	68fb      	ldr	r3, [r7, #12]
 800ce52:	2b00      	cmp	r3, #0
 800ce54:	d001      	beq.n	800ce5a <SD_PowerON+0x9a>
    {
      return errorstate;
 800ce56:	68fb      	ldr	r3, [r7, #12]
 800ce58:	e03a      	b.n	800ced0 <SD_PowerON+0x110>
    }

    /* Send CMD41 */
    errorstate = SDMMC_CmdAppOperCommand(hsd->Instance, SDMMC_VOLTAGE_WINDOW_SD | SDMMC_HIGH_CAPACITY |
 800ce5a:	687b      	ldr	r3, [r7, #4]
 800ce5c:	681b      	ldr	r3, [r3, #0]
 800ce5e:	491e      	ldr	r1, [pc, #120]	@ (800ced8 <SD_PowerON+0x118>)
 800ce60:	4618      	mov	r0, r3
 800ce62:	f003 fdfd 	bl	8010a60 <SDMMC_CmdAppOperCommand>
 800ce66:	60f8      	str	r0, [r7, #12]
                                         SD_SWITCH_1_8V_CAPACITY);
    if (errorstate != HAL_SD_ERROR_NONE)
 800ce68:	68fb      	ldr	r3, [r7, #12]
 800ce6a:	2b00      	cmp	r3, #0
 800ce6c:	d002      	beq.n	800ce74 <SD_PowerON+0xb4>
    {
      return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 800ce6e:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 800ce72:	e02d      	b.n	800ced0 <SD_PowerON+0x110>
    }

    /* Get command response */
    response = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1);
 800ce74:	687b      	ldr	r3, [r7, #4]
 800ce76:	681b      	ldr	r3, [r3, #0]
 800ce78:	2100      	movs	r1, #0
 800ce7a:	4618      	mov	r0, r3
 800ce7c:	f003 fc41 	bl	8010702 <SDMMC_GetResponse>
 800ce80:	6178      	str	r0, [r7, #20]

    /* Get operating voltage*/
    validvoltage = (((response >> 31U) == 1U) ? 1U : 0U);
 800ce82:	697b      	ldr	r3, [r7, #20]
 800ce84:	0fdb      	lsrs	r3, r3, #31
 800ce86:	2b01      	cmp	r3, #1
 800ce88:	d101      	bne.n	800ce8e <SD_PowerON+0xce>
 800ce8a:	2301      	movs	r3, #1
 800ce8c:	e000      	b.n	800ce90 <SD_PowerON+0xd0>
 800ce8e:	2300      	movs	r3, #0
 800ce90:	613b      	str	r3, [r7, #16]

    count++;
 800ce92:	68bb      	ldr	r3, [r7, #8]
 800ce94:	3301      	adds	r3, #1
 800ce96:	60bb      	str	r3, [r7, #8]
  while ((count < SDMMC_MAX_VOLT_TRIAL) && (validvoltage == 0U))
 800ce98:	68bb      	ldr	r3, [r7, #8]
 800ce9a:	f64f 72fe 	movw	r2, #65534	@ 0xfffe
 800ce9e:	4293      	cmp	r3, r2
 800cea0:	d802      	bhi.n	800cea8 <SD_PowerON+0xe8>
 800cea2:	693b      	ldr	r3, [r7, #16]
 800cea4:	2b00      	cmp	r3, #0
 800cea6:	d0cc      	beq.n	800ce42 <SD_PowerON+0x82>
  }

  if (count >= SDMMC_MAX_VOLT_TRIAL)
 800cea8:	68bb      	ldr	r3, [r7, #8]
 800ceaa:	f64f 72fe 	movw	r2, #65534	@ 0xfffe
 800ceae:	4293      	cmp	r3, r2
 800ceb0:	d902      	bls.n	800ceb8 <SD_PowerON+0xf8>
  {
    return HAL_SD_ERROR_INVALID_VOLTRANGE;
 800ceb2:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800ceb6:	e00b      	b.n	800ced0 <SD_PowerON+0x110>
  }

  /* Set default card type */
  hsd->SdCard.CardType = CARD_SDSC;
 800ceb8:	687b      	ldr	r3, [r7, #4]
 800ceba:	2200      	movs	r2, #0
 800cebc:	639a      	str	r2, [r3, #56]	@ 0x38

  if ((response & SDMMC_HIGH_CAPACITY) == SDMMC_HIGH_CAPACITY)
 800cebe:	697b      	ldr	r3, [r7, #20]
 800cec0:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 800cec4:	2b00      	cmp	r3, #0
 800cec6:	d002      	beq.n	800cece <SD_PowerON+0x10e>
  {
    hsd->SdCard.CardType = CARD_SDHC_SDXC;
 800cec8:	687b      	ldr	r3, [r7, #4]
 800ceca:	2201      	movs	r2, #1
 800cecc:	639a      	str	r2, [r3, #56]	@ 0x38
      }
    }
#endif /* USE_SD_TRANSCEIVER  */
  }

  return HAL_SD_ERROR_NONE;
 800cece:	2300      	movs	r3, #0
}
 800ced0:	4618      	mov	r0, r3
 800ced2:	3718      	adds	r7, #24
 800ced4:	46bd      	mov	sp, r7
 800ced6:	bd80      	pop	{r7, pc}
 800ced8:	c1100000 	.word	0xc1100000

0800cedc <SD_SendSDStatus>:
  * @param  pSDstatus: Pointer to the buffer that will contain the SD card status
  *         SD Status register)
  * @retval error state
  */
static uint32_t SD_SendSDStatus(SD_HandleTypeDef *hsd, uint32_t *pSDstatus)
{
 800cedc:	b580      	push	{r7, lr}
 800cede:	b08c      	sub	sp, #48	@ 0x30
 800cee0:	af00      	add	r7, sp, #0
 800cee2:	6078      	str	r0, [r7, #4]
 800cee4:	6039      	str	r1, [r7, #0]
  SDMMC_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t tickstart = HAL_GetTick();
 800cee6:	f7f6 f84b 	bl	8002f80 <HAL_GetTick>
 800ceea:	6278      	str	r0, [r7, #36]	@ 0x24
  uint32_t count;
  uint32_t *pData = pSDstatus;
 800ceec:	683b      	ldr	r3, [r7, #0]
 800ceee:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Check SD response */
  if ((SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1) & SDMMC_CARD_LOCKED) == SDMMC_CARD_LOCKED)
 800cef0:	687b      	ldr	r3, [r7, #4]
 800cef2:	681b      	ldr	r3, [r3, #0]
 800cef4:	2100      	movs	r1, #0
 800cef6:	4618      	mov	r0, r3
 800cef8:	f003 fc03 	bl	8010702 <SDMMC_GetResponse>
 800cefc:	4603      	mov	r3, r0
 800cefe:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800cf02:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800cf06:	d102      	bne.n	800cf0e <SD_SendSDStatus+0x32>
  {
    return HAL_SD_ERROR_LOCK_UNLOCK_FAILED;
 800cf08:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 800cf0c:	e0b0      	b.n	800d070 <SD_SendSDStatus+0x194>
  }

  /* Set block size for card if it is not equal to current block size for card */
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, 64U);
 800cf0e:	687b      	ldr	r3, [r7, #4]
 800cf10:	681b      	ldr	r3, [r3, #0]
 800cf12:	2140      	movs	r1, #64	@ 0x40
 800cf14:	4618      	mov	r0, r3
 800cf16:	f003 fc33 	bl	8010780 <SDMMC_CmdBlockLength>
 800cf1a:	6238      	str	r0, [r7, #32]
  if (errorstate != HAL_SD_ERROR_NONE)
 800cf1c:	6a3b      	ldr	r3, [r7, #32]
 800cf1e:	2b00      	cmp	r3, #0
 800cf20:	d005      	beq.n	800cf2e <SD_SendSDStatus+0x52>
  {
    hsd->ErrorCode |= HAL_SD_ERROR_NONE;
 800cf22:	687b      	ldr	r3, [r7, #4]
 800cf24:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800cf26:	687b      	ldr	r3, [r7, #4]
 800cf28:	635a      	str	r2, [r3, #52]	@ 0x34
    return errorstate;
 800cf2a:	6a3b      	ldr	r3, [r7, #32]
 800cf2c:	e0a0      	b.n	800d070 <SD_SendSDStatus+0x194>
  }

  /* Send CMD55 */
  errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 800cf2e:	687b      	ldr	r3, [r7, #4]
 800cf30:	681a      	ldr	r2, [r3, #0]
 800cf32:	687b      	ldr	r3, [r7, #4]
 800cf34:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800cf36:	041b      	lsls	r3, r3, #16
 800cf38:	4619      	mov	r1, r3
 800cf3a:	4610      	mov	r0, r2
 800cf3c:	f003 fd6d 	bl	8010a1a <SDMMC_CmdAppCommand>
 800cf40:	6238      	str	r0, [r7, #32]
  if (errorstate != HAL_SD_ERROR_NONE)
 800cf42:	6a3b      	ldr	r3, [r7, #32]
 800cf44:	2b00      	cmp	r3, #0
 800cf46:	d005      	beq.n	800cf54 <SD_SendSDStatus+0x78>
  {
    hsd->ErrorCode |= HAL_SD_ERROR_NONE;
 800cf48:	687b      	ldr	r3, [r7, #4]
 800cf4a:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800cf4c:	687b      	ldr	r3, [r7, #4]
 800cf4e:	635a      	str	r2, [r3, #52]	@ 0x34
    return errorstate;
 800cf50:	6a3b      	ldr	r3, [r7, #32]
 800cf52:	e08d      	b.n	800d070 <SD_SendSDStatus+0x194>
  }

  /* Configure the SD DPSM (Data Path State Machine) */
  config.DataTimeOut   = SDMMC_DATATIMEOUT;
 800cf54:	f04f 33ff 	mov.w	r3, #4294967295
 800cf58:	60bb      	str	r3, [r7, #8]
  config.DataLength    = 64U;
 800cf5a:	2340      	movs	r3, #64	@ 0x40
 800cf5c:	60fb      	str	r3, [r7, #12]
  config.DataBlockSize = SDMMC_DATABLOCK_SIZE_64B;
 800cf5e:	2360      	movs	r3, #96	@ 0x60
 800cf60:	613b      	str	r3, [r7, #16]
  config.TransferDir   = SDMMC_TRANSFER_DIR_TO_SDMMC;
 800cf62:	2302      	movs	r3, #2
 800cf64:	617b      	str	r3, [r7, #20]
  config.TransferMode  = SDMMC_TRANSFER_MODE_BLOCK;
 800cf66:	2300      	movs	r3, #0
 800cf68:	61bb      	str	r3, [r7, #24]
  config.DPSM          = SDMMC_DPSM_ENABLE;
 800cf6a:	2301      	movs	r3, #1
 800cf6c:	61fb      	str	r3, [r7, #28]
  (void)SDMMC_ConfigData(hsd->Instance, &config);
 800cf6e:	687b      	ldr	r3, [r7, #4]
 800cf70:	681b      	ldr	r3, [r3, #0]
 800cf72:	f107 0208 	add.w	r2, r7, #8
 800cf76:	4611      	mov	r1, r2
 800cf78:	4618      	mov	r0, r3
 800cf7a:	f003 fbd5 	bl	8010728 <SDMMC_ConfigData>

  /* Send ACMD13 (SD_APP_STAUS)  with argument as card's RCA */
  errorstate = SDMMC_CmdStatusRegister(hsd->Instance);
 800cf7e:	687b      	ldr	r3, [r7, #4]
 800cf80:	681b      	ldr	r3, [r3, #0]
 800cf82:	4618      	mov	r0, r3
 800cf84:	f003 fe55 	bl	8010c32 <SDMMC_CmdStatusRegister>
 800cf88:	6238      	str	r0, [r7, #32]
  if (errorstate != HAL_SD_ERROR_NONE)
 800cf8a:	6a3b      	ldr	r3, [r7, #32]
 800cf8c:	2b00      	cmp	r3, #0
 800cf8e:	d02b      	beq.n	800cfe8 <SD_SendSDStatus+0x10c>
  {
    hsd->ErrorCode |= HAL_SD_ERROR_NONE;
 800cf90:	687b      	ldr	r3, [r7, #4]
 800cf92:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800cf94:	687b      	ldr	r3, [r7, #4]
 800cf96:	635a      	str	r2, [r3, #52]	@ 0x34
    return errorstate;
 800cf98:	6a3b      	ldr	r3, [r7, #32]
 800cf9a:	e069      	b.n	800d070 <SD_SendSDStatus+0x194>
  }

  /* Get status data */
  while (!__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXOVERR | SDMMC_FLAG_DCRCFAIL | SDMMC_FLAG_DTIMEOUT | SDMMC_FLAG_DATAEND))
  {
    if (__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXFIFOHF))
 800cf9c:	687b      	ldr	r3, [r7, #4]
 800cf9e:	681b      	ldr	r3, [r3, #0]
 800cfa0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800cfa2:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800cfa6:	2b00      	cmp	r3, #0
 800cfa8:	d013      	beq.n	800cfd2 <SD_SendSDStatus+0xf6>
    {
      for (count = 0U; count < 8U; count++)
 800cfaa:	2300      	movs	r3, #0
 800cfac:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800cfae:	e00d      	b.n	800cfcc <SD_SendSDStatus+0xf0>
      {
        *pData = SDMMC_ReadFIFO(hsd->Instance);
 800cfb0:	687b      	ldr	r3, [r7, #4]
 800cfb2:	681b      	ldr	r3, [r3, #0]
 800cfb4:	4618      	mov	r0, r3
 800cfb6:	f003 fb2f 	bl	8010618 <SDMMC_ReadFIFO>
 800cfba:	4602      	mov	r2, r0
 800cfbc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800cfbe:	601a      	str	r2, [r3, #0]
        pData++;
 800cfc0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800cfc2:	3304      	adds	r3, #4
 800cfc4:	62bb      	str	r3, [r7, #40]	@ 0x28
      for (count = 0U; count < 8U; count++)
 800cfc6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800cfc8:	3301      	adds	r3, #1
 800cfca:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800cfcc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800cfce:	2b07      	cmp	r3, #7
 800cfd0:	d9ee      	bls.n	800cfb0 <SD_SendSDStatus+0xd4>
      }
    }

    if ((HAL_GetTick() - tickstart) >=  SDMMC_DATATIMEOUT)
 800cfd2:	f7f5 ffd5 	bl	8002f80 <HAL_GetTick>
 800cfd6:	4602      	mov	r2, r0
 800cfd8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800cfda:	1ad3      	subs	r3, r2, r3
 800cfdc:	f1b3 3fff 	cmp.w	r3, #4294967295
 800cfe0:	d102      	bne.n	800cfe8 <SD_SendSDStatus+0x10c>
    {
      return HAL_SD_ERROR_TIMEOUT;
 800cfe2:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 800cfe6:	e043      	b.n	800d070 <SD_SendSDStatus+0x194>
  while (!__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXOVERR | SDMMC_FLAG_DCRCFAIL | SDMMC_FLAG_DTIMEOUT | SDMMC_FLAG_DATAEND))
 800cfe8:	687b      	ldr	r3, [r7, #4]
 800cfea:	681b      	ldr	r3, [r3, #0]
 800cfec:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800cfee:	f403 7395 	and.w	r3, r3, #298	@ 0x12a
 800cff2:	2b00      	cmp	r3, #0
 800cff4:	d0d2      	beq.n	800cf9c <SD_SendSDStatus+0xc0>
    }
  }

  if (__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DTIMEOUT))
 800cff6:	687b      	ldr	r3, [r7, #4]
 800cff8:	681b      	ldr	r3, [r3, #0]
 800cffa:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800cffc:	f003 0308 	and.w	r3, r3, #8
 800d000:	2b00      	cmp	r3, #0
 800d002:	d001      	beq.n	800d008 <SD_SendSDStatus+0x12c>
  {
    return HAL_SD_ERROR_DATA_TIMEOUT;
 800d004:	2308      	movs	r3, #8
 800d006:	e033      	b.n	800d070 <SD_SendSDStatus+0x194>
  }
  else if (__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DCRCFAIL))
 800d008:	687b      	ldr	r3, [r7, #4]
 800d00a:	681b      	ldr	r3, [r3, #0]
 800d00c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800d00e:	f003 0302 	and.w	r3, r3, #2
 800d012:	2b00      	cmp	r3, #0
 800d014:	d001      	beq.n	800d01a <SD_SendSDStatus+0x13e>
  {
    return HAL_SD_ERROR_DATA_CRC_FAIL;
 800d016:	2302      	movs	r3, #2
 800d018:	e02a      	b.n	800d070 <SD_SendSDStatus+0x194>
  }
  else if (__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXOVERR))
 800d01a:	687b      	ldr	r3, [r7, #4]
 800d01c:	681b      	ldr	r3, [r3, #0]
 800d01e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800d020:	f003 0320 	and.w	r3, r3, #32
 800d024:	2b00      	cmp	r3, #0
 800d026:	d017      	beq.n	800d058 <SD_SendSDStatus+0x17c>
  {
    return HAL_SD_ERROR_RX_OVERRUN;
 800d028:	2320      	movs	r3, #32
 800d02a:	e021      	b.n	800d070 <SD_SendSDStatus+0x194>
    /* Nothing to do */
  }

  while ((__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DPSMACT)))
  {
    *pData = SDMMC_ReadFIFO(hsd->Instance);
 800d02c:	687b      	ldr	r3, [r7, #4]
 800d02e:	681b      	ldr	r3, [r3, #0]
 800d030:	4618      	mov	r0, r3
 800d032:	f003 faf1 	bl	8010618 <SDMMC_ReadFIFO>
 800d036:	4602      	mov	r2, r0
 800d038:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d03a:	601a      	str	r2, [r3, #0]
    pData++;
 800d03c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d03e:	3304      	adds	r3, #4
 800d040:	62bb      	str	r3, [r7, #40]	@ 0x28

    if ((HAL_GetTick() - tickstart) >=  SDMMC_DATATIMEOUT)
 800d042:	f7f5 ff9d 	bl	8002f80 <HAL_GetTick>
 800d046:	4602      	mov	r2, r0
 800d048:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d04a:	1ad3      	subs	r3, r2, r3
 800d04c:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d050:	d102      	bne.n	800d058 <SD_SendSDStatus+0x17c>
    {
      return HAL_SD_ERROR_TIMEOUT;
 800d052:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 800d056:	e00b      	b.n	800d070 <SD_SendSDStatus+0x194>
  while ((__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DPSMACT)))
 800d058:	687b      	ldr	r3, [r7, #4]
 800d05a:	681b      	ldr	r3, [r3, #0]
 800d05c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800d05e:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800d062:	2b00      	cmp	r3, #0
 800d064:	d1e2      	bne.n	800d02c <SD_SendSDStatus+0x150>
    }
  }

  /* Clear all the static status flags*/
  __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_DATA_FLAGS);
 800d066:	687b      	ldr	r3, [r7, #4]
 800d068:	681b      	ldr	r3, [r3, #0]
 800d06a:	4a03      	ldr	r2, [pc, #12]	@ (800d078 <SD_SendSDStatus+0x19c>)
 800d06c:	639a      	str	r2, [r3, #56]	@ 0x38

  return HAL_SD_ERROR_NONE;
 800d06e:	2300      	movs	r3, #0
}
 800d070:	4618      	mov	r0, r3
 800d072:	3730      	adds	r7, #48	@ 0x30
 800d074:	46bd      	mov	sp, r7
 800d076:	bd80      	pop	{r7, pc}
 800d078:	18000f3a 	.word	0x18000f3a

0800d07c <SD_SendStatus>:
  * @param  pCardStatus: pointer to the buffer that will contain the SD card
  *         status (Card Status register)
  * @retval error state
  */
static uint32_t SD_SendStatus(SD_HandleTypeDef *hsd, uint32_t *pCardStatus)
{
 800d07c:	b580      	push	{r7, lr}
 800d07e:	b084      	sub	sp, #16
 800d080:	af00      	add	r7, sp, #0
 800d082:	6078      	str	r0, [r7, #4]
 800d084:	6039      	str	r1, [r7, #0]
  uint32_t errorstate;

  if (pCardStatus == NULL)
 800d086:	683b      	ldr	r3, [r7, #0]
 800d088:	2b00      	cmp	r3, #0
 800d08a:	d102      	bne.n	800d092 <SD_SendStatus+0x16>
  {
    return HAL_SD_ERROR_PARAM;
 800d08c:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 800d090:	e018      	b.n	800d0c4 <SD_SendStatus+0x48>
  }

  /* Send Status command */
  errorstate = SDMMC_CmdSendStatus(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 800d092:	687b      	ldr	r3, [r7, #4]
 800d094:	681a      	ldr	r2, [r3, #0]
 800d096:	687b      	ldr	r3, [r7, #4]
 800d098:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800d09a:	041b      	lsls	r3, r3, #16
 800d09c:	4619      	mov	r1, r3
 800d09e:	4610      	mov	r0, r2
 800d0a0:	f003 fda4 	bl	8010bec <SDMMC_CmdSendStatus>
 800d0a4:	60f8      	str	r0, [r7, #12]
  if (errorstate != HAL_SD_ERROR_NONE)
 800d0a6:	68fb      	ldr	r3, [r7, #12]
 800d0a8:	2b00      	cmp	r3, #0
 800d0aa:	d001      	beq.n	800d0b0 <SD_SendStatus+0x34>
  {
    return errorstate;
 800d0ac:	68fb      	ldr	r3, [r7, #12]
 800d0ae:	e009      	b.n	800d0c4 <SD_SendStatus+0x48>
  }

  /* Get SD card status */
  *pCardStatus = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1);
 800d0b0:	687b      	ldr	r3, [r7, #4]
 800d0b2:	681b      	ldr	r3, [r3, #0]
 800d0b4:	2100      	movs	r1, #0
 800d0b6:	4618      	mov	r0, r3
 800d0b8:	f003 fb23 	bl	8010702 <SDMMC_GetResponse>
 800d0bc:	4602      	mov	r2, r0
 800d0be:	683b      	ldr	r3, [r7, #0]
 800d0c0:	601a      	str	r2, [r3, #0]

  return HAL_SD_ERROR_NONE;
 800d0c2:	2300      	movs	r3, #0
}
 800d0c4:	4618      	mov	r0, r3
 800d0c6:	3710      	adds	r7, #16
 800d0c8:	46bd      	mov	sp, r7
 800d0ca:	bd80      	pop	{r7, pc}

0800d0cc <SD_WideBus_Enable>:
  * @brief  Enables the SDMMC wide bus mode.
  * @param  hsd: pointer to SD handle
  * @retval error state
  */
static uint32_t SD_WideBus_Enable(SD_HandleTypeDef *hsd)
{
 800d0cc:	b580      	push	{r7, lr}
 800d0ce:	b086      	sub	sp, #24
 800d0d0:	af00      	add	r7, sp, #0
 800d0d2:	6078      	str	r0, [r7, #4]
  uint32_t scr[2U] = {0UL, 0UL};
 800d0d4:	2300      	movs	r3, #0
 800d0d6:	60fb      	str	r3, [r7, #12]
 800d0d8:	2300      	movs	r3, #0
 800d0da:	613b      	str	r3, [r7, #16]
  uint32_t errorstate;

  if ((SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1) & SDMMC_CARD_LOCKED) == SDMMC_CARD_LOCKED)
 800d0dc:	687b      	ldr	r3, [r7, #4]
 800d0de:	681b      	ldr	r3, [r3, #0]
 800d0e0:	2100      	movs	r1, #0
 800d0e2:	4618      	mov	r0, r3
 800d0e4:	f003 fb0d 	bl	8010702 <SDMMC_GetResponse>
 800d0e8:	4603      	mov	r3, r0
 800d0ea:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800d0ee:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800d0f2:	d102      	bne.n	800d0fa <SD_WideBus_Enable+0x2e>
  {
    return HAL_SD_ERROR_LOCK_UNLOCK_FAILED;
 800d0f4:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 800d0f8:	e02f      	b.n	800d15a <SD_WideBus_Enable+0x8e>
  }

  /* Get SCR Register */
  errorstate = SD_FindSCR(hsd, scr);
 800d0fa:	f107 030c 	add.w	r3, r7, #12
 800d0fe:	4619      	mov	r1, r3
 800d100:	6878      	ldr	r0, [r7, #4]
 800d102:	f000 f879 	bl	800d1f8 <SD_FindSCR>
 800d106:	6178      	str	r0, [r7, #20]
  if (errorstate != HAL_SD_ERROR_NONE)
 800d108:	697b      	ldr	r3, [r7, #20]
 800d10a:	2b00      	cmp	r3, #0
 800d10c:	d001      	beq.n	800d112 <SD_WideBus_Enable+0x46>
  {
    return errorstate;
 800d10e:	697b      	ldr	r3, [r7, #20]
 800d110:	e023      	b.n	800d15a <SD_WideBus_Enable+0x8e>
  }

  /* If requested card supports wide bus operation */
  if ((scr[1U] & SDMMC_WIDE_BUS_SUPPORT) != SDMMC_ALLZERO)
 800d112:	693b      	ldr	r3, [r7, #16]
 800d114:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800d118:	2b00      	cmp	r3, #0
 800d11a:	d01c      	beq.n	800d156 <SD_WideBus_Enable+0x8a>
  {
    /* Send CMD55 APP_CMD with argument as card's RCA.*/
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 800d11c:	687b      	ldr	r3, [r7, #4]
 800d11e:	681a      	ldr	r2, [r3, #0]
 800d120:	687b      	ldr	r3, [r7, #4]
 800d122:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800d124:	041b      	lsls	r3, r3, #16
 800d126:	4619      	mov	r1, r3
 800d128:	4610      	mov	r0, r2
 800d12a:	f003 fc76 	bl	8010a1a <SDMMC_CmdAppCommand>
 800d12e:	6178      	str	r0, [r7, #20]
    if (errorstate != HAL_SD_ERROR_NONE)
 800d130:	697b      	ldr	r3, [r7, #20]
 800d132:	2b00      	cmp	r3, #0
 800d134:	d001      	beq.n	800d13a <SD_WideBus_Enable+0x6e>
    {
      return errorstate;
 800d136:	697b      	ldr	r3, [r7, #20]
 800d138:	e00f      	b.n	800d15a <SD_WideBus_Enable+0x8e>
    }

    /* Send ACMD6 APP_CMD with argument as 2 for wide bus mode */
    errorstate = SDMMC_CmdBusWidth(hsd->Instance, 2U);
 800d13a:	687b      	ldr	r3, [r7, #4]
 800d13c:	681b      	ldr	r3, [r3, #0]
 800d13e:	2102      	movs	r1, #2
 800d140:	4618      	mov	r0, r3
 800d142:	f003 fcad 	bl	8010aa0 <SDMMC_CmdBusWidth>
 800d146:	6178      	str	r0, [r7, #20]
    if (errorstate != HAL_SD_ERROR_NONE)
 800d148:	697b      	ldr	r3, [r7, #20]
 800d14a:	2b00      	cmp	r3, #0
 800d14c:	d001      	beq.n	800d152 <SD_WideBus_Enable+0x86>
    {
      return errorstate;
 800d14e:	697b      	ldr	r3, [r7, #20]
 800d150:	e003      	b.n	800d15a <SD_WideBus_Enable+0x8e>
    }

    return HAL_SD_ERROR_NONE;
 800d152:	2300      	movs	r3, #0
 800d154:	e001      	b.n	800d15a <SD_WideBus_Enable+0x8e>
  }
  else
  {
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 800d156:	f04f 6380 	mov.w	r3, #67108864	@ 0x4000000
  }
}
 800d15a:	4618      	mov	r0, r3
 800d15c:	3718      	adds	r7, #24
 800d15e:	46bd      	mov	sp, r7
 800d160:	bd80      	pop	{r7, pc}

0800d162 <SD_WideBus_Disable>:
  * @brief  Disables the SDMMC wide bus mode.
  * @param  hsd: Pointer to SD handle
  * @retval error state
  */
static uint32_t SD_WideBus_Disable(SD_HandleTypeDef *hsd)
{
 800d162:	b580      	push	{r7, lr}
 800d164:	b086      	sub	sp, #24
 800d166:	af00      	add	r7, sp, #0
 800d168:	6078      	str	r0, [r7, #4]
  uint32_t scr[2U] = {0UL, 0UL};
 800d16a:	2300      	movs	r3, #0
 800d16c:	60fb      	str	r3, [r7, #12]
 800d16e:	2300      	movs	r3, #0
 800d170:	613b      	str	r3, [r7, #16]
  uint32_t errorstate;

  if ((SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1) & SDMMC_CARD_LOCKED) == SDMMC_CARD_LOCKED)
 800d172:	687b      	ldr	r3, [r7, #4]
 800d174:	681b      	ldr	r3, [r3, #0]
 800d176:	2100      	movs	r1, #0
 800d178:	4618      	mov	r0, r3
 800d17a:	f003 fac2 	bl	8010702 <SDMMC_GetResponse>
 800d17e:	4603      	mov	r3, r0
 800d180:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800d184:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800d188:	d102      	bne.n	800d190 <SD_WideBus_Disable+0x2e>
  {
    return HAL_SD_ERROR_LOCK_UNLOCK_FAILED;
 800d18a:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 800d18e:	e02f      	b.n	800d1f0 <SD_WideBus_Disable+0x8e>
  }

  /* Get SCR Register */
  errorstate = SD_FindSCR(hsd, scr);
 800d190:	f107 030c 	add.w	r3, r7, #12
 800d194:	4619      	mov	r1, r3
 800d196:	6878      	ldr	r0, [r7, #4]
 800d198:	f000 f82e 	bl	800d1f8 <SD_FindSCR>
 800d19c:	6178      	str	r0, [r7, #20]
  if (errorstate != HAL_SD_ERROR_NONE)
 800d19e:	697b      	ldr	r3, [r7, #20]
 800d1a0:	2b00      	cmp	r3, #0
 800d1a2:	d001      	beq.n	800d1a8 <SD_WideBus_Disable+0x46>
  {
    return errorstate;
 800d1a4:	697b      	ldr	r3, [r7, #20]
 800d1a6:	e023      	b.n	800d1f0 <SD_WideBus_Disable+0x8e>
  }

  /* If requested card supports 1 bit mode operation */
  if ((scr[1U] & SDMMC_SINGLE_BUS_SUPPORT) != SDMMC_ALLZERO)
 800d1a8:	693b      	ldr	r3, [r7, #16]
 800d1aa:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800d1ae:	2b00      	cmp	r3, #0
 800d1b0:	d01c      	beq.n	800d1ec <SD_WideBus_Disable+0x8a>
  {
    /* Send CMD55 APP_CMD with argument as card's RCA */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 800d1b2:	687b      	ldr	r3, [r7, #4]
 800d1b4:	681a      	ldr	r2, [r3, #0]
 800d1b6:	687b      	ldr	r3, [r7, #4]
 800d1b8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800d1ba:	041b      	lsls	r3, r3, #16
 800d1bc:	4619      	mov	r1, r3
 800d1be:	4610      	mov	r0, r2
 800d1c0:	f003 fc2b 	bl	8010a1a <SDMMC_CmdAppCommand>
 800d1c4:	6178      	str	r0, [r7, #20]
    if (errorstate != HAL_SD_ERROR_NONE)
 800d1c6:	697b      	ldr	r3, [r7, #20]
 800d1c8:	2b00      	cmp	r3, #0
 800d1ca:	d001      	beq.n	800d1d0 <SD_WideBus_Disable+0x6e>
    {
      return errorstate;
 800d1cc:	697b      	ldr	r3, [r7, #20]
 800d1ce:	e00f      	b.n	800d1f0 <SD_WideBus_Disable+0x8e>
    }

    /* Send ACMD6 APP_CMD with argument as 0 for single bus mode */
    errorstate = SDMMC_CmdBusWidth(hsd->Instance, 0U);
 800d1d0:	687b      	ldr	r3, [r7, #4]
 800d1d2:	681b      	ldr	r3, [r3, #0]
 800d1d4:	2100      	movs	r1, #0
 800d1d6:	4618      	mov	r0, r3
 800d1d8:	f003 fc62 	bl	8010aa0 <SDMMC_CmdBusWidth>
 800d1dc:	6178      	str	r0, [r7, #20]
    if (errorstate != HAL_SD_ERROR_NONE)
 800d1de:	697b      	ldr	r3, [r7, #20]
 800d1e0:	2b00      	cmp	r3, #0
 800d1e2:	d001      	beq.n	800d1e8 <SD_WideBus_Disable+0x86>
    {
      return errorstate;
 800d1e4:	697b      	ldr	r3, [r7, #20]
 800d1e6:	e003      	b.n	800d1f0 <SD_WideBus_Disable+0x8e>
    }

    return HAL_SD_ERROR_NONE;
 800d1e8:	2300      	movs	r3, #0
 800d1ea:	e001      	b.n	800d1f0 <SD_WideBus_Disable+0x8e>
  }
  else
  {
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 800d1ec:	f04f 6380 	mov.w	r3, #67108864	@ 0x4000000
  }
}
 800d1f0:	4618      	mov	r0, r3
 800d1f2:	3718      	adds	r7, #24
 800d1f4:	46bd      	mov	sp, r7
 800d1f6:	bd80      	pop	{r7, pc}

0800d1f8 <SD_FindSCR>:
  * @param  hsd: Pointer to SD handle
  * @param  pSCR: pointer to the buffer that will contain the SCR value
  * @retval error state
  */
static uint32_t SD_FindSCR(SD_HandleTypeDef *hsd, uint32_t *pSCR)
{
 800d1f8:	b580      	push	{r7, lr}
 800d1fa:	b08e      	sub	sp, #56	@ 0x38
 800d1fc:	af00      	add	r7, sp, #0
 800d1fe:	6078      	str	r0, [r7, #4]
 800d200:	6039      	str	r1, [r7, #0]
  SDMMC_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t tickstart = HAL_GetTick();
 800d202:	f7f5 febd 	bl	8002f80 <HAL_GetTick>
 800d206:	6338      	str	r0, [r7, #48]	@ 0x30
  uint32_t index = 0U;
 800d208:	2300      	movs	r3, #0
 800d20a:	637b      	str	r3, [r7, #52]	@ 0x34
  uint32_t tempscr[2U] = {0UL, 0UL};
 800d20c:	2300      	movs	r3, #0
 800d20e:	60bb      	str	r3, [r7, #8]
 800d210:	2300      	movs	r3, #0
 800d212:	60fb      	str	r3, [r7, #12]
  uint32_t *scr = pSCR;
 800d214:	683b      	ldr	r3, [r7, #0]
 800d216:	62fb      	str	r3, [r7, #44]	@ 0x2c

  /* Set Block Size To 8 Bytes */
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, 8U);
 800d218:	687b      	ldr	r3, [r7, #4]
 800d21a:	681b      	ldr	r3, [r3, #0]
 800d21c:	2108      	movs	r1, #8
 800d21e:	4618      	mov	r0, r3
 800d220:	f003 faae 	bl	8010780 <SDMMC_CmdBlockLength>
 800d224:	62b8      	str	r0, [r7, #40]	@ 0x28
  if (errorstate != HAL_SD_ERROR_NONE)
 800d226:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d228:	2b00      	cmp	r3, #0
 800d22a:	d001      	beq.n	800d230 <SD_FindSCR+0x38>
  {
    return errorstate;
 800d22c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d22e:	e0ad      	b.n	800d38c <SD_FindSCR+0x194>
  }

  /* Send CMD55 APP_CMD with argument as card's RCA */
  errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)((hsd->SdCard.RelCardAdd) << 16U));
 800d230:	687b      	ldr	r3, [r7, #4]
 800d232:	681a      	ldr	r2, [r3, #0]
 800d234:	687b      	ldr	r3, [r7, #4]
 800d236:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800d238:	041b      	lsls	r3, r3, #16
 800d23a:	4619      	mov	r1, r3
 800d23c:	4610      	mov	r0, r2
 800d23e:	f003 fbec 	bl	8010a1a <SDMMC_CmdAppCommand>
 800d242:	62b8      	str	r0, [r7, #40]	@ 0x28
  if (errorstate != HAL_SD_ERROR_NONE)
 800d244:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d246:	2b00      	cmp	r3, #0
 800d248:	d001      	beq.n	800d24e <SD_FindSCR+0x56>
  {
    return errorstate;
 800d24a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d24c:	e09e      	b.n	800d38c <SD_FindSCR+0x194>
  }

  config.DataTimeOut   = SDMMC_DATATIMEOUT;
 800d24e:	f04f 33ff 	mov.w	r3, #4294967295
 800d252:	613b      	str	r3, [r7, #16]
  config.DataLength    = 8U;
 800d254:	2308      	movs	r3, #8
 800d256:	617b      	str	r3, [r7, #20]
  config.DataBlockSize = SDMMC_DATABLOCK_SIZE_8B;
 800d258:	2330      	movs	r3, #48	@ 0x30
 800d25a:	61bb      	str	r3, [r7, #24]
  config.TransferDir   = SDMMC_TRANSFER_DIR_TO_SDMMC;
 800d25c:	2302      	movs	r3, #2
 800d25e:	61fb      	str	r3, [r7, #28]
  config.TransferMode  = SDMMC_TRANSFER_MODE_BLOCK;
 800d260:	2300      	movs	r3, #0
 800d262:	623b      	str	r3, [r7, #32]
  config.DPSM          = SDMMC_DPSM_ENABLE;
 800d264:	2301      	movs	r3, #1
 800d266:	627b      	str	r3, [r7, #36]	@ 0x24
  (void)SDMMC_ConfigData(hsd->Instance, &config);
 800d268:	687b      	ldr	r3, [r7, #4]
 800d26a:	681b      	ldr	r3, [r3, #0]
 800d26c:	f107 0210 	add.w	r2, r7, #16
 800d270:	4611      	mov	r1, r2
 800d272:	4618      	mov	r0, r3
 800d274:	f003 fa58 	bl	8010728 <SDMMC_ConfigData>

  /* Send ACMD51 SD_APP_SEND_SCR with argument as 0 */
  errorstate = SDMMC_CmdSendSCR(hsd->Instance);
 800d278:	687b      	ldr	r3, [r7, #4]
 800d27a:	681b      	ldr	r3, [r3, #0]
 800d27c:	4618      	mov	r0, r3
 800d27e:	f003 fc32 	bl	8010ae6 <SDMMC_CmdSendSCR>
 800d282:	62b8      	str	r0, [r7, #40]	@ 0x28
  if (errorstate != HAL_SD_ERROR_NONE)
 800d284:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d286:	2b00      	cmp	r3, #0
 800d288:	d027      	beq.n	800d2da <SD_FindSCR+0xe2>
  {
    return errorstate;
 800d28a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d28c:	e07e      	b.n	800d38c <SD_FindSCR+0x194>
  }

  while (!__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXOVERR | SDMMC_FLAG_DCRCFAIL | SDMMC_FLAG_DTIMEOUT | SDMMC_FLAG_DBCKEND |
                            SDMMC_FLAG_DATAEND))
  {
    if ((!__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXFIFOE)) && (index == 0U))
 800d28e:	687b      	ldr	r3, [r7, #4]
 800d290:	681b      	ldr	r3, [r3, #0]
 800d292:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800d294:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800d298:	2b00      	cmp	r3, #0
 800d29a:	d113      	bne.n	800d2c4 <SD_FindSCR+0xcc>
 800d29c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800d29e:	2b00      	cmp	r3, #0
 800d2a0:	d110      	bne.n	800d2c4 <SD_FindSCR+0xcc>
    {
      tempscr[0] = SDMMC_ReadFIFO(hsd->Instance);
 800d2a2:	687b      	ldr	r3, [r7, #4]
 800d2a4:	681b      	ldr	r3, [r3, #0]
 800d2a6:	4618      	mov	r0, r3
 800d2a8:	f003 f9b6 	bl	8010618 <SDMMC_ReadFIFO>
 800d2ac:	4603      	mov	r3, r0
 800d2ae:	60bb      	str	r3, [r7, #8]
      tempscr[1] = SDMMC_ReadFIFO(hsd->Instance);
 800d2b0:	687b      	ldr	r3, [r7, #4]
 800d2b2:	681b      	ldr	r3, [r3, #0]
 800d2b4:	4618      	mov	r0, r3
 800d2b6:	f003 f9af 	bl	8010618 <SDMMC_ReadFIFO>
 800d2ba:	4603      	mov	r3, r0
 800d2bc:	60fb      	str	r3, [r7, #12]
      index++;
 800d2be:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800d2c0:	3301      	adds	r3, #1
 800d2c2:	637b      	str	r3, [r7, #52]	@ 0x34
    }


    if ((HAL_GetTick() - tickstart) >=  SDMMC_DATATIMEOUT)
 800d2c4:	f7f5 fe5c 	bl	8002f80 <HAL_GetTick>
 800d2c8:	4602      	mov	r2, r0
 800d2ca:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d2cc:	1ad3      	subs	r3, r2, r3
 800d2ce:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d2d2:	d102      	bne.n	800d2da <SD_FindSCR+0xe2>
    {
      return HAL_SD_ERROR_TIMEOUT;
 800d2d4:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 800d2d8:	e058      	b.n	800d38c <SD_FindSCR+0x194>
  while (!__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXOVERR | SDMMC_FLAG_DCRCFAIL | SDMMC_FLAG_DTIMEOUT | SDMMC_FLAG_DBCKEND |
 800d2da:	687b      	ldr	r3, [r7, #4]
 800d2dc:	681b      	ldr	r3, [r3, #0]
 800d2de:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800d2e0:	f240 532a 	movw	r3, #1322	@ 0x52a
 800d2e4:	4013      	ands	r3, r2
 800d2e6:	2b00      	cmp	r3, #0
 800d2e8:	d0d1      	beq.n	800d28e <SD_FindSCR+0x96>
    }
  }

  if (__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DTIMEOUT))
 800d2ea:	687b      	ldr	r3, [r7, #4]
 800d2ec:	681b      	ldr	r3, [r3, #0]
 800d2ee:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800d2f0:	f003 0308 	and.w	r3, r3, #8
 800d2f4:	2b00      	cmp	r3, #0
 800d2f6:	d005      	beq.n	800d304 <SD_FindSCR+0x10c>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_FLAG_DTIMEOUT);
 800d2f8:	687b      	ldr	r3, [r7, #4]
 800d2fa:	681b      	ldr	r3, [r3, #0]
 800d2fc:	2208      	movs	r2, #8
 800d2fe:	639a      	str	r2, [r3, #56]	@ 0x38

    return HAL_SD_ERROR_DATA_TIMEOUT;
 800d300:	2308      	movs	r3, #8
 800d302:	e043      	b.n	800d38c <SD_FindSCR+0x194>
  }
  else if (__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DCRCFAIL))
 800d304:	687b      	ldr	r3, [r7, #4]
 800d306:	681b      	ldr	r3, [r3, #0]
 800d308:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800d30a:	f003 0302 	and.w	r3, r3, #2
 800d30e:	2b00      	cmp	r3, #0
 800d310:	d005      	beq.n	800d31e <SD_FindSCR+0x126>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_FLAG_DCRCFAIL);
 800d312:	687b      	ldr	r3, [r7, #4]
 800d314:	681b      	ldr	r3, [r3, #0]
 800d316:	2202      	movs	r2, #2
 800d318:	639a      	str	r2, [r3, #56]	@ 0x38

    return HAL_SD_ERROR_DATA_CRC_FAIL;
 800d31a:	2302      	movs	r3, #2
 800d31c:	e036      	b.n	800d38c <SD_FindSCR+0x194>
  }
  else if (__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXOVERR))
 800d31e:	687b      	ldr	r3, [r7, #4]
 800d320:	681b      	ldr	r3, [r3, #0]
 800d322:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800d324:	f003 0320 	and.w	r3, r3, #32
 800d328:	2b00      	cmp	r3, #0
 800d32a:	d005      	beq.n	800d338 <SD_FindSCR+0x140>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_FLAG_RXOVERR);
 800d32c:	687b      	ldr	r3, [r7, #4]
 800d32e:	681b      	ldr	r3, [r3, #0]
 800d330:	2220      	movs	r2, #32
 800d332:	639a      	str	r2, [r3, #56]	@ 0x38

    return HAL_SD_ERROR_RX_OVERRUN;
 800d334:	2320      	movs	r3, #32
 800d336:	e029      	b.n	800d38c <SD_FindSCR+0x194>
  }
  else
  {
    /* No error flag set */
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_DATA_FLAGS);
 800d338:	687b      	ldr	r3, [r7, #4]
 800d33a:	681b      	ldr	r3, [r3, #0]
 800d33c:	4a15      	ldr	r2, [pc, #84]	@ (800d394 <SD_FindSCR+0x19c>)
 800d33e:	639a      	str	r2, [r3, #56]	@ 0x38

    *scr = (((tempscr[1] & SDMMC_0TO7BITS) << 24)  | ((tempscr[1] & SDMMC_8TO15BITS) << 8) | \
 800d340:	68fb      	ldr	r3, [r7, #12]
 800d342:	061a      	lsls	r2, r3, #24
 800d344:	68fb      	ldr	r3, [r7, #12]
 800d346:	021b      	lsls	r3, r3, #8
 800d348:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 800d34c:	431a      	orrs	r2, r3
            ((tempscr[1] & SDMMC_16TO23BITS) >> 8) | ((tempscr[1] & SDMMC_24TO31BITS) >> 24));
 800d34e:	68fb      	ldr	r3, [r7, #12]
 800d350:	0a1b      	lsrs	r3, r3, #8
 800d352:	f403 437f 	and.w	r3, r3, #65280	@ 0xff00
    *scr = (((tempscr[1] & SDMMC_0TO7BITS) << 24)  | ((tempscr[1] & SDMMC_8TO15BITS) << 8) | \
 800d356:	431a      	orrs	r2, r3
            ((tempscr[1] & SDMMC_16TO23BITS) >> 8) | ((tempscr[1] & SDMMC_24TO31BITS) >> 24));
 800d358:	68fb      	ldr	r3, [r7, #12]
 800d35a:	0e1b      	lsrs	r3, r3, #24
 800d35c:	431a      	orrs	r2, r3
    *scr = (((tempscr[1] & SDMMC_0TO7BITS) << 24)  | ((tempscr[1] & SDMMC_8TO15BITS) << 8) | \
 800d35e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d360:	601a      	str	r2, [r3, #0]
    scr++;
 800d362:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d364:	3304      	adds	r3, #4
 800d366:	62fb      	str	r3, [r7, #44]	@ 0x2c
    *scr = (((tempscr[0] & SDMMC_0TO7BITS) << 24)  | ((tempscr[0] & SDMMC_8TO15BITS) << 8) | \
 800d368:	68bb      	ldr	r3, [r7, #8]
 800d36a:	061a      	lsls	r2, r3, #24
 800d36c:	68bb      	ldr	r3, [r7, #8]
 800d36e:	021b      	lsls	r3, r3, #8
 800d370:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 800d374:	431a      	orrs	r2, r3
            ((tempscr[0] & SDMMC_16TO23BITS) >> 8) | ((tempscr[0] & SDMMC_24TO31BITS) >> 24));
 800d376:	68bb      	ldr	r3, [r7, #8]
 800d378:	0a1b      	lsrs	r3, r3, #8
 800d37a:	f403 437f 	and.w	r3, r3, #65280	@ 0xff00
    *scr = (((tempscr[0] & SDMMC_0TO7BITS) << 24)  | ((tempscr[0] & SDMMC_8TO15BITS) << 8) | \
 800d37e:	431a      	orrs	r2, r3
            ((tempscr[0] & SDMMC_16TO23BITS) >> 8) | ((tempscr[0] & SDMMC_24TO31BITS) >> 24));
 800d380:	68bb      	ldr	r3, [r7, #8]
 800d382:	0e1b      	lsrs	r3, r3, #24
 800d384:	431a      	orrs	r2, r3
    *scr = (((tempscr[0] & SDMMC_0TO7BITS) << 24)  | ((tempscr[0] & SDMMC_8TO15BITS) << 8) | \
 800d386:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d388:	601a      	str	r2, [r3, #0]

  }

  return HAL_SD_ERROR_NONE;
 800d38a:	2300      	movs	r3, #0
}
 800d38c:	4618      	mov	r0, r3
 800d38e:	3738      	adds	r7, #56	@ 0x38
 800d390:	46bd      	mov	sp, r7
 800d392:	bd80      	pop	{r7, pc}
 800d394:	18000f3a 	.word	0x18000f3a

0800d398 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800d398:	b580      	push	{r7, lr}
 800d39a:	b082      	sub	sp, #8
 800d39c:	af00      	add	r7, sp, #0
 800d39e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800d3a0:	687b      	ldr	r3, [r7, #4]
 800d3a2:	2b00      	cmp	r3, #0
 800d3a4:	d101      	bne.n	800d3aa <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800d3a6:	2301      	movs	r3, #1
 800d3a8:	e049      	b.n	800d43e <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800d3aa:	687b      	ldr	r3, [r7, #4]
 800d3ac:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800d3b0:	b2db      	uxtb	r3, r3
 800d3b2:	2b00      	cmp	r3, #0
 800d3b4:	d106      	bne.n	800d3c4 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800d3b6:	687b      	ldr	r3, [r7, #4]
 800d3b8:	2200      	movs	r2, #0
 800d3ba:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800d3be:	6878      	ldr	r0, [r7, #4]
 800d3c0:	f7f5 fb02 	bl	80029c8 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800d3c4:	687b      	ldr	r3, [r7, #4]
 800d3c6:	2202      	movs	r2, #2
 800d3c8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800d3cc:	687b      	ldr	r3, [r7, #4]
 800d3ce:	681a      	ldr	r2, [r3, #0]
 800d3d0:	687b      	ldr	r3, [r7, #4]
 800d3d2:	3304      	adds	r3, #4
 800d3d4:	4619      	mov	r1, r3
 800d3d6:	4610      	mov	r0, r2
 800d3d8:	f000 f9d6 	bl	800d788 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800d3dc:	687b      	ldr	r3, [r7, #4]
 800d3de:	2201      	movs	r2, #1
 800d3e0:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800d3e4:	687b      	ldr	r3, [r7, #4]
 800d3e6:	2201      	movs	r2, #1
 800d3e8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800d3ec:	687b      	ldr	r3, [r7, #4]
 800d3ee:	2201      	movs	r2, #1
 800d3f0:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800d3f4:	687b      	ldr	r3, [r7, #4]
 800d3f6:	2201      	movs	r2, #1
 800d3f8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800d3fc:	687b      	ldr	r3, [r7, #4]
 800d3fe:	2201      	movs	r2, #1
 800d400:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800d404:	687b      	ldr	r3, [r7, #4]
 800d406:	2201      	movs	r2, #1
 800d408:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800d40c:	687b      	ldr	r3, [r7, #4]
 800d40e:	2201      	movs	r2, #1
 800d410:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800d414:	687b      	ldr	r3, [r7, #4]
 800d416:	2201      	movs	r2, #1
 800d418:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800d41c:	687b      	ldr	r3, [r7, #4]
 800d41e:	2201      	movs	r2, #1
 800d420:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800d424:	687b      	ldr	r3, [r7, #4]
 800d426:	2201      	movs	r2, #1
 800d428:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 800d42c:	687b      	ldr	r3, [r7, #4]
 800d42e:	2201      	movs	r2, #1
 800d430:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800d434:	687b      	ldr	r3, [r7, #4]
 800d436:	2201      	movs	r2, #1
 800d438:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800d43c:	2300      	movs	r3, #0
}
 800d43e:	4618      	mov	r0, r3
 800d440:	3708      	adds	r7, #8
 800d442:	46bd      	mov	sp, r7
 800d444:	bd80      	pop	{r7, pc}
	...

0800d448 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 800d448:	b480      	push	{r7}
 800d44a:	b085      	sub	sp, #20
 800d44c:	af00      	add	r7, sp, #0
 800d44e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800d450:	687b      	ldr	r3, [r7, #4]
 800d452:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800d456:	b2db      	uxtb	r3, r3
 800d458:	2b01      	cmp	r3, #1
 800d45a:	d001      	beq.n	800d460 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 800d45c:	2301      	movs	r3, #1
 800d45e:	e04c      	b.n	800d4fa <HAL_TIM_Base_Start+0xb2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800d460:	687b      	ldr	r3, [r7, #4]
 800d462:	2202      	movs	r2, #2
 800d464:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800d468:	687b      	ldr	r3, [r7, #4]
 800d46a:	681b      	ldr	r3, [r3, #0]
 800d46c:	4a26      	ldr	r2, [pc, #152]	@ (800d508 <HAL_TIM_Base_Start+0xc0>)
 800d46e:	4293      	cmp	r3, r2
 800d470:	d022      	beq.n	800d4b8 <HAL_TIM_Base_Start+0x70>
 800d472:	687b      	ldr	r3, [r7, #4]
 800d474:	681b      	ldr	r3, [r3, #0]
 800d476:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800d47a:	d01d      	beq.n	800d4b8 <HAL_TIM_Base_Start+0x70>
 800d47c:	687b      	ldr	r3, [r7, #4]
 800d47e:	681b      	ldr	r3, [r3, #0]
 800d480:	4a22      	ldr	r2, [pc, #136]	@ (800d50c <HAL_TIM_Base_Start+0xc4>)
 800d482:	4293      	cmp	r3, r2
 800d484:	d018      	beq.n	800d4b8 <HAL_TIM_Base_Start+0x70>
 800d486:	687b      	ldr	r3, [r7, #4]
 800d488:	681b      	ldr	r3, [r3, #0]
 800d48a:	4a21      	ldr	r2, [pc, #132]	@ (800d510 <HAL_TIM_Base_Start+0xc8>)
 800d48c:	4293      	cmp	r3, r2
 800d48e:	d013      	beq.n	800d4b8 <HAL_TIM_Base_Start+0x70>
 800d490:	687b      	ldr	r3, [r7, #4]
 800d492:	681b      	ldr	r3, [r3, #0]
 800d494:	4a1f      	ldr	r2, [pc, #124]	@ (800d514 <HAL_TIM_Base_Start+0xcc>)
 800d496:	4293      	cmp	r3, r2
 800d498:	d00e      	beq.n	800d4b8 <HAL_TIM_Base_Start+0x70>
 800d49a:	687b      	ldr	r3, [r7, #4]
 800d49c:	681b      	ldr	r3, [r3, #0]
 800d49e:	4a1e      	ldr	r2, [pc, #120]	@ (800d518 <HAL_TIM_Base_Start+0xd0>)
 800d4a0:	4293      	cmp	r3, r2
 800d4a2:	d009      	beq.n	800d4b8 <HAL_TIM_Base_Start+0x70>
 800d4a4:	687b      	ldr	r3, [r7, #4]
 800d4a6:	681b      	ldr	r3, [r3, #0]
 800d4a8:	4a1c      	ldr	r2, [pc, #112]	@ (800d51c <HAL_TIM_Base_Start+0xd4>)
 800d4aa:	4293      	cmp	r3, r2
 800d4ac:	d004      	beq.n	800d4b8 <HAL_TIM_Base_Start+0x70>
 800d4ae:	687b      	ldr	r3, [r7, #4]
 800d4b0:	681b      	ldr	r3, [r3, #0]
 800d4b2:	4a1b      	ldr	r2, [pc, #108]	@ (800d520 <HAL_TIM_Base_Start+0xd8>)
 800d4b4:	4293      	cmp	r3, r2
 800d4b6:	d115      	bne.n	800d4e4 <HAL_TIM_Base_Start+0x9c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800d4b8:	687b      	ldr	r3, [r7, #4]
 800d4ba:	681b      	ldr	r3, [r3, #0]
 800d4bc:	689a      	ldr	r2, [r3, #8]
 800d4be:	4b19      	ldr	r3, [pc, #100]	@ (800d524 <HAL_TIM_Base_Start+0xdc>)
 800d4c0:	4013      	ands	r3, r2
 800d4c2:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800d4c4:	68fb      	ldr	r3, [r7, #12]
 800d4c6:	2b06      	cmp	r3, #6
 800d4c8:	d015      	beq.n	800d4f6 <HAL_TIM_Base_Start+0xae>
 800d4ca:	68fb      	ldr	r3, [r7, #12]
 800d4cc:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800d4d0:	d011      	beq.n	800d4f6 <HAL_TIM_Base_Start+0xae>
    {
      __HAL_TIM_ENABLE(htim);
 800d4d2:	687b      	ldr	r3, [r7, #4]
 800d4d4:	681b      	ldr	r3, [r3, #0]
 800d4d6:	681a      	ldr	r2, [r3, #0]
 800d4d8:	687b      	ldr	r3, [r7, #4]
 800d4da:	681b      	ldr	r3, [r3, #0]
 800d4dc:	f042 0201 	orr.w	r2, r2, #1
 800d4e0:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800d4e2:	e008      	b.n	800d4f6 <HAL_TIM_Base_Start+0xae>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800d4e4:	687b      	ldr	r3, [r7, #4]
 800d4e6:	681b      	ldr	r3, [r3, #0]
 800d4e8:	681a      	ldr	r2, [r3, #0]
 800d4ea:	687b      	ldr	r3, [r7, #4]
 800d4ec:	681b      	ldr	r3, [r3, #0]
 800d4ee:	f042 0201 	orr.w	r2, r2, #1
 800d4f2:	601a      	str	r2, [r3, #0]
 800d4f4:	e000      	b.n	800d4f8 <HAL_TIM_Base_Start+0xb0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800d4f6:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800d4f8:	2300      	movs	r3, #0
}
 800d4fa:	4618      	mov	r0, r3
 800d4fc:	3714      	adds	r7, #20
 800d4fe:	46bd      	mov	sp, r7
 800d500:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d504:	4770      	bx	lr
 800d506:	bf00      	nop
 800d508:	40010000 	.word	0x40010000
 800d50c:	40000400 	.word	0x40000400
 800d510:	40000800 	.word	0x40000800
 800d514:	40000c00 	.word	0x40000c00
 800d518:	40010400 	.word	0x40010400
 800d51c:	40001800 	.word	0x40001800
 800d520:	40014000 	.word	0x40014000
 800d524:	00010007 	.word	0x00010007

0800d528 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800d528:	b580      	push	{r7, lr}
 800d52a:	b084      	sub	sp, #16
 800d52c:	af00      	add	r7, sp, #0
 800d52e:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 800d530:	687b      	ldr	r3, [r7, #4]
 800d532:	681b      	ldr	r3, [r3, #0]
 800d534:	68db      	ldr	r3, [r3, #12]
 800d536:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 800d538:	687b      	ldr	r3, [r7, #4]
 800d53a:	681b      	ldr	r3, [r3, #0]
 800d53c:	691b      	ldr	r3, [r3, #16]
 800d53e:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 800d540:	68bb      	ldr	r3, [r7, #8]
 800d542:	f003 0302 	and.w	r3, r3, #2
 800d546:	2b00      	cmp	r3, #0
 800d548:	d020      	beq.n	800d58c <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 800d54a:	68fb      	ldr	r3, [r7, #12]
 800d54c:	f003 0302 	and.w	r3, r3, #2
 800d550:	2b00      	cmp	r3, #0
 800d552:	d01b      	beq.n	800d58c <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 800d554:	687b      	ldr	r3, [r7, #4]
 800d556:	681b      	ldr	r3, [r3, #0]
 800d558:	f06f 0202 	mvn.w	r2, #2
 800d55c:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800d55e:	687b      	ldr	r3, [r7, #4]
 800d560:	2201      	movs	r2, #1
 800d562:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800d564:	687b      	ldr	r3, [r7, #4]
 800d566:	681b      	ldr	r3, [r3, #0]
 800d568:	699b      	ldr	r3, [r3, #24]
 800d56a:	f003 0303 	and.w	r3, r3, #3
 800d56e:	2b00      	cmp	r3, #0
 800d570:	d003      	beq.n	800d57a <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800d572:	6878      	ldr	r0, [r7, #4]
 800d574:	f000 f8e9 	bl	800d74a <HAL_TIM_IC_CaptureCallback>
 800d578:	e005      	b.n	800d586 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800d57a:	6878      	ldr	r0, [r7, #4]
 800d57c:	f000 f8db 	bl	800d736 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800d580:	6878      	ldr	r0, [r7, #4]
 800d582:	f000 f8ec 	bl	800d75e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800d586:	687b      	ldr	r3, [r7, #4]
 800d588:	2200      	movs	r2, #0
 800d58a:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 800d58c:	68bb      	ldr	r3, [r7, #8]
 800d58e:	f003 0304 	and.w	r3, r3, #4
 800d592:	2b00      	cmp	r3, #0
 800d594:	d020      	beq.n	800d5d8 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 800d596:	68fb      	ldr	r3, [r7, #12]
 800d598:	f003 0304 	and.w	r3, r3, #4
 800d59c:	2b00      	cmp	r3, #0
 800d59e:	d01b      	beq.n	800d5d8 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 800d5a0:	687b      	ldr	r3, [r7, #4]
 800d5a2:	681b      	ldr	r3, [r3, #0]
 800d5a4:	f06f 0204 	mvn.w	r2, #4
 800d5a8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800d5aa:	687b      	ldr	r3, [r7, #4]
 800d5ac:	2202      	movs	r2, #2
 800d5ae:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800d5b0:	687b      	ldr	r3, [r7, #4]
 800d5b2:	681b      	ldr	r3, [r3, #0]
 800d5b4:	699b      	ldr	r3, [r3, #24]
 800d5b6:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800d5ba:	2b00      	cmp	r3, #0
 800d5bc:	d003      	beq.n	800d5c6 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800d5be:	6878      	ldr	r0, [r7, #4]
 800d5c0:	f000 f8c3 	bl	800d74a <HAL_TIM_IC_CaptureCallback>
 800d5c4:	e005      	b.n	800d5d2 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800d5c6:	6878      	ldr	r0, [r7, #4]
 800d5c8:	f000 f8b5 	bl	800d736 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800d5cc:	6878      	ldr	r0, [r7, #4]
 800d5ce:	f000 f8c6 	bl	800d75e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800d5d2:	687b      	ldr	r3, [r7, #4]
 800d5d4:	2200      	movs	r2, #0
 800d5d6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 800d5d8:	68bb      	ldr	r3, [r7, #8]
 800d5da:	f003 0308 	and.w	r3, r3, #8
 800d5de:	2b00      	cmp	r3, #0
 800d5e0:	d020      	beq.n	800d624 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 800d5e2:	68fb      	ldr	r3, [r7, #12]
 800d5e4:	f003 0308 	and.w	r3, r3, #8
 800d5e8:	2b00      	cmp	r3, #0
 800d5ea:	d01b      	beq.n	800d624 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 800d5ec:	687b      	ldr	r3, [r7, #4]
 800d5ee:	681b      	ldr	r3, [r3, #0]
 800d5f0:	f06f 0208 	mvn.w	r2, #8
 800d5f4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800d5f6:	687b      	ldr	r3, [r7, #4]
 800d5f8:	2204      	movs	r2, #4
 800d5fa:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800d5fc:	687b      	ldr	r3, [r7, #4]
 800d5fe:	681b      	ldr	r3, [r3, #0]
 800d600:	69db      	ldr	r3, [r3, #28]
 800d602:	f003 0303 	and.w	r3, r3, #3
 800d606:	2b00      	cmp	r3, #0
 800d608:	d003      	beq.n	800d612 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800d60a:	6878      	ldr	r0, [r7, #4]
 800d60c:	f000 f89d 	bl	800d74a <HAL_TIM_IC_CaptureCallback>
 800d610:	e005      	b.n	800d61e <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800d612:	6878      	ldr	r0, [r7, #4]
 800d614:	f000 f88f 	bl	800d736 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800d618:	6878      	ldr	r0, [r7, #4]
 800d61a:	f000 f8a0 	bl	800d75e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800d61e:	687b      	ldr	r3, [r7, #4]
 800d620:	2200      	movs	r2, #0
 800d622:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 800d624:	68bb      	ldr	r3, [r7, #8]
 800d626:	f003 0310 	and.w	r3, r3, #16
 800d62a:	2b00      	cmp	r3, #0
 800d62c:	d020      	beq.n	800d670 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 800d62e:	68fb      	ldr	r3, [r7, #12]
 800d630:	f003 0310 	and.w	r3, r3, #16
 800d634:	2b00      	cmp	r3, #0
 800d636:	d01b      	beq.n	800d670 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 800d638:	687b      	ldr	r3, [r7, #4]
 800d63a:	681b      	ldr	r3, [r3, #0]
 800d63c:	f06f 0210 	mvn.w	r2, #16
 800d640:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800d642:	687b      	ldr	r3, [r7, #4]
 800d644:	2208      	movs	r2, #8
 800d646:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800d648:	687b      	ldr	r3, [r7, #4]
 800d64a:	681b      	ldr	r3, [r3, #0]
 800d64c:	69db      	ldr	r3, [r3, #28]
 800d64e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800d652:	2b00      	cmp	r3, #0
 800d654:	d003      	beq.n	800d65e <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800d656:	6878      	ldr	r0, [r7, #4]
 800d658:	f000 f877 	bl	800d74a <HAL_TIM_IC_CaptureCallback>
 800d65c:	e005      	b.n	800d66a <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800d65e:	6878      	ldr	r0, [r7, #4]
 800d660:	f000 f869 	bl	800d736 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800d664:	6878      	ldr	r0, [r7, #4]
 800d666:	f000 f87a 	bl	800d75e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800d66a:	687b      	ldr	r3, [r7, #4]
 800d66c:	2200      	movs	r2, #0
 800d66e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 800d670:	68bb      	ldr	r3, [r7, #8]
 800d672:	f003 0301 	and.w	r3, r3, #1
 800d676:	2b00      	cmp	r3, #0
 800d678:	d00c      	beq.n	800d694 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 800d67a:	68fb      	ldr	r3, [r7, #12]
 800d67c:	f003 0301 	and.w	r3, r3, #1
 800d680:	2b00      	cmp	r3, #0
 800d682:	d007      	beq.n	800d694 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 800d684:	687b      	ldr	r3, [r7, #4]
 800d686:	681b      	ldr	r3, [r3, #0]
 800d688:	f06f 0201 	mvn.w	r2, #1
 800d68c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800d68e:	6878      	ldr	r0, [r7, #4]
 800d690:	f7f4 fa74 	bl	8001b7c <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 800d694:	68bb      	ldr	r3, [r7, #8]
 800d696:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800d69a:	2b00      	cmp	r3, #0
 800d69c:	d104      	bne.n	800d6a8 <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 800d69e:	68bb      	ldr	r3, [r7, #8]
 800d6a0:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 800d6a4:	2b00      	cmp	r3, #0
 800d6a6:	d00c      	beq.n	800d6c2 <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800d6a8:	68fb      	ldr	r3, [r7, #12]
 800d6aa:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800d6ae:	2b00      	cmp	r3, #0
 800d6b0:	d007      	beq.n	800d6c2 <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 800d6b2:	687b      	ldr	r3, [r7, #4]
 800d6b4:	681b      	ldr	r3, [r3, #0]
 800d6b6:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 800d6ba:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800d6bc:	6878      	ldr	r0, [r7, #4]
 800d6be:	f000 f9a1 	bl	800da04 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 800d6c2:	68bb      	ldr	r3, [r7, #8]
 800d6c4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800d6c8:	2b00      	cmp	r3, #0
 800d6ca:	d00c      	beq.n	800d6e6 <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800d6cc:	68fb      	ldr	r3, [r7, #12]
 800d6ce:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800d6d2:	2b00      	cmp	r3, #0
 800d6d4:	d007      	beq.n	800d6e6 <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 800d6d6:	687b      	ldr	r3, [r7, #4]
 800d6d8:	681b      	ldr	r3, [r3, #0]
 800d6da:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 800d6de:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 800d6e0:	6878      	ldr	r0, [r7, #4]
 800d6e2:	f000 f999 	bl	800da18 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 800d6e6:	68bb      	ldr	r3, [r7, #8]
 800d6e8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800d6ec:	2b00      	cmp	r3, #0
 800d6ee:	d00c      	beq.n	800d70a <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 800d6f0:	68fb      	ldr	r3, [r7, #12]
 800d6f2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800d6f6:	2b00      	cmp	r3, #0
 800d6f8:	d007      	beq.n	800d70a <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 800d6fa:	687b      	ldr	r3, [r7, #4]
 800d6fc:	681b      	ldr	r3, [r3, #0]
 800d6fe:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 800d702:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800d704:	6878      	ldr	r0, [r7, #4]
 800d706:	f000 f834 	bl	800d772 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 800d70a:	68bb      	ldr	r3, [r7, #8]
 800d70c:	f003 0320 	and.w	r3, r3, #32
 800d710:	2b00      	cmp	r3, #0
 800d712:	d00c      	beq.n	800d72e <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 800d714:	68fb      	ldr	r3, [r7, #12]
 800d716:	f003 0320 	and.w	r3, r3, #32
 800d71a:	2b00      	cmp	r3, #0
 800d71c:	d007      	beq.n	800d72e <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 800d71e:	687b      	ldr	r3, [r7, #4]
 800d720:	681b      	ldr	r3, [r3, #0]
 800d722:	f06f 0220 	mvn.w	r2, #32
 800d726:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800d728:	6878      	ldr	r0, [r7, #4]
 800d72a:	f000 f961 	bl	800d9f0 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800d72e:	bf00      	nop
 800d730:	3710      	adds	r7, #16
 800d732:	46bd      	mov	sp, r7
 800d734:	bd80      	pop	{r7, pc}

0800d736 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800d736:	b480      	push	{r7}
 800d738:	b083      	sub	sp, #12
 800d73a:	af00      	add	r7, sp, #0
 800d73c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800d73e:	bf00      	nop
 800d740:	370c      	adds	r7, #12
 800d742:	46bd      	mov	sp, r7
 800d744:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d748:	4770      	bx	lr

0800d74a <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800d74a:	b480      	push	{r7}
 800d74c:	b083      	sub	sp, #12
 800d74e:	af00      	add	r7, sp, #0
 800d750:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800d752:	bf00      	nop
 800d754:	370c      	adds	r7, #12
 800d756:	46bd      	mov	sp, r7
 800d758:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d75c:	4770      	bx	lr

0800d75e <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800d75e:	b480      	push	{r7}
 800d760:	b083      	sub	sp, #12
 800d762:	af00      	add	r7, sp, #0
 800d764:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800d766:	bf00      	nop
 800d768:	370c      	adds	r7, #12
 800d76a:	46bd      	mov	sp, r7
 800d76c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d770:	4770      	bx	lr

0800d772 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800d772:	b480      	push	{r7}
 800d774:	b083      	sub	sp, #12
 800d776:	af00      	add	r7, sp, #0
 800d778:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800d77a:	bf00      	nop
 800d77c:	370c      	adds	r7, #12
 800d77e:	46bd      	mov	sp, r7
 800d780:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d784:	4770      	bx	lr
	...

0800d788 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 800d788:	b480      	push	{r7}
 800d78a:	b085      	sub	sp, #20
 800d78c:	af00      	add	r7, sp, #0
 800d78e:	6078      	str	r0, [r7, #4]
 800d790:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800d792:	687b      	ldr	r3, [r7, #4]
 800d794:	681b      	ldr	r3, [r3, #0]
 800d796:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800d798:	687b      	ldr	r3, [r7, #4]
 800d79a:	4a46      	ldr	r2, [pc, #280]	@ (800d8b4 <TIM_Base_SetConfig+0x12c>)
 800d79c:	4293      	cmp	r3, r2
 800d79e:	d013      	beq.n	800d7c8 <TIM_Base_SetConfig+0x40>
 800d7a0:	687b      	ldr	r3, [r7, #4]
 800d7a2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800d7a6:	d00f      	beq.n	800d7c8 <TIM_Base_SetConfig+0x40>
 800d7a8:	687b      	ldr	r3, [r7, #4]
 800d7aa:	4a43      	ldr	r2, [pc, #268]	@ (800d8b8 <TIM_Base_SetConfig+0x130>)
 800d7ac:	4293      	cmp	r3, r2
 800d7ae:	d00b      	beq.n	800d7c8 <TIM_Base_SetConfig+0x40>
 800d7b0:	687b      	ldr	r3, [r7, #4]
 800d7b2:	4a42      	ldr	r2, [pc, #264]	@ (800d8bc <TIM_Base_SetConfig+0x134>)
 800d7b4:	4293      	cmp	r3, r2
 800d7b6:	d007      	beq.n	800d7c8 <TIM_Base_SetConfig+0x40>
 800d7b8:	687b      	ldr	r3, [r7, #4]
 800d7ba:	4a41      	ldr	r2, [pc, #260]	@ (800d8c0 <TIM_Base_SetConfig+0x138>)
 800d7bc:	4293      	cmp	r3, r2
 800d7be:	d003      	beq.n	800d7c8 <TIM_Base_SetConfig+0x40>
 800d7c0:	687b      	ldr	r3, [r7, #4]
 800d7c2:	4a40      	ldr	r2, [pc, #256]	@ (800d8c4 <TIM_Base_SetConfig+0x13c>)
 800d7c4:	4293      	cmp	r3, r2
 800d7c6:	d108      	bne.n	800d7da <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800d7c8:	68fb      	ldr	r3, [r7, #12]
 800d7ca:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800d7ce:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800d7d0:	683b      	ldr	r3, [r7, #0]
 800d7d2:	685b      	ldr	r3, [r3, #4]
 800d7d4:	68fa      	ldr	r2, [r7, #12]
 800d7d6:	4313      	orrs	r3, r2
 800d7d8:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800d7da:	687b      	ldr	r3, [r7, #4]
 800d7dc:	4a35      	ldr	r2, [pc, #212]	@ (800d8b4 <TIM_Base_SetConfig+0x12c>)
 800d7de:	4293      	cmp	r3, r2
 800d7e0:	d01f      	beq.n	800d822 <TIM_Base_SetConfig+0x9a>
 800d7e2:	687b      	ldr	r3, [r7, #4]
 800d7e4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800d7e8:	d01b      	beq.n	800d822 <TIM_Base_SetConfig+0x9a>
 800d7ea:	687b      	ldr	r3, [r7, #4]
 800d7ec:	4a32      	ldr	r2, [pc, #200]	@ (800d8b8 <TIM_Base_SetConfig+0x130>)
 800d7ee:	4293      	cmp	r3, r2
 800d7f0:	d017      	beq.n	800d822 <TIM_Base_SetConfig+0x9a>
 800d7f2:	687b      	ldr	r3, [r7, #4]
 800d7f4:	4a31      	ldr	r2, [pc, #196]	@ (800d8bc <TIM_Base_SetConfig+0x134>)
 800d7f6:	4293      	cmp	r3, r2
 800d7f8:	d013      	beq.n	800d822 <TIM_Base_SetConfig+0x9a>
 800d7fa:	687b      	ldr	r3, [r7, #4]
 800d7fc:	4a30      	ldr	r2, [pc, #192]	@ (800d8c0 <TIM_Base_SetConfig+0x138>)
 800d7fe:	4293      	cmp	r3, r2
 800d800:	d00f      	beq.n	800d822 <TIM_Base_SetConfig+0x9a>
 800d802:	687b      	ldr	r3, [r7, #4]
 800d804:	4a2f      	ldr	r2, [pc, #188]	@ (800d8c4 <TIM_Base_SetConfig+0x13c>)
 800d806:	4293      	cmp	r3, r2
 800d808:	d00b      	beq.n	800d822 <TIM_Base_SetConfig+0x9a>
 800d80a:	687b      	ldr	r3, [r7, #4]
 800d80c:	4a2e      	ldr	r2, [pc, #184]	@ (800d8c8 <TIM_Base_SetConfig+0x140>)
 800d80e:	4293      	cmp	r3, r2
 800d810:	d007      	beq.n	800d822 <TIM_Base_SetConfig+0x9a>
 800d812:	687b      	ldr	r3, [r7, #4]
 800d814:	4a2d      	ldr	r2, [pc, #180]	@ (800d8cc <TIM_Base_SetConfig+0x144>)
 800d816:	4293      	cmp	r3, r2
 800d818:	d003      	beq.n	800d822 <TIM_Base_SetConfig+0x9a>
 800d81a:	687b      	ldr	r3, [r7, #4]
 800d81c:	4a2c      	ldr	r2, [pc, #176]	@ (800d8d0 <TIM_Base_SetConfig+0x148>)
 800d81e:	4293      	cmp	r3, r2
 800d820:	d108      	bne.n	800d834 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800d822:	68fb      	ldr	r3, [r7, #12]
 800d824:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800d828:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800d82a:	683b      	ldr	r3, [r7, #0]
 800d82c:	68db      	ldr	r3, [r3, #12]
 800d82e:	68fa      	ldr	r2, [r7, #12]
 800d830:	4313      	orrs	r3, r2
 800d832:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800d834:	68fb      	ldr	r3, [r7, #12]
 800d836:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800d83a:	683b      	ldr	r3, [r7, #0]
 800d83c:	695b      	ldr	r3, [r3, #20]
 800d83e:	4313      	orrs	r3, r2
 800d840:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800d842:	687b      	ldr	r3, [r7, #4]
 800d844:	68fa      	ldr	r2, [r7, #12]
 800d846:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800d848:	683b      	ldr	r3, [r7, #0]
 800d84a:	689a      	ldr	r2, [r3, #8]
 800d84c:	687b      	ldr	r3, [r7, #4]
 800d84e:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800d850:	683b      	ldr	r3, [r7, #0]
 800d852:	681a      	ldr	r2, [r3, #0]
 800d854:	687b      	ldr	r3, [r7, #4]
 800d856:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800d858:	687b      	ldr	r3, [r7, #4]
 800d85a:	4a16      	ldr	r2, [pc, #88]	@ (800d8b4 <TIM_Base_SetConfig+0x12c>)
 800d85c:	4293      	cmp	r3, r2
 800d85e:	d00f      	beq.n	800d880 <TIM_Base_SetConfig+0xf8>
 800d860:	687b      	ldr	r3, [r7, #4]
 800d862:	4a18      	ldr	r2, [pc, #96]	@ (800d8c4 <TIM_Base_SetConfig+0x13c>)
 800d864:	4293      	cmp	r3, r2
 800d866:	d00b      	beq.n	800d880 <TIM_Base_SetConfig+0xf8>
 800d868:	687b      	ldr	r3, [r7, #4]
 800d86a:	4a17      	ldr	r2, [pc, #92]	@ (800d8c8 <TIM_Base_SetConfig+0x140>)
 800d86c:	4293      	cmp	r3, r2
 800d86e:	d007      	beq.n	800d880 <TIM_Base_SetConfig+0xf8>
 800d870:	687b      	ldr	r3, [r7, #4]
 800d872:	4a16      	ldr	r2, [pc, #88]	@ (800d8cc <TIM_Base_SetConfig+0x144>)
 800d874:	4293      	cmp	r3, r2
 800d876:	d003      	beq.n	800d880 <TIM_Base_SetConfig+0xf8>
 800d878:	687b      	ldr	r3, [r7, #4]
 800d87a:	4a15      	ldr	r2, [pc, #84]	@ (800d8d0 <TIM_Base_SetConfig+0x148>)
 800d87c:	4293      	cmp	r3, r2
 800d87e:	d103      	bne.n	800d888 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800d880:	683b      	ldr	r3, [r7, #0]
 800d882:	691a      	ldr	r2, [r3, #16]
 800d884:	687b      	ldr	r3, [r7, #4]
 800d886:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800d888:	687b      	ldr	r3, [r7, #4]
 800d88a:	2201      	movs	r2, #1
 800d88c:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 800d88e:	687b      	ldr	r3, [r7, #4]
 800d890:	691b      	ldr	r3, [r3, #16]
 800d892:	f003 0301 	and.w	r3, r3, #1
 800d896:	2b01      	cmp	r3, #1
 800d898:	d105      	bne.n	800d8a6 <TIM_Base_SetConfig+0x11e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 800d89a:	687b      	ldr	r3, [r7, #4]
 800d89c:	691b      	ldr	r3, [r3, #16]
 800d89e:	f023 0201 	bic.w	r2, r3, #1
 800d8a2:	687b      	ldr	r3, [r7, #4]
 800d8a4:	611a      	str	r2, [r3, #16]
  }
}
 800d8a6:	bf00      	nop
 800d8a8:	3714      	adds	r7, #20
 800d8aa:	46bd      	mov	sp, r7
 800d8ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d8b0:	4770      	bx	lr
 800d8b2:	bf00      	nop
 800d8b4:	40010000 	.word	0x40010000
 800d8b8:	40000400 	.word	0x40000400
 800d8bc:	40000800 	.word	0x40000800
 800d8c0:	40000c00 	.word	0x40000c00
 800d8c4:	40010400 	.word	0x40010400
 800d8c8:	40014000 	.word	0x40014000
 800d8cc:	40014400 	.word	0x40014400
 800d8d0:	40014800 	.word	0x40014800

0800d8d4 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 800d8d4:	b480      	push	{r7}
 800d8d6:	b085      	sub	sp, #20
 800d8d8:	af00      	add	r7, sp, #0
 800d8da:	6078      	str	r0, [r7, #4]
 800d8dc:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800d8de:	687b      	ldr	r3, [r7, #4]
 800d8e0:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800d8e4:	2b01      	cmp	r3, #1
 800d8e6:	d101      	bne.n	800d8ec <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800d8e8:	2302      	movs	r3, #2
 800d8ea:	e06d      	b.n	800d9c8 <HAL_TIMEx_MasterConfigSynchronization+0xf4>
 800d8ec:	687b      	ldr	r3, [r7, #4]
 800d8ee:	2201      	movs	r2, #1
 800d8f0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800d8f4:	687b      	ldr	r3, [r7, #4]
 800d8f6:	2202      	movs	r2, #2
 800d8f8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800d8fc:	687b      	ldr	r3, [r7, #4]
 800d8fe:	681b      	ldr	r3, [r3, #0]
 800d900:	685b      	ldr	r3, [r3, #4]
 800d902:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800d904:	687b      	ldr	r3, [r7, #4]
 800d906:	681b      	ldr	r3, [r3, #0]
 800d908:	689b      	ldr	r3, [r3, #8]
 800d90a:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 800d90c:	687b      	ldr	r3, [r7, #4]
 800d90e:	681b      	ldr	r3, [r3, #0]
 800d910:	4a30      	ldr	r2, [pc, #192]	@ (800d9d4 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 800d912:	4293      	cmp	r3, r2
 800d914:	d004      	beq.n	800d920 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 800d916:	687b      	ldr	r3, [r7, #4]
 800d918:	681b      	ldr	r3, [r3, #0]
 800d91a:	4a2f      	ldr	r2, [pc, #188]	@ (800d9d8 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 800d91c:	4293      	cmp	r3, r2
 800d91e:	d108      	bne.n	800d932 <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 800d920:	68fb      	ldr	r3, [r7, #12]
 800d922:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 800d926:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 800d928:	683b      	ldr	r3, [r7, #0]
 800d92a:	685b      	ldr	r3, [r3, #4]
 800d92c:	68fa      	ldr	r2, [r7, #12]
 800d92e:	4313      	orrs	r3, r2
 800d930:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800d932:	68fb      	ldr	r3, [r7, #12]
 800d934:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800d938:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800d93a:	683b      	ldr	r3, [r7, #0]
 800d93c:	681b      	ldr	r3, [r3, #0]
 800d93e:	68fa      	ldr	r2, [r7, #12]
 800d940:	4313      	orrs	r3, r2
 800d942:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800d944:	687b      	ldr	r3, [r7, #4]
 800d946:	681b      	ldr	r3, [r3, #0]
 800d948:	68fa      	ldr	r2, [r7, #12]
 800d94a:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800d94c:	687b      	ldr	r3, [r7, #4]
 800d94e:	681b      	ldr	r3, [r3, #0]
 800d950:	4a20      	ldr	r2, [pc, #128]	@ (800d9d4 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 800d952:	4293      	cmp	r3, r2
 800d954:	d022      	beq.n	800d99c <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800d956:	687b      	ldr	r3, [r7, #4]
 800d958:	681b      	ldr	r3, [r3, #0]
 800d95a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800d95e:	d01d      	beq.n	800d99c <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800d960:	687b      	ldr	r3, [r7, #4]
 800d962:	681b      	ldr	r3, [r3, #0]
 800d964:	4a1d      	ldr	r2, [pc, #116]	@ (800d9dc <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 800d966:	4293      	cmp	r3, r2
 800d968:	d018      	beq.n	800d99c <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800d96a:	687b      	ldr	r3, [r7, #4]
 800d96c:	681b      	ldr	r3, [r3, #0]
 800d96e:	4a1c      	ldr	r2, [pc, #112]	@ (800d9e0 <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 800d970:	4293      	cmp	r3, r2
 800d972:	d013      	beq.n	800d99c <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800d974:	687b      	ldr	r3, [r7, #4]
 800d976:	681b      	ldr	r3, [r3, #0]
 800d978:	4a1a      	ldr	r2, [pc, #104]	@ (800d9e4 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 800d97a:	4293      	cmp	r3, r2
 800d97c:	d00e      	beq.n	800d99c <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800d97e:	687b      	ldr	r3, [r7, #4]
 800d980:	681b      	ldr	r3, [r3, #0]
 800d982:	4a15      	ldr	r2, [pc, #84]	@ (800d9d8 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 800d984:	4293      	cmp	r3, r2
 800d986:	d009      	beq.n	800d99c <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800d988:	687b      	ldr	r3, [r7, #4]
 800d98a:	681b      	ldr	r3, [r3, #0]
 800d98c:	4a16      	ldr	r2, [pc, #88]	@ (800d9e8 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 800d98e:	4293      	cmp	r3, r2
 800d990:	d004      	beq.n	800d99c <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800d992:	687b      	ldr	r3, [r7, #4]
 800d994:	681b      	ldr	r3, [r3, #0]
 800d996:	4a15      	ldr	r2, [pc, #84]	@ (800d9ec <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 800d998:	4293      	cmp	r3, r2
 800d99a:	d10c      	bne.n	800d9b6 <HAL_TIMEx_MasterConfigSynchronization+0xe2>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800d99c:	68bb      	ldr	r3, [r7, #8]
 800d99e:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800d9a2:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800d9a4:	683b      	ldr	r3, [r7, #0]
 800d9a6:	689b      	ldr	r3, [r3, #8]
 800d9a8:	68ba      	ldr	r2, [r7, #8]
 800d9aa:	4313      	orrs	r3, r2
 800d9ac:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800d9ae:	687b      	ldr	r3, [r7, #4]
 800d9b0:	681b      	ldr	r3, [r3, #0]
 800d9b2:	68ba      	ldr	r2, [r7, #8]
 800d9b4:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800d9b6:	687b      	ldr	r3, [r7, #4]
 800d9b8:	2201      	movs	r2, #1
 800d9ba:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800d9be:	687b      	ldr	r3, [r7, #4]
 800d9c0:	2200      	movs	r2, #0
 800d9c2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800d9c6:	2300      	movs	r3, #0
}
 800d9c8:	4618      	mov	r0, r3
 800d9ca:	3714      	adds	r7, #20
 800d9cc:	46bd      	mov	sp, r7
 800d9ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d9d2:	4770      	bx	lr
 800d9d4:	40010000 	.word	0x40010000
 800d9d8:	40010400 	.word	0x40010400
 800d9dc:	40000400 	.word	0x40000400
 800d9e0:	40000800 	.word	0x40000800
 800d9e4:	40000c00 	.word	0x40000c00
 800d9e8:	40001800 	.word	0x40001800
 800d9ec:	40014000 	.word	0x40014000

0800d9f0 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800d9f0:	b480      	push	{r7}
 800d9f2:	b083      	sub	sp, #12
 800d9f4:	af00      	add	r7, sp, #0
 800d9f6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800d9f8:	bf00      	nop
 800d9fa:	370c      	adds	r7, #12
 800d9fc:	46bd      	mov	sp, r7
 800d9fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 800da02:	4770      	bx	lr

0800da04 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800da04:	b480      	push	{r7}
 800da06:	b083      	sub	sp, #12
 800da08:	af00      	add	r7, sp, #0
 800da0a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800da0c:	bf00      	nop
 800da0e:	370c      	adds	r7, #12
 800da10:	46bd      	mov	sp, r7
 800da12:	f85d 7b04 	ldr.w	r7, [sp], #4
 800da16:	4770      	bx	lr

0800da18 <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 800da18:	b480      	push	{r7}
 800da1a:	b083      	sub	sp, #12
 800da1c:	af00      	add	r7, sp, #0
 800da1e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 800da20:	bf00      	nop
 800da22:	370c      	adds	r7, #12
 800da24:	46bd      	mov	sp, r7
 800da26:	f85d 7b04 	ldr.w	r7, [sp], #4
 800da2a:	4770      	bx	lr

0800da2c <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800da2c:	b580      	push	{r7, lr}
 800da2e:	b082      	sub	sp, #8
 800da30:	af00      	add	r7, sp, #0
 800da32:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800da34:	687b      	ldr	r3, [r7, #4]
 800da36:	2b00      	cmp	r3, #0
 800da38:	d101      	bne.n	800da3e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800da3a:	2301      	movs	r3, #1
 800da3c:	e042      	b.n	800dac4 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800da3e:	687b      	ldr	r3, [r7, #4]
 800da40:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800da44:	2b00      	cmp	r3, #0
 800da46:	d106      	bne.n	800da56 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800da48:	687b      	ldr	r3, [r7, #4]
 800da4a:	2200      	movs	r2, #0
 800da4c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800da50:	6878      	ldr	r0, [r7, #4]
 800da52:	f7f4 fff9 	bl	8002a48 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800da56:	687b      	ldr	r3, [r7, #4]
 800da58:	2224      	movs	r2, #36	@ 0x24
 800da5a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 800da5e:	687b      	ldr	r3, [r7, #4]
 800da60:	681b      	ldr	r3, [r3, #0]
 800da62:	681a      	ldr	r2, [r3, #0]
 800da64:	687b      	ldr	r3, [r7, #4]
 800da66:	681b      	ldr	r3, [r3, #0]
 800da68:	f022 0201 	bic.w	r2, r2, #1
 800da6c:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800da6e:	687b      	ldr	r3, [r7, #4]
 800da70:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800da72:	2b00      	cmp	r3, #0
 800da74:	d002      	beq.n	800da7c <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 800da76:	6878      	ldr	r0, [r7, #4]
 800da78:	f001 fa40 	bl	800eefc <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800da7c:	6878      	ldr	r0, [r7, #4]
 800da7e:	f000 fcd5 	bl	800e42c <UART_SetConfig>
 800da82:	4603      	mov	r3, r0
 800da84:	2b01      	cmp	r3, #1
 800da86:	d101      	bne.n	800da8c <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 800da88:	2301      	movs	r3, #1
 800da8a:	e01b      	b.n	800dac4 <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800da8c:	687b      	ldr	r3, [r7, #4]
 800da8e:	681b      	ldr	r3, [r3, #0]
 800da90:	685a      	ldr	r2, [r3, #4]
 800da92:	687b      	ldr	r3, [r7, #4]
 800da94:	681b      	ldr	r3, [r3, #0]
 800da96:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800da9a:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800da9c:	687b      	ldr	r3, [r7, #4]
 800da9e:	681b      	ldr	r3, [r3, #0]
 800daa0:	689a      	ldr	r2, [r3, #8]
 800daa2:	687b      	ldr	r3, [r7, #4]
 800daa4:	681b      	ldr	r3, [r3, #0]
 800daa6:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800daaa:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800daac:	687b      	ldr	r3, [r7, #4]
 800daae:	681b      	ldr	r3, [r3, #0]
 800dab0:	681a      	ldr	r2, [r3, #0]
 800dab2:	687b      	ldr	r3, [r7, #4]
 800dab4:	681b      	ldr	r3, [r3, #0]
 800dab6:	f042 0201 	orr.w	r2, r2, #1
 800daba:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800dabc:	6878      	ldr	r0, [r7, #4]
 800dabe:	f001 fabf 	bl	800f040 <UART_CheckIdleState>
 800dac2:	4603      	mov	r3, r0
}
 800dac4:	4618      	mov	r0, r3
 800dac6:	3708      	adds	r7, #8
 800dac8:	46bd      	mov	sp, r7
 800daca:	bd80      	pop	{r7, pc}

0800dacc <HAL_UART_Transmit_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be sent.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_IT(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 800dacc:	b480      	push	{r7}
 800dace:	b091      	sub	sp, #68	@ 0x44
 800dad0:	af00      	add	r7, sp, #0
 800dad2:	60f8      	str	r0, [r7, #12]
 800dad4:	60b9      	str	r1, [r7, #8]
 800dad6:	4613      	mov	r3, r2
 800dad8:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800dada:	68fb      	ldr	r3, [r7, #12]
 800dadc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800dae0:	2b20      	cmp	r3, #32
 800dae2:	d178      	bne.n	800dbd6 <HAL_UART_Transmit_IT+0x10a>
  {
    if ((pData == NULL) || (Size == 0U))
 800dae4:	68bb      	ldr	r3, [r7, #8]
 800dae6:	2b00      	cmp	r3, #0
 800dae8:	d002      	beq.n	800daf0 <HAL_UART_Transmit_IT+0x24>
 800daea:	88fb      	ldrh	r3, [r7, #6]
 800daec:	2b00      	cmp	r3, #0
 800daee:	d101      	bne.n	800daf4 <HAL_UART_Transmit_IT+0x28>
    {
      return HAL_ERROR;
 800daf0:	2301      	movs	r3, #1
 800daf2:	e071      	b.n	800dbd8 <HAL_UART_Transmit_IT+0x10c>
    }

    huart->pTxBuffPtr  = pData;
 800daf4:	68fb      	ldr	r3, [r7, #12]
 800daf6:	68ba      	ldr	r2, [r7, #8]
 800daf8:	651a      	str	r2, [r3, #80]	@ 0x50
    huart->TxXferSize  = Size;
 800dafa:	68fb      	ldr	r3, [r7, #12]
 800dafc:	88fa      	ldrh	r2, [r7, #6]
 800dafe:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 800db02:	68fb      	ldr	r3, [r7, #12]
 800db04:	88fa      	ldrh	r2, [r7, #6]
 800db06:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    huart->TxISR       = NULL;
 800db0a:	68fb      	ldr	r3, [r7, #12]
 800db0c:	2200      	movs	r2, #0
 800db0e:	679a      	str	r2, [r3, #120]	@ 0x78

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800db10:	68fb      	ldr	r3, [r7, #12]
 800db12:	2200      	movs	r2, #0
 800db14:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800db18:	68fb      	ldr	r3, [r7, #12]
 800db1a:	2221      	movs	r2, #33	@ 0x21
 800db1c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    /* Configure Tx interrupt processing */
    if (huart->FifoMode == UART_FIFOMODE_ENABLE)
 800db20:	68fb      	ldr	r3, [r7, #12]
 800db22:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800db24:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800db28:	d12a      	bne.n	800db80 <HAL_UART_Transmit_IT+0xb4>
    {
      /* Set the Tx ISR function pointer according to the data word length */
      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800db2a:	68fb      	ldr	r3, [r7, #12]
 800db2c:	689b      	ldr	r3, [r3, #8]
 800db2e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800db32:	d107      	bne.n	800db44 <HAL_UART_Transmit_IT+0x78>
 800db34:	68fb      	ldr	r3, [r7, #12]
 800db36:	691b      	ldr	r3, [r3, #16]
 800db38:	2b00      	cmp	r3, #0
 800db3a:	d103      	bne.n	800db44 <HAL_UART_Transmit_IT+0x78>
      {
        huart->TxISR = UART_TxISR_16BIT_FIFOEN;
 800db3c:	68fb      	ldr	r3, [r7, #12]
 800db3e:	4a29      	ldr	r2, [pc, #164]	@ (800dbe4 <HAL_UART_Transmit_IT+0x118>)
 800db40:	679a      	str	r2, [r3, #120]	@ 0x78
 800db42:	e002      	b.n	800db4a <HAL_UART_Transmit_IT+0x7e>
      }
      else
      {
        huart->TxISR = UART_TxISR_8BIT_FIFOEN;
 800db44:	68fb      	ldr	r3, [r7, #12]
 800db46:	4a28      	ldr	r2, [pc, #160]	@ (800dbe8 <HAL_UART_Transmit_IT+0x11c>)
 800db48:	679a      	str	r2, [r3, #120]	@ 0x78
      }

      /* Enable the TX FIFO threshold interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_TXFTIE);
 800db4a:	68fb      	ldr	r3, [r7, #12]
 800db4c:	681b      	ldr	r3, [r3, #0]
 800db4e:	3308      	adds	r3, #8
 800db50:	62bb      	str	r3, [r7, #40]	@ 0x28
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800db52:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800db54:	e853 3f00 	ldrex	r3, [r3]
 800db58:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800db5a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800db5c:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 800db60:	63bb      	str	r3, [r7, #56]	@ 0x38
 800db62:	68fb      	ldr	r3, [r7, #12]
 800db64:	681b      	ldr	r3, [r3, #0]
 800db66:	3308      	adds	r3, #8
 800db68:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800db6a:	637a      	str	r2, [r7, #52]	@ 0x34
 800db6c:	633b      	str	r3, [r7, #48]	@ 0x30
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800db6e:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 800db70:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800db72:	e841 2300 	strex	r3, r2, [r1]
 800db76:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 800db78:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800db7a:	2b00      	cmp	r3, #0
 800db7c:	d1e5      	bne.n	800db4a <HAL_UART_Transmit_IT+0x7e>
 800db7e:	e028      	b.n	800dbd2 <HAL_UART_Transmit_IT+0x106>
    }
    else
    {
      /* Set the Tx ISR function pointer according to the data word length */
      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800db80:	68fb      	ldr	r3, [r7, #12]
 800db82:	689b      	ldr	r3, [r3, #8]
 800db84:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800db88:	d107      	bne.n	800db9a <HAL_UART_Transmit_IT+0xce>
 800db8a:	68fb      	ldr	r3, [r7, #12]
 800db8c:	691b      	ldr	r3, [r3, #16]
 800db8e:	2b00      	cmp	r3, #0
 800db90:	d103      	bne.n	800db9a <HAL_UART_Transmit_IT+0xce>
      {
        huart->TxISR = UART_TxISR_16BIT;
 800db92:	68fb      	ldr	r3, [r7, #12]
 800db94:	4a15      	ldr	r2, [pc, #84]	@ (800dbec <HAL_UART_Transmit_IT+0x120>)
 800db96:	679a      	str	r2, [r3, #120]	@ 0x78
 800db98:	e002      	b.n	800dba0 <HAL_UART_Transmit_IT+0xd4>
      }
      else
      {
        huart->TxISR = UART_TxISR_8BIT;
 800db9a:	68fb      	ldr	r3, [r7, #12]
 800db9c:	4a14      	ldr	r2, [pc, #80]	@ (800dbf0 <HAL_UART_Transmit_IT+0x124>)
 800db9e:	679a      	str	r2, [r3, #120]	@ 0x78
      }

      /* Enable the Transmit Data Register Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TXEIE_TXFNFIE);
 800dba0:	68fb      	ldr	r3, [r7, #12]
 800dba2:	681b      	ldr	r3, [r3, #0]
 800dba4:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800dba6:	697b      	ldr	r3, [r7, #20]
 800dba8:	e853 3f00 	ldrex	r3, [r3]
 800dbac:	613b      	str	r3, [r7, #16]
   return(result);
 800dbae:	693b      	ldr	r3, [r7, #16]
 800dbb0:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800dbb4:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800dbb6:	68fb      	ldr	r3, [r7, #12]
 800dbb8:	681b      	ldr	r3, [r3, #0]
 800dbba:	461a      	mov	r2, r3
 800dbbc:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800dbbe:	623b      	str	r3, [r7, #32]
 800dbc0:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800dbc2:	69f9      	ldr	r1, [r7, #28]
 800dbc4:	6a3a      	ldr	r2, [r7, #32]
 800dbc6:	e841 2300 	strex	r3, r2, [r1]
 800dbca:	61bb      	str	r3, [r7, #24]
   return(result);
 800dbcc:	69bb      	ldr	r3, [r7, #24]
 800dbce:	2b00      	cmp	r3, #0
 800dbd0:	d1e6      	bne.n	800dba0 <HAL_UART_Transmit_IT+0xd4>
    }

    return HAL_OK;
 800dbd2:	2300      	movs	r3, #0
 800dbd4:	e000      	b.n	800dbd8 <HAL_UART_Transmit_IT+0x10c>
  }
  else
  {
    return HAL_BUSY;
 800dbd6:	2302      	movs	r3, #2
  }
}
 800dbd8:	4618      	mov	r0, r3
 800dbda:	3744      	adds	r7, #68	@ 0x44
 800dbdc:	46bd      	mov	sp, r7
 800dbde:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dbe2:	4770      	bx	lr
 800dbe4:	0800f807 	.word	0x0800f807
 800dbe8:	0800f727 	.word	0x0800f727
 800dbec:	0800f665 	.word	0x0800f665
 800dbf0:	0800f5ad 	.word	0x0800f5ad

0800dbf4 <HAL_UART_Receive_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800dbf4:	b580      	push	{r7, lr}
 800dbf6:	b08a      	sub	sp, #40	@ 0x28
 800dbf8:	af00      	add	r7, sp, #0
 800dbfa:	60f8      	str	r0, [r7, #12]
 800dbfc:	60b9      	str	r1, [r7, #8]
 800dbfe:	4613      	mov	r3, r2
 800dc00:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800dc02:	68fb      	ldr	r3, [r7, #12]
 800dc04:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800dc08:	2b20      	cmp	r3, #32
 800dc0a:	d137      	bne.n	800dc7c <HAL_UART_Receive_IT+0x88>
  {
    if ((pData == NULL) || (Size == 0U))
 800dc0c:	68bb      	ldr	r3, [r7, #8]
 800dc0e:	2b00      	cmp	r3, #0
 800dc10:	d002      	beq.n	800dc18 <HAL_UART_Receive_IT+0x24>
 800dc12:	88fb      	ldrh	r3, [r7, #6]
 800dc14:	2b00      	cmp	r3, #0
 800dc16:	d101      	bne.n	800dc1c <HAL_UART_Receive_IT+0x28>
    {
      return HAL_ERROR;
 800dc18:	2301      	movs	r3, #1
 800dc1a:	e030      	b.n	800dc7e <HAL_UART_Receive_IT+0x8a>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800dc1c:	68fb      	ldr	r3, [r7, #12]
 800dc1e:	2200      	movs	r2, #0
 800dc20:	66da      	str	r2, [r3, #108]	@ 0x6c

    if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800dc22:	68fb      	ldr	r3, [r7, #12]
 800dc24:	681b      	ldr	r3, [r3, #0]
 800dc26:	4a18      	ldr	r2, [pc, #96]	@ (800dc88 <HAL_UART_Receive_IT+0x94>)
 800dc28:	4293      	cmp	r3, r2
 800dc2a:	d01f      	beq.n	800dc6c <HAL_UART_Receive_IT+0x78>
    {
      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800dc2c:	68fb      	ldr	r3, [r7, #12]
 800dc2e:	681b      	ldr	r3, [r3, #0]
 800dc30:	685b      	ldr	r3, [r3, #4]
 800dc32:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800dc36:	2b00      	cmp	r3, #0
 800dc38:	d018      	beq.n	800dc6c <HAL_UART_Receive_IT+0x78>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800dc3a:	68fb      	ldr	r3, [r7, #12]
 800dc3c:	681b      	ldr	r3, [r3, #0]
 800dc3e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800dc40:	697b      	ldr	r3, [r7, #20]
 800dc42:	e853 3f00 	ldrex	r3, [r3]
 800dc46:	613b      	str	r3, [r7, #16]
   return(result);
 800dc48:	693b      	ldr	r3, [r7, #16]
 800dc4a:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 800dc4e:	627b      	str	r3, [r7, #36]	@ 0x24
 800dc50:	68fb      	ldr	r3, [r7, #12]
 800dc52:	681b      	ldr	r3, [r3, #0]
 800dc54:	461a      	mov	r2, r3
 800dc56:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800dc58:	623b      	str	r3, [r7, #32]
 800dc5a:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800dc5c:	69f9      	ldr	r1, [r7, #28]
 800dc5e:	6a3a      	ldr	r2, [r7, #32]
 800dc60:	e841 2300 	strex	r3, r2, [r1]
 800dc64:	61bb      	str	r3, [r7, #24]
   return(result);
 800dc66:	69bb      	ldr	r3, [r7, #24]
 800dc68:	2b00      	cmp	r3, #0
 800dc6a:	d1e6      	bne.n	800dc3a <HAL_UART_Receive_IT+0x46>
      }
    }

    return (UART_Start_Receive_IT(huart, pData, Size));
 800dc6c:	88fb      	ldrh	r3, [r7, #6]
 800dc6e:	461a      	mov	r2, r3
 800dc70:	68b9      	ldr	r1, [r7, #8]
 800dc72:	68f8      	ldr	r0, [r7, #12]
 800dc74:	f001 fafc 	bl	800f270 <UART_Start_Receive_IT>
 800dc78:	4603      	mov	r3, r0
 800dc7a:	e000      	b.n	800dc7e <HAL_UART_Receive_IT+0x8a>
  }
  else
  {
    return HAL_BUSY;
 800dc7c:	2302      	movs	r3, #2
  }
}
 800dc7e:	4618      	mov	r0, r3
 800dc80:	3728      	adds	r7, #40	@ 0x28
 800dc82:	46bd      	mov	sp, r7
 800dc84:	bd80      	pop	{r7, pc}
 800dc86:	bf00      	nop
 800dc88:	58000c00 	.word	0x58000c00

0800dc8c <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800dc8c:	b580      	push	{r7, lr}
 800dc8e:	b0ba      	sub	sp, #232	@ 0xe8
 800dc90:	af00      	add	r7, sp, #0
 800dc92:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 800dc94:	687b      	ldr	r3, [r7, #4]
 800dc96:	681b      	ldr	r3, [r3, #0]
 800dc98:	69db      	ldr	r3, [r3, #28]
 800dc9a:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800dc9e:	687b      	ldr	r3, [r7, #4]
 800dca0:	681b      	ldr	r3, [r3, #0]
 800dca2:	681b      	ldr	r3, [r3, #0]
 800dca4:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800dca8:	687b      	ldr	r3, [r7, #4]
 800dcaa:	681b      	ldr	r3, [r3, #0]
 800dcac:	689b      	ldr	r3, [r3, #8]
 800dcae:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 800dcb2:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 800dcb6:	f640 030f 	movw	r3, #2063	@ 0x80f
 800dcba:	4013      	ands	r3, r2
 800dcbc:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == 0U)
 800dcc0:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800dcc4:	2b00      	cmp	r3, #0
 800dcc6:	d11b      	bne.n	800dd00 <HAL_UART_IRQHandler+0x74>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 800dcc8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800dccc:	f003 0320 	and.w	r3, r3, #32
 800dcd0:	2b00      	cmp	r3, #0
 800dcd2:	d015      	beq.n	800dd00 <HAL_UART_IRQHandler+0x74>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 800dcd4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800dcd8:	f003 0320 	and.w	r3, r3, #32
 800dcdc:	2b00      	cmp	r3, #0
 800dcde:	d105      	bne.n	800dcec <HAL_UART_IRQHandler+0x60>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 800dce0:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800dce4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800dce8:	2b00      	cmp	r3, #0
 800dcea:	d009      	beq.n	800dd00 <HAL_UART_IRQHandler+0x74>
    {
      if (huart->RxISR != NULL)
 800dcec:	687b      	ldr	r3, [r7, #4]
 800dcee:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800dcf0:	2b00      	cmp	r3, #0
 800dcf2:	f000 8377 	beq.w	800e3e4 <HAL_UART_IRQHandler+0x758>
      {
        huart->RxISR(huart);
 800dcf6:	687b      	ldr	r3, [r7, #4]
 800dcf8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800dcfa:	6878      	ldr	r0, [r7, #4]
 800dcfc:	4798      	blx	r3
      }
      return;
 800dcfe:	e371      	b.n	800e3e4 <HAL_UART_IRQHandler+0x758>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 800dd00:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800dd04:	2b00      	cmp	r3, #0
 800dd06:	f000 8123 	beq.w	800df50 <HAL_UART_IRQHandler+0x2c4>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 800dd0a:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 800dd0e:	4b8d      	ldr	r3, [pc, #564]	@ (800df44 <HAL_UART_IRQHandler+0x2b8>)
 800dd10:	4013      	ands	r3, r2
 800dd12:	2b00      	cmp	r3, #0
 800dd14:	d106      	bne.n	800dd24 <HAL_UART_IRQHandler+0x98>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 800dd16:	f8d7 20e0 	ldr.w	r2, [r7, #224]	@ 0xe0
 800dd1a:	4b8b      	ldr	r3, [pc, #556]	@ (800df48 <HAL_UART_IRQHandler+0x2bc>)
 800dd1c:	4013      	ands	r3, r2
 800dd1e:	2b00      	cmp	r3, #0
 800dd20:	f000 8116 	beq.w	800df50 <HAL_UART_IRQHandler+0x2c4>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800dd24:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800dd28:	f003 0301 	and.w	r3, r3, #1
 800dd2c:	2b00      	cmp	r3, #0
 800dd2e:	d011      	beq.n	800dd54 <HAL_UART_IRQHandler+0xc8>
 800dd30:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800dd34:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800dd38:	2b00      	cmp	r3, #0
 800dd3a:	d00b      	beq.n	800dd54 <HAL_UART_IRQHandler+0xc8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800dd3c:	687b      	ldr	r3, [r7, #4]
 800dd3e:	681b      	ldr	r3, [r3, #0]
 800dd40:	2201      	movs	r2, #1
 800dd42:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800dd44:	687b      	ldr	r3, [r7, #4]
 800dd46:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800dd4a:	f043 0201 	orr.w	r2, r3, #1
 800dd4e:	687b      	ldr	r3, [r7, #4]
 800dd50:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800dd54:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800dd58:	f003 0302 	and.w	r3, r3, #2
 800dd5c:	2b00      	cmp	r3, #0
 800dd5e:	d011      	beq.n	800dd84 <HAL_UART_IRQHandler+0xf8>
 800dd60:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800dd64:	f003 0301 	and.w	r3, r3, #1
 800dd68:	2b00      	cmp	r3, #0
 800dd6a:	d00b      	beq.n	800dd84 <HAL_UART_IRQHandler+0xf8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800dd6c:	687b      	ldr	r3, [r7, #4]
 800dd6e:	681b      	ldr	r3, [r3, #0]
 800dd70:	2202      	movs	r2, #2
 800dd72:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800dd74:	687b      	ldr	r3, [r7, #4]
 800dd76:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800dd7a:	f043 0204 	orr.w	r2, r3, #4
 800dd7e:	687b      	ldr	r3, [r7, #4]
 800dd80:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800dd84:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800dd88:	f003 0304 	and.w	r3, r3, #4
 800dd8c:	2b00      	cmp	r3, #0
 800dd8e:	d011      	beq.n	800ddb4 <HAL_UART_IRQHandler+0x128>
 800dd90:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800dd94:	f003 0301 	and.w	r3, r3, #1
 800dd98:	2b00      	cmp	r3, #0
 800dd9a:	d00b      	beq.n	800ddb4 <HAL_UART_IRQHandler+0x128>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800dd9c:	687b      	ldr	r3, [r7, #4]
 800dd9e:	681b      	ldr	r3, [r3, #0]
 800dda0:	2204      	movs	r2, #4
 800dda2:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800dda4:	687b      	ldr	r3, [r7, #4]
 800dda6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800ddaa:	f043 0202 	orr.w	r2, r3, #2
 800ddae:	687b      	ldr	r3, [r7, #4]
 800ddb0:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 800ddb4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800ddb8:	f003 0308 	and.w	r3, r3, #8
 800ddbc:	2b00      	cmp	r3, #0
 800ddbe:	d017      	beq.n	800ddf0 <HAL_UART_IRQHandler+0x164>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 800ddc0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800ddc4:	f003 0320 	and.w	r3, r3, #32
 800ddc8:	2b00      	cmp	r3, #0
 800ddca:	d105      	bne.n	800ddd8 <HAL_UART_IRQHandler+0x14c>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
 800ddcc:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 800ddd0:	4b5c      	ldr	r3, [pc, #368]	@ (800df44 <HAL_UART_IRQHandler+0x2b8>)
 800ddd2:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 800ddd4:	2b00      	cmp	r3, #0
 800ddd6:	d00b      	beq.n	800ddf0 <HAL_UART_IRQHandler+0x164>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800ddd8:	687b      	ldr	r3, [r7, #4]
 800ddda:	681b      	ldr	r3, [r3, #0]
 800dddc:	2208      	movs	r2, #8
 800ddde:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800dde0:	687b      	ldr	r3, [r7, #4]
 800dde2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800dde6:	f043 0208 	orr.w	r2, r3, #8
 800ddea:	687b      	ldr	r3, [r7, #4]
 800ddec:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 800ddf0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800ddf4:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800ddf8:	2b00      	cmp	r3, #0
 800ddfa:	d012      	beq.n	800de22 <HAL_UART_IRQHandler+0x196>
 800ddfc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800de00:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 800de04:	2b00      	cmp	r3, #0
 800de06:	d00c      	beq.n	800de22 <HAL_UART_IRQHandler+0x196>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800de08:	687b      	ldr	r3, [r7, #4]
 800de0a:	681b      	ldr	r3, [r3, #0]
 800de0c:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800de10:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 800de12:	687b      	ldr	r3, [r7, #4]
 800de14:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800de18:	f043 0220 	orr.w	r2, r3, #32
 800de1c:	687b      	ldr	r3, [r7, #4]
 800de1e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800de22:	687b      	ldr	r3, [r7, #4]
 800de24:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800de28:	2b00      	cmp	r3, #0
 800de2a:	f000 82dd 	beq.w	800e3e8 <HAL_UART_IRQHandler+0x75c>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 800de2e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800de32:	f003 0320 	and.w	r3, r3, #32
 800de36:	2b00      	cmp	r3, #0
 800de38:	d013      	beq.n	800de62 <HAL_UART_IRQHandler+0x1d6>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 800de3a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800de3e:	f003 0320 	and.w	r3, r3, #32
 800de42:	2b00      	cmp	r3, #0
 800de44:	d105      	bne.n	800de52 <HAL_UART_IRQHandler+0x1c6>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 800de46:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800de4a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800de4e:	2b00      	cmp	r3, #0
 800de50:	d007      	beq.n	800de62 <HAL_UART_IRQHandler+0x1d6>
      {
        if (huart->RxISR != NULL)
 800de52:	687b      	ldr	r3, [r7, #4]
 800de54:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800de56:	2b00      	cmp	r3, #0
 800de58:	d003      	beq.n	800de62 <HAL_UART_IRQHandler+0x1d6>
        {
          huart->RxISR(huart);
 800de5a:	687b      	ldr	r3, [r7, #4]
 800de5c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800de5e:	6878      	ldr	r0, [r7, #4]
 800de60:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 800de62:	687b      	ldr	r3, [r7, #4]
 800de64:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800de68:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800de6c:	687b      	ldr	r3, [r7, #4]
 800de6e:	681b      	ldr	r3, [r3, #0]
 800de70:	689b      	ldr	r3, [r3, #8]
 800de72:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800de76:	2b40      	cmp	r3, #64	@ 0x40
 800de78:	d005      	beq.n	800de86 <HAL_UART_IRQHandler+0x1fa>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 800de7a:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800de7e:	f003 0328 	and.w	r3, r3, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800de82:	2b00      	cmp	r3, #0
 800de84:	d054      	beq.n	800df30 <HAL_UART_IRQHandler+0x2a4>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800de86:	6878      	ldr	r0, [r7, #4]
 800de88:	f001 fb14 	bl	800f4b4 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800de8c:	687b      	ldr	r3, [r7, #4]
 800de8e:	681b      	ldr	r3, [r3, #0]
 800de90:	689b      	ldr	r3, [r3, #8]
 800de92:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800de96:	2b40      	cmp	r3, #64	@ 0x40
 800de98:	d146      	bne.n	800df28 <HAL_UART_IRQHandler+0x29c>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800de9a:	687b      	ldr	r3, [r7, #4]
 800de9c:	681b      	ldr	r3, [r3, #0]
 800de9e:	3308      	adds	r3, #8
 800dea0:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800dea4:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800dea8:	e853 3f00 	ldrex	r3, [r3]
 800deac:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 800deb0:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800deb4:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800deb8:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 800debc:	687b      	ldr	r3, [r7, #4]
 800debe:	681b      	ldr	r3, [r3, #0]
 800dec0:	3308      	adds	r3, #8
 800dec2:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 800dec6:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 800deca:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800dece:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 800ded2:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 800ded6:	e841 2300 	strex	r3, r2, [r1]
 800deda:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 800dede:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800dee2:	2b00      	cmp	r3, #0
 800dee4:	d1d9      	bne.n	800de9a <HAL_UART_IRQHandler+0x20e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 800dee6:	687b      	ldr	r3, [r7, #4]
 800dee8:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800deec:	2b00      	cmp	r3, #0
 800deee:	d017      	beq.n	800df20 <HAL_UART_IRQHandler+0x294>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800def0:	687b      	ldr	r3, [r7, #4]
 800def2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800def6:	4a15      	ldr	r2, [pc, #84]	@ (800df4c <HAL_UART_IRQHandler+0x2c0>)
 800def8:	651a      	str	r2, [r3, #80]	@ 0x50

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800defa:	687b      	ldr	r3, [r7, #4]
 800defc:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800df00:	4618      	mov	r0, r3
 800df02:	f7f8 f985 	bl	8006210 <HAL_DMA_Abort_IT>
 800df06:	4603      	mov	r3, r0
 800df08:	2b00      	cmp	r3, #0
 800df0a:	d019      	beq.n	800df40 <HAL_UART_IRQHandler+0x2b4>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800df0c:	687b      	ldr	r3, [r7, #4]
 800df0e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800df12:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800df14:	687a      	ldr	r2, [r7, #4]
 800df16:	f8d2 2080 	ldr.w	r2, [r2, #128]	@ 0x80
 800df1a:	4610      	mov	r0, r2
 800df1c:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800df1e:	e00f      	b.n	800df40 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800df20:	6878      	ldr	r0, [r7, #4]
 800df22:	f000 fa6d 	bl	800e400 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800df26:	e00b      	b.n	800df40 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800df28:	6878      	ldr	r0, [r7, #4]
 800df2a:	f000 fa69 	bl	800e400 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800df2e:	e007      	b.n	800df40 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800df30:	6878      	ldr	r0, [r7, #4]
 800df32:	f000 fa65 	bl	800e400 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800df36:	687b      	ldr	r3, [r7, #4]
 800df38:	2200      	movs	r2, #0
 800df3a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
      }
    }
    return;
 800df3e:	e253      	b.n	800e3e8 <HAL_UART_IRQHandler+0x75c>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800df40:	bf00      	nop
    return;
 800df42:	e251      	b.n	800e3e8 <HAL_UART_IRQHandler+0x75c>
 800df44:	10000001 	.word	0x10000001
 800df48:	04000120 	.word	0x04000120
 800df4c:	0800f581 	.word	0x0800f581

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800df50:	687b      	ldr	r3, [r7, #4]
 800df52:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800df54:	2b01      	cmp	r3, #1
 800df56:	f040 81e7 	bne.w	800e328 <HAL_UART_IRQHandler+0x69c>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 800df5a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800df5e:	f003 0310 	and.w	r3, r3, #16
 800df62:	2b00      	cmp	r3, #0
 800df64:	f000 81e0 	beq.w	800e328 <HAL_UART_IRQHandler+0x69c>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 800df68:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800df6c:	f003 0310 	and.w	r3, r3, #16
 800df70:	2b00      	cmp	r3, #0
 800df72:	f000 81d9 	beq.w	800e328 <HAL_UART_IRQHandler+0x69c>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800df76:	687b      	ldr	r3, [r7, #4]
 800df78:	681b      	ldr	r3, [r3, #0]
 800df7a:	2210      	movs	r2, #16
 800df7c:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800df7e:	687b      	ldr	r3, [r7, #4]
 800df80:	681b      	ldr	r3, [r3, #0]
 800df82:	689b      	ldr	r3, [r3, #8]
 800df84:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800df88:	2b40      	cmp	r3, #64	@ 0x40
 800df8a:	f040 8151 	bne.w	800e230 <HAL_UART_IRQHandler+0x5a4>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800df8e:	687b      	ldr	r3, [r7, #4]
 800df90:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800df94:	681b      	ldr	r3, [r3, #0]
 800df96:	4a96      	ldr	r2, [pc, #600]	@ (800e1f0 <HAL_UART_IRQHandler+0x564>)
 800df98:	4293      	cmp	r3, r2
 800df9a:	d068      	beq.n	800e06e <HAL_UART_IRQHandler+0x3e2>
 800df9c:	687b      	ldr	r3, [r7, #4]
 800df9e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800dfa2:	681b      	ldr	r3, [r3, #0]
 800dfa4:	4a93      	ldr	r2, [pc, #588]	@ (800e1f4 <HAL_UART_IRQHandler+0x568>)
 800dfa6:	4293      	cmp	r3, r2
 800dfa8:	d061      	beq.n	800e06e <HAL_UART_IRQHandler+0x3e2>
 800dfaa:	687b      	ldr	r3, [r7, #4]
 800dfac:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800dfb0:	681b      	ldr	r3, [r3, #0]
 800dfb2:	4a91      	ldr	r2, [pc, #580]	@ (800e1f8 <HAL_UART_IRQHandler+0x56c>)
 800dfb4:	4293      	cmp	r3, r2
 800dfb6:	d05a      	beq.n	800e06e <HAL_UART_IRQHandler+0x3e2>
 800dfb8:	687b      	ldr	r3, [r7, #4]
 800dfba:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800dfbe:	681b      	ldr	r3, [r3, #0]
 800dfc0:	4a8e      	ldr	r2, [pc, #568]	@ (800e1fc <HAL_UART_IRQHandler+0x570>)
 800dfc2:	4293      	cmp	r3, r2
 800dfc4:	d053      	beq.n	800e06e <HAL_UART_IRQHandler+0x3e2>
 800dfc6:	687b      	ldr	r3, [r7, #4]
 800dfc8:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800dfcc:	681b      	ldr	r3, [r3, #0]
 800dfce:	4a8c      	ldr	r2, [pc, #560]	@ (800e200 <HAL_UART_IRQHandler+0x574>)
 800dfd0:	4293      	cmp	r3, r2
 800dfd2:	d04c      	beq.n	800e06e <HAL_UART_IRQHandler+0x3e2>
 800dfd4:	687b      	ldr	r3, [r7, #4]
 800dfd6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800dfda:	681b      	ldr	r3, [r3, #0]
 800dfdc:	4a89      	ldr	r2, [pc, #548]	@ (800e204 <HAL_UART_IRQHandler+0x578>)
 800dfde:	4293      	cmp	r3, r2
 800dfe0:	d045      	beq.n	800e06e <HAL_UART_IRQHandler+0x3e2>
 800dfe2:	687b      	ldr	r3, [r7, #4]
 800dfe4:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800dfe8:	681b      	ldr	r3, [r3, #0]
 800dfea:	4a87      	ldr	r2, [pc, #540]	@ (800e208 <HAL_UART_IRQHandler+0x57c>)
 800dfec:	4293      	cmp	r3, r2
 800dfee:	d03e      	beq.n	800e06e <HAL_UART_IRQHandler+0x3e2>
 800dff0:	687b      	ldr	r3, [r7, #4]
 800dff2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800dff6:	681b      	ldr	r3, [r3, #0]
 800dff8:	4a84      	ldr	r2, [pc, #528]	@ (800e20c <HAL_UART_IRQHandler+0x580>)
 800dffa:	4293      	cmp	r3, r2
 800dffc:	d037      	beq.n	800e06e <HAL_UART_IRQHandler+0x3e2>
 800dffe:	687b      	ldr	r3, [r7, #4]
 800e000:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800e004:	681b      	ldr	r3, [r3, #0]
 800e006:	4a82      	ldr	r2, [pc, #520]	@ (800e210 <HAL_UART_IRQHandler+0x584>)
 800e008:	4293      	cmp	r3, r2
 800e00a:	d030      	beq.n	800e06e <HAL_UART_IRQHandler+0x3e2>
 800e00c:	687b      	ldr	r3, [r7, #4]
 800e00e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800e012:	681b      	ldr	r3, [r3, #0]
 800e014:	4a7f      	ldr	r2, [pc, #508]	@ (800e214 <HAL_UART_IRQHandler+0x588>)
 800e016:	4293      	cmp	r3, r2
 800e018:	d029      	beq.n	800e06e <HAL_UART_IRQHandler+0x3e2>
 800e01a:	687b      	ldr	r3, [r7, #4]
 800e01c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800e020:	681b      	ldr	r3, [r3, #0]
 800e022:	4a7d      	ldr	r2, [pc, #500]	@ (800e218 <HAL_UART_IRQHandler+0x58c>)
 800e024:	4293      	cmp	r3, r2
 800e026:	d022      	beq.n	800e06e <HAL_UART_IRQHandler+0x3e2>
 800e028:	687b      	ldr	r3, [r7, #4]
 800e02a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800e02e:	681b      	ldr	r3, [r3, #0]
 800e030:	4a7a      	ldr	r2, [pc, #488]	@ (800e21c <HAL_UART_IRQHandler+0x590>)
 800e032:	4293      	cmp	r3, r2
 800e034:	d01b      	beq.n	800e06e <HAL_UART_IRQHandler+0x3e2>
 800e036:	687b      	ldr	r3, [r7, #4]
 800e038:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800e03c:	681b      	ldr	r3, [r3, #0]
 800e03e:	4a78      	ldr	r2, [pc, #480]	@ (800e220 <HAL_UART_IRQHandler+0x594>)
 800e040:	4293      	cmp	r3, r2
 800e042:	d014      	beq.n	800e06e <HAL_UART_IRQHandler+0x3e2>
 800e044:	687b      	ldr	r3, [r7, #4]
 800e046:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800e04a:	681b      	ldr	r3, [r3, #0]
 800e04c:	4a75      	ldr	r2, [pc, #468]	@ (800e224 <HAL_UART_IRQHandler+0x598>)
 800e04e:	4293      	cmp	r3, r2
 800e050:	d00d      	beq.n	800e06e <HAL_UART_IRQHandler+0x3e2>
 800e052:	687b      	ldr	r3, [r7, #4]
 800e054:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800e058:	681b      	ldr	r3, [r3, #0]
 800e05a:	4a73      	ldr	r2, [pc, #460]	@ (800e228 <HAL_UART_IRQHandler+0x59c>)
 800e05c:	4293      	cmp	r3, r2
 800e05e:	d006      	beq.n	800e06e <HAL_UART_IRQHandler+0x3e2>
 800e060:	687b      	ldr	r3, [r7, #4]
 800e062:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800e066:	681b      	ldr	r3, [r3, #0]
 800e068:	4a70      	ldr	r2, [pc, #448]	@ (800e22c <HAL_UART_IRQHandler+0x5a0>)
 800e06a:	4293      	cmp	r3, r2
 800e06c:	d106      	bne.n	800e07c <HAL_UART_IRQHandler+0x3f0>
 800e06e:	687b      	ldr	r3, [r7, #4]
 800e070:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800e074:	681b      	ldr	r3, [r3, #0]
 800e076:	685b      	ldr	r3, [r3, #4]
 800e078:	b29b      	uxth	r3, r3
 800e07a:	e005      	b.n	800e088 <HAL_UART_IRQHandler+0x3fc>
 800e07c:	687b      	ldr	r3, [r7, #4]
 800e07e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800e082:	681b      	ldr	r3, [r3, #0]
 800e084:	685b      	ldr	r3, [r3, #4]
 800e086:	b29b      	uxth	r3, r3
 800e088:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 800e08c:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 800e090:	2b00      	cmp	r3, #0
 800e092:	f000 81ab 	beq.w	800e3ec <HAL_UART_IRQHandler+0x760>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800e096:	687b      	ldr	r3, [r7, #4]
 800e098:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800e09c:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800e0a0:	429a      	cmp	r2, r3
 800e0a2:	f080 81a3 	bcs.w	800e3ec <HAL_UART_IRQHandler+0x760>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 800e0a6:	687b      	ldr	r3, [r7, #4]
 800e0a8:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800e0ac:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 800e0b0:	687b      	ldr	r3, [r7, #4]
 800e0b2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800e0b6:	69db      	ldr	r3, [r3, #28]
 800e0b8:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800e0bc:	f000 8087 	beq.w	800e1ce <HAL_UART_IRQHandler+0x542>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800e0c0:	687b      	ldr	r3, [r7, #4]
 800e0c2:	681b      	ldr	r3, [r3, #0]
 800e0c4:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e0c8:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800e0cc:	e853 3f00 	ldrex	r3, [r3]
 800e0d0:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 800e0d4:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800e0d8:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800e0dc:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800e0e0:	687b      	ldr	r3, [r7, #4]
 800e0e2:	681b      	ldr	r3, [r3, #0]
 800e0e4:	461a      	mov	r2, r3
 800e0e6:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 800e0ea:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800e0ee:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e0f2:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 800e0f6:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 800e0fa:	e841 2300 	strex	r3, r2, [r1]
 800e0fe:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 800e102:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800e106:	2b00      	cmp	r3, #0
 800e108:	d1da      	bne.n	800e0c0 <HAL_UART_IRQHandler+0x434>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800e10a:	687b      	ldr	r3, [r7, #4]
 800e10c:	681b      	ldr	r3, [r3, #0]
 800e10e:	3308      	adds	r3, #8
 800e110:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e112:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800e114:	e853 3f00 	ldrex	r3, [r3]
 800e118:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 800e11a:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800e11c:	f023 0301 	bic.w	r3, r3, #1
 800e120:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800e124:	687b      	ldr	r3, [r7, #4]
 800e126:	681b      	ldr	r3, [r3, #0]
 800e128:	3308      	adds	r3, #8
 800e12a:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 800e12e:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 800e132:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e134:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 800e136:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 800e13a:	e841 2300 	strex	r3, r2, [r1]
 800e13e:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 800e140:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800e142:	2b00      	cmp	r3, #0
 800e144:	d1e1      	bne.n	800e10a <HAL_UART_IRQHandler+0x47e>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800e146:	687b      	ldr	r3, [r7, #4]
 800e148:	681b      	ldr	r3, [r3, #0]
 800e14a:	3308      	adds	r3, #8
 800e14c:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e14e:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800e150:	e853 3f00 	ldrex	r3, [r3]
 800e154:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 800e156:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800e158:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800e15c:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 800e160:	687b      	ldr	r3, [r7, #4]
 800e162:	681b      	ldr	r3, [r3, #0]
 800e164:	3308      	adds	r3, #8
 800e166:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 800e16a:	66fa      	str	r2, [r7, #108]	@ 0x6c
 800e16c:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e16e:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 800e170:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 800e172:	e841 2300 	strex	r3, r2, [r1]
 800e176:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 800e178:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800e17a:	2b00      	cmp	r3, #0
 800e17c:	d1e3      	bne.n	800e146 <HAL_UART_IRQHandler+0x4ba>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800e17e:	687b      	ldr	r3, [r7, #4]
 800e180:	2220      	movs	r2, #32
 800e182:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800e186:	687b      	ldr	r3, [r7, #4]
 800e188:	2200      	movs	r2, #0
 800e18a:	66da      	str	r2, [r3, #108]	@ 0x6c

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800e18c:	687b      	ldr	r3, [r7, #4]
 800e18e:	681b      	ldr	r3, [r3, #0]
 800e190:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e192:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800e194:	e853 3f00 	ldrex	r3, [r3]
 800e198:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800e19a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800e19c:	f023 0310 	bic.w	r3, r3, #16
 800e1a0:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 800e1a4:	687b      	ldr	r3, [r7, #4]
 800e1a6:	681b      	ldr	r3, [r3, #0]
 800e1a8:	461a      	mov	r2, r3
 800e1aa:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800e1ae:	65bb      	str	r3, [r7, #88]	@ 0x58
 800e1b0:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e1b2:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800e1b4:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800e1b6:	e841 2300 	strex	r3, r2, [r1]
 800e1ba:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800e1bc:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800e1be:	2b00      	cmp	r3, #0
 800e1c0:	d1e4      	bne.n	800e18c <HAL_UART_IRQHandler+0x500>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800e1c2:	687b      	ldr	r3, [r7, #4]
 800e1c4:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800e1c8:	4618      	mov	r0, r3
 800e1ca:	f7f7 fd03 	bl	8005bd4 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800e1ce:	687b      	ldr	r3, [r7, #4]
 800e1d0:	2202      	movs	r2, #2
 800e1d2:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800e1d4:	687b      	ldr	r3, [r7, #4]
 800e1d6:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 800e1da:	687b      	ldr	r3, [r7, #4]
 800e1dc:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800e1e0:	b29b      	uxth	r3, r3
 800e1e2:	1ad3      	subs	r3, r2, r3
 800e1e4:	b29b      	uxth	r3, r3
 800e1e6:	4619      	mov	r1, r3
 800e1e8:	6878      	ldr	r0, [r7, #4]
 800e1ea:	f000 f913 	bl	800e414 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 800e1ee:	e0fd      	b.n	800e3ec <HAL_UART_IRQHandler+0x760>
 800e1f0:	40020010 	.word	0x40020010
 800e1f4:	40020028 	.word	0x40020028
 800e1f8:	40020040 	.word	0x40020040
 800e1fc:	40020058 	.word	0x40020058
 800e200:	40020070 	.word	0x40020070
 800e204:	40020088 	.word	0x40020088
 800e208:	400200a0 	.word	0x400200a0
 800e20c:	400200b8 	.word	0x400200b8
 800e210:	40020410 	.word	0x40020410
 800e214:	40020428 	.word	0x40020428
 800e218:	40020440 	.word	0x40020440
 800e21c:	40020458 	.word	0x40020458
 800e220:	40020470 	.word	0x40020470
 800e224:	40020488 	.word	0x40020488
 800e228:	400204a0 	.word	0x400204a0
 800e22c:	400204b8 	.word	0x400204b8
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800e230:	687b      	ldr	r3, [r7, #4]
 800e232:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 800e236:	687b      	ldr	r3, [r7, #4]
 800e238:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800e23c:	b29b      	uxth	r3, r3
 800e23e:	1ad3      	subs	r3, r2, r3
 800e240:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 800e244:	687b      	ldr	r3, [r7, #4]
 800e246:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800e24a:	b29b      	uxth	r3, r3
 800e24c:	2b00      	cmp	r3, #0
 800e24e:	f000 80cf 	beq.w	800e3f0 <HAL_UART_IRQHandler+0x764>
          && (nb_rx_data > 0U))
 800e252:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800e256:	2b00      	cmp	r3, #0
 800e258:	f000 80ca 	beq.w	800e3f0 <HAL_UART_IRQHandler+0x764>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800e25c:	687b      	ldr	r3, [r7, #4]
 800e25e:	681b      	ldr	r3, [r3, #0]
 800e260:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e262:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e264:	e853 3f00 	ldrex	r3, [r3]
 800e268:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800e26a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800e26c:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800e270:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800e274:	687b      	ldr	r3, [r7, #4]
 800e276:	681b      	ldr	r3, [r3, #0]
 800e278:	461a      	mov	r2, r3
 800e27a:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 800e27e:	647b      	str	r3, [r7, #68]	@ 0x44
 800e280:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e282:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800e284:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800e286:	e841 2300 	strex	r3, r2, [r1]
 800e28a:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800e28c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800e28e:	2b00      	cmp	r3, #0
 800e290:	d1e4      	bne.n	800e25c <HAL_UART_IRQHandler+0x5d0>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800e292:	687b      	ldr	r3, [r7, #4]
 800e294:	681b      	ldr	r3, [r3, #0]
 800e296:	3308      	adds	r3, #8
 800e298:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e29a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e29c:	e853 3f00 	ldrex	r3, [r3]
 800e2a0:	623b      	str	r3, [r7, #32]
   return(result);
 800e2a2:	6a3a      	ldr	r2, [r7, #32]
 800e2a4:	4b55      	ldr	r3, [pc, #340]	@ (800e3fc <HAL_UART_IRQHandler+0x770>)
 800e2a6:	4013      	ands	r3, r2
 800e2a8:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 800e2ac:	687b      	ldr	r3, [r7, #4]
 800e2ae:	681b      	ldr	r3, [r3, #0]
 800e2b0:	3308      	adds	r3, #8
 800e2b2:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 800e2b6:	633a      	str	r2, [r7, #48]	@ 0x30
 800e2b8:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e2ba:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800e2bc:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800e2be:	e841 2300 	strex	r3, r2, [r1]
 800e2c2:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800e2c4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e2c6:	2b00      	cmp	r3, #0
 800e2c8:	d1e3      	bne.n	800e292 <HAL_UART_IRQHandler+0x606>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800e2ca:	687b      	ldr	r3, [r7, #4]
 800e2cc:	2220      	movs	r2, #32
 800e2ce:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800e2d2:	687b      	ldr	r3, [r7, #4]
 800e2d4:	2200      	movs	r2, #0
 800e2d6:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 800e2d8:	687b      	ldr	r3, [r7, #4]
 800e2da:	2200      	movs	r2, #0
 800e2dc:	675a      	str	r2, [r3, #116]	@ 0x74

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800e2de:	687b      	ldr	r3, [r7, #4]
 800e2e0:	681b      	ldr	r3, [r3, #0]
 800e2e2:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e2e4:	693b      	ldr	r3, [r7, #16]
 800e2e6:	e853 3f00 	ldrex	r3, [r3]
 800e2ea:	60fb      	str	r3, [r7, #12]
   return(result);
 800e2ec:	68fb      	ldr	r3, [r7, #12]
 800e2ee:	f023 0310 	bic.w	r3, r3, #16
 800e2f2:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800e2f6:	687b      	ldr	r3, [r7, #4]
 800e2f8:	681b      	ldr	r3, [r3, #0]
 800e2fa:	461a      	mov	r2, r3
 800e2fc:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 800e300:	61fb      	str	r3, [r7, #28]
 800e302:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e304:	69b9      	ldr	r1, [r7, #24]
 800e306:	69fa      	ldr	r2, [r7, #28]
 800e308:	e841 2300 	strex	r3, r2, [r1]
 800e30c:	617b      	str	r3, [r7, #20]
   return(result);
 800e30e:	697b      	ldr	r3, [r7, #20]
 800e310:	2b00      	cmp	r3, #0
 800e312:	d1e4      	bne.n	800e2de <HAL_UART_IRQHandler+0x652>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800e314:	687b      	ldr	r3, [r7, #4]
 800e316:	2202      	movs	r2, #2
 800e318:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800e31a:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800e31e:	4619      	mov	r1, r3
 800e320:	6878      	ldr	r0, [r7, #4]
 800e322:	f000 f877 	bl	800e414 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 800e326:	e063      	b.n	800e3f0 <HAL_UART_IRQHandler+0x764>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 800e328:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800e32c:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800e330:	2b00      	cmp	r3, #0
 800e332:	d00e      	beq.n	800e352 <HAL_UART_IRQHandler+0x6c6>
 800e334:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800e338:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800e33c:	2b00      	cmp	r3, #0
 800e33e:	d008      	beq.n	800e352 <HAL_UART_IRQHandler+0x6c6>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 800e340:	687b      	ldr	r3, [r7, #4]
 800e342:	681b      	ldr	r3, [r3, #0]
 800e344:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 800e348:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 800e34a:	6878      	ldr	r0, [r7, #4]
 800e34c:	f002 f818 	bl	8010380 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800e350:	e051      	b.n	800e3f6 <HAL_UART_IRQHandler+0x76a>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 800e352:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800e356:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800e35a:	2b00      	cmp	r3, #0
 800e35c:	d014      	beq.n	800e388 <HAL_UART_IRQHandler+0x6fc>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 800e35e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800e362:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800e366:	2b00      	cmp	r3, #0
 800e368:	d105      	bne.n	800e376 <HAL_UART_IRQHandler+0x6ea>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 800e36a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800e36e:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800e372:	2b00      	cmp	r3, #0
 800e374:	d008      	beq.n	800e388 <HAL_UART_IRQHandler+0x6fc>
  {
    if (huart->TxISR != NULL)
 800e376:	687b      	ldr	r3, [r7, #4]
 800e378:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800e37a:	2b00      	cmp	r3, #0
 800e37c:	d03a      	beq.n	800e3f4 <HAL_UART_IRQHandler+0x768>
    {
      huart->TxISR(huart);
 800e37e:	687b      	ldr	r3, [r7, #4]
 800e380:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800e382:	6878      	ldr	r0, [r7, #4]
 800e384:	4798      	blx	r3
    }
    return;
 800e386:	e035      	b.n	800e3f4 <HAL_UART_IRQHandler+0x768>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 800e388:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800e38c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800e390:	2b00      	cmp	r3, #0
 800e392:	d009      	beq.n	800e3a8 <HAL_UART_IRQHandler+0x71c>
 800e394:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800e398:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800e39c:	2b00      	cmp	r3, #0
 800e39e:	d003      	beq.n	800e3a8 <HAL_UART_IRQHandler+0x71c>
  {
    UART_EndTransmit_IT(huart);
 800e3a0:	6878      	ldr	r0, [r7, #4]
 800e3a2:	f001 faa5 	bl	800f8f0 <UART_EndTransmit_IT>
    return;
 800e3a6:	e026      	b.n	800e3f6 <HAL_UART_IRQHandler+0x76a>
  }

  /* UART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 800e3a8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800e3ac:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800e3b0:	2b00      	cmp	r3, #0
 800e3b2:	d009      	beq.n	800e3c8 <HAL_UART_IRQHandler+0x73c>
 800e3b4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800e3b8:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 800e3bc:	2b00      	cmp	r3, #0
 800e3be:	d003      	beq.n	800e3c8 <HAL_UART_IRQHandler+0x73c>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    huart->TxFifoEmptyCallback(huart);
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 800e3c0:	6878      	ldr	r0, [r7, #4]
 800e3c2:	f001 fff1 	bl	80103a8 <HAL_UARTEx_TxFifoEmptyCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800e3c6:	e016      	b.n	800e3f6 <HAL_UART_IRQHandler+0x76a>
  }

  /* UART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 800e3c8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800e3cc:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800e3d0:	2b00      	cmp	r3, #0
 800e3d2:	d010      	beq.n	800e3f6 <HAL_UART_IRQHandler+0x76a>
 800e3d4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800e3d8:	2b00      	cmp	r3, #0
 800e3da:	da0c      	bge.n	800e3f6 <HAL_UART_IRQHandler+0x76a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    huart->RxFifoFullCallback(huart);
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_UARTEx_RxFifoFullCallback(huart);
 800e3dc:	6878      	ldr	r0, [r7, #4]
 800e3de:	f001 ffd9 	bl	8010394 <HAL_UARTEx_RxFifoFullCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800e3e2:	e008      	b.n	800e3f6 <HAL_UART_IRQHandler+0x76a>
      return;
 800e3e4:	bf00      	nop
 800e3e6:	e006      	b.n	800e3f6 <HAL_UART_IRQHandler+0x76a>
    return;
 800e3e8:	bf00      	nop
 800e3ea:	e004      	b.n	800e3f6 <HAL_UART_IRQHandler+0x76a>
      return;
 800e3ec:	bf00      	nop
 800e3ee:	e002      	b.n	800e3f6 <HAL_UART_IRQHandler+0x76a>
      return;
 800e3f0:	bf00      	nop
 800e3f2:	e000      	b.n	800e3f6 <HAL_UART_IRQHandler+0x76a>
    return;
 800e3f4:	bf00      	nop
  }
}
 800e3f6:	37e8      	adds	r7, #232	@ 0xe8
 800e3f8:	46bd      	mov	sp, r7
 800e3fa:	bd80      	pop	{r7, pc}
 800e3fc:	effffffe 	.word	0xeffffffe

0800e400 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800e400:	b480      	push	{r7}
 800e402:	b083      	sub	sp, #12
 800e404:	af00      	add	r7, sp, #0
 800e406:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 800e408:	bf00      	nop
 800e40a:	370c      	adds	r7, #12
 800e40c:	46bd      	mov	sp, r7
 800e40e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e412:	4770      	bx	lr

0800e414 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 800e414:	b480      	push	{r7}
 800e416:	b083      	sub	sp, #12
 800e418:	af00      	add	r7, sp, #0
 800e41a:	6078      	str	r0, [r7, #4]
 800e41c:	460b      	mov	r3, r1
 800e41e:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 800e420:	bf00      	nop
 800e422:	370c      	adds	r7, #12
 800e424:	46bd      	mov	sp, r7
 800e426:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e42a:	4770      	bx	lr

0800e42c <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800e42c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800e430:	b092      	sub	sp, #72	@ 0x48
 800e432:	af00      	add	r7, sp, #0
 800e434:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800e436:	2300      	movs	r3, #0
 800e438:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800e43c:	697b      	ldr	r3, [r7, #20]
 800e43e:	689a      	ldr	r2, [r3, #8]
 800e440:	697b      	ldr	r3, [r7, #20]
 800e442:	691b      	ldr	r3, [r3, #16]
 800e444:	431a      	orrs	r2, r3
 800e446:	697b      	ldr	r3, [r7, #20]
 800e448:	695b      	ldr	r3, [r3, #20]
 800e44a:	431a      	orrs	r2, r3
 800e44c:	697b      	ldr	r3, [r7, #20]
 800e44e:	69db      	ldr	r3, [r3, #28]
 800e450:	4313      	orrs	r3, r2
 800e452:	647b      	str	r3, [r7, #68]	@ 0x44
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800e454:	697b      	ldr	r3, [r7, #20]
 800e456:	681b      	ldr	r3, [r3, #0]
 800e458:	681a      	ldr	r2, [r3, #0]
 800e45a:	4bbe      	ldr	r3, [pc, #760]	@ (800e754 <UART_SetConfig+0x328>)
 800e45c:	4013      	ands	r3, r2
 800e45e:	697a      	ldr	r2, [r7, #20]
 800e460:	6812      	ldr	r2, [r2, #0]
 800e462:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 800e464:	430b      	orrs	r3, r1
 800e466:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800e468:	697b      	ldr	r3, [r7, #20]
 800e46a:	681b      	ldr	r3, [r3, #0]
 800e46c:	685b      	ldr	r3, [r3, #4]
 800e46e:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 800e472:	697b      	ldr	r3, [r7, #20]
 800e474:	68da      	ldr	r2, [r3, #12]
 800e476:	697b      	ldr	r3, [r7, #20]
 800e478:	681b      	ldr	r3, [r3, #0]
 800e47a:	430a      	orrs	r2, r1
 800e47c:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800e47e:	697b      	ldr	r3, [r7, #20]
 800e480:	699b      	ldr	r3, [r3, #24]
 800e482:	647b      	str	r3, [r7, #68]	@ 0x44

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800e484:	697b      	ldr	r3, [r7, #20]
 800e486:	681b      	ldr	r3, [r3, #0]
 800e488:	4ab3      	ldr	r2, [pc, #716]	@ (800e758 <UART_SetConfig+0x32c>)
 800e48a:	4293      	cmp	r3, r2
 800e48c:	d004      	beq.n	800e498 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800e48e:	697b      	ldr	r3, [r7, #20]
 800e490:	6a1b      	ldr	r3, [r3, #32]
 800e492:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800e494:	4313      	orrs	r3, r2
 800e496:	647b      	str	r3, [r7, #68]	@ 0x44
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800e498:	697b      	ldr	r3, [r7, #20]
 800e49a:	681b      	ldr	r3, [r3, #0]
 800e49c:	689a      	ldr	r2, [r3, #8]
 800e49e:	4baf      	ldr	r3, [pc, #700]	@ (800e75c <UART_SetConfig+0x330>)
 800e4a0:	4013      	ands	r3, r2
 800e4a2:	697a      	ldr	r2, [r7, #20]
 800e4a4:	6812      	ldr	r2, [r2, #0]
 800e4a6:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 800e4a8:	430b      	orrs	r3, r1
 800e4aa:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 800e4ac:	697b      	ldr	r3, [r7, #20]
 800e4ae:	681b      	ldr	r3, [r3, #0]
 800e4b0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800e4b2:	f023 010f 	bic.w	r1, r3, #15
 800e4b6:	697b      	ldr	r3, [r7, #20]
 800e4b8:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800e4ba:	697b      	ldr	r3, [r7, #20]
 800e4bc:	681b      	ldr	r3, [r3, #0]
 800e4be:	430a      	orrs	r2, r1
 800e4c0:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800e4c2:	697b      	ldr	r3, [r7, #20]
 800e4c4:	681b      	ldr	r3, [r3, #0]
 800e4c6:	4aa6      	ldr	r2, [pc, #664]	@ (800e760 <UART_SetConfig+0x334>)
 800e4c8:	4293      	cmp	r3, r2
 800e4ca:	d177      	bne.n	800e5bc <UART_SetConfig+0x190>
 800e4cc:	4ba5      	ldr	r3, [pc, #660]	@ (800e764 <UART_SetConfig+0x338>)
 800e4ce:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800e4d0:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800e4d4:	2b28      	cmp	r3, #40	@ 0x28
 800e4d6:	d86d      	bhi.n	800e5b4 <UART_SetConfig+0x188>
 800e4d8:	a201      	add	r2, pc, #4	@ (adr r2, 800e4e0 <UART_SetConfig+0xb4>)
 800e4da:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e4de:	bf00      	nop
 800e4e0:	0800e585 	.word	0x0800e585
 800e4e4:	0800e5b5 	.word	0x0800e5b5
 800e4e8:	0800e5b5 	.word	0x0800e5b5
 800e4ec:	0800e5b5 	.word	0x0800e5b5
 800e4f0:	0800e5b5 	.word	0x0800e5b5
 800e4f4:	0800e5b5 	.word	0x0800e5b5
 800e4f8:	0800e5b5 	.word	0x0800e5b5
 800e4fc:	0800e5b5 	.word	0x0800e5b5
 800e500:	0800e58d 	.word	0x0800e58d
 800e504:	0800e5b5 	.word	0x0800e5b5
 800e508:	0800e5b5 	.word	0x0800e5b5
 800e50c:	0800e5b5 	.word	0x0800e5b5
 800e510:	0800e5b5 	.word	0x0800e5b5
 800e514:	0800e5b5 	.word	0x0800e5b5
 800e518:	0800e5b5 	.word	0x0800e5b5
 800e51c:	0800e5b5 	.word	0x0800e5b5
 800e520:	0800e595 	.word	0x0800e595
 800e524:	0800e5b5 	.word	0x0800e5b5
 800e528:	0800e5b5 	.word	0x0800e5b5
 800e52c:	0800e5b5 	.word	0x0800e5b5
 800e530:	0800e5b5 	.word	0x0800e5b5
 800e534:	0800e5b5 	.word	0x0800e5b5
 800e538:	0800e5b5 	.word	0x0800e5b5
 800e53c:	0800e5b5 	.word	0x0800e5b5
 800e540:	0800e59d 	.word	0x0800e59d
 800e544:	0800e5b5 	.word	0x0800e5b5
 800e548:	0800e5b5 	.word	0x0800e5b5
 800e54c:	0800e5b5 	.word	0x0800e5b5
 800e550:	0800e5b5 	.word	0x0800e5b5
 800e554:	0800e5b5 	.word	0x0800e5b5
 800e558:	0800e5b5 	.word	0x0800e5b5
 800e55c:	0800e5b5 	.word	0x0800e5b5
 800e560:	0800e5a5 	.word	0x0800e5a5
 800e564:	0800e5b5 	.word	0x0800e5b5
 800e568:	0800e5b5 	.word	0x0800e5b5
 800e56c:	0800e5b5 	.word	0x0800e5b5
 800e570:	0800e5b5 	.word	0x0800e5b5
 800e574:	0800e5b5 	.word	0x0800e5b5
 800e578:	0800e5b5 	.word	0x0800e5b5
 800e57c:	0800e5b5 	.word	0x0800e5b5
 800e580:	0800e5ad 	.word	0x0800e5ad
 800e584:	2301      	movs	r3, #1
 800e586:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800e58a:	e222      	b.n	800e9d2 <UART_SetConfig+0x5a6>
 800e58c:	2304      	movs	r3, #4
 800e58e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800e592:	e21e      	b.n	800e9d2 <UART_SetConfig+0x5a6>
 800e594:	2308      	movs	r3, #8
 800e596:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800e59a:	e21a      	b.n	800e9d2 <UART_SetConfig+0x5a6>
 800e59c:	2310      	movs	r3, #16
 800e59e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800e5a2:	e216      	b.n	800e9d2 <UART_SetConfig+0x5a6>
 800e5a4:	2320      	movs	r3, #32
 800e5a6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800e5aa:	e212      	b.n	800e9d2 <UART_SetConfig+0x5a6>
 800e5ac:	2340      	movs	r3, #64	@ 0x40
 800e5ae:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800e5b2:	e20e      	b.n	800e9d2 <UART_SetConfig+0x5a6>
 800e5b4:	2380      	movs	r3, #128	@ 0x80
 800e5b6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800e5ba:	e20a      	b.n	800e9d2 <UART_SetConfig+0x5a6>
 800e5bc:	697b      	ldr	r3, [r7, #20]
 800e5be:	681b      	ldr	r3, [r3, #0]
 800e5c0:	4a69      	ldr	r2, [pc, #420]	@ (800e768 <UART_SetConfig+0x33c>)
 800e5c2:	4293      	cmp	r3, r2
 800e5c4:	d130      	bne.n	800e628 <UART_SetConfig+0x1fc>
 800e5c6:	4b67      	ldr	r3, [pc, #412]	@ (800e764 <UART_SetConfig+0x338>)
 800e5c8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800e5ca:	f003 0307 	and.w	r3, r3, #7
 800e5ce:	2b05      	cmp	r3, #5
 800e5d0:	d826      	bhi.n	800e620 <UART_SetConfig+0x1f4>
 800e5d2:	a201      	add	r2, pc, #4	@ (adr r2, 800e5d8 <UART_SetConfig+0x1ac>)
 800e5d4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e5d8:	0800e5f1 	.word	0x0800e5f1
 800e5dc:	0800e5f9 	.word	0x0800e5f9
 800e5e0:	0800e601 	.word	0x0800e601
 800e5e4:	0800e609 	.word	0x0800e609
 800e5e8:	0800e611 	.word	0x0800e611
 800e5ec:	0800e619 	.word	0x0800e619
 800e5f0:	2300      	movs	r3, #0
 800e5f2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800e5f6:	e1ec      	b.n	800e9d2 <UART_SetConfig+0x5a6>
 800e5f8:	2304      	movs	r3, #4
 800e5fa:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800e5fe:	e1e8      	b.n	800e9d2 <UART_SetConfig+0x5a6>
 800e600:	2308      	movs	r3, #8
 800e602:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800e606:	e1e4      	b.n	800e9d2 <UART_SetConfig+0x5a6>
 800e608:	2310      	movs	r3, #16
 800e60a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800e60e:	e1e0      	b.n	800e9d2 <UART_SetConfig+0x5a6>
 800e610:	2320      	movs	r3, #32
 800e612:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800e616:	e1dc      	b.n	800e9d2 <UART_SetConfig+0x5a6>
 800e618:	2340      	movs	r3, #64	@ 0x40
 800e61a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800e61e:	e1d8      	b.n	800e9d2 <UART_SetConfig+0x5a6>
 800e620:	2380      	movs	r3, #128	@ 0x80
 800e622:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800e626:	e1d4      	b.n	800e9d2 <UART_SetConfig+0x5a6>
 800e628:	697b      	ldr	r3, [r7, #20]
 800e62a:	681b      	ldr	r3, [r3, #0]
 800e62c:	4a4f      	ldr	r2, [pc, #316]	@ (800e76c <UART_SetConfig+0x340>)
 800e62e:	4293      	cmp	r3, r2
 800e630:	d130      	bne.n	800e694 <UART_SetConfig+0x268>
 800e632:	4b4c      	ldr	r3, [pc, #304]	@ (800e764 <UART_SetConfig+0x338>)
 800e634:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800e636:	f003 0307 	and.w	r3, r3, #7
 800e63a:	2b05      	cmp	r3, #5
 800e63c:	d826      	bhi.n	800e68c <UART_SetConfig+0x260>
 800e63e:	a201      	add	r2, pc, #4	@ (adr r2, 800e644 <UART_SetConfig+0x218>)
 800e640:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e644:	0800e65d 	.word	0x0800e65d
 800e648:	0800e665 	.word	0x0800e665
 800e64c:	0800e66d 	.word	0x0800e66d
 800e650:	0800e675 	.word	0x0800e675
 800e654:	0800e67d 	.word	0x0800e67d
 800e658:	0800e685 	.word	0x0800e685
 800e65c:	2300      	movs	r3, #0
 800e65e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800e662:	e1b6      	b.n	800e9d2 <UART_SetConfig+0x5a6>
 800e664:	2304      	movs	r3, #4
 800e666:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800e66a:	e1b2      	b.n	800e9d2 <UART_SetConfig+0x5a6>
 800e66c:	2308      	movs	r3, #8
 800e66e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800e672:	e1ae      	b.n	800e9d2 <UART_SetConfig+0x5a6>
 800e674:	2310      	movs	r3, #16
 800e676:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800e67a:	e1aa      	b.n	800e9d2 <UART_SetConfig+0x5a6>
 800e67c:	2320      	movs	r3, #32
 800e67e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800e682:	e1a6      	b.n	800e9d2 <UART_SetConfig+0x5a6>
 800e684:	2340      	movs	r3, #64	@ 0x40
 800e686:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800e68a:	e1a2      	b.n	800e9d2 <UART_SetConfig+0x5a6>
 800e68c:	2380      	movs	r3, #128	@ 0x80
 800e68e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800e692:	e19e      	b.n	800e9d2 <UART_SetConfig+0x5a6>
 800e694:	697b      	ldr	r3, [r7, #20]
 800e696:	681b      	ldr	r3, [r3, #0]
 800e698:	4a35      	ldr	r2, [pc, #212]	@ (800e770 <UART_SetConfig+0x344>)
 800e69a:	4293      	cmp	r3, r2
 800e69c:	d130      	bne.n	800e700 <UART_SetConfig+0x2d4>
 800e69e:	4b31      	ldr	r3, [pc, #196]	@ (800e764 <UART_SetConfig+0x338>)
 800e6a0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800e6a2:	f003 0307 	and.w	r3, r3, #7
 800e6a6:	2b05      	cmp	r3, #5
 800e6a8:	d826      	bhi.n	800e6f8 <UART_SetConfig+0x2cc>
 800e6aa:	a201      	add	r2, pc, #4	@ (adr r2, 800e6b0 <UART_SetConfig+0x284>)
 800e6ac:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e6b0:	0800e6c9 	.word	0x0800e6c9
 800e6b4:	0800e6d1 	.word	0x0800e6d1
 800e6b8:	0800e6d9 	.word	0x0800e6d9
 800e6bc:	0800e6e1 	.word	0x0800e6e1
 800e6c0:	0800e6e9 	.word	0x0800e6e9
 800e6c4:	0800e6f1 	.word	0x0800e6f1
 800e6c8:	2300      	movs	r3, #0
 800e6ca:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800e6ce:	e180      	b.n	800e9d2 <UART_SetConfig+0x5a6>
 800e6d0:	2304      	movs	r3, #4
 800e6d2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800e6d6:	e17c      	b.n	800e9d2 <UART_SetConfig+0x5a6>
 800e6d8:	2308      	movs	r3, #8
 800e6da:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800e6de:	e178      	b.n	800e9d2 <UART_SetConfig+0x5a6>
 800e6e0:	2310      	movs	r3, #16
 800e6e2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800e6e6:	e174      	b.n	800e9d2 <UART_SetConfig+0x5a6>
 800e6e8:	2320      	movs	r3, #32
 800e6ea:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800e6ee:	e170      	b.n	800e9d2 <UART_SetConfig+0x5a6>
 800e6f0:	2340      	movs	r3, #64	@ 0x40
 800e6f2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800e6f6:	e16c      	b.n	800e9d2 <UART_SetConfig+0x5a6>
 800e6f8:	2380      	movs	r3, #128	@ 0x80
 800e6fa:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800e6fe:	e168      	b.n	800e9d2 <UART_SetConfig+0x5a6>
 800e700:	697b      	ldr	r3, [r7, #20]
 800e702:	681b      	ldr	r3, [r3, #0]
 800e704:	4a1b      	ldr	r2, [pc, #108]	@ (800e774 <UART_SetConfig+0x348>)
 800e706:	4293      	cmp	r3, r2
 800e708:	d142      	bne.n	800e790 <UART_SetConfig+0x364>
 800e70a:	4b16      	ldr	r3, [pc, #88]	@ (800e764 <UART_SetConfig+0x338>)
 800e70c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800e70e:	f003 0307 	and.w	r3, r3, #7
 800e712:	2b05      	cmp	r3, #5
 800e714:	d838      	bhi.n	800e788 <UART_SetConfig+0x35c>
 800e716:	a201      	add	r2, pc, #4	@ (adr r2, 800e71c <UART_SetConfig+0x2f0>)
 800e718:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e71c:	0800e735 	.word	0x0800e735
 800e720:	0800e73d 	.word	0x0800e73d
 800e724:	0800e745 	.word	0x0800e745
 800e728:	0800e74d 	.word	0x0800e74d
 800e72c:	0800e779 	.word	0x0800e779
 800e730:	0800e781 	.word	0x0800e781
 800e734:	2300      	movs	r3, #0
 800e736:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800e73a:	e14a      	b.n	800e9d2 <UART_SetConfig+0x5a6>
 800e73c:	2304      	movs	r3, #4
 800e73e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800e742:	e146      	b.n	800e9d2 <UART_SetConfig+0x5a6>
 800e744:	2308      	movs	r3, #8
 800e746:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800e74a:	e142      	b.n	800e9d2 <UART_SetConfig+0x5a6>
 800e74c:	2310      	movs	r3, #16
 800e74e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800e752:	e13e      	b.n	800e9d2 <UART_SetConfig+0x5a6>
 800e754:	cfff69f3 	.word	0xcfff69f3
 800e758:	58000c00 	.word	0x58000c00
 800e75c:	11fff4ff 	.word	0x11fff4ff
 800e760:	40011000 	.word	0x40011000
 800e764:	58024400 	.word	0x58024400
 800e768:	40004400 	.word	0x40004400
 800e76c:	40004800 	.word	0x40004800
 800e770:	40004c00 	.word	0x40004c00
 800e774:	40005000 	.word	0x40005000
 800e778:	2320      	movs	r3, #32
 800e77a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800e77e:	e128      	b.n	800e9d2 <UART_SetConfig+0x5a6>
 800e780:	2340      	movs	r3, #64	@ 0x40
 800e782:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800e786:	e124      	b.n	800e9d2 <UART_SetConfig+0x5a6>
 800e788:	2380      	movs	r3, #128	@ 0x80
 800e78a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800e78e:	e120      	b.n	800e9d2 <UART_SetConfig+0x5a6>
 800e790:	697b      	ldr	r3, [r7, #20]
 800e792:	681b      	ldr	r3, [r3, #0]
 800e794:	4acb      	ldr	r2, [pc, #812]	@ (800eac4 <UART_SetConfig+0x698>)
 800e796:	4293      	cmp	r3, r2
 800e798:	d176      	bne.n	800e888 <UART_SetConfig+0x45c>
 800e79a:	4bcb      	ldr	r3, [pc, #812]	@ (800eac8 <UART_SetConfig+0x69c>)
 800e79c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800e79e:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800e7a2:	2b28      	cmp	r3, #40	@ 0x28
 800e7a4:	d86c      	bhi.n	800e880 <UART_SetConfig+0x454>
 800e7a6:	a201      	add	r2, pc, #4	@ (adr r2, 800e7ac <UART_SetConfig+0x380>)
 800e7a8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e7ac:	0800e851 	.word	0x0800e851
 800e7b0:	0800e881 	.word	0x0800e881
 800e7b4:	0800e881 	.word	0x0800e881
 800e7b8:	0800e881 	.word	0x0800e881
 800e7bc:	0800e881 	.word	0x0800e881
 800e7c0:	0800e881 	.word	0x0800e881
 800e7c4:	0800e881 	.word	0x0800e881
 800e7c8:	0800e881 	.word	0x0800e881
 800e7cc:	0800e859 	.word	0x0800e859
 800e7d0:	0800e881 	.word	0x0800e881
 800e7d4:	0800e881 	.word	0x0800e881
 800e7d8:	0800e881 	.word	0x0800e881
 800e7dc:	0800e881 	.word	0x0800e881
 800e7e0:	0800e881 	.word	0x0800e881
 800e7e4:	0800e881 	.word	0x0800e881
 800e7e8:	0800e881 	.word	0x0800e881
 800e7ec:	0800e861 	.word	0x0800e861
 800e7f0:	0800e881 	.word	0x0800e881
 800e7f4:	0800e881 	.word	0x0800e881
 800e7f8:	0800e881 	.word	0x0800e881
 800e7fc:	0800e881 	.word	0x0800e881
 800e800:	0800e881 	.word	0x0800e881
 800e804:	0800e881 	.word	0x0800e881
 800e808:	0800e881 	.word	0x0800e881
 800e80c:	0800e869 	.word	0x0800e869
 800e810:	0800e881 	.word	0x0800e881
 800e814:	0800e881 	.word	0x0800e881
 800e818:	0800e881 	.word	0x0800e881
 800e81c:	0800e881 	.word	0x0800e881
 800e820:	0800e881 	.word	0x0800e881
 800e824:	0800e881 	.word	0x0800e881
 800e828:	0800e881 	.word	0x0800e881
 800e82c:	0800e871 	.word	0x0800e871
 800e830:	0800e881 	.word	0x0800e881
 800e834:	0800e881 	.word	0x0800e881
 800e838:	0800e881 	.word	0x0800e881
 800e83c:	0800e881 	.word	0x0800e881
 800e840:	0800e881 	.word	0x0800e881
 800e844:	0800e881 	.word	0x0800e881
 800e848:	0800e881 	.word	0x0800e881
 800e84c:	0800e879 	.word	0x0800e879
 800e850:	2301      	movs	r3, #1
 800e852:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800e856:	e0bc      	b.n	800e9d2 <UART_SetConfig+0x5a6>
 800e858:	2304      	movs	r3, #4
 800e85a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800e85e:	e0b8      	b.n	800e9d2 <UART_SetConfig+0x5a6>
 800e860:	2308      	movs	r3, #8
 800e862:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800e866:	e0b4      	b.n	800e9d2 <UART_SetConfig+0x5a6>
 800e868:	2310      	movs	r3, #16
 800e86a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800e86e:	e0b0      	b.n	800e9d2 <UART_SetConfig+0x5a6>
 800e870:	2320      	movs	r3, #32
 800e872:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800e876:	e0ac      	b.n	800e9d2 <UART_SetConfig+0x5a6>
 800e878:	2340      	movs	r3, #64	@ 0x40
 800e87a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800e87e:	e0a8      	b.n	800e9d2 <UART_SetConfig+0x5a6>
 800e880:	2380      	movs	r3, #128	@ 0x80
 800e882:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800e886:	e0a4      	b.n	800e9d2 <UART_SetConfig+0x5a6>
 800e888:	697b      	ldr	r3, [r7, #20]
 800e88a:	681b      	ldr	r3, [r3, #0]
 800e88c:	4a8f      	ldr	r2, [pc, #572]	@ (800eacc <UART_SetConfig+0x6a0>)
 800e88e:	4293      	cmp	r3, r2
 800e890:	d130      	bne.n	800e8f4 <UART_SetConfig+0x4c8>
 800e892:	4b8d      	ldr	r3, [pc, #564]	@ (800eac8 <UART_SetConfig+0x69c>)
 800e894:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800e896:	f003 0307 	and.w	r3, r3, #7
 800e89a:	2b05      	cmp	r3, #5
 800e89c:	d826      	bhi.n	800e8ec <UART_SetConfig+0x4c0>
 800e89e:	a201      	add	r2, pc, #4	@ (adr r2, 800e8a4 <UART_SetConfig+0x478>)
 800e8a0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e8a4:	0800e8bd 	.word	0x0800e8bd
 800e8a8:	0800e8c5 	.word	0x0800e8c5
 800e8ac:	0800e8cd 	.word	0x0800e8cd
 800e8b0:	0800e8d5 	.word	0x0800e8d5
 800e8b4:	0800e8dd 	.word	0x0800e8dd
 800e8b8:	0800e8e5 	.word	0x0800e8e5
 800e8bc:	2300      	movs	r3, #0
 800e8be:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800e8c2:	e086      	b.n	800e9d2 <UART_SetConfig+0x5a6>
 800e8c4:	2304      	movs	r3, #4
 800e8c6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800e8ca:	e082      	b.n	800e9d2 <UART_SetConfig+0x5a6>
 800e8cc:	2308      	movs	r3, #8
 800e8ce:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800e8d2:	e07e      	b.n	800e9d2 <UART_SetConfig+0x5a6>
 800e8d4:	2310      	movs	r3, #16
 800e8d6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800e8da:	e07a      	b.n	800e9d2 <UART_SetConfig+0x5a6>
 800e8dc:	2320      	movs	r3, #32
 800e8de:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800e8e2:	e076      	b.n	800e9d2 <UART_SetConfig+0x5a6>
 800e8e4:	2340      	movs	r3, #64	@ 0x40
 800e8e6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800e8ea:	e072      	b.n	800e9d2 <UART_SetConfig+0x5a6>
 800e8ec:	2380      	movs	r3, #128	@ 0x80
 800e8ee:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800e8f2:	e06e      	b.n	800e9d2 <UART_SetConfig+0x5a6>
 800e8f4:	697b      	ldr	r3, [r7, #20]
 800e8f6:	681b      	ldr	r3, [r3, #0]
 800e8f8:	4a75      	ldr	r2, [pc, #468]	@ (800ead0 <UART_SetConfig+0x6a4>)
 800e8fa:	4293      	cmp	r3, r2
 800e8fc:	d130      	bne.n	800e960 <UART_SetConfig+0x534>
 800e8fe:	4b72      	ldr	r3, [pc, #456]	@ (800eac8 <UART_SetConfig+0x69c>)
 800e900:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800e902:	f003 0307 	and.w	r3, r3, #7
 800e906:	2b05      	cmp	r3, #5
 800e908:	d826      	bhi.n	800e958 <UART_SetConfig+0x52c>
 800e90a:	a201      	add	r2, pc, #4	@ (adr r2, 800e910 <UART_SetConfig+0x4e4>)
 800e90c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e910:	0800e929 	.word	0x0800e929
 800e914:	0800e931 	.word	0x0800e931
 800e918:	0800e939 	.word	0x0800e939
 800e91c:	0800e941 	.word	0x0800e941
 800e920:	0800e949 	.word	0x0800e949
 800e924:	0800e951 	.word	0x0800e951
 800e928:	2300      	movs	r3, #0
 800e92a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800e92e:	e050      	b.n	800e9d2 <UART_SetConfig+0x5a6>
 800e930:	2304      	movs	r3, #4
 800e932:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800e936:	e04c      	b.n	800e9d2 <UART_SetConfig+0x5a6>
 800e938:	2308      	movs	r3, #8
 800e93a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800e93e:	e048      	b.n	800e9d2 <UART_SetConfig+0x5a6>
 800e940:	2310      	movs	r3, #16
 800e942:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800e946:	e044      	b.n	800e9d2 <UART_SetConfig+0x5a6>
 800e948:	2320      	movs	r3, #32
 800e94a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800e94e:	e040      	b.n	800e9d2 <UART_SetConfig+0x5a6>
 800e950:	2340      	movs	r3, #64	@ 0x40
 800e952:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800e956:	e03c      	b.n	800e9d2 <UART_SetConfig+0x5a6>
 800e958:	2380      	movs	r3, #128	@ 0x80
 800e95a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800e95e:	e038      	b.n	800e9d2 <UART_SetConfig+0x5a6>
 800e960:	697b      	ldr	r3, [r7, #20]
 800e962:	681b      	ldr	r3, [r3, #0]
 800e964:	4a5b      	ldr	r2, [pc, #364]	@ (800ead4 <UART_SetConfig+0x6a8>)
 800e966:	4293      	cmp	r3, r2
 800e968:	d130      	bne.n	800e9cc <UART_SetConfig+0x5a0>
 800e96a:	4b57      	ldr	r3, [pc, #348]	@ (800eac8 <UART_SetConfig+0x69c>)
 800e96c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800e96e:	f003 0307 	and.w	r3, r3, #7
 800e972:	2b05      	cmp	r3, #5
 800e974:	d826      	bhi.n	800e9c4 <UART_SetConfig+0x598>
 800e976:	a201      	add	r2, pc, #4	@ (adr r2, 800e97c <UART_SetConfig+0x550>)
 800e978:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e97c:	0800e995 	.word	0x0800e995
 800e980:	0800e99d 	.word	0x0800e99d
 800e984:	0800e9a5 	.word	0x0800e9a5
 800e988:	0800e9ad 	.word	0x0800e9ad
 800e98c:	0800e9b5 	.word	0x0800e9b5
 800e990:	0800e9bd 	.word	0x0800e9bd
 800e994:	2302      	movs	r3, #2
 800e996:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800e99a:	e01a      	b.n	800e9d2 <UART_SetConfig+0x5a6>
 800e99c:	2304      	movs	r3, #4
 800e99e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800e9a2:	e016      	b.n	800e9d2 <UART_SetConfig+0x5a6>
 800e9a4:	2308      	movs	r3, #8
 800e9a6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800e9aa:	e012      	b.n	800e9d2 <UART_SetConfig+0x5a6>
 800e9ac:	2310      	movs	r3, #16
 800e9ae:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800e9b2:	e00e      	b.n	800e9d2 <UART_SetConfig+0x5a6>
 800e9b4:	2320      	movs	r3, #32
 800e9b6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800e9ba:	e00a      	b.n	800e9d2 <UART_SetConfig+0x5a6>
 800e9bc:	2340      	movs	r3, #64	@ 0x40
 800e9be:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800e9c2:	e006      	b.n	800e9d2 <UART_SetConfig+0x5a6>
 800e9c4:	2380      	movs	r3, #128	@ 0x80
 800e9c6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800e9ca:	e002      	b.n	800e9d2 <UART_SetConfig+0x5a6>
 800e9cc:	2380      	movs	r3, #128	@ 0x80
 800e9ce:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800e9d2:	697b      	ldr	r3, [r7, #20]
 800e9d4:	681b      	ldr	r3, [r3, #0]
 800e9d6:	4a3f      	ldr	r2, [pc, #252]	@ (800ead4 <UART_SetConfig+0x6a8>)
 800e9d8:	4293      	cmp	r3, r2
 800e9da:	f040 80f8 	bne.w	800ebce <UART_SetConfig+0x7a2>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 800e9de:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 800e9e2:	2b20      	cmp	r3, #32
 800e9e4:	dc46      	bgt.n	800ea74 <UART_SetConfig+0x648>
 800e9e6:	2b02      	cmp	r3, #2
 800e9e8:	f2c0 8082 	blt.w	800eaf0 <UART_SetConfig+0x6c4>
 800e9ec:	3b02      	subs	r3, #2
 800e9ee:	2b1e      	cmp	r3, #30
 800e9f0:	d87e      	bhi.n	800eaf0 <UART_SetConfig+0x6c4>
 800e9f2:	a201      	add	r2, pc, #4	@ (adr r2, 800e9f8 <UART_SetConfig+0x5cc>)
 800e9f4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e9f8:	0800ea7b 	.word	0x0800ea7b
 800e9fc:	0800eaf1 	.word	0x0800eaf1
 800ea00:	0800ea83 	.word	0x0800ea83
 800ea04:	0800eaf1 	.word	0x0800eaf1
 800ea08:	0800eaf1 	.word	0x0800eaf1
 800ea0c:	0800eaf1 	.word	0x0800eaf1
 800ea10:	0800ea93 	.word	0x0800ea93
 800ea14:	0800eaf1 	.word	0x0800eaf1
 800ea18:	0800eaf1 	.word	0x0800eaf1
 800ea1c:	0800eaf1 	.word	0x0800eaf1
 800ea20:	0800eaf1 	.word	0x0800eaf1
 800ea24:	0800eaf1 	.word	0x0800eaf1
 800ea28:	0800eaf1 	.word	0x0800eaf1
 800ea2c:	0800eaf1 	.word	0x0800eaf1
 800ea30:	0800eaa3 	.word	0x0800eaa3
 800ea34:	0800eaf1 	.word	0x0800eaf1
 800ea38:	0800eaf1 	.word	0x0800eaf1
 800ea3c:	0800eaf1 	.word	0x0800eaf1
 800ea40:	0800eaf1 	.word	0x0800eaf1
 800ea44:	0800eaf1 	.word	0x0800eaf1
 800ea48:	0800eaf1 	.word	0x0800eaf1
 800ea4c:	0800eaf1 	.word	0x0800eaf1
 800ea50:	0800eaf1 	.word	0x0800eaf1
 800ea54:	0800eaf1 	.word	0x0800eaf1
 800ea58:	0800eaf1 	.word	0x0800eaf1
 800ea5c:	0800eaf1 	.word	0x0800eaf1
 800ea60:	0800eaf1 	.word	0x0800eaf1
 800ea64:	0800eaf1 	.word	0x0800eaf1
 800ea68:	0800eaf1 	.word	0x0800eaf1
 800ea6c:	0800eaf1 	.word	0x0800eaf1
 800ea70:	0800eae3 	.word	0x0800eae3
 800ea74:	2b40      	cmp	r3, #64	@ 0x40
 800ea76:	d037      	beq.n	800eae8 <UART_SetConfig+0x6bc>
 800ea78:	e03a      	b.n	800eaf0 <UART_SetConfig+0x6c4>
    {
      case UART_CLOCKSOURCE_D3PCLK1:
        pclk = HAL_RCCEx_GetD3PCLK1Freq();
 800ea7a:	f7fc fb67 	bl	800b14c <HAL_RCCEx_GetD3PCLK1Freq>
 800ea7e:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 800ea80:	e03c      	b.n	800eafc <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800ea82:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800ea86:	4618      	mov	r0, r3
 800ea88:	f7fc fb76 	bl	800b178 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 800ea8c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ea8e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800ea90:	e034      	b.n	800eafc <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800ea92:	f107 0318 	add.w	r3, r7, #24
 800ea96:	4618      	mov	r0, r3
 800ea98:	f7fc fcc2 	bl	800b420 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 800ea9c:	69fb      	ldr	r3, [r7, #28]
 800ea9e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800eaa0:	e02c      	b.n	800eafc <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800eaa2:	4b09      	ldr	r3, [pc, #36]	@ (800eac8 <UART_SetConfig+0x69c>)
 800eaa4:	681b      	ldr	r3, [r3, #0]
 800eaa6:	f003 0320 	and.w	r3, r3, #32
 800eaaa:	2b00      	cmp	r3, #0
 800eaac:	d016      	beq.n	800eadc <UART_SetConfig+0x6b0>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 800eaae:	4b06      	ldr	r3, [pc, #24]	@ (800eac8 <UART_SetConfig+0x69c>)
 800eab0:	681b      	ldr	r3, [r3, #0]
 800eab2:	08db      	lsrs	r3, r3, #3
 800eab4:	f003 0303 	and.w	r3, r3, #3
 800eab8:	4a07      	ldr	r2, [pc, #28]	@ (800ead8 <UART_SetConfig+0x6ac>)
 800eaba:	fa22 f303 	lsr.w	r3, r2, r3
 800eabe:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 800eac0:	e01c      	b.n	800eafc <UART_SetConfig+0x6d0>
 800eac2:	bf00      	nop
 800eac4:	40011400 	.word	0x40011400
 800eac8:	58024400 	.word	0x58024400
 800eacc:	40007800 	.word	0x40007800
 800ead0:	40007c00 	.word	0x40007c00
 800ead4:	58000c00 	.word	0x58000c00
 800ead8:	03d09000 	.word	0x03d09000
          pclk = (uint32_t) HSI_VALUE;
 800eadc:	4b9d      	ldr	r3, [pc, #628]	@ (800ed54 <UART_SetConfig+0x928>)
 800eade:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800eae0:	e00c      	b.n	800eafc <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 800eae2:	4b9d      	ldr	r3, [pc, #628]	@ (800ed58 <UART_SetConfig+0x92c>)
 800eae4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800eae6:	e009      	b.n	800eafc <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800eae8:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800eaec:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800eaee:	e005      	b.n	800eafc <UART_SetConfig+0x6d0>
      default:
        pclk = 0U;
 800eaf0:	2300      	movs	r3, #0
 800eaf2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 800eaf4:	2301      	movs	r3, #1
 800eaf6:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 800eafa:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 800eafc:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800eafe:	2b00      	cmp	r3, #0
 800eb00:	f000 81de 	beq.w	800eec0 <UART_SetConfig+0xa94>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 800eb04:	697b      	ldr	r3, [r7, #20]
 800eb06:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800eb08:	4a94      	ldr	r2, [pc, #592]	@ (800ed5c <UART_SetConfig+0x930>)
 800eb0a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800eb0e:	461a      	mov	r2, r3
 800eb10:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800eb12:	fbb3 f3f2 	udiv	r3, r3, r2
 800eb16:	633b      	str	r3, [r7, #48]	@ 0x30

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800eb18:	697b      	ldr	r3, [r7, #20]
 800eb1a:	685a      	ldr	r2, [r3, #4]
 800eb1c:	4613      	mov	r3, r2
 800eb1e:	005b      	lsls	r3, r3, #1
 800eb20:	4413      	add	r3, r2
 800eb22:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800eb24:	429a      	cmp	r2, r3
 800eb26:	d305      	bcc.n	800eb34 <UART_SetConfig+0x708>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 800eb28:	697b      	ldr	r3, [r7, #20]
 800eb2a:	685b      	ldr	r3, [r3, #4]
 800eb2c:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800eb2e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800eb30:	429a      	cmp	r2, r3
 800eb32:	d903      	bls.n	800eb3c <UART_SetConfig+0x710>
      {
        ret = HAL_ERROR;
 800eb34:	2301      	movs	r3, #1
 800eb36:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 800eb3a:	e1c1      	b.n	800eec0 <UART_SetConfig+0xa94>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800eb3c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800eb3e:	2200      	movs	r2, #0
 800eb40:	60bb      	str	r3, [r7, #8]
 800eb42:	60fa      	str	r2, [r7, #12]
 800eb44:	697b      	ldr	r3, [r7, #20]
 800eb46:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800eb48:	4a84      	ldr	r2, [pc, #528]	@ (800ed5c <UART_SetConfig+0x930>)
 800eb4a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800eb4e:	b29b      	uxth	r3, r3
 800eb50:	2200      	movs	r2, #0
 800eb52:	603b      	str	r3, [r7, #0]
 800eb54:	607a      	str	r2, [r7, #4]
 800eb56:	e9d7 2300 	ldrd	r2, r3, [r7]
 800eb5a:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800eb5e:	f7f1 fc0f 	bl	8000380 <__aeabi_uldivmod>
 800eb62:	4602      	mov	r2, r0
 800eb64:	460b      	mov	r3, r1
 800eb66:	4610      	mov	r0, r2
 800eb68:	4619      	mov	r1, r3
 800eb6a:	f04f 0200 	mov.w	r2, #0
 800eb6e:	f04f 0300 	mov.w	r3, #0
 800eb72:	020b      	lsls	r3, r1, #8
 800eb74:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 800eb78:	0202      	lsls	r2, r0, #8
 800eb7a:	6979      	ldr	r1, [r7, #20]
 800eb7c:	6849      	ldr	r1, [r1, #4]
 800eb7e:	0849      	lsrs	r1, r1, #1
 800eb80:	2000      	movs	r0, #0
 800eb82:	460c      	mov	r4, r1
 800eb84:	4605      	mov	r5, r0
 800eb86:	eb12 0804 	adds.w	r8, r2, r4
 800eb8a:	eb43 0905 	adc.w	r9, r3, r5
 800eb8e:	697b      	ldr	r3, [r7, #20]
 800eb90:	685b      	ldr	r3, [r3, #4]
 800eb92:	2200      	movs	r2, #0
 800eb94:	469a      	mov	sl, r3
 800eb96:	4693      	mov	fp, r2
 800eb98:	4652      	mov	r2, sl
 800eb9a:	465b      	mov	r3, fp
 800eb9c:	4640      	mov	r0, r8
 800eb9e:	4649      	mov	r1, r9
 800eba0:	f7f1 fbee 	bl	8000380 <__aeabi_uldivmod>
 800eba4:	4602      	mov	r2, r0
 800eba6:	460b      	mov	r3, r1
 800eba8:	4613      	mov	r3, r2
 800ebaa:	63bb      	str	r3, [r7, #56]	@ 0x38
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800ebac:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ebae:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800ebb2:	d308      	bcc.n	800ebc6 <UART_SetConfig+0x79a>
 800ebb4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ebb6:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800ebba:	d204      	bcs.n	800ebc6 <UART_SetConfig+0x79a>
        {
          huart->Instance->BRR = usartdiv;
 800ebbc:	697b      	ldr	r3, [r7, #20]
 800ebbe:	681b      	ldr	r3, [r3, #0]
 800ebc0:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800ebc2:	60da      	str	r2, [r3, #12]
 800ebc4:	e17c      	b.n	800eec0 <UART_SetConfig+0xa94>
        }
        else
        {
          ret = HAL_ERROR;
 800ebc6:	2301      	movs	r3, #1
 800ebc8:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 800ebcc:	e178      	b.n	800eec0 <UART_SetConfig+0xa94>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800ebce:	697b      	ldr	r3, [r7, #20]
 800ebd0:	69db      	ldr	r3, [r3, #28]
 800ebd2:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800ebd6:	f040 80c5 	bne.w	800ed64 <UART_SetConfig+0x938>
  {
    switch (clocksource)
 800ebda:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 800ebde:	2b20      	cmp	r3, #32
 800ebe0:	dc48      	bgt.n	800ec74 <UART_SetConfig+0x848>
 800ebe2:	2b00      	cmp	r3, #0
 800ebe4:	db7b      	blt.n	800ecde <UART_SetConfig+0x8b2>
 800ebe6:	2b20      	cmp	r3, #32
 800ebe8:	d879      	bhi.n	800ecde <UART_SetConfig+0x8b2>
 800ebea:	a201      	add	r2, pc, #4	@ (adr r2, 800ebf0 <UART_SetConfig+0x7c4>)
 800ebec:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ebf0:	0800ec7b 	.word	0x0800ec7b
 800ebf4:	0800ec83 	.word	0x0800ec83
 800ebf8:	0800ecdf 	.word	0x0800ecdf
 800ebfc:	0800ecdf 	.word	0x0800ecdf
 800ec00:	0800ec8b 	.word	0x0800ec8b
 800ec04:	0800ecdf 	.word	0x0800ecdf
 800ec08:	0800ecdf 	.word	0x0800ecdf
 800ec0c:	0800ecdf 	.word	0x0800ecdf
 800ec10:	0800ec9b 	.word	0x0800ec9b
 800ec14:	0800ecdf 	.word	0x0800ecdf
 800ec18:	0800ecdf 	.word	0x0800ecdf
 800ec1c:	0800ecdf 	.word	0x0800ecdf
 800ec20:	0800ecdf 	.word	0x0800ecdf
 800ec24:	0800ecdf 	.word	0x0800ecdf
 800ec28:	0800ecdf 	.word	0x0800ecdf
 800ec2c:	0800ecdf 	.word	0x0800ecdf
 800ec30:	0800ecab 	.word	0x0800ecab
 800ec34:	0800ecdf 	.word	0x0800ecdf
 800ec38:	0800ecdf 	.word	0x0800ecdf
 800ec3c:	0800ecdf 	.word	0x0800ecdf
 800ec40:	0800ecdf 	.word	0x0800ecdf
 800ec44:	0800ecdf 	.word	0x0800ecdf
 800ec48:	0800ecdf 	.word	0x0800ecdf
 800ec4c:	0800ecdf 	.word	0x0800ecdf
 800ec50:	0800ecdf 	.word	0x0800ecdf
 800ec54:	0800ecdf 	.word	0x0800ecdf
 800ec58:	0800ecdf 	.word	0x0800ecdf
 800ec5c:	0800ecdf 	.word	0x0800ecdf
 800ec60:	0800ecdf 	.word	0x0800ecdf
 800ec64:	0800ecdf 	.word	0x0800ecdf
 800ec68:	0800ecdf 	.word	0x0800ecdf
 800ec6c:	0800ecdf 	.word	0x0800ecdf
 800ec70:	0800ecd1 	.word	0x0800ecd1
 800ec74:	2b40      	cmp	r3, #64	@ 0x40
 800ec76:	d02e      	beq.n	800ecd6 <UART_SetConfig+0x8aa>
 800ec78:	e031      	b.n	800ecde <UART_SetConfig+0x8b2>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800ec7a:	f7fa fab1 	bl	80091e0 <HAL_RCC_GetPCLK1Freq>
 800ec7e:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 800ec80:	e033      	b.n	800ecea <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800ec82:	f7fa fac3 	bl	800920c <HAL_RCC_GetPCLK2Freq>
 800ec86:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 800ec88:	e02f      	b.n	800ecea <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800ec8a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800ec8e:	4618      	mov	r0, r3
 800ec90:	f7fc fa72 	bl	800b178 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 800ec94:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ec96:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800ec98:	e027      	b.n	800ecea <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800ec9a:	f107 0318 	add.w	r3, r7, #24
 800ec9e:	4618      	mov	r0, r3
 800eca0:	f7fc fbbe 	bl	800b420 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 800eca4:	69fb      	ldr	r3, [r7, #28]
 800eca6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800eca8:	e01f      	b.n	800ecea <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800ecaa:	4b2d      	ldr	r3, [pc, #180]	@ (800ed60 <UART_SetConfig+0x934>)
 800ecac:	681b      	ldr	r3, [r3, #0]
 800ecae:	f003 0320 	and.w	r3, r3, #32
 800ecb2:	2b00      	cmp	r3, #0
 800ecb4:	d009      	beq.n	800ecca <UART_SetConfig+0x89e>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 800ecb6:	4b2a      	ldr	r3, [pc, #168]	@ (800ed60 <UART_SetConfig+0x934>)
 800ecb8:	681b      	ldr	r3, [r3, #0]
 800ecba:	08db      	lsrs	r3, r3, #3
 800ecbc:	f003 0303 	and.w	r3, r3, #3
 800ecc0:	4a24      	ldr	r2, [pc, #144]	@ (800ed54 <UART_SetConfig+0x928>)
 800ecc2:	fa22 f303 	lsr.w	r3, r2, r3
 800ecc6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 800ecc8:	e00f      	b.n	800ecea <UART_SetConfig+0x8be>
          pclk = (uint32_t) HSI_VALUE;
 800ecca:	4b22      	ldr	r3, [pc, #136]	@ (800ed54 <UART_SetConfig+0x928>)
 800eccc:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800ecce:	e00c      	b.n	800ecea <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 800ecd0:	4b21      	ldr	r3, [pc, #132]	@ (800ed58 <UART_SetConfig+0x92c>)
 800ecd2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800ecd4:	e009      	b.n	800ecea <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800ecd6:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800ecda:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800ecdc:	e005      	b.n	800ecea <UART_SetConfig+0x8be>
      default:
        pclk = 0U;
 800ecde:	2300      	movs	r3, #0
 800ece0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 800ece2:	2301      	movs	r3, #1
 800ece4:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 800ece8:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800ecea:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800ecec:	2b00      	cmp	r3, #0
 800ecee:	f000 80e7 	beq.w	800eec0 <UART_SetConfig+0xa94>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800ecf2:	697b      	ldr	r3, [r7, #20]
 800ecf4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800ecf6:	4a19      	ldr	r2, [pc, #100]	@ (800ed5c <UART_SetConfig+0x930>)
 800ecf8:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800ecfc:	461a      	mov	r2, r3
 800ecfe:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800ed00:	fbb3 f3f2 	udiv	r3, r3, r2
 800ed04:	005a      	lsls	r2, r3, #1
 800ed06:	697b      	ldr	r3, [r7, #20]
 800ed08:	685b      	ldr	r3, [r3, #4]
 800ed0a:	085b      	lsrs	r3, r3, #1
 800ed0c:	441a      	add	r2, r3
 800ed0e:	697b      	ldr	r3, [r7, #20]
 800ed10:	685b      	ldr	r3, [r3, #4]
 800ed12:	fbb2 f3f3 	udiv	r3, r2, r3
 800ed16:	63bb      	str	r3, [r7, #56]	@ 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800ed18:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ed1a:	2b0f      	cmp	r3, #15
 800ed1c:	d916      	bls.n	800ed4c <UART_SetConfig+0x920>
 800ed1e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ed20:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800ed24:	d212      	bcs.n	800ed4c <UART_SetConfig+0x920>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800ed26:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ed28:	b29b      	uxth	r3, r3
 800ed2a:	f023 030f 	bic.w	r3, r3, #15
 800ed2e:	86fb      	strh	r3, [r7, #54]	@ 0x36
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800ed30:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ed32:	085b      	lsrs	r3, r3, #1
 800ed34:	b29b      	uxth	r3, r3
 800ed36:	f003 0307 	and.w	r3, r3, #7
 800ed3a:	b29a      	uxth	r2, r3
 800ed3c:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800ed3e:	4313      	orrs	r3, r2
 800ed40:	86fb      	strh	r3, [r7, #54]	@ 0x36
        huart->Instance->BRR = brrtemp;
 800ed42:	697b      	ldr	r3, [r7, #20]
 800ed44:	681b      	ldr	r3, [r3, #0]
 800ed46:	8efa      	ldrh	r2, [r7, #54]	@ 0x36
 800ed48:	60da      	str	r2, [r3, #12]
 800ed4a:	e0b9      	b.n	800eec0 <UART_SetConfig+0xa94>
      }
      else
      {
        ret = HAL_ERROR;
 800ed4c:	2301      	movs	r3, #1
 800ed4e:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 800ed52:	e0b5      	b.n	800eec0 <UART_SetConfig+0xa94>
 800ed54:	03d09000 	.word	0x03d09000
 800ed58:	003d0900 	.word	0x003d0900
 800ed5c:	080156e0 	.word	0x080156e0
 800ed60:	58024400 	.word	0x58024400
      }
    }
  }
  else
  {
    switch (clocksource)
 800ed64:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 800ed68:	2b20      	cmp	r3, #32
 800ed6a:	dc49      	bgt.n	800ee00 <UART_SetConfig+0x9d4>
 800ed6c:	2b00      	cmp	r3, #0
 800ed6e:	db7c      	blt.n	800ee6a <UART_SetConfig+0xa3e>
 800ed70:	2b20      	cmp	r3, #32
 800ed72:	d87a      	bhi.n	800ee6a <UART_SetConfig+0xa3e>
 800ed74:	a201      	add	r2, pc, #4	@ (adr r2, 800ed7c <UART_SetConfig+0x950>)
 800ed76:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ed7a:	bf00      	nop
 800ed7c:	0800ee07 	.word	0x0800ee07
 800ed80:	0800ee0f 	.word	0x0800ee0f
 800ed84:	0800ee6b 	.word	0x0800ee6b
 800ed88:	0800ee6b 	.word	0x0800ee6b
 800ed8c:	0800ee17 	.word	0x0800ee17
 800ed90:	0800ee6b 	.word	0x0800ee6b
 800ed94:	0800ee6b 	.word	0x0800ee6b
 800ed98:	0800ee6b 	.word	0x0800ee6b
 800ed9c:	0800ee27 	.word	0x0800ee27
 800eda0:	0800ee6b 	.word	0x0800ee6b
 800eda4:	0800ee6b 	.word	0x0800ee6b
 800eda8:	0800ee6b 	.word	0x0800ee6b
 800edac:	0800ee6b 	.word	0x0800ee6b
 800edb0:	0800ee6b 	.word	0x0800ee6b
 800edb4:	0800ee6b 	.word	0x0800ee6b
 800edb8:	0800ee6b 	.word	0x0800ee6b
 800edbc:	0800ee37 	.word	0x0800ee37
 800edc0:	0800ee6b 	.word	0x0800ee6b
 800edc4:	0800ee6b 	.word	0x0800ee6b
 800edc8:	0800ee6b 	.word	0x0800ee6b
 800edcc:	0800ee6b 	.word	0x0800ee6b
 800edd0:	0800ee6b 	.word	0x0800ee6b
 800edd4:	0800ee6b 	.word	0x0800ee6b
 800edd8:	0800ee6b 	.word	0x0800ee6b
 800eddc:	0800ee6b 	.word	0x0800ee6b
 800ede0:	0800ee6b 	.word	0x0800ee6b
 800ede4:	0800ee6b 	.word	0x0800ee6b
 800ede8:	0800ee6b 	.word	0x0800ee6b
 800edec:	0800ee6b 	.word	0x0800ee6b
 800edf0:	0800ee6b 	.word	0x0800ee6b
 800edf4:	0800ee6b 	.word	0x0800ee6b
 800edf8:	0800ee6b 	.word	0x0800ee6b
 800edfc:	0800ee5d 	.word	0x0800ee5d
 800ee00:	2b40      	cmp	r3, #64	@ 0x40
 800ee02:	d02e      	beq.n	800ee62 <UART_SetConfig+0xa36>
 800ee04:	e031      	b.n	800ee6a <UART_SetConfig+0xa3e>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800ee06:	f7fa f9eb 	bl	80091e0 <HAL_RCC_GetPCLK1Freq>
 800ee0a:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 800ee0c:	e033      	b.n	800ee76 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800ee0e:	f7fa f9fd 	bl	800920c <HAL_RCC_GetPCLK2Freq>
 800ee12:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 800ee14:	e02f      	b.n	800ee76 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800ee16:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800ee1a:	4618      	mov	r0, r3
 800ee1c:	f7fc f9ac 	bl	800b178 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 800ee20:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ee22:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800ee24:	e027      	b.n	800ee76 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800ee26:	f107 0318 	add.w	r3, r7, #24
 800ee2a:	4618      	mov	r0, r3
 800ee2c:	f7fc faf8 	bl	800b420 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 800ee30:	69fb      	ldr	r3, [r7, #28]
 800ee32:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800ee34:	e01f      	b.n	800ee76 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800ee36:	4b2d      	ldr	r3, [pc, #180]	@ (800eeec <UART_SetConfig+0xac0>)
 800ee38:	681b      	ldr	r3, [r3, #0]
 800ee3a:	f003 0320 	and.w	r3, r3, #32
 800ee3e:	2b00      	cmp	r3, #0
 800ee40:	d009      	beq.n	800ee56 <UART_SetConfig+0xa2a>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 800ee42:	4b2a      	ldr	r3, [pc, #168]	@ (800eeec <UART_SetConfig+0xac0>)
 800ee44:	681b      	ldr	r3, [r3, #0]
 800ee46:	08db      	lsrs	r3, r3, #3
 800ee48:	f003 0303 	and.w	r3, r3, #3
 800ee4c:	4a28      	ldr	r2, [pc, #160]	@ (800eef0 <UART_SetConfig+0xac4>)
 800ee4e:	fa22 f303 	lsr.w	r3, r2, r3
 800ee52:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 800ee54:	e00f      	b.n	800ee76 <UART_SetConfig+0xa4a>
          pclk = (uint32_t) HSI_VALUE;
 800ee56:	4b26      	ldr	r3, [pc, #152]	@ (800eef0 <UART_SetConfig+0xac4>)
 800ee58:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800ee5a:	e00c      	b.n	800ee76 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 800ee5c:	4b25      	ldr	r3, [pc, #148]	@ (800eef4 <UART_SetConfig+0xac8>)
 800ee5e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800ee60:	e009      	b.n	800ee76 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800ee62:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800ee66:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800ee68:	e005      	b.n	800ee76 <UART_SetConfig+0xa4a>
      default:
        pclk = 0U;
 800ee6a:	2300      	movs	r3, #0
 800ee6c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 800ee6e:	2301      	movs	r3, #1
 800ee70:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 800ee74:	bf00      	nop
    }

    if (pclk != 0U)
 800ee76:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800ee78:	2b00      	cmp	r3, #0
 800ee7a:	d021      	beq.n	800eec0 <UART_SetConfig+0xa94>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800ee7c:	697b      	ldr	r3, [r7, #20]
 800ee7e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800ee80:	4a1d      	ldr	r2, [pc, #116]	@ (800eef8 <UART_SetConfig+0xacc>)
 800ee82:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800ee86:	461a      	mov	r2, r3
 800ee88:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800ee8a:	fbb3 f2f2 	udiv	r2, r3, r2
 800ee8e:	697b      	ldr	r3, [r7, #20]
 800ee90:	685b      	ldr	r3, [r3, #4]
 800ee92:	085b      	lsrs	r3, r3, #1
 800ee94:	441a      	add	r2, r3
 800ee96:	697b      	ldr	r3, [r7, #20]
 800ee98:	685b      	ldr	r3, [r3, #4]
 800ee9a:	fbb2 f3f3 	udiv	r3, r2, r3
 800ee9e:	63bb      	str	r3, [r7, #56]	@ 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800eea0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800eea2:	2b0f      	cmp	r3, #15
 800eea4:	d909      	bls.n	800eeba <UART_SetConfig+0xa8e>
 800eea6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800eea8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800eeac:	d205      	bcs.n	800eeba <UART_SetConfig+0xa8e>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800eeae:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800eeb0:	b29a      	uxth	r2, r3
 800eeb2:	697b      	ldr	r3, [r7, #20]
 800eeb4:	681b      	ldr	r3, [r3, #0]
 800eeb6:	60da      	str	r2, [r3, #12]
 800eeb8:	e002      	b.n	800eec0 <UART_SetConfig+0xa94>
      }
      else
      {
        ret = HAL_ERROR;
 800eeba:	2301      	movs	r3, #1
 800eebc:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 800eec0:	697b      	ldr	r3, [r7, #20]
 800eec2:	2201      	movs	r2, #1
 800eec4:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 800eec8:	697b      	ldr	r3, [r7, #20]
 800eeca:	2201      	movs	r2, #1
 800eecc:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800eed0:	697b      	ldr	r3, [r7, #20]
 800eed2:	2200      	movs	r2, #0
 800eed4:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 800eed6:	697b      	ldr	r3, [r7, #20]
 800eed8:	2200      	movs	r2, #0
 800eeda:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 800eedc:	f897 3042 	ldrb.w	r3, [r7, #66]	@ 0x42
}
 800eee0:	4618      	mov	r0, r3
 800eee2:	3748      	adds	r7, #72	@ 0x48
 800eee4:	46bd      	mov	sp, r7
 800eee6:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800eeea:	bf00      	nop
 800eeec:	58024400 	.word	0x58024400
 800eef0:	03d09000 	.word	0x03d09000
 800eef4:	003d0900 	.word	0x003d0900
 800eef8:	080156e0 	.word	0x080156e0

0800eefc <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800eefc:	b480      	push	{r7}
 800eefe:	b083      	sub	sp, #12
 800ef00:	af00      	add	r7, sp, #0
 800ef02:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800ef04:	687b      	ldr	r3, [r7, #4]
 800ef06:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800ef08:	f003 0308 	and.w	r3, r3, #8
 800ef0c:	2b00      	cmp	r3, #0
 800ef0e:	d00a      	beq.n	800ef26 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800ef10:	687b      	ldr	r3, [r7, #4]
 800ef12:	681b      	ldr	r3, [r3, #0]
 800ef14:	685b      	ldr	r3, [r3, #4]
 800ef16:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 800ef1a:	687b      	ldr	r3, [r7, #4]
 800ef1c:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800ef1e:	687b      	ldr	r3, [r7, #4]
 800ef20:	681b      	ldr	r3, [r3, #0]
 800ef22:	430a      	orrs	r2, r1
 800ef24:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800ef26:	687b      	ldr	r3, [r7, #4]
 800ef28:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800ef2a:	f003 0301 	and.w	r3, r3, #1
 800ef2e:	2b00      	cmp	r3, #0
 800ef30:	d00a      	beq.n	800ef48 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800ef32:	687b      	ldr	r3, [r7, #4]
 800ef34:	681b      	ldr	r3, [r3, #0]
 800ef36:	685b      	ldr	r3, [r3, #4]
 800ef38:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 800ef3c:	687b      	ldr	r3, [r7, #4]
 800ef3e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800ef40:	687b      	ldr	r3, [r7, #4]
 800ef42:	681b      	ldr	r3, [r3, #0]
 800ef44:	430a      	orrs	r2, r1
 800ef46:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800ef48:	687b      	ldr	r3, [r7, #4]
 800ef4a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800ef4c:	f003 0302 	and.w	r3, r3, #2
 800ef50:	2b00      	cmp	r3, #0
 800ef52:	d00a      	beq.n	800ef6a <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800ef54:	687b      	ldr	r3, [r7, #4]
 800ef56:	681b      	ldr	r3, [r3, #0]
 800ef58:	685b      	ldr	r3, [r3, #4]
 800ef5a:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 800ef5e:	687b      	ldr	r3, [r7, #4]
 800ef60:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800ef62:	687b      	ldr	r3, [r7, #4]
 800ef64:	681b      	ldr	r3, [r3, #0]
 800ef66:	430a      	orrs	r2, r1
 800ef68:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800ef6a:	687b      	ldr	r3, [r7, #4]
 800ef6c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800ef6e:	f003 0304 	and.w	r3, r3, #4
 800ef72:	2b00      	cmp	r3, #0
 800ef74:	d00a      	beq.n	800ef8c <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800ef76:	687b      	ldr	r3, [r7, #4]
 800ef78:	681b      	ldr	r3, [r3, #0]
 800ef7a:	685b      	ldr	r3, [r3, #4]
 800ef7c:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 800ef80:	687b      	ldr	r3, [r7, #4]
 800ef82:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800ef84:	687b      	ldr	r3, [r7, #4]
 800ef86:	681b      	ldr	r3, [r3, #0]
 800ef88:	430a      	orrs	r2, r1
 800ef8a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800ef8c:	687b      	ldr	r3, [r7, #4]
 800ef8e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800ef90:	f003 0310 	and.w	r3, r3, #16
 800ef94:	2b00      	cmp	r3, #0
 800ef96:	d00a      	beq.n	800efae <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800ef98:	687b      	ldr	r3, [r7, #4]
 800ef9a:	681b      	ldr	r3, [r3, #0]
 800ef9c:	689b      	ldr	r3, [r3, #8]
 800ef9e:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 800efa2:	687b      	ldr	r3, [r7, #4]
 800efa4:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800efa6:	687b      	ldr	r3, [r7, #4]
 800efa8:	681b      	ldr	r3, [r3, #0]
 800efaa:	430a      	orrs	r2, r1
 800efac:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800efae:	687b      	ldr	r3, [r7, #4]
 800efb0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800efb2:	f003 0320 	and.w	r3, r3, #32
 800efb6:	2b00      	cmp	r3, #0
 800efb8:	d00a      	beq.n	800efd0 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800efba:	687b      	ldr	r3, [r7, #4]
 800efbc:	681b      	ldr	r3, [r3, #0]
 800efbe:	689b      	ldr	r3, [r3, #8]
 800efc0:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 800efc4:	687b      	ldr	r3, [r7, #4]
 800efc6:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800efc8:	687b      	ldr	r3, [r7, #4]
 800efca:	681b      	ldr	r3, [r3, #0]
 800efcc:	430a      	orrs	r2, r1
 800efce:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800efd0:	687b      	ldr	r3, [r7, #4]
 800efd2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800efd4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800efd8:	2b00      	cmp	r3, #0
 800efda:	d01a      	beq.n	800f012 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800efdc:	687b      	ldr	r3, [r7, #4]
 800efde:	681b      	ldr	r3, [r3, #0]
 800efe0:	685b      	ldr	r3, [r3, #4]
 800efe2:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 800efe6:	687b      	ldr	r3, [r7, #4]
 800efe8:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800efea:	687b      	ldr	r3, [r7, #4]
 800efec:	681b      	ldr	r3, [r3, #0]
 800efee:	430a      	orrs	r2, r1
 800eff0:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800eff2:	687b      	ldr	r3, [r7, #4]
 800eff4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800eff6:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800effa:	d10a      	bne.n	800f012 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800effc:	687b      	ldr	r3, [r7, #4]
 800effe:	681b      	ldr	r3, [r3, #0]
 800f000:	685b      	ldr	r3, [r3, #4]
 800f002:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 800f006:	687b      	ldr	r3, [r7, #4]
 800f008:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800f00a:	687b      	ldr	r3, [r7, #4]
 800f00c:	681b      	ldr	r3, [r3, #0]
 800f00e:	430a      	orrs	r2, r1
 800f010:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800f012:	687b      	ldr	r3, [r7, #4]
 800f014:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800f016:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800f01a:	2b00      	cmp	r3, #0
 800f01c:	d00a      	beq.n	800f034 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800f01e:	687b      	ldr	r3, [r7, #4]
 800f020:	681b      	ldr	r3, [r3, #0]
 800f022:	685b      	ldr	r3, [r3, #4]
 800f024:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 800f028:	687b      	ldr	r3, [r7, #4]
 800f02a:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800f02c:	687b      	ldr	r3, [r7, #4]
 800f02e:	681b      	ldr	r3, [r3, #0]
 800f030:	430a      	orrs	r2, r1
 800f032:	605a      	str	r2, [r3, #4]
  }
}
 800f034:	bf00      	nop
 800f036:	370c      	adds	r7, #12
 800f038:	46bd      	mov	sp, r7
 800f03a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f03e:	4770      	bx	lr

0800f040 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800f040:	b580      	push	{r7, lr}
 800f042:	b098      	sub	sp, #96	@ 0x60
 800f044:	af02      	add	r7, sp, #8
 800f046:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800f048:	687b      	ldr	r3, [r7, #4]
 800f04a:	2200      	movs	r2, #0
 800f04c:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800f050:	f7f3 ff96 	bl	8002f80 <HAL_GetTick>
 800f054:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800f056:	687b      	ldr	r3, [r7, #4]
 800f058:	681b      	ldr	r3, [r3, #0]
 800f05a:	681b      	ldr	r3, [r3, #0]
 800f05c:	f003 0308 	and.w	r3, r3, #8
 800f060:	2b08      	cmp	r3, #8
 800f062:	d12f      	bne.n	800f0c4 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800f064:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800f068:	9300      	str	r3, [sp, #0]
 800f06a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800f06c:	2200      	movs	r2, #0
 800f06e:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 800f072:	6878      	ldr	r0, [r7, #4]
 800f074:	f000 f88e 	bl	800f194 <UART_WaitOnFlagUntilTimeout>
 800f078:	4603      	mov	r3, r0
 800f07a:	2b00      	cmp	r3, #0
 800f07c:	d022      	beq.n	800f0c4 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 800f07e:	687b      	ldr	r3, [r7, #4]
 800f080:	681b      	ldr	r3, [r3, #0]
 800f082:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f084:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f086:	e853 3f00 	ldrex	r3, [r3]
 800f08a:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800f08c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800f08e:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800f092:	653b      	str	r3, [r7, #80]	@ 0x50
 800f094:	687b      	ldr	r3, [r7, #4]
 800f096:	681b      	ldr	r3, [r3, #0]
 800f098:	461a      	mov	r2, r3
 800f09a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800f09c:	647b      	str	r3, [r7, #68]	@ 0x44
 800f09e:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f0a0:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800f0a2:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800f0a4:	e841 2300 	strex	r3, r2, [r1]
 800f0a8:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800f0aa:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800f0ac:	2b00      	cmp	r3, #0
 800f0ae:	d1e6      	bne.n	800f07e <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 800f0b0:	687b      	ldr	r3, [r7, #4]
 800f0b2:	2220      	movs	r2, #32
 800f0b4:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 800f0b8:	687b      	ldr	r3, [r7, #4]
 800f0ba:	2200      	movs	r2, #0
 800f0bc:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800f0c0:	2303      	movs	r3, #3
 800f0c2:	e063      	b.n	800f18c <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800f0c4:	687b      	ldr	r3, [r7, #4]
 800f0c6:	681b      	ldr	r3, [r3, #0]
 800f0c8:	681b      	ldr	r3, [r3, #0]
 800f0ca:	f003 0304 	and.w	r3, r3, #4
 800f0ce:	2b04      	cmp	r3, #4
 800f0d0:	d149      	bne.n	800f166 <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800f0d2:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800f0d6:	9300      	str	r3, [sp, #0]
 800f0d8:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800f0da:	2200      	movs	r2, #0
 800f0dc:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 800f0e0:	6878      	ldr	r0, [r7, #4]
 800f0e2:	f000 f857 	bl	800f194 <UART_WaitOnFlagUntilTimeout>
 800f0e6:	4603      	mov	r3, r0
 800f0e8:	2b00      	cmp	r3, #0
 800f0ea:	d03c      	beq.n	800f166 <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800f0ec:	687b      	ldr	r3, [r7, #4]
 800f0ee:	681b      	ldr	r3, [r3, #0]
 800f0f0:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f0f2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f0f4:	e853 3f00 	ldrex	r3, [r3]
 800f0f8:	623b      	str	r3, [r7, #32]
   return(result);
 800f0fa:	6a3b      	ldr	r3, [r7, #32]
 800f0fc:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800f100:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800f102:	687b      	ldr	r3, [r7, #4]
 800f104:	681b      	ldr	r3, [r3, #0]
 800f106:	461a      	mov	r2, r3
 800f108:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800f10a:	633b      	str	r3, [r7, #48]	@ 0x30
 800f10c:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f10e:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800f110:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800f112:	e841 2300 	strex	r3, r2, [r1]
 800f116:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800f118:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f11a:	2b00      	cmp	r3, #0
 800f11c:	d1e6      	bne.n	800f0ec <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800f11e:	687b      	ldr	r3, [r7, #4]
 800f120:	681b      	ldr	r3, [r3, #0]
 800f122:	3308      	adds	r3, #8
 800f124:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f126:	693b      	ldr	r3, [r7, #16]
 800f128:	e853 3f00 	ldrex	r3, [r3]
 800f12c:	60fb      	str	r3, [r7, #12]
   return(result);
 800f12e:	68fb      	ldr	r3, [r7, #12]
 800f130:	f023 0301 	bic.w	r3, r3, #1
 800f134:	64bb      	str	r3, [r7, #72]	@ 0x48
 800f136:	687b      	ldr	r3, [r7, #4]
 800f138:	681b      	ldr	r3, [r3, #0]
 800f13a:	3308      	adds	r3, #8
 800f13c:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800f13e:	61fa      	str	r2, [r7, #28]
 800f140:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f142:	69b9      	ldr	r1, [r7, #24]
 800f144:	69fa      	ldr	r2, [r7, #28]
 800f146:	e841 2300 	strex	r3, r2, [r1]
 800f14a:	617b      	str	r3, [r7, #20]
   return(result);
 800f14c:	697b      	ldr	r3, [r7, #20]
 800f14e:	2b00      	cmp	r3, #0
 800f150:	d1e5      	bne.n	800f11e <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 800f152:	687b      	ldr	r3, [r7, #4]
 800f154:	2220      	movs	r2, #32
 800f156:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 800f15a:	687b      	ldr	r3, [r7, #4]
 800f15c:	2200      	movs	r2, #0
 800f15e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800f162:	2303      	movs	r3, #3
 800f164:	e012      	b.n	800f18c <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800f166:	687b      	ldr	r3, [r7, #4]
 800f168:	2220      	movs	r2, #32
 800f16a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 800f16e:	687b      	ldr	r3, [r7, #4]
 800f170:	2220      	movs	r2, #32
 800f172:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800f176:	687b      	ldr	r3, [r7, #4]
 800f178:	2200      	movs	r2, #0
 800f17a:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800f17c:	687b      	ldr	r3, [r7, #4]
 800f17e:	2200      	movs	r2, #0
 800f180:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 800f182:	687b      	ldr	r3, [r7, #4]
 800f184:	2200      	movs	r2, #0
 800f186:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800f18a:	2300      	movs	r3, #0
}
 800f18c:	4618      	mov	r0, r3
 800f18e:	3758      	adds	r7, #88	@ 0x58
 800f190:	46bd      	mov	sp, r7
 800f192:	bd80      	pop	{r7, pc}

0800f194 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800f194:	b580      	push	{r7, lr}
 800f196:	b084      	sub	sp, #16
 800f198:	af00      	add	r7, sp, #0
 800f19a:	60f8      	str	r0, [r7, #12]
 800f19c:	60b9      	str	r1, [r7, #8]
 800f19e:	603b      	str	r3, [r7, #0]
 800f1a0:	4613      	mov	r3, r2
 800f1a2:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800f1a4:	e04f      	b.n	800f246 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800f1a6:	69bb      	ldr	r3, [r7, #24]
 800f1a8:	f1b3 3fff 	cmp.w	r3, #4294967295
 800f1ac:	d04b      	beq.n	800f246 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800f1ae:	f7f3 fee7 	bl	8002f80 <HAL_GetTick>
 800f1b2:	4602      	mov	r2, r0
 800f1b4:	683b      	ldr	r3, [r7, #0]
 800f1b6:	1ad3      	subs	r3, r2, r3
 800f1b8:	69ba      	ldr	r2, [r7, #24]
 800f1ba:	429a      	cmp	r2, r3
 800f1bc:	d302      	bcc.n	800f1c4 <UART_WaitOnFlagUntilTimeout+0x30>
 800f1be:	69bb      	ldr	r3, [r7, #24]
 800f1c0:	2b00      	cmp	r3, #0
 800f1c2:	d101      	bne.n	800f1c8 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 800f1c4:	2303      	movs	r3, #3
 800f1c6:	e04e      	b.n	800f266 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800f1c8:	68fb      	ldr	r3, [r7, #12]
 800f1ca:	681b      	ldr	r3, [r3, #0]
 800f1cc:	681b      	ldr	r3, [r3, #0]
 800f1ce:	f003 0304 	and.w	r3, r3, #4
 800f1d2:	2b00      	cmp	r3, #0
 800f1d4:	d037      	beq.n	800f246 <UART_WaitOnFlagUntilTimeout+0xb2>
 800f1d6:	68bb      	ldr	r3, [r7, #8]
 800f1d8:	2b80      	cmp	r3, #128	@ 0x80
 800f1da:	d034      	beq.n	800f246 <UART_WaitOnFlagUntilTimeout+0xb2>
 800f1dc:	68bb      	ldr	r3, [r7, #8]
 800f1de:	2b40      	cmp	r3, #64	@ 0x40
 800f1e0:	d031      	beq.n	800f246 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800f1e2:	68fb      	ldr	r3, [r7, #12]
 800f1e4:	681b      	ldr	r3, [r3, #0]
 800f1e6:	69db      	ldr	r3, [r3, #28]
 800f1e8:	f003 0308 	and.w	r3, r3, #8
 800f1ec:	2b08      	cmp	r3, #8
 800f1ee:	d110      	bne.n	800f212 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800f1f0:	68fb      	ldr	r3, [r7, #12]
 800f1f2:	681b      	ldr	r3, [r3, #0]
 800f1f4:	2208      	movs	r2, #8
 800f1f6:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800f1f8:	68f8      	ldr	r0, [r7, #12]
 800f1fa:	f000 f95b 	bl	800f4b4 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800f1fe:	68fb      	ldr	r3, [r7, #12]
 800f200:	2208      	movs	r2, #8
 800f202:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800f206:	68fb      	ldr	r3, [r7, #12]
 800f208:	2200      	movs	r2, #0
 800f20a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 800f20e:	2301      	movs	r3, #1
 800f210:	e029      	b.n	800f266 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800f212:	68fb      	ldr	r3, [r7, #12]
 800f214:	681b      	ldr	r3, [r3, #0]
 800f216:	69db      	ldr	r3, [r3, #28]
 800f218:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800f21c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800f220:	d111      	bne.n	800f246 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800f222:	68fb      	ldr	r3, [r7, #12]
 800f224:	681b      	ldr	r3, [r3, #0]
 800f226:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800f22a:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800f22c:	68f8      	ldr	r0, [r7, #12]
 800f22e:	f000 f941 	bl	800f4b4 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800f232:	68fb      	ldr	r3, [r7, #12]
 800f234:	2220      	movs	r2, #32
 800f236:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800f23a:	68fb      	ldr	r3, [r7, #12]
 800f23c:	2200      	movs	r2, #0
 800f23e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 800f242:	2303      	movs	r3, #3
 800f244:	e00f      	b.n	800f266 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800f246:	68fb      	ldr	r3, [r7, #12]
 800f248:	681b      	ldr	r3, [r3, #0]
 800f24a:	69da      	ldr	r2, [r3, #28]
 800f24c:	68bb      	ldr	r3, [r7, #8]
 800f24e:	4013      	ands	r3, r2
 800f250:	68ba      	ldr	r2, [r7, #8]
 800f252:	429a      	cmp	r2, r3
 800f254:	bf0c      	ite	eq
 800f256:	2301      	moveq	r3, #1
 800f258:	2300      	movne	r3, #0
 800f25a:	b2db      	uxtb	r3, r3
 800f25c:	461a      	mov	r2, r3
 800f25e:	79fb      	ldrb	r3, [r7, #7]
 800f260:	429a      	cmp	r2, r3
 800f262:	d0a0      	beq.n	800f1a6 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800f264:	2300      	movs	r3, #0
}
 800f266:	4618      	mov	r0, r3
 800f268:	3710      	adds	r7, #16
 800f26a:	46bd      	mov	sp, r7
 800f26c:	bd80      	pop	{r7, pc}
	...

0800f270 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800f270:	b480      	push	{r7}
 800f272:	b0a3      	sub	sp, #140	@ 0x8c
 800f274:	af00      	add	r7, sp, #0
 800f276:	60f8      	str	r0, [r7, #12]
 800f278:	60b9      	str	r1, [r7, #8]
 800f27a:	4613      	mov	r3, r2
 800f27c:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr  = pData;
 800f27e:	68fb      	ldr	r3, [r7, #12]
 800f280:	68ba      	ldr	r2, [r7, #8]
 800f282:	659a      	str	r2, [r3, #88]	@ 0x58
  huart->RxXferSize  = Size;
 800f284:	68fb      	ldr	r3, [r7, #12]
 800f286:	88fa      	ldrh	r2, [r7, #6]
 800f288:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
  huart->RxXferCount = Size;
 800f28c:	68fb      	ldr	r3, [r7, #12]
 800f28e:	88fa      	ldrh	r2, [r7, #6]
 800f290:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
  huart->RxISR       = NULL;
 800f294:	68fb      	ldr	r3, [r7, #12]
 800f296:	2200      	movs	r2, #0
 800f298:	675a      	str	r2, [r3, #116]	@ 0x74

  /* Computation of UART mask to apply to RDR register */
  UART_MASK_COMPUTATION(huart);
 800f29a:	68fb      	ldr	r3, [r7, #12]
 800f29c:	689b      	ldr	r3, [r3, #8]
 800f29e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800f2a2:	d10e      	bne.n	800f2c2 <UART_Start_Receive_IT+0x52>
 800f2a4:	68fb      	ldr	r3, [r7, #12]
 800f2a6:	691b      	ldr	r3, [r3, #16]
 800f2a8:	2b00      	cmp	r3, #0
 800f2aa:	d105      	bne.n	800f2b8 <UART_Start_Receive_IT+0x48>
 800f2ac:	68fb      	ldr	r3, [r7, #12]
 800f2ae:	f240 12ff 	movw	r2, #511	@ 0x1ff
 800f2b2:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 800f2b6:	e02d      	b.n	800f314 <UART_Start_Receive_IT+0xa4>
 800f2b8:	68fb      	ldr	r3, [r7, #12]
 800f2ba:	22ff      	movs	r2, #255	@ 0xff
 800f2bc:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 800f2c0:	e028      	b.n	800f314 <UART_Start_Receive_IT+0xa4>
 800f2c2:	68fb      	ldr	r3, [r7, #12]
 800f2c4:	689b      	ldr	r3, [r3, #8]
 800f2c6:	2b00      	cmp	r3, #0
 800f2c8:	d10d      	bne.n	800f2e6 <UART_Start_Receive_IT+0x76>
 800f2ca:	68fb      	ldr	r3, [r7, #12]
 800f2cc:	691b      	ldr	r3, [r3, #16]
 800f2ce:	2b00      	cmp	r3, #0
 800f2d0:	d104      	bne.n	800f2dc <UART_Start_Receive_IT+0x6c>
 800f2d2:	68fb      	ldr	r3, [r7, #12]
 800f2d4:	22ff      	movs	r2, #255	@ 0xff
 800f2d6:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 800f2da:	e01b      	b.n	800f314 <UART_Start_Receive_IT+0xa4>
 800f2dc:	68fb      	ldr	r3, [r7, #12]
 800f2de:	227f      	movs	r2, #127	@ 0x7f
 800f2e0:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 800f2e4:	e016      	b.n	800f314 <UART_Start_Receive_IT+0xa4>
 800f2e6:	68fb      	ldr	r3, [r7, #12]
 800f2e8:	689b      	ldr	r3, [r3, #8]
 800f2ea:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800f2ee:	d10d      	bne.n	800f30c <UART_Start_Receive_IT+0x9c>
 800f2f0:	68fb      	ldr	r3, [r7, #12]
 800f2f2:	691b      	ldr	r3, [r3, #16]
 800f2f4:	2b00      	cmp	r3, #0
 800f2f6:	d104      	bne.n	800f302 <UART_Start_Receive_IT+0x92>
 800f2f8:	68fb      	ldr	r3, [r7, #12]
 800f2fa:	227f      	movs	r2, #127	@ 0x7f
 800f2fc:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 800f300:	e008      	b.n	800f314 <UART_Start_Receive_IT+0xa4>
 800f302:	68fb      	ldr	r3, [r7, #12]
 800f304:	223f      	movs	r2, #63	@ 0x3f
 800f306:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 800f30a:	e003      	b.n	800f314 <UART_Start_Receive_IT+0xa4>
 800f30c:	68fb      	ldr	r3, [r7, #12]
 800f30e:	2200      	movs	r2, #0
 800f310:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800f314:	68fb      	ldr	r3, [r7, #12]
 800f316:	2200      	movs	r2, #0
 800f318:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 800f31c:	68fb      	ldr	r3, [r7, #12]
 800f31e:	2222      	movs	r2, #34	@ 0x22
 800f320:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800f324:	68fb      	ldr	r3, [r7, #12]
 800f326:	681b      	ldr	r3, [r3, #0]
 800f328:	3308      	adds	r3, #8
 800f32a:	667b      	str	r3, [r7, #100]	@ 0x64
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f32c:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800f32e:	e853 3f00 	ldrex	r3, [r3]
 800f332:	663b      	str	r3, [r7, #96]	@ 0x60
   return(result);
 800f334:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800f336:	f043 0301 	orr.w	r3, r3, #1
 800f33a:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800f33e:	68fb      	ldr	r3, [r7, #12]
 800f340:	681b      	ldr	r3, [r3, #0]
 800f342:	3308      	adds	r3, #8
 800f344:	f8d7 2084 	ldr.w	r2, [r7, #132]	@ 0x84
 800f348:	673a      	str	r2, [r7, #112]	@ 0x70
 800f34a:	66fb      	str	r3, [r7, #108]	@ 0x6c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f34c:	6ef9      	ldr	r1, [r7, #108]	@ 0x6c
 800f34e:	6f3a      	ldr	r2, [r7, #112]	@ 0x70
 800f350:	e841 2300 	strex	r3, r2, [r1]
 800f354:	66bb      	str	r3, [r7, #104]	@ 0x68
   return(result);
 800f356:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800f358:	2b00      	cmp	r3, #0
 800f35a:	d1e3      	bne.n	800f324 <UART_Start_Receive_IT+0xb4>

  /* Configure Rx interrupt processing */
  if ((huart->FifoMode == UART_FIFOMODE_ENABLE) && (Size >= huart->NbRxDataToProcess))
 800f35c:	68fb      	ldr	r3, [r7, #12]
 800f35e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800f360:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800f364:	d14f      	bne.n	800f406 <UART_Start_Receive_IT+0x196>
 800f366:	68fb      	ldr	r3, [r7, #12]
 800f368:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 800f36c:	88fa      	ldrh	r2, [r7, #6]
 800f36e:	429a      	cmp	r2, r3
 800f370:	d349      	bcc.n	800f406 <UART_Start_Receive_IT+0x196>
  {
    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800f372:	68fb      	ldr	r3, [r7, #12]
 800f374:	689b      	ldr	r3, [r3, #8]
 800f376:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800f37a:	d107      	bne.n	800f38c <UART_Start_Receive_IT+0x11c>
 800f37c:	68fb      	ldr	r3, [r7, #12]
 800f37e:	691b      	ldr	r3, [r3, #16]
 800f380:	2b00      	cmp	r3, #0
 800f382:	d103      	bne.n	800f38c <UART_Start_Receive_IT+0x11c>
    {
      huart->RxISR = UART_RxISR_16BIT_FIFOEN;
 800f384:	68fb      	ldr	r3, [r7, #12]
 800f386:	4a47      	ldr	r2, [pc, #284]	@ (800f4a4 <UART_Start_Receive_IT+0x234>)
 800f388:	675a      	str	r2, [r3, #116]	@ 0x74
 800f38a:	e002      	b.n	800f392 <UART_Start_Receive_IT+0x122>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT_FIFOEN;
 800f38c:	68fb      	ldr	r3, [r7, #12]
 800f38e:	4a46      	ldr	r2, [pc, #280]	@ (800f4a8 <UART_Start_Receive_IT+0x238>)
 800f390:	675a      	str	r2, [r3, #116]	@ 0x74
    }

    /* Enable the UART Parity Error interrupt and RX FIFO Threshold interrupt */
    if (huart->Init.Parity != UART_PARITY_NONE)
 800f392:	68fb      	ldr	r3, [r7, #12]
 800f394:	691b      	ldr	r3, [r3, #16]
 800f396:	2b00      	cmp	r3, #0
 800f398:	d01a      	beq.n	800f3d0 <UART_Start_Receive_IT+0x160>
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800f39a:	68fb      	ldr	r3, [r7, #12]
 800f39c:	681b      	ldr	r3, [r3, #0]
 800f39e:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f3a0:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800f3a2:	e853 3f00 	ldrex	r3, [r3]
 800f3a6:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 800f3a8:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800f3aa:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800f3ae:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800f3b2:	68fb      	ldr	r3, [r7, #12]
 800f3b4:	681b      	ldr	r3, [r3, #0]
 800f3b6:	461a      	mov	r2, r3
 800f3b8:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800f3bc:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800f3be:	65ba      	str	r2, [r7, #88]	@ 0x58
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f3c0:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 800f3c2:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 800f3c4:	e841 2300 	strex	r3, r2, [r1]
 800f3c8:	657b      	str	r3, [r7, #84]	@ 0x54
   return(result);
 800f3ca:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800f3cc:	2b00      	cmp	r3, #0
 800f3ce:	d1e4      	bne.n	800f39a <UART_Start_Receive_IT+0x12a>
    }
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 800f3d0:	68fb      	ldr	r3, [r7, #12]
 800f3d2:	681b      	ldr	r3, [r3, #0]
 800f3d4:	3308      	adds	r3, #8
 800f3d6:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f3d8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800f3da:	e853 3f00 	ldrex	r3, [r3]
 800f3de:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800f3e0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f3e2:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800f3e6:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800f3e8:	68fb      	ldr	r3, [r7, #12]
 800f3ea:	681b      	ldr	r3, [r3, #0]
 800f3ec:	3308      	adds	r3, #8
 800f3ee:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 800f3f0:	64ba      	str	r2, [r7, #72]	@ 0x48
 800f3f2:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f3f4:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 800f3f6:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800f3f8:	e841 2300 	strex	r3, r2, [r1]
 800f3fc:	643b      	str	r3, [r7, #64]	@ 0x40
   return(result);
 800f3fe:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800f400:	2b00      	cmp	r3, #0
 800f402:	d1e5      	bne.n	800f3d0 <UART_Start_Receive_IT+0x160>
 800f404:	e046      	b.n	800f494 <UART_Start_Receive_IT+0x224>
  }
  else
  {
    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800f406:	68fb      	ldr	r3, [r7, #12]
 800f408:	689b      	ldr	r3, [r3, #8]
 800f40a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800f40e:	d107      	bne.n	800f420 <UART_Start_Receive_IT+0x1b0>
 800f410:	68fb      	ldr	r3, [r7, #12]
 800f412:	691b      	ldr	r3, [r3, #16]
 800f414:	2b00      	cmp	r3, #0
 800f416:	d103      	bne.n	800f420 <UART_Start_Receive_IT+0x1b0>
    {
      huart->RxISR = UART_RxISR_16BIT;
 800f418:	68fb      	ldr	r3, [r7, #12]
 800f41a:	4a24      	ldr	r2, [pc, #144]	@ (800f4ac <UART_Start_Receive_IT+0x23c>)
 800f41c:	675a      	str	r2, [r3, #116]	@ 0x74
 800f41e:	e002      	b.n	800f426 <UART_Start_Receive_IT+0x1b6>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT;
 800f420:	68fb      	ldr	r3, [r7, #12]
 800f422:	4a23      	ldr	r2, [pc, #140]	@ (800f4b0 <UART_Start_Receive_IT+0x240>)
 800f424:	675a      	str	r2, [r3, #116]	@ 0x74
    }

    /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
    if (huart->Init.Parity != UART_PARITY_NONE)
 800f426:	68fb      	ldr	r3, [r7, #12]
 800f428:	691b      	ldr	r3, [r3, #16]
 800f42a:	2b00      	cmp	r3, #0
 800f42c:	d019      	beq.n	800f462 <UART_Start_Receive_IT+0x1f2>
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE_RXFNEIE);
 800f42e:	68fb      	ldr	r3, [r7, #12]
 800f430:	681b      	ldr	r3, [r3, #0]
 800f432:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f434:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f436:	e853 3f00 	ldrex	r3, [r3]
 800f43a:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800f43c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f43e:	f443 7390 	orr.w	r3, r3, #288	@ 0x120
 800f442:	677b      	str	r3, [r7, #116]	@ 0x74
 800f444:	68fb      	ldr	r3, [r7, #12]
 800f446:	681b      	ldr	r3, [r3, #0]
 800f448:	461a      	mov	r2, r3
 800f44a:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800f44c:	637b      	str	r3, [r7, #52]	@ 0x34
 800f44e:	633a      	str	r2, [r7, #48]	@ 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f450:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 800f452:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800f454:	e841 2300 	strex	r3, r2, [r1]
 800f458:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 800f45a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f45c:	2b00      	cmp	r3, #0
 800f45e:	d1e6      	bne.n	800f42e <UART_Start_Receive_IT+0x1be>
 800f460:	e018      	b.n	800f494 <UART_Start_Receive_IT+0x224>
    }
    else
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 800f462:	68fb      	ldr	r3, [r7, #12]
 800f464:	681b      	ldr	r3, [r3, #0]
 800f466:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f468:	697b      	ldr	r3, [r7, #20]
 800f46a:	e853 3f00 	ldrex	r3, [r3]
 800f46e:	613b      	str	r3, [r7, #16]
   return(result);
 800f470:	693b      	ldr	r3, [r7, #16]
 800f472:	f043 0320 	orr.w	r3, r3, #32
 800f476:	67bb      	str	r3, [r7, #120]	@ 0x78
 800f478:	68fb      	ldr	r3, [r7, #12]
 800f47a:	681b      	ldr	r3, [r3, #0]
 800f47c:	461a      	mov	r2, r3
 800f47e:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800f480:	623b      	str	r3, [r7, #32]
 800f482:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f484:	69f9      	ldr	r1, [r7, #28]
 800f486:	6a3a      	ldr	r2, [r7, #32]
 800f488:	e841 2300 	strex	r3, r2, [r1]
 800f48c:	61bb      	str	r3, [r7, #24]
   return(result);
 800f48e:	69bb      	ldr	r3, [r7, #24]
 800f490:	2b00      	cmp	r3, #0
 800f492:	d1e6      	bne.n	800f462 <UART_Start_Receive_IT+0x1f2>
    }
  }
  return HAL_OK;
 800f494:	2300      	movs	r3, #0
}
 800f496:	4618      	mov	r0, r3
 800f498:	378c      	adds	r7, #140	@ 0x8c
 800f49a:	46bd      	mov	sp, r7
 800f49c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f4a0:	4770      	bx	lr
 800f4a2:	bf00      	nop
 800f4a4:	08010019 	.word	0x08010019
 800f4a8:	0800fcb9 	.word	0x0800fcb9
 800f4ac:	0800fb01 	.word	0x0800fb01
 800f4b0:	0800f949 	.word	0x0800f949

0800f4b4 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800f4b4:	b480      	push	{r7}
 800f4b6:	b095      	sub	sp, #84	@ 0x54
 800f4b8:	af00      	add	r7, sp, #0
 800f4ba:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800f4bc:	687b      	ldr	r3, [r7, #4]
 800f4be:	681b      	ldr	r3, [r3, #0]
 800f4c0:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f4c2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800f4c4:	e853 3f00 	ldrex	r3, [r3]
 800f4c8:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800f4ca:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f4cc:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800f4d0:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800f4d2:	687b      	ldr	r3, [r7, #4]
 800f4d4:	681b      	ldr	r3, [r3, #0]
 800f4d6:	461a      	mov	r2, r3
 800f4d8:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800f4da:	643b      	str	r3, [r7, #64]	@ 0x40
 800f4dc:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f4de:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800f4e0:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800f4e2:	e841 2300 	strex	r3, r2, [r1]
 800f4e6:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800f4e8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f4ea:	2b00      	cmp	r3, #0
 800f4ec:	d1e6      	bne.n	800f4bc <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800f4ee:	687b      	ldr	r3, [r7, #4]
 800f4f0:	681b      	ldr	r3, [r3, #0]
 800f4f2:	3308      	adds	r3, #8
 800f4f4:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f4f6:	6a3b      	ldr	r3, [r7, #32]
 800f4f8:	e853 3f00 	ldrex	r3, [r3]
 800f4fc:	61fb      	str	r3, [r7, #28]
   return(result);
 800f4fe:	69fa      	ldr	r2, [r7, #28]
 800f500:	4b1e      	ldr	r3, [pc, #120]	@ (800f57c <UART_EndRxTransfer+0xc8>)
 800f502:	4013      	ands	r3, r2
 800f504:	64bb      	str	r3, [r7, #72]	@ 0x48
 800f506:	687b      	ldr	r3, [r7, #4]
 800f508:	681b      	ldr	r3, [r3, #0]
 800f50a:	3308      	adds	r3, #8
 800f50c:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800f50e:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800f510:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f512:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800f514:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800f516:	e841 2300 	strex	r3, r2, [r1]
 800f51a:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800f51c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f51e:	2b00      	cmp	r3, #0
 800f520:	d1e5      	bne.n	800f4ee <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800f522:	687b      	ldr	r3, [r7, #4]
 800f524:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800f526:	2b01      	cmp	r3, #1
 800f528:	d118      	bne.n	800f55c <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800f52a:	687b      	ldr	r3, [r7, #4]
 800f52c:	681b      	ldr	r3, [r3, #0]
 800f52e:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f530:	68fb      	ldr	r3, [r7, #12]
 800f532:	e853 3f00 	ldrex	r3, [r3]
 800f536:	60bb      	str	r3, [r7, #8]
   return(result);
 800f538:	68bb      	ldr	r3, [r7, #8]
 800f53a:	f023 0310 	bic.w	r3, r3, #16
 800f53e:	647b      	str	r3, [r7, #68]	@ 0x44
 800f540:	687b      	ldr	r3, [r7, #4]
 800f542:	681b      	ldr	r3, [r3, #0]
 800f544:	461a      	mov	r2, r3
 800f546:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800f548:	61bb      	str	r3, [r7, #24]
 800f54a:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f54c:	6979      	ldr	r1, [r7, #20]
 800f54e:	69ba      	ldr	r2, [r7, #24]
 800f550:	e841 2300 	strex	r3, r2, [r1]
 800f554:	613b      	str	r3, [r7, #16]
   return(result);
 800f556:	693b      	ldr	r3, [r7, #16]
 800f558:	2b00      	cmp	r3, #0
 800f55a:	d1e6      	bne.n	800f52a <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800f55c:	687b      	ldr	r3, [r7, #4]
 800f55e:	2220      	movs	r2, #32
 800f560:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800f564:	687b      	ldr	r3, [r7, #4]
 800f566:	2200      	movs	r2, #0
 800f568:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800f56a:	687b      	ldr	r3, [r7, #4]
 800f56c:	2200      	movs	r2, #0
 800f56e:	675a      	str	r2, [r3, #116]	@ 0x74
}
 800f570:	bf00      	nop
 800f572:	3754      	adds	r7, #84	@ 0x54
 800f574:	46bd      	mov	sp, r7
 800f576:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f57a:	4770      	bx	lr
 800f57c:	effffffe 	.word	0xeffffffe

0800f580 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800f580:	b580      	push	{r7, lr}
 800f582:	b084      	sub	sp, #16
 800f584:	af00      	add	r7, sp, #0
 800f586:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800f588:	687b      	ldr	r3, [r7, #4]
 800f58a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800f58c:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 800f58e:	68fb      	ldr	r3, [r7, #12]
 800f590:	2200      	movs	r2, #0
 800f592:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
  huart->TxXferCount = 0U;
 800f596:	68fb      	ldr	r3, [r7, #12]
 800f598:	2200      	movs	r2, #0
 800f59a:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800f59e:	68f8      	ldr	r0, [r7, #12]
 800f5a0:	f7fe ff2e 	bl	800e400 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800f5a4:	bf00      	nop
 800f5a6:	3710      	adds	r7, #16
 800f5a8:	46bd      	mov	sp, r7
 800f5aa:	bd80      	pop	{r7, pc}

0800f5ac <UART_TxISR_8BIT>:
  *         interruptions have been enabled by HAL_UART_Transmit_IT().
  * @param huart UART handle.
  * @retval None
  */
static void UART_TxISR_8BIT(UART_HandleTypeDef *huart)
{
 800f5ac:	b480      	push	{r7}
 800f5ae:	b08f      	sub	sp, #60	@ 0x3c
 800f5b0:	af00      	add	r7, sp, #0
 800f5b2:	6078      	str	r0, [r7, #4]
  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 800f5b4:	687b      	ldr	r3, [r7, #4]
 800f5b6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800f5ba:	2b21      	cmp	r3, #33	@ 0x21
 800f5bc:	d14c      	bne.n	800f658 <UART_TxISR_8BIT+0xac>
  {
    if (huart->TxXferCount == 0U)
 800f5be:	687b      	ldr	r3, [r7, #4]
 800f5c0:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 800f5c4:	b29b      	uxth	r3, r3
 800f5c6:	2b00      	cmp	r3, #0
 800f5c8:	d132      	bne.n	800f630 <UART_TxISR_8BIT+0x84>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TXEIE_TXFNFIE);
 800f5ca:	687b      	ldr	r3, [r7, #4]
 800f5cc:	681b      	ldr	r3, [r3, #0]
 800f5ce:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f5d0:	6a3b      	ldr	r3, [r7, #32]
 800f5d2:	e853 3f00 	ldrex	r3, [r3]
 800f5d6:	61fb      	str	r3, [r7, #28]
   return(result);
 800f5d8:	69fb      	ldr	r3, [r7, #28]
 800f5da:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800f5de:	637b      	str	r3, [r7, #52]	@ 0x34
 800f5e0:	687b      	ldr	r3, [r7, #4]
 800f5e2:	681b      	ldr	r3, [r3, #0]
 800f5e4:	461a      	mov	r2, r3
 800f5e6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800f5e8:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800f5ea:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f5ec:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800f5ee:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800f5f0:	e841 2300 	strex	r3, r2, [r1]
 800f5f4:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800f5f6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f5f8:	2b00      	cmp	r3, #0
 800f5fa:	d1e6      	bne.n	800f5ca <UART_TxISR_8BIT+0x1e>

      /* Enable the UART Transmit Complete Interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800f5fc:	687b      	ldr	r3, [r7, #4]
 800f5fe:	681b      	ldr	r3, [r3, #0]
 800f600:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f602:	68fb      	ldr	r3, [r7, #12]
 800f604:	e853 3f00 	ldrex	r3, [r3]
 800f608:	60bb      	str	r3, [r7, #8]
   return(result);
 800f60a:	68bb      	ldr	r3, [r7, #8]
 800f60c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800f610:	633b      	str	r3, [r7, #48]	@ 0x30
 800f612:	687b      	ldr	r3, [r7, #4]
 800f614:	681b      	ldr	r3, [r3, #0]
 800f616:	461a      	mov	r2, r3
 800f618:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f61a:	61bb      	str	r3, [r7, #24]
 800f61c:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f61e:	6979      	ldr	r1, [r7, #20]
 800f620:	69ba      	ldr	r2, [r7, #24]
 800f622:	e841 2300 	strex	r3, r2, [r1]
 800f626:	613b      	str	r3, [r7, #16]
   return(result);
 800f628:	693b      	ldr	r3, [r7, #16]
 800f62a:	2b00      	cmp	r3, #0
 800f62c:	d1e6      	bne.n	800f5fc <UART_TxISR_8BIT+0x50>
      huart->Instance->TDR = (uint8_t)(*huart->pTxBuffPtr & (uint8_t)0xFF);
      huart->pTxBuffPtr++;
      huart->TxXferCount--;
    }
  }
}
 800f62e:	e013      	b.n	800f658 <UART_TxISR_8BIT+0xac>
      huart->Instance->TDR = (uint8_t)(*huart->pTxBuffPtr & (uint8_t)0xFF);
 800f630:	687b      	ldr	r3, [r7, #4]
 800f632:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800f634:	781a      	ldrb	r2, [r3, #0]
 800f636:	687b      	ldr	r3, [r7, #4]
 800f638:	681b      	ldr	r3, [r3, #0]
 800f63a:	629a      	str	r2, [r3, #40]	@ 0x28
      huart->pTxBuffPtr++;
 800f63c:	687b      	ldr	r3, [r7, #4]
 800f63e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800f640:	1c5a      	adds	r2, r3, #1
 800f642:	687b      	ldr	r3, [r7, #4]
 800f644:	651a      	str	r2, [r3, #80]	@ 0x50
      huart->TxXferCount--;
 800f646:	687b      	ldr	r3, [r7, #4]
 800f648:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 800f64c:	b29b      	uxth	r3, r3
 800f64e:	3b01      	subs	r3, #1
 800f650:	b29a      	uxth	r2, r3
 800f652:	687b      	ldr	r3, [r7, #4]
 800f654:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
}
 800f658:	bf00      	nop
 800f65a:	373c      	adds	r7, #60	@ 0x3c
 800f65c:	46bd      	mov	sp, r7
 800f65e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f662:	4770      	bx	lr

0800f664 <UART_TxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Transmit_IT().
  * @param huart UART handle.
  * @retval None
  */
static void UART_TxISR_16BIT(UART_HandleTypeDef *huart)
{
 800f664:	b480      	push	{r7}
 800f666:	b091      	sub	sp, #68	@ 0x44
 800f668:	af00      	add	r7, sp, #0
 800f66a:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 800f66c:	687b      	ldr	r3, [r7, #4]
 800f66e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800f672:	2b21      	cmp	r3, #33	@ 0x21
 800f674:	d151      	bne.n	800f71a <UART_TxISR_16BIT+0xb6>
  {
    if (huart->TxXferCount == 0U)
 800f676:	687b      	ldr	r3, [r7, #4]
 800f678:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 800f67c:	b29b      	uxth	r3, r3
 800f67e:	2b00      	cmp	r3, #0
 800f680:	d132      	bne.n	800f6e8 <UART_TxISR_16BIT+0x84>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TXEIE_TXFNFIE);
 800f682:	687b      	ldr	r3, [r7, #4]
 800f684:	681b      	ldr	r3, [r3, #0]
 800f686:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f688:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f68a:	e853 3f00 	ldrex	r3, [r3]
 800f68e:	623b      	str	r3, [r7, #32]
   return(result);
 800f690:	6a3b      	ldr	r3, [r7, #32]
 800f692:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800f696:	63bb      	str	r3, [r7, #56]	@ 0x38
 800f698:	687b      	ldr	r3, [r7, #4]
 800f69a:	681b      	ldr	r3, [r3, #0]
 800f69c:	461a      	mov	r2, r3
 800f69e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f6a0:	633b      	str	r3, [r7, #48]	@ 0x30
 800f6a2:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f6a4:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800f6a6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800f6a8:	e841 2300 	strex	r3, r2, [r1]
 800f6ac:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800f6ae:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f6b0:	2b00      	cmp	r3, #0
 800f6b2:	d1e6      	bne.n	800f682 <UART_TxISR_16BIT+0x1e>

      /* Enable the UART Transmit Complete Interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800f6b4:	687b      	ldr	r3, [r7, #4]
 800f6b6:	681b      	ldr	r3, [r3, #0]
 800f6b8:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f6ba:	693b      	ldr	r3, [r7, #16]
 800f6bc:	e853 3f00 	ldrex	r3, [r3]
 800f6c0:	60fb      	str	r3, [r7, #12]
   return(result);
 800f6c2:	68fb      	ldr	r3, [r7, #12]
 800f6c4:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800f6c8:	637b      	str	r3, [r7, #52]	@ 0x34
 800f6ca:	687b      	ldr	r3, [r7, #4]
 800f6cc:	681b      	ldr	r3, [r3, #0]
 800f6ce:	461a      	mov	r2, r3
 800f6d0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800f6d2:	61fb      	str	r3, [r7, #28]
 800f6d4:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f6d6:	69b9      	ldr	r1, [r7, #24]
 800f6d8:	69fa      	ldr	r2, [r7, #28]
 800f6da:	e841 2300 	strex	r3, r2, [r1]
 800f6de:	617b      	str	r3, [r7, #20]
   return(result);
 800f6e0:	697b      	ldr	r3, [r7, #20]
 800f6e2:	2b00      	cmp	r3, #0
 800f6e4:	d1e6      	bne.n	800f6b4 <UART_TxISR_16BIT+0x50>
      huart->Instance->TDR = (((uint32_t)(*tmp)) & 0x01FFUL);
      huart->pTxBuffPtr += 2U;
      huart->TxXferCount--;
    }
  }
}
 800f6e6:	e018      	b.n	800f71a <UART_TxISR_16BIT+0xb6>
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 800f6e8:	687b      	ldr	r3, [r7, #4]
 800f6ea:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800f6ec:	63fb      	str	r3, [r7, #60]	@ 0x3c
      huart->Instance->TDR = (((uint32_t)(*tmp)) & 0x01FFUL);
 800f6ee:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800f6f0:	881b      	ldrh	r3, [r3, #0]
 800f6f2:	461a      	mov	r2, r3
 800f6f4:	687b      	ldr	r3, [r7, #4]
 800f6f6:	681b      	ldr	r3, [r3, #0]
 800f6f8:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800f6fc:	629a      	str	r2, [r3, #40]	@ 0x28
      huart->pTxBuffPtr += 2U;
 800f6fe:	687b      	ldr	r3, [r7, #4]
 800f700:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800f702:	1c9a      	adds	r2, r3, #2
 800f704:	687b      	ldr	r3, [r7, #4]
 800f706:	651a      	str	r2, [r3, #80]	@ 0x50
      huart->TxXferCount--;
 800f708:	687b      	ldr	r3, [r7, #4]
 800f70a:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 800f70e:	b29b      	uxth	r3, r3
 800f710:	3b01      	subs	r3, #1
 800f712:	b29a      	uxth	r2, r3
 800f714:	687b      	ldr	r3, [r7, #4]
 800f716:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
}
 800f71a:	bf00      	nop
 800f71c:	3744      	adds	r7, #68	@ 0x44
 800f71e:	46bd      	mov	sp, r7
 800f720:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f724:	4770      	bx	lr

0800f726 <UART_TxISR_8BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Transmit_IT().
  * @param huart UART handle.
  * @retval None
  */
static void UART_TxISR_8BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 800f726:	b480      	push	{r7}
 800f728:	b091      	sub	sp, #68	@ 0x44
 800f72a:	af00      	add	r7, sp, #0
 800f72c:	6078      	str	r0, [r7, #4]
  uint16_t  nb_tx_data;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 800f72e:	687b      	ldr	r3, [r7, #4]
 800f730:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800f734:	2b21      	cmp	r3, #33	@ 0x21
 800f736:	d160      	bne.n	800f7fa <UART_TxISR_8BIT_FIFOEN+0xd4>
  {
    for (nb_tx_data = huart->NbTxDataToProcess ; nb_tx_data > 0U ; nb_tx_data--)
 800f738:	687b      	ldr	r3, [r7, #4]
 800f73a:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800f73e:	87fb      	strh	r3, [r7, #62]	@ 0x3e
 800f740:	e057      	b.n	800f7f2 <UART_TxISR_8BIT_FIFOEN+0xcc>
    {
      if (huart->TxXferCount == 0U)
 800f742:	687b      	ldr	r3, [r7, #4]
 800f744:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 800f748:	b29b      	uxth	r3, r3
 800f74a:	2b00      	cmp	r3, #0
 800f74c:	d133      	bne.n	800f7b6 <UART_TxISR_8BIT_FIFOEN+0x90>
      {
        /* Disable the TX FIFO threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_TXFTIE);
 800f74e:	687b      	ldr	r3, [r7, #4]
 800f750:	681b      	ldr	r3, [r3, #0]
 800f752:	3308      	adds	r3, #8
 800f754:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f756:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f758:	e853 3f00 	ldrex	r3, [r3]
 800f75c:	623b      	str	r3, [r7, #32]
   return(result);
 800f75e:	6a3b      	ldr	r3, [r7, #32]
 800f760:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 800f764:	63bb      	str	r3, [r7, #56]	@ 0x38
 800f766:	687b      	ldr	r3, [r7, #4]
 800f768:	681b      	ldr	r3, [r3, #0]
 800f76a:	3308      	adds	r3, #8
 800f76c:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800f76e:	633a      	str	r2, [r7, #48]	@ 0x30
 800f770:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f772:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800f774:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800f776:	e841 2300 	strex	r3, r2, [r1]
 800f77a:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800f77c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f77e:	2b00      	cmp	r3, #0
 800f780:	d1e5      	bne.n	800f74e <UART_TxISR_8BIT_FIFOEN+0x28>

        /* Enable the UART Transmit Complete Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800f782:	687b      	ldr	r3, [r7, #4]
 800f784:	681b      	ldr	r3, [r3, #0]
 800f786:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f788:	693b      	ldr	r3, [r7, #16]
 800f78a:	e853 3f00 	ldrex	r3, [r3]
 800f78e:	60fb      	str	r3, [r7, #12]
   return(result);
 800f790:	68fb      	ldr	r3, [r7, #12]
 800f792:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800f796:	637b      	str	r3, [r7, #52]	@ 0x34
 800f798:	687b      	ldr	r3, [r7, #4]
 800f79a:	681b      	ldr	r3, [r3, #0]
 800f79c:	461a      	mov	r2, r3
 800f79e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800f7a0:	61fb      	str	r3, [r7, #28]
 800f7a2:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f7a4:	69b9      	ldr	r1, [r7, #24]
 800f7a6:	69fa      	ldr	r2, [r7, #28]
 800f7a8:	e841 2300 	strex	r3, r2, [r1]
 800f7ac:	617b      	str	r3, [r7, #20]
   return(result);
 800f7ae:	697b      	ldr	r3, [r7, #20]
 800f7b0:	2b00      	cmp	r3, #0
 800f7b2:	d1e6      	bne.n	800f782 <UART_TxISR_8BIT_FIFOEN+0x5c>

        break; /* force exit loop */
 800f7b4:	e021      	b.n	800f7fa <UART_TxISR_8BIT_FIFOEN+0xd4>
      }
      else if (READ_BIT(huart->Instance->ISR, USART_ISR_TXE_TXFNF) != 0U)
 800f7b6:	687b      	ldr	r3, [r7, #4]
 800f7b8:	681b      	ldr	r3, [r3, #0]
 800f7ba:	69db      	ldr	r3, [r3, #28]
 800f7bc:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800f7c0:	2b00      	cmp	r3, #0
 800f7c2:	d013      	beq.n	800f7ec <UART_TxISR_8BIT_FIFOEN+0xc6>
      {
        huart->Instance->TDR = (uint8_t)(*huart->pTxBuffPtr & (uint8_t)0xFF);
 800f7c4:	687b      	ldr	r3, [r7, #4]
 800f7c6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800f7c8:	781a      	ldrb	r2, [r3, #0]
 800f7ca:	687b      	ldr	r3, [r7, #4]
 800f7cc:	681b      	ldr	r3, [r3, #0]
 800f7ce:	629a      	str	r2, [r3, #40]	@ 0x28
        huart->pTxBuffPtr++;
 800f7d0:	687b      	ldr	r3, [r7, #4]
 800f7d2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800f7d4:	1c5a      	adds	r2, r3, #1
 800f7d6:	687b      	ldr	r3, [r7, #4]
 800f7d8:	651a      	str	r2, [r3, #80]	@ 0x50
        huart->TxXferCount--;
 800f7da:	687b      	ldr	r3, [r7, #4]
 800f7dc:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 800f7e0:	b29b      	uxth	r3, r3
 800f7e2:	3b01      	subs	r3, #1
 800f7e4:	b29a      	uxth	r2, r3
 800f7e6:	687b      	ldr	r3, [r7, #4]
 800f7e8:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    for (nb_tx_data = huart->NbTxDataToProcess ; nb_tx_data > 0U ; nb_tx_data--)
 800f7ec:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 800f7ee:	3b01      	subs	r3, #1
 800f7f0:	87fb      	strh	r3, [r7, #62]	@ 0x3e
 800f7f2:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 800f7f4:	2b00      	cmp	r3, #0
 800f7f6:	d1a4      	bne.n	800f742 <UART_TxISR_8BIT_FIFOEN+0x1c>
      {
        /* Nothing to do */
      }
    }
  }
}
 800f7f8:	e7ff      	b.n	800f7fa <UART_TxISR_8BIT_FIFOEN+0xd4>
 800f7fa:	bf00      	nop
 800f7fc:	3744      	adds	r7, #68	@ 0x44
 800f7fe:	46bd      	mov	sp, r7
 800f800:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f804:	4770      	bx	lr

0800f806 <UART_TxISR_16BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Transmit_IT().
  * @param huart UART handle.
  * @retval None
  */
static void UART_TxISR_16BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 800f806:	b480      	push	{r7}
 800f808:	b091      	sub	sp, #68	@ 0x44
 800f80a:	af00      	add	r7, sp, #0
 800f80c:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;
  uint16_t  nb_tx_data;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 800f80e:	687b      	ldr	r3, [r7, #4]
 800f810:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800f814:	2b21      	cmp	r3, #33	@ 0x21
 800f816:	d165      	bne.n	800f8e4 <UART_TxISR_16BIT_FIFOEN+0xde>
  {
    for (nb_tx_data = huart->NbTxDataToProcess ; nb_tx_data > 0U ; nb_tx_data--)
 800f818:	687b      	ldr	r3, [r7, #4]
 800f81a:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800f81e:	87fb      	strh	r3, [r7, #62]	@ 0x3e
 800f820:	e05c      	b.n	800f8dc <UART_TxISR_16BIT_FIFOEN+0xd6>
    {
      if (huart->TxXferCount == 0U)
 800f822:	687b      	ldr	r3, [r7, #4]
 800f824:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 800f828:	b29b      	uxth	r3, r3
 800f82a:	2b00      	cmp	r3, #0
 800f82c:	d133      	bne.n	800f896 <UART_TxISR_16BIT_FIFOEN+0x90>
      {
        /* Disable the TX FIFO threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_TXFTIE);
 800f82e:	687b      	ldr	r3, [r7, #4]
 800f830:	681b      	ldr	r3, [r3, #0]
 800f832:	3308      	adds	r3, #8
 800f834:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f836:	6a3b      	ldr	r3, [r7, #32]
 800f838:	e853 3f00 	ldrex	r3, [r3]
 800f83c:	61fb      	str	r3, [r7, #28]
   return(result);
 800f83e:	69fb      	ldr	r3, [r7, #28]
 800f840:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 800f844:	637b      	str	r3, [r7, #52]	@ 0x34
 800f846:	687b      	ldr	r3, [r7, #4]
 800f848:	681b      	ldr	r3, [r3, #0]
 800f84a:	3308      	adds	r3, #8
 800f84c:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800f84e:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800f850:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f852:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800f854:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800f856:	e841 2300 	strex	r3, r2, [r1]
 800f85a:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800f85c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f85e:	2b00      	cmp	r3, #0
 800f860:	d1e5      	bne.n	800f82e <UART_TxISR_16BIT_FIFOEN+0x28>

        /* Enable the UART Transmit Complete Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800f862:	687b      	ldr	r3, [r7, #4]
 800f864:	681b      	ldr	r3, [r3, #0]
 800f866:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f868:	68fb      	ldr	r3, [r7, #12]
 800f86a:	e853 3f00 	ldrex	r3, [r3]
 800f86e:	60bb      	str	r3, [r7, #8]
   return(result);
 800f870:	68bb      	ldr	r3, [r7, #8]
 800f872:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800f876:	633b      	str	r3, [r7, #48]	@ 0x30
 800f878:	687b      	ldr	r3, [r7, #4]
 800f87a:	681b      	ldr	r3, [r3, #0]
 800f87c:	461a      	mov	r2, r3
 800f87e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f880:	61bb      	str	r3, [r7, #24]
 800f882:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f884:	6979      	ldr	r1, [r7, #20]
 800f886:	69ba      	ldr	r2, [r7, #24]
 800f888:	e841 2300 	strex	r3, r2, [r1]
 800f88c:	613b      	str	r3, [r7, #16]
   return(result);
 800f88e:	693b      	ldr	r3, [r7, #16]
 800f890:	2b00      	cmp	r3, #0
 800f892:	d1e6      	bne.n	800f862 <UART_TxISR_16BIT_FIFOEN+0x5c>

        break; /* force exit loop */
 800f894:	e026      	b.n	800f8e4 <UART_TxISR_16BIT_FIFOEN+0xde>
      }
      else if (READ_BIT(huart->Instance->ISR, USART_ISR_TXE_TXFNF) != 0U)
 800f896:	687b      	ldr	r3, [r7, #4]
 800f898:	681b      	ldr	r3, [r3, #0]
 800f89a:	69db      	ldr	r3, [r3, #28]
 800f89c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800f8a0:	2b00      	cmp	r3, #0
 800f8a2:	d018      	beq.n	800f8d6 <UART_TxISR_16BIT_FIFOEN+0xd0>
      {
        tmp = (const uint16_t *) huart->pTxBuffPtr;
 800f8a4:	687b      	ldr	r3, [r7, #4]
 800f8a6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800f8a8:	63bb      	str	r3, [r7, #56]	@ 0x38
        huart->Instance->TDR = (((uint32_t)(*tmp)) & 0x01FFUL);
 800f8aa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f8ac:	881b      	ldrh	r3, [r3, #0]
 800f8ae:	461a      	mov	r2, r3
 800f8b0:	687b      	ldr	r3, [r7, #4]
 800f8b2:	681b      	ldr	r3, [r3, #0]
 800f8b4:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800f8b8:	629a      	str	r2, [r3, #40]	@ 0x28
        huart->pTxBuffPtr += 2U;
 800f8ba:	687b      	ldr	r3, [r7, #4]
 800f8bc:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800f8be:	1c9a      	adds	r2, r3, #2
 800f8c0:	687b      	ldr	r3, [r7, #4]
 800f8c2:	651a      	str	r2, [r3, #80]	@ 0x50
        huart->TxXferCount--;
 800f8c4:	687b      	ldr	r3, [r7, #4]
 800f8c6:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 800f8ca:	b29b      	uxth	r3, r3
 800f8cc:	3b01      	subs	r3, #1
 800f8ce:	b29a      	uxth	r2, r3
 800f8d0:	687b      	ldr	r3, [r7, #4]
 800f8d2:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    for (nb_tx_data = huart->NbTxDataToProcess ; nb_tx_data > 0U ; nb_tx_data--)
 800f8d6:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 800f8d8:	3b01      	subs	r3, #1
 800f8da:	87fb      	strh	r3, [r7, #62]	@ 0x3e
 800f8dc:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 800f8de:	2b00      	cmp	r3, #0
 800f8e0:	d19f      	bne.n	800f822 <UART_TxISR_16BIT_FIFOEN+0x1c>
      {
        /* Nothing to do */
      }
    }
  }
}
 800f8e2:	e7ff      	b.n	800f8e4 <UART_TxISR_16BIT_FIFOEN+0xde>
 800f8e4:	bf00      	nop
 800f8e6:	3744      	adds	r7, #68	@ 0x44
 800f8e8:	46bd      	mov	sp, r7
 800f8ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f8ee:	4770      	bx	lr

0800f8f0 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800f8f0:	b580      	push	{r7, lr}
 800f8f2:	b088      	sub	sp, #32
 800f8f4:	af00      	add	r7, sp, #0
 800f8f6:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800f8f8:	687b      	ldr	r3, [r7, #4]
 800f8fa:	681b      	ldr	r3, [r3, #0]
 800f8fc:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f8fe:	68fb      	ldr	r3, [r7, #12]
 800f900:	e853 3f00 	ldrex	r3, [r3]
 800f904:	60bb      	str	r3, [r7, #8]
   return(result);
 800f906:	68bb      	ldr	r3, [r7, #8]
 800f908:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800f90c:	61fb      	str	r3, [r7, #28]
 800f90e:	687b      	ldr	r3, [r7, #4]
 800f910:	681b      	ldr	r3, [r3, #0]
 800f912:	461a      	mov	r2, r3
 800f914:	69fb      	ldr	r3, [r7, #28]
 800f916:	61bb      	str	r3, [r7, #24]
 800f918:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f91a:	6979      	ldr	r1, [r7, #20]
 800f91c:	69ba      	ldr	r2, [r7, #24]
 800f91e:	e841 2300 	strex	r3, r2, [r1]
 800f922:	613b      	str	r3, [r7, #16]
   return(result);
 800f924:	693b      	ldr	r3, [r7, #16]
 800f926:	2b00      	cmp	r3, #0
 800f928:	d1e6      	bne.n	800f8f8 <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800f92a:	687b      	ldr	r3, [r7, #4]
 800f92c:	2220      	movs	r2, #32
 800f92e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 800f932:	687b      	ldr	r3, [r7, #4]
 800f934:	2200      	movs	r2, #0
 800f936:	679a      	str	r2, [r3, #120]	@ 0x78
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800f938:	6878      	ldr	r0, [r7, #4]
 800f93a:	f7f2 f8eb 	bl	8001b14 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800f93e:	bf00      	nop
 800f940:	3720      	adds	r7, #32
 800f942:	46bd      	mov	sp, r7
 800f944:	bd80      	pop	{r7, pc}
	...

0800f948 <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 800f948:	b580      	push	{r7, lr}
 800f94a:	b09c      	sub	sp, #112	@ 0x70
 800f94c:	af00      	add	r7, sp, #0
 800f94e:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 800f950:	687b      	ldr	r3, [r7, #4]
 800f952:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 800f956:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800f95a:	687b      	ldr	r3, [r7, #4]
 800f95c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800f960:	2b22      	cmp	r3, #34	@ 0x22
 800f962:	f040 80be 	bne.w	800fae2 <UART_RxISR_8BIT+0x19a>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800f966:	687b      	ldr	r3, [r7, #4]
 800f968:	681b      	ldr	r3, [r3, #0]
 800f96a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800f96c:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 800f970:	f8b7 306c 	ldrh.w	r3, [r7, #108]	@ 0x6c
 800f974:	b2d9      	uxtb	r1, r3
 800f976:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 800f97a:	b2da      	uxtb	r2, r3
 800f97c:	687b      	ldr	r3, [r7, #4]
 800f97e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800f980:	400a      	ands	r2, r1
 800f982:	b2d2      	uxtb	r2, r2
 800f984:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 800f986:	687b      	ldr	r3, [r7, #4]
 800f988:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800f98a:	1c5a      	adds	r2, r3, #1
 800f98c:	687b      	ldr	r3, [r7, #4]
 800f98e:	659a      	str	r2, [r3, #88]	@ 0x58
    huart->RxXferCount--;
 800f990:	687b      	ldr	r3, [r7, #4]
 800f992:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800f996:	b29b      	uxth	r3, r3
 800f998:	3b01      	subs	r3, #1
 800f99a:	b29a      	uxth	r2, r3
 800f99c:	687b      	ldr	r3, [r7, #4]
 800f99e:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    if (huart->RxXferCount == 0U)
 800f9a2:	687b      	ldr	r3, [r7, #4]
 800f9a4:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800f9a8:	b29b      	uxth	r3, r3
 800f9aa:	2b00      	cmp	r3, #0
 800f9ac:	f040 80a1 	bne.w	800faf2 <UART_RxISR_8BIT+0x1aa>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800f9b0:	687b      	ldr	r3, [r7, #4]
 800f9b2:	681b      	ldr	r3, [r3, #0]
 800f9b4:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f9b6:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800f9b8:	e853 3f00 	ldrex	r3, [r3]
 800f9bc:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800f9be:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800f9c0:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800f9c4:	66bb      	str	r3, [r7, #104]	@ 0x68
 800f9c6:	687b      	ldr	r3, [r7, #4]
 800f9c8:	681b      	ldr	r3, [r3, #0]
 800f9ca:	461a      	mov	r2, r3
 800f9cc:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800f9ce:	65bb      	str	r3, [r7, #88]	@ 0x58
 800f9d0:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f9d2:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800f9d4:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800f9d6:	e841 2300 	strex	r3, r2, [r1]
 800f9da:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800f9dc:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800f9de:	2b00      	cmp	r3, #0
 800f9e0:	d1e6      	bne.n	800f9b0 <UART_RxISR_8BIT+0x68>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800f9e2:	687b      	ldr	r3, [r7, #4]
 800f9e4:	681b      	ldr	r3, [r3, #0]
 800f9e6:	3308      	adds	r3, #8
 800f9e8:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f9ea:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f9ec:	e853 3f00 	ldrex	r3, [r3]
 800f9f0:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800f9f2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800f9f4:	f023 0301 	bic.w	r3, r3, #1
 800f9f8:	667b      	str	r3, [r7, #100]	@ 0x64
 800f9fa:	687b      	ldr	r3, [r7, #4]
 800f9fc:	681b      	ldr	r3, [r3, #0]
 800f9fe:	3308      	adds	r3, #8
 800fa00:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 800fa02:	647a      	str	r2, [r7, #68]	@ 0x44
 800fa04:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800fa06:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800fa08:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800fa0a:	e841 2300 	strex	r3, r2, [r1]
 800fa0e:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800fa10:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800fa12:	2b00      	cmp	r3, #0
 800fa14:	d1e5      	bne.n	800f9e2 <UART_RxISR_8BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800fa16:	687b      	ldr	r3, [r7, #4]
 800fa18:	2220      	movs	r2, #32
 800fa1a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 800fa1e:	687b      	ldr	r3, [r7, #4]
 800fa20:	2200      	movs	r2, #0
 800fa22:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 800fa24:	687b      	ldr	r3, [r7, #4]
 800fa26:	2200      	movs	r2, #0
 800fa28:	671a      	str	r2, [r3, #112]	@ 0x70

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800fa2a:	687b      	ldr	r3, [r7, #4]
 800fa2c:	681b      	ldr	r3, [r3, #0]
 800fa2e:	4a33      	ldr	r2, [pc, #204]	@ (800fafc <UART_RxISR_8BIT+0x1b4>)
 800fa30:	4293      	cmp	r3, r2
 800fa32:	d01f      	beq.n	800fa74 <UART_RxISR_8BIT+0x12c>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800fa34:	687b      	ldr	r3, [r7, #4]
 800fa36:	681b      	ldr	r3, [r3, #0]
 800fa38:	685b      	ldr	r3, [r3, #4]
 800fa3a:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800fa3e:	2b00      	cmp	r3, #0
 800fa40:	d018      	beq.n	800fa74 <UART_RxISR_8BIT+0x12c>
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800fa42:	687b      	ldr	r3, [r7, #4]
 800fa44:	681b      	ldr	r3, [r3, #0]
 800fa46:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800fa48:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800fa4a:	e853 3f00 	ldrex	r3, [r3]
 800fa4e:	623b      	str	r3, [r7, #32]
   return(result);
 800fa50:	6a3b      	ldr	r3, [r7, #32]
 800fa52:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800fa56:	663b      	str	r3, [r7, #96]	@ 0x60
 800fa58:	687b      	ldr	r3, [r7, #4]
 800fa5a:	681b      	ldr	r3, [r3, #0]
 800fa5c:	461a      	mov	r2, r3
 800fa5e:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800fa60:	633b      	str	r3, [r7, #48]	@ 0x30
 800fa62:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800fa64:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800fa66:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800fa68:	e841 2300 	strex	r3, r2, [r1]
 800fa6c:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800fa6e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800fa70:	2b00      	cmp	r3, #0
 800fa72:	d1e6      	bne.n	800fa42 <UART_RxISR_8BIT+0xfa>
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800fa74:	687b      	ldr	r3, [r7, #4]
 800fa76:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800fa78:	2b01      	cmp	r3, #1
 800fa7a:	d12e      	bne.n	800fada <UART_RxISR_8BIT+0x192>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800fa7c:	687b      	ldr	r3, [r7, #4]
 800fa7e:	2200      	movs	r2, #0
 800fa80:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800fa82:	687b      	ldr	r3, [r7, #4]
 800fa84:	681b      	ldr	r3, [r3, #0]
 800fa86:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800fa88:	693b      	ldr	r3, [r7, #16]
 800fa8a:	e853 3f00 	ldrex	r3, [r3]
 800fa8e:	60fb      	str	r3, [r7, #12]
   return(result);
 800fa90:	68fb      	ldr	r3, [r7, #12]
 800fa92:	f023 0310 	bic.w	r3, r3, #16
 800fa96:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800fa98:	687b      	ldr	r3, [r7, #4]
 800fa9a:	681b      	ldr	r3, [r3, #0]
 800fa9c:	461a      	mov	r2, r3
 800fa9e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800faa0:	61fb      	str	r3, [r7, #28]
 800faa2:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800faa4:	69b9      	ldr	r1, [r7, #24]
 800faa6:	69fa      	ldr	r2, [r7, #28]
 800faa8:	e841 2300 	strex	r3, r2, [r1]
 800faac:	617b      	str	r3, [r7, #20]
   return(result);
 800faae:	697b      	ldr	r3, [r7, #20]
 800fab0:	2b00      	cmp	r3, #0
 800fab2:	d1e6      	bne.n	800fa82 <UART_RxISR_8BIT+0x13a>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 800fab4:	687b      	ldr	r3, [r7, #4]
 800fab6:	681b      	ldr	r3, [r3, #0]
 800fab8:	69db      	ldr	r3, [r3, #28]
 800faba:	f003 0310 	and.w	r3, r3, #16
 800fabe:	2b10      	cmp	r3, #16
 800fac0:	d103      	bne.n	800faca <UART_RxISR_8BIT+0x182>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800fac2:	687b      	ldr	r3, [r7, #4]
 800fac4:	681b      	ldr	r3, [r3, #0]
 800fac6:	2210      	movs	r2, #16
 800fac8:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800faca:	687b      	ldr	r3, [r7, #4]
 800facc:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800fad0:	4619      	mov	r1, r3
 800fad2:	6878      	ldr	r0, [r7, #4]
 800fad4:	f7fe fc9e 	bl	800e414 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800fad8:	e00b      	b.n	800faf2 <UART_RxISR_8BIT+0x1aa>
        HAL_UART_RxCpltCallback(huart);
 800fada:	6878      	ldr	r0, [r7, #4]
 800fadc:	f7f1 ffec 	bl	8001ab8 <HAL_UART_RxCpltCallback>
}
 800fae0:	e007      	b.n	800faf2 <UART_RxISR_8BIT+0x1aa>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800fae2:	687b      	ldr	r3, [r7, #4]
 800fae4:	681b      	ldr	r3, [r3, #0]
 800fae6:	699a      	ldr	r2, [r3, #24]
 800fae8:	687b      	ldr	r3, [r7, #4]
 800faea:	681b      	ldr	r3, [r3, #0]
 800faec:	f042 0208 	orr.w	r2, r2, #8
 800faf0:	619a      	str	r2, [r3, #24]
}
 800faf2:	bf00      	nop
 800faf4:	3770      	adds	r7, #112	@ 0x70
 800faf6:	46bd      	mov	sp, r7
 800faf8:	bd80      	pop	{r7, pc}
 800fafa:	bf00      	nop
 800fafc:	58000c00 	.word	0x58000c00

0800fb00 <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 800fb00:	b580      	push	{r7, lr}
 800fb02:	b09c      	sub	sp, #112	@ 0x70
 800fb04:	af00      	add	r7, sp, #0
 800fb06:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 800fb08:	687b      	ldr	r3, [r7, #4]
 800fb0a:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 800fb0e:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800fb12:	687b      	ldr	r3, [r7, #4]
 800fb14:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800fb18:	2b22      	cmp	r3, #34	@ 0x22
 800fb1a:	f040 80be 	bne.w	800fc9a <UART_RxISR_16BIT+0x19a>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800fb1e:	687b      	ldr	r3, [r7, #4]
 800fb20:	681b      	ldr	r3, [r3, #0]
 800fb22:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800fb24:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 800fb28:	687b      	ldr	r3, [r7, #4]
 800fb2a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800fb2c:	66bb      	str	r3, [r7, #104]	@ 0x68
    *tmp = (uint16_t)(uhdata & uhMask);
 800fb2e:	f8b7 206c 	ldrh.w	r2, [r7, #108]	@ 0x6c
 800fb32:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 800fb36:	4013      	ands	r3, r2
 800fb38:	b29a      	uxth	r2, r3
 800fb3a:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800fb3c:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 800fb3e:	687b      	ldr	r3, [r7, #4]
 800fb40:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800fb42:	1c9a      	adds	r2, r3, #2
 800fb44:	687b      	ldr	r3, [r7, #4]
 800fb46:	659a      	str	r2, [r3, #88]	@ 0x58
    huart->RxXferCount--;
 800fb48:	687b      	ldr	r3, [r7, #4]
 800fb4a:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800fb4e:	b29b      	uxth	r3, r3
 800fb50:	3b01      	subs	r3, #1
 800fb52:	b29a      	uxth	r2, r3
 800fb54:	687b      	ldr	r3, [r7, #4]
 800fb56:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    if (huart->RxXferCount == 0U)
 800fb5a:	687b      	ldr	r3, [r7, #4]
 800fb5c:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800fb60:	b29b      	uxth	r3, r3
 800fb62:	2b00      	cmp	r3, #0
 800fb64:	f040 80a1 	bne.w	800fcaa <UART_RxISR_16BIT+0x1aa>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800fb68:	687b      	ldr	r3, [r7, #4]
 800fb6a:	681b      	ldr	r3, [r3, #0]
 800fb6c:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800fb6e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800fb70:	e853 3f00 	ldrex	r3, [r3]
 800fb74:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 800fb76:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800fb78:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800fb7c:	667b      	str	r3, [r7, #100]	@ 0x64
 800fb7e:	687b      	ldr	r3, [r7, #4]
 800fb80:	681b      	ldr	r3, [r3, #0]
 800fb82:	461a      	mov	r2, r3
 800fb84:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800fb86:	657b      	str	r3, [r7, #84]	@ 0x54
 800fb88:	653a      	str	r2, [r7, #80]	@ 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800fb8a:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 800fb8c:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800fb8e:	e841 2300 	strex	r3, r2, [r1]
 800fb92:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 800fb94:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800fb96:	2b00      	cmp	r3, #0
 800fb98:	d1e6      	bne.n	800fb68 <UART_RxISR_16BIT+0x68>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800fb9a:	687b      	ldr	r3, [r7, #4]
 800fb9c:	681b      	ldr	r3, [r3, #0]
 800fb9e:	3308      	adds	r3, #8
 800fba0:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800fba2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800fba4:	e853 3f00 	ldrex	r3, [r3]
 800fba8:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800fbaa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800fbac:	f023 0301 	bic.w	r3, r3, #1
 800fbb0:	663b      	str	r3, [r7, #96]	@ 0x60
 800fbb2:	687b      	ldr	r3, [r7, #4]
 800fbb4:	681b      	ldr	r3, [r3, #0]
 800fbb6:	3308      	adds	r3, #8
 800fbb8:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 800fbba:	643a      	str	r2, [r7, #64]	@ 0x40
 800fbbc:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800fbbe:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800fbc0:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800fbc2:	e841 2300 	strex	r3, r2, [r1]
 800fbc6:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800fbc8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800fbca:	2b00      	cmp	r3, #0
 800fbcc:	d1e5      	bne.n	800fb9a <UART_RxISR_16BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800fbce:	687b      	ldr	r3, [r7, #4]
 800fbd0:	2220      	movs	r2, #32
 800fbd2:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 800fbd6:	687b      	ldr	r3, [r7, #4]
 800fbd8:	2200      	movs	r2, #0
 800fbda:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 800fbdc:	687b      	ldr	r3, [r7, #4]
 800fbde:	2200      	movs	r2, #0
 800fbe0:	671a      	str	r2, [r3, #112]	@ 0x70

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800fbe2:	687b      	ldr	r3, [r7, #4]
 800fbe4:	681b      	ldr	r3, [r3, #0]
 800fbe6:	4a33      	ldr	r2, [pc, #204]	@ (800fcb4 <UART_RxISR_16BIT+0x1b4>)
 800fbe8:	4293      	cmp	r3, r2
 800fbea:	d01f      	beq.n	800fc2c <UART_RxISR_16BIT+0x12c>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800fbec:	687b      	ldr	r3, [r7, #4]
 800fbee:	681b      	ldr	r3, [r3, #0]
 800fbf0:	685b      	ldr	r3, [r3, #4]
 800fbf2:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800fbf6:	2b00      	cmp	r3, #0
 800fbf8:	d018      	beq.n	800fc2c <UART_RxISR_16BIT+0x12c>
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800fbfa:	687b      	ldr	r3, [r7, #4]
 800fbfc:	681b      	ldr	r3, [r3, #0]
 800fbfe:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800fc00:	6a3b      	ldr	r3, [r7, #32]
 800fc02:	e853 3f00 	ldrex	r3, [r3]
 800fc06:	61fb      	str	r3, [r7, #28]
   return(result);
 800fc08:	69fb      	ldr	r3, [r7, #28]
 800fc0a:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800fc0e:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800fc10:	687b      	ldr	r3, [r7, #4]
 800fc12:	681b      	ldr	r3, [r3, #0]
 800fc14:	461a      	mov	r2, r3
 800fc16:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800fc18:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800fc1a:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800fc1c:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800fc1e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800fc20:	e841 2300 	strex	r3, r2, [r1]
 800fc24:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800fc26:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800fc28:	2b00      	cmp	r3, #0
 800fc2a:	d1e6      	bne.n	800fbfa <UART_RxISR_16BIT+0xfa>
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800fc2c:	687b      	ldr	r3, [r7, #4]
 800fc2e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800fc30:	2b01      	cmp	r3, #1
 800fc32:	d12e      	bne.n	800fc92 <UART_RxISR_16BIT+0x192>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800fc34:	687b      	ldr	r3, [r7, #4]
 800fc36:	2200      	movs	r2, #0
 800fc38:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800fc3a:	687b      	ldr	r3, [r7, #4]
 800fc3c:	681b      	ldr	r3, [r3, #0]
 800fc3e:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800fc40:	68fb      	ldr	r3, [r7, #12]
 800fc42:	e853 3f00 	ldrex	r3, [r3]
 800fc46:	60bb      	str	r3, [r7, #8]
   return(result);
 800fc48:	68bb      	ldr	r3, [r7, #8]
 800fc4a:	f023 0310 	bic.w	r3, r3, #16
 800fc4e:	65bb      	str	r3, [r7, #88]	@ 0x58
 800fc50:	687b      	ldr	r3, [r7, #4]
 800fc52:	681b      	ldr	r3, [r3, #0]
 800fc54:	461a      	mov	r2, r3
 800fc56:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800fc58:	61bb      	str	r3, [r7, #24]
 800fc5a:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800fc5c:	6979      	ldr	r1, [r7, #20]
 800fc5e:	69ba      	ldr	r2, [r7, #24]
 800fc60:	e841 2300 	strex	r3, r2, [r1]
 800fc64:	613b      	str	r3, [r7, #16]
   return(result);
 800fc66:	693b      	ldr	r3, [r7, #16]
 800fc68:	2b00      	cmp	r3, #0
 800fc6a:	d1e6      	bne.n	800fc3a <UART_RxISR_16BIT+0x13a>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 800fc6c:	687b      	ldr	r3, [r7, #4]
 800fc6e:	681b      	ldr	r3, [r3, #0]
 800fc70:	69db      	ldr	r3, [r3, #28]
 800fc72:	f003 0310 	and.w	r3, r3, #16
 800fc76:	2b10      	cmp	r3, #16
 800fc78:	d103      	bne.n	800fc82 <UART_RxISR_16BIT+0x182>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800fc7a:	687b      	ldr	r3, [r7, #4]
 800fc7c:	681b      	ldr	r3, [r3, #0]
 800fc7e:	2210      	movs	r2, #16
 800fc80:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800fc82:	687b      	ldr	r3, [r7, #4]
 800fc84:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800fc88:	4619      	mov	r1, r3
 800fc8a:	6878      	ldr	r0, [r7, #4]
 800fc8c:	f7fe fbc2 	bl	800e414 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800fc90:	e00b      	b.n	800fcaa <UART_RxISR_16BIT+0x1aa>
        HAL_UART_RxCpltCallback(huart);
 800fc92:	6878      	ldr	r0, [r7, #4]
 800fc94:	f7f1 ff10 	bl	8001ab8 <HAL_UART_RxCpltCallback>
}
 800fc98:	e007      	b.n	800fcaa <UART_RxISR_16BIT+0x1aa>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800fc9a:	687b      	ldr	r3, [r7, #4]
 800fc9c:	681b      	ldr	r3, [r3, #0]
 800fc9e:	699a      	ldr	r2, [r3, #24]
 800fca0:	687b      	ldr	r3, [r7, #4]
 800fca2:	681b      	ldr	r3, [r3, #0]
 800fca4:	f042 0208 	orr.w	r2, r2, #8
 800fca8:	619a      	str	r2, [r3, #24]
}
 800fcaa:	bf00      	nop
 800fcac:	3770      	adds	r7, #112	@ 0x70
 800fcae:	46bd      	mov	sp, r7
 800fcb0:	bd80      	pop	{r7, pc}
 800fcb2:	bf00      	nop
 800fcb4:	58000c00 	.word	0x58000c00

0800fcb8 <UART_RxISR_8BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 800fcb8:	b580      	push	{r7, lr}
 800fcba:	b0ac      	sub	sp, #176	@ 0xb0
 800fcbc:	af00      	add	r7, sp, #0
 800fcbe:	6078      	str	r0, [r7, #4]
  uint16_t  uhMask = huart->Mask;
 800fcc0:	687b      	ldr	r3, [r7, #4]
 800fcc2:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 800fcc6:	f8a7 30aa 	strh.w	r3, [r7, #170]	@ 0xaa
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 800fcca:	687b      	ldr	r3, [r7, #4]
 800fccc:	681b      	ldr	r3, [r3, #0]
 800fcce:	69db      	ldr	r3, [r3, #28]
 800fcd0:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 800fcd4:	687b      	ldr	r3, [r7, #4]
 800fcd6:	681b      	ldr	r3, [r3, #0]
 800fcd8:	681b      	ldr	r3, [r3, #0]
 800fcda:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 800fcde:	687b      	ldr	r3, [r7, #4]
 800fce0:	681b      	ldr	r3, [r3, #0]
 800fce2:	689b      	ldr	r3, [r3, #8]
 800fce4:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800fce8:	687b      	ldr	r3, [r7, #4]
 800fcea:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800fcee:	2b22      	cmp	r3, #34	@ 0x22
 800fcf0:	f040 8180 	bne.w	800fff4 <UART_RxISR_8BIT_FIFOEN+0x33c>
  {
    nb_rx_data = huart->NbRxDataToProcess;
 800fcf4:	687b      	ldr	r3, [r7, #4]
 800fcf6:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 800fcfa:	f8a7 309e 	strh.w	r3, [r7, #158]	@ 0x9e
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 800fcfe:	e123      	b.n	800ff48 <UART_RxISR_8BIT_FIFOEN+0x290>
    {
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800fd00:	687b      	ldr	r3, [r7, #4]
 800fd02:	681b      	ldr	r3, [r3, #0]
 800fd04:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800fd06:	f8a7 309c 	strh.w	r3, [r7, #156]	@ 0x9c
      *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 800fd0a:	f8b7 309c 	ldrh.w	r3, [r7, #156]	@ 0x9c
 800fd0e:	b2d9      	uxtb	r1, r3
 800fd10:	f8b7 30aa 	ldrh.w	r3, [r7, #170]	@ 0xaa
 800fd14:	b2da      	uxtb	r2, r3
 800fd16:	687b      	ldr	r3, [r7, #4]
 800fd18:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800fd1a:	400a      	ands	r2, r1
 800fd1c:	b2d2      	uxtb	r2, r2
 800fd1e:	701a      	strb	r2, [r3, #0]
      huart->pRxBuffPtr++;
 800fd20:	687b      	ldr	r3, [r7, #4]
 800fd22:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800fd24:	1c5a      	adds	r2, r3, #1
 800fd26:	687b      	ldr	r3, [r7, #4]
 800fd28:	659a      	str	r2, [r3, #88]	@ 0x58
      huart->RxXferCount--;
 800fd2a:	687b      	ldr	r3, [r7, #4]
 800fd2c:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800fd30:	b29b      	uxth	r3, r3
 800fd32:	3b01      	subs	r3, #1
 800fd34:	b29a      	uxth	r2, r3
 800fd36:	687b      	ldr	r3, [r7, #4]
 800fd38:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
      isrflags = READ_REG(huart->Instance->ISR);
 800fd3c:	687b      	ldr	r3, [r7, #4]
 800fd3e:	681b      	ldr	r3, [r3, #0]
 800fd40:	69db      	ldr	r3, [r3, #28]
 800fd42:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac

      /* If some non blocking errors occurred */
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 800fd46:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800fd4a:	f003 0307 	and.w	r3, r3, #7
 800fd4e:	2b00      	cmp	r3, #0
 800fd50:	d053      	beq.n	800fdfa <UART_RxISR_8BIT_FIFOEN+0x142>
      {
        /* UART parity error interrupt occurred -------------------------------------*/
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800fd52:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800fd56:	f003 0301 	and.w	r3, r3, #1
 800fd5a:	2b00      	cmp	r3, #0
 800fd5c:	d011      	beq.n	800fd82 <UART_RxISR_8BIT_FIFOEN+0xca>
 800fd5e:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800fd62:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800fd66:	2b00      	cmp	r3, #0
 800fd68:	d00b      	beq.n	800fd82 <UART_RxISR_8BIT_FIFOEN+0xca>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800fd6a:	687b      	ldr	r3, [r7, #4]
 800fd6c:	681b      	ldr	r3, [r3, #0]
 800fd6e:	2201      	movs	r2, #1
 800fd70:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_PE;
 800fd72:	687b      	ldr	r3, [r7, #4]
 800fd74:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800fd78:	f043 0201 	orr.w	r2, r3, #1
 800fd7c:	687b      	ldr	r3, [r7, #4]
 800fd7e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART frame error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800fd82:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800fd86:	f003 0302 	and.w	r3, r3, #2
 800fd8a:	2b00      	cmp	r3, #0
 800fd8c:	d011      	beq.n	800fdb2 <UART_RxISR_8BIT_FIFOEN+0xfa>
 800fd8e:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800fd92:	f003 0301 	and.w	r3, r3, #1
 800fd96:	2b00      	cmp	r3, #0
 800fd98:	d00b      	beq.n	800fdb2 <UART_RxISR_8BIT_FIFOEN+0xfa>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800fd9a:	687b      	ldr	r3, [r7, #4]
 800fd9c:	681b      	ldr	r3, [r3, #0]
 800fd9e:	2202      	movs	r2, #2
 800fda0:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_FE;
 800fda2:	687b      	ldr	r3, [r7, #4]
 800fda4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800fda8:	f043 0204 	orr.w	r2, r3, #4
 800fdac:	687b      	ldr	r3, [r7, #4]
 800fdae:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART noise error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800fdb2:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800fdb6:	f003 0304 	and.w	r3, r3, #4
 800fdba:	2b00      	cmp	r3, #0
 800fdbc:	d011      	beq.n	800fde2 <UART_RxISR_8BIT_FIFOEN+0x12a>
 800fdbe:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800fdc2:	f003 0301 	and.w	r3, r3, #1
 800fdc6:	2b00      	cmp	r3, #0
 800fdc8:	d00b      	beq.n	800fde2 <UART_RxISR_8BIT_FIFOEN+0x12a>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800fdca:	687b      	ldr	r3, [r7, #4]
 800fdcc:	681b      	ldr	r3, [r3, #0]
 800fdce:	2204      	movs	r2, #4
 800fdd0:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_NE;
 800fdd2:	687b      	ldr	r3, [r7, #4]
 800fdd4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800fdd8:	f043 0202 	orr.w	r2, r3, #2
 800fddc:	687b      	ldr	r3, [r7, #4]
 800fdde:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* Call UART Error Call back function if need be ----------------------------*/
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800fde2:	687b      	ldr	r3, [r7, #4]
 800fde4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800fde8:	2b00      	cmp	r3, #0
 800fdea:	d006      	beq.n	800fdfa <UART_RxISR_8BIT_FIFOEN+0x142>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800fdec:	6878      	ldr	r0, [r7, #4]
 800fdee:	f7fe fb07 	bl	800e400 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 800fdf2:	687b      	ldr	r3, [r7, #4]
 800fdf4:	2200      	movs	r2, #0
 800fdf6:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }
      }

      if (huart->RxXferCount == 0U)
 800fdfa:	687b      	ldr	r3, [r7, #4]
 800fdfc:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800fe00:	b29b      	uxth	r3, r3
 800fe02:	2b00      	cmp	r3, #0
 800fe04:	f040 80a0 	bne.w	800ff48 <UART_RxISR_8BIT_FIFOEN+0x290>
      {
        /* Disable the UART Parity Error Interrupt and RXFT interrupt*/
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800fe08:	687b      	ldr	r3, [r7, #4]
 800fe0a:	681b      	ldr	r3, [r3, #0]
 800fe0c:	673b      	str	r3, [r7, #112]	@ 0x70
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800fe0e:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800fe10:	e853 3f00 	ldrex	r3, [r3]
 800fe14:	66fb      	str	r3, [r7, #108]	@ 0x6c
   return(result);
 800fe16:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800fe18:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800fe1c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800fe20:	687b      	ldr	r3, [r7, #4]
 800fe22:	681b      	ldr	r3, [r3, #0]
 800fe24:	461a      	mov	r2, r3
 800fe26:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800fe2a:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800fe2c:	67ba      	str	r2, [r7, #120]	@ 0x78
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800fe2e:	6fb9      	ldr	r1, [r7, #120]	@ 0x78
 800fe30:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 800fe32:	e841 2300 	strex	r3, r2, [r1]
 800fe36:	677b      	str	r3, [r7, #116]	@ 0x74
   return(result);
 800fe38:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800fe3a:	2b00      	cmp	r3, #0
 800fe3c:	d1e4      	bne.n	800fe08 <UART_RxISR_8BIT_FIFOEN+0x150>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error)
           and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800fe3e:	687b      	ldr	r3, [r7, #4]
 800fe40:	681b      	ldr	r3, [r3, #0]
 800fe42:	3308      	adds	r3, #8
 800fe44:	65fb      	str	r3, [r7, #92]	@ 0x5c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800fe46:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800fe48:	e853 3f00 	ldrex	r3, [r3]
 800fe4c:	65bb      	str	r3, [r7, #88]	@ 0x58
   return(result);
 800fe4e:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800fe50:	4b6e      	ldr	r3, [pc, #440]	@ (801000c <UART_RxISR_8BIT_FIFOEN+0x354>)
 800fe52:	4013      	ands	r3, r2
 800fe54:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800fe58:	687b      	ldr	r3, [r7, #4]
 800fe5a:	681b      	ldr	r3, [r3, #0]
 800fe5c:	3308      	adds	r3, #8
 800fe5e:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 800fe62:	66ba      	str	r2, [r7, #104]	@ 0x68
 800fe64:	667b      	str	r3, [r7, #100]	@ 0x64
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800fe66:	6e79      	ldr	r1, [r7, #100]	@ 0x64
 800fe68:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 800fe6a:	e841 2300 	strex	r3, r2, [r1]
 800fe6e:	663b      	str	r3, [r7, #96]	@ 0x60
   return(result);
 800fe70:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800fe72:	2b00      	cmp	r3, #0
 800fe74:	d1e3      	bne.n	800fe3e <UART_RxISR_8BIT_FIFOEN+0x186>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800fe76:	687b      	ldr	r3, [r7, #4]
 800fe78:	2220      	movs	r2, #32
 800fe7a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 800fe7e:	687b      	ldr	r3, [r7, #4]
 800fe80:	2200      	movs	r2, #0
 800fe82:	675a      	str	r2, [r3, #116]	@ 0x74

        /* Initialize type of RxEvent to Transfer Complete */
        huart->RxEventType = HAL_UART_RXEVENT_TC;
 800fe84:	687b      	ldr	r3, [r7, #4]
 800fe86:	2200      	movs	r2, #0
 800fe88:	671a      	str	r2, [r3, #112]	@ 0x70

        if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800fe8a:	687b      	ldr	r3, [r7, #4]
 800fe8c:	681b      	ldr	r3, [r3, #0]
 800fe8e:	4a60      	ldr	r2, [pc, #384]	@ (8010010 <UART_RxISR_8BIT_FIFOEN+0x358>)
 800fe90:	4293      	cmp	r3, r2
 800fe92:	d021      	beq.n	800fed8 <UART_RxISR_8BIT_FIFOEN+0x220>
        {
          /* Check that USART RTOEN bit is set */
          if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800fe94:	687b      	ldr	r3, [r7, #4]
 800fe96:	681b      	ldr	r3, [r3, #0]
 800fe98:	685b      	ldr	r3, [r3, #4]
 800fe9a:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800fe9e:	2b00      	cmp	r3, #0
 800fea0:	d01a      	beq.n	800fed8 <UART_RxISR_8BIT_FIFOEN+0x220>
          {
            /* Enable the UART Receiver Timeout Interrupt */
            ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800fea2:	687b      	ldr	r3, [r7, #4]
 800fea4:	681b      	ldr	r3, [r3, #0]
 800fea6:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800fea8:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800feaa:	e853 3f00 	ldrex	r3, [r3]
 800feae:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 800feb0:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800feb2:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800feb6:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800feba:	687b      	ldr	r3, [r7, #4]
 800febc:	681b      	ldr	r3, [r3, #0]
 800febe:	461a      	mov	r2, r3
 800fec0:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800fec4:	657b      	str	r3, [r7, #84]	@ 0x54
 800fec6:	653a      	str	r2, [r7, #80]	@ 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800fec8:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 800feca:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800fecc:	e841 2300 	strex	r3, r2, [r1]
 800fed0:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 800fed2:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800fed4:	2b00      	cmp	r3, #0
 800fed6:	d1e4      	bne.n	800fea2 <UART_RxISR_8BIT_FIFOEN+0x1ea>
          }
        }

        /* Check current reception Mode :
           If Reception till IDLE event has been selected : */
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800fed8:	687b      	ldr	r3, [r7, #4]
 800feda:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800fedc:	2b01      	cmp	r3, #1
 800fede:	d130      	bne.n	800ff42 <UART_RxISR_8BIT_FIFOEN+0x28a>
        {
          /* Set reception type to Standard */
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800fee0:	687b      	ldr	r3, [r7, #4]
 800fee2:	2200      	movs	r2, #0
 800fee4:	66da      	str	r2, [r3, #108]	@ 0x6c

          /* Disable IDLE interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800fee6:	687b      	ldr	r3, [r7, #4]
 800fee8:	681b      	ldr	r3, [r3, #0]
 800feea:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800feec:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800feee:	e853 3f00 	ldrex	r3, [r3]
 800fef2:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800fef4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800fef6:	f023 0310 	bic.w	r3, r3, #16
 800fefa:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 800fefe:	687b      	ldr	r3, [r7, #4]
 800ff00:	681b      	ldr	r3, [r3, #0]
 800ff02:	461a      	mov	r2, r3
 800ff04:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800ff08:	643b      	str	r3, [r7, #64]	@ 0x40
 800ff0a:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ff0c:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800ff0e:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800ff10:	e841 2300 	strex	r3, r2, [r1]
 800ff14:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800ff16:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ff18:	2b00      	cmp	r3, #0
 800ff1a:	d1e4      	bne.n	800fee6 <UART_RxISR_8BIT_FIFOEN+0x22e>

          if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 800ff1c:	687b      	ldr	r3, [r7, #4]
 800ff1e:	681b      	ldr	r3, [r3, #0]
 800ff20:	69db      	ldr	r3, [r3, #28]
 800ff22:	f003 0310 	and.w	r3, r3, #16
 800ff26:	2b10      	cmp	r3, #16
 800ff28:	d103      	bne.n	800ff32 <UART_RxISR_8BIT_FIFOEN+0x27a>
          {
            /* Clear IDLE Flag */
            __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800ff2a:	687b      	ldr	r3, [r7, #4]
 800ff2c:	681b      	ldr	r3, [r3, #0]
 800ff2e:	2210      	movs	r2, #16
 800ff30:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx Event callback*/
          huart->RxEventCallback(huart, huart->RxXferSize);
#else
          /*Call legacy weak Rx Event callback*/
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800ff32:	687b      	ldr	r3, [r7, #4]
 800ff34:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800ff38:	4619      	mov	r1, r3
 800ff3a:	6878      	ldr	r0, [r7, #4]
 800ff3c:	f7fe fa6a 	bl	800e414 <HAL_UARTEx_RxEventCallback>
 800ff40:	e002      	b.n	800ff48 <UART_RxISR_8BIT_FIFOEN+0x290>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx complete callback*/
          huart->RxCpltCallback(huart);
#else
          /*Call legacy weak Rx complete callback*/
          HAL_UART_RxCpltCallback(huart);
 800ff42:	6878      	ldr	r0, [r7, #4]
 800ff44:	f7f1 fdb8 	bl	8001ab8 <HAL_UART_RxCpltCallback>
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 800ff48:	f8b7 309e 	ldrh.w	r3, [r7, #158]	@ 0x9e
 800ff4c:	2b00      	cmp	r3, #0
 800ff4e:	d006      	beq.n	800ff5e <UART_RxISR_8BIT_FIFOEN+0x2a6>
 800ff50:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800ff54:	f003 0320 	and.w	r3, r3, #32
 800ff58:	2b00      	cmp	r3, #0
 800ff5a:	f47f aed1 	bne.w	800fd00 <UART_RxISR_8BIT_FIFOEN+0x48>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 800ff5e:	687b      	ldr	r3, [r7, #4]
 800ff60:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800ff64:	f8a7 308a 	strh.w	r3, [r7, #138]	@ 0x8a
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 800ff68:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 800ff6c:	2b00      	cmp	r3, #0
 800ff6e:	d049      	beq.n	8010004 <UART_RxISR_8BIT_FIFOEN+0x34c>
 800ff70:	687b      	ldr	r3, [r7, #4]
 800ff72:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 800ff76:	f8b7 208a 	ldrh.w	r2, [r7, #138]	@ 0x8a
 800ff7a:	429a      	cmp	r2, r3
 800ff7c:	d242      	bcs.n	8010004 <UART_RxISR_8BIT_FIFOEN+0x34c>
    {
      /* Disable the UART RXFT interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 800ff7e:	687b      	ldr	r3, [r7, #4]
 800ff80:	681b      	ldr	r3, [r3, #0]
 800ff82:	3308      	adds	r3, #8
 800ff84:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ff86:	6a3b      	ldr	r3, [r7, #32]
 800ff88:	e853 3f00 	ldrex	r3, [r3]
 800ff8c:	61fb      	str	r3, [r7, #28]
   return(result);
 800ff8e:	69fb      	ldr	r3, [r7, #28]
 800ff90:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800ff94:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800ff98:	687b      	ldr	r3, [r7, #4]
 800ff9a:	681b      	ldr	r3, [r3, #0]
 800ff9c:	3308      	adds	r3, #8
 800ff9e:	f8d7 2084 	ldr.w	r2, [r7, #132]	@ 0x84
 800ffa2:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800ffa4:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ffa6:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800ffa8:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800ffaa:	e841 2300 	strex	r3, r2, [r1]
 800ffae:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800ffb0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ffb2:	2b00      	cmp	r3, #0
 800ffb4:	d1e3      	bne.n	800ff7e <UART_RxISR_8BIT_FIFOEN+0x2c6>

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_8BIT;
 800ffb6:	687b      	ldr	r3, [r7, #4]
 800ffb8:	4a16      	ldr	r2, [pc, #88]	@ (8010014 <UART_RxISR_8BIT_FIFOEN+0x35c>)
 800ffba:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Enable the UART Data Register Not Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 800ffbc:	687b      	ldr	r3, [r7, #4]
 800ffbe:	681b      	ldr	r3, [r3, #0]
 800ffc0:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ffc2:	68fb      	ldr	r3, [r7, #12]
 800ffc4:	e853 3f00 	ldrex	r3, [r3]
 800ffc8:	60bb      	str	r3, [r7, #8]
   return(result);
 800ffca:	68bb      	ldr	r3, [r7, #8]
 800ffcc:	f043 0320 	orr.w	r3, r3, #32
 800ffd0:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800ffd4:	687b      	ldr	r3, [r7, #4]
 800ffd6:	681b      	ldr	r3, [r3, #0]
 800ffd8:	461a      	mov	r2, r3
 800ffda:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800ffde:	61bb      	str	r3, [r7, #24]
 800ffe0:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ffe2:	6979      	ldr	r1, [r7, #20]
 800ffe4:	69ba      	ldr	r2, [r7, #24]
 800ffe6:	e841 2300 	strex	r3, r2, [r1]
 800ffea:	613b      	str	r3, [r7, #16]
   return(result);
 800ffec:	693b      	ldr	r3, [r7, #16]
 800ffee:	2b00      	cmp	r3, #0
 800fff0:	d1e4      	bne.n	800ffbc <UART_RxISR_8BIT_FIFOEN+0x304>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800fff2:	e007      	b.n	8010004 <UART_RxISR_8BIT_FIFOEN+0x34c>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800fff4:	687b      	ldr	r3, [r7, #4]
 800fff6:	681b      	ldr	r3, [r3, #0]
 800fff8:	699a      	ldr	r2, [r3, #24]
 800fffa:	687b      	ldr	r3, [r7, #4]
 800fffc:	681b      	ldr	r3, [r3, #0]
 800fffe:	f042 0208 	orr.w	r2, r2, #8
 8010002:	619a      	str	r2, [r3, #24]
}
 8010004:	bf00      	nop
 8010006:	37b0      	adds	r7, #176	@ 0xb0
 8010008:	46bd      	mov	sp, r7
 801000a:	bd80      	pop	{r7, pc}
 801000c:	effffffe 	.word	0xeffffffe
 8010010:	58000c00 	.word	0x58000c00
 8010014:	0800f949 	.word	0x0800f949

08010018 <UART_RxISR_16BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 8010018:	b580      	push	{r7, lr}
 801001a:	b0ae      	sub	sp, #184	@ 0xb8
 801001c:	af00      	add	r7, sp, #0
 801001e:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t  uhMask = huart->Mask;
 8010020:	687b      	ldr	r3, [r7, #4]
 8010022:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 8010026:	f8a7 30b2 	strh.w	r3, [r7, #178]	@ 0xb2
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 801002a:	687b      	ldr	r3, [r7, #4]
 801002c:	681b      	ldr	r3, [r3, #0]
 801002e:	69db      	ldr	r3, [r3, #28]
 8010030:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 8010034:	687b      	ldr	r3, [r7, #4]
 8010036:	681b      	ldr	r3, [r3, #0]
 8010038:	681b      	ldr	r3, [r3, #0]
 801003a:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 801003e:	687b      	ldr	r3, [r7, #4]
 8010040:	681b      	ldr	r3, [r3, #0]
 8010042:	689b      	ldr	r3, [r3, #8]
 8010044:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8010048:	687b      	ldr	r3, [r7, #4]
 801004a:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 801004e:	2b22      	cmp	r3, #34	@ 0x22
 8010050:	f040 8184 	bne.w	801035c <UART_RxISR_16BIT_FIFOEN+0x344>
  {
    nb_rx_data = huart->NbRxDataToProcess;
 8010054:	687b      	ldr	r3, [r7, #4]
 8010056:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 801005a:	f8a7 30a6 	strh.w	r3, [r7, #166]	@ 0xa6
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 801005e:	e127      	b.n	80102b0 <UART_RxISR_16BIT_FIFOEN+0x298>
    {
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8010060:	687b      	ldr	r3, [r7, #4]
 8010062:	681b      	ldr	r3, [r3, #0]
 8010064:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8010066:	f8a7 30a4 	strh.w	r3, [r7, #164]	@ 0xa4
      tmp = (uint16_t *) huart->pRxBuffPtr ;
 801006a:	687b      	ldr	r3, [r7, #4]
 801006c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 801006e:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
      *tmp = (uint16_t)(uhdata & uhMask);
 8010072:	f8b7 20a4 	ldrh.w	r2, [r7, #164]	@ 0xa4
 8010076:	f8b7 30b2 	ldrh.w	r3, [r7, #178]	@ 0xb2
 801007a:	4013      	ands	r3, r2
 801007c:	b29a      	uxth	r2, r3
 801007e:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8010082:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8010084:	687b      	ldr	r3, [r7, #4]
 8010086:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8010088:	1c9a      	adds	r2, r3, #2
 801008a:	687b      	ldr	r3, [r7, #4]
 801008c:	659a      	str	r2, [r3, #88]	@ 0x58
      huart->RxXferCount--;
 801008e:	687b      	ldr	r3, [r7, #4]
 8010090:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8010094:	b29b      	uxth	r3, r3
 8010096:	3b01      	subs	r3, #1
 8010098:	b29a      	uxth	r2, r3
 801009a:	687b      	ldr	r3, [r7, #4]
 801009c:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
      isrflags = READ_REG(huart->Instance->ISR);
 80100a0:	687b      	ldr	r3, [r7, #4]
 80100a2:	681b      	ldr	r3, [r3, #0]
 80100a4:	69db      	ldr	r3, [r3, #28]
 80100a6:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4

      /* If some non blocking errors occurred */
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 80100aa:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 80100ae:	f003 0307 	and.w	r3, r3, #7
 80100b2:	2b00      	cmp	r3, #0
 80100b4:	d053      	beq.n	801015e <UART_RxISR_16BIT_FIFOEN+0x146>
      {
        /* UART parity error interrupt occurred -------------------------------------*/
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 80100b6:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 80100ba:	f003 0301 	and.w	r3, r3, #1
 80100be:	2b00      	cmp	r3, #0
 80100c0:	d011      	beq.n	80100e6 <UART_RxISR_16BIT_FIFOEN+0xce>
 80100c2:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80100c6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80100ca:	2b00      	cmp	r3, #0
 80100cc:	d00b      	beq.n	80100e6 <UART_RxISR_16BIT_FIFOEN+0xce>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 80100ce:	687b      	ldr	r3, [r7, #4]
 80100d0:	681b      	ldr	r3, [r3, #0]
 80100d2:	2201      	movs	r2, #1
 80100d4:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_PE;
 80100d6:	687b      	ldr	r3, [r7, #4]
 80100d8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80100dc:	f043 0201 	orr.w	r2, r3, #1
 80100e0:	687b      	ldr	r3, [r7, #4]
 80100e2:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART frame error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80100e6:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 80100ea:	f003 0302 	and.w	r3, r3, #2
 80100ee:	2b00      	cmp	r3, #0
 80100f0:	d011      	beq.n	8010116 <UART_RxISR_16BIT_FIFOEN+0xfe>
 80100f2:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 80100f6:	f003 0301 	and.w	r3, r3, #1
 80100fa:	2b00      	cmp	r3, #0
 80100fc:	d00b      	beq.n	8010116 <UART_RxISR_16BIT_FIFOEN+0xfe>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 80100fe:	687b      	ldr	r3, [r7, #4]
 8010100:	681b      	ldr	r3, [r3, #0]
 8010102:	2202      	movs	r2, #2
 8010104:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_FE;
 8010106:	687b      	ldr	r3, [r7, #4]
 8010108:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 801010c:	f043 0204 	orr.w	r2, r3, #4
 8010110:	687b      	ldr	r3, [r7, #4]
 8010112:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART noise error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8010116:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 801011a:	f003 0304 	and.w	r3, r3, #4
 801011e:	2b00      	cmp	r3, #0
 8010120:	d011      	beq.n	8010146 <UART_RxISR_16BIT_FIFOEN+0x12e>
 8010122:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8010126:	f003 0301 	and.w	r3, r3, #1
 801012a:	2b00      	cmp	r3, #0
 801012c:	d00b      	beq.n	8010146 <UART_RxISR_16BIT_FIFOEN+0x12e>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 801012e:	687b      	ldr	r3, [r7, #4]
 8010130:	681b      	ldr	r3, [r3, #0]
 8010132:	2204      	movs	r2, #4
 8010134:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_NE;
 8010136:	687b      	ldr	r3, [r7, #4]
 8010138:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 801013c:	f043 0202 	orr.w	r2, r3, #2
 8010140:	687b      	ldr	r3, [r7, #4]
 8010142:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* Call UART Error Call back function if need be ----------------------------*/
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8010146:	687b      	ldr	r3, [r7, #4]
 8010148:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 801014c:	2b00      	cmp	r3, #0
 801014e:	d006      	beq.n	801015e <UART_RxISR_16BIT_FIFOEN+0x146>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8010150:	6878      	ldr	r0, [r7, #4]
 8010152:	f7fe f955 	bl	800e400 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 8010156:	687b      	ldr	r3, [r7, #4]
 8010158:	2200      	movs	r2, #0
 801015a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }
      }

      if (huart->RxXferCount == 0U)
 801015e:	687b      	ldr	r3, [r7, #4]
 8010160:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8010164:	b29b      	uxth	r3, r3
 8010166:	2b00      	cmp	r3, #0
 8010168:	f040 80a2 	bne.w	80102b0 <UART_RxISR_16BIT_FIFOEN+0x298>
      {
        /* Disable the UART Parity Error Interrupt and RXFT interrupt*/
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 801016c:	687b      	ldr	r3, [r7, #4]
 801016e:	681b      	ldr	r3, [r3, #0]
 8010170:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8010172:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8010174:	e853 3f00 	ldrex	r3, [r3]
 8010178:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 801017a:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 801017c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8010180:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8010184:	687b      	ldr	r3, [r7, #4]
 8010186:	681b      	ldr	r3, [r3, #0]
 8010188:	461a      	mov	r2, r3
 801018a:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 801018e:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8010192:	67fa      	str	r2, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8010194:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8010196:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 801019a:	e841 2300 	strex	r3, r2, [r1]
 801019e:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 80101a0:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80101a2:	2b00      	cmp	r3, #0
 80101a4:	d1e2      	bne.n	801016c <UART_RxISR_16BIT_FIFOEN+0x154>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error)
           and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 80101a6:	687b      	ldr	r3, [r7, #4]
 80101a8:	681b      	ldr	r3, [r3, #0]
 80101aa:	3308      	adds	r3, #8
 80101ac:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80101ae:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80101b0:	e853 3f00 	ldrex	r3, [r3]
 80101b4:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 80101b6:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 80101b8:	4b6e      	ldr	r3, [pc, #440]	@ (8010374 <UART_RxISR_16BIT_FIFOEN+0x35c>)
 80101ba:	4013      	ands	r3, r2
 80101bc:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 80101c0:	687b      	ldr	r3, [r7, #4]
 80101c2:	681b      	ldr	r3, [r3, #0]
 80101c4:	3308      	adds	r3, #8
 80101c6:	f8d7 2098 	ldr.w	r2, [r7, #152]	@ 0x98
 80101ca:	66fa      	str	r2, [r7, #108]	@ 0x6c
 80101cc:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80101ce:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 80101d0:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 80101d2:	e841 2300 	strex	r3, r2, [r1]
 80101d6:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 80101d8:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80101da:	2b00      	cmp	r3, #0
 80101dc:	d1e3      	bne.n	80101a6 <UART_RxISR_16BIT_FIFOEN+0x18e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80101de:	687b      	ldr	r3, [r7, #4]
 80101e0:	2220      	movs	r2, #32
 80101e2:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 80101e6:	687b      	ldr	r3, [r7, #4]
 80101e8:	2200      	movs	r2, #0
 80101ea:	675a      	str	r2, [r3, #116]	@ 0x74

        /* Initialize type of RxEvent to Transfer Complete */
        huart->RxEventType = HAL_UART_RXEVENT_TC;
 80101ec:	687b      	ldr	r3, [r7, #4]
 80101ee:	2200      	movs	r2, #0
 80101f0:	671a      	str	r2, [r3, #112]	@ 0x70

        if (!(IS_LPUART_INSTANCE(huart->Instance)))
 80101f2:	687b      	ldr	r3, [r7, #4]
 80101f4:	681b      	ldr	r3, [r3, #0]
 80101f6:	4a60      	ldr	r2, [pc, #384]	@ (8010378 <UART_RxISR_16BIT_FIFOEN+0x360>)
 80101f8:	4293      	cmp	r3, r2
 80101fa:	d021      	beq.n	8010240 <UART_RxISR_16BIT_FIFOEN+0x228>
        {
          /* Check that USART RTOEN bit is set */
          if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 80101fc:	687b      	ldr	r3, [r7, #4]
 80101fe:	681b      	ldr	r3, [r3, #0]
 8010200:	685b      	ldr	r3, [r3, #4]
 8010202:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8010206:	2b00      	cmp	r3, #0
 8010208:	d01a      	beq.n	8010240 <UART_RxISR_16BIT_FIFOEN+0x228>
          {
            /* Enable the UART Receiver Timeout Interrupt */
            ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 801020a:	687b      	ldr	r3, [r7, #4]
 801020c:	681b      	ldr	r3, [r3, #0]
 801020e:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8010210:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8010212:	e853 3f00 	ldrex	r3, [r3]
 8010216:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8010218:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 801021a:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 801021e:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8010222:	687b      	ldr	r3, [r7, #4]
 8010224:	681b      	ldr	r3, [r3, #0]
 8010226:	461a      	mov	r2, r3
 8010228:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 801022c:	65bb      	str	r3, [r7, #88]	@ 0x58
 801022e:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8010230:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8010232:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8010234:	e841 2300 	strex	r3, r2, [r1]
 8010238:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 801023a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 801023c:	2b00      	cmp	r3, #0
 801023e:	d1e4      	bne.n	801020a <UART_RxISR_16BIT_FIFOEN+0x1f2>
          }
        }

        /* Check current reception Mode :
           If Reception till IDLE event has been selected : */
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8010240:	687b      	ldr	r3, [r7, #4]
 8010242:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8010244:	2b01      	cmp	r3, #1
 8010246:	d130      	bne.n	80102aa <UART_RxISR_16BIT_FIFOEN+0x292>
        {
          /* Set reception type to Standard */
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8010248:	687b      	ldr	r3, [r7, #4]
 801024a:	2200      	movs	r2, #0
 801024c:	66da      	str	r2, [r3, #108]	@ 0x6c

          /* Disable IDLE interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 801024e:	687b      	ldr	r3, [r7, #4]
 8010250:	681b      	ldr	r3, [r3, #0]
 8010252:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8010254:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010256:	e853 3f00 	ldrex	r3, [r3]
 801025a:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 801025c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801025e:	f023 0310 	bic.w	r3, r3, #16
 8010262:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8010266:	687b      	ldr	r3, [r7, #4]
 8010268:	681b      	ldr	r3, [r3, #0]
 801026a:	461a      	mov	r2, r3
 801026c:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8010270:	647b      	str	r3, [r7, #68]	@ 0x44
 8010272:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8010274:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8010276:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8010278:	e841 2300 	strex	r3, r2, [r1]
 801027c:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 801027e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8010280:	2b00      	cmp	r3, #0
 8010282:	d1e4      	bne.n	801024e <UART_RxISR_16BIT_FIFOEN+0x236>

          if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8010284:	687b      	ldr	r3, [r7, #4]
 8010286:	681b      	ldr	r3, [r3, #0]
 8010288:	69db      	ldr	r3, [r3, #28]
 801028a:	f003 0310 	and.w	r3, r3, #16
 801028e:	2b10      	cmp	r3, #16
 8010290:	d103      	bne.n	801029a <UART_RxISR_16BIT_FIFOEN+0x282>
          {
            /* Clear IDLE Flag */
            __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8010292:	687b      	ldr	r3, [r7, #4]
 8010294:	681b      	ldr	r3, [r3, #0]
 8010296:	2210      	movs	r2, #16
 8010298:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx Event callback*/
          huart->RxEventCallback(huart, huart->RxXferSize);
#else
          /*Call legacy weak Rx Event callback*/
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 801029a:	687b      	ldr	r3, [r7, #4]
 801029c:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 80102a0:	4619      	mov	r1, r3
 80102a2:	6878      	ldr	r0, [r7, #4]
 80102a4:	f7fe f8b6 	bl	800e414 <HAL_UARTEx_RxEventCallback>
 80102a8:	e002      	b.n	80102b0 <UART_RxISR_16BIT_FIFOEN+0x298>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx complete callback*/
          huart->RxCpltCallback(huart);
#else
          /*Call legacy weak Rx complete callback*/
          HAL_UART_RxCpltCallback(huart);
 80102aa:	6878      	ldr	r0, [r7, #4]
 80102ac:	f7f1 fc04 	bl	8001ab8 <HAL_UART_RxCpltCallback>
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 80102b0:	f8b7 30a6 	ldrh.w	r3, [r7, #166]	@ 0xa6
 80102b4:	2b00      	cmp	r3, #0
 80102b6:	d006      	beq.n	80102c6 <UART_RxISR_16BIT_FIFOEN+0x2ae>
 80102b8:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 80102bc:	f003 0320 	and.w	r3, r3, #32
 80102c0:	2b00      	cmp	r3, #0
 80102c2:	f47f aecd 	bne.w	8010060 <UART_RxISR_16BIT_FIFOEN+0x48>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 80102c6:	687b      	ldr	r3, [r7, #4]
 80102c8:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 80102cc:	f8a7 308e 	strh.w	r3, [r7, #142]	@ 0x8e
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 80102d0:	f8b7 308e 	ldrh.w	r3, [r7, #142]	@ 0x8e
 80102d4:	2b00      	cmp	r3, #0
 80102d6:	d049      	beq.n	801036c <UART_RxISR_16BIT_FIFOEN+0x354>
 80102d8:	687b      	ldr	r3, [r7, #4]
 80102da:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 80102de:	f8b7 208e 	ldrh.w	r2, [r7, #142]	@ 0x8e
 80102e2:	429a      	cmp	r2, r3
 80102e4:	d242      	bcs.n	801036c <UART_RxISR_16BIT_FIFOEN+0x354>
    {
      /* Disable the UART RXFT interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 80102e6:	687b      	ldr	r3, [r7, #4]
 80102e8:	681b      	ldr	r3, [r3, #0]
 80102ea:	3308      	adds	r3, #8
 80102ec:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80102ee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80102f0:	e853 3f00 	ldrex	r3, [r3]
 80102f4:	623b      	str	r3, [r7, #32]
   return(result);
 80102f6:	6a3b      	ldr	r3, [r7, #32]
 80102f8:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80102fc:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8010300:	687b      	ldr	r3, [r7, #4]
 8010302:	681b      	ldr	r3, [r3, #0]
 8010304:	3308      	adds	r3, #8
 8010306:	f8d7 2088 	ldr.w	r2, [r7, #136]	@ 0x88
 801030a:	633a      	str	r2, [r7, #48]	@ 0x30
 801030c:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801030e:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8010310:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8010312:	e841 2300 	strex	r3, r2, [r1]
 8010316:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8010318:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801031a:	2b00      	cmp	r3, #0
 801031c:	d1e3      	bne.n	80102e6 <UART_RxISR_16BIT_FIFOEN+0x2ce>

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_16BIT;
 801031e:	687b      	ldr	r3, [r7, #4]
 8010320:	4a16      	ldr	r2, [pc, #88]	@ (801037c <UART_RxISR_16BIT_FIFOEN+0x364>)
 8010322:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Enable the UART Data Register Not Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 8010324:	687b      	ldr	r3, [r7, #4]
 8010326:	681b      	ldr	r3, [r3, #0]
 8010328:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801032a:	693b      	ldr	r3, [r7, #16]
 801032c:	e853 3f00 	ldrex	r3, [r3]
 8010330:	60fb      	str	r3, [r7, #12]
   return(result);
 8010332:	68fb      	ldr	r3, [r7, #12]
 8010334:	f043 0320 	orr.w	r3, r3, #32
 8010338:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 801033c:	687b      	ldr	r3, [r7, #4]
 801033e:	681b      	ldr	r3, [r3, #0]
 8010340:	461a      	mov	r2, r3
 8010342:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8010346:	61fb      	str	r3, [r7, #28]
 8010348:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801034a:	69b9      	ldr	r1, [r7, #24]
 801034c:	69fa      	ldr	r2, [r7, #28]
 801034e:	e841 2300 	strex	r3, r2, [r1]
 8010352:	617b      	str	r3, [r7, #20]
   return(result);
 8010354:	697b      	ldr	r3, [r7, #20]
 8010356:	2b00      	cmp	r3, #0
 8010358:	d1e4      	bne.n	8010324 <UART_RxISR_16BIT_FIFOEN+0x30c>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 801035a:	e007      	b.n	801036c <UART_RxISR_16BIT_FIFOEN+0x354>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 801035c:	687b      	ldr	r3, [r7, #4]
 801035e:	681b      	ldr	r3, [r3, #0]
 8010360:	699a      	ldr	r2, [r3, #24]
 8010362:	687b      	ldr	r3, [r7, #4]
 8010364:	681b      	ldr	r3, [r3, #0]
 8010366:	f042 0208 	orr.w	r2, r2, #8
 801036a:	619a      	str	r2, [r3, #24]
}
 801036c:	bf00      	nop
 801036e:	37b8      	adds	r7, #184	@ 0xb8
 8010370:	46bd      	mov	sp, r7
 8010372:	bd80      	pop	{r7, pc}
 8010374:	effffffe 	.word	0xeffffffe
 8010378:	58000c00 	.word	0x58000c00
 801037c:	0800fb01 	.word	0x0800fb01

08010380 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 8010380:	b480      	push	{r7}
 8010382:	b083      	sub	sp, #12
 8010384:	af00      	add	r7, sp, #0
 8010386:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 8010388:	bf00      	nop
 801038a:	370c      	adds	r7, #12
 801038c:	46bd      	mov	sp, r7
 801038e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010392:	4770      	bx	lr

08010394 <HAL_UARTEx_RxFifoFullCallback>:
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
{
 8010394:	b480      	push	{r7}
 8010396:	b083      	sub	sp, #12
 8010398:	af00      	add	r7, sp, #0
 801039a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
 801039c:	bf00      	nop
 801039e:	370c      	adds	r7, #12
 80103a0:	46bd      	mov	sp, r7
 80103a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80103a6:	4770      	bx	lr

080103a8 <HAL_UARTEx_TxFifoEmptyCallback>:
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
{
 80103a8:	b480      	push	{r7}
 80103aa:	b083      	sub	sp, #12
 80103ac:	af00      	add	r7, sp, #0
 80103ae:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
 80103b0:	bf00      	nop
 80103b2:	370c      	adds	r7, #12
 80103b4:	46bd      	mov	sp, r7
 80103b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80103ba:	4770      	bx	lr

080103bc <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 80103bc:	b480      	push	{r7}
 80103be:	b085      	sub	sp, #20
 80103c0:	af00      	add	r7, sp, #0
 80103c2:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 80103c4:	687b      	ldr	r3, [r7, #4]
 80103c6:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 80103ca:	2b01      	cmp	r3, #1
 80103cc:	d101      	bne.n	80103d2 <HAL_UARTEx_DisableFifoMode+0x16>
 80103ce:	2302      	movs	r3, #2
 80103d0:	e027      	b.n	8010422 <HAL_UARTEx_DisableFifoMode+0x66>
 80103d2:	687b      	ldr	r3, [r7, #4]
 80103d4:	2201      	movs	r2, #1
 80103d6:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 80103da:	687b      	ldr	r3, [r7, #4]
 80103dc:	2224      	movs	r2, #36	@ 0x24
 80103de:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80103e2:	687b      	ldr	r3, [r7, #4]
 80103e4:	681b      	ldr	r3, [r3, #0]
 80103e6:	681b      	ldr	r3, [r3, #0]
 80103e8:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80103ea:	687b      	ldr	r3, [r7, #4]
 80103ec:	681b      	ldr	r3, [r3, #0]
 80103ee:	681a      	ldr	r2, [r3, #0]
 80103f0:	687b      	ldr	r3, [r7, #4]
 80103f2:	681b      	ldr	r3, [r3, #0]
 80103f4:	f022 0201 	bic.w	r2, r2, #1
 80103f8:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 80103fa:	68fb      	ldr	r3, [r7, #12]
 80103fc:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 8010400:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8010402:	687b      	ldr	r3, [r7, #4]
 8010404:	2200      	movs	r2, #0
 8010406:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8010408:	687b      	ldr	r3, [r7, #4]
 801040a:	681b      	ldr	r3, [r3, #0]
 801040c:	68fa      	ldr	r2, [r7, #12]
 801040e:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8010410:	687b      	ldr	r3, [r7, #4]
 8010412:	2220      	movs	r2, #32
 8010414:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8010418:	687b      	ldr	r3, [r7, #4]
 801041a:	2200      	movs	r2, #0
 801041c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8010420:	2300      	movs	r3, #0
}
 8010422:	4618      	mov	r0, r3
 8010424:	3714      	adds	r7, #20
 8010426:	46bd      	mov	sp, r7
 8010428:	f85d 7b04 	ldr.w	r7, [sp], #4
 801042c:	4770      	bx	lr

0801042e <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 801042e:	b580      	push	{r7, lr}
 8010430:	b084      	sub	sp, #16
 8010432:	af00      	add	r7, sp, #0
 8010434:	6078      	str	r0, [r7, #4]
 8010436:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8010438:	687b      	ldr	r3, [r7, #4]
 801043a:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 801043e:	2b01      	cmp	r3, #1
 8010440:	d101      	bne.n	8010446 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 8010442:	2302      	movs	r3, #2
 8010444:	e02d      	b.n	80104a2 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 8010446:	687b      	ldr	r3, [r7, #4]
 8010448:	2201      	movs	r2, #1
 801044a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 801044e:	687b      	ldr	r3, [r7, #4]
 8010450:	2224      	movs	r2, #36	@ 0x24
 8010452:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8010456:	687b      	ldr	r3, [r7, #4]
 8010458:	681b      	ldr	r3, [r3, #0]
 801045a:	681b      	ldr	r3, [r3, #0]
 801045c:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 801045e:	687b      	ldr	r3, [r7, #4]
 8010460:	681b      	ldr	r3, [r3, #0]
 8010462:	681a      	ldr	r2, [r3, #0]
 8010464:	687b      	ldr	r3, [r7, #4]
 8010466:	681b      	ldr	r3, [r3, #0]
 8010468:	f022 0201 	bic.w	r2, r2, #1
 801046c:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 801046e:	687b      	ldr	r3, [r7, #4]
 8010470:	681b      	ldr	r3, [r3, #0]
 8010472:	689b      	ldr	r3, [r3, #8]
 8010474:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 8010478:	687b      	ldr	r3, [r7, #4]
 801047a:	681b      	ldr	r3, [r3, #0]
 801047c:	683a      	ldr	r2, [r7, #0]
 801047e:	430a      	orrs	r2, r1
 8010480:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8010482:	6878      	ldr	r0, [r7, #4]
 8010484:	f000 f850 	bl	8010528 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8010488:	687b      	ldr	r3, [r7, #4]
 801048a:	681b      	ldr	r3, [r3, #0]
 801048c:	68fa      	ldr	r2, [r7, #12]
 801048e:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8010490:	687b      	ldr	r3, [r7, #4]
 8010492:	2220      	movs	r2, #32
 8010494:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8010498:	687b      	ldr	r3, [r7, #4]
 801049a:	2200      	movs	r2, #0
 801049c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 80104a0:	2300      	movs	r3, #0
}
 80104a2:	4618      	mov	r0, r3
 80104a4:	3710      	adds	r7, #16
 80104a6:	46bd      	mov	sp, r7
 80104a8:	bd80      	pop	{r7, pc}

080104aa <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 80104aa:	b580      	push	{r7, lr}
 80104ac:	b084      	sub	sp, #16
 80104ae:	af00      	add	r7, sp, #0
 80104b0:	6078      	str	r0, [r7, #4]
 80104b2:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 80104b4:	687b      	ldr	r3, [r7, #4]
 80104b6:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 80104ba:	2b01      	cmp	r3, #1
 80104bc:	d101      	bne.n	80104c2 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 80104be:	2302      	movs	r3, #2
 80104c0:	e02d      	b.n	801051e <HAL_UARTEx_SetRxFifoThreshold+0x74>
 80104c2:	687b      	ldr	r3, [r7, #4]
 80104c4:	2201      	movs	r2, #1
 80104c6:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 80104ca:	687b      	ldr	r3, [r7, #4]
 80104cc:	2224      	movs	r2, #36	@ 0x24
 80104ce:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80104d2:	687b      	ldr	r3, [r7, #4]
 80104d4:	681b      	ldr	r3, [r3, #0]
 80104d6:	681b      	ldr	r3, [r3, #0]
 80104d8:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80104da:	687b      	ldr	r3, [r7, #4]
 80104dc:	681b      	ldr	r3, [r3, #0]
 80104de:	681a      	ldr	r2, [r3, #0]
 80104e0:	687b      	ldr	r3, [r7, #4]
 80104e2:	681b      	ldr	r3, [r3, #0]
 80104e4:	f022 0201 	bic.w	r2, r2, #1
 80104e8:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 80104ea:	687b      	ldr	r3, [r7, #4]
 80104ec:	681b      	ldr	r3, [r3, #0]
 80104ee:	689b      	ldr	r3, [r3, #8]
 80104f0:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 80104f4:	687b      	ldr	r3, [r7, #4]
 80104f6:	681b      	ldr	r3, [r3, #0]
 80104f8:	683a      	ldr	r2, [r7, #0]
 80104fa:	430a      	orrs	r2, r1
 80104fc:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 80104fe:	6878      	ldr	r0, [r7, #4]
 8010500:	f000 f812 	bl	8010528 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8010504:	687b      	ldr	r3, [r7, #4]
 8010506:	681b      	ldr	r3, [r3, #0]
 8010508:	68fa      	ldr	r2, [r7, #12]
 801050a:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 801050c:	687b      	ldr	r3, [r7, #4]
 801050e:	2220      	movs	r2, #32
 8010510:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8010514:	687b      	ldr	r3, [r7, #4]
 8010516:	2200      	movs	r2, #0
 8010518:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 801051c:	2300      	movs	r3, #0
}
 801051e:	4618      	mov	r0, r3
 8010520:	3710      	adds	r7, #16
 8010522:	46bd      	mov	sp, r7
 8010524:	bd80      	pop	{r7, pc}
	...

08010528 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8010528:	b480      	push	{r7}
 801052a:	b085      	sub	sp, #20
 801052c:	af00      	add	r7, sp, #0
 801052e:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8010530:	687b      	ldr	r3, [r7, #4]
 8010532:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8010534:	2b00      	cmp	r3, #0
 8010536:	d108      	bne.n	801054a <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 8010538:	687b      	ldr	r3, [r7, #4]
 801053a:	2201      	movs	r2, #1
 801053c:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 8010540:	687b      	ldr	r3, [r7, #4]
 8010542:	2201      	movs	r2, #1
 8010544:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8010548:	e031      	b.n	80105ae <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 801054a:	2310      	movs	r3, #16
 801054c:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 801054e:	2310      	movs	r3, #16
 8010550:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8010552:	687b      	ldr	r3, [r7, #4]
 8010554:	681b      	ldr	r3, [r3, #0]
 8010556:	689b      	ldr	r3, [r3, #8]
 8010558:	0e5b      	lsrs	r3, r3, #25
 801055a:	b2db      	uxtb	r3, r3
 801055c:	f003 0307 	and.w	r3, r3, #7
 8010560:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8010562:	687b      	ldr	r3, [r7, #4]
 8010564:	681b      	ldr	r3, [r3, #0]
 8010566:	689b      	ldr	r3, [r3, #8]
 8010568:	0f5b      	lsrs	r3, r3, #29
 801056a:	b2db      	uxtb	r3, r3
 801056c:	f003 0307 	and.w	r3, r3, #7
 8010570:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8010572:	7bbb      	ldrb	r3, [r7, #14]
 8010574:	7b3a      	ldrb	r2, [r7, #12]
 8010576:	4911      	ldr	r1, [pc, #68]	@ (80105bc <UARTEx_SetNbDataToProcess+0x94>)
 8010578:	5c8a      	ldrb	r2, [r1, r2]
 801057a:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 801057e:	7b3a      	ldrb	r2, [r7, #12]
 8010580:	490f      	ldr	r1, [pc, #60]	@ (80105c0 <UARTEx_SetNbDataToProcess+0x98>)
 8010582:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8010584:	fb93 f3f2 	sdiv	r3, r3, r2
 8010588:	b29a      	uxth	r2, r3
 801058a:	687b      	ldr	r3, [r7, #4]
 801058c:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8010590:	7bfb      	ldrb	r3, [r7, #15]
 8010592:	7b7a      	ldrb	r2, [r7, #13]
 8010594:	4909      	ldr	r1, [pc, #36]	@ (80105bc <UARTEx_SetNbDataToProcess+0x94>)
 8010596:	5c8a      	ldrb	r2, [r1, r2]
 8010598:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 801059c:	7b7a      	ldrb	r2, [r7, #13]
 801059e:	4908      	ldr	r1, [pc, #32]	@ (80105c0 <UARTEx_SetNbDataToProcess+0x98>)
 80105a0:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 80105a2:	fb93 f3f2 	sdiv	r3, r3, r2
 80105a6:	b29a      	uxth	r2, r3
 80105a8:	687b      	ldr	r3, [r7, #4]
 80105aa:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 80105ae:	bf00      	nop
 80105b0:	3714      	adds	r7, #20
 80105b2:	46bd      	mov	sp, r7
 80105b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80105b8:	4770      	bx	lr
 80105ba:	bf00      	nop
 80105bc:	080156f8 	.word	0x080156f8
 80105c0:	08015700 	.word	0x08015700

080105c4 <SDMMC_Init>:
  * @param  SDMMCx: Pointer to SDMMC register base
  * @param  Init: SDMMC initialization structure
  * @retval HAL status
  */
HAL_StatusTypeDef SDMMC_Init(SDMMC_TypeDef *SDMMCx, SDMMC_InitTypeDef Init)
{
 80105c4:	b084      	sub	sp, #16
 80105c6:	b480      	push	{r7}
 80105c8:	b085      	sub	sp, #20
 80105ca:	af00      	add	r7, sp, #0
 80105cc:	6078      	str	r0, [r7, #4]
 80105ce:	f107 001c 	add.w	r0, r7, #28
 80105d2:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  uint32_t tmpreg = 0;
 80105d6:	2300      	movs	r3, #0
 80105d8:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDMMC_BUS_WIDE(Init.BusWide));
  assert_param(IS_SDMMC_HARDWARE_FLOW_CONTROL(Init.HardwareFlowControl));
  assert_param(IS_SDMMC_CLKDIV(Init.ClockDiv));

  /* Set SDMMC configuration parameters */
  tmpreg |= (Init.ClockEdge           | \
 80105da:	69fa      	ldr	r2, [r7, #28]
             Init.ClockPowerSave      | \
 80105dc:	6a3b      	ldr	r3, [r7, #32]
  tmpreg |= (Init.ClockEdge           | \
 80105de:	431a      	orrs	r2, r3
             Init.BusWide             | \
 80105e0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
             Init.ClockPowerSave      | \
 80105e2:	431a      	orrs	r2, r3
             Init.HardwareFlowControl | \
 80105e4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
             Init.BusWide             | \
 80105e6:	431a      	orrs	r2, r3
             Init.ClockDiv
 80105e8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
             Init.HardwareFlowControl | \
 80105ea:	4313      	orrs	r3, r2
  tmpreg |= (Init.ClockEdge           | \
 80105ec:	68fa      	ldr	r2, [r7, #12]
 80105ee:	4313      	orrs	r3, r2
 80105f0:	60fb      	str	r3, [r7, #12]
            );

  /* Write to SDMMC CLKCR */
  MODIFY_REG(SDMMCx->CLKCR, CLKCR_CLEAR_MASK, tmpreg);
 80105f2:	687b      	ldr	r3, [r7, #4]
 80105f4:	685a      	ldr	r2, [r3, #4]
 80105f6:	4b07      	ldr	r3, [pc, #28]	@ (8010614 <SDMMC_Init+0x50>)
 80105f8:	4013      	ands	r3, r2
 80105fa:	68fa      	ldr	r2, [r7, #12]
 80105fc:	431a      	orrs	r2, r3
 80105fe:	687b      	ldr	r3, [r7, #4]
 8010600:	605a      	str	r2, [r3, #4]

  return HAL_OK;
 8010602:	2300      	movs	r3, #0
}
 8010604:	4618      	mov	r0, r3
 8010606:	3714      	adds	r7, #20
 8010608:	46bd      	mov	sp, r7
 801060a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801060e:	b004      	add	sp, #16
 8010610:	4770      	bx	lr
 8010612:	bf00      	nop
 8010614:	ffc02c00 	.word	0xffc02c00

08010618 <SDMMC_ReadFIFO>:
  * @brief  Read data (word) from Rx FIFO in blocking mode (polling)
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_ReadFIFO(SDMMC_TypeDef *SDMMCx)
{
 8010618:	b480      	push	{r7}
 801061a:	b083      	sub	sp, #12
 801061c:	af00      	add	r7, sp, #0
 801061e:	6078      	str	r0, [r7, #4]
  /* Read data from Rx FIFO */
  return (SDMMCx->FIFO);
 8010620:	687b      	ldr	r3, [r7, #4]
 8010622:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
}
 8010626:	4618      	mov	r0, r3
 8010628:	370c      	adds	r7, #12
 801062a:	46bd      	mov	sp, r7
 801062c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010630:	4770      	bx	lr

08010632 <SDMMC_WriteFIFO>:
  * @param  SDMMCx: Pointer to SDMMC register base
  * @param  pWriteData: pointer to data to write
  * @retval HAL status
  */
HAL_StatusTypeDef SDMMC_WriteFIFO(SDMMC_TypeDef *SDMMCx, uint32_t *pWriteData)
{
 8010632:	b480      	push	{r7}
 8010634:	b083      	sub	sp, #12
 8010636:	af00      	add	r7, sp, #0
 8010638:	6078      	str	r0, [r7, #4]
 801063a:	6039      	str	r1, [r7, #0]
  /* Write data to FIFO */
  SDMMCx->FIFO = *pWriteData;
 801063c:	683b      	ldr	r3, [r7, #0]
 801063e:	681a      	ldr	r2, [r3, #0]
 8010640:	687b      	ldr	r3, [r7, #4]
 8010642:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

  return HAL_OK;
 8010646:	2300      	movs	r3, #0
}
 8010648:	4618      	mov	r0, r3
 801064a:	370c      	adds	r7, #12
 801064c:	46bd      	mov	sp, r7
 801064e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010652:	4770      	bx	lr

08010654 <SDMMC_PowerState_ON>:
  * @brief  Set SDMMC Power state to ON.
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval HAL status
  */
HAL_StatusTypeDef SDMMC_PowerState_ON(SDMMC_TypeDef *SDMMCx)
{
 8010654:	b480      	push	{r7}
 8010656:	b083      	sub	sp, #12
 8010658:	af00      	add	r7, sp, #0
 801065a:	6078      	str	r0, [r7, #4]
  /* Set power state to ON */
  SDMMCx->POWER |= SDMMC_POWER_PWRCTRL;
 801065c:	687b      	ldr	r3, [r7, #4]
 801065e:	681b      	ldr	r3, [r3, #0]
 8010660:	f043 0203 	orr.w	r2, r3, #3
 8010664:	687b      	ldr	r3, [r7, #4]
 8010666:	601a      	str	r2, [r3, #0]

  return HAL_OK;
 8010668:	2300      	movs	r3, #0
}
 801066a:	4618      	mov	r0, r3
 801066c:	370c      	adds	r7, #12
 801066e:	46bd      	mov	sp, r7
 8010670:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010674:	4770      	bx	lr

08010676 <SDMMC_GetPowerState>:
  *            - 0x00: Power OFF
  *            - 0x02: Power UP
  *            - 0x03: Power ON
  */
uint32_t SDMMC_GetPowerState(SDMMC_TypeDef *SDMMCx)
{
 8010676:	b480      	push	{r7}
 8010678:	b083      	sub	sp, #12
 801067a:	af00      	add	r7, sp, #0
 801067c:	6078      	str	r0, [r7, #4]
  return (SDMMCx->POWER & SDMMC_POWER_PWRCTRL);
 801067e:	687b      	ldr	r3, [r7, #4]
 8010680:	681b      	ldr	r3, [r3, #0]
 8010682:	f003 0303 	and.w	r3, r3, #3
}
 8010686:	4618      	mov	r0, r3
 8010688:	370c      	adds	r7, #12
 801068a:	46bd      	mov	sp, r7
 801068c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010690:	4770      	bx	lr
	...

08010694 <SDMMC_SendCommand>:
  * @param  Command: pointer to a SDMMC_CmdInitTypeDef structure that contains
  *         the configuration information for the SDMMC command
  * @retval HAL status
  */
HAL_StatusTypeDef SDMMC_SendCommand(SDMMC_TypeDef *SDMMCx, SDMMC_CmdInitTypeDef *Command)
{
 8010694:	b480      	push	{r7}
 8010696:	b085      	sub	sp, #20
 8010698:	af00      	add	r7, sp, #0
 801069a:	6078      	str	r0, [r7, #4]
 801069c:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
 801069e:	2300      	movs	r3, #0
 80106a0:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDMMC_RESPONSE(Command->Response));
  assert_param(IS_SDMMC_WAIT(Command->WaitForInterrupt));
  assert_param(IS_SDMMC_CPSM(Command->CPSM));

  /* Set the SDMMC Argument value */
  SDMMCx->ARG = Command->Argument;
 80106a2:	683b      	ldr	r3, [r7, #0]
 80106a4:	681a      	ldr	r2, [r3, #0]
 80106a6:	687b      	ldr	r3, [r7, #4]
 80106a8:	609a      	str	r2, [r3, #8]

  /* Set SDMMC command parameters */
  tmpreg |= (uint32_t)(Command->CmdIndex         | \
 80106aa:	683b      	ldr	r3, [r7, #0]
 80106ac:	685a      	ldr	r2, [r3, #4]
                       Command->Response         | \
 80106ae:	683b      	ldr	r3, [r7, #0]
 80106b0:	689b      	ldr	r3, [r3, #8]
  tmpreg |= (uint32_t)(Command->CmdIndex         | \
 80106b2:	431a      	orrs	r2, r3
                       Command->WaitForInterrupt | \
 80106b4:	683b      	ldr	r3, [r7, #0]
 80106b6:	68db      	ldr	r3, [r3, #12]
                       Command->Response         | \
 80106b8:	431a      	orrs	r2, r3
                       Command->CPSM);
 80106ba:	683b      	ldr	r3, [r7, #0]
 80106bc:	691b      	ldr	r3, [r3, #16]
                       Command->WaitForInterrupt | \
 80106be:	4313      	orrs	r3, r2
  tmpreg |= (uint32_t)(Command->CmdIndex         | \
 80106c0:	68fa      	ldr	r2, [r7, #12]
 80106c2:	4313      	orrs	r3, r2
 80106c4:	60fb      	str	r3, [r7, #12]

  /* Write to SDMMC CMD register */
  MODIFY_REG(SDMMCx->CMD, CMD_CLEAR_MASK, tmpreg);
 80106c6:	687b      	ldr	r3, [r7, #4]
 80106c8:	68da      	ldr	r2, [r3, #12]
 80106ca:	4b06      	ldr	r3, [pc, #24]	@ (80106e4 <SDMMC_SendCommand+0x50>)
 80106cc:	4013      	ands	r3, r2
 80106ce:	68fa      	ldr	r2, [r7, #12]
 80106d0:	431a      	orrs	r2, r3
 80106d2:	687b      	ldr	r3, [r7, #4]
 80106d4:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 80106d6:	2300      	movs	r3, #0
}
 80106d8:	4618      	mov	r0, r3
 80106da:	3714      	adds	r7, #20
 80106dc:	46bd      	mov	sp, r7
 80106de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80106e2:	4770      	bx	lr
 80106e4:	fffee0c0 	.word	0xfffee0c0

080106e8 <SDMMC_GetCommandResponse>:
  * @brief  Return the command index of last command for which response received
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval Command index of the last command response received
  */
uint8_t SDMMC_GetCommandResponse(SDMMC_TypeDef *SDMMCx)
{
 80106e8:	b480      	push	{r7}
 80106ea:	b083      	sub	sp, #12
 80106ec:	af00      	add	r7, sp, #0
 80106ee:	6078      	str	r0, [r7, #4]
  return (uint8_t)(SDMMCx->RESPCMD);
 80106f0:	687b      	ldr	r3, [r7, #4]
 80106f2:	691b      	ldr	r3, [r3, #16]
 80106f4:	b2db      	uxtb	r3, r3
}
 80106f6:	4618      	mov	r0, r3
 80106f8:	370c      	adds	r7, #12
 80106fa:	46bd      	mov	sp, r7
 80106fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010700:	4770      	bx	lr

08010702 <SDMMC_GetResponse>:
  *            @arg SDMMC_RESP3: Response Register 3
  *            @arg SDMMC_RESP4: Response Register 4
  * @retval The Corresponding response register value
  */
uint32_t SDMMC_GetResponse(SDMMC_TypeDef *SDMMCx, uint32_t Response)
{
 8010702:	b480      	push	{r7}
 8010704:	b085      	sub	sp, #20
 8010706:	af00      	add	r7, sp, #0
 8010708:	6078      	str	r0, [r7, #4]
 801070a:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_SDMMC_RESP(Response));

  /* Get the response */
  tmp = (uint32_t)(&(SDMMCx->RESP1)) + Response;
 801070c:	687b      	ldr	r3, [r7, #4]
 801070e:	3314      	adds	r3, #20
 8010710:	461a      	mov	r2, r3
 8010712:	683b      	ldr	r3, [r7, #0]
 8010714:	4413      	add	r3, r2
 8010716:	60fb      	str	r3, [r7, #12]

  return (*(__IO uint32_t *) tmp);
 8010718:	68fb      	ldr	r3, [r7, #12]
 801071a:	681b      	ldr	r3, [r3, #0]
}
 801071c:	4618      	mov	r0, r3
 801071e:	3714      	adds	r7, #20
 8010720:	46bd      	mov	sp, r7
 8010722:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010726:	4770      	bx	lr

08010728 <SDMMC_ConfigData>:
  * @param  Data : pointer to a SDMMC_DataInitTypeDef structure
  *         that contains the configuration information for the SDMMC data.
  * @retval HAL status
  */
HAL_StatusTypeDef SDMMC_ConfigData(SDMMC_TypeDef *SDMMCx, SDMMC_DataInitTypeDef *Data)
{
 8010728:	b480      	push	{r7}
 801072a:	b085      	sub	sp, #20
 801072c:	af00      	add	r7, sp, #0
 801072e:	6078      	str	r0, [r7, #4]
 8010730:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
 8010732:	2300      	movs	r3, #0
 8010734:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDMMC_TRANSFER_DIR(Data->TransferDir));
  assert_param(IS_SDMMC_TRANSFER_MODE(Data->TransferMode));
  assert_param(IS_SDMMC_DPSM(Data->DPSM));

  /* Set the SDMMC Data TimeOut value */
  SDMMCx->DTIMER = Data->DataTimeOut;
 8010736:	683b      	ldr	r3, [r7, #0]
 8010738:	681a      	ldr	r2, [r3, #0]
 801073a:	687b      	ldr	r3, [r7, #4]
 801073c:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Set the SDMMC DataLength value */
  SDMMCx->DLEN = Data->DataLength;
 801073e:	683b      	ldr	r3, [r7, #0]
 8010740:	685a      	ldr	r2, [r3, #4]
 8010742:	687b      	ldr	r3, [r7, #4]
 8010744:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Set the SDMMC data configuration parameters */
  tmpreg |= (uint32_t)(Data->DataBlockSize | \
 8010746:	683b      	ldr	r3, [r7, #0]
 8010748:	689a      	ldr	r2, [r3, #8]
                       Data->TransferDir   | \
 801074a:	683b      	ldr	r3, [r7, #0]
 801074c:	68db      	ldr	r3, [r3, #12]
  tmpreg |= (uint32_t)(Data->DataBlockSize | \
 801074e:	431a      	orrs	r2, r3
                       Data->TransferMode  | \
 8010750:	683b      	ldr	r3, [r7, #0]
 8010752:	691b      	ldr	r3, [r3, #16]
                       Data->TransferDir   | \
 8010754:	431a      	orrs	r2, r3
                       Data->DPSM);
 8010756:	683b      	ldr	r3, [r7, #0]
 8010758:	695b      	ldr	r3, [r3, #20]
                       Data->TransferMode  | \
 801075a:	4313      	orrs	r3, r2
  tmpreg |= (uint32_t)(Data->DataBlockSize | \
 801075c:	68fa      	ldr	r2, [r7, #12]
 801075e:	4313      	orrs	r3, r2
 8010760:	60fb      	str	r3, [r7, #12]

  /* Write to SDMMC DCTRL */
  MODIFY_REG(SDMMCx->DCTRL, DCTRL_CLEAR_MASK, tmpreg);
 8010762:	687b      	ldr	r3, [r7, #4]
 8010764:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8010766:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 801076a:	68fb      	ldr	r3, [r7, #12]
 801076c:	431a      	orrs	r2, r3
 801076e:	687b      	ldr	r3, [r7, #4]
 8010770:	62da      	str	r2, [r3, #44]	@ 0x2c

  return HAL_OK;
 8010772:	2300      	movs	r3, #0

}
 8010774:	4618      	mov	r0, r3
 8010776:	3714      	adds	r7, #20
 8010778:	46bd      	mov	sp, r7
 801077a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801077e:	4770      	bx	lr

08010780 <SDMMC_CmdBlockLength>:
  * @brief  Send the Data Block Length command and check the response
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_CmdBlockLength(SDMMC_TypeDef *SDMMCx, uint32_t BlockSize)
{
 8010780:	b580      	push	{r7, lr}
 8010782:	b088      	sub	sp, #32
 8010784:	af00      	add	r7, sp, #0
 8010786:	6078      	str	r0, [r7, #4]
 8010788:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  /* Set Block Size for Card */
  sdmmc_cmdinit.Argument         = (uint32_t)BlockSize;
 801078a:	683b      	ldr	r3, [r7, #0]
 801078c:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SET_BLOCKLEN;
 801078e:	2310      	movs	r3, #16
 8010790:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8010792:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8010796:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8010798:	2300      	movs	r3, #0
 801079a:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 801079c:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80107a0:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 80107a2:	f107 0308 	add.w	r3, r7, #8
 80107a6:	4619      	mov	r1, r3
 80107a8:	6878      	ldr	r0, [r7, #4]
 80107aa:	f7ff ff73 	bl	8010694 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_SET_BLOCKLEN, SDMMC_CMDTIMEOUT);
 80107ae:	f241 3288 	movw	r2, #5000	@ 0x1388
 80107b2:	2110      	movs	r1, #16
 80107b4:	6878      	ldr	r0, [r7, #4]
 80107b6:	f000 fa5f 	bl	8010c78 <SDMMC_GetCmdResp1>
 80107ba:	61f8      	str	r0, [r7, #28]

  return errorstate;
 80107bc:	69fb      	ldr	r3, [r7, #28]
}
 80107be:	4618      	mov	r0, r3
 80107c0:	3720      	adds	r7, #32
 80107c2:	46bd      	mov	sp, r7
 80107c4:	bd80      	pop	{r7, pc}

080107c6 <SDMMC_CmdReadSingleBlock>:
  * @brief  Send the Read Single Block command and check the response
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_CmdReadSingleBlock(SDMMC_TypeDef *SDMMCx, uint32_t ReadAdd)
{
 80107c6:	b580      	push	{r7, lr}
 80107c8:	b088      	sub	sp, #32
 80107ca:	af00      	add	r7, sp, #0
 80107cc:	6078      	str	r0, [r7, #4]
 80107ce:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  /* Set Block Size for Card */
  sdmmc_cmdinit.Argument         = (uint32_t)ReadAdd;
 80107d0:	683b      	ldr	r3, [r7, #0]
 80107d2:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_READ_SINGLE_BLOCK;
 80107d4:	2311      	movs	r3, #17
 80107d6:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 80107d8:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80107dc:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 80107de:	2300      	movs	r3, #0
 80107e0:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 80107e2:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80107e6:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 80107e8:	f107 0308 	add.w	r3, r7, #8
 80107ec:	4619      	mov	r1, r3
 80107ee:	6878      	ldr	r0, [r7, #4]
 80107f0:	f7ff ff50 	bl	8010694 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_READ_SINGLE_BLOCK, SDMMC_CMDTIMEOUT);
 80107f4:	f241 3288 	movw	r2, #5000	@ 0x1388
 80107f8:	2111      	movs	r1, #17
 80107fa:	6878      	ldr	r0, [r7, #4]
 80107fc:	f000 fa3c 	bl	8010c78 <SDMMC_GetCmdResp1>
 8010800:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8010802:	69fb      	ldr	r3, [r7, #28]
}
 8010804:	4618      	mov	r0, r3
 8010806:	3720      	adds	r7, #32
 8010808:	46bd      	mov	sp, r7
 801080a:	bd80      	pop	{r7, pc}

0801080c <SDMMC_CmdReadMultiBlock>:
  * @brief  Send the Read Multi Block command and check the response
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_CmdReadMultiBlock(SDMMC_TypeDef *SDMMCx, uint32_t ReadAdd)
{
 801080c:	b580      	push	{r7, lr}
 801080e:	b088      	sub	sp, #32
 8010810:	af00      	add	r7, sp, #0
 8010812:	6078      	str	r0, [r7, #4]
 8010814:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  /* Set Block Size for Card */
  sdmmc_cmdinit.Argument         = (uint32_t)ReadAdd;
 8010816:	683b      	ldr	r3, [r7, #0]
 8010818:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_READ_MULT_BLOCK;
 801081a:	2312      	movs	r3, #18
 801081c:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 801081e:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8010822:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8010824:	2300      	movs	r3, #0
 8010826:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8010828:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 801082c:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 801082e:	f107 0308 	add.w	r3, r7, #8
 8010832:	4619      	mov	r1, r3
 8010834:	6878      	ldr	r0, [r7, #4]
 8010836:	f7ff ff2d 	bl	8010694 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_READ_MULT_BLOCK, SDMMC_CMDTIMEOUT);
 801083a:	f241 3288 	movw	r2, #5000	@ 0x1388
 801083e:	2112      	movs	r1, #18
 8010840:	6878      	ldr	r0, [r7, #4]
 8010842:	f000 fa19 	bl	8010c78 <SDMMC_GetCmdResp1>
 8010846:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8010848:	69fb      	ldr	r3, [r7, #28]
}
 801084a:	4618      	mov	r0, r3
 801084c:	3720      	adds	r7, #32
 801084e:	46bd      	mov	sp, r7
 8010850:	bd80      	pop	{r7, pc}

08010852 <SDMMC_CmdWriteSingleBlock>:
  * @brief  Send the Write Single Block command and check the response
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_CmdWriteSingleBlock(SDMMC_TypeDef *SDMMCx, uint32_t WriteAdd)
{
 8010852:	b580      	push	{r7, lr}
 8010854:	b088      	sub	sp, #32
 8010856:	af00      	add	r7, sp, #0
 8010858:	6078      	str	r0, [r7, #4]
 801085a:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  /* Set Block Size for Card */
  sdmmc_cmdinit.Argument         = (uint32_t)WriteAdd;
 801085c:	683b      	ldr	r3, [r7, #0]
 801085e:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_WRITE_SINGLE_BLOCK;
 8010860:	2318      	movs	r3, #24
 8010862:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8010864:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8010868:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 801086a:	2300      	movs	r3, #0
 801086c:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 801086e:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8010872:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8010874:	f107 0308 	add.w	r3, r7, #8
 8010878:	4619      	mov	r1, r3
 801087a:	6878      	ldr	r0, [r7, #4]
 801087c:	f7ff ff0a 	bl	8010694 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_WRITE_SINGLE_BLOCK, SDMMC_CMDTIMEOUT);
 8010880:	f241 3288 	movw	r2, #5000	@ 0x1388
 8010884:	2118      	movs	r1, #24
 8010886:	6878      	ldr	r0, [r7, #4]
 8010888:	f000 f9f6 	bl	8010c78 <SDMMC_GetCmdResp1>
 801088c:	61f8      	str	r0, [r7, #28]

  return errorstate;
 801088e:	69fb      	ldr	r3, [r7, #28]
}
 8010890:	4618      	mov	r0, r3
 8010892:	3720      	adds	r7, #32
 8010894:	46bd      	mov	sp, r7
 8010896:	bd80      	pop	{r7, pc}

08010898 <SDMMC_CmdWriteMultiBlock>:
  * @brief  Send the Write Multi Block command and check the response
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_CmdWriteMultiBlock(SDMMC_TypeDef *SDMMCx, uint32_t WriteAdd)
{
 8010898:	b580      	push	{r7, lr}
 801089a:	b088      	sub	sp, #32
 801089c:	af00      	add	r7, sp, #0
 801089e:	6078      	str	r0, [r7, #4]
 80108a0:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  /* Set Block Size for Card */
  sdmmc_cmdinit.Argument         = (uint32_t)WriteAdd;
 80108a2:	683b      	ldr	r3, [r7, #0]
 80108a4:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_WRITE_MULT_BLOCK;
 80108a6:	2319      	movs	r3, #25
 80108a8:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 80108aa:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80108ae:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 80108b0:	2300      	movs	r3, #0
 80108b2:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 80108b4:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80108b8:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 80108ba:	f107 0308 	add.w	r3, r7, #8
 80108be:	4619      	mov	r1, r3
 80108c0:	6878      	ldr	r0, [r7, #4]
 80108c2:	f7ff fee7 	bl	8010694 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_WRITE_MULT_BLOCK, SDMMC_CMDTIMEOUT);
 80108c6:	f241 3288 	movw	r2, #5000	@ 0x1388
 80108ca:	2119      	movs	r1, #25
 80108cc:	6878      	ldr	r0, [r7, #4]
 80108ce:	f000 f9d3 	bl	8010c78 <SDMMC_GetCmdResp1>
 80108d2:	61f8      	str	r0, [r7, #28]

  return errorstate;
 80108d4:	69fb      	ldr	r3, [r7, #28]
}
 80108d6:	4618      	mov	r0, r3
 80108d8:	3720      	adds	r7, #32
 80108da:	46bd      	mov	sp, r7
 80108dc:	bd80      	pop	{r7, pc}
	...

080108e0 <SDMMC_CmdStopTransfer>:
  * @brief  Send the Stop Transfer command and check the response.
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_CmdStopTransfer(SDMMC_TypeDef *SDMMCx)
{
 80108e0:	b580      	push	{r7, lr}
 80108e2:	b088      	sub	sp, #32
 80108e4:	af00      	add	r7, sp, #0
 80108e6:	6078      	str	r0, [r7, #4]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  /* Send CMD12 STOP_TRANSMISSION  */
  sdmmc_cmdinit.Argument         = 0U;
 80108e8:	2300      	movs	r3, #0
 80108ea:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_STOP_TRANSMISSION;
 80108ec:	230c      	movs	r3, #12
 80108ee:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 80108f0:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80108f4:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 80108f6:	2300      	movs	r3, #0
 80108f8:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 80108fa:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80108fe:	61bb      	str	r3, [r7, #24]

  __SDMMC_CMDSTOP_ENABLE(SDMMCx);
 8010900:	687b      	ldr	r3, [r7, #4]
 8010902:	68db      	ldr	r3, [r3, #12]
 8010904:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 8010908:	687b      	ldr	r3, [r7, #4]
 801090a:	60da      	str	r2, [r3, #12]
  __SDMMC_CMDTRANS_DISABLE(SDMMCx);
 801090c:	687b      	ldr	r3, [r7, #4]
 801090e:	68db      	ldr	r3, [r3, #12]
 8010910:	f023 0240 	bic.w	r2, r3, #64	@ 0x40
 8010914:	687b      	ldr	r3, [r7, #4]
 8010916:	60da      	str	r2, [r3, #12]

  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8010918:	f107 0308 	add.w	r3, r7, #8
 801091c:	4619      	mov	r1, r3
 801091e:	6878      	ldr	r0, [r7, #4]
 8010920:	f7ff feb8 	bl	8010694 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_STOP_TRANSMISSION, SDMMC_STOPTRANSFERTIMEOUT);
 8010924:	4a0b      	ldr	r2, [pc, #44]	@ (8010954 <SDMMC_CmdStopTransfer+0x74>)
 8010926:	210c      	movs	r1, #12
 8010928:	6878      	ldr	r0, [r7, #4]
 801092a:	f000 f9a5 	bl	8010c78 <SDMMC_GetCmdResp1>
 801092e:	61f8      	str	r0, [r7, #28]

  __SDMMC_CMDSTOP_DISABLE(SDMMCx);
 8010930:	687b      	ldr	r3, [r7, #4]
 8010932:	68db      	ldr	r3, [r3, #12]
 8010934:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8010938:	687b      	ldr	r3, [r7, #4]
 801093a:	60da      	str	r2, [r3, #12]

  /* Ignore Address Out Of Range Error, Not relevant at end of memory */
  if (errorstate == SDMMC_ERROR_ADDR_OUT_OF_RANGE)
 801093c:	69fb      	ldr	r3, [r7, #28]
 801093e:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8010942:	d101      	bne.n	8010948 <SDMMC_CmdStopTransfer+0x68>
  {
    errorstate = SDMMC_ERROR_NONE;
 8010944:	2300      	movs	r3, #0
 8010946:	61fb      	str	r3, [r7, #28]
  }

  return errorstate;
 8010948:	69fb      	ldr	r3, [r7, #28]
}
 801094a:	4618      	mov	r0, r3
 801094c:	3720      	adds	r7, #32
 801094e:	46bd      	mov	sp, r7
 8010950:	bd80      	pop	{r7, pc}
 8010952:	bf00      	nop
 8010954:	05f5e100 	.word	0x05f5e100

08010958 <SDMMC_CmdSelDesel>:
  * @param  SDMMCx: Pointer to SDMMC register base
  * @param  addr: Address of the card to be selected
  * @retval HAL status
  */
uint32_t SDMMC_CmdSelDesel(SDMMC_TypeDef *SDMMCx, uint32_t Addr)
{
 8010958:	b580      	push	{r7, lr}
 801095a:	b088      	sub	sp, #32
 801095c:	af00      	add	r7, sp, #0
 801095e:	6078      	str	r0, [r7, #4]
 8010960:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  /* Send CMD7 SDMMC_SEL_DESEL_CARD */
  sdmmc_cmdinit.Argument         = (uint32_t)Addr;
 8010962:	683b      	ldr	r3, [r7, #0]
 8010964:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEL_DESEL_CARD;
 8010966:	2307      	movs	r3, #7
 8010968:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 801096a:	f44f 7380 	mov.w	r3, #256	@ 0x100
 801096e:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8010970:	2300      	movs	r3, #0
 8010972:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8010974:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8010978:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 801097a:	f107 0308 	add.w	r3, r7, #8
 801097e:	4619      	mov	r1, r3
 8010980:	6878      	ldr	r0, [r7, #4]
 8010982:	f7ff fe87 	bl	8010694 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_SEL_DESEL_CARD, SDMMC_CMDTIMEOUT);
 8010986:	f241 3288 	movw	r2, #5000	@ 0x1388
 801098a:	2107      	movs	r1, #7
 801098c:	6878      	ldr	r0, [r7, #4]
 801098e:	f000 f973 	bl	8010c78 <SDMMC_GetCmdResp1>
 8010992:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8010994:	69fb      	ldr	r3, [r7, #28]
}
 8010996:	4618      	mov	r0, r3
 8010998:	3720      	adds	r7, #32
 801099a:	46bd      	mov	sp, r7
 801099c:	bd80      	pop	{r7, pc}

0801099e <SDMMC_CmdGoIdleState>:
  * @brief  Send the Go Idle State command and check the response.
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_CmdGoIdleState(SDMMC_TypeDef *SDMMCx)
{
 801099e:	b580      	push	{r7, lr}
 80109a0:	b088      	sub	sp, #32
 80109a2:	af00      	add	r7, sp, #0
 80109a4:	6078      	str	r0, [r7, #4]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  sdmmc_cmdinit.Argument         = 0U;
 80109a6:	2300      	movs	r3, #0
 80109a8:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_GO_IDLE_STATE;
 80109aa:	2300      	movs	r3, #0
 80109ac:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_NO;
 80109ae:	2300      	movs	r3, #0
 80109b0:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 80109b2:	2300      	movs	r3, #0
 80109b4:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 80109b6:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80109ba:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 80109bc:	f107 0308 	add.w	r3, r7, #8
 80109c0:	4619      	mov	r1, r3
 80109c2:	6878      	ldr	r0, [r7, #4]
 80109c4:	f7ff fe66 	bl	8010694 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdError(SDMMCx);
 80109c8:	6878      	ldr	r0, [r7, #4]
 80109ca:	f000 fb97 	bl	80110fc <SDMMC_GetCmdError>
 80109ce:	61f8      	str	r0, [r7, #28]

  return errorstate;
 80109d0:	69fb      	ldr	r3, [r7, #28]
}
 80109d2:	4618      	mov	r0, r3
 80109d4:	3720      	adds	r7, #32
 80109d6:	46bd      	mov	sp, r7
 80109d8:	bd80      	pop	{r7, pc}

080109da <SDMMC_CmdOperCond>:
  * @brief  Send the Operating Condition command and check the response.
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_CmdOperCond(SDMMC_TypeDef *SDMMCx)
{
 80109da:	b580      	push	{r7, lr}
 80109dc:	b088      	sub	sp, #32
 80109de:	af00      	add	r7, sp, #0
 80109e0:	6078      	str	r0, [r7, #4]
  /* Send CMD8 to verify SD card interface operating condition */
  /* Argument: - [31:12]: Reserved (shall be set to '0')
  - [11:8]: Supply Voltage (VHS) 0x1 (Range: 2.7-3.6 V)
  - [7:0]: Check Pattern (recommended 0xAA) */
  /* CMD Response: R7 */
  sdmmc_cmdinit.Argument         = SDMMC_CHECK_PATTERN;
 80109e2:	f44f 73d5 	mov.w	r3, #426	@ 0x1aa
 80109e6:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_HS_SEND_EXT_CSD;
 80109e8:	2308      	movs	r3, #8
 80109ea:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 80109ec:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80109f0:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 80109f2:	2300      	movs	r3, #0
 80109f4:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 80109f6:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80109fa:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 80109fc:	f107 0308 	add.w	r3, r7, #8
 8010a00:	4619      	mov	r1, r3
 8010a02:	6878      	ldr	r0, [r7, #4]
 8010a04:	f7ff fe46 	bl	8010694 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp7(SDMMCx);
 8010a08:	6878      	ldr	r0, [r7, #4]
 8010a0a:	f000 fb29 	bl	8011060 <SDMMC_GetCmdResp7>
 8010a0e:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8010a10:	69fb      	ldr	r3, [r7, #28]
}
 8010a12:	4618      	mov	r0, r3
 8010a14:	3720      	adds	r7, #32
 8010a16:	46bd      	mov	sp, r7
 8010a18:	bd80      	pop	{r7, pc}

08010a1a <SDMMC_CmdAppCommand>:
  * @param  SDMMCx: Pointer to SDMMC register base
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdAppCommand(SDMMC_TypeDef *SDMMCx, uint32_t Argument)
{
 8010a1a:	b580      	push	{r7, lr}
 8010a1c:	b088      	sub	sp, #32
 8010a1e:	af00      	add	r7, sp, #0
 8010a20:	6078      	str	r0, [r7, #4]
 8010a22:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  sdmmc_cmdinit.Argument         = (uint32_t)Argument;
 8010a24:	683b      	ldr	r3, [r7, #0]
 8010a26:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_APP_CMD;
 8010a28:	2337      	movs	r3, #55	@ 0x37
 8010a2a:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8010a2c:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8010a30:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8010a32:	2300      	movs	r3, #0
 8010a34:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8010a36:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8010a3a:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8010a3c:	f107 0308 	add.w	r3, r7, #8
 8010a40:	4619      	mov	r1, r3
 8010a42:	6878      	ldr	r0, [r7, #4]
 8010a44:	f7ff fe26 	bl	8010694 <SDMMC_SendCommand>

  /* Check for error conditions */
  /* If there is a HAL_ERROR, it is a MMC card, else
  it is a SD card: SD card 2.0 (voltage range mismatch)
     or SD card 1.x */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_APP_CMD, SDMMC_CMDTIMEOUT);
 8010a48:	f241 3288 	movw	r2, #5000	@ 0x1388
 8010a4c:	2137      	movs	r1, #55	@ 0x37
 8010a4e:	6878      	ldr	r0, [r7, #4]
 8010a50:	f000 f912 	bl	8010c78 <SDMMC_GetCmdResp1>
 8010a54:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8010a56:	69fb      	ldr	r3, [r7, #28]
}
 8010a58:	4618      	mov	r0, r3
 8010a5a:	3720      	adds	r7, #32
 8010a5c:	46bd      	mov	sp, r7
 8010a5e:	bd80      	pop	{r7, pc}

08010a60 <SDMMC_CmdAppOperCommand>:
  * @param  SDMMCx: Pointer to SDMMC register base
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdAppOperCommand(SDMMC_TypeDef *SDMMCx, uint32_t Argument)
{
 8010a60:	b580      	push	{r7, lr}
 8010a62:	b088      	sub	sp, #32
 8010a64:	af00      	add	r7, sp, #0
 8010a66:	6078      	str	r0, [r7, #4]
 8010a68:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  sdmmc_cmdinit.Argument         = Argument;
 8010a6a:	683b      	ldr	r3, [r7, #0]
 8010a6c:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SD_APP_OP_COND;
 8010a6e:	2329      	movs	r3, #41	@ 0x29
 8010a70:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8010a72:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8010a76:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8010a78:	2300      	movs	r3, #0
 8010a7a:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8010a7c:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8010a80:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8010a82:	f107 0308 	add.w	r3, r7, #8
 8010a86:	4619      	mov	r1, r3
 8010a88:	6878      	ldr	r0, [r7, #4]
 8010a8a:	f7ff fe03 	bl	8010694 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp3(SDMMCx);
 8010a8e:	6878      	ldr	r0, [r7, #4]
 8010a90:	f000 fa2e 	bl	8010ef0 <SDMMC_GetCmdResp3>
 8010a94:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8010a96:	69fb      	ldr	r3, [r7, #28]
}
 8010a98:	4618      	mov	r0, r3
 8010a9a:	3720      	adds	r7, #32
 8010a9c:	46bd      	mov	sp, r7
 8010a9e:	bd80      	pop	{r7, pc}

08010aa0 <SDMMC_CmdBusWidth>:
  * @param  SDMMCx: Pointer to SDMMC register base
  * @param  BusWidth: BusWidth
  * @retval HAL status
  */
uint32_t SDMMC_CmdBusWidth(SDMMC_TypeDef *SDMMCx, uint32_t BusWidth)
{
 8010aa0:	b580      	push	{r7, lr}
 8010aa2:	b088      	sub	sp, #32
 8010aa4:	af00      	add	r7, sp, #0
 8010aa6:	6078      	str	r0, [r7, #4]
 8010aa8:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  sdmmc_cmdinit.Argument         = (uint32_t)BusWidth;
 8010aaa:	683b      	ldr	r3, [r7, #0]
 8010aac:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_APP_SD_SET_BUSWIDTH;
 8010aae:	2306      	movs	r3, #6
 8010ab0:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8010ab2:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8010ab6:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8010ab8:	2300      	movs	r3, #0
 8010aba:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8010abc:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8010ac0:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8010ac2:	f107 0308 	add.w	r3, r7, #8
 8010ac6:	4619      	mov	r1, r3
 8010ac8:	6878      	ldr	r0, [r7, #4]
 8010aca:	f7ff fde3 	bl	8010694 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_APP_SD_SET_BUSWIDTH, SDMMC_CMDTIMEOUT);
 8010ace:	f241 3288 	movw	r2, #5000	@ 0x1388
 8010ad2:	2106      	movs	r1, #6
 8010ad4:	6878      	ldr	r0, [r7, #4]
 8010ad6:	f000 f8cf 	bl	8010c78 <SDMMC_GetCmdResp1>
 8010ada:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8010adc:	69fb      	ldr	r3, [r7, #28]
}
 8010ade:	4618      	mov	r0, r3
 8010ae0:	3720      	adds	r7, #32
 8010ae2:	46bd      	mov	sp, r7
 8010ae4:	bd80      	pop	{r7, pc}

08010ae6 <SDMMC_CmdSendSCR>:
  * @brief  Send the Send SCR command and check the response.
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendSCR(SDMMC_TypeDef *SDMMCx)
{
 8010ae6:	b580      	push	{r7, lr}
 8010ae8:	b088      	sub	sp, #32
 8010aea:	af00      	add	r7, sp, #0
 8010aec:	6078      	str	r0, [r7, #4]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  /* Send CMD51 SD_APP_SEND_SCR */
  sdmmc_cmdinit.Argument         = 0U;
 8010aee:	2300      	movs	r3, #0
 8010af0:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SD_APP_SEND_SCR;
 8010af2:	2333      	movs	r3, #51	@ 0x33
 8010af4:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8010af6:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8010afa:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8010afc:	2300      	movs	r3, #0
 8010afe:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8010b00:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8010b04:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8010b06:	f107 0308 	add.w	r3, r7, #8
 8010b0a:	4619      	mov	r1, r3
 8010b0c:	6878      	ldr	r0, [r7, #4]
 8010b0e:	f7ff fdc1 	bl	8010694 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_SD_APP_SEND_SCR, SDMMC_CMDTIMEOUT);
 8010b12:	f241 3288 	movw	r2, #5000	@ 0x1388
 8010b16:	2133      	movs	r1, #51	@ 0x33
 8010b18:	6878      	ldr	r0, [r7, #4]
 8010b1a:	f000 f8ad 	bl	8010c78 <SDMMC_GetCmdResp1>
 8010b1e:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8010b20:	69fb      	ldr	r3, [r7, #28]
}
 8010b22:	4618      	mov	r0, r3
 8010b24:	3720      	adds	r7, #32
 8010b26:	46bd      	mov	sp, r7
 8010b28:	bd80      	pop	{r7, pc}

08010b2a <SDMMC_CmdSendCID>:
  * @brief  Send the Send CID command and check the response.
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendCID(SDMMC_TypeDef *SDMMCx)
{
 8010b2a:	b580      	push	{r7, lr}
 8010b2c:	b088      	sub	sp, #32
 8010b2e:	af00      	add	r7, sp, #0
 8010b30:	6078      	str	r0, [r7, #4]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  /* Send CMD2 ALL_SEND_CID */
  sdmmc_cmdinit.Argument         = 0U;
 8010b32:	2300      	movs	r3, #0
 8010b34:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_ALL_SEND_CID;
 8010b36:	2302      	movs	r3, #2
 8010b38:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_LONG;
 8010b3a:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8010b3e:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8010b40:	2300      	movs	r3, #0
 8010b42:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8010b44:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8010b48:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8010b4a:	f107 0308 	add.w	r3, r7, #8
 8010b4e:	4619      	mov	r1, r3
 8010b50:	6878      	ldr	r0, [r7, #4]
 8010b52:	f7ff fd9f 	bl	8010694 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp2(SDMMCx);
 8010b56:	6878      	ldr	r0, [r7, #4]
 8010b58:	f000 f980 	bl	8010e5c <SDMMC_GetCmdResp2>
 8010b5c:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8010b5e:	69fb      	ldr	r3, [r7, #28]
}
 8010b60:	4618      	mov	r0, r3
 8010b62:	3720      	adds	r7, #32
 8010b64:	46bd      	mov	sp, r7
 8010b66:	bd80      	pop	{r7, pc}

08010b68 <SDMMC_CmdSendCSD>:
  * @param  SDMMCx: Pointer to SDMMC register base
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendCSD(SDMMC_TypeDef *SDMMCx, uint32_t Argument)
{
 8010b68:	b580      	push	{r7, lr}
 8010b6a:	b088      	sub	sp, #32
 8010b6c:	af00      	add	r7, sp, #0
 8010b6e:	6078      	str	r0, [r7, #4]
 8010b70:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  /* Send CMD9 SEND_CSD */
  sdmmc_cmdinit.Argument         = Argument;
 8010b72:	683b      	ldr	r3, [r7, #0]
 8010b74:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEND_CSD;
 8010b76:	2309      	movs	r3, #9
 8010b78:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_LONG;
 8010b7a:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8010b7e:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8010b80:	2300      	movs	r3, #0
 8010b82:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8010b84:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8010b88:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8010b8a:	f107 0308 	add.w	r3, r7, #8
 8010b8e:	4619      	mov	r1, r3
 8010b90:	6878      	ldr	r0, [r7, #4]
 8010b92:	f7ff fd7f 	bl	8010694 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp2(SDMMCx);
 8010b96:	6878      	ldr	r0, [r7, #4]
 8010b98:	f000 f960 	bl	8010e5c <SDMMC_GetCmdResp2>
 8010b9c:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8010b9e:	69fb      	ldr	r3, [r7, #28]
}
 8010ba0:	4618      	mov	r0, r3
 8010ba2:	3720      	adds	r7, #32
 8010ba4:	46bd      	mov	sp, r7
 8010ba6:	bd80      	pop	{r7, pc}

08010ba8 <SDMMC_CmdSetRelAdd>:
  * @param  SDMMCx: Pointer to SDMMC register base
  * @param  pRCA: Card RCA
  * @retval HAL status
  */
uint32_t SDMMC_CmdSetRelAdd(SDMMC_TypeDef *SDMMCx, uint16_t *pRCA)
{
 8010ba8:	b580      	push	{r7, lr}
 8010baa:	b088      	sub	sp, #32
 8010bac:	af00      	add	r7, sp, #0
 8010bae:	6078      	str	r0, [r7, #4]
 8010bb0:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  /* Send CMD3 SD_CMD_SET_REL_ADDR */
  sdmmc_cmdinit.Argument         = 0U;
 8010bb2:	2300      	movs	r3, #0
 8010bb4:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SET_REL_ADDR;
 8010bb6:	2303      	movs	r3, #3
 8010bb8:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8010bba:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8010bbe:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8010bc0:	2300      	movs	r3, #0
 8010bc2:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8010bc4:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8010bc8:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8010bca:	f107 0308 	add.w	r3, r7, #8
 8010bce:	4619      	mov	r1, r3
 8010bd0:	6878      	ldr	r0, [r7, #4]
 8010bd2:	f7ff fd5f 	bl	8010694 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp6(SDMMCx, SDMMC_CMD_SET_REL_ADDR, pRCA);
 8010bd6:	683a      	ldr	r2, [r7, #0]
 8010bd8:	2103      	movs	r1, #3
 8010bda:	6878      	ldr	r0, [r7, #4]
 8010bdc:	f000 f9c8 	bl	8010f70 <SDMMC_GetCmdResp6>
 8010be0:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8010be2:	69fb      	ldr	r3, [r7, #28]
}
 8010be4:	4618      	mov	r0, r3
 8010be6:	3720      	adds	r7, #32
 8010be8:	46bd      	mov	sp, r7
 8010bea:	bd80      	pop	{r7, pc}

08010bec <SDMMC_CmdSendStatus>:
  * @param  SDMMCx: Pointer to SDMMC register base
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendStatus(SDMMC_TypeDef *SDMMCx, uint32_t Argument)
{
 8010bec:	b580      	push	{r7, lr}
 8010bee:	b088      	sub	sp, #32
 8010bf0:	af00      	add	r7, sp, #0
 8010bf2:	6078      	str	r0, [r7, #4]
 8010bf4:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  sdmmc_cmdinit.Argument         = Argument;
 8010bf6:	683b      	ldr	r3, [r7, #0]
 8010bf8:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEND_STATUS;
 8010bfa:	230d      	movs	r3, #13
 8010bfc:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8010bfe:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8010c02:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8010c04:	2300      	movs	r3, #0
 8010c06:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8010c08:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8010c0c:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8010c0e:	f107 0308 	add.w	r3, r7, #8
 8010c12:	4619      	mov	r1, r3
 8010c14:	6878      	ldr	r0, [r7, #4]
 8010c16:	f7ff fd3d 	bl	8010694 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_SEND_STATUS, SDMMC_CMDTIMEOUT);
 8010c1a:	f241 3288 	movw	r2, #5000	@ 0x1388
 8010c1e:	210d      	movs	r1, #13
 8010c20:	6878      	ldr	r0, [r7, #4]
 8010c22:	f000 f829 	bl	8010c78 <SDMMC_GetCmdResp1>
 8010c26:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8010c28:	69fb      	ldr	r3, [r7, #28]
}
 8010c2a:	4618      	mov	r0, r3
 8010c2c:	3720      	adds	r7, #32
 8010c2e:	46bd      	mov	sp, r7
 8010c30:	bd80      	pop	{r7, pc}

08010c32 <SDMMC_CmdStatusRegister>:
  * @brief  Send the Status register command and check the response.
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_CmdStatusRegister(SDMMC_TypeDef *SDMMCx)
{
 8010c32:	b580      	push	{r7, lr}
 8010c34:	b088      	sub	sp, #32
 8010c36:	af00      	add	r7, sp, #0
 8010c38:	6078      	str	r0, [r7, #4]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  sdmmc_cmdinit.Argument         = 0U;
 8010c3a:	2300      	movs	r3, #0
 8010c3c:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SD_APP_STATUS;
 8010c3e:	230d      	movs	r3, #13
 8010c40:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8010c42:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8010c46:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8010c48:	2300      	movs	r3, #0
 8010c4a:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8010c4c:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8010c50:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8010c52:	f107 0308 	add.w	r3, r7, #8
 8010c56:	4619      	mov	r1, r3
 8010c58:	6878      	ldr	r0, [r7, #4]
 8010c5a:	f7ff fd1b 	bl	8010694 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_SD_APP_STATUS, SDMMC_CMDTIMEOUT);
 8010c5e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8010c62:	210d      	movs	r1, #13
 8010c64:	6878      	ldr	r0, [r7, #4]
 8010c66:	f000 f807 	bl	8010c78 <SDMMC_GetCmdResp1>
 8010c6a:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8010c6c:	69fb      	ldr	r3, [r7, #28]
}
 8010c6e:	4618      	mov	r0, r3
 8010c70:	3720      	adds	r7, #32
 8010c72:	46bd      	mov	sp, r7
 8010c74:	bd80      	pop	{r7, pc}
	...

08010c78 <SDMMC_GetCmdResp1>:
  * @param  hsd: SD handle
  * @param  SD_CMD: The sent command index
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp1(SDMMC_TypeDef *SDMMCx, uint8_t SD_CMD, uint32_t Timeout)
{
 8010c78:	b580      	push	{r7, lr}
 8010c7a:	b088      	sub	sp, #32
 8010c7c:	af00      	add	r7, sp, #0
 8010c7e:	60f8      	str	r0, [r7, #12]
 8010c80:	460b      	mov	r3, r1
 8010c82:	607a      	str	r2, [r7, #4]
 8010c84:	72fb      	strb	r3, [r7, #11]
  uint32_t response_r1;
  uint32_t sta_reg;

  /* 8 is the number of required instructions cycles for the below loop statement.
  The Timeout is expressed in ms */
  uint32_t count = Timeout * (SystemCoreClock / 8U / 1000U);
 8010c86:	4b70      	ldr	r3, [pc, #448]	@ (8010e48 <SDMMC_GetCmdResp1+0x1d0>)
 8010c88:	681b      	ldr	r3, [r3, #0]
 8010c8a:	4a70      	ldr	r2, [pc, #448]	@ (8010e4c <SDMMC_GetCmdResp1+0x1d4>)
 8010c8c:	fba2 2303 	umull	r2, r3, r2, r3
 8010c90:	0a5a      	lsrs	r2, r3, #9
 8010c92:	687b      	ldr	r3, [r7, #4]
 8010c94:	fb02 f303 	mul.w	r3, r2, r3
 8010c98:	61fb      	str	r3, [r7, #28]

  do
  {
    if (count-- == 0U)
 8010c9a:	69fb      	ldr	r3, [r7, #28]
 8010c9c:	1e5a      	subs	r2, r3, #1
 8010c9e:	61fa      	str	r2, [r7, #28]
 8010ca0:	2b00      	cmp	r3, #0
 8010ca2:	d102      	bne.n	8010caa <SDMMC_GetCmdResp1+0x32>
    {
      return SDMMC_ERROR_TIMEOUT;
 8010ca4:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 8010ca8:	e0c9      	b.n	8010e3e <SDMMC_GetCmdResp1+0x1c6>
    }
    sta_reg = SDMMCx->STA;
 8010caa:	68fb      	ldr	r3, [r7, #12]
 8010cac:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8010cae:	61bb      	str	r3, [r7, #24]
  } while (((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT |
 8010cb0:	69ba      	ldr	r2, [r7, #24]
 8010cb2:	4b67      	ldr	r3, [pc, #412]	@ (8010e50 <SDMMC_GetCmdResp1+0x1d8>)
 8010cb4:	4013      	ands	r3, r2
                        SDMMC_FLAG_BUSYD0END)) == 0U) || ((sta_reg & SDMMC_FLAG_CMDACT) != 0U));
 8010cb6:	2b00      	cmp	r3, #0
 8010cb8:	d0ef      	beq.n	8010c9a <SDMMC_GetCmdResp1+0x22>
 8010cba:	69bb      	ldr	r3, [r7, #24]
 8010cbc:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8010cc0:	2b00      	cmp	r3, #0
 8010cc2:	d1ea      	bne.n	8010c9a <SDMMC_GetCmdResp1+0x22>

  if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 8010cc4:	68fb      	ldr	r3, [r7, #12]
 8010cc6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8010cc8:	f003 0304 	and.w	r3, r3, #4
 8010ccc:	2b00      	cmp	r3, #0
 8010cce:	d004      	beq.n	8010cda <SDMMC_GetCmdResp1+0x62>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 8010cd0:	68fb      	ldr	r3, [r7, #12]
 8010cd2:	2204      	movs	r2, #4
 8010cd4:	639a      	str	r2, [r3, #56]	@ 0x38

    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 8010cd6:	2304      	movs	r3, #4
 8010cd8:	e0b1      	b.n	8010e3e <SDMMC_GetCmdResp1+0x1c6>
  }
  else if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL))
 8010cda:	68fb      	ldr	r3, [r7, #12]
 8010cdc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8010cde:	f003 0301 	and.w	r3, r3, #1
 8010ce2:	2b00      	cmp	r3, #0
 8010ce4:	d004      	beq.n	8010cf0 <SDMMC_GetCmdResp1+0x78>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL);
 8010ce6:	68fb      	ldr	r3, [r7, #12]
 8010ce8:	2201      	movs	r2, #1
 8010cea:	639a      	str	r2, [r3, #56]	@ 0x38

    return SDMMC_ERROR_CMD_CRC_FAIL;
 8010cec:	2301      	movs	r3, #1
 8010cee:	e0a6      	b.n	8010e3e <SDMMC_GetCmdResp1+0x1c6>
  {
    /* Nothing to do */
  }

  /* Clear all the static flags */
  __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 8010cf0:	68fb      	ldr	r3, [r7, #12]
 8010cf2:	4a58      	ldr	r2, [pc, #352]	@ (8010e54 <SDMMC_GetCmdResp1+0x1dc>)
 8010cf4:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Check response received is of desired command */
  if (SDMMC_GetCommandResponse(SDMMCx) != SD_CMD)
 8010cf6:	68f8      	ldr	r0, [r7, #12]
 8010cf8:	f7ff fcf6 	bl	80106e8 <SDMMC_GetCommandResponse>
 8010cfc:	4603      	mov	r3, r0
 8010cfe:	461a      	mov	r2, r3
 8010d00:	7afb      	ldrb	r3, [r7, #11]
 8010d02:	4293      	cmp	r3, r2
 8010d04:	d001      	beq.n	8010d0a <SDMMC_GetCmdResp1+0x92>
  {
    return SDMMC_ERROR_CMD_CRC_FAIL;
 8010d06:	2301      	movs	r3, #1
 8010d08:	e099      	b.n	8010e3e <SDMMC_GetCmdResp1+0x1c6>
  }

  /* We have received response, retrieve it for analysis  */
  response_r1 = SDMMC_GetResponse(SDMMCx, SDMMC_RESP1);
 8010d0a:	2100      	movs	r1, #0
 8010d0c:	68f8      	ldr	r0, [r7, #12]
 8010d0e:	f7ff fcf8 	bl	8010702 <SDMMC_GetResponse>
 8010d12:	6178      	str	r0, [r7, #20]

  if ((response_r1 & SDMMC_OCR_ERRORBITS) == SDMMC_ALLZERO)
 8010d14:	697a      	ldr	r2, [r7, #20]
 8010d16:	4b50      	ldr	r3, [pc, #320]	@ (8010e58 <SDMMC_GetCmdResp1+0x1e0>)
 8010d18:	4013      	ands	r3, r2
 8010d1a:	2b00      	cmp	r3, #0
 8010d1c:	d101      	bne.n	8010d22 <SDMMC_GetCmdResp1+0xaa>
  {
    return SDMMC_ERROR_NONE;
 8010d1e:	2300      	movs	r3, #0
 8010d20:	e08d      	b.n	8010e3e <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_ADDR_OUT_OF_RANGE) == SDMMC_OCR_ADDR_OUT_OF_RANGE)
 8010d22:	697b      	ldr	r3, [r7, #20]
 8010d24:	2b00      	cmp	r3, #0
 8010d26:	da02      	bge.n	8010d2e <SDMMC_GetCmdResp1+0xb6>
  {
    return SDMMC_ERROR_ADDR_OUT_OF_RANGE;
 8010d28:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8010d2c:	e087      	b.n	8010e3e <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_ADDR_MISALIGNED) == SDMMC_OCR_ADDR_MISALIGNED)
 8010d2e:	697b      	ldr	r3, [r7, #20]
 8010d30:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 8010d34:	2b00      	cmp	r3, #0
 8010d36:	d001      	beq.n	8010d3c <SDMMC_GetCmdResp1+0xc4>
  {
    return SDMMC_ERROR_ADDR_MISALIGNED;
 8010d38:	2340      	movs	r3, #64	@ 0x40
 8010d3a:	e080      	b.n	8010e3e <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_BLOCK_LEN_ERR) == SDMMC_OCR_BLOCK_LEN_ERR)
 8010d3c:	697b      	ldr	r3, [r7, #20]
 8010d3e:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8010d42:	2b00      	cmp	r3, #0
 8010d44:	d001      	beq.n	8010d4a <SDMMC_GetCmdResp1+0xd2>
  {
    return SDMMC_ERROR_BLOCK_LEN_ERR;
 8010d46:	2380      	movs	r3, #128	@ 0x80
 8010d48:	e079      	b.n	8010e3e <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_ERASE_SEQ_ERR) == SDMMC_OCR_ERASE_SEQ_ERR)
 8010d4a:	697b      	ldr	r3, [r7, #20]
 8010d4c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8010d50:	2b00      	cmp	r3, #0
 8010d52:	d002      	beq.n	8010d5a <SDMMC_GetCmdResp1+0xe2>
  {
    return SDMMC_ERROR_ERASE_SEQ_ERR;
 8010d54:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8010d58:	e071      	b.n	8010e3e <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_BAD_ERASE_PARAM) == SDMMC_OCR_BAD_ERASE_PARAM)
 8010d5a:	697b      	ldr	r3, [r7, #20]
 8010d5c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8010d60:	2b00      	cmp	r3, #0
 8010d62:	d002      	beq.n	8010d6a <SDMMC_GetCmdResp1+0xf2>
  {
    return SDMMC_ERROR_BAD_ERASE_PARAM;
 8010d64:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8010d68:	e069      	b.n	8010e3e <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_WRITE_PROT_VIOLATION) == SDMMC_OCR_WRITE_PROT_VIOLATION)
 8010d6a:	697b      	ldr	r3, [r7, #20]
 8010d6c:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8010d70:	2b00      	cmp	r3, #0
 8010d72:	d002      	beq.n	8010d7a <SDMMC_GetCmdResp1+0x102>
  {
    return SDMMC_ERROR_WRITE_PROT_VIOLATION;
 8010d74:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8010d78:	e061      	b.n	8010e3e <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_LOCK_UNLOCK_FAILED) == SDMMC_OCR_LOCK_UNLOCK_FAILED)
 8010d7a:	697b      	ldr	r3, [r7, #20]
 8010d7c:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8010d80:	2b00      	cmp	r3, #0
 8010d82:	d002      	beq.n	8010d8a <SDMMC_GetCmdResp1+0x112>
  {
    return SDMMC_ERROR_LOCK_UNLOCK_FAILED;
 8010d84:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8010d88:	e059      	b.n	8010e3e <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_COM_CRC_FAILED) == SDMMC_OCR_COM_CRC_FAILED)
 8010d8a:	697b      	ldr	r3, [r7, #20]
 8010d8c:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8010d90:	2b00      	cmp	r3, #0
 8010d92:	d002      	beq.n	8010d9a <SDMMC_GetCmdResp1+0x122>
  {
    return SDMMC_ERROR_COM_CRC_FAILED;
 8010d94:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8010d98:	e051      	b.n	8010e3e <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_ILLEGAL_CMD) == SDMMC_OCR_ILLEGAL_CMD)
 8010d9a:	697b      	ldr	r3, [r7, #20]
 8010d9c:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8010da0:	2b00      	cmp	r3, #0
 8010da2:	d002      	beq.n	8010daa <SDMMC_GetCmdResp1+0x132>
  {
    return SDMMC_ERROR_ILLEGAL_CMD;
 8010da4:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8010da8:	e049      	b.n	8010e3e <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_CARD_ECC_FAILED) == SDMMC_OCR_CARD_ECC_FAILED)
 8010daa:	697b      	ldr	r3, [r7, #20]
 8010dac:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8010db0:	2b00      	cmp	r3, #0
 8010db2:	d002      	beq.n	8010dba <SDMMC_GetCmdResp1+0x142>
  {
    return SDMMC_ERROR_CARD_ECC_FAILED;
 8010db4:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8010db8:	e041      	b.n	8010e3e <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_CC_ERROR) == SDMMC_OCR_CC_ERROR)
 8010dba:	697b      	ldr	r3, [r7, #20]
 8010dbc:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8010dc0:	2b00      	cmp	r3, #0
 8010dc2:	d002      	beq.n	8010dca <SDMMC_GetCmdResp1+0x152>
  {
    return SDMMC_ERROR_CC_ERR;
 8010dc4:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8010dc8:	e039      	b.n	8010e3e <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_STREAM_READ_UNDERRUN) == SDMMC_OCR_STREAM_READ_UNDERRUN)
 8010dca:	697b      	ldr	r3, [r7, #20]
 8010dcc:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8010dd0:	2b00      	cmp	r3, #0
 8010dd2:	d002      	beq.n	8010dda <SDMMC_GetCmdResp1+0x162>
  {
    return SDMMC_ERROR_STREAM_READ_UNDERRUN;
 8010dd4:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8010dd8:	e031      	b.n	8010e3e <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_STREAM_WRITE_OVERRUN) == SDMMC_OCR_STREAM_WRITE_OVERRUN)
 8010dda:	697b      	ldr	r3, [r7, #20]
 8010ddc:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8010de0:	2b00      	cmp	r3, #0
 8010de2:	d002      	beq.n	8010dea <SDMMC_GetCmdResp1+0x172>
  {
    return SDMMC_ERROR_STREAM_WRITE_OVERRUN;
 8010de4:	f44f 2380 	mov.w	r3, #262144	@ 0x40000
 8010de8:	e029      	b.n	8010e3e <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_CID_CSD_OVERWRITE) == SDMMC_OCR_CID_CSD_OVERWRITE)
 8010dea:	697b      	ldr	r3, [r7, #20]
 8010dec:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8010df0:	2b00      	cmp	r3, #0
 8010df2:	d002      	beq.n	8010dfa <SDMMC_GetCmdResp1+0x182>
  {
    return SDMMC_ERROR_CID_CSD_OVERWRITE;
 8010df4:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 8010df8:	e021      	b.n	8010e3e <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_WP_ERASE_SKIP) == SDMMC_OCR_WP_ERASE_SKIP)
 8010dfa:	697b      	ldr	r3, [r7, #20]
 8010dfc:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8010e00:	2b00      	cmp	r3, #0
 8010e02:	d002      	beq.n	8010e0a <SDMMC_GetCmdResp1+0x192>
  {
    return SDMMC_ERROR_WP_ERASE_SKIP;
 8010e04:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 8010e08:	e019      	b.n	8010e3e <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_CARD_ECC_DISABLED) == SDMMC_OCR_CARD_ECC_DISABLED)
 8010e0a:	697b      	ldr	r3, [r7, #20]
 8010e0c:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8010e10:	2b00      	cmp	r3, #0
 8010e12:	d002      	beq.n	8010e1a <SDMMC_GetCmdResp1+0x1a2>
  {
    return SDMMC_ERROR_CARD_ECC_DISABLED;
 8010e14:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 8010e18:	e011      	b.n	8010e3e <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_ERASE_RESET) == SDMMC_OCR_ERASE_RESET)
 8010e1a:	697b      	ldr	r3, [r7, #20]
 8010e1c:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8010e20:	2b00      	cmp	r3, #0
 8010e22:	d002      	beq.n	8010e2a <SDMMC_GetCmdResp1+0x1b2>
  {
    return SDMMC_ERROR_ERASE_RESET;
 8010e24:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8010e28:	e009      	b.n	8010e3e <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_AKE_SEQ_ERROR) == SDMMC_OCR_AKE_SEQ_ERROR)
 8010e2a:	697b      	ldr	r3, [r7, #20]
 8010e2c:	f003 0308 	and.w	r3, r3, #8
 8010e30:	2b00      	cmp	r3, #0
 8010e32:	d002      	beq.n	8010e3a <SDMMC_GetCmdResp1+0x1c2>
  {
    return SDMMC_ERROR_AKE_SEQ_ERR;
 8010e34:	f44f 0300 	mov.w	r3, #8388608	@ 0x800000
 8010e38:	e001      	b.n	8010e3e <SDMMC_GetCmdResp1+0x1c6>
  }
  else
  {
    return SDMMC_ERROR_GENERAL_UNKNOWN_ERR;
 8010e3a:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
  }
}
 8010e3e:	4618      	mov	r0, r3
 8010e40:	3720      	adds	r7, #32
 8010e42:	46bd      	mov	sp, r7
 8010e44:	bd80      	pop	{r7, pc}
 8010e46:	bf00      	nop
 8010e48:	24000000 	.word	0x24000000
 8010e4c:	10624dd3 	.word	0x10624dd3
 8010e50:	00200045 	.word	0x00200045
 8010e54:	002000c5 	.word	0x002000c5
 8010e58:	fdffe008 	.word	0xfdffe008

08010e5c <SDMMC_GetCmdResp2>:
  * @brief  Checks for error conditions for R2 (CID or CSD) response.
  * @param  hsd: SD handle
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp2(SDMMC_TypeDef *SDMMCx)
{
 8010e5c:	b480      	push	{r7}
 8010e5e:	b085      	sub	sp, #20
 8010e60:	af00      	add	r7, sp, #0
 8010e62:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDMMC_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U / 1000U);
 8010e64:	4b1f      	ldr	r3, [pc, #124]	@ (8010ee4 <SDMMC_GetCmdResp2+0x88>)
 8010e66:	681b      	ldr	r3, [r3, #0]
 8010e68:	4a1f      	ldr	r2, [pc, #124]	@ (8010ee8 <SDMMC_GetCmdResp2+0x8c>)
 8010e6a:	fba2 2303 	umull	r2, r3, r2, r3
 8010e6e:	0a5b      	lsrs	r3, r3, #9
 8010e70:	f241 3288 	movw	r2, #5000	@ 0x1388
 8010e74:	fb02 f303 	mul.w	r3, r2, r3
 8010e78:	60fb      	str	r3, [r7, #12]

  do
  {
    if (count-- == 0U)
 8010e7a:	68fb      	ldr	r3, [r7, #12]
 8010e7c:	1e5a      	subs	r2, r3, #1
 8010e7e:	60fa      	str	r2, [r7, #12]
 8010e80:	2b00      	cmp	r3, #0
 8010e82:	d102      	bne.n	8010e8a <SDMMC_GetCmdResp2+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 8010e84:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 8010e88:	e026      	b.n	8010ed8 <SDMMC_GetCmdResp2+0x7c>
    }
    sta_reg = SDMMCx->STA;
 8010e8a:	687b      	ldr	r3, [r7, #4]
 8010e8c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8010e8e:	60bb      	str	r3, [r7, #8]
  } while (((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 8010e90:	68bb      	ldr	r3, [r7, #8]
 8010e92:	f003 0345 	and.w	r3, r3, #69	@ 0x45
 8010e96:	2b00      	cmp	r3, #0
 8010e98:	d0ef      	beq.n	8010e7a <SDMMC_GetCmdResp2+0x1e>
           ((sta_reg & SDMMC_FLAG_CMDACT) != 0U));
 8010e9a:	68bb      	ldr	r3, [r7, #8]
 8010e9c:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  } while (((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 8010ea0:	2b00      	cmp	r3, #0
 8010ea2:	d1ea      	bne.n	8010e7a <SDMMC_GetCmdResp2+0x1e>

  if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 8010ea4:	687b      	ldr	r3, [r7, #4]
 8010ea6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8010ea8:	f003 0304 	and.w	r3, r3, #4
 8010eac:	2b00      	cmp	r3, #0
 8010eae:	d004      	beq.n	8010eba <SDMMC_GetCmdResp2+0x5e>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 8010eb0:	687b      	ldr	r3, [r7, #4]
 8010eb2:	2204      	movs	r2, #4
 8010eb4:	639a      	str	r2, [r3, #56]	@ 0x38

    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 8010eb6:	2304      	movs	r3, #4
 8010eb8:	e00e      	b.n	8010ed8 <SDMMC_GetCmdResp2+0x7c>
  }
  else if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL))
 8010eba:	687b      	ldr	r3, [r7, #4]
 8010ebc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8010ebe:	f003 0301 	and.w	r3, r3, #1
 8010ec2:	2b00      	cmp	r3, #0
 8010ec4:	d004      	beq.n	8010ed0 <SDMMC_GetCmdResp2+0x74>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL);
 8010ec6:	687b      	ldr	r3, [r7, #4]
 8010ec8:	2201      	movs	r2, #1
 8010eca:	639a      	str	r2, [r3, #56]	@ 0x38

    return SDMMC_ERROR_CMD_CRC_FAIL;
 8010ecc:	2301      	movs	r3, #1
 8010ece:	e003      	b.n	8010ed8 <SDMMC_GetCmdResp2+0x7c>
  }
  else
  {
    /* No error flag set */
    /* Clear all the static flags */
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 8010ed0:	687b      	ldr	r3, [r7, #4]
 8010ed2:	4a06      	ldr	r2, [pc, #24]	@ (8010eec <SDMMC_GetCmdResp2+0x90>)
 8010ed4:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  return SDMMC_ERROR_NONE;
 8010ed6:	2300      	movs	r3, #0
}
 8010ed8:	4618      	mov	r0, r3
 8010eda:	3714      	adds	r7, #20
 8010edc:	46bd      	mov	sp, r7
 8010ede:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010ee2:	4770      	bx	lr
 8010ee4:	24000000 	.word	0x24000000
 8010ee8:	10624dd3 	.word	0x10624dd3
 8010eec:	002000c5 	.word	0x002000c5

08010ef0 <SDMMC_GetCmdResp3>:
  * @brief  Checks for error conditions for R3 (OCR) response.
  * @param  hsd: SD handle
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp3(SDMMC_TypeDef *SDMMCx)
{
 8010ef0:	b480      	push	{r7}
 8010ef2:	b085      	sub	sp, #20
 8010ef4:	af00      	add	r7, sp, #0
 8010ef6:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDMMC_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U / 1000U);
 8010ef8:	4b1a      	ldr	r3, [pc, #104]	@ (8010f64 <SDMMC_GetCmdResp3+0x74>)
 8010efa:	681b      	ldr	r3, [r3, #0]
 8010efc:	4a1a      	ldr	r2, [pc, #104]	@ (8010f68 <SDMMC_GetCmdResp3+0x78>)
 8010efe:	fba2 2303 	umull	r2, r3, r2, r3
 8010f02:	0a5b      	lsrs	r3, r3, #9
 8010f04:	f241 3288 	movw	r2, #5000	@ 0x1388
 8010f08:	fb02 f303 	mul.w	r3, r2, r3
 8010f0c:	60fb      	str	r3, [r7, #12]

  do
  {
    if (count-- == 0U)
 8010f0e:	68fb      	ldr	r3, [r7, #12]
 8010f10:	1e5a      	subs	r2, r3, #1
 8010f12:	60fa      	str	r2, [r7, #12]
 8010f14:	2b00      	cmp	r3, #0
 8010f16:	d102      	bne.n	8010f1e <SDMMC_GetCmdResp3+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 8010f18:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 8010f1c:	e01b      	b.n	8010f56 <SDMMC_GetCmdResp3+0x66>
    }
    sta_reg = SDMMCx->STA;
 8010f1e:	687b      	ldr	r3, [r7, #4]
 8010f20:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8010f22:	60bb      	str	r3, [r7, #8]
  } while (((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 8010f24:	68bb      	ldr	r3, [r7, #8]
 8010f26:	f003 0345 	and.w	r3, r3, #69	@ 0x45
 8010f2a:	2b00      	cmp	r3, #0
 8010f2c:	d0ef      	beq.n	8010f0e <SDMMC_GetCmdResp3+0x1e>
           ((sta_reg & SDMMC_FLAG_CMDACT) != 0U));
 8010f2e:	68bb      	ldr	r3, [r7, #8]
 8010f30:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  } while (((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 8010f34:	2b00      	cmp	r3, #0
 8010f36:	d1ea      	bne.n	8010f0e <SDMMC_GetCmdResp3+0x1e>

  if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 8010f38:	687b      	ldr	r3, [r7, #4]
 8010f3a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8010f3c:	f003 0304 	and.w	r3, r3, #4
 8010f40:	2b00      	cmp	r3, #0
 8010f42:	d004      	beq.n	8010f4e <SDMMC_GetCmdResp3+0x5e>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 8010f44:	687b      	ldr	r3, [r7, #4]
 8010f46:	2204      	movs	r2, #4
 8010f48:	639a      	str	r2, [r3, #56]	@ 0x38

    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 8010f4a:	2304      	movs	r3, #4
 8010f4c:	e003      	b.n	8010f56 <SDMMC_GetCmdResp3+0x66>
  }
  else
  {
    /* Clear all the static flags */
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 8010f4e:	687b      	ldr	r3, [r7, #4]
 8010f50:	4a06      	ldr	r2, [pc, #24]	@ (8010f6c <SDMMC_GetCmdResp3+0x7c>)
 8010f52:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  return SDMMC_ERROR_NONE;
 8010f54:	2300      	movs	r3, #0
}
 8010f56:	4618      	mov	r0, r3
 8010f58:	3714      	adds	r7, #20
 8010f5a:	46bd      	mov	sp, r7
 8010f5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010f60:	4770      	bx	lr
 8010f62:	bf00      	nop
 8010f64:	24000000 	.word	0x24000000
 8010f68:	10624dd3 	.word	0x10624dd3
 8010f6c:	002000c5 	.word	0x002000c5

08010f70 <SDMMC_GetCmdResp6>:
  * @param  pRCA: Pointer to the variable that will contain the SD card relative
  *         address RCA
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp6(SDMMC_TypeDef *SDMMCx, uint8_t SD_CMD, uint16_t *pRCA)
{
 8010f70:	b580      	push	{r7, lr}
 8010f72:	b088      	sub	sp, #32
 8010f74:	af00      	add	r7, sp, #0
 8010f76:	60f8      	str	r0, [r7, #12]
 8010f78:	460b      	mov	r3, r1
 8010f7a:	607a      	str	r2, [r7, #4]
 8010f7c:	72fb      	strb	r3, [r7, #11]
  uint32_t response_r1;
  uint32_t sta_reg;

  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDMMC_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U / 1000U);
 8010f7e:	4b35      	ldr	r3, [pc, #212]	@ (8011054 <SDMMC_GetCmdResp6+0xe4>)
 8010f80:	681b      	ldr	r3, [r3, #0]
 8010f82:	4a35      	ldr	r2, [pc, #212]	@ (8011058 <SDMMC_GetCmdResp6+0xe8>)
 8010f84:	fba2 2303 	umull	r2, r3, r2, r3
 8010f88:	0a5b      	lsrs	r3, r3, #9
 8010f8a:	f241 3288 	movw	r2, #5000	@ 0x1388
 8010f8e:	fb02 f303 	mul.w	r3, r2, r3
 8010f92:	61fb      	str	r3, [r7, #28]

  do
  {
    if (count-- == 0U)
 8010f94:	69fb      	ldr	r3, [r7, #28]
 8010f96:	1e5a      	subs	r2, r3, #1
 8010f98:	61fa      	str	r2, [r7, #28]
 8010f9a:	2b00      	cmp	r3, #0
 8010f9c:	d102      	bne.n	8010fa4 <SDMMC_GetCmdResp6+0x34>
    {
      return SDMMC_ERROR_TIMEOUT;
 8010f9e:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 8010fa2:	e052      	b.n	801104a <SDMMC_GetCmdResp6+0xda>
    }
    sta_reg = SDMMCx->STA;
 8010fa4:	68fb      	ldr	r3, [r7, #12]
 8010fa6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8010fa8:	61bb      	str	r3, [r7, #24]
  } while (((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 8010faa:	69bb      	ldr	r3, [r7, #24]
 8010fac:	f003 0345 	and.w	r3, r3, #69	@ 0x45
 8010fb0:	2b00      	cmp	r3, #0
 8010fb2:	d0ef      	beq.n	8010f94 <SDMMC_GetCmdResp6+0x24>
           ((sta_reg & SDMMC_FLAG_CMDACT) != 0U));
 8010fb4:	69bb      	ldr	r3, [r7, #24]
 8010fb6:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  } while (((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 8010fba:	2b00      	cmp	r3, #0
 8010fbc:	d1ea      	bne.n	8010f94 <SDMMC_GetCmdResp6+0x24>

  if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 8010fbe:	68fb      	ldr	r3, [r7, #12]
 8010fc0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8010fc2:	f003 0304 	and.w	r3, r3, #4
 8010fc6:	2b00      	cmp	r3, #0
 8010fc8:	d004      	beq.n	8010fd4 <SDMMC_GetCmdResp6+0x64>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 8010fca:	68fb      	ldr	r3, [r7, #12]
 8010fcc:	2204      	movs	r2, #4
 8010fce:	639a      	str	r2, [r3, #56]	@ 0x38

    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 8010fd0:	2304      	movs	r3, #4
 8010fd2:	e03a      	b.n	801104a <SDMMC_GetCmdResp6+0xda>
  }
  else if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL))
 8010fd4:	68fb      	ldr	r3, [r7, #12]
 8010fd6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8010fd8:	f003 0301 	and.w	r3, r3, #1
 8010fdc:	2b00      	cmp	r3, #0
 8010fde:	d004      	beq.n	8010fea <SDMMC_GetCmdResp6+0x7a>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL);
 8010fe0:	68fb      	ldr	r3, [r7, #12]
 8010fe2:	2201      	movs	r2, #1
 8010fe4:	639a      	str	r2, [r3, #56]	@ 0x38

    return SDMMC_ERROR_CMD_CRC_FAIL;
 8010fe6:	2301      	movs	r3, #1
 8010fe8:	e02f      	b.n	801104a <SDMMC_GetCmdResp6+0xda>
  {
    /* Nothing to do */
  }

  /* Check response received is of desired command */
  if (SDMMC_GetCommandResponse(SDMMCx) != SD_CMD)
 8010fea:	68f8      	ldr	r0, [r7, #12]
 8010fec:	f7ff fb7c 	bl	80106e8 <SDMMC_GetCommandResponse>
 8010ff0:	4603      	mov	r3, r0
 8010ff2:	461a      	mov	r2, r3
 8010ff4:	7afb      	ldrb	r3, [r7, #11]
 8010ff6:	4293      	cmp	r3, r2
 8010ff8:	d001      	beq.n	8010ffe <SDMMC_GetCmdResp6+0x8e>
  {
    return SDMMC_ERROR_CMD_CRC_FAIL;
 8010ffa:	2301      	movs	r3, #1
 8010ffc:	e025      	b.n	801104a <SDMMC_GetCmdResp6+0xda>
  }

  /* Clear all the static flags */
  __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 8010ffe:	68fb      	ldr	r3, [r7, #12]
 8011000:	4a16      	ldr	r2, [pc, #88]	@ (801105c <SDMMC_GetCmdResp6+0xec>)
 8011002:	639a      	str	r2, [r3, #56]	@ 0x38

  /* We have received response, retrieve it.  */
  response_r1 = SDMMC_GetResponse(SDMMCx, SDMMC_RESP1);
 8011004:	2100      	movs	r1, #0
 8011006:	68f8      	ldr	r0, [r7, #12]
 8011008:	f7ff fb7b 	bl	8010702 <SDMMC_GetResponse>
 801100c:	6178      	str	r0, [r7, #20]

  if ((response_r1 & (SDMMC_R6_GENERAL_UNKNOWN_ERROR | SDMMC_R6_ILLEGAL_CMD |
 801100e:	697b      	ldr	r3, [r7, #20]
 8011010:	f403 4360 	and.w	r3, r3, #57344	@ 0xe000
 8011014:	2b00      	cmp	r3, #0
 8011016:	d106      	bne.n	8011026 <SDMMC_GetCmdResp6+0xb6>
                      SDMMC_R6_COM_CRC_FAILED)) == SDMMC_ALLZERO)
  {
    *pRCA = (uint16_t)(response_r1 >> 16);
 8011018:	697b      	ldr	r3, [r7, #20]
 801101a:	0c1b      	lsrs	r3, r3, #16
 801101c:	b29a      	uxth	r2, r3
 801101e:	687b      	ldr	r3, [r7, #4]
 8011020:	801a      	strh	r2, [r3, #0]

    return SDMMC_ERROR_NONE;
 8011022:	2300      	movs	r3, #0
 8011024:	e011      	b.n	801104a <SDMMC_GetCmdResp6+0xda>
  }
  else if ((response_r1 & SDMMC_R6_ILLEGAL_CMD) == SDMMC_R6_ILLEGAL_CMD)
 8011026:	697b      	ldr	r3, [r7, #20]
 8011028:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 801102c:	2b00      	cmp	r3, #0
 801102e:	d002      	beq.n	8011036 <SDMMC_GetCmdResp6+0xc6>
  {
    return SDMMC_ERROR_ILLEGAL_CMD;
 8011030:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8011034:	e009      	b.n	801104a <SDMMC_GetCmdResp6+0xda>
  }
  else if ((response_r1 & SDMMC_R6_COM_CRC_FAILED) == SDMMC_R6_COM_CRC_FAILED)
 8011036:	697b      	ldr	r3, [r7, #20]
 8011038:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 801103c:	2b00      	cmp	r3, #0
 801103e:	d002      	beq.n	8011046 <SDMMC_GetCmdResp6+0xd6>
  {
    return SDMMC_ERROR_COM_CRC_FAILED;
 8011040:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8011044:	e001      	b.n	801104a <SDMMC_GetCmdResp6+0xda>
  }
  else
  {
    return SDMMC_ERROR_GENERAL_UNKNOWN_ERR;
 8011046:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
  }
}
 801104a:	4618      	mov	r0, r3
 801104c:	3720      	adds	r7, #32
 801104e:	46bd      	mov	sp, r7
 8011050:	bd80      	pop	{r7, pc}
 8011052:	bf00      	nop
 8011054:	24000000 	.word	0x24000000
 8011058:	10624dd3 	.word	0x10624dd3
 801105c:	002000c5 	.word	0x002000c5

08011060 <SDMMC_GetCmdResp7>:
  * @brief  Checks for error conditions for R7 response.
  * @param  hsd: SD handle
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp7(SDMMC_TypeDef *SDMMCx)
{
 8011060:	b480      	push	{r7}
 8011062:	b085      	sub	sp, #20
 8011064:	af00      	add	r7, sp, #0
 8011066:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDMMC_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U / 1000U);
 8011068:	4b22      	ldr	r3, [pc, #136]	@ (80110f4 <SDMMC_GetCmdResp7+0x94>)
 801106a:	681b      	ldr	r3, [r3, #0]
 801106c:	4a22      	ldr	r2, [pc, #136]	@ (80110f8 <SDMMC_GetCmdResp7+0x98>)
 801106e:	fba2 2303 	umull	r2, r3, r2, r3
 8011072:	0a5b      	lsrs	r3, r3, #9
 8011074:	f241 3288 	movw	r2, #5000	@ 0x1388
 8011078:	fb02 f303 	mul.w	r3, r2, r3
 801107c:	60fb      	str	r3, [r7, #12]

  do
  {
    if (count-- == 0U)
 801107e:	68fb      	ldr	r3, [r7, #12]
 8011080:	1e5a      	subs	r2, r3, #1
 8011082:	60fa      	str	r2, [r7, #12]
 8011084:	2b00      	cmp	r3, #0
 8011086:	d102      	bne.n	801108e <SDMMC_GetCmdResp7+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 8011088:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 801108c:	e02c      	b.n	80110e8 <SDMMC_GetCmdResp7+0x88>
    }
    sta_reg = SDMMCx->STA;
 801108e:	687b      	ldr	r3, [r7, #4]
 8011090:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8011092:	60bb      	str	r3, [r7, #8]
  } while (((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 8011094:	68bb      	ldr	r3, [r7, #8]
 8011096:	f003 0345 	and.w	r3, r3, #69	@ 0x45
 801109a:	2b00      	cmp	r3, #0
 801109c:	d0ef      	beq.n	801107e <SDMMC_GetCmdResp7+0x1e>
           ((sta_reg & SDMMC_FLAG_CMDACT) != 0U));
 801109e:	68bb      	ldr	r3, [r7, #8]
 80110a0:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  } while (((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 80110a4:	2b00      	cmp	r3, #0
 80110a6:	d1ea      	bne.n	801107e <SDMMC_GetCmdResp7+0x1e>

  if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 80110a8:	687b      	ldr	r3, [r7, #4]
 80110aa:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80110ac:	f003 0304 	and.w	r3, r3, #4
 80110b0:	2b00      	cmp	r3, #0
 80110b2:	d004      	beq.n	80110be <SDMMC_GetCmdResp7+0x5e>
  {
    /* Card is not SD V2.0 compliant */
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 80110b4:	687b      	ldr	r3, [r7, #4]
 80110b6:	2204      	movs	r2, #4
 80110b8:	639a      	str	r2, [r3, #56]	@ 0x38

    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 80110ba:	2304      	movs	r3, #4
 80110bc:	e014      	b.n	80110e8 <SDMMC_GetCmdResp7+0x88>
  }

  else if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL))
 80110be:	687b      	ldr	r3, [r7, #4]
 80110c0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80110c2:	f003 0301 	and.w	r3, r3, #1
 80110c6:	2b00      	cmp	r3, #0
 80110c8:	d004      	beq.n	80110d4 <SDMMC_GetCmdResp7+0x74>
  {
    /* Card is not SD V2.0 compliant */
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL);
 80110ca:	687b      	ldr	r3, [r7, #4]
 80110cc:	2201      	movs	r2, #1
 80110ce:	639a      	str	r2, [r3, #56]	@ 0x38

    return SDMMC_ERROR_CMD_CRC_FAIL;
 80110d0:	2301      	movs	r3, #1
 80110d2:	e009      	b.n	80110e8 <SDMMC_GetCmdResp7+0x88>
  else
  {
    /* Nothing to do */
  }

  if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CMDREND))
 80110d4:	687b      	ldr	r3, [r7, #4]
 80110d6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80110d8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80110dc:	2b00      	cmp	r3, #0
 80110de:	d002      	beq.n	80110e6 <SDMMC_GetCmdResp7+0x86>
  {
    /* Card is SD V2.0 compliant */
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CMDREND);
 80110e0:	687b      	ldr	r3, [r7, #4]
 80110e2:	2240      	movs	r2, #64	@ 0x40
 80110e4:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  return SDMMC_ERROR_NONE;
 80110e6:	2300      	movs	r3, #0

}
 80110e8:	4618      	mov	r0, r3
 80110ea:	3714      	adds	r7, #20
 80110ec:	46bd      	mov	sp, r7
 80110ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80110f2:	4770      	bx	lr
 80110f4:	24000000 	.word	0x24000000
 80110f8:	10624dd3 	.word	0x10624dd3

080110fc <SDMMC_GetCmdError>:
  * @brief  Checks for error conditions for CMD0.
  * @param  hsd: SD handle
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdError(SDMMC_TypeDef *SDMMCx)
{
 80110fc:	b480      	push	{r7}
 80110fe:	b085      	sub	sp, #20
 8011100:	af00      	add	r7, sp, #0
 8011102:	6078      	str	r0, [r7, #4]
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDMMC_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U / 1000U);
 8011104:	4b11      	ldr	r3, [pc, #68]	@ (801114c <SDMMC_GetCmdError+0x50>)
 8011106:	681b      	ldr	r3, [r3, #0]
 8011108:	4a11      	ldr	r2, [pc, #68]	@ (8011150 <SDMMC_GetCmdError+0x54>)
 801110a:	fba2 2303 	umull	r2, r3, r2, r3
 801110e:	0a5b      	lsrs	r3, r3, #9
 8011110:	f241 3288 	movw	r2, #5000	@ 0x1388
 8011114:	fb02 f303 	mul.w	r3, r2, r3
 8011118:	60fb      	str	r3, [r7, #12]

  do
  {
    if (count-- == 0U)
 801111a:	68fb      	ldr	r3, [r7, #12]
 801111c:	1e5a      	subs	r2, r3, #1
 801111e:	60fa      	str	r2, [r7, #12]
 8011120:	2b00      	cmp	r3, #0
 8011122:	d102      	bne.n	801112a <SDMMC_GetCmdError+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 8011124:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 8011128:	e009      	b.n	801113e <SDMMC_GetCmdError+0x42>
    }

  } while (!__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CMDSENT));
 801112a:	687b      	ldr	r3, [r7, #4]
 801112c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 801112e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8011132:	2b00      	cmp	r3, #0
 8011134:	d0f1      	beq.n	801111a <SDMMC_GetCmdError+0x1e>

  /* Clear all the static flags */
  __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 8011136:	687b      	ldr	r3, [r7, #4]
 8011138:	4a06      	ldr	r2, [pc, #24]	@ (8011154 <SDMMC_GetCmdError+0x58>)
 801113a:	639a      	str	r2, [r3, #56]	@ 0x38

  return SDMMC_ERROR_NONE;
 801113c:	2300      	movs	r3, #0
}
 801113e:	4618      	mov	r0, r3
 8011140:	3714      	adds	r7, #20
 8011142:	46bd      	mov	sp, r7
 8011144:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011148:	4770      	bx	lr
 801114a:	bf00      	nop
 801114c:	24000000 	.word	0x24000000
 8011150:	10624dd3 	.word	0x10624dd3
 8011154:	002000c5 	.word	0x002000c5

08011158 <MX_FATFS_Init>:
/* USER CODE BEGIN Variables */

/* USER CODE END Variables */

void MX_FATFS_Init(void)
{
 8011158:	b580      	push	{r7, lr}
 801115a:	af00      	add	r7, sp, #0
  /*## FatFS: Link the SD driver ###########################*/
  retSD = FATFS_LinkDriver(&SD_Driver, SDPath);
 801115c:	4904      	ldr	r1, [pc, #16]	@ (8011170 <MX_FATFS_Init+0x18>)
 801115e:	4805      	ldr	r0, [pc, #20]	@ (8011174 <MX_FATFS_Init+0x1c>)
 8011160:	f002 fb2e 	bl	80137c0 <FATFS_LinkDriver>
 8011164:	4603      	mov	r3, r0
 8011166:	461a      	mov	r2, r3
 8011168:	4b03      	ldr	r3, [pc, #12]	@ (8011178 <MX_FATFS_Init+0x20>)
 801116a:	701a      	strb	r2, [r3, #0]

  /* USER CODE BEGIN Init */
  /* additional user code for init */
  /* USER CODE END Init */
}
 801116c:	bf00      	nop
 801116e:	bd80      	pop	{r7, pc}
 8011170:	2402c710 	.word	0x2402c710
 8011174:	08015708 	.word	0x08015708
 8011178:	2402c70c 	.word	0x2402c70c

0801117c <get_fattime>:
  * @brief  Gets Time from RTC
  * @param  None
  * @retval Time in DWORD
  */
DWORD get_fattime(void)
{
 801117c:	b480      	push	{r7}
 801117e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN get_fattime */
  return 0;
 8011180:	2300      	movs	r3, #0
  /* USER CODE END get_fattime */
}
 8011182:	4618      	mov	r0, r3
 8011184:	46bd      	mov	sp, r7
 8011186:	f85d 7b04 	ldr.w	r7, [sp], #4
 801118a:	4770      	bx	lr

0801118c <BSP_SD_Init>:
/**
  * @brief  Initializes the SD card device.
  * @retval SD status
  */
__weak uint8_t BSP_SD_Init(void)
{
 801118c:	b580      	push	{r7, lr}
 801118e:	b082      	sub	sp, #8
 8011190:	af00      	add	r7, sp, #0
  uint8_t sd_state = MSD_OK;
 8011192:	2300      	movs	r3, #0
 8011194:	71fb      	strb	r3, [r7, #7]
  /* Check if the SD card is plugged in the slot */
  if (BSP_SD_IsDetected() != SD_PRESENT)
 8011196:	f000 f879 	bl	801128c <BSP_SD_IsDetected>
 801119a:	4603      	mov	r3, r0
 801119c:	2b01      	cmp	r3, #1
 801119e:	d001      	beq.n	80111a4 <BSP_SD_Init+0x18>
  {
    return MSD_ERROR_SD_NOT_PRESENT;
 80111a0:	2302      	movs	r3, #2
 80111a2:	e012      	b.n	80111ca <BSP_SD_Init+0x3e>
  }
  /* HAL SD initialization */
  sd_state = HAL_SD_Init(&hsd1);
 80111a4:	480b      	ldr	r0, [pc, #44]	@ (80111d4 <BSP_SD_Init+0x48>)
 80111a6:	f7fa fd45 	bl	800bc34 <HAL_SD_Init>
 80111aa:	4603      	mov	r3, r0
 80111ac:	71fb      	strb	r3, [r7, #7]
  /* Configure SD Bus width (4 bits mode selected) */
  if (sd_state == MSD_OK)
 80111ae:	79fb      	ldrb	r3, [r7, #7]
 80111b0:	2b00      	cmp	r3, #0
 80111b2:	d109      	bne.n	80111c8 <BSP_SD_Init+0x3c>
  {
    /* Enable wide operation */
    if (HAL_SD_ConfigWideBusOperation(&hsd1, SDMMC_BUS_WIDE_4B) != HAL_OK)
 80111b4:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 80111b8:	4806      	ldr	r0, [pc, #24]	@ (80111d4 <BSP_SD_Init+0x48>)
 80111ba:	f7fb fc01 	bl	800c9c0 <HAL_SD_ConfigWideBusOperation>
 80111be:	4603      	mov	r3, r0
 80111c0:	2b00      	cmp	r3, #0
 80111c2:	d001      	beq.n	80111c8 <BSP_SD_Init+0x3c>
    {
      sd_state = MSD_ERROR;
 80111c4:	2301      	movs	r3, #1
 80111c6:	71fb      	strb	r3, [r7, #7]
    }
  }

  return sd_state;
 80111c8:	79fb      	ldrb	r3, [r7, #7]
}
 80111ca:	4618      	mov	r0, r3
 80111cc:	3708      	adds	r7, #8
 80111ce:	46bd      	mov	sp, r7
 80111d0:	bd80      	pop	{r7, pc}
 80111d2:	bf00      	nop
 80111d4:	2401a3b0 	.word	0x2401a3b0

080111d8 <BSP_SD_ReadBlocks>:
  * @param  NumOfBlocks: Number of SD blocks to read
  * @param  Timeout: Timeout for read operation
  * @retval SD status
  */
__weak uint8_t BSP_SD_ReadBlocks(uint32_t *pData, uint32_t ReadAddr, uint32_t NumOfBlocks, uint32_t Timeout)
{
 80111d8:	b580      	push	{r7, lr}
 80111da:	b088      	sub	sp, #32
 80111dc:	af02      	add	r7, sp, #8
 80111de:	60f8      	str	r0, [r7, #12]
 80111e0:	60b9      	str	r1, [r7, #8]
 80111e2:	607a      	str	r2, [r7, #4]
 80111e4:	603b      	str	r3, [r7, #0]
  uint8_t sd_state = MSD_OK;
 80111e6:	2300      	movs	r3, #0
 80111e8:	75fb      	strb	r3, [r7, #23]

  if (HAL_SD_ReadBlocks(&hsd1, (uint8_t *)pData, ReadAddr, NumOfBlocks, Timeout) != HAL_OK)
 80111ea:	683b      	ldr	r3, [r7, #0]
 80111ec:	9300      	str	r3, [sp, #0]
 80111ee:	687b      	ldr	r3, [r7, #4]
 80111f0:	68ba      	ldr	r2, [r7, #8]
 80111f2:	68f9      	ldr	r1, [r7, #12]
 80111f4:	4806      	ldr	r0, [pc, #24]	@ (8011210 <BSP_SD_ReadBlocks+0x38>)
 80111f6:	f7fa fe3d 	bl	800be74 <HAL_SD_ReadBlocks>
 80111fa:	4603      	mov	r3, r0
 80111fc:	2b00      	cmp	r3, #0
 80111fe:	d001      	beq.n	8011204 <BSP_SD_ReadBlocks+0x2c>
  {
    sd_state = MSD_ERROR;
 8011200:	2301      	movs	r3, #1
 8011202:	75fb      	strb	r3, [r7, #23]
  }

  return sd_state;
 8011204:	7dfb      	ldrb	r3, [r7, #23]
}
 8011206:	4618      	mov	r0, r3
 8011208:	3718      	adds	r7, #24
 801120a:	46bd      	mov	sp, r7
 801120c:	bd80      	pop	{r7, pc}
 801120e:	bf00      	nop
 8011210:	2401a3b0 	.word	0x2401a3b0

08011214 <BSP_SD_WriteBlocks>:
  * @param  NumOfBlocks: Number of SD blocks to write
  * @param  Timeout: Timeout for write operation
  * @retval SD status
  */
__weak uint8_t BSP_SD_WriteBlocks(uint32_t *pData, uint32_t WriteAddr, uint32_t NumOfBlocks, uint32_t Timeout)
{
 8011214:	b580      	push	{r7, lr}
 8011216:	b088      	sub	sp, #32
 8011218:	af02      	add	r7, sp, #8
 801121a:	60f8      	str	r0, [r7, #12]
 801121c:	60b9      	str	r1, [r7, #8]
 801121e:	607a      	str	r2, [r7, #4]
 8011220:	603b      	str	r3, [r7, #0]
  uint8_t sd_state = MSD_OK;
 8011222:	2300      	movs	r3, #0
 8011224:	75fb      	strb	r3, [r7, #23]

  if (HAL_SD_WriteBlocks(&hsd1, (uint8_t *)pData, WriteAddr, NumOfBlocks, Timeout) != HAL_OK)
 8011226:	683b      	ldr	r3, [r7, #0]
 8011228:	9300      	str	r3, [sp, #0]
 801122a:	687b      	ldr	r3, [r7, #4]
 801122c:	68ba      	ldr	r2, [r7, #8]
 801122e:	68f9      	ldr	r1, [r7, #12]
 8011230:	4806      	ldr	r0, [pc, #24]	@ (801124c <BSP_SD_WriteBlocks+0x38>)
 8011232:	f7fa ffa9 	bl	800c188 <HAL_SD_WriteBlocks>
 8011236:	4603      	mov	r3, r0
 8011238:	2b00      	cmp	r3, #0
 801123a:	d001      	beq.n	8011240 <BSP_SD_WriteBlocks+0x2c>
  {
    sd_state = MSD_ERROR;
 801123c:	2301      	movs	r3, #1
 801123e:	75fb      	strb	r3, [r7, #23]
  }

  return sd_state;
 8011240:	7dfb      	ldrb	r3, [r7, #23]
}
 8011242:	4618      	mov	r0, r3
 8011244:	3718      	adds	r7, #24
 8011246:	46bd      	mov	sp, r7
 8011248:	bd80      	pop	{r7, pc}
 801124a:	bf00      	nop
 801124c:	2401a3b0 	.word	0x2401a3b0

08011250 <BSP_SD_GetCardState>:
  *          This value can be one of the following values:
  *            @arg  SD_TRANSFER_OK: No data transfer is acting
  *            @arg  SD_TRANSFER_BUSY: Data transfer is acting
  */
__weak uint8_t BSP_SD_GetCardState(void)
{
 8011250:	b580      	push	{r7, lr}
 8011252:	af00      	add	r7, sp, #0
  return ((HAL_SD_GetCardState(&hsd1) == HAL_SD_CARD_TRANSFER ) ? SD_TRANSFER_OK : SD_TRANSFER_BUSY);
 8011254:	4805      	ldr	r0, [pc, #20]	@ (801126c <BSP_SD_GetCardState+0x1c>)
 8011256:	f7fb fcc5 	bl	800cbe4 <HAL_SD_GetCardState>
 801125a:	4603      	mov	r3, r0
 801125c:	2b04      	cmp	r3, #4
 801125e:	bf14      	ite	ne
 8011260:	2301      	movne	r3, #1
 8011262:	2300      	moveq	r3, #0
 8011264:	b2db      	uxtb	r3, r3
}
 8011266:	4618      	mov	r0, r3
 8011268:	bd80      	pop	{r7, pc}
 801126a:	bf00      	nop
 801126c:	2401a3b0 	.word	0x2401a3b0

08011270 <BSP_SD_GetCardInfo>:
  * @brief  Get SD information about specific SD card.
  * @param  CardInfo: Pointer to HAL_SD_CardInfoTypedef structure
  * @retval None
  */
__weak void BSP_SD_GetCardInfo(HAL_SD_CardInfoTypeDef *CardInfo)
{
 8011270:	b580      	push	{r7, lr}
 8011272:	b082      	sub	sp, #8
 8011274:	af00      	add	r7, sp, #0
 8011276:	6078      	str	r0, [r7, #4]
  /* Get SD card Information */
  HAL_SD_GetCardInfo(&hsd1, CardInfo);
 8011278:	6879      	ldr	r1, [r7, #4]
 801127a:	4803      	ldr	r0, [pc, #12]	@ (8011288 <BSP_SD_GetCardInfo+0x18>)
 801127c:	f7fb fb74 	bl	800c968 <HAL_SD_GetCardInfo>
}
 8011280:	bf00      	nop
 8011282:	3708      	adds	r7, #8
 8011284:	46bd      	mov	sp, r7
 8011286:	bd80      	pop	{r7, pc}
 8011288:	2401a3b0 	.word	0x2401a3b0

0801128c <BSP_SD_IsDetected>:
 * @brief  Detects if SD card is correctly plugged in the memory slot or not.
 * @param  None
 * @retval Returns if SD is detected or not
 */
__weak uint8_t BSP_SD_IsDetected(void)
{
 801128c:	b480      	push	{r7}
 801128e:	b083      	sub	sp, #12
 8011290:	af00      	add	r7, sp, #0
  __IO uint8_t status = SD_PRESENT;
 8011292:	2301      	movs	r3, #1
 8011294:	71fb      	strb	r3, [r7, #7]

  /* USER CODE BEGIN IsDetectedSection */
  /* user code can be inserted here */
  /* USER CODE END IsDetectedSection */

  return status;
 8011296:	79fb      	ldrb	r3, [r7, #7]
 8011298:	b2db      	uxtb	r3, r3
}
 801129a:	4618      	mov	r0, r3
 801129c:	370c      	adds	r7, #12
 801129e:	46bd      	mov	sp, r7
 80112a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80112a4:	4770      	bx	lr
	...

080112a8 <SD_CheckStatus>:
/* USER CODE END beforeFunctionSection */

/* Private functions ---------------------------------------------------------*/

static DSTATUS SD_CheckStatus(BYTE lun)
{
 80112a8:	b580      	push	{r7, lr}
 80112aa:	b082      	sub	sp, #8
 80112ac:	af00      	add	r7, sp, #0
 80112ae:	4603      	mov	r3, r0
 80112b0:	71fb      	strb	r3, [r7, #7]
  Stat = STA_NOINIT;
 80112b2:	4b0b      	ldr	r3, [pc, #44]	@ (80112e0 <SD_CheckStatus+0x38>)
 80112b4:	2201      	movs	r2, #1
 80112b6:	701a      	strb	r2, [r3, #0]

  if(BSP_SD_GetCardState() == MSD_OK)
 80112b8:	f7ff ffca 	bl	8011250 <BSP_SD_GetCardState>
 80112bc:	4603      	mov	r3, r0
 80112be:	2b00      	cmp	r3, #0
 80112c0:	d107      	bne.n	80112d2 <SD_CheckStatus+0x2a>
  {
    Stat &= ~STA_NOINIT;
 80112c2:	4b07      	ldr	r3, [pc, #28]	@ (80112e0 <SD_CheckStatus+0x38>)
 80112c4:	781b      	ldrb	r3, [r3, #0]
 80112c6:	b2db      	uxtb	r3, r3
 80112c8:	f023 0301 	bic.w	r3, r3, #1
 80112cc:	b2da      	uxtb	r2, r3
 80112ce:	4b04      	ldr	r3, [pc, #16]	@ (80112e0 <SD_CheckStatus+0x38>)
 80112d0:	701a      	strb	r2, [r3, #0]
  }

  return Stat;
 80112d2:	4b03      	ldr	r3, [pc, #12]	@ (80112e0 <SD_CheckStatus+0x38>)
 80112d4:	781b      	ldrb	r3, [r3, #0]
 80112d6:	b2db      	uxtb	r3, r3
}
 80112d8:	4618      	mov	r0, r3
 80112da:	3708      	adds	r7, #8
 80112dc:	46bd      	mov	sp, r7
 80112de:	bd80      	pop	{r7, pc}
 80112e0:	2400000d 	.word	0x2400000d

080112e4 <SD_initialize>:
  * @brief  Initializes a Drive
  * @param  lun : not used
  * @retval DSTATUS: Operation status
  */
DSTATUS SD_initialize(BYTE lun)
{
 80112e4:	b580      	push	{r7, lr}
 80112e6:	b082      	sub	sp, #8
 80112e8:	af00      	add	r7, sp, #0
 80112ea:	4603      	mov	r3, r0
 80112ec:	71fb      	strb	r3, [r7, #7]
Stat = STA_NOINIT;
 80112ee:	4b0b      	ldr	r3, [pc, #44]	@ (801131c <SD_initialize+0x38>)
 80112f0:	2201      	movs	r2, #1
 80112f2:	701a      	strb	r2, [r3, #0]

#if !defined(DISABLE_SD_INIT)

  if(BSP_SD_Init() == MSD_OK)
 80112f4:	f7ff ff4a 	bl	801118c <BSP_SD_Init>
 80112f8:	4603      	mov	r3, r0
 80112fa:	2b00      	cmp	r3, #0
 80112fc:	d107      	bne.n	801130e <SD_initialize+0x2a>
  {
    Stat = SD_CheckStatus(lun);
 80112fe:	79fb      	ldrb	r3, [r7, #7]
 8011300:	4618      	mov	r0, r3
 8011302:	f7ff ffd1 	bl	80112a8 <SD_CheckStatus>
 8011306:	4603      	mov	r3, r0
 8011308:	461a      	mov	r2, r3
 801130a:	4b04      	ldr	r3, [pc, #16]	@ (801131c <SD_initialize+0x38>)
 801130c:	701a      	strb	r2, [r3, #0]

#else
  Stat = SD_CheckStatus(lun);
#endif

  return Stat;
 801130e:	4b03      	ldr	r3, [pc, #12]	@ (801131c <SD_initialize+0x38>)
 8011310:	781b      	ldrb	r3, [r3, #0]
 8011312:	b2db      	uxtb	r3, r3
}
 8011314:	4618      	mov	r0, r3
 8011316:	3708      	adds	r7, #8
 8011318:	46bd      	mov	sp, r7
 801131a:	bd80      	pop	{r7, pc}
 801131c:	2400000d 	.word	0x2400000d

08011320 <SD_status>:
  * @brief  Gets Disk Status
  * @param  lun : not used
  * @retval DSTATUS: Operation status
  */
DSTATUS SD_status(BYTE lun)
{
 8011320:	b580      	push	{r7, lr}
 8011322:	b082      	sub	sp, #8
 8011324:	af00      	add	r7, sp, #0
 8011326:	4603      	mov	r3, r0
 8011328:	71fb      	strb	r3, [r7, #7]
  return SD_CheckStatus(lun);
 801132a:	79fb      	ldrb	r3, [r7, #7]
 801132c:	4618      	mov	r0, r3
 801132e:	f7ff ffbb 	bl	80112a8 <SD_CheckStatus>
 8011332:	4603      	mov	r3, r0
}
 8011334:	4618      	mov	r0, r3
 8011336:	3708      	adds	r7, #8
 8011338:	46bd      	mov	sp, r7
 801133a:	bd80      	pop	{r7, pc}

0801133c <SD_read>:
  * @param  count: Number of sectors to read (1..128)
  * @retval DRESULT: Operation result
  */

DRESULT SD_read(BYTE lun, BYTE *buff, DWORD sector, UINT count)
{
 801133c:	b580      	push	{r7, lr}
 801133e:	b086      	sub	sp, #24
 8011340:	af00      	add	r7, sp, #0
 8011342:	60b9      	str	r1, [r7, #8]
 8011344:	607a      	str	r2, [r7, #4]
 8011346:	603b      	str	r3, [r7, #0]
 8011348:	4603      	mov	r3, r0
 801134a:	73fb      	strb	r3, [r7, #15]
  DRESULT res = RES_ERROR;
 801134c:	2301      	movs	r3, #1
 801134e:	75fb      	strb	r3, [r7, #23]

  if(BSP_SD_ReadBlocks((uint32_t*)buff,
 8011350:	f04f 33ff 	mov.w	r3, #4294967295
 8011354:	683a      	ldr	r2, [r7, #0]
 8011356:	6879      	ldr	r1, [r7, #4]
 8011358:	68b8      	ldr	r0, [r7, #8]
 801135a:	f7ff ff3d 	bl	80111d8 <BSP_SD_ReadBlocks>
 801135e:	4603      	mov	r3, r0
 8011360:	2b00      	cmp	r3, #0
 8011362:	d107      	bne.n	8011374 <SD_read+0x38>
                       (uint32_t) (sector),
                       count, SD_TIMEOUT) == MSD_OK)
  {
    /* wait until the read operation is finished */
    while(BSP_SD_GetCardState()!= MSD_OK)
 8011364:	bf00      	nop
 8011366:	f7ff ff73 	bl	8011250 <BSP_SD_GetCardState>
 801136a:	4603      	mov	r3, r0
 801136c:	2b00      	cmp	r3, #0
 801136e:	d1fa      	bne.n	8011366 <SD_read+0x2a>
    {
    }
    res = RES_OK;
 8011370:	2300      	movs	r3, #0
 8011372:	75fb      	strb	r3, [r7, #23]
  }

  return res;
 8011374:	7dfb      	ldrb	r3, [r7, #23]
}
 8011376:	4618      	mov	r0, r3
 8011378:	3718      	adds	r7, #24
 801137a:	46bd      	mov	sp, r7
 801137c:	bd80      	pop	{r7, pc}

0801137e <SD_write>:
  * @retval DRESULT: Operation result
  */
#if _USE_WRITE == 1

DRESULT SD_write(BYTE lun, const BYTE *buff, DWORD sector, UINT count)
{
 801137e:	b580      	push	{r7, lr}
 8011380:	b086      	sub	sp, #24
 8011382:	af00      	add	r7, sp, #0
 8011384:	60b9      	str	r1, [r7, #8]
 8011386:	607a      	str	r2, [r7, #4]
 8011388:	603b      	str	r3, [r7, #0]
 801138a:	4603      	mov	r3, r0
 801138c:	73fb      	strb	r3, [r7, #15]
  DRESULT res = RES_ERROR;
 801138e:	2301      	movs	r3, #1
 8011390:	75fb      	strb	r3, [r7, #23]

  if(BSP_SD_WriteBlocks((uint32_t*)buff,
 8011392:	f04f 33ff 	mov.w	r3, #4294967295
 8011396:	683a      	ldr	r2, [r7, #0]
 8011398:	6879      	ldr	r1, [r7, #4]
 801139a:	68b8      	ldr	r0, [r7, #8]
 801139c:	f7ff ff3a 	bl	8011214 <BSP_SD_WriteBlocks>
 80113a0:	4603      	mov	r3, r0
 80113a2:	2b00      	cmp	r3, #0
 80113a4:	d107      	bne.n	80113b6 <SD_write+0x38>
                        (uint32_t)(sector),
                        count, SD_TIMEOUT) == MSD_OK)
  {
	/* wait until the Write operation is finished */
    while(BSP_SD_GetCardState() != MSD_OK)
 80113a6:	bf00      	nop
 80113a8:	f7ff ff52 	bl	8011250 <BSP_SD_GetCardState>
 80113ac:	4603      	mov	r3, r0
 80113ae:	2b00      	cmp	r3, #0
 80113b0:	d1fa      	bne.n	80113a8 <SD_write+0x2a>
    {
    }
    res = RES_OK;
 80113b2:	2300      	movs	r3, #0
 80113b4:	75fb      	strb	r3, [r7, #23]
  }

  return res;
 80113b6:	7dfb      	ldrb	r3, [r7, #23]
}
 80113b8:	4618      	mov	r0, r3
 80113ba:	3718      	adds	r7, #24
 80113bc:	46bd      	mov	sp, r7
 80113be:	bd80      	pop	{r7, pc}

080113c0 <SD_ioctl>:
  * @param  *buff: Buffer to send/receive control data
  * @retval DRESULT: Operation result
  */
#if _USE_IOCTL == 1
DRESULT SD_ioctl(BYTE lun, BYTE cmd, void *buff)
{
 80113c0:	b580      	push	{r7, lr}
 80113c2:	b08c      	sub	sp, #48	@ 0x30
 80113c4:	af00      	add	r7, sp, #0
 80113c6:	4603      	mov	r3, r0
 80113c8:	603a      	str	r2, [r7, #0]
 80113ca:	71fb      	strb	r3, [r7, #7]
 80113cc:	460b      	mov	r3, r1
 80113ce:	71bb      	strb	r3, [r7, #6]
  DRESULT res = RES_ERROR;
 80113d0:	2301      	movs	r3, #1
 80113d2:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  BSP_SD_CardInfo CardInfo;

  if (Stat & STA_NOINIT) return RES_NOTRDY;
 80113d6:	4b25      	ldr	r3, [pc, #148]	@ (801146c <SD_ioctl+0xac>)
 80113d8:	781b      	ldrb	r3, [r3, #0]
 80113da:	b2db      	uxtb	r3, r3
 80113dc:	f003 0301 	and.w	r3, r3, #1
 80113e0:	2b00      	cmp	r3, #0
 80113e2:	d001      	beq.n	80113e8 <SD_ioctl+0x28>
 80113e4:	2303      	movs	r3, #3
 80113e6:	e03c      	b.n	8011462 <SD_ioctl+0xa2>

  switch (cmd)
 80113e8:	79bb      	ldrb	r3, [r7, #6]
 80113ea:	2b03      	cmp	r3, #3
 80113ec:	d834      	bhi.n	8011458 <SD_ioctl+0x98>
 80113ee:	a201      	add	r2, pc, #4	@ (adr r2, 80113f4 <SD_ioctl+0x34>)
 80113f0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80113f4:	08011405 	.word	0x08011405
 80113f8:	0801140d 	.word	0x0801140d
 80113fc:	08011425 	.word	0x08011425
 8011400:	0801143f 	.word	0x0801143f
  {
  /* Make sure that no pending write process */
  case CTRL_SYNC :
    res = RES_OK;
 8011404:	2300      	movs	r3, #0
 8011406:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    break;
 801140a:	e028      	b.n	801145e <SD_ioctl+0x9e>

  /* Get number of sectors on the disk (DWORD) */
  case GET_SECTOR_COUNT :
    BSP_SD_GetCardInfo(&CardInfo);
 801140c:	f107 0308 	add.w	r3, r7, #8
 8011410:	4618      	mov	r0, r3
 8011412:	f7ff ff2d 	bl	8011270 <BSP_SD_GetCardInfo>
    *(DWORD*)buff = CardInfo.LogBlockNbr;
 8011416:	6a3a      	ldr	r2, [r7, #32]
 8011418:	683b      	ldr	r3, [r7, #0]
 801141a:	601a      	str	r2, [r3, #0]
    res = RES_OK;
 801141c:	2300      	movs	r3, #0
 801141e:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    break;
 8011422:	e01c      	b.n	801145e <SD_ioctl+0x9e>

  /* Get R/W sector size (WORD) */
  case GET_SECTOR_SIZE :
    BSP_SD_GetCardInfo(&CardInfo);
 8011424:	f107 0308 	add.w	r3, r7, #8
 8011428:	4618      	mov	r0, r3
 801142a:	f7ff ff21 	bl	8011270 <BSP_SD_GetCardInfo>
    *(WORD*)buff = CardInfo.LogBlockSize;
 801142e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011430:	b29a      	uxth	r2, r3
 8011432:	683b      	ldr	r3, [r7, #0]
 8011434:	801a      	strh	r2, [r3, #0]
    res = RES_OK;
 8011436:	2300      	movs	r3, #0
 8011438:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    break;
 801143c:	e00f      	b.n	801145e <SD_ioctl+0x9e>

  /* Get erase block size in unit of sector (DWORD) */
  case GET_BLOCK_SIZE :
    BSP_SD_GetCardInfo(&CardInfo);
 801143e:	f107 0308 	add.w	r3, r7, #8
 8011442:	4618      	mov	r0, r3
 8011444:	f7ff ff14 	bl	8011270 <BSP_SD_GetCardInfo>
    *(DWORD*)buff = CardInfo.LogBlockSize / SD_DEFAULT_BLOCK_SIZE;
 8011448:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801144a:	0a5a      	lsrs	r2, r3, #9
 801144c:	683b      	ldr	r3, [r7, #0]
 801144e:	601a      	str	r2, [r3, #0]
    res = RES_OK;
 8011450:	2300      	movs	r3, #0
 8011452:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    break;
 8011456:	e002      	b.n	801145e <SD_ioctl+0x9e>

  default:
    res = RES_PARERR;
 8011458:	2304      	movs	r3, #4
 801145a:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  }

  return res;
 801145e:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 8011462:	4618      	mov	r0, r3
 8011464:	3730      	adds	r7, #48	@ 0x30
 8011466:	46bd      	mov	sp, r7
 8011468:	bd80      	pop	{r7, pc}
 801146a:	bf00      	nop
 801146c:	2400000d 	.word	0x2400000d

08011470 <disk_status>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_status (
	BYTE pdrv		/* Physical drive number to identify the drive */
)
{
 8011470:	b580      	push	{r7, lr}
 8011472:	b084      	sub	sp, #16
 8011474:	af00      	add	r7, sp, #0
 8011476:	4603      	mov	r3, r0
 8011478:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat;

  stat = disk.drv[pdrv]->disk_status(disk.lun[pdrv]);
 801147a:	79fb      	ldrb	r3, [r7, #7]
 801147c:	4a08      	ldr	r2, [pc, #32]	@ (80114a0 <disk_status+0x30>)
 801147e:	009b      	lsls	r3, r3, #2
 8011480:	4413      	add	r3, r2
 8011482:	685b      	ldr	r3, [r3, #4]
 8011484:	685b      	ldr	r3, [r3, #4]
 8011486:	79fa      	ldrb	r2, [r7, #7]
 8011488:	4905      	ldr	r1, [pc, #20]	@ (80114a0 <disk_status+0x30>)
 801148a:	440a      	add	r2, r1
 801148c:	7a12      	ldrb	r2, [r2, #8]
 801148e:	4610      	mov	r0, r2
 8011490:	4798      	blx	r3
 8011492:	4603      	mov	r3, r0
 8011494:	73fb      	strb	r3, [r7, #15]
  return stat;
 8011496:	7bfb      	ldrb	r3, [r7, #15]
}
 8011498:	4618      	mov	r0, r3
 801149a:	3710      	adds	r7, #16
 801149c:	46bd      	mov	sp, r7
 801149e:	bd80      	pop	{r7, pc}
 80114a0:	2402c96c 	.word	0x2402c96c

080114a4 <disk_initialize>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_initialize (
	BYTE pdrv				/* Physical drive nmuber to identify the drive */
)
{
 80114a4:	b580      	push	{r7, lr}
 80114a6:	b084      	sub	sp, #16
 80114a8:	af00      	add	r7, sp, #0
 80114aa:	4603      	mov	r3, r0
 80114ac:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat = RES_OK;
 80114ae:	2300      	movs	r3, #0
 80114b0:	73fb      	strb	r3, [r7, #15]

  if(disk.is_initialized[pdrv] == 0)
 80114b2:	79fb      	ldrb	r3, [r7, #7]
 80114b4:	4a0e      	ldr	r2, [pc, #56]	@ (80114f0 <disk_initialize+0x4c>)
 80114b6:	5cd3      	ldrb	r3, [r2, r3]
 80114b8:	2b00      	cmp	r3, #0
 80114ba:	d114      	bne.n	80114e6 <disk_initialize+0x42>
  {
    stat = disk.drv[pdrv]->disk_initialize(disk.lun[pdrv]);
 80114bc:	79fb      	ldrb	r3, [r7, #7]
 80114be:	4a0c      	ldr	r2, [pc, #48]	@ (80114f0 <disk_initialize+0x4c>)
 80114c0:	009b      	lsls	r3, r3, #2
 80114c2:	4413      	add	r3, r2
 80114c4:	685b      	ldr	r3, [r3, #4]
 80114c6:	681b      	ldr	r3, [r3, #0]
 80114c8:	79fa      	ldrb	r2, [r7, #7]
 80114ca:	4909      	ldr	r1, [pc, #36]	@ (80114f0 <disk_initialize+0x4c>)
 80114cc:	440a      	add	r2, r1
 80114ce:	7a12      	ldrb	r2, [r2, #8]
 80114d0:	4610      	mov	r0, r2
 80114d2:	4798      	blx	r3
 80114d4:	4603      	mov	r3, r0
 80114d6:	73fb      	strb	r3, [r7, #15]
    if(stat == RES_OK)
 80114d8:	7bfb      	ldrb	r3, [r7, #15]
 80114da:	2b00      	cmp	r3, #0
 80114dc:	d103      	bne.n	80114e6 <disk_initialize+0x42>
    {
      disk.is_initialized[pdrv] = 1;
 80114de:	79fb      	ldrb	r3, [r7, #7]
 80114e0:	4a03      	ldr	r2, [pc, #12]	@ (80114f0 <disk_initialize+0x4c>)
 80114e2:	2101      	movs	r1, #1
 80114e4:	54d1      	strb	r1, [r2, r3]
    }
  }
  return stat;
 80114e6:	7bfb      	ldrb	r3, [r7, #15]
}
 80114e8:	4618      	mov	r0, r3
 80114ea:	3710      	adds	r7, #16
 80114ec:	46bd      	mov	sp, r7
 80114ee:	bd80      	pop	{r7, pc}
 80114f0:	2402c96c 	.word	0x2402c96c

080114f4 <disk_read>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	BYTE *buff,		/* Data buffer to store read data */
	DWORD sector,	        /* Sector address in LBA */
	UINT count		/* Number of sectors to read */
)
{
 80114f4:	b590      	push	{r4, r7, lr}
 80114f6:	b087      	sub	sp, #28
 80114f8:	af00      	add	r7, sp, #0
 80114fa:	60b9      	str	r1, [r7, #8]
 80114fc:	607a      	str	r2, [r7, #4]
 80114fe:	603b      	str	r3, [r7, #0]
 8011500:	4603      	mov	r3, r0
 8011502:	73fb      	strb	r3, [r7, #15]
  DRESULT res;

  res = disk.drv[pdrv]->disk_read(disk.lun[pdrv], buff, sector, count);
 8011504:	7bfb      	ldrb	r3, [r7, #15]
 8011506:	4a0a      	ldr	r2, [pc, #40]	@ (8011530 <disk_read+0x3c>)
 8011508:	009b      	lsls	r3, r3, #2
 801150a:	4413      	add	r3, r2
 801150c:	685b      	ldr	r3, [r3, #4]
 801150e:	689c      	ldr	r4, [r3, #8]
 8011510:	7bfb      	ldrb	r3, [r7, #15]
 8011512:	4a07      	ldr	r2, [pc, #28]	@ (8011530 <disk_read+0x3c>)
 8011514:	4413      	add	r3, r2
 8011516:	7a18      	ldrb	r0, [r3, #8]
 8011518:	683b      	ldr	r3, [r7, #0]
 801151a:	687a      	ldr	r2, [r7, #4]
 801151c:	68b9      	ldr	r1, [r7, #8]
 801151e:	47a0      	blx	r4
 8011520:	4603      	mov	r3, r0
 8011522:	75fb      	strb	r3, [r7, #23]
  return res;
 8011524:	7dfb      	ldrb	r3, [r7, #23]
}
 8011526:	4618      	mov	r0, r3
 8011528:	371c      	adds	r7, #28
 801152a:	46bd      	mov	sp, r7
 801152c:	bd90      	pop	{r4, r7, pc}
 801152e:	bf00      	nop
 8011530:	2402c96c 	.word	0x2402c96c

08011534 <disk_write>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	const BYTE *buff,	/* Data to be written */
	DWORD sector,		/* Sector address in LBA */
	UINT count        	/* Number of sectors to write */
)
{
 8011534:	b590      	push	{r4, r7, lr}
 8011536:	b087      	sub	sp, #28
 8011538:	af00      	add	r7, sp, #0
 801153a:	60b9      	str	r1, [r7, #8]
 801153c:	607a      	str	r2, [r7, #4]
 801153e:	603b      	str	r3, [r7, #0]
 8011540:	4603      	mov	r3, r0
 8011542:	73fb      	strb	r3, [r7, #15]
  DRESULT res;

  res = disk.drv[pdrv]->disk_write(disk.lun[pdrv], buff, sector, count);
 8011544:	7bfb      	ldrb	r3, [r7, #15]
 8011546:	4a0a      	ldr	r2, [pc, #40]	@ (8011570 <disk_write+0x3c>)
 8011548:	009b      	lsls	r3, r3, #2
 801154a:	4413      	add	r3, r2
 801154c:	685b      	ldr	r3, [r3, #4]
 801154e:	68dc      	ldr	r4, [r3, #12]
 8011550:	7bfb      	ldrb	r3, [r7, #15]
 8011552:	4a07      	ldr	r2, [pc, #28]	@ (8011570 <disk_write+0x3c>)
 8011554:	4413      	add	r3, r2
 8011556:	7a18      	ldrb	r0, [r3, #8]
 8011558:	683b      	ldr	r3, [r7, #0]
 801155a:	687a      	ldr	r2, [r7, #4]
 801155c:	68b9      	ldr	r1, [r7, #8]
 801155e:	47a0      	blx	r4
 8011560:	4603      	mov	r3, r0
 8011562:	75fb      	strb	r3, [r7, #23]
  return res;
 8011564:	7dfb      	ldrb	r3, [r7, #23]
}
 8011566:	4618      	mov	r0, r3
 8011568:	371c      	adds	r7, #28
 801156a:	46bd      	mov	sp, r7
 801156c:	bd90      	pop	{r4, r7, pc}
 801156e:	bf00      	nop
 8011570:	2402c96c 	.word	0x2402c96c

08011574 <disk_ioctl>:
DRESULT disk_ioctl (
	BYTE pdrv,		/* Physical drive nmuber (0..) */
	BYTE cmd,		/* Control code */
	void *buff		/* Buffer to send/receive control data */
)
{
 8011574:	b580      	push	{r7, lr}
 8011576:	b084      	sub	sp, #16
 8011578:	af00      	add	r7, sp, #0
 801157a:	4603      	mov	r3, r0
 801157c:	603a      	str	r2, [r7, #0]
 801157e:	71fb      	strb	r3, [r7, #7]
 8011580:	460b      	mov	r3, r1
 8011582:	71bb      	strb	r3, [r7, #6]
  DRESULT res;

  res = disk.drv[pdrv]->disk_ioctl(disk.lun[pdrv], cmd, buff);
 8011584:	79fb      	ldrb	r3, [r7, #7]
 8011586:	4a09      	ldr	r2, [pc, #36]	@ (80115ac <disk_ioctl+0x38>)
 8011588:	009b      	lsls	r3, r3, #2
 801158a:	4413      	add	r3, r2
 801158c:	685b      	ldr	r3, [r3, #4]
 801158e:	691b      	ldr	r3, [r3, #16]
 8011590:	79fa      	ldrb	r2, [r7, #7]
 8011592:	4906      	ldr	r1, [pc, #24]	@ (80115ac <disk_ioctl+0x38>)
 8011594:	440a      	add	r2, r1
 8011596:	7a10      	ldrb	r0, [r2, #8]
 8011598:	79b9      	ldrb	r1, [r7, #6]
 801159a:	683a      	ldr	r2, [r7, #0]
 801159c:	4798      	blx	r3
 801159e:	4603      	mov	r3, r0
 80115a0:	73fb      	strb	r3, [r7, #15]
  return res;
 80115a2:	7bfb      	ldrb	r3, [r7, #15]
}
 80115a4:	4618      	mov	r0, r3
 80115a6:	3710      	adds	r7, #16
 80115a8:	46bd      	mov	sp, r7
 80115aa:	bd80      	pop	{r7, pc}
 80115ac:	2402c96c 	.word	0x2402c96c

080115b0 <ld_word>:
/* Load/Store multi-byte word in the FAT structure                       */
/*-----------------------------------------------------------------------*/

static
WORD ld_word (const BYTE* ptr)	/*	 Load a 2-byte little-endian word */
{
 80115b0:	b480      	push	{r7}
 80115b2:	b085      	sub	sp, #20
 80115b4:	af00      	add	r7, sp, #0
 80115b6:	6078      	str	r0, [r7, #4]
	WORD rv;

	rv = ptr[1];
 80115b8:	687b      	ldr	r3, [r7, #4]
 80115ba:	3301      	adds	r3, #1
 80115bc:	781b      	ldrb	r3, [r3, #0]
 80115be:	81fb      	strh	r3, [r7, #14]
	rv = rv << 8 | ptr[0];
 80115c0:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 80115c4:	021b      	lsls	r3, r3, #8
 80115c6:	b21a      	sxth	r2, r3
 80115c8:	687b      	ldr	r3, [r7, #4]
 80115ca:	781b      	ldrb	r3, [r3, #0]
 80115cc:	b21b      	sxth	r3, r3
 80115ce:	4313      	orrs	r3, r2
 80115d0:	b21b      	sxth	r3, r3
 80115d2:	81fb      	strh	r3, [r7, #14]
	return rv;
 80115d4:	89fb      	ldrh	r3, [r7, #14]
}
 80115d6:	4618      	mov	r0, r3
 80115d8:	3714      	adds	r7, #20
 80115da:	46bd      	mov	sp, r7
 80115dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80115e0:	4770      	bx	lr

080115e2 <ld_dword>:

static
DWORD ld_dword (const BYTE* ptr)	/* Load a 4-byte little-endian word */
{
 80115e2:	b480      	push	{r7}
 80115e4:	b085      	sub	sp, #20
 80115e6:	af00      	add	r7, sp, #0
 80115e8:	6078      	str	r0, [r7, #4]
	DWORD rv;

	rv = ptr[3];
 80115ea:	687b      	ldr	r3, [r7, #4]
 80115ec:	3303      	adds	r3, #3
 80115ee:	781b      	ldrb	r3, [r3, #0]
 80115f0:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[2];
 80115f2:	68fb      	ldr	r3, [r7, #12]
 80115f4:	021b      	lsls	r3, r3, #8
 80115f6:	687a      	ldr	r2, [r7, #4]
 80115f8:	3202      	adds	r2, #2
 80115fa:	7812      	ldrb	r2, [r2, #0]
 80115fc:	4313      	orrs	r3, r2
 80115fe:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[1];
 8011600:	68fb      	ldr	r3, [r7, #12]
 8011602:	021b      	lsls	r3, r3, #8
 8011604:	687a      	ldr	r2, [r7, #4]
 8011606:	3201      	adds	r2, #1
 8011608:	7812      	ldrb	r2, [r2, #0]
 801160a:	4313      	orrs	r3, r2
 801160c:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[0];
 801160e:	68fb      	ldr	r3, [r7, #12]
 8011610:	021b      	lsls	r3, r3, #8
 8011612:	687a      	ldr	r2, [r7, #4]
 8011614:	7812      	ldrb	r2, [r2, #0]
 8011616:	4313      	orrs	r3, r2
 8011618:	60fb      	str	r3, [r7, #12]
	return rv;
 801161a:	68fb      	ldr	r3, [r7, #12]
}
 801161c:	4618      	mov	r0, r3
 801161e:	3714      	adds	r7, #20
 8011620:	46bd      	mov	sp, r7
 8011622:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011626:	4770      	bx	lr

08011628 <st_word>:
#endif

#if !_FS_READONLY
static
void st_word (BYTE* ptr, WORD val)	/* Store a 2-byte word in little-endian */
{
 8011628:	b480      	push	{r7}
 801162a:	b083      	sub	sp, #12
 801162c:	af00      	add	r7, sp, #0
 801162e:	6078      	str	r0, [r7, #4]
 8011630:	460b      	mov	r3, r1
 8011632:	807b      	strh	r3, [r7, #2]
	*ptr++ = (BYTE)val; val >>= 8;
 8011634:	687b      	ldr	r3, [r7, #4]
 8011636:	1c5a      	adds	r2, r3, #1
 8011638:	607a      	str	r2, [r7, #4]
 801163a:	887a      	ldrh	r2, [r7, #2]
 801163c:	b2d2      	uxtb	r2, r2
 801163e:	701a      	strb	r2, [r3, #0]
 8011640:	887b      	ldrh	r3, [r7, #2]
 8011642:	0a1b      	lsrs	r3, r3, #8
 8011644:	807b      	strh	r3, [r7, #2]
	*ptr++ = (BYTE)val;
 8011646:	687b      	ldr	r3, [r7, #4]
 8011648:	1c5a      	adds	r2, r3, #1
 801164a:	607a      	str	r2, [r7, #4]
 801164c:	887a      	ldrh	r2, [r7, #2]
 801164e:	b2d2      	uxtb	r2, r2
 8011650:	701a      	strb	r2, [r3, #0]
}
 8011652:	bf00      	nop
 8011654:	370c      	adds	r7, #12
 8011656:	46bd      	mov	sp, r7
 8011658:	f85d 7b04 	ldr.w	r7, [sp], #4
 801165c:	4770      	bx	lr

0801165e <st_dword>:

static
void st_dword (BYTE* ptr, DWORD val)	/* Store a 4-byte word in little-endian */
{
 801165e:	b480      	push	{r7}
 8011660:	b083      	sub	sp, #12
 8011662:	af00      	add	r7, sp, #0
 8011664:	6078      	str	r0, [r7, #4]
 8011666:	6039      	str	r1, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 8011668:	687b      	ldr	r3, [r7, #4]
 801166a:	1c5a      	adds	r2, r3, #1
 801166c:	607a      	str	r2, [r7, #4]
 801166e:	683a      	ldr	r2, [r7, #0]
 8011670:	b2d2      	uxtb	r2, r2
 8011672:	701a      	strb	r2, [r3, #0]
 8011674:	683b      	ldr	r3, [r7, #0]
 8011676:	0a1b      	lsrs	r3, r3, #8
 8011678:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 801167a:	687b      	ldr	r3, [r7, #4]
 801167c:	1c5a      	adds	r2, r3, #1
 801167e:	607a      	str	r2, [r7, #4]
 8011680:	683a      	ldr	r2, [r7, #0]
 8011682:	b2d2      	uxtb	r2, r2
 8011684:	701a      	strb	r2, [r3, #0]
 8011686:	683b      	ldr	r3, [r7, #0]
 8011688:	0a1b      	lsrs	r3, r3, #8
 801168a:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 801168c:	687b      	ldr	r3, [r7, #4]
 801168e:	1c5a      	adds	r2, r3, #1
 8011690:	607a      	str	r2, [r7, #4]
 8011692:	683a      	ldr	r2, [r7, #0]
 8011694:	b2d2      	uxtb	r2, r2
 8011696:	701a      	strb	r2, [r3, #0]
 8011698:	683b      	ldr	r3, [r7, #0]
 801169a:	0a1b      	lsrs	r3, r3, #8
 801169c:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val;
 801169e:	687b      	ldr	r3, [r7, #4]
 80116a0:	1c5a      	adds	r2, r3, #1
 80116a2:	607a      	str	r2, [r7, #4]
 80116a4:	683a      	ldr	r2, [r7, #0]
 80116a6:	b2d2      	uxtb	r2, r2
 80116a8:	701a      	strb	r2, [r3, #0]
}
 80116aa:	bf00      	nop
 80116ac:	370c      	adds	r7, #12
 80116ae:	46bd      	mov	sp, r7
 80116b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80116b4:	4770      	bx	lr

080116b6 <mem_cpy>:
/* String functions                                                      */
/*-----------------------------------------------------------------------*/

/* Copy memory to memory */
static
void mem_cpy (void* dst, const void* src, UINT cnt) {
 80116b6:	b480      	push	{r7}
 80116b8:	b087      	sub	sp, #28
 80116ba:	af00      	add	r7, sp, #0
 80116bc:	60f8      	str	r0, [r7, #12]
 80116be:	60b9      	str	r1, [r7, #8]
 80116c0:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 80116c2:	68fb      	ldr	r3, [r7, #12]
 80116c4:	617b      	str	r3, [r7, #20]
	const BYTE *s = (const BYTE*)src;
 80116c6:	68bb      	ldr	r3, [r7, #8]
 80116c8:	613b      	str	r3, [r7, #16]

	if (cnt) {
 80116ca:	687b      	ldr	r3, [r7, #4]
 80116cc:	2b00      	cmp	r3, #0
 80116ce:	d00d      	beq.n	80116ec <mem_cpy+0x36>
		do {
			*d++ = *s++;
 80116d0:	693a      	ldr	r2, [r7, #16]
 80116d2:	1c53      	adds	r3, r2, #1
 80116d4:	613b      	str	r3, [r7, #16]
 80116d6:	697b      	ldr	r3, [r7, #20]
 80116d8:	1c59      	adds	r1, r3, #1
 80116da:	6179      	str	r1, [r7, #20]
 80116dc:	7812      	ldrb	r2, [r2, #0]
 80116de:	701a      	strb	r2, [r3, #0]
		} while (--cnt);
 80116e0:	687b      	ldr	r3, [r7, #4]
 80116e2:	3b01      	subs	r3, #1
 80116e4:	607b      	str	r3, [r7, #4]
 80116e6:	687b      	ldr	r3, [r7, #4]
 80116e8:	2b00      	cmp	r3, #0
 80116ea:	d1f1      	bne.n	80116d0 <mem_cpy+0x1a>
	}
}
 80116ec:	bf00      	nop
 80116ee:	371c      	adds	r7, #28
 80116f0:	46bd      	mov	sp, r7
 80116f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80116f6:	4770      	bx	lr

080116f8 <mem_set>:

/* Fill memory block */
static
void mem_set (void* dst, int val, UINT cnt) {
 80116f8:	b480      	push	{r7}
 80116fa:	b087      	sub	sp, #28
 80116fc:	af00      	add	r7, sp, #0
 80116fe:	60f8      	str	r0, [r7, #12]
 8011700:	60b9      	str	r1, [r7, #8]
 8011702:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 8011704:	68fb      	ldr	r3, [r7, #12]
 8011706:	617b      	str	r3, [r7, #20]

	do {
		*d++ = (BYTE)val;
 8011708:	697b      	ldr	r3, [r7, #20]
 801170a:	1c5a      	adds	r2, r3, #1
 801170c:	617a      	str	r2, [r7, #20]
 801170e:	68ba      	ldr	r2, [r7, #8]
 8011710:	b2d2      	uxtb	r2, r2
 8011712:	701a      	strb	r2, [r3, #0]
	} while (--cnt);
 8011714:	687b      	ldr	r3, [r7, #4]
 8011716:	3b01      	subs	r3, #1
 8011718:	607b      	str	r3, [r7, #4]
 801171a:	687b      	ldr	r3, [r7, #4]
 801171c:	2b00      	cmp	r3, #0
 801171e:	d1f3      	bne.n	8011708 <mem_set+0x10>
}
 8011720:	bf00      	nop
 8011722:	bf00      	nop
 8011724:	371c      	adds	r7, #28
 8011726:	46bd      	mov	sp, r7
 8011728:	f85d 7b04 	ldr.w	r7, [sp], #4
 801172c:	4770      	bx	lr

0801172e <mem_cmp>:

/* Compare memory block */
static
int mem_cmp (const void* dst, const void* src, UINT cnt) {	/* ZR:same, NZ:different */
 801172e:	b480      	push	{r7}
 8011730:	b089      	sub	sp, #36	@ 0x24
 8011732:	af00      	add	r7, sp, #0
 8011734:	60f8      	str	r0, [r7, #12]
 8011736:	60b9      	str	r1, [r7, #8]
 8011738:	607a      	str	r2, [r7, #4]
	const BYTE *d = (const BYTE *)dst, *s = (const BYTE *)src;
 801173a:	68fb      	ldr	r3, [r7, #12]
 801173c:	61fb      	str	r3, [r7, #28]
 801173e:	68bb      	ldr	r3, [r7, #8]
 8011740:	61bb      	str	r3, [r7, #24]
	int r = 0;
 8011742:	2300      	movs	r3, #0
 8011744:	617b      	str	r3, [r7, #20]

	do {
		r = *d++ - *s++;
 8011746:	69fb      	ldr	r3, [r7, #28]
 8011748:	1c5a      	adds	r2, r3, #1
 801174a:	61fa      	str	r2, [r7, #28]
 801174c:	781b      	ldrb	r3, [r3, #0]
 801174e:	4619      	mov	r1, r3
 8011750:	69bb      	ldr	r3, [r7, #24]
 8011752:	1c5a      	adds	r2, r3, #1
 8011754:	61ba      	str	r2, [r7, #24]
 8011756:	781b      	ldrb	r3, [r3, #0]
 8011758:	1acb      	subs	r3, r1, r3
 801175a:	617b      	str	r3, [r7, #20]
	} while (--cnt && r == 0);
 801175c:	687b      	ldr	r3, [r7, #4]
 801175e:	3b01      	subs	r3, #1
 8011760:	607b      	str	r3, [r7, #4]
 8011762:	687b      	ldr	r3, [r7, #4]
 8011764:	2b00      	cmp	r3, #0
 8011766:	d002      	beq.n	801176e <mem_cmp+0x40>
 8011768:	697b      	ldr	r3, [r7, #20]
 801176a:	2b00      	cmp	r3, #0
 801176c:	d0eb      	beq.n	8011746 <mem_cmp+0x18>

	return r;
 801176e:	697b      	ldr	r3, [r7, #20]
}
 8011770:	4618      	mov	r0, r3
 8011772:	3724      	adds	r7, #36	@ 0x24
 8011774:	46bd      	mov	sp, r7
 8011776:	f85d 7b04 	ldr.w	r7, [sp], #4
 801177a:	4770      	bx	lr

0801177c <chk_chr>:

/* Check if chr is contained in the string */
static
int chk_chr (const char* str, int chr) {	/* NZ:contained, ZR:not contained */
 801177c:	b480      	push	{r7}
 801177e:	b083      	sub	sp, #12
 8011780:	af00      	add	r7, sp, #0
 8011782:	6078      	str	r0, [r7, #4]
 8011784:	6039      	str	r1, [r7, #0]
	while (*str && *str != chr) str++;
 8011786:	e002      	b.n	801178e <chk_chr+0x12>
 8011788:	687b      	ldr	r3, [r7, #4]
 801178a:	3301      	adds	r3, #1
 801178c:	607b      	str	r3, [r7, #4]
 801178e:	687b      	ldr	r3, [r7, #4]
 8011790:	781b      	ldrb	r3, [r3, #0]
 8011792:	2b00      	cmp	r3, #0
 8011794:	d005      	beq.n	80117a2 <chk_chr+0x26>
 8011796:	687b      	ldr	r3, [r7, #4]
 8011798:	781b      	ldrb	r3, [r3, #0]
 801179a:	461a      	mov	r2, r3
 801179c:	683b      	ldr	r3, [r7, #0]
 801179e:	4293      	cmp	r3, r2
 80117a0:	d1f2      	bne.n	8011788 <chk_chr+0xc>
	return *str;
 80117a2:	687b      	ldr	r3, [r7, #4]
 80117a4:	781b      	ldrb	r3, [r3, #0]
}
 80117a6:	4618      	mov	r0, r3
 80117a8:	370c      	adds	r7, #12
 80117aa:	46bd      	mov	sp, r7
 80117ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80117b0:	4770      	bx	lr
	...

080117b4 <chk_lock>:
static
FRESULT chk_lock (	/* Check if the file can be accessed */
	DIR* dp,		/* Directory object pointing the file to be checked */
	int acc			/* Desired access type (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 80117b4:	b480      	push	{r7}
 80117b6:	b085      	sub	sp, #20
 80117b8:	af00      	add	r7, sp, #0
 80117ba:	6078      	str	r0, [r7, #4]
 80117bc:	6039      	str	r1, [r7, #0]
	UINT i, be;

	/* Search file semaphore table */
	for (i = be = 0; i < _FS_LOCK; i++) {
 80117be:	2300      	movs	r3, #0
 80117c0:	60bb      	str	r3, [r7, #8]
 80117c2:	68bb      	ldr	r3, [r7, #8]
 80117c4:	60fb      	str	r3, [r7, #12]
 80117c6:	e029      	b.n	801181c <chk_lock+0x68>
		if (Files[i].fs) {	/* Existing entry */
 80117c8:	4a27      	ldr	r2, [pc, #156]	@ (8011868 <chk_lock+0xb4>)
 80117ca:	68fb      	ldr	r3, [r7, #12]
 80117cc:	011b      	lsls	r3, r3, #4
 80117ce:	4413      	add	r3, r2
 80117d0:	681b      	ldr	r3, [r3, #0]
 80117d2:	2b00      	cmp	r3, #0
 80117d4:	d01d      	beq.n	8011812 <chk_lock+0x5e>
			if (Files[i].fs == dp->obj.fs &&	 	/* Check if the object matched with an open object */
 80117d6:	4a24      	ldr	r2, [pc, #144]	@ (8011868 <chk_lock+0xb4>)
 80117d8:	68fb      	ldr	r3, [r7, #12]
 80117da:	011b      	lsls	r3, r3, #4
 80117dc:	4413      	add	r3, r2
 80117de:	681a      	ldr	r2, [r3, #0]
 80117e0:	687b      	ldr	r3, [r7, #4]
 80117e2:	681b      	ldr	r3, [r3, #0]
 80117e4:	429a      	cmp	r2, r3
 80117e6:	d116      	bne.n	8011816 <chk_lock+0x62>
				Files[i].clu == dp->obj.sclust &&
 80117e8:	4a1f      	ldr	r2, [pc, #124]	@ (8011868 <chk_lock+0xb4>)
 80117ea:	68fb      	ldr	r3, [r7, #12]
 80117ec:	011b      	lsls	r3, r3, #4
 80117ee:	4413      	add	r3, r2
 80117f0:	3304      	adds	r3, #4
 80117f2:	681a      	ldr	r2, [r3, #0]
 80117f4:	687b      	ldr	r3, [r7, #4]
 80117f6:	689b      	ldr	r3, [r3, #8]
			if (Files[i].fs == dp->obj.fs &&	 	/* Check if the object matched with an open object */
 80117f8:	429a      	cmp	r2, r3
 80117fa:	d10c      	bne.n	8011816 <chk_lock+0x62>
				Files[i].ofs == dp->dptr) break;
 80117fc:	4a1a      	ldr	r2, [pc, #104]	@ (8011868 <chk_lock+0xb4>)
 80117fe:	68fb      	ldr	r3, [r7, #12]
 8011800:	011b      	lsls	r3, r3, #4
 8011802:	4413      	add	r3, r2
 8011804:	3308      	adds	r3, #8
 8011806:	681a      	ldr	r2, [r3, #0]
 8011808:	687b      	ldr	r3, [r7, #4]
 801180a:	695b      	ldr	r3, [r3, #20]
				Files[i].clu == dp->obj.sclust &&
 801180c:	429a      	cmp	r2, r3
 801180e:	d102      	bne.n	8011816 <chk_lock+0x62>
				Files[i].ofs == dp->dptr) break;
 8011810:	e007      	b.n	8011822 <chk_lock+0x6e>
		} else {			/* Blank entry */
			be = 1;
 8011812:	2301      	movs	r3, #1
 8011814:	60bb      	str	r3, [r7, #8]
	for (i = be = 0; i < _FS_LOCK; i++) {
 8011816:	68fb      	ldr	r3, [r7, #12]
 8011818:	3301      	adds	r3, #1
 801181a:	60fb      	str	r3, [r7, #12]
 801181c:	68fb      	ldr	r3, [r7, #12]
 801181e:	2b01      	cmp	r3, #1
 8011820:	d9d2      	bls.n	80117c8 <chk_lock+0x14>
		}
	}
	if (i == _FS_LOCK) {	/* The object is not opened */
 8011822:	68fb      	ldr	r3, [r7, #12]
 8011824:	2b02      	cmp	r3, #2
 8011826:	d109      	bne.n	801183c <chk_lock+0x88>
		return (be || acc == 2) ? FR_OK : FR_TOO_MANY_OPEN_FILES;	/* Is there a blank entry for new object? */
 8011828:	68bb      	ldr	r3, [r7, #8]
 801182a:	2b00      	cmp	r3, #0
 801182c:	d102      	bne.n	8011834 <chk_lock+0x80>
 801182e:	683b      	ldr	r3, [r7, #0]
 8011830:	2b02      	cmp	r3, #2
 8011832:	d101      	bne.n	8011838 <chk_lock+0x84>
 8011834:	2300      	movs	r3, #0
 8011836:	e010      	b.n	801185a <chk_lock+0xa6>
 8011838:	2312      	movs	r3, #18
 801183a:	e00e      	b.n	801185a <chk_lock+0xa6>
	}

	/* The object has been opened. Reject any open against writing file and all write mode open */
	return (acc || Files[i].ctr == 0x100) ? FR_LOCKED : FR_OK;
 801183c:	683b      	ldr	r3, [r7, #0]
 801183e:	2b00      	cmp	r3, #0
 8011840:	d108      	bne.n	8011854 <chk_lock+0xa0>
 8011842:	4a09      	ldr	r2, [pc, #36]	@ (8011868 <chk_lock+0xb4>)
 8011844:	68fb      	ldr	r3, [r7, #12]
 8011846:	011b      	lsls	r3, r3, #4
 8011848:	4413      	add	r3, r2
 801184a:	330c      	adds	r3, #12
 801184c:	881b      	ldrh	r3, [r3, #0]
 801184e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8011852:	d101      	bne.n	8011858 <chk_lock+0xa4>
 8011854:	2310      	movs	r3, #16
 8011856:	e000      	b.n	801185a <chk_lock+0xa6>
 8011858:	2300      	movs	r3, #0
}
 801185a:	4618      	mov	r0, r3
 801185c:	3714      	adds	r7, #20
 801185e:	46bd      	mov	sp, r7
 8011860:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011864:	4770      	bx	lr
 8011866:	bf00      	nop
 8011868:	2402c94c 	.word	0x2402c94c

0801186c <enq_lock>:


static
int enq_lock (void)	/* Check if an entry is available for a new object */
{
 801186c:	b480      	push	{r7}
 801186e:	b083      	sub	sp, #12
 8011870:	af00      	add	r7, sp, #0
	UINT i;

	for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 8011872:	2300      	movs	r3, #0
 8011874:	607b      	str	r3, [r7, #4]
 8011876:	e002      	b.n	801187e <enq_lock+0x12>
 8011878:	687b      	ldr	r3, [r7, #4]
 801187a:	3301      	adds	r3, #1
 801187c:	607b      	str	r3, [r7, #4]
 801187e:	687b      	ldr	r3, [r7, #4]
 8011880:	2b01      	cmp	r3, #1
 8011882:	d806      	bhi.n	8011892 <enq_lock+0x26>
 8011884:	4a09      	ldr	r2, [pc, #36]	@ (80118ac <enq_lock+0x40>)
 8011886:	687b      	ldr	r3, [r7, #4]
 8011888:	011b      	lsls	r3, r3, #4
 801188a:	4413      	add	r3, r2
 801188c:	681b      	ldr	r3, [r3, #0]
 801188e:	2b00      	cmp	r3, #0
 8011890:	d1f2      	bne.n	8011878 <enq_lock+0xc>
	return (i == _FS_LOCK) ? 0 : 1;
 8011892:	687b      	ldr	r3, [r7, #4]
 8011894:	2b02      	cmp	r3, #2
 8011896:	bf14      	ite	ne
 8011898:	2301      	movne	r3, #1
 801189a:	2300      	moveq	r3, #0
 801189c:	b2db      	uxtb	r3, r3
}
 801189e:	4618      	mov	r0, r3
 80118a0:	370c      	adds	r7, #12
 80118a2:	46bd      	mov	sp, r7
 80118a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80118a8:	4770      	bx	lr
 80118aa:	bf00      	nop
 80118ac:	2402c94c 	.word	0x2402c94c

080118b0 <inc_lock>:
static
UINT inc_lock (	/* Increment object open counter and returns its index (0:Internal error) */
	DIR* dp,	/* Directory object pointing the file to register or increment */
	int acc		/* Desired access (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 80118b0:	b480      	push	{r7}
 80118b2:	b085      	sub	sp, #20
 80118b4:	af00      	add	r7, sp, #0
 80118b6:	6078      	str	r0, [r7, #4]
 80118b8:	6039      	str	r1, [r7, #0]
	UINT i;


	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 80118ba:	2300      	movs	r3, #0
 80118bc:	60fb      	str	r3, [r7, #12]
 80118be:	e01f      	b.n	8011900 <inc_lock+0x50>
		if (Files[i].fs == dp->obj.fs &&
 80118c0:	4a41      	ldr	r2, [pc, #260]	@ (80119c8 <inc_lock+0x118>)
 80118c2:	68fb      	ldr	r3, [r7, #12]
 80118c4:	011b      	lsls	r3, r3, #4
 80118c6:	4413      	add	r3, r2
 80118c8:	681a      	ldr	r2, [r3, #0]
 80118ca:	687b      	ldr	r3, [r7, #4]
 80118cc:	681b      	ldr	r3, [r3, #0]
 80118ce:	429a      	cmp	r2, r3
 80118d0:	d113      	bne.n	80118fa <inc_lock+0x4a>
			Files[i].clu == dp->obj.sclust &&
 80118d2:	4a3d      	ldr	r2, [pc, #244]	@ (80119c8 <inc_lock+0x118>)
 80118d4:	68fb      	ldr	r3, [r7, #12]
 80118d6:	011b      	lsls	r3, r3, #4
 80118d8:	4413      	add	r3, r2
 80118da:	3304      	adds	r3, #4
 80118dc:	681a      	ldr	r2, [r3, #0]
 80118de:	687b      	ldr	r3, [r7, #4]
 80118e0:	689b      	ldr	r3, [r3, #8]
		if (Files[i].fs == dp->obj.fs &&
 80118e2:	429a      	cmp	r2, r3
 80118e4:	d109      	bne.n	80118fa <inc_lock+0x4a>
			Files[i].ofs == dp->dptr) break;
 80118e6:	4a38      	ldr	r2, [pc, #224]	@ (80119c8 <inc_lock+0x118>)
 80118e8:	68fb      	ldr	r3, [r7, #12]
 80118ea:	011b      	lsls	r3, r3, #4
 80118ec:	4413      	add	r3, r2
 80118ee:	3308      	adds	r3, #8
 80118f0:	681a      	ldr	r2, [r3, #0]
 80118f2:	687b      	ldr	r3, [r7, #4]
 80118f4:	695b      	ldr	r3, [r3, #20]
			Files[i].clu == dp->obj.sclust &&
 80118f6:	429a      	cmp	r2, r3
 80118f8:	d006      	beq.n	8011908 <inc_lock+0x58>
	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 80118fa:	68fb      	ldr	r3, [r7, #12]
 80118fc:	3301      	adds	r3, #1
 80118fe:	60fb      	str	r3, [r7, #12]
 8011900:	68fb      	ldr	r3, [r7, #12]
 8011902:	2b01      	cmp	r3, #1
 8011904:	d9dc      	bls.n	80118c0 <inc_lock+0x10>
 8011906:	e000      	b.n	801190a <inc_lock+0x5a>
			Files[i].ofs == dp->dptr) break;
 8011908:	bf00      	nop
	}

	if (i == _FS_LOCK) {				/* Not opened. Register it as new. */
 801190a:	68fb      	ldr	r3, [r7, #12]
 801190c:	2b02      	cmp	r3, #2
 801190e:	d132      	bne.n	8011976 <inc_lock+0xc6>
		for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 8011910:	2300      	movs	r3, #0
 8011912:	60fb      	str	r3, [r7, #12]
 8011914:	e002      	b.n	801191c <inc_lock+0x6c>
 8011916:	68fb      	ldr	r3, [r7, #12]
 8011918:	3301      	adds	r3, #1
 801191a:	60fb      	str	r3, [r7, #12]
 801191c:	68fb      	ldr	r3, [r7, #12]
 801191e:	2b01      	cmp	r3, #1
 8011920:	d806      	bhi.n	8011930 <inc_lock+0x80>
 8011922:	4a29      	ldr	r2, [pc, #164]	@ (80119c8 <inc_lock+0x118>)
 8011924:	68fb      	ldr	r3, [r7, #12]
 8011926:	011b      	lsls	r3, r3, #4
 8011928:	4413      	add	r3, r2
 801192a:	681b      	ldr	r3, [r3, #0]
 801192c:	2b00      	cmp	r3, #0
 801192e:	d1f2      	bne.n	8011916 <inc_lock+0x66>
		if (i == _FS_LOCK) return 0;	/* No free entry to register (int err) */
 8011930:	68fb      	ldr	r3, [r7, #12]
 8011932:	2b02      	cmp	r3, #2
 8011934:	d101      	bne.n	801193a <inc_lock+0x8a>
 8011936:	2300      	movs	r3, #0
 8011938:	e040      	b.n	80119bc <inc_lock+0x10c>
		Files[i].fs = dp->obj.fs;
 801193a:	687b      	ldr	r3, [r7, #4]
 801193c:	681a      	ldr	r2, [r3, #0]
 801193e:	4922      	ldr	r1, [pc, #136]	@ (80119c8 <inc_lock+0x118>)
 8011940:	68fb      	ldr	r3, [r7, #12]
 8011942:	011b      	lsls	r3, r3, #4
 8011944:	440b      	add	r3, r1
 8011946:	601a      	str	r2, [r3, #0]
		Files[i].clu = dp->obj.sclust;
 8011948:	687b      	ldr	r3, [r7, #4]
 801194a:	689a      	ldr	r2, [r3, #8]
 801194c:	491e      	ldr	r1, [pc, #120]	@ (80119c8 <inc_lock+0x118>)
 801194e:	68fb      	ldr	r3, [r7, #12]
 8011950:	011b      	lsls	r3, r3, #4
 8011952:	440b      	add	r3, r1
 8011954:	3304      	adds	r3, #4
 8011956:	601a      	str	r2, [r3, #0]
		Files[i].ofs = dp->dptr;
 8011958:	687b      	ldr	r3, [r7, #4]
 801195a:	695a      	ldr	r2, [r3, #20]
 801195c:	491a      	ldr	r1, [pc, #104]	@ (80119c8 <inc_lock+0x118>)
 801195e:	68fb      	ldr	r3, [r7, #12]
 8011960:	011b      	lsls	r3, r3, #4
 8011962:	440b      	add	r3, r1
 8011964:	3308      	adds	r3, #8
 8011966:	601a      	str	r2, [r3, #0]
		Files[i].ctr = 0;
 8011968:	4a17      	ldr	r2, [pc, #92]	@ (80119c8 <inc_lock+0x118>)
 801196a:	68fb      	ldr	r3, [r7, #12]
 801196c:	011b      	lsls	r3, r3, #4
 801196e:	4413      	add	r3, r2
 8011970:	330c      	adds	r3, #12
 8011972:	2200      	movs	r2, #0
 8011974:	801a      	strh	r2, [r3, #0]
	}

	if (acc && Files[i].ctr) return 0;	/* Access violation (int err) */
 8011976:	683b      	ldr	r3, [r7, #0]
 8011978:	2b00      	cmp	r3, #0
 801197a:	d009      	beq.n	8011990 <inc_lock+0xe0>
 801197c:	4a12      	ldr	r2, [pc, #72]	@ (80119c8 <inc_lock+0x118>)
 801197e:	68fb      	ldr	r3, [r7, #12]
 8011980:	011b      	lsls	r3, r3, #4
 8011982:	4413      	add	r3, r2
 8011984:	330c      	adds	r3, #12
 8011986:	881b      	ldrh	r3, [r3, #0]
 8011988:	2b00      	cmp	r3, #0
 801198a:	d001      	beq.n	8011990 <inc_lock+0xe0>
 801198c:	2300      	movs	r3, #0
 801198e:	e015      	b.n	80119bc <inc_lock+0x10c>

	Files[i].ctr = acc ? 0x100 : Files[i].ctr + 1;	/* Set semaphore value */
 8011990:	683b      	ldr	r3, [r7, #0]
 8011992:	2b00      	cmp	r3, #0
 8011994:	d108      	bne.n	80119a8 <inc_lock+0xf8>
 8011996:	4a0c      	ldr	r2, [pc, #48]	@ (80119c8 <inc_lock+0x118>)
 8011998:	68fb      	ldr	r3, [r7, #12]
 801199a:	011b      	lsls	r3, r3, #4
 801199c:	4413      	add	r3, r2
 801199e:	330c      	adds	r3, #12
 80119a0:	881b      	ldrh	r3, [r3, #0]
 80119a2:	3301      	adds	r3, #1
 80119a4:	b29a      	uxth	r2, r3
 80119a6:	e001      	b.n	80119ac <inc_lock+0xfc>
 80119a8:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80119ac:	4906      	ldr	r1, [pc, #24]	@ (80119c8 <inc_lock+0x118>)
 80119ae:	68fb      	ldr	r3, [r7, #12]
 80119b0:	011b      	lsls	r3, r3, #4
 80119b2:	440b      	add	r3, r1
 80119b4:	330c      	adds	r3, #12
 80119b6:	801a      	strh	r2, [r3, #0]

	return i + 1;
 80119b8:	68fb      	ldr	r3, [r7, #12]
 80119ba:	3301      	adds	r3, #1
}
 80119bc:	4618      	mov	r0, r3
 80119be:	3714      	adds	r7, #20
 80119c0:	46bd      	mov	sp, r7
 80119c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80119c6:	4770      	bx	lr
 80119c8:	2402c94c 	.word	0x2402c94c

080119cc <dec_lock>:

static
FRESULT dec_lock (	/* Decrement object open counter */
	UINT i			/* Semaphore index (1..) */
)
{
 80119cc:	b480      	push	{r7}
 80119ce:	b085      	sub	sp, #20
 80119d0:	af00      	add	r7, sp, #0
 80119d2:	6078      	str	r0, [r7, #4]
	WORD n;
	FRESULT res;


	if (--i < _FS_LOCK) {	/* Shift index number origin from 0 */
 80119d4:	687b      	ldr	r3, [r7, #4]
 80119d6:	3b01      	subs	r3, #1
 80119d8:	607b      	str	r3, [r7, #4]
 80119da:	687b      	ldr	r3, [r7, #4]
 80119dc:	2b01      	cmp	r3, #1
 80119de:	d825      	bhi.n	8011a2c <dec_lock+0x60>
		n = Files[i].ctr;
 80119e0:	4a17      	ldr	r2, [pc, #92]	@ (8011a40 <dec_lock+0x74>)
 80119e2:	687b      	ldr	r3, [r7, #4]
 80119e4:	011b      	lsls	r3, r3, #4
 80119e6:	4413      	add	r3, r2
 80119e8:	330c      	adds	r3, #12
 80119ea:	881b      	ldrh	r3, [r3, #0]
 80119ec:	81fb      	strh	r3, [r7, #14]
		if (n == 0x100) n = 0;		/* If write mode open, delete the entry */
 80119ee:	89fb      	ldrh	r3, [r7, #14]
 80119f0:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80119f4:	d101      	bne.n	80119fa <dec_lock+0x2e>
 80119f6:	2300      	movs	r3, #0
 80119f8:	81fb      	strh	r3, [r7, #14]
		if (n > 0) n--;				/* Decrement read mode open count */
 80119fa:	89fb      	ldrh	r3, [r7, #14]
 80119fc:	2b00      	cmp	r3, #0
 80119fe:	d002      	beq.n	8011a06 <dec_lock+0x3a>
 8011a00:	89fb      	ldrh	r3, [r7, #14]
 8011a02:	3b01      	subs	r3, #1
 8011a04:	81fb      	strh	r3, [r7, #14]
		Files[i].ctr = n;
 8011a06:	4a0e      	ldr	r2, [pc, #56]	@ (8011a40 <dec_lock+0x74>)
 8011a08:	687b      	ldr	r3, [r7, #4]
 8011a0a:	011b      	lsls	r3, r3, #4
 8011a0c:	4413      	add	r3, r2
 8011a0e:	330c      	adds	r3, #12
 8011a10:	89fa      	ldrh	r2, [r7, #14]
 8011a12:	801a      	strh	r2, [r3, #0]
		if (n == 0) Files[i].fs = 0;	/* Delete the entry if open count gets zero */
 8011a14:	89fb      	ldrh	r3, [r7, #14]
 8011a16:	2b00      	cmp	r3, #0
 8011a18:	d105      	bne.n	8011a26 <dec_lock+0x5a>
 8011a1a:	4a09      	ldr	r2, [pc, #36]	@ (8011a40 <dec_lock+0x74>)
 8011a1c:	687b      	ldr	r3, [r7, #4]
 8011a1e:	011b      	lsls	r3, r3, #4
 8011a20:	4413      	add	r3, r2
 8011a22:	2200      	movs	r2, #0
 8011a24:	601a      	str	r2, [r3, #0]
		res = FR_OK;
 8011a26:	2300      	movs	r3, #0
 8011a28:	737b      	strb	r3, [r7, #13]
 8011a2a:	e001      	b.n	8011a30 <dec_lock+0x64>
	} else {
		res = FR_INT_ERR;			/* Invalid index nunber */
 8011a2c:	2302      	movs	r3, #2
 8011a2e:	737b      	strb	r3, [r7, #13]
	}
	return res;
 8011a30:	7b7b      	ldrb	r3, [r7, #13]
}
 8011a32:	4618      	mov	r0, r3
 8011a34:	3714      	adds	r7, #20
 8011a36:	46bd      	mov	sp, r7
 8011a38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011a3c:	4770      	bx	lr
 8011a3e:	bf00      	nop
 8011a40:	2402c94c 	.word	0x2402c94c

08011a44 <clear_lock>:

static
void clear_lock (	/* Clear lock entries of the volume */
	FATFS *fs
)
{
 8011a44:	b480      	push	{r7}
 8011a46:	b085      	sub	sp, #20
 8011a48:	af00      	add	r7, sp, #0
 8011a4a:	6078      	str	r0, [r7, #4]
	UINT i;

	for (i = 0; i < _FS_LOCK; i++) {
 8011a4c:	2300      	movs	r3, #0
 8011a4e:	60fb      	str	r3, [r7, #12]
 8011a50:	e010      	b.n	8011a74 <clear_lock+0x30>
		if (Files[i].fs == fs) Files[i].fs = 0;
 8011a52:	4a0d      	ldr	r2, [pc, #52]	@ (8011a88 <clear_lock+0x44>)
 8011a54:	68fb      	ldr	r3, [r7, #12]
 8011a56:	011b      	lsls	r3, r3, #4
 8011a58:	4413      	add	r3, r2
 8011a5a:	681b      	ldr	r3, [r3, #0]
 8011a5c:	687a      	ldr	r2, [r7, #4]
 8011a5e:	429a      	cmp	r2, r3
 8011a60:	d105      	bne.n	8011a6e <clear_lock+0x2a>
 8011a62:	4a09      	ldr	r2, [pc, #36]	@ (8011a88 <clear_lock+0x44>)
 8011a64:	68fb      	ldr	r3, [r7, #12]
 8011a66:	011b      	lsls	r3, r3, #4
 8011a68:	4413      	add	r3, r2
 8011a6a:	2200      	movs	r2, #0
 8011a6c:	601a      	str	r2, [r3, #0]
	for (i = 0; i < _FS_LOCK; i++) {
 8011a6e:	68fb      	ldr	r3, [r7, #12]
 8011a70:	3301      	adds	r3, #1
 8011a72:	60fb      	str	r3, [r7, #12]
 8011a74:	68fb      	ldr	r3, [r7, #12]
 8011a76:	2b01      	cmp	r3, #1
 8011a78:	d9eb      	bls.n	8011a52 <clear_lock+0xe>
	}
}
 8011a7a:	bf00      	nop
 8011a7c:	bf00      	nop
 8011a7e:	3714      	adds	r7, #20
 8011a80:	46bd      	mov	sp, r7
 8011a82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011a86:	4770      	bx	lr
 8011a88:	2402c94c 	.word	0x2402c94c

08011a8c <sync_window>:
#if !_FS_READONLY
static
FRESULT sync_window (	/* Returns FR_OK or FR_DISK_ERROR */
	FATFS* fs			/* File system object */
)
{
 8011a8c:	b580      	push	{r7, lr}
 8011a8e:	b086      	sub	sp, #24
 8011a90:	af00      	add	r7, sp, #0
 8011a92:	6078      	str	r0, [r7, #4]
	DWORD wsect;
	UINT nf;
	FRESULT res = FR_OK;
 8011a94:	2300      	movs	r3, #0
 8011a96:	73fb      	strb	r3, [r7, #15]


	if (fs->wflag) {	/* Write back the sector if it is dirty */
 8011a98:	687b      	ldr	r3, [r7, #4]
 8011a9a:	78db      	ldrb	r3, [r3, #3]
 8011a9c:	2b00      	cmp	r3, #0
 8011a9e:	d034      	beq.n	8011b0a <sync_window+0x7e>
		wsect = fs->winsect;	/* Current sector number */
 8011aa0:	687b      	ldr	r3, [r7, #4]
 8011aa2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8011aa4:	617b      	str	r3, [r7, #20]
		if (disk_write(fs->drv, fs->win, wsect, 1) != RES_OK) {
 8011aa6:	687b      	ldr	r3, [r7, #4]
 8011aa8:	7858      	ldrb	r0, [r3, #1]
 8011aaa:	687b      	ldr	r3, [r7, #4]
 8011aac:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 8011ab0:	2301      	movs	r3, #1
 8011ab2:	697a      	ldr	r2, [r7, #20]
 8011ab4:	f7ff fd3e 	bl	8011534 <disk_write>
 8011ab8:	4603      	mov	r3, r0
 8011aba:	2b00      	cmp	r3, #0
 8011abc:	d002      	beq.n	8011ac4 <sync_window+0x38>
			res = FR_DISK_ERR;
 8011abe:	2301      	movs	r3, #1
 8011ac0:	73fb      	strb	r3, [r7, #15]
 8011ac2:	e022      	b.n	8011b0a <sync_window+0x7e>
		} else {
			fs->wflag = 0;
 8011ac4:	687b      	ldr	r3, [r7, #4]
 8011ac6:	2200      	movs	r2, #0
 8011ac8:	70da      	strb	r2, [r3, #3]
			if (wsect - fs->fatbase < fs->fsize) {		/* Is it in the FAT area? */
 8011aca:	687b      	ldr	r3, [r7, #4]
 8011acc:	6a1b      	ldr	r3, [r3, #32]
 8011ace:	697a      	ldr	r2, [r7, #20]
 8011ad0:	1ad2      	subs	r2, r2, r3
 8011ad2:	687b      	ldr	r3, [r7, #4]
 8011ad4:	699b      	ldr	r3, [r3, #24]
 8011ad6:	429a      	cmp	r2, r3
 8011ad8:	d217      	bcs.n	8011b0a <sync_window+0x7e>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 8011ada:	687b      	ldr	r3, [r7, #4]
 8011adc:	789b      	ldrb	r3, [r3, #2]
 8011ade:	613b      	str	r3, [r7, #16]
 8011ae0:	e010      	b.n	8011b04 <sync_window+0x78>
					wsect += fs->fsize;
 8011ae2:	687b      	ldr	r3, [r7, #4]
 8011ae4:	699b      	ldr	r3, [r3, #24]
 8011ae6:	697a      	ldr	r2, [r7, #20]
 8011ae8:	4413      	add	r3, r2
 8011aea:	617b      	str	r3, [r7, #20]
					disk_write(fs->drv, fs->win, wsect, 1);
 8011aec:	687b      	ldr	r3, [r7, #4]
 8011aee:	7858      	ldrb	r0, [r3, #1]
 8011af0:	687b      	ldr	r3, [r7, #4]
 8011af2:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 8011af6:	2301      	movs	r3, #1
 8011af8:	697a      	ldr	r2, [r7, #20]
 8011afa:	f7ff fd1b 	bl	8011534 <disk_write>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 8011afe:	693b      	ldr	r3, [r7, #16]
 8011b00:	3b01      	subs	r3, #1
 8011b02:	613b      	str	r3, [r7, #16]
 8011b04:	693b      	ldr	r3, [r7, #16]
 8011b06:	2b01      	cmp	r3, #1
 8011b08:	d8eb      	bhi.n	8011ae2 <sync_window+0x56>
				}
			}
		}
	}
	return res;
 8011b0a:	7bfb      	ldrb	r3, [r7, #15]
}
 8011b0c:	4618      	mov	r0, r3
 8011b0e:	3718      	adds	r7, #24
 8011b10:	46bd      	mov	sp, r7
 8011b12:	bd80      	pop	{r7, pc}

08011b14 <move_window>:
static
FRESULT move_window (	/* Returns FR_OK or FR_DISK_ERROR */
	FATFS* fs,			/* File system object */
	DWORD sector		/* Sector number to make appearance in the fs->win[] */
)
{
 8011b14:	b580      	push	{r7, lr}
 8011b16:	b084      	sub	sp, #16
 8011b18:	af00      	add	r7, sp, #0
 8011b1a:	6078      	str	r0, [r7, #4]
 8011b1c:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_OK;
 8011b1e:	2300      	movs	r3, #0
 8011b20:	73fb      	strb	r3, [r7, #15]


	if (sector != fs->winsect) {	/* Window offset changed? */
 8011b22:	687b      	ldr	r3, [r7, #4]
 8011b24:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8011b26:	683a      	ldr	r2, [r7, #0]
 8011b28:	429a      	cmp	r2, r3
 8011b2a:	d01b      	beq.n	8011b64 <move_window+0x50>
#if !_FS_READONLY
		res = sync_window(fs);		/* Write-back changes */
 8011b2c:	6878      	ldr	r0, [r7, #4]
 8011b2e:	f7ff ffad 	bl	8011a8c <sync_window>
 8011b32:	4603      	mov	r3, r0
 8011b34:	73fb      	strb	r3, [r7, #15]
#endif
		if (res == FR_OK) {			/* Fill sector window with new data */
 8011b36:	7bfb      	ldrb	r3, [r7, #15]
 8011b38:	2b00      	cmp	r3, #0
 8011b3a:	d113      	bne.n	8011b64 <move_window+0x50>
			if (disk_read(fs->drv, fs->win, sector, 1) != RES_OK) {
 8011b3c:	687b      	ldr	r3, [r7, #4]
 8011b3e:	7858      	ldrb	r0, [r3, #1]
 8011b40:	687b      	ldr	r3, [r7, #4]
 8011b42:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 8011b46:	2301      	movs	r3, #1
 8011b48:	683a      	ldr	r2, [r7, #0]
 8011b4a:	f7ff fcd3 	bl	80114f4 <disk_read>
 8011b4e:	4603      	mov	r3, r0
 8011b50:	2b00      	cmp	r3, #0
 8011b52:	d004      	beq.n	8011b5e <move_window+0x4a>
				sector = 0xFFFFFFFF;	/* Invalidate window if data is not reliable */
 8011b54:	f04f 33ff 	mov.w	r3, #4294967295
 8011b58:	603b      	str	r3, [r7, #0]
				res = FR_DISK_ERR;
 8011b5a:	2301      	movs	r3, #1
 8011b5c:	73fb      	strb	r3, [r7, #15]
			}
			fs->winsect = sector;
 8011b5e:	687b      	ldr	r3, [r7, #4]
 8011b60:	683a      	ldr	r2, [r7, #0]
 8011b62:	62da      	str	r2, [r3, #44]	@ 0x2c
		}
	}
	return res;
 8011b64:	7bfb      	ldrb	r3, [r7, #15]
}
 8011b66:	4618      	mov	r0, r3
 8011b68:	3710      	adds	r7, #16
 8011b6a:	46bd      	mov	sp, r7
 8011b6c:	bd80      	pop	{r7, pc}
	...

08011b70 <sync_fs>:

static
FRESULT sync_fs (	/* FR_OK:succeeded, !=0:error */
	FATFS* fs		/* File system object */
)
{
 8011b70:	b580      	push	{r7, lr}
 8011b72:	b084      	sub	sp, #16
 8011b74:	af00      	add	r7, sp, #0
 8011b76:	6078      	str	r0, [r7, #4]
	FRESULT res;


	res = sync_window(fs);
 8011b78:	6878      	ldr	r0, [r7, #4]
 8011b7a:	f7ff ff87 	bl	8011a8c <sync_window>
 8011b7e:	4603      	mov	r3, r0
 8011b80:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK) {
 8011b82:	7bfb      	ldrb	r3, [r7, #15]
 8011b84:	2b00      	cmp	r3, #0
 8011b86:	d158      	bne.n	8011c3a <sync_fs+0xca>
		/* Update FSInfo sector if needed */
		if (fs->fs_type == FS_FAT32 && fs->fsi_flag == 1) {
 8011b88:	687b      	ldr	r3, [r7, #4]
 8011b8a:	781b      	ldrb	r3, [r3, #0]
 8011b8c:	2b03      	cmp	r3, #3
 8011b8e:	d148      	bne.n	8011c22 <sync_fs+0xb2>
 8011b90:	687b      	ldr	r3, [r7, #4]
 8011b92:	791b      	ldrb	r3, [r3, #4]
 8011b94:	2b01      	cmp	r3, #1
 8011b96:	d144      	bne.n	8011c22 <sync_fs+0xb2>
			/* Create FSInfo structure */
			mem_set(fs->win, 0, SS(fs));
 8011b98:	687b      	ldr	r3, [r7, #4]
 8011b9a:	3330      	adds	r3, #48	@ 0x30
 8011b9c:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8011ba0:	2100      	movs	r1, #0
 8011ba2:	4618      	mov	r0, r3
 8011ba4:	f7ff fda8 	bl	80116f8 <mem_set>
			st_word(fs->win + BS_55AA, 0xAA55);
 8011ba8:	687b      	ldr	r3, [r7, #4]
 8011baa:	3330      	adds	r3, #48	@ 0x30
 8011bac:	f503 73ff 	add.w	r3, r3, #510	@ 0x1fe
 8011bb0:	f64a 2155 	movw	r1, #43605	@ 0xaa55
 8011bb4:	4618      	mov	r0, r3
 8011bb6:	f7ff fd37 	bl	8011628 <st_word>
			st_dword(fs->win + FSI_LeadSig, 0x41615252);
 8011bba:	687b      	ldr	r3, [r7, #4]
 8011bbc:	3330      	adds	r3, #48	@ 0x30
 8011bbe:	4921      	ldr	r1, [pc, #132]	@ (8011c44 <sync_fs+0xd4>)
 8011bc0:	4618      	mov	r0, r3
 8011bc2:	f7ff fd4c 	bl	801165e <st_dword>
			st_dword(fs->win + FSI_StrucSig, 0x61417272);
 8011bc6:	687b      	ldr	r3, [r7, #4]
 8011bc8:	3330      	adds	r3, #48	@ 0x30
 8011bca:	f503 73f2 	add.w	r3, r3, #484	@ 0x1e4
 8011bce:	491e      	ldr	r1, [pc, #120]	@ (8011c48 <sync_fs+0xd8>)
 8011bd0:	4618      	mov	r0, r3
 8011bd2:	f7ff fd44 	bl	801165e <st_dword>
			st_dword(fs->win + FSI_Free_Count, fs->free_clst);
 8011bd6:	687b      	ldr	r3, [r7, #4]
 8011bd8:	3330      	adds	r3, #48	@ 0x30
 8011bda:	f503 72f4 	add.w	r2, r3, #488	@ 0x1e8
 8011bde:	687b      	ldr	r3, [r7, #4]
 8011be0:	691b      	ldr	r3, [r3, #16]
 8011be2:	4619      	mov	r1, r3
 8011be4:	4610      	mov	r0, r2
 8011be6:	f7ff fd3a 	bl	801165e <st_dword>
			st_dword(fs->win + FSI_Nxt_Free, fs->last_clst);
 8011bea:	687b      	ldr	r3, [r7, #4]
 8011bec:	3330      	adds	r3, #48	@ 0x30
 8011bee:	f503 72f6 	add.w	r2, r3, #492	@ 0x1ec
 8011bf2:	687b      	ldr	r3, [r7, #4]
 8011bf4:	68db      	ldr	r3, [r3, #12]
 8011bf6:	4619      	mov	r1, r3
 8011bf8:	4610      	mov	r0, r2
 8011bfa:	f7ff fd30 	bl	801165e <st_dword>
			/* Write it into the FSInfo sector */
			fs->winsect = fs->volbase + 1;
 8011bfe:	687b      	ldr	r3, [r7, #4]
 8011c00:	69db      	ldr	r3, [r3, #28]
 8011c02:	1c5a      	adds	r2, r3, #1
 8011c04:	687b      	ldr	r3, [r7, #4]
 8011c06:	62da      	str	r2, [r3, #44]	@ 0x2c
			disk_write(fs->drv, fs->win, fs->winsect, 1);
 8011c08:	687b      	ldr	r3, [r7, #4]
 8011c0a:	7858      	ldrb	r0, [r3, #1]
 8011c0c:	687b      	ldr	r3, [r7, #4]
 8011c0e:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 8011c12:	687b      	ldr	r3, [r7, #4]
 8011c14:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8011c16:	2301      	movs	r3, #1
 8011c18:	f7ff fc8c 	bl	8011534 <disk_write>
			fs->fsi_flag = 0;
 8011c1c:	687b      	ldr	r3, [r7, #4]
 8011c1e:	2200      	movs	r2, #0
 8011c20:	711a      	strb	r2, [r3, #4]
		}
		/* Make sure that no pending write process in the physical drive */
		if (disk_ioctl(fs->drv, CTRL_SYNC, 0) != RES_OK) res = FR_DISK_ERR;
 8011c22:	687b      	ldr	r3, [r7, #4]
 8011c24:	785b      	ldrb	r3, [r3, #1]
 8011c26:	2200      	movs	r2, #0
 8011c28:	2100      	movs	r1, #0
 8011c2a:	4618      	mov	r0, r3
 8011c2c:	f7ff fca2 	bl	8011574 <disk_ioctl>
 8011c30:	4603      	mov	r3, r0
 8011c32:	2b00      	cmp	r3, #0
 8011c34:	d001      	beq.n	8011c3a <sync_fs+0xca>
 8011c36:	2301      	movs	r3, #1
 8011c38:	73fb      	strb	r3, [r7, #15]
	}

	return res;
 8011c3a:	7bfb      	ldrb	r3, [r7, #15]
}
 8011c3c:	4618      	mov	r0, r3
 8011c3e:	3710      	adds	r7, #16
 8011c40:	46bd      	mov	sp, r7
 8011c42:	bd80      	pop	{r7, pc}
 8011c44:	41615252 	.word	0x41615252
 8011c48:	61417272 	.word	0x61417272

08011c4c <clust2sect>:
static
DWORD clust2sect (	/* !=0:Sector number, 0:Failed (invalid cluster#) */
	FATFS* fs,		/* File system object */
	DWORD clst		/* Cluster# to be converted */
)
{
 8011c4c:	b480      	push	{r7}
 8011c4e:	b083      	sub	sp, #12
 8011c50:	af00      	add	r7, sp, #0
 8011c52:	6078      	str	r0, [r7, #4]
 8011c54:	6039      	str	r1, [r7, #0]
	clst -= 2;
 8011c56:	683b      	ldr	r3, [r7, #0]
 8011c58:	3b02      	subs	r3, #2
 8011c5a:	603b      	str	r3, [r7, #0]
	if (clst >= fs->n_fatent - 2) return 0;		/* Invalid cluster# */
 8011c5c:	687b      	ldr	r3, [r7, #4]
 8011c5e:	695b      	ldr	r3, [r3, #20]
 8011c60:	3b02      	subs	r3, #2
 8011c62:	683a      	ldr	r2, [r7, #0]
 8011c64:	429a      	cmp	r2, r3
 8011c66:	d301      	bcc.n	8011c6c <clust2sect+0x20>
 8011c68:	2300      	movs	r3, #0
 8011c6a:	e008      	b.n	8011c7e <clust2sect+0x32>
	return clst * fs->csize + fs->database;
 8011c6c:	687b      	ldr	r3, [r7, #4]
 8011c6e:	895b      	ldrh	r3, [r3, #10]
 8011c70:	461a      	mov	r2, r3
 8011c72:	683b      	ldr	r3, [r7, #0]
 8011c74:	fb03 f202 	mul.w	r2, r3, r2
 8011c78:	687b      	ldr	r3, [r7, #4]
 8011c7a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8011c7c:	4413      	add	r3, r2
}
 8011c7e:	4618      	mov	r0, r3
 8011c80:	370c      	adds	r7, #12
 8011c82:	46bd      	mov	sp, r7
 8011c84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011c88:	4770      	bx	lr

08011c8a <get_fat>:
static
DWORD get_fat (	/* 0xFFFFFFFF:Disk error, 1:Internal error, 2..0x7FFFFFFF:Cluster status */
	_FDID* obj,	/* Corresponding object */
	DWORD clst	/* Cluster number to get the value */
)
{
 8011c8a:	b580      	push	{r7, lr}
 8011c8c:	b086      	sub	sp, #24
 8011c8e:	af00      	add	r7, sp, #0
 8011c90:	6078      	str	r0, [r7, #4]
 8011c92:	6039      	str	r1, [r7, #0]
	UINT wc, bc;
	DWORD val;
	FATFS *fs = obj->fs;
 8011c94:	687b      	ldr	r3, [r7, #4]
 8011c96:	681b      	ldr	r3, [r3, #0]
 8011c98:	613b      	str	r3, [r7, #16]


	if (clst < 2 || clst >= fs->n_fatent) {	/* Check if in valid range */
 8011c9a:	683b      	ldr	r3, [r7, #0]
 8011c9c:	2b01      	cmp	r3, #1
 8011c9e:	d904      	bls.n	8011caa <get_fat+0x20>
 8011ca0:	693b      	ldr	r3, [r7, #16]
 8011ca2:	695b      	ldr	r3, [r3, #20]
 8011ca4:	683a      	ldr	r2, [r7, #0]
 8011ca6:	429a      	cmp	r2, r3
 8011ca8:	d302      	bcc.n	8011cb0 <get_fat+0x26>
		val = 1;	/* Internal error */
 8011caa:	2301      	movs	r3, #1
 8011cac:	617b      	str	r3, [r7, #20]
 8011cae:	e08e      	b.n	8011dce <get_fat+0x144>

	} else {
		val = 0xFFFFFFFF;	/* Default value falls on disk error */
 8011cb0:	f04f 33ff 	mov.w	r3, #4294967295
 8011cb4:	617b      	str	r3, [r7, #20]

		switch (fs->fs_type) {
 8011cb6:	693b      	ldr	r3, [r7, #16]
 8011cb8:	781b      	ldrb	r3, [r3, #0]
 8011cba:	2b03      	cmp	r3, #3
 8011cbc:	d061      	beq.n	8011d82 <get_fat+0xf8>
 8011cbe:	2b03      	cmp	r3, #3
 8011cc0:	dc7b      	bgt.n	8011dba <get_fat+0x130>
 8011cc2:	2b01      	cmp	r3, #1
 8011cc4:	d002      	beq.n	8011ccc <get_fat+0x42>
 8011cc6:	2b02      	cmp	r3, #2
 8011cc8:	d041      	beq.n	8011d4e <get_fat+0xc4>
 8011cca:	e076      	b.n	8011dba <get_fat+0x130>
		case FS_FAT12 :
			bc = (UINT)clst; bc += bc / 2;
 8011ccc:	683b      	ldr	r3, [r7, #0]
 8011cce:	60fb      	str	r3, [r7, #12]
 8011cd0:	68fb      	ldr	r3, [r7, #12]
 8011cd2:	085b      	lsrs	r3, r3, #1
 8011cd4:	68fa      	ldr	r2, [r7, #12]
 8011cd6:	4413      	add	r3, r2
 8011cd8:	60fb      	str	r3, [r7, #12]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 8011cda:	693b      	ldr	r3, [r7, #16]
 8011cdc:	6a1a      	ldr	r2, [r3, #32]
 8011cde:	68fb      	ldr	r3, [r7, #12]
 8011ce0:	0a5b      	lsrs	r3, r3, #9
 8011ce2:	4413      	add	r3, r2
 8011ce4:	4619      	mov	r1, r3
 8011ce6:	6938      	ldr	r0, [r7, #16]
 8011ce8:	f7ff ff14 	bl	8011b14 <move_window>
 8011cec:	4603      	mov	r3, r0
 8011cee:	2b00      	cmp	r3, #0
 8011cf0:	d166      	bne.n	8011dc0 <get_fat+0x136>
			wc = fs->win[bc++ % SS(fs)];
 8011cf2:	68fb      	ldr	r3, [r7, #12]
 8011cf4:	1c5a      	adds	r2, r3, #1
 8011cf6:	60fa      	str	r2, [r7, #12]
 8011cf8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8011cfc:	693a      	ldr	r2, [r7, #16]
 8011cfe:	4413      	add	r3, r2
 8011d00:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8011d04:	60bb      	str	r3, [r7, #8]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 8011d06:	693b      	ldr	r3, [r7, #16]
 8011d08:	6a1a      	ldr	r2, [r3, #32]
 8011d0a:	68fb      	ldr	r3, [r7, #12]
 8011d0c:	0a5b      	lsrs	r3, r3, #9
 8011d0e:	4413      	add	r3, r2
 8011d10:	4619      	mov	r1, r3
 8011d12:	6938      	ldr	r0, [r7, #16]
 8011d14:	f7ff fefe 	bl	8011b14 <move_window>
 8011d18:	4603      	mov	r3, r0
 8011d1a:	2b00      	cmp	r3, #0
 8011d1c:	d152      	bne.n	8011dc4 <get_fat+0x13a>
			wc |= fs->win[bc % SS(fs)] << 8;
 8011d1e:	68fb      	ldr	r3, [r7, #12]
 8011d20:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8011d24:	693a      	ldr	r2, [r7, #16]
 8011d26:	4413      	add	r3, r2
 8011d28:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8011d2c:	021b      	lsls	r3, r3, #8
 8011d2e:	68ba      	ldr	r2, [r7, #8]
 8011d30:	4313      	orrs	r3, r2
 8011d32:	60bb      	str	r3, [r7, #8]
			val = (clst & 1) ? (wc >> 4) : (wc & 0xFFF);
 8011d34:	683b      	ldr	r3, [r7, #0]
 8011d36:	f003 0301 	and.w	r3, r3, #1
 8011d3a:	2b00      	cmp	r3, #0
 8011d3c:	d002      	beq.n	8011d44 <get_fat+0xba>
 8011d3e:	68bb      	ldr	r3, [r7, #8]
 8011d40:	091b      	lsrs	r3, r3, #4
 8011d42:	e002      	b.n	8011d4a <get_fat+0xc0>
 8011d44:	68bb      	ldr	r3, [r7, #8]
 8011d46:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8011d4a:	617b      	str	r3, [r7, #20]
			break;
 8011d4c:	e03f      	b.n	8011dce <get_fat+0x144>

		case FS_FAT16 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 8011d4e:	693b      	ldr	r3, [r7, #16]
 8011d50:	6a1a      	ldr	r2, [r3, #32]
 8011d52:	683b      	ldr	r3, [r7, #0]
 8011d54:	0a1b      	lsrs	r3, r3, #8
 8011d56:	4413      	add	r3, r2
 8011d58:	4619      	mov	r1, r3
 8011d5a:	6938      	ldr	r0, [r7, #16]
 8011d5c:	f7ff feda 	bl	8011b14 <move_window>
 8011d60:	4603      	mov	r3, r0
 8011d62:	2b00      	cmp	r3, #0
 8011d64:	d130      	bne.n	8011dc8 <get_fat+0x13e>
			val = ld_word(fs->win + clst * 2 % SS(fs));
 8011d66:	693b      	ldr	r3, [r7, #16]
 8011d68:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 8011d6c:	683b      	ldr	r3, [r7, #0]
 8011d6e:	005b      	lsls	r3, r3, #1
 8011d70:	f403 73ff 	and.w	r3, r3, #510	@ 0x1fe
 8011d74:	4413      	add	r3, r2
 8011d76:	4618      	mov	r0, r3
 8011d78:	f7ff fc1a 	bl	80115b0 <ld_word>
 8011d7c:	4603      	mov	r3, r0
 8011d7e:	617b      	str	r3, [r7, #20]
			break;
 8011d80:	e025      	b.n	8011dce <get_fat+0x144>

		case FS_FAT32 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 8011d82:	693b      	ldr	r3, [r7, #16]
 8011d84:	6a1a      	ldr	r2, [r3, #32]
 8011d86:	683b      	ldr	r3, [r7, #0]
 8011d88:	09db      	lsrs	r3, r3, #7
 8011d8a:	4413      	add	r3, r2
 8011d8c:	4619      	mov	r1, r3
 8011d8e:	6938      	ldr	r0, [r7, #16]
 8011d90:	f7ff fec0 	bl	8011b14 <move_window>
 8011d94:	4603      	mov	r3, r0
 8011d96:	2b00      	cmp	r3, #0
 8011d98:	d118      	bne.n	8011dcc <get_fat+0x142>
			val = ld_dword(fs->win + clst * 4 % SS(fs)) & 0x0FFFFFFF;
 8011d9a:	693b      	ldr	r3, [r7, #16]
 8011d9c:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 8011da0:	683b      	ldr	r3, [r7, #0]
 8011da2:	009b      	lsls	r3, r3, #2
 8011da4:	f403 73fe 	and.w	r3, r3, #508	@ 0x1fc
 8011da8:	4413      	add	r3, r2
 8011daa:	4618      	mov	r0, r3
 8011dac:	f7ff fc19 	bl	80115e2 <ld_dword>
 8011db0:	4603      	mov	r3, r0
 8011db2:	f023 4370 	bic.w	r3, r3, #4026531840	@ 0xf0000000
 8011db6:	617b      	str	r3, [r7, #20]
			break;
 8011db8:	e009      	b.n	8011dce <get_fat+0x144>
				}
			}
			/* go to default */
#endif
		default:
			val = 1;	/* Internal error */
 8011dba:	2301      	movs	r3, #1
 8011dbc:	617b      	str	r3, [r7, #20]
 8011dbe:	e006      	b.n	8011dce <get_fat+0x144>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 8011dc0:	bf00      	nop
 8011dc2:	e004      	b.n	8011dce <get_fat+0x144>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 8011dc4:	bf00      	nop
 8011dc6:	e002      	b.n	8011dce <get_fat+0x144>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 8011dc8:	bf00      	nop
 8011dca:	e000      	b.n	8011dce <get_fat+0x144>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 8011dcc:	bf00      	nop
		}
	}

	return val;
 8011dce:	697b      	ldr	r3, [r7, #20]
}
 8011dd0:	4618      	mov	r0, r3
 8011dd2:	3718      	adds	r7, #24
 8011dd4:	46bd      	mov	sp, r7
 8011dd6:	bd80      	pop	{r7, pc}

08011dd8 <put_fat>:
FRESULT put_fat (	/* FR_OK(0):succeeded, !=0:error */
	FATFS* fs,		/* Corresponding file system object */
	DWORD clst,		/* FAT index number (cluster number) to be changed */
	DWORD val		/* New value to be set to the entry */
)
{
 8011dd8:	b590      	push	{r4, r7, lr}
 8011dda:	b089      	sub	sp, #36	@ 0x24
 8011ddc:	af00      	add	r7, sp, #0
 8011dde:	60f8      	str	r0, [r7, #12]
 8011de0:	60b9      	str	r1, [r7, #8]
 8011de2:	607a      	str	r2, [r7, #4]
	UINT bc;
	BYTE *p;
	FRESULT res = FR_INT_ERR;
 8011de4:	2302      	movs	r3, #2
 8011de6:	77fb      	strb	r3, [r7, #31]

	if (clst >= 2 && clst < fs->n_fatent) {	/* Check if in valid range */
 8011de8:	68bb      	ldr	r3, [r7, #8]
 8011dea:	2b01      	cmp	r3, #1
 8011dec:	f240 80d9 	bls.w	8011fa2 <put_fat+0x1ca>
 8011df0:	68fb      	ldr	r3, [r7, #12]
 8011df2:	695b      	ldr	r3, [r3, #20]
 8011df4:	68ba      	ldr	r2, [r7, #8]
 8011df6:	429a      	cmp	r2, r3
 8011df8:	f080 80d3 	bcs.w	8011fa2 <put_fat+0x1ca>
		switch (fs->fs_type) {
 8011dfc:	68fb      	ldr	r3, [r7, #12]
 8011dfe:	781b      	ldrb	r3, [r3, #0]
 8011e00:	2b03      	cmp	r3, #3
 8011e02:	f000 8096 	beq.w	8011f32 <put_fat+0x15a>
 8011e06:	2b03      	cmp	r3, #3
 8011e08:	f300 80cb 	bgt.w	8011fa2 <put_fat+0x1ca>
 8011e0c:	2b01      	cmp	r3, #1
 8011e0e:	d002      	beq.n	8011e16 <put_fat+0x3e>
 8011e10:	2b02      	cmp	r3, #2
 8011e12:	d06e      	beq.n	8011ef2 <put_fat+0x11a>
 8011e14:	e0c5      	b.n	8011fa2 <put_fat+0x1ca>
		case FS_FAT12 :	/* Bitfield items */
			bc = (UINT)clst; bc += bc / 2;
 8011e16:	68bb      	ldr	r3, [r7, #8]
 8011e18:	61bb      	str	r3, [r7, #24]
 8011e1a:	69bb      	ldr	r3, [r7, #24]
 8011e1c:	085b      	lsrs	r3, r3, #1
 8011e1e:	69ba      	ldr	r2, [r7, #24]
 8011e20:	4413      	add	r3, r2
 8011e22:	61bb      	str	r3, [r7, #24]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 8011e24:	68fb      	ldr	r3, [r7, #12]
 8011e26:	6a1a      	ldr	r2, [r3, #32]
 8011e28:	69bb      	ldr	r3, [r7, #24]
 8011e2a:	0a5b      	lsrs	r3, r3, #9
 8011e2c:	4413      	add	r3, r2
 8011e2e:	4619      	mov	r1, r3
 8011e30:	68f8      	ldr	r0, [r7, #12]
 8011e32:	f7ff fe6f 	bl	8011b14 <move_window>
 8011e36:	4603      	mov	r3, r0
 8011e38:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 8011e3a:	7ffb      	ldrb	r3, [r7, #31]
 8011e3c:	2b00      	cmp	r3, #0
 8011e3e:	f040 80a9 	bne.w	8011f94 <put_fat+0x1bc>
			p = fs->win + bc++ % SS(fs);
 8011e42:	68fb      	ldr	r3, [r7, #12]
 8011e44:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 8011e48:	69bb      	ldr	r3, [r7, #24]
 8011e4a:	1c59      	adds	r1, r3, #1
 8011e4c:	61b9      	str	r1, [r7, #24]
 8011e4e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8011e52:	4413      	add	r3, r2
 8011e54:	617b      	str	r3, [r7, #20]
			*p = (clst & 1) ? ((*p & 0x0F) | ((BYTE)val << 4)) : (BYTE)val;
 8011e56:	68bb      	ldr	r3, [r7, #8]
 8011e58:	f003 0301 	and.w	r3, r3, #1
 8011e5c:	2b00      	cmp	r3, #0
 8011e5e:	d00d      	beq.n	8011e7c <put_fat+0xa4>
 8011e60:	697b      	ldr	r3, [r7, #20]
 8011e62:	781b      	ldrb	r3, [r3, #0]
 8011e64:	b25b      	sxtb	r3, r3
 8011e66:	f003 030f 	and.w	r3, r3, #15
 8011e6a:	b25a      	sxtb	r2, r3
 8011e6c:	687b      	ldr	r3, [r7, #4]
 8011e6e:	b25b      	sxtb	r3, r3
 8011e70:	011b      	lsls	r3, r3, #4
 8011e72:	b25b      	sxtb	r3, r3
 8011e74:	4313      	orrs	r3, r2
 8011e76:	b25b      	sxtb	r3, r3
 8011e78:	b2db      	uxtb	r3, r3
 8011e7a:	e001      	b.n	8011e80 <put_fat+0xa8>
 8011e7c:	687b      	ldr	r3, [r7, #4]
 8011e7e:	b2db      	uxtb	r3, r3
 8011e80:	697a      	ldr	r2, [r7, #20]
 8011e82:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 8011e84:	68fb      	ldr	r3, [r7, #12]
 8011e86:	2201      	movs	r2, #1
 8011e88:	70da      	strb	r2, [r3, #3]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 8011e8a:	68fb      	ldr	r3, [r7, #12]
 8011e8c:	6a1a      	ldr	r2, [r3, #32]
 8011e8e:	69bb      	ldr	r3, [r7, #24]
 8011e90:	0a5b      	lsrs	r3, r3, #9
 8011e92:	4413      	add	r3, r2
 8011e94:	4619      	mov	r1, r3
 8011e96:	68f8      	ldr	r0, [r7, #12]
 8011e98:	f7ff fe3c 	bl	8011b14 <move_window>
 8011e9c:	4603      	mov	r3, r0
 8011e9e:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 8011ea0:	7ffb      	ldrb	r3, [r7, #31]
 8011ea2:	2b00      	cmp	r3, #0
 8011ea4:	d178      	bne.n	8011f98 <put_fat+0x1c0>
			p = fs->win + bc % SS(fs);
 8011ea6:	68fb      	ldr	r3, [r7, #12]
 8011ea8:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 8011eac:	69bb      	ldr	r3, [r7, #24]
 8011eae:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8011eb2:	4413      	add	r3, r2
 8011eb4:	617b      	str	r3, [r7, #20]
			*p = (clst & 1) ? (BYTE)(val >> 4) : ((*p & 0xF0) | ((BYTE)(val >> 8) & 0x0F));
 8011eb6:	68bb      	ldr	r3, [r7, #8]
 8011eb8:	f003 0301 	and.w	r3, r3, #1
 8011ebc:	2b00      	cmp	r3, #0
 8011ebe:	d003      	beq.n	8011ec8 <put_fat+0xf0>
 8011ec0:	687b      	ldr	r3, [r7, #4]
 8011ec2:	091b      	lsrs	r3, r3, #4
 8011ec4:	b2db      	uxtb	r3, r3
 8011ec6:	e00e      	b.n	8011ee6 <put_fat+0x10e>
 8011ec8:	697b      	ldr	r3, [r7, #20]
 8011eca:	781b      	ldrb	r3, [r3, #0]
 8011ecc:	b25b      	sxtb	r3, r3
 8011ece:	f023 030f 	bic.w	r3, r3, #15
 8011ed2:	b25a      	sxtb	r2, r3
 8011ed4:	687b      	ldr	r3, [r7, #4]
 8011ed6:	0a1b      	lsrs	r3, r3, #8
 8011ed8:	b25b      	sxtb	r3, r3
 8011eda:	f003 030f 	and.w	r3, r3, #15
 8011ede:	b25b      	sxtb	r3, r3
 8011ee0:	4313      	orrs	r3, r2
 8011ee2:	b25b      	sxtb	r3, r3
 8011ee4:	b2db      	uxtb	r3, r3
 8011ee6:	697a      	ldr	r2, [r7, #20]
 8011ee8:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 8011eea:	68fb      	ldr	r3, [r7, #12]
 8011eec:	2201      	movs	r2, #1
 8011eee:	70da      	strb	r2, [r3, #3]
			break;
 8011ef0:	e057      	b.n	8011fa2 <put_fat+0x1ca>

		case FS_FAT16 :	/* WORD aligned items */
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 2)));
 8011ef2:	68fb      	ldr	r3, [r7, #12]
 8011ef4:	6a1a      	ldr	r2, [r3, #32]
 8011ef6:	68bb      	ldr	r3, [r7, #8]
 8011ef8:	0a1b      	lsrs	r3, r3, #8
 8011efa:	4413      	add	r3, r2
 8011efc:	4619      	mov	r1, r3
 8011efe:	68f8      	ldr	r0, [r7, #12]
 8011f00:	f7ff fe08 	bl	8011b14 <move_window>
 8011f04:	4603      	mov	r3, r0
 8011f06:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 8011f08:	7ffb      	ldrb	r3, [r7, #31]
 8011f0a:	2b00      	cmp	r3, #0
 8011f0c:	d146      	bne.n	8011f9c <put_fat+0x1c4>
			st_word(fs->win + clst * 2 % SS(fs), (WORD)val);
 8011f0e:	68fb      	ldr	r3, [r7, #12]
 8011f10:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 8011f14:	68bb      	ldr	r3, [r7, #8]
 8011f16:	005b      	lsls	r3, r3, #1
 8011f18:	f403 73ff 	and.w	r3, r3, #510	@ 0x1fe
 8011f1c:	4413      	add	r3, r2
 8011f1e:	687a      	ldr	r2, [r7, #4]
 8011f20:	b292      	uxth	r2, r2
 8011f22:	4611      	mov	r1, r2
 8011f24:	4618      	mov	r0, r3
 8011f26:	f7ff fb7f 	bl	8011628 <st_word>
			fs->wflag = 1;
 8011f2a:	68fb      	ldr	r3, [r7, #12]
 8011f2c:	2201      	movs	r2, #1
 8011f2e:	70da      	strb	r2, [r3, #3]
			break;
 8011f30:	e037      	b.n	8011fa2 <put_fat+0x1ca>

		case FS_FAT32 :	/* DWORD aligned items */
#if _FS_EXFAT
		case FS_EXFAT :
#endif
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 4)));
 8011f32:	68fb      	ldr	r3, [r7, #12]
 8011f34:	6a1a      	ldr	r2, [r3, #32]
 8011f36:	68bb      	ldr	r3, [r7, #8]
 8011f38:	09db      	lsrs	r3, r3, #7
 8011f3a:	4413      	add	r3, r2
 8011f3c:	4619      	mov	r1, r3
 8011f3e:	68f8      	ldr	r0, [r7, #12]
 8011f40:	f7ff fde8 	bl	8011b14 <move_window>
 8011f44:	4603      	mov	r3, r0
 8011f46:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 8011f48:	7ffb      	ldrb	r3, [r7, #31]
 8011f4a:	2b00      	cmp	r3, #0
 8011f4c:	d128      	bne.n	8011fa0 <put_fat+0x1c8>
			if (!_FS_EXFAT || fs->fs_type != FS_EXFAT) {
				val = (val & 0x0FFFFFFF) | (ld_dword(fs->win + clst * 4 % SS(fs)) & 0xF0000000);
 8011f4e:	687b      	ldr	r3, [r7, #4]
 8011f50:	f023 4470 	bic.w	r4, r3, #4026531840	@ 0xf0000000
 8011f54:	68fb      	ldr	r3, [r7, #12]
 8011f56:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 8011f5a:	68bb      	ldr	r3, [r7, #8]
 8011f5c:	009b      	lsls	r3, r3, #2
 8011f5e:	f403 73fe 	and.w	r3, r3, #508	@ 0x1fc
 8011f62:	4413      	add	r3, r2
 8011f64:	4618      	mov	r0, r3
 8011f66:	f7ff fb3c 	bl	80115e2 <ld_dword>
 8011f6a:	4603      	mov	r3, r0
 8011f6c:	f003 4370 	and.w	r3, r3, #4026531840	@ 0xf0000000
 8011f70:	4323      	orrs	r3, r4
 8011f72:	607b      	str	r3, [r7, #4]
			}
			st_dword(fs->win + clst * 4 % SS(fs), val);
 8011f74:	68fb      	ldr	r3, [r7, #12]
 8011f76:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 8011f7a:	68bb      	ldr	r3, [r7, #8]
 8011f7c:	009b      	lsls	r3, r3, #2
 8011f7e:	f403 73fe 	and.w	r3, r3, #508	@ 0x1fc
 8011f82:	4413      	add	r3, r2
 8011f84:	6879      	ldr	r1, [r7, #4]
 8011f86:	4618      	mov	r0, r3
 8011f88:	f7ff fb69 	bl	801165e <st_dword>
			fs->wflag = 1;
 8011f8c:	68fb      	ldr	r3, [r7, #12]
 8011f8e:	2201      	movs	r2, #1
 8011f90:	70da      	strb	r2, [r3, #3]
			break;
 8011f92:	e006      	b.n	8011fa2 <put_fat+0x1ca>
			if (res != FR_OK) break;
 8011f94:	bf00      	nop
 8011f96:	e004      	b.n	8011fa2 <put_fat+0x1ca>
			if (res != FR_OK) break;
 8011f98:	bf00      	nop
 8011f9a:	e002      	b.n	8011fa2 <put_fat+0x1ca>
			if (res != FR_OK) break;
 8011f9c:	bf00      	nop
 8011f9e:	e000      	b.n	8011fa2 <put_fat+0x1ca>
			if (res != FR_OK) break;
 8011fa0:	bf00      	nop
		}
	}
	return res;
 8011fa2:	7ffb      	ldrb	r3, [r7, #31]
}
 8011fa4:	4618      	mov	r0, r3
 8011fa6:	3724      	adds	r7, #36	@ 0x24
 8011fa8:	46bd      	mov	sp, r7
 8011faa:	bd90      	pop	{r4, r7, pc}

08011fac <remove_chain>:
FRESULT remove_chain (	/* FR_OK(0):succeeded, !=0:error */
	_FDID* obj,			/* Corresponding object */
	DWORD clst,			/* Cluster to remove a chain from */
	DWORD pclst			/* Previous cluster of clst (0:an entire chain) */
)
{
 8011fac:	b580      	push	{r7, lr}
 8011fae:	b088      	sub	sp, #32
 8011fb0:	af00      	add	r7, sp, #0
 8011fb2:	60f8      	str	r0, [r7, #12]
 8011fb4:	60b9      	str	r1, [r7, #8]
 8011fb6:	607a      	str	r2, [r7, #4]
	FRESULT res = FR_OK;
 8011fb8:	2300      	movs	r3, #0
 8011fba:	77fb      	strb	r3, [r7, #31]
	DWORD nxt;
	FATFS *fs = obj->fs;
 8011fbc:	68fb      	ldr	r3, [r7, #12]
 8011fbe:	681b      	ldr	r3, [r3, #0]
 8011fc0:	61bb      	str	r3, [r7, #24]
#endif
#if _USE_TRIM
	DWORD rt[2];
#endif

	if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Check if in valid range */
 8011fc2:	68bb      	ldr	r3, [r7, #8]
 8011fc4:	2b01      	cmp	r3, #1
 8011fc6:	d904      	bls.n	8011fd2 <remove_chain+0x26>
 8011fc8:	69bb      	ldr	r3, [r7, #24]
 8011fca:	695b      	ldr	r3, [r3, #20]
 8011fcc:	68ba      	ldr	r2, [r7, #8]
 8011fce:	429a      	cmp	r2, r3
 8011fd0:	d301      	bcc.n	8011fd6 <remove_chain+0x2a>
 8011fd2:	2302      	movs	r3, #2
 8011fd4:	e04b      	b.n	801206e <remove_chain+0xc2>

	/* Mark the previous cluster 'EOC' on the FAT if it exists */
	if (pclst && (!_FS_EXFAT || fs->fs_type != FS_EXFAT || obj->stat != 2)) {
 8011fd6:	687b      	ldr	r3, [r7, #4]
 8011fd8:	2b00      	cmp	r3, #0
 8011fda:	d00c      	beq.n	8011ff6 <remove_chain+0x4a>
		res = put_fat(fs, pclst, 0xFFFFFFFF);
 8011fdc:	f04f 32ff 	mov.w	r2, #4294967295
 8011fe0:	6879      	ldr	r1, [r7, #4]
 8011fe2:	69b8      	ldr	r0, [r7, #24]
 8011fe4:	f7ff fef8 	bl	8011dd8 <put_fat>
 8011fe8:	4603      	mov	r3, r0
 8011fea:	77fb      	strb	r3, [r7, #31]
		if (res != FR_OK) return res;
 8011fec:	7ffb      	ldrb	r3, [r7, #31]
 8011fee:	2b00      	cmp	r3, #0
 8011ff0:	d001      	beq.n	8011ff6 <remove_chain+0x4a>
 8011ff2:	7ffb      	ldrb	r3, [r7, #31]
 8011ff4:	e03b      	b.n	801206e <remove_chain+0xc2>
	}

	/* Remove the chain */
	do {
		nxt = get_fat(obj, clst);			/* Get cluster status */
 8011ff6:	68b9      	ldr	r1, [r7, #8]
 8011ff8:	68f8      	ldr	r0, [r7, #12]
 8011ffa:	f7ff fe46 	bl	8011c8a <get_fat>
 8011ffe:	6178      	str	r0, [r7, #20]
		if (nxt == 0) break;				/* Empty cluster? */
 8012000:	697b      	ldr	r3, [r7, #20]
 8012002:	2b00      	cmp	r3, #0
 8012004:	d031      	beq.n	801206a <remove_chain+0xbe>
		if (nxt == 1) return FR_INT_ERR;	/* Internal error? */
 8012006:	697b      	ldr	r3, [r7, #20]
 8012008:	2b01      	cmp	r3, #1
 801200a:	d101      	bne.n	8012010 <remove_chain+0x64>
 801200c:	2302      	movs	r3, #2
 801200e:	e02e      	b.n	801206e <remove_chain+0xc2>
		if (nxt == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error? */
 8012010:	697b      	ldr	r3, [r7, #20]
 8012012:	f1b3 3fff 	cmp.w	r3, #4294967295
 8012016:	d101      	bne.n	801201c <remove_chain+0x70>
 8012018:	2301      	movs	r3, #1
 801201a:	e028      	b.n	801206e <remove_chain+0xc2>
		if (!_FS_EXFAT || fs->fs_type != FS_EXFAT) {
			res = put_fat(fs, clst, 0);		/* Mark the cluster 'free' on the FAT */
 801201c:	2200      	movs	r2, #0
 801201e:	68b9      	ldr	r1, [r7, #8]
 8012020:	69b8      	ldr	r0, [r7, #24]
 8012022:	f7ff fed9 	bl	8011dd8 <put_fat>
 8012026:	4603      	mov	r3, r0
 8012028:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) return res;
 801202a:	7ffb      	ldrb	r3, [r7, #31]
 801202c:	2b00      	cmp	r3, #0
 801202e:	d001      	beq.n	8012034 <remove_chain+0x88>
 8012030:	7ffb      	ldrb	r3, [r7, #31]
 8012032:	e01c      	b.n	801206e <remove_chain+0xc2>
		}
		if (fs->free_clst < fs->n_fatent - 2) {	/* Update FSINFO */
 8012034:	69bb      	ldr	r3, [r7, #24]
 8012036:	691a      	ldr	r2, [r3, #16]
 8012038:	69bb      	ldr	r3, [r7, #24]
 801203a:	695b      	ldr	r3, [r3, #20]
 801203c:	3b02      	subs	r3, #2
 801203e:	429a      	cmp	r2, r3
 8012040:	d20b      	bcs.n	801205a <remove_chain+0xae>
			fs->free_clst++;
 8012042:	69bb      	ldr	r3, [r7, #24]
 8012044:	691b      	ldr	r3, [r3, #16]
 8012046:	1c5a      	adds	r2, r3, #1
 8012048:	69bb      	ldr	r3, [r7, #24]
 801204a:	611a      	str	r2, [r3, #16]
			fs->fsi_flag |= 1;
 801204c:	69bb      	ldr	r3, [r7, #24]
 801204e:	791b      	ldrb	r3, [r3, #4]
 8012050:	f043 0301 	orr.w	r3, r3, #1
 8012054:	b2da      	uxtb	r2, r3
 8012056:	69bb      	ldr	r3, [r7, #24]
 8012058:	711a      	strb	r2, [r3, #4]
			disk_ioctl(fs->drv, CTRL_TRIM, rt);				/* Inform device the block can be erased */
#endif
			scl = ecl = nxt;
		}
#endif
		clst = nxt;					/* Next cluster */
 801205a:	697b      	ldr	r3, [r7, #20]
 801205c:	60bb      	str	r3, [r7, #8]
	} while (clst < fs->n_fatent);	/* Repeat while not the last link */
 801205e:	69bb      	ldr	r3, [r7, #24]
 8012060:	695b      	ldr	r3, [r3, #20]
 8012062:	68ba      	ldr	r2, [r7, #8]
 8012064:	429a      	cmp	r2, r3
 8012066:	d3c6      	bcc.n	8011ff6 <remove_chain+0x4a>
 8012068:	e000      	b.n	801206c <remove_chain+0xc0>
		if (nxt == 0) break;				/* Empty cluster? */
 801206a:	bf00      	nop
				obj->stat = 2;	/* Change the object status 'contiguous' */
			}
		}
	}
#endif
	return FR_OK;
 801206c:	2300      	movs	r3, #0
}
 801206e:	4618      	mov	r0, r3
 8012070:	3720      	adds	r7, #32
 8012072:	46bd      	mov	sp, r7
 8012074:	bd80      	pop	{r7, pc}

08012076 <create_chain>:
static
DWORD create_chain (	/* 0:No free cluster, 1:Internal error, 0xFFFFFFFF:Disk error, >=2:New cluster# */
	_FDID* obj,			/* Corresponding object */
	DWORD clst			/* Cluster# to stretch, 0:Create a new chain */
)
{
 8012076:	b580      	push	{r7, lr}
 8012078:	b088      	sub	sp, #32
 801207a:	af00      	add	r7, sp, #0
 801207c:	6078      	str	r0, [r7, #4]
 801207e:	6039      	str	r1, [r7, #0]
	DWORD cs, ncl, scl;
	FRESULT res;
	FATFS *fs = obj->fs;
 8012080:	687b      	ldr	r3, [r7, #4]
 8012082:	681b      	ldr	r3, [r3, #0]
 8012084:	613b      	str	r3, [r7, #16]


	if (clst == 0) {	/* Create a new chain */
 8012086:	683b      	ldr	r3, [r7, #0]
 8012088:	2b00      	cmp	r3, #0
 801208a:	d10d      	bne.n	80120a8 <create_chain+0x32>
		scl = fs->last_clst;				/* Get suggested cluster to start from */
 801208c:	693b      	ldr	r3, [r7, #16]
 801208e:	68db      	ldr	r3, [r3, #12]
 8012090:	61bb      	str	r3, [r7, #24]
		if (scl == 0 || scl >= fs->n_fatent) scl = 1;
 8012092:	69bb      	ldr	r3, [r7, #24]
 8012094:	2b00      	cmp	r3, #0
 8012096:	d004      	beq.n	80120a2 <create_chain+0x2c>
 8012098:	693b      	ldr	r3, [r7, #16]
 801209a:	695b      	ldr	r3, [r3, #20]
 801209c:	69ba      	ldr	r2, [r7, #24]
 801209e:	429a      	cmp	r2, r3
 80120a0:	d31b      	bcc.n	80120da <create_chain+0x64>
 80120a2:	2301      	movs	r3, #1
 80120a4:	61bb      	str	r3, [r7, #24]
 80120a6:	e018      	b.n	80120da <create_chain+0x64>
	}
	else {				/* Stretch current chain */
		cs = get_fat(obj, clst);			/* Check the cluster status */
 80120a8:	6839      	ldr	r1, [r7, #0]
 80120aa:	6878      	ldr	r0, [r7, #4]
 80120ac:	f7ff fded 	bl	8011c8a <get_fat>
 80120b0:	60f8      	str	r0, [r7, #12]
		if (cs < 2) return 1;				/* Invalid FAT value */
 80120b2:	68fb      	ldr	r3, [r7, #12]
 80120b4:	2b01      	cmp	r3, #1
 80120b6:	d801      	bhi.n	80120bc <create_chain+0x46>
 80120b8:	2301      	movs	r3, #1
 80120ba:	e070      	b.n	801219e <create_chain+0x128>
		if (cs == 0xFFFFFFFF) return cs;	/* A disk error occurred */
 80120bc:	68fb      	ldr	r3, [r7, #12]
 80120be:	f1b3 3fff 	cmp.w	r3, #4294967295
 80120c2:	d101      	bne.n	80120c8 <create_chain+0x52>
 80120c4:	68fb      	ldr	r3, [r7, #12]
 80120c6:	e06a      	b.n	801219e <create_chain+0x128>
		if (cs < fs->n_fatent) return cs;	/* It is already followed by next cluster */
 80120c8:	693b      	ldr	r3, [r7, #16]
 80120ca:	695b      	ldr	r3, [r3, #20]
 80120cc:	68fa      	ldr	r2, [r7, #12]
 80120ce:	429a      	cmp	r2, r3
 80120d0:	d201      	bcs.n	80120d6 <create_chain+0x60>
 80120d2:	68fb      	ldr	r3, [r7, #12]
 80120d4:	e063      	b.n	801219e <create_chain+0x128>
		scl = clst;
 80120d6:	683b      	ldr	r3, [r7, #0]
 80120d8:	61bb      	str	r3, [r7, #24]
			}
		}
	} else
#endif
	{	/* On the FAT12/16/32 volume */
		ncl = scl;	/* Start cluster */
 80120da:	69bb      	ldr	r3, [r7, #24]
 80120dc:	61fb      	str	r3, [r7, #28]
		for (;;) {
			ncl++;							/* Next cluster */
 80120de:	69fb      	ldr	r3, [r7, #28]
 80120e0:	3301      	adds	r3, #1
 80120e2:	61fb      	str	r3, [r7, #28]
			if (ncl >= fs->n_fatent) {		/* Check wrap-around */
 80120e4:	693b      	ldr	r3, [r7, #16]
 80120e6:	695b      	ldr	r3, [r3, #20]
 80120e8:	69fa      	ldr	r2, [r7, #28]
 80120ea:	429a      	cmp	r2, r3
 80120ec:	d307      	bcc.n	80120fe <create_chain+0x88>
				ncl = 2;
 80120ee:	2302      	movs	r3, #2
 80120f0:	61fb      	str	r3, [r7, #28]
				if (ncl > scl) return 0;	/* No free cluster */
 80120f2:	69fa      	ldr	r2, [r7, #28]
 80120f4:	69bb      	ldr	r3, [r7, #24]
 80120f6:	429a      	cmp	r2, r3
 80120f8:	d901      	bls.n	80120fe <create_chain+0x88>
 80120fa:	2300      	movs	r3, #0
 80120fc:	e04f      	b.n	801219e <create_chain+0x128>
			}
			cs = get_fat(obj, ncl);			/* Get the cluster status */
 80120fe:	69f9      	ldr	r1, [r7, #28]
 8012100:	6878      	ldr	r0, [r7, #4]
 8012102:	f7ff fdc2 	bl	8011c8a <get_fat>
 8012106:	60f8      	str	r0, [r7, #12]
			if (cs == 0) break;				/* Found a free cluster */
 8012108:	68fb      	ldr	r3, [r7, #12]
 801210a:	2b00      	cmp	r3, #0
 801210c:	d00e      	beq.n	801212c <create_chain+0xb6>
			if (cs == 1 || cs == 0xFFFFFFFF) return cs;	/* An error occurred */
 801210e:	68fb      	ldr	r3, [r7, #12]
 8012110:	2b01      	cmp	r3, #1
 8012112:	d003      	beq.n	801211c <create_chain+0xa6>
 8012114:	68fb      	ldr	r3, [r7, #12]
 8012116:	f1b3 3fff 	cmp.w	r3, #4294967295
 801211a:	d101      	bne.n	8012120 <create_chain+0xaa>
 801211c:	68fb      	ldr	r3, [r7, #12]
 801211e:	e03e      	b.n	801219e <create_chain+0x128>
			if (ncl == scl) return 0;		/* No free cluster */
 8012120:	69fa      	ldr	r2, [r7, #28]
 8012122:	69bb      	ldr	r3, [r7, #24]
 8012124:	429a      	cmp	r2, r3
 8012126:	d1da      	bne.n	80120de <create_chain+0x68>
 8012128:	2300      	movs	r3, #0
 801212a:	e038      	b.n	801219e <create_chain+0x128>
			if (cs == 0) break;				/* Found a free cluster */
 801212c:	bf00      	nop
		}
		res = put_fat(fs, ncl, 0xFFFFFFFF);	/* Mark the new cluster 'EOC' */
 801212e:	f04f 32ff 	mov.w	r2, #4294967295
 8012132:	69f9      	ldr	r1, [r7, #28]
 8012134:	6938      	ldr	r0, [r7, #16]
 8012136:	f7ff fe4f 	bl	8011dd8 <put_fat>
 801213a:	4603      	mov	r3, r0
 801213c:	75fb      	strb	r3, [r7, #23]
		if (res == FR_OK && clst != 0) {
 801213e:	7dfb      	ldrb	r3, [r7, #23]
 8012140:	2b00      	cmp	r3, #0
 8012142:	d109      	bne.n	8012158 <create_chain+0xe2>
 8012144:	683b      	ldr	r3, [r7, #0]
 8012146:	2b00      	cmp	r3, #0
 8012148:	d006      	beq.n	8012158 <create_chain+0xe2>
			res = put_fat(fs, clst, ncl);	/* Link it from the previous one if needed */
 801214a:	69fa      	ldr	r2, [r7, #28]
 801214c:	6839      	ldr	r1, [r7, #0]
 801214e:	6938      	ldr	r0, [r7, #16]
 8012150:	f7ff fe42 	bl	8011dd8 <put_fat>
 8012154:	4603      	mov	r3, r0
 8012156:	75fb      	strb	r3, [r7, #23]
		}
	}

	if (res == FR_OK) {			/* Update FSINFO if function succeeded. */
 8012158:	7dfb      	ldrb	r3, [r7, #23]
 801215a:	2b00      	cmp	r3, #0
 801215c:	d116      	bne.n	801218c <create_chain+0x116>
		fs->last_clst = ncl;
 801215e:	693b      	ldr	r3, [r7, #16]
 8012160:	69fa      	ldr	r2, [r7, #28]
 8012162:	60da      	str	r2, [r3, #12]
		if (fs->free_clst <= fs->n_fatent - 2) fs->free_clst--;
 8012164:	693b      	ldr	r3, [r7, #16]
 8012166:	691a      	ldr	r2, [r3, #16]
 8012168:	693b      	ldr	r3, [r7, #16]
 801216a:	695b      	ldr	r3, [r3, #20]
 801216c:	3b02      	subs	r3, #2
 801216e:	429a      	cmp	r2, r3
 8012170:	d804      	bhi.n	801217c <create_chain+0x106>
 8012172:	693b      	ldr	r3, [r7, #16]
 8012174:	691b      	ldr	r3, [r3, #16]
 8012176:	1e5a      	subs	r2, r3, #1
 8012178:	693b      	ldr	r3, [r7, #16]
 801217a:	611a      	str	r2, [r3, #16]
		fs->fsi_flag |= 1;
 801217c:	693b      	ldr	r3, [r7, #16]
 801217e:	791b      	ldrb	r3, [r3, #4]
 8012180:	f043 0301 	orr.w	r3, r3, #1
 8012184:	b2da      	uxtb	r2, r3
 8012186:	693b      	ldr	r3, [r7, #16]
 8012188:	711a      	strb	r2, [r3, #4]
 801218a:	e007      	b.n	801219c <create_chain+0x126>
	} else {
		ncl = (res == FR_DISK_ERR) ? 0xFFFFFFFF : 1;	/* Failed. Generate error status */
 801218c:	7dfb      	ldrb	r3, [r7, #23]
 801218e:	2b01      	cmp	r3, #1
 8012190:	d102      	bne.n	8012198 <create_chain+0x122>
 8012192:	f04f 33ff 	mov.w	r3, #4294967295
 8012196:	e000      	b.n	801219a <create_chain+0x124>
 8012198:	2301      	movs	r3, #1
 801219a:	61fb      	str	r3, [r7, #28]
	}

	return ncl;		/* Return new cluster number or error status */
 801219c:	69fb      	ldr	r3, [r7, #28]
}
 801219e:	4618      	mov	r0, r3
 80121a0:	3720      	adds	r7, #32
 80121a2:	46bd      	mov	sp, r7
 80121a4:	bd80      	pop	{r7, pc}

080121a6 <clmt_clust>:
static
DWORD clmt_clust (	/* <2:Error, >=2:Cluster number */
	FIL* fp,		/* Pointer to the file object */
	FSIZE_t ofs		/* File offset to be converted to cluster# */
)
{
 80121a6:	b480      	push	{r7}
 80121a8:	b087      	sub	sp, #28
 80121aa:	af00      	add	r7, sp, #0
 80121ac:	6078      	str	r0, [r7, #4]
 80121ae:	6039      	str	r1, [r7, #0]
	DWORD cl, ncl, *tbl;
	FATFS *fs = fp->obj.fs;
 80121b0:	687b      	ldr	r3, [r7, #4]
 80121b2:	681b      	ldr	r3, [r3, #0]
 80121b4:	60fb      	str	r3, [r7, #12]


	tbl = fp->cltbl + 1;	/* Top of CLMT */
 80121b6:	687b      	ldr	r3, [r7, #4]
 80121b8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80121ba:	3304      	adds	r3, #4
 80121bc:	613b      	str	r3, [r7, #16]
	cl = (DWORD)(ofs / SS(fs) / fs->csize);	/* Cluster order from top of the file */
 80121be:	683b      	ldr	r3, [r7, #0]
 80121c0:	0a5b      	lsrs	r3, r3, #9
 80121c2:	68fa      	ldr	r2, [r7, #12]
 80121c4:	8952      	ldrh	r2, [r2, #10]
 80121c6:	fbb3 f3f2 	udiv	r3, r3, r2
 80121ca:	617b      	str	r3, [r7, #20]
	for (;;) {
		ncl = *tbl++;			/* Number of cluters in the fragment */
 80121cc:	693b      	ldr	r3, [r7, #16]
 80121ce:	1d1a      	adds	r2, r3, #4
 80121d0:	613a      	str	r2, [r7, #16]
 80121d2:	681b      	ldr	r3, [r3, #0]
 80121d4:	60bb      	str	r3, [r7, #8]
		if (ncl == 0) return 0;	/* End of table? (error) */
 80121d6:	68bb      	ldr	r3, [r7, #8]
 80121d8:	2b00      	cmp	r3, #0
 80121da:	d101      	bne.n	80121e0 <clmt_clust+0x3a>
 80121dc:	2300      	movs	r3, #0
 80121de:	e010      	b.n	8012202 <clmt_clust+0x5c>
		if (cl < ncl) break;	/* In this fragment? */
 80121e0:	697a      	ldr	r2, [r7, #20]
 80121e2:	68bb      	ldr	r3, [r7, #8]
 80121e4:	429a      	cmp	r2, r3
 80121e6:	d307      	bcc.n	80121f8 <clmt_clust+0x52>
		cl -= ncl; tbl++;		/* Next fragment */
 80121e8:	697a      	ldr	r2, [r7, #20]
 80121ea:	68bb      	ldr	r3, [r7, #8]
 80121ec:	1ad3      	subs	r3, r2, r3
 80121ee:	617b      	str	r3, [r7, #20]
 80121f0:	693b      	ldr	r3, [r7, #16]
 80121f2:	3304      	adds	r3, #4
 80121f4:	613b      	str	r3, [r7, #16]
		ncl = *tbl++;			/* Number of cluters in the fragment */
 80121f6:	e7e9      	b.n	80121cc <clmt_clust+0x26>
		if (cl < ncl) break;	/* In this fragment? */
 80121f8:	bf00      	nop
	}
	return cl + *tbl;	/* Return the cluster number */
 80121fa:	693b      	ldr	r3, [r7, #16]
 80121fc:	681a      	ldr	r2, [r3, #0]
 80121fe:	697b      	ldr	r3, [r7, #20]
 8012200:	4413      	add	r3, r2
}
 8012202:	4618      	mov	r0, r3
 8012204:	371c      	adds	r7, #28
 8012206:	46bd      	mov	sp, r7
 8012208:	f85d 7b04 	ldr.w	r7, [sp], #4
 801220c:	4770      	bx	lr

0801220e <dir_sdi>:
static
FRESULT dir_sdi (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp,		/* Pointer to directory object */
	DWORD ofs		/* Offset of directory table */
)
{
 801220e:	b580      	push	{r7, lr}
 8012210:	b086      	sub	sp, #24
 8012212:	af00      	add	r7, sp, #0
 8012214:	6078      	str	r0, [r7, #4]
 8012216:	6039      	str	r1, [r7, #0]
	DWORD csz, clst;
	FATFS *fs = dp->obj.fs;
 8012218:	687b      	ldr	r3, [r7, #4]
 801221a:	681b      	ldr	r3, [r3, #0]
 801221c:	613b      	str	r3, [r7, #16]


	if (ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR) || ofs % SZDIRE) {	/* Check range of offset and alignment */
 801221e:	683b      	ldr	r3, [r7, #0]
 8012220:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8012224:	d204      	bcs.n	8012230 <dir_sdi+0x22>
 8012226:	683b      	ldr	r3, [r7, #0]
 8012228:	f003 031f 	and.w	r3, r3, #31
 801222c:	2b00      	cmp	r3, #0
 801222e:	d001      	beq.n	8012234 <dir_sdi+0x26>
		return FR_INT_ERR;
 8012230:	2302      	movs	r3, #2
 8012232:	e063      	b.n	80122fc <dir_sdi+0xee>
	}
	dp->dptr = ofs;				/* Set current offset */
 8012234:	687b      	ldr	r3, [r7, #4]
 8012236:	683a      	ldr	r2, [r7, #0]
 8012238:	615a      	str	r2, [r3, #20]
	clst = dp->obj.sclust;		/* Table start cluster (0:root) */
 801223a:	687b      	ldr	r3, [r7, #4]
 801223c:	689b      	ldr	r3, [r3, #8]
 801223e:	617b      	str	r3, [r7, #20]
	if (clst == 0 && fs->fs_type >= FS_FAT32) {	/* Replace cluster# 0 with root cluster# */
 8012240:	697b      	ldr	r3, [r7, #20]
 8012242:	2b00      	cmp	r3, #0
 8012244:	d106      	bne.n	8012254 <dir_sdi+0x46>
 8012246:	693b      	ldr	r3, [r7, #16]
 8012248:	781b      	ldrb	r3, [r3, #0]
 801224a:	2b02      	cmp	r3, #2
 801224c:	d902      	bls.n	8012254 <dir_sdi+0x46>
		clst = fs->dirbase;
 801224e:	693b      	ldr	r3, [r7, #16]
 8012250:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8012252:	617b      	str	r3, [r7, #20]
		if (_FS_EXFAT) dp->obj.stat = 0;	/* exFAT: Root dir has an FAT chain */
	}

	if (clst == 0) {	/* Static table (root-directory in FAT12/16) */
 8012254:	697b      	ldr	r3, [r7, #20]
 8012256:	2b00      	cmp	r3, #0
 8012258:	d10c      	bne.n	8012274 <dir_sdi+0x66>
		if (ofs / SZDIRE >= fs->n_rootdir)	return FR_INT_ERR;	/* Is index out of range? */
 801225a:	683b      	ldr	r3, [r7, #0]
 801225c:	095b      	lsrs	r3, r3, #5
 801225e:	693a      	ldr	r2, [r7, #16]
 8012260:	8912      	ldrh	r2, [r2, #8]
 8012262:	4293      	cmp	r3, r2
 8012264:	d301      	bcc.n	801226a <dir_sdi+0x5c>
 8012266:	2302      	movs	r3, #2
 8012268:	e048      	b.n	80122fc <dir_sdi+0xee>
		dp->sect = fs->dirbase;
 801226a:	693b      	ldr	r3, [r7, #16]
 801226c:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 801226e:	687b      	ldr	r3, [r7, #4]
 8012270:	61da      	str	r2, [r3, #28]
 8012272:	e029      	b.n	80122c8 <dir_sdi+0xba>

	} else {			/* Dynamic table (sub-directory or root-directory in FAT32+) */
		csz = (DWORD)fs->csize * SS(fs);	/* Bytes per cluster */
 8012274:	693b      	ldr	r3, [r7, #16]
 8012276:	895b      	ldrh	r3, [r3, #10]
 8012278:	025b      	lsls	r3, r3, #9
 801227a:	60fb      	str	r3, [r7, #12]
		while (ofs >= csz) {				/* Follow cluster chain */
 801227c:	e019      	b.n	80122b2 <dir_sdi+0xa4>
			clst = get_fat(&dp->obj, clst);				/* Get next cluster */
 801227e:	687b      	ldr	r3, [r7, #4]
 8012280:	6979      	ldr	r1, [r7, #20]
 8012282:	4618      	mov	r0, r3
 8012284:	f7ff fd01 	bl	8011c8a <get_fat>
 8012288:	6178      	str	r0, [r7, #20]
			if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 801228a:	697b      	ldr	r3, [r7, #20]
 801228c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8012290:	d101      	bne.n	8012296 <dir_sdi+0x88>
 8012292:	2301      	movs	r3, #1
 8012294:	e032      	b.n	80122fc <dir_sdi+0xee>
			if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Reached to end of table or internal error */
 8012296:	697b      	ldr	r3, [r7, #20]
 8012298:	2b01      	cmp	r3, #1
 801229a:	d904      	bls.n	80122a6 <dir_sdi+0x98>
 801229c:	693b      	ldr	r3, [r7, #16]
 801229e:	695b      	ldr	r3, [r3, #20]
 80122a0:	697a      	ldr	r2, [r7, #20]
 80122a2:	429a      	cmp	r2, r3
 80122a4:	d301      	bcc.n	80122aa <dir_sdi+0x9c>
 80122a6:	2302      	movs	r3, #2
 80122a8:	e028      	b.n	80122fc <dir_sdi+0xee>
			ofs -= csz;
 80122aa:	683a      	ldr	r2, [r7, #0]
 80122ac:	68fb      	ldr	r3, [r7, #12]
 80122ae:	1ad3      	subs	r3, r2, r3
 80122b0:	603b      	str	r3, [r7, #0]
		while (ofs >= csz) {				/* Follow cluster chain */
 80122b2:	683a      	ldr	r2, [r7, #0]
 80122b4:	68fb      	ldr	r3, [r7, #12]
 80122b6:	429a      	cmp	r2, r3
 80122b8:	d2e1      	bcs.n	801227e <dir_sdi+0x70>
		}
		dp->sect = clust2sect(fs, clst);
 80122ba:	6979      	ldr	r1, [r7, #20]
 80122bc:	6938      	ldr	r0, [r7, #16]
 80122be:	f7ff fcc5 	bl	8011c4c <clust2sect>
 80122c2:	4602      	mov	r2, r0
 80122c4:	687b      	ldr	r3, [r7, #4]
 80122c6:	61da      	str	r2, [r3, #28]
	}
	dp->clust = clst;					/* Current cluster# */
 80122c8:	687b      	ldr	r3, [r7, #4]
 80122ca:	697a      	ldr	r2, [r7, #20]
 80122cc:	619a      	str	r2, [r3, #24]
	if (!dp->sect) return FR_INT_ERR;
 80122ce:	687b      	ldr	r3, [r7, #4]
 80122d0:	69db      	ldr	r3, [r3, #28]
 80122d2:	2b00      	cmp	r3, #0
 80122d4:	d101      	bne.n	80122da <dir_sdi+0xcc>
 80122d6:	2302      	movs	r3, #2
 80122d8:	e010      	b.n	80122fc <dir_sdi+0xee>
	dp->sect += ofs / SS(fs);			/* Sector# of the directory entry */
 80122da:	687b      	ldr	r3, [r7, #4]
 80122dc:	69da      	ldr	r2, [r3, #28]
 80122de:	683b      	ldr	r3, [r7, #0]
 80122e0:	0a5b      	lsrs	r3, r3, #9
 80122e2:	441a      	add	r2, r3
 80122e4:	687b      	ldr	r3, [r7, #4]
 80122e6:	61da      	str	r2, [r3, #28]
	dp->dir = fs->win + (ofs % SS(fs));	/* Pointer to the entry in the win[] */
 80122e8:	693b      	ldr	r3, [r7, #16]
 80122ea:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 80122ee:	683b      	ldr	r3, [r7, #0]
 80122f0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80122f4:	441a      	add	r2, r3
 80122f6:	687b      	ldr	r3, [r7, #4]
 80122f8:	621a      	str	r2, [r3, #32]

	return FR_OK;
 80122fa:	2300      	movs	r3, #0
}
 80122fc:	4618      	mov	r0, r3
 80122fe:	3718      	adds	r7, #24
 8012300:	46bd      	mov	sp, r7
 8012302:	bd80      	pop	{r7, pc}

08012304 <dir_next>:
static
FRESULT dir_next (	/* FR_OK(0):succeeded, FR_NO_FILE:End of table, FR_DENIED:Could not stretch */
	DIR* dp,		/* Pointer to the directory object */
	int stretch		/* 0: Do not stretch table, 1: Stretch table if needed */
)
{
 8012304:	b580      	push	{r7, lr}
 8012306:	b086      	sub	sp, #24
 8012308:	af00      	add	r7, sp, #0
 801230a:	6078      	str	r0, [r7, #4]
 801230c:	6039      	str	r1, [r7, #0]
	DWORD ofs, clst;
	FATFS *fs = dp->obj.fs;
 801230e:	687b      	ldr	r3, [r7, #4]
 8012310:	681b      	ldr	r3, [r3, #0]
 8012312:	60fb      	str	r3, [r7, #12]
#if !_FS_READONLY
	UINT n;
#endif

	ofs = dp->dptr + SZDIRE;	/* Next entry */
 8012314:	687b      	ldr	r3, [r7, #4]
 8012316:	695b      	ldr	r3, [r3, #20]
 8012318:	3320      	adds	r3, #32
 801231a:	60bb      	str	r3, [r7, #8]
	if (!dp->sect || ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR)) return FR_NO_FILE;	/* Report EOT when offset has reached max value */
 801231c:	687b      	ldr	r3, [r7, #4]
 801231e:	69db      	ldr	r3, [r3, #28]
 8012320:	2b00      	cmp	r3, #0
 8012322:	d003      	beq.n	801232c <dir_next+0x28>
 8012324:	68bb      	ldr	r3, [r7, #8]
 8012326:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 801232a:	d301      	bcc.n	8012330 <dir_next+0x2c>
 801232c:	2304      	movs	r3, #4
 801232e:	e0aa      	b.n	8012486 <dir_next+0x182>

	if (ofs % SS(fs) == 0) {	/* Sector changed? */
 8012330:	68bb      	ldr	r3, [r7, #8]
 8012332:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8012336:	2b00      	cmp	r3, #0
 8012338:	f040 8098 	bne.w	801246c <dir_next+0x168>
		dp->sect++;				/* Next sector */
 801233c:	687b      	ldr	r3, [r7, #4]
 801233e:	69db      	ldr	r3, [r3, #28]
 8012340:	1c5a      	adds	r2, r3, #1
 8012342:	687b      	ldr	r3, [r7, #4]
 8012344:	61da      	str	r2, [r3, #28]

		if (!dp->clust) {		/* Static table */
 8012346:	687b      	ldr	r3, [r7, #4]
 8012348:	699b      	ldr	r3, [r3, #24]
 801234a:	2b00      	cmp	r3, #0
 801234c:	d10b      	bne.n	8012366 <dir_next+0x62>
			if (ofs / SZDIRE >= fs->n_rootdir) {	/* Report EOT if it reached end of static table */
 801234e:	68bb      	ldr	r3, [r7, #8]
 8012350:	095b      	lsrs	r3, r3, #5
 8012352:	68fa      	ldr	r2, [r7, #12]
 8012354:	8912      	ldrh	r2, [r2, #8]
 8012356:	4293      	cmp	r3, r2
 8012358:	f0c0 8088 	bcc.w	801246c <dir_next+0x168>
				dp->sect = 0; return FR_NO_FILE;
 801235c:	687b      	ldr	r3, [r7, #4]
 801235e:	2200      	movs	r2, #0
 8012360:	61da      	str	r2, [r3, #28]
 8012362:	2304      	movs	r3, #4
 8012364:	e08f      	b.n	8012486 <dir_next+0x182>
			}
		}
		else {					/* Dynamic table */
			if ((ofs / SS(fs) & (fs->csize - 1)) == 0) {		/* Cluster changed? */
 8012366:	68bb      	ldr	r3, [r7, #8]
 8012368:	0a5b      	lsrs	r3, r3, #9
 801236a:	68fa      	ldr	r2, [r7, #12]
 801236c:	8952      	ldrh	r2, [r2, #10]
 801236e:	3a01      	subs	r2, #1
 8012370:	4013      	ands	r3, r2
 8012372:	2b00      	cmp	r3, #0
 8012374:	d17a      	bne.n	801246c <dir_next+0x168>
				clst = get_fat(&dp->obj, dp->clust);			/* Get next cluster */
 8012376:	687a      	ldr	r2, [r7, #4]
 8012378:	687b      	ldr	r3, [r7, #4]
 801237a:	699b      	ldr	r3, [r3, #24]
 801237c:	4619      	mov	r1, r3
 801237e:	4610      	mov	r0, r2
 8012380:	f7ff fc83 	bl	8011c8a <get_fat>
 8012384:	6178      	str	r0, [r7, #20]
				if (clst <= 1) return FR_INT_ERR;				/* Internal error */
 8012386:	697b      	ldr	r3, [r7, #20]
 8012388:	2b01      	cmp	r3, #1
 801238a:	d801      	bhi.n	8012390 <dir_next+0x8c>
 801238c:	2302      	movs	r3, #2
 801238e:	e07a      	b.n	8012486 <dir_next+0x182>
				if (clst == 0xFFFFFFFF) return FR_DISK_ERR;		/* Disk error */
 8012390:	697b      	ldr	r3, [r7, #20]
 8012392:	f1b3 3fff 	cmp.w	r3, #4294967295
 8012396:	d101      	bne.n	801239c <dir_next+0x98>
 8012398:	2301      	movs	r3, #1
 801239a:	e074      	b.n	8012486 <dir_next+0x182>
				if (clst >= fs->n_fatent) {						/* Reached end of dynamic table */
 801239c:	68fb      	ldr	r3, [r7, #12]
 801239e:	695b      	ldr	r3, [r3, #20]
 80123a0:	697a      	ldr	r2, [r7, #20]
 80123a2:	429a      	cmp	r2, r3
 80123a4:	d358      	bcc.n	8012458 <dir_next+0x154>
#if !_FS_READONLY
					if (!stretch) {								/* If no stretch, report EOT */
 80123a6:	683b      	ldr	r3, [r7, #0]
 80123a8:	2b00      	cmp	r3, #0
 80123aa:	d104      	bne.n	80123b6 <dir_next+0xb2>
						dp->sect = 0; return FR_NO_FILE;
 80123ac:	687b      	ldr	r3, [r7, #4]
 80123ae:	2200      	movs	r2, #0
 80123b0:	61da      	str	r2, [r3, #28]
 80123b2:	2304      	movs	r3, #4
 80123b4:	e067      	b.n	8012486 <dir_next+0x182>
					}
					clst = create_chain(&dp->obj, dp->clust);	/* Allocate a cluster */
 80123b6:	687a      	ldr	r2, [r7, #4]
 80123b8:	687b      	ldr	r3, [r7, #4]
 80123ba:	699b      	ldr	r3, [r3, #24]
 80123bc:	4619      	mov	r1, r3
 80123be:	4610      	mov	r0, r2
 80123c0:	f7ff fe59 	bl	8012076 <create_chain>
 80123c4:	6178      	str	r0, [r7, #20]
					if (clst == 0) return FR_DENIED;			/* No free cluster */
 80123c6:	697b      	ldr	r3, [r7, #20]
 80123c8:	2b00      	cmp	r3, #0
 80123ca:	d101      	bne.n	80123d0 <dir_next+0xcc>
 80123cc:	2307      	movs	r3, #7
 80123ce:	e05a      	b.n	8012486 <dir_next+0x182>
					if (clst == 1) return FR_INT_ERR;			/* Internal error */
 80123d0:	697b      	ldr	r3, [r7, #20]
 80123d2:	2b01      	cmp	r3, #1
 80123d4:	d101      	bne.n	80123da <dir_next+0xd6>
 80123d6:	2302      	movs	r3, #2
 80123d8:	e055      	b.n	8012486 <dir_next+0x182>
					if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 80123da:	697b      	ldr	r3, [r7, #20]
 80123dc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80123e0:	d101      	bne.n	80123e6 <dir_next+0xe2>
 80123e2:	2301      	movs	r3, #1
 80123e4:	e04f      	b.n	8012486 <dir_next+0x182>
					/* Clean-up the stretched table */
					if (_FS_EXFAT) dp->obj.stat |= 4;			/* The directory needs to be updated */
					if (sync_window(fs) != FR_OK) return FR_DISK_ERR;	/* Flush disk access window */
 80123e6:	68f8      	ldr	r0, [r7, #12]
 80123e8:	f7ff fb50 	bl	8011a8c <sync_window>
 80123ec:	4603      	mov	r3, r0
 80123ee:	2b00      	cmp	r3, #0
 80123f0:	d001      	beq.n	80123f6 <dir_next+0xf2>
 80123f2:	2301      	movs	r3, #1
 80123f4:	e047      	b.n	8012486 <dir_next+0x182>
					mem_set(fs->win, 0, SS(fs));				/* Clear window buffer */
 80123f6:	68fb      	ldr	r3, [r7, #12]
 80123f8:	3330      	adds	r3, #48	@ 0x30
 80123fa:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80123fe:	2100      	movs	r1, #0
 8012400:	4618      	mov	r0, r3
 8012402:	f7ff f979 	bl	80116f8 <mem_set>
					for (n = 0, fs->winsect = clust2sect(fs, clst); n < fs->csize; n++, fs->winsect++) {	/* Fill the new cluster with 0 */
 8012406:	2300      	movs	r3, #0
 8012408:	613b      	str	r3, [r7, #16]
 801240a:	6979      	ldr	r1, [r7, #20]
 801240c:	68f8      	ldr	r0, [r7, #12]
 801240e:	f7ff fc1d 	bl	8011c4c <clust2sect>
 8012412:	4602      	mov	r2, r0
 8012414:	68fb      	ldr	r3, [r7, #12]
 8012416:	62da      	str	r2, [r3, #44]	@ 0x2c
 8012418:	e012      	b.n	8012440 <dir_next+0x13c>
						fs->wflag = 1;
 801241a:	68fb      	ldr	r3, [r7, #12]
 801241c:	2201      	movs	r2, #1
 801241e:	70da      	strb	r2, [r3, #3]
						if (sync_window(fs) != FR_OK) return FR_DISK_ERR;
 8012420:	68f8      	ldr	r0, [r7, #12]
 8012422:	f7ff fb33 	bl	8011a8c <sync_window>
 8012426:	4603      	mov	r3, r0
 8012428:	2b00      	cmp	r3, #0
 801242a:	d001      	beq.n	8012430 <dir_next+0x12c>
 801242c:	2301      	movs	r3, #1
 801242e:	e02a      	b.n	8012486 <dir_next+0x182>
					for (n = 0, fs->winsect = clust2sect(fs, clst); n < fs->csize; n++, fs->winsect++) {	/* Fill the new cluster with 0 */
 8012430:	693b      	ldr	r3, [r7, #16]
 8012432:	3301      	adds	r3, #1
 8012434:	613b      	str	r3, [r7, #16]
 8012436:	68fb      	ldr	r3, [r7, #12]
 8012438:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801243a:	1c5a      	adds	r2, r3, #1
 801243c:	68fb      	ldr	r3, [r7, #12]
 801243e:	62da      	str	r2, [r3, #44]	@ 0x2c
 8012440:	68fb      	ldr	r3, [r7, #12]
 8012442:	895b      	ldrh	r3, [r3, #10]
 8012444:	461a      	mov	r2, r3
 8012446:	693b      	ldr	r3, [r7, #16]
 8012448:	4293      	cmp	r3, r2
 801244a:	d3e6      	bcc.n	801241a <dir_next+0x116>
					}
					fs->winsect -= n;							/* Restore window offset */
 801244c:	68fb      	ldr	r3, [r7, #12]
 801244e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8012450:	693b      	ldr	r3, [r7, #16]
 8012452:	1ad2      	subs	r2, r2, r3
 8012454:	68fb      	ldr	r3, [r7, #12]
 8012456:	62da      	str	r2, [r3, #44]	@ 0x2c
#else
					if (!stretch) dp->sect = 0;					/* (this line is to suppress compiler warning) */
					dp->sect = 0; return FR_NO_FILE;			/* Report EOT */
#endif
				}
				dp->clust = clst;		/* Initialize data for new cluster */
 8012458:	687b      	ldr	r3, [r7, #4]
 801245a:	697a      	ldr	r2, [r7, #20]
 801245c:	619a      	str	r2, [r3, #24]
				dp->sect = clust2sect(fs, clst);
 801245e:	6979      	ldr	r1, [r7, #20]
 8012460:	68f8      	ldr	r0, [r7, #12]
 8012462:	f7ff fbf3 	bl	8011c4c <clust2sect>
 8012466:	4602      	mov	r2, r0
 8012468:	687b      	ldr	r3, [r7, #4]
 801246a:	61da      	str	r2, [r3, #28]
			}
		}
	}
	dp->dptr = ofs;						/* Current entry */
 801246c:	687b      	ldr	r3, [r7, #4]
 801246e:	68ba      	ldr	r2, [r7, #8]
 8012470:	615a      	str	r2, [r3, #20]
	dp->dir = fs->win + ofs % SS(fs);	/* Pointer to the entry in the win[] */
 8012472:	68fb      	ldr	r3, [r7, #12]
 8012474:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 8012478:	68bb      	ldr	r3, [r7, #8]
 801247a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 801247e:	441a      	add	r2, r3
 8012480:	687b      	ldr	r3, [r7, #4]
 8012482:	621a      	str	r2, [r3, #32]

	return FR_OK;
 8012484:	2300      	movs	r3, #0
}
 8012486:	4618      	mov	r0, r3
 8012488:	3718      	adds	r7, #24
 801248a:	46bd      	mov	sp, r7
 801248c:	bd80      	pop	{r7, pc}

0801248e <dir_alloc>:
static
FRESULT dir_alloc (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp,		/* Pointer to the directory object */
	UINT nent		/* Number of contiguous entries to allocate */
)
{
 801248e:	b580      	push	{r7, lr}
 8012490:	b086      	sub	sp, #24
 8012492:	af00      	add	r7, sp, #0
 8012494:	6078      	str	r0, [r7, #4]
 8012496:	6039      	str	r1, [r7, #0]
	FRESULT res;
	UINT n;
	FATFS *fs = dp->obj.fs;
 8012498:	687b      	ldr	r3, [r7, #4]
 801249a:	681b      	ldr	r3, [r3, #0]
 801249c:	60fb      	str	r3, [r7, #12]


	res = dir_sdi(dp, 0);
 801249e:	2100      	movs	r1, #0
 80124a0:	6878      	ldr	r0, [r7, #4]
 80124a2:	f7ff feb4 	bl	801220e <dir_sdi>
 80124a6:	4603      	mov	r3, r0
 80124a8:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 80124aa:	7dfb      	ldrb	r3, [r7, #23]
 80124ac:	2b00      	cmp	r3, #0
 80124ae:	d12b      	bne.n	8012508 <dir_alloc+0x7a>
		n = 0;
 80124b0:	2300      	movs	r3, #0
 80124b2:	613b      	str	r3, [r7, #16]
		do {
			res = move_window(fs, dp->sect);
 80124b4:	687b      	ldr	r3, [r7, #4]
 80124b6:	69db      	ldr	r3, [r3, #28]
 80124b8:	4619      	mov	r1, r3
 80124ba:	68f8      	ldr	r0, [r7, #12]
 80124bc:	f7ff fb2a 	bl	8011b14 <move_window>
 80124c0:	4603      	mov	r3, r0
 80124c2:	75fb      	strb	r3, [r7, #23]
			if (res != FR_OK) break;
 80124c4:	7dfb      	ldrb	r3, [r7, #23]
 80124c6:	2b00      	cmp	r3, #0
 80124c8:	d11d      	bne.n	8012506 <dir_alloc+0x78>
#if _FS_EXFAT
			if ((fs->fs_type == FS_EXFAT) ? (int)((dp->dir[XDIR_Type] & 0x80) == 0) : (int)(dp->dir[DIR_Name] == DDEM || dp->dir[DIR_Name] == 0)) {
#else
			if (dp->dir[DIR_Name] == DDEM || dp->dir[DIR_Name] == 0) {
 80124ca:	687b      	ldr	r3, [r7, #4]
 80124cc:	6a1b      	ldr	r3, [r3, #32]
 80124ce:	781b      	ldrb	r3, [r3, #0]
 80124d0:	2be5      	cmp	r3, #229	@ 0xe5
 80124d2:	d004      	beq.n	80124de <dir_alloc+0x50>
 80124d4:	687b      	ldr	r3, [r7, #4]
 80124d6:	6a1b      	ldr	r3, [r3, #32]
 80124d8:	781b      	ldrb	r3, [r3, #0]
 80124da:	2b00      	cmp	r3, #0
 80124dc:	d107      	bne.n	80124ee <dir_alloc+0x60>
#endif
				if (++n == nent) break;	/* A block of contiguous free entries is found */
 80124de:	693b      	ldr	r3, [r7, #16]
 80124e0:	3301      	adds	r3, #1
 80124e2:	613b      	str	r3, [r7, #16]
 80124e4:	693a      	ldr	r2, [r7, #16]
 80124e6:	683b      	ldr	r3, [r7, #0]
 80124e8:	429a      	cmp	r2, r3
 80124ea:	d102      	bne.n	80124f2 <dir_alloc+0x64>
 80124ec:	e00c      	b.n	8012508 <dir_alloc+0x7a>
			} else {
				n = 0;					/* Not a blank entry. Restart to search */
 80124ee:	2300      	movs	r3, #0
 80124f0:	613b      	str	r3, [r7, #16]
			}
			res = dir_next(dp, 1);
 80124f2:	2101      	movs	r1, #1
 80124f4:	6878      	ldr	r0, [r7, #4]
 80124f6:	f7ff ff05 	bl	8012304 <dir_next>
 80124fa:	4603      	mov	r3, r0
 80124fc:	75fb      	strb	r3, [r7, #23]
		} while (res == FR_OK);	/* Next entry with table stretch enabled */
 80124fe:	7dfb      	ldrb	r3, [r7, #23]
 8012500:	2b00      	cmp	r3, #0
 8012502:	d0d7      	beq.n	80124b4 <dir_alloc+0x26>
 8012504:	e000      	b.n	8012508 <dir_alloc+0x7a>
			if (res != FR_OK) break;
 8012506:	bf00      	nop
	}

	if (res == FR_NO_FILE) res = FR_DENIED;	/* No directory entry to allocate */
 8012508:	7dfb      	ldrb	r3, [r7, #23]
 801250a:	2b04      	cmp	r3, #4
 801250c:	d101      	bne.n	8012512 <dir_alloc+0x84>
 801250e:	2307      	movs	r3, #7
 8012510:	75fb      	strb	r3, [r7, #23]
	return res;
 8012512:	7dfb      	ldrb	r3, [r7, #23]
}
 8012514:	4618      	mov	r0, r3
 8012516:	3718      	adds	r7, #24
 8012518:	46bd      	mov	sp, r7
 801251a:	bd80      	pop	{r7, pc}

0801251c <ld_clust>:
static
DWORD ld_clust (	/* Returns the top cluster value of the SFN entry */
	FATFS* fs,		/* Pointer to the fs object */
	const BYTE* dir	/* Pointer to the key entry */
)
{
 801251c:	b580      	push	{r7, lr}
 801251e:	b084      	sub	sp, #16
 8012520:	af00      	add	r7, sp, #0
 8012522:	6078      	str	r0, [r7, #4]
 8012524:	6039      	str	r1, [r7, #0]
	DWORD cl;

	cl = ld_word(dir + DIR_FstClusLO);
 8012526:	683b      	ldr	r3, [r7, #0]
 8012528:	331a      	adds	r3, #26
 801252a:	4618      	mov	r0, r3
 801252c:	f7ff f840 	bl	80115b0 <ld_word>
 8012530:	4603      	mov	r3, r0
 8012532:	60fb      	str	r3, [r7, #12]
	if (fs->fs_type == FS_FAT32) {
 8012534:	687b      	ldr	r3, [r7, #4]
 8012536:	781b      	ldrb	r3, [r3, #0]
 8012538:	2b03      	cmp	r3, #3
 801253a:	d109      	bne.n	8012550 <ld_clust+0x34>
		cl |= (DWORD)ld_word(dir + DIR_FstClusHI) << 16;
 801253c:	683b      	ldr	r3, [r7, #0]
 801253e:	3314      	adds	r3, #20
 8012540:	4618      	mov	r0, r3
 8012542:	f7ff f835 	bl	80115b0 <ld_word>
 8012546:	4603      	mov	r3, r0
 8012548:	041b      	lsls	r3, r3, #16
 801254a:	68fa      	ldr	r2, [r7, #12]
 801254c:	4313      	orrs	r3, r2
 801254e:	60fb      	str	r3, [r7, #12]
	}

	return cl;
 8012550:	68fb      	ldr	r3, [r7, #12]
}
 8012552:	4618      	mov	r0, r3
 8012554:	3710      	adds	r7, #16
 8012556:	46bd      	mov	sp, r7
 8012558:	bd80      	pop	{r7, pc}

0801255a <st_clust>:
void st_clust (
	FATFS* fs,	/* Pointer to the fs object */
	BYTE* dir,	/* Pointer to the key entry */
	DWORD cl	/* Value to be set */
)
{
 801255a:	b580      	push	{r7, lr}
 801255c:	b084      	sub	sp, #16
 801255e:	af00      	add	r7, sp, #0
 8012560:	60f8      	str	r0, [r7, #12]
 8012562:	60b9      	str	r1, [r7, #8]
 8012564:	607a      	str	r2, [r7, #4]
	st_word(dir + DIR_FstClusLO, (WORD)cl);
 8012566:	68bb      	ldr	r3, [r7, #8]
 8012568:	331a      	adds	r3, #26
 801256a:	687a      	ldr	r2, [r7, #4]
 801256c:	b292      	uxth	r2, r2
 801256e:	4611      	mov	r1, r2
 8012570:	4618      	mov	r0, r3
 8012572:	f7ff f859 	bl	8011628 <st_word>
	if (fs->fs_type == FS_FAT32) {
 8012576:	68fb      	ldr	r3, [r7, #12]
 8012578:	781b      	ldrb	r3, [r3, #0]
 801257a:	2b03      	cmp	r3, #3
 801257c:	d109      	bne.n	8012592 <st_clust+0x38>
		st_word(dir + DIR_FstClusHI, (WORD)(cl >> 16));
 801257e:	68bb      	ldr	r3, [r7, #8]
 8012580:	f103 0214 	add.w	r2, r3, #20
 8012584:	687b      	ldr	r3, [r7, #4]
 8012586:	0c1b      	lsrs	r3, r3, #16
 8012588:	b29b      	uxth	r3, r3
 801258a:	4619      	mov	r1, r3
 801258c:	4610      	mov	r0, r2
 801258e:	f7ff f84b 	bl	8011628 <st_word>
	}
}
 8012592:	bf00      	nop
 8012594:	3710      	adds	r7, #16
 8012596:	46bd      	mov	sp, r7
 8012598:	bd80      	pop	{r7, pc}

0801259a <dir_find>:

static
FRESULT dir_find (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp			/* Pointer to the directory object with the file name */
)
{
 801259a:	b580      	push	{r7, lr}
 801259c:	b086      	sub	sp, #24
 801259e:	af00      	add	r7, sp, #0
 80125a0:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs = dp->obj.fs;
 80125a2:	687b      	ldr	r3, [r7, #4]
 80125a4:	681b      	ldr	r3, [r3, #0]
 80125a6:	613b      	str	r3, [r7, #16]
	BYTE c;
#if _USE_LFN != 0
	BYTE a, ord, sum;
#endif

	res = dir_sdi(dp, 0);			/* Rewind directory object */
 80125a8:	2100      	movs	r1, #0
 80125aa:	6878      	ldr	r0, [r7, #4]
 80125ac:	f7ff fe2f 	bl	801220e <dir_sdi>
 80125b0:	4603      	mov	r3, r0
 80125b2:	75fb      	strb	r3, [r7, #23]
	if (res != FR_OK) return res;
 80125b4:	7dfb      	ldrb	r3, [r7, #23]
 80125b6:	2b00      	cmp	r3, #0
 80125b8:	d001      	beq.n	80125be <dir_find+0x24>
 80125ba:	7dfb      	ldrb	r3, [r7, #23]
 80125bc:	e03e      	b.n	801263c <dir_find+0xa2>
	/* On the FAT12/16/32 volume */
#if _USE_LFN != 0
	ord = sum = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
#endif
	do {
		res = move_window(fs, dp->sect);
 80125be:	687b      	ldr	r3, [r7, #4]
 80125c0:	69db      	ldr	r3, [r3, #28]
 80125c2:	4619      	mov	r1, r3
 80125c4:	6938      	ldr	r0, [r7, #16]
 80125c6:	f7ff faa5 	bl	8011b14 <move_window>
 80125ca:	4603      	mov	r3, r0
 80125cc:	75fb      	strb	r3, [r7, #23]
		if (res != FR_OK) break;
 80125ce:	7dfb      	ldrb	r3, [r7, #23]
 80125d0:	2b00      	cmp	r3, #0
 80125d2:	d12f      	bne.n	8012634 <dir_find+0x9a>
		c = dp->dir[DIR_Name];
 80125d4:	687b      	ldr	r3, [r7, #4]
 80125d6:	6a1b      	ldr	r3, [r3, #32]
 80125d8:	781b      	ldrb	r3, [r3, #0]
 80125da:	73fb      	strb	r3, [r7, #15]
		if (c == 0) { res = FR_NO_FILE; break; }	/* Reached to end of table */
 80125dc:	7bfb      	ldrb	r3, [r7, #15]
 80125de:	2b00      	cmp	r3, #0
 80125e0:	d102      	bne.n	80125e8 <dir_find+0x4e>
 80125e2:	2304      	movs	r3, #4
 80125e4:	75fb      	strb	r3, [r7, #23]
 80125e6:	e028      	b.n	801263a <dir_find+0xa0>
				if (!(dp->fn[NSFLAG] & NS_LOSS) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* SFN matched? */
				ord = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
			}
		}
#else		/* Non LFN configuration */
		dp->obj.attr = dp->dir[DIR_Attr] & AM_MASK;
 80125e8:	687b      	ldr	r3, [r7, #4]
 80125ea:	6a1b      	ldr	r3, [r3, #32]
 80125ec:	330b      	adds	r3, #11
 80125ee:	781b      	ldrb	r3, [r3, #0]
 80125f0:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80125f4:	b2da      	uxtb	r2, r3
 80125f6:	687b      	ldr	r3, [r7, #4]
 80125f8:	719a      	strb	r2, [r3, #6]
		if (!(dp->dir[DIR_Attr] & AM_VOL) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* Is it a valid entry? */
 80125fa:	687b      	ldr	r3, [r7, #4]
 80125fc:	6a1b      	ldr	r3, [r3, #32]
 80125fe:	330b      	adds	r3, #11
 8012600:	781b      	ldrb	r3, [r3, #0]
 8012602:	f003 0308 	and.w	r3, r3, #8
 8012606:	2b00      	cmp	r3, #0
 8012608:	d10a      	bne.n	8012620 <dir_find+0x86>
 801260a:	687b      	ldr	r3, [r7, #4]
 801260c:	6a18      	ldr	r0, [r3, #32]
 801260e:	687b      	ldr	r3, [r7, #4]
 8012610:	3324      	adds	r3, #36	@ 0x24
 8012612:	220b      	movs	r2, #11
 8012614:	4619      	mov	r1, r3
 8012616:	f7ff f88a 	bl	801172e <mem_cmp>
 801261a:	4603      	mov	r3, r0
 801261c:	2b00      	cmp	r3, #0
 801261e:	d00b      	beq.n	8012638 <dir_find+0x9e>
#endif
		res = dir_next(dp, 0);	/* Next entry */
 8012620:	2100      	movs	r1, #0
 8012622:	6878      	ldr	r0, [r7, #4]
 8012624:	f7ff fe6e 	bl	8012304 <dir_next>
 8012628:	4603      	mov	r3, r0
 801262a:	75fb      	strb	r3, [r7, #23]
	} while (res == FR_OK);
 801262c:	7dfb      	ldrb	r3, [r7, #23]
 801262e:	2b00      	cmp	r3, #0
 8012630:	d0c5      	beq.n	80125be <dir_find+0x24>
 8012632:	e002      	b.n	801263a <dir_find+0xa0>
		if (res != FR_OK) break;
 8012634:	bf00      	nop
 8012636:	e000      	b.n	801263a <dir_find+0xa0>
		if (!(dp->dir[DIR_Attr] & AM_VOL) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* Is it a valid entry? */
 8012638:	bf00      	nop

	return res;
 801263a:	7dfb      	ldrb	r3, [r7, #23]
}
 801263c:	4618      	mov	r0, r3
 801263e:	3718      	adds	r7, #24
 8012640:	46bd      	mov	sp, r7
 8012642:	bd80      	pop	{r7, pc}

08012644 <dir_register>:

static
FRESULT dir_register (	/* FR_OK:succeeded, FR_DENIED:no free entry or too many SFN collision, FR_DISK_ERR:disk error */
	DIR* dp				/* Target directory with object name to be created */
)
{
 8012644:	b580      	push	{r7, lr}
 8012646:	b084      	sub	sp, #16
 8012648:	af00      	add	r7, sp, #0
 801264a:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs = dp->obj.fs;
 801264c:	687b      	ldr	r3, [r7, #4]
 801264e:	681b      	ldr	r3, [r3, #0]
 8012650:	60bb      	str	r3, [r7, #8]
			} while (res == FR_OK && --nent);
		}
	}

#else	/* Non LFN configuration */
	res = dir_alloc(dp, 1);		/* Allocate an entry for SFN */
 8012652:	2101      	movs	r1, #1
 8012654:	6878      	ldr	r0, [r7, #4]
 8012656:	f7ff ff1a 	bl	801248e <dir_alloc>
 801265a:	4603      	mov	r3, r0
 801265c:	73fb      	strb	r3, [r7, #15]

#endif

	/* Set SFN entry */
	if (res == FR_OK) {
 801265e:	7bfb      	ldrb	r3, [r7, #15]
 8012660:	2b00      	cmp	r3, #0
 8012662:	d11c      	bne.n	801269e <dir_register+0x5a>
		res = move_window(fs, dp->sect);
 8012664:	687b      	ldr	r3, [r7, #4]
 8012666:	69db      	ldr	r3, [r3, #28]
 8012668:	4619      	mov	r1, r3
 801266a:	68b8      	ldr	r0, [r7, #8]
 801266c:	f7ff fa52 	bl	8011b14 <move_window>
 8012670:	4603      	mov	r3, r0
 8012672:	73fb      	strb	r3, [r7, #15]
		if (res == FR_OK) {
 8012674:	7bfb      	ldrb	r3, [r7, #15]
 8012676:	2b00      	cmp	r3, #0
 8012678:	d111      	bne.n	801269e <dir_register+0x5a>
			mem_set(dp->dir, 0, SZDIRE);	/* Clean the entry */
 801267a:	687b      	ldr	r3, [r7, #4]
 801267c:	6a1b      	ldr	r3, [r3, #32]
 801267e:	2220      	movs	r2, #32
 8012680:	2100      	movs	r1, #0
 8012682:	4618      	mov	r0, r3
 8012684:	f7ff f838 	bl	80116f8 <mem_set>
			mem_cpy(dp->dir + DIR_Name, dp->fn, 11);	/* Put SFN */
 8012688:	687b      	ldr	r3, [r7, #4]
 801268a:	6a18      	ldr	r0, [r3, #32]
 801268c:	687b      	ldr	r3, [r7, #4]
 801268e:	3324      	adds	r3, #36	@ 0x24
 8012690:	220b      	movs	r2, #11
 8012692:	4619      	mov	r1, r3
 8012694:	f7ff f80f 	bl	80116b6 <mem_cpy>
#if _USE_LFN != 0
			dp->dir[DIR_NTres] = dp->fn[NSFLAG] & (NS_BODY | NS_EXT);	/* Put NT flag */
#endif
			fs->wflag = 1;
 8012698:	68bb      	ldr	r3, [r7, #8]
 801269a:	2201      	movs	r2, #1
 801269c:	70da      	strb	r2, [r3, #3]
		}
	}

	return res;
 801269e:	7bfb      	ldrb	r3, [r7, #15]
}
 80126a0:	4618      	mov	r0, r3
 80126a2:	3710      	adds	r7, #16
 80126a4:	46bd      	mov	sp, r7
 80126a6:	bd80      	pop	{r7, pc}

080126a8 <create_name>:
static
FRESULT create_name (	/* FR_OK: successful, FR_INVALID_NAME: could not create */
	DIR* dp,			/* Pointer to the directory object */
	const TCHAR** path	/* Pointer to pointer to the segment in the path string */
)
{
 80126a8:	b580      	push	{r7, lr}
 80126aa:	b088      	sub	sp, #32
 80126ac:	af00      	add	r7, sp, #0
 80126ae:	6078      	str	r0, [r7, #4]
 80126b0:	6039      	str	r1, [r7, #0]
	BYTE c, d, *sfn;
	UINT ni, si, i;
	const char *p;

	/* Create file name in directory form */
	p = *path; sfn = dp->fn;
 80126b2:	683b      	ldr	r3, [r7, #0]
 80126b4:	681b      	ldr	r3, [r3, #0]
 80126b6:	60fb      	str	r3, [r7, #12]
 80126b8:	687b      	ldr	r3, [r7, #4]
 80126ba:	3324      	adds	r3, #36	@ 0x24
 80126bc:	60bb      	str	r3, [r7, #8]
	mem_set(sfn, ' ', 11);
 80126be:	220b      	movs	r2, #11
 80126c0:	2120      	movs	r1, #32
 80126c2:	68b8      	ldr	r0, [r7, #8]
 80126c4:	f7ff f818 	bl	80116f8 <mem_set>
	si = i = 0; ni = 8;
 80126c8:	2300      	movs	r3, #0
 80126ca:	613b      	str	r3, [r7, #16]
 80126cc:	693b      	ldr	r3, [r7, #16]
 80126ce:	61fb      	str	r3, [r7, #28]
 80126d0:	2308      	movs	r3, #8
 80126d2:	617b      	str	r3, [r7, #20]
		sfn[NSFLAG] = (c <= ' ') ? NS_LAST | NS_DOT : NS_DOT;	/* Set last segment flag if end of the path */
		return FR_OK;
	}
#endif
	for (;;) {
		c = (BYTE)p[si++];
 80126d4:	69fb      	ldr	r3, [r7, #28]
 80126d6:	1c5a      	adds	r2, r3, #1
 80126d8:	61fa      	str	r2, [r7, #28]
 80126da:	68fa      	ldr	r2, [r7, #12]
 80126dc:	4413      	add	r3, r2
 80126de:	781b      	ldrb	r3, [r3, #0]
 80126e0:	76fb      	strb	r3, [r7, #27]
		if (c <= ' ') break; 			/* Break if end of the path name */
 80126e2:	7efb      	ldrb	r3, [r7, #27]
 80126e4:	2b20      	cmp	r3, #32
 80126e6:	d94e      	bls.n	8012786 <create_name+0xde>
		if (c == '/' || c == '\\') {	/* Break if a separator is found */
 80126e8:	7efb      	ldrb	r3, [r7, #27]
 80126ea:	2b2f      	cmp	r3, #47	@ 0x2f
 80126ec:	d006      	beq.n	80126fc <create_name+0x54>
 80126ee:	7efb      	ldrb	r3, [r7, #27]
 80126f0:	2b5c      	cmp	r3, #92	@ 0x5c
 80126f2:	d110      	bne.n	8012716 <create_name+0x6e>
			while (p[si] == '/' || p[si] == '\\') si++;	/* Skip duplicated separator if exist */
 80126f4:	e002      	b.n	80126fc <create_name+0x54>
 80126f6:	69fb      	ldr	r3, [r7, #28]
 80126f8:	3301      	adds	r3, #1
 80126fa:	61fb      	str	r3, [r7, #28]
 80126fc:	68fa      	ldr	r2, [r7, #12]
 80126fe:	69fb      	ldr	r3, [r7, #28]
 8012700:	4413      	add	r3, r2
 8012702:	781b      	ldrb	r3, [r3, #0]
 8012704:	2b2f      	cmp	r3, #47	@ 0x2f
 8012706:	d0f6      	beq.n	80126f6 <create_name+0x4e>
 8012708:	68fa      	ldr	r2, [r7, #12]
 801270a:	69fb      	ldr	r3, [r7, #28]
 801270c:	4413      	add	r3, r2
 801270e:	781b      	ldrb	r3, [r3, #0]
 8012710:	2b5c      	cmp	r3, #92	@ 0x5c
 8012712:	d0f0      	beq.n	80126f6 <create_name+0x4e>
			break;
 8012714:	e038      	b.n	8012788 <create_name+0xe0>
		}
		if (c == '.' || i >= ni) {		/* End of body or over size? */
 8012716:	7efb      	ldrb	r3, [r7, #27]
 8012718:	2b2e      	cmp	r3, #46	@ 0x2e
 801271a:	d003      	beq.n	8012724 <create_name+0x7c>
 801271c:	693a      	ldr	r2, [r7, #16]
 801271e:	697b      	ldr	r3, [r7, #20]
 8012720:	429a      	cmp	r2, r3
 8012722:	d30c      	bcc.n	801273e <create_name+0x96>
			if (ni == 11 || c != '.') return FR_INVALID_NAME;	/* Over size or invalid dot */
 8012724:	697b      	ldr	r3, [r7, #20]
 8012726:	2b0b      	cmp	r3, #11
 8012728:	d002      	beq.n	8012730 <create_name+0x88>
 801272a:	7efb      	ldrb	r3, [r7, #27]
 801272c:	2b2e      	cmp	r3, #46	@ 0x2e
 801272e:	d001      	beq.n	8012734 <create_name+0x8c>
 8012730:	2306      	movs	r3, #6
 8012732:	e044      	b.n	80127be <create_name+0x116>
			i = 8; ni = 11;				/* Goto extension */
 8012734:	2308      	movs	r3, #8
 8012736:	613b      	str	r3, [r7, #16]
 8012738:	230b      	movs	r3, #11
 801273a:	617b      	str	r3, [r7, #20]
			continue;
 801273c:	e022      	b.n	8012784 <create_name+0xdc>
		}
		if (c >= 0x80) {				/* Extended character? */
 801273e:	f997 301b 	ldrsb.w	r3, [r7, #27]
 8012742:	2b00      	cmp	r3, #0
 8012744:	da04      	bge.n	8012750 <create_name+0xa8>
#ifdef _EXCVT
			c = ExCvt[c - 0x80];		/* To upper extended characters (SBCS cfg) */
 8012746:	7efb      	ldrb	r3, [r7, #27]
 8012748:	3b80      	subs	r3, #128	@ 0x80
 801274a:	4a1f      	ldr	r2, [pc, #124]	@ (80127c8 <create_name+0x120>)
 801274c:	5cd3      	ldrb	r3, [r2, r3]
 801274e:	76fb      	strb	r3, [r7, #27]
			d = (BYTE)p[si++];			/* Get 2nd byte */
			if (!IsDBCS2(d) || i >= ni - 1) return FR_INVALID_NAME;	/* Reject invalid DBC */
			sfn[i++] = c;
			sfn[i++] = d;
		} else {						/* SBC */
			if (chk_chr("\"*+,:;<=>\?[]|\x7F", c)) return FR_INVALID_NAME;	/* Reject illegal chrs for SFN */
 8012750:	7efb      	ldrb	r3, [r7, #27]
 8012752:	4619      	mov	r1, r3
 8012754:	481d      	ldr	r0, [pc, #116]	@ (80127cc <create_name+0x124>)
 8012756:	f7ff f811 	bl	801177c <chk_chr>
 801275a:	4603      	mov	r3, r0
 801275c:	2b00      	cmp	r3, #0
 801275e:	d001      	beq.n	8012764 <create_name+0xbc>
 8012760:	2306      	movs	r3, #6
 8012762:	e02c      	b.n	80127be <create_name+0x116>
			if (IsLower(c)) c -= 0x20;	/* To upper */
 8012764:	7efb      	ldrb	r3, [r7, #27]
 8012766:	2b60      	cmp	r3, #96	@ 0x60
 8012768:	d905      	bls.n	8012776 <create_name+0xce>
 801276a:	7efb      	ldrb	r3, [r7, #27]
 801276c:	2b7a      	cmp	r3, #122	@ 0x7a
 801276e:	d802      	bhi.n	8012776 <create_name+0xce>
 8012770:	7efb      	ldrb	r3, [r7, #27]
 8012772:	3b20      	subs	r3, #32
 8012774:	76fb      	strb	r3, [r7, #27]
			sfn[i++] = c;
 8012776:	693b      	ldr	r3, [r7, #16]
 8012778:	1c5a      	adds	r2, r3, #1
 801277a:	613a      	str	r2, [r7, #16]
 801277c:	68ba      	ldr	r2, [r7, #8]
 801277e:	4413      	add	r3, r2
 8012780:	7efa      	ldrb	r2, [r7, #27]
 8012782:	701a      	strb	r2, [r3, #0]
		c = (BYTE)p[si++];
 8012784:	e7a6      	b.n	80126d4 <create_name+0x2c>
		if (c <= ' ') break; 			/* Break if end of the path name */
 8012786:	bf00      	nop
		}
	}
	*path = p + si;						/* Return pointer to the next segment */
 8012788:	68fa      	ldr	r2, [r7, #12]
 801278a:	69fb      	ldr	r3, [r7, #28]
 801278c:	441a      	add	r2, r3
 801278e:	683b      	ldr	r3, [r7, #0]
 8012790:	601a      	str	r2, [r3, #0]
	if (i == 0) return FR_INVALID_NAME;	/* Reject nul string */
 8012792:	693b      	ldr	r3, [r7, #16]
 8012794:	2b00      	cmp	r3, #0
 8012796:	d101      	bne.n	801279c <create_name+0xf4>
 8012798:	2306      	movs	r3, #6
 801279a:	e010      	b.n	80127be <create_name+0x116>

	if (sfn[0] == DDEM) sfn[0] = RDDEM;	/* If the first character collides with DDEM, replace it with RDDEM */
 801279c:	68bb      	ldr	r3, [r7, #8]
 801279e:	781b      	ldrb	r3, [r3, #0]
 80127a0:	2be5      	cmp	r3, #229	@ 0xe5
 80127a2:	d102      	bne.n	80127aa <create_name+0x102>
 80127a4:	68bb      	ldr	r3, [r7, #8]
 80127a6:	2205      	movs	r2, #5
 80127a8:	701a      	strb	r2, [r3, #0]
	sfn[NSFLAG] = (c <= ' ') ? NS_LAST : 0;		/* Set last segment flag if end of the path */
 80127aa:	7efb      	ldrb	r3, [r7, #27]
 80127ac:	2b20      	cmp	r3, #32
 80127ae:	d801      	bhi.n	80127b4 <create_name+0x10c>
 80127b0:	2204      	movs	r2, #4
 80127b2:	e000      	b.n	80127b6 <create_name+0x10e>
 80127b4:	2200      	movs	r2, #0
 80127b6:	68bb      	ldr	r3, [r7, #8]
 80127b8:	330b      	adds	r3, #11
 80127ba:	701a      	strb	r2, [r3, #0]

	return FR_OK;
 80127bc:	2300      	movs	r3, #0
#endif /* _USE_LFN != 0 */
}
 80127be:	4618      	mov	r0, r3
 80127c0:	3720      	adds	r7, #32
 80127c2:	46bd      	mov	sp, r7
 80127c4:	bd80      	pop	{r7, pc}
 80127c6:	bf00      	nop
 80127c8:	0801571c 	.word	0x0801571c
 80127cc:	08015484 	.word	0x08015484

080127d0 <follow_path>:
static
FRESULT follow_path (	/* FR_OK(0): successful, !=0: error code */
	DIR* dp,			/* Directory object to return last directory and found object */
	const TCHAR* path	/* Full-path string to find a file or directory */
)
{
 80127d0:	b580      	push	{r7, lr}
 80127d2:	b086      	sub	sp, #24
 80127d4:	af00      	add	r7, sp, #0
 80127d6:	6078      	str	r0, [r7, #4]
 80127d8:	6039      	str	r1, [r7, #0]
	FRESULT res;
	BYTE ns;
	_FDID *obj = &dp->obj;
 80127da:	687b      	ldr	r3, [r7, #4]
 80127dc:	613b      	str	r3, [r7, #16]
	FATFS *fs = obj->fs;
 80127de:	693b      	ldr	r3, [r7, #16]
 80127e0:	681b      	ldr	r3, [r3, #0]
 80127e2:	60fb      	str	r3, [r7, #12]
	if (*path != '/' && *path != '\\') {	/* Without heading separator */
		obj->sclust = fs->cdir;				/* Start from current directory */
	} else
#endif
	{										/* With heading separator */
		while (*path == '/' || *path == '\\') path++;	/* Strip heading separator */
 80127e4:	e002      	b.n	80127ec <follow_path+0x1c>
 80127e6:	683b      	ldr	r3, [r7, #0]
 80127e8:	3301      	adds	r3, #1
 80127ea:	603b      	str	r3, [r7, #0]
 80127ec:	683b      	ldr	r3, [r7, #0]
 80127ee:	781b      	ldrb	r3, [r3, #0]
 80127f0:	2b2f      	cmp	r3, #47	@ 0x2f
 80127f2:	d0f8      	beq.n	80127e6 <follow_path+0x16>
 80127f4:	683b      	ldr	r3, [r7, #0]
 80127f6:	781b      	ldrb	r3, [r3, #0]
 80127f8:	2b5c      	cmp	r3, #92	@ 0x5c
 80127fa:	d0f4      	beq.n	80127e6 <follow_path+0x16>
		obj->sclust = 0;					/* Start from root directory */
 80127fc:	693b      	ldr	r3, [r7, #16]
 80127fe:	2200      	movs	r2, #0
 8012800:	609a      	str	r2, [r3, #8]
		obj->stat = fs->dirbuf[XDIR_GenFlags] & 2;
	}
#endif
#endif

	if ((UINT)*path < ' ') {				/* Null path name is the origin directory itself */
 8012802:	683b      	ldr	r3, [r7, #0]
 8012804:	781b      	ldrb	r3, [r3, #0]
 8012806:	2b1f      	cmp	r3, #31
 8012808:	d80a      	bhi.n	8012820 <follow_path+0x50>
		dp->fn[NSFLAG] = NS_NONAME;
 801280a:	687b      	ldr	r3, [r7, #4]
 801280c:	2280      	movs	r2, #128	@ 0x80
 801280e:	f883 202f 	strb.w	r2, [r3, #47]	@ 0x2f
		res = dir_sdi(dp, 0);
 8012812:	2100      	movs	r1, #0
 8012814:	6878      	ldr	r0, [r7, #4]
 8012816:	f7ff fcfa 	bl	801220e <dir_sdi>
 801281a:	4603      	mov	r3, r0
 801281c:	75fb      	strb	r3, [r7, #23]
 801281e:	e043      	b.n	80128a8 <follow_path+0xd8>

	} else {								/* Follow path */
		for (;;) {
			res = create_name(dp, &path);	/* Get a segment name of the path */
 8012820:	463b      	mov	r3, r7
 8012822:	4619      	mov	r1, r3
 8012824:	6878      	ldr	r0, [r7, #4]
 8012826:	f7ff ff3f 	bl	80126a8 <create_name>
 801282a:	4603      	mov	r3, r0
 801282c:	75fb      	strb	r3, [r7, #23]
			if (res != FR_OK) break;
 801282e:	7dfb      	ldrb	r3, [r7, #23]
 8012830:	2b00      	cmp	r3, #0
 8012832:	d134      	bne.n	801289e <follow_path+0xce>
			res = dir_find(dp);				/* Find an object with the segment name */
 8012834:	6878      	ldr	r0, [r7, #4]
 8012836:	f7ff feb0 	bl	801259a <dir_find>
 801283a:	4603      	mov	r3, r0
 801283c:	75fb      	strb	r3, [r7, #23]
			ns = dp->fn[NSFLAG];
 801283e:	687b      	ldr	r3, [r7, #4]
 8012840:	f893 302f 	ldrb.w	r3, [r3, #47]	@ 0x2f
 8012844:	72fb      	strb	r3, [r7, #11]
			if (res != FR_OK) {				/* Failed to find the object */
 8012846:	7dfb      	ldrb	r3, [r7, #23]
 8012848:	2b00      	cmp	r3, #0
 801284a:	d00a      	beq.n	8012862 <follow_path+0x92>
				if (res == FR_NO_FILE) {	/* Object is not found */
 801284c:	7dfb      	ldrb	r3, [r7, #23]
 801284e:	2b04      	cmp	r3, #4
 8012850:	d127      	bne.n	80128a2 <follow_path+0xd2>
					if (_FS_RPATH && (ns & NS_DOT)) {	/* If dot entry is not exist, stay there */
						if (!(ns & NS_LAST)) continue;	/* Continue to follow if not last segment */
						dp->fn[NSFLAG] = NS_NONAME;
						res = FR_OK;
					} else {							/* Could not find the object */
						if (!(ns & NS_LAST)) res = FR_NO_PATH;	/* Adjust error code if not last segment */
 8012852:	7afb      	ldrb	r3, [r7, #11]
 8012854:	f003 0304 	and.w	r3, r3, #4
 8012858:	2b00      	cmp	r3, #0
 801285a:	d122      	bne.n	80128a2 <follow_path+0xd2>
 801285c:	2305      	movs	r3, #5
 801285e:	75fb      	strb	r3, [r7, #23]
					}
				}
				break;
 8012860:	e01f      	b.n	80128a2 <follow_path+0xd2>
			}
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 8012862:	7afb      	ldrb	r3, [r7, #11]
 8012864:	f003 0304 	and.w	r3, r3, #4
 8012868:	2b00      	cmp	r3, #0
 801286a:	d11c      	bne.n	80128a6 <follow_path+0xd6>
			/* Get into the sub-directory */
			if (!(obj->attr & AM_DIR)) {		/* It is not a sub-directory and cannot follow */
 801286c:	693b      	ldr	r3, [r7, #16]
 801286e:	799b      	ldrb	r3, [r3, #6]
 8012870:	f003 0310 	and.w	r3, r3, #16
 8012874:	2b00      	cmp	r3, #0
 8012876:	d102      	bne.n	801287e <follow_path+0xae>
				res = FR_NO_PATH; break;
 8012878:	2305      	movs	r3, #5
 801287a:	75fb      	strb	r3, [r7, #23]
 801287c:	e014      	b.n	80128a8 <follow_path+0xd8>
				obj->stat = fs->dirbuf[XDIR_GenFlags] & 2;
				obj->objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
			} else
#endif
			{
				obj->sclust = ld_clust(fs, fs->win + dp->dptr % SS(fs));	/* Open next directory */
 801287e:	68fb      	ldr	r3, [r7, #12]
 8012880:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 8012884:	687b      	ldr	r3, [r7, #4]
 8012886:	695b      	ldr	r3, [r3, #20]
 8012888:	f3c3 0308 	ubfx	r3, r3, #0, #9
 801288c:	4413      	add	r3, r2
 801288e:	4619      	mov	r1, r3
 8012890:	68f8      	ldr	r0, [r7, #12]
 8012892:	f7ff fe43 	bl	801251c <ld_clust>
 8012896:	4602      	mov	r2, r0
 8012898:	693b      	ldr	r3, [r7, #16]
 801289a:	609a      	str	r2, [r3, #8]
			res = create_name(dp, &path);	/* Get a segment name of the path */
 801289c:	e7c0      	b.n	8012820 <follow_path+0x50>
			if (res != FR_OK) break;
 801289e:	bf00      	nop
 80128a0:	e002      	b.n	80128a8 <follow_path+0xd8>
				break;
 80128a2:	bf00      	nop
 80128a4:	e000      	b.n	80128a8 <follow_path+0xd8>
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 80128a6:	bf00      	nop
			}
		}
	}

	return res;
 80128a8:	7dfb      	ldrb	r3, [r7, #23]
}
 80128aa:	4618      	mov	r0, r3
 80128ac:	3718      	adds	r7, #24
 80128ae:	46bd      	mov	sp, r7
 80128b0:	bd80      	pop	{r7, pc}

080128b2 <get_ldnumber>:

static
int get_ldnumber (		/* Returns logical drive number (-1:invalid drive) */
	const TCHAR** path	/* Pointer to pointer to the path name */
)
{
 80128b2:	b480      	push	{r7}
 80128b4:	b087      	sub	sp, #28
 80128b6:	af00      	add	r7, sp, #0
 80128b8:	6078      	str	r0, [r7, #4]
	const TCHAR *tp, *tt;
	UINT i;
	int vol = -1;
 80128ba:	f04f 33ff 	mov.w	r3, #4294967295
 80128be:	613b      	str	r3, [r7, #16]
	char c;
	TCHAR tc;
#endif


	if (*path) {	/* If the pointer is not a null */
 80128c0:	687b      	ldr	r3, [r7, #4]
 80128c2:	681b      	ldr	r3, [r3, #0]
 80128c4:	2b00      	cmp	r3, #0
 80128c6:	d031      	beq.n	801292c <get_ldnumber+0x7a>
		for (tt = *path; (UINT)*tt >= (_USE_LFN ? ' ' : '!') && *tt != ':'; tt++) ;	/* Find ':' in the path */
 80128c8:	687b      	ldr	r3, [r7, #4]
 80128ca:	681b      	ldr	r3, [r3, #0]
 80128cc:	617b      	str	r3, [r7, #20]
 80128ce:	e002      	b.n	80128d6 <get_ldnumber+0x24>
 80128d0:	697b      	ldr	r3, [r7, #20]
 80128d2:	3301      	adds	r3, #1
 80128d4:	617b      	str	r3, [r7, #20]
 80128d6:	697b      	ldr	r3, [r7, #20]
 80128d8:	781b      	ldrb	r3, [r3, #0]
 80128da:	2b20      	cmp	r3, #32
 80128dc:	d903      	bls.n	80128e6 <get_ldnumber+0x34>
 80128de:	697b      	ldr	r3, [r7, #20]
 80128e0:	781b      	ldrb	r3, [r3, #0]
 80128e2:	2b3a      	cmp	r3, #58	@ 0x3a
 80128e4:	d1f4      	bne.n	80128d0 <get_ldnumber+0x1e>
		if (*tt == ':') {	/* If a ':' is exist in the path name */
 80128e6:	697b      	ldr	r3, [r7, #20]
 80128e8:	781b      	ldrb	r3, [r3, #0]
 80128ea:	2b3a      	cmp	r3, #58	@ 0x3a
 80128ec:	d11c      	bne.n	8012928 <get_ldnumber+0x76>
			tp = *path;
 80128ee:	687b      	ldr	r3, [r7, #4]
 80128f0:	681b      	ldr	r3, [r3, #0]
 80128f2:	60fb      	str	r3, [r7, #12]
			i = *tp++ - '0';
 80128f4:	68fb      	ldr	r3, [r7, #12]
 80128f6:	1c5a      	adds	r2, r3, #1
 80128f8:	60fa      	str	r2, [r7, #12]
 80128fa:	781b      	ldrb	r3, [r3, #0]
 80128fc:	3b30      	subs	r3, #48	@ 0x30
 80128fe:	60bb      	str	r3, [r7, #8]
			if (i < 10 && tp == tt) {	/* Is there a numeric drive id? */
 8012900:	68bb      	ldr	r3, [r7, #8]
 8012902:	2b09      	cmp	r3, #9
 8012904:	d80e      	bhi.n	8012924 <get_ldnumber+0x72>
 8012906:	68fa      	ldr	r2, [r7, #12]
 8012908:	697b      	ldr	r3, [r7, #20]
 801290a:	429a      	cmp	r2, r3
 801290c:	d10a      	bne.n	8012924 <get_ldnumber+0x72>
				if (i < _VOLUMES) {	/* If a drive id is found, get the value and strip it */
 801290e:	68bb      	ldr	r3, [r7, #8]
 8012910:	2b00      	cmp	r3, #0
 8012912:	d107      	bne.n	8012924 <get_ldnumber+0x72>
					vol = (int)i;
 8012914:	68bb      	ldr	r3, [r7, #8]
 8012916:	613b      	str	r3, [r7, #16]
					*path = ++tt;
 8012918:	697b      	ldr	r3, [r7, #20]
 801291a:	3301      	adds	r3, #1
 801291c:	617b      	str	r3, [r7, #20]
 801291e:	687b      	ldr	r3, [r7, #4]
 8012920:	697a      	ldr	r2, [r7, #20]
 8012922:	601a      	str	r2, [r3, #0]
					vol = (int)i;
					*path = tt;
				}
			}
#endif
			return vol;
 8012924:	693b      	ldr	r3, [r7, #16]
 8012926:	e002      	b.n	801292e <get_ldnumber+0x7c>
		}
#if _FS_RPATH != 0 && _VOLUMES >= 2
		vol = CurrVol;	/* Current drive */
#else
		vol = 0;		/* Drive 0 */
 8012928:	2300      	movs	r3, #0
 801292a:	613b      	str	r3, [r7, #16]
#endif
	}
	return vol;
 801292c:	693b      	ldr	r3, [r7, #16]
}
 801292e:	4618      	mov	r0, r3
 8012930:	371c      	adds	r7, #28
 8012932:	46bd      	mov	sp, r7
 8012934:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012938:	4770      	bx	lr
	...

0801293c <check_fs>:
static
BYTE check_fs (	/* 0:FAT, 1:exFAT, 2:Valid BS but not FAT, 3:Not a BS, 4:Disk error */
	FATFS* fs,	/* File system object */
	DWORD sect	/* Sector# (lba) to load and check if it is an FAT-VBR or not */
)
{
 801293c:	b580      	push	{r7, lr}
 801293e:	b082      	sub	sp, #8
 8012940:	af00      	add	r7, sp, #0
 8012942:	6078      	str	r0, [r7, #4]
 8012944:	6039      	str	r1, [r7, #0]
	fs->wflag = 0; fs->winsect = 0xFFFFFFFF;		/* Invaidate window */
 8012946:	687b      	ldr	r3, [r7, #4]
 8012948:	2200      	movs	r2, #0
 801294a:	70da      	strb	r2, [r3, #3]
 801294c:	687b      	ldr	r3, [r7, #4]
 801294e:	f04f 32ff 	mov.w	r2, #4294967295
 8012952:	62da      	str	r2, [r3, #44]	@ 0x2c
	if (move_window(fs, sect) != FR_OK) return 4;	/* Load boot record */
 8012954:	6839      	ldr	r1, [r7, #0]
 8012956:	6878      	ldr	r0, [r7, #4]
 8012958:	f7ff f8dc 	bl	8011b14 <move_window>
 801295c:	4603      	mov	r3, r0
 801295e:	2b00      	cmp	r3, #0
 8012960:	d001      	beq.n	8012966 <check_fs+0x2a>
 8012962:	2304      	movs	r3, #4
 8012964:	e038      	b.n	80129d8 <check_fs+0x9c>

	if (ld_word(fs->win + BS_55AA) != 0xAA55) return 3;	/* Check boot record signature (always placed here even if the sector size is >512) */
 8012966:	687b      	ldr	r3, [r7, #4]
 8012968:	3330      	adds	r3, #48	@ 0x30
 801296a:	f503 73ff 	add.w	r3, r3, #510	@ 0x1fe
 801296e:	4618      	mov	r0, r3
 8012970:	f7fe fe1e 	bl	80115b0 <ld_word>
 8012974:	4603      	mov	r3, r0
 8012976:	461a      	mov	r2, r3
 8012978:	f64a 2355 	movw	r3, #43605	@ 0xaa55
 801297c:	429a      	cmp	r2, r3
 801297e:	d001      	beq.n	8012984 <check_fs+0x48>
 8012980:	2303      	movs	r3, #3
 8012982:	e029      	b.n	80129d8 <check_fs+0x9c>

	if (fs->win[BS_JmpBoot] == 0xE9 || (fs->win[BS_JmpBoot] == 0xEB && fs->win[BS_JmpBoot + 2] == 0x90)) {
 8012984:	687b      	ldr	r3, [r7, #4]
 8012986:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 801298a:	2be9      	cmp	r3, #233	@ 0xe9
 801298c:	d009      	beq.n	80129a2 <check_fs+0x66>
 801298e:	687b      	ldr	r3, [r7, #4]
 8012990:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8012994:	2beb      	cmp	r3, #235	@ 0xeb
 8012996:	d11e      	bne.n	80129d6 <check_fs+0x9a>
 8012998:	687b      	ldr	r3, [r7, #4]
 801299a:	f893 3032 	ldrb.w	r3, [r3, #50]	@ 0x32
 801299e:	2b90      	cmp	r3, #144	@ 0x90
 80129a0:	d119      	bne.n	80129d6 <check_fs+0x9a>
		if ((ld_dword(fs->win + BS_FilSysType) & 0xFFFFFF) == 0x544146) return 0;	/* Check "FAT" string */
 80129a2:	687b      	ldr	r3, [r7, #4]
 80129a4:	3330      	adds	r3, #48	@ 0x30
 80129a6:	3336      	adds	r3, #54	@ 0x36
 80129a8:	4618      	mov	r0, r3
 80129aa:	f7fe fe1a 	bl	80115e2 <ld_dword>
 80129ae:	4603      	mov	r3, r0
 80129b0:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 80129b4:	4a0a      	ldr	r2, [pc, #40]	@ (80129e0 <check_fs+0xa4>)
 80129b6:	4293      	cmp	r3, r2
 80129b8:	d101      	bne.n	80129be <check_fs+0x82>
 80129ba:	2300      	movs	r3, #0
 80129bc:	e00c      	b.n	80129d8 <check_fs+0x9c>
		if (ld_dword(fs->win + BS_FilSysType32) == 0x33544146) return 0;			/* Check "FAT3" string */
 80129be:	687b      	ldr	r3, [r7, #4]
 80129c0:	3330      	adds	r3, #48	@ 0x30
 80129c2:	3352      	adds	r3, #82	@ 0x52
 80129c4:	4618      	mov	r0, r3
 80129c6:	f7fe fe0c 	bl	80115e2 <ld_dword>
 80129ca:	4603      	mov	r3, r0
 80129cc:	4a05      	ldr	r2, [pc, #20]	@ (80129e4 <check_fs+0xa8>)
 80129ce:	4293      	cmp	r3, r2
 80129d0:	d101      	bne.n	80129d6 <check_fs+0x9a>
 80129d2:	2300      	movs	r3, #0
 80129d4:	e000      	b.n	80129d8 <check_fs+0x9c>
	}
#if _FS_EXFAT
	if (!mem_cmp(fs->win + BS_JmpBoot, "\xEB\x76\x90" "EXFAT   ", 11)) return 1;
#endif
	return 2;
 80129d6:	2302      	movs	r3, #2
}
 80129d8:	4618      	mov	r0, r3
 80129da:	3708      	adds	r7, #8
 80129dc:	46bd      	mov	sp, r7
 80129de:	bd80      	pop	{r7, pc}
 80129e0:	00544146 	.word	0x00544146
 80129e4:	33544146 	.word	0x33544146

080129e8 <find_volume>:
FRESULT find_volume (	/* FR_OK(0): successful, !=0: any error occurred */
	const TCHAR** path,	/* Pointer to pointer to the path name (drive number) */
	FATFS** rfs,		/* Pointer to pointer to the found file system object */
	BYTE mode			/* !=0: Check write protection for write access */
)
{
 80129e8:	b580      	push	{r7, lr}
 80129ea:	b096      	sub	sp, #88	@ 0x58
 80129ec:	af00      	add	r7, sp, #0
 80129ee:	60f8      	str	r0, [r7, #12]
 80129f0:	60b9      	str	r1, [r7, #8]
 80129f2:	4613      	mov	r3, r2
 80129f4:	71fb      	strb	r3, [r7, #7]
	FATFS *fs;
	UINT i;


	/* Get logical drive number */
	*rfs = 0;
 80129f6:	68bb      	ldr	r3, [r7, #8]
 80129f8:	2200      	movs	r2, #0
 80129fa:	601a      	str	r2, [r3, #0]
	vol = get_ldnumber(path);
 80129fc:	68f8      	ldr	r0, [r7, #12]
 80129fe:	f7ff ff58 	bl	80128b2 <get_ldnumber>
 8012a02:	63f8      	str	r0, [r7, #60]	@ 0x3c
	if (vol < 0) return FR_INVALID_DRIVE;
 8012a04:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8012a06:	2b00      	cmp	r3, #0
 8012a08:	da01      	bge.n	8012a0e <find_volume+0x26>
 8012a0a:	230b      	movs	r3, #11
 8012a0c:	e22d      	b.n	8012e6a <find_volume+0x482>

	/* Check if the file system object is valid or not */
	fs = FatFs[vol];					/* Get pointer to the file system object */
 8012a0e:	4aa1      	ldr	r2, [pc, #644]	@ (8012c94 <find_volume+0x2ac>)
 8012a10:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8012a12:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8012a16:	63bb      	str	r3, [r7, #56]	@ 0x38
	if (!fs) return FR_NOT_ENABLED;		/* Is the file system object available? */
 8012a18:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8012a1a:	2b00      	cmp	r3, #0
 8012a1c:	d101      	bne.n	8012a22 <find_volume+0x3a>
 8012a1e:	230c      	movs	r3, #12
 8012a20:	e223      	b.n	8012e6a <find_volume+0x482>

	ENTER_FF(fs);						/* Lock the volume */
	*rfs = fs;							/* Return pointer to the file system object */
 8012a22:	68bb      	ldr	r3, [r7, #8]
 8012a24:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8012a26:	601a      	str	r2, [r3, #0]

	mode &= (BYTE)~FA_READ;				/* Desired access mode, write access or not */
 8012a28:	79fb      	ldrb	r3, [r7, #7]
 8012a2a:	f023 0301 	bic.w	r3, r3, #1
 8012a2e:	71fb      	strb	r3, [r7, #7]
	if (fs->fs_type) {					/* If the volume has been mounted */
 8012a30:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8012a32:	781b      	ldrb	r3, [r3, #0]
 8012a34:	2b00      	cmp	r3, #0
 8012a36:	d01a      	beq.n	8012a6e <find_volume+0x86>
		stat = disk_status(fs->drv);
 8012a38:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8012a3a:	785b      	ldrb	r3, [r3, #1]
 8012a3c:	4618      	mov	r0, r3
 8012a3e:	f7fe fd17 	bl	8011470 <disk_status>
 8012a42:	4603      	mov	r3, r0
 8012a44:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
		if (!(stat & STA_NOINIT)) {		/* and the physical drive is kept initialized */
 8012a48:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8012a4c:	f003 0301 	and.w	r3, r3, #1
 8012a50:	2b00      	cmp	r3, #0
 8012a52:	d10c      	bne.n	8012a6e <find_volume+0x86>
			if (!_FS_READONLY && mode && (stat & STA_PROTECT)) {	/* Check write protection if needed */
 8012a54:	79fb      	ldrb	r3, [r7, #7]
 8012a56:	2b00      	cmp	r3, #0
 8012a58:	d007      	beq.n	8012a6a <find_volume+0x82>
 8012a5a:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8012a5e:	f003 0304 	and.w	r3, r3, #4
 8012a62:	2b00      	cmp	r3, #0
 8012a64:	d001      	beq.n	8012a6a <find_volume+0x82>
				return FR_WRITE_PROTECTED;
 8012a66:	230a      	movs	r3, #10
 8012a68:	e1ff      	b.n	8012e6a <find_volume+0x482>
			}
			return FR_OK;				/* The file system object is valid */
 8012a6a:	2300      	movs	r3, #0
 8012a6c:	e1fd      	b.n	8012e6a <find_volume+0x482>
	}

	/* The file system object is not valid. */
	/* Following code attempts to mount the volume. (analyze BPB and initialize the fs object) */

	fs->fs_type = 0;					/* Clear the file system object */
 8012a6e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8012a70:	2200      	movs	r2, #0
 8012a72:	701a      	strb	r2, [r3, #0]
	fs->drv = LD2PD(vol);				/* Bind the logical drive and a physical drive */
 8012a74:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8012a76:	b2da      	uxtb	r2, r3
 8012a78:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8012a7a:	705a      	strb	r2, [r3, #1]
	stat = disk_initialize(fs->drv);	/* Initialize the physical drive */
 8012a7c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8012a7e:	785b      	ldrb	r3, [r3, #1]
 8012a80:	4618      	mov	r0, r3
 8012a82:	f7fe fd0f 	bl	80114a4 <disk_initialize>
 8012a86:	4603      	mov	r3, r0
 8012a88:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
	if (stat & STA_NOINIT) { 			/* Check if the initialization succeeded */
 8012a8c:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8012a90:	f003 0301 	and.w	r3, r3, #1
 8012a94:	2b00      	cmp	r3, #0
 8012a96:	d001      	beq.n	8012a9c <find_volume+0xb4>
		return FR_NOT_READY;			/* Failed to initialize due to no medium or hard error */
 8012a98:	2303      	movs	r3, #3
 8012a9a:	e1e6      	b.n	8012e6a <find_volume+0x482>
	}
	if (!_FS_READONLY && mode && (stat & STA_PROTECT)) { /* Check disk write protection if needed */
 8012a9c:	79fb      	ldrb	r3, [r7, #7]
 8012a9e:	2b00      	cmp	r3, #0
 8012aa0:	d007      	beq.n	8012ab2 <find_volume+0xca>
 8012aa2:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8012aa6:	f003 0304 	and.w	r3, r3, #4
 8012aaa:	2b00      	cmp	r3, #0
 8012aac:	d001      	beq.n	8012ab2 <find_volume+0xca>
		return FR_WRITE_PROTECTED;
 8012aae:	230a      	movs	r3, #10
 8012ab0:	e1db      	b.n	8012e6a <find_volume+0x482>
	if (disk_ioctl(fs->drv, GET_SECTOR_SIZE, &SS(fs)) != RES_OK) return FR_DISK_ERR;
	if (SS(fs) > _MAX_SS || SS(fs) < _MIN_SS || (SS(fs) & (SS(fs) - 1))) return FR_DISK_ERR;
#endif

	/* Find an FAT partition on the drive. Supports only generic partitioning rules, FDISK and SFD. */
	bsect = 0;
 8012ab2:	2300      	movs	r3, #0
 8012ab4:	653b      	str	r3, [r7, #80]	@ 0x50
	fmt = check_fs(fs, bsect);			/* Load sector 0 and check if it is an FAT-VBR as SFD */
 8012ab6:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 8012ab8:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 8012aba:	f7ff ff3f 	bl	801293c <check_fs>
 8012abe:	4603      	mov	r3, r0
 8012ac0:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
	if (fmt == 2 || (fmt < 2 && LD2PT(vol) != 0)) {	/* Not an FAT-VBR or forced partition number */
 8012ac4:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8012ac8:	2b02      	cmp	r3, #2
 8012aca:	d149      	bne.n	8012b60 <find_volume+0x178>
		for (i = 0; i < 4; i++) {		/* Get partition offset */
 8012acc:	2300      	movs	r3, #0
 8012ace:	643b      	str	r3, [r7, #64]	@ 0x40
 8012ad0:	e01e      	b.n	8012b10 <find_volume+0x128>
			pt = fs->win + (MBR_Table + i * SZ_PTE);
 8012ad2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8012ad4:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 8012ad8:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8012ada:	011b      	lsls	r3, r3, #4
 8012adc:	f503 73df 	add.w	r3, r3, #446	@ 0x1be
 8012ae0:	4413      	add	r3, r2
 8012ae2:	633b      	str	r3, [r7, #48]	@ 0x30
			br[i] = pt[PTE_System] ? ld_dword(pt + PTE_StLba) : 0;
 8012ae4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8012ae6:	3304      	adds	r3, #4
 8012ae8:	781b      	ldrb	r3, [r3, #0]
 8012aea:	2b00      	cmp	r3, #0
 8012aec:	d006      	beq.n	8012afc <find_volume+0x114>
 8012aee:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8012af0:	3308      	adds	r3, #8
 8012af2:	4618      	mov	r0, r3
 8012af4:	f7fe fd75 	bl	80115e2 <ld_dword>
 8012af8:	4602      	mov	r2, r0
 8012afa:	e000      	b.n	8012afe <find_volume+0x116>
 8012afc:	2200      	movs	r2, #0
 8012afe:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8012b00:	009b      	lsls	r3, r3, #2
 8012b02:	3358      	adds	r3, #88	@ 0x58
 8012b04:	443b      	add	r3, r7
 8012b06:	f843 2c44 	str.w	r2, [r3, #-68]
		for (i = 0; i < 4; i++) {		/* Get partition offset */
 8012b0a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8012b0c:	3301      	adds	r3, #1
 8012b0e:	643b      	str	r3, [r7, #64]	@ 0x40
 8012b10:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8012b12:	2b03      	cmp	r3, #3
 8012b14:	d9dd      	bls.n	8012ad2 <find_volume+0xea>
		}
		i = LD2PT(vol);					/* Partition number: 0:auto, 1-4:forced */
 8012b16:	2300      	movs	r3, #0
 8012b18:	643b      	str	r3, [r7, #64]	@ 0x40
		if (i) i--;
 8012b1a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8012b1c:	2b00      	cmp	r3, #0
 8012b1e:	d002      	beq.n	8012b26 <find_volume+0x13e>
 8012b20:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8012b22:	3b01      	subs	r3, #1
 8012b24:	643b      	str	r3, [r7, #64]	@ 0x40
		do {							/* Find an FAT volume */
			bsect = br[i];
 8012b26:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8012b28:	009b      	lsls	r3, r3, #2
 8012b2a:	3358      	adds	r3, #88	@ 0x58
 8012b2c:	443b      	add	r3, r7
 8012b2e:	f853 3c44 	ldr.w	r3, [r3, #-68]
 8012b32:	653b      	str	r3, [r7, #80]	@ 0x50
			fmt = bsect ? check_fs(fs, bsect) : 3;	/* Check the partition */
 8012b34:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8012b36:	2b00      	cmp	r3, #0
 8012b38:	d005      	beq.n	8012b46 <find_volume+0x15e>
 8012b3a:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 8012b3c:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 8012b3e:	f7ff fefd 	bl	801293c <check_fs>
 8012b42:	4603      	mov	r3, r0
 8012b44:	e000      	b.n	8012b48 <find_volume+0x160>
 8012b46:	2303      	movs	r3, #3
 8012b48:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
		} while (LD2PT(vol) == 0 && fmt >= 2 && ++i < 4);
 8012b4c:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8012b50:	2b01      	cmp	r3, #1
 8012b52:	d905      	bls.n	8012b60 <find_volume+0x178>
 8012b54:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8012b56:	3301      	adds	r3, #1
 8012b58:	643b      	str	r3, [r7, #64]	@ 0x40
 8012b5a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8012b5c:	2b03      	cmp	r3, #3
 8012b5e:	d9e2      	bls.n	8012b26 <find_volume+0x13e>
	}
	if (fmt == 4) return FR_DISK_ERR;		/* An error occured in the disk I/O layer */
 8012b60:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8012b64:	2b04      	cmp	r3, #4
 8012b66:	d101      	bne.n	8012b6c <find_volume+0x184>
 8012b68:	2301      	movs	r3, #1
 8012b6a:	e17e      	b.n	8012e6a <find_volume+0x482>
	if (fmt >= 2) return FR_NO_FILESYSTEM;	/* No FAT volume is found */
 8012b6c:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8012b70:	2b01      	cmp	r3, #1
 8012b72:	d901      	bls.n	8012b78 <find_volume+0x190>
 8012b74:	230d      	movs	r3, #13
 8012b76:	e178      	b.n	8012e6a <find_volume+0x482>
#endif
		fmt = FS_EXFAT;			/* FAT sub-type */
	} else
#endif	/* _FS_EXFAT */
	{
		if (ld_word(fs->win + BPB_BytsPerSec) != SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_BytsPerSec must be equal to the physical sector size) */
 8012b78:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8012b7a:	3330      	adds	r3, #48	@ 0x30
 8012b7c:	330b      	adds	r3, #11
 8012b7e:	4618      	mov	r0, r3
 8012b80:	f7fe fd16 	bl	80115b0 <ld_word>
 8012b84:	4603      	mov	r3, r0
 8012b86:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8012b8a:	d001      	beq.n	8012b90 <find_volume+0x1a8>
 8012b8c:	230d      	movs	r3, #13
 8012b8e:	e16c      	b.n	8012e6a <find_volume+0x482>

		fasize = ld_word(fs->win + BPB_FATSz16);		/* Number of sectors per FAT */
 8012b90:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8012b92:	3330      	adds	r3, #48	@ 0x30
 8012b94:	3316      	adds	r3, #22
 8012b96:	4618      	mov	r0, r3
 8012b98:	f7fe fd0a 	bl	80115b0 <ld_word>
 8012b9c:	4603      	mov	r3, r0
 8012b9e:	64fb      	str	r3, [r7, #76]	@ 0x4c
		if (fasize == 0) fasize = ld_dword(fs->win + BPB_FATSz32);
 8012ba0:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8012ba2:	2b00      	cmp	r3, #0
 8012ba4:	d106      	bne.n	8012bb4 <find_volume+0x1cc>
 8012ba6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8012ba8:	3330      	adds	r3, #48	@ 0x30
 8012baa:	3324      	adds	r3, #36	@ 0x24
 8012bac:	4618      	mov	r0, r3
 8012bae:	f7fe fd18 	bl	80115e2 <ld_dword>
 8012bb2:	64f8      	str	r0, [r7, #76]	@ 0x4c
		fs->fsize = fasize;
 8012bb4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8012bb6:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8012bb8:	619a      	str	r2, [r3, #24]

		fs->n_fats = fs->win[BPB_NumFATs];				/* Number of FATs */
 8012bba:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8012bbc:	f893 2040 	ldrb.w	r2, [r3, #64]	@ 0x40
 8012bc0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8012bc2:	709a      	strb	r2, [r3, #2]
		if (fs->n_fats != 1 && fs->n_fats != 2) return FR_NO_FILESYSTEM;	/* (Must be 1 or 2) */
 8012bc4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8012bc6:	789b      	ldrb	r3, [r3, #2]
 8012bc8:	2b01      	cmp	r3, #1
 8012bca:	d005      	beq.n	8012bd8 <find_volume+0x1f0>
 8012bcc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8012bce:	789b      	ldrb	r3, [r3, #2]
 8012bd0:	2b02      	cmp	r3, #2
 8012bd2:	d001      	beq.n	8012bd8 <find_volume+0x1f0>
 8012bd4:	230d      	movs	r3, #13
 8012bd6:	e148      	b.n	8012e6a <find_volume+0x482>
		fasize *= fs->n_fats;							/* Number of sectors for FAT area */
 8012bd8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8012bda:	789b      	ldrb	r3, [r3, #2]
 8012bdc:	461a      	mov	r2, r3
 8012bde:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8012be0:	fb02 f303 	mul.w	r3, r2, r3
 8012be4:	64fb      	str	r3, [r7, #76]	@ 0x4c

		fs->csize = fs->win[BPB_SecPerClus];			/* Cluster size */
 8012be6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8012be8:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8012bec:	461a      	mov	r2, r3
 8012bee:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8012bf0:	815a      	strh	r2, [r3, #10]
		if (fs->csize == 0 || (fs->csize & (fs->csize - 1))) return FR_NO_FILESYSTEM;	/* (Must be power of 2) */
 8012bf2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8012bf4:	895b      	ldrh	r3, [r3, #10]
 8012bf6:	2b00      	cmp	r3, #0
 8012bf8:	d008      	beq.n	8012c0c <find_volume+0x224>
 8012bfa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8012bfc:	895b      	ldrh	r3, [r3, #10]
 8012bfe:	461a      	mov	r2, r3
 8012c00:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8012c02:	895b      	ldrh	r3, [r3, #10]
 8012c04:	3b01      	subs	r3, #1
 8012c06:	4013      	ands	r3, r2
 8012c08:	2b00      	cmp	r3, #0
 8012c0a:	d001      	beq.n	8012c10 <find_volume+0x228>
 8012c0c:	230d      	movs	r3, #13
 8012c0e:	e12c      	b.n	8012e6a <find_volume+0x482>

		fs->n_rootdir = ld_word(fs->win + BPB_RootEntCnt);	/* Number of root directory entries */
 8012c10:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8012c12:	3330      	adds	r3, #48	@ 0x30
 8012c14:	3311      	adds	r3, #17
 8012c16:	4618      	mov	r0, r3
 8012c18:	f7fe fcca 	bl	80115b0 <ld_word>
 8012c1c:	4603      	mov	r3, r0
 8012c1e:	461a      	mov	r2, r3
 8012c20:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8012c22:	811a      	strh	r2, [r3, #8]
		if (fs->n_rootdir % (SS(fs) / SZDIRE)) return FR_NO_FILESYSTEM;	/* (Must be sector aligned) */
 8012c24:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8012c26:	891b      	ldrh	r3, [r3, #8]
 8012c28:	f003 030f 	and.w	r3, r3, #15
 8012c2c:	b29b      	uxth	r3, r3
 8012c2e:	2b00      	cmp	r3, #0
 8012c30:	d001      	beq.n	8012c36 <find_volume+0x24e>
 8012c32:	230d      	movs	r3, #13
 8012c34:	e119      	b.n	8012e6a <find_volume+0x482>

		tsect = ld_word(fs->win + BPB_TotSec16);		/* Number of sectors on the volume */
 8012c36:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8012c38:	3330      	adds	r3, #48	@ 0x30
 8012c3a:	3313      	adds	r3, #19
 8012c3c:	4618      	mov	r0, r3
 8012c3e:	f7fe fcb7 	bl	80115b0 <ld_word>
 8012c42:	4603      	mov	r3, r0
 8012c44:	64bb      	str	r3, [r7, #72]	@ 0x48
		if (tsect == 0) tsect = ld_dword(fs->win + BPB_TotSec32);
 8012c46:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8012c48:	2b00      	cmp	r3, #0
 8012c4a:	d106      	bne.n	8012c5a <find_volume+0x272>
 8012c4c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8012c4e:	3330      	adds	r3, #48	@ 0x30
 8012c50:	3320      	adds	r3, #32
 8012c52:	4618      	mov	r0, r3
 8012c54:	f7fe fcc5 	bl	80115e2 <ld_dword>
 8012c58:	64b8      	str	r0, [r7, #72]	@ 0x48

		nrsv = ld_word(fs->win + BPB_RsvdSecCnt);		/* Number of reserved sectors */
 8012c5a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8012c5c:	3330      	adds	r3, #48	@ 0x30
 8012c5e:	330e      	adds	r3, #14
 8012c60:	4618      	mov	r0, r3
 8012c62:	f7fe fca5 	bl	80115b0 <ld_word>
 8012c66:	4603      	mov	r3, r0
 8012c68:	85fb      	strh	r3, [r7, #46]	@ 0x2e
		if (nrsv == 0) return FR_NO_FILESYSTEM;			/* (Must not be 0) */
 8012c6a:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 8012c6c:	2b00      	cmp	r3, #0
 8012c6e:	d101      	bne.n	8012c74 <find_volume+0x28c>
 8012c70:	230d      	movs	r3, #13
 8012c72:	e0fa      	b.n	8012e6a <find_volume+0x482>

		/* Determine the FAT sub type */
		sysect = nrsv + fasize + fs->n_rootdir / (SS(fs) / SZDIRE);	/* RSV + FAT + DIR */
 8012c74:	8dfa      	ldrh	r2, [r7, #46]	@ 0x2e
 8012c76:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8012c78:	4413      	add	r3, r2
 8012c7a:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8012c7c:	8912      	ldrh	r2, [r2, #8]
 8012c7e:	0912      	lsrs	r2, r2, #4
 8012c80:	b292      	uxth	r2, r2
 8012c82:	4413      	add	r3, r2
 8012c84:	62bb      	str	r3, [r7, #40]	@ 0x28
		if (tsect < sysect) return FR_NO_FILESYSTEM;	/* (Invalid volume size) */
 8012c86:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8012c88:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8012c8a:	429a      	cmp	r2, r3
 8012c8c:	d204      	bcs.n	8012c98 <find_volume+0x2b0>
 8012c8e:	230d      	movs	r3, #13
 8012c90:	e0eb      	b.n	8012e6a <find_volume+0x482>
 8012c92:	bf00      	nop
 8012c94:	2402c944 	.word	0x2402c944
		nclst = (tsect - sysect) / fs->csize;			/* Number of clusters */
 8012c98:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8012c9a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8012c9c:	1ad3      	subs	r3, r2, r3
 8012c9e:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8012ca0:	8952      	ldrh	r2, [r2, #10]
 8012ca2:	fbb3 f3f2 	udiv	r3, r3, r2
 8012ca6:	627b      	str	r3, [r7, #36]	@ 0x24
		if (nclst == 0) return FR_NO_FILESYSTEM;		/* (Invalid volume size) */
 8012ca8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8012caa:	2b00      	cmp	r3, #0
 8012cac:	d101      	bne.n	8012cb2 <find_volume+0x2ca>
 8012cae:	230d      	movs	r3, #13
 8012cb0:	e0db      	b.n	8012e6a <find_volume+0x482>
		fmt = FS_FAT32;
 8012cb2:	2303      	movs	r3, #3
 8012cb4:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
		if (nclst <= MAX_FAT16) fmt = FS_FAT16;
 8012cb8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8012cba:	f64f 72f5 	movw	r2, #65525	@ 0xfff5
 8012cbe:	4293      	cmp	r3, r2
 8012cc0:	d802      	bhi.n	8012cc8 <find_volume+0x2e0>
 8012cc2:	2302      	movs	r3, #2
 8012cc4:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
		if (nclst <= MAX_FAT12) fmt = FS_FAT12;
 8012cc8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8012cca:	f640 72f5 	movw	r2, #4085	@ 0xff5
 8012cce:	4293      	cmp	r3, r2
 8012cd0:	d802      	bhi.n	8012cd8 <find_volume+0x2f0>
 8012cd2:	2301      	movs	r3, #1
 8012cd4:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57

		/* Boundaries and Limits */
		fs->n_fatent = nclst + 2;						/* Number of FAT entries */
 8012cd8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8012cda:	1c9a      	adds	r2, r3, #2
 8012cdc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8012cde:	615a      	str	r2, [r3, #20]
		fs->volbase = bsect;							/* Volume start sector */
 8012ce0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8012ce2:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8012ce4:	61da      	str	r2, [r3, #28]
		fs->fatbase = bsect + nrsv; 					/* FAT start sector */
 8012ce6:	8dfa      	ldrh	r2, [r7, #46]	@ 0x2e
 8012ce8:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8012cea:	441a      	add	r2, r3
 8012cec:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8012cee:	621a      	str	r2, [r3, #32]
		fs->database = bsect + sysect;					/* Data start sector */
 8012cf0:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8012cf2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8012cf4:	441a      	add	r2, r3
 8012cf6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8012cf8:	629a      	str	r2, [r3, #40]	@ 0x28
		if (fmt == FS_FAT32) {
 8012cfa:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8012cfe:	2b03      	cmp	r3, #3
 8012d00:	d11e      	bne.n	8012d40 <find_volume+0x358>
			if (ld_word(fs->win + BPB_FSVer32) != 0) return FR_NO_FILESYSTEM;	/* (Must be FAT32 revision 0.0) */
 8012d02:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8012d04:	3330      	adds	r3, #48	@ 0x30
 8012d06:	332a      	adds	r3, #42	@ 0x2a
 8012d08:	4618      	mov	r0, r3
 8012d0a:	f7fe fc51 	bl	80115b0 <ld_word>
 8012d0e:	4603      	mov	r3, r0
 8012d10:	2b00      	cmp	r3, #0
 8012d12:	d001      	beq.n	8012d18 <find_volume+0x330>
 8012d14:	230d      	movs	r3, #13
 8012d16:	e0a8      	b.n	8012e6a <find_volume+0x482>
			if (fs->n_rootdir) return FR_NO_FILESYSTEM;	/* (BPB_RootEntCnt must be 0) */
 8012d18:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8012d1a:	891b      	ldrh	r3, [r3, #8]
 8012d1c:	2b00      	cmp	r3, #0
 8012d1e:	d001      	beq.n	8012d24 <find_volume+0x33c>
 8012d20:	230d      	movs	r3, #13
 8012d22:	e0a2      	b.n	8012e6a <find_volume+0x482>
			fs->dirbase = ld_dword(fs->win + BPB_RootClus32);	/* Root directory start cluster */
 8012d24:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8012d26:	3330      	adds	r3, #48	@ 0x30
 8012d28:	332c      	adds	r3, #44	@ 0x2c
 8012d2a:	4618      	mov	r0, r3
 8012d2c:	f7fe fc59 	bl	80115e2 <ld_dword>
 8012d30:	4602      	mov	r2, r0
 8012d32:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8012d34:	625a      	str	r2, [r3, #36]	@ 0x24
			szbfat = fs->n_fatent * 4;					/* (Needed FAT size) */
 8012d36:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8012d38:	695b      	ldr	r3, [r3, #20]
 8012d3a:	009b      	lsls	r3, r3, #2
 8012d3c:	647b      	str	r3, [r7, #68]	@ 0x44
 8012d3e:	e01f      	b.n	8012d80 <find_volume+0x398>
		} else {
			if (fs->n_rootdir == 0)	return FR_NO_FILESYSTEM;/* (BPB_RootEntCnt must not be 0) */
 8012d40:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8012d42:	891b      	ldrh	r3, [r3, #8]
 8012d44:	2b00      	cmp	r3, #0
 8012d46:	d101      	bne.n	8012d4c <find_volume+0x364>
 8012d48:	230d      	movs	r3, #13
 8012d4a:	e08e      	b.n	8012e6a <find_volume+0x482>
			fs->dirbase = fs->fatbase + fasize;			/* Root directory start sector */
 8012d4c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8012d4e:	6a1a      	ldr	r2, [r3, #32]
 8012d50:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8012d52:	441a      	add	r2, r3
 8012d54:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8012d56:	625a      	str	r2, [r3, #36]	@ 0x24
			szbfat = (fmt == FS_FAT16) ?				/* (Needed FAT size) */
				fs->n_fatent * 2 : fs->n_fatent * 3 / 2 + (fs->n_fatent & 1);
 8012d58:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8012d5c:	2b02      	cmp	r3, #2
 8012d5e:	d103      	bne.n	8012d68 <find_volume+0x380>
 8012d60:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8012d62:	695b      	ldr	r3, [r3, #20]
 8012d64:	005b      	lsls	r3, r3, #1
 8012d66:	e00a      	b.n	8012d7e <find_volume+0x396>
 8012d68:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8012d6a:	695a      	ldr	r2, [r3, #20]
 8012d6c:	4613      	mov	r3, r2
 8012d6e:	005b      	lsls	r3, r3, #1
 8012d70:	4413      	add	r3, r2
 8012d72:	085a      	lsrs	r2, r3, #1
 8012d74:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8012d76:	695b      	ldr	r3, [r3, #20]
 8012d78:	f003 0301 	and.w	r3, r3, #1
 8012d7c:	4413      	add	r3, r2
			szbfat = (fmt == FS_FAT16) ?				/* (Needed FAT size) */
 8012d7e:	647b      	str	r3, [r7, #68]	@ 0x44
		}
		if (fs->fsize < (szbfat + (SS(fs) - 1)) / SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_FATSz must not be less than the size needed) */
 8012d80:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8012d82:	699a      	ldr	r2, [r3, #24]
 8012d84:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8012d86:	f203 13ff 	addw	r3, r3, #511	@ 0x1ff
 8012d8a:	0a5b      	lsrs	r3, r3, #9
 8012d8c:	429a      	cmp	r2, r3
 8012d8e:	d201      	bcs.n	8012d94 <find_volume+0x3ac>
 8012d90:	230d      	movs	r3, #13
 8012d92:	e06a      	b.n	8012e6a <find_volume+0x482>

#if !_FS_READONLY
		/* Get FSINFO if available */
		fs->last_clst = fs->free_clst = 0xFFFFFFFF;		/* Initialize cluster allocation information */
 8012d94:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8012d96:	f04f 32ff 	mov.w	r2, #4294967295
 8012d9a:	611a      	str	r2, [r3, #16]
 8012d9c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8012d9e:	691a      	ldr	r2, [r3, #16]
 8012da0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8012da2:	60da      	str	r2, [r3, #12]
		fs->fsi_flag = 0x80;
 8012da4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8012da6:	2280      	movs	r2, #128	@ 0x80
 8012da8:	711a      	strb	r2, [r3, #4]
#if (_FS_NOFSINFO & 3) != 3
		if (fmt == FS_FAT32				/* Enable FSINFO only if FAT32 and BPB_FSInfo32 == 1 */
 8012daa:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8012dae:	2b03      	cmp	r3, #3
 8012db0:	d149      	bne.n	8012e46 <find_volume+0x45e>
			&& ld_word(fs->win + BPB_FSInfo32) == 1
 8012db2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8012db4:	3330      	adds	r3, #48	@ 0x30
 8012db6:	3330      	adds	r3, #48	@ 0x30
 8012db8:	4618      	mov	r0, r3
 8012dba:	f7fe fbf9 	bl	80115b0 <ld_word>
 8012dbe:	4603      	mov	r3, r0
 8012dc0:	2b01      	cmp	r3, #1
 8012dc2:	d140      	bne.n	8012e46 <find_volume+0x45e>
			&& move_window(fs, bsect + 1) == FR_OK)
 8012dc4:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8012dc6:	3301      	adds	r3, #1
 8012dc8:	4619      	mov	r1, r3
 8012dca:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 8012dcc:	f7fe fea2 	bl	8011b14 <move_window>
 8012dd0:	4603      	mov	r3, r0
 8012dd2:	2b00      	cmp	r3, #0
 8012dd4:	d137      	bne.n	8012e46 <find_volume+0x45e>
		{
			fs->fsi_flag = 0;
 8012dd6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8012dd8:	2200      	movs	r2, #0
 8012dda:	711a      	strb	r2, [r3, #4]
			if (ld_word(fs->win + BS_55AA) == 0xAA55	/* Load FSINFO data if available */
 8012ddc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8012dde:	3330      	adds	r3, #48	@ 0x30
 8012de0:	f503 73ff 	add.w	r3, r3, #510	@ 0x1fe
 8012de4:	4618      	mov	r0, r3
 8012de6:	f7fe fbe3 	bl	80115b0 <ld_word>
 8012dea:	4603      	mov	r3, r0
 8012dec:	461a      	mov	r2, r3
 8012dee:	f64a 2355 	movw	r3, #43605	@ 0xaa55
 8012df2:	429a      	cmp	r2, r3
 8012df4:	d127      	bne.n	8012e46 <find_volume+0x45e>
				&& ld_dword(fs->win + FSI_LeadSig) == 0x41615252
 8012df6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8012df8:	3330      	adds	r3, #48	@ 0x30
 8012dfa:	4618      	mov	r0, r3
 8012dfc:	f7fe fbf1 	bl	80115e2 <ld_dword>
 8012e00:	4603      	mov	r3, r0
 8012e02:	4a1c      	ldr	r2, [pc, #112]	@ (8012e74 <find_volume+0x48c>)
 8012e04:	4293      	cmp	r3, r2
 8012e06:	d11e      	bne.n	8012e46 <find_volume+0x45e>
				&& ld_dword(fs->win + FSI_StrucSig) == 0x61417272)
 8012e08:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8012e0a:	3330      	adds	r3, #48	@ 0x30
 8012e0c:	f503 73f2 	add.w	r3, r3, #484	@ 0x1e4
 8012e10:	4618      	mov	r0, r3
 8012e12:	f7fe fbe6 	bl	80115e2 <ld_dword>
 8012e16:	4603      	mov	r3, r0
 8012e18:	4a17      	ldr	r2, [pc, #92]	@ (8012e78 <find_volume+0x490>)
 8012e1a:	4293      	cmp	r3, r2
 8012e1c:	d113      	bne.n	8012e46 <find_volume+0x45e>
			{
#if (_FS_NOFSINFO & 1) == 0
				fs->free_clst = ld_dword(fs->win + FSI_Free_Count);
 8012e1e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8012e20:	3330      	adds	r3, #48	@ 0x30
 8012e22:	f503 73f4 	add.w	r3, r3, #488	@ 0x1e8
 8012e26:	4618      	mov	r0, r3
 8012e28:	f7fe fbdb 	bl	80115e2 <ld_dword>
 8012e2c:	4602      	mov	r2, r0
 8012e2e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8012e30:	611a      	str	r2, [r3, #16]
#endif
#if (_FS_NOFSINFO & 2) == 0
				fs->last_clst = ld_dword(fs->win + FSI_Nxt_Free);
 8012e32:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8012e34:	3330      	adds	r3, #48	@ 0x30
 8012e36:	f503 73f6 	add.w	r3, r3, #492	@ 0x1ec
 8012e3a:	4618      	mov	r0, r3
 8012e3c:	f7fe fbd1 	bl	80115e2 <ld_dword>
 8012e40:	4602      	mov	r2, r0
 8012e42:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8012e44:	60da      	str	r2, [r3, #12]
		}
#endif	/* (_FS_NOFSINFO & 3) != 3 */
#endif	/* !_FS_READONLY */
	}

	fs->fs_type = fmt;		/* FAT sub-type */
 8012e46:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8012e48:	f897 2057 	ldrb.w	r2, [r7, #87]	@ 0x57
 8012e4c:	701a      	strb	r2, [r3, #0]
	fs->id = ++Fsid;		/* File system mount ID */
 8012e4e:	4b0b      	ldr	r3, [pc, #44]	@ (8012e7c <find_volume+0x494>)
 8012e50:	881b      	ldrh	r3, [r3, #0]
 8012e52:	3301      	adds	r3, #1
 8012e54:	b29a      	uxth	r2, r3
 8012e56:	4b09      	ldr	r3, [pc, #36]	@ (8012e7c <find_volume+0x494>)
 8012e58:	801a      	strh	r2, [r3, #0]
 8012e5a:	4b08      	ldr	r3, [pc, #32]	@ (8012e7c <find_volume+0x494>)
 8012e5c:	881a      	ldrh	r2, [r3, #0]
 8012e5e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8012e60:	80da      	strh	r2, [r3, #6]
#endif
#if _FS_RPATH != 0
	fs->cdir = 0;			/* Initialize current directory */
#endif
#if _FS_LOCK != 0			/* Clear file lock semaphores */
	clear_lock(fs);
 8012e62:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 8012e64:	f7fe fdee 	bl	8011a44 <clear_lock>
#endif
	return FR_OK;
 8012e68:	2300      	movs	r3, #0
}
 8012e6a:	4618      	mov	r0, r3
 8012e6c:	3758      	adds	r7, #88	@ 0x58
 8012e6e:	46bd      	mov	sp, r7
 8012e70:	bd80      	pop	{r7, pc}
 8012e72:	bf00      	nop
 8012e74:	41615252 	.word	0x41615252
 8012e78:	61417272 	.word	0x61417272
 8012e7c:	2402c948 	.word	0x2402c948

08012e80 <validate>:
static
FRESULT validate (	/* Returns FR_OK or FR_INVALID_OBJECT */
	_FDID* obj,		/* Pointer to the _OBJ, the 1st member in the FIL/DIR object, to check validity */
	FATFS** fs		/* Pointer to pointer to the owner file system object to return */
)
{
 8012e80:	b580      	push	{r7, lr}
 8012e82:	b084      	sub	sp, #16
 8012e84:	af00      	add	r7, sp, #0
 8012e86:	6078      	str	r0, [r7, #4]
 8012e88:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_INVALID_OBJECT;
 8012e8a:	2309      	movs	r3, #9
 8012e8c:	73fb      	strb	r3, [r7, #15]


	if (obj && obj->fs && obj->fs->fs_type && obj->id == obj->fs->id) {	/* Test if the object is valid */
 8012e8e:	687b      	ldr	r3, [r7, #4]
 8012e90:	2b00      	cmp	r3, #0
 8012e92:	d01c      	beq.n	8012ece <validate+0x4e>
 8012e94:	687b      	ldr	r3, [r7, #4]
 8012e96:	681b      	ldr	r3, [r3, #0]
 8012e98:	2b00      	cmp	r3, #0
 8012e9a:	d018      	beq.n	8012ece <validate+0x4e>
 8012e9c:	687b      	ldr	r3, [r7, #4]
 8012e9e:	681b      	ldr	r3, [r3, #0]
 8012ea0:	781b      	ldrb	r3, [r3, #0]
 8012ea2:	2b00      	cmp	r3, #0
 8012ea4:	d013      	beq.n	8012ece <validate+0x4e>
 8012ea6:	687b      	ldr	r3, [r7, #4]
 8012ea8:	889a      	ldrh	r2, [r3, #4]
 8012eaa:	687b      	ldr	r3, [r7, #4]
 8012eac:	681b      	ldr	r3, [r3, #0]
 8012eae:	88db      	ldrh	r3, [r3, #6]
 8012eb0:	429a      	cmp	r2, r3
 8012eb2:	d10c      	bne.n	8012ece <validate+0x4e>
			}
		} else {
			res = FR_TIMEOUT;
		}
#else
		if (!(disk_status(obj->fs->drv) & STA_NOINIT)) { /* Test if the phsical drive is kept initialized */
 8012eb4:	687b      	ldr	r3, [r7, #4]
 8012eb6:	681b      	ldr	r3, [r3, #0]
 8012eb8:	785b      	ldrb	r3, [r3, #1]
 8012eba:	4618      	mov	r0, r3
 8012ebc:	f7fe fad8 	bl	8011470 <disk_status>
 8012ec0:	4603      	mov	r3, r0
 8012ec2:	f003 0301 	and.w	r3, r3, #1
 8012ec6:	2b00      	cmp	r3, #0
 8012ec8:	d101      	bne.n	8012ece <validate+0x4e>
			res = FR_OK;
 8012eca:	2300      	movs	r3, #0
 8012ecc:	73fb      	strb	r3, [r7, #15]
		}
#endif
	}
	*fs = (res == FR_OK) ? obj->fs : 0;	/* Corresponding filesystem object */
 8012ece:	7bfb      	ldrb	r3, [r7, #15]
 8012ed0:	2b00      	cmp	r3, #0
 8012ed2:	d102      	bne.n	8012eda <validate+0x5a>
 8012ed4:	687b      	ldr	r3, [r7, #4]
 8012ed6:	681b      	ldr	r3, [r3, #0]
 8012ed8:	e000      	b.n	8012edc <validate+0x5c>
 8012eda:	2300      	movs	r3, #0
 8012edc:	683a      	ldr	r2, [r7, #0]
 8012ede:	6013      	str	r3, [r2, #0]
	return res;
 8012ee0:	7bfb      	ldrb	r3, [r7, #15]
}
 8012ee2:	4618      	mov	r0, r3
 8012ee4:	3710      	adds	r7, #16
 8012ee6:	46bd      	mov	sp, r7
 8012ee8:	bd80      	pop	{r7, pc}
	...

08012eec <f_mount>:
FRESULT f_mount (
	FATFS* fs,			/* Pointer to the file system object (NULL:unmount)*/
	const TCHAR* path,	/* Logical drive number to be mounted/unmounted */
	BYTE opt			/* Mode option 0:Do not mount (delayed mount), 1:Mount immediately */
)
{
 8012eec:	b580      	push	{r7, lr}
 8012eee:	b088      	sub	sp, #32
 8012ef0:	af00      	add	r7, sp, #0
 8012ef2:	60f8      	str	r0, [r7, #12]
 8012ef4:	60b9      	str	r1, [r7, #8]
 8012ef6:	4613      	mov	r3, r2
 8012ef8:	71fb      	strb	r3, [r7, #7]
	FATFS *cfs;
	int vol;
	FRESULT res;
	const TCHAR *rp = path;
 8012efa:	68bb      	ldr	r3, [r7, #8]
 8012efc:	613b      	str	r3, [r7, #16]


	/* Get logical drive number */
	vol = get_ldnumber(&rp);
 8012efe:	f107 0310 	add.w	r3, r7, #16
 8012f02:	4618      	mov	r0, r3
 8012f04:	f7ff fcd5 	bl	80128b2 <get_ldnumber>
 8012f08:	61f8      	str	r0, [r7, #28]
	if (vol < 0) return FR_INVALID_DRIVE;
 8012f0a:	69fb      	ldr	r3, [r7, #28]
 8012f0c:	2b00      	cmp	r3, #0
 8012f0e:	da01      	bge.n	8012f14 <f_mount+0x28>
 8012f10:	230b      	movs	r3, #11
 8012f12:	e02b      	b.n	8012f6c <f_mount+0x80>
	cfs = FatFs[vol];					/* Pointer to fs object */
 8012f14:	4a17      	ldr	r2, [pc, #92]	@ (8012f74 <f_mount+0x88>)
 8012f16:	69fb      	ldr	r3, [r7, #28]
 8012f18:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8012f1c:	61bb      	str	r3, [r7, #24]

	if (cfs) {
 8012f1e:	69bb      	ldr	r3, [r7, #24]
 8012f20:	2b00      	cmp	r3, #0
 8012f22:	d005      	beq.n	8012f30 <f_mount+0x44>
#if _FS_LOCK != 0
		clear_lock(cfs);
 8012f24:	69b8      	ldr	r0, [r7, #24]
 8012f26:	f7fe fd8d 	bl	8011a44 <clear_lock>
#endif
#if _FS_REENTRANT						/* Discard sync object of the current volume */
		if (!ff_del_syncobj(cfs->sobj)) return FR_INT_ERR;
#endif
		cfs->fs_type = 0;				/* Clear old fs object */
 8012f2a:	69bb      	ldr	r3, [r7, #24]
 8012f2c:	2200      	movs	r2, #0
 8012f2e:	701a      	strb	r2, [r3, #0]
	}

	if (fs) {
 8012f30:	68fb      	ldr	r3, [r7, #12]
 8012f32:	2b00      	cmp	r3, #0
 8012f34:	d002      	beq.n	8012f3c <f_mount+0x50>
		fs->fs_type = 0;				/* Clear new fs object */
 8012f36:	68fb      	ldr	r3, [r7, #12]
 8012f38:	2200      	movs	r2, #0
 8012f3a:	701a      	strb	r2, [r3, #0]
#if _FS_REENTRANT						/* Create sync object for the new volume */
		if (!ff_cre_syncobj((BYTE)vol, &fs->sobj)) return FR_INT_ERR;
#endif
	}
	FatFs[vol] = fs;					/* Register new fs object */
 8012f3c:	68fa      	ldr	r2, [r7, #12]
 8012f3e:	490d      	ldr	r1, [pc, #52]	@ (8012f74 <f_mount+0x88>)
 8012f40:	69fb      	ldr	r3, [r7, #28]
 8012f42:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

	if (!fs || opt != 1) return FR_OK;	/* Do not mount now, it will be mounted later */
 8012f46:	68fb      	ldr	r3, [r7, #12]
 8012f48:	2b00      	cmp	r3, #0
 8012f4a:	d002      	beq.n	8012f52 <f_mount+0x66>
 8012f4c:	79fb      	ldrb	r3, [r7, #7]
 8012f4e:	2b01      	cmp	r3, #1
 8012f50:	d001      	beq.n	8012f56 <f_mount+0x6a>
 8012f52:	2300      	movs	r3, #0
 8012f54:	e00a      	b.n	8012f6c <f_mount+0x80>

	res = find_volume(&path, &fs, 0);	/* Force mounted the volume */
 8012f56:	f107 010c 	add.w	r1, r7, #12
 8012f5a:	f107 0308 	add.w	r3, r7, #8
 8012f5e:	2200      	movs	r2, #0
 8012f60:	4618      	mov	r0, r3
 8012f62:	f7ff fd41 	bl	80129e8 <find_volume>
 8012f66:	4603      	mov	r3, r0
 8012f68:	75fb      	strb	r3, [r7, #23]
	LEAVE_FF(fs, res);
 8012f6a:	7dfb      	ldrb	r3, [r7, #23]
}
 8012f6c:	4618      	mov	r0, r3
 8012f6e:	3720      	adds	r7, #32
 8012f70:	46bd      	mov	sp, r7
 8012f72:	bd80      	pop	{r7, pc}
 8012f74:	2402c944 	.word	0x2402c944

08012f78 <f_open>:
FRESULT f_open (
	FIL* fp,			/* Pointer to the blank file object */
	const TCHAR* path,	/* Pointer to the file name */
	BYTE mode			/* Access mode and file open mode flags */
)
{
 8012f78:	b580      	push	{r7, lr}
 8012f7a:	b098      	sub	sp, #96	@ 0x60
 8012f7c:	af00      	add	r7, sp, #0
 8012f7e:	60f8      	str	r0, [r7, #12]
 8012f80:	60b9      	str	r1, [r7, #8]
 8012f82:	4613      	mov	r3, r2
 8012f84:	71fb      	strb	r3, [r7, #7]
	FSIZE_t ofs;
#endif
	DEF_NAMBUF


	if (!fp) return FR_INVALID_OBJECT;
 8012f86:	68fb      	ldr	r3, [r7, #12]
 8012f88:	2b00      	cmp	r3, #0
 8012f8a:	d101      	bne.n	8012f90 <f_open+0x18>
 8012f8c:	2309      	movs	r3, #9
 8012f8e:	e1a9      	b.n	80132e4 <f_open+0x36c>

	/* Get logical drive */
	mode &= _FS_READONLY ? FA_READ : FA_READ | FA_WRITE | FA_CREATE_ALWAYS | FA_CREATE_NEW | FA_OPEN_ALWAYS | FA_OPEN_APPEND | FA_SEEKEND;
 8012f90:	79fb      	ldrb	r3, [r7, #7]
 8012f92:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8012f96:	71fb      	strb	r3, [r7, #7]
	res = find_volume(&path, &fs, mode);
 8012f98:	79fa      	ldrb	r2, [r7, #7]
 8012f9a:	f107 0110 	add.w	r1, r7, #16
 8012f9e:	f107 0308 	add.w	r3, r7, #8
 8012fa2:	4618      	mov	r0, r3
 8012fa4:	f7ff fd20 	bl	80129e8 <find_volume>
 8012fa8:	4603      	mov	r3, r0
 8012faa:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
	if (res == FR_OK) {
 8012fae:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8012fb2:	2b00      	cmp	r3, #0
 8012fb4:	f040 818d 	bne.w	80132d2 <f_open+0x35a>
		dj.obj.fs = fs;
 8012fb8:	693b      	ldr	r3, [r7, #16]
 8012fba:	617b      	str	r3, [r7, #20]
		INIT_NAMBUF(fs);
		res = follow_path(&dj, path);	/* Follow the file path */
 8012fbc:	68ba      	ldr	r2, [r7, #8]
 8012fbe:	f107 0314 	add.w	r3, r7, #20
 8012fc2:	4611      	mov	r1, r2
 8012fc4:	4618      	mov	r0, r3
 8012fc6:	f7ff fc03 	bl	80127d0 <follow_path>
 8012fca:	4603      	mov	r3, r0
 8012fcc:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
#if !_FS_READONLY	/* R/W configuration */
		if (res == FR_OK) {
 8012fd0:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8012fd4:	2b00      	cmp	r3, #0
 8012fd6:	d118      	bne.n	801300a <f_open+0x92>
			if (dj.fn[NSFLAG] & NS_NONAME) {	/* Origin directory itself? */
 8012fd8:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 8012fdc:	b25b      	sxtb	r3, r3
 8012fde:	2b00      	cmp	r3, #0
 8012fe0:	da03      	bge.n	8012fea <f_open+0x72>
				res = FR_INVALID_NAME;
 8012fe2:	2306      	movs	r3, #6
 8012fe4:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
 8012fe8:	e00f      	b.n	801300a <f_open+0x92>
			}
#if _FS_LOCK != 0
			else {
				res = chk_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 8012fea:	79fb      	ldrb	r3, [r7, #7]
 8012fec:	2b01      	cmp	r3, #1
 8012fee:	bf8c      	ite	hi
 8012ff0:	2301      	movhi	r3, #1
 8012ff2:	2300      	movls	r3, #0
 8012ff4:	b2db      	uxtb	r3, r3
 8012ff6:	461a      	mov	r2, r3
 8012ff8:	f107 0314 	add.w	r3, r7, #20
 8012ffc:	4611      	mov	r1, r2
 8012ffe:	4618      	mov	r0, r3
 8013000:	f7fe fbd8 	bl	80117b4 <chk_lock>
 8013004:	4603      	mov	r3, r0
 8013006:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
			}
#endif
		}
		/* Create or Open a file */
		if (mode & (FA_CREATE_ALWAYS | FA_OPEN_ALWAYS | FA_CREATE_NEW)) {
 801300a:	79fb      	ldrb	r3, [r7, #7]
 801300c:	f003 031c 	and.w	r3, r3, #28
 8013010:	2b00      	cmp	r3, #0
 8013012:	d07f      	beq.n	8013114 <f_open+0x19c>
			if (res != FR_OK) {					/* No file, create new */
 8013014:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8013018:	2b00      	cmp	r3, #0
 801301a:	d017      	beq.n	801304c <f_open+0xd4>
				if (res == FR_NO_FILE) {		/* There is no file to open, create a new entry */
 801301c:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8013020:	2b04      	cmp	r3, #4
 8013022:	d10e      	bne.n	8013042 <f_open+0xca>
#if _FS_LOCK != 0
					res = enq_lock() ? dir_register(&dj) : FR_TOO_MANY_OPEN_FILES;
 8013024:	f7fe fc22 	bl	801186c <enq_lock>
 8013028:	4603      	mov	r3, r0
 801302a:	2b00      	cmp	r3, #0
 801302c:	d006      	beq.n	801303c <f_open+0xc4>
 801302e:	f107 0314 	add.w	r3, r7, #20
 8013032:	4618      	mov	r0, r3
 8013034:	f7ff fb06 	bl	8012644 <dir_register>
 8013038:	4603      	mov	r3, r0
 801303a:	e000      	b.n	801303e <f_open+0xc6>
 801303c:	2312      	movs	r3, #18
 801303e:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
#else
					res = dir_register(&dj);
#endif
				}
				mode |= FA_CREATE_ALWAYS;		/* File is created */
 8013042:	79fb      	ldrb	r3, [r7, #7]
 8013044:	f043 0308 	orr.w	r3, r3, #8
 8013048:	71fb      	strb	r3, [r7, #7]
 801304a:	e010      	b.n	801306e <f_open+0xf6>
			}
			else {								/* Any object is already existing */
				if (dj.obj.attr & (AM_RDO | AM_DIR)) {	/* Cannot overwrite it (R/O or DIR) */
 801304c:	7ebb      	ldrb	r3, [r7, #26]
 801304e:	f003 0311 	and.w	r3, r3, #17
 8013052:	2b00      	cmp	r3, #0
 8013054:	d003      	beq.n	801305e <f_open+0xe6>
					res = FR_DENIED;
 8013056:	2307      	movs	r3, #7
 8013058:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
 801305c:	e007      	b.n	801306e <f_open+0xf6>
				} else {
					if (mode & FA_CREATE_NEW) res = FR_EXIST;	/* Cannot create as new file */
 801305e:	79fb      	ldrb	r3, [r7, #7]
 8013060:	f003 0304 	and.w	r3, r3, #4
 8013064:	2b00      	cmp	r3, #0
 8013066:	d002      	beq.n	801306e <f_open+0xf6>
 8013068:	2308      	movs	r3, #8
 801306a:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
				}
			}
			if (res == FR_OK && (mode & FA_CREATE_ALWAYS)) {	/* Truncate it if overwrite mode */
 801306e:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8013072:	2b00      	cmp	r3, #0
 8013074:	d168      	bne.n	8013148 <f_open+0x1d0>
 8013076:	79fb      	ldrb	r3, [r7, #7]
 8013078:	f003 0308 	and.w	r3, r3, #8
 801307c:	2b00      	cmp	r3, #0
 801307e:	d063      	beq.n	8013148 <f_open+0x1d0>
				dw = GET_FATTIME();
 8013080:	f7fe f87c 	bl	801117c <get_fattime>
 8013084:	6538      	str	r0, [r7, #80]	@ 0x50
					}
				} else
#endif
				{
					/* Clean directory info */
					st_dword(dj.dir + DIR_CrtTime, dw);	/* Set created time */
 8013086:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8013088:	330e      	adds	r3, #14
 801308a:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 801308c:	4618      	mov	r0, r3
 801308e:	f7fe fae6 	bl	801165e <st_dword>
					st_dword(dj.dir + DIR_ModTime, dw);	/* Set modified time */
 8013092:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8013094:	3316      	adds	r3, #22
 8013096:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 8013098:	4618      	mov	r0, r3
 801309a:	f7fe fae0 	bl	801165e <st_dword>
					dj.dir[DIR_Attr] = AM_ARC;			/* Reset attribute */
 801309e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80130a0:	330b      	adds	r3, #11
 80130a2:	2220      	movs	r2, #32
 80130a4:	701a      	strb	r2, [r3, #0]
					cl = ld_clust(fs, dj.dir);			/* Get cluster chain */
 80130a6:	693b      	ldr	r3, [r7, #16]
 80130a8:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80130aa:	4611      	mov	r1, r2
 80130ac:	4618      	mov	r0, r3
 80130ae:	f7ff fa35 	bl	801251c <ld_clust>
 80130b2:	64f8      	str	r0, [r7, #76]	@ 0x4c
					st_clust(fs, dj.dir, 0);			/* Reset file allocation info */
 80130b4:	693b      	ldr	r3, [r7, #16]
 80130b6:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 80130b8:	2200      	movs	r2, #0
 80130ba:	4618      	mov	r0, r3
 80130bc:	f7ff fa4d 	bl	801255a <st_clust>
					st_dword(dj.dir + DIR_FileSize, 0);
 80130c0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80130c2:	331c      	adds	r3, #28
 80130c4:	2100      	movs	r1, #0
 80130c6:	4618      	mov	r0, r3
 80130c8:	f7fe fac9 	bl	801165e <st_dword>
					fs->wflag = 1;
 80130cc:	693b      	ldr	r3, [r7, #16]
 80130ce:	2201      	movs	r2, #1
 80130d0:	70da      	strb	r2, [r3, #3]

					if (cl) {							/* Remove the cluster chain if exist */
 80130d2:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80130d4:	2b00      	cmp	r3, #0
 80130d6:	d037      	beq.n	8013148 <f_open+0x1d0>
						dw = fs->winsect;
 80130d8:	693b      	ldr	r3, [r7, #16]
 80130da:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80130dc:	653b      	str	r3, [r7, #80]	@ 0x50
						res = remove_chain(&dj.obj, cl, 0);
 80130de:	f107 0314 	add.w	r3, r7, #20
 80130e2:	2200      	movs	r2, #0
 80130e4:	6cf9      	ldr	r1, [r7, #76]	@ 0x4c
 80130e6:	4618      	mov	r0, r3
 80130e8:	f7fe ff60 	bl	8011fac <remove_chain>
 80130ec:	4603      	mov	r3, r0
 80130ee:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
						if (res == FR_OK) {
 80130f2:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 80130f6:	2b00      	cmp	r3, #0
 80130f8:	d126      	bne.n	8013148 <f_open+0x1d0>
							res = move_window(fs, dw);
 80130fa:	693b      	ldr	r3, [r7, #16]
 80130fc:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 80130fe:	4618      	mov	r0, r3
 8013100:	f7fe fd08 	bl	8011b14 <move_window>
 8013104:	4603      	mov	r3, r0
 8013106:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
							fs->last_clst = cl - 1;		/* Reuse the cluster hole */
 801310a:	693b      	ldr	r3, [r7, #16]
 801310c:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 801310e:	3a01      	subs	r2, #1
 8013110:	60da      	str	r2, [r3, #12]
 8013112:	e019      	b.n	8013148 <f_open+0x1d0>
					}
				}
			}
		}
		else {	/* Open an existing file */
			if (res == FR_OK) {					/* Following succeeded */
 8013114:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8013118:	2b00      	cmp	r3, #0
 801311a:	d115      	bne.n	8013148 <f_open+0x1d0>
				if (dj.obj.attr & AM_DIR) {		/* It is a directory */
 801311c:	7ebb      	ldrb	r3, [r7, #26]
 801311e:	f003 0310 	and.w	r3, r3, #16
 8013122:	2b00      	cmp	r3, #0
 8013124:	d003      	beq.n	801312e <f_open+0x1b6>
					res = FR_NO_FILE;
 8013126:	2304      	movs	r3, #4
 8013128:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
 801312c:	e00c      	b.n	8013148 <f_open+0x1d0>
				} else {
					if ((mode & FA_WRITE) && (dj.obj.attr & AM_RDO)) { /* R/O violation */
 801312e:	79fb      	ldrb	r3, [r7, #7]
 8013130:	f003 0302 	and.w	r3, r3, #2
 8013134:	2b00      	cmp	r3, #0
 8013136:	d007      	beq.n	8013148 <f_open+0x1d0>
 8013138:	7ebb      	ldrb	r3, [r7, #26]
 801313a:	f003 0301 	and.w	r3, r3, #1
 801313e:	2b00      	cmp	r3, #0
 8013140:	d002      	beq.n	8013148 <f_open+0x1d0>
						res = FR_DENIED;
 8013142:	2307      	movs	r3, #7
 8013144:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
					}
				}
			}
		}
		if (res == FR_OK) {
 8013148:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 801314c:	2b00      	cmp	r3, #0
 801314e:	d126      	bne.n	801319e <f_open+0x226>
			if (mode & FA_CREATE_ALWAYS)		/* Set file change flag if created or overwritten */
 8013150:	79fb      	ldrb	r3, [r7, #7]
 8013152:	f003 0308 	and.w	r3, r3, #8
 8013156:	2b00      	cmp	r3, #0
 8013158:	d003      	beq.n	8013162 <f_open+0x1ea>
				mode |= FA_MODIFIED;
 801315a:	79fb      	ldrb	r3, [r7, #7]
 801315c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8013160:	71fb      	strb	r3, [r7, #7]
			fp->dir_sect = fs->winsect;			/* Pointer to the directory entry */
 8013162:	693b      	ldr	r3, [r7, #16]
 8013164:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8013166:	68fb      	ldr	r3, [r7, #12]
 8013168:	625a      	str	r2, [r3, #36]	@ 0x24
			fp->dir_ptr = dj.dir;
 801316a:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 801316c:	68fb      	ldr	r3, [r7, #12]
 801316e:	629a      	str	r2, [r3, #40]	@ 0x28
#if _FS_LOCK != 0
			fp->obj.lockid = inc_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 8013170:	79fb      	ldrb	r3, [r7, #7]
 8013172:	2b01      	cmp	r3, #1
 8013174:	bf8c      	ite	hi
 8013176:	2301      	movhi	r3, #1
 8013178:	2300      	movls	r3, #0
 801317a:	b2db      	uxtb	r3, r3
 801317c:	461a      	mov	r2, r3
 801317e:	f107 0314 	add.w	r3, r7, #20
 8013182:	4611      	mov	r1, r2
 8013184:	4618      	mov	r0, r3
 8013186:	f7fe fb93 	bl	80118b0 <inc_lock>
 801318a:	4602      	mov	r2, r0
 801318c:	68fb      	ldr	r3, [r7, #12]
 801318e:	611a      	str	r2, [r3, #16]
			if (!fp->obj.lockid) res = FR_INT_ERR;
 8013190:	68fb      	ldr	r3, [r7, #12]
 8013192:	691b      	ldr	r3, [r3, #16]
 8013194:	2b00      	cmp	r3, #0
 8013196:	d102      	bne.n	801319e <f_open+0x226>
 8013198:	2302      	movs	r3, #2
 801319a:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
				}
			}
		}
#endif

		if (res == FR_OK) {
 801319e:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 80131a2:	2b00      	cmp	r3, #0
 80131a4:	f040 8095 	bne.w	80132d2 <f_open+0x35a>
				fp->obj.objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
				fp->obj.stat = fs->dirbuf[XDIR_GenFlags] & 2;
			} else
#endif
			{
				fp->obj.sclust = ld_clust(fs, dj.dir);					/* Get object allocation info */
 80131a8:	693b      	ldr	r3, [r7, #16]
 80131aa:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80131ac:	4611      	mov	r1, r2
 80131ae:	4618      	mov	r0, r3
 80131b0:	f7ff f9b4 	bl	801251c <ld_clust>
 80131b4:	4602      	mov	r2, r0
 80131b6:	68fb      	ldr	r3, [r7, #12]
 80131b8:	609a      	str	r2, [r3, #8]
				fp->obj.objsize = ld_dword(dj.dir + DIR_FileSize);
 80131ba:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80131bc:	331c      	adds	r3, #28
 80131be:	4618      	mov	r0, r3
 80131c0:	f7fe fa0f 	bl	80115e2 <ld_dword>
 80131c4:	4602      	mov	r2, r0
 80131c6:	68fb      	ldr	r3, [r7, #12]
 80131c8:	60da      	str	r2, [r3, #12]
			}
#if _USE_FASTSEEK
			fp->cltbl = 0;			/* Disable fast seek mode */
 80131ca:	68fb      	ldr	r3, [r7, #12]
 80131cc:	2200      	movs	r2, #0
 80131ce:	62da      	str	r2, [r3, #44]	@ 0x2c
#endif
			fp->obj.fs = fs;	 	/* Validate the file object */
 80131d0:	693a      	ldr	r2, [r7, #16]
 80131d2:	68fb      	ldr	r3, [r7, #12]
 80131d4:	601a      	str	r2, [r3, #0]
			fp->obj.id = fs->id;
 80131d6:	693b      	ldr	r3, [r7, #16]
 80131d8:	88da      	ldrh	r2, [r3, #6]
 80131da:	68fb      	ldr	r3, [r7, #12]
 80131dc:	809a      	strh	r2, [r3, #4]
			fp->flag = mode;		/* Set file access mode */
 80131de:	68fb      	ldr	r3, [r7, #12]
 80131e0:	79fa      	ldrb	r2, [r7, #7]
 80131e2:	751a      	strb	r2, [r3, #20]
			fp->err = 0;			/* Clear error flag */
 80131e4:	68fb      	ldr	r3, [r7, #12]
 80131e6:	2200      	movs	r2, #0
 80131e8:	755a      	strb	r2, [r3, #21]
			fp->sect = 0;			/* Invalidate current data sector */
 80131ea:	68fb      	ldr	r3, [r7, #12]
 80131ec:	2200      	movs	r2, #0
 80131ee:	621a      	str	r2, [r3, #32]
			fp->fptr = 0;			/* Set file pointer top of the file */
 80131f0:	68fb      	ldr	r3, [r7, #12]
 80131f2:	2200      	movs	r2, #0
 80131f4:	619a      	str	r2, [r3, #24]
#if !_FS_READONLY
#if !_FS_TINY
			mem_set(fp->buf, 0, _MAX_SS);	/* Clear sector buffer */
 80131f6:	68fb      	ldr	r3, [r7, #12]
 80131f8:	3330      	adds	r3, #48	@ 0x30
 80131fa:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80131fe:	2100      	movs	r1, #0
 8013200:	4618      	mov	r0, r3
 8013202:	f7fe fa79 	bl	80116f8 <mem_set>
#endif
			if ((mode & FA_SEEKEND) && fp->obj.objsize > 0) {	/* Seek to end of file if FA_OPEN_APPEND is specified */
 8013206:	79fb      	ldrb	r3, [r7, #7]
 8013208:	f003 0320 	and.w	r3, r3, #32
 801320c:	2b00      	cmp	r3, #0
 801320e:	d060      	beq.n	80132d2 <f_open+0x35a>
 8013210:	68fb      	ldr	r3, [r7, #12]
 8013212:	68db      	ldr	r3, [r3, #12]
 8013214:	2b00      	cmp	r3, #0
 8013216:	d05c      	beq.n	80132d2 <f_open+0x35a>
				fp->fptr = fp->obj.objsize;			/* Offset to seek */
 8013218:	68fb      	ldr	r3, [r7, #12]
 801321a:	68da      	ldr	r2, [r3, #12]
 801321c:	68fb      	ldr	r3, [r7, #12]
 801321e:	619a      	str	r2, [r3, #24]
				bcs = (DWORD)fs->csize * SS(fs);	/* Cluster size in byte */
 8013220:	693b      	ldr	r3, [r7, #16]
 8013222:	895b      	ldrh	r3, [r3, #10]
 8013224:	025b      	lsls	r3, r3, #9
 8013226:	64bb      	str	r3, [r7, #72]	@ 0x48
				clst = fp->obj.sclust;				/* Follow the cluster chain */
 8013228:	68fb      	ldr	r3, [r7, #12]
 801322a:	689b      	ldr	r3, [r3, #8]
 801322c:	65bb      	str	r3, [r7, #88]	@ 0x58
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 801322e:	68fb      	ldr	r3, [r7, #12]
 8013230:	68db      	ldr	r3, [r3, #12]
 8013232:	657b      	str	r3, [r7, #84]	@ 0x54
 8013234:	e016      	b.n	8013264 <f_open+0x2ec>
					clst = get_fat(&fp->obj, clst);
 8013236:	68fb      	ldr	r3, [r7, #12]
 8013238:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 801323a:	4618      	mov	r0, r3
 801323c:	f7fe fd25 	bl	8011c8a <get_fat>
 8013240:	65b8      	str	r0, [r7, #88]	@ 0x58
					if (clst <= 1) res = FR_INT_ERR;
 8013242:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8013244:	2b01      	cmp	r3, #1
 8013246:	d802      	bhi.n	801324e <f_open+0x2d6>
 8013248:	2302      	movs	r3, #2
 801324a:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
					if (clst == 0xFFFFFFFF) res = FR_DISK_ERR;
 801324e:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8013250:	f1b3 3fff 	cmp.w	r3, #4294967295
 8013254:	d102      	bne.n	801325c <f_open+0x2e4>
 8013256:	2301      	movs	r3, #1
 8013258:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 801325c:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 801325e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8013260:	1ad3      	subs	r3, r2, r3
 8013262:	657b      	str	r3, [r7, #84]	@ 0x54
 8013264:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8013268:	2b00      	cmp	r3, #0
 801326a:	d103      	bne.n	8013274 <f_open+0x2fc>
 801326c:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 801326e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8013270:	429a      	cmp	r2, r3
 8013272:	d8e0      	bhi.n	8013236 <f_open+0x2be>
				}
				fp->clust = clst;
 8013274:	68fb      	ldr	r3, [r7, #12]
 8013276:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8013278:	61da      	str	r2, [r3, #28]
				if (res == FR_OK && ofs % SS(fs)) {	/* Fill sector buffer if not on the sector boundary */
 801327a:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 801327e:	2b00      	cmp	r3, #0
 8013280:	d127      	bne.n	80132d2 <f_open+0x35a>
 8013282:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8013284:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8013288:	2b00      	cmp	r3, #0
 801328a:	d022      	beq.n	80132d2 <f_open+0x35a>
					if ((sc = clust2sect(fs, clst)) == 0) {
 801328c:	693b      	ldr	r3, [r7, #16]
 801328e:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 8013290:	4618      	mov	r0, r3
 8013292:	f7fe fcdb 	bl	8011c4c <clust2sect>
 8013296:	6478      	str	r0, [r7, #68]	@ 0x44
 8013298:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 801329a:	2b00      	cmp	r3, #0
 801329c:	d103      	bne.n	80132a6 <f_open+0x32e>
						res = FR_INT_ERR;
 801329e:	2302      	movs	r3, #2
 80132a0:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
 80132a4:	e015      	b.n	80132d2 <f_open+0x35a>
					} else {
						fp->sect = sc + (DWORD)(ofs / SS(fs));
 80132a6:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80132a8:	0a5a      	lsrs	r2, r3, #9
 80132aa:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80132ac:	441a      	add	r2, r3
 80132ae:	68fb      	ldr	r3, [r7, #12]
 80132b0:	621a      	str	r2, [r3, #32]
#if !_FS_TINY
						if (disk_read(fs->drv, fp->buf, fp->sect, 1) != RES_OK) res = FR_DISK_ERR;
 80132b2:	693b      	ldr	r3, [r7, #16]
 80132b4:	7858      	ldrb	r0, [r3, #1]
 80132b6:	68fb      	ldr	r3, [r7, #12]
 80132b8:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 80132bc:	68fb      	ldr	r3, [r7, #12]
 80132be:	6a1a      	ldr	r2, [r3, #32]
 80132c0:	2301      	movs	r3, #1
 80132c2:	f7fe f917 	bl	80114f4 <disk_read>
 80132c6:	4603      	mov	r3, r0
 80132c8:	2b00      	cmp	r3, #0
 80132ca:	d002      	beq.n	80132d2 <f_open+0x35a>
 80132cc:	2301      	movs	r3, #1
 80132ce:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
		}

		FREE_NAMBUF();
	}

	if (res != FR_OK) fp->obj.fs = 0;	/* Invalidate file object on error */
 80132d2:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 80132d6:	2b00      	cmp	r3, #0
 80132d8:	d002      	beq.n	80132e0 <f_open+0x368>
 80132da:	68fb      	ldr	r3, [r7, #12]
 80132dc:	2200      	movs	r2, #0
 80132de:	601a      	str	r2, [r3, #0]

	LEAVE_FF(fs, res);
 80132e0:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
}
 80132e4:	4618      	mov	r0, r3
 80132e6:	3760      	adds	r7, #96	@ 0x60
 80132e8:	46bd      	mov	sp, r7
 80132ea:	bd80      	pop	{r7, pc}

080132ec <f_write>:
	FIL* fp,			/* Pointer to the file object */
	const void* buff,	/* Pointer to the data to be written */
	UINT btw,			/* Number of bytes to write */
	UINT* bw			/* Pointer to number of bytes written */
)
{
 80132ec:	b580      	push	{r7, lr}
 80132ee:	b08c      	sub	sp, #48	@ 0x30
 80132f0:	af00      	add	r7, sp, #0
 80132f2:	60f8      	str	r0, [r7, #12]
 80132f4:	60b9      	str	r1, [r7, #8]
 80132f6:	607a      	str	r2, [r7, #4]
 80132f8:	603b      	str	r3, [r7, #0]
	FRESULT res;
	FATFS *fs;
	DWORD clst, sect;
	UINT wcnt, cc, csect;
	const BYTE *wbuff = (const BYTE*)buff;
 80132fa:	68bb      	ldr	r3, [r7, #8]
 80132fc:	61fb      	str	r3, [r7, #28]


	*bw = 0;	/* Clear write byte counter */
 80132fe:	683b      	ldr	r3, [r7, #0]
 8013300:	2200      	movs	r2, #0
 8013302:	601a      	str	r2, [r3, #0]
	res = validate(&fp->obj, &fs);			/* Check validity of the file object */
 8013304:	68fb      	ldr	r3, [r7, #12]
 8013306:	f107 0210 	add.w	r2, r7, #16
 801330a:	4611      	mov	r1, r2
 801330c:	4618      	mov	r0, r3
 801330e:	f7ff fdb7 	bl	8012e80 <validate>
 8013312:	4603      	mov	r3, r0
 8013314:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
	if (res != FR_OK || (res = (FRESULT)fp->err) != FR_OK) LEAVE_FF(fs, res);	/* Check validity */
 8013318:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 801331c:	2b00      	cmp	r3, #0
 801331e:	d107      	bne.n	8013330 <f_write+0x44>
 8013320:	68fb      	ldr	r3, [r7, #12]
 8013322:	7d5b      	ldrb	r3, [r3, #21]
 8013324:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
 8013328:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 801332c:	2b00      	cmp	r3, #0
 801332e:	d002      	beq.n	8013336 <f_write+0x4a>
 8013330:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8013334:	e14b      	b.n	80135ce <f_write+0x2e2>
	if (!(fp->flag & FA_WRITE)) LEAVE_FF(fs, FR_DENIED);	/* Check access mode */
 8013336:	68fb      	ldr	r3, [r7, #12]
 8013338:	7d1b      	ldrb	r3, [r3, #20]
 801333a:	f003 0302 	and.w	r3, r3, #2
 801333e:	2b00      	cmp	r3, #0
 8013340:	d101      	bne.n	8013346 <f_write+0x5a>
 8013342:	2307      	movs	r3, #7
 8013344:	e143      	b.n	80135ce <f_write+0x2e2>

	/* Check fptr wrap-around (file size cannot reach 4GiB on FATxx) */
	if ((!_FS_EXFAT || fs->fs_type != FS_EXFAT) && (DWORD)(fp->fptr + btw) < (DWORD)fp->fptr) {
 8013346:	68fb      	ldr	r3, [r7, #12]
 8013348:	699a      	ldr	r2, [r3, #24]
 801334a:	687b      	ldr	r3, [r7, #4]
 801334c:	441a      	add	r2, r3
 801334e:	68fb      	ldr	r3, [r7, #12]
 8013350:	699b      	ldr	r3, [r3, #24]
 8013352:	429a      	cmp	r2, r3
 8013354:	f080 812d 	bcs.w	80135b2 <f_write+0x2c6>
		btw = (UINT)(0xFFFFFFFF - (DWORD)fp->fptr);
 8013358:	68fb      	ldr	r3, [r7, #12]
 801335a:	699b      	ldr	r3, [r3, #24]
 801335c:	43db      	mvns	r3, r3
 801335e:	607b      	str	r3, [r7, #4]
	}

	for ( ;  btw;							/* Repeat until all data written */
 8013360:	e127      	b.n	80135b2 <f_write+0x2c6>
		wbuff += wcnt, fp->fptr += wcnt, fp->obj.objsize = (fp->fptr > fp->obj.objsize) ? fp->fptr : fp->obj.objsize, *bw += wcnt, btw -= wcnt) {
		if (fp->fptr % SS(fs) == 0) {		/* On the sector boundary? */
 8013362:	68fb      	ldr	r3, [r7, #12]
 8013364:	699b      	ldr	r3, [r3, #24]
 8013366:	f3c3 0308 	ubfx	r3, r3, #0, #9
 801336a:	2b00      	cmp	r3, #0
 801336c:	f040 80e3 	bne.w	8013536 <f_write+0x24a>
			csect = (UINT)(fp->fptr / SS(fs)) & (fs->csize - 1);	/* Sector offset in the cluster */
 8013370:	68fb      	ldr	r3, [r7, #12]
 8013372:	699b      	ldr	r3, [r3, #24]
 8013374:	0a5b      	lsrs	r3, r3, #9
 8013376:	693a      	ldr	r2, [r7, #16]
 8013378:	8952      	ldrh	r2, [r2, #10]
 801337a:	3a01      	subs	r2, #1
 801337c:	4013      	ands	r3, r2
 801337e:	61bb      	str	r3, [r7, #24]
			if (csect == 0) {				/* On the cluster boundary? */
 8013380:	69bb      	ldr	r3, [r7, #24]
 8013382:	2b00      	cmp	r3, #0
 8013384:	d143      	bne.n	801340e <f_write+0x122>
				if (fp->fptr == 0) {		/* On the top of the file? */
 8013386:	68fb      	ldr	r3, [r7, #12]
 8013388:	699b      	ldr	r3, [r3, #24]
 801338a:	2b00      	cmp	r3, #0
 801338c:	d10c      	bne.n	80133a8 <f_write+0xbc>
					clst = fp->obj.sclust;	/* Follow from the origin */
 801338e:	68fb      	ldr	r3, [r7, #12]
 8013390:	689b      	ldr	r3, [r3, #8]
 8013392:	62bb      	str	r3, [r7, #40]	@ 0x28
					if (clst == 0) {		/* If no cluster is allocated, */
 8013394:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8013396:	2b00      	cmp	r3, #0
 8013398:	d11a      	bne.n	80133d0 <f_write+0xe4>
						clst = create_chain(&fp->obj, 0);	/* create a new cluster chain */
 801339a:	68fb      	ldr	r3, [r7, #12]
 801339c:	2100      	movs	r1, #0
 801339e:	4618      	mov	r0, r3
 80133a0:	f7fe fe69 	bl	8012076 <create_chain>
 80133a4:	62b8      	str	r0, [r7, #40]	@ 0x28
 80133a6:	e013      	b.n	80133d0 <f_write+0xe4>
					}
				} else {					/* On the middle or end of the file */
#if _USE_FASTSEEK
					if (fp->cltbl) {
 80133a8:	68fb      	ldr	r3, [r7, #12]
 80133aa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80133ac:	2b00      	cmp	r3, #0
 80133ae:	d007      	beq.n	80133c0 <f_write+0xd4>
						clst = clmt_clust(fp, fp->fptr);	/* Get cluster# from the CLMT */
 80133b0:	68fb      	ldr	r3, [r7, #12]
 80133b2:	699b      	ldr	r3, [r3, #24]
 80133b4:	4619      	mov	r1, r3
 80133b6:	68f8      	ldr	r0, [r7, #12]
 80133b8:	f7fe fef5 	bl	80121a6 <clmt_clust>
 80133bc:	62b8      	str	r0, [r7, #40]	@ 0x28
 80133be:	e007      	b.n	80133d0 <f_write+0xe4>
					} else
#endif
					{
						clst = create_chain(&fp->obj, fp->clust);	/* Follow or stretch cluster chain on the FAT */
 80133c0:	68fa      	ldr	r2, [r7, #12]
 80133c2:	68fb      	ldr	r3, [r7, #12]
 80133c4:	69db      	ldr	r3, [r3, #28]
 80133c6:	4619      	mov	r1, r3
 80133c8:	4610      	mov	r0, r2
 80133ca:	f7fe fe54 	bl	8012076 <create_chain>
 80133ce:	62b8      	str	r0, [r7, #40]	@ 0x28
					}
				}
				if (clst == 0) break;		/* Could not allocate a new cluster (disk full) */
 80133d0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80133d2:	2b00      	cmp	r3, #0
 80133d4:	f000 80f2 	beq.w	80135bc <f_write+0x2d0>
				if (clst == 1) ABORT(fs, FR_INT_ERR);
 80133d8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80133da:	2b01      	cmp	r3, #1
 80133dc:	d104      	bne.n	80133e8 <f_write+0xfc>
 80133de:	68fb      	ldr	r3, [r7, #12]
 80133e0:	2202      	movs	r2, #2
 80133e2:	755a      	strb	r2, [r3, #21]
 80133e4:	2302      	movs	r3, #2
 80133e6:	e0f2      	b.n	80135ce <f_write+0x2e2>
				if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 80133e8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80133ea:	f1b3 3fff 	cmp.w	r3, #4294967295
 80133ee:	d104      	bne.n	80133fa <f_write+0x10e>
 80133f0:	68fb      	ldr	r3, [r7, #12]
 80133f2:	2201      	movs	r2, #1
 80133f4:	755a      	strb	r2, [r3, #21]
 80133f6:	2301      	movs	r3, #1
 80133f8:	e0e9      	b.n	80135ce <f_write+0x2e2>
				fp->clust = clst;			/* Update current cluster */
 80133fa:	68fb      	ldr	r3, [r7, #12]
 80133fc:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80133fe:	61da      	str	r2, [r3, #28]
				if (fp->obj.sclust == 0) fp->obj.sclust = clst;	/* Set start cluster if the first write */
 8013400:	68fb      	ldr	r3, [r7, #12]
 8013402:	689b      	ldr	r3, [r3, #8]
 8013404:	2b00      	cmp	r3, #0
 8013406:	d102      	bne.n	801340e <f_write+0x122>
 8013408:	68fb      	ldr	r3, [r7, #12]
 801340a:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 801340c:	609a      	str	r2, [r3, #8]
			}
#if _FS_TINY
			if (fs->winsect == fp->sect && sync_window(fs) != FR_OK) ABORT(fs, FR_DISK_ERR);	/* Write-back sector cache */
#else
			if (fp->flag & FA_DIRTY) {		/* Write-back sector cache */
 801340e:	68fb      	ldr	r3, [r7, #12]
 8013410:	7d1b      	ldrb	r3, [r3, #20]
 8013412:	b25b      	sxtb	r3, r3
 8013414:	2b00      	cmp	r3, #0
 8013416:	da18      	bge.n	801344a <f_write+0x15e>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 8013418:	693b      	ldr	r3, [r7, #16]
 801341a:	7858      	ldrb	r0, [r3, #1]
 801341c:	68fb      	ldr	r3, [r7, #12]
 801341e:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 8013422:	68fb      	ldr	r3, [r7, #12]
 8013424:	6a1a      	ldr	r2, [r3, #32]
 8013426:	2301      	movs	r3, #1
 8013428:	f7fe f884 	bl	8011534 <disk_write>
 801342c:	4603      	mov	r3, r0
 801342e:	2b00      	cmp	r3, #0
 8013430:	d004      	beq.n	801343c <f_write+0x150>
 8013432:	68fb      	ldr	r3, [r7, #12]
 8013434:	2201      	movs	r2, #1
 8013436:	755a      	strb	r2, [r3, #21]
 8013438:	2301      	movs	r3, #1
 801343a:	e0c8      	b.n	80135ce <f_write+0x2e2>
				fp->flag &= (BYTE)~FA_DIRTY;
 801343c:	68fb      	ldr	r3, [r7, #12]
 801343e:	7d1b      	ldrb	r3, [r3, #20]
 8013440:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8013444:	b2da      	uxtb	r2, r3
 8013446:	68fb      	ldr	r3, [r7, #12]
 8013448:	751a      	strb	r2, [r3, #20]
			}
#endif
			sect = clust2sect(fs, fp->clust);	/* Get current sector */
 801344a:	693a      	ldr	r2, [r7, #16]
 801344c:	68fb      	ldr	r3, [r7, #12]
 801344e:	69db      	ldr	r3, [r3, #28]
 8013450:	4619      	mov	r1, r3
 8013452:	4610      	mov	r0, r2
 8013454:	f7fe fbfa 	bl	8011c4c <clust2sect>
 8013458:	6178      	str	r0, [r7, #20]
			if (!sect) ABORT(fs, FR_INT_ERR);
 801345a:	697b      	ldr	r3, [r7, #20]
 801345c:	2b00      	cmp	r3, #0
 801345e:	d104      	bne.n	801346a <f_write+0x17e>
 8013460:	68fb      	ldr	r3, [r7, #12]
 8013462:	2202      	movs	r2, #2
 8013464:	755a      	strb	r2, [r3, #21]
 8013466:	2302      	movs	r3, #2
 8013468:	e0b1      	b.n	80135ce <f_write+0x2e2>
			sect += csect;
 801346a:	697a      	ldr	r2, [r7, #20]
 801346c:	69bb      	ldr	r3, [r7, #24]
 801346e:	4413      	add	r3, r2
 8013470:	617b      	str	r3, [r7, #20]
			cc = btw / SS(fs);				/* When remaining bytes >= sector size, */
 8013472:	687b      	ldr	r3, [r7, #4]
 8013474:	0a5b      	lsrs	r3, r3, #9
 8013476:	623b      	str	r3, [r7, #32]
			if (cc) {						/* Write maximum contiguous sectors directly */
 8013478:	6a3b      	ldr	r3, [r7, #32]
 801347a:	2b00      	cmp	r3, #0
 801347c:	d03c      	beq.n	80134f8 <f_write+0x20c>
				if (csect + cc > fs->csize) {	/* Clip at cluster boundary */
 801347e:	69ba      	ldr	r2, [r7, #24]
 8013480:	6a3b      	ldr	r3, [r7, #32]
 8013482:	4413      	add	r3, r2
 8013484:	693a      	ldr	r2, [r7, #16]
 8013486:	8952      	ldrh	r2, [r2, #10]
 8013488:	4293      	cmp	r3, r2
 801348a:	d905      	bls.n	8013498 <f_write+0x1ac>
					cc = fs->csize - csect;
 801348c:	693b      	ldr	r3, [r7, #16]
 801348e:	895b      	ldrh	r3, [r3, #10]
 8013490:	461a      	mov	r2, r3
 8013492:	69bb      	ldr	r3, [r7, #24]
 8013494:	1ad3      	subs	r3, r2, r3
 8013496:	623b      	str	r3, [r7, #32]
				}
				if (disk_write(fs->drv, wbuff, sect, cc) != RES_OK) ABORT(fs, FR_DISK_ERR);
 8013498:	693b      	ldr	r3, [r7, #16]
 801349a:	7858      	ldrb	r0, [r3, #1]
 801349c:	6a3b      	ldr	r3, [r7, #32]
 801349e:	697a      	ldr	r2, [r7, #20]
 80134a0:	69f9      	ldr	r1, [r7, #28]
 80134a2:	f7fe f847 	bl	8011534 <disk_write>
 80134a6:	4603      	mov	r3, r0
 80134a8:	2b00      	cmp	r3, #0
 80134aa:	d004      	beq.n	80134b6 <f_write+0x1ca>
 80134ac:	68fb      	ldr	r3, [r7, #12]
 80134ae:	2201      	movs	r2, #1
 80134b0:	755a      	strb	r2, [r3, #21]
 80134b2:	2301      	movs	r3, #1
 80134b4:	e08b      	b.n	80135ce <f_write+0x2e2>
				if (fs->winsect - sect < cc) {	/* Refill sector cache if it gets invalidated by the direct write */
					mem_cpy(fs->win, wbuff + ((fs->winsect - sect) * SS(fs)), SS(fs));
					fs->wflag = 0;
				}
#else
				if (fp->sect - sect < cc) { /* Refill sector cache if it gets invalidated by the direct write */
 80134b6:	68fb      	ldr	r3, [r7, #12]
 80134b8:	6a1a      	ldr	r2, [r3, #32]
 80134ba:	697b      	ldr	r3, [r7, #20]
 80134bc:	1ad3      	subs	r3, r2, r3
 80134be:	6a3a      	ldr	r2, [r7, #32]
 80134c0:	429a      	cmp	r2, r3
 80134c2:	d915      	bls.n	80134f0 <f_write+0x204>
					mem_cpy(fp->buf, wbuff + ((fp->sect - sect) * SS(fs)), SS(fs));
 80134c4:	68fb      	ldr	r3, [r7, #12]
 80134c6:	f103 0030 	add.w	r0, r3, #48	@ 0x30
 80134ca:	68fb      	ldr	r3, [r7, #12]
 80134cc:	6a1a      	ldr	r2, [r3, #32]
 80134ce:	697b      	ldr	r3, [r7, #20]
 80134d0:	1ad3      	subs	r3, r2, r3
 80134d2:	025b      	lsls	r3, r3, #9
 80134d4:	69fa      	ldr	r2, [r7, #28]
 80134d6:	4413      	add	r3, r2
 80134d8:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80134dc:	4619      	mov	r1, r3
 80134de:	f7fe f8ea 	bl	80116b6 <mem_cpy>
					fp->flag &= (BYTE)~FA_DIRTY;
 80134e2:	68fb      	ldr	r3, [r7, #12]
 80134e4:	7d1b      	ldrb	r3, [r3, #20]
 80134e6:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80134ea:	b2da      	uxtb	r2, r3
 80134ec:	68fb      	ldr	r3, [r7, #12]
 80134ee:	751a      	strb	r2, [r3, #20]
				}
#endif
#endif
				wcnt = SS(fs) * cc;		/* Number of bytes transferred */
 80134f0:	6a3b      	ldr	r3, [r7, #32]
 80134f2:	025b      	lsls	r3, r3, #9
 80134f4:	627b      	str	r3, [r7, #36]	@ 0x24
				continue;
 80134f6:	e03f      	b.n	8013578 <f_write+0x28c>
			if (fp->fptr >= fp->obj.objsize) {	/* Avoid silly cache filling on the growing edge */
				if (sync_window(fs) != FR_OK) ABORT(fs, FR_DISK_ERR);
				fs->winsect = sect;
			}
#else
			if (fp->sect != sect && 		/* Fill sector cache with file data */
 80134f8:	68fb      	ldr	r3, [r7, #12]
 80134fa:	6a1b      	ldr	r3, [r3, #32]
 80134fc:	697a      	ldr	r2, [r7, #20]
 80134fe:	429a      	cmp	r2, r3
 8013500:	d016      	beq.n	8013530 <f_write+0x244>
				fp->fptr < fp->obj.objsize &&
 8013502:	68fb      	ldr	r3, [r7, #12]
 8013504:	699a      	ldr	r2, [r3, #24]
 8013506:	68fb      	ldr	r3, [r7, #12]
 8013508:	68db      	ldr	r3, [r3, #12]
			if (fp->sect != sect && 		/* Fill sector cache with file data */
 801350a:	429a      	cmp	r2, r3
 801350c:	d210      	bcs.n	8013530 <f_write+0x244>
				disk_read(fs->drv, fp->buf, sect, 1) != RES_OK) {
 801350e:	693b      	ldr	r3, [r7, #16]
 8013510:	7858      	ldrb	r0, [r3, #1]
 8013512:	68fb      	ldr	r3, [r7, #12]
 8013514:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 8013518:	2301      	movs	r3, #1
 801351a:	697a      	ldr	r2, [r7, #20]
 801351c:	f7fd ffea 	bl	80114f4 <disk_read>
 8013520:	4603      	mov	r3, r0
				fp->fptr < fp->obj.objsize &&
 8013522:	2b00      	cmp	r3, #0
 8013524:	d004      	beq.n	8013530 <f_write+0x244>
					ABORT(fs, FR_DISK_ERR);
 8013526:	68fb      	ldr	r3, [r7, #12]
 8013528:	2201      	movs	r2, #1
 801352a:	755a      	strb	r2, [r3, #21]
 801352c:	2301      	movs	r3, #1
 801352e:	e04e      	b.n	80135ce <f_write+0x2e2>
			}
#endif
			fp->sect = sect;
 8013530:	68fb      	ldr	r3, [r7, #12]
 8013532:	697a      	ldr	r2, [r7, #20]
 8013534:	621a      	str	r2, [r3, #32]
		}
		wcnt = SS(fs) - (UINT)fp->fptr % SS(fs);	/* Number of bytes left in the sector */
 8013536:	68fb      	ldr	r3, [r7, #12]
 8013538:	699b      	ldr	r3, [r3, #24]
 801353a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 801353e:	f5c3 7300 	rsb	r3, r3, #512	@ 0x200
 8013542:	627b      	str	r3, [r7, #36]	@ 0x24
		if (wcnt > btw) wcnt = btw;					/* Clip it by btw if needed */
 8013544:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8013546:	687b      	ldr	r3, [r7, #4]
 8013548:	429a      	cmp	r2, r3
 801354a:	d901      	bls.n	8013550 <f_write+0x264>
 801354c:	687b      	ldr	r3, [r7, #4]
 801354e:	627b      	str	r3, [r7, #36]	@ 0x24
#if _FS_TINY
		if (move_window(fs, fp->sect) != FR_OK) ABORT(fs, FR_DISK_ERR);	/* Move sector window */
		mem_cpy(fs->win + fp->fptr % SS(fs), wbuff, wcnt);	/* Fit data to the sector */
		fs->wflag = 1;
#else
		mem_cpy(fp->buf + fp->fptr % SS(fs), wbuff, wcnt);	/* Fit data to the sector */
 8013550:	68fb      	ldr	r3, [r7, #12]
 8013552:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 8013556:	68fb      	ldr	r3, [r7, #12]
 8013558:	699b      	ldr	r3, [r3, #24]
 801355a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 801355e:	4413      	add	r3, r2
 8013560:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8013562:	69f9      	ldr	r1, [r7, #28]
 8013564:	4618      	mov	r0, r3
 8013566:	f7fe f8a6 	bl	80116b6 <mem_cpy>
		fp->flag |= FA_DIRTY;
 801356a:	68fb      	ldr	r3, [r7, #12]
 801356c:	7d1b      	ldrb	r3, [r3, #20]
 801356e:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8013572:	b2da      	uxtb	r2, r3
 8013574:	68fb      	ldr	r3, [r7, #12]
 8013576:	751a      	strb	r2, [r3, #20]
		wbuff += wcnt, fp->fptr += wcnt, fp->obj.objsize = (fp->fptr > fp->obj.objsize) ? fp->fptr : fp->obj.objsize, *bw += wcnt, btw -= wcnt) {
 8013578:	69fa      	ldr	r2, [r7, #28]
 801357a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801357c:	4413      	add	r3, r2
 801357e:	61fb      	str	r3, [r7, #28]
 8013580:	68fb      	ldr	r3, [r7, #12]
 8013582:	699a      	ldr	r2, [r3, #24]
 8013584:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8013586:	441a      	add	r2, r3
 8013588:	68fb      	ldr	r3, [r7, #12]
 801358a:	619a      	str	r2, [r3, #24]
 801358c:	68fb      	ldr	r3, [r7, #12]
 801358e:	68da      	ldr	r2, [r3, #12]
 8013590:	68fb      	ldr	r3, [r7, #12]
 8013592:	699b      	ldr	r3, [r3, #24]
 8013594:	429a      	cmp	r2, r3
 8013596:	bf38      	it	cc
 8013598:	461a      	movcc	r2, r3
 801359a:	68fb      	ldr	r3, [r7, #12]
 801359c:	60da      	str	r2, [r3, #12]
 801359e:	683b      	ldr	r3, [r7, #0]
 80135a0:	681a      	ldr	r2, [r3, #0]
 80135a2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80135a4:	441a      	add	r2, r3
 80135a6:	683b      	ldr	r3, [r7, #0]
 80135a8:	601a      	str	r2, [r3, #0]
 80135aa:	687a      	ldr	r2, [r7, #4]
 80135ac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80135ae:	1ad3      	subs	r3, r2, r3
 80135b0:	607b      	str	r3, [r7, #4]
	for ( ;  btw;							/* Repeat until all data written */
 80135b2:	687b      	ldr	r3, [r7, #4]
 80135b4:	2b00      	cmp	r3, #0
 80135b6:	f47f aed4 	bne.w	8013362 <f_write+0x76>
 80135ba:	e000      	b.n	80135be <f_write+0x2d2>
				if (clst == 0) break;		/* Could not allocate a new cluster (disk full) */
 80135bc:	bf00      	nop
#endif
	}

	fp->flag |= FA_MODIFIED;				/* Set file change flag */
 80135be:	68fb      	ldr	r3, [r7, #12]
 80135c0:	7d1b      	ldrb	r3, [r3, #20]
 80135c2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80135c6:	b2da      	uxtb	r2, r3
 80135c8:	68fb      	ldr	r3, [r7, #12]
 80135ca:	751a      	strb	r2, [r3, #20]

	LEAVE_FF(fs, FR_OK);
 80135cc:	2300      	movs	r3, #0
}
 80135ce:	4618      	mov	r0, r3
 80135d0:	3730      	adds	r7, #48	@ 0x30
 80135d2:	46bd      	mov	sp, r7
 80135d4:	bd80      	pop	{r7, pc}

080135d6 <f_sync>:
/*-----------------------------------------------------------------------*/

FRESULT f_sync (
	FIL* fp		/* Pointer to the file object */
)
{
 80135d6:	b580      	push	{r7, lr}
 80135d8:	b086      	sub	sp, #24
 80135da:	af00      	add	r7, sp, #0
 80135dc:	6078      	str	r0, [r7, #4]
#if _FS_EXFAT
	DIR dj;
	DEF_NAMBUF
#endif

	res = validate(&fp->obj, &fs);	/* Check validity of the file object */
 80135de:	687b      	ldr	r3, [r7, #4]
 80135e0:	f107 0208 	add.w	r2, r7, #8
 80135e4:	4611      	mov	r1, r2
 80135e6:	4618      	mov	r0, r3
 80135e8:	f7ff fc4a 	bl	8012e80 <validate>
 80135ec:	4603      	mov	r3, r0
 80135ee:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 80135f0:	7dfb      	ldrb	r3, [r7, #23]
 80135f2:	2b00      	cmp	r3, #0
 80135f4:	d168      	bne.n	80136c8 <f_sync+0xf2>
		if (fp->flag & FA_MODIFIED) {	/* Is there any change to the file? */
 80135f6:	687b      	ldr	r3, [r7, #4]
 80135f8:	7d1b      	ldrb	r3, [r3, #20]
 80135fa:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80135fe:	2b00      	cmp	r3, #0
 8013600:	d062      	beq.n	80136c8 <f_sync+0xf2>
#if !_FS_TINY
			if (fp->flag & FA_DIRTY) {	/* Write-back cached data if needed */
 8013602:	687b      	ldr	r3, [r7, #4]
 8013604:	7d1b      	ldrb	r3, [r3, #20]
 8013606:	b25b      	sxtb	r3, r3
 8013608:	2b00      	cmp	r3, #0
 801360a:	da15      	bge.n	8013638 <f_sync+0x62>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) LEAVE_FF(fs, FR_DISK_ERR);
 801360c:	68bb      	ldr	r3, [r7, #8]
 801360e:	7858      	ldrb	r0, [r3, #1]
 8013610:	687b      	ldr	r3, [r7, #4]
 8013612:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 8013616:	687b      	ldr	r3, [r7, #4]
 8013618:	6a1a      	ldr	r2, [r3, #32]
 801361a:	2301      	movs	r3, #1
 801361c:	f7fd ff8a 	bl	8011534 <disk_write>
 8013620:	4603      	mov	r3, r0
 8013622:	2b00      	cmp	r3, #0
 8013624:	d001      	beq.n	801362a <f_sync+0x54>
 8013626:	2301      	movs	r3, #1
 8013628:	e04f      	b.n	80136ca <f_sync+0xf4>
				fp->flag &= (BYTE)~FA_DIRTY;
 801362a:	687b      	ldr	r3, [r7, #4]
 801362c:	7d1b      	ldrb	r3, [r3, #20]
 801362e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8013632:	b2da      	uxtb	r2, r3
 8013634:	687b      	ldr	r3, [r7, #4]
 8013636:	751a      	strb	r2, [r3, #20]
			}
#endif
			/* Update the directory entry */
			tm = GET_FATTIME();				/* Modified time */
 8013638:	f7fd fda0 	bl	801117c <get_fattime>
 801363c:	6138      	str	r0, [r7, #16]
					FREE_NAMBUF();
				}
			} else
#endif
			{
				res = move_window(fs, fp->dir_sect);
 801363e:	68ba      	ldr	r2, [r7, #8]
 8013640:	687b      	ldr	r3, [r7, #4]
 8013642:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8013644:	4619      	mov	r1, r3
 8013646:	4610      	mov	r0, r2
 8013648:	f7fe fa64 	bl	8011b14 <move_window>
 801364c:	4603      	mov	r3, r0
 801364e:	75fb      	strb	r3, [r7, #23]
				if (res == FR_OK) {
 8013650:	7dfb      	ldrb	r3, [r7, #23]
 8013652:	2b00      	cmp	r3, #0
 8013654:	d138      	bne.n	80136c8 <f_sync+0xf2>
					dir = fp->dir_ptr;
 8013656:	687b      	ldr	r3, [r7, #4]
 8013658:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 801365a:	60fb      	str	r3, [r7, #12]
					dir[DIR_Attr] |= AM_ARC;						/* Set archive bit */
 801365c:	68fb      	ldr	r3, [r7, #12]
 801365e:	330b      	adds	r3, #11
 8013660:	781a      	ldrb	r2, [r3, #0]
 8013662:	68fb      	ldr	r3, [r7, #12]
 8013664:	330b      	adds	r3, #11
 8013666:	f042 0220 	orr.w	r2, r2, #32
 801366a:	b2d2      	uxtb	r2, r2
 801366c:	701a      	strb	r2, [r3, #0]
					st_clust(fp->obj.fs, dir, fp->obj.sclust);		/* Update file allocation info  */
 801366e:	687b      	ldr	r3, [r7, #4]
 8013670:	6818      	ldr	r0, [r3, #0]
 8013672:	687b      	ldr	r3, [r7, #4]
 8013674:	689b      	ldr	r3, [r3, #8]
 8013676:	461a      	mov	r2, r3
 8013678:	68f9      	ldr	r1, [r7, #12]
 801367a:	f7fe ff6e 	bl	801255a <st_clust>
					st_dword(dir + DIR_FileSize, (DWORD)fp->obj.objsize);	/* Update file size */
 801367e:	68fb      	ldr	r3, [r7, #12]
 8013680:	f103 021c 	add.w	r2, r3, #28
 8013684:	687b      	ldr	r3, [r7, #4]
 8013686:	68db      	ldr	r3, [r3, #12]
 8013688:	4619      	mov	r1, r3
 801368a:	4610      	mov	r0, r2
 801368c:	f7fd ffe7 	bl	801165e <st_dword>
					st_dword(dir + DIR_ModTime, tm);				/* Update modified time */
 8013690:	68fb      	ldr	r3, [r7, #12]
 8013692:	3316      	adds	r3, #22
 8013694:	6939      	ldr	r1, [r7, #16]
 8013696:	4618      	mov	r0, r3
 8013698:	f7fd ffe1 	bl	801165e <st_dword>
					st_word(dir + DIR_LstAccDate, 0);
 801369c:	68fb      	ldr	r3, [r7, #12]
 801369e:	3312      	adds	r3, #18
 80136a0:	2100      	movs	r1, #0
 80136a2:	4618      	mov	r0, r3
 80136a4:	f7fd ffc0 	bl	8011628 <st_word>
					fs->wflag = 1;
 80136a8:	68bb      	ldr	r3, [r7, #8]
 80136aa:	2201      	movs	r2, #1
 80136ac:	70da      	strb	r2, [r3, #3]
					res = sync_fs(fs);					/* Restore it to the directory */
 80136ae:	68bb      	ldr	r3, [r7, #8]
 80136b0:	4618      	mov	r0, r3
 80136b2:	f7fe fa5d 	bl	8011b70 <sync_fs>
 80136b6:	4603      	mov	r3, r0
 80136b8:	75fb      	strb	r3, [r7, #23]
					fp->flag &= (BYTE)~FA_MODIFIED;
 80136ba:	687b      	ldr	r3, [r7, #4]
 80136bc:	7d1b      	ldrb	r3, [r3, #20]
 80136be:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80136c2:	b2da      	uxtb	r2, r3
 80136c4:	687b      	ldr	r3, [r7, #4]
 80136c6:	751a      	strb	r2, [r3, #20]
				}
			}
		}
	}

	LEAVE_FF(fs, res);
 80136c8:	7dfb      	ldrb	r3, [r7, #23]
}
 80136ca:	4618      	mov	r0, r3
 80136cc:	3718      	adds	r7, #24
 80136ce:	46bd      	mov	sp, r7
 80136d0:	bd80      	pop	{r7, pc}

080136d2 <f_close>:
/*-----------------------------------------------------------------------*/

FRESULT f_close (
	FIL* fp		/* Pointer to the file object to be closed */
)
{
 80136d2:	b580      	push	{r7, lr}
 80136d4:	b084      	sub	sp, #16
 80136d6:	af00      	add	r7, sp, #0
 80136d8:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs;

#if !_FS_READONLY
	res = f_sync(fp);					/* Flush cached data */
 80136da:	6878      	ldr	r0, [r7, #4]
 80136dc:	f7ff ff7b 	bl	80135d6 <f_sync>
 80136e0:	4603      	mov	r3, r0
 80136e2:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK)
 80136e4:	7bfb      	ldrb	r3, [r7, #15]
 80136e6:	2b00      	cmp	r3, #0
 80136e8:	d118      	bne.n	801371c <f_close+0x4a>
#endif
	{
		res = validate(&fp->obj, &fs);	/* Lock volume */
 80136ea:	687b      	ldr	r3, [r7, #4]
 80136ec:	f107 0208 	add.w	r2, r7, #8
 80136f0:	4611      	mov	r1, r2
 80136f2:	4618      	mov	r0, r3
 80136f4:	f7ff fbc4 	bl	8012e80 <validate>
 80136f8:	4603      	mov	r3, r0
 80136fa:	73fb      	strb	r3, [r7, #15]
		if (res == FR_OK) {
 80136fc:	7bfb      	ldrb	r3, [r7, #15]
 80136fe:	2b00      	cmp	r3, #0
 8013700:	d10c      	bne.n	801371c <f_close+0x4a>
#if _FS_LOCK != 0
			res = dec_lock(fp->obj.lockid);	/* Decrement file open counter */
 8013702:	687b      	ldr	r3, [r7, #4]
 8013704:	691b      	ldr	r3, [r3, #16]
 8013706:	4618      	mov	r0, r3
 8013708:	f7fe f960 	bl	80119cc <dec_lock>
 801370c:	4603      	mov	r3, r0
 801370e:	73fb      	strb	r3, [r7, #15]
			if (res == FR_OK)
 8013710:	7bfb      	ldrb	r3, [r7, #15]
 8013712:	2b00      	cmp	r3, #0
 8013714:	d102      	bne.n	801371c <f_close+0x4a>
#endif
			{
				fp->obj.fs = 0;			/* Invalidate file object */
 8013716:	687b      	ldr	r3, [r7, #4]
 8013718:	2200      	movs	r2, #0
 801371a:	601a      	str	r2, [r3, #0]
#if _FS_REENTRANT
			unlock_fs(fs, FR_OK);		/* Unlock volume */
#endif
		}
	}
	return res;
 801371c:	7bfb      	ldrb	r3, [r7, #15]
}
 801371e:	4618      	mov	r0, r3
 8013720:	3710      	adds	r7, #16
 8013722:	46bd      	mov	sp, r7
 8013724:	bd80      	pop	{r7, pc}
	...

08013728 <FATFS_LinkDriverEx>:
  * @param  lun : only used for USB Key Disk to add multi-lun management
            else the parameter must be equal to 0
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriverEx(const Diskio_drvTypeDef *drv, char *path, uint8_t lun)
{
 8013728:	b480      	push	{r7}
 801372a:	b087      	sub	sp, #28
 801372c:	af00      	add	r7, sp, #0
 801372e:	60f8      	str	r0, [r7, #12]
 8013730:	60b9      	str	r1, [r7, #8]
 8013732:	4613      	mov	r3, r2
 8013734:	71fb      	strb	r3, [r7, #7]
  uint8_t ret = 1;
 8013736:	2301      	movs	r3, #1
 8013738:	75fb      	strb	r3, [r7, #23]
  uint8_t DiskNum = 0;
 801373a:	2300      	movs	r3, #0
 801373c:	75bb      	strb	r3, [r7, #22]

  if(disk.nbr < _VOLUMES)
 801373e:	4b1f      	ldr	r3, [pc, #124]	@ (80137bc <FATFS_LinkDriverEx+0x94>)
 8013740:	7a5b      	ldrb	r3, [r3, #9]
 8013742:	b2db      	uxtb	r3, r3
 8013744:	2b00      	cmp	r3, #0
 8013746:	d131      	bne.n	80137ac <FATFS_LinkDriverEx+0x84>
  {
    disk.is_initialized[disk.nbr] = 0;
 8013748:	4b1c      	ldr	r3, [pc, #112]	@ (80137bc <FATFS_LinkDriverEx+0x94>)
 801374a:	7a5b      	ldrb	r3, [r3, #9]
 801374c:	b2db      	uxtb	r3, r3
 801374e:	461a      	mov	r2, r3
 8013750:	4b1a      	ldr	r3, [pc, #104]	@ (80137bc <FATFS_LinkDriverEx+0x94>)
 8013752:	2100      	movs	r1, #0
 8013754:	5499      	strb	r1, [r3, r2]
    disk.drv[disk.nbr] = drv;
 8013756:	4b19      	ldr	r3, [pc, #100]	@ (80137bc <FATFS_LinkDriverEx+0x94>)
 8013758:	7a5b      	ldrb	r3, [r3, #9]
 801375a:	b2db      	uxtb	r3, r3
 801375c:	4a17      	ldr	r2, [pc, #92]	@ (80137bc <FATFS_LinkDriverEx+0x94>)
 801375e:	009b      	lsls	r3, r3, #2
 8013760:	4413      	add	r3, r2
 8013762:	68fa      	ldr	r2, [r7, #12]
 8013764:	605a      	str	r2, [r3, #4]
    disk.lun[disk.nbr] = lun;
 8013766:	4b15      	ldr	r3, [pc, #84]	@ (80137bc <FATFS_LinkDriverEx+0x94>)
 8013768:	7a5b      	ldrb	r3, [r3, #9]
 801376a:	b2db      	uxtb	r3, r3
 801376c:	461a      	mov	r2, r3
 801376e:	4b13      	ldr	r3, [pc, #76]	@ (80137bc <FATFS_LinkDriverEx+0x94>)
 8013770:	4413      	add	r3, r2
 8013772:	79fa      	ldrb	r2, [r7, #7]
 8013774:	721a      	strb	r2, [r3, #8]
    DiskNum = disk.nbr++;
 8013776:	4b11      	ldr	r3, [pc, #68]	@ (80137bc <FATFS_LinkDriverEx+0x94>)
 8013778:	7a5b      	ldrb	r3, [r3, #9]
 801377a:	b2db      	uxtb	r3, r3
 801377c:	1c5a      	adds	r2, r3, #1
 801377e:	b2d1      	uxtb	r1, r2
 8013780:	4a0e      	ldr	r2, [pc, #56]	@ (80137bc <FATFS_LinkDriverEx+0x94>)
 8013782:	7251      	strb	r1, [r2, #9]
 8013784:	75bb      	strb	r3, [r7, #22]
    path[0] = DiskNum + '0';
 8013786:	7dbb      	ldrb	r3, [r7, #22]
 8013788:	3330      	adds	r3, #48	@ 0x30
 801378a:	b2da      	uxtb	r2, r3
 801378c:	68bb      	ldr	r3, [r7, #8]
 801378e:	701a      	strb	r2, [r3, #0]
    path[1] = ':';
 8013790:	68bb      	ldr	r3, [r7, #8]
 8013792:	3301      	adds	r3, #1
 8013794:	223a      	movs	r2, #58	@ 0x3a
 8013796:	701a      	strb	r2, [r3, #0]
    path[2] = '/';
 8013798:	68bb      	ldr	r3, [r7, #8]
 801379a:	3302      	adds	r3, #2
 801379c:	222f      	movs	r2, #47	@ 0x2f
 801379e:	701a      	strb	r2, [r3, #0]
    path[3] = 0;
 80137a0:	68bb      	ldr	r3, [r7, #8]
 80137a2:	3303      	adds	r3, #3
 80137a4:	2200      	movs	r2, #0
 80137a6:	701a      	strb	r2, [r3, #0]
    ret = 0;
 80137a8:	2300      	movs	r3, #0
 80137aa:	75fb      	strb	r3, [r7, #23]
  }

  return ret;
 80137ac:	7dfb      	ldrb	r3, [r7, #23]
}
 80137ae:	4618      	mov	r0, r3
 80137b0:	371c      	adds	r7, #28
 80137b2:	46bd      	mov	sp, r7
 80137b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80137b8:	4770      	bx	lr
 80137ba:	bf00      	nop
 80137bc:	2402c96c 	.word	0x2402c96c

080137c0 <FATFS_LinkDriver>:
  * @param  drv: pointer to the disk IO Driver structure
  * @param  path: pointer to the logical drive path
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriver(const Diskio_drvTypeDef *drv, char *path)
{
 80137c0:	b580      	push	{r7, lr}
 80137c2:	b082      	sub	sp, #8
 80137c4:	af00      	add	r7, sp, #0
 80137c6:	6078      	str	r0, [r7, #4]
 80137c8:	6039      	str	r1, [r7, #0]
  return FATFS_LinkDriverEx(drv, path, 0);
 80137ca:	2200      	movs	r2, #0
 80137cc:	6839      	ldr	r1, [r7, #0]
 80137ce:	6878      	ldr	r0, [r7, #4]
 80137d0:	f7ff ffaa 	bl	8013728 <FATFS_LinkDriverEx>
 80137d4:	4603      	mov	r3, r0
}
 80137d6:	4618      	mov	r0, r3
 80137d8:	3708      	adds	r7, #8
 80137da:	46bd      	mov	sp, r7
 80137dc:	bd80      	pop	{r7, pc}
	...

080137e0 <arm_rfft_32_fast_init_f32>:
 80137e0:	b180      	cbz	r0, 8013804 <arm_rfft_32_fast_init_f32+0x24>
 80137e2:	4603      	mov	r3, r0
 80137e4:	2220      	movs	r2, #32
 80137e6:	2010      	movs	r0, #16
 80137e8:	4908      	ldr	r1, [pc, #32]	@ (801380c <arm_rfft_32_fast_init_f32+0x2c>)
 80137ea:	b430      	push	{r4, r5}
 80137ec:	2514      	movs	r5, #20
 80137ee:	4c08      	ldr	r4, [pc, #32]	@ (8013810 <arm_rfft_32_fast_init_f32+0x30>)
 80137f0:	821a      	strh	r2, [r3, #16]
 80137f2:	4a08      	ldr	r2, [pc, #32]	@ (8013814 <arm_rfft_32_fast_init_f32+0x34>)
 80137f4:	8018      	strh	r0, [r3, #0]
 80137f6:	2000      	movs	r0, #0
 80137f8:	819d      	strh	r5, [r3, #12]
 80137fa:	615a      	str	r2, [r3, #20]
 80137fc:	e9c3 1401 	strd	r1, r4, [r3, #4]
 8013800:	bc30      	pop	{r4, r5}
 8013802:	4770      	bx	lr
 8013804:	f04f 30ff 	mov.w	r0, #4294967295
 8013808:	4770      	bx	lr
 801380a:	bf00      	nop
 801380c:	0801b084 	.word	0x0801b084
 8013810:	0801674c 	.word	0x0801674c
 8013814:	08023e04 	.word	0x08023e04

08013818 <arm_rfft_64_fast_init_f32>:
 8013818:	b180      	cbz	r0, 801383c <arm_rfft_64_fast_init_f32+0x24>
 801381a:	4603      	mov	r3, r0
 801381c:	2240      	movs	r2, #64	@ 0x40
 801381e:	2020      	movs	r0, #32
 8013820:	4908      	ldr	r1, [pc, #32]	@ (8013844 <arm_rfft_64_fast_init_f32+0x2c>)
 8013822:	b430      	push	{r4, r5}
 8013824:	2530      	movs	r5, #48	@ 0x30
 8013826:	4c08      	ldr	r4, [pc, #32]	@ (8013848 <arm_rfft_64_fast_init_f32+0x30>)
 8013828:	821a      	strh	r2, [r3, #16]
 801382a:	4a08      	ldr	r2, [pc, #32]	@ (801384c <arm_rfft_64_fast_init_f32+0x34>)
 801382c:	8018      	strh	r0, [r3, #0]
 801382e:	2000      	movs	r0, #0
 8013830:	819d      	strh	r5, [r3, #12]
 8013832:	615a      	str	r2, [r3, #20]
 8013834:	e9c3 1401 	strd	r1, r4, [r3, #4]
 8013838:	bc30      	pop	{r4, r5}
 801383a:	4770      	bx	lr
 801383c:	f04f 30ff 	mov.w	r0, #4294967295
 8013840:	4770      	bx	lr
 8013842:	bf00      	nop
 8013844:	0801f904 	.word	0x0801f904
 8013848:	080188a4 	.word	0x080188a4
 801384c:	08028684 	.word	0x08028684

08013850 <arm_rfft_256_fast_init_f32>:
 8013850:	b188      	cbz	r0, 8013876 <arm_rfft_256_fast_init_f32+0x26>
 8013852:	4603      	mov	r3, r0
 8013854:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8013858:	2080      	movs	r0, #128	@ 0x80
 801385a:	4908      	ldr	r1, [pc, #32]	@ (801387c <arm_rfft_256_fast_init_f32+0x2c>)
 801385c:	b430      	push	{r4, r5}
 801385e:	25d0      	movs	r5, #208	@ 0xd0
 8013860:	4c07      	ldr	r4, [pc, #28]	@ (8013880 <arm_rfft_256_fast_init_f32+0x30>)
 8013862:	821a      	strh	r2, [r3, #16]
 8013864:	4a07      	ldr	r2, [pc, #28]	@ (8013884 <arm_rfft_256_fast_init_f32+0x34>)
 8013866:	8018      	strh	r0, [r3, #0]
 8013868:	2000      	movs	r0, #0
 801386a:	819d      	strh	r5, [r3, #12]
 801386c:	615a      	str	r2, [r3, #20]
 801386e:	e9c3 1401 	strd	r1, r4, [r3, #4]
 8013872:	bc30      	pop	{r4, r5}
 8013874:	4770      	bx	lr
 8013876:	f04f 30ff 	mov.w	r0, #4294967295
 801387a:	4770      	bx	lr
 801387c:	0801ac84 	.word	0x0801ac84
 8013880:	080165ac 	.word	0x080165ac
 8013884:	08023a04 	.word	0x08023a04

08013888 <arm_rfft_512_fast_init_f32>:
 8013888:	b198      	cbz	r0, 80138b2 <arm_rfft_512_fast_init_f32+0x2a>
 801388a:	4603      	mov	r3, r0
 801388c:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8013890:	f44f 7080 	mov.w	r0, #256	@ 0x100
 8013894:	4908      	ldr	r1, [pc, #32]	@ (80138b8 <arm_rfft_512_fast_init_f32+0x30>)
 8013896:	b430      	push	{r4, r5}
 8013898:	f44f 75dc 	mov.w	r5, #440	@ 0x1b8
 801389c:	4c07      	ldr	r4, [pc, #28]	@ (80138bc <arm_rfft_512_fast_init_f32+0x34>)
 801389e:	821a      	strh	r2, [r3, #16]
 80138a0:	4a07      	ldr	r2, [pc, #28]	@ (80138c0 <arm_rfft_512_fast_init_f32+0x38>)
 80138a2:	8018      	strh	r0, [r3, #0]
 80138a4:	2000      	movs	r0, #0
 80138a6:	819d      	strh	r5, [r3, #12]
 80138a8:	615a      	str	r2, [r3, #20]
 80138aa:	e9c3 1401 	strd	r1, r4, [r3, #4]
 80138ae:	bc30      	pop	{r4, r5}
 80138b0:	4770      	bx	lr
 80138b2:	f04f 30ff 	mov.w	r0, #4294967295
 80138b6:	4770      	bx	lr
 80138b8:	0801f104 	.word	0x0801f104
 80138bc:	08018534 	.word	0x08018534
 80138c0:	08027e84 	.word	0x08027e84

080138c4 <arm_rfft_1024_fast_init_f32>:
 80138c4:	b198      	cbz	r0, 80138ee <arm_rfft_1024_fast_init_f32+0x2a>
 80138c6:	4603      	mov	r3, r0
 80138c8:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80138cc:	f44f 7000 	mov.w	r0, #512	@ 0x200
 80138d0:	4908      	ldr	r1, [pc, #32]	@ (80138f4 <arm_rfft_1024_fast_init_f32+0x30>)
 80138d2:	b430      	push	{r4, r5}
 80138d4:	f44f 75e0 	mov.w	r5, #448	@ 0x1c0
 80138d8:	4c07      	ldr	r4, [pc, #28]	@ (80138f8 <arm_rfft_1024_fast_init_f32+0x34>)
 80138da:	821a      	strh	r2, [r3, #16]
 80138dc:	4a07      	ldr	r2, [pc, #28]	@ (80138fc <arm_rfft_1024_fast_init_f32+0x38>)
 80138de:	8018      	strh	r0, [r3, #0]
 80138e0:	2000      	movs	r0, #0
 80138e2:	819d      	strh	r5, [r3, #12]
 80138e4:	615a      	str	r2, [r3, #20]
 80138e6:	e9c3 1401 	strd	r1, r4, [r3, #4]
 80138ea:	bc30      	pop	{r4, r5}
 80138ec:	4770      	bx	lr
 80138ee:	f04f 30ff 	mov.w	r0, #4294967295
 80138f2:	4770      	bx	lr
 80138f4:	0801fa04 	.word	0x0801fa04
 80138f8:	08018904 	.word	0x08018904
 80138fc:	08020a04 	.word	0x08020a04

08013900 <arm_rfft_2048_fast_init_f32>:
 8013900:	b198      	cbz	r0, 801392a <arm_rfft_2048_fast_init_f32+0x2a>
 8013902:	4603      	mov	r3, r0
 8013904:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8013908:	f44f 6080 	mov.w	r0, #1024	@ 0x400
 801390c:	4908      	ldr	r1, [pc, #32]	@ (8013930 <arm_rfft_2048_fast_init_f32+0x30>)
 801390e:	b430      	push	{r4, r5}
 8013910:	f44f 65e1 	mov.w	r5, #1800	@ 0x708
 8013914:	4c07      	ldr	r4, [pc, #28]	@ (8013934 <arm_rfft_2048_fast_init_f32+0x34>)
 8013916:	821a      	strh	r2, [r3, #16]
 8013918:	4a07      	ldr	r2, [pc, #28]	@ (8013938 <arm_rfft_2048_fast_init_f32+0x38>)
 801391a:	8018      	strh	r0, [r3, #0]
 801391c:	2000      	movs	r0, #0
 801391e:	819d      	strh	r5, [r3, #12]
 8013920:	615a      	str	r2, [r3, #20]
 8013922:	e9c3 1401 	strd	r1, r4, [r3, #4]
 8013926:	bc30      	pop	{r4, r5}
 8013928:	4770      	bx	lr
 801392a:	f04f 30ff 	mov.w	r0, #4294967295
 801392e:	4770      	bx	lr
 8013930:	08018c84 	.word	0x08018c84
 8013934:	0801579c 	.word	0x0801579c
 8013938:	08021a04 	.word	0x08021a04

0801393c <arm_rfft_4096_fast_init_f32>:
 801393c:	b198      	cbz	r0, 8013966 <arm_rfft_4096_fast_init_f32+0x2a>
 801393e:	4603      	mov	r3, r0
 8013940:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8013944:	f44f 6000 	mov.w	r0, #2048	@ 0x800
 8013948:	4908      	ldr	r1, [pc, #32]	@ (801396c <arm_rfft_4096_fast_init_f32+0x30>)
 801394a:	b430      	push	{r4, r5}
 801394c:	f44f 656e 	mov.w	r5, #3808	@ 0xee0
 8013950:	4c07      	ldr	r4, [pc, #28]	@ (8013970 <arm_rfft_4096_fast_init_f32+0x34>)
 8013952:	821a      	strh	r2, [r3, #16]
 8013954:	4a07      	ldr	r2, [pc, #28]	@ (8013974 <arm_rfft_4096_fast_init_f32+0x38>)
 8013956:	8018      	strh	r0, [r3, #0]
 8013958:	2000      	movs	r0, #0
 801395a:	819d      	strh	r5, [r3, #12]
 801395c:	615a      	str	r2, [r3, #20]
 801395e:	e9c3 1401 	strd	r1, r4, [r3, #4]
 8013962:	bc30      	pop	{r4, r5}
 8013964:	4770      	bx	lr
 8013966:	f04f 30ff 	mov.w	r0, #4294967295
 801396a:	4770      	bx	lr
 801396c:	0801b104 	.word	0x0801b104
 8013970:	08016774 	.word	0x08016774
 8013974:	08023e84 	.word	0x08023e84

08013978 <arm_rfft_fast_init_f32>:
 8013978:	f5b1 7f00 	cmp.w	r1, #512	@ 0x200
 801397c:	d01f      	beq.n	80139be <arm_rfft_fast_init_f32+0x46>
 801397e:	d90b      	bls.n	8013998 <arm_rfft_fast_init_f32+0x20>
 8013980:	f5b1 6f00 	cmp.w	r1, #2048	@ 0x800
 8013984:	d019      	beq.n	80139ba <arm_rfft_fast_init_f32+0x42>
 8013986:	f5b1 5f80 	cmp.w	r1, #4096	@ 0x1000
 801398a:	d012      	beq.n	80139b2 <arm_rfft_fast_init_f32+0x3a>
 801398c:	f5b1 6f80 	cmp.w	r1, #1024	@ 0x400
 8013990:	d00d      	beq.n	80139ae <arm_rfft_fast_init_f32+0x36>
 8013992:	f04f 30ff 	mov.w	r0, #4294967295
 8013996:	4770      	bx	lr
 8013998:	2940      	cmp	r1, #64	@ 0x40
 801399a:	d00c      	beq.n	80139b6 <arm_rfft_fast_init_f32+0x3e>
 801399c:	f5b1 7f80 	cmp.w	r1, #256	@ 0x100
 80139a0:	d003      	beq.n	80139aa <arm_rfft_fast_init_f32+0x32>
 80139a2:	2920      	cmp	r1, #32
 80139a4:	d1f5      	bne.n	8013992 <arm_rfft_fast_init_f32+0x1a>
 80139a6:	4b07      	ldr	r3, [pc, #28]	@ (80139c4 <arm_rfft_fast_init_f32+0x4c>)
 80139a8:	4718      	bx	r3
 80139aa:	4b07      	ldr	r3, [pc, #28]	@ (80139c8 <arm_rfft_fast_init_f32+0x50>)
 80139ac:	4718      	bx	r3
 80139ae:	4b07      	ldr	r3, [pc, #28]	@ (80139cc <arm_rfft_fast_init_f32+0x54>)
 80139b0:	4718      	bx	r3
 80139b2:	4b07      	ldr	r3, [pc, #28]	@ (80139d0 <arm_rfft_fast_init_f32+0x58>)
 80139b4:	4718      	bx	r3
 80139b6:	4b07      	ldr	r3, [pc, #28]	@ (80139d4 <arm_rfft_fast_init_f32+0x5c>)
 80139b8:	e7f6      	b.n	80139a8 <arm_rfft_fast_init_f32+0x30>
 80139ba:	4b07      	ldr	r3, [pc, #28]	@ (80139d8 <arm_rfft_fast_init_f32+0x60>)
 80139bc:	e7f4      	b.n	80139a8 <arm_rfft_fast_init_f32+0x30>
 80139be:	4b07      	ldr	r3, [pc, #28]	@ (80139dc <arm_rfft_fast_init_f32+0x64>)
 80139c0:	e7f2      	b.n	80139a8 <arm_rfft_fast_init_f32+0x30>
 80139c2:	bf00      	nop
 80139c4:	080137e1 	.word	0x080137e1
 80139c8:	08013851 	.word	0x08013851
 80139cc:	080138c5 	.word	0x080138c5
 80139d0:	0801393d 	.word	0x0801393d
 80139d4:	08013819 	.word	0x08013819
 80139d8:	08013901 	.word	0x08013901
 80139dc:	08013889 	.word	0x08013889

080139e0 <stage_rfft_f32>:
 80139e0:	b470      	push	{r4, r5, r6}
 80139e2:	edd1 7a00 	vldr	s15, [r1]
 80139e6:	eeb6 6a00 	vmov.f32	s12, #96	@ 0x3f000000  0.5
 80139ea:	ed91 7a01 	vldr	s14, [r1, #4]
 80139ee:	f101 0510 	add.w	r5, r1, #16
 80139f2:	ee77 7aa7 	vadd.f32	s15, s15, s15
 80139f6:	8806      	ldrh	r6, [r0, #0]
 80139f8:	ee37 7a07 	vadd.f32	s14, s14, s14
 80139fc:	6943      	ldr	r3, [r0, #20]
 80139fe:	1e70      	subs	r0, r6, #1
 8013a00:	eeb0 4a46 	vmov.f32	s8, s12
 8013a04:	f102 0410 	add.w	r4, r2, #16
 8013a08:	3310      	adds	r3, #16
 8013a0a:	ee77 6a87 	vadd.f32	s13, s15, s14
 8013a0e:	eb01 01c0 	add.w	r1, r1, r0, lsl #3
 8013a12:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8013a16:	3908      	subs	r1, #8
 8013a18:	ee26 7a86 	vmul.f32	s14, s13, s12
 8013a1c:	ee67 7a86 	vmul.f32	s15, s15, s12
 8013a20:	ed82 7a00 	vstr	s14, [r2]
 8013a24:	edc2 7a01 	vstr	s15, [r2, #4]
 8013a28:	ed15 6a02 	vldr	s12, [r5, #-8]
 8013a2c:	3801      	subs	r0, #1
 8013a2e:	ed91 7a02 	vldr	s14, [r1, #8]
 8013a32:	f105 0508 	add.w	r5, r5, #8
 8013a36:	ed53 6a02 	vldr	s13, [r3, #-8]
 8013a3a:	f1a1 0108 	sub.w	r1, r1, #8
 8013a3e:	ee77 5a46 	vsub.f32	s11, s14, s12
 8013a42:	edd1 4a05 	vldr	s9, [r1, #20]
 8013a46:	ed55 7a03 	vldr	s15, [r5, #-12]
 8013a4a:	ee37 7a06 	vadd.f32	s14, s14, s12
 8013a4e:	ed13 6a01 	vldr	s12, [r3, #-4]
 8013a52:	f104 0408 	add.w	r4, r4, #8
 8013a56:	ee66 3aa5 	vmul.f32	s7, s13, s11
 8013a5a:	f103 0308 	add.w	r3, r3, #8
 8013a5e:	ee34 5aa7 	vadd.f32	s10, s9, s15
 8013a62:	ee66 5a25 	vmul.f32	s11, s12, s11
 8013a66:	ee77 7ae4 	vsub.f32	s15, s15, s9
 8013a6a:	ee37 7a23 	vadd.f32	s14, s14, s7
 8013a6e:	ee66 6a85 	vmul.f32	s13, s13, s10
 8013a72:	ee26 6a05 	vmul.f32	s12, s12, s10
 8013a76:	ee77 7aa5 	vadd.f32	s15, s15, s11
 8013a7a:	ee37 7a06 	vadd.f32	s14, s14, s12
 8013a7e:	ee77 7ae6 	vsub.f32	s15, s15, s13
 8013a82:	ee27 7a04 	vmul.f32	s14, s14, s8
 8013a86:	ee67 7a84 	vmul.f32	s15, s15, s8
 8013a8a:	ed04 7a04 	vstr	s14, [r4, #-16]
 8013a8e:	ed44 7a03 	vstr	s15, [r4, #-12]
 8013a92:	d1c9      	bne.n	8013a28 <stage_rfft_f32+0x48>
 8013a94:	bc70      	pop	{r4, r5, r6}
 8013a96:	4770      	bx	lr

08013a98 <merge_rfft_f32>:
 8013a98:	b410      	push	{r4}
 8013a9a:	edd1 7a00 	vldr	s15, [r1]
 8013a9e:	eeb6 4a00 	vmov.f32	s8, #96	@ 0x3f000000  0.5
 8013aa2:	edd1 6a01 	vldr	s13, [r1, #4]
 8013aa6:	8804      	ldrh	r4, [r0, #0]
 8013aa8:	ee37 7aa6 	vadd.f32	s14, s15, s13
 8013aac:	6940      	ldr	r0, [r0, #20]
 8013aae:	ee77 7ae6 	vsub.f32	s15, s15, s13
 8013ab2:	3c01      	subs	r4, #1
 8013ab4:	ee27 7a04 	vmul.f32	s14, s14, s8
 8013ab8:	ee67 7a84 	vmul.f32	s15, s15, s8
 8013abc:	ed82 7a00 	vstr	s14, [r2]
 8013ac0:	edc2 7a01 	vstr	s15, [r2, #4]
 8013ac4:	b3dc      	cbz	r4, 8013b3e <merge_rfft_f32+0xa6>
 8013ac6:	00e3      	lsls	r3, r4, #3
 8013ac8:	3010      	adds	r0, #16
 8013aca:	3210      	adds	r2, #16
 8013acc:	3b08      	subs	r3, #8
 8013ace:	440b      	add	r3, r1
 8013ad0:	3110      	adds	r1, #16
 8013ad2:	ed11 6a02 	vldr	s12, [r1, #-8]
 8013ad6:	3c01      	subs	r4, #1
 8013ad8:	ed93 7a02 	vldr	s14, [r3, #8]
 8013adc:	f101 0108 	add.w	r1, r1, #8
 8013ae0:	ed50 6a02 	vldr	s13, [r0, #-8]
 8013ae4:	f1a3 0308 	sub.w	r3, r3, #8
 8013ae8:	ee76 5a47 	vsub.f32	s11, s12, s14
 8013aec:	edd3 4a05 	vldr	s9, [r3, #20]
 8013af0:	ed51 7a03 	vldr	s15, [r1, #-12]
 8013af4:	ee37 7a06 	vadd.f32	s14, s14, s12
 8013af8:	ed10 6a01 	vldr	s12, [r0, #-4]
 8013afc:	f102 0208 	add.w	r2, r2, #8
 8013b00:	ee66 3aa5 	vmul.f32	s7, s13, s11
 8013b04:	f100 0008 	add.w	r0, r0, #8
 8013b08:	ee34 5aa7 	vadd.f32	s10, s9, s15
 8013b0c:	ee66 5a25 	vmul.f32	s11, s12, s11
 8013b10:	ee77 7ae4 	vsub.f32	s15, s15, s9
 8013b14:	ee37 7a63 	vsub.f32	s14, s14, s7
 8013b18:	ee66 6a85 	vmul.f32	s13, s13, s10
 8013b1c:	ee26 6a05 	vmul.f32	s12, s12, s10
 8013b20:	ee77 7aa5 	vadd.f32	s15, s15, s11
 8013b24:	ee37 7a46 	vsub.f32	s14, s14, s12
 8013b28:	ee77 7ae6 	vsub.f32	s15, s15, s13
 8013b2c:	ee27 7a04 	vmul.f32	s14, s14, s8
 8013b30:	ee67 7a84 	vmul.f32	s15, s15, s8
 8013b34:	ed02 7a04 	vstr	s14, [r2, #-16]
 8013b38:	ed42 7a03 	vstr	s15, [r2, #-12]
 8013b3c:	d1c9      	bne.n	8013ad2 <merge_rfft_f32+0x3a>
 8013b3e:	f85d 4b04 	ldr.w	r4, [sp], #4
 8013b42:	4770      	bx	lr

08013b44 <arm_rfft_fast_f32>:
 8013b44:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8013b48:	8a05      	ldrh	r5, [r0, #16]
 8013b4a:	4604      	mov	r4, r0
 8013b4c:	4617      	mov	r7, r2
 8013b4e:	461e      	mov	r6, r3
 8013b50:	086d      	lsrs	r5, r5, #1
 8013b52:	8005      	strh	r5, [r0, #0]
 8013b54:	b14b      	cbz	r3, 8013b6a <arm_rfft_fast_f32+0x26>
 8013b56:	f7ff ff9f 	bl	8013a98 <merge_rfft_f32>
 8013b5a:	4632      	mov	r2, r6
 8013b5c:	4639      	mov	r1, r7
 8013b5e:	4620      	mov	r0, r4
 8013b60:	2301      	movs	r3, #1
 8013b62:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8013b66:	f000 bb35 	b.w	80141d4 <arm_cfft_f32>
 8013b6a:	4688      	mov	r8, r1
 8013b6c:	461a      	mov	r2, r3
 8013b6e:	2301      	movs	r3, #1
 8013b70:	f000 fb30 	bl	80141d4 <arm_cfft_f32>
 8013b74:	463a      	mov	r2, r7
 8013b76:	4641      	mov	r1, r8
 8013b78:	4620      	mov	r0, r4
 8013b7a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8013b7e:	f7ff bf2f 	b.w	80139e0 <stage_rfft_f32>
 8013b82:	bf00      	nop

08013b84 <arm_cfft_radix8by2_f32>:
 8013b84:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8013b88:	4607      	mov	r7, r0
 8013b8a:	4608      	mov	r0, r1
 8013b8c:	ed2d 8b06 	vpush	{d8-d10}
 8013b90:	f8b7 c000 	ldrh.w	ip, [r7]
 8013b94:	687a      	ldr	r2, [r7, #4]
 8013b96:	ea4f 015c 	mov.w	r1, ip, lsr #1
 8013b9a:	eb00 088c 	add.w	r8, r0, ip, lsl #2
 8013b9e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8013ba2:	f000 80ac 	beq.w	8013cfe <arm_cfft_radix8by2_f32+0x17a>
 8013ba6:	008c      	lsls	r4, r1, #2
 8013ba8:	f100 0310 	add.w	r3, r0, #16
 8013bac:	3210      	adds	r2, #16
 8013bae:	f108 0610 	add.w	r6, r8, #16
 8013bb2:	3410      	adds	r4, #16
 8013bb4:	eb03 1c0c 	add.w	ip, r3, ip, lsl #4
 8013bb8:	1905      	adds	r5, r0, r4
 8013bba:	4444      	add	r4, r8
 8013bbc:	ed16 7a04 	vldr	s14, [r6, #-16]
 8013bc0:	3310      	adds	r3, #16
 8013bc2:	ed53 4a08 	vldr	s9, [r3, #-32]	@ 0xffffffe0
 8013bc6:	3510      	adds	r5, #16
 8013bc8:	ed56 0a03 	vldr	s1, [r6, #-12]
 8013bcc:	3210      	adds	r2, #16
 8013bce:	ee74 9a87 	vadd.f32	s19, s9, s14
 8013bd2:	ed56 7a02 	vldr	s15, [r6, #-8]
 8013bd6:	ed56 2a01 	vldr	s5, [r6, #-4]
 8013bda:	ee74 4ac7 	vsub.f32	s9, s9, s14
 8013bde:	ed54 5a04 	vldr	s11, [r4, #-16]
 8013be2:	3610      	adds	r6, #16
 8013be4:	ed14 5a03 	vldr	s10, [r4, #-12]
 8013be8:	3410      	adds	r4, #16
 8013bea:	ed14 3a06 	vldr	s6, [r4, #-24]	@ 0xffffffe8
 8013bee:	ed13 2a05 	vldr	s4, [r3, #-20]	@ 0xffffffec
 8013bf2:	ed55 6a08 	vldr	s13, [r5, #-32]	@ 0xffffffe0
 8013bf6:	ed55 3a06 	vldr	s7, [r5, #-24]	@ 0xffffffe8
 8013bfa:	ed15 4a05 	vldr	s8, [r5, #-20]	@ 0xffffffec
 8013bfe:	ee36 9aa5 	vadd.f32	s18, s13, s11
 8013c02:	ed14 6a05 	vldr	s12, [r4, #-20]	@ 0xffffffec
 8013c06:	ee33 8a83 	vadd.f32	s16, s7, s6
 8013c0a:	ed13 7a07 	vldr	s14, [r3, #-28]	@ 0xffffffe4
 8013c0e:	ee75 5ae6 	vsub.f32	s11, s11, s13
 8013c12:	ed53 1a06 	vldr	s3, [r3, #-24]	@ 0xffffffe8
 8013c16:	ee34 0a06 	vadd.f32	s0, s8, s12
 8013c1a:	ed15 1a07 	vldr	s2, [r5, #-28]	@ 0xffffffe4
 8013c1e:	ee77 aa20 	vadd.f32	s21, s14, s1
 8013c22:	ed43 9a08 	vstr	s19, [r3, #-32]	@ 0xffffffe0
 8013c26:	ee31 aaa7 	vadd.f32	s20, s3, s15
 8013c2a:	ee72 9a22 	vadd.f32	s19, s4, s5
 8013c2e:	ee71 8a05 	vadd.f32	s17, s2, s10
 8013c32:	ed43 aa07 	vstr	s21, [r3, #-28]	@ 0xffffffe4
 8013c36:	ee37 7a60 	vsub.f32	s14, s14, s1
 8013c3a:	ed03 aa06 	vstr	s20, [r3, #-24]	@ 0xffffffe8
 8013c3e:	ee35 5a41 	vsub.f32	s10, s10, s2
 8013c42:	ed43 9a05 	vstr	s19, [r3, #-20]	@ 0xffffffec
 8013c46:	ee36 6a44 	vsub.f32	s12, s12, s8
 8013c4a:	ed05 9a08 	vstr	s18, [r5, #-32]	@ 0xffffffe0
 8013c4e:	ed45 8a07 	vstr	s17, [r5, #-28]	@ 0xffffffe4
 8013c52:	ee71 1ae7 	vsub.f32	s3, s3, s15
 8013c56:	ed05 8a06 	vstr	s16, [r5, #-24]	@ 0xffffffe8
 8013c5a:	ee72 7a62 	vsub.f32	s15, s4, s5
 8013c5e:	ed05 0a05 	vstr	s0, [r5, #-20]	@ 0xffffffec
 8013c62:	ee73 2a63 	vsub.f32	s5, s6, s7
 8013c66:	ed12 4a08 	vldr	s8, [r2, #-32]	@ 0xffffffe0
 8013c6a:	4563      	cmp	r3, ip
 8013c6c:	ed52 6a07 	vldr	s13, [r2, #-28]	@ 0xffffffe4
 8013c70:	ee24 3a84 	vmul.f32	s6, s9, s8
 8013c74:	ee27 2a26 	vmul.f32	s4, s14, s13
 8013c78:	ee64 4aa6 	vmul.f32	s9, s9, s13
 8013c7c:	ee65 3aa6 	vmul.f32	s7, s11, s13
 8013c80:	ee27 7a04 	vmul.f32	s14, s14, s8
 8013c84:	ee65 5a84 	vmul.f32	s11, s11, s8
 8013c88:	ee65 6a26 	vmul.f32	s13, s10, s13
 8013c8c:	ee25 5a04 	vmul.f32	s10, s10, s8
 8013c90:	ee37 7a64 	vsub.f32	s14, s14, s9
 8013c94:	ee76 6aa5 	vadd.f32	s13, s13, s11
 8013c98:	ee33 4a02 	vadd.f32	s8, s6, s4
 8013c9c:	ee33 5ac5 	vsub.f32	s10, s7, s10
 8013ca0:	ed06 7a07 	vstr	s14, [r6, #-28]	@ 0xffffffe4
 8013ca4:	ed06 4a08 	vstr	s8, [r6, #-32]	@ 0xffffffe0
 8013ca8:	ed04 5a08 	vstr	s10, [r4, #-32]	@ 0xffffffe0
 8013cac:	ed44 6a07 	vstr	s13, [r4, #-28]	@ 0xffffffe4
 8013cb0:	ed52 6a06 	vldr	s13, [r2, #-24]	@ 0xffffffe8
 8013cb4:	ed12 7a05 	vldr	s14, [r2, #-20]	@ 0xffffffec
 8013cb8:	ee61 4aa6 	vmul.f32	s9, s3, s13
 8013cbc:	ee27 4a87 	vmul.f32	s8, s15, s14
 8013cc0:	ee61 5a87 	vmul.f32	s11, s3, s14
 8013cc4:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8013cc8:	ee22 5a87 	vmul.f32	s10, s5, s14
 8013ccc:	ee26 7a07 	vmul.f32	s14, s12, s14
 8013cd0:	ee26 6a26 	vmul.f32	s12, s12, s13
 8013cd4:	ee62 6aa6 	vmul.f32	s13, s5, s13
 8013cd8:	ee74 4a84 	vadd.f32	s9, s9, s8
 8013cdc:	ee77 7ae5 	vsub.f32	s15, s15, s11
 8013ce0:	ee35 6a46 	vsub.f32	s12, s10, s12
 8013ce4:	ee37 7a26 	vadd.f32	s14, s14, s13
 8013ce8:	ed46 4a06 	vstr	s9, [r6, #-24]	@ 0xffffffe8
 8013cec:	ed46 7a05 	vstr	s15, [r6, #-20]	@ 0xffffffec
 8013cf0:	ed04 6a06 	vstr	s12, [r4, #-24]	@ 0xffffffe8
 8013cf4:	ed04 7a05 	vstr	s14, [r4, #-20]	@ 0xffffffec
 8013cf8:	f47f af60 	bne.w	8013bbc <arm_cfft_radix8by2_f32+0x38>
 8013cfc:	687a      	ldr	r2, [r7, #4]
 8013cfe:	b28c      	uxth	r4, r1
 8013d00:	2302      	movs	r3, #2
 8013d02:	4621      	mov	r1, r4
 8013d04:	f000 fc28 	bl	8014558 <arm_radix8_butterfly_f32>
 8013d08:	4621      	mov	r1, r4
 8013d0a:	687a      	ldr	r2, [r7, #4]
 8013d0c:	4640      	mov	r0, r8
 8013d0e:	2302      	movs	r3, #2
 8013d10:	ecbd 8b06 	vpop	{d8-d10}
 8013d14:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8013d18:	f000 bc1e 	b.w	8014558 <arm_radix8_butterfly_f32>

08013d1c <arm_cfft_radix8by4_f32>:
 8013d1c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8013d20:	ed2d 8b04 	vpush	{d8-d9}
 8013d24:	8804      	ldrh	r4, [r0, #0]
 8013d26:	b08d      	sub	sp, #52	@ 0x34
 8013d28:	6842      	ldr	r2, [r0, #4]
 8013d2a:	460d      	mov	r5, r1
 8013d2c:	0864      	lsrs	r4, r4, #1
 8013d2e:	edd1 7a00 	vldr	s15, [r1]
 8013d32:	edd1 5a01 	vldr	s11, [r1, #4]
 8013d36:	00a3      	lsls	r3, r4, #2
 8013d38:	18ce      	adds	r6, r1, r3
 8013d3a:	18f7      	adds	r7, r6, r3
 8013d3c:	ed96 7a00 	vldr	s14, [r6]
 8013d40:	ed96 4a01 	vldr	s8, [r6, #4]
 8013d44:	ed97 6a00 	vldr	s12, [r7]
 8013d48:	edd7 4a01 	vldr	s9, [r7, #4]
 8013d4c:	ee77 6a86 	vadd.f32	s13, s15, s12
 8013d50:	ee77 7ac6 	vsub.f32	s15, s15, s12
 8013d54:	ee35 6aa4 	vadd.f32	s12, s11, s9
 8013d58:	ee77 2a26 	vadd.f32	s5, s14, s13
 8013d5c:	ee75 5ae4 	vsub.f32	s11, s11, s9
 8013d60:	ee74 3a27 	vadd.f32	s7, s8, s15
 8013d64:	ee76 4a44 	vsub.f32	s9, s12, s8
 8013d68:	ee76 6ac7 	vsub.f32	s13, s13, s14
 8013d6c:	ee77 7ac4 	vsub.f32	s15, s15, s8
 8013d70:	ee35 4ac7 	vsub.f32	s8, s11, s14
 8013d74:	ee37 7a25 	vadd.f32	s14, s14, s11
 8013d78:	e9cd 010a 	strd	r0, r1, [sp, #40]	@ 0x28
 8013d7c:	0860      	lsrs	r0, r4, #1
 8013d7e:	f102 0408 	add.w	r4, r2, #8
 8013d82:	9405      	str	r4, [sp, #20]
 8013d84:	f102 0410 	add.w	r4, r2, #16
 8013d88:	9009      	str	r0, [sp, #36]	@ 0x24
 8013d8a:	f1a0 0902 	sub.w	r9, r0, #2
 8013d8e:	9403      	str	r4, [sp, #12]
 8013d90:	18fc      	adds	r4, r7, r3
 8013d92:	f102 0018 	add.w	r0, r2, #24
 8013d96:	ed94 5a00 	vldr	s10, [r4]
 8013d9a:	ed94 3a01 	vldr	s6, [r4, #4]
 8013d9e:	ee72 2a85 	vadd.f32	s5, s5, s10
 8013da2:	9004      	str	r0, [sp, #16]
 8013da4:	ee73 3ac3 	vsub.f32	s7, s7, s6
 8013da8:	4620      	mov	r0, r4
 8013daa:	ee76 6ac5 	vsub.f32	s13, s13, s10
 8013dae:	9408      	str	r4, [sp, #32]
 8013db0:	ee12 ca90 	vmov	ip, s5
 8013db4:	ee74 5ac3 	vsub.f32	s11, s9, s6
 8013db8:	ee77 7a83 	vadd.f32	s15, s15, s6
 8013dbc:	f845 cb08 	str.w	ip, [r5], #8
 8013dc0:	ee13 ca90 	vmov	ip, s7
 8013dc4:	ed96 2a01 	vldr	s4, [r6, #4]
 8013dc8:	ee74 4a05 	vadd.f32	s9, s8, s10
 8013dcc:	edd4 2a01 	vldr	s5, [r4, #4]
 8013dd0:	ee37 7a45 	vsub.f32	s14, s14, s10
 8013dd4:	ee36 6a02 	vadd.f32	s12, s12, s4
 8013dd8:	9500      	str	r5, [sp, #0]
 8013dda:	460d      	mov	r5, r1
 8013ddc:	ee36 6a22 	vadd.f32	s12, s12, s5
 8013de0:	ed81 6a01 	vstr	s12, [r1, #4]
 8013de4:	4631      	mov	r1, r6
 8013de6:	f841 cb08 	str.w	ip, [r1], #8
 8013dea:	ee16 ca90 	vmov	ip, s13
 8013dee:	9106      	str	r1, [sp, #24]
 8013df0:	4639      	mov	r1, r7
 8013df2:	edc6 4a01 	vstr	s9, [r6, #4]
 8013df6:	f841 cb08 	str.w	ip, [r1], #8
 8013dfa:	9102      	str	r1, [sp, #8]
 8013dfc:	ee17 1a90 	vmov	r1, s15
 8013e00:	edc7 5a01 	vstr	s11, [r7, #4]
 8013e04:	f840 1b08 	str.w	r1, [r0], #8
 8013e08:	ea5f 0159 	movs.w	r1, r9, lsr #1
 8013e0c:	9001      	str	r0, [sp, #4]
 8013e0e:	ed84 7a01 	vstr	s14, [r4, #4]
 8013e12:	9107      	str	r1, [sp, #28]
 8013e14:	f000 8135 	beq.w	8014082 <arm_cfft_radix8by4_f32+0x366>
 8013e18:	3b0c      	subs	r3, #12
 8013e1a:	f102 0920 	add.w	r9, r2, #32
 8013e1e:	f102 0830 	add.w	r8, r2, #48	@ 0x30
 8013e22:	4622      	mov	r2, r4
 8013e24:	468b      	mov	fp, r1
 8013e26:	f105 0e10 	add.w	lr, r5, #16
 8013e2a:	4423      	add	r3, r4
 8013e2c:	f1a6 0c0c 	sub.w	ip, r6, #12
 8013e30:	f8dd a00c 	ldr.w	sl, [sp, #12]
 8013e34:	f106 0010 	add.w	r0, r6, #16
 8013e38:	f1a7 010c 	sub.w	r1, r7, #12
 8013e3c:	f107 0510 	add.w	r5, r7, #16
 8013e40:	3c0c      	subs	r4, #12
 8013e42:	3210      	adds	r2, #16
 8013e44:	ed15 7a02 	vldr	s14, [r5, #-8]
 8013e48:	f1bb 0b01 	subs.w	fp, fp, #1
 8013e4c:	ed5e 7a02 	vldr	s15, [lr, #-8]
 8013e50:	f1ac 0c08 	sub.w	ip, ip, #8
 8013e54:	ed50 6a02 	vldr	s13, [r0, #-8]
 8013e58:	f10e 0e08 	add.w	lr, lr, #8
 8013e5c:	ee77 1a87 	vadd.f32	s3, s15, s14
 8013e60:	ed52 4a02 	vldr	s9, [r2, #-8]
 8013e64:	ed55 5a01 	vldr	s11, [r5, #-4]
 8013e68:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8013e6c:	ed1e 7a03 	vldr	s14, [lr, #-12]
 8013e70:	f10a 0a08 	add.w	sl, sl, #8
 8013e74:	ee36 6aa1 	vadd.f32	s12, s13, s3
 8013e78:	ed10 3a01 	vldr	s6, [r0, #-4]
 8013e7c:	ee37 4a25 	vadd.f32	s8, s14, s11
 8013e80:	ed52 3a01 	vldr	s7, [r2, #-4]
 8013e84:	ee37 7a65 	vsub.f32	s14, s14, s11
 8013e88:	f100 0008 	add.w	r0, r0, #8
 8013e8c:	ee36 6a24 	vadd.f32	s12, s12, s9
 8013e90:	f1a1 0108 	sub.w	r1, r1, #8
 8013e94:	ee73 2a27 	vadd.f32	s5, s6, s15
 8013e98:	f109 0910 	add.w	r9, r9, #16
 8013e9c:	ee77 7ac3 	vsub.f32	s15, s15, s6
 8013ea0:	f105 0508 	add.w	r5, r5, #8
 8013ea4:	ed0e 6a04 	vstr	s12, [lr, #-16]
 8013ea8:	ee37 5a66 	vsub.f32	s10, s14, s13
 8013eac:	ed50 5a03 	vldr	s11, [r0, #-12]
 8013eb0:	ee71 1ae6 	vsub.f32	s3, s3, s13
 8013eb4:	ed12 6a01 	vldr	s12, [r2, #-4]
 8013eb8:	ee36 7a87 	vadd.f32	s14, s13, s14
 8013ebc:	ee74 5a25 	vadd.f32	s11, s8, s11
 8013ec0:	f1a4 0408 	sub.w	r4, r4, #8
 8013ec4:	ee34 4a43 	vsub.f32	s8, s8, s6
 8013ec8:	f108 0818 	add.w	r8, r8, #24
 8013ecc:	ee32 0ae3 	vsub.f32	s0, s5, s7
 8013ed0:	f102 0208 	add.w	r2, r2, #8
 8013ed4:	ee75 5a86 	vadd.f32	s11, s11, s12
 8013ed8:	f1a3 0308 	sub.w	r3, r3, #8
 8013edc:	ee34 6a63 	vsub.f32	s12, s8, s7
 8013ee0:	ee77 3aa3 	vadd.f32	s7, s15, s7
 8013ee4:	ed4e 5a03 	vstr	s11, [lr, #-12]
 8013ee8:	ee35 5a24 	vadd.f32	s10, s10, s9
 8013eec:	ed94 4a04 	vldr	s8, [r4, #16]
 8013ef0:	ee71 1ae4 	vsub.f32	s3, s3, s9
 8013ef4:	ed9c 3a04 	vldr	s6, [ip, #16]
 8013ef8:	ee37 7a64 	vsub.f32	s14, s14, s9
 8013efc:	edd1 7a04 	vldr	s15, [r1, #16]
 8013f00:	ee73 6a04 	vadd.f32	s13, s6, s8
 8013f04:	ed93 8a04 	vldr	s16, [r3, #16]
 8013f08:	edd4 5a03 	vldr	s11, [r4, #12]
 8013f0c:	ee33 3a44 	vsub.f32	s6, s6, s8
 8013f10:	ed9c 2a03 	vldr	s4, [ip, #12]
 8013f14:	ee77 8ac8 	vsub.f32	s17, s15, s16
 8013f18:	ee77 0aa6 	vadd.f32	s1, s15, s13
 8013f1c:	ed91 1a03 	vldr	s2, [r1, #12]
 8013f20:	ee32 4a25 	vadd.f32	s8, s4, s11
 8013f24:	edd3 2a03 	vldr	s5, [r3, #12]
 8013f28:	ee76 7ae7 	vsub.f32	s15, s13, s15
 8013f2c:	ee70 0a88 	vadd.f32	s1, s1, s16
 8013f30:	ee73 4a41 	vsub.f32	s9, s6, s2
 8013f34:	ee32 2a65 	vsub.f32	s4, s4, s11
 8013f38:	edcc 0a04 	vstr	s1, [ip, #16]
 8013f3c:	ee74 0a41 	vsub.f32	s1, s8, s2
 8013f40:	edd1 6a03 	vldr	s13, [r1, #12]
 8013f44:	ee74 4aa2 	vadd.f32	s9, s9, s5
 8013f48:	ed93 9a03 	vldr	s18, [r3, #12]
 8013f4c:	ee78 5a82 	vadd.f32	s11, s17, s4
 8013f50:	ee34 4a26 	vadd.f32	s8, s8, s13
 8013f54:	ee70 0ae2 	vsub.f32	s1, s1, s5
 8013f58:	ee72 2ac1 	vsub.f32	s5, s5, s2
 8013f5c:	ee34 4a09 	vadd.f32	s8, s8, s18
 8013f60:	ee77 7ac8 	vsub.f32	s15, s15, s16
 8013f64:	ee32 3ac3 	vsub.f32	s6, s5, s6
 8013f68:	ed8c 4a03 	vstr	s8, [ip, #12]
 8013f6c:	ee38 2ac2 	vsub.f32	s4, s17, s4
 8013f70:	ed1a 1a03 	vldr	s2, [sl, #-12]
 8013f74:	ed1a 4a04 	vldr	s8, [sl, #-16]
 8013f78:	ee60 2a01 	vmul.f32	s5, s0, s2
 8013f7c:	ee64 6a81 	vmul.f32	s13, s9, s2
 8013f80:	ee20 8a04 	vmul.f32	s16, s0, s8
 8013f84:	ee64 4a84 	vmul.f32	s9, s9, s8
 8013f88:	ee25 0a01 	vmul.f32	s0, s10, s2
 8013f8c:	ee25 5a04 	vmul.f32	s10, s10, s8
 8013f90:	ee25 4a84 	vmul.f32	s8, s11, s8
 8013f94:	ee65 5a81 	vmul.f32	s11, s11, s2
 8013f98:	ee35 5a62 	vsub.f32	s10, s10, s5
 8013f9c:	ee36 4ac4 	vsub.f32	s8, s13, s8
 8013fa0:	ee75 5aa4 	vadd.f32	s11, s11, s9
 8013fa4:	ee38 1a00 	vadd.f32	s2, s16, s0
 8013fa8:	ed00 5a03 	vstr	s10, [r0, #-12]
 8013fac:	ed00 1a04 	vstr	s2, [r0, #-16]
 8013fb0:	ed81 4a04 	vstr	s8, [r1, #16]
 8013fb4:	edc1 5a03 	vstr	s11, [r1, #12]
 8013fb8:	ed19 5a08 	vldr	s10, [r9, #-32]	@ 0xffffffe0
 8013fbc:	ed59 5a07 	vldr	s11, [r9, #-28]	@ 0xffffffe4
 8013fc0:	ee67 4ac5 	vnmul.f32	s9, s15, s10
 8013fc4:	ee66 2a25 	vmul.f32	s5, s12, s11
 8013fc8:	ee67 6aa5 	vmul.f32	s13, s15, s11
 8013fcc:	ee21 4a85 	vmul.f32	s8, s3, s10
 8013fd0:	ee60 7a85 	vmul.f32	s15, s1, s10
 8013fd4:	ee61 1aa5 	vmul.f32	s3, s3, s11
 8013fd8:	ee26 6a05 	vmul.f32	s12, s12, s10
 8013fdc:	ee60 5aa5 	vmul.f32	s11, s1, s11
 8013fe0:	ee76 6ae7 	vsub.f32	s13, s13, s15
 8013fe4:	ee34 5a22 	vadd.f32	s10, s8, s5
 8013fe8:	ee36 6a61 	vsub.f32	s12, s12, s3
 8013fec:	ee74 5ae5 	vsub.f32	s11, s9, s11
 8013ff0:	ed05 5a04 	vstr	s10, [r5, #-16]
 8013ff4:	ed05 6a03 	vstr	s12, [r5, #-12]
 8013ff8:	edc4 5a04 	vstr	s11, [r4, #16]
 8013ffc:	edc4 6a03 	vstr	s13, [r4, #12]
 8014000:	ed58 2a0c 	vldr	s5, [r8, #-48]	@ 0xffffffd0
 8014004:	ed58 7a0b 	vldr	s15, [r8, #-44]	@ 0xffffffd4
 8014008:	ee23 6aa2 	vmul.f32	s12, s7, s5
 801400c:	ee67 5a27 	vmul.f32	s11, s14, s15
 8014010:	ee63 6a27 	vmul.f32	s13, s6, s15
 8014014:	ee63 3aa7 	vmul.f32	s7, s7, s15
 8014018:	ee27 7a22 	vmul.f32	s14, s14, s5
 801401c:	ee62 7a27 	vmul.f32	s15, s4, s15
 8014020:	ee23 3a22 	vmul.f32	s6, s6, s5
 8014024:	ee22 2a22 	vmul.f32	s4, s4, s5
 8014028:	ee36 6a25 	vadd.f32	s12, s12, s11
 801402c:	ee37 7a63 	vsub.f32	s14, s14, s7
 8014030:	ee36 2ac2 	vsub.f32	s4, s13, s4
 8014034:	ee77 7a83 	vadd.f32	s15, s15, s6
 8014038:	ed02 6a04 	vstr	s12, [r2, #-16]
 801403c:	ed02 7a03 	vstr	s14, [r2, #-12]
 8014040:	ed83 2a04 	vstr	s4, [r3, #16]
 8014044:	edc3 7a03 	vstr	s15, [r3, #12]
 8014048:	f47f aefc 	bne.w	8013e44 <arm_cfft_radix8by4_f32+0x128>
 801404c:	9907      	ldr	r1, [sp, #28]
 801404e:	9803      	ldr	r0, [sp, #12]
 8014050:	00cb      	lsls	r3, r1, #3
 8014052:	eb01 0241 	add.w	r2, r1, r1, lsl #1
 8014056:	eb00 1101 	add.w	r1, r0, r1, lsl #4
 801405a:	9103      	str	r1, [sp, #12]
 801405c:	9900      	ldr	r1, [sp, #0]
 801405e:	4419      	add	r1, r3
 8014060:	9100      	str	r1, [sp, #0]
 8014062:	9905      	ldr	r1, [sp, #20]
 8014064:	4419      	add	r1, r3
 8014066:	9105      	str	r1, [sp, #20]
 8014068:	9906      	ldr	r1, [sp, #24]
 801406a:	4419      	add	r1, r3
 801406c:	9106      	str	r1, [sp, #24]
 801406e:	9902      	ldr	r1, [sp, #8]
 8014070:	4419      	add	r1, r3
 8014072:	9102      	str	r1, [sp, #8]
 8014074:	9901      	ldr	r1, [sp, #4]
 8014076:	4419      	add	r1, r3
 8014078:	9b04      	ldr	r3, [sp, #16]
 801407a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 801407e:	9101      	str	r1, [sp, #4]
 8014080:	9304      	str	r3, [sp, #16]
 8014082:	9b00      	ldr	r3, [sp, #0]
 8014084:	9902      	ldr	r1, [sp, #8]
 8014086:	ed93 7a00 	vldr	s14, [r3]
 801408a:	edd1 7a00 	vldr	s15, [r1]
 801408e:	9a06      	ldr	r2, [sp, #24]
 8014090:	ee37 6a27 	vadd.f32	s12, s14, s15
 8014094:	9d01      	ldr	r5, [sp, #4]
 8014096:	edd2 6a00 	vldr	s13, [r2]
 801409a:	ee37 7a67 	vsub.f32	s14, s14, s15
 801409e:	9b02      	ldr	r3, [sp, #8]
 80140a0:	ee76 3a86 	vadd.f32	s7, s13, s12
 80140a4:	ed95 3a00 	vldr	s6, [r5]
 80140a8:	ed93 5a01 	vldr	s10, [r3, #4]
 80140ac:	ee36 6a66 	vsub.f32	s12, s12, s13
 80140b0:	9b00      	ldr	r3, [sp, #0]
 80140b2:	ee73 3a83 	vadd.f32	s7, s7, s6
 80140b6:	edd5 2a01 	vldr	s5, [r5, #4]
 80140ba:	ed93 4a01 	vldr	s8, [r3, #4]
 80140be:	ee36 6a43 	vsub.f32	s12, s12, s6
 80140c2:	9b00      	ldr	r3, [sp, #0]
 80140c4:	ee74 5a05 	vadd.f32	s11, s8, s10
 80140c8:	edd2 7a01 	vldr	s15, [r2, #4]
 80140cc:	edc3 3a00 	vstr	s7, [r3]
 80140d0:	ee34 4a45 	vsub.f32	s8, s8, s10
 80140d4:	edd2 3a01 	vldr	s7, [r2, #4]
 80140d8:	ee77 4a87 	vadd.f32	s9, s15, s14
 80140dc:	ed95 2a01 	vldr	s4, [r5, #4]
 80140e0:	ee75 3aa3 	vadd.f32	s7, s11, s7
 80140e4:	9d05      	ldr	r5, [sp, #20]
 80140e6:	ee34 5a66 	vsub.f32	s10, s8, s13
 80140ea:	9b00      	ldr	r3, [sp, #0]
 80140ec:	ee74 4ae2 	vsub.f32	s9, s9, s5
 80140f0:	f8bd 4024 	ldrh.w	r4, [sp, #36]	@ 0x24
 80140f4:	ee73 3a82 	vadd.f32	s7, s7, s4
 80140f8:	980b      	ldr	r0, [sp, #44]	@ 0x2c
 80140fa:	ee35 5a03 	vadd.f32	s10, s10, s6
 80140fe:	4621      	mov	r1, r4
 8014100:	ee75 5ae7 	vsub.f32	s11, s11, s15
 8014104:	edc3 3a01 	vstr	s7, [r3, #4]
 8014108:	ee77 7a67 	vsub.f32	s15, s14, s15
 801410c:	edd5 3a00 	vldr	s7, [r5]
 8014110:	ee76 6a84 	vadd.f32	s13, s13, s8
 8014114:	ed95 7a01 	vldr	s14, [r5, #4]
 8014118:	ee75 5ae2 	vsub.f32	s11, s11, s5
 801411c:	ee24 4aa3 	vmul.f32	s8, s9, s7
 8014120:	2304      	movs	r3, #4
 8014122:	ee64 4a87 	vmul.f32	s9, s9, s14
 8014126:	ee25 7a07 	vmul.f32	s14, s10, s14
 801412a:	ee25 5a23 	vmul.f32	s10, s10, s7
 801412e:	ee77 7aa2 	vadd.f32	s15, s15, s5
 8014132:	ee34 7a07 	vadd.f32	s14, s8, s14
 8014136:	ee35 5a64 	vsub.f32	s10, s10, s9
 801413a:	ee76 6ac3 	vsub.f32	s13, s13, s6
 801413e:	ed82 7a00 	vstr	s14, [r2]
 8014142:	ed82 5a01 	vstr	s10, [r2, #4]
 8014146:	9a03      	ldr	r2, [sp, #12]
 8014148:	edd2 4a01 	vldr	s9, [r2, #4]
 801414c:	ed92 7a00 	vldr	s14, [r2]
 8014150:	9a02      	ldr	r2, [sp, #8]
 8014152:	ee26 5a07 	vmul.f32	s10, s12, s14
 8014156:	ee26 6a24 	vmul.f32	s12, s12, s9
 801415a:	ee25 7a87 	vmul.f32	s14, s11, s14
 801415e:	ee65 5aa4 	vmul.f32	s11, s11, s9
 8014162:	ee37 6a46 	vsub.f32	s12, s14, s12
 8014166:	ee75 5a25 	vadd.f32	s11, s10, s11
 801416a:	edc2 5a00 	vstr	s11, [r2]
 801416e:	ed82 6a01 	vstr	s12, [r2, #4]
 8014172:	9a04      	ldr	r2, [sp, #16]
 8014174:	9d01      	ldr	r5, [sp, #4]
 8014176:	edd2 5a01 	vldr	s11, [r2, #4]
 801417a:	ed92 7a00 	vldr	s14, [r2]
 801417e:	ee27 6a87 	vmul.f32	s12, s15, s14
 8014182:	ee26 7a87 	vmul.f32	s14, s13, s14
 8014186:	ee67 7aa5 	vmul.f32	s15, s15, s11
 801418a:	ee66 6aa5 	vmul.f32	s13, s13, s11
 801418e:	ee77 7a67 	vsub.f32	s15, s14, s15
 8014192:	ee76 6a26 	vadd.f32	s13, s12, s13
 8014196:	edc5 7a01 	vstr	s15, [r5, #4]
 801419a:	edc5 6a00 	vstr	s13, [r5]
 801419e:	9d0a      	ldr	r5, [sp, #40]	@ 0x28
 80141a0:	686a      	ldr	r2, [r5, #4]
 80141a2:	f000 f9d9 	bl	8014558 <arm_radix8_butterfly_f32>
 80141a6:	4630      	mov	r0, r6
 80141a8:	4621      	mov	r1, r4
 80141aa:	686a      	ldr	r2, [r5, #4]
 80141ac:	2304      	movs	r3, #4
 80141ae:	f000 f9d3 	bl	8014558 <arm_radix8_butterfly_f32>
 80141b2:	4638      	mov	r0, r7
 80141b4:	4621      	mov	r1, r4
 80141b6:	686a      	ldr	r2, [r5, #4]
 80141b8:	2304      	movs	r3, #4
 80141ba:	f000 f9cd 	bl	8014558 <arm_radix8_butterfly_f32>
 80141be:	4621      	mov	r1, r4
 80141c0:	686a      	ldr	r2, [r5, #4]
 80141c2:	2304      	movs	r3, #4
 80141c4:	9808      	ldr	r0, [sp, #32]
 80141c6:	b00d      	add	sp, #52	@ 0x34
 80141c8:	ecbd 8b04 	vpop	{d8-d9}
 80141cc:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80141d0:	f000 b9c2 	b.w	8014558 <arm_radix8_butterfly_f32>

080141d4 <arm_cfft_f32>:
 80141d4:	2a01      	cmp	r2, #1
 80141d6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80141da:	4606      	mov	r6, r0
 80141dc:	4617      	mov	r7, r2
 80141de:	460c      	mov	r4, r1
 80141e0:	4698      	mov	r8, r3
 80141e2:	8805      	ldrh	r5, [r0, #0]
 80141e4:	d055      	beq.n	8014292 <arm_cfft_f32+0xbe>
 80141e6:	f5b5 7f80 	cmp.w	r5, #256	@ 0x100
 80141ea:	d061      	beq.n	80142b0 <arm_cfft_f32+0xdc>
 80141ec:	d916      	bls.n	801421c <arm_cfft_f32+0x48>
 80141ee:	f5b5 6f80 	cmp.w	r5, #1024	@ 0x400
 80141f2:	d01a      	beq.n	801422a <arm_cfft_f32+0x56>
 80141f4:	d946      	bls.n	8014284 <arm_cfft_f32+0xb0>
 80141f6:	f5b5 6f00 	cmp.w	r5, #2048	@ 0x800
 80141fa:	d059      	beq.n	80142b0 <arm_cfft_f32+0xdc>
 80141fc:	f5b5 5f80 	cmp.w	r5, #4096	@ 0x1000
 8014200:	d105      	bne.n	801420e <arm_cfft_f32+0x3a>
 8014202:	2301      	movs	r3, #1
 8014204:	6872      	ldr	r2, [r6, #4]
 8014206:	4629      	mov	r1, r5
 8014208:	4620      	mov	r0, r4
 801420a:	f000 f9a5 	bl	8014558 <arm_radix8_butterfly_f32>
 801420e:	f1b8 0f00 	cmp.w	r8, #0
 8014212:	d111      	bne.n	8014238 <arm_cfft_f32+0x64>
 8014214:	2f01      	cmp	r7, #1
 8014216:	d016      	beq.n	8014246 <arm_cfft_f32+0x72>
 8014218:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801421c:	2d20      	cmp	r5, #32
 801421e:	d047      	beq.n	80142b0 <arm_cfft_f32+0xdc>
 8014220:	d934      	bls.n	801428c <arm_cfft_f32+0xb8>
 8014222:	2d40      	cmp	r5, #64	@ 0x40
 8014224:	d0ed      	beq.n	8014202 <arm_cfft_f32+0x2e>
 8014226:	2d80      	cmp	r5, #128	@ 0x80
 8014228:	d1f1      	bne.n	801420e <arm_cfft_f32+0x3a>
 801422a:	4621      	mov	r1, r4
 801422c:	4630      	mov	r0, r6
 801422e:	f7ff fca9 	bl	8013b84 <arm_cfft_radix8by2_f32>
 8014232:	f1b8 0f00 	cmp.w	r8, #0
 8014236:	d0ed      	beq.n	8014214 <arm_cfft_f32+0x40>
 8014238:	68b2      	ldr	r2, [r6, #8]
 801423a:	4620      	mov	r0, r4
 801423c:	89b1      	ldrh	r1, [r6, #12]
 801423e:	f000 f83f 	bl	80142c0 <arm_bitreversal_32>
 8014242:	2f01      	cmp	r7, #1
 8014244:	d1e8      	bne.n	8014218 <arm_cfft_f32+0x44>
 8014246:	ee07 5a90 	vmov	s15, r5
 801424a:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 801424e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8014252:	eec7 6a27 	vdiv.f32	s13, s14, s15
 8014256:	2d00      	cmp	r5, #0
 8014258:	d0de      	beq.n	8014218 <arm_cfft_f32+0x44>
 801425a:	f104 0108 	add.w	r1, r4, #8
 801425e:	2300      	movs	r3, #0
 8014260:	ed11 7a02 	vldr	s14, [r1, #-8]
 8014264:	3301      	adds	r3, #1
 8014266:	ed51 7a01 	vldr	s15, [r1, #-4]
 801426a:	3108      	adds	r1, #8
 801426c:	429d      	cmp	r5, r3
 801426e:	ee27 7a26 	vmul.f32	s14, s14, s13
 8014272:	ee67 7ae6 	vnmul.f32	s15, s15, s13
 8014276:	ed01 7a04 	vstr	s14, [r1, #-16]
 801427a:	ed41 7a03 	vstr	s15, [r1, #-12]
 801427e:	d1ef      	bne.n	8014260 <arm_cfft_f32+0x8c>
 8014280:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8014284:	f5b5 7f00 	cmp.w	r5, #512	@ 0x200
 8014288:	d0bb      	beq.n	8014202 <arm_cfft_f32+0x2e>
 801428a:	e7c0      	b.n	801420e <arm_cfft_f32+0x3a>
 801428c:	2d10      	cmp	r5, #16
 801428e:	d0cc      	beq.n	801422a <arm_cfft_f32+0x56>
 8014290:	e7bd      	b.n	801420e <arm_cfft_f32+0x3a>
 8014292:	b195      	cbz	r5, 80142ba <arm_cfft_f32+0xe6>
 8014294:	f101 030c 	add.w	r3, r1, #12
 8014298:	2200      	movs	r2, #0
 801429a:	ed53 7a02 	vldr	s15, [r3, #-8]
 801429e:	3201      	adds	r2, #1
 80142a0:	3308      	adds	r3, #8
 80142a2:	eef1 7a67 	vneg.f32	s15, s15
 80142a6:	4295      	cmp	r5, r2
 80142a8:	ed43 7a04 	vstr	s15, [r3, #-16]
 80142ac:	d1f5      	bne.n	801429a <arm_cfft_f32+0xc6>
 80142ae:	e79a      	b.n	80141e6 <arm_cfft_f32+0x12>
 80142b0:	4621      	mov	r1, r4
 80142b2:	4630      	mov	r0, r6
 80142b4:	f7ff fd32 	bl	8013d1c <arm_cfft_radix8by4_f32>
 80142b8:	e7a9      	b.n	801420e <arm_cfft_f32+0x3a>
 80142ba:	2b00      	cmp	r3, #0
 80142bc:	d0ac      	beq.n	8014218 <arm_cfft_f32+0x44>
 80142be:	e7bb      	b.n	8014238 <arm_cfft_f32+0x64>

080142c0 <arm_bitreversal_32>:
 80142c0:	b321      	cbz	r1, 801430c <arm_bitreversal_32+0x4c>
 80142c2:	f102 0c02 	add.w	ip, r2, #2
 80142c6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80142ca:	4690      	mov	r8, r2
 80142cc:	2500      	movs	r5, #0
 80142ce:	f838 4015 	ldrh.w	r4, [r8, r5, lsl #1]
 80142d2:	f83c 3015 	ldrh.w	r3, [ip, r5, lsl #1]
 80142d6:	3502      	adds	r5, #2
 80142d8:	08a4      	lsrs	r4, r4, #2
 80142da:	089b      	lsrs	r3, r3, #2
 80142dc:	428d      	cmp	r5, r1
 80142de:	ea4f 0784 	mov.w	r7, r4, lsl #2
 80142e2:	f850 e024 	ldr.w	lr, [r0, r4, lsl #2]
 80142e6:	ea4f 0683 	mov.w	r6, r3, lsl #2
 80142ea:	f850 2023 	ldr.w	r2, [r0, r3, lsl #2]
 80142ee:	f107 0704 	add.w	r7, r7, #4
 80142f2:	f106 0604 	add.w	r6, r6, #4
 80142f6:	f840 2024 	str.w	r2, [r0, r4, lsl #2]
 80142fa:	f840 e023 	str.w	lr, [r0, r3, lsl #2]
 80142fe:	59c4      	ldr	r4, [r0, r7]
 8014300:	5983      	ldr	r3, [r0, r6]
 8014302:	51c3      	str	r3, [r0, r7]
 8014304:	5184      	str	r4, [r0, r6]
 8014306:	d3e2      	bcc.n	80142ce <arm_bitreversal_32+0xe>
 8014308:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801430c:	4770      	bx	lr
 801430e:	bf00      	nop

08014310 <arm_cmplx_mag_f32>:
 8014310:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8014314:	0897      	lsrs	r7, r2, #2
 8014316:	ed2d 8b02 	vpush	{d8}
 801431a:	b084      	sub	sp, #16
 801431c:	d077      	beq.n	801440e <arm_cmplx_mag_f32+0xfe>
 801431e:	f100 0420 	add.w	r4, r0, #32
 8014322:	f101 0510 	add.w	r5, r1, #16
 8014326:	463e      	mov	r6, r7
 8014328:	f04f 0800 	mov.w	r8, #0
 801432c:	ed14 0a08 	vldr	s0, [r4, #-32]	@ 0xffffffe0
 8014330:	ed54 7a07 	vldr	s15, [r4, #-28]	@ 0xffffffe4
 8014334:	ee20 0a00 	vmul.f32	s0, s0, s0
 8014338:	ee67 7aa7 	vmul.f32	s15, s15, s15
 801433c:	ee30 0a27 	vadd.f32	s0, s0, s15
 8014340:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 8014344:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8014348:	f2c0 80c1 	blt.w	80144ce <arm_cmplx_mag_f32+0x1be>
 801434c:	eeb5 0a40 	vcmp.f32	s0, #0.0
 8014350:	eeb1 8ac0 	vsqrt.f32	s16, s0
 8014354:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8014358:	f100 80d4 	bmi.w	8014504 <arm_cmplx_mag_f32+0x1f4>
 801435c:	ed05 8a04 	vstr	s16, [r5, #-16]
 8014360:	ed14 0a06 	vldr	s0, [r4, #-24]	@ 0xffffffe8
 8014364:	ed54 7a05 	vldr	s15, [r4, #-20]	@ 0xffffffec
 8014368:	ee20 0a00 	vmul.f32	s0, s0, s0
 801436c:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8014370:	ee30 0a27 	vadd.f32	s0, s0, s15
 8014374:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 8014378:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801437c:	f2c0 80a4 	blt.w	80144c8 <arm_cmplx_mag_f32+0x1b8>
 8014380:	eeb5 0a40 	vcmp.f32	s0, #0.0
 8014384:	eeb1 8ac0 	vsqrt.f32	s16, s0
 8014388:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801438c:	f100 80a8 	bmi.w	80144e0 <arm_cmplx_mag_f32+0x1d0>
 8014390:	ed05 8a03 	vstr	s16, [r5, #-12]
 8014394:	ed14 0a04 	vldr	s0, [r4, #-16]
 8014398:	ed54 7a03 	vldr	s15, [r4, #-12]
 801439c:	ee20 0a00 	vmul.f32	s0, s0, s0
 80143a0:	ee67 7aa7 	vmul.f32	s15, s15, s15
 80143a4:	ee30 0a27 	vadd.f32	s0, s0, s15
 80143a8:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 80143ac:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80143b0:	f2c0 8087 	blt.w	80144c2 <arm_cmplx_mag_f32+0x1b2>
 80143b4:	eeb5 0a40 	vcmp.f32	s0, #0.0
 80143b8:	eeb1 8ac0 	vsqrt.f32	s16, s0
 80143bc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80143c0:	f100 8097 	bmi.w	80144f2 <arm_cmplx_mag_f32+0x1e2>
 80143c4:	ed05 8a02 	vstr	s16, [r5, #-8]
 80143c8:	ed14 0a02 	vldr	s0, [r4, #-8]
 80143cc:	ed54 7a01 	vldr	s15, [r4, #-4]
 80143d0:	ee20 0a00 	vmul.f32	s0, s0, s0
 80143d4:	ee67 7aa7 	vmul.f32	s15, s15, s15
 80143d8:	ee30 0a27 	vadd.f32	s0, s0, s15
 80143dc:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 80143e0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80143e4:	db6a      	blt.n	80144bc <arm_cmplx_mag_f32+0x1ac>
 80143e6:	eeb5 0a40 	vcmp.f32	s0, #0.0
 80143ea:	eeb1 8ac0 	vsqrt.f32	s16, s0
 80143ee:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80143f2:	f100 8090 	bmi.w	8014516 <arm_cmplx_mag_f32+0x206>
 80143f6:	ed05 8a01 	vstr	s16, [r5, #-4]
 80143fa:	3e01      	subs	r6, #1
 80143fc:	f104 0420 	add.w	r4, r4, #32
 8014400:	f105 0510 	add.w	r5, r5, #16
 8014404:	d192      	bne.n	801432c <arm_cmplx_mag_f32+0x1c>
 8014406:	eb00 1047 	add.w	r0, r0, r7, lsl #5
 801440a:	eb01 1107 	add.w	r1, r1, r7, lsl #4
 801440e:	f012 0203 	ands.w	r2, r2, #3
 8014412:	d04e      	beq.n	80144b2 <arm_cmplx_mag_f32+0x1a2>
 8014414:	ed90 0a00 	vldr	s0, [r0]
 8014418:	2300      	movs	r3, #0
 801441a:	edd0 7a01 	vldr	s15, [r0, #4]
 801441e:	ee20 0a00 	vmul.f32	s0, s0, s0
 8014422:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8014426:	ee37 0a80 	vadd.f32	s0, s15, s0
 801442a:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 801442e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8014432:	db4f      	blt.n	80144d4 <arm_cmplx_mag_f32+0x1c4>
 8014434:	eeb5 0a40 	vcmp.f32	s0, #0.0
 8014438:	eeb1 8ac0 	vsqrt.f32	s16, s0
 801443c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8014440:	d472      	bmi.n	8014528 <arm_cmplx_mag_f32+0x218>
 8014442:	ed81 8a00 	vstr	s16, [r1]
 8014446:	3a01      	subs	r2, #1
 8014448:	d033      	beq.n	80144b2 <arm_cmplx_mag_f32+0x1a2>
 801444a:	ed90 0a02 	vldr	s0, [r0, #8]
 801444e:	2300      	movs	r3, #0
 8014450:	edd0 7a03 	vldr	s15, [r0, #12]
 8014454:	ee20 0a00 	vmul.f32	s0, s0, s0
 8014458:	ee67 7aa7 	vmul.f32	s15, s15, s15
 801445c:	ee37 0a80 	vadd.f32	s0, s15, s0
 8014460:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 8014464:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8014468:	db36      	blt.n	80144d8 <arm_cmplx_mag_f32+0x1c8>
 801446a:	eeb5 0a40 	vcmp.f32	s0, #0.0
 801446e:	eeb1 8ac0 	vsqrt.f32	s16, s0
 8014472:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8014476:	d460      	bmi.n	801453a <arm_cmplx_mag_f32+0x22a>
 8014478:	ed81 8a01 	vstr	s16, [r1, #4]
 801447c:	2a01      	cmp	r2, #1
 801447e:	d018      	beq.n	80144b2 <arm_cmplx_mag_f32+0x1a2>
 8014480:	ed90 0a04 	vldr	s0, [r0, #16]
 8014484:	2300      	movs	r3, #0
 8014486:	edd0 7a05 	vldr	s15, [r0, #20]
 801448a:	ee20 0a00 	vmul.f32	s0, s0, s0
 801448e:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8014492:	ee30 0a27 	vadd.f32	s0, s0, s15
 8014496:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 801449a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801449e:	db1d      	blt.n	80144dc <arm_cmplx_mag_f32+0x1cc>
 80144a0:	eeb5 0a40 	vcmp.f32	s0, #0.0
 80144a4:	eeb1 8ac0 	vsqrt.f32	s16, s0
 80144a8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80144ac:	d44e      	bmi.n	801454c <arm_cmplx_mag_f32+0x23c>
 80144ae:	ed81 8a02 	vstr	s16, [r1, #8]
 80144b2:	b004      	add	sp, #16
 80144b4:	ecbd 8b02 	vpop	{d8}
 80144b8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80144bc:	f845 8c04 	str.w	r8, [r5, #-4]
 80144c0:	e79b      	b.n	80143fa <arm_cmplx_mag_f32+0xea>
 80144c2:	f845 8c08 	str.w	r8, [r5, #-8]
 80144c6:	e77f      	b.n	80143c8 <arm_cmplx_mag_f32+0xb8>
 80144c8:	f845 8c0c 	str.w	r8, [r5, #-12]
 80144cc:	e762      	b.n	8014394 <arm_cmplx_mag_f32+0x84>
 80144ce:	f845 8c10 	str.w	r8, [r5, #-16]
 80144d2:	e745      	b.n	8014360 <arm_cmplx_mag_f32+0x50>
 80144d4:	600b      	str	r3, [r1, #0]
 80144d6:	e7b6      	b.n	8014446 <arm_cmplx_mag_f32+0x136>
 80144d8:	604b      	str	r3, [r1, #4]
 80144da:	e7cf      	b.n	801447c <arm_cmplx_mag_f32+0x16c>
 80144dc:	608b      	str	r3, [r1, #8]
 80144de:	e7e8      	b.n	80144b2 <arm_cmplx_mag_f32+0x1a2>
 80144e0:	e9cd 1202 	strd	r1, r2, [sp, #8]
 80144e4:	9001      	str	r0, [sp, #4]
 80144e6:	f000 ff99 	bl	801541c <sqrtf>
 80144ea:	9801      	ldr	r0, [sp, #4]
 80144ec:	e9dd 1202 	ldrd	r1, r2, [sp, #8]
 80144f0:	e74e      	b.n	8014390 <arm_cmplx_mag_f32+0x80>
 80144f2:	e9cd 1202 	strd	r1, r2, [sp, #8]
 80144f6:	9001      	str	r0, [sp, #4]
 80144f8:	f000 ff90 	bl	801541c <sqrtf>
 80144fc:	9801      	ldr	r0, [sp, #4]
 80144fe:	e9dd 1202 	ldrd	r1, r2, [sp, #8]
 8014502:	e75f      	b.n	80143c4 <arm_cmplx_mag_f32+0xb4>
 8014504:	e9cd 1202 	strd	r1, r2, [sp, #8]
 8014508:	9001      	str	r0, [sp, #4]
 801450a:	f000 ff87 	bl	801541c <sqrtf>
 801450e:	9801      	ldr	r0, [sp, #4]
 8014510:	e9dd 1202 	ldrd	r1, r2, [sp, #8]
 8014514:	e722      	b.n	801435c <arm_cmplx_mag_f32+0x4c>
 8014516:	e9cd 1202 	strd	r1, r2, [sp, #8]
 801451a:	9001      	str	r0, [sp, #4]
 801451c:	f000 ff7e 	bl	801541c <sqrtf>
 8014520:	9801      	ldr	r0, [sp, #4]
 8014522:	e9dd 1202 	ldrd	r1, r2, [sp, #8]
 8014526:	e766      	b.n	80143f6 <arm_cmplx_mag_f32+0xe6>
 8014528:	e9cd 0102 	strd	r0, r1, [sp, #8]
 801452c:	9201      	str	r2, [sp, #4]
 801452e:	f000 ff75 	bl	801541c <sqrtf>
 8014532:	9903      	ldr	r1, [sp, #12]
 8014534:	e9dd 2001 	ldrd	r2, r0, [sp, #4]
 8014538:	e783      	b.n	8014442 <arm_cmplx_mag_f32+0x132>
 801453a:	e9cd 0102 	strd	r0, r1, [sp, #8]
 801453e:	9201      	str	r2, [sp, #4]
 8014540:	f000 ff6c 	bl	801541c <sqrtf>
 8014544:	9903      	ldr	r1, [sp, #12]
 8014546:	e9dd 2001 	ldrd	r2, r0, [sp, #4]
 801454a:	e795      	b.n	8014478 <arm_cmplx_mag_f32+0x168>
 801454c:	9101      	str	r1, [sp, #4]
 801454e:	f000 ff65 	bl	801541c <sqrtf>
 8014552:	9901      	ldr	r1, [sp, #4]
 8014554:	e7ab      	b.n	80144ae <arm_cmplx_mag_f32+0x19e>
 8014556:	bf00      	nop

08014558 <arm_radix8_butterfly_f32>:
 8014558:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801455c:	ed2d 8b10 	vpush	{d8-d15}
 8014560:	b095      	sub	sp, #84	@ 0x54
 8014562:	468a      	mov	sl, r1
 8014564:	468b      	mov	fp, r1
 8014566:	eddf 8abb 	vldr	s17, [pc, #748]	@ 8014854 <arm_radix8_butterfly_f32+0x2fc>
 801456a:	9012      	str	r0, [sp, #72]	@ 0x48
 801456c:	e9cd 3210 	strd	r3, r2, [sp, #64]	@ 0x40
 8014570:	4603      	mov	r3, r0
 8014572:	3304      	adds	r3, #4
 8014574:	9313      	str	r3, [sp, #76]	@ 0x4c
 8014576:	ea4f 02db 	mov.w	r2, fp, lsr #3
 801457a:	9912      	ldr	r1, [sp, #72]	@ 0x48
 801457c:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8014580:	f8dd c04c 	ldr.w	ip, [sp, #76]	@ 0x4c
 8014584:	ea4f 09c2 	mov.w	r9, r2, lsl #3
 8014588:	920f      	str	r2, [sp, #60]	@ 0x3c
 801458a:	9303      	str	r3, [sp, #12]
 801458c:	0153      	lsls	r3, r2, #5
 801458e:	0114      	lsls	r4, r2, #4
 8014590:	eba9 0002 	sub.w	r0, r9, r2
 8014594:	18ce      	adds	r6, r1, r3
 8014596:	9302      	str	r3, [sp, #8]
 8014598:	0097      	lsls	r7, r2, #2
 801459a:	4613      	mov	r3, r2
 801459c:	eb06 0509 	add.w	r5, r6, r9
 80145a0:	9004      	str	r0, [sp, #16]
 80145a2:	eb03 0843 	add.w	r8, r3, r3, lsl #1
 80145a6:	1bd2      	subs	r2, r2, r7
 80145a8:	eb05 0109 	add.w	r1, r5, r9
 80145ac:	441f      	add	r7, r3
 80145ae:	9405      	str	r4, [sp, #20]
 80145b0:	f109 0004 	add.w	r0, r9, #4
 80145b4:	9101      	str	r1, [sp, #4]
 80145b6:	1d21      	adds	r1, r4, #4
 80145b8:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 80145ba:	f04f 0e00 	mov.w	lr, #0
 80145be:	9c01      	ldr	r4, [sp, #4]
 80145c0:	4418      	add	r0, r3
 80145c2:	4419      	add	r1, r3
 80145c4:	eb04 02c2 	add.w	r2, r4, r2, lsl #3
 80145c8:	9b02      	ldr	r3, [sp, #8]
 80145ca:	00fc      	lsls	r4, r7, #3
 80145cc:	18d7      	adds	r7, r2, r3
 80145ce:	9b04      	ldr	r3, [sp, #16]
 80145d0:	9406      	str	r4, [sp, #24]
 80145d2:	00db      	lsls	r3, r3, #3
 80145d4:	9c01      	ldr	r4, [sp, #4]
 80145d6:	9307      	str	r3, [sp, #28]
 80145d8:	ea4f 1308 	mov.w	r3, r8, lsl #4
 80145dc:	ea4f 08c8 	mov.w	r8, r8, lsl #3
 80145e0:	9304      	str	r3, [sp, #16]
 80145e2:	9b03      	ldr	r3, [sp, #12]
 80145e4:	edd6 6a00 	vldr	s13, [r6]
 80145e8:	44de      	add	lr, fp
 80145ea:	ed5c 7a01 	vldr	s15, [ip, #-4]
 80145ee:	ed94 7a00 	vldr	s14, [r4]
 80145f2:	45f2      	cmp	sl, lr
 80145f4:	ed10 6a01 	vldr	s12, [r0, #-4]
 80145f8:	ee37 2aa6 	vadd.f32	s4, s15, s13
 80145fc:	edd5 2a00 	vldr	s5, [r5]
 8014600:	ee77 7ae6 	vsub.f32	s15, s15, s13
 8014604:	edd7 3a00 	vldr	s7, [r7]
 8014608:	ed11 5a01 	vldr	s10, [r1, #-4]
 801460c:	ee36 3a22 	vadd.f32	s6, s12, s5
 8014610:	edd2 6a00 	vldr	s13, [r2]
 8014614:	ee75 5a07 	vadd.f32	s11, s10, s14
 8014618:	ee36 4aa3 	vadd.f32	s8, s13, s7
 801461c:	ee76 6ae3 	vsub.f32	s13, s13, s7
 8014620:	ee72 4a25 	vadd.f32	s9, s4, s11
 8014624:	ee73 3a04 	vadd.f32	s7, s6, s8
 8014628:	ee35 5a47 	vsub.f32	s10, s10, s14
 801462c:	ee36 7a62 	vsub.f32	s14, s12, s5
 8014630:	ee32 2a65 	vsub.f32	s4, s4, s11
 8014634:	ee74 5aa3 	vadd.f32	s11, s9, s7
 8014638:	ee74 4ae3 	vsub.f32	s9, s9, s7
 801463c:	ee37 6a66 	vsub.f32	s12, s14, s13
 8014640:	ed4c 5a01 	vstr	s11, [ip, #-4]
 8014644:	ee33 3a44 	vsub.f32	s6, s6, s8
 8014648:	edc6 4a00 	vstr	s9, [r6]
 801464c:	ee37 7a26 	vadd.f32	s14, s14, s13
 8014650:	ed97 4a01 	vldr	s8, [r7, #4]
 8014654:	ee66 6a28 	vmul.f32	s13, s12, s17
 8014658:	edd0 5a00 	vldr	s11, [r0]
 801465c:	ed95 6a01 	vldr	s12, [r5, #4]
 8014660:	ee27 7a28 	vmul.f32	s14, s14, s17
 8014664:	edd2 3a01 	vldr	s7, [r2, #4]
 8014668:	ee77 2aa6 	vadd.f32	s5, s15, s13
 801466c:	ee75 4ac6 	vsub.f32	s9, s11, s12
 8014670:	ed96 1a01 	vldr	s2, [r6, #4]
 8014674:	ee33 0ac4 	vsub.f32	s0, s7, s8
 8014678:	edd4 0a01 	vldr	s1, [r4, #4]
 801467c:	ee77 7ae6 	vsub.f32	s15, s15, s13
 8014680:	eddc 6a00 	vldr	s13, [ip]
 8014684:	ee75 5a86 	vadd.f32	s11, s11, s12
 8014688:	ed91 6a00 	vldr	s12, [r1]
 801468c:	ee73 3a84 	vadd.f32	s7, s7, s8
 8014690:	ee74 1a80 	vadd.f32	s3, s9, s0
 8014694:	ee36 4a81 	vadd.f32	s8, s13, s2
 8014698:	ee74 4ac0 	vsub.f32	s9, s9, s0
 801469c:	ee76 6ac1 	vsub.f32	s13, s13, s2
 80146a0:	ee36 1a20 	vadd.f32	s2, s12, s1
 80146a4:	ee61 1aa8 	vmul.f32	s3, s3, s17
 80146a8:	ee36 6a60 	vsub.f32	s12, s12, s1
 80146ac:	ee64 4aa8 	vmul.f32	s9, s9, s17
 80146b0:	ee75 0aa3 	vadd.f32	s1, s11, s7
 80146b4:	ee75 5ae3 	vsub.f32	s11, s11, s7
 80146b8:	ee74 3a01 	vadd.f32	s7, s8, s2
 80146bc:	ee34 4a41 	vsub.f32	s8, s8, s2
 80146c0:	ee36 1a21 	vadd.f32	s2, s12, s3
 80146c4:	ee33 0aa0 	vadd.f32	s0, s7, s1
 80146c8:	ee36 6a61 	vsub.f32	s12, s12, s3
 80146cc:	ee73 3ae0 	vsub.f32	s7, s7, s1
 80146d0:	ee76 1aa4 	vadd.f32	s3, s13, s9
 80146d4:	ed8c 0a00 	vstr	s0, [ip]
 80146d8:	ee76 6ae4 	vsub.f32	s13, s13, s9
 80146dc:	449c      	add	ip, r3
 80146de:	ee75 4a07 	vadd.f32	s9, s10, s14
 80146e2:	edc6 3a01 	vstr	s7, [r6, #4]
 80146e6:	ee35 7a47 	vsub.f32	s14, s10, s14
 80146ea:	441e      	add	r6, r3
 80146ec:	ee32 5a25 	vadd.f32	s10, s4, s11
 80146f0:	ee72 5a65 	vsub.f32	s11, s4, s11
 80146f4:	ee72 3a81 	vadd.f32	s7, s5, s2
 80146f8:	ed01 5a01 	vstr	s10, [r1, #-4]
 80146fc:	ee34 2a43 	vsub.f32	s4, s8, s6
 8014700:	edc4 5a00 	vstr	s11, [r4]
 8014704:	ee37 5a86 	vadd.f32	s10, s15, s12
 8014708:	ee71 5ae4 	vsub.f32	s11, s3, s9
 801470c:	ee77 7ac6 	vsub.f32	s15, s15, s12
 8014710:	ed81 2a00 	vstr	s4, [r1]
 8014714:	ee36 6ac7 	vsub.f32	s12, s13, s14
 8014718:	4419      	add	r1, r3
 801471a:	ee33 4a04 	vadd.f32	s8, s6, s8
 801471e:	ee72 2ac1 	vsub.f32	s5, s5, s2
 8014722:	ee74 4aa1 	vadd.f32	s9, s9, s3
 8014726:	ee37 7a26 	vadd.f32	s14, s14, s13
 801472a:	ed84 4a01 	vstr	s8, [r4, #4]
 801472e:	ed40 3a01 	vstr	s7, [r0, #-4]
 8014732:	441c      	add	r4, r3
 8014734:	edc7 2a00 	vstr	s5, [r7]
 8014738:	ed85 5a00 	vstr	s10, [r5]
 801473c:	edc2 7a00 	vstr	s15, [r2]
 8014740:	edc0 5a00 	vstr	s11, [r0]
 8014744:	4418      	add	r0, r3
 8014746:	edc7 4a01 	vstr	s9, [r7, #4]
 801474a:	441f      	add	r7, r3
 801474c:	ed85 6a01 	vstr	s12, [r5, #4]
 8014750:	441d      	add	r5, r3
 8014752:	ed82 7a01 	vstr	s14, [r2, #4]
 8014756:	441a      	add	r2, r3
 8014758:	f63f af44 	bhi.w	80145e4 <arm_radix8_butterfly_f32+0x8c>
 801475c:	469c      	mov	ip, r3
 801475e:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8014760:	2b07      	cmp	r3, #7
 8014762:	f240 81b6 	bls.w	8014ad2 <arm_radix8_butterfly_f32+0x57a>
 8014766:	9a02      	ldr	r2, [sp, #8]
 8014768:	f109 0608 	add.w	r6, r9, #8
 801476c:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 801476e:	f108 0408 	add.w	r4, r8, #8
 8014772:	3208      	adds	r2, #8
 8014774:	9f06      	ldr	r7, [sp, #24]
 8014776:	9d04      	ldr	r5, [sp, #16]
 8014778:	189a      	adds	r2, r3, r2
 801477a:	3708      	adds	r7, #8
 801477c:	3508      	adds	r5, #8
 801477e:	9807      	ldr	r0, [sp, #28]
 8014780:	920c      	str	r2, [sp, #48]	@ 0x30
 8014782:	199a      	adds	r2, r3, r6
 8014784:	9905      	ldr	r1, [sp, #20]
 8014786:	3008      	adds	r0, #8
 8014788:	920b      	str	r2, [sp, #44]	@ 0x2c
 801478a:	19da      	adds	r2, r3, r7
 801478c:	310c      	adds	r1, #12
 801478e:	920a      	str	r2, [sp, #40]	@ 0x28
 8014790:	195a      	adds	r2, r3, r5
 8014792:	9209      	str	r2, [sp, #36]	@ 0x24
 8014794:	191a      	adds	r2, r3, r4
 8014796:	9208      	str	r2, [sp, #32]
 8014798:	181a      	adds	r2, r3, r0
 801479a:	9207      	str	r2, [sp, #28]
 801479c:	185a      	adds	r2, r3, r1
 801479e:	330c      	adds	r3, #12
 80147a0:	9205      	str	r2, [sp, #20]
 80147a2:	9306      	str	r3, [sp, #24]
 80147a4:	2301      	movs	r3, #1
 80147a6:	9304      	str	r3, [sp, #16]
 80147a8:	2300      	movs	r3, #0
 80147aa:	930d      	str	r3, [sp, #52]	@ 0x34
 80147ac:	4663      	mov	r3, ip
 80147ae:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 80147b0:	9910      	ldr	r1, [sp, #64]	@ 0x40
 80147b2:	f8dd c014 	ldr.w	ip, [sp, #20]
 80147b6:	440a      	add	r2, r1
 80147b8:	9f06      	ldr	r7, [sp, #24]
 80147ba:	9e07      	ldr	r6, [sp, #28]
 80147bc:	ea4f 08c2 	mov.w	r8, r2, lsl #3
 80147c0:	920d      	str	r2, [sp, #52]	@ 0x34
 80147c2:	eba2 0e82 	sub.w	lr, r2, r2, lsl #2
 80147c6:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 80147c8:	9d08      	ldr	r5, [sp, #32]
 80147ca:	4442      	add	r2, r8
 80147cc:	9c09      	ldr	r4, [sp, #36]	@ 0x24
 80147ce:	980a      	ldr	r0, [sp, #40]	@ 0x28
 80147d0:	eb02 0108 	add.w	r1, r2, r8
 80147d4:	ed92 ea00 	vldr	s28, [r2]
 80147d8:	eb01 0208 	add.w	r2, r1, r8
 80147dc:	edd1 da00 	vldr	s27, [r1]
 80147e0:	eb02 0108 	add.w	r1, r2, r8
 80147e4:	ed92 da00 	vldr	s26, [r2]
 80147e8:	eb01 0208 	add.w	r2, r1, r8
 80147ec:	edd1 ca00 	vldr	s25, [r1]
 80147f0:	eb02 0108 	add.w	r1, r2, r8
 80147f4:	ed92 ca00 	vldr	s24, [r2]
 80147f8:	eb01 0208 	add.w	r2, r1, r8
 80147fc:	edd1 ba00 	vldr	s23, [r1]
 8014800:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8014802:	eb02 1e0e 	add.w	lr, r2, lr, lsl #4
 8014806:	ed92 ba00 	vldr	s22, [r2]
 801480a:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 801480c:	eb0e 0908 	add.w	r9, lr, r8
 8014810:	910e      	str	r1, [sp, #56]	@ 0x38
 8014812:	9201      	str	r2, [sp, #4]
 8014814:	eb09 0208 	add.w	r2, r9, r8
 8014818:	ed99 aa01 	vldr	s20, [r9, #4]
 801481c:	edde aa01 	vldr	s21, [lr, #4]
 8014820:	eb02 0908 	add.w	r9, r2, r8
 8014824:	edd2 9a01 	vldr	s19, [r2, #4]
 8014828:	f8dd e010 	ldr.w	lr, [sp, #16]
 801482c:	eb09 0208 	add.w	r2, r9, r8
 8014830:	ed99 9a01 	vldr	s18, [r9, #4]
 8014834:	eb02 0908 	add.w	r9, r2, r8
 8014838:	ed92 8a01 	vldr	s16, [r2, #4]
 801483c:	9a01      	ldr	r2, [sp, #4]
 801483e:	edd9 7a01 	vldr	s15, [r9, #4]
 8014842:	44c8      	add	r8, r9
 8014844:	edcd 7a02 	vstr	s15, [sp, #8]
 8014848:	edd8 7a01 	vldr	s15, [r8, #4]
 801484c:	edcd 7a03 	vstr	s15, [sp, #12]
 8014850:	990e      	ldr	r1, [sp, #56]	@ 0x38
 8014852:	e001      	b.n	8014858 <arm_radix8_butterfly_f32+0x300>
 8014854:	3f3504f3 	.word	0x3f3504f3
 8014858:	ed92 7a00 	vldr	s14, [r2]
 801485c:	44de      	add	lr, fp
 801485e:	ed17 1a01 	vldr	s2, [r7, #-4]
 8014862:	ed90 5a00 	vldr	s10, [r0]
 8014866:	45f2      	cmp	sl, lr
 8014868:	ed1c fa01 	vldr	s30, [ip, #-4]
 801486c:	ee31 3a07 	vadd.f32	s6, s2, s14
 8014870:	edd6 5a00 	vldr	s11, [r6]
 8014874:	ee31 1a47 	vsub.f32	s2, s2, s14
 8014878:	edd4 7a00 	vldr	s15, [r4]
 801487c:	ed95 7a00 	vldr	s14, [r5]
 8014880:	ed91 4a00 	vldr	s8, [r1]
 8014884:	ee3f 6a27 	vadd.f32	s12, s30, s15
 8014888:	ee77 6a25 	vadd.f32	s13, s14, s11
 801488c:	edd7 ea00 	vldr	s29, [r7]
 8014890:	ee74 fa05 	vadd.f32	s31, s8, s10
 8014894:	ee73 1a06 	vadd.f32	s3, s6, s12
 8014898:	ee34 4a45 	vsub.f32	s8, s8, s10
 801489c:	ee3f 5aa6 	vadd.f32	s10, s31, s13
 80148a0:	ee37 7a65 	vsub.f32	s14, s14, s11
 80148a4:	ee33 3a46 	vsub.f32	s6, s6, s12
 80148a8:	ee31 6a85 	vadd.f32	s12, s3, s10
 80148ac:	ee7f 7a67 	vsub.f32	s15, s30, s15
 80148b0:	ee34 fa07 	vadd.f32	s30, s8, s14
 80148b4:	ed07 6a01 	vstr	s12, [r7, #-4]
 80148b8:	ee34 4a47 	vsub.f32	s8, s8, s14
 80148bc:	edd5 3a01 	vldr	s7, [r5, #4]
 80148c0:	ee7f fae6 	vsub.f32	s31, s31, s13
 80148c4:	ed90 7a01 	vldr	s14, [r0, #4]
 80148c8:	ee2f fa28 	vmul.f32	s30, s30, s17
 80148cc:	edd1 5a01 	vldr	s11, [r1, #4]
 80148d0:	ee24 4a28 	vmul.f32	s8, s8, s17
 80148d4:	ed96 6a01 	vldr	s12, [r6, #4]
 80148d8:	ee31 5ac5 	vsub.f32	s10, s3, s10
 80148dc:	ee75 0ac7 	vsub.f32	s1, s11, s14
 80148e0:	edd2 6a01 	vldr	s13, [r2, #4]
 80148e4:	ee73 2ac6 	vsub.f32	s5, s7, s12
 80148e8:	edd4 4a01 	vldr	s9, [r4, #4]
 80148ec:	ee75 5a87 	vadd.f32	s11, s11, s14
 80148f0:	ed9c 7a00 	vldr	s14, [ip]
 80148f4:	ee37 2a8f 	vadd.f32	s4, s15, s30
 80148f8:	ee33 6a86 	vadd.f32	s12, s7, s12
 80148fc:	ee37 facf 	vsub.f32	s30, s15, s30
 8014900:	ee7e 3aa6 	vadd.f32	s7, s29, s13
 8014904:	ee70 7ae2 	vsub.f32	s15, s1, s5
 8014908:	ee7e eae6 	vsub.f32	s29, s29, s13
 801490c:	ee70 2aa2 	vadd.f32	s5, s1, s5
 8014910:	ee77 6a24 	vadd.f32	s13, s14, s9
 8014914:	ee75 0a86 	vadd.f32	s1, s11, s12
 8014918:	ee37 7a64 	vsub.f32	s14, s14, s9
 801491c:	ee33 0aa6 	vadd.f32	s0, s7, s13
 8014920:	ee67 7aa8 	vmul.f32	s15, s15, s17
 8014924:	ee62 2aa8 	vmul.f32	s5, s5, s17
 8014928:	ee35 6ac6 	vsub.f32	s12, s11, s12
 801492c:	ee73 3ae6 	vsub.f32	s7, s7, s13
 8014930:	ee7e 5aa7 	vadd.f32	s11, s29, s15
 8014934:	ee77 4a22 	vadd.f32	s9, s14, s5
 8014938:	ee7e eae7 	vsub.f32	s29, s29, s15
 801493c:	ee77 7a62 	vsub.f32	s15, s14, s5
 8014940:	ee71 2a04 	vadd.f32	s5, s2, s8
 8014944:	ee31 7a44 	vsub.f32	s14, s2, s8
 8014948:	ee30 1a60 	vsub.f32	s2, s0, s1
 801494c:	ee73 1a06 	vadd.f32	s3, s6, s12
 8014950:	ee33 6a46 	vsub.f32	s12, s6, s12
 8014954:	ee33 3aef 	vsub.f32	s6, s7, s31
 8014958:	ee7f 6aa3 	vadd.f32	s13, s31, s7
 801495c:	ee3e 4acf 	vsub.f32	s8, s29, s30
 8014960:	ee75 3ac2 	vsub.f32	s7, s11, s4
 8014964:	ee72 5a25 	vadd.f32	s11, s4, s11
 8014968:	ee32 2aa4 	vadd.f32	s4, s5, s9
 801496c:	ee72 4ae4 	vsub.f32	s9, s5, s9
 8014970:	ee77 2a27 	vadd.f32	s5, s14, s15
 8014974:	ee37 7a67 	vsub.f32	s14, s14, s15
 8014978:	ee7f 7a2e 	vadd.f32	s15, s30, s29
 801497c:	ee2c fa85 	vmul.f32	s30, s25, s10
 8014980:	ee69 ea01 	vmul.f32	s29, s18, s2
 8014984:	ee29 5a05 	vmul.f32	s10, s18, s10
 8014988:	ee2c 1a81 	vmul.f32	s2, s25, s2
 801498c:	ee6d faa1 	vmul.f32	s31, s27, s3
 8014990:	ee70 0a20 	vadd.f32	s1, s0, s1
 8014994:	ee6a 1a21 	vmul.f32	s3, s20, s3
 8014998:	ee2a 0a03 	vmul.f32	s0, s20, s6
 801499c:	ee2d 3a83 	vmul.f32	s6, s27, s6
 80149a0:	edc7 0a00 	vstr	s1, [r7]
 80149a4:	ee7f ea2e 	vadd.f32	s29, s30, s29
 80149a8:	441f      	add	r7, r3
 80149aa:	ee2a faa3 	vmul.f32	s30, s21, s7
 80149ae:	ee31 5a45 	vsub.f32	s10, s2, s10
 80149b2:	ee6e 3a23 	vmul.f32	s7, s28, s7
 80149b6:	edc2 ea00 	vstr	s29, [r2]
 80149ba:	ee3f 0a80 	vadd.f32	s0, s31, s0
 80149be:	ee33 3a61 	vsub.f32	s6, s6, s3
 80149c2:	ed82 5a01 	vstr	s10, [r2, #4]
 80149c6:	ee6e 0a02 	vmul.f32	s1, s28, s4
 80149ca:	edcd 3a01 	vstr	s7, [sp, #4]
 80149ce:	ed9d 5a03 	vldr	s10, [sp, #12]
 80149d2:	ee6b ea86 	vmul.f32	s29, s23, s12
 80149d6:	eddd 3a02 	vldr	s7, [sp, #8]
 80149da:	ee6b fa24 	vmul.f32	s31, s22, s9
 80149de:	ed0c 0a01 	vstr	s0, [ip, #-4]
 80149e2:	ee65 4a24 	vmul.f32	s9, s10, s9
 80149e6:	ed8c 3a00 	vstr	s6, [ip]
 80149ea:	ee23 1aa6 	vmul.f32	s2, s7, s13
 80149ee:	ee23 6a86 	vmul.f32	s12, s7, s12
 80149f2:	eddd 3a01 	vldr	s7, [sp, #4]
 80149f6:	ee25 5a25 	vmul.f32	s10, s10, s11
 80149fa:	441a      	add	r2, r3
 80149fc:	ee2c 0a22 	vmul.f32	s0, s24, s5
 8014a00:	449c      	add	ip, r3
 8014a02:	ee68 1a04 	vmul.f32	s3, s16, s8
 8014a06:	ee70 0a8f 	vadd.f32	s1, s1, s30
 8014a0a:	ee2d 3a07 	vmul.f32	s6, s26, s14
 8014a0e:	ee29 faa7 	vmul.f32	s30, s19, s15
 8014a12:	ee2a 2a82 	vmul.f32	s4, s21, s4
 8014a16:	ee6b 6aa6 	vmul.f32	s13, s23, s13
 8014a1a:	ee6b 5a25 	vmul.f32	s11, s22, s11
 8014a1e:	ee68 2a22 	vmul.f32	s5, s16, s5
 8014a22:	ee2c 4a04 	vmul.f32	s8, s24, s8
 8014a26:	ee29 7a87 	vmul.f32	s14, s19, s14
 8014a2a:	ee6d 7a27 	vmul.f32	s15, s26, s15
 8014a2e:	ee73 3ac2 	vsub.f32	s7, s7, s4
 8014a32:	ee7e ea81 	vadd.f32	s29, s29, s2
 8014a36:	ee36 6ac6 	vsub.f32	s12, s13, s12
 8014a3a:	ee3f 5a85 	vadd.f32	s10, s31, s10
 8014a3e:	ee75 4ae4 	vsub.f32	s9, s11, s9
 8014a42:	edc4 ea00 	vstr	s29, [r4]
 8014a46:	ee30 0a21 	vadd.f32	s0, s0, s3
 8014a4a:	ed84 6a01 	vstr	s12, [r4, #4]
 8014a4e:	ee74 2a62 	vsub.f32	s5, s8, s5
 8014a52:	edc1 0a00 	vstr	s1, [r1]
 8014a56:	ee33 3a0f 	vadd.f32	s6, s6, s30
 8014a5a:	edc1 3a01 	vstr	s7, [r1, #4]
 8014a5e:	ee37 7ac7 	vsub.f32	s14, s15, s14
 8014a62:	ed86 5a00 	vstr	s10, [r6]
 8014a66:	edc6 4a01 	vstr	s9, [r6, #4]
 8014a6a:	4419      	add	r1, r3
 8014a6c:	ed80 0a00 	vstr	s0, [r0]
 8014a70:	441c      	add	r4, r3
 8014a72:	edc0 2a01 	vstr	s5, [r0, #4]
 8014a76:	441e      	add	r6, r3
 8014a78:	ed85 3a00 	vstr	s6, [r5]
 8014a7c:	4418      	add	r0, r3
 8014a7e:	ed85 7a01 	vstr	s14, [r5, #4]
 8014a82:	441d      	add	r5, r3
 8014a84:	f63f aee8 	bhi.w	8014858 <arm_radix8_butterfly_f32+0x300>
 8014a88:	990c      	ldr	r1, [sp, #48]	@ 0x30
 8014a8a:	9a04      	ldr	r2, [sp, #16]
 8014a8c:	3108      	adds	r1, #8
 8014a8e:	3201      	adds	r2, #1
 8014a90:	910c      	str	r1, [sp, #48]	@ 0x30
 8014a92:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8014a94:	9204      	str	r2, [sp, #16]
 8014a96:	3108      	adds	r1, #8
 8014a98:	910b      	str	r1, [sp, #44]	@ 0x2c
 8014a9a:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8014a9c:	3108      	adds	r1, #8
 8014a9e:	910a      	str	r1, [sp, #40]	@ 0x28
 8014aa0:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8014aa2:	3108      	adds	r1, #8
 8014aa4:	9109      	str	r1, [sp, #36]	@ 0x24
 8014aa6:	9908      	ldr	r1, [sp, #32]
 8014aa8:	3108      	adds	r1, #8
 8014aaa:	9108      	str	r1, [sp, #32]
 8014aac:	9907      	ldr	r1, [sp, #28]
 8014aae:	3108      	adds	r1, #8
 8014ab0:	9107      	str	r1, [sp, #28]
 8014ab2:	9906      	ldr	r1, [sp, #24]
 8014ab4:	3108      	adds	r1, #8
 8014ab6:	9106      	str	r1, [sp, #24]
 8014ab8:	9905      	ldr	r1, [sp, #20]
 8014aba:	3108      	adds	r1, #8
 8014abc:	9105      	str	r1, [sp, #20]
 8014abe:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 8014ac0:	4291      	cmp	r1, r2
 8014ac2:	f47f ae74 	bne.w	80147ae <arm_radix8_butterfly_f32+0x256>
 8014ac6:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8014ac8:	468b      	mov	fp, r1
 8014aca:	00db      	lsls	r3, r3, #3
 8014acc:	b29b      	uxth	r3, r3
 8014ace:	9310      	str	r3, [sp, #64]	@ 0x40
 8014ad0:	e551      	b.n	8014576 <arm_radix8_butterfly_f32+0x1e>
 8014ad2:	b015      	add	sp, #84	@ 0x54
 8014ad4:	ecbd 8b10 	vpop	{d8-d15}
 8014ad8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08014adc <siprintf>:
 8014adc:	b40e      	push	{r1, r2, r3}
 8014ade:	b510      	push	{r4, lr}
 8014ae0:	b09d      	sub	sp, #116	@ 0x74
 8014ae2:	ab1f      	add	r3, sp, #124	@ 0x7c
 8014ae4:	9002      	str	r0, [sp, #8]
 8014ae6:	9006      	str	r0, [sp, #24]
 8014ae8:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8014aec:	480a      	ldr	r0, [pc, #40]	@ (8014b18 <siprintf+0x3c>)
 8014aee:	9107      	str	r1, [sp, #28]
 8014af0:	9104      	str	r1, [sp, #16]
 8014af2:	490a      	ldr	r1, [pc, #40]	@ (8014b1c <siprintf+0x40>)
 8014af4:	f853 2b04 	ldr.w	r2, [r3], #4
 8014af8:	9105      	str	r1, [sp, #20]
 8014afa:	2400      	movs	r4, #0
 8014afc:	a902      	add	r1, sp, #8
 8014afe:	6800      	ldr	r0, [r0, #0]
 8014b00:	9301      	str	r3, [sp, #4]
 8014b02:	941b      	str	r4, [sp, #108]	@ 0x6c
 8014b04:	f000 f994 	bl	8014e30 <_svfiprintf_r>
 8014b08:	9b02      	ldr	r3, [sp, #8]
 8014b0a:	701c      	strb	r4, [r3, #0]
 8014b0c:	b01d      	add	sp, #116	@ 0x74
 8014b0e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8014b12:	b003      	add	sp, #12
 8014b14:	4770      	bx	lr
 8014b16:	bf00      	nop
 8014b18:	24000010 	.word	0x24000010
 8014b1c:	ffff0208 	.word	0xffff0208

08014b20 <memset>:
 8014b20:	4402      	add	r2, r0
 8014b22:	4603      	mov	r3, r0
 8014b24:	4293      	cmp	r3, r2
 8014b26:	d100      	bne.n	8014b2a <memset+0xa>
 8014b28:	4770      	bx	lr
 8014b2a:	f803 1b01 	strb.w	r1, [r3], #1
 8014b2e:	e7f9      	b.n	8014b24 <memset+0x4>

08014b30 <__errno>:
 8014b30:	4b01      	ldr	r3, [pc, #4]	@ (8014b38 <__errno+0x8>)
 8014b32:	6818      	ldr	r0, [r3, #0]
 8014b34:	4770      	bx	lr
 8014b36:	bf00      	nop
 8014b38:	24000010 	.word	0x24000010

08014b3c <__libc_init_array>:
 8014b3c:	b570      	push	{r4, r5, r6, lr}
 8014b3e:	4d0d      	ldr	r5, [pc, #52]	@ (8014b74 <__libc_init_array+0x38>)
 8014b40:	4c0d      	ldr	r4, [pc, #52]	@ (8014b78 <__libc_init_array+0x3c>)
 8014b42:	1b64      	subs	r4, r4, r5
 8014b44:	10a4      	asrs	r4, r4, #2
 8014b46:	2600      	movs	r6, #0
 8014b48:	42a6      	cmp	r6, r4
 8014b4a:	d109      	bne.n	8014b60 <__libc_init_array+0x24>
 8014b4c:	4d0b      	ldr	r5, [pc, #44]	@ (8014b7c <__libc_init_array+0x40>)
 8014b4e:	4c0c      	ldr	r4, [pc, #48]	@ (8014b80 <__libc_init_array+0x44>)
 8014b50:	f000 fc86 	bl	8015460 <_init>
 8014b54:	1b64      	subs	r4, r4, r5
 8014b56:	10a4      	asrs	r4, r4, #2
 8014b58:	2600      	movs	r6, #0
 8014b5a:	42a6      	cmp	r6, r4
 8014b5c:	d105      	bne.n	8014b6a <__libc_init_array+0x2e>
 8014b5e:	bd70      	pop	{r4, r5, r6, pc}
 8014b60:	f855 3b04 	ldr.w	r3, [r5], #4
 8014b64:	4798      	blx	r3
 8014b66:	3601      	adds	r6, #1
 8014b68:	e7ee      	b.n	8014b48 <__libc_init_array+0xc>
 8014b6a:	f855 3b04 	ldr.w	r3, [r5], #4
 8014b6e:	4798      	blx	r3
 8014b70:	3601      	adds	r6, #1
 8014b72:	e7f2      	b.n	8014b5a <__libc_init_array+0x1e>
 8014b74:	080287c0 	.word	0x080287c0
 8014b78:	080287c0 	.word	0x080287c0
 8014b7c:	080287c0 	.word	0x080287c0
 8014b80:	080287c4 	.word	0x080287c4

08014b84 <__retarget_lock_acquire_recursive>:
 8014b84:	4770      	bx	lr

08014b86 <__retarget_lock_release_recursive>:
 8014b86:	4770      	bx	lr

08014b88 <_free_r>:
 8014b88:	b538      	push	{r3, r4, r5, lr}
 8014b8a:	4605      	mov	r5, r0
 8014b8c:	2900      	cmp	r1, #0
 8014b8e:	d041      	beq.n	8014c14 <_free_r+0x8c>
 8014b90:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8014b94:	1f0c      	subs	r4, r1, #4
 8014b96:	2b00      	cmp	r3, #0
 8014b98:	bfb8      	it	lt
 8014b9a:	18e4      	addlt	r4, r4, r3
 8014b9c:	f000 f8e0 	bl	8014d60 <__malloc_lock>
 8014ba0:	4a1d      	ldr	r2, [pc, #116]	@ (8014c18 <_free_r+0x90>)
 8014ba2:	6813      	ldr	r3, [r2, #0]
 8014ba4:	b933      	cbnz	r3, 8014bb4 <_free_r+0x2c>
 8014ba6:	6063      	str	r3, [r4, #4]
 8014ba8:	6014      	str	r4, [r2, #0]
 8014baa:	4628      	mov	r0, r5
 8014bac:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8014bb0:	f000 b8dc 	b.w	8014d6c <__malloc_unlock>
 8014bb4:	42a3      	cmp	r3, r4
 8014bb6:	d908      	bls.n	8014bca <_free_r+0x42>
 8014bb8:	6820      	ldr	r0, [r4, #0]
 8014bba:	1821      	adds	r1, r4, r0
 8014bbc:	428b      	cmp	r3, r1
 8014bbe:	bf01      	itttt	eq
 8014bc0:	6819      	ldreq	r1, [r3, #0]
 8014bc2:	685b      	ldreq	r3, [r3, #4]
 8014bc4:	1809      	addeq	r1, r1, r0
 8014bc6:	6021      	streq	r1, [r4, #0]
 8014bc8:	e7ed      	b.n	8014ba6 <_free_r+0x1e>
 8014bca:	461a      	mov	r2, r3
 8014bcc:	685b      	ldr	r3, [r3, #4]
 8014bce:	b10b      	cbz	r3, 8014bd4 <_free_r+0x4c>
 8014bd0:	42a3      	cmp	r3, r4
 8014bd2:	d9fa      	bls.n	8014bca <_free_r+0x42>
 8014bd4:	6811      	ldr	r1, [r2, #0]
 8014bd6:	1850      	adds	r0, r2, r1
 8014bd8:	42a0      	cmp	r0, r4
 8014bda:	d10b      	bne.n	8014bf4 <_free_r+0x6c>
 8014bdc:	6820      	ldr	r0, [r4, #0]
 8014bde:	4401      	add	r1, r0
 8014be0:	1850      	adds	r0, r2, r1
 8014be2:	4283      	cmp	r3, r0
 8014be4:	6011      	str	r1, [r2, #0]
 8014be6:	d1e0      	bne.n	8014baa <_free_r+0x22>
 8014be8:	6818      	ldr	r0, [r3, #0]
 8014bea:	685b      	ldr	r3, [r3, #4]
 8014bec:	6053      	str	r3, [r2, #4]
 8014bee:	4408      	add	r0, r1
 8014bf0:	6010      	str	r0, [r2, #0]
 8014bf2:	e7da      	b.n	8014baa <_free_r+0x22>
 8014bf4:	d902      	bls.n	8014bfc <_free_r+0x74>
 8014bf6:	230c      	movs	r3, #12
 8014bf8:	602b      	str	r3, [r5, #0]
 8014bfa:	e7d6      	b.n	8014baa <_free_r+0x22>
 8014bfc:	6820      	ldr	r0, [r4, #0]
 8014bfe:	1821      	adds	r1, r4, r0
 8014c00:	428b      	cmp	r3, r1
 8014c02:	bf04      	itt	eq
 8014c04:	6819      	ldreq	r1, [r3, #0]
 8014c06:	685b      	ldreq	r3, [r3, #4]
 8014c08:	6063      	str	r3, [r4, #4]
 8014c0a:	bf04      	itt	eq
 8014c0c:	1809      	addeq	r1, r1, r0
 8014c0e:	6021      	streq	r1, [r4, #0]
 8014c10:	6054      	str	r4, [r2, #4]
 8014c12:	e7ca      	b.n	8014baa <_free_r+0x22>
 8014c14:	bd38      	pop	{r3, r4, r5, pc}
 8014c16:	bf00      	nop
 8014c18:	2402cabc 	.word	0x2402cabc

08014c1c <sbrk_aligned>:
 8014c1c:	b570      	push	{r4, r5, r6, lr}
 8014c1e:	4e0f      	ldr	r6, [pc, #60]	@ (8014c5c <sbrk_aligned+0x40>)
 8014c20:	460c      	mov	r4, r1
 8014c22:	6831      	ldr	r1, [r6, #0]
 8014c24:	4605      	mov	r5, r0
 8014c26:	b911      	cbnz	r1, 8014c2e <sbrk_aligned+0x12>
 8014c28:	f000 fba4 	bl	8015374 <_sbrk_r>
 8014c2c:	6030      	str	r0, [r6, #0]
 8014c2e:	4621      	mov	r1, r4
 8014c30:	4628      	mov	r0, r5
 8014c32:	f000 fb9f 	bl	8015374 <_sbrk_r>
 8014c36:	1c43      	adds	r3, r0, #1
 8014c38:	d103      	bne.n	8014c42 <sbrk_aligned+0x26>
 8014c3a:	f04f 34ff 	mov.w	r4, #4294967295
 8014c3e:	4620      	mov	r0, r4
 8014c40:	bd70      	pop	{r4, r5, r6, pc}
 8014c42:	1cc4      	adds	r4, r0, #3
 8014c44:	f024 0403 	bic.w	r4, r4, #3
 8014c48:	42a0      	cmp	r0, r4
 8014c4a:	d0f8      	beq.n	8014c3e <sbrk_aligned+0x22>
 8014c4c:	1a21      	subs	r1, r4, r0
 8014c4e:	4628      	mov	r0, r5
 8014c50:	f000 fb90 	bl	8015374 <_sbrk_r>
 8014c54:	3001      	adds	r0, #1
 8014c56:	d1f2      	bne.n	8014c3e <sbrk_aligned+0x22>
 8014c58:	e7ef      	b.n	8014c3a <sbrk_aligned+0x1e>
 8014c5a:	bf00      	nop
 8014c5c:	2402cab8 	.word	0x2402cab8

08014c60 <_malloc_r>:
 8014c60:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8014c64:	1ccd      	adds	r5, r1, #3
 8014c66:	f025 0503 	bic.w	r5, r5, #3
 8014c6a:	3508      	adds	r5, #8
 8014c6c:	2d0c      	cmp	r5, #12
 8014c6e:	bf38      	it	cc
 8014c70:	250c      	movcc	r5, #12
 8014c72:	2d00      	cmp	r5, #0
 8014c74:	4606      	mov	r6, r0
 8014c76:	db01      	blt.n	8014c7c <_malloc_r+0x1c>
 8014c78:	42a9      	cmp	r1, r5
 8014c7a:	d904      	bls.n	8014c86 <_malloc_r+0x26>
 8014c7c:	230c      	movs	r3, #12
 8014c7e:	6033      	str	r3, [r6, #0]
 8014c80:	2000      	movs	r0, #0
 8014c82:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8014c86:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8014d5c <_malloc_r+0xfc>
 8014c8a:	f000 f869 	bl	8014d60 <__malloc_lock>
 8014c8e:	f8d8 3000 	ldr.w	r3, [r8]
 8014c92:	461c      	mov	r4, r3
 8014c94:	bb44      	cbnz	r4, 8014ce8 <_malloc_r+0x88>
 8014c96:	4629      	mov	r1, r5
 8014c98:	4630      	mov	r0, r6
 8014c9a:	f7ff ffbf 	bl	8014c1c <sbrk_aligned>
 8014c9e:	1c43      	adds	r3, r0, #1
 8014ca0:	4604      	mov	r4, r0
 8014ca2:	d158      	bne.n	8014d56 <_malloc_r+0xf6>
 8014ca4:	f8d8 4000 	ldr.w	r4, [r8]
 8014ca8:	4627      	mov	r7, r4
 8014caa:	2f00      	cmp	r7, #0
 8014cac:	d143      	bne.n	8014d36 <_malloc_r+0xd6>
 8014cae:	2c00      	cmp	r4, #0
 8014cb0:	d04b      	beq.n	8014d4a <_malloc_r+0xea>
 8014cb2:	6823      	ldr	r3, [r4, #0]
 8014cb4:	4639      	mov	r1, r7
 8014cb6:	4630      	mov	r0, r6
 8014cb8:	eb04 0903 	add.w	r9, r4, r3
 8014cbc:	f000 fb5a 	bl	8015374 <_sbrk_r>
 8014cc0:	4581      	cmp	r9, r0
 8014cc2:	d142      	bne.n	8014d4a <_malloc_r+0xea>
 8014cc4:	6821      	ldr	r1, [r4, #0]
 8014cc6:	1a6d      	subs	r5, r5, r1
 8014cc8:	4629      	mov	r1, r5
 8014cca:	4630      	mov	r0, r6
 8014ccc:	f7ff ffa6 	bl	8014c1c <sbrk_aligned>
 8014cd0:	3001      	adds	r0, #1
 8014cd2:	d03a      	beq.n	8014d4a <_malloc_r+0xea>
 8014cd4:	6823      	ldr	r3, [r4, #0]
 8014cd6:	442b      	add	r3, r5
 8014cd8:	6023      	str	r3, [r4, #0]
 8014cda:	f8d8 3000 	ldr.w	r3, [r8]
 8014cde:	685a      	ldr	r2, [r3, #4]
 8014ce0:	bb62      	cbnz	r2, 8014d3c <_malloc_r+0xdc>
 8014ce2:	f8c8 7000 	str.w	r7, [r8]
 8014ce6:	e00f      	b.n	8014d08 <_malloc_r+0xa8>
 8014ce8:	6822      	ldr	r2, [r4, #0]
 8014cea:	1b52      	subs	r2, r2, r5
 8014cec:	d420      	bmi.n	8014d30 <_malloc_r+0xd0>
 8014cee:	2a0b      	cmp	r2, #11
 8014cf0:	d917      	bls.n	8014d22 <_malloc_r+0xc2>
 8014cf2:	1961      	adds	r1, r4, r5
 8014cf4:	42a3      	cmp	r3, r4
 8014cf6:	6025      	str	r5, [r4, #0]
 8014cf8:	bf18      	it	ne
 8014cfa:	6059      	strne	r1, [r3, #4]
 8014cfc:	6863      	ldr	r3, [r4, #4]
 8014cfe:	bf08      	it	eq
 8014d00:	f8c8 1000 	streq.w	r1, [r8]
 8014d04:	5162      	str	r2, [r4, r5]
 8014d06:	604b      	str	r3, [r1, #4]
 8014d08:	4630      	mov	r0, r6
 8014d0a:	f000 f82f 	bl	8014d6c <__malloc_unlock>
 8014d0e:	f104 000b 	add.w	r0, r4, #11
 8014d12:	1d23      	adds	r3, r4, #4
 8014d14:	f020 0007 	bic.w	r0, r0, #7
 8014d18:	1ac2      	subs	r2, r0, r3
 8014d1a:	bf1c      	itt	ne
 8014d1c:	1a1b      	subne	r3, r3, r0
 8014d1e:	50a3      	strne	r3, [r4, r2]
 8014d20:	e7af      	b.n	8014c82 <_malloc_r+0x22>
 8014d22:	6862      	ldr	r2, [r4, #4]
 8014d24:	42a3      	cmp	r3, r4
 8014d26:	bf0c      	ite	eq
 8014d28:	f8c8 2000 	streq.w	r2, [r8]
 8014d2c:	605a      	strne	r2, [r3, #4]
 8014d2e:	e7eb      	b.n	8014d08 <_malloc_r+0xa8>
 8014d30:	4623      	mov	r3, r4
 8014d32:	6864      	ldr	r4, [r4, #4]
 8014d34:	e7ae      	b.n	8014c94 <_malloc_r+0x34>
 8014d36:	463c      	mov	r4, r7
 8014d38:	687f      	ldr	r7, [r7, #4]
 8014d3a:	e7b6      	b.n	8014caa <_malloc_r+0x4a>
 8014d3c:	461a      	mov	r2, r3
 8014d3e:	685b      	ldr	r3, [r3, #4]
 8014d40:	42a3      	cmp	r3, r4
 8014d42:	d1fb      	bne.n	8014d3c <_malloc_r+0xdc>
 8014d44:	2300      	movs	r3, #0
 8014d46:	6053      	str	r3, [r2, #4]
 8014d48:	e7de      	b.n	8014d08 <_malloc_r+0xa8>
 8014d4a:	230c      	movs	r3, #12
 8014d4c:	6033      	str	r3, [r6, #0]
 8014d4e:	4630      	mov	r0, r6
 8014d50:	f000 f80c 	bl	8014d6c <__malloc_unlock>
 8014d54:	e794      	b.n	8014c80 <_malloc_r+0x20>
 8014d56:	6005      	str	r5, [r0, #0]
 8014d58:	e7d6      	b.n	8014d08 <_malloc_r+0xa8>
 8014d5a:	bf00      	nop
 8014d5c:	2402cabc 	.word	0x2402cabc

08014d60 <__malloc_lock>:
 8014d60:	4801      	ldr	r0, [pc, #4]	@ (8014d68 <__malloc_lock+0x8>)
 8014d62:	f7ff bf0f 	b.w	8014b84 <__retarget_lock_acquire_recursive>
 8014d66:	bf00      	nop
 8014d68:	2402cab4 	.word	0x2402cab4

08014d6c <__malloc_unlock>:
 8014d6c:	4801      	ldr	r0, [pc, #4]	@ (8014d74 <__malloc_unlock+0x8>)
 8014d6e:	f7ff bf0a 	b.w	8014b86 <__retarget_lock_release_recursive>
 8014d72:	bf00      	nop
 8014d74:	2402cab4 	.word	0x2402cab4

08014d78 <__ssputs_r>:
 8014d78:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8014d7c:	688e      	ldr	r6, [r1, #8]
 8014d7e:	461f      	mov	r7, r3
 8014d80:	42be      	cmp	r6, r7
 8014d82:	680b      	ldr	r3, [r1, #0]
 8014d84:	4682      	mov	sl, r0
 8014d86:	460c      	mov	r4, r1
 8014d88:	4690      	mov	r8, r2
 8014d8a:	d82d      	bhi.n	8014de8 <__ssputs_r+0x70>
 8014d8c:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8014d90:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8014d94:	d026      	beq.n	8014de4 <__ssputs_r+0x6c>
 8014d96:	6965      	ldr	r5, [r4, #20]
 8014d98:	6909      	ldr	r1, [r1, #16]
 8014d9a:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8014d9e:	eba3 0901 	sub.w	r9, r3, r1
 8014da2:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8014da6:	1c7b      	adds	r3, r7, #1
 8014da8:	444b      	add	r3, r9
 8014daa:	106d      	asrs	r5, r5, #1
 8014dac:	429d      	cmp	r5, r3
 8014dae:	bf38      	it	cc
 8014db0:	461d      	movcc	r5, r3
 8014db2:	0553      	lsls	r3, r2, #21
 8014db4:	d527      	bpl.n	8014e06 <__ssputs_r+0x8e>
 8014db6:	4629      	mov	r1, r5
 8014db8:	f7ff ff52 	bl	8014c60 <_malloc_r>
 8014dbc:	4606      	mov	r6, r0
 8014dbe:	b360      	cbz	r0, 8014e1a <__ssputs_r+0xa2>
 8014dc0:	6921      	ldr	r1, [r4, #16]
 8014dc2:	464a      	mov	r2, r9
 8014dc4:	f000 fae6 	bl	8015394 <memcpy>
 8014dc8:	89a3      	ldrh	r3, [r4, #12]
 8014dca:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8014dce:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8014dd2:	81a3      	strh	r3, [r4, #12]
 8014dd4:	6126      	str	r6, [r4, #16]
 8014dd6:	6165      	str	r5, [r4, #20]
 8014dd8:	444e      	add	r6, r9
 8014dda:	eba5 0509 	sub.w	r5, r5, r9
 8014dde:	6026      	str	r6, [r4, #0]
 8014de0:	60a5      	str	r5, [r4, #8]
 8014de2:	463e      	mov	r6, r7
 8014de4:	42be      	cmp	r6, r7
 8014de6:	d900      	bls.n	8014dea <__ssputs_r+0x72>
 8014de8:	463e      	mov	r6, r7
 8014dea:	6820      	ldr	r0, [r4, #0]
 8014dec:	4632      	mov	r2, r6
 8014dee:	4641      	mov	r1, r8
 8014df0:	f000 faa6 	bl	8015340 <memmove>
 8014df4:	68a3      	ldr	r3, [r4, #8]
 8014df6:	1b9b      	subs	r3, r3, r6
 8014df8:	60a3      	str	r3, [r4, #8]
 8014dfa:	6823      	ldr	r3, [r4, #0]
 8014dfc:	4433      	add	r3, r6
 8014dfe:	6023      	str	r3, [r4, #0]
 8014e00:	2000      	movs	r0, #0
 8014e02:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8014e06:	462a      	mov	r2, r5
 8014e08:	f000 fad2 	bl	80153b0 <_realloc_r>
 8014e0c:	4606      	mov	r6, r0
 8014e0e:	2800      	cmp	r0, #0
 8014e10:	d1e0      	bne.n	8014dd4 <__ssputs_r+0x5c>
 8014e12:	6921      	ldr	r1, [r4, #16]
 8014e14:	4650      	mov	r0, sl
 8014e16:	f7ff feb7 	bl	8014b88 <_free_r>
 8014e1a:	230c      	movs	r3, #12
 8014e1c:	f8ca 3000 	str.w	r3, [sl]
 8014e20:	89a3      	ldrh	r3, [r4, #12]
 8014e22:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8014e26:	81a3      	strh	r3, [r4, #12]
 8014e28:	f04f 30ff 	mov.w	r0, #4294967295
 8014e2c:	e7e9      	b.n	8014e02 <__ssputs_r+0x8a>
	...

08014e30 <_svfiprintf_r>:
 8014e30:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8014e34:	4698      	mov	r8, r3
 8014e36:	898b      	ldrh	r3, [r1, #12]
 8014e38:	061b      	lsls	r3, r3, #24
 8014e3a:	b09d      	sub	sp, #116	@ 0x74
 8014e3c:	4607      	mov	r7, r0
 8014e3e:	460d      	mov	r5, r1
 8014e40:	4614      	mov	r4, r2
 8014e42:	d510      	bpl.n	8014e66 <_svfiprintf_r+0x36>
 8014e44:	690b      	ldr	r3, [r1, #16]
 8014e46:	b973      	cbnz	r3, 8014e66 <_svfiprintf_r+0x36>
 8014e48:	2140      	movs	r1, #64	@ 0x40
 8014e4a:	f7ff ff09 	bl	8014c60 <_malloc_r>
 8014e4e:	6028      	str	r0, [r5, #0]
 8014e50:	6128      	str	r0, [r5, #16]
 8014e52:	b930      	cbnz	r0, 8014e62 <_svfiprintf_r+0x32>
 8014e54:	230c      	movs	r3, #12
 8014e56:	603b      	str	r3, [r7, #0]
 8014e58:	f04f 30ff 	mov.w	r0, #4294967295
 8014e5c:	b01d      	add	sp, #116	@ 0x74
 8014e5e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8014e62:	2340      	movs	r3, #64	@ 0x40
 8014e64:	616b      	str	r3, [r5, #20]
 8014e66:	2300      	movs	r3, #0
 8014e68:	9309      	str	r3, [sp, #36]	@ 0x24
 8014e6a:	2320      	movs	r3, #32
 8014e6c:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8014e70:	f8cd 800c 	str.w	r8, [sp, #12]
 8014e74:	2330      	movs	r3, #48	@ 0x30
 8014e76:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8015014 <_svfiprintf_r+0x1e4>
 8014e7a:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8014e7e:	f04f 0901 	mov.w	r9, #1
 8014e82:	4623      	mov	r3, r4
 8014e84:	469a      	mov	sl, r3
 8014e86:	f813 2b01 	ldrb.w	r2, [r3], #1
 8014e8a:	b10a      	cbz	r2, 8014e90 <_svfiprintf_r+0x60>
 8014e8c:	2a25      	cmp	r2, #37	@ 0x25
 8014e8e:	d1f9      	bne.n	8014e84 <_svfiprintf_r+0x54>
 8014e90:	ebba 0b04 	subs.w	fp, sl, r4
 8014e94:	d00b      	beq.n	8014eae <_svfiprintf_r+0x7e>
 8014e96:	465b      	mov	r3, fp
 8014e98:	4622      	mov	r2, r4
 8014e9a:	4629      	mov	r1, r5
 8014e9c:	4638      	mov	r0, r7
 8014e9e:	f7ff ff6b 	bl	8014d78 <__ssputs_r>
 8014ea2:	3001      	adds	r0, #1
 8014ea4:	f000 80a7 	beq.w	8014ff6 <_svfiprintf_r+0x1c6>
 8014ea8:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8014eaa:	445a      	add	r2, fp
 8014eac:	9209      	str	r2, [sp, #36]	@ 0x24
 8014eae:	f89a 3000 	ldrb.w	r3, [sl]
 8014eb2:	2b00      	cmp	r3, #0
 8014eb4:	f000 809f 	beq.w	8014ff6 <_svfiprintf_r+0x1c6>
 8014eb8:	2300      	movs	r3, #0
 8014eba:	f04f 32ff 	mov.w	r2, #4294967295
 8014ebe:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8014ec2:	f10a 0a01 	add.w	sl, sl, #1
 8014ec6:	9304      	str	r3, [sp, #16]
 8014ec8:	9307      	str	r3, [sp, #28]
 8014eca:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8014ece:	931a      	str	r3, [sp, #104]	@ 0x68
 8014ed0:	4654      	mov	r4, sl
 8014ed2:	2205      	movs	r2, #5
 8014ed4:	f814 1b01 	ldrb.w	r1, [r4], #1
 8014ed8:	484e      	ldr	r0, [pc, #312]	@ (8015014 <_svfiprintf_r+0x1e4>)
 8014eda:	f7eb fa01 	bl	80002e0 <memchr>
 8014ede:	9a04      	ldr	r2, [sp, #16]
 8014ee0:	b9d8      	cbnz	r0, 8014f1a <_svfiprintf_r+0xea>
 8014ee2:	06d0      	lsls	r0, r2, #27
 8014ee4:	bf44      	itt	mi
 8014ee6:	2320      	movmi	r3, #32
 8014ee8:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8014eec:	0711      	lsls	r1, r2, #28
 8014eee:	bf44      	itt	mi
 8014ef0:	232b      	movmi	r3, #43	@ 0x2b
 8014ef2:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8014ef6:	f89a 3000 	ldrb.w	r3, [sl]
 8014efa:	2b2a      	cmp	r3, #42	@ 0x2a
 8014efc:	d015      	beq.n	8014f2a <_svfiprintf_r+0xfa>
 8014efe:	9a07      	ldr	r2, [sp, #28]
 8014f00:	4654      	mov	r4, sl
 8014f02:	2000      	movs	r0, #0
 8014f04:	f04f 0c0a 	mov.w	ip, #10
 8014f08:	4621      	mov	r1, r4
 8014f0a:	f811 3b01 	ldrb.w	r3, [r1], #1
 8014f0e:	3b30      	subs	r3, #48	@ 0x30
 8014f10:	2b09      	cmp	r3, #9
 8014f12:	d94b      	bls.n	8014fac <_svfiprintf_r+0x17c>
 8014f14:	b1b0      	cbz	r0, 8014f44 <_svfiprintf_r+0x114>
 8014f16:	9207      	str	r2, [sp, #28]
 8014f18:	e014      	b.n	8014f44 <_svfiprintf_r+0x114>
 8014f1a:	eba0 0308 	sub.w	r3, r0, r8
 8014f1e:	fa09 f303 	lsl.w	r3, r9, r3
 8014f22:	4313      	orrs	r3, r2
 8014f24:	9304      	str	r3, [sp, #16]
 8014f26:	46a2      	mov	sl, r4
 8014f28:	e7d2      	b.n	8014ed0 <_svfiprintf_r+0xa0>
 8014f2a:	9b03      	ldr	r3, [sp, #12]
 8014f2c:	1d19      	adds	r1, r3, #4
 8014f2e:	681b      	ldr	r3, [r3, #0]
 8014f30:	9103      	str	r1, [sp, #12]
 8014f32:	2b00      	cmp	r3, #0
 8014f34:	bfbb      	ittet	lt
 8014f36:	425b      	neglt	r3, r3
 8014f38:	f042 0202 	orrlt.w	r2, r2, #2
 8014f3c:	9307      	strge	r3, [sp, #28]
 8014f3e:	9307      	strlt	r3, [sp, #28]
 8014f40:	bfb8      	it	lt
 8014f42:	9204      	strlt	r2, [sp, #16]
 8014f44:	7823      	ldrb	r3, [r4, #0]
 8014f46:	2b2e      	cmp	r3, #46	@ 0x2e
 8014f48:	d10a      	bne.n	8014f60 <_svfiprintf_r+0x130>
 8014f4a:	7863      	ldrb	r3, [r4, #1]
 8014f4c:	2b2a      	cmp	r3, #42	@ 0x2a
 8014f4e:	d132      	bne.n	8014fb6 <_svfiprintf_r+0x186>
 8014f50:	9b03      	ldr	r3, [sp, #12]
 8014f52:	1d1a      	adds	r2, r3, #4
 8014f54:	681b      	ldr	r3, [r3, #0]
 8014f56:	9203      	str	r2, [sp, #12]
 8014f58:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8014f5c:	3402      	adds	r4, #2
 8014f5e:	9305      	str	r3, [sp, #20]
 8014f60:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8015024 <_svfiprintf_r+0x1f4>
 8014f64:	7821      	ldrb	r1, [r4, #0]
 8014f66:	2203      	movs	r2, #3
 8014f68:	4650      	mov	r0, sl
 8014f6a:	f7eb f9b9 	bl	80002e0 <memchr>
 8014f6e:	b138      	cbz	r0, 8014f80 <_svfiprintf_r+0x150>
 8014f70:	9b04      	ldr	r3, [sp, #16]
 8014f72:	eba0 000a 	sub.w	r0, r0, sl
 8014f76:	2240      	movs	r2, #64	@ 0x40
 8014f78:	4082      	lsls	r2, r0
 8014f7a:	4313      	orrs	r3, r2
 8014f7c:	3401      	adds	r4, #1
 8014f7e:	9304      	str	r3, [sp, #16]
 8014f80:	f814 1b01 	ldrb.w	r1, [r4], #1
 8014f84:	4824      	ldr	r0, [pc, #144]	@ (8015018 <_svfiprintf_r+0x1e8>)
 8014f86:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8014f8a:	2206      	movs	r2, #6
 8014f8c:	f7eb f9a8 	bl	80002e0 <memchr>
 8014f90:	2800      	cmp	r0, #0
 8014f92:	d036      	beq.n	8015002 <_svfiprintf_r+0x1d2>
 8014f94:	4b21      	ldr	r3, [pc, #132]	@ (801501c <_svfiprintf_r+0x1ec>)
 8014f96:	bb1b      	cbnz	r3, 8014fe0 <_svfiprintf_r+0x1b0>
 8014f98:	9b03      	ldr	r3, [sp, #12]
 8014f9a:	3307      	adds	r3, #7
 8014f9c:	f023 0307 	bic.w	r3, r3, #7
 8014fa0:	3308      	adds	r3, #8
 8014fa2:	9303      	str	r3, [sp, #12]
 8014fa4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8014fa6:	4433      	add	r3, r6
 8014fa8:	9309      	str	r3, [sp, #36]	@ 0x24
 8014faa:	e76a      	b.n	8014e82 <_svfiprintf_r+0x52>
 8014fac:	fb0c 3202 	mla	r2, ip, r2, r3
 8014fb0:	460c      	mov	r4, r1
 8014fb2:	2001      	movs	r0, #1
 8014fb4:	e7a8      	b.n	8014f08 <_svfiprintf_r+0xd8>
 8014fb6:	2300      	movs	r3, #0
 8014fb8:	3401      	adds	r4, #1
 8014fba:	9305      	str	r3, [sp, #20]
 8014fbc:	4619      	mov	r1, r3
 8014fbe:	f04f 0c0a 	mov.w	ip, #10
 8014fc2:	4620      	mov	r0, r4
 8014fc4:	f810 2b01 	ldrb.w	r2, [r0], #1
 8014fc8:	3a30      	subs	r2, #48	@ 0x30
 8014fca:	2a09      	cmp	r2, #9
 8014fcc:	d903      	bls.n	8014fd6 <_svfiprintf_r+0x1a6>
 8014fce:	2b00      	cmp	r3, #0
 8014fd0:	d0c6      	beq.n	8014f60 <_svfiprintf_r+0x130>
 8014fd2:	9105      	str	r1, [sp, #20]
 8014fd4:	e7c4      	b.n	8014f60 <_svfiprintf_r+0x130>
 8014fd6:	fb0c 2101 	mla	r1, ip, r1, r2
 8014fda:	4604      	mov	r4, r0
 8014fdc:	2301      	movs	r3, #1
 8014fde:	e7f0      	b.n	8014fc2 <_svfiprintf_r+0x192>
 8014fe0:	ab03      	add	r3, sp, #12
 8014fe2:	9300      	str	r3, [sp, #0]
 8014fe4:	462a      	mov	r2, r5
 8014fe6:	4b0e      	ldr	r3, [pc, #56]	@ (8015020 <_svfiprintf_r+0x1f0>)
 8014fe8:	a904      	add	r1, sp, #16
 8014fea:	4638      	mov	r0, r7
 8014fec:	f3af 8000 	nop.w
 8014ff0:	1c42      	adds	r2, r0, #1
 8014ff2:	4606      	mov	r6, r0
 8014ff4:	d1d6      	bne.n	8014fa4 <_svfiprintf_r+0x174>
 8014ff6:	89ab      	ldrh	r3, [r5, #12]
 8014ff8:	065b      	lsls	r3, r3, #25
 8014ffa:	f53f af2d 	bmi.w	8014e58 <_svfiprintf_r+0x28>
 8014ffe:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8015000:	e72c      	b.n	8014e5c <_svfiprintf_r+0x2c>
 8015002:	ab03      	add	r3, sp, #12
 8015004:	9300      	str	r3, [sp, #0]
 8015006:	462a      	mov	r2, r5
 8015008:	4b05      	ldr	r3, [pc, #20]	@ (8015020 <_svfiprintf_r+0x1f0>)
 801500a:	a904      	add	r1, sp, #16
 801500c:	4638      	mov	r0, r7
 801500e:	f000 f879 	bl	8015104 <_printf_i>
 8015012:	e7ed      	b.n	8014ff0 <_svfiprintf_r+0x1c0>
 8015014:	08028784 	.word	0x08028784
 8015018:	0802878e 	.word	0x0802878e
 801501c:	00000000 	.word	0x00000000
 8015020:	08014d79 	.word	0x08014d79
 8015024:	0802878a 	.word	0x0802878a

08015028 <_printf_common>:
 8015028:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 801502c:	4616      	mov	r6, r2
 801502e:	4698      	mov	r8, r3
 8015030:	688a      	ldr	r2, [r1, #8]
 8015032:	690b      	ldr	r3, [r1, #16]
 8015034:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8015038:	4293      	cmp	r3, r2
 801503a:	bfb8      	it	lt
 801503c:	4613      	movlt	r3, r2
 801503e:	6033      	str	r3, [r6, #0]
 8015040:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8015044:	4607      	mov	r7, r0
 8015046:	460c      	mov	r4, r1
 8015048:	b10a      	cbz	r2, 801504e <_printf_common+0x26>
 801504a:	3301      	adds	r3, #1
 801504c:	6033      	str	r3, [r6, #0]
 801504e:	6823      	ldr	r3, [r4, #0]
 8015050:	0699      	lsls	r1, r3, #26
 8015052:	bf42      	ittt	mi
 8015054:	6833      	ldrmi	r3, [r6, #0]
 8015056:	3302      	addmi	r3, #2
 8015058:	6033      	strmi	r3, [r6, #0]
 801505a:	6825      	ldr	r5, [r4, #0]
 801505c:	f015 0506 	ands.w	r5, r5, #6
 8015060:	d106      	bne.n	8015070 <_printf_common+0x48>
 8015062:	f104 0a19 	add.w	sl, r4, #25
 8015066:	68e3      	ldr	r3, [r4, #12]
 8015068:	6832      	ldr	r2, [r6, #0]
 801506a:	1a9b      	subs	r3, r3, r2
 801506c:	42ab      	cmp	r3, r5
 801506e:	dc26      	bgt.n	80150be <_printf_common+0x96>
 8015070:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8015074:	6822      	ldr	r2, [r4, #0]
 8015076:	3b00      	subs	r3, #0
 8015078:	bf18      	it	ne
 801507a:	2301      	movne	r3, #1
 801507c:	0692      	lsls	r2, r2, #26
 801507e:	d42b      	bmi.n	80150d8 <_printf_common+0xb0>
 8015080:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8015084:	4641      	mov	r1, r8
 8015086:	4638      	mov	r0, r7
 8015088:	47c8      	blx	r9
 801508a:	3001      	adds	r0, #1
 801508c:	d01e      	beq.n	80150cc <_printf_common+0xa4>
 801508e:	6823      	ldr	r3, [r4, #0]
 8015090:	6922      	ldr	r2, [r4, #16]
 8015092:	f003 0306 	and.w	r3, r3, #6
 8015096:	2b04      	cmp	r3, #4
 8015098:	bf02      	ittt	eq
 801509a:	68e5      	ldreq	r5, [r4, #12]
 801509c:	6833      	ldreq	r3, [r6, #0]
 801509e:	1aed      	subeq	r5, r5, r3
 80150a0:	68a3      	ldr	r3, [r4, #8]
 80150a2:	bf0c      	ite	eq
 80150a4:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80150a8:	2500      	movne	r5, #0
 80150aa:	4293      	cmp	r3, r2
 80150ac:	bfc4      	itt	gt
 80150ae:	1a9b      	subgt	r3, r3, r2
 80150b0:	18ed      	addgt	r5, r5, r3
 80150b2:	2600      	movs	r6, #0
 80150b4:	341a      	adds	r4, #26
 80150b6:	42b5      	cmp	r5, r6
 80150b8:	d11a      	bne.n	80150f0 <_printf_common+0xc8>
 80150ba:	2000      	movs	r0, #0
 80150bc:	e008      	b.n	80150d0 <_printf_common+0xa8>
 80150be:	2301      	movs	r3, #1
 80150c0:	4652      	mov	r2, sl
 80150c2:	4641      	mov	r1, r8
 80150c4:	4638      	mov	r0, r7
 80150c6:	47c8      	blx	r9
 80150c8:	3001      	adds	r0, #1
 80150ca:	d103      	bne.n	80150d4 <_printf_common+0xac>
 80150cc:	f04f 30ff 	mov.w	r0, #4294967295
 80150d0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80150d4:	3501      	adds	r5, #1
 80150d6:	e7c6      	b.n	8015066 <_printf_common+0x3e>
 80150d8:	18e1      	adds	r1, r4, r3
 80150da:	1c5a      	adds	r2, r3, #1
 80150dc:	2030      	movs	r0, #48	@ 0x30
 80150de:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 80150e2:	4422      	add	r2, r4
 80150e4:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 80150e8:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 80150ec:	3302      	adds	r3, #2
 80150ee:	e7c7      	b.n	8015080 <_printf_common+0x58>
 80150f0:	2301      	movs	r3, #1
 80150f2:	4622      	mov	r2, r4
 80150f4:	4641      	mov	r1, r8
 80150f6:	4638      	mov	r0, r7
 80150f8:	47c8      	blx	r9
 80150fa:	3001      	adds	r0, #1
 80150fc:	d0e6      	beq.n	80150cc <_printf_common+0xa4>
 80150fe:	3601      	adds	r6, #1
 8015100:	e7d9      	b.n	80150b6 <_printf_common+0x8e>
	...

08015104 <_printf_i>:
 8015104:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8015108:	7e0f      	ldrb	r7, [r1, #24]
 801510a:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 801510c:	2f78      	cmp	r7, #120	@ 0x78
 801510e:	4691      	mov	r9, r2
 8015110:	4680      	mov	r8, r0
 8015112:	460c      	mov	r4, r1
 8015114:	469a      	mov	sl, r3
 8015116:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 801511a:	d807      	bhi.n	801512c <_printf_i+0x28>
 801511c:	2f62      	cmp	r7, #98	@ 0x62
 801511e:	d80a      	bhi.n	8015136 <_printf_i+0x32>
 8015120:	2f00      	cmp	r7, #0
 8015122:	f000 80d1 	beq.w	80152c8 <_printf_i+0x1c4>
 8015126:	2f58      	cmp	r7, #88	@ 0x58
 8015128:	f000 80b8 	beq.w	801529c <_printf_i+0x198>
 801512c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8015130:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8015134:	e03a      	b.n	80151ac <_printf_i+0xa8>
 8015136:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 801513a:	2b15      	cmp	r3, #21
 801513c:	d8f6      	bhi.n	801512c <_printf_i+0x28>
 801513e:	a101      	add	r1, pc, #4	@ (adr r1, 8015144 <_printf_i+0x40>)
 8015140:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8015144:	0801519d 	.word	0x0801519d
 8015148:	080151b1 	.word	0x080151b1
 801514c:	0801512d 	.word	0x0801512d
 8015150:	0801512d 	.word	0x0801512d
 8015154:	0801512d 	.word	0x0801512d
 8015158:	0801512d 	.word	0x0801512d
 801515c:	080151b1 	.word	0x080151b1
 8015160:	0801512d 	.word	0x0801512d
 8015164:	0801512d 	.word	0x0801512d
 8015168:	0801512d 	.word	0x0801512d
 801516c:	0801512d 	.word	0x0801512d
 8015170:	080152af 	.word	0x080152af
 8015174:	080151db 	.word	0x080151db
 8015178:	08015269 	.word	0x08015269
 801517c:	0801512d 	.word	0x0801512d
 8015180:	0801512d 	.word	0x0801512d
 8015184:	080152d1 	.word	0x080152d1
 8015188:	0801512d 	.word	0x0801512d
 801518c:	080151db 	.word	0x080151db
 8015190:	0801512d 	.word	0x0801512d
 8015194:	0801512d 	.word	0x0801512d
 8015198:	08015271 	.word	0x08015271
 801519c:	6833      	ldr	r3, [r6, #0]
 801519e:	1d1a      	adds	r2, r3, #4
 80151a0:	681b      	ldr	r3, [r3, #0]
 80151a2:	6032      	str	r2, [r6, #0]
 80151a4:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80151a8:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 80151ac:	2301      	movs	r3, #1
 80151ae:	e09c      	b.n	80152ea <_printf_i+0x1e6>
 80151b0:	6833      	ldr	r3, [r6, #0]
 80151b2:	6820      	ldr	r0, [r4, #0]
 80151b4:	1d19      	adds	r1, r3, #4
 80151b6:	6031      	str	r1, [r6, #0]
 80151b8:	0606      	lsls	r6, r0, #24
 80151ba:	d501      	bpl.n	80151c0 <_printf_i+0xbc>
 80151bc:	681d      	ldr	r5, [r3, #0]
 80151be:	e003      	b.n	80151c8 <_printf_i+0xc4>
 80151c0:	0645      	lsls	r5, r0, #25
 80151c2:	d5fb      	bpl.n	80151bc <_printf_i+0xb8>
 80151c4:	f9b3 5000 	ldrsh.w	r5, [r3]
 80151c8:	2d00      	cmp	r5, #0
 80151ca:	da03      	bge.n	80151d4 <_printf_i+0xd0>
 80151cc:	232d      	movs	r3, #45	@ 0x2d
 80151ce:	426d      	negs	r5, r5
 80151d0:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80151d4:	4858      	ldr	r0, [pc, #352]	@ (8015338 <_printf_i+0x234>)
 80151d6:	230a      	movs	r3, #10
 80151d8:	e011      	b.n	80151fe <_printf_i+0xfa>
 80151da:	6821      	ldr	r1, [r4, #0]
 80151dc:	6833      	ldr	r3, [r6, #0]
 80151de:	0608      	lsls	r0, r1, #24
 80151e0:	f853 5b04 	ldr.w	r5, [r3], #4
 80151e4:	d402      	bmi.n	80151ec <_printf_i+0xe8>
 80151e6:	0649      	lsls	r1, r1, #25
 80151e8:	bf48      	it	mi
 80151ea:	b2ad      	uxthmi	r5, r5
 80151ec:	2f6f      	cmp	r7, #111	@ 0x6f
 80151ee:	4852      	ldr	r0, [pc, #328]	@ (8015338 <_printf_i+0x234>)
 80151f0:	6033      	str	r3, [r6, #0]
 80151f2:	bf14      	ite	ne
 80151f4:	230a      	movne	r3, #10
 80151f6:	2308      	moveq	r3, #8
 80151f8:	2100      	movs	r1, #0
 80151fa:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 80151fe:	6866      	ldr	r6, [r4, #4]
 8015200:	60a6      	str	r6, [r4, #8]
 8015202:	2e00      	cmp	r6, #0
 8015204:	db05      	blt.n	8015212 <_printf_i+0x10e>
 8015206:	6821      	ldr	r1, [r4, #0]
 8015208:	432e      	orrs	r6, r5
 801520a:	f021 0104 	bic.w	r1, r1, #4
 801520e:	6021      	str	r1, [r4, #0]
 8015210:	d04b      	beq.n	80152aa <_printf_i+0x1a6>
 8015212:	4616      	mov	r6, r2
 8015214:	fbb5 f1f3 	udiv	r1, r5, r3
 8015218:	fb03 5711 	mls	r7, r3, r1, r5
 801521c:	5dc7      	ldrb	r7, [r0, r7]
 801521e:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8015222:	462f      	mov	r7, r5
 8015224:	42bb      	cmp	r3, r7
 8015226:	460d      	mov	r5, r1
 8015228:	d9f4      	bls.n	8015214 <_printf_i+0x110>
 801522a:	2b08      	cmp	r3, #8
 801522c:	d10b      	bne.n	8015246 <_printf_i+0x142>
 801522e:	6823      	ldr	r3, [r4, #0]
 8015230:	07df      	lsls	r7, r3, #31
 8015232:	d508      	bpl.n	8015246 <_printf_i+0x142>
 8015234:	6923      	ldr	r3, [r4, #16]
 8015236:	6861      	ldr	r1, [r4, #4]
 8015238:	4299      	cmp	r1, r3
 801523a:	bfde      	ittt	le
 801523c:	2330      	movle	r3, #48	@ 0x30
 801523e:	f806 3c01 	strble.w	r3, [r6, #-1]
 8015242:	f106 36ff 	addle.w	r6, r6, #4294967295
 8015246:	1b92      	subs	r2, r2, r6
 8015248:	6122      	str	r2, [r4, #16]
 801524a:	f8cd a000 	str.w	sl, [sp]
 801524e:	464b      	mov	r3, r9
 8015250:	aa03      	add	r2, sp, #12
 8015252:	4621      	mov	r1, r4
 8015254:	4640      	mov	r0, r8
 8015256:	f7ff fee7 	bl	8015028 <_printf_common>
 801525a:	3001      	adds	r0, #1
 801525c:	d14a      	bne.n	80152f4 <_printf_i+0x1f0>
 801525e:	f04f 30ff 	mov.w	r0, #4294967295
 8015262:	b004      	add	sp, #16
 8015264:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8015268:	6823      	ldr	r3, [r4, #0]
 801526a:	f043 0320 	orr.w	r3, r3, #32
 801526e:	6023      	str	r3, [r4, #0]
 8015270:	4832      	ldr	r0, [pc, #200]	@ (801533c <_printf_i+0x238>)
 8015272:	2778      	movs	r7, #120	@ 0x78
 8015274:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8015278:	6823      	ldr	r3, [r4, #0]
 801527a:	6831      	ldr	r1, [r6, #0]
 801527c:	061f      	lsls	r7, r3, #24
 801527e:	f851 5b04 	ldr.w	r5, [r1], #4
 8015282:	d402      	bmi.n	801528a <_printf_i+0x186>
 8015284:	065f      	lsls	r7, r3, #25
 8015286:	bf48      	it	mi
 8015288:	b2ad      	uxthmi	r5, r5
 801528a:	6031      	str	r1, [r6, #0]
 801528c:	07d9      	lsls	r1, r3, #31
 801528e:	bf44      	itt	mi
 8015290:	f043 0320 	orrmi.w	r3, r3, #32
 8015294:	6023      	strmi	r3, [r4, #0]
 8015296:	b11d      	cbz	r5, 80152a0 <_printf_i+0x19c>
 8015298:	2310      	movs	r3, #16
 801529a:	e7ad      	b.n	80151f8 <_printf_i+0xf4>
 801529c:	4826      	ldr	r0, [pc, #152]	@ (8015338 <_printf_i+0x234>)
 801529e:	e7e9      	b.n	8015274 <_printf_i+0x170>
 80152a0:	6823      	ldr	r3, [r4, #0]
 80152a2:	f023 0320 	bic.w	r3, r3, #32
 80152a6:	6023      	str	r3, [r4, #0]
 80152a8:	e7f6      	b.n	8015298 <_printf_i+0x194>
 80152aa:	4616      	mov	r6, r2
 80152ac:	e7bd      	b.n	801522a <_printf_i+0x126>
 80152ae:	6833      	ldr	r3, [r6, #0]
 80152b0:	6825      	ldr	r5, [r4, #0]
 80152b2:	6961      	ldr	r1, [r4, #20]
 80152b4:	1d18      	adds	r0, r3, #4
 80152b6:	6030      	str	r0, [r6, #0]
 80152b8:	062e      	lsls	r6, r5, #24
 80152ba:	681b      	ldr	r3, [r3, #0]
 80152bc:	d501      	bpl.n	80152c2 <_printf_i+0x1be>
 80152be:	6019      	str	r1, [r3, #0]
 80152c0:	e002      	b.n	80152c8 <_printf_i+0x1c4>
 80152c2:	0668      	lsls	r0, r5, #25
 80152c4:	d5fb      	bpl.n	80152be <_printf_i+0x1ba>
 80152c6:	8019      	strh	r1, [r3, #0]
 80152c8:	2300      	movs	r3, #0
 80152ca:	6123      	str	r3, [r4, #16]
 80152cc:	4616      	mov	r6, r2
 80152ce:	e7bc      	b.n	801524a <_printf_i+0x146>
 80152d0:	6833      	ldr	r3, [r6, #0]
 80152d2:	1d1a      	adds	r2, r3, #4
 80152d4:	6032      	str	r2, [r6, #0]
 80152d6:	681e      	ldr	r6, [r3, #0]
 80152d8:	6862      	ldr	r2, [r4, #4]
 80152da:	2100      	movs	r1, #0
 80152dc:	4630      	mov	r0, r6
 80152de:	f7ea ffff 	bl	80002e0 <memchr>
 80152e2:	b108      	cbz	r0, 80152e8 <_printf_i+0x1e4>
 80152e4:	1b80      	subs	r0, r0, r6
 80152e6:	6060      	str	r0, [r4, #4]
 80152e8:	6863      	ldr	r3, [r4, #4]
 80152ea:	6123      	str	r3, [r4, #16]
 80152ec:	2300      	movs	r3, #0
 80152ee:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80152f2:	e7aa      	b.n	801524a <_printf_i+0x146>
 80152f4:	6923      	ldr	r3, [r4, #16]
 80152f6:	4632      	mov	r2, r6
 80152f8:	4649      	mov	r1, r9
 80152fa:	4640      	mov	r0, r8
 80152fc:	47d0      	blx	sl
 80152fe:	3001      	adds	r0, #1
 8015300:	d0ad      	beq.n	801525e <_printf_i+0x15a>
 8015302:	6823      	ldr	r3, [r4, #0]
 8015304:	079b      	lsls	r3, r3, #30
 8015306:	d413      	bmi.n	8015330 <_printf_i+0x22c>
 8015308:	68e0      	ldr	r0, [r4, #12]
 801530a:	9b03      	ldr	r3, [sp, #12]
 801530c:	4298      	cmp	r0, r3
 801530e:	bfb8      	it	lt
 8015310:	4618      	movlt	r0, r3
 8015312:	e7a6      	b.n	8015262 <_printf_i+0x15e>
 8015314:	2301      	movs	r3, #1
 8015316:	4632      	mov	r2, r6
 8015318:	4649      	mov	r1, r9
 801531a:	4640      	mov	r0, r8
 801531c:	47d0      	blx	sl
 801531e:	3001      	adds	r0, #1
 8015320:	d09d      	beq.n	801525e <_printf_i+0x15a>
 8015322:	3501      	adds	r5, #1
 8015324:	68e3      	ldr	r3, [r4, #12]
 8015326:	9903      	ldr	r1, [sp, #12]
 8015328:	1a5b      	subs	r3, r3, r1
 801532a:	42ab      	cmp	r3, r5
 801532c:	dcf2      	bgt.n	8015314 <_printf_i+0x210>
 801532e:	e7eb      	b.n	8015308 <_printf_i+0x204>
 8015330:	2500      	movs	r5, #0
 8015332:	f104 0619 	add.w	r6, r4, #25
 8015336:	e7f5      	b.n	8015324 <_printf_i+0x220>
 8015338:	08028795 	.word	0x08028795
 801533c:	080287a6 	.word	0x080287a6

08015340 <memmove>:
 8015340:	4288      	cmp	r0, r1
 8015342:	b510      	push	{r4, lr}
 8015344:	eb01 0402 	add.w	r4, r1, r2
 8015348:	d902      	bls.n	8015350 <memmove+0x10>
 801534a:	4284      	cmp	r4, r0
 801534c:	4623      	mov	r3, r4
 801534e:	d807      	bhi.n	8015360 <memmove+0x20>
 8015350:	1e43      	subs	r3, r0, #1
 8015352:	42a1      	cmp	r1, r4
 8015354:	d008      	beq.n	8015368 <memmove+0x28>
 8015356:	f811 2b01 	ldrb.w	r2, [r1], #1
 801535a:	f803 2f01 	strb.w	r2, [r3, #1]!
 801535e:	e7f8      	b.n	8015352 <memmove+0x12>
 8015360:	4402      	add	r2, r0
 8015362:	4601      	mov	r1, r0
 8015364:	428a      	cmp	r2, r1
 8015366:	d100      	bne.n	801536a <memmove+0x2a>
 8015368:	bd10      	pop	{r4, pc}
 801536a:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 801536e:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8015372:	e7f7      	b.n	8015364 <memmove+0x24>

08015374 <_sbrk_r>:
 8015374:	b538      	push	{r3, r4, r5, lr}
 8015376:	4d06      	ldr	r5, [pc, #24]	@ (8015390 <_sbrk_r+0x1c>)
 8015378:	2300      	movs	r3, #0
 801537a:	4604      	mov	r4, r0
 801537c:	4608      	mov	r0, r1
 801537e:	602b      	str	r3, [r5, #0]
 8015380:	f7ed fc90 	bl	8002ca4 <_sbrk>
 8015384:	1c43      	adds	r3, r0, #1
 8015386:	d102      	bne.n	801538e <_sbrk_r+0x1a>
 8015388:	682b      	ldr	r3, [r5, #0]
 801538a:	b103      	cbz	r3, 801538e <_sbrk_r+0x1a>
 801538c:	6023      	str	r3, [r4, #0]
 801538e:	bd38      	pop	{r3, r4, r5, pc}
 8015390:	2402cab0 	.word	0x2402cab0

08015394 <memcpy>:
 8015394:	440a      	add	r2, r1
 8015396:	4291      	cmp	r1, r2
 8015398:	f100 33ff 	add.w	r3, r0, #4294967295
 801539c:	d100      	bne.n	80153a0 <memcpy+0xc>
 801539e:	4770      	bx	lr
 80153a0:	b510      	push	{r4, lr}
 80153a2:	f811 4b01 	ldrb.w	r4, [r1], #1
 80153a6:	f803 4f01 	strb.w	r4, [r3, #1]!
 80153aa:	4291      	cmp	r1, r2
 80153ac:	d1f9      	bne.n	80153a2 <memcpy+0xe>
 80153ae:	bd10      	pop	{r4, pc}

080153b0 <_realloc_r>:
 80153b0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80153b4:	4607      	mov	r7, r0
 80153b6:	4614      	mov	r4, r2
 80153b8:	460d      	mov	r5, r1
 80153ba:	b921      	cbnz	r1, 80153c6 <_realloc_r+0x16>
 80153bc:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80153c0:	4611      	mov	r1, r2
 80153c2:	f7ff bc4d 	b.w	8014c60 <_malloc_r>
 80153c6:	b92a      	cbnz	r2, 80153d4 <_realloc_r+0x24>
 80153c8:	f7ff fbde 	bl	8014b88 <_free_r>
 80153cc:	4625      	mov	r5, r4
 80153ce:	4628      	mov	r0, r5
 80153d0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80153d4:	f000 f81a 	bl	801540c <_malloc_usable_size_r>
 80153d8:	4284      	cmp	r4, r0
 80153da:	4606      	mov	r6, r0
 80153dc:	d802      	bhi.n	80153e4 <_realloc_r+0x34>
 80153de:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 80153e2:	d8f4      	bhi.n	80153ce <_realloc_r+0x1e>
 80153e4:	4621      	mov	r1, r4
 80153e6:	4638      	mov	r0, r7
 80153e8:	f7ff fc3a 	bl	8014c60 <_malloc_r>
 80153ec:	4680      	mov	r8, r0
 80153ee:	b908      	cbnz	r0, 80153f4 <_realloc_r+0x44>
 80153f0:	4645      	mov	r5, r8
 80153f2:	e7ec      	b.n	80153ce <_realloc_r+0x1e>
 80153f4:	42b4      	cmp	r4, r6
 80153f6:	4622      	mov	r2, r4
 80153f8:	4629      	mov	r1, r5
 80153fa:	bf28      	it	cs
 80153fc:	4632      	movcs	r2, r6
 80153fe:	f7ff ffc9 	bl	8015394 <memcpy>
 8015402:	4629      	mov	r1, r5
 8015404:	4638      	mov	r0, r7
 8015406:	f7ff fbbf 	bl	8014b88 <_free_r>
 801540a:	e7f1      	b.n	80153f0 <_realloc_r+0x40>

0801540c <_malloc_usable_size_r>:
 801540c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8015410:	1f18      	subs	r0, r3, #4
 8015412:	2b00      	cmp	r3, #0
 8015414:	bfbc      	itt	lt
 8015416:	580b      	ldrlt	r3, [r1, r0]
 8015418:	18c0      	addlt	r0, r0, r3
 801541a:	4770      	bx	lr

0801541c <sqrtf>:
 801541c:	b508      	push	{r3, lr}
 801541e:	ed2d 8b02 	vpush	{d8}
 8015422:	eeb0 8a40 	vmov.f32	s16, s0
 8015426:	f000 f817 	bl	8015458 <__ieee754_sqrtf>
 801542a:	eeb4 8a48 	vcmp.f32	s16, s16
 801542e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8015432:	d60c      	bvs.n	801544e <sqrtf+0x32>
 8015434:	eddf 8a07 	vldr	s17, [pc, #28]	@ 8015454 <sqrtf+0x38>
 8015438:	eeb4 8ae8 	vcmpe.f32	s16, s17
 801543c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8015440:	d505      	bpl.n	801544e <sqrtf+0x32>
 8015442:	f7ff fb75 	bl	8014b30 <__errno>
 8015446:	ee88 0aa8 	vdiv.f32	s0, s17, s17
 801544a:	2321      	movs	r3, #33	@ 0x21
 801544c:	6003      	str	r3, [r0, #0]
 801544e:	ecbd 8b02 	vpop	{d8}
 8015452:	bd08      	pop	{r3, pc}
 8015454:	00000000 	.word	0x00000000

08015458 <__ieee754_sqrtf>:
 8015458:	eeb1 0ac0 	vsqrt.f32	s0, s0
 801545c:	4770      	bx	lr
	...

08015460 <_init>:
 8015460:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8015462:	bf00      	nop
 8015464:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8015466:	bc08      	pop	{r3}
 8015468:	469e      	mov	lr, r3
 801546a:	4770      	bx	lr

0801546c <_fini>:
 801546c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801546e:	bf00      	nop
 8015470:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8015472:	bc08      	pop	{r3}
 8015474:	469e      	mov	lr, r3
 8015476:	4770      	bx	lr
