<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE patent-application-publication SYSTEM "pap-v16-2002-01-01.dtd" [
<!ENTITY US20030001252A1-20030102-D00000.TIF SYSTEM "US20030001252A1-20030102-D00000.TIF" NDATA TIF>
<!ENTITY US20030001252A1-20030102-D00001.TIF SYSTEM "US20030001252A1-20030102-D00001.TIF" NDATA TIF>
<!ENTITY US20030001252A1-20030102-D00002.TIF SYSTEM "US20030001252A1-20030102-D00002.TIF" NDATA TIF>
<!ENTITY US20030001252A1-20030102-D00003.TIF SYSTEM "US20030001252A1-20030102-D00003.TIF" NDATA TIF>
<!ENTITY US20030001252A1-20030102-D00004.TIF SYSTEM "US20030001252A1-20030102-D00004.TIF" NDATA TIF>
<!ENTITY US20030001252A1-20030102-D00005.TIF SYSTEM "US20030001252A1-20030102-D00005.TIF" NDATA TIF>
]>
<patent-application-publication>
<subdoc-bibliographic-information>
<document-id>
<doc-number>20030001252</doc-number>
<kind-code>A1</kind-code>
<document-date>20030102</document-date>
</document-id>
<publication-filing-type>new</publication-filing-type>
<domestic-filing-data>
<application-number>
<doc-number>09816599</doc-number>
</application-number>
<application-number-series-code>09</application-number-series-code>
<filing-date>20010323</filing-date>
</domestic-filing-data>
<foreign-priority-data>
<priority-application-number>
<doc-number>2000-15305</doc-number>
</priority-application-number>
<filing-date>20000325</filing-date>
<country-code>KR</country-code>
</foreign-priority-data>
<technical-information>
<classification-ipc>
<classification-ipc-primary>
<ipc>H01L023/02</ipc>
</classification-ipc-primary>
<classification-ipc-edition>07</classification-ipc-edition>
</classification-ipc>
<classification-us>
<classification-us-primary>
<uspc>
<class>257</class>
<subclass>686000</subclass>
</uspc>
</classification-us-primary>
</classification-us>
<title-of-invention>Semiconductor package including stacked chips</title-of-invention>
</technical-information>
<inventors>
<first-named-inventor>
<name>
<given-name>Jae</given-name>
<middle-name>Hun</middle-name>
<family-name>Ku</family-name>
</name>
<residence>
<residence-non-us>
<city>Singapore</city>
<country-code>KR</country-code>
</residence-non-us>
</residence>
<authority-applicant>INV</authority-applicant>
</first-named-inventor>
<inventor>
<name>
<given-name>Jae</given-name>
<middle-name>Hak</middle-name>
<family-name>Yee</family-name>
</name>
<residence>
<residence-non-us>
<city>Singapore</city>
<country-code>KR</country-code>
</residence-non-us>
</residence>
<authority-applicant>INV</authority-applicant>
</inventor>
</inventors>
<correspondence-address>
<name-1>SKJERVEN MORRILL LLP</name-1>
<name-2></name-2>
<address>
<address-1>25 METRO DRIVE</address-1>
<address-2>SUITE 700</address-2>
<city>SAN JOSE</city>
<state>CA</state>
<postalcode>95110</postalcode>
<country>
<country-code>US</country-code>
</country>
</address>
</correspondence-address>
</subdoc-bibliographic-information>
<subdoc-abstract>
<paragraph id="A-0001" lvl="0">Semiconductor packages are disclosed. An exemplary package includes horizontal leads each having a first side and an opposite second side. The second side includes a recessed horizontal surface. Two stacked semiconductor chips are within the package and are electrically interconnected in a flip chip style. One chip extends over the first side of the leads and is electrically connected thereto. The chips are encapsulated in a package body formed of an encapsulating material. The recessed horizontal surface of the leads is covered by the encapsulating material, and a portion of the second side of each lead is exposed at an exterior surface of the package body as an input/output terminal. A surface of one or both chips may be exposed. The stack of chips may be supported on the first side of the leads or on a chip mounting plate. </paragraph>
</subdoc-abstract>
<subdoc-description>
<summary-of-invention>
<section>
<heading lvl="1">BACKGROUND OF THE INVENTION </heading>
<paragraph id="P-0001" lvl="0"><number>&lsqb;0001&rsqb;</number> 1. Field of the Invention </paragraph>
<paragraph id="P-0002" lvl="0"><number>&lsqb;0002&rsqb;</number> The present invention relates to a semiconductor package containing at least two stacked semiconductor chips. </paragraph>
<paragraph id="P-0003" lvl="0"><number>&lsqb;0003&rsqb;</number> 2. Description of the Related Art </paragraph>
<paragraph id="P-0004" lvl="0"><number>&lsqb;0004&rsqb;</number> Conventionally, a stack-type semiconductor package includes a plurality of semiconductor chips that are vertically stacked one on top of the other on a leadframe substrate or a printed circuit board substrate. The stacked semiconductor chips are electrically connected to each other and to the substrate. Since the package contains a plurality of semiconductor chips, a high degree of functionality is accomplished. </paragraph>
<paragraph id="P-0005" lvl="0"><number>&lsqb;0005&rsqb;</number> A conventional stack-type semiconductor package <highlight><bold>100</bold></highlight> is illustrated in <cross-reference target="DRAWINGS">FIG. 1</cross-reference>. Package <highlight><bold>100</bold></highlight> of <cross-reference target="DRAWINGS">FIG. 1</cross-reference> includes a printed circuit board <highlight><bold>1</bold></highlight> as a substrate. First circuit patterns, each including a bond finger <highlight><bold>5</bold></highlight>, are formed on an upper surface of a core resin layer <highlight><bold>3</bold></highlight> of printed circuit board <highlight><bold>1</bold></highlight>. Second circuit patterns, each including a land <highlight><bold>7</bold></highlight>, are formed on an opposite lower surface of resin layer <highlight><bold>3</bold></highlight>. The first and second circuit patterns are electrically connected with each other through conductive via-holes <highlight><bold>9</bold></highlight> that extend through resin layer <highlight><bold>3</bold></highlight>. A cover coat <highlight><bold>11</bold></highlight> formed of an insulative resin covers the upper and lower circuit patterns, except for the bond fingers <highlight><bold>5</bold></highlight> and lands <highlight><bold>7</bold></highlight>, respectively. </paragraph>
<paragraph id="P-0006" lvl="0"><number>&lsqb;0006&rsqb;</number> A first semiconductor chip <highlight><bold>15</bold></highlight> is bonded to a center portion of an upper surface of the printed circuit board <highlight><bold>1</bold></highlight> by adhesive <highlight><bold>16</bold></highlight>. A smaller second semiconductor chip <highlight><bold>17</bold></highlight> is bonded to an upper surface of the first semiconductor chip <highlight><bold>15</bold></highlight> by adhesive <highlight><bold>16</bold></highlight>. </paragraph>
<paragraph id="P-0007" lvl="0"><number>&lsqb;0007&rsqb;</number> Input and output pads <highlight><bold>13</bold></highlight> of the first and second semiconductor chips <highlight><bold>15</bold></highlight> and <highlight><bold>17</bold></highlight> are each connected to a respective one of the bond fingers <highlight><bold>5</bold></highlight> of printed circuit board <highlight><bold>1</bold></highlight> by conductive wires <highlight><bold>8</bold></highlight>. A plurality of conductive balls <highlight><bold>20</bold></highlight> are each fused to a respective one of the lands <highlight><bold>7</bold></highlight> that are formed on the lower surface of printed circuit board <highlight><bold>1</bold></highlight>. </paragraph>
<paragraph id="P-0008" lvl="0"><number>&lsqb;0008&rsqb;</number> The first semiconductor chip <highlight><bold>15</bold></highlight>, second semiconductor chip <highlight><bold>17</bold></highlight>, and conductive wires <highlight><bold>8</bold></highlight> are encapsulated in a package body <highlight><bold>18</bold></highlight> that is formed using an encapsulating material that is molded onto the upper surface of printed circuit board <highlight><bold>1</bold></highlight>. </paragraph>
<paragraph id="P-0009" lvl="0"><number>&lsqb;0009&rsqb;</number> The conventional stack-type semiconductor package <highlight><bold>100</bold></highlight> described above has cost disadvantages because it includes a relatively costly printed circuit board. Moreover, when package <highlight><bold>100</bold></highlight> is mounted on a motherboard, package <highlight><bold>100</bold></highlight> has a substantial mounting height above the mounting surface of the motherboard due to the combined heights of the stack of chips, the printed circuit board, the wire loops, and the conductive balls. Furthermore, because the semiconductor chips are fully enclosed by the printed circuit board and the body of hardened encapsulating material, heat generated by the semiconductor chips cannot be easily released to the outside. </paragraph>
</section>
<section>
<heading lvl="1">SUMMARY OF THE INVENTION </heading>
<paragraph id="P-0010" lvl="0"><number>&lsqb;0010&rsqb;</number> Various embodiments of leadframe-based semiconductor packages for a pair of stacked semiconductor chips are disclosed. An exemplary package includes a plurality of horizontal metal leads. Each lead has a first side, an opposite second side, and an inner end. The second side of each lead includes at least one recessed horizontal surface. The inner ends of the leads face and thereby collectively define a chip placement region wherein the stack of chips is located. The chips are electrically connected to each other in a flip chip style. At least one of the chips extends over the first side of the leads and is electrically connected thereto by bond wires or other conductors such as reflowed metal balls or anisotropic conductive films. The stack of chips is encapsulated in a body of a hardened encapsulating material. The recessed horizontal surface of each of the leads is covered by the encapsulating material, and at least a portion of the second side of each of the leads is exposed as an external connector in a horizontal plane of a first exterior surface of the package body. A surface of one or both of the chips may be exposed at the exterior of the package body to facilitate heat transfer. The stack of chips may be mounted on the first side of the leads or on a chip mounting plate located in the chip placement region. </paragraph>
<paragraph id="P-0011" lvl="0"><number>&lsqb;0011&rsqb;</number> The disclosed packages provide numerous advantages over the conventional package disclosed above, including a lesser package height above a mounting surface and superior heat dissipation capabilities. In addition, by using a leadframe rather than an internal printed circuit board substrate, the cost of the package is reduced. </paragraph>
<paragraph id="P-0012" lvl="0"><number>&lsqb;0012&rsqb;</number> These and other features and aspects of the present invention will be better understood in view of the following detailed description of the exemplary embodiments and the drawings thereof.</paragraph>
</section>
</summary-of-invention>
<brief-description-of-drawings>
<section>
<heading lvl="1">BRIEF DESCRIPTION OF THE DRAWINGS </heading>
<paragraph id="P-0013" lvl="0"><number>&lsqb;0013&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 1</cross-reference> is a cross-sectional side view illustrating a conventional semiconductor package. </paragraph>
<paragraph id="P-0014" lvl="0"><number>&lsqb;0014&rsqb;</number> <cross-reference target="DRAWINGS">FIGS. 2A and 2B</cross-reference> are cross-sectional side views illustrating semiconductor packages in accordance with a first embodiment of the present invention. </paragraph>
<paragraph id="P-0015" lvl="0"><number>&lsqb;0015&rsqb;</number> <cross-reference target="DRAWINGS">FIGS. 3A and 3B</cross-reference> are cross-sectional side views illustrating semiconductor packages in accordance with a second embodiment of the present invention. </paragraph>
<paragraph id="P-0016" lvl="0"><number>&lsqb;0016&rsqb;</number> <cross-reference target="DRAWINGS">FIGS. 4A and 4B</cross-reference> are cross-sectional side views illustrating semiconductor packages in accordance with a third embodiment of the present invention. </paragraph>
<paragraph id="P-0017" lvl="0"><number>&lsqb;0017&rsqb;</number> <cross-reference target="DRAWINGS">FIGS. 5A and 5B</cross-reference> are cross-sectional side views illustrating semiconductor packages in accordance with a fourth embodiment of the present invention.</paragraph>
</section>
</brief-description-of-drawings>
<detailed-description>
<paragraph id="P-0018" lvl="0"><number>&lsqb;0018&rsqb;</number> Wherever possible, the same reference numerals are used throughout the drawings and the description of the exemplary embodiments to refer to the same or like parts. </paragraph>
<section>
<heading lvl="1">DETAILED DESCRIPTION </heading>
<paragraph id="P-0019" lvl="0"><number>&lsqb;0019&rsqb;</number> <cross-reference target="DRAWINGS">FIGS. 2A and 2B</cross-reference> are cross-sectional side views illustrating alternative semiconductor packages <highlight><bold>101</bold></highlight> and <highlight><bold>102</bold></highlight>, respectively, in accordance with a first embodiment of the present invention. Packages <highlight><bold>101</bold></highlight> and <highlight><bold>102</bold></highlight> include a first semiconductor chip <highlight><bold>2</bold></highlight> that is stacked with a second semiconductor chip <highlight><bold>4</bold></highlight>. Chips <highlight><bold>2</bold></highlight> and <highlight><bold>4</bold></highlight> respectively include a first surface <highlight><bold>2</bold></highlight><highlight><italic>a </italic></highlight>or <highlight><bold>4</bold></highlight><highlight><italic>a </italic></highlight>having bond pads <highlight><bold>13</bold></highlight> formed thereon, and an opposite second surface <highlight><bold>2</bold></highlight><highlight><italic>b </italic></highlight>or <highlight><bold>4</bold></highlight><highlight><italic>b. </italic></highlight>Second semiconductor chip <highlight><bold>4</bold></highlight> is mounted over first semiconductor chip <highlight><bold>2</bold></highlight> so that first surface <highlight><bold>4</bold></highlight><highlight><italic>a </italic></highlight>and the bond pads <highlight><bold>13</bold></highlight> thereon superimpose first surface <highlight><bold>2</bold></highlight><highlight><italic>a </italic></highlight>and the bond pads <highlight><bold>13</bold></highlight>, respectively, of first semiconductor chip <highlight><bold>2</bold></highlight>. As shown, surfaces <highlight><bold>4</bold></highlight><highlight><italic>a, </italic></highlight><highlight><bold>4</bold></highlight><highlight><italic>b </italic></highlight>of second semiconductor chip <highlight><bold>4</bold></highlight> are larger in area than the corresponding surfaces <highlight><bold>2</bold></highlight><highlight><italic>a, </italic></highlight><highlight><bold>2</bold></highlight><highlight><italic>b </italic></highlight>of first semiconductor chip <highlight><bold>2</bold></highlight>, such that a peripheral portion of second semiconductor chip <highlight><bold>4</bold></highlight> overhangs the peripheral sides <highlight><bold>2</bold></highlight><highlight><italic>c </italic></highlight>of first semiconductor chip <highlight><bold>2</bold></highlight>. In this embodiment, first surface <highlight><bold>4</bold></highlight><highlight><italic>a </italic></highlight>of second semiconductor chip <highlight><bold>4</bold></highlight> includes bond pads <highlight><bold>13</bold></highlight> that are located both on the central portion of first surface <highlight><bold>4</bold></highlight><highlight><italic>a </italic></highlight>that superimposes first surface <highlight><bold>2</bold></highlight><highlight><italic>a </italic></highlight>of first semiconductor chip <highlight><bold>2</bold></highlight> and on the peripheral portion of first surface <highlight><bold>4</bold></highlight><highlight><italic>a </italic></highlight>that overhangs peripheral sides <highlight><bold>2</bold></highlight><highlight><italic>c </italic></highlight>of first semiconductor chip <highlight><bold>2</bold></highlight>. </paragraph>
<paragraph id="P-0020" lvl="0"><number>&lsqb;0020&rsqb;</number> A plurality of horizontal metal leads <highlight><bold>12</bold></highlight> are located at the bottom exterior first surface <highlight><bold>18</bold></highlight><highlight><italic>a </italic></highlight>of package body <highlight><bold>18</bold></highlight>. Leads <highlight><bold>12</bold></highlight> are collectively provided fully around first semiconductor chip <highlight><bold>2</bold></highlight>, as in a quad package, and below first surface <highlight><bold>4</bold></highlight><highlight><italic>a </italic></highlight>of second semiconductor chip <highlight><bold>4</bold></highlight>. (Alternatively, leads <highlight><bold>14</bold></highlight> may be provided adjacent to two sides <highlight><bold>2</bold></highlight><highlight><italic>c </italic></highlight>of first chip <highlight><bold>2</bold></highlight>, as in a dual package). The inner ends <highlight><bold>12</bold></highlight><highlight><italic>b </italic></highlight>of the leads <highlight><bold>12</bold></highlight> face the peripheral sides <highlight><bold>2</bold></highlight><highlight><italic>c </italic></highlight>of first semiconductor chip <highlight><bold>2</bold></highlight> and thereby collectively define a central area within which first semiconductor chip <highlight><bold>2</bold></highlight> is located. By having semiconductor <highlight><bold>2</bold></highlight> and <highlight><bold>4</bold></highlight> stacked in this way, that is, with first semiconductor chip <highlight><bold>2</bold></highlight> positioned at a central area laterally between the inner ends <highlight><bold>12</bold></highlight><highlight><italic>b </italic></highlight>of leads <highlight><bold>12</bold></highlight>, the thickness of semiconductor packages <highlight><bold>101</bold></highlight> and <highlight><bold>102</bold></highlight> can be remarkably reduced despite having two chips stacked therein. </paragraph>
<paragraph id="P-0021" lvl="0"><number>&lsqb;0021&rsqb;</number> As shown in <cross-reference target="DRAWINGS">FIG. 2</cross-reference>A, each lead <highlight><bold>12</bold></highlight> has an inner end <highlight><bold>12</bold></highlight><highlight><italic>b </italic></highlight>that faces first semiconductor chip <highlight><bold>2</bold></highlight> and an opposite outer end <highlight><bold>12</bold></highlight><highlight><italic>c </italic></highlight>that is exposed outside of package body <highlight><bold>18</bold></highlight>. An inner portion of the lower side <highlight><bold>12</bold></highlight><highlight><italic>e </italic></highlight>of each lead <highlight><bold>12</bold></highlight> beginning at inner end <highlight><bold>12</bold></highlight><highlight><italic>b </italic></highlight>is partially etched through in a vertical direction, so as to form a horizontal undercut region, denoted as horizontal recessed surface <highlight><bold>12</bold></highlight><highlight><italic>a, </italic></highlight>of a predetermined depth. A remaining portion of the lower side <highlight><bold>12</bold></highlight><highlight><italic>e </italic></highlight>of each lead <highlight><bold>12</bold></highlight> that is laterally between recessed surface <highlight><bold>12</bold></highlight><highlight><italic>a </italic></highlight>and the outer end <highlight><bold>12</bold></highlight><highlight><italic>c </italic></highlight>of the lead <highlight><bold>12</bold></highlight> defines a land <highlight><bold>14</bold></highlight>. Lands <highlight><bold>14</bold></highlight> are exposed at lower first surface <highlight><bold>18</bold></highlight><highlight><italic>a </italic></highlight>of package body <highlight><bold>18</bold></highlight> and are the input/output terminals of package <highlight><bold>101</bold></highlight>. During the encapsulation step, the encapsulating material that forms package body <highlight><bold>18</bold></highlight> fills in under recessed surface <highlight><bold>12</bold></highlight><highlight><italic>a, </italic></highlight>thereby preventing the lead <highlight><bold>12</bold></highlight> from being pulled vertically from body <highlight><bold>18</bold></highlight>. </paragraph>
<paragraph id="P-0022" lvl="0"><number>&lsqb;0022&rsqb;</number> Alternatively, the lower side <highlight><bold>12</bold></highlight><highlight><italic>e </italic></highlight>of each lead <highlight><bold>12</bold></highlight> may include a plurality of undercut regions each formed by partially etching through the thickness of lead <highlight><bold>12</bold></highlight>. For example, as shown in <cross-reference target="DRAWINGS">FIG. 2</cross-reference>B, each lead <highlight><bold>12</bold></highlight> includes two horizontal recessed surfaces <highlight><bold>12</bold></highlight><highlight><italic>a </italic></highlight>at the lower side of the lead. By having the two partial etched parts <highlight><bold>12</bold></highlight><highlight><italic>a, </italic></highlight>two lands <highlight><bold>14</bold></highlight> are defined on the lower surface of each lead <highlight><bold>12</bold></highlight>. When viewed from below, the lands <highlight><bold>14</bold></highlight> of the plurality of leads <highlight><bold>12</bold></highlight> are exposed and collectively arrayed at a lower horizontal first surface <highlight><bold>18</bold></highlight><highlight><italic>a </italic></highlight>of package body <highlight><bold>18</bold></highlight> in such a way as to produce rows and columns of lands <highlight><bold>14</bold></highlight> at first surface <highlight><bold>18</bold></highlight><highlight><italic>a. </italic></highlight></paragraph>
<paragraph id="P-0023" lvl="0"><number>&lsqb;0023&rsqb;</number> The input and output pads <highlight><bold>13</bold></highlight> of first semiconductor chip <highlight><bold>2</bold></highlight> each superimpose one of a centrally located subset of the input and output pads <highlight><bold>13</bold></highlight> of second semiconductor chip <highlight><bold>4</bold></highlight> and are electrically connected thereto in a flip chip style by conductive connection means <highlight><bold>6</bold></highlight>. The remaining peripheral input and output pads <highlight><bold>13</bold></highlight> of second semiconductor chip <highlight><bold>4</bold></highlight> each superimpose the upper first side <highlight><bold>12</bold></highlight><highlight><italic>d </italic></highlight>of a respective one of the leads <highlight><bold>12</bold></highlight>, and are electrically connected thereto in a flip chip style by conductive connection means <highlight><bold>6</bold></highlight>. </paragraph>
<paragraph id="P-0024" lvl="0"><number>&lsqb;0024&rsqb;</number> Metal balls, such as gold balls or solder balls, can be used as connection means <highlight><bold>6</bold></highlight>. Alternatively, instead of using metal balls, an anisotropic conductive film (ACF) can be used as connection means <highlight><bold>6</bold></highlight>. </paragraph>
<paragraph id="P-0025" lvl="0"><number>&lsqb;0025&rsqb;</number> Each anisotropic conductive film comprises an amalgamation of a conventional bonding film and conductive metal grains. A thickness of the bonding film is about 50 &mgr;m, and a diameter of each conductive metal grain is about 5 &mgr;m. A surface of the conductive metal grain is coated with a thin polymer layer. If heat or pressure is applied to a predetermined region of the anisotropic conductive film, the thin polymer layers of the conductive metal grains in the predetermined region are melted so that adjacent metal grains become connected, thereby providing conductivity. The thin polymer layer of the remaining conductive metal grains, i.e., those not included in the predetermined region, are maintained in an insulated status. Therefore, a position setting operation between two component elements to be electrically connected can be implemented in an easy manner. </paragraph>
<paragraph id="P-0026" lvl="0"><number>&lsqb;0026&rsqb;</number> In a case where gold balls or solder balls (or other metal balls) are used as the conductive connection means <highlight><bold>6</bold></highlight>, after the gold balls or solder balls are fused to predetermined regions of the semiconductor chip or the leads, a reflow process must be performed after a position setting operation in order to make an electrical connection. On the other hand, where the anisotropic conductive films are used as the conductive connection means <highlight><bold>6</bold></highlight>, after the anisotropic conductive films are applied over relatively wide areas on the semiconductor chip or the leads, and the semiconductor chip and the leads are properly positioned with respect to each other, then the semiconductor chip and the leads can be electrically connected with each other by simply exerting a pressing force of a desired level. For example, if the anisotropic conductive films are applied over wide areas on the second semiconductor chip <highlight><bold>4</bold></highlight> or the upper first side <highlight><bold>12</bold></highlight><highlight><italic>d </italic></highlight>of the leads <highlight><bold>12</bold></highlight>, then by bringing the second semiconductor chip <highlight><bold>4</bold></highlight> and the leads <highlight><bold>12</bold></highlight> into close contact with each other, the input and output pads <highlight><bold>13</bold></highlight> of the second semiconductor chip <highlight><bold>4</bold></highlight> exert pressure onto predetermined regions of the anisotropic conductive films, whereby the peripheral input and output pads <highlight><bold>13</bold></highlight> of the second semiconductor chip <highlight><bold>4</bold></highlight> and the upper first first side <highlight><bold>12</bold></highlight><highlight><italic>d </italic></highlight>of the respective leads <highlight><bold>12</bold></highlight> are electrically connected with each other. </paragraph>
<paragraph id="P-0027" lvl="0"><number>&lsqb;0027&rsqb;</number> Accordingly, while it is illustrated in the drawings that metal balls are used as the conductive connection means <highlight><bold>6</bold></highlight>, practitioners should understand that the metal balls can be replaced with anisotropic conductive films in all embodiments of the present invention. Using a flip chip style mounting for second semiconductor chip <highlight><bold>4</bold></highlight> on leads <highlight><bold>12</bold></highlight> through a connection means <highlight><bold>6</bold></highlight> eliminates the need for conductive wires, as in <cross-reference target="DRAWINGS">FIG. 1</cross-reference>, thereby eliminating the need for package body <highlight><bold>18</bold></highlight> to cover the apex of the wire loops, and subsequently reducing the height of the semiconductor packages <highlight><bold>101</bold></highlight> and <highlight><bold>102</bold></highlight>. </paragraph>
<paragraph id="P-0028" lvl="0"><number>&lsqb;0028&rsqb;</number> Also, where metal balls are used as the conductive connection means <highlight><bold>6</bold></highlight>, insulating layers <highlight><bold>22</bold></highlight> of a predetermined thickness may be coated on the upper first first side <highlight><bold>12</bold></highlight><highlight><italic>d </italic></highlight>of each of the leads <highlight><bold>12</bold></highlight> around the surface portions thereof where the leads <highlight><bold>12</bold></highlight> are connected with the peripheral input and output pads <highlight><bold>13</bold></highlight> of the second semiconductor chip <highlight><bold>4</bold></highlight>. The insulating layers <highlight><bold>22</bold></highlight> each prevent the metal ball that is bonded from overflowing the desired bonding area, whereby shorts between adjacent balls, inferior connections between the second semiconductor chip <highlight><bold>4</bold></highlight> and the leads <highlight><bold>12</bold></highlight>, or the like, can be avoided. The insulating layer <highlight><bold>22</bold></highlight> on first first side <highlight><bold>12</bold></highlight><highlight><italic>d </italic></highlight>of each lead <highlight><bold>12</bold></highlight> has an aperture through which the metal ball can be inserted to accurately locate the connection means <highlight><bold>6</bold></highlight> to the appropriate area of upper first side <highlight><bold>12</bold></highlight><highlight><italic>d </italic></highlight>of the lead <highlight><bold>12</bold></highlight> for bonding thereto. </paragraph>
<paragraph id="P-0029" lvl="0"><number>&lsqb;0029&rsqb;</number> While a variety of materials can be used to form the insulating layer <highlight><bold>22</bold></highlight>, it is preferred that a solder mask, a cover coat or polyimide be employed. </paragraph>
<paragraph id="P-0030" lvl="0"><number>&lsqb;0030&rsqb;</number> The first semiconductor chip <highlight><bold>2</bold></highlight>, second semiconductor chip <highlight><bold>4</bold></highlight>, conductive connection means <highlight><bold>6</bold></highlight> and leads <highlight><bold>12</bold></highlight> are encapsulated in a package body <highlight><bold>18</bold></highlight> formed from an insulative encapsulating material. The encapsulation step is performed so that at least a portion of the lower side <highlight><bold>12</bold></highlight><highlight><italic>e </italic></highlight>of each of the leads <highlight><bold>12</bold></highlight>, in particular, the land(s) <highlight><bold>14</bold></highlight>, are exposed to the outside in the horizontal plane of lower first surface <highlight><bold>18</bold></highlight><highlight><italic>a </italic></highlight>of package body <highlight><bold>18</bold></highlight>. Because the recessed surface <highlight><bold>12</bold></highlight><highlight><italic>a </italic></highlight>of each lead <highlight><bold>12</bold></highlight> is covered (i.e., underfilled) by the encapsulating material of package body <highlight><bold>18</bold></highlight>, the lead <highlight><bold>12</bold></highlight> is prevented from disengaging from the package body <highlight><bold>18</bold></highlight> in a horizontal or vertical direction and instead is maintained in a rigidly secured status. Typically, encapsulation is performed by molding and curing an insulative resin (e.g., epoxy) material. Alternatively, a liquid encapsulant may be used. </paragraph>
<paragraph id="P-0031" lvl="0"><number>&lsqb;0031&rsqb;</number> The exposed lands <highlight><bold>14</bold></highlight> at lower first surface <highlight><bold>18</bold></highlight><highlight><italic>a </italic></highlight>of the package body <highlight><bold>18</bold></highlight> of semiconductor package <highlight><bold>101</bold></highlight> can be electrically connected to a motherboard using solder. Also, as can be readily seen from <cross-reference target="DRAWINGS">FIG. 2</cross-reference>B, optional conductive balls <highlight><bold>20</bold></highlight>, such as lead tin solder balls, can be fused to the exposed lands <highlight><bold>14</bold></highlight>, as in a ball grid array package, so that the semiconductor package <highlight><bold>102</bold></highlight> can be electrically connected to a motherboard. </paragraph>
<paragraph id="P-0032" lvl="0"><number>&lsqb;0032&rsqb;</number> <cross-reference target="DRAWINGS">FIGS. 3A and 3B</cross-reference> are cross-sectional side views illustrating semiconductor packages <highlight><bold>103</bold></highlight> and <highlight><bold>104</bold></highlight> in accordance with a second embodiment of the present invention. Since semiconductor packages according to this second embodiment of the present invention are constructed in a similar manner to the semiconductor packages of the first embodiment discussed above, only differences existing therebetween will be described hereinbelow. </paragraph>
<paragraph id="P-0033" lvl="0"><number>&lsqb;0033&rsqb;</number> As shown in <cross-reference target="DRAWINGS">FIGS. 3A and 3B</cross-reference>, the encapsulation step (typically a molding process) is performed so that inactive second surface <highlight><bold>2</bold></highlight><highlight><italic>b </italic></highlight>of first semiconductor chip <highlight><bold>2</bold></highlight> is exposed to the outside at a horizontal lower first surface <highlight><bold>18</bold></highlight><highlight><italic>a </italic></highlight>of package body <highlight><bold>18</bold></highlight>. Moreover, inactive second surface <highlight><bold>4</bold></highlight><highlight><italic>b </italic></highlight>of second semiconductor chip <highlight><bold>4</bold></highlight> is exposed in the horizontal plane of the horizontal upper second surface <highlight><bold>18</bold></highlight><highlight><italic>b </italic></highlight>of the package body <highlight><bold>18</bold></highlight>. Accordingly, heat generated in the first semiconductor chip <highlight><bold>2</bold></highlight> can be released or dissipated into the air through the exposed second surface <highlight><bold>2</bold></highlight><highlight><italic>b, </italic></highlight>and heat generated in second semiconductor chip <highlight><bold>4</bold></highlight> can be released or dissipated into air through the exposed second surface <highlight><bold>4</bold></highlight><highlight><italic>b </italic></highlight>and through the leads <highlight><bold>12</bold></highlight>. As a consequence, the heat dissipation capability of semiconductor package <highlight><bold>103</bold></highlight>, <highlight><bold>104</bold></highlight> is drastically improved by comparison to the package of <cross-reference target="DRAWINGS">FIG. 1</cross-reference>. </paragraph>
<paragraph id="P-0034" lvl="0"><number>&lsqb;0034&rsqb;</number> Moreover, in the case of semiconductor package <highlight><bold>104</bold></highlight> of <cross-reference target="DRAWINGS">FIG. 3B, a</cross-reference> layer of a conductive paste (not shown), for example, a solder paste, may be formed on the exposed second surface <highlight><bold>2</bold></highlight><highlight><italic>b </italic></highlight>of first semiconductor chip <highlight><bold>2</bold></highlight>. The layer of conductive paste has a vertical thickness similar to that of the conductive balls <highlight><bold>20</bold></highlight>. During a process of mounting such a semiconductor package <highlight><bold>104</bold></highlight> on a motherboard, the conductive paste can be connected to a heat sink or ground terminal of the motherboard, whereby heat generated in the first semiconductor chip <highlight><bold>2</bold></highlight> can be easily transferred to the motherboard and from there into air. </paragraph>
<paragraph id="P-0035" lvl="0"><number>&lsqb;0035&rsqb;</number> <cross-reference target="DRAWINGS">FIGS. 4A and 4B</cross-reference> are cross-sectional side views illustrating semiconductor packages <highlight><bold>105</bold></highlight> and <highlight><bold>106</bold></highlight> in accordance with a third embodiment of the present invention. Again, our discussion will focus on the differences between these packages and those discussed above, rather than again describing the many similar features. </paragraph>
<paragraph id="P-0036" lvl="0"><number>&lsqb;0036&rsqb;</number> Packages <highlight><bold>105</bold></highlight>, <highlight><bold>106</bold></highlight> include a first semiconductor chip <highlight><bold>2</bold></highlight> having an active first surface <highlight><bold>2</bold></highlight><highlight><italic>a </italic></highlight>on which a plurality of input and output pads <highlight><bold>13</bold></highlight> are formed, and a second semiconductor chip <highlight><bold>4</bold></highlight> having an active first surface <highlight><bold>4</bold></highlight><highlight><italic>a </italic></highlight>on which a plurality of input and output pads <highlight><bold>13</bold></highlight> are formed. First semiconductor chip <highlight><bold>2</bold></highlight> is larger than second semiconductor chip <highlight><bold>4</bold></highlight>, and includes input and output pads <highlight><bold>13</bold></highlight> both at central and peripheral portions of first surface <highlight><bold>2</bold></highlight><highlight><italic>a. </italic></highlight>Second semiconductor chip <highlight><bold>4</bold></highlight> is mounted in a flip chip style on first semiconductor chip <highlight><bold>2</bold></highlight> so that the first surface <highlight><bold>4</bold></highlight><highlight><italic>a </italic></highlight>of semiconductor chip <highlight><bold>4</bold></highlight>, including the input/output pads <highlight><bold>13</bold></highlight> thereon, superimposes a central portion of first surface <highlight><bold>2</bold></highlight><highlight><italic>a </italic></highlight>of first semiconductor chip <highlight><bold>2</bold></highlight>. The input/output pads <highlight><bold>13</bold></highlight> of second semiconductor chip <highlight><bold>4</bold></highlight> are each superimposed and are electrically connected to a respective one of the central input/output pads <highlight><bold>13</bold></highlight> located on the central portion of first surface <highlight><bold>2</bold></highlight><highlight><italic>a </italic></highlight>of first semiconductor chip <highlight><bold>2</bold></highlight>. </paragraph>
<paragraph id="P-0037" lvl="0"><number>&lsqb;0037&rsqb;</number> A metal die pad, called chip mounting plate <highlight><bold>10</bold></highlight> herein, is provided at a central region of package <highlight><bold>105</bold></highlight>, <highlight><bold>106</bold></highlight>. Chip mounting plate <highlight><bold>10</bold></highlight> has a rectangular shape perimeter, and a first side <highlight><bold>10</bold></highlight><highlight><italic>b </italic></highlight>to which inactive second surface <highlight><bold>2</bold></highlight><highlight><italic>b </italic></highlight>of first semiconductor chip <highlight><bold>2</bold></highlight> is bonded with an adhesive <highlight><bold>16</bold></highlight>, which may be a layer of an adhesive resin (e.g., epoxy), an adhesive film, or a double sided tape. An opposite second side <highlight><bold>10</bold></highlight><highlight><italic>c </italic></highlight>of chip mounting plate <highlight><bold>10</bold></highlight> includes a central surface <highlight><bold>10</bold></highlight><highlight><italic>d </italic></highlight>that is exposed in the horizontal plane of horizontal exterior first surface <highlight><bold>18</bold></highlight><highlight><italic>a </italic></highlight>of package body <highlight><bold>18</bold></highlight> inside of lands <highlight><bold>14</bold></highlight> of leads <highlight><bold>12</bold></highlight>. A horizontal undercut region, denoted as recessed surface <highlight><bold>10</bold></highlight><highlight><italic>a, </italic></highlight>is formed by partially etching through chip mounting plate <highlight><bold>10</bold></highlight> from second side <highlight><bold>10</bold></highlight><highlight><italic>c </italic></highlight>toward first side <highlight><bold>10</bold></highlight><highlight><italic>b. </italic></highlight>Recessed surface <highlight><bold>10</bold></highlight><highlight><italic>a </italic></highlight>surrounds lower central surface <highlight><bold>10</bold></highlight><highlight><italic>d. </italic></highlight>Since horizontal recessed surface <highlight><bold>10</bold></highlight><highlight><italic>a </italic></highlight>is recessed from and fully surrounds central surface <highlight><bold>10</bold></highlight><highlight><italic>d, </italic></highlight>chip mounting plate <highlight><bold>10</bold></highlight> has a lip at first surface <highlight><bold>10</bold></highlight><highlight><italic>a </italic></highlight>that fully surrounds chip mounting plate <highlight><bold>10</bold></highlight>. </paragraph>
<paragraph id="P-0038" lvl="0"><number>&lsqb;0038&rsqb;</number> A plurality of horizontal leads <highlight><bold>12</bold></highlight> are provided around two or all four sides of chip mounting plate <highlight><bold>10</bold></highlight>. The leads <highlight><bold>12</bold></highlight> are in the same horizontal plane as chip mounting plate <highlight><bold>10</bold></highlight>, with a predetermined separation between an inner end <highlight><bold>12</bold></highlight><highlight><italic>b </italic></highlight>of each lead and the periphery of chip mounting plate <highlight><bold>10</bold></highlight>. Inner end <highlight><bold>12</bold></highlight><highlight><italic>b </italic></highlight>faces chip mounting plate <highlight><bold>10</bold></highlight>. </paragraph>
<paragraph id="P-0039" lvl="0"><number>&lsqb;0039&rsqb;</number> As shown in <cross-reference target="DRAWINGS">FIG. 4</cross-reference>A, an inner portion of the lower side <highlight><bold>12</bold></highlight><highlight><italic>e </italic></highlight>of each lead <highlight><bold>12</bold></highlight>, beginning at inner end <highlight><bold>12</bold></highlight><highlight><italic>b </italic></highlight>of the lead <highlight><bold>12</bold></highlight>, has a horizontal recessed surface <highlight><bold>12</bold></highlight><highlight><italic>a </italic></highlight>of a predetermined depth. The remaining portion of the lower side <highlight><bold>12</bold></highlight><highlight><italic>e </italic></highlight>of each lead <highlight><bold>12</bold></highlight>, i.e., the portion from recessed surface <highlight><bold>12</bold></highlight><highlight><italic>a </italic></highlight>outward to exposed outer end <highlight><bold>12</bold></highlight><highlight><italic>c </italic></highlight>of the lead <highlight><bold>12</bold></highlight>, defines a land <highlight><bold>14</bold></highlight> exposed in the horizontal plane of horizontal first surface <highlight><bold>18</bold></highlight><highlight><italic>a </italic></highlight>of body <highlight><bold>18</bold></highlight>. </paragraph>
<paragraph id="P-0040" lvl="0"><number>&lsqb;0040&rsqb;</number> In <cross-reference target="DRAWINGS">FIG. 4</cross-reference>B, each lead <highlight><bold>12</bold></highlight> is undercut at two locations of the lower side of the lead <highlight><bold>12</bold></highlight> so as to have two horizontal recessed surfaces <highlight><bold>12</bold></highlight><highlight><italic>a. </italic></highlight>The two recessed surfaces <highlight><bold>12</bold></highlight><highlight><italic>a </italic></highlight>define two lands <highlight><bold>14</bold></highlight> at the lower side of each lead <highlight><bold>12</bold></highlight>. Lands <highlight><bold>14</bold></highlight> are exposed at horizontal first surface <highlight><bold>18</bold></highlight><highlight><italic>a </italic></highlight>of body <highlight><bold>18</bold></highlight> and function as input/output terminals of the package. Optionally, conductive balls <highlight><bold>20</bold></highlight> may be fused to lands <highlight><bold>14</bold></highlight>. When viewed from below, the lands <highlight><bold>14</bold></highlight> of the plurality of leads <highlight><bold>12</bold></highlight> are arrayed in such a way as to produce rows and columns at lower first surface <highlight><bold>18</bold></highlight><highlight><italic>a </italic></highlight>of package body <highlight><bold>18</bold></highlight>. </paragraph>
<paragraph id="P-0041" lvl="0"><number>&lsqb;0041&rsqb;</number> Referring to <cross-reference target="DRAWINGS">FIGS. 4A and 4B</cross-reference>, the first semiconductor chip <highlight><bold>2</bold></highlight> extends over the upper first side <highlight><bold>12</bold></highlight><highlight><italic>d </italic></highlight>of the leads <highlight><bold>12</bold></highlight>. In other words, a peripheral portion of second surface <highlight><bold>2</bold></highlight><highlight><italic>b </italic></highlight>of first semiconductor chip <highlight><bold>2</bold></highlight> overhangs the sides of chip mounting plate <highlight><bold>12</bold></highlight> and superimposes the upper first s side <highlight><bold>12</bold></highlight><highlight><italic>d </italic></highlight>of leads <highlight><bold>12</bold></highlight>. This peripheral portion of second surface <highlight><bold>26</bold></highlight> may be bonded to the upper first side <highlight><bold>12</bold></highlight><highlight><italic>d </italic></highlight>of each of the leads <highlight><bold>12</bold></highlight> by a layer of insulative adhesive <highlight><bold>16</bold></highlight>, as in <cross-reference target="DRAWINGS">FIG. 4B</cross-reference>. Accordingly, leads <highlight><bold>12</bold></highlight> support the overhanging periphery of first semiconductor chip <highlight><bold>2</bold></highlight>, which can prevent first semiconductor chip <highlight><bold>2</bold></highlight> from being tilted during a wire bonding process. </paragraph>
<paragraph id="P-0042" lvl="0"><number>&lsqb;0042&rsqb;</number> During the wire bonding process, the peripheral input and output pads <highlight><bold>13</bold></highlight> on first surface <highlight><bold>2</bold></highlight><highlight><italic>a </italic></highlight>of first semiconductor chip <highlight><bold>2</bold></highlight> that are not superimposed by second semiconductor chip <highlight><bold>4</bold></highlight> are each electronically connected to the upper first side <highlight><bold>12</bold></highlight><highlight><italic>d </italic></highlight>of respective leads <highlight><bold>12</bold></highlight> by conductive wires <highlight><bold>8</bold></highlight>, which may be gold wires or aluminum wires. The upper first side <highlight><bold>12</bold></highlight><highlight><italic>d </italic></highlight>of the leads <highlight><bold>12</bold></highlight> can be plated with gold (Au), silver (Ag), palladium (Pd) or the like so as to provide a stronger connection with the conductive wires <highlight><bold>8</bold></highlight>. The centrally-located input and output pads <highlight><bold>13</bold></highlight> of the first semiconductor chip <highlight><bold>2</bold></highlight>, i.e., those superimposed by the input/output pads <highlight><bold>13</bold></highlight> of second semiconductor chip <highlight><bold>4</bold></highlight>, are electrically connected thereto by conductive connection means <highlight><bold>6</bold></highlight>. </paragraph>
<paragraph id="P-0043" lvl="0"><number>&lsqb;0043&rsqb;</number> Here, as described above, the conductive connection means <highlight><bold>6</bold></highlight> can be selected from a group consisting of metal balls (e.g., gold or solder balls) and anisotropic conductive films, among other possibilities. </paragraph>
<paragraph id="P-0044" lvl="0"><number>&lsqb;0044&rsqb;</number> The first semiconductor chip <highlight><bold>2</bold></highlight>, second semiconductor chip <highlight><bold>4</bold></highlight>, chip mounting plate <highlight><bold>10</bold></highlight>, leads <highlight><bold>12</bold></highlight>, conductive wires <highlight><bold>8</bold></highlight> and conductive connection means <highlight><bold>6</bold></highlight> are encapsulated (e.g., by molding) using an insulative encapsulating material, in a manner such that the central surface <highlight><bold>10</bold></highlight><highlight><italic>d </italic></highlight>of the lower second side <highlight><bold>10</bold></highlight><highlight><italic>c </italic></highlight>chip mounting plate <highlight><bold>10</bold></highlight> and the lands <highlight><bold>14</bold></highlight> of each of the leads <highlight><bold>12</bold></highlight> are exposed to the outside in the horizontal plane of first surface <highlight><bold>18</bold></highlight><highlight><italic>a </italic></highlight>of package body <highlight><bold>18</bold></highlight>, while recessed surface <highlight><bold>12</bold></highlight><highlight><italic>a </italic></highlight>is covered by the encapusulating material. Accordingly, heat generated in the first semiconductor chip <highlight><bold>2</bold></highlight> and the second semiconductor chip <highlight><bold>4</bold></highlight> is dissipated to the outside through the chip mounting plate <highlight><bold>10</bold></highlight> and leads <highlight><bold>12</bold></highlight>. Accordingly, the heat dissipation capability of the entire semiconductor packages <highlight><bold>105</bold></highlight> and <highlight><bold>106</bold></highlight> is markedly improved by comparison to the conventional package of <cross-reference target="DRAWINGS">FIG. 1</cross-reference>. </paragraph>
<paragraph id="P-0045" lvl="0"><number>&lsqb;0045&rsqb;</number> Semiconductor package <highlight><bold>105</bold></highlight> of <cross-reference target="DRAWINGS">FIG. 4A</cross-reference> can be electrically connected to a motherboard by bonding solder between each land <highlight><bold>14</bold></highlight> and a terminal of the motherboard. Semiconductor package <highlight><bold>106</bold></highlight> of <cross-reference target="DRAWINGS">FIG. 4B</cross-reference> can be electrically connected to a motherboard by fusing the conductive ball <highlight><bold>20</bold></highlight> previously formed on land <highlight><bold>14</bold></highlight> of each lead <highlight><bold>12</bold></highlight> to the terminals of the motherboard. In addition, a conductive layer, such as a solder paste, having a bond line thickness similar to that of the conductive balls <highlight><bold>20</bold></highlight> can be formed on the exposed lower central surface <highlight><bold>10</bold></highlight><highlight><italic>d </italic></highlight>of the chip mounting plate <highlight><bold>10</bold></highlight> of the semiconductor package <highlight><bold>106</bold></highlight> of <cross-reference target="DRAWINGS">FIG. 4B</cross-reference>. As described above, such a conductive layer may later be connected to a heat sink or ground terminal of the motherboard, so as to transfer heat generated in the first and second semiconductor chips <highlight><bold>2</bold></highlight> and <highlight><bold>4</bold></highlight> through chip mounting plate <highlight><bold>10</bold></highlight> to the motherboard. </paragraph>
<paragraph id="P-0046" lvl="0"><number>&lsqb;0046&rsqb;</number> <cross-reference target="DRAWINGS">FIGS. 5A and 5B</cross-reference> are cross-sectional side views illustrating semiconductor packages <highlight><bold>107</bold></highlight> and <highlight><bold>108</bold></highlight> in accordance with a fourth embodiment of the present invention. Since semiconductor packages according to this fourth embodiment of the present invention are constructed in a similar manner to the semiconductor packages according to the third embodiment of the present invention, only differences existing therebetween will be described hereinbelow. </paragraph>
<paragraph id="P-0047" lvl="0"><number>&lsqb;0047&rsqb;</number> As shown in <cross-reference target="DRAWINGS">FIGS. 5A and 5B</cross-reference>, an upper, inactive second surface <highlight><bold>4</bold></highlight><highlight><italic>b </italic></highlight>of second semiconductor chip <highlight><bold>4</bold></highlight> is exposed externally in the horizontal plane of horizontal second surface <highlight><bold>18</bold></highlight><highlight><italic>b </italic></highlight>of package body <highlight><bold>18</bold></highlight>, similar to <cross-reference target="DRAWINGS">FIGS. 3A and 3B</cross-reference>. Accordingly, heat generated in first semiconductor chip <highlight><bold>2</bold></highlight> and second semiconductor chip <highlight><bold>4</bold></highlight> is released into air through the lower first surface <highlight><bold>10</bold></highlight><highlight><italic>c </italic></highlight>of chip mounting plate <highlight><bold>10</bold></highlight> and through the exposed second surface <highlight><bold>4</bold></highlight><highlight><italic>b </italic></highlight>of second semiconductor chip <highlight><bold>4</bold></highlight>. Accordingly, the heat releasability of the entire semiconductor package <highlight><bold>107</bold></highlight>, <highlight><bold>108</bold></highlight> is improved. </paragraph>
<paragraph id="P-0048" lvl="0"><number>&lsqb;0048&rsqb;</number> Further, as in the packages of <cross-reference target="DRAWINGS">FIGS. 2A and 2B</cross-reference>, semiconductor packages <highlight><bold>107</bold></highlight> and <highlight><bold>108</bold></highlight> may have a conductive connection means <highlight><bold>6</bold></highlight> selected from a group consisting of metal balls (e.g., gold or solder balls) and anisotropic conductive films. Also, in the case of the semiconductor package <highlight><bold>108</bold></highlight> in <cross-reference target="DRAWINGS">FIG. 5B, a</cross-reference> layer conductive of a conductive paste can be further formed on the exposed lower central surface <highlight><bold>10</bold></highlight><highlight><italic>d </italic></highlight>of the chip mounting plate <highlight><bold>10</bold></highlight>. </paragraph>
<paragraph id="P-0049" lvl="0"><number>&lsqb;0049&rsqb;</number> The semiconductor packages described above feature an inexpensive leadframe in place of the costly printed circuit board of <cross-reference target="DRAWINGS">FIG. 1</cross-reference>, thereby reducing a manufacturing cost of the semiconductor package. Further, the leadframe is at the bottom of the package body, which reduces package height. </paragraph>
<paragraph id="P-0050" lvl="0"><number>&lsqb;0050&rsqb;</number> Also, in some of the embodiments where a lower semiconductor chip is positioned in an empty central area defined between the inward facing ends of the leads, which are separated from each other by a predetermined distance, the thickness of the entire semiconductor package is decreased. </paragraph>
<paragraph id="P-0051" lvl="0"><number>&lsqb;0051&rsqb;</number> Moreover, the use of flip-chip style conductive connection means for electrically interconnecting the two stacked chips to each other and, in some cases, for electrically connecting the larger one of the chips to the leads, eliminates the need for one or both sets of bond wires (compare <cross-reference target="DRAWINGS">FIG. 1</cross-reference>), thereby reducing the thickness of the semiconductor package still further. </paragraph>
<paragraph id="P-0052" lvl="0"><number>&lsqb;0052&rsqb;</number> Further, in embodiments where the inactive surface of one or both of the stacked semiconductor chips are exposed out of the package body, or where the inactive surface of the upper one of the two stacked semiconductor chips and a surface of a chip mounting plate are exposed out of the package body, the heat releasability of the entire semiconductor package is improved by the comparison to the package of <cross-reference target="DRAWINGS">FIG. 1</cross-reference>. </paragraph>
<paragraph id="P-0053" lvl="0"><number>&lsqb;0053&rsqb;</number> Furthermore, in the case where a layer of a conductive paste is formed on either an exposed lower inactive surface the lower chip of the stack or on the exposed lower surface of a chip mounting plate, the conductive paste layer can be thermally and/or connected to a motherboard to which the package is mounted, thereby providing an additional heat dissipation path ground voltage source for the mounted package. </paragraph>
<paragraph id="P-0054" lvl="0"><number>&lsqb;0054&rsqb;</number> In addition, when the semiconductor chips and the leads are electronically interconnected using conductive metal balls as the conductive connection means, an insulating layer of a predetermined thickness and having a central aperture can be coated on the upper surface of the respective leads. The metal balls (e.g., gold balls or solder balls) can each be fused to the upper surface of a respective one of the leads through the aperture in the insulating layer, thereby ensuring that an accurate conductive connection between the chip and lead is implemented in an easy and reliable manner. </paragraph>
<paragraph id="P-0055" lvl="0"><number>&lsqb;0055&rsqb;</number> In the drawings and specification, although specific terms may be employed in describing the exemplary embodiments, they are used in a generic and descriptive sense only and not for purposes of limitation. The scope of the invention is set forth in the following claims. </paragraph>
</section>
</detailed-description>
</subdoc-description>
<subdoc-claims>
<heading lvl="1">What is claimed is: </heading>
<claim id="CLM-00001">
<claim-text><highlight><bold>1</bold></highlight>. A semiconductor package comprising: 
<claim-text>a plurality of horizontal metal leads, each lead having a first side, an opposite second side, and an inner end, wherein the inner ends of the leads each face a central region in a horizontal plane of the leads; </claim-text>
<claim-text>a first semiconductor chip having input/output pads, said first chip located in the central region; </claim-text>
<claim-text>a second semiconductor chip having central input/output pads and peripheral input/output pads, wherein each of the central input/output pads superimposes and is electrically connected to a respective one of the input/output pads of the first semiconductor chip, and each of the peripheral input/output pads superimposes and is electrically connected to the first side of a respective one of the leads; and </claim-text>
<claim-text>a package body formed of a hardened encapsulating material, wherein the first and second semiconductor chips are encapsulated in the package body, and at least a portion of the second side of each of the leads is exposed at a horizontal first exterior surface of the package body. </claim-text>
</claim-text>
</claim>
<claim id="CLM-00002">
<claim-text><highlight><bold>2</bold></highlight>. The semiconductor package of <dependent-claim-reference depends_on="CLM-00001">claim 1</dependent-claim-reference>, wherein the second side of each lead includes at least one recessed horizontal surface covered by said encapsulating material. </claim-text>
</claim>
<claim id="CLM-00003">
<claim-text><highlight><bold>3</bold></highlight>. The semiconductor package of <dependent-claim-reference depends_on="CLM-00001">claim 1</dependent-claim-reference>, wherein the second side of each lead includes a recessed horizontal surface at the inner end of the lead, said recessed horizontal surface being covered by said encapsulating material. </claim-text>
</claim>
<claim id="CLM-00004">
<claim-text><highlight><bold>4</bold></highlight>. The semiconductor package of <dependent-claim-reference depends_on="CLM-00001">claim 1</dependent-claim-reference>, wherein the second sides of the leads exposed at said first exterior surface collectively form rows and columns. </claim-text>
</claim>
<claim id="CLM-00005">
<claim-text><highlight><bold>5</bold></highlight>. The semiconductor package of <dependent-claim-reference depends_on="CLM-00001">claim 1</dependent-claim-reference>, wherein the second side of each lead includes at least one recessed horizontal surface covered by said encapsulating material and at least two surfaces exposed at the first exterior surface of the package. </claim-text>
</claim>
<claim id="CLM-00006">
<claim-text><highlight><bold>6</bold></highlight>. The semiconductor package of <dependent-claim-reference depends_on="CLM-00001">claim 1</dependent-claim-reference>, wherein a surface of the first semiconductor chip is exposed at the first exterior surface of the package body, and a surface of the second semiconductor chip is exposed at an opposite second exterior surface of the package body. </claim-text>
</claim>
<claim id="CLM-00007">
<claim-text><highlight><bold>7</bold></highlight>. The semiconductor package of <dependent-claim-reference depends_on="CLM-00001">claim 1</dependent-claim-reference>, wherein a surface of at least one of the first and second semiconductor chips is exposed at an exterior surface of the package body. </claim-text>
</claim>
<claim id="CLM-00008">
<claim-text><highlight><bold>8</bold></highlight>. The semiconductor package of <dependent-claim-reference depends_on="CLM-00001">claim 1</dependent-claim-reference>, wherein the input/output pads of the first chip are each electrically connected to the central input/output pads of the second chip, and the peripheral input/output pads of the second chip are each electrically connected to the first side of the lead, by a reflowed metal ball or an anisotropic conductive film. </claim-text>
</claim>
<claim id="CLM-00009">
<claim-text><highlight><bold>9</bold></highlight>. The semiconductor package of <dependent-claim-reference depends_on="CLM-00001">claim 1</dependent-claim-reference>, wherein a first surface of the first semiconductor chip is exposed at the first exterior surface of the package body, said first surface being covered by a layer of a conductive paste, and each exposed portion of the second side of each lead has a conductive ball thereon. </claim-text>
</claim>
<claim id="CLM-00010">
<claim-text><highlight><bold>10</bold></highlight>. The semiconductor package of <dependent-claim-reference depends_on="CLM-00001">claim 1</dependent-claim-reference>, wherein each exposed portion of the second side of each lead has a conductive ball thereon. </claim-text>
</claim>
<claim id="CLM-00011">
<claim-text><highlight><bold>11</bold></highlight>. The semiconductor package of <dependent-claim-reference depends_on="CLM-00001">claim 1</dependent-claim-reference>, further comprising an insulative layer on the first side of each lead, wherein the peripheral input/output pads of the second semiconductor chip are electrically connected to the first side of the lead through said insulative layer. </claim-text>
</claim>
<claim id="CLM-00012">
<claim-text><highlight><bold>12</bold></highlight>. A semiconductor package comprising: 
<claim-text>a chip mounting plate having a first side and an opposite second side; </claim-text>
<claim-text>a plurality of horizontal metal leads, each lead having a first side, an opposite second side, and an inner end facing the chip mounting plate; </claim-text>
<claim-text>a first semiconductor chip having a first surface and an opposite second surface, wherein the first surface includes central input/output pads and peripheral input/output pads and the second surface is mounted on the first side of the chip mounting plate; </claim-text>
<claim-text>a second semiconductor chip having a first surface with input/output pads thereon, wherein each of the input/output pads of the second semiconductor chip superimposes and is electrically connected to a respective one of the central input/output pads of the first semiconductor chip; </claim-text>
<claim-text>a plurality of metal wires each electrically connected between the first side of a respective one of the leads and a respective one of the peripheral bond pads of the first semiconductor chip; and </claim-text>
<claim-text>a package body formed of a hardened encapsulating material, wherein the first and second semiconductor chips are encapsulated in the package body, and at least a portion of the second side of each of the leads is exposed at a horizontal first exterior surface of the package body. </claim-text>
</claim-text>
</claim>
<claim id="CLM-00013">
<claim-text><highlight><bold>13</bold></highlight>. The semiconductor package of <dependent-claim-reference depends_on="CLM-00011">claim 12</dependent-claim-reference>, wherein the second surface of the first semiconductor chip superimposes the first side of the leads. </claim-text>
</claim>
<claim id="CLM-00014">
<claim-text><highlight><bold>14</bold></highlight>. The semiconductor package of <dependent-claim-reference depends_on="CLM-00011">claim 12</dependent-claim-reference>, wherein the second side of each lead includes at least one recessed horizontal surface covered by said encapsulating material. </claim-text>
</claim>
<claim id="CLM-00015">
<claim-text><highlight><bold>15</bold></highlight>. The semiconductor package of <dependent-claim-reference depends_on="CLM-00011">claim 12</dependent-claim-reference>, wherein the second side of each lead includes a recessed horizontal surface at the inner end of the lead, said recessed horizontal surface being covered by said encapsulating material. </claim-text>
</claim>
<claim id="CLM-00016">
<claim-text><highlight><bold>16</bold></highlight>. The semiconductor package of <dependent-claim-reference depends_on="CLM-00011">claim 12</dependent-claim-reference>, wherein the second sides of the leads exposed at said first exterior surface collectively form rows and columns. </claim-text>
</claim>
<claim id="CLM-00017">
<claim-text><highlight><bold>17</bold></highlight>. The semiconductor package of <dependent-claim-reference depends_on="CLM-00011">claim 12</dependent-claim-reference>, wherein the second side of each lead includes at least one recessed horizontal surface covered by said encapsulating material and at least two surfaces exposed at the first exterior surface of the package. </claim-text>
</claim>
<claim id="CLM-00018">
<claim-text><highlight><bold>18</bold></highlight>. The semiconductor package of <dependent-claim-reference depends_on="CLM-00011">claim 12</dependent-claim-reference>, wherein a central portion of the second side of the chip mounting plate is exposed at the first exterior surface of the package body, and a surface of the second semiconductor chip is exposed at an opposite second exterior surface of the package body. </claim-text>
</claim>
<claim id="CLM-00019">
<claim-text><highlight><bold>19</bold></highlight>. The semiconductor package of <dependent-claim-reference depends_on="CLM-00011">claim 12</dependent-claim-reference>, wherein a surface of the second semiconductor chip is exposed at a second exterior surface of the package body. </claim-text>
</claim>
<claim id="CLM-00020">
<claim-text><highlight><bold>20</bold></highlight>. The semiconductor package of <dependent-claim-reference depends_on="CLM-00011">claim 12</dependent-claim-reference>, wherein the second surface of the first semiconductor chip is supported on the first side of the leads by an insulative layer, said insulative layer being covered by said encapsulating material. </claim-text>
</claim>
<claim id="CLM-00021">
<claim-text><highlight><bold>21</bold></highlight>. The semiconductor package of <dependent-claim-reference depends_on="CLM-00011">claim 12</dependent-claim-reference>, wherein the central input/output pads of the first chip are each electrically connected to the input/output pads of the second chip by a reflowed metal ball or an anisotropic conductive film. </claim-text>
</claim>
<claim id="CLM-00022">
<claim-text><highlight><bold>22</bold></highlight>. The semiconductor package of <dependent-claim-reference depends_on="CLM-00011">claim 12</dependent-claim-reference>, wherein a portion of the second side of the chip mounting plate is exposed at the first exterior surface of the package body, said portion being covered by a layer of a conductive paste, and the exposed portion of the second side of each lead has a conductive ball thereon. </claim-text>
</claim>
<claim id="CLM-00023">
<claim-text><highlight><bold>23</bold></highlight>. The semiconductor package of <dependent-claim-reference depends_on="CLM-00011">claim 12</dependent-claim-reference>, wherein each exposed portion of the second side of each lead has a conductive ball thereon. </claim-text>
</claim>
<claim id="CLM-00024">
<claim-text><highlight><bold>24</bold></highlight>. The semiconductor package of <dependent-claim-reference depends_on="CLM-00011">claim 12</dependent-claim-reference>, wherein the second side the chip mounting plate includes a central surface and a recessed horizontal surface surrounding the central surface, and said recessed horizontal surface is covered by said encapsulating material. </claim-text>
</claim>
<claim id="CLM-00025">
<claim-text><highlight><bold>25</bold></highlight>. The semiconductor package of <dependent-claim-reference depends_on="CLM-00011">claim 12</dependent-claim-reference>, wherein the second side the chip mounting plate includes a central surface exposed at the first exterior surface of the package body, and a recessed horizontal surface surrounding the central surface, and said recessed horizontal surface is covered by said encapsulating material. </claim-text>
</claim>
<claim id="CLM-00026">
<claim-text><highlight><bold>26</bold></highlight>. The semiconductor package of <dependent-claim-reference depends_on="CLM-00022">claim 25</dependent-claim-reference>, wherein the second surface of the first semiconductor chip superimposes the first side of the leads. </claim-text>
</claim>
<claim id="CLM-00027">
<claim-text><highlight><bold>27</bold></highlight>. The semiconductor package of <dependent-claim-reference depends_on="CLM-00022">claim 25</dependent-claim-reference>, wherein the second side of each lead includes at least one recessed horizontal surface covered by said encapsulating material. </claim-text>
</claim>
<claim id="CLM-00028">
<claim-text><highlight><bold>28</bold></highlight>. A semiconductor package comprising: 
<claim-text>a plurality of horizontal metal leads, each lead having a first side, an opposite second side, and an inner end wherein the second side of each lead includes at least one recessed horizontal surface and the inner ends of the leads face a central chip placement region; </claim-text>
<claim-text>first and second semiconductor chips stacked in said chip placement region, each said chip having input/output pads, wherein at least some of the input/output pads of the first semiconductor chip face and are electrically connected to respective ones of the input/output pads of the second semiconductor chip by a first conductor, and other input/output pads of one of the first and second semiconductor chips are over the first side of the leads and are electrically connected to the first side of a respective ones of leads by a second conductor; and </claim-text>
<claim-text>a package body formed of a hardened encapsulating material, wherein the first and second semiconductor chips and the conductors are encapsulated in the package body, the recessed horizontal surface of each of the leads is covered by the encapsulating material, and at least a portion of the second side of each of the leads is exposed at a horizontal first exterior surface of the package body. </claim-text>
</claim-text>
</claim>
<claim id="CLM-00029">
<claim-text><highlight><bold>29</bold></highlight>. The semiconductor package of <dependent-claim-reference depends_on="CLM-00022">claim 28</dependent-claim-reference>, further comprising a chip mounting plate in said chip placement region and having a first side and an opposite second side, wherein the first and second semiconductor chips are stacked on the first side of the mounting plate, and the second side the chip mounting plate includes a central surface exposed at the first exterior surface of the package body and a recessed horizontal surface surrounding the central surface, said recessed horizontal surface being covered by said encapsulating material. </claim-text>
</claim>
<claim id="CLM-00030">
<claim-text><highlight><bold>30</bold></highlight>. The semiconductor package of <dependent-claim-reference depends_on="CLM-00022">claim 28</dependent-claim-reference>, wherein the input/output pads over the first side of the leads each face and are electrically connected to the first side of the lead. </claim-text>
</claim>
<claim id="CLM-00031">
<claim-text><highlight><bold>31</bold></highlight>. The semiconductor package of <dependent-claim-reference depends_on="CLM-00022">claim 28</dependent-claim-reference>, wherein the first conductor is a reflowed metal ball or an anisotropic conductive film, and the second conductor is a metal wire. </claim-text>
</claim>
<claim id="CLM-00032">
<claim-text><highlight><bold>32</bold></highlight>. The semiconductor package of <dependent-claim-reference depends_on="CLM-00022">claim 28</dependent-claim-reference>, wherein the first and second conductors are an anisotropic conductive film. </claim-text>
</claim>
<claim id="CLM-00033">
<claim-text><highlight><bold>33</bold></highlight>. The semiconductor package of <dependent-claim-reference depends_on="CLM-00022">claim 28</dependent-claim-reference>, wherein one of the first and second semiconductor chips is in a horizontal plane with the leads in said chip placement region.</claim-text>
</claim>
</subdoc-claims>
<subdoc-drawings id="DRAWINGS">
<heading lvl="0" align="CENTER">Drawings</heading>
<representative-figure>4A</representative-figure>
<figure id="figure-D00000">
<image id="EMI-D00000" file="US20030001252A1-20030102-D00000.TIF" imf="TIFF" ti="DR"/>
</figure>
<figure id="figure-D00001">
<image id="EMI-D00001" file="US20030001252A1-20030102-D00001.TIF" imf="TIFF" ti="DR"/>
</figure>
<figure id="figure-D00002">
<image id="EMI-D00002" file="US20030001252A1-20030102-D00002.TIF" imf="TIFF" ti="DR"/>
</figure>
<figure id="figure-D00003">
<image id="EMI-D00003" file="US20030001252A1-20030102-D00003.TIF" imf="TIFF" ti="DR"/>
</figure>
<figure id="figure-D00004">
<image id="EMI-D00004" file="US20030001252A1-20030102-D00004.TIF" imf="TIFF" ti="DR"/>
</figure>
<figure id="figure-D00005">
<image id="EMI-D00005" file="US20030001252A1-20030102-D00005.TIF" imf="TIFF" ti="DR"/>
</figure>
</subdoc-drawings>
</patent-application-publication>
