-- ==============================================================
-- RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
-- Version: 2022.1
-- Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity dds_ddc_center is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst_n : IN STD_LOGIC;
    res_in_TDATA : IN STD_LOGIC_VECTOR (255 downto 0);
    res_in_TVALID : IN STD_LOGIC;
    res_in_TREADY : OUT STD_LOGIC;
    res_in_TKEEP : IN STD_LOGIC_VECTOR (31 downto 0);
    res_in_TSTRB : IN STD_LOGIC_VECTOR (31 downto 0);
    res_in_TUSER : IN STD_LOGIC_VECTOR (7 downto 0);
    res_in_TLAST : IN STD_LOGIC_VECTOR (0 downto 0);
    accumulator_TDATA : IN STD_LOGIC_VECTOR (167 downto 0);
    accumulator_TVALID : IN STD_LOGIC;
    accumulator_TREADY : OUT STD_LOGIC;
    center_TDATA : IN STD_LOGIC_VECTOR (255 downto 0);
    center_TVALID : IN STD_LOGIC;
    center_TREADY : OUT STD_LOGIC;
    res_out_TDATA : OUT STD_LOGIC_VECTOR (255 downto 0);
    res_out_TVALID : OUT STD_LOGIC;
    res_out_TREADY : IN STD_LOGIC;
    res_out_TKEEP : OUT STD_LOGIC_VECTOR (31 downto 0);
    res_out_TSTRB : OUT STD_LOGIC_VECTOR (31 downto 0);
    res_out_TUSER : OUT STD_LOGIC_VECTOR (7 downto 0);
    res_out_TLAST : OUT STD_LOGIC_VECTOR (0 downto 0) );
end;


architecture behav of dds_ddc_center is 
    attribute CORE_GENERATION_INFO : STRING;
    attribute CORE_GENERATION_INFO of behav : architecture is
    "dds_ddc_center_dds_ddc_center,hls_ip_2022_1,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xczu28dr-ffvg1517-2-e,HLS_INPUT_CLOCK=1.818000,HLS_INPUT_ARCH=pipeline,HLS_SYN_CLOCK=1.237000,HLS_SYN_LAT=23,HLS_SYN_TPT=1,HLS_SYN_MEM=16,HLS_SYN_DSP=0,HLS_SYN_FF=20089,HLS_SYN_LUT=14170,HLS_VERSION=2022_1}";
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv32_10 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010000";
    constant ap_const_lv32_1F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011111";
    constant ap_const_lv32_15 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010101";
    constant ap_const_lv32_29 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101001";
    constant ap_const_lv32_20 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100000";
    constant ap_const_lv32_2F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101111";
    constant ap_const_lv32_30 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110000";
    constant ap_const_lv32_3F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111111";
    constant ap_const_lv32_2A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101010";
    constant ap_const_lv32_3E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111110";
    constant ap_const_lv32_40 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001000000";
    constant ap_const_lv32_4F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001001111";
    constant ap_const_lv32_50 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001010000";
    constant ap_const_lv32_5F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001011111";
    constant ap_const_lv32_53 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001010011";
    constant ap_const_lv32_60 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001100000";
    constant ap_const_lv32_6F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001101111";
    constant ap_const_lv32_70 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001110000";
    constant ap_const_lv32_7F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001111111";
    constant ap_const_lv32_54 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001010100";
    constant ap_const_lv32_68 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001101000";
    constant ap_const_lv32_80 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010000000";
    constant ap_const_lv32_8F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010001111";
    constant ap_const_lv32_90 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010010000";
    constant ap_const_lv32_9F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010011111";
    constant ap_const_lv32_69 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001101001";
    constant ap_const_lv32_7D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001111101";
    constant ap_const_lv32_A0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010100000";
    constant ap_const_lv32_AF : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010101111";
    constant ap_const_lv32_B0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010110000";
    constant ap_const_lv32_BF : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010111111";
    constant ap_const_lv32_7E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001111110";
    constant ap_const_lv32_92 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010010010";
    constant ap_const_lv32_C0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000011000000";
    constant ap_const_lv32_CF : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000011001111";
    constant ap_const_lv32_D0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000011010000";
    constant ap_const_lv32_DF : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000011011111";
    constant ap_const_lv32_93 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010010011";
    constant ap_const_lv32_A7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010100111";
    constant ap_const_lv32_E0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000011100000";
    constant ap_const_lv32_EF : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000011101111";
    constant ap_const_lv32_F0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000011110000";
    constant ap_const_lv32_FF : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000011111111";
    constant ap_const_lv32_12 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010010";
    constant ap_const_lv32_23 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100011";
    constant ap_const_lv32_24 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100100";
    constant ap_const_lv32_33 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110011";
    constant ap_const_lv25_0 : STD_LOGIC_VECTOR (24 downto 0) := "0000000000000000000000000";
    constant ap_const_lv32_2B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101011";
    constant ap_const_lv24_0 : STD_LOGIC_VECTOR (23 downto 0) := "000000000000000000000000";
    constant ap_const_lv32_19 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011001";
    constant ap_const_lv32_18 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011000";
    constant ap_const_lv32_11 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010001";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv17_0 : STD_LOGIC_VECTOR (16 downto 0) := "00000000000000000";
    constant ap_const_lv18_1FFFF : STD_LOGIC_VECTOR (17 downto 0) := "011111111111111111";
    constant ap_const_lv18_20001 : STD_LOGIC_VECTOR (17 downto 0) := "100000000000000001";
    constant ap_const_lv32_22 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100010";
    constant ap_const_lv32_21 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100001";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001111";
    constant ap_const_lv16_0 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    constant ap_const_lv2_3 : STD_LOGIC_VECTOR (1 downto 0) := "11";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv15_0 : STD_LOGIC_VECTOR (14 downto 0) := "000000000000000";
    constant ap_const_lv16_7FFF : STD_LOGIC_VECTOR (15 downto 0) := "0111111111111111";
    constant ap_const_lv16_8001 : STD_LOGIC_VECTOR (15 downto 0) := "1000000000000001";

    signal ap_rst_n_inv : STD_LOGIC;
    signal res_in_TDATA_blk_n : STD_LOGIC;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (0 downto 0) := "1";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal accumulator_TDATA_blk_n : STD_LOGIC;
    signal center_TDATA_blk_n : STD_LOGIC;
    signal res_out_TDATA_blk_n : STD_LOGIC;
    signal ap_enable_reg_pp0_iter23 : STD_LOGIC := '0';
    signal tmp_user_V_reg_9054 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_block_state1_pp0_stage0_iter0 : BOOLEAN;
    signal ap_block_state2_pp0_stage0_iter1 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter2 : BOOLEAN;
    signal ap_block_state4_pp0_stage0_iter3 : BOOLEAN;
    signal ap_block_state5_pp0_stage0_iter4 : BOOLEAN;
    signal ap_block_state6_pp0_stage0_iter5 : BOOLEAN;
    signal ap_block_state7_pp0_stage0_iter6 : BOOLEAN;
    signal ap_block_state8_pp0_stage0_iter7 : BOOLEAN;
    signal ap_block_state9_pp0_stage0_iter8 : BOOLEAN;
    signal ap_block_state10_pp0_stage0_iter9 : BOOLEAN;
    signal ap_block_state11_pp0_stage0_iter10 : BOOLEAN;
    signal ap_block_state12_pp0_stage0_iter11 : BOOLEAN;
    signal ap_block_state13_pp0_stage0_iter12 : BOOLEAN;
    signal ap_block_state14_pp0_stage0_iter13 : BOOLEAN;
    signal ap_block_state15_pp0_stage0_iter14 : BOOLEAN;
    signal ap_block_state16_pp0_stage0_iter15 : BOOLEAN;
    signal ap_block_state17_pp0_stage0_iter16 : BOOLEAN;
    signal ap_block_state18_pp0_stage0_iter17 : BOOLEAN;
    signal ap_block_state19_pp0_stage0_iter18 : BOOLEAN;
    signal ap_block_state20_pp0_stage0_iter19 : BOOLEAN;
    signal ap_block_state21_pp0_stage0_iter20 : BOOLEAN;
    signal ap_block_state22_pp0_stage0_iter21 : BOOLEAN;
    signal ap_block_state23_pp0_stage0_iter22 : BOOLEAN;
    signal ap_block_state24_pp0_stage0_iter23 : BOOLEAN;
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal tmp_user_V_reg_9054_pp0_iter1_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_user_V_reg_9054_pp0_iter2_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_user_V_reg_9054_pp0_iter3_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_user_V_reg_9054_pp0_iter4_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_user_V_reg_9054_pp0_iter5_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_user_V_reg_9054_pp0_iter6_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_user_V_reg_9054_pp0_iter7_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_user_V_reg_9054_pp0_iter8_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_user_V_reg_9054_pp0_iter9_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_user_V_reg_9054_pp0_iter10_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_user_V_reg_9054_pp0_iter11_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_user_V_reg_9054_pp0_iter12_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_user_V_reg_9054_pp0_iter13_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_user_V_reg_9054_pp0_iter14_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_user_V_reg_9054_pp0_iter15_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_user_V_reg_9054_pp0_iter16_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_user_V_reg_9054_pp0_iter17_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_user_V_reg_9054_pp0_iter18_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_user_V_reg_9054_pp0_iter19_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_user_V_reg_9054_pp0_iter20_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_user_V_reg_9054_pp0_iter21_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_user_V_reg_9054_pp0_iter22_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_last_V_reg_9059 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_last_V_reg_9059_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_last_V_reg_9059_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_last_V_reg_9059_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_last_V_reg_9059_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_last_V_reg_9059_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_last_V_reg_9059_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_last_V_reg_9059_pp0_iter7_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_last_V_reg_9059_pp0_iter8_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_last_V_reg_9059_pp0_iter9_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_last_V_reg_9059_pp0_iter10_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_last_V_reg_9059_pp0_iter11_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_last_V_reg_9059_pp0_iter12_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_last_V_reg_9059_pp0_iter13_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_last_V_reg_9059_pp0_iter14_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_last_V_reg_9059_pp0_iter15_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_last_V_reg_9059_pp0_iter16_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_last_V_reg_9059_pp0_iter17_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_last_V_reg_9059_pp0_iter18_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_last_V_reg_9059_pp0_iter19_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_last_V_reg_9059_pp0_iter20_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_last_V_reg_9059_pp0_iter21_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_last_V_reg_9059_pp0_iter22_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal iq_M_real_fu_368_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal iq_M_real_reg_9064 : STD_LOGIC_VECTOR (15 downto 0);
    signal iq_M_real_reg_9064_pp0_iter1_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal iq_M_real_reg_9064_pp0_iter2_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal iq_M_real_reg_9064_pp0_iter3_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal iq_M_real_reg_9064_pp0_iter4_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal iq_M_real_reg_9064_pp0_iter5_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal iq_M_real_reg_9064_pp0_iter6_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal iq_M_real_reg_9064_pp0_iter7_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal iq_M_real_reg_9064_pp0_iter8_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal iq_M_real_reg_9064_pp0_iter9_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal iq_M_real_reg_9064_pp0_iter10_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal iq_M_real_reg_9064_pp0_iter11_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal iq_M_real_reg_9064_pp0_iter12_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal iq_M_real_reg_9064_pp0_iter13_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal iq_M_imag_reg_9069 : STD_LOGIC_VECTOR (15 downto 0);
    signal iq_M_imag_reg_9069_pp0_iter1_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal iq_M_imag_reg_9069_pp0_iter2_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal iq_M_imag_reg_9069_pp0_iter3_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal iq_M_imag_reg_9069_pp0_iter4_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal iq_M_imag_reg_9069_pp0_iter5_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal iq_M_imag_reg_9069_pp0_iter6_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal iq_M_imag_reg_9069_pp0_iter7_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal iq_M_imag_reg_9069_pp0_iter8_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal iq_M_imag_reg_9069_pp0_iter9_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal iq_M_imag_reg_9069_pp0_iter10_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal iq_M_imag_reg_9069_pp0_iter11_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal iq_M_imag_reg_9069_pp0_iter12_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal iq_M_imag_reg_9069_pp0_iter13_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal iq_M_imag_reg_9069_pp0_iter14_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln884_fu_382_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln884_reg_9074 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln884_reg_9074_pp0_iter1_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln884_reg_9074_pp0_iter2_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln884_reg_9074_pp0_iter3_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln884_reg_9074_pp0_iter4_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln884_reg_9074_pp0_iter5_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln884_reg_9074_pp0_iter6_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln884_reg_9074_pp0_iter7_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln884_reg_9074_pp0_iter8_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln884_reg_9074_pp0_iter9_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln884_reg_9074_pp0_iter10_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln884_reg_9074_pp0_iter11_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln884_reg_9074_pp0_iter12_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln884_reg_9074_pp0_iter13_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln884_reg_9074_pp0_iter14_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln884_reg_9074_pp0_iter15_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln884_reg_9074_pp0_iter16_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln884_reg_9074_pp0_iter17_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln884_reg_9074_pp0_iter18_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_1_reg_9079 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_1_reg_9079_pp0_iter1_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_1_reg_9079_pp0_iter2_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_1_reg_9079_pp0_iter3_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_1_reg_9079_pp0_iter4_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_1_reg_9079_pp0_iter5_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_1_reg_9079_pp0_iter6_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_1_reg_9079_pp0_iter7_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_1_reg_9079_pp0_iter8_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_1_reg_9079_pp0_iter9_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_1_reg_9079_pp0_iter10_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_1_reg_9079_pp0_iter11_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_1_reg_9079_pp0_iter12_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_1_reg_9079_pp0_iter13_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_1_reg_9079_pp0_iter14_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_1_reg_9079_pp0_iter15_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_1_reg_9079_pp0_iter16_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_1_reg_9079_pp0_iter17_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_1_reg_9079_pp0_iter18_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal iq_M_real_1_reg_9084 : STD_LOGIC_VECTOR (15 downto 0);
    signal iq_M_real_1_reg_9084_pp0_iter1_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal iq_M_real_1_reg_9084_pp0_iter2_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal iq_M_real_1_reg_9084_pp0_iter3_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal iq_M_real_1_reg_9084_pp0_iter4_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal iq_M_real_1_reg_9084_pp0_iter5_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal iq_M_real_1_reg_9084_pp0_iter6_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal iq_M_real_1_reg_9084_pp0_iter7_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal iq_M_real_1_reg_9084_pp0_iter8_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal iq_M_real_1_reg_9084_pp0_iter9_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal iq_M_real_1_reg_9084_pp0_iter10_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal iq_M_real_1_reg_9084_pp0_iter11_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal iq_M_real_1_reg_9084_pp0_iter12_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal iq_M_real_1_reg_9084_pp0_iter13_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal iq_M_imag_1_reg_9089 : STD_LOGIC_VECTOR (15 downto 0);
    signal iq_M_imag_1_reg_9089_pp0_iter1_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal iq_M_imag_1_reg_9089_pp0_iter2_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal iq_M_imag_1_reg_9089_pp0_iter3_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal iq_M_imag_1_reg_9089_pp0_iter4_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal iq_M_imag_1_reg_9089_pp0_iter5_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal iq_M_imag_1_reg_9089_pp0_iter6_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal iq_M_imag_1_reg_9089_pp0_iter7_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal iq_M_imag_1_reg_9089_pp0_iter8_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal iq_M_imag_1_reg_9089_pp0_iter9_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal iq_M_imag_1_reg_9089_pp0_iter10_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal iq_M_imag_1_reg_9089_pp0_iter11_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal iq_M_imag_1_reg_9089_pp0_iter12_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal iq_M_imag_1_reg_9089_pp0_iter13_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal iq_M_imag_1_reg_9089_pp0_iter14_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_5_reg_9094 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_5_reg_9094_pp0_iter1_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_5_reg_9094_pp0_iter2_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_5_reg_9094_pp0_iter3_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_5_reg_9094_pp0_iter4_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_5_reg_9094_pp0_iter5_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_5_reg_9094_pp0_iter6_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_5_reg_9094_pp0_iter7_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_5_reg_9094_pp0_iter8_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_5_reg_9094_pp0_iter9_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_5_reg_9094_pp0_iter10_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_5_reg_9094_pp0_iter11_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_5_reg_9094_pp0_iter12_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_5_reg_9094_pp0_iter13_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_5_reg_9094_pp0_iter14_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_5_reg_9094_pp0_iter15_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_5_reg_9094_pp0_iter16_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_5_reg_9094_pp0_iter17_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_5_reg_9094_pp0_iter18_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_10_reg_9099 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_10_reg_9099_pp0_iter1_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_10_reg_9099_pp0_iter2_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_10_reg_9099_pp0_iter3_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_10_reg_9099_pp0_iter4_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_10_reg_9099_pp0_iter5_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_10_reg_9099_pp0_iter6_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_10_reg_9099_pp0_iter7_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_10_reg_9099_pp0_iter8_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_10_reg_9099_pp0_iter9_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_10_reg_9099_pp0_iter10_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_10_reg_9099_pp0_iter11_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_10_reg_9099_pp0_iter12_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_10_reg_9099_pp0_iter13_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_10_reg_9099_pp0_iter14_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_10_reg_9099_pp0_iter15_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_10_reg_9099_pp0_iter16_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_10_reg_9099_pp0_iter17_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_10_reg_9099_pp0_iter18_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal iq_M_real_2_reg_9104 : STD_LOGIC_VECTOR (15 downto 0);
    signal iq_M_real_2_reg_9104_pp0_iter1_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal iq_M_real_2_reg_9104_pp0_iter2_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal iq_M_real_2_reg_9104_pp0_iter3_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal iq_M_real_2_reg_9104_pp0_iter4_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal iq_M_real_2_reg_9104_pp0_iter5_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal iq_M_real_2_reg_9104_pp0_iter6_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal iq_M_real_2_reg_9104_pp0_iter7_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal iq_M_real_2_reg_9104_pp0_iter8_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal iq_M_real_2_reg_9104_pp0_iter9_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal iq_M_real_2_reg_9104_pp0_iter10_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal iq_M_real_2_reg_9104_pp0_iter11_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal iq_M_real_2_reg_9104_pp0_iter12_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal iq_M_real_2_reg_9104_pp0_iter13_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal iq_M_imag_2_reg_9109 : STD_LOGIC_VECTOR (15 downto 0);
    signal iq_M_imag_2_reg_9109_pp0_iter1_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal iq_M_imag_2_reg_9109_pp0_iter2_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal iq_M_imag_2_reg_9109_pp0_iter3_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal iq_M_imag_2_reg_9109_pp0_iter4_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal iq_M_imag_2_reg_9109_pp0_iter5_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal iq_M_imag_2_reg_9109_pp0_iter6_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal iq_M_imag_2_reg_9109_pp0_iter7_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal iq_M_imag_2_reg_9109_pp0_iter8_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal iq_M_imag_2_reg_9109_pp0_iter9_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal iq_M_imag_2_reg_9109_pp0_iter10_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal iq_M_imag_2_reg_9109_pp0_iter11_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal iq_M_imag_2_reg_9109_pp0_iter12_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal iq_M_imag_2_reg_9109_pp0_iter13_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal iq_M_imag_2_reg_9109_pp0_iter14_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_16_reg_9114 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_16_reg_9114_pp0_iter1_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_16_reg_9114_pp0_iter2_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_16_reg_9114_pp0_iter3_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_16_reg_9114_pp0_iter4_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_16_reg_9114_pp0_iter5_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_16_reg_9114_pp0_iter6_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_16_reg_9114_pp0_iter7_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_16_reg_9114_pp0_iter8_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_16_reg_9114_pp0_iter9_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_16_reg_9114_pp0_iter10_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_16_reg_9114_pp0_iter11_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_16_reg_9114_pp0_iter12_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_16_reg_9114_pp0_iter13_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_16_reg_9114_pp0_iter14_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_16_reg_9114_pp0_iter15_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_16_reg_9114_pp0_iter16_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_16_reg_9114_pp0_iter17_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_16_reg_9114_pp0_iter18_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_19_reg_9119 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_19_reg_9119_pp0_iter1_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_19_reg_9119_pp0_iter2_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_19_reg_9119_pp0_iter3_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_19_reg_9119_pp0_iter4_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_19_reg_9119_pp0_iter5_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_19_reg_9119_pp0_iter6_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_19_reg_9119_pp0_iter7_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_19_reg_9119_pp0_iter8_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_19_reg_9119_pp0_iter9_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_19_reg_9119_pp0_iter10_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_19_reg_9119_pp0_iter11_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_19_reg_9119_pp0_iter12_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_19_reg_9119_pp0_iter13_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_19_reg_9119_pp0_iter14_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_19_reg_9119_pp0_iter15_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_19_reg_9119_pp0_iter16_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_19_reg_9119_pp0_iter17_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_19_reg_9119_pp0_iter18_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal iq_M_real_3_reg_9124 : STD_LOGIC_VECTOR (15 downto 0);
    signal iq_M_real_3_reg_9124_pp0_iter1_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal iq_M_real_3_reg_9124_pp0_iter2_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal iq_M_real_3_reg_9124_pp0_iter3_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal iq_M_real_3_reg_9124_pp0_iter4_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal iq_M_real_3_reg_9124_pp0_iter5_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal iq_M_real_3_reg_9124_pp0_iter6_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal iq_M_real_3_reg_9124_pp0_iter7_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal iq_M_real_3_reg_9124_pp0_iter8_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal iq_M_real_3_reg_9124_pp0_iter9_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal iq_M_real_3_reg_9124_pp0_iter10_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal iq_M_real_3_reg_9124_pp0_iter11_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal iq_M_real_3_reg_9124_pp0_iter12_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal iq_M_real_3_reg_9124_pp0_iter13_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal iq_M_imag_3_reg_9129 : STD_LOGIC_VECTOR (15 downto 0);
    signal iq_M_imag_3_reg_9129_pp0_iter1_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal iq_M_imag_3_reg_9129_pp0_iter2_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal iq_M_imag_3_reg_9129_pp0_iter3_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal iq_M_imag_3_reg_9129_pp0_iter4_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal iq_M_imag_3_reg_9129_pp0_iter5_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal iq_M_imag_3_reg_9129_pp0_iter6_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal iq_M_imag_3_reg_9129_pp0_iter7_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal iq_M_imag_3_reg_9129_pp0_iter8_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal iq_M_imag_3_reg_9129_pp0_iter9_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal iq_M_imag_3_reg_9129_pp0_iter10_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal iq_M_imag_3_reg_9129_pp0_iter11_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal iq_M_imag_3_reg_9129_pp0_iter12_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal iq_M_imag_3_reg_9129_pp0_iter13_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal iq_M_imag_3_reg_9129_pp0_iter14_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_24_reg_9134 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_24_reg_9134_pp0_iter1_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_24_reg_9134_pp0_iter2_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_24_reg_9134_pp0_iter3_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_24_reg_9134_pp0_iter4_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_24_reg_9134_pp0_iter5_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_24_reg_9134_pp0_iter6_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_24_reg_9134_pp0_iter7_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_24_reg_9134_pp0_iter8_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_24_reg_9134_pp0_iter9_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_24_reg_9134_pp0_iter10_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_24_reg_9134_pp0_iter11_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_24_reg_9134_pp0_iter12_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_24_reg_9134_pp0_iter13_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_24_reg_9134_pp0_iter14_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_24_reg_9134_pp0_iter15_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_24_reg_9134_pp0_iter16_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_24_reg_9134_pp0_iter17_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_24_reg_9134_pp0_iter18_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_27_reg_9139 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_27_reg_9139_pp0_iter1_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_27_reg_9139_pp0_iter2_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_27_reg_9139_pp0_iter3_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_27_reg_9139_pp0_iter4_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_27_reg_9139_pp0_iter5_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_27_reg_9139_pp0_iter6_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_27_reg_9139_pp0_iter7_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_27_reg_9139_pp0_iter8_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_27_reg_9139_pp0_iter9_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_27_reg_9139_pp0_iter10_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_27_reg_9139_pp0_iter11_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_27_reg_9139_pp0_iter12_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_27_reg_9139_pp0_iter13_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_27_reg_9139_pp0_iter14_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_27_reg_9139_pp0_iter15_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_27_reg_9139_pp0_iter16_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_27_reg_9139_pp0_iter17_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_27_reg_9139_pp0_iter18_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal iq_M_real_4_reg_9144 : STD_LOGIC_VECTOR (15 downto 0);
    signal iq_M_real_4_reg_9144_pp0_iter1_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal iq_M_real_4_reg_9144_pp0_iter2_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal iq_M_real_4_reg_9144_pp0_iter3_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal iq_M_real_4_reg_9144_pp0_iter4_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal iq_M_real_4_reg_9144_pp0_iter5_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal iq_M_real_4_reg_9144_pp0_iter6_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal iq_M_real_4_reg_9144_pp0_iter7_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal iq_M_real_4_reg_9144_pp0_iter8_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal iq_M_real_4_reg_9144_pp0_iter9_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal iq_M_real_4_reg_9144_pp0_iter10_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal iq_M_real_4_reg_9144_pp0_iter11_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal iq_M_real_4_reg_9144_pp0_iter12_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal iq_M_real_4_reg_9144_pp0_iter13_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal iq_M_imag_4_reg_9149 : STD_LOGIC_VECTOR (15 downto 0);
    signal iq_M_imag_4_reg_9149_pp0_iter1_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal iq_M_imag_4_reg_9149_pp0_iter2_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal iq_M_imag_4_reg_9149_pp0_iter3_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal iq_M_imag_4_reg_9149_pp0_iter4_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal iq_M_imag_4_reg_9149_pp0_iter5_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal iq_M_imag_4_reg_9149_pp0_iter6_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal iq_M_imag_4_reg_9149_pp0_iter7_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal iq_M_imag_4_reg_9149_pp0_iter8_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal iq_M_imag_4_reg_9149_pp0_iter9_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal iq_M_imag_4_reg_9149_pp0_iter10_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal iq_M_imag_4_reg_9149_pp0_iter11_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal iq_M_imag_4_reg_9149_pp0_iter12_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal iq_M_imag_4_reg_9149_pp0_iter13_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal iq_M_imag_4_reg_9149_pp0_iter14_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_31_reg_9154 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_31_reg_9154_pp0_iter1_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_31_reg_9154_pp0_iter2_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_31_reg_9154_pp0_iter3_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_31_reg_9154_pp0_iter4_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_31_reg_9154_pp0_iter5_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_31_reg_9154_pp0_iter6_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_31_reg_9154_pp0_iter7_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_31_reg_9154_pp0_iter8_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_31_reg_9154_pp0_iter9_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_31_reg_9154_pp0_iter10_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_31_reg_9154_pp0_iter11_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_31_reg_9154_pp0_iter12_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_31_reg_9154_pp0_iter13_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_31_reg_9154_pp0_iter14_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_31_reg_9154_pp0_iter15_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_31_reg_9154_pp0_iter16_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_31_reg_9154_pp0_iter17_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_31_reg_9154_pp0_iter18_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_34_reg_9159 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_34_reg_9159_pp0_iter1_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_34_reg_9159_pp0_iter2_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_34_reg_9159_pp0_iter3_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_34_reg_9159_pp0_iter4_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_34_reg_9159_pp0_iter5_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_34_reg_9159_pp0_iter6_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_34_reg_9159_pp0_iter7_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_34_reg_9159_pp0_iter8_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_34_reg_9159_pp0_iter9_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_34_reg_9159_pp0_iter10_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_34_reg_9159_pp0_iter11_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_34_reg_9159_pp0_iter12_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_34_reg_9159_pp0_iter13_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_34_reg_9159_pp0_iter14_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_34_reg_9159_pp0_iter15_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_34_reg_9159_pp0_iter16_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_34_reg_9159_pp0_iter17_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_34_reg_9159_pp0_iter18_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal iq_M_real_5_reg_9164 : STD_LOGIC_VECTOR (15 downto 0);
    signal iq_M_real_5_reg_9164_pp0_iter1_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal iq_M_real_5_reg_9164_pp0_iter2_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal iq_M_real_5_reg_9164_pp0_iter3_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal iq_M_real_5_reg_9164_pp0_iter4_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal iq_M_real_5_reg_9164_pp0_iter5_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal iq_M_real_5_reg_9164_pp0_iter6_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal iq_M_real_5_reg_9164_pp0_iter7_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal iq_M_real_5_reg_9164_pp0_iter8_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal iq_M_real_5_reg_9164_pp0_iter9_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal iq_M_real_5_reg_9164_pp0_iter10_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal iq_M_real_5_reg_9164_pp0_iter11_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal iq_M_real_5_reg_9164_pp0_iter12_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal iq_M_real_5_reg_9164_pp0_iter13_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal iq_M_imag_5_reg_9169 : STD_LOGIC_VECTOR (15 downto 0);
    signal iq_M_imag_5_reg_9169_pp0_iter1_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal iq_M_imag_5_reg_9169_pp0_iter2_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal iq_M_imag_5_reg_9169_pp0_iter3_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal iq_M_imag_5_reg_9169_pp0_iter4_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal iq_M_imag_5_reg_9169_pp0_iter5_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal iq_M_imag_5_reg_9169_pp0_iter6_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal iq_M_imag_5_reg_9169_pp0_iter7_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal iq_M_imag_5_reg_9169_pp0_iter8_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal iq_M_imag_5_reg_9169_pp0_iter9_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal iq_M_imag_5_reg_9169_pp0_iter10_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal iq_M_imag_5_reg_9169_pp0_iter11_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal iq_M_imag_5_reg_9169_pp0_iter12_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal iq_M_imag_5_reg_9169_pp0_iter13_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal iq_M_imag_5_reg_9169_pp0_iter14_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_39_reg_9174 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_39_reg_9174_pp0_iter1_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_39_reg_9174_pp0_iter2_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_39_reg_9174_pp0_iter3_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_39_reg_9174_pp0_iter4_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_39_reg_9174_pp0_iter5_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_39_reg_9174_pp0_iter6_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_39_reg_9174_pp0_iter7_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_39_reg_9174_pp0_iter8_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_39_reg_9174_pp0_iter9_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_39_reg_9174_pp0_iter10_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_39_reg_9174_pp0_iter11_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_39_reg_9174_pp0_iter12_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_39_reg_9174_pp0_iter13_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_39_reg_9174_pp0_iter14_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_39_reg_9174_pp0_iter15_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_39_reg_9174_pp0_iter16_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_39_reg_9174_pp0_iter17_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_39_reg_9174_pp0_iter18_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_42_reg_9179 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_42_reg_9179_pp0_iter1_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_42_reg_9179_pp0_iter2_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_42_reg_9179_pp0_iter3_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_42_reg_9179_pp0_iter4_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_42_reg_9179_pp0_iter5_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_42_reg_9179_pp0_iter6_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_42_reg_9179_pp0_iter7_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_42_reg_9179_pp0_iter8_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_42_reg_9179_pp0_iter9_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_42_reg_9179_pp0_iter10_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_42_reg_9179_pp0_iter11_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_42_reg_9179_pp0_iter12_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_42_reg_9179_pp0_iter13_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_42_reg_9179_pp0_iter14_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_42_reg_9179_pp0_iter15_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_42_reg_9179_pp0_iter16_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_42_reg_9179_pp0_iter17_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_42_reg_9179_pp0_iter18_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal iq_M_real_6_reg_9184 : STD_LOGIC_VECTOR (15 downto 0);
    signal iq_M_real_6_reg_9184_pp0_iter1_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal iq_M_real_6_reg_9184_pp0_iter2_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal iq_M_real_6_reg_9184_pp0_iter3_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal iq_M_real_6_reg_9184_pp0_iter4_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal iq_M_real_6_reg_9184_pp0_iter5_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal iq_M_real_6_reg_9184_pp0_iter6_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal iq_M_real_6_reg_9184_pp0_iter7_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal iq_M_real_6_reg_9184_pp0_iter8_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal iq_M_real_6_reg_9184_pp0_iter9_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal iq_M_real_6_reg_9184_pp0_iter10_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal iq_M_real_6_reg_9184_pp0_iter11_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal iq_M_real_6_reg_9184_pp0_iter12_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal iq_M_real_6_reg_9184_pp0_iter13_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal iq_M_imag_6_reg_9189 : STD_LOGIC_VECTOR (15 downto 0);
    signal iq_M_imag_6_reg_9189_pp0_iter1_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal iq_M_imag_6_reg_9189_pp0_iter2_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal iq_M_imag_6_reg_9189_pp0_iter3_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal iq_M_imag_6_reg_9189_pp0_iter4_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal iq_M_imag_6_reg_9189_pp0_iter5_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal iq_M_imag_6_reg_9189_pp0_iter6_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal iq_M_imag_6_reg_9189_pp0_iter7_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal iq_M_imag_6_reg_9189_pp0_iter8_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal iq_M_imag_6_reg_9189_pp0_iter9_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal iq_M_imag_6_reg_9189_pp0_iter10_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal iq_M_imag_6_reg_9189_pp0_iter11_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal iq_M_imag_6_reg_9189_pp0_iter12_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal iq_M_imag_6_reg_9189_pp0_iter13_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal iq_M_imag_6_reg_9189_pp0_iter14_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_48_reg_9194 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_48_reg_9194_pp0_iter1_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_48_reg_9194_pp0_iter2_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_48_reg_9194_pp0_iter3_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_48_reg_9194_pp0_iter4_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_48_reg_9194_pp0_iter5_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_48_reg_9194_pp0_iter6_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_48_reg_9194_pp0_iter7_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_48_reg_9194_pp0_iter8_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_48_reg_9194_pp0_iter9_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_48_reg_9194_pp0_iter10_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_48_reg_9194_pp0_iter11_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_48_reg_9194_pp0_iter12_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_48_reg_9194_pp0_iter13_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_48_reg_9194_pp0_iter14_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_48_reg_9194_pp0_iter15_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_48_reg_9194_pp0_iter16_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_48_reg_9194_pp0_iter17_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_48_reg_9194_pp0_iter18_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_51_reg_9199 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_51_reg_9199_pp0_iter1_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_51_reg_9199_pp0_iter2_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_51_reg_9199_pp0_iter3_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_51_reg_9199_pp0_iter4_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_51_reg_9199_pp0_iter5_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_51_reg_9199_pp0_iter6_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_51_reg_9199_pp0_iter7_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_51_reg_9199_pp0_iter8_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_51_reg_9199_pp0_iter9_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_51_reg_9199_pp0_iter10_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_51_reg_9199_pp0_iter11_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_51_reg_9199_pp0_iter12_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_51_reg_9199_pp0_iter13_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_51_reg_9199_pp0_iter14_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_51_reg_9199_pp0_iter15_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_51_reg_9199_pp0_iter16_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_51_reg_9199_pp0_iter17_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_51_reg_9199_pp0_iter18_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal iq_M_real_7_reg_9204 : STD_LOGIC_VECTOR (15 downto 0);
    signal iq_M_real_7_reg_9204_pp0_iter1_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal iq_M_real_7_reg_9204_pp0_iter2_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal iq_M_real_7_reg_9204_pp0_iter3_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal iq_M_real_7_reg_9204_pp0_iter4_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal iq_M_real_7_reg_9204_pp0_iter5_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal iq_M_real_7_reg_9204_pp0_iter6_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal iq_M_real_7_reg_9204_pp0_iter7_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal iq_M_real_7_reg_9204_pp0_iter8_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal iq_M_real_7_reg_9204_pp0_iter9_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal iq_M_real_7_reg_9204_pp0_iter10_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal iq_M_real_7_reg_9204_pp0_iter11_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal iq_M_real_7_reg_9204_pp0_iter12_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal iq_M_real_7_reg_9204_pp0_iter13_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal iq_M_imag_7_reg_9209 : STD_LOGIC_VECTOR (15 downto 0);
    signal iq_M_imag_7_reg_9209_pp0_iter1_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal iq_M_imag_7_reg_9209_pp0_iter2_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal iq_M_imag_7_reg_9209_pp0_iter3_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal iq_M_imag_7_reg_9209_pp0_iter4_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal iq_M_imag_7_reg_9209_pp0_iter5_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal iq_M_imag_7_reg_9209_pp0_iter6_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal iq_M_imag_7_reg_9209_pp0_iter7_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal iq_M_imag_7_reg_9209_pp0_iter8_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal iq_M_imag_7_reg_9209_pp0_iter9_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal iq_M_imag_7_reg_9209_pp0_iter10_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal iq_M_imag_7_reg_9209_pp0_iter11_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal iq_M_imag_7_reg_9209_pp0_iter12_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal iq_M_imag_7_reg_9209_pp0_iter13_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal iq_M_imag_7_reg_9209_pp0_iter14_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_56_reg_9214 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_56_reg_9214_pp0_iter1_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_56_reg_9214_pp0_iter2_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_56_reg_9214_pp0_iter3_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_56_reg_9214_pp0_iter4_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_56_reg_9214_pp0_iter5_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_56_reg_9214_pp0_iter6_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_56_reg_9214_pp0_iter7_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_56_reg_9214_pp0_iter8_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_56_reg_9214_pp0_iter9_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_56_reg_9214_pp0_iter10_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_56_reg_9214_pp0_iter11_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_56_reg_9214_pp0_iter12_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_56_reg_9214_pp0_iter13_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_56_reg_9214_pp0_iter14_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_56_reg_9214_pp0_iter15_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_56_reg_9214_pp0_iter16_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_56_reg_9214_pp0_iter17_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_56_reg_9214_pp0_iter18_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_59_reg_9219 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_59_reg_9219_pp0_iter1_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_59_reg_9219_pp0_iter2_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_59_reg_9219_pp0_iter3_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_59_reg_9219_pp0_iter4_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_59_reg_9219_pp0_iter5_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_59_reg_9219_pp0_iter6_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_59_reg_9219_pp0_iter7_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_59_reg_9219_pp0_iter8_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_59_reg_9219_pp0_iter9_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_59_reg_9219_pp0_iter10_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_59_reg_9219_pp0_iter11_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_59_reg_9219_pp0_iter12_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_59_reg_9219_pp0_iter13_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_59_reg_9219_pp0_iter14_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_59_reg_9219_pp0_iter15_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_59_reg_9219_pp0_iter16_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_59_reg_9219_pp0_iter17_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_59_reg_9219_pp0_iter18_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal dds_cos_word_V_fu_753_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal dds_cos_word_V_reg_9224 : STD_LOGIC_VECTOR (17 downto 0);
    signal dds_cos_word_V_reg_9224_pp0_iter6_reg : STD_LOGIC_VECTOR (17 downto 0);
    signal dds_cos_word_V_reg_9224_pp0_iter7_reg : STD_LOGIC_VECTOR (17 downto 0);
    signal dds_sin_word_V_reg_9230 : STD_LOGIC_VECTOR (17 downto 0);
    signal dds_sin_word_V_reg_9230_pp0_iter6_reg : STD_LOGIC_VECTOR (17 downto 0);
    signal dds_sin_word_V_reg_9230_pp0_iter7_reg : STD_LOGIC_VECTOR (17 downto 0);
    signal dds_sin_word_V_reg_9230_pp0_iter8_reg : STD_LOGIC_VECTOR (17 downto 0);
    signal dds_sin_word_V_reg_9230_pp0_iter9_reg : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp_s_reg_9236 : STD_LOGIC_VECTOR (15 downto 0);
    signal dds_cos_word_V_1_fu_777_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal dds_cos_word_V_1_reg_9241 : STD_LOGIC_VECTOR (17 downto 0);
    signal dds_cos_word_V_1_reg_9241_pp0_iter6_reg : STD_LOGIC_VECTOR (17 downto 0);
    signal dds_cos_word_V_1_reg_9241_pp0_iter7_reg : STD_LOGIC_VECTOR (17 downto 0);
    signal dds_sin_word_V_1_reg_9247 : STD_LOGIC_VECTOR (17 downto 0);
    signal dds_sin_word_V_1_reg_9247_pp0_iter6_reg : STD_LOGIC_VECTOR (17 downto 0);
    signal dds_sin_word_V_1_reg_9247_pp0_iter7_reg : STD_LOGIC_VECTOR (17 downto 0);
    signal dds_sin_word_V_1_reg_9247_pp0_iter8_reg : STD_LOGIC_VECTOR (17 downto 0);
    signal dds_sin_word_V_1_reg_9247_pp0_iter9_reg : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp_4_reg_9253 : STD_LOGIC_VECTOR (15 downto 0);
    signal dds_cos_word_V_2_fu_801_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal dds_cos_word_V_2_reg_9258 : STD_LOGIC_VECTOR (17 downto 0);
    signal dds_cos_word_V_2_reg_9258_pp0_iter6_reg : STD_LOGIC_VECTOR (17 downto 0);
    signal dds_cos_word_V_2_reg_9258_pp0_iter7_reg : STD_LOGIC_VECTOR (17 downto 0);
    signal dds_sin_word_V_2_reg_9264 : STD_LOGIC_VECTOR (17 downto 0);
    signal dds_sin_word_V_2_reg_9264_pp0_iter6_reg : STD_LOGIC_VECTOR (17 downto 0);
    signal dds_sin_word_V_2_reg_9264_pp0_iter7_reg : STD_LOGIC_VECTOR (17 downto 0);
    signal dds_sin_word_V_2_reg_9264_pp0_iter8_reg : STD_LOGIC_VECTOR (17 downto 0);
    signal dds_sin_word_V_2_reg_9264_pp0_iter9_reg : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp_15_reg_9270 : STD_LOGIC_VECTOR (15 downto 0);
    signal dds_cos_word_V_3_fu_825_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal dds_cos_word_V_3_reg_9275 : STD_LOGIC_VECTOR (17 downto 0);
    signal dds_cos_word_V_3_reg_9275_pp0_iter6_reg : STD_LOGIC_VECTOR (17 downto 0);
    signal dds_cos_word_V_3_reg_9275_pp0_iter7_reg : STD_LOGIC_VECTOR (17 downto 0);
    signal dds_sin_word_V_3_reg_9281 : STD_LOGIC_VECTOR (17 downto 0);
    signal dds_sin_word_V_3_reg_9281_pp0_iter6_reg : STD_LOGIC_VECTOR (17 downto 0);
    signal dds_sin_word_V_3_reg_9281_pp0_iter7_reg : STD_LOGIC_VECTOR (17 downto 0);
    signal dds_sin_word_V_3_reg_9281_pp0_iter8_reg : STD_LOGIC_VECTOR (17 downto 0);
    signal dds_sin_word_V_3_reg_9281_pp0_iter9_reg : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp_23_reg_9287 : STD_LOGIC_VECTOR (15 downto 0);
    signal dds_cos_word_V_4_fu_849_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal dds_cos_word_V_4_reg_9292 : STD_LOGIC_VECTOR (17 downto 0);
    signal dds_cos_word_V_4_reg_9292_pp0_iter6_reg : STD_LOGIC_VECTOR (17 downto 0);
    signal dds_cos_word_V_4_reg_9292_pp0_iter7_reg : STD_LOGIC_VECTOR (17 downto 0);
    signal dds_sin_word_V_4_reg_9298 : STD_LOGIC_VECTOR (17 downto 0);
    signal dds_sin_word_V_4_reg_9298_pp0_iter6_reg : STD_LOGIC_VECTOR (17 downto 0);
    signal dds_sin_word_V_4_reg_9298_pp0_iter7_reg : STD_LOGIC_VECTOR (17 downto 0);
    signal dds_sin_word_V_4_reg_9298_pp0_iter8_reg : STD_LOGIC_VECTOR (17 downto 0);
    signal dds_sin_word_V_4_reg_9298_pp0_iter9_reg : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp_30_reg_9304 : STD_LOGIC_VECTOR (15 downto 0);
    signal dds_cos_word_V_5_fu_873_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal dds_cos_word_V_5_reg_9309 : STD_LOGIC_VECTOR (17 downto 0);
    signal dds_cos_word_V_5_reg_9309_pp0_iter6_reg : STD_LOGIC_VECTOR (17 downto 0);
    signal dds_cos_word_V_5_reg_9309_pp0_iter7_reg : STD_LOGIC_VECTOR (17 downto 0);
    signal dds_sin_word_V_5_reg_9315 : STD_LOGIC_VECTOR (17 downto 0);
    signal dds_sin_word_V_5_reg_9315_pp0_iter6_reg : STD_LOGIC_VECTOR (17 downto 0);
    signal dds_sin_word_V_5_reg_9315_pp0_iter7_reg : STD_LOGIC_VECTOR (17 downto 0);
    signal dds_sin_word_V_5_reg_9315_pp0_iter8_reg : STD_LOGIC_VECTOR (17 downto 0);
    signal dds_sin_word_V_5_reg_9315_pp0_iter9_reg : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp_38_reg_9321 : STD_LOGIC_VECTOR (15 downto 0);
    signal dds_cos_word_V_6_fu_897_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal dds_cos_word_V_6_reg_9326 : STD_LOGIC_VECTOR (17 downto 0);
    signal dds_cos_word_V_6_reg_9326_pp0_iter6_reg : STD_LOGIC_VECTOR (17 downto 0);
    signal dds_cos_word_V_6_reg_9326_pp0_iter7_reg : STD_LOGIC_VECTOR (17 downto 0);
    signal dds_sin_word_V_6_reg_9332 : STD_LOGIC_VECTOR (17 downto 0);
    signal dds_sin_word_V_6_reg_9332_pp0_iter6_reg : STD_LOGIC_VECTOR (17 downto 0);
    signal dds_sin_word_V_6_reg_9332_pp0_iter7_reg : STD_LOGIC_VECTOR (17 downto 0);
    signal dds_sin_word_V_6_reg_9332_pp0_iter8_reg : STD_LOGIC_VECTOR (17 downto 0);
    signal dds_sin_word_V_6_reg_9332_pp0_iter9_reg : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp_46_reg_9338 : STD_LOGIC_VECTOR (15 downto 0);
    signal dds_cos_word_V_7_fu_921_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal dds_cos_word_V_7_reg_9343 : STD_LOGIC_VECTOR (17 downto 0);
    signal dds_cos_word_V_7_reg_9343_pp0_iter6_reg : STD_LOGIC_VECTOR (17 downto 0);
    signal dds_cos_word_V_7_reg_9343_pp0_iter7_reg : STD_LOGIC_VECTOR (17 downto 0);
    signal dds_sin_word_V_7_reg_9349 : STD_LOGIC_VECTOR (17 downto 0);
    signal dds_sin_word_V_7_reg_9349_pp0_iter6_reg : STD_LOGIC_VECTOR (17 downto 0);
    signal dds_sin_word_V_7_reg_9349_pp0_iter7_reg : STD_LOGIC_VECTOR (17 downto 0);
    signal dds_sin_word_V_7_reg_9349_pp0_iter8_reg : STD_LOGIC_VECTOR (17 downto 0);
    signal dds_sin_word_V_7_reg_9349_pp0_iter9_reg : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp_55_reg_9355 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln1319_fu_948_p1 : STD_LOGIC_VECTOR (33 downto 0);
    signal zext_ln1319_1_fu_957_p1 : STD_LOGIC_VECTOR (33 downto 0);
    signal zext_ln1319_2_fu_966_p1 : STD_LOGIC_VECTOR (33 downto 0);
    signal zext_ln1319_3_fu_975_p1 : STD_LOGIC_VECTOR (33 downto 0);
    signal zext_ln1319_4_fu_984_p1 : STD_LOGIC_VECTOR (33 downto 0);
    signal zext_ln1319_5_fu_993_p1 : STD_LOGIC_VECTOR (33 downto 0);
    signal zext_ln1319_6_fu_1002_p1 : STD_LOGIC_VECTOR (33 downto 0);
    signal zext_ln1319_7_fu_1011_p1 : STD_LOGIC_VECTOR (33 downto 0);
    signal grp_fu_8694_p3 : STD_LOGIC_VECTOR (43 downto 0);
    signal ret_V_reg_9528 : STD_LOGIC_VECTOR (43 downto 0);
    signal ap_enable_reg_pp0_iter9 : STD_LOGIC := '0';
    signal ret_V_reg_9528_pp0_iter10_reg : STD_LOGIC_VECTOR (43 downto 0);
    signal p_Result_158_reg_9535 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_158_reg_9535_pp0_iter10_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_158_reg_9535_pp0_iter11_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_158_reg_9535_pp0_iter12_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln874_fu_1112_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal trunc_ln874_reg_9543 : STD_LOGIC_VECTOR (23 downto 0);
    signal p_Result_160_reg_9548 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_160_reg_9548_pp0_iter10_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_160_reg_9548_pp0_iter11_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_160_reg_9548_pp0_iter12_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_8705_p2 : STD_LOGIC_VECTOR (33 downto 0);
    signal r_V_84_reg_9554 : STD_LOGIC_VECTOR (33 downto 0);
    signal r_V_84_reg_9554_pp0_iter10_reg : STD_LOGIC_VECTOR (33 downto 0);
    signal trunc_ln874_1_fu_1122_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal trunc_ln874_1_reg_9561 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_fu_8712_p3 : STD_LOGIC_VECTOR (43 downto 0);
    signal ret_V_6_reg_9566 : STD_LOGIC_VECTOR (43 downto 0);
    signal ret_V_6_reg_9566_pp0_iter10_reg : STD_LOGIC_VECTOR (43 downto 0);
    signal p_Result_174_reg_9573 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_174_reg_9573_pp0_iter10_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_174_reg_9573_pp0_iter11_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_174_reg_9573_pp0_iter12_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln874_2_fu_1132_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal trunc_ln874_2_reg_9581 : STD_LOGIC_VECTOR (23 downto 0);
    signal p_Result_176_reg_9586 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_176_reg_9586_pp0_iter10_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_176_reg_9586_pp0_iter11_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_176_reg_9586_pp0_iter12_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_8723_p2 : STD_LOGIC_VECTOR (33 downto 0);
    signal r_V_90_reg_9592 : STD_LOGIC_VECTOR (33 downto 0);
    signal r_V_90_reg_9592_pp0_iter10_reg : STD_LOGIC_VECTOR (33 downto 0);
    signal trunc_ln874_3_fu_1142_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal trunc_ln874_3_reg_9599 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_fu_8730_p3 : STD_LOGIC_VECTOR (43 downto 0);
    signal ret_V_12_reg_9604 : STD_LOGIC_VECTOR (43 downto 0);
    signal ret_V_12_reg_9604_pp0_iter10_reg : STD_LOGIC_VECTOR (43 downto 0);
    signal p_Result_190_reg_9611 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_190_reg_9611_pp0_iter10_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_190_reg_9611_pp0_iter11_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_190_reg_9611_pp0_iter12_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln874_4_fu_1152_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal trunc_ln874_4_reg_9619 : STD_LOGIC_VECTOR (23 downto 0);
    signal p_Result_192_reg_9624 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_192_reg_9624_pp0_iter10_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_192_reg_9624_pp0_iter11_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_192_reg_9624_pp0_iter12_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_8741_p2 : STD_LOGIC_VECTOR (33 downto 0);
    signal r_V_96_reg_9630 : STD_LOGIC_VECTOR (33 downto 0);
    signal r_V_96_reg_9630_pp0_iter10_reg : STD_LOGIC_VECTOR (33 downto 0);
    signal trunc_ln874_5_fu_1162_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal trunc_ln874_5_reg_9637 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_fu_8748_p3 : STD_LOGIC_VECTOR (43 downto 0);
    signal ret_V_18_reg_9642 : STD_LOGIC_VECTOR (43 downto 0);
    signal ret_V_18_reg_9642_pp0_iter10_reg : STD_LOGIC_VECTOR (43 downto 0);
    signal p_Result_206_reg_9649 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_206_reg_9649_pp0_iter10_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_206_reg_9649_pp0_iter11_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_206_reg_9649_pp0_iter12_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln874_6_fu_1172_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal trunc_ln874_6_reg_9657 : STD_LOGIC_VECTOR (23 downto 0);
    signal p_Result_208_reg_9662 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_208_reg_9662_pp0_iter10_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_208_reg_9662_pp0_iter11_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_208_reg_9662_pp0_iter12_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_8759_p2 : STD_LOGIC_VECTOR (33 downto 0);
    signal r_V_102_reg_9668 : STD_LOGIC_VECTOR (33 downto 0);
    signal r_V_102_reg_9668_pp0_iter10_reg : STD_LOGIC_VECTOR (33 downto 0);
    signal trunc_ln874_7_fu_1182_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal trunc_ln874_7_reg_9675 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_fu_8766_p3 : STD_LOGIC_VECTOR (43 downto 0);
    signal ret_V_24_reg_9680 : STD_LOGIC_VECTOR (43 downto 0);
    signal ret_V_24_reg_9680_pp0_iter10_reg : STD_LOGIC_VECTOR (43 downto 0);
    signal p_Result_222_reg_9687 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_222_reg_9687_pp0_iter10_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_222_reg_9687_pp0_iter11_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_222_reg_9687_pp0_iter12_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln874_8_fu_1192_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal trunc_ln874_8_reg_9695 : STD_LOGIC_VECTOR (23 downto 0);
    signal p_Result_224_reg_9700 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_224_reg_9700_pp0_iter10_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_224_reg_9700_pp0_iter11_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_224_reg_9700_pp0_iter12_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_8777_p2 : STD_LOGIC_VECTOR (33 downto 0);
    signal r_V_108_reg_9706 : STD_LOGIC_VECTOR (33 downto 0);
    signal r_V_108_reg_9706_pp0_iter10_reg : STD_LOGIC_VECTOR (33 downto 0);
    signal trunc_ln874_9_fu_1202_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal trunc_ln874_9_reg_9713 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_fu_8784_p3 : STD_LOGIC_VECTOR (43 downto 0);
    signal ret_V_30_reg_9718 : STD_LOGIC_VECTOR (43 downto 0);
    signal ret_V_30_reg_9718_pp0_iter10_reg : STD_LOGIC_VECTOR (43 downto 0);
    signal p_Result_238_reg_9725 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_238_reg_9725_pp0_iter10_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_238_reg_9725_pp0_iter11_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_238_reg_9725_pp0_iter12_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln874_10_fu_1212_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal trunc_ln874_10_reg_9733 : STD_LOGIC_VECTOR (23 downto 0);
    signal p_Result_240_reg_9738 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_240_reg_9738_pp0_iter10_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_240_reg_9738_pp0_iter11_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_240_reg_9738_pp0_iter12_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_8795_p2 : STD_LOGIC_VECTOR (33 downto 0);
    signal r_V_114_reg_9744 : STD_LOGIC_VECTOR (33 downto 0);
    signal r_V_114_reg_9744_pp0_iter10_reg : STD_LOGIC_VECTOR (33 downto 0);
    signal trunc_ln874_11_fu_1222_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal trunc_ln874_11_reg_9751 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_fu_8802_p3 : STD_LOGIC_VECTOR (43 downto 0);
    signal ret_V_36_reg_9756 : STD_LOGIC_VECTOR (43 downto 0);
    signal ret_V_36_reg_9756_pp0_iter10_reg : STD_LOGIC_VECTOR (43 downto 0);
    signal p_Result_254_reg_9763 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_254_reg_9763_pp0_iter10_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_254_reg_9763_pp0_iter11_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_254_reg_9763_pp0_iter12_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln874_12_fu_1232_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal trunc_ln874_12_reg_9771 : STD_LOGIC_VECTOR (23 downto 0);
    signal p_Result_256_reg_9776 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_256_reg_9776_pp0_iter10_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_256_reg_9776_pp0_iter11_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_256_reg_9776_pp0_iter12_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_8813_p2 : STD_LOGIC_VECTOR (33 downto 0);
    signal r_V_120_reg_9782 : STD_LOGIC_VECTOR (33 downto 0);
    signal r_V_120_reg_9782_pp0_iter10_reg : STD_LOGIC_VECTOR (33 downto 0);
    signal trunc_ln874_13_fu_1242_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal trunc_ln874_13_reg_9789 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_fu_8820_p3 : STD_LOGIC_VECTOR (43 downto 0);
    signal ret_V_42_reg_9794 : STD_LOGIC_VECTOR (43 downto 0);
    signal ret_V_42_reg_9794_pp0_iter10_reg : STD_LOGIC_VECTOR (43 downto 0);
    signal p_Result_270_reg_9801 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_270_reg_9801_pp0_iter10_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_270_reg_9801_pp0_iter11_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_270_reg_9801_pp0_iter12_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln874_14_fu_1252_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal trunc_ln874_14_reg_9809 : STD_LOGIC_VECTOR (23 downto 0);
    signal p_Result_272_reg_9814 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_272_reg_9814_pp0_iter10_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_272_reg_9814_pp0_iter11_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_272_reg_9814_pp0_iter12_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_8831_p2 : STD_LOGIC_VECTOR (33 downto 0);
    signal r_V_126_reg_9820 : STD_LOGIC_VECTOR (33 downto 0);
    signal r_V_126_reg_9820_pp0_iter10_reg : STD_LOGIC_VECTOR (33 downto 0);
    signal trunc_ln874_15_fu_1262_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal trunc_ln874_15_reg_9827 : STD_LOGIC_VECTOR (23 downto 0);
    signal r_fu_1265_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal r_reg_9832 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln1393_1_fu_1293_p2 : STD_LOGIC_VECTOR (42 downto 0);
    signal add_ln1393_1_reg_9837 : STD_LOGIC_VECTOR (42 downto 0);
    signal p_Result_162_reg_9843 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_162_reg_9843_pp0_iter11_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_162_reg_9843_pp0_iter12_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal r_1_fu_1307_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal r_1_reg_9851 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_164_reg_9856 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_164_reg_9856_pp0_iter11_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_164_reg_9856_pp0_iter12_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal r_2_fu_1320_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal r_2_reg_9862 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln1393_2_fu_1348_p2 : STD_LOGIC_VECTOR (42 downto 0);
    signal add_ln1393_2_reg_9867 : STD_LOGIC_VECTOR (42 downto 0);
    signal p_Result_178_reg_9873 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_178_reg_9873_pp0_iter11_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_178_reg_9873_pp0_iter12_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal r_3_fu_1362_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal r_3_reg_9881 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_180_reg_9886 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_180_reg_9886_pp0_iter11_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_180_reg_9886_pp0_iter12_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal r_4_fu_1375_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal r_4_reg_9892 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln1393_3_fu_1403_p2 : STD_LOGIC_VECTOR (42 downto 0);
    signal add_ln1393_3_reg_9897 : STD_LOGIC_VECTOR (42 downto 0);
    signal p_Result_194_reg_9903 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_194_reg_9903_pp0_iter11_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_194_reg_9903_pp0_iter12_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal r_5_fu_1417_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal r_5_reg_9911 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_196_reg_9916 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_196_reg_9916_pp0_iter11_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_196_reg_9916_pp0_iter12_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal r_6_fu_1430_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal r_6_reg_9922 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln1393_4_fu_1458_p2 : STD_LOGIC_VECTOR (42 downto 0);
    signal add_ln1393_4_reg_9927 : STD_LOGIC_VECTOR (42 downto 0);
    signal p_Result_210_reg_9933 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_210_reg_9933_pp0_iter11_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_210_reg_9933_pp0_iter12_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal r_7_fu_1472_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal r_7_reg_9941 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_212_reg_9946 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_212_reg_9946_pp0_iter11_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_212_reg_9946_pp0_iter12_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal r_8_fu_1485_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal r_8_reg_9952 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln1393_5_fu_1513_p2 : STD_LOGIC_VECTOR (42 downto 0);
    signal add_ln1393_5_reg_9957 : STD_LOGIC_VECTOR (42 downto 0);
    signal p_Result_226_reg_9963 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_226_reg_9963_pp0_iter11_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_226_reg_9963_pp0_iter12_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal r_9_fu_1527_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal r_9_reg_9971 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_228_reg_9976 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_228_reg_9976_pp0_iter11_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_228_reg_9976_pp0_iter12_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal r_10_fu_1540_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal r_10_reg_9982 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln1393_6_fu_1568_p2 : STD_LOGIC_VECTOR (42 downto 0);
    signal add_ln1393_6_reg_9987 : STD_LOGIC_VECTOR (42 downto 0);
    signal p_Result_242_reg_9993 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_242_reg_9993_pp0_iter11_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_242_reg_9993_pp0_iter12_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal r_11_fu_1582_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal r_11_reg_10001 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_244_reg_10006 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_244_reg_10006_pp0_iter11_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_244_reg_10006_pp0_iter12_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal r_12_fu_1595_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal r_12_reg_10012 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln1393_7_fu_1623_p2 : STD_LOGIC_VECTOR (42 downto 0);
    signal add_ln1393_7_reg_10017 : STD_LOGIC_VECTOR (42 downto 0);
    signal p_Result_258_reg_10023 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_258_reg_10023_pp0_iter11_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_258_reg_10023_pp0_iter12_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal r_13_fu_1637_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal r_13_reg_10031 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_260_reg_10036 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_260_reg_10036_pp0_iter11_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_260_reg_10036_pp0_iter12_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal r_14_fu_1650_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal r_14_reg_10042 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln1393_8_fu_1678_p2 : STD_LOGIC_VECTOR (42 downto 0);
    signal add_ln1393_8_reg_10047 : STD_LOGIC_VECTOR (42 downto 0);
    signal p_Result_274_reg_10053 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_274_reg_10053_pp0_iter11_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_274_reg_10053_pp0_iter12_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal r_15_fu_1692_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal r_15_reg_10061 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_276_reg_10066 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_276_reg_10066_pp0_iter11_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_276_reg_10066_pp0_iter12_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Val2_7_fu_1743_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal p_Val2_7_reg_10072 : STD_LOGIC_VECTOR (17 downto 0);
    signal p_Val2_7_reg_10072_pp0_iter12_reg : STD_LOGIC_VECTOR (17 downto 0);
    signal p_Result_161_reg_10077 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_161_reg_10077_pp0_iter12_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln946_fu_1757_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal trunc_ln946_reg_10084 : STD_LOGIC_VECTOR (16 downto 0);
    signal p_Val2_10_fu_1799_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal p_Val2_10_reg_10089 : STD_LOGIC_VECTOR (17 downto 0);
    signal p_Val2_10_reg_10089_pp0_iter12_reg : STD_LOGIC_VECTOR (17 downto 0);
    signal p_Result_165_reg_10094 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_165_reg_10094_pp0_iter12_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln946_2_fu_1813_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal trunc_ln946_2_reg_10101 : STD_LOGIC_VECTOR (16 downto 0);
    signal p_Val2_20_fu_1855_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal p_Val2_20_reg_10106 : STD_LOGIC_VECTOR (17 downto 0);
    signal p_Val2_20_reg_10106_pp0_iter12_reg : STD_LOGIC_VECTOR (17 downto 0);
    signal p_Result_177_reg_10111 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_177_reg_10111_pp0_iter12_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln946_5_fu_1869_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal trunc_ln946_5_reg_10118 : STD_LOGIC_VECTOR (16 downto 0);
    signal p_Val2_23_fu_1911_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal p_Val2_23_reg_10123 : STD_LOGIC_VECTOR (17 downto 0);
    signal p_Val2_23_reg_10123_pp0_iter12_reg : STD_LOGIC_VECTOR (17 downto 0);
    signal p_Result_181_reg_10128 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_181_reg_10128_pp0_iter12_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln946_6_fu_1925_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal trunc_ln946_6_reg_10135 : STD_LOGIC_VECTOR (16 downto 0);
    signal p_Val2_34_fu_1967_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal p_Val2_34_reg_10140 : STD_LOGIC_VECTOR (17 downto 0);
    signal p_Val2_34_reg_10140_pp0_iter12_reg : STD_LOGIC_VECTOR (17 downto 0);
    signal p_Result_193_reg_10145 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_193_reg_10145_pp0_iter12_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln946_9_fu_1981_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal trunc_ln946_9_reg_10152 : STD_LOGIC_VECTOR (16 downto 0);
    signal p_Val2_37_fu_2023_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal p_Val2_37_reg_10157 : STD_LOGIC_VECTOR (17 downto 0);
    signal p_Val2_37_reg_10157_pp0_iter12_reg : STD_LOGIC_VECTOR (17 downto 0);
    signal p_Result_197_reg_10162 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_197_reg_10162_pp0_iter12_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln946_10_fu_2037_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal trunc_ln946_10_reg_10169 : STD_LOGIC_VECTOR (16 downto 0);
    signal p_Val2_48_fu_2079_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal p_Val2_48_reg_10174 : STD_LOGIC_VECTOR (17 downto 0);
    signal p_Val2_48_reg_10174_pp0_iter12_reg : STD_LOGIC_VECTOR (17 downto 0);
    signal p_Result_209_reg_10179 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_209_reg_10179_pp0_iter12_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln946_13_fu_2093_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal trunc_ln946_13_reg_10186 : STD_LOGIC_VECTOR (16 downto 0);
    signal p_Val2_51_fu_2135_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal p_Val2_51_reg_10191 : STD_LOGIC_VECTOR (17 downto 0);
    signal p_Val2_51_reg_10191_pp0_iter12_reg : STD_LOGIC_VECTOR (17 downto 0);
    signal p_Result_213_reg_10196 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_213_reg_10196_pp0_iter12_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln946_14_fu_2149_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal trunc_ln946_14_reg_10203 : STD_LOGIC_VECTOR (16 downto 0);
    signal p_Val2_62_fu_2191_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal p_Val2_62_reg_10208 : STD_LOGIC_VECTOR (17 downto 0);
    signal p_Val2_62_reg_10208_pp0_iter12_reg : STD_LOGIC_VECTOR (17 downto 0);
    signal p_Result_225_reg_10213 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_225_reg_10213_pp0_iter12_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln946_17_fu_2205_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal trunc_ln946_17_reg_10220 : STD_LOGIC_VECTOR (16 downto 0);
    signal p_Val2_65_fu_2247_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal p_Val2_65_reg_10225 : STD_LOGIC_VECTOR (17 downto 0);
    signal p_Val2_65_reg_10225_pp0_iter12_reg : STD_LOGIC_VECTOR (17 downto 0);
    signal p_Result_229_reg_10230 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_229_reg_10230_pp0_iter12_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln946_18_fu_2261_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal trunc_ln946_18_reg_10237 : STD_LOGIC_VECTOR (16 downto 0);
    signal p_Val2_76_fu_2303_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal p_Val2_76_reg_10242 : STD_LOGIC_VECTOR (17 downto 0);
    signal p_Val2_76_reg_10242_pp0_iter12_reg : STD_LOGIC_VECTOR (17 downto 0);
    signal p_Result_241_reg_10247 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_241_reg_10247_pp0_iter12_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln946_21_fu_2317_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal trunc_ln946_21_reg_10254 : STD_LOGIC_VECTOR (16 downto 0);
    signal p_Val2_79_fu_2359_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal p_Val2_79_reg_10259 : STD_LOGIC_VECTOR (17 downto 0);
    signal p_Val2_79_reg_10259_pp0_iter12_reg : STD_LOGIC_VECTOR (17 downto 0);
    signal p_Result_245_reg_10264 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_245_reg_10264_pp0_iter12_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln946_22_fu_2373_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal trunc_ln946_22_reg_10271 : STD_LOGIC_VECTOR (16 downto 0);
    signal p_Val2_90_fu_2415_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal p_Val2_90_reg_10276 : STD_LOGIC_VECTOR (17 downto 0);
    signal p_Val2_90_reg_10276_pp0_iter12_reg : STD_LOGIC_VECTOR (17 downto 0);
    signal p_Result_257_reg_10281 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_257_reg_10281_pp0_iter12_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln946_25_fu_2429_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal trunc_ln946_25_reg_10288 : STD_LOGIC_VECTOR (16 downto 0);
    signal p_Val2_93_fu_2471_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal p_Val2_93_reg_10293 : STD_LOGIC_VECTOR (17 downto 0);
    signal p_Val2_93_reg_10293_pp0_iter12_reg : STD_LOGIC_VECTOR (17 downto 0);
    signal p_Result_261_reg_10298 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_261_reg_10298_pp0_iter12_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln946_26_fu_2485_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal trunc_ln946_26_reg_10305 : STD_LOGIC_VECTOR (16 downto 0);
    signal p_Val2_104_fu_2527_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal p_Val2_104_reg_10310 : STD_LOGIC_VECTOR (17 downto 0);
    signal p_Val2_104_reg_10310_pp0_iter12_reg : STD_LOGIC_VECTOR (17 downto 0);
    signal p_Result_273_reg_10315 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_273_reg_10315_pp0_iter12_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln946_29_fu_2541_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal trunc_ln946_29_reg_10322 : STD_LOGIC_VECTOR (16 downto 0);
    signal p_Val2_107_fu_2583_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal p_Val2_107_reg_10327 : STD_LOGIC_VECTOR (17 downto 0);
    signal p_Val2_107_reg_10327_pp0_iter12_reg : STD_LOGIC_VECTOR (17 downto 0);
    signal p_Result_277_reg_10332 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_277_reg_10332_pp0_iter12_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln946_30_fu_2597_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal trunc_ln946_30_reg_10339 : STD_LOGIC_VECTOR (16 downto 0);
    signal xor_ln942_fu_2601_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln942_reg_10344 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln946_fu_2606_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln946_reg_10350 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln942_2_fu_2611_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln942_2_reg_10355 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln946_2_fu_2616_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln946_2_reg_10361 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln942_8_fu_2621_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln942_8_reg_10366 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln946_5_fu_2626_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln946_5_reg_10372 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln942_10_fu_2631_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln942_10_reg_10377 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln946_6_fu_2636_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln946_6_reg_10383 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln942_16_fu_2641_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln942_16_reg_10388 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln946_9_fu_2646_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln946_9_reg_10394 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln942_18_fu_2651_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln942_18_reg_10399 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln946_10_fu_2656_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln946_10_reg_10405 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln942_24_fu_2661_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln942_24_reg_10410 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln946_13_fu_2666_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln946_13_reg_10416 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln942_26_fu_2671_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln942_26_reg_10421 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln946_14_fu_2676_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln946_14_reg_10427 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln942_32_fu_2681_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln942_32_reg_10432 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln946_17_fu_2686_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln946_17_reg_10438 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln942_34_fu_2691_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln942_34_reg_10443 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln946_18_fu_2696_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln946_18_reg_10449 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln942_40_fu_2701_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln942_40_reg_10454 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln946_21_fu_2706_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln946_21_reg_10460 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln942_42_fu_2711_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln942_42_reg_10465 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln946_22_fu_2716_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln946_22_reg_10471 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln942_48_fu_2721_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln942_48_reg_10476 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln946_25_fu_2726_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln946_25_reg_10482 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln942_50_fu_2731_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln942_50_reg_10487 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln946_26_fu_2736_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln946_26_reg_10493 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln942_56_fu_2741_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln942_56_reg_10498 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln946_29_fu_2746_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln946_29_reg_10504 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln942_58_fu_2751_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln942_58_reg_10509 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln946_30_fu_2756_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln946_30_reg_10515 : STD_LOGIC_VECTOR (0 downto 0);
    signal dds_sincos_M_real_V_fu_2852_p3 : STD_LOGIC_VECTOR (17 downto 0);
    signal dds_sincos_M_real_V_reg_10520 : STD_LOGIC_VECTOR (17 downto 0);
    signal dds_sincos_M_imag_V_fu_2950_p3 : STD_LOGIC_VECTOR (17 downto 0);
    signal dds_sincos_M_imag_V_reg_10525 : STD_LOGIC_VECTOR (17 downto 0);
    signal dds_sincos_M_real_V_1_fu_3048_p3 : STD_LOGIC_VECTOR (17 downto 0);
    signal dds_sincos_M_real_V_1_reg_10530 : STD_LOGIC_VECTOR (17 downto 0);
    signal dds_sincos_M_imag_V_1_fu_3146_p3 : STD_LOGIC_VECTOR (17 downto 0);
    signal dds_sincos_M_imag_V_1_reg_10535 : STD_LOGIC_VECTOR (17 downto 0);
    signal dds_sincos_M_real_V_2_fu_3244_p3 : STD_LOGIC_VECTOR (17 downto 0);
    signal dds_sincos_M_real_V_2_reg_10540 : STD_LOGIC_VECTOR (17 downto 0);
    signal dds_sincos_M_imag_V_2_fu_3342_p3 : STD_LOGIC_VECTOR (17 downto 0);
    signal dds_sincos_M_imag_V_2_reg_10545 : STD_LOGIC_VECTOR (17 downto 0);
    signal dds_sincos_M_real_V_3_fu_3440_p3 : STD_LOGIC_VECTOR (17 downto 0);
    signal dds_sincos_M_real_V_3_reg_10550 : STD_LOGIC_VECTOR (17 downto 0);
    signal dds_sincos_M_imag_V_3_fu_3538_p3 : STD_LOGIC_VECTOR (17 downto 0);
    signal dds_sincos_M_imag_V_3_reg_10555 : STD_LOGIC_VECTOR (17 downto 0);
    signal dds_sincos_M_real_V_4_fu_3636_p3 : STD_LOGIC_VECTOR (17 downto 0);
    signal dds_sincos_M_real_V_4_reg_10560 : STD_LOGIC_VECTOR (17 downto 0);
    signal dds_sincos_M_imag_V_4_fu_3734_p3 : STD_LOGIC_VECTOR (17 downto 0);
    signal dds_sincos_M_imag_V_4_reg_10565 : STD_LOGIC_VECTOR (17 downto 0);
    signal dds_sincos_M_real_V_5_fu_3832_p3 : STD_LOGIC_VECTOR (17 downto 0);
    signal dds_sincos_M_real_V_5_reg_10570 : STD_LOGIC_VECTOR (17 downto 0);
    signal dds_sincos_M_imag_V_5_fu_3930_p3 : STD_LOGIC_VECTOR (17 downto 0);
    signal dds_sincos_M_imag_V_5_reg_10575 : STD_LOGIC_VECTOR (17 downto 0);
    signal dds_sincos_M_real_V_6_fu_4028_p3 : STD_LOGIC_VECTOR (17 downto 0);
    signal dds_sincos_M_real_V_6_reg_10580 : STD_LOGIC_VECTOR (17 downto 0);
    signal dds_sincos_M_imag_V_6_fu_4126_p3 : STD_LOGIC_VECTOR (17 downto 0);
    signal dds_sincos_M_imag_V_6_reg_10585 : STD_LOGIC_VECTOR (17 downto 0);
    signal dds_sincos_M_real_V_7_fu_4224_p3 : STD_LOGIC_VECTOR (17 downto 0);
    signal dds_sincos_M_real_V_7_reg_10590 : STD_LOGIC_VECTOR (17 downto 0);
    signal dds_sincos_M_imag_V_7_fu_4322_p3 : STD_LOGIC_VECTOR (17 downto 0);
    signal dds_sincos_M_imag_V_7_reg_10595 : STD_LOGIC_VECTOR (17 downto 0);
    signal sext_ln1317_fu_4329_p1 : STD_LOGIC_VECTOR (33 downto 0);
    signal sext_ln1319_fu_4332_p1 : STD_LOGIC_VECTOR (33 downto 0);
    signal sext_ln1319_reg_10606 : STD_LOGIC_VECTOR (33 downto 0);
    signal sext_ln1319_1_fu_4335_p1 : STD_LOGIC_VECTOR (33 downto 0);
    signal sext_ln1319_1_reg_10612 : STD_LOGIC_VECTOR (33 downto 0);
    signal sext_ln1317_2_fu_4338_p1 : STD_LOGIC_VECTOR (33 downto 0);
    signal sext_ln1319_2_fu_4341_p1 : STD_LOGIC_VECTOR (33 downto 0);
    signal sext_ln1319_2_reg_10624 : STD_LOGIC_VECTOR (33 downto 0);
    signal sext_ln1319_3_fu_4344_p1 : STD_LOGIC_VECTOR (33 downto 0);
    signal sext_ln1319_3_reg_10630 : STD_LOGIC_VECTOR (33 downto 0);
    signal sext_ln1317_4_fu_4347_p1 : STD_LOGIC_VECTOR (33 downto 0);
    signal sext_ln1319_4_fu_4350_p1 : STD_LOGIC_VECTOR (33 downto 0);
    signal sext_ln1319_4_reg_10642 : STD_LOGIC_VECTOR (33 downto 0);
    signal sext_ln1319_5_fu_4353_p1 : STD_LOGIC_VECTOR (33 downto 0);
    signal sext_ln1319_5_reg_10648 : STD_LOGIC_VECTOR (33 downto 0);
    signal sext_ln1317_6_fu_4356_p1 : STD_LOGIC_VECTOR (33 downto 0);
    signal sext_ln1319_6_fu_4359_p1 : STD_LOGIC_VECTOR (33 downto 0);
    signal sext_ln1319_6_reg_10660 : STD_LOGIC_VECTOR (33 downto 0);
    signal sext_ln1319_7_fu_4362_p1 : STD_LOGIC_VECTOR (33 downto 0);
    signal sext_ln1319_7_reg_10666 : STD_LOGIC_VECTOR (33 downto 0);
    signal sext_ln1317_8_fu_4365_p1 : STD_LOGIC_VECTOR (33 downto 0);
    signal sext_ln1319_8_fu_4368_p1 : STD_LOGIC_VECTOR (33 downto 0);
    signal sext_ln1319_8_reg_10678 : STD_LOGIC_VECTOR (33 downto 0);
    signal sext_ln1319_9_fu_4371_p1 : STD_LOGIC_VECTOR (33 downto 0);
    signal sext_ln1319_9_reg_10684 : STD_LOGIC_VECTOR (33 downto 0);
    signal sext_ln1317_10_fu_4374_p1 : STD_LOGIC_VECTOR (33 downto 0);
    signal sext_ln1319_10_fu_4377_p1 : STD_LOGIC_VECTOR (33 downto 0);
    signal sext_ln1319_10_reg_10696 : STD_LOGIC_VECTOR (33 downto 0);
    signal sext_ln1319_11_fu_4380_p1 : STD_LOGIC_VECTOR (33 downto 0);
    signal sext_ln1319_11_reg_10702 : STD_LOGIC_VECTOR (33 downto 0);
    signal sext_ln1317_12_fu_4383_p1 : STD_LOGIC_VECTOR (33 downto 0);
    signal sext_ln1319_12_fu_4386_p1 : STD_LOGIC_VECTOR (33 downto 0);
    signal sext_ln1319_12_reg_10714 : STD_LOGIC_VECTOR (33 downto 0);
    signal sext_ln1319_13_fu_4389_p1 : STD_LOGIC_VECTOR (33 downto 0);
    signal sext_ln1319_13_reg_10720 : STD_LOGIC_VECTOR (33 downto 0);
    signal sext_ln1317_14_fu_4392_p1 : STD_LOGIC_VECTOR (33 downto 0);
    signal sext_ln1319_14_fu_4395_p1 : STD_LOGIC_VECTOR (33 downto 0);
    signal sext_ln1319_14_reg_10732 : STD_LOGIC_VECTOR (33 downto 0);
    signal sext_ln1319_15_fu_4398_p1 : STD_LOGIC_VECTOR (33 downto 0);
    signal sext_ln1319_15_reg_10738 : STD_LOGIC_VECTOR (33 downto 0);
    signal sext_ln1317_1_fu_4401_p1 : STD_LOGIC_VECTOR (33 downto 0);
    signal sext_ln1317_3_fu_4404_p1 : STD_LOGIC_VECTOR (33 downto 0);
    signal sext_ln1317_5_fu_4407_p1 : STD_LOGIC_VECTOR (33 downto 0);
    signal sext_ln1317_7_fu_4410_p1 : STD_LOGIC_VECTOR (33 downto 0);
    signal sext_ln1317_9_fu_4413_p1 : STD_LOGIC_VECTOR (33 downto 0);
    signal sext_ln1317_11_fu_4416_p1 : STD_LOGIC_VECTOR (33 downto 0);
    signal sext_ln1317_13_fu_4419_p1 : STD_LOGIC_VECTOR (33 downto 0);
    signal sext_ln1317_15_fu_4422_p1 : STD_LOGIC_VECTOR (33 downto 0);
    signal grp_fu_8838_p2 : STD_LOGIC_VECTOR (33 downto 0);
    signal grp_fu_8851_p2 : STD_LOGIC_VECTOR (33 downto 0);
    signal grp_fu_8864_p2 : STD_LOGIC_VECTOR (33 downto 0);
    signal grp_fu_8877_p2 : STD_LOGIC_VECTOR (33 downto 0);
    signal grp_fu_8890_p2 : STD_LOGIC_VECTOR (33 downto 0);
    signal grp_fu_8903_p2 : STD_LOGIC_VECTOR (33 downto 0);
    signal grp_fu_8916_p2 : STD_LOGIC_VECTOR (33 downto 0);
    signal grp_fu_8929_p2 : STD_LOGIC_VECTOR (33 downto 0);
    signal grp_fu_8942_p3 : STD_LOGIC_VECTOR (33 downto 0);
    signal ret_V_2_reg_10872 : STD_LOGIC_VECTOR (33 downto 0);
    signal ap_enable_reg_pp0_iter18 : STD_LOGIC := '0';
    signal grp_fu_8949_p3 : STD_LOGIC_VECTOR (34 downto 0);
    signal ret_V_4_reg_10877 : STD_LOGIC_VECTOR (34 downto 0);
    signal grp_fu_8956_p3 : STD_LOGIC_VECTOR (33 downto 0);
    signal ret_V_8_reg_10882 : STD_LOGIC_VECTOR (33 downto 0);
    signal grp_fu_8963_p3 : STD_LOGIC_VECTOR (34 downto 0);
    signal ret_V_10_reg_10887 : STD_LOGIC_VECTOR (34 downto 0);
    signal grp_fu_8970_p3 : STD_LOGIC_VECTOR (33 downto 0);
    signal ret_V_14_reg_10892 : STD_LOGIC_VECTOR (33 downto 0);
    signal grp_fu_8977_p3 : STD_LOGIC_VECTOR (34 downto 0);
    signal ret_V_16_reg_10897 : STD_LOGIC_VECTOR (34 downto 0);
    signal grp_fu_8984_p3 : STD_LOGIC_VECTOR (33 downto 0);
    signal ret_V_20_reg_10902 : STD_LOGIC_VECTOR (33 downto 0);
    signal grp_fu_8991_p3 : STD_LOGIC_VECTOR (34 downto 0);
    signal ret_V_22_reg_10907 : STD_LOGIC_VECTOR (34 downto 0);
    signal grp_fu_8998_p3 : STD_LOGIC_VECTOR (33 downto 0);
    signal ret_V_26_reg_10912 : STD_LOGIC_VECTOR (33 downto 0);
    signal grp_fu_9005_p3 : STD_LOGIC_VECTOR (34 downto 0);
    signal ret_V_28_reg_10917 : STD_LOGIC_VECTOR (34 downto 0);
    signal grp_fu_9012_p3 : STD_LOGIC_VECTOR (33 downto 0);
    signal ret_V_32_reg_10922 : STD_LOGIC_VECTOR (33 downto 0);
    signal grp_fu_9019_p3 : STD_LOGIC_VECTOR (34 downto 0);
    signal ret_V_34_reg_10927 : STD_LOGIC_VECTOR (34 downto 0);
    signal grp_fu_9026_p3 : STD_LOGIC_VECTOR (33 downto 0);
    signal ret_V_38_reg_10932 : STD_LOGIC_VECTOR (33 downto 0);
    signal grp_fu_9033_p3 : STD_LOGIC_VECTOR (34 downto 0);
    signal ret_V_40_reg_10937 : STD_LOGIC_VECTOR (34 downto 0);
    signal grp_fu_9040_p3 : STD_LOGIC_VECTOR (33 downto 0);
    signal ret_V_44_reg_10942 : STD_LOGIC_VECTOR (33 downto 0);
    signal grp_fu_9047_p3 : STD_LOGIC_VECTOR (34 downto 0);
    signal ret_V_46_reg_10947 : STD_LOGIC_VECTOR (34 downto 0);
    signal ret_V_3_fu_4463_p2 : STD_LOGIC_VECTOR (34 downto 0);
    signal ret_V_3_reg_10952 : STD_LOGIC_VECTOR (34 downto 0);
    signal ret_V_3_reg_10952_pp0_iter20_reg : STD_LOGIC_VECTOR (34 downto 0);
    signal ret_V_3_reg_10952_pp0_iter21_reg : STD_LOGIC_VECTOR (34 downto 0);
    signal ret_V_3_reg_10952_pp0_iter22_reg : STD_LOGIC_VECTOR (34 downto 0);
    signal p_Result_166_reg_10963 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_166_reg_10963_pp0_iter20_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_166_reg_10963_pp0_iter21_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_166_reg_10963_pp0_iter22_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_168_reg_10969 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_168_reg_10969_pp0_iter20_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_168_reg_10969_pp0_iter21_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_7_reg_10974 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_7_reg_10974_pp0_iter20_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_7_reg_10974_pp0_iter21_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal ret_V_5_fu_4506_p2 : STD_LOGIC_VECTOR (34 downto 0);
    attribute use_dsp48 : string;
    attribute use_dsp48 of ret_V_5_fu_4506_p2 : signal is "no";
    signal ret_V_5_reg_10980 : STD_LOGIC_VECTOR (34 downto 0);
    signal ret_V_5_reg_10980_pp0_iter20_reg : STD_LOGIC_VECTOR (34 downto 0);
    signal ret_V_5_reg_10980_pp0_iter21_reg : STD_LOGIC_VECTOR (34 downto 0);
    signal ret_V_5_reg_10980_pp0_iter22_reg : STD_LOGIC_VECTOR (34 downto 0);
    signal p_Result_170_reg_10991 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_170_reg_10991_pp0_iter20_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_170_reg_10991_pp0_iter21_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_170_reg_10991_pp0_iter22_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_172_reg_10997 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_172_reg_10997_pp0_iter20_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_172_reg_10997_pp0_iter21_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_3_reg_11002 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_3_reg_11002_pp0_iter20_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_3_reg_11002_pp0_iter21_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal ret_V_9_fu_4551_p2 : STD_LOGIC_VECTOR (34 downto 0);
    signal ret_V_9_reg_11008 : STD_LOGIC_VECTOR (34 downto 0);
    signal ret_V_9_reg_11008_pp0_iter20_reg : STD_LOGIC_VECTOR (34 downto 0);
    signal ret_V_9_reg_11008_pp0_iter21_reg : STD_LOGIC_VECTOR (34 downto 0);
    signal ret_V_9_reg_11008_pp0_iter22_reg : STD_LOGIC_VECTOR (34 downto 0);
    signal p_Result_182_reg_11019 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_182_reg_11019_pp0_iter20_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_182_reg_11019_pp0_iter21_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_182_reg_11019_pp0_iter22_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_184_reg_11025 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_184_reg_11025_pp0_iter20_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_184_reg_11025_pp0_iter21_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_8_reg_11030 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_8_reg_11030_pp0_iter20_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_8_reg_11030_pp0_iter21_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal ret_V_11_fu_4594_p2 : STD_LOGIC_VECTOR (34 downto 0);
    attribute use_dsp48 of ret_V_11_fu_4594_p2 : signal is "no";
    signal ret_V_11_reg_11036 : STD_LOGIC_VECTOR (34 downto 0);
    signal ret_V_11_reg_11036_pp0_iter20_reg : STD_LOGIC_VECTOR (34 downto 0);
    signal ret_V_11_reg_11036_pp0_iter21_reg : STD_LOGIC_VECTOR (34 downto 0);
    signal ret_V_11_reg_11036_pp0_iter22_reg : STD_LOGIC_VECTOR (34 downto 0);
    signal p_Result_186_reg_11047 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_186_reg_11047_pp0_iter20_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_186_reg_11047_pp0_iter21_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_186_reg_11047_pp0_iter22_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_188_reg_11053 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_188_reg_11053_pp0_iter20_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_188_reg_11053_pp0_iter21_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_13_reg_11058 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_13_reg_11058_pp0_iter20_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_13_reg_11058_pp0_iter21_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal ret_V_15_fu_4639_p2 : STD_LOGIC_VECTOR (34 downto 0);
    signal ret_V_15_reg_11064 : STD_LOGIC_VECTOR (34 downto 0);
    signal ret_V_15_reg_11064_pp0_iter20_reg : STD_LOGIC_VECTOR (34 downto 0);
    signal ret_V_15_reg_11064_pp0_iter21_reg : STD_LOGIC_VECTOR (34 downto 0);
    signal ret_V_15_reg_11064_pp0_iter22_reg : STD_LOGIC_VECTOR (34 downto 0);
    signal p_Result_198_reg_11075 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_198_reg_11075_pp0_iter20_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_198_reg_11075_pp0_iter21_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_198_reg_11075_pp0_iter22_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_200_reg_11081 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_200_reg_11081_pp0_iter20_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_200_reg_11081_pp0_iter21_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_18_reg_11086 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_18_reg_11086_pp0_iter20_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_18_reg_11086_pp0_iter21_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal ret_V_17_fu_4682_p2 : STD_LOGIC_VECTOR (34 downto 0);
    attribute use_dsp48 of ret_V_17_fu_4682_p2 : signal is "no";
    signal ret_V_17_reg_11092 : STD_LOGIC_VECTOR (34 downto 0);
    signal ret_V_17_reg_11092_pp0_iter20_reg : STD_LOGIC_VECTOR (34 downto 0);
    signal ret_V_17_reg_11092_pp0_iter21_reg : STD_LOGIC_VECTOR (34 downto 0);
    signal ret_V_17_reg_11092_pp0_iter22_reg : STD_LOGIC_VECTOR (34 downto 0);
    signal p_Result_202_reg_11103 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_202_reg_11103_pp0_iter20_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_202_reg_11103_pp0_iter21_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_202_reg_11103_pp0_iter22_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_204_reg_11109 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_204_reg_11109_pp0_iter20_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_204_reg_11109_pp0_iter21_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_21_reg_11114 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_21_reg_11114_pp0_iter20_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_21_reg_11114_pp0_iter21_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal ret_V_21_fu_4727_p2 : STD_LOGIC_VECTOR (34 downto 0);
    signal ret_V_21_reg_11120 : STD_LOGIC_VECTOR (34 downto 0);
    signal ret_V_21_reg_11120_pp0_iter20_reg : STD_LOGIC_VECTOR (34 downto 0);
    signal ret_V_21_reg_11120_pp0_iter21_reg : STD_LOGIC_VECTOR (34 downto 0);
    signal ret_V_21_reg_11120_pp0_iter22_reg : STD_LOGIC_VECTOR (34 downto 0);
    signal p_Result_214_reg_11131 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_214_reg_11131_pp0_iter20_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_214_reg_11131_pp0_iter21_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_214_reg_11131_pp0_iter22_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_216_reg_11137 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_216_reg_11137_pp0_iter20_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_216_reg_11137_pp0_iter21_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_26_reg_11142 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_26_reg_11142_pp0_iter20_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_26_reg_11142_pp0_iter21_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal ret_V_23_fu_4770_p2 : STD_LOGIC_VECTOR (34 downto 0);
    attribute use_dsp48 of ret_V_23_fu_4770_p2 : signal is "no";
    signal ret_V_23_reg_11148 : STD_LOGIC_VECTOR (34 downto 0);
    signal ret_V_23_reg_11148_pp0_iter20_reg : STD_LOGIC_VECTOR (34 downto 0);
    signal ret_V_23_reg_11148_pp0_iter21_reg : STD_LOGIC_VECTOR (34 downto 0);
    signal ret_V_23_reg_11148_pp0_iter22_reg : STD_LOGIC_VECTOR (34 downto 0);
    signal p_Result_218_reg_11159 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_218_reg_11159_pp0_iter20_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_218_reg_11159_pp0_iter21_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_218_reg_11159_pp0_iter22_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_220_reg_11165 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_220_reg_11165_pp0_iter20_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_220_reg_11165_pp0_iter21_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_reg_11170 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_29_reg_11170_pp0_iter20_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_29_reg_11170_pp0_iter21_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal ret_V_27_fu_4815_p2 : STD_LOGIC_VECTOR (34 downto 0);
    signal ret_V_27_reg_11176 : STD_LOGIC_VECTOR (34 downto 0);
    signal ret_V_27_reg_11176_pp0_iter20_reg : STD_LOGIC_VECTOR (34 downto 0);
    signal ret_V_27_reg_11176_pp0_iter21_reg : STD_LOGIC_VECTOR (34 downto 0);
    signal ret_V_27_reg_11176_pp0_iter22_reg : STD_LOGIC_VECTOR (34 downto 0);
    signal p_Result_230_reg_11187 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_230_reg_11187_pp0_iter20_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_230_reg_11187_pp0_iter21_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_230_reg_11187_pp0_iter22_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_232_reg_11193 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_232_reg_11193_pp0_iter20_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_232_reg_11193_pp0_iter21_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_33_reg_11198 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_33_reg_11198_pp0_iter20_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_33_reg_11198_pp0_iter21_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal ret_V_29_fu_4858_p2 : STD_LOGIC_VECTOR (34 downto 0);
    attribute use_dsp48 of ret_V_29_fu_4858_p2 : signal is "no";
    signal ret_V_29_reg_11204 : STD_LOGIC_VECTOR (34 downto 0);
    signal ret_V_29_reg_11204_pp0_iter20_reg : STD_LOGIC_VECTOR (34 downto 0);
    signal ret_V_29_reg_11204_pp0_iter21_reg : STD_LOGIC_VECTOR (34 downto 0);
    signal ret_V_29_reg_11204_pp0_iter22_reg : STD_LOGIC_VECTOR (34 downto 0);
    signal p_Result_234_reg_11215 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_234_reg_11215_pp0_iter20_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_234_reg_11215_pp0_iter21_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_234_reg_11215_pp0_iter22_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_236_reg_11221 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_236_reg_11221_pp0_iter20_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_236_reg_11221_pp0_iter21_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_36_reg_11226 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_36_reg_11226_pp0_iter20_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_36_reg_11226_pp0_iter21_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal ret_V_33_fu_4903_p2 : STD_LOGIC_VECTOR (34 downto 0);
    signal ret_V_33_reg_11232 : STD_LOGIC_VECTOR (34 downto 0);
    signal ret_V_33_reg_11232_pp0_iter20_reg : STD_LOGIC_VECTOR (34 downto 0);
    signal ret_V_33_reg_11232_pp0_iter21_reg : STD_LOGIC_VECTOR (34 downto 0);
    signal ret_V_33_reg_11232_pp0_iter22_reg : STD_LOGIC_VECTOR (34 downto 0);
    signal p_Result_246_reg_11243 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_246_reg_11243_pp0_iter20_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_246_reg_11243_pp0_iter21_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_246_reg_11243_pp0_iter22_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_248_reg_11249 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_248_reg_11249_pp0_iter20_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_248_reg_11249_pp0_iter21_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_41_reg_11254 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_41_reg_11254_pp0_iter20_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_41_reg_11254_pp0_iter21_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal ret_V_35_fu_4946_p2 : STD_LOGIC_VECTOR (34 downto 0);
    attribute use_dsp48 of ret_V_35_fu_4946_p2 : signal is "no";
    signal ret_V_35_reg_11260 : STD_LOGIC_VECTOR (34 downto 0);
    signal ret_V_35_reg_11260_pp0_iter20_reg : STD_LOGIC_VECTOR (34 downto 0);
    signal ret_V_35_reg_11260_pp0_iter21_reg : STD_LOGIC_VECTOR (34 downto 0);
    signal ret_V_35_reg_11260_pp0_iter22_reg : STD_LOGIC_VECTOR (34 downto 0);
    signal p_Result_250_reg_11271 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_250_reg_11271_pp0_iter20_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_250_reg_11271_pp0_iter21_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_250_reg_11271_pp0_iter22_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_252_reg_11277 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_252_reg_11277_pp0_iter20_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_252_reg_11277_pp0_iter21_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_45_reg_11282 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_45_reg_11282_pp0_iter20_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_45_reg_11282_pp0_iter21_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal ret_V_39_fu_4991_p2 : STD_LOGIC_VECTOR (34 downto 0);
    signal ret_V_39_reg_11288 : STD_LOGIC_VECTOR (34 downto 0);
    signal ret_V_39_reg_11288_pp0_iter20_reg : STD_LOGIC_VECTOR (34 downto 0);
    signal ret_V_39_reg_11288_pp0_iter21_reg : STD_LOGIC_VECTOR (34 downto 0);
    signal ret_V_39_reg_11288_pp0_iter22_reg : STD_LOGIC_VECTOR (34 downto 0);
    signal p_Result_262_reg_11299 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_262_reg_11299_pp0_iter20_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_262_reg_11299_pp0_iter21_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_262_reg_11299_pp0_iter22_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_264_reg_11305 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_264_reg_11305_pp0_iter20_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_264_reg_11305_pp0_iter21_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_50_reg_11310 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_50_reg_11310_pp0_iter20_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_50_reg_11310_pp0_iter21_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal ret_V_41_fu_5034_p2 : STD_LOGIC_VECTOR (34 downto 0);
    attribute use_dsp48 of ret_V_41_fu_5034_p2 : signal is "no";
    signal ret_V_41_reg_11316 : STD_LOGIC_VECTOR (34 downto 0);
    signal ret_V_41_reg_11316_pp0_iter20_reg : STD_LOGIC_VECTOR (34 downto 0);
    signal ret_V_41_reg_11316_pp0_iter21_reg : STD_LOGIC_VECTOR (34 downto 0);
    signal ret_V_41_reg_11316_pp0_iter22_reg : STD_LOGIC_VECTOR (34 downto 0);
    signal p_Result_266_reg_11327 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_266_reg_11327_pp0_iter20_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_266_reg_11327_pp0_iter21_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_266_reg_11327_pp0_iter22_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_268_reg_11333 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_268_reg_11333_pp0_iter20_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_268_reg_11333_pp0_iter21_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_54_reg_11338 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_54_reg_11338_pp0_iter20_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_54_reg_11338_pp0_iter21_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal ret_V_45_fu_5079_p2 : STD_LOGIC_VECTOR (34 downto 0);
    signal ret_V_45_reg_11344 : STD_LOGIC_VECTOR (34 downto 0);
    signal ret_V_45_reg_11344_pp0_iter20_reg : STD_LOGIC_VECTOR (34 downto 0);
    signal ret_V_45_reg_11344_pp0_iter21_reg : STD_LOGIC_VECTOR (34 downto 0);
    signal ret_V_45_reg_11344_pp0_iter22_reg : STD_LOGIC_VECTOR (34 downto 0);
    signal p_Result_278_reg_11355 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_278_reg_11355_pp0_iter20_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_278_reg_11355_pp0_iter21_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_278_reg_11355_pp0_iter22_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_280_reg_11361 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_280_reg_11361_pp0_iter20_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_280_reg_11361_pp0_iter21_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_58_reg_11366 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_58_reg_11366_pp0_iter20_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_58_reg_11366_pp0_iter21_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal ret_V_47_fu_5122_p2 : STD_LOGIC_VECTOR (34 downto 0);
    attribute use_dsp48 of ret_V_47_fu_5122_p2 : signal is "no";
    signal ret_V_47_reg_11372 : STD_LOGIC_VECTOR (34 downto 0);
    signal ret_V_47_reg_11372_pp0_iter20_reg : STD_LOGIC_VECTOR (34 downto 0);
    signal ret_V_47_reg_11372_pp0_iter21_reg : STD_LOGIC_VECTOR (34 downto 0);
    signal ret_V_47_reg_11372_pp0_iter22_reg : STD_LOGIC_VECTOR (34 downto 0);
    signal p_Result_282_reg_11383 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_282_reg_11383_pp0_iter20_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_282_reg_11383_pp0_iter21_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_282_reg_11383_pp0_iter22_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_284_reg_11389 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_284_reg_11389_pp0_iter20_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_284_reg_11389_pp0_iter21_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_61_reg_11394 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_61_reg_11394_pp0_iter20_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_61_reg_11394_pp0_iter21_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal icmp_ln420_fu_5186_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln420_reg_11400 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln420_1_fu_5225_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln420_1_reg_11405 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln420_2_fu_5264_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln420_2_reg_11410 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln420_3_fu_5303_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln420_3_reg_11415 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln420_4_fu_5342_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln420_4_reg_11420 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln420_5_fu_5381_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln420_5_reg_11425 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln420_6_fu_5420_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln420_6_reg_11430 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln420_7_fu_5459_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln420_7_reg_11435 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln420_8_fu_5498_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln420_8_reg_11440 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln420_9_fu_5537_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln420_9_reg_11445 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln420_10_fu_5576_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln420_10_reg_11450 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln420_11_fu_5615_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln420_11_reg_11455 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln420_12_fu_5654_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln420_12_reg_11460 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln420_13_fu_5693_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln420_13_reg_11465 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln420_14_fu_5732_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln420_14_reg_11470 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln420_15_fu_5771_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln420_15_reg_11475 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Val2_13_fu_5802_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_Val2_13_reg_11480 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_Val2_13_reg_11480_pp0_iter22_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal p_Result_169_reg_11485 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln946_3_fu_5816_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal trunc_ln946_3_reg_11491 : STD_LOGIC_VECTOR (14 downto 0);
    signal p_Val2_15_fu_5845_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_Val2_15_reg_11496 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_Val2_15_reg_11496_pp0_iter22_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal p_Result_173_reg_11501 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln946_4_fu_5859_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal trunc_ln946_4_reg_11507 : STD_LOGIC_VECTOR (14 downto 0);
    signal p_Val2_26_fu_5888_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_Val2_26_reg_11512 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_Val2_26_reg_11512_pp0_iter22_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal p_Result_185_reg_11517 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln946_7_fu_5902_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal trunc_ln946_7_reg_11523 : STD_LOGIC_VECTOR (14 downto 0);
    signal p_Val2_29_fu_5931_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_Val2_29_reg_11528 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_Val2_29_reg_11528_pp0_iter22_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal p_Result_189_reg_11533 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln946_8_fu_5945_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal trunc_ln946_8_reg_11539 : STD_LOGIC_VECTOR (14 downto 0);
    signal p_Val2_40_fu_5974_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_Val2_40_reg_11544 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_Val2_40_reg_11544_pp0_iter22_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal p_Result_201_reg_11549 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln946_11_fu_5988_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal trunc_ln946_11_reg_11555 : STD_LOGIC_VECTOR (14 downto 0);
    signal p_Val2_43_fu_6017_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_Val2_43_reg_11560 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_Val2_43_reg_11560_pp0_iter22_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal p_Result_205_reg_11565 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln946_12_fu_6031_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal trunc_ln946_12_reg_11571 : STD_LOGIC_VECTOR (14 downto 0);
    signal p_Val2_54_fu_6060_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_Val2_54_reg_11576 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_Val2_54_reg_11576_pp0_iter22_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal p_Result_217_reg_11581 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln946_15_fu_6074_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal trunc_ln946_15_reg_11587 : STD_LOGIC_VECTOR (14 downto 0);
    signal p_Val2_57_fu_6103_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_Val2_57_reg_11592 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_Val2_57_reg_11592_pp0_iter22_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal p_Result_221_reg_11597 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln946_16_fu_6117_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal trunc_ln946_16_reg_11603 : STD_LOGIC_VECTOR (14 downto 0);
    signal p_Val2_68_fu_6146_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_Val2_68_reg_11608 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_Val2_68_reg_11608_pp0_iter22_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal p_Result_233_reg_11613 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln946_19_fu_6160_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal trunc_ln946_19_reg_11619 : STD_LOGIC_VECTOR (14 downto 0);
    signal p_Val2_71_fu_6189_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_Val2_71_reg_11624 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_Val2_71_reg_11624_pp0_iter22_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal p_Result_237_reg_11629 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln946_20_fu_6203_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal trunc_ln946_20_reg_11635 : STD_LOGIC_VECTOR (14 downto 0);
    signal p_Val2_82_fu_6232_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_Val2_82_reg_11640 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_Val2_82_reg_11640_pp0_iter22_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal p_Result_249_reg_11645 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln946_23_fu_6246_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal trunc_ln946_23_reg_11651 : STD_LOGIC_VECTOR (14 downto 0);
    signal p_Val2_85_fu_6275_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_Val2_85_reg_11656 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_Val2_85_reg_11656_pp0_iter22_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal p_Result_253_reg_11661 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln946_24_fu_6289_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal trunc_ln946_24_reg_11667 : STD_LOGIC_VECTOR (14 downto 0);
    signal p_Val2_96_fu_6318_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_Val2_96_reg_11672 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_Val2_96_reg_11672_pp0_iter22_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal p_Result_265_reg_11677 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln946_27_fu_6332_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal trunc_ln946_27_reg_11683 : STD_LOGIC_VECTOR (14 downto 0);
    signal p_Val2_99_fu_6361_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_Val2_99_reg_11688 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_Val2_99_reg_11688_pp0_iter22_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal p_Result_269_reg_11693 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln946_28_fu_6375_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal trunc_ln946_28_reg_11699 : STD_LOGIC_VECTOR (14 downto 0);
    signal p_Val2_110_fu_6404_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_Val2_110_reg_11704 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_Val2_110_reg_11704_pp0_iter22_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal p_Result_281_reg_11709 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln946_31_fu_6418_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal trunc_ln946_31_reg_11715 : STD_LOGIC_VECTOR (14 downto 0);
    signal p_Val2_113_fu_6447_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_Val2_113_reg_11720 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_Val2_113_reg_11720_pp0_iter22_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal p_Result_285_reg_11725 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln946_32_fu_6461_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal trunc_ln946_32_reg_11731 : STD_LOGIC_VECTOR (14 downto 0);
    signal xor_ln942_4_fu_6465_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln942_4_reg_11736 : STD_LOGIC_VECTOR (0 downto 0);
    signal carry_5_fu_6470_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal carry_5_reg_11741 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range1_all_ones_2_fu_6475_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range1_all_ones_2_reg_11747 : STD_LOGIC_VECTOR (0 downto 0);
    signal overflow_2_fu_6509_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal overflow_2_reg_11753 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln946_3_fu_6515_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln946_3_reg_11759 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln942_6_fu_6520_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln942_6_reg_11764 : STD_LOGIC_VECTOR (0 downto 0);
    signal carry_7_fu_6525_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal carry_7_reg_11769 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range1_all_ones_3_fu_6530_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range1_all_ones_3_reg_11775 : STD_LOGIC_VECTOR (0 downto 0);
    signal overflow_3_fu_6564_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal overflow_3_reg_11781 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln946_4_fu_6570_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln946_4_reg_11787 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln942_12_fu_6575_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln942_12_reg_11792 : STD_LOGIC_VECTOR (0 downto 0);
    signal carry_13_fu_6580_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal carry_13_reg_11797 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range1_all_ones_6_fu_6585_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range1_all_ones_6_reg_11803 : STD_LOGIC_VECTOR (0 downto 0);
    signal overflow_6_fu_6619_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal overflow_6_reg_11809 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln946_7_fu_6625_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln946_7_reg_11815 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln942_14_fu_6630_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln942_14_reg_11820 : STD_LOGIC_VECTOR (0 downto 0);
    signal carry_15_fu_6635_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal carry_15_reg_11825 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range1_all_ones_7_fu_6640_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range1_all_ones_7_reg_11831 : STD_LOGIC_VECTOR (0 downto 0);
    signal overflow_7_fu_6674_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal overflow_7_reg_11837 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln946_8_fu_6680_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln946_8_reg_11843 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln942_20_fu_6685_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln942_20_reg_11848 : STD_LOGIC_VECTOR (0 downto 0);
    signal carry_21_fu_6690_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal carry_21_reg_11853 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range1_all_ones_10_fu_6695_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range1_all_ones_10_reg_11859 : STD_LOGIC_VECTOR (0 downto 0);
    signal overflow_10_fu_6729_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal overflow_10_reg_11865 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln946_11_fu_6735_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln946_11_reg_11871 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln942_22_fu_6740_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln942_22_reg_11876 : STD_LOGIC_VECTOR (0 downto 0);
    signal carry_23_fu_6745_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal carry_23_reg_11881 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range1_all_ones_11_fu_6750_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range1_all_ones_11_reg_11887 : STD_LOGIC_VECTOR (0 downto 0);
    signal overflow_11_fu_6784_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal overflow_11_reg_11893 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln946_12_fu_6790_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln946_12_reg_11899 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln942_28_fu_6795_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln942_28_reg_11904 : STD_LOGIC_VECTOR (0 downto 0);
    signal carry_29_fu_6800_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal carry_29_reg_11909 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range1_all_ones_14_fu_6805_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range1_all_ones_14_reg_11915 : STD_LOGIC_VECTOR (0 downto 0);
    signal overflow_14_fu_6839_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal overflow_14_reg_11921 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln946_15_fu_6845_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln946_15_reg_11927 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln942_30_fu_6850_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln942_30_reg_11932 : STD_LOGIC_VECTOR (0 downto 0);
    signal carry_31_fu_6855_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal carry_31_reg_11937 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range1_all_ones_15_fu_6860_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range1_all_ones_15_reg_11943 : STD_LOGIC_VECTOR (0 downto 0);
    signal overflow_15_fu_6894_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal overflow_15_reg_11949 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln946_16_fu_6900_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln946_16_reg_11955 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln942_36_fu_6905_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln942_36_reg_11960 : STD_LOGIC_VECTOR (0 downto 0);
    signal carry_37_fu_6910_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal carry_37_reg_11965 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range1_all_ones_18_fu_6915_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range1_all_ones_18_reg_11971 : STD_LOGIC_VECTOR (0 downto 0);
    signal overflow_18_fu_6949_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal overflow_18_reg_11977 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln946_19_fu_6955_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln946_19_reg_11983 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln942_38_fu_6960_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln942_38_reg_11988 : STD_LOGIC_VECTOR (0 downto 0);
    signal carry_39_fu_6965_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal carry_39_reg_11993 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range1_all_ones_19_fu_6970_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range1_all_ones_19_reg_11999 : STD_LOGIC_VECTOR (0 downto 0);
    signal overflow_19_fu_7004_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal overflow_19_reg_12005 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln946_20_fu_7010_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln946_20_reg_12011 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln942_44_fu_7015_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln942_44_reg_12016 : STD_LOGIC_VECTOR (0 downto 0);
    signal carry_45_fu_7020_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal carry_45_reg_12021 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range1_all_ones_22_fu_7025_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range1_all_ones_22_reg_12027 : STD_LOGIC_VECTOR (0 downto 0);
    signal overflow_22_fu_7059_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal overflow_22_reg_12033 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln946_23_fu_7065_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln946_23_reg_12039 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln942_46_fu_7070_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln942_46_reg_12044 : STD_LOGIC_VECTOR (0 downto 0);
    signal carry_47_fu_7075_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal carry_47_reg_12049 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range1_all_ones_23_fu_7080_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range1_all_ones_23_reg_12055 : STD_LOGIC_VECTOR (0 downto 0);
    signal overflow_23_fu_7114_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal overflow_23_reg_12061 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln946_24_fu_7120_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln946_24_reg_12067 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln942_52_fu_7125_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln942_52_reg_12072 : STD_LOGIC_VECTOR (0 downto 0);
    signal carry_53_fu_7130_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal carry_53_reg_12077 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range1_all_ones_26_fu_7135_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range1_all_ones_26_reg_12083 : STD_LOGIC_VECTOR (0 downto 0);
    signal overflow_26_fu_7169_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal overflow_26_reg_12089 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln946_27_fu_7175_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln946_27_reg_12095 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln942_54_fu_7180_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln942_54_reg_12100 : STD_LOGIC_VECTOR (0 downto 0);
    signal carry_55_fu_7185_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal carry_55_reg_12105 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range1_all_ones_27_fu_7190_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range1_all_ones_27_reg_12111 : STD_LOGIC_VECTOR (0 downto 0);
    signal overflow_27_fu_7224_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal overflow_27_reg_12117 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln946_28_fu_7230_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln946_28_reg_12123 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln942_60_fu_7235_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln942_60_reg_12128 : STD_LOGIC_VECTOR (0 downto 0);
    signal carry_61_fu_7240_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal carry_61_reg_12133 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range1_all_ones_30_fu_7245_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range1_all_ones_30_reg_12139 : STD_LOGIC_VECTOR (0 downto 0);
    signal overflow_30_fu_7279_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal overflow_30_reg_12145 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln946_31_fu_7285_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln946_31_reg_12151 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln942_62_fu_7290_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln942_62_reg_12156 : STD_LOGIC_VECTOR (0 downto 0);
    signal carry_63_fu_7295_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal carry_63_reg_12161 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range1_all_ones_31_fu_7300_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range1_all_ones_31_reg_12167 : STD_LOGIC_VECTOR (0 downto 0);
    signal overflow_31_fu_7334_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal overflow_31_reg_12173 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln946_32_fu_7340_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln946_32_reg_12179 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal ap_enable_reg_pp0_iter2 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter3 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter4 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter5 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter6 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter7 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter8 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter10 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter11 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter12 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter13 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter14 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter15 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter16 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter17 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter19 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter20 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter21 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter22 : STD_LOGIC := '0';
    signal grp_phase_sincos_LUT_fu_279_ap_start : STD_LOGIC;
    signal grp_phase_sincos_LUT_fu_279_ap_done : STD_LOGIC;
    signal grp_phase_sincos_LUT_fu_279_ap_idle : STD_LOGIC;
    signal grp_phase_sincos_LUT_fu_279_ap_ready : STD_LOGIC;
    signal grp_phase_sincos_LUT_fu_279_ap_ce : STD_LOGIC;
    signal grp_phase_sincos_LUT_fu_279_acc : STD_LOGIC_VECTOR (20 downto 0);
    signal grp_phase_sincos_LUT_fu_279_ap_return : STD_LOGIC_VECTOR (51 downto 0);
    signal ap_block_state1_pp0_stage0_iter0_ignore_call28 : BOOLEAN;
    signal ap_block_state2_pp0_stage0_iter1_ignore_call28 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter2_ignore_call28 : BOOLEAN;
    signal ap_block_state4_pp0_stage0_iter3_ignore_call28 : BOOLEAN;
    signal ap_block_state5_pp0_stage0_iter4_ignore_call28 : BOOLEAN;
    signal ap_block_state6_pp0_stage0_iter5_ignore_call28 : BOOLEAN;
    signal ap_block_state7_pp0_stage0_iter6_ignore_call28 : BOOLEAN;
    signal ap_block_state8_pp0_stage0_iter7_ignore_call28 : BOOLEAN;
    signal ap_block_state9_pp0_stage0_iter8_ignore_call28 : BOOLEAN;
    signal ap_block_state10_pp0_stage0_iter9_ignore_call28 : BOOLEAN;
    signal ap_block_state11_pp0_stage0_iter10_ignore_call28 : BOOLEAN;
    signal ap_block_state12_pp0_stage0_iter11_ignore_call28 : BOOLEAN;
    signal ap_block_state13_pp0_stage0_iter12_ignore_call28 : BOOLEAN;
    signal ap_block_state14_pp0_stage0_iter13_ignore_call28 : BOOLEAN;
    signal ap_block_state15_pp0_stage0_iter14_ignore_call28 : BOOLEAN;
    signal ap_block_state16_pp0_stage0_iter15_ignore_call28 : BOOLEAN;
    signal ap_block_state17_pp0_stage0_iter16_ignore_call28 : BOOLEAN;
    signal ap_block_state18_pp0_stage0_iter17_ignore_call28 : BOOLEAN;
    signal ap_block_state19_pp0_stage0_iter18_ignore_call28 : BOOLEAN;
    signal ap_block_state20_pp0_stage0_iter19_ignore_call28 : BOOLEAN;
    signal ap_block_state21_pp0_stage0_iter20_ignore_call28 : BOOLEAN;
    signal ap_block_state22_pp0_stage0_iter21_ignore_call28 : BOOLEAN;
    signal ap_block_state23_pp0_stage0_iter22_ignore_call28 : BOOLEAN;
    signal ap_block_state24_pp0_stage0_iter23_ignore_call28 : BOOLEAN;
    signal ap_block_pp0_stage0_11001_ignoreCallOp34 : BOOLEAN;
    signal grp_phase_sincos_LUT_fu_288_ap_start : STD_LOGIC;
    signal grp_phase_sincos_LUT_fu_288_ap_done : STD_LOGIC;
    signal grp_phase_sincos_LUT_fu_288_ap_idle : STD_LOGIC;
    signal grp_phase_sincos_LUT_fu_288_ap_ready : STD_LOGIC;
    signal grp_phase_sincos_LUT_fu_288_ap_ce : STD_LOGIC;
    signal grp_phase_sincos_LUT_fu_288_acc : STD_LOGIC_VECTOR (20 downto 0);
    signal grp_phase_sincos_LUT_fu_288_ap_return : STD_LOGIC_VECTOR (51 downto 0);
    signal ap_block_state1_pp0_stage0_iter0_ignore_call215 : BOOLEAN;
    signal ap_block_state2_pp0_stage0_iter1_ignore_call215 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter2_ignore_call215 : BOOLEAN;
    signal ap_block_state4_pp0_stage0_iter3_ignore_call215 : BOOLEAN;
    signal ap_block_state5_pp0_stage0_iter4_ignore_call215 : BOOLEAN;
    signal ap_block_state6_pp0_stage0_iter5_ignore_call215 : BOOLEAN;
    signal ap_block_state7_pp0_stage0_iter6_ignore_call215 : BOOLEAN;
    signal ap_block_state8_pp0_stage0_iter7_ignore_call215 : BOOLEAN;
    signal ap_block_state9_pp0_stage0_iter8_ignore_call215 : BOOLEAN;
    signal ap_block_state10_pp0_stage0_iter9_ignore_call215 : BOOLEAN;
    signal ap_block_state11_pp0_stage0_iter10_ignore_call215 : BOOLEAN;
    signal ap_block_state12_pp0_stage0_iter11_ignore_call215 : BOOLEAN;
    signal ap_block_state13_pp0_stage0_iter12_ignore_call215 : BOOLEAN;
    signal ap_block_state14_pp0_stage0_iter13_ignore_call215 : BOOLEAN;
    signal ap_block_state15_pp0_stage0_iter14_ignore_call215 : BOOLEAN;
    signal ap_block_state16_pp0_stage0_iter15_ignore_call215 : BOOLEAN;
    signal ap_block_state17_pp0_stage0_iter16_ignore_call215 : BOOLEAN;
    signal ap_block_state18_pp0_stage0_iter17_ignore_call215 : BOOLEAN;
    signal ap_block_state19_pp0_stage0_iter18_ignore_call215 : BOOLEAN;
    signal ap_block_state20_pp0_stage0_iter19_ignore_call215 : BOOLEAN;
    signal ap_block_state21_pp0_stage0_iter20_ignore_call215 : BOOLEAN;
    signal ap_block_state22_pp0_stage0_iter21_ignore_call215 : BOOLEAN;
    signal ap_block_state23_pp0_stage0_iter22_ignore_call215 : BOOLEAN;
    signal ap_block_state24_pp0_stage0_iter23_ignore_call215 : BOOLEAN;
    signal ap_block_pp0_stage0_11001_ignoreCallOp40 : BOOLEAN;
    signal grp_phase_sincos_LUT_fu_297_ap_start : STD_LOGIC;
    signal grp_phase_sincos_LUT_fu_297_ap_done : STD_LOGIC;
    signal grp_phase_sincos_LUT_fu_297_ap_idle : STD_LOGIC;
    signal grp_phase_sincos_LUT_fu_297_ap_ready : STD_LOGIC;
    signal grp_phase_sincos_LUT_fu_297_ap_ce : STD_LOGIC;
    signal grp_phase_sincos_LUT_fu_297_acc : STD_LOGIC_VECTOR (20 downto 0);
    signal grp_phase_sincos_LUT_fu_297_ap_return : STD_LOGIC_VECTOR (51 downto 0);
    signal ap_block_state1_pp0_stage0_iter0_ignore_call402 : BOOLEAN;
    signal ap_block_state2_pp0_stage0_iter1_ignore_call402 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter2_ignore_call402 : BOOLEAN;
    signal ap_block_state4_pp0_stage0_iter3_ignore_call402 : BOOLEAN;
    signal ap_block_state5_pp0_stage0_iter4_ignore_call402 : BOOLEAN;
    signal ap_block_state6_pp0_stage0_iter5_ignore_call402 : BOOLEAN;
    signal ap_block_state7_pp0_stage0_iter6_ignore_call402 : BOOLEAN;
    signal ap_block_state8_pp0_stage0_iter7_ignore_call402 : BOOLEAN;
    signal ap_block_state9_pp0_stage0_iter8_ignore_call402 : BOOLEAN;
    signal ap_block_state10_pp0_stage0_iter9_ignore_call402 : BOOLEAN;
    signal ap_block_state11_pp0_stage0_iter10_ignore_call402 : BOOLEAN;
    signal ap_block_state12_pp0_stage0_iter11_ignore_call402 : BOOLEAN;
    signal ap_block_state13_pp0_stage0_iter12_ignore_call402 : BOOLEAN;
    signal ap_block_state14_pp0_stage0_iter13_ignore_call402 : BOOLEAN;
    signal ap_block_state15_pp0_stage0_iter14_ignore_call402 : BOOLEAN;
    signal ap_block_state16_pp0_stage0_iter15_ignore_call402 : BOOLEAN;
    signal ap_block_state17_pp0_stage0_iter16_ignore_call402 : BOOLEAN;
    signal ap_block_state18_pp0_stage0_iter17_ignore_call402 : BOOLEAN;
    signal ap_block_state19_pp0_stage0_iter18_ignore_call402 : BOOLEAN;
    signal ap_block_state20_pp0_stage0_iter19_ignore_call402 : BOOLEAN;
    signal ap_block_state21_pp0_stage0_iter20_ignore_call402 : BOOLEAN;
    signal ap_block_state22_pp0_stage0_iter21_ignore_call402 : BOOLEAN;
    signal ap_block_state23_pp0_stage0_iter22_ignore_call402 : BOOLEAN;
    signal ap_block_state24_pp0_stage0_iter23_ignore_call402 : BOOLEAN;
    signal ap_block_pp0_stage0_11001_ignoreCallOp46 : BOOLEAN;
    signal grp_phase_sincos_LUT_fu_306_ap_start : STD_LOGIC;
    signal grp_phase_sincos_LUT_fu_306_ap_done : STD_LOGIC;
    signal grp_phase_sincos_LUT_fu_306_ap_idle : STD_LOGIC;
    signal grp_phase_sincos_LUT_fu_306_ap_ready : STD_LOGIC;
    signal grp_phase_sincos_LUT_fu_306_ap_ce : STD_LOGIC;
    signal grp_phase_sincos_LUT_fu_306_acc : STD_LOGIC_VECTOR (20 downto 0);
    signal grp_phase_sincos_LUT_fu_306_ap_return : STD_LOGIC_VECTOR (51 downto 0);
    signal ap_block_state1_pp0_stage0_iter0_ignore_call589 : BOOLEAN;
    signal ap_block_state2_pp0_stage0_iter1_ignore_call589 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter2_ignore_call589 : BOOLEAN;
    signal ap_block_state4_pp0_stage0_iter3_ignore_call589 : BOOLEAN;
    signal ap_block_state5_pp0_stage0_iter4_ignore_call589 : BOOLEAN;
    signal ap_block_state6_pp0_stage0_iter5_ignore_call589 : BOOLEAN;
    signal ap_block_state7_pp0_stage0_iter6_ignore_call589 : BOOLEAN;
    signal ap_block_state8_pp0_stage0_iter7_ignore_call589 : BOOLEAN;
    signal ap_block_state9_pp0_stage0_iter8_ignore_call589 : BOOLEAN;
    signal ap_block_state10_pp0_stage0_iter9_ignore_call589 : BOOLEAN;
    signal ap_block_state11_pp0_stage0_iter10_ignore_call589 : BOOLEAN;
    signal ap_block_state12_pp0_stage0_iter11_ignore_call589 : BOOLEAN;
    signal ap_block_state13_pp0_stage0_iter12_ignore_call589 : BOOLEAN;
    signal ap_block_state14_pp0_stage0_iter13_ignore_call589 : BOOLEAN;
    signal ap_block_state15_pp0_stage0_iter14_ignore_call589 : BOOLEAN;
    signal ap_block_state16_pp0_stage0_iter15_ignore_call589 : BOOLEAN;
    signal ap_block_state17_pp0_stage0_iter16_ignore_call589 : BOOLEAN;
    signal ap_block_state18_pp0_stage0_iter17_ignore_call589 : BOOLEAN;
    signal ap_block_state19_pp0_stage0_iter18_ignore_call589 : BOOLEAN;
    signal ap_block_state20_pp0_stage0_iter19_ignore_call589 : BOOLEAN;
    signal ap_block_state21_pp0_stage0_iter20_ignore_call589 : BOOLEAN;
    signal ap_block_state22_pp0_stage0_iter21_ignore_call589 : BOOLEAN;
    signal ap_block_state23_pp0_stage0_iter22_ignore_call589 : BOOLEAN;
    signal ap_block_state24_pp0_stage0_iter23_ignore_call589 : BOOLEAN;
    signal ap_block_pp0_stage0_11001_ignoreCallOp52 : BOOLEAN;
    signal grp_phase_sincos_LUT_fu_315_ap_start : STD_LOGIC;
    signal grp_phase_sincos_LUT_fu_315_ap_done : STD_LOGIC;
    signal grp_phase_sincos_LUT_fu_315_ap_idle : STD_LOGIC;
    signal grp_phase_sincos_LUT_fu_315_ap_ready : STD_LOGIC;
    signal grp_phase_sincos_LUT_fu_315_ap_ce : STD_LOGIC;
    signal grp_phase_sincos_LUT_fu_315_acc : STD_LOGIC_VECTOR (20 downto 0);
    signal grp_phase_sincos_LUT_fu_315_ap_return : STD_LOGIC_VECTOR (51 downto 0);
    signal ap_block_state1_pp0_stage0_iter0_ignore_call776 : BOOLEAN;
    signal ap_block_state2_pp0_stage0_iter1_ignore_call776 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter2_ignore_call776 : BOOLEAN;
    signal ap_block_state4_pp0_stage0_iter3_ignore_call776 : BOOLEAN;
    signal ap_block_state5_pp0_stage0_iter4_ignore_call776 : BOOLEAN;
    signal ap_block_state6_pp0_stage0_iter5_ignore_call776 : BOOLEAN;
    signal ap_block_state7_pp0_stage0_iter6_ignore_call776 : BOOLEAN;
    signal ap_block_state8_pp0_stage0_iter7_ignore_call776 : BOOLEAN;
    signal ap_block_state9_pp0_stage0_iter8_ignore_call776 : BOOLEAN;
    signal ap_block_state10_pp0_stage0_iter9_ignore_call776 : BOOLEAN;
    signal ap_block_state11_pp0_stage0_iter10_ignore_call776 : BOOLEAN;
    signal ap_block_state12_pp0_stage0_iter11_ignore_call776 : BOOLEAN;
    signal ap_block_state13_pp0_stage0_iter12_ignore_call776 : BOOLEAN;
    signal ap_block_state14_pp0_stage0_iter13_ignore_call776 : BOOLEAN;
    signal ap_block_state15_pp0_stage0_iter14_ignore_call776 : BOOLEAN;
    signal ap_block_state16_pp0_stage0_iter15_ignore_call776 : BOOLEAN;
    signal ap_block_state17_pp0_stage0_iter16_ignore_call776 : BOOLEAN;
    signal ap_block_state18_pp0_stage0_iter17_ignore_call776 : BOOLEAN;
    signal ap_block_state19_pp0_stage0_iter18_ignore_call776 : BOOLEAN;
    signal ap_block_state20_pp0_stage0_iter19_ignore_call776 : BOOLEAN;
    signal ap_block_state21_pp0_stage0_iter20_ignore_call776 : BOOLEAN;
    signal ap_block_state22_pp0_stage0_iter21_ignore_call776 : BOOLEAN;
    signal ap_block_state23_pp0_stage0_iter22_ignore_call776 : BOOLEAN;
    signal ap_block_state24_pp0_stage0_iter23_ignore_call776 : BOOLEAN;
    signal ap_block_pp0_stage0_11001_ignoreCallOp58 : BOOLEAN;
    signal grp_phase_sincos_LUT_fu_324_ap_start : STD_LOGIC;
    signal grp_phase_sincos_LUT_fu_324_ap_done : STD_LOGIC;
    signal grp_phase_sincos_LUT_fu_324_ap_idle : STD_LOGIC;
    signal grp_phase_sincos_LUT_fu_324_ap_ready : STD_LOGIC;
    signal grp_phase_sincos_LUT_fu_324_ap_ce : STD_LOGIC;
    signal grp_phase_sincos_LUT_fu_324_acc : STD_LOGIC_VECTOR (20 downto 0);
    signal grp_phase_sincos_LUT_fu_324_ap_return : STD_LOGIC_VECTOR (51 downto 0);
    signal ap_block_state1_pp0_stage0_iter0_ignore_call963 : BOOLEAN;
    signal ap_block_state2_pp0_stage0_iter1_ignore_call963 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter2_ignore_call963 : BOOLEAN;
    signal ap_block_state4_pp0_stage0_iter3_ignore_call963 : BOOLEAN;
    signal ap_block_state5_pp0_stage0_iter4_ignore_call963 : BOOLEAN;
    signal ap_block_state6_pp0_stage0_iter5_ignore_call963 : BOOLEAN;
    signal ap_block_state7_pp0_stage0_iter6_ignore_call963 : BOOLEAN;
    signal ap_block_state8_pp0_stage0_iter7_ignore_call963 : BOOLEAN;
    signal ap_block_state9_pp0_stage0_iter8_ignore_call963 : BOOLEAN;
    signal ap_block_state10_pp0_stage0_iter9_ignore_call963 : BOOLEAN;
    signal ap_block_state11_pp0_stage0_iter10_ignore_call963 : BOOLEAN;
    signal ap_block_state12_pp0_stage0_iter11_ignore_call963 : BOOLEAN;
    signal ap_block_state13_pp0_stage0_iter12_ignore_call963 : BOOLEAN;
    signal ap_block_state14_pp0_stage0_iter13_ignore_call963 : BOOLEAN;
    signal ap_block_state15_pp0_stage0_iter14_ignore_call963 : BOOLEAN;
    signal ap_block_state16_pp0_stage0_iter15_ignore_call963 : BOOLEAN;
    signal ap_block_state17_pp0_stage0_iter16_ignore_call963 : BOOLEAN;
    signal ap_block_state18_pp0_stage0_iter17_ignore_call963 : BOOLEAN;
    signal ap_block_state19_pp0_stage0_iter18_ignore_call963 : BOOLEAN;
    signal ap_block_state20_pp0_stage0_iter19_ignore_call963 : BOOLEAN;
    signal ap_block_state21_pp0_stage0_iter20_ignore_call963 : BOOLEAN;
    signal ap_block_state22_pp0_stage0_iter21_ignore_call963 : BOOLEAN;
    signal ap_block_state23_pp0_stage0_iter22_ignore_call963 : BOOLEAN;
    signal ap_block_state24_pp0_stage0_iter23_ignore_call963 : BOOLEAN;
    signal ap_block_pp0_stage0_11001_ignoreCallOp64 : BOOLEAN;
    signal grp_phase_sincos_LUT_fu_333_ap_start : STD_LOGIC;
    signal grp_phase_sincos_LUT_fu_333_ap_done : STD_LOGIC;
    signal grp_phase_sincos_LUT_fu_333_ap_idle : STD_LOGIC;
    signal grp_phase_sincos_LUT_fu_333_ap_ready : STD_LOGIC;
    signal grp_phase_sincos_LUT_fu_333_ap_ce : STD_LOGIC;
    signal grp_phase_sincos_LUT_fu_333_acc : STD_LOGIC_VECTOR (20 downto 0);
    signal grp_phase_sincos_LUT_fu_333_ap_return : STD_LOGIC_VECTOR (51 downto 0);
    signal ap_block_state1_pp0_stage0_iter0_ignore_call1150 : BOOLEAN;
    signal ap_block_state2_pp0_stage0_iter1_ignore_call1150 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter2_ignore_call1150 : BOOLEAN;
    signal ap_block_state4_pp0_stage0_iter3_ignore_call1150 : BOOLEAN;
    signal ap_block_state5_pp0_stage0_iter4_ignore_call1150 : BOOLEAN;
    signal ap_block_state6_pp0_stage0_iter5_ignore_call1150 : BOOLEAN;
    signal ap_block_state7_pp0_stage0_iter6_ignore_call1150 : BOOLEAN;
    signal ap_block_state8_pp0_stage0_iter7_ignore_call1150 : BOOLEAN;
    signal ap_block_state9_pp0_stage0_iter8_ignore_call1150 : BOOLEAN;
    signal ap_block_state10_pp0_stage0_iter9_ignore_call1150 : BOOLEAN;
    signal ap_block_state11_pp0_stage0_iter10_ignore_call1150 : BOOLEAN;
    signal ap_block_state12_pp0_stage0_iter11_ignore_call1150 : BOOLEAN;
    signal ap_block_state13_pp0_stage0_iter12_ignore_call1150 : BOOLEAN;
    signal ap_block_state14_pp0_stage0_iter13_ignore_call1150 : BOOLEAN;
    signal ap_block_state15_pp0_stage0_iter14_ignore_call1150 : BOOLEAN;
    signal ap_block_state16_pp0_stage0_iter15_ignore_call1150 : BOOLEAN;
    signal ap_block_state17_pp0_stage0_iter16_ignore_call1150 : BOOLEAN;
    signal ap_block_state18_pp0_stage0_iter17_ignore_call1150 : BOOLEAN;
    signal ap_block_state19_pp0_stage0_iter18_ignore_call1150 : BOOLEAN;
    signal ap_block_state20_pp0_stage0_iter19_ignore_call1150 : BOOLEAN;
    signal ap_block_state21_pp0_stage0_iter20_ignore_call1150 : BOOLEAN;
    signal ap_block_state22_pp0_stage0_iter21_ignore_call1150 : BOOLEAN;
    signal ap_block_state23_pp0_stage0_iter22_ignore_call1150 : BOOLEAN;
    signal ap_block_state24_pp0_stage0_iter23_ignore_call1150 : BOOLEAN;
    signal ap_block_pp0_stage0_11001_ignoreCallOp70 : BOOLEAN;
    signal grp_phase_sincos_LUT_fu_342_ap_start : STD_LOGIC;
    signal grp_phase_sincos_LUT_fu_342_ap_done : STD_LOGIC;
    signal grp_phase_sincos_LUT_fu_342_ap_idle : STD_LOGIC;
    signal grp_phase_sincos_LUT_fu_342_ap_ready : STD_LOGIC;
    signal grp_phase_sincos_LUT_fu_342_ap_ce : STD_LOGIC;
    signal grp_phase_sincos_LUT_fu_342_acc : STD_LOGIC_VECTOR (20 downto 0);
    signal grp_phase_sincos_LUT_fu_342_ap_return : STD_LOGIC_VECTOR (51 downto 0);
    signal ap_block_state1_pp0_stage0_iter0_ignore_call1337 : BOOLEAN;
    signal ap_block_state2_pp0_stage0_iter1_ignore_call1337 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter2_ignore_call1337 : BOOLEAN;
    signal ap_block_state4_pp0_stage0_iter3_ignore_call1337 : BOOLEAN;
    signal ap_block_state5_pp0_stage0_iter4_ignore_call1337 : BOOLEAN;
    signal ap_block_state6_pp0_stage0_iter5_ignore_call1337 : BOOLEAN;
    signal ap_block_state7_pp0_stage0_iter6_ignore_call1337 : BOOLEAN;
    signal ap_block_state8_pp0_stage0_iter7_ignore_call1337 : BOOLEAN;
    signal ap_block_state9_pp0_stage0_iter8_ignore_call1337 : BOOLEAN;
    signal ap_block_state10_pp0_stage0_iter9_ignore_call1337 : BOOLEAN;
    signal ap_block_state11_pp0_stage0_iter10_ignore_call1337 : BOOLEAN;
    signal ap_block_state12_pp0_stage0_iter11_ignore_call1337 : BOOLEAN;
    signal ap_block_state13_pp0_stage0_iter12_ignore_call1337 : BOOLEAN;
    signal ap_block_state14_pp0_stage0_iter13_ignore_call1337 : BOOLEAN;
    signal ap_block_state15_pp0_stage0_iter14_ignore_call1337 : BOOLEAN;
    signal ap_block_state16_pp0_stage0_iter15_ignore_call1337 : BOOLEAN;
    signal ap_block_state17_pp0_stage0_iter16_ignore_call1337 : BOOLEAN;
    signal ap_block_state18_pp0_stage0_iter17_ignore_call1337 : BOOLEAN;
    signal ap_block_state19_pp0_stage0_iter18_ignore_call1337 : BOOLEAN;
    signal ap_block_state20_pp0_stage0_iter19_ignore_call1337 : BOOLEAN;
    signal ap_block_state21_pp0_stage0_iter20_ignore_call1337 : BOOLEAN;
    signal ap_block_state22_pp0_stage0_iter21_ignore_call1337 : BOOLEAN;
    signal ap_block_state23_pp0_stage0_iter22_ignore_call1337 : BOOLEAN;
    signal ap_block_state24_pp0_stage0_iter23_ignore_call1337 : BOOLEAN;
    signal ap_block_pp0_stage0_11001_ignoreCallOp76 : BOOLEAN;
    signal ap_block_pp0_stage0_01001 : BOOLEAN;
    signal lhs_V_1_fu_1017_p3 : STD_LOGIC_VECTOR (42 downto 0);
    signal lhs_V_8_fu_1028_p3 : STD_LOGIC_VECTOR (42 downto 0);
    signal lhs_V_16_fu_1039_p3 : STD_LOGIC_VECTOR (42 downto 0);
    signal lhs_V_24_fu_1050_p3 : STD_LOGIC_VECTOR (42 downto 0);
    signal lhs_V_32_fu_1061_p3 : STD_LOGIC_VECTOR (42 downto 0);
    signal lhs_V_40_fu_1072_p3 : STD_LOGIC_VECTOR (42 downto 0);
    signal lhs_V_48_fu_1083_p3 : STD_LOGIC_VECTOR (42 downto 0);
    signal lhs_V_56_fu_1094_p3 : STD_LOGIC_VECTOR (42 downto 0);
    signal lhs_V_2_fu_1270_p3 : STD_LOGIC_VECTOR (42 downto 0);
    signal sext_ln1393_fu_1277_p1 : STD_LOGIC_VECTOR (43 downto 0);
    signal sext_ln859_1_fu_1281_p1 : STD_LOGIC_VECTOR (43 downto 0);
    signal sext_ln1393_1_fu_1284_p1 : STD_LOGIC_VECTOR (42 downto 0);
    signal ret_V_1_fu_1287_p2 : STD_LOGIC_VECTOR (43 downto 0);
    signal lhs_V_10_fu_1325_p3 : STD_LOGIC_VECTOR (42 downto 0);
    signal sext_ln1393_2_fu_1332_p1 : STD_LOGIC_VECTOR (43 downto 0);
    signal sext_ln859_5_fu_1336_p1 : STD_LOGIC_VECTOR (43 downto 0);
    signal sext_ln1393_3_fu_1339_p1 : STD_LOGIC_VECTOR (42 downto 0);
    signal ret_V_7_fu_1342_p2 : STD_LOGIC_VECTOR (43 downto 0);
    signal lhs_V_18_fu_1380_p3 : STD_LOGIC_VECTOR (42 downto 0);
    signal sext_ln1393_4_fu_1387_p1 : STD_LOGIC_VECTOR (43 downto 0);
    signal sext_ln859_9_fu_1391_p1 : STD_LOGIC_VECTOR (43 downto 0);
    signal sext_ln1393_5_fu_1394_p1 : STD_LOGIC_VECTOR (42 downto 0);
    signal ret_V_13_fu_1397_p2 : STD_LOGIC_VECTOR (43 downto 0);
    signal lhs_V_26_fu_1435_p3 : STD_LOGIC_VECTOR (42 downto 0);
    signal sext_ln1393_6_fu_1442_p1 : STD_LOGIC_VECTOR (43 downto 0);
    signal sext_ln859_13_fu_1446_p1 : STD_LOGIC_VECTOR (43 downto 0);
    signal sext_ln1393_7_fu_1449_p1 : STD_LOGIC_VECTOR (42 downto 0);
    signal ret_V_19_fu_1452_p2 : STD_LOGIC_VECTOR (43 downto 0);
    signal lhs_V_34_fu_1490_p3 : STD_LOGIC_VECTOR (42 downto 0);
    signal sext_ln1393_8_fu_1497_p1 : STD_LOGIC_VECTOR (43 downto 0);
    signal sext_ln859_17_fu_1501_p1 : STD_LOGIC_VECTOR (43 downto 0);
    signal sext_ln1393_9_fu_1504_p1 : STD_LOGIC_VECTOR (42 downto 0);
    signal ret_V_25_fu_1507_p2 : STD_LOGIC_VECTOR (43 downto 0);
    signal lhs_V_42_fu_1545_p3 : STD_LOGIC_VECTOR (42 downto 0);
    signal sext_ln1393_10_fu_1552_p1 : STD_LOGIC_VECTOR (43 downto 0);
    signal sext_ln859_21_fu_1556_p1 : STD_LOGIC_VECTOR (43 downto 0);
    signal sext_ln1393_11_fu_1559_p1 : STD_LOGIC_VECTOR (42 downto 0);
    signal ret_V_31_fu_1562_p2 : STD_LOGIC_VECTOR (43 downto 0);
    signal lhs_V_50_fu_1600_p3 : STD_LOGIC_VECTOR (42 downto 0);
    signal sext_ln1393_12_fu_1607_p1 : STD_LOGIC_VECTOR (43 downto 0);
    signal sext_ln859_25_fu_1611_p1 : STD_LOGIC_VECTOR (43 downto 0);
    signal sext_ln1393_13_fu_1614_p1 : STD_LOGIC_VECTOR (42 downto 0);
    signal ret_V_37_fu_1617_p2 : STD_LOGIC_VECTOR (43 downto 0);
    signal lhs_V_58_fu_1655_p3 : STD_LOGIC_VECTOR (42 downto 0);
    signal sext_ln1393_14_fu_1662_p1 : STD_LOGIC_VECTOR (43 downto 0);
    signal sext_ln859_29_fu_1666_p1 : STD_LOGIC_VECTOR (43 downto 0);
    signal sext_ln1393_15_fu_1669_p1 : STD_LOGIC_VECTOR (42 downto 0);
    signal ret_V_43_fu_1672_p2 : STD_LOGIC_VECTOR (43 downto 0);
    signal p_Result_s_fu_1714_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln420_fu_1728_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_159_fu_1721_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln420_fu_1733_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Val2_6_fu_1705_p4 : STD_LOGIC_VECTOR (17 downto 0);
    signal zext_ln423_fu_1739_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal p_Result_5_fu_1770_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln420_1_fu_1784_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_163_fu_1777_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln420_1_fu_1789_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Val2_9_fu_1761_p4 : STD_LOGIC_VECTOR (17 downto 0);
    signal zext_ln423_1_fu_1795_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal p_Result_20_fu_1826_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln420_4_fu_1840_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_175_fu_1833_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln420_4_fu_1845_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Val2_19_fu_1817_p4 : STD_LOGIC_VECTOR (17 downto 0);
    signal zext_ln423_4_fu_1851_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal p_Result_25_fu_1882_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln420_5_fu_1896_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_179_fu_1889_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln420_5_fu_1901_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Val2_22_fu_1873_p4 : STD_LOGIC_VECTOR (17 downto 0);
    signal zext_ln423_5_fu_1907_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal p_Result_40_fu_1938_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln420_8_fu_1952_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_191_fu_1945_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln420_8_fu_1957_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Val2_33_fu_1929_p4 : STD_LOGIC_VECTOR (17 downto 0);
    signal zext_ln423_8_fu_1963_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal p_Result_45_fu_1994_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln420_9_fu_2008_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_195_fu_2001_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln420_9_fu_2013_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Val2_36_fu_1985_p4 : STD_LOGIC_VECTOR (17 downto 0);
    signal zext_ln423_9_fu_2019_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal p_Result_60_fu_2050_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln420_12_fu_2064_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_207_fu_2057_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln420_12_fu_2069_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Val2_47_fu_2041_p4 : STD_LOGIC_VECTOR (17 downto 0);
    signal zext_ln423_12_fu_2075_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal p_Result_65_fu_2106_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln420_13_fu_2120_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_211_fu_2113_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln420_13_fu_2125_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Val2_50_fu_2097_p4 : STD_LOGIC_VECTOR (17 downto 0);
    signal zext_ln423_13_fu_2131_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal p_Result_80_fu_2162_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln420_16_fu_2176_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_223_fu_2169_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln420_16_fu_2181_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Val2_61_fu_2153_p4 : STD_LOGIC_VECTOR (17 downto 0);
    signal zext_ln423_16_fu_2187_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal p_Result_85_fu_2218_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln420_17_fu_2232_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_227_fu_2225_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln420_17_fu_2237_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Val2_64_fu_2209_p4 : STD_LOGIC_VECTOR (17 downto 0);
    signal zext_ln423_17_fu_2243_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal p_Result_100_fu_2274_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln420_20_fu_2288_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_239_fu_2281_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln420_20_fu_2293_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Val2_75_fu_2265_p4 : STD_LOGIC_VECTOR (17 downto 0);
    signal zext_ln423_20_fu_2299_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal p_Result_105_fu_2330_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln420_21_fu_2344_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_243_fu_2337_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln420_21_fu_2349_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Val2_78_fu_2321_p4 : STD_LOGIC_VECTOR (17 downto 0);
    signal zext_ln423_21_fu_2355_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal p_Result_120_fu_2386_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln420_24_fu_2400_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_255_fu_2393_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln420_24_fu_2405_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Val2_89_fu_2377_p4 : STD_LOGIC_VECTOR (17 downto 0);
    signal zext_ln423_24_fu_2411_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal p_Result_125_fu_2442_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln420_25_fu_2456_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_259_fu_2449_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln420_25_fu_2461_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Val2_92_fu_2433_p4 : STD_LOGIC_VECTOR (17 downto 0);
    signal zext_ln423_25_fu_2467_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal p_Result_140_fu_2498_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln420_28_fu_2512_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_271_fu_2505_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln420_28_fu_2517_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Val2_103_fu_2489_p4 : STD_LOGIC_VECTOR (17 downto 0);
    signal zext_ln423_28_fu_2523_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal p_Result_145_fu_2554_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln420_29_fu_2568_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_275_fu_2561_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln420_29_fu_2573_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Val2_106_fu_2545_p4 : STD_LOGIC_VECTOR (17 downto 0);
    signal zext_ln423_29_fu_2579_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal carry_1_fu_2761_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range1_all_zeros_fu_2765_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln937_fu_2784_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal deleted_zeros_fu_2770_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln941_fu_2794_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln941_fu_2800_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal deleted_ones_fu_2777_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln942_1_fu_2811_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln944_fu_2817_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln937_fu_2789_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln944_1_fu_2822_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln944_fu_2827_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal overflow_fu_2805_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal underflow_fu_2833_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln392_fu_2846_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln392_1_fu_2838_p3 : STD_LOGIC_VECTOR (17 downto 0);
    signal carry_3_fu_2859_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range1_all_zeros_1_fu_2863_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln937_1_fu_2882_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal deleted_zeros_1_fu_2868_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln941_1_fu_2892_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln941_1_fu_2898_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal deleted_ones_1_fu_2875_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln942_3_fu_2909_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln944_2_fu_2915_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln937_1_fu_2887_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln944_3_fu_2920_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln944_2_fu_2925_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal overflow_1_fu_2903_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal underflow_1_fu_2931_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln392_1_fu_2944_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln392_fu_2936_p3 : STD_LOGIC_VECTOR (17 downto 0);
    signal carry_9_fu_2957_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range1_all_zeros_4_fu_2961_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln937_2_fu_2980_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal deleted_zeros_4_fu_2966_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln941_6_fu_2990_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln941_4_fu_2996_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal deleted_ones_4_fu_2973_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln942_9_fu_3007_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln944_8_fu_3013_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln937_2_fu_2985_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln944_9_fu_3018_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln944_6_fu_3023_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal overflow_4_fu_3001_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal underflow_4_fu_3029_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln392_4_fu_3042_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln392_8_fu_3034_p3 : STD_LOGIC_VECTOR (17 downto 0);
    signal carry_11_fu_3055_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range1_all_zeros_5_fu_3059_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln937_3_fu_3078_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal deleted_zeros_5_fu_3064_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln941_7_fu_3088_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln941_5_fu_3094_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal deleted_ones_5_fu_3071_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln942_11_fu_3105_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln944_10_fu_3111_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln937_3_fu_3083_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln944_11_fu_3116_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln944_8_fu_3121_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal overflow_5_fu_3099_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal underflow_5_fu_3127_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln392_5_fu_3140_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln392_10_fu_3132_p3 : STD_LOGIC_VECTOR (17 downto 0);
    signal carry_17_fu_3153_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range1_all_zeros_8_fu_3157_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln937_4_fu_3176_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal deleted_zeros_8_fu_3162_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln941_12_fu_3186_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln941_8_fu_3192_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal deleted_ones_8_fu_3169_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln942_17_fu_3203_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln944_16_fu_3209_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln937_4_fu_3181_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln944_17_fu_3214_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln944_12_fu_3219_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal overflow_8_fu_3197_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal underflow_8_fu_3225_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln392_8_fu_3238_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln392_16_fu_3230_p3 : STD_LOGIC_VECTOR (17 downto 0);
    signal carry_19_fu_3251_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range1_all_zeros_9_fu_3255_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln937_5_fu_3274_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal deleted_zeros_9_fu_3260_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln941_13_fu_3284_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln941_9_fu_3290_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal deleted_ones_9_fu_3267_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln942_19_fu_3301_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln944_18_fu_3307_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln937_5_fu_3279_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln944_19_fu_3312_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln944_14_fu_3317_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal overflow_9_fu_3295_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal underflow_9_fu_3323_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln392_9_fu_3336_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln392_18_fu_3328_p3 : STD_LOGIC_VECTOR (17 downto 0);
    signal carry_25_fu_3349_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range1_all_zeros_12_fu_3353_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln937_6_fu_3372_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal deleted_zeros_12_fu_3358_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln941_18_fu_3382_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln941_12_fu_3388_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal deleted_ones_12_fu_3365_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln942_25_fu_3399_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln944_24_fu_3405_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln937_6_fu_3377_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln944_25_fu_3410_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln944_18_fu_3415_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal overflow_12_fu_3393_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal underflow_12_fu_3421_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln392_12_fu_3434_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln392_24_fu_3426_p3 : STD_LOGIC_VECTOR (17 downto 0);
    signal carry_27_fu_3447_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range1_all_zeros_13_fu_3451_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln937_7_fu_3470_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal deleted_zeros_13_fu_3456_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln941_19_fu_3480_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln941_13_fu_3486_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal deleted_ones_13_fu_3463_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln942_27_fu_3497_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln944_26_fu_3503_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln937_7_fu_3475_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln944_27_fu_3508_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln944_20_fu_3513_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal overflow_13_fu_3491_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal underflow_13_fu_3519_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln392_13_fu_3532_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln392_26_fu_3524_p3 : STD_LOGIC_VECTOR (17 downto 0);
    signal carry_33_fu_3545_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range1_all_zeros_16_fu_3549_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln937_8_fu_3568_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal deleted_zeros_16_fu_3554_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln941_24_fu_3578_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln941_16_fu_3584_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal deleted_ones_16_fu_3561_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln942_33_fu_3595_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln944_32_fu_3601_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln937_8_fu_3573_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln944_33_fu_3606_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln944_24_fu_3611_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal overflow_16_fu_3589_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal underflow_16_fu_3617_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln392_16_fu_3630_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln392_32_fu_3622_p3 : STD_LOGIC_VECTOR (17 downto 0);
    signal carry_35_fu_3643_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range1_all_zeros_17_fu_3647_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln937_9_fu_3666_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal deleted_zeros_17_fu_3652_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln941_25_fu_3676_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln941_17_fu_3682_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal deleted_ones_17_fu_3659_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln942_35_fu_3693_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln944_34_fu_3699_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln937_9_fu_3671_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln944_35_fu_3704_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln944_26_fu_3709_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal overflow_17_fu_3687_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal underflow_17_fu_3715_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln392_17_fu_3728_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln392_34_fu_3720_p3 : STD_LOGIC_VECTOR (17 downto 0);
    signal carry_41_fu_3741_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range1_all_zeros_20_fu_3745_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln937_10_fu_3764_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal deleted_zeros_20_fu_3750_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln941_30_fu_3774_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln941_20_fu_3780_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal deleted_ones_20_fu_3757_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln942_41_fu_3791_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln944_40_fu_3797_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln937_10_fu_3769_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln944_41_fu_3802_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln944_30_fu_3807_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal overflow_20_fu_3785_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal underflow_20_fu_3813_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln392_20_fu_3826_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln392_40_fu_3818_p3 : STD_LOGIC_VECTOR (17 downto 0);
    signal carry_43_fu_3839_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range1_all_zeros_21_fu_3843_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln937_11_fu_3862_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal deleted_zeros_21_fu_3848_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln941_31_fu_3872_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln941_21_fu_3878_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal deleted_ones_21_fu_3855_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln942_43_fu_3889_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln944_42_fu_3895_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln937_11_fu_3867_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln944_43_fu_3900_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln944_32_fu_3905_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal overflow_21_fu_3883_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal underflow_21_fu_3911_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln392_21_fu_3924_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln392_42_fu_3916_p3 : STD_LOGIC_VECTOR (17 downto 0);
    signal carry_49_fu_3937_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range1_all_zeros_24_fu_3941_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln937_12_fu_3960_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal deleted_zeros_24_fu_3946_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln941_36_fu_3970_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln941_24_fu_3976_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal deleted_ones_24_fu_3953_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln942_49_fu_3987_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln944_48_fu_3993_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln937_12_fu_3965_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln944_49_fu_3998_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln944_36_fu_4003_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal overflow_24_fu_3981_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal underflow_24_fu_4009_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln392_24_fu_4022_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln392_48_fu_4014_p3 : STD_LOGIC_VECTOR (17 downto 0);
    signal carry_51_fu_4035_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range1_all_zeros_25_fu_4039_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln937_13_fu_4058_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal deleted_zeros_25_fu_4044_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln941_37_fu_4068_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln941_25_fu_4074_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal deleted_ones_25_fu_4051_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln942_51_fu_4085_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln944_50_fu_4091_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln937_13_fu_4063_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln944_51_fu_4096_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln944_38_fu_4101_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal overflow_25_fu_4079_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal underflow_25_fu_4107_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln392_25_fu_4120_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln392_50_fu_4112_p3 : STD_LOGIC_VECTOR (17 downto 0);
    signal carry_57_fu_4133_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range1_all_zeros_28_fu_4137_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln937_14_fu_4156_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal deleted_zeros_28_fu_4142_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln941_42_fu_4166_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln941_28_fu_4172_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal deleted_ones_28_fu_4149_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln942_57_fu_4183_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln944_56_fu_4189_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln937_14_fu_4161_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln944_57_fu_4194_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln944_42_fu_4199_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal overflow_28_fu_4177_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal underflow_28_fu_4205_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln392_28_fu_4218_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln392_56_fu_4210_p3 : STD_LOGIC_VECTOR (17 downto 0);
    signal carry_59_fu_4231_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range1_all_zeros_29_fu_4235_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln937_15_fu_4254_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal deleted_zeros_29_fu_4240_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln941_43_fu_4264_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln941_29_fu_4270_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal deleted_ones_29_fu_4247_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln942_59_fu_4281_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln944_58_fu_4287_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln937_15_fu_4259_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln944_59_fu_4292_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln944_44_fu_4297_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal overflow_29_fu_4275_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal underflow_29_fu_4303_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln392_29_fu_4316_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln392_58_fu_4308_p3 : STD_LOGIC_VECTOR (17 downto 0);
    signal grp_fu_8844_p2 : STD_LOGIC_VECTOR (33 downto 0);
    signal grp_fu_8857_p2 : STD_LOGIC_VECTOR (33 downto 0);
    signal grp_fu_8870_p2 : STD_LOGIC_VECTOR (33 downto 0);
    signal grp_fu_8883_p2 : STD_LOGIC_VECTOR (33 downto 0);
    signal grp_fu_8896_p2 : STD_LOGIC_VECTOR (33 downto 0);
    signal grp_fu_8909_p2 : STD_LOGIC_VECTOR (33 downto 0);
    signal grp_fu_8922_p2 : STD_LOGIC_VECTOR (33 downto 0);
    signal grp_fu_8935_p2 : STD_LOGIC_VECTOR (33 downto 0);
    signal rhs_3_fu_4452_p3 : STD_LOGIC_VECTOR (32 downto 0);
    signal sext_ln1394_1_fu_4449_p1 : STD_LOGIC_VECTOR (34 downto 0);
    signal sext_ln1394_2_fu_4459_p1 : STD_LOGIC_VECTOR (34 downto 0);
    signal rhs_5_fu_4495_p3 : STD_LOGIC_VECTOR (32 downto 0);
    signal sext_ln1394_3_fu_4502_p1 : STD_LOGIC_VECTOR (34 downto 0);
    signal rhs_9_fu_4540_p3 : STD_LOGIC_VECTOR (32 downto 0);
    signal sext_ln1394_5_fu_4537_p1 : STD_LOGIC_VECTOR (34 downto 0);
    signal sext_ln1394_6_fu_4547_p1 : STD_LOGIC_VECTOR (34 downto 0);
    signal rhs_11_fu_4583_p3 : STD_LOGIC_VECTOR (32 downto 0);
    signal sext_ln1394_7_fu_4590_p1 : STD_LOGIC_VECTOR (34 downto 0);
    signal rhs_15_fu_4628_p3 : STD_LOGIC_VECTOR (32 downto 0);
    signal sext_ln1394_9_fu_4625_p1 : STD_LOGIC_VECTOR (34 downto 0);
    signal sext_ln1394_10_fu_4635_p1 : STD_LOGIC_VECTOR (34 downto 0);
    signal rhs_17_fu_4671_p3 : STD_LOGIC_VECTOR (32 downto 0);
    signal sext_ln1394_11_fu_4678_p1 : STD_LOGIC_VECTOR (34 downto 0);
    signal rhs_21_fu_4716_p3 : STD_LOGIC_VECTOR (32 downto 0);
    signal sext_ln1394_13_fu_4713_p1 : STD_LOGIC_VECTOR (34 downto 0);
    signal sext_ln1394_14_fu_4723_p1 : STD_LOGIC_VECTOR (34 downto 0);
    signal rhs_23_fu_4759_p3 : STD_LOGIC_VECTOR (32 downto 0);
    signal sext_ln1394_15_fu_4766_p1 : STD_LOGIC_VECTOR (34 downto 0);
    signal rhs_27_fu_4804_p3 : STD_LOGIC_VECTOR (32 downto 0);
    signal sext_ln1394_17_fu_4801_p1 : STD_LOGIC_VECTOR (34 downto 0);
    signal sext_ln1394_18_fu_4811_p1 : STD_LOGIC_VECTOR (34 downto 0);
    signal rhs_29_fu_4847_p3 : STD_LOGIC_VECTOR (32 downto 0);
    signal sext_ln1394_19_fu_4854_p1 : STD_LOGIC_VECTOR (34 downto 0);
    signal rhs_33_fu_4892_p3 : STD_LOGIC_VECTOR (32 downto 0);
    signal sext_ln1394_21_fu_4889_p1 : STD_LOGIC_VECTOR (34 downto 0);
    signal sext_ln1394_22_fu_4899_p1 : STD_LOGIC_VECTOR (34 downto 0);
    signal rhs_35_fu_4935_p3 : STD_LOGIC_VECTOR (32 downto 0);
    signal sext_ln1394_23_fu_4942_p1 : STD_LOGIC_VECTOR (34 downto 0);
    signal rhs_39_fu_4980_p3 : STD_LOGIC_VECTOR (32 downto 0);
    signal sext_ln1394_25_fu_4977_p1 : STD_LOGIC_VECTOR (34 downto 0);
    signal sext_ln1394_26_fu_4987_p1 : STD_LOGIC_VECTOR (34 downto 0);
    signal rhs_41_fu_5023_p3 : STD_LOGIC_VECTOR (32 downto 0);
    signal sext_ln1394_27_fu_5030_p1 : STD_LOGIC_VECTOR (34 downto 0);
    signal rhs_45_fu_5068_p3 : STD_LOGIC_VECTOR (32 downto 0);
    signal sext_ln1394_29_fu_5065_p1 : STD_LOGIC_VECTOR (34 downto 0);
    signal sext_ln1394_30_fu_5075_p1 : STD_LOGIC_VECTOR (34 downto 0);
    signal rhs_47_fu_5111_p3 : STD_LOGIC_VECTOR (32 downto 0);
    signal sext_ln1394_31_fu_5118_p1 : STD_LOGIC_VECTOR (34 downto 0);
    signal trunc_ln420_fu_5160_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_fu_5153_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_2_fu_5169_p4 : STD_LOGIC_VECTOR (14 downto 0);
    signal or_ln420_31_fu_5163_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln420_2_fu_5178_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln420_1_fu_5199_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_14_fu_5192_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_9_fu_5208_p4 : STD_LOGIC_VECTOR (14 downto 0);
    signal or_ln420_32_fu_5202_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln420_3_fu_5217_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln420_2_fu_5238_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_37_fu_5231_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_6_fu_5247_p4 : STD_LOGIC_VECTOR (14 downto 0);
    signal or_ln420_33_fu_5241_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln420_6_fu_5256_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln420_3_fu_5277_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_47_fu_5270_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_11_fu_5286_p4 : STD_LOGIC_VECTOR (14 downto 0);
    signal or_ln420_34_fu_5280_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln420_7_fu_5295_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln420_4_fu_5316_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_70_fu_5309_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_17_fu_5325_p4 : STD_LOGIC_VECTOR (14 downto 0);
    signal or_ln420_35_fu_5319_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln420_s_fu_5334_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln420_5_fu_5355_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_78_fu_5348_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_20_fu_5364_p4 : STD_LOGIC_VECTOR (14 downto 0);
    signal or_ln420_36_fu_5358_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln420_10_fu_5373_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln420_6_fu_5394_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_105_fu_5387_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_25_fu_5403_p4 : STD_LOGIC_VECTOR (14 downto 0);
    signal or_ln420_37_fu_5397_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln420_11_fu_5412_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln420_7_fu_5433_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_116_fu_5426_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_28_fu_5442_p4 : STD_LOGIC_VECTOR (14 downto 0);
    signal or_ln420_38_fu_5436_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln420_14_fu_5451_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln420_8_fu_5472_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_144_fu_5465_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_32_fu_5481_p4 : STD_LOGIC_VECTOR (14 downto 0);
    signal or_ln420_39_fu_5475_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln420_15_fu_5490_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln420_9_fu_5511_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_151_fu_5504_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_35_fu_5520_p4 : STD_LOGIC_VECTOR (14 downto 0);
    signal or_ln420_40_fu_5514_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln420_18_fu_5529_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln420_10_fu_5550_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_168_fu_5543_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_40_fu_5559_p4 : STD_LOGIC_VECTOR (14 downto 0);
    signal or_ln420_41_fu_5553_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln420_19_fu_5568_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln420_11_fu_5589_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_175_fu_5582_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_43_fu_5598_p4 : STD_LOGIC_VECTOR (14 downto 0);
    signal or_ln420_42_fu_5592_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln420_22_fu_5607_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln420_12_fu_5628_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_192_fu_5621_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_49_fu_5637_p4 : STD_LOGIC_VECTOR (14 downto 0);
    signal or_ln420_43_fu_5631_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln420_23_fu_5646_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln420_13_fu_5667_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_199_fu_5660_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_52_fu_5676_p4 : STD_LOGIC_VECTOR (14 downto 0);
    signal or_ln420_44_fu_5670_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln420_26_fu_5685_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln420_14_fu_5706_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_216_fu_5699_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_57_fu_5715_p4 : STD_LOGIC_VECTOR (14 downto 0);
    signal or_ln420_45_fu_5709_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln420_27_fu_5724_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln420_15_fu_5745_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_223_fu_5738_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_60_fu_5754_p4 : STD_LOGIC_VECTOR (14 downto 0);
    signal or_ln420_46_fu_5748_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln420_30_fu_5763_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_Result_167_fu_5786_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln420_2_fu_5793_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Val2_12_fu_5777_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln423_2_fu_5798_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_Result_171_fu_5829_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln420_3_fu_5836_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Val2_14_fu_5820_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln423_3_fu_5841_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_Result_183_fu_5872_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln420_6_fu_5879_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Val2_25_fu_5863_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln423_6_fu_5884_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_Result_187_fu_5915_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln420_7_fu_5922_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Val2_28_fu_5906_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln423_7_fu_5927_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_Result_199_fu_5958_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln420_10_fu_5965_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Val2_39_fu_5949_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln423_10_fu_5970_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_Result_203_fu_6001_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln420_11_fu_6008_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Val2_42_fu_5992_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln423_11_fu_6013_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_Result_215_fu_6044_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln420_14_fu_6051_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Val2_53_fu_6035_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln423_14_fu_6056_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_Result_219_fu_6087_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln420_15_fu_6094_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Val2_56_fu_6078_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln423_15_fu_6099_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_Result_231_fu_6130_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln420_18_fu_6137_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Val2_67_fu_6121_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln423_18_fu_6142_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_Result_235_fu_6173_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln420_19_fu_6180_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Val2_70_fu_6164_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln423_19_fu_6185_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_Result_247_fu_6216_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln420_22_fu_6223_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Val2_81_fu_6207_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln423_22_fu_6228_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_Result_251_fu_6259_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln420_23_fu_6266_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Val2_84_fu_6250_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln423_23_fu_6271_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_Result_263_fu_6302_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln420_26_fu_6309_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Val2_95_fu_6293_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln423_26_fu_6314_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_Result_267_fu_6345_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln420_27_fu_6352_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Val2_98_fu_6336_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln423_27_fu_6357_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_Result_279_fu_6388_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln420_30_fu_6395_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Val2_109_fu_6379_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln423_30_fu_6400_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_Result_283_fu_6431_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln420_31_fu_6438_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Val2_112_fu_6422_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln423_31_fu_6443_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal Range1_all_zeros_2_fu_6480_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal deleted_zeros_2_fu_6485_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln941_2_fu_6493_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln941_2_fu_6499_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln941_3_fu_6504_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range1_all_zeros_3_fu_6535_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal deleted_zeros_3_fu_6540_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln941_4_fu_6548_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln941_3_fu_6554_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln941_5_fu_6559_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range1_all_zeros_6_fu_6590_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal deleted_zeros_6_fu_6595_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln941_8_fu_6603_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln941_6_fu_6609_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln941_9_fu_6614_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range1_all_zeros_7_fu_6645_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal deleted_zeros_7_fu_6650_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln941_10_fu_6658_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln941_7_fu_6664_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln941_11_fu_6669_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range1_all_zeros_10_fu_6700_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal deleted_zeros_10_fu_6705_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln941_14_fu_6713_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln941_10_fu_6719_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln941_15_fu_6724_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range1_all_zeros_11_fu_6755_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal deleted_zeros_11_fu_6760_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln941_16_fu_6768_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln941_11_fu_6774_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln941_17_fu_6779_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range1_all_zeros_14_fu_6810_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal deleted_zeros_14_fu_6815_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln941_20_fu_6823_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln941_14_fu_6829_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln941_21_fu_6834_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range1_all_zeros_15_fu_6865_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal deleted_zeros_15_fu_6870_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln941_22_fu_6878_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln941_15_fu_6884_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln941_23_fu_6889_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range1_all_zeros_18_fu_6920_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal deleted_zeros_18_fu_6925_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln941_26_fu_6933_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln941_18_fu_6939_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln941_27_fu_6944_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range1_all_zeros_19_fu_6975_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal deleted_zeros_19_fu_6980_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln941_28_fu_6988_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln941_19_fu_6994_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln941_29_fu_6999_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range1_all_zeros_22_fu_7030_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal deleted_zeros_22_fu_7035_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln941_32_fu_7043_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln941_22_fu_7049_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln941_33_fu_7054_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range1_all_zeros_23_fu_7085_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal deleted_zeros_23_fu_7090_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln941_34_fu_7098_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln941_23_fu_7104_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln941_35_fu_7109_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range1_all_zeros_26_fu_7140_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal deleted_zeros_26_fu_7145_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln941_38_fu_7153_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln941_26_fu_7159_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln941_39_fu_7164_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range1_all_zeros_27_fu_7195_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal deleted_zeros_27_fu_7200_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln941_40_fu_7208_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln941_27_fu_7214_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln941_41_fu_7219_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range1_all_zeros_30_fu_7250_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal deleted_zeros_30_fu_7255_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln941_44_fu_7263_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln941_30_fu_7269_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln941_45_fu_7274_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range1_all_zeros_31_fu_7305_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal deleted_zeros_31_fu_7310_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln941_46_fu_7318_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln941_31_fu_7324_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln941_47_fu_7329_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_12_fu_7352_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range2_all_ones_fu_7345_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln936_fu_7359_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln936_fu_7365_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal deleted_ones_2_fu_7371_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln942_5_fu_7381_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln944_4_fu_7387_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln937_fu_7377_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln944_5_fu_7392_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln944_fu_7397_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal underflow_2_fu_7403_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln392_2_fu_7415_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln392_3_fu_7408_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_22_fu_7434_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range2_all_ones_1_fu_7427_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln936_1_fu_7441_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln936_1_fu_7447_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal deleted_ones_3_fu_7453_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln942_7_fu_7463_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln944_6_fu_7469_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln937_1_fu_7459_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln944_7_fu_7474_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln944_1_fu_7479_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal underflow_3_fu_7485_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln392_3_fu_7497_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln392_5_fu_7490_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_44_fu_7516_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range2_all_ones_2_fu_7509_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln936_2_fu_7523_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln936_2_fu_7529_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal deleted_ones_6_fu_7535_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln942_13_fu_7545_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln944_12_fu_7551_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln937_2_fu_7541_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln944_13_fu_7556_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln944_2_fu_7561_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal underflow_6_fu_7567_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln392_6_fu_7579_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln392_12_fu_7572_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_53_fu_7598_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range2_all_ones_3_fu_7591_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln936_3_fu_7605_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln936_3_fu_7611_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal deleted_ones_7_fu_7617_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln942_15_fu_7627_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln944_14_fu_7633_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln937_3_fu_7623_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln944_15_fu_7638_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln944_3_fu_7643_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal underflow_7_fu_7649_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln392_7_fu_7661_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln392_14_fu_7654_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_75_fu_7680_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range2_all_ones_4_fu_7673_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln936_4_fu_7687_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln936_4_fu_7693_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal deleted_ones_10_fu_7699_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln942_21_fu_7709_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln944_20_fu_7715_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln937_4_fu_7705_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln944_21_fu_7720_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln944_4_fu_7725_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal underflow_10_fu_7731_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln392_10_fu_7743_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln392_20_fu_7736_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_85_fu_7762_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range2_all_ones_5_fu_7755_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln936_5_fu_7769_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln936_5_fu_7775_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal deleted_ones_11_fu_7781_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln942_23_fu_7791_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln944_22_fu_7797_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln937_5_fu_7787_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln944_23_fu_7802_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln944_5_fu_7807_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal underflow_11_fu_7813_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln392_11_fu_7825_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln392_22_fu_7818_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_113_fu_7844_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range2_all_ones_6_fu_7837_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln936_6_fu_7851_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln936_6_fu_7857_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal deleted_ones_14_fu_7863_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln942_29_fu_7873_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln944_28_fu_7879_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln937_6_fu_7869_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln944_29_fu_7884_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln944_6_fu_7889_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal underflow_14_fu_7895_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln392_14_fu_7907_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln392_28_fu_7900_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_127_fu_7926_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range2_all_ones_7_fu_7919_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln936_7_fu_7933_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln936_7_fu_7939_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal deleted_ones_15_fu_7945_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln942_31_fu_7955_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln944_30_fu_7961_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln937_7_fu_7951_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln944_31_fu_7966_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln944_7_fu_7971_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal underflow_15_fu_7977_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln392_15_fu_7989_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln392_30_fu_7982_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_149_fu_8008_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range2_all_ones_8_fu_8001_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln936_8_fu_8015_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln936_8_fu_8021_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal deleted_ones_18_fu_8027_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln942_37_fu_8037_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln944_36_fu_8043_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln937_8_fu_8033_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln944_37_fu_8048_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln944_8_fu_8053_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal underflow_18_fu_8059_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln392_18_fu_8071_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln392_36_fu_8064_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_156_fu_8090_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range2_all_ones_9_fu_8083_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln936_9_fu_8097_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln936_9_fu_8103_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal deleted_ones_19_fu_8109_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln942_39_fu_8119_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln944_38_fu_8125_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln937_9_fu_8115_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln944_39_fu_8130_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln944_9_fu_8135_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal underflow_19_fu_8141_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln392_19_fu_8153_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln392_38_fu_8146_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_173_fu_8172_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range2_all_ones_10_fu_8165_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln936_10_fu_8179_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln936_10_fu_8185_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal deleted_ones_22_fu_8191_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln942_45_fu_8201_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln944_44_fu_8207_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln937_10_fu_8197_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln944_45_fu_8212_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln944_10_fu_8217_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal underflow_22_fu_8223_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln392_22_fu_8235_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln392_44_fu_8228_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_180_fu_8254_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range2_all_ones_11_fu_8247_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln936_11_fu_8261_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln936_11_fu_8267_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal deleted_ones_23_fu_8273_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln942_47_fu_8283_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln944_46_fu_8289_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln937_11_fu_8279_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln944_47_fu_8294_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln944_11_fu_8299_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal underflow_23_fu_8305_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln392_23_fu_8317_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln392_46_fu_8310_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_197_fu_8336_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range2_all_ones_12_fu_8329_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln936_12_fu_8343_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln936_12_fu_8349_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal deleted_ones_26_fu_8355_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln942_53_fu_8365_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln944_52_fu_8371_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln937_12_fu_8361_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln944_53_fu_8376_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln944_12_fu_8381_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal underflow_26_fu_8387_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln392_26_fu_8399_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln392_52_fu_8392_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_204_fu_8418_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range2_all_ones_13_fu_8411_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln936_13_fu_8425_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln936_13_fu_8431_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal deleted_ones_27_fu_8437_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln942_55_fu_8447_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln944_54_fu_8453_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln937_13_fu_8443_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln944_55_fu_8458_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln944_13_fu_8463_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal underflow_27_fu_8469_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln392_27_fu_8481_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln392_54_fu_8474_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_221_fu_8500_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range2_all_ones_14_fu_8493_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln936_14_fu_8507_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln936_14_fu_8513_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal deleted_ones_30_fu_8519_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln942_61_fu_8529_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln944_60_fu_8535_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln937_14_fu_8525_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln944_61_fu_8540_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln944_14_fu_8545_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal underflow_30_fu_8551_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln392_30_fu_8563_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln392_60_fu_8556_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_228_fu_8582_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range2_all_ones_15_fu_8575_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln936_15_fu_8589_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln936_15_fu_8595_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal deleted_ones_31_fu_8601_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln942_63_fu_8611_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln944_62_fu_8617_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln937_15_fu_8607_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln944_63_fu_8622_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln944_15_fu_8627_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal underflow_31_fu_8633_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln392_31_fu_8645_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln392_62_fu_8638_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_Val2_130_fu_8650_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_Val2_129_fu_8568_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_Val2_128_fu_8486_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_Val2_127_fu_8404_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_Val2_126_fu_8322_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_Val2_125_fu_8240_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_Val2_124_fu_8158_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_Val2_123_fu_8076_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_Val2_122_fu_7994_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_Val2_121_fu_7912_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_Val2_120_fu_7830_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_Val2_119_fu_7748_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_Val2_118_fu_7666_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_Val2_117_fu_7584_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_Val2_116_fu_7502_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_Val2_s_fu_7420_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_8694_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_8705_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_8712_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_8723_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_8730_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_8741_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_8748_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_8759_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_8766_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_8777_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_8784_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_8795_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_8802_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_8813_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_8820_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_8831_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_8838_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_8844_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_8851_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_8857_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_8864_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_8870_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_8877_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_8883_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_8890_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_8896_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_8903_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_8909_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_8916_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_8922_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_8929_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_8935_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_8942_p0 : STD_LOGIC_VECTOR (17 downto 0);
    signal grp_fu_8942_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_8949_p0 : STD_LOGIC_VECTOR (17 downto 0);
    signal grp_fu_8949_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_8956_p0 : STD_LOGIC_VECTOR (17 downto 0);
    signal grp_fu_8956_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_8963_p0 : STD_LOGIC_VECTOR (17 downto 0);
    signal grp_fu_8963_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_8970_p0 : STD_LOGIC_VECTOR (17 downto 0);
    signal grp_fu_8970_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_8977_p0 : STD_LOGIC_VECTOR (17 downto 0);
    signal grp_fu_8977_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_8984_p0 : STD_LOGIC_VECTOR (17 downto 0);
    signal grp_fu_8984_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_8991_p0 : STD_LOGIC_VECTOR (17 downto 0);
    signal grp_fu_8991_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_8998_p0 : STD_LOGIC_VECTOR (17 downto 0);
    signal grp_fu_8998_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_9005_p0 : STD_LOGIC_VECTOR (17 downto 0);
    signal grp_fu_9005_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_9012_p0 : STD_LOGIC_VECTOR (17 downto 0);
    signal grp_fu_9012_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_9019_p0 : STD_LOGIC_VECTOR (17 downto 0);
    signal grp_fu_9019_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_9026_p0 : STD_LOGIC_VECTOR (17 downto 0);
    signal grp_fu_9026_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_9033_p0 : STD_LOGIC_VECTOR (17 downto 0);
    signal grp_fu_9033_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_9040_p0 : STD_LOGIC_VECTOR (17 downto 0);
    signal grp_fu_9040_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_9047_p0 : STD_LOGIC_VECTOR (17 downto 0);
    signal grp_fu_9047_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_8694_ce : STD_LOGIC;
    signal grp_fu_8705_ce : STD_LOGIC;
    signal grp_fu_8712_ce : STD_LOGIC;
    signal grp_fu_8723_ce : STD_LOGIC;
    signal grp_fu_8730_ce : STD_LOGIC;
    signal grp_fu_8741_ce : STD_LOGIC;
    signal grp_fu_8748_ce : STD_LOGIC;
    signal grp_fu_8759_ce : STD_LOGIC;
    signal grp_fu_8766_ce : STD_LOGIC;
    signal grp_fu_8777_ce : STD_LOGIC;
    signal grp_fu_8784_ce : STD_LOGIC;
    signal grp_fu_8795_ce : STD_LOGIC;
    signal grp_fu_8802_ce : STD_LOGIC;
    signal grp_fu_8813_ce : STD_LOGIC;
    signal grp_fu_8820_ce : STD_LOGIC;
    signal grp_fu_8831_ce : STD_LOGIC;
    signal grp_fu_8838_ce : STD_LOGIC;
    signal grp_fu_8844_ce : STD_LOGIC;
    signal grp_fu_8851_ce : STD_LOGIC;
    signal grp_fu_8857_ce : STD_LOGIC;
    signal grp_fu_8864_ce : STD_LOGIC;
    signal grp_fu_8870_ce : STD_LOGIC;
    signal grp_fu_8877_ce : STD_LOGIC;
    signal grp_fu_8883_ce : STD_LOGIC;
    signal grp_fu_8890_ce : STD_LOGIC;
    signal grp_fu_8896_ce : STD_LOGIC;
    signal grp_fu_8903_ce : STD_LOGIC;
    signal grp_fu_8909_ce : STD_LOGIC;
    signal grp_fu_8916_ce : STD_LOGIC;
    signal grp_fu_8922_ce : STD_LOGIC;
    signal grp_fu_8929_ce : STD_LOGIC;
    signal grp_fu_8935_ce : STD_LOGIC;
    signal grp_fu_8942_ce : STD_LOGIC;
    signal grp_fu_8949_ce : STD_LOGIC;
    signal grp_fu_8956_ce : STD_LOGIC;
    signal grp_fu_8963_ce : STD_LOGIC;
    signal grp_fu_8970_ce : STD_LOGIC;
    signal grp_fu_8977_ce : STD_LOGIC;
    signal grp_fu_8984_ce : STD_LOGIC;
    signal grp_fu_8991_ce : STD_LOGIC;
    signal grp_fu_8998_ce : STD_LOGIC;
    signal grp_fu_9005_ce : STD_LOGIC;
    signal grp_fu_9012_ce : STD_LOGIC;
    signal grp_fu_9019_ce : STD_LOGIC;
    signal grp_fu_9026_ce : STD_LOGIC;
    signal grp_fu_9033_ce : STD_LOGIC;
    signal grp_fu_9040_ce : STD_LOGIC;
    signal grp_fu_9047_ce : STD_LOGIC;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reset_idle_pp0 : STD_LOGIC;
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_enable_pp0 : STD_LOGIC;
    signal ap_ce_reg : STD_LOGIC;

    component dds_ddc_center_phase_sincos_LUT IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        ap_ce : IN STD_LOGIC;
        acc : IN STD_LOGIC_VECTOR (20 downto 0);
        ap_return : OUT STD_LOGIC_VECTOR (51 downto 0) );
    end component;


    component dds_ddc_center_mac_mulsub_18s_16ns_43s_44_4_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (17 downto 0);
        din1 : IN STD_LOGIC_VECTOR (15 downto 0);
        din2 : IN STD_LOGIC_VECTOR (42 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (43 downto 0) );
    end component;


    component dds_ddc_center_mul_mul_16ns_18s_34_4_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (15 downto 0);
        din1 : IN STD_LOGIC_VECTOR (17 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (33 downto 0) );
    end component;


    component dds_ddc_center_mul_mul_18s_16s_34_4_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (17 downto 0);
        din1 : IN STD_LOGIC_VECTOR (15 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (33 downto 0) );
    end component;


    component dds_ddc_center_mac_mulsub_18s_16s_34s_34_4_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (17 downto 0);
        din1 : IN STD_LOGIC_VECTOR (15 downto 0);
        din2 : IN STD_LOGIC_VECTOR (33 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (33 downto 0) );
    end component;


    component dds_ddc_center_mac_muladd_18s_16s_34s_35_4_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (17 downto 0);
        din1 : IN STD_LOGIC_VECTOR (15 downto 0);
        din2 : IN STD_LOGIC_VECTOR (33 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (34 downto 0) );
    end component;



begin
    grp_phase_sincos_LUT_fu_279 : component dds_ddc_center_phase_sincos_LUT
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_phase_sincos_LUT_fu_279_ap_start,
        ap_done => grp_phase_sincos_LUT_fu_279_ap_done,
        ap_idle => grp_phase_sincos_LUT_fu_279_ap_idle,
        ap_ready => grp_phase_sincos_LUT_fu_279_ap_ready,
        ap_ce => grp_phase_sincos_LUT_fu_279_ap_ce,
        acc => grp_phase_sincos_LUT_fu_279_acc,
        ap_return => grp_phase_sincos_LUT_fu_279_ap_return);

    grp_phase_sincos_LUT_fu_288 : component dds_ddc_center_phase_sincos_LUT
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_phase_sincos_LUT_fu_288_ap_start,
        ap_done => grp_phase_sincos_LUT_fu_288_ap_done,
        ap_idle => grp_phase_sincos_LUT_fu_288_ap_idle,
        ap_ready => grp_phase_sincos_LUT_fu_288_ap_ready,
        ap_ce => grp_phase_sincos_LUT_fu_288_ap_ce,
        acc => grp_phase_sincos_LUT_fu_288_acc,
        ap_return => grp_phase_sincos_LUT_fu_288_ap_return);

    grp_phase_sincos_LUT_fu_297 : component dds_ddc_center_phase_sincos_LUT
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_phase_sincos_LUT_fu_297_ap_start,
        ap_done => grp_phase_sincos_LUT_fu_297_ap_done,
        ap_idle => grp_phase_sincos_LUT_fu_297_ap_idle,
        ap_ready => grp_phase_sincos_LUT_fu_297_ap_ready,
        ap_ce => grp_phase_sincos_LUT_fu_297_ap_ce,
        acc => grp_phase_sincos_LUT_fu_297_acc,
        ap_return => grp_phase_sincos_LUT_fu_297_ap_return);

    grp_phase_sincos_LUT_fu_306 : component dds_ddc_center_phase_sincos_LUT
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_phase_sincos_LUT_fu_306_ap_start,
        ap_done => grp_phase_sincos_LUT_fu_306_ap_done,
        ap_idle => grp_phase_sincos_LUT_fu_306_ap_idle,
        ap_ready => grp_phase_sincos_LUT_fu_306_ap_ready,
        ap_ce => grp_phase_sincos_LUT_fu_306_ap_ce,
        acc => grp_phase_sincos_LUT_fu_306_acc,
        ap_return => grp_phase_sincos_LUT_fu_306_ap_return);

    grp_phase_sincos_LUT_fu_315 : component dds_ddc_center_phase_sincos_LUT
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_phase_sincos_LUT_fu_315_ap_start,
        ap_done => grp_phase_sincos_LUT_fu_315_ap_done,
        ap_idle => grp_phase_sincos_LUT_fu_315_ap_idle,
        ap_ready => grp_phase_sincos_LUT_fu_315_ap_ready,
        ap_ce => grp_phase_sincos_LUT_fu_315_ap_ce,
        acc => grp_phase_sincos_LUT_fu_315_acc,
        ap_return => grp_phase_sincos_LUT_fu_315_ap_return);

    grp_phase_sincos_LUT_fu_324 : component dds_ddc_center_phase_sincos_LUT
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_phase_sincos_LUT_fu_324_ap_start,
        ap_done => grp_phase_sincos_LUT_fu_324_ap_done,
        ap_idle => grp_phase_sincos_LUT_fu_324_ap_idle,
        ap_ready => grp_phase_sincos_LUT_fu_324_ap_ready,
        ap_ce => grp_phase_sincos_LUT_fu_324_ap_ce,
        acc => grp_phase_sincos_LUT_fu_324_acc,
        ap_return => grp_phase_sincos_LUT_fu_324_ap_return);

    grp_phase_sincos_LUT_fu_333 : component dds_ddc_center_phase_sincos_LUT
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_phase_sincos_LUT_fu_333_ap_start,
        ap_done => grp_phase_sincos_LUT_fu_333_ap_done,
        ap_idle => grp_phase_sincos_LUT_fu_333_ap_idle,
        ap_ready => grp_phase_sincos_LUT_fu_333_ap_ready,
        ap_ce => grp_phase_sincos_LUT_fu_333_ap_ce,
        acc => grp_phase_sincos_LUT_fu_333_acc,
        ap_return => grp_phase_sincos_LUT_fu_333_ap_return);

    grp_phase_sincos_LUT_fu_342 : component dds_ddc_center_phase_sincos_LUT
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_phase_sincos_LUT_fu_342_ap_start,
        ap_done => grp_phase_sincos_LUT_fu_342_ap_done,
        ap_idle => grp_phase_sincos_LUT_fu_342_ap_idle,
        ap_ready => grp_phase_sincos_LUT_fu_342_ap_ready,
        ap_ce => grp_phase_sincos_LUT_fu_342_ap_ce,
        acc => grp_phase_sincos_LUT_fu_342_acc,
        ap_return => grp_phase_sincos_LUT_fu_342_ap_return);

    mac_mulsub_18s_16ns_43s_44_4_1_U4 : component dds_ddc_center_mac_mulsub_18s_16ns_43s_44_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 18,
        din1_WIDTH => 16,
        din2_WIDTH => 43,
        dout_WIDTH => 44)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => dds_sin_word_V_reg_9230,
        din1 => grp_fu_8694_p1,
        din2 => lhs_V_1_fu_1017_p3,
        ce => grp_fu_8694_ce,
        dout => grp_fu_8694_p3);

    mul_mul_16ns_18s_34_4_1_U5 : component dds_ddc_center_mul_mul_16ns_18s_34_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 16,
        din1_WIDTH => 18,
        dout_WIDTH => 34)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => grp_fu_8705_p0,
        din1 => dds_cos_word_V_reg_9224,
        ce => grp_fu_8705_ce,
        dout => grp_fu_8705_p2);

    mac_mulsub_18s_16ns_43s_44_4_1_U6 : component dds_ddc_center_mac_mulsub_18s_16ns_43s_44_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 18,
        din1_WIDTH => 16,
        din2_WIDTH => 43,
        dout_WIDTH => 44)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => dds_sin_word_V_1_reg_9247,
        din1 => grp_fu_8712_p1,
        din2 => lhs_V_8_fu_1028_p3,
        ce => grp_fu_8712_ce,
        dout => grp_fu_8712_p3);

    mul_mul_16ns_18s_34_4_1_U7 : component dds_ddc_center_mul_mul_16ns_18s_34_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 16,
        din1_WIDTH => 18,
        dout_WIDTH => 34)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => grp_fu_8723_p0,
        din1 => dds_cos_word_V_1_reg_9241,
        ce => grp_fu_8723_ce,
        dout => grp_fu_8723_p2);

    mac_mulsub_18s_16ns_43s_44_4_1_U8 : component dds_ddc_center_mac_mulsub_18s_16ns_43s_44_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 18,
        din1_WIDTH => 16,
        din2_WIDTH => 43,
        dout_WIDTH => 44)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => dds_sin_word_V_2_reg_9264,
        din1 => grp_fu_8730_p1,
        din2 => lhs_V_16_fu_1039_p3,
        ce => grp_fu_8730_ce,
        dout => grp_fu_8730_p3);

    mul_mul_16ns_18s_34_4_1_U9 : component dds_ddc_center_mul_mul_16ns_18s_34_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 16,
        din1_WIDTH => 18,
        dout_WIDTH => 34)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => grp_fu_8741_p0,
        din1 => dds_cos_word_V_2_reg_9258,
        ce => grp_fu_8741_ce,
        dout => grp_fu_8741_p2);

    mac_mulsub_18s_16ns_43s_44_4_1_U10 : component dds_ddc_center_mac_mulsub_18s_16ns_43s_44_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 18,
        din1_WIDTH => 16,
        din2_WIDTH => 43,
        dout_WIDTH => 44)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => dds_sin_word_V_3_reg_9281,
        din1 => grp_fu_8748_p1,
        din2 => lhs_V_24_fu_1050_p3,
        ce => grp_fu_8748_ce,
        dout => grp_fu_8748_p3);

    mul_mul_16ns_18s_34_4_1_U11 : component dds_ddc_center_mul_mul_16ns_18s_34_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 16,
        din1_WIDTH => 18,
        dout_WIDTH => 34)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => grp_fu_8759_p0,
        din1 => dds_cos_word_V_3_reg_9275,
        ce => grp_fu_8759_ce,
        dout => grp_fu_8759_p2);

    mac_mulsub_18s_16ns_43s_44_4_1_U12 : component dds_ddc_center_mac_mulsub_18s_16ns_43s_44_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 18,
        din1_WIDTH => 16,
        din2_WIDTH => 43,
        dout_WIDTH => 44)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => dds_sin_word_V_4_reg_9298,
        din1 => grp_fu_8766_p1,
        din2 => lhs_V_32_fu_1061_p3,
        ce => grp_fu_8766_ce,
        dout => grp_fu_8766_p3);

    mul_mul_16ns_18s_34_4_1_U13 : component dds_ddc_center_mul_mul_16ns_18s_34_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 16,
        din1_WIDTH => 18,
        dout_WIDTH => 34)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => grp_fu_8777_p0,
        din1 => dds_cos_word_V_4_reg_9292,
        ce => grp_fu_8777_ce,
        dout => grp_fu_8777_p2);

    mac_mulsub_18s_16ns_43s_44_4_1_U14 : component dds_ddc_center_mac_mulsub_18s_16ns_43s_44_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 18,
        din1_WIDTH => 16,
        din2_WIDTH => 43,
        dout_WIDTH => 44)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => dds_sin_word_V_5_reg_9315,
        din1 => grp_fu_8784_p1,
        din2 => lhs_V_40_fu_1072_p3,
        ce => grp_fu_8784_ce,
        dout => grp_fu_8784_p3);

    mul_mul_16ns_18s_34_4_1_U15 : component dds_ddc_center_mul_mul_16ns_18s_34_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 16,
        din1_WIDTH => 18,
        dout_WIDTH => 34)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => grp_fu_8795_p0,
        din1 => dds_cos_word_V_5_reg_9309,
        ce => grp_fu_8795_ce,
        dout => grp_fu_8795_p2);

    mac_mulsub_18s_16ns_43s_44_4_1_U16 : component dds_ddc_center_mac_mulsub_18s_16ns_43s_44_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 18,
        din1_WIDTH => 16,
        din2_WIDTH => 43,
        dout_WIDTH => 44)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => dds_sin_word_V_6_reg_9332,
        din1 => grp_fu_8802_p1,
        din2 => lhs_V_48_fu_1083_p3,
        ce => grp_fu_8802_ce,
        dout => grp_fu_8802_p3);

    mul_mul_16ns_18s_34_4_1_U17 : component dds_ddc_center_mul_mul_16ns_18s_34_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 16,
        din1_WIDTH => 18,
        dout_WIDTH => 34)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => grp_fu_8813_p0,
        din1 => dds_cos_word_V_6_reg_9326,
        ce => grp_fu_8813_ce,
        dout => grp_fu_8813_p2);

    mac_mulsub_18s_16ns_43s_44_4_1_U18 : component dds_ddc_center_mac_mulsub_18s_16ns_43s_44_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 18,
        din1_WIDTH => 16,
        din2_WIDTH => 43,
        dout_WIDTH => 44)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => dds_sin_word_V_7_reg_9349,
        din1 => grp_fu_8820_p1,
        din2 => lhs_V_56_fu_1094_p3,
        ce => grp_fu_8820_ce,
        dout => grp_fu_8820_p3);

    mul_mul_16ns_18s_34_4_1_U19 : component dds_ddc_center_mul_mul_16ns_18s_34_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 16,
        din1_WIDTH => 18,
        dout_WIDTH => 34)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => grp_fu_8831_p0,
        din1 => dds_cos_word_V_7_reg_9343,
        ce => grp_fu_8831_ce,
        dout => grp_fu_8831_p2);

    mul_mul_18s_16s_34_4_1_U20 : component dds_ddc_center_mul_mul_18s_16s_34_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 18,
        din1_WIDTH => 16,
        dout_WIDTH => 34)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => dds_sincos_M_real_V_reg_10520,
        din1 => grp_fu_8838_p1,
        ce => grp_fu_8838_ce,
        dout => grp_fu_8838_p2);

    mul_mul_18s_16s_34_4_1_U21 : component dds_ddc_center_mul_mul_18s_16s_34_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 18,
        din1_WIDTH => 16,
        dout_WIDTH => 34)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => dds_sincos_M_imag_V_reg_10525,
        din1 => grp_fu_8844_p1,
        ce => grp_fu_8844_ce,
        dout => grp_fu_8844_p2);

    mul_mul_18s_16s_34_4_1_U22 : component dds_ddc_center_mul_mul_18s_16s_34_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 18,
        din1_WIDTH => 16,
        dout_WIDTH => 34)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => dds_sincos_M_real_V_1_reg_10530,
        din1 => grp_fu_8851_p1,
        ce => grp_fu_8851_ce,
        dout => grp_fu_8851_p2);

    mul_mul_18s_16s_34_4_1_U23 : component dds_ddc_center_mul_mul_18s_16s_34_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 18,
        din1_WIDTH => 16,
        dout_WIDTH => 34)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => dds_sincos_M_imag_V_1_reg_10535,
        din1 => grp_fu_8857_p1,
        ce => grp_fu_8857_ce,
        dout => grp_fu_8857_p2);

    mul_mul_18s_16s_34_4_1_U24 : component dds_ddc_center_mul_mul_18s_16s_34_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 18,
        din1_WIDTH => 16,
        dout_WIDTH => 34)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => dds_sincos_M_real_V_2_reg_10540,
        din1 => grp_fu_8864_p1,
        ce => grp_fu_8864_ce,
        dout => grp_fu_8864_p2);

    mul_mul_18s_16s_34_4_1_U25 : component dds_ddc_center_mul_mul_18s_16s_34_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 18,
        din1_WIDTH => 16,
        dout_WIDTH => 34)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => dds_sincos_M_imag_V_2_reg_10545,
        din1 => grp_fu_8870_p1,
        ce => grp_fu_8870_ce,
        dout => grp_fu_8870_p2);

    mul_mul_18s_16s_34_4_1_U26 : component dds_ddc_center_mul_mul_18s_16s_34_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 18,
        din1_WIDTH => 16,
        dout_WIDTH => 34)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => dds_sincos_M_real_V_3_reg_10550,
        din1 => grp_fu_8877_p1,
        ce => grp_fu_8877_ce,
        dout => grp_fu_8877_p2);

    mul_mul_18s_16s_34_4_1_U27 : component dds_ddc_center_mul_mul_18s_16s_34_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 18,
        din1_WIDTH => 16,
        dout_WIDTH => 34)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => dds_sincos_M_imag_V_3_reg_10555,
        din1 => grp_fu_8883_p1,
        ce => grp_fu_8883_ce,
        dout => grp_fu_8883_p2);

    mul_mul_18s_16s_34_4_1_U28 : component dds_ddc_center_mul_mul_18s_16s_34_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 18,
        din1_WIDTH => 16,
        dout_WIDTH => 34)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => dds_sincos_M_real_V_4_reg_10560,
        din1 => grp_fu_8890_p1,
        ce => grp_fu_8890_ce,
        dout => grp_fu_8890_p2);

    mul_mul_18s_16s_34_4_1_U29 : component dds_ddc_center_mul_mul_18s_16s_34_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 18,
        din1_WIDTH => 16,
        dout_WIDTH => 34)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => dds_sincos_M_imag_V_4_reg_10565,
        din1 => grp_fu_8896_p1,
        ce => grp_fu_8896_ce,
        dout => grp_fu_8896_p2);

    mul_mul_18s_16s_34_4_1_U30 : component dds_ddc_center_mul_mul_18s_16s_34_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 18,
        din1_WIDTH => 16,
        dout_WIDTH => 34)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => dds_sincos_M_real_V_5_reg_10570,
        din1 => grp_fu_8903_p1,
        ce => grp_fu_8903_ce,
        dout => grp_fu_8903_p2);

    mul_mul_18s_16s_34_4_1_U31 : component dds_ddc_center_mul_mul_18s_16s_34_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 18,
        din1_WIDTH => 16,
        dout_WIDTH => 34)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => dds_sincos_M_imag_V_5_reg_10575,
        din1 => grp_fu_8909_p1,
        ce => grp_fu_8909_ce,
        dout => grp_fu_8909_p2);

    mul_mul_18s_16s_34_4_1_U32 : component dds_ddc_center_mul_mul_18s_16s_34_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 18,
        din1_WIDTH => 16,
        dout_WIDTH => 34)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => dds_sincos_M_real_V_6_reg_10580,
        din1 => grp_fu_8916_p1,
        ce => grp_fu_8916_ce,
        dout => grp_fu_8916_p2);

    mul_mul_18s_16s_34_4_1_U33 : component dds_ddc_center_mul_mul_18s_16s_34_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 18,
        din1_WIDTH => 16,
        dout_WIDTH => 34)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => dds_sincos_M_imag_V_6_reg_10585,
        din1 => grp_fu_8922_p1,
        ce => grp_fu_8922_ce,
        dout => grp_fu_8922_p2);

    mul_mul_18s_16s_34_4_1_U34 : component dds_ddc_center_mul_mul_18s_16s_34_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 18,
        din1_WIDTH => 16,
        dout_WIDTH => 34)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => dds_sincos_M_real_V_7_reg_10590,
        din1 => grp_fu_8929_p1,
        ce => grp_fu_8929_ce,
        dout => grp_fu_8929_p2);

    mul_mul_18s_16s_34_4_1_U35 : component dds_ddc_center_mul_mul_18s_16s_34_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 18,
        din1_WIDTH => 16,
        dout_WIDTH => 34)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => dds_sincos_M_imag_V_7_reg_10595,
        din1 => grp_fu_8935_p1,
        ce => grp_fu_8935_ce,
        dout => grp_fu_8935_p2);

    mac_mulsub_18s_16s_34s_34_4_1_U36 : component dds_ddc_center_mac_mulsub_18s_16s_34s_34_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 18,
        din1_WIDTH => 16,
        din2_WIDTH => 34,
        dout_WIDTH => 34)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => grp_fu_8942_p0,
        din1 => grp_fu_8942_p1,
        din2 => grp_fu_8838_p2,
        ce => grp_fu_8942_ce,
        dout => grp_fu_8942_p3);

    mac_muladd_18s_16s_34s_35_4_1_U37 : component dds_ddc_center_mac_muladd_18s_16s_34s_35_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 18,
        din1_WIDTH => 16,
        din2_WIDTH => 34,
        dout_WIDTH => 35)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => grp_fu_8949_p0,
        din1 => grp_fu_8949_p1,
        din2 => grp_fu_8844_p2,
        ce => grp_fu_8949_ce,
        dout => grp_fu_8949_p3);

    mac_mulsub_18s_16s_34s_34_4_1_U38 : component dds_ddc_center_mac_mulsub_18s_16s_34s_34_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 18,
        din1_WIDTH => 16,
        din2_WIDTH => 34,
        dout_WIDTH => 34)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => grp_fu_8956_p0,
        din1 => grp_fu_8956_p1,
        din2 => grp_fu_8851_p2,
        ce => grp_fu_8956_ce,
        dout => grp_fu_8956_p3);

    mac_muladd_18s_16s_34s_35_4_1_U39 : component dds_ddc_center_mac_muladd_18s_16s_34s_35_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 18,
        din1_WIDTH => 16,
        din2_WIDTH => 34,
        dout_WIDTH => 35)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => grp_fu_8963_p0,
        din1 => grp_fu_8963_p1,
        din2 => grp_fu_8857_p2,
        ce => grp_fu_8963_ce,
        dout => grp_fu_8963_p3);

    mac_mulsub_18s_16s_34s_34_4_1_U40 : component dds_ddc_center_mac_mulsub_18s_16s_34s_34_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 18,
        din1_WIDTH => 16,
        din2_WIDTH => 34,
        dout_WIDTH => 34)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => grp_fu_8970_p0,
        din1 => grp_fu_8970_p1,
        din2 => grp_fu_8864_p2,
        ce => grp_fu_8970_ce,
        dout => grp_fu_8970_p3);

    mac_muladd_18s_16s_34s_35_4_1_U41 : component dds_ddc_center_mac_muladd_18s_16s_34s_35_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 18,
        din1_WIDTH => 16,
        din2_WIDTH => 34,
        dout_WIDTH => 35)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => grp_fu_8977_p0,
        din1 => grp_fu_8977_p1,
        din2 => grp_fu_8870_p2,
        ce => grp_fu_8977_ce,
        dout => grp_fu_8977_p3);

    mac_mulsub_18s_16s_34s_34_4_1_U42 : component dds_ddc_center_mac_mulsub_18s_16s_34s_34_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 18,
        din1_WIDTH => 16,
        din2_WIDTH => 34,
        dout_WIDTH => 34)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => grp_fu_8984_p0,
        din1 => grp_fu_8984_p1,
        din2 => grp_fu_8877_p2,
        ce => grp_fu_8984_ce,
        dout => grp_fu_8984_p3);

    mac_muladd_18s_16s_34s_35_4_1_U43 : component dds_ddc_center_mac_muladd_18s_16s_34s_35_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 18,
        din1_WIDTH => 16,
        din2_WIDTH => 34,
        dout_WIDTH => 35)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => grp_fu_8991_p0,
        din1 => grp_fu_8991_p1,
        din2 => grp_fu_8883_p2,
        ce => grp_fu_8991_ce,
        dout => grp_fu_8991_p3);

    mac_mulsub_18s_16s_34s_34_4_1_U44 : component dds_ddc_center_mac_mulsub_18s_16s_34s_34_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 18,
        din1_WIDTH => 16,
        din2_WIDTH => 34,
        dout_WIDTH => 34)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => grp_fu_8998_p0,
        din1 => grp_fu_8998_p1,
        din2 => grp_fu_8890_p2,
        ce => grp_fu_8998_ce,
        dout => grp_fu_8998_p3);

    mac_muladd_18s_16s_34s_35_4_1_U45 : component dds_ddc_center_mac_muladd_18s_16s_34s_35_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 18,
        din1_WIDTH => 16,
        din2_WIDTH => 34,
        dout_WIDTH => 35)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => grp_fu_9005_p0,
        din1 => grp_fu_9005_p1,
        din2 => grp_fu_8896_p2,
        ce => grp_fu_9005_ce,
        dout => grp_fu_9005_p3);

    mac_mulsub_18s_16s_34s_34_4_1_U46 : component dds_ddc_center_mac_mulsub_18s_16s_34s_34_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 18,
        din1_WIDTH => 16,
        din2_WIDTH => 34,
        dout_WIDTH => 34)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => grp_fu_9012_p0,
        din1 => grp_fu_9012_p1,
        din2 => grp_fu_8903_p2,
        ce => grp_fu_9012_ce,
        dout => grp_fu_9012_p3);

    mac_muladd_18s_16s_34s_35_4_1_U47 : component dds_ddc_center_mac_muladd_18s_16s_34s_35_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 18,
        din1_WIDTH => 16,
        din2_WIDTH => 34,
        dout_WIDTH => 35)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => grp_fu_9019_p0,
        din1 => grp_fu_9019_p1,
        din2 => grp_fu_8909_p2,
        ce => grp_fu_9019_ce,
        dout => grp_fu_9019_p3);

    mac_mulsub_18s_16s_34s_34_4_1_U48 : component dds_ddc_center_mac_mulsub_18s_16s_34s_34_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 18,
        din1_WIDTH => 16,
        din2_WIDTH => 34,
        dout_WIDTH => 34)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => grp_fu_9026_p0,
        din1 => grp_fu_9026_p1,
        din2 => grp_fu_8916_p2,
        ce => grp_fu_9026_ce,
        dout => grp_fu_9026_p3);

    mac_muladd_18s_16s_34s_35_4_1_U49 : component dds_ddc_center_mac_muladd_18s_16s_34s_35_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 18,
        din1_WIDTH => 16,
        din2_WIDTH => 34,
        dout_WIDTH => 35)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => grp_fu_9033_p0,
        din1 => grp_fu_9033_p1,
        din2 => grp_fu_8922_p2,
        ce => grp_fu_9033_ce,
        dout => grp_fu_9033_p3);

    mac_mulsub_18s_16s_34s_34_4_1_U50 : component dds_ddc_center_mac_mulsub_18s_16s_34s_34_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 18,
        din1_WIDTH => 16,
        din2_WIDTH => 34,
        dout_WIDTH => 34)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => grp_fu_9040_p0,
        din1 => grp_fu_9040_p1,
        din2 => grp_fu_8929_p2,
        ce => grp_fu_9040_ce,
        dout => grp_fu_9040_p3);

    mac_muladd_18s_16s_34s_35_4_1_U51 : component dds_ddc_center_mac_muladd_18s_16s_34s_35_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 18,
        din1_WIDTH => 16,
        din2_WIDTH => 34,
        dout_WIDTH => 35)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => grp_fu_9047_p0,
        din1 => grp_fu_9047_p1,
        din2 => grp_fu_8935_p2,
        ce => grp_fu_9047_ce,
        dout => grp_fu_9047_p3);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    ap_enable_reg_pp0_iter1 <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter10_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp0_iter10 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter10 <= ap_enable_reg_pp0_iter9;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter11_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp0_iter11 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter11 <= ap_enable_reg_pp0_iter10;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter12_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp0_iter12 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter12 <= ap_enable_reg_pp0_iter11;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter13_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp0_iter13 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter13 <= ap_enable_reg_pp0_iter12;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter14_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp0_iter14 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter14 <= ap_enable_reg_pp0_iter13;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter15_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp0_iter15 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter15 <= ap_enable_reg_pp0_iter14;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter16_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp0_iter16 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter16 <= ap_enable_reg_pp0_iter15;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter17_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp0_iter17 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter17 <= ap_enable_reg_pp0_iter16;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter18_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp0_iter18 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter18 <= ap_enable_reg_pp0_iter17;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter19_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp0_iter19 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter19 <= ap_enable_reg_pp0_iter18;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter20_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp0_iter20 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter20 <= ap_enable_reg_pp0_iter19;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter21_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp0_iter21 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter21 <= ap_enable_reg_pp0_iter20;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter22_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp0_iter22 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter22 <= ap_enable_reg_pp0_iter21;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter23_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp0_iter23 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter23 <= ap_enable_reg_pp0_iter22;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter3_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp0_iter3 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter4_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp0_iter4 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter5_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp0_iter5 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter6_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp0_iter6 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter7_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp0_iter7 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter8_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp0_iter8 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter8 <= ap_enable_reg_pp0_iter7;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter9_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp0_iter9 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter9 <= ap_enable_reg_pp0_iter8;
                end if; 
            end if;
        end if;
    end process;

    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                Range1_all_ones_10_reg_11859 <= Range1_all_ones_10_fu_6695_p2;
                Range1_all_ones_11_reg_11887 <= Range1_all_ones_11_fu_6750_p2;
                Range1_all_ones_14_reg_11915 <= Range1_all_ones_14_fu_6805_p2;
                Range1_all_ones_15_reg_11943 <= Range1_all_ones_15_fu_6860_p2;
                Range1_all_ones_18_reg_11971 <= Range1_all_ones_18_fu_6915_p2;
                Range1_all_ones_19_reg_11999 <= Range1_all_ones_19_fu_6970_p2;
                Range1_all_ones_22_reg_12027 <= Range1_all_ones_22_fu_7025_p2;
                Range1_all_ones_23_reg_12055 <= Range1_all_ones_23_fu_7080_p2;
                Range1_all_ones_26_reg_12083 <= Range1_all_ones_26_fu_7135_p2;
                Range1_all_ones_27_reg_12111 <= Range1_all_ones_27_fu_7190_p2;
                Range1_all_ones_2_reg_11747 <= Range1_all_ones_2_fu_6475_p2;
                Range1_all_ones_30_reg_12139 <= Range1_all_ones_30_fu_7245_p2;
                Range1_all_ones_31_reg_12167 <= Range1_all_ones_31_fu_7300_p2;
                Range1_all_ones_3_reg_11775 <= Range1_all_ones_3_fu_6530_p2;
                Range1_all_ones_6_reg_11803 <= Range1_all_ones_6_fu_6585_p2;
                Range1_all_ones_7_reg_11831 <= Range1_all_ones_7_fu_6640_p2;
                add_ln1393_1_reg_9837 <= add_ln1393_1_fu_1293_p2;
                add_ln1393_2_reg_9867 <= add_ln1393_2_fu_1348_p2;
                add_ln1393_3_reg_9897 <= add_ln1393_3_fu_1403_p2;
                add_ln1393_4_reg_9927 <= add_ln1393_4_fu_1458_p2;
                add_ln1393_5_reg_9957 <= add_ln1393_5_fu_1513_p2;
                add_ln1393_6_reg_9987 <= add_ln1393_6_fu_1568_p2;
                add_ln1393_7_reg_10017 <= add_ln1393_7_fu_1623_p2;
                add_ln1393_8_reg_10047 <= add_ln1393_8_fu_1678_p2;
                carry_13_reg_11797 <= carry_13_fu_6580_p2;
                carry_15_reg_11825 <= carry_15_fu_6635_p2;
                carry_21_reg_11853 <= carry_21_fu_6690_p2;
                carry_23_reg_11881 <= carry_23_fu_6745_p2;
                carry_29_reg_11909 <= carry_29_fu_6800_p2;
                carry_31_reg_11937 <= carry_31_fu_6855_p2;
                carry_37_reg_11965 <= carry_37_fu_6910_p2;
                carry_39_reg_11993 <= carry_39_fu_6965_p2;
                carry_45_reg_12021 <= carry_45_fu_7020_p2;
                carry_47_reg_12049 <= carry_47_fu_7075_p2;
                carry_53_reg_12077 <= carry_53_fu_7130_p2;
                carry_55_reg_12105 <= carry_55_fu_7185_p2;
                carry_5_reg_11741 <= carry_5_fu_6470_p2;
                carry_61_reg_12133 <= carry_61_fu_7240_p2;
                carry_63_reg_12161 <= carry_63_fu_7295_p2;
                carry_7_reg_11769 <= carry_7_fu_6525_p2;
                dds_cos_word_V_1_reg_9241 <= dds_cos_word_V_1_fu_777_p1;
                dds_cos_word_V_1_reg_9241_pp0_iter6_reg <= dds_cos_word_V_1_reg_9241;
                dds_cos_word_V_1_reg_9241_pp0_iter7_reg <= dds_cos_word_V_1_reg_9241_pp0_iter6_reg;
                dds_cos_word_V_2_reg_9258 <= dds_cos_word_V_2_fu_801_p1;
                dds_cos_word_V_2_reg_9258_pp0_iter6_reg <= dds_cos_word_V_2_reg_9258;
                dds_cos_word_V_2_reg_9258_pp0_iter7_reg <= dds_cos_word_V_2_reg_9258_pp0_iter6_reg;
                dds_cos_word_V_3_reg_9275 <= dds_cos_word_V_3_fu_825_p1;
                dds_cos_word_V_3_reg_9275_pp0_iter6_reg <= dds_cos_word_V_3_reg_9275;
                dds_cos_word_V_3_reg_9275_pp0_iter7_reg <= dds_cos_word_V_3_reg_9275_pp0_iter6_reg;
                dds_cos_word_V_4_reg_9292 <= dds_cos_word_V_4_fu_849_p1;
                dds_cos_word_V_4_reg_9292_pp0_iter6_reg <= dds_cos_word_V_4_reg_9292;
                dds_cos_word_V_4_reg_9292_pp0_iter7_reg <= dds_cos_word_V_4_reg_9292_pp0_iter6_reg;
                dds_cos_word_V_5_reg_9309 <= dds_cos_word_V_5_fu_873_p1;
                dds_cos_word_V_5_reg_9309_pp0_iter6_reg <= dds_cos_word_V_5_reg_9309;
                dds_cos_word_V_5_reg_9309_pp0_iter7_reg <= dds_cos_word_V_5_reg_9309_pp0_iter6_reg;
                dds_cos_word_V_6_reg_9326 <= dds_cos_word_V_6_fu_897_p1;
                dds_cos_word_V_6_reg_9326_pp0_iter6_reg <= dds_cos_word_V_6_reg_9326;
                dds_cos_word_V_6_reg_9326_pp0_iter7_reg <= dds_cos_word_V_6_reg_9326_pp0_iter6_reg;
                dds_cos_word_V_7_reg_9343 <= dds_cos_word_V_7_fu_921_p1;
                dds_cos_word_V_7_reg_9343_pp0_iter6_reg <= dds_cos_word_V_7_reg_9343;
                dds_cos_word_V_7_reg_9343_pp0_iter7_reg <= dds_cos_word_V_7_reg_9343_pp0_iter6_reg;
                dds_cos_word_V_reg_9224 <= dds_cos_word_V_fu_753_p1;
                dds_cos_word_V_reg_9224_pp0_iter6_reg <= dds_cos_word_V_reg_9224;
                dds_cos_word_V_reg_9224_pp0_iter7_reg <= dds_cos_word_V_reg_9224_pp0_iter6_reg;
                dds_sin_word_V_1_reg_9247 <= grp_phase_sincos_LUT_fu_288_ap_return(35 downto 18);
                dds_sin_word_V_1_reg_9247_pp0_iter6_reg <= dds_sin_word_V_1_reg_9247;
                dds_sin_word_V_1_reg_9247_pp0_iter7_reg <= dds_sin_word_V_1_reg_9247_pp0_iter6_reg;
                dds_sin_word_V_1_reg_9247_pp0_iter8_reg <= dds_sin_word_V_1_reg_9247_pp0_iter7_reg;
                dds_sin_word_V_1_reg_9247_pp0_iter9_reg <= dds_sin_word_V_1_reg_9247_pp0_iter8_reg;
                dds_sin_word_V_2_reg_9264 <= grp_phase_sincos_LUT_fu_297_ap_return(35 downto 18);
                dds_sin_word_V_2_reg_9264_pp0_iter6_reg <= dds_sin_word_V_2_reg_9264;
                dds_sin_word_V_2_reg_9264_pp0_iter7_reg <= dds_sin_word_V_2_reg_9264_pp0_iter6_reg;
                dds_sin_word_V_2_reg_9264_pp0_iter8_reg <= dds_sin_word_V_2_reg_9264_pp0_iter7_reg;
                dds_sin_word_V_2_reg_9264_pp0_iter9_reg <= dds_sin_word_V_2_reg_9264_pp0_iter8_reg;
                dds_sin_word_V_3_reg_9281 <= grp_phase_sincos_LUT_fu_306_ap_return(35 downto 18);
                dds_sin_word_V_3_reg_9281_pp0_iter6_reg <= dds_sin_word_V_3_reg_9281;
                dds_sin_word_V_3_reg_9281_pp0_iter7_reg <= dds_sin_word_V_3_reg_9281_pp0_iter6_reg;
                dds_sin_word_V_3_reg_9281_pp0_iter8_reg <= dds_sin_word_V_3_reg_9281_pp0_iter7_reg;
                dds_sin_word_V_3_reg_9281_pp0_iter9_reg <= dds_sin_word_V_3_reg_9281_pp0_iter8_reg;
                dds_sin_word_V_4_reg_9298 <= grp_phase_sincos_LUT_fu_315_ap_return(35 downto 18);
                dds_sin_word_V_4_reg_9298_pp0_iter6_reg <= dds_sin_word_V_4_reg_9298;
                dds_sin_word_V_4_reg_9298_pp0_iter7_reg <= dds_sin_word_V_4_reg_9298_pp0_iter6_reg;
                dds_sin_word_V_4_reg_9298_pp0_iter8_reg <= dds_sin_word_V_4_reg_9298_pp0_iter7_reg;
                dds_sin_word_V_4_reg_9298_pp0_iter9_reg <= dds_sin_word_V_4_reg_9298_pp0_iter8_reg;
                dds_sin_word_V_5_reg_9315 <= grp_phase_sincos_LUT_fu_324_ap_return(35 downto 18);
                dds_sin_word_V_5_reg_9315_pp0_iter6_reg <= dds_sin_word_V_5_reg_9315;
                dds_sin_word_V_5_reg_9315_pp0_iter7_reg <= dds_sin_word_V_5_reg_9315_pp0_iter6_reg;
                dds_sin_word_V_5_reg_9315_pp0_iter8_reg <= dds_sin_word_V_5_reg_9315_pp0_iter7_reg;
                dds_sin_word_V_5_reg_9315_pp0_iter9_reg <= dds_sin_word_V_5_reg_9315_pp0_iter8_reg;
                dds_sin_word_V_6_reg_9332 <= grp_phase_sincos_LUT_fu_333_ap_return(35 downto 18);
                dds_sin_word_V_6_reg_9332_pp0_iter6_reg <= dds_sin_word_V_6_reg_9332;
                dds_sin_word_V_6_reg_9332_pp0_iter7_reg <= dds_sin_word_V_6_reg_9332_pp0_iter6_reg;
                dds_sin_word_V_6_reg_9332_pp0_iter8_reg <= dds_sin_word_V_6_reg_9332_pp0_iter7_reg;
                dds_sin_word_V_6_reg_9332_pp0_iter9_reg <= dds_sin_word_V_6_reg_9332_pp0_iter8_reg;
                dds_sin_word_V_7_reg_9349 <= grp_phase_sincos_LUT_fu_342_ap_return(35 downto 18);
                dds_sin_word_V_7_reg_9349_pp0_iter6_reg <= dds_sin_word_V_7_reg_9349;
                dds_sin_word_V_7_reg_9349_pp0_iter7_reg <= dds_sin_word_V_7_reg_9349_pp0_iter6_reg;
                dds_sin_word_V_7_reg_9349_pp0_iter8_reg <= dds_sin_word_V_7_reg_9349_pp0_iter7_reg;
                dds_sin_word_V_7_reg_9349_pp0_iter9_reg <= dds_sin_word_V_7_reg_9349_pp0_iter8_reg;
                dds_sin_word_V_reg_9230 <= grp_phase_sincos_LUT_fu_279_ap_return(35 downto 18);
                dds_sin_word_V_reg_9230_pp0_iter6_reg <= dds_sin_word_V_reg_9230;
                dds_sin_word_V_reg_9230_pp0_iter7_reg <= dds_sin_word_V_reg_9230_pp0_iter6_reg;
                dds_sin_word_V_reg_9230_pp0_iter8_reg <= dds_sin_word_V_reg_9230_pp0_iter7_reg;
                dds_sin_word_V_reg_9230_pp0_iter9_reg <= dds_sin_word_V_reg_9230_pp0_iter8_reg;
                dds_sincos_M_imag_V_1_reg_10535 <= dds_sincos_M_imag_V_1_fu_3146_p3;
                dds_sincos_M_imag_V_2_reg_10545 <= dds_sincos_M_imag_V_2_fu_3342_p3;
                dds_sincos_M_imag_V_3_reg_10555 <= dds_sincos_M_imag_V_3_fu_3538_p3;
                dds_sincos_M_imag_V_4_reg_10565 <= dds_sincos_M_imag_V_4_fu_3734_p3;
                dds_sincos_M_imag_V_5_reg_10575 <= dds_sincos_M_imag_V_5_fu_3930_p3;
                dds_sincos_M_imag_V_6_reg_10585 <= dds_sincos_M_imag_V_6_fu_4126_p3;
                dds_sincos_M_imag_V_7_reg_10595 <= dds_sincos_M_imag_V_7_fu_4322_p3;
                dds_sincos_M_imag_V_reg_10525 <= dds_sincos_M_imag_V_fu_2950_p3;
                dds_sincos_M_real_V_1_reg_10530 <= dds_sincos_M_real_V_1_fu_3048_p3;
                dds_sincos_M_real_V_2_reg_10540 <= dds_sincos_M_real_V_2_fu_3244_p3;
                dds_sincos_M_real_V_3_reg_10550 <= dds_sincos_M_real_V_3_fu_3440_p3;
                dds_sincos_M_real_V_4_reg_10560 <= dds_sincos_M_real_V_4_fu_3636_p3;
                dds_sincos_M_real_V_5_reg_10570 <= dds_sincos_M_real_V_5_fu_3832_p3;
                dds_sincos_M_real_V_6_reg_10580 <= dds_sincos_M_real_V_6_fu_4028_p3;
                dds_sincos_M_real_V_7_reg_10590 <= dds_sincos_M_real_V_7_fu_4224_p3;
                dds_sincos_M_real_V_reg_10520 <= dds_sincos_M_real_V_fu_2852_p3;
                icmp_ln420_10_reg_11450 <= icmp_ln420_10_fu_5576_p2;
                icmp_ln420_11_reg_11455 <= icmp_ln420_11_fu_5615_p2;
                icmp_ln420_12_reg_11460 <= icmp_ln420_12_fu_5654_p2;
                icmp_ln420_13_reg_11465 <= icmp_ln420_13_fu_5693_p2;
                icmp_ln420_14_reg_11470 <= icmp_ln420_14_fu_5732_p2;
                icmp_ln420_15_reg_11475 <= icmp_ln420_15_fu_5771_p2;
                icmp_ln420_1_reg_11405 <= icmp_ln420_1_fu_5225_p2;
                icmp_ln420_2_reg_11410 <= icmp_ln420_2_fu_5264_p2;
                icmp_ln420_3_reg_11415 <= icmp_ln420_3_fu_5303_p2;
                icmp_ln420_4_reg_11420 <= icmp_ln420_4_fu_5342_p2;
                icmp_ln420_5_reg_11425 <= icmp_ln420_5_fu_5381_p2;
                icmp_ln420_6_reg_11430 <= icmp_ln420_6_fu_5420_p2;
                icmp_ln420_7_reg_11435 <= icmp_ln420_7_fu_5459_p2;
                icmp_ln420_8_reg_11440 <= icmp_ln420_8_fu_5498_p2;
                icmp_ln420_9_reg_11445 <= icmp_ln420_9_fu_5537_p2;
                icmp_ln420_reg_11400 <= icmp_ln420_fu_5186_p2;
                icmp_ln946_10_reg_10405 <= icmp_ln946_10_fu_2656_p2;
                icmp_ln946_11_reg_11871 <= icmp_ln946_11_fu_6735_p2;
                icmp_ln946_12_reg_11899 <= icmp_ln946_12_fu_6790_p2;
                icmp_ln946_13_reg_10416 <= icmp_ln946_13_fu_2666_p2;
                icmp_ln946_14_reg_10427 <= icmp_ln946_14_fu_2676_p2;
                icmp_ln946_15_reg_11927 <= icmp_ln946_15_fu_6845_p2;
                icmp_ln946_16_reg_11955 <= icmp_ln946_16_fu_6900_p2;
                icmp_ln946_17_reg_10438 <= icmp_ln946_17_fu_2686_p2;
                icmp_ln946_18_reg_10449 <= icmp_ln946_18_fu_2696_p2;
                icmp_ln946_19_reg_11983 <= icmp_ln946_19_fu_6955_p2;
                icmp_ln946_20_reg_12011 <= icmp_ln946_20_fu_7010_p2;
                icmp_ln946_21_reg_10460 <= icmp_ln946_21_fu_2706_p2;
                icmp_ln946_22_reg_10471 <= icmp_ln946_22_fu_2716_p2;
                icmp_ln946_23_reg_12039 <= icmp_ln946_23_fu_7065_p2;
                icmp_ln946_24_reg_12067 <= icmp_ln946_24_fu_7120_p2;
                icmp_ln946_25_reg_10482 <= icmp_ln946_25_fu_2726_p2;
                icmp_ln946_26_reg_10493 <= icmp_ln946_26_fu_2736_p2;
                icmp_ln946_27_reg_12095 <= icmp_ln946_27_fu_7175_p2;
                icmp_ln946_28_reg_12123 <= icmp_ln946_28_fu_7230_p2;
                icmp_ln946_29_reg_10504 <= icmp_ln946_29_fu_2746_p2;
                icmp_ln946_2_reg_10361 <= icmp_ln946_2_fu_2616_p2;
                icmp_ln946_30_reg_10515 <= icmp_ln946_30_fu_2756_p2;
                icmp_ln946_31_reg_12151 <= icmp_ln946_31_fu_7285_p2;
                icmp_ln946_32_reg_12179 <= icmp_ln946_32_fu_7340_p2;
                icmp_ln946_3_reg_11759 <= icmp_ln946_3_fu_6515_p2;
                icmp_ln946_4_reg_11787 <= icmp_ln946_4_fu_6570_p2;
                icmp_ln946_5_reg_10372 <= icmp_ln946_5_fu_2626_p2;
                icmp_ln946_6_reg_10383 <= icmp_ln946_6_fu_2636_p2;
                icmp_ln946_7_reg_11815 <= icmp_ln946_7_fu_6625_p2;
                icmp_ln946_8_reg_11843 <= icmp_ln946_8_fu_6680_p2;
                icmp_ln946_9_reg_10394 <= icmp_ln946_9_fu_2646_p2;
                icmp_ln946_reg_10350 <= icmp_ln946_fu_2606_p2;
                iq_M_imag_1_reg_9089_pp0_iter10_reg <= iq_M_imag_1_reg_9089_pp0_iter9_reg;
                iq_M_imag_1_reg_9089_pp0_iter11_reg <= iq_M_imag_1_reg_9089_pp0_iter10_reg;
                iq_M_imag_1_reg_9089_pp0_iter12_reg <= iq_M_imag_1_reg_9089_pp0_iter11_reg;
                iq_M_imag_1_reg_9089_pp0_iter13_reg <= iq_M_imag_1_reg_9089_pp0_iter12_reg;
                iq_M_imag_1_reg_9089_pp0_iter14_reg <= iq_M_imag_1_reg_9089_pp0_iter13_reg;
                iq_M_imag_1_reg_9089_pp0_iter2_reg <= iq_M_imag_1_reg_9089_pp0_iter1_reg;
                iq_M_imag_1_reg_9089_pp0_iter3_reg <= iq_M_imag_1_reg_9089_pp0_iter2_reg;
                iq_M_imag_1_reg_9089_pp0_iter4_reg <= iq_M_imag_1_reg_9089_pp0_iter3_reg;
                iq_M_imag_1_reg_9089_pp0_iter5_reg <= iq_M_imag_1_reg_9089_pp0_iter4_reg;
                iq_M_imag_1_reg_9089_pp0_iter6_reg <= iq_M_imag_1_reg_9089_pp0_iter5_reg;
                iq_M_imag_1_reg_9089_pp0_iter7_reg <= iq_M_imag_1_reg_9089_pp0_iter6_reg;
                iq_M_imag_1_reg_9089_pp0_iter8_reg <= iq_M_imag_1_reg_9089_pp0_iter7_reg;
                iq_M_imag_1_reg_9089_pp0_iter9_reg <= iq_M_imag_1_reg_9089_pp0_iter8_reg;
                iq_M_imag_2_reg_9109_pp0_iter10_reg <= iq_M_imag_2_reg_9109_pp0_iter9_reg;
                iq_M_imag_2_reg_9109_pp0_iter11_reg <= iq_M_imag_2_reg_9109_pp0_iter10_reg;
                iq_M_imag_2_reg_9109_pp0_iter12_reg <= iq_M_imag_2_reg_9109_pp0_iter11_reg;
                iq_M_imag_2_reg_9109_pp0_iter13_reg <= iq_M_imag_2_reg_9109_pp0_iter12_reg;
                iq_M_imag_2_reg_9109_pp0_iter14_reg <= iq_M_imag_2_reg_9109_pp0_iter13_reg;
                iq_M_imag_2_reg_9109_pp0_iter2_reg <= iq_M_imag_2_reg_9109_pp0_iter1_reg;
                iq_M_imag_2_reg_9109_pp0_iter3_reg <= iq_M_imag_2_reg_9109_pp0_iter2_reg;
                iq_M_imag_2_reg_9109_pp0_iter4_reg <= iq_M_imag_2_reg_9109_pp0_iter3_reg;
                iq_M_imag_2_reg_9109_pp0_iter5_reg <= iq_M_imag_2_reg_9109_pp0_iter4_reg;
                iq_M_imag_2_reg_9109_pp0_iter6_reg <= iq_M_imag_2_reg_9109_pp0_iter5_reg;
                iq_M_imag_2_reg_9109_pp0_iter7_reg <= iq_M_imag_2_reg_9109_pp0_iter6_reg;
                iq_M_imag_2_reg_9109_pp0_iter8_reg <= iq_M_imag_2_reg_9109_pp0_iter7_reg;
                iq_M_imag_2_reg_9109_pp0_iter9_reg <= iq_M_imag_2_reg_9109_pp0_iter8_reg;
                iq_M_imag_3_reg_9129_pp0_iter10_reg <= iq_M_imag_3_reg_9129_pp0_iter9_reg;
                iq_M_imag_3_reg_9129_pp0_iter11_reg <= iq_M_imag_3_reg_9129_pp0_iter10_reg;
                iq_M_imag_3_reg_9129_pp0_iter12_reg <= iq_M_imag_3_reg_9129_pp0_iter11_reg;
                iq_M_imag_3_reg_9129_pp0_iter13_reg <= iq_M_imag_3_reg_9129_pp0_iter12_reg;
                iq_M_imag_3_reg_9129_pp0_iter14_reg <= iq_M_imag_3_reg_9129_pp0_iter13_reg;
                iq_M_imag_3_reg_9129_pp0_iter2_reg <= iq_M_imag_3_reg_9129_pp0_iter1_reg;
                iq_M_imag_3_reg_9129_pp0_iter3_reg <= iq_M_imag_3_reg_9129_pp0_iter2_reg;
                iq_M_imag_3_reg_9129_pp0_iter4_reg <= iq_M_imag_3_reg_9129_pp0_iter3_reg;
                iq_M_imag_3_reg_9129_pp0_iter5_reg <= iq_M_imag_3_reg_9129_pp0_iter4_reg;
                iq_M_imag_3_reg_9129_pp0_iter6_reg <= iq_M_imag_3_reg_9129_pp0_iter5_reg;
                iq_M_imag_3_reg_9129_pp0_iter7_reg <= iq_M_imag_3_reg_9129_pp0_iter6_reg;
                iq_M_imag_3_reg_9129_pp0_iter8_reg <= iq_M_imag_3_reg_9129_pp0_iter7_reg;
                iq_M_imag_3_reg_9129_pp0_iter9_reg <= iq_M_imag_3_reg_9129_pp0_iter8_reg;
                iq_M_imag_4_reg_9149_pp0_iter10_reg <= iq_M_imag_4_reg_9149_pp0_iter9_reg;
                iq_M_imag_4_reg_9149_pp0_iter11_reg <= iq_M_imag_4_reg_9149_pp0_iter10_reg;
                iq_M_imag_4_reg_9149_pp0_iter12_reg <= iq_M_imag_4_reg_9149_pp0_iter11_reg;
                iq_M_imag_4_reg_9149_pp0_iter13_reg <= iq_M_imag_4_reg_9149_pp0_iter12_reg;
                iq_M_imag_4_reg_9149_pp0_iter14_reg <= iq_M_imag_4_reg_9149_pp0_iter13_reg;
                iq_M_imag_4_reg_9149_pp0_iter2_reg <= iq_M_imag_4_reg_9149_pp0_iter1_reg;
                iq_M_imag_4_reg_9149_pp0_iter3_reg <= iq_M_imag_4_reg_9149_pp0_iter2_reg;
                iq_M_imag_4_reg_9149_pp0_iter4_reg <= iq_M_imag_4_reg_9149_pp0_iter3_reg;
                iq_M_imag_4_reg_9149_pp0_iter5_reg <= iq_M_imag_4_reg_9149_pp0_iter4_reg;
                iq_M_imag_4_reg_9149_pp0_iter6_reg <= iq_M_imag_4_reg_9149_pp0_iter5_reg;
                iq_M_imag_4_reg_9149_pp0_iter7_reg <= iq_M_imag_4_reg_9149_pp0_iter6_reg;
                iq_M_imag_4_reg_9149_pp0_iter8_reg <= iq_M_imag_4_reg_9149_pp0_iter7_reg;
                iq_M_imag_4_reg_9149_pp0_iter9_reg <= iq_M_imag_4_reg_9149_pp0_iter8_reg;
                iq_M_imag_5_reg_9169_pp0_iter10_reg <= iq_M_imag_5_reg_9169_pp0_iter9_reg;
                iq_M_imag_5_reg_9169_pp0_iter11_reg <= iq_M_imag_5_reg_9169_pp0_iter10_reg;
                iq_M_imag_5_reg_9169_pp0_iter12_reg <= iq_M_imag_5_reg_9169_pp0_iter11_reg;
                iq_M_imag_5_reg_9169_pp0_iter13_reg <= iq_M_imag_5_reg_9169_pp0_iter12_reg;
                iq_M_imag_5_reg_9169_pp0_iter14_reg <= iq_M_imag_5_reg_9169_pp0_iter13_reg;
                iq_M_imag_5_reg_9169_pp0_iter2_reg <= iq_M_imag_5_reg_9169_pp0_iter1_reg;
                iq_M_imag_5_reg_9169_pp0_iter3_reg <= iq_M_imag_5_reg_9169_pp0_iter2_reg;
                iq_M_imag_5_reg_9169_pp0_iter4_reg <= iq_M_imag_5_reg_9169_pp0_iter3_reg;
                iq_M_imag_5_reg_9169_pp0_iter5_reg <= iq_M_imag_5_reg_9169_pp0_iter4_reg;
                iq_M_imag_5_reg_9169_pp0_iter6_reg <= iq_M_imag_5_reg_9169_pp0_iter5_reg;
                iq_M_imag_5_reg_9169_pp0_iter7_reg <= iq_M_imag_5_reg_9169_pp0_iter6_reg;
                iq_M_imag_5_reg_9169_pp0_iter8_reg <= iq_M_imag_5_reg_9169_pp0_iter7_reg;
                iq_M_imag_5_reg_9169_pp0_iter9_reg <= iq_M_imag_5_reg_9169_pp0_iter8_reg;
                iq_M_imag_6_reg_9189_pp0_iter10_reg <= iq_M_imag_6_reg_9189_pp0_iter9_reg;
                iq_M_imag_6_reg_9189_pp0_iter11_reg <= iq_M_imag_6_reg_9189_pp0_iter10_reg;
                iq_M_imag_6_reg_9189_pp0_iter12_reg <= iq_M_imag_6_reg_9189_pp0_iter11_reg;
                iq_M_imag_6_reg_9189_pp0_iter13_reg <= iq_M_imag_6_reg_9189_pp0_iter12_reg;
                iq_M_imag_6_reg_9189_pp0_iter14_reg <= iq_M_imag_6_reg_9189_pp0_iter13_reg;
                iq_M_imag_6_reg_9189_pp0_iter2_reg <= iq_M_imag_6_reg_9189_pp0_iter1_reg;
                iq_M_imag_6_reg_9189_pp0_iter3_reg <= iq_M_imag_6_reg_9189_pp0_iter2_reg;
                iq_M_imag_6_reg_9189_pp0_iter4_reg <= iq_M_imag_6_reg_9189_pp0_iter3_reg;
                iq_M_imag_6_reg_9189_pp0_iter5_reg <= iq_M_imag_6_reg_9189_pp0_iter4_reg;
                iq_M_imag_6_reg_9189_pp0_iter6_reg <= iq_M_imag_6_reg_9189_pp0_iter5_reg;
                iq_M_imag_6_reg_9189_pp0_iter7_reg <= iq_M_imag_6_reg_9189_pp0_iter6_reg;
                iq_M_imag_6_reg_9189_pp0_iter8_reg <= iq_M_imag_6_reg_9189_pp0_iter7_reg;
                iq_M_imag_6_reg_9189_pp0_iter9_reg <= iq_M_imag_6_reg_9189_pp0_iter8_reg;
                iq_M_imag_7_reg_9209_pp0_iter10_reg <= iq_M_imag_7_reg_9209_pp0_iter9_reg;
                iq_M_imag_7_reg_9209_pp0_iter11_reg <= iq_M_imag_7_reg_9209_pp0_iter10_reg;
                iq_M_imag_7_reg_9209_pp0_iter12_reg <= iq_M_imag_7_reg_9209_pp0_iter11_reg;
                iq_M_imag_7_reg_9209_pp0_iter13_reg <= iq_M_imag_7_reg_9209_pp0_iter12_reg;
                iq_M_imag_7_reg_9209_pp0_iter14_reg <= iq_M_imag_7_reg_9209_pp0_iter13_reg;
                iq_M_imag_7_reg_9209_pp0_iter2_reg <= iq_M_imag_7_reg_9209_pp0_iter1_reg;
                iq_M_imag_7_reg_9209_pp0_iter3_reg <= iq_M_imag_7_reg_9209_pp0_iter2_reg;
                iq_M_imag_7_reg_9209_pp0_iter4_reg <= iq_M_imag_7_reg_9209_pp0_iter3_reg;
                iq_M_imag_7_reg_9209_pp0_iter5_reg <= iq_M_imag_7_reg_9209_pp0_iter4_reg;
                iq_M_imag_7_reg_9209_pp0_iter6_reg <= iq_M_imag_7_reg_9209_pp0_iter5_reg;
                iq_M_imag_7_reg_9209_pp0_iter7_reg <= iq_M_imag_7_reg_9209_pp0_iter6_reg;
                iq_M_imag_7_reg_9209_pp0_iter8_reg <= iq_M_imag_7_reg_9209_pp0_iter7_reg;
                iq_M_imag_7_reg_9209_pp0_iter9_reg <= iq_M_imag_7_reg_9209_pp0_iter8_reg;
                iq_M_imag_reg_9069_pp0_iter10_reg <= iq_M_imag_reg_9069_pp0_iter9_reg;
                iq_M_imag_reg_9069_pp0_iter11_reg <= iq_M_imag_reg_9069_pp0_iter10_reg;
                iq_M_imag_reg_9069_pp0_iter12_reg <= iq_M_imag_reg_9069_pp0_iter11_reg;
                iq_M_imag_reg_9069_pp0_iter13_reg <= iq_M_imag_reg_9069_pp0_iter12_reg;
                iq_M_imag_reg_9069_pp0_iter14_reg <= iq_M_imag_reg_9069_pp0_iter13_reg;
                iq_M_imag_reg_9069_pp0_iter2_reg <= iq_M_imag_reg_9069_pp0_iter1_reg;
                iq_M_imag_reg_9069_pp0_iter3_reg <= iq_M_imag_reg_9069_pp0_iter2_reg;
                iq_M_imag_reg_9069_pp0_iter4_reg <= iq_M_imag_reg_9069_pp0_iter3_reg;
                iq_M_imag_reg_9069_pp0_iter5_reg <= iq_M_imag_reg_9069_pp0_iter4_reg;
                iq_M_imag_reg_9069_pp0_iter6_reg <= iq_M_imag_reg_9069_pp0_iter5_reg;
                iq_M_imag_reg_9069_pp0_iter7_reg <= iq_M_imag_reg_9069_pp0_iter6_reg;
                iq_M_imag_reg_9069_pp0_iter8_reg <= iq_M_imag_reg_9069_pp0_iter7_reg;
                iq_M_imag_reg_9069_pp0_iter9_reg <= iq_M_imag_reg_9069_pp0_iter8_reg;
                iq_M_real_1_reg_9084_pp0_iter10_reg <= iq_M_real_1_reg_9084_pp0_iter9_reg;
                iq_M_real_1_reg_9084_pp0_iter11_reg <= iq_M_real_1_reg_9084_pp0_iter10_reg;
                iq_M_real_1_reg_9084_pp0_iter12_reg <= iq_M_real_1_reg_9084_pp0_iter11_reg;
                iq_M_real_1_reg_9084_pp0_iter13_reg <= iq_M_real_1_reg_9084_pp0_iter12_reg;
                iq_M_real_1_reg_9084_pp0_iter2_reg <= iq_M_real_1_reg_9084_pp0_iter1_reg;
                iq_M_real_1_reg_9084_pp0_iter3_reg <= iq_M_real_1_reg_9084_pp0_iter2_reg;
                iq_M_real_1_reg_9084_pp0_iter4_reg <= iq_M_real_1_reg_9084_pp0_iter3_reg;
                iq_M_real_1_reg_9084_pp0_iter5_reg <= iq_M_real_1_reg_9084_pp0_iter4_reg;
                iq_M_real_1_reg_9084_pp0_iter6_reg <= iq_M_real_1_reg_9084_pp0_iter5_reg;
                iq_M_real_1_reg_9084_pp0_iter7_reg <= iq_M_real_1_reg_9084_pp0_iter6_reg;
                iq_M_real_1_reg_9084_pp0_iter8_reg <= iq_M_real_1_reg_9084_pp0_iter7_reg;
                iq_M_real_1_reg_9084_pp0_iter9_reg <= iq_M_real_1_reg_9084_pp0_iter8_reg;
                iq_M_real_2_reg_9104_pp0_iter10_reg <= iq_M_real_2_reg_9104_pp0_iter9_reg;
                iq_M_real_2_reg_9104_pp0_iter11_reg <= iq_M_real_2_reg_9104_pp0_iter10_reg;
                iq_M_real_2_reg_9104_pp0_iter12_reg <= iq_M_real_2_reg_9104_pp0_iter11_reg;
                iq_M_real_2_reg_9104_pp0_iter13_reg <= iq_M_real_2_reg_9104_pp0_iter12_reg;
                iq_M_real_2_reg_9104_pp0_iter2_reg <= iq_M_real_2_reg_9104_pp0_iter1_reg;
                iq_M_real_2_reg_9104_pp0_iter3_reg <= iq_M_real_2_reg_9104_pp0_iter2_reg;
                iq_M_real_2_reg_9104_pp0_iter4_reg <= iq_M_real_2_reg_9104_pp0_iter3_reg;
                iq_M_real_2_reg_9104_pp0_iter5_reg <= iq_M_real_2_reg_9104_pp0_iter4_reg;
                iq_M_real_2_reg_9104_pp0_iter6_reg <= iq_M_real_2_reg_9104_pp0_iter5_reg;
                iq_M_real_2_reg_9104_pp0_iter7_reg <= iq_M_real_2_reg_9104_pp0_iter6_reg;
                iq_M_real_2_reg_9104_pp0_iter8_reg <= iq_M_real_2_reg_9104_pp0_iter7_reg;
                iq_M_real_2_reg_9104_pp0_iter9_reg <= iq_M_real_2_reg_9104_pp0_iter8_reg;
                iq_M_real_3_reg_9124_pp0_iter10_reg <= iq_M_real_3_reg_9124_pp0_iter9_reg;
                iq_M_real_3_reg_9124_pp0_iter11_reg <= iq_M_real_3_reg_9124_pp0_iter10_reg;
                iq_M_real_3_reg_9124_pp0_iter12_reg <= iq_M_real_3_reg_9124_pp0_iter11_reg;
                iq_M_real_3_reg_9124_pp0_iter13_reg <= iq_M_real_3_reg_9124_pp0_iter12_reg;
                iq_M_real_3_reg_9124_pp0_iter2_reg <= iq_M_real_3_reg_9124_pp0_iter1_reg;
                iq_M_real_3_reg_9124_pp0_iter3_reg <= iq_M_real_3_reg_9124_pp0_iter2_reg;
                iq_M_real_3_reg_9124_pp0_iter4_reg <= iq_M_real_3_reg_9124_pp0_iter3_reg;
                iq_M_real_3_reg_9124_pp0_iter5_reg <= iq_M_real_3_reg_9124_pp0_iter4_reg;
                iq_M_real_3_reg_9124_pp0_iter6_reg <= iq_M_real_3_reg_9124_pp0_iter5_reg;
                iq_M_real_3_reg_9124_pp0_iter7_reg <= iq_M_real_3_reg_9124_pp0_iter6_reg;
                iq_M_real_3_reg_9124_pp0_iter8_reg <= iq_M_real_3_reg_9124_pp0_iter7_reg;
                iq_M_real_3_reg_9124_pp0_iter9_reg <= iq_M_real_3_reg_9124_pp0_iter8_reg;
                iq_M_real_4_reg_9144_pp0_iter10_reg <= iq_M_real_4_reg_9144_pp0_iter9_reg;
                iq_M_real_4_reg_9144_pp0_iter11_reg <= iq_M_real_4_reg_9144_pp0_iter10_reg;
                iq_M_real_4_reg_9144_pp0_iter12_reg <= iq_M_real_4_reg_9144_pp0_iter11_reg;
                iq_M_real_4_reg_9144_pp0_iter13_reg <= iq_M_real_4_reg_9144_pp0_iter12_reg;
                iq_M_real_4_reg_9144_pp0_iter2_reg <= iq_M_real_4_reg_9144_pp0_iter1_reg;
                iq_M_real_4_reg_9144_pp0_iter3_reg <= iq_M_real_4_reg_9144_pp0_iter2_reg;
                iq_M_real_4_reg_9144_pp0_iter4_reg <= iq_M_real_4_reg_9144_pp0_iter3_reg;
                iq_M_real_4_reg_9144_pp0_iter5_reg <= iq_M_real_4_reg_9144_pp0_iter4_reg;
                iq_M_real_4_reg_9144_pp0_iter6_reg <= iq_M_real_4_reg_9144_pp0_iter5_reg;
                iq_M_real_4_reg_9144_pp0_iter7_reg <= iq_M_real_4_reg_9144_pp0_iter6_reg;
                iq_M_real_4_reg_9144_pp0_iter8_reg <= iq_M_real_4_reg_9144_pp0_iter7_reg;
                iq_M_real_4_reg_9144_pp0_iter9_reg <= iq_M_real_4_reg_9144_pp0_iter8_reg;
                iq_M_real_5_reg_9164_pp0_iter10_reg <= iq_M_real_5_reg_9164_pp0_iter9_reg;
                iq_M_real_5_reg_9164_pp0_iter11_reg <= iq_M_real_5_reg_9164_pp0_iter10_reg;
                iq_M_real_5_reg_9164_pp0_iter12_reg <= iq_M_real_5_reg_9164_pp0_iter11_reg;
                iq_M_real_5_reg_9164_pp0_iter13_reg <= iq_M_real_5_reg_9164_pp0_iter12_reg;
                iq_M_real_5_reg_9164_pp0_iter2_reg <= iq_M_real_5_reg_9164_pp0_iter1_reg;
                iq_M_real_5_reg_9164_pp0_iter3_reg <= iq_M_real_5_reg_9164_pp0_iter2_reg;
                iq_M_real_5_reg_9164_pp0_iter4_reg <= iq_M_real_5_reg_9164_pp0_iter3_reg;
                iq_M_real_5_reg_9164_pp0_iter5_reg <= iq_M_real_5_reg_9164_pp0_iter4_reg;
                iq_M_real_5_reg_9164_pp0_iter6_reg <= iq_M_real_5_reg_9164_pp0_iter5_reg;
                iq_M_real_5_reg_9164_pp0_iter7_reg <= iq_M_real_5_reg_9164_pp0_iter6_reg;
                iq_M_real_5_reg_9164_pp0_iter8_reg <= iq_M_real_5_reg_9164_pp0_iter7_reg;
                iq_M_real_5_reg_9164_pp0_iter9_reg <= iq_M_real_5_reg_9164_pp0_iter8_reg;
                iq_M_real_6_reg_9184_pp0_iter10_reg <= iq_M_real_6_reg_9184_pp0_iter9_reg;
                iq_M_real_6_reg_9184_pp0_iter11_reg <= iq_M_real_6_reg_9184_pp0_iter10_reg;
                iq_M_real_6_reg_9184_pp0_iter12_reg <= iq_M_real_6_reg_9184_pp0_iter11_reg;
                iq_M_real_6_reg_9184_pp0_iter13_reg <= iq_M_real_6_reg_9184_pp0_iter12_reg;
                iq_M_real_6_reg_9184_pp0_iter2_reg <= iq_M_real_6_reg_9184_pp0_iter1_reg;
                iq_M_real_6_reg_9184_pp0_iter3_reg <= iq_M_real_6_reg_9184_pp0_iter2_reg;
                iq_M_real_6_reg_9184_pp0_iter4_reg <= iq_M_real_6_reg_9184_pp0_iter3_reg;
                iq_M_real_6_reg_9184_pp0_iter5_reg <= iq_M_real_6_reg_9184_pp0_iter4_reg;
                iq_M_real_6_reg_9184_pp0_iter6_reg <= iq_M_real_6_reg_9184_pp0_iter5_reg;
                iq_M_real_6_reg_9184_pp0_iter7_reg <= iq_M_real_6_reg_9184_pp0_iter6_reg;
                iq_M_real_6_reg_9184_pp0_iter8_reg <= iq_M_real_6_reg_9184_pp0_iter7_reg;
                iq_M_real_6_reg_9184_pp0_iter9_reg <= iq_M_real_6_reg_9184_pp0_iter8_reg;
                iq_M_real_7_reg_9204_pp0_iter10_reg <= iq_M_real_7_reg_9204_pp0_iter9_reg;
                iq_M_real_7_reg_9204_pp0_iter11_reg <= iq_M_real_7_reg_9204_pp0_iter10_reg;
                iq_M_real_7_reg_9204_pp0_iter12_reg <= iq_M_real_7_reg_9204_pp0_iter11_reg;
                iq_M_real_7_reg_9204_pp0_iter13_reg <= iq_M_real_7_reg_9204_pp0_iter12_reg;
                iq_M_real_7_reg_9204_pp0_iter2_reg <= iq_M_real_7_reg_9204_pp0_iter1_reg;
                iq_M_real_7_reg_9204_pp0_iter3_reg <= iq_M_real_7_reg_9204_pp0_iter2_reg;
                iq_M_real_7_reg_9204_pp0_iter4_reg <= iq_M_real_7_reg_9204_pp0_iter3_reg;
                iq_M_real_7_reg_9204_pp0_iter5_reg <= iq_M_real_7_reg_9204_pp0_iter4_reg;
                iq_M_real_7_reg_9204_pp0_iter6_reg <= iq_M_real_7_reg_9204_pp0_iter5_reg;
                iq_M_real_7_reg_9204_pp0_iter7_reg <= iq_M_real_7_reg_9204_pp0_iter6_reg;
                iq_M_real_7_reg_9204_pp0_iter8_reg <= iq_M_real_7_reg_9204_pp0_iter7_reg;
                iq_M_real_7_reg_9204_pp0_iter9_reg <= iq_M_real_7_reg_9204_pp0_iter8_reg;
                iq_M_real_reg_9064_pp0_iter10_reg <= iq_M_real_reg_9064_pp0_iter9_reg;
                iq_M_real_reg_9064_pp0_iter11_reg <= iq_M_real_reg_9064_pp0_iter10_reg;
                iq_M_real_reg_9064_pp0_iter12_reg <= iq_M_real_reg_9064_pp0_iter11_reg;
                iq_M_real_reg_9064_pp0_iter13_reg <= iq_M_real_reg_9064_pp0_iter12_reg;
                iq_M_real_reg_9064_pp0_iter2_reg <= iq_M_real_reg_9064_pp0_iter1_reg;
                iq_M_real_reg_9064_pp0_iter3_reg <= iq_M_real_reg_9064_pp0_iter2_reg;
                iq_M_real_reg_9064_pp0_iter4_reg <= iq_M_real_reg_9064_pp0_iter3_reg;
                iq_M_real_reg_9064_pp0_iter5_reg <= iq_M_real_reg_9064_pp0_iter4_reg;
                iq_M_real_reg_9064_pp0_iter6_reg <= iq_M_real_reg_9064_pp0_iter5_reg;
                iq_M_real_reg_9064_pp0_iter7_reg <= iq_M_real_reg_9064_pp0_iter6_reg;
                iq_M_real_reg_9064_pp0_iter8_reg <= iq_M_real_reg_9064_pp0_iter7_reg;
                iq_M_real_reg_9064_pp0_iter9_reg <= iq_M_real_reg_9064_pp0_iter8_reg;
                overflow_10_reg_11865 <= overflow_10_fu_6729_p2;
                overflow_11_reg_11893 <= overflow_11_fu_6784_p2;
                overflow_14_reg_11921 <= overflow_14_fu_6839_p2;
                overflow_15_reg_11949 <= overflow_15_fu_6894_p2;
                overflow_18_reg_11977 <= overflow_18_fu_6949_p2;
                overflow_19_reg_12005 <= overflow_19_fu_7004_p2;
                overflow_22_reg_12033 <= overflow_22_fu_7059_p2;
                overflow_23_reg_12061 <= overflow_23_fu_7114_p2;
                overflow_26_reg_12089 <= overflow_26_fu_7169_p2;
                overflow_27_reg_12117 <= overflow_27_fu_7224_p2;
                overflow_2_reg_11753 <= overflow_2_fu_6509_p2;
                overflow_30_reg_12145 <= overflow_30_fu_7279_p2;
                overflow_31_reg_12173 <= overflow_31_fu_7334_p2;
                overflow_3_reg_11781 <= overflow_3_fu_6564_p2;
                overflow_6_reg_11809 <= overflow_6_fu_6619_p2;
                overflow_7_reg_11837 <= overflow_7_fu_6674_p2;
                p_Result_158_reg_9535 <= grp_fu_8694_p3(43 downto 43);
                p_Result_158_reg_9535_pp0_iter10_reg <= p_Result_158_reg_9535;
                p_Result_158_reg_9535_pp0_iter11_reg <= p_Result_158_reg_9535_pp0_iter10_reg;
                p_Result_158_reg_9535_pp0_iter12_reg <= p_Result_158_reg_9535_pp0_iter11_reg;
                p_Result_160_reg_9548 <= grp_fu_8694_p3(42 downto 42);
                p_Result_160_reg_9548_pp0_iter10_reg <= p_Result_160_reg_9548;
                p_Result_160_reg_9548_pp0_iter11_reg <= p_Result_160_reg_9548_pp0_iter10_reg;
                p_Result_160_reg_9548_pp0_iter12_reg <= p_Result_160_reg_9548_pp0_iter11_reg;
                p_Result_161_reg_10077 <= p_Val2_7_fu_1743_p2(17 downto 17);
                p_Result_161_reg_10077_pp0_iter12_reg <= p_Result_161_reg_10077;
                p_Result_162_reg_9843 <= ret_V_1_fu_1287_p2(43 downto 43);
                p_Result_162_reg_9843_pp0_iter11_reg <= p_Result_162_reg_9843;
                p_Result_162_reg_9843_pp0_iter12_reg <= p_Result_162_reg_9843_pp0_iter11_reg;
                p_Result_164_reg_9856 <= add_ln1393_1_fu_1293_p2(42 downto 42);
                p_Result_164_reg_9856_pp0_iter11_reg <= p_Result_164_reg_9856;
                p_Result_164_reg_9856_pp0_iter12_reg <= p_Result_164_reg_9856_pp0_iter11_reg;
                p_Result_165_reg_10094 <= p_Val2_10_fu_1799_p2(17 downto 17);
                p_Result_165_reg_10094_pp0_iter12_reg <= p_Result_165_reg_10094;
                p_Result_166_reg_10963 <= ret_V_3_fu_4463_p2(34 downto 34);
                p_Result_166_reg_10963_pp0_iter20_reg <= p_Result_166_reg_10963;
                p_Result_166_reg_10963_pp0_iter21_reg <= p_Result_166_reg_10963_pp0_iter20_reg;
                p_Result_166_reg_10963_pp0_iter22_reg <= p_Result_166_reg_10963_pp0_iter21_reg;
                p_Result_168_reg_10969 <= ret_V_3_fu_4463_p2(32 downto 32);
                p_Result_168_reg_10969_pp0_iter20_reg <= p_Result_168_reg_10969;
                p_Result_168_reg_10969_pp0_iter21_reg <= p_Result_168_reg_10969_pp0_iter20_reg;
                p_Result_169_reg_11485 <= p_Val2_13_fu_5802_p2(15 downto 15);
                p_Result_170_reg_10991 <= ret_V_5_fu_4506_p2(34 downto 34);
                p_Result_170_reg_10991_pp0_iter20_reg <= p_Result_170_reg_10991;
                p_Result_170_reg_10991_pp0_iter21_reg <= p_Result_170_reg_10991_pp0_iter20_reg;
                p_Result_170_reg_10991_pp0_iter22_reg <= p_Result_170_reg_10991_pp0_iter21_reg;
                p_Result_172_reg_10997 <= ret_V_5_fu_4506_p2(32 downto 32);
                p_Result_172_reg_10997_pp0_iter20_reg <= p_Result_172_reg_10997;
                p_Result_172_reg_10997_pp0_iter21_reg <= p_Result_172_reg_10997_pp0_iter20_reg;
                p_Result_173_reg_11501 <= p_Val2_15_fu_5845_p2(15 downto 15);
                p_Result_174_reg_9573 <= grp_fu_8712_p3(43 downto 43);
                p_Result_174_reg_9573_pp0_iter10_reg <= p_Result_174_reg_9573;
                p_Result_174_reg_9573_pp0_iter11_reg <= p_Result_174_reg_9573_pp0_iter10_reg;
                p_Result_174_reg_9573_pp0_iter12_reg <= p_Result_174_reg_9573_pp0_iter11_reg;
                p_Result_176_reg_9586 <= grp_fu_8712_p3(42 downto 42);
                p_Result_176_reg_9586_pp0_iter10_reg <= p_Result_176_reg_9586;
                p_Result_176_reg_9586_pp0_iter11_reg <= p_Result_176_reg_9586_pp0_iter10_reg;
                p_Result_176_reg_9586_pp0_iter12_reg <= p_Result_176_reg_9586_pp0_iter11_reg;
                p_Result_177_reg_10111 <= p_Val2_20_fu_1855_p2(17 downto 17);
                p_Result_177_reg_10111_pp0_iter12_reg <= p_Result_177_reg_10111;
                p_Result_178_reg_9873 <= ret_V_7_fu_1342_p2(43 downto 43);
                p_Result_178_reg_9873_pp0_iter11_reg <= p_Result_178_reg_9873;
                p_Result_178_reg_9873_pp0_iter12_reg <= p_Result_178_reg_9873_pp0_iter11_reg;
                p_Result_180_reg_9886 <= add_ln1393_2_fu_1348_p2(42 downto 42);
                p_Result_180_reg_9886_pp0_iter11_reg <= p_Result_180_reg_9886;
                p_Result_180_reg_9886_pp0_iter12_reg <= p_Result_180_reg_9886_pp0_iter11_reg;
                p_Result_181_reg_10128 <= p_Val2_23_fu_1911_p2(17 downto 17);
                p_Result_181_reg_10128_pp0_iter12_reg <= p_Result_181_reg_10128;
                p_Result_182_reg_11019 <= ret_V_9_fu_4551_p2(34 downto 34);
                p_Result_182_reg_11019_pp0_iter20_reg <= p_Result_182_reg_11019;
                p_Result_182_reg_11019_pp0_iter21_reg <= p_Result_182_reg_11019_pp0_iter20_reg;
                p_Result_182_reg_11019_pp0_iter22_reg <= p_Result_182_reg_11019_pp0_iter21_reg;
                p_Result_184_reg_11025 <= ret_V_9_fu_4551_p2(32 downto 32);
                p_Result_184_reg_11025_pp0_iter20_reg <= p_Result_184_reg_11025;
                p_Result_184_reg_11025_pp0_iter21_reg <= p_Result_184_reg_11025_pp0_iter20_reg;
                p_Result_185_reg_11517 <= p_Val2_26_fu_5888_p2(15 downto 15);
                p_Result_186_reg_11047 <= ret_V_11_fu_4594_p2(34 downto 34);
                p_Result_186_reg_11047_pp0_iter20_reg <= p_Result_186_reg_11047;
                p_Result_186_reg_11047_pp0_iter21_reg <= p_Result_186_reg_11047_pp0_iter20_reg;
                p_Result_186_reg_11047_pp0_iter22_reg <= p_Result_186_reg_11047_pp0_iter21_reg;
                p_Result_188_reg_11053 <= ret_V_11_fu_4594_p2(32 downto 32);
                p_Result_188_reg_11053_pp0_iter20_reg <= p_Result_188_reg_11053;
                p_Result_188_reg_11053_pp0_iter21_reg <= p_Result_188_reg_11053_pp0_iter20_reg;
                p_Result_189_reg_11533 <= p_Val2_29_fu_5931_p2(15 downto 15);
                p_Result_190_reg_9611 <= grp_fu_8730_p3(43 downto 43);
                p_Result_190_reg_9611_pp0_iter10_reg <= p_Result_190_reg_9611;
                p_Result_190_reg_9611_pp0_iter11_reg <= p_Result_190_reg_9611_pp0_iter10_reg;
                p_Result_190_reg_9611_pp0_iter12_reg <= p_Result_190_reg_9611_pp0_iter11_reg;
                p_Result_192_reg_9624 <= grp_fu_8730_p3(42 downto 42);
                p_Result_192_reg_9624_pp0_iter10_reg <= p_Result_192_reg_9624;
                p_Result_192_reg_9624_pp0_iter11_reg <= p_Result_192_reg_9624_pp0_iter10_reg;
                p_Result_192_reg_9624_pp0_iter12_reg <= p_Result_192_reg_9624_pp0_iter11_reg;
                p_Result_193_reg_10145 <= p_Val2_34_fu_1967_p2(17 downto 17);
                p_Result_193_reg_10145_pp0_iter12_reg <= p_Result_193_reg_10145;
                p_Result_194_reg_9903 <= ret_V_13_fu_1397_p2(43 downto 43);
                p_Result_194_reg_9903_pp0_iter11_reg <= p_Result_194_reg_9903;
                p_Result_194_reg_9903_pp0_iter12_reg <= p_Result_194_reg_9903_pp0_iter11_reg;
                p_Result_196_reg_9916 <= add_ln1393_3_fu_1403_p2(42 downto 42);
                p_Result_196_reg_9916_pp0_iter11_reg <= p_Result_196_reg_9916;
                p_Result_196_reg_9916_pp0_iter12_reg <= p_Result_196_reg_9916_pp0_iter11_reg;
                p_Result_197_reg_10162 <= p_Val2_37_fu_2023_p2(17 downto 17);
                p_Result_197_reg_10162_pp0_iter12_reg <= p_Result_197_reg_10162;
                p_Result_198_reg_11075 <= ret_V_15_fu_4639_p2(34 downto 34);
                p_Result_198_reg_11075_pp0_iter20_reg <= p_Result_198_reg_11075;
                p_Result_198_reg_11075_pp0_iter21_reg <= p_Result_198_reg_11075_pp0_iter20_reg;
                p_Result_198_reg_11075_pp0_iter22_reg <= p_Result_198_reg_11075_pp0_iter21_reg;
                p_Result_200_reg_11081 <= ret_V_15_fu_4639_p2(32 downto 32);
                p_Result_200_reg_11081_pp0_iter20_reg <= p_Result_200_reg_11081;
                p_Result_200_reg_11081_pp0_iter21_reg <= p_Result_200_reg_11081_pp0_iter20_reg;
                p_Result_201_reg_11549 <= p_Val2_40_fu_5974_p2(15 downto 15);
                p_Result_202_reg_11103 <= ret_V_17_fu_4682_p2(34 downto 34);
                p_Result_202_reg_11103_pp0_iter20_reg <= p_Result_202_reg_11103;
                p_Result_202_reg_11103_pp0_iter21_reg <= p_Result_202_reg_11103_pp0_iter20_reg;
                p_Result_202_reg_11103_pp0_iter22_reg <= p_Result_202_reg_11103_pp0_iter21_reg;
                p_Result_204_reg_11109 <= ret_V_17_fu_4682_p2(32 downto 32);
                p_Result_204_reg_11109_pp0_iter20_reg <= p_Result_204_reg_11109;
                p_Result_204_reg_11109_pp0_iter21_reg <= p_Result_204_reg_11109_pp0_iter20_reg;
                p_Result_205_reg_11565 <= p_Val2_43_fu_6017_p2(15 downto 15);
                p_Result_206_reg_9649 <= grp_fu_8748_p3(43 downto 43);
                p_Result_206_reg_9649_pp0_iter10_reg <= p_Result_206_reg_9649;
                p_Result_206_reg_9649_pp0_iter11_reg <= p_Result_206_reg_9649_pp0_iter10_reg;
                p_Result_206_reg_9649_pp0_iter12_reg <= p_Result_206_reg_9649_pp0_iter11_reg;
                p_Result_208_reg_9662 <= grp_fu_8748_p3(42 downto 42);
                p_Result_208_reg_9662_pp0_iter10_reg <= p_Result_208_reg_9662;
                p_Result_208_reg_9662_pp0_iter11_reg <= p_Result_208_reg_9662_pp0_iter10_reg;
                p_Result_208_reg_9662_pp0_iter12_reg <= p_Result_208_reg_9662_pp0_iter11_reg;
                p_Result_209_reg_10179 <= p_Val2_48_fu_2079_p2(17 downto 17);
                p_Result_209_reg_10179_pp0_iter12_reg <= p_Result_209_reg_10179;
                p_Result_210_reg_9933 <= ret_V_19_fu_1452_p2(43 downto 43);
                p_Result_210_reg_9933_pp0_iter11_reg <= p_Result_210_reg_9933;
                p_Result_210_reg_9933_pp0_iter12_reg <= p_Result_210_reg_9933_pp0_iter11_reg;
                p_Result_212_reg_9946 <= add_ln1393_4_fu_1458_p2(42 downto 42);
                p_Result_212_reg_9946_pp0_iter11_reg <= p_Result_212_reg_9946;
                p_Result_212_reg_9946_pp0_iter12_reg <= p_Result_212_reg_9946_pp0_iter11_reg;
                p_Result_213_reg_10196 <= p_Val2_51_fu_2135_p2(17 downto 17);
                p_Result_213_reg_10196_pp0_iter12_reg <= p_Result_213_reg_10196;
                p_Result_214_reg_11131 <= ret_V_21_fu_4727_p2(34 downto 34);
                p_Result_214_reg_11131_pp0_iter20_reg <= p_Result_214_reg_11131;
                p_Result_214_reg_11131_pp0_iter21_reg <= p_Result_214_reg_11131_pp0_iter20_reg;
                p_Result_214_reg_11131_pp0_iter22_reg <= p_Result_214_reg_11131_pp0_iter21_reg;
                p_Result_216_reg_11137 <= ret_V_21_fu_4727_p2(32 downto 32);
                p_Result_216_reg_11137_pp0_iter20_reg <= p_Result_216_reg_11137;
                p_Result_216_reg_11137_pp0_iter21_reg <= p_Result_216_reg_11137_pp0_iter20_reg;
                p_Result_217_reg_11581 <= p_Val2_54_fu_6060_p2(15 downto 15);
                p_Result_218_reg_11159 <= ret_V_23_fu_4770_p2(34 downto 34);
                p_Result_218_reg_11159_pp0_iter20_reg <= p_Result_218_reg_11159;
                p_Result_218_reg_11159_pp0_iter21_reg <= p_Result_218_reg_11159_pp0_iter20_reg;
                p_Result_218_reg_11159_pp0_iter22_reg <= p_Result_218_reg_11159_pp0_iter21_reg;
                p_Result_220_reg_11165 <= ret_V_23_fu_4770_p2(32 downto 32);
                p_Result_220_reg_11165_pp0_iter20_reg <= p_Result_220_reg_11165;
                p_Result_220_reg_11165_pp0_iter21_reg <= p_Result_220_reg_11165_pp0_iter20_reg;
                p_Result_221_reg_11597 <= p_Val2_57_fu_6103_p2(15 downto 15);
                p_Result_222_reg_9687 <= grp_fu_8766_p3(43 downto 43);
                p_Result_222_reg_9687_pp0_iter10_reg <= p_Result_222_reg_9687;
                p_Result_222_reg_9687_pp0_iter11_reg <= p_Result_222_reg_9687_pp0_iter10_reg;
                p_Result_222_reg_9687_pp0_iter12_reg <= p_Result_222_reg_9687_pp0_iter11_reg;
                p_Result_224_reg_9700 <= grp_fu_8766_p3(42 downto 42);
                p_Result_224_reg_9700_pp0_iter10_reg <= p_Result_224_reg_9700;
                p_Result_224_reg_9700_pp0_iter11_reg <= p_Result_224_reg_9700_pp0_iter10_reg;
                p_Result_224_reg_9700_pp0_iter12_reg <= p_Result_224_reg_9700_pp0_iter11_reg;
                p_Result_225_reg_10213 <= p_Val2_62_fu_2191_p2(17 downto 17);
                p_Result_225_reg_10213_pp0_iter12_reg <= p_Result_225_reg_10213;
                p_Result_226_reg_9963 <= ret_V_25_fu_1507_p2(43 downto 43);
                p_Result_226_reg_9963_pp0_iter11_reg <= p_Result_226_reg_9963;
                p_Result_226_reg_9963_pp0_iter12_reg <= p_Result_226_reg_9963_pp0_iter11_reg;
                p_Result_228_reg_9976 <= add_ln1393_5_fu_1513_p2(42 downto 42);
                p_Result_228_reg_9976_pp0_iter11_reg <= p_Result_228_reg_9976;
                p_Result_228_reg_9976_pp0_iter12_reg <= p_Result_228_reg_9976_pp0_iter11_reg;
                p_Result_229_reg_10230 <= p_Val2_65_fu_2247_p2(17 downto 17);
                p_Result_229_reg_10230_pp0_iter12_reg <= p_Result_229_reg_10230;
                p_Result_230_reg_11187 <= ret_V_27_fu_4815_p2(34 downto 34);
                p_Result_230_reg_11187_pp0_iter20_reg <= p_Result_230_reg_11187;
                p_Result_230_reg_11187_pp0_iter21_reg <= p_Result_230_reg_11187_pp0_iter20_reg;
                p_Result_230_reg_11187_pp0_iter22_reg <= p_Result_230_reg_11187_pp0_iter21_reg;
                p_Result_232_reg_11193 <= ret_V_27_fu_4815_p2(32 downto 32);
                p_Result_232_reg_11193_pp0_iter20_reg <= p_Result_232_reg_11193;
                p_Result_232_reg_11193_pp0_iter21_reg <= p_Result_232_reg_11193_pp0_iter20_reg;
                p_Result_233_reg_11613 <= p_Val2_68_fu_6146_p2(15 downto 15);
                p_Result_234_reg_11215 <= ret_V_29_fu_4858_p2(34 downto 34);
                p_Result_234_reg_11215_pp0_iter20_reg <= p_Result_234_reg_11215;
                p_Result_234_reg_11215_pp0_iter21_reg <= p_Result_234_reg_11215_pp0_iter20_reg;
                p_Result_234_reg_11215_pp0_iter22_reg <= p_Result_234_reg_11215_pp0_iter21_reg;
                p_Result_236_reg_11221 <= ret_V_29_fu_4858_p2(32 downto 32);
                p_Result_236_reg_11221_pp0_iter20_reg <= p_Result_236_reg_11221;
                p_Result_236_reg_11221_pp0_iter21_reg <= p_Result_236_reg_11221_pp0_iter20_reg;
                p_Result_237_reg_11629 <= p_Val2_71_fu_6189_p2(15 downto 15);
                p_Result_238_reg_9725 <= grp_fu_8784_p3(43 downto 43);
                p_Result_238_reg_9725_pp0_iter10_reg <= p_Result_238_reg_9725;
                p_Result_238_reg_9725_pp0_iter11_reg <= p_Result_238_reg_9725_pp0_iter10_reg;
                p_Result_238_reg_9725_pp0_iter12_reg <= p_Result_238_reg_9725_pp0_iter11_reg;
                p_Result_240_reg_9738 <= grp_fu_8784_p3(42 downto 42);
                p_Result_240_reg_9738_pp0_iter10_reg <= p_Result_240_reg_9738;
                p_Result_240_reg_9738_pp0_iter11_reg <= p_Result_240_reg_9738_pp0_iter10_reg;
                p_Result_240_reg_9738_pp0_iter12_reg <= p_Result_240_reg_9738_pp0_iter11_reg;
                p_Result_241_reg_10247 <= p_Val2_76_fu_2303_p2(17 downto 17);
                p_Result_241_reg_10247_pp0_iter12_reg <= p_Result_241_reg_10247;
                p_Result_242_reg_9993 <= ret_V_31_fu_1562_p2(43 downto 43);
                p_Result_242_reg_9993_pp0_iter11_reg <= p_Result_242_reg_9993;
                p_Result_242_reg_9993_pp0_iter12_reg <= p_Result_242_reg_9993_pp0_iter11_reg;
                p_Result_244_reg_10006 <= add_ln1393_6_fu_1568_p2(42 downto 42);
                p_Result_244_reg_10006_pp0_iter11_reg <= p_Result_244_reg_10006;
                p_Result_244_reg_10006_pp0_iter12_reg <= p_Result_244_reg_10006_pp0_iter11_reg;
                p_Result_245_reg_10264 <= p_Val2_79_fu_2359_p2(17 downto 17);
                p_Result_245_reg_10264_pp0_iter12_reg <= p_Result_245_reg_10264;
                p_Result_246_reg_11243 <= ret_V_33_fu_4903_p2(34 downto 34);
                p_Result_246_reg_11243_pp0_iter20_reg <= p_Result_246_reg_11243;
                p_Result_246_reg_11243_pp0_iter21_reg <= p_Result_246_reg_11243_pp0_iter20_reg;
                p_Result_246_reg_11243_pp0_iter22_reg <= p_Result_246_reg_11243_pp0_iter21_reg;
                p_Result_248_reg_11249 <= ret_V_33_fu_4903_p2(32 downto 32);
                p_Result_248_reg_11249_pp0_iter20_reg <= p_Result_248_reg_11249;
                p_Result_248_reg_11249_pp0_iter21_reg <= p_Result_248_reg_11249_pp0_iter20_reg;
                p_Result_249_reg_11645 <= p_Val2_82_fu_6232_p2(15 downto 15);
                p_Result_250_reg_11271 <= ret_V_35_fu_4946_p2(34 downto 34);
                p_Result_250_reg_11271_pp0_iter20_reg <= p_Result_250_reg_11271;
                p_Result_250_reg_11271_pp0_iter21_reg <= p_Result_250_reg_11271_pp0_iter20_reg;
                p_Result_250_reg_11271_pp0_iter22_reg <= p_Result_250_reg_11271_pp0_iter21_reg;
                p_Result_252_reg_11277 <= ret_V_35_fu_4946_p2(32 downto 32);
                p_Result_252_reg_11277_pp0_iter20_reg <= p_Result_252_reg_11277;
                p_Result_252_reg_11277_pp0_iter21_reg <= p_Result_252_reg_11277_pp0_iter20_reg;
                p_Result_253_reg_11661 <= p_Val2_85_fu_6275_p2(15 downto 15);
                p_Result_254_reg_9763 <= grp_fu_8802_p3(43 downto 43);
                p_Result_254_reg_9763_pp0_iter10_reg <= p_Result_254_reg_9763;
                p_Result_254_reg_9763_pp0_iter11_reg <= p_Result_254_reg_9763_pp0_iter10_reg;
                p_Result_254_reg_9763_pp0_iter12_reg <= p_Result_254_reg_9763_pp0_iter11_reg;
                p_Result_256_reg_9776 <= grp_fu_8802_p3(42 downto 42);
                p_Result_256_reg_9776_pp0_iter10_reg <= p_Result_256_reg_9776;
                p_Result_256_reg_9776_pp0_iter11_reg <= p_Result_256_reg_9776_pp0_iter10_reg;
                p_Result_256_reg_9776_pp0_iter12_reg <= p_Result_256_reg_9776_pp0_iter11_reg;
                p_Result_257_reg_10281 <= p_Val2_90_fu_2415_p2(17 downto 17);
                p_Result_257_reg_10281_pp0_iter12_reg <= p_Result_257_reg_10281;
                p_Result_258_reg_10023 <= ret_V_37_fu_1617_p2(43 downto 43);
                p_Result_258_reg_10023_pp0_iter11_reg <= p_Result_258_reg_10023;
                p_Result_258_reg_10023_pp0_iter12_reg <= p_Result_258_reg_10023_pp0_iter11_reg;
                p_Result_260_reg_10036 <= add_ln1393_7_fu_1623_p2(42 downto 42);
                p_Result_260_reg_10036_pp0_iter11_reg <= p_Result_260_reg_10036;
                p_Result_260_reg_10036_pp0_iter12_reg <= p_Result_260_reg_10036_pp0_iter11_reg;
                p_Result_261_reg_10298 <= p_Val2_93_fu_2471_p2(17 downto 17);
                p_Result_261_reg_10298_pp0_iter12_reg <= p_Result_261_reg_10298;
                p_Result_262_reg_11299 <= ret_V_39_fu_4991_p2(34 downto 34);
                p_Result_262_reg_11299_pp0_iter20_reg <= p_Result_262_reg_11299;
                p_Result_262_reg_11299_pp0_iter21_reg <= p_Result_262_reg_11299_pp0_iter20_reg;
                p_Result_262_reg_11299_pp0_iter22_reg <= p_Result_262_reg_11299_pp0_iter21_reg;
                p_Result_264_reg_11305 <= ret_V_39_fu_4991_p2(32 downto 32);
                p_Result_264_reg_11305_pp0_iter20_reg <= p_Result_264_reg_11305;
                p_Result_264_reg_11305_pp0_iter21_reg <= p_Result_264_reg_11305_pp0_iter20_reg;
                p_Result_265_reg_11677 <= p_Val2_96_fu_6318_p2(15 downto 15);
                p_Result_266_reg_11327 <= ret_V_41_fu_5034_p2(34 downto 34);
                p_Result_266_reg_11327_pp0_iter20_reg <= p_Result_266_reg_11327;
                p_Result_266_reg_11327_pp0_iter21_reg <= p_Result_266_reg_11327_pp0_iter20_reg;
                p_Result_266_reg_11327_pp0_iter22_reg <= p_Result_266_reg_11327_pp0_iter21_reg;
                p_Result_268_reg_11333 <= ret_V_41_fu_5034_p2(32 downto 32);
                p_Result_268_reg_11333_pp0_iter20_reg <= p_Result_268_reg_11333;
                p_Result_268_reg_11333_pp0_iter21_reg <= p_Result_268_reg_11333_pp0_iter20_reg;
                p_Result_269_reg_11693 <= p_Val2_99_fu_6361_p2(15 downto 15);
                p_Result_270_reg_9801 <= grp_fu_8820_p3(43 downto 43);
                p_Result_270_reg_9801_pp0_iter10_reg <= p_Result_270_reg_9801;
                p_Result_270_reg_9801_pp0_iter11_reg <= p_Result_270_reg_9801_pp0_iter10_reg;
                p_Result_270_reg_9801_pp0_iter12_reg <= p_Result_270_reg_9801_pp0_iter11_reg;
                p_Result_272_reg_9814 <= grp_fu_8820_p3(42 downto 42);
                p_Result_272_reg_9814_pp0_iter10_reg <= p_Result_272_reg_9814;
                p_Result_272_reg_9814_pp0_iter11_reg <= p_Result_272_reg_9814_pp0_iter10_reg;
                p_Result_272_reg_9814_pp0_iter12_reg <= p_Result_272_reg_9814_pp0_iter11_reg;
                p_Result_273_reg_10315 <= p_Val2_104_fu_2527_p2(17 downto 17);
                p_Result_273_reg_10315_pp0_iter12_reg <= p_Result_273_reg_10315;
                p_Result_274_reg_10053 <= ret_V_43_fu_1672_p2(43 downto 43);
                p_Result_274_reg_10053_pp0_iter11_reg <= p_Result_274_reg_10053;
                p_Result_274_reg_10053_pp0_iter12_reg <= p_Result_274_reg_10053_pp0_iter11_reg;
                p_Result_276_reg_10066 <= add_ln1393_8_fu_1678_p2(42 downto 42);
                p_Result_276_reg_10066_pp0_iter11_reg <= p_Result_276_reg_10066;
                p_Result_276_reg_10066_pp0_iter12_reg <= p_Result_276_reg_10066_pp0_iter11_reg;
                p_Result_277_reg_10332 <= p_Val2_107_fu_2583_p2(17 downto 17);
                p_Result_277_reg_10332_pp0_iter12_reg <= p_Result_277_reg_10332;
                p_Result_278_reg_11355 <= ret_V_45_fu_5079_p2(34 downto 34);
                p_Result_278_reg_11355_pp0_iter20_reg <= p_Result_278_reg_11355;
                p_Result_278_reg_11355_pp0_iter21_reg <= p_Result_278_reg_11355_pp0_iter20_reg;
                p_Result_278_reg_11355_pp0_iter22_reg <= p_Result_278_reg_11355_pp0_iter21_reg;
                p_Result_280_reg_11361 <= ret_V_45_fu_5079_p2(32 downto 32);
                p_Result_280_reg_11361_pp0_iter20_reg <= p_Result_280_reg_11361;
                p_Result_280_reg_11361_pp0_iter21_reg <= p_Result_280_reg_11361_pp0_iter20_reg;
                p_Result_281_reg_11709 <= p_Val2_110_fu_6404_p2(15 downto 15);
                p_Result_282_reg_11383 <= ret_V_47_fu_5122_p2(34 downto 34);
                p_Result_282_reg_11383_pp0_iter20_reg <= p_Result_282_reg_11383;
                p_Result_282_reg_11383_pp0_iter21_reg <= p_Result_282_reg_11383_pp0_iter20_reg;
                p_Result_282_reg_11383_pp0_iter22_reg <= p_Result_282_reg_11383_pp0_iter21_reg;
                p_Result_284_reg_11389 <= ret_V_47_fu_5122_p2(32 downto 32);
                p_Result_284_reg_11389_pp0_iter20_reg <= p_Result_284_reg_11389;
                p_Result_284_reg_11389_pp0_iter21_reg <= p_Result_284_reg_11389_pp0_iter20_reg;
                p_Result_285_reg_11725 <= p_Val2_113_fu_6447_p2(15 downto 15);
                p_Val2_104_reg_10310 <= p_Val2_104_fu_2527_p2;
                p_Val2_104_reg_10310_pp0_iter12_reg <= p_Val2_104_reg_10310;
                p_Val2_107_reg_10327 <= p_Val2_107_fu_2583_p2;
                p_Val2_107_reg_10327_pp0_iter12_reg <= p_Val2_107_reg_10327;
                p_Val2_10_reg_10089 <= p_Val2_10_fu_1799_p2;
                p_Val2_10_reg_10089_pp0_iter12_reg <= p_Val2_10_reg_10089;
                p_Val2_110_reg_11704 <= p_Val2_110_fu_6404_p2;
                p_Val2_110_reg_11704_pp0_iter22_reg <= p_Val2_110_reg_11704;
                p_Val2_113_reg_11720 <= p_Val2_113_fu_6447_p2;
                p_Val2_113_reg_11720_pp0_iter22_reg <= p_Val2_113_reg_11720;
                p_Val2_13_reg_11480 <= p_Val2_13_fu_5802_p2;
                p_Val2_13_reg_11480_pp0_iter22_reg <= p_Val2_13_reg_11480;
                p_Val2_15_reg_11496 <= p_Val2_15_fu_5845_p2;
                p_Val2_15_reg_11496_pp0_iter22_reg <= p_Val2_15_reg_11496;
                p_Val2_20_reg_10106 <= p_Val2_20_fu_1855_p2;
                p_Val2_20_reg_10106_pp0_iter12_reg <= p_Val2_20_reg_10106;
                p_Val2_23_reg_10123 <= p_Val2_23_fu_1911_p2;
                p_Val2_23_reg_10123_pp0_iter12_reg <= p_Val2_23_reg_10123;
                p_Val2_26_reg_11512 <= p_Val2_26_fu_5888_p2;
                p_Val2_26_reg_11512_pp0_iter22_reg <= p_Val2_26_reg_11512;
                p_Val2_29_reg_11528 <= p_Val2_29_fu_5931_p2;
                p_Val2_29_reg_11528_pp0_iter22_reg <= p_Val2_29_reg_11528;
                p_Val2_34_reg_10140 <= p_Val2_34_fu_1967_p2;
                p_Val2_34_reg_10140_pp0_iter12_reg <= p_Val2_34_reg_10140;
                p_Val2_37_reg_10157 <= p_Val2_37_fu_2023_p2;
                p_Val2_37_reg_10157_pp0_iter12_reg <= p_Val2_37_reg_10157;
                p_Val2_40_reg_11544 <= p_Val2_40_fu_5974_p2;
                p_Val2_40_reg_11544_pp0_iter22_reg <= p_Val2_40_reg_11544;
                p_Val2_43_reg_11560 <= p_Val2_43_fu_6017_p2;
                p_Val2_43_reg_11560_pp0_iter22_reg <= p_Val2_43_reg_11560;
                p_Val2_48_reg_10174 <= p_Val2_48_fu_2079_p2;
                p_Val2_48_reg_10174_pp0_iter12_reg <= p_Val2_48_reg_10174;
                p_Val2_51_reg_10191 <= p_Val2_51_fu_2135_p2;
                p_Val2_51_reg_10191_pp0_iter12_reg <= p_Val2_51_reg_10191;
                p_Val2_54_reg_11576 <= p_Val2_54_fu_6060_p2;
                p_Val2_54_reg_11576_pp0_iter22_reg <= p_Val2_54_reg_11576;
                p_Val2_57_reg_11592 <= p_Val2_57_fu_6103_p2;
                p_Val2_57_reg_11592_pp0_iter22_reg <= p_Val2_57_reg_11592;
                p_Val2_62_reg_10208 <= p_Val2_62_fu_2191_p2;
                p_Val2_62_reg_10208_pp0_iter12_reg <= p_Val2_62_reg_10208;
                p_Val2_65_reg_10225 <= p_Val2_65_fu_2247_p2;
                p_Val2_65_reg_10225_pp0_iter12_reg <= p_Val2_65_reg_10225;
                p_Val2_68_reg_11608 <= p_Val2_68_fu_6146_p2;
                p_Val2_68_reg_11608_pp0_iter22_reg <= p_Val2_68_reg_11608;
                p_Val2_71_reg_11624 <= p_Val2_71_fu_6189_p2;
                p_Val2_71_reg_11624_pp0_iter22_reg <= p_Val2_71_reg_11624;
                p_Val2_76_reg_10242 <= p_Val2_76_fu_2303_p2;
                p_Val2_76_reg_10242_pp0_iter12_reg <= p_Val2_76_reg_10242;
                p_Val2_79_reg_10259 <= p_Val2_79_fu_2359_p2;
                p_Val2_79_reg_10259_pp0_iter12_reg <= p_Val2_79_reg_10259;
                p_Val2_7_reg_10072 <= p_Val2_7_fu_1743_p2;
                p_Val2_7_reg_10072_pp0_iter12_reg <= p_Val2_7_reg_10072;
                p_Val2_82_reg_11640 <= p_Val2_82_fu_6232_p2;
                p_Val2_82_reg_11640_pp0_iter22_reg <= p_Val2_82_reg_11640;
                p_Val2_85_reg_11656 <= p_Val2_85_fu_6275_p2;
                p_Val2_85_reg_11656_pp0_iter22_reg <= p_Val2_85_reg_11656;
                p_Val2_90_reg_10276 <= p_Val2_90_fu_2415_p2;
                p_Val2_90_reg_10276_pp0_iter12_reg <= p_Val2_90_reg_10276;
                p_Val2_93_reg_10293 <= p_Val2_93_fu_2471_p2;
                p_Val2_93_reg_10293_pp0_iter12_reg <= p_Val2_93_reg_10293;
                p_Val2_96_reg_11672 <= p_Val2_96_fu_6318_p2;
                p_Val2_96_reg_11672_pp0_iter22_reg <= p_Val2_96_reg_11672;
                p_Val2_99_reg_11688 <= p_Val2_99_fu_6361_p2;
                p_Val2_99_reg_11688_pp0_iter22_reg <= p_Val2_99_reg_11688;
                r_10_reg_9982 <= r_10_fu_1540_p2;
                r_11_reg_10001 <= r_11_fu_1582_p2;
                r_12_reg_10012 <= r_12_fu_1595_p2;
                r_13_reg_10031 <= r_13_fu_1637_p2;
                r_14_reg_10042 <= r_14_fu_1650_p2;
                r_15_reg_10061 <= r_15_fu_1692_p2;
                r_1_reg_9851 <= r_1_fu_1307_p2;
                r_2_reg_9862 <= r_2_fu_1320_p2;
                r_3_reg_9881 <= r_3_fu_1362_p2;
                r_4_reg_9892 <= r_4_fu_1375_p2;
                r_5_reg_9911 <= r_5_fu_1417_p2;
                r_6_reg_9922 <= r_6_fu_1430_p2;
                r_7_reg_9941 <= r_7_fu_1472_p2;
                r_8_reg_9952 <= r_8_fu_1485_p2;
                r_9_reg_9971 <= r_9_fu_1527_p2;
                r_V_102_reg_9668 <= grp_fu_8759_p2;
                r_V_102_reg_9668_pp0_iter10_reg <= r_V_102_reg_9668;
                r_V_108_reg_9706 <= grp_fu_8777_p2;
                r_V_108_reg_9706_pp0_iter10_reg <= r_V_108_reg_9706;
                r_V_114_reg_9744 <= grp_fu_8795_p2;
                r_V_114_reg_9744_pp0_iter10_reg <= r_V_114_reg_9744;
                r_V_120_reg_9782 <= grp_fu_8813_p2;
                r_V_120_reg_9782_pp0_iter10_reg <= r_V_120_reg_9782;
                r_V_126_reg_9820 <= grp_fu_8831_p2;
                r_V_126_reg_9820_pp0_iter10_reg <= r_V_126_reg_9820;
                r_V_84_reg_9554 <= grp_fu_8705_p2;
                r_V_84_reg_9554_pp0_iter10_reg <= r_V_84_reg_9554;
                r_V_90_reg_9592 <= grp_fu_8723_p2;
                r_V_90_reg_9592_pp0_iter10_reg <= r_V_90_reg_9592;
                r_V_96_reg_9630 <= grp_fu_8741_p2;
                r_V_96_reg_9630_pp0_iter10_reg <= r_V_96_reg_9630;
                r_reg_9832 <= r_fu_1265_p2;
                ret_V_11_reg_11036 <= ret_V_11_fu_4594_p2;
                ret_V_11_reg_11036_pp0_iter20_reg <= ret_V_11_reg_11036;
                ret_V_11_reg_11036_pp0_iter21_reg <= ret_V_11_reg_11036_pp0_iter20_reg;
                ret_V_11_reg_11036_pp0_iter22_reg <= ret_V_11_reg_11036_pp0_iter21_reg;
                ret_V_12_reg_9604_pp0_iter10_reg <= ret_V_12_reg_9604;
                ret_V_15_reg_11064 <= ret_V_15_fu_4639_p2;
                ret_V_15_reg_11064_pp0_iter20_reg <= ret_V_15_reg_11064;
                ret_V_15_reg_11064_pp0_iter21_reg <= ret_V_15_reg_11064_pp0_iter20_reg;
                ret_V_15_reg_11064_pp0_iter22_reg <= ret_V_15_reg_11064_pp0_iter21_reg;
                ret_V_17_reg_11092 <= ret_V_17_fu_4682_p2;
                ret_V_17_reg_11092_pp0_iter20_reg <= ret_V_17_reg_11092;
                ret_V_17_reg_11092_pp0_iter21_reg <= ret_V_17_reg_11092_pp0_iter20_reg;
                ret_V_17_reg_11092_pp0_iter22_reg <= ret_V_17_reg_11092_pp0_iter21_reg;
                ret_V_18_reg_9642_pp0_iter10_reg <= ret_V_18_reg_9642;
                ret_V_21_reg_11120 <= ret_V_21_fu_4727_p2;
                ret_V_21_reg_11120_pp0_iter20_reg <= ret_V_21_reg_11120;
                ret_V_21_reg_11120_pp0_iter21_reg <= ret_V_21_reg_11120_pp0_iter20_reg;
                ret_V_21_reg_11120_pp0_iter22_reg <= ret_V_21_reg_11120_pp0_iter21_reg;
                ret_V_23_reg_11148 <= ret_V_23_fu_4770_p2;
                ret_V_23_reg_11148_pp0_iter20_reg <= ret_V_23_reg_11148;
                ret_V_23_reg_11148_pp0_iter21_reg <= ret_V_23_reg_11148_pp0_iter20_reg;
                ret_V_23_reg_11148_pp0_iter22_reg <= ret_V_23_reg_11148_pp0_iter21_reg;
                ret_V_24_reg_9680_pp0_iter10_reg <= ret_V_24_reg_9680;
                ret_V_27_reg_11176 <= ret_V_27_fu_4815_p2;
                ret_V_27_reg_11176_pp0_iter20_reg <= ret_V_27_reg_11176;
                ret_V_27_reg_11176_pp0_iter21_reg <= ret_V_27_reg_11176_pp0_iter20_reg;
                ret_V_27_reg_11176_pp0_iter22_reg <= ret_V_27_reg_11176_pp0_iter21_reg;
                ret_V_29_reg_11204 <= ret_V_29_fu_4858_p2;
                ret_V_29_reg_11204_pp0_iter20_reg <= ret_V_29_reg_11204;
                ret_V_29_reg_11204_pp0_iter21_reg <= ret_V_29_reg_11204_pp0_iter20_reg;
                ret_V_29_reg_11204_pp0_iter22_reg <= ret_V_29_reg_11204_pp0_iter21_reg;
                ret_V_30_reg_9718_pp0_iter10_reg <= ret_V_30_reg_9718;
                ret_V_33_reg_11232 <= ret_V_33_fu_4903_p2;
                ret_V_33_reg_11232_pp0_iter20_reg <= ret_V_33_reg_11232;
                ret_V_33_reg_11232_pp0_iter21_reg <= ret_V_33_reg_11232_pp0_iter20_reg;
                ret_V_33_reg_11232_pp0_iter22_reg <= ret_V_33_reg_11232_pp0_iter21_reg;
                ret_V_35_reg_11260 <= ret_V_35_fu_4946_p2;
                ret_V_35_reg_11260_pp0_iter20_reg <= ret_V_35_reg_11260;
                ret_V_35_reg_11260_pp0_iter21_reg <= ret_V_35_reg_11260_pp0_iter20_reg;
                ret_V_35_reg_11260_pp0_iter22_reg <= ret_V_35_reg_11260_pp0_iter21_reg;
                ret_V_36_reg_9756_pp0_iter10_reg <= ret_V_36_reg_9756;
                ret_V_39_reg_11288 <= ret_V_39_fu_4991_p2;
                ret_V_39_reg_11288_pp0_iter20_reg <= ret_V_39_reg_11288;
                ret_V_39_reg_11288_pp0_iter21_reg <= ret_V_39_reg_11288_pp0_iter20_reg;
                ret_V_39_reg_11288_pp0_iter22_reg <= ret_V_39_reg_11288_pp0_iter21_reg;
                ret_V_3_reg_10952 <= ret_V_3_fu_4463_p2;
                ret_V_3_reg_10952_pp0_iter20_reg <= ret_V_3_reg_10952;
                ret_V_3_reg_10952_pp0_iter21_reg <= ret_V_3_reg_10952_pp0_iter20_reg;
                ret_V_3_reg_10952_pp0_iter22_reg <= ret_V_3_reg_10952_pp0_iter21_reg;
                ret_V_41_reg_11316 <= ret_V_41_fu_5034_p2;
                ret_V_41_reg_11316_pp0_iter20_reg <= ret_V_41_reg_11316;
                ret_V_41_reg_11316_pp0_iter21_reg <= ret_V_41_reg_11316_pp0_iter20_reg;
                ret_V_41_reg_11316_pp0_iter22_reg <= ret_V_41_reg_11316_pp0_iter21_reg;
                ret_V_42_reg_9794_pp0_iter10_reg <= ret_V_42_reg_9794;
                ret_V_45_reg_11344 <= ret_V_45_fu_5079_p2;
                ret_V_45_reg_11344_pp0_iter20_reg <= ret_V_45_reg_11344;
                ret_V_45_reg_11344_pp0_iter21_reg <= ret_V_45_reg_11344_pp0_iter20_reg;
                ret_V_45_reg_11344_pp0_iter22_reg <= ret_V_45_reg_11344_pp0_iter21_reg;
                ret_V_47_reg_11372 <= ret_V_47_fu_5122_p2;
                ret_V_47_reg_11372_pp0_iter20_reg <= ret_V_47_reg_11372;
                ret_V_47_reg_11372_pp0_iter21_reg <= ret_V_47_reg_11372_pp0_iter20_reg;
                ret_V_47_reg_11372_pp0_iter22_reg <= ret_V_47_reg_11372_pp0_iter21_reg;
                ret_V_5_reg_10980 <= ret_V_5_fu_4506_p2;
                ret_V_5_reg_10980_pp0_iter20_reg <= ret_V_5_reg_10980;
                ret_V_5_reg_10980_pp0_iter21_reg <= ret_V_5_reg_10980_pp0_iter20_reg;
                ret_V_5_reg_10980_pp0_iter22_reg <= ret_V_5_reg_10980_pp0_iter21_reg;
                ret_V_6_reg_9566_pp0_iter10_reg <= ret_V_6_reg_9566;
                ret_V_9_reg_11008 <= ret_V_9_fu_4551_p2;
                ret_V_9_reg_11008_pp0_iter20_reg <= ret_V_9_reg_11008;
                ret_V_9_reg_11008_pp0_iter21_reg <= ret_V_9_reg_11008_pp0_iter20_reg;
                ret_V_9_reg_11008_pp0_iter22_reg <= ret_V_9_reg_11008_pp0_iter21_reg;
                ret_V_reg_9528_pp0_iter10_reg <= ret_V_reg_9528;
                sext_ln1319_10_reg_10696 <= sext_ln1319_10_fu_4377_p1;
                sext_ln1319_11_reg_10702 <= sext_ln1319_11_fu_4380_p1;
                sext_ln1319_12_reg_10714 <= sext_ln1319_12_fu_4386_p1;
                sext_ln1319_13_reg_10720 <= sext_ln1319_13_fu_4389_p1;
                sext_ln1319_14_reg_10732 <= sext_ln1319_14_fu_4395_p1;
                sext_ln1319_15_reg_10738 <= sext_ln1319_15_fu_4398_p1;
                sext_ln1319_1_reg_10612 <= sext_ln1319_1_fu_4335_p1;
                sext_ln1319_2_reg_10624 <= sext_ln1319_2_fu_4341_p1;
                sext_ln1319_3_reg_10630 <= sext_ln1319_3_fu_4344_p1;
                sext_ln1319_4_reg_10642 <= sext_ln1319_4_fu_4350_p1;
                sext_ln1319_5_reg_10648 <= sext_ln1319_5_fu_4353_p1;
                sext_ln1319_6_reg_10660 <= sext_ln1319_6_fu_4359_p1;
                sext_ln1319_7_reg_10666 <= sext_ln1319_7_fu_4362_p1;
                sext_ln1319_8_reg_10678 <= sext_ln1319_8_fu_4368_p1;
                sext_ln1319_9_reg_10684 <= sext_ln1319_9_fu_4371_p1;
                sext_ln1319_reg_10606 <= sext_ln1319_fu_4332_p1;
                tmp_10_reg_9099_pp0_iter10_reg <= tmp_10_reg_9099_pp0_iter9_reg;
                tmp_10_reg_9099_pp0_iter11_reg <= tmp_10_reg_9099_pp0_iter10_reg;
                tmp_10_reg_9099_pp0_iter12_reg <= tmp_10_reg_9099_pp0_iter11_reg;
                tmp_10_reg_9099_pp0_iter13_reg <= tmp_10_reg_9099_pp0_iter12_reg;
                tmp_10_reg_9099_pp0_iter14_reg <= tmp_10_reg_9099_pp0_iter13_reg;
                tmp_10_reg_9099_pp0_iter15_reg <= tmp_10_reg_9099_pp0_iter14_reg;
                tmp_10_reg_9099_pp0_iter16_reg <= tmp_10_reg_9099_pp0_iter15_reg;
                tmp_10_reg_9099_pp0_iter17_reg <= tmp_10_reg_9099_pp0_iter16_reg;
                tmp_10_reg_9099_pp0_iter18_reg <= tmp_10_reg_9099_pp0_iter17_reg;
                tmp_10_reg_9099_pp0_iter2_reg <= tmp_10_reg_9099_pp0_iter1_reg;
                tmp_10_reg_9099_pp0_iter3_reg <= tmp_10_reg_9099_pp0_iter2_reg;
                tmp_10_reg_9099_pp0_iter4_reg <= tmp_10_reg_9099_pp0_iter3_reg;
                tmp_10_reg_9099_pp0_iter5_reg <= tmp_10_reg_9099_pp0_iter4_reg;
                tmp_10_reg_9099_pp0_iter6_reg <= tmp_10_reg_9099_pp0_iter5_reg;
                tmp_10_reg_9099_pp0_iter7_reg <= tmp_10_reg_9099_pp0_iter6_reg;
                tmp_10_reg_9099_pp0_iter8_reg <= tmp_10_reg_9099_pp0_iter7_reg;
                tmp_10_reg_9099_pp0_iter9_reg <= tmp_10_reg_9099_pp0_iter8_reg;
                tmp_13_reg_11058 <= ret_V_11_fu_4594_p2(34 downto 33);
                tmp_13_reg_11058_pp0_iter20_reg <= tmp_13_reg_11058;
                tmp_13_reg_11058_pp0_iter21_reg <= tmp_13_reg_11058_pp0_iter20_reg;
                tmp_15_reg_9270 <= grp_phase_sincos_LUT_fu_297_ap_return(51 downto 36);
                tmp_16_reg_9114_pp0_iter10_reg <= tmp_16_reg_9114_pp0_iter9_reg;
                tmp_16_reg_9114_pp0_iter11_reg <= tmp_16_reg_9114_pp0_iter10_reg;
                tmp_16_reg_9114_pp0_iter12_reg <= tmp_16_reg_9114_pp0_iter11_reg;
                tmp_16_reg_9114_pp0_iter13_reg <= tmp_16_reg_9114_pp0_iter12_reg;
                tmp_16_reg_9114_pp0_iter14_reg <= tmp_16_reg_9114_pp0_iter13_reg;
                tmp_16_reg_9114_pp0_iter15_reg <= tmp_16_reg_9114_pp0_iter14_reg;
                tmp_16_reg_9114_pp0_iter16_reg <= tmp_16_reg_9114_pp0_iter15_reg;
                tmp_16_reg_9114_pp0_iter17_reg <= tmp_16_reg_9114_pp0_iter16_reg;
                tmp_16_reg_9114_pp0_iter18_reg <= tmp_16_reg_9114_pp0_iter17_reg;
                tmp_16_reg_9114_pp0_iter2_reg <= tmp_16_reg_9114_pp0_iter1_reg;
                tmp_16_reg_9114_pp0_iter3_reg <= tmp_16_reg_9114_pp0_iter2_reg;
                tmp_16_reg_9114_pp0_iter4_reg <= tmp_16_reg_9114_pp0_iter3_reg;
                tmp_16_reg_9114_pp0_iter5_reg <= tmp_16_reg_9114_pp0_iter4_reg;
                tmp_16_reg_9114_pp0_iter6_reg <= tmp_16_reg_9114_pp0_iter5_reg;
                tmp_16_reg_9114_pp0_iter7_reg <= tmp_16_reg_9114_pp0_iter6_reg;
                tmp_16_reg_9114_pp0_iter8_reg <= tmp_16_reg_9114_pp0_iter7_reg;
                tmp_16_reg_9114_pp0_iter9_reg <= tmp_16_reg_9114_pp0_iter8_reg;
                tmp_18_reg_11086 <= ret_V_15_fu_4639_p2(34 downto 33);
                tmp_18_reg_11086_pp0_iter20_reg <= tmp_18_reg_11086;
                tmp_18_reg_11086_pp0_iter21_reg <= tmp_18_reg_11086_pp0_iter20_reg;
                tmp_19_reg_9119_pp0_iter10_reg <= tmp_19_reg_9119_pp0_iter9_reg;
                tmp_19_reg_9119_pp0_iter11_reg <= tmp_19_reg_9119_pp0_iter10_reg;
                tmp_19_reg_9119_pp0_iter12_reg <= tmp_19_reg_9119_pp0_iter11_reg;
                tmp_19_reg_9119_pp0_iter13_reg <= tmp_19_reg_9119_pp0_iter12_reg;
                tmp_19_reg_9119_pp0_iter14_reg <= tmp_19_reg_9119_pp0_iter13_reg;
                tmp_19_reg_9119_pp0_iter15_reg <= tmp_19_reg_9119_pp0_iter14_reg;
                tmp_19_reg_9119_pp0_iter16_reg <= tmp_19_reg_9119_pp0_iter15_reg;
                tmp_19_reg_9119_pp0_iter17_reg <= tmp_19_reg_9119_pp0_iter16_reg;
                tmp_19_reg_9119_pp0_iter18_reg <= tmp_19_reg_9119_pp0_iter17_reg;
                tmp_19_reg_9119_pp0_iter2_reg <= tmp_19_reg_9119_pp0_iter1_reg;
                tmp_19_reg_9119_pp0_iter3_reg <= tmp_19_reg_9119_pp0_iter2_reg;
                tmp_19_reg_9119_pp0_iter4_reg <= tmp_19_reg_9119_pp0_iter3_reg;
                tmp_19_reg_9119_pp0_iter5_reg <= tmp_19_reg_9119_pp0_iter4_reg;
                tmp_19_reg_9119_pp0_iter6_reg <= tmp_19_reg_9119_pp0_iter5_reg;
                tmp_19_reg_9119_pp0_iter7_reg <= tmp_19_reg_9119_pp0_iter6_reg;
                tmp_19_reg_9119_pp0_iter8_reg <= tmp_19_reg_9119_pp0_iter7_reg;
                tmp_19_reg_9119_pp0_iter9_reg <= tmp_19_reg_9119_pp0_iter8_reg;
                tmp_1_reg_9079_pp0_iter10_reg <= tmp_1_reg_9079_pp0_iter9_reg;
                tmp_1_reg_9079_pp0_iter11_reg <= tmp_1_reg_9079_pp0_iter10_reg;
                tmp_1_reg_9079_pp0_iter12_reg <= tmp_1_reg_9079_pp0_iter11_reg;
                tmp_1_reg_9079_pp0_iter13_reg <= tmp_1_reg_9079_pp0_iter12_reg;
                tmp_1_reg_9079_pp0_iter14_reg <= tmp_1_reg_9079_pp0_iter13_reg;
                tmp_1_reg_9079_pp0_iter15_reg <= tmp_1_reg_9079_pp0_iter14_reg;
                tmp_1_reg_9079_pp0_iter16_reg <= tmp_1_reg_9079_pp0_iter15_reg;
                tmp_1_reg_9079_pp0_iter17_reg <= tmp_1_reg_9079_pp0_iter16_reg;
                tmp_1_reg_9079_pp0_iter18_reg <= tmp_1_reg_9079_pp0_iter17_reg;
                tmp_1_reg_9079_pp0_iter2_reg <= tmp_1_reg_9079_pp0_iter1_reg;
                tmp_1_reg_9079_pp0_iter3_reg <= tmp_1_reg_9079_pp0_iter2_reg;
                tmp_1_reg_9079_pp0_iter4_reg <= tmp_1_reg_9079_pp0_iter3_reg;
                tmp_1_reg_9079_pp0_iter5_reg <= tmp_1_reg_9079_pp0_iter4_reg;
                tmp_1_reg_9079_pp0_iter6_reg <= tmp_1_reg_9079_pp0_iter5_reg;
                tmp_1_reg_9079_pp0_iter7_reg <= tmp_1_reg_9079_pp0_iter6_reg;
                tmp_1_reg_9079_pp0_iter8_reg <= tmp_1_reg_9079_pp0_iter7_reg;
                tmp_1_reg_9079_pp0_iter9_reg <= tmp_1_reg_9079_pp0_iter8_reg;
                tmp_21_reg_11114 <= ret_V_17_fu_4682_p2(34 downto 33);
                tmp_21_reg_11114_pp0_iter20_reg <= tmp_21_reg_11114;
                tmp_21_reg_11114_pp0_iter21_reg <= tmp_21_reg_11114_pp0_iter20_reg;
                tmp_23_reg_9287 <= grp_phase_sincos_LUT_fu_306_ap_return(51 downto 36);
                tmp_24_reg_9134_pp0_iter10_reg <= tmp_24_reg_9134_pp0_iter9_reg;
                tmp_24_reg_9134_pp0_iter11_reg <= tmp_24_reg_9134_pp0_iter10_reg;
                tmp_24_reg_9134_pp0_iter12_reg <= tmp_24_reg_9134_pp0_iter11_reg;
                tmp_24_reg_9134_pp0_iter13_reg <= tmp_24_reg_9134_pp0_iter12_reg;
                tmp_24_reg_9134_pp0_iter14_reg <= tmp_24_reg_9134_pp0_iter13_reg;
                tmp_24_reg_9134_pp0_iter15_reg <= tmp_24_reg_9134_pp0_iter14_reg;
                tmp_24_reg_9134_pp0_iter16_reg <= tmp_24_reg_9134_pp0_iter15_reg;
                tmp_24_reg_9134_pp0_iter17_reg <= tmp_24_reg_9134_pp0_iter16_reg;
                tmp_24_reg_9134_pp0_iter18_reg <= tmp_24_reg_9134_pp0_iter17_reg;
                tmp_24_reg_9134_pp0_iter2_reg <= tmp_24_reg_9134_pp0_iter1_reg;
                tmp_24_reg_9134_pp0_iter3_reg <= tmp_24_reg_9134_pp0_iter2_reg;
                tmp_24_reg_9134_pp0_iter4_reg <= tmp_24_reg_9134_pp0_iter3_reg;
                tmp_24_reg_9134_pp0_iter5_reg <= tmp_24_reg_9134_pp0_iter4_reg;
                tmp_24_reg_9134_pp0_iter6_reg <= tmp_24_reg_9134_pp0_iter5_reg;
                tmp_24_reg_9134_pp0_iter7_reg <= tmp_24_reg_9134_pp0_iter6_reg;
                tmp_24_reg_9134_pp0_iter8_reg <= tmp_24_reg_9134_pp0_iter7_reg;
                tmp_24_reg_9134_pp0_iter9_reg <= tmp_24_reg_9134_pp0_iter8_reg;
                tmp_26_reg_11142 <= ret_V_21_fu_4727_p2(34 downto 33);
                tmp_26_reg_11142_pp0_iter20_reg <= tmp_26_reg_11142;
                tmp_26_reg_11142_pp0_iter21_reg <= tmp_26_reg_11142_pp0_iter20_reg;
                tmp_27_reg_9139_pp0_iter10_reg <= tmp_27_reg_9139_pp0_iter9_reg;
                tmp_27_reg_9139_pp0_iter11_reg <= tmp_27_reg_9139_pp0_iter10_reg;
                tmp_27_reg_9139_pp0_iter12_reg <= tmp_27_reg_9139_pp0_iter11_reg;
                tmp_27_reg_9139_pp0_iter13_reg <= tmp_27_reg_9139_pp0_iter12_reg;
                tmp_27_reg_9139_pp0_iter14_reg <= tmp_27_reg_9139_pp0_iter13_reg;
                tmp_27_reg_9139_pp0_iter15_reg <= tmp_27_reg_9139_pp0_iter14_reg;
                tmp_27_reg_9139_pp0_iter16_reg <= tmp_27_reg_9139_pp0_iter15_reg;
                tmp_27_reg_9139_pp0_iter17_reg <= tmp_27_reg_9139_pp0_iter16_reg;
                tmp_27_reg_9139_pp0_iter18_reg <= tmp_27_reg_9139_pp0_iter17_reg;
                tmp_27_reg_9139_pp0_iter2_reg <= tmp_27_reg_9139_pp0_iter1_reg;
                tmp_27_reg_9139_pp0_iter3_reg <= tmp_27_reg_9139_pp0_iter2_reg;
                tmp_27_reg_9139_pp0_iter4_reg <= tmp_27_reg_9139_pp0_iter3_reg;
                tmp_27_reg_9139_pp0_iter5_reg <= tmp_27_reg_9139_pp0_iter4_reg;
                tmp_27_reg_9139_pp0_iter6_reg <= tmp_27_reg_9139_pp0_iter5_reg;
                tmp_27_reg_9139_pp0_iter7_reg <= tmp_27_reg_9139_pp0_iter6_reg;
                tmp_27_reg_9139_pp0_iter8_reg <= tmp_27_reg_9139_pp0_iter7_reg;
                tmp_27_reg_9139_pp0_iter9_reg <= tmp_27_reg_9139_pp0_iter8_reg;
                tmp_29_reg_11170 <= ret_V_23_fu_4770_p2(34 downto 33);
                tmp_29_reg_11170_pp0_iter20_reg <= tmp_29_reg_11170;
                tmp_29_reg_11170_pp0_iter21_reg <= tmp_29_reg_11170_pp0_iter20_reg;
                tmp_30_reg_9304 <= grp_phase_sincos_LUT_fu_315_ap_return(51 downto 36);
                tmp_31_reg_9154_pp0_iter10_reg <= tmp_31_reg_9154_pp0_iter9_reg;
                tmp_31_reg_9154_pp0_iter11_reg <= tmp_31_reg_9154_pp0_iter10_reg;
                tmp_31_reg_9154_pp0_iter12_reg <= tmp_31_reg_9154_pp0_iter11_reg;
                tmp_31_reg_9154_pp0_iter13_reg <= tmp_31_reg_9154_pp0_iter12_reg;
                tmp_31_reg_9154_pp0_iter14_reg <= tmp_31_reg_9154_pp0_iter13_reg;
                tmp_31_reg_9154_pp0_iter15_reg <= tmp_31_reg_9154_pp0_iter14_reg;
                tmp_31_reg_9154_pp0_iter16_reg <= tmp_31_reg_9154_pp0_iter15_reg;
                tmp_31_reg_9154_pp0_iter17_reg <= tmp_31_reg_9154_pp0_iter16_reg;
                tmp_31_reg_9154_pp0_iter18_reg <= tmp_31_reg_9154_pp0_iter17_reg;
                tmp_31_reg_9154_pp0_iter2_reg <= tmp_31_reg_9154_pp0_iter1_reg;
                tmp_31_reg_9154_pp0_iter3_reg <= tmp_31_reg_9154_pp0_iter2_reg;
                tmp_31_reg_9154_pp0_iter4_reg <= tmp_31_reg_9154_pp0_iter3_reg;
                tmp_31_reg_9154_pp0_iter5_reg <= tmp_31_reg_9154_pp0_iter4_reg;
                tmp_31_reg_9154_pp0_iter6_reg <= tmp_31_reg_9154_pp0_iter5_reg;
                tmp_31_reg_9154_pp0_iter7_reg <= tmp_31_reg_9154_pp0_iter6_reg;
                tmp_31_reg_9154_pp0_iter8_reg <= tmp_31_reg_9154_pp0_iter7_reg;
                tmp_31_reg_9154_pp0_iter9_reg <= tmp_31_reg_9154_pp0_iter8_reg;
                tmp_33_reg_11198 <= ret_V_27_fu_4815_p2(34 downto 33);
                tmp_33_reg_11198_pp0_iter20_reg <= tmp_33_reg_11198;
                tmp_33_reg_11198_pp0_iter21_reg <= tmp_33_reg_11198_pp0_iter20_reg;
                tmp_34_reg_9159_pp0_iter10_reg <= tmp_34_reg_9159_pp0_iter9_reg;
                tmp_34_reg_9159_pp0_iter11_reg <= tmp_34_reg_9159_pp0_iter10_reg;
                tmp_34_reg_9159_pp0_iter12_reg <= tmp_34_reg_9159_pp0_iter11_reg;
                tmp_34_reg_9159_pp0_iter13_reg <= tmp_34_reg_9159_pp0_iter12_reg;
                tmp_34_reg_9159_pp0_iter14_reg <= tmp_34_reg_9159_pp0_iter13_reg;
                tmp_34_reg_9159_pp0_iter15_reg <= tmp_34_reg_9159_pp0_iter14_reg;
                tmp_34_reg_9159_pp0_iter16_reg <= tmp_34_reg_9159_pp0_iter15_reg;
                tmp_34_reg_9159_pp0_iter17_reg <= tmp_34_reg_9159_pp0_iter16_reg;
                tmp_34_reg_9159_pp0_iter18_reg <= tmp_34_reg_9159_pp0_iter17_reg;
                tmp_34_reg_9159_pp0_iter2_reg <= tmp_34_reg_9159_pp0_iter1_reg;
                tmp_34_reg_9159_pp0_iter3_reg <= tmp_34_reg_9159_pp0_iter2_reg;
                tmp_34_reg_9159_pp0_iter4_reg <= tmp_34_reg_9159_pp0_iter3_reg;
                tmp_34_reg_9159_pp0_iter5_reg <= tmp_34_reg_9159_pp0_iter4_reg;
                tmp_34_reg_9159_pp0_iter6_reg <= tmp_34_reg_9159_pp0_iter5_reg;
                tmp_34_reg_9159_pp0_iter7_reg <= tmp_34_reg_9159_pp0_iter6_reg;
                tmp_34_reg_9159_pp0_iter8_reg <= tmp_34_reg_9159_pp0_iter7_reg;
                tmp_34_reg_9159_pp0_iter9_reg <= tmp_34_reg_9159_pp0_iter8_reg;
                tmp_36_reg_11226 <= ret_V_29_fu_4858_p2(34 downto 33);
                tmp_36_reg_11226_pp0_iter20_reg <= tmp_36_reg_11226;
                tmp_36_reg_11226_pp0_iter21_reg <= tmp_36_reg_11226_pp0_iter20_reg;
                tmp_38_reg_9321 <= grp_phase_sincos_LUT_fu_324_ap_return(51 downto 36);
                tmp_39_reg_9174_pp0_iter10_reg <= tmp_39_reg_9174_pp0_iter9_reg;
                tmp_39_reg_9174_pp0_iter11_reg <= tmp_39_reg_9174_pp0_iter10_reg;
                tmp_39_reg_9174_pp0_iter12_reg <= tmp_39_reg_9174_pp0_iter11_reg;
                tmp_39_reg_9174_pp0_iter13_reg <= tmp_39_reg_9174_pp0_iter12_reg;
                tmp_39_reg_9174_pp0_iter14_reg <= tmp_39_reg_9174_pp0_iter13_reg;
                tmp_39_reg_9174_pp0_iter15_reg <= tmp_39_reg_9174_pp0_iter14_reg;
                tmp_39_reg_9174_pp0_iter16_reg <= tmp_39_reg_9174_pp0_iter15_reg;
                tmp_39_reg_9174_pp0_iter17_reg <= tmp_39_reg_9174_pp0_iter16_reg;
                tmp_39_reg_9174_pp0_iter18_reg <= tmp_39_reg_9174_pp0_iter17_reg;
                tmp_39_reg_9174_pp0_iter2_reg <= tmp_39_reg_9174_pp0_iter1_reg;
                tmp_39_reg_9174_pp0_iter3_reg <= tmp_39_reg_9174_pp0_iter2_reg;
                tmp_39_reg_9174_pp0_iter4_reg <= tmp_39_reg_9174_pp0_iter3_reg;
                tmp_39_reg_9174_pp0_iter5_reg <= tmp_39_reg_9174_pp0_iter4_reg;
                tmp_39_reg_9174_pp0_iter6_reg <= tmp_39_reg_9174_pp0_iter5_reg;
                tmp_39_reg_9174_pp0_iter7_reg <= tmp_39_reg_9174_pp0_iter6_reg;
                tmp_39_reg_9174_pp0_iter8_reg <= tmp_39_reg_9174_pp0_iter7_reg;
                tmp_39_reg_9174_pp0_iter9_reg <= tmp_39_reg_9174_pp0_iter8_reg;
                tmp_3_reg_11002 <= ret_V_5_fu_4506_p2(34 downto 33);
                tmp_3_reg_11002_pp0_iter20_reg <= tmp_3_reg_11002;
                tmp_3_reg_11002_pp0_iter21_reg <= tmp_3_reg_11002_pp0_iter20_reg;
                tmp_41_reg_11254 <= ret_V_33_fu_4903_p2(34 downto 33);
                tmp_41_reg_11254_pp0_iter20_reg <= tmp_41_reg_11254;
                tmp_41_reg_11254_pp0_iter21_reg <= tmp_41_reg_11254_pp0_iter20_reg;
                tmp_42_reg_9179_pp0_iter10_reg <= tmp_42_reg_9179_pp0_iter9_reg;
                tmp_42_reg_9179_pp0_iter11_reg <= tmp_42_reg_9179_pp0_iter10_reg;
                tmp_42_reg_9179_pp0_iter12_reg <= tmp_42_reg_9179_pp0_iter11_reg;
                tmp_42_reg_9179_pp0_iter13_reg <= tmp_42_reg_9179_pp0_iter12_reg;
                tmp_42_reg_9179_pp0_iter14_reg <= tmp_42_reg_9179_pp0_iter13_reg;
                tmp_42_reg_9179_pp0_iter15_reg <= tmp_42_reg_9179_pp0_iter14_reg;
                tmp_42_reg_9179_pp0_iter16_reg <= tmp_42_reg_9179_pp0_iter15_reg;
                tmp_42_reg_9179_pp0_iter17_reg <= tmp_42_reg_9179_pp0_iter16_reg;
                tmp_42_reg_9179_pp0_iter18_reg <= tmp_42_reg_9179_pp0_iter17_reg;
                tmp_42_reg_9179_pp0_iter2_reg <= tmp_42_reg_9179_pp0_iter1_reg;
                tmp_42_reg_9179_pp0_iter3_reg <= tmp_42_reg_9179_pp0_iter2_reg;
                tmp_42_reg_9179_pp0_iter4_reg <= tmp_42_reg_9179_pp0_iter3_reg;
                tmp_42_reg_9179_pp0_iter5_reg <= tmp_42_reg_9179_pp0_iter4_reg;
                tmp_42_reg_9179_pp0_iter6_reg <= tmp_42_reg_9179_pp0_iter5_reg;
                tmp_42_reg_9179_pp0_iter7_reg <= tmp_42_reg_9179_pp0_iter6_reg;
                tmp_42_reg_9179_pp0_iter8_reg <= tmp_42_reg_9179_pp0_iter7_reg;
                tmp_42_reg_9179_pp0_iter9_reg <= tmp_42_reg_9179_pp0_iter8_reg;
                tmp_45_reg_11282 <= ret_V_35_fu_4946_p2(34 downto 33);
                tmp_45_reg_11282_pp0_iter20_reg <= tmp_45_reg_11282;
                tmp_45_reg_11282_pp0_iter21_reg <= tmp_45_reg_11282_pp0_iter20_reg;
                tmp_46_reg_9338 <= grp_phase_sincos_LUT_fu_333_ap_return(51 downto 36);
                tmp_48_reg_9194_pp0_iter10_reg <= tmp_48_reg_9194_pp0_iter9_reg;
                tmp_48_reg_9194_pp0_iter11_reg <= tmp_48_reg_9194_pp0_iter10_reg;
                tmp_48_reg_9194_pp0_iter12_reg <= tmp_48_reg_9194_pp0_iter11_reg;
                tmp_48_reg_9194_pp0_iter13_reg <= tmp_48_reg_9194_pp0_iter12_reg;
                tmp_48_reg_9194_pp0_iter14_reg <= tmp_48_reg_9194_pp0_iter13_reg;
                tmp_48_reg_9194_pp0_iter15_reg <= tmp_48_reg_9194_pp0_iter14_reg;
                tmp_48_reg_9194_pp0_iter16_reg <= tmp_48_reg_9194_pp0_iter15_reg;
                tmp_48_reg_9194_pp0_iter17_reg <= tmp_48_reg_9194_pp0_iter16_reg;
                tmp_48_reg_9194_pp0_iter18_reg <= tmp_48_reg_9194_pp0_iter17_reg;
                tmp_48_reg_9194_pp0_iter2_reg <= tmp_48_reg_9194_pp0_iter1_reg;
                tmp_48_reg_9194_pp0_iter3_reg <= tmp_48_reg_9194_pp0_iter2_reg;
                tmp_48_reg_9194_pp0_iter4_reg <= tmp_48_reg_9194_pp0_iter3_reg;
                tmp_48_reg_9194_pp0_iter5_reg <= tmp_48_reg_9194_pp0_iter4_reg;
                tmp_48_reg_9194_pp0_iter6_reg <= tmp_48_reg_9194_pp0_iter5_reg;
                tmp_48_reg_9194_pp0_iter7_reg <= tmp_48_reg_9194_pp0_iter6_reg;
                tmp_48_reg_9194_pp0_iter8_reg <= tmp_48_reg_9194_pp0_iter7_reg;
                tmp_48_reg_9194_pp0_iter9_reg <= tmp_48_reg_9194_pp0_iter8_reg;
                tmp_4_reg_9253 <= grp_phase_sincos_LUT_fu_288_ap_return(51 downto 36);
                tmp_50_reg_11310 <= ret_V_39_fu_4991_p2(34 downto 33);
                tmp_50_reg_11310_pp0_iter20_reg <= tmp_50_reg_11310;
                tmp_50_reg_11310_pp0_iter21_reg <= tmp_50_reg_11310_pp0_iter20_reg;
                tmp_51_reg_9199_pp0_iter10_reg <= tmp_51_reg_9199_pp0_iter9_reg;
                tmp_51_reg_9199_pp0_iter11_reg <= tmp_51_reg_9199_pp0_iter10_reg;
                tmp_51_reg_9199_pp0_iter12_reg <= tmp_51_reg_9199_pp0_iter11_reg;
                tmp_51_reg_9199_pp0_iter13_reg <= tmp_51_reg_9199_pp0_iter12_reg;
                tmp_51_reg_9199_pp0_iter14_reg <= tmp_51_reg_9199_pp0_iter13_reg;
                tmp_51_reg_9199_pp0_iter15_reg <= tmp_51_reg_9199_pp0_iter14_reg;
                tmp_51_reg_9199_pp0_iter16_reg <= tmp_51_reg_9199_pp0_iter15_reg;
                tmp_51_reg_9199_pp0_iter17_reg <= tmp_51_reg_9199_pp0_iter16_reg;
                tmp_51_reg_9199_pp0_iter18_reg <= tmp_51_reg_9199_pp0_iter17_reg;
                tmp_51_reg_9199_pp0_iter2_reg <= tmp_51_reg_9199_pp0_iter1_reg;
                tmp_51_reg_9199_pp0_iter3_reg <= tmp_51_reg_9199_pp0_iter2_reg;
                tmp_51_reg_9199_pp0_iter4_reg <= tmp_51_reg_9199_pp0_iter3_reg;
                tmp_51_reg_9199_pp0_iter5_reg <= tmp_51_reg_9199_pp0_iter4_reg;
                tmp_51_reg_9199_pp0_iter6_reg <= tmp_51_reg_9199_pp0_iter5_reg;
                tmp_51_reg_9199_pp0_iter7_reg <= tmp_51_reg_9199_pp0_iter6_reg;
                tmp_51_reg_9199_pp0_iter8_reg <= tmp_51_reg_9199_pp0_iter7_reg;
                tmp_51_reg_9199_pp0_iter9_reg <= tmp_51_reg_9199_pp0_iter8_reg;
                tmp_54_reg_11338 <= ret_V_41_fu_5034_p2(34 downto 33);
                tmp_54_reg_11338_pp0_iter20_reg <= tmp_54_reg_11338;
                tmp_54_reg_11338_pp0_iter21_reg <= tmp_54_reg_11338_pp0_iter20_reg;
                tmp_55_reg_9355 <= grp_phase_sincos_LUT_fu_342_ap_return(51 downto 36);
                tmp_56_reg_9214_pp0_iter10_reg <= tmp_56_reg_9214_pp0_iter9_reg;
                tmp_56_reg_9214_pp0_iter11_reg <= tmp_56_reg_9214_pp0_iter10_reg;
                tmp_56_reg_9214_pp0_iter12_reg <= tmp_56_reg_9214_pp0_iter11_reg;
                tmp_56_reg_9214_pp0_iter13_reg <= tmp_56_reg_9214_pp0_iter12_reg;
                tmp_56_reg_9214_pp0_iter14_reg <= tmp_56_reg_9214_pp0_iter13_reg;
                tmp_56_reg_9214_pp0_iter15_reg <= tmp_56_reg_9214_pp0_iter14_reg;
                tmp_56_reg_9214_pp0_iter16_reg <= tmp_56_reg_9214_pp0_iter15_reg;
                tmp_56_reg_9214_pp0_iter17_reg <= tmp_56_reg_9214_pp0_iter16_reg;
                tmp_56_reg_9214_pp0_iter18_reg <= tmp_56_reg_9214_pp0_iter17_reg;
                tmp_56_reg_9214_pp0_iter2_reg <= tmp_56_reg_9214_pp0_iter1_reg;
                tmp_56_reg_9214_pp0_iter3_reg <= tmp_56_reg_9214_pp0_iter2_reg;
                tmp_56_reg_9214_pp0_iter4_reg <= tmp_56_reg_9214_pp0_iter3_reg;
                tmp_56_reg_9214_pp0_iter5_reg <= tmp_56_reg_9214_pp0_iter4_reg;
                tmp_56_reg_9214_pp0_iter6_reg <= tmp_56_reg_9214_pp0_iter5_reg;
                tmp_56_reg_9214_pp0_iter7_reg <= tmp_56_reg_9214_pp0_iter6_reg;
                tmp_56_reg_9214_pp0_iter8_reg <= tmp_56_reg_9214_pp0_iter7_reg;
                tmp_56_reg_9214_pp0_iter9_reg <= tmp_56_reg_9214_pp0_iter8_reg;
                tmp_58_reg_11366 <= ret_V_45_fu_5079_p2(34 downto 33);
                tmp_58_reg_11366_pp0_iter20_reg <= tmp_58_reg_11366;
                tmp_58_reg_11366_pp0_iter21_reg <= tmp_58_reg_11366_pp0_iter20_reg;
                tmp_59_reg_9219_pp0_iter10_reg <= tmp_59_reg_9219_pp0_iter9_reg;
                tmp_59_reg_9219_pp0_iter11_reg <= tmp_59_reg_9219_pp0_iter10_reg;
                tmp_59_reg_9219_pp0_iter12_reg <= tmp_59_reg_9219_pp0_iter11_reg;
                tmp_59_reg_9219_pp0_iter13_reg <= tmp_59_reg_9219_pp0_iter12_reg;
                tmp_59_reg_9219_pp0_iter14_reg <= tmp_59_reg_9219_pp0_iter13_reg;
                tmp_59_reg_9219_pp0_iter15_reg <= tmp_59_reg_9219_pp0_iter14_reg;
                tmp_59_reg_9219_pp0_iter16_reg <= tmp_59_reg_9219_pp0_iter15_reg;
                tmp_59_reg_9219_pp0_iter17_reg <= tmp_59_reg_9219_pp0_iter16_reg;
                tmp_59_reg_9219_pp0_iter18_reg <= tmp_59_reg_9219_pp0_iter17_reg;
                tmp_59_reg_9219_pp0_iter2_reg <= tmp_59_reg_9219_pp0_iter1_reg;
                tmp_59_reg_9219_pp0_iter3_reg <= tmp_59_reg_9219_pp0_iter2_reg;
                tmp_59_reg_9219_pp0_iter4_reg <= tmp_59_reg_9219_pp0_iter3_reg;
                tmp_59_reg_9219_pp0_iter5_reg <= tmp_59_reg_9219_pp0_iter4_reg;
                tmp_59_reg_9219_pp0_iter6_reg <= tmp_59_reg_9219_pp0_iter5_reg;
                tmp_59_reg_9219_pp0_iter7_reg <= tmp_59_reg_9219_pp0_iter6_reg;
                tmp_59_reg_9219_pp0_iter8_reg <= tmp_59_reg_9219_pp0_iter7_reg;
                tmp_59_reg_9219_pp0_iter9_reg <= tmp_59_reg_9219_pp0_iter8_reg;
                tmp_5_reg_9094_pp0_iter10_reg <= tmp_5_reg_9094_pp0_iter9_reg;
                tmp_5_reg_9094_pp0_iter11_reg <= tmp_5_reg_9094_pp0_iter10_reg;
                tmp_5_reg_9094_pp0_iter12_reg <= tmp_5_reg_9094_pp0_iter11_reg;
                tmp_5_reg_9094_pp0_iter13_reg <= tmp_5_reg_9094_pp0_iter12_reg;
                tmp_5_reg_9094_pp0_iter14_reg <= tmp_5_reg_9094_pp0_iter13_reg;
                tmp_5_reg_9094_pp0_iter15_reg <= tmp_5_reg_9094_pp0_iter14_reg;
                tmp_5_reg_9094_pp0_iter16_reg <= tmp_5_reg_9094_pp0_iter15_reg;
                tmp_5_reg_9094_pp0_iter17_reg <= tmp_5_reg_9094_pp0_iter16_reg;
                tmp_5_reg_9094_pp0_iter18_reg <= tmp_5_reg_9094_pp0_iter17_reg;
                tmp_5_reg_9094_pp0_iter2_reg <= tmp_5_reg_9094_pp0_iter1_reg;
                tmp_5_reg_9094_pp0_iter3_reg <= tmp_5_reg_9094_pp0_iter2_reg;
                tmp_5_reg_9094_pp0_iter4_reg <= tmp_5_reg_9094_pp0_iter3_reg;
                tmp_5_reg_9094_pp0_iter5_reg <= tmp_5_reg_9094_pp0_iter4_reg;
                tmp_5_reg_9094_pp0_iter6_reg <= tmp_5_reg_9094_pp0_iter5_reg;
                tmp_5_reg_9094_pp0_iter7_reg <= tmp_5_reg_9094_pp0_iter6_reg;
                tmp_5_reg_9094_pp0_iter8_reg <= tmp_5_reg_9094_pp0_iter7_reg;
                tmp_5_reg_9094_pp0_iter9_reg <= tmp_5_reg_9094_pp0_iter8_reg;
                tmp_61_reg_11394 <= ret_V_47_fu_5122_p2(34 downto 33);
                tmp_61_reg_11394_pp0_iter20_reg <= tmp_61_reg_11394;
                tmp_61_reg_11394_pp0_iter21_reg <= tmp_61_reg_11394_pp0_iter20_reg;
                tmp_7_reg_10974 <= ret_V_3_fu_4463_p2(34 downto 33);
                tmp_7_reg_10974_pp0_iter20_reg <= tmp_7_reg_10974;
                tmp_7_reg_10974_pp0_iter21_reg <= tmp_7_reg_10974_pp0_iter20_reg;
                tmp_8_reg_11030 <= ret_V_9_fu_4551_p2(34 downto 33);
                tmp_8_reg_11030_pp0_iter20_reg <= tmp_8_reg_11030;
                tmp_8_reg_11030_pp0_iter21_reg <= tmp_8_reg_11030_pp0_iter20_reg;
                tmp_last_V_reg_9059_pp0_iter10_reg <= tmp_last_V_reg_9059_pp0_iter9_reg;
                tmp_last_V_reg_9059_pp0_iter11_reg <= tmp_last_V_reg_9059_pp0_iter10_reg;
                tmp_last_V_reg_9059_pp0_iter12_reg <= tmp_last_V_reg_9059_pp0_iter11_reg;
                tmp_last_V_reg_9059_pp0_iter13_reg <= tmp_last_V_reg_9059_pp0_iter12_reg;
                tmp_last_V_reg_9059_pp0_iter14_reg <= tmp_last_V_reg_9059_pp0_iter13_reg;
                tmp_last_V_reg_9059_pp0_iter15_reg <= tmp_last_V_reg_9059_pp0_iter14_reg;
                tmp_last_V_reg_9059_pp0_iter16_reg <= tmp_last_V_reg_9059_pp0_iter15_reg;
                tmp_last_V_reg_9059_pp0_iter17_reg <= tmp_last_V_reg_9059_pp0_iter16_reg;
                tmp_last_V_reg_9059_pp0_iter18_reg <= tmp_last_V_reg_9059_pp0_iter17_reg;
                tmp_last_V_reg_9059_pp0_iter19_reg <= tmp_last_V_reg_9059_pp0_iter18_reg;
                tmp_last_V_reg_9059_pp0_iter20_reg <= tmp_last_V_reg_9059_pp0_iter19_reg;
                tmp_last_V_reg_9059_pp0_iter21_reg <= tmp_last_V_reg_9059_pp0_iter20_reg;
                tmp_last_V_reg_9059_pp0_iter22_reg <= tmp_last_V_reg_9059_pp0_iter21_reg;
                tmp_last_V_reg_9059_pp0_iter2_reg <= tmp_last_V_reg_9059_pp0_iter1_reg;
                tmp_last_V_reg_9059_pp0_iter3_reg <= tmp_last_V_reg_9059_pp0_iter2_reg;
                tmp_last_V_reg_9059_pp0_iter4_reg <= tmp_last_V_reg_9059_pp0_iter3_reg;
                tmp_last_V_reg_9059_pp0_iter5_reg <= tmp_last_V_reg_9059_pp0_iter4_reg;
                tmp_last_V_reg_9059_pp0_iter6_reg <= tmp_last_V_reg_9059_pp0_iter5_reg;
                tmp_last_V_reg_9059_pp0_iter7_reg <= tmp_last_V_reg_9059_pp0_iter6_reg;
                tmp_last_V_reg_9059_pp0_iter8_reg <= tmp_last_V_reg_9059_pp0_iter7_reg;
                tmp_last_V_reg_9059_pp0_iter9_reg <= tmp_last_V_reg_9059_pp0_iter8_reg;
                tmp_s_reg_9236 <= grp_phase_sincos_LUT_fu_279_ap_return(51 downto 36);
                tmp_user_V_reg_9054_pp0_iter10_reg <= tmp_user_V_reg_9054_pp0_iter9_reg;
                tmp_user_V_reg_9054_pp0_iter11_reg <= tmp_user_V_reg_9054_pp0_iter10_reg;
                tmp_user_V_reg_9054_pp0_iter12_reg <= tmp_user_V_reg_9054_pp0_iter11_reg;
                tmp_user_V_reg_9054_pp0_iter13_reg <= tmp_user_V_reg_9054_pp0_iter12_reg;
                tmp_user_V_reg_9054_pp0_iter14_reg <= tmp_user_V_reg_9054_pp0_iter13_reg;
                tmp_user_V_reg_9054_pp0_iter15_reg <= tmp_user_V_reg_9054_pp0_iter14_reg;
                tmp_user_V_reg_9054_pp0_iter16_reg <= tmp_user_V_reg_9054_pp0_iter15_reg;
                tmp_user_V_reg_9054_pp0_iter17_reg <= tmp_user_V_reg_9054_pp0_iter16_reg;
                tmp_user_V_reg_9054_pp0_iter18_reg <= tmp_user_V_reg_9054_pp0_iter17_reg;
                tmp_user_V_reg_9054_pp0_iter19_reg <= tmp_user_V_reg_9054_pp0_iter18_reg;
                tmp_user_V_reg_9054_pp0_iter20_reg <= tmp_user_V_reg_9054_pp0_iter19_reg;
                tmp_user_V_reg_9054_pp0_iter21_reg <= tmp_user_V_reg_9054_pp0_iter20_reg;
                tmp_user_V_reg_9054_pp0_iter22_reg <= tmp_user_V_reg_9054_pp0_iter21_reg;
                tmp_user_V_reg_9054_pp0_iter2_reg <= tmp_user_V_reg_9054_pp0_iter1_reg;
                tmp_user_V_reg_9054_pp0_iter3_reg <= tmp_user_V_reg_9054_pp0_iter2_reg;
                tmp_user_V_reg_9054_pp0_iter4_reg <= tmp_user_V_reg_9054_pp0_iter3_reg;
                tmp_user_V_reg_9054_pp0_iter5_reg <= tmp_user_V_reg_9054_pp0_iter4_reg;
                tmp_user_V_reg_9054_pp0_iter6_reg <= tmp_user_V_reg_9054_pp0_iter5_reg;
                tmp_user_V_reg_9054_pp0_iter7_reg <= tmp_user_V_reg_9054_pp0_iter6_reg;
                tmp_user_V_reg_9054_pp0_iter8_reg <= tmp_user_V_reg_9054_pp0_iter7_reg;
                tmp_user_V_reg_9054_pp0_iter9_reg <= tmp_user_V_reg_9054_pp0_iter8_reg;
                trunc_ln874_10_reg_9733 <= trunc_ln874_10_fu_1212_p1;
                trunc_ln874_11_reg_9751 <= trunc_ln874_11_fu_1222_p1;
                trunc_ln874_12_reg_9771 <= trunc_ln874_12_fu_1232_p1;
                trunc_ln874_13_reg_9789 <= trunc_ln874_13_fu_1242_p1;
                trunc_ln874_14_reg_9809 <= trunc_ln874_14_fu_1252_p1;
                trunc_ln874_15_reg_9827 <= trunc_ln874_15_fu_1262_p1;
                trunc_ln874_1_reg_9561 <= trunc_ln874_1_fu_1122_p1;
                trunc_ln874_2_reg_9581 <= trunc_ln874_2_fu_1132_p1;
                trunc_ln874_3_reg_9599 <= trunc_ln874_3_fu_1142_p1;
                trunc_ln874_4_reg_9619 <= trunc_ln874_4_fu_1152_p1;
                trunc_ln874_5_reg_9637 <= trunc_ln874_5_fu_1162_p1;
                trunc_ln874_6_reg_9657 <= trunc_ln874_6_fu_1172_p1;
                trunc_ln874_7_reg_9675 <= trunc_ln874_7_fu_1182_p1;
                trunc_ln874_8_reg_9695 <= trunc_ln874_8_fu_1192_p1;
                trunc_ln874_9_reg_9713 <= trunc_ln874_9_fu_1202_p1;
                trunc_ln874_reg_9543 <= trunc_ln874_fu_1112_p1;
                trunc_ln884_reg_9074_pp0_iter10_reg <= trunc_ln884_reg_9074_pp0_iter9_reg;
                trunc_ln884_reg_9074_pp0_iter11_reg <= trunc_ln884_reg_9074_pp0_iter10_reg;
                trunc_ln884_reg_9074_pp0_iter12_reg <= trunc_ln884_reg_9074_pp0_iter11_reg;
                trunc_ln884_reg_9074_pp0_iter13_reg <= trunc_ln884_reg_9074_pp0_iter12_reg;
                trunc_ln884_reg_9074_pp0_iter14_reg <= trunc_ln884_reg_9074_pp0_iter13_reg;
                trunc_ln884_reg_9074_pp0_iter15_reg <= trunc_ln884_reg_9074_pp0_iter14_reg;
                trunc_ln884_reg_9074_pp0_iter16_reg <= trunc_ln884_reg_9074_pp0_iter15_reg;
                trunc_ln884_reg_9074_pp0_iter17_reg <= trunc_ln884_reg_9074_pp0_iter16_reg;
                trunc_ln884_reg_9074_pp0_iter18_reg <= trunc_ln884_reg_9074_pp0_iter17_reg;
                trunc_ln884_reg_9074_pp0_iter2_reg <= trunc_ln884_reg_9074_pp0_iter1_reg;
                trunc_ln884_reg_9074_pp0_iter3_reg <= trunc_ln884_reg_9074_pp0_iter2_reg;
                trunc_ln884_reg_9074_pp0_iter4_reg <= trunc_ln884_reg_9074_pp0_iter3_reg;
                trunc_ln884_reg_9074_pp0_iter5_reg <= trunc_ln884_reg_9074_pp0_iter4_reg;
                trunc_ln884_reg_9074_pp0_iter6_reg <= trunc_ln884_reg_9074_pp0_iter5_reg;
                trunc_ln884_reg_9074_pp0_iter7_reg <= trunc_ln884_reg_9074_pp0_iter6_reg;
                trunc_ln884_reg_9074_pp0_iter8_reg <= trunc_ln884_reg_9074_pp0_iter7_reg;
                trunc_ln884_reg_9074_pp0_iter9_reg <= trunc_ln884_reg_9074_pp0_iter8_reg;
                trunc_ln946_10_reg_10169 <= trunc_ln946_10_fu_2037_p1;
                trunc_ln946_11_reg_11555 <= trunc_ln946_11_fu_5988_p1;
                trunc_ln946_12_reg_11571 <= trunc_ln946_12_fu_6031_p1;
                trunc_ln946_13_reg_10186 <= trunc_ln946_13_fu_2093_p1;
                trunc_ln946_14_reg_10203 <= trunc_ln946_14_fu_2149_p1;
                trunc_ln946_15_reg_11587 <= trunc_ln946_15_fu_6074_p1;
                trunc_ln946_16_reg_11603 <= trunc_ln946_16_fu_6117_p1;
                trunc_ln946_17_reg_10220 <= trunc_ln946_17_fu_2205_p1;
                trunc_ln946_18_reg_10237 <= trunc_ln946_18_fu_2261_p1;
                trunc_ln946_19_reg_11619 <= trunc_ln946_19_fu_6160_p1;
                trunc_ln946_20_reg_11635 <= trunc_ln946_20_fu_6203_p1;
                trunc_ln946_21_reg_10254 <= trunc_ln946_21_fu_2317_p1;
                trunc_ln946_22_reg_10271 <= trunc_ln946_22_fu_2373_p1;
                trunc_ln946_23_reg_11651 <= trunc_ln946_23_fu_6246_p1;
                trunc_ln946_24_reg_11667 <= trunc_ln946_24_fu_6289_p1;
                trunc_ln946_25_reg_10288 <= trunc_ln946_25_fu_2429_p1;
                trunc_ln946_26_reg_10305 <= trunc_ln946_26_fu_2485_p1;
                trunc_ln946_27_reg_11683 <= trunc_ln946_27_fu_6332_p1;
                trunc_ln946_28_reg_11699 <= trunc_ln946_28_fu_6375_p1;
                trunc_ln946_29_reg_10322 <= trunc_ln946_29_fu_2541_p1;
                trunc_ln946_2_reg_10101 <= trunc_ln946_2_fu_1813_p1;
                trunc_ln946_30_reg_10339 <= trunc_ln946_30_fu_2597_p1;
                trunc_ln946_31_reg_11715 <= trunc_ln946_31_fu_6418_p1;
                trunc_ln946_32_reg_11731 <= trunc_ln946_32_fu_6461_p1;
                trunc_ln946_3_reg_11491 <= trunc_ln946_3_fu_5816_p1;
                trunc_ln946_4_reg_11507 <= trunc_ln946_4_fu_5859_p1;
                trunc_ln946_5_reg_10118 <= trunc_ln946_5_fu_1869_p1;
                trunc_ln946_6_reg_10135 <= trunc_ln946_6_fu_1925_p1;
                trunc_ln946_7_reg_11523 <= trunc_ln946_7_fu_5902_p1;
                trunc_ln946_8_reg_11539 <= trunc_ln946_8_fu_5945_p1;
                trunc_ln946_9_reg_10152 <= trunc_ln946_9_fu_1981_p1;
                trunc_ln946_reg_10084 <= trunc_ln946_fu_1757_p1;
                xor_ln942_10_reg_10377 <= xor_ln942_10_fu_2631_p2;
                xor_ln942_12_reg_11792 <= xor_ln942_12_fu_6575_p2;
                xor_ln942_14_reg_11820 <= xor_ln942_14_fu_6630_p2;
                xor_ln942_16_reg_10388 <= xor_ln942_16_fu_2641_p2;
                xor_ln942_18_reg_10399 <= xor_ln942_18_fu_2651_p2;
                xor_ln942_20_reg_11848 <= xor_ln942_20_fu_6685_p2;
                xor_ln942_22_reg_11876 <= xor_ln942_22_fu_6740_p2;
                xor_ln942_24_reg_10410 <= xor_ln942_24_fu_2661_p2;
                xor_ln942_26_reg_10421 <= xor_ln942_26_fu_2671_p2;
                xor_ln942_28_reg_11904 <= xor_ln942_28_fu_6795_p2;
                xor_ln942_2_reg_10355 <= xor_ln942_2_fu_2611_p2;
                xor_ln942_30_reg_11932 <= xor_ln942_30_fu_6850_p2;
                xor_ln942_32_reg_10432 <= xor_ln942_32_fu_2681_p2;
                xor_ln942_34_reg_10443 <= xor_ln942_34_fu_2691_p2;
                xor_ln942_36_reg_11960 <= xor_ln942_36_fu_6905_p2;
                xor_ln942_38_reg_11988 <= xor_ln942_38_fu_6960_p2;
                xor_ln942_40_reg_10454 <= xor_ln942_40_fu_2701_p2;
                xor_ln942_42_reg_10465 <= xor_ln942_42_fu_2711_p2;
                xor_ln942_44_reg_12016 <= xor_ln942_44_fu_7015_p2;
                xor_ln942_46_reg_12044 <= xor_ln942_46_fu_7070_p2;
                xor_ln942_48_reg_10476 <= xor_ln942_48_fu_2721_p2;
                xor_ln942_4_reg_11736 <= xor_ln942_4_fu_6465_p2;
                xor_ln942_50_reg_10487 <= xor_ln942_50_fu_2731_p2;
                xor_ln942_52_reg_12072 <= xor_ln942_52_fu_7125_p2;
                xor_ln942_54_reg_12100 <= xor_ln942_54_fu_7180_p2;
                xor_ln942_56_reg_10498 <= xor_ln942_56_fu_2741_p2;
                xor_ln942_58_reg_10509 <= xor_ln942_58_fu_2751_p2;
                xor_ln942_60_reg_12128 <= xor_ln942_60_fu_7235_p2;
                xor_ln942_62_reg_12156 <= xor_ln942_62_fu_7290_p2;
                xor_ln942_6_reg_11764 <= xor_ln942_6_fu_6520_p2;
                xor_ln942_8_reg_10366 <= xor_ln942_8_fu_2621_p2;
                xor_ln942_reg_10344 <= xor_ln942_fu_2601_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                iq_M_imag_1_reg_9089 <= res_in_TDATA(63 downto 48);
                iq_M_imag_1_reg_9089_pp0_iter1_reg <= iq_M_imag_1_reg_9089;
                iq_M_imag_2_reg_9109 <= res_in_TDATA(95 downto 80);
                iq_M_imag_2_reg_9109_pp0_iter1_reg <= iq_M_imag_2_reg_9109;
                iq_M_imag_3_reg_9129 <= res_in_TDATA(127 downto 112);
                iq_M_imag_3_reg_9129_pp0_iter1_reg <= iq_M_imag_3_reg_9129;
                iq_M_imag_4_reg_9149 <= res_in_TDATA(159 downto 144);
                iq_M_imag_4_reg_9149_pp0_iter1_reg <= iq_M_imag_4_reg_9149;
                iq_M_imag_5_reg_9169 <= res_in_TDATA(191 downto 176);
                iq_M_imag_5_reg_9169_pp0_iter1_reg <= iq_M_imag_5_reg_9169;
                iq_M_imag_6_reg_9189 <= res_in_TDATA(223 downto 208);
                iq_M_imag_6_reg_9189_pp0_iter1_reg <= iq_M_imag_6_reg_9189;
                iq_M_imag_7_reg_9209 <= res_in_TDATA(255 downto 240);
                iq_M_imag_7_reg_9209_pp0_iter1_reg <= iq_M_imag_7_reg_9209;
                iq_M_imag_reg_9069 <= res_in_TDATA(31 downto 16);
                iq_M_imag_reg_9069_pp0_iter1_reg <= iq_M_imag_reg_9069;
                iq_M_real_1_reg_9084 <= res_in_TDATA(47 downto 32);
                iq_M_real_1_reg_9084_pp0_iter1_reg <= iq_M_real_1_reg_9084;
                iq_M_real_2_reg_9104 <= res_in_TDATA(79 downto 64);
                iq_M_real_2_reg_9104_pp0_iter1_reg <= iq_M_real_2_reg_9104;
                iq_M_real_3_reg_9124 <= res_in_TDATA(111 downto 96);
                iq_M_real_3_reg_9124_pp0_iter1_reg <= iq_M_real_3_reg_9124;
                iq_M_real_4_reg_9144 <= res_in_TDATA(143 downto 128);
                iq_M_real_4_reg_9144_pp0_iter1_reg <= iq_M_real_4_reg_9144;
                iq_M_real_5_reg_9164 <= res_in_TDATA(175 downto 160);
                iq_M_real_5_reg_9164_pp0_iter1_reg <= iq_M_real_5_reg_9164;
                iq_M_real_6_reg_9184 <= res_in_TDATA(207 downto 192);
                iq_M_real_6_reg_9184_pp0_iter1_reg <= iq_M_real_6_reg_9184;
                iq_M_real_7_reg_9204 <= res_in_TDATA(239 downto 224);
                iq_M_real_7_reg_9204_pp0_iter1_reg <= iq_M_real_7_reg_9204;
                iq_M_real_reg_9064 <= iq_M_real_fu_368_p1;
                iq_M_real_reg_9064_pp0_iter1_reg <= iq_M_real_reg_9064;
                tmp_10_reg_9099 <= center_TDATA(63 downto 48);
                tmp_10_reg_9099_pp0_iter1_reg <= tmp_10_reg_9099;
                tmp_16_reg_9114 <= center_TDATA(79 downto 64);
                tmp_16_reg_9114_pp0_iter1_reg <= tmp_16_reg_9114;
                tmp_19_reg_9119 <= center_TDATA(95 downto 80);
                tmp_19_reg_9119_pp0_iter1_reg <= tmp_19_reg_9119;
                tmp_1_reg_9079 <= center_TDATA(31 downto 16);
                tmp_1_reg_9079_pp0_iter1_reg <= tmp_1_reg_9079;
                tmp_24_reg_9134 <= center_TDATA(111 downto 96);
                tmp_24_reg_9134_pp0_iter1_reg <= tmp_24_reg_9134;
                tmp_27_reg_9139 <= center_TDATA(127 downto 112);
                tmp_27_reg_9139_pp0_iter1_reg <= tmp_27_reg_9139;
                tmp_31_reg_9154 <= center_TDATA(143 downto 128);
                tmp_31_reg_9154_pp0_iter1_reg <= tmp_31_reg_9154;
                tmp_34_reg_9159 <= center_TDATA(159 downto 144);
                tmp_34_reg_9159_pp0_iter1_reg <= tmp_34_reg_9159;
                tmp_39_reg_9174 <= center_TDATA(175 downto 160);
                tmp_39_reg_9174_pp0_iter1_reg <= tmp_39_reg_9174;
                tmp_42_reg_9179 <= center_TDATA(191 downto 176);
                tmp_42_reg_9179_pp0_iter1_reg <= tmp_42_reg_9179;
                tmp_48_reg_9194 <= center_TDATA(207 downto 192);
                tmp_48_reg_9194_pp0_iter1_reg <= tmp_48_reg_9194;
                tmp_51_reg_9199 <= center_TDATA(223 downto 208);
                tmp_51_reg_9199_pp0_iter1_reg <= tmp_51_reg_9199;
                tmp_56_reg_9214 <= center_TDATA(239 downto 224);
                tmp_56_reg_9214_pp0_iter1_reg <= tmp_56_reg_9214;
                tmp_59_reg_9219 <= center_TDATA(255 downto 240);
                tmp_59_reg_9219_pp0_iter1_reg <= tmp_59_reg_9219;
                tmp_5_reg_9094 <= center_TDATA(47 downto 32);
                tmp_5_reg_9094_pp0_iter1_reg <= tmp_5_reg_9094;
                tmp_last_V_reg_9059 <= res_in_TLAST;
                tmp_last_V_reg_9059_pp0_iter1_reg <= tmp_last_V_reg_9059;
                tmp_user_V_reg_9054 <= res_in_TUSER;
                tmp_user_V_reg_9054_pp0_iter1_reg <= tmp_user_V_reg_9054;
                trunc_ln884_reg_9074 <= trunc_ln884_fu_382_p1;
                trunc_ln884_reg_9074_pp0_iter1_reg <= trunc_ln884_reg_9074;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter18 = ap_const_logic_1))) then
                ret_V_10_reg_10887 <= grp_fu_8963_p3;
                ret_V_14_reg_10892 <= grp_fu_8970_p3;
                ret_V_16_reg_10897 <= grp_fu_8977_p3;
                ret_V_20_reg_10902 <= grp_fu_8984_p3;
                ret_V_22_reg_10907 <= grp_fu_8991_p3;
                ret_V_26_reg_10912 <= grp_fu_8998_p3;
                ret_V_28_reg_10917 <= grp_fu_9005_p3;
                ret_V_2_reg_10872 <= grp_fu_8942_p3;
                ret_V_32_reg_10922 <= grp_fu_9012_p3;
                ret_V_34_reg_10927 <= grp_fu_9019_p3;
                ret_V_38_reg_10932 <= grp_fu_9026_p3;
                ret_V_40_reg_10937 <= grp_fu_9033_p3;
                ret_V_44_reg_10942 <= grp_fu_9040_p3;
                ret_V_46_reg_10947 <= grp_fu_9047_p3;
                ret_V_4_reg_10877 <= grp_fu_8949_p3;
                ret_V_8_reg_10882 <= grp_fu_8956_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter9 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                ret_V_12_reg_9604 <= grp_fu_8730_p3;
                ret_V_18_reg_9642 <= grp_fu_8748_p3;
                ret_V_24_reg_9680 <= grp_fu_8766_p3;
                ret_V_30_reg_9718 <= grp_fu_8784_p3;
                ret_V_36_reg_9756 <= grp_fu_8802_p3;
                ret_V_42_reg_9794 <= grp_fu_8820_p3;
                ret_V_6_reg_9566 <= grp_fu_8712_p3;
                ret_V_reg_9528 <= grp_fu_8694_p3;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_CS_fsm, ap_block_pp0_stage0_subdone, ap_reset_idle_pp0)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_pp0_stage0 => 
                ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
            when others =>  
                ap_NS_fsm <= "X";
        end case;
    end process;
    Range1_all_ones_10_fu_6695_p2 <= "1" when (tmp_18_reg_11086_pp0_iter21_reg = ap_const_lv2_3) else "0";
    Range1_all_ones_11_fu_6750_p2 <= "1" when (tmp_21_reg_11114_pp0_iter21_reg = ap_const_lv2_3) else "0";
    Range1_all_ones_14_fu_6805_p2 <= "1" when (tmp_26_reg_11142_pp0_iter21_reg = ap_const_lv2_3) else "0";
    Range1_all_ones_15_fu_6860_p2 <= "1" when (tmp_29_reg_11170_pp0_iter21_reg = ap_const_lv2_3) else "0";
    Range1_all_ones_18_fu_6915_p2 <= "1" when (tmp_33_reg_11198_pp0_iter21_reg = ap_const_lv2_3) else "0";
    Range1_all_ones_19_fu_6970_p2 <= "1" when (tmp_36_reg_11226_pp0_iter21_reg = ap_const_lv2_3) else "0";
    Range1_all_ones_22_fu_7025_p2 <= "1" when (tmp_41_reg_11254_pp0_iter21_reg = ap_const_lv2_3) else "0";
    Range1_all_ones_23_fu_7080_p2 <= "1" when (tmp_45_reg_11282_pp0_iter21_reg = ap_const_lv2_3) else "0";
    Range1_all_ones_26_fu_7135_p2 <= "1" when (tmp_50_reg_11310_pp0_iter21_reg = ap_const_lv2_3) else "0";
    Range1_all_ones_27_fu_7190_p2 <= "1" when (tmp_54_reg_11338_pp0_iter21_reg = ap_const_lv2_3) else "0";
    Range1_all_ones_2_fu_6475_p2 <= "1" when (tmp_7_reg_10974_pp0_iter21_reg = ap_const_lv2_3) else "0";
    Range1_all_ones_30_fu_7245_p2 <= "1" when (tmp_58_reg_11366_pp0_iter21_reg = ap_const_lv2_3) else "0";
    Range1_all_ones_31_fu_7300_p2 <= "1" when (tmp_61_reg_11394_pp0_iter21_reg = ap_const_lv2_3) else "0";
    Range1_all_ones_3_fu_6530_p2 <= "1" when (tmp_3_reg_11002_pp0_iter21_reg = ap_const_lv2_3) else "0";
    Range1_all_ones_6_fu_6585_p2 <= "1" when (tmp_8_reg_11030_pp0_iter21_reg = ap_const_lv2_3) else "0";
    Range1_all_ones_7_fu_6640_p2 <= "1" when (tmp_13_reg_11058_pp0_iter21_reg = ap_const_lv2_3) else "0";
    Range1_all_zeros_10_fu_6700_p2 <= "1" when (tmp_18_reg_11086_pp0_iter21_reg = ap_const_lv2_0) else "0";
    Range1_all_zeros_11_fu_6755_p2 <= "1" when (tmp_21_reg_11114_pp0_iter21_reg = ap_const_lv2_0) else "0";
    Range1_all_zeros_12_fu_3353_p2 <= (p_Result_206_reg_9649_pp0_iter12_reg xor ap_const_lv1_1);
    Range1_all_zeros_13_fu_3451_p2 <= (p_Result_210_reg_9933_pp0_iter12_reg xor ap_const_lv1_1);
    Range1_all_zeros_14_fu_6810_p2 <= "1" when (tmp_26_reg_11142_pp0_iter21_reg = ap_const_lv2_0) else "0";
    Range1_all_zeros_15_fu_6865_p2 <= "1" when (tmp_29_reg_11170_pp0_iter21_reg = ap_const_lv2_0) else "0";
    Range1_all_zeros_16_fu_3549_p2 <= (p_Result_222_reg_9687_pp0_iter12_reg xor ap_const_lv1_1);
    Range1_all_zeros_17_fu_3647_p2 <= (p_Result_226_reg_9963_pp0_iter12_reg xor ap_const_lv1_1);
    Range1_all_zeros_18_fu_6920_p2 <= "1" when (tmp_33_reg_11198_pp0_iter21_reg = ap_const_lv2_0) else "0";
    Range1_all_zeros_19_fu_6975_p2 <= "1" when (tmp_36_reg_11226_pp0_iter21_reg = ap_const_lv2_0) else "0";
    Range1_all_zeros_1_fu_2863_p2 <= (p_Result_162_reg_9843_pp0_iter12_reg xor ap_const_lv1_1);
    Range1_all_zeros_20_fu_3745_p2 <= (p_Result_238_reg_9725_pp0_iter12_reg xor ap_const_lv1_1);
    Range1_all_zeros_21_fu_3843_p2 <= (p_Result_242_reg_9993_pp0_iter12_reg xor ap_const_lv1_1);
    Range1_all_zeros_22_fu_7030_p2 <= "1" when (tmp_41_reg_11254_pp0_iter21_reg = ap_const_lv2_0) else "0";
    Range1_all_zeros_23_fu_7085_p2 <= "1" when (tmp_45_reg_11282_pp0_iter21_reg = ap_const_lv2_0) else "0";
    Range1_all_zeros_24_fu_3941_p2 <= (p_Result_254_reg_9763_pp0_iter12_reg xor ap_const_lv1_1);
    Range1_all_zeros_25_fu_4039_p2 <= (p_Result_258_reg_10023_pp0_iter12_reg xor ap_const_lv1_1);
    Range1_all_zeros_26_fu_7140_p2 <= "1" when (tmp_50_reg_11310_pp0_iter21_reg = ap_const_lv2_0) else "0";
    Range1_all_zeros_27_fu_7195_p2 <= "1" when (tmp_54_reg_11338_pp0_iter21_reg = ap_const_lv2_0) else "0";
    Range1_all_zeros_28_fu_4137_p2 <= (p_Result_270_reg_9801_pp0_iter12_reg xor ap_const_lv1_1);
    Range1_all_zeros_29_fu_4235_p2 <= (p_Result_274_reg_10053_pp0_iter12_reg xor ap_const_lv1_1);
    Range1_all_zeros_2_fu_6480_p2 <= "1" when (tmp_7_reg_10974_pp0_iter21_reg = ap_const_lv2_0) else "0";
    Range1_all_zeros_30_fu_7250_p2 <= "1" when (tmp_58_reg_11366_pp0_iter21_reg = ap_const_lv2_0) else "0";
    Range1_all_zeros_31_fu_7305_p2 <= "1" when (tmp_61_reg_11394_pp0_iter21_reg = ap_const_lv2_0) else "0";
    Range1_all_zeros_3_fu_6535_p2 <= "1" when (tmp_3_reg_11002_pp0_iter21_reg = ap_const_lv2_0) else "0";
    Range1_all_zeros_4_fu_2961_p2 <= (p_Result_174_reg_9573_pp0_iter12_reg xor ap_const_lv1_1);
    Range1_all_zeros_5_fu_3059_p2 <= (p_Result_178_reg_9873_pp0_iter12_reg xor ap_const_lv1_1);
    Range1_all_zeros_6_fu_6590_p2 <= "1" when (tmp_8_reg_11030_pp0_iter21_reg = ap_const_lv2_0) else "0";
    Range1_all_zeros_7_fu_6645_p2 <= "1" when (tmp_13_reg_11058_pp0_iter21_reg = ap_const_lv2_0) else "0";
    Range1_all_zeros_8_fu_3157_p2 <= (p_Result_190_reg_9611_pp0_iter12_reg xor ap_const_lv1_1);
    Range1_all_zeros_9_fu_3255_p2 <= (p_Result_194_reg_9903_pp0_iter12_reg xor ap_const_lv1_1);
    Range1_all_zeros_fu_2765_p2 <= (p_Result_158_reg_9535_pp0_iter12_reg xor ap_const_lv1_1);
    Range2_all_ones_10_fu_8165_p3 <= ret_V_33_reg_11232_pp0_iter22_reg(34 downto 34);
    Range2_all_ones_11_fu_8247_p3 <= ret_V_35_reg_11260_pp0_iter22_reg(34 downto 34);
    Range2_all_ones_12_fu_8329_p3 <= ret_V_39_reg_11288_pp0_iter22_reg(34 downto 34);
    Range2_all_ones_13_fu_8411_p3 <= ret_V_41_reg_11316_pp0_iter22_reg(34 downto 34);
    Range2_all_ones_14_fu_8493_p3 <= ret_V_45_reg_11344_pp0_iter22_reg(34 downto 34);
    Range2_all_ones_15_fu_8575_p3 <= ret_V_47_reg_11372_pp0_iter22_reg(34 downto 34);
    Range2_all_ones_1_fu_7427_p3 <= ret_V_5_reg_10980_pp0_iter22_reg(34 downto 34);
    Range2_all_ones_2_fu_7509_p3 <= ret_V_9_reg_11008_pp0_iter22_reg(34 downto 34);
    Range2_all_ones_3_fu_7591_p3 <= ret_V_11_reg_11036_pp0_iter22_reg(34 downto 34);
    Range2_all_ones_4_fu_7673_p3 <= ret_V_15_reg_11064_pp0_iter22_reg(34 downto 34);
    Range2_all_ones_5_fu_7755_p3 <= ret_V_17_reg_11092_pp0_iter22_reg(34 downto 34);
    Range2_all_ones_6_fu_7837_p3 <= ret_V_21_reg_11120_pp0_iter22_reg(34 downto 34);
    Range2_all_ones_7_fu_7919_p3 <= ret_V_23_reg_11148_pp0_iter22_reg(34 downto 34);
    Range2_all_ones_8_fu_8001_p3 <= ret_V_27_reg_11176_pp0_iter22_reg(34 downto 34);
    Range2_all_ones_9_fu_8083_p3 <= ret_V_29_reg_11204_pp0_iter22_reg(34 downto 34);
    Range2_all_ones_fu_7345_p3 <= ret_V_3_reg_10952_pp0_iter22_reg(34 downto 34);

    accumulator_TDATA_blk_n_assign_proc : process(accumulator_TVALID, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            accumulator_TDATA_blk_n <= accumulator_TVALID;
        else 
            accumulator_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    accumulator_TREADY_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            accumulator_TREADY <= ap_const_logic_1;
        else 
            accumulator_TREADY <= ap_const_logic_0;
        end if; 
    end process;

    add_ln1393_1_fu_1293_p2 <= std_logic_vector(signed(lhs_V_2_fu_1270_p3) + signed(sext_ln1393_1_fu_1284_p1));
    add_ln1393_2_fu_1348_p2 <= std_logic_vector(signed(lhs_V_10_fu_1325_p3) + signed(sext_ln1393_3_fu_1339_p1));
    add_ln1393_3_fu_1403_p2 <= std_logic_vector(signed(lhs_V_18_fu_1380_p3) + signed(sext_ln1393_5_fu_1394_p1));
    add_ln1393_4_fu_1458_p2 <= std_logic_vector(signed(lhs_V_26_fu_1435_p3) + signed(sext_ln1393_7_fu_1449_p1));
    add_ln1393_5_fu_1513_p2 <= std_logic_vector(signed(lhs_V_34_fu_1490_p3) + signed(sext_ln1393_9_fu_1504_p1));
    add_ln1393_6_fu_1568_p2 <= std_logic_vector(signed(lhs_V_42_fu_1545_p3) + signed(sext_ln1393_11_fu_1559_p1));
    add_ln1393_7_fu_1623_p2 <= std_logic_vector(signed(lhs_V_50_fu_1600_p3) + signed(sext_ln1393_13_fu_1614_p1));
    add_ln1393_8_fu_1678_p2 <= std_logic_vector(signed(lhs_V_58_fu_1655_p3) + signed(sext_ln1393_15_fu_1669_p1));
    and_ln420_10_fu_5965_p2 <= (p_Result_199_fu_5958_p3 and icmp_ln420_4_reg_11420);
    and_ln420_11_fu_6008_p2 <= (p_Result_203_fu_6001_p3 and icmp_ln420_5_reg_11425);
    and_ln420_12_fu_2069_p2 <= (p_Result_207_fu_2057_p3 and or_ln420_12_fu_2064_p2);
    and_ln420_13_fu_2125_p2 <= (p_Result_211_fu_2113_p3 and or_ln420_13_fu_2120_p2);
    and_ln420_14_fu_6051_p2 <= (p_Result_215_fu_6044_p3 and icmp_ln420_6_reg_11430);
    and_ln420_15_fu_6094_p2 <= (p_Result_219_fu_6087_p3 and icmp_ln420_7_reg_11435);
    and_ln420_16_fu_2181_p2 <= (p_Result_223_fu_2169_p3 and or_ln420_16_fu_2176_p2);
    and_ln420_17_fu_2237_p2 <= (p_Result_227_fu_2225_p3 and or_ln420_17_fu_2232_p2);
    and_ln420_18_fu_6137_p2 <= (p_Result_231_fu_6130_p3 and icmp_ln420_8_reg_11440);
    and_ln420_19_fu_6180_p2 <= (p_Result_235_fu_6173_p3 and icmp_ln420_9_reg_11445);
    and_ln420_1_fu_1789_p2 <= (p_Result_163_fu_1777_p3 and or_ln420_1_fu_1784_p2);
    and_ln420_20_fu_2293_p2 <= (p_Result_239_fu_2281_p3 and or_ln420_20_fu_2288_p2);
    and_ln420_21_fu_2349_p2 <= (p_Result_243_fu_2337_p3 and or_ln420_21_fu_2344_p2);
    and_ln420_22_fu_6223_p2 <= (p_Result_247_fu_6216_p3 and icmp_ln420_10_reg_11450);
    and_ln420_23_fu_6266_p2 <= (p_Result_251_fu_6259_p3 and icmp_ln420_11_reg_11455);
    and_ln420_24_fu_2405_p2 <= (p_Result_255_fu_2393_p3 and or_ln420_24_fu_2400_p2);
    and_ln420_25_fu_2461_p2 <= (p_Result_259_fu_2449_p3 and or_ln420_25_fu_2456_p2);
    and_ln420_26_fu_6309_p2 <= (p_Result_263_fu_6302_p3 and icmp_ln420_12_reg_11460);
    and_ln420_27_fu_6352_p2 <= (p_Result_267_fu_6345_p3 and icmp_ln420_13_reg_11465);
    and_ln420_28_fu_2517_p2 <= (p_Result_271_fu_2505_p3 and or_ln420_28_fu_2512_p2);
    and_ln420_29_fu_2573_p2 <= (p_Result_275_fu_2561_p3 and or_ln420_29_fu_2568_p2);
    and_ln420_2_fu_5793_p2 <= (p_Result_167_fu_5786_p3 and icmp_ln420_reg_11400);
    and_ln420_30_fu_6395_p2 <= (p_Result_279_fu_6388_p3 and icmp_ln420_14_reg_11470);
    and_ln420_31_fu_6438_p2 <= (p_Result_283_fu_6431_p3 and icmp_ln420_15_reg_11475);
    and_ln420_3_fu_5836_p2 <= (p_Result_171_fu_5829_p3 and icmp_ln420_1_reg_11405);
    and_ln420_4_fu_1845_p2 <= (p_Result_175_fu_1833_p3 and or_ln420_4_fu_1840_p2);
    and_ln420_5_fu_1901_p2 <= (p_Result_179_fu_1889_p3 and or_ln420_5_fu_1896_p2);
    and_ln420_6_fu_5879_p2 <= (p_Result_183_fu_5872_p3 and icmp_ln420_2_reg_11410);
    and_ln420_7_fu_5922_p2 <= (p_Result_187_fu_5915_p3 and icmp_ln420_3_reg_11415);
    and_ln420_8_fu_1957_p2 <= (p_Result_191_fu_1945_p3 and or_ln420_8_fu_1952_p2);
    and_ln420_9_fu_2013_p2 <= (p_Result_195_fu_2001_p3 and or_ln420_9_fu_2008_p2);
    and_ln420_fu_1733_p2 <= (p_Result_159_fu_1721_p3 and or_ln420_fu_1728_p2);
    and_ln936_10_fu_8185_p2 <= (xor_ln936_10_fu_8179_p2 and Range2_all_ones_10_fu_8165_p3);
    and_ln936_11_fu_8267_p2 <= (xor_ln936_11_fu_8261_p2 and Range2_all_ones_11_fu_8247_p3);
    and_ln936_12_fu_8349_p2 <= (xor_ln936_12_fu_8343_p2 and Range2_all_ones_12_fu_8329_p3);
    and_ln936_13_fu_8431_p2 <= (xor_ln936_13_fu_8425_p2 and Range2_all_ones_13_fu_8411_p3);
    and_ln936_14_fu_8513_p2 <= (xor_ln936_14_fu_8507_p2 and Range2_all_ones_14_fu_8493_p3);
    and_ln936_15_fu_8595_p2 <= (xor_ln936_15_fu_8589_p2 and Range2_all_ones_15_fu_8575_p3);
    and_ln936_1_fu_7447_p2 <= (xor_ln936_1_fu_7441_p2 and Range2_all_ones_1_fu_7427_p3);
    and_ln936_2_fu_7529_p2 <= (xor_ln936_2_fu_7523_p2 and Range2_all_ones_2_fu_7509_p3);
    and_ln936_3_fu_7611_p2 <= (xor_ln936_3_fu_7605_p2 and Range2_all_ones_3_fu_7591_p3);
    and_ln936_4_fu_7693_p2 <= (xor_ln936_4_fu_7687_p2 and Range2_all_ones_4_fu_7673_p3);
    and_ln936_5_fu_7775_p2 <= (xor_ln936_5_fu_7769_p2 and Range2_all_ones_5_fu_7755_p3);
    and_ln936_6_fu_7857_p2 <= (xor_ln936_6_fu_7851_p2 and Range2_all_ones_6_fu_7837_p3);
    and_ln936_7_fu_7939_p2 <= (xor_ln936_7_fu_7933_p2 and Range2_all_ones_7_fu_7919_p3);
    and_ln936_8_fu_8021_p2 <= (xor_ln936_8_fu_8015_p2 and Range2_all_ones_8_fu_8001_p3);
    and_ln936_9_fu_8103_p2 <= (xor_ln936_9_fu_8097_p2 and Range2_all_ones_9_fu_8083_p3);
    and_ln936_fu_7365_p2 <= (xor_ln936_fu_7359_p2 and Range2_all_ones_fu_7345_p3);
    and_ln937_10_fu_8197_p2 <= (carry_45_reg_12021 and Range1_all_ones_22_reg_12027);
    and_ln937_11_fu_8279_p2 <= (carry_47_reg_12049 and Range1_all_ones_23_reg_12055);
    and_ln937_12_fu_8361_p2 <= (carry_53_reg_12077 and Range1_all_ones_26_reg_12083);
    and_ln937_13_fu_8443_p2 <= (carry_55_reg_12105 and Range1_all_ones_27_reg_12111);
    and_ln937_14_fu_8525_p2 <= (carry_61_reg_12133 and Range1_all_ones_30_reg_12139);
    and_ln937_15_fu_8607_p2 <= (carry_63_reg_12161 and Range1_all_ones_31_reg_12167);
    and_ln937_1_fu_7459_p2 <= (carry_7_reg_11769 and Range1_all_ones_3_reg_11775);
    and_ln937_2_fu_7541_p2 <= (carry_13_reg_11797 and Range1_all_ones_6_reg_11803);
    and_ln937_3_fu_7623_p2 <= (carry_15_reg_11825 and Range1_all_ones_7_reg_11831);
    and_ln937_4_fu_7705_p2 <= (carry_21_reg_11853 and Range1_all_ones_10_reg_11859);
    and_ln937_5_fu_7787_p2 <= (carry_23_reg_11881 and Range1_all_ones_11_reg_11887);
    and_ln937_6_fu_7869_p2 <= (carry_29_reg_11909 and Range1_all_ones_14_reg_11915);
    and_ln937_7_fu_7951_p2 <= (carry_31_reg_11937 and Range1_all_ones_15_reg_11943);
    and_ln937_8_fu_8033_p2 <= (carry_37_reg_11965 and Range1_all_ones_18_reg_11971);
    and_ln937_9_fu_8115_p2 <= (carry_39_reg_11993 and Range1_all_ones_19_reg_11999);
    and_ln937_fu_7377_p2 <= (carry_5_reg_11741 and Range1_all_ones_2_reg_11747);
    and_ln944_12_fu_3219_p2 <= (or_ln944_17_fu_3214_p2 and or_ln937_4_fu_3181_p2);
    and_ln944_14_fu_3317_p2 <= (or_ln944_19_fu_3312_p2 and or_ln937_5_fu_3279_p2);
    and_ln944_18_fu_3415_p2 <= (or_ln944_25_fu_3410_p2 and or_ln937_6_fu_3377_p2);
    and_ln944_20_fu_3513_p2 <= (or_ln944_27_fu_3508_p2 and or_ln937_7_fu_3475_p2);
    and_ln944_24_fu_3611_p2 <= (or_ln944_33_fu_3606_p2 and or_ln937_8_fu_3573_p2);
    and_ln944_26_fu_3709_p2 <= (or_ln944_35_fu_3704_p2 and or_ln937_9_fu_3671_p2);
    and_ln944_2_fu_2925_p2 <= (or_ln944_3_fu_2920_p2 and or_ln937_1_fu_2887_p2);
    and_ln944_30_fu_3807_p2 <= (or_ln944_41_fu_3802_p2 and or_ln937_10_fu_3769_p2);
    and_ln944_32_fu_3905_p2 <= (or_ln944_43_fu_3900_p2 and or_ln937_11_fu_3867_p2);
    and_ln944_36_fu_4003_p2 <= (or_ln944_49_fu_3998_p2 and or_ln937_12_fu_3965_p2);
    and_ln944_38_fu_4101_p2 <= (or_ln944_51_fu_4096_p2 and or_ln937_13_fu_4063_p2);
    and_ln944_42_fu_4199_p2 <= (or_ln944_57_fu_4194_p2 and or_ln937_14_fu_4161_p2);
    and_ln944_44_fu_4297_p2 <= (or_ln944_59_fu_4292_p2 and or_ln937_15_fu_4259_p2);
    and_ln944_6_fu_3023_p2 <= (or_ln944_9_fu_3018_p2 and or_ln937_2_fu_2985_p2);
    and_ln944_8_fu_3121_p2 <= (or_ln944_11_fu_3116_p2 and or_ln937_3_fu_3083_p2);
    and_ln944_fu_2827_p2 <= (or_ln944_1_fu_2822_p2 and or_ln937_fu_2789_p2);
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(0);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage0_01001_assign_proc : process(res_in_TVALID, accumulator_TVALID, center_TVALID, res_out_TREADY, ap_enable_reg_pp0_iter23)
    begin
                ap_block_pp0_stage0_01001 <= (((ap_enable_reg_pp0_iter23 = ap_const_logic_1) and (res_out_TREADY = ap_const_logic_0)) or ((ap_const_logic_1 = ap_const_logic_1) and ((res_in_TVALID = ap_const_logic_0) or (ap_const_logic_0 = accumulator_TVALID) or (center_TVALID = ap_const_logic_0))));
    end process;


    ap_block_pp0_stage0_11001_assign_proc : process(res_in_TVALID, accumulator_TVALID, center_TVALID, res_out_TREADY, ap_enable_reg_pp0_iter23)
    begin
                ap_block_pp0_stage0_11001 <= (((ap_enable_reg_pp0_iter23 = ap_const_logic_1) and (res_out_TREADY = ap_const_logic_0)) or ((ap_const_logic_1 = ap_const_logic_1) and ((res_in_TVALID = ap_const_logic_0) or (ap_const_logic_0 = accumulator_TVALID) or (center_TVALID = ap_const_logic_0))));
    end process;


    ap_block_pp0_stage0_11001_ignoreCallOp34_assign_proc : process(res_in_TVALID, accumulator_TVALID, center_TVALID, res_out_TREADY, ap_enable_reg_pp0_iter23)
    begin
                ap_block_pp0_stage0_11001_ignoreCallOp34 <= (((ap_enable_reg_pp0_iter23 = ap_const_logic_1) and (res_out_TREADY = ap_const_logic_0)) or ((ap_const_logic_1 = ap_const_logic_1) and ((res_in_TVALID = ap_const_logic_0) or (ap_const_logic_0 = accumulator_TVALID) or (center_TVALID = ap_const_logic_0))));
    end process;


    ap_block_pp0_stage0_11001_ignoreCallOp40_assign_proc : process(res_in_TVALID, accumulator_TVALID, center_TVALID, res_out_TREADY, ap_enable_reg_pp0_iter23)
    begin
                ap_block_pp0_stage0_11001_ignoreCallOp40 <= (((ap_enable_reg_pp0_iter23 = ap_const_logic_1) and (res_out_TREADY = ap_const_logic_0)) or ((ap_const_logic_1 = ap_const_logic_1) and ((res_in_TVALID = ap_const_logic_0) or (ap_const_logic_0 = accumulator_TVALID) or (center_TVALID = ap_const_logic_0))));
    end process;


    ap_block_pp0_stage0_11001_ignoreCallOp46_assign_proc : process(res_in_TVALID, accumulator_TVALID, center_TVALID, res_out_TREADY, ap_enable_reg_pp0_iter23)
    begin
                ap_block_pp0_stage0_11001_ignoreCallOp46 <= (((ap_enable_reg_pp0_iter23 = ap_const_logic_1) and (res_out_TREADY = ap_const_logic_0)) or ((ap_const_logic_1 = ap_const_logic_1) and ((res_in_TVALID = ap_const_logic_0) or (ap_const_logic_0 = accumulator_TVALID) or (center_TVALID = ap_const_logic_0))));
    end process;


    ap_block_pp0_stage0_11001_ignoreCallOp52_assign_proc : process(res_in_TVALID, accumulator_TVALID, center_TVALID, res_out_TREADY, ap_enable_reg_pp0_iter23)
    begin
                ap_block_pp0_stage0_11001_ignoreCallOp52 <= (((ap_enable_reg_pp0_iter23 = ap_const_logic_1) and (res_out_TREADY = ap_const_logic_0)) or ((ap_const_logic_1 = ap_const_logic_1) and ((res_in_TVALID = ap_const_logic_0) or (ap_const_logic_0 = accumulator_TVALID) or (center_TVALID = ap_const_logic_0))));
    end process;


    ap_block_pp0_stage0_11001_ignoreCallOp58_assign_proc : process(res_in_TVALID, accumulator_TVALID, center_TVALID, res_out_TREADY, ap_enable_reg_pp0_iter23)
    begin
                ap_block_pp0_stage0_11001_ignoreCallOp58 <= (((ap_enable_reg_pp0_iter23 = ap_const_logic_1) and (res_out_TREADY = ap_const_logic_0)) or ((ap_const_logic_1 = ap_const_logic_1) and ((res_in_TVALID = ap_const_logic_0) or (ap_const_logic_0 = accumulator_TVALID) or (center_TVALID = ap_const_logic_0))));
    end process;


    ap_block_pp0_stage0_11001_ignoreCallOp64_assign_proc : process(res_in_TVALID, accumulator_TVALID, center_TVALID, res_out_TREADY, ap_enable_reg_pp0_iter23)
    begin
                ap_block_pp0_stage0_11001_ignoreCallOp64 <= (((ap_enable_reg_pp0_iter23 = ap_const_logic_1) and (res_out_TREADY = ap_const_logic_0)) or ((ap_const_logic_1 = ap_const_logic_1) and ((res_in_TVALID = ap_const_logic_0) or (ap_const_logic_0 = accumulator_TVALID) or (center_TVALID = ap_const_logic_0))));
    end process;


    ap_block_pp0_stage0_11001_ignoreCallOp70_assign_proc : process(res_in_TVALID, accumulator_TVALID, center_TVALID, res_out_TREADY, ap_enable_reg_pp0_iter23)
    begin
                ap_block_pp0_stage0_11001_ignoreCallOp70 <= (((ap_enable_reg_pp0_iter23 = ap_const_logic_1) and (res_out_TREADY = ap_const_logic_0)) or ((ap_const_logic_1 = ap_const_logic_1) and ((res_in_TVALID = ap_const_logic_0) or (ap_const_logic_0 = accumulator_TVALID) or (center_TVALID = ap_const_logic_0))));
    end process;


    ap_block_pp0_stage0_11001_ignoreCallOp76_assign_proc : process(res_in_TVALID, accumulator_TVALID, center_TVALID, res_out_TREADY, ap_enable_reg_pp0_iter23)
    begin
                ap_block_pp0_stage0_11001_ignoreCallOp76 <= (((ap_enable_reg_pp0_iter23 = ap_const_logic_1) and (res_out_TREADY = ap_const_logic_0)) or ((ap_const_logic_1 = ap_const_logic_1) and ((res_in_TVALID = ap_const_logic_0) or (ap_const_logic_0 = accumulator_TVALID) or (center_TVALID = ap_const_logic_0))));
    end process;


    ap_block_pp0_stage0_subdone_assign_proc : process(res_in_TVALID, accumulator_TVALID, center_TVALID, res_out_TREADY, ap_enable_reg_pp0_iter23)
    begin
                ap_block_pp0_stage0_subdone <= (((ap_enable_reg_pp0_iter23 = ap_const_logic_1) and (res_out_TREADY = ap_const_logic_0)) or ((ap_const_logic_1 = ap_const_logic_1) and ((res_in_TVALID = ap_const_logic_0) or (ap_const_logic_0 = accumulator_TVALID) or (center_TVALID = ap_const_logic_0))));
    end process;

        ap_block_state10_pp0_stage0_iter9 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state10_pp0_stage0_iter9_ignore_call1150 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state10_pp0_stage0_iter9_ignore_call1337 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state10_pp0_stage0_iter9_ignore_call215 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state10_pp0_stage0_iter9_ignore_call28 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state10_pp0_stage0_iter9_ignore_call402 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state10_pp0_stage0_iter9_ignore_call589 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state10_pp0_stage0_iter9_ignore_call776 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state10_pp0_stage0_iter9_ignore_call963 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state11_pp0_stage0_iter10 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state11_pp0_stage0_iter10_ignore_call1150 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state11_pp0_stage0_iter10_ignore_call1337 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state11_pp0_stage0_iter10_ignore_call215 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state11_pp0_stage0_iter10_ignore_call28 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state11_pp0_stage0_iter10_ignore_call402 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state11_pp0_stage0_iter10_ignore_call589 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state11_pp0_stage0_iter10_ignore_call776 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state11_pp0_stage0_iter10_ignore_call963 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state12_pp0_stage0_iter11 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state12_pp0_stage0_iter11_ignore_call1150 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state12_pp0_stage0_iter11_ignore_call1337 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state12_pp0_stage0_iter11_ignore_call215 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state12_pp0_stage0_iter11_ignore_call28 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state12_pp0_stage0_iter11_ignore_call402 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state12_pp0_stage0_iter11_ignore_call589 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state12_pp0_stage0_iter11_ignore_call776 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state12_pp0_stage0_iter11_ignore_call963 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state13_pp0_stage0_iter12 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state13_pp0_stage0_iter12_ignore_call1150 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state13_pp0_stage0_iter12_ignore_call1337 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state13_pp0_stage0_iter12_ignore_call215 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state13_pp0_stage0_iter12_ignore_call28 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state13_pp0_stage0_iter12_ignore_call402 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state13_pp0_stage0_iter12_ignore_call589 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state13_pp0_stage0_iter12_ignore_call776 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state13_pp0_stage0_iter12_ignore_call963 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state14_pp0_stage0_iter13 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state14_pp0_stage0_iter13_ignore_call1150 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state14_pp0_stage0_iter13_ignore_call1337 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state14_pp0_stage0_iter13_ignore_call215 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state14_pp0_stage0_iter13_ignore_call28 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state14_pp0_stage0_iter13_ignore_call402 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state14_pp0_stage0_iter13_ignore_call589 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state14_pp0_stage0_iter13_ignore_call776 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state14_pp0_stage0_iter13_ignore_call963 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state15_pp0_stage0_iter14 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state15_pp0_stage0_iter14_ignore_call1150 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state15_pp0_stage0_iter14_ignore_call1337 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state15_pp0_stage0_iter14_ignore_call215 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state15_pp0_stage0_iter14_ignore_call28 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state15_pp0_stage0_iter14_ignore_call402 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state15_pp0_stage0_iter14_ignore_call589 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state15_pp0_stage0_iter14_ignore_call776 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state15_pp0_stage0_iter14_ignore_call963 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state16_pp0_stage0_iter15 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state16_pp0_stage0_iter15_ignore_call1150 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state16_pp0_stage0_iter15_ignore_call1337 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state16_pp0_stage0_iter15_ignore_call215 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state16_pp0_stage0_iter15_ignore_call28 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state16_pp0_stage0_iter15_ignore_call402 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state16_pp0_stage0_iter15_ignore_call589 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state16_pp0_stage0_iter15_ignore_call776 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state16_pp0_stage0_iter15_ignore_call963 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state17_pp0_stage0_iter16 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state17_pp0_stage0_iter16_ignore_call1150 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state17_pp0_stage0_iter16_ignore_call1337 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state17_pp0_stage0_iter16_ignore_call215 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state17_pp0_stage0_iter16_ignore_call28 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state17_pp0_stage0_iter16_ignore_call402 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state17_pp0_stage0_iter16_ignore_call589 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state17_pp0_stage0_iter16_ignore_call776 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state17_pp0_stage0_iter16_ignore_call963 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state18_pp0_stage0_iter17 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state18_pp0_stage0_iter17_ignore_call1150 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state18_pp0_stage0_iter17_ignore_call1337 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state18_pp0_stage0_iter17_ignore_call215 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state18_pp0_stage0_iter17_ignore_call28 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state18_pp0_stage0_iter17_ignore_call402 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state18_pp0_stage0_iter17_ignore_call589 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state18_pp0_stage0_iter17_ignore_call776 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state18_pp0_stage0_iter17_ignore_call963 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state19_pp0_stage0_iter18 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state19_pp0_stage0_iter18_ignore_call1150 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state19_pp0_stage0_iter18_ignore_call1337 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state19_pp0_stage0_iter18_ignore_call215 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state19_pp0_stage0_iter18_ignore_call28 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state19_pp0_stage0_iter18_ignore_call402 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state19_pp0_stage0_iter18_ignore_call589 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state19_pp0_stage0_iter18_ignore_call776 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state19_pp0_stage0_iter18_ignore_call963 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state1_pp0_stage0_iter0_assign_proc : process(res_in_TVALID, accumulator_TVALID, center_TVALID)
    begin
                ap_block_state1_pp0_stage0_iter0 <= ((res_in_TVALID = ap_const_logic_0) or (ap_const_logic_0 = accumulator_TVALID) or (center_TVALID = ap_const_logic_0));
    end process;


    ap_block_state1_pp0_stage0_iter0_ignore_call1150_assign_proc : process(res_in_TVALID, accumulator_TVALID, center_TVALID)
    begin
                ap_block_state1_pp0_stage0_iter0_ignore_call1150 <= ((res_in_TVALID = ap_const_logic_0) or (ap_const_logic_0 = accumulator_TVALID) or (center_TVALID = ap_const_logic_0));
    end process;


    ap_block_state1_pp0_stage0_iter0_ignore_call1337_assign_proc : process(res_in_TVALID, accumulator_TVALID, center_TVALID)
    begin
                ap_block_state1_pp0_stage0_iter0_ignore_call1337 <= ((res_in_TVALID = ap_const_logic_0) or (ap_const_logic_0 = accumulator_TVALID) or (center_TVALID = ap_const_logic_0));
    end process;


    ap_block_state1_pp0_stage0_iter0_ignore_call215_assign_proc : process(res_in_TVALID, accumulator_TVALID, center_TVALID)
    begin
                ap_block_state1_pp0_stage0_iter0_ignore_call215 <= ((res_in_TVALID = ap_const_logic_0) or (ap_const_logic_0 = accumulator_TVALID) or (center_TVALID = ap_const_logic_0));
    end process;


    ap_block_state1_pp0_stage0_iter0_ignore_call28_assign_proc : process(res_in_TVALID, accumulator_TVALID, center_TVALID)
    begin
                ap_block_state1_pp0_stage0_iter0_ignore_call28 <= ((res_in_TVALID = ap_const_logic_0) or (ap_const_logic_0 = accumulator_TVALID) or (center_TVALID = ap_const_logic_0));
    end process;


    ap_block_state1_pp0_stage0_iter0_ignore_call402_assign_proc : process(res_in_TVALID, accumulator_TVALID, center_TVALID)
    begin
                ap_block_state1_pp0_stage0_iter0_ignore_call402 <= ((res_in_TVALID = ap_const_logic_0) or (ap_const_logic_0 = accumulator_TVALID) or (center_TVALID = ap_const_logic_0));
    end process;


    ap_block_state1_pp0_stage0_iter0_ignore_call589_assign_proc : process(res_in_TVALID, accumulator_TVALID, center_TVALID)
    begin
                ap_block_state1_pp0_stage0_iter0_ignore_call589 <= ((res_in_TVALID = ap_const_logic_0) or (ap_const_logic_0 = accumulator_TVALID) or (center_TVALID = ap_const_logic_0));
    end process;


    ap_block_state1_pp0_stage0_iter0_ignore_call776_assign_proc : process(res_in_TVALID, accumulator_TVALID, center_TVALID)
    begin
                ap_block_state1_pp0_stage0_iter0_ignore_call776 <= ((res_in_TVALID = ap_const_logic_0) or (ap_const_logic_0 = accumulator_TVALID) or (center_TVALID = ap_const_logic_0));
    end process;


    ap_block_state1_pp0_stage0_iter0_ignore_call963_assign_proc : process(res_in_TVALID, accumulator_TVALID, center_TVALID)
    begin
                ap_block_state1_pp0_stage0_iter0_ignore_call963 <= ((res_in_TVALID = ap_const_logic_0) or (ap_const_logic_0 = accumulator_TVALID) or (center_TVALID = ap_const_logic_0));
    end process;

        ap_block_state20_pp0_stage0_iter19 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state20_pp0_stage0_iter19_ignore_call1150 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state20_pp0_stage0_iter19_ignore_call1337 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state20_pp0_stage0_iter19_ignore_call215 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state20_pp0_stage0_iter19_ignore_call28 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state20_pp0_stage0_iter19_ignore_call402 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state20_pp0_stage0_iter19_ignore_call589 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state20_pp0_stage0_iter19_ignore_call776 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state20_pp0_stage0_iter19_ignore_call963 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state21_pp0_stage0_iter20 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state21_pp0_stage0_iter20_ignore_call1150 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state21_pp0_stage0_iter20_ignore_call1337 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state21_pp0_stage0_iter20_ignore_call215 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state21_pp0_stage0_iter20_ignore_call28 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state21_pp0_stage0_iter20_ignore_call402 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state21_pp0_stage0_iter20_ignore_call589 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state21_pp0_stage0_iter20_ignore_call776 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state21_pp0_stage0_iter20_ignore_call963 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state22_pp0_stage0_iter21 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state22_pp0_stage0_iter21_ignore_call1150 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state22_pp0_stage0_iter21_ignore_call1337 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state22_pp0_stage0_iter21_ignore_call215 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state22_pp0_stage0_iter21_ignore_call28 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state22_pp0_stage0_iter21_ignore_call402 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state22_pp0_stage0_iter21_ignore_call589 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state22_pp0_stage0_iter21_ignore_call776 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state22_pp0_stage0_iter21_ignore_call963 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state23_pp0_stage0_iter22 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state23_pp0_stage0_iter22_ignore_call1150 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state23_pp0_stage0_iter22_ignore_call1337 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state23_pp0_stage0_iter22_ignore_call215 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state23_pp0_stage0_iter22_ignore_call28 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state23_pp0_stage0_iter22_ignore_call402 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state23_pp0_stage0_iter22_ignore_call589 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state23_pp0_stage0_iter22_ignore_call776 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state23_pp0_stage0_iter22_ignore_call963 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state24_pp0_stage0_iter23_assign_proc : process(res_out_TREADY)
    begin
                ap_block_state24_pp0_stage0_iter23 <= (res_out_TREADY = ap_const_logic_0);
    end process;


    ap_block_state24_pp0_stage0_iter23_ignore_call1150_assign_proc : process(res_out_TREADY)
    begin
                ap_block_state24_pp0_stage0_iter23_ignore_call1150 <= (res_out_TREADY = ap_const_logic_0);
    end process;


    ap_block_state24_pp0_stage0_iter23_ignore_call1337_assign_proc : process(res_out_TREADY)
    begin
                ap_block_state24_pp0_stage0_iter23_ignore_call1337 <= (res_out_TREADY = ap_const_logic_0);
    end process;


    ap_block_state24_pp0_stage0_iter23_ignore_call215_assign_proc : process(res_out_TREADY)
    begin
                ap_block_state24_pp0_stage0_iter23_ignore_call215 <= (res_out_TREADY = ap_const_logic_0);
    end process;


    ap_block_state24_pp0_stage0_iter23_ignore_call28_assign_proc : process(res_out_TREADY)
    begin
                ap_block_state24_pp0_stage0_iter23_ignore_call28 <= (res_out_TREADY = ap_const_logic_0);
    end process;


    ap_block_state24_pp0_stage0_iter23_ignore_call402_assign_proc : process(res_out_TREADY)
    begin
                ap_block_state24_pp0_stage0_iter23_ignore_call402 <= (res_out_TREADY = ap_const_logic_0);
    end process;


    ap_block_state24_pp0_stage0_iter23_ignore_call589_assign_proc : process(res_out_TREADY)
    begin
                ap_block_state24_pp0_stage0_iter23_ignore_call589 <= (res_out_TREADY = ap_const_logic_0);
    end process;


    ap_block_state24_pp0_stage0_iter23_ignore_call776_assign_proc : process(res_out_TREADY)
    begin
                ap_block_state24_pp0_stage0_iter23_ignore_call776 <= (res_out_TREADY = ap_const_logic_0);
    end process;


    ap_block_state24_pp0_stage0_iter23_ignore_call963_assign_proc : process(res_out_TREADY)
    begin
                ap_block_state24_pp0_stage0_iter23_ignore_call963 <= (res_out_TREADY = ap_const_logic_0);
    end process;

        ap_block_state2_pp0_stage0_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state2_pp0_stage0_iter1_ignore_call1150 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state2_pp0_stage0_iter1_ignore_call1337 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state2_pp0_stage0_iter1_ignore_call215 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state2_pp0_stage0_iter1_ignore_call28 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state2_pp0_stage0_iter1_ignore_call402 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state2_pp0_stage0_iter1_ignore_call589 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state2_pp0_stage0_iter1_ignore_call776 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state2_pp0_stage0_iter1_ignore_call963 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state3_pp0_stage0_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state3_pp0_stage0_iter2_ignore_call1150 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state3_pp0_stage0_iter2_ignore_call1337 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state3_pp0_stage0_iter2_ignore_call215 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state3_pp0_stage0_iter2_ignore_call28 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state3_pp0_stage0_iter2_ignore_call402 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state3_pp0_stage0_iter2_ignore_call589 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state3_pp0_stage0_iter2_ignore_call776 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state3_pp0_stage0_iter2_ignore_call963 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state4_pp0_stage0_iter3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state4_pp0_stage0_iter3_ignore_call1150 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state4_pp0_stage0_iter3_ignore_call1337 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state4_pp0_stage0_iter3_ignore_call215 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state4_pp0_stage0_iter3_ignore_call28 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state4_pp0_stage0_iter3_ignore_call402 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state4_pp0_stage0_iter3_ignore_call589 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state4_pp0_stage0_iter3_ignore_call776 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state4_pp0_stage0_iter3_ignore_call963 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state5_pp0_stage0_iter4 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state5_pp0_stage0_iter4_ignore_call1150 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state5_pp0_stage0_iter4_ignore_call1337 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state5_pp0_stage0_iter4_ignore_call215 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state5_pp0_stage0_iter4_ignore_call28 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state5_pp0_stage0_iter4_ignore_call402 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state5_pp0_stage0_iter4_ignore_call589 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state5_pp0_stage0_iter4_ignore_call776 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state5_pp0_stage0_iter4_ignore_call963 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state6_pp0_stage0_iter5 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state6_pp0_stage0_iter5_ignore_call1150 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state6_pp0_stage0_iter5_ignore_call1337 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state6_pp0_stage0_iter5_ignore_call215 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state6_pp0_stage0_iter5_ignore_call28 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state6_pp0_stage0_iter5_ignore_call402 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state6_pp0_stage0_iter5_ignore_call589 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state6_pp0_stage0_iter5_ignore_call776 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state6_pp0_stage0_iter5_ignore_call963 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state7_pp0_stage0_iter6 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state7_pp0_stage0_iter6_ignore_call1150 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state7_pp0_stage0_iter6_ignore_call1337 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state7_pp0_stage0_iter6_ignore_call215 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state7_pp0_stage0_iter6_ignore_call28 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state7_pp0_stage0_iter6_ignore_call402 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state7_pp0_stage0_iter6_ignore_call589 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state7_pp0_stage0_iter6_ignore_call776 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state7_pp0_stage0_iter6_ignore_call963 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state8_pp0_stage0_iter7 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state8_pp0_stage0_iter7_ignore_call1150 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state8_pp0_stage0_iter7_ignore_call1337 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state8_pp0_stage0_iter7_ignore_call215 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state8_pp0_stage0_iter7_ignore_call28 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state8_pp0_stage0_iter7_ignore_call402 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state8_pp0_stage0_iter7_ignore_call589 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state8_pp0_stage0_iter7_ignore_call776 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state8_pp0_stage0_iter7_ignore_call963 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state9_pp0_stage0_iter8 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state9_pp0_stage0_iter8_ignore_call1150 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state9_pp0_stage0_iter8_ignore_call1337 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state9_pp0_stage0_iter8_ignore_call215 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state9_pp0_stage0_iter8_ignore_call28 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state9_pp0_stage0_iter8_ignore_call402 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state9_pp0_stage0_iter8_ignore_call589 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state9_pp0_stage0_iter8_ignore_call776 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state9_pp0_stage0_iter8_ignore_call963 <= not((ap_const_boolean_1 = ap_const_boolean_1));
    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);

    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter23, ap_enable_reg_pp0_iter9, ap_enable_reg_pp0_iter18, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_enable_reg_pp0_iter5, ap_enable_reg_pp0_iter6, ap_enable_reg_pp0_iter7, ap_enable_reg_pp0_iter8, ap_enable_reg_pp0_iter10, ap_enable_reg_pp0_iter11, ap_enable_reg_pp0_iter12, ap_enable_reg_pp0_iter13, ap_enable_reg_pp0_iter14, ap_enable_reg_pp0_iter15, ap_enable_reg_pp0_iter16, ap_enable_reg_pp0_iter17, ap_enable_reg_pp0_iter19, ap_enable_reg_pp0_iter20, ap_enable_reg_pp0_iter21, ap_enable_reg_pp0_iter22)
    begin
        if (((ap_enable_reg_pp0_iter9 = ap_const_logic_0) and (ap_enable_reg_pp0_iter23 = ap_const_logic_0) and (ap_const_logic_1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter22 = ap_const_logic_0) and (ap_enable_reg_pp0_iter21 = ap_const_logic_0) and (ap_enable_reg_pp0_iter20 = ap_const_logic_0) and (ap_enable_reg_pp0_iter19 = ap_const_logic_0) and (ap_enable_reg_pp0_iter17 = ap_const_logic_0) and (ap_enable_reg_pp0_iter16 = ap_const_logic_0) and (ap_enable_reg_pp0_iter15 = ap_const_logic_0) and (ap_enable_reg_pp0_iter14 = ap_const_logic_0) and (ap_enable_reg_pp0_iter13 = ap_const_logic_0) and (ap_enable_reg_pp0_iter12 = ap_const_logic_0) and (ap_enable_reg_pp0_iter11 = ap_const_logic_0) and (ap_enable_reg_pp0_iter10 = ap_const_logic_0) and (ap_enable_reg_pp0_iter8 = ap_const_logic_0) and (ap_enable_reg_pp0_iter7 = ap_const_logic_0) and (ap_enable_reg_pp0_iter6 = ap_const_logic_0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter18 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;

    ap_reset_idle_pp0 <= ap_const_logic_0;

    ap_rst_n_inv_assign_proc : process(ap_rst_n)
    begin
                ap_rst_n_inv <= not(ap_rst_n);
    end process;

    carry_11_fu_3055_p2 <= (xor_ln942_10_reg_10377 and p_Result_180_reg_9886_pp0_iter12_reg);
    carry_13_fu_6580_p2 <= (xor_ln942_12_fu_6575_p2 and p_Result_184_reg_11025_pp0_iter21_reg);
    carry_15_fu_6635_p2 <= (xor_ln942_14_fu_6630_p2 and p_Result_188_reg_11053_pp0_iter21_reg);
    carry_17_fu_3153_p2 <= (xor_ln942_16_reg_10388 and p_Result_192_reg_9624_pp0_iter12_reg);
    carry_19_fu_3251_p2 <= (xor_ln942_18_reg_10399 and p_Result_196_reg_9916_pp0_iter12_reg);
    carry_1_fu_2761_p2 <= (xor_ln942_reg_10344 and p_Result_160_reg_9548_pp0_iter12_reg);
    carry_21_fu_6690_p2 <= (xor_ln942_20_fu_6685_p2 and p_Result_200_reg_11081_pp0_iter21_reg);
    carry_23_fu_6745_p2 <= (xor_ln942_22_fu_6740_p2 and p_Result_204_reg_11109_pp0_iter21_reg);
    carry_25_fu_3349_p2 <= (xor_ln942_24_reg_10410 and p_Result_208_reg_9662_pp0_iter12_reg);
    carry_27_fu_3447_p2 <= (xor_ln942_26_reg_10421 and p_Result_212_reg_9946_pp0_iter12_reg);
    carry_29_fu_6800_p2 <= (xor_ln942_28_fu_6795_p2 and p_Result_216_reg_11137_pp0_iter21_reg);
    carry_31_fu_6855_p2 <= (xor_ln942_30_fu_6850_p2 and p_Result_220_reg_11165_pp0_iter21_reg);
    carry_33_fu_3545_p2 <= (xor_ln942_32_reg_10432 and p_Result_224_reg_9700_pp0_iter12_reg);
    carry_35_fu_3643_p2 <= (xor_ln942_34_reg_10443 and p_Result_228_reg_9976_pp0_iter12_reg);
    carry_37_fu_6910_p2 <= (xor_ln942_36_fu_6905_p2 and p_Result_232_reg_11193_pp0_iter21_reg);
    carry_39_fu_6965_p2 <= (xor_ln942_38_fu_6960_p2 and p_Result_236_reg_11221_pp0_iter21_reg);
    carry_3_fu_2859_p2 <= (xor_ln942_2_reg_10355 and p_Result_164_reg_9856_pp0_iter12_reg);
    carry_41_fu_3741_p2 <= (xor_ln942_40_reg_10454 and p_Result_240_reg_9738_pp0_iter12_reg);
    carry_43_fu_3839_p2 <= (xor_ln942_42_reg_10465 and p_Result_244_reg_10006_pp0_iter12_reg);
    carry_45_fu_7020_p2 <= (xor_ln942_44_fu_7015_p2 and p_Result_248_reg_11249_pp0_iter21_reg);
    carry_47_fu_7075_p2 <= (xor_ln942_46_fu_7070_p2 and p_Result_252_reg_11277_pp0_iter21_reg);
    carry_49_fu_3937_p2 <= (xor_ln942_48_reg_10476 and p_Result_256_reg_9776_pp0_iter12_reg);
    carry_51_fu_4035_p2 <= (xor_ln942_50_reg_10487 and p_Result_260_reg_10036_pp0_iter12_reg);
    carry_53_fu_7130_p2 <= (xor_ln942_52_fu_7125_p2 and p_Result_264_reg_11305_pp0_iter21_reg);
    carry_55_fu_7185_p2 <= (xor_ln942_54_fu_7180_p2 and p_Result_268_reg_11333_pp0_iter21_reg);
    carry_57_fu_4133_p2 <= (xor_ln942_56_reg_10498 and p_Result_272_reg_9814_pp0_iter12_reg);
    carry_59_fu_4231_p2 <= (xor_ln942_58_reg_10509 and p_Result_276_reg_10066_pp0_iter12_reg);
    carry_5_fu_6470_p2 <= (xor_ln942_4_fu_6465_p2 and p_Result_168_reg_10969_pp0_iter21_reg);
    carry_61_fu_7240_p2 <= (xor_ln942_60_fu_7235_p2 and p_Result_280_reg_11361_pp0_iter21_reg);
    carry_63_fu_7295_p2 <= (xor_ln942_62_fu_7290_p2 and p_Result_284_reg_11389_pp0_iter21_reg);
    carry_7_fu_6525_p2 <= (xor_ln942_6_fu_6520_p2 and p_Result_172_reg_10997_pp0_iter21_reg);
    carry_9_fu_2957_p2 <= (xor_ln942_8_reg_10366 and p_Result_176_reg_9586_pp0_iter12_reg);

    center_TDATA_blk_n_assign_proc : process(center_TVALID, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            center_TDATA_blk_n <= center_TVALID;
        else 
            center_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    center_TREADY_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            center_TREADY <= ap_const_logic_1;
        else 
            center_TREADY <= ap_const_logic_0;
        end if; 
    end process;

    dds_cos_word_V_1_fu_777_p1 <= grp_phase_sincos_LUT_fu_288_ap_return(18 - 1 downto 0);
    dds_cos_word_V_2_fu_801_p1 <= grp_phase_sincos_LUT_fu_297_ap_return(18 - 1 downto 0);
    dds_cos_word_V_3_fu_825_p1 <= grp_phase_sincos_LUT_fu_306_ap_return(18 - 1 downto 0);
    dds_cos_word_V_4_fu_849_p1 <= grp_phase_sincos_LUT_fu_315_ap_return(18 - 1 downto 0);
    dds_cos_word_V_5_fu_873_p1 <= grp_phase_sincos_LUT_fu_324_ap_return(18 - 1 downto 0);
    dds_cos_word_V_6_fu_897_p1 <= grp_phase_sincos_LUT_fu_333_ap_return(18 - 1 downto 0);
    dds_cos_word_V_7_fu_921_p1 <= grp_phase_sincos_LUT_fu_342_ap_return(18 - 1 downto 0);
    dds_cos_word_V_fu_753_p1 <= grp_phase_sincos_LUT_fu_279_ap_return(18 - 1 downto 0);
    dds_sincos_M_imag_V_1_fu_3146_p3 <= 
        select_ln392_10_fu_3132_p3 when (or_ln392_5_fu_3140_p2(0) = '1') else 
        p_Val2_23_reg_10123_pp0_iter12_reg;
    dds_sincos_M_imag_V_2_fu_3342_p3 <= 
        select_ln392_18_fu_3328_p3 when (or_ln392_9_fu_3336_p2(0) = '1') else 
        p_Val2_37_reg_10157_pp0_iter12_reg;
    dds_sincos_M_imag_V_3_fu_3538_p3 <= 
        select_ln392_26_fu_3524_p3 when (or_ln392_13_fu_3532_p2(0) = '1') else 
        p_Val2_51_reg_10191_pp0_iter12_reg;
    dds_sincos_M_imag_V_4_fu_3734_p3 <= 
        select_ln392_34_fu_3720_p3 when (or_ln392_17_fu_3728_p2(0) = '1') else 
        p_Val2_65_reg_10225_pp0_iter12_reg;
    dds_sincos_M_imag_V_5_fu_3930_p3 <= 
        select_ln392_42_fu_3916_p3 when (or_ln392_21_fu_3924_p2(0) = '1') else 
        p_Val2_79_reg_10259_pp0_iter12_reg;
    dds_sincos_M_imag_V_6_fu_4126_p3 <= 
        select_ln392_50_fu_4112_p3 when (or_ln392_25_fu_4120_p2(0) = '1') else 
        p_Val2_93_reg_10293_pp0_iter12_reg;
    dds_sincos_M_imag_V_7_fu_4322_p3 <= 
        select_ln392_58_fu_4308_p3 when (or_ln392_29_fu_4316_p2(0) = '1') else 
        p_Val2_107_reg_10327_pp0_iter12_reg;
    dds_sincos_M_imag_V_fu_2950_p3 <= 
        select_ln392_fu_2936_p3 when (or_ln392_1_fu_2944_p2(0) = '1') else 
        p_Val2_10_reg_10089_pp0_iter12_reg;
    dds_sincos_M_real_V_1_fu_3048_p3 <= 
        select_ln392_8_fu_3034_p3 when (or_ln392_4_fu_3042_p2(0) = '1') else 
        p_Val2_20_reg_10106_pp0_iter12_reg;
    dds_sincos_M_real_V_2_fu_3244_p3 <= 
        select_ln392_16_fu_3230_p3 when (or_ln392_8_fu_3238_p2(0) = '1') else 
        p_Val2_34_reg_10140_pp0_iter12_reg;
    dds_sincos_M_real_V_3_fu_3440_p3 <= 
        select_ln392_24_fu_3426_p3 when (or_ln392_12_fu_3434_p2(0) = '1') else 
        p_Val2_48_reg_10174_pp0_iter12_reg;
    dds_sincos_M_real_V_4_fu_3636_p3 <= 
        select_ln392_32_fu_3622_p3 when (or_ln392_16_fu_3630_p2(0) = '1') else 
        p_Val2_62_reg_10208_pp0_iter12_reg;
    dds_sincos_M_real_V_5_fu_3832_p3 <= 
        select_ln392_40_fu_3818_p3 when (or_ln392_20_fu_3826_p2(0) = '1') else 
        p_Val2_76_reg_10242_pp0_iter12_reg;
    dds_sincos_M_real_V_6_fu_4028_p3 <= 
        select_ln392_48_fu_4014_p3 when (or_ln392_24_fu_4022_p2(0) = '1') else 
        p_Val2_90_reg_10276_pp0_iter12_reg;
    dds_sincos_M_real_V_7_fu_4224_p3 <= 
        select_ln392_56_fu_4210_p3 when (or_ln392_28_fu_4218_p2(0) = '1') else 
        p_Val2_104_reg_10310_pp0_iter12_reg;
    dds_sincos_M_real_V_fu_2852_p3 <= 
        select_ln392_1_fu_2838_p3 when (or_ln392_fu_2846_p2(0) = '1') else 
        p_Val2_7_reg_10072_pp0_iter12_reg;
    deleted_ones_10_fu_7699_p3 <= 
        and_ln936_4_fu_7693_p2 when (carry_21_reg_11853(0) = '1') else 
        Range1_all_ones_10_reg_11859;
    deleted_ones_11_fu_7781_p3 <= 
        and_ln936_5_fu_7775_p2 when (carry_23_reg_11881(0) = '1') else 
        Range1_all_ones_11_reg_11887;
    deleted_ones_12_fu_3365_p3 <= 
        Range1_all_zeros_12_fu_3353_p2 when (carry_25_fu_3349_p2(0) = '1') else 
        p_Result_206_reg_9649_pp0_iter12_reg;
    deleted_ones_13_fu_3463_p3 <= 
        Range1_all_zeros_13_fu_3451_p2 when (carry_27_fu_3447_p2(0) = '1') else 
        p_Result_210_reg_9933_pp0_iter12_reg;
    deleted_ones_14_fu_7863_p3 <= 
        and_ln936_6_fu_7857_p2 when (carry_29_reg_11909(0) = '1') else 
        Range1_all_ones_14_reg_11915;
    deleted_ones_15_fu_7945_p3 <= 
        and_ln936_7_fu_7939_p2 when (carry_31_reg_11937(0) = '1') else 
        Range1_all_ones_15_reg_11943;
    deleted_ones_16_fu_3561_p3 <= 
        Range1_all_zeros_16_fu_3549_p2 when (carry_33_fu_3545_p2(0) = '1') else 
        p_Result_222_reg_9687_pp0_iter12_reg;
    deleted_ones_17_fu_3659_p3 <= 
        Range1_all_zeros_17_fu_3647_p2 when (carry_35_fu_3643_p2(0) = '1') else 
        p_Result_226_reg_9963_pp0_iter12_reg;
    deleted_ones_18_fu_8027_p3 <= 
        and_ln936_8_fu_8021_p2 when (carry_37_reg_11965(0) = '1') else 
        Range1_all_ones_18_reg_11971;
    deleted_ones_19_fu_8109_p3 <= 
        and_ln936_9_fu_8103_p2 when (carry_39_reg_11993(0) = '1') else 
        Range1_all_ones_19_reg_11999;
    deleted_ones_1_fu_2875_p3 <= 
        Range1_all_zeros_1_fu_2863_p2 when (carry_3_fu_2859_p2(0) = '1') else 
        p_Result_162_reg_9843_pp0_iter12_reg;
    deleted_ones_20_fu_3757_p3 <= 
        Range1_all_zeros_20_fu_3745_p2 when (carry_41_fu_3741_p2(0) = '1') else 
        p_Result_238_reg_9725_pp0_iter12_reg;
    deleted_ones_21_fu_3855_p3 <= 
        Range1_all_zeros_21_fu_3843_p2 when (carry_43_fu_3839_p2(0) = '1') else 
        p_Result_242_reg_9993_pp0_iter12_reg;
    deleted_ones_22_fu_8191_p3 <= 
        and_ln936_10_fu_8185_p2 when (carry_45_reg_12021(0) = '1') else 
        Range1_all_ones_22_reg_12027;
    deleted_ones_23_fu_8273_p3 <= 
        and_ln936_11_fu_8267_p2 when (carry_47_reg_12049(0) = '1') else 
        Range1_all_ones_23_reg_12055;
    deleted_ones_24_fu_3953_p3 <= 
        Range1_all_zeros_24_fu_3941_p2 when (carry_49_fu_3937_p2(0) = '1') else 
        p_Result_254_reg_9763_pp0_iter12_reg;
    deleted_ones_25_fu_4051_p3 <= 
        Range1_all_zeros_25_fu_4039_p2 when (carry_51_fu_4035_p2(0) = '1') else 
        p_Result_258_reg_10023_pp0_iter12_reg;
    deleted_ones_26_fu_8355_p3 <= 
        and_ln936_12_fu_8349_p2 when (carry_53_reg_12077(0) = '1') else 
        Range1_all_ones_26_reg_12083;
    deleted_ones_27_fu_8437_p3 <= 
        and_ln936_13_fu_8431_p2 when (carry_55_reg_12105(0) = '1') else 
        Range1_all_ones_27_reg_12111;
    deleted_ones_28_fu_4149_p3 <= 
        Range1_all_zeros_28_fu_4137_p2 when (carry_57_fu_4133_p2(0) = '1') else 
        p_Result_270_reg_9801_pp0_iter12_reg;
    deleted_ones_29_fu_4247_p3 <= 
        Range1_all_zeros_29_fu_4235_p2 when (carry_59_fu_4231_p2(0) = '1') else 
        p_Result_274_reg_10053_pp0_iter12_reg;
    deleted_ones_2_fu_7371_p3 <= 
        and_ln936_fu_7365_p2 when (carry_5_reg_11741(0) = '1') else 
        Range1_all_ones_2_reg_11747;
    deleted_ones_30_fu_8519_p3 <= 
        and_ln936_14_fu_8513_p2 when (carry_61_reg_12133(0) = '1') else 
        Range1_all_ones_30_reg_12139;
    deleted_ones_31_fu_8601_p3 <= 
        and_ln936_15_fu_8595_p2 when (carry_63_reg_12161(0) = '1') else 
        Range1_all_ones_31_reg_12167;
    deleted_ones_3_fu_7453_p3 <= 
        and_ln936_1_fu_7447_p2 when (carry_7_reg_11769(0) = '1') else 
        Range1_all_ones_3_reg_11775;
    deleted_ones_4_fu_2973_p3 <= 
        Range1_all_zeros_4_fu_2961_p2 when (carry_9_fu_2957_p2(0) = '1') else 
        p_Result_174_reg_9573_pp0_iter12_reg;
    deleted_ones_5_fu_3071_p3 <= 
        Range1_all_zeros_5_fu_3059_p2 when (carry_11_fu_3055_p2(0) = '1') else 
        p_Result_178_reg_9873_pp0_iter12_reg;
    deleted_ones_6_fu_7535_p3 <= 
        and_ln936_2_fu_7529_p2 when (carry_13_reg_11797(0) = '1') else 
        Range1_all_ones_6_reg_11803;
    deleted_ones_7_fu_7617_p3 <= 
        and_ln936_3_fu_7611_p2 when (carry_15_reg_11825(0) = '1') else 
        Range1_all_ones_7_reg_11831;
    deleted_ones_8_fu_3169_p3 <= 
        Range1_all_zeros_8_fu_3157_p2 when (carry_17_fu_3153_p2(0) = '1') else 
        p_Result_190_reg_9611_pp0_iter12_reg;
    deleted_ones_9_fu_3267_p3 <= 
        Range1_all_zeros_9_fu_3255_p2 when (carry_19_fu_3251_p2(0) = '1') else 
        p_Result_194_reg_9903_pp0_iter12_reg;
    deleted_ones_fu_2777_p3 <= 
        Range1_all_zeros_fu_2765_p2 when (carry_1_fu_2761_p2(0) = '1') else 
        p_Result_158_reg_9535_pp0_iter12_reg;
    deleted_zeros_10_fu_6705_p3 <= 
        Range1_all_ones_10_fu_6695_p2 when (carry_21_fu_6690_p2(0) = '1') else 
        Range1_all_zeros_10_fu_6700_p2;
    deleted_zeros_11_fu_6760_p3 <= 
        Range1_all_ones_11_fu_6750_p2 when (carry_23_fu_6745_p2(0) = '1') else 
        Range1_all_zeros_11_fu_6755_p2;
    deleted_zeros_12_fu_3358_p3 <= 
        p_Result_206_reg_9649_pp0_iter12_reg when (carry_25_fu_3349_p2(0) = '1') else 
        Range1_all_zeros_12_fu_3353_p2;
    deleted_zeros_13_fu_3456_p3 <= 
        p_Result_210_reg_9933_pp0_iter12_reg when (carry_27_fu_3447_p2(0) = '1') else 
        Range1_all_zeros_13_fu_3451_p2;
    deleted_zeros_14_fu_6815_p3 <= 
        Range1_all_ones_14_fu_6805_p2 when (carry_29_fu_6800_p2(0) = '1') else 
        Range1_all_zeros_14_fu_6810_p2;
    deleted_zeros_15_fu_6870_p3 <= 
        Range1_all_ones_15_fu_6860_p2 when (carry_31_fu_6855_p2(0) = '1') else 
        Range1_all_zeros_15_fu_6865_p2;
    deleted_zeros_16_fu_3554_p3 <= 
        p_Result_222_reg_9687_pp0_iter12_reg when (carry_33_fu_3545_p2(0) = '1') else 
        Range1_all_zeros_16_fu_3549_p2;
    deleted_zeros_17_fu_3652_p3 <= 
        p_Result_226_reg_9963_pp0_iter12_reg when (carry_35_fu_3643_p2(0) = '1') else 
        Range1_all_zeros_17_fu_3647_p2;
    deleted_zeros_18_fu_6925_p3 <= 
        Range1_all_ones_18_fu_6915_p2 when (carry_37_fu_6910_p2(0) = '1') else 
        Range1_all_zeros_18_fu_6920_p2;
    deleted_zeros_19_fu_6980_p3 <= 
        Range1_all_ones_19_fu_6970_p2 when (carry_39_fu_6965_p2(0) = '1') else 
        Range1_all_zeros_19_fu_6975_p2;
    deleted_zeros_1_fu_2868_p3 <= 
        p_Result_162_reg_9843_pp0_iter12_reg when (carry_3_fu_2859_p2(0) = '1') else 
        Range1_all_zeros_1_fu_2863_p2;
    deleted_zeros_20_fu_3750_p3 <= 
        p_Result_238_reg_9725_pp0_iter12_reg when (carry_41_fu_3741_p2(0) = '1') else 
        Range1_all_zeros_20_fu_3745_p2;
    deleted_zeros_21_fu_3848_p3 <= 
        p_Result_242_reg_9993_pp0_iter12_reg when (carry_43_fu_3839_p2(0) = '1') else 
        Range1_all_zeros_21_fu_3843_p2;
    deleted_zeros_22_fu_7035_p3 <= 
        Range1_all_ones_22_fu_7025_p2 when (carry_45_fu_7020_p2(0) = '1') else 
        Range1_all_zeros_22_fu_7030_p2;
    deleted_zeros_23_fu_7090_p3 <= 
        Range1_all_ones_23_fu_7080_p2 when (carry_47_fu_7075_p2(0) = '1') else 
        Range1_all_zeros_23_fu_7085_p2;
    deleted_zeros_24_fu_3946_p3 <= 
        p_Result_254_reg_9763_pp0_iter12_reg when (carry_49_fu_3937_p2(0) = '1') else 
        Range1_all_zeros_24_fu_3941_p2;
    deleted_zeros_25_fu_4044_p3 <= 
        p_Result_258_reg_10023_pp0_iter12_reg when (carry_51_fu_4035_p2(0) = '1') else 
        Range1_all_zeros_25_fu_4039_p2;
    deleted_zeros_26_fu_7145_p3 <= 
        Range1_all_ones_26_fu_7135_p2 when (carry_53_fu_7130_p2(0) = '1') else 
        Range1_all_zeros_26_fu_7140_p2;
    deleted_zeros_27_fu_7200_p3 <= 
        Range1_all_ones_27_fu_7190_p2 when (carry_55_fu_7185_p2(0) = '1') else 
        Range1_all_zeros_27_fu_7195_p2;
    deleted_zeros_28_fu_4142_p3 <= 
        p_Result_270_reg_9801_pp0_iter12_reg when (carry_57_fu_4133_p2(0) = '1') else 
        Range1_all_zeros_28_fu_4137_p2;
    deleted_zeros_29_fu_4240_p3 <= 
        p_Result_274_reg_10053_pp0_iter12_reg when (carry_59_fu_4231_p2(0) = '1') else 
        Range1_all_zeros_29_fu_4235_p2;
    deleted_zeros_2_fu_6485_p3 <= 
        Range1_all_ones_2_fu_6475_p2 when (carry_5_fu_6470_p2(0) = '1') else 
        Range1_all_zeros_2_fu_6480_p2;
    deleted_zeros_30_fu_7255_p3 <= 
        Range1_all_ones_30_fu_7245_p2 when (carry_61_fu_7240_p2(0) = '1') else 
        Range1_all_zeros_30_fu_7250_p2;
    deleted_zeros_31_fu_7310_p3 <= 
        Range1_all_ones_31_fu_7300_p2 when (carry_63_fu_7295_p2(0) = '1') else 
        Range1_all_zeros_31_fu_7305_p2;
    deleted_zeros_3_fu_6540_p3 <= 
        Range1_all_ones_3_fu_6530_p2 when (carry_7_fu_6525_p2(0) = '1') else 
        Range1_all_zeros_3_fu_6535_p2;
    deleted_zeros_4_fu_2966_p3 <= 
        p_Result_174_reg_9573_pp0_iter12_reg when (carry_9_fu_2957_p2(0) = '1') else 
        Range1_all_zeros_4_fu_2961_p2;
    deleted_zeros_5_fu_3064_p3 <= 
        p_Result_178_reg_9873_pp0_iter12_reg when (carry_11_fu_3055_p2(0) = '1') else 
        Range1_all_zeros_5_fu_3059_p2;
    deleted_zeros_6_fu_6595_p3 <= 
        Range1_all_ones_6_fu_6585_p2 when (carry_13_fu_6580_p2(0) = '1') else 
        Range1_all_zeros_6_fu_6590_p2;
    deleted_zeros_7_fu_6650_p3 <= 
        Range1_all_ones_7_fu_6640_p2 when (carry_15_fu_6635_p2(0) = '1') else 
        Range1_all_zeros_7_fu_6645_p2;
    deleted_zeros_8_fu_3162_p3 <= 
        p_Result_190_reg_9611_pp0_iter12_reg when (carry_17_fu_3153_p2(0) = '1') else 
        Range1_all_zeros_8_fu_3157_p2;
    deleted_zeros_9_fu_3260_p3 <= 
        p_Result_194_reg_9903_pp0_iter12_reg when (carry_19_fu_3251_p2(0) = '1') else 
        Range1_all_zeros_9_fu_3255_p2;
    deleted_zeros_fu_2770_p3 <= 
        p_Result_158_reg_9535_pp0_iter12_reg when (carry_1_fu_2761_p2(0) = '1') else 
        Range1_all_zeros_fu_2765_p2;

    grp_fu_8694_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_fu_8694_ce <= ap_const_logic_1;
        else 
            grp_fu_8694_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_8694_p1 <= zext_ln1319_fu_948_p1(16 - 1 downto 0);

    grp_fu_8705_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_fu_8705_ce <= ap_const_logic_1;
        else 
            grp_fu_8705_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_8705_p0 <= zext_ln1319_fu_948_p1(16 - 1 downto 0);

    grp_fu_8712_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_fu_8712_ce <= ap_const_logic_1;
        else 
            grp_fu_8712_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_8712_p1 <= zext_ln1319_1_fu_957_p1(16 - 1 downto 0);

    grp_fu_8723_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_fu_8723_ce <= ap_const_logic_1;
        else 
            grp_fu_8723_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_8723_p0 <= zext_ln1319_1_fu_957_p1(16 - 1 downto 0);

    grp_fu_8730_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_fu_8730_ce <= ap_const_logic_1;
        else 
            grp_fu_8730_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_8730_p1 <= zext_ln1319_2_fu_966_p1(16 - 1 downto 0);

    grp_fu_8741_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_fu_8741_ce <= ap_const_logic_1;
        else 
            grp_fu_8741_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_8741_p0 <= zext_ln1319_2_fu_966_p1(16 - 1 downto 0);

    grp_fu_8748_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_fu_8748_ce <= ap_const_logic_1;
        else 
            grp_fu_8748_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_8748_p1 <= zext_ln1319_3_fu_975_p1(16 - 1 downto 0);

    grp_fu_8759_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_fu_8759_ce <= ap_const_logic_1;
        else 
            grp_fu_8759_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_8759_p0 <= zext_ln1319_3_fu_975_p1(16 - 1 downto 0);

    grp_fu_8766_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_fu_8766_ce <= ap_const_logic_1;
        else 
            grp_fu_8766_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_8766_p1 <= zext_ln1319_4_fu_984_p1(16 - 1 downto 0);

    grp_fu_8777_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_fu_8777_ce <= ap_const_logic_1;
        else 
            grp_fu_8777_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_8777_p0 <= zext_ln1319_4_fu_984_p1(16 - 1 downto 0);

    grp_fu_8784_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_fu_8784_ce <= ap_const_logic_1;
        else 
            grp_fu_8784_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_8784_p1 <= zext_ln1319_5_fu_993_p1(16 - 1 downto 0);

    grp_fu_8795_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_fu_8795_ce <= ap_const_logic_1;
        else 
            grp_fu_8795_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_8795_p0 <= zext_ln1319_5_fu_993_p1(16 - 1 downto 0);

    grp_fu_8802_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_fu_8802_ce <= ap_const_logic_1;
        else 
            grp_fu_8802_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_8802_p1 <= zext_ln1319_6_fu_1002_p1(16 - 1 downto 0);

    grp_fu_8813_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_fu_8813_ce <= ap_const_logic_1;
        else 
            grp_fu_8813_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_8813_p0 <= zext_ln1319_6_fu_1002_p1(16 - 1 downto 0);

    grp_fu_8820_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_fu_8820_ce <= ap_const_logic_1;
        else 
            grp_fu_8820_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_8820_p1 <= zext_ln1319_7_fu_1011_p1(16 - 1 downto 0);

    grp_fu_8831_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_fu_8831_ce <= ap_const_logic_1;
        else 
            grp_fu_8831_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_8831_p0 <= zext_ln1319_7_fu_1011_p1(16 - 1 downto 0);

    grp_fu_8838_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_fu_8838_ce <= ap_const_logic_1;
        else 
            grp_fu_8838_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_8838_p1 <= sext_ln1317_fu_4329_p1(16 - 1 downto 0);

    grp_fu_8844_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_fu_8844_ce <= ap_const_logic_1;
        else 
            grp_fu_8844_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_8844_p1 <= sext_ln1317_fu_4329_p1(16 - 1 downto 0);

    grp_fu_8851_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_fu_8851_ce <= ap_const_logic_1;
        else 
            grp_fu_8851_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_8851_p1 <= sext_ln1317_2_fu_4338_p1(16 - 1 downto 0);

    grp_fu_8857_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_fu_8857_ce <= ap_const_logic_1;
        else 
            grp_fu_8857_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_8857_p1 <= sext_ln1317_2_fu_4338_p1(16 - 1 downto 0);

    grp_fu_8864_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_fu_8864_ce <= ap_const_logic_1;
        else 
            grp_fu_8864_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_8864_p1 <= sext_ln1317_4_fu_4347_p1(16 - 1 downto 0);

    grp_fu_8870_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_fu_8870_ce <= ap_const_logic_1;
        else 
            grp_fu_8870_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_8870_p1 <= sext_ln1317_4_fu_4347_p1(16 - 1 downto 0);

    grp_fu_8877_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_fu_8877_ce <= ap_const_logic_1;
        else 
            grp_fu_8877_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_8877_p1 <= sext_ln1317_6_fu_4356_p1(16 - 1 downto 0);

    grp_fu_8883_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_fu_8883_ce <= ap_const_logic_1;
        else 
            grp_fu_8883_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_8883_p1 <= sext_ln1317_6_fu_4356_p1(16 - 1 downto 0);

    grp_fu_8890_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_fu_8890_ce <= ap_const_logic_1;
        else 
            grp_fu_8890_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_8890_p1 <= sext_ln1317_8_fu_4365_p1(16 - 1 downto 0);

    grp_fu_8896_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_fu_8896_ce <= ap_const_logic_1;
        else 
            grp_fu_8896_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_8896_p1 <= sext_ln1317_8_fu_4365_p1(16 - 1 downto 0);

    grp_fu_8903_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_fu_8903_ce <= ap_const_logic_1;
        else 
            grp_fu_8903_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_8903_p1 <= sext_ln1317_10_fu_4374_p1(16 - 1 downto 0);

    grp_fu_8909_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_fu_8909_ce <= ap_const_logic_1;
        else 
            grp_fu_8909_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_8909_p1 <= sext_ln1317_10_fu_4374_p1(16 - 1 downto 0);

    grp_fu_8916_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_fu_8916_ce <= ap_const_logic_1;
        else 
            grp_fu_8916_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_8916_p1 <= sext_ln1317_12_fu_4383_p1(16 - 1 downto 0);

    grp_fu_8922_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_fu_8922_ce <= ap_const_logic_1;
        else 
            grp_fu_8922_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_8922_p1 <= sext_ln1317_12_fu_4383_p1(16 - 1 downto 0);

    grp_fu_8929_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_fu_8929_ce <= ap_const_logic_1;
        else 
            grp_fu_8929_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_8929_p1 <= sext_ln1317_14_fu_4392_p1(16 - 1 downto 0);

    grp_fu_8935_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_fu_8935_ce <= ap_const_logic_1;
        else 
            grp_fu_8935_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_8935_p1 <= sext_ln1317_14_fu_4392_p1(16 - 1 downto 0);

    grp_fu_8942_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_fu_8942_ce <= ap_const_logic_1;
        else 
            grp_fu_8942_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_8942_p0 <= sext_ln1319_1_reg_10612(18 - 1 downto 0);
    grp_fu_8942_p1 <= sext_ln1317_1_fu_4401_p1(16 - 1 downto 0);

    grp_fu_8949_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_fu_8949_ce <= ap_const_logic_1;
        else 
            grp_fu_8949_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_8949_p0 <= sext_ln1319_reg_10606(18 - 1 downto 0);
    grp_fu_8949_p1 <= sext_ln1317_1_fu_4401_p1(16 - 1 downto 0);

    grp_fu_8956_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_fu_8956_ce <= ap_const_logic_1;
        else 
            grp_fu_8956_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_8956_p0 <= sext_ln1319_3_reg_10630(18 - 1 downto 0);
    grp_fu_8956_p1 <= sext_ln1317_3_fu_4404_p1(16 - 1 downto 0);

    grp_fu_8963_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_fu_8963_ce <= ap_const_logic_1;
        else 
            grp_fu_8963_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_8963_p0 <= sext_ln1319_2_reg_10624(18 - 1 downto 0);
    grp_fu_8963_p1 <= sext_ln1317_3_fu_4404_p1(16 - 1 downto 0);

    grp_fu_8970_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_fu_8970_ce <= ap_const_logic_1;
        else 
            grp_fu_8970_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_8970_p0 <= sext_ln1319_5_reg_10648(18 - 1 downto 0);
    grp_fu_8970_p1 <= sext_ln1317_5_fu_4407_p1(16 - 1 downto 0);

    grp_fu_8977_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_fu_8977_ce <= ap_const_logic_1;
        else 
            grp_fu_8977_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_8977_p0 <= sext_ln1319_4_reg_10642(18 - 1 downto 0);
    grp_fu_8977_p1 <= sext_ln1317_5_fu_4407_p1(16 - 1 downto 0);

    grp_fu_8984_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_fu_8984_ce <= ap_const_logic_1;
        else 
            grp_fu_8984_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_8984_p0 <= sext_ln1319_7_reg_10666(18 - 1 downto 0);
    grp_fu_8984_p1 <= sext_ln1317_7_fu_4410_p1(16 - 1 downto 0);

    grp_fu_8991_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_fu_8991_ce <= ap_const_logic_1;
        else 
            grp_fu_8991_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_8991_p0 <= sext_ln1319_6_reg_10660(18 - 1 downto 0);
    grp_fu_8991_p1 <= sext_ln1317_7_fu_4410_p1(16 - 1 downto 0);

    grp_fu_8998_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_fu_8998_ce <= ap_const_logic_1;
        else 
            grp_fu_8998_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_8998_p0 <= sext_ln1319_9_reg_10684(18 - 1 downto 0);
    grp_fu_8998_p1 <= sext_ln1317_9_fu_4413_p1(16 - 1 downto 0);

    grp_fu_9005_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_fu_9005_ce <= ap_const_logic_1;
        else 
            grp_fu_9005_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_9005_p0 <= sext_ln1319_8_reg_10678(18 - 1 downto 0);
    grp_fu_9005_p1 <= sext_ln1317_9_fu_4413_p1(16 - 1 downto 0);

    grp_fu_9012_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_fu_9012_ce <= ap_const_logic_1;
        else 
            grp_fu_9012_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_9012_p0 <= sext_ln1319_11_reg_10702(18 - 1 downto 0);
    grp_fu_9012_p1 <= sext_ln1317_11_fu_4416_p1(16 - 1 downto 0);

    grp_fu_9019_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_fu_9019_ce <= ap_const_logic_1;
        else 
            grp_fu_9019_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_9019_p0 <= sext_ln1319_10_reg_10696(18 - 1 downto 0);
    grp_fu_9019_p1 <= sext_ln1317_11_fu_4416_p1(16 - 1 downto 0);

    grp_fu_9026_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_fu_9026_ce <= ap_const_logic_1;
        else 
            grp_fu_9026_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_9026_p0 <= sext_ln1319_13_reg_10720(18 - 1 downto 0);
    grp_fu_9026_p1 <= sext_ln1317_13_fu_4419_p1(16 - 1 downto 0);

    grp_fu_9033_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_fu_9033_ce <= ap_const_logic_1;
        else 
            grp_fu_9033_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_9033_p0 <= sext_ln1319_12_reg_10714(18 - 1 downto 0);
    grp_fu_9033_p1 <= sext_ln1317_13_fu_4419_p1(16 - 1 downto 0);

    grp_fu_9040_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_fu_9040_ce <= ap_const_logic_1;
        else 
            grp_fu_9040_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_9040_p0 <= sext_ln1319_15_reg_10738(18 - 1 downto 0);
    grp_fu_9040_p1 <= sext_ln1317_15_fu_4422_p1(16 - 1 downto 0);

    grp_fu_9047_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_fu_9047_ce <= ap_const_logic_1;
        else 
            grp_fu_9047_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_9047_p0 <= sext_ln1319_14_reg_10732(18 - 1 downto 0);
    grp_fu_9047_p1 <= sext_ln1317_15_fu_4422_p1(16 - 1 downto 0);
    grp_phase_sincos_LUT_fu_279_acc <= accumulator_TDATA(21 - 1 downto 0);

    grp_phase_sincos_LUT_fu_279_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001_ignoreCallOp34)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001_ignoreCallOp34) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_phase_sincos_LUT_fu_279_ap_ce <= ap_const_logic_1;
        else 
            grp_phase_sincos_LUT_fu_279_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_phase_sincos_LUT_fu_279_ap_start_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_phase_sincos_LUT_fu_279_ap_start <= ap_const_logic_1;
        else 
            grp_phase_sincos_LUT_fu_279_ap_start <= ap_const_logic_0;
        end if; 
    end process;

    grp_phase_sincos_LUT_fu_288_acc <= accumulator_TDATA(41 downto 21);

    grp_phase_sincos_LUT_fu_288_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001_ignoreCallOp40)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001_ignoreCallOp40) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_phase_sincos_LUT_fu_288_ap_ce <= ap_const_logic_1;
        else 
            grp_phase_sincos_LUT_fu_288_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_phase_sincos_LUT_fu_288_ap_start_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_phase_sincos_LUT_fu_288_ap_start <= ap_const_logic_1;
        else 
            grp_phase_sincos_LUT_fu_288_ap_start <= ap_const_logic_0;
        end if; 
    end process;

    grp_phase_sincos_LUT_fu_297_acc <= accumulator_TDATA(62 downto 42);

    grp_phase_sincos_LUT_fu_297_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001_ignoreCallOp46)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001_ignoreCallOp46) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_phase_sincos_LUT_fu_297_ap_ce <= ap_const_logic_1;
        else 
            grp_phase_sincos_LUT_fu_297_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_phase_sincos_LUT_fu_297_ap_start_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_phase_sincos_LUT_fu_297_ap_start <= ap_const_logic_1;
        else 
            grp_phase_sincos_LUT_fu_297_ap_start <= ap_const_logic_0;
        end if; 
    end process;

    grp_phase_sincos_LUT_fu_306_acc <= accumulator_TDATA(83 downto 63);

    grp_phase_sincos_LUT_fu_306_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001_ignoreCallOp52)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001_ignoreCallOp52) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_phase_sincos_LUT_fu_306_ap_ce <= ap_const_logic_1;
        else 
            grp_phase_sincos_LUT_fu_306_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_phase_sincos_LUT_fu_306_ap_start_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_phase_sincos_LUT_fu_306_ap_start <= ap_const_logic_1;
        else 
            grp_phase_sincos_LUT_fu_306_ap_start <= ap_const_logic_0;
        end if; 
    end process;

    grp_phase_sincos_LUT_fu_315_acc <= accumulator_TDATA(104 downto 84);

    grp_phase_sincos_LUT_fu_315_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001_ignoreCallOp58)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001_ignoreCallOp58) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_phase_sincos_LUT_fu_315_ap_ce <= ap_const_logic_1;
        else 
            grp_phase_sincos_LUT_fu_315_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_phase_sincos_LUT_fu_315_ap_start_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_phase_sincos_LUT_fu_315_ap_start <= ap_const_logic_1;
        else 
            grp_phase_sincos_LUT_fu_315_ap_start <= ap_const_logic_0;
        end if; 
    end process;

    grp_phase_sincos_LUT_fu_324_acc <= accumulator_TDATA(125 downto 105);

    grp_phase_sincos_LUT_fu_324_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001_ignoreCallOp64)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001_ignoreCallOp64) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_phase_sincos_LUT_fu_324_ap_ce <= ap_const_logic_1;
        else 
            grp_phase_sincos_LUT_fu_324_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_phase_sincos_LUT_fu_324_ap_start_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_phase_sincos_LUT_fu_324_ap_start <= ap_const_logic_1;
        else 
            grp_phase_sincos_LUT_fu_324_ap_start <= ap_const_logic_0;
        end if; 
    end process;

    grp_phase_sincos_LUT_fu_333_acc <= accumulator_TDATA(146 downto 126);

    grp_phase_sincos_LUT_fu_333_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001_ignoreCallOp70)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001_ignoreCallOp70) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_phase_sincos_LUT_fu_333_ap_ce <= ap_const_logic_1;
        else 
            grp_phase_sincos_LUT_fu_333_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_phase_sincos_LUT_fu_333_ap_start_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_phase_sincos_LUT_fu_333_ap_start <= ap_const_logic_1;
        else 
            grp_phase_sincos_LUT_fu_333_ap_start <= ap_const_logic_0;
        end if; 
    end process;

    grp_phase_sincos_LUT_fu_342_acc <= accumulator_TDATA(167 downto 147);

    grp_phase_sincos_LUT_fu_342_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001_ignoreCallOp76)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001_ignoreCallOp76) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_phase_sincos_LUT_fu_342_ap_ce <= ap_const_logic_1;
        else 
            grp_phase_sincos_LUT_fu_342_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_phase_sincos_LUT_fu_342_ap_start_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_phase_sincos_LUT_fu_342_ap_start <= ap_const_logic_1;
        else 
            grp_phase_sincos_LUT_fu_342_ap_start <= ap_const_logic_0;
        end if; 
    end process;

    icmp_ln420_10_fu_5576_p2 <= "0" when (or_ln420_19_fu_5568_p3 = ap_const_lv16_0) else "1";
    icmp_ln420_11_fu_5615_p2 <= "0" when (or_ln420_22_fu_5607_p3 = ap_const_lv16_0) else "1";
    icmp_ln420_12_fu_5654_p2 <= "0" when (or_ln420_23_fu_5646_p3 = ap_const_lv16_0) else "1";
    icmp_ln420_13_fu_5693_p2 <= "0" when (or_ln420_26_fu_5685_p3 = ap_const_lv16_0) else "1";
    icmp_ln420_14_fu_5732_p2 <= "0" when (or_ln420_27_fu_5724_p3 = ap_const_lv16_0) else "1";
    icmp_ln420_15_fu_5771_p2 <= "0" when (or_ln420_30_fu_5763_p3 = ap_const_lv16_0) else "1";
    icmp_ln420_1_fu_5225_p2 <= "0" when (or_ln420_3_fu_5217_p3 = ap_const_lv16_0) else "1";
    icmp_ln420_2_fu_5264_p2 <= "0" when (or_ln420_6_fu_5256_p3 = ap_const_lv16_0) else "1";
    icmp_ln420_3_fu_5303_p2 <= "0" when (or_ln420_7_fu_5295_p3 = ap_const_lv16_0) else "1";
    icmp_ln420_4_fu_5342_p2 <= "0" when (or_ln420_s_fu_5334_p3 = ap_const_lv16_0) else "1";
    icmp_ln420_5_fu_5381_p2 <= "0" when (or_ln420_10_fu_5373_p3 = ap_const_lv16_0) else "1";
    icmp_ln420_6_fu_5420_p2 <= "0" when (or_ln420_11_fu_5412_p3 = ap_const_lv16_0) else "1";
    icmp_ln420_7_fu_5459_p2 <= "0" when (or_ln420_14_fu_5451_p3 = ap_const_lv16_0) else "1";
    icmp_ln420_8_fu_5498_p2 <= "0" when (or_ln420_15_fu_5490_p3 = ap_const_lv16_0) else "1";
    icmp_ln420_9_fu_5537_p2 <= "0" when (or_ln420_18_fu_5529_p3 = ap_const_lv16_0) else "1";
    icmp_ln420_fu_5186_p2 <= "0" when (or_ln420_2_fu_5178_p3 = ap_const_lv16_0) else "1";
    icmp_ln946_10_fu_2656_p2 <= "1" when (trunc_ln946_10_reg_10169 = ap_const_lv17_0) else "0";
    icmp_ln946_11_fu_6735_p2 <= "1" when (trunc_ln946_11_reg_11555 = ap_const_lv15_0) else "0";
    icmp_ln946_12_fu_6790_p2 <= "1" when (trunc_ln946_12_reg_11571 = ap_const_lv15_0) else "0";
    icmp_ln946_13_fu_2666_p2 <= "1" when (trunc_ln946_13_reg_10186 = ap_const_lv17_0) else "0";
    icmp_ln946_14_fu_2676_p2 <= "1" when (trunc_ln946_14_reg_10203 = ap_const_lv17_0) else "0";
    icmp_ln946_15_fu_6845_p2 <= "1" when (trunc_ln946_15_reg_11587 = ap_const_lv15_0) else "0";
    icmp_ln946_16_fu_6900_p2 <= "1" when (trunc_ln946_16_reg_11603 = ap_const_lv15_0) else "0";
    icmp_ln946_17_fu_2686_p2 <= "1" when (trunc_ln946_17_reg_10220 = ap_const_lv17_0) else "0";
    icmp_ln946_18_fu_2696_p2 <= "1" when (trunc_ln946_18_reg_10237 = ap_const_lv17_0) else "0";
    icmp_ln946_19_fu_6955_p2 <= "1" when (trunc_ln946_19_reg_11619 = ap_const_lv15_0) else "0";
    icmp_ln946_20_fu_7010_p2 <= "1" when (trunc_ln946_20_reg_11635 = ap_const_lv15_0) else "0";
    icmp_ln946_21_fu_2706_p2 <= "1" when (trunc_ln946_21_reg_10254 = ap_const_lv17_0) else "0";
    icmp_ln946_22_fu_2716_p2 <= "1" when (trunc_ln946_22_reg_10271 = ap_const_lv17_0) else "0";
    icmp_ln946_23_fu_7065_p2 <= "1" when (trunc_ln946_23_reg_11651 = ap_const_lv15_0) else "0";
    icmp_ln946_24_fu_7120_p2 <= "1" when (trunc_ln946_24_reg_11667 = ap_const_lv15_0) else "0";
    icmp_ln946_25_fu_2726_p2 <= "1" when (trunc_ln946_25_reg_10288 = ap_const_lv17_0) else "0";
    icmp_ln946_26_fu_2736_p2 <= "1" when (trunc_ln946_26_reg_10305 = ap_const_lv17_0) else "0";
    icmp_ln946_27_fu_7175_p2 <= "1" when (trunc_ln946_27_reg_11683 = ap_const_lv15_0) else "0";
    icmp_ln946_28_fu_7230_p2 <= "1" when (trunc_ln946_28_reg_11699 = ap_const_lv15_0) else "0";
    icmp_ln946_29_fu_2746_p2 <= "1" when (trunc_ln946_29_reg_10322 = ap_const_lv17_0) else "0";
    icmp_ln946_2_fu_2616_p2 <= "1" when (trunc_ln946_2_reg_10101 = ap_const_lv17_0) else "0";
    icmp_ln946_30_fu_2756_p2 <= "1" when (trunc_ln946_30_reg_10339 = ap_const_lv17_0) else "0";
    icmp_ln946_31_fu_7285_p2 <= "1" when (trunc_ln946_31_reg_11715 = ap_const_lv15_0) else "0";
    icmp_ln946_32_fu_7340_p2 <= "1" when (trunc_ln946_32_reg_11731 = ap_const_lv15_0) else "0";
    icmp_ln946_3_fu_6515_p2 <= "1" when (trunc_ln946_3_reg_11491 = ap_const_lv15_0) else "0";
    icmp_ln946_4_fu_6570_p2 <= "1" when (trunc_ln946_4_reg_11507 = ap_const_lv15_0) else "0";
    icmp_ln946_5_fu_2626_p2 <= "1" when (trunc_ln946_5_reg_10118 = ap_const_lv17_0) else "0";
    icmp_ln946_6_fu_2636_p2 <= "1" when (trunc_ln946_6_reg_10135 = ap_const_lv17_0) else "0";
    icmp_ln946_7_fu_6625_p2 <= "1" when (trunc_ln946_7_reg_11523 = ap_const_lv15_0) else "0";
    icmp_ln946_8_fu_6680_p2 <= "1" when (trunc_ln946_8_reg_11539 = ap_const_lv15_0) else "0";
    icmp_ln946_9_fu_2646_p2 <= "1" when (trunc_ln946_9_reg_10152 = ap_const_lv17_0) else "0";
    icmp_ln946_fu_2606_p2 <= "1" when (trunc_ln946_reg_10084 = ap_const_lv17_0) else "0";
    iq_M_real_fu_368_p1 <= res_in_TDATA(16 - 1 downto 0);
    lhs_V_10_fu_1325_p3 <= (dds_sin_word_V_1_reg_9247_pp0_iter9_reg & ap_const_lv25_0);
    lhs_V_16_fu_1039_p3 <= (dds_cos_word_V_2_reg_9258_pp0_iter7_reg & ap_const_lv25_0);
    lhs_V_18_fu_1380_p3 <= (dds_sin_word_V_2_reg_9264_pp0_iter9_reg & ap_const_lv25_0);
    lhs_V_1_fu_1017_p3 <= (dds_cos_word_V_reg_9224_pp0_iter7_reg & ap_const_lv25_0);
    lhs_V_24_fu_1050_p3 <= (dds_cos_word_V_3_reg_9275_pp0_iter7_reg & ap_const_lv25_0);
    lhs_V_26_fu_1435_p3 <= (dds_sin_word_V_3_reg_9281_pp0_iter9_reg & ap_const_lv25_0);
    lhs_V_2_fu_1270_p3 <= (dds_sin_word_V_reg_9230_pp0_iter9_reg & ap_const_lv25_0);
    lhs_V_32_fu_1061_p3 <= (dds_cos_word_V_4_reg_9292_pp0_iter7_reg & ap_const_lv25_0);
    lhs_V_34_fu_1490_p3 <= (dds_sin_word_V_4_reg_9298_pp0_iter9_reg & ap_const_lv25_0);
    lhs_V_40_fu_1072_p3 <= (dds_cos_word_V_5_reg_9309_pp0_iter7_reg & ap_const_lv25_0);
    lhs_V_42_fu_1545_p3 <= (dds_sin_word_V_5_reg_9315_pp0_iter9_reg & ap_const_lv25_0);
    lhs_V_48_fu_1083_p3 <= (dds_cos_word_V_6_reg_9326_pp0_iter7_reg & ap_const_lv25_0);
    lhs_V_50_fu_1600_p3 <= (dds_sin_word_V_6_reg_9332_pp0_iter9_reg & ap_const_lv25_0);
    lhs_V_56_fu_1094_p3 <= (dds_cos_word_V_7_reg_9343_pp0_iter7_reg & ap_const_lv25_0);
    lhs_V_58_fu_1655_p3 <= (dds_sin_word_V_7_reg_9349_pp0_iter9_reg & ap_const_lv25_0);
    lhs_V_8_fu_1028_p3 <= (dds_cos_word_V_1_reg_9241_pp0_iter7_reg & ap_const_lv25_0);
    or_ln392_10_fu_7743_p2 <= (underflow_10_fu_7731_p2 or overflow_10_reg_11865);
    or_ln392_11_fu_7825_p2 <= (underflow_11_fu_7813_p2 or overflow_11_reg_11893);
    or_ln392_12_fu_3434_p2 <= (underflow_12_fu_3421_p2 or overflow_12_fu_3393_p2);
    or_ln392_13_fu_3532_p2 <= (underflow_13_fu_3519_p2 or overflow_13_fu_3491_p2);
    or_ln392_14_fu_7907_p2 <= (underflow_14_fu_7895_p2 or overflow_14_reg_11921);
    or_ln392_15_fu_7989_p2 <= (underflow_15_fu_7977_p2 or overflow_15_reg_11949);
    or_ln392_16_fu_3630_p2 <= (underflow_16_fu_3617_p2 or overflow_16_fu_3589_p2);
    or_ln392_17_fu_3728_p2 <= (underflow_17_fu_3715_p2 or overflow_17_fu_3687_p2);
    or_ln392_18_fu_8071_p2 <= (underflow_18_fu_8059_p2 or overflow_18_reg_11977);
    or_ln392_19_fu_8153_p2 <= (underflow_19_fu_8141_p2 or overflow_19_reg_12005);
    or_ln392_1_fu_2944_p2 <= (underflow_1_fu_2931_p2 or overflow_1_fu_2903_p2);
    or_ln392_20_fu_3826_p2 <= (underflow_20_fu_3813_p2 or overflow_20_fu_3785_p2);
    or_ln392_21_fu_3924_p2 <= (underflow_21_fu_3911_p2 or overflow_21_fu_3883_p2);
    or_ln392_22_fu_8235_p2 <= (underflow_22_fu_8223_p2 or overflow_22_reg_12033);
    or_ln392_23_fu_8317_p2 <= (underflow_23_fu_8305_p2 or overflow_23_reg_12061);
    or_ln392_24_fu_4022_p2 <= (underflow_24_fu_4009_p2 or overflow_24_fu_3981_p2);
    or_ln392_25_fu_4120_p2 <= (underflow_25_fu_4107_p2 or overflow_25_fu_4079_p2);
    or_ln392_26_fu_8399_p2 <= (underflow_26_fu_8387_p2 or overflow_26_reg_12089);
    or_ln392_27_fu_8481_p2 <= (underflow_27_fu_8469_p2 or overflow_27_reg_12117);
    or_ln392_28_fu_4218_p2 <= (underflow_28_fu_4205_p2 or overflow_28_fu_4177_p2);
    or_ln392_29_fu_4316_p2 <= (underflow_29_fu_4303_p2 or overflow_29_fu_4275_p2);
    or_ln392_2_fu_7415_p2 <= (underflow_2_fu_7403_p2 or overflow_2_reg_11753);
    or_ln392_30_fu_8563_p2 <= (underflow_30_fu_8551_p2 or overflow_30_reg_12145);
    or_ln392_31_fu_8645_p2 <= (underflow_31_fu_8633_p2 or overflow_31_reg_12173);
    or_ln392_3_fu_7497_p2 <= (underflow_3_fu_7485_p2 or overflow_3_reg_11781);
    or_ln392_4_fu_3042_p2 <= (underflow_4_fu_3029_p2 or overflow_4_fu_3001_p2);
    or_ln392_5_fu_3140_p2 <= (underflow_5_fu_3127_p2 or overflow_5_fu_3099_p2);
    or_ln392_6_fu_7579_p2 <= (underflow_6_fu_7567_p2 or overflow_6_reg_11809);
    or_ln392_7_fu_7661_p2 <= (underflow_7_fu_7649_p2 or overflow_7_reg_11837);
    or_ln392_8_fu_3238_p2 <= (underflow_8_fu_3225_p2 or overflow_8_fu_3197_p2);
    or_ln392_9_fu_3336_p2 <= (underflow_9_fu_3323_p2 or overflow_9_fu_3295_p2);
    or_ln392_fu_2846_p2 <= (underflow_fu_2833_p2 or overflow_fu_2805_p2);
    or_ln420_10_fu_5373_p3 <= (tmp_20_fu_5364_p4 & or_ln420_36_fu_5358_p2);
    or_ln420_11_fu_5412_p3 <= (tmp_25_fu_5403_p4 & or_ln420_37_fu_5397_p2);
    or_ln420_12_fu_2064_p2 <= (r_6_reg_9922 or p_Result_60_fu_2050_p3);
    or_ln420_13_fu_2120_p2 <= (r_7_reg_9941 or p_Result_65_fu_2106_p3);
    or_ln420_14_fu_5451_p3 <= (tmp_28_fu_5442_p4 & or_ln420_38_fu_5436_p2);
    or_ln420_15_fu_5490_p3 <= (tmp_32_fu_5481_p4 & or_ln420_39_fu_5475_p2);
    or_ln420_16_fu_2176_p2 <= (r_8_reg_9952 or p_Result_80_fu_2162_p3);
    or_ln420_17_fu_2232_p2 <= (r_9_reg_9971 or p_Result_85_fu_2218_p3);
    or_ln420_18_fu_5529_p3 <= (tmp_35_fu_5520_p4 & or_ln420_40_fu_5514_p2);
    or_ln420_19_fu_5568_p3 <= (tmp_40_fu_5559_p4 & or_ln420_41_fu_5553_p2);
    or_ln420_1_fu_1784_p2 <= (r_1_reg_9851 or p_Result_5_fu_1770_p3);
    or_ln420_20_fu_2288_p2 <= (r_10_reg_9982 or p_Result_100_fu_2274_p3);
    or_ln420_21_fu_2344_p2 <= (r_11_reg_10001 or p_Result_105_fu_2330_p3);
    or_ln420_22_fu_5607_p3 <= (tmp_43_fu_5598_p4 & or_ln420_42_fu_5592_p2);
    or_ln420_23_fu_5646_p3 <= (tmp_49_fu_5637_p4 & or_ln420_43_fu_5631_p2);
    or_ln420_24_fu_2400_p2 <= (r_12_reg_10012 or p_Result_120_fu_2386_p3);
    or_ln420_25_fu_2456_p2 <= (r_13_reg_10031 or p_Result_125_fu_2442_p3);
    or_ln420_26_fu_5685_p3 <= (tmp_52_fu_5676_p4 & or_ln420_44_fu_5670_p2);
    or_ln420_27_fu_5724_p3 <= (tmp_57_fu_5715_p4 & or_ln420_45_fu_5709_p2);
    or_ln420_28_fu_2512_p2 <= (r_14_reg_10042 or p_Result_140_fu_2498_p3);
    or_ln420_29_fu_2568_p2 <= (r_15_reg_10061 or p_Result_145_fu_2554_p3);
    or_ln420_2_fu_5178_p3 <= (tmp_2_fu_5169_p4 & or_ln420_31_fu_5163_p2);
    or_ln420_30_fu_5763_p3 <= (tmp_60_fu_5754_p4 & or_ln420_46_fu_5748_p2);
    or_ln420_31_fu_5163_p2 <= (trunc_ln420_fu_5160_p1 or tmp_fu_5153_p3);
    or_ln420_32_fu_5202_p2 <= (trunc_ln420_1_fu_5199_p1 or tmp_14_fu_5192_p3);
    or_ln420_33_fu_5241_p2 <= (trunc_ln420_2_fu_5238_p1 or tmp_37_fu_5231_p3);
    or_ln420_34_fu_5280_p2 <= (trunc_ln420_3_fu_5277_p1 or tmp_47_fu_5270_p3);
    or_ln420_35_fu_5319_p2 <= (trunc_ln420_4_fu_5316_p1 or tmp_70_fu_5309_p3);
    or_ln420_36_fu_5358_p2 <= (trunc_ln420_5_fu_5355_p1 or tmp_78_fu_5348_p3);
    or_ln420_37_fu_5397_p2 <= (trunc_ln420_6_fu_5394_p1 or tmp_105_fu_5387_p3);
    or_ln420_38_fu_5436_p2 <= (trunc_ln420_7_fu_5433_p1 or tmp_116_fu_5426_p3);
    or_ln420_39_fu_5475_p2 <= (trunc_ln420_8_fu_5472_p1 or tmp_144_fu_5465_p3);
    or_ln420_3_fu_5217_p3 <= (tmp_9_fu_5208_p4 & or_ln420_32_fu_5202_p2);
    or_ln420_40_fu_5514_p2 <= (trunc_ln420_9_fu_5511_p1 or tmp_151_fu_5504_p3);
    or_ln420_41_fu_5553_p2 <= (trunc_ln420_10_fu_5550_p1 or tmp_168_fu_5543_p3);
    or_ln420_42_fu_5592_p2 <= (trunc_ln420_11_fu_5589_p1 or tmp_175_fu_5582_p3);
    or_ln420_43_fu_5631_p2 <= (trunc_ln420_12_fu_5628_p1 or tmp_192_fu_5621_p3);
    or_ln420_44_fu_5670_p2 <= (trunc_ln420_13_fu_5667_p1 or tmp_199_fu_5660_p3);
    or_ln420_45_fu_5709_p2 <= (trunc_ln420_14_fu_5706_p1 or tmp_216_fu_5699_p3);
    or_ln420_46_fu_5748_p2 <= (trunc_ln420_15_fu_5745_p1 or tmp_223_fu_5738_p3);
    or_ln420_4_fu_1840_p2 <= (r_2_reg_9862 or p_Result_20_fu_1826_p3);
    or_ln420_5_fu_1896_p2 <= (r_3_reg_9881 or p_Result_25_fu_1882_p3);
    or_ln420_6_fu_5256_p3 <= (tmp_6_fu_5247_p4 & or_ln420_33_fu_5241_p2);
    or_ln420_7_fu_5295_p3 <= (tmp_11_fu_5286_p4 & or_ln420_34_fu_5280_p2);
    or_ln420_8_fu_1952_p2 <= (r_4_reg_9892 or p_Result_40_fu_1938_p3);
    or_ln420_9_fu_2008_p2 <= (r_5_reg_9911 or p_Result_45_fu_1994_p3);
    or_ln420_fu_1728_p2 <= (r_reg_9832 or p_Result_s_fu_1714_p3);
    or_ln420_s_fu_5334_p3 <= (tmp_17_fu_5325_p4 & or_ln420_35_fu_5319_p2);
    or_ln937_10_fu_3769_p2 <= (xor_ln937_10_fu_3764_p2 or p_Result_241_reg_10247_pp0_iter12_reg);
    or_ln937_11_fu_3867_p2 <= (xor_ln937_11_fu_3862_p2 or p_Result_245_reg_10264_pp0_iter12_reg);
    or_ln937_12_fu_3965_p2 <= (xor_ln937_12_fu_3960_p2 or p_Result_257_reg_10281_pp0_iter12_reg);
    or_ln937_13_fu_4063_p2 <= (xor_ln937_13_fu_4058_p2 or p_Result_261_reg_10298_pp0_iter12_reg);
    or_ln937_14_fu_4161_p2 <= (xor_ln937_14_fu_4156_p2 or p_Result_273_reg_10315_pp0_iter12_reg);
    or_ln937_15_fu_4259_p2 <= (xor_ln937_15_fu_4254_p2 or p_Result_277_reg_10332_pp0_iter12_reg);
    or_ln937_1_fu_2887_p2 <= (xor_ln937_1_fu_2882_p2 or p_Result_165_reg_10094_pp0_iter12_reg);
    or_ln937_2_fu_2985_p2 <= (xor_ln937_2_fu_2980_p2 or p_Result_177_reg_10111_pp0_iter12_reg);
    or_ln937_3_fu_3083_p2 <= (xor_ln937_3_fu_3078_p2 or p_Result_181_reg_10128_pp0_iter12_reg);
    or_ln937_4_fu_3181_p2 <= (xor_ln937_4_fu_3176_p2 or p_Result_193_reg_10145_pp0_iter12_reg);
    or_ln937_5_fu_3279_p2 <= (xor_ln937_5_fu_3274_p2 or p_Result_197_reg_10162_pp0_iter12_reg);
    or_ln937_6_fu_3377_p2 <= (xor_ln937_6_fu_3372_p2 or p_Result_209_reg_10179_pp0_iter12_reg);
    or_ln937_7_fu_3475_p2 <= (xor_ln937_7_fu_3470_p2 or p_Result_213_reg_10196_pp0_iter12_reg);
    or_ln937_8_fu_3573_p2 <= (xor_ln937_8_fu_3568_p2 or p_Result_225_reg_10213_pp0_iter12_reg);
    or_ln937_9_fu_3671_p2 <= (xor_ln937_9_fu_3666_p2 or p_Result_229_reg_10230_pp0_iter12_reg);
    or_ln937_fu_2789_p2 <= (xor_ln937_fu_2784_p2 or p_Result_161_reg_10077_pp0_iter12_reg);
    or_ln941_10_fu_6719_p2 <= (xor_ln941_14_fu_6713_p2 or p_Result_201_reg_11549);
    or_ln941_11_fu_6774_p2 <= (xor_ln941_16_fu_6768_p2 or p_Result_205_reg_11565);
    or_ln941_12_fu_3388_p2 <= (xor_ln941_18_fu_3382_p2 or p_Result_209_reg_10179_pp0_iter12_reg);
    or_ln941_13_fu_3486_p2 <= (xor_ln941_19_fu_3480_p2 or p_Result_213_reg_10196_pp0_iter12_reg);
    or_ln941_14_fu_6829_p2 <= (xor_ln941_20_fu_6823_p2 or p_Result_217_reg_11581);
    or_ln941_15_fu_6884_p2 <= (xor_ln941_22_fu_6878_p2 or p_Result_221_reg_11597);
    or_ln941_16_fu_3584_p2 <= (xor_ln941_24_fu_3578_p2 or p_Result_225_reg_10213_pp0_iter12_reg);
    or_ln941_17_fu_3682_p2 <= (xor_ln941_25_fu_3676_p2 or p_Result_229_reg_10230_pp0_iter12_reg);
    or_ln941_18_fu_6939_p2 <= (xor_ln941_26_fu_6933_p2 or p_Result_233_reg_11613);
    or_ln941_19_fu_6994_p2 <= (xor_ln941_28_fu_6988_p2 or p_Result_237_reg_11629);
    or_ln941_1_fu_2898_p2 <= (xor_ln941_1_fu_2892_p2 or p_Result_165_reg_10094_pp0_iter12_reg);
    or_ln941_20_fu_3780_p2 <= (xor_ln941_30_fu_3774_p2 or p_Result_241_reg_10247_pp0_iter12_reg);
    or_ln941_21_fu_3878_p2 <= (xor_ln941_31_fu_3872_p2 or p_Result_245_reg_10264_pp0_iter12_reg);
    or_ln941_22_fu_7049_p2 <= (xor_ln941_32_fu_7043_p2 or p_Result_249_reg_11645);
    or_ln941_23_fu_7104_p2 <= (xor_ln941_34_fu_7098_p2 or p_Result_253_reg_11661);
    or_ln941_24_fu_3976_p2 <= (xor_ln941_36_fu_3970_p2 or p_Result_257_reg_10281_pp0_iter12_reg);
    or_ln941_25_fu_4074_p2 <= (xor_ln941_37_fu_4068_p2 or p_Result_261_reg_10298_pp0_iter12_reg);
    or_ln941_26_fu_7159_p2 <= (xor_ln941_38_fu_7153_p2 or p_Result_265_reg_11677);
    or_ln941_27_fu_7214_p2 <= (xor_ln941_40_fu_7208_p2 or p_Result_269_reg_11693);
    or_ln941_28_fu_4172_p2 <= (xor_ln941_42_fu_4166_p2 or p_Result_273_reg_10315_pp0_iter12_reg);
    or_ln941_29_fu_4270_p2 <= (xor_ln941_43_fu_4264_p2 or p_Result_277_reg_10332_pp0_iter12_reg);
    or_ln941_2_fu_6499_p2 <= (xor_ln941_2_fu_6493_p2 or p_Result_169_reg_11485);
    or_ln941_30_fu_7269_p2 <= (xor_ln941_44_fu_7263_p2 or p_Result_281_reg_11709);
    or_ln941_31_fu_7324_p2 <= (xor_ln941_46_fu_7318_p2 or p_Result_285_reg_11725);
    or_ln941_3_fu_6554_p2 <= (xor_ln941_4_fu_6548_p2 or p_Result_173_reg_11501);
    or_ln941_4_fu_2996_p2 <= (xor_ln941_6_fu_2990_p2 or p_Result_177_reg_10111_pp0_iter12_reg);
    or_ln941_5_fu_3094_p2 <= (xor_ln941_7_fu_3088_p2 or p_Result_181_reg_10128_pp0_iter12_reg);
    or_ln941_6_fu_6609_p2 <= (xor_ln941_8_fu_6603_p2 or p_Result_185_reg_11517);
    or_ln941_7_fu_6664_p2 <= (xor_ln941_10_fu_6658_p2 or p_Result_189_reg_11533);
    or_ln941_8_fu_3192_p2 <= (xor_ln941_12_fu_3186_p2 or p_Result_193_reg_10145_pp0_iter12_reg);
    or_ln941_9_fu_3290_p2 <= (xor_ln941_13_fu_3284_p2 or p_Result_197_reg_10162_pp0_iter12_reg);
    or_ln941_fu_2800_p2 <= (xor_ln941_fu_2794_p2 or p_Result_161_reg_10077_pp0_iter12_reg);
    or_ln944_10_fu_3111_p2 <= (xor_ln942_11_fu_3105_p2 or icmp_ln946_6_reg_10383);
    or_ln944_11_fu_3116_p2 <= (xor_ln942_10_reg_10377 or or_ln944_10_fu_3111_p2);
    or_ln944_12_fu_7551_p2 <= (xor_ln942_13_fu_7545_p2 or icmp_ln946_7_reg_11815);
    or_ln944_13_fu_7556_p2 <= (xor_ln942_12_reg_11792 or or_ln944_12_fu_7551_p2);
    or_ln944_14_fu_7633_p2 <= (xor_ln942_15_fu_7627_p2 or icmp_ln946_8_reg_11843);
    or_ln944_15_fu_7638_p2 <= (xor_ln942_14_reg_11820 or or_ln944_14_fu_7633_p2);
    or_ln944_16_fu_3209_p2 <= (xor_ln942_17_fu_3203_p2 or icmp_ln946_9_reg_10394);
    or_ln944_17_fu_3214_p2 <= (xor_ln942_16_reg_10388 or or_ln944_16_fu_3209_p2);
    or_ln944_18_fu_3307_p2 <= (xor_ln942_19_fu_3301_p2 or icmp_ln946_10_reg_10405);
    or_ln944_19_fu_3312_p2 <= (xor_ln942_18_reg_10399 or or_ln944_18_fu_3307_p2);
    or_ln944_1_fu_2822_p2 <= (xor_ln942_reg_10344 or or_ln944_fu_2817_p2);
    or_ln944_20_fu_7715_p2 <= (xor_ln942_21_fu_7709_p2 or icmp_ln946_11_reg_11871);
    or_ln944_21_fu_7720_p2 <= (xor_ln942_20_reg_11848 or or_ln944_20_fu_7715_p2);
    or_ln944_22_fu_7797_p2 <= (xor_ln942_23_fu_7791_p2 or icmp_ln946_12_reg_11899);
    or_ln944_23_fu_7802_p2 <= (xor_ln942_22_reg_11876 or or_ln944_22_fu_7797_p2);
    or_ln944_24_fu_3405_p2 <= (xor_ln942_25_fu_3399_p2 or icmp_ln946_13_reg_10416);
    or_ln944_25_fu_3410_p2 <= (xor_ln942_24_reg_10410 or or_ln944_24_fu_3405_p2);
    or_ln944_26_fu_3503_p2 <= (xor_ln942_27_fu_3497_p2 or icmp_ln946_14_reg_10427);
    or_ln944_27_fu_3508_p2 <= (xor_ln942_26_reg_10421 or or_ln944_26_fu_3503_p2);
    or_ln944_28_fu_7879_p2 <= (xor_ln942_29_fu_7873_p2 or icmp_ln946_15_reg_11927);
    or_ln944_29_fu_7884_p2 <= (xor_ln942_28_reg_11904 or or_ln944_28_fu_7879_p2);
    or_ln944_2_fu_2915_p2 <= (xor_ln942_3_fu_2909_p2 or icmp_ln946_2_reg_10361);
    or_ln944_30_fu_7961_p2 <= (xor_ln942_31_fu_7955_p2 or icmp_ln946_16_reg_11955);
    or_ln944_31_fu_7966_p2 <= (xor_ln942_30_reg_11932 or or_ln944_30_fu_7961_p2);
    or_ln944_32_fu_3601_p2 <= (xor_ln942_33_fu_3595_p2 or icmp_ln946_17_reg_10438);
    or_ln944_33_fu_3606_p2 <= (xor_ln942_32_reg_10432 or or_ln944_32_fu_3601_p2);
    or_ln944_34_fu_3699_p2 <= (xor_ln942_35_fu_3693_p2 or icmp_ln946_18_reg_10449);
    or_ln944_35_fu_3704_p2 <= (xor_ln942_34_reg_10443 or or_ln944_34_fu_3699_p2);
    or_ln944_36_fu_8043_p2 <= (xor_ln942_37_fu_8037_p2 or icmp_ln946_19_reg_11983);
    or_ln944_37_fu_8048_p2 <= (xor_ln942_36_reg_11960 or or_ln944_36_fu_8043_p2);
    or_ln944_38_fu_8125_p2 <= (xor_ln942_39_fu_8119_p2 or icmp_ln946_20_reg_12011);
    or_ln944_39_fu_8130_p2 <= (xor_ln942_38_reg_11988 or or_ln944_38_fu_8125_p2);
    or_ln944_3_fu_2920_p2 <= (xor_ln942_2_reg_10355 or or_ln944_2_fu_2915_p2);
    or_ln944_40_fu_3797_p2 <= (xor_ln942_41_fu_3791_p2 or icmp_ln946_21_reg_10460);
    or_ln944_41_fu_3802_p2 <= (xor_ln942_40_reg_10454 or or_ln944_40_fu_3797_p2);
    or_ln944_42_fu_3895_p2 <= (xor_ln942_43_fu_3889_p2 or icmp_ln946_22_reg_10471);
    or_ln944_43_fu_3900_p2 <= (xor_ln942_42_reg_10465 or or_ln944_42_fu_3895_p2);
    or_ln944_44_fu_8207_p2 <= (xor_ln942_45_fu_8201_p2 or icmp_ln946_23_reg_12039);
    or_ln944_45_fu_8212_p2 <= (xor_ln942_44_reg_12016 or or_ln944_44_fu_8207_p2);
    or_ln944_46_fu_8289_p2 <= (xor_ln942_47_fu_8283_p2 or icmp_ln946_24_reg_12067);
    or_ln944_47_fu_8294_p2 <= (xor_ln942_46_reg_12044 or or_ln944_46_fu_8289_p2);
    or_ln944_48_fu_3993_p2 <= (xor_ln942_49_fu_3987_p2 or icmp_ln946_25_reg_10482);
    or_ln944_49_fu_3998_p2 <= (xor_ln942_48_reg_10476 or or_ln944_48_fu_3993_p2);
    or_ln944_4_fu_7387_p2 <= (xor_ln942_5_fu_7381_p2 or icmp_ln946_3_reg_11759);
    or_ln944_50_fu_4091_p2 <= (xor_ln942_51_fu_4085_p2 or icmp_ln946_26_reg_10493);
    or_ln944_51_fu_4096_p2 <= (xor_ln942_50_reg_10487 or or_ln944_50_fu_4091_p2);
    or_ln944_52_fu_8371_p2 <= (xor_ln942_53_fu_8365_p2 or icmp_ln946_27_reg_12095);
    or_ln944_53_fu_8376_p2 <= (xor_ln942_52_reg_12072 or or_ln944_52_fu_8371_p2);
    or_ln944_54_fu_8453_p2 <= (xor_ln942_55_fu_8447_p2 or icmp_ln946_28_reg_12123);
    or_ln944_55_fu_8458_p2 <= (xor_ln942_54_reg_12100 or or_ln944_54_fu_8453_p2);
    or_ln944_56_fu_4189_p2 <= (xor_ln942_57_fu_4183_p2 or icmp_ln946_29_reg_10504);
    or_ln944_57_fu_4194_p2 <= (xor_ln942_56_reg_10498 or or_ln944_56_fu_4189_p2);
    or_ln944_58_fu_4287_p2 <= (xor_ln942_59_fu_4281_p2 or icmp_ln946_30_reg_10515);
    or_ln944_59_fu_4292_p2 <= (xor_ln942_58_reg_10509 or or_ln944_58_fu_4287_p2);
    or_ln944_5_fu_7392_p2 <= (xor_ln942_4_reg_11736 or or_ln944_4_fu_7387_p2);
    or_ln944_60_fu_8535_p2 <= (xor_ln942_61_fu_8529_p2 or icmp_ln946_31_reg_12151);
    or_ln944_61_fu_8540_p2 <= (xor_ln942_60_reg_12128 or or_ln944_60_fu_8535_p2);
    or_ln944_62_fu_8617_p2 <= (xor_ln942_63_fu_8611_p2 or icmp_ln946_32_reg_12179);
    or_ln944_63_fu_8622_p2 <= (xor_ln942_62_reg_12156 or or_ln944_62_fu_8617_p2);
    or_ln944_6_fu_7469_p2 <= (xor_ln942_7_fu_7463_p2 or icmp_ln946_4_reg_11787);
    or_ln944_7_fu_7474_p2 <= (xor_ln942_6_reg_11764 or or_ln944_6_fu_7469_p2);
    or_ln944_8_fu_3013_p2 <= (xor_ln942_9_fu_3007_p2 or icmp_ln946_5_reg_10372);
    or_ln944_9_fu_3018_p2 <= (xor_ln942_8_reg_10366 or or_ln944_8_fu_3013_p2);
    or_ln944_fu_2817_p2 <= (xor_ln942_1_fu_2811_p2 or icmp_ln946_reg_10350);
    overflow_10_fu_6729_p2 <= (xor_ln941_15_fu_6724_p2 and or_ln941_10_fu_6719_p2);
    overflow_11_fu_6784_p2 <= (xor_ln941_17_fu_6779_p2 and or_ln941_11_fu_6774_p2);
    overflow_12_fu_3393_p2 <= (or_ln941_12_fu_3388_p2 and Range1_all_zeros_12_fu_3353_p2);
    overflow_13_fu_3491_p2 <= (or_ln941_13_fu_3486_p2 and Range1_all_zeros_13_fu_3451_p2);
    overflow_14_fu_6839_p2 <= (xor_ln941_21_fu_6834_p2 and or_ln941_14_fu_6829_p2);
    overflow_15_fu_6894_p2 <= (xor_ln941_23_fu_6889_p2 and or_ln941_15_fu_6884_p2);
    overflow_16_fu_3589_p2 <= (or_ln941_16_fu_3584_p2 and Range1_all_zeros_16_fu_3549_p2);
    overflow_17_fu_3687_p2 <= (or_ln941_17_fu_3682_p2 and Range1_all_zeros_17_fu_3647_p2);
    overflow_18_fu_6949_p2 <= (xor_ln941_27_fu_6944_p2 and or_ln941_18_fu_6939_p2);
    overflow_19_fu_7004_p2 <= (xor_ln941_29_fu_6999_p2 and or_ln941_19_fu_6994_p2);
    overflow_1_fu_2903_p2 <= (or_ln941_1_fu_2898_p2 and Range1_all_zeros_1_fu_2863_p2);
    overflow_20_fu_3785_p2 <= (or_ln941_20_fu_3780_p2 and Range1_all_zeros_20_fu_3745_p2);
    overflow_21_fu_3883_p2 <= (or_ln941_21_fu_3878_p2 and Range1_all_zeros_21_fu_3843_p2);
    overflow_22_fu_7059_p2 <= (xor_ln941_33_fu_7054_p2 and or_ln941_22_fu_7049_p2);
    overflow_23_fu_7114_p2 <= (xor_ln941_35_fu_7109_p2 and or_ln941_23_fu_7104_p2);
    overflow_24_fu_3981_p2 <= (or_ln941_24_fu_3976_p2 and Range1_all_zeros_24_fu_3941_p2);
    overflow_25_fu_4079_p2 <= (or_ln941_25_fu_4074_p2 and Range1_all_zeros_25_fu_4039_p2);
    overflow_26_fu_7169_p2 <= (xor_ln941_39_fu_7164_p2 and or_ln941_26_fu_7159_p2);
    overflow_27_fu_7224_p2 <= (xor_ln941_41_fu_7219_p2 and or_ln941_27_fu_7214_p2);
    overflow_28_fu_4177_p2 <= (or_ln941_28_fu_4172_p2 and Range1_all_zeros_28_fu_4137_p2);
    overflow_29_fu_4275_p2 <= (or_ln941_29_fu_4270_p2 and Range1_all_zeros_29_fu_4235_p2);
    overflow_2_fu_6509_p2 <= (xor_ln941_3_fu_6504_p2 and or_ln941_2_fu_6499_p2);
    overflow_30_fu_7279_p2 <= (xor_ln941_45_fu_7274_p2 and or_ln941_30_fu_7269_p2);
    overflow_31_fu_7334_p2 <= (xor_ln941_47_fu_7329_p2 and or_ln941_31_fu_7324_p2);
    overflow_3_fu_6564_p2 <= (xor_ln941_5_fu_6559_p2 and or_ln941_3_fu_6554_p2);
    overflow_4_fu_3001_p2 <= (or_ln941_4_fu_2996_p2 and Range1_all_zeros_4_fu_2961_p2);
    overflow_5_fu_3099_p2 <= (or_ln941_5_fu_3094_p2 and Range1_all_zeros_5_fu_3059_p2);
    overflow_6_fu_6619_p2 <= (xor_ln941_9_fu_6614_p2 and or_ln941_6_fu_6609_p2);
    overflow_7_fu_6674_p2 <= (xor_ln941_11_fu_6669_p2 and or_ln941_7_fu_6664_p2);
    overflow_8_fu_3197_p2 <= (or_ln941_8_fu_3192_p2 and Range1_all_zeros_8_fu_3157_p2);
    overflow_9_fu_3295_p2 <= (or_ln941_9_fu_3290_p2 and Range1_all_zeros_9_fu_3255_p2);
    overflow_fu_2805_p2 <= (or_ln941_fu_2800_p2 and Range1_all_zeros_fu_2765_p2);
    p_Result_100_fu_2274_p3 <= ret_V_30_reg_9718_pp0_iter10_reg(25 downto 25);
    p_Result_105_fu_2330_p3 <= add_ln1393_6_reg_9987(25 downto 25);
    p_Result_120_fu_2386_p3 <= ret_V_36_reg_9756_pp0_iter10_reg(25 downto 25);
    p_Result_125_fu_2442_p3 <= add_ln1393_7_reg_10017(25 downto 25);
    p_Result_140_fu_2498_p3 <= ret_V_42_reg_9794_pp0_iter10_reg(25 downto 25);
    p_Result_145_fu_2554_p3 <= add_ln1393_8_reg_10047(25 downto 25);
    p_Result_159_fu_1721_p3 <= ret_V_reg_9528_pp0_iter10_reg(24 downto 24);
    p_Result_163_fu_1777_p3 <= r_V_84_reg_9554_pp0_iter10_reg(24 downto 24);
    p_Result_167_fu_5786_p3 <= ret_V_3_reg_10952_pp0_iter20_reg(16 downto 16);
    p_Result_171_fu_5829_p3 <= ret_V_5_reg_10980_pp0_iter20_reg(16 downto 16);
    p_Result_175_fu_1833_p3 <= ret_V_6_reg_9566_pp0_iter10_reg(24 downto 24);
    p_Result_179_fu_1889_p3 <= r_V_90_reg_9592_pp0_iter10_reg(24 downto 24);
    p_Result_183_fu_5872_p3 <= ret_V_9_reg_11008_pp0_iter20_reg(16 downto 16);
    p_Result_187_fu_5915_p3 <= ret_V_11_reg_11036_pp0_iter20_reg(16 downto 16);
    p_Result_191_fu_1945_p3 <= ret_V_12_reg_9604_pp0_iter10_reg(24 downto 24);
    p_Result_195_fu_2001_p3 <= r_V_96_reg_9630_pp0_iter10_reg(24 downto 24);
    p_Result_199_fu_5958_p3 <= ret_V_15_reg_11064_pp0_iter20_reg(16 downto 16);
    p_Result_203_fu_6001_p3 <= ret_V_17_reg_11092_pp0_iter20_reg(16 downto 16);
    p_Result_207_fu_2057_p3 <= ret_V_18_reg_9642_pp0_iter10_reg(24 downto 24);
    p_Result_20_fu_1826_p3 <= ret_V_6_reg_9566_pp0_iter10_reg(25 downto 25);
    p_Result_211_fu_2113_p3 <= r_V_102_reg_9668_pp0_iter10_reg(24 downto 24);
    p_Result_215_fu_6044_p3 <= ret_V_21_reg_11120_pp0_iter20_reg(16 downto 16);
    p_Result_219_fu_6087_p3 <= ret_V_23_reg_11148_pp0_iter20_reg(16 downto 16);
    p_Result_223_fu_2169_p3 <= ret_V_24_reg_9680_pp0_iter10_reg(24 downto 24);
    p_Result_227_fu_2225_p3 <= r_V_108_reg_9706_pp0_iter10_reg(24 downto 24);
    p_Result_231_fu_6130_p3 <= ret_V_27_reg_11176_pp0_iter20_reg(16 downto 16);
    p_Result_235_fu_6173_p3 <= ret_V_29_reg_11204_pp0_iter20_reg(16 downto 16);
    p_Result_239_fu_2281_p3 <= ret_V_30_reg_9718_pp0_iter10_reg(24 downto 24);
    p_Result_243_fu_2337_p3 <= r_V_114_reg_9744_pp0_iter10_reg(24 downto 24);
    p_Result_247_fu_6216_p3 <= ret_V_33_reg_11232_pp0_iter20_reg(16 downto 16);
    p_Result_251_fu_6259_p3 <= ret_V_35_reg_11260_pp0_iter20_reg(16 downto 16);
    p_Result_255_fu_2393_p3 <= ret_V_36_reg_9756_pp0_iter10_reg(24 downto 24);
    p_Result_259_fu_2449_p3 <= r_V_120_reg_9782_pp0_iter10_reg(24 downto 24);
    p_Result_25_fu_1882_p3 <= add_ln1393_2_reg_9867(25 downto 25);
    p_Result_263_fu_6302_p3 <= ret_V_39_reg_11288_pp0_iter20_reg(16 downto 16);
    p_Result_267_fu_6345_p3 <= ret_V_41_reg_11316_pp0_iter20_reg(16 downto 16);
    p_Result_271_fu_2505_p3 <= ret_V_42_reg_9794_pp0_iter10_reg(24 downto 24);
    p_Result_275_fu_2561_p3 <= r_V_126_reg_9820_pp0_iter10_reg(24 downto 24);
    p_Result_279_fu_6388_p3 <= ret_V_45_reg_11344_pp0_iter20_reg(16 downto 16);
    p_Result_283_fu_6431_p3 <= ret_V_47_reg_11372_pp0_iter20_reg(16 downto 16);
    p_Result_40_fu_1938_p3 <= ret_V_12_reg_9604_pp0_iter10_reg(25 downto 25);
    p_Result_45_fu_1994_p3 <= add_ln1393_3_reg_9897(25 downto 25);
    p_Result_5_fu_1770_p3 <= add_ln1393_1_reg_9837(25 downto 25);
    p_Result_60_fu_2050_p3 <= ret_V_18_reg_9642_pp0_iter10_reg(25 downto 25);
    p_Result_65_fu_2106_p3 <= add_ln1393_4_reg_9927(25 downto 25);
    p_Result_80_fu_2162_p3 <= ret_V_24_reg_9680_pp0_iter10_reg(25 downto 25);
    p_Result_85_fu_2218_p3 <= add_ln1393_5_reg_9957(25 downto 25);
    p_Result_s_fu_1714_p3 <= ret_V_reg_9528_pp0_iter10_reg(25 downto 25);
    p_Val2_103_fu_2489_p4 <= ret_V_42_reg_9794_pp0_iter10_reg(42 downto 25);
    p_Val2_104_fu_2527_p2 <= std_logic_vector(unsigned(p_Val2_103_fu_2489_p4) + unsigned(zext_ln423_28_fu_2523_p1));
    p_Val2_106_fu_2545_p4 <= add_ln1393_8_reg_10047(42 downto 25);
    p_Val2_107_fu_2583_p2 <= std_logic_vector(unsigned(p_Val2_106_fu_2545_p4) + unsigned(zext_ln423_29_fu_2579_p1));
    p_Val2_109_fu_6379_p4 <= ret_V_45_reg_11344_pp0_iter20_reg(32 downto 17);
    p_Val2_10_fu_1799_p2 <= std_logic_vector(unsigned(p_Val2_9_fu_1761_p4) + unsigned(zext_ln423_1_fu_1795_p1));
    p_Val2_110_fu_6404_p2 <= std_logic_vector(unsigned(p_Val2_109_fu_6379_p4) + unsigned(zext_ln423_30_fu_6400_p1));
    p_Val2_112_fu_6422_p4 <= ret_V_47_reg_11372_pp0_iter20_reg(32 downto 17);
    p_Val2_113_fu_6447_p2 <= std_logic_vector(unsigned(p_Val2_112_fu_6422_p4) + unsigned(zext_ln423_31_fu_6443_p1));
    p_Val2_116_fu_7502_p3 <= 
        select_ln392_5_fu_7490_p3 when (or_ln392_3_fu_7497_p2(0) = '1') else 
        p_Val2_15_reg_11496_pp0_iter22_reg;
    p_Val2_117_fu_7584_p3 <= 
        select_ln392_12_fu_7572_p3 when (or_ln392_6_fu_7579_p2(0) = '1') else 
        p_Val2_26_reg_11512_pp0_iter22_reg;
    p_Val2_118_fu_7666_p3 <= 
        select_ln392_14_fu_7654_p3 when (or_ln392_7_fu_7661_p2(0) = '1') else 
        p_Val2_29_reg_11528_pp0_iter22_reg;
    p_Val2_119_fu_7748_p3 <= 
        select_ln392_20_fu_7736_p3 when (or_ln392_10_fu_7743_p2(0) = '1') else 
        p_Val2_40_reg_11544_pp0_iter22_reg;
    p_Val2_120_fu_7830_p3 <= 
        select_ln392_22_fu_7818_p3 when (or_ln392_11_fu_7825_p2(0) = '1') else 
        p_Val2_43_reg_11560_pp0_iter22_reg;
    p_Val2_121_fu_7912_p3 <= 
        select_ln392_28_fu_7900_p3 when (or_ln392_14_fu_7907_p2(0) = '1') else 
        p_Val2_54_reg_11576_pp0_iter22_reg;
    p_Val2_122_fu_7994_p3 <= 
        select_ln392_30_fu_7982_p3 when (or_ln392_15_fu_7989_p2(0) = '1') else 
        p_Val2_57_reg_11592_pp0_iter22_reg;
    p_Val2_123_fu_8076_p3 <= 
        select_ln392_36_fu_8064_p3 when (or_ln392_18_fu_8071_p2(0) = '1') else 
        p_Val2_68_reg_11608_pp0_iter22_reg;
    p_Val2_124_fu_8158_p3 <= 
        select_ln392_38_fu_8146_p3 when (or_ln392_19_fu_8153_p2(0) = '1') else 
        p_Val2_71_reg_11624_pp0_iter22_reg;
    p_Val2_125_fu_8240_p3 <= 
        select_ln392_44_fu_8228_p3 when (or_ln392_22_fu_8235_p2(0) = '1') else 
        p_Val2_82_reg_11640_pp0_iter22_reg;
    p_Val2_126_fu_8322_p3 <= 
        select_ln392_46_fu_8310_p3 when (or_ln392_23_fu_8317_p2(0) = '1') else 
        p_Val2_85_reg_11656_pp0_iter22_reg;
    p_Val2_127_fu_8404_p3 <= 
        select_ln392_52_fu_8392_p3 when (or_ln392_26_fu_8399_p2(0) = '1') else 
        p_Val2_96_reg_11672_pp0_iter22_reg;
    p_Val2_128_fu_8486_p3 <= 
        select_ln392_54_fu_8474_p3 when (or_ln392_27_fu_8481_p2(0) = '1') else 
        p_Val2_99_reg_11688_pp0_iter22_reg;
    p_Val2_129_fu_8568_p3 <= 
        select_ln392_60_fu_8556_p3 when (or_ln392_30_fu_8563_p2(0) = '1') else 
        p_Val2_110_reg_11704_pp0_iter22_reg;
    p_Val2_12_fu_5777_p4 <= ret_V_3_reg_10952_pp0_iter20_reg(32 downto 17);
    p_Val2_130_fu_8650_p3 <= 
        select_ln392_62_fu_8638_p3 when (or_ln392_31_fu_8645_p2(0) = '1') else 
        p_Val2_113_reg_11720_pp0_iter22_reg;
    p_Val2_13_fu_5802_p2 <= std_logic_vector(unsigned(p_Val2_12_fu_5777_p4) + unsigned(zext_ln423_2_fu_5798_p1));
    p_Val2_14_fu_5820_p4 <= ret_V_5_reg_10980_pp0_iter20_reg(32 downto 17);
    p_Val2_15_fu_5845_p2 <= std_logic_vector(unsigned(p_Val2_14_fu_5820_p4) + unsigned(zext_ln423_3_fu_5841_p1));
    p_Val2_19_fu_1817_p4 <= ret_V_6_reg_9566_pp0_iter10_reg(42 downto 25);
    p_Val2_20_fu_1855_p2 <= std_logic_vector(unsigned(p_Val2_19_fu_1817_p4) + unsigned(zext_ln423_4_fu_1851_p1));
    p_Val2_22_fu_1873_p4 <= add_ln1393_2_reg_9867(42 downto 25);
    p_Val2_23_fu_1911_p2 <= std_logic_vector(unsigned(p_Val2_22_fu_1873_p4) + unsigned(zext_ln423_5_fu_1907_p1));
    p_Val2_25_fu_5863_p4 <= ret_V_9_reg_11008_pp0_iter20_reg(32 downto 17);
    p_Val2_26_fu_5888_p2 <= std_logic_vector(unsigned(p_Val2_25_fu_5863_p4) + unsigned(zext_ln423_6_fu_5884_p1));
    p_Val2_28_fu_5906_p4 <= ret_V_11_reg_11036_pp0_iter20_reg(32 downto 17);
    p_Val2_29_fu_5931_p2 <= std_logic_vector(unsigned(p_Val2_28_fu_5906_p4) + unsigned(zext_ln423_7_fu_5927_p1));
    p_Val2_33_fu_1929_p4 <= ret_V_12_reg_9604_pp0_iter10_reg(42 downto 25);
    p_Val2_34_fu_1967_p2 <= std_logic_vector(unsigned(p_Val2_33_fu_1929_p4) + unsigned(zext_ln423_8_fu_1963_p1));
    p_Val2_36_fu_1985_p4 <= add_ln1393_3_reg_9897(42 downto 25);
    p_Val2_37_fu_2023_p2 <= std_logic_vector(unsigned(p_Val2_36_fu_1985_p4) + unsigned(zext_ln423_9_fu_2019_p1));
    p_Val2_39_fu_5949_p4 <= ret_V_15_reg_11064_pp0_iter20_reg(32 downto 17);
    p_Val2_40_fu_5974_p2 <= std_logic_vector(unsigned(p_Val2_39_fu_5949_p4) + unsigned(zext_ln423_10_fu_5970_p1));
    p_Val2_42_fu_5992_p4 <= ret_V_17_reg_11092_pp0_iter20_reg(32 downto 17);
    p_Val2_43_fu_6017_p2 <= std_logic_vector(unsigned(p_Val2_42_fu_5992_p4) + unsigned(zext_ln423_11_fu_6013_p1));
    p_Val2_47_fu_2041_p4 <= ret_V_18_reg_9642_pp0_iter10_reg(42 downto 25);
    p_Val2_48_fu_2079_p2 <= std_logic_vector(unsigned(p_Val2_47_fu_2041_p4) + unsigned(zext_ln423_12_fu_2075_p1));
    p_Val2_50_fu_2097_p4 <= add_ln1393_4_reg_9927(42 downto 25);
    p_Val2_51_fu_2135_p2 <= std_logic_vector(unsigned(p_Val2_50_fu_2097_p4) + unsigned(zext_ln423_13_fu_2131_p1));
    p_Val2_53_fu_6035_p4 <= ret_V_21_reg_11120_pp0_iter20_reg(32 downto 17);
    p_Val2_54_fu_6060_p2 <= std_logic_vector(unsigned(p_Val2_53_fu_6035_p4) + unsigned(zext_ln423_14_fu_6056_p1));
    p_Val2_56_fu_6078_p4 <= ret_V_23_reg_11148_pp0_iter20_reg(32 downto 17);
    p_Val2_57_fu_6103_p2 <= std_logic_vector(unsigned(p_Val2_56_fu_6078_p4) + unsigned(zext_ln423_15_fu_6099_p1));
    p_Val2_61_fu_2153_p4 <= ret_V_24_reg_9680_pp0_iter10_reg(42 downto 25);
    p_Val2_62_fu_2191_p2 <= std_logic_vector(unsigned(p_Val2_61_fu_2153_p4) + unsigned(zext_ln423_16_fu_2187_p1));
    p_Val2_64_fu_2209_p4 <= add_ln1393_5_reg_9957(42 downto 25);
    p_Val2_65_fu_2247_p2 <= std_logic_vector(unsigned(p_Val2_64_fu_2209_p4) + unsigned(zext_ln423_17_fu_2243_p1));
    p_Val2_67_fu_6121_p4 <= ret_V_27_reg_11176_pp0_iter20_reg(32 downto 17);
    p_Val2_68_fu_6146_p2 <= std_logic_vector(unsigned(p_Val2_67_fu_6121_p4) + unsigned(zext_ln423_18_fu_6142_p1));
    p_Val2_6_fu_1705_p4 <= ret_V_reg_9528_pp0_iter10_reg(42 downto 25);
    p_Val2_70_fu_6164_p4 <= ret_V_29_reg_11204_pp0_iter20_reg(32 downto 17);
    p_Val2_71_fu_6189_p2 <= std_logic_vector(unsigned(p_Val2_70_fu_6164_p4) + unsigned(zext_ln423_19_fu_6185_p1));
    p_Val2_75_fu_2265_p4 <= ret_V_30_reg_9718_pp0_iter10_reg(42 downto 25);
    p_Val2_76_fu_2303_p2 <= std_logic_vector(unsigned(p_Val2_75_fu_2265_p4) + unsigned(zext_ln423_20_fu_2299_p1));
    p_Val2_78_fu_2321_p4 <= add_ln1393_6_reg_9987(42 downto 25);
    p_Val2_79_fu_2359_p2 <= std_logic_vector(unsigned(p_Val2_78_fu_2321_p4) + unsigned(zext_ln423_21_fu_2355_p1));
    p_Val2_7_fu_1743_p2 <= std_logic_vector(unsigned(p_Val2_6_fu_1705_p4) + unsigned(zext_ln423_fu_1739_p1));
    p_Val2_81_fu_6207_p4 <= ret_V_33_reg_11232_pp0_iter20_reg(32 downto 17);
    p_Val2_82_fu_6232_p2 <= std_logic_vector(unsigned(p_Val2_81_fu_6207_p4) + unsigned(zext_ln423_22_fu_6228_p1));
    p_Val2_84_fu_6250_p4 <= ret_V_35_reg_11260_pp0_iter20_reg(32 downto 17);
    p_Val2_85_fu_6275_p2 <= std_logic_vector(unsigned(p_Val2_84_fu_6250_p4) + unsigned(zext_ln423_23_fu_6271_p1));
    p_Val2_89_fu_2377_p4 <= ret_V_36_reg_9756_pp0_iter10_reg(42 downto 25);
    p_Val2_90_fu_2415_p2 <= std_logic_vector(unsigned(p_Val2_89_fu_2377_p4) + unsigned(zext_ln423_24_fu_2411_p1));
    p_Val2_92_fu_2433_p4 <= add_ln1393_7_reg_10017(42 downto 25);
    p_Val2_93_fu_2471_p2 <= std_logic_vector(unsigned(p_Val2_92_fu_2433_p4) + unsigned(zext_ln423_25_fu_2467_p1));
    p_Val2_95_fu_6293_p4 <= ret_V_39_reg_11288_pp0_iter20_reg(32 downto 17);
    p_Val2_96_fu_6318_p2 <= std_logic_vector(unsigned(p_Val2_95_fu_6293_p4) + unsigned(zext_ln423_26_fu_6314_p1));
    p_Val2_98_fu_6336_p4 <= ret_V_41_reg_11316_pp0_iter20_reg(32 downto 17);
    p_Val2_99_fu_6361_p2 <= std_logic_vector(unsigned(p_Val2_98_fu_6336_p4) + unsigned(zext_ln423_27_fu_6357_p1));
    p_Val2_9_fu_1761_p4 <= add_ln1393_1_reg_9837(42 downto 25);
    p_Val2_s_fu_7420_p3 <= 
        select_ln392_3_fu_7408_p3 when (or_ln392_2_fu_7415_p2(0) = '1') else 
        p_Val2_13_reg_11480_pp0_iter22_reg;
    r_10_fu_1540_p2 <= "0" when (trunc_ln874_10_reg_9733 = ap_const_lv24_0) else "1";
    r_11_fu_1582_p2 <= "0" when (trunc_ln874_11_reg_9751 = ap_const_lv24_0) else "1";
    r_12_fu_1595_p2 <= "0" when (trunc_ln874_12_reg_9771 = ap_const_lv24_0) else "1";
    r_13_fu_1637_p2 <= "0" when (trunc_ln874_13_reg_9789 = ap_const_lv24_0) else "1";
    r_14_fu_1650_p2 <= "0" when (trunc_ln874_14_reg_9809 = ap_const_lv24_0) else "1";
    r_15_fu_1692_p2 <= "0" when (trunc_ln874_15_reg_9827 = ap_const_lv24_0) else "1";
    r_1_fu_1307_p2 <= "0" when (trunc_ln874_1_reg_9561 = ap_const_lv24_0) else "1";
    r_2_fu_1320_p2 <= "0" when (trunc_ln874_2_reg_9581 = ap_const_lv24_0) else "1";
    r_3_fu_1362_p2 <= "0" when (trunc_ln874_3_reg_9599 = ap_const_lv24_0) else "1";
    r_4_fu_1375_p2 <= "0" when (trunc_ln874_4_reg_9619 = ap_const_lv24_0) else "1";
    r_5_fu_1417_p2 <= "0" when (trunc_ln874_5_reg_9637 = ap_const_lv24_0) else "1";
    r_6_fu_1430_p2 <= "0" when (trunc_ln874_6_reg_9657 = ap_const_lv24_0) else "1";
    r_7_fu_1472_p2 <= "0" when (trunc_ln874_7_reg_9675 = ap_const_lv24_0) else "1";
    r_8_fu_1485_p2 <= "0" when (trunc_ln874_8_reg_9695 = ap_const_lv24_0) else "1";
    r_9_fu_1527_p2 <= "0" when (trunc_ln874_9_reg_9713 = ap_const_lv24_0) else "1";
    r_fu_1265_p2 <= "0" when (trunc_ln874_reg_9543 = ap_const_lv24_0) else "1";

    res_in_TDATA_blk_n_assign_proc : process(res_in_TVALID, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            res_in_TDATA_blk_n <= res_in_TVALID;
        else 
            res_in_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    res_in_TREADY_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            res_in_TREADY <= ap_const_logic_1;
        else 
            res_in_TREADY <= ap_const_logic_0;
        end if; 
    end process;

    res_out_TDATA <= (((((((((((((((p_Val2_130_fu_8650_p3 & p_Val2_129_fu_8568_p3) & p_Val2_128_fu_8486_p3) & p_Val2_127_fu_8404_p3) & p_Val2_126_fu_8322_p3) & p_Val2_125_fu_8240_p3) & p_Val2_124_fu_8158_p3) & p_Val2_123_fu_8076_p3) & p_Val2_122_fu_7994_p3) & p_Val2_121_fu_7912_p3) & p_Val2_120_fu_7830_p3) & p_Val2_119_fu_7748_p3) & p_Val2_118_fu_7666_p3) & p_Val2_117_fu_7584_p3) & p_Val2_116_fu_7502_p3) & p_Val2_s_fu_7420_p3);

    res_out_TDATA_blk_n_assign_proc : process(res_out_TREADY, ap_block_pp0_stage0, ap_enable_reg_pp0_iter23)
    begin
        if (((ap_enable_reg_pp0_iter23 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            res_out_TDATA_blk_n <= res_out_TREADY;
        else 
            res_out_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    res_out_TKEEP <= ap_const_lv32_0;
    res_out_TLAST <= tmp_last_V_reg_9059_pp0_iter22_reg;
    res_out_TSTRB <= ap_const_lv32_0;
    res_out_TUSER <= tmp_user_V_reg_9054_pp0_iter22_reg;

    res_out_TVALID_assign_proc : process(ap_enable_reg_pp0_iter23, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter23 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            res_out_TVALID <= ap_const_logic_1;
        else 
            res_out_TVALID <= ap_const_logic_0;
        end if; 
    end process;

    ret_V_11_fu_4594_p2 <= std_logic_vector(signed(ret_V_10_reg_10887) - signed(sext_ln1394_7_fu_4590_p1));
    ret_V_13_fu_1397_p2 <= std_logic_vector(signed(sext_ln1393_4_fu_1387_p1) + signed(sext_ln859_9_fu_1391_p1));
    ret_V_15_fu_4639_p2 <= std_logic_vector(signed(sext_ln1394_9_fu_4625_p1) - signed(sext_ln1394_10_fu_4635_p1));
    ret_V_17_fu_4682_p2 <= std_logic_vector(signed(ret_V_16_reg_10897) - signed(sext_ln1394_11_fu_4678_p1));
    ret_V_19_fu_1452_p2 <= std_logic_vector(signed(sext_ln1393_6_fu_1442_p1) + signed(sext_ln859_13_fu_1446_p1));
    ret_V_1_fu_1287_p2 <= std_logic_vector(signed(sext_ln1393_fu_1277_p1) + signed(sext_ln859_1_fu_1281_p1));
    ret_V_21_fu_4727_p2 <= std_logic_vector(signed(sext_ln1394_13_fu_4713_p1) - signed(sext_ln1394_14_fu_4723_p1));
    ret_V_23_fu_4770_p2 <= std_logic_vector(signed(ret_V_22_reg_10907) - signed(sext_ln1394_15_fu_4766_p1));
    ret_V_25_fu_1507_p2 <= std_logic_vector(signed(sext_ln1393_8_fu_1497_p1) + signed(sext_ln859_17_fu_1501_p1));
    ret_V_27_fu_4815_p2 <= std_logic_vector(signed(sext_ln1394_17_fu_4801_p1) - signed(sext_ln1394_18_fu_4811_p1));
    ret_V_29_fu_4858_p2 <= std_logic_vector(signed(ret_V_28_reg_10917) - signed(sext_ln1394_19_fu_4854_p1));
    ret_V_31_fu_1562_p2 <= std_logic_vector(signed(sext_ln1393_10_fu_1552_p1) + signed(sext_ln859_21_fu_1556_p1));
    ret_V_33_fu_4903_p2 <= std_logic_vector(signed(sext_ln1394_21_fu_4889_p1) - signed(sext_ln1394_22_fu_4899_p1));
    ret_V_35_fu_4946_p2 <= std_logic_vector(signed(ret_V_34_reg_10927) - signed(sext_ln1394_23_fu_4942_p1));
    ret_V_37_fu_1617_p2 <= std_logic_vector(signed(sext_ln1393_12_fu_1607_p1) + signed(sext_ln859_25_fu_1611_p1));
    ret_V_39_fu_4991_p2 <= std_logic_vector(signed(sext_ln1394_25_fu_4977_p1) - signed(sext_ln1394_26_fu_4987_p1));
    ret_V_3_fu_4463_p2 <= std_logic_vector(signed(sext_ln1394_1_fu_4449_p1) - signed(sext_ln1394_2_fu_4459_p1));
    ret_V_41_fu_5034_p2 <= std_logic_vector(signed(ret_V_40_reg_10937) - signed(sext_ln1394_27_fu_5030_p1));
    ret_V_43_fu_1672_p2 <= std_logic_vector(signed(sext_ln1393_14_fu_1662_p1) + signed(sext_ln859_29_fu_1666_p1));
    ret_V_45_fu_5079_p2 <= std_logic_vector(signed(sext_ln1394_29_fu_5065_p1) - signed(sext_ln1394_30_fu_5075_p1));
    ret_V_47_fu_5122_p2 <= std_logic_vector(signed(ret_V_46_reg_10947) - signed(sext_ln1394_31_fu_5118_p1));
    ret_V_5_fu_4506_p2 <= std_logic_vector(signed(ret_V_4_reg_10877) - signed(sext_ln1394_3_fu_4502_p1));
    ret_V_7_fu_1342_p2 <= std_logic_vector(signed(sext_ln1393_2_fu_1332_p1) + signed(sext_ln859_5_fu_1336_p1));
    ret_V_9_fu_4551_p2 <= std_logic_vector(signed(sext_ln1394_5_fu_4537_p1) - signed(sext_ln1394_6_fu_4547_p1));
    rhs_11_fu_4583_p3 <= (tmp_10_reg_9099_pp0_iter18_reg & ap_const_lv17_0);
    rhs_15_fu_4628_p3 <= (tmp_16_reg_9114_pp0_iter18_reg & ap_const_lv17_0);
    rhs_17_fu_4671_p3 <= (tmp_19_reg_9119_pp0_iter18_reg & ap_const_lv17_0);
    rhs_21_fu_4716_p3 <= (tmp_24_reg_9134_pp0_iter18_reg & ap_const_lv17_0);
    rhs_23_fu_4759_p3 <= (tmp_27_reg_9139_pp0_iter18_reg & ap_const_lv17_0);
    rhs_27_fu_4804_p3 <= (tmp_31_reg_9154_pp0_iter18_reg & ap_const_lv17_0);
    rhs_29_fu_4847_p3 <= (tmp_34_reg_9159_pp0_iter18_reg & ap_const_lv17_0);
    rhs_33_fu_4892_p3 <= (tmp_39_reg_9174_pp0_iter18_reg & ap_const_lv17_0);
    rhs_35_fu_4935_p3 <= (tmp_42_reg_9179_pp0_iter18_reg & ap_const_lv17_0);
    rhs_39_fu_4980_p3 <= (tmp_48_reg_9194_pp0_iter18_reg & ap_const_lv17_0);
    rhs_3_fu_4452_p3 <= (trunc_ln884_reg_9074_pp0_iter18_reg & ap_const_lv17_0);
    rhs_41_fu_5023_p3 <= (tmp_51_reg_9199_pp0_iter18_reg & ap_const_lv17_0);
    rhs_45_fu_5068_p3 <= (tmp_56_reg_9214_pp0_iter18_reg & ap_const_lv17_0);
    rhs_47_fu_5111_p3 <= (tmp_59_reg_9219_pp0_iter18_reg & ap_const_lv17_0);
    rhs_5_fu_4495_p3 <= (tmp_1_reg_9079_pp0_iter18_reg & ap_const_lv17_0);
    rhs_9_fu_4540_p3 <= (tmp_5_reg_9094_pp0_iter18_reg & ap_const_lv17_0);
    select_ln392_10_fu_3132_p3 <= 
        ap_const_lv18_1FFFF when (overflow_5_fu_3099_p2(0) = '1') else 
        ap_const_lv18_20001;
    select_ln392_12_fu_7572_p3 <= 
        ap_const_lv16_7FFF when (overflow_6_reg_11809(0) = '1') else 
        ap_const_lv16_8001;
    select_ln392_14_fu_7654_p3 <= 
        ap_const_lv16_7FFF when (overflow_7_reg_11837(0) = '1') else 
        ap_const_lv16_8001;
    select_ln392_16_fu_3230_p3 <= 
        ap_const_lv18_1FFFF when (overflow_8_fu_3197_p2(0) = '1') else 
        ap_const_lv18_20001;
    select_ln392_18_fu_3328_p3 <= 
        ap_const_lv18_1FFFF when (overflow_9_fu_3295_p2(0) = '1') else 
        ap_const_lv18_20001;
    select_ln392_1_fu_2838_p3 <= 
        ap_const_lv18_1FFFF when (overflow_fu_2805_p2(0) = '1') else 
        ap_const_lv18_20001;
    select_ln392_20_fu_7736_p3 <= 
        ap_const_lv16_7FFF when (overflow_10_reg_11865(0) = '1') else 
        ap_const_lv16_8001;
    select_ln392_22_fu_7818_p3 <= 
        ap_const_lv16_7FFF when (overflow_11_reg_11893(0) = '1') else 
        ap_const_lv16_8001;
    select_ln392_24_fu_3426_p3 <= 
        ap_const_lv18_1FFFF when (overflow_12_fu_3393_p2(0) = '1') else 
        ap_const_lv18_20001;
    select_ln392_26_fu_3524_p3 <= 
        ap_const_lv18_1FFFF when (overflow_13_fu_3491_p2(0) = '1') else 
        ap_const_lv18_20001;
    select_ln392_28_fu_7900_p3 <= 
        ap_const_lv16_7FFF when (overflow_14_reg_11921(0) = '1') else 
        ap_const_lv16_8001;
    select_ln392_30_fu_7982_p3 <= 
        ap_const_lv16_7FFF when (overflow_15_reg_11949(0) = '1') else 
        ap_const_lv16_8001;
    select_ln392_32_fu_3622_p3 <= 
        ap_const_lv18_1FFFF when (overflow_16_fu_3589_p2(0) = '1') else 
        ap_const_lv18_20001;
    select_ln392_34_fu_3720_p3 <= 
        ap_const_lv18_1FFFF when (overflow_17_fu_3687_p2(0) = '1') else 
        ap_const_lv18_20001;
    select_ln392_36_fu_8064_p3 <= 
        ap_const_lv16_7FFF when (overflow_18_reg_11977(0) = '1') else 
        ap_const_lv16_8001;
    select_ln392_38_fu_8146_p3 <= 
        ap_const_lv16_7FFF when (overflow_19_reg_12005(0) = '1') else 
        ap_const_lv16_8001;
    select_ln392_3_fu_7408_p3 <= 
        ap_const_lv16_7FFF when (overflow_2_reg_11753(0) = '1') else 
        ap_const_lv16_8001;
    select_ln392_40_fu_3818_p3 <= 
        ap_const_lv18_1FFFF when (overflow_20_fu_3785_p2(0) = '1') else 
        ap_const_lv18_20001;
    select_ln392_42_fu_3916_p3 <= 
        ap_const_lv18_1FFFF when (overflow_21_fu_3883_p2(0) = '1') else 
        ap_const_lv18_20001;
    select_ln392_44_fu_8228_p3 <= 
        ap_const_lv16_7FFF when (overflow_22_reg_12033(0) = '1') else 
        ap_const_lv16_8001;
    select_ln392_46_fu_8310_p3 <= 
        ap_const_lv16_7FFF when (overflow_23_reg_12061(0) = '1') else 
        ap_const_lv16_8001;
    select_ln392_48_fu_4014_p3 <= 
        ap_const_lv18_1FFFF when (overflow_24_fu_3981_p2(0) = '1') else 
        ap_const_lv18_20001;
    select_ln392_50_fu_4112_p3 <= 
        ap_const_lv18_1FFFF when (overflow_25_fu_4079_p2(0) = '1') else 
        ap_const_lv18_20001;
    select_ln392_52_fu_8392_p3 <= 
        ap_const_lv16_7FFF when (overflow_26_reg_12089(0) = '1') else 
        ap_const_lv16_8001;
    select_ln392_54_fu_8474_p3 <= 
        ap_const_lv16_7FFF when (overflow_27_reg_12117(0) = '1') else 
        ap_const_lv16_8001;
    select_ln392_56_fu_4210_p3 <= 
        ap_const_lv18_1FFFF when (overflow_28_fu_4177_p2(0) = '1') else 
        ap_const_lv18_20001;
    select_ln392_58_fu_4308_p3 <= 
        ap_const_lv18_1FFFF when (overflow_29_fu_4275_p2(0) = '1') else 
        ap_const_lv18_20001;
    select_ln392_5_fu_7490_p3 <= 
        ap_const_lv16_7FFF when (overflow_3_reg_11781(0) = '1') else 
        ap_const_lv16_8001;
    select_ln392_60_fu_8556_p3 <= 
        ap_const_lv16_7FFF when (overflow_30_reg_12145(0) = '1') else 
        ap_const_lv16_8001;
    select_ln392_62_fu_8638_p3 <= 
        ap_const_lv16_7FFF when (overflow_31_reg_12173(0) = '1') else 
        ap_const_lv16_8001;
    select_ln392_8_fu_3034_p3 <= 
        ap_const_lv18_1FFFF when (overflow_4_fu_3001_p2(0) = '1') else 
        ap_const_lv18_20001;
    select_ln392_fu_2936_p3 <= 
        ap_const_lv18_1FFFF when (overflow_1_fu_2903_p2(0) = '1') else 
        ap_const_lv18_20001;
        sext_ln1317_10_fu_4374_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(iq_M_real_5_reg_9164_pp0_iter13_reg),34));

        sext_ln1317_11_fu_4416_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(iq_M_imag_5_reg_9169_pp0_iter14_reg),34));

        sext_ln1317_12_fu_4383_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(iq_M_real_6_reg_9184_pp0_iter13_reg),34));

        sext_ln1317_13_fu_4419_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(iq_M_imag_6_reg_9189_pp0_iter14_reg),34));

        sext_ln1317_14_fu_4392_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(iq_M_real_7_reg_9204_pp0_iter13_reg),34));

        sext_ln1317_15_fu_4422_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(iq_M_imag_7_reg_9209_pp0_iter14_reg),34));

        sext_ln1317_1_fu_4401_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(iq_M_imag_reg_9069_pp0_iter14_reg),34));

        sext_ln1317_2_fu_4338_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(iq_M_real_1_reg_9084_pp0_iter13_reg),34));

        sext_ln1317_3_fu_4404_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(iq_M_imag_1_reg_9089_pp0_iter14_reg),34));

        sext_ln1317_4_fu_4347_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(iq_M_real_2_reg_9104_pp0_iter13_reg),34));

        sext_ln1317_5_fu_4407_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(iq_M_imag_2_reg_9109_pp0_iter14_reg),34));

        sext_ln1317_6_fu_4356_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(iq_M_real_3_reg_9124_pp0_iter13_reg),34));

        sext_ln1317_7_fu_4410_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(iq_M_imag_3_reg_9129_pp0_iter14_reg),34));

        sext_ln1317_8_fu_4365_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(iq_M_real_4_reg_9144_pp0_iter13_reg),34));

        sext_ln1317_9_fu_4413_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(iq_M_imag_4_reg_9149_pp0_iter14_reg),34));

        sext_ln1317_fu_4329_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(iq_M_real_reg_9064_pp0_iter13_reg),34));

        sext_ln1319_10_fu_4377_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(dds_sincos_M_real_V_5_reg_10570),34));

        sext_ln1319_11_fu_4380_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(dds_sincos_M_imag_V_5_reg_10575),34));

        sext_ln1319_12_fu_4386_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(dds_sincos_M_real_V_6_reg_10580),34));

        sext_ln1319_13_fu_4389_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(dds_sincos_M_imag_V_6_reg_10585),34));

        sext_ln1319_14_fu_4395_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(dds_sincos_M_real_V_7_reg_10590),34));

        sext_ln1319_15_fu_4398_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(dds_sincos_M_imag_V_7_reg_10595),34));

        sext_ln1319_1_fu_4335_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(dds_sincos_M_imag_V_reg_10525),34));

        sext_ln1319_2_fu_4341_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(dds_sincos_M_real_V_1_reg_10530),34));

        sext_ln1319_3_fu_4344_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(dds_sincos_M_imag_V_1_reg_10535),34));

        sext_ln1319_4_fu_4350_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(dds_sincos_M_real_V_2_reg_10540),34));

        sext_ln1319_5_fu_4353_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(dds_sincos_M_imag_V_2_reg_10545),34));

        sext_ln1319_6_fu_4359_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(dds_sincos_M_real_V_3_reg_10550),34));

        sext_ln1319_7_fu_4362_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(dds_sincos_M_imag_V_3_reg_10555),34));

        sext_ln1319_8_fu_4368_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(dds_sincos_M_real_V_4_reg_10560),34));

        sext_ln1319_9_fu_4371_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(dds_sincos_M_imag_V_4_reg_10565),34));

        sext_ln1319_fu_4332_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(dds_sincos_M_real_V_reg_10520),34));

        sext_ln1393_10_fu_1552_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(lhs_V_42_fu_1545_p3),44));

        sext_ln1393_11_fu_1559_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(r_V_114_reg_9744),43));

        sext_ln1393_12_fu_1607_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(lhs_V_50_fu_1600_p3),44));

        sext_ln1393_13_fu_1614_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(r_V_120_reg_9782),43));

        sext_ln1393_14_fu_1662_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(lhs_V_58_fu_1655_p3),44));

        sext_ln1393_15_fu_1669_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(r_V_126_reg_9820),43));

        sext_ln1393_1_fu_1284_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(r_V_84_reg_9554),43));

        sext_ln1393_2_fu_1332_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(lhs_V_10_fu_1325_p3),44));

        sext_ln1393_3_fu_1339_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(r_V_90_reg_9592),43));

        sext_ln1393_4_fu_1387_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(lhs_V_18_fu_1380_p3),44));

        sext_ln1393_5_fu_1394_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(r_V_96_reg_9630),43));

        sext_ln1393_6_fu_1442_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(lhs_V_26_fu_1435_p3),44));

        sext_ln1393_7_fu_1449_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(r_V_102_reg_9668),43));

        sext_ln1393_8_fu_1497_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(lhs_V_34_fu_1490_p3),44));

        sext_ln1393_9_fu_1504_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(r_V_108_reg_9706),43));

        sext_ln1393_fu_1277_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(lhs_V_2_fu_1270_p3),44));

        sext_ln1394_10_fu_4635_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(rhs_15_fu_4628_p3),35));

        sext_ln1394_11_fu_4678_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(rhs_17_fu_4671_p3),35));

        sext_ln1394_13_fu_4713_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(ret_V_20_reg_10902),35));

        sext_ln1394_14_fu_4723_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(rhs_21_fu_4716_p3),35));

        sext_ln1394_15_fu_4766_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(rhs_23_fu_4759_p3),35));

        sext_ln1394_17_fu_4801_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(ret_V_26_reg_10912),35));

        sext_ln1394_18_fu_4811_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(rhs_27_fu_4804_p3),35));

        sext_ln1394_19_fu_4854_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(rhs_29_fu_4847_p3),35));

        sext_ln1394_1_fu_4449_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(ret_V_2_reg_10872),35));

        sext_ln1394_21_fu_4889_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(ret_V_32_reg_10922),35));

        sext_ln1394_22_fu_4899_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(rhs_33_fu_4892_p3),35));

        sext_ln1394_23_fu_4942_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(rhs_35_fu_4935_p3),35));

        sext_ln1394_25_fu_4977_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(ret_V_38_reg_10932),35));

        sext_ln1394_26_fu_4987_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(rhs_39_fu_4980_p3),35));

        sext_ln1394_27_fu_5030_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(rhs_41_fu_5023_p3),35));

        sext_ln1394_29_fu_5065_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(ret_V_44_reg_10942),35));

        sext_ln1394_2_fu_4459_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(rhs_3_fu_4452_p3),35));

        sext_ln1394_30_fu_5075_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(rhs_45_fu_5068_p3),35));

        sext_ln1394_31_fu_5118_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(rhs_47_fu_5111_p3),35));

        sext_ln1394_3_fu_4502_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(rhs_5_fu_4495_p3),35));

        sext_ln1394_5_fu_4537_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(ret_V_8_reg_10882),35));

        sext_ln1394_6_fu_4547_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(rhs_9_fu_4540_p3),35));

        sext_ln1394_7_fu_4590_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(rhs_11_fu_4583_p3),35));

        sext_ln1394_9_fu_4625_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(ret_V_14_reg_10892),35));

        sext_ln859_13_fu_1446_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(r_V_102_reg_9668),44));

        sext_ln859_17_fu_1501_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(r_V_108_reg_9706),44));

        sext_ln859_1_fu_1281_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(r_V_84_reg_9554),44));

        sext_ln859_21_fu_1556_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(r_V_114_reg_9744),44));

        sext_ln859_25_fu_1611_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(r_V_120_reg_9782),44));

        sext_ln859_29_fu_1666_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(r_V_126_reg_9820),44));

        sext_ln859_5_fu_1336_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(r_V_90_reg_9592),44));

        sext_ln859_9_fu_1391_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(r_V_96_reg_9630),44));

    tmp_105_fu_5387_p3 <= ret_V_21_reg_11120(17 downto 17);
    tmp_113_fu_7844_p3 <= ret_V_21_reg_11120_pp0_iter22_reg(33 downto 33);
    tmp_116_fu_5426_p3 <= ret_V_23_reg_11148(17 downto 17);
    tmp_11_fu_5286_p4 <= ret_V_11_reg_11036(15 downto 1);
    tmp_127_fu_7926_p3 <= ret_V_23_reg_11148_pp0_iter22_reg(33 downto 33);
    tmp_12_fu_7352_p3 <= ret_V_3_reg_10952_pp0_iter22_reg(33 downto 33);
    tmp_144_fu_5465_p3 <= ret_V_27_reg_11176(17 downto 17);
    tmp_149_fu_8008_p3 <= ret_V_27_reg_11176_pp0_iter22_reg(33 downto 33);
    tmp_14_fu_5192_p3 <= ret_V_5_reg_10980(17 downto 17);
    tmp_151_fu_5504_p3 <= ret_V_29_reg_11204(17 downto 17);
    tmp_156_fu_8090_p3 <= ret_V_29_reg_11204_pp0_iter22_reg(33 downto 33);
    tmp_168_fu_5543_p3 <= ret_V_33_reg_11232(17 downto 17);
    tmp_173_fu_8172_p3 <= ret_V_33_reg_11232_pp0_iter22_reg(33 downto 33);
    tmp_175_fu_5582_p3 <= ret_V_35_reg_11260(17 downto 17);
    tmp_17_fu_5325_p4 <= ret_V_15_reg_11064(15 downto 1);
    tmp_180_fu_8254_p3 <= ret_V_35_reg_11260_pp0_iter22_reg(33 downto 33);
    tmp_192_fu_5621_p3 <= ret_V_39_reg_11288(17 downto 17);
    tmp_197_fu_8336_p3 <= ret_V_39_reg_11288_pp0_iter22_reg(33 downto 33);
    tmp_199_fu_5660_p3 <= ret_V_41_reg_11316(17 downto 17);
    tmp_204_fu_8418_p3 <= ret_V_41_reg_11316_pp0_iter22_reg(33 downto 33);
    tmp_20_fu_5364_p4 <= ret_V_17_reg_11092(15 downto 1);
    tmp_216_fu_5699_p3 <= ret_V_45_reg_11344(17 downto 17);
    tmp_221_fu_8500_p3 <= ret_V_45_reg_11344_pp0_iter22_reg(33 downto 33);
    tmp_223_fu_5738_p3 <= ret_V_47_reg_11372(17 downto 17);
    tmp_228_fu_8582_p3 <= ret_V_47_reg_11372_pp0_iter22_reg(33 downto 33);
    tmp_22_fu_7434_p3 <= ret_V_5_reg_10980_pp0_iter22_reg(33 downto 33);
    tmp_25_fu_5403_p4 <= ret_V_21_reg_11120(15 downto 1);
    tmp_28_fu_5442_p4 <= ret_V_23_reg_11148(15 downto 1);
    tmp_2_fu_5169_p4 <= ret_V_3_reg_10952(15 downto 1);
    tmp_32_fu_5481_p4 <= ret_V_27_reg_11176(15 downto 1);
    tmp_35_fu_5520_p4 <= ret_V_29_reg_11204(15 downto 1);
    tmp_37_fu_5231_p3 <= ret_V_9_reg_11008(17 downto 17);
    tmp_40_fu_5559_p4 <= ret_V_33_reg_11232(15 downto 1);
    tmp_43_fu_5598_p4 <= ret_V_35_reg_11260(15 downto 1);
    tmp_44_fu_7516_p3 <= ret_V_9_reg_11008_pp0_iter22_reg(33 downto 33);
    tmp_47_fu_5270_p3 <= ret_V_11_reg_11036(17 downto 17);
    tmp_49_fu_5637_p4 <= ret_V_39_reg_11288(15 downto 1);
    tmp_52_fu_5676_p4 <= ret_V_41_reg_11316(15 downto 1);
    tmp_53_fu_7598_p3 <= ret_V_11_reg_11036_pp0_iter22_reg(33 downto 33);
    tmp_57_fu_5715_p4 <= ret_V_45_reg_11344(15 downto 1);
    tmp_60_fu_5754_p4 <= ret_V_47_reg_11372(15 downto 1);
    tmp_6_fu_5247_p4 <= ret_V_9_reg_11008(15 downto 1);
    tmp_70_fu_5309_p3 <= ret_V_15_reg_11064(17 downto 17);
    tmp_75_fu_7680_p3 <= ret_V_15_reg_11064_pp0_iter22_reg(33 downto 33);
    tmp_78_fu_5348_p3 <= ret_V_17_reg_11092(17 downto 17);
    tmp_85_fu_7762_p3 <= ret_V_17_reg_11092_pp0_iter22_reg(33 downto 33);
    tmp_9_fu_5208_p4 <= ret_V_5_reg_10980(15 downto 1);
    tmp_fu_5153_p3 <= ret_V_3_reg_10952(17 downto 17);
    trunc_ln420_10_fu_5550_p1 <= ret_V_33_reg_11232(1 - 1 downto 0);
    trunc_ln420_11_fu_5589_p1 <= ret_V_35_reg_11260(1 - 1 downto 0);
    trunc_ln420_12_fu_5628_p1 <= ret_V_39_reg_11288(1 - 1 downto 0);
    trunc_ln420_13_fu_5667_p1 <= ret_V_41_reg_11316(1 - 1 downto 0);
    trunc_ln420_14_fu_5706_p1 <= ret_V_45_reg_11344(1 - 1 downto 0);
    trunc_ln420_15_fu_5745_p1 <= ret_V_47_reg_11372(1 - 1 downto 0);
    trunc_ln420_1_fu_5199_p1 <= ret_V_5_reg_10980(1 - 1 downto 0);
    trunc_ln420_2_fu_5238_p1 <= ret_V_9_reg_11008(1 - 1 downto 0);
    trunc_ln420_3_fu_5277_p1 <= ret_V_11_reg_11036(1 - 1 downto 0);
    trunc_ln420_4_fu_5316_p1 <= ret_V_15_reg_11064(1 - 1 downto 0);
    trunc_ln420_5_fu_5355_p1 <= ret_V_17_reg_11092(1 - 1 downto 0);
    trunc_ln420_6_fu_5394_p1 <= ret_V_21_reg_11120(1 - 1 downto 0);
    trunc_ln420_7_fu_5433_p1 <= ret_V_23_reg_11148(1 - 1 downto 0);
    trunc_ln420_8_fu_5472_p1 <= ret_V_27_reg_11176(1 - 1 downto 0);
    trunc_ln420_9_fu_5511_p1 <= ret_V_29_reg_11204(1 - 1 downto 0);
    trunc_ln420_fu_5160_p1 <= ret_V_3_reg_10952(1 - 1 downto 0);
    trunc_ln874_10_fu_1212_p1 <= grp_fu_8784_p3(24 - 1 downto 0);
    trunc_ln874_11_fu_1222_p1 <= grp_fu_8795_p2(24 - 1 downto 0);
    trunc_ln874_12_fu_1232_p1 <= grp_fu_8802_p3(24 - 1 downto 0);
    trunc_ln874_13_fu_1242_p1 <= grp_fu_8813_p2(24 - 1 downto 0);
    trunc_ln874_14_fu_1252_p1 <= grp_fu_8820_p3(24 - 1 downto 0);
    trunc_ln874_15_fu_1262_p1 <= grp_fu_8831_p2(24 - 1 downto 0);
    trunc_ln874_1_fu_1122_p1 <= grp_fu_8705_p2(24 - 1 downto 0);
    trunc_ln874_2_fu_1132_p1 <= grp_fu_8712_p3(24 - 1 downto 0);
    trunc_ln874_3_fu_1142_p1 <= grp_fu_8723_p2(24 - 1 downto 0);
    trunc_ln874_4_fu_1152_p1 <= grp_fu_8730_p3(24 - 1 downto 0);
    trunc_ln874_5_fu_1162_p1 <= grp_fu_8741_p2(24 - 1 downto 0);
    trunc_ln874_6_fu_1172_p1 <= grp_fu_8748_p3(24 - 1 downto 0);
    trunc_ln874_7_fu_1182_p1 <= grp_fu_8759_p2(24 - 1 downto 0);
    trunc_ln874_8_fu_1192_p1 <= grp_fu_8766_p3(24 - 1 downto 0);
    trunc_ln874_9_fu_1202_p1 <= grp_fu_8777_p2(24 - 1 downto 0);
    trunc_ln874_fu_1112_p1 <= grp_fu_8694_p3(24 - 1 downto 0);
    trunc_ln884_fu_382_p1 <= center_TDATA(16 - 1 downto 0);
    trunc_ln946_10_fu_2037_p1 <= p_Val2_37_fu_2023_p2(17 - 1 downto 0);
    trunc_ln946_11_fu_5988_p1 <= p_Val2_40_fu_5974_p2(15 - 1 downto 0);
    trunc_ln946_12_fu_6031_p1 <= p_Val2_43_fu_6017_p2(15 - 1 downto 0);
    trunc_ln946_13_fu_2093_p1 <= p_Val2_48_fu_2079_p2(17 - 1 downto 0);
    trunc_ln946_14_fu_2149_p1 <= p_Val2_51_fu_2135_p2(17 - 1 downto 0);
    trunc_ln946_15_fu_6074_p1 <= p_Val2_54_fu_6060_p2(15 - 1 downto 0);
    trunc_ln946_16_fu_6117_p1 <= p_Val2_57_fu_6103_p2(15 - 1 downto 0);
    trunc_ln946_17_fu_2205_p1 <= p_Val2_62_fu_2191_p2(17 - 1 downto 0);
    trunc_ln946_18_fu_2261_p1 <= p_Val2_65_fu_2247_p2(17 - 1 downto 0);
    trunc_ln946_19_fu_6160_p1 <= p_Val2_68_fu_6146_p2(15 - 1 downto 0);
    trunc_ln946_20_fu_6203_p1 <= p_Val2_71_fu_6189_p2(15 - 1 downto 0);
    trunc_ln946_21_fu_2317_p1 <= p_Val2_76_fu_2303_p2(17 - 1 downto 0);
    trunc_ln946_22_fu_2373_p1 <= p_Val2_79_fu_2359_p2(17 - 1 downto 0);
    trunc_ln946_23_fu_6246_p1 <= p_Val2_82_fu_6232_p2(15 - 1 downto 0);
    trunc_ln946_24_fu_6289_p1 <= p_Val2_85_fu_6275_p2(15 - 1 downto 0);
    trunc_ln946_25_fu_2429_p1 <= p_Val2_90_fu_2415_p2(17 - 1 downto 0);
    trunc_ln946_26_fu_2485_p1 <= p_Val2_93_fu_2471_p2(17 - 1 downto 0);
    trunc_ln946_27_fu_6332_p1 <= p_Val2_96_fu_6318_p2(15 - 1 downto 0);
    trunc_ln946_28_fu_6375_p1 <= p_Val2_99_fu_6361_p2(15 - 1 downto 0);
    trunc_ln946_29_fu_2541_p1 <= p_Val2_104_fu_2527_p2(17 - 1 downto 0);
    trunc_ln946_2_fu_1813_p1 <= p_Val2_10_fu_1799_p2(17 - 1 downto 0);
    trunc_ln946_30_fu_2597_p1 <= p_Val2_107_fu_2583_p2(17 - 1 downto 0);
    trunc_ln946_31_fu_6418_p1 <= p_Val2_110_fu_6404_p2(15 - 1 downto 0);
    trunc_ln946_32_fu_6461_p1 <= p_Val2_113_fu_6447_p2(15 - 1 downto 0);
    trunc_ln946_3_fu_5816_p1 <= p_Val2_13_fu_5802_p2(15 - 1 downto 0);
    trunc_ln946_4_fu_5859_p1 <= p_Val2_15_fu_5845_p2(15 - 1 downto 0);
    trunc_ln946_5_fu_1869_p1 <= p_Val2_20_fu_1855_p2(17 - 1 downto 0);
    trunc_ln946_6_fu_1925_p1 <= p_Val2_23_fu_1911_p2(17 - 1 downto 0);
    trunc_ln946_7_fu_5902_p1 <= p_Val2_26_fu_5888_p2(15 - 1 downto 0);
    trunc_ln946_8_fu_5945_p1 <= p_Val2_29_fu_5931_p2(15 - 1 downto 0);
    trunc_ln946_9_fu_1981_p1 <= p_Val2_34_fu_1967_p2(17 - 1 downto 0);
    trunc_ln946_fu_1757_p1 <= p_Val2_7_fu_1743_p2(17 - 1 downto 0);
    underflow_10_fu_7731_p2 <= (xor_ln944_4_fu_7725_p2 and p_Result_198_reg_11075_pp0_iter22_reg);
    underflow_11_fu_7813_p2 <= (xor_ln944_5_fu_7807_p2 and p_Result_202_reg_11103_pp0_iter22_reg);
    underflow_12_fu_3421_p2 <= (p_Result_206_reg_9649_pp0_iter12_reg and and_ln944_18_fu_3415_p2);
    underflow_13_fu_3519_p2 <= (p_Result_210_reg_9933_pp0_iter12_reg and and_ln944_20_fu_3513_p2);
    underflow_14_fu_7895_p2 <= (xor_ln944_6_fu_7889_p2 and p_Result_214_reg_11131_pp0_iter22_reg);
    underflow_15_fu_7977_p2 <= (xor_ln944_7_fu_7971_p2 and p_Result_218_reg_11159_pp0_iter22_reg);
    underflow_16_fu_3617_p2 <= (p_Result_222_reg_9687_pp0_iter12_reg and and_ln944_24_fu_3611_p2);
    underflow_17_fu_3715_p2 <= (p_Result_226_reg_9963_pp0_iter12_reg and and_ln944_26_fu_3709_p2);
    underflow_18_fu_8059_p2 <= (xor_ln944_8_fu_8053_p2 and p_Result_230_reg_11187_pp0_iter22_reg);
    underflow_19_fu_8141_p2 <= (xor_ln944_9_fu_8135_p2 and p_Result_234_reg_11215_pp0_iter22_reg);
    underflow_1_fu_2931_p2 <= (p_Result_162_reg_9843_pp0_iter12_reg and and_ln944_2_fu_2925_p2);
    underflow_20_fu_3813_p2 <= (p_Result_238_reg_9725_pp0_iter12_reg and and_ln944_30_fu_3807_p2);
    underflow_21_fu_3911_p2 <= (p_Result_242_reg_9993_pp0_iter12_reg and and_ln944_32_fu_3905_p2);
    underflow_22_fu_8223_p2 <= (xor_ln944_10_fu_8217_p2 and p_Result_246_reg_11243_pp0_iter22_reg);
    underflow_23_fu_8305_p2 <= (xor_ln944_11_fu_8299_p2 and p_Result_250_reg_11271_pp0_iter22_reg);
    underflow_24_fu_4009_p2 <= (p_Result_254_reg_9763_pp0_iter12_reg and and_ln944_36_fu_4003_p2);
    underflow_25_fu_4107_p2 <= (p_Result_258_reg_10023_pp0_iter12_reg and and_ln944_38_fu_4101_p2);
    underflow_26_fu_8387_p2 <= (xor_ln944_12_fu_8381_p2 and p_Result_262_reg_11299_pp0_iter22_reg);
    underflow_27_fu_8469_p2 <= (xor_ln944_13_fu_8463_p2 and p_Result_266_reg_11327_pp0_iter22_reg);
    underflow_28_fu_4205_p2 <= (p_Result_270_reg_9801_pp0_iter12_reg and and_ln944_42_fu_4199_p2);
    underflow_29_fu_4303_p2 <= (p_Result_274_reg_10053_pp0_iter12_reg and and_ln944_44_fu_4297_p2);
    underflow_2_fu_7403_p2 <= (xor_ln944_fu_7397_p2 and p_Result_166_reg_10963_pp0_iter22_reg);
    underflow_30_fu_8551_p2 <= (xor_ln944_14_fu_8545_p2 and p_Result_278_reg_11355_pp0_iter22_reg);
    underflow_31_fu_8633_p2 <= (xor_ln944_15_fu_8627_p2 and p_Result_282_reg_11383_pp0_iter22_reg);
    underflow_3_fu_7485_p2 <= (xor_ln944_1_fu_7479_p2 and p_Result_170_reg_10991_pp0_iter22_reg);
    underflow_4_fu_3029_p2 <= (p_Result_174_reg_9573_pp0_iter12_reg and and_ln944_6_fu_3023_p2);
    underflow_5_fu_3127_p2 <= (p_Result_178_reg_9873_pp0_iter12_reg and and_ln944_8_fu_3121_p2);
    underflow_6_fu_7567_p2 <= (xor_ln944_2_fu_7561_p2 and p_Result_182_reg_11019_pp0_iter22_reg);
    underflow_7_fu_7649_p2 <= (xor_ln944_3_fu_7643_p2 and p_Result_186_reg_11047_pp0_iter22_reg);
    underflow_8_fu_3225_p2 <= (p_Result_190_reg_9611_pp0_iter12_reg and and_ln944_12_fu_3219_p2);
    underflow_9_fu_3323_p2 <= (p_Result_194_reg_9903_pp0_iter12_reg and and_ln944_14_fu_3317_p2);
    underflow_fu_2833_p2 <= (p_Result_158_reg_9535_pp0_iter12_reg and and_ln944_fu_2827_p2);
    xor_ln936_10_fu_8179_p2 <= (tmp_173_fu_8172_p3 xor ap_const_lv1_1);
    xor_ln936_11_fu_8261_p2 <= (tmp_180_fu_8254_p3 xor ap_const_lv1_1);
    xor_ln936_12_fu_8343_p2 <= (tmp_197_fu_8336_p3 xor ap_const_lv1_1);
    xor_ln936_13_fu_8425_p2 <= (tmp_204_fu_8418_p3 xor ap_const_lv1_1);
    xor_ln936_14_fu_8507_p2 <= (tmp_221_fu_8500_p3 xor ap_const_lv1_1);
    xor_ln936_15_fu_8589_p2 <= (tmp_228_fu_8582_p3 xor ap_const_lv1_1);
    xor_ln936_1_fu_7441_p2 <= (tmp_22_fu_7434_p3 xor ap_const_lv1_1);
    xor_ln936_2_fu_7523_p2 <= (tmp_44_fu_7516_p3 xor ap_const_lv1_1);
    xor_ln936_3_fu_7605_p2 <= (tmp_53_fu_7598_p3 xor ap_const_lv1_1);
    xor_ln936_4_fu_7687_p2 <= (tmp_75_fu_7680_p3 xor ap_const_lv1_1);
    xor_ln936_5_fu_7769_p2 <= (tmp_85_fu_7762_p3 xor ap_const_lv1_1);
    xor_ln936_6_fu_7851_p2 <= (tmp_113_fu_7844_p3 xor ap_const_lv1_1);
    xor_ln936_7_fu_7933_p2 <= (tmp_127_fu_7926_p3 xor ap_const_lv1_1);
    xor_ln936_8_fu_8015_p2 <= (tmp_149_fu_8008_p3 xor ap_const_lv1_1);
    xor_ln936_9_fu_8097_p2 <= (tmp_156_fu_8090_p3 xor ap_const_lv1_1);
    xor_ln936_fu_7359_p2 <= (tmp_12_fu_7352_p3 xor ap_const_lv1_1);
    xor_ln937_10_fu_3764_p2 <= (p_Result_240_reg_9738_pp0_iter12_reg xor ap_const_lv1_1);
    xor_ln937_11_fu_3862_p2 <= (p_Result_244_reg_10006_pp0_iter12_reg xor ap_const_lv1_1);
    xor_ln937_12_fu_3960_p2 <= (p_Result_256_reg_9776_pp0_iter12_reg xor ap_const_lv1_1);
    xor_ln937_13_fu_4058_p2 <= (p_Result_260_reg_10036_pp0_iter12_reg xor ap_const_lv1_1);
    xor_ln937_14_fu_4156_p2 <= (p_Result_272_reg_9814_pp0_iter12_reg xor ap_const_lv1_1);
    xor_ln937_15_fu_4254_p2 <= (p_Result_276_reg_10066_pp0_iter12_reg xor ap_const_lv1_1);
    xor_ln937_1_fu_2882_p2 <= (p_Result_164_reg_9856_pp0_iter12_reg xor ap_const_lv1_1);
    xor_ln937_2_fu_2980_p2 <= (p_Result_176_reg_9586_pp0_iter12_reg xor ap_const_lv1_1);
    xor_ln937_3_fu_3078_p2 <= (p_Result_180_reg_9886_pp0_iter12_reg xor ap_const_lv1_1);
    xor_ln937_4_fu_3176_p2 <= (p_Result_192_reg_9624_pp0_iter12_reg xor ap_const_lv1_1);
    xor_ln937_5_fu_3274_p2 <= (p_Result_196_reg_9916_pp0_iter12_reg xor ap_const_lv1_1);
    xor_ln937_6_fu_3372_p2 <= (p_Result_208_reg_9662_pp0_iter12_reg xor ap_const_lv1_1);
    xor_ln937_7_fu_3470_p2 <= (p_Result_212_reg_9946_pp0_iter12_reg xor ap_const_lv1_1);
    xor_ln937_8_fu_3568_p2 <= (p_Result_224_reg_9700_pp0_iter12_reg xor ap_const_lv1_1);
    xor_ln937_9_fu_3666_p2 <= (p_Result_228_reg_9976_pp0_iter12_reg xor ap_const_lv1_1);
    xor_ln937_fu_2784_p2 <= (p_Result_160_reg_9548_pp0_iter12_reg xor ap_const_lv1_1);
    xor_ln941_10_fu_6658_p2 <= (deleted_zeros_7_fu_6650_p3 xor ap_const_lv1_1);
    xor_ln941_11_fu_6669_p2 <= (p_Result_186_reg_11047_pp0_iter21_reg xor ap_const_lv1_1);
    xor_ln941_12_fu_3186_p2 <= (deleted_zeros_8_fu_3162_p3 xor ap_const_lv1_1);
    xor_ln941_13_fu_3284_p2 <= (deleted_zeros_9_fu_3260_p3 xor ap_const_lv1_1);
    xor_ln941_14_fu_6713_p2 <= (deleted_zeros_10_fu_6705_p3 xor ap_const_lv1_1);
    xor_ln941_15_fu_6724_p2 <= (p_Result_198_reg_11075_pp0_iter21_reg xor ap_const_lv1_1);
    xor_ln941_16_fu_6768_p2 <= (deleted_zeros_11_fu_6760_p3 xor ap_const_lv1_1);
    xor_ln941_17_fu_6779_p2 <= (p_Result_202_reg_11103_pp0_iter21_reg xor ap_const_lv1_1);
    xor_ln941_18_fu_3382_p2 <= (deleted_zeros_12_fu_3358_p3 xor ap_const_lv1_1);
    xor_ln941_19_fu_3480_p2 <= (deleted_zeros_13_fu_3456_p3 xor ap_const_lv1_1);
    xor_ln941_1_fu_2892_p2 <= (deleted_zeros_1_fu_2868_p3 xor ap_const_lv1_1);
    xor_ln941_20_fu_6823_p2 <= (deleted_zeros_14_fu_6815_p3 xor ap_const_lv1_1);
    xor_ln941_21_fu_6834_p2 <= (p_Result_214_reg_11131_pp0_iter21_reg xor ap_const_lv1_1);
    xor_ln941_22_fu_6878_p2 <= (deleted_zeros_15_fu_6870_p3 xor ap_const_lv1_1);
    xor_ln941_23_fu_6889_p2 <= (p_Result_218_reg_11159_pp0_iter21_reg xor ap_const_lv1_1);
    xor_ln941_24_fu_3578_p2 <= (deleted_zeros_16_fu_3554_p3 xor ap_const_lv1_1);
    xor_ln941_25_fu_3676_p2 <= (deleted_zeros_17_fu_3652_p3 xor ap_const_lv1_1);
    xor_ln941_26_fu_6933_p2 <= (deleted_zeros_18_fu_6925_p3 xor ap_const_lv1_1);
    xor_ln941_27_fu_6944_p2 <= (p_Result_230_reg_11187_pp0_iter21_reg xor ap_const_lv1_1);
    xor_ln941_28_fu_6988_p2 <= (deleted_zeros_19_fu_6980_p3 xor ap_const_lv1_1);
    xor_ln941_29_fu_6999_p2 <= (p_Result_234_reg_11215_pp0_iter21_reg xor ap_const_lv1_1);
    xor_ln941_2_fu_6493_p2 <= (deleted_zeros_2_fu_6485_p3 xor ap_const_lv1_1);
    xor_ln941_30_fu_3774_p2 <= (deleted_zeros_20_fu_3750_p3 xor ap_const_lv1_1);
    xor_ln941_31_fu_3872_p2 <= (deleted_zeros_21_fu_3848_p3 xor ap_const_lv1_1);
    xor_ln941_32_fu_7043_p2 <= (deleted_zeros_22_fu_7035_p3 xor ap_const_lv1_1);
    xor_ln941_33_fu_7054_p2 <= (p_Result_246_reg_11243_pp0_iter21_reg xor ap_const_lv1_1);
    xor_ln941_34_fu_7098_p2 <= (deleted_zeros_23_fu_7090_p3 xor ap_const_lv1_1);
    xor_ln941_35_fu_7109_p2 <= (p_Result_250_reg_11271_pp0_iter21_reg xor ap_const_lv1_1);
    xor_ln941_36_fu_3970_p2 <= (deleted_zeros_24_fu_3946_p3 xor ap_const_lv1_1);
    xor_ln941_37_fu_4068_p2 <= (deleted_zeros_25_fu_4044_p3 xor ap_const_lv1_1);
    xor_ln941_38_fu_7153_p2 <= (deleted_zeros_26_fu_7145_p3 xor ap_const_lv1_1);
    xor_ln941_39_fu_7164_p2 <= (p_Result_262_reg_11299_pp0_iter21_reg xor ap_const_lv1_1);
    xor_ln941_3_fu_6504_p2 <= (p_Result_166_reg_10963_pp0_iter21_reg xor ap_const_lv1_1);
    xor_ln941_40_fu_7208_p2 <= (deleted_zeros_27_fu_7200_p3 xor ap_const_lv1_1);
    xor_ln941_41_fu_7219_p2 <= (p_Result_266_reg_11327_pp0_iter21_reg xor ap_const_lv1_1);
    xor_ln941_42_fu_4166_p2 <= (deleted_zeros_28_fu_4142_p3 xor ap_const_lv1_1);
    xor_ln941_43_fu_4264_p2 <= (deleted_zeros_29_fu_4240_p3 xor ap_const_lv1_1);
    xor_ln941_44_fu_7263_p2 <= (deleted_zeros_30_fu_7255_p3 xor ap_const_lv1_1);
    xor_ln941_45_fu_7274_p2 <= (p_Result_278_reg_11355_pp0_iter21_reg xor ap_const_lv1_1);
    xor_ln941_46_fu_7318_p2 <= (deleted_zeros_31_fu_7310_p3 xor ap_const_lv1_1);
    xor_ln941_47_fu_7329_p2 <= (p_Result_282_reg_11383_pp0_iter21_reg xor ap_const_lv1_1);
    xor_ln941_4_fu_6548_p2 <= (deleted_zeros_3_fu_6540_p3 xor ap_const_lv1_1);
    xor_ln941_5_fu_6559_p2 <= (p_Result_170_reg_10991_pp0_iter21_reg xor ap_const_lv1_1);
    xor_ln941_6_fu_2990_p2 <= (deleted_zeros_4_fu_2966_p3 xor ap_const_lv1_1);
    xor_ln941_7_fu_3088_p2 <= (deleted_zeros_5_fu_3064_p3 xor ap_const_lv1_1);
    xor_ln941_8_fu_6603_p2 <= (deleted_zeros_6_fu_6595_p3 xor ap_const_lv1_1);
    xor_ln941_9_fu_6614_p2 <= (p_Result_182_reg_11019_pp0_iter21_reg xor ap_const_lv1_1);
    xor_ln941_fu_2794_p2 <= (deleted_zeros_fu_2770_p3 xor ap_const_lv1_1);
    xor_ln942_10_fu_2631_p2 <= (p_Result_181_reg_10128 xor ap_const_lv1_1);
    xor_ln942_11_fu_3105_p2 <= (deleted_ones_5_fu_3071_p3 xor ap_const_lv1_1);
    xor_ln942_12_fu_6575_p2 <= (p_Result_185_reg_11517 xor ap_const_lv1_1);
    xor_ln942_13_fu_7545_p2 <= (deleted_ones_6_fu_7535_p3 xor ap_const_lv1_1);
    xor_ln942_14_fu_6630_p2 <= (p_Result_189_reg_11533 xor ap_const_lv1_1);
    xor_ln942_15_fu_7627_p2 <= (deleted_ones_7_fu_7617_p3 xor ap_const_lv1_1);
    xor_ln942_16_fu_2641_p2 <= (p_Result_193_reg_10145 xor ap_const_lv1_1);
    xor_ln942_17_fu_3203_p2 <= (deleted_ones_8_fu_3169_p3 xor ap_const_lv1_1);
    xor_ln942_18_fu_2651_p2 <= (p_Result_197_reg_10162 xor ap_const_lv1_1);
    xor_ln942_19_fu_3301_p2 <= (deleted_ones_9_fu_3267_p3 xor ap_const_lv1_1);
    xor_ln942_1_fu_2811_p2 <= (deleted_ones_fu_2777_p3 xor ap_const_lv1_1);
    xor_ln942_20_fu_6685_p2 <= (p_Result_201_reg_11549 xor ap_const_lv1_1);
    xor_ln942_21_fu_7709_p2 <= (deleted_ones_10_fu_7699_p3 xor ap_const_lv1_1);
    xor_ln942_22_fu_6740_p2 <= (p_Result_205_reg_11565 xor ap_const_lv1_1);
    xor_ln942_23_fu_7791_p2 <= (deleted_ones_11_fu_7781_p3 xor ap_const_lv1_1);
    xor_ln942_24_fu_2661_p2 <= (p_Result_209_reg_10179 xor ap_const_lv1_1);
    xor_ln942_25_fu_3399_p2 <= (deleted_ones_12_fu_3365_p3 xor ap_const_lv1_1);
    xor_ln942_26_fu_2671_p2 <= (p_Result_213_reg_10196 xor ap_const_lv1_1);
    xor_ln942_27_fu_3497_p2 <= (deleted_ones_13_fu_3463_p3 xor ap_const_lv1_1);
    xor_ln942_28_fu_6795_p2 <= (p_Result_217_reg_11581 xor ap_const_lv1_1);
    xor_ln942_29_fu_7873_p2 <= (deleted_ones_14_fu_7863_p3 xor ap_const_lv1_1);
    xor_ln942_2_fu_2611_p2 <= (p_Result_165_reg_10094 xor ap_const_lv1_1);
    xor_ln942_30_fu_6850_p2 <= (p_Result_221_reg_11597 xor ap_const_lv1_1);
    xor_ln942_31_fu_7955_p2 <= (deleted_ones_15_fu_7945_p3 xor ap_const_lv1_1);
    xor_ln942_32_fu_2681_p2 <= (p_Result_225_reg_10213 xor ap_const_lv1_1);
    xor_ln942_33_fu_3595_p2 <= (deleted_ones_16_fu_3561_p3 xor ap_const_lv1_1);
    xor_ln942_34_fu_2691_p2 <= (p_Result_229_reg_10230 xor ap_const_lv1_1);
    xor_ln942_35_fu_3693_p2 <= (deleted_ones_17_fu_3659_p3 xor ap_const_lv1_1);
    xor_ln942_36_fu_6905_p2 <= (p_Result_233_reg_11613 xor ap_const_lv1_1);
    xor_ln942_37_fu_8037_p2 <= (deleted_ones_18_fu_8027_p3 xor ap_const_lv1_1);
    xor_ln942_38_fu_6960_p2 <= (p_Result_237_reg_11629 xor ap_const_lv1_1);
    xor_ln942_39_fu_8119_p2 <= (deleted_ones_19_fu_8109_p3 xor ap_const_lv1_1);
    xor_ln942_3_fu_2909_p2 <= (deleted_ones_1_fu_2875_p3 xor ap_const_lv1_1);
    xor_ln942_40_fu_2701_p2 <= (p_Result_241_reg_10247 xor ap_const_lv1_1);
    xor_ln942_41_fu_3791_p2 <= (deleted_ones_20_fu_3757_p3 xor ap_const_lv1_1);
    xor_ln942_42_fu_2711_p2 <= (p_Result_245_reg_10264 xor ap_const_lv1_1);
    xor_ln942_43_fu_3889_p2 <= (deleted_ones_21_fu_3855_p3 xor ap_const_lv1_1);
    xor_ln942_44_fu_7015_p2 <= (p_Result_249_reg_11645 xor ap_const_lv1_1);
    xor_ln942_45_fu_8201_p2 <= (deleted_ones_22_fu_8191_p3 xor ap_const_lv1_1);
    xor_ln942_46_fu_7070_p2 <= (p_Result_253_reg_11661 xor ap_const_lv1_1);
    xor_ln942_47_fu_8283_p2 <= (deleted_ones_23_fu_8273_p3 xor ap_const_lv1_1);
    xor_ln942_48_fu_2721_p2 <= (p_Result_257_reg_10281 xor ap_const_lv1_1);
    xor_ln942_49_fu_3987_p2 <= (deleted_ones_24_fu_3953_p3 xor ap_const_lv1_1);
    xor_ln942_4_fu_6465_p2 <= (p_Result_169_reg_11485 xor ap_const_lv1_1);
    xor_ln942_50_fu_2731_p2 <= (p_Result_261_reg_10298 xor ap_const_lv1_1);
    xor_ln942_51_fu_4085_p2 <= (deleted_ones_25_fu_4051_p3 xor ap_const_lv1_1);
    xor_ln942_52_fu_7125_p2 <= (p_Result_265_reg_11677 xor ap_const_lv1_1);
    xor_ln942_53_fu_8365_p2 <= (deleted_ones_26_fu_8355_p3 xor ap_const_lv1_1);
    xor_ln942_54_fu_7180_p2 <= (p_Result_269_reg_11693 xor ap_const_lv1_1);
    xor_ln942_55_fu_8447_p2 <= (deleted_ones_27_fu_8437_p3 xor ap_const_lv1_1);
    xor_ln942_56_fu_2741_p2 <= (p_Result_273_reg_10315 xor ap_const_lv1_1);
    xor_ln942_57_fu_4183_p2 <= (deleted_ones_28_fu_4149_p3 xor ap_const_lv1_1);
    xor_ln942_58_fu_2751_p2 <= (p_Result_277_reg_10332 xor ap_const_lv1_1);
    xor_ln942_59_fu_4281_p2 <= (deleted_ones_29_fu_4247_p3 xor ap_const_lv1_1);
    xor_ln942_5_fu_7381_p2 <= (deleted_ones_2_fu_7371_p3 xor ap_const_lv1_1);
    xor_ln942_60_fu_7235_p2 <= (p_Result_281_reg_11709 xor ap_const_lv1_1);
    xor_ln942_61_fu_8529_p2 <= (deleted_ones_30_fu_8519_p3 xor ap_const_lv1_1);
    xor_ln942_62_fu_7290_p2 <= (p_Result_285_reg_11725 xor ap_const_lv1_1);
    xor_ln942_63_fu_8611_p2 <= (deleted_ones_31_fu_8601_p3 xor ap_const_lv1_1);
    xor_ln942_6_fu_6520_p2 <= (p_Result_173_reg_11501 xor ap_const_lv1_1);
    xor_ln942_7_fu_7463_p2 <= (deleted_ones_3_fu_7453_p3 xor ap_const_lv1_1);
    xor_ln942_8_fu_2621_p2 <= (p_Result_177_reg_10111 xor ap_const_lv1_1);
    xor_ln942_9_fu_3007_p2 <= (deleted_ones_4_fu_2973_p3 xor ap_const_lv1_1);
    xor_ln942_fu_2601_p2 <= (p_Result_161_reg_10077 xor ap_const_lv1_1);
    xor_ln944_10_fu_8217_p2 <= (or_ln944_45_fu_8212_p2 xor and_ln937_10_fu_8197_p2);
    xor_ln944_11_fu_8299_p2 <= (or_ln944_47_fu_8294_p2 xor and_ln937_11_fu_8279_p2);
    xor_ln944_12_fu_8381_p2 <= (or_ln944_53_fu_8376_p2 xor and_ln937_12_fu_8361_p2);
    xor_ln944_13_fu_8463_p2 <= (or_ln944_55_fu_8458_p2 xor and_ln937_13_fu_8443_p2);
    xor_ln944_14_fu_8545_p2 <= (or_ln944_61_fu_8540_p2 xor and_ln937_14_fu_8525_p2);
    xor_ln944_15_fu_8627_p2 <= (or_ln944_63_fu_8622_p2 xor and_ln937_15_fu_8607_p2);
    xor_ln944_1_fu_7479_p2 <= (or_ln944_7_fu_7474_p2 xor and_ln937_1_fu_7459_p2);
    xor_ln944_2_fu_7561_p2 <= (or_ln944_13_fu_7556_p2 xor and_ln937_2_fu_7541_p2);
    xor_ln944_3_fu_7643_p2 <= (or_ln944_15_fu_7638_p2 xor and_ln937_3_fu_7623_p2);
    xor_ln944_4_fu_7725_p2 <= (or_ln944_21_fu_7720_p2 xor and_ln937_4_fu_7705_p2);
    xor_ln944_5_fu_7807_p2 <= (or_ln944_23_fu_7802_p2 xor and_ln937_5_fu_7787_p2);
    xor_ln944_6_fu_7889_p2 <= (or_ln944_29_fu_7884_p2 xor and_ln937_6_fu_7869_p2);
    xor_ln944_7_fu_7971_p2 <= (or_ln944_31_fu_7966_p2 xor and_ln937_7_fu_7951_p2);
    xor_ln944_8_fu_8053_p2 <= (or_ln944_37_fu_8048_p2 xor and_ln937_8_fu_8033_p2);
    xor_ln944_9_fu_8135_p2 <= (or_ln944_39_fu_8130_p2 xor and_ln937_9_fu_8115_p2);
    xor_ln944_fu_7397_p2 <= (or_ln944_5_fu_7392_p2 xor and_ln937_fu_7377_p2);
    zext_ln1319_1_fu_957_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_4_reg_9253),34));
    zext_ln1319_2_fu_966_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_15_reg_9270),34));
    zext_ln1319_3_fu_975_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_23_reg_9287),34));
    zext_ln1319_4_fu_984_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_30_reg_9304),34));
    zext_ln1319_5_fu_993_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_38_reg_9321),34));
    zext_ln1319_6_fu_1002_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_46_reg_9338),34));
    zext_ln1319_7_fu_1011_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_55_reg_9355),34));
    zext_ln1319_fu_948_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_s_reg_9236),34));
    zext_ln423_10_fu_5970_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(and_ln420_10_fu_5965_p2),16));
    zext_ln423_11_fu_6013_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(and_ln420_11_fu_6008_p2),16));
    zext_ln423_12_fu_2075_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(and_ln420_12_fu_2069_p2),18));
    zext_ln423_13_fu_2131_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(and_ln420_13_fu_2125_p2),18));
    zext_ln423_14_fu_6056_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(and_ln420_14_fu_6051_p2),16));
    zext_ln423_15_fu_6099_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(and_ln420_15_fu_6094_p2),16));
    zext_ln423_16_fu_2187_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(and_ln420_16_fu_2181_p2),18));
    zext_ln423_17_fu_2243_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(and_ln420_17_fu_2237_p2),18));
    zext_ln423_18_fu_6142_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(and_ln420_18_fu_6137_p2),16));
    zext_ln423_19_fu_6185_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(and_ln420_19_fu_6180_p2),16));
    zext_ln423_1_fu_1795_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(and_ln420_1_fu_1789_p2),18));
    zext_ln423_20_fu_2299_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(and_ln420_20_fu_2293_p2),18));
    zext_ln423_21_fu_2355_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(and_ln420_21_fu_2349_p2),18));
    zext_ln423_22_fu_6228_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(and_ln420_22_fu_6223_p2),16));
    zext_ln423_23_fu_6271_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(and_ln420_23_fu_6266_p2),16));
    zext_ln423_24_fu_2411_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(and_ln420_24_fu_2405_p2),18));
    zext_ln423_25_fu_2467_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(and_ln420_25_fu_2461_p2),18));
    zext_ln423_26_fu_6314_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(and_ln420_26_fu_6309_p2),16));
    zext_ln423_27_fu_6357_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(and_ln420_27_fu_6352_p2),16));
    zext_ln423_28_fu_2523_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(and_ln420_28_fu_2517_p2),18));
    zext_ln423_29_fu_2579_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(and_ln420_29_fu_2573_p2),18));
    zext_ln423_2_fu_5798_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(and_ln420_2_fu_5793_p2),16));
    zext_ln423_30_fu_6400_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(and_ln420_30_fu_6395_p2),16));
    zext_ln423_31_fu_6443_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(and_ln420_31_fu_6438_p2),16));
    zext_ln423_3_fu_5841_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(and_ln420_3_fu_5836_p2),16));
    zext_ln423_4_fu_1851_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(and_ln420_4_fu_1845_p2),18));
    zext_ln423_5_fu_1907_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(and_ln420_5_fu_1901_p2),18));
    zext_ln423_6_fu_5884_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(and_ln420_6_fu_5879_p2),16));
    zext_ln423_7_fu_5927_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(and_ln420_7_fu_5922_p2),16));
    zext_ln423_8_fu_1963_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(and_ln420_8_fu_1957_p2),18));
    zext_ln423_9_fu_2019_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(and_ln420_9_fu_2013_p2),18));
    zext_ln423_fu_1739_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(and_ln420_fu_1733_p2),18));
end behav;
