{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1491389080018 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.2 Build 203 01/18/2017 SJ Standard Edition " "Version 16.1.2 Build 203 01/18/2017 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1491389080018 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr 05 12:44:39 2017 " "Processing started: Wed Apr 05 12:44:39 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1491389080018 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1491389080018 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Test1 -c Test1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Test1 -c Test1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1491389080018 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1491389080573 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1491389080573 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file test1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Test1-behave " "Found design unit 1: Test1-behave" {  } { { "Test1.vhd" "" { Text "Z:/Schaltkreisentwurf/FPGA/Test1.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491389092579 ""} { "Info" "ISGN_ENTITY_NAME" "1 Test1 " "Found entity 1: Test1" {  } { { "Test1.vhd" "" { Text "Z:/Schaltkreisentwurf/FPGA/Test1.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491389092579 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1491389092579 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test1_tester.vhd 2 1 " "Found 2 design units, including 1 entities, in source file test1_tester.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Test1_tester-sim " "Found design unit 1: Test1_tester-sim" {  } { { "Test1_tester.vhd" "" { Text "Z:/Schaltkreisentwurf/FPGA/Test1_tester.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491389092594 ""} { "Info" "ISGN_ENTITY_NAME" "1 Test1_tester " "Found entity 1: Test1_tester" {  } { { "Test1_tester.vhd" "" { Text "Z:/Schaltkreisentwurf/FPGA/Test1_tester.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491389092594 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1491389092594 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test1_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file test1_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Test1_tb-sim " "Found design unit 1: Test1_tb-sim" {  } { { "Test1_tb.vhd" "" { Text "Z:/Schaltkreisentwurf/FPGA/Test1_tb.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491389092626 ""} { "Info" "ISGN_ENTITY_NAME" "1 Test1_tb " "Found entity 1: Test1_tb" {  } { { "Test1_tb.vhd" "" { Text "Z:/Schaltkreisentwurf/FPGA/Test1_tb.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491389092626 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1491389092626 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Test1_tb " "Elaborating entity \"Test1_tb\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1491389092704 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Test1 Test1:DUT " "Elaborating entity \"Test1\" for hierarchy \"Test1:DUT\"" {  } { { "Test1_tb.vhd" "DUT" { Text "Z:/Schaltkreisentwurf/FPGA/Test1_tb.vhd" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1491389092750 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Test1_tester Test1_tester:tester " "Elaborating entity \"Test1_tester\" for hierarchy \"Test1_tester:tester\"" {  } { { "Test1_tb.vhd" "tester" { Text "Z:/Schaltkreisentwurf/FPGA/Test1_tb.vhd" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1491389092813 ""}
{ "Warning" "WVRFX_VHDL_1263_UNCONVERTED" "Test1_tester.vhd(21) " "VHDL warning at Test1_tester.vhd(21): synthesis ignores all but the first waveform" {  } { { "Test1_tester.vhd" "" { Text "Z:/Schaltkreisentwurf/FPGA/Test1_tester.vhd" 21 0 0 } }  } 0 10785 "VHDL warning at %1!s!: synthesis ignores all but the first waveform" 0 0 "Analysis & Synthesis" 0 -1 1491389092813 "|Test1_tester"}
{ "Warning" "WVRFX_VHDL_1263_UNCONVERTED" "Test1_tester.vhd(22) " "VHDL warning at Test1_tester.vhd(22): synthesis ignores all but the first waveform" {  } { { "Test1_tester.vhd" "" { Text "Z:/Schaltkreisentwurf/FPGA/Test1_tester.vhd" 22 0 0 } }  } 0 10785 "VHDL warning at %1!s!: synthesis ignores all but the first waveform" 0 0 "Analysis & Synthesis" 0 -1 1491389092813 "|Test1_tester"}
{ "Warning" "WVRFX_VHDL_1263_UNCONVERTED" "Test1_tester.vhd(23) " "VHDL warning at Test1_tester.vhd(23): synthesis ignores all but the first waveform" {  } { { "Test1_tester.vhd" "" { Text "Z:/Schaltkreisentwurf/FPGA/Test1_tester.vhd" 23 0 0 } }  } 0 10785 "VHDL warning at %1!s!: synthesis ignores all but the first waveform" 0 0 "Analysis & Synthesis" 0 -1 1491389092813 "|Test1_tester"}
{ "Error" "ESGN_EMPTY_TOP_PARTITION" "" "Can't synthesize current design -- Top partition does not contain any logic" {  } {  } 0 12061 "Can't synthesize current design -- Top partition does not contain any logic" 0 0 "Analysis & Synthesis" 0 -1 1491389093406 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  4 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 4 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "715 " "Peak virtual memory: 715 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1491389093640 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Apr 05 12:44:53 2017 " "Processing ended: Wed Apr 05 12:44:53 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1491389093640 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1491389093640 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:24 " "Total CPU time (on all processors): 00:00:24" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1491389093640 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1491389093640 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 4 s " "Quartus Prime Full Compilation was unsuccessful. 3 errors, 4 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1491389094482 ""}
