<html>
<head>
<meta http-equiv="content-type" content="text/html; charset=utf-8" />
<title>RTW Report - DSBF_FilterTapSystolicPreAddWvlIn.vhd</title>
<link rel="stylesheet" type="text/css" href="rtwreport.css"></link><script language="JavaScript" type="text/javascript" src="rtwreport_utils.js"></script>
<SCRIPT type="text/javascript" language="JavaScript" src="slwebview.js"></SCRIPT>
<SCRIPT type="text/javascript" language="JavaScript" src="id_mapping.js"></SCRIPT>
</head>
<body bgcolor="#eeeeee" onload="try {if (top) { if (top.rtwFileOnLoad) top.rtwFileOnLoad(window.document); else local_onload();}} catch(err) {};">
<p>
<table border="0" cellspacing="0" cellpadding="6" width="100%%" height="100%%"><tr><td width="100%%" valign="top" bgcolor="#ffffff">
<h4>File: <a href="../DSBF_FilterTapSystolicPreAddWvlIn.vhd" target="rtwreport_document_frame" id="linkToText_plain">DSBF_FilterTapSystolicPreAddWvlIn.vhd</a></h4>
<pre id="RTWcode">
<span><a class="LN" name="1">    1   </a><span class="CT">-- -------------------------------------------------------------</span>
</span><span><a class="LN" name="2">    2   </a><span class="CT">-- </span>
</span><span><a class="LN" name="3">    3   </a><span class="CT">-- File Name: D:\NIH3Repo\simulink_models\models\delay_and_sum_beamformer\hdlsrc\DSBF\DSBF_FilterTapSystolicPreAddWvlIn.vhd</span>
</span><span><a class="LN" name="4">    4   </a><span class="CT">-- </span>
</span><span><a class="LN" name="5">    5   </a><span class="CT">-- Generated by MATLAB 9.7 and HDL Coder 3.15</span>
</span><span><a class="LN" name="6">    6   </a><span class="CT">-- </span>
</span><span><a class="LN" name="7">    7   </a><span class="CT">-- -------------------------------------------------------------</span>
</span><span><a class="LN" name="8">    8   </a>
</span><span><a class="LN" name="9">    9   </a>
</span><span><a class="LN" name="10">   10   </a><span class="CT">-- -------------------------------------------------------------</span>
</span><span><a class="LN" name="11">   11   </a><span class="CT">-- </span>
</span><span><a class="LN" name="12">   12   </a><span class="CT">-- Module: DSBF_FilterTapSystolicPreAddWvlIn</span>
</span><span><a class="LN" name="13">   13   </a><span class="CT">-- Source Path: DSBF/dataplane/Avalon Data Processing/delay signals/delay signal/CIC interpolation compensator/FilterBank/subFilter/FilterTapSystolicPreAddWvlIn</span>
</span><span><a class="LN" name="14">   14   </a><span class="CT">-- Hierarchy Level: 7</span>
</span><span><a class="LN" name="15">   15   </a><span class="CT">-- </span>
</span><span><a class="LN" name="16">   16   </a><span class="CT">-- -------------------------------------------------------------</span>
</span><span><a class="LN" name="17">   17   </a><span class="KW">LIBRARY</span> IEEE;
</span><span><a class="LN" name="18">   18   </a><span class="KW">USE</span> IEEE.std_logic_1164.<span class="KW">ALL</span>;
</span><span><a class="LN" name="19">   19   </a><span class="KW">USE</span> IEEE.numeric_std.<span class="KW">ALL</span>;
</span><span><a class="LN" name="20">   20   </a>
</span><span><a class="LN" name="21">   21   </a><span class="KW">ENTITY</span> DSBF_FilterTapSystolicPreAddWvlIn <span class="KW">IS</span>
</span><span><a class="LN" name="22">   22   </a>  <span class="KW">PORT</span>( clk                               :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" name="23">   23   </a>        enb_1_2048_0                      :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" name="24">   24   </a>        dinReg2_0_re                      :   <span class="KW">IN</span>    std_logic_vector(31 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix32_En28</span>
</span><span><a class="LN" name="25">   25   </a>        dinPreAdd                         :   <span class="KW">IN</span>    std_logic_vector(31 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix32_En28</span>
</span><span><a class="LN" name="26">   26   </a>        coefIn_0                          :   <span class="KW">IN</span>    std_logic_vector(15 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix16_En15</span>
</span><span><a class="LN" name="27">   27   </a>        addin                             :   <span class="KW">IN</span>    std_logic_vector(48 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix49_En43</span>
</span><span><a class="LN" name="28">   28   </a>        dinRegVld                         :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" name="29">   29   </a>        syncReset                         :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" name="30">   30   </a>        dinDly2                           :   <span class="KW">OUT</span>   std_logic_vector(31 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix32_En28</span>
</span><span><a class="LN" name="31">   31   </a>        tapout                            :   <span class="KW">OUT</span>   std_logic_vector(48 <span class="KW">DOWNTO</span> 0)  <span class="CT">-- sfix49_En43</span>
</span><span><a class="LN" name="32">   32   </a>        );
</span><span><a class="LN" name="33">   33   </a><span class="KW">END</span> DSBF_FilterTapSystolicPreAddWvlIn;
</span><span><a class="LN" name="34">   34   </a>
</span><span><a class="LN" name="35">   35   </a>
</span><span><a class="LN" name="36">   36   </a><span class="KW">ARCHITECTURE</span> rtl <span class="KW">OF</span> DSBF_FilterTapSystolicPreAddWvlIn <span class="KW">IS</span>
</span><span><a class="LN" name="37">   37   </a>
</span><span><a class="LN" name="38">   38   </a>  <span class="CT">-- Signals</span>
</span><span><a class="LN" name="39">   39   </a>  <span class="KW">SIGNAL</span> dinReg2_0_re_signed              : signed(31 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix32_En28</span>
</span><span><a class="LN" name="40">   40   </a>  <span class="KW">SIGNAL</span> dinPreAdd_signed                 : signed(31 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix32_En28</span>
</span><span><a class="LN" name="41">   41   </a>  <span class="KW">SIGNAL</span> coefIn_0_signed                  : signed(15 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix16_En15</span>
</span><span><a class="LN" name="42">   42   </a>  <span class="KW">SIGNAL</span> addin_signed                     : signed(48 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix49_En43</span>
</span><span><a class="LN" name="43">   43   </a>  <span class="KW">SIGNAL</span> fTap_din1_reg1                   : signed(31 <span class="KW">DOWNTO</span> 0) := to_signed(0, 32);  <span class="CT">-- sfix32</span>
</span><span><a class="LN" name="44">   44   </a>  <span class="KW">SIGNAL</span> fTap_din1_reg2                   : signed(31 <span class="KW">DOWNTO</span> 0) := to_signed(0, 32);  <span class="CT">-- sfix32</span>
</span><span><a class="LN" name="45">   45   </a>  <span class="KW">SIGNAL</span> fTap_din1_reg3                   : signed(31 <span class="KW">DOWNTO</span> 0) := to_signed(0, 32);  <span class="CT">-- sfix32</span>
</span><span><a class="LN" name="46">   46   </a>  <span class="KW">SIGNAL</span> fTap_din2_reg1                   : signed(31 <span class="KW">DOWNTO</span> 0) := to_signed(0, 32);  <span class="CT">-- sfix32</span>
</span><span><a class="LN" name="47">   47   </a>  <span class="KW">SIGNAL</span> fTap_din2_reg2                   : signed(31 <span class="KW">DOWNTO</span> 0) := to_signed(0, 32);  <span class="CT">-- sfix32</span>
</span><span><a class="LN" name="48">   48   </a>  <span class="KW">SIGNAL</span> fTap_addout_reg                  : signed(48 <span class="KW">DOWNTO</span> 0) := to_signed(0, 49);  <span class="CT">-- sfix49</span>
</span><span><a class="LN" name="49">   49   </a>  <span class="KW">SIGNAL</span> fTap_coef_reg1                   : signed(15 <span class="KW">DOWNTO</span> 0) := to_signed(16#0000#, 16);  <span class="CT">-- sfix16</span>
</span><span><a class="LN" name="50">   50   </a>  <span class="KW">SIGNAL</span> fTap_coef_reg2                   : signed(15 <span class="KW">DOWNTO</span> 0) := to_signed(16#0000#, 16);  <span class="CT">-- sfix16</span>
</span><span><a class="LN" name="51">   51   </a>  <span class="KW">SIGNAL</span> fTap_din1_reg1_next              : signed(31 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix32_En28</span>
</span><span><a class="LN" name="52">   52   </a>  <span class="KW">SIGNAL</span> fTap_din1_reg2_next              : signed(31 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix32_En28</span>
</span><span><a class="LN" name="53">   53   </a>  <span class="KW">SIGNAL</span> fTap_din1_reg3_next              : signed(31 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix32_En28</span>
</span><span><a class="LN" name="54">   54   </a>  <span class="KW">SIGNAL</span> fTap_din2_reg1_next              : signed(31 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix32_En28</span>
</span><span><a class="LN" name="55">   55   </a>  <span class="KW">SIGNAL</span> fTap_din2_reg2_next              : signed(31 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix32_En28</span>
</span><span><a class="LN" name="56">   56   </a>  <span class="KW">SIGNAL</span> fTap_addout_reg_next             : signed(48 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix49_En43</span>
</span><span><a class="LN" name="57">   57   </a>  <span class="KW">SIGNAL</span> fTap_coef_reg1_next              : signed(15 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix16_En15</span>
</span><span><a class="LN" name="58">   58   </a>  <span class="KW">SIGNAL</span> fTap_coef_reg2_next              : signed(15 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix16_En15</span>
</span><span><a class="LN" name="59">   59   </a>  <span class="KW">SIGNAL</span> dinDly2_tmp                      : signed(31 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix32_En28</span>
</span><span><a class="LN" name="60">   60   </a>  <span class="KW">SIGNAL</span> tapout_tmp                       : signed(48 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix49_En43</span>
</span><span><a class="LN" name="61">   61   </a>
</span><span><a class="LN" name="62">   62   </a><span class="KW">BEGIN</span>
</span><span><a class="LN" name="63">   63   </a>  dinReg2_0_re_signed &lt;= signed(dinReg2_0_re);
</span><span><a class="LN" name="64">   64   </a>
</span><span><a class="LN" name="65">   65   </a>  dinPreAdd_signed &lt;= signed(dinPreAdd);
</span><span><a class="LN" name="66">   66   </a>
</span><span><a class="LN" name="67">   67   </a>  coefIn_0_signed &lt;= signed(coefIn_0);
</span><span><a class="LN" name="68">   68   </a>
</span><span><a class="LN" name="69">   69   </a>  addin_signed &lt;= signed(addin);
</span><span><a class="LN" name="70">   70   </a>
</span><span><a class="LN" name="71">   71   </a>  <span class="CT">-- FilterTapSystolicPreAddWvldIn</span>
</span><span><a class="LN" name="72">   72   </a>  fTap_process : <span class="KW">PROCESS</span> (clk)
</span><span><a class="LN" name="73">   73   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" name="74">   74   </a>    <span class="KW">IF</span> rising_edge(clk) <span class="KW">THEN</span>
</span><span><a class="LN" name="75">   75   </a>      <span class="KW">IF</span> enb_1_2048_0 = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="76">   76   </a>        fTap_din1_reg1 &lt;= fTap_din1_reg1_next;
</span><span><a class="LN" name="77">   77   </a>        fTap_din1_reg2 &lt;= fTap_din1_reg2_next;
</span><span><a class="LN" name="78">   78   </a>        fTap_din1_reg3 &lt;= fTap_din1_reg3_next;
</span><span><a class="LN" name="79">   79   </a>        fTap_din2_reg1 &lt;= fTap_din2_reg1_next;
</span><span><a class="LN" name="80">   80   </a>        fTap_din2_reg2 &lt;= fTap_din2_reg2_next;
</span><span><a class="LN" name="81">   81   </a>        fTap_addout_reg &lt;= fTap_addout_reg_next;
</span><span><a class="LN" name="82">   82   </a>        fTap_coef_reg1 &lt;= fTap_coef_reg1_next;
</span><span><a class="LN" name="83">   83   </a>        fTap_coef_reg2 &lt;= fTap_coef_reg2_next;
</span><span><a class="LN" name="84">   84   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="85">   85   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="86">   86   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> fTap_process;
</span><span><a class="LN" name="87">   87   </a>
</span><span><a class="LN" name="88">   88   </a>  fTap_output : <span class="KW">PROCESS</span> (addin_signed, coefIn_0_signed, dinPreAdd_signed, dinReg2_0_re_signed,
</span><span><a class="LN" name="89">   89   </a>       dinRegVld, fTap_addout_reg, fTap_coef_reg1, fTap_coef_reg2,
</span><span><a class="LN" name="90">   90   </a>       fTap_din1_reg1, fTap_din1_reg2, fTap_din1_reg3, fTap_din2_reg1,
</span><span><a class="LN" name="91">   91   </a>       fTap_din2_reg2)
</span><span><a class="LN" name="92">   92   </a>    <span class="KW">VARIABLE</span> add_cast : signed(32 <span class="KW">DOWNTO</span> 0);
</span><span><a class="LN" name="93">   93   </a>    <span class="KW">VARIABLE</span> add_cast_0 : signed(32 <span class="KW">DOWNTO</span> 0);
</span><span><a class="LN" name="94">   94   </a>    <span class="KW">VARIABLE</span> add_temp : signed(32 <span class="KW">DOWNTO</span> 0);
</span><span><a class="LN" name="95">   95   </a>    <span class="KW">VARIABLE</span> mul_temp : signed(48 <span class="KW">DOWNTO</span> 0);
</span><span><a class="LN" name="96">   96   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" name="97">   97   </a>    fTap_din1_reg1_next &lt;= fTap_din1_reg1;
</span><span><a class="LN" name="98">   98   </a>    fTap_din1_reg2_next &lt;= fTap_din1_reg2;
</span><span><a class="LN" name="99">   99   </a>    fTap_din1_reg3_next &lt;= fTap_din1_reg3;
</span><span><a class="LN" name="100">  100   </a>    fTap_din2_reg1_next &lt;= fTap_din2_reg1;
</span><span><a class="LN" name="101">  101   </a>    fTap_din2_reg2_next &lt;= fTap_din2_reg2;
</span><span><a class="LN" name="102">  102   </a>    fTap_addout_reg_next &lt;= fTap_addout_reg;
</span><span><a class="LN" name="103">  103   </a>    fTap_coef_reg1_next &lt;= fTap_coef_reg1;
</span><span><a class="LN" name="104">  104   </a>    fTap_coef_reg2_next &lt;= fTap_coef_reg2;
</span><span><a class="LN" name="105">  105   </a>    <span class="KW">IF</span> dinRegVld = '1' <span class="KW">THEN</span> 
</span><span><a class="LN" name="106">  106   </a>      add_cast := resize(fTap_din1_reg3, 33);
</span><span><a class="LN" name="107">  107   </a>      add_cast_0 := resize(fTap_din2_reg2, 33);
</span><span><a class="LN" name="108">  108   </a>      add_temp := add_cast + add_cast_0;
</span><span><a class="LN" name="109">  109   </a>      mul_temp := add_temp * fTap_coef_reg2;
</span><span><a class="LN" name="110">  110   </a>      fTap_addout_reg_next &lt;= mul_temp + addin_signed;
</span><span><a class="LN" name="111">  111   </a>      fTap_din1_reg3_next &lt;= fTap_din1_reg2;
</span><span><a class="LN" name="112">  112   </a>      fTap_din1_reg2_next &lt;= fTap_din1_reg1;
</span><span><a class="LN" name="113">  113   </a>      fTap_din1_reg1_next &lt;= dinReg2_0_re_signed;
</span><span><a class="LN" name="114">  114   </a>      fTap_din2_reg2_next &lt;= fTap_din2_reg1;
</span><span><a class="LN" name="115">  115   </a>      fTap_din2_reg1_next &lt;= dinPreAdd_signed;
</span><span><a class="LN" name="116">  116   </a>      fTap_coef_reg2_next &lt;= fTap_coef_reg1;
</span><span><a class="LN" name="117">  117   </a>      fTap_coef_reg1_next &lt;= coefIn_0_signed;
</span><span><a class="LN" name="118">  118   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="119">  119   </a>    dinDly2_tmp &lt;= fTap_din1_reg2;
</span><span><a class="LN" name="120">  120   </a>    tapout_tmp &lt;= fTap_addout_reg;
</span><span><a class="LN" name="121">  121   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> fTap_output;
</span><span><a class="LN" name="122">  122   </a>
</span><span><a class="LN" name="123">  123   </a>
</span><span><a class="LN" name="124">  124   </a>  dinDly2 &lt;= std_logic_vector(dinDly2_tmp);
</span><span><a class="LN" name="125">  125   </a>
</span><span><a class="LN" name="126">  126   </a>  tapout &lt;= std_logic_vector(tapout_tmp);
</span><span><a class="LN" name="127">  127   </a>
</span><span><a class="LN" name="128">  128   </a><span class="KW">END</span> rtl;
</span><span><a class="LN" name="129">  129   </a>
</span><span><a class="LN" name="130">  130   </a>
</span></pre>
</td></tr></table>
</p>
</body>
</html>