<?xml version="1.0"?>
<Runs Version="1" Minor="0">
	<Run Id="pll_synth_1" LaunchDir="E:/Xilinx/Artix-7/Workspace-DDR3-DB2/Test09_VGA_Test/project_1.runs/pll_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="synth_1" LaunchDir="E:/Xilinx/Artix-7/Workspace-DDR3-DB2/Test09_VGA_Test/project_1.runs/synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado">
		<Parent Id="pll_synth_1"/>
	</Run>
	<Run Id="impl_1" LaunchDir="E:/Xilinx/Artix-7/Workspace-DDR3-DB2/Test09_VGA_Test/project_1.runs/impl_1" FlowId="Vivado_Implementation" FromStepId="init_design" ToStepId="write_bitstream">
		<Parent Id="synth_1"/>
		<Parent Id="pll_synth_1"/>
	</Run>
</Runs>

