#! /d/a/fpga-toolchain-build/fpga-toolchain-build/iverilog/_install/bin/vvp
:ivl_version "11.0 (stable)" "(d3b0992)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\va_math.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\v2009.vpi";
S_000001c8a2fbc300 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_000001c8a306a8c0 .scope module, "tb" "tb" 3 50;
 .timescale -12 -12;
L_000001c8a2f89f30 .functor NOT 1, L_000001c8a2fb8290, C4<0>, C4<0>, C4<0>;
L_000001c8a2f89de0 .functor XOR 1, L_000001c8a2fb7750, L_000001c8a2fb7570, C4<0>, C4<0>;
L_000001c8a2f8a5c0 .functor XOR 1, L_000001c8a2f89de0, L_000001c8a2fb8c90, C4<0>, C4<0>;
v000001c8a2fb8790_0 .net *"_ivl_10", 0 0, L_000001c8a2fb8c90;  1 drivers
v000001c8a2fb8010_0 .net *"_ivl_12", 0 0, L_000001c8a2f8a5c0;  1 drivers
v000001c8a2fb74d0_0 .net *"_ivl_2", 0 0, L_000001c8a2fb8650;  1 drivers
v000001c8a2fb72f0_0 .net *"_ivl_4", 0 0, L_000001c8a2fb7750;  1 drivers
v000001c8a2fb83d0_0 .net *"_ivl_6", 0 0, L_000001c8a2fb7570;  1 drivers
v000001c8a2fb7a70_0 .net *"_ivl_8", 0 0, L_000001c8a2f89de0;  1 drivers
v000001c8a2fb79d0_0 .var "clk", 0 0;
v000001c8a2fb7e30_0 .net "done_dut", 0 0, v000001c8a2fb88d0_0;  1 drivers
v000001c8a2fb7390_0 .net "done_ref", 0 0, L_000001c8a2fb8a10;  1 drivers
v000001c8a2fb7ed0_0 .net "in", 0 0, v000001c8a2fb7cf0_0;  1 drivers
v000001c8a2fb7f70_0 .net "reset", 0 0, v000001c8a2fb7250_0;  1 drivers
v000001c8a2fb80b0_0 .var/2u "stats1", 159 0;
v000001c8a2fb8150_0 .var/2u "strobe", 0 0;
v000001c8a2fb8470_0 .net "tb_match", 0 0, L_000001c8a2fb8290;  1 drivers
v000001c8a2fb8970_0 .net "tb_mismatch", 0 0, L_000001c8a2f89f30;  1 drivers
L_000001c8a2fb8650 .concat [ 1 0 0 0], L_000001c8a2fb8a10;
L_000001c8a2fb7750 .concat [ 1 0 0 0], L_000001c8a2fb8a10;
L_000001c8a2fb7570 .concat [ 1 0 0 0], v000001c8a2fb88d0_0;
L_000001c8a2fb8c90 .concat [ 1 0 0 0], L_000001c8a2fb8a10;
L_000001c8a2fb8290 .cmp/eeq 1, L_000001c8a2fb8650, L_000001c8a2f8a5c0;
S_000001c8a306aa50 .scope module, "good1" "RefModule" 3 91, 4 2 0, S_000001c8a306a8c0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "in";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /OUTPUT 1 "done";
P_000001c8a2fbabc0 .param/l "B0" 0 4 9, +C4<00000000000000000000000000000000>;
P_000001c8a2fbabf8 .param/l "B1" 0 4 9, +C4<00000000000000000000000000000001>;
P_000001c8a2fbac30 .param/l "B2" 0 4 9, +C4<00000000000000000000000000000010>;
P_000001c8a2fbac68 .param/l "B3" 0 4 9, +C4<00000000000000000000000000000011>;
P_000001c8a2fbaca0 .param/l "B4" 0 4 9, +C4<00000000000000000000000000000100>;
P_000001c8a2fbacd8 .param/l "B5" 0 4 9, +C4<00000000000000000000000000000101>;
P_000001c8a2fbad10 .param/l "B6" 0 4 9, +C4<00000000000000000000000000000110>;
P_000001c8a2fbad48 .param/l "B7" 0 4 9, +C4<00000000000000000000000000000111>;
P_000001c8a2fbad80 .param/l "DONE" 0 4 9, +C4<00000000000000000000000000001010>;
P_000001c8a2fbadb8 .param/l "ERR" 0 4 9, +C4<00000000000000000000000000001011>;
P_000001c8a2fbadf0 .param/l "START" 0 4 9, +C4<00000000000000000000000000001000>;
P_000001c8a2fbae28 .param/l "STOP" 0 4 9, +C4<00000000000000000000000000001001>;
v000001c8a2fb8ab0_0 .net *"_ivl_0", 31 0, L_000001c8a2fb81f0;  1 drivers
L_000001c8a33b0088 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001c8a2fb7430_0 .net *"_ivl_3", 27 0, L_000001c8a33b0088;  1 drivers
L_000001c8a33b00d0 .functor BUFT 1, C4<00000000000000000000000000001010>, C4<0>, C4<0>, C4<0>;
v000001c8a2fb7610_0 .net/2u *"_ivl_4", 31 0, L_000001c8a33b00d0;  1 drivers
v000001c8a2fb7110_0 .net "clk", 0 0, v000001c8a2fb79d0_0;  1 drivers
v000001c8a2fb8bf0_0 .net "done", 0 0, L_000001c8a2fb8a10;  alias, 1 drivers
v000001c8a2fb77f0_0 .net "in", 0 0, v000001c8a2fb7cf0_0;  alias, 1 drivers
v000001c8a2fb7890_0 .var "next", 3 0;
v000001c8a2fb76b0_0 .net "reset", 0 0, v000001c8a2fb7250_0;  alias, 1 drivers
v000001c8a2fb7b10_0 .var "state", 3 0;
E_000001c8a2f8fc30 .event posedge, v000001c8a2fb7110_0;
E_000001c8a2f8fe30 .event edge, v000001c8a2fb7b10_0, v000001c8a2fb77f0_0;
L_000001c8a2fb81f0 .concat [ 4 28 0 0], v000001c8a2fb7b10_0, L_000001c8a33b0088;
L_000001c8a2fb8a10 .cmp/eq 32, L_000001c8a2fb81f0, L_000001c8a33b00d0;
S_000001c8a2fbae70 .scope module, "stim1" "stimulus_gen" 3 86, 3 6 0, S_000001c8a306a8c0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "in";
    .port_info 2 /OUTPUT 1 "reset";
v000001c8a2fb7bb0_0 .net "clk", 0 0, v000001c8a2fb79d0_0;  alias, 1 drivers
v000001c8a2fb7cf0_0 .var "in", 0 0;
v000001c8a2fb7250_0 .var "reset", 0 0;
E_000001c8a2f8e830/0 .event negedge, v000001c8a2fb7110_0;
E_000001c8a2f8e830/1 .event posedge, v000001c8a2fb7110_0;
E_000001c8a2f8e830 .event/or E_000001c8a2f8e830/0, E_000001c8a2f8e830/1;
S_000001c8a2fabfc0 .scope module, "top_module1" "TopModule" 3 97, 5 3 0, S_000001c8a306a8c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "in";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /OUTPUT 1 "done";
P_000001c8a2f86f00 .param/l "DATA_BITS" 1 5 11, C4<010>;
P_000001c8a2f86f38 .param/l "ERROR_WAIT" 1 5 11, C4<100>;
P_000001c8a2f86f70 .param/l "IDLE" 1 5 11, C4<000>;
P_000001c8a2f86fa8 .param/l "START_BIT" 1 5 11, C4<001>;
P_000001c8a2f86fe0 .param/l "STOP_BIT" 1 5 11, C4<011>;
v000001c8a2fb8830_0 .net "clk", 0 0, v000001c8a2fb79d0_0;  alias, 1 drivers
v000001c8a2fb85b0_0 .var "data_reg", 7 0;
v000001c8a2fb8b50_0 .net "done", 0 0, v000001c8a2fb88d0_0;  alias, 1 drivers
v000001c8a2fb88d0_0 .var "done_reg", 0 0;
v000001c8a2fb7c50_0 .net "in", 0 0, v000001c8a2fb7cf0_0;  alias, 1 drivers
v000001c8a2fb7930_0 .net "reset", 0 0, v000001c8a2fb7250_0;  alias, 1 drivers
v000001c8a2fb7d90_0 .var "state", 2 0;
E_000001c8a2f8ea30 .event posedge, v000001c8a2fb76b0_0, v000001c8a2fb7110_0;
S_000001c8a2fac150 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 105, 3 105 0, S_000001c8a306a8c0;
 .timescale -12 -12;
E_000001c8a2f8f430 .event edge, v000001c8a2fb8150_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v000001c8a2fb8150_0;
    %nor/r;
    %assign/vec4 v000001c8a2fb8150_0, 0;
    %wait E_000001c8a2f8f430;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %end;
    .scope S_000001c8a2fbae70;
T_1 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001c8a2fb7250_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001c8a2fb7cf0_0, 0;
    %wait E_000001c8a2f8fc30;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001c8a2fb7250_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001c8a2fb7cf0_0, 0;
    %pushi/vec4 9, 0, 32;
T_1.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_1.1, 5;
    %jmp/1 T_1.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_000001c8a2f8fc30;
    %jmp T_1.0;
T_1.1 ;
    %pop/vec4 1;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001c8a2fb7cf0_0, 0;
    %wait E_000001c8a2f8fc30;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001c8a2fb7cf0_0, 0;
    %pushi/vec4 9, 0, 32;
T_1.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_1.3, 5;
    %jmp/1 T_1.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_000001c8a2f8fc30;
    %jmp T_1.2;
T_1.3 ;
    %pop/vec4 1;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001c8a2fb7cf0_0, 0;
    %wait E_000001c8a2f8fc30;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001c8a2fb7cf0_0, 0;
    %pushi/vec4 10, 0, 32;
T_1.4 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_1.5, 5;
    %jmp/1 T_1.5, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_000001c8a2f8fc30;
    %jmp T_1.4;
T_1.5 ;
    %pop/vec4 1;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001c8a2fb7cf0_0, 0;
    %wait E_000001c8a2f8fc30;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001c8a2fb7cf0_0, 0;
    %pushi/vec4 10, 0, 32;
T_1.6 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_1.7, 5;
    %jmp/1 T_1.7, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_000001c8a2f8fc30;
    %jmp T_1.6;
T_1.7 ;
    %pop/vec4 1;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001c8a2fb7cf0_0, 0;
    %wait E_000001c8a2f8fc30;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001c8a2fb7cf0_0, 0;
    %pushi/vec4 9, 0, 32;
T_1.8 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_1.9, 5;
    %jmp/1 T_1.9, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_000001c8a2f8fc30;
    %jmp T_1.8;
T_1.9 ;
    %pop/vec4 1;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001c8a2fb7cf0_0, 0;
    %wait E_000001c8a2f8fc30;
    %pushi/vec4 800, 0, 32;
T_1.10 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_1.11, 5;
    %jmp/1 T_1.11, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_000001c8a2f8e830;
    %vpi_func 3 41 "$random" 32 {0 0 0};
    %pad/s 1;
    %assign/vec4 v000001c8a2fb7cf0_0, 0;
    %vpi_func 3 42 "$random" 32 {0 0 0};
    %pushi/vec4 31, 0, 32;
    %and;
    %nor/r;
    %assign/vec4 v000001c8a2fb7250_0, 0;
    %jmp T_1.10;
T_1.11 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 45 "$finish" {0 0 0};
    %end;
    .thread T_1;
    .scope S_000001c8a306aa50;
T_2 ;
Ewait_0 .event/or E_000001c8a2f8fe30, E_0x0;
    %wait Ewait_0;
    %load/vec4 v000001c8a2fb7b10_0;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_2.5, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_2.6, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_2.7, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_2.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_2.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_2.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_2.11, 6;
    %jmp T_2.12;
T_2.0 ;
    %load/vec4 v000001c8a2fb77f0_0;
    %flag_set/vec4 8;
    %jmp/0 T_2.13, 8;
    %pushi/vec4 8, 0, 32;
    %jmp/1 T_2.14, 8;
T_2.13 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_2.14, 8;
 ; End of false expr.
    %blend;
T_2.14;
    %pad/s 4;
    %store/vec4 v000001c8a2fb7890_0, 0, 4;
    %jmp T_2.12;
T_2.1 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v000001c8a2fb7890_0, 0, 4;
    %jmp T_2.12;
T_2.2 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v000001c8a2fb7890_0, 0, 4;
    %jmp T_2.12;
T_2.3 ;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v000001c8a2fb7890_0, 0, 4;
    %jmp T_2.12;
T_2.4 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v000001c8a2fb7890_0, 0, 4;
    %jmp T_2.12;
T_2.5 ;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v000001c8a2fb7890_0, 0, 4;
    %jmp T_2.12;
T_2.6 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v000001c8a2fb7890_0, 0, 4;
    %jmp T_2.12;
T_2.7 ;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v000001c8a2fb7890_0, 0, 4;
    %jmp T_2.12;
T_2.8 ;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v000001c8a2fb7890_0, 0, 4;
    %jmp T_2.12;
T_2.9 ;
    %load/vec4 v000001c8a2fb77f0_0;
    %flag_set/vec4 8;
    %jmp/0 T_2.15, 8;
    %pushi/vec4 10, 0, 32;
    %jmp/1 T_2.16, 8;
T_2.15 ; End of true expr.
    %pushi/vec4 11, 0, 32;
    %jmp/0 T_2.16, 8;
 ; End of false expr.
    %blend;
T_2.16;
    %pad/s 4;
    %store/vec4 v000001c8a2fb7890_0, 0, 4;
    %jmp T_2.12;
T_2.10 ;
    %load/vec4 v000001c8a2fb77f0_0;
    %flag_set/vec4 8;
    %jmp/0 T_2.17, 8;
    %pushi/vec4 8, 0, 32;
    %jmp/1 T_2.18, 8;
T_2.17 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_2.18, 8;
 ; End of false expr.
    %blend;
T_2.18;
    %pad/s 4;
    %store/vec4 v000001c8a2fb7890_0, 0, 4;
    %jmp T_2.12;
T_2.11 ;
    %load/vec4 v000001c8a2fb77f0_0;
    %flag_set/vec4 8;
    %jmp/0 T_2.19, 8;
    %pushi/vec4 8, 0, 32;
    %jmp/1 T_2.20, 8;
T_2.19 ; End of true expr.
    %pushi/vec4 11, 0, 32;
    %jmp/0 T_2.20, 8;
 ; End of false expr.
    %blend;
T_2.20;
    %pad/s 4;
    %store/vec4 v000001c8a2fb7890_0, 0, 4;
    %jmp T_2.12;
T_2.12 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_000001c8a306aa50;
T_3 ;
    %wait E_000001c8a2f8fc30;
    %load/vec4 v000001c8a2fb76b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v000001c8a2fb7b10_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v000001c8a2fb7890_0;
    %assign/vec4 v000001c8a2fb7b10_0, 0;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_000001c8a2fabfc0;
T_4 ;
    %wait E_000001c8a2f8ea30;
    %load/vec4 v000001c8a2fb7930_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000001c8a2fb7d90_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001c8a2fb85b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001c8a2fb88d0_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v000001c8a2fb7d90_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_4.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_4.6, 6;
    %jmp T_4.7;
T_4.2 ;
    %load/vec4 v000001c8a2fb7c50_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.8, 8;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v000001c8a2fb7d90_0, 0;
T_4.8 ;
    %jmp T_4.7;
T_4.3 ;
    %load/vec4 v000001c8a2fb7c50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.10, 8;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v000001c8a2fb7d90_0, 0;
    %load/vec4 v000001c8a2fb85b0_0;
    %parti/s 7, 0, 2;
    %load/vec4 v000001c8a2fb7c50_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v000001c8a2fb85b0_0, 0;
    %jmp T_4.11;
T_4.10 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000001c8a2fb7d90_0, 0;
T_4.11 ;
    %jmp T_4.7;
T_4.4 ;
    %load/vec4 v000001c8a2fb85b0_0;
    %or/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.12, 8;
    %load/vec4 v000001c8a2fb85b0_0;
    %parti/s 7, 0, 2;
    %load/vec4 v000001c8a2fb7c50_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v000001c8a2fb85b0_0, 0;
    %jmp T_4.13;
T_4.12 ;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v000001c8a2fb7d90_0, 0;
T_4.13 ;
    %jmp T_4.7;
T_4.5 ;
    %load/vec4 v000001c8a2fb7c50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.14, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001c8a2fb88d0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000001c8a2fb7d90_0, 0;
    %jmp T_4.15;
T_4.14 ;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v000001c8a2fb7d90_0, 0;
T_4.15 ;
    %jmp T_4.7;
T_4.6 ;
    %load/vec4 v000001c8a2fb7c50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.16, 8;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v000001c8a2fb7d90_0, 0;
T_4.16 ;
    %jmp T_4.7;
T_4.7 ;
    %pop/vec4 1;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_000001c8a306a8c0;
T_5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c8a2fb79d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c8a2fb8150_0, 0, 1;
    %end;
    .thread T_5, $init;
    .scope S_000001c8a306a8c0;
T_6 ;
T_6.0 ;
    %delay 5, 0;
    %load/vec4 v000001c8a2fb79d0_0;
    %inv;
    %store/vec4 v000001c8a2fb79d0_0, 0, 1;
    %jmp T_6.0;
    %end;
    .thread T_6;
    .scope S_000001c8a306a8c0;
T_7 ;
    %vpi_call/w 3 78 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 79 "$dumpvars", 32'sb00000000000000000000000000000001, v000001c8a2fb7bb0_0, v000001c8a2fb8970_0, v000001c8a2fb79d0_0, v000001c8a2fb7ed0_0, v000001c8a2fb7f70_0, v000001c8a2fb7390_0, v000001c8a2fb7e30_0 {0 0 0};
    %end;
    .thread T_7;
    .scope S_000001c8a306a8c0;
T_8 ;
    %load/vec4 v000001c8a2fb80b0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_8.0, 4;
    %vpi_call/w 3 114 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "done", &PV<v000001c8a2fb80b0_0, 64, 32>, &PV<v000001c8a2fb80b0_0, 32, 32> {0 0 0};
    %jmp T_8.1;
T_8.0 ;
    %vpi_call/w 3 115 "$display", "Hint: Output '%s' has no mismatches.", "done" {0 0 0};
T_8.1 ;
    %vpi_call/w 3 117 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", &PV<v000001c8a2fb80b0_0, 128, 32>, &PV<v000001c8a2fb80b0_0, 0, 32> {0 0 0};
    %vpi_call/w 3 118 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %vpi_call/w 3 119 "$display", "Mismatches: %1d in %1d samples", &PV<v000001c8a2fb80b0_0, 128, 32>, &PV<v000001c8a2fb80b0_0, 0, 32> {0 0 0};
    %end;
    .thread T_8, $final;
    .scope S_000001c8a306a8c0;
T_9 ;
    %wait E_000001c8a2f8e830;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v000001c8a2fb80b0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001c8a2fb80b0_0, 4, 32;
    %load/vec4 v000001c8a2fb8470_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %load/vec4 v000001c8a2fb80b0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %vpi_func 3 130 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001c8a2fb80b0_0, 4, 32;
T_9.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v000001c8a2fb80b0_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001c8a2fb80b0_0, 4, 32;
T_9.0 ;
    %load/vec4 v000001c8a2fb7390_0;
    %load/vec4 v000001c8a2fb7390_0;
    %load/vec4 v000001c8a2fb7e30_0;
    %xor;
    %load/vec4 v000001c8a2fb7390_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_9.4, 6;
    %load/vec4 v000001c8a2fb80b0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_9.6, 4;
    %vpi_func 3 134 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001c8a2fb80b0_0, 4, 32;
T_9.6 ;
    %load/vec4 v000001c8a2fb80b0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %cast2;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001c8a2fb80b0_0, 4, 32;
T_9.4 ;
    %jmp T_9;
    .thread T_9;
    .scope S_000001c8a306a8c0;
T_10 ;
    %delay 1000000, 0;
    %vpi_call/w 3 142 "$display", "TIMEOUT" {0 0 0};
    %vpi_call/w 3 143 "$finish" {0 0 0};
    %end;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "-";
    "dataset_code-complete-iccad2023/Prob137_fsm_serial_test.sv";
    "dataset_code-complete-iccad2023/Prob137_fsm_serial_ref.sv";
    "results\phi4_14b_0shot_temp0.0\Prob137_fsm_serial/Prob137_fsm_serial_sample01.sv";
