{
  "DESIGN_NAME": "tt_um_lisa",
  "VERILOG_FILES": ["src/tt_um_lisa.v",     "src/lisa_core.v",
                    "src/lisa_dbg.v",       "src/lisa_div.v",
                    "src/lisa_periph.v",    "src/lisa_io_mux.v",
                    "src/lisa_qqspi.v",     "src/lisa_qspi_controller.v",
                    "src/lisa_rx8n.v",      "src/lisa_tx8n.v",
                    "src/debug_ctrl.v",     "src/debug_autobaud.v",
                    "src/debug_brg.v",      "src/debug_regs.v",
                    "src/data_cache8.v",    "src/lisa_i2c.v",
                    "src/inst_cache.v",     "src/lisa_uart.v",
                    "src/fops.v",
                    "src/i2c_master_bit_ctrl.v", "src/i2c_master_byte_ctrl.v"],
  "EXTRA_VERILOG_MODELS": ["src/RAM32.v"],

  "FP_PDN_CHECK_NODES": false,
  "FP_PDN_VOFFSET": 26.32,
  "FP_PDN_CFG": "pdn_cfg.tcl",
  "MAGIC_LEF_WRITE_USE_GDS": true,
  "MAGIC_WRITE_LEF_PINONLY": true,

  "MACROS": {
    "RAM32": {
      "instances": {
        "ram1": {
          "location": [10, 10],
          "orientation": "N"
        }
      },
      "gds": ["dir::macros/RAM32.gds"],
      "lef": ["dir::macros/RAM32.lef"],
      "nl": ["dir::macros/RAM32.nl.v"],
      "spef": {
        "min_*": ["dir::macros/RAM32.min_.spef"],
        "nom_*": ["dir::macros/RAM32.nom_.spef"],
        "max_*": ["dir::macros/RAM32.max_.spef"]
      },
      "lib": {
        "min_tt_025C_1v80": "dir::macros/RAM32.lib/min_tt_025C_1v80/RAM32__min_tt_025C_1v80.lib",
        "min_ff_n40C_1v95": "dir::macros/RAM32.lib/min_ff_n40C_1v95/RAM32__min_ff_n40C_1v95.lib",
        "max_ff_n40C_1v95": "dir::macros/RAM32.lib/max_ff_n40C_1v95/RAM32__max_ff_n40C_1v95.lib",
        "nom_tt_025C_1v80": "dir::macros/RAM32.lib/nom_tt_025C_1v80/RAM32__nom_tt_025C_1v80.lib",
        "min_ss_100C_1v60": "dir::macros/RAM32.lib/min_ss_100C_1v60/RAM32__min_ss_100C_1v60.lib",
        "max_ss_100C_1v60": "dir::macros/RAM32.lib/max_ss_100C_1v60/RAM32__max_ss_100C_1v60.lib",
        "max_tt_025C_1v80": "dir::macros/RAM32.lib/max_tt_025C_1v80/RAM32__max_tt_025C_1v80.lib",
        "nom_ss_100C_1v60": "dir::macros/RAM32.lib/nom_ss_100C_1v60/RAM32__nom_ss_100C_1v60.lib",
        "nom_ff_n40C_1v95": "dir::macros/RAM32.lib/nom_ff_n40C_1v95/RAM32__nom_ff_n40C_1v95.lib"
      }
    }
  },

  "FP_SIZING": "absolute",
  "DIE_AREA": [0, 0, 1378.16, 225.76],
  "FP_DEF_TEMPLATE": "dir::tt/def/tt_block_8x2_pg.def",

  "//": "use alternative efabless decap cells to solve LI density issue",
  "DECAP_CELL": [
    "sky130_fd_sc_hd__decap_3",
    "sky130_fd_sc_hd__decap_4",
    "sky130_fd_sc_hd__decap_6",
    "sky130_fd_sc_hd__decap_8",
    "sky130_ef_sc_hd__decap_12"
  ],

  "//": "period is in ns, so 50ns == 20mHz",
  "CLOCK_PERIOD": 50,
  "CLOCK_PORT": "clk",

  "//": "don't use power rings or met5",
  "DESIGN_IS_CORE": false,
  "RT_MAX_LAYER": "met4",

  "ROUTING_CORES": 8,
  "PL_TARGET_DENSITY_PCT": 52,
  "GRT_ALLOW_CONGESTION" : true,
  "PL_RESIZER_MAX_SLEW_MARGIN" : 20.0,
  "GLB_RESIZER_MAX_SLEW_MARGIN" : 20.0,

  "//": "reduce wasted space",
  "TOP_MARGIN_MULT": 1,
  "BOTTOM_MARGIN_MULT": 1,
  "LEFT_MARGIN_MULT": 6,
  "RIGHT_MARGIN_MULT": 6
}
