[*]
[*] GTKWave Analyzer v3.3.116 (w)1999-2023 BSI
[*] Fri Sep 13 18:44:20 2024
[*]
[dumpfile] "/home/jona/Escritorio/test_mixer-001./test_mixer/verilog/dv/designs_wrapper/RTL-designs_wrapper.vcd"
[dumpfile_mtime] "Fri Sep 13 13:48:04 2024"
[dumpfile_size] 3283240
[savefile] "/home/jona/Escritorio/test_mixer-001./test_mixer/verilog/dv/designs_wrapper/tests"
[timestart] 554193000
[size] 1920 954
[pos] -51 -51
*-17.700001 554335000 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1
[treeopen] designs_wrapper_tb.
[treeopen] designs_wrapper_tb.uut.
[treeopen] designs_wrapper_tb.uut.chip_core.
[treeopen] designs_wrapper_tb.uut.chip_core.mprj.
[treeopen] designs_wrapper_tb.uut.chip_core.mprj.designs_wrapper.
[sst_width] 414
[signals_width] 258
[sst_expanded] 1
[sst_vpaned_height] 280
@28
designs_wrapper_tb.uut.chip_core.mprj.designs_wrapper.selector
designs_wrapper_tb.uut.chip_core.mprj.designs_wrapper.analog_signal_gen0.i_enable
designs_wrapper_tb.uut.chip_core.mprj.designs_wrapper.signal_gen0.i_clk
designs_wrapper_tb.uut.chip_core.mprj.designs_wrapper.signal_gen0.i_wb_stb
designs_wrapper_tb.uut.chip_core.mprj.designs_wrapper.signal_gen0.i_wb_cyc
designs_wrapper_tb.uut.chip_core.mprj.designs_wrapper.signal_gen0.i_wb_we
@22
designs_wrapper_tb.uut.chip_core.mprj.designs_wrapper.signal_gen0.i_wb_addr[31:0]
@25
designs_wrapper_tb.uut.chip_core.mprj.designs_wrapper.signal_gen0.i_wb_data[31:0]
@22
designs_wrapper_tb.uut.chip_core.mprj.designs_wrapper.signal_gen0.contador[31:0]
@28
designs_wrapper_tb.uut.chip_core.mprj.designs_wrapper.signal_gen0.i_wb_clk
[pattern_trace] 1
[pattern_trace] 0
