
// Generated by Cadence Encounter(R) RTL Compiler v12.10-s012_1

// Verification Directory fv/CAC 

module CAC(PPI, K, OPO, LPO);
  input [47:0] PPI, K;
  input OPO;
  output LPO;
  wire [47:0] PPI, K;
  wire OPO;
  wire LPO;
  wire n_0, n_1, n_2, n_3, n_4, n_5, n_6, n_7;
  wire n_8, n_9, n_10, n_11, n_12, n_13, n_14, n_15;
  wire n_16, n_17, n_18, n_19, n_20, n_21, n_22, n_23;
  wire n_24, n_25, n_26, n_27, n_28, n_29, n_30, n_31;
  wire n_32, n_33, n_34, n_35, n_36, n_37, n_38, n_39;
  wire n_40, n_41, n_42, n_43, n_44, n_45, n_46, n_47;
  wire n_48, n_49, n_50, n_51, n_52, n_53, n_54, n_55;
  wire n_56, n_57, n_58, n_59, n_60, n_61, n_62, n_63;
  wire n_64, n_65, n_66, n_67, n_68, n_69, n_70, n_71;
  wire n_72, n_73, n_74, n_75, n_76, n_77, n_78, n_79;
  wire n_80, n_81, n_82, n_83, n_84, n_85, n_86, n_87;
  wire n_88, n_89, n_90, n_91, n_92, n_93, n_94, n_95;
  wire n_96, n_97, n_98, n_99, n_100, n_101, n_102, n_103;
  wire n_104, n_105, n_106, n_107, n_108, n_109, n_110, n_111;
  wire n_112, n_113, n_114, n_115, n_116, n_117, n_118, n_119;
  wire n_120, n_121, n_122, n_123, n_124, n_125, n_126, n_127;
  wire n_128, n_129, n_130, n_131, n_132, n_133, n_134, n_135;
  wire n_136, n_137, n_138, n_139, n_140, n_141, n_142, n_143;
  wire n_144, n_145, n_146, n_147, n_148, n_149, n_150;
  XOR2_X1 g3977(.A (n_150), .B (n_149), .Z (LPO));
  XNOR2_X1 g3978(.A (OPO), .B (n_148), .ZN (n_150));
  NAND2_X1 g3979(.A1 (n_148), .A2 (n_142), .ZN (n_149));
  NAND4_X1 g3980(.A1 (n_147), .A2 (PPI[17]), .A3 (PPI[18]), .A4
       (PPI[16]), .ZN (n_148));
  NOR4_X1 g3981(.A1 (n_146), .A2 (PPI[21]), .A3 (PPI[22]), .A4
       (PPI[20]), .ZN (n_147));
  OR4_X1 g3982(.A1 (n_145), .A2 (PPI[26]), .A3 (PPI[24]), .A4
       (PPI[25]), .ZN (n_146));
  NAND2_X1 g3983(.A1 (n_144), .A2 (PPI[19]), .ZN (n_145));
  NOR3_X1 g3984(.A1 (n_143), .A2 (PPI[23]), .A3 (PPI[27]), .ZN (n_144));
  NAND4_X1 g3985(.A1 (n_140), .A2 (n_137), .A3 (PPI[0]), .A4 (PPI[32]),
       .ZN (n_143));
  NAND4_X1 g3987(.A1 (n_141), .A2 (n_132), .A3 (n_122), .A4 (n_123),
       .ZN (n_142));
  NOR4_X1 g3990(.A1 (n_139), .A2 (n_113), .A3 (n_102), .A4 (n_56), .ZN
       (n_141));
  NOR4_X1 g3986(.A1 (n_138), .A2 (n_77), .A3 (PPI[3]), .A4 (PPI[1]),
       .ZN (n_140));
  NAND4_X1 g3993(.A1 (n_135), .A2 (n_130), .A3 (n_120), .A4 (n_74), .ZN
       (n_139));
  NAND4_X1 g3988(.A1 (n_136), .A2 (PPI[5]), .A3 (PPI[6]), .A4 (PPI[4]),
       .ZN (n_138));
  NOR4_X1 g3989(.A1 (n_134), .A2 (n_96), .A3 (PPI[35]), .A4 (PPI[33]),
       .ZN (n_137));
  AND3_X1 g3991(.A1 (n_133), .A2 (PPI[7]), .A3 (PPI[8]), .ZN (n_136));
  NOR4_X1 g3997(.A1 (n_131), .A2 (n_9), .A3 (n_51), .A4 (n_15), .ZN
       (n_135));
  NAND2_X1 g3992(.A1 (n_129), .A2 (PPI[36]), .ZN (n_134));
  NOR4_X1 g3994(.A1 (n_128), .A2 (n_0), .A3 (PPI[11]), .A4 (PPI[9]),
       .ZN (n_133));
  NOR4_X1 g4000(.A1 (n_124), .A2 (n_126), .A3 (n_118), .A4 (n_121), .ZN
       (n_132));
  NAND4_X1 g4001(.A1 (n_125), .A2 (n_104), .A3 (n_103), .A4 (n_65), .ZN
       (n_131));
  NOR4_X1 g3999(.A1 (n_127), .A2 (n_44), .A3 (n_42), .A4 (n_39), .ZN
       (n_130));
  NOR3_X1 g3995(.A1 (n_119), .A2 (PPI[37]), .A3 (PPI[38]), .ZN (n_129));
  NAND2_X1 g3998(.A1 (n_117), .A2 (PPI[12]), .ZN (n_128));
  NAND4_X1 g4005(.A1 (n_107), .A2 (n_73), .A3 (n_35), .A4 (n_2), .ZN
       (n_127));
  NAND4_X1 g4006(.A1 (n_106), .A2 (n_71), .A3 (n_28), .A4 (n_29), .ZN
       (n_126));
  NOR4_X1 g4007(.A1 (n_105), .A2 (n_68), .A3 (n_26), .A4 (n_79), .ZN
       (n_125));
  NAND4_X1 g4008(.A1 (n_116), .A2 (n_64), .A3 (n_16), .A4 (n_31), .ZN
       (n_124));
  NOR4_X1 g4009(.A1 (n_115), .A2 (n_61), .A3 (n_5), .A4 (n_7), .ZN
       (n_123));
  NOR4_X1 g4010(.A1 (n_114), .A2 (n_59), .A3 (n_94), .A4 (n_95), .ZN
       (n_122));
  NAND4_X1 g4011(.A1 (n_112), .A2 (n_58), .A3 (n_41), .A4 (n_86), .ZN
       (n_121));
  NOR4_X1 g4012(.A1 (n_111), .A2 (n_54), .A3 (n_78), .A4 (n_93), .ZN
       (n_120));
  NAND4_X1 g3996(.A1 (n_109), .A2 (PPI[40]), .A3 (PPI[41]), .A4
       (PPI[39]), .ZN (n_119));
  NAND4_X1 g4013(.A1 (n_108), .A2 (n_53), .A3 (n_45), .A4 (n_46), .ZN
       (n_118));
  NOR2_X1 g4002(.A1 (n_110), .A2 (PPI[13]), .ZN (n_117));
  NOR3_X1 g4020(.A1 (n_62), .A2 (n_11), .A3 (n_70), .ZN (n_116));
  NAND3_X1 g4021(.A1 (n_87), .A2 (n_4), .A3 (n_60), .ZN (n_115));
  NAND3_X1 g4022(.A1 (n_90), .A2 (n_92), .A3 (n_57), .ZN (n_114));
  NAND3_X1 g4023(.A1 (n_101), .A2 (n_84), .A3 (n_85), .ZN (n_113));
  NOR3_X1 g4024(.A1 (n_55), .A2 (n_88), .A3 (n_83), .ZN (n_112));
  NAND3_X1 g4025(.A1 (n_50), .A2 (n_52), .A3 (n_75), .ZN (n_111));
  NAND3_X1 g4003(.A1 (n_100), .A2 (PPI[14]), .A3 (PPI[15]), .ZN
       (n_110));
  AND4_X1 g4004(.A1 (n_76), .A2 (PPI[42]), .A3 (PPI[43]), .A4
       (PPI[44]), .ZN (n_109));
  NOR3_X1 g4015(.A1 (n_72), .A2 (n_20), .A3 (n_38), .ZN (n_108));
  NOR3_X1 g4016(.A1 (n_69), .A2 (n_97), .A3 (n_36), .ZN (n_107));
  NOR3_X1 g4017(.A1 (n_66), .A2 (n_24), .A3 (n_22), .ZN (n_106));
  NAND3_X1 g4018(.A1 (n_34), .A2 (n_32), .A3 (n_67), .ZN (n_105));
  NOR3_X1 g4019(.A1 (n_63), .A2 (n_18), .A3 (n_98), .ZN (n_104));
  NOR2_X1 g4026(.A1 (n_27), .A2 (n_13), .ZN (n_103));
  NAND2_X1 g4027(.A1 (n_48), .A2 (n_81), .ZN (n_102));
  XOR2_X1 g4048(.A (n_99), .B (K[30]), .Z (n_101));
  NOR4_X1 g4014(.A1 (n_99), .A2 (PPI[29]), .A3 (PPI[31]), .A4
       (PPI[28]), .ZN (n_100));
  AND2_X1 g4085(.A1 (n_12), .A2 (K[44]), .ZN (n_98));
  AND2_X1 g4086(.A1 (n_96), .A2 (K[34]), .ZN (n_97));
  NOR2_X1 g4087(.A1 (n_89), .A2 (K[25]), .ZN (n_95));
  NOR2_X1 g4088(.A1 (n_91), .A2 (K[26]), .ZN (n_94));
  NOR2_X1 g4089(.A1 (n_49), .A2 (K[0]), .ZN (n_93));
  NAND2_X1 g4090(.A1 (n_91), .A2 (K[26]), .ZN (n_92));
  NAND2_X1 g4091(.A1 (n_89), .A2 (K[25]), .ZN (n_90));
  NOR2_X1 g4092(.A1 (n_40), .A2 (PPI[4]), .ZN (n_88));
  NAND2_X1 g4093(.A1 (n_6), .A2 (K[20]), .ZN (n_87));
  NAND2_X1 g4094(.A1 (n_82), .A2 (PPI[6]), .ZN (n_86));
  OR2_X1 g4096(.A1 (n_47), .A2 (K[28]), .ZN (n_85));
  NAND2_X1 g4097(.A1 (n_80), .A2 (PPI[29]), .ZN (n_84));
  NOR2_X1 g4098(.A1 (n_82), .A2 (PPI[6]), .ZN (n_83));
  OR2_X1 g4099(.A1 (n_80), .A2 (PPI[29]), .ZN (n_81));
  NOR2_X1 g4100(.A1 (n_33), .A2 (K[41]), .ZN (n_79));
  NOR2_X1 g4101(.A1 (n_77), .A2 (K[2]), .ZN (n_78));
  AND3_X1 g4028(.A1 (PPI[46]), .A2 (PPI[45]), .A3 (PPI[47]), .ZN
       (n_76));
  XNOR2_X1 g4029(.A (PPI[1]), .B (K[1]), .ZN (n_75));
  XNOR2_X1 g4030(.A (PPI[39]), .B (K[39]), .ZN (n_74));
  XNOR2_X1 g4031(.A (PPI[35]), .B (K[35]), .ZN (n_73));
  XOR2_X1 g4032(.A (PPI[10]), .B (K[10]), .Z (n_72));
  XNOR2_X1 g4033(.A (PPI[15]), .B (K[15]), .ZN (n_71));
  NOR2_X1 g4079(.A1 (n_30), .A2 (PPI[16]), .ZN (n_70));
  XOR2_X1 g4034(.A (PPI[32]), .B (K[32]), .Z (n_69));
  XOR2_X1 g4035(.A (PPI[43]), .B (K[43]), .Z (n_68));
  XNOR2_X1 g4036(.A (PPI[40]), .B (K[40]), .ZN (n_67));
  XOR2_X1 g4037(.A (PPI[13]), .B (K[13]), .Z (n_66));
  XNOR2_X1 g4038(.A (PPI[47]), .B (K[47]), .ZN (n_65));
  XNOR2_X1 g4039(.A (PPI[19]), .B (K[19]), .ZN (n_64));
  XOR2_X1 g4040(.A (PPI[46]), .B (K[46]), .Z (n_63));
  XOR2_X1 g4041(.A (PPI[18]), .B (K[18]), .Z (n_62));
  XOR2_X1 g4042(.A (PPI[23]), .B (K[23]), .Z (n_61));
  XNOR2_X1 g4043(.A (PPI[21]), .B (K[21]), .ZN (n_60));
  XOR2_X1 g4044(.A (PPI[27]), .B (K[27]), .Z (n_59));
  XNOR2_X1 g4045(.A (PPI[7]), .B (K[7]), .ZN (n_58));
  XNOR2_X1 g4046(.A (PPI[24]), .B (K[24]), .ZN (n_57));
  XOR2_X1 g4047(.A (PPI[31]), .B (K[31]), .Z (n_56));
  XOR2_X1 g4049(.A (PPI[5]), .B (K[5]), .Z (n_55));
  XOR2_X1 g4050(.A (PPI[3]), .B (K[3]), .Z (n_54));
  XNOR2_X1 g4051(.A (PPI[11]), .B (K[11]), .ZN (n_53));
  NAND2_X1 g4052(.A1 (n_77), .A2 (K[2]), .ZN (n_52));
  AND2_X1 g4074(.A1 (n_43), .A2 (PPI[38]), .ZN (n_51));
  NAND2_X1 g4053(.A1 (n_49), .A2 (K[0]), .ZN (n_50));
  NAND2_X1 g4054(.A1 (n_47), .A2 (K[28]), .ZN (n_48));
  NAND2_X1 g4055(.A1 (n_37), .A2 (PPI[9]), .ZN (n_46));
  NAND2_X1 g4056(.A1 (n_19), .A2 (PPI[8]), .ZN (n_45));
  NOR2_X1 g4057(.A1 (n_43), .A2 (PPI[38]), .ZN (n_44));
  NOR2_X1 g4058(.A1 (n_8), .A2 (PPI[36]), .ZN (n_42));
  NAND2_X1 g4095(.A1 (n_40), .A2 (PPI[4]), .ZN (n_41));
  NOR2_X1 g4059(.A1 (n_14), .A2 (PPI[37]), .ZN (n_39));
  NOR2_X1 g4060(.A1 (n_37), .A2 (PPI[9]), .ZN (n_38));
  NOR2_X1 g4061(.A1 (n_1), .A2 (PPI[33]), .ZN (n_36));
  OR2_X1 g4062(.A1 (n_96), .A2 (K[34]), .ZN (n_35));
  NAND2_X1 g4063(.A1 (n_33), .A2 (K[41]), .ZN (n_34));
  NAND2_X1 g4064(.A1 (n_25), .A2 (K[42]), .ZN (n_32));
  NAND2_X1 g4065(.A1 (n_30), .A2 (PPI[16]), .ZN (n_31));
  NAND2_X1 g4066(.A1 (n_21), .A2 (PPI[14]), .ZN (n_29));
  NAND2_X1 g4067(.A1 (n_23), .A2 (PPI[12]), .ZN (n_28));
  NOR2_X1 g4068(.A1 (n_17), .A2 (K[45]), .ZN (n_27));
  NOR2_X1 g4069(.A1 (n_25), .A2 (K[42]), .ZN (n_26));
  NOR2_X1 g4070(.A1 (n_23), .A2 (PPI[12]), .ZN (n_24));
  NOR2_X1 g4071(.A1 (n_21), .A2 (PPI[14]), .ZN (n_22));
  NOR2_X1 g4072(.A1 (n_19), .A2 (PPI[8]), .ZN (n_20));
  AND2_X1 g4073(.A1 (n_17), .A2 (K[45]), .ZN (n_18));
  NAND2_X1 g4075(.A1 (n_10), .A2 (PPI[17]), .ZN (n_16));
  AND2_X1 g4076(.A1 (n_14), .A2 (PPI[37]), .ZN (n_15));
  NOR2_X1 g4077(.A1 (n_12), .A2 (K[44]), .ZN (n_13));
  NOR2_X1 g4078(.A1 (n_10), .A2 (PPI[17]), .ZN (n_11));
  AND2_X1 g4080(.A1 (n_8), .A2 (PPI[36]), .ZN (n_9));
  NOR2_X1 g4081(.A1 (n_6), .A2 (K[20]), .ZN (n_7));
  NOR2_X1 g4082(.A1 (n_3), .A2 (K[22]), .ZN (n_5));
  NAND2_X1 g4083(.A1 (n_3), .A2 (K[22]), .ZN (n_4));
  NAND2_X1 g4084(.A1 (n_1), .A2 (PPI[33]), .ZN (n_2));
  INV_X1 g4106(.A (K[4]), .ZN (n_40));
  INV_X1 g4111(.A (PPI[26]), .ZN (n_91));
  INV_X1 g4104(.A (PPI[45]), .ZN (n_17));
  INV_X1 g4120(.A (K[16]), .ZN (n_30));
  INV_X1 g4123(.A (PPI[34]), .ZN (n_96));
  INV_X1 g4118(.A (K[17]), .ZN (n_10));
  INV_X1 g4112(.A (PPI[41]), .ZN (n_33));
  INV_X1 g4122(.A (K[38]), .ZN (n_43));
  INV_X1 g4117(.A (K[9]), .ZN (n_37));
  INV_X1 g4119(.A (K[14]), .ZN (n_21));
  INV_X1 g4121(.A (K[36]), .ZN (n_8));
  INV_X1 g4107(.A (PPI[42]), .ZN (n_25));
  INV_X1 g4127(.A (K[12]), .ZN (n_23));
  INV_X1 g4108(.A (PPI[20]), .ZN (n_6));
  INV_X1 g4128(.A (K[33]), .ZN (n_1));
  INV_X1 g4124(.A (PPI[10]), .ZN (n_0));
  INV_X1 g4116(.A (PPI[28]), .ZN (n_47));
  INV_X1 g4125(.A (K[8]), .ZN (n_19));
  INV_X1 g4126(.A (PPI[2]), .ZN (n_77));
  INV_X1 g4102(.A (PPI[30]), .ZN (n_99));
  INV_X1 g4110(.A (K[29]), .ZN (n_80));
  INV_X1 g4114(.A (K[6]), .ZN (n_82));
  INV_X1 g4105(.A (PPI[0]), .ZN (n_49));
  INV_X1 g4115(.A (PPI[22]), .ZN (n_3));
  INV_X1 g4113(.A (PPI[44]), .ZN (n_12));
  INV_X1 g4109(.A (PPI[25]), .ZN (n_89));
  INV_X1 g4103(.A (K[37]), .ZN (n_14));
endmodule

