// Seed: 1293260342
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  input wire id_4;
  inout wire id_3;
  input wire id_2;
  input wire id_1;
  assign id_5 = 1 - 1;
  assign id_3 = 1;
  wire id_6;
  tri  id_7;
  wire id_8;
  tri  id_9 = 1 == id_1;
  assign id_7 = id_9;
endmodule
module module_1 (
    id_1,
    id_2
);
  input wire id_2;
  inout wire id_1;
  wire id_3;
  module_0(
      id_3, id_2, id_1, id_1, id_3
  );
endmodule
