{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1764762702145 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1764762702145 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 03 18:51:41 2025 " "Processing started: Wed Dec 03 18:51:41 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1764762702145 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1764762702145 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DES_ALGORITHM_128BIT -c DES_ALGORITHM_128BIT " "Command: quartus_map --read_settings_files=on --write_settings_files=off DES_ALGORITHM_128BIT -c DES_ALGORITHM_128BIT" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1764762702145 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1764762702495 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "xor_function.v 1 1 " "Found 1 design units, including 1 entities, in source file xor_function.v" { { "Info" "ISGN_ENTITY_NAME" "1 XOR_FUNCTION " "Found entity 1: XOR_FUNCTION" {  } { { "XOR_FUNCTION.v" "" { Text "E:/HE_THONG_SO_HDL/DO_AN/DES_ALGORITHM_128BIT_QUATUS/XOR_FUNCTION.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1764762702525 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1764762702525 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test_state_machine.v 1 1 " "Found 1 design units, including 1 entities, in source file test_state_machine.v" { { "Info" "ISGN_ENTITY_NAME" "1 Test_state_machine " "Found entity 1: Test_state_machine" {  } { { "Test_state_machine.v" "" { Text "E:/HE_THONG_SO_HDL/DO_AN/DES_ALGORITHM_128BIT_QUATUS/Test_state_machine.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1764762702526 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1764762702526 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test_roundkey.v 1 1 " "Found 1 design units, including 1 entities, in source file test_roundkey.v" { { "Info" "ISGN_ENTITY_NAME" "1 Test_roundkey " "Found entity 1: Test_roundkey" {  } { { "Test_roundkey.v" "" { Text "E:/HE_THONG_SO_HDL/DO_AN/DES_ALGORITHM_128BIT_QUATUS/Test_roundkey.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1764762702528 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1764762702528 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test_register.v 1 1 " "Found 1 design units, including 1 entities, in source file test_register.v" { { "Info" "ISGN_ENTITY_NAME" "1 test_register " "Found entity 1: test_register" {  } { { "test_register.v" "" { Text "E:/HE_THONG_SO_HDL/DO_AN/DES_ALGORITHM_128BIT_QUATUS/test_register.v" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1764762702530 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1764762702530 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test_pc1.v 1 1 " "Found 1 design units, including 1 entities, in source file test_pc1.v" { { "Info" "ISGN_ENTITY_NAME" "1 test_pc1 " "Found entity 1: test_pc1" {  } { { "test_pc1.v" "" { Text "E:/HE_THONG_SO_HDL/DO_AN/DES_ALGORITHM_128BIT_QUATUS/test_pc1.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1764762702531 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1764762702531 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test_mux.v 1 1 " "Found 1 design units, including 1 entities, in source file test_mux.v" { { "Info" "ISGN_ENTITY_NAME" "1 Test_mux " "Found entity 1: Test_mux" {  } { { "Test_mux.v" "" { Text "E:/HE_THONG_SO_HDL/DO_AN/DES_ALGORITHM_128BIT_QUATUS/Test_mux.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1764762702533 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1764762702533 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test_f_function.v 1 1 " "Found 1 design units, including 1 entities, in source file test_f_function.v" { { "Info" "ISGN_ENTITY_NAME" "1 test_f_function " "Found entity 1: test_f_function" {  } { { "test_f_function.v" "" { Text "E:/HE_THONG_SO_HDL/DO_AN/DES_ALGORITHM_128BIT_QUATUS/test_f_function.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1764762702534 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1764762702534 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "s_box.v 1 1 " "Found 1 design units, including 1 entities, in source file s_box.v" { { "Info" "ISGN_ENTITY_NAME" "1 S_BOX " "Found entity 1: S_BOX" {  } { { "S_BOX.v" "" { Text "E:/HE_THONG_SO_HDL/DO_AN/DES_ALGORITHM_128BIT_QUATUS/S_BOX.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1764762702537 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1764762702537 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "state_machine.v 1 1 " "Found 1 design units, including 1 entities, in source file state_machine.v" { { "Info" "ISGN_ENTITY_NAME" "1 STATE_MACHINE " "Found entity 1: STATE_MACHINE" {  } { { "STATE_MACHINE.v" "" { Text "E:/HE_THONG_SO_HDL/DO_AN/DES_ALGORITHM_128BIT_QUATUS/STATE_MACHINE.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1764762702538 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1764762702538 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shift_left_2.v 1 1 " "Found 1 design units, including 1 entities, in source file shift_left_2.v" { { "Info" "ISGN_ENTITY_NAME" "1 SHIFT_LEFT_2 " "Found entity 1: SHIFT_LEFT_2" {  } { { "SHIFT_LEFT_2.v" "" { Text "E:/HE_THONG_SO_HDL/DO_AN/DES_ALGORITHM_128BIT_QUATUS/SHIFT_LEFT_2.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1764762702540 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1764762702540 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shift_left_1.v 1 1 " "Found 1 design units, including 1 entities, in source file shift_left_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 SHIFT_LEFT_1 " "Found entity 1: SHIFT_LEFT_1" {  } { { "SHIFT_LEFT_1.v" "" { Text "E:/HE_THONG_SO_HDL/DO_AN/DES_ALGORITHM_128BIT_QUATUS/SHIFT_LEFT_1.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1764762702541 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1764762702541 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "round_key.v 1 1 " "Found 1 design units, including 1 entities, in source file round_key.v" { { "Info" "ISGN_ENTITY_NAME" "1 ROUND_KEY " "Found entity 1: ROUND_KEY" {  } { { "ROUND_KEY.v" "" { Text "E:/HE_THONG_SO_HDL/DO_AN/DES_ALGORITHM_128BIT_QUATUS/ROUND_KEY.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1764762702543 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1764762702543 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_top.v 1 1 " "Found 1 design units, including 1 entities, in source file register_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 REGISTER_TOP " "Found entity 1: REGISTER_TOP" {  } { { "REGISTER_TOP.v" "" { Text "E:/HE_THONG_SO_HDL/DO_AN/DES_ALGORITHM_128BIT_QUATUS/REGISTER_TOP.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1764762702544 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1764762702544 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_c0_d0.v 1 1 " "Found 1 design units, including 1 entities, in source file register_c0_d0.v" { { "Info" "ISGN_ENTITY_NAME" "1 REGISTER_C0_D0 " "Found entity 1: REGISTER_C0_D0" {  } { { "REGISTER_C0_D0.v" "" { Text "E:/HE_THONG_SO_HDL/DO_AN/DES_ALGORITHM_128BIT_QUATUS/REGISTER_C0_D0.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1764762702545 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1764762702545 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "p_matrix.v 1 1 " "Found 1 design units, including 1 entities, in source file p_matrix.v" { { "Info" "ISGN_ENTITY_NAME" "1 P_MATRIX " "Found entity 1: P_MATRIX" {  } { { "P_MATRIX.v" "" { Text "E:/HE_THONG_SO_HDL/DO_AN/DES_ALGORITHM_128BIT_QUATUS/P_MATRIX.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1764762702547 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1764762702547 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc_2.v 1 1 " "Found 1 design units, including 1 entities, in source file pc_2.v" { { "Info" "ISGN_ENTITY_NAME" "1 PC_2 " "Found entity 1: PC_2" {  } { { "PC_2.v" "" { Text "E:/HE_THONG_SO_HDL/DO_AN/DES_ALGORITHM_128BIT_QUATUS/PC_2.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1764762702549 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1764762702549 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc_1.v 1 1 " "Found 1 design units, including 1 entities, in source file pc_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 PC_1 " "Found entity 1: PC_1" {  } { { "PC_1.v" "" { Text "E:/HE_THONG_SO_HDL/DO_AN/DES_ALGORITHM_128BIT_QUATUS/PC_1.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1764762702550 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1764762702550 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2_1_top.v 1 1 " "Found 1 design units, including 1 entities, in source file mux2_1_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 MUX2_1_TOP " "Found entity 1: MUX2_1_TOP" {  } { { "MUX2_1_TOP.v" "" { Text "E:/HE_THONG_SO_HDL/DO_AN/DES_ALGORITHM_128BIT_QUATUS/MUX2_1_TOP.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1764762702552 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1764762702552 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2_1.v 1 1 " "Found 1 design units, including 1 entities, in source file mux2_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 MUX2_1 " "Found entity 1: MUX2_1" {  } { { "MUX2_1.v" "" { Text "E:/HE_THONG_SO_HDL/DO_AN/DES_ALGORITHM_128BIT_QUATUS/MUX2_1.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1764762702553 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1764762702553 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip_1.v 1 1 " "Found 1 design units, including 1 entities, in source file ip_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 IP_1 " "Found entity 1: IP_1" {  } { { "IP_1.v" "" { Text "E:/HE_THONG_SO_HDL/DO_AN/DES_ALGORITHM_128BIT_QUATUS/IP_1.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1764762702555 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1764762702555 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip.v 1 1 " "Found 1 design units, including 1 entities, in source file ip.v" { { "Info" "ISGN_ENTITY_NAME" "1 IP " "Found entity 1: IP" {  } { { "IP.v" "" { Text "E:/HE_THONG_SO_HDL/DO_AN/DES_ALGORITHM_128BIT_QUATUS/IP.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1764762702556 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1764762702556 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "f_xor_l0.v 0 0 " "Found 0 design units, including 0 entities, in source file f_xor_l0.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1764762702558 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "f_function.v 1 1 " "Found 1 design units, including 1 entities, in source file f_function.v" { { "Info" "ISGN_ENTITY_NAME" "1 F_FUNCTION " "Found entity 1: F_FUNCTION" {  } { { "F_FUNCTION.v" "" { Text "E:/HE_THONG_SO_HDL/DO_AN/DES_ALGORITHM_128BIT_QUATUS/F_FUNCTION.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1764762702559 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1764762702559 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "e_xor_key.v 1 1 " "Found 1 design units, including 1 entities, in source file e_xor_key.v" { { "Info" "ISGN_ENTITY_NAME" "1 E_XOR_KEY " "Found entity 1: E_XOR_KEY" {  } { { "E_XOR_KEY.v" "" { Text "E:/HE_THONG_SO_HDL/DO_AN/DES_ALGORITHM_128BIT_QUATUS/E_XOR_KEY.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1764762702560 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1764762702560 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "e_matrix.v 1 1 " "Found 1 design units, including 1 entities, in source file e_matrix.v" { { "Info" "ISGN_ENTITY_NAME" "1 E_MATRIX " "Found entity 1: E_MATRIX" {  } { { "E_MATRIX.v" "" { Text "E:/HE_THONG_SO_HDL/DO_AN/DES_ALGORITHM_128BIT_QUATUS/E_MATRIX.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1764762702562 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1764762702562 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "des_testbench_128_bit.v 1 1 " "Found 1 design units, including 1 entities, in source file des_testbench_128_bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 DES_TESTBENCH_128_BIT " "Found entity 1: DES_TESTBENCH_128_BIT" {  } { { "DES_TESTBENCH_128_BIT.v" "" { Text "E:/HE_THONG_SO_HDL/DO_AN/DES_ALGORITHM_128BIT_QUATUS/DES_TESTBENCH_128_BIT.v" 57 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1764762702563 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1764762702563 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "des_algorithm_128bit.v 1 1 " "Found 1 design units, including 1 entities, in source file des_algorithm_128bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 DES_ALGORITHM_128BIT " "Found entity 1: DES_ALGORITHM_128BIT" {  } { { "DES_ALGORITHM_128BIT.v" "" { Text "E:/HE_THONG_SO_HDL/DO_AN/DES_ALGORITHM_128BIT_QUATUS/DES_ALGORITHM_128BIT.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1764762702565 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1764762702565 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_2.v 1 1 " "Found 1 design units, including 1 entities, in source file clock_2.v" { { "Info" "ISGN_ENTITY_NAME" "1 clock_2 " "Found entity 1: clock_2" {  } { { "clock_2.v" "" { Text "E:/HE_THONG_SO_HDL/DO_AN/DES_ALGORITHM_128BIT_QUATUS/clock_2.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1764762702566 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1764762702566 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_final.v 1 1 " "Found 1 design units, including 1 entities, in source file register_final.v" { { "Info" "ISGN_ENTITY_NAME" "1 REGISTER_FINAL " "Found entity 1: REGISTER_FINAL" {  } { { "REGISTER_FINAL.v" "" { Text "E:/HE_THONG_SO_HDL/DO_AN/DES_ALGORITHM_128BIT_QUATUS/REGISTER_FINAL.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1764762702568 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1764762702568 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "STATE_MACHINE " "Elaborating entity \"STATE_MACHINE\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1764762702593 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 STATE_MACHINE.v(49) " "Verilog HDL assignment warning at STATE_MACHINE.v(49): truncated value with size 32 to match size of target (5)" {  } { { "STATE_MACHINE.v" "" { Text "E:/HE_THONG_SO_HDL/DO_AN/DES_ALGORITHM_128BIT_QUATUS/STATE_MACHINE.v" 49 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1764762702594 "|STATE_MACHINE"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 STATE_MACHINE.v(57) " "Verilog HDL assignment warning at STATE_MACHINE.v(57): truncated value with size 32 to match size of target (1)" {  } { { "STATE_MACHINE.v" "" { Text "E:/HE_THONG_SO_HDL/DO_AN/DES_ALGORITHM_128BIT_QUATUS/STATE_MACHINE.v" 57 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1764762702594 "|STATE_MACHINE"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 STATE_MACHINE.v(67) " "Verilog HDL assignment warning at STATE_MACHINE.v(67): truncated value with size 32 to match size of target (1)" {  } { { "STATE_MACHINE.v" "" { Text "E:/HE_THONG_SO_HDL/DO_AN/DES_ALGORITHM_128BIT_QUATUS/STATE_MACHINE.v" 67 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1764762702594 "|STATE_MACHINE"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 STATE_MACHINE.v(88) " "Verilog HDL assignment warning at STATE_MACHINE.v(88): truncated value with size 32 to match size of target (1)" {  } { { "STATE_MACHINE.v" "" { Text "E:/HE_THONG_SO_HDL/DO_AN/DES_ALGORITHM_128BIT_QUATUS/STATE_MACHINE.v" 88 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1764762702594 "|STATE_MACHINE"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 STATE_MACHINE.v(92) " "Verilog HDL assignment warning at STATE_MACHINE.v(92): truncated value with size 32 to match size of target (1)" {  } { { "STATE_MACHINE.v" "" { Text "E:/HE_THONG_SO_HDL/DO_AN/DES_ALGORITHM_128BIT_QUATUS/STATE_MACHINE.v" 92 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1764762702594 "|STATE_MACHINE"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Select_mux_pc_temp STATE_MACHINE.v(64) " "Verilog HDL Always Construct warning at STATE_MACHINE.v(64): inferring latch(es) for variable \"Select_mux_pc_temp\", which holds its previous value in one or more paths through the always construct" {  } { { "STATE_MACHINE.v" "" { Text "E:/HE_THONG_SO_HDL/DO_AN/DES_ALGORITHM_128BIT_QUATUS/STATE_MACHINE.v" 64 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1764762702595 "|STATE_MACHINE"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Select_mux_shift_temp STATE_MACHINE.v(64) " "Verilog HDL Always Construct warning at STATE_MACHINE.v(64): inferring latch(es) for variable \"Select_mux_shift_temp\", which holds its previous value in one or more paths through the always construct" {  } { { "STATE_MACHINE.v" "" { Text "E:/HE_THONG_SO_HDL/DO_AN/DES_ALGORITHM_128BIT_QUATUS/STATE_MACHINE.v" 64 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1764762702595 "|STATE_MACHINE"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Next_state STATE_MACHINE.v(64) " "Verilog HDL Always Construct warning at STATE_MACHINE.v(64): inferring latch(es) for variable \"Next_state\", which holds its previous value in one or more paths through the always construct" {  } { { "STATE_MACHINE.v" "" { Text "E:/HE_THONG_SO_HDL/DO_AN/DES_ALGORITHM_128BIT_QUATUS/STATE_MACHINE.v" 64 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1764762702595 "|STATE_MACHINE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Next_state STATE_MACHINE.v(64) " "Inferred latch for \"Next_state\" at STATE_MACHINE.v(64)" {  } { { "STATE_MACHINE.v" "" { Text "E:/HE_THONG_SO_HDL/DO_AN/DES_ALGORITHM_128BIT_QUATUS/STATE_MACHINE.v" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1764762702595 "|STATE_MACHINE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Select_mux_shift_temp STATE_MACHINE.v(64) " "Inferred latch for \"Select_mux_shift_temp\" at STATE_MACHINE.v(64)" {  } { { "STATE_MACHINE.v" "" { Text "E:/HE_THONG_SO_HDL/DO_AN/DES_ALGORITHM_128BIT_QUATUS/STATE_MACHINE.v" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1764762702595 "|STATE_MACHINE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Select_mux_pc_temp STATE_MACHINE.v(64) " "Inferred latch for \"Select_mux_pc_temp\" at STATE_MACHINE.v(64)" {  } { { "STATE_MACHINE.v" "" { Text "E:/HE_THONG_SO_HDL/DO_AN/DES_ALGORITHM_128BIT_QUATUS/STATE_MACHINE.v" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1764762702595 "|STATE_MACHINE"}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Next_state\$latch " "Latch Next_state\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Counter\[4\]~reg0 " "Ports D and ENA on the latch are fed by the same signal Counter\[4\]~reg0" {  } { { "STATE_MACHINE.v" "" { Text "E:/HE_THONG_SO_HDL/DO_AN/DES_ALGORITHM_128BIT_QUATUS/STATE_MACHINE.v" 46 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1764762702777 ""}  } { { "STATE_MACHINE.v" "" { Text "E:/HE_THONG_SO_HDL/DO_AN/DES_ALGORITHM_128BIT_QUATUS/STATE_MACHINE.v" 64 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1764762702777 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1764762702902 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1764762702902 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "33 " "Implemented 33 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1764762702921 ""} { "Info" "ICUT_CUT_TM_OPINS" "10 " "Implemented 10 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1764762702921 ""} { "Info" "ICUT_CUT_TM_LCELLS" "21 " "Implemented 21 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1764762702921 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1764762702921 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 11 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 11 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4618 " "Peak virtual memory: 4618 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1764762702940 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 03 18:51:42 2025 " "Processing ended: Wed Dec 03 18:51:42 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1764762702940 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1764762702940 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1764762702940 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1764762702940 ""}
