

================================================================
== Vivado HLS Report for 'Padding_2'
================================================================
* Date:           Fri May 24 00:15:57 2019

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        zynqconn
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     6.508|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |  993|  993|  993|  993|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+-----+-----+----------+-----------+-----------+------+----------+
        |                 |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name    | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1         |  992|  992|        62|          -|          -|    16|    no    |
        | + Loop 1.1      |   60|   60|        12|          -|          -|     5|    no    |
        |  ++ Loop 1.1.1  |   10|   10|         2|          -|          -|     5|    no    |
        +-----------------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|    195|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|    114|
|Register         |        -|      -|     131|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|     131|    309|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------+----------+-------+---+----+------------+------------+
    |        Variable Name       | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------+----------+-------+---+----+------------+------------+
    |idx_3_fu_182_p2             |     +    |      0|  0|  15|           9|           5|
    |idx_4_fu_266_p2             |     +    |      0|  0|  15|           9|           1|
    |indvars_iv_next2_fu_272_p2  |     +    |      0|  0|  15|           9|           3|
    |indvars_iv_next_fu_228_p2   |     +    |      0|  0|  15|           9|           5|
    |next_mul_fu_164_p2          |     +    |      0|  0|  15|           9|           5|
    |tmp1_fu_250_p2              |     +    |      0|  0|   9|           9|           9|
    |tmp_50_fu_212_p2            |     +    |      0|  0|  15|           9|           3|
    |tmp_fu_218_p2               |     +    |      0|  0|  15|           5|           5|
    |tmp_s_fu_256_p2             |     +    |      0|  0|   9|           9|           9|
    |x_1_fu_244_p2               |     +    |      0|  0|  12|           3|           1|
    |y_1_fu_198_p2               |     +    |      0|  0|  12|           3|           1|
    |z_1_fu_176_p2               |     +    |      0|  0|  15|           5|           1|
    |exitcond3_fu_192_p2         |   icmp   |      0|  0|   9|           3|           3|
    |exitcond4_fu_170_p2         |   icmp   |      0|  0|  11|           5|           6|
    |exitcond_fu_238_p2          |   icmp   |      0|  0|  13|           9|           9|
    +----------------------------+----------+-------+---+----+------------+------------+
    |Total                       |          |      0|  0| 195|         105|          66|
    +----------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +---------------------+----+-----------+-----+-----------+
    |         Name        | LUT| Input Size| Bits| Total Bits|
    +---------------------+----+-----------+-----+-----------+
    |ap_NS_fsm            |  33|          6|    1|          6|
    |idx_1_reg_121        |   9|          2|    9|         18|
    |idx_2_reg_143        |   9|          2|    9|         18|
    |idx_reg_75           |   9|          2|    9|         18|
    |indvars_iv1_reg_110  |   9|          2|    9|         18|
    |indvars_iv_reg_63    |   9|          2|    9|         18|
    |phi_mul_reg_98       |   9|          2|    9|         18|
    |x_reg_153            |   9|          2|    3|          6|
    |y_reg_132            |   9|          2|    3|          6|
    |z_reg_87             |   9|          2|    5|         10|
    +---------------------+----+-----------+-----+-----------+
    |Total                | 114|         24|   66|        136|
    +---------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------+---+----+-----+-----------+
    |         Name        | FF| LUT| Bits| Const Bits|
    +---------------------+---+----+-----+-----------+
    |ap_CS_fsm            |  5|   0|    5|          0|
    |idx_1_reg_121        |  9|   0|    9|          0|
    |idx_2_reg_143        |  9|   0|    9|          0|
    |idx_3_reg_295        |  9|   0|    9|          0|
    |idx_4_reg_341        |  9|   0|    9|          0|
    |idx_reg_75           |  9|   0|    9|          0|
    |indvars_iv1_reg_110  |  9|   0|    9|          0|
    |indvars_iv_reg_63    |  9|   0|    9|          0|
    |next_mul_reg_282     |  9|   0|    9|          0|
    |phi_mul_reg_98       |  9|   0|    9|          0|
    |tmp_50_reg_308       |  9|   0|    9|          0|
    |tmp_cast_reg_313     |  5|   0|    9|          4|
    |tmp_s_reg_331        |  9|   0|    9|          0|
    |x_1_reg_326          |  3|   0|    3|          0|
    |x_reg_153            |  3|   0|    3|          0|
    |y_1_reg_303          |  3|   0|    3|          0|
    |y_reg_132            |  3|   0|    3|          0|
    |z_1_reg_290          |  5|   0|    5|          0|
    |z_reg_87             |  5|   0|    5|          0|
    +---------------------+---+----+-----+-----------+
    |Total                |131|   0|  135|          4|
    +---------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------+-----+-----+------------+--------------+--------------+
|    RTL Ports   | Dir | Bits|  Protocol  | Source Object|    C Type    |
+----------------+-----+-----+------------+--------------+--------------+
|ap_clk          |  in |    1| ap_ctrl_hs |   Padding.2  | return value |
|ap_rst          |  in |    1| ap_ctrl_hs |   Padding.2  | return value |
|ap_start        |  in |    1| ap_ctrl_hs |   Padding.2  | return value |
|ap_done         | out |    1| ap_ctrl_hs |   Padding.2  | return value |
|ap_idle         | out |    1| ap_ctrl_hs |   Padding.2  | return value |
|ap_ready        | out |    1| ap_ctrl_hs |   Padding.2  | return value |
|out_V_address0  | out |    9|  ap_memory |     out_V    |     array    |
|out_V_ce0       | out |    1|  ap_memory |     out_V    |     array    |
|out_V_we0       | out |    1|  ap_memory |     out_V    |     array    |
|out_V_d0        | out |   16|  ap_memory |     out_V    |     array    |
|in_V_address0   | out |    9|  ap_memory |     in_V     |     array    |
|in_V_ce0        | out |    1|  ap_memory |     in_V     |     array    |
|in_V_q0         |  in |   16|  ap_memory |     in_V     |     array    |
+----------------+-----+-----+------------+--------------+--------------+

