// Seed: 560914712
module module_0 (
    id_1,
    id_2
);
  output wire id_2;
  output wire id_1;
  logic [7:0] id_3;
  assign id_1[1] = (id_3);
  assign id_2 = 1 ? {1'b0{1'b0}} : 1;
  always @(id_3[1'b0] or posedge id_3) id_2 = 1;
  assign id_2 = 1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18
);
  output wire id_18;
  output wire id_17;
  input wire id_16;
  output wire id_15;
  input wire id_14;
  output wire id_13;
  inout wire id_12;
  output wire id_11;
  output wire id_10;
  inout wire id_9;
  inout wire id_8;
  input wire id_7;
  output wire id_6;
  input wire id_5;
  output wire id_4;
  output wire id_3;
  input wire id_2;
  input wire id_1;
  always @(id_14 or negedge 1) begin
    $display(1, 1, 1, 1'b0, ~id_12, 1);
    if ((id_16)) begin
      `define pp_19 0
      id_3[1] <= 1'd0;
    end
  end
  module_0(
      id_3, id_17
  );
endmodule
