v 20140308 2
C 40000 40000 0 0 0 title-bordered-B.sym
T 49800 40600 9 10 1 0 0 0 1
SFT-HW-0023-2.sch
T 50800 40300 9 10 1 0 0 0 1
2
T 53700 40600 9 10 1 0 0 0 1
1.0
T 53800 40300 9 10 1 0 0 0 1
tgack
T 49800 40900 9 10 1 0 0 0 1
Microncotroller, Reset, and Oscillator
T 54500 41400 9 10 1 0 0 0 1
Solarfire Technologies, LLC
T 54500 41200 9 10 1 0 0 0 1
Akeley, MN
C 40400 43300 1 0 0 gnd-1.sym
C 44000 45800 1 0 0 3.3V-plus-1.sym
N 41000 43800 40500 43800 4
N 40500 43600 40500 44600 4
N 41000 44600 40500 44600 4
N 41000 44400 40500 44400 4
N 41000 44200 40500 44200 4
N 41000 44000 40500 44000 4
N 43800 44800 44200 44800 4
N 44200 44800 44200 45800 4
N 43800 45400 44200 45400 4
N 43800 45200 44200 45200 4
N 43800 45000 44200 45000 4
N 43800 43800 44500 43800 4
{
T 43800 43800 5 10 1 1 0 0 1
netname=BOOT0
}
C 45100 43200 1 90 0 capacitor-1.sym
{
T 44400 43400 5 10 0 0 90 0 1
device=C0805C104K5RACTU
T 44200 43400 5 10 0 0 90 0 1
symversion=0.1
T 45100 43200 5 10 0 1 0 0 1
footprint=0805
T 45500 43800 5 10 1 1 180 0 1
refdes=C1
T 45100 43200 5 10 1 1 0 0 1
value=0.1uF
}
C 44800 43000 1 0 0 gnd-1.sym
N 43800 44400 44900 44400 4
N 44900 44400 44900 44100 4
N 44900 43200 44900 43300 4
C 43900 42700 1 0 0 3.3V-plus-1.sym
C 45500 40900 1 0 0 gnd-1.sym
N 45600 41400 45600 41200 4
C 44500 42400 1 0 0 inductor-1.sym
{
T 44200 42200 5 10 1 1 0 0 1
device=MPZ2012S300A
T 44700 42700 5 10 1 1 0 0 1
refdes=L1
T 44700 43100 5 10 0 0 0 0 1
symversion=0.1
T 44500 42400 5 10 0 0 0 0 1
footprint=0805
}
N 45400 42500 45600 42500 4
N 45600 42300 45600 44600 4
N 44500 42500 44100 42500 4
N 44100 42500 44100 42700 4
N 45600 44600 43800 44600 4
N 43800 44000 44500 44000 4
{
T 44100 44000 5 10 1 1 0 0 1
netname=\_RST\_
}
C 46900 42000 1 0 0 MCP130-1.sym
{
T 47595 43000 5 10 1 1 0 0 1
refdes=U2
T 47195 42000 5 10 1 1 0 0 1
device=MCP130T-315I/TT
T 48395 43698 5 10 0 1 0 0 1
footprint=SOT23
}
C 48700 41700 1 0 0 gnd-1.sym
C 46400 42900 1 0 0 3.3V-plus-1.sym
N 46600 42300 46600 42900 4
N 46600 42500 46900 42500 4
N 48500 42300 48800 42300 4
N 48800 42300 48800 42000 4
N 49900 42700 50800 42700 4
{
T 50300 42700 5 10 1 1 0 0 1
netname=\_RST\_
}
C 46800 41400 1 90 0 capacitor-1.sym
{
T 46100 41600 5 10 0 0 90 0 1
device=C0805C104K5RACTU
T 45900 41600 5 10 0 0 90 0 1
symversion=0.1
T 46800 41400 5 10 0 1 0 0 1
footprint=0805
T 47200 41800 5 10 1 1 180 0 1
refdes=C3
T 46800 41400 5 10 1 1 0 0 1
value=0.1uF
}
C 46500 40900 1 0 0 gnd-1.sym
N 46600 41400 46600 41200 4
C 56600 47400 1 0 1 input-2.sym
{
T 56600 47600 5 10 0 0 0 6 1
net=JTCK:1
T 56000 48100 5 10 0 0 0 6 1
device=none
T 56100 47500 5 10 1 1 0 1 1
value=JTCK
}
C 56600 47600 1 0 1 input-2.sym
{
T 56600 47800 5 10 0 0 0 6 1
net=JTMS:1
T 56000 48300 5 10 0 0 0 6 1
device=none
T 56100 47700 5 10 1 1 0 1 1
value=JTMS
}
N 54900 47500 55200 47500 4
N 54900 47700 55200 47700 4
C 56600 47200 1 0 1 input-2.sym
{
T 56600 47400 5 10 0 0 0 6 1
net=JTDI:1
T 56000 47900 5 10 0 0 0 6 1
device=none
T 56100 47300 5 10 1 1 0 1 1
value=JTDI
}
N 55200 47300 54900 47300 4
C 55200 45800 1 0 0 output-2.sym
{
T 56100 46000 5 10 0 0 0 0 1
net=JTDO:1
T 55400 46500 5 10 0 0 0 0 1
device=none
T 56100 45900 5 10 1 1 0 1 1
value=JTDO
}
N 55200 45900 54900 45900 4
T 51300 40300 9 10 1 0 0 0 1
3
C 43500 41700 1 0 0 3.3V-plus-1.sym
N 43700 41600 43700 41700 4
C 43900 40700 1 90 0 capacitor-1.sym
{
T 43200 40900 5 10 0 0 90 0 1
device=C0805C104K5RACTU
T 43000 40900 5 10 0 0 90 0 1
symversion=0.1
T 43900 40700 5 10 0 1 0 0 1
footprint=0805
T 44300 41300 5 10 1 1 180 0 1
refdes=C4
T 44000 40900 5 10 1 1 0 0 1
value=0.1uF
}
C 43600 40300 1 0 0 gnd-1.sym
N 43700 40700 43700 40600 4
C 44500 41700 1 0 0 3.3V-plus-1.sym
N 44700 41600 44700 41700 4
C 44900 40700 1 90 0 capacitor-1.sym
{
T 44200 40900 5 10 0 0 90 0 1
device=C0805C104K5RACTU
T 44000 40900 5 10 0 0 90 0 1
symversion=0.1
T 44900 40700 5 10 0 1 0 0 1
footprint=0805
T 45300 41300 5 10 1 1 180 0 1
refdes=C5
T 45000 40900 5 10 1 1 0 0 1
value=0.1uF
}
C 44600 40300 1 0 0 gnd-1.sym
N 44700 40700 44700 40600 4
C 44500 46300 1 0 0 3.3V-plus-1.sym
N 44700 46100 44700 46300 4
C 44900 45200 1 90 0 capacitor-1.sym
{
T 44200 45400 5 10 0 0 90 0 1
device=C0805C104K5RACTU
T 44000 45400 5 10 0 0 90 0 1
symversion=0.1
T 44900 45200 5 10 0 1 0 0 1
footprint=0805
T 45300 45800 5 10 1 1 180 0 1
refdes=C6
T 45000 45400 5 10 1 1 0 0 1
value=0.1uF
}
C 44600 44700 1 0 0 gnd-1.sym
N 44700 45200 44700 45000 4
C 45500 46300 1 0 0 3.3V-plus-1.sym
N 45700 46100 45700 46300 4
C 45900 45200 1 90 0 capacitor-1.sym
{
T 45200 45400 5 10 0 0 90 0 1
device=C0805C104K5RACTU
T 45000 45400 5 10 0 0 90 0 1
symversion=0.1
T 45900 45200 5 10 0 1 0 0 1
footprint=0805
T 46300 45800 5 10 1 1 180 0 1
refdes=C7
T 46000 45400 5 10 1 1 0 0 1
value=0.1uF
}
C 45600 44700 1 0 0 gnd-1.sym
N 45700 45200 45700 45000 4
N 41000 45400 40400 45400 4
{
T 40500 45400 5 10 1 1 0 0 1
netname=XIN
}
N 41000 45200 40400 45200 4
{
T 40500 45200 5 10 1 1 0 0 1
netname=XOUT
}
C 41200 41800 1 0 0 crystal-1.sym
{
T 41400 42300 5 10 0 0 0 0 1
device=ATS08ASM-1
T 41400 42100 5 10 1 1 0 0 1
refdes=U3
T 41400 42500 5 10 0 0 0 0 1
symversion=0.1
T 41300 41500 5 10 1 1 0 0 1
value=8.0MHz
T 41200 41800 5 10 0 0 0 0 1
footprint=hc49smd
}
N 41900 41900 42600 41900 4
{
T 42100 41900 5 10 1 1 0 0 1
netname=XIN
}
N 41200 41900 40500 41900 4
{
T 40700 41900 5 10 1 1 0 0 1
netname=XOUT
}
C 40700 40700 1 90 0 capacitor-1.sym
{
T 40000 40900 5 10 0 0 90 0 1
device=C0805C200G5GACTU
T 39800 40900 5 10 0 0 90 0 1
symversion=0.1
T 40700 40700 5 10 0 1 0 0 1
footprint=0805
T 41100 41300 5 10 1 1 180 0 1
refdes=C8
T 40800 40900 5 10 1 1 0 0 1
value=20pF
}
C 42800 40700 1 90 0 capacitor-1.sym
{
T 42100 40900 5 10 0 0 90 0 1
device=C0805C200G5GACTU
T 41900 40900 5 10 0 0 90 0 1
symversion=0.1
T 42800 40700 5 10 0 1 0 0 1
footprint=0805
T 43200 41300 5 10 1 1 180 0 1
refdes=C9
T 42900 40900 5 10 1 1 0 0 1
value=20pF
}
C 40400 40300 1 0 0 gnd-1.sym
C 42500 40300 1 0 0 gnd-1.sym
N 40500 41900 40500 41600 4
N 40500 40700 40500 40600 4
N 42600 41900 42600 41600 4
N 42600 40700 42600 40600 4
N 55200 48100 54900 48100 4
N 55200 47900 54900 47900 4
C 56600 48000 1 0 1 input-2.sym
{
T 56600 48200 5 10 0 0 0 6 1
net=DM:1
T 56000 48700 5 10 0 0 0 6 1
device=none
T 56100 48100 5 10 1 1 0 1 1
value=DM
}
C 56600 47800 1 0 1 input-2.sym
{
T 56600 48000 5 10 0 0 0 6 1
net=DP:1
T 56000 48500 5 10 0 0 0 6 1
device=none
T 56100 47900 5 10 1 1 0 1 1
value=DP
}
C 49000 42600 1 0 0 resistor-1.sym
{
T 49300 43000 5 10 0 0 0 0 2
device=ERJ-6GEY0R00V

T 49200 42900 5 10 1 1 0 0 1
refdes=R5
T 49300 42300 5 10 1 1 0 0 1
value=0
T 49000 42600 5 10 0 0 0 0 1
footprint=0805
}
N 48500 42700 49000 42700 4
C 52000 42400 1 0 0 resistor-1.sym
{
T 52300 42800 5 10 0 0 0 0 1
device=ERJ-6GEY0R00V
T 52200 42700 5 10 1 1 0 0 1
refdes=R6
T 52300 42100 5 10 1 1 0 0 1
value=0
T 52000 42400 5 10 0 0 0 0 1
footprint=0805
}
C 54000 42400 1 0 0 resistor-1.sym
{
T 54300 42800 5 10 0 0 0 0 1
device=ERJ-6GEY0R00V
T 54200 42700 5 10 1 1 0 0 1
refdes=R7
T 54200 42200 5 10 1 1 0 0 1
value=0
T 54500 42200 5 10 1 1 0 0 1
comment=DNP
T 54000 42400 5 10 0 0 0 0 1
footprint=0805
}
C 55000 42700 1 0 0 3.3V-plus-1.sym
C 51500 42000 1 0 0 gnd-1.sym
N 52000 42500 51600 42500 4
N 51600 42500 51600 42300 4
N 52900 42500 54000 42500 4
{
T 53200 42500 5 10 1 1 0 0 1
netname=BOOT0
}
N 54900 42500 55200 42500 4
N 55200 42500 55200 42700 4
C 41000 43500 1 0 0 STM32L100RBT6-1.sym
{
T 41395 43500 5 10 1 1 0 0 1
device=STM32L100RBT6
T 42295 45700 5 10 1 1 0 0 1
refdes=U4
T 41095 46098 5 10 0 0 0 0 1
footprint=LQFP64_10
}
C 48000 47000 1 0 0 STM32L100RBT6-2.sym
{
T 50595 47000 5 10 1 1 0 0 1
device=STM32L100RBT6
T 51395 50600 5 10 1 1 0 0 1
refdes=U4
T 48095 51098 5 10 0 0 0 0 1
footprint=LQFP64_10
}
C 46700 43200 1 0 0 STM32L100RBT6-3.sym
{
T 49795 43200 5 10 1 1 0 0 1
device=STM32L100RBT6
T 50495 46800 5 10 1 1 0 0 1
refdes=U4
T 46695 47198 5 10 0 0 0 0 1
footprint=LQFP64_10
}
C 40500 46600 1 0 0 STM32L100RBT6-4.sym
{
T 42395 46600 5 10 1 1 0 0 1
device=STM32L100RBT6
T 43095 50600 5 10 1 1 0 0 1
refdes=U4
T 40495 50998 5 10 0 0 0 0 1
footprint=LQFP64_10
}
C 45800 41400 1 90 0 capacitor-1.sym
{
T 45100 41600 5 10 0 0 90 0 1
device=CL21A226MPQNNNE
T 46000 41800 5 10 1 1 0 0 1
refdes=C2
T 44900 41600 5 10 0 0 90 0 1
symversion=0.1
T 45900 41600 5 10 1 1 0 0 1
value=22uF
T 45800 41400 5 10 0 0 0 0 1
footprint=0805
}
C 55200 50200 1 0 0 output-2.sym
{
T 56100 50400 5 10 0 0 0 0 1
net=COL_0:1
T 55400 50900 5 10 0 0 0 0 1
device=none
T 56100 50300 5 10 1 1 0 1 1
value=COL_0
}
C 55200 50000 1 0 0 output-2.sym
{
T 56100 50200 5 10 0 0 0 0 1
net=COL_1:1
T 55400 50700 5 10 0 0 0 0 1
device=none
T 56100 50100 5 10 1 1 0 1 1
value=COL_1
}
C 55200 49800 1 0 0 output-2.sym
{
T 56100 50000 5 10 0 0 0 0 1
net=COL_2:1
T 55400 50500 5 10 0 0 0 0 1
device=none
T 56100 49900 5 10 1 1 0 1 1
value=COL_2
}
C 55200 49600 1 0 0 output-2.sym
{
T 56100 49800 5 10 0 0 0 0 1
net=COL_3:1
T 55400 50300 5 10 0 0 0 0 1
device=none
T 56100 49700 5 10 1 1 0 1 1
value=COL_3
}
N 54900 50300 55200 50300 4
N 54900 50100 55200 50100 4
N 54900 49900 55200 49900 4
N 54900 49700 55200 49700 4
C 56600 49200 1 0 1 input-2.sym
{
T 56600 49400 5 10 0 0 0 6 1
net=ROW_0:1
T 56000 49900 5 10 0 0 0 6 1
device=none
T 56100 49300 5 10 1 1 0 1 1
value=ROW_0
}
C 56600 49000 1 0 1 input-2.sym
{
T 56600 49200 5 10 0 0 0 6 1
net=ROW_1:1
T 56000 49700 5 10 0 0 0 6 1
device=none
T 56100 49100 5 10 1 1 0 1 1
value=ROW_1
}
C 56600 48800 1 0 1 input-2.sym
{
T 56600 49000 5 10 0 0 0 6 1
net=ROW_2:1
T 56000 49500 5 10 0 0 0 6 1
device=none
T 56100 48900 5 10 1 1 0 1 1
value=ROW_2
}
C 56600 48600 1 0 1 input-2.sym
{
T 56600 48800 5 10 0 0 0 6 1
net=ROW_3:1
T 56000 49300 5 10 0 0 0 6 1
device=none
T 56100 48700 5 10 1 1 0 1 1
value=ROW_3
}
C 56600 48400 1 0 1 input-2.sym
{
T 56600 48600 5 10 0 0 0 6 1
net=ROW_4:1
T 56000 49100 5 10 0 0 0 6 1
device=none
T 56100 48500 5 10 1 1 0 1 1
value=ROW_4
}
N 55200 49300 54900 49300 4
N 55200 49100 54900 49100 4
N 55200 48900 54900 48900 4
N 55200 48700 54900 48700 4
N 55200 48500 54900 48500 4
C 56600 48200 1 0 1 input-2.sym
{
T 56600 48400 5 10 0 0 0 6 1
net=ROW_5:1
T 56000 48900 5 10 0 0 0 6 1
device=none
T 56100 48300 5 10 1 1 0 1 1
value=ROW_5
}
N 55200 48300 54900 48300 4
C 55200 49400 1 0 0 output-2.sym
{
T 56100 49600 5 10 0 0 0 0 1
net=COL_4:1
T 55400 50100 5 10 0 0 0 0 1
device=none
T 56100 49500 5 10 1 1 0 1 1
value=COL_4
}
N 55200 49500 54900 49500 4
C 55200 43400 1 0 0 output-2.sym
{
T 56100 43600 5 10 0 0 0 0 1
net=NL_LED:1
T 55400 44100 5 10 0 0 0 0 1
device=none
T 56100 43500 5 10 1 1 0 1 1
value=NL_LED
}
N 54900 43500 55200 43500 4
