# arty 100 MHz CLK
set_property LOC E3 [get_ports clk]
set_property LOC T10 [get_ports out]
set_property IOSTANDARD LVCMOS33 [get_ports clk]
set_property IOSTANDARD LVCMOS33 [get_ports out]

create_clock -period 10.0 [get_ports clk]
