Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date              : Mon Apr 18 01:39:21 2022
| Host              : Youssef-Dell running 64-bit major release  (build 9200)
| Command           : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design            : top
| Device            : xczu7ev-ffvc1156
| Speed File        : -2  PRODUCTION 1.25 05-09-2019
| Temperature Grade : E
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 17 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 3 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    249.433        0.000                      0                 4572        0.036        0.000                      0                 4572      129.458        0.000                       0                  3212  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk    {0.000 130.000}      260.000         3.846           


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk               249.433        0.000                      0                 4057        0.036        0.000                      0                 4057      129.458        0.000                       0                  3212  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk                clk                    258.090        0.000                      0                  515        0.250        0.000                      0                  515  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack      249.433ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.036ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack      129.458ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             249.433ns  (required time - arrival time)
  Source:                 U4/Q_reg[418]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@130.000ns period=260.000ns})
  Destination:            U4/Q_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@130.000ns period=260.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            260.000ns  (clk rise@260.000ns - clk rise@0.000ns)
  Data Path Delay:        10.453ns  (logic 2.929ns (28.021%)  route 7.524ns (71.979%))
  Logic Levels:           23  (CARRY8=6 LUT3=3 LUT4=3 LUT5=6 LUT6=5)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.086ns = ( 263.086 - 260.000 ) 
    Source Clock Delay      (SCD):    3.876ns
    Clock Pessimism Removal (CPR):    0.686ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.604ns (routing 1.289ns, distribution 1.315ns)
  Clock Net Delay (Destination): 2.360ns (routing 1.170ns, distribution 1.190ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    E4                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.040     1.040 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.040    clk_IBUF_inst/OUT
    E4                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.040 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.244    clk_IBUF
    BUFGCE_HDIO_X2Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.272 r  clk_IBUF_BUFG_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=3211, routed)        2.604     3.876    U4/clk_IBUF_BUFG
    SLICE_X100Y79        FDCE                                         r  U4/Q_reg[418]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y79        FDCE (Prop_CFF_SLICEL_C_Q)
                                                      0.079     3.955 r  U4/Q_reg[418]/Q
                         net (fo=20, routed)          1.360     5.315    U4/m1/C6/Q[2]
    SLICE_X101Y90        LUT4 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.051     5.366 r  U4/m1/C6/dataOut1_carry_i_7__4/O
                         net (fo=1, routed)           0.009     5.375    U4/m1/C6/dataOut1_carry_i_7__4_n_0
    SLICE_X101Y90        CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[3])
                                                      0.180     5.555 r  U4/m1/C6/dataOut1_carry/CO[3]
                         net (fo=16, routed)          0.138     5.693    U4/m1/C6/CO[0]
    SLICE_X101Y91        LUT3 (Prop_B5LUT_SLICEL_I2_O)
                                                      0.116     5.809 r  U4/m1/C6/dataOut1_carry_i_20__4/O
                         net (fo=3, routed)           0.261     6.070    U4/m1/C6/w_data6[1]
    SLICE_X105Y91        LUT6 (Prop_F6LUT_SLICEM_I5_O)
                                                      0.098     6.168 r  U4/m1/C6/dataOut1_carry_i_4__33/O
                         net (fo=1, routed)           0.274     6.442    U4/m1/C35/DI[0]
    SLICE_X103Y90        CARRY8 (Prop_CARRY8_SLICEL_DI[0]_CO[3])
                                                      0.180     6.622 r  U4/m1/C35/dataOut1_carry/CO[3]
                         net (fo=11, routed)          0.185     6.807    U4/m1/C5/dataOut1_carry_i_1__48[0]
    SLICE_X103Y89        LUT5 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.099     6.906 r  U4/m1/C5/dataOut1_carry_i_10__3/O
                         net (fo=3, routed)           0.447     7.353    U4/m1/C7/w2_data3[6]
    SLICE_X106Y92        LUT4 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.146     7.499 r  U4/m1/C7/dataOut1_carry_i_5__48/O
                         net (fo=1, routed)           0.009     7.508    U4/m1/C50/S[3]
    SLICE_X106Y92        CARRY8 (Prop_CARRY8_SLICEL_S[3]_CO[3])
                                                      0.128     7.636 r  U4/m1/C50/dataOut1_carry/CO[3]
                         net (fo=13, routed)          0.316     7.952    U4/m1/C5/dataOut1_carry_i_1__113[0]
    SLICE_X105Y92        LUT3 (Prop_D5LUT_SLICEM_I2_O)
                                                      0.135     8.087 r  U4/m1/C5/dataOut1_carry_i_9__2/O
                         net (fo=3, routed)           0.159     8.246    U4/m1/C1/w3_data2[6]
    SLICE_X105Y93        LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.152     8.398 r  U4/m1/C1/dataOut1_carry_i_1__112/O
                         net (fo=1, routed)           0.258     8.656    U4/m1/C57/DI[3]
    SLICE_X105Y93        CARRY8 (Prop_CARRY8_SLICEM_DI[3]_CO[3])
                                                      0.131     8.787 r  U4/m1/C57/dataOut1_carry/CO[3]
                         net (fo=12, routed)          0.149     8.936    U4/m1/C1/Q_reg[501][0]
    SLICE_X107Y93        LUT5 (Prop_E6LUT_SLICEL_I4_O)
                                                      0.123     9.059 f  U4/m1/C1/dataOut1_carry_i_10__57/O
                         net (fo=5, routed)           0.441     9.500    U4/m1/C1/w4_data1[6]
    SLICE_X105Y78        LUT6 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.125     9.625 r  U4/m1/C1/dataOut1_carry_i_1__113/O
                         net (fo=1, routed)           0.182     9.807    U4/m1/C61/DI[3]
    SLICE_X105Y78        CARRY8 (Prop_CARRY8_SLICEM_DI[3]_CO[3])
                                                      0.131     9.938 r  U4/m1/C61/dataOut1_carry/CO[3]
                         net (fo=15, routed)          0.239    10.177    U4/m1/C1/Q_reg[496]_0[0]
    SLICE_X105Y75        LUT3 (Prop_C5LUT_SLICEM_I2_O)
                                                      0.111    10.288 f  U4/m1/C1/dataOut1_carry_i_21__1/O
                         net (fo=2, routed)           0.193    10.481    U4/m1/C62/dataOut1_carry_2[0]
    SLICE_X106Y73        LUT4 (Prop_A6LUT_SLICEL_I3_O)
                                                      0.149    10.630 r  U4/m1/C62/dataOut1_carry_i_18__57/O
                         net (fo=1, routed)           0.040    10.670    U4/m1/C62/dataOut1_carry_i_18__57_n_0
    SLICE_X106Y73        LUT5 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.035    10.705 r  U4/m1/C62/dataOut1_carry_i_4__61/O
                         net (fo=1, routed)           0.125    10.830    U4/m1/C63/DI[0]
    SLICE_X105Y73        CARRY8 (Prop_CARRY8_SLICEM_DI[0]_CO[3])
                                                      0.182    11.012 r  U4/m1/C63/dataOut1_carry/CO[3]
                         net (fo=135, routed)         0.264    11.276    U4/m1/C1/Q_reg[501]_0[0]
    SLICE_X105Y76        LUT5 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.123    11.399 f  U4/m1/C1/Q[504]_i_2/O
                         net (fo=256, routed)         2.055    13.454    U4/m1/C1/r_minValue[0]
    SLICE_X105Y48        LUT6 (Prop_F6LUT_SLICEM_I3_O)
                                                      0.123    13.577 r  U4/m1/C1/Q[20]_i_3/O
                         net (fo=3, routed)           0.213    13.790    U4/m1/C1/Q[20]_i_3_n_0
    SLICE_X106Y51        LUT5 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.149    13.939 r  U4/m1/C1/Q[21]_i_2/O
                         net (fo=2, routed)           0.094    14.033    U4/m1/C1/Q[21]_i_2_n_0
    SLICE_X106Y51        LUT5 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.035    14.068 r  U4/m1/C1/Q[23]_i_2/O
                         net (fo=2, routed)           0.064    14.132    U4/m1/C1/Q[23]_i_2_n_0
    SLICE_X106Y51        LUT6 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.148    14.280 r  U4/m1/C1/Q[23]_i_1/O
                         net (fo=1, routed)           0.049    14.329    U4/p_0_in[23]
    SLICE_X106Y51        FDCE                                         r  U4/Q_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)      260.000   260.000 r  
    E4                                                0.000   260.000 r  clk (IN)
                         net (fo=0)                   0.000   260.000    clk_IBUF_inst/I
    E4                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.533   260.533 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000   260.533    clk_IBUF_inst/OUT
    E4                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000   260.533 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169   260.702    clk_IBUF
    BUFGCE_HDIO_X2Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024   260.726 r  clk_IBUF_BUFG_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=3211, routed)        2.360   263.086    U4/clk_IBUF_BUFG
    SLICE_X106Y51        FDCE                                         r  U4/Q_reg[23]/C
                         clock pessimism              0.686   263.772    
                         clock uncertainty           -0.035   263.737    
    SLICE_X106Y51        FDCE (Setup_BFF_SLICEL_C_D)
                                                      0.025   263.762    U4/Q_reg[23]
  -------------------------------------------------------------------
                         required time                        263.762    
                         arrival time                         -14.329    
  -------------------------------------------------------------------
                         slack                                249.433    

Slack (MET) :             249.491ns  (required time - arrival time)
  Source:                 U4/Q_reg[418]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@130.000ns period=260.000ns})
  Destination:            U4/Q_reg[335]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@130.000ns period=260.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            260.000ns  (clk rise@260.000ns - clk rise@0.000ns)
  Data Path Delay:        10.435ns  (logic 2.565ns (24.581%)  route 7.870ns (75.419%))
  Logic Levels:           20  (CARRY8=6 LUT3=4 LUT4=3 LUT5=3 LUT6=4)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.072ns = ( 263.072 - 260.000 ) 
    Source Clock Delay      (SCD):    3.876ns
    Clock Pessimism Removal (CPR):    0.740ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.604ns (routing 1.289ns, distribution 1.315ns)
  Clock Net Delay (Destination): 2.346ns (routing 1.170ns, distribution 1.176ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    E4                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.040     1.040 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.040    clk_IBUF_inst/OUT
    E4                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.040 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.244    clk_IBUF
    BUFGCE_HDIO_X2Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.272 r  clk_IBUF_BUFG_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=3211, routed)        2.604     3.876    U4/clk_IBUF_BUFG
    SLICE_X100Y79        FDCE                                         r  U4/Q_reg[418]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y79        FDCE (Prop_CFF_SLICEL_C_Q)
                                                      0.079     3.955 r  U4/Q_reg[418]/Q
                         net (fo=20, routed)          1.360     5.315    U4/m1/C6/Q[2]
    SLICE_X101Y90        LUT4 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.051     5.366 r  U4/m1/C6/dataOut1_carry_i_7__4/O
                         net (fo=1, routed)           0.009     5.375    U4/m1/C6/dataOut1_carry_i_7__4_n_0
    SLICE_X101Y90        CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[3])
                                                      0.180     5.555 r  U4/m1/C6/dataOut1_carry/CO[3]
                         net (fo=16, routed)          0.138     5.693    U4/m1/C6/CO[0]
    SLICE_X101Y91        LUT3 (Prop_B5LUT_SLICEL_I2_O)
                                                      0.116     5.809 r  U4/m1/C6/dataOut1_carry_i_20__4/O
                         net (fo=3, routed)           0.261     6.070    U4/m1/C6/w_data6[1]
    SLICE_X105Y91        LUT6 (Prop_F6LUT_SLICEM_I5_O)
                                                      0.098     6.168 r  U4/m1/C6/dataOut1_carry_i_4__33/O
                         net (fo=1, routed)           0.274     6.442    U4/m1/C35/DI[0]
    SLICE_X103Y90        CARRY8 (Prop_CARRY8_SLICEL_DI[0]_CO[3])
                                                      0.180     6.622 r  U4/m1/C35/dataOut1_carry/CO[3]
                         net (fo=11, routed)          0.185     6.807    U4/m1/C5/dataOut1_carry_i_1__48[0]
    SLICE_X103Y89        LUT5 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.099     6.906 r  U4/m1/C5/dataOut1_carry_i_10__3/O
                         net (fo=3, routed)           0.447     7.353    U4/m1/C7/w2_data3[6]
    SLICE_X106Y92        LUT4 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.146     7.499 r  U4/m1/C7/dataOut1_carry_i_5__48/O
                         net (fo=1, routed)           0.009     7.508    U4/m1/C50/S[3]
    SLICE_X106Y92        CARRY8 (Prop_CARRY8_SLICEL_S[3]_CO[3])
                                                      0.128     7.636 r  U4/m1/C50/dataOut1_carry/CO[3]
                         net (fo=13, routed)          0.316     7.952    U4/m1/C5/dataOut1_carry_i_1__113[0]
    SLICE_X105Y92        LUT3 (Prop_D5LUT_SLICEM_I2_O)
                                                      0.135     8.087 r  U4/m1/C5/dataOut1_carry_i_9__2/O
                         net (fo=3, routed)           0.159     8.246    U4/m1/C1/w3_data2[6]
    SLICE_X105Y93        LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.152     8.398 r  U4/m1/C1/dataOut1_carry_i_1__112/O
                         net (fo=1, routed)           0.258     8.656    U4/m1/C57/DI[3]
    SLICE_X105Y93        CARRY8 (Prop_CARRY8_SLICEM_DI[3]_CO[3])
                                                      0.131     8.787 r  U4/m1/C57/dataOut1_carry/CO[3]
                         net (fo=12, routed)          0.149     8.936    U4/m1/C1/Q_reg[501][0]
    SLICE_X107Y93        LUT5 (Prop_E6LUT_SLICEL_I4_O)
                                                      0.123     9.059 f  U4/m1/C1/dataOut1_carry_i_10__57/O
                         net (fo=5, routed)           0.441     9.500    U4/m1/C1/w4_data1[6]
    SLICE_X105Y78        LUT6 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.125     9.625 r  U4/m1/C1/dataOut1_carry_i_1__113/O
                         net (fo=1, routed)           0.182     9.807    U4/m1/C61/DI[3]
    SLICE_X105Y78        CARRY8 (Prop_CARRY8_SLICEM_DI[3]_CO[3])
                                                      0.131     9.938 r  U4/m1/C61/dataOut1_carry/CO[3]
                         net (fo=15, routed)          0.239    10.177    U4/m1/C1/Q_reg[496]_0[0]
    SLICE_X105Y75        LUT3 (Prop_C5LUT_SLICEM_I2_O)
                                                      0.111    10.288 f  U4/m1/C1/dataOut1_carry_i_21__1/O
                         net (fo=2, routed)           0.193    10.481    U4/m1/C62/dataOut1_carry_2[0]
    SLICE_X106Y73        LUT4 (Prop_A6LUT_SLICEL_I3_O)
                                                      0.149    10.630 r  U4/m1/C62/dataOut1_carry_i_18__57/O
                         net (fo=1, routed)           0.040    10.670    U4/m1/C62/dataOut1_carry_i_18__57_n_0
    SLICE_X106Y73        LUT5 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.035    10.705 r  U4/m1/C62/dataOut1_carry_i_4__61/O
                         net (fo=1, routed)           0.125    10.830    U4/m1/C63/DI[0]
    SLICE_X105Y73        CARRY8 (Prop_CARRY8_SLICEM_DI[0]_CO[3])
                                                      0.182    11.012 r  U4/m1/C63/dataOut1_carry/CO[3]
                         net (fo=135, routed)         0.284    11.296    U4/m1/C1/Q_reg[501]_0[0]
    SLICE_X107Y74        LUT3 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.090    11.386 r  U4/m1/C1/Q[511]_i_5/O
                         net (fo=64, routed)          2.750    14.136    U4/m1/C1/r_minValue[7]
    SLICE_X102Y69        LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.124    14.260 r  U4/m1/C1/Q[335]_i_1/O
                         net (fo=1, routed)           0.051    14.311    U4/p_0_in[335]
    SLICE_X102Y69        FDCE                                         r  U4/Q_reg[335]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)      260.000   260.000 r  
    E4                                                0.000   260.000 r  clk (IN)
                         net (fo=0)                   0.000   260.000    clk_IBUF_inst/I
    E4                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.533   260.533 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000   260.533    clk_IBUF_inst/OUT
    E4                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000   260.533 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169   260.702    clk_IBUF
    BUFGCE_HDIO_X2Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024   260.726 r  clk_IBUF_BUFG_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=3211, routed)        2.346   263.072    U4/clk_IBUF_BUFG
    SLICE_X102Y69        FDCE                                         r  U4/Q_reg[335]/C
                         clock pessimism              0.740   263.812    
                         clock uncertainty           -0.035   263.777    
    SLICE_X102Y69        FDCE (Setup_HFF_SLICEL_C_D)
                                                      0.025   263.802    U4/Q_reg[335]
  -------------------------------------------------------------------
                         required time                        263.802    
                         arrival time                         -14.311    
  -------------------------------------------------------------------
                         slack                                249.491    

Slack (MET) :             249.501ns  (required time - arrival time)
  Source:                 U4/Q_reg[418]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@130.000ns period=260.000ns})
  Destination:            U4/Q_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@130.000ns period=260.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            260.000ns  (clk rise@260.000ns - clk rise@0.000ns)
  Data Path Delay:        10.385ns  (logic 2.831ns (27.260%)  route 7.554ns (72.740%))
  Logic Levels:           23  (CARRY8=6 LUT3=3 LUT4=4 LUT5=6 LUT6=4)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.086ns = ( 263.086 - 260.000 ) 
    Source Clock Delay      (SCD):    3.876ns
    Clock Pessimism Removal (CPR):    0.686ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.604ns (routing 1.289ns, distribution 1.315ns)
  Clock Net Delay (Destination): 2.360ns (routing 1.170ns, distribution 1.190ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    E4                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.040     1.040 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.040    clk_IBUF_inst/OUT
    E4                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.040 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.244    clk_IBUF
    BUFGCE_HDIO_X2Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.272 r  clk_IBUF_BUFG_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=3211, routed)        2.604     3.876    U4/clk_IBUF_BUFG
    SLICE_X100Y79        FDCE                                         r  U4/Q_reg[418]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y79        FDCE (Prop_CFF_SLICEL_C_Q)
                                                      0.079     3.955 r  U4/Q_reg[418]/Q
                         net (fo=20, routed)          1.360     5.315    U4/m1/C6/Q[2]
    SLICE_X101Y90        LUT4 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.051     5.366 r  U4/m1/C6/dataOut1_carry_i_7__4/O
                         net (fo=1, routed)           0.009     5.375    U4/m1/C6/dataOut1_carry_i_7__4_n_0
    SLICE_X101Y90        CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[3])
                                                      0.180     5.555 r  U4/m1/C6/dataOut1_carry/CO[3]
                         net (fo=16, routed)          0.138     5.693    U4/m1/C6/CO[0]
    SLICE_X101Y91        LUT3 (Prop_B5LUT_SLICEL_I2_O)
                                                      0.116     5.809 r  U4/m1/C6/dataOut1_carry_i_20__4/O
                         net (fo=3, routed)           0.261     6.070    U4/m1/C6/w_data6[1]
    SLICE_X105Y91        LUT6 (Prop_F6LUT_SLICEM_I5_O)
                                                      0.098     6.168 r  U4/m1/C6/dataOut1_carry_i_4__33/O
                         net (fo=1, routed)           0.274     6.442    U4/m1/C35/DI[0]
    SLICE_X103Y90        CARRY8 (Prop_CARRY8_SLICEL_DI[0]_CO[3])
                                                      0.180     6.622 r  U4/m1/C35/dataOut1_carry/CO[3]
                         net (fo=11, routed)          0.185     6.807    U4/m1/C5/dataOut1_carry_i_1__48[0]
    SLICE_X103Y89        LUT5 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.099     6.906 r  U4/m1/C5/dataOut1_carry_i_10__3/O
                         net (fo=3, routed)           0.447     7.353    U4/m1/C7/w2_data3[6]
    SLICE_X106Y92        LUT4 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.146     7.499 r  U4/m1/C7/dataOut1_carry_i_5__48/O
                         net (fo=1, routed)           0.009     7.508    U4/m1/C50/S[3]
    SLICE_X106Y92        CARRY8 (Prop_CARRY8_SLICEL_S[3]_CO[3])
                                                      0.128     7.636 r  U4/m1/C50/dataOut1_carry/CO[3]
                         net (fo=13, routed)          0.316     7.952    U4/m1/C5/dataOut1_carry_i_1__113[0]
    SLICE_X105Y92        LUT3 (Prop_D5LUT_SLICEM_I2_O)
                                                      0.135     8.087 r  U4/m1/C5/dataOut1_carry_i_9__2/O
                         net (fo=3, routed)           0.159     8.246    U4/m1/C1/w3_data2[6]
    SLICE_X105Y93        LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.152     8.398 r  U4/m1/C1/dataOut1_carry_i_1__112/O
                         net (fo=1, routed)           0.258     8.656    U4/m1/C57/DI[3]
    SLICE_X105Y93        CARRY8 (Prop_CARRY8_SLICEM_DI[3]_CO[3])
                                                      0.131     8.787 r  U4/m1/C57/dataOut1_carry/CO[3]
                         net (fo=12, routed)          0.149     8.936    U4/m1/C1/Q_reg[501][0]
    SLICE_X107Y93        LUT5 (Prop_E6LUT_SLICEL_I4_O)
                                                      0.123     9.059 f  U4/m1/C1/dataOut1_carry_i_10__57/O
                         net (fo=5, routed)           0.441     9.500    U4/m1/C1/w4_data1[6]
    SLICE_X105Y78        LUT6 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.125     9.625 r  U4/m1/C1/dataOut1_carry_i_1__113/O
                         net (fo=1, routed)           0.182     9.807    U4/m1/C61/DI[3]
    SLICE_X105Y78        CARRY8 (Prop_CARRY8_SLICEM_DI[3]_CO[3])
                                                      0.131     9.938 r  U4/m1/C61/dataOut1_carry/CO[3]
                         net (fo=15, routed)          0.239    10.177    U4/m1/C1/Q_reg[496]_0[0]
    SLICE_X105Y75        LUT3 (Prop_C5LUT_SLICEM_I2_O)
                                                      0.111    10.288 f  U4/m1/C1/dataOut1_carry_i_21__1/O
                         net (fo=2, routed)           0.193    10.481    U4/m1/C62/dataOut1_carry_2[0]
    SLICE_X106Y73        LUT4 (Prop_A6LUT_SLICEL_I3_O)
                                                      0.149    10.630 r  U4/m1/C62/dataOut1_carry_i_18__57/O
                         net (fo=1, routed)           0.040    10.670    U4/m1/C62/dataOut1_carry_i_18__57_n_0
    SLICE_X106Y73        LUT5 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.035    10.705 r  U4/m1/C62/dataOut1_carry_i_4__61/O
                         net (fo=1, routed)           0.125    10.830    U4/m1/C63/DI[0]
    SLICE_X105Y73        CARRY8 (Prop_CARRY8_SLICEM_DI[0]_CO[3])
                                                      0.182    11.012 r  U4/m1/C63/dataOut1_carry/CO[3]
                         net (fo=135, routed)         0.264    11.276    U4/m1/C1/Q_reg[501]_0[0]
    SLICE_X105Y76        LUT5 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.123    11.399 f  U4/m1/C1/Q[504]_i_2/O
                         net (fo=256, routed)         2.055    13.454    U4/m1/C1/r_minValue[0]
    SLICE_X105Y48        LUT6 (Prop_F6LUT_SLICEM_I3_O)
                                                      0.123    13.577 r  U4/m1/C1/Q[20]_i_3/O
                         net (fo=3, routed)           0.213    13.790    U4/m1/C1/Q[20]_i_3_n_0
    SLICE_X106Y51        LUT5 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.149    13.939 r  U4/m1/C1/Q[21]_i_2/O
                         net (fo=2, routed)           0.094    14.033    U4/m1/C1/Q[21]_i_2_n_0
    SLICE_X106Y51        LUT5 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.035    14.068 r  U4/m1/C1/Q[23]_i_2/O
                         net (fo=2, routed)           0.093    14.161    U4/m1/C1/Q[23]_i_2_n_0
    SLICE_X106Y51        LUT4 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.050    14.211 r  U4/m1/C1/Q[22]_i_1/O
                         net (fo=1, routed)           0.050    14.261    U4/p_0_in[22]
    SLICE_X106Y51        FDCE                                         r  U4/Q_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)      260.000   260.000 r  
    E4                                                0.000   260.000 r  clk (IN)
                         net (fo=0)                   0.000   260.000    clk_IBUF_inst/I
    E4                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.533   260.533 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000   260.533    clk_IBUF_inst/OUT
    E4                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000   260.533 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169   260.702    clk_IBUF
    BUFGCE_HDIO_X2Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024   260.726 r  clk_IBUF_BUFG_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=3211, routed)        2.360   263.086    U4/clk_IBUF_BUFG
    SLICE_X106Y51        FDCE                                         r  U4/Q_reg[22]/C
                         clock pessimism              0.686   263.772    
                         clock uncertainty           -0.035   263.737    
    SLICE_X106Y51        FDCE (Setup_CFF_SLICEL_C_D)
                                                      0.025   263.762    U4/Q_reg[22]
  -------------------------------------------------------------------
                         required time                        263.762    
                         arrival time                         -14.261    
  -------------------------------------------------------------------
                         slack                                249.501    

Slack (MET) :             249.515ns  (required time - arrival time)
  Source:                 U4/Q_reg[418]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@130.000ns period=260.000ns})
  Destination:            U4/Q_reg[326]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@130.000ns period=260.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            260.000ns  (clk rise@260.000ns - clk rise@0.000ns)
  Data Path Delay:        10.410ns  (logic 2.692ns (25.860%)  route 7.718ns (74.140%))
  Logic Levels:           22  (CARRY8=6 LUT3=3 LUT4=4 LUT5=6 LUT6=3)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.071ns = ( 263.071 - 260.000 ) 
    Source Clock Delay      (SCD):    3.876ns
    Clock Pessimism Removal (CPR):    0.740ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.604ns (routing 1.289ns, distribution 1.315ns)
  Clock Net Delay (Destination): 2.345ns (routing 1.170ns, distribution 1.175ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    E4                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.040     1.040 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.040    clk_IBUF_inst/OUT
    E4                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.040 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.244    clk_IBUF
    BUFGCE_HDIO_X2Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.272 r  clk_IBUF_BUFG_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=3211, routed)        2.604     3.876    U4/clk_IBUF_BUFG
    SLICE_X100Y79        FDCE                                         r  U4/Q_reg[418]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y79        FDCE (Prop_CFF_SLICEL_C_Q)
                                                      0.079     3.955 r  U4/Q_reg[418]/Q
                         net (fo=20, routed)          1.360     5.315    U4/m1/C6/Q[2]
    SLICE_X101Y90        LUT4 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.051     5.366 r  U4/m1/C6/dataOut1_carry_i_7__4/O
                         net (fo=1, routed)           0.009     5.375    U4/m1/C6/dataOut1_carry_i_7__4_n_0
    SLICE_X101Y90        CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[3])
                                                      0.180     5.555 r  U4/m1/C6/dataOut1_carry/CO[3]
                         net (fo=16, routed)          0.138     5.693    U4/m1/C6/CO[0]
    SLICE_X101Y91        LUT3 (Prop_B5LUT_SLICEL_I2_O)
                                                      0.116     5.809 r  U4/m1/C6/dataOut1_carry_i_20__4/O
                         net (fo=3, routed)           0.261     6.070    U4/m1/C6/w_data6[1]
    SLICE_X105Y91        LUT6 (Prop_F6LUT_SLICEM_I5_O)
                                                      0.098     6.168 r  U4/m1/C6/dataOut1_carry_i_4__33/O
                         net (fo=1, routed)           0.274     6.442    U4/m1/C35/DI[0]
    SLICE_X103Y90        CARRY8 (Prop_CARRY8_SLICEL_DI[0]_CO[3])
                                                      0.180     6.622 r  U4/m1/C35/dataOut1_carry/CO[3]
                         net (fo=11, routed)          0.185     6.807    U4/m1/C5/dataOut1_carry_i_1__48[0]
    SLICE_X103Y89        LUT5 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.099     6.906 r  U4/m1/C5/dataOut1_carry_i_10__3/O
                         net (fo=3, routed)           0.447     7.353    U4/m1/C7/w2_data3[6]
    SLICE_X106Y92        LUT4 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.146     7.499 r  U4/m1/C7/dataOut1_carry_i_5__48/O
                         net (fo=1, routed)           0.009     7.508    U4/m1/C50/S[3]
    SLICE_X106Y92        CARRY8 (Prop_CARRY8_SLICEL_S[3]_CO[3])
                                                      0.128     7.636 r  U4/m1/C50/dataOut1_carry/CO[3]
                         net (fo=13, routed)          0.316     7.952    U4/m1/C5/dataOut1_carry_i_1__113[0]
    SLICE_X105Y92        LUT3 (Prop_D5LUT_SLICEM_I2_O)
                                                      0.135     8.087 r  U4/m1/C5/dataOut1_carry_i_9__2/O
                         net (fo=3, routed)           0.159     8.246    U4/m1/C1/w3_data2[6]
    SLICE_X105Y93        LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.152     8.398 r  U4/m1/C1/dataOut1_carry_i_1__112/O
                         net (fo=1, routed)           0.258     8.656    U4/m1/C57/DI[3]
    SLICE_X105Y93        CARRY8 (Prop_CARRY8_SLICEM_DI[3]_CO[3])
                                                      0.131     8.787 r  U4/m1/C57/dataOut1_carry/CO[3]
                         net (fo=12, routed)          0.149     8.936    U4/m1/C1/Q_reg[501][0]
    SLICE_X107Y93        LUT5 (Prop_E6LUT_SLICEL_I4_O)
                                                      0.123     9.059 f  U4/m1/C1/dataOut1_carry_i_10__57/O
                         net (fo=5, routed)           0.441     9.500    U4/m1/C1/w4_data1[6]
    SLICE_X105Y78        LUT6 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.125     9.625 r  U4/m1/C1/dataOut1_carry_i_1__113/O
                         net (fo=1, routed)           0.182     9.807    U4/m1/C61/DI[3]
    SLICE_X105Y78        CARRY8 (Prop_CARRY8_SLICEM_DI[3]_CO[3])
                                                      0.131     9.938 r  U4/m1/C61/dataOut1_carry/CO[3]
                         net (fo=15, routed)          0.239    10.177    U4/m1/C1/Q_reg[496]_0[0]
    SLICE_X105Y75        LUT3 (Prop_C5LUT_SLICEM_I2_O)
                                                      0.111    10.288 f  U4/m1/C1/dataOut1_carry_i_21__1/O
                         net (fo=2, routed)           0.193    10.481    U4/m1/C62/dataOut1_carry_2[0]
    SLICE_X106Y73        LUT4 (Prop_A6LUT_SLICEL_I3_O)
                                                      0.149    10.630 r  U4/m1/C62/dataOut1_carry_i_18__57/O
                         net (fo=1, routed)           0.040    10.670    U4/m1/C62/dataOut1_carry_i_18__57_n_0
    SLICE_X106Y73        LUT5 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.035    10.705 r  U4/m1/C62/dataOut1_carry_i_4__61/O
                         net (fo=1, routed)           0.125    10.830    U4/m1/C63/DI[0]
    SLICE_X105Y73        CARRY8 (Prop_CARRY8_SLICEM_DI[0]_CO[3])
                                                      0.182    11.012 r  U4/m1/C63/dataOut1_carry/CO[3]
                         net (fo=135, routed)         0.259    11.271    U4/m1/C1/Q_reg[501]_0[0]
    SLICE_X105Y76        LUT5 (Prop_E6LUT_SLICEM_I4_O)
                                                      0.091    11.362 f  U4/m1/C1/Q[508]_i_2/O
                         net (fo=192, routed)         2.387    13.749    U4/m1/C1/r_minValue[3]
    SLICE_X100Y66        LUT5 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.148    13.897 r  U4/m1/C1/Q[325]_i_2/O
                         net (fo=2, routed)           0.090    13.987    U4/m1/C1/Q[325]_i_2_n_0
    SLICE_X100Y66        LUT5 (Prop_B6LUT_SLICEL_I4_O)
                                                      0.051    14.038 r  U4/m1/C1/Q[327]_i_2/O
                         net (fo=2, routed)           0.148    14.186    U4/m1/C1/Q[327]_i_2_n_0
    SLICE_X102Y65        LUT4 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.051    14.237 r  U4/m1/C1/Q[326]_i_1/O
                         net (fo=1, routed)           0.049    14.286    U4/p_0_in[326]
    SLICE_X102Y65        FDCE                                         r  U4/Q_reg[326]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)      260.000   260.000 r  
    E4                                                0.000   260.000 r  clk (IN)
                         net (fo=0)                   0.000   260.000    clk_IBUF_inst/I
    E4                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.533   260.533 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000   260.533    clk_IBUF_inst/OUT
    E4                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000   260.533 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169   260.702    clk_IBUF
    BUFGCE_HDIO_X2Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024   260.726 r  clk_IBUF_BUFG_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=3211, routed)        2.345   263.071    U4/clk_IBUF_BUFG
    SLICE_X102Y65        FDCE                                         r  U4/Q_reg[326]/C
                         clock pessimism              0.740   263.811    
                         clock uncertainty           -0.035   263.776    
    SLICE_X102Y65        FDCE (Setup_BFF_SLICEL_C_D)
                                                      0.025   263.801    U4/Q_reg[326]
  -------------------------------------------------------------------
                         required time                        263.801    
                         arrival time                         -14.286    
  -------------------------------------------------------------------
                         slack                                249.515    

Slack (MET) :             249.517ns  (required time - arrival time)
  Source:                 U4/Q_reg[418]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@130.000ns period=260.000ns})
  Destination:            U4/Q_reg[327]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@130.000ns period=260.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            260.000ns  (clk rise@260.000ns - clk rise@0.000ns)
  Data Path Delay:        10.408ns  (logic 2.691ns (25.855%)  route 7.717ns (74.145%))
  Logic Levels:           22  (CARRY8=6 LUT3=3 LUT4=3 LUT5=6 LUT6=4)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.071ns = ( 263.071 - 260.000 ) 
    Source Clock Delay      (SCD):    3.876ns
    Clock Pessimism Removal (CPR):    0.740ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.604ns (routing 1.289ns, distribution 1.315ns)
  Clock Net Delay (Destination): 2.345ns (routing 1.170ns, distribution 1.175ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    E4                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.040     1.040 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.040    clk_IBUF_inst/OUT
    E4                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.040 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.244    clk_IBUF
    BUFGCE_HDIO_X2Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.272 r  clk_IBUF_BUFG_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=3211, routed)        2.604     3.876    U4/clk_IBUF_BUFG
    SLICE_X100Y79        FDCE                                         r  U4/Q_reg[418]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y79        FDCE (Prop_CFF_SLICEL_C_Q)
                                                      0.079     3.955 r  U4/Q_reg[418]/Q
                         net (fo=20, routed)          1.360     5.315    U4/m1/C6/Q[2]
    SLICE_X101Y90        LUT4 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.051     5.366 r  U4/m1/C6/dataOut1_carry_i_7__4/O
                         net (fo=1, routed)           0.009     5.375    U4/m1/C6/dataOut1_carry_i_7__4_n_0
    SLICE_X101Y90        CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[3])
                                                      0.180     5.555 r  U4/m1/C6/dataOut1_carry/CO[3]
                         net (fo=16, routed)          0.138     5.693    U4/m1/C6/CO[0]
    SLICE_X101Y91        LUT3 (Prop_B5LUT_SLICEL_I2_O)
                                                      0.116     5.809 r  U4/m1/C6/dataOut1_carry_i_20__4/O
                         net (fo=3, routed)           0.261     6.070    U4/m1/C6/w_data6[1]
    SLICE_X105Y91        LUT6 (Prop_F6LUT_SLICEM_I5_O)
                                                      0.098     6.168 r  U4/m1/C6/dataOut1_carry_i_4__33/O
                         net (fo=1, routed)           0.274     6.442    U4/m1/C35/DI[0]
    SLICE_X103Y90        CARRY8 (Prop_CARRY8_SLICEL_DI[0]_CO[3])
                                                      0.180     6.622 r  U4/m1/C35/dataOut1_carry/CO[3]
                         net (fo=11, routed)          0.185     6.807    U4/m1/C5/dataOut1_carry_i_1__48[0]
    SLICE_X103Y89        LUT5 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.099     6.906 r  U4/m1/C5/dataOut1_carry_i_10__3/O
                         net (fo=3, routed)           0.447     7.353    U4/m1/C7/w2_data3[6]
    SLICE_X106Y92        LUT4 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.146     7.499 r  U4/m1/C7/dataOut1_carry_i_5__48/O
                         net (fo=1, routed)           0.009     7.508    U4/m1/C50/S[3]
    SLICE_X106Y92        CARRY8 (Prop_CARRY8_SLICEL_S[3]_CO[3])
                                                      0.128     7.636 r  U4/m1/C50/dataOut1_carry/CO[3]
                         net (fo=13, routed)          0.316     7.952    U4/m1/C5/dataOut1_carry_i_1__113[0]
    SLICE_X105Y92        LUT3 (Prop_D5LUT_SLICEM_I2_O)
                                                      0.135     8.087 r  U4/m1/C5/dataOut1_carry_i_9__2/O
                         net (fo=3, routed)           0.159     8.246    U4/m1/C1/w3_data2[6]
    SLICE_X105Y93        LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.152     8.398 r  U4/m1/C1/dataOut1_carry_i_1__112/O
                         net (fo=1, routed)           0.258     8.656    U4/m1/C57/DI[3]
    SLICE_X105Y93        CARRY8 (Prop_CARRY8_SLICEM_DI[3]_CO[3])
                                                      0.131     8.787 r  U4/m1/C57/dataOut1_carry/CO[3]
                         net (fo=12, routed)          0.149     8.936    U4/m1/C1/Q_reg[501][0]
    SLICE_X107Y93        LUT5 (Prop_E6LUT_SLICEL_I4_O)
                                                      0.123     9.059 f  U4/m1/C1/dataOut1_carry_i_10__57/O
                         net (fo=5, routed)           0.441     9.500    U4/m1/C1/w4_data1[6]
    SLICE_X105Y78        LUT6 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.125     9.625 r  U4/m1/C1/dataOut1_carry_i_1__113/O
                         net (fo=1, routed)           0.182     9.807    U4/m1/C61/DI[3]
    SLICE_X105Y78        CARRY8 (Prop_CARRY8_SLICEM_DI[3]_CO[3])
                                                      0.131     9.938 r  U4/m1/C61/dataOut1_carry/CO[3]
                         net (fo=15, routed)          0.239    10.177    U4/m1/C1/Q_reg[496]_0[0]
    SLICE_X105Y75        LUT3 (Prop_C5LUT_SLICEM_I2_O)
                                                      0.111    10.288 f  U4/m1/C1/dataOut1_carry_i_21__1/O
                         net (fo=2, routed)           0.193    10.481    U4/m1/C62/dataOut1_carry_2[0]
    SLICE_X106Y73        LUT4 (Prop_A6LUT_SLICEL_I3_O)
                                                      0.149    10.630 r  U4/m1/C62/dataOut1_carry_i_18__57/O
                         net (fo=1, routed)           0.040    10.670    U4/m1/C62/dataOut1_carry_i_18__57_n_0
    SLICE_X106Y73        LUT5 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.035    10.705 r  U4/m1/C62/dataOut1_carry_i_4__61/O
                         net (fo=1, routed)           0.125    10.830    U4/m1/C63/DI[0]
    SLICE_X105Y73        CARRY8 (Prop_CARRY8_SLICEM_DI[0]_CO[3])
                                                      0.182    11.012 r  U4/m1/C63/dataOut1_carry/CO[3]
                         net (fo=135, routed)         0.259    11.271    U4/m1/C1/Q_reg[501]_0[0]
    SLICE_X105Y76        LUT5 (Prop_E6LUT_SLICEM_I4_O)
                                                      0.091    11.362 f  U4/m1/C1/Q[508]_i_2/O
                         net (fo=192, routed)         2.387    13.749    U4/m1/C1/r_minValue[3]
    SLICE_X100Y66        LUT5 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.148    13.897 r  U4/m1/C1/Q[325]_i_2/O
                         net (fo=2, routed)           0.090    13.987    U4/m1/C1/Q[325]_i_2_n_0
    SLICE_X100Y66        LUT5 (Prop_B6LUT_SLICEL_I4_O)
                                                      0.051    14.038 r  U4/m1/C1/Q[327]_i_2/O
                         net (fo=2, routed)           0.148    14.186    U4/m1/C1/Q[327]_i_2_n_0
    SLICE_X102Y65        LUT6 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.050    14.236 r  U4/m1/C1/Q[327]_i_1/O
                         net (fo=1, routed)           0.048    14.284    U4/p_0_in[327]
    SLICE_X102Y65        FDCE                                         r  U4/Q_reg[327]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)      260.000   260.000 r  
    E4                                                0.000   260.000 r  clk (IN)
                         net (fo=0)                   0.000   260.000    clk_IBUF_inst/I
    E4                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.533   260.533 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000   260.533    clk_IBUF_inst/OUT
    E4                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000   260.533 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169   260.702    clk_IBUF
    BUFGCE_HDIO_X2Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024   260.726 r  clk_IBUF_BUFG_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=3211, routed)        2.345   263.071    U4/clk_IBUF_BUFG
    SLICE_X102Y65        FDCE                                         r  U4/Q_reg[327]/C
                         clock pessimism              0.740   263.811    
                         clock uncertainty           -0.035   263.776    
    SLICE_X102Y65        FDCE (Setup_AFF_SLICEL_C_D)
                                                      0.025   263.801    U4/Q_reg[327]
  -------------------------------------------------------------------
                         required time                        263.801    
                         arrival time                         -14.284    
  -------------------------------------------------------------------
                         slack                                249.517    

Slack (MET) :             249.593ns  (required time - arrival time)
  Source:                 U4/Q_reg[418]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@130.000ns period=260.000ns})
  Destination:            U4/Q_reg[71]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@130.000ns period=260.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            260.000ns  (clk rise@260.000ns - clk rise@0.000ns)
  Data Path Delay:        10.338ns  (logic 2.589ns (25.044%)  route 7.749ns (74.956%))
  Logic Levels:           20  (CARRY8=6 LUT3=4 LUT4=3 LUT5=3 LUT6=4)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.077ns = ( 263.077 - 260.000 ) 
    Source Clock Delay      (SCD):    3.876ns
    Clock Pessimism Removal (CPR):    0.740ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.604ns (routing 1.289ns, distribution 1.315ns)
  Clock Net Delay (Destination): 2.351ns (routing 1.170ns, distribution 1.181ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    E4                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.040     1.040 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.040    clk_IBUF_inst/OUT
    E4                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.040 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.244    clk_IBUF
    BUFGCE_HDIO_X2Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.272 r  clk_IBUF_BUFG_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=3211, routed)        2.604     3.876    U4/clk_IBUF_BUFG
    SLICE_X100Y79        FDCE                                         r  U4/Q_reg[418]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y79        FDCE (Prop_CFF_SLICEL_C_Q)
                                                      0.079     3.955 r  U4/Q_reg[418]/Q
                         net (fo=20, routed)          1.360     5.315    U4/m1/C6/Q[2]
    SLICE_X101Y90        LUT4 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.051     5.366 r  U4/m1/C6/dataOut1_carry_i_7__4/O
                         net (fo=1, routed)           0.009     5.375    U4/m1/C6/dataOut1_carry_i_7__4_n_0
    SLICE_X101Y90        CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[3])
                                                      0.180     5.555 r  U4/m1/C6/dataOut1_carry/CO[3]
                         net (fo=16, routed)          0.138     5.693    U4/m1/C6/CO[0]
    SLICE_X101Y91        LUT3 (Prop_B5LUT_SLICEL_I2_O)
                                                      0.116     5.809 r  U4/m1/C6/dataOut1_carry_i_20__4/O
                         net (fo=3, routed)           0.261     6.070    U4/m1/C6/w_data6[1]
    SLICE_X105Y91        LUT6 (Prop_F6LUT_SLICEM_I5_O)
                                                      0.098     6.168 r  U4/m1/C6/dataOut1_carry_i_4__33/O
                         net (fo=1, routed)           0.274     6.442    U4/m1/C35/DI[0]
    SLICE_X103Y90        CARRY8 (Prop_CARRY8_SLICEL_DI[0]_CO[3])
                                                      0.180     6.622 r  U4/m1/C35/dataOut1_carry/CO[3]
                         net (fo=11, routed)          0.185     6.807    U4/m1/C5/dataOut1_carry_i_1__48[0]
    SLICE_X103Y89        LUT5 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.099     6.906 r  U4/m1/C5/dataOut1_carry_i_10__3/O
                         net (fo=3, routed)           0.447     7.353    U4/m1/C7/w2_data3[6]
    SLICE_X106Y92        LUT4 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.146     7.499 r  U4/m1/C7/dataOut1_carry_i_5__48/O
                         net (fo=1, routed)           0.009     7.508    U4/m1/C50/S[3]
    SLICE_X106Y92        CARRY8 (Prop_CARRY8_SLICEL_S[3]_CO[3])
                                                      0.128     7.636 r  U4/m1/C50/dataOut1_carry/CO[3]
                         net (fo=13, routed)          0.316     7.952    U4/m1/C5/dataOut1_carry_i_1__113[0]
    SLICE_X105Y92        LUT3 (Prop_D5LUT_SLICEM_I2_O)
                                                      0.135     8.087 r  U4/m1/C5/dataOut1_carry_i_9__2/O
                         net (fo=3, routed)           0.159     8.246    U4/m1/C1/w3_data2[6]
    SLICE_X105Y93        LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.152     8.398 r  U4/m1/C1/dataOut1_carry_i_1__112/O
                         net (fo=1, routed)           0.258     8.656    U4/m1/C57/DI[3]
    SLICE_X105Y93        CARRY8 (Prop_CARRY8_SLICEM_DI[3]_CO[3])
                                                      0.131     8.787 r  U4/m1/C57/dataOut1_carry/CO[3]
                         net (fo=12, routed)          0.149     8.936    U4/m1/C1/Q_reg[501][0]
    SLICE_X107Y93        LUT5 (Prop_E6LUT_SLICEL_I4_O)
                                                      0.123     9.059 f  U4/m1/C1/dataOut1_carry_i_10__57/O
                         net (fo=5, routed)           0.441     9.500    U4/m1/C1/w4_data1[6]
    SLICE_X105Y78        LUT6 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.125     9.625 r  U4/m1/C1/dataOut1_carry_i_1__113/O
                         net (fo=1, routed)           0.182     9.807    U4/m1/C61/DI[3]
    SLICE_X105Y78        CARRY8 (Prop_CARRY8_SLICEM_DI[3]_CO[3])
                                                      0.131     9.938 r  U4/m1/C61/dataOut1_carry/CO[3]
                         net (fo=15, routed)          0.239    10.177    U4/m1/C1/Q_reg[496]_0[0]
    SLICE_X105Y75        LUT3 (Prop_C5LUT_SLICEM_I2_O)
                                                      0.111    10.288 f  U4/m1/C1/dataOut1_carry_i_21__1/O
                         net (fo=2, routed)           0.193    10.481    U4/m1/C62/dataOut1_carry_2[0]
    SLICE_X106Y73        LUT4 (Prop_A6LUT_SLICEL_I3_O)
                                                      0.149    10.630 r  U4/m1/C62/dataOut1_carry_i_18__57/O
                         net (fo=1, routed)           0.040    10.670    U4/m1/C62/dataOut1_carry_i_18__57_n_0
    SLICE_X106Y73        LUT5 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.035    10.705 r  U4/m1/C62/dataOut1_carry_i_4__61/O
                         net (fo=1, routed)           0.125    10.830    U4/m1/C63/DI[0]
    SLICE_X105Y73        CARRY8 (Prop_CARRY8_SLICEM_DI[0]_CO[3])
                                                      0.182    11.012 r  U4/m1/C63/dataOut1_carry/CO[3]
                         net (fo=135, routed)         0.284    11.296    U4/m1/C1/Q_reg[501]_0[0]
    SLICE_X107Y74        LUT3 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.090    11.386 r  U4/m1/C1/Q[511]_i_5/O
                         net (fo=64, routed)          2.631    14.017    U4/m1/C1/r_minValue[7]
    SLICE_X102Y61        LUT6 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.148    14.165 r  U4/m1/C1/Q[71]_i_1/O
                         net (fo=1, routed)           0.049    14.214    U4/p_0_in[71]
    SLICE_X102Y61        FDCE                                         r  U4/Q_reg[71]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)      260.000   260.000 r  
    E4                                                0.000   260.000 r  clk (IN)
                         net (fo=0)                   0.000   260.000    clk_IBUF_inst/I
    E4                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.533   260.533 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000   260.533    clk_IBUF_inst/OUT
    E4                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000   260.533 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169   260.702    clk_IBUF
    BUFGCE_HDIO_X2Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024   260.726 r  clk_IBUF_BUFG_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=3211, routed)        2.351   263.077    U4/clk_IBUF_BUFG
    SLICE_X102Y61        FDCE                                         r  U4/Q_reg[71]/C
                         clock pessimism              0.740   263.817    
                         clock uncertainty           -0.035   263.782    
    SLICE_X102Y61        FDCE (Setup_BFF_SLICEL_C_D)
                                                      0.025   263.807    U4/Q_reg[71]
  -------------------------------------------------------------------
                         required time                        263.807    
                         arrival time                         -14.214    
  -------------------------------------------------------------------
                         slack                                249.593    

Slack (MET) :             249.593ns  (required time - arrival time)
  Source:                 U4/Q_reg[418]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@130.000ns period=260.000ns})
  Destination:            U4/Q_reg[95]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@130.000ns period=260.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            260.000ns  (clk rise@260.000ns - clk rise@0.000ns)
  Data Path Delay:        10.386ns  (logic 2.836ns (27.306%)  route 7.550ns (72.694%))
  Logic Levels:           22  (CARRY8=6 LUT3=3 LUT4=3 LUT5=6 LUT6=4)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.070ns = ( 263.070 - 260.000 ) 
    Source Clock Delay      (SCD):    3.876ns
    Clock Pessimism Removal (CPR):    0.795ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.604ns (routing 1.289ns, distribution 1.315ns)
  Clock Net Delay (Destination): 2.344ns (routing 1.170ns, distribution 1.174ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    E4                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.040     1.040 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.040    clk_IBUF_inst/OUT
    E4                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.040 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.244    clk_IBUF
    BUFGCE_HDIO_X2Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.272 r  clk_IBUF_BUFG_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=3211, routed)        2.604     3.876    U4/clk_IBUF_BUFG
    SLICE_X100Y79        FDCE                                         r  U4/Q_reg[418]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y79        FDCE (Prop_CFF_SLICEL_C_Q)
                                                      0.079     3.955 r  U4/Q_reg[418]/Q
                         net (fo=20, routed)          1.360     5.315    U4/m1/C6/Q[2]
    SLICE_X101Y90        LUT4 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.051     5.366 r  U4/m1/C6/dataOut1_carry_i_7__4/O
                         net (fo=1, routed)           0.009     5.375    U4/m1/C6/dataOut1_carry_i_7__4_n_0
    SLICE_X101Y90        CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[3])
                                                      0.180     5.555 r  U4/m1/C6/dataOut1_carry/CO[3]
                         net (fo=16, routed)          0.138     5.693    U4/m1/C6/CO[0]
    SLICE_X101Y91        LUT3 (Prop_B5LUT_SLICEL_I2_O)
                                                      0.116     5.809 r  U4/m1/C6/dataOut1_carry_i_20__4/O
                         net (fo=3, routed)           0.261     6.070    U4/m1/C6/w_data6[1]
    SLICE_X105Y91        LUT6 (Prop_F6LUT_SLICEM_I5_O)
                                                      0.098     6.168 r  U4/m1/C6/dataOut1_carry_i_4__33/O
                         net (fo=1, routed)           0.274     6.442    U4/m1/C35/DI[0]
    SLICE_X103Y90        CARRY8 (Prop_CARRY8_SLICEL_DI[0]_CO[3])
                                                      0.180     6.622 r  U4/m1/C35/dataOut1_carry/CO[3]
                         net (fo=11, routed)          0.185     6.807    U4/m1/C5/dataOut1_carry_i_1__48[0]
    SLICE_X103Y89        LUT5 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.099     6.906 r  U4/m1/C5/dataOut1_carry_i_10__3/O
                         net (fo=3, routed)           0.447     7.353    U4/m1/C7/w2_data3[6]
    SLICE_X106Y92        LUT4 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.146     7.499 r  U4/m1/C7/dataOut1_carry_i_5__48/O
                         net (fo=1, routed)           0.009     7.508    U4/m1/C50/S[3]
    SLICE_X106Y92        CARRY8 (Prop_CARRY8_SLICEL_S[3]_CO[3])
                                                      0.128     7.636 r  U4/m1/C50/dataOut1_carry/CO[3]
                         net (fo=13, routed)          0.316     7.952    U4/m1/C5/dataOut1_carry_i_1__113[0]
    SLICE_X105Y92        LUT3 (Prop_D5LUT_SLICEM_I2_O)
                                                      0.135     8.087 r  U4/m1/C5/dataOut1_carry_i_9__2/O
                         net (fo=3, routed)           0.159     8.246    U4/m1/C1/w3_data2[6]
    SLICE_X105Y93        LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.152     8.398 r  U4/m1/C1/dataOut1_carry_i_1__112/O
                         net (fo=1, routed)           0.258     8.656    U4/m1/C57/DI[3]
    SLICE_X105Y93        CARRY8 (Prop_CARRY8_SLICEM_DI[3]_CO[3])
                                                      0.131     8.787 r  U4/m1/C57/dataOut1_carry/CO[3]
                         net (fo=12, routed)          0.149     8.936    U4/m1/C1/Q_reg[501][0]
    SLICE_X107Y93        LUT5 (Prop_E6LUT_SLICEL_I4_O)
                                                      0.123     9.059 f  U4/m1/C1/dataOut1_carry_i_10__57/O
                         net (fo=5, routed)           0.441     9.500    U4/m1/C1/w4_data1[6]
    SLICE_X105Y78        LUT6 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.125     9.625 r  U4/m1/C1/dataOut1_carry_i_1__113/O
                         net (fo=1, routed)           0.182     9.807    U4/m1/C61/DI[3]
    SLICE_X105Y78        CARRY8 (Prop_CARRY8_SLICEM_DI[3]_CO[3])
                                                      0.131     9.938 r  U4/m1/C61/dataOut1_carry/CO[3]
                         net (fo=15, routed)          0.239    10.177    U4/m1/C1/Q_reg[496]_0[0]
    SLICE_X105Y75        LUT3 (Prop_C5LUT_SLICEM_I2_O)
                                                      0.111    10.288 f  U4/m1/C1/dataOut1_carry_i_21__1/O
                         net (fo=2, routed)           0.193    10.481    U4/m1/C62/dataOut1_carry_2[0]
    SLICE_X106Y73        LUT4 (Prop_A6LUT_SLICEL_I3_O)
                                                      0.149    10.630 r  U4/m1/C62/dataOut1_carry_i_18__57/O
                         net (fo=1, routed)           0.040    10.670    U4/m1/C62/dataOut1_carry_i_18__57_n_0
    SLICE_X106Y73        LUT5 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.035    10.705 r  U4/m1/C62/dataOut1_carry_i_4__61/O
                         net (fo=1, routed)           0.125    10.830    U4/m1/C63/DI[0]
    SLICE_X105Y73        CARRY8 (Prop_CARRY8_SLICEM_DI[0]_CO[3])
                                                      0.182    11.012 r  U4/m1/C63/dataOut1_carry/CO[3]
                         net (fo=135, routed)         0.259    11.271    U4/m1/C1/Q_reg[501]_0[0]
    SLICE_X105Y76        LUT5 (Prop_E6LUT_SLICEM_I4_O)
                                                      0.091    11.362 f  U4/m1/C1/Q[508]_i_2/O
                         net (fo=192, routed)         2.225    13.587    U4/m1/C1/r_minValue[3]
    SLICE_X100Y70        LUT5 (Prop_E6LUT_SLICEL_I4_O)
                                                      0.123    13.710 r  U4/m1/C1/Q[93]_i_2/O
                         net (fo=2, routed)           0.168    13.878    U4/m1/C1/Q[93]_i_2_n_0
    SLICE_X100Y65        LUT5 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.123    14.001 r  U4/m1/C1/Q[95]_i_2/O
                         net (fo=2, routed)           0.064    14.065    U4/m1/C1/Q[95]_i_2_n_0
    SLICE_X100Y65        LUT6 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.148    14.213 r  U4/m1/C1/Q[95]_i_1/O
                         net (fo=1, routed)           0.049    14.262    U4/p_0_in[95]
    SLICE_X100Y65        FDCE                                         r  U4/Q_reg[95]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)      260.000   260.000 r  
    E4                                                0.000   260.000 r  clk (IN)
                         net (fo=0)                   0.000   260.000    clk_IBUF_inst/I
    E4                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.533   260.533 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000   260.533    clk_IBUF_inst/OUT
    E4                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000   260.533 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169   260.702    clk_IBUF
    BUFGCE_HDIO_X2Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024   260.726 r  clk_IBUF_BUFG_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=3211, routed)        2.344   263.070    U4/clk_IBUF_BUFG
    SLICE_X100Y65        FDCE                                         r  U4/Q_reg[95]/C
                         clock pessimism              0.795   263.865    
                         clock uncertainty           -0.035   263.830    
    SLICE_X100Y65        FDCE (Setup_BFF_SLICEL_C_D)
                                                      0.025   263.855    U4/Q_reg[95]
  -------------------------------------------------------------------
                         required time                        263.855    
                         arrival time                         -14.262    
  -------------------------------------------------------------------
                         slack                                249.593    

Slack (MET) :             249.609ns  (required time - arrival time)
  Source:                 U4/Q_reg[418]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@130.000ns period=260.000ns})
  Destination:            U4/Q_reg[151]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@130.000ns period=260.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            260.000ns  (clk rise@260.000ns - clk rise@0.000ns)
  Data Path Delay:        10.320ns  (logic 2.589ns (25.087%)  route 7.731ns (74.913%))
  Logic Levels:           20  (CARRY8=6 LUT3=4 LUT4=3 LUT5=3 LUT6=4)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.075ns = ( 263.075 - 260.000 ) 
    Source Clock Delay      (SCD):    3.876ns
    Clock Pessimism Removal (CPR):    0.740ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.604ns (routing 1.289ns, distribution 1.315ns)
  Clock Net Delay (Destination): 2.349ns (routing 1.170ns, distribution 1.179ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    E4                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.040     1.040 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.040    clk_IBUF_inst/OUT
    E4                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.040 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.244    clk_IBUF
    BUFGCE_HDIO_X2Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.272 r  clk_IBUF_BUFG_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=3211, routed)        2.604     3.876    U4/clk_IBUF_BUFG
    SLICE_X100Y79        FDCE                                         r  U4/Q_reg[418]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y79        FDCE (Prop_CFF_SLICEL_C_Q)
                                                      0.079     3.955 r  U4/Q_reg[418]/Q
                         net (fo=20, routed)          1.360     5.315    U4/m1/C6/Q[2]
    SLICE_X101Y90        LUT4 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.051     5.366 r  U4/m1/C6/dataOut1_carry_i_7__4/O
                         net (fo=1, routed)           0.009     5.375    U4/m1/C6/dataOut1_carry_i_7__4_n_0
    SLICE_X101Y90        CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[3])
                                                      0.180     5.555 r  U4/m1/C6/dataOut1_carry/CO[3]
                         net (fo=16, routed)          0.138     5.693    U4/m1/C6/CO[0]
    SLICE_X101Y91        LUT3 (Prop_B5LUT_SLICEL_I2_O)
                                                      0.116     5.809 r  U4/m1/C6/dataOut1_carry_i_20__4/O
                         net (fo=3, routed)           0.261     6.070    U4/m1/C6/w_data6[1]
    SLICE_X105Y91        LUT6 (Prop_F6LUT_SLICEM_I5_O)
                                                      0.098     6.168 r  U4/m1/C6/dataOut1_carry_i_4__33/O
                         net (fo=1, routed)           0.274     6.442    U4/m1/C35/DI[0]
    SLICE_X103Y90        CARRY8 (Prop_CARRY8_SLICEL_DI[0]_CO[3])
                                                      0.180     6.622 r  U4/m1/C35/dataOut1_carry/CO[3]
                         net (fo=11, routed)          0.185     6.807    U4/m1/C5/dataOut1_carry_i_1__48[0]
    SLICE_X103Y89        LUT5 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.099     6.906 r  U4/m1/C5/dataOut1_carry_i_10__3/O
                         net (fo=3, routed)           0.447     7.353    U4/m1/C7/w2_data3[6]
    SLICE_X106Y92        LUT4 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.146     7.499 r  U4/m1/C7/dataOut1_carry_i_5__48/O
                         net (fo=1, routed)           0.009     7.508    U4/m1/C50/S[3]
    SLICE_X106Y92        CARRY8 (Prop_CARRY8_SLICEL_S[3]_CO[3])
                                                      0.128     7.636 r  U4/m1/C50/dataOut1_carry/CO[3]
                         net (fo=13, routed)          0.316     7.952    U4/m1/C5/dataOut1_carry_i_1__113[0]
    SLICE_X105Y92        LUT3 (Prop_D5LUT_SLICEM_I2_O)
                                                      0.135     8.087 r  U4/m1/C5/dataOut1_carry_i_9__2/O
                         net (fo=3, routed)           0.159     8.246    U4/m1/C1/w3_data2[6]
    SLICE_X105Y93        LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.152     8.398 r  U4/m1/C1/dataOut1_carry_i_1__112/O
                         net (fo=1, routed)           0.258     8.656    U4/m1/C57/DI[3]
    SLICE_X105Y93        CARRY8 (Prop_CARRY8_SLICEM_DI[3]_CO[3])
                                                      0.131     8.787 r  U4/m1/C57/dataOut1_carry/CO[3]
                         net (fo=12, routed)          0.149     8.936    U4/m1/C1/Q_reg[501][0]
    SLICE_X107Y93        LUT5 (Prop_E6LUT_SLICEL_I4_O)
                                                      0.123     9.059 f  U4/m1/C1/dataOut1_carry_i_10__57/O
                         net (fo=5, routed)           0.441     9.500    U4/m1/C1/w4_data1[6]
    SLICE_X105Y78        LUT6 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.125     9.625 r  U4/m1/C1/dataOut1_carry_i_1__113/O
                         net (fo=1, routed)           0.182     9.807    U4/m1/C61/DI[3]
    SLICE_X105Y78        CARRY8 (Prop_CARRY8_SLICEM_DI[3]_CO[3])
                                                      0.131     9.938 r  U4/m1/C61/dataOut1_carry/CO[3]
                         net (fo=15, routed)          0.239    10.177    U4/m1/C1/Q_reg[496]_0[0]
    SLICE_X105Y75        LUT3 (Prop_C5LUT_SLICEM_I2_O)
                                                      0.111    10.288 f  U4/m1/C1/dataOut1_carry_i_21__1/O
                         net (fo=2, routed)           0.193    10.481    U4/m1/C62/dataOut1_carry_2[0]
    SLICE_X106Y73        LUT4 (Prop_A6LUT_SLICEL_I3_O)
                                                      0.149    10.630 r  U4/m1/C62/dataOut1_carry_i_18__57/O
                         net (fo=1, routed)           0.040    10.670    U4/m1/C62/dataOut1_carry_i_18__57_n_0
    SLICE_X106Y73        LUT5 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.035    10.705 r  U4/m1/C62/dataOut1_carry_i_4__61/O
                         net (fo=1, routed)           0.125    10.830    U4/m1/C63/DI[0]
    SLICE_X105Y73        CARRY8 (Prop_CARRY8_SLICEM_DI[0]_CO[3])
                                                      0.182    11.012 r  U4/m1/C63/dataOut1_carry/CO[3]
                         net (fo=135, routed)         0.284    11.296    U4/m1/C1/Q_reg[501]_0[0]
    SLICE_X107Y74        LUT3 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.090    11.386 r  U4/m1/C1/Q[511]_i_5/O
                         net (fo=64, routed)          2.613    13.999    U4/m1/C1/r_minValue[7]
    SLICE_X103Y65        LUT6 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.148    14.147 r  U4/m1/C1/Q[151]_i_1/O
                         net (fo=1, routed)           0.049    14.196    U4/p_0_in[151]
    SLICE_X103Y65        FDCE                                         r  U4/Q_reg[151]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)      260.000   260.000 r  
    E4                                                0.000   260.000 r  clk (IN)
                         net (fo=0)                   0.000   260.000    clk_IBUF_inst/I
    E4                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.533   260.533 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000   260.533    clk_IBUF_inst/OUT
    E4                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000   260.533 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169   260.702    clk_IBUF
    BUFGCE_HDIO_X2Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024   260.726 r  clk_IBUF_BUFG_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=3211, routed)        2.349   263.075    U4/clk_IBUF_BUFG
    SLICE_X103Y65        FDCE                                         r  U4/Q_reg[151]/C
                         clock pessimism              0.740   263.815    
                         clock uncertainty           -0.035   263.780    
    SLICE_X103Y65        FDCE (Setup_BFF_SLICEL_C_D)
                                                      0.025   263.805    U4/Q_reg[151]
  -------------------------------------------------------------------
                         required time                        263.805    
                         arrival time                         -14.196    
  -------------------------------------------------------------------
                         slack                                249.609    

Slack (MET) :             249.633ns  (required time - arrival time)
  Source:                 U4/Q_reg[418]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@130.000ns period=260.000ns})
  Destination:            U4/Q_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@130.000ns period=260.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            260.000ns  (clk rise@260.000ns - clk rise@0.000ns)
  Data Path Delay:        10.266ns  (logic 2.738ns (26.671%)  route 7.528ns (73.329%))
  Logic Levels:           23  (CARRY8=6 LUT3=3 LUT4=4 LUT5=6 LUT6=4)
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.099ns = ( 263.099 - 260.000 ) 
    Source Clock Delay      (SCD):    3.876ns
    Clock Pessimism Removal (CPR):    0.686ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.604ns (routing 1.289ns, distribution 1.315ns)
  Clock Net Delay (Destination): 2.373ns (routing 1.170ns, distribution 1.203ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    E4                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.040     1.040 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.040    clk_IBUF_inst/OUT
    E4                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.040 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.244    clk_IBUF
    BUFGCE_HDIO_X2Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.272 r  clk_IBUF_BUFG_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=3211, routed)        2.604     3.876    U4/clk_IBUF_BUFG
    SLICE_X100Y79        FDCE                                         r  U4/Q_reg[418]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y79        FDCE (Prop_CFF_SLICEL_C_Q)
                                                      0.079     3.955 r  U4/Q_reg[418]/Q
                         net (fo=20, routed)          1.360     5.315    U4/m1/C6/Q[2]
    SLICE_X101Y90        LUT4 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.051     5.366 r  U4/m1/C6/dataOut1_carry_i_7__4/O
                         net (fo=1, routed)           0.009     5.375    U4/m1/C6/dataOut1_carry_i_7__4_n_0
    SLICE_X101Y90        CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[3])
                                                      0.180     5.555 r  U4/m1/C6/dataOut1_carry/CO[3]
                         net (fo=16, routed)          0.138     5.693    U4/m1/C6/CO[0]
    SLICE_X101Y91        LUT3 (Prop_B5LUT_SLICEL_I2_O)
                                                      0.116     5.809 r  U4/m1/C6/dataOut1_carry_i_20__4/O
                         net (fo=3, routed)           0.261     6.070    U4/m1/C6/w_data6[1]
    SLICE_X105Y91        LUT6 (Prop_F6LUT_SLICEM_I5_O)
                                                      0.098     6.168 r  U4/m1/C6/dataOut1_carry_i_4__33/O
                         net (fo=1, routed)           0.274     6.442    U4/m1/C35/DI[0]
    SLICE_X103Y90        CARRY8 (Prop_CARRY8_SLICEL_DI[0]_CO[3])
                                                      0.180     6.622 r  U4/m1/C35/dataOut1_carry/CO[3]
                         net (fo=11, routed)          0.185     6.807    U4/m1/C5/dataOut1_carry_i_1__48[0]
    SLICE_X103Y89        LUT5 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.099     6.906 r  U4/m1/C5/dataOut1_carry_i_10__3/O
                         net (fo=3, routed)           0.447     7.353    U4/m1/C7/w2_data3[6]
    SLICE_X106Y92        LUT4 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.146     7.499 r  U4/m1/C7/dataOut1_carry_i_5__48/O
                         net (fo=1, routed)           0.009     7.508    U4/m1/C50/S[3]
    SLICE_X106Y92        CARRY8 (Prop_CARRY8_SLICEL_S[3]_CO[3])
                                                      0.128     7.636 r  U4/m1/C50/dataOut1_carry/CO[3]
                         net (fo=13, routed)          0.316     7.952    U4/m1/C5/dataOut1_carry_i_1__113[0]
    SLICE_X105Y92        LUT3 (Prop_D5LUT_SLICEM_I2_O)
                                                      0.135     8.087 r  U4/m1/C5/dataOut1_carry_i_9__2/O
                         net (fo=3, routed)           0.159     8.246    U4/m1/C1/w3_data2[6]
    SLICE_X105Y93        LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.152     8.398 r  U4/m1/C1/dataOut1_carry_i_1__112/O
                         net (fo=1, routed)           0.258     8.656    U4/m1/C57/DI[3]
    SLICE_X105Y93        CARRY8 (Prop_CARRY8_SLICEM_DI[3]_CO[3])
                                                      0.131     8.787 r  U4/m1/C57/dataOut1_carry/CO[3]
                         net (fo=12, routed)          0.149     8.936    U4/m1/C1/Q_reg[501][0]
    SLICE_X107Y93        LUT5 (Prop_E6LUT_SLICEL_I4_O)
                                                      0.123     9.059 f  U4/m1/C1/dataOut1_carry_i_10__57/O
                         net (fo=5, routed)           0.441     9.500    U4/m1/C1/w4_data1[6]
    SLICE_X105Y78        LUT6 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.125     9.625 r  U4/m1/C1/dataOut1_carry_i_1__113/O
                         net (fo=1, routed)           0.182     9.807    U4/m1/C61/DI[3]
    SLICE_X105Y78        CARRY8 (Prop_CARRY8_SLICEM_DI[3]_CO[3])
                                                      0.131     9.938 r  U4/m1/C61/dataOut1_carry/CO[3]
                         net (fo=15, routed)          0.239    10.177    U4/m1/C1/Q_reg[496]_0[0]
    SLICE_X105Y75        LUT3 (Prop_C5LUT_SLICEM_I2_O)
                                                      0.111    10.288 f  U4/m1/C1/dataOut1_carry_i_21__1/O
                         net (fo=2, routed)           0.193    10.481    U4/m1/C62/dataOut1_carry_2[0]
    SLICE_X106Y73        LUT4 (Prop_A6LUT_SLICEL_I3_O)
                                                      0.149    10.630 r  U4/m1/C62/dataOut1_carry_i_18__57/O
                         net (fo=1, routed)           0.040    10.670    U4/m1/C62/dataOut1_carry_i_18__57_n_0
    SLICE_X106Y73        LUT5 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.035    10.705 r  U4/m1/C62/dataOut1_carry_i_4__61/O
                         net (fo=1, routed)           0.125    10.830    U4/m1/C63/DI[0]
    SLICE_X105Y73        CARRY8 (Prop_CARRY8_SLICEM_DI[0]_CO[3])
                                                      0.182    11.012 r  U4/m1/C63/dataOut1_carry/CO[3]
                         net (fo=135, routed)         0.264    11.276    U4/m1/C1/Q_reg[501]_0[0]
    SLICE_X105Y76        LUT5 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.123    11.399 f  U4/m1/C1/Q[504]_i_2/O
                         net (fo=256, routed)         1.935    13.334    U4/m1/C1/r_minValue[0]
    SLICE_X110Y48        LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.050    13.384 r  U4/m1/C1/Q[4]_i_3/O
                         net (fo=3, routed)           0.209    13.593    U4/m1/C1/Q[4]_i_3_n_0
    SLICE_X111Y49        LUT5 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.124    13.717 r  U4/m1/C1/Q[5]_i_2/O
                         net (fo=2, routed)           0.215    13.932    U4/m1/C1/Q[5]_i_2_n_0
    SLICE_X109Y49        LUT5 (Prop_A6LUT_SLICEM_I4_O)
                                                      0.053    13.985 r  U4/m1/C1/Q[7]_i_2/O
                         net (fo=2, routed)           0.048    14.033    U4/m1/C1/Q[7]_i_2_n_0
    SLICE_X109Y49        LUT4 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.037    14.070 r  U4/m1/C1/Q[6]_i_1/O
                         net (fo=1, routed)           0.072    14.142    U4/p_0_in[6]
    SLICE_X109Y49        FDCE                                         r  U4/Q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)      260.000   260.000 r  
    E4                                                0.000   260.000 r  clk (IN)
                         net (fo=0)                   0.000   260.000    clk_IBUF_inst/I
    E4                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.533   260.533 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000   260.533    clk_IBUF_inst/OUT
    E4                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000   260.533 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169   260.702    clk_IBUF
    BUFGCE_HDIO_X2Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024   260.726 r  clk_IBUF_BUFG_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=3211, routed)        2.373   263.099    U4/clk_IBUF_BUFG
    SLICE_X109Y49        FDCE                                         r  U4/Q_reg[6]/C
                         clock pessimism              0.686   263.785    
                         clock uncertainty           -0.035   263.750    
    SLICE_X109Y49        FDCE (Setup_DFF_SLICEM_C_D)
                                                      0.025   263.775    U4/Q_reg[6]
  -------------------------------------------------------------------
                         required time                        263.775    
                         arrival time                         -14.142    
  -------------------------------------------------------------------
                         slack                                249.633    

Slack (MET) :             249.638ns  (required time - arrival time)
  Source:                 U4/Q_reg[418]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@130.000ns period=260.000ns})
  Destination:            U4/Q_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@130.000ns period=260.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            260.000ns  (clk rise@260.000ns - clk rise@0.000ns)
  Data Path Delay:        10.261ns  (logic 2.738ns (26.684%)  route 7.523ns (73.316%))
  Logic Levels:           23  (CARRY8=6 LUT3=3 LUT4=3 LUT5=6 LUT6=5)
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.099ns = ( 263.099 - 260.000 ) 
    Source Clock Delay      (SCD):    3.876ns
    Clock Pessimism Removal (CPR):    0.686ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.604ns (routing 1.289ns, distribution 1.315ns)
  Clock Net Delay (Destination): 2.373ns (routing 1.170ns, distribution 1.203ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    E4                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.040     1.040 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.040    clk_IBUF_inst/OUT
    E4                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.040 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.244    clk_IBUF
    BUFGCE_HDIO_X2Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.272 r  clk_IBUF_BUFG_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=3211, routed)        2.604     3.876    U4/clk_IBUF_BUFG
    SLICE_X100Y79        FDCE                                         r  U4/Q_reg[418]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y79        FDCE (Prop_CFF_SLICEL_C_Q)
                                                      0.079     3.955 r  U4/Q_reg[418]/Q
                         net (fo=20, routed)          1.360     5.315    U4/m1/C6/Q[2]
    SLICE_X101Y90        LUT4 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.051     5.366 r  U4/m1/C6/dataOut1_carry_i_7__4/O
                         net (fo=1, routed)           0.009     5.375    U4/m1/C6/dataOut1_carry_i_7__4_n_0
    SLICE_X101Y90        CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[3])
                                                      0.180     5.555 r  U4/m1/C6/dataOut1_carry/CO[3]
                         net (fo=16, routed)          0.138     5.693    U4/m1/C6/CO[0]
    SLICE_X101Y91        LUT3 (Prop_B5LUT_SLICEL_I2_O)
                                                      0.116     5.809 r  U4/m1/C6/dataOut1_carry_i_20__4/O
                         net (fo=3, routed)           0.261     6.070    U4/m1/C6/w_data6[1]
    SLICE_X105Y91        LUT6 (Prop_F6LUT_SLICEM_I5_O)
                                                      0.098     6.168 r  U4/m1/C6/dataOut1_carry_i_4__33/O
                         net (fo=1, routed)           0.274     6.442    U4/m1/C35/DI[0]
    SLICE_X103Y90        CARRY8 (Prop_CARRY8_SLICEL_DI[0]_CO[3])
                                                      0.180     6.622 r  U4/m1/C35/dataOut1_carry/CO[3]
                         net (fo=11, routed)          0.185     6.807    U4/m1/C5/dataOut1_carry_i_1__48[0]
    SLICE_X103Y89        LUT5 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.099     6.906 r  U4/m1/C5/dataOut1_carry_i_10__3/O
                         net (fo=3, routed)           0.447     7.353    U4/m1/C7/w2_data3[6]
    SLICE_X106Y92        LUT4 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.146     7.499 r  U4/m1/C7/dataOut1_carry_i_5__48/O
                         net (fo=1, routed)           0.009     7.508    U4/m1/C50/S[3]
    SLICE_X106Y92        CARRY8 (Prop_CARRY8_SLICEL_S[3]_CO[3])
                                                      0.128     7.636 r  U4/m1/C50/dataOut1_carry/CO[3]
                         net (fo=13, routed)          0.316     7.952    U4/m1/C5/dataOut1_carry_i_1__113[0]
    SLICE_X105Y92        LUT3 (Prop_D5LUT_SLICEM_I2_O)
                                                      0.135     8.087 r  U4/m1/C5/dataOut1_carry_i_9__2/O
                         net (fo=3, routed)           0.159     8.246    U4/m1/C1/w3_data2[6]
    SLICE_X105Y93        LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.152     8.398 r  U4/m1/C1/dataOut1_carry_i_1__112/O
                         net (fo=1, routed)           0.258     8.656    U4/m1/C57/DI[3]
    SLICE_X105Y93        CARRY8 (Prop_CARRY8_SLICEM_DI[3]_CO[3])
                                                      0.131     8.787 r  U4/m1/C57/dataOut1_carry/CO[3]
                         net (fo=12, routed)          0.149     8.936    U4/m1/C1/Q_reg[501][0]
    SLICE_X107Y93        LUT5 (Prop_E6LUT_SLICEL_I4_O)
                                                      0.123     9.059 f  U4/m1/C1/dataOut1_carry_i_10__57/O
                         net (fo=5, routed)           0.441     9.500    U4/m1/C1/w4_data1[6]
    SLICE_X105Y78        LUT6 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.125     9.625 r  U4/m1/C1/dataOut1_carry_i_1__113/O
                         net (fo=1, routed)           0.182     9.807    U4/m1/C61/DI[3]
    SLICE_X105Y78        CARRY8 (Prop_CARRY8_SLICEM_DI[3]_CO[3])
                                                      0.131     9.938 r  U4/m1/C61/dataOut1_carry/CO[3]
                         net (fo=15, routed)          0.239    10.177    U4/m1/C1/Q_reg[496]_0[0]
    SLICE_X105Y75        LUT3 (Prop_C5LUT_SLICEM_I2_O)
                                                      0.111    10.288 f  U4/m1/C1/dataOut1_carry_i_21__1/O
                         net (fo=2, routed)           0.193    10.481    U4/m1/C62/dataOut1_carry_2[0]
    SLICE_X106Y73        LUT4 (Prop_A6LUT_SLICEL_I3_O)
                                                      0.149    10.630 r  U4/m1/C62/dataOut1_carry_i_18__57/O
                         net (fo=1, routed)           0.040    10.670    U4/m1/C62/dataOut1_carry_i_18__57_n_0
    SLICE_X106Y73        LUT5 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.035    10.705 r  U4/m1/C62/dataOut1_carry_i_4__61/O
                         net (fo=1, routed)           0.125    10.830    U4/m1/C63/DI[0]
    SLICE_X105Y73        CARRY8 (Prop_CARRY8_SLICEM_DI[0]_CO[3])
                                                      0.182    11.012 r  U4/m1/C63/dataOut1_carry/CO[3]
                         net (fo=135, routed)         0.264    11.276    U4/m1/C1/Q_reg[501]_0[0]
    SLICE_X105Y76        LUT5 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.123    11.399 f  U4/m1/C1/Q[504]_i_2/O
                         net (fo=256, routed)         1.935    13.334    U4/m1/C1/r_minValue[0]
    SLICE_X110Y48        LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.050    13.384 r  U4/m1/C1/Q[4]_i_3/O
                         net (fo=3, routed)           0.209    13.593    U4/m1/C1/Q[4]_i_3_n_0
    SLICE_X111Y49        LUT5 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.124    13.717 r  U4/m1/C1/Q[5]_i_2/O
                         net (fo=2, routed)           0.215    13.932    U4/m1/C1/Q[5]_i_2_n_0
    SLICE_X109Y49        LUT5 (Prop_A6LUT_SLICEM_I4_O)
                                                      0.053    13.985 r  U4/m1/C1/Q[7]_i_2/O
                         net (fo=2, routed)           0.049    14.034    U4/m1/C1/Q[7]_i_2_n_0
    SLICE_X109Y49        LUT6 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.037    14.071 r  U4/m1/C1/Q[7]_i_1/O
                         net (fo=1, routed)           0.066    14.137    U4/p_0_in[7]
    SLICE_X109Y49        FDCE                                         r  U4/Q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)      260.000   260.000 r  
    E4                                                0.000   260.000 r  clk (IN)
                         net (fo=0)                   0.000   260.000    clk_IBUF_inst/I
    E4                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.533   260.533 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000   260.533    clk_IBUF_inst/OUT
    E4                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000   260.533 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169   260.702    clk_IBUF
    BUFGCE_HDIO_X2Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024   260.726 r  clk_IBUF_BUFG_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=3211, routed)        2.373   263.099    U4/clk_IBUF_BUFG
    SLICE_X109Y49        FDCE                                         r  U4/Q_reg[7]/C
                         clock pessimism              0.686   263.785    
                         clock uncertainty           -0.035   263.750    
    SLICE_X109Y49        FDCE (Setup_CFF_SLICEM_C_D)
                                                      0.025   263.775    U4/Q_reg[7]
  -------------------------------------------------------------------
                         required time                        263.775    
                         arrival time                         -14.137    
  -------------------------------------------------------------------
                         slack                                249.638    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 U6/r_decodedToLifo_reg_rep__28/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@130.000ns period=260.000ns})
  Destination:            U7/r_lifoMemory_reg[1961]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@130.000ns period=260.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.205ns  (logic 0.080ns (39.024%)  route 0.125ns (60.976%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.109ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.859ns
    Source Clock Delay      (SCD):    3.011ns
    Clock Pessimism Removal (CPR):    0.740ns
  Clock Net Delay (Source):      2.285ns (routing 1.170ns, distribution 1.115ns)
  Clock Net Delay (Destination): 2.587ns (routing 1.289ns, distribution 1.298ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    E4                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.533     0.533 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.533    clk_IBUF_inst/OUT
    E4                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.533 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169     0.702    clk_IBUF
    BUFGCE_HDIO_X2Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     0.726 r  clk_IBUF_BUFG_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=3211, routed)        2.285     3.011    U6/clk_IBUF_BUFG
    SLICE_X78Y340        FDCE                                         r  U6/r_decodedToLifo_reg_rep__28/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y340        FDCE (Prop_DFF_SLICEM_C_Q)
                                                      0.058     3.069 r  U6/r_decodedToLifo_reg_rep__28/Q
                         net (fo=64, routed)          0.090     3.159    U7/r_lifoMemory_reg[1983]_0
    SLICE_X79Y340        LUT4 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.022     3.181 r  U7/r_lifoMemory[1961]_i_1/O
                         net (fo=1, routed)           0.035     3.216    U7/r_lifoMemory[1961]_i_1_n_0
    SLICE_X79Y340        FDCE                                         r  U7/r_lifoMemory_reg[1961]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    E4                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.040     1.040 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.040    clk_IBUF_inst/OUT
    E4                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.040 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.244    clk_IBUF
    BUFGCE_HDIO_X2Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.272 r  clk_IBUF_BUFG_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=3211, routed)        2.587     3.859    U7/clk_IBUF_BUFG
    SLICE_X79Y340        FDCE                                         r  U7/r_lifoMemory_reg[1961]/C
                         clock pessimism             -0.740     3.120    
    SLICE_X79Y340        FDCE (Hold_CFF_SLICEM_C_D)
                                                      0.060     3.180    U7/r_lifoMemory_reg[1961]
  -------------------------------------------------------------------
                         required time                         -3.180    
                         arrival time                           3.216    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 U6/r_decodedToLifo_reg_rep__28/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@130.000ns period=260.000ns})
  Destination:            U7/r_lifoMemory_reg[1960]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@130.000ns period=260.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.080ns (38.835%)  route 0.126ns (61.165%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.109ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.859ns
    Source Clock Delay      (SCD):    3.011ns
    Clock Pessimism Removal (CPR):    0.740ns
  Clock Net Delay (Source):      2.285ns (routing 1.170ns, distribution 1.115ns)
  Clock Net Delay (Destination): 2.587ns (routing 1.289ns, distribution 1.298ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    E4                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.533     0.533 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.533    clk_IBUF_inst/OUT
    E4                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.533 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169     0.702    clk_IBUF
    BUFGCE_HDIO_X2Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     0.726 r  clk_IBUF_BUFG_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=3211, routed)        2.285     3.011    U6/clk_IBUF_BUFG
    SLICE_X78Y340        FDCE                                         r  U6/r_decodedToLifo_reg_rep__28/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y340        FDCE (Prop_DFF_SLICEM_C_Q)
                                                      0.058     3.069 r  U6/r_decodedToLifo_reg_rep__28/Q
                         net (fo=64, routed)          0.090     3.159    U7/r_lifoMemory_reg[1983]_0
    SLICE_X79Y340        LUT4 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.022     3.181 r  U7/r_lifoMemory[1960]_i_1/O
                         net (fo=1, routed)           0.036     3.217    U7/r_lifoMemory[1960]_i_1_n_0
    SLICE_X79Y340        FDCE                                         r  U7/r_lifoMemory_reg[1960]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    E4                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.040     1.040 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.040    clk_IBUF_inst/OUT
    E4                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.040 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.244    clk_IBUF
    BUFGCE_HDIO_X2Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.272 r  clk_IBUF_BUFG_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=3211, routed)        2.587     3.859    U7/clk_IBUF_BUFG
    SLICE_X79Y340        FDCE                                         r  U7/r_lifoMemory_reg[1960]/C
                         clock pessimism             -0.740     3.120    
    SLICE_X79Y340        FDCE (Hold_DFF_SLICEM_C_D)
                                                      0.060     3.180    U7/r_lifoMemory_reg[1960]
  -------------------------------------------------------------------
                         required time                         -3.180    
                         arrival time                           3.217    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 U6/r_decodedToLifo_reg_rep__5/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@130.000ns period=260.000ns})
  Destination:            U7/r_lifoMemory_reg[475]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@130.000ns period=260.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.188ns  (logic 0.093ns (49.468%)  route 0.095ns (50.532%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.087ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.854ns
    Source Clock Delay      (SCD):    3.028ns
    Clock Pessimism Removal (CPR):    0.740ns
  Clock Net Delay (Source):      2.302ns (routing 1.170ns, distribution 1.132ns)
  Clock Net Delay (Destination): 2.582ns (routing 1.289ns, distribution 1.293ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    E4                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.533     0.533 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.533    clk_IBUF_inst/OUT
    E4                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.533 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169     0.702    clk_IBUF
    BUFGCE_HDIO_X2Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     0.726 r  clk_IBUF_BUFG_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=3211, routed)        2.302     3.028    U6/clk_IBUF_BUFG
    SLICE_X82Y316        FDCE                                         r  U6/r_decodedToLifo_reg_rep__5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y316        FDCE (Prop_HFF_SLICEL_C_Q)
                                                      0.058     3.086 r  U6/r_decodedToLifo_reg_rep__5/Q
                         net (fo=64, routed)          0.075     3.161    U7/r_lifoMemory_reg[511]_0
    SLICE_X80Y316        LUT4 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.035     3.196 r  U7/r_lifoMemory[475]_i_1/O
                         net (fo=1, routed)           0.020     3.216    U7/r_lifoMemory[475]_i_1_n_0
    SLICE_X80Y316        FDCE                                         r  U7/r_lifoMemory_reg[475]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    E4                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.040     1.040 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.040    clk_IBUF_inst/OUT
    E4                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.040 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.244    clk_IBUF
    BUFGCE_HDIO_X2Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.272 r  clk_IBUF_BUFG_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=3211, routed)        2.582     3.854    U7/clk_IBUF_BUFG
    SLICE_X80Y316        FDCE                                         r  U7/r_lifoMemory_reg[475]/C
                         clock pessimism             -0.740     3.115    
    SLICE_X80Y316        FDCE (Hold_EFF_SLICEL_C_D)
                                                      0.060     3.175    U7/r_lifoMemory_reg[475]
  -------------------------------------------------------------------
                         required time                         -3.175    
                         arrival time                           3.216    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 U7/r_lifoMemory_reg[1079]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@130.000ns period=260.000ns})
  Destination:            U7/r_lifoMemory_reg[1079]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@130.000ns period=260.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.094ns  (logic 0.054ns (57.447%)  route 0.040ns (42.553%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.398ns
    Source Clock Delay      (SCD):    1.899ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Net Delay (Source):      1.417ns (routing 0.707ns, distribution 0.710ns)
  Clock Net Delay (Destination): 1.604ns (routing 0.794ns, distribution 0.810ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    E4                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.374     0.374 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.374    clk_IBUF_inst/OUT
    E4                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.374 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.091     0.465    clk_IBUF
    BUFGCE_HDIO_X2Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     0.482 r  clk_IBUF_BUFG_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=3211, routed)        1.417     1.899    U7/clk_IBUF_BUFG
    SLICE_X87Y335        FDCE                                         r  U7/r_lifoMemory_reg[1079]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y335        FDCE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     1.938 r  U7/r_lifoMemory_reg[1079]/Q
                         net (fo=2, routed)           0.025     1.963    U7/r_lifoMemory[1079]
    SLICE_X87Y335        LUT4 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.015     1.978 r  U7/r_lifoMemory[1079]_i_1/O
                         net (fo=1, routed)           0.015     1.993    U7/r_lifoMemory[1079]_i_1_n_0
    SLICE_X87Y335        FDCE                                         r  U7/r_lifoMemory_reg[1079]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    E4                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.662     0.662 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.662    clk_IBUF_inst/OUT
    E4                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.662 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.113     0.775    clk_IBUF
    BUFGCE_HDIO_X2Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     0.794 r  clk_IBUF_BUFG_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=3211, routed)        1.604     2.398    U7/clk_IBUF_BUFG
    SLICE_X87Y335        FDCE                                         r  U7/r_lifoMemory_reg[1079]/C
                         clock pessimism             -0.493     1.905    
    SLICE_X87Y335        FDCE (Hold_BFF_SLICEL_C_D)
                                                      0.046     1.951    U7/r_lifoMemory_reg[1079]
  -------------------------------------------------------------------
                         required time                         -1.951    
                         arrival time                           1.993    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 U7/r_lifoMemory_reg[1142]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@130.000ns period=260.000ns})
  Destination:            U7/r_lifoMemory_reg[1142]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@130.000ns period=260.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.094ns  (logic 0.054ns (57.447%)  route 0.040ns (42.553%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.393ns
    Source Clock Delay      (SCD):    1.895ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Net Delay (Source):      1.413ns (routing 0.707ns, distribution 0.706ns)
  Clock Net Delay (Destination): 1.599ns (routing 0.794ns, distribution 0.805ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    E4                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.374     0.374 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.374    clk_IBUF_inst/OUT
    E4                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.374 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.091     0.465    clk_IBUF
    BUFGCE_HDIO_X2Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     0.482 r  clk_IBUF_BUFG_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=3211, routed)        1.413     1.895    U7/clk_IBUF_BUFG
    SLICE_X85Y336        FDCE                                         r  U7/r_lifoMemory_reg[1142]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y336        FDCE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     1.934 r  U7/r_lifoMemory_reg[1142]/Q
                         net (fo=2, routed)           0.025     1.959    U7/r_lifoMemory[1142]
    SLICE_X85Y336        LUT4 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.015     1.974 r  U7/r_lifoMemory[1142]_i_1/O
                         net (fo=1, routed)           0.015     1.989    U7/r_lifoMemory[1142]_i_1_n_0
    SLICE_X85Y336        FDCE                                         r  U7/r_lifoMemory_reg[1142]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    E4                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.662     0.662 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.662    clk_IBUF_inst/OUT
    E4                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.662 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.113     0.775    clk_IBUF
    BUFGCE_HDIO_X2Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     0.794 r  clk_IBUF_BUFG_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=3211, routed)        1.599     2.393    U7/clk_IBUF_BUFG
    SLICE_X85Y336        FDCE                                         r  U7/r_lifoMemory_reg[1142]/C
                         clock pessimism             -0.492     1.901    
    SLICE_X85Y336        FDCE (Hold_BFF_SLICEL_C_D)
                                                      0.046     1.947    U7/r_lifoMemory_reg[1142]
  -------------------------------------------------------------------
                         required time                         -1.947    
                         arrival time                           1.989    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 U7/r_lifoMemory_reg[1474]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@130.000ns period=260.000ns})
  Destination:            U7/r_lifoMemory_reg[1474]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@130.000ns period=260.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.094ns  (logic 0.054ns (57.447%)  route 0.040ns (42.553%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.398ns
    Source Clock Delay      (SCD):    1.900ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Net Delay (Source):      1.418ns (routing 0.707ns, distribution 0.711ns)
  Clock Net Delay (Destination): 1.604ns (routing 0.794ns, distribution 0.810ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    E4                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.374     0.374 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.374    clk_IBUF_inst/OUT
    E4                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.374 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.091     0.465    clk_IBUF
    BUFGCE_HDIO_X2Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     0.482 r  clk_IBUF_BUFG_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=3211, routed)        1.418     1.900    U7/clk_IBUF_BUFG
    SLICE_X82Y346        FDCE                                         r  U7/r_lifoMemory_reg[1474]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y346        FDCE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     1.939 r  U7/r_lifoMemory_reg[1474]/Q
                         net (fo=2, routed)           0.025     1.964    U7/r_lifoMemory[1474]
    SLICE_X82Y346        LUT4 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.015     1.979 r  U7/r_lifoMemory[1474]_i_1/O
                         net (fo=1, routed)           0.015     1.994    U7/r_lifoMemory[1474]_i_1_n_0
    SLICE_X82Y346        FDCE                                         r  U7/r_lifoMemory_reg[1474]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    E4                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.662     0.662 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.662    clk_IBUF_inst/OUT
    E4                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.662 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.113     0.775    clk_IBUF
    BUFGCE_HDIO_X2Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     0.794 r  clk_IBUF_BUFG_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=3211, routed)        1.604     2.398    U7/clk_IBUF_BUFG
    SLICE_X82Y346        FDCE                                         r  U7/r_lifoMemory_reg[1474]/C
                         clock pessimism             -0.492     1.906    
    SLICE_X82Y346        FDCE (Hold_BFF_SLICEL_C_D)
                                                      0.046     1.952    U7/r_lifoMemory_reg[1474]
  -------------------------------------------------------------------
                         required time                         -1.952    
                         arrival time                           1.994    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 U7/r_lifoMemory_reg[1534]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@130.000ns period=260.000ns})
  Destination:            U7/r_lifoMemory_reg[1534]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@130.000ns period=260.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.094ns  (logic 0.054ns (57.447%)  route 0.040ns (42.553%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.398ns
    Source Clock Delay      (SCD):    1.899ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Net Delay (Source):      1.417ns (routing 0.707ns, distribution 0.710ns)
  Clock Net Delay (Destination): 1.604ns (routing 0.794ns, distribution 0.810ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    E4                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.374     0.374 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.374    clk_IBUF_inst/OUT
    E4                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.374 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.091     0.465    clk_IBUF
    BUFGCE_HDIO_X2Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     0.482 r  clk_IBUF_BUFG_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=3211, routed)        1.417     1.899    U7/clk_IBUF_BUFG
    SLICE_X80Y348        FDCE                                         r  U7/r_lifoMemory_reg[1534]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y348        FDCE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     1.938 r  U7/r_lifoMemory_reg[1534]/Q
                         net (fo=2, routed)           0.025     1.963    U7/r_lifoMemory[1534]
    SLICE_X80Y348        LUT4 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.015     1.978 r  U7/r_lifoMemory[1534]_i_1/O
                         net (fo=1, routed)           0.015     1.993    U7/r_lifoMemory[1534]_i_1_n_0
    SLICE_X80Y348        FDCE                                         r  U7/r_lifoMemory_reg[1534]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    E4                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.662     0.662 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.662    clk_IBUF_inst/OUT
    E4                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.662 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.113     0.775    clk_IBUF
    BUFGCE_HDIO_X2Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     0.794 r  clk_IBUF_BUFG_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=3211, routed)        1.604     2.398    U7/clk_IBUF_BUFG
    SLICE_X80Y348        FDCE                                         r  U7/r_lifoMemory_reg[1534]/C
                         clock pessimism             -0.493     1.905    
    SLICE_X80Y348        FDCE (Hold_BFF_SLICEL_C_D)
                                                      0.046     1.951    U7/r_lifoMemory_reg[1534]
  -------------------------------------------------------------------
                         required time                         -1.951    
                         arrival time                           1.993    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 U7/r_lifoMemory_reg[1550]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@130.000ns period=260.000ns})
  Destination:            U7/r_lifoMemory_reg[1550]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@130.000ns period=260.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.094ns  (logic 0.054ns (57.447%)  route 0.040ns (42.553%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.393ns
    Source Clock Delay      (SCD):    1.895ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Net Delay (Source):      1.413ns (routing 0.707ns, distribution 0.706ns)
  Clock Net Delay (Destination): 1.599ns (routing 0.794ns, distribution 0.805ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    E4                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.374     0.374 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.374    clk_IBUF_inst/OUT
    E4                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.374 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.091     0.465    clk_IBUF
    BUFGCE_HDIO_X2Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     0.482 r  clk_IBUF_BUFG_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=3211, routed)        1.413     1.895    U7/clk_IBUF_BUFG
    SLICE_X80Y344        FDCE                                         r  U7/r_lifoMemory_reg[1550]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y344        FDCE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     1.934 r  U7/r_lifoMemory_reg[1550]/Q
                         net (fo=2, routed)           0.025     1.959    U7/r_lifoMemory[1550]
    SLICE_X80Y344        LUT4 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.015     1.974 r  U7/r_lifoMemory[1550]_i_1/O
                         net (fo=1, routed)           0.015     1.989    U7/r_lifoMemory[1550]_i_1_n_0
    SLICE_X80Y344        FDCE                                         r  U7/r_lifoMemory_reg[1550]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    E4                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.662     0.662 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.662    clk_IBUF_inst/OUT
    E4                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.662 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.113     0.775    clk_IBUF
    BUFGCE_HDIO_X2Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     0.794 r  clk_IBUF_BUFG_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=3211, routed)        1.599     2.393    U7/clk_IBUF_BUFG
    SLICE_X80Y344        FDCE                                         r  U7/r_lifoMemory_reg[1550]/C
                         clock pessimism             -0.492     1.901    
    SLICE_X80Y344        FDCE (Hold_BFF_SLICEL_C_D)
                                                      0.046     1.947    U7/r_lifoMemory_reg[1550]
  -------------------------------------------------------------------
                         required time                         -1.947    
                         arrival time                           1.989    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 U7/r_lifoMemory_reg[1894]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@130.000ns period=260.000ns})
  Destination:            U7/r_lifoMemory_reg[1894]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@130.000ns period=260.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.094ns  (logic 0.054ns (57.447%)  route 0.040ns (42.553%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.398ns
    Source Clock Delay      (SCD):    1.899ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Net Delay (Source):      1.417ns (routing 0.707ns, distribution 0.710ns)
  Clock Net Delay (Destination): 1.604ns (routing 0.794ns, distribution 0.810ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    E4                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.374     0.374 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.374    clk_IBUF_inst/OUT
    E4                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.374 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.091     0.465    clk_IBUF
    BUFGCE_HDIO_X2Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     0.482 r  clk_IBUF_BUFG_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=3211, routed)        1.417     1.899    U7/clk_IBUF_BUFG
    SLICE_X76Y341        FDCE                                         r  U7/r_lifoMemory_reg[1894]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y341        FDCE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     1.938 r  U7/r_lifoMemory_reg[1894]/Q
                         net (fo=2, routed)           0.025     1.963    U7/r_lifoMemory[1894]
    SLICE_X76Y341        LUT4 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.015     1.978 r  U7/r_lifoMemory[1894]_i_1/O
                         net (fo=1, routed)           0.015     1.993    U7/r_lifoMemory[1894]_i_1_n_0
    SLICE_X76Y341        FDCE                                         r  U7/r_lifoMemory_reg[1894]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    E4                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.662     0.662 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.662    clk_IBUF_inst/OUT
    E4                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.662 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.113     0.775    clk_IBUF
    BUFGCE_HDIO_X2Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     0.794 r  clk_IBUF_BUFG_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=3211, routed)        1.604     2.398    U7/clk_IBUF_BUFG
    SLICE_X76Y341        FDCE                                         r  U7/r_lifoMemory_reg[1894]/C
                         clock pessimism             -0.493     1.905    
    SLICE_X76Y341        FDCE (Hold_BFF_SLICEL_C_D)
                                                      0.046     1.951    U7/r_lifoMemory_reg[1894]
  -------------------------------------------------------------------
                         required time                         -1.951    
                         arrival time                           1.993    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 U7/r_lifoMemory_reg[2045]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@130.000ns period=260.000ns})
  Destination:            U7/r_lifoMemory_reg[2045]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@130.000ns period=260.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.094ns  (logic 0.054ns (57.447%)  route 0.040ns (42.553%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.393ns
    Source Clock Delay      (SCD):    1.895ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Net Delay (Source):      1.413ns (routing 0.707ns, distribution 0.706ns)
  Clock Net Delay (Destination): 1.599ns (routing 0.794ns, distribution 0.805ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    E4                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.374     0.374 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.374    clk_IBUF_inst/OUT
    E4                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.374 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.091     0.465    clk_IBUF
    BUFGCE_HDIO_X2Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     0.482 r  clk_IBUF_BUFG_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=3211, routed)        1.413     1.895    U7/clk_IBUF_BUFG
    SLICE_X80Y338        FDCE                                         r  U7/r_lifoMemory_reg[2045]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y338        FDCE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     1.934 r  U7/r_lifoMemory_reg[2045]/Q
                         net (fo=2, routed)           0.025     1.959    U7/r_lifoMemory[2045]
    SLICE_X80Y338        LUT4 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.015     1.974 r  U7/r_lifoMemory[2045]_i_1/O
                         net (fo=1, routed)           0.015     1.989    U7/r_lifoMemory[2045]_i_1_n_0
    SLICE_X80Y338        FDCE                                         r  U7/r_lifoMemory_reg[2045]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    E4                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.662     0.662 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.662    clk_IBUF_inst/OUT
    E4                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.662 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.113     0.775    clk_IBUF
    BUFGCE_HDIO_X2Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     0.794 r  clk_IBUF_BUFG_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=3211, routed)        1.599     2.393    U7/clk_IBUF_BUFG
    SLICE_X80Y338        FDCE                                         r  U7/r_lifoMemory_reg[2045]/C
                         clock pessimism             -0.492     1.901    
    SLICE_X80Y338        FDCE (Hold_BFF_SLICEL_C_D)
                                                      0.046     1.947    U7/r_lifoMemory_reg[2045]
  -------------------------------------------------------------------
                         required time                         -1.947    
                         arrival time                           1.989    
  -------------------------------------------------------------------
                         slack                                  0.042    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 130.000 }
Period(ns):         260.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location          Pin
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.355         260.000     258.645    RAMB36_X3Y20      U5/r_memArray_reg_bram_4/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.355         260.000     258.645    RAMB36_X4Y20      U5/r_memArray_reg_bram_5/CLKARDCLK
Min Period        n/a     RAMB18E2/CLKARDCLK  n/a            1.355         260.000     258.645    RAMB18_X4Y42      U5/r_memArray_reg_bram_6/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.355         260.000     258.645    RAMB36_X3Y16      U5/r_memArray_reg_bram_0/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.355         260.000     258.645    RAMB36_X3Y17      U5/r_memArray_reg_bram_1/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.355         260.000     258.645    RAMB36_X3Y18      U5/r_memArray_reg_bram_2/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.355         260.000     258.645    RAMB36_X3Y19      U5/r_memArray_reg_bram_3/CLKARDCLK
Min Period        n/a     BUFGCE/I            n/a            1.290         260.000     258.710    BUFGCE_HDIO_X2Y2  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C              n/a            0.550         260.000     259.450    SLICE_X104Y99     U4/Q_reg[481]/C
Min Period        n/a     FDCE/C              n/a            0.550         260.000     259.450    SLICE_X104Y98     U4/Q_reg[482]/C
Low Pulse Width   Fast    RAMB36E2/CLKARDCLK  n/a            0.542         130.000     129.458    RAMB36_X3Y20      U5/r_memArray_reg_bram_4/CLKARDCLK
Low Pulse Width   Fast    RAMB36E2/CLKARDCLK  n/a            0.542         130.000     129.458    RAMB36_X4Y20      U5/r_memArray_reg_bram_5/CLKARDCLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK  n/a            0.542         130.000     129.458    RAMB36_X3Y16      U5/r_memArray_reg_bram_0/CLKARDCLK
Low Pulse Width   Fast    RAMB36E2/CLKARDCLK  n/a            0.542         130.000     129.458    RAMB36_X3Y18      U5/r_memArray_reg_bram_2/CLKARDCLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK  n/a            0.542         130.000     129.458    RAMB36_X4Y20      U5/r_memArray_reg_bram_5/CLKARDCLK
Low Pulse Width   Slow    RAMB18E2/CLKARDCLK  n/a            0.542         130.000     129.458    RAMB18_X4Y42      U5/r_memArray_reg_bram_6/CLKARDCLK
Low Pulse Width   Fast    RAMB18E2/CLKARDCLK  n/a            0.542         130.000     129.458    RAMB18_X4Y42      U5/r_memArray_reg_bram_6/CLKARDCLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK  n/a            0.542         130.000     129.458    RAMB36_X3Y17      U5/r_memArray_reg_bram_1/CLKARDCLK
Low Pulse Width   Fast    RAMB36E2/CLKARDCLK  n/a            0.542         130.000     129.458    RAMB36_X3Y19      U5/r_memArray_reg_bram_3/CLKARDCLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK  n/a            0.542         130.000     129.458    RAMB36_X3Y20      U5/r_memArray_reg_bram_4/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a            0.542         130.000     129.458    RAMB36_X4Y20      U5/r_memArray_reg_bram_5/CLKARDCLK
High Pulse Width  Slow    RAMB18E2/CLKARDCLK  n/a            0.542         130.000     129.458    RAMB18_X4Y42      U5/r_memArray_reg_bram_6/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a            0.542         130.000     129.458    RAMB36_X3Y17      U5/r_memArray_reg_bram_1/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a            0.542         130.000     129.458    RAMB36_X3Y20      U5/r_memArray_reg_bram_4/CLKARDCLK
High Pulse Width  Fast    RAMB36E2/CLKARDCLK  n/a            0.542         130.000     129.458    RAMB36_X3Y20      U5/r_memArray_reg_bram_4/CLKARDCLK
High Pulse Width  Fast    RAMB36E2/CLKARDCLK  n/a            0.542         130.000     129.458    RAMB36_X4Y20      U5/r_memArray_reg_bram_5/CLKARDCLK
High Pulse Width  Fast    RAMB18E2/CLKARDCLK  n/a            0.542         130.000     129.458    RAMB18_X4Y42      U5/r_memArray_reg_bram_6/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a            0.542         130.000     129.458    RAMB36_X3Y16      U5/r_memArray_reg_bram_0/CLKARDCLK
High Pulse Width  Fast    RAMB36E2/CLKARDCLK  n/a            0.542         130.000     129.458    RAMB36_X3Y16      U5/r_memArray_reg_bram_0/CLKARDCLK
High Pulse Width  Fast    RAMB36E2/CLKARDCLK  n/a            0.542         130.000     129.458    RAMB36_X3Y17      U5/r_memArray_reg_bram_1/CLKARDCLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack      258.090ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.250ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             258.090ns  (required time - arrival time)
  Source:                 U8/r_pathMetricsReset_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@130.000ns period=260.000ns})
  Destination:            U4/Q_reg[0]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@130.000ns period=260.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            260.000ns  (clk rise@260.000ns - clk rise@0.000ns)
  Data Path Delay:        1.671ns  (logic 0.079ns (4.728%)  route 1.592ns (95.272%))
  Logic Levels:           0  
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.090ns = ( 263.090 - 260.000 ) 
    Source Clock Delay      (SCD):    3.914ns
    Clock Pessimism Removal (CPR):    0.686ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.642ns (routing 1.289ns, distribution 1.353ns)
  Clock Net Delay (Destination): 2.364ns (routing 1.170ns, distribution 1.194ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    E4                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.040     1.040 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.040    clk_IBUF_inst/OUT
    E4                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.040 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.244    clk_IBUF
    BUFGCE_HDIO_X2Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.272 r  clk_IBUF_BUFG_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=3211, routed)        2.642     3.914    U8/clk_IBUF_BUFG
    SLICE_X102Y110       FDCE                                         r  U8/r_pathMetricsReset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y110       FDCE (Prop_AFF_SLICEL_C_Q)
                                                      0.079     3.993 r  U8/r_pathMetricsReset_reg/Q
                         net (fo=516, routed)         1.592     5.585    U4/Q_reg[263]_2
    SLICE_X109Y50        FDCE                                         f  U4/Q_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)      260.000   260.000 r  
    E4                                                0.000   260.000 r  clk (IN)
                         net (fo=0)                   0.000   260.000    clk_IBUF_inst/I
    E4                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.533   260.533 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000   260.533    clk_IBUF_inst/OUT
    E4                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000   260.533 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169   260.702    clk_IBUF
    BUFGCE_HDIO_X2Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024   260.726 r  clk_IBUF_BUFG_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=3211, routed)        2.364   263.090    U4/clk_IBUF_BUFG
    SLICE_X109Y50        FDCE                                         r  U4/Q_reg[0]/C
                         clock pessimism              0.686   263.776    
                         clock uncertainty           -0.035   263.741    
    SLICE_X109Y50        FDCE (Recov_DFF_SLICEM_C_CLR)
                                                     -0.066   263.675    U4/Q_reg[0]
  -------------------------------------------------------------------
                         required time                        263.675    
                         arrival time                          -5.585    
  -------------------------------------------------------------------
                         slack                                258.090    

Slack (MET) :             258.090ns  (required time - arrival time)
  Source:                 U8/r_pathMetricsReset_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@130.000ns period=260.000ns})
  Destination:            U4/Q_reg[13]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@130.000ns period=260.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            260.000ns  (clk rise@260.000ns - clk rise@0.000ns)
  Data Path Delay:        1.671ns  (logic 0.079ns (4.728%)  route 1.592ns (95.272%))
  Logic Levels:           0  
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.090ns = ( 263.090 - 260.000 ) 
    Source Clock Delay      (SCD):    3.914ns
    Clock Pessimism Removal (CPR):    0.686ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.642ns (routing 1.289ns, distribution 1.353ns)
  Clock Net Delay (Destination): 2.364ns (routing 1.170ns, distribution 1.194ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    E4                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.040     1.040 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.040    clk_IBUF_inst/OUT
    E4                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.040 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.244    clk_IBUF
    BUFGCE_HDIO_X2Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.272 r  clk_IBUF_BUFG_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=3211, routed)        2.642     3.914    U8/clk_IBUF_BUFG
    SLICE_X102Y110       FDCE                                         r  U8/r_pathMetricsReset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y110       FDCE (Prop_AFF_SLICEL_C_Q)
                                                      0.079     3.993 r  U8/r_pathMetricsReset_reg/Q
                         net (fo=516, routed)         1.592     5.585    U4/Q_reg[263]_2
    SLICE_X109Y50        FDCE                                         f  U4/Q_reg[13]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)      260.000   260.000 r  
    E4                                                0.000   260.000 r  clk (IN)
                         net (fo=0)                   0.000   260.000    clk_IBUF_inst/I
    E4                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.533   260.533 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000   260.533    clk_IBUF_inst/OUT
    E4                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000   260.533 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169   260.702    clk_IBUF
    BUFGCE_HDIO_X2Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024   260.726 r  clk_IBUF_BUFG_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=3211, routed)        2.364   263.090    U4/clk_IBUF_BUFG
    SLICE_X109Y50        FDCE                                         r  U4/Q_reg[13]/C
                         clock pessimism              0.686   263.776    
                         clock uncertainty           -0.035   263.741    
    SLICE_X109Y50        FDCE (Recov_CFF_SLICEM_C_CLR)
                                                     -0.066   263.675    U4/Q_reg[13]
  -------------------------------------------------------------------
                         required time                        263.675    
                         arrival time                          -5.585    
  -------------------------------------------------------------------
                         slack                                258.090    

Slack (MET) :             258.098ns  (required time - arrival time)
  Source:                 U8/r_pathMetricsReset_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@130.000ns period=260.000ns})
  Destination:            U4/Q_reg[4]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@130.000ns period=260.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            260.000ns  (clk rise@260.000ns - clk rise@0.000ns)
  Data Path Delay:        1.659ns  (logic 0.079ns (4.762%)  route 1.580ns (95.238%))
  Logic Levels:           0  
  Clock Path Skew:        -0.142ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.086ns = ( 263.086 - 260.000 ) 
    Source Clock Delay      (SCD):    3.914ns
    Clock Pessimism Removal (CPR):    0.686ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.642ns (routing 1.289ns, distribution 1.353ns)
  Clock Net Delay (Destination): 2.360ns (routing 1.170ns, distribution 1.190ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    E4                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.040     1.040 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.040    clk_IBUF_inst/OUT
    E4                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.040 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.244    clk_IBUF
    BUFGCE_HDIO_X2Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.272 r  clk_IBUF_BUFG_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=3211, routed)        2.642     3.914    U8/clk_IBUF_BUFG
    SLICE_X102Y110       FDCE                                         r  U8/r_pathMetricsReset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y110       FDCE (Prop_AFF_SLICEL_C_Q)
                                                      0.079     3.993 r  U8/r_pathMetricsReset_reg/Q
                         net (fo=516, routed)         1.580     5.573    U4/Q_reg[263]_2
    SLICE_X111Y49        FDCE                                         f  U4/Q_reg[4]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)      260.000   260.000 r  
    E4                                                0.000   260.000 r  clk (IN)
                         net (fo=0)                   0.000   260.000    clk_IBUF_inst/I
    E4                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.533   260.533 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000   260.533    clk_IBUF_inst/OUT
    E4                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000   260.533 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169   260.702    clk_IBUF
    BUFGCE_HDIO_X2Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024   260.726 r  clk_IBUF_BUFG_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=3211, routed)        2.360   263.086    U4/clk_IBUF_BUFG
    SLICE_X111Y49        FDCE                                         r  U4/Q_reg[4]/C
                         clock pessimism              0.686   263.772    
                         clock uncertainty           -0.035   263.737    
    SLICE_X111Y49        FDCE (Recov_BFF_SLICEL_C_CLR)
                                                     -0.066   263.671    U4/Q_reg[4]
  -------------------------------------------------------------------
                         required time                        263.671    
                         arrival time                          -5.573    
  -------------------------------------------------------------------
                         slack                                258.098    

Slack (MET) :             258.099ns  (required time - arrival time)
  Source:                 U8/r_pathMetricsReset_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@130.000ns period=260.000ns})
  Destination:            U4/Q_reg[6]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@130.000ns period=260.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            260.000ns  (clk rise@260.000ns - clk rise@0.000ns)
  Data Path Delay:        1.671ns  (logic 0.079ns (4.728%)  route 1.592ns (95.272%))
  Logic Levels:           0  
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.099ns = ( 263.099 - 260.000 ) 
    Source Clock Delay      (SCD):    3.914ns
    Clock Pessimism Removal (CPR):    0.686ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.642ns (routing 1.289ns, distribution 1.353ns)
  Clock Net Delay (Destination): 2.373ns (routing 1.170ns, distribution 1.203ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    E4                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.040     1.040 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.040    clk_IBUF_inst/OUT
    E4                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.040 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.244    clk_IBUF
    BUFGCE_HDIO_X2Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.272 r  clk_IBUF_BUFG_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=3211, routed)        2.642     3.914    U8/clk_IBUF_BUFG
    SLICE_X102Y110       FDCE                                         r  U8/r_pathMetricsReset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y110       FDCE (Prop_AFF_SLICEL_C_Q)
                                                      0.079     3.993 r  U8/r_pathMetricsReset_reg/Q
                         net (fo=516, routed)         1.592     5.585    U4/Q_reg[263]_2
    SLICE_X109Y49        FDCE                                         f  U4/Q_reg[6]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)      260.000   260.000 r  
    E4                                                0.000   260.000 r  clk (IN)
                         net (fo=0)                   0.000   260.000    clk_IBUF_inst/I
    E4                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.533   260.533 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000   260.533    clk_IBUF_inst/OUT
    E4                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000   260.533 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169   260.702    clk_IBUF
    BUFGCE_HDIO_X2Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024   260.726 r  clk_IBUF_BUFG_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=3211, routed)        2.373   263.099    U4/clk_IBUF_BUFG
    SLICE_X109Y49        FDCE                                         r  U4/Q_reg[6]/C
                         clock pessimism              0.686   263.785    
                         clock uncertainty           -0.035   263.750    
    SLICE_X109Y49        FDCE (Recov_DFF_SLICEM_C_CLR)
                                                     -0.066   263.684    U4/Q_reg[6]
  -------------------------------------------------------------------
                         required time                        263.684    
                         arrival time                          -5.585    
  -------------------------------------------------------------------
                         slack                                258.099    

Slack (MET) :             258.099ns  (required time - arrival time)
  Source:                 U8/r_pathMetricsReset_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@130.000ns period=260.000ns})
  Destination:            U4/Q_reg[7]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@130.000ns period=260.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            260.000ns  (clk rise@260.000ns - clk rise@0.000ns)
  Data Path Delay:        1.671ns  (logic 0.079ns (4.728%)  route 1.592ns (95.272%))
  Logic Levels:           0  
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.099ns = ( 263.099 - 260.000 ) 
    Source Clock Delay      (SCD):    3.914ns
    Clock Pessimism Removal (CPR):    0.686ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.642ns (routing 1.289ns, distribution 1.353ns)
  Clock Net Delay (Destination): 2.373ns (routing 1.170ns, distribution 1.203ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    E4                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.040     1.040 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.040    clk_IBUF_inst/OUT
    E4                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.040 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.244    clk_IBUF
    BUFGCE_HDIO_X2Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.272 r  clk_IBUF_BUFG_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=3211, routed)        2.642     3.914    U8/clk_IBUF_BUFG
    SLICE_X102Y110       FDCE                                         r  U8/r_pathMetricsReset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y110       FDCE (Prop_AFF_SLICEL_C_Q)
                                                      0.079     3.993 r  U8/r_pathMetricsReset_reg/Q
                         net (fo=516, routed)         1.592     5.585    U4/Q_reg[263]_2
    SLICE_X109Y49        FDCE                                         f  U4/Q_reg[7]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)      260.000   260.000 r  
    E4                                                0.000   260.000 r  clk (IN)
                         net (fo=0)                   0.000   260.000    clk_IBUF_inst/I
    E4                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.533   260.533 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000   260.533    clk_IBUF_inst/OUT
    E4                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000   260.533 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169   260.702    clk_IBUF
    BUFGCE_HDIO_X2Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024   260.726 r  clk_IBUF_BUFG_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=3211, routed)        2.373   263.099    U4/clk_IBUF_BUFG
    SLICE_X109Y49        FDCE                                         r  U4/Q_reg[7]/C
                         clock pessimism              0.686   263.785    
                         clock uncertainty           -0.035   263.750    
    SLICE_X109Y49        FDCE (Recov_CFF_SLICEM_C_CLR)
                                                     -0.066   263.684    U4/Q_reg[7]
  -------------------------------------------------------------------
                         required time                        263.684    
                         arrival time                          -5.585    
  -------------------------------------------------------------------
                         slack                                258.099    

Slack (MET) :             258.101ns  (required time - arrival time)
  Source:                 U8/r_pathMetricsReset_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@130.000ns period=260.000ns})
  Destination:            U4/Q_reg[12]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@130.000ns period=260.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            260.000ns  (clk rise@260.000ns - clk rise@0.000ns)
  Data Path Delay:        1.668ns  (logic 0.079ns (4.736%)  route 1.589ns (95.264%))
  Logic Levels:           0  
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.098ns = ( 263.098 - 260.000 ) 
    Source Clock Delay      (SCD):    3.914ns
    Clock Pessimism Removal (CPR):    0.686ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.642ns (routing 1.289ns, distribution 1.353ns)
  Clock Net Delay (Destination): 2.372ns (routing 1.170ns, distribution 1.202ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    E4                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.040     1.040 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.040    clk_IBUF_inst/OUT
    E4                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.040 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.244    clk_IBUF
    BUFGCE_HDIO_X2Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.272 r  clk_IBUF_BUFG_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=3211, routed)        2.642     3.914    U8/clk_IBUF_BUFG
    SLICE_X102Y110       FDCE                                         r  U8/r_pathMetricsReset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y110       FDCE (Prop_AFF_SLICEL_C_Q)
                                                      0.079     3.993 r  U8/r_pathMetricsReset_reg/Q
                         net (fo=516, routed)         1.589     5.582    U4/Q_reg[263]_2
    SLICE_X109Y49        FDCE                                         f  U4/Q_reg[12]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)      260.000   260.000 r  
    E4                                                0.000   260.000 r  clk (IN)
                         net (fo=0)                   0.000   260.000    clk_IBUF_inst/I
    E4                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.533   260.533 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000   260.533    clk_IBUF_inst/OUT
    E4                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000   260.533 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169   260.702    clk_IBUF
    BUFGCE_HDIO_X2Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024   260.726 r  clk_IBUF_BUFG_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=3211, routed)        2.372   263.098    U4/clk_IBUF_BUFG
    SLICE_X109Y49        FDCE                                         r  U4/Q_reg[12]/C
                         clock pessimism              0.686   263.784    
                         clock uncertainty           -0.035   263.749    
    SLICE_X109Y49        FDCE (Recov_HFF_SLICEM_C_CLR)
                                                     -0.066   263.683    U4/Q_reg[12]
  -------------------------------------------------------------------
                         required time                        263.683    
                         arrival time                          -5.582    
  -------------------------------------------------------------------
                         slack                                258.101    

Slack (MET) :             258.101ns  (required time - arrival time)
  Source:                 U8/r_pathMetricsReset_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@130.000ns period=260.000ns})
  Destination:            U4/Q_reg[3]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@130.000ns period=260.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            260.000ns  (clk rise@260.000ns - clk rise@0.000ns)
  Data Path Delay:        1.668ns  (logic 0.079ns (4.736%)  route 1.589ns (95.264%))
  Logic Levels:           0  
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.098ns = ( 263.098 - 260.000 ) 
    Source Clock Delay      (SCD):    3.914ns
    Clock Pessimism Removal (CPR):    0.686ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.642ns (routing 1.289ns, distribution 1.353ns)
  Clock Net Delay (Destination): 2.372ns (routing 1.170ns, distribution 1.202ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    E4                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.040     1.040 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.040    clk_IBUF_inst/OUT
    E4                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.040 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.244    clk_IBUF
    BUFGCE_HDIO_X2Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.272 r  clk_IBUF_BUFG_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=3211, routed)        2.642     3.914    U8/clk_IBUF_BUFG
    SLICE_X102Y110       FDCE                                         r  U8/r_pathMetricsReset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y110       FDCE (Prop_AFF_SLICEL_C_Q)
                                                      0.079     3.993 r  U8/r_pathMetricsReset_reg/Q
                         net (fo=516, routed)         1.589     5.582    U4/Q_reg[263]_2
    SLICE_X109Y49        FDCE                                         f  U4/Q_reg[3]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)      260.000   260.000 r  
    E4                                                0.000   260.000 r  clk (IN)
                         net (fo=0)                   0.000   260.000    clk_IBUF_inst/I
    E4                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.533   260.533 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000   260.533    clk_IBUF_inst/OUT
    E4                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000   260.533 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169   260.702    clk_IBUF
    BUFGCE_HDIO_X2Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024   260.726 r  clk_IBUF_BUFG_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=3211, routed)        2.372   263.098    U4/clk_IBUF_BUFG
    SLICE_X109Y49        FDCE                                         r  U4/Q_reg[3]/C
                         clock pessimism              0.686   263.784    
                         clock uncertainty           -0.035   263.749    
    SLICE_X109Y49        FDCE (Recov_GFF_SLICEM_C_CLR)
                                                     -0.066   263.683    U4/Q_reg[3]
  -------------------------------------------------------------------
                         required time                        263.683    
                         arrival time                          -5.582    
  -------------------------------------------------------------------
                         slack                                258.101    

Slack (MET) :             258.101ns  (required time - arrival time)
  Source:                 U8/r_pathMetricsReset_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@130.000ns period=260.000ns})
  Destination:            U4/Q_reg[5]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@130.000ns period=260.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            260.000ns  (clk rise@260.000ns - clk rise@0.000ns)
  Data Path Delay:        1.668ns  (logic 0.079ns (4.736%)  route 1.589ns (95.264%))
  Logic Levels:           0  
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.098ns = ( 263.098 - 260.000 ) 
    Source Clock Delay      (SCD):    3.914ns
    Clock Pessimism Removal (CPR):    0.686ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.642ns (routing 1.289ns, distribution 1.353ns)
  Clock Net Delay (Destination): 2.372ns (routing 1.170ns, distribution 1.202ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    E4                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.040     1.040 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.040    clk_IBUF_inst/OUT
    E4                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.040 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.244    clk_IBUF
    BUFGCE_HDIO_X2Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.272 r  clk_IBUF_BUFG_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=3211, routed)        2.642     3.914    U8/clk_IBUF_BUFG
    SLICE_X102Y110       FDCE                                         r  U8/r_pathMetricsReset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y110       FDCE (Prop_AFF_SLICEL_C_Q)
                                                      0.079     3.993 r  U8/r_pathMetricsReset_reg/Q
                         net (fo=516, routed)         1.589     5.582    U4/Q_reg[263]_2
    SLICE_X109Y49        FDCE                                         f  U4/Q_reg[5]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)      260.000   260.000 r  
    E4                                                0.000   260.000 r  clk (IN)
                         net (fo=0)                   0.000   260.000    clk_IBUF_inst/I
    E4                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.533   260.533 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000   260.533    clk_IBUF_inst/OUT
    E4                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000   260.533 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169   260.702    clk_IBUF
    BUFGCE_HDIO_X2Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024   260.726 r  clk_IBUF_BUFG_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=3211, routed)        2.372   263.098    U4/clk_IBUF_BUFG
    SLICE_X109Y49        FDCE                                         r  U4/Q_reg[5]/C
                         clock pessimism              0.686   263.784    
                         clock uncertainty           -0.035   263.749    
    SLICE_X109Y49        FDCE (Recov_FFF_SLICEM_C_CLR)
                                                     -0.066   263.683    U4/Q_reg[5]
  -------------------------------------------------------------------
                         required time                        263.683    
                         arrival time                          -5.582    
  -------------------------------------------------------------------
                         slack                                258.101    

Slack (MET) :             258.110ns  (required time - arrival time)
  Source:                 U8/r_pathMetricsReset_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@130.000ns period=260.000ns})
  Destination:            U4/Q_reg[1]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@130.000ns period=260.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            260.000ns  (clk rise@260.000ns - clk rise@0.000ns)
  Data Path Delay:        1.656ns  (logic 0.079ns (4.771%)  route 1.577ns (95.229%))
  Logic Levels:           0  
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.095ns = ( 263.095 - 260.000 ) 
    Source Clock Delay      (SCD):    3.914ns
    Clock Pessimism Removal (CPR):    0.686ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.642ns (routing 1.289ns, distribution 1.353ns)
  Clock Net Delay (Destination): 2.369ns (routing 1.170ns, distribution 1.199ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    E4                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.040     1.040 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.040    clk_IBUF_inst/OUT
    E4                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.040 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.244    clk_IBUF
    BUFGCE_HDIO_X2Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.272 r  clk_IBUF_BUFG_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=3211, routed)        2.642     3.914    U8/clk_IBUF_BUFG
    SLICE_X102Y110       FDCE                                         r  U8/r_pathMetricsReset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y110       FDCE (Prop_AFF_SLICEL_C_Q)
                                                      0.079     3.993 r  U8/r_pathMetricsReset_reg/Q
                         net (fo=516, routed)         1.577     5.570    U4/Q_reg[263]_2
    SLICE_X110Y49        FDCE                                         f  U4/Q_reg[1]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)      260.000   260.000 r  
    E4                                                0.000   260.000 r  clk (IN)
                         net (fo=0)                   0.000   260.000    clk_IBUF_inst/I
    E4                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.533   260.533 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000   260.533    clk_IBUF_inst/OUT
    E4                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000   260.533 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169   260.702    clk_IBUF
    BUFGCE_HDIO_X2Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024   260.726 r  clk_IBUF_BUFG_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=3211, routed)        2.369   263.095    U4/clk_IBUF_BUFG
    SLICE_X110Y49        FDCE                                         r  U4/Q_reg[1]/C
                         clock pessimism              0.686   263.781    
                         clock uncertainty           -0.035   263.746    
    SLICE_X110Y49        FDCE (Recov_DFF_SLICEL_C_CLR)
                                                     -0.066   263.680    U4/Q_reg[1]
  -------------------------------------------------------------------
                         required time                        263.680    
                         arrival time                          -5.570    
  -------------------------------------------------------------------
                         slack                                258.110    

Slack (MET) :             258.173ns  (required time - arrival time)
  Source:                 U8/r_pathMetricsReset_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@130.000ns period=260.000ns})
  Destination:            U4/Q_reg[34]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@130.000ns period=260.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            260.000ns  (clk rise@260.000ns - clk rise@0.000ns)
  Data Path Delay:        1.579ns  (logic 0.079ns (5.003%)  route 1.500ns (94.997%))
  Logic Levels:           0  
  Clock Path Skew:        -0.147ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.081ns = ( 263.081 - 260.000 ) 
    Source Clock Delay      (SCD):    3.914ns
    Clock Pessimism Removal (CPR):    0.686ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.642ns (routing 1.289ns, distribution 1.353ns)
  Clock Net Delay (Destination): 2.355ns (routing 1.170ns, distribution 1.185ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    E4                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.040     1.040 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.040    clk_IBUF_inst/OUT
    E4                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.040 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.244    clk_IBUF
    BUFGCE_HDIO_X2Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.272 r  clk_IBUF_BUFG_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=3211, routed)        2.642     3.914    U8/clk_IBUF_BUFG
    SLICE_X102Y110       FDCE                                         r  U8/r_pathMetricsReset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y110       FDCE (Prop_AFF_SLICEL_C_Q)
                                                      0.079     3.993 r  U8/r_pathMetricsReset_reg/Q
                         net (fo=516, routed)         1.500     5.493    U4/Q_reg[263]_2
    SLICE_X102Y55        FDCE                                         f  U4/Q_reg[34]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)      260.000   260.000 r  
    E4                                                0.000   260.000 r  clk (IN)
                         net (fo=0)                   0.000   260.000    clk_IBUF_inst/I
    E4                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.533   260.533 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000   260.533    clk_IBUF_inst/OUT
    E4                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000   260.533 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169   260.702    clk_IBUF
    BUFGCE_HDIO_X2Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024   260.726 r  clk_IBUF_BUFG_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=3211, routed)        2.355   263.081    U4/clk_IBUF_BUFG
    SLICE_X102Y55        FDCE                                         r  U4/Q_reg[34]/C
                         clock pessimism              0.686   263.767    
                         clock uncertainty           -0.035   263.732    
    SLICE_X102Y55        FDCE (Recov_BFF_SLICEL_C_CLR)
                                                     -0.066   263.666    U4/Q_reg[34]
  -------------------------------------------------------------------
                         required time                        263.666    
                         arrival time                          -5.493    
  -------------------------------------------------------------------
                         slack                                258.173    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 U8/r_pathMetricsReset_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@130.000ns period=260.000ns})
  Destination:            U4/Q_reg[235]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@130.000ns period=260.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.236ns  (logic 0.039ns (16.525%)  route 0.197ns (83.475%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.416ns
    Source Clock Delay      (SCD):    1.930ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Net Delay (Source):      1.448ns (routing 0.707ns, distribution 0.741ns)
  Clock Net Delay (Destination): 1.622ns (routing 0.794ns, distribution 0.828ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    E4                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.374     0.374 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.374    clk_IBUF_inst/OUT
    E4                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.374 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.091     0.465    clk_IBUF
    BUFGCE_HDIO_X2Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     0.482 r  clk_IBUF_BUFG_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=3211, routed)        1.448     1.930    U8/clk_IBUF_BUFG
    SLICE_X102Y110       FDCE                                         r  U8/r_pathMetricsReset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y110       FDCE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     1.969 r  U8/r_pathMetricsReset_reg/Q
                         net (fo=516, routed)         0.197     2.166    U4/Q_reg[263]_2
    SLICE_X101Y95        FDCE                                         f  U4/Q_reg[235]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    E4                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.662     0.662 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.662    clk_IBUF_inst/OUT
    E4                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.662 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.113     0.775    clk_IBUF
    BUFGCE_HDIO_X2Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     0.794 r  clk_IBUF_BUFG_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=3211, routed)        1.622     2.416    U4/clk_IBUF_BUFG
    SLICE_X101Y95        FDCE                                         r  U4/Q_reg[235]/C
                         clock pessimism             -0.480     1.936    
    SLICE_X101Y95        FDCE (Remov_HFF_SLICEL_C_CLR)
                                                     -0.020     1.916    U4/Q_reg[235]
  -------------------------------------------------------------------
                         required time                         -1.916    
                         arrival time                           2.166    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 U8/r_pathMetricsReset_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@130.000ns period=260.000ns})
  Destination:            U4/Q_reg[236]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@130.000ns period=260.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.236ns  (logic 0.039ns (16.525%)  route 0.197ns (83.475%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.416ns
    Source Clock Delay      (SCD):    1.930ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Net Delay (Source):      1.448ns (routing 0.707ns, distribution 0.741ns)
  Clock Net Delay (Destination): 1.622ns (routing 0.794ns, distribution 0.828ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    E4                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.374     0.374 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.374    clk_IBUF_inst/OUT
    E4                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.374 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.091     0.465    clk_IBUF
    BUFGCE_HDIO_X2Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     0.482 r  clk_IBUF_BUFG_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=3211, routed)        1.448     1.930    U8/clk_IBUF_BUFG
    SLICE_X102Y110       FDCE                                         r  U8/r_pathMetricsReset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y110       FDCE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     1.969 r  U8/r_pathMetricsReset_reg/Q
                         net (fo=516, routed)         0.197     2.166    U4/Q_reg[263]_2
    SLICE_X101Y95        FDCE                                         f  U4/Q_reg[236]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    E4                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.662     0.662 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.662    clk_IBUF_inst/OUT
    E4                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.662 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.113     0.775    clk_IBUF
    BUFGCE_HDIO_X2Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     0.794 r  clk_IBUF_BUFG_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=3211, routed)        1.622     2.416    U4/clk_IBUF_BUFG
    SLICE_X101Y95        FDCE                                         r  U4/Q_reg[236]/C
                         clock pessimism             -0.480     1.936    
    SLICE_X101Y95        FDCE (Remov_GFF_SLICEL_C_CLR)
                                                     -0.020     1.916    U4/Q_reg[236]
  -------------------------------------------------------------------
                         required time                         -1.916    
                         arrival time                           2.166    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 U8/r_pathMetricsReset_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@130.000ns period=260.000ns})
  Destination:            U4/Q_reg[234]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@130.000ns period=260.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.236ns  (logic 0.039ns (16.525%)  route 0.197ns (83.475%))
  Logic Levels:           0  
  Clock Path Skew:        0.002ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.412ns
    Source Clock Delay      (SCD):    1.930ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Net Delay (Source):      1.448ns (routing 0.707ns, distribution 0.741ns)
  Clock Net Delay (Destination): 1.618ns (routing 0.794ns, distribution 0.824ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    E4                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.374     0.374 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.374    clk_IBUF_inst/OUT
    E4                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.374 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.091     0.465    clk_IBUF
    BUFGCE_HDIO_X2Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     0.482 r  clk_IBUF_BUFG_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=3211, routed)        1.448     1.930    U8/clk_IBUF_BUFG
    SLICE_X102Y110       FDCE                                         r  U8/r_pathMetricsReset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y110       FDCE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     1.969 r  U8/r_pathMetricsReset_reg/Q
                         net (fo=516, routed)         0.197     2.166    U4/Q_reg[263]_2
    SLICE_X102Y95        FDCE                                         f  U4/Q_reg[234]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    E4                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.662     0.662 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.662    clk_IBUF_inst/OUT
    E4                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.662 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.113     0.775    clk_IBUF
    BUFGCE_HDIO_X2Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     0.794 r  clk_IBUF_BUFG_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=3211, routed)        1.618     2.412    U4/clk_IBUF_BUFG
    SLICE_X102Y95        FDCE                                         r  U4/Q_reg[234]/C
                         clock pessimism             -0.480     1.932    
    SLICE_X102Y95        FDCE (Remov_CFF_SLICEL_C_CLR)
                                                     -0.020     1.912    U4/Q_reg[234]
  -------------------------------------------------------------------
                         required time                         -1.912    
                         arrival time                           2.166    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.257ns  (arrival time - required time)
  Source:                 U8/r_pathMetricsReset_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@130.000ns period=260.000ns})
  Destination:            U4/Q_reg[472]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@130.000ns period=260.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.238ns  (logic 0.039ns (16.387%)  route 0.199ns (83.614%))
  Logic Levels:           0  
  Clock Path Skew:        0.001ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.411ns
    Source Clock Delay      (SCD):    1.930ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Net Delay (Source):      1.448ns (routing 0.707ns, distribution 0.741ns)
  Clock Net Delay (Destination): 1.617ns (routing 0.794ns, distribution 0.823ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    E4                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.374     0.374 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.374    clk_IBUF_inst/OUT
    E4                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.374 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.091     0.465    clk_IBUF
    BUFGCE_HDIO_X2Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     0.482 r  clk_IBUF_BUFG_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=3211, routed)        1.448     1.930    U8/clk_IBUF_BUFG
    SLICE_X102Y110       FDCE                                         r  U8/r_pathMetricsReset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y110       FDCE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     1.969 r  U8/r_pathMetricsReset_reg/Q
                         net (fo=516, routed)         0.199     2.168    U4/Q_reg[263]_2
    SLICE_X102Y93        FDCE                                         f  U4/Q_reg[472]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    E4                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.662     0.662 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.662    clk_IBUF_inst/OUT
    E4                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.662 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.113     0.775    clk_IBUF
    BUFGCE_HDIO_X2Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     0.794 r  clk_IBUF_BUFG_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=3211, routed)        1.617     2.411    U4/clk_IBUF_BUFG
    SLICE_X102Y93        FDCE                                         r  U4/Q_reg[472]/C
                         clock pessimism             -0.480     1.931    
    SLICE_X102Y93        FDCE (Remov_DFF_SLICEL_C_CLR)
                                                     -0.020     1.911    U4/Q_reg[472]
  -------------------------------------------------------------------
                         required time                         -1.911    
                         arrival time                           2.168    
  -------------------------------------------------------------------
                         slack                                  0.257    

Slack (MET) :             0.257ns  (arrival time - required time)
  Source:                 U8/r_pathMetricsReset_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@130.000ns period=260.000ns})
  Destination:            U4/Q_reg[473]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@130.000ns period=260.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.238ns  (logic 0.039ns (16.387%)  route 0.199ns (83.614%))
  Logic Levels:           0  
  Clock Path Skew:        0.001ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.411ns
    Source Clock Delay      (SCD):    1.930ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Net Delay (Source):      1.448ns (routing 0.707ns, distribution 0.741ns)
  Clock Net Delay (Destination): 1.617ns (routing 0.794ns, distribution 0.823ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    E4                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.374     0.374 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.374    clk_IBUF_inst/OUT
    E4                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.374 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.091     0.465    clk_IBUF
    BUFGCE_HDIO_X2Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     0.482 r  clk_IBUF_BUFG_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=3211, routed)        1.448     1.930    U8/clk_IBUF_BUFG
    SLICE_X102Y110       FDCE                                         r  U8/r_pathMetricsReset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y110       FDCE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     1.969 r  U8/r_pathMetricsReset_reg/Q
                         net (fo=516, routed)         0.199     2.168    U4/Q_reg[263]_2
    SLICE_X101Y93        FDCE                                         f  U4/Q_reg[473]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    E4                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.662     0.662 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.662    clk_IBUF_inst/OUT
    E4                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.662 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.113     0.775    clk_IBUF
    BUFGCE_HDIO_X2Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     0.794 r  clk_IBUF_BUFG_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=3211, routed)        1.617     2.411    U4/clk_IBUF_BUFG
    SLICE_X101Y93        FDCE                                         r  U4/Q_reg[473]/C
                         clock pessimism             -0.480     1.931    
    SLICE_X101Y93        FDCE (Remov_DFF_SLICEL_C_CLR)
                                                     -0.020     1.911    U4/Q_reg[473]
  -------------------------------------------------------------------
                         required time                         -1.911    
                         arrival time                           2.168    
  -------------------------------------------------------------------
                         slack                                  0.257    

Slack (MET) :             0.257ns  (arrival time - required time)
  Source:                 U8/r_pathMetricsReset_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@130.000ns period=260.000ns})
  Destination:            U4/Q_reg[474]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@130.000ns period=260.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.238ns  (logic 0.039ns (16.387%)  route 0.199ns (83.614%))
  Logic Levels:           0  
  Clock Path Skew:        0.001ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.411ns
    Source Clock Delay      (SCD):    1.930ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Net Delay (Source):      1.448ns (routing 0.707ns, distribution 0.741ns)
  Clock Net Delay (Destination): 1.617ns (routing 0.794ns, distribution 0.823ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    E4                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.374     0.374 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.374    clk_IBUF_inst/OUT
    E4                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.374 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.091     0.465    clk_IBUF
    BUFGCE_HDIO_X2Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     0.482 r  clk_IBUF_BUFG_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=3211, routed)        1.448     1.930    U8/clk_IBUF_BUFG
    SLICE_X102Y110       FDCE                                         r  U8/r_pathMetricsReset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y110       FDCE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     1.969 r  U8/r_pathMetricsReset_reg/Q
                         net (fo=516, routed)         0.199     2.168    U4/Q_reg[263]_2
    SLICE_X102Y93        FDCE                                         f  U4/Q_reg[474]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    E4                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.662     0.662 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.662    clk_IBUF_inst/OUT
    E4                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.662 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.113     0.775    clk_IBUF
    BUFGCE_HDIO_X2Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     0.794 r  clk_IBUF_BUFG_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=3211, routed)        1.617     2.411    U4/clk_IBUF_BUFG
    SLICE_X102Y93        FDCE                                         r  U4/Q_reg[474]/C
                         clock pessimism             -0.480     1.931    
    SLICE_X102Y93        FDCE (Remov_CFF_SLICEL_C_CLR)
                                                     -0.020     1.911    U4/Q_reg[474]
  -------------------------------------------------------------------
                         required time                         -1.911    
                         arrival time                           2.168    
  -------------------------------------------------------------------
                         slack                                  0.257    

Slack (MET) :             0.257ns  (arrival time - required time)
  Source:                 U8/r_pathMetricsReset_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@130.000ns period=260.000ns})
  Destination:            U4/Q_reg[475]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@130.000ns period=260.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.238ns  (logic 0.039ns (16.387%)  route 0.199ns (83.614%))
  Logic Levels:           0  
  Clock Path Skew:        0.001ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.411ns
    Source Clock Delay      (SCD):    1.930ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Net Delay (Source):      1.448ns (routing 0.707ns, distribution 0.741ns)
  Clock Net Delay (Destination): 1.617ns (routing 0.794ns, distribution 0.823ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    E4                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.374     0.374 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.374    clk_IBUF_inst/OUT
    E4                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.374 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.091     0.465    clk_IBUF
    BUFGCE_HDIO_X2Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     0.482 r  clk_IBUF_BUFG_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=3211, routed)        1.448     1.930    U8/clk_IBUF_BUFG
    SLICE_X102Y110       FDCE                                         r  U8/r_pathMetricsReset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y110       FDCE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     1.969 r  U8/r_pathMetricsReset_reg/Q
                         net (fo=516, routed)         0.199     2.168    U4/Q_reg[263]_2
    SLICE_X102Y93        FDCE                                         f  U4/Q_reg[475]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    E4                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.662     0.662 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.662    clk_IBUF_inst/OUT
    E4                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.662 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.113     0.775    clk_IBUF
    BUFGCE_HDIO_X2Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     0.794 r  clk_IBUF_BUFG_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=3211, routed)        1.617     2.411    U4/clk_IBUF_BUFG
    SLICE_X102Y93        FDCE                                         r  U4/Q_reg[475]/C
                         clock pessimism             -0.480     1.931    
    SLICE_X102Y93        FDCE (Remov_BFF_SLICEL_C_CLR)
                                                     -0.020     1.911    U4/Q_reg[475]
  -------------------------------------------------------------------
                         required time                         -1.911    
                         arrival time                           2.168    
  -------------------------------------------------------------------
                         slack                                  0.257    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 U8/r_pathMetricsReset_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@130.000ns period=260.000ns})
  Destination:            U4/Q_reg[469]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@130.000ns period=260.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.039ns (14.182%)  route 0.236ns (85.818%))
  Logic Levels:           0  
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.407ns
    Source Clock Delay      (SCD):    1.930ns
    Clock Pessimism Removal (CPR):    0.448ns
  Clock Net Delay (Source):      1.448ns (routing 0.707ns, distribution 0.741ns)
  Clock Net Delay (Destination): 1.613ns (routing 0.794ns, distribution 0.819ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    E4                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.374     0.374 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.374    clk_IBUF_inst/OUT
    E4                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.374 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.091     0.465    clk_IBUF
    BUFGCE_HDIO_X2Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     0.482 r  clk_IBUF_BUFG_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=3211, routed)        1.448     1.930    U8/clk_IBUF_BUFG
    SLICE_X102Y110       FDCE                                         r  U8/r_pathMetricsReset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y110       FDCE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     1.969 r  U8/r_pathMetricsReset_reg/Q
                         net (fo=516, routed)         0.236     2.205    U4/Q_reg[263]_2
    SLICE_X100Y95        FDCE                                         f  U4/Q_reg[469]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    E4                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.662     0.662 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.662    clk_IBUF_inst/OUT
    E4                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.662 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.113     0.775    clk_IBUF
    BUFGCE_HDIO_X2Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     0.794 r  clk_IBUF_BUFG_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=3211, routed)        1.613     2.407    U4/clk_IBUF_BUFG
    SLICE_X100Y95        FDCE                                         r  U4/Q_reg[469]/C
                         clock pessimism             -0.448     1.959    
    SLICE_X100Y95        FDCE (Remov_DFF_SLICEL_C_CLR)
                                                     -0.020     1.939    U4/Q_reg[469]
  -------------------------------------------------------------------
                         required time                         -1.939    
                         arrival time                           2.205    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 U8/r_pathMetricsReset_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@130.000ns period=260.000ns})
  Destination:            U4/Q_reg[470]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@130.000ns period=260.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.039ns (14.182%)  route 0.236ns (85.818%))
  Logic Levels:           0  
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.407ns
    Source Clock Delay      (SCD):    1.930ns
    Clock Pessimism Removal (CPR):    0.448ns
  Clock Net Delay (Source):      1.448ns (routing 0.707ns, distribution 0.741ns)
  Clock Net Delay (Destination): 1.613ns (routing 0.794ns, distribution 0.819ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    E4                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.374     0.374 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.374    clk_IBUF_inst/OUT
    E4                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.374 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.091     0.465    clk_IBUF
    BUFGCE_HDIO_X2Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     0.482 r  clk_IBUF_BUFG_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=3211, routed)        1.448     1.930    U8/clk_IBUF_BUFG
    SLICE_X102Y110       FDCE                                         r  U8/r_pathMetricsReset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y110       FDCE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     1.969 r  U8/r_pathMetricsReset_reg/Q
                         net (fo=516, routed)         0.236     2.205    U4/Q_reg[263]_2
    SLICE_X100Y95        FDCE                                         f  U4/Q_reg[470]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    E4                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.662     0.662 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.662    clk_IBUF_inst/OUT
    E4                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.662 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.113     0.775    clk_IBUF
    BUFGCE_HDIO_X2Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     0.794 r  clk_IBUF_BUFG_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=3211, routed)        1.613     2.407    U4/clk_IBUF_BUFG
    SLICE_X100Y95        FDCE                                         r  U4/Q_reg[470]/C
                         clock pessimism             -0.448     1.959    
    SLICE_X100Y95        FDCE (Remov_CFF_SLICEL_C_CLR)
                                                     -0.020     1.939    U4/Q_reg[470]
  -------------------------------------------------------------------
                         required time                         -1.939    
                         arrival time                           2.205    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 U8/r_pathMetricsReset_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@130.000ns period=260.000ns})
  Destination:            U4/Q_reg[471]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@130.000ns period=260.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.039ns (14.182%)  route 0.236ns (85.818%))
  Logic Levels:           0  
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.407ns
    Source Clock Delay      (SCD):    1.930ns
    Clock Pessimism Removal (CPR):    0.448ns
  Clock Net Delay (Source):      1.448ns (routing 0.707ns, distribution 0.741ns)
  Clock Net Delay (Destination): 1.613ns (routing 0.794ns, distribution 0.819ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    E4                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.374     0.374 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.374    clk_IBUF_inst/OUT
    E4                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.374 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.091     0.465    clk_IBUF
    BUFGCE_HDIO_X2Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     0.482 r  clk_IBUF_BUFG_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=3211, routed)        1.448     1.930    U8/clk_IBUF_BUFG
    SLICE_X102Y110       FDCE                                         r  U8/r_pathMetricsReset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y110       FDCE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     1.969 r  U8/r_pathMetricsReset_reg/Q
                         net (fo=516, routed)         0.236     2.205    U4/Q_reg[263]_2
    SLICE_X100Y95        FDCE                                         f  U4/Q_reg[471]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    E4                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.662     0.662 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.662    clk_IBUF_inst/OUT
    E4                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.662 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.113     0.775    clk_IBUF
    BUFGCE_HDIO_X2Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     0.794 r  clk_IBUF_BUFG_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=3211, routed)        1.613     2.407    U4/clk_IBUF_BUFG
    SLICE_X100Y95        FDCE                                         r  U4/Q_reg[471]/C
                         clock pessimism             -0.448     1.959    
    SLICE_X100Y95        FDCE (Remov_BFF_SLICEL_C_CLR)
                                                     -0.020     1.939    U4/Q_reg[471]
  -------------------------------------------------------------------
                         required time                         -1.939    
                         arrival time                           2.205    
  -------------------------------------------------------------------
                         slack                                  0.266    





