# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../20240528_Dedicated_Processor_0+9_Counter.srcs/sources_1/new/ControlUnit.v" \
"../../../../20240528_Dedicated_Processor_0+9_Counter.srcs/sources_1/new/DataPath.v" \
"../../../../20240528_Dedicated_Processor_0+9_Counter.srcs/sources_1/new/Dedicated_Process.v" \
"../../../../20240528_Dedicated_Processor_0+9_Counter.srcs/sources_1/imports/FPGA_RISC/fndController.v" \
"../../../../20240528_Dedicated_Processor_0+9_Counter.srcs/sim_1/new/tb.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
