<profile>
<RunData>
  <RUN_TYPE>synth</RUN_TYPE>
  <VIVADO_VERSION>v.2022.2</VIVADO_VERSION>
  <ROOT_MODULE_CELL>bd_0_i/hls_inst</ROOT_MODULE_CELL>
</RunData>
<TimingReport>
  <TargetClockPeriod>12.500</TargetClockPeriod>
  <AchievedClockPeriod>8.975</AchievedClockPeriod>
  <CLOCK_NAME>ap_clk</CLOCK_NAME>
  <CP_FINAL>8.975</CP_FINAL>
  <CP_ROUTE>NA</CP_ROUTE>
  <CP_SYNTH>8.975</CP_SYNTH>
  <CP_TARGET>12.500</CP_TARGET>
  <SLACK_FINAL>3.525</SLACK_FINAL>
  <SLACK_ROUTE></SLACK_ROUTE>
  <SLACK_SYNTH>3.525</SLACK_SYNTH>
  <TIMING_MET>TRUE</TIMING_MET>
  <TNS_FINAL>0.000</TNS_FINAL>
  <TNS_ROUTE>NA</TNS_ROUTE>
  <TNS_SYNTH>0.000</TNS_SYNTH>
  <WNS_FINAL>3.525</WNS_FINAL>
  <WNS_ROUTE>NA</WNS_ROUTE>
  <WNS_SYNTH>3.525</WNS_SYNTH>
</TimingReport>
<AreaReport>
  <Resources>
    <BRAM>0</BRAM>
    <CLB>0</CLB>
    <DSP>0</DSP>
    <FF>1634</FF>
    <LATCH>0</LATCH>
    <LUT>1993</LUT>
    <SRL>5</SRL>
    <URAM>0</URAM>
  </Resources>
  <AvailableResources>
    <BRAM>280</BRAM>
    <CLB>0</CLB>
    <DSP>220</DSP>
    <FF>106400</FF>
    <LUT>53200</LUT>
    <URAM>0</URAM>
  </AvailableResources>
</AreaReport>
<RtlModules>
  <RtlModule CELL="inst" DEPTH="0" FILE_NAME="bd_0_hls_inst_0.v" ORIG_REF_NAME="RBM_interface" TOP_CELL="bd_0_i/hls_inst/inst">
    <SubModules count="20">fpext_32ns_64_2_no_dsp_1_U1 fpext_32ns_64_2_no_dsp_1_U2 regslice_both_axis_bias_in_V_data_V_U regslice_both_axis_control_in_V_data_V_U regslice_both_axis_sigmoid_switch_in_V_data_V_U regslice_both_axis_vector_in_V_data_V_U regslice_both_axis_vector_in_V_last_V_U regslice_both_axis_vector_in_len_in_V_data_V_U regslice_both_axis_vector_out_V_data_V_U regslice_both_axis_vector_out_V_last_V_U regslice_both_axis_vector_out_len_in_V_data_V_U regslice_both_axis_weight_in_V_data_V_U regslice_both_stream_bias_in_U regslice_both_stream_control_in_U regslice_both_stream_sigmoid_switch_in_U regslice_both_stream_vector_in_U regslice_both_stream_vector_in_len_in_U regslice_both_stream_vector_out_U regslice_both_stream_vector_out_len_in_U regslice_both_stream_weight_in_U</SubModules>
    <Resources FF="1634" LUT="1993" LogicLUT="1988" SRL="5"/>
    <LocalResources FF="703" LUT="873" LogicLUT="868" SRL="5"/>
  </RtlModule>
  <RtlModule CELL="inst/fpext_32ns_64_2_no_dsp_1_U1" BINDMODULE="RBM_interface_fpext_32ns_64_2_no_dsp_1" DEPTH="1" FILE_NAME="RBM_interface.v" ORIG_REF_NAME="RBM_interface_fpext_32ns_64_2_no_dsp_1">
    <Resources FF="97" LUT="140" LogicLUT="140"/>
    <LocalResources FF="97" LUT="28" LogicLUT="28"/>
  </RtlModule>
  <RtlModule CELL="inst/fpext_32ns_64_2_no_dsp_1_U2" BINDMODULE="RBM_interface_fpext_32ns_64_2_no_dsp_1" DEPTH="1" FILE_NAME="RBM_interface.v" ORIG_REF_NAME="RBM_interface_fpext_32ns_64_2_no_dsp_1">
    <Resources FF="96" LUT="149" LogicLUT="149"/>
    <LocalResources FF="96" LUT="28" LogicLUT="28"/>
  </RtlModule>
  <RtlModule CELL="inst/regslice_both_axis_bias_in_V_data_V_U" BINDMODULE="RBM_interface_regslice_both" DEPTH="1" FILE_NAME="RBM_interface.v" ORIG_REF_NAME="RBM_interface_regslice_both">
    <Resources FF="68" LUT="22" LogicLUT="22"/>
  </RtlModule>
  <RtlModule CELL="inst/regslice_both_axis_control_in_V_data_V_U" BINDMODULE="RBM_interface_regslice_both" DEPTH="1" FILE_NAME="RBM_interface.v" ORIG_REF_NAME="RBM_interface_regslice_both">
    <Resources FF="20" LUT="9" LogicLUT="9"/>
  </RtlModule>
  <RtlModule CELL="inst/regslice_both_axis_sigmoid_switch_in_V_data_V_U" BINDMODULE="RBM_interface_regslice_both" DEPTH="1" FILE_NAME="RBM_interface.v" ORIG_REF_NAME="RBM_interface_regslice_both">
    <Resources FF="20" LUT="9" LogicLUT="9"/>
  </RtlModule>
  <RtlModule CELL="inst/regslice_both_axis_vector_in_V_data_V_U" BINDMODULE="RBM_interface_regslice_both" DEPTH="1" FILE_NAME="RBM_interface.v" ORIG_REF_NAME="RBM_interface_regslice_both">
    <Resources FF="36" LUT="13" LogicLUT="13"/>
  </RtlModule>
  <RtlModule CELL="inst/regslice_both_axis_vector_in_V_last_V_U" BINDMODULE="RBM_interface_regslice_both" DEPTH="1" FILE_NAME="RBM_interface.v" ORIG_REF_NAME="RBM_interface_regslice_both">
    <Resources FF="6" LUT="7" LogicLUT="7"/>
  </RtlModule>
  <RtlModule CELL="inst/regslice_both_axis_vector_in_len_in_V_data_V_U" BINDMODULE="RBM_interface_regslice_both" DEPTH="1" FILE_NAME="RBM_interface.v" ORIG_REF_NAME="RBM_interface_regslice_both">
    <Resources FF="28" LUT="11" LogicLUT="11"/>
  </RtlModule>
  <RtlModule CELL="inst/regslice_both_axis_vector_out_V_data_V_U" BINDMODULE="RBM_interface_regslice_both" DEPTH="1" FILE_NAME="RBM_interface.v" ORIG_REF_NAME="RBM_interface_regslice_both">
    <Resources FF="68" LUT="31" LogicLUT="31"/>
  </RtlModule>
  <RtlModule CELL="inst/regslice_both_axis_vector_out_V_last_V_U" BINDMODULE="RBM_interface_regslice_both" DEPTH="1" FILE_NAME="RBM_interface.v" ORIG_REF_NAME="RBM_interface_regslice_both">
    <Resources FF="6" LUT="6" LogicLUT="6"/>
  </RtlModule>
  <RtlModule CELL="inst/regslice_both_axis_vector_out_len_in_V_data_V_U" BINDMODULE="RBM_interface_regslice_both" DEPTH="1" FILE_NAME="RBM_interface.v" ORIG_REF_NAME="RBM_interface_regslice_both">
    <Resources FF="28" LUT="11" LogicLUT="11"/>
  </RtlModule>
  <RtlModule CELL="inst/regslice_both_axis_weight_in_V_data_V_U" BINDMODULE="RBM_interface_regslice_both" DEPTH="1" FILE_NAME="RBM_interface.v" ORIG_REF_NAME="RBM_interface_regslice_both">
    <Resources FF="68" LUT="22" LogicLUT="22"/>
  </RtlModule>
  <RtlModule CELL="inst/regslice_both_stream_bias_in_U" BINDMODULE="RBM_interface_regslice_both" DEPTH="1" FILE_NAME="RBM_interface.v" ORIG_REF_NAME="RBM_interface_regslice_both">
    <Resources FF="100" LUT="265" LogicLUT="265"/>
  </RtlModule>
  <RtlModule CELL="inst/regslice_both_stream_control_in_U" BINDMODULE="RBM_interface_regslice_both" DEPTH="1" FILE_NAME="RBM_interface.v" ORIG_REF_NAME="RBM_interface_regslice_both">
    <Resources FF="20" LUT="12" LogicLUT="12"/>
  </RtlModule>
  <RtlModule CELL="inst/regslice_both_stream_sigmoid_switch_in_U" BINDMODULE="RBM_interface_regslice_both" DEPTH="1" FILE_NAME="RBM_interface.v" ORIG_REF_NAME="RBM_interface_regslice_both">
    <Resources FF="20" LUT="11" LogicLUT="11"/>
  </RtlModule>
  <RtlModule CELL="inst/regslice_both_stream_vector_in_U" BINDMODULE="RBM_interface_regslice_both" DEPTH="1" FILE_NAME="RBM_interface.v" ORIG_REF_NAME="RBM_interface_regslice_both">
    <Resources FF="38" LUT="20" LogicLUT="20"/>
  </RtlModule>
  <RtlModule CELL="inst/regslice_both_stream_vector_in_len_in_U" BINDMODULE="RBM_interface_regslice_both" DEPTH="1" FILE_NAME="RBM_interface.v" ORIG_REF_NAME="RBM_interface_regslice_both">
    <Resources FF="28" LUT="13" LogicLUT="13"/>
  </RtlModule>
  <RtlModule CELL="inst/regslice_both_stream_vector_out_U" BINDMODULE="RBM_interface_regslice_both" DEPTH="1" FILE_NAME="RBM_interface.v" ORIG_REF_NAME="RBM_interface_regslice_both">
    <Resources FF="102" LUT="200" LogicLUT="200"/>
  </RtlModule>
  <RtlModule CELL="inst/regslice_both_stream_vector_out_len_in_U" BINDMODULE="RBM_interface_regslice_both" DEPTH="1" FILE_NAME="RBM_interface.v" ORIG_REF_NAME="RBM_interface_regslice_both">
    <Resources FF="28" LUT="12" LogicLUT="12"/>
  </RtlModule>
  <RtlModule CELL="inst/regslice_both_stream_weight_in_U" BINDMODULE="RBM_interface_regslice_both" DEPTH="1" FILE_NAME="RBM_interface.v" ORIG_REF_NAME="RBM_interface_regslice_both">
    <Resources FF="54" LUT="157" LogicLUT="157"/>
  </RtlModule>
</RtlModules>
<TimingPaths>
  <TPATH DATAPATH_DELAY="9.000" DATAPATH_LOGIC_DELAY="3.999" DATAPATH_NET_DELAY="5.001" ENDPOINT_PIN="bd_0_i/hls_inst/inst/p_Result_9_reg_1581_reg[0]/D" LOGIC_LEVELS="16" MAX_FANOUT="26" SLACK="3.525" STARTPOINT_PIN="bd_0_i/hls_inst/inst/sub_ln1099_reg_1510_reg[3]/C">
    <CELL  NAME="bd_0_i/hls_inst/inst/sub_ln1099_reg_1510_reg[3]" PRIMITIVE_TYPE="FLOP_LATCH.flop.FDRE" LINE_NUMBER="1376"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/m_4_reg_1576_reg[22]_i_31" PRIMITIVE_TYPE="CARRY.others.CARRY4" LINE_NUMBER="1731"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/m_4_reg_1576_reg[2]_i_22" PRIMITIVE_TYPE="CARRY.others.CARRY4" LINE_NUMBER="1731"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/m_4_reg_1576_reg[2]_i_41" PRIMITIVE_TYPE="CARRY.others.CARRY4" LINE_NUMBER="1731"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/m_4_reg_1576_reg[2]_i_42" PRIMITIVE_TYPE="CARRY.others.CARRY4" LINE_NUMBER="1731"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/m_4_reg_1576[2]_i_46" PRIMITIVE_TYPE="LUT.others.LUT4" LINE_NUMBER="1947"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/m_4_reg_1576[2]_i_26" PRIMITIVE_TYPE="LUT.others.LUT5" LINE_NUMBER="1947"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/m_4_reg_1576[2]_i_14" PRIMITIVE_TYPE="LUT.others.LUT6" LINE_NUMBER="1947"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/m_4_reg_1576[2]_i_9" PRIMITIVE_TYPE="LUT.others.LUT5" LINE_NUMBER="1867"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/m_4_reg_1576[2]_i_2" PRIMITIVE_TYPE="LUT.others.LUT6" LINE_NUMBER="1867"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/m_4_reg_1576_reg[2]_i_1" PRIMITIVE_TYPE="CARRY.others.CARRY4" LINE_NUMBER="1731"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/m_4_reg_1576_reg[6]_i_1" PRIMITIVE_TYPE="CARRY.others.CARRY4" LINE_NUMBER="1731"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/m_4_reg_1576_reg[10]_i_1" PRIMITIVE_TYPE="CARRY.others.CARRY4" LINE_NUMBER="1731"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/m_4_reg_1576_reg[14]_i_1" PRIMITIVE_TYPE="CARRY.others.CARRY4" LINE_NUMBER="1731"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/m_4_reg_1576_reg[18]_i_1" PRIMITIVE_TYPE="CARRY.others.CARRY4" LINE_NUMBER="1731"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/m_4_reg_1576_reg[22]_i_2" PRIMITIVE_TYPE="CARRY.others.CARRY4" LINE_NUMBER="1731"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/p_Result_9_reg_1581_reg[0]_i_1" PRIMITIVE_TYPE="CARRY.others.CARRY4" LINE_NUMBER="1731"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/p_Result_9_reg_1581_reg[0]" PRIMITIVE_TYPE="FLOP_LATCH.flop.FDRE" LINE_NUMBER="1383"/>
  </TPATH>
  <TPATH DATAPATH_DELAY="8.883" DATAPATH_LOGIC_DELAY="3.882" DATAPATH_NET_DELAY="5.001" ENDPOINT_PIN="bd_0_i/hls_inst/inst/m_4_reg_1576_reg[20]/D" LOGIC_LEVELS="15" MAX_FANOUT="26" SLACK="3.642" STARTPOINT_PIN="bd_0_i/hls_inst/inst/sub_ln1099_reg_1510_reg[3]/C">
    <CELL  NAME="bd_0_i/hls_inst/inst/sub_ln1099_reg_1510_reg[3]" PRIMITIVE_TYPE="FLOP_LATCH.flop.FDRE" LINE_NUMBER="1376"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/m_4_reg_1576_reg[22]_i_31" PRIMITIVE_TYPE="CARRY.others.CARRY4" LINE_NUMBER="1731"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/m_4_reg_1576_reg[2]_i_22" PRIMITIVE_TYPE="CARRY.others.CARRY4" LINE_NUMBER="1731"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/m_4_reg_1576_reg[2]_i_41" PRIMITIVE_TYPE="CARRY.others.CARRY4" LINE_NUMBER="1731"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/m_4_reg_1576_reg[2]_i_42" PRIMITIVE_TYPE="CARRY.others.CARRY4" LINE_NUMBER="1731"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/m_4_reg_1576[2]_i_46" PRIMITIVE_TYPE="LUT.others.LUT4" LINE_NUMBER="1947"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/m_4_reg_1576[2]_i_26" PRIMITIVE_TYPE="LUT.others.LUT5" LINE_NUMBER="1947"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/m_4_reg_1576[2]_i_14" PRIMITIVE_TYPE="LUT.others.LUT6" LINE_NUMBER="1947"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/m_4_reg_1576[2]_i_9" PRIMITIVE_TYPE="LUT.others.LUT5" LINE_NUMBER="1867"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/m_4_reg_1576[2]_i_2" PRIMITIVE_TYPE="LUT.others.LUT6" LINE_NUMBER="1867"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/m_4_reg_1576_reg[2]_i_1" PRIMITIVE_TYPE="CARRY.others.CARRY4" LINE_NUMBER="1731"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/m_4_reg_1576_reg[6]_i_1" PRIMITIVE_TYPE="CARRY.others.CARRY4" LINE_NUMBER="1731"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/m_4_reg_1576_reg[10]_i_1" PRIMITIVE_TYPE="CARRY.others.CARRY4" LINE_NUMBER="1731"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/m_4_reg_1576_reg[14]_i_1" PRIMITIVE_TYPE="CARRY.others.CARRY4" LINE_NUMBER="1731"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/m_4_reg_1576_reg[18]_i_1" PRIMITIVE_TYPE="CARRY.others.CARRY4" LINE_NUMBER="1731"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/m_4_reg_1576_reg[22]_i_2" PRIMITIVE_TYPE="CARRY.others.CARRY4" LINE_NUMBER="1731"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/m_4_reg_1576_reg[20]" PRIMITIVE_TYPE="FLOP_LATCH.flop.FDRE" LINE_NUMBER="1382"/>
  </TPATH>
  <TPATH DATAPATH_DELAY="8.877" DATAPATH_LOGIC_DELAY="3.876" DATAPATH_NET_DELAY="5.001" ENDPOINT_PIN="bd_0_i/hls_inst/inst/m_4_reg_1576_reg[22]/D" LOGIC_LEVELS="15" MAX_FANOUT="26" SLACK="3.648" STARTPOINT_PIN="bd_0_i/hls_inst/inst/sub_ln1099_reg_1510_reg[3]/C">
    <CELL  NAME="bd_0_i/hls_inst/inst/sub_ln1099_reg_1510_reg[3]" PRIMITIVE_TYPE="FLOP_LATCH.flop.FDRE" LINE_NUMBER="1376"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/m_4_reg_1576_reg[22]_i_31" PRIMITIVE_TYPE="CARRY.others.CARRY4" LINE_NUMBER="1731"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/m_4_reg_1576_reg[2]_i_22" PRIMITIVE_TYPE="CARRY.others.CARRY4" LINE_NUMBER="1731"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/m_4_reg_1576_reg[2]_i_41" PRIMITIVE_TYPE="CARRY.others.CARRY4" LINE_NUMBER="1731"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/m_4_reg_1576_reg[2]_i_42" PRIMITIVE_TYPE="CARRY.others.CARRY4" LINE_NUMBER="1731"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/m_4_reg_1576[2]_i_46" PRIMITIVE_TYPE="LUT.others.LUT4" LINE_NUMBER="1947"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/m_4_reg_1576[2]_i_26" PRIMITIVE_TYPE="LUT.others.LUT5" LINE_NUMBER="1947"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/m_4_reg_1576[2]_i_14" PRIMITIVE_TYPE="LUT.others.LUT6" LINE_NUMBER="1947"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/m_4_reg_1576[2]_i_9" PRIMITIVE_TYPE="LUT.others.LUT5" LINE_NUMBER="1867"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/m_4_reg_1576[2]_i_2" PRIMITIVE_TYPE="LUT.others.LUT6" LINE_NUMBER="1867"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/m_4_reg_1576_reg[2]_i_1" PRIMITIVE_TYPE="CARRY.others.CARRY4" LINE_NUMBER="1731"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/m_4_reg_1576_reg[6]_i_1" PRIMITIVE_TYPE="CARRY.others.CARRY4" LINE_NUMBER="1731"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/m_4_reg_1576_reg[10]_i_1" PRIMITIVE_TYPE="CARRY.others.CARRY4" LINE_NUMBER="1731"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/m_4_reg_1576_reg[14]_i_1" PRIMITIVE_TYPE="CARRY.others.CARRY4" LINE_NUMBER="1731"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/m_4_reg_1576_reg[18]_i_1" PRIMITIVE_TYPE="CARRY.others.CARRY4" LINE_NUMBER="1731"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/m_4_reg_1576_reg[22]_i_2" PRIMITIVE_TYPE="CARRY.others.CARRY4" LINE_NUMBER="1731"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/m_4_reg_1576_reg[22]" PRIMITIVE_TYPE="FLOP_LATCH.flop.FDRE" LINE_NUMBER="1382"/>
  </TPATH>
  <TPATH DATAPATH_DELAY="8.802" DATAPATH_LOGIC_DELAY="3.801" DATAPATH_NET_DELAY="5.001" ENDPOINT_PIN="bd_0_i/hls_inst/inst/m_4_reg_1576_reg[21]/D" LOGIC_LEVELS="15" MAX_FANOUT="26" SLACK="3.723" STARTPOINT_PIN="bd_0_i/hls_inst/inst/sub_ln1099_reg_1510_reg[3]/C">
    <CELL  NAME="bd_0_i/hls_inst/inst/sub_ln1099_reg_1510_reg[3]" PRIMITIVE_TYPE="FLOP_LATCH.flop.FDRE" LINE_NUMBER="1376"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/m_4_reg_1576_reg[22]_i_31" PRIMITIVE_TYPE="CARRY.others.CARRY4" LINE_NUMBER="1731"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/m_4_reg_1576_reg[2]_i_22" PRIMITIVE_TYPE="CARRY.others.CARRY4" LINE_NUMBER="1731"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/m_4_reg_1576_reg[2]_i_41" PRIMITIVE_TYPE="CARRY.others.CARRY4" LINE_NUMBER="1731"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/m_4_reg_1576_reg[2]_i_42" PRIMITIVE_TYPE="CARRY.others.CARRY4" LINE_NUMBER="1731"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/m_4_reg_1576[2]_i_46" PRIMITIVE_TYPE="LUT.others.LUT4" LINE_NUMBER="1947"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/m_4_reg_1576[2]_i_26" PRIMITIVE_TYPE="LUT.others.LUT5" LINE_NUMBER="1947"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/m_4_reg_1576[2]_i_14" PRIMITIVE_TYPE="LUT.others.LUT6" LINE_NUMBER="1947"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/m_4_reg_1576[2]_i_9" PRIMITIVE_TYPE="LUT.others.LUT5" LINE_NUMBER="1867"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/m_4_reg_1576[2]_i_2" PRIMITIVE_TYPE="LUT.others.LUT6" LINE_NUMBER="1867"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/m_4_reg_1576_reg[2]_i_1" PRIMITIVE_TYPE="CARRY.others.CARRY4" LINE_NUMBER="1731"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/m_4_reg_1576_reg[6]_i_1" PRIMITIVE_TYPE="CARRY.others.CARRY4" LINE_NUMBER="1731"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/m_4_reg_1576_reg[10]_i_1" PRIMITIVE_TYPE="CARRY.others.CARRY4" LINE_NUMBER="1731"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/m_4_reg_1576_reg[14]_i_1" PRIMITIVE_TYPE="CARRY.others.CARRY4" LINE_NUMBER="1731"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/m_4_reg_1576_reg[18]_i_1" PRIMITIVE_TYPE="CARRY.others.CARRY4" LINE_NUMBER="1731"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/m_4_reg_1576_reg[22]_i_2" PRIMITIVE_TYPE="CARRY.others.CARRY4" LINE_NUMBER="1731"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/m_4_reg_1576_reg[21]" PRIMITIVE_TYPE="FLOP_LATCH.flop.FDRE" LINE_NUMBER="1382"/>
  </TPATH>
  <TPATH DATAPATH_DELAY="8.778" DATAPATH_LOGIC_DELAY="3.777" DATAPATH_NET_DELAY="5.001" ENDPOINT_PIN="bd_0_i/hls_inst/inst/m_4_reg_1576_reg[19]/D" LOGIC_LEVELS="15" MAX_FANOUT="26" SLACK="3.747" STARTPOINT_PIN="bd_0_i/hls_inst/inst/sub_ln1099_reg_1510_reg[3]/C">
    <CELL  NAME="bd_0_i/hls_inst/inst/sub_ln1099_reg_1510_reg[3]" PRIMITIVE_TYPE="FLOP_LATCH.flop.FDRE" LINE_NUMBER="1376"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/m_4_reg_1576_reg[22]_i_31" PRIMITIVE_TYPE="CARRY.others.CARRY4" LINE_NUMBER="1731"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/m_4_reg_1576_reg[2]_i_22" PRIMITIVE_TYPE="CARRY.others.CARRY4" LINE_NUMBER="1731"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/m_4_reg_1576_reg[2]_i_41" PRIMITIVE_TYPE="CARRY.others.CARRY4" LINE_NUMBER="1731"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/m_4_reg_1576_reg[2]_i_42" PRIMITIVE_TYPE="CARRY.others.CARRY4" LINE_NUMBER="1731"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/m_4_reg_1576[2]_i_46" PRIMITIVE_TYPE="LUT.others.LUT4" LINE_NUMBER="1947"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/m_4_reg_1576[2]_i_26" PRIMITIVE_TYPE="LUT.others.LUT5" LINE_NUMBER="1947"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/m_4_reg_1576[2]_i_14" PRIMITIVE_TYPE="LUT.others.LUT6" LINE_NUMBER="1947"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/m_4_reg_1576[2]_i_9" PRIMITIVE_TYPE="LUT.others.LUT5" LINE_NUMBER="1867"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/m_4_reg_1576[2]_i_2" PRIMITIVE_TYPE="LUT.others.LUT6" LINE_NUMBER="1867"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/m_4_reg_1576_reg[2]_i_1" PRIMITIVE_TYPE="CARRY.others.CARRY4" LINE_NUMBER="1731"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/m_4_reg_1576_reg[6]_i_1" PRIMITIVE_TYPE="CARRY.others.CARRY4" LINE_NUMBER="1731"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/m_4_reg_1576_reg[10]_i_1" PRIMITIVE_TYPE="CARRY.others.CARRY4" LINE_NUMBER="1731"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/m_4_reg_1576_reg[14]_i_1" PRIMITIVE_TYPE="CARRY.others.CARRY4" LINE_NUMBER="1731"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/m_4_reg_1576_reg[18]_i_1" PRIMITIVE_TYPE="CARRY.others.CARRY4" LINE_NUMBER="1731"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/m_4_reg_1576_reg[22]_i_2" PRIMITIVE_TYPE="CARRY.others.CARRY4" LINE_NUMBER="1731"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/m_4_reg_1576_reg[19]" PRIMITIVE_TYPE="FLOP_LATCH.flop.FDRE" LINE_NUMBER="1382"/>
  </TPATH>
</TimingPaths>
<VivadoReportFiles>
  <ReportFile TYPE="design_analysis" PATH="verilog/report/RBM_interface_design_analysis_synth.rpt"/>
  <ReportFile TYPE="failfast" PATH="verilog/report/RBM_interface_failfast_synth.rpt"/>
  <ReportFile TYPE="timing" PATH="verilog/report/RBM_interface_timing_synth.rpt"/>
  <ReportFile TYPE="timing_paths" PATH="verilog/report/RBM_interface_timing_paths_synth.rpt"/>
  <ReportFile TYPE="utilization" PATH="verilog/report/RBM_interface_utilization_synth.rpt"/>
  <ReportFile TYPE="utilization_hierarchical" PATH="verilog/report/RBM_interface_utilization_hierarchical_synth.rpt"/>
</VivadoReportFiles>
</profile>
