# Reading D:/modelsim/modelsim_ase/tcl/vsim/pref.tcl 
# OpenFile D:/simulation/CA/ca3/computerArchitectureCA3/ALU.v 
vlog -reportprogress 300 -work work D:/simulation/CA/ca3/computerArchitectureCA3/ALU.v
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# ** Error: (vlog-19) Failed to access library 'work' at "work".
# 
# No such file or directory. (errno = ENOENT)
# Loading project ca3
# Compile of ALU.v was successful.
# Compile of controller.v was successful.
# Compile of DataPath.v was successful.
# Compile of memory.v was successful.
# Compile of MUX.v was successful.
# Compile of Register.v was successful.
# Compile of stack.v was successful.
# Compile of zeroExtend.v was successful.
# 8 compiles, 0 failed with no errors. 
# Compile of ALU.v was successful.
# Compile of controller.v was successful.
# Compile of DataPath.v was successful.
# Compile of memory.v failed with 1 errors.
# Compile of MUX.v was successful.
# Compile of Register.v was successful.
# Compile of stack.v was successful.
# Compile of zeroExtend.v was successful.
# 8 compiles, 1 failed with 1 error. 
# Compile of memory.v failed with 1 errors.
# Compile of memory.v was successful.
# Compile of ALU.v was successful.
# Compile of controller.v was successful.
# Compile of DataPath.v was successful.
# Compile of memory.v was successful.
# Compile of MUX.v was successful.
# Compile of Register.v was successful.
# Compile of stack.v was successful.
# Compile of zeroExtend.v was successful.
# 8 compiles, 0 failed with no errors. 
# Compile of controller.v was successful.
# Compile of CA3.v failed with 2 errors.
# Compile of CA3.v was successful.
vsim -gui work.TB
# vsim -gui work.TB 
# Loading work.TB
# Loading work.CA3
# Loading work.DataPath
# Loading work.Register
# Loading work.MUX
# Loading work.Memory
# Loading work.Stack
# Loading work.zeroExtend
# Loading work.ALU
# Loading work.Controller
# ** Error: (vsim-7039) D:/simulation/CA/ca3/computerArchitectureCA3/ALU.v(4): The parameter 'n' has not been given a value.
# 
#         Region: /TB/g/dataPath/ALU
# ** Error: (vsim-7039) D:/simulation/CA/ca3/computerArchitectureCA3/MUX.v(3): The parameter 'n' has not been given a value.
# 
#         Region: /TB/g/dataPath/PCMUX
# Error loading design
# Compile of DataPath.v was successful.
vsim -gui work.TB
# vsim -gui work.TB 
# Loading work.TB
# Loading work.CA3
# Loading work.DataPath
# Loading work.Register
# Loading work.MUX
# Loading work.Memory
# Loading work.Stack
# Loading work.zeroExtend
# Loading work.ALU
# Loading work.Controller
# ** Warning: (vsim-3015) D:/simulation/CA/ca3/computerArchitectureCA3/DataPath.v(16): [PCDPC] - Port size (8 or 8) does not match connection size (5) for port 'in'. The port definition is at: D:/simulation/CA/ca3/computerArchitectureCA3/Register.v(2).
# 
#         Region: /TB/g/dataPath/pc
# ** Error: (vsim-3063) D:/simulation/CA/ca3/computerArchitectureCA3/DataPath.v(16): Port 'pcOut' not found in the connected module (5th connection).
# 
#         Region: /TB/g/dataPath/pc
# ** Warning: (vsim-3015) D:/simulation/CA/ca3/computerArchitectureCA3/DataPath.v(18): [PCDPC] - Port size (5 or 5) does not match connection size (1) for port 'in0'. The port definition is at: D:/simulation/CA/ca3/computerArchitectureCA3/MUX.v(2).
# 
#         Region: /TB/g/dataPath/PCMux
# ** Warning: (vsim-3015) D:/simulation/CA/ca3/computerArchitectureCA3/DataPath.v(20): [PCDPC] - Port size (8 or 8) does not match connection size (1) for port 'data'. The port definition is at: D:/simulation/CA/ca3/computerArchitectureCA3/memory.v(2).
# 
#         Region: /TB/g/dataPath/memory
# ** Warning: (vsim-3015) D:/simulation/CA/ca3/computerArchitectureCA3/DataPath.v(20): [PCDPC] - Port size (8 or 8) does not match connection size (1) for port 'resMem'. The port definition is at: D:/simulation/CA/ca3/computerArchitectureCA3/memory.v(2).
# 
#         Region: /TB/g/dataPath/memory
# ** Warning: (vsim-3015) D:/simulation/CA/ca3/computerArchitectureCA3/DataPath.v(22): [PCDPC] - Port size (8 or 8) does not match connection size (1) for port 'in'. The port definition is at: D:/simulation/CA/ca3/computerArchitectureCA3/Register.v(2).
# 
#         Region: /TB/g/dataPath/IRReg
# ** Warning: (vsim-3015) D:/simulation/CA/ca3/computerArchitectureCA3/DataPath.v(24): [PCDPC] - Port size (8 or 8) does not match connection size (1) for port 'in'. The port definition is at: D:/simulation/CA/ca3/computerArchitectureCA3/Register.v(2).
# 
#         Region: /TB/g/dataPath/MDRReg
# ** Warning: (vsim-3015) D:/simulation/CA/ca3/computerArchitectureCA3/DataPath.v(24): [PCDPC] - Port size (8 or 8) does not match connection size (1) for port 'out'. The port definition is at: D:/simulation/CA/ca3/computerArchitectureCA3/Register.v(2).
# 
#         Region: /TB/g/dataPath/MDRReg
# ** Warning: (vsim-3015) D:/simulation/CA/ca3/computerArchitectureCA3/DataPath.v(26): [PCDPC] - Port size (8 or 8) does not match connection size (1) for port 'in1'. The port definition is at: D:/simulation/CA/ca3/computerArchitectureCA3/MUX.v(2).
# 
#         Region: /TB/g/dataPath/stackIn
# ** Warning: (vsim-3015) D:/simulation/CA/ca3/computerArchitectureCA3/DataPath.v(26): [PCDPC] - Port size (8 or 8) does not match connection size (1) for port 'out'. The port definition is at: D:/simulation/CA/ca3/computerArchitectureCA3/MUX.v(2).
# 
#         Region: /TB/g/dataPath/stackIn
# ** Warning: (vsim-3017) D:/simulation/CA/ca3/computerArchitectureCA3/DataPath.v(28): [TFMPC] - Too few port connections. Expected 6, found 4.
# 
#         Region: /TB/g/dataPath/stack
# ** Warning: (vsim-3015) D:/simulation/CA/ca3/computerArchitectureCA3/DataPath.v(28): [PCDPC] - Port size (8 or 8) does not match connection size (1) for port 'dataIn'. The port definition is at: D:/simulation/CA/ca3/computerArchitectureCA3/stack.v(2).
# 
#         Region: /TB/g/dataPath/stack
# ** Warning: (vsim-3722) D:/simulation/CA/ca3/computerArchitectureCA3/DataPath.v(28): [TFMPC] - Missing connection for port 'clk'.
# 
# ** Warning: (vsim-3722) D:/simulation/CA/ca3/computerArchitectureCA3/DataPath.v(28): [TFMPC] - Missing connection for port 'resStk'.
# 
# ** Warning: (vsim-3015) D:/simulation/CA/ca3/computerArchitectureCA3/DataPath.v(30): [PCDPC] - Port size (8 or 8) does not match connection size (1) for port 'in'. The port definition is at: D:/simulation/CA/ca3/computerArchitectureCA3/Register.v(2).
# 
#         Region: /TB/g/dataPath/A
# ** Warning: (vsim-3015) D:/simulation/CA/ca3/computerArchitectureCA3/DataPath.v(30): [PCDPC] - Port size (8 or 8) does not match connection size (1) for port 'out'. The port definition is at: D:/simulation/CA/ca3/computerArchitectureCA3/Register.v(2).
# 
#         Region: /TB/g/dataPath/A
# ** Warning: (vsim-3015) D:/simulation/CA/ca3/computerArchitectureCA3/DataPath.v(32): [PCDPC] - Port size (8 or 8) does not match connection size (1) for port 'in'. The port definition is at: D:/simulation/CA/ca3/computerArchitectureCA3/Register.v(2).
# 
#         Region: /TB/g/dataPath/B
# ** Warning: (vsim-3015) D:/simulation/CA/ca3/computerArchitectureCA3/DataPath.v(32): [PCDPC] - Port size (8 or 8) does not match connection size (1) for port 'out'. The port definition is at: D:/simulation/CA/ca3/computerArchitectureCA3/Register.v(2).
# 
#         Region: /TB/g/dataPath/B
# ** Warning: (vsim-3015) D:/simulation/CA/ca3/computerArchitectureCA3/DataPath.v(34): [PCDPC] - Port size (8 or 8) does not match connection size (1) for port 'in'. The port definition is at: D:/simulation/CA/ca3/computerArchitectureCA3/Register.v(2).
# 
#         Region: /TB/g/dataPath/Z
# ** Warning: (vsim-3015) D:/simulation/CA/ca3/computerArchitectureCA3/DataPath.v(38): [PCDPC] - Port size (8 or 8) does not match connection size (1) for port 'in0'. The port definition is at: D:/simulation/CA/ca3/computerArchitectureCA3/MUX.v(2).
# 
#         Region: /TB/g/dataPath/AMUX
# ** Warning: (vsim-3015) D:/simulation/CA/ca3/computerArchitectureCA3/DataPath.v(40): [PCDPC] - Port size (8 or 8) does not match connection size (1) for port 'in0'. The port definition is at: D:/simulation/CA/ca3/computerArchitectureCA3/MUX.v(2).
# 
#         Region: /TB/g/dataPath/BMUX
# Error loading design
vsim -gui work.TB
# vsim -gui work.TB 
# Loading work.TB
# Loading work.CA3
# Loading work.DataPath
# Loading work.Register
# Loading work.MUX
# Loading work.Memory
# Loading work.Stack
# Loading work.zeroExtend
# Loading work.ALU
# Loading work.Controller
# ** Warning: (vsim-3015) D:/simulation/CA/ca3/computerArchitectureCA3/DataPath.v(16): [PCDPC] - Port size (8 or 8) does not match connection size (5) for port 'in'. The port definition is at: D:/simulation/CA/ca3/computerArchitectureCA3/Register.v(2).
# 
#         Region: /TB/g/dataPath/pc
# ** Error: (vsim-3063) D:/simulation/CA/ca3/computerArchitectureCA3/DataPath.v(16): Port 'pcOut' not found in the connected module (5th connection).
# 
#         Region: /TB/g/dataPath/pc
# ** Warning: (vsim-3015) D:/simulation/CA/ca3/computerArchitectureCA3/DataPath.v(18): [PCDPC] - Port size (5 or 5) does not match connection size (1) for port 'in0'. The port definition is at: D:/simulation/CA/ca3/computerArchitectureCA3/MUX.v(2).
# 
#         Region: /TB/g/dataPath/PCMux
# ** Warning: (vsim-3015) D:/simulation/CA/ca3/computerArchitectureCA3/DataPath.v(20): [PCDPC] - Port size (8 or 8) does not match connection size (1) for port 'data'. The port definition is at: D:/simulation/CA/ca3/computerArchitectureCA3/memory.v(2).
# 
#         Region: /TB/g/dataPath/memory
# ** Warning: (vsim-3015) D:/simulation/CA/ca3/computerArchitectureCA3/DataPath.v(20): [PCDPC] - Port size (8 or 8) does not match connection size (1) for port 'resMem'. The port definition is at: D:/simulation/CA/ca3/computerArchitectureCA3/memory.v(2).
# 
#         Region: /TB/g/dataPath/memory
# ** Warning: (vsim-3015) D:/simulation/CA/ca3/computerArchitectureCA3/DataPath.v(22): [PCDPC] - Port size (8 or 8) does not match connection size (1) for port 'in'. The port definition is at: D:/simulation/CA/ca3/computerArchitectureCA3/Register.v(2).
# 
#         Region: /TB/g/dataPath/IRReg
# ** Warning: (vsim-3015) D:/simulation/CA/ca3/computerArchitectureCA3/DataPath.v(24): [PCDPC] - Port size (8 or 8) does not match connection size (1) for port 'in'. The port definition is at: D:/simulation/CA/ca3/computerArchitectureCA3/Register.v(2).
# 
#         Region: /TB/g/dataPath/MDRReg
# ** Warning: (vsim-3015) D:/simulation/CA/ca3/computerArchitectureCA3/DataPath.v(24): [PCDPC] - Port size (8 or 8) does not match connection size (1) for port 'out'. The port definition is at: D:/simulation/CA/ca3/computerArchitectureCA3/Register.v(2).
# 
#         Region: /TB/g/dataPath/MDRReg
# ** Warning: (vsim-3015) D:/simulation/CA/ca3/computerArchitectureCA3/DataPath.v(26): [PCDPC] - Port size (8 or 8) does not match connection size (1) for port 'in1'. The port definition is at: D:/simulation/CA/ca3/computerArchitectureCA3/MUX.v(2).
# 
#         Region: /TB/g/dataPath/stackIn
# ** Warning: (vsim-3015) D:/simulation/CA/ca3/computerArchitectureCA3/DataPath.v(26): [PCDPC] - Port size (8 or 8) does not match connection size (1) for port 'out'. The port definition is at: D:/simulation/CA/ca3/computerArchitectureCA3/MUX.v(2).
# 
#         Region: /TB/g/dataPath/stackIn
# ** Warning: (vsim-3017) D:/simulation/CA/ca3/computerArchitectureCA3/DataPath.v(28): [TFMPC] - Too few port connections. Expected 6, found 4.
# 
#         Region: /TB/g/dataPath/stack
# ** Warning: (vsim-3015) D:/simulation/CA/ca3/computerArchitectureCA3/DataPath.v(28): [PCDPC] - Port size (8 or 8) does not match connection size (1) for port 'dataIn'. The port definition is at: D:/simulation/CA/ca3/computerArchitectureCA3/stack.v(2).
# 
#         Region: /TB/g/dataPath/stack
# ** Warning: (vsim-3722) D:/simulation/CA/ca3/computerArchitectureCA3/DataPath.v(28): [TFMPC] - Missing connection for port 'clk'.
# 
# ** Warning: (vsim-3722) D:/simulation/CA/ca3/computerArchitectureCA3/DataPath.v(28): [TFMPC] - Missing connection for port 'resStk'.
# 
# ** Warning: (vsim-3015) D:/simulation/CA/ca3/computerArchitectureCA3/DataPath.v(30): [PCDPC] - Port size (8 or 8) does not match connection size (1) for port 'in'. The port definition is at: D:/simulation/CA/ca3/computerArchitectureCA3/Register.v(2).
# 
#         Region: /TB/g/dataPath/A
# ** Warning: (vsim-3015) D:/simulation/CA/ca3/computerArchitectureCA3/DataPath.v(30): [PCDPC] - Port size (8 or 8) does not match connection size (1) for port 'out'. The port definition is at: D:/simulation/CA/ca3/computerArchitectureCA3/Register.v(2).
# 
#         Region: /TB/g/dataPath/A
# ** Warning: (vsim-3015) D:/simulation/CA/ca3/computerArchitectureCA3/DataPath.v(32): [PCDPC] - Port size (8 or 8) does not match connection size (1) for port 'in'. The port definition is at: D:/simulation/CA/ca3/computerArchitectureCA3/Register.v(2).
# 
#         Region: /TB/g/dataPath/B
# ** Warning: (vsim-3015) D:/simulation/CA/ca3/computerArchitectureCA3/DataPath.v(32): [PCDPC] - Port size (8 or 8) does not match connection size (1) for port 'out'. The port definition is at: D:/simulation/CA/ca3/computerArchitectureCA3/Register.v(2).
# 
#         Region: /TB/g/dataPath/B
# ** Warning: (vsim-3015) D:/simulation/CA/ca3/computerArchitectureCA3/DataPath.v(34): [PCDPC] - Port size (8 or 8) does not match connection size (1) for port 'in'. The port definition is at: D:/simulation/CA/ca3/computerArchitectureCA3/Register.v(2).
# 
#         Region: /TB/g/dataPath/Z
# ** Warning: (vsim-3015) D:/simulation/CA/ca3/computerArchitectureCA3/DataPath.v(38): [PCDPC] - Port size (8 or 8) does not match connection size (1) for port 'in0'. The port definition is at: D:/simulation/CA/ca3/computerArchitectureCA3/MUX.v(2).
# 
#         Region: /TB/g/dataPath/AMUX
# ** Warning: (vsim-3015) D:/simulation/CA/ca3/computerArchitectureCA3/DataPath.v(40): [PCDPC] - Port size (8 or 8) does not match connection size (1) for port 'in0'. The port definition is at: D:/simulation/CA/ca3/computerArchitectureCA3/MUX.v(2).
# 
#         Region: /TB/g/dataPath/BMUX
# Error loading design
# Compile of DataPath.v was successful.
vsim -gui work.TB
# vsim -gui work.TB 
# Loading work.TB
# Loading work.CA3
# Loading work.DataPath
# Loading work.Register
# Loading work.MUX
# Loading work.Memory
# Loading work.Stack
# Loading work.zeroExtend
# Loading work.ALU
# Loading work.Controller
# ** Warning: (vsim-3015) D:/simulation/CA/ca3/computerArchitectureCA3/DataPath.v(16): [PCDPC] - Port size (8 or 8) does not match connection size (5) for port 'in'. The port definition is at: D:/simulation/CA/ca3/computerArchitectureCA3/Register.v(2).
# 
#         Region: /TB/g/dataPath/pc
# ** Warning: (vsim-3015) D:/simulation/CA/ca3/computerArchitectureCA3/DataPath.v(16): [PCDPC] - Port size (8 or 8) does not match connection size (5) for port 'out'. The port definition is at: D:/simulation/CA/ca3/computerArchitectureCA3/Register.v(2).
# 
#         Region: /TB/g/dataPath/pc
# ** Warning: (vsim-3015) D:/simulation/CA/ca3/computerArchitectureCA3/DataPath.v(18): [PCDPC] - Port size (5 or 5) does not match connection size (1) for port 'in0'. The port definition is at: D:/simulation/CA/ca3/computerArchitectureCA3/MUX.v(2).
# 
#         Region: /TB/g/dataPath/PCMux
# ** Warning: (vsim-3015) D:/simulation/CA/ca3/computerArchitectureCA3/DataPath.v(20): [PCDPC] - Port size (8 or 8) does not match connection size (1) for port 'data'. The port definition is at: D:/simulation/CA/ca3/computerArchitectureCA3/memory.v(2).
# 
#         Region: /TB/g/dataPath/memory
# ** Warning: (vsim-3015) D:/simulation/CA/ca3/computerArchitectureCA3/DataPath.v(20): [PCDPC] - Port size (8 or 8) does not match connection size (1) for port 'resMem'. The port definition is at: D:/simulation/CA/ca3/computerArchitectureCA3/memory.v(2).
# 
#         Region: /TB/g/dataPath/memory
# ** Warning: (vsim-3015) D:/simulation/CA/ca3/computerArchitectureCA3/DataPath.v(22): [PCDPC] - Port size (8 or 8) does not match connection size (1) for port 'in'. The port definition is at: D:/simulation/CA/ca3/computerArchitectureCA3/Register.v(2).
# 
#         Region: /TB/g/dataPath/IRReg
# ** Warning: (vsim-3015) D:/simulation/CA/ca3/computerArchitectureCA3/DataPath.v(24): [PCDPC] - Port size (8 or 8) does not match connection size (1) for port 'in'. The port definition is at: D:/simulation/CA/ca3/computerArchitectureCA3/Register.v(2).
# 
#         Region: /TB/g/dataPath/MDRReg
# ** Warning: (vsim-3015) D:/simulation/CA/ca3/computerArchitectureCA3/DataPath.v(24): [PCDPC] - Port size (8 or 8) does not match connection size (1) for port 'out'. The port definition is at: D:/simulation/CA/ca3/computerArchitectureCA3/Register.v(2).
# 
#         Region: /TB/g/dataPath/MDRReg
# ** Warning: (vsim-3015) D:/simulation/CA/ca3/computerArchitectureCA3/DataPath.v(26): [PCDPC] - Port size (8 or 8) does not match connection size (1) for port 'in1'. The port definition is at: D:/simulation/CA/ca3/computerArchitectureCA3/MUX.v(2).
# 
#         Region: /TB/g/dataPath/stackIn
# ** Warning: (vsim-3015) D:/simulation/CA/ca3/computerArchitectureCA3/DataPath.v(26): [PCDPC] - Port size (8 or 8) does not match connection size (1) for port 'out'. The port definition is at: D:/simulation/CA/ca3/computerArchitectureCA3/MUX.v(2).
# 
#         Region: /TB/g/dataPath/stackIn
# ** Warning: (vsim-3017) D:/simulation/CA/ca3/computerArchitectureCA3/DataPath.v(28): [TFMPC] - Too few port connections. Expected 6, found 4.
# 
#         Region: /TB/g/dataPath/stack
# ** Warning: (vsim-3015) D:/simulation/CA/ca3/computerArchitectureCA3/DataPath.v(28): [PCDPC] - Port size (8 or 8) does not match connection size (1) for port 'dataIn'. The port definition is at: D:/simulation/CA/ca3/computerArchitectureCA3/stack.v(2).
# 
#         Region: /TB/g/dataPath/stack
# ** Warning: (vsim-3722) D:/simulation/CA/ca3/computerArchitectureCA3/DataPath.v(28): [TFMPC] - Missing connection for port 'clk'.
# 
# ** Warning: (vsim-3722) D:/simulation/CA/ca3/computerArchitectureCA3/DataPath.v(28): [TFMPC] - Missing connection for port 'resStk'.
# 
# ** Warning: (vsim-3015) D:/simulation/CA/ca3/computerArchitectureCA3/DataPath.v(30): [PCDPC] - Port size (8 or 8) does not match connection size (1) for port 'in'. The port definition is at: D:/simulation/CA/ca3/computerArchitectureCA3/Register.v(2).
# 
#         Region: /TB/g/dataPath/A
# ** Warning: (vsim-3015) D:/simulation/CA/ca3/computerArchitectureCA3/DataPath.v(30): [PCDPC] - Port size (8 or 8) does not match connection size (1) for port 'out'. The port definition is at: D:/simulation/CA/ca3/computerArchitectureCA3/Register.v(2).
# 
#         Region: /TB/g/dataPath/A
# ** Warning: (vsim-3015) D:/simulation/CA/ca3/computerArchitectureCA3/DataPath.v(32): [PCDPC] - Port size (8 or 8) does not match connection size (1) for port 'in'. The port definition is at: D:/simulation/CA/ca3/computerArchitectureCA3/Register.v(2).
# 
#         Region: /TB/g/dataPath/B
# ** Warning: (vsim-3015) D:/simulation/CA/ca3/computerArchitectureCA3/DataPath.v(32): [PCDPC] - Port size (8 or 8) does not match connection size (1) for port 'out'. The port definition is at: D:/simulation/CA/ca3/computerArchitectureCA3/Register.v(2).
# 
#         Region: /TB/g/dataPath/B
# ** Warning: (vsim-3015) D:/simulation/CA/ca3/computerArchitectureCA3/DataPath.v(34): [PCDPC] - Port size (8 or 8) does not match connection size (1) for port 'in'. The port definition is at: D:/simulation/CA/ca3/computerArchitectureCA3/Register.v(2).
# 
#         Region: /TB/g/dataPath/Z
# ** Warning: (vsim-3015) D:/simulation/CA/ca3/computerArchitectureCA3/DataPath.v(38): [PCDPC] - Port size (8 or 8) does not match connection size (1) for port 'in0'. The port definition is at: D:/simulation/CA/ca3/computerArchitectureCA3/MUX.v(2).
# 
#         Region: /TB/g/dataPath/AMUX
# ** Warning: (vsim-3015) D:/simulation/CA/ca3/computerArchitectureCA3/DataPath.v(40): [PCDPC] - Port size (8 or 8) does not match connection size (1) for port 'in0'. The port definition is at: D:/simulation/CA/ca3/computerArchitectureCA3/MUX.v(2).
# 
#         Region: /TB/g/dataPath/BMUX
add wave -position insertpoint  \
sim:/TB/g/dataPath/memory/m
restart
run -all
# Break in Module TB at D:/simulation/CA/ca3/computerArchitectureCA3/CA3.v line 33
add wave -position insertpoint  \
sim:/TB/g/dataPath/stack/stk
restart
# ** Warning: (vsim-3015) D:/simulation/CA/ca3/computerArchitectureCA3/DataPath.v(16): [PCDPC] - Port size (8 or 8) does not match connection size (5) for port 'in'. The port definition is at: D:/simulation/CA/ca3/computerArchitectureCA3/Register.v(2).
# 
#         Region: /TB/g/dataPath/pc
# ** Warning: (vsim-3015) D:/simulation/CA/ca3/computerArchitectureCA3/DataPath.v(16): [PCDPC] - Port size (8 or 8) does not match connection size (5) for port 'out'. The port definition is at: D:/simulation/CA/ca3/computerArchitectureCA3/Register.v(2).
# 
#         Region: /TB/g/dataPath/pc
# ** Warning: (vsim-3015) D:/simulation/CA/ca3/computerArchitectureCA3/DataPath.v(18): [PCDPC] - Port size (5 or 5) does not match connection size (1) for port 'in0'. The port definition is at: D:/simulation/CA/ca3/computerArchitectureCA3/MUX.v(2).
# 
#         Region: /TB/g/dataPath/PCMux
# ** Warning: (vsim-3015) D:/simulation/CA/ca3/computerArchitectureCA3/DataPath.v(20): [PCDPC] - Port size (8 or 8) does not match connection size (1) for port 'data'. The port definition is at: D:/simulation/CA/ca3/computerArchitectureCA3/memory.v(2).
# 
#         Region: /TB/g/dataPath/memory
# ** Warning: (vsim-3015) D:/simulation/CA/ca3/computerArchitectureCA3/DataPath.v(20): [PCDPC] - Port size (8 or 8) does not match connection size (1) for port 'resMem'. The port definition is at: D:/simulation/CA/ca3/computerArchitectureCA3/memory.v(2).
# 
#         Region: /TB/g/dataPath/memory
# ** Warning: (vsim-3015) D:/simulation/CA/ca3/computerArchitectureCA3/DataPath.v(22): [PCDPC] - Port size (8 or 8) does not match connection size (1) for port 'in'. The port definition is at: D:/simulation/CA/ca3/computerArchitectureCA3/Register.v(2).
# 
#         Region: /TB/g/dataPath/IRReg
# ** Warning: (vsim-3015) D:/simulation/CA/ca3/computerArchitectureCA3/DataPath.v(24): [PCDPC] - Port size (8 or 8) does not match connection size (1) for port 'in'. The port definition is at: D:/simulation/CA/ca3/computerArchitectureCA3/Register.v(2).
# 
#         Region: /TB/g/dataPath/MDRReg
# ** Warning: (vsim-3015) D:/simulation/CA/ca3/computerArchitectureCA3/DataPath.v(24): [PCDPC] - Port size (8 or 8) does not match connection size (1) for port 'out'. The port definition is at: D:/simulation/CA/ca3/computerArchitectureCA3/Register.v(2).
# 
#         Region: /TB/g/dataPath/MDRReg
# ** Warning: (vsim-3015) D:/simulation/CA/ca3/computerArchitectureCA3/DataPath.v(26): [PCDPC] - Port size (8 or 8) does not match connection size (1) for port 'in1'. The port definition is at: D:/simulation/CA/ca3/computerArchitectureCA3/MUX.v(2).
# 
#         Region: /TB/g/dataPath/stackIn
# ** Warning: (vsim-3015) D:/simulation/CA/ca3/computerArchitectureCA3/DataPath.v(26): [PCDPC] - Port size (8 or 8) does not match connection size (1) for port 'out'. The port definition is at: D:/simulation/CA/ca3/computerArchitectureCA3/MUX.v(2).
# 
#         Region: /TB/g/dataPath/stackIn
# ** Warning: (vsim-3017) D:/simulation/CA/ca3/computerArchitectureCA3/DataPath.v(28): [TFMPC] - Too few port connections. Expected 6, found 4.
# 
#         Region: /TB/g/dataPath/stack
# ** Warning: (vsim-3015) D:/simulation/CA/ca3/computerArchitectureCA3/DataPath.v(28): [PCDPC] - Port size (8 or 8) does not match connection size (1) for port 'dataIn'. The port definition is at: D:/simulation/CA/ca3/computerArchitectureCA3/stack.v(2).
# 
#         Region: /TB/g/dataPath/stack
# ** Warning: (vsim-3722) D:/simulation/CA/ca3/computerArchitectureCA3/DataPath.v(28): [TFMPC] - Missing connection for port 'clk'.
# 
# ** Warning: (vsim-3722) D:/simulation/CA/ca3/computerArchitectureCA3/DataPath.v(28): [TFMPC] - Missing connection for port 'resStk'.
# 
# ** Warning: (vsim-3015) D:/simulation/CA/ca3/computerArchitectureCA3/DataPath.v(30): [PCDPC] - Port size (8 or 8) does not match connection size (1) for port 'in'. The port definition is at: D:/simulation/CA/ca3/computerArchitectureCA3/Register.v(2).
# 
#         Region: /TB/g/dataPath/A
# ** Warning: (vsim-3015) D:/simulation/CA/ca3/computerArchitectureCA3/DataPath.v(30): [PCDPC] - Port size (8 or 8) does not match connection size (1) for port 'out'. The port definition is at: D:/simulation/CA/ca3/computerArchitectureCA3/Register.v(2).
# 
#         Region: /TB/g/dataPath/A
# ** Warning: (vsim-3015) D:/simulation/CA/ca3/computerArchitectureCA3/DataPath.v(32): [PCDPC] - Port size (8 or 8) does not match connection size (1) for port 'in'. The port definition is at: D:/simulation/CA/ca3/computerArchitectureCA3/Register.v(2).
# 
#         Region: /TB/g/dataPath/B
# ** Warning: (vsim-3015) D:/simulation/CA/ca3/computerArchitectureCA3/DataPath.v(32): [PCDPC] - Port size (8 or 8) does not match connection size (1) for port 'out'. The port definition is at: D:/simulation/CA/ca3/computerArchitectureCA3/Register.v(2).
# 
#         Region: /TB/g/dataPath/B
# ** Warning: (vsim-3015) D:/simulation/CA/ca3/computerArchitectureCA3/DataPath.v(34): [PCDPC] - Port size (8 or 8) does not match connection size (1) for port 'in'. The port definition is at: D:/simulation/CA/ca3/computerArchitectureCA3/Register.v(2).
# 
#         Region: /TB/g/dataPath/Z
# ** Warning: (vsim-3015) D:/simulation/CA/ca3/computerArchitectureCA3/DataPath.v(38): [PCDPC] - Port size (8 or 8) does not match connection size (1) for port 'in0'. The port definition is at: D:/simulation/CA/ca3/computerArchitectureCA3/MUX.v(2).
# 
#         Region: /TB/g/dataPath/AMUX
# ** Warning: (vsim-3015) D:/simulation/CA/ca3/computerArchitectureCA3/DataPath.v(40): [PCDPC] - Port size (8 or 8) does not match connection size (1) for port 'in0'. The port definition is at: D:/simulation/CA/ca3/computerArchitectureCA3/MUX.v(2).
# 
#         Region: /TB/g/dataPath/BMUX
run -all
# Break in Module TB at D:/simulation/CA/ca3/computerArchitectureCA3/CA3.v line 33
# Compile of DataPath.v was successful.
# Compile of ALU.v was successful.
# Compile of controller.v was successful.
# Compile of DataPath.v was successful.
# Compile of memory.v was successful.
# Compile of MUX.v was successful.
# Compile of Register.v was successful.
# Compile of stack.v was successful.
# Compile of zeroExtend.v was successful.
# Compile of CA3.v was successful.
# 9 compiles, 0 failed with no errors. 
restart
# Loading work.TB
# Loading work.CA3
# Loading work.DataPath
# Loading work.Register
# Loading work.MUX
# Loading work.Memory
# Loading work.Stack
# Loading work.zeroExtend
# Loading work.ALU
# Loading work.Controller
# ** Warning: (vsim-3015) D:/simulation/CA/ca3/computerArchitectureCA3/DataPath.v(16): [PCDPC] - Port size (8 or 8) does not match connection size (5) for port 'in'. The port definition is at: D:/simulation/CA/ca3/computerArchitectureCA3/Register.v(2).
# 
#         Region: /TB/g/dataPath/pc
# ** Warning: (vsim-3015) D:/simulation/CA/ca3/computerArchitectureCA3/DataPath.v(16): [PCDPC] - Port size (8 or 8) does not match connection size (5) for port 'out'. The port definition is at: D:/simulation/CA/ca3/computerArchitectureCA3/Register.v(2).
# 
#         Region: /TB/g/dataPath/pc
# ** Warning: (vsim-3015) D:/simulation/CA/ca3/computerArchitectureCA3/DataPath.v(18): [PCDPC] - Port size (5 or 5) does not match connection size (1) for port 'in0'. The port definition is at: D:/simulation/CA/ca3/computerArchitectureCA3/MUX.v(2).
# 
#         Region: /TB/g/dataPath/PCMux
# ** Warning: (vsim-3015) D:/simulation/CA/ca3/computerArchitectureCA3/DataPath.v(20): [PCDPC] - Port size (8 or 8) does not match connection size (1) for port 'data'. The port definition is at: D:/simulation/CA/ca3/computerArchitectureCA3/memory.v(2).
# 
#         Region: /TB/g/dataPath/memory
# ** Warning: (vsim-3015) D:/simulation/CA/ca3/computerArchitectureCA3/DataPath.v(20): [PCDPC] - Port size (8 or 8) does not match connection size (1) for port 'resMem'. The port definition is at: D:/simulation/CA/ca3/computerArchitectureCA3/memory.v(2).
# 
#         Region: /TB/g/dataPath/memory
# ** Warning: (vsim-3015) D:/simulation/CA/ca3/computerArchitectureCA3/DataPath.v(22): [PCDPC] - Port size (8 or 8) does not match connection size (1) for port 'in'. The port definition is at: D:/simulation/CA/ca3/computerArchitectureCA3/Register.v(2).
# 
#         Region: /TB/g/dataPath/IRReg
# ** Warning: (vsim-3015) D:/simulation/CA/ca3/computerArchitectureCA3/DataPath.v(24): [PCDPC] - Port size (8 or 8) does not match connection size (1) for port 'in'. The port definition is at: D:/simulation/CA/ca3/computerArchitectureCA3/Register.v(2).
# 
#         Region: /TB/g/dataPath/MDRReg
# ** Warning: (vsim-3015) D:/simulation/CA/ca3/computerArchitectureCA3/DataPath.v(24): [PCDPC] - Port size (8 or 8) does not match connection size (1) for port 'out'. The port definition is at: D:/simulation/CA/ca3/computerArchitectureCA3/Register.v(2).
# 
#         Region: /TB/g/dataPath/MDRReg
# ** Warning: (vsim-3015) D:/simulation/CA/ca3/computerArchitectureCA3/DataPath.v(26): [PCDPC] - Port size (8 or 8) does not match connection size (1) for port 'in1'. The port definition is at: D:/simulation/CA/ca3/computerArchitectureCA3/MUX.v(2).
# 
#         Region: /TB/g/dataPath/stackIn
# ** Warning: (vsim-3015) D:/simulation/CA/ca3/computerArchitectureCA3/DataPath.v(26): [PCDPC] - Port size (8 or 8) does not match connection size (1) for port 'out'. The port definition is at: D:/simulation/CA/ca3/computerArchitectureCA3/MUX.v(2).
# 
#         Region: /TB/g/dataPath/stackIn
# ** Warning: (vsim-3017) D:/simulation/CA/ca3/computerArchitectureCA3/DataPath.v(28): [TFMPC] - Too few port connections. Expected 6, found 4.
# 
#         Region: /TB/g/dataPath/stack
# ** Warning: (vsim-3015) D:/simulation/CA/ca3/computerArchitectureCA3/DataPath.v(28): [PCDPC] - Port size (8 or 8) does not match connection size (1) for port 'dataIn'. The port definition is at: D:/simulation/CA/ca3/computerArchitectureCA3/stack.v(2).
# 
#         Region: /TB/g/dataPath/stack
# ** Warning: (vsim-3722) D:/simulation/CA/ca3/computerArchitectureCA3/DataPath.v(28): [TFMPC] - Missing connection for port 'clk'.
# 
# ** Warning: (vsim-3722) D:/simulation/CA/ca3/computerArchitectureCA3/DataPath.v(28): [TFMPC] - Missing connection for port 'resStk'.
# 
# ** Warning: (vsim-3015) D:/simulation/CA/ca3/computerArchitectureCA3/DataPath.v(30): [PCDPC] - Port size (8 or 8) does not match connection size (1) for port 'in'. The port definition is at: D:/simulation/CA/ca3/computerArchitectureCA3/Register.v(2).
# 
#         Region: /TB/g/dataPath/A
# ** Warning: (vsim-3015) D:/simulation/CA/ca3/computerArchitectureCA3/DataPath.v(30): [PCDPC] - Port size (8 or 8) does not match connection size (1) for port 'out'. The port definition is at: D:/simulation/CA/ca3/computerArchitectureCA3/Register.v(2).
# 
#         Region: /TB/g/dataPath/A
# ** Warning: (vsim-3015) D:/simulation/CA/ca3/computerArchitectureCA3/DataPath.v(32): [PCDPC] - Port size (8 or 8) does not match connection size (1) for port 'in'. The port definition is at: D:/simulation/CA/ca3/computerArchitectureCA3/Register.v(2).
# 
#         Region: /TB/g/dataPath/B
# ** Warning: (vsim-3015) D:/simulation/CA/ca3/computerArchitectureCA3/DataPath.v(32): [PCDPC] - Port size (8 or 8) does not match connection size (1) for port 'out'. The port definition is at: D:/simulation/CA/ca3/computerArchitectureCA3/Register.v(2).
# 
#         Region: /TB/g/dataPath/B
# ** Warning: (vsim-3015) D:/simulation/CA/ca3/computerArchitectureCA3/DataPath.v(34): [PCDPC] - Port size (8 or 8) does not match connection size (1) for port 'in'. The port definition is at: D:/simulation/CA/ca3/computerArchitectureCA3/Register.v(2).
# 
#         Region: /TB/g/dataPath/Z
# ** Warning: (vsim-3015) D:/simulation/CA/ca3/computerArchitectureCA3/DataPath.v(38): [PCDPC] - Port size (8 or 8) does not match connection size (1) for port 'in0'. The port definition is at: D:/simulation/CA/ca3/computerArchitectureCA3/MUX.v(2).
# 
#         Region: /TB/g/dataPath/AMUX
# ** Warning: (vsim-3015) D:/simulation/CA/ca3/computerArchitectureCA3/DataPath.v(40): [PCDPC] - Port size (8 or 8) does not match connection size (1) for port 'in0'. The port definition is at: D:/simulation/CA/ca3/computerArchitectureCA3/MUX.v(2).
# 
#         Region: /TB/g/dataPath/BMUX
run -all
# Break in Module TB at D:/simulation/CA/ca3/computerArchitectureCA3/CA3.v line 33
add wave -position insertpoint  \
sim:/TB/g/dataPath/pc/rst \
sim:/TB/g/dataPath/pc/out \
sim:/TB/g/dataPath/pc/load \
sim:/TB/g/dataPath/pc/in \
sim:/TB/g/dataPath/pc/clk
restart
# ** Warning: (vsim-3015) D:/simulation/CA/ca3/computerArchitectureCA3/DataPath.v(16): [PCDPC] - Port size (8 or 8) does not match connection size (5) for port 'in'. The port definition is at: D:/simulation/CA/ca3/computerArchitectureCA3/Register.v(2).
# 
#         Region: /TB/g/dataPath/pc
# ** Warning: (vsim-3015) D:/simulation/CA/ca3/computerArchitectureCA3/DataPath.v(16): [PCDPC] - Port size (8 or 8) does not match connection size (5) for port 'out'. The port definition is at: D:/simulation/CA/ca3/computerArchitectureCA3/Register.v(2).
# 
#         Region: /TB/g/dataPath/pc
# ** Warning: (vsim-3015) D:/simulation/CA/ca3/computerArchitectureCA3/DataPath.v(18): [PCDPC] - Port size (5 or 5) does not match connection size (1) for port 'in0'. The port definition is at: D:/simulation/CA/ca3/computerArchitectureCA3/MUX.v(2).
# 
#         Region: /TB/g/dataPath/PCMux
# ** Warning: (vsim-3015) D:/simulation/CA/ca3/computerArchitectureCA3/DataPath.v(20): [PCDPC] - Port size (8 or 8) does not match connection size (1) for port 'data'. The port definition is at: D:/simulation/CA/ca3/computerArchitectureCA3/memory.v(2).
# 
#         Region: /TB/g/dataPath/memory
# ** Warning: (vsim-3015) D:/simulation/CA/ca3/computerArchitectureCA3/DataPath.v(20): [PCDPC] - Port size (8 or 8) does not match connection size (1) for port 'resMem'. The port definition is at: D:/simulation/CA/ca3/computerArchitectureCA3/memory.v(2).
# 
#         Region: /TB/g/dataPath/memory
# ** Warning: (vsim-3015) D:/simulation/CA/ca3/computerArchitectureCA3/DataPath.v(22): [PCDPC] - Port size (8 or 8) does not match connection size (1) for port 'in'. The port definition is at: D:/simulation/CA/ca3/computerArchitectureCA3/Register.v(2).
# 
#         Region: /TB/g/dataPath/IRReg
# ** Warning: (vsim-3015) D:/simulation/CA/ca3/computerArchitectureCA3/DataPath.v(24): [PCDPC] - Port size (8 or 8) does not match connection size (1) for port 'in'. The port definition is at: D:/simulation/CA/ca3/computerArchitectureCA3/Register.v(2).
# 
#         Region: /TB/g/dataPath/MDRReg
# ** Warning: (vsim-3015) D:/simulation/CA/ca3/computerArchitectureCA3/DataPath.v(24): [PCDPC] - Port size (8 or 8) does not match connection size (1) for port 'out'. The port definition is at: D:/simulation/CA/ca3/computerArchitectureCA3/Register.v(2).
# 
#         Region: /TB/g/dataPath/MDRReg
# ** Warning: (vsim-3015) D:/simulation/CA/ca3/computerArchitectureCA3/DataPath.v(26): [PCDPC] - Port size (8 or 8) does not match connection size (1) for port 'in1'. The port definition is at: D:/simulation/CA/ca3/computerArchitectureCA3/MUX.v(2).
# 
#         Region: /TB/g/dataPath/stackIn
# ** Warning: (vsim-3015) D:/simulation/CA/ca3/computerArchitectureCA3/DataPath.v(26): [PCDPC] - Port size (8 or 8) does not match connection size (1) for port 'out'. The port definition is at: D:/simulation/CA/ca3/computerArchitectureCA3/MUX.v(2).
# 
#         Region: /TB/g/dataPath/stackIn
# ** Warning: (vsim-3017) D:/simulation/CA/ca3/computerArchitectureCA3/DataPath.v(28): [TFMPC] - Too few port connections. Expected 6, found 4.
# 
#         Region: /TB/g/dataPath/stack
# ** Warning: (vsim-3015) D:/simulation/CA/ca3/computerArchitectureCA3/DataPath.v(28): [PCDPC] - Port size (8 or 8) does not match connection size (1) for port 'dataIn'. The port definition is at: D:/simulation/CA/ca3/computerArchitectureCA3/stack.v(2).
# 
#         Region: /TB/g/dataPath/stack
# ** Warning: (vsim-3722) D:/simulation/CA/ca3/computerArchitectureCA3/DataPath.v(28): [TFMPC] - Missing connection for port 'clk'.
# 
# ** Warning: (vsim-3722) D:/simulation/CA/ca3/computerArchitectureCA3/DataPath.v(28): [TFMPC] - Missing connection for port 'resStk'.
# 
# ** Warning: (vsim-3015) D:/simulation/CA/ca3/computerArchitectureCA3/DataPath.v(30): [PCDPC] - Port size (8 or 8) does not match connection size (1) for port 'in'. The port definition is at: D:/simulation/CA/ca3/computerArchitectureCA3/Register.v(2).
# 
#         Region: /TB/g/dataPath/A
# ** Warning: (vsim-3015) D:/simulation/CA/ca3/computerArchitectureCA3/DataPath.v(30): [PCDPC] - Port size (8 or 8) does not match connection size (1) for port 'out'. The port definition is at: D:/simulation/CA/ca3/computerArchitectureCA3/Register.v(2).
# 
#         Region: /TB/g/dataPath/A
# ** Warning: (vsim-3015) D:/simulation/CA/ca3/computerArchitectureCA3/DataPath.v(32): [PCDPC] - Port size (8 or 8) does not match connection size (1) for port 'in'. The port definition is at: D:/simulation/CA/ca3/computerArchitectureCA3/Register.v(2).
# 
#         Region: /TB/g/dataPath/B
# ** Warning: (vsim-3015) D:/simulation/CA/ca3/computerArchitectureCA3/DataPath.v(32): [PCDPC] - Port size (8 or 8) does not match connection size (1) for port 'out'. The port definition is at: D:/simulation/CA/ca3/computerArchitectureCA3/Register.v(2).
# 
#         Region: /TB/g/dataPath/B
# ** Warning: (vsim-3015) D:/simulation/CA/ca3/computerArchitectureCA3/DataPath.v(34): [PCDPC] - Port size (8 or 8) does not match connection size (1) for port 'in'. The port definition is at: D:/simulation/CA/ca3/computerArchitectureCA3/Register.v(2).
# 
#         Region: /TB/g/dataPath/Z
# ** Warning: (vsim-3015) D:/simulation/CA/ca3/computerArchitectureCA3/DataPath.v(38): [PCDPC] - Port size (8 or 8) does not match connection size (1) for port 'in0'. The port definition is at: D:/simulation/CA/ca3/computerArchitectureCA3/MUX.v(2).
# 
#         Region: /TB/g/dataPath/AMUX
# ** Warning: (vsim-3015) D:/simulation/CA/ca3/computerArchitectureCA3/DataPath.v(40): [PCDPC] - Port size (8 or 8) does not match connection size (1) for port 'in0'. The port definition is at: D:/simulation/CA/ca3/computerArchitectureCA3/MUX.v(2).
# 
#         Region: /TB/g/dataPath/BMUX
run -all
# Break in Module TB at D:/simulation/CA/ca3/computerArchitectureCA3/CA3.v line 33
# Compile of ALU.v was successful.
# Compile of controller.v was successful.
# Compile of DataPath.v was successful.
# Compile of memory.v was successful.
# Compile of MUX.v was successful.
# Compile of Register.v failed with 1 errors.
# Compile of stack.v was successful.
# Compile of zeroExtend.v was successful.
# Compile of CA3.v was successful.
# 9 compiles, 1 failed with 1 error. 
# Compile of memory.v was successful.
# Compile of Register.v failed with 1 errors.
# Compile of Register.v was successful.
restart
# Loading work.TB
# Loading work.CA3
# Loading work.DataPath
# Loading work.Register
# Loading work.MUX
# Loading work.Memory
# Loading work.Stack
# Loading work.zeroExtend
# Loading work.ALU
# Loading work.Controller
# ** Warning: (vsim-3015) D:/simulation/CA/ca3/computerArchitectureCA3/DataPath.v(18): [PCDPC] - Port size (5 or 5) does not match connection size (1) for port 'in0'. The port definition is at: D:/simulation/CA/ca3/computerArchitectureCA3/MUX.v(2).
# 
#         Region: /TB/g/dataPath/PCMux
# ** Warning: (vsim-3015) D:/simulation/CA/ca3/computerArchitectureCA3/DataPath.v(20): [PCDPC] - Port size (8 or 8) does not match connection size (1) for port 'data'. The port definition is at: D:/simulation/CA/ca3/computerArchitectureCA3/memory.v(2).
# 
#         Region: /TB/g/dataPath/memory
# ** Warning: (vsim-3015) D:/simulation/CA/ca3/computerArchitectureCA3/DataPath.v(20): [PCDPC] - Port size (8 or 8) does not match connection size (1) for port 'resMem'. The port definition is at: D:/simulation/CA/ca3/computerArchitectureCA3/memory.v(2).
# 
#         Region: /TB/g/dataPath/memory
# ** Warning: (vsim-3015) D:/simulation/CA/ca3/computerArchitectureCA3/DataPath.v(22): [PCDPC] - Port size (8 or 8) does not match connection size (1) for port 'in'. The port definition is at: D:/simulation/CA/ca3/computerArchitectureCA3/Register.v(2).
# 
#         Region: /TB/g/dataPath/IRReg
# ** Warning: (vsim-3015) D:/simulation/CA/ca3/computerArchitectureCA3/DataPath.v(24): [PCDPC] - Port size (8 or 8) does not match connection size (1) for port 'in'. The port definition is at: D:/simulation/CA/ca3/computerArchitectureCA3/Register.v(2).
# 
#         Region: /TB/g/dataPath/MDRReg
# ** Warning: (vsim-3015) D:/simulation/CA/ca3/computerArchitectureCA3/DataPath.v(24): [PCDPC] - Port size (8 or 8) does not match connection size (1) for port 'out'. The port definition is at: D:/simulation/CA/ca3/computerArchitectureCA3/Register.v(2).
# 
#         Region: /TB/g/dataPath/MDRReg
# ** Warning: (vsim-3015) D:/simulation/CA/ca3/computerArchitectureCA3/DataPath.v(26): [PCDPC] - Port size (8 or 8) does not match connection size (1) for port 'in1'. The port definition is at: D:/simulation/CA/ca3/computerArchitectureCA3/MUX.v(2).
# 
#         Region: /TB/g/dataPath/stackIn
# ** Warning: (vsim-3015) D:/simulation/CA/ca3/computerArchitectureCA3/DataPath.v(26): [PCDPC] - Port size (8 or 8) does not match connection size (1) for port 'out'. The port definition is at: D:/simulation/CA/ca3/computerArchitectureCA3/MUX.v(2).
# 
#         Region: /TB/g/dataPath/stackIn
# ** Warning: (vsim-3017) D:/simulation/CA/ca3/computerArchitectureCA3/DataPath.v(28): [TFMPC] - Too few port connections. Expected 6, found 4.
# 
#         Region: /TB/g/dataPath/stack
# ** Warning: (vsim-3015) D:/simulation/CA/ca3/computerArchitectureCA3/DataPath.v(28): [PCDPC] - Port size (8 or 8) does not match connection size (1) for port 'dataIn'. The port definition is at: D:/simulation/CA/ca3/computerArchitectureCA3/stack.v(2).
# 
#         Region: /TB/g/dataPath/stack
# ** Warning: (vsim-3722) D:/simulation/CA/ca3/computerArchitectureCA3/DataPath.v(28): [TFMPC] - Missing connection for port 'clk'.
# 
# ** Warning: (vsim-3722) D:/simulation/CA/ca3/computerArchitectureCA3/DataPath.v(28): [TFMPC] - Missing connection for port 'resStk'.
# 
# ** Warning: (vsim-3015) D:/simulation/CA/ca3/computerArchitectureCA3/DataPath.v(30): [PCDPC] - Port size (8 or 8) does not match connection size (1) for port 'in'. The port definition is at: D:/simulation/CA/ca3/computerArchitectureCA3/Register.v(2).
# 
#         Region: /TB/g/dataPath/A
# ** Warning: (vsim-3015) D:/simulation/CA/ca3/computerArchitectureCA3/DataPath.v(30): [PCDPC] - Port size (8 or 8) does not match connection size (1) for port 'out'. The port definition is at: D:/simulation/CA/ca3/computerArchitectureCA3/Register.v(2).
# 
#         Region: /TB/g/dataPath/A
# ** Warning: (vsim-3015) D:/simulation/CA/ca3/computerArchitectureCA3/DataPath.v(32): [PCDPC] - Port size (8 or 8) does not match connection size (1) for port 'in'. The port definition is at: D:/simulation/CA/ca3/computerArchitectureCA3/Register.v(2).
# 
#         Region: /TB/g/dataPath/B
# ** Warning: (vsim-3015) D:/simulation/CA/ca3/computerArchitectureCA3/DataPath.v(32): [PCDPC] - Port size (8 or 8) does not match connection size (1) for port 'out'. The port definition is at: D:/simulation/CA/ca3/computerArchitectureCA3/Register.v(2).
# 
#         Region: /TB/g/dataPath/B
# ** Warning: (vsim-3015) D:/simulation/CA/ca3/computerArchitectureCA3/DataPath.v(34): [PCDPC] - Port size (8 or 8) does not match connection size (1) for port 'in'. The port definition is at: D:/simulation/CA/ca3/computerArchitectureCA3/Register.v(2).
# 
#         Region: /TB/g/dataPath/Z
# ** Warning: (vsim-3015) D:/simulation/CA/ca3/computerArchitectureCA3/DataPath.v(38): [PCDPC] - Port size (8 or 8) does not match connection size (1) for port 'in0'. The port definition is at: D:/simulation/CA/ca3/computerArchitectureCA3/MUX.v(2).
# 
#         Region: /TB/g/dataPath/AMUX
# ** Warning: (vsim-3015) D:/simulation/CA/ca3/computerArchitectureCA3/DataPath.v(40): [PCDPC] - Port size (8 or 8) does not match connection size (1) for port 'in0'. The port definition is at: D:/simulation/CA/ca3/computerArchitectureCA3/MUX.v(2).
# 
#         Region: /TB/g/dataPath/BMUX
run -all
# Break in Module TB at D:/simulation/CA/ca3/computerArchitectureCA3/CA3.v line 33
add wave -position insertpoint  \
sim:/TB/g/dataPath/PCMux/out \
sim:/TB/g/dataPath/PCMux/in1 \
sim:/TB/g/dataPath/PCMux/in0
add wave -position insertpoint  \
sim:/TB/g/dataPath/memory/resMem \
sim:/TB/g/dataPath/memory/memRead \
sim:/TB/g/dataPath/memory/adr
add wave -position insertpoint  \
sim:/TB/g/dataPath/stack/dataIn
restart
# ** Warning: (vsim-3015) D:/simulation/CA/ca3/computerArchitectureCA3/DataPath.v(18): [PCDPC] - Port size (5 or 5) does not match connection size (1) for port 'in0'. The port definition is at: D:/simulation/CA/ca3/computerArchitectureCA3/MUX.v(2).
# 
#         Region: /TB/g/dataPath/PCMux
# ** Warning: (vsim-3015) D:/simulation/CA/ca3/computerArchitectureCA3/DataPath.v(20): [PCDPC] - Port size (8 or 8) does not match connection size (1) for port 'data'. The port definition is at: D:/simulation/CA/ca3/computerArchitectureCA3/memory.v(2).
# 
#         Region: /TB/g/dataPath/memory
# ** Warning: (vsim-3015) D:/simulation/CA/ca3/computerArchitectureCA3/DataPath.v(20): [PCDPC] - Port size (8 or 8) does not match connection size (1) for port 'resMem'. The port definition is at: D:/simulation/CA/ca3/computerArchitectureCA3/memory.v(2).
# 
#         Region: /TB/g/dataPath/memory
# ** Warning: (vsim-3015) D:/simulation/CA/ca3/computerArchitectureCA3/DataPath.v(22): [PCDPC] - Port size (8 or 8) does not match connection size (1) for port 'in'. The port definition is at: D:/simulation/CA/ca3/computerArchitectureCA3/Register.v(2).
# 
#         Region: /TB/g/dataPath/IRReg
# ** Warning: (vsim-3015) D:/simulation/CA/ca3/computerArchitectureCA3/DataPath.v(24): [PCDPC] - Port size (8 or 8) does not match connection size (1) for port 'in'. The port definition is at: D:/simulation/CA/ca3/computerArchitectureCA3/Register.v(2).
# 
#         Region: /TB/g/dataPath/MDRReg
# ** Warning: (vsim-3015) D:/simulation/CA/ca3/computerArchitectureCA3/DataPath.v(24): [PCDPC] - Port size (8 or 8) does not match connection size (1) for port 'out'. The port definition is at: D:/simulation/CA/ca3/computerArchitectureCA3/Register.v(2).
# 
#         Region: /TB/g/dataPath/MDRReg
# ** Warning: (vsim-3015) D:/simulation/CA/ca3/computerArchitectureCA3/DataPath.v(26): [PCDPC] - Port size (8 or 8) does not match connection size (1) for port 'in1'. The port definition is at: D:/simulation/CA/ca3/computerArchitectureCA3/MUX.v(2).
# 
#         Region: /TB/g/dataPath/stackIn
# ** Warning: (vsim-3015) D:/simulation/CA/ca3/computerArchitectureCA3/DataPath.v(26): [PCDPC] - Port size (8 or 8) does not match connection size (1) for port 'out'. The port definition is at: D:/simulation/CA/ca3/computerArchitectureCA3/MUX.v(2).
# 
#         Region: /TB/g/dataPath/stackIn
# ** Warning: (vsim-3017) D:/simulation/CA/ca3/computerArchitectureCA3/DataPath.v(28): [TFMPC] - Too few port connections. Expected 6, found 4.
# 
#         Region: /TB/g/dataPath/stack
# ** Warning: (vsim-3015) D:/simulation/CA/ca3/computerArchitectureCA3/DataPath.v(28): [PCDPC] - Port size (8 or 8) does not match connection size (1) for port 'dataIn'. The port definition is at: D:/simulation/CA/ca3/computerArchitectureCA3/stack.v(2).
# 
#         Region: /TB/g/dataPath/stack
# ** Warning: (vsim-3722) D:/simulation/CA/ca3/computerArchitectureCA3/DataPath.v(28): [TFMPC] - Missing connection for port 'clk'.
# 
# ** Warning: (vsim-3722) D:/simulation/CA/ca3/computerArchitectureCA3/DataPath.v(28): [TFMPC] - Missing connection for port 'resStk'.
# 
# ** Warning: (vsim-3015) D:/simulation/CA/ca3/computerArchitectureCA3/DataPath.v(30): [PCDPC] - Port size (8 or 8) does not match connection size (1) for port 'in'. The port definition is at: D:/simulation/CA/ca3/computerArchitectureCA3/Register.v(2).
# 
#         Region: /TB/g/dataPath/A
# ** Warning: (vsim-3015) D:/simulation/CA/ca3/computerArchitectureCA3/DataPath.v(30): [PCDPC] - Port size (8 or 8) does not match connection size (1) for port 'out'. The port definition is at: D:/simulation/CA/ca3/computerArchitectureCA3/Register.v(2).
# 
#         Region: /TB/g/dataPath/A
# ** Warning: (vsim-3015) D:/simulation/CA/ca3/computerArchitectureCA3/DataPath.v(32): [PCDPC] - Port size (8 or 8) does not match connection size (1) for port 'in'. The port definition is at: D:/simulation/CA/ca3/computerArchitectureCA3/Register.v(2).
# 
#         Region: /TB/g/dataPath/B
# ** Warning: (vsim-3015) D:/simulation/CA/ca3/computerArchitectureCA3/DataPath.v(32): [PCDPC] - Port size (8 or 8) does not match connection size (1) for port 'out'. The port definition is at: D:/simulation/CA/ca3/computerArchitectureCA3/Register.v(2).
# 
#         Region: /TB/g/dataPath/B
# ** Warning: (vsim-3015) D:/simulation/CA/ca3/computerArchitectureCA3/DataPath.v(34): [PCDPC] - Port size (8 or 8) does not match connection size (1) for port 'in'. The port definition is at: D:/simulation/CA/ca3/computerArchitectureCA3/Register.v(2).
# 
#         Region: /TB/g/dataPath/Z
# ** Warning: (vsim-3015) D:/simulation/CA/ca3/computerArchitectureCA3/DataPath.v(38): [PCDPC] - Port size (8 or 8) does not match connection size (1) for port 'in0'. The port definition is at: D:/simulation/CA/ca3/computerArchitectureCA3/MUX.v(2).
# 
#         Region: /TB/g/dataPath/AMUX
# ** Warning: (vsim-3015) D:/simulation/CA/ca3/computerArchitectureCA3/DataPath.v(40): [PCDPC] - Port size (8 or 8) does not match connection size (1) for port 'in0'. The port definition is at: D:/simulation/CA/ca3/computerArchitectureCA3/MUX.v(2).
# 
#         Region: /TB/g/dataPath/BMUX
run -all
# Break in Module TB at D:/simulation/CA/ca3/computerArchitectureCA3/CA3.v line 33
# Compile of DataPath.v was successful.
restart
# Loading work.DataPath
# ** Warning: (vsim-3015) D:/simulation/CA/ca3/computerArchitectureCA3/DataPath.v(20): [PCDPC] - Port size (8 or 8) does not match connection size (1) for port 'data'. The port definition is at: D:/simulation/CA/ca3/computerArchitectureCA3/memory.v(2).
# 
#         Region: /TB/g/dataPath/memory
# ** Warning: (vsim-3015) D:/simulation/CA/ca3/computerArchitectureCA3/DataPath.v(20): [PCDPC] - Port size (8 or 8) does not match connection size (1) for port 'resMem'. The port definition is at: D:/simulation/CA/ca3/computerArchitectureCA3/memory.v(2).
# 
#         Region: /TB/g/dataPath/memory
# ** Warning: (vsim-3015) D:/simulation/CA/ca3/computerArchitectureCA3/DataPath.v(22): [PCDPC] - Port size (8 or 8) does not match connection size (1) for port 'in'. The port definition is at: D:/simulation/CA/ca3/computerArchitectureCA3/Register.v(2).
# 
#         Region: /TB/g/dataPath/IRReg
# ** Warning: (vsim-3015) D:/simulation/CA/ca3/computerArchitectureCA3/DataPath.v(24): [PCDPC] - Port size (8 or 8) does not match connection size (1) for port 'in'. The port definition is at: D:/simulation/CA/ca3/computerArchitectureCA3/Register.v(2).
# 
#         Region: /TB/g/dataPath/MDRReg
# ** Warning: (vsim-3015) D:/simulation/CA/ca3/computerArchitectureCA3/DataPath.v(24): [PCDPC] - Port size (8 or 8) does not match connection size (1) for port 'out'. The port definition is at: D:/simulation/CA/ca3/computerArchitectureCA3/Register.v(2).
# 
#         Region: /TB/g/dataPath/MDRReg
# ** Warning: (vsim-3015) D:/simulation/CA/ca3/computerArchitectureCA3/DataPath.v(26): [PCDPC] - Port size (8 or 8) does not match connection size (1) for port 'in1'. The port definition is at: D:/simulation/CA/ca3/computerArchitectureCA3/MUX.v(2).
# 
#         Region: /TB/g/dataPath/stackIn
# ** Warning: (vsim-3015) D:/simulation/CA/ca3/computerArchitectureCA3/DataPath.v(26): [PCDPC] - Port size (8 or 8) does not match connection size (1) for port 'out'. The port definition is at: D:/simulation/CA/ca3/computerArchitectureCA3/MUX.v(2).
# 
#         Region: /TB/g/dataPath/stackIn
# ** Warning: (vsim-3017) D:/simulation/CA/ca3/computerArchitectureCA3/DataPath.v(28): [TFMPC] - Too few port connections. Expected 6, found 4.
# 
#         Region: /TB/g/dataPath/stack
# ** Warning: (vsim-3015) D:/simulation/CA/ca3/computerArchitectureCA3/DataPath.v(28): [PCDPC] - Port size (8 or 8) does not match connection size (1) for port 'dataIn'. The port definition is at: D:/simulation/CA/ca3/computerArchitectureCA3/stack.v(2).
# 
#         Region: /TB/g/dataPath/stack
# ** Warning: (vsim-3722) D:/simulation/CA/ca3/computerArchitectureCA3/DataPath.v(28): [TFMPC] - Missing connection for port 'clk'.
# 
# ** Warning: (vsim-3722) D:/simulation/CA/ca3/computerArchitectureCA3/DataPath.v(28): [TFMPC] - Missing connection for port 'resStk'.
# 
# ** Warning: (vsim-3015) D:/simulation/CA/ca3/computerArchitectureCA3/DataPath.v(30): [PCDPC] - Port size (8 or 8) does not match connection size (1) for port 'in'. The port definition is at: D:/simulation/CA/ca3/computerArchitectureCA3/Register.v(2).
# 
#         Region: /TB/g/dataPath/A
# ** Warning: (vsim-3015) D:/simulation/CA/ca3/computerArchitectureCA3/DataPath.v(30): [PCDPC] - Port size (8 or 8) does not match connection size (1) for port 'out'. The port definition is at: D:/simulation/CA/ca3/computerArchitectureCA3/Register.v(2).
# 
#         Region: /TB/g/dataPath/A
# ** Warning: (vsim-3015) D:/simulation/CA/ca3/computerArchitectureCA3/DataPath.v(32): [PCDPC] - Port size (8 or 8) does not match connection size (1) for port 'in'. The port definition is at: D:/simulation/CA/ca3/computerArchitectureCA3/Register.v(2).
# 
#         Region: /TB/g/dataPath/B
# ** Warning: (vsim-3015) D:/simulation/CA/ca3/computerArchitectureCA3/DataPath.v(32): [PCDPC] - Port size (8 or 8) does not match connection size (1) for port 'out'. The port definition is at: D:/simulation/CA/ca3/computerArchitectureCA3/Register.v(2).
# 
#         Region: /TB/g/dataPath/B
# ** Warning: (vsim-3015) D:/simulation/CA/ca3/computerArchitectureCA3/DataPath.v(34): [PCDPC] - Port size (8 or 8) does not match connection size (1) for port 'in'. The port definition is at: D:/simulation/CA/ca3/computerArchitectureCA3/Register.v(2).
# 
#         Region: /TB/g/dataPath/Z
# ** Warning: (vsim-3015) D:/simulation/CA/ca3/computerArchitectureCA3/DataPath.v(38): [PCDPC] - Port size (8 or 8) does not match connection size (1) for port 'in0'. The port definition is at: D:/simulation/CA/ca3/computerArchitectureCA3/MUX.v(2).
# 
#         Region: /TB/g/dataPath/AMUX
# ** Warning: (vsim-3015) D:/simulation/CA/ca3/computerArchitectureCA3/DataPath.v(40): [PCDPC] - Port size (8 or 8) does not match connection size (1) for port 'in0'. The port definition is at: D:/simulation/CA/ca3/computerArchitectureCA3/MUX.v(2).
# 
#         Region: /TB/g/dataPath/BMUX
run -all
# Break in Module TB at D:/simulation/CA/ca3/computerArchitectureCA3/CA3.v line 33
# Compile of DataPath.v was successful.
restart
# Loading work.DataPath
# ** Warning: (vsim-3015) D:/simulation/CA/ca3/computerArchitectureCA3/DataPath.v(20): [PCDPC] - Port size (8 or 8) does not match connection size (1) for port 'data'. The port definition is at: D:/simulation/CA/ca3/computerArchitectureCA3/memory.v(2).
# 
#         Region: /TB/g/dataPath/memory
# ** Warning: (vsim-3015) D:/simulation/CA/ca3/computerArchitectureCA3/DataPath.v(20): [PCDPC] - Port size (8 or 8) does not match connection size (1) for port 'resMem'. The port definition is at: D:/simulation/CA/ca3/computerArchitectureCA3/memory.v(2).
# 
#         Region: /TB/g/dataPath/memory
# ** Warning: (vsim-3015) D:/simulation/CA/ca3/computerArchitectureCA3/DataPath.v(22): [PCDPC] - Port size (8 or 8) does not match connection size (1) for port 'in'. The port definition is at: D:/simulation/CA/ca3/computerArchitectureCA3/Register.v(2).
# 
#         Region: /TB/g/dataPath/IRReg
# ** Warning: (vsim-3015) D:/simulation/CA/ca3/computerArchitectureCA3/DataPath.v(24): [PCDPC] - Port size (8 or 8) does not match connection size (1) for port 'in'. The port definition is at: D:/simulation/CA/ca3/computerArchitectureCA3/Register.v(2).
# 
#         Region: /TB/g/dataPath/MDRReg
# ** Warning: (vsim-3015) D:/simulation/CA/ca3/computerArchitectureCA3/DataPath.v(24): [PCDPC] - Port size (8 or 8) does not match connection size (1) for port 'out'. The port definition is at: D:/simulation/CA/ca3/computerArchitectureCA3/Register.v(2).
# 
#         Region: /TB/g/dataPath/MDRReg
# ** Warning: (vsim-3015) D:/simulation/CA/ca3/computerArchitectureCA3/DataPath.v(26): [PCDPC] - Port size (8 or 8) does not match connection size (1) for port 'in1'. The port definition is at: D:/simulation/CA/ca3/computerArchitectureCA3/MUX.v(2).
# 
#         Region: /TB/g/dataPath/stackIn
# ** Warning: (vsim-3015) D:/simulation/CA/ca3/computerArchitectureCA3/DataPath.v(26): [PCDPC] - Port size (8 or 8) does not match connection size (1) for port 'out'. The port definition is at: D:/simulation/CA/ca3/computerArchitectureCA3/MUX.v(2).
# 
#         Region: /TB/g/dataPath/stackIn
# ** Warning: (vsim-3017) D:/simulation/CA/ca3/computerArchitectureCA3/DataPath.v(28): [TFMPC] - Too few port connections. Expected 6, found 4.
# 
#         Region: /TB/g/dataPath/stack
# ** Warning: (vsim-3015) D:/simulation/CA/ca3/computerArchitectureCA3/DataPath.v(28): [PCDPC] - Port size (8 or 8) does not match connection size (1) for port 'dataIn'. The port definition is at: D:/simulation/CA/ca3/computerArchitectureCA3/stack.v(2).
# 
#         Region: /TB/g/dataPath/stack
# ** Warning: (vsim-3722) D:/simulation/CA/ca3/computerArchitectureCA3/DataPath.v(28): [TFMPC] - Missing connection for port 'clk'.
# 
# ** Warning: (vsim-3722) D:/simulation/CA/ca3/computerArchitectureCA3/DataPath.v(28): [TFMPC] - Missing connection for port 'resStk'.
# 
# ** Warning: (vsim-3015) D:/simulation/CA/ca3/computerArchitectureCA3/DataPath.v(30): [PCDPC] - Port size (8 or 8) does not match connection size (1) for port 'in'. The port definition is at: D:/simulation/CA/ca3/computerArchitectureCA3/Register.v(2).
# 
#         Region: /TB/g/dataPath/A
# ** Warning: (vsim-3015) D:/simulation/CA/ca3/computerArchitectureCA3/DataPath.v(30): [PCDPC] - Port size (8 or 8) does not match connection size (1) for port 'out'. The port definition is at: D:/simulation/CA/ca3/computerArchitectureCA3/Register.v(2).
# 
#         Region: /TB/g/dataPath/A
# ** Warning: (vsim-3015) D:/simulation/CA/ca3/computerArchitectureCA3/DataPath.v(32): [PCDPC] - Port size (8 or 8) does not match connection size (1) for port 'in'. The port definition is at: D:/simulation/CA/ca3/computerArchitectureCA3/Register.v(2).
# 
#         Region: /TB/g/dataPath/B
# ** Warning: (vsim-3015) D:/simulation/CA/ca3/computerArchitectureCA3/DataPath.v(32): [PCDPC] - Port size (8 or 8) does not match connection size (1) for port 'out'. The port definition is at: D:/simulation/CA/ca3/computerArchitectureCA3/Register.v(2).
# 
#         Region: /TB/g/dataPath/B
# ** Warning: (vsim-3015) D:/simulation/CA/ca3/computerArchitectureCA3/DataPath.v(34): [PCDPC] - Port size (8 or 8) does not match connection size (1) for port 'in'. The port definition is at: D:/simulation/CA/ca3/computerArchitectureCA3/Register.v(2).
# 
#         Region: /TB/g/dataPath/Z
# ** Warning: (vsim-3015) D:/simulation/CA/ca3/computerArchitectureCA3/DataPath.v(38): [PCDPC] - Port size (8 or 8) does not match connection size (1) for port 'in0'. The port definition is at: D:/simulation/CA/ca3/computerArchitectureCA3/MUX.v(2).
# 
#         Region: /TB/g/dataPath/AMUX
# ** Warning: (vsim-3015) D:/simulation/CA/ca3/computerArchitectureCA3/DataPath.v(40): [PCDPC] - Port size (8 or 8) does not match connection size (1) for port 'in0'. The port definition is at: D:/simulation/CA/ca3/computerArchitectureCA3/MUX.v(2).
# 
#         Region: /TB/g/dataPath/BMUX
run -all
# Break in Module TB at D:/simulation/CA/ca3/computerArchitectureCA3/CA3.v line 33
# WARNING: No extended dataflow license exists
# Compile of DataPath.v was successful.
restart
# Loading work.DataPath
# ** Warning: (vsim-3015) D:/simulation/CA/ca3/computerArchitectureCA3/DataPath.v(20): [PCDPC] - Port size (8 or 8) does not match connection size (1) for port 'data'. The port definition is at: D:/simulation/CA/ca3/computerArchitectureCA3/memory.v(2).
# 
#         Region: /TB/g/dataPath/memory
# ** Warning: (vsim-3015) D:/simulation/CA/ca3/computerArchitectureCA3/DataPath.v(24): [PCDPC] - Port size (8 or 8) does not match connection size (1) for port 'out'. The port definition is at: D:/simulation/CA/ca3/computerArchitectureCA3/Register.v(2).
# 
#         Region: /TB/g/dataPath/MDRReg
# ** Warning: (vsim-3015) D:/simulation/CA/ca3/computerArchitectureCA3/DataPath.v(26): [PCDPC] - Port size (8 or 8) does not match connection size (1) for port 'in1'. The port definition is at: D:/simulation/CA/ca3/computerArchitectureCA3/MUX.v(2).
# 
#         Region: /TB/g/dataPath/stackIn
# ** Warning: (vsim-3015) D:/simulation/CA/ca3/computerArchitectureCA3/DataPath.v(26): [PCDPC] - Port size (8 or 8) does not match connection size (1) for port 'out'. The port definition is at: D:/simulation/CA/ca3/computerArchitectureCA3/MUX.v(2).
# 
#         Region: /TB/g/dataPath/stackIn
# ** Warning: (vsim-3017) D:/simulation/CA/ca3/computerArchitectureCA3/DataPath.v(28): [TFMPC] - Too few port connections. Expected 6, found 4.
# 
#         Region: /TB/g/dataPath/stack
# ** Warning: (vsim-3015) D:/simulation/CA/ca3/computerArchitectureCA3/DataPath.v(28): [PCDPC] - Port size (8 or 8) does not match connection size (1) for port 'dataIn'. The port definition is at: D:/simulation/CA/ca3/computerArchitectureCA3/stack.v(2).
# 
#         Region: /TB/g/dataPath/stack
# ** Warning: (vsim-3722) D:/simulation/CA/ca3/computerArchitectureCA3/DataPath.v(28): [TFMPC] - Missing connection for port 'clk'.
# 
# ** Warning: (vsim-3722) D:/simulation/CA/ca3/computerArchitectureCA3/DataPath.v(28): [TFMPC] - Missing connection for port 'resStk'.
# 
# ** Warning: (vsim-3015) D:/simulation/CA/ca3/computerArchitectureCA3/DataPath.v(30): [PCDPC] - Port size (8 or 8) does not match connection size (1) for port 'in'. The port definition is at: D:/simulation/CA/ca3/computerArchitectureCA3/Register.v(2).
# 
#         Region: /TB/g/dataPath/A
# ** Warning: (vsim-3015) D:/simulation/CA/ca3/computerArchitectureCA3/DataPath.v(30): [PCDPC] - Port size (8 or 8) does not match connection size (1) for port 'out'. The port definition is at: D:/simulation/CA/ca3/computerArchitectureCA3/Register.v(2).
# 
#         Region: /TB/g/dataPath/A
# ** Warning: (vsim-3015) D:/simulation/CA/ca3/computerArchitectureCA3/DataPath.v(32): [PCDPC] - Port size (8 or 8) does not match connection size (1) for port 'in'. The port definition is at: D:/simulation/CA/ca3/computerArchitectureCA3/Register.v(2).
# 
#         Region: /TB/g/dataPath/B
# ** Warning: (vsim-3015) D:/simulation/CA/ca3/computerArchitectureCA3/DataPath.v(32): [PCDPC] - Port size (8 or 8) does not match connection size (1) for port 'out'. The port definition is at: D:/simulation/CA/ca3/computerArchitectureCA3/Register.v(2).
# 
#         Region: /TB/g/dataPath/B
# ** Warning: (vsim-3015) D:/simulation/CA/ca3/computerArchitectureCA3/DataPath.v(34): [PCDPC] - Port size (8 or 8) does not match connection size (1) for port 'in'. The port definition is at: D:/simulation/CA/ca3/computerArchitectureCA3/Register.v(2).
# 
#         Region: /TB/g/dataPath/Z
# ** Warning: (vsim-3015) D:/simulation/CA/ca3/computerArchitectureCA3/DataPath.v(38): [PCDPC] - Port size (8 or 8) does not match connection size (1) for port 'in0'. The port definition is at: D:/simulation/CA/ca3/computerArchitectureCA3/MUX.v(2).
# 
#         Region: /TB/g/dataPath/AMUX
# ** Warning: (vsim-3015) D:/simulation/CA/ca3/computerArchitectureCA3/DataPath.v(40): [PCDPC] - Port size (8 or 8) does not match connection size (1) for port 'in0'. The port definition is at: D:/simulation/CA/ca3/computerArchitectureCA3/MUX.v(2).
# 
#         Region: /TB/g/dataPath/BMUX
run -all
# Break in Module TB at D:/simulation/CA/ca3/computerArchitectureCA3/CA3.v line 33
add wave -position insertpoint  \
sim:/TB/g/dataPath/stackIn/sel \
sim:/TB/g/dataPath/stackIn/in1 \
sim:/TB/g/dataPath/stackIn/in0
add wave -position insertpoint  \
sim:/TB/g/dataPath/stack/dataIn
# Compile of DataPath.v was successful.
restart
# Loading work.DataPath
# ** Warning: (vsim-3015) D:/simulation/CA/ca3/computerArchitectureCA3/DataPath.v(20): [PCDPC] - Port size (8 or 8) does not match connection size (1) for port 'data'. The port definition is at: D:/simulation/CA/ca3/computerArchitectureCA3/memory.v(2).
# 
#         Region: /TB/g/dataPath/memory
# ** Warning: (vsim-3015) D:/simulation/CA/ca3/computerArchitectureCA3/DataPath.v(24): [PCDPC] - Port size (8 or 8) does not match connection size (1) for port 'out'. The port definition is at: D:/simulation/CA/ca3/computerArchitectureCA3/Register.v(2).
# 
#         Region: /TB/g/dataPath/MDRReg
# ** Warning: (vsim-3015) D:/simulation/CA/ca3/computerArchitectureCA3/DataPath.v(26): [PCDPC] - Port size (8 or 8) does not match connection size (1) for port 'in1'. The port definition is at: D:/simulation/CA/ca3/computerArchitectureCA3/MUX.v(2).
# 
#         Region: /TB/g/dataPath/stackIn
# ** Warning: (vsim-3017) D:/simulation/CA/ca3/computerArchitectureCA3/DataPath.v(28): [TFMPC] - Too few port connections. Expected 6, found 4.
# 
#         Region: /TB/g/dataPath/stack
# ** Warning: (vsim-3722) D:/simulation/CA/ca3/computerArchitectureCA3/DataPath.v(28): [TFMPC] - Missing connection for port 'clk'.
# 
# ** Warning: (vsim-3722) D:/simulation/CA/ca3/computerArchitectureCA3/DataPath.v(28): [TFMPC] - Missing connection for port 'resStk'.
# 
# ** Warning: (vsim-3015) D:/simulation/CA/ca3/computerArchitectureCA3/DataPath.v(30): [PCDPC] - Port size (8 or 8) does not match connection size (1) for port 'in'. The port definition is at: D:/simulation/CA/ca3/computerArchitectureCA3/Register.v(2).
# 
#         Region: /TB/g/dataPath/A
# ** Warning: (vsim-3015) D:/simulation/CA/ca3/computerArchitectureCA3/DataPath.v(30): [PCDPC] - Port size (8 or 8) does not match connection size (1) for port 'out'. The port definition is at: D:/simulation/CA/ca3/computerArchitectureCA3/Register.v(2).
# 
#         Region: /TB/g/dataPath/A
# ** Warning: (vsim-3015) D:/simulation/CA/ca3/computerArchitectureCA3/DataPath.v(32): [PCDPC] - Port size (8 or 8) does not match connection size (1) for port 'in'. The port definition is at: D:/simulation/CA/ca3/computerArchitectureCA3/Register.v(2).
# 
#         Region: /TB/g/dataPath/B
# ** Warning: (vsim-3015) D:/simulation/CA/ca3/computerArchitectureCA3/DataPath.v(32): [PCDPC] - Port size (8 or 8) does not match connection size (1) for port 'out'. The port definition is at: D:/simulation/CA/ca3/computerArchitectureCA3/Register.v(2).
# 
#         Region: /TB/g/dataPath/B
# ** Warning: (vsim-3015) D:/simulation/CA/ca3/computerArchitectureCA3/DataPath.v(34): [PCDPC] - Port size (8 or 8) does not match connection size (1) for port 'in'. The port definition is at: D:/simulation/CA/ca3/computerArchitectureCA3/Register.v(2).
# 
#         Region: /TB/g/dataPath/Z
# ** Warning: (vsim-3015) D:/simulation/CA/ca3/computerArchitectureCA3/DataPath.v(38): [PCDPC] - Port size (8 or 8) does not match connection size (1) for port 'in0'. The port definition is at: D:/simulation/CA/ca3/computerArchitectureCA3/MUX.v(2).
# 
#         Region: /TB/g/dataPath/AMUX
# ** Warning: (vsim-3015) D:/simulation/CA/ca3/computerArchitectureCA3/DataPath.v(40): [PCDPC] - Port size (8 or 8) does not match connection size (1) for port 'in0'. The port definition is at: D:/simulation/CA/ca3/computerArchitectureCA3/MUX.v(2).
# 
#         Region: /TB/g/dataPath/BMUX
run -all
# Break in Module TB at D:/simulation/CA/ca3/computerArchitectureCA3/CA3.v line 33
# Compile of DataPath.v was successful.
restart
# Loading work.DataPath
# ** Warning: (vsim-3015) D:/simulation/CA/ca3/computerArchitectureCA3/DataPath.v(20): [PCDPC] - Port size (8 or 8) does not match connection size (1) for port 'data'. The port definition is at: D:/simulation/CA/ca3/computerArchitectureCA3/memory.v(2).
# 
#         Region: /TB/g/dataPath/memory
# ** Warning: (vsim-3017) D:/simulation/CA/ca3/computerArchitectureCA3/DataPath.v(28): [TFMPC] - Too few port connections. Expected 6, found 4.
# 
#         Region: /TB/g/dataPath/stack
# ** Warning: (vsim-3722) D:/simulation/CA/ca3/computerArchitectureCA3/DataPath.v(28): [TFMPC] - Missing connection for port 'clk'.
# 
# ** Warning: (vsim-3722) D:/simulation/CA/ca3/computerArchitectureCA3/DataPath.v(28): [TFMPC] - Missing connection for port 'resStk'.
# 
# ** Warning: (vsim-3015) D:/simulation/CA/ca3/computerArchitectureCA3/DataPath.v(30): [PCDPC] - Port size (8 or 8) does not match connection size (1) for port 'in'. The port definition is at: D:/simulation/CA/ca3/computerArchitectureCA3/Register.v(2).
# 
#         Region: /TB/g/dataPath/A
# ** Warning: (vsim-3015) D:/simulation/CA/ca3/computerArchitectureCA3/DataPath.v(30): [PCDPC] - Port size (8 or 8) does not match connection size (1) for port 'out'. The port definition is at: D:/simulation/CA/ca3/computerArchitectureCA3/Register.v(2).
# 
#         Region: /TB/g/dataPath/A
# ** Warning: (vsim-3015) D:/simulation/CA/ca3/computerArchitectureCA3/DataPath.v(32): [PCDPC] - Port size (8 or 8) does not match connection size (1) for port 'in'. The port definition is at: D:/simulation/CA/ca3/computerArchitectureCA3/Register.v(2).
# 
#         Region: /TB/g/dataPath/B
# ** Warning: (vsim-3015) D:/simulation/CA/ca3/computerArchitectureCA3/DataPath.v(32): [PCDPC] - Port size (8 or 8) does not match connection size (1) for port 'out'. The port definition is at: D:/simulation/CA/ca3/computerArchitectureCA3/Register.v(2).
# 
#         Region: /TB/g/dataPath/B
# ** Warning: (vsim-3015) D:/simulation/CA/ca3/computerArchitectureCA3/DataPath.v(34): [PCDPC] - Port size (8 or 8) does not match connection size (1) for port 'in'. The port definition is at: D:/simulation/CA/ca3/computerArchitectureCA3/Register.v(2).
# 
#         Region: /TB/g/dataPath/Z
# ** Warning: (vsim-3015) D:/simulation/CA/ca3/computerArchitectureCA3/DataPath.v(38): [PCDPC] - Port size (8 or 8) does not match connection size (1) for port 'in0'. The port definition is at: D:/simulation/CA/ca3/computerArchitectureCA3/MUX.v(2).
# 
#         Region: /TB/g/dataPath/AMUX
# ** Warning: (vsim-3015) D:/simulation/CA/ca3/computerArchitectureCA3/DataPath.v(40): [PCDPC] - Port size (8 or 8) does not match connection size (1) for port 'in0'. The port definition is at: D:/simulation/CA/ca3/computerArchitectureCA3/MUX.v(2).
# 
#         Region: /TB/g/dataPath/BMUX
run -all
# Break in Module TB at D:/simulation/CA/ca3/computerArchitectureCA3/CA3.v line 33
# Compile of ALU.v was successful.
# Compile of controller.v was successful.
# Compile of DataPath.v was successful.
# Compile of memory.v was successful.
# Compile of MUX.v was successful.
# Compile of Register.v was successful.
# Compile of stack.v was successful.
# Compile of zeroExtend.v was successful.
# Compile of CA3.v was successful.
# 9 compiles, 0 failed with no errors. 
restart
# Loading work.TB
# Loading work.CA3
# Loading work.DataPath
# Loading work.Register
# Loading work.MUX
# Loading work.Memory
# Loading work.Stack
# Loading work.zeroExtend
# Loading work.ALU
# Loading work.Controller
# ** Warning: (vsim-3015) D:/simulation/CA/ca3/computerArchitectureCA3/DataPath.v(20): [PCDPC] - Port size (8 or 8) does not match connection size (1) for port 'data'. The port definition is at: D:/simulation/CA/ca3/computerArchitectureCA3/memory.v(2).
# 
#         Region: /TB/g/dataPath/memory
# ** Warning: (vsim-3017) D:/simulation/CA/ca3/computerArchitectureCA3/DataPath.v(28): [TFMPC] - Too few port connections. Expected 6, found 4.
# 
#         Region: /TB/g/dataPath/stack
# ** Warning: (vsim-3722) D:/simulation/CA/ca3/computerArchitectureCA3/DataPath.v(28): [TFMPC] - Missing connection for port 'clk'.
# 
# ** Warning: (vsim-3722) D:/simulation/CA/ca3/computerArchitectureCA3/DataPath.v(28): [TFMPC] - Missing connection for port 'resStk'.
# 
# ** Warning: (vsim-3015) D:/simulation/CA/ca3/computerArchitectureCA3/DataPath.v(30): [PCDPC] - Port size (8 or 8) does not match connection size (1) for port 'in'. The port definition is at: D:/simulation/CA/ca3/computerArchitectureCA3/Register.v(2).
# 
#         Region: /TB/g/dataPath/A
# ** Warning: (vsim-3015) D:/simulation/CA/ca3/computerArchitectureCA3/DataPath.v(30): [PCDPC] - Port size (8 or 8) does not match connection size (1) for port 'out'. The port definition is at: D:/simulation/CA/ca3/computerArchitectureCA3/Register.v(2).
# 
#         Region: /TB/g/dataPath/A
# ** Warning: (vsim-3015) D:/simulation/CA/ca3/computerArchitectureCA3/DataPath.v(32): [PCDPC] - Port size (8 or 8) does not match connection size (1) for port 'in'. The port definition is at: D:/simulation/CA/ca3/computerArchitectureCA3/Register.v(2).
# 
#         Region: /TB/g/dataPath/B
# ** Warning: (vsim-3015) D:/simulation/CA/ca3/computerArchitectureCA3/DataPath.v(32): [PCDPC] - Port size (8 or 8) does not match connection size (1) for port 'out'. The port definition is at: D:/simulation/CA/ca3/computerArchitectureCA3/Register.v(2).
# 
#         Region: /TB/g/dataPath/B
# ** Warning: (vsim-3015) D:/simulation/CA/ca3/computerArchitectureCA3/DataPath.v(34): [PCDPC] - Port size (8 or 8) does not match connection size (1) for port 'in'. The port definition is at: D:/simulation/CA/ca3/computerArchitectureCA3/Register.v(2).
# 
#         Region: /TB/g/dataPath/Z
# ** Warning: (vsim-3015) D:/simulation/CA/ca3/computerArchitectureCA3/DataPath.v(38): [PCDPC] - Port size (8 or 8) does not match connection size (1) for port 'in0'. The port definition is at: D:/simulation/CA/ca3/computerArchitectureCA3/MUX.v(2).
# 
#         Region: /TB/g/dataPath/AMUX
# ** Warning: (vsim-3015) D:/simulation/CA/ca3/computerArchitectureCA3/DataPath.v(40): [PCDPC] - Port size (8 or 8) does not match connection size (1) for port 'in0'. The port definition is at: D:/simulation/CA/ca3/computerArchitectureCA3/MUX.v(2).
# 
#         Region: /TB/g/dataPath/BMUX
run -all
# Break in Module TB at D:/simulation/CA/ca3/computerArchitectureCA3/CA3.v line 33
add wave -position insertpoint  \
sim:/TB/g/dataPath/MDRReg/rst
add wave -position insertpoint  \
sim:/TB/g/dataPath/MDRReg/out
restart
# ** Warning: (vsim-3015) D:/simulation/CA/ca3/computerArchitectureCA3/DataPath.v(20): [PCDPC] - Port size (8 or 8) does not match connection size (1) for port 'data'. The port definition is at: D:/simulation/CA/ca3/computerArchitectureCA3/memory.v(2).
# 
#         Region: /TB/g/dataPath/memory
# ** Warning: (vsim-3017) D:/simulation/CA/ca3/computerArchitectureCA3/DataPath.v(28): [TFMPC] - Too few port connections. Expected 6, found 4.
# 
#         Region: /TB/g/dataPath/stack
# ** Warning: (vsim-3722) D:/simulation/CA/ca3/computerArchitectureCA3/DataPath.v(28): [TFMPC] - Missing connection for port 'clk'.
# 
# ** Warning: (vsim-3722) D:/simulation/CA/ca3/computerArchitectureCA3/DataPath.v(28): [TFMPC] - Missing connection for port 'resStk'.
# 
# ** Warning: (vsim-3015) D:/simulation/CA/ca3/computerArchitectureCA3/DataPath.v(30): [PCDPC] - Port size (8 or 8) does not match connection size (1) for port 'in'. The port definition is at: D:/simulation/CA/ca3/computerArchitectureCA3/Register.v(2).
# 
#         Region: /TB/g/dataPath/A
# ** Warning: (vsim-3015) D:/simulation/CA/ca3/computerArchitectureCA3/DataPath.v(30): [PCDPC] - Port size (8 or 8) does not match connection size (1) for port 'out'. The port definition is at: D:/simulation/CA/ca3/computerArchitectureCA3/Register.v(2).
# 
#         Region: /TB/g/dataPath/A
# ** Warning: (vsim-3015) D:/simulation/CA/ca3/computerArchitectureCA3/DataPath.v(32): [PCDPC] - Port size (8 or 8) does not match connection size (1) for port 'in'. The port definition is at: D:/simulation/CA/ca3/computerArchitectureCA3/Register.v(2).
# 
#         Region: /TB/g/dataPath/B
# ** Warning: (vsim-3015) D:/simulation/CA/ca3/computerArchitectureCA3/DataPath.v(32): [PCDPC] - Port size (8 or 8) does not match connection size (1) for port 'out'. The port definition is at: D:/simulation/CA/ca3/computerArchitectureCA3/Register.v(2).
# 
#         Region: /TB/g/dataPath/B
# ** Warning: (vsim-3015) D:/simulation/CA/ca3/computerArchitectureCA3/DataPath.v(34): [PCDPC] - Port size (8 or 8) does not match connection size (1) for port 'in'. The port definition is at: D:/simulation/CA/ca3/computerArchitectureCA3/Register.v(2).
# 
#         Region: /TB/g/dataPath/Z
# ** Warning: (vsim-3015) D:/simulation/CA/ca3/computerArchitectureCA3/DataPath.v(38): [PCDPC] - Port size (8 or 8) does not match connection size (1) for port 'in0'. The port definition is at: D:/simulation/CA/ca3/computerArchitectureCA3/MUX.v(2).
# 
#         Region: /TB/g/dataPath/AMUX
# ** Warning: (vsim-3015) D:/simulation/CA/ca3/computerArchitectureCA3/DataPath.v(40): [PCDPC] - Port size (8 or 8) does not match connection size (1) for port 'in0'. The port definition is at: D:/simulation/CA/ca3/computerArchitectureCA3/MUX.v(2).
# 
#         Region: /TB/g/dataPath/BMUX
run -all
# Break in Module TB at D:/simulation/CA/ca3/computerArchitectureCA3/CA3.v line 33
add wave -position insertpoint  \
sim:/TB/g/dataPath/MDRReg/out \
sim:/TB/g/dataPath/MDRReg/in
# Compile of ALU.v was successful.
# Compile of controller.v was successful.
# Compile of DataPath.v was successful.
# Compile of memory.v was successful.
# Compile of MUX.v was successful.
# Compile of Register.v was successful.
# Compile of stack.v was successful.
# Compile of zeroExtend.v was successful.
# Compile of CA3.v was successful.
# 9 compiles, 0 failed with no errors. 
restart
# Loading work.TB
# Loading work.CA3
# Loading work.DataPath
# Loading work.Register
# Loading work.MUX
# Loading work.Memory
# Loading work.Stack
# Loading work.zeroExtend
# Loading work.ALU
# Loading work.Controller
# ** Warning: (vsim-3015) D:/simulation/CA/ca3/computerArchitectureCA3/DataPath.v(20): [PCDPC] - Port size (8 or 8) does not match connection size (1) for port 'data'. The port definition is at: D:/simulation/CA/ca3/computerArchitectureCA3/memory.v(2).
# 
#         Region: /TB/g/dataPath/memory
# ** Warning: (vsim-3017) D:/simulation/CA/ca3/computerArchitectureCA3/DataPath.v(28): [TFMPC] - Too few port connections. Expected 6, found 4.
# 
#         Region: /TB/g/dataPath/stack
# ** Warning: (vsim-3722) D:/simulation/CA/ca3/computerArchitectureCA3/DataPath.v(28): [TFMPC] - Missing connection for port 'clk'.
# 
# ** Warning: (vsim-3722) D:/simulation/CA/ca3/computerArchitectureCA3/DataPath.v(28): [TFMPC] - Missing connection for port 'resStk'.
# 
# ** Warning: (vsim-3015) D:/simulation/CA/ca3/computerArchitectureCA3/DataPath.v(30): [PCDPC] - Port size (8 or 8) does not match connection size (1) for port 'in'. The port definition is at: D:/simulation/CA/ca3/computerArchitectureCA3/Register.v(2).
# 
#         Region: /TB/g/dataPath/A
# ** Warning: (vsim-3015) D:/simulation/CA/ca3/computerArchitectureCA3/DataPath.v(30): [PCDPC] - Port size (8 or 8) does not match connection size (1) for port 'out'. The port definition is at: D:/simulation/CA/ca3/computerArchitectureCA3/Register.v(2).
# 
#         Region: /TB/g/dataPath/A
# ** Warning: (vsim-3015) D:/simulation/CA/ca3/computerArchitectureCA3/DataPath.v(32): [PCDPC] - Port size (8 or 8) does not match connection size (1) for port 'in'. The port definition is at: D:/simulation/CA/ca3/computerArchitectureCA3/Register.v(2).
# 
#         Region: /TB/g/dataPath/B
# ** Warning: (vsim-3015) D:/simulation/CA/ca3/computerArchitectureCA3/DataPath.v(32): [PCDPC] - Port size (8 or 8) does not match connection size (1) for port 'out'. The port definition is at: D:/simulation/CA/ca3/computerArchitectureCA3/Register.v(2).
# 
#         Region: /TB/g/dataPath/B
# ** Warning: (vsim-3015) D:/simulation/CA/ca3/computerArchitectureCA3/DataPath.v(34): [PCDPC] - Port size (8 or 8) does not match connection size (1) for port 'in'. The port definition is at: D:/simulation/CA/ca3/computerArchitectureCA3/Register.v(2).
# 
#         Region: /TB/g/dataPath/Z
# ** Warning: (vsim-3015) D:/simulation/CA/ca3/computerArchitectureCA3/DataPath.v(38): [PCDPC] - Port size (8 or 8) does not match connection size (1) for port 'in0'. The port definition is at: D:/simulation/CA/ca3/computerArchitectureCA3/MUX.v(2).
# 
#         Region: /TB/g/dataPath/AMUX
# ** Warning: (vsim-3015) D:/simulation/CA/ca3/computerArchitectureCA3/DataPath.v(40): [PCDPC] - Port size (8 or 8) does not match connection size (1) for port 'in0'. The port definition is at: D:/simulation/CA/ca3/computerArchitectureCA3/MUX.v(2).
# 
#         Region: /TB/g/dataPath/BMUX
run -all
# Break in Module TB at D:/simulation/CA/ca3/computerArchitectureCA3/CA3.v line 33
add wave -position insertpoint  \
sim:/TB/g/dataPath/IRReg/out \
sim:/TB/g/dataPath/IRReg/load \
sim:/TB/g/dataPath/IRReg/in
restart
# ** Warning: (vsim-3015) D:/simulation/CA/ca3/computerArchitectureCA3/DataPath.v(20): [PCDPC] - Port size (8 or 8) does not match connection size (1) for port 'data'. The port definition is at: D:/simulation/CA/ca3/computerArchitectureCA3/memory.v(2).
# 
#         Region: /TB/g/dataPath/memory
# ** Warning: (vsim-3017) D:/simulation/CA/ca3/computerArchitectureCA3/DataPath.v(28): [TFMPC] - Too few port connections. Expected 6, found 4.
# 
#         Region: /TB/g/dataPath/stack
# ** Warning: (vsim-3722) D:/simulation/CA/ca3/computerArchitectureCA3/DataPath.v(28): [TFMPC] - Missing connection for port 'clk'.
# 
# ** Warning: (vsim-3722) D:/simulation/CA/ca3/computerArchitectureCA3/DataPath.v(28): [TFMPC] - Missing connection for port 'resStk'.
# 
# ** Warning: (vsim-3015) D:/simulation/CA/ca3/computerArchitectureCA3/DataPath.v(30): [PCDPC] - Port size (8 or 8) does not match connection size (1) for port 'in'. The port definition is at: D:/simulation/CA/ca3/computerArchitectureCA3/Register.v(2).
# 
#         Region: /TB/g/dataPath/A
# ** Warning: (vsim-3015) D:/simulation/CA/ca3/computerArchitectureCA3/DataPath.v(30): [PCDPC] - Port size (8 or 8) does not match connection size (1) for port 'out'. The port definition is at: D:/simulation/CA/ca3/computerArchitectureCA3/Register.v(2).
# 
#         Region: /TB/g/dataPath/A
# ** Warning: (vsim-3015) D:/simulation/CA/ca3/computerArchitectureCA3/DataPath.v(32): [PCDPC] - Port size (8 or 8) does not match connection size (1) for port 'in'. The port definition is at: D:/simulation/CA/ca3/computerArchitectureCA3/Register.v(2).
# 
#         Region: /TB/g/dataPath/B
# ** Warning: (vsim-3015) D:/simulation/CA/ca3/computerArchitectureCA3/DataPath.v(32): [PCDPC] - Port size (8 or 8) does not match connection size (1) for port 'out'. The port definition is at: D:/simulation/CA/ca3/computerArchitectureCA3/Register.v(2).
# 
#         Region: /TB/g/dataPath/B
# ** Warning: (vsim-3015) D:/simulation/CA/ca3/computerArchitectureCA3/DataPath.v(34): [PCDPC] - Port size (8 or 8) does not match connection size (1) for port 'in'. The port definition is at: D:/simulation/CA/ca3/computerArchitectureCA3/Register.v(2).
# 
#         Region: /TB/g/dataPath/Z
# ** Warning: (vsim-3015) D:/simulation/CA/ca3/computerArchitectureCA3/DataPath.v(38): [PCDPC] - Port size (8 or 8) does not match connection size (1) for port 'in0'. The port definition is at: D:/simulation/CA/ca3/computerArchitectureCA3/MUX.v(2).
# 
#         Region: /TB/g/dataPath/AMUX
# ** Warning: (vsim-3015) D:/simulation/CA/ca3/computerArchitectureCA3/DataPath.v(40): [PCDPC] - Port size (8 or 8) does not match connection size (1) for port 'in0'. The port definition is at: D:/simulation/CA/ca3/computerArchitectureCA3/MUX.v(2).
# 
#         Region: /TB/g/dataPath/BMUX
run -all
# Break in Module TB at D:/simulation/CA/ca3/computerArchitectureCA3/CA3.v line 33
# Load canceled
restart
# ** Warning: (vsim-3015) D:/simulation/CA/ca3/computerArchitectureCA3/DataPath.v(20): [PCDPC] - Port size (8 or 8) does not match connection size (1) for port 'data'. The port definition is at: D:/simulation/CA/ca3/computerArchitectureCA3/memory.v(2).
# 
#         Region: /TB/g/dataPath/memory
# ** Warning: (vsim-3017) D:/simulation/CA/ca3/computerArchitectureCA3/DataPath.v(28): [TFMPC] - Too few port connections. Expected 6, found 4.
# 
#         Region: /TB/g/dataPath/stack
# ** Warning: (vsim-3722) D:/simulation/CA/ca3/computerArchitectureCA3/DataPath.v(28): [TFMPC] - Missing connection for port 'clk'.
# 
# ** Warning: (vsim-3722) D:/simulation/CA/ca3/computerArchitectureCA3/DataPath.v(28): [TFMPC] - Missing connection for port 'resStk'.
# 
# ** Warning: (vsim-3015) D:/simulation/CA/ca3/computerArchitectureCA3/DataPath.v(30): [PCDPC] - Port size (8 or 8) does not match connection size (1) for port 'in'. The port definition is at: D:/simulation/CA/ca3/computerArchitectureCA3/Register.v(2).
# 
#         Region: /TB/g/dataPath/A
# ** Warning: (vsim-3015) D:/simulation/CA/ca3/computerArchitectureCA3/DataPath.v(30): [PCDPC] - Port size (8 or 8) does not match connection size (1) for port 'out'. The port definition is at: D:/simulation/CA/ca3/computerArchitectureCA3/Register.v(2).
# 
#         Region: /TB/g/dataPath/A
# ** Warning: (vsim-3015) D:/simulation/CA/ca3/computerArchitectureCA3/DataPath.v(32): [PCDPC] - Port size (8 or 8) does not match connection size (1) for port 'in'. The port definition is at: D:/simulation/CA/ca3/computerArchitectureCA3/Register.v(2).
# 
#         Region: /TB/g/dataPath/B
# ** Warning: (vsim-3015) D:/simulation/CA/ca3/computerArchitectureCA3/DataPath.v(32): [PCDPC] - Port size (8 or 8) does not match connection size (1) for port 'out'. The port definition is at: D:/simulation/CA/ca3/computerArchitectureCA3/Register.v(2).
# 
#         Region: /TB/g/dataPath/B
# ** Warning: (vsim-3015) D:/simulation/CA/ca3/computerArchitectureCA3/DataPath.v(34): [PCDPC] - Port size (8 or 8) does not match connection size (1) for port 'in'. The port definition is at: D:/simulation/CA/ca3/computerArchitectureCA3/Register.v(2).
# 
#         Region: /TB/g/dataPath/Z
# ** Warning: (vsim-3015) D:/simulation/CA/ca3/computerArchitectureCA3/DataPath.v(38): [PCDPC] - Port size (8 or 8) does not match connection size (1) for port 'in0'. The port definition is at: D:/simulation/CA/ca3/computerArchitectureCA3/MUX.v(2).
# 
#         Region: /TB/g/dataPath/AMUX
# ** Warning: (vsim-3015) D:/simulation/CA/ca3/computerArchitectureCA3/DataPath.v(40): [PCDPC] - Port size (8 or 8) does not match connection size (1) for port 'in0'. The port definition is at: D:/simulation/CA/ca3/computerArchitectureCA3/MUX.v(2).
# 
#         Region: /TB/g/dataPath/BMUX
run -all
# Break in Module TB at D:/simulation/CA/ca3/computerArchitectureCA3/CA3.v line 33
quit -sim
vsim -gui work.TB
# vsim -gui work.TB 
# Loading work.TB
# Loading work.CA3
# Loading work.DataPath
# Loading work.Register
# Loading work.MUX
# Loading work.Memory
# Loading work.Stack
# Loading work.zeroExtend
# Loading work.ALU
# Loading work.Controller
# ** Warning: (vsim-3015) D:/simulation/CA/ca3/computerArchitectureCA3/DataPath.v(20): [PCDPC] - Port size (8 or 8) does not match connection size (1) for port 'data'. The port definition is at: D:/simulation/CA/ca3/computerArchitectureCA3/memory.v(2).
# 
#         Region: /TB/g/dataPath/memory
# ** Warning: (vsim-3017) D:/simulation/CA/ca3/computerArchitectureCA3/DataPath.v(28): [TFMPC] - Too few port connections. Expected 6, found 4.
# 
#         Region: /TB/g/dataPath/stack
# ** Warning: (vsim-3722) D:/simulation/CA/ca3/computerArchitectureCA3/DataPath.v(28): [TFMPC] - Missing connection for port 'clk'.
# 
# ** Warning: (vsim-3722) D:/simulation/CA/ca3/computerArchitectureCA3/DataPath.v(28): [TFMPC] - Missing connection for port 'resStk'.
# 
# ** Warning: (vsim-3015) D:/simulation/CA/ca3/computerArchitectureCA3/DataPath.v(30): [PCDPC] - Port size (8 or 8) does not match connection size (1) for port 'in'. The port definition is at: D:/simulation/CA/ca3/computerArchitectureCA3/Register.v(2).
# 
#         Region: /TB/g/dataPath/A
# ** Warning: (vsim-3015) D:/simulation/CA/ca3/computerArchitectureCA3/DataPath.v(30): [PCDPC] - Port size (8 or 8) does not match connection size (1) for port 'out'. The port definition is at: D:/simulation/CA/ca3/computerArchitectureCA3/Register.v(2).
# 
#         Region: /TB/g/dataPath/A
# ** Warning: (vsim-3015) D:/simulation/CA/ca3/computerArchitectureCA3/DataPath.v(32): [PCDPC] - Port size (8 or 8) does not match connection size (1) for port 'in'. The port definition is at: D:/simulation/CA/ca3/computerArchitectureCA3/Register.v(2).
# 
#         Region: /TB/g/dataPath/B
# ** Warning: (vsim-3015) D:/simulation/CA/ca3/computerArchitectureCA3/DataPath.v(32): [PCDPC] - Port size (8 or 8) does not match connection size (1) for port 'out'. The port definition is at: D:/simulation/CA/ca3/computerArchitectureCA3/Register.v(2).
# 
#         Region: /TB/g/dataPath/B
# ** Warning: (vsim-3015) D:/simulation/CA/ca3/computerArchitectureCA3/DataPath.v(34): [PCDPC] - Port size (8 or 8) does not match connection size (1) for port 'in'. The port definition is at: D:/simulation/CA/ca3/computerArchitectureCA3/Register.v(2).
# 
#         Region: /TB/g/dataPath/Z
# ** Warning: (vsim-3015) D:/simulation/CA/ca3/computerArchitectureCA3/DataPath.v(38): [PCDPC] - Port size (8 or 8) does not match connection size (1) for port 'in0'. The port definition is at: D:/simulation/CA/ca3/computerArchitectureCA3/MUX.v(2).
# 
#         Region: /TB/g/dataPath/AMUX
# ** Warning: (vsim-3015) D:/simulation/CA/ca3/computerArchitectureCA3/DataPath.v(40): [PCDPC] - Port size (8 or 8) does not match connection size (1) for port 'in0'. The port definition is at: D:/simulation/CA/ca3/computerArchitectureCA3/MUX.v(2).
# 
#         Region: /TB/g/dataPath/BMUX
add wave -position insertpoint  \
sim:/TB/clk
add wave -position insertpoint sim:/TB/g/dataPath/IRReg/*
add wave -position insertpoint  \
sim:/TB/g/dataPath/MDRReg/out \
sim:/TB/g/dataPath/MDRReg/in
add wave -position insertpoint  \
sim:/TB/g/dataPath/memory/resMem \
sim:/TB/g/dataPath/memory/memwen \
sim:/TB/g/dataPath/memory/memRead \
sim:/TB/g/dataPath/memory/data \
sim:/TB/g/dataPath/memory/adr
run -all
# Break in Module TB at D:/simulation/CA/ca3/computerArchitectureCA3/CA3.v line 33
add wave -position insertpoint  \
sim:/TB/g/dataPath/IRReg/load
# Compile of DataPath.v was successful.
# Compile of ALU.v was successful.
# Compile of controller.v was successful.
# Compile of DataPath.v was successful.
# Compile of memory.v was successful.
# Compile of MUX.v was successful.
# Compile of Register.v was successful.
# Compile of stack.v was successful.
# Compile of zeroExtend.v was successful.
# Compile of CA3.v was successful.
# 9 compiles, 0 failed with no errors. 
run
run
restart
# Loading work.TB
# Loading work.CA3
# Loading work.DataPath
# Loading work.Register
# Loading work.MUX
# Loading work.Memory
# Loading work.Stack
# Loading work.zeroExtend
# Loading work.ALU
# Loading work.Controller
# ** Warning: (vsim-3015) D:/simulation/CA/ca3/computerArchitectureCA3/DataPath.v(20): [PCDPC] - Port size (8 or 8) does not match connection size (1) for port 'data'. The port definition is at: D:/simulation/CA/ca3/computerArchitectureCA3/memory.v(2).
# 
#         Region: /TB/g/dataPath/memory
# ** Warning: (vsim-3017) D:/simulation/CA/ca3/computerArchitectureCA3/DataPath.v(28): [TFMPC] - Too few port connections. Expected 6, found 4.
# 
#         Region: /TB/g/dataPath/stack
# ** Warning: (vsim-3722) D:/simulation/CA/ca3/computerArchitectureCA3/DataPath.v(28): [TFMPC] - Missing connection for port 'clk'.
# 
# ** Warning: (vsim-3722) D:/simulation/CA/ca3/computerArchitectureCA3/DataPath.v(28): [TFMPC] - Missing connection for port 'resStk'.
# 
# ** Warning: (vsim-3015) D:/simulation/CA/ca3/computerArchitectureCA3/DataPath.v(30): [PCDPC] - Port size (8 or 8) does not match connection size (1) for port 'in'. The port definition is at: D:/simulation/CA/ca3/computerArchitectureCA3/Register.v(2).
# 
#         Region: /TB/g/dataPath/A
# ** Warning: (vsim-3015) D:/simulation/CA/ca3/computerArchitectureCA3/DataPath.v(30): [PCDPC] - Port size (8 or 8) does not match connection size (1) for port 'out'. The port definition is at: D:/simulation/CA/ca3/computerArchitectureCA3/Register.v(2).
# 
#         Region: /TB/g/dataPath/A
# ** Warning: (vsim-3015) D:/simulation/CA/ca3/computerArchitectureCA3/DataPath.v(32): [PCDPC] - Port size (8 or 8) does not match connection size (1) for port 'in'. The port definition is at: D:/simulation/CA/ca3/computerArchitectureCA3/Register.v(2).
# 
#         Region: /TB/g/dataPath/B
# ** Warning: (vsim-3015) D:/simulation/CA/ca3/computerArchitectureCA3/DataPath.v(32): [PCDPC] - Port size (8 or 8) does not match connection size (1) for port 'out'. The port definition is at: D:/simulation/CA/ca3/computerArchitectureCA3/Register.v(2).
# 
#         Region: /TB/g/dataPath/B
# ** Warning: (vsim-3015) D:/simulation/CA/ca3/computerArchitectureCA3/DataPath.v(34): [PCDPC] - Port size (8 or 8) does not match connection size (1) for port 'in'. The port definition is at: D:/simulation/CA/ca3/computerArchitectureCA3/Register.v(2).
# 
#         Region: /TB/g/dataPath/Z
# ** Warning: (vsim-3015) D:/simulation/CA/ca3/computerArchitectureCA3/DataPath.v(38): [PCDPC] - Port size (8 or 8) does not match connection size (1) for port 'in0'. The port definition is at: D:/simulation/CA/ca3/computerArchitectureCA3/MUX.v(2).
# 
#         Region: /TB/g/dataPath/AMUX
# ** Warning: (vsim-3015) D:/simulation/CA/ca3/computerArchitectureCA3/DataPath.v(40): [PCDPC] - Port size (8 or 8) does not match connection size (1) for port 'in0'. The port definition is at: D:/simulation/CA/ca3/computerArchitectureCA3/MUX.v(2).
# 
#         Region: /TB/g/dataPath/BMUX
run -all
# Break in Module TB at D:/simulation/CA/ca3/computerArchitectureCA3/CA3.v line 33
add wave -position insertpoint  \
sim:/TB/g/dataPath/pc/out
restart
# ** Warning: (vsim-3015) D:/simulation/CA/ca3/computerArchitectureCA3/DataPath.v(20): [PCDPC] - Port size (8 or 8) does not match connection size (1) for port 'data'. The port definition is at: D:/simulation/CA/ca3/computerArchitectureCA3/memory.v(2).
# 
#         Region: /TB/g/dataPath/memory
# ** Warning: (vsim-3017) D:/simulation/CA/ca3/computerArchitectureCA3/DataPath.v(28): [TFMPC] - Too few port connections. Expected 6, found 4.
# 
#         Region: /TB/g/dataPath/stack
# ** Warning: (vsim-3722) D:/simulation/CA/ca3/computerArchitectureCA3/DataPath.v(28): [TFMPC] - Missing connection for port 'clk'.
# 
# ** Warning: (vsim-3722) D:/simulation/CA/ca3/computerArchitectureCA3/DataPath.v(28): [TFMPC] - Missing connection for port 'resStk'.
# 
# ** Warning: (vsim-3015) D:/simulation/CA/ca3/computerArchitectureCA3/DataPath.v(30): [PCDPC] - Port size (8 or 8) does not match connection size (1) for port 'in'. The port definition is at: D:/simulation/CA/ca3/computerArchitectureCA3/Register.v(2).
# 
#         Region: /TB/g/dataPath/A
# ** Warning: (vsim-3015) D:/simulation/CA/ca3/computerArchitectureCA3/DataPath.v(30): [PCDPC] - Port size (8 or 8) does not match connection size (1) for port 'out'. The port definition is at: D:/simulation/CA/ca3/computerArchitectureCA3/Register.v(2).
# 
#         Region: /TB/g/dataPath/A
# ** Warning: (vsim-3015) D:/simulation/CA/ca3/computerArchitectureCA3/DataPath.v(32): [PCDPC] - Port size (8 or 8) does not match connection size (1) for port 'in'. The port definition is at: D:/simulation/CA/ca3/computerArchitectureCA3/Register.v(2).
# 
#         Region: /TB/g/dataPath/B
# ** Warning: (vsim-3015) D:/simulation/CA/ca3/computerArchitectureCA3/DataPath.v(32): [PCDPC] - Port size (8 or 8) does not match connection size (1) for port 'out'. The port definition is at: D:/simulation/CA/ca3/computerArchitectureCA3/Register.v(2).
# 
#         Region: /TB/g/dataPath/B
# ** Warning: (vsim-3015) D:/simulation/CA/ca3/computerArchitectureCA3/DataPath.v(34): [PCDPC] - Port size (8 or 8) does not match connection size (1) for port 'in'. The port definition is at: D:/simulation/CA/ca3/computerArchitectureCA3/Register.v(2).
# 
#         Region: /TB/g/dataPath/Z
# ** Warning: (vsim-3015) D:/simulation/CA/ca3/computerArchitectureCA3/DataPath.v(38): [PCDPC] - Port size (8 or 8) does not match connection size (1) for port 'in0'. The port definition is at: D:/simulation/CA/ca3/computerArchitectureCA3/MUX.v(2).
# 
#         Region: /TB/g/dataPath/AMUX
# ** Warning: (vsim-3015) D:/simulation/CA/ca3/computerArchitectureCA3/DataPath.v(40): [PCDPC] - Port size (8 or 8) does not match connection size (1) for port 'in0'. The port definition is at: D:/simulation/CA/ca3/computerArchitectureCA3/MUX.v(2).
# 
#         Region: /TB/g/dataPath/BMUX
run -all
# Break in Module TB at D:/simulation/CA/ca3/computerArchitectureCA3/CA3.v line 33
# Compile of ALU.v was successful.
# Compile of controller.v was successful.
# Compile of DataPath.v was successful.
# Compile of memory.v was successful.
# Compile of MUX.v was successful.
# Compile of Register.v was successful.
# Compile of stack.v was successful.
# Compile of zeroExtend.v was successful.
# Compile of CA3.v was successful.
# 9 compiles, 0 failed with no errors. 
restart
# Loading work.TB
# Loading work.CA3
# Loading work.DataPath
# Loading work.Register
# Loading work.MUX
# Loading work.Memory
# Loading work.Stack
# Loading work.zeroExtend
# Loading work.ALU
# Loading work.Controller
# ** Warning: (vsim-3015) D:/simulation/CA/ca3/computerArchitectureCA3/DataPath.v(20): [PCDPC] - Port size (8 or 8) does not match connection size (1) for port 'data'. The port definition is at: D:/simulation/CA/ca3/computerArchitectureCA3/memory.v(2).
# 
#         Region: /TB/g/dataPath/memory
# ** Warning: (vsim-3017) D:/simulation/CA/ca3/computerArchitectureCA3/DataPath.v(28): [TFMPC] - Too few port connections. Expected 6, found 4.
# 
#         Region: /TB/g/dataPath/stack
# ** Warning: (vsim-3722) D:/simulation/CA/ca3/computerArchitectureCA3/DataPath.v(28): [TFMPC] - Missing connection for port 'clk'.
# 
# ** Warning: (vsim-3722) D:/simulation/CA/ca3/computerArchitectureCA3/DataPath.v(28): [TFMPC] - Missing connection for port 'resStk'.
# 
# ** Warning: (vsim-3015) D:/simulation/CA/ca3/computerArchitectureCA3/DataPath.v(30): [PCDPC] - Port size (8 or 8) does not match connection size (1) for port 'in'. The port definition is at: D:/simulation/CA/ca3/computerArchitectureCA3/Register.v(2).
# 
#         Region: /TB/g/dataPath/A
# ** Warning: (vsim-3015) D:/simulation/CA/ca3/computerArchitectureCA3/DataPath.v(30): [PCDPC] - Port size (8 or 8) does not match connection size (1) for port 'out'. The port definition is at: D:/simulation/CA/ca3/computerArchitectureCA3/Register.v(2).
# 
#         Region: /TB/g/dataPath/A
# ** Warning: (vsim-3015) D:/simulation/CA/ca3/computerArchitectureCA3/DataPath.v(32): [PCDPC] - Port size (8 or 8) does not match connection size (1) for port 'in'. The port definition is at: D:/simulation/CA/ca3/computerArchitectureCA3/Register.v(2).
# 
#         Region: /TB/g/dataPath/B
# ** Warning: (vsim-3015) D:/simulation/CA/ca3/computerArchitectureCA3/DataPath.v(32): [PCDPC] - Port size (8 or 8) does not match connection size (1) for port 'out'. The port definition is at: D:/simulation/CA/ca3/computerArchitectureCA3/Register.v(2).
# 
#         Region: /TB/g/dataPath/B
# ** Warning: (vsim-3015) D:/simulation/CA/ca3/computerArchitectureCA3/DataPath.v(34): [PCDPC] - Port size (8 or 8) does not match connection size (1) for port 'in'. The port definition is at: D:/simulation/CA/ca3/computerArchitectureCA3/Register.v(2).
# 
#         Region: /TB/g/dataPath/Z
# ** Warning: (vsim-3015) D:/simulation/CA/ca3/computerArchitectureCA3/DataPath.v(38): [PCDPC] - Port size (8 or 8) does not match connection size (1) for port 'in0'. The port definition is at: D:/simulation/CA/ca3/computerArchitectureCA3/MUX.v(2).
# 
#         Region: /TB/g/dataPath/AMUX
# ** Warning: (vsim-3015) D:/simulation/CA/ca3/computerArchitectureCA3/DataPath.v(40): [PCDPC] - Port size (8 or 8) does not match connection size (1) for port 'in0'. The port definition is at: D:/simulation/CA/ca3/computerArchitectureCA3/MUX.v(2).
# 
#         Region: /TB/g/dataPath/BMUX
run -all
# Break in Module TB at D:/simulation/CA/ca3/computerArchitectureCA3/CA3.v line 33
add wave -position insertpoint  \
sim:/TB/g/dataPath/PCMux/in1
restart
# ** Warning: (vsim-3015) D:/simulation/CA/ca3/computerArchitectureCA3/DataPath.v(20): [PCDPC] - Port size (8 or 8) does not match connection size (1) for port 'data'. The port definition is at: D:/simulation/CA/ca3/computerArchitectureCA3/memory.v(2).
# 
#         Region: /TB/g/dataPath/memory
# ** Warning: (vsim-3017) D:/simulation/CA/ca3/computerArchitectureCA3/DataPath.v(28): [TFMPC] - Too few port connections. Expected 6, found 4.
# 
#         Region: /TB/g/dataPath/stack
# ** Warning: (vsim-3722) D:/simulation/CA/ca3/computerArchitectureCA3/DataPath.v(28): [TFMPC] - Missing connection for port 'clk'.
# 
# ** Warning: (vsim-3722) D:/simulation/CA/ca3/computerArchitectureCA3/DataPath.v(28): [TFMPC] - Missing connection for port 'resStk'.
# 
# ** Warning: (vsim-3015) D:/simulation/CA/ca3/computerArchitectureCA3/DataPath.v(30): [PCDPC] - Port size (8 or 8) does not match connection size (1) for port 'in'. The port definition is at: D:/simulation/CA/ca3/computerArchitectureCA3/Register.v(2).
# 
#         Region: /TB/g/dataPath/A
# ** Warning: (vsim-3015) D:/simulation/CA/ca3/computerArchitectureCA3/DataPath.v(30): [PCDPC] - Port size (8 or 8) does not match connection size (1) for port 'out'. The port definition is at: D:/simulation/CA/ca3/computerArchitectureCA3/Register.v(2).
# 
#         Region: /TB/g/dataPath/A
# ** Warning: (vsim-3015) D:/simulation/CA/ca3/computerArchitectureCA3/DataPath.v(32): [PCDPC] - Port size (8 or 8) does not match connection size (1) for port 'in'. The port definition is at: D:/simulation/CA/ca3/computerArchitectureCA3/Register.v(2).
# 
#         Region: /TB/g/dataPath/B
# ** Warning: (vsim-3015) D:/simulation/CA/ca3/computerArchitectureCA3/DataPath.v(32): [PCDPC] - Port size (8 or 8) does not match connection size (1) for port 'out'. The port definition is at: D:/simulation/CA/ca3/computerArchitectureCA3/Register.v(2).
# 
#         Region: /TB/g/dataPath/B
# ** Warning: (vsim-3015) D:/simulation/CA/ca3/computerArchitectureCA3/DataPath.v(34): [PCDPC] - Port size (8 or 8) does not match connection size (1) for port 'in'. The port definition is at: D:/simulation/CA/ca3/computerArchitectureCA3/Register.v(2).
# 
#         Region: /TB/g/dataPath/Z
# ** Warning: (vsim-3015) D:/simulation/CA/ca3/computerArchitectureCA3/DataPath.v(38): [PCDPC] - Port size (8 or 8) does not match connection size (1) for port 'in0'. The port definition is at: D:/simulation/CA/ca3/computerArchitectureCA3/MUX.v(2).
# 
#         Region: /TB/g/dataPath/AMUX
# ** Warning: (vsim-3015) D:/simulation/CA/ca3/computerArchitectureCA3/DataPath.v(40): [PCDPC] - Port size (8 or 8) does not match connection size (1) for port 'in0'. The port definition is at: D:/simulation/CA/ca3/computerArchitectureCA3/MUX.v(2).
# 
#         Region: /TB/g/dataPath/BMUX
run -all
# Break in Module TB at D:/simulation/CA/ca3/computerArchitectureCA3/CA3.v line 33
add wave -position insertpoint  \
sim:/TB/g/controller/ps
restart
# ** Warning: (vsim-3015) D:/simulation/CA/ca3/computerArchitectureCA3/DataPath.v(20): [PCDPC] - Port size (8 or 8) does not match connection size (1) for port 'data'. The port definition is at: D:/simulation/CA/ca3/computerArchitectureCA3/memory.v(2).
# 
#         Region: /TB/g/dataPath/memory
# ** Warning: (vsim-3017) D:/simulation/CA/ca3/computerArchitectureCA3/DataPath.v(28): [TFMPC] - Too few port connections. Expected 6, found 4.
# 
#         Region: /TB/g/dataPath/stack
# ** Warning: (vsim-3722) D:/simulation/CA/ca3/computerArchitectureCA3/DataPath.v(28): [TFMPC] - Missing connection for port 'clk'.
# 
# ** Warning: (vsim-3722) D:/simulation/CA/ca3/computerArchitectureCA3/DataPath.v(28): [TFMPC] - Missing connection for port 'resStk'.
# 
# ** Warning: (vsim-3015) D:/simulation/CA/ca3/computerArchitectureCA3/DataPath.v(30): [PCDPC] - Port size (8 or 8) does not match connection size (1) for port 'in'. The port definition is at: D:/simulation/CA/ca3/computerArchitectureCA3/Register.v(2).
# 
#         Region: /TB/g/dataPath/A
# ** Warning: (vsim-3015) D:/simulation/CA/ca3/computerArchitectureCA3/DataPath.v(30): [PCDPC] - Port size (8 or 8) does not match connection size (1) for port 'out'. The port definition is at: D:/simulation/CA/ca3/computerArchitectureCA3/Register.v(2).
# 
#         Region: /TB/g/dataPath/A
# ** Warning: (vsim-3015) D:/simulation/CA/ca3/computerArchitectureCA3/DataPath.v(32): [PCDPC] - Port size (8 or 8) does not match connection size (1) for port 'in'. The port definition is at: D:/simulation/CA/ca3/computerArchitectureCA3/Register.v(2).
# 
#         Region: /TB/g/dataPath/B
# ** Warning: (vsim-3015) D:/simulation/CA/ca3/computerArchitectureCA3/DataPath.v(32): [PCDPC] - Port size (8 or 8) does not match connection size (1) for port 'out'. The port definition is at: D:/simulation/CA/ca3/computerArchitectureCA3/Register.v(2).
# 
#         Region: /TB/g/dataPath/B
# ** Warning: (vsim-3015) D:/simulation/CA/ca3/computerArchitectureCA3/DataPath.v(34): [PCDPC] - Port size (8 or 8) does not match connection size (1) for port 'in'. The port definition is at: D:/simulation/CA/ca3/computerArchitectureCA3/Register.v(2).
# 
#         Region: /TB/g/dataPath/Z
# ** Warning: (vsim-3015) D:/simulation/CA/ca3/computerArchitectureCA3/DataPath.v(38): [PCDPC] - Port size (8 or 8) does not match connection size (1) for port 'in0'. The port definition is at: D:/simulation/CA/ca3/computerArchitectureCA3/MUX.v(2).
# 
#         Region: /TB/g/dataPath/AMUX
# ** Warning: (vsim-3015) D:/simulation/CA/ca3/computerArchitectureCA3/DataPath.v(40): [PCDPC] - Port size (8 or 8) does not match connection size (1) for port 'in0'. The port definition is at: D:/simulation/CA/ca3/computerArchitectureCA3/MUX.v(2).
# 
#         Region: /TB/g/dataPath/BMUX
run -all
# Break in Module TB at D:/simulation/CA/ca3/computerArchitectureCA3/CA3.v line 33
add wave -position insertpoint  \
sim:/TB/g/controller/opcode
restart
# ** Warning: (vsim-3015) D:/simulation/CA/ca3/computerArchitectureCA3/DataPath.v(20): [PCDPC] - Port size (8 or 8) does not match connection size (1) for port 'data'. The port definition is at: D:/simulation/CA/ca3/computerArchitectureCA3/memory.v(2).
# 
#         Region: /TB/g/dataPath/memory
# ** Warning: (vsim-3017) D:/simulation/CA/ca3/computerArchitectureCA3/DataPath.v(28): [TFMPC] - Too few port connections. Expected 6, found 4.
# 
#         Region: /TB/g/dataPath/stack
# ** Warning: (vsim-3722) D:/simulation/CA/ca3/computerArchitectureCA3/DataPath.v(28): [TFMPC] - Missing connection for port 'clk'.
# 
# ** Warning: (vsim-3722) D:/simulation/CA/ca3/computerArchitectureCA3/DataPath.v(28): [TFMPC] - Missing connection for port 'resStk'.
# 
# ** Warning: (vsim-3015) D:/simulation/CA/ca3/computerArchitectureCA3/DataPath.v(30): [PCDPC] - Port size (8 or 8) does not match connection size (1) for port 'in'. The port definition is at: D:/simulation/CA/ca3/computerArchitectureCA3/Register.v(2).
# 
#         Region: /TB/g/dataPath/A
# ** Warning: (vsim-3015) D:/simulation/CA/ca3/computerArchitectureCA3/DataPath.v(30): [PCDPC] - Port size (8 or 8) does not match connection size (1) for port 'out'. The port definition is at: D:/simulation/CA/ca3/computerArchitectureCA3/Register.v(2).
# 
#         Region: /TB/g/dataPath/A
# ** Warning: (vsim-3015) D:/simulation/CA/ca3/computerArchitectureCA3/DataPath.v(32): [PCDPC] - Port size (8 or 8) does not match connection size (1) for port 'in'. The port definition is at: D:/simulation/CA/ca3/computerArchitectureCA3/Register.v(2).
# 
#         Region: /TB/g/dataPath/B
# ** Warning: (vsim-3015) D:/simulation/CA/ca3/computerArchitectureCA3/DataPath.v(32): [PCDPC] - Port size (8 or 8) does not match connection size (1) for port 'out'. The port definition is at: D:/simulation/CA/ca3/computerArchitectureCA3/Register.v(2).
# 
#         Region: /TB/g/dataPath/B
# ** Warning: (vsim-3015) D:/simulation/CA/ca3/computerArchitectureCA3/DataPath.v(34): [PCDPC] - Port size (8 or 8) does not match connection size (1) for port 'in'. The port definition is at: D:/simulation/CA/ca3/computerArchitectureCA3/Register.v(2).
# 
#         Region: /TB/g/dataPath/Z
# ** Warning: (vsim-3015) D:/simulation/CA/ca3/computerArchitectureCA3/DataPath.v(38): [PCDPC] - Port size (8 or 8) does not match connection size (1) for port 'in0'. The port definition is at: D:/simulation/CA/ca3/computerArchitectureCA3/MUX.v(2).
# 
#         Region: /TB/g/dataPath/AMUX
# ** Warning: (vsim-3015) D:/simulation/CA/ca3/computerArchitectureCA3/DataPath.v(40): [PCDPC] - Port size (8 or 8) does not match connection size (1) for port 'in0'. The port definition is at: D:/simulation/CA/ca3/computerArchitectureCA3/MUX.v(2).
# 
#         Region: /TB/g/dataPath/BMUX
run -all
# Break in Module TB at D:/simulation/CA/ca3/computerArchitectureCA3/CA3.v line 33
# Compile of ALU.v was successful.
# Compile of controller.v was successful.
# Compile of DataPath.v was successful.
# Compile of memory.v was successful.
# Compile of MUX.v was successful.
# Compile of Register.v was successful.
# Compile of stack.v was successful.
# Compile of zeroExtend.v was successful.
# Compile of CA3.v was successful.
# 9 compiles, 0 failed with no errors. 
restart
# Loading work.TB
# Loading work.CA3
# Loading work.DataPath
# Loading work.Register
# Loading work.MUX
# Loading work.Memory
# Loading work.Stack
# Loading work.zeroExtend
# Loading work.ALU
# Loading work.Controller
# ** Warning: (vsim-3015) D:/simulation/CA/ca3/computerArchitectureCA3/DataPath.v(20): [PCDPC] - Port size (8 or 8) does not match connection size (1) for port 'data'. The port definition is at: D:/simulation/CA/ca3/computerArchitectureCA3/memory.v(2).
# 
#         Region: /TB/g/dataPath/memory
# ** Warning: (vsim-3017) D:/simulation/CA/ca3/computerArchitectureCA3/DataPath.v(28): [TFMPC] - Too few port connections. Expected 6, found 4.
# 
#         Region: /TB/g/dataPath/stack
# ** Warning: (vsim-3722) D:/simulation/CA/ca3/computerArchitectureCA3/DataPath.v(28): [TFMPC] - Missing connection for port 'clk'.
# 
# ** Warning: (vsim-3722) D:/simulation/CA/ca3/computerArchitectureCA3/DataPath.v(28): [TFMPC] - Missing connection for port 'resStk'.
# 
# ** Warning: (vsim-3015) D:/simulation/CA/ca3/computerArchitectureCA3/DataPath.v(30): [PCDPC] - Port size (8 or 8) does not match connection size (1) for port 'in'. The port definition is at: D:/simulation/CA/ca3/computerArchitectureCA3/Register.v(2).
# 
#         Region: /TB/g/dataPath/A
# ** Warning: (vsim-3015) D:/simulation/CA/ca3/computerArchitectureCA3/DataPath.v(30): [PCDPC] - Port size (8 or 8) does not match connection size (1) for port 'out'. The port definition is at: D:/simulation/CA/ca3/computerArchitectureCA3/Register.v(2).
# 
#         Region: /TB/g/dataPath/A
# ** Warning: (vsim-3015) D:/simulation/CA/ca3/computerArchitectureCA3/DataPath.v(32): [PCDPC] - Port size (8 or 8) does not match connection size (1) for port 'in'. The port definition is at: D:/simulation/CA/ca3/computerArchitectureCA3/Register.v(2).
# 
#         Region: /TB/g/dataPath/B
# ** Warning: (vsim-3015) D:/simulation/CA/ca3/computerArchitectureCA3/DataPath.v(32): [PCDPC] - Port size (8 or 8) does not match connection size (1) for port 'out'. The port definition is at: D:/simulation/CA/ca3/computerArchitectureCA3/Register.v(2).
# 
#         Region: /TB/g/dataPath/B
# ** Warning: (vsim-3015) D:/simulation/CA/ca3/computerArchitectureCA3/DataPath.v(34): [PCDPC] - Port size (8 or 8) does not match connection size (1) for port 'in'. The port definition is at: D:/simulation/CA/ca3/computerArchitectureCA3/Register.v(2).
# 
#         Region: /TB/g/dataPath/Z
# ** Warning: (vsim-3015) D:/simulation/CA/ca3/computerArchitectureCA3/DataPath.v(38): [PCDPC] - Port size (8 or 8) does not match connection size (1) for port 'in0'. The port definition is at: D:/simulation/CA/ca3/computerArchitectureCA3/MUX.v(2).
# 
#         Region: /TB/g/dataPath/AMUX
# ** Warning: (vsim-3015) D:/simulation/CA/ca3/computerArchitectureCA3/DataPath.v(40): [PCDPC] - Port size (8 or 8) does not match connection size (1) for port 'in0'. The port definition is at: D:/simulation/CA/ca3/computerArchitectureCA3/MUX.v(2).
# 
#         Region: /TB/g/dataPath/BMUX
run -all
# Break in Module TB at D:/simulation/CA/ca3/computerArchitectureCA3/CA3.v line 33
add wave -position insertpoint  \
{sim:/TB/g/dataPath/stack/stk[0]}
restart
# ** Warning: (vsim-3015) D:/simulation/CA/ca3/computerArchitectureCA3/DataPath.v(20): [PCDPC] - Port size (8 or 8) does not match connection size (1) for port 'data'. The port definition is at: D:/simulation/CA/ca3/computerArchitectureCA3/memory.v(2).
# 
#         Region: /TB/g/dataPath/memory
# ** Warning: (vsim-3017) D:/simulation/CA/ca3/computerArchitectureCA3/DataPath.v(28): [TFMPC] - Too few port connections. Expected 6, found 4.
# 
#         Region: /TB/g/dataPath/stack
# ** Warning: (vsim-3722) D:/simulation/CA/ca3/computerArchitectureCA3/DataPath.v(28): [TFMPC] - Missing connection for port 'clk'.
# 
# ** Warning: (vsim-3722) D:/simulation/CA/ca3/computerArchitectureCA3/DataPath.v(28): [TFMPC] - Missing connection for port 'resStk'.
# 
# ** Warning: (vsim-3015) D:/simulation/CA/ca3/computerArchitectureCA3/DataPath.v(30): [PCDPC] - Port size (8 or 8) does not match connection size (1) for port 'in'. The port definition is at: D:/simulation/CA/ca3/computerArchitectureCA3/Register.v(2).
# 
#         Region: /TB/g/dataPath/A
# ** Warning: (vsim-3015) D:/simulation/CA/ca3/computerArchitectureCA3/DataPath.v(30): [PCDPC] - Port size (8 or 8) does not match connection size (1) for port 'out'. The port definition is at: D:/simulation/CA/ca3/computerArchitectureCA3/Register.v(2).
# 
#         Region: /TB/g/dataPath/A
# ** Warning: (vsim-3015) D:/simulation/CA/ca3/computerArchitectureCA3/DataPath.v(32): [PCDPC] - Port size (8 or 8) does not match connection size (1) for port 'in'. The port definition is at: D:/simulation/CA/ca3/computerArchitectureCA3/Register.v(2).
# 
#         Region: /TB/g/dataPath/B
# ** Warning: (vsim-3015) D:/simulation/CA/ca3/computerArchitectureCA3/DataPath.v(32): [PCDPC] - Port size (8 or 8) does not match connection size (1) for port 'out'. The port definition is at: D:/simulation/CA/ca3/computerArchitectureCA3/Register.v(2).
# 
#         Region: /TB/g/dataPath/B
# ** Warning: (vsim-3015) D:/simulation/CA/ca3/computerArchitectureCA3/DataPath.v(34): [PCDPC] - Port size (8 or 8) does not match connection size (1) for port 'in'. The port definition is at: D:/simulation/CA/ca3/computerArchitectureCA3/Register.v(2).
# 
#         Region: /TB/g/dataPath/Z
# ** Warning: (vsim-3015) D:/simulation/CA/ca3/computerArchitectureCA3/DataPath.v(38): [PCDPC] - Port size (8 or 8) does not match connection size (1) for port 'in0'. The port definition is at: D:/simulation/CA/ca3/computerArchitectureCA3/MUX.v(2).
# 
#         Region: /TB/g/dataPath/AMUX
# ** Warning: (vsim-3015) D:/simulation/CA/ca3/computerArchitectureCA3/DataPath.v(40): [PCDPC] - Port size (8 or 8) does not match connection size (1) for port 'in0'. The port definition is at: D:/simulation/CA/ca3/computerArchitectureCA3/MUX.v(2).
# 
#         Region: /TB/g/dataPath/BMUX
run -all
# Break in Module TB at D:/simulation/CA/ca3/computerArchitectureCA3/CA3.v line 33
add wave -position insertpoint  \
sim:/TB/g/dataPath/stack/topPntr
restart
# ** Warning: (vsim-3015) D:/simulation/CA/ca3/computerArchitectureCA3/DataPath.v(20): [PCDPC] - Port size (8 or 8) does not match connection size (1) for port 'data'. The port definition is at: D:/simulation/CA/ca3/computerArchitectureCA3/memory.v(2).
# 
#         Region: /TB/g/dataPath/memory
# ** Warning: (vsim-3017) D:/simulation/CA/ca3/computerArchitectureCA3/DataPath.v(28): [TFMPC] - Too few port connections. Expected 6, found 4.
# 
#         Region: /TB/g/dataPath/stack
# ** Warning: (vsim-3722) D:/simulation/CA/ca3/computerArchitectureCA3/DataPath.v(28): [TFMPC] - Missing connection for port 'clk'.
# 
# ** Warning: (vsim-3722) D:/simulation/CA/ca3/computerArchitectureCA3/DataPath.v(28): [TFMPC] - Missing connection for port 'resStk'.
# 
# ** Warning: (vsim-3015) D:/simulation/CA/ca3/computerArchitectureCA3/DataPath.v(30): [PCDPC] - Port size (8 or 8) does not match connection size (1) for port 'in'. The port definition is at: D:/simulation/CA/ca3/computerArchitectureCA3/Register.v(2).
# 
#         Region: /TB/g/dataPath/A
# ** Warning: (vsim-3015) D:/simulation/CA/ca3/computerArchitectureCA3/DataPath.v(30): [PCDPC] - Port size (8 or 8) does not match connection size (1) for port 'out'. The port definition is at: D:/simulation/CA/ca3/computerArchitectureCA3/Register.v(2).
# 
#         Region: /TB/g/dataPath/A
# ** Warning: (vsim-3015) D:/simulation/CA/ca3/computerArchitectureCA3/DataPath.v(32): [PCDPC] - Port size (8 or 8) does not match connection size (1) for port 'in'. The port definition is at: D:/simulation/CA/ca3/computerArchitectureCA3/Register.v(2).
# 
#         Region: /TB/g/dataPath/B
# ** Warning: (vsim-3015) D:/simulation/CA/ca3/computerArchitectureCA3/DataPath.v(32): [PCDPC] - Port size (8 or 8) does not match connection size (1) for port 'out'. The port definition is at: D:/simulation/CA/ca3/computerArchitectureCA3/Register.v(2).
# 
#         Region: /TB/g/dataPath/B
# ** Warning: (vsim-3015) D:/simulation/CA/ca3/computerArchitectureCA3/DataPath.v(34): [PCDPC] - Port size (8 or 8) does not match connection size (1) for port 'in'. The port definition is at: D:/simulation/CA/ca3/computerArchitectureCA3/Register.v(2).
# 
#         Region: /TB/g/dataPath/Z
# ** Warning: (vsim-3015) D:/simulation/CA/ca3/computerArchitectureCA3/DataPath.v(38): [PCDPC] - Port size (8 or 8) does not match connection size (1) for port 'in0'. The port definition is at: D:/simulation/CA/ca3/computerArchitectureCA3/MUX.v(2).
# 
#         Region: /TB/g/dataPath/AMUX
# ** Warning: (vsim-3015) D:/simulation/CA/ca3/computerArchitectureCA3/DataPath.v(40): [PCDPC] - Port size (8 or 8) does not match connection size (1) for port 'in0'. The port definition is at: D:/simulation/CA/ca3/computerArchitectureCA3/MUX.v(2).
# 
#         Region: /TB/g/dataPath/BMUX
run -all
# Break in Module TB at D:/simulation/CA/ca3/computerArchitectureCA3/CA3.v line 33
# Compile of ALU.v was successful.
# Compile of controller.v was successful.
# Compile of DataPath.v was successful.
# Compile of memory.v was successful.
# Compile of MUX.v was successful.
# Compile of Register.v was successful.
# Compile of stack.v was successful.
# Compile of zeroExtend.v was successful.
# Compile of CA3.v was successful.
# 9 compiles, 0 failed with no errors. 
add wave -position insertpoint  \
sim:/TB/g/dataPath/stack/push
restart
# Loading work.TB
# Loading work.CA3
# Loading work.DataPath
# Loading work.Register
# Loading work.MUX
# Loading work.Memory
# Loading work.Stack
# Loading work.zeroExtend
# Loading work.ALU
# Loading work.Controller
# ** Warning: (vsim-3015) D:/simulation/CA/ca3/computerArchitectureCA3/DataPath.v(20): [PCDPC] - Port size (8 or 8) does not match connection size (1) for port 'data'. The port definition is at: D:/simulation/CA/ca3/computerArchitectureCA3/memory.v(2).
# 
#         Region: /TB/g/dataPath/memory
# ** Warning: (vsim-3017) D:/simulation/CA/ca3/computerArchitectureCA3/DataPath.v(28): [TFMPC] - Too few port connections. Expected 6, found 4.
# 
#         Region: /TB/g/dataPath/stack
# ** Warning: (vsim-3722) D:/simulation/CA/ca3/computerArchitectureCA3/DataPath.v(28): [TFMPC] - Missing connection for port 'clk'.
# 
# ** Warning: (vsim-3722) D:/simulation/CA/ca3/computerArchitectureCA3/DataPath.v(28): [TFMPC] - Missing connection for port 'resStk'.
# 
# ** Warning: (vsim-3015) D:/simulation/CA/ca3/computerArchitectureCA3/DataPath.v(30): [PCDPC] - Port size (8 or 8) does not match connection size (1) for port 'in'. The port definition is at: D:/simulation/CA/ca3/computerArchitectureCA3/Register.v(2).
# 
#         Region: /TB/g/dataPath/A
# ** Warning: (vsim-3015) D:/simulation/CA/ca3/computerArchitectureCA3/DataPath.v(30): [PCDPC] - Port size (8 or 8) does not match connection size (1) for port 'out'. The port definition is at: D:/simulation/CA/ca3/computerArchitectureCA3/Register.v(2).
# 
#         Region: /TB/g/dataPath/A
# ** Warning: (vsim-3015) D:/simulation/CA/ca3/computerArchitectureCA3/DataPath.v(32): [PCDPC] - Port size (8 or 8) does not match connection size (1) for port 'in'. The port definition is at: D:/simulation/CA/ca3/computerArchitectureCA3/Register.v(2).
# 
#         Region: /TB/g/dataPath/B
# ** Warning: (vsim-3015) D:/simulation/CA/ca3/computerArchitectureCA3/DataPath.v(32): [PCDPC] - Port size (8 or 8) does not match connection size (1) for port 'out'. The port definition is at: D:/simulation/CA/ca3/computerArchitectureCA3/Register.v(2).
# 
#         Region: /TB/g/dataPath/B
# ** Warning: (vsim-3015) D:/simulation/CA/ca3/computerArchitectureCA3/DataPath.v(34): [PCDPC] - Port size (8 or 8) does not match connection size (1) for port 'in'. The port definition is at: D:/simulation/CA/ca3/computerArchitectureCA3/Register.v(2).
# 
#         Region: /TB/g/dataPath/Z
# ** Warning: (vsim-3015) D:/simulation/CA/ca3/computerArchitectureCA3/DataPath.v(38): [PCDPC] - Port size (8 or 8) does not match connection size (1) for port 'in0'. The port definition is at: D:/simulation/CA/ca3/computerArchitectureCA3/MUX.v(2).
# 
#         Region: /TB/g/dataPath/AMUX
# ** Warning: (vsim-3015) D:/simulation/CA/ca3/computerArchitectureCA3/DataPath.v(40): [PCDPC] - Port size (8 or 8) does not match connection size (1) for port 'in0'. The port definition is at: D:/simulation/CA/ca3/computerArchitectureCA3/MUX.v(2).
# 
#         Region: /TB/g/dataPath/BMUX
run -all
# Break in Module TB at D:/simulation/CA/ca3/computerArchitectureCA3/CA3.v line 33
add wave -position insertpoint  \
sim:/TB/g/dataPath/stack/tos \
sim:/TB/g/dataPath/stack/pop
restart
# ** Warning: (vsim-3015) D:/simulation/CA/ca3/computerArchitectureCA3/DataPath.v(20): [PCDPC] - Port size (8 or 8) does not match connection size (1) for port 'data'. The port definition is at: D:/simulation/CA/ca3/computerArchitectureCA3/memory.v(2).
# 
#         Region: /TB/g/dataPath/memory
# ** Warning: (vsim-3017) D:/simulation/CA/ca3/computerArchitectureCA3/DataPath.v(28): [TFMPC] - Too few port connections. Expected 6, found 4.
# 
#         Region: /TB/g/dataPath/stack
# ** Warning: (vsim-3722) D:/simulation/CA/ca3/computerArchitectureCA3/DataPath.v(28): [TFMPC] - Missing connection for port 'clk'.
# 
# ** Warning: (vsim-3722) D:/simulation/CA/ca3/computerArchitectureCA3/DataPath.v(28): [TFMPC] - Missing connection for port 'resStk'.
# 
# ** Warning: (vsim-3015) D:/simulation/CA/ca3/computerArchitectureCA3/DataPath.v(30): [PCDPC] - Port size (8 or 8) does not match connection size (1) for port 'in'. The port definition is at: D:/simulation/CA/ca3/computerArchitectureCA3/Register.v(2).
# 
#         Region: /TB/g/dataPath/A
# ** Warning: (vsim-3015) D:/simulation/CA/ca3/computerArchitectureCA3/DataPath.v(30): [PCDPC] - Port size (8 or 8) does not match connection size (1) for port 'out'. The port definition is at: D:/simulation/CA/ca3/computerArchitectureCA3/Register.v(2).
# 
#         Region: /TB/g/dataPath/A
# ** Warning: (vsim-3015) D:/simulation/CA/ca3/computerArchitectureCA3/DataPath.v(32): [PCDPC] - Port size (8 or 8) does not match connection size (1) for port 'in'. The port definition is at: D:/simulation/CA/ca3/computerArchitectureCA3/Register.v(2).
# 
#         Region: /TB/g/dataPath/B
# ** Warning: (vsim-3015) D:/simulation/CA/ca3/computerArchitectureCA3/DataPath.v(32): [PCDPC] - Port size (8 or 8) does not match connection size (1) for port 'out'. The port definition is at: D:/simulation/CA/ca3/computerArchitectureCA3/Register.v(2).
# 
#         Region: /TB/g/dataPath/B
# ** Warning: (vsim-3015) D:/simulation/CA/ca3/computerArchitectureCA3/DataPath.v(34): [PCDPC] - Port size (8 or 8) does not match connection size (1) for port 'in'. The port definition is at: D:/simulation/CA/ca3/computerArchitectureCA3/Register.v(2).
# 
#         Region: /TB/g/dataPath/Z
# ** Warning: (vsim-3015) D:/simulation/CA/ca3/computerArchitectureCA3/DataPath.v(38): [PCDPC] - Port size (8 or 8) does not match connection size (1) for port 'in0'. The port definition is at: D:/simulation/CA/ca3/computerArchitectureCA3/MUX.v(2).
# 
#         Region: /TB/g/dataPath/AMUX
# ** Warning: (vsim-3015) D:/simulation/CA/ca3/computerArchitectureCA3/DataPath.v(40): [PCDPC] - Port size (8 or 8) does not match connection size (1) for port 'in0'. The port definition is at: D:/simulation/CA/ca3/computerArchitectureCA3/MUX.v(2).
# 
#         Region: /TB/g/dataPath/BMUX
run -all
# Break in Module TB at D:/simulation/CA/ca3/computerArchitectureCA3/CA3.v line 33
# Compile of ALU.v was successful.
# Compile of controller.v was successful.
# Compile of DataPath.v was successful.
# Compile of memory.v was successful.
# Compile of MUX.v was successful.
# Compile of Register.v was successful.
# Compile of stack.v was successful.
# Compile of zeroExtend.v was successful.
# Compile of CA3.v was successful.
# 9 compiles, 0 failed with no errors. 
restart
# Loading work.TB
# Loading work.CA3
# Loading work.DataPath
# Loading work.Register
# Loading work.MUX
# Loading work.Memory
# Loading work.Stack
# Loading work.zeroExtend
# Loading work.ALU
# Loading work.Controller
# ** Warning: (vsim-3015) D:/simulation/CA/ca3/computerArchitectureCA3/DataPath.v(20): [PCDPC] - Port size (8 or 8) does not match connection size (1) for port 'data'. The port definition is at: D:/simulation/CA/ca3/computerArchitectureCA3/memory.v(2).
# 
#         Region: /TB/g/dataPath/memory
# ** Warning: (vsim-3017) D:/simulation/CA/ca3/computerArchitectureCA3/DataPath.v(28): [TFMPC] - Too few port connections. Expected 6, found 4.
# 
#         Region: /TB/g/dataPath/stack
# ** Warning: (vsim-3722) D:/simulation/CA/ca3/computerArchitectureCA3/DataPath.v(28): [TFMPC] - Missing connection for port 'clk'.
# 
# ** Warning: (vsim-3722) D:/simulation/CA/ca3/computerArchitectureCA3/DataPath.v(28): [TFMPC] - Missing connection for port 'resStk'.
# 
# ** Warning: (vsim-3015) D:/simulation/CA/ca3/computerArchitectureCA3/DataPath.v(30): [PCDPC] - Port size (8 or 8) does not match connection size (1) for port 'in'. The port definition is at: D:/simulation/CA/ca3/computerArchitectureCA3/Register.v(2).
# 
#         Region: /TB/g/dataPath/A
# ** Warning: (vsim-3015) D:/simulation/CA/ca3/computerArchitectureCA3/DataPath.v(30): [PCDPC] - Port size (8 or 8) does not match connection size (1) for port 'out'. The port definition is at: D:/simulation/CA/ca3/computerArchitectureCA3/Register.v(2).
# 
#         Region: /TB/g/dataPath/A
# ** Warning: (vsim-3015) D:/simulation/CA/ca3/computerArchitectureCA3/DataPath.v(32): [PCDPC] - Port size (8 or 8) does not match connection size (1) for port 'in'. The port definition is at: D:/simulation/CA/ca3/computerArchitectureCA3/Register.v(2).
# 
#         Region: /TB/g/dataPath/B
# ** Warning: (vsim-3015) D:/simulation/CA/ca3/computerArchitectureCA3/DataPath.v(32): [PCDPC] - Port size (8 or 8) does not match connection size (1) for port 'out'. The port definition is at: D:/simulation/CA/ca3/computerArchitectureCA3/Register.v(2).
# 
#         Region: /TB/g/dataPath/B
# ** Warning: (vsim-3015) D:/simulation/CA/ca3/computerArchitectureCA3/DataPath.v(34): [PCDPC] - Port size (8 or 8) does not match connection size (1) for port 'in'. The port definition is at: D:/simulation/CA/ca3/computerArchitectureCA3/Register.v(2).
# 
#         Region: /TB/g/dataPath/Z
# ** Warning: (vsim-3015) D:/simulation/CA/ca3/computerArchitectureCA3/DataPath.v(38): [PCDPC] - Port size (8 or 8) does not match connection size (1) for port 'in0'. The port definition is at: D:/simulation/CA/ca3/computerArchitectureCA3/MUX.v(2).
# 
#         Region: /TB/g/dataPath/AMUX
# ** Warning: (vsim-3015) D:/simulation/CA/ca3/computerArchitectureCA3/DataPath.v(40): [PCDPC] - Port size (8 or 8) does not match connection size (1) for port 'in0'. The port definition is at: D:/simulation/CA/ca3/computerArchitectureCA3/MUX.v(2).
# 
#         Region: /TB/g/dataPath/BMUX
run -all
# Break in Module TB at D:/simulation/CA/ca3/computerArchitectureCA3/CA3.v line 33
# Compile of ALU.v was successful.
# Compile of controller.v was successful.
# Compile of DataPath.v was successful.
# Compile of memory.v was successful.
# Compile of MUX.v was successful.
# Compile of Register.v was successful.
# Compile of stack.v was successful.
# Compile of zeroExtend.v was successful.
# Compile of CA3.v was successful.
# 9 compiles, 0 failed with no errors. 
restart
# Loading work.TB
# Loading work.CA3
# Loading work.DataPath
# Loading work.Register
# Loading work.MUX
# Loading work.Memory
# Loading work.Stack
# Loading work.zeroExtend
# Loading work.ALU
# Loading work.Controller
# ** Warning: (vsim-3015) D:/simulation/CA/ca3/computerArchitectureCA3/DataPath.v(20): [PCDPC] - Port size (8 or 8) does not match connection size (1) for port 'data'. The port definition is at: D:/simulation/CA/ca3/computerArchitectureCA3/memory.v(2).
# 
#         Region: /TB/g/dataPath/memory
# ** Warning: (vsim-3017) D:/simulation/CA/ca3/computerArchitectureCA3/DataPath.v(28): [TFMPC] - Too few port connections. Expected 6, found 4.
# 
#         Region: /TB/g/dataPath/stack
# ** Warning: (vsim-3722) D:/simulation/CA/ca3/computerArchitectureCA3/DataPath.v(28): [TFMPC] - Missing connection for port 'clk'.
# 
# ** Warning: (vsim-3722) D:/simulation/CA/ca3/computerArchitectureCA3/DataPath.v(28): [TFMPC] - Missing connection for port 'resStk'.
# 
# ** Warning: (vsim-3015) D:/simulation/CA/ca3/computerArchitectureCA3/DataPath.v(30): [PCDPC] - Port size (8 or 8) does not match connection size (1) for port 'in'. The port definition is at: D:/simulation/CA/ca3/computerArchitectureCA3/Register.v(2).
# 
#         Region: /TB/g/dataPath/A
# ** Warning: (vsim-3015) D:/simulation/CA/ca3/computerArchitectureCA3/DataPath.v(30): [PCDPC] - Port size (8 or 8) does not match connection size (1) for port 'out'. The port definition is at: D:/simulation/CA/ca3/computerArchitectureCA3/Register.v(2).
# 
#         Region: /TB/g/dataPath/A
# ** Warning: (vsim-3015) D:/simulation/CA/ca3/computerArchitectureCA3/DataPath.v(32): [PCDPC] - Port size (8 or 8) does not match connection size (1) for port 'in'. The port definition is at: D:/simulation/CA/ca3/computerArchitectureCA3/Register.v(2).
# 
#         Region: /TB/g/dataPath/B
# ** Warning: (vsim-3015) D:/simulation/CA/ca3/computerArchitectureCA3/DataPath.v(32): [PCDPC] - Port size (8 or 8) does not match connection size (1) for port 'out'. The port definition is at: D:/simulation/CA/ca3/computerArchitectureCA3/Register.v(2).
# 
#         Region: /TB/g/dataPath/B
# ** Warning: (vsim-3015) D:/simulation/CA/ca3/computerArchitectureCA3/DataPath.v(34): [PCDPC] - Port size (8 or 8) does not match connection size (1) for port 'in'. The port definition is at: D:/simulation/CA/ca3/computerArchitectureCA3/Register.v(2).
# 
#         Region: /TB/g/dataPath/Z
# ** Warning: (vsim-3015) D:/simulation/CA/ca3/computerArchitectureCA3/DataPath.v(38): [PCDPC] - Port size (8 or 8) does not match connection size (1) for port 'in0'. The port definition is at: D:/simulation/CA/ca3/computerArchitectureCA3/MUX.v(2).
# 
#         Region: /TB/g/dataPath/AMUX
# ** Warning: (vsim-3015) D:/simulation/CA/ca3/computerArchitectureCA3/DataPath.v(40): [PCDPC] - Port size (8 or 8) does not match connection size (1) for port 'in0'. The port definition is at: D:/simulation/CA/ca3/computerArchitectureCA3/MUX.v(2).
# 
#         Region: /TB/g/dataPath/BMUX
run -all
# Break in Module TB at D:/simulation/CA/ca3/computerArchitectureCA3/CA3.v line 33
add wave -position insertpoint  \
sim:/TB/g/dataPath/stack/stk
add wave -position insertpoint  \
sim:/TB/g/dataPath/stack/dataIn
restart
# ** Warning: (vsim-3015) D:/simulation/CA/ca3/computerArchitectureCA3/DataPath.v(20): [PCDPC] - Port size (8 or 8) does not match connection size (1) for port 'data'. The port definition is at: D:/simulation/CA/ca3/computerArchitectureCA3/memory.v(2).
# 
#         Region: /TB/g/dataPath/memory
# ** Warning: (vsim-3017) D:/simulation/CA/ca3/computerArchitectureCA3/DataPath.v(28): [TFMPC] - Too few port connections. Expected 6, found 4.
# 
#         Region: /TB/g/dataPath/stack
# ** Warning: (vsim-3722) D:/simulation/CA/ca3/computerArchitectureCA3/DataPath.v(28): [TFMPC] - Missing connection for port 'clk'.
# 
# ** Warning: (vsim-3722) D:/simulation/CA/ca3/computerArchitectureCA3/DataPath.v(28): [TFMPC] - Missing connection for port 'resStk'.
# 
# ** Warning: (vsim-3015) D:/simulation/CA/ca3/computerArchitectureCA3/DataPath.v(30): [PCDPC] - Port size (8 or 8) does not match connection size (1) for port 'in'. The port definition is at: D:/simulation/CA/ca3/computerArchitectureCA3/Register.v(2).
# 
#         Region: /TB/g/dataPath/A
# ** Warning: (vsim-3015) D:/simulation/CA/ca3/computerArchitectureCA3/DataPath.v(30): [PCDPC] - Port size (8 or 8) does not match connection size (1) for port 'out'. The port definition is at: D:/simulation/CA/ca3/computerArchitectureCA3/Register.v(2).
# 
#         Region: /TB/g/dataPath/A
# ** Warning: (vsim-3015) D:/simulation/CA/ca3/computerArchitectureCA3/DataPath.v(32): [PCDPC] - Port size (8 or 8) does not match connection size (1) for port 'in'. The port definition is at: D:/simulation/CA/ca3/computerArchitectureCA3/Register.v(2).
# 
#         Region: /TB/g/dataPath/B
# ** Warning: (vsim-3015) D:/simulation/CA/ca3/computerArchitectureCA3/DataPath.v(32): [PCDPC] - Port size (8 or 8) does not match connection size (1) for port 'out'. The port definition is at: D:/simulation/CA/ca3/computerArchitectureCA3/Register.v(2).
# 
#         Region: /TB/g/dataPath/B
# ** Warning: (vsim-3015) D:/simulation/CA/ca3/computerArchitectureCA3/DataPath.v(34): [PCDPC] - Port size (8 or 8) does not match connection size (1) for port 'in'. The port definition is at: D:/simulation/CA/ca3/computerArchitectureCA3/Register.v(2).
# 
#         Region: /TB/g/dataPath/Z
# ** Warning: (vsim-3015) D:/simulation/CA/ca3/computerArchitectureCA3/DataPath.v(38): [PCDPC] - Port size (8 or 8) does not match connection size (1) for port 'in0'. The port definition is at: D:/simulation/CA/ca3/computerArchitectureCA3/MUX.v(2).
# 
#         Region: /TB/g/dataPath/AMUX
# ** Warning: (vsim-3015) D:/simulation/CA/ca3/computerArchitectureCA3/DataPath.v(40): [PCDPC] - Port size (8 or 8) does not match connection size (1) for port 'in0'. The port definition is at: D:/simulation/CA/ca3/computerArchitectureCA3/MUX.v(2).
# 
#         Region: /TB/g/dataPath/BMUX
run -all
# Break in Module TB at D:/simulation/CA/ca3/computerArchitectureCA3/CA3.v line 33
# Compile of stack.v was successful.
restart
# Loading work.Stack
# ** Warning: (vsim-3015) D:/simulation/CA/ca3/computerArchitectureCA3/DataPath.v(20): [PCDPC] - Port size (8 or 8) does not match connection size (1) for port 'data'. The port definition is at: D:/simulation/CA/ca3/computerArchitectureCA3/memory.v(2).
# 
#         Region: /TB/g/dataPath/memory
# ** Warning: (vsim-3017) D:/simulation/CA/ca3/computerArchitectureCA3/DataPath.v(28): [TFMPC] - Too few port connections. Expected 6, found 4.
# 
#         Region: /TB/g/dataPath/stack
# ** Warning: (vsim-3722) D:/simulation/CA/ca3/computerArchitectureCA3/DataPath.v(28): [TFMPC] - Missing connection for port 'clk'.
# 
# ** Warning: (vsim-3722) D:/simulation/CA/ca3/computerArchitectureCA3/DataPath.v(28): [TFMPC] - Missing connection for port 'resStk'.
# 
# ** Warning: (vsim-3015) D:/simulation/CA/ca3/computerArchitectureCA3/DataPath.v(30): [PCDPC] - Port size (8 or 8) does not match connection size (1) for port 'in'. The port definition is at: D:/simulation/CA/ca3/computerArchitectureCA3/Register.v(2).
# 
#         Region: /TB/g/dataPath/A
# ** Warning: (vsim-3015) D:/simulation/CA/ca3/computerArchitectureCA3/DataPath.v(30): [PCDPC] - Port size (8 or 8) does not match connection size (1) for port 'out'. The port definition is at: D:/simulation/CA/ca3/computerArchitectureCA3/Register.v(2).
# 
#         Region: /TB/g/dataPath/A
# ** Warning: (vsim-3015) D:/simulation/CA/ca3/computerArchitectureCA3/DataPath.v(32): [PCDPC] - Port size (8 or 8) does not match connection size (1) for port 'in'. The port definition is at: D:/simulation/CA/ca3/computerArchitectureCA3/Register.v(2).
# 
#         Region: /TB/g/dataPath/B
# ** Warning: (vsim-3015) D:/simulation/CA/ca3/computerArchitectureCA3/DataPath.v(32): [PCDPC] - Port size (8 or 8) does not match connection size (1) for port 'out'. The port definition is at: D:/simulation/CA/ca3/computerArchitectureCA3/Register.v(2).
# 
#         Region: /TB/g/dataPath/B
# ** Warning: (vsim-3015) D:/simulation/CA/ca3/computerArchitectureCA3/DataPath.v(34): [PCDPC] - Port size (8 or 8) does not match connection size (1) for port 'in'. The port definition is at: D:/simulation/CA/ca3/computerArchitectureCA3/Register.v(2).
# 
#         Region: /TB/g/dataPath/Z
# ** Warning: (vsim-3015) D:/simulation/CA/ca3/computerArchitectureCA3/DataPath.v(38): [PCDPC] - Port size (8 or 8) does not match connection size (1) for port 'in0'. The port definition is at: D:/simulation/CA/ca3/computerArchitectureCA3/MUX.v(2).
# 
#         Region: /TB/g/dataPath/AMUX
# ** Warning: (vsim-3015) D:/simulation/CA/ca3/computerArchitectureCA3/DataPath.v(40): [PCDPC] - Port size (8 or 8) does not match connection size (1) for port 'in0'. The port definition is at: D:/simulation/CA/ca3/computerArchitectureCA3/MUX.v(2).
# 
#         Region: /TB/g/dataPath/BMUX
run -all
# Break in Module TB at D:/simulation/CA/ca3/computerArchitectureCA3/CA3.v line 33
add wave -position insertpoint  \
sim:/TB/clk
# Compile of stack.v was successful.
restart
# Loading work.Stack
# ** Warning: (vsim-3015) D:/simulation/CA/ca3/computerArchitectureCA3/DataPath.v(20): [PCDPC] - Port size (8 or 8) does not match connection size (1) for port 'data'. The port definition is at: D:/simulation/CA/ca3/computerArchitectureCA3/memory.v(2).
# 
#         Region: /TB/g/dataPath/memory
# ** Warning: (vsim-3017) D:/simulation/CA/ca3/computerArchitectureCA3/DataPath.v(28): [TFMPC] - Too few port connections. Expected 6, found 4.
# 
#         Region: /TB/g/dataPath/stack
# ** Warning: (vsim-3722) D:/simulation/CA/ca3/computerArchitectureCA3/DataPath.v(28): [TFMPC] - Missing connection for port 'clk'.
# 
# ** Warning: (vsim-3722) D:/simulation/CA/ca3/computerArchitectureCA3/DataPath.v(28): [TFMPC] - Missing connection for port 'resStk'.
# 
# ** Warning: (vsim-3015) D:/simulation/CA/ca3/computerArchitectureCA3/DataPath.v(30): [PCDPC] - Port size (8 or 8) does not match connection size (1) for port 'in'. The port definition is at: D:/simulation/CA/ca3/computerArchitectureCA3/Register.v(2).
# 
#         Region: /TB/g/dataPath/A
# ** Warning: (vsim-3015) D:/simulation/CA/ca3/computerArchitectureCA3/DataPath.v(30): [PCDPC] - Port size (8 or 8) does not match connection size (1) for port 'out'. The port definition is at: D:/simulation/CA/ca3/computerArchitectureCA3/Register.v(2).
# 
#         Region: /TB/g/dataPath/A
# ** Warning: (vsim-3015) D:/simulation/CA/ca3/computerArchitectureCA3/DataPath.v(32): [PCDPC] - Port size (8 or 8) does not match connection size (1) for port 'in'. The port definition is at: D:/simulation/CA/ca3/computerArchitectureCA3/Register.v(2).
# 
#         Region: /TB/g/dataPath/B
# ** Warning: (vsim-3015) D:/simulation/CA/ca3/computerArchitectureCA3/DataPath.v(32): [PCDPC] - Port size (8 or 8) does not match connection size (1) for port 'out'. The port definition is at: D:/simulation/CA/ca3/computerArchitectureCA3/Register.v(2).
# 
#         Region: /TB/g/dataPath/B
# ** Warning: (vsim-3015) D:/simulation/CA/ca3/computerArchitectureCA3/DataPath.v(34): [PCDPC] - Port size (8 or 8) does not match connection size (1) for port 'in'. The port definition is at: D:/simulation/CA/ca3/computerArchitectureCA3/Register.v(2).
# 
#         Region: /TB/g/dataPath/Z
# ** Warning: (vsim-3015) D:/simulation/CA/ca3/computerArchitectureCA3/DataPath.v(38): [PCDPC] - Port size (8 or 8) does not match connection size (1) for port 'in0'. The port definition is at: D:/simulation/CA/ca3/computerArchitectureCA3/MUX.v(2).
# 
#         Region: /TB/g/dataPath/AMUX
# ** Warning: (vsim-3015) D:/simulation/CA/ca3/computerArchitectureCA3/DataPath.v(40): [PCDPC] - Port size (8 or 8) does not match connection size (1) for port 'in0'. The port definition is at: D:/simulation/CA/ca3/computerArchitectureCA3/MUX.v(2).
# 
#         Region: /TB/g/dataPath/BMUX
run -all
# Break in Module TB at D:/simulation/CA/ca3/computerArchitectureCA3/CA3.v line 33
# Compile of stack.v was successful.
restart
# Loading work.Stack
# ** Warning: (vsim-3015) D:/simulation/CA/ca3/computerArchitectureCA3/DataPath.v(20): [PCDPC] - Port size (8 or 8) does not match connection size (1) for port 'data'. The port definition is at: D:/simulation/CA/ca3/computerArchitectureCA3/memory.v(2).
# 
#         Region: /TB/g/dataPath/memory
# ** Warning: (vsim-3017) D:/simulation/CA/ca3/computerArchitectureCA3/DataPath.v(28): [TFMPC] - Too few port connections. Expected 6, found 4.
# 
#         Region: /TB/g/dataPath/stack
# ** Warning: (vsim-3722) D:/simulation/CA/ca3/computerArchitectureCA3/DataPath.v(28): [TFMPC] - Missing connection for port 'clk'.
# 
# ** Warning: (vsim-3722) D:/simulation/CA/ca3/computerArchitectureCA3/DataPath.v(28): [TFMPC] - Missing connection for port 'resStk'.
# 
# ** Warning: (vsim-3015) D:/simulation/CA/ca3/computerArchitectureCA3/DataPath.v(30): [PCDPC] - Port size (8 or 8) does not match connection size (1) for port 'in'. The port definition is at: D:/simulation/CA/ca3/computerArchitectureCA3/Register.v(2).
# 
#         Region: /TB/g/dataPath/A
# ** Warning: (vsim-3015) D:/simulation/CA/ca3/computerArchitectureCA3/DataPath.v(30): [PCDPC] - Port size (8 or 8) does not match connection size (1) for port 'out'. The port definition is at: D:/simulation/CA/ca3/computerArchitectureCA3/Register.v(2).
# 
#         Region: /TB/g/dataPath/A
# ** Warning: (vsim-3015) D:/simulation/CA/ca3/computerArchitectureCA3/DataPath.v(32): [PCDPC] - Port size (8 or 8) does not match connection size (1) for port 'in'. The port definition is at: D:/simulation/CA/ca3/computerArchitectureCA3/Register.v(2).
# 
#         Region: /TB/g/dataPath/B
# ** Warning: (vsim-3015) D:/simulation/CA/ca3/computerArchitectureCA3/DataPath.v(32): [PCDPC] - Port size (8 or 8) does not match connection size (1) for port 'out'. The port definition is at: D:/simulation/CA/ca3/computerArchitectureCA3/Register.v(2).
# 
#         Region: /TB/g/dataPath/B
# ** Warning: (vsim-3015) D:/simulation/CA/ca3/computerArchitectureCA3/DataPath.v(34): [PCDPC] - Port size (8 or 8) does not match connection size (1) for port 'in'. The port definition is at: D:/simulation/CA/ca3/computerArchitectureCA3/Register.v(2).
# 
#         Region: /TB/g/dataPath/Z
# ** Warning: (vsim-3015) D:/simulation/CA/ca3/computerArchitectureCA3/DataPath.v(38): [PCDPC] - Port size (8 or 8) does not match connection size (1) for port 'in0'. The port definition is at: D:/simulation/CA/ca3/computerArchitectureCA3/MUX.v(2).
# 
#         Region: /TB/g/dataPath/AMUX
# ** Warning: (vsim-3015) D:/simulation/CA/ca3/computerArchitectureCA3/DataPath.v(40): [PCDPC] - Port size (8 or 8) does not match connection size (1) for port 'in0'. The port definition is at: D:/simulation/CA/ca3/computerArchitectureCA3/MUX.v(2).
# 
#         Region: /TB/g/dataPath/BMUX
run -all
# Break in Module TB at D:/simulation/CA/ca3/computerArchitectureCA3/CA3.v line 33
add wave -position insertpoint  \
sim:/TB/g/dataPath/stack/resStk
restart
# ** Warning: (vsim-3015) D:/simulation/CA/ca3/computerArchitectureCA3/DataPath.v(20): [PCDPC] - Port size (8 or 8) does not match connection size (1) for port 'data'. The port definition is at: D:/simulation/CA/ca3/computerArchitectureCA3/memory.v(2).
# 
#         Region: /TB/g/dataPath/memory
# ** Warning: (vsim-3017) D:/simulation/CA/ca3/computerArchitectureCA3/DataPath.v(28): [TFMPC] - Too few port connections. Expected 6, found 4.
# 
#         Region: /TB/g/dataPath/stack
# ** Warning: (vsim-3722) D:/simulation/CA/ca3/computerArchitectureCA3/DataPath.v(28): [TFMPC] - Missing connection for port 'clk'.
# 
# ** Warning: (vsim-3722) D:/simulation/CA/ca3/computerArchitectureCA3/DataPath.v(28): [TFMPC] - Missing connection for port 'resStk'.
# 
# ** Warning: (vsim-3015) D:/simulation/CA/ca3/computerArchitectureCA3/DataPath.v(30): [PCDPC] - Port size (8 or 8) does not match connection size (1) for port 'in'. The port definition is at: D:/simulation/CA/ca3/computerArchitectureCA3/Register.v(2).
# 
#         Region: /TB/g/dataPath/A
# ** Warning: (vsim-3015) D:/simulation/CA/ca3/computerArchitectureCA3/DataPath.v(30): [PCDPC] - Port size (8 or 8) does not match connection size (1) for port 'out'. The port definition is at: D:/simulation/CA/ca3/computerArchitectureCA3/Register.v(2).
# 
#         Region: /TB/g/dataPath/A
# ** Warning: (vsim-3015) D:/simulation/CA/ca3/computerArchitectureCA3/DataPath.v(32): [PCDPC] - Port size (8 or 8) does not match connection size (1) for port 'in'. The port definition is at: D:/simulation/CA/ca3/computerArchitectureCA3/Register.v(2).
# 
#         Region: /TB/g/dataPath/B
# ** Warning: (vsim-3015) D:/simulation/CA/ca3/computerArchitectureCA3/DataPath.v(32): [PCDPC] - Port size (8 or 8) does not match connection size (1) for port 'out'. The port definition is at: D:/simulation/CA/ca3/computerArchitectureCA3/Register.v(2).
# 
#         Region: /TB/g/dataPath/B
# ** Warning: (vsim-3015) D:/simulation/CA/ca3/computerArchitectureCA3/DataPath.v(34): [PCDPC] - Port size (8 or 8) does not match connection size (1) for port 'in'. The port definition is at: D:/simulation/CA/ca3/computerArchitectureCA3/Register.v(2).
# 
#         Region: /TB/g/dataPath/Z
# ** Warning: (vsim-3015) D:/simulation/CA/ca3/computerArchitectureCA3/DataPath.v(38): [PCDPC] - Port size (8 or 8) does not match connection size (1) for port 'in0'. The port definition is at: D:/simulation/CA/ca3/computerArchitectureCA3/MUX.v(2).
# 
#         Region: /TB/g/dataPath/AMUX
# ** Warning: (vsim-3015) D:/simulation/CA/ca3/computerArchitectureCA3/DataPath.v(40): [PCDPC] - Port size (8 or 8) does not match connection size (1) for port 'in0'. The port definition is at: D:/simulation/CA/ca3/computerArchitectureCA3/MUX.v(2).
# 
#         Region: /TB/g/dataPath/BMUX
run -all
# Break in Module TB at D:/simulation/CA/ca3/computerArchitectureCA3/CA3.v line 33
restart
# ** Warning: (vsim-3015) D:/simulation/CA/ca3/computerArchitectureCA3/DataPath.v(20): [PCDPC] - Port size (8 or 8) does not match connection size (1) for port 'data'. The port definition is at: D:/simulation/CA/ca3/computerArchitectureCA3/memory.v(2).
# 
#         Region: /TB/g/dataPath/memory
# ** Warning: (vsim-3017) D:/simulation/CA/ca3/computerArchitectureCA3/DataPath.v(28): [TFMPC] - Too few port connections. Expected 6, found 4.
# 
#         Region: /TB/g/dataPath/stack
# ** Warning: (vsim-3722) D:/simulation/CA/ca3/computerArchitectureCA3/DataPath.v(28): [TFMPC] - Missing connection for port 'clk'.
# 
# ** Warning: (vsim-3722) D:/simulation/CA/ca3/computerArchitectureCA3/DataPath.v(28): [TFMPC] - Missing connection for port 'resStk'.
# 
# ** Warning: (vsim-3015) D:/simulation/CA/ca3/computerArchitectureCA3/DataPath.v(30): [PCDPC] - Port size (8 or 8) does not match connection size (1) for port 'in'. The port definition is at: D:/simulation/CA/ca3/computerArchitectureCA3/Register.v(2).
# 
#         Region: /TB/g/dataPath/A
# ** Warning: (vsim-3015) D:/simulation/CA/ca3/computerArchitectureCA3/DataPath.v(30): [PCDPC] - Port size (8 or 8) does not match connection size (1) for port 'out'. The port definition is at: D:/simulation/CA/ca3/computerArchitectureCA3/Register.v(2).
# 
#         Region: /TB/g/dataPath/A
# ** Warning: (vsim-3015) D:/simulation/CA/ca3/computerArchitectureCA3/DataPath.v(32): [PCDPC] - Port size (8 or 8) does not match connection size (1) for port 'in'. The port definition is at: D:/simulation/CA/ca3/computerArchitectureCA3/Register.v(2).
# 
#         Region: /TB/g/dataPath/B
# ** Warning: (vsim-3015) D:/simulation/CA/ca3/computerArchitectureCA3/DataPath.v(32): [PCDPC] - Port size (8 or 8) does not match connection size (1) for port 'out'. The port definition is at: D:/simulation/CA/ca3/computerArchitectureCA3/Register.v(2).
# 
#         Region: /TB/g/dataPath/B
# ** Warning: (vsim-3015) D:/simulation/CA/ca3/computerArchitectureCA3/DataPath.v(34): [PCDPC] - Port size (8 or 8) does not match connection size (1) for port 'in'. The port definition is at: D:/simulation/CA/ca3/computerArchitectureCA3/Register.v(2).
# 
#         Region: /TB/g/dataPath/Z
# ** Warning: (vsim-3015) D:/simulation/CA/ca3/computerArchitectureCA3/DataPath.v(38): [PCDPC] - Port size (8 or 8) does not match connection size (1) for port 'in0'. The port definition is at: D:/simulation/CA/ca3/computerArchitectureCA3/MUX.v(2).
# 
#         Region: /TB/g/dataPath/AMUX
# ** Warning: (vsim-3015) D:/simulation/CA/ca3/computerArchitectureCA3/DataPath.v(40): [PCDPC] - Port size (8 or 8) does not match connection size (1) for port 'in0'. The port definition is at: D:/simulation/CA/ca3/computerArchitectureCA3/MUX.v(2).
# 
#         Region: /TB/g/dataPath/BMUX
run -all
# Break in Module TB at D:/simulation/CA/ca3/computerArchitectureCA3/CA3.v line 33
# Compile of stack.v was successful.
# Compile of DataPath.v was successful.
# Compile of DataPath.v was successful.
# Compile of stack.v was successful.
restart
# Loading work.DataPath
# Loading work.Stack
# ** Warning: (vsim-3015) D:/simulation/CA/ca3/computerArchitectureCA3/DataPath.v(20): [PCDPC] - Port size (8 or 8) does not match connection size (1) for port 'data'. The port definition is at: D:/simulation/CA/ca3/computerArchitectureCA3/memory.v(2).
# 
#         Region: /TB/g/dataPath/memory
# ** Error: (vsim-3389) D:/simulation/CA/ca3/computerArchitectureCA3/DataPath.v(26): Port 'clk' not found in the connected module (5th connection).
# 
#         Region: /TB/g/dataPath/stackIn
# ** Fatal: (vsim-3365) D:/simulation/CA/ca3/computerArchitectureCA3/DataPath.v(26): Too many port connections. Expected 4, found 5.
#    Time: 0 ns  Iteration: 0  Instance: /TB/g/dataPath/stackIn File: D:/simulation/CA/ca3/computerArchitectureCA3/MUX.v
# FATAL ERROR while loading design
# Break key hit 
# Break key hit 
# Break key hit 
# Break key hit 
# Break key hit 
# Compile of ALU.v was successful.
# Compile of controller.v was successful.
# Compile of DataPath.v was successful.
# Compile of memory.v was successful.
# Compile of MUX.v was successful.
# Compile of Register.v was successful.
# Compile of stack.v was successful.
# Compile of zeroExtend.v was successful.
# Compile of CA3.v was successful.
# 9 compiles, 0 failed with no errors. 
restart -f
# No Design Loaded!
# Break key hit 
vsim -gui work.TB
# vsim -gui work.TB 
# Loading work.TB
# Loading work.CA3
# Loading work.DataPath
# Loading work.Register
# Loading work.MUX
# Loading work.Memory
# Loading work.Stack
# Loading work.zeroExtend
# Loading work.ALU
# Loading work.Controller
# ** Warning: (vsim-3015) D:/simulation/CA/ca3/computerArchitectureCA3/DataPath.v(20): [PCDPC] - Port size (8 or 8) does not match connection size (1) for port 'data'. The port definition is at: D:/simulation/CA/ca3/computerArchitectureCA3/memory.v(2).
# 
#         Region: /TB/g/dataPath/memory
# ** Error: (vsim-3389) D:/simulation/CA/ca3/computerArchitectureCA3/DataPath.v(26): Port 'clk' not found in the connected module (5th connection).
# 
#         Region: /TB/g/dataPath/stackIn
# ** Fatal: (vsim-3365) D:/simulation/CA/ca3/computerArchitectureCA3/DataPath.v(26): Too many port connections. Expected 4, found 5.
#    Time: 0 ns  Iteration: 0  Instance: /TB/g/dataPath/stackIn File: D:/simulation/CA/ca3/computerArchitectureCA3/MUX.v
# FATAL ERROR while loading design
# Error loading design
# A time value could not be extracted from the current line
# Load canceled
# Break key hit 
vsim -gui work.TB
# vsim -gui work.TB 
# Loading work.TB
# Loading work.CA3
# Loading work.DataPath
# Loading work.Register
# Loading work.MUX
# Loading work.Memory
# Loading work.Stack
# Loading work.zeroExtend
# Loading work.ALU
# Loading work.Controller
# ** Warning: (vsim-3015) D:/simulation/CA/ca3/computerArchitectureCA3/DataPath.v(20): [PCDPC] - Port size (8 or 8) does not match connection size (1) for port 'data'. The port definition is at: D:/simulation/CA/ca3/computerArchitectureCA3/memory.v(2).
# 
#         Region: /TB/g/dataPath/memory
# ** Error: (vsim-3389) D:/simulation/CA/ca3/computerArchitectureCA3/DataPath.v(26): Port 'clk' not found in the connected module (5th connection).
# 
#         Region: /TB/g/dataPath/stackIn
# ** Fatal: (vsim-3365) D:/simulation/CA/ca3/computerArchitectureCA3/DataPath.v(26): Too many port connections. Expected 4, found 5.
#    Time: 0 ns  Iteration: 0  Instance: /TB/g/dataPath/stackIn File: D:/simulation/CA/ca3/computerArchitectureCA3/MUX.v
# FATAL ERROR while loading design
# Error loading design
# Compile of DataPath.v was successful.
vsim -gui work.TB
# vsim -gui work.TB 
# Loading work.TB
# Loading work.CA3
# Loading work.DataPath
# Loading work.Register
# Loading work.MUX
# Loading work.Memory
# Loading work.Stack
# Loading work.zeroExtend
# Loading work.ALU
# Loading work.Controller
# ** Warning: (vsim-3015) D:/simulation/CA/ca3/computerArchitectureCA3/DataPath.v(20): [PCDPC] - Port size (8 or 8) does not match connection size (1) for port 'data'. The port definition is at: D:/simulation/CA/ca3/computerArchitectureCA3/memory.v(2).
# 
#         Region: /TB/g/dataPath/memory
# ** Warning: (vsim-3017) D:/simulation/CA/ca3/computerArchitectureCA3/DataPath.v(28): [TFMPC] - Too few port connections. Expected 6, found 5.
# 
#         Region: /TB/g/dataPath/stack
# ** Warning: (vsim-3722) D:/simulation/CA/ca3/computerArchitectureCA3/DataPath.v(28): [TFMPC] - Missing connection for port 'resStk'.
# 
# ** Warning: (vsim-3015) D:/simulation/CA/ca3/computerArchitectureCA3/DataPath.v(30): [PCDPC] - Port size (8 or 8) does not match connection size (1) for port 'in'. The port definition is at: D:/simulation/CA/ca3/computerArchitectureCA3/Register.v(2).
# 
#         Region: /TB/g/dataPath/A
# ** Warning: (vsim-3015) D:/simulation/CA/ca3/computerArchitectureCA3/DataPath.v(30): [PCDPC] - Port size (8 or 8) does not match connection size (1) for port 'out'. The port definition is at: D:/simulation/CA/ca3/computerArchitectureCA3/Register.v(2).
# 
#         Region: /TB/g/dataPath/A
# ** Warning: (vsim-3015) D:/simulation/CA/ca3/computerArchitectureCA3/DataPath.v(32): [PCDPC] - Port size (8 or 8) does not match connection size (1) for port 'in'. The port definition is at: D:/simulation/CA/ca3/computerArchitectureCA3/Register.v(2).
# 
#         Region: /TB/g/dataPath/B
# ** Warning: (vsim-3015) D:/simulation/CA/ca3/computerArchitectureCA3/DataPath.v(32): [PCDPC] - Port size (8 or 8) does not match connection size (1) for port 'out'. The port definition is at: D:/simulation/CA/ca3/computerArchitectureCA3/Register.v(2).
# 
#         Region: /TB/g/dataPath/B
# ** Warning: (vsim-3015) D:/simulation/CA/ca3/computerArchitectureCA3/DataPath.v(34): [PCDPC] - Port size (8 or 8) does not match connection size (1) for port 'in'. The port definition is at: D:/simulation/CA/ca3/computerArchitectureCA3/Register.v(2).
# 
#         Region: /TB/g/dataPath/Z
# ** Warning: (vsim-3015) D:/simulation/CA/ca3/computerArchitectureCA3/DataPath.v(38): [PCDPC] - Port size (8 or 8) does not match connection size (1) for port 'in0'. The port definition is at: D:/simulation/CA/ca3/computerArchitectureCA3/MUX.v(2).
# 
#         Region: /TB/g/dataPath/AMUX
# ** Warning: (vsim-3015) D:/simulation/CA/ca3/computerArchitectureCA3/DataPath.v(40): [PCDPC] - Port size (8 or 8) does not match connection size (1) for port 'in0'. The port definition is at: D:/simulation/CA/ca3/computerArchitectureCA3/MUX.v(2).
# 
#         Region: /TB/g/dataPath/BMUX
run -all
# Break in Module TB at D:/simulation/CA/ca3/computerArchitectureCA3/CA3.v line 33
add wave -position insertpoint  \
sim:/TB/g/dataPath/stack/stk
add wave -position insertpoint  \
sim:/TB/g/dataPath/stack/topPntr \
sim:/TB/g/dataPath/stack/push
add wave -position insertpoint  \
sim:/TB/g/dataPath/A/out \
sim:/TB/g/dataPath/A/in
add wave -position insertpoint  \
sim:/TB/g/dataPath/B/out \
sim:/TB/g/dataPath/B/in
restart
# ** Warning: (vsim-3015) D:/simulation/CA/ca3/computerArchitectureCA3/DataPath.v(20): [PCDPC] - Port size (8 or 8) does not match connection size (1) for port 'data'. The port definition is at: D:/simulation/CA/ca3/computerArchitectureCA3/memory.v(2).
# 
#         Region: /TB/g/dataPath/memory
# ** Warning: (vsim-3017) D:/simulation/CA/ca3/computerArchitectureCA3/DataPath.v(28): [TFMPC] - Too few port connections. Expected 6, found 5.
# 
#         Region: /TB/g/dataPath/stack
# ** Warning: (vsim-3722) D:/simulation/CA/ca3/computerArchitectureCA3/DataPath.v(28): [TFMPC] - Missing connection for port 'resStk'.
# 
# ** Warning: (vsim-3015) D:/simulation/CA/ca3/computerArchitectureCA3/DataPath.v(30): [PCDPC] - Port size (8 or 8) does not match connection size (1) for port 'in'. The port definition is at: D:/simulation/CA/ca3/computerArchitectureCA3/Register.v(2).
# 
#         Region: /TB/g/dataPath/A
# ** Warning: (vsim-3015) D:/simulation/CA/ca3/computerArchitectureCA3/DataPath.v(30): [PCDPC] - Port size (8 or 8) does not match connection size (1) for port 'out'. The port definition is at: D:/simulation/CA/ca3/computerArchitectureCA3/Register.v(2).
# 
#         Region: /TB/g/dataPath/A
# ** Warning: (vsim-3015) D:/simulation/CA/ca3/computerArchitectureCA3/DataPath.v(32): [PCDPC] - Port size (8 or 8) does not match connection size (1) for port 'in'. The port definition is at: D:/simulation/CA/ca3/computerArchitectureCA3/Register.v(2).
# 
#         Region: /TB/g/dataPath/B
# ** Warning: (vsim-3015) D:/simulation/CA/ca3/computerArchitectureCA3/DataPath.v(32): [PCDPC] - Port size (8 or 8) does not match connection size (1) for port 'out'. The port definition is at: D:/simulation/CA/ca3/computerArchitectureCA3/Register.v(2).
# 
#         Region: /TB/g/dataPath/B
# ** Warning: (vsim-3015) D:/simulation/CA/ca3/computerArchitectureCA3/DataPath.v(34): [PCDPC] - Port size (8 or 8) does not match connection size (1) for port 'in'. The port definition is at: D:/simulation/CA/ca3/computerArchitectureCA3/Register.v(2).
# 
#         Region: /TB/g/dataPath/Z
# ** Warning: (vsim-3015) D:/simulation/CA/ca3/computerArchitectureCA3/DataPath.v(38): [PCDPC] - Port size (8 or 8) does not match connection size (1) for port 'in0'. The port definition is at: D:/simulation/CA/ca3/computerArchitectureCA3/MUX.v(2).
# 
#         Region: /TB/g/dataPath/AMUX
# ** Warning: (vsim-3015) D:/simulation/CA/ca3/computerArchitectureCA3/DataPath.v(40): [PCDPC] - Port size (8 or 8) does not match connection size (1) for port 'in0'. The port definition is at: D:/simulation/CA/ca3/computerArchitectureCA3/MUX.v(2).
# 
#         Region: /TB/g/dataPath/BMUX
run -all
# Break in Module TB at D:/simulation/CA/ca3/computerArchitectureCA3/CA3.v line 33
add wave -position insertpoint  \
sim:/TB/g/dataPath/A/load
restart
# ** Warning: (vsim-3015) D:/simulation/CA/ca3/computerArchitectureCA3/DataPath.v(20): [PCDPC] - Port size (8 or 8) does not match connection size (1) for port 'data'. The port definition is at: D:/simulation/CA/ca3/computerArchitectureCA3/memory.v(2).
# 
#         Region: /TB/g/dataPath/memory
# ** Warning: (vsim-3017) D:/simulation/CA/ca3/computerArchitectureCA3/DataPath.v(28): [TFMPC] - Too few port connections. Expected 6, found 5.
# 
#         Region: /TB/g/dataPath/stack
# ** Warning: (vsim-3722) D:/simulation/CA/ca3/computerArchitectureCA3/DataPath.v(28): [TFMPC] - Missing connection for port 'resStk'.
# 
# ** Warning: (vsim-3015) D:/simulation/CA/ca3/computerArchitectureCA3/DataPath.v(30): [PCDPC] - Port size (8 or 8) does not match connection size (1) for port 'in'. The port definition is at: D:/simulation/CA/ca3/computerArchitectureCA3/Register.v(2).
# 
#         Region: /TB/g/dataPath/A
# ** Warning: (vsim-3015) D:/simulation/CA/ca3/computerArchitectureCA3/DataPath.v(30): [PCDPC] - Port size (8 or 8) does not match connection size (1) for port 'out'. The port definition is at: D:/simulation/CA/ca3/computerArchitectureCA3/Register.v(2).
# 
#         Region: /TB/g/dataPath/A
# ** Warning: (vsim-3015) D:/simulation/CA/ca3/computerArchitectureCA3/DataPath.v(32): [PCDPC] - Port size (8 or 8) does not match connection size (1) for port 'in'. The port definition is at: D:/simulation/CA/ca3/computerArchitectureCA3/Register.v(2).
# 
#         Region: /TB/g/dataPath/B
# ** Warning: (vsim-3015) D:/simulation/CA/ca3/computerArchitectureCA3/DataPath.v(32): [PCDPC] - Port size (8 or 8) does not match connection size (1) for port 'out'. The port definition is at: D:/simulation/CA/ca3/computerArchitectureCA3/Register.v(2).
# 
#         Region: /TB/g/dataPath/B
# ** Warning: (vsim-3015) D:/simulation/CA/ca3/computerArchitectureCA3/DataPath.v(34): [PCDPC] - Port size (8 or 8) does not match connection size (1) for port 'in'. The port definition is at: D:/simulation/CA/ca3/computerArchitectureCA3/Register.v(2).
# 
#         Region: /TB/g/dataPath/Z
# ** Warning: (vsim-3015) D:/simulation/CA/ca3/computerArchitectureCA3/DataPath.v(38): [PCDPC] - Port size (8 or 8) does not match connection size (1) for port 'in0'. The port definition is at: D:/simulation/CA/ca3/computerArchitectureCA3/MUX.v(2).
# 
#         Region: /TB/g/dataPath/AMUX
# ** Warning: (vsim-3015) D:/simulation/CA/ca3/computerArchitectureCA3/DataPath.v(40): [PCDPC] - Port size (8 or 8) does not match connection size (1) for port 'in0'. The port definition is at: D:/simulation/CA/ca3/computerArchitectureCA3/MUX.v(2).
# 
#         Region: /TB/g/dataPath/BMUX
run -all
# Break in Module TB at D:/simulation/CA/ca3/computerArchitectureCA3/CA3.v line 33
# Compile of ALU.v was successful.
# Compile of controller.v was successful.
# Compile of DataPath.v was successful.
# Compile of memory.v was successful.
# Compile of MUX.v was successful.
# Compile of Register.v was successful.
# Compile of stack.v was successful.
# Compile of zeroExtend.v was successful.
# Compile of CA3.v was successful.
# 9 compiles, 0 failed with no errors. 
restart
# Loading work.TB
# Loading work.CA3
# Loading work.DataPath
# Loading work.Register
# Loading work.MUX
# Loading work.Memory
# Loading work.Stack
# Loading work.zeroExtend
# Loading work.ALU
# Loading work.Controller
# ** Warning: (vsim-3015) D:/simulation/CA/ca3/computerArchitectureCA3/DataPath.v(20): [PCDPC] - Port size (8 or 8) does not match connection size (1) for port 'data'. The port definition is at: D:/simulation/CA/ca3/computerArchitectureCA3/memory.v(2).
# 
#         Region: /TB/g/dataPath/memory
# ** Warning: (vsim-3015) D:/simulation/CA/ca3/computerArchitectureCA3/DataPath.v(28): [PCDPC] - Port size (8 or 8) does not match connection size (1) for port 'resStk'. The port definition is at: D:/simulation/CA/ca3/computerArchitectureCA3/stack.v(2).
# 
#         Region: /TB/g/dataPath/stack
# ** Warning: (vsim-3015) D:/simulation/CA/ca3/computerArchitectureCA3/DataPath.v(30): [PCDPC] - Port size (8 or 8) does not match connection size (1) for port 'in'. The port definition is at: D:/simulation/CA/ca3/computerArchitectureCA3/Register.v(2).
# 
#         Region: /TB/g/dataPath/A
# ** Warning: (vsim-3015) D:/simulation/CA/ca3/computerArchitectureCA3/DataPath.v(30): [PCDPC] - Port size (8 or 8) does not match connection size (1) for port 'out'. The port definition is at: D:/simulation/CA/ca3/computerArchitectureCA3/Register.v(2).
# 
#         Region: /TB/g/dataPath/A
# ** Warning: (vsim-3015) D:/simulation/CA/ca3/computerArchitectureCA3/DataPath.v(32): [PCDPC] - Port size (8 or 8) does not match connection size (1) for port 'in'. The port definition is at: D:/simulation/CA/ca3/computerArchitectureCA3/Register.v(2).
# 
#         Region: /TB/g/dataPath/B
# ** Warning: (vsim-3015) D:/simulation/CA/ca3/computerArchitectureCA3/DataPath.v(32): [PCDPC] - Port size (8 or 8) does not match connection size (1) for port 'out'. The port definition is at: D:/simulation/CA/ca3/computerArchitectureCA3/Register.v(2).
# 
#         Region: /TB/g/dataPath/B
# ** Warning: (vsim-3015) D:/simulation/CA/ca3/computerArchitectureCA3/DataPath.v(34): [PCDPC] - Port size (8 or 8) does not match connection size (1) for port 'in'. The port definition is at: D:/simulation/CA/ca3/computerArchitectureCA3/Register.v(2).
# 
#         Region: /TB/g/dataPath/Z
# ** Warning: (vsim-3015) D:/simulation/CA/ca3/computerArchitectureCA3/DataPath.v(38): [PCDPC] - Port size (8 or 8) does not match connection size (1) for port 'in0'. The port definition is at: D:/simulation/CA/ca3/computerArchitectureCA3/MUX.v(2).
# 
#         Region: /TB/g/dataPath/AMUX
# ** Warning: (vsim-3015) D:/simulation/CA/ca3/computerArchitectureCA3/DataPath.v(40): [PCDPC] - Port size (8 or 8) does not match connection size (1) for port 'in0'. The port definition is at: D:/simulation/CA/ca3/computerArchitectureCA3/MUX.v(2).
# 
#         Region: /TB/g/dataPath/BMUX
run -all
# Break in Module TB at D:/simulation/CA/ca3/computerArchitectureCA3/CA3.v line 33
# Compile of ALU.v was successful.
# Compile of controller.v was successful.
# Compile of DataPath.v was successful.
# Compile of memory.v was successful.
# Compile of MUX.v was successful.
# Compile of Register.v was successful.
# Compile of stack.v was successful.
# Compile of zeroExtend.v was successful.
# Compile of CA3.v was successful.
# 9 compiles, 0 failed with no errors. 
restart
# Loading work.TB
# Loading work.CA3
# Loading work.DataPath
# Loading work.Register
# Loading work.MUX
# Loading work.Memory
# Loading work.Stack
# Loading work.zeroExtend
# Loading work.ALU
# Loading work.Controller
# ** Warning: (vsim-3015) D:/simulation/CA/ca3/computerArchitectureCA3/DataPath.v(20): [PCDPC] - Port size (8 or 8) does not match connection size (1) for port 'data'. The port definition is at: D:/simulation/CA/ca3/computerArchitectureCA3/memory.v(2).
# 
#         Region: /TB/g/dataPath/memory
# ** Warning: (vsim-3015) D:/simulation/CA/ca3/computerArchitectureCA3/DataPath.v(30): [PCDPC] - Port size (8 or 8) does not match connection size (1) for port 'out'. The port definition is at: D:/simulation/CA/ca3/computerArchitectureCA3/Register.v(2).
# 
#         Region: /TB/g/dataPath/A
# ** Warning: (vsim-3015) D:/simulation/CA/ca3/computerArchitectureCA3/DataPath.v(32): [PCDPC] - Port size (8 or 8) does not match connection size (1) for port 'out'. The port definition is at: D:/simulation/CA/ca3/computerArchitectureCA3/Register.v(2).
# 
#         Region: /TB/g/dataPath/B
# ** Warning: (vsim-3015) D:/simulation/CA/ca3/computerArchitectureCA3/DataPath.v(38): [PCDPC] - Port size (8 or 8) does not match connection size (1) for port 'in0'. The port definition is at: D:/simulation/CA/ca3/computerArchitectureCA3/MUX.v(2).
# 
#         Region: /TB/g/dataPath/AMUX
# ** Warning: (vsim-3015) D:/simulation/CA/ca3/computerArchitectureCA3/DataPath.v(40): [PCDPC] - Port size (8 or 8) does not match connection size (1) for port 'in0'. The port definition is at: D:/simulation/CA/ca3/computerArchitectureCA3/MUX.v(2).
# 
#         Region: /TB/g/dataPath/BMUX
run -all
# Break in Module TB at D:/simulation/CA/ca3/computerArchitectureCA3/CA3.v line 33
# Compile of ALU.v was successful.
# Compile of controller.v was successful.
# Compile of DataPath.v was successful.
# Compile of memory.v was successful.
# Compile of MUX.v was successful.
# Compile of Register.v was successful.
# Compile of stack.v was successful.
# Compile of zeroExtend.v was successful.
# Compile of CA3.v was successful.
# 9 compiles, 0 failed with no errors. 
restart
# Loading work.TB
# Loading work.CA3
# Loading work.DataPath
# Loading work.Register
# Loading work.MUX
# Loading work.Memory
# Loading work.Stack
# Loading work.zeroExtend
# Loading work.ALU
# Loading work.Controller
# ** Warning: (vsim-3015) D:/simulation/CA/ca3/computerArchitectureCA3/DataPath.v(20): [PCDPC] - Port size (8 or 8) does not match connection size (1) for port 'data'. The port definition is at: D:/simulation/CA/ca3/computerArchitectureCA3/memory.v(2).
# 
#         Region: /TB/g/dataPath/memory
# ** Warning: (vsim-3015) D:/simulation/CA/ca3/computerArchitectureCA3/DataPath.v(30): [PCDPC] - Port size (8 or 8) does not match connection size (1) for port 'out'. The port definition is at: D:/simulation/CA/ca3/computerArchitectureCA3/Register.v(2).
# 
#         Region: /TB/g/dataPath/A
# ** Warning: (vsim-3015) D:/simulation/CA/ca3/computerArchitectureCA3/DataPath.v(32): [PCDPC] - Port size (8 or 8) does not match connection size (1) for port 'out'. The port definition is at: D:/simulation/CA/ca3/computerArchitectureCA3/Register.v(2).
# 
#         Region: /TB/g/dataPath/B
# ** Warning: (vsim-3015) D:/simulation/CA/ca3/computerArchitectureCA3/DataPath.v(38): [PCDPC] - Port size (8 or 8) does not match connection size (1) for port 'in0'. The port definition is at: D:/simulation/CA/ca3/computerArchitectureCA3/MUX.v(2).
# 
#         Region: /TB/g/dataPath/AMUX
# ** Warning: (vsim-3015) D:/simulation/CA/ca3/computerArchitectureCA3/DataPath.v(40): [PCDPC] - Port size (8 or 8) does not match connection size (1) for port 'in0'. The port definition is at: D:/simulation/CA/ca3/computerArchitectureCA3/MUX.v(2).
# 
#         Region: /TB/g/dataPath/BMUX
run -all
# Break in Module TB at D:/simulation/CA/ca3/computerArchitectureCA3/CA3.v line 33
add wave -position insertpoint  \
sim:/TB/g/dataPath/ALU/func
restart
# ** Warning: (vsim-3015) D:/simulation/CA/ca3/computerArchitectureCA3/DataPath.v(20): [PCDPC] - Port size (8 or 8) does not match connection size (1) for port 'data'. The port definition is at: D:/simulation/CA/ca3/computerArchitectureCA3/memory.v(2).
# 
#         Region: /TB/g/dataPath/memory
# ** Warning: (vsim-3015) D:/simulation/CA/ca3/computerArchitectureCA3/DataPath.v(30): [PCDPC] - Port size (8 or 8) does not match connection size (1) for port 'out'. The port definition is at: D:/simulation/CA/ca3/computerArchitectureCA3/Register.v(2).
# 
#         Region: /TB/g/dataPath/A
# ** Warning: (vsim-3015) D:/simulation/CA/ca3/computerArchitectureCA3/DataPath.v(32): [PCDPC] - Port size (8 or 8) does not match connection size (1) for port 'out'. The port definition is at: D:/simulation/CA/ca3/computerArchitectureCA3/Register.v(2).
# 
#         Region: /TB/g/dataPath/B
# ** Warning: (vsim-3015) D:/simulation/CA/ca3/computerArchitectureCA3/DataPath.v(38): [PCDPC] - Port size (8 or 8) does not match connection size (1) for port 'in0'. The port definition is at: D:/simulation/CA/ca3/computerArchitectureCA3/MUX.v(2).
# 
#         Region: /TB/g/dataPath/AMUX
# ** Warning: (vsim-3015) D:/simulation/CA/ca3/computerArchitectureCA3/DataPath.v(40): [PCDPC] - Port size (8 or 8) does not match connection size (1) for port 'in0'. The port definition is at: D:/simulation/CA/ca3/computerArchitectureCA3/MUX.v(2).
# 
#         Region: /TB/g/dataPath/BMUX
run -all
# Break in Module TB at D:/simulation/CA/ca3/computerArchitectureCA3/CA3.v line 33
add wave -position insertpoint  \
sim:/TB/g/dataPath/ALU/rj \
sim:/TB/g/dataPath/ALU/ri \
sim:/TB/g/dataPath/ALU/out
restart
# ** Warning: (vsim-3015) D:/simulation/CA/ca3/computerArchitectureCA3/DataPath.v(20): [PCDPC] - Port size (8 or 8) does not match connection size (1) for port 'data'. The port definition is at: D:/simulation/CA/ca3/computerArchitectureCA3/memory.v(2).
# 
#         Region: /TB/g/dataPath/memory
# ** Warning: (vsim-3015) D:/simulation/CA/ca3/computerArchitectureCA3/DataPath.v(30): [PCDPC] - Port size (8 or 8) does not match connection size (1) for port 'out'. The port definition is at: D:/simulation/CA/ca3/computerArchitectureCA3/Register.v(2).
# 
#         Region: /TB/g/dataPath/A
# ** Warning: (vsim-3015) D:/simulation/CA/ca3/computerArchitectureCA3/DataPath.v(32): [PCDPC] - Port size (8 or 8) does not match connection size (1) for port 'out'. The port definition is at: D:/simulation/CA/ca3/computerArchitectureCA3/Register.v(2).
# 
#         Region: /TB/g/dataPath/B
# ** Warning: (vsim-3015) D:/simulation/CA/ca3/computerArchitectureCA3/DataPath.v(38): [PCDPC] - Port size (8 or 8) does not match connection size (1) for port 'in0'. The port definition is at: D:/simulation/CA/ca3/computerArchitectureCA3/MUX.v(2).
# 
#         Region: /TB/g/dataPath/AMUX
# ** Warning: (vsim-3015) D:/simulation/CA/ca3/computerArchitectureCA3/DataPath.v(40): [PCDPC] - Port size (8 or 8) does not match connection size (1) for port 'in0'. The port definition is at: D:/simulation/CA/ca3/computerArchitectureCA3/MUX.v(2).
# 
#         Region: /TB/g/dataPath/BMUX
run -all
# Break in Module TB at D:/simulation/CA/ca3/computerArchitectureCA3/CA3.v line 33
# Compile of ALU.v was successful.
# Compile of controller.v was successful.
# Compile of DataPath.v was successful.
# Compile of memory.v was successful.
# Compile of MUX.v was successful.
# Compile of Register.v was successful.
# Compile of stack.v was successful.
# Compile of zeroExtend.v was successful.
# Compile of CA3.v was successful.
# 9 compiles, 0 failed with no errors. 
restart
# Loading work.TB
# Loading work.CA3
# Loading work.DataPath
# Loading work.Register
# Loading work.MUX
# Loading work.Memory
# Loading work.Stack
# Loading work.zeroExtend
# Loading work.ALU
# Loading work.Controller
# ** Warning: (vsim-3015) D:/simulation/CA/ca3/computerArchitectureCA3/DataPath.v(20): [PCDPC] - Port size (8 or 8) does not match connection size (1) for port 'data'. The port definition is at: D:/simulation/CA/ca3/computerArchitectureCA3/memory.v(2).
# 
#         Region: /TB/g/dataPath/memory
# ** Warning: (vsim-3015) D:/simulation/CA/ca3/computerArchitectureCA3/DataPath.v(30): [PCDPC] - Port size (8 or 8) does not match connection size (1) for port 'out'. The port definition is at: D:/simulation/CA/ca3/computerArchitectureCA3/Register.v(2).
# 
#         Region: /TB/g/dataPath/A
# ** Warning: (vsim-3015) D:/simulation/CA/ca3/computerArchitectureCA3/DataPath.v(32): [PCDPC] - Port size (8 or 8) does not match connection size (1) for port 'out'. The port definition is at: D:/simulation/CA/ca3/computerArchitectureCA3/Register.v(2).
# 
#         Region: /TB/g/dataPath/B
# ** Warning: (vsim-3015) D:/simulation/CA/ca3/computerArchitectureCA3/DataPath.v(38): [PCDPC] - Port size (8 or 8) does not match connection size (1) for port 'in0'. The port definition is at: D:/simulation/CA/ca3/computerArchitectureCA3/MUX.v(2).
# 
#         Region: /TB/g/dataPath/AMUX
# ** Warning: (vsim-3015) D:/simulation/CA/ca3/computerArchitectureCA3/DataPath.v(40): [PCDPC] - Port size (8 or 8) does not match connection size (1) for port 'in0'. The port definition is at: D:/simulation/CA/ca3/computerArchitectureCA3/MUX.v(2).
# 
#         Region: /TB/g/dataPath/BMUX
run -all
# Break in Module TB at D:/simulation/CA/ca3/computerArchitectureCA3/CA3.v line 33
# Compile of ALU.v was successful.
# Compile of controller.v was successful.
# Compile of DataPath.v was successful.
# Compile of memory.v was successful.
# Compile of MUX.v was successful.
# Compile of Register.v was successful.
# Compile of stack.v was successful.
# Compile of zeroExtend.v was successful.
# Compile of CA3.v was successful.
# 9 compiles, 0 failed with no errors. 
restart
# Loading work.TB
# Loading work.CA3
# Loading work.DataPath
# Loading work.Register
# Loading work.MUX
# Loading work.Memory
# Loading work.Stack
# Loading work.zeroExtend
# Loading work.ALU
# Loading work.Controller
run -all
# Break in Module TB at D:/simulation/CA/ca3/computerArchitectureCA3/CA3.v line 33
