#Build: Synplify Pro (R) P-2019.03G, Build 307R, Sep 25 2019
#install: /home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/SynplifyPro
#OS: Linux 
#Hostname: rochor-Swift-SF315-51G

# Thu Mar 26 07:27:07 2020

#Implementation: rev_1


Copyright (C) 1994-2019 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: P-2019.03G
Install: /home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/SynplifyPro
OS: Linux Mint 19.3
Hostname: rochor-Swift-SF315-51G
max virtual memory: unlimited (bytes)
max user processes: 31116
max stack size: 8388608 (bytes)


Implementation : rev_1
Synopsys HDL Compiler, Version comp2019q1p1, Build 307R, Built Sep 25 2019 09:31:06

@N|Running in 64-bit mode
###########################################################[

Copyright (C) 1994-2019 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: P-2019.03G
Install: /home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/SynplifyPro
OS: Linux Mint 19.3
Hostname: rochor-Swift-SF315-51G
max virtual memory: unlimited (bytes)
max user processes: 31116
max stack size: 8388608 (bytes)


Implementation : rev_1
Synopsys Verilog Compiler, Version comp2019q1p1, Build 307R, Built Sep 25 2019 09:31:06

@N|Running in 64-bit mode
@N: CG1349 :	| Running Verilog Compiler in System Verilog mode

@N: CG1350 :	| Running Verilog Compiler in Multiple File Compilation Unit mode

@I::"/home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/SynplifyPro/lib/generic/gw1n.v" (library work)
@I::"/home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/SynplifyPro/lib/vlog/hypermods.v" (library __hyper__lib__)
@I::"/home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/SynplifyPro/lib/vlog/umr_capim.v" (library snps_haps)
@I::"/home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/SynplifyPro/lib/vlog/scemi_objects.v" (library snps_haps)
@I::"/home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/SynplifyPro/lib/vlog/scemi_pipes.svh" (library snps_haps)
@I::"/home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/FPGA_Projects/Test_CPU/src/top.v" (library work)
@I::"/home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/FPGA_Projects/Test_CPU/src/cpu.v" (library work)
@I::"/home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/FPGA_Projects/Test_CPU/src/instRom.v" (library work)
@I::"/home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/FPGA_Projects/Test_CPU/src/regfile.v" (library work)
Verilog syntax check successful!
File /home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/FPGA_Projects/Test_CPU/src/instRom.v changed - recompiling
Selecting top level module top
@N: CG364 :"/home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/FPGA_Projects/Test_CPU/src/regfile.v":6:7:6:12|Synthesizing module My_Dff in library work.
Running optimization stage 1 on My_Dff .......
@N: CG364 :"/home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/FPGA_Projects/Test_CPU/src/regfile.v":12:7:12:14|Synthesizing module register in library work.
Running optimization stage 1 on register .......
@N: CG364 :"/home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/FPGA_Projects/Test_CPU/src/instRom.v":1:7:1:13|Synthesizing module instRom in library work.
Running optimization stage 1 on instRom .......
@N: CG364 :"/home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/FPGA_Projects/Test_CPU/src/cpu.v":1:7:1:9|Synthesizing module cpu in library work.
Running optimization stage 1 on cpu .......
@N: CG364 :"/home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/FPGA_Projects/Test_CPU/src/top.v":1:7:1:9|Synthesizing module top in library work.
Running optimization stage 1 on top .......
@N: CL189 :"/home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/FPGA_Projects/Test_CPU/src/top.v":21:2:21:7|Register bit cpu_din[4] is always 0.
@N: CL189 :"/home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/FPGA_Projects/Test_CPU/src/top.v":21:2:21:7|Register bit cpu_din[3] is always 0.
@N: CL189 :"/home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/FPGA_Projects/Test_CPU/src/top.v":21:2:21:7|Register bit cpu_din[2] is always 0.
@N: CL189 :"/home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/FPGA_Projects/Test_CPU/src/top.v":21:2:21:7|Register bit cpu_din[1] is always 0.
@N: CL189 :"/home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/FPGA_Projects/Test_CPU/src/top.v":21:2:21:7|Register bit cpu_din[0] is always 0.
@W: CL279 :"/home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/FPGA_Projects/Test_CPU/src/top.v":21:2:21:7|Pruning register bits 4 to 0 of cpu_din[7:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
Running optimization stage 2 on top .......
@N: CL159 :"/home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/FPGA_Projects/Test_CPU/src/top.v":4:10:4:16|Input buttonB is unused.
Running optimization stage 2 on cpu .......
Running optimization stage 2 on instRom .......
Running optimization stage 2 on register .......
Running optimization stage 2 on My_Dff .......

For a summary of runtime and memory usage per design unit, please see file:
==========================================================
@L: /home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/FPGA_Projects/Test_CPU/impl/synthesize/rev_1/synwork/layer0.rt.csv


At c_ver Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 165MB peak: 165MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Thu Mar 26 07:27:08 2020

###########################################################]
###########################################################[

Copyright (C) 1994-2019 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: P-2019.03G
Install: /home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/SynplifyPro
OS: Linux Mint 19.3
Hostname: rochor-Swift-SF315-51G
max virtual memory: unlimited (bytes)
max user processes: 31116
max stack size: 8388608 (bytes)


Implementation : rev_1
Synopsys Synopsys Netlist Linker, Version comp2019q1p1, Build 307R, Built Sep 25 2019 09:31:06

@N|Running in 64-bit mode
@N: NF107 :"/home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/FPGA_Projects/Test_CPU/src/top.v":1:7:1:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"/home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/FPGA_Projects/Test_CPU/src/top.v":1:7:1:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 142MB peak: 142MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Thu Mar 26 07:27:08 2020

###########################################################]

For a summary of runtime and memory usage for all design units, please see file:
==========================================================
@L: /home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/FPGA_Projects/Test_CPU/impl/synthesize/rev_1/synwork/Test_CPU_comp.rt.csv

@END

At c_hdl Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 55MB peak: 55MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Thu Mar 26 07:27:08 2020

###########################################################]
###########################################################[

Copyright (C) 1994-2019 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: P-2019.03G
Install: /home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/SynplifyPro
OS: Linux Mint 19.3
Hostname: rochor-Swift-SF315-51G
max virtual memory: unlimited (bytes)
max user processes: 31116
max stack size: 8388608 (bytes)


Implementation : rev_1
Synopsys Synopsys Netlist Linker, Version comp2019q1p1, Build 307R, Built Sep 25 2019 09:31:06

@N|Running in 64-bit mode
File /home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/FPGA_Projects/Test_CPU/impl/synthesize/rev_1/synwork/Test_CPU_comp.srs changed - recompiling
@N: NF107 :"/home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/FPGA_Projects/Test_CPU/src/top.v":1:7:1:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"/home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/FPGA_Projects/Test_CPU/src/top.v":1:7:1:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 143MB peak: 143MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Thu Mar 26 07:27:10 2020

###########################################################]
# Thu Mar 26 07:27:10 2020


Copyright (C) 1994-2019 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: P-2019.03G
Install: /home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/SynplifyPro
OS: Linux Mint 19.3
Hostname: rochor-Swift-SF315-51G
max virtual memory: unlimited (bytes)
max user processes: 31116
max stack size: 8388608 (bytes)


Implementation : rev_1
Synopsys Generic Technology Pre-mapping, Version mapgw, Build 1450R, Built Sep 25 2019 09:27:53


Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 219MB peak: 219MB)

@A: MF827 |No constraint file specified.
@L: /home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/FPGA_Projects/Test_CPU/impl/synthesize/rev_1/Test_CPU_scck.rpt 
Printing clock  summary report in "/home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/FPGA_Projects/Test_CPU/impl/synthesize/rev_1/Test_CPU_scck.rpt" file 
@N: MF916 |Option synthesis_strategy=base is enabled. 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 230MB peak: 230MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 230MB peak: 230MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 231MB peak: 231MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 244MB peak: 244MB)

@N: BN362 :"/home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/FPGA_Projects/Test_CPU/src/cpu.v":51:2:51:7|Removing sequential instance read (in view: work.cpu(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.

Starting clock optimization phase (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 327MB peak: 327MB)


Finished clock optimization phase (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 327MB peak: 327MB)


Starting clock optimization report phase (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 327MB peak: 327MB)


Finished clock optimization report phase (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 327MB peak: 327MB)


Finished netlist restructuring (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 327MB peak: 327MB)



Clock Summary
******************

          Start       Requested     Requested     Clock        Clock                     Clock
Level     Clock       Frequency     Period        Type         Group                     Load 
----------------------------------------------------------------------------------------------
0 -       top|clk     124.4 MHz     8.041         inferred     Autoconstr_clkgroup_0     287  
==============================================================================================



Clock Load Summary
***********************

            Clock     Source        Clock Pin          Non-clock Pin     Non-clock Pin
Clock       Load      Pin           Seq Example        Seq Example       Comb Example 
--------------------------------------------------------------------------------------
top|clk     287       clk(port)     cpu_din[7:5].C     -                 -            
======================================================================================

@W: MT529 :"/home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/FPGA_Projects/Test_CPU/src/regfile.v":7:4:7:9|Found inferred clock top|clk which controls 287 sequential elements including cpu_instance.rf\[0\].dff\[0\].out. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

ICG Latch Removal Summary:
Number of ICG latches removed: 0
Number of ICG latches not removed:	0


@S |Clock Optimization Summary



#### START OF PREMAP CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 287 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

=========================== Non-Gated/Non-Generated Clocks ============================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance
---------------------------------------------------------------------------------------
@KP:ckid0_0       clk                 port                   287        led_R          
=======================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######

@N: FX1143 |Skipping assigning INTERNAL_VREF to iobanks, because the table of mapping from pin to iobank is not initialized.
Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file /home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/FPGA_Projects/Test_CPU/impl/synthesize/rev_1/Test_CPU.sap.

Starting constraint checker (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 327MB peak: 327MB)


Finished constraint checker preprocessing (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 327MB peak: 327MB)


Finished constraint checker (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 327MB peak: 327MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 327MB peak: 327MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Thu Mar 26 07:27:12 2020

###########################################################]
# Thu Mar 26 07:27:12 2020


Copyright (C) 1994-2019 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: P-2019.03G
Install: /home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/SynplifyPro
OS: Linux Mint 19.3
Hostname: rochor-Swift-SF315-51G
max virtual memory: unlimited (bytes)
max user processes: 31116
max stack size: 8388608 (bytes)


Implementation : rev_1
Synopsys Generic Technology Mapper, Version mapgw, Build 1450R, Built Sep 25 2019 09:27:53


Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 219MB peak: 219MB)

@N: MF916 |Option synthesis_strategy=base is enabled. 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 220MB peak: 220MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 220MB peak: 220MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 221MB peak: 221MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 241MB peak: 241MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 324MB peak: 324MB)

@W: BN132 :"/home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/FPGA_Projects/Test_CPU/src/cpu.v":51:2:51:7|Removing sequential instance cpu_instance.rf_wdata[15][7:0] because it is equivalent to instance cpu_instance.rf_wdata[14][7:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/FPGA_Projects/Test_CPU/src/cpu.v":51:2:51:7|Removing sequential instance cpu_instance.rf_wdata[14][7:0] because it is equivalent to instance cpu_instance.rf_wdata[13][7:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/FPGA_Projects/Test_CPU/src/cpu.v":51:2:51:7|Removing sequential instance cpu_instance.rf_wdata[13][7:0] because it is equivalent to instance cpu_instance.rf_wdata[12][7:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/FPGA_Projects/Test_CPU/src/cpu.v":51:2:51:7|Removing sequential instance cpu_instance.rf_wdata[12][7:0] because it is equivalent to instance cpu_instance.rf_wdata[11][7:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/FPGA_Projects/Test_CPU/src/cpu.v":51:2:51:7|Removing sequential instance cpu_instance.rf_wdata[11][7:0] because it is equivalent to instance cpu_instance.rf_wdata[10][7:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/FPGA_Projects/Test_CPU/src/cpu.v":51:2:51:7|Removing sequential instance cpu_instance.rf_wdata[9][7:0] because it is equivalent to instance cpu_instance.rf_wdata[10][7:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/FPGA_Projects/Test_CPU/src/cpu.v":51:2:51:7|Removing sequential instance cpu_instance.rf_wdata[8][7:0] because it is equivalent to instance cpu_instance.rf_wdata[10][7:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/FPGA_Projects/Test_CPU/src/cpu.v":51:2:51:7|Removing sequential instance cpu_instance.rf_wdata[7][7:0] because it is equivalent to instance cpu_instance.rf_wdata[10][7:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/FPGA_Projects/Test_CPU/src/cpu.v":51:2:51:7|Removing sequential instance cpu_instance.rf_wdata[6][7:0] because it is equivalent to instance cpu_instance.rf_wdata[10][7:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/FPGA_Projects/Test_CPU/src/cpu.v":51:2:51:7|Removing sequential instance cpu_instance.rf_wdata[5][7:0] because it is equivalent to instance cpu_instance.rf_wdata[10][7:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/FPGA_Projects/Test_CPU/src/cpu.v":51:2:51:7|Removing sequential instance cpu_instance.rf_wdata[4][7:0] because it is equivalent to instance cpu_instance.rf_wdata[10][7:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/FPGA_Projects/Test_CPU/src/cpu.v":30:11:30:12|Removing user instance cpu_instance.rf[11] because it is equivalent to instance cpu_instance.rf[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/FPGA_Projects/Test_CPU/src/cpu.v":30:11:30:12|Removing user instance cpu_instance.rf[9] because it is equivalent to instance cpu_instance.rf[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/FPGA_Projects/Test_CPU/src/cpu.v":30:11:30:12|Removing user instance cpu_instance.rf[8] because it is equivalent to instance cpu_instance.rf[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/FPGA_Projects/Test_CPU/src/cpu.v":30:11:30:12|Removing user instance cpu_instance.rf[7] because it is equivalent to instance cpu_instance.rf[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/FPGA_Projects/Test_CPU/src/cpu.v":30:11:30:12|Removing user instance cpu_instance.rf[6] because it is equivalent to instance cpu_instance.rf[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/FPGA_Projects/Test_CPU/src/cpu.v":30:11:30:12|Removing user instance cpu_instance.rf[3] because it is equivalent to instance cpu_instance.rf[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/FPGA_Projects/Test_CPU/src/cpu.v":30:11:30:12|Removing user instance cpu_instance.rf[1] because it is equivalent to instance cpu_instance.rf[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/FPGA_Projects/Test_CPU/src/cpu.v":30:11:30:12|Removing user instance cpu_instance.rf[10] because it is equivalent to instance cpu_instance.rf[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/FPGA_Projects/Test_CPU/src/cpu.v":30:11:30:12|Removing user instance cpu_instance.rf[2] because it is equivalent to instance cpu_instance.rf[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/FPGA_Projects/Test_CPU/src/cpu.v":30:11:30:12|Removing user instance cpu_instance.rf[4] because it is equivalent to instance cpu_instance.rf[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/FPGA_Projects/Test_CPU/src/cpu.v":30:11:30:12|Removing user instance cpu_instance.rf[5] because it is equivalent to instance cpu_instance.rf[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.

Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 324MB peak: 324MB)

@N: BN362 :"/home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/FPGA_Projects/Test_CPU/src/cpu.v":51:2:51:7|Removing sequential instance dout[0] (in view: work.cpu(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/FPGA_Projects/Test_CPU/src/cpu.v":51:2:51:7|Removing sequential instance dout[1] (in view: work.cpu(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/FPGA_Projects/Test_CPU/src/cpu.v":51:2:51:7|Removing sequential instance dout[2] (in view: work.cpu(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/FPGA_Projects/Test_CPU/src/cpu.v":51:2:51:7|Removing sequential instance dout[3] (in view: work.cpu(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/FPGA_Projects/Test_CPU/src/cpu.v":51:2:51:7|Removing sequential instance dout[4] (in view: work.cpu(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/FPGA_Projects/Test_CPU/src/cpu.v":51:2:51:7|Removing sequential instance rf_wdata\[10\][0] (in view: work.cpu(verilog)) because it does not drive other instances.
@N: BN362 :"/home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/FPGA_Projects/Test_CPU/src/cpu.v":51:2:51:7|Removing sequential instance rf_wdata\[10\][1] (in view: work.cpu(verilog)) because it does not drive other instances.
@N: BN362 :"/home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/FPGA_Projects/Test_CPU/src/cpu.v":51:2:51:7|Removing sequential instance rf_wdata\[10\][2] (in view: work.cpu(verilog)) because it does not drive other instances.
@N: BN362 :"/home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/FPGA_Projects/Test_CPU/src/cpu.v":51:2:51:7|Removing sequential instance rf_wdata\[10\][3] (in view: work.cpu(verilog)) because it does not drive other instances.
@N: BN362 :"/home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/FPGA_Projects/Test_CPU/src/cpu.v":51:2:51:7|Removing sequential instance rf_wdata\[10\][4] (in view: work.cpu(verilog)) because it does not drive other instances.
@N: BN362 :"/home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/FPGA_Projects/Test_CPU/src/cpu.v":51:2:51:7|Removing sequential instance rf_wdata\[10\][5] (in view: work.cpu(verilog)) because it does not drive other instances.
@N: BN362 :"/home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/FPGA_Projects/Test_CPU/src/cpu.v":51:2:51:7|Removing sequential instance rf_wdata\[10\][6] (in view: work.cpu(verilog)) because it does not drive other instances.
@N: BN362 :"/home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/FPGA_Projects/Test_CPU/src/cpu.v":51:2:51:7|Removing sequential instance rf_wdata\[10\][7] (in view: work.cpu(verilog)) because it does not drive other instances.
@N: BN362 :"/home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/FPGA_Projects/Test_CPU/src/regfile.v":7:4:7:9|Removing sequential instance rf\[0\].dff\[7\].out (in view: work.cpu(verilog)) because it does not drive other instances.
@N: BN362 :"/home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/FPGA_Projects/Test_CPU/src/regfile.v":7:4:7:9|Removing sequential instance rf\[0\].dff\[6\].out (in view: work.cpu(verilog)) because it does not drive other instances.
@N: BN362 :"/home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/FPGA_Projects/Test_CPU/src/regfile.v":7:4:7:9|Removing sequential instance rf\[0\].dff\[5\].out (in view: work.cpu(verilog)) because it does not drive other instances.
@N: BN362 :"/home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/FPGA_Projects/Test_CPU/src/regfile.v":7:4:7:9|Removing sequential instance rf\[0\].dff\[4\].out (in view: work.cpu(verilog)) because it does not drive other instances.
@N: BN362 :"/home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/FPGA_Projects/Test_CPU/src/regfile.v":7:4:7:9|Removing sequential instance rf\[0\].dff\[3\].out (in view: work.cpu(verilog)) because it does not drive other instances.
@N: BN362 :"/home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/FPGA_Projects/Test_CPU/src/regfile.v":7:4:7:9|Removing sequential instance rf\[0\].dff\[2\].out (in view: work.cpu(verilog)) because it does not drive other instances.
@N: BN362 :"/home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/FPGA_Projects/Test_CPU/src/regfile.v":7:4:7:9|Removing sequential instance rf\[0\].dff\[1\].out (in view: work.cpu(verilog)) because it does not drive other instances.
@N: BN362 :"/home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/FPGA_Projects/Test_CPU/src/regfile.v":7:4:7:9|Removing sequential instance rf\[0\].dff\[0\].out (in view: work.cpu(verilog)) because it does not drive other instances.

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 324MB peak: 324MB)

@W: BN132 :"/home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/FPGA_Projects/Test_CPU/src/cpu.v":51:2:51:7|Removing instance cpu_instance.rf_wdata[2][1] because it is equivalent to instance cpu_instance.rf_wdata[2][0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/FPGA_Projects/Test_CPU/src/cpu.v":51:2:51:7|Removing instance cpu_instance.rf_wdata[2][2] because it is equivalent to instance cpu_instance.rf_wdata[2][0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/FPGA_Projects/Test_CPU/src/cpu.v":51:2:51:7|Removing instance cpu_instance.rf_wdata[2][3] because it is equivalent to instance cpu_instance.rf_wdata[2][0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/FPGA_Projects/Test_CPU/src/cpu.v":51:2:51:7|Removing instance cpu_instance.rf_wdata[1][1] because it is equivalent to instance cpu_instance.rf_wdata[1][0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/FPGA_Projects/Test_CPU/src/cpu.v":51:2:51:7|Removing instance cpu_instance.rf_wdata[1][2] because it is equivalent to instance cpu_instance.rf_wdata[1][0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/FPGA_Projects/Test_CPU/src/cpu.v":51:2:51:7|Removing instance cpu_instance.rf_wdata[1][3] because it is equivalent to instance cpu_instance.rf_wdata[1][0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/FPGA_Projects/Test_CPU/src/cpu.v":51:2:51:7|Removing instance cpu_instance.rf_wdata[3][1] because it is equivalent to instance cpu_instance.rf_wdata[3][0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/FPGA_Projects/Test_CPU/src/cpu.v":51:2:51:7|Removing instance cpu_instance.rf_wdata[3][2] because it is equivalent to instance cpu_instance.rf_wdata[3][0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/FPGA_Projects/Test_CPU/src/cpu.v":51:2:51:7|Removing instance cpu_instance.rf_wdata[3][3] because it is equivalent to instance cpu_instance.rf_wdata[3][0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/FPGA_Projects/Test_CPU/src/regfile.v":7:4:7:9|Removing instance cpu_instance.rf[12].dff[3].out because it is equivalent to instance cpu_instance.rf[12].dff[2].out. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/FPGA_Projects/Test_CPU/src/regfile.v":7:4:7:9|Removing instance cpu_instance.rf[12].dff[2].out because it is equivalent to instance cpu_instance.rf[12].dff[1].out. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/FPGA_Projects/Test_CPU/src/regfile.v":7:4:7:9|Removing instance cpu_instance.rf[12].dff[1].out because it is equivalent to instance cpu_instance.rf[12].dff[0].out. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/FPGA_Projects/Test_CPU/src/regfile.v":7:4:7:9|Removing instance cpu_instance.rf[13].dff[3].out because it is equivalent to instance cpu_instance.rf[13].dff[2].out. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/FPGA_Projects/Test_CPU/src/regfile.v":7:4:7:9|Removing instance cpu_instance.rf[13].dff[2].out because it is equivalent to instance cpu_instance.rf[13].dff[1].out. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/FPGA_Projects/Test_CPU/src/regfile.v":7:4:7:9|Removing instance cpu_instance.rf[13].dff[1].out because it is equivalent to instance cpu_instance.rf[13].dff[0].out. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/FPGA_Projects/Test_CPU/src/regfile.v":7:4:7:9|Removing instance cpu_instance.rf[14].dff[3].out because it is equivalent to instance cpu_instance.rf[14].dff[2].out. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/FPGA_Projects/Test_CPU/src/regfile.v":7:4:7:9|Removing instance cpu_instance.rf[14].dff[2].out because it is equivalent to instance cpu_instance.rf[14].dff[1].out. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/FPGA_Projects/Test_CPU/src/regfile.v":7:4:7:9|Removing instance cpu_instance.rf[14].dff[1].out because it is equivalent to instance cpu_instance.rf[14].dff[0].out. To keep the instance, apply constraint syn_preserve=1 on the instance.
@N: BN362 :"/home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/FPGA_Projects/Test_CPU/src/cpu.v":51:2:51:7|Removing sequential instance cpu_instance.rf_wdata\[3\][0] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"/home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/FPGA_Projects/Test_CPU/src/cpu.v":51:2:51:7|Removing sequential instance cpu_instance.rf_wdata\[3\][4] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"/home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/FPGA_Projects/Test_CPU/src/cpu.v":51:2:51:7|Removing sequential instance cpu_instance.rf_wdata\[3\][5] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"/home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/FPGA_Projects/Test_CPU/src/cpu.v":51:2:51:7|Removing sequential instance cpu_instance.rf_wdata\[3\][6] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"/home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/FPGA_Projects/Test_CPU/src/cpu.v":51:2:51:7|Removing sequential instance cpu_instance.rf_wdata\[3\][7] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"/home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/FPGA_Projects/Test_CPU/src/regfile.v":7:4:7:9|Removing sequential instance cpu_instance.rf\[12\].dff\[7\].out (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"/home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/FPGA_Projects/Test_CPU/src/regfile.v":7:4:7:9|Removing sequential instance cpu_instance.rf\[12\].dff\[6\].out (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"/home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/FPGA_Projects/Test_CPU/src/regfile.v":7:4:7:9|Removing sequential instance cpu_instance.rf\[12\].dff\[5\].out (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"/home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/FPGA_Projects/Test_CPU/src/regfile.v":7:4:7:9|Removing sequential instance cpu_instance.rf\[12\].dff\[4\].out (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"/home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/FPGA_Projects/Test_CPU/src/regfile.v":7:4:7:9|Removing sequential instance cpu_instance.rf\[12\].dff\[0\].out (in view: work.top(verilog)) because it does not drive other instances.

Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 324MB peak: 324MB)

@N: BN362 :"/home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/FPGA_Projects/Test_CPU/src/top.v":21:2:21:7|Removing sequential instance cpu_din[5] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"/home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/FPGA_Projects/Test_CPU/src/top.v":21:2:21:7|Removing sequential instance cpu_din[6] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"/home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/FPGA_Projects/Test_CPU/src/top.v":21:2:21:7|Removing sequential instance cpu_din[7] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"/home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/FPGA_Projects/Test_CPU/src/regfile.v":7:4:7:9|Removing sequential instance cpu_instance.rf\[13\].dff\[4\].out (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"/home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/FPGA_Projects/Test_CPU/src/cpu.v":51:2:51:7|Removing sequential instance cpu_instance.rf_wdata\[2\][4] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"/home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/FPGA_Projects/Test_CPU/src/regfile.v":7:4:7:9|Removing sequential instance cpu_instance.rf\[13\].dff\[0\].out (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"/home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/FPGA_Projects/Test_CPU/src/cpu.v":51:2:51:7|Removing sequential instance cpu_instance.rf_wdata\[2\][0] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"/home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/FPGA_Projects/Test_CPU/src/cpu.v":51:2:51:7|Removing sequential instance cpu_instance.rf_wdata\[1\][0] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"/home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/FPGA_Projects/Test_CPU/src/cpu.v":51:2:51:7|Removing sequential instance cpu_instance.rf_wdata\[1\][4] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"/home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/FPGA_Projects/Test_CPU/src/cpu.v":51:2:51:7|Removing sequential instance cpu_instance.rf_wdata\[1\][5] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"/home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/FPGA_Projects/Test_CPU/src/cpu.v":51:2:51:7|Removing sequential instance cpu_instance.rf_wdata\[1\][6] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"/home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/FPGA_Projects/Test_CPU/src/regfile.v":7:4:7:9|Removing sequential instance cpu_instance.rf\[14\].dff\[6\].out (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"/home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/FPGA_Projects/Test_CPU/src/regfile.v":7:4:7:9|Removing sequential instance cpu_instance.rf\[14\].dff\[5\].out (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"/home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/FPGA_Projects/Test_CPU/src/regfile.v":7:4:7:9|Removing sequential instance cpu_instance.rf\[14\].dff\[4\].out (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"/home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/FPGA_Projects/Test_CPU/src/regfile.v":7:4:7:9|Removing sequential instance cpu_instance.rf\[14\].dff\[0\].out (in view: work.top(verilog)) because it does not drive other instances.

Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 324MB peak: 324MB)

@W: BN132 :"/home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/FPGA_Projects/Test_CPU/src/cpu.v":51:2:51:7|Removing instance cpu_instance.rf_wdata[2][7] because it is equivalent to instance cpu_instance.rf_wdata[2][6]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/FPGA_Projects/Test_CPU/src/cpu.v":51:2:51:7|Removing instance cpu_instance.rf_wdata[2][6] because it is equivalent to instance cpu_instance.rf_wdata[2][5]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/FPGA_Projects/Test_CPU/src/regfile.v":7:4:7:9|Removing instance cpu_instance.rf[13].dff[7].out because it is equivalent to instance cpu_instance.rf[13].dff[6].out. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/FPGA_Projects/Test_CPU/src/regfile.v":7:4:7:9|Removing instance cpu_instance.rf[13].dff[6].out because it is equivalent to instance cpu_instance.rf[13].dff[5].out. To keep the instance, apply constraint syn_preserve=1 on the instance.

Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 324MB peak: 324MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 324MB peak: 324MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 324MB peak: 324MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 324MB peak: 324MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 324MB peak: 324MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -2.64ns		  45 /        43
   2		0h:00m:00s		    -2.64ns		  48 /        43

   3		0h:00m:00s		    -2.38ns		  50 /        43


   4		0h:00m:00s		    -2.38ns		  49 /        43

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 324MB peak: 324MB)

@N: FX164 |The option to pack registers in the IOB has not been specified. Please set syn_useioff attribute.  
@W:|Converting bidirection inout port to inpure port. Because it's a pure input port
@W:|Converting bidirection inout port to output port. Because it's a pure output port
@W:|Converting bidirection inout port to inpure port. Because it's a pure input port
@W:|Converting bidirection inout port to inpure port. Because it's a pure input port
@W:|Converting bidirection inout port to output port. Because it's a pure output port
@W:|Converting bidirection inout port to inpure port. Because it's a pure input port
@W:|Converting bidirection inout port to inpure port. Because it's a pure input port
@W:|Converting bidirection inout port to inpure port. Because it's a pure input port
@W:|Converting bidirection inout port to inpure port. Because it's a pure input port
@W:|Converting bidirection inout port to output port. Because it's a pure output port
@W:|Converting bidirection inout port to inpure port. Because it's a pure input port
@W:|Converting bidirection inout port to inpure port. Because it's a pure input port
@W:|Converting bidirection inout port to output port. Because it's a pure output port
@W:|Converting bidirection inout port to inpure port. Because it's a pure input port
@W:|Converting bidirection inout port to inpure port. Because it's a pure input port
@W:|Converting bidirection inout port to inpure port. Because it's a pure input port
@W:|Converting bidirection inout port to inpure port. Because it's a pure input port
@W:|Converting bidirection inout port to output port. Because it's a pure output port
@W:|Converting bidirection inout port to inpure port. Because it's a pure input port
@W:|Converting bidirection inout port to inpure port. Because it's a pure input port
@W:|Converting bidirection inout port to inpure port. Because it's a pure input port
@W:|Converting bidirection inout port to output port. Because it's a pure output port
@W:|Converting bidirection inout port to inpure port. Because it's a pure input port
@W:|Converting bidirection inout port to inpure port. Because it's a pure input port
@W:|Converting bidirection inout port to inpure port. Because it's a pure input port
@W:|Converting bidirection inout port to output port. Because it's a pure output port
@W:|Converting bidirection inout port to inpure port. Because it's a pure input port
@W:|Converting bidirection inout port to inpure port. Because it's a pure input port
@W:|Converting bidirection inout port to inpure port. Because it's a pure input port
@W:|Converting bidirection inout port to output port. Because it's a pure output port
@W:|Converting bidirection inout port to inpure port. Because it's a pure input port
@W:|Converting bidirection inout port to inpure port. Because it's a pure input port
@W:|Converting bidirection inout port to inpure port. Because it's a pure input port
@W:|Converting bidirection inout port to output port. Because it's a pure output port
@W:|Converting bidirection inout port to inpure port. Because it's a pure input port
@W:|Converting bidirection inout port to inpure port. Because it's a pure input port
@W:|Converting bidirection inout port to inpure port. Because it's a pure input port
@W:|Converting bidirection inout port to output port. Because it's a pure output port
@W:|Converting bidirection inout port to inpure port. Because it's a pure input port
@W:|Converting bidirection inout port to inpure port. Because it's a pure input port
@W:|Converting bidirection inout port to inpure port. Because it's a pure input port
@W:|Converting bidirection inout port to output port. Because it's a pure output port
@W:|Converting bidirection inout port to inpure port. Because it's a pure input port
@W:|Converting bidirection inout port to inpure port. Because it's a pure input port
@W:|Converting bidirection inout port to inpure port. Because it's a pure input port
@W:|Converting bidirection inout port to output port. Because it's a pure output port
@W:|Converting bidirection inout port to inpure port. Because it's a pure input port
@W:|Converting bidirection inout port to inpure port. Because it's a pure input port
@W:|Converting bidirection inout port to output port. Because it's a pure output port
@W:|Converting bidirection inout port to inpure port. Because it's a pure input port
@W:|Converting bidirection inout port to inpure port. Because it's a pure input port
@W:|Converting bidirection inout port to inpure port. Because it's a pure input port
@W:|Converting bidirection inout port to output port. Because it's a pure output port
@W:|Converting bidirection inout port to inpure port. Because it's a pure input port
@W:|Converting bidirection inout port to output port. Because it's a pure output port
@W:|Converting bidirection inout port to inpure port. Because it's a pure input port
@W:|Converting bidirection inout port to output port. Because it's a pure output port
@W:|Converting bidirection inout port to output port. Because it's a pure output port
@W:|Converting bidirection inout port to output port. Because it's a pure output port
@W:|Converting bidirection inout port to inpure port. Because it's a pure input port
@W:|Converting bidirection inout port to output port. Because it's a pure output port
@W:|Converting bidirection inout port to inpure port. Because it's a pure input port
@W:|Converting bidirection inout port to inpure port. Because it's a pure input port
@W:|Converting bidirection inout port to inpure port. Because it's a pure input port

Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 324MB peak: 324MB)


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 324MB peak: 324MB)

Writing Analyst data base /home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/FPGA_Projects/Test_CPU/impl/synthesize/rev_1/synwork/Test_CPU_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 324MB peak: 324MB)

Writing Verilog Simulation files

Writing scf file... (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 324MB peak: 324MB)

@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 

Finished Writing Verilog Simulation files (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 324MB peak: 324MB)


Start final timing analysis (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 324MB peak: 324MB)

@W: MT420 |Found inferred clock top|clk with period 10.00ns. Please declare a user-defined clock on port clk.


##### START OF TIMING REPORT #####[
# Timing report written on Thu Mar 26 07:27:15 2020
#


Top view:               top
Requested Frequency:    100.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -1.593

                   Requested     Estimated     Requested     Estimated                Clock        Clock                
Starting Clock     Frequency     Frequency     Period        Period        Slack      Type         Group                
------------------------------------------------------------------------------------------------------------------------
top|clk            100.0 MHz     86.3 MHz      10.000        11.593        -1.593     inferred     Autoconstr_clkgroup_0
System             100.0 MHz     866.6 MHz     10.000        1.154         8.846      system       system_clkgroup      
========================================================================================================================





Clock Relationships
*******************

Clocks             |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
----------------------------------------------------------------------------------------------------------
Starting  Ending   |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
----------------------------------------------------------------------------------------------------------
System    top|clk  |  10.000      8.846   |  No paths    -      |  No paths    -      |  No paths    -    
top|clk   System   |  10.000      8.612   |  No paths    -      |  No paths    -      |  No paths    -    
top|clk   top|clk  |  10.000      -1.593  |  No paths    -      |  No paths    -      |  No paths    -    
==========================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: top|clk
====================================



Starting Points with Worst Slack
********************************

                                       Starting                                         Arrival           
Instance                               Reference     Type     Pin     Net               Time        Slack 
                                       Clock                                                              
----------------------------------------------------------------------------------------------------------
cpu_instance.ir_addr[4]                top|clk       DFF      Q       ir_addr[4]        0.367       -1.593
cpu_instance.ir_addr[2]                top|clk       DFF      Q       ir_addr[2]        0.367       -1.526
cpu_instance.ir_addr[5]                top|clk       DFF      Q       ir_addr[5]        0.367       -1.316
cpu_instance.ir_addr[6]                top|clk       DFF      Q       ir_addr[6]        0.367       -1.120
cpu_instance.ir_addr[1]                top|clk       DFF      Q       ir_addr[1]        0.367       0.460 
cpu_instance.ir_addr[3]                top|clk       DFF      Q       ir_addr[3]        0.367       0.737 
cpu_instance.ir_addr[7]                top|clk       DFF      Q       ir_addr[7]        0.367       0.933 
cpu_instance.ir_addr[0]                top|clk       DFF      Q       ir_addr[0]        0.367       2.373 
cpu_instance.rf\[15\].dff\[0\].out     top|clk       DFFR     Q       fabvar_1[120]     0.367       2.604 
cpu_instance.rf\[15\].dff\[1\].out     top|clk       DFFR     Q       fabvar_1[121]     0.367       2.661 
==========================================================================================================


Ending Points with Worst Slack
******************************

                            Starting                                            Required           
Instance                    Reference     Type     Pin     Net                  Time         Slack 
                            Clock                                                                  
---------------------------------------------------------------------------------------------------
cpu_instance.address[3]     top|clk       DFF      D       un2_address_m[3]     9.867        -1.593
cpu_instance.address[7]     top|clk       DFF      D       un2_address_m[7]     9.867        -1.544
cpu_instance.address[2]     top|clk       DFF      D       un2_address_m[2]     9.867        -1.536
cpu_instance.address[1]     top|clk       DFF      D       un2_address_m[1]     9.867        -1.449
cpu_instance.address[0]     top|clk       DFF      D       un2_address_m[0]     9.867        -0.922
cpu_instance.address[6]     top|clk       DFFR     D       un2_address0[6]      9.867        -0.665
cpu_instance.address[5]     top|clk       DFFR     D       un2_address0[5]      9.867        -0.608
cpu_instance.address[4]     top|clk       DFFR     D       un2_address0[4]      9.867        -0.551
cpu_instance.dout[5]        top|clk       DFFR     D       N_51_i_0             9.867        1.093 
cpu_instance.dout[6]        top|clk       DFFR     D       N_49_i_0             9.867        1.093 
===================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      10.000
    - Setup time:                            0.133
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.867

    - Propagation time:                      11.460
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.593

    Number of logic level(s):                7
    Starting point:                          cpu_instance.ir_addr[4] / Q
    Ending point:                            cpu_instance.address[3] / D
    The start point is clocked by            top|clk [rising] on pin CLK
    The end   point is clocked by            top|clk [rising] on pin CLK

Instance / Net                                    Pin      Pin               Arrival     No. of    
Name                                     Type     Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------
cpu_instance.ir_addr[4]                  DFF      Q        Out     0.367     0.367       -         
ir_addr[4]                               Net      -        -       1.021     -           2         
G_14_1                                   LUT4     I1       In      -         1.388       -         
G_14_1                                   LUT4     F        Out     1.099     2.487       -         
G_14_1                                   Net      -        -       1.021     -           2         
G_14                                     LUT4     I0       In      -         3.508       -         
G_14                                     LUT4     F        Out     1.032     4.540       -         
N_79                                     Net      -        -       1.082     -           14        
cpu_instance.un2_address_0_cry_1_ns      LUT2     I0       In      -         5.622       -         
cpu_instance.un2_address_0_cry_1_ns      LUT2     F        Out     1.032     6.654       -         
un2_address_0_cry_1_ns                   Net      -        -       1.021     -           1         
cpu_instance.un2_address_0_cry_1_0_0     ALU      I1       In      -         7.675       -         
cpu_instance.un2_address_0_cry_1_0_0     ALU      COUT     Out     1.045     8.720       -         
un2_address_0_cry_1                      Net      -        -       0.000     -           1         
cpu_instance.un2_address_0_cry_2_0_0     ALU      CIN      In      -         8.720       -         
cpu_instance.un2_address_0_cry_2_0_0     ALU      COUT     Out     0.057     8.777       -         
un2_address_0_cry_2                      Net      -        -       0.000     -           1         
cpu_instance.un2_address_0_cry_3_0_0     ALU      CIN      In      -         8.777       -         
cpu_instance.un2_address_0_cry_3_0_0     ALU      SUM      Out     0.563     9.340       -         
un2_address0[3]                          Net      -        -       1.021     -           1         
cpu_instance.un2_address_m[3]            LUT3     I1       In      -         10.361      -         
cpu_instance.un2_address_m[3]            LUT3     F        Out     1.099     11.460      -         
un2_address_m[3]                         Net      -        -       0.000     -           1         
cpu_instance.address[3]                  DFF      D        In      -         11.460      -         
===================================================================================================
Total path delay (propagation time + setup) of 11.593 is 6.427(55.4%) logic and 5.166(44.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      10.000
    - Setup time:                            0.133
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.867

    - Propagation time:                      11.430
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.563

    Number of logic level(s):                8
    Starting point:                          cpu_instance.ir_addr[4] / Q
    Ending point:                            cpu_instance.address[3] / D
    The start point is clocked by            top|clk [rising] on pin CLK
    The end   point is clocked by            top|clk [rising] on pin CLK

Instance / Net                                     Pin      Pin               Arrival     No. of    
Name                                      Type     Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------
cpu_instance.ir_addr[4]                   DFF      Q        Out     0.367     0.367       -         
ir_addr[4]                                Net      -        -       1.021     -           2         
G_14_1                                    LUT4     I1       In      -         1.388       -         
G_14_1                                    LUT4     F        Out     1.099     2.487       -         
G_14_1                                    Net      -        -       1.021     -           2         
G_14                                      LUT4     I0       In      -         3.508       -         
G_14                                      LUT4     F        Out     1.032     4.540       -         
N_79                                      Net      -        -       1.082     -           14        
cpu_instance.un2_address_0_axb_0_lofx     LUT2     I0       In      -         5.622       -         
cpu_instance.un2_address_0_axb_0_lofx     LUT2     F        Out     1.032     6.654       -         
un2_address_0_axb_0_lofx                  Net      -        -       1.021     -           1         
cpu_instance.un2_address_0_cry_0_0_0      ALU      I0       In      -         7.675       -         
cpu_instance.un2_address_0_cry_0_0_0      ALU      COUT     Out     0.958     8.633       -         
un2_address_0_cry_0                       Net      -        -       0.000     -           1         
cpu_instance.un2_address_0_cry_1_0_0      ALU      CIN      In      -         8.633       -         
cpu_instance.un2_address_0_cry_1_0_0      ALU      COUT     Out     0.057     8.690       -         
un2_address_0_cry_1                       Net      -        -       0.000     -           1         
cpu_instance.un2_address_0_cry_2_0_0      ALU      CIN      In      -         8.690       -         
cpu_instance.un2_address_0_cry_2_0_0      ALU      COUT     Out     0.057     8.747       -         
un2_address_0_cry_2                       Net      -        -       0.000     -           1         
cpu_instance.un2_address_0_cry_3_0_0      ALU      CIN      In      -         8.747       -         
cpu_instance.un2_address_0_cry_3_0_0      ALU      SUM      Out     0.563     9.310       -         
un2_address0[3]                           Net      -        -       1.021     -           1         
cpu_instance.un2_address_m[3]             LUT3     I1       In      -         10.331      -         
cpu_instance.un2_address_m[3]             LUT3     F        Out     1.099     11.430      -         
un2_address_m[3]                          Net      -        -       0.000     -           1         
cpu_instance.address[3]                   DFF      D        In      -         11.430      -         
====================================================================================================
Total path delay (propagation time + setup) of 11.563 is 6.397(55.3%) logic and 5.166(44.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      10.000
    - Setup time:                            0.133
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.867

    - Propagation time:                      11.411
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.544

    Number of logic level(s):                11
    Starting point:                          cpu_instance.ir_addr[4] / Q
    Ending point:                            cpu_instance.address[7] / D
    The start point is clocked by            top|clk [rising] on pin CLK
    The end   point is clocked by            top|clk [rising] on pin CLK

Instance / Net                                    Pin      Pin               Arrival     No. of    
Name                                     Type     Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------
cpu_instance.ir_addr[4]                  DFF      Q        Out     0.367     0.367       -         
ir_addr[4]                               Net      -        -       1.021     -           2         
G_14_1                                   LUT4     I1       In      -         1.388       -         
G_14_1                                   LUT4     F        Out     1.099     2.487       -         
G_14_1                                   Net      -        -       1.021     -           2         
G_14                                     LUT4     I0       In      -         3.508       -         
G_14                                     LUT4     F        Out     1.032     4.540       -         
N_79                                     Net      -        -       1.082     -           14        
cpu_instance.un2_address_0_cry_1_ns      LUT2     I0       In      -         5.622       -         
cpu_instance.un2_address_0_cry_1_ns      LUT2     F        Out     1.032     6.654       -         
un2_address_0_cry_1_ns                   Net      -        -       1.021     -           1         
cpu_instance.un2_address_0_cry_1_0_0     ALU      I1       In      -         7.675       -         
cpu_instance.un2_address_0_cry_1_0_0     ALU      COUT     Out     1.045     8.720       -         
un2_address_0_cry_1                      Net      -        -       0.000     -           1         
cpu_instance.un2_address_0_cry_2_0_0     ALU      CIN      In      -         8.720       -         
cpu_instance.un2_address_0_cry_2_0_0     ALU      COUT     Out     0.057     8.777       -         
un2_address_0_cry_2                      Net      -        -       0.000     -           1         
cpu_instance.un2_address_0_cry_3_0_0     ALU      CIN      In      -         8.777       -         
cpu_instance.un2_address_0_cry_3_0_0     ALU      COUT     Out     0.057     8.834       -         
un2_address_0_cry_3                      Net      -        -       0.000     -           1         
cpu_instance.un2_address_0_cry_4_0       ALU      CIN      In      -         8.834       -         
cpu_instance.un2_address_0_cry_4_0       ALU      COUT     Out     0.057     8.891       -         
un2_address_0_cry_4                      Net      -        -       0.000     -           1         
cpu_instance.un2_address_0_cry_5_0       ALU      CIN      In      -         8.891       -         
cpu_instance.un2_address_0_cry_5_0       ALU      COUT     Out     0.057     8.948       -         
un2_address_0_cry_5                      Net      -        -       0.000     -           1         
cpu_instance.un2_address_0_cry_6_0       ALU      CIN      In      -         8.948       -         
cpu_instance.un2_address_0_cry_6_0       ALU      COUT     Out     0.057     9.005       -         
un2_address_0_cry_6                      Net      -        -       0.000     -           1         
cpu_instance.un2_address_0_s_7_0         ALU      CIN      In      -         9.005       -         
cpu_instance.un2_address_0_s_7_0         ALU      SUM      Out     0.563     9.568       -         
un2_address0[7]                          Net      -        -       1.021     -           1         
cpu_instance.un2_address_m[7]            LUT4     I2       In      -         10.589      -         
cpu_instance.un2_address_m[7]            LUT4     F        Out     0.822     11.411      -         
un2_address_m[7]                         Net      -        -       0.000     -           1         
cpu_instance.address[7]                  DFF      D        In      -         11.411      -         
===================================================================================================
Total path delay (propagation time + setup) of 11.544 is 6.378(55.2%) logic and 5.166(44.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      10.000
    - Setup time:                            0.133
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.867

    - Propagation time:                      11.403
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.536

    Number of logic level(s):                6
    Starting point:                          cpu_instance.ir_addr[4] / Q
    Ending point:                            cpu_instance.address[3] / D
    The start point is clocked by            top|clk [rising] on pin CLK
    The end   point is clocked by            top|clk [rising] on pin CLK

Instance / Net                                    Pin      Pin               Arrival     No. of    
Name                                     Type     Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------
cpu_instance.ir_addr[4]                  DFF      Q        Out     0.367     0.367       -         
ir_addr[4]                               Net      -        -       1.021     -           2         
G_14_1                                   LUT4     I1       In      -         1.388       -         
G_14_1                                   LUT4     F        Out     1.099     2.487       -         
G_14_1                                   Net      -        -       1.021     -           2         
G_14                                     LUT4     I0       In      -         3.508       -         
G_14                                     LUT4     F        Out     1.032     4.540       -         
N_79                                     Net      -        -       1.082     -           14        
cpu_instance.un2_address_0_cry_2_ns      LUT2     I0       In      -         5.622       -         
cpu_instance.un2_address_0_cry_2_ns      LUT2     F        Out     1.032     6.654       -         
un2_address_0_cry_2_ns                   Net      -        -       1.021     -           1         
cpu_instance.un2_address_0_cry_2_0_0     ALU      I1       In      -         7.675       -         
cpu_instance.un2_address_0_cry_2_0_0     ALU      COUT     Out     1.045     8.720       -         
un2_address_0_cry_2                      Net      -        -       0.000     -           1         
cpu_instance.un2_address_0_cry_3_0_0     ALU      CIN      In      -         8.720       -         
cpu_instance.un2_address_0_cry_3_0_0     ALU      SUM      Out     0.563     9.283       -         
un2_address0[3]                          Net      -        -       1.021     -           1         
cpu_instance.un2_address_m[3]            LUT3     I1       In      -         10.304      -         
cpu_instance.un2_address_m[3]            LUT3     F        Out     1.099     11.403      -         
un2_address_m[3]                         Net      -        -       0.000     -           1         
cpu_instance.address[3]                  DFF      D        In      -         11.403      -         
===================================================================================================
Total path delay (propagation time + setup) of 11.536 is 6.370(55.2%) logic and 5.166(44.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      10.000
    - Setup time:                            0.133
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.867

    - Propagation time:                      11.403
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.536

    Number of logic level(s):                6
    Starting point:                          cpu_instance.ir_addr[4] / Q
    Ending point:                            cpu_instance.address[2] / D
    The start point is clocked by            top|clk [rising] on pin CLK
    The end   point is clocked by            top|clk [rising] on pin CLK

Instance / Net                                    Pin      Pin               Arrival     No. of    
Name                                     Type     Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------
cpu_instance.ir_addr[4]                  DFF      Q        Out     0.367     0.367       -         
ir_addr[4]                               Net      -        -       1.021     -           2         
G_14_1                                   LUT4     I1       In      -         1.388       -         
G_14_1                                   LUT4     F        Out     1.099     2.487       -         
G_14_1                                   Net      -        -       1.021     -           2         
G_14                                     LUT4     I0       In      -         3.508       -         
G_14                                     LUT4     F        Out     1.032     4.540       -         
N_79                                     Net      -        -       1.082     -           14        
cpu_instance.un2_address_0_cry_1_ns      LUT2     I0       In      -         5.622       -         
cpu_instance.un2_address_0_cry_1_ns      LUT2     F        Out     1.032     6.654       -         
un2_address_0_cry_1_ns                   Net      -        -       1.021     -           1         
cpu_instance.un2_address_0_cry_1_0_0     ALU      I1       In      -         7.675       -         
cpu_instance.un2_address_0_cry_1_0_0     ALU      COUT     Out     1.045     8.720       -         
un2_address_0_cry_1                      Net      -        -       0.000     -           1         
cpu_instance.un2_address_0_cry_2_0_0     ALU      CIN      In      -         8.720       -         
cpu_instance.un2_address_0_cry_2_0_0     ALU      SUM      Out     0.563     9.283       -         
un2_address0[2]                          Net      -        -       1.021     -           1         
cpu_instance.un2_address_m[2]            LUT3     I1       In      -         10.304      -         
cpu_instance.un2_address_m[2]            LUT3     F        Out     1.099     11.403      -         
un2_address_m[2]                         Net      -        -       0.000     -           1         
cpu_instance.address[2]                  DFF      D        In      -         11.403      -         
===================================================================================================
Total path delay (propagation time + setup) of 11.536 is 6.370(55.2%) logic and 5.166(44.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: System
====================================



Starting Points with Worst Slack
********************************

                              Starting                                        Arrival          
Instance                      Reference     Type     Pin     Net              Time        Slack
                              Clock                                                            
-----------------------------------------------------------------------------------------------
cpu_instance.ir_addr_i[1]     System        INV      O       ir_addr_i[1]     0.000       8.846
===============================================================================================


Ending Points with Worst Slack
******************************

                       Starting                                          Required          
Instance               Reference     Type     Pin       Net              Time         Slack
                       Clock                                                               
-------------------------------------------------------------------------------------------
cpu_instance.write     System        DFFR     RESET     ir_addr_i[1]     9.867        8.846
===========================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      10.000
    - Setup time:                            0.133
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.867

    - Propagation time:                      1.021
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 8.846

    Number of logic level(s):                0
    Starting point:                          cpu_instance.ir_addr_i[1] / O
    Ending point:                            cpu_instance.write / RESET
    The start point is clocked by            System [rising]
    The end   point is clocked by            top|clk [rising] on pin CLK

Instance / Net                         Pin       Pin               Arrival     No. of    
Name                          Type     Name      Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------
cpu_instance.ir_addr_i[1]     INV      O         Out     0.000     0.000       -         
ir_addr_i[1]                  Net      -         -       1.021     -           1         
cpu_instance.write            DFFR     RESET     In      -         1.021       -         
=========================================================================================
Total path delay (propagation time + setup) of 1.154 is 0.133(11.5%) logic and 1.021(88.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied

Finished final timing analysis (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 324MB peak: 324MB)


Finished timing report (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 324MB peak: 324MB)

---------------------------------------
Resource Usage Report for top 

Mapping to part: gw1n_1qfn48-6
Cell usage:
ALU             8 uses
DFF             13 uses
DFFE            5 uses
DFFR            25 uses
GSR             1 use
INV             1 use
MUX2_LUT5       1 use
LUT2            19 uses
LUT3            14 uses
LUT4            13 uses

I/O ports: 6
I/O primitives: 5
IBUF           2 uses
OBUF           3 uses

I/O Register bits:                  0
Register bits not including I/Os:   43 of 864 (4%)
Total load per clock:
   top|clk: 43

@S |Mapping Summary:
Total  LUTs: 46 (3%)

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 324MB peak: 324MB)

Process took 0h:00m:03s realtime, 0h:00m:03s cputime
# Thu Mar 26 07:27:15 2020

###########################################################]
