/********************************************************************************
 * Broadcom Proprietary and Confidential. (c)2016 Broadcom. All rights reserved.
 *
 * This program is the proprietary software of Broadcom and/or its
 * licensors, and may only be used, duplicated, modified or distributed pursuant
 * to the terms and conditions of a separate, written license agreement executed
 * between you and Broadcom (an "Authorized License").  Except as set forth in
 * an Authorized License, Broadcom grants no license (express or implied), right
 * to use, or waiver of any kind with respect to the Software, and Broadcom
 * expressly reserves all rights in and to the Software and all intellectual
 * property rights therein.  IF YOU HAVE NO AUTHORIZED LICENSE, THEN YOU
 * HAVE NO RIGHT TO USE THIS SOFTWARE IN ANY WAY, AND SHOULD IMMEDIATELY
 * NOTIFY BROADCOM AND DISCONTINUE ALL USE OF THE SOFTWARE.
 *
 * Except as expressly set forth in the Authorized License,
 *
 * 1. This program, including its structure, sequence and organization,
 *    constitutes the valuable trade secrets of Broadcom, and you shall use all
 *    reasonable efforts to protect the confidentiality thereof, and to use
 *    this information only in connection with your use of Broadcom integrated
 *    circuit products.
 *
 * 2. TO THE MAXIMUM EXTENT PERMITTED BY LAW, THE SOFTWARE IS PROVIDED "AS IS"
 *    AND WITH ALL FAULTS AND BROADCOM MAKES NO PROMISES, REPRESENTATIONS OR
 *    WARRANTIES, EITHER EXPRESS, IMPLIED, STATUTORY, OR OTHERWISE, WITH RESPECT
 *    TO THE SOFTWARE.  BROADCOM SPECIFICALLY DISCLAIMS ANY AND ALL IMPLIED
 *    WARRANTIES OF TITLE, MERCHANTABILITY, NONINFRINGEMENT, FITNESS FOR A
 *    PARTICULAR PURPOSE, LACK OF VIRUSES, ACCURACY OR COMPLETENESS, QUIET
 *    ENJOYMENT, QUIET POSSESSION OR CORRESPONDENCE TO DESCRIPTION. YOU ASSUME
 *    THE ENTIRE RISK ARISING OUT OF USE OR PERFORMANCE OF THE SOFTWARE.
 *
 * 3. TO THE MAXIMUM EXTENT PERMITTED BY LAW, IN NO EVENT SHALL BROADCOM OR ITS
 *    LICENSORS BE LIABLE FOR (i) CONSEQUENTIAL, INCIDENTAL, SPECIAL, INDIRECT,
 *    OR EXEMPLARY DAMAGES WHATSOEVER ARISING OUT OF OR IN ANY WAY RELATING TO
 *    YOUR USE OF OR INABILITY TO USE THE SOFTWARE EVEN IF BROADCOM HAS BEEN
 *    ADVISED OF THE POSSIBILITY OF SUCH DAMAGES; OR (ii) ANY AMOUNT IN EXCESS
 *    OF THE AMOUNT ACTUALLY PAID FOR THE SOFTWARE ITSELF OR U.S. $1, WHICHEVER
 *    IS GREATER. THESE LIMITATIONS SHALL APPLY NOTWITHSTANDING ANY FAILURE OF
 *    ESSENTIAL PURPOSE OF ANY LIMITED REMEDY.
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 * The launch point for all information concerning RDB is found at:
 *   http://bcgbu.broadcom.com/RDB/SitePages/Home.aspx
 *
 * Date:           Generated on               Mon Sep 12 14:24:34 2016
 *                 Full Compile MD5 Checksum  2d2ed423991a1e4e4d03ca98bc390b2c
 *                     (minus title and desc)
 *                 MD5 Checksum               8cad5c3953d7e5df4439153720b00628
 *
 * lock_release:   r_1099
 * Compiled with:  RDB Utility                combo_header.pl
 *                 RDB.pm                     1119
 *                 unknown                    unknown
 *                 Perl Interpreter           5.014001
 *                 Operating System           linux
 *                 Script Source              /home/pntruong/sbin/combo_header.pl
 *                 DVTSWVER                   n/a
 *
 *
********************************************************************************/

#ifndef BCHP_VICE_ILF_0_0_H__
#define BCHP_VICE_ILF_0_0_H__

/***************************************************************************
 *VICE_ILF_0_0 - De-Blocking Registers
 ***************************************************************************/
#define BCHP_VICE_ILF_0_0_FW_CONTROL             0x01500800 /* [WO][32] ILF Write Action control */
#define BCHP_VICE_ILF_0_0_CONFIG                 0x01500804 /* [CFG][32] ILF config */
#define BCHP_VICE_ILF_0_0_PICTURE_SIZE           0x01500808 /* [CFG][32] Current picture size */
#define BCHP_VICE_ILF_0_0_DBLK_FILTEROFFSET      0x0150080c /* [CFG][32] AVC/HEVC DBLK Filter Offset */
#define BCHP_VICE_ILF_0_0_LUMA_BUF_BASE          0x01500810 /* [CFG][64] ILF Luma Buffer Base Address */
#define BCHP_VICE_ILF_0_0_CHROMA_BUF_BASE        0x01500818 /* [CFG][64] ILF Chroma Buffer Base Address */
#define BCHP_VICE_ILF_0_0_LUMA_BUF_NMBY          0x01500820 /* [CFG][32] ILF Luma Buffer DRAM Mapping */
#define BCHP_VICE_ILF_0_0_CHROMA_BUF_NMBY        0x01500824 /* [CFG][32] ILF Chroma Buffer DRAM Mapping */
#define BCHP_VICE_ILF_0_0_CRC_SEED               0x01500828 /* [CFG][32] ILF CRC SEED register */
#define BCHP_VICE_ILF_0_0_DEBUG_DBLK             0x0150082c /* [CFG][32] DBLK FILTER DEBUG register */
#define BCHP_VICE_ILF_0_0_SCRATCH                0x01500830 /* [CFG][32] ILF scratch register */
#define BCHP_VICE_ILF_0_0_ERR_ENABLE             0x01500834 /* [CFG][32] ILF Error Status Enable register */
#define BCHP_VICE_ILF_0_0_ERR_CLEAR              0x01500838 /* [WO][32] ILF Error Status Clear register */
#define BCHP_VICE_ILF_0_0_REF_ADJ_TABLE          0x015008b0 /* [CFG][32] VP9 Reference Adjust Block Filter Level */
#define BCHP_VICE_ILF_0_0_MODE_ADJ_TABLE         0x015008b4 /* [CFG][32] VP9 Mode Adjust Block Filter Level */
#define BCHP_VICE_ILF_0_0_VP9_CONFIG             0x015008b8 /* [CFG][32] VP9 Configuration Registers */
#define BCHP_VICE_ILF_0_0_STATUS                 0x01500900 /* [RO][32] ILF status */
#define BCHP_VICE_ILF_0_0_CRC_CHKSUM_Y           0x01500904 /* [RO][32] ILF Luma CRC/Checksum result register */
#define BCHP_VICE_ILF_0_0_CRC_CHKSUM_CB          0x01500908 /* [RO][32] ILF Chroma (Cb) CRC/Checksum result register */
#define BCHP_VICE_ILF_0_0_CRC_CHKSUM_CR          0x0150090c /* [RO][32] ILF Chroma (Cr) CRC/Checksum result register */
#define BCHP_VICE_ILF_0_0_DBG_STATUS0            0x01500910 /* [RO][32] ILF Status Register0 for debugging purpose */
#define BCHP_VICE_ILF_0_0_DBG_STATUS1            0x01500914 /* [RO][32] ILF Status Register1 for debugging purpose */
#define BCHP_VICE_ILF_0_0_DBG_STATUS2            0x01500918 /* [RO][32] ILF Status Register2 for debugging purpose */
#define BCHP_VICE_ILF_0_0_DINO_XQ_DEBUG          0x0150091c /* [RO][32] ILF DINO XQ debug register */
#define BCHP_VICE_ILF_0_0_DINO_CABAC_DEBUG       0x01500920 /* [RO][32] ILF DINO CABAC debug register */
#define BCHP_VICE_ILF_0_0_ERR_STATUS             0x01500924 /* [RO][32] ILF Error Status register */

/***************************************************************************
 *FW_CONTROL - ILF Write Action control
 ***************************************************************************/
/* VICE_ILF_0_0 :: FW_CONTROL :: reserved0 [31:01] */
#define BCHP_VICE_ILF_0_0_FW_CONTROL_reserved0_MASK                0xfffffffe
#define BCHP_VICE_ILF_0_0_FW_CONTROL_reserved0_SHIFT               1

/* VICE_ILF_0_0 :: FW_CONTROL :: DONE_WR_REG [00:00] */
#define BCHP_VICE_ILF_0_0_FW_CONTROL_DONE_WR_REG_MASK              0x00000001
#define BCHP_VICE_ILF_0_0_FW_CONTROL_DONE_WR_REG_SHIFT             0
#define BCHP_VICE_ILF_0_0_FW_CONTROL_DONE_WR_REG_DEFAULT           0x00000000
#define BCHP_VICE_ILF_0_0_FW_CONTROL_DONE_WR_REG_NULL              0
#define BCHP_VICE_ILF_0_0_FW_CONTROL_DONE_WR_REG_DONE              1

/***************************************************************************
 *CONFIG - ILF config
 ***************************************************************************/
/* VICE_ILF_0_0 :: CONFIG :: AUTO_SHUTOFF [31:31] */
#define BCHP_VICE_ILF_0_0_CONFIG_AUTO_SHUTOFF_MASK                 0x80000000
#define BCHP_VICE_ILF_0_0_CONFIG_AUTO_SHUTOFF_SHIFT                31
#define BCHP_VICE_ILF_0_0_CONFIG_AUTO_SHUTOFF_DEFAULT              0x00000001
#define BCHP_VICE_ILF_0_0_CONFIG_AUTO_SHUTOFF_DISABLE              0
#define BCHP_VICE_ILF_0_0_CONFIG_AUTO_SHUTOFF_ENABLE               1

/* VICE_ILF_0_0 :: CONFIG :: AUTO_SHUTOFF_SCB [30:30] */
#define BCHP_VICE_ILF_0_0_CONFIG_AUTO_SHUTOFF_SCB_MASK             0x40000000
#define BCHP_VICE_ILF_0_0_CONFIG_AUTO_SHUTOFF_SCB_SHIFT            30
#define BCHP_VICE_ILF_0_0_CONFIG_AUTO_SHUTOFF_SCB_DEFAULT          0x00000001
#define BCHP_VICE_ILF_0_0_CONFIG_AUTO_SHUTOFF_SCB_DISABLE          0
#define BCHP_VICE_ILF_0_0_CONFIG_AUTO_SHUTOFF_SCB_ENABLE           1

/* VICE_ILF_0_0 :: CONFIG :: reserved0 [29:29] */
#define BCHP_VICE_ILF_0_0_CONFIG_reserved0_MASK                    0x20000000
#define BCHP_VICE_ILF_0_0_CONFIG_reserved0_SHIFT                   29

/* VICE_ILF_0_0 :: CONFIG :: DROP_PICTURE [28:28] */
#define BCHP_VICE_ILF_0_0_CONFIG_DROP_PICTURE_MASK                 0x10000000
#define BCHP_VICE_ILF_0_0_CONFIG_DROP_PICTURE_SHIFT                28
#define BCHP_VICE_ILF_0_0_CONFIG_DROP_PICTURE_DEFAULT              0x00000000
#define BCHP_VICE_ILF_0_0_CONFIG_DROP_PICTURE_DISABLE              0
#define BCHP_VICE_ILF_0_0_CONFIG_DROP_PICTURE_ENABLE               1

/* VICE_ILF_0_0 :: CONFIG :: AVERAGE_QP [27:27] */
#define BCHP_VICE_ILF_0_0_CONFIG_AVERAGE_QP_MASK                   0x08000000
#define BCHP_VICE_ILF_0_0_CONFIG_AVERAGE_QP_SHIFT                  27
#define BCHP_VICE_ILF_0_0_CONFIG_AVERAGE_QP_DEFAULT                0x00000000
#define BCHP_VICE_ILF_0_0_CONFIG_AVERAGE_QP_DISABLE                0
#define BCHP_VICE_ILF_0_0_CONFIG_AVERAGE_QP_ENABLE                 1

/* VICE_ILF_0_0 :: CONFIG :: reserved1 [26:25] */
#define BCHP_VICE_ILF_0_0_CONFIG_reserved1_MASK                    0x06000000
#define BCHP_VICE_ILF_0_0_CONFIG_reserved1_SHIFT                   25

/* VICE_ILF_0_0 :: CONFIG :: SAO_TYPE5 [24:24] */
#define BCHP_VICE_ILF_0_0_CONFIG_SAO_TYPE5_MASK                    0x01000000
#define BCHP_VICE_ILF_0_0_CONFIG_SAO_TYPE5_SHIFT                   24
#define BCHP_VICE_ILF_0_0_CONFIG_SAO_TYPE5_DEFAULT                 0x00000001
#define BCHP_VICE_ILF_0_0_CONFIG_SAO_TYPE5_DISABLE                 0
#define BCHP_VICE_ILF_0_0_CONFIG_SAO_TYPE5_ENABLE                  1

/* VICE_ILF_0_0 :: CONFIG :: SAO_TYPE4 [23:23] */
#define BCHP_VICE_ILF_0_0_CONFIG_SAO_TYPE4_MASK                    0x00800000
#define BCHP_VICE_ILF_0_0_CONFIG_SAO_TYPE4_SHIFT                   23
#define BCHP_VICE_ILF_0_0_CONFIG_SAO_TYPE4_DEFAULT                 0x00000001
#define BCHP_VICE_ILF_0_0_CONFIG_SAO_TYPE4_DISABLE                 0
#define BCHP_VICE_ILF_0_0_CONFIG_SAO_TYPE4_ENABLE                  1

/* VICE_ILF_0_0 :: CONFIG :: SAO_TYPE3 [22:22] */
#define BCHP_VICE_ILF_0_0_CONFIG_SAO_TYPE3_MASK                    0x00400000
#define BCHP_VICE_ILF_0_0_CONFIG_SAO_TYPE3_SHIFT                   22
#define BCHP_VICE_ILF_0_0_CONFIG_SAO_TYPE3_DEFAULT                 0x00000001
#define BCHP_VICE_ILF_0_0_CONFIG_SAO_TYPE3_DISABLE                 0
#define BCHP_VICE_ILF_0_0_CONFIG_SAO_TYPE3_ENABLE                  1

/* VICE_ILF_0_0 :: CONFIG :: SAO_TYPE2 [21:21] */
#define BCHP_VICE_ILF_0_0_CONFIG_SAO_TYPE2_MASK                    0x00200000
#define BCHP_VICE_ILF_0_0_CONFIG_SAO_TYPE2_SHIFT                   21
#define BCHP_VICE_ILF_0_0_CONFIG_SAO_TYPE2_DEFAULT                 0x00000001
#define BCHP_VICE_ILF_0_0_CONFIG_SAO_TYPE2_DISABLE                 0
#define BCHP_VICE_ILF_0_0_CONFIG_SAO_TYPE2_ENABLE                  1

/* VICE_ILF_0_0 :: CONFIG :: SAO_TYPE1 [20:20] */
#define BCHP_VICE_ILF_0_0_CONFIG_SAO_TYPE1_MASK                    0x00100000
#define BCHP_VICE_ILF_0_0_CONFIG_SAO_TYPE1_SHIFT                   20
#define BCHP_VICE_ILF_0_0_CONFIG_SAO_TYPE1_DEFAULT                 0x00000001
#define BCHP_VICE_ILF_0_0_CONFIG_SAO_TYPE1_DISABLE                 0
#define BCHP_VICE_ILF_0_0_CONFIG_SAO_TYPE1_ENABLE                  1

/* VICE_ILF_0_0 :: CONFIG :: CHROMA_SAO_FILTER [19:19] */
#define BCHP_VICE_ILF_0_0_CONFIG_CHROMA_SAO_FILTER_MASK            0x00080000
#define BCHP_VICE_ILF_0_0_CONFIG_CHROMA_SAO_FILTER_SHIFT           19
#define BCHP_VICE_ILF_0_0_CONFIG_CHROMA_SAO_FILTER_DEFAULT         0x00000001
#define BCHP_VICE_ILF_0_0_CONFIG_CHROMA_SAO_FILTER_DISABLE         0
#define BCHP_VICE_ILF_0_0_CONFIG_CHROMA_SAO_FILTER_ENABLE          1

/* VICE_ILF_0_0 :: CONFIG :: LUMA_SAO_FILTER [18:18] */
#define BCHP_VICE_ILF_0_0_CONFIG_LUMA_SAO_FILTER_MASK              0x00040000
#define BCHP_VICE_ILF_0_0_CONFIG_LUMA_SAO_FILTER_SHIFT             18
#define BCHP_VICE_ILF_0_0_CONFIG_LUMA_SAO_FILTER_DEFAULT           0x00000001
#define BCHP_VICE_ILF_0_0_CONFIG_LUMA_SAO_FILTER_DISABLE           0
#define BCHP_VICE_ILF_0_0_CONFIG_LUMA_SAO_FILTER_ENABLE            1

/* VICE_ILF_0_0 :: CONFIG :: DEBLOCK_FILTER [17:17] */
#define BCHP_VICE_ILF_0_0_CONFIG_DEBLOCK_FILTER_MASK               0x00020000
#define BCHP_VICE_ILF_0_0_CONFIG_DEBLOCK_FILTER_SHIFT              17
#define BCHP_VICE_ILF_0_0_CONFIG_DEBLOCK_FILTER_DEFAULT            0x00000001
#define BCHP_VICE_ILF_0_0_CONFIG_DEBLOCK_FILTER_DISABLE            0
#define BCHP_VICE_ILF_0_0_CONFIG_DEBLOCK_FILTER_ENABLE             1

/* VICE_ILF_0_0 :: CONFIG :: FILTER_ACROSS_SLICE [16:16] */
#define BCHP_VICE_ILF_0_0_CONFIG_FILTER_ACROSS_SLICE_MASK          0x00010000
#define BCHP_VICE_ILF_0_0_CONFIG_FILTER_ACROSS_SLICE_SHIFT         16
#define BCHP_VICE_ILF_0_0_CONFIG_FILTER_ACROSS_SLICE_DEFAULT       0x00000000
#define BCHP_VICE_ILF_0_0_CONFIG_FILTER_ACROSS_SLICE_DISABLE       0
#define BCHP_VICE_ILF_0_0_CONFIG_FILTER_ACROSS_SLICE_ENABLE        1

/* VICE_ILF_0_0 :: CONFIG :: FILTER_PCM [15:15] */
#define BCHP_VICE_ILF_0_0_CONFIG_FILTER_PCM_MASK                   0x00008000
#define BCHP_VICE_ILF_0_0_CONFIG_FILTER_PCM_SHIFT                  15
#define BCHP_VICE_ILF_0_0_CONFIG_FILTER_PCM_DEFAULT                0x00000000
#define BCHP_VICE_ILF_0_0_CONFIG_FILTER_PCM_DISABLE                0
#define BCHP_VICE_ILF_0_0_CONFIG_FILTER_PCM_ENABLE                 1

/* VICE_ILF_0_0 :: CONFIG :: ENABLE_32PIXEL_WIDE_BURST [14:14] */
#define BCHP_VICE_ILF_0_0_CONFIG_ENABLE_32PIXEL_WIDE_BURST_MASK    0x00004000
#define BCHP_VICE_ILF_0_0_CONFIG_ENABLE_32PIXEL_WIDE_BURST_SHIFT   14
#define BCHP_VICE_ILF_0_0_CONFIG_ENABLE_32PIXEL_WIDE_BURST_DEFAULT 0x00000001
#define BCHP_VICE_ILF_0_0_CONFIG_ENABLE_32PIXEL_WIDE_BURST_DISABLE 0
#define BCHP_VICE_ILF_0_0_CONFIG_ENABLE_32PIXEL_WIDE_BURST_ENABLE  1

/* VICE_ILF_0_0 :: CONFIG :: CRC_CHKSUM_MODE [13:12] */
#define BCHP_VICE_ILF_0_0_CONFIG_CRC_CHKSUM_MODE_MASK              0x00003000
#define BCHP_VICE_ILF_0_0_CONFIG_CRC_CHKSUM_MODE_SHIFT             12
#define BCHP_VICE_ILF_0_0_CONFIG_CRC_CHKSUM_MODE_DEFAULT           0x00000000
#define BCHP_VICE_ILF_0_0_CONFIG_CRC_CHKSUM_MODE_DISABLED          0
#define BCHP_VICE_ILF_0_0_CONFIG_CRC_CHKSUM_MODE_CRC_MODE          1
#define BCHP_VICE_ILF_0_0_CONFIG_CRC_CHKSUM_MODE_CHKSUM_MODE       2

/* VICE_ILF_0_0 :: CONFIG :: STORE_REF_PIC [11:11] */
#define BCHP_VICE_ILF_0_0_CONFIG_STORE_REF_PIC_MASK                0x00000800
#define BCHP_VICE_ILF_0_0_CONFIG_STORE_REF_PIC_SHIFT               11
#define BCHP_VICE_ILF_0_0_CONFIG_STORE_REF_PIC_DEFAULT             0x00000001
#define BCHP_VICE_ILF_0_0_CONFIG_STORE_REF_PIC_DISABLE             0
#define BCHP_VICE_ILF_0_0_CONFIG_STORE_REF_PIC_ENABLE              1

/* VICE_ILF_0_0 :: CONFIG :: DRAM_STRIPE_WIDTH [10:10] */
#define BCHP_VICE_ILF_0_0_CONFIG_DRAM_STRIPE_WIDTH_MASK            0x00000400
#define BCHP_VICE_ILF_0_0_CONFIG_DRAM_STRIPE_WIDTH_SHIFT           10
#define BCHP_VICE_ILF_0_0_CONFIG_DRAM_STRIPE_WIDTH_DEFAULT         0x00000001
#define BCHP_VICE_ILF_0_0_CONFIG_DRAM_STRIPE_WIDTH_BYTES_256       0
#define BCHP_VICE_ILF_0_0_CONFIG_DRAM_STRIPE_WIDTH_BYTES_128       1

/* VICE_ILF_0_0 :: CONFIG :: reserved2 [09:08] */
#define BCHP_VICE_ILF_0_0_CONFIG_reserved2_MASK                    0x00000300
#define BCHP_VICE_ILF_0_0_CONFIG_reserved2_SHIFT                   8

/* VICE_ILF_0_0 :: CONFIG :: PIC_TYPE [07:06] */
#define BCHP_VICE_ILF_0_0_CONFIG_PIC_TYPE_MASK                     0x000000c0
#define BCHP_VICE_ILF_0_0_CONFIG_PIC_TYPE_SHIFT                    6
#define BCHP_VICE_ILF_0_0_CONFIG_PIC_TYPE_DEFAULT                  0x00000000
#define BCHP_VICE_ILF_0_0_CONFIG_PIC_TYPE_I                        0
#define BCHP_VICE_ILF_0_0_CONFIG_PIC_TYPE_P                        1
#define BCHP_VICE_ILF_0_0_CONFIG_PIC_TYPE_B                        2

/* VICE_ILF_0_0 :: CONFIG :: CURR_PIC_FIELD_FRAME [05:05] */
#define BCHP_VICE_ILF_0_0_CONFIG_CURR_PIC_FIELD_FRAME_MASK         0x00000020
#define BCHP_VICE_ILF_0_0_CONFIG_CURR_PIC_FIELD_FRAME_SHIFT        5
#define BCHP_VICE_ILF_0_0_CONFIG_CURR_PIC_FIELD_FRAME_DEFAULT      0x00000000
#define BCHP_VICE_ILF_0_0_CONFIG_CURR_PIC_FIELD_FRAME_FIELD        1
#define BCHP_VICE_ILF_0_0_CONFIG_CURR_PIC_FIELD_FRAME_FRAME        0

/* VICE_ILF_0_0 :: CONFIG :: CURR_PIC_FIELD_POLARITY [04:04] */
#define BCHP_VICE_ILF_0_0_CONFIG_CURR_PIC_FIELD_POLARITY_MASK      0x00000010
#define BCHP_VICE_ILF_0_0_CONFIG_CURR_PIC_FIELD_POLARITY_SHIFT     4
#define BCHP_VICE_ILF_0_0_CONFIG_CURR_PIC_FIELD_POLARITY_DEFAULT   0x00000000
#define BCHP_VICE_ILF_0_0_CONFIG_CURR_PIC_FIELD_POLARITY_TOP       0
#define BCHP_VICE_ILF_0_0_CONFIG_CURR_PIC_FIELD_POLARITY_BOTTOM    1

/* VICE_ILF_0_0 :: CONFIG :: reserved3 [03:02] */
#define BCHP_VICE_ILF_0_0_CONFIG_reserved3_MASK                    0x0000000c
#define BCHP_VICE_ILF_0_0_CONFIG_reserved3_SHIFT                   2

/* VICE_ILF_0_0 :: CONFIG :: CODEC [01:00] */
#define BCHP_VICE_ILF_0_0_CONFIG_CODEC_MASK                        0x00000003
#define BCHP_VICE_ILF_0_0_CONFIG_CODEC_SHIFT                       0
#define BCHP_VICE_ILF_0_0_CONFIG_CODEC_DEFAULT                     0x00000000
#define BCHP_VICE_ILF_0_0_CONFIG_CODEC_HEVC                        0
#define BCHP_VICE_ILF_0_0_CONFIG_CODEC_AVC                         1
#define BCHP_VICE_ILF_0_0_CONFIG_CODEC_MPEG2                       2
#define BCHP_VICE_ILF_0_0_CONFIG_CODEC_VP9                         3

/***************************************************************************
 *PICTURE_SIZE - Current picture size
 ***************************************************************************/
/* VICE_ILF_0_0 :: PICTURE_SIZE :: reserved0 [31:26] */
#define BCHP_VICE_ILF_0_0_PICTURE_SIZE_reserved0_MASK              0xfc000000
#define BCHP_VICE_ILF_0_0_PICTURE_SIZE_reserved0_SHIFT             26

/* VICE_ILF_0_0 :: PICTURE_SIZE :: HSIZE_8X8 [25:16] */
#define BCHP_VICE_ILF_0_0_PICTURE_SIZE_HSIZE_8X8_MASK              0x03ff0000
#define BCHP_VICE_ILF_0_0_PICTURE_SIZE_HSIZE_8X8_SHIFT             16
#define BCHP_VICE_ILF_0_0_PICTURE_SIZE_HSIZE_8X8_DEFAULT           0x000000f0

/* VICE_ILF_0_0 :: PICTURE_SIZE :: reserved1 [15:09] */
#define BCHP_VICE_ILF_0_0_PICTURE_SIZE_reserved1_MASK              0x0000fe00
#define BCHP_VICE_ILF_0_0_PICTURE_SIZE_reserved1_SHIFT             9

/* VICE_ILF_0_0 :: PICTURE_SIZE :: VSIZE_8X8 [08:00] */
#define BCHP_VICE_ILF_0_0_PICTURE_SIZE_VSIZE_8X8_MASK              0x000001ff
#define BCHP_VICE_ILF_0_0_PICTURE_SIZE_VSIZE_8X8_SHIFT             0
#define BCHP_VICE_ILF_0_0_PICTURE_SIZE_VSIZE_8X8_DEFAULT           0x00000088

/***************************************************************************
 *DBLK_FILTEROFFSET - AVC/HEVC DBLK Filter Offset
 ***************************************************************************/
/* VICE_ILF_0_0 :: DBLK_FILTEROFFSET :: reserved0 [31:29] */
#define BCHP_VICE_ILF_0_0_DBLK_FILTEROFFSET_reserved0_MASK         0xe0000000
#define BCHP_VICE_ILF_0_0_DBLK_FILTEROFFSET_reserved0_SHIFT        29

/* VICE_ILF_0_0 :: DBLK_FILTEROFFSET :: QP_CR [28:24] */
#define BCHP_VICE_ILF_0_0_DBLK_FILTEROFFSET_QP_CR_MASK             0x1f000000
#define BCHP_VICE_ILF_0_0_DBLK_FILTEROFFSET_QP_CR_SHIFT            24
#define BCHP_VICE_ILF_0_0_DBLK_FILTEROFFSET_QP_CR_DEFAULT          0x00000000

/* VICE_ILF_0_0 :: DBLK_FILTEROFFSET :: reserved1 [23:21] */
#define BCHP_VICE_ILF_0_0_DBLK_FILTEROFFSET_reserved1_MASK         0x00e00000
#define BCHP_VICE_ILF_0_0_DBLK_FILTEROFFSET_reserved1_SHIFT        21

/* VICE_ILF_0_0 :: DBLK_FILTEROFFSET :: QP_CB [20:16] */
#define BCHP_VICE_ILF_0_0_DBLK_FILTEROFFSET_QP_CB_MASK             0x001f0000
#define BCHP_VICE_ILF_0_0_DBLK_FILTEROFFSET_QP_CB_SHIFT            16
#define BCHP_VICE_ILF_0_0_DBLK_FILTEROFFSET_QP_CB_DEFAULT          0x00000000

/* VICE_ILF_0_0 :: DBLK_FILTEROFFSET :: reserved2 [15:13] */
#define BCHP_VICE_ILF_0_0_DBLK_FILTEROFFSET_reserved2_MASK         0x0000e000
#define BCHP_VICE_ILF_0_0_DBLK_FILTEROFFSET_reserved2_SHIFT        13

/* VICE_ILF_0_0 :: DBLK_FILTEROFFSET :: OFFSETB [12:08] */
#define BCHP_VICE_ILF_0_0_DBLK_FILTEROFFSET_OFFSETB_MASK           0x00001f00
#define BCHP_VICE_ILF_0_0_DBLK_FILTEROFFSET_OFFSETB_SHIFT          8
#define BCHP_VICE_ILF_0_0_DBLK_FILTEROFFSET_OFFSETB_DEFAULT        0x00000000

/* VICE_ILF_0_0 :: DBLK_FILTEROFFSET :: reserved3 [07:05] */
#define BCHP_VICE_ILF_0_0_DBLK_FILTEROFFSET_reserved3_MASK         0x000000e0
#define BCHP_VICE_ILF_0_0_DBLK_FILTEROFFSET_reserved3_SHIFT        5

/* VICE_ILF_0_0 :: DBLK_FILTEROFFSET :: OFFSETA [04:00] */
#define BCHP_VICE_ILF_0_0_DBLK_FILTEROFFSET_OFFSETA_MASK           0x0000001f
#define BCHP_VICE_ILF_0_0_DBLK_FILTEROFFSET_OFFSETA_SHIFT          0
#define BCHP_VICE_ILF_0_0_DBLK_FILTEROFFSET_OFFSETA_DEFAULT        0x00000000

/***************************************************************************
 *LUMA_BUF_BASE - ILF Luma Buffer Base Address
 ***************************************************************************/
/* VICE_ILF_0_0 :: LUMA_BUF_BASE :: reserved0 [63:40] */
#define BCHP_VICE_ILF_0_0_LUMA_BUF_BASE_reserved0_MASK             BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_VICE_ILF_0_0_LUMA_BUF_BASE_reserved0_SHIFT            40

/* VICE_ILF_0_0 :: LUMA_BUF_BASE :: ADDR [39:00] */
#define BCHP_VICE_ILF_0_0_LUMA_BUF_BASE_ADDR_MASK                  BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_VICE_ILF_0_0_LUMA_BUF_BASE_ADDR_SHIFT                 0
#define BCHP_VICE_ILF_0_0_LUMA_BUF_BASE_ADDR_DEFAULT               0

/***************************************************************************
 *CHROMA_BUF_BASE - ILF Chroma Buffer Base Address
 ***************************************************************************/
/* VICE_ILF_0_0 :: CHROMA_BUF_BASE :: reserved0 [63:40] */
#define BCHP_VICE_ILF_0_0_CHROMA_BUF_BASE_reserved0_MASK           BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_VICE_ILF_0_0_CHROMA_BUF_BASE_reserved0_SHIFT          40

/* VICE_ILF_0_0 :: CHROMA_BUF_BASE :: ADDR [39:00] */
#define BCHP_VICE_ILF_0_0_CHROMA_BUF_BASE_ADDR_MASK                BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_VICE_ILF_0_0_CHROMA_BUF_BASE_ADDR_SHIFT               0
#define BCHP_VICE_ILF_0_0_CHROMA_BUF_BASE_ADDR_DEFAULT             0

/***************************************************************************
 *LUMA_BUF_NMBY - ILF Luma Buffer DRAM Mapping
 ***************************************************************************/
/* VICE_ILF_0_0 :: LUMA_BUF_NMBY :: reserved0 [31:10] */
#define BCHP_VICE_ILF_0_0_LUMA_BUF_NMBY_reserved0_MASK             0xfffffc00
#define BCHP_VICE_ILF_0_0_LUMA_BUF_NMBY_reserved0_SHIFT            10

/* VICE_ILF_0_0 :: LUMA_BUF_NMBY :: NMBY [09:00] */
#define BCHP_VICE_ILF_0_0_LUMA_BUF_NMBY_NMBY_MASK                  0x000003ff
#define BCHP_VICE_ILF_0_0_LUMA_BUF_NMBY_NMBY_SHIFT                 0
#define BCHP_VICE_ILF_0_0_LUMA_BUF_NMBY_NMBY_DEFAULT               0x00000000

/***************************************************************************
 *CHROMA_BUF_NMBY - ILF Chroma Buffer DRAM Mapping
 ***************************************************************************/
/* VICE_ILF_0_0 :: CHROMA_BUF_NMBY :: reserved0 [31:10] */
#define BCHP_VICE_ILF_0_0_CHROMA_BUF_NMBY_reserved0_MASK           0xfffffc00
#define BCHP_VICE_ILF_0_0_CHROMA_BUF_NMBY_reserved0_SHIFT          10

/* VICE_ILF_0_0 :: CHROMA_BUF_NMBY :: NMBY [09:00] */
#define BCHP_VICE_ILF_0_0_CHROMA_BUF_NMBY_NMBY_MASK                0x000003ff
#define BCHP_VICE_ILF_0_0_CHROMA_BUF_NMBY_NMBY_SHIFT               0
#define BCHP_VICE_ILF_0_0_CHROMA_BUF_NMBY_NMBY_DEFAULT             0x00000000

/***************************************************************************
 *CRC_SEED - ILF CRC SEED register
 ***************************************************************************/
/* VICE_ILF_0_0 :: CRC_SEED :: VALUE [31:00] */
#define BCHP_VICE_ILF_0_0_CRC_SEED_VALUE_MASK                      0xffffffff
#define BCHP_VICE_ILF_0_0_CRC_SEED_VALUE_SHIFT                     0
#define BCHP_VICE_ILF_0_0_CRC_SEED_VALUE_DEFAULT                   0xffffffff

/***************************************************************************
 *DEBUG_DBLK - DBLK FILTER DEBUG register
 ***************************************************************************/
/* VICE_ILF_0_0 :: DEBUG_DBLK :: reserved0 [31:02] */
#define BCHP_VICE_ILF_0_0_DEBUG_DBLK_reserved0_MASK                0xfffffffc
#define BCHP_VICE_ILF_0_0_DEBUG_DBLK_reserved0_SHIFT               2

/* VICE_ILF_0_0 :: DEBUG_DBLK :: VERTICAL_FILTER [01:01] */
#define BCHP_VICE_ILF_0_0_DEBUG_DBLK_VERTICAL_FILTER_MASK          0x00000002
#define BCHP_VICE_ILF_0_0_DEBUG_DBLK_VERTICAL_FILTER_SHIFT         1
#define BCHP_VICE_ILF_0_0_DEBUG_DBLK_VERTICAL_FILTER_DEFAULT       0x00000001
#define BCHP_VICE_ILF_0_0_DEBUG_DBLK_VERTICAL_FILTER_DISABLE       0
#define BCHP_VICE_ILF_0_0_DEBUG_DBLK_VERTICAL_FILTER_ENABLE        1

/* VICE_ILF_0_0 :: DEBUG_DBLK :: HORIZONTAL_FILTER [00:00] */
#define BCHP_VICE_ILF_0_0_DEBUG_DBLK_HORIZONTAL_FILTER_MASK        0x00000001
#define BCHP_VICE_ILF_0_0_DEBUG_DBLK_HORIZONTAL_FILTER_SHIFT       0
#define BCHP_VICE_ILF_0_0_DEBUG_DBLK_HORIZONTAL_FILTER_DEFAULT     0x00000001
#define BCHP_VICE_ILF_0_0_DEBUG_DBLK_HORIZONTAL_FILTER_DISABLE     0
#define BCHP_VICE_ILF_0_0_DEBUG_DBLK_HORIZONTAL_FILTER_ENABLE      1

/***************************************************************************
 *SCRATCH - ILF scratch register
 ***************************************************************************/
/* VICE_ILF_0_0 :: SCRATCH :: VALUE [31:00] */
#define BCHP_VICE_ILF_0_0_SCRATCH_VALUE_MASK                       0xffffffff
#define BCHP_VICE_ILF_0_0_SCRATCH_VALUE_SHIFT                      0
#define BCHP_VICE_ILF_0_0_SCRATCH_VALUE_DEFAULT                    0x00000000

/***************************************************************************
 *ERR_ENABLE - ILF Error Status Enable register
 ***************************************************************************/
/* VICE_ILF_0_0 :: ERR_ENABLE :: reserved0 [31:05] */
#define BCHP_VICE_ILF_0_0_ERR_ENABLE_reserved0_MASK                0xffffffe0
#define BCHP_VICE_ILF_0_0_ERR_ENABLE_reserved0_SHIFT               5

/* VICE_ILF_0_0 :: ERR_ENABLE :: DINO_XQ_TL [04:04] */
#define BCHP_VICE_ILF_0_0_ERR_ENABLE_DINO_XQ_TL_MASK               0x00000010
#define BCHP_VICE_ILF_0_0_ERR_ENABLE_DINO_XQ_TL_SHIFT              4
#define BCHP_VICE_ILF_0_0_ERR_ENABLE_DINO_XQ_TL_DEFAULT            0x00000001

/* VICE_ILF_0_0 :: ERR_ENABLE :: DINO_XQ_TS [03:03] */
#define BCHP_VICE_ILF_0_0_ERR_ENABLE_DINO_XQ_TS_MASK               0x00000008
#define BCHP_VICE_ILF_0_0_ERR_ENABLE_DINO_XQ_TS_SHIFT              3
#define BCHP_VICE_ILF_0_0_ERR_ENABLE_DINO_XQ_TS_DEFAULT            0x00000001

/* VICE_ILF_0_0 :: ERR_ENABLE :: DINO_XQ_IC [02:02] */
#define BCHP_VICE_ILF_0_0_ERR_ENABLE_DINO_XQ_IC_MASK               0x00000004
#define BCHP_VICE_ILF_0_0_ERR_ENABLE_DINO_XQ_IC_SHIFT              2
#define BCHP_VICE_ILF_0_0_ERR_ENABLE_DINO_XQ_IC_DEFAULT            0x00000001

/* VICE_ILF_0_0 :: ERR_ENABLE :: DINO_XQ_MBS [01:01] */
#define BCHP_VICE_ILF_0_0_ERR_ENABLE_DINO_XQ_MBS_MASK              0x00000002
#define BCHP_VICE_ILF_0_0_ERR_ENABLE_DINO_XQ_MBS_SHIFT             1
#define BCHP_VICE_ILF_0_0_ERR_ENABLE_DINO_XQ_MBS_DEFAULT           0x00000001

/* VICE_ILF_0_0 :: ERR_ENABLE :: DINO_XQ_PS [00:00] */
#define BCHP_VICE_ILF_0_0_ERR_ENABLE_DINO_XQ_PS_MASK               0x00000001
#define BCHP_VICE_ILF_0_0_ERR_ENABLE_DINO_XQ_PS_SHIFT              0
#define BCHP_VICE_ILF_0_0_ERR_ENABLE_DINO_XQ_PS_DEFAULT            0x00000001

/***************************************************************************
 *ERR_CLEAR - ILF Error Status Clear register
 ***************************************************************************/
/* VICE_ILF_0_0 :: ERR_CLEAR :: reserved0 [31:05] */
#define BCHP_VICE_ILF_0_0_ERR_CLEAR_reserved0_MASK                 0xffffffe0
#define BCHP_VICE_ILF_0_0_ERR_CLEAR_reserved0_SHIFT                5

/* VICE_ILF_0_0 :: ERR_CLEAR :: XQ2ILF_DTL [04:04] */
#define BCHP_VICE_ILF_0_0_ERR_CLEAR_XQ2ILF_DTL_MASK                0x00000010
#define BCHP_VICE_ILF_0_0_ERR_CLEAR_XQ2ILF_DTL_SHIFT               4
#define BCHP_VICE_ILF_0_0_ERR_CLEAR_XQ2ILF_DTL_DEFAULT             0x00000000

/* VICE_ILF_0_0 :: ERR_CLEAR :: XQ2ILF_DTS [03:03] */
#define BCHP_VICE_ILF_0_0_ERR_CLEAR_XQ2ILF_DTS_MASK                0x00000008
#define BCHP_VICE_ILF_0_0_ERR_CLEAR_XQ2ILF_DTS_SHIFT               3
#define BCHP_VICE_ILF_0_0_ERR_CLEAR_XQ2ILF_DTS_DEFAULT             0x00000000

/* VICE_ILF_0_0 :: ERR_CLEAR :: XQ2ILF_IC [02:02] */
#define BCHP_VICE_ILF_0_0_ERR_CLEAR_XQ2ILF_IC_MASK                 0x00000004
#define BCHP_VICE_ILF_0_0_ERR_CLEAR_XQ2ILF_IC_SHIFT                2
#define BCHP_VICE_ILF_0_0_ERR_CLEAR_XQ2ILF_IC_DEFAULT              0x00000000

/* VICE_ILF_0_0 :: ERR_CLEAR :: XQ2ILF_MBS [01:01] */
#define BCHP_VICE_ILF_0_0_ERR_CLEAR_XQ2ILF_MBS_MASK                0x00000002
#define BCHP_VICE_ILF_0_0_ERR_CLEAR_XQ2ILF_MBS_SHIFT               1
#define BCHP_VICE_ILF_0_0_ERR_CLEAR_XQ2ILF_MBS_DEFAULT             0x00000000

/* VICE_ILF_0_0 :: ERR_CLEAR :: XQ2ILF_PS [00:00] */
#define BCHP_VICE_ILF_0_0_ERR_CLEAR_XQ2ILF_PS_MASK                 0x00000001
#define BCHP_VICE_ILF_0_0_ERR_CLEAR_XQ2ILF_PS_SHIFT                0
#define BCHP_VICE_ILF_0_0_ERR_CLEAR_XQ2ILF_PS_DEFAULT              0x00000000

/***************************************************************************
 *LAMBDA_TABLE%i - SAO SSE Cost Lambda Table
 ***************************************************************************/
#define BCHP_VICE_ILF_0_0_LAMBDA_TABLEi_ARRAY_BASE                 0x01500840
#define BCHP_VICE_ILF_0_0_LAMBDA_TABLEi_ARRAY_START                0
#define BCHP_VICE_ILF_0_0_LAMBDA_TABLEi_ARRAY_END                  12
#define BCHP_VICE_ILF_0_0_LAMBDA_TABLEi_ARRAY_ELEMENT_SIZE         32

/***************************************************************************
 *LAMBDA_TABLE%i - SAO SSE Cost Lambda Table
 ***************************************************************************/
/* VICE_ILF_0_0 :: LAMBDA_TABLEi :: P3 [31:24] */
#define BCHP_VICE_ILF_0_0_LAMBDA_TABLEi_P3_MASK                    0xff000000
#define BCHP_VICE_ILF_0_0_LAMBDA_TABLEi_P3_SHIFT                   24
#define BCHP_VICE_ILF_0_0_LAMBDA_TABLEi_P3_DEFAULT                 0x00000000

/* VICE_ILF_0_0 :: LAMBDA_TABLEi :: P2 [23:16] */
#define BCHP_VICE_ILF_0_0_LAMBDA_TABLEi_P2_MASK                    0x00ff0000
#define BCHP_VICE_ILF_0_0_LAMBDA_TABLEi_P2_SHIFT                   16
#define BCHP_VICE_ILF_0_0_LAMBDA_TABLEi_P2_DEFAULT                 0x00000000

/* VICE_ILF_0_0 :: LAMBDA_TABLEi :: P1 [15:08] */
#define BCHP_VICE_ILF_0_0_LAMBDA_TABLEi_P1_MASK                    0x0000ff00
#define BCHP_VICE_ILF_0_0_LAMBDA_TABLEi_P1_SHIFT                   8
#define BCHP_VICE_ILF_0_0_LAMBDA_TABLEi_P1_DEFAULT                 0x00000000

/* VICE_ILF_0_0 :: LAMBDA_TABLEi :: P0 [07:00] */
#define BCHP_VICE_ILF_0_0_LAMBDA_TABLEi_P0_MASK                    0x000000ff
#define BCHP_VICE_ILF_0_0_LAMBDA_TABLEi_P0_SHIFT                   0
#define BCHP_VICE_ILF_0_0_LAMBDA_TABLEi_P0_DEFAULT                 0x00000000


/***************************************************************************
 *SSE_SHIFT_TABLE%i - SAO SSE Cost Shift Table
 ***************************************************************************/
#define BCHP_VICE_ILF_0_0_SSE_SHIFT_TABLEi_ARRAY_BASE              0x01500874
#define BCHP_VICE_ILF_0_0_SSE_SHIFT_TABLEi_ARRAY_START             0
#define BCHP_VICE_ILF_0_0_SSE_SHIFT_TABLEi_ARRAY_END               12
#define BCHP_VICE_ILF_0_0_SSE_SHIFT_TABLEi_ARRAY_ELEMENT_SIZE      32

/***************************************************************************
 *SSE_SHIFT_TABLE%i - SAO SSE Cost Shift Table
 ***************************************************************************/
/* VICE_ILF_0_0 :: SSE_SHIFT_TABLEi :: reserved0 [31:29] */
#define BCHP_VICE_ILF_0_0_SSE_SHIFT_TABLEi_reserved0_MASK          0xe0000000
#define BCHP_VICE_ILF_0_0_SSE_SHIFT_TABLEi_reserved0_SHIFT         29

/* VICE_ILF_0_0 :: SSE_SHIFT_TABLEi :: P3 [28:24] */
#define BCHP_VICE_ILF_0_0_SSE_SHIFT_TABLEi_P3_MASK                 0x1f000000
#define BCHP_VICE_ILF_0_0_SSE_SHIFT_TABLEi_P3_SHIFT                24
#define BCHP_VICE_ILF_0_0_SSE_SHIFT_TABLEi_P3_DEFAULT              0x00000000

/* VICE_ILF_0_0 :: SSE_SHIFT_TABLEi :: reserved1 [23:21] */
#define BCHP_VICE_ILF_0_0_SSE_SHIFT_TABLEi_reserved1_MASK          0x00e00000
#define BCHP_VICE_ILF_0_0_SSE_SHIFT_TABLEi_reserved1_SHIFT         21

/* VICE_ILF_0_0 :: SSE_SHIFT_TABLEi :: P2 [20:16] */
#define BCHP_VICE_ILF_0_0_SSE_SHIFT_TABLEi_P2_MASK                 0x001f0000
#define BCHP_VICE_ILF_0_0_SSE_SHIFT_TABLEi_P2_SHIFT                16
#define BCHP_VICE_ILF_0_0_SSE_SHIFT_TABLEi_P2_DEFAULT              0x00000000

/* VICE_ILF_0_0 :: SSE_SHIFT_TABLEi :: reserved2 [15:13] */
#define BCHP_VICE_ILF_0_0_SSE_SHIFT_TABLEi_reserved2_MASK          0x0000e000
#define BCHP_VICE_ILF_0_0_SSE_SHIFT_TABLEi_reserved2_SHIFT         13

/* VICE_ILF_0_0 :: SSE_SHIFT_TABLEi :: P1 [12:08] */
#define BCHP_VICE_ILF_0_0_SSE_SHIFT_TABLEi_P1_MASK                 0x00001f00
#define BCHP_VICE_ILF_0_0_SSE_SHIFT_TABLEi_P1_SHIFT                8
#define BCHP_VICE_ILF_0_0_SSE_SHIFT_TABLEi_P1_DEFAULT              0x00000000

/* VICE_ILF_0_0 :: SSE_SHIFT_TABLEi :: reserved3 [07:05] */
#define BCHP_VICE_ILF_0_0_SSE_SHIFT_TABLEi_reserved3_MASK          0x000000e0
#define BCHP_VICE_ILF_0_0_SSE_SHIFT_TABLEi_reserved3_SHIFT         5

/* VICE_ILF_0_0 :: SSE_SHIFT_TABLEi :: P0 [04:00] */
#define BCHP_VICE_ILF_0_0_SSE_SHIFT_TABLEi_P0_MASK                 0x0000001f
#define BCHP_VICE_ILF_0_0_SSE_SHIFT_TABLEi_P0_SHIFT                0
#define BCHP_VICE_ILF_0_0_SSE_SHIFT_TABLEi_P0_DEFAULT              0x00000000


/***************************************************************************
 *LF_TABLE%i - VP9 Initial Block Filter Table
 ***************************************************************************/
#define BCHP_VICE_ILF_0_0_LF_TABLEi_ARRAY_BASE                     0x015008a8
#define BCHP_VICE_ILF_0_0_LF_TABLEi_ARRAY_START                    0
#define BCHP_VICE_ILF_0_0_LF_TABLEi_ARRAY_END                      1
#define BCHP_VICE_ILF_0_0_LF_TABLEi_ARRAY_ELEMENT_SIZE             32

/***************************************************************************
 *LF_TABLE%i - VP9 Initial Block Filter Table
 ***************************************************************************/
/* VICE_ILF_0_0 :: LF_TABLEi :: reserved0 [31:30] */
#define BCHP_VICE_ILF_0_0_LF_TABLEi_reserved0_MASK                 0xc0000000
#define BCHP_VICE_ILF_0_0_LF_TABLEi_reserved0_SHIFT                30

/* VICE_ILF_0_0 :: LF_TABLEi :: P3 [29:24] */
#define BCHP_VICE_ILF_0_0_LF_TABLEi_P3_MASK                        0x3f000000
#define BCHP_VICE_ILF_0_0_LF_TABLEi_P3_SHIFT                       24
#define BCHP_VICE_ILF_0_0_LF_TABLEi_P3_DEFAULT                     0x00000000

/* VICE_ILF_0_0 :: LF_TABLEi :: reserved1 [23:22] */
#define BCHP_VICE_ILF_0_0_LF_TABLEi_reserved1_MASK                 0x00c00000
#define BCHP_VICE_ILF_0_0_LF_TABLEi_reserved1_SHIFT                22

/* VICE_ILF_0_0 :: LF_TABLEi :: P2 [21:16] */
#define BCHP_VICE_ILF_0_0_LF_TABLEi_P2_MASK                        0x003f0000
#define BCHP_VICE_ILF_0_0_LF_TABLEi_P2_SHIFT                       16
#define BCHP_VICE_ILF_0_0_LF_TABLEi_P2_DEFAULT                     0x00000000

/* VICE_ILF_0_0 :: LF_TABLEi :: reserved2 [15:14] */
#define BCHP_VICE_ILF_0_0_LF_TABLEi_reserved2_MASK                 0x0000c000
#define BCHP_VICE_ILF_0_0_LF_TABLEi_reserved2_SHIFT                14

/* VICE_ILF_0_0 :: LF_TABLEi :: P1 [13:08] */
#define BCHP_VICE_ILF_0_0_LF_TABLEi_P1_MASK                        0x00003f00
#define BCHP_VICE_ILF_0_0_LF_TABLEi_P1_SHIFT                       8
#define BCHP_VICE_ILF_0_0_LF_TABLEi_P1_DEFAULT                     0x00000000

/* VICE_ILF_0_0 :: LF_TABLEi :: reserved3 [07:06] */
#define BCHP_VICE_ILF_0_0_LF_TABLEi_reserved3_MASK                 0x000000c0
#define BCHP_VICE_ILF_0_0_LF_TABLEi_reserved3_SHIFT                6

/* VICE_ILF_0_0 :: LF_TABLEi :: P0 [05:00] */
#define BCHP_VICE_ILF_0_0_LF_TABLEi_P0_MASK                        0x0000003f
#define BCHP_VICE_ILF_0_0_LF_TABLEi_P0_SHIFT                       0
#define BCHP_VICE_ILF_0_0_LF_TABLEi_P0_DEFAULT                     0x00000000


/***************************************************************************
 *REF_ADJ_TABLE - VP9 Reference Adjust Block Filter Level
 ***************************************************************************/
/* VICE_ILF_0_0 :: REF_ADJ_TABLE :: reserved0 [31:24] */
#define BCHP_VICE_ILF_0_0_REF_ADJ_TABLE_reserved0_MASK             0xff000000
#define BCHP_VICE_ILF_0_0_REF_ADJ_TABLE_reserved0_SHIFT            24

/* VICE_ILF_0_0 :: REF_ADJ_TABLE :: P2 [23:16] */
#define BCHP_VICE_ILF_0_0_REF_ADJ_TABLE_P2_MASK                    0x00ff0000
#define BCHP_VICE_ILF_0_0_REF_ADJ_TABLE_P2_SHIFT                   16
#define BCHP_VICE_ILF_0_0_REF_ADJ_TABLE_P2_DEFAULT                 0x00000000

/* VICE_ILF_0_0 :: REF_ADJ_TABLE :: P1 [15:08] */
#define BCHP_VICE_ILF_0_0_REF_ADJ_TABLE_P1_MASK                    0x0000ff00
#define BCHP_VICE_ILF_0_0_REF_ADJ_TABLE_P1_SHIFT                   8
#define BCHP_VICE_ILF_0_0_REF_ADJ_TABLE_P1_DEFAULT                 0x00000000

/* VICE_ILF_0_0 :: REF_ADJ_TABLE :: P0 [07:00] */
#define BCHP_VICE_ILF_0_0_REF_ADJ_TABLE_P0_MASK                    0x000000ff
#define BCHP_VICE_ILF_0_0_REF_ADJ_TABLE_P0_SHIFT                   0
#define BCHP_VICE_ILF_0_0_REF_ADJ_TABLE_P0_DEFAULT                 0x00000000

/***************************************************************************
 *MODE_ADJ_TABLE - VP9 Mode Adjust Block Filter Level
 ***************************************************************************/
/* VICE_ILF_0_0 :: MODE_ADJ_TABLE :: reserved0 [31:16] */
#define BCHP_VICE_ILF_0_0_MODE_ADJ_TABLE_reserved0_MASK            0xffff0000
#define BCHP_VICE_ILF_0_0_MODE_ADJ_TABLE_reserved0_SHIFT           16

/* VICE_ILF_0_0 :: MODE_ADJ_TABLE :: P1 [15:08] */
#define BCHP_VICE_ILF_0_0_MODE_ADJ_TABLE_P1_MASK                   0x0000ff00
#define BCHP_VICE_ILF_0_0_MODE_ADJ_TABLE_P1_SHIFT                  8
#define BCHP_VICE_ILF_0_0_MODE_ADJ_TABLE_P1_DEFAULT                0x00000000

/* VICE_ILF_0_0 :: MODE_ADJ_TABLE :: P0 [07:00] */
#define BCHP_VICE_ILF_0_0_MODE_ADJ_TABLE_P0_MASK                   0x000000ff
#define BCHP_VICE_ILF_0_0_MODE_ADJ_TABLE_P0_SHIFT                  0
#define BCHP_VICE_ILF_0_0_MODE_ADJ_TABLE_P0_DEFAULT                0x00000000

/***************************************************************************
 *VP9_CONFIG - VP9 Configuration Registers
 ***************************************************************************/
/* VICE_ILF_0_0 :: VP9_CONFIG :: reserved0 [31:03] */
#define BCHP_VICE_ILF_0_0_VP9_CONFIG_reserved0_MASK                0xfffffff8
#define BCHP_VICE_ILF_0_0_VP9_CONFIG_reserved0_SHIFT               3

/* VICE_ILF_0_0 :: VP9_CONFIG :: FRAME_LF_SHARPNESS [02:00] */
#define BCHP_VICE_ILF_0_0_VP9_CONFIG_FRAME_LF_SHARPNESS_MASK       0x00000007
#define BCHP_VICE_ILF_0_0_VP9_CONFIG_FRAME_LF_SHARPNESS_SHIFT      0
#define BCHP_VICE_ILF_0_0_VP9_CONFIG_FRAME_LF_SHARPNESS_DEFAULT    0x00000000

/***************************************************************************
 *STATUS - ILF status
 ***************************************************************************/
/* VICE_ILF_0_0 :: STATUS :: reserved0 [31:03] */
#define BCHP_VICE_ILF_0_0_STATUS_reserved0_MASK                    0xfffffff8
#define BCHP_VICE_ILF_0_0_STATUS_reserved0_SHIFT                   3

/* VICE_ILF_0_0 :: STATUS :: SW_INIT [02:02] */
#define BCHP_VICE_ILF_0_0_STATUS_SW_INIT_MASK                      0x00000004
#define BCHP_VICE_ILF_0_0_STATUS_SW_INIT_SHIFT                     2
#define BCHP_VICE_ILF_0_0_STATUS_SW_INIT_DEFAULT                   0x00000000

/* VICE_ILF_0_0 :: STATUS :: ILF_STATUS [01:01] */
#define BCHP_VICE_ILF_0_0_STATUS_ILF_STATUS_MASK                   0x00000002
#define BCHP_VICE_ILF_0_0_STATUS_ILF_STATUS_SHIFT                  1
#define BCHP_VICE_ILF_0_0_STATUS_ILF_STATUS_DEFAULT                0x00000000
#define BCHP_VICE_ILF_0_0_STATUS_ILF_STATUS_IDLE                   0
#define BCHP_VICE_ILF_0_0_STATUS_ILF_STATUS_BUSY                   1

/* VICE_ILF_0_0 :: STATUS :: SHADOW_REGS [00:00] */
#define BCHP_VICE_ILF_0_0_STATUS_SHADOW_REGS_MASK                  0x00000001
#define BCHP_VICE_ILF_0_0_STATUS_SHADOW_REGS_SHIFT                 0
#define BCHP_VICE_ILF_0_0_STATUS_SHADOW_REGS_DEFAULT               0x00000001
#define BCHP_VICE_ILF_0_0_STATUS_SHADOW_REGS_WAIT                  0
#define BCHP_VICE_ILF_0_0_STATUS_SHADOW_REGS_AVAILABLE             1

/***************************************************************************
 *CRC_CHKSUM_Y - ILF Luma CRC/Checksum result register
 ***************************************************************************/
/* VICE_ILF_0_0 :: CRC_CHKSUM_Y :: VALUE [31:00] */
#define BCHP_VICE_ILF_0_0_CRC_CHKSUM_Y_VALUE_MASK                  0xffffffff
#define BCHP_VICE_ILF_0_0_CRC_CHKSUM_Y_VALUE_SHIFT                 0
#define BCHP_VICE_ILF_0_0_CRC_CHKSUM_Y_VALUE_DEFAULT               0x00000000

/***************************************************************************
 *CRC_CHKSUM_CB - ILF Chroma (Cb) CRC/Checksum result register
 ***************************************************************************/
/* VICE_ILF_0_0 :: CRC_CHKSUM_CB :: VALUE [31:00] */
#define BCHP_VICE_ILF_0_0_CRC_CHKSUM_CB_VALUE_MASK                 0xffffffff
#define BCHP_VICE_ILF_0_0_CRC_CHKSUM_CB_VALUE_SHIFT                0
#define BCHP_VICE_ILF_0_0_CRC_CHKSUM_CB_VALUE_DEFAULT              0x00000000

/***************************************************************************
 *CRC_CHKSUM_CR - ILF Chroma (Cr) CRC/Checksum result register
 ***************************************************************************/
/* VICE_ILF_0_0 :: CRC_CHKSUM_CR :: VALUE [31:00] */
#define BCHP_VICE_ILF_0_0_CRC_CHKSUM_CR_VALUE_MASK                 0xffffffff
#define BCHP_VICE_ILF_0_0_CRC_CHKSUM_CR_VALUE_SHIFT                0
#define BCHP_VICE_ILF_0_0_CRC_CHKSUM_CR_VALUE_DEFAULT              0x00000000

/***************************************************************************
 *DBG_STATUS0 - ILF Status Register0 for debugging purpose
 ***************************************************************************/
/* VICE_ILF_0_0 :: DBG_STATUS0 :: FIELD0 [31:00] */
#define BCHP_VICE_ILF_0_0_DBG_STATUS0_FIELD0_MASK                  0xffffffff
#define BCHP_VICE_ILF_0_0_DBG_STATUS0_FIELD0_SHIFT                 0
#define BCHP_VICE_ILF_0_0_DBG_STATUS0_FIELD0_DEFAULT               0x00000000

/***************************************************************************
 *DBG_STATUS1 - ILF Status Register1 for debugging purpose
 ***************************************************************************/
/* VICE_ILF_0_0 :: DBG_STATUS1 :: FIELD1 [31:00] */
#define BCHP_VICE_ILF_0_0_DBG_STATUS1_FIELD1_MASK                  0xffffffff
#define BCHP_VICE_ILF_0_0_DBG_STATUS1_FIELD1_SHIFT                 0
#define BCHP_VICE_ILF_0_0_DBG_STATUS1_FIELD1_DEFAULT               0x00000000

/***************************************************************************
 *DBG_STATUS2 - ILF Status Register2 for debugging purpose
 ***************************************************************************/
/* VICE_ILF_0_0 :: DBG_STATUS2 :: FIELD2 [31:00] */
#define BCHP_VICE_ILF_0_0_DBG_STATUS2_FIELD2_MASK                  0xffffffff
#define BCHP_VICE_ILF_0_0_DBG_STATUS2_FIELD2_SHIFT                 0
#define BCHP_VICE_ILF_0_0_DBG_STATUS2_FIELD2_DEFAULT               0x00000000

/***************************************************************************
 *DINO_XQ_DEBUG - ILF DINO XQ debug register
 ***************************************************************************/
/* VICE_ILF_0_0 :: DINO_XQ_DEBUG :: reserved0 [31:16] */
#define BCHP_VICE_ILF_0_0_DINO_XQ_DEBUG_reserved0_MASK             0xffff0000
#define BCHP_VICE_ILF_0_0_DINO_XQ_DEBUG_reserved0_SHIFT            16

/* VICE_ILF_0_0 :: DINO_XQ_DEBUG :: MBCNT_X [15:08] */
#define BCHP_VICE_ILF_0_0_DINO_XQ_DEBUG_MBCNT_X_MASK               0x0000ff00
#define BCHP_VICE_ILF_0_0_DINO_XQ_DEBUG_MBCNT_X_SHIFT              8
#define BCHP_VICE_ILF_0_0_DINO_XQ_DEBUG_MBCNT_X_DEFAULT            0x00000000

/* VICE_ILF_0_0 :: DINO_XQ_DEBUG :: MBCNT_Y [07:00] */
#define BCHP_VICE_ILF_0_0_DINO_XQ_DEBUG_MBCNT_Y_MASK               0x000000ff
#define BCHP_VICE_ILF_0_0_DINO_XQ_DEBUG_MBCNT_Y_SHIFT              0
#define BCHP_VICE_ILF_0_0_DINO_XQ_DEBUG_MBCNT_Y_DEFAULT            0x00000000

/***************************************************************************
 *DINO_CABAC_DEBUG - ILF DINO CABAC debug register
 ***************************************************************************/
/* VICE_ILF_0_0 :: DINO_CABAC_DEBUG :: reserved0 [31:16] */
#define BCHP_VICE_ILF_0_0_DINO_CABAC_DEBUG_reserved0_MASK          0xffff0000
#define BCHP_VICE_ILF_0_0_DINO_CABAC_DEBUG_reserved0_SHIFT         16

/* VICE_ILF_0_0 :: DINO_CABAC_DEBUG :: MBCNT_X [15:08] */
#define BCHP_VICE_ILF_0_0_DINO_CABAC_DEBUG_MBCNT_X_MASK            0x0000ff00
#define BCHP_VICE_ILF_0_0_DINO_CABAC_DEBUG_MBCNT_X_SHIFT           8
#define BCHP_VICE_ILF_0_0_DINO_CABAC_DEBUG_MBCNT_X_DEFAULT         0x00000000

/* VICE_ILF_0_0 :: DINO_CABAC_DEBUG :: MBCNT_Y [07:00] */
#define BCHP_VICE_ILF_0_0_DINO_CABAC_DEBUG_MBCNT_Y_MASK            0x000000ff
#define BCHP_VICE_ILF_0_0_DINO_CABAC_DEBUG_MBCNT_Y_SHIFT           0
#define BCHP_VICE_ILF_0_0_DINO_CABAC_DEBUG_MBCNT_Y_DEFAULT         0x00000000

/***************************************************************************
 *ERR_STATUS - ILF Error Status register
 ***************************************************************************/
/* VICE_ILF_0_0 :: ERR_STATUS :: reserved0 [31:05] */
#define BCHP_VICE_ILF_0_0_ERR_STATUS_reserved0_MASK                0xffffffe0
#define BCHP_VICE_ILF_0_0_ERR_STATUS_reserved0_SHIFT               5

/* VICE_ILF_0_0 :: ERR_STATUS :: XQ2ILF_DATA_TOO_LONG [04:04] */
#define BCHP_VICE_ILF_0_0_ERR_STATUS_XQ2ILF_DATA_TOO_LONG_MASK     0x00000010
#define BCHP_VICE_ILF_0_0_ERR_STATUS_XQ2ILF_DATA_TOO_LONG_SHIFT    4
#define BCHP_VICE_ILF_0_0_ERR_STATUS_XQ2ILF_DATA_TOO_LONG_DEFAULT  0x00000000

/* VICE_ILF_0_0 :: ERR_STATUS :: XQ2ILF_DATA_TOO_SHORT [03:03] */
#define BCHP_VICE_ILF_0_0_ERR_STATUS_XQ2ILF_DATA_TOO_SHORT_MASK    0x00000008
#define BCHP_VICE_ILF_0_0_ERR_STATUS_XQ2ILF_DATA_TOO_SHORT_SHIFT   3
#define BCHP_VICE_ILF_0_0_ERR_STATUS_XQ2ILF_DATA_TOO_SHORT_DEFAULT 0x00000000

/* VICE_ILF_0_0 :: ERR_STATUS :: XQ2ILF_ILLEGAL_CMD [02:02] */
#define BCHP_VICE_ILF_0_0_ERR_STATUS_XQ2ILF_ILLEGAL_CMD_MASK       0x00000004
#define BCHP_VICE_ILF_0_0_ERR_STATUS_XQ2ILF_ILLEGAL_CMD_SHIFT      2
#define BCHP_VICE_ILF_0_0_ERR_STATUS_XQ2ILF_ILLEGAL_CMD_DEFAULT    0x00000000

/* VICE_ILF_0_0 :: ERR_STATUS :: XQ2ILF_MBSIZE [01:01] */
#define BCHP_VICE_ILF_0_0_ERR_STATUS_XQ2ILF_MBSIZE_MASK            0x00000002
#define BCHP_VICE_ILF_0_0_ERR_STATUS_XQ2ILF_MBSIZE_SHIFT           1
#define BCHP_VICE_ILF_0_0_ERR_STATUS_XQ2ILF_MBSIZE_DEFAULT         0x00000000

/* VICE_ILF_0_0 :: ERR_STATUS :: XQ2ILF_PICSTART [00:00] */
#define BCHP_VICE_ILF_0_0_ERR_STATUS_XQ2ILF_PICSTART_MASK          0x00000001
#define BCHP_VICE_ILF_0_0_ERR_STATUS_XQ2ILF_PICSTART_SHIFT         0
#define BCHP_VICE_ILF_0_0_ERR_STATUS_XQ2ILF_PICSTART_DEFAULT       0x00000000

#endif /* #ifndef BCHP_VICE_ILF_0_0_H__ */

/* End of File */
