@W: MT530 :"x:\graduate\ecen5863\programmablelogic\homework4\question2\b\hw4_q2b\hdl\hw4_q2b.v":38:1:38:6|Found inferred clock HW4_Q2B|clk which controls 17 sequential elements including Q[15:0]. This clock has no specified timing constraint which may adversely impact design performance. 
