0.6
2018.2
Jun 14 2018
20:41:02
D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/mips_cpu/mips_cpu.sim/sim_1/behav/xsim/glbl.v,1529022455,verilog,,,,glbl,,,,,,,,
D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/mips_cpu/mips_cpu.srcs/sim_1/new/tb_block_ip.v,1666538329,verilog,,,,tb_block_ip,,,../../../../mips_cpu.srcs/sources_1/ip/clk_wiz_0,,,,,
D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/mips_cpu/mips_cpu.srcs/sim_1/new/tb_cpu.v,1666856883,verilog,,,,tb_cpu,,,../../../../mips_cpu.srcs/sources_1/ip/clk_wiz_0,,,,,
D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/mips_cpu/mips_cpu.srcs/sim_1/new/tb_test_clk.v,1665996236,verilog,,,,tb_test_clk,,,../../../../mips_cpu.srcs/sources_1/ip/clk_wiz_0,,,,,
D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/mips_cpu/mips_cpu.srcs/sources_1/imports/io/divider.v,1662881855,verilog,,D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/mips_cpu/mips_cpu.srcs/sim_1/new/tb_cpu.v,,divider,,,../../../../mips_cpu.srcs/sources_1/ip/clk_wiz_0,,,,,
D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/mips_cpu/mips_cpu.srcs/sources_1/ip/blk_mem_gen_0/sim/blk_mem_gen_0.v,1666532750,verilog,,D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/mips_cpu/mips_cpu.srcs/sim_1/new/tb_block_ip.v,,blk_mem_gen_0,,,../../../../mips_cpu.srcs/sources_1/ip/clk_wiz_0,,,,,
D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/mips_cpu/mips_cpu.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.v,1665995263,verilog,,D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/mips_cpu/mips_cpu.srcs/sim_1/new/tb_test_clk.v,,clk_wiz_0,,,../../../../mips_cpu.srcs/sources_1/ip/clk_wiz_0,,,,,
D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/mips_cpu/mips_cpu.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v,1665998073,verilog,,D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/mips_cpu/mips_cpu.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.v,,clk_wiz_0_clk_wiz,,,../../../../mips_cpu.srcs/sources_1/ip/clk_wiz_0,,,,,
D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/verilog/arithmetic/Adder.v,1665403884,verilog,,D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/verilog/circuit/Alu_Controller.v,,Adder,,,../../../../mips_cpu.srcs/sources_1/ip/clk_wiz_0,,,,,
D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/verilog/arithmetic/Comparator.v,1665403884,verilog,,D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/verilog/memory/D_Flip_Flop.v,,Comparator,,,../../../../mips_cpu.srcs/sources_1/ip/clk_wiz_0,,,,,
D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/verilog/arithmetic/Shifter_32_bit.v,1665403884,verilog,,D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/verilog/circuit/Signal_Controller.v,,Shifter_32_bit,,,../../../../mips_cpu.srcs/sources_1/ip/clk_wiz_0,,,,,
D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/verilog/circuit/ALU.v,1665404616,verilog,,D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/verilog/gates/AND_GATE.v,,ALU,,,../../../../mips_cpu.srcs/sources_1/ip/clk_wiz_0,,,,,
D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/verilog/circuit/Alu_Controller.v,1665403884,verilog,,D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/verilog/arithmetic/Comparator.v,,Alu_Controller,,,../../../../mips_cpu.srcs/sources_1/ip/clk_wiz_0,,,,,
D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/verilog/circuit/ImmGenerator.v,1665404537,verilog,,D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/verilog/circuit/Interrupt_Request_Register_1_int.v,,ImmGenerator,,,../../../../mips_cpu.srcs/sources_1/ip/clk_wiz_0,,,,,
D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/verilog/circuit/Interrupt_Request_Register_1_int.v,1666857452,verilog,,D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/verilog/circuit/L_type_Write_Data_Generator.v,,Interrupt_Request_Register_1_int,,,../../../../mips_cpu.srcs/sources_1/ip/clk_wiz_0,,,,,
D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/verilog/circuit/L_type_Write_Data_Generator.v,1665403884,verilog,,D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/verilog/memory/LogisimCounter.v,,L_type_Write_Data_Generator,,,../../../../mips_cpu.srcs/sources_1/ip/clk_wiz_0,,,,,
D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/verilog/circuit/Regifile.v,1666611043,verilog,,D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/verilog/arithmetic/Shifter_32_bit.v,,Regifile,,,../../../../mips_cpu.srcs/sources_1/ip/clk_wiz_0,,,,,
D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/verilog/circuit/Signal_Controller.v,1665403884,verilog,,D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/verilog/circuit/Single_Cycle_CPU_1_int.v,,Signal_Controller,,,../../../../mips_cpu.srcs/sources_1/ip/clk_wiz_0,,,,,
D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/verilog/circuit/Single_Cycle_CPU_1_int.v,1667111524,verilog,,D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/verilog/circuit/Single_Cycle_Controller.v,,Single_Cycle_CPU_1_int,,,../../../../mips_cpu.srcs/sources_1/ip/clk_wiz_0,,,,,
D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/verilog/circuit/Single_Cycle_Controller.v,1665403884,verilog,,D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/mips_cpu/mips_cpu.srcs/sources_1/imports/io/divider.v,,Single_Cycle_Controller,,,../../../../mips_cpu.srcs/sources_1/ip/clk_wiz_0,,,,,
D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/verilog/gates/AND_GATE.v,1665403884,verilog,,D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/verilog/gates/AND_GATE_10_INPUTS.v,,AND_GATE,,,../../../../mips_cpu.srcs/sources_1/ip/clk_wiz_0,,,,,
D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/verilog/gates/AND_GATE_10_INPUTS.v,1665403884,verilog,,D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/verilog/gates/AND_GATE_3_INPUTS.v,,AND_GATE_10_INPUTS,,,../../../../mips_cpu.srcs/sources_1/ip/clk_wiz_0,,,,,
D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/verilog/gates/AND_GATE_3_INPUTS.v,1665403884,verilog,,D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/verilog/gates/AND_GATE_4_INPUTS.v,,AND_GATE_3_INPUTS,,,../../../../mips_cpu.srcs/sources_1/ip/clk_wiz_0,,,,,
D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/verilog/gates/AND_GATE_4_INPUTS.v,1665403884,verilog,,D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/verilog/gates/AND_GATE_5_INPUTS.v,,AND_GATE_4_INPUTS,,,../../../../mips_cpu.srcs/sources_1/ip/clk_wiz_0,,,,,
D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/verilog/gates/AND_GATE_5_INPUTS.v,1665403884,verilog,,D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/verilog/gates/AND_GATE_6_INPUTS.v,,AND_GATE_5_INPUTS,,,../../../../mips_cpu.srcs/sources_1/ip/clk_wiz_0,,,,,
D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/verilog/gates/AND_GATE_6_INPUTS.v,1665403884,verilog,,D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/verilog/gates/AND_GATE_7_INPUTS.v,,AND_GATE_6_INPUTS,,,../../../../mips_cpu.srcs/sources_1/ip/clk_wiz_0,,,,,
D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/verilog/gates/AND_GATE_7_INPUTS.v,1665403884,verilog,,D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/verilog/gates/AND_GATE_8_INPUTS.v,,AND_GATE_7_INPUTS,,,../../../../mips_cpu.srcs/sources_1/ip/clk_wiz_0,,,,,
D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/verilog/gates/AND_GATE_8_INPUTS.v,1665403884,verilog,,D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/verilog/arithmetic/Adder.v,,AND_GATE_8_INPUTS,,,../../../../mips_cpu.srcs/sources_1/ip/clk_wiz_0,,,,,
D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/verilog/gates/NOT_GATE.v,1665403884,verilog,,D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/verilog/gates/OR_GATE.v,,NOT_GATE,,,../../../../mips_cpu.srcs/sources_1/ip/clk_wiz_0,,,,,
D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/verilog/gates/OR_GATE.v,1665403884,verilog,,D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/verilog/gates/OR_GATE_11_INPUTS.v,,OR_GATE,,,../../../../mips_cpu.srcs/sources_1/ip/clk_wiz_0,,,,,
D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/verilog/gates/OR_GATE_11_INPUTS.v,1665403884,verilog,,D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/verilog/gates/OR_GATE_13_INPUTS.v,,OR_GATE_11_INPUTS,,,../../../../mips_cpu.srcs/sources_1/ip/clk_wiz_0,,,,,
D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/verilog/gates/OR_GATE_13_INPUTS.v,1665403884,verilog,,D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/verilog/gates/OR_GATE_14_INPUTS.v,,OR_GATE_13_INPUTS,,,../../../../mips_cpu.srcs/sources_1/ip/clk_wiz_0,,,,,
D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/verilog/gates/OR_GATE_14_INPUTS.v,1665403884,verilog,,D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/verilog/gates/OR_GATE_4_INPUTS.v,,OR_GATE_14_INPUTS,,,../../../../mips_cpu.srcs/sources_1/ip/clk_wiz_0,,,,,
D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/verilog/gates/OR_GATE_4_INPUTS.v,1665403884,verilog,,D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/verilog/gates/OR_GATE_5_INPUTS.v,,OR_GATE_4_INPUTS,,,../../../../mips_cpu.srcs/sources_1/ip/clk_wiz_0,,,,,
D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/verilog/gates/OR_GATE_5_INPUTS.v,1665403884,verilog,,D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/verilog/gates/OR_GATE_7_INPUTS.v,,OR_GATE_5_INPUTS,,,../../../../mips_cpu.srcs/sources_1/ip/clk_wiz_0,,,,,
D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/verilog/gates/OR_GATE_7_INPUTS.v,1665403884,verilog,,D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/verilog/memory/RAM_Data_RAM.v,,OR_GATE_7_INPUTS,,,../../../../mips_cpu.srcs/sources_1/ip/clk_wiz_0,,,,,
D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/verilog/memory/D_Flip_Flop.v,1665405078,verilog,,D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/verilog/circuit/ImmGenerator.v,,D_Flip_Flop,,,../../../../mips_cpu.srcs/sources_1/ip/clk_wiz_0,,,,,
D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/verilog/memory/LogisimCounter.v,1665403884,verilog,,D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/verilog/plexers/Multiplexer_2.v,,LogisimCounter,,,../../../../mips_cpu.srcs/sources_1/ip/clk_wiz_0,,,,,
D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/verilog/memory/RAM_Data_RAM.v,1667120080,verilog,,D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/verilog/memory/REGISTER_FLIP_FLOP.v,,RAM_Data_RAM,,,../../../../mips_cpu.srcs/sources_1/ip/clk_wiz_0,,,,,
D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/verilog/memory/REGISTER_FLIP_FLOP.v,1665403884,verilog,,D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/verilog/memory/REGISTER_FLIP_FLOP_EPC.v,,REGISTER_FLIP_FLOP,,,../../../../mips_cpu.srcs/sources_1/ip/clk_wiz_0,,,,,
D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/verilog/memory/REGISTER_FLIP_FLOP_EPC.v,1665403884,verilog,,D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/verilog/memory/REGISTER_FLIP_FLOP_IE.v,,REGISTER_FLIP_FLOP_EPC,,,../../../../mips_cpu.srcs/sources_1/ip/clk_wiz_0,,,,,
D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/verilog/memory/REGISTER_FLIP_FLOP_IE.v,1665403884,verilog,,D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/verilog/memory/REGISTER_FLIP_FLOP_Int1_Request_Register.v,,REGISTER_FLIP_FLOP_IE,,,../../../../mips_cpu.srcs/sources_1/ip/clk_wiz_0,,,,,
D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/verilog/memory/REGISTER_FLIP_FLOP_Int1_Request_Register.v,1665403884,verilog,,D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/verilog/memory/REGISTER_FLIP_FLOP_PC.v,,REGISTER_FLIP_FLOP_Int1_Request_Register,,,../../../../mips_cpu.srcs/sources_1/ip/clk_wiz_0,,,,,
D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/verilog/memory/REGISTER_FLIP_FLOP_PC.v,1665403884,verilog,,D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/verilog/memory/ROM_Instr_ROM.v,,REGISTER_FLIP_FLOP_PC,,,../../../../mips_cpu.srcs/sources_1/ip/clk_wiz_0,,,,,
D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/verilog/memory/ROM_Instr_ROM.v,1667101329,verilog,,D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/verilog/circuit/Regifile.v,,ROM_Instr_ROM,,,../../../../mips_cpu.srcs/sources_1/ip/clk_wiz_0,,,,,
D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/verilog/plexers/Multiplexer_2.v,1665403884,verilog,,D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/verilog/plexers/Multiplexer_bus_16.v,,Multiplexer_2,,,../../../../mips_cpu.srcs/sources_1/ip/clk_wiz_0,,,,,
D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/verilog/plexers/Multiplexer_bus_16.v,1665403884,verilog,,D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/verilog/plexers/Multiplexer_bus_2.v,,Multiplexer_bus_16,,,../../../../mips_cpu.srcs/sources_1/ip/clk_wiz_0,,,,,
D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/verilog/plexers/Multiplexer_bus_2.v,1665403884,verilog,,D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/verilog/plexers/Multiplexer_bus_4.v,,Multiplexer_bus_2,,,../../../../mips_cpu.srcs/sources_1/ip/clk_wiz_0,,,,,
D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/verilog/plexers/Multiplexer_bus_4.v,1665403884,verilog,,D:/lmq/yanshou/cpu_for_tw/Single_Cycle_CPU/Single_Cycle_CPU_1_int/verilog/gates/NOT_GATE.v,,Multiplexer_bus_4,,,../../../../mips_cpu.srcs/sources_1/ip/clk_wiz_0,,,,,
