library std;
use std.textio.all;

library ieee;
use ieee.std_logic_1164.all;

entity TestBench is
end entity;
architecture Behave of TestBench is

component Lab9 is
port(clock2: in std_logic;
outp: out std_logic_vector(7 downto 0));
end component Lab9;

signal clk50: std_logic :='1';
signal clkout: std_logic_vector(7 downto 0);
constant clkper:time:= 20 ns;
begin
     student: Lab9 port map(clk50, clkout);
	  clk50 <= not clk50 after clkper/2;
end Behave;
	  