INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Pranav/LocalWorkspace/EE275/EE275_ProjectWorksapce/MiniProject/MiniProject.srcs/sources_1/new/FullAdd_oneBit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fulladd
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Pranav/LocalWorkspace/EE275/EE275_ProjectWorksapce/MiniProject/MiniProject.srcs/sources_1/new/FullAddr64.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fulladd64
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Pranav/LocalWorkspace/EE275/EE275_ProjectWorksapce/MiniProject/MiniProject.srcs/sources_1/new/FullAddr_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fulladd32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Pranav/LocalWorkspace/EE275/EE275_ProjectWorksapce/MiniProject/MiniProject.srcs/sources_1/new/mult_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multiplier64
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Pranav/LocalWorkspace/EE275/EE275_ProjectWorksapce/MiniProject/MiniProject.srcs/sources_1/new/testALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Pranav/LocalWorkspace/EE275/EE275_ProjectWorksapce/MiniProject/MiniProject.srcs/sim_1/new/tb_ALUTest.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Pranav/LocalWorkspace/EE275/EE275_ProjectWorksapce/MiniProject/MiniProject.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
