Release 14.7 - xst P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.06 secs
 
--> 
Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.06 secs
 
--> 
Reading design: contagem.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "contagem.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "contagem"
Output Format                      : NGC
Target Device                      : xc3s1200e-5-fg320

---- Source Options
Top Module Name                    : contagem
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "/home/pedrot/Desktop/microeletronica/Projeto Final/estados/contagem.vhd" in Library work.
Architecture behavioral of Entity contagem is up to date.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <contagem> in library <work> (architecture <behavioral>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <contagem> in library <work> (Architecture <behavioral>).
Entity <contagem> analyzed. Unit <contagem> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <contagem>.
    Related source file is "/home/pedrot/Desktop/microeletronica/Projeto Final/estados/contagem.vhd".
WARNING:Xst:647 - Input <ss> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <sel> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 16x7-bit ROM for signal <saida$mux0000>.
    Found 4-bit register for signal <ANODO>.
    Found 2-bit adder for signal <ANODO$addsub0000> created at line 87.
    Found 1-of-4 decoder for signal <ANODO$mux0001> created at line 88.
    Found 2-bit up counter for signal <display>.
    Found 32-bit up counter for signal <tick_update>.
    Found 32-bit adder for signal <tick_update$addsub0000> created at line 84.
    Found 32-bit comparator greater for signal <tick_update$cmp_gt0000> created at line 85.
    Found 32-bit up counter for signal <ticks>.
    Found 32-bit adder for signal <ticks$addsub0000> created at line 49.
    Found 32-bit comparator greater for signal <ticks$cmp_gt0000> created at line 50.
    Found 32-bit down counter for signal <timer>.
    Found 31-bit register for signal <valor>.
    Summary:
	inferred   1 ROM(s).
	inferred   4 Counter(s).
	inferred  35 D-type flip-flop(s).
	inferred   3 Adder/Subtractor(s).
	inferred   2 Comparator(s).
	inferred   1 Decoder(s).
Unit <contagem> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 1
 16x7-bit ROM                                          : 1
# Adders/Subtractors                                   : 3
 2-bit adder                                           : 1
 32-bit adder                                          : 2
# Counters                                             : 4
 2-bit up counter                                      : 1
 32-bit down counter                                   : 1
 32-bit up counter                                     : 2
# Registers                                            : 2
 31-bit register                                       : 1
 4-bit register                                        : 1
# Comparators                                          : 2
 32-bit comparator greater                             : 2
# Decoders                                             : 1
 1-of-4 decoder                                        : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <contagem>.
INFO:Xst:3034 - In order to maximize performance and save block RAM resources, the small ROM <Mrom_saida_mux0000> will be implemented on LUT. If you want to force its implementation on block, use option/constraint rom_style.
Unit <contagem> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 1
 16x7-bit ROM                                          : 1
# Adders/Subtractors                                   : 3
 2-bit adder                                           : 1
 32-bit adder                                          : 2
# Counters                                             : 4
 2-bit up counter                                      : 1
 32-bit down counter                                   : 1
 32-bit up counter                                     : 2
# Registers                                            : 35
 Flip-Flops                                            : 35
# Comparators                                          : 2
 32-bit comparator greater                             : 2
# Decoders                                             : 1
 1-of-4 decoder                                        : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <contagem> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block contagem, actual ratio is 1.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 133
 Flip-Flops                                            : 133

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : contagem.ngr
Top Level Output File Name         : contagem
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 14

Cell Usage :
# BELS                             : 617
#      GND                         : 1
#      INV                         : 45
#      LUT1                        : 131
#      LUT2                        : 38
#      LUT3                        : 7
#      LUT4                        : 33
#      MUXCY                       : 197
#      MUXF5                       : 4
#      VCC                         : 1
#      XORCY                       : 160
# FlipFlops/Latches                : 133
#      FDE                         : 69
#      FDR                         : 64
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 11
#      OBUF                        : 11
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s1200efg320-5 

 Number of Slices:                      166  out of   8672     1%  
 Number of Slice Flip Flops:            133  out of  17344     0%  
 Number of 4 input LUTs:                254  out of  17344     1%  
 Number of IOs:                          14
 Number of bonded IOBs:                  12  out of    250     4%  
 Number of GCLKs:                         1  out of     24     4%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 133   |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 8.825ns (Maximum Frequency: 113.311MHz)
   Minimum input arrival time before clock: No path found
   Maximum output required time after clock: 8.983ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 8.825ns (frequency: 113.311MHz)
  Total number of paths / destination ports: 77130 / 266
-------------------------------------------------------------------------
Delay:               8.825ns (Levels of Logic = 35)
  Source:            tick_update_1 (FF)
  Destination:       tick_update_0 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: tick_update_1 to tick_update_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              2   0.514   0.532  tick_update_1 (tick_update_1)
     LUT1:I0->O            1   0.612   0.000  Madd_tick_update_addsub0000_cy<1>_rt (Madd_tick_update_addsub0000_cy<1>_rt)
     MUXCY:S->O            1   0.404   0.000  Madd_tick_update_addsub0000_cy<1> (Madd_tick_update_addsub0000_cy<1>)
     MUXCY:CI->O           1   0.051   0.000  Madd_tick_update_addsub0000_cy<2> (Madd_tick_update_addsub0000_cy<2>)
     MUXCY:CI->O           1   0.051   0.000  Madd_tick_update_addsub0000_cy<3> (Madd_tick_update_addsub0000_cy<3>)
     MUXCY:CI->O           1   0.051   0.000  Madd_tick_update_addsub0000_cy<4> (Madd_tick_update_addsub0000_cy<4>)
     MUXCY:CI->O           1   0.051   0.000  Madd_tick_update_addsub0000_cy<5> (Madd_tick_update_addsub0000_cy<5>)
     MUXCY:CI->O           1   0.051   0.000  Madd_tick_update_addsub0000_cy<6> (Madd_tick_update_addsub0000_cy<6>)
     MUXCY:CI->O           1   0.051   0.000  Madd_tick_update_addsub0000_cy<7> (Madd_tick_update_addsub0000_cy<7>)
     MUXCY:CI->O           1   0.051   0.000  Madd_tick_update_addsub0000_cy<8> (Madd_tick_update_addsub0000_cy<8>)
     MUXCY:CI->O           1   0.051   0.000  Madd_tick_update_addsub0000_cy<9> (Madd_tick_update_addsub0000_cy<9>)
     MUXCY:CI->O           1   0.051   0.000  Madd_tick_update_addsub0000_cy<10> (Madd_tick_update_addsub0000_cy<10>)
     MUXCY:CI->O           1   0.051   0.000  Madd_tick_update_addsub0000_cy<11> (Madd_tick_update_addsub0000_cy<11>)
     MUXCY:CI->O           1   0.051   0.000  Madd_tick_update_addsub0000_cy<12> (Madd_tick_update_addsub0000_cy<12>)
     MUXCY:CI->O           1   0.051   0.000  Madd_tick_update_addsub0000_cy<13> (Madd_tick_update_addsub0000_cy<13>)
     MUXCY:CI->O           1   0.051   0.000  Madd_tick_update_addsub0000_cy<14> (Madd_tick_update_addsub0000_cy<14>)
     MUXCY:CI->O           1   0.051   0.000  Madd_tick_update_addsub0000_cy<15> (Madd_tick_update_addsub0000_cy<15>)
     MUXCY:CI->O           1   0.051   0.000  Madd_tick_update_addsub0000_cy<16> (Madd_tick_update_addsub0000_cy<16>)
     MUXCY:CI->O           1   0.051   0.000  Madd_tick_update_addsub0000_cy<17> (Madd_tick_update_addsub0000_cy<17>)
     MUXCY:CI->O           1   0.051   0.000  Madd_tick_update_addsub0000_cy<18> (Madd_tick_update_addsub0000_cy<18>)
     MUXCY:CI->O           1   0.051   0.000  Madd_tick_update_addsub0000_cy<19> (Madd_tick_update_addsub0000_cy<19>)
     MUXCY:CI->O           1   0.051   0.000  Madd_tick_update_addsub0000_cy<20> (Madd_tick_update_addsub0000_cy<20>)
     MUXCY:CI->O           1   0.051   0.000  Madd_tick_update_addsub0000_cy<21> (Madd_tick_update_addsub0000_cy<21>)
     MUXCY:CI->O           1   0.051   0.000  Madd_tick_update_addsub0000_cy<22> (Madd_tick_update_addsub0000_cy<22>)
     MUXCY:CI->O           1   0.051   0.000  Madd_tick_update_addsub0000_cy<23> (Madd_tick_update_addsub0000_cy<23>)
     MUXCY:CI->O           1   0.051   0.000  Madd_tick_update_addsub0000_cy<24> (Madd_tick_update_addsub0000_cy<24>)
     MUXCY:CI->O           1   0.051   0.000  Madd_tick_update_addsub0000_cy<25> (Madd_tick_update_addsub0000_cy<25>)
     MUXCY:CI->O           1   0.051   0.000  Madd_tick_update_addsub0000_cy<26> (Madd_tick_update_addsub0000_cy<26>)
     MUXCY:CI->O           1   0.051   0.000  Madd_tick_update_addsub0000_cy<27> (Madd_tick_update_addsub0000_cy<27>)
     MUXCY:CI->O           1   0.051   0.000  Madd_tick_update_addsub0000_cy<28> (Madd_tick_update_addsub0000_cy<28>)
     MUXCY:CI->O           1   0.051   0.000  Madd_tick_update_addsub0000_cy<29> (Madd_tick_update_addsub0000_cy<29>)
     XORCY:CI->O           1   0.699   0.360  Madd_tick_update_addsub0000_xor<30> (tick_update_addsub0000<30>)
     LUT4:I3->O            1   0.612   0.000  Mcompar_tick_update_cmp_gt0000_lut<10> (Mcompar_tick_update_cmp_gt0000_lut<10>)
     MUXCY:S->O            1   0.404   0.000  Mcompar_tick_update_cmp_gt0000_cy<10> (Mcompar_tick_update_cmp_gt0000_cy<10>)
     MUXCY:CI->O           1   0.399   0.357  Mcompar_tick_update_cmp_gt0000_cy<11> (Mcompar_tick_update_cmp_gt0000_cy<11>)
     INV:I->O             69   0.612   1.083  Mcompar_tick_update_cmp_gt0000_cy<11>_inv_INV_0 (tick_update_cmp_gt0000)
     FDR:R                     0.795          tick_update_0
    ----------------------------------------
    Total                      8.825ns (6.494ns logic, 2.332ns route)
                                       (73.6% logic, 26.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 374 / 11
-------------------------------------------------------------------------
Offset:              8.983ns (Levels of Logic = 12)
  Source:            valor_23 (FF)
  Destination:       saida<3> (PAD)
  Source Clock:      clk rising

  Data Path: valor_23 to saida<3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              1   0.514   0.509  valor_23 (valor_23)
     LUT3:I0->O            1   0.612   0.000  saida_and0000_wg_lut<0> (saida_and0000_wg_lut<0>)
     MUXCY:S->O            1   0.404   0.000  saida_and0000_wg_cy<0> (saida_and0000_wg_cy<0>)
     MUXCY:CI->O           1   0.051   0.000  saida_and0000_wg_cy<1> (saida_and0000_wg_cy<1>)
     MUXCY:CI->O           1   0.051   0.000  saida_and0000_wg_cy<2> (saida_and0000_wg_cy<2>)
     MUXCY:CI->O           1   0.051   0.000  saida_and0000_wg_cy<3> (saida_and0000_wg_cy<3>)
     MUXCY:CI->O           1   0.051   0.000  saida_and0000_wg_cy<4> (saida_and0000_wg_cy<4>)
     MUXCY:CI->O           1   0.051   0.000  saida_and0000_wg_cy<5> (saida_and0000_wg_cy<5>)
     MUXCY:CI->O           9   0.399   0.727  saida_and0000_wg_cy<6> (saida_and0000)
     LUT3:I2->O            1   0.612   0.000  saida<6>1 (saida<6>1)
     MUXF5:I1->O           2   0.278   0.532  saida<6>_f5 (saida_6_OBUF)
     LUT4:I0->O            1   0.612   0.357  saida<3>1 (saida_3_OBUF)
     OBUF:I->O                 3.169          saida_3_OBUF (saida<3>)
    ----------------------------------------
    Total                      8.983ns (6.858ns logic, 2.125ns route)
                                       (76.3% logic, 23.7% route)

=========================================================================


Total REAL time to Xst completion: 5.00 secs
Total CPU time to Xst completion: 3.76 secs
 
--> 


Total memory usage is 519140 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    2 (   0 filtered)
Number of infos    :    1 (   0 filtered)

