
---------- Begin Simulation Statistics ----------
final_tick                                 5478068000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  77249                       # Simulator instruction rate (inst/s)
host_mem_usage                                 675124                       # Number of bytes of host memory used
host_op_rate                                   145592                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   129.45                       # Real time elapsed on the host
host_tick_rate                               42317515                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    10000001                       # Number of instructions simulated
sim_ops                                      18847133                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.005478                       # Number of seconds simulated
sim_ticks                                  5478068000                       # Number of ticks simulated
system.cpu.cc_regfile_reads                  12204611                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  5898069                       # number of cc regfile writes
system.cpu.committedInsts                    10000001                       # Number of Instructions Simulated
system.cpu.committedOps                      18847133                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.095614                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.095614                       # CPI: Total CPI of All Threads
system.cpu.fp_regfile_reads                    529390                       # number of floating regfile reads
system.cpu.fp_regfile_writes                   290649                       # number of floating regfile writes
system.cpu.idleCycles                           85743                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                74397                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                  2199984                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.830634                       # Inst execution rate
system.cpu.iew.exec_refs                      4081066                       # number of memory reference insts executed
system.cpu.iew.exec_stores                    1660437                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                  899453                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts               2472075                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                 61                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts              1760                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts              1707337                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts            20745283                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts               2420629                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts            196809                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts              20056678                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                   7225                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                715186                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                  66385                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                729144                       # Number of cycles IEW is unblocking
system.cpu.iew.memOrderViolationEvents            196                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect        49800                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect          24597                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                  22684164                       # num instructions consuming a value
system.cpu.iew.wb_count                      19986094                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.610660                       # average fanout of values written-back
system.cpu.iew.wb_producers                  13852304                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.824192                       # insts written-back per cycle
system.cpu.iew.wb_sent                       20022585                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                 31052697                       # number of integer regfile reads
system.cpu.int_regfile_writes                16019888                       # number of integer regfile writes
system.cpu.ipc                               0.912731                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.912731                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass            198336      0.98%      0.98% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu              15492022     76.49%     77.47% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                85880      0.42%     77.89% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                116742      0.58%     78.47% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd               42717      0.21%     78.68% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     78.68% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                  32      0.00%     78.68% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     78.68% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     78.68% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     78.68% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     78.68% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     78.68% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                  472      0.00%     78.68% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     78.68% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                22637      0.11%     78.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                   20      0.00%     78.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                33297      0.16%     78.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc              121630      0.60%     79.56% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     79.56% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     79.56% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                310      0.00%     79.56% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     79.56% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     79.56% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     79.56% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     79.56% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     79.56% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     79.56% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               4      0.00%     79.56% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     79.56% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     79.56% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              2      0.00%     79.56% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.56% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     79.56% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     79.56% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     79.56% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     79.56% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     79.56% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     79.56% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     79.56% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     79.56% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     79.56% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     79.56% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     79.56% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     79.56% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     79.56% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     79.56% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     79.56% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead              2363888     11.67%     91.23% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite             1535910      7.58%     98.82% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead           90218      0.45%     99.26% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite         149371      0.74%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               20253488                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                  499272                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads              986917                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses       469902                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes             599397                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                      315748                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.015590                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                  264929     83.91%     83.91% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     83.91% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     83.91% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     83.91% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     83.91% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     83.91% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     83.91% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     83.91% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     83.91% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     83.91% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     83.91% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     83.91% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     83.91% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                     20      0.01%     83.91% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      1      0.00%     83.91% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                    766      0.24%     84.15% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                   301      0.10%     84.25% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     84.25% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     84.25% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    2      0.00%     84.25% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     84.25% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     84.25% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     84.25% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     84.25% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     84.25% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     84.25% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     84.25% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     84.25% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     84.25% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     84.25% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     84.25% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     84.25% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     84.25% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     84.25% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     84.25% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     84.25% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     84.25% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     84.25% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     84.25% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     84.25% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     84.25% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     84.25% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     84.25% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     84.25% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     84.25% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     84.25% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                  22834      7.23%     91.48% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                 16113      5.10%     96.59% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead               313      0.10%     96.68% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite            10469      3.32%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses               19871628                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads           50714484                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses     19516192                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes          22044210                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                   20745140                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                  20253488                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                 143                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined         1898138                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued              8284                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved             77                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined      2468623                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples      10870394                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.863179                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.377344                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             5574755     51.28%     51.28% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              756410      6.96%     58.24% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              911466      8.38%     66.63% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              928533      8.54%     75.17% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              748087      6.88%     82.05% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5              641023      5.90%     87.95% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6              709584      6.53%     94.48% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7              370708      3.41%     97.89% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8              229828      2.11%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total        10870394                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.848598                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.memDep0.conflictingLoads             69112                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores            15521                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads              2472075                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores             1707337                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                 8472034                       # number of misc regfile reads
system.cpu.misc_regfile_writes                     18                       # number of misc regfile writes
system.cpu.numCycles                         10956137                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.timesIdled                             901                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.workload.numSyscalls                    54                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        30270                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         69263                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests           15                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            4                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests        60889                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          578                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       122796                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            582                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                           250                       # Clock period in ticks
system.cpu.branchPred.lookups                 2497193                       # Number of BP lookups
system.cpu.branchPred.condPredicted           2046355                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             76350                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              1006320                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                  941766                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             93.585142                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                  122247                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                  6                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups           60088                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits              52201                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses             7887                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted          420                       # Number of mispredicted indirect branches.
system.cpu.commit.commitSquashedInsts         1889377                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls              66                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts             65451                       # The number of times a branch was mispredicted
system.cpu.commit.numCommittedDist::samples     10596878                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::mean     1.778555                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::stdev     2.654395                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::0         5924695     55.91%     55.91% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::1         1093377     10.32%     66.23% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::2          542502      5.12%     71.35% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::3          970905      9.16%     80.51% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::4          240209      2.27%     82.78% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::5          336356      3.17%     85.95% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::6          301950      2.85%     88.80% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::7          193351      1.82%     90.62% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::8          993533      9.38%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::total     10596878                       # Number of insts commited each cycle
system.cpu.commit.instsCommitted             10000001                       # Number of instructions committed
system.cpu.commit.opsCommitted               18847133                       # Number of ops (including micro ops) committed
system.cpu.commit.memRefs                     3855806                       # Number of memory references committed
system.cpu.commit.loads                       2239682                       # Number of loads committed
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.membars                          32                       # Number of memory barriers committed
system.cpu.commit.branches                    2096089                       # Number of branches committed
system.cpu.commit.vector                            0                       # Number of committed Vector instructions.
system.cpu.commit.floating                     432909                       # Number of committed floating point instructions.
system.cpu.commit.integer                    18491276                       # Number of committed integer instructions.
system.cpu.commit.functionCalls                105987                       # Number of function calls committed.
system.cpu.commit.committedInstType_0::No_OpClass       186599      0.99%      0.99% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntAlu     14415807     76.49%     77.48% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntMult        83587      0.44%     77.92% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntDiv       113626      0.60%     78.52% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatAdd        42444      0.23%     78.75% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     78.75% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCvt           32      0.00%     78.75% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     78.75% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     78.75% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     78.75% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     78.75% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     78.75% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAdd          398      0.00%     78.75% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     78.75% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAlu        11366      0.06%     78.81% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCmp           20      0.00%     78.81% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCvt        23970      0.13%     78.94% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMisc       113367      0.60%     79.54% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     79.54% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     79.54% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShift          105      0.00%     79.54% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     79.54% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     79.54% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     79.54% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAdd            0      0.00%     79.54% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     79.54% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     79.54% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCvt            4      0.00%     79.54% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatDiv            0      0.00%     79.54% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     79.54% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMult            2      0.00%     79.54% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     79.54% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     79.54% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     79.54% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     79.54% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     79.54% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     79.54% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     79.54% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     79.54% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     79.54% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     79.54% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     79.54% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     79.54% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     79.54% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     79.54% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     79.54% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     79.54% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemRead      2173523     11.53%     91.07% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemWrite      1467717      7.79%     98.86% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemRead        66159      0.35%     99.21% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemWrite       148407      0.79%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::total     18847133                       # Class of committed instruction
system.cpu.commit.commitEligibleSamples        993533                       # number cycles where commit BW limit reached
system.cpu.dcache.demand_hits::.cpu.data      3500182                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          3500182                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      3500182                       # number of overall hits
system.cpu.dcache.overall_hits::total         3500182                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        69439                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          69439                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        69439                       # number of overall misses
system.cpu.dcache.overall_misses::total         69439                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   4434152999                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   4434152999                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   4434152999                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   4434152999                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      3569621                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      3569621                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      3569621                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      3569621                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.019453                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.019453                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.019453                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.019453                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 63856.809559                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 63856.809559                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 63856.809559                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 63856.809559                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        16016                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               385                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    41.600000                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        40518                       # number of writebacks
system.cpu.dcache.writebacks::total             40518                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        24759                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        24759                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        24759                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        24759                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        44680                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        44680                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        44680                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        44680                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   3173634999                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   3173634999                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   3173634999                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   3173634999                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.012517                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.012517                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.012517                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.012517                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 71030.326746                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 71030.326746                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 71030.326746                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 71030.326746                       # average overall mshr miss latency
system.cpu.dcache.replacements                  44166                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      1919116                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         1919116                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        34379                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         34379                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   1902761000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   1902761000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      1953495                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      1953495                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.017599                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.017599                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 55346.606940                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 55346.606940                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        22175                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        22175                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        12204                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        12204                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    721956500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    721956500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.006247                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.006247                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 59157.366437                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 59157.366437                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data      1581066                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        1581066                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        35060                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        35060                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   2531391999                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   2531391999                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data      1616126                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      1616126                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.021694                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.021694                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 72201.711323                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 72201.711323                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data         2584                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         2584                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        32476                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        32476                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   2451678499                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   2451678499                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.020095                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.020095                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 75492.009453                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 75492.009453                       # average WriteReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED   5478068000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           509.340171                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             3544862                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             44678                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             79.342450                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            163000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   509.340171                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.994805                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.994805                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           74                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          328                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           79                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           31                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           7183920                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          7183920                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   5478068000                       # Cumulative time (in ticks) in various power states
system.cpu.decode.idleCycles                  2060363                       # Number of cycles decode is idle
system.cpu.decode.blockedCycles               5366892                       # Number of cycles decode is blocked
system.cpu.decode.runCycles                   3072821                       # Number of cycles decode is running
system.cpu.decode.unblockCycles                303933                       # Number of cycles decode is unblocking
system.cpu.decode.squashCycles                  66385                       # Number of cycles decode is squashing
system.cpu.decode.branchResolved               906247                       # Number of times decode resolved a  branch
system.cpu.decode.branchMispred                 11152                       # Number of times decode detected a branch misprediction
system.cpu.decode.decodedInsts               21586638                       # Number of instructions handled by decode
system.cpu.decode.squashedInsts                 60616                       # Number of squashed instructions handled by decode
system.cpu.dtb.rdAccesses                     2422186                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                     1660441                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                           621                       # TLB misses on read requests
system.cpu.dtb.wrMisses                         18314                       # TLB misses on write requests
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   5478068000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   5478068000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   5478068000                       # Cumulative time (in ticks) in various power states
system.cpu.fetch.icacheStallCycles            2289925                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.insts                       11866469                       # Number of instructions fetch has processed
system.cpu.fetch.branches                     2497193                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches            1116214                       # Number of branches that fetch has predicted taken
system.cpu.fetch.cycles                       8500642                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.squashCycles                  155032                       # Number of cycles fetch has spent squashing
system.cpu.fetch.miscStallCycles                  271                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.cpu.fetch.pendingTrapStallCycles          2031                       # Number of stall cycles due to pending traps
system.cpu.fetch.pendingQuiesceStallCycles            9                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.cacheLines                   1829335                       # Number of cache lines fetched
system.cpu.fetch.icacheSquashes                 38088                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.nisnDist::samples           10870394                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::mean              2.055301                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::stdev             3.185927                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::0                  7149438     65.77%     65.77% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::1                   162997      1.50%     67.27% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::2                   384877      3.54%     70.81% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::3                   316794      2.91%     73.72% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::4                   233910      2.15%     75.88% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::5                   237187      2.18%     78.06% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::6                   270873      2.49%     80.55% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::7                   202558      1.86%     82.41% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::8                  1911760     17.59%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::total             10870394                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.227926                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.083089                       # Number of inst fetches per cycle
system.cpu.icache.demand_hits::.cpu.inst      1811621                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1811621                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1811621                       # number of overall hits
system.cpu.icache.overall_hits::total         1811621                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst        17714                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          17714                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst        17714                       # number of overall misses
system.cpu.icache.overall_misses::total         17714                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    329453500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    329453500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    329453500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    329453500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1829335                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1829335                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1829335                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1829335                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.009683                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.009683                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.009683                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.009683                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 18598.481427                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 18598.481427                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 18598.481427                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 18598.481427                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          242                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 4                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    60.500000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks        16721                       # number of writebacks
system.cpu.icache.writebacks::total             16721                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst          485                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          485                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          485                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          485                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst        17229                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        17229                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst        17229                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        17229                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    286496000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    286496000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    286496000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    286496000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.009418                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.009418                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.009418                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.009418                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 16628.707412                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 16628.707412                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 16628.707412                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 16628.707412                       # average overall mshr miss latency
system.cpu.icache.replacements                  16721                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1811621                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1811621                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst        17714                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         17714                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    329453500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    329453500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1829335                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1829335                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.009683                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.009683                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 18598.481427                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 18598.481427                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          485                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          485                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst        17229                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        17229                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    286496000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    286496000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.009418                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.009418                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 16628.707412                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 16628.707412                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED   5478068000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           503.223739                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1828850                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             17229                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            106.149515                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             79500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   503.223739                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.982859                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.982859                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          506                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          503                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.988281                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           3675899                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          3675899                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   5478068000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                     1829642                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                           445                       # TLB misses on write requests
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   5478068000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   5478068000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   5478068000                       # Cumulative time (in ticks) in various power states
system.cpu.lsq0.forwLoads                      462974                       # Number of loads that had data forwarded from stores
system.cpu.lsq0.squashedLoads                  232391                       # Number of loads squashed
system.cpu.lsq0.ignoredResponses                 5726                       # Number of memory responses ignored because the instruction is squashed
system.cpu.lsq0.memOrderViolation                 196                       # Number of memory ordering violations
system.cpu.lsq0.squashedStores                  91212                       # Number of stores squashed
system.cpu.lsq0.rescheduledLoads                 5259                       # Number of loads that were rescheduled
system.cpu.lsq0.blockedByCache                    285                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.power_state.pwrStateResidencyTicks::ON   5478068000                       # Cumulative time (in ticks) in various power states
system.cpu.rename.squashCycles                  66385                       # Number of cycles rename is squashing
system.cpu.rename.idleCycles                  2231064                       # Number of cycles rename is idle
system.cpu.rename.blockCycles                 1740224                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           2607                       # count of cycles rename stalledfor serializing inst
system.cpu.rename.runCycles                   3198835                       # Number of cycles rename is running
system.cpu.rename.unblockCycles               3631279                       # Number of cycles rename is unblocking
system.cpu.rename.renamedInsts               21272931                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                  7364                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                 129596                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                    807                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                3453274                       # Number of times rename has blocked due to SQ full
system.cpu.rename.renamedOperands            23672550                       # Number of destination operands rename has renamed
system.cpu.rename.lookups                    56032474                       # Number of register rename lookups that rename has made
system.cpu.rename.intLookups                 33081657                       # Number of integer rename lookups
system.cpu.rename.fpLookups                    603821                       # Number of floating rename lookups
system.cpu.rename.committedMaps              20863668                       # Number of HB maps that are committed
system.cpu.rename.undoneMaps                  2808844                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializing                      37                       # count of serializing insts renamed
system.cpu.rename.tempSerializing                  22                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                   1700768                       # count of insts added to the skid buffer
system.cpu.rob.reads                         30329806                       # The number of ROB reads
system.cpu.rob.writes                        41748335                       # The number of ROB writes
system.cpu.thread_0.numInsts                 10000001                       # Number of Instructions committed
system.cpu.thread_0.numOps                   18847133                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst                15885                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                 7026                       # number of demand (read+write) hits
system.l2.demand_hits::total                    22911                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst               15885                       # number of overall hits
system.l2.overall_hits::.cpu.data                7026                       # number of overall hits
system.l2.overall_hits::total                   22911                       # number of overall hits
system.l2.demand_misses::.cpu.inst               1342                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data              37652                       # number of demand (read+write) misses
system.l2.demand_misses::total                  38994                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst              1342                       # number of overall misses
system.l2.overall_misses::.cpu.data             37652                       # number of overall misses
system.l2.overall_misses::total                 38994                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     93639500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data   3030929000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       3124568500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     93639500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data   3030929000                       # number of overall miss cycles
system.l2.overall_miss_latency::total      3124568500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst            17227                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data            44678                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                61905                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst           17227                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data           44678                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               61905                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.077901                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.842741                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.629901                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.077901                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.842741                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.629901                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 69776.080477                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 80498.486136                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 80129.468636                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 69776.080477                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 80498.486136                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 80129.468636                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               27395                       # number of writebacks
system.l2.writebacks::total                     27395                       # number of writebacks
system.l2.demand_mshr_misses::.cpu.inst          1342                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data         37652                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             38994                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst         1342                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data        37652                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            38994                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     79923000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data   2647456000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   2727379000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     79923000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data   2647456000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   2727379000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.077901                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.842741                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.629901                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.077901                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.842741                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.629901                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 59555.141580                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 70313.821311                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 69943.555419                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 59555.141580                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 70313.821311                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 69943.555419                       # average overall mshr miss latency
system.l2.replacements                          30847                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        40518                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            40518                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        40518                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        40518                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks        16721                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total            16721                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks        16721                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total        16721                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks            3                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total             3                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.UpgradeReq_hits::.cpu.data                2                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    2                       # number of UpgradeReq hits
system.l2.UpgradeReq_accesses::.cpu.data            2                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total                2                       # number of UpgradeReq accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data              3712                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  3712                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data           28767                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               28767                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data   2363006000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    2363006000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data         32479                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             32479                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.885711                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.885711                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 82142.941565                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 82142.941565                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data        28767                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          28767                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data   2070221250                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   2070221250                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.885711                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.885711                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 71965.142351                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 71965.142351                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst          15885                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              15885                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst         1342                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             1342                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     93639500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     93639500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst        17227                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total          17227                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.077901                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.077901                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 69776.080477                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 69776.080477                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         1342                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         1342                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     79923000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     79923000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.077901                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.077901                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 59555.141580                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 59555.141580                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data          3314                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total              3314                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data         8885                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            8885                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data    667923000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    667923000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data        12199                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         12199                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.728338                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.728338                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 75174.226224                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 75174.226224                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data         8885                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         8885                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data    577234750                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    577234750                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.728338                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.728338                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 64967.332583                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 64967.332583                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED   5478068000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  7673.444402                       # Cycle average of tags in use
system.l2.tags.total_refs                      122784                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     39039                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      3.145163                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     68750                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       9.147769                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst       246.210284                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      7418.086349                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.001117                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.030055                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.905528                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.936700                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          8192                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           65                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          596                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         5744                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         1787                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   1021335                       # Number of tag accesses
system.l2.tags.data_accesses                  1021335                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED   5478068000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples     27395.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      1342.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     37652.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000708902250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         1672                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         1672                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              104441                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              25720                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       38994                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      27395                       # Number of write requests accepted
system.mem_ctrls.readBursts                     38994                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    27395                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.12                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      23.47                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 38994                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                27395                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   31297                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    6725                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     889                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      80                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    294                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    298                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   1450                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   1653                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   1685                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   1679                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   1676                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   1680                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   1677                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   1675                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   1687                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   1697                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   1700                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   1722                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   1773                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   1684                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   1672                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   1672                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples         1672                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      23.316986                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     17.452312                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    173.023025                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255          1667     99.70%     99.70% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511            2      0.12%     99.82% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-767            2      0.12%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6912-7167            1      0.06%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          1672                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         1672                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.369617                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.351253                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.797053                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             1371     82.00%     82.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                2      0.12%     82.12% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              282     16.87%     98.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               16      0.96%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                1      0.06%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          1672                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                 2495616                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              1753280                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    455.56                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    320.05                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                    5477796000                       # Total gap between requests
system.mem_ctrls.avgGap                      82510.60                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst        85888                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data      2409728                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks      1751680                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 15678520.237426770851                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 439886470.923690617085                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 319762368.776729285717                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst         1342                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data        37652                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks        27395                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     35637000                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data   1404936750                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 123293660500                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     26555.14                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     37313.73                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks   4500589.91                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst        85888                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data      2409728                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total       2495616                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst        85888                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total        85888                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks      1753280                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total      1753280                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst         1342                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data        37652                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total          38994                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks        27395                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total         27395                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst     15678520                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data    439886471                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        455564991                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst     15678520                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total     15678520                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks    320054443                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total       320054443                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks    320054443                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst     15678520                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data    439886471                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       775619434                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts                38994                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts               27370                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0         2326                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1         2383                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2         2546                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3         2366                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4         2514                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5         2592                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6         2337                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7         2506                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8         2445                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9         2397                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10         2351                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11         2375                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12         2582                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13         2439                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14         2449                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15         2386                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0         1608                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1         1588                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2         1830                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3         1717                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4         1762                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5         1730                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6         1659                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7         1792                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8         1769                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9         1719                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10         1682                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11         1652                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12         1784                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13         1714                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14         1662                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15         1702                       # Per bank write bursts
system.mem_ctrls.dram.totQLat               709436250                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat             194970000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat         1440573750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                18193.47                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           36943.47                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits               19070                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits              14604                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            48.90                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           53.36                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples        32678                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   129.942836                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean    96.377227                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   143.405359                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127        21444     65.62%     65.62% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255         7039     21.54%     87.16% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383         1795      5.49%     92.66% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511         1025      3.14%     95.79% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639          699      2.14%     97.93% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767          283      0.87%     98.80% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895          163      0.50%     99.30% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023           62      0.19%     99.49% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151          168      0.51%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total        32678                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead               2495616                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten            1751680                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              455.564991                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW              319.762369                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    6.06                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                3.56                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               2.50                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               50.74                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED   5478068000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy       117574380                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy        62461905                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy      139729800                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy      71440920                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 432091920.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy   2411366760                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy     72953760                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy    3307619445                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   603.793061                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE    169675000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF    182780000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT   5125613000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy       115832220                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy        61551105                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy      138687360                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy      71430480                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 432091920.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy   2408322390                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy     75517440                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy    3303432915                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   603.028826                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE    176090250                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF    182780000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT   5119197750                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED   5478068000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              10227                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        27395                       # Transaction distribution
system.membus.trans_dist::CleanEvict             2874                       # Transaction distribution
system.membus.trans_dist::ReadExReq             28767                       # Transaction distribution
system.membus.trans_dist::ReadExResp            28767                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         10227                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port       108257                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l2.mem_side_port::total       108257                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                 108257                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port      4248896                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::total      4248896                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                 4248896                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             38994                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   38994    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               38994                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED   5478068000                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer2.occupancy            44710750                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.8                       # Layer utilization (%)
system.membus.respLayer1.occupancy           48742500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.9                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp             29428                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        67913                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean        16721                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            7100                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq               2                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp              2                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            32479                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           32479                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq         17229                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        12199                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        51177                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port       133526                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total                184703                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port      2172672                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      5452544                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total                7625216                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                           30849                       # Total snoops (count)
system.tol2bus.snoopTraffic                   1753408                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples            92756                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.006501                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.080901                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  92157     99.35%     99.35% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    595      0.64%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      4      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              92756                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED   5478068000                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy          118637000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy          25844498                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.5                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          67018000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.2                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
