<profile>
    <ReportVersion>
        <Version>2023.2</Version>
    </ReportVersion>
    <UserAssignments>
        <unit>ns</unit>
        <ProductFamily>virtexuplusHBM</ProductFamily>
        <Part>xcu280-fsvh2892-2L-e</Part>
        <TopModelName>forward</TopModelName>
        <TargetClockPeriod>3.33</TargetClockPeriod>
        <ClockUncertainty>0.90</ClockUncertainty>
        <FlowTarget>vivado</FlowTarget>
    </UserAssignments>
    <PerformanceEstimates>
        <PipelineType>dataflow</PipelineType>
        <SummaryOfTimingAnalysis>
            <unit>ns</unit>
            <EstimatedClockPeriod>2.697</EstimatedClockPeriod>
        </SummaryOfTimingAnalysis>
        <SummaryOfOverallLatency>
            <unit>clock cycles</unit>
            <Best-caseLatency>799519</Best-caseLatency>
            <Average-caseLatency>799519</Average-caseLatency>
            <Worst-caseLatency>799519</Worst-caseLatency>
            <Best-caseRealTimeLatency>2.662 ms</Best-caseRealTimeLatency>
            <Average-caseRealTimeLatency>2.662 ms</Average-caseRealTimeLatency>
            <Worst-caseRealTimeLatency>2.662 ms</Worst-caseRealTimeLatency>
            <DataflowPipelineThroughput>639612</DataflowPipelineThroughput>
            <Interval-min>639612</Interval-min>
            <Interval-max>639612</Interval-max>
        </SummaryOfOverallLatency>
        <SummaryOfViolations>
            <IssueType>-</IssueType>
            <ViolationType>-</ViolationType>
            <SourceLocation>src/atax.cpp:113</SourceLocation>
        </SummaryOfViolations>
    </PerformanceEstimates>
    <AreaEstimates>
        <Resources>
            <BRAM_18K>630</BRAM_18K>
            <DSP>8</DSP>
            <FF>2262</FF>
            <LUT>2597</LUT>
            <URAM>0</URAM>
        </Resources>
        <AvailableResources>
            <BRAM_18K>4032</BRAM_18K>
            <DSP>9024</DSP>
            <FF>2607360</FF>
            <LUT>1303680</LUT>
            <URAM>960</URAM>
        </AvailableResources>
    </AreaEstimates>
    <InterfaceSummary>
        <RtlPorts>
            <name>ap_clk</name>
            <Object>forward</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_rst</name>
            <Object>forward</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_start</name>
            <Object>forward</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_done</name>
            <Object>forward</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_ready</name>
            <Object>forward</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_idle</name>
            <Object>forward</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>v37_address0</name>
            <Object>v37</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>18</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v37_ce0</name>
            <Object>v37</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v37_d0</name>
            <Object>v37</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v37_q0</name>
            <Object>v37</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v37_we0</name>
            <Object>v37</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v37_address1</name>
            <Object>v37</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>18</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v37_ce1</name>
            <Object>v37</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v37_d1</name>
            <Object>v37</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v37_q1</name>
            <Object>v37</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v37_we1</name>
            <Object>v37</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v38_address0</name>
            <Object>v38</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>9</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v38_ce0</name>
            <Object>v38</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v38_d0</name>
            <Object>v38</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v38_q0</name>
            <Object>v38</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v38_we0</name>
            <Object>v38</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v38_address1</name>
            <Object>v38</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>9</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v38_ce1</name>
            <Object>v38</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v38_d1</name>
            <Object>v38</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v38_q1</name>
            <Object>v38</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v38_we1</name>
            <Object>v38</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v39_address0</name>
            <Object>v39</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>9</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v39_ce0</name>
            <Object>v39</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v39_d0</name>
            <Object>v39</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v39_q0</name>
            <Object>v39</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v39_we0</name>
            <Object>v39</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v39_address1</name>
            <Object>v39</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>9</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v39_ce1</name>
            <Object>v39</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v39_d1</name>
            <Object>v39</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v39_q1</name>
            <Object>v39</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v39_we1</name>
            <Object>v39</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
    </InterfaceSummary>
    <RTLDesignHierarchy>
        <TopModule MAX_DEPTH="3">
            <ModuleName>forward</ModuleName>
            <InstancesList>
                <Instance>
                    <InstName>node3_U0</InstName>
                    <ModuleName>node3</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>64</ID>
                    <BindInstances>v28_U add_ln86_1_fu_171_p2 add_ln86_fu_183_p2 mul_9ns_10ns_18_1_1_U3 add_ln90_fu_293_p2 fmul_32ns_32ns_32_4_max_dsp_1_U2 fadd_32ns_32ns_32_5_no_dsp_1_U1 add_ln87_fu_251_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>node2_U0</InstName>
                    <ModuleName>node2</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>73</ID>
                    <BindInstances>add_ln68_1_fu_116_p2 add_ln68_fu_128_p2 mac_muladd_9ns_9ns_9ns_18_4_1_U11 mac_muladd_9ns_9ns_9ns_18_4_1_U11 mac_muladd_9ns_9ns_9ns_18_4_1_U12 mac_muladd_9ns_9ns_9ns_18_4_1_U12 add_ln69_fu_160_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>node1_U0</InstName>
                    <ModuleName>node1</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>80</ID>
                    <BindInstances>v8_U v9_U add_ln38_1_fu_181_p2 add_ln38_fu_193_p2 mul_9ns_10ns_18_1_1_U18 add_ln42_fu_299_p2 fmul_32ns_32ns_32_4_max_dsp_1_U17 fadd_32ns_32ns_32_5_no_dsp_1_U16 add_ln39_fu_265_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>node0_U0</InstName>
                    <ModuleName>node0</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>87</ID>
                    <BindInstances>add_ln21_fu_76_p2</BindInstances>
                </Instance>
            </InstancesList>
            <BindInstances>v42_U v41_U v40_U</BindInstances>
        </TopModule>
    </RTLDesignHierarchy>
    <ModuleInformation>
        <Module>
            <Name>node3</Name>
            <Loops>
                <loop5_loop6/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.33</TargetClockPeriod>
                    <ClockUncertainty>0.90</ClockUncertainty>
                    <EstimatedClockPeriod>2.697</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>639611</Best-caseLatency>
                    <Average-caseLatency>639611</Average-caseLatency>
                    <Worst-caseLatency>639611</Worst-caseLatency>
                    <Best-caseRealTimeLatency>2.130 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>2.130 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>2.130 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>639611</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <loop5_loop6>
                        <Name>loop5_loop6</Name>
                        <Slack>2.43</Slack>
                        <TripCount>159900</TripCount>
                        <Latency>639609</Latency>
                        <AbsoluteTimeLatency>2.130 ms</AbsoluteTimeLatency>
                        <PipelineII>4</PipelineII>
                        <PipelineDepth>14</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </loop5_loop6>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>Timing Violation</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>src/atax.cpp:87</SourceLocation>
                    <SummaryOfLoopViolations>
                        <loop5_loop6>
                            <Name>loop5_loop6</Name>
                            <IssueType>II Violation</IssueType>
                            <ViolationType>Memory Dependency</ViolationType>
                            <IterationDistance>1</IterationDistance>
                            <SourceLocation>src/atax.cpp:86</SourceLocation>
                        </loop5_loop6>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>1</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <DSP>3</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>933</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>1025</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="v28_U" SOURCE="src/atax.cpp:85" STORAGESIZE="32 390 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="v28"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop5_loop6" OPTYPE="add" PRAGMA="" RTLNAME="add_ln86_1_fu_171_p2" SOURCE="src/atax.cpp:86" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln86_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop5_loop6" OPTYPE="add" PRAGMA="" RTLNAME="add_ln86_fu_183_p2" SOURCE="src/atax.cpp:86" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln86"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="loop5_loop6" OPTYPE="mul" PRAGMA="" RTLNAME="mul_9ns_10ns_18_1_1_U3" SOURCE="src/atax.cpp:90" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln90"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop5_loop6" OPTYPE="add" PRAGMA="" RTLNAME="add_ln90_fu_293_p2" SOURCE="src/atax.cpp:90" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln90"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="loop5_loop6" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U2" SOURCE="src/atax.cpp:96" STORAGESUBTYPE="" URAM="0" VARIABLE="v34"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="4" LOOP="loop5_loop6" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_no_dsp_1_U1" SOURCE="src/atax.cpp:97" STORAGESUBTYPE="" URAM="0" VARIABLE="v35"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop5_loop6" OPTYPE="add" PRAGMA="" RTLNAME="add_ln87_fu_251_p2" SOURCE="src/atax.cpp:87" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln87"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>node2</Name>
            <Loops>
                <loop3_loop4/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.33</TargetClockPeriod>
                    <ClockUncertainty>0.90</ClockUncertainty>
                    <EstimatedClockPeriod>2.507</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>159906</Best-caseLatency>
                    <Average-caseLatency>159906</Average-caseLatency>
                    <Worst-caseLatency>159906</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.532 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.532 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.532 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>159906</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <loop3_loop4>
                        <Name>loop3_loop4</Name>
                        <Slack>2.43</Slack>
                        <TripCount>159900</TripCount>
                        <Latency>159904</Latency>
                        <AbsoluteTimeLatency>0.532 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>6</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </loop3_loop4>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>Timing Violation</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>src/atax.cpp:69</SourceLocation>
                    <SummaryOfLoopViolations>
                        <loop3_loop4>
                            <Name>loop3_loop4</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>src/atax.cpp:68</SourceLocation>
                        </loop3_loop4>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>2</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>172</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>226</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop3_loop4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln68_1_fu_116_p2" SOURCE="src/atax.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln68_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop3_loop4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln68_fu_128_p2" SOURCE="src/atax.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln68"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="loop3_loop4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_9ns_9ns_9ns_18_4_1_U11" SOURCE="src/atax.cpp:72" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln72"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="loop3_loop4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_9ns_9ns_9ns_18_4_1_U11" SOURCE="src/atax.cpp:72" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln72"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="loop3_loop4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_9ns_9ns_9ns_18_4_1_U12" SOURCE="src/atax.cpp:73" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln73"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="loop3_loop4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_9ns_9ns_9ns_18_4_1_U12" SOURCE="src/atax.cpp:73" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln73"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop3_loop4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln69_fu_160_p2" SOURCE="src/atax.cpp:69" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln69"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>node1</Name>
            <Loops>
                <loop1_loop2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.33</TargetClockPeriod>
                    <ClockUncertainty>0.90</ClockUncertainty>
                    <EstimatedClockPeriod>2.697</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>639611</Best-caseLatency>
                    <Average-caseLatency>639611</Average-caseLatency>
                    <Worst-caseLatency>639611</Worst-caseLatency>
                    <Best-caseRealTimeLatency>2.130 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>2.130 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>2.130 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>639611</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <loop1_loop2>
                        <Name>loop1_loop2</Name>
                        <Slack>2.43</Slack>
                        <TripCount>159900</TripCount>
                        <Latency>639609</Latency>
                        <AbsoluteTimeLatency>2.130 ms</AbsoluteTimeLatency>
                        <PipelineII>4</PipelineII>
                        <PipelineDepth>14</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </loop1_loop2>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>Timing Violation</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>src/atax.cpp:39</SourceLocation>
                    <SummaryOfLoopViolations>
                        <loop1_loop2>
                            <Name>loop1_loop2</Name>
                            <IssueType>II Violation</IssueType>
                            <ViolationType>Memory Dependency</ViolationType>
                            <IterationDistance>1</IterationDistance>
                            <SourceLocation>src/atax.cpp:38</SourceLocation>
                        </loop1_loop2>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>2</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <DSP>3</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>944</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>1077</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="v8_U" SOURCE="src/atax.cpp:36" STORAGESIZE="32 410 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="v8"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="v9_U" SOURCE="src/atax.cpp:37" STORAGESIZE="32 390 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="v9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop1_loop2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln38_1_fu_181_p2" SOURCE="src/atax.cpp:38" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln38_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop1_loop2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln38_fu_193_p2" SOURCE="src/atax.cpp:38" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln38"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="loop1_loop2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_9ns_10ns_18_1_1_U18" SOURCE="src/atax.cpp:42" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln42"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop1_loop2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln42_fu_299_p2" SOURCE="src/atax.cpp:42" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln42"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="loop1_loop2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U17" SOURCE="src/atax.cpp:52" STORAGESUBTYPE="" URAM="0" VARIABLE="v16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="4" LOOP="loop1_loop2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_no_dsp_1_U16" SOURCE="src/atax.cpp:53" STORAGESUBTYPE="" URAM="0" VARIABLE="v17"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop1_loop2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln39_fu_265_p2" SOURCE="src/atax.cpp:39" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln39"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>node0</Name>
            <Loops>
                <loop0/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.33</TargetClockPeriod>
                    <ClockUncertainty>0.90</ClockUncertainty>
                    <EstimatedClockPeriod>2.389</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>412</Best-caseLatency>
                    <Average-caseLatency>412</Average-caseLatency>
                    <Worst-caseLatency>412</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.372 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.372 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.372 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>412</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <loop0>
                        <Name>loop0</Name>
                        <Slack>2.43</Slack>
                        <TripCount>410</TripCount>
                        <Latency>410</Latency>
                        <AbsoluteTimeLatency>1.365 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </loop0>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>src/atax.cpp:21</SourceLocation>
                    <SummaryOfLoopViolations>
                        <loop0>
                            <Name>loop0</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>src/atax.cpp:21</SourceLocation>
                        </loop0>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>21</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>83</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln21_fu_76_p2" SOURCE="src/atax.cpp:21" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln21"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>forward</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.33</TargetClockPeriod>
                    <ClockUncertainty>0.90</ClockUncertainty>
                    <EstimatedClockPeriod>2.697</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>799519</Best-caseLatency>
                    <Average-caseLatency>799519</Average-caseLatency>
                    <Worst-caseLatency>799519</Worst-caseLatency>
                    <Best-caseRealTimeLatency>2.662 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>2.662 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>2.662 ms</Worst-caseRealTimeLatency>
                    <DataflowPipelineThroughput>639612</DataflowPipelineThroughput>
                    <PipelineInitiationInterval>639612</PipelineInitiationInterval>
                    <PipelineType>dataflow</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>src/atax.cpp:113</SourceLocation>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>630</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>15</UTIL_BRAM>
                    <DSP>8</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>2262</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>2597</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="v42_U" SOURCE="src/atax.cpp:117" STORAGESIZE="32 390 1" STORAGESUBTYPE="stream" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="v42"/>
                <BindNode BINDTYPE="storage" BRAM="625" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="v41_U" SOURCE="src/atax.cpp:116" STORAGESIZE="32 159900 2" STORAGESUBTYPE="pipo" STORAGEUSAGE="ram_1p channel" URAM="0" VARIABLE="v41"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="v40_U" SOURCE="src/atax.cpp:114" STORAGESIZE="32 410 1" STORAGESUBTYPE="stream" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="v40"/>
            </BindNodes>
        </Module>
    </ModuleInformation>
    <FIFOInformation>
        <FIFOInst>
            <Name>v42_U</Name>
            <ParentInst/>
            <StaticDepth>390</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>v40_U</Name>
            <ParentInst/>
            <StaticDepth>410</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
    </FIFOInformation>
    <UserConfigCommands>
        <config_compile unsafe_math_optimizations="1"/>
    </UserConfigCommands>
    <Args>
        <Arg ArgName="v37" index="0" direction="in" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="v37_address0" name="v37_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="v37_ce0" name="v37_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="v37_d0" name="v37_d0" usage="data" direction="out"/>
                <hwRef type="port" interface="v37_q0" name="v37_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="v37_we0" name="v37_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="v37_address1" name="v37_address1" usage="address" direction="out"/>
                <hwRef type="port" interface="v37_ce1" name="v37_ce1" usage="control" direction="out"/>
                <hwRef type="port" interface="v37_d1" name="v37_d1" usage="data" direction="out"/>
                <hwRef type="port" interface="v37_q1" name="v37_q1" usage="data" direction="in"/>
                <hwRef type="port" interface="v37_we1" name="v37_we1" usage="control" direction="out"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="v38" index="1" direction="in" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="v38_address0" name="v38_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="v38_ce0" name="v38_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="v38_d0" name="v38_d0" usage="data" direction="out"/>
                <hwRef type="port" interface="v38_q0" name="v38_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="v38_we0" name="v38_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="v38_address1" name="v38_address1" usage="address" direction="out"/>
                <hwRef type="port" interface="v38_ce1" name="v38_ce1" usage="control" direction="out"/>
                <hwRef type="port" interface="v38_d1" name="v38_d1" usage="data" direction="out"/>
                <hwRef type="port" interface="v38_q1" name="v38_q1" usage="data" direction="in"/>
                <hwRef type="port" interface="v38_we1" name="v38_we1" usage="control" direction="out"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="v39" index="2" direction="out" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="v39_address0" name="v39_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="v39_ce0" name="v39_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="v39_d0" name="v39_d0" usage="data" direction="out"/>
                <hwRef type="port" interface="v39_q0" name="v39_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="v39_we0" name="v39_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="v39_address1" name="v39_address1" usage="address" direction="out"/>
                <hwRef type="port" interface="v39_ce1" name="v39_ce1" usage="control" direction="out"/>
                <hwRef type="port" interface="v39_d1" name="v39_d1" usage="data" direction="out"/>
                <hwRef type="port" interface="v39_q1" name="v39_q1" usage="data" direction="in"/>
                <hwRef type="port" interface="v39_we1" name="v39_we1" usage="control" direction="out"/>
            </hwRefs>
        </Arg>
    </Args>
    <Interfaces>
        <Interface InterfaceName="ap_clk" type="clock" busTypeName="clock" mode="slave">
            <busParams>
                <busParam busParamName="ASSOCIATED_RESET">ap_rst</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_clk">CLK</portMap>
            </portMaps>
            <ports>
                <port>ap_clk</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_rst" type="reset" busTypeName="reset" mode="slave">
            <busParams>
                <busParam busParamName="POLARITY">ACTIVE_HIGH</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_rst">RST</portMap>
            </portMaps>
            <ports>
                <port>ap_rst</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_ctrl" type="ap_ctrl" busTypeName="acc_handshake" mode="slave">
            <portMaps>
                <portMap portMapName="ap_start">start</portMap>
                <portMap portMapName="ap_done">done</portMap>
                <portMap portMapName="ap_ready">ready</portMap>
                <portMap portMapName="ap_idle">idle</portMap>
            </portMaps>
            <ports>
                <port>ap_done</port>
                <port>ap_idle</port>
                <port>ap_ready</port>
                <port>ap_start</port>
            </ports>
        </Interface>
        <Interface InterfaceName="v37_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="18">
            <portMaps>
                <portMap portMapName="v37_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>v37_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v37"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v37_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="v37_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>v37_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v37"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v37_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="v37_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>v37_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v37"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v37_address1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="18">
            <portMaps>
                <portMap portMapName="v37_address1">DATA</portMap>
            </portMaps>
            <ports>
                <port>v37_address1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v37"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v37_d1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="v37_d1">DATA</portMap>
            </portMaps>
            <ports>
                <port>v37_d1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v37"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v37_q1" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="v37_q1">DATA</portMap>
            </portMaps>
            <ports>
                <port>v37_q1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v37"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v38_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="9">
            <portMaps>
                <portMap portMapName="v38_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>v38_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v38"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v38_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="v38_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>v38_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v38"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v38_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="v38_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>v38_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v38"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v38_address1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="9">
            <portMaps>
                <portMap portMapName="v38_address1">DATA</portMap>
            </portMaps>
            <ports>
                <port>v38_address1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v38"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v38_d1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="v38_d1">DATA</portMap>
            </portMaps>
            <ports>
                <port>v38_d1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v38"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v38_q1" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="v38_q1">DATA</portMap>
            </portMaps>
            <ports>
                <port>v38_q1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v38"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v39_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="9">
            <portMaps>
                <portMap portMapName="v39_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>v39_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v39"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v39_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="v39_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>v39_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v39"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v39_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="v39_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>v39_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v39"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v39_address1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="9">
            <portMaps>
                <portMap portMapName="v39_address1">DATA</portMap>
            </portMaps>
            <ports>
                <port>v39_address1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v39"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v39_d1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="v39_d1">DATA</portMap>
            </portMaps>
            <ports>
                <port>v39_d1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v39"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v39_q1" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="v39_q1">DATA</portMap>
            </portMaps>
            <ports>
                <port>v39_q1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v39"/>
            </constraints>
        </Interface>
    </Interfaces>
    <ReportHWInterface>
        <section name="HW Interfaces" level="0">
            <item name="AP_MEMORY">
                <table>
                    <keys size="3">Port, Direction, Bitwidth</keys>
                    <column name="v37_address0">out, 18</column>
                    <column name="v37_address1">out, 18</column>
                    <column name="v37_d0">out, 32</column>
                    <column name="v37_d1">out, 32</column>
                    <column name="v37_q0">in, 32</column>
                    <column name="v37_q1">in, 32</column>
                    <column name="v38_address0">out, 9</column>
                    <column name="v38_address1">out, 9</column>
                    <column name="v38_d0">out, 32</column>
                    <column name="v38_d1">out, 32</column>
                    <column name="v38_q0">in, 32</column>
                    <column name="v38_q1">in, 32</column>
                    <column name="v39_address0">out, 9</column>
                    <column name="v39_address1">out, 9</column>
                    <column name="v39_d0">out, 32</column>
                    <column name="v39_d1">out, 32</column>
                    <column name="v39_q0">in, 32</column>
                    <column name="v39_q1">in, 32</column>
                </table>
            </item>
            <item name="TOP LEVEL CONTROL">
                <table>
                    <keys size="3">Interface, Type, Ports</keys>
                    <column name="ap_clk">clock, ap_clk</column>
                    <column name="ap_rst">reset, ap_rst</column>
                    <column name="ap_ctrl">ap_ctrl_hs, ap_done ap_idle ap_ready ap_start</column>
                </table>
            </item>
        </section>
    </ReportHWInterface>
    <ReportSWInterface>
        <section name="SW I/O Information" level="0">
            <item name="Top Function Arguments">
                <table>
                    <keys size="3">Argument, Direction, Datatype</keys>
                    <column name="v37">in, float*</column>
                    <column name="v38">in, float*</column>
                    <column name="v39">out, float*</column>
                </table>
            </item>
            <item name="SW-to-HW Mapping">
                <table>
                    <keys size="4">Argument, HW Interface, HW Type, HW Usage</keys>
                    <column name="v37">v37_address0, port, offset</column>
                    <column name="v37">v37_ce0, port, </column>
                    <column name="v37">v37_d0, port, </column>
                    <column name="v37">v37_q0, port, </column>
                    <column name="v37">v37_we0, port, </column>
                    <column name="v37">v37_address1, port, offset</column>
                    <column name="v37">v37_ce1, port, </column>
                    <column name="v37">v37_d1, port, </column>
                    <column name="v37">v37_q1, port, </column>
                    <column name="v37">v37_we1, port, </column>
                    <column name="v38">v38_address0, port, offset</column>
                    <column name="v38">v38_ce0, port, </column>
                    <column name="v38">v38_d0, port, </column>
                    <column name="v38">v38_q0, port, </column>
                    <column name="v38">v38_we0, port, </column>
                    <column name="v38">v38_address1, port, offset</column>
                    <column name="v38">v38_ce1, port, </column>
                    <column name="v38">v38_d1, port, </column>
                    <column name="v38">v38_q1, port, </column>
                    <column name="v38">v38_we1, port, </column>
                    <column name="v39">v39_address0, port, offset</column>
                    <column name="v39">v39_ce0, port, </column>
                    <column name="v39">v39_d0, port, </column>
                    <column name="v39">v39_q0, port, </column>
                    <column name="v39">v39_we0, port, </column>
                    <column name="v39">v39_address1, port, offset</column>
                    <column name="v39">v39_ce1, port, </column>
                    <column name="v39">v39_d1, port, </column>
                    <column name="v39">v39_q1, port, </column>
                    <column name="v39">v39_we1, port, </column>
                </table>
            </item>
        </section>
    </ReportSWInterface>
    <ResolutionUrl key="ZZZ">docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=ZZZ.html</ResolutionUrl>
    <PragmaReport>
        <Pragma type="pipeline" location="src/atax.cpp:22" status="valid" parentFunction="node0" variable="" isDirective="0" options="II=1"/>
        <Pragma type="loop_flatten" location="src/atax.cpp:23" status="valid" parentFunction="node0" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="src/atax.cpp:40" status="valid" parentFunction="node1" variable="" isDirective="0" options="II=1"/>
        <Pragma type="loop_flatten" location="src/atax.cpp:41" status="valid" parentFunction="node1" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="src/atax.cpp:70" status="valid" parentFunction="node2" variable="" isDirective="0" options="II=1"/>
        <Pragma type="loop_flatten" location="src/atax.cpp:71" status="valid" parentFunction="node2" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="src/atax.cpp:88" status="valid" parentFunction="node3" variable="" isDirective="0" options="II=1"/>
        <Pragma type="loop_flatten" location="src/atax.cpp:89" status="valid" parentFunction="node3" variable="" isDirective="0" options=""/>
        <Pragma type="dataflow" location="src/atax.cpp:113" status="valid" parentFunction="forward" variable="" isDirective="0" options=""/>
        <Pragma type="stream" location="src/atax.cpp:115" status="valid" parentFunction="forward" variable="v40" isDirective="0" options="variable=v40 depth=410"/>
        <Pragma type="stream" location="src/atax.cpp:118" status="valid" parentFunction="forward" variable="v42" isDirective="0" options="variable=v42 depth=390"/>
    </PragmaReport>
</profile>

