# Summary

* [Introduction](README.md)
* [Lab\_1](lab1.md)
  * [实验目的](lab1/shi-yan-mu-de.md)
  * [实验设备](lab1/shi-yan-she-bei.md)
  * [实验原理](lab1/shi-yan-yuan-li.md)
    * [ALU实验](lab1/shi-yan-yuan-li/alushi-yan.md)
    * [存储器实验](lab1/shi-yan-yuan-li/cun-chu-qi-shi-yan.md)
      * [存储器阵列](lab1/shi-yan-yuan-li/cun-chu-qi-shi-yan/cun-chu-qi-zhen-lie.md)
      * 存储器端口
    * [Verilog组合逻辑实现方式](lab1/shi-yan-yuan-li/verilogzu-he-luo-ji-shi-xian-fang-shi.md)
  * [实验内容](lab1/shi-yan-nei-rong.md)
  * [附录A.MINISYS开发板基本信息](lab1/fu-lu-a-minisys-kai-fa-ban-ji-ben-xin-xi.md)
  * [附录B.MINISYS引脚说明](lab1/fu-lu-b-minisys-yin-jiao-shuo-ming.md)
  * [附录C.七段数码管的使用](lab1/fu-lu-c-qi-duan-shu-ma-guan-de-shi-yong.md)
  * [附录D.\(无\)符号扩展](lab1/fu-lu-d-65e029-fu-hao-kuo-zhan.md)
  * [附录E.Block Memory Generator设置](lab1/fu-lu-e-block-memory-generator-she-zhi.md)
* Lab\_2
* Lab\_3
* Lab\_4

