; ModuleID = 'LLVMDialectModule'
source_filename = "LLVMDialectModule"
target datalayout = "e-p3:32:32-p4:32:32-p5:32:32-i64:64-i128:128-v16:16-v32:32-n16:32:64"

@.str = private unnamed_addr constant [11 x i8] c"__CUDA_FTZ\00", align 1
@.str.2 = private unnamed_addr constant [17 x i8] c"__CUDA_PREC_SQRT\00", align 1

define void @triton_poi_fused_cat_20(ptr addrspace(1) %0, ptr addrspace(1) %1, i32 %2) local_unnamed_addr !dbg !7 {
  %4 = tail call i32 asm "mov.u32 $0, %ctaid.x;", "=r"() #3, !dbg !10
  %5 = shl i32 %4, 8, !dbg !11
  %6 = tail call i32 @llvm.nvvm.read.ptx.sreg.tid.x(), !dbg !12
  %7 = shl i32 %6, 1, !dbg !12
  %8 = and i32 %7, 254, !dbg !12
  %9 = or disjoint i32 %5, %8, !dbg !13
  %10 = or disjoint i32 %9, 1, !dbg !13
  %11 = icmp slt i32 %9, 25676, !dbg !14
  %.frozen = freeze i32 %9, !dbg !15
  %12 = sdiv i32 %.frozen, 131, !dbg !15
  %13 = mul i32 %12, 131, !dbg !16
  %.decomposed = sub i32 %.frozen, %13, !dbg !16
  %.frozen6 = freeze i32 %10, !dbg !15
  %14 = sdiv i32 %.frozen6, 131, !dbg !15
  %15 = mul i32 %14, 131, !dbg !16
  %.decomposed7 = sub i32 %.frozen6, %15, !dbg !16
  %16 = sdiv i32 %9, 6419, !dbg !17
  %17 = sdiv i32 %10, 6419, !dbg !17
  %18 = srem i32 %12, 49, !dbg !18
  %19 = srem i32 %14, 49, !dbg !18
  %20 = sdiv i32 %9, 917, !dbg !19
  %21 = sdiv i32 %10, 917, !dbg !19
  %22 = srem i32 %20, 7, !dbg !20
  %23 = srem i32 %21, 7, !dbg !20
  %24 = srem i32 %12, 7, !dbg !21
  %25 = srem i32 %14, 7, !dbg !21
  %26 = icmp slt i32 %.decomposed, 128, !dbg !22
  %27 = icmp slt i32 %.decomposed7, 128, !dbg !22
  %28 = mul nsw i32 %.decomposed, 49, !dbg !23
  %29 = mul nsw i32 %.decomposed7, 49, !dbg !23
  %30 = add nsw i32 %18, %28, !dbg !24
  %31 = add nsw i32 %19, %29, !dbg !24
  %32 = mul nsw i32 %16, 6272, !dbg !25
  %33 = mul nsw i32 %17, 6272, !dbg !25
  %34 = add nsw i32 %30, %32, !dbg !26
  %35 = add nsw i32 %31, %33, !dbg !26
  %36 = sext i32 %34 to i64, !dbg !27
  %37 = getelementptr float, ptr addrspace(1) %0, i64 %36, !dbg !27
  %38 = sext i32 %35 to i64, !dbg !27
  %39 = getelementptr float, ptr addrspace(1) %0, i64 %38, !dbg !27
  %40 = and i1 %11, %26, !dbg !28
  %41 = and i1 %27, %11, !dbg !28
  %42 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];\0A\09@!$4 mov.u32 $0, $3;", "=r,l,b,r,b"(ptr addrspace(1) %37, i1 %40, i32 0, i1 %40) #3, !dbg !29
  %43 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];\0A\09@!$4 mov.u32 $0, $3;", "=r,l,b,r,b"(ptr addrspace(1) %39, i1 %41, i32 0, i1 %41) #3, !dbg !29
  %44 = sitofp i32 %22 to float, !dbg !30
  %45 = sitofp i32 %23 to float, !dbg !30
  %46 = fmul float %44, 0x3FC5555560000000, !dbg !31
  %47 = fmul float %45, 0x3FC5555560000000, !dbg !31
  %48 = fmul float %46, 2.000000e+00, !dbg !32
  %49 = fmul float %47, 2.000000e+00, !dbg !32
  %50 = fadd float %48, -1.000000e+00, !dbg !33
  %51 = fadd float %49, -1.000000e+00, !dbg !33
  %52 = sitofp i32 %24 to float, !dbg !34
  %53 = sitofp i32 %25 to float, !dbg !34
  %54 = fmul float %52, 0x3FC5555560000000, !dbg !35
  %55 = fmul float %53, 0x3FC5555560000000, !dbg !35
  %56 = fmul float %54, 2.000000e+00, !dbg !36
  %57 = fmul float %55, 2.000000e+00, !dbg !36
  %58 = fadd float %56, -1.000000e+00, !dbg !37
  %59 = fadd float %57, -1.000000e+00, !dbg !37
  %60 = fadd float %50, -5.000000e-01, !dbg !38
  %61 = fadd float %51, -5.000000e-01, !dbg !38
  %62 = fmul float %60, %60, !dbg !39
  %63 = fmul float %61, %61, !dbg !39
  %64 = fadd float %58, -5.000000e-01, !dbg !40
  %65 = fadd float %59, -5.000000e-01, !dbg !40
  %66 = fmul float %64, %64, !dbg !41
  %67 = fmul float %65, %65, !dbg !41
  %68 = fadd float %62, %66, !dbg !42
  %69 = fadd float %63, %67, !dbg !42
  %70 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #3, !dbg !43
  %.not.i = icmp eq i32 %70, 0, !dbg !43
  %71 = tail call i32 @__nvvm_reflect(ptr nonnull @.str.2) #3, !dbg !43
  %.not1.i = icmp eq i32 %71, 0, !dbg !43
  br i1 %.not.i, label %77, label %72, !dbg !43

72:                                               ; preds = %3
  br i1 %.not1.i, label %75, label %73, !dbg !43

73:                                               ; preds = %72
  %74 = tail call float @llvm.nvvm.sqrt.rn.ftz.f(float %68) #3, !dbg !43
  br label %__nv_sqrtf.exit, !dbg !43

75:                                               ; preds = %72
  %76 = tail call float @llvm.nvvm.sqrt.approx.ftz.f(float %68) #3, !dbg !43
  br label %__nv_sqrtf.exit, !dbg !43

77:                                               ; preds = %3
  br i1 %.not1.i, label %80, label %78, !dbg !43

78:                                               ; preds = %77
  %79 = tail call float @llvm.nvvm.sqrt.rn.f(float %68) #3, !dbg !43
  br label %__nv_sqrtf.exit, !dbg !43

80:                                               ; preds = %77
  %81 = tail call float @llvm.nvvm.sqrt.approx.f(float %68) #3, !dbg !43
  br label %__nv_sqrtf.exit, !dbg !43

__nv_sqrtf.exit:                                  ; preds = %73, %75, %78, %80
  %.0.i = phi float [ %74, %73 ], [ %76, %75 ], [ %79, %78 ], [ %81, %80 ], !dbg !43
  %82 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #3, !dbg !43
  %.not.i1 = icmp eq i32 %82, 0, !dbg !43
  %83 = tail call i32 @__nvvm_reflect(ptr nonnull @.str.2) #3, !dbg !43
  %.not1.i4 = icmp eq i32 %83, 0, !dbg !43
  br i1 %.not.i1, label %89, label %84, !dbg !43

84:                                               ; preds = %__nv_sqrtf.exit
  br i1 %.not1.i4, label %87, label %85, !dbg !43

85:                                               ; preds = %84
  %86 = tail call float @llvm.nvvm.sqrt.rn.ftz.f(float %69) #3, !dbg !43
  br label %__nv_sqrtf.exit5, !dbg !43

87:                                               ; preds = %84
  %88 = tail call float @llvm.nvvm.sqrt.approx.ftz.f(float %69) #3, !dbg !43
  br label %__nv_sqrtf.exit5, !dbg !43

89:                                               ; preds = %__nv_sqrtf.exit
  br i1 %.not1.i4, label %92, label %90, !dbg !43

90:                                               ; preds = %89
  %91 = tail call float @llvm.nvvm.sqrt.rn.f(float %69) #3, !dbg !43
  br label %__nv_sqrtf.exit5, !dbg !43

92:                                               ; preds = %89
  %93 = tail call float @llvm.nvvm.sqrt.approx.f(float %69) #3, !dbg !43
  br label %__nv_sqrtf.exit5, !dbg !43

__nv_sqrtf.exit5:                                 ; preds = %85, %87, %90, %92
  %.0.i3 = phi float [ %86, %85 ], [ %88, %87 ], [ %91, %90 ], [ %93, %92 ], !dbg !43
  %94 = bitcast i32 %43 to float, !dbg !29
  %95 = icmp eq i32 %.decomposed7, 128, !dbg !44
  %96 = icmp eq i32 %.decomposed7, 129, !dbg !45
  %97 = select i1 %96, float %59, float 0.000000e+00, !dbg !46
  %98 = select i1 %95, float %51, float %97, !dbg !47
  %99 = select i1 %27, float %94, float %98, !dbg !48
  %100 = bitcast i32 %42 to float, !dbg !29
  %101 = icmp eq i32 %.decomposed, 128, !dbg !44
  %102 = icmp eq i32 %.decomposed, 129, !dbg !45
  %103 = select i1 %102, float %58, float 0.000000e+00, !dbg !46
  %104 = select i1 %101, float %50, float %103, !dbg !47
  %105 = select i1 %26, float %100, float %104, !dbg !48
  %106 = icmp slt i32 %.decomposed7, 130, !dbg !49
  %107 = icmp slt i32 %.decomposed, 130, !dbg !49
  %108 = select i1 %107, float %105, float %.0.i, !dbg !50
  %109 = select i1 %106, float %99, float %.0.i3, !dbg !50
  %110 = sext i32 %9 to i64, !dbg !51
  %111 = getelementptr float, ptr addrspace(1) %1, i64 %110, !dbg !51
  %112 = bitcast float %108 to i32, !dbg !52
  %113 = bitcast float %109 to i32, !dbg !52
  tail call void asm sideeffect "@$3 st.global.v2.b32 [ $2 + 0 ], { $0, $1 };", "r,r,l,b"(i32 %112, i32 %113, ptr addrspace(1) %111, i1 %11) #3, !dbg !52
  ret void, !dbg !53
}

; Function Attrs: mustprogress nocallback nofree nosync nounwind speculatable willreturn memory(none)
declare noundef i32 @llvm.nvvm.read.ptx.sreg.tid.x() #0

declare i32 @__nvvm_reflect(ptr) local_unnamed_addr #1

; Function Attrs: mustprogress nocallback nofree nosync nounwind willreturn memory(none)
declare float @llvm.nvvm.sqrt.rn.ftz.f(float) #2

; Function Attrs: mustprogress nocallback nofree nosync nounwind willreturn memory(none)
declare float @llvm.nvvm.sqrt.approx.ftz.f(float) #2

; Function Attrs: mustprogress nocallback nofree nosync nounwind willreturn memory(none)
declare float @llvm.nvvm.sqrt.rn.f(float) #2

; Function Attrs: mustprogress nocallback nofree nosync nounwind willreturn memory(none)
declare float @llvm.nvvm.sqrt.approx.f(float) #2

attributes #0 = { mustprogress nocallback nofree nosync nounwind speculatable willreturn memory(none) }
attributes #1 = { "disable-tail-calls"="false" "frame-pointer"="all" "less-precise-fpmad"="false" "no-infs-fp-math"="false" "no-nans-fp-math"="false" "stack-protector-buffer-size"="8" "unsafe-fp-math"="false" "use-soft-float"="false" }
attributes #2 = { mustprogress nocallback nofree nosync nounwind willreturn memory(none) }
attributes #3 = { nounwind }

!llvm.module.flags = !{!0, !1}
!llvm.dbg.cu = !{!2}
!nvvm.annotations = !{!4, !5}
!llvm.ident = !{!6}

!0 = !{i32 2, !"Debug Info Version", i32 3}
!1 = !{i32 4, !"nvvm-reflect-ftz", i32 1}
!2 = distinct !DICompileUnit(language: DW_LANG_C, file: !3, producer: "triton", isOptimized: true, runtimeVersion: 0, emissionKind: LineTablesOnly)
!3 = !DIFile(filename: "cihqbkcc2bwdzr6lk4tajhkfv55kg63hv3n5p6qnsviextw2km4z.py", directory: "inductor_cache/ih")
!4 = !{ptr @triton_poi_fused_cat_20, !"kernel", i32 1}
!5 = !{ptr @triton_poi_fused_cat_20, !"reqntidx", i32 128}
!6 = !{!"clang version 3.8.0 (tags/RELEASE_380/final)"}
!7 = distinct !DISubprogram(name: "triton_poi_fused_cat_20", linkageName: "triton_poi_fused_cat_20", scope: !3, file: !3, line: 19, type: !8, scopeLine: 19, spFlags: DISPFlagDefinition | DISPFlagOptimized, unit: !2)
!8 = !DISubroutineType(cc: DW_CC_normal, types: !9)
!9 = !{}
!10 = !DILocation(line: 21, column: 28, scope: !7)
!11 = !DILocation(line: 21, column: 33, scope: !7)
!12 = !DILocation(line: 22, column: 36, scope: !7)
!13 = !DILocation(line: 22, column: 23, scope: !7)
!14 = !DILocation(line: 23, column: 21, scope: !7)
!15 = !DILocation(line: 26, column: 21, scope: !7)
!16 = !DILocation(line: 24, column: 19, scope: !7)
!17 = !DILocation(line: 25, column: 19, scope: !7)
!18 = !DILocation(line: 26, column: 28, scope: !7)
!19 = !DILocation(line: 27, column: 21, scope: !7)
!20 = !DILocation(line: 27, column: 28, scope: !7)
!21 = !DILocation(line: 28, column: 28, scope: !7)
!22 = !DILocation(line: 39, column: 18, scope: !7)
!23 = !DILocation(line: 41, column: 40, scope: !7)
!24 = !DILocation(line: 41, column: 36, scope: !7)
!25 = !DILocation(line: 41, column: 51, scope: !7)
!26 = !DILocation(line: 41, column: 46, scope: !7)
!27 = !DILocation(line: 41, column: 31, scope: !7)
!28 = !DILocation(line: 41, column: 64, scope: !7)
!29 = !DILocation(line: 41, column: 56, scope: !7)
!30 = !DILocation(line: 48, column: 21, scope: !7)
!31 = !DILocation(line: 50, column: 20, scope: !7)
!32 = !DILocation(line: 52, column: 20, scope: !7)
!33 = !DILocation(line: 54, column: 20, scope: !7)
!34 = !DILocation(line: 62, column: 21, scope: !7)
!35 = !DILocation(line: 64, column: 20, scope: !7)
!36 = !DILocation(line: 66, column: 20, scope: !7)
!37 = !DILocation(line: 68, column: 20, scope: !7)
!38 = !DILocation(line: 87, column: 20, scope: !7)
!39 = !DILocation(line: 88, column: 20, scope: !7)
!40 = !DILocation(line: 94, column: 20, scope: !7)
!41 = !DILocation(line: 95, column: 20, scope: !7)
!42 = !DILocation(line: 96, column: 20, scope: !7)
!43 = !DILocation(line: 97, column: 27, scope: !7)
!44 = !DILocation(line: 45, column: 20, scope: !7)
!45 = !DILocation(line: 60, column: 20, scope: !7)
!46 = !DILocation(line: 70, column: 35, scope: !7)
!47 = !DILocation(line: 71, column: 35, scope: !7)
!48 = !DILocation(line: 72, column: 34, scope: !7)
!49 = !DILocation(line: 34, column: 18, scope: !7)
!50 = !DILocation(line: 0, scope: !7)
!51 = !DILocation(line: 101, column: 25, scope: !7)
!52 = !DILocation(line: 101, column: 37, scope: !7)
!53 = !DILocation(line: 101, column: 4, scope: !7)
