--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 5
-n 3 -fastpaths -xml sumador.twx sumador.ncd -o sumador.twr sumador.pcf

Design file:              sumador.ncd
Physical constraint file: sumador.pcf
Device,package,speed:     xc3s500e,fg320,-5 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
entrada<0>     |salida<0>      |    4.283|
entrada<0>     |salida<1>      |    5.659|
entrada<0>     |salida<2>      |    6.167|
entrada<0>     |salida<3>      |    6.255|
entrada<0>     |salida<4>      |    6.935|
entrada<0>     |salida<5>      |    7.803|
entrada<0>     |salida<6>      |    7.324|
entrada<0>     |salida<7>      |    8.583|
entrada<1>     |salida<1>      |    5.313|
entrada<1>     |salida<2>      |    5.766|
entrada<1>     |salida<3>      |    5.447|
entrada<1>     |salida<4>      |    6.611|
entrada<1>     |salida<5>      |    7.479|
entrada<1>     |salida<6>      |    7.000|
entrada<1>     |salida<7>      |    8.259|
entrada<2>     |salida<2>      |    5.778|
entrada<2>     |salida<3>      |    5.304|
entrada<2>     |salida<4>      |    6.325|
entrada<2>     |salida<5>      |    7.193|
entrada<2>     |salida<6>      |    6.714|
entrada<2>     |salida<7>      |    7.973|
entrada<3>     |salida<3>      |    5.601|
entrada<3>     |salida<4>      |    5.943|
entrada<3>     |salida<5>      |    6.811|
entrada<3>     |salida<6>      |    6.332|
entrada<3>     |salida<7>      |    7.591|
entrada<4>     |salida<4>      |    5.642|
entrada<4>     |salida<5>      |    5.594|
entrada<4>     |salida<6>      |    5.351|
entrada<4>     |salida<7>      |    5.926|
entrada<5>     |salida<5>      |    5.717|
entrada<5>     |salida<6>      |    5.886|
entrada<5>     |salida<7>      |    6.065|
entrada<6>     |salida<6>      |    5.616|
entrada<6>     |salida<7>      |    5.907|
entrada<7>     |salida<7>      |    6.098|
---------------+---------------+---------+


Analysis completed Sat Oct 08 20:38:23 2016 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 163 MB



