{"sha": "d8f70d78cb9f8f6ccd7539b1ea4c681b8a06a095", "node_id": "MDY6Q29tbWl0MTM2NTMxMDA6ZDhmNzBkNzhjYjlmOGY2Y2NkNzUzOWIxZWE0YzY4MWI4YTA2YTA5NQ==", "commit": {"author": {"name": "Matthew Wahab", "email": "matthew.wahab@arm.com", "date": "2015-02-04T19:25:46Z"}, "committer": {"name": "Jiong Wang", "email": "jiwang@gcc.gnu.org", "date": "2015-02-04T19:25:46Z"}, "message": "[AArch64] Add support for -mcpu=cortex-a72\n\n2015-02-04  Matthew Wahab  <matthew.wahab@arm.com>\n\n  gcc/\n    * config/aarch64/aarch64-cores.def: Add cortex-a72 and\n    cortex-a72.cortex-a53.\n    * config/aarch64/aarch64-tune.md: Regenerate.\n    * doc/invoke.texi (AArch64 Options/-mtune): Add \"cortex-a72\".\n\nFrom-SVN: r220413", "tree": {"sha": "2d52a14e114bb37910f90253b950e18e1b67c450", "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/trees/2d52a14e114bb37910f90253b950e18e1b67c450"}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/commits/d8f70d78cb9f8f6ccd7539b1ea4c681b8a06a095", "comment_count": 0, "verification": {"verified": false, "reason": "unsigned", "signature": null, "payload": null}}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/d8f70d78cb9f8f6ccd7539b1ea4c681b8a06a095", "html_url": "https://github.com/Rust-GCC/gccrs/commit/d8f70d78cb9f8f6ccd7539b1ea4c681b8a06a095", "comments_url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/d8f70d78cb9f8f6ccd7539b1ea4c681b8a06a095/comments", "author": null, "committer": null, "parents": [{"sha": "a4be4e91d20c89ff2058d13ec957b588b1c272a4", "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/a4be4e91d20c89ff2058d13ec957b588b1c272a4", "html_url": "https://github.com/Rust-GCC/gccrs/commit/a4be4e91d20c89ff2058d13ec957b588b1c272a4"}], "stats": {"total": 19, "additions": 14, "deletions": 5}, "files": [{"sha": "2507b892ee35296f4130d5b78f4ddded0dd45c5f", "filename": "gcc/ChangeLog", "status": "modified", "additions": 7, "deletions": 0, "changes": 7, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/d8f70d78cb9f8f6ccd7539b1ea4c681b8a06a095/gcc%2FChangeLog", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/d8f70d78cb9f8f6ccd7539b1ea4c681b8a06a095/gcc%2FChangeLog", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2FChangeLog?ref=d8f70d78cb9f8f6ccd7539b1ea4c681b8a06a095", "patch": "@@ -1,3 +1,10 @@\n+2015-02-04  Matthew Wahab  <matthew.wahab@arm.com>\n+\n+\t* config/aarch64/aarch64-cores.def: Add cortex-a72 and\n+\tcortex-a72.cortex-a53.\n+\t* config/aarch64/aarch64-tune.md: Regenerate.\n+\t* doc/invoke.texi (AArch64 Options/-mtune): Add \"cortex-a72\".\n+\n 2015-02-04  Nick Clifton  <nickc@redhat.com>\n \n \t* config/rl78/rl78.c (rl78_note_reg_set): Note the use of REGs"}, {"sha": "9b2eca27726efec8cf638446db65f0557d6860ce", "filename": "gcc/config/aarch64/aarch64-cores.def", "status": "modified", "additions": 2, "deletions": 0, "changes": 2, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/d8f70d78cb9f8f6ccd7539b1ea4c681b8a06a095/gcc%2Fconfig%2Faarch64%2Faarch64-cores.def", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/d8f70d78cb9f8f6ccd7539b1ea4c681b8a06a095/gcc%2Fconfig%2Faarch64%2Faarch64-cores.def", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Fconfig%2Faarch64%2Faarch64-cores.def?ref=d8f70d78cb9f8f6ccd7539b1ea4c681b8a06a095", "patch": "@@ -36,9 +36,11 @@\n \n AARCH64_CORE(\"cortex-a53\",  cortexa53, cortexa53, 8,  AARCH64_FL_FOR_ARCH8 | AARCH64_FL_CRC, cortexa53)\n AARCH64_CORE(\"cortex-a57\",  cortexa57, cortexa57, 8,  AARCH64_FL_FOR_ARCH8 | AARCH64_FL_CRC, cortexa57)\n+AARCH64_CORE(\"cortex-a72\",  cortexa72, cortexa57, 8,  AARCH64_FL_FOR_ARCH8 | AARCH64_FL_CRC, cortexa57)\n AARCH64_CORE(\"thunderx\",    thunderx,  thunderx, 8,  AARCH64_FL_FOR_ARCH8 | AARCH64_FL_CRC | AARCH64_FL_CRYPTO, thunderx)\n AARCH64_CORE(\"xgene1\",      xgene1,    xgene1,    8,  AARCH64_FL_FOR_ARCH8, xgene1)\n \n /* V8 big.LITTLE implementations.  */\n \n AARCH64_CORE(\"cortex-a57.cortex-a53\",  cortexa57cortexa53, cortexa53, 8,  AARCH64_FL_FOR_ARCH8 | AARCH64_FL_CRC, cortexa57)\n+AARCH64_CORE(\"cortex-a72.cortex-a53\",  cortexa72cortexa53, cortexa53, 8,  AARCH64_FL_FOR_ARCH8 | AARCH64_FL_CRC, cortexa57)"}, {"sha": "c3305f9935ce9fcd4b372e324cda7de133cf1a72", "filename": "gcc/config/aarch64/aarch64-tune.md", "status": "modified", "additions": 1, "deletions": 1, "changes": 2, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/d8f70d78cb9f8f6ccd7539b1ea4c681b8a06a095/gcc%2Fconfig%2Faarch64%2Faarch64-tune.md", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/d8f70d78cb9f8f6ccd7539b1ea4c681b8a06a095/gcc%2Fconfig%2Faarch64%2Faarch64-tune.md", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Fconfig%2Faarch64%2Faarch64-tune.md?ref=d8f70d78cb9f8f6ccd7539b1ea4c681b8a06a095", "patch": "@@ -1,5 +1,5 @@\n ;; -*- buffer-read-only: t -*-\n ;; Generated automatically by gentune.sh from aarch64-cores.def\n (define_attr \"tune\"\n-\t\"cortexa53,cortexa57,thunderx,xgene1,cortexa57cortexa53\"\n+\t\"cortexa53,cortexa57,cortexa72,thunderx,xgene1,cortexa57cortexa53,cortexa72cortexa53\"\n \t(const (symbol_ref \"((enum attr_tune) aarch64_tune)\")))"}, {"sha": "e74c6bb04285cb8f2480064a5e9330ed04bafdf5", "filename": "gcc/doc/invoke.texi", "status": "modified", "additions": 4, "deletions": 4, "changes": 8, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/d8f70d78cb9f8f6ccd7539b1ea4c681b8a06a095/gcc%2Fdoc%2Finvoke.texi", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/d8f70d78cb9f8f6ccd7539b1ea4c681b8a06a095/gcc%2Fdoc%2Finvoke.texi", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Fdoc%2Finvoke.texi?ref=d8f70d78cb9f8f6ccd7539b1ea4c681b8a06a095", "patch": "@@ -12098,12 +12098,12 @@ architecture.\n @opindex mtune\n Specify the name of the target processor for which GCC should tune the\n performance of the code.  Permissible values for this option are:\n-@samp{generic}, @samp{cortex-a53}, @samp{cortex-a57}, @samp{thunderx},\n-@samp{xgene1}.\n+@samp{generic}, @samp{cortex-a53}, @samp{cortex-a57},\n+@samp{cortex-a72}, @samp{thunderx}, @samp{xgene1}.\n \n Additionally, this option can specify that GCC should tune the performance\n-of the code for a big.LITTLE system.  The only permissible value is\n-@samp{cortex-a57.cortex-a53}.\n+of the code for a big.LITTLE system.  Permissible values for this\n+option are: @samp{cortex-a57.cortex-a53}, @samp{cortex-a72.cortex-a53}.\n \n Where none of @option{-mtune=}, @option{-mcpu=} or @option{-march=}\n are specified, the code is tuned to perform well across a range"}]}