[13:42:51.731] <TB3>     INFO: *** Welcome to pxar ***
[13:42:51.731] <TB3>     INFO: *** Today: 2016/02/01
[13:42:51.737] <TB3>     INFO: *** Version: b2a7-dirty
[13:42:51.737] <TB3>     INFO: readRocDacs: /home/silpix5/allTestResults/M-H-1-24_FPIXTest-17C-Nebraska-160201-1340_2016-02-01_13h40m_1454355628//000_FPIXTest_p17//dacParameters_C0.dat .. /home/silpix5/allTestResults/M-H-1-24_FPIXTest-17C-Nebraska-160201-1340_2016-02-01_13h40m_1454355628//000_FPIXTest_p17//dacParameters_C15.dat
[13:42:51.738] <TB3>     INFO: readTbmDacs: /home/silpix5/allTestResults/M-H-1-24_FPIXTest-17C-Nebraska-160201-1340_2016-02-01_13h40m_1454355628//000_FPIXTest_p17//tbmParameters_C0a.dat .. /home/silpix5/allTestResults/M-H-1-24_FPIXTest-17C-Nebraska-160201-1340_2016-02-01_13h40m_1454355628//000_FPIXTest_p17//tbmParameters_C0b.dat
[13:42:51.738] <TB3>     INFO: readMaskFile: /home/silpix5/allTestResults/M-H-1-24_FPIXTest-17C-Nebraska-160201-1340_2016-02-01_13h40m_1454355628//000_FPIXTest_p17//defaultMaskFile.dat
[13:42:51.738] <TB3>     INFO: readTrimFile: /home/silpix5/allTestResults/M-H-1-24_FPIXTest-17C-Nebraska-160201-1340_2016-02-01_13h40m_1454355628//000_FPIXTest_p17//trimParameters_C0.dat .. /home/silpix5/allTestResults/M-H-1-24_FPIXTest-17C-Nebraska-160201-1340_2016-02-01_13h40m_1454355628//000_FPIXTest_p17//trimParameters_C15.dat
[13:42:51.814] <TB3>     INFO:         clk: 4
[13:42:51.814] <TB3>     INFO:         ctr: 4
[13:42:51.814] <TB3>     INFO:         sda: 19
[13:42:51.814] <TB3>     INFO:         tin: 9
[13:42:51.814] <TB3>     INFO:         level: 15
[13:42:51.814] <TB3>     INFO:         triggerdelay: 0
[13:42:51.814] <TB3>    QUIET: Instanciating API for pxar v2.6.1+43~g6e62df2
[13:42:51.814] <TB3>     INFO: Log level: DEBUG
[13:42:51.825] <TB3>     INFO: Found DTB DTB_WRE7QJ
[13:42:51.838] <TB3>    QUIET: Connection to board DTB_WRE7QJ opened.
[13:42:51.841] <TB3>     INFO: DTB startup information
--- DTB info------------------------------------------
Board id:    24
HW version:  DTB1.2
FW version:  4.2
SW version:  4.5
USB id:      DTB_WRE7QJ
MAC address: 40D855118018
Hostname:    pixelDTB024
Comment:     
------------------------------------------------------
[13:42:51.844] <TB3>     INFO: RPC call hashes of host and DTB match: 398089610
[13:42:53.403] <TB3>     INFO: DUT info: 
[13:42:53.403] <TB3>     INFO: The DUT currently contains the following objects:
[13:42:53.403] <TB3>     INFO:  2 TBM Cores tbm08c (2 ON)
[13:42:53.403] <TB3>     INFO: 	TBM Core alpha (0): 7 registers set
[13:42:53.403] <TB3>     INFO: 	TBM Core beta  (1): 7 registers set
[13:42:53.403] <TB3>     INFO: 16 ROCs psi46digv21respin (16 ON) with 4160 pixelConfigs
[13:42:53.403] <TB3>     INFO: 	ROC 0: 19 DACs set, Pixels: 0 masked, 0 active.
[13:42:53.403] <TB3>     INFO: 	ROC 1: 19 DACs set, Pixels: 0 masked, 0 active.
[13:42:53.403] <TB3>     INFO: 	ROC 2: 19 DACs set, Pixels: 0 masked, 0 active.
[13:42:53.403] <TB3>     INFO: 	ROC 3: 19 DACs set, Pixels: 0 masked, 0 active.
[13:42:53.403] <TB3>     INFO: 	ROC 4: 19 DACs set, Pixels: 0 masked, 0 active.
[13:42:53.403] <TB3>     INFO: 	ROC 5: 19 DACs set, Pixels: 0 masked, 0 active.
[13:42:53.403] <TB3>     INFO: 	ROC 6: 19 DACs set, Pixels: 0 masked, 0 active.
[13:42:53.403] <TB3>     INFO: 	ROC 7: 19 DACs set, Pixels: 0 masked, 0 active.
[13:42:53.403] <TB3>     INFO: 	ROC 8: 19 DACs set, Pixels: 0 masked, 0 active.
[13:42:53.403] <TB3>     INFO: 	ROC 9: 19 DACs set, Pixels: 0 masked, 0 active.
[13:42:53.403] <TB3>     INFO: 	ROC 10: 19 DACs set, Pixels: 0 masked, 0 active.
[13:42:53.403] <TB3>     INFO: 	ROC 11: 19 DACs set, Pixels: 0 masked, 0 active.
[13:42:53.403] <TB3>     INFO: 	ROC 12: 19 DACs set, Pixels: 0 masked, 0 active.
[13:42:53.403] <TB3>     INFO: 	ROC 13: 19 DACs set, Pixels: 0 masked, 0 active.
[13:42:53.403] <TB3>     INFO: 	ROC 14: 19 DACs set, Pixels: 0 masked, 0 active.
[13:42:53.403] <TB3>     INFO: 	ROC 15: 19 DACs set, Pixels: 0 masked, 0 active.
[13:42:53.404] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB<-
[13:42:53.404] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[13:42:53.404] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[13:42:53.404] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[13:42:53.404] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 250
[13:42:53.404] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB2<-
[13:42:53.404] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:42:53.404] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 222
[13:42:53.404] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   plwidth: 35
[13:42:53.404] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[13:42:53.404] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   targetia: 24
[13:42:53.404] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB3<-
[13:42:53.404] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[13:42:53.404] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[13:42:53.404] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[13:42:53.404] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 250
[13:42:53.404] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB4<-
[13:42:53.404] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   savecaldelscan: checkbox(0)
[13:42:53.404] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 100
[13:42:53.404] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   cals: 1
[13:42:53.404] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   caldello: 80
[13:42:53.404] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelhi: 200
[13:42:53.404] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelstep: 10
[13:42:53.404] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcomplo: 70
[13:42:53.404] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcomphi: 130
[13:42:53.404] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompstep: 5
[13:42:53.404] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   noisypixels: 10
[13:42:53.404] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 255
[13:42:53.404] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   cut: 0.5
[13:42:53.404] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Cmd<-
[13:42:53.404] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->DacDacScan<-
[13:42:53.404] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   phmap: checkbox
[13:42:53.404] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:42:53.404] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1: caldel
[13:42:53.404] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1lo: 0
[13:42:53.404] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1hi: 255
[13:42:53.404] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2: vthrcomp
[13:42:53.404] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2lo: 0
[13:42:53.404] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2hi: 255
[13:42:53.404] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[13:42:53.404] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->DacScan<-
[13:42:53.404] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   phmap: checkbox(1)
[13:42:53.404] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   allpixels: checkbox(0)
[13:42:53.404] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   unmasked: checkbox(0)
[13:42:53.404] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:42:53.404] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dac: vcal
[13:42:53.404] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[13:42:53.404] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 255
[13:42:53.404] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[13:42:53.404] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->GainPedestal<-
[13:42:53.404] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   showfits: checkbox(0)
[13:42:53.404] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   extended: checkbox(0)
[13:42:53.404] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dumphists: checkbox(0)
[13:42:53.404] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:42:53.404] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vcalstep: 10
[13:42:53.404] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   measure: button
[13:42:53.404] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   fit: button
[13:42:53.404] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   save: button
[13:42:53.404] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->HighRate<-
[13:42:53.404] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[13:42:53.404] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   trimhotpixels: button
[13:42:53.404] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   trimhotpixelthr: 200
[13:42:53.404] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   runsecondshotpixels: 10
[13:42:53.404] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   savetrimbits: checkbox(1)
[13:42:53.404] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   maskuntrimmable: checkbox(1)
[13:42:53.404] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   maskhotpixels: button
[13:42:53.404] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   savemaskfile: checkbox(0)
[13:42:53.404] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   maskfilename: default
[13:42:53.404] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelscan: button
[13:42:53.404] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   xpixelalive: button
[13:42:53.404] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 50
[13:42:53.404] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 200
[13:42:53.404] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   xnoisemaps: button
[13:42:53.404] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[13:42:53.405] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 100
[13:42:53.405] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dacs/step: 20
[13:42:53.405] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   rundaq: button
[13:42:53.405] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   trgfrequency(khz): 20
[13:42:53.405] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   runseconds: 2
[13:42:53.405] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   triggerdelay: 20
[13:42:53.405] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   delaytbm: checkbox
[13:42:53.405] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   filltree: checkbox
[13:42:53.405] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->IV<-
[13:42:53.405] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   port: /dev/FIXME
[13:42:53.405] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestart: 0
[13:42:53.405] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestop: 600
[13:42:53.405] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestep: 5
[13:42:53.405] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   delay: 1
[13:42:53.405] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   compliance(ua): 100
[13:42:53.405] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->PhOptimization<-
[13:42:53.405] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:42:53.405] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   safetymarginlow: 20
[13:42:53.405] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   saturationvcal: 100
[13:42:53.405] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   quantilesaturation: 0.98
[13:42:53.405] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->PixelAlive<-
[13:42:53.405] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:42:53.405] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 200
[13:42:53.405] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   alivetest: button
[13:42:53.405] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   masktest: button
[13:42:53.405] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   addressdecodingtest: button
[13:42:53.405] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Pretest<-
[13:42:53.405] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   programroc: button
[13:42:53.405] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   targetia: 24
[13:42:53.405] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   setvana: button
[13:42:53.405] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   iterations: 100
[13:42:53.405] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   settimings: button
[13:42:53.405] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   findtiming: button
[13:42:53.405] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   findworkingpixel: button
[13:42:53.405] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   setvthrcompcaldel: button
[13:42:53.405] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[13:42:53.405] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 250
[13:42:53.405] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   deltavthrcomp: 50
[13:42:53.405] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   fraccaldel: 0.5
[13:42:53.405] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[13:42:53.405] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   savedacs: button
[13:42:53.405] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Readback<-
[13:42:53.405] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   calibratevd: button
[13:42:53.405] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   calibrateva: button
[13:42:53.405] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   calibrateia: button
[13:42:53.405] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   readbackvbg: button
[13:42:53.405] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   getcalibratedvbg: button
[13:42:53.405] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   usecalvd: checkbox(1)
[13:42:53.405] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   usecalva: checkbox(0)
[13:42:53.405] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   setvana: button
[13:42:53.405] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Scurves<-
[13:42:53.405] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   adjustvcal: checkbox(0)
[13:42:53.405] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[13:42:53.405] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[13:42:53.405] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpoutputfile: checkbox(0)
[13:42:53.405] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 50
[13:42:53.405] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dac: Vcal
[13:42:53.405] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[13:42:53.405] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 200
[13:42:53.405] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dacs/step: -1
[13:42:53.405] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig/step: -1
[13:42:53.405] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   scurves: button
[13:42:53.405] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Timing<-
[13:42:53.405] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   targetclk: 4
[13:42:53.405] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:42:53.405] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   clocksdascan: button
[13:42:53.405] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   notokenpass: checkbox(0)
[13:42:53.405] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   phasescan: button
[13:42:53.405] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   levelscan: button
[13:42:53.405] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   tbmphasescan: button
[13:42:53.405] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   rocdelayscan: button
[13:42:53.405] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   timingtest: button
[13:42:53.405] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   saveparameters: button
[13:42:53.405] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Trim<-
[13:42:53.405] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   trim: button
[13:42:53.405] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 8
[13:42:53.405] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 35
[13:42:53.406] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   trimbits: button
[13:42:53.406] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Xray<-
[13:42:53.406] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   maskhotpixels: button
[13:42:53.406] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   savemaskfile: checkbox(0)
[13:42:53.406] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   maskfilename: default
[13:42:53.406] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   source: Ag
[13:42:53.406] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   phrun: button
[13:42:53.406] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   runseconds: 100
[13:42:53.406] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   trgfrequency(khz): 100
[13:42:53.406] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ratescan: button
[13:42:53.406] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompmin: 10
[13:42:53.406] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompmax: 80
[13:42:53.406] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   stepseconds: 5
[13:42:53.406] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   delaytbm: checkbox
[13:42:53.406] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   filltree: checkbox
[13:42:53.408] <TB3>    DEBUG: <PixSetup.cc/init:L81> PixSetup init start; getCurrentRSS() = 31109120
[13:42:53.408] <TB3>    DEBUG: <PixSetup.cc/init:L87> fPixTestParameters = 0x1c43f20
[13:42:53.408] <TB3>    DEBUG: <PixSetup.cc/init:L88>  fConfigParameters = 0x1bba770
[13:42:53.408] <TB3>    DEBUG: <PixSetup.cc/init:L89>        fPxarMemory = 0x7f8e05d94010
[13:42:53.408] <TB3>    DEBUG: <PixSetup.cc/init:L90>         fPxarMemHi = 0x7f8e0bfff510
[13:42:53.408] <TB3>    DEBUG: <PixSetup.cc/init:L106> PixSetup init done;  getCurrentRSS() = 31174656 fPxarMemory = 0x7f8e05d94010
[13:42:53.409] <TB3>    DEBUG: <pXar.cc/main:L223> Initial Analog Current: 373.8mA
[13:42:53.410] <TB3>    DEBUG: <pXar.cc/main:L224> Initial Digital Current: 459.8mA
[13:42:53.410] <TB3>    DEBUG: <pXar.cc/main:L225> Initial Module Temperature: 15.3 C
[13:42:53.410] <TB3>    DEBUG: <PixTestFactory.cc/PixTestFactory:L53> PixTestFactory::PixTestFactory()
[13:42:53.810] <TB3>     INFO: enter 'restricted' command line mode
[13:42:53.810] <TB3>     INFO: enter test to run
[13:42:53.810] <TB3>     INFO:   test: FPIXTest no parameter change
[13:42:53.810] <TB3>     INFO:   running: fpixtest
[13:42:53.811] <TB3>    DEBUG: <PixTestFPIXTest.cc/init:L49> PixTestFPIXTest::init()
[13:42:53.813] <TB3>    DEBUG: <PixTestFPIXTest.cc/PixTestFPIXTest:L20> PixTestFPIXTest ctor(PixSetup &a, string, TGTab *)
[13:42:53.813] <TB3>     INFO: ######################################################################
[13:42:53.813] <TB3>     INFO: PixTestFPIXTest::doTest()
[13:42:53.813] <TB3>     INFO: ######################################################################
[13:42:53.816] <TB3>     INFO: ######################################################################
[13:42:53.816] <TB3>     INFO: PixTestPretest::doTest()
[13:42:53.816] <TB3>     INFO: ######################################################################
[13:42:53.819] <TB3>     INFO:    ----------------------------------------------------------------------
[13:42:53.819] <TB3>     INFO:    PixTestPretest::programROC() 
[13:42:53.819] <TB3>     INFO:    ----------------------------------------------------------------------
[13:43:11.835] <TB3>     INFO: PixTestPretest::programROC() done: ROCs are all programmable
[13:43:11.835] <TB3>     INFO: IA differences per ROC:  16.1 20.9 18.5 16.1 18.5 18.5 19.3 18.5 19.3 19.3 19.3 20.1 18.5 19.3 20.1 19.3
[13:43:11.906] <TB3>     INFO:    ----------------------------------------------------------------------
[13:43:11.906] <TB3>     INFO:    PixTestPretest::setVana() target Ia = 24 mA/ROC
[13:43:11.906] <TB3>     INFO:    ----------------------------------------------------------------------
[13:43:12.009] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L283> offset current from other 15 ROCs is 67.7812 mA
[13:43:12.110] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L313> ROC 0 iter 0 Vana 78 Ia 21.4188 mA
[13:43:12.211] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC  0 iter  1 Vana  94 Ia 24.6187 mA
[13:43:12.312] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC  0 iter  2 Vana  91 Ia 24.6187 mA
[13:43:12.413] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC  0 iter  3 Vana  88 Ia 23.8187 mA
[13:43:12.514] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC  0 iter  4 Vana  89 Ia 23.8187 mA
[13:43:12.614] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC  0 iter  5 Vana  90 Ia 23.8187 mA
[13:43:12.715] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC  0 iter  6 Vana  91 Ia 23.8187 mA
[13:43:12.816] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC  0 iter  7 Vana  92 Ia 23.8187 mA
[13:43:12.917] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC  0 iter  8 Vana  93 Ia 24.6187 mA
[13:43:13.018] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC  0 iter  9 Vana  90 Ia 23.8187 mA
[13:43:13.119] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC  0 iter 10 Vana  91 Ia 23.8187 mA
[13:43:13.219] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC  0 iter 11 Vana  92 Ia 24.6187 mA
[13:43:13.321] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L313> ROC 1 iter 0 Vana 78 Ia 26.2188 mA
[13:43:13.421] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC  1 iter  1 Vana  66 Ia 23.8187 mA
[13:43:13.522] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC  1 iter  2 Vana  67 Ia 23.8187 mA
[13:43:13.622] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC  1 iter  3 Vana  68 Ia 23.8187 mA
[13:43:13.723] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC  1 iter  4 Vana  69 Ia 23.8187 mA
[13:43:13.824] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC  1 iter  5 Vana  70 Ia 24.6187 mA
[13:43:13.925] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC  1 iter  6 Vana  67 Ia 23.8187 mA
[13:43:14.026] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC  1 iter  7 Vana  68 Ia 23.8187 mA
[13:43:14.126] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC  1 iter  8 Vana  69 Ia 23.8187 mA
[13:43:14.227] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC  1 iter  9 Vana  70 Ia 24.6187 mA
[13:43:14.327] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC  1 iter 10 Vana  67 Ia 23.8187 mA
[13:43:14.427] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC  1 iter 11 Vana  68 Ia 23.8187 mA
[13:43:14.528] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L313> ROC 2 iter 0 Vana 78 Ia 23.8187 mA
[13:43:14.629] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC  2 iter  1 Vana  79 Ia 24.6187 mA
[13:43:14.730] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC  2 iter  2 Vana  76 Ia 23.8187 mA
[13:43:14.831] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC  2 iter  3 Vana  77 Ia 23.8187 mA
[13:43:14.931] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC  2 iter  4 Vana  78 Ia 23.8187 mA
[13:43:15.032] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC  2 iter  5 Vana  79 Ia 24.6187 mA
[13:43:15.132] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC  2 iter  6 Vana  76 Ia 23.8187 mA
[13:43:15.233] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC  2 iter  7 Vana  77 Ia 23.8187 mA
[13:43:15.333] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC  2 iter  8 Vana  78 Ia 24.6187 mA
[13:43:15.434] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC  2 iter  9 Vana  75 Ia 23.8187 mA
[13:43:15.535] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC  2 iter 10 Vana  76 Ia 23.8187 mA
[13:43:15.636] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC  2 iter 11 Vana  77 Ia 23.8187 mA
[13:43:15.737] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L313> ROC 3 iter 0 Vana 78 Ia 21.4188 mA
[13:43:15.838] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC  3 iter  1 Vana  94 Ia 25.4188 mA
[13:43:15.939] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC  3 iter  2 Vana  87 Ia 23.8187 mA
[13:43:16.040] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC  3 iter  3 Vana  88 Ia 23.8187 mA
[13:43:16.140] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC  3 iter  4 Vana  89 Ia 23.8187 mA
[13:43:16.241] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC  3 iter  5 Vana  90 Ia 24.6187 mA
[13:43:16.341] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC  3 iter  6 Vana  87 Ia 23.8187 mA
[13:43:16.442] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC  3 iter  7 Vana  88 Ia 23.8187 mA
[13:43:16.543] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC  3 iter  8 Vana  89 Ia 23.8187 mA
[13:43:16.643] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC  3 iter  9 Vana  90 Ia 23.8187 mA
[13:43:16.744] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC  3 iter 10 Vana  91 Ia 24.6187 mA
[13:43:16.844] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC  3 iter 11 Vana  88 Ia 23.8187 mA
[13:43:16.946] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L313> ROC 4 iter 0 Vana 78 Ia 23.8187 mA
[13:43:17.046] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC  4 iter  1 Vana  79 Ia 23.8187 mA
[13:43:17.147] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC  4 iter  2 Vana  80 Ia 24.6187 mA
[13:43:17.247] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC  4 iter  3 Vana  77 Ia 23.8187 mA
[13:43:17.348] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC  4 iter  4 Vana  78 Ia 23.8187 mA
[13:43:17.449] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC  4 iter  5 Vana  79 Ia 23.8187 mA
[13:43:17.549] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC  4 iter  6 Vana  80 Ia 24.6187 mA
[13:43:17.650] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC  4 iter  7 Vana  77 Ia 23.8187 mA
[13:43:17.750] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC  4 iter  8 Vana  78 Ia 23.8187 mA
[13:43:17.851] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC  4 iter  9 Vana  79 Ia 23.8187 mA
[13:43:17.952] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC  4 iter 10 Vana  80 Ia 24.6187 mA
[13:43:18.052] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC  4 iter 11 Vana  77 Ia 23.8187 mA
[13:43:18.154] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L313> ROC 5 iter 0 Vana 78 Ia 23.8187 mA
[13:43:18.255] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC  5 iter  1 Vana  79 Ia 23.8187 mA
[13:43:18.355] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC  5 iter  2 Vana  80 Ia 24.6187 mA
[13:43:18.456] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC  5 iter  3 Vana  77 Ia 23.8187 mA
[13:43:18.556] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC  5 iter  4 Vana  78 Ia 23.8187 mA
[13:43:18.657] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC  5 iter  5 Vana  79 Ia 23.8187 mA
[13:43:18.758] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC  5 iter  6 Vana  80 Ia 24.6187 mA
[13:43:18.859] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC  5 iter  7 Vana  77 Ia 23.8187 mA
[13:43:18.959] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC  5 iter  8 Vana  78 Ia 23.8187 mA
[13:43:19.059] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC  5 iter  9 Vana  79 Ia 23.8187 mA
[13:43:19.160] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC  5 iter 10 Vana  80 Ia 24.6187 mA
[13:43:19.261] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC  5 iter 11 Vana  77 Ia 23.8187 mA
[13:43:19.362] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L313> ROC 6 iter 0 Vana 78 Ia 24.6187 mA
[13:43:19.462] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC  6 iter  1 Vana  75 Ia 23.8187 mA
[13:43:19.563] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC  6 iter  2 Vana  76 Ia 23.8187 mA
[13:43:19.663] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC  6 iter  3 Vana  77 Ia 24.6187 mA
[13:43:19.764] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC  6 iter  4 Vana  74 Ia 23.8187 mA
[13:43:19.864] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC  6 iter  5 Vana  75 Ia 23.8187 mA
[13:43:19.965] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC  6 iter  6 Vana  76 Ia 23.8187 mA
[13:43:20.066] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC  6 iter  7 Vana  77 Ia 23.8187 mA
[13:43:20.166] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC  6 iter  8 Vana  78 Ia 24.6187 mA
[13:43:20.267] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC  6 iter  9 Vana  75 Ia 23.8187 mA
[13:43:20.368] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC  6 iter 10 Vana  76 Ia 23.8187 mA
[13:43:20.468] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC  6 iter 11 Vana  77 Ia 24.6187 mA
[13:43:20.569] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L313> ROC 7 iter 0 Vana 78 Ia 23.8187 mA
[13:43:20.670] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC  7 iter  1 Vana  79 Ia 23.8187 mA
[13:43:20.771] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC  7 iter  2 Vana  80 Ia 24.6187 mA
[13:43:20.872] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC  7 iter  3 Vana  77 Ia 23.8187 mA
[13:43:20.973] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC  7 iter  4 Vana  78 Ia 23.8187 mA
[13:43:21.074] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC  7 iter  5 Vana  79 Ia 23.8187 mA
[13:43:21.174] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC  7 iter  6 Vana  80 Ia 24.6187 mA
[13:43:21.275] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC  7 iter  7 Vana  77 Ia 23.8187 mA
[13:43:21.376] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC  7 iter  8 Vana  78 Ia 23.8187 mA
[13:43:21.477] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC  7 iter  9 Vana  79 Ia 24.6187 mA
[13:43:21.577] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC  7 iter 10 Vana  76 Ia 23.8187 mA
[13:43:21.678] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC  7 iter 11 Vana  77 Ia 23.8187 mA
[13:43:21.780] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L313> ROC 8 iter 0 Vana 78 Ia 24.6187 mA
[13:43:21.881] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC  8 iter  1 Vana  75 Ia 23.8187 mA
[13:43:21.982] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC  8 iter  2 Vana  76 Ia 23.8187 mA
[13:43:22.082] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC  8 iter  3 Vana  77 Ia 24.6187 mA
[13:43:22.183] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC  8 iter  4 Vana  74 Ia 23.8187 mA
[13:43:22.284] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC  8 iter  5 Vana  75 Ia 23.8187 mA
[13:43:22.385] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC  8 iter  6 Vana  76 Ia 24.6187 mA
[13:43:22.486] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC  8 iter  7 Vana  73 Ia 23.8187 mA
[13:43:22.586] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC  8 iter  8 Vana  74 Ia 23.8187 mA
[13:43:22.687] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC  8 iter  9 Vana  75 Ia 23.8187 mA
[13:43:22.788] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC  8 iter 10 Vana  76 Ia 23.8187 mA
[13:43:22.889] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC  8 iter 11 Vana  77 Ia 24.6187 mA
[13:43:22.990] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L313> ROC 9 iter 0 Vana 78 Ia 24.6187 mA
[13:43:23.091] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC  9 iter  1 Vana  75 Ia 23.8187 mA
[13:43:23.191] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC  9 iter  2 Vana  76 Ia 23.8187 mA
[13:43:23.292] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC  9 iter  3 Vana  77 Ia 24.6187 mA
[13:43:23.393] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC  9 iter  4 Vana  74 Ia 23.8187 mA
[13:43:23.494] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC  9 iter  5 Vana  75 Ia 23.8187 mA
[13:43:23.595] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC  9 iter  6 Vana  76 Ia 24.6187 mA
[13:43:23.696] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC  9 iter  7 Vana  73 Ia 23.8187 mA
[13:43:23.796] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC  9 iter  8 Vana  74 Ia 23.8187 mA
[13:43:23.897] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC  9 iter  9 Vana  75 Ia 23.8187 mA
[13:43:23.998] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC  9 iter 10 Vana  76 Ia 24.6187 mA
[13:43:24.099] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC  9 iter 11 Vana  73 Ia 23.8187 mA
[13:43:24.201] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L313> ROC 10 iter 0 Vana 78 Ia 24.6187 mA
[13:43:24.301] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC 10 iter  1 Vana  75 Ia 23.8187 mA
[13:43:24.402] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC 10 iter  2 Vana  76 Ia 23.8187 mA
[13:43:24.503] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC 10 iter  3 Vana  77 Ia 24.6187 mA
[13:43:24.603] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC 10 iter  4 Vana  74 Ia 23.8187 mA
[13:43:24.704] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC 10 iter  5 Vana  75 Ia 23.8187 mA
[13:43:24.805] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC 10 iter  6 Vana  76 Ia 24.6187 mA
[13:43:24.906] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC 10 iter  7 Vana  73 Ia 23.8187 mA
[13:43:25.007] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC 10 iter  8 Vana  74 Ia 23.8187 mA
[13:43:25.107] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC 10 iter  9 Vana  75 Ia 23.8187 mA
[13:43:25.209] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC 10 iter 10 Vana  76 Ia 24.6187 mA
[13:43:25.309] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC 10 iter 11 Vana  73 Ia 23.8187 mA
[13:43:25.411] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L313> ROC 11 iter 0 Vana 78 Ia 25.4188 mA
[13:43:25.512] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC 11 iter  1 Vana  71 Ia 23.8187 mA
[13:43:25.612] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC 11 iter  2 Vana  72 Ia 23.8187 mA
[13:43:25.713] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC 11 iter  3 Vana  73 Ia 23.8187 mA
[13:43:25.814] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC 11 iter  4 Vana  74 Ia 23.8187 mA
[13:43:25.914] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC 11 iter  5 Vana  75 Ia 23.8187 mA
[13:43:26.015] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC 11 iter  6 Vana  76 Ia 24.6187 mA
[13:43:26.116] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC 11 iter  7 Vana  73 Ia 23.8187 mA
[13:43:26.217] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC 11 iter  8 Vana  74 Ia 23.8187 mA
[13:43:26.318] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC 11 iter  9 Vana  75 Ia 24.6187 mA
[13:43:26.418] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC 11 iter 10 Vana  72 Ia 23.8187 mA
[13:43:26.519] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC 11 iter 11 Vana  73 Ia 23.8187 mA
[13:43:26.620] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L313> ROC 12 iter 0 Vana 78 Ia 23.8187 mA
[13:43:26.721] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC 12 iter  1 Vana  79 Ia 23.8187 mA
[13:43:26.822] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC 12 iter  2 Vana  80 Ia 24.6187 mA
[13:43:26.922] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC 12 iter  3 Vana  77 Ia 23.0188 mA
[13:43:27.023] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC 12 iter  4 Vana  83 Ia 25.4188 mA
[13:43:27.123] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC 12 iter  5 Vana  76 Ia 23.0188 mA
[13:43:27.224] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC 12 iter  6 Vana  82 Ia 24.6187 mA
[13:43:27.325] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC 12 iter  7 Vana  79 Ia 23.8187 mA
[13:43:27.427] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC 12 iter  8 Vana  80 Ia 23.8187 mA
[13:43:27.528] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC 12 iter  9 Vana  81 Ia 24.6187 mA
[13:43:27.629] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC 12 iter 10 Vana  78 Ia 23.8187 mA
[13:43:27.729] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC 12 iter 11 Vana  79 Ia 23.8187 mA
[13:43:27.831] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L313> ROC 13 iter 0 Vana 78 Ia 24.6187 mA
[13:43:27.931] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC 13 iter  1 Vana  75 Ia 23.8187 mA
[13:43:28.032] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC 13 iter  2 Vana  76 Ia 24.6187 mA
[13:43:28.132] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC 13 iter  3 Vana  73 Ia 23.0188 mA
[13:43:28.233] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC 13 iter  4 Vana  79 Ia 24.6187 mA
[13:43:28.334] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC 13 iter  5 Vana  76 Ia 23.8187 mA
[13:43:28.435] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC 13 iter  6 Vana  77 Ia 24.6187 mA
[13:43:28.535] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC 13 iter  7 Vana  74 Ia 23.8187 mA
[13:43:28.636] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC 13 iter  8 Vana  75 Ia 23.8187 mA
[13:43:28.737] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC 13 iter  9 Vana  76 Ia 23.8187 mA
[13:43:28.838] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC 13 iter 10 Vana  77 Ia 23.8187 mA
[13:43:28.939] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC 13 iter 11 Vana  78 Ia 24.6187 mA
[13:43:29.040] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L313> ROC 14 iter 0 Vana 78 Ia 25.4188 mA
[13:43:29.141] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC 14 iter  1 Vana  71 Ia 23.8187 mA
[13:43:29.242] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC 14 iter  2 Vana  72 Ia 23.8187 mA
[13:43:29.342] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC 14 iter  3 Vana  73 Ia 23.8187 mA
[13:43:29.443] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC 14 iter  4 Vana  74 Ia 23.8187 mA
[13:43:29.544] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC 14 iter  5 Vana  75 Ia 24.6187 mA
[13:43:29.645] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC 14 iter  6 Vana  72 Ia 23.8187 mA
[13:43:29.745] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC 14 iter  7 Vana  73 Ia 23.8187 mA
[13:43:29.846] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC 14 iter  8 Vana  74 Ia 23.8187 mA
[13:43:29.947] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC 14 iter  9 Vana  75 Ia 24.6187 mA
[13:43:30.047] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC 14 iter 10 Vana  72 Ia 23.8187 mA
[13:43:30.148] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC 14 iter 11 Vana  73 Ia 23.8187 mA
[13:43:30.250] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L313> ROC 15 iter 0 Vana 78 Ia 24.6187 mA
[13:43:30.351] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC 15 iter  1 Vana  75 Ia 23.8187 mA
[13:43:30.451] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC 15 iter  2 Vana  76 Ia 23.8187 mA
[13:43:30.552] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC 15 iter  3 Vana  77 Ia 24.6187 mA
[13:43:30.653] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC 15 iter  4 Vana  74 Ia 23.8187 mA
[13:43:30.753] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC 15 iter  5 Vana  75 Ia 23.8187 mA
[13:43:30.854] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC 15 iter  6 Vana  76 Ia 23.8187 mA
[13:43:30.955] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC 15 iter  7 Vana  77 Ia 24.6187 mA
[13:43:31.055] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC 15 iter  8 Vana  74 Ia 23.8187 mA
[13:43:31.156] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC 15 iter  9 Vana  75 Ia 23.8187 mA
[13:43:31.256] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC 15 iter 10 Vana  76 Ia 23.8187 mA
[13:43:31.357] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC 15 iter 11 Vana  77 Ia 24.6187 mA
[13:43:31.386] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L376> ROC  0 Vana  92
[13:43:31.386] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L376> ROC  1 Vana  68
[13:43:31.386] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L376> ROC  2 Vana  77
[13:43:31.387] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L376> ROC  3 Vana  88
[13:43:31.387] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L376> ROC  4 Vana  77
[13:43:31.387] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L376> ROC  5 Vana  77
[13:43:31.387] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L376> ROC  6 Vana  77
[13:43:31.387] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L376> ROC  7 Vana  77
[13:43:31.387] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L376> ROC  8 Vana  77
[13:43:31.387] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L376> ROC  9 Vana  73
[13:43:31.387] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L376> ROC 10 Vana  73
[13:43:31.387] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L376> ROC 11 Vana  73
[13:43:31.388] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L376> ROC 12 Vana  79
[13:43:31.388] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L376> ROC 13 Vana  78
[13:43:31.388] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L376> ROC 14 Vana  73
[13:43:31.388] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L376> ROC 15 Vana  77
[13:43:33.216] <TB3>     INFO: PixTestPretest::setVana() done, Module Ia 373 mA = 23.3125 mA/ROC
[13:43:33.216] <TB3>     INFO: i(loss) [mA/ROC]:     19.3  19.3  18.5  18.5  18.5  18.5  19.3  18.5  20.1  18.5  18.5  18.5  18.5  19.3  19.3  19.3
[13:43:33.246] <TB3>     INFO:    ----------------------------------------------------------------------
[13:43:33.246] <TB3>     INFO:    PixTestPretest::findTiming() 
[13:43:33.246] <TB3>     INFO:    ----------------------------------------------------------------------
[13:43:33.246] <TB3>     INFO: PixTestCmd::init()
[13:43:33.246] <TB3>    DEBUG: <PixTestCmd.cc/runCommand:L3838> running command: timing
[13:43:33.841] <TB3>  WARNING: Not unmasking DUT, not setting Calibrate bits!
[13:45:18.389] <TB3>    DEBUG: <PixTestCmd.cc/~PixTestCmd:L78> PixTestCmd dtor
[13:45:18.420] <TB3>     INFO: TBM phases:  160MHz: 0, 400MHz: 4, TBM delays: ROC(0/1):5, header/trailer: 1, token: 1
[13:45:18.420] <TB3>     INFO: (success/tries = 100/100), width = 4
[13:45:18.420] <TB3>    DEBUG: <PixTest.cc/tbmSet:L2431> changing tbm reg basee[0] from 0x10 to 0x10
[13:45:18.420] <TB3>    DEBUG: <PixTest.cc/tbmSet:L2431> changing tbm reg basea[0] from 0xed to 0xed
[13:45:18.420] <TB3>    DEBUG: <PixTest.cc/tbmSet:L2431> changing tbm reg basea[1] from 0xed to 0xed
[13:45:18.420] <TB3>    DEBUG: <PixTest.cc/tbmSet:L2431> changing tbm reg base4[0] from 0x80 to 0x80
[13:45:18.420] <TB3>    DEBUG: <PixTest.cc/tbmSet:L2431> changing tbm reg base4[1] from 0x80 to 0x80
[13:45:18.423] <TB3>     INFO:    ----------------------------------------------------------------------
[13:45:18.423] <TB3>     INFO:    PixTestPretest::findWorkingPixel()
[13:45:18.423] <TB3>     INFO:    ----------------------------------------------------------------------
[13:45:18.559] <TB3>     INFO: Expecting 231680 events.
[13:45:25.742] <TB3>     INFO: 231680 events read in total (6468ms).
[13:45:25.747] <TB3>     INFO: Test took 7321ms.
[13:45:26.088] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1195> fwp_c12_r22_C0 OK, with vthrComp = 94 and Delta(CalDel) = 60
[13:45:26.092] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1195> fwp_c12_r22_C1 OK, with vthrComp = 94 and Delta(CalDel) = 63
[13:45:26.096] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1195> fwp_c12_r22_C2 OK, with vthrComp = 113 and Delta(CalDel) = 61
[13:45:26.100] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1195> fwp_c12_r22_C3 OK, with vthrComp = 104 and Delta(CalDel) = 60
[13:45:26.103] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1195> fwp_c12_r22_C4 OK, with vthrComp = 90 and Delta(CalDel) = 59
[13:45:26.107] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1195> fwp_c12_r22_C5 OK, with vthrComp = 62 and Delta(CalDel) = 59
[13:45:26.111] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1195> fwp_c12_r22_C6 OK, with vthrComp = 91 and Delta(CalDel) = 62
[13:45:26.115] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1195> fwp_c12_r22_C7 OK, with vthrComp = 93 and Delta(CalDel) = 57
[13:45:26.119] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1195> fwp_c12_r22_C8 OK, with vthrComp = 92 and Delta(CalDel) = 61
[13:45:26.123] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1195> fwp_c12_r22_C9 OK, with vthrComp = 76 and Delta(CalDel) = 61
[13:45:26.126] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1195> fwp_c12_r22_C10 OK, with vthrComp = 94 and Delta(CalDel) = 57
[13:45:26.130] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1195> fwp_c12_r22_C11 OK, with vthrComp = 95 and Delta(CalDel) = 59
[13:45:26.134] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1195> fwp_c12_r22_C12 OK, with vthrComp = 86 and Delta(CalDel) = 61
[13:45:26.137] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1195> fwp_c12_r22_C13 OK, with vthrComp = 89 and Delta(CalDel) = 61
[13:45:26.141] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1195> fwp_c12_r22_C14 OK, with vthrComp = 89 and Delta(CalDel) = 61
[13:45:26.145] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1195> fwp_c12_r22_C15 OK, with vthrComp = 112 and Delta(CalDel) = 61
[13:45:26.186] <TB3>     INFO: Found working pixel in all ROCs: col/row = 12/22
[13:45:26.219] <TB3>     INFO:    ----------------------------------------------------------------------
[13:45:26.219] <TB3>     INFO:    PixTestPretest::setVthrCompCalDel()
[13:45:26.219] <TB3>     INFO:    ----------------------------------------------------------------------
[13:45:26.355] <TB3>     INFO: Expecting 231680 events.
[13:45:34.494] <TB3>     INFO: 231680 events read in total (7424ms).
[13:45:34.499] <TB3>     INFO: Test took 8276ms.
[13:45:34.523] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L717> CalDel: 131 +/- 29.5
[13:45:34.838] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L717> CalDel: 143 +/- 31.5
[13:45:34.841] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L717> CalDel: 130 +/- 31
[13:45:34.845] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L717> CalDel: 115 +/- 29.5
[13:45:34.848] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L717> CalDel: 134 +/- 29
[13:45:34.852] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L717> CalDel: 124 +/- 30
[13:45:34.855] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L717> CalDel: 143 +/- 31.5
[13:45:34.859] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L717> CalDel: 109 +/- 29
[13:45:34.862] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L717> CalDel: 126 +/- 31
[13:45:34.866] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L717> CalDel: 140 +/- 30
[13:45:34.869] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L717> CalDel: 129 +/- 28.5
[13:45:34.873] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L717> CalDel: 124 +/- 29.5
[13:45:34.876] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L717> CalDel: 143 +/- 31.5
[13:45:34.879] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L717> CalDel: 143 +/- 31.5
[13:45:34.883] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L717> CalDel: 135 +/- 30
[13:45:34.886] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L717> CalDel: 129 +/- 30
[13:45:34.919] <TB3>     INFO: PixTestPretest::setVthrCompCalDel() done
[13:45:34.919] <TB3>     INFO: CalDel:      131   143   130   115   134   124   143   109   126   140   129   124   143   143   135   129
[13:45:34.919] <TB3>     INFO: VthrComp:     51    51    51    51    51    51    51    51    51    51    51    51    51    51    51    51
[13:45:34.922] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-H-1-24_FPIXTest-17C-Nebraska-160201-1340_2016-02-01_13h40m_1454355628//000_FPIXTest_p17//dacParameters_C0.dat
[13:45:34.923] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-H-1-24_FPIXTest-17C-Nebraska-160201-1340_2016-02-01_13h40m_1454355628//000_FPIXTest_p17//dacParameters_C1.dat
[13:45:34.923] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-H-1-24_FPIXTest-17C-Nebraska-160201-1340_2016-02-01_13h40m_1454355628//000_FPIXTest_p17//dacParameters_C2.dat
[13:45:34.923] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-H-1-24_FPIXTest-17C-Nebraska-160201-1340_2016-02-01_13h40m_1454355628//000_FPIXTest_p17//dacParameters_C3.dat
[13:45:34.923] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-H-1-24_FPIXTest-17C-Nebraska-160201-1340_2016-02-01_13h40m_1454355628//000_FPIXTest_p17//dacParameters_C4.dat
[13:45:34.923] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-H-1-24_FPIXTest-17C-Nebraska-160201-1340_2016-02-01_13h40m_1454355628//000_FPIXTest_p17//dacParameters_C5.dat
[13:45:34.923] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-H-1-24_FPIXTest-17C-Nebraska-160201-1340_2016-02-01_13h40m_1454355628//000_FPIXTest_p17//dacParameters_C6.dat
[13:45:34.924] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-H-1-24_FPIXTest-17C-Nebraska-160201-1340_2016-02-01_13h40m_1454355628//000_FPIXTest_p17//dacParameters_C7.dat
[13:45:34.924] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-H-1-24_FPIXTest-17C-Nebraska-160201-1340_2016-02-01_13h40m_1454355628//000_FPIXTest_p17//dacParameters_C8.dat
[13:45:34.924] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-H-1-24_FPIXTest-17C-Nebraska-160201-1340_2016-02-01_13h40m_1454355628//000_FPIXTest_p17//dacParameters_C9.dat
[13:45:34.924] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-H-1-24_FPIXTest-17C-Nebraska-160201-1340_2016-02-01_13h40m_1454355628//000_FPIXTest_p17//dacParameters_C10.dat
[13:45:34.924] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-H-1-24_FPIXTest-17C-Nebraska-160201-1340_2016-02-01_13h40m_1454355628//000_FPIXTest_p17//dacParameters_C11.dat
[13:45:34.924] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-H-1-24_FPIXTest-17C-Nebraska-160201-1340_2016-02-01_13h40m_1454355628//000_FPIXTest_p17//dacParameters_C12.dat
[13:45:34.925] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-H-1-24_FPIXTest-17C-Nebraska-160201-1340_2016-02-01_13h40m_1454355628//000_FPIXTest_p17//dacParameters_C13.dat
[13:45:34.925] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-H-1-24_FPIXTest-17C-Nebraska-160201-1340_2016-02-01_13h40m_1454355628//000_FPIXTest_p17//dacParameters_C14.dat
[13:45:34.925] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-H-1-24_FPIXTest-17C-Nebraska-160201-1340_2016-02-01_13h40m_1454355628//000_FPIXTest_p17//dacParameters_C15.dat
[13:45:34.925] <TB3>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-H-1-24_FPIXTest-17C-Nebraska-160201-1340_2016-02-01_13h40m_1454355628//000_FPIXTest_p17//tbmParameters_C0a.dat
[13:45:34.925] <TB3>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-H-1-24_FPIXTest-17C-Nebraska-160201-1340_2016-02-01_13h40m_1454355628//000_FPIXTest_p17//tbmParameters_C0b.dat
[13:45:34.925] <TB3>     INFO: PixTestPretest::doTest() done, duration: 161 seconds
[13:45:34.925] <TB3>    DEBUG: <PixTestPretest.cc/~PixTestPretest:L136> PixTestPretest dtor
[13:45:34.986] <TB3>    DEBUG: <PixTestAlive.cc/init:L77> PixTestAlive::init()
[13:45:34.986] <TB3>    DEBUG: <PixTestAlive.cc/PixTestAlive:L21> PixTestAlive ctor(PixSetup &a, string, TGTab *)
[13:45:34.989] <TB3>     INFO: ######################################################################
[13:45:34.989] <TB3>     INFO: PixTestAlive::doTest()
[13:45:34.989] <TB3>     INFO: ######################################################################
[13:45:34.992] <TB3>     INFO:    ----------------------------------------------------------------------
[13:45:34.992] <TB3>     INFO:    PixTestAlive::aliveTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[13:45:34.992] <TB3>     INFO:    ----------------------------------------------------------------------
[13:45:34.993] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[13:45:35.340] <TB3>     INFO: Expecting 41600 events.
[13:45:39.397] <TB3>     INFO: 41600 events read in total (3343ms).
[13:45:39.398] <TB3>     INFO: Test took 4405ms.
[13:45:39.406] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:45:39.406] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66560
[13:45:39.406] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists PixelAlive_C0 .. PixelAlive_C15
[13:45:39.781] <TB3>     INFO: PixTestAlive::aliveTest() done
[13:45:39.781] <TB3>     INFO: number of dead pixels (per ROC):     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[13:45:39.781] <TB3>    DEBUG: <PixTestAlive.cc/aliveTest:L188> number of red-efficiency pixels:     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[13:45:39.784] <TB3>     INFO:    ----------------------------------------------------------------------
[13:45:39.784] <TB3>     INFO:    PixTestAlive::maskTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[13:45:39.784] <TB3>     INFO:    ----------------------------------------------------------------------
[13:45:39.785] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[13:45:40.128] <TB3>     INFO: Expecting 41600 events.
[13:45:43.083] <TB3>     INFO: 41600 events read in total (2241ms).
[13:45:43.084] <TB3>     INFO: Test took 3298ms.
[13:45:43.084] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:45:43.084] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 0
[13:45:43.084] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists MaskTest_C0 .. MaskTest_C15
[13:45:43.084] <TB3>     INFO: mask vs. old pixelAlive PixelAlive_C0_V0 ..  PixelAlive_C15_V0
[13:45:43.490] <TB3>     INFO: PixTestAlive::maskTest() done
[13:45:43.490] <TB3>     INFO: number of mask-defect pixels (per ROC):     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[13:45:43.493] <TB3>     INFO:    ----------------------------------------------------------------------
[13:45:43.493] <TB3>     INFO:    PixTestAlive::addressDecodingTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[13:45:43.493] <TB3>     INFO:    ----------------------------------------------------------------------
[13:45:43.494] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[13:45:43.838] <TB3>     INFO: Expecting 41600 events.
[13:45:47.885] <TB3>     INFO: 41600 events read in total (3332ms).
[13:45:47.886] <TB3>     INFO: Test took 4392ms.
[13:45:47.894] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:45:47.894] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66560
[13:45:47.894] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists AddressDecodingTest_C0 .. AddressDecodingTest_C15
[13:45:48.269] <TB3>     INFO: PixTestAlive::addressDecodingTest() done
[13:45:48.269] <TB3>     INFO: number of address-decoding pixels (per ROC):     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[13:45:48.269] <TB3>     INFO: PixTestAlive::doTest() done, duration: 13 seconds
[13:45:48.269] <TB3>    DEBUG: <PixTestAlive.cc/~PixTestAlive:L109> PixTestAlive dtor
[13:45:48.277] <TB3>     INFO: ######################################################################
[13:45:48.277] <TB3>     INFO: PixTestTrim::doTest()
[13:45:48.277] <TB3>     INFO: ######################################################################
[13:45:48.280] <TB3>     INFO:    ----------------------------------------------------------------------
[13:45:48.280] <TB3>     INFO:    PixTestTrim::trimTest() ntrig = 8, vcal = 35
[13:45:48.280] <TB3>     INFO:    ----------------------------------------------------------------------
[13:45:48.356] <TB3>     INFO: ---> VthrComp thr map (minimal VthrComp)
[13:45:48.356] <TB3>     INFO: ---> dac: vthrcomp name: TrimThr0 ntrig: 8 dacrange: 10 .. 160 (-1/-1) hits flags = 528 (plus default)
[13:45:48.368] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 8
[13:45:48.368] <TB3>     INFO:     run 1 of 1
[13:45:48.369] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:45:48.711] <TB3>     INFO: Expecting 5025280 events.
[13:46:32.964] <TB3>     INFO: 1381672 events read in total (43538ms).
[13:47:16.294] <TB3>     INFO: 2748944 events read in total (86868ms).
[13:47:59.728] <TB3>     INFO: 4126392 events read in total (130303ms).
[13:48:27.864] <TB3>     INFO: 5025280 events read in total (158438ms).
[13:48:27.908] <TB3>     INFO: Test took 159539ms.
[13:48:27.969] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:48:28.076] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:48:29.438] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:48:30.832] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:48:32.242] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:48:33.661] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:48:35.003] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:48:36.289] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:48:37.627] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:48:38.975] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:48:40.344] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:48:41.649] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:48:43.019] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:48:44.364] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:48:45.723] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:48:47.076] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:48:48.416] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:48:49.801] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 274132992
[13:48:49.804] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 87.9331 minThrLimit = 87.9038 minThrNLimit = 111.6 -> result = 87.9331 -> 87
[13:48:49.804] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 94.1388 minThrLimit = 94.1122 minThrNLimit = 121.867 -> result = 94.1388 -> 94
[13:48:49.805] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 103.001 minThrLimit = 102.985 minThrNLimit = 129.027 -> result = 103.001 -> 103
[13:48:49.805] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 101.28 minThrLimit = 101.266 minThrNLimit = 124.21 -> result = 101.28 -> 101
[13:48:49.805] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 91.7218 minThrLimit = 91.7108 minThrNLimit = 112.714 -> result = 91.7218 -> 91
[13:48:49.806] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 79.5225 minThrLimit = 79.4674 minThrNLimit = 101.884 -> result = 79.5225 -> 79
[13:48:49.806] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 87.4352 minThrLimit = 87.3058 minThrNLimit = 111.492 -> result = 87.4352 -> 87
[13:48:49.807] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 89.3389 minThrLimit = 89.3283 minThrNLimit = 114.466 -> result = 89.3389 -> 89
[13:48:49.807] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 94.9937 minThrLimit = 94.9673 minThrNLimit = 118.457 -> result = 94.9937 -> 94
[13:48:49.807] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 80.4514 minThrLimit = 80.4273 minThrNLimit = 103.786 -> result = 80.4514 -> 80
[13:48:49.808] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 90.3535 minThrLimit = 90.2689 minThrNLimit = 117.056 -> result = 90.3535 -> 90
[13:48:49.808] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 85.7973 minThrLimit = 85.7824 minThrNLimit = 113.145 -> result = 85.7973 -> 85
[13:48:49.808] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 91.5348 minThrLimit = 91.476 minThrNLimit = 117.49 -> result = 91.5348 -> 91
[13:48:49.809] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 92.3281 minThrLimit = 92.3164 minThrNLimit = 117.018 -> result = 92.3281 -> 92
[13:48:49.809] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 87.8084 minThrLimit = 87.8036 minThrNLimit = 113.643 -> result = 87.8084 -> 87
[13:48:49.809] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 90.6912 minThrLimit = 90.6409 minThrNLimit = 118.926 -> result = 90.6912 -> 90
[13:48:49.809] <TB3>     INFO: ROC 0 VthrComp = 87
[13:48:49.810] <TB3>     INFO: ROC 1 VthrComp = 94
[13:48:49.810] <TB3>     INFO: ROC 2 VthrComp = 103
[13:48:49.810] <TB3>     INFO: ROC 3 VthrComp = 101
[13:48:49.810] <TB3>     INFO: ROC 4 VthrComp = 91
[13:48:49.810] <TB3>     INFO: ROC 5 VthrComp = 79
[13:48:49.810] <TB3>     INFO: ROC 6 VthrComp = 87
[13:48:49.810] <TB3>     INFO: ROC 7 VthrComp = 89
[13:48:49.810] <TB3>     INFO: ROC 8 VthrComp = 94
[13:48:49.810] <TB3>     INFO: ROC 9 VthrComp = 80
[13:48:49.811] <TB3>     INFO: ROC 10 VthrComp = 90
[13:48:49.811] <TB3>     INFO: ROC 11 VthrComp = 85
[13:48:49.811] <TB3>     INFO: ROC 12 VthrComp = 91
[13:48:49.811] <TB3>     INFO: ROC 13 VthrComp = 92
[13:48:49.811] <TB3>     INFO: ROC 14 VthrComp = 87
[13:48:49.812] <TB3>     INFO: ROC 15 VthrComp = 90
[13:48:49.812] <TB3>     INFO: ---> Vcal thr map (pixel with maximum Vcal thr)
[13:48:49.812] <TB3>     INFO: ---> dac: vcal name: TrimThr1 ntrig: 8 dacrange: 10 .. 160 (-1/-1) hits flags = 528 (plus default)
[13:48:49.825] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 8
[13:48:49.825] <TB3>     INFO:     run 1 of 1
[13:48:49.825] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:48:50.166] <TB3>     INFO: Expecting 5025280 events.
[13:49:25.832] <TB3>     INFO: 884088 events read in total (34951ms).
[13:50:00.858] <TB3>     INFO: 1766472 events read in total (69977ms).
[13:50:35.905] <TB3>     INFO: 2647488 events read in total (105024ms).
[13:51:10.728] <TB3>     INFO: 3519976 events read in total (139847ms).
[13:51:46.552] <TB3>     INFO: 4388304 events read in total (175672ms).
[13:52:12.221] <TB3>     INFO: 5025280 events read in total (201340ms).
[13:52:12.297] <TB3>     INFO: Test took 202473ms.
[13:52:12.483] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:52:12.852] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:52:14.496] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:52:16.146] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:52:17.834] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:52:19.511] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:52:21.153] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:52:22.772] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:52:24.434] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:52:26.105] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:52:27.763] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:52:29.371] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:52:30.998] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:52:32.645] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:52:34.322] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:52:35.934] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:52:37.561] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:52:39.194] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 255422464
[13:52:39.197] <TB3>     INFO:    roc 0 with ID = 0  has maximal Vcal 57.3667 for pixel 51/10 mean/min/max = 45.0597/32.6545/57.4649
[13:52:39.197] <TB3>     INFO:    roc 1 with ID = 1  has maximal Vcal 56.0007 for pixel 5/10 mean/min/max = 44.452/32.7394/56.1647
[13:52:39.198] <TB3>     INFO:    roc 2 with ID = 2  has maximal Vcal 59.0908 for pixel 0/35 mean/min/max = 45.7509/32.076/59.4258
[13:52:39.198] <TB3>     INFO:    roc 3 with ID = 3  has maximal Vcal 56.5042 for pixel 10/11 mean/min/max = 44.5659/32.4027/56.7291
[13:52:39.198] <TB3>     INFO:    roc 4 with ID = 4  has maximal Vcal 58.5616 for pixel 21/0 mean/min/max = 46.1469/33.6763/58.6175
[13:52:39.199] <TB3>     INFO:    roc 5 with ID = 5  has maximal Vcal 55.2669 for pixel 24/72 mean/min/max = 45.4663/35.5095/55.423
[13:52:39.199] <TB3>     INFO:    roc 6 with ID = 6  has maximal Vcal 56.6945 for pixel 24/6 mean/min/max = 44.5076/32.2637/56.7514
[13:52:39.199] <TB3>     INFO:    roc 7 with ID = 7  has maximal Vcal 57.1452 for pixel 24/0 mean/min/max = 45.2694/33.2437/57.2951
[13:52:39.200] <TB3>     INFO:    roc 8 with ID = 8  has maximal Vcal 57.0285 for pixel 22/72 mean/min/max = 45.3951/33.7064/57.0838
[13:52:39.200] <TB3>     INFO:    roc 9 with ID = 9  has maximal Vcal 56.0196 for pixel 0/22 mean/min/max = 44.3387/32.6252/56.0521
[13:52:39.201] <TB3>     INFO:    roc 10 with ID = 10  has maximal Vcal 55.0819 for pixel 19/0 mean/min/max = 44.6103/33.8563/55.3644
[13:52:39.201] <TB3>     INFO:    roc 11 with ID = 11  has maximal Vcal 55.2971 for pixel 10/75 mean/min/max = 44.0087/32.6218/55.3956
[13:52:39.201] <TB3>     INFO:    roc 12 with ID = 12  has maximal Vcal 55.6127 for pixel 4/20 mean/min/max = 44.6802/33.693/55.6675
[13:52:39.202] <TB3>     INFO:    roc 13 with ID = 13  has maximal Vcal 54.7897 for pixel 21/74 mean/min/max = 44.1144/33.3776/54.8512
[13:52:39.202] <TB3>     INFO:    roc 14 with ID = 14  has maximal Vcal 55.7197 for pixel 0/29 mean/min/max = 44.178/32.533/55.8229
[13:52:39.202] <TB3>     INFO:    roc 15 with ID = 15  has maximal Vcal 55.3268 for pixel 0/66 mean/min/max = 44.5279/33.7126/55.3433
[13:52:39.203] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[13:52:39.334] <TB3>     INFO: Expecting 411648 events.
[13:52:47.058] <TB3>     INFO: 411648 events read in total (7009ms).
[13:52:47.065] <TB3>     INFO: Expecting 411648 events.
[13:52:54.785] <TB3>     INFO: 411648 events read in total (7052ms).
[13:52:54.795] <TB3>     INFO: Expecting 411648 events.
[13:53:02.424] <TB3>     INFO: 411648 events read in total (6972ms).
[13:53:02.435] <TB3>     INFO: Expecting 411648 events.
[13:53:10.083] <TB3>     INFO: 411648 events read in total (6985ms).
[13:53:10.097] <TB3>     INFO: Expecting 411648 events.
[13:53:17.758] <TB3>     INFO: 411648 events read in total (7002ms).
[13:53:17.774] <TB3>     INFO: Expecting 411648 events.
[13:53:25.430] <TB3>     INFO: 411648 events read in total (6998ms).
[13:53:25.449] <TB3>     INFO: Expecting 411648 events.
[13:53:33.120] <TB3>     INFO: 411648 events read in total (7018ms).
[13:53:33.143] <TB3>     INFO: Expecting 411648 events.
[13:53:40.789] <TB3>     INFO: 411648 events read in total (7001ms).
[13:53:40.813] <TB3>     INFO: Expecting 411648 events.
[13:53:48.473] <TB3>     INFO: 411648 events read in total (7014ms).
[13:53:48.500] <TB3>     INFO: Expecting 411648 events.
[13:53:56.027] <TB3>     INFO: 411648 events read in total (6880ms).
[13:53:56.055] <TB3>     INFO: Expecting 411648 events.
[13:54:03.720] <TB3>     INFO: 411648 events read in total (7018ms).
[13:54:03.752] <TB3>     INFO: Expecting 411648 events.
[13:54:11.384] <TB3>     INFO: 411648 events read in total (6991ms).
[13:54:11.418] <TB3>     INFO: Expecting 411648 events.
[13:54:19.017] <TB3>     INFO: 411648 events read in total (6963ms).
[13:54:19.055] <TB3>     INFO: Expecting 411648 events.
[13:54:26.615] <TB3>     INFO: 411648 events read in total (6926ms).
[13:54:26.655] <TB3>     INFO: Expecting 411648 events.
[13:54:34.217] <TB3>     INFO: 411648 events read in total (6935ms).
[13:54:34.263] <TB3>     INFO: Expecting 411648 events.
[13:54:41.776] <TB3>     INFO: 411648 events read in total (6889ms).
[13:54:41.821] <TB3>     INFO: Test took 122619ms.
[13:54:42.332] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0401 < 35 for itrim = 106; old thr = 34.1407 ... break
[13:54:42.381] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.7095 < 35 for itrim+1 = 115; old thr = 34.6148 ... break
[13:54:42.413] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.1677 < 35 for itrim = 113; old thr = 34.1583 ... break
[13:54:42.451] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 36.0757 < 35 for itrim+1 = 104; old thr = 34.4926 ... break
[13:54:42.490] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.2699 < 35 for itrim+1 = 107; old thr = 34.9911 ... break
[13:54:42.528] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0246 < 35 for itrim = 100; old thr = 34.0302 ... break
[13:54:42.577] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.4341 < 35 for itrim = 116; old thr = 33.9351 ... break
[13:54:42.620] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.4407 < 35 for itrim = 109; old thr = 34.1912 ... break
[13:54:42.661] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.5079 < 35 for itrim+1 = 102; old thr = 34.8499 ... break
[13:54:42.694] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.1141 < 35 for itrim = 93; old thr = 34.3597 ... break
[13:54:42.739] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.1358 < 35 for itrim = 100; old thr = 34.6595 ... break
[13:54:42.782] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.8983 < 35 for itrim = 105; old thr = 33.8958 ... break
[13:54:42.826] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.2784 < 35 for itrim+1 = 106; old thr = 34.8729 ... break
[13:54:42.868] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0614 < 35 for itrim = 110; old thr = 34.2052 ... break
[13:54:42.877] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 201.115 < 35 for itrim+1 = 168; old thr = 20.2337 ... break
[13:54:42.919] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0609 < 35 for itrim = 103; old thr = 34.1844 ... break
[13:54:42.994] <TB3>     INFO: ---> dac: vcal name: TrimThr2 ntrig: 8 dacrange: 0 .. 150 (-1/-1) hits flags = 528 (plus default)
[13:54:43.004] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 8
[13:54:43.004] <TB3>     INFO:     run 1 of 1
[13:54:43.005] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:54:43.346] <TB3>     INFO: Expecting 5025280 events.
[13:55:18.707] <TB3>     INFO: 868312 events read in total (34646ms).
[13:55:53.303] <TB3>     INFO: 1734744 events read in total (69242ms).
[13:56:27.964] <TB3>     INFO: 2600176 events read in total (103903ms).
[13:57:02.571] <TB3>     INFO: 3456768 events read in total (138510ms).
[13:57:38.317] <TB3>     INFO: 4309944 events read in total (174256ms).
[13:58:06.816] <TB3>     INFO: 5025280 events read in total (202755ms).
[13:58:06.899] <TB3>     INFO: Test took 203895ms.
[13:58:07.083] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:58:07.463] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:58:09.085] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:58:10.684] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:58:12.305] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:58:13.931] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:58:15.550] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:58:17.155] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:58:18.773] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:58:20.359] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:58:21.964] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:58:23.541] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:58:25.120] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:58:26.697] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:58:28.297] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:58:29.915] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:58:31.512] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:58:33.097] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 259100672
[13:58:33.099] <TB3>     INFO: ---> TrimStepCorr4 extremal thresholds: 0.219569 .. 255.000000
[13:58:33.173] <TB3>     INFO: ---> dac: vcal name: trimStepCorr4 ntrig: 8 dacrange: 0 .. 255 (-1/-1) hits flags = 528 (plus default)
[13:58:33.183] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 8
[13:58:33.183] <TB3>     INFO:     run 1 of 1
[13:58:33.183] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:58:33.525] <TB3>     INFO: Expecting 8519680 events.
[13:59:08.510] <TB3>     INFO: 826912 events read in total (34270ms).
[13:59:42.477] <TB3>     INFO: 1654312 events read in total (68237ms).
[14:00:16.268] <TB3>     INFO: 2481840 events read in total (102028ms).
[14:00:49.424] <TB3>     INFO: 3309208 events read in total (135184ms).
[14:01:23.327] <TB3>     INFO: 4136632 events read in total (169087ms).
[14:01:56.543] <TB3>     INFO: 4962992 events read in total (202303ms).
[14:02:30.615] <TB3>     INFO: 5788120 events read in total (236375ms).
[14:03:04.492] <TB3>     INFO: 6612064 events read in total (270252ms).
[14:03:38.281] <TB3>     INFO: 7435440 events read in total (304041ms).
[14:04:11.826] <TB3>     INFO: 8258688 events read in total (337586ms).
[14:04:22.520] <TB3>     INFO: 8519680 events read in total (348280ms).
[14:04:22.645] <TB3>     INFO: Test took 349462ms.
[14:04:22.973] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:04:23.633] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:04:25.503] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:04:27.357] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:04:29.234] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:04:31.103] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:04:32.966] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:04:34.822] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:04:36.668] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:04:38.501] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:04:40.386] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:04:42.229] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:04:44.067] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:04:45.904] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:04:47.768] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:04:49.636] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:04:51.469] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:04:53.323] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 434884608
[14:04:53.403] <TB3>     INFO: ---> TrimStepCorr2 extremal thresholds: 14.999179 .. 46.727069
[14:04:53.478] <TB3>     INFO: ---> dac: vcal name: trimStepCorr2 ntrig: 8 dacrange: 4 .. 56 (-1/-1) hits flags = 528 (plus default)
[14:04:53.488] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:04:53.488] <TB3>     INFO:     run 1 of 1
[14:04:53.489] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:04:53.831] <TB3>     INFO: Expecting 1763840 events.
[14:05:35.276] <TB3>     INFO: 1162152 events read in total (40721ms).
[14:05:56.429] <TB3>     INFO: 1763840 events read in total (61874ms).
[14:05:56.445] <TB3>     INFO: Test took 62956ms.
[14:05:56.482] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:05:56.552] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:05:57.521] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:05:58.498] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:05:59.466] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:06:00.435] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:06:01.411] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:06:02.384] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:06:03.355] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:06:04.334] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:06:05.309] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:06:06.283] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:06:07.257] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:06:08.231] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:06:09.201] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:06:10.169] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:06:11.136] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:06:12.118] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 315117568
[14:06:12.199] <TB3>     INFO: ---> TrimStepCorr1a extremal thresholds: 17.685260 .. 44.835408
[14:06:12.277] <TB3>     INFO: ---> dac: vcal name: trimStepCorr1a ntrig: 8 dacrange: 7 .. 54 (-1/-1) hits flags = 528 (plus default)
[14:06:12.287] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:06:12.287] <TB3>     INFO:     run 1 of 1
[14:06:12.287] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:06:12.635] <TB3>     INFO: Expecting 1597440 events.
[14:06:54.160] <TB3>     INFO: 1162368 events read in total (40810ms).
[14:07:09.468] <TB3>     INFO: 1597440 events read in total (56119ms).
[14:07:09.485] <TB3>     INFO: Test took 57198ms.
[14:07:09.517] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:07:09.582] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:07:10.546] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:07:11.512] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:07:12.480] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:07:13.445] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:07:14.410] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:07:15.385] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:07:16.344] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:07:17.315] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:07:18.284] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:07:19.255] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:07:20.220] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:07:21.188] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:07:22.217] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:07:23.184] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:07:24.144] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:07:25.109] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 317194240
[14:07:25.190] <TB3>     INFO: ---> TrimStepCorr1b extremal thresholds: 3.814707 .. 44.629271
[14:07:25.265] <TB3>     INFO: ---> dac: vcal name: trimStepCorr1b ntrig: 8 dacrange: 3 .. 54 (-1/-1) hits flags = 528 (plus default)
[14:07:25.275] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:07:25.275] <TB3>     INFO:     run 1 of 1
[14:07:25.275] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:07:25.619] <TB3>     INFO: Expecting 1730560 events.
[14:08:07.783] <TB3>     INFO: 1194456 events read in total (41450ms).
[14:08:26.105] <TB3>     INFO: 1730560 events read in total (59773ms).
[14:08:26.126] <TB3>     INFO: Test took 60852ms.
[14:08:26.165] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:08:26.234] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:08:27.195] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:08:28.159] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:08:29.109] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:08:30.113] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:08:31.157] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:08:32.164] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:08:33.165] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:08:34.350] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:08:35.323] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:08:36.309] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:08:37.455] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:08:38.439] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:08:39.467] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:08:40.480] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:08:41.435] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:08:42.403] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 317194240
[14:08:42.485] <TB3>     INFO: ---> TrimThrFinal extremal thresholds: 15 .. 55
[14:08:42.485] <TB3>     INFO: ---> dac: vcal name: TrimThrFinal ntrig: 8 dacrange: 15 .. 55 (-1/-1) hits flags = 528 (plus default)
[14:08:42.495] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:08:42.495] <TB3>     INFO:     run 1 of 1
[14:08:42.495] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:08:42.838] <TB3>     INFO: Expecting 1364480 events.
[14:09:22.745] <TB3>     INFO: 1075824 events read in total (39192ms).
[14:09:33.608] <TB3>     INFO: 1364480 events read in total (50055ms).
[14:09:33.629] <TB3>     INFO: Test took 51134ms.
[14:09:33.667] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:09:33.736] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:09:34.745] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:09:35.757] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:09:36.782] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:09:37.807] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:09:38.835] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:09:39.871] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:09:40.890] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:09:41.914] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:09:42.939] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:09:43.965] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:09:44.988] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:09:46.011] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:09:47.032] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:09:48.050] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:09:49.073] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:09:50.096] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 323596288
[14:09:50.131] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-H-1-24_FPIXTest-17C-Nebraska-160201-1340_2016-02-01_13h40m_1454355628//000_FPIXTest_p17//dacParameters35_C0.dat
[14:09:50.131] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-H-1-24_FPIXTest-17C-Nebraska-160201-1340_2016-02-01_13h40m_1454355628//000_FPIXTest_p17//dacParameters35_C1.dat
[14:09:50.131] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-H-1-24_FPIXTest-17C-Nebraska-160201-1340_2016-02-01_13h40m_1454355628//000_FPIXTest_p17//dacParameters35_C2.dat
[14:09:50.132] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-H-1-24_FPIXTest-17C-Nebraska-160201-1340_2016-02-01_13h40m_1454355628//000_FPIXTest_p17//dacParameters35_C3.dat
[14:09:50.132] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-H-1-24_FPIXTest-17C-Nebraska-160201-1340_2016-02-01_13h40m_1454355628//000_FPIXTest_p17//dacParameters35_C4.dat
[14:09:50.132] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-H-1-24_FPIXTest-17C-Nebraska-160201-1340_2016-02-01_13h40m_1454355628//000_FPIXTest_p17//dacParameters35_C5.dat
[14:09:50.132] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-H-1-24_FPIXTest-17C-Nebraska-160201-1340_2016-02-01_13h40m_1454355628//000_FPIXTest_p17//dacParameters35_C6.dat
[14:09:50.132] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-H-1-24_FPIXTest-17C-Nebraska-160201-1340_2016-02-01_13h40m_1454355628//000_FPIXTest_p17//dacParameters35_C7.dat
[14:09:50.132] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-H-1-24_FPIXTest-17C-Nebraska-160201-1340_2016-02-01_13h40m_1454355628//000_FPIXTest_p17//dacParameters35_C8.dat
[14:09:50.132] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-H-1-24_FPIXTest-17C-Nebraska-160201-1340_2016-02-01_13h40m_1454355628//000_FPIXTest_p17//dacParameters35_C9.dat
[14:09:50.132] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-H-1-24_FPIXTest-17C-Nebraska-160201-1340_2016-02-01_13h40m_1454355628//000_FPIXTest_p17//dacParameters35_C10.dat
[14:09:50.132] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-H-1-24_FPIXTest-17C-Nebraska-160201-1340_2016-02-01_13h40m_1454355628//000_FPIXTest_p17//dacParameters35_C11.dat
[14:09:50.133] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-H-1-24_FPIXTest-17C-Nebraska-160201-1340_2016-02-01_13h40m_1454355628//000_FPIXTest_p17//dacParameters35_C12.dat
[14:09:50.133] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-H-1-24_FPIXTest-17C-Nebraska-160201-1340_2016-02-01_13h40m_1454355628//000_FPIXTest_p17//dacParameters35_C13.dat
[14:09:50.133] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-H-1-24_FPIXTest-17C-Nebraska-160201-1340_2016-02-01_13h40m_1454355628//000_FPIXTest_p17//dacParameters35_C14.dat
[14:09:50.133] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-H-1-24_FPIXTest-17C-Nebraska-160201-1340_2016-02-01_13h40m_1454355628//000_FPIXTest_p17//dacParameters35_C15.dat
[14:09:50.133] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-H-1-24_FPIXTest-17C-Nebraska-160201-1340_2016-02-01_13h40m_1454355628//000_FPIXTest_p17//trimParameters35_C0.dat
[14:09:50.141] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-H-1-24_FPIXTest-17C-Nebraska-160201-1340_2016-02-01_13h40m_1454355628//000_FPIXTest_p17//trimParameters35_C1.dat
[14:09:50.149] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-H-1-24_FPIXTest-17C-Nebraska-160201-1340_2016-02-01_13h40m_1454355628//000_FPIXTest_p17//trimParameters35_C2.dat
[14:09:50.156] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-H-1-24_FPIXTest-17C-Nebraska-160201-1340_2016-02-01_13h40m_1454355628//000_FPIXTest_p17//trimParameters35_C3.dat
[14:09:50.163] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-H-1-24_FPIXTest-17C-Nebraska-160201-1340_2016-02-01_13h40m_1454355628//000_FPIXTest_p17//trimParameters35_C4.dat
[14:09:50.170] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-H-1-24_FPIXTest-17C-Nebraska-160201-1340_2016-02-01_13h40m_1454355628//000_FPIXTest_p17//trimParameters35_C5.dat
[14:09:50.177] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-H-1-24_FPIXTest-17C-Nebraska-160201-1340_2016-02-01_13h40m_1454355628//000_FPIXTest_p17//trimParameters35_C6.dat
[14:09:50.184] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-H-1-24_FPIXTest-17C-Nebraska-160201-1340_2016-02-01_13h40m_1454355628//000_FPIXTest_p17//trimParameters35_C7.dat
[14:09:50.191] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-H-1-24_FPIXTest-17C-Nebraska-160201-1340_2016-02-01_13h40m_1454355628//000_FPIXTest_p17//trimParameters35_C8.dat
[14:09:50.198] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-H-1-24_FPIXTest-17C-Nebraska-160201-1340_2016-02-01_13h40m_1454355628//000_FPIXTest_p17//trimParameters35_C9.dat
[14:09:50.205] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-H-1-24_FPIXTest-17C-Nebraska-160201-1340_2016-02-01_13h40m_1454355628//000_FPIXTest_p17//trimParameters35_C10.dat
[14:09:50.212] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-H-1-24_FPIXTest-17C-Nebraska-160201-1340_2016-02-01_13h40m_1454355628//000_FPIXTest_p17//trimParameters35_C11.dat
[14:09:50.220] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-H-1-24_FPIXTest-17C-Nebraska-160201-1340_2016-02-01_13h40m_1454355628//000_FPIXTest_p17//trimParameters35_C12.dat
[14:09:50.227] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-H-1-24_FPIXTest-17C-Nebraska-160201-1340_2016-02-01_13h40m_1454355628//000_FPIXTest_p17//trimParameters35_C13.dat
[14:09:50.234] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-H-1-24_FPIXTest-17C-Nebraska-160201-1340_2016-02-01_13h40m_1454355628//000_FPIXTest_p17//trimParameters35_C14.dat
[14:09:50.241] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-H-1-24_FPIXTest-17C-Nebraska-160201-1340_2016-02-01_13h40m_1454355628//000_FPIXTest_p17//trimParameters35_C15.dat
[14:09:50.248] <TB3>     INFO: PixTestTrim::trimTest() done
[14:09:50.248] <TB3>     INFO: vtrim:     106 115 113 104 107 100 116 109 102  93 100 105 106 110 168 103 
[14:09:50.248] <TB3>     INFO: vthrcomp:   87  94 103 101  91  79  87  89  94  80  90  85  91  92  87  90 
[14:09:50.248] <TB3>     INFO: vcal mean:  35.09  34.99  34.98  35.02  35.02  35.03  35.14  35.02  35.02  35.02  35.02  35.00  35.01  34.94  35.02  35.04 
[14:09:50.248] <TB3>     INFO: vcal RMS:    0.82   0.82   0.87   0.85   0.84   0.77   0.88   0.80   0.80   0.76   0.78   0.77   0.80   0.76   1.31   0.75 
[14:09:50.248] <TB3>     INFO: bits mean:   8.98   9.87   9.45   9.76   9.03   8.84   9.81   9.30   9.32   9.48   9.57   9.76   9.63   9.94  11.64   9.56 
[14:09:50.248] <TB3>     INFO: bits RMS:    2.87   2.52   2.69   2.62   2.63   2.48   2.65   2.62   2.55   2.69   2.52   2.55   2.49   2.40   1.68   2.49 
[14:09:50.259] <TB3>     INFO:    ----------------------------------------------------------------------
[14:09:50.260] <TB3>     INFO:    PixTestTrim::trimBitTest() ntrig = 10, vtrims = 254 126 63 32
[14:09:50.260] <TB3>     INFO:    ----------------------------------------------------------------------
[14:09:50.263] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L520> trimBitTest determine threshold map without trims 
[14:09:50.263] <TB3>     INFO: ---> dac: Vcal name: TrimBitsThr0 ntrig: 10 dacrange: 0 .. 199 (-1/-1) hits flags = 528 (plus default)
[14:09:50.274] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 10
[14:09:50.274] <TB3>     INFO:     run 1 of 1
[14:09:50.274] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:09:50.622] <TB3>     INFO: Expecting 8320000 events.
[14:10:27.191] <TB3>     INFO: 1107330 events read in total (35854ms).
[14:11:03.631] <TB3>     INFO: 2205950 events read in total (72294ms).
[14:11:39.968] <TB3>     INFO: 3303220 events read in total (108632ms).
[14:12:16.386] <TB3>     INFO: 4393870 events read in total (145049ms).
[14:12:52.737] <TB3>     INFO: 5475810 events read in total (181400ms).
[14:13:30.428] <TB3>     INFO: 6555810 events read in total (219091ms).
[14:14:06.968] <TB3>     INFO: 7635380 events read in total (255631ms).
[14:14:29.783] <TB3>     INFO: 8320000 events read in total (278446ms).
[14:14:29.857] <TB3>     INFO: Test took 279584ms.
[14:14:30.008] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:14:30.289] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:14:32.068] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:14:33.977] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:14:35.791] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:14:37.608] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:14:39.425] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:14:41.241] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:14:43.069] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:14:44.850] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:14:46.649] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:14:48.443] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:14:50.234] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:14:52.045] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:14:53.847] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:14:55.599] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:14:57.337] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:14:59.081] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 285597696
[14:14:59.082] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 14
[14:14:59.155] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 14
[14:14:59.156] <TB3>     INFO: ---> dac: Vcal name: TrimThr_trim14 ntrig: 10 dacrange: 0 .. 183 (-1/-1) hits flags = 528 (plus default)
[14:14:59.167] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 10
[14:14:59.167] <TB3>     INFO:     run 1 of 1
[14:14:59.167] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:14:59.509] <TB3>     INFO: Expecting 7654400 events.
[14:15:36.664] <TB3>     INFO: 1107750 events read in total (36440ms).
[14:16:13.093] <TB3>     INFO: 2207930 events read in total (72870ms).
[14:16:48.512] <TB3>     INFO: 3304690 events read in total (108288ms).
[14:17:24.453] <TB3>     INFO: 4391930 events read in total (144229ms).
[14:18:00.605] <TB3>     INFO: 5472710 events read in total (180381ms).
[14:18:36.748] <TB3>     INFO: 6551620 events read in total (216524ms).
[14:19:12.921] <TB3>     INFO: 7637180 events read in total (252697ms).
[14:19:13.853] <TB3>     INFO: 7654400 events read in total (253629ms).
[14:19:13.907] <TB3>     INFO: Test took 254740ms.
[14:19:14.036] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:19:14.275] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:19:15.965] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:19:17.649] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:19:19.300] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:19:20.960] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:19:22.647] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:19:24.360] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:19:26.042] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:19:27.719] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:19:29.392] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:19:31.081] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:19:32.759] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:19:34.435] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:19:36.121] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:19:37.808] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:19:39.496] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:19:41.168] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 327733248
[14:19:41.169] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 13
[14:19:41.242] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 13
[14:19:41.242] <TB3>     INFO: ---> dac: Vcal name: TrimThr_trim13 ntrig: 10 dacrange: 0 .. 166 (-1/-1) hits flags = 528 (plus default)
[14:19:41.252] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 10
[14:19:41.252] <TB3>     INFO:     run 1 of 1
[14:19:41.253] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:19:41.602] <TB3>     INFO: Expecting 6947200 events.
[14:20:19.609] <TB3>     INFO: 1161380 events read in total (37292ms).
[14:20:56.060] <TB3>     INFO: 2312840 events read in total (73743ms).
[14:21:33.129] <TB3>     INFO: 3459740 events read in total (110812ms).
[14:22:10.034] <TB3>     INFO: 4590540 events read in total (147717ms).
[14:22:46.868] <TB3>     INFO: 5718220 events read in total (184551ms).
[14:23:23.637] <TB3>     INFO: 6848570 events read in total (221320ms).
[14:23:27.134] <TB3>     INFO: 6947200 events read in total (224817ms).
[14:23:27.182] <TB3>     INFO: Test took 225929ms.
[14:23:27.296] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:23:27.482] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:23:29.070] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:23:30.650] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:23:32.197] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:23:33.744] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:23:35.315] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:23:36.926] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:23:38.504] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:23:40.076] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:23:41.638] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:23:43.229] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:23:44.813] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:23:46.397] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:23:47.980] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:23:49.585] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:23:51.172] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:23:52.751] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 286007296
[14:23:52.752] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 11
[14:23:52.826] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 11
[14:23:52.826] <TB3>     INFO: ---> dac: Vcal name: TrimThr_trim11 ntrig: 10 dacrange: 0 .. 167 (-1/-1) hits flags = 528 (plus default)
[14:23:52.836] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 10
[14:23:52.837] <TB3>     INFO:     run 1 of 1
[14:23:52.837] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:23:53.179] <TB3>     INFO: Expecting 6988800 events.
[14:24:31.510] <TB3>     INFO: 1157510 events read in total (37616ms).
[14:25:08.302] <TB3>     INFO: 2304810 events read in total (74409ms).
[14:25:45.351] <TB3>     INFO: 3447350 events read in total (111458ms).
[14:26:22.385] <TB3>     INFO: 4575790 events read in total (148491ms).
[14:26:59.339] <TB3>     INFO: 5699900 events read in total (185445ms).
[14:27:36.151] <TB3>     INFO: 6823980 events read in total (222257ms).
[14:27:41.802] <TB3>     INFO: 6988800 events read in total (227908ms).
[14:27:41.851] <TB3>     INFO: Test took 229014ms.
[14:27:41.960] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:27:42.150] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:27:43.732] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:27:45.305] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:27:46.846] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:27:48.390] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:27:49.955] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:27:51.556] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:27:53.131] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:27:54.700] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:27:56.255] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:27:57.840] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:27:59.417] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:28:00.000] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:28:02.578] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:28:04.154] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:28:05.733] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:28:07.310] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 285597696
[14:28:07.311] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 7
[14:28:07.384] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 7
[14:28:07.384] <TB3>     INFO: ---> dac: Vcal name: TrimThr_trim7 ntrig: 10 dacrange: 0 .. 166 (-1/-1) hits flags = 528 (plus default)
[14:28:07.395] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 10
[14:28:07.395] <TB3>     INFO:     run 1 of 1
[14:28:07.395] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:28:07.736] <TB3>     INFO: Expecting 6947200 events.
[14:28:45.739] <TB3>     INFO: 1160820 events read in total (37288ms).
[14:29:22.978] <TB3>     INFO: 2310980 events read in total (74527ms).
[14:29:59.929] <TB3>     INFO: 3455240 events read in total (111478ms).
[14:30:36.778] <TB3>     INFO: 4585610 events read in total (148327ms).
[14:31:13.782] <TB3>     INFO: 5713010 events read in total (185331ms).
[14:31:50.543] <TB3>     INFO: 6841510 events read in total (222092ms).
[14:31:54.271] <TB3>     INFO: 6947200 events read in total (225820ms).
[14:31:54.319] <TB3>     INFO: Test took 226924ms.
[14:31:54.425] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:31:54.616] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:31:56.277] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:31:57.924] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:31:59.540] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:32:01.164] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:32:02.801] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:32:04.488] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:32:06.155] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:32:07.813] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:32:09.444] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:32:11.109] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:32:12.760] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:32:14.419] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:32:16.075] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:32:17.715] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:32:19.359] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:32:20.992] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 285597696
[14:32:20.993] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 0: thr difference mean: 8.32778, thr difference RMS: 1.03174
[14:32:20.994] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 0: thr difference mean: 8.13613, thr difference RMS: 1.22935
[14:32:20.994] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 0: thr difference mean: 9.37994, thr difference RMS: 1.35425
[14:32:20.994] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 0: thr difference mean: 9.598, thr difference RMS: 1.46204
[14:32:20.994] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 0: thr difference mean: 8.60307, thr difference RMS: 1.32127
[14:32:20.995] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 0: thr difference mean: 7.90328, thr difference RMS: 0.981797
[14:32:20.995] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 0: thr difference mean: 7.96795, thr difference RMS: 1.12737
[14:32:20.995] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 0: thr difference mean: 8.28873, thr difference RMS: 1.23479
[14:32:20.995] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 0: thr difference mean: 7.9531, thr difference RMS: 1.35218
[14:32:20.996] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 0: thr difference mean: 8.33679, thr difference RMS: 0.936453
[14:32:20.996] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 0: thr difference mean: 8.87316, thr difference RMS: 1.1577
[14:32:20.996] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 0: thr difference mean: 8.26968, thr difference RMS: 1.06741
[14:32:20.996] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 0: thr difference mean: 8.6766, thr difference RMS: 1.18989
[14:32:20.997] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 0: thr difference mean: 8.66591, thr difference RMS: 0.986055
[14:32:20.997] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 0: thr difference mean: 8.56542, thr difference RMS: 1.05103
[14:32:20.997] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 0: thr difference mean: 8.32564, thr difference RMS: 0.972654
[14:32:20.997] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 1: thr difference mean: 8.17413, thr difference RMS: 1.04144
[14:32:20.997] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 1: thr difference mean: 8.03865, thr difference RMS: 1.21845
[14:32:20.998] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 1: thr difference mean: 9.3205, thr difference RMS: 1.34944
[14:32:20.998] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 1: thr difference mean: 9.67896, thr difference RMS: 1.47741
[14:32:20.998] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 1: thr difference mean: 8.43411, thr difference RMS: 1.32534
[14:32:20.998] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 1: thr difference mean: 7.80714, thr difference RMS: 0.964988
[14:32:20.998] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 1: thr difference mean: 7.81388, thr difference RMS: 1.11118
[14:32:20.999] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 1: thr difference mean: 8.23927, thr difference RMS: 1.20511
[14:32:20.999] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 1: thr difference mean: 8.05412, thr difference RMS: 1.35495
[14:32:20.999] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 1: thr difference mean: 8.29875, thr difference RMS: 0.921002
[14:32:20.999] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 1: thr difference mean: 8.91499, thr difference RMS: 1.15367
[14:32:20.999] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 1: thr difference mean: 8.13032, thr difference RMS: 1.06046
[14:32:20.000] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 1: thr difference mean: 8.72144, thr difference RMS: 1.19775
[14:32:20.000] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 1: thr difference mean: 8.67625, thr difference RMS: 0.990134
[14:32:20.000] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 1: thr difference mean: 8.56512, thr difference RMS: 1.0428
[14:32:20.000] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 1: thr difference mean: 8.33598, thr difference RMS: 0.97309
[14:32:20.000] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 2: thr difference mean: 8.21895, thr difference RMS: 1.02386
[14:32:20.001] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 2: thr difference mean: 8.04506, thr difference RMS: 1.21348
[14:32:20.001] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 2: thr difference mean: 9.38668, thr difference RMS: 1.34946
[14:32:20.001] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 2: thr difference mean: 9.83546, thr difference RMS: 1.47865
[14:32:20.001] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 2: thr difference mean: 8.49276, thr difference RMS: 1.31039
[14:32:20.001] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 2: thr difference mean: 7.87483, thr difference RMS: 0.959293
[14:32:20.001] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 2: thr difference mean: 7.98562, thr difference RMS: 1.11732
[14:32:20.002] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 2: thr difference mean: 8.24024, thr difference RMS: 1.22805
[14:32:20.002] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 2: thr difference mean: 8.24316, thr difference RMS: 1.34605
[14:32:20.002] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 2: thr difference mean: 8.42485, thr difference RMS: 0.908952
[14:32:21.002] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 2: thr difference mean: 9.00891, thr difference RMS: 1.13947
[14:32:21.002] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 2: thr difference mean: 8.10162, thr difference RMS: 1.04099
[14:32:21.003] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 2: thr difference mean: 8.81829, thr difference RMS: 1.1876
[14:32:21.003] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 2: thr difference mean: 8.82546, thr difference RMS: 0.987539
[14:32:21.003] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 2: thr difference mean: 8.53077, thr difference RMS: 1.06172
[14:32:21.003] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 2: thr difference mean: 8.49349, thr difference RMS: 0.982839
[14:32:21.003] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 3: thr difference mean: 8.20424, thr difference RMS: 1.05062
[14:32:21.004] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 3: thr difference mean: 8.10705, thr difference RMS: 1.21489
[14:32:21.004] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 3: thr difference mean: 9.43676, thr difference RMS: 1.3593
[14:32:21.004] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 3: thr difference mean: 9.95464, thr difference RMS: 1.49674
[14:32:21.004] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 3: thr difference mean: 8.51967, thr difference RMS: 1.29054
[14:32:21.004] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 3: thr difference mean: 7.92696, thr difference RMS: 0.962829
[14:32:21.005] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 3: thr difference mean: 7.91997, thr difference RMS: 1.14561
[14:32:21.005] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 3: thr difference mean: 8.29636, thr difference RMS: 1.22971
[14:32:21.005] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 3: thr difference mean: 8.36263, thr difference RMS: 1.35787
[14:32:21.005] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 3: thr difference mean: 8.49793, thr difference RMS: 0.909788
[14:32:21.005] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 3: thr difference mean: 9.10137, thr difference RMS: 1.13757
[14:32:21.005] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 3: thr difference mean: 8.15205, thr difference RMS: 1.07335
[14:32:21.006] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 3: thr difference mean: 9.02428, thr difference RMS: 1.18733
[14:32:21.006] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 3: thr difference mean: 9.03361, thr difference RMS: 0.995233
[14:32:21.006] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 3: thr difference mean: 8.56187, thr difference RMS: 1.07551
[14:32:21.006] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 3: thr difference mean: 8.58166, thr difference RMS: 0.97211
[14:32:21.115] <TB3>     INFO: PixTestTrim::trimBitTest() done 
[14:32:21.119] <TB3>     INFO: PixTestTrim::doTest() done, duration: 2792 seconds
[14:32:21.119] <TB3>    DEBUG: <PixTestTrim.cc/~PixTestTrim:L103> PixTestTrim dtor
[14:32:21.847] <TB3>    DEBUG: <PixTestScurves.cc/setParameter:L93> set fOutputFilename = 
[14:32:21.847] <TB3>    DEBUG: <PixTestScurves.cc/setParameter:L93> set fOutputFilename = SCurveData
[14:32:21.849] <TB3>     INFO: ######################################################################
[14:32:21.850] <TB3>     INFO: PixTestScurves::doTest() ntrig = 200
[14:32:21.850] <TB3>     INFO: ######################################################################
[14:32:21.850] <TB3>     INFO:    ----------------------------------------------------------------------
[14:32:21.850] <TB3>     INFO:    PixTestScurves::scurves(Vcal), ntrig = 200, dacs/step = -1, ntrig/step = -1
[14:32:21.850] <TB3>     INFO:    ----------------------------------------------------------------------
[14:32:21.850] <TB3>     INFO: ---> dac: Vcal name: scurveVcal ntrig: 200 dacrange: 0 .. 70 (-1/-1) hits flags = 528 (plus default)
[14:32:21.861] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 200
[14:32:21.861] <TB3>     INFO:     run 1 of 1
[14:32:21.861] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:32:22.208] <TB3>     INFO: Expecting 59072000 events.
[14:32:51.565] <TB3>     INFO: 1072600 events read in total (28642ms).
[14:33:20.192] <TB3>     INFO: 2141000 events read in total (57269ms).
[14:33:48.500] <TB3>     INFO: 3209200 events read in total (85577ms).
[14:34:16.896] <TB3>     INFO: 4280600 events read in total (113973ms).
[14:34:45.289] <TB3>     INFO: 5349000 events read in total (142366ms).
[14:35:13.896] <TB3>     INFO: 6417200 events read in total (170973ms).
[14:35:42.854] <TB3>     INFO: 7488600 events read in total (199931ms).
[14:36:10.943] <TB3>     INFO: 8558400 events read in total (228020ms).
[14:36:39.862] <TB3>     INFO: 9626800 events read in total (256939ms).
[14:37:08.913] <TB3>     INFO: 10698800 events read in total (285990ms).
[14:37:37.616] <TB3>     INFO: 11768800 events read in total (314693ms).
[14:38:05.994] <TB3>     INFO: 12838600 events read in total (343071ms).
[14:38:34.608] <TB3>     INFO: 13909800 events read in total (371685ms).
[14:39:03.239] <TB3>     INFO: 14978000 events read in total (400316ms).
[14:39:31.795] <TB3>     INFO: 16046800 events read in total (428872ms).
[14:40:00.661] <TB3>     INFO: 17119200 events read in total (457738ms).
[14:40:29.288] <TB3>     INFO: 18187800 events read in total (486365ms).
[14:40:57.951] <TB3>     INFO: 19256600 events read in total (515028ms).
[14:41:26.821] <TB3>     INFO: 20327800 events read in total (543898ms).
[14:41:55.531] <TB3>     INFO: 21396200 events read in total (572608ms).
[14:42:24.450] <TB3>     INFO: 22465600 events read in total (601527ms).
[14:42:53.190] <TB3>     INFO: 23538200 events read in total (630267ms).
[14:43:21.952] <TB3>     INFO: 24606400 events read in total (659029ms).
[14:43:50.705] <TB3>     INFO: 25675800 events read in total (687782ms).
[14:44:19.511] <TB3>     INFO: 26747200 events read in total (716588ms).
[14:44:48.297] <TB3>     INFO: 27816000 events read in total (745374ms).
[14:45:17.107] <TB3>     INFO: 28886600 events read in total (774184ms).
[14:45:45.797] <TB3>     INFO: 29956600 events read in total (802874ms).
[14:46:14.475] <TB3>     INFO: 31024200 events read in total (831552ms).
[14:46:43.135] <TB3>     INFO: 32093400 events read in total (860212ms).
[14:47:11.886] <TB3>     INFO: 33165200 events read in total (888963ms).
[14:47:40.504] <TB3>     INFO: 34233600 events read in total (917581ms).
[14:48:09.141] <TB3>     INFO: 35302400 events read in total (946218ms).
[14:48:37.870] <TB3>     INFO: 36373800 events read in total (974947ms).
[14:49:06.457] <TB3>     INFO: 37441800 events read in total (1003534ms).
[14:49:35.134] <TB3>     INFO: 38510800 events read in total (1032211ms).
[14:50:03.911] <TB3>     INFO: 39583400 events read in total (1060988ms).
[14:50:32.534] <TB3>     INFO: 40651600 events read in total (1089611ms).
[14:51:01.184] <TB3>     INFO: 41719600 events read in total (1118261ms).
[14:51:28.442] <TB3>     INFO: 42791800 events read in total (1145519ms).
[14:51:56.525] <TB3>     INFO: 43860000 events read in total (1173602ms).
[14:52:24.577] <TB3>     INFO: 44928600 events read in total (1201654ms).
[14:52:52.695] <TB3>     INFO: 46001400 events read in total (1229772ms).
[14:53:20.743] <TB3>     INFO: 47069800 events read in total (1257820ms).
[14:53:48.822] <TB3>     INFO: 48137400 events read in total (1285899ms).
[14:54:16.881] <TB3>     INFO: 49209400 events read in total (1313958ms).
[14:54:45.034] <TB3>     INFO: 50277800 events read in total (1342111ms).
[14:55:13.100] <TB3>     INFO: 51346200 events read in total (1370177ms).
[14:55:41.305] <TB3>     INFO: 52416200 events read in total (1398382ms).
[14:56:09.370] <TB3>     INFO: 53485200 events read in total (1426447ms).
[14:56:37.465] <TB3>     INFO: 54553400 events read in total (1454542ms).
[14:57:05.610] <TB3>     INFO: 55622600 events read in total (1482687ms).
[14:57:33.749] <TB3>     INFO: 56693800 events read in total (1510826ms).
[14:58:01.849] <TB3>     INFO: 57761800 events read in total (1538926ms).
[14:58:29.932] <TB3>     INFO: 58829800 events read in total (1567009ms).
[14:58:36.604] <TB3>     INFO: 59072000 events read in total (1573681ms).
[14:58:36.623] <TB3>     INFO: Test took 1574762ms.
[14:58:36.685] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:58:36.806] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:58:36.806] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[14:58:37.980] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:58:37.980] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[14:58:39.143] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:58:39.143] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[14:58:40.308] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:58:40.308] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[14:58:41.491] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:58:41.492] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[14:58:42.649] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:58:42.649] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[14:58:43.807] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:58:43.807] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[14:58:44.960] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:58:44.960] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[14:58:46.116] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:58:46.116] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[14:58:47.255] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:58:47.255] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[14:58:48.416] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:58:48.416] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[14:58:49.556] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:58:49.556] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[14:58:50.707] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:58:50.707] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[14:58:51.863] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:58:51.863] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[14:58:53.057] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:58:53.057] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[14:58:54.276] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:58:54.276] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[14:58:55.439] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 447483904
[14:58:55.471] <TB3>     INFO: PixTestScurves::scurves() done 
[14:58:55.471] <TB3>     INFO: Vcal mean:  35.12  35.10  35.08  35.00  35.10  35.06  35.28  35.05  35.25  35.07  35.08  35.00  35.08  35.06  35.02  35.06 
[14:58:55.471] <TB3>     INFO: Vcal RMS:    0.69   0.69   0.74   0.73   0.69   0.62   0.73   0.68   0.67   0.62   0.65   0.62   0.66   0.66   1.12   0.61 
[14:58:55.472] <TB3>    DEBUG: <PixTestScurves.cc/~PixTestScurves:L142> PixTestScurves dtor
[14:58:55.546] <TB3>    DEBUG: <PixTest.cc/setTestParameter:L637>  setting  ntrig to new value 10
[14:58:55.546] <TB3>    DEBUG: <PixTestPhOptimization.cc/setParameter:L37>   setting fParNtrig  ->10<- from sval = 10
[14:58:55.546] <TB3>    DEBUG: <PixTestPhOptimization.cc/setParameter:L42>   setting fSafetyMarginLow  ->20<- from sval = 20
[14:58:55.546] <TB3>    DEBUG: <PixTestPhOptimization.cc/setParameter:L48>   setting fVcalMax  ->100<- from sval = 100
[14:58:55.546] <TB3>    DEBUG: <PixTestPhOptimization.cc/setParameter:L53>   setting fQuantMax  ->0.98<- from sval = 0.98
[14:58:55.546] <TB3>     INFO: ######################################################################
[14:58:55.546] <TB3>     INFO: PixTestPhOptimization::doTest() Ntrig = 10
[14:58:55.546] <TB3>     INFO: ######################################################################
[14:58:55.549] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[14:58:55.890] <TB3>     INFO: Expecting 41600 events.
[14:58:59.959] <TB3>     INFO: 41600 events read in total (3346ms).
[14:58:59.960] <TB3>     INFO: Test took 4411ms.
[14:58:59.968] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:58:59.968] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66558
[14:58:59.968] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists PixelAlive_C0 .. PixelAlive_C15
[14:58:59.975] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [14, 40, 35] has eff 0/10
[14:58:59.975] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [14, 40, 35]
[14:58:59.975] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [14, 50, 36] has eff 0/10
[14:58:59.975] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [14, 50, 36]
[14:58:59.975] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [14, 44, 49] has eff 3/10
[14:58:59.975] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [14, 44, 49]
[14:58:59.978] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L239> Number of bad pixels found: 3
[14:58:59.978] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L124> **********Ph range will be optimised on the whole ROC***********
[14:58:59.978] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L276> ROC type is newer than digv2
[14:58:59.978] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L277> ROC type is psi46digv21respin
[14:59:00.314] <TB3>    DEBUG: <PixTest.cc/phMaps:L331>       attempt #0
[14:59:00.658] <TB3>     INFO: Expecting 41600 events.
[14:59:04.783] <TB3>     INFO: 41600 events read in total (3410ms).
[14:59:04.783] <TB3>     INFO: Test took 4469ms.
[14:59:04.791] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:59:04.791] <TB3>    DEBUG: <PixTest.cc/phMaps:L342>  eff result size = 66558
[14:59:04.791] <TB3>    DEBUG: <PixTest.cc/phMaps:L349> Create hists maxphmap_C0 .. maxphmap_C15
[14:59:04.795] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 168.104
[14:59:04.795] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,5] phvalue 169
[14:59:04.796] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 176.957
[14:59:04.796] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,6] phvalue 176
[14:59:04.796] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 163.578
[14:59:04.796] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 163
[14:59:04.796] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 171.926
[14:59:04.796] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,7] phvalue 172
[14:59:04.796] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 172.258
[14:59:04.796] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 172
[14:59:04.796] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 158.791
[14:59:04.796] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [6 ,7] phvalue 158
[14:59:04.796] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 170.303
[14:59:04.796] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,6] phvalue 170
[14:59:04.797] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 185.056
[14:59:04.797] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,6] phvalue 185
[14:59:04.797] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 155.991
[14:59:04.797] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 156
[14:59:04.797] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 173.688
[14:59:04.797] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 173
[14:59:04.797] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 168.062
[14:59:04.797] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,15] phvalue 169
[14:59:04.797] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 173.216
[14:59:04.797] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 173
[14:59:04.797] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 165.234
[14:59:04.797] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [12 ,5] phvalue 165
[14:59:04.797] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 188.162
[14:59:04.797] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [6 ,16] phvalue 188
[14:59:04.798] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 169.2
[14:59:04.798] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,6] phvalue 169
[14:59:04.798] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 179.315
[14:59:04.798] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [16 ,8] phvalue 180
[14:59:04.798] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L427> ROC type is newer than digv2
[14:59:04.798] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L428> ROC type is psi46digv21respin
[14:59:04.798] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L450> init_phScale=150, flag_minPh = 0, minph = 0
[14:59:04.888] <TB3>    DEBUG: <PixTest.cc/phMaps:L331>       attempt #0
[14:59:05.231] <TB3>     INFO: Expecting 41600 events.
[14:59:09.362] <TB3>     INFO: 41600 events read in total (3416ms).
[14:59:09.363] <TB3>     INFO: Test took 4475ms.
[14:59:09.371] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:59:09.371] <TB3>    DEBUG: <PixTest.cc/phMaps:L342>  eff result size = 66558
[14:59:09.371] <TB3>    DEBUG: <PixTest.cc/phMaps:L349> Create hists minphmap_C0 .. minphmap_C15
[14:59:09.375] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L457> result size 0

[14:59:09.375] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L484> done. init_phScale=155, flag_minPh = 1, minph = 43minph_roc = 2
[14:59:09.376] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 58.2155
[14:59:09.376] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,30] phvalue 58
[14:59:09.376] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 65.8103
[14:59:09.376] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [8 ,8] phvalue 66
[14:59:09.376] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 47.7744
[14:59:09.376] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,24] phvalue 48
[14:59:09.376] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 68.5146
[14:59:09.376] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,9] phvalue 69
[14:59:09.376] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 66.4032
[14:59:09.376] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [8 ,48] phvalue 66
[14:59:09.376] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 53.1588
[14:59:09.376] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,68] phvalue 54
[14:59:09.376] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 58.4412
[14:59:09.376] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,13] phvalue 59
[14:59:09.377] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 84.9565
[14:59:09.377] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,26] phvalue 85
[14:59:09.377] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 49.0363
[14:59:09.377] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,44] phvalue 49
[14:59:09.377] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 64.3118
[14:59:09.377] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,68] phvalue 65
[14:59:09.377] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 56.7797
[14:59:09.377] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,12] phvalue 57
[14:59:09.377] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 65.0459
[14:59:09.377] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,44] phvalue 66
[14:59:09.377] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 55.8048
[14:59:09.377] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,26] phvalue 56
[14:59:09.378] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 80.5766
[14:59:09.378] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,26] phvalue 81
[14:59:09.378] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 52.9665
[14:59:09.378] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [6 ,26] phvalue 53
[14:59:09.378] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 72.9338
[14:59:09.378] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,12] phvalue 73
[14:59:09.379] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 30, 0 0
[14:59:09.785] <TB3>     INFO: Expecting 2560 events.
[14:59:10.744] <TB3>     INFO: 2560 events read in total (244ms).
[14:59:10.744] <TB3>     INFO: Test took 1364ms.
[14:59:10.745] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:59:10.745] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 8, 8, 1 1
[14:59:11.252] <TB3>     INFO: Expecting 2560 events.
[14:59:12.210] <TB3>     INFO: 2560 events read in total (243ms).
[14:59:12.211] <TB3>     INFO: Test took 1466ms.
[14:59:12.211] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:59:12.211] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 24, 2 2
[14:59:12.719] <TB3>     INFO: Expecting 2560 events.
[14:59:13.676] <TB3>     INFO: 2560 events read in total (243ms).
[14:59:13.676] <TB3>     INFO: Test took 1465ms.
[14:59:13.676] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:59:13.677] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 9, 3 3
[14:59:14.184] <TB3>     INFO: Expecting 2560 events.
[14:59:15.141] <TB3>     INFO: 2560 events read in total (242ms).
[14:59:15.142] <TB3>     INFO: Test took 1465ms.
[14:59:15.143] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:59:15.143] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 8, 48, 4 4
[14:59:15.649] <TB3>     INFO: Expecting 2560 events.
[14:59:16.606] <TB3>     INFO: 2560 events read in total (242ms).
[14:59:16.607] <TB3>     INFO: Test took 1464ms.
[14:59:16.607] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:59:16.608] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 68, 5 5
[14:59:17.114] <TB3>     INFO: Expecting 2560 events.
[14:59:18.073] <TB3>     INFO: 2560 events read in total (244ms).
[14:59:18.073] <TB3>     INFO: Test took 1465ms.
[14:59:18.073] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:59:18.074] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 13, 6 6
[14:59:18.581] <TB3>     INFO: Expecting 2560 events.
[14:59:19.541] <TB3>     INFO: 2560 events read in total (245ms).
[14:59:19.541] <TB3>     INFO: Test took 1467ms.
[14:59:19.541] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:59:19.542] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 26, 7 7
[14:59:20.049] <TB3>     INFO: Expecting 2560 events.
[14:59:21.008] <TB3>     INFO: 2560 events read in total (244ms).
[14:59:21.008] <TB3>     INFO: Test took 1466ms.
[14:59:21.009] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:59:21.009] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 44, 8 8
[14:59:21.516] <TB3>     INFO: Expecting 2560 events.
[14:59:22.476] <TB3>     INFO: 2560 events read in total (245ms).
[14:59:22.476] <TB3>     INFO: Test took 1467ms.
[14:59:22.476] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:59:22.476] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 68, 9 9
[14:59:22.984] <TB3>     INFO: Expecting 2560 events.
[14:59:23.940] <TB3>     INFO: 2560 events read in total (241ms).
[14:59:23.940] <TB3>     INFO: Test took 1463ms.
[14:59:23.941] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:59:23.941] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 12, 10 10
[14:59:24.449] <TB3>     INFO: Expecting 2560 events.
[14:59:25.406] <TB3>     INFO: 2560 events read in total (242ms).
[14:59:25.406] <TB3>     INFO: Test took 1465ms.
[14:59:25.407] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:59:25.407] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 44, 11 11
[14:59:25.914] <TB3>     INFO: Expecting 2560 events.
[14:59:26.872] <TB3>     INFO: 2560 events read in total (243ms).
[14:59:26.872] <TB3>     INFO: Test took 1465ms.
[14:59:26.872] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:59:26.873] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 26, 12 12
[14:59:27.381] <TB3>     INFO: Expecting 2560 events.
[14:59:28.339] <TB3>     INFO: 2560 events read in total (243ms).
[14:59:28.339] <TB3>     INFO: Test took 1466ms.
[14:59:28.340] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:59:28.340] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 26, 13 13
[14:59:28.847] <TB3>     INFO: Expecting 2560 events.
[14:59:29.806] <TB3>     INFO: 2560 events read in total (244ms).
[14:59:29.806] <TB3>     INFO: Test took 1466ms.
[14:59:29.806] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:59:29.806] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 6, 26, 14 14
[14:59:30.313] <TB3>     INFO: Expecting 2560 events.
[14:59:31.271] <TB3>     INFO: 2560 events read in total (243ms).
[14:59:31.271] <TB3>     INFO: Test took 1465ms.
[14:59:31.271] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:59:31.272] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 12, 15 15
[14:59:31.780] <TB3>     INFO: Expecting 2560 events.
[14:59:32.737] <TB3>     INFO: 2560 events read in total (242ms).
[14:59:32.737] <TB3>     INFO: Test took 1465ms.
[14:59:32.737] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:59:32.738] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 31 on ROC0
[14:59:32.738] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 31 on ROC1
[14:59:32.738] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC2
[14:59:32.738] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC3
[14:59:32.738] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC4
[14:59:32.738] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC5
[14:59:32.738] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC6
[14:59:32.738] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC7
[14:59:32.738] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 35 on ROC8
[14:59:32.738] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC9
[14:59:32.738] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC10
[14:59:32.738] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC11
[14:59:32.738] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC12
[14:59:32.738] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC13
[14:59:32.738] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC14
[14:59:32.738] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC15
[14:59:32.741] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:59:33.247] <TB3>     INFO: Expecting 655360 events.
[14:59:44.898] <TB3>     INFO: 655360 events read in total (10937ms).
[14:59:44.909] <TB3>     INFO: Expecting 655360 events.
[14:59:56.476] <TB3>     INFO: 655360 events read in total (10996ms).
[14:59:56.491] <TB3>     INFO: Expecting 655360 events.
[15:00:08.084] <TB3>     INFO: 655360 events read in total (11024ms).
[15:00:08.103] <TB3>     INFO: Expecting 655360 events.
[15:00:19.786] <TB3>     INFO: 655360 events read in total (11121ms).
[15:00:19.810] <TB3>     INFO: Expecting 655360 events.
[15:00:31.317] <TB3>     INFO: 655360 events read in total (10951ms).
[15:00:31.344] <TB3>     INFO: Expecting 655360 events.
[15:00:42.950] <TB3>     INFO: 655360 events read in total (11049ms).
[15:00:42.984] <TB3>     INFO: Expecting 655360 events.
[15:00:54.491] <TB3>     INFO: 655360 events read in total (10966ms).
[15:00:54.527] <TB3>     INFO: Expecting 655360 events.
[15:01:06.090] <TB3>     INFO: 655360 events read in total (11015ms).
[15:01:06.131] <TB3>     INFO: Expecting 655360 events.
[15:01:17.430] <TB3>     INFO: 655360 events read in total (10766ms).
[15:01:17.478] <TB3>     INFO: Expecting 655360 events.
[15:01:28.791] <TB3>     INFO: 655360 events read in total (10777ms).
[15:01:28.846] <TB3>     INFO: Expecting 655360 events.
[15:01:40.636] <TB3>     INFO: 655360 events read in total (11264ms).
[15:01:40.702] <TB3>     INFO: Expecting 655360 events.
[15:01:52.030] <TB3>     INFO: 655360 events read in total (10801ms).
[15:01:52.094] <TB3>     INFO: Expecting 655360 events.
[15:02:03.411] <TB3>     INFO: 655360 events read in total (10790ms).
[15:02:03.480] <TB3>     INFO: Expecting 655360 events.
[15:02:14.801] <TB3>     INFO: 655360 events read in total (10794ms).
[15:02:14.871] <TB3>     INFO: Expecting 655360 events.
[15:02:26.393] <TB3>     INFO: 655360 events read in total (10996ms).
[15:02:26.469] <TB3>     INFO: Expecting 655360 events.
[15:02:38.063] <TB3>     INFO: 655360 events read in total (11068ms).
[15:02:38.141] <TB3>     INFO: Test took 185400ms.
[15:02:38.234] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:02:38.542] <TB3>     INFO: Expecting 655360 events.
[15:02:50.184] <TB3>     INFO: 655360 events read in total (10927ms).
[15:02:50.195] <TB3>     INFO: Expecting 655360 events.
[15:03:01.689] <TB3>     INFO: 655360 events read in total (10925ms).
[15:03:01.705] <TB3>     INFO: Expecting 655360 events.
[15:03:13.213] <TB3>     INFO: 655360 events read in total (10940ms).
[15:03:13.232] <TB3>     INFO: Expecting 655360 events.
[15:03:24.723] <TB3>     INFO: 655360 events read in total (10927ms).
[15:03:24.747] <TB3>     INFO: Expecting 655360 events.
[15:03:36.377] <TB3>     INFO: 655360 events read in total (11071ms).
[15:03:36.407] <TB3>     INFO: Expecting 655360 events.
[15:03:48.127] <TB3>     INFO: 655360 events read in total (11168ms).
[15:03:48.159] <TB3>     INFO: Expecting 655360 events.
[15:03:59.449] <TB3>     INFO: 655360 events read in total (10738ms).
[15:03:59.485] <TB3>     INFO: Expecting 655360 events.
[15:04:10.870] <TB3>     INFO: 655360 events read in total (10837ms).
[15:04:10.916] <TB3>     INFO: Expecting 655360 events.
[15:04:22.353] <TB3>     INFO: 655360 events read in total (10901ms).
[15:04:22.401] <TB3>     INFO: Expecting 655360 events.
[15:04:33.664] <TB3>     INFO: 655360 events read in total (10727ms).
[15:04:33.721] <TB3>     INFO: Expecting 655360 events.
[15:04:45.104] <TB3>     INFO: 655360 events read in total (10857ms).
[15:04:45.159] <TB3>     INFO: Expecting 655360 events.
[15:04:56.889] <TB3>     INFO: 655360 events read in total (11204ms).
[15:04:56.949] <TB3>     INFO: Expecting 655360 events.
[15:05:08.562] <TB3>     INFO: 655360 events read in total (11087ms).
[15:05:08.631] <TB3>     INFO: Expecting 655360 events.
[15:05:20.314] <TB3>     INFO: 655360 events read in total (11157ms).
[15:05:20.381] <TB3>     INFO: Expecting 655360 events.
[15:05:31.692] <TB3>     INFO: 655360 events read in total (10784ms).
[15:05:31.766] <TB3>     INFO: Expecting 655360 events.
[15:05:43.248] <TB3>     INFO: 655360 events read in total (10955ms).
[15:05:43.327] <TB3>     INFO: Test took 185093ms.
[15:05:43.499] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:05:43.500] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip0
[15:05:43.500] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:05:43.500] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip1
[15:05:43.500] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:05:43.500] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip2
[15:05:43.500] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:05:43.501] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip3
[15:05:43.501] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:05:43.501] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip4
[15:05:43.501] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:05:43.502] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip5
[15:05:43.502] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:05:43.502] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip6
[15:05:43.502] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:05:43.503] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip7
[15:05:43.503] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:05:43.503] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip8
[15:05:43.503] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:05:43.503] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip9
[15:05:43.503] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:05:43.504] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip10
[15:05:43.504] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:05:43.504] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip11
[15:05:43.504] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:05:43.505] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip12
[15:05:43.505] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:05:43.505] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip13
[15:05:43.505] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:05:43.505] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip14
[15:05:43.505] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:05:43.506] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip15
[15:05:43.506] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:05:43.513] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:05:43.520] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:05:43.527] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:05:43.534] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:05:43.541] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:05:43.548] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:05:43.554] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:05:43.561] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:05:43.568] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:05:43.575] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:05:43.582] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:05:43.588] <TB3>     INFO: safety margin for low PH: adding 1, margin is now 21
[15:05:43.596] <TB3>     INFO: safety margin for low PH: adding 2, margin is now 22
[15:05:43.602] <TB3>     INFO: safety margin for low PH: adding 3, margin is now 23
[15:05:43.610] <TB3>     INFO: safety margin for low PH: adding 4, margin is now 24
[15:05:43.616] <TB3>     INFO: safety margin for low PH: adding 5, margin is now 25
[15:05:43.623] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:05:43.630] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:05:43.637] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:05:43.644] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:05:43.651] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L172> optimisation done
[15:05:43.679] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-H-1-24_FPIXTest-17C-Nebraska-160201-1340_2016-02-01_13h40m_1454355628//000_FPIXTest_p17//dacParameters35_C0.dat
[15:05:43.679] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-H-1-24_FPIXTest-17C-Nebraska-160201-1340_2016-02-01_13h40m_1454355628//000_FPIXTest_p17//dacParameters35_C1.dat
[15:05:43.679] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-H-1-24_FPIXTest-17C-Nebraska-160201-1340_2016-02-01_13h40m_1454355628//000_FPIXTest_p17//dacParameters35_C2.dat
[15:05:43.680] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-H-1-24_FPIXTest-17C-Nebraska-160201-1340_2016-02-01_13h40m_1454355628//000_FPIXTest_p17//dacParameters35_C3.dat
[15:05:43.680] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-H-1-24_FPIXTest-17C-Nebraska-160201-1340_2016-02-01_13h40m_1454355628//000_FPIXTest_p17//dacParameters35_C4.dat
[15:05:43.680] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-H-1-24_FPIXTest-17C-Nebraska-160201-1340_2016-02-01_13h40m_1454355628//000_FPIXTest_p17//dacParameters35_C5.dat
[15:05:43.680] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-H-1-24_FPIXTest-17C-Nebraska-160201-1340_2016-02-01_13h40m_1454355628//000_FPIXTest_p17//dacParameters35_C6.dat
[15:05:43.680] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-H-1-24_FPIXTest-17C-Nebraska-160201-1340_2016-02-01_13h40m_1454355628//000_FPIXTest_p17//dacParameters35_C7.dat
[15:05:43.680] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-H-1-24_FPIXTest-17C-Nebraska-160201-1340_2016-02-01_13h40m_1454355628//000_FPIXTest_p17//dacParameters35_C8.dat
[15:05:43.680] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-H-1-24_FPIXTest-17C-Nebraska-160201-1340_2016-02-01_13h40m_1454355628//000_FPIXTest_p17//dacParameters35_C9.dat
[15:05:43.680] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-H-1-24_FPIXTest-17C-Nebraska-160201-1340_2016-02-01_13h40m_1454355628//000_FPIXTest_p17//dacParameters35_C10.dat
[15:05:43.680] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-H-1-24_FPIXTest-17C-Nebraska-160201-1340_2016-02-01_13h40m_1454355628//000_FPIXTest_p17//dacParameters35_C11.dat
[15:05:43.681] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-H-1-24_FPIXTest-17C-Nebraska-160201-1340_2016-02-01_13h40m_1454355628//000_FPIXTest_p17//dacParameters35_C12.dat
[15:05:43.681] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-H-1-24_FPIXTest-17C-Nebraska-160201-1340_2016-02-01_13h40m_1454355628//000_FPIXTest_p17//dacParameters35_C13.dat
[15:05:43.681] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-H-1-24_FPIXTest-17C-Nebraska-160201-1340_2016-02-01_13h40m_1454355628//000_FPIXTest_p17//dacParameters35_C14.dat
[15:05:43.681] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-H-1-24_FPIXTest-17C-Nebraska-160201-1340_2016-02-01_13h40m_1454355628//000_FPIXTest_p17//dacParameters35_C15.dat
[15:05:44.026] <TB3>     INFO: Expecting 41600 events.
[15:05:47.879] <TB3>     INFO: 41600 events read in total (3138ms).
[15:05:47.880] <TB3>     INFO: Test took 4196ms.
[15:05:48.535] <TB3>     INFO: Expecting 41600 events.
[15:05:52.377] <TB3>     INFO: 41600 events read in total (3127ms).
[15:05:52.378] <TB3>     INFO: Test took 4190ms.
[15:05:53.034] <TB3>     INFO: Expecting 41600 events.
[15:05:56.843] <TB3>     INFO: 41600 events read in total (3094ms).
[15:05:56.843] <TB3>     INFO: Test took 4155ms.
[15:05:57.153] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:05:57.285] <TB3>     INFO: Expecting 2560 events.
[15:05:58.244] <TB3>     INFO: 2560 events read in total (244ms).
[15:05:58.244] <TB3>     INFO: Test took 1091ms.
[15:05:58.246] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:05:58.752] <TB3>     INFO: Expecting 2560 events.
[15:05:59.710] <TB3>     INFO: 2560 events read in total (243ms).
[15:05:59.710] <TB3>     INFO: Test took 1464ms.
[15:05:59.712] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:06:00.219] <TB3>     INFO: Expecting 2560 events.
[15:06:01.177] <TB3>     INFO: 2560 events read in total (243ms).
[15:06:01.177] <TB3>     INFO: Test took 1465ms.
[15:06:01.179] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:06:01.686] <TB3>     INFO: Expecting 2560 events.
[15:06:02.642] <TB3>     INFO: 2560 events read in total (241ms).
[15:06:02.642] <TB3>     INFO: Test took 1463ms.
[15:06:02.644] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:06:03.151] <TB3>     INFO: Expecting 2560 events.
[15:06:04.110] <TB3>     INFO: 2560 events read in total (244ms).
[15:06:04.110] <TB3>     INFO: Test took 1466ms.
[15:06:04.112] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:06:04.618] <TB3>     INFO: Expecting 2560 events.
[15:06:05.577] <TB3>     INFO: 2560 events read in total (244ms).
[15:06:05.578] <TB3>     INFO: Test took 1466ms.
[15:06:05.580] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:06:06.086] <TB3>     INFO: Expecting 2560 events.
[15:06:07.043] <TB3>     INFO: 2560 events read in total (242ms).
[15:06:07.044] <TB3>     INFO: Test took 1464ms.
[15:06:07.046] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:06:07.552] <TB3>     INFO: Expecting 2560 events.
[15:06:08.510] <TB3>     INFO: 2560 events read in total (243ms).
[15:06:08.511] <TB3>     INFO: Test took 1465ms.
[15:06:08.512] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:06:09.019] <TB3>     INFO: Expecting 2560 events.
[15:06:09.977] <TB3>     INFO: 2560 events read in total (243ms).
[15:06:09.977] <TB3>     INFO: Test took 1465ms.
[15:06:09.979] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:06:10.486] <TB3>     INFO: Expecting 2560 events.
[15:06:11.443] <TB3>     INFO: 2560 events read in total (243ms).
[15:06:11.443] <TB3>     INFO: Test took 1464ms.
[15:06:11.445] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:06:11.952] <TB3>     INFO: Expecting 2560 events.
[15:06:12.909] <TB3>     INFO: 2560 events read in total (241ms).
[15:06:12.910] <TB3>     INFO: Test took 1465ms.
[15:06:12.912] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:06:13.418] <TB3>     INFO: Expecting 2560 events.
[15:06:14.377] <TB3>     INFO: 2560 events read in total (244ms).
[15:06:14.377] <TB3>     INFO: Test took 1465ms.
[15:06:14.379] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:06:14.886] <TB3>     INFO: Expecting 2560 events.
[15:06:15.843] <TB3>     INFO: 2560 events read in total (242ms).
[15:06:15.844] <TB3>     INFO: Test took 1465ms.
[15:06:15.846] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:06:16.352] <TB3>     INFO: Expecting 2560 events.
[15:06:17.311] <TB3>     INFO: 2560 events read in total (244ms).
[15:06:17.312] <TB3>     INFO: Test took 1466ms.
[15:06:17.313] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:06:17.820] <TB3>     INFO: Expecting 2560 events.
[15:06:18.779] <TB3>     INFO: 2560 events read in total (244ms).
[15:06:18.780] <TB3>     INFO: Test took 1467ms.
[15:06:18.781] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:06:19.288] <TB3>     INFO: Expecting 2560 events.
[15:06:20.247] <TB3>     INFO: 2560 events read in total (244ms).
[15:06:20.247] <TB3>     INFO: Test took 1466ms.
[15:06:20.250] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:06:20.755] <TB3>     INFO: Expecting 2560 events.
[15:06:21.715] <TB3>     INFO: 2560 events read in total (245ms).
[15:06:21.715] <TB3>     INFO: Test took 1466ms.
[15:06:21.718] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:06:22.224] <TB3>     INFO: Expecting 2560 events.
[15:06:23.183] <TB3>     INFO: 2560 events read in total (244ms).
[15:06:23.183] <TB3>     INFO: Test took 1466ms.
[15:06:23.185] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:06:23.692] <TB3>     INFO: Expecting 2560 events.
[15:06:24.651] <TB3>     INFO: 2560 events read in total (244ms).
[15:06:24.652] <TB3>     INFO: Test took 1467ms.
[15:06:24.654] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:06:25.159] <TB3>     INFO: Expecting 2560 events.
[15:06:26.118] <TB3>     INFO: 2560 events read in total (244ms).
[15:06:26.118] <TB3>     INFO: Test took 1464ms.
[15:06:26.120] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:06:26.626] <TB3>     INFO: Expecting 2560 events.
[15:06:27.585] <TB3>     INFO: 2560 events read in total (244ms).
[15:06:27.586] <TB3>     INFO: Test took 1466ms.
[15:06:27.588] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:06:28.095] <TB3>     INFO: Expecting 2560 events.
[15:06:29.051] <TB3>     INFO: 2560 events read in total (242ms).
[15:06:29.052] <TB3>     INFO: Test took 1464ms.
[15:06:29.054] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:06:29.560] <TB3>     INFO: Expecting 2560 events.
[15:06:30.522] <TB3>     INFO: 2560 events read in total (244ms).
[15:06:30.523] <TB3>     INFO: Test took 1469ms.
[15:06:30.525] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:06:31.030] <TB3>     INFO: Expecting 2560 events.
[15:06:31.988] <TB3>     INFO: 2560 events read in total (243ms).
[15:06:31.988] <TB3>     INFO: Test took 1464ms.
[15:06:31.990] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:06:32.498] <TB3>     INFO: Expecting 2560 events.
[15:06:33.456] <TB3>     INFO: 2560 events read in total (243ms).
[15:06:33.456] <TB3>     INFO: Test took 1466ms.
[15:06:33.459] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:06:33.965] <TB3>     INFO: Expecting 2560 events.
[15:06:34.923] <TB3>     INFO: 2560 events read in total (244ms).
[15:06:34.923] <TB3>     INFO: Test took 1465ms.
[15:06:34.925] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:06:35.432] <TB3>     INFO: Expecting 2560 events.
[15:06:36.391] <TB3>     INFO: 2560 events read in total (244ms).
[15:06:36.391] <TB3>     INFO: Test took 1466ms.
[15:06:36.393] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:06:36.900] <TB3>     INFO: Expecting 2560 events.
[15:06:37.859] <TB3>     INFO: 2560 events read in total (244ms).
[15:06:37.859] <TB3>     INFO: Test took 1466ms.
[15:06:37.861] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:06:38.368] <TB3>     INFO: Expecting 2560 events.
[15:06:39.327] <TB3>     INFO: 2560 events read in total (244ms).
[15:06:39.327] <TB3>     INFO: Test took 1466ms.
[15:06:39.329] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:06:39.836] <TB3>     INFO: Expecting 2560 events.
[15:06:40.794] <TB3>     INFO: 2560 events read in total (243ms).
[15:06:40.794] <TB3>     INFO: Test took 1465ms.
[15:06:40.797] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:06:41.303] <TB3>     INFO: Expecting 2560 events.
[15:06:42.263] <TB3>     INFO: 2560 events read in total (245ms).
[15:06:42.263] <TB3>     INFO: Test took 1467ms.
[15:06:42.265] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:06:42.773] <TB3>     INFO: Expecting 2560 events.
[15:06:43.732] <TB3>     INFO: 2560 events read in total (244ms).
[15:06:43.732] <TB3>     INFO: Test took 1467ms.
[15:06:44.747] <TB3>     INFO: PixTestPhOptimization::doTest() done, duration: 469 seconds
[15:06:44.747] <TB3>     INFO: PH scale (per ROC):    88  84  79  79  79  80  81  82  74  83  85  85  84  90  89  87
[15:06:44.747] <TB3>     INFO: PH offset (per ROC):  181 177 195 176 180 189 184 161 200 177 182 176 182 162 185 170
[15:06:44.919] <TB3>    DEBUG: <PixTestGainPedestal.cc/setParameter:L83> PixTestGainPedestal::PixTest() fVcalStep = 10
[15:06:44.922] <TB3>     INFO: ######################################################################
[15:06:44.922] <TB3>     INFO: PixTestGainPedestal::doTest() ntrig = 10
[15:06:44.922] <TB3>     INFO: ######################################################################
[15:06:44.922] <TB3>    DEBUG: <PixTestGainPedestal.cc/measure:L192>  using FLAGS = 16
[15:06:44.933] <TB3>     INFO: scanning low vcal = 10
[15:06:45.275] <TB3>     INFO: Expecting 41600 events.
[15:06:48.998] <TB3>     INFO: 41600 events read in total (3009ms).
[15:06:48.999] <TB3>     INFO: Test took 4066ms.
[15:06:48.000] <TB3>     INFO: scanning low vcal = 20
[15:06:49.507] <TB3>     INFO: Expecting 41600 events.
[15:06:53.226] <TB3>     INFO: 41600 events read in total (3005ms).
[15:06:53.226] <TB3>     INFO: Test took 4226ms.
[15:06:53.228] <TB3>     INFO: scanning low vcal = 30
[15:06:53.734] <TB3>     INFO: Expecting 41600 events.
[15:06:57.465] <TB3>     INFO: 41600 events read in total (3016ms).
[15:06:57.465] <TB3>     INFO: Test took 4237ms.
[15:06:57.467] <TB3>     INFO: scanning low vcal = 40
[15:06:57.971] <TB3>     INFO: Expecting 41600 events.
[15:07:02.228] <TB3>     INFO: 41600 events read in total (3543ms).
[15:07:02.229] <TB3>     INFO: Test took 4761ms.
[15:07:02.232] <TB3>     INFO: scanning low vcal = 50
[15:07:02.653] <TB3>     INFO: Expecting 41600 events.
[15:07:06.908] <TB3>     INFO: 41600 events read in total (3540ms).
[15:07:06.910] <TB3>     INFO: Test took 4678ms.
[15:07:06.913] <TB3>     INFO: scanning low vcal = 60
[15:07:07.334] <TB3>     INFO: Expecting 41600 events.
[15:07:11.570] <TB3>     INFO: 41600 events read in total (3522ms).
[15:07:11.571] <TB3>     INFO: Test took 4658ms.
[15:07:11.574] <TB3>     INFO: scanning low vcal = 70
[15:07:11.997] <TB3>     INFO: Expecting 41600 events.
[15:07:16.262] <TB3>     INFO: 41600 events read in total (3550ms).
[15:07:16.263] <TB3>     INFO: Test took 4689ms.
[15:07:16.266] <TB3>     INFO: scanning low vcal = 80
[15:07:16.687] <TB3>     INFO: Expecting 41600 events.
[15:07:20.973] <TB3>     INFO: 41600 events read in total (3571ms).
[15:07:20.973] <TB3>     INFO: Test took 4707ms.
[15:07:20.976] <TB3>     INFO: scanning low vcal = 90
[15:07:21.397] <TB3>     INFO: Expecting 41600 events.
[15:07:25.651] <TB3>     INFO: 41600 events read in total (3539ms).
[15:07:25.652] <TB3>     INFO: Test took 4676ms.
[15:07:25.656] <TB3>     INFO: scanning low vcal = 100
[15:07:26.076] <TB3>     INFO: Expecting 41600 events.
[15:07:30.471] <TB3>     INFO: 41600 events read in total (3680ms).
[15:07:30.472] <TB3>     INFO: Test took 4816ms.
[15:07:30.475] <TB3>     INFO: scanning low vcal = 110
[15:07:30.897] <TB3>     INFO: Expecting 41600 events.
[15:07:35.143] <TB3>     INFO: 41600 events read in total (3531ms).
[15:07:35.144] <TB3>     INFO: Test took 4669ms.
[15:07:35.147] <TB3>     INFO: scanning low vcal = 120
[15:07:35.573] <TB3>     INFO: Expecting 41600 events.
[15:07:39.820] <TB3>     INFO: 41600 events read in total (3532ms).
[15:07:39.820] <TB3>     INFO: Test took 4673ms.
[15:07:39.823] <TB3>     INFO: scanning low vcal = 130
[15:07:40.248] <TB3>     INFO: Expecting 41600 events.
[15:07:44.491] <TB3>     INFO: 41600 events read in total (3528ms).
[15:07:44.492] <TB3>     INFO: Test took 4669ms.
[15:07:44.495] <TB3>     INFO: scanning low vcal = 140
[15:07:44.921] <TB3>     INFO: Expecting 41600 events.
[15:07:49.167] <TB3>     INFO: 41600 events read in total (3531ms).
[15:07:49.168] <TB3>     INFO: Test took 4673ms.
[15:07:49.170] <TB3>     INFO: scanning low vcal = 150
[15:07:49.596] <TB3>     INFO: Expecting 41600 events.
[15:07:53.856] <TB3>     INFO: 41600 events read in total (3545ms).
[15:07:53.856] <TB3>     INFO: Test took 4685ms.
[15:07:53.859] <TB3>     INFO: scanning low vcal = 160
[15:07:54.284] <TB3>     INFO: Expecting 41600 events.
[15:07:58.511] <TB3>     INFO: 41600 events read in total (3512ms).
[15:07:58.511] <TB3>     INFO: Test took 4652ms.
[15:07:58.514] <TB3>     INFO: scanning low vcal = 170
[15:07:58.938] <TB3>     INFO: Expecting 41600 events.
[15:08:03.184] <TB3>     INFO: 41600 events read in total (3531ms).
[15:08:03.185] <TB3>     INFO: Test took 4671ms.
[15:08:03.189] <TB3>     INFO: scanning low vcal = 180
[15:08:03.610] <TB3>     INFO: Expecting 41600 events.
[15:08:07.849] <TB3>     INFO: 41600 events read in total (3524ms).
[15:08:07.850] <TB3>     INFO: Test took 4661ms.
[15:08:07.853] <TB3>     INFO: scanning low vcal = 190
[15:08:08.279] <TB3>     INFO: Expecting 41600 events.
[15:08:12.520] <TB3>     INFO: 41600 events read in total (3527ms).
[15:08:12.520] <TB3>     INFO: Test took 4667ms.
[15:08:12.523] <TB3>     INFO: scanning low vcal = 200
[15:08:12.947] <TB3>     INFO: Expecting 41600 events.
[15:08:17.182] <TB3>     INFO: 41600 events read in total (3520ms).
[15:08:17.183] <TB3>     INFO: Test took 4660ms.
[15:08:17.186] <TB3>     INFO: scanning low vcal = 210
[15:08:17.609] <TB3>     INFO: Expecting 41600 events.
[15:08:21.854] <TB3>     INFO: 41600 events read in total (3531ms).
[15:08:21.855] <TB3>     INFO: Test took 4669ms.
[15:08:21.858] <TB3>     INFO: scanning low vcal = 220
[15:08:22.282] <TB3>     INFO: Expecting 41600 events.
[15:08:26.541] <TB3>     INFO: 41600 events read in total (3544ms).
[15:08:26.542] <TB3>     INFO: Test took 4684ms.
[15:08:26.545] <TB3>     INFO: scanning low vcal = 230
[15:08:26.966] <TB3>     INFO: Expecting 41600 events.
[15:08:31.236] <TB3>     INFO: 41600 events read in total (3555ms).
[15:08:31.236] <TB3>     INFO: Test took 4691ms.
[15:08:31.239] <TB3>     INFO: scanning low vcal = 240
[15:08:31.663] <TB3>     INFO: Expecting 41600 events.
[15:08:35.913] <TB3>     INFO: 41600 events read in total (3535ms).
[15:08:35.914] <TB3>     INFO: Test took 4675ms.
[15:08:35.917] <TB3>     INFO: scanning low vcal = 250
[15:08:36.340] <TB3>     INFO: Expecting 41600 events.
[15:08:40.617] <TB3>     INFO: 41600 events read in total (3562ms).
[15:08:40.618] <TB3>     INFO: Test took 4701ms.
[15:08:40.622] <TB3>     INFO: scanning high vcal = 30 (= 210 in low range)
[15:08:41.046] <TB3>     INFO: Expecting 41600 events.
[15:08:45.312] <TB3>     INFO: 41600 events read in total (3552ms).
[15:08:45.313] <TB3>     INFO: Test took 4691ms.
[15:08:45.315] <TB3>     INFO: scanning high vcal = 50 (= 350 in low range)
[15:08:45.739] <TB3>     INFO: Expecting 41600 events.
[15:08:49.992] <TB3>     INFO: 41600 events read in total (3538ms).
[15:08:49.992] <TB3>     INFO: Test took 4677ms.
[15:08:49.996] <TB3>     INFO: scanning high vcal = 70 (= 490 in low range)
[15:08:50.420] <TB3>     INFO: Expecting 41600 events.
[15:08:54.687] <TB3>     INFO: 41600 events read in total (3552ms).
[15:08:54.687] <TB3>     INFO: Test took 4691ms.
[15:08:54.690] <TB3>     INFO: scanning high vcal = 90 (= 630 in low range)
[15:08:55.116] <TB3>     INFO: Expecting 41600 events.
[15:08:59.385] <TB3>     INFO: 41600 events read in total (3554ms).
[15:08:59.386] <TB3>     INFO: Test took 4696ms.
[15:08:59.389] <TB3>     INFO: scanning high vcal = 200 (= 1400 in low range)
[15:08:59.812] <TB3>     INFO: Expecting 41600 events.
[15:09:04.092] <TB3>     INFO: 41600 events read in total (3565ms).
[15:09:04.092] <TB3>     INFO: Test took 4703ms.
[15:09:04.624] <TB3>     INFO: PixTestGainPedestal::measure() done 
[15:09:04.627] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C0
[15:09:04.627] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C1
[15:09:04.627] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C2
[15:09:04.627] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C3
[15:09:04.628] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C4
[15:09:04.628] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C5
[15:09:04.628] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C6
[15:09:04.628] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C7
[15:09:04.628] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C8
[15:09:04.629] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C9
[15:09:04.629] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C10
[15:09:04.629] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C11
[15:09:04.629] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C12
[15:09:04.629] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C13
[15:09:04.629] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C14
[15:09:04.629] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C15
[15:09:44.938] <TB3>     INFO: PixTestGainPedestal::fit() done
[15:09:44.938] <TB3>     INFO: non-linearity mean:  0.961 0.960 0.964 0.968 0.964 0.962 0.958 0.969 0.958 0.958 0.956 0.962 0.961 0.965 0.960 0.961
[15:09:44.938] <TB3>     INFO: non-linearity RMS:   0.006 0.005 0.005 0.004 0.005 0.006 0.006 0.005 0.006 0.006 0.006 0.004 0.007 0.005 0.004 0.005
[15:09:44.938] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-H-1-24_FPIXTest-17C-Nebraska-160201-1340_2016-02-01_13h40m_1454355628//000_FPIXTest_p17//phCalibrationFitErr35_C0.dat
[15:09:44.961] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-H-1-24_FPIXTest-17C-Nebraska-160201-1340_2016-02-01_13h40m_1454355628//000_FPIXTest_p17//phCalibrationFitErr35_C1.dat
[15:09:44.983] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-H-1-24_FPIXTest-17C-Nebraska-160201-1340_2016-02-01_13h40m_1454355628//000_FPIXTest_p17//phCalibrationFitErr35_C2.dat
[15:09:45.006] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-H-1-24_FPIXTest-17C-Nebraska-160201-1340_2016-02-01_13h40m_1454355628//000_FPIXTest_p17//phCalibrationFitErr35_C3.dat
[15:09:45.028] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-H-1-24_FPIXTest-17C-Nebraska-160201-1340_2016-02-01_13h40m_1454355628//000_FPIXTest_p17//phCalibrationFitErr35_C4.dat
[15:09:45.051] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-H-1-24_FPIXTest-17C-Nebraska-160201-1340_2016-02-01_13h40m_1454355628//000_FPIXTest_p17//phCalibrationFitErr35_C5.dat
[15:09:45.073] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-H-1-24_FPIXTest-17C-Nebraska-160201-1340_2016-02-01_13h40m_1454355628//000_FPIXTest_p17//phCalibrationFitErr35_C6.dat
[15:09:45.095] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-H-1-24_FPIXTest-17C-Nebraska-160201-1340_2016-02-01_13h40m_1454355628//000_FPIXTest_p17//phCalibrationFitErr35_C7.dat
[15:09:45.118] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-H-1-24_FPIXTest-17C-Nebraska-160201-1340_2016-02-01_13h40m_1454355628//000_FPIXTest_p17//phCalibrationFitErr35_C8.dat
[15:09:45.140] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-H-1-24_FPIXTest-17C-Nebraska-160201-1340_2016-02-01_13h40m_1454355628//000_FPIXTest_p17//phCalibrationFitErr35_C9.dat
[15:09:45.163] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-H-1-24_FPIXTest-17C-Nebraska-160201-1340_2016-02-01_13h40m_1454355628//000_FPIXTest_p17//phCalibrationFitErr35_C10.dat
[15:09:45.185] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-H-1-24_FPIXTest-17C-Nebraska-160201-1340_2016-02-01_13h40m_1454355628//000_FPIXTest_p17//phCalibrationFitErr35_C11.dat
[15:09:45.207] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-H-1-24_FPIXTest-17C-Nebraska-160201-1340_2016-02-01_13h40m_1454355628//000_FPIXTest_p17//phCalibrationFitErr35_C12.dat
[15:09:45.230] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-H-1-24_FPIXTest-17C-Nebraska-160201-1340_2016-02-01_13h40m_1454355628//000_FPIXTest_p17//phCalibrationFitErr35_C13.dat
[15:09:45.252] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-H-1-24_FPIXTest-17C-Nebraska-160201-1340_2016-02-01_13h40m_1454355628//000_FPIXTest_p17//phCalibrationFitErr35_C14.dat
[15:09:45.275] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-H-1-24_FPIXTest-17C-Nebraska-160201-1340_2016-02-01_13h40m_1454355628//000_FPIXTest_p17//phCalibrationFitErr35_C15.dat
[15:09:45.297] <TB3>     INFO: PixTestGainPedestal::doTest() done, duration: 180 seconds
[15:09:45.297] <TB3>    DEBUG: <PixTestGainPedestal.cc/~PixTestGainPedestal:L125> PixTestGainPedestal dtor
[15:09:45.304] <TB3>    DEBUG: <PixTestBB3Map.cc/init:L81> PixTestBB3Map::init()
[15:09:45.304] <TB3>    DEBUG: <PixTestBB3Map.cc/PixTestBB3Map:L29> PixTestBB3Map ctor(PixSetup &a, string, TGTab *)
[15:09:45.307] <TB3>     INFO: ######################################################################
[15:09:45.307] <TB3>     INFO: PixTestBB3Map::doTest() Ntrig = 5, VcalS = 250 (high range)
[15:09:45.307] <TB3>     INFO: ######################################################################
[15:09:45.310] <TB3>     INFO: ---> dac: VthrComp name: calSMap ntrig: 5 dacrange: 0 .. 149 (-1/-1) hits flags = 514 (plus default)
[15:09:45.320] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 5
[15:09:45.320] <TB3>     INFO:     run 1 of 1
[15:09:45.320] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[15:09:45.662] <TB3>     INFO: Expecting 3120000 events.
[15:10:35.997] <TB3>     INFO: 1265535 events read in total (49620ms).
[15:11:25.723] <TB3>     INFO: 2529415 events read in total (99347ms).
[15:11:49.111] <TB3>     INFO: 3120000 events read in total (122735ms).
[15:11:49.158] <TB3>     INFO: Test took 123839ms.
[15:11:49.238] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:11:49.351] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[15:11:50.755] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[15:11:52.221] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[15:11:53.745] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[15:11:55.250] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[15:11:56.659] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[15:11:58.042] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[15:11:59.483] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[15:12:00.890] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[15:12:02.331] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[15:12:03.697] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[15:12:05.123] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[15:12:06.520] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[15:12:07.941] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[15:12:09.366] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[15:12:10.767] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[15:12:12.203] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 397430784
[15:12:12.236] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L227> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C0_V0
[15:12:12.236] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L229>   best peak: mean = 73.7752, RMS = 1.96934
[15:12:12.236] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L230>     cut value = 84
[15:12:12.237] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C0_V0
[15:12:12.237] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L244>   best peak: mean = 73.4956, RMS = 2.38302
[15:12:12.237] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L245>     cut value = 86
[15:12:12.238] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L227> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C1_V0
[15:12:12.238] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L229>   best peak: mean = 77.1785, RMS = 1.59612
[15:12:12.238] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L230>     cut value = 86
[15:12:12.238] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C1_V0
[15:12:12.238] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L244>   best peak: mean = 76.8786, RMS = 1.81072
[15:12:12.238] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L245>     cut value = 86
[15:12:12.239] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L227> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C2_V0
[15:12:12.239] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L229>   best peak: mean = 83.3912, RMS = 1.77354
[15:12:12.239] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L230>     cut value = 93
[15:12:12.239] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C2_V0
[15:12:12.239] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L244>   best peak: mean = 82.9312, RMS = 1.84595
[15:12:12.239] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L245>     cut value = 93
[15:12:12.240] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L227> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C3_V0
[15:12:12.240] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L229>   best peak: mean = 82.3421, RMS = 1.76493
[15:12:12.240] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L230>     cut value = 92
[15:12:12.240] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C3_V0
[15:12:12.240] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L244>   best peak: mean = 82.2754, RMS = 1.63821
[15:12:12.240] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L245>     cut value = 91
[15:12:12.241] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L227> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C4_V0
[15:12:12.241] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L229>   best peak: mean = 74.6309, RMS = 1.89917
[15:12:12.241] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L230>     cut value = 85
[15:12:12.241] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C4_V0
[15:12:12.241] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L244>   best peak: mean = 73.8195, RMS = 2.36186
[15:12:12.241] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L245>     cut value = 86
[15:12:12.242] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L227> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C5_V0
[15:12:12.242] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L229>   best peak: mean = 63.3705, RMS = 1.72605
[15:12:12.242] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L230>     cut value = 73
[15:12:12.243] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C5_V0
[15:12:12.243] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L244>   best peak: mean = 63.2663, RMS = 1.8574
[15:12:12.243] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L245>     cut value = 73
[15:12:12.244] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L227> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C6_V0
[15:12:12.244] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L229>   best peak: mean = 71.8284, RMS = 2.14433
[15:12:12.244] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L230>     cut value = 83
[15:12:12.244] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C6_V0
[15:12:12.244] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L244>   best peak: mean = 70.5302, RMS = 2.29458
[15:12:12.244] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L245>     cut value = 83
[15:12:12.245] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L227> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C7_V0
[15:12:12.245] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L229>   best peak: mean = 76.7347, RMS = 1.32801
[15:12:12.245] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L230>     cut value = 84
[15:12:12.245] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C7_V0
[15:12:12.245] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L244>   best peak: mean = 76.1146, RMS = 1.43288
[15:12:12.245] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L245>     cut value = 84
[15:12:12.246] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L227> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C8_V0
[15:12:12.246] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L229>   best peak: mean = 79.9309, RMS = 1.08264
[15:12:12.246] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L230>     cut value = 86
[15:12:12.246] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C8_V0
[15:12:12.246] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L244>   best peak: mean = 79.4829, RMS = 1.11693
[15:12:12.246] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L245>     cut value = 86
[15:12:12.247] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L227> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C9_V0
[15:12:12.247] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L229>   best peak: mean = 69.5488, RMS = 2.15885
[15:12:12.247] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L230>     cut value = 81
[15:12:12.247] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C9_V0
[15:12:12.247] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L244>   best peak: mean = 68.9088, RMS = 2.00968
[15:12:12.247] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L245>     cut value = 79
[15:12:12.248] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L227> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C10_V0
[15:12:12.248] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L229>   best peak: mean = 78.9781, RMS = 1.15402
[15:12:12.248] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L230>     cut value = 85
[15:12:12.248] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C10_V0
[15:12:12.248] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L244>   best peak: mean = 78.5922, RMS = 1.20232
[15:12:12.248] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L245>     cut value = 85
[15:12:12.249] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L227> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C11_V0
[15:12:12.249] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L229>   best peak: mean = 75.0488, RMS = 1.88808
[15:12:12.249] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L230>     cut value = 85
[15:12:12.249] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C11_V0
[15:12:12.249] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L244>   best peak: mean = 74.1644, RMS = 1.94169
[15:12:12.249] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L245>     cut value = 84
[15:12:12.250] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L227> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C12_V0
[15:12:12.250] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L229>   best peak: mean = 77.5777, RMS = 1.13399
[15:12:12.250] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L230>     cut value = 84
[15:12:12.250] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C12_V0
[15:12:12.250] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L244>   best peak: mean = 77.1627, RMS = 1.37358
[15:12:12.250] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L245>     cut value = 85
[15:12:12.251] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L227> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C13_V0
[15:12:12.251] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L229>   best peak: mean = 78.4743, RMS = 1.44261
[15:12:12.251] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L230>     cut value = 86
[15:12:12.251] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C13_V0
[15:12:12.251] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L244>   best peak: mean = 77.6484, RMS = 1.59391
[15:12:12.251] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L245>     cut value = 86
[15:12:12.252] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L227> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C14_V0
[15:12:12.252] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L229>   best peak: mean = 76.4124, RMS = 1.58779
[15:12:12.252] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L230>     cut value = 85
[15:12:12.252] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C14_V0
[15:12:12.252] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L244>   best peak: mean = 75.0875, RMS = 2.01607
[15:12:12.253] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L245>     cut value = 86
[15:12:12.253] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L227> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C15_V0
[15:12:12.254] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L229>   best peak: mean = 78.4715, RMS = 1.2182
[15:12:12.254] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L230>     cut value = 85
[15:12:12.254] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C15_V0
[15:12:12.254] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L244>   best peak: mean = 77.0511, RMS = 1.47402
[15:12:12.254] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L245>     cut value = 85
[15:12:12.256] <TB3>     INFO: PixTestBB3Map::doTest() done, duration: 146 seconds
[15:12:12.256] <TB3>     INFO: number of dead bumps (per ROC):     0    0    1    0    0    0    0    2    0    0    0    0    0    0    0    0
[15:12:12.257] <TB3>    DEBUG: <PixTestBB3Map.cc/~PixTestBB3Map:L99> PixTestBB3Map dtor
[15:12:12.313] <TB3>    DEBUG: <PixTestFPIXTest.cc/~PixTestFPIXTest:L78> PixTestFPIXTest dtor
[15:12:12.313] <TB3>     INFO: enter test to run
[15:12:12.313] <TB3>     INFO:   test:  no parameter change
[15:12:12.314] <TB3>    DEBUG: <pXar.cc/main:L340> Final Analog Current: 374.6mA
[15:12:12.315] <TB3>    DEBUG: <pXar.cc/main:L341> Final Digital Current: 461.4mA
[15:12:12.315] <TB3>    DEBUG: <pXar.cc/main:L342> Final Module Temperature: 20.0 C
[15:12:12.315] <TB3>    DEBUG: <PixMonitor.cc/dumpSummaries:L39> PixMonitor::dumpSummaries
[15:12:12.880] <TB3>    QUIET: Connection to board 24 closed.
[15:12:12.887] <TB3>     INFO: pXar: this is the end, my friend
[15:12:12.887] <TB3>    DEBUG: <PixSetup.cc/~PixSetup:L68> PixSetup free fPxarMemory
