@W: BN309 |One or more non-fatal issues found in constraints; Please run Constraint Check for analysis
@W: BN132 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreddr_tip\2.0.100\rtl\vlog\core\coreddr_tip_int.v":1051:0:1051:5|Removing sequential instance DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.REFCLK_DELAY_LINE_DIRECTION because it is equivalent to instance DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.CMD_DELAY_LINE_DIRECTION. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreddr_tip\2.0.100\rtl\vlog\core\coreddr_tip_int.v":1051:0:1051:5|Removing sequential instance DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.DQSW270_DELAY_LINE_DIRECTION[1:0] because it is equivalent to instance DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.DQSW_DELAY_LINE_DIRECTION[1:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: MO160 :"c:\users\public\documents\libero\solution - copy\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_async_reset_reg.v":72:3:72:8|Register bit DMCONTROL.reg_29.q (in view view:work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLDEBUG_MODULE_OUTER_DM_OUTER(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\public\documents\libero\solution - copy\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_async_reset_reg.v":72:3:72:8|Register bit DMCONTROL.reg_27.q (in view view:work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLDEBUG_MODULE_OUTER_DM_OUTER(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\public\documents\libero\solution - copy\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_async_reset_reg.v":72:3:72:8|Register bit DMCONTROL.reg_26.q (in view view:work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLDEBUG_MODULE_OUTER_DM_OUTER(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: FA239 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreapb3\4.1.100\rtl\vhdl\core\coreapb3.vhd":648:12:648:15|ROM iPSELS_raw_17[13:0] (in view: coreapb3_lib.CoreAPB3_32_0_1_1_1_1_1_1_1_1_1_1_1_1_1_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_16_6_19(coreapb3_arch)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@W: FA239 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreapb3\4.1.100\rtl\vhdl\core\coreapb3.vhd":648:12:648:15|ROM iPSELS_raw_17[13:0] (in view: coreapb3_lib.CoreAPB3_32_0_1_1_1_1_1_1_1_1_1_1_1_1_1_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_16_6_19(coreapb3_arch)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@W: FX1172 :"c:\users\public\documents\libero\solution - copy\libero_project\hdl\uart_fifo.vhd":85:2:85:3|User-specified initial value defined for instance LVDS_UART_TOP_0.LVDS_UART_0.uart_fifo_0.cnt[4:0] is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\users\public\documents\libero\solution - copy\libero_project\hdl\uart_fifo.vhd":85:2:85:3|User-specified initial value defined for instance LVDS_UART_TOP_0.LVDS_UART_0.uart_fifo_0.RD_PTR[3:0] is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\users\public\documents\libero\solution - copy\libero_project\hdl\uart_fifo.vhd":85:2:85:3|User-specified initial value defined for instance LVDS_UART_TOP_0.LVDS_UART_0.uart_fifo_0.WR_PTR[3:0] is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\users\public\documents\libero\solution - copy\libero_project\hdl\uart_fifo.vhd":85:2:85:3|User-specified initial value defined for instance LVDS_UART_TOP_0.LVDS_UART_1.uart_fifo_0.cnt[4:0] is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\users\public\documents\libero\solution - copy\libero_project\hdl\uart_fifo.vhd":85:2:85:3|User-specified initial value defined for instance LVDS_UART_TOP_0.LVDS_UART_1.uart_fifo_0.RD_PTR[3:0] is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\users\public\documents\libero\solution - copy\libero_project\hdl\uart_fifo.vhd":85:2:85:3|User-specified initial value defined for instance LVDS_UART_TOP_0.LVDS_UART_1.uart_fifo_0.WR_PTR[3:0] is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\users\public\documents\libero\solution - copy\libero_project\hdl\uart_fifo.vhd":85:2:85:3|User-specified initial value defined for instance LVDS_UART_TOP_0.LVDS_UART_2.uart_fifo_0.cnt[4:0] is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\users\public\documents\libero\solution - copy\libero_project\hdl\uart_fifo.vhd":85:2:85:3|User-specified initial value defined for instance LVDS_UART_TOP_0.LVDS_UART_2.uart_fifo_0.RD_PTR[3:0] is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\users\public\documents\libero\solution - copy\libero_project\hdl\uart_fifo.vhd":85:2:85:3|User-specified initial value defined for instance LVDS_UART_TOP_0.LVDS_UART_2.uart_fifo_0.WR_PTR[3:0] is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\users\public\documents\libero\solution - copy\libero_project\hdl\uart_fifo.vhd":85:2:85:3|User-specified initial value defined for instance LVDS_UART_TOP_0.LVDS_UART_3.uart_fifo_0.cnt[4:0] is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\users\public\documents\libero\solution - copy\libero_project\hdl\uart_fifo.vhd":85:2:85:3|User-specified initial value defined for instance LVDS_UART_TOP_0.LVDS_UART_3.uart_fifo_0.RD_PTR[3:0] is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\users\public\documents\libero\solution - copy\libero_project\hdl\uart_fifo.vhd":85:2:85:3|User-specified initial value defined for instance LVDS_UART_TOP_0.LVDS_UART_3.uart_fifo_0.WR_PTR[3:0] is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\users\public\documents\libero\solution - copy\libero_project\hdl\uart_fifo.vhd":85:2:85:3|User-specified initial value defined for instance LVDS_UART_TOP_0.LVDS_UART_4.uart_fifo_0.cnt[4:0] is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\users\public\documents\libero\solution - copy\libero_project\hdl\uart_fifo.vhd":85:2:85:3|User-specified initial value defined for instance LVDS_UART_TOP_0.LVDS_UART_4.uart_fifo_0.RD_PTR[3:0] is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\users\public\documents\libero\solution - copy\libero_project\hdl\uart_fifo.vhd":85:2:85:3|User-specified initial value defined for instance LVDS_UART_TOP_0.LVDS_UART_4.uart_fifo_0.WR_PTR[3:0] is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\users\public\documents\libero\solution - copy\libero_project\hdl\uart_fifo.vhd":85:2:85:3|User-specified initial value defined for instance LVDS_UART_TOP_0.LVDS_UART_5.uart_fifo_0.cnt[4:0] is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\users\public\documents\libero\solution - copy\libero_project\hdl\uart_fifo.vhd":85:2:85:3|User-specified initial value defined for instance LVDS_UART_TOP_0.LVDS_UART_5.uart_fifo_0.RD_PTR[3:0] is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\users\public\documents\libero\solution - copy\libero_project\hdl\uart_fifo.vhd":85:2:85:3|User-specified initial value defined for instance LVDS_UART_TOP_0.LVDS_UART_5.uart_fifo_0.WR_PTR[3:0] is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\users\public\documents\libero\solution - copy\libero_project\hdl\uart_fifo.vhd":85:2:85:3|User-specified initial value defined for instance LVDS_UART_TOP_0.LVDS_UART_6.uart_fifo_0.cnt[4:0] is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\users\public\documents\libero\solution - copy\libero_project\hdl\uart_fifo.vhd":85:2:85:3|User-specified initial value defined for instance LVDS_UART_TOP_0.LVDS_UART_6.uart_fifo_0.RD_PTR[3:0] is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\users\public\documents\libero\solution - copy\libero_project\hdl\uart_fifo.vhd":85:2:85:3|User-specified initial value defined for instance LVDS_UART_TOP_0.LVDS_UART_6.uart_fifo_0.WR_PTR[3:0] is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\users\public\documents\libero\solution - copy\libero_project\hdl\uart_fifo.vhd":85:2:85:3|User-specified initial value defined for instance LVDS_UART_TOP_0.LVDS_UART_7.uart_fifo_0.cnt[4:0] is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\users\public\documents\libero\solution - copy\libero_project\hdl\uart_fifo.vhd":85:2:85:3|User-specified initial value defined for instance LVDS_UART_TOP_0.LVDS_UART_7.uart_fifo_0.RD_PTR[3:0] is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\users\public\documents\libero\solution - copy\libero_project\hdl\uart_fifo.vhd":85:2:85:3|User-specified initial value defined for instance LVDS_UART_TOP_0.LVDS_UART_7.uart_fifo_0.WR_PTR[3:0] is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\users\public\documents\libero\solution - copy\libero_project\hdl\uart_fifo.vhd":85:2:85:3|User-specified initial value defined for instance LVDS_UART_TOP_0.LVDS_UART_8.uart_fifo_0.cnt[4:0] is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\users\public\documents\libero\solution - copy\libero_project\hdl\uart_fifo.vhd":85:2:85:3|User-specified initial value defined for instance LVDS_UART_TOP_0.LVDS_UART_8.uart_fifo_0.RD_PTR[3:0] is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\users\public\documents\libero\solution - copy\libero_project\hdl\uart_fifo.vhd":85:2:85:3|User-specified initial value defined for instance LVDS_UART_TOP_0.LVDS_UART_8.uart_fifo_0.WR_PTR[3:0] is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\users\public\documents\libero\solution - copy\libero_project\hdl\uart_fifo.vhd":85:2:85:3|User-specified initial value defined for instance LVDS_UART_TOP_0.LVDS_UART_9.uart_fifo_0.cnt[4:0] is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\users\public\documents\libero\solution - copy\libero_project\hdl\uart_fifo.vhd":85:2:85:3|User-specified initial value defined for instance LVDS_UART_TOP_0.LVDS_UART_9.uart_fifo_0.RD_PTR[3:0] is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\users\public\documents\libero\solution - copy\libero_project\hdl\uart_fifo.vhd":85:2:85:3|User-specified initial value defined for instance LVDS_UART_TOP_0.LVDS_UART_9.uart_fifo_0.WR_PTR[3:0] is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\users\public\documents\libero\solution - copy\libero_project\component\work\reset_syn_0\reset_syn_0_0\core\corereset_pf.v":50:0:50:5|User-specified initial value defined for instance reset_syn_0_0.reset_syn_0_0.dff_1 is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\users\public\documents\libero\solution - copy\libero_project\component\work\reset_syn_0\reset_syn_0_0\core\corereset_pf.v":38:0:38:5|User-specified initial value defined for instance reset_syn_0_0.reset_syn_0_0.dff_0 is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\users\public\documents\libero\solution - copy\libero_project\component\work\reset_syn_1\reset_syn_1_0\core\corereset_pf.v":50:0:50:5|User-specified initial value defined for instance reset_syn_1_0.reset_syn_1_0.dff_1 is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\users\public\documents\libero\solution - copy\libero_project\component\work\reset_syn_1\reset_syn_1_0\core\corereset_pf.v":38:0:38:5|User-specified initial value defined for instance reset_syn_1_0.reset_syn_1_0.dff_0 is being ignored due to limitations in architecture. 
@W: FX107 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreddr_tip\2.0.100\rtl\vlog\core\ram_simple_dp.v":48:0:48:5|RAM DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.LANE_ALIGNMENT.genblk1\[1\]\.FIFO_BLK.ram_simple_dp.mem[63:0] (in view: work.top(rtl)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreddr_tip\2.0.100\rtl\vlog\core\ram_simple_dp.v":48:0:48:5|RAM DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.LANE_ALIGNMENT.genblk1\[0\]\.FIFO_BLK.ram_simple_dp.mem[63:0] (in view: work.top(rtl)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: MO160 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreahblite\5.4.102\rtl\vlog\core\coreahblite_masterstage.v":237:0:237:5|Register bit COREAHBLITE_0_0.COREAHBLITE_0_0.matrix4x16.masterstage_0.SDATASELInt[16] (in view view:work.top(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: BN132 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreddr_tip\2.0.100\rtl\vlog\core\coreddr_tip_int.v":1051:0:1051:5|Removing instance DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.DQSW_DELAY_LINE_DIRECTION[1] because it is equivalent to instance DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.CMD_DELAY_LINE_DIRECTION. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreddr_tip\2.0.100\rtl\vlog\core\coreddr_tip_int.v":1051:0:1051:5|Removing instance DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.DQSW_DELAY_LINE_DIRECTION[0] because it is equivalent to instance DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.CMD_DELAY_LINE_DIRECTION. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: FX107 :"c:\users\public\documents\libero\solution - copy\libero_project\hdl\uart_fifo.vhd":85:2:85:3|RAM uart_fifo_0.fifo_array[7:0] (in view: work.LVDS_UART(rtl)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: BN132 :"c:\users\public\documents\libero\solution - copy\libero_project\component\work\uart_apb_1\uart_apb_1_0\rtl\vhdl\core_obfuscated\rx_async.vhd":214:0:214:1|Removing instance LVDS_UART_TOP_0.LVDS_UART_9.UART_apb_1_0.UART_apb_1_0.CUARTl1il.CUARTI0OL.CUARTIO1I[2] because it is equivalent to instance LVDS_UART_TOP_0.LVDS_UART_9.UART_apb_1_0.UART_apb_1_0.CUARTl1il.CUARTI0OL.CUARTIO1I[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\public\documents\libero\solution - copy\libero_project\component\work\uart_apb\uart_apb_0\rtl\vlog\core\rx_async.v":261:0:261:5|Removing instance UART_apb_0.UART_apb_0.uUART.make_RX.last_bit[2] because it is equivalent to instance UART_apb_0.UART_apb_0.uUART.make_RX.last_bit[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: FX107 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\corespi\5.2.104\rtl\vlog\core\spi_fifo.v":101:0:101:5|RAM fifo_mem_q[8:0] (in view: CORESPI_LIB.spi_fifo_8s_32s_5_1(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\corespi\5.2.104\rtl\vlog\core\spi_fifo.v":101:0:101:5|RAM fifo_mem_q[8:0] (in view: CORESPI_LIB.spi_fifo_8s_32s_5_0(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: MO160 :"c:\users\public\documents\libero\solution - copy\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_synchronizer_shift_reg_w54_d1.v":84:2:84:7|Register bit debug_1.dmInner.dmiXing.MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK.deq_bits_reg.sync_0[45] (in view view:work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO161 :"c:\users\public\documents\libero\solution - copy\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_synchronizer_shift_reg_w54_d1.v":84:2:84:7|Register bit debug_1.dmInner.dmiXing.MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK.deq_bits_reg.sync_0[47] (in view view:work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) is always 1. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\public\documents\libero\solution - copy\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_synchronizer_shift_reg_w54_d1.v":84:2:84:7|Register bit debug_1.dmInner.dmiXing.MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK.deq_bits_reg.sync_0[46] (in view view:work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\public\documents\libero\solution - copy\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_queue_54.v":367:2:367:7|Register bit MIV_RV32IMA_L1_AXI_TLTO_AXI4.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_size\[0\][2] (in view view:work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\public\documents\libero\solution - copy\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_queue_17.v":367:2:367:7|Register bit converter.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_len\[0\][7] (in view view:work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\public\documents\libero\solution - copy\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_queue_17.v":367:2:367:7|Register bit converter.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_len\[0\][6] (in view view:work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\public\documents\libero\solution - copy\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_queue_17.v":367:2:367:7|Register bit converter.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_len\[0\][5] (in view view:work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\public\documents\libero\solution - copy\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_queue_17.v":367:2:367:7|Register bit converter.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_len\[0\][4] (in view view:work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\public\documents\libero\solution - copy\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_queue_17.v":367:2:367:7|Register bit converter.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_size\[0\][2] (in view view:work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\public\documents\libero\solution - copy\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_queue_17.v":367:2:367:7|Register bit converter.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_user\[0\][6] (in view view:work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\public\documents\libero\solution - copy\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_async_queue_source_2.v":280:2:280:7|Register bit debug_1.dmInner.dmiXing.MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE.mem_0_opcode[2] (in view view:work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\public\documents\libero\solution - copy\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_async_queue_source_2.v":280:2:280:7|Register bit debug_1.dmInner.dmiXing.MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE.mem_0_opcode[1] (in view view:work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\public\documents\libero\solution - copy\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_repeater_4.v":200:2:200:7|Register bit MIV_RV32IMA_L1_AXI_TLWIDTH_WIDGET.MIV_RV32IMA_L1_AXI_REPEATER.saved_opcode[2] (in view view:work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\public\documents\libero\solution - copy\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_repeater_4.v":200:2:200:7|Register bit MIV_RV32IMA_L1_AXI_TLWIDTH_WIDGET.MIV_RV32IMA_L1_AXI_REPEATER.saved_opcode[1] (in view view:work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\public\documents\libero\solution - copy\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_queue_28.v":330:2:330:7|Register bit buffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_size.buffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_size_ram1_[13] (in view view:work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\public\documents\libero\solution - copy\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_queue_28.v":330:2:330:7|Register bit buffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_size.buffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_size_ram1_[12] (in view view:work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\public\documents\libero\solution - copy\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_queue_28.v":330:2:330:7|Register bit buffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_size.buffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_size_ram1_[11] (in view view:work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\public\documents\libero\solution - copy\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_queue_28.v":330:2:330:7|Register bit buffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_size.buffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_size_ram1_[10] (in view view:work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\public\documents\libero\solution - copy\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_queue_28.v":330:2:330:7|Register bit buffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_size.buffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_size_ram1_[2] (in view view:work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\public\documents\libero\solution - copy\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_queue_28.v":330:2:330:7|Register bit buffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_size.buffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_size_ram0_[13] (in view view:work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\public\documents\libero\solution - copy\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_queue_28.v":330:2:330:7|Register bit buffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_size.buffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_size_ram0_[12] (in view view:work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\public\documents\libero\solution - copy\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_queue_28.v":330:2:330:7|Register bit buffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_size.buffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_size_ram0_[11] (in view view:work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\public\documents\libero\solution - copy\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_queue_28.v":330:2:330:7|Register bit buffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_size.buffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_size_ram0_[10] (in view view:work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\public\documents\libero\solution - copy\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_queue_28.v":330:2:330:7|Register bit buffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_size.buffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_size_ram0_[2] (in view view:work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\public\documents\libero\solution - copy\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_queue_28.v":330:2:330:7|Register bit MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_size.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_size_ram1_[2] (in view view:work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\public\documents\libero\solution - copy\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_queue_28.v":330:2:330:7|Register bit MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_size.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_size_ram0_[2] (in view view:work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\public\documents\libero\solution - copy\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_queue_28.v":330:2:330:7|Register bit MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE.ram_size.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE.ram_size_ram1_[2] (in view view:work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\public\documents\libero\solution - copy\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_queue_28.v":330:2:330:7|Register bit MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE.ram_size.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE.ram_size_ram0_[2] (in view view:work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\public\documents\libero\solution - copy\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_queue_28.v":330:2:330:7|Register bit buffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_size.buffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_size_ram1_[13] (in view view:work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\public\documents\libero\solution - copy\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_queue_28.v":330:2:330:7|Register bit buffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_size.buffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_size_ram1_[12] (in view view:work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\public\documents\libero\solution - copy\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_queue_28.v":330:2:330:7|Register bit buffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_size.buffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_size_ram1_[11] (in view view:work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\public\documents\libero\solution - copy\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_queue_28.v":330:2:330:7|Register bit buffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_size.buffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_size_ram1_[10] (in view view:work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\public\documents\libero\solution - copy\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_queue_28.v":330:2:330:7|Register bit buffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_size.buffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_size_ram1_[2] (in view view:work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\public\documents\libero\solution - copy\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_queue_28.v":330:2:330:7|Register bit buffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_size.buffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_size_ram0_[13] (in view view:work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\public\documents\libero\solution - copy\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_queue_28.v":330:2:330:7|Register bit buffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_size.buffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_size_ram0_[12] (in view view:work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\public\documents\libero\solution - copy\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_queue_28.v":330:2:330:7|Register bit buffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_size.buffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_size_ram0_[11] (in view view:work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\public\documents\libero\solution - copy\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_queue_28.v":330:2:330:7|Register bit buffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_size.buffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_size_ram0_[10] (in view view:work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\public\documents\libero\solution - copy\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_queue_28.v":330:2:330:7|Register bit buffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_size.buffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_size_ram0_[2] (in view view:work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: BN132 :"c:\users\public\documents\libero\solution - copy\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_queue_54.v":367:2:367:7|Removing instance MiV_AXI_0.MiV_AXI_0.ChiselTop0.MIV_RV32IMA_L1_AXI_TLTO_AXI4.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_user[0][6] because it is equivalent to instance MiV_AXI_0.MiV_AXI_0.ChiselTop0.MIV_RV32IMA_L1_AXI_TLTO_AXI4.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_len[0][4]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\public\documents\libero\solution - copy\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_queue_17.v":367:2:367:7|Removing instance MiV_AXI_0.MiV_AXI_0.ChiselTop0.converter.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_user[0][5] because it is equivalent to instance MiV_AXI_0.MiV_AXI_0.ChiselTop0.converter.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_len[0][0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: MO160 :"c:\users\public\documents\libero\solution - copy\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_repeater.v":198:2:198:7|Register bit SystemBus_slave_TLWidthWidget.MIV_RV32IMA_L1_AXI_REPEATER.saved_opcode[2] (in view view:work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_SYSTEM_BUS_SBUS(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\public\documents\libero\solution - copy\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_repeater.v":198:2:198:7|Register bit SystemBus_slave_TLWidthWidget.MIV_RV32IMA_L1_AXI_REPEATER.saved_opcode[1] (in view view:work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_SYSTEM_BUS_SBUS(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\public\documents\libero\solution - copy\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_queue.v":286:2:286:7|Register bit SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_source.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_source_ram1_[5] (in view view:work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_SYSTEM_BUS_SBUS(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\public\documents\libero\solution - copy\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_queue.v":286:2:286:7|Register bit SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_source.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_source_ram1_[4] (in view view:work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_SYSTEM_BUS_SBUS(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\public\documents\libero\solution - copy\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_queue.v":286:2:286:7|Register bit SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_source.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_source_ram0_[5] (in view view:work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_SYSTEM_BUS_SBUS(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\public\documents\libero\solution - copy\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_queue.v":286:2:286:7|Register bit SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_source.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_source_ram0_[4] (in view view:work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_SYSTEM_BUS_SBUS(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\public\documents\libero\solution - copy\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_queue.v":286:2:286:7|Register bit PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_error_0.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_error_ram1_[0] (in view view:work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_PERIPHERY_BUS_PBUS(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\public\documents\libero\solution - copy\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_queue.v":286:2:286:7|Register bit PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_error_0.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_error_ram0_[0] (in view view:work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_PERIPHERY_BUS_PBUS(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\public\documents\libero\solution - copy\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_queue.v":286:2:286:7|Register bit PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_source.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_source_ram1_[8] (in view view:work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_PERIPHERY_BUS_PBUS(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\public\documents\libero\solution - copy\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_queue.v":286:2:286:7|Register bit PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_source.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_source_ram1_[7] (in view view:work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_PERIPHERY_BUS_PBUS(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\public\documents\libero\solution - copy\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_queue.v":286:2:286:7|Register bit PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_source.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_source_ram0_[8] (in view view:work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_PERIPHERY_BUS_PBUS(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\public\documents\libero\solution - copy\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_queue.v":286:2:286:7|Register bit PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_source.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_source_ram0_[7] (in view view:work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_PERIPHERY_BUS_PBUS(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\public\documents\libero\solution - copy\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_synchronizer_shift_reg_w42_d1.v":84:2:84:7|Register bit dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK.deq_bits_reg.sync_0[33] (in view view:work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLDEBUG_MODULE_OUTER_ASYNC_DM_OUTER(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\public\documents\libero\solution - copy\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_synchronizer_shift_reg_w42_d1.v":84:2:84:7|Register bit dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK.deq_bits_reg.sync_0[0] (in view view:work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLDEBUG_MODULE_OUTER_ASYNC_DM_OUTER(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\public\documents\libero\solution - copy\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_async_queue_source.v":280:2:280:7|Register bit dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE.mem_0_address[1] (in view view:work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLDEBUG_MODULE_OUTER_ASYNC_DM_OUTER(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\public\documents\libero\solution - copy\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_async_queue_source.v":280:2:280:7|Register bit dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE.mem_0_address[0] (in view view:work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLDEBUG_MODULE_OUTER_ASYNC_DM_OUTER(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\public\documents\libero\solution - copy\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_async_queue_source.v":280:2:280:7|Register bit dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE.mem_0_opcode[1] (in view view:work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLDEBUG_MODULE_OUTER_ASYNC_DM_OUTER(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: BN132 :"c:\users\public\documents\libero\solution - copy\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_async_queue_source.v":280:2:280:7|Removing instance MiV_AXI_0.MiV_AXI_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE.mem_0_mask[3] because it is equivalent to instance MiV_AXI_0.MiV_AXI_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE.mem_0_mask[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\public\documents\libero\solution - copy\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_async_queue_source.v":280:2:280:7|Removing instance MiV_AXI_0.MiV_AXI_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE.mem_0_mask[2] because it is equivalent to instance MiV_AXI_0.MiV_AXI_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE.mem_0_mask[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\public\documents\libero\solution - copy\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_async_queue_source.v":280:2:280:7|Removing instance MiV_AXI_0.MiV_AXI_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE.mem_0_mask[1] because it is equivalent to instance MiV_AXI_0.MiV_AXI_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE.mem_0_mask[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: MO160 :"c:\users\public\documents\libero\solution - copy\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_async_reset_reg.v":72:3:72:8|Register bit DMCONTROL.reg_2.q (in view view:work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLDEBUG_MODULE_OUTER_DM_OUTER(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\public\documents\libero\solution - copy\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_async_reset_reg.v":72:3:72:8|Register bit DMCONTROL.reg_3.q (in view view:work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLDEBUG_MODULE_OUTER_DM_OUTER(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\public\documents\libero\solution - copy\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_async_reset_reg.v":72:3:72:8|Register bit DMCONTROL.reg_4.q (in view view:work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLDEBUG_MODULE_OUTER_DM_OUTER(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\public\documents\libero\solution - copy\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_async_reset_reg.v":72:3:72:8|Register bit DMCONTROL.reg_5.q (in view view:work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLDEBUG_MODULE_OUTER_DM_OUTER(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\public\documents\libero\solution - copy\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_async_reset_reg.v":72:3:72:8|Register bit DMCONTROL.reg_6.q (in view view:work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLDEBUG_MODULE_OUTER_DM_OUTER(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\public\documents\libero\solution - copy\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_async_reset_reg.v":72:3:72:8|Register bit DMCONTROL.reg_7.q (in view view:work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLDEBUG_MODULE_OUTER_DM_OUTER(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\public\documents\libero\solution - copy\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_async_reset_reg.v":72:3:72:8|Register bit DMCONTROL.reg_8.q (in view view:work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLDEBUG_MODULE_OUTER_DM_OUTER(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\public\documents\libero\solution - copy\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_async_reset_reg.v":72:3:72:8|Register bit DMCONTROL.reg_9.q (in view view:work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLDEBUG_MODULE_OUTER_DM_OUTER(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\public\documents\libero\solution - copy\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_async_reset_reg.v":72:3:72:8|Register bit DMCONTROL.reg_10.q (in view view:work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLDEBUG_MODULE_OUTER_DM_OUTER(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\public\documents\libero\solution - copy\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_async_reset_reg.v":72:3:72:8|Register bit DMCONTROL.reg_11.q (in view view:work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLDEBUG_MODULE_OUTER_DM_OUTER(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\public\documents\libero\solution - copy\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_async_reset_reg.v":72:3:72:8|Register bit DMCONTROL.reg_12.q (in view view:work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLDEBUG_MODULE_OUTER_DM_OUTER(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\public\documents\libero\solution - copy\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_async_reset_reg.v":72:3:72:8|Register bit DMCONTROL.reg_13.q (in view view:work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLDEBUG_MODULE_OUTER_DM_OUTER(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\public\documents\libero\solution - copy\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_async_reset_reg.v":72:3:72:8|Register bit DMCONTROL.reg_14.q (in view view:work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLDEBUG_MODULE_OUTER_DM_OUTER(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\public\documents\libero\solution - copy\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_async_reset_reg.v":72:3:72:8|Register bit DMCONTROL.reg_15.q (in view view:work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLDEBUG_MODULE_OUTER_DM_OUTER(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\public\documents\libero\solution - copy\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_queue_11.v":286:2:286:7|Register bit SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_source.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_source_ram1_[11] (in view view:work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ROCKET_TILE_TILE(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\public\documents\libero\solution - copy\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_queue_11.v":286:2:286:7|Register bit SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_source.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_source_ram0_[11] (in view view:work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ROCKET_TILE_TILE(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: FX107 :"c:\users\public\documents\libero\solution - copy\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_data_arrays_0_ext.v":91:2:91:7|RAM data.MIV_RV32IMA_L1_AXI_DATA_ARRAYS_0.MIV_RV32IMA_L1_AXI_DATA_ARRAYS_0_EXT.ram_3[7:0] (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_DCACHE_DCACHE(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"c:\users\public\documents\libero\solution - copy\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_data_arrays_0_ext.v":91:2:91:7|RAM data.MIV_RV32IMA_L1_AXI_DATA_ARRAYS_0.MIV_RV32IMA_L1_AXI_DATA_ARRAYS_0_EXT.ram_2[7:0] (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_DCACHE_DCACHE(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"c:\users\public\documents\libero\solution - copy\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_data_arrays_0_ext.v":91:2:91:7|RAM data.MIV_RV32IMA_L1_AXI_DATA_ARRAYS_0.MIV_RV32IMA_L1_AXI_DATA_ARRAYS_0_EXT.ram_1[7:0] (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_DCACHE_DCACHE(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"c:\users\public\documents\libero\solution - copy\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_data_arrays_0_ext.v":91:2:91:7|RAM data.MIV_RV32IMA_L1_AXI_DATA_ARRAYS_0.MIV_RV32IMA_L1_AXI_DATA_ARRAYS_0_EXT.ram[7:0] (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_DCACHE_DCACHE(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"c:\users\public\documents\libero\solution - copy\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_tag_array_ext.v":90:2:90:7|RAM MIV_RV32IMA_L1_AXI_TAG_ARRAY.MIV_RV32IMA_L1_AXI_TAG_ARRAY_EXT.ram[20:0] (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_DCACHE_DCACHE(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: MO160 :"c:\users\public\documents\libero\solution - copy\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_dcache_dcache.v":2861:2:2861:7|Register bit s1_req_cmd[4] (in view view:work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_DCACHE_DCACHE(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\public\documents\libero\solution - copy\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_dcache_dcache.v":2861:2:2861:7|Register bit s1_req_tag[0] (in view view:work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_DCACHE_DCACHE(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\public\documents\libero\solution - copy\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_dcache_dcache.v":2861:2:2861:7|Register bit pstore1_cmd[4] (in view view:work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_DCACHE_DCACHE(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: FX107 :"c:\users\public\documents\libero\solution - copy\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_data_arrays_0_0_ext.v":91:2:91:7|RAM MIV_RV32IMA_L1_AXI_DATA_ARRAYS_0.MIV_RV32IMA_L1_AXI_DATA_ARRAYS_0_0_EXT.ram[31:0] (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ICACHE_ICACHE(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"c:\users\public\documents\libero\solution - copy\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_tag_array_0_ext.v":91:2:91:7|RAM MIV_RV32IMA_L1_AXI_TAG_ARRAY.MIV_RV32IMA_L1_AXI_TAG_ARRAY_0_EXT.ram[19:0] (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ICACHE_ICACHE(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: MO160 :"c:\users\public\documents\libero\solution - copy\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_shift_queue.v":563:2:563:7|Register bit elts_4_pc[1] (in view view:work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_SHIFT_QUEUE(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\public\documents\libero\solution - copy\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_shift_queue.v":563:2:563:7|Register bit elts_4_pc[0] (in view view:work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_SHIFT_QUEUE(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\public\documents\libero\solution - copy\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_shift_queue.v":563:2:563:7|Register bit elts_3_pc[1] (in view view:work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_SHIFT_QUEUE(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\public\documents\libero\solution - copy\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_shift_queue.v":563:2:563:7|Register bit elts_3_pc[0] (in view view:work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_SHIFT_QUEUE(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\public\documents\libero\solution - copy\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_shift_queue.v":563:2:563:7|Register bit elts_2_pc[1] (in view view:work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_SHIFT_QUEUE(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\public\documents\libero\solution - copy\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_shift_queue.v":563:2:563:7|Register bit elts_2_pc[0] (in view view:work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_SHIFT_QUEUE(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\public\documents\libero\solution - copy\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_shift_queue.v":563:2:563:7|Register bit elts_1_pc[1] (in view view:work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_SHIFT_QUEUE(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\public\documents\libero\solution - copy\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_shift_queue.v":563:2:563:7|Register bit elts_1_pc[0] (in view view:work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_SHIFT_QUEUE(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\public\documents\libero\solution - copy\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_shift_queue.v":563:2:563:7|Register bit elts_0_pc[1] (in view view:work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_SHIFT_QUEUE(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\public\documents\libero\solution - copy\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_shift_queue.v":563:2:563:7|Register bit elts_0_pc[0] (in view view:work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_SHIFT_QUEUE(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: FX107 :"c:\users\public\documents\libero\solution - copy\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_rocket.v":2833:2:2833:7|RAM _T_1151_1[31:0] (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ROCKET(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"c:\users\public\documents\libero\solution - copy\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_rocket.v":2833:2:2833:7|RAM _T_1151[31:0] (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ROCKET(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: MO160 :"c:\users\public\documents\libero\solution - copy\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_rocket.v":2833:2:2833:7|Register bit ex_cause[30] (in view view:work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\public\documents\libero\solution - copy\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_rocket.v":2833:2:2833:7|Register bit ex_cause[29] (in view view:work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\public\documents\libero\solution - copy\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_rocket.v":2833:2:2833:7|Register bit ex_cause[28] (in view view:work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\public\documents\libero\solution - copy\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_rocket.v":2833:2:2833:7|Register bit ex_cause[27] (in view view:work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\public\documents\libero\solution - copy\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_rocket.v":2833:2:2833:7|Register bit ex_cause[26] (in view view:work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\public\documents\libero\solution - copy\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_rocket.v":2833:2:2833:7|Register bit ex_cause[25] (in view view:work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\public\documents\libero\solution - copy\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_rocket.v":2833:2:2833:7|Register bit ex_cause[24] (in view view:work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\public\documents\libero\solution - copy\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_rocket.v":2833:2:2833:7|Register bit ex_cause[23] (in view view:work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\public\documents\libero\solution - copy\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_rocket.v":2833:2:2833:7|Register bit ex_cause[22] (in view view:work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\public\documents\libero\solution - copy\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_rocket.v":2833:2:2833:7|Register bit ex_cause[21] (in view view:work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\public\documents\libero\solution - copy\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_rocket.v":2833:2:2833:7|Register bit ex_cause[20] (in view view:work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\public\documents\libero\solution - copy\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_rocket.v":2833:2:2833:7|Register bit ex_cause[19] (in view view:work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\public\documents\libero\solution - copy\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_rocket.v":2833:2:2833:7|Register bit ex_cause[18] (in view view:work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\public\documents\libero\solution - copy\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_rocket.v":2833:2:2833:7|Register bit ex_cause[17] (in view view:work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\public\documents\libero\solution - copy\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_rocket.v":2833:2:2833:7|Register bit ex_cause[16] (in view view:work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\public\documents\libero\solution - copy\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_rocket.v":2833:2:2833:7|Register bit ex_cause[15] (in view view:work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\public\documents\libero\solution - copy\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_rocket.v":2833:2:2833:7|Register bit ex_cause[14] (in view view:work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\public\documents\libero\solution - copy\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_rocket.v":2833:2:2833:7|Register bit ex_cause[13] (in view view:work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\public\documents\libero\solution - copy\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_rocket.v":2833:2:2833:7|Register bit ex_cause[12] (in view view:work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\public\documents\libero\solution - copy\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_rocket.v":2833:2:2833:7|Register bit ex_cause[11] (in view view:work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\public\documents\libero\solution - copy\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_rocket.v":2833:2:2833:7|Register bit ex_cause[10] (in view view:work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\public\documents\libero\solution - copy\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_rocket.v":2833:2:2833:7|Register bit ex_cause[9] (in view view:work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\public\documents\libero\solution - copy\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_rocket.v":2833:2:2833:7|Register bit ex_cause[8] (in view view:work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\public\documents\libero\solution - copy\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_rocket.v":2833:2:2833:7|Register bit ex_cause[7] (in view view:work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\public\documents\libero\solution - copy\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_rocket.v":2833:2:2833:7|Register bit ex_cause[6] (in view view:work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\public\documents\libero\solution - copy\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_rocket.v":2833:2:2833:7|Register bit ex_cause[5] (in view view:work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\public\documents\libero\solution - copy\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_rocket.v":2833:2:2833:7|Register bit ex_cause[4] (in view view:work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: BN132 :"c:\users\public\documents\libero\solution - copy\libero_project\component\work\lsram\coreaxi4sram_0\rtl\vlog\core\coreaxi4sram_mainctrl.v":730:3:730:8|Removing sequential instance LSRAM_0.COREAXI4SRAM_0.U_LSRAM_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL.raddrchset_mc because it is equivalent to instance LSRAM_0.COREAXI4SRAM_0.U_LSRAM_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL.rd_curr_state[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\public\documents\libero\solution - copy\libero_project\component\work\lsram\coreaxi4sram_0\rtl\vlog\core\coreaxi4sram_mainctrl.v":687:3:687:8|Removing sequential instance LSRAM_0.COREAXI4SRAM_0.U_LSRAM_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL.waddrchset_mc because it is equivalent to instance LSRAM_0.COREAXI4SRAM_0.U_LSRAM_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL.wr_curr_state[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: FX107 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreddr_tip\2.0.100\rtl\vlog\core\trn_cmdaddr.v":696:0:696:5|RAM outdly[7:0] (in view: work.trn_cmd_addr(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreddr_tip\2.0.100\rtl\vlog\core\trn_cmdaddr.v":696:0:696:5|RAM indly[7:0] (in view: work.trn_cmd_addr(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: BN132 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreddr_tip\2.0.100\rtl\vlog\core\gate_training.v":1403:3:1403:8|Removing sequential instance DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.RDLVL.RDLVL_SMS.genblk1[1].RDLVL_TRAIN.gate_training.dfi_rdlvl_resp because it is equivalent to instance DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.RDLVL.RDLVL_SMS.genblk1[1].RDLVL_TRAIN.gate_training.visual_gate_training_current[19]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: MO160 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreddr_tip\2.0.100\rtl\vlog\core\apb_iog_ctrl_sm.v":270:3:270:8|Register bit csr_reg[1] (in view view:work.APB_IOG_CTRL_SM(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreddr_tip\2.0.100\rtl\vlog\core\apb_iog_ctrl_sm.v":270:3:270:8|Register bit csr_reg[0] (in view view:work.APB_IOG_CTRL_SM(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO129 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreddr_tip\2.0.100\rtl\vlog\core\apb_iog_ctrl_sm.v":234:3:234:8|Sequential instance DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.IOG_IF.APB_IOG_CTRL_SM.visual_APB_IOG_CONTROLLER_current[2] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreddr_tip\2.0.100\rtl\vlog\core\apb_iog_ctrl_sm.v":390:3:390:8|Sequential instance DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.IOG_IF.APB_IOG_CTRL_SM.load_out[0] is reduced to a combinational gate by constant propagation.
@W: MO160 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreddr_tip\2.0.100\rtl\vlog\core\apb_iog_ctrl_sm.v":234:3:234:8|Register bit apb_iog_on (in view view:work.APB_IOG_CTRL_SM(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: BN132 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreddr_tip\2.0.100\rtl\vlog\core\apb_iog_ctrl_sm.v":234:3:234:8|Removing instance DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.IOG_IF.APB_IOG_CTRL_SM.move because it is equivalent to instance DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.IOG_IF.APB_IOG_CTRL_SM.visual_APB_IOG_CONTROLLER_current[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: MO160 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreddr_tip\2.0.100\rtl\vlog\core\trn_complete.v":236:3:236:8|Register bit visual_trn_compl_current[0] (in view view:work.TRN_COMPLETE_Z64_layer1(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: BN132 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreddr_tip\2.0.100\rtl\vlog\core\trn_complete.v":236:3:236:8|Removing sequential instance DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.TRN_COMPLETE.do_train_vref because it is equivalent to instance DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.TRN_COMPLETE.visual_trn_compl_current[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: MO129 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreddr_tip\2.0.100\rtl\vlog\core\ddr4_vref.v":179:0:179:5|Sequential instance DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.ddr4_vref_trainer.current_state[2] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreddr_tip\2.0.100\rtl\vlog\core\ddr4_vref.v":179:0:179:5|Sequential instance DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.ddr4_vref_trainer.current_state[4] is reduced to a combinational gate by constant propagation.
@W: BN132 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vlog\core\coreahbtoapb3_ahbtoapbsm.v":265:4:265:9|Removing sequential instance COREAHBTOAPB3_0_0.COREAHBTOAPB3_0_0.U_AhbToApbSM.PWRITE because it is equivalent to instance COREAHBTOAPB3_0_0.COREAHBTOAPB3_0_0.U_AhbToApbSM.ahbToApbSMState[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: MO160 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreahblite\5.4.102\rtl\vlog\core\coreahblite_slavearbiter.v":449:4:449:9|Register bit arbRegSMCurrentState[12] (in view view:COREAHBLITE_LIB.COREAHBLITE_SLAVEARBITER_Z73_layer1_1(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreahblite\5.4.102\rtl\vlog\core\coreahblite_slavearbiter.v":449:4:449:9|Register bit arbRegSMCurrentState[8] (in view view:COREAHBLITE_LIB.COREAHBLITE_SLAVEARBITER_Z73_layer1_1(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreahblite\5.4.102\rtl\vlog\core\coreahblite_slavearbiter.v":449:4:449:9|Register bit arbRegSMCurrentState[4] (in view view:COREAHBLITE_LIB.COREAHBLITE_SLAVEARBITER_Z73_layer1_1(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: FX107 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxitoahbl\3.4.100\rtl\vlog\core\coreaxitoahbl_ram_syncwrasyncrd.v":77:0:77:5|RAM U_rdFIFORAM.mem[63:0] (in view: COREAXITOAHBL_LIB.CORAXITOAHBL_0_CORAXITOAHBL_0_0_COREAXITOAHBL_4s_0s_0s_0s_0s_0s_64s_2s_8s(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxitoahbl\3.4.100\rtl\vlog\core\coreaxitoahbl_ram_syncwrasyncrd.v":77:0:77:5|RAM U_wrFIFORAM.mem[63:0] (in view: COREAXITOAHBL_LIB.CORAXITOAHBL_0_CORAXITOAHBL_0_0_COREAXITOAHBL_4s_0s_0s_0s_0s_0s_64s_2s_8s(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: MO160 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxitoahbl\3.4.100\rtl\vlog\core\coreaxitoahbl_ahbmasterctrl.v":290:0:290:5|Register bit HSIZEInt[2] (in view view:COREAXITOAHBL_LIB.COREAXITOAHBL_AHBMasterCtrl_Z76_layer1(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Register bit AXI4_Interconnect_0.MstConvertor_loop\[1\]\.mstrconv.rgsl.genblk1\.awrs.holdDat[66] (in view view:work.AXI4_Interconnect(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Register bit AXI4_Interconnect_0.MstConvertor_loop\[1\]\.mstrconv.rgsl.genblk1\.awrs.holdDat[62] (in view view:work.AXI4_Interconnect(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Register bit AXI4_Interconnect_0.MstConvertor_loop\[1\]\.mstrconv.rgsl.genblk1\.awrs.holdDat[19] (in view view:work.AXI4_Interconnect(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Register bit AXI4_Interconnect_0.MstConvertor_loop\[1\]\.mstrconv.rgsl.genblk1\.awrs.holdDat[17] (in view view:work.AXI4_Interconnect(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Register bit AXI4_Interconnect_0.MstConvertor_loop\[1\]\.mstrconv.rgsl.genblk1\.awrs.holdDat[16] (in view view:work.AXI4_Interconnect(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Register bit AXI4_Interconnect_0.MstConvertor_loop\[1\]\.mstrconv.rgsl.genblk1\.awrs.holdDat[15] (in view view:work.AXI4_Interconnect(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Register bit AXI4_Interconnect_0.MstConvertor_loop\[1\]\.mstrconv.rgsl.genblk1\.awrs.holdDat[14] (in view view:work.AXI4_Interconnect(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Register bit AXI4_Interconnect_0.MstConvertor_loop\[1\]\.mstrconv.rgsl.genblk1\.awrs.holdDat[13] (in view view:work.AXI4_Interconnect(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Register bit AXI4_Interconnect_0.MstConvertor_loop\[1\]\.mstrconv.rgsl.genblk1\.awrs.holdDat[12] (in view view:work.AXI4_Interconnect(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Register bit AXI4_Interconnect_0.MstConvertor_loop\[1\]\.mstrconv.rgsl.genblk1\.awrs.holdDat[11] (in view view:work.AXI4_Interconnect(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Register bit AXI4_Interconnect_0.MstConvertor_loop\[1\]\.mstrconv.rgsl.genblk1\.awrs.holdDat[10] (in view view:work.AXI4_Interconnect(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Register bit AXI4_Interconnect_0.MstConvertor_loop\[1\]\.mstrconv.rgsl.genblk1\.awrs.holdDat[4] (in view view:work.AXI4_Interconnect(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Register bit AXI4_Interconnect_0.MstConvertor_loop\[1\]\.mstrconv.rgsl.genblk1\.awrs.holdDat[3] (in view view:work.AXI4_Interconnect(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Register bit AXI4_Interconnect_0.MstConvertor_loop\[1\]\.mstrconv.rgsl.genblk1\.awrs.holdDat[2] (in view view:work.AXI4_Interconnect(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Register bit AXI4_Interconnect_0.MstConvertor_loop\[1\]\.mstrconv.rgsl.genblk1\.awrs.holdDat[1] (in view view:work.AXI4_Interconnect(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Register bit AXI4_Interconnect_0.MstConvertor_loop\[1\]\.mstrconv.rgsl.genblk1\.awrs.holdDat[0] (in view view:work.AXI4_Interconnect(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Register bit AXI4_Interconnect_0.MstConvertor_loop\[1\]\.mstrconv.rgsl.genblk2\.arrs.holdDat[66] (in view view:work.AXI4_Interconnect(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Register bit AXI4_Interconnect_0.MstConvertor_loop\[1\]\.mstrconv.rgsl.genblk2\.arrs.holdDat[62] (in view view:work.AXI4_Interconnect(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Register bit AXI4_Interconnect_0.MstConvertor_loop\[1\]\.mstrconv.rgsl.genblk2\.arrs.holdDat[19] (in view view:work.AXI4_Interconnect(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Register bit AXI4_Interconnect_0.MstConvertor_loop\[1\]\.mstrconv.rgsl.genblk2\.arrs.holdDat[17] (in view view:work.AXI4_Interconnect(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Register bit AXI4_Interconnect_0.MstConvertor_loop\[1\]\.mstrconv.rgsl.genblk2\.arrs.holdDat[16] (in view view:work.AXI4_Interconnect(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Register bit AXI4_Interconnect_0.MstConvertor_loop\[1\]\.mstrconv.rgsl.genblk2\.arrs.holdDat[15] (in view view:work.AXI4_Interconnect(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Register bit AXI4_Interconnect_0.MstConvertor_loop\[1\]\.mstrconv.rgsl.genblk2\.arrs.holdDat[14] (in view view:work.AXI4_Interconnect(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Register bit AXI4_Interconnect_0.MstConvertor_loop\[1\]\.mstrconv.rgsl.genblk2\.arrs.holdDat[13] (in view view:work.AXI4_Interconnect(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Register bit AXI4_Interconnect_0.MstConvertor_loop\[1\]\.mstrconv.rgsl.genblk2\.arrs.holdDat[12] (in view view:work.AXI4_Interconnect(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Register bit AXI4_Interconnect_0.MstConvertor_loop\[1\]\.mstrconv.rgsl.genblk2\.arrs.holdDat[11] (in view view:work.AXI4_Interconnect(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Register bit AXI4_Interconnect_0.MstConvertor_loop\[1\]\.mstrconv.rgsl.genblk2\.arrs.holdDat[10] (in view view:work.AXI4_Interconnect(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Register bit AXI4_Interconnect_0.MstConvertor_loop\[1\]\.mstrconv.rgsl.genblk2\.arrs.holdDat[4] (in view view:work.AXI4_Interconnect(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Register bit AXI4_Interconnect_0.MstConvertor_loop\[1\]\.mstrconv.rgsl.genblk2\.arrs.holdDat[3] (in view view:work.AXI4_Interconnect(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Register bit AXI4_Interconnect_0.MstConvertor_loop\[1\]\.mstrconv.rgsl.genblk2\.arrs.holdDat[2] (in view view:work.AXI4_Interconnect(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Register bit AXI4_Interconnect_0.MstConvertor_loop\[1\]\.mstrconv.rgsl.genblk2\.arrs.holdDat[1] (in view view:work.AXI4_Interconnect(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Register bit AXI4_Interconnect_0.MstConvertor_loop\[1\]\.mstrconv.rgsl.genblk2\.arrs.holdDat[0] (in view view:work.AXI4_Interconnect(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Register bit AXI4_Interconnect_0.MstConvertor_loop\[1\]\.mstrconv.rgsl.genblk4\.wrs.holdDat[77] (in view view:work.AXI4_Interconnect(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Register bit AXI4_Interconnect_0.MstConvertor_loop\[1\]\.mstrconv.rgsl.genblk4\.wrs.holdDat[76] (in view view:work.AXI4_Interconnect(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Register bit AXI4_Interconnect_0.MstConvertor_loop\[1\]\.mstrconv.rgsl.genblk4\.wrs.holdDat[75] (in view view:work.AXI4_Interconnect(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Register bit AXI4_Interconnect_0.MstConvertor_loop\[1\]\.mstrconv.rgsl.genblk4\.wrs.holdDat[74] (in view view:work.AXI4_Interconnect(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Register bit AXI4_Interconnect_0.MstConvertor_loop\[1\]\.mstrconv.rgsl.genblk4\.wrs.holdDat[0] (in view view:work.AXI4_Interconnect(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Register bit AXI4_Interconnect_0.MstConvertor_loop\[0\]\.mstrconv.rgsl.genblk1\.awrs.holdDat[66] (in view view:work.AXI4_Interconnect(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Register bit AXI4_Interconnect_0.MstConvertor_loop\[0\]\.mstrconv.rgsl.genblk1\.awrs.holdDat[19] (in view view:work.AXI4_Interconnect(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Register bit AXI4_Interconnect_0.MstConvertor_loop\[0\]\.mstrconv.rgsl.genblk1\.awrs.holdDat[17] (in view view:work.AXI4_Interconnect(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Register bit AXI4_Interconnect_0.MstConvertor_loop\[0\]\.mstrconv.rgsl.genblk1\.awrs.holdDat[16] (in view view:work.AXI4_Interconnect(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Register bit AXI4_Interconnect_0.MstConvertor_loop\[0\]\.mstrconv.rgsl.genblk1\.awrs.holdDat[15] (in view view:work.AXI4_Interconnect(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Register bit AXI4_Interconnect_0.MstConvertor_loop\[0\]\.mstrconv.rgsl.genblk1\.awrs.holdDat[14] (in view view:work.AXI4_Interconnect(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Register bit AXI4_Interconnect_0.MstConvertor_loop\[0\]\.mstrconv.rgsl.genblk1\.awrs.holdDat[13] (in view view:work.AXI4_Interconnect(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Register bit AXI4_Interconnect_0.MstConvertor_loop\[0\]\.mstrconv.rgsl.genblk1\.awrs.holdDat[12] (in view view:work.AXI4_Interconnect(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Register bit AXI4_Interconnect_0.MstConvertor_loop\[0\]\.mstrconv.rgsl.genblk1\.awrs.holdDat[11] (in view view:work.AXI4_Interconnect(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Register bit AXI4_Interconnect_0.MstConvertor_loop\[0\]\.mstrconv.rgsl.genblk1\.awrs.holdDat[10] (in view view:work.AXI4_Interconnect(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Register bit AXI4_Interconnect_0.MstConvertor_loop\[0\]\.mstrconv.rgsl.genblk1\.awrs.holdDat[4] (in view view:work.AXI4_Interconnect(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Register bit AXI4_Interconnect_0.MstConvertor_loop\[0\]\.mstrconv.rgsl.genblk1\.awrs.holdDat[3] (in view view:work.AXI4_Interconnect(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Register bit AXI4_Interconnect_0.MstConvertor_loop\[0\]\.mstrconv.rgsl.genblk1\.awrs.holdDat[2] (in view view:work.AXI4_Interconnect(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Register bit AXI4_Interconnect_0.MstConvertor_loop\[0\]\.mstrconv.rgsl.genblk1\.awrs.holdDat[1] (in view view:work.AXI4_Interconnect(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Register bit AXI4_Interconnect_0.MstConvertor_loop\[0\]\.mstrconv.rgsl.genblk1\.awrs.holdDat[0] (in view view:work.AXI4_Interconnect(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Register bit AXI4_Interconnect_0.MstConvertor_loop\[0\]\.mstrconv.rgsl.genblk2\.arrs.holdDat[66] (in view view:work.AXI4_Interconnect(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Register bit AXI4_Interconnect_0.MstConvertor_loop\[0\]\.mstrconv.rgsl.genblk2\.arrs.holdDat[19] (in view view:work.AXI4_Interconnect(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Register bit AXI4_Interconnect_0.MstConvertor_loop\[0\]\.mstrconv.rgsl.genblk2\.arrs.holdDat[17] (in view view:work.AXI4_Interconnect(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Register bit AXI4_Interconnect_0.MstConvertor_loop\[0\]\.mstrconv.rgsl.genblk2\.arrs.holdDat[16] (in view view:work.AXI4_Interconnect(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Register bit AXI4_Interconnect_0.MstConvertor_loop\[0\]\.mstrconv.rgsl.genblk2\.arrs.holdDat[15] (in view view:work.AXI4_Interconnect(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Register bit AXI4_Interconnect_0.MstConvertor_loop\[0\]\.mstrconv.rgsl.genblk2\.arrs.holdDat[14] (in view view:work.AXI4_Interconnect(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Register bit AXI4_Interconnect_0.MstConvertor_loop\[0\]\.mstrconv.rgsl.genblk2\.arrs.holdDat[13] (in view view:work.AXI4_Interconnect(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Register bit AXI4_Interconnect_0.MstConvertor_loop\[0\]\.mstrconv.rgsl.genblk2\.arrs.holdDat[12] (in view view:work.AXI4_Interconnect(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Register bit AXI4_Interconnect_0.MstConvertor_loop\[0\]\.mstrconv.rgsl.genblk2\.arrs.holdDat[11] (in view view:work.AXI4_Interconnect(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Register bit AXI4_Interconnect_0.MstConvertor_loop\[0\]\.mstrconv.rgsl.genblk2\.arrs.holdDat[10] (in view view:work.AXI4_Interconnect(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Register bit AXI4_Interconnect_0.MstConvertor_loop\[0\]\.mstrconv.rgsl.genblk2\.arrs.holdDat[4] (in view view:work.AXI4_Interconnect(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Register bit AXI4_Interconnect_0.MstConvertor_loop\[0\]\.mstrconv.rgsl.genblk2\.arrs.holdDat[3] (in view view:work.AXI4_Interconnect(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Register bit AXI4_Interconnect_0.MstConvertor_loop\[0\]\.mstrconv.rgsl.genblk2\.arrs.holdDat[2] (in view view:work.AXI4_Interconnect(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Register bit AXI4_Interconnect_0.MstConvertor_loop\[0\]\.mstrconv.rgsl.genblk2\.arrs.holdDat[1] (in view view:work.AXI4_Interconnect(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Register bit AXI4_Interconnect_0.MstConvertor_loop\[0\]\.mstrconv.rgsl.genblk2\.arrs.holdDat[0] (in view view:work.AXI4_Interconnect(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Register bit AXI4_Interconnect_0.MstConvertor_loop\[0\]\.mstrconv.rgsl.genblk4\.wrs.holdDat[77] (in view view:work.AXI4_Interconnect(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Register bit AXI4_Interconnect_0.MstConvertor_loop\[0\]\.mstrconv.rgsl.genblk4\.wrs.holdDat[76] (in view view:work.AXI4_Interconnect(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Register bit AXI4_Interconnect_0.MstConvertor_loop\[0\]\.mstrconv.rgsl.genblk4\.wrs.holdDat[75] (in view view:work.AXI4_Interconnect(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Register bit AXI4_Interconnect_0.MstConvertor_loop\[0\]\.mstrconv.rgsl.genblk4\.wrs.holdDat[74] (in view view:work.AXI4_Interconnect(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Register bit AXI4_Interconnect_0.MstConvertor_loop\[0\]\.mstrconv.rgsl.genblk4\.wrs.holdDat[0] (in view view:work.AXI4_Interconnect(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Register bit AXI4_Interconnect_0.MstConvertor_loop\[1\]\.mstrconv.rgsl.genblk1\.awrs.sDat[66] (in view view:work.AXI4_Interconnect(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Register bit AXI4_Interconnect_0.MstConvertor_loop\[1\]\.mstrconv.rgsl.genblk1\.awrs.sDat[62] (in view view:work.AXI4_Interconnect(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Register bit AXI4_Interconnect_0.MstConvertor_loop\[1\]\.mstrconv.rgsl.genblk1\.awrs.sDat[19] (in view view:work.AXI4_Interconnect(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Register bit AXI4_Interconnect_0.MstConvertor_loop\[1\]\.mstrconv.rgsl.genblk1\.awrs.sDat[17] (in view view:work.AXI4_Interconnect(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Register bit AXI4_Interconnect_0.MstConvertor_loop\[1\]\.mstrconv.rgsl.genblk1\.awrs.sDat[16] (in view view:work.AXI4_Interconnect(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Register bit AXI4_Interconnect_0.MstConvertor_loop\[1\]\.mstrconv.rgsl.genblk1\.awrs.sDat[15] (in view view:work.AXI4_Interconnect(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Register bit AXI4_Interconnect_0.MstConvertor_loop\[1\]\.mstrconv.rgsl.genblk1\.awrs.sDat[14] (in view view:work.AXI4_Interconnect(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Register bit AXI4_Interconnect_0.MstConvertor_loop\[1\]\.mstrconv.rgsl.genblk1\.awrs.sDat[13] (in view view:work.AXI4_Interconnect(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Register bit AXI4_Interconnect_0.MstConvertor_loop\[1\]\.mstrconv.rgsl.genblk1\.awrs.sDat[12] (in view view:work.AXI4_Interconnect(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Register bit AXI4_Interconnect_0.MstConvertor_loop\[1\]\.mstrconv.rgsl.genblk1\.awrs.sDat[11] (in view view:work.AXI4_Interconnect(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Register bit AXI4_Interconnect_0.MstConvertor_loop\[1\]\.mstrconv.rgsl.genblk1\.awrs.sDat[10] (in view view:work.AXI4_Interconnect(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Register bit AXI4_Interconnect_0.MstConvertor_loop\[1\]\.mstrconv.rgsl.genblk1\.awrs.sDat[4] (in view view:work.AXI4_Interconnect(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Register bit AXI4_Interconnect_0.MstConvertor_loop\[1\]\.mstrconv.rgsl.genblk1\.awrs.sDat[3] (in view view:work.AXI4_Interconnect(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Register bit AXI4_Interconnect_0.MstConvertor_loop\[1\]\.mstrconv.rgsl.genblk1\.awrs.sDat[2] (in view view:work.AXI4_Interconnect(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Register bit AXI4_Interconnect_0.MstConvertor_loop\[1\]\.mstrconv.rgsl.genblk1\.awrs.sDat[1] (in view view:work.AXI4_Interconnect(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Register bit AXI4_Interconnect_0.MstConvertor_loop\[1\]\.mstrconv.rgsl.genblk1\.awrs.sDat[0] (in view view:work.AXI4_Interconnect(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Register bit AXI4_Interconnect_0.MstConvertor_loop\[1\]\.mstrconv.rgsl.genblk2\.arrs.sDat[66] (in view view:work.AXI4_Interconnect(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Register bit AXI4_Interconnect_0.MstConvertor_loop\[1\]\.mstrconv.rgsl.genblk2\.arrs.sDat[62] (in view view:work.AXI4_Interconnect(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Register bit AXI4_Interconnect_0.MstConvertor_loop\[1\]\.mstrconv.rgsl.genblk2\.arrs.sDat[19] (in view view:work.AXI4_Interconnect(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Register bit AXI4_Interconnect_0.MstConvertor_loop\[1\]\.mstrconv.rgsl.genblk2\.arrs.sDat[17] (in view view:work.AXI4_Interconnect(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Register bit AXI4_Interconnect_0.MstConvertor_loop\[1\]\.mstrconv.rgsl.genblk2\.arrs.sDat[16] (in view view:work.AXI4_Interconnect(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Register bit AXI4_Interconnect_0.MstConvertor_loop\[1\]\.mstrconv.rgsl.genblk2\.arrs.sDat[15] (in view view:work.AXI4_Interconnect(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Register bit AXI4_Interconnect_0.MstConvertor_loop\[1\]\.mstrconv.rgsl.genblk2\.arrs.sDat[14] (in view view:work.AXI4_Interconnect(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Register bit AXI4_Interconnect_0.MstConvertor_loop\[1\]\.mstrconv.rgsl.genblk2\.arrs.sDat[13] (in view view:work.AXI4_Interconnect(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Register bit AXI4_Interconnect_0.MstConvertor_loop\[1\]\.mstrconv.rgsl.genblk2\.arrs.sDat[12] (in view view:work.AXI4_Interconnect(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Register bit AXI4_Interconnect_0.MstConvertor_loop\[1\]\.mstrconv.rgsl.genblk2\.arrs.sDat[11] (in view view:work.AXI4_Interconnect(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Register bit AXI4_Interconnect_0.MstConvertor_loop\[1\]\.mstrconv.rgsl.genblk2\.arrs.sDat[10] (in view view:work.AXI4_Interconnect(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Register bit AXI4_Interconnect_0.MstConvertor_loop\[1\]\.mstrconv.rgsl.genblk2\.arrs.sDat[4] (in view view:work.AXI4_Interconnect(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Register bit AXI4_Interconnect_0.MstConvertor_loop\[1\]\.mstrconv.rgsl.genblk2\.arrs.sDat[3] (in view view:work.AXI4_Interconnect(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Register bit AXI4_Interconnect_0.MstConvertor_loop\[1\]\.mstrconv.rgsl.genblk2\.arrs.sDat[2] (in view view:work.AXI4_Interconnect(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Register bit AXI4_Interconnect_0.MstConvertor_loop\[1\]\.mstrconv.rgsl.genblk2\.arrs.sDat[1] (in view view:work.AXI4_Interconnect(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Register bit AXI4_Interconnect_0.MstConvertor_loop\[1\]\.mstrconv.rgsl.genblk2\.arrs.sDat[0] (in view view:work.AXI4_Interconnect(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Register bit AXI4_Interconnect_0.MstConvertor_loop\[1\]\.mstrconv.rgsl.genblk4\.wrs.sDat[77] (in view view:work.AXI4_Interconnect(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Register bit AXI4_Interconnect_0.MstConvertor_loop\[1\]\.mstrconv.rgsl.genblk4\.wrs.sDat[76] (in view view:work.AXI4_Interconnect(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Register bit AXI4_Interconnect_0.MstConvertor_loop\[1\]\.mstrconv.rgsl.genblk4\.wrs.sDat[75] (in view view:work.AXI4_Interconnect(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Register bit AXI4_Interconnect_0.MstConvertor_loop\[1\]\.mstrconv.rgsl.genblk4\.wrs.sDat[74] (in view view:work.AXI4_Interconnect(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Register bit AXI4_Interconnect_0.MstConvertor_loop\[1\]\.mstrconv.rgsl.genblk4\.wrs.sDat[0] (in view view:work.AXI4_Interconnect(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Register bit AXI4_Interconnect_0.MstConvertor_loop\[0\]\.mstrconv.rgsl.genblk1\.awrs.sDat[66] (in view view:work.AXI4_Interconnect(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Register bit AXI4_Interconnect_0.MstConvertor_loop\[0\]\.mstrconv.rgsl.genblk1\.awrs.sDat[19] (in view view:work.AXI4_Interconnect(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Register bit AXI4_Interconnect_0.MstConvertor_loop\[0\]\.mstrconv.rgsl.genblk1\.awrs.sDat[17] (in view view:work.AXI4_Interconnect(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Register bit AXI4_Interconnect_0.MstConvertor_loop\[0\]\.mstrconv.rgsl.genblk1\.awrs.sDat[16] (in view view:work.AXI4_Interconnect(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Register bit AXI4_Interconnect_0.MstConvertor_loop\[0\]\.mstrconv.rgsl.genblk1\.awrs.sDat[15] (in view view:work.AXI4_Interconnect(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Register bit AXI4_Interconnect_0.MstConvertor_loop\[0\]\.mstrconv.rgsl.genblk1\.awrs.sDat[14] (in view view:work.AXI4_Interconnect(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Register bit AXI4_Interconnect_0.MstConvertor_loop\[0\]\.mstrconv.rgsl.genblk1\.awrs.sDat[13] (in view view:work.AXI4_Interconnect(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Register bit AXI4_Interconnect_0.MstConvertor_loop\[0\]\.mstrconv.rgsl.genblk1\.awrs.sDat[12] (in view view:work.AXI4_Interconnect(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Register bit AXI4_Interconnect_0.MstConvertor_loop\[0\]\.mstrconv.rgsl.genblk1\.awrs.sDat[11] (in view view:work.AXI4_Interconnect(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Register bit AXI4_Interconnect_0.MstConvertor_loop\[0\]\.mstrconv.rgsl.genblk1\.awrs.sDat[10] (in view view:work.AXI4_Interconnect(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Register bit AXI4_Interconnect_0.MstConvertor_loop\[0\]\.mstrconv.rgsl.genblk1\.awrs.sDat[4] (in view view:work.AXI4_Interconnect(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Register bit AXI4_Interconnect_0.MstConvertor_loop\[0\]\.mstrconv.rgsl.genblk1\.awrs.sDat[3] (in view view:work.AXI4_Interconnect(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Register bit AXI4_Interconnect_0.MstConvertor_loop\[0\]\.mstrconv.rgsl.genblk1\.awrs.sDat[2] (in view view:work.AXI4_Interconnect(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Register bit AXI4_Interconnect_0.MstConvertor_loop\[0\]\.mstrconv.rgsl.genblk1\.awrs.sDat[1] (in view view:work.AXI4_Interconnect(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Register bit AXI4_Interconnect_0.MstConvertor_loop\[0\]\.mstrconv.rgsl.genblk1\.awrs.sDat[0] (in view view:work.AXI4_Interconnect(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Register bit AXI4_Interconnect_0.MstConvertor_loop\[0\]\.mstrconv.rgsl.genblk2\.arrs.sDat[66] (in view view:work.AXI4_Interconnect(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Register bit AXI4_Interconnect_0.MstConvertor_loop\[0\]\.mstrconv.rgsl.genblk2\.arrs.sDat[19] (in view view:work.AXI4_Interconnect(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Register bit AXI4_Interconnect_0.MstConvertor_loop\[0\]\.mstrconv.rgsl.genblk2\.arrs.sDat[17] (in view view:work.AXI4_Interconnect(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Register bit AXI4_Interconnect_0.MstConvertor_loop\[0\]\.mstrconv.rgsl.genblk2\.arrs.sDat[16] (in view view:work.AXI4_Interconnect(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Register bit AXI4_Interconnect_0.MstConvertor_loop\[0\]\.mstrconv.rgsl.genblk2\.arrs.sDat[15] (in view view:work.AXI4_Interconnect(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Register bit AXI4_Interconnect_0.MstConvertor_loop\[0\]\.mstrconv.rgsl.genblk2\.arrs.sDat[14] (in view view:work.AXI4_Interconnect(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Register bit AXI4_Interconnect_0.MstConvertor_loop\[0\]\.mstrconv.rgsl.genblk2\.arrs.sDat[13] (in view view:work.AXI4_Interconnect(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Register bit AXI4_Interconnect_0.MstConvertor_loop\[0\]\.mstrconv.rgsl.genblk2\.arrs.sDat[12] (in view view:work.AXI4_Interconnect(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Register bit AXI4_Interconnect_0.MstConvertor_loop\[0\]\.mstrconv.rgsl.genblk2\.arrs.sDat[11] (in view view:work.AXI4_Interconnect(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Register bit AXI4_Interconnect_0.MstConvertor_loop\[0\]\.mstrconv.rgsl.genblk2\.arrs.sDat[10] (in view view:work.AXI4_Interconnect(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Register bit AXI4_Interconnect_0.MstConvertor_loop\[0\]\.mstrconv.rgsl.genblk2\.arrs.sDat[4] (in view view:work.AXI4_Interconnect(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Register bit AXI4_Interconnect_0.MstConvertor_loop\[0\]\.mstrconv.rgsl.genblk2\.arrs.sDat[3] (in view view:work.AXI4_Interconnect(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Register bit AXI4_Interconnect_0.MstConvertor_loop\[0\]\.mstrconv.rgsl.genblk2\.arrs.sDat[2] (in view view:work.AXI4_Interconnect(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Register bit AXI4_Interconnect_0.MstConvertor_loop\[0\]\.mstrconv.rgsl.genblk2\.arrs.sDat[1] (in view view:work.AXI4_Interconnect(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Register bit AXI4_Interconnect_0.MstConvertor_loop\[0\]\.mstrconv.rgsl.genblk2\.arrs.sDat[0] (in view view:work.AXI4_Interconnect(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Register bit AXI4_Interconnect_0.MstConvertor_loop\[0\]\.mstrconv.rgsl.genblk4\.wrs.sDat[77] (in view view:work.AXI4_Interconnect(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Register bit AXI4_Interconnect_0.MstConvertor_loop\[0\]\.mstrconv.rgsl.genblk4\.wrs.sDat[76] (in view view:work.AXI4_Interconnect(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Register bit AXI4_Interconnect_0.MstConvertor_loop\[0\]\.mstrconv.rgsl.genblk4\.wrs.sDat[75] (in view view:work.AXI4_Interconnect(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Register bit AXI4_Interconnect_0.MstConvertor_loop\[0\]\.mstrconv.rgsl.genblk4\.wrs.sDat[74] (in view view:work.AXI4_Interconnect(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Register bit AXI4_Interconnect_0.MstConvertor_loop\[0\]\.mstrconv.rgsl.genblk4\.wrs.sDat[0] (in view view:work.AXI4_Interconnect(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4crossbar\targetmuxcontroller.v":838:0:838:5|Register bit AXI4_Interconnect_0.axicb.cb\.awcon.trgmx.slaveACACHE[3] (in view view:work.AXI4_Interconnect(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4crossbar\targetmuxcontroller.v":838:0:838:5|Register bit AXI4_Interconnect_0.axicb.cb\.awcon.trgmx.slaveACACHE[2] (in view view:work.AXI4_Interconnect(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4crossbar\targetmuxcontroller.v":838:0:838:5|Register bit AXI4_Interconnect_0.axicb.cb\.awcon.trgmx.slaveACACHE[1] (in view view:work.AXI4_Interconnect(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4crossbar\targetmuxcontroller.v":838:0:838:5|Register bit AXI4_Interconnect_0.axicb.cb\.awcon.trgmx.slaveACACHE[0] (in view view:work.AXI4_Interconnect(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4crossbar\targetmuxcontroller.v":838:0:838:5|Register bit AXI4_Interconnect_0.axicb.cb\.awcon.trgmx.slaveAQOS[3] (in view view:work.AXI4_Interconnect(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4crossbar\targetmuxcontroller.v":838:0:838:5|Register bit AXI4_Interconnect_0.axicb.cb\.awcon.trgmx.slaveAQOS[2] (in view view:work.AXI4_Interconnect(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4crossbar\targetmuxcontroller.v":838:0:838:5|Register bit AXI4_Interconnect_0.axicb.cb\.awcon.trgmx.slaveAQOS[1] (in view view:work.AXI4_Interconnect(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4crossbar\targetmuxcontroller.v":838:0:838:5|Register bit AXI4_Interconnect_0.axicb.cb\.awcon.trgmx.slaveAQOS[0] (in view view:work.AXI4_Interconnect(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4crossbar\targetmuxcontroller.v":838:0:838:5|Register bit AXI4_Interconnect_0.axicb.cb\.awcon.trgmx.slaveAID[3] (in view view:work.AXI4_Interconnect(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4crossbar\targetmuxcontroller.v":838:0:838:5|Register bit AXI4_Interconnect_0.axicb.cb\.arcon.trgmx.slaveAID[3] (in view view:work.AXI4_Interconnect(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4crossbar\targetmuxcontroller.v":838:0:838:5|Register bit AXI4_Interconnect_0.axicb.cb\.awcon.trgmx.slaveABURST[1] (in view view:work.AXI4_Interconnect(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4crossbar\targetmuxcontroller.v":838:0:838:5|Register bit AXI4_Interconnect_0.axicb.cb\.awcon.trgmx.slaveALOCK[1] (in view view:work.AXI4_Interconnect(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4crossbar\targetmuxcontroller.v":838:0:838:5|Register bit AXI4_Interconnect_0.axicb.cb\.awcon.trgmx.slaveALOCK[0] (in view view:work.AXI4_Interconnect(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4crossbar\targetmuxcontroller.v":838:0:838:5|Register bit AXI4_Interconnect_0.axicb.cb\.awcon.trgmx.slaveAPROT[2] (in view view:work.AXI4_Interconnect(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4crossbar\targetmuxcontroller.v":838:0:838:5|Register bit AXI4_Interconnect_0.axicb.cb\.awcon.trgmx.slaveAPROT[1] (in view view:work.AXI4_Interconnect(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4crossbar\targetmuxcontroller.v":838:0:838:5|Register bit AXI4_Interconnect_0.axicb.cb\.arcon.trgmx.slaveABURST[1] (in view view:work.AXI4_Interconnect(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4crossbar\targetmuxcontroller.v":838:0:838:5|Register bit AXI4_Interconnect_0.axicb.cb\.arcon.trgmx.slaveALOCK[1] (in view view:work.AXI4_Interconnect(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4crossbar\targetmuxcontroller.v":838:0:838:5|Register bit AXI4_Interconnect_0.axicb.cb\.arcon.trgmx.slaveALOCK[0] (in view view:work.AXI4_Interconnect(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4crossbar\targetmuxcontroller.v":838:0:838:5|Register bit AXI4_Interconnect_0.axicb.cb\.arcon.trgmx.slaveAPROT[2] (in view view:work.AXI4_Interconnect(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4crossbar\targetmuxcontroller.v":838:0:838:5|Register bit AXI4_Interconnect_0.axicb.cb\.arcon.trgmx.slaveAPROT[1] (in view view:work.AXI4_Interconnect(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4crossbar\targetmuxcontroller.v":838:0:838:5|Register bit AXI4_Interconnect_0.axicb.cb\.arcon.trgmx.slaveACACHE[3] (in view view:work.AXI4_Interconnect(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4crossbar\targetmuxcontroller.v":838:0:838:5|Register bit AXI4_Interconnect_0.axicb.cb\.arcon.trgmx.slaveACACHE[2] (in view view:work.AXI4_Interconnect(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4crossbar\targetmuxcontroller.v":838:0:838:5|Register bit AXI4_Interconnect_0.axicb.cb\.arcon.trgmx.slaveACACHE[1] (in view view:work.AXI4_Interconnect(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4crossbar\targetmuxcontroller.v":838:0:838:5|Register bit AXI4_Interconnect_0.axicb.cb\.arcon.trgmx.slaveACACHE[0] (in view view:work.AXI4_Interconnect(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4crossbar\targetmuxcontroller.v":838:0:838:5|Register bit AXI4_Interconnect_0.axicb.cb\.arcon.trgmx.slaveAQOS[3] (in view view:work.AXI4_Interconnect(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4crossbar\targetmuxcontroller.v":838:0:838:5|Register bit AXI4_Interconnect_0.axicb.cb\.arcon.trgmx.slaveAQOS[2] (in view view:work.AXI4_Interconnect(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4crossbar\targetmuxcontroller.v":838:0:838:5|Register bit AXI4_Interconnect_0.axicb.cb\.arcon.trgmx.slaveAQOS[1] (in view view:work.AXI4_Interconnect(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4crossbar\targetmuxcontroller.v":838:0:838:5|Register bit AXI4_Interconnect_0.axicb.cb\.arcon.trgmx.slaveAQOS[0] (in view view:work.AXI4_Interconnect(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4crossbar\targetmuxcontroller.v":838:0:838:5|Register bit AXI4_Interconnect_0.axicb.cb\.arcon.trgmx.slaveAUSER[0] (in view view:work.AXI4_Interconnect(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4crossbar\targetmuxcontroller.v":838:0:838:5|Register bit AXI4_Interconnect_0.axicb.cb\.awcon.trgmx.slaveAUSER[0] (in view view:work.AXI4_Interconnect(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: BN132 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[0].mstrconv.rgsl.genblk2.arrs.holdDat[9] because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[0].mstrconv.rgsl.genblk2.arrs.holdDat[18]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[1].mstrconv.rgsl.genblk2.arrs.holdDat[9] because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[1].mstrconv.rgsl.genblk2.arrs.holdDat[18]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[0].mstrconv.rgsl.genblk1.awrs.holdDat[9] because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[0].mstrconv.rgsl.genblk1.awrs.holdDat[18]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[1].mstrconv.rgsl.genblk1.awrs.holdDat[9] because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[1].mstrconv.rgsl.genblk1.awrs.holdDat[18]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\regslicefull.v":185:1:185:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[1].mstrconv.rgsl.genblk5.brs.mReady because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[1].mstrconv.rgsl.genblk5.brs.currState[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[0].mstrconv.rgsl.genblk2.arrs.sDat[9] because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[0].mstrconv.rgsl.genblk2.arrs.sDat[18]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\regslicefull.v":185:1:185:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[1].mstrconv.rgsl.genblk2.arrs.mReady because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[1].mstrconv.rgsl.genblk2.arrs.currState[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\regslicefull.v":185:1:185:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[1].mstrconv.rgsl.genblk1.awrs.mReady because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[1].mstrconv.rgsl.genblk1.awrs.currState[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\regslicefull.v":185:1:185:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[1].mstrconv.rgsl.genblk1.awrs.sValid because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[1].mstrconv.rgsl.genblk1.awrs.currState[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\regslicefull.v":185:1:185:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[0].mstrconv.rgsl.genblk5.brs.mReady because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[0].mstrconv.rgsl.genblk5.brs.currState[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\regslicefull.v":185:1:185:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[0].mstrconv.rgsl.genblk4.wrs.mReady because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[0].mstrconv.rgsl.genblk4.wrs.currState[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\regslicefull.v":185:1:185:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[0].mstrconv.rgsl.genblk3.rrs.mReady because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[0].mstrconv.rgsl.genblk3.rrs.currState[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\regslicefull.v":185:1:185:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[0].mstrconv.rgsl.genblk3.rrs.sValid because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[0].mstrconv.rgsl.genblk3.rrs.currState[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\regslicefull.v":185:1:185:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[0].mstrconv.rgsl.genblk2.arrs.mReady because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[0].mstrconv.rgsl.genblk2.arrs.currState[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\regslicefull.v":185:1:185:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[0].mstrconv.rgsl.genblk1.awrs.mReady because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[0].mstrconv.rgsl.genblk1.awrs.currState[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[1].mstrconv.rgsl.genblk2.arrs.sDat[9] because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[1].mstrconv.rgsl.genblk2.arrs.sDat[18]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\regslicefull.v":185:1:185:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[0].mstrconv.rgsl.genblk1.awrs.sValid because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[0].mstrconv.rgsl.genblk1.awrs.currState[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\regslicefull.v":185:1:185:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[0].mstrconv.rgsl.genblk2.arrs.sValid because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[0].mstrconv.rgsl.genblk2.arrs.currState[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\regslicefull.v":185:1:185:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[0].mstrconv.rgsl.genblk5.brs.sValid because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[0].mstrconv.rgsl.genblk5.brs.currState[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\regslicefull.v":185:1:185:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[1].mstrconv.rgsl.genblk3.rrs.sValid because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[1].mstrconv.rgsl.genblk3.rrs.currState[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\regslicefull.v":185:1:185:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[1].mstrconv.rgsl.genblk5.brs.sValid because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[1].mstrconv.rgsl.genblk5.brs.currState[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\regslicefull.v":185:1:185:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[1].mstrconv.rgsl.genblk4.wrs.mReady because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[1].mstrconv.rgsl.genblk4.wrs.currState[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\regslicefull.v":185:1:185:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[1].mstrconv.rgsl.genblk3.rrs.mReady because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[1].mstrconv.rgsl.genblk3.rrs.currState[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\regslicefull.v":185:1:185:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[1].mstrconv.rgsl.genblk2.arrs.sValid because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[1].mstrconv.rgsl.genblk2.arrs.currState[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[0].mstrconv.rgsl.genblk1.awrs.sDat[9] because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[0].mstrconv.rgsl.genblk1.awrs.sDat[18]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[1].mstrconv.rgsl.genblk1.awrs.sDat[9] because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[1].mstrconv.rgsl.genblk1.awrs.sDat[18]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\regslicefull.v":185:1:185:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[0].mstrconv.rgsl.genblk4.wrs.sValid because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[0].mstrconv.rgsl.genblk4.wrs.currState[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\regslicefull.v":185:1:185:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[1].mstrconv.rgsl.genblk4.wrs.sValid because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[1].mstrconv.rgsl.genblk4.wrs.currState[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4crossbar\targetmuxcontroller.v":838:0:838:5|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.axicb.cb.arcon.trgmx.slaveABURST[0] because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.axicb.cb.arcon.trgmx.slaveAPROT[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4crossbar\targetmuxcontroller.v":838:0:838:5|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.axicb.cb.awcon.trgmx.slaveABURST[0] because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.axicb.cb.awcon.trgmx.slaveAPROT[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4crossbar\derr_slave.v":233:0:233:5|Removing sequential instance AXI4_Interconnect_0.AXI4_Interconnect_0.axicb.cb.derr.DERR_ARREADY because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.axicb.cb.derr.currState[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4crossbar\derr_slave.v":233:0:233:5|Removing sequential instance AXI4_Interconnect_0.AXI4_Interconnect_0.axicb.cb.derr.DERR_AWREADY because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.axicb.cb.derr.currState[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: MO160 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Register bit rgsl.genblk1\.awrs.holdDat[8] (in view view:work.caxi4interconnect_SlaveConvertor_Z107_layer1(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Register bit rgsl.genblk1\.awrs.holdDat[7] (in view view:work.caxi4interconnect_SlaveConvertor_Z107_layer1(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Register bit rgsl.genblk1\.awrs.holdDat[6] (in view view:work.caxi4interconnect_SlaveConvertor_Z107_layer1(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Register bit rgsl.genblk1\.awrs.holdDat[5] (in view view:work.caxi4interconnect_SlaveConvertor_Z107_layer1(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Register bit rgsl.genblk2\.arrs.holdDat[8] (in view view:work.caxi4interconnect_SlaveConvertor_Z107_layer1(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Register bit rgsl.genblk2\.arrs.holdDat[7] (in view view:work.caxi4interconnect_SlaveConvertor_Z107_layer1(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Register bit rgsl.genblk2\.arrs.holdDat[6] (in view view:work.caxi4interconnect_SlaveConvertor_Z107_layer1(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Register bit rgsl.genblk2\.arrs.holdDat[5] (in view view:work.caxi4interconnect_SlaveConvertor_Z107_layer1(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Register bit rgsl.genblk3\.rrs.holdDat[0] (in view view:work.caxi4interconnect_SlaveConvertor_Z107_layer1(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Register bit rgsl.genblk5\.brs.holdDat[0] (in view view:work.caxi4interconnect_SlaveConvertor_Z107_layer1(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Register bit rgsl.genblk1\.awrs.sDat[8] (in view view:work.caxi4interconnect_SlaveConvertor_Z107_layer1(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Register bit rgsl.genblk1\.awrs.sDat[7] (in view view:work.caxi4interconnect_SlaveConvertor_Z107_layer1(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Register bit rgsl.genblk1\.awrs.sDat[6] (in view view:work.caxi4interconnect_SlaveConvertor_Z107_layer1(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Register bit rgsl.genblk1\.awrs.sDat[5] (in view view:work.caxi4interconnect_SlaveConvertor_Z107_layer1(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Register bit rgsl.genblk2\.arrs.sDat[8] (in view view:work.caxi4interconnect_SlaveConvertor_Z107_layer1(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Register bit rgsl.genblk2\.arrs.sDat[7] (in view view:work.caxi4interconnect_SlaveConvertor_Z107_layer1(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Register bit rgsl.genblk2\.arrs.sDat[6] (in view view:work.caxi4interconnect_SlaveConvertor_Z107_layer1(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Register bit rgsl.genblk2\.arrs.sDat[5] (in view view:work.caxi4interconnect_SlaveConvertor_Z107_layer1(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Register bit rgsl.genblk3\.rrs.sDat[0] (in view view:work.caxi4interconnect_SlaveConvertor_Z107_layer1(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Register bit rgsl.genblk5\.brs.sDat[0] (in view view:work.caxi4interconnect_SlaveConvertor_Z107_layer1(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: BN132 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\regslicefull.v":185:1:185:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[1].slvcnv.rgsl.genblk3.rrs.mReady because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[1].slvcnv.rgsl.genblk3.rrs.currState[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\regslicefull.v":185:1:185:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[1].slvcnv.rgsl.genblk2.arrs.mReady because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[1].slvcnv.rgsl.genblk2.arrs.currState[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\regslicefull.v":185:1:185:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[1].slvcnv.rgsl.genblk1.awrs.sValid because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[1].slvcnv.rgsl.genblk1.awrs.currState[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\regslicefull.v":185:1:185:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[1].slvcnv.rgsl.genblk2.arrs.sValid because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[1].slvcnv.rgsl.genblk2.arrs.currState[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\regslicefull.v":185:1:185:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[1].slvcnv.rgsl.genblk4.wrs.sValid because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[1].slvcnv.rgsl.genblk4.wrs.currState[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\regslicefull.v":185:1:185:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[1].slvcnv.rgsl.genblk5.brs.mReady because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[1].slvcnv.rgsl.genblk5.brs.currState[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\regslicefull.v":185:1:185:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[1].slvcnv.rgsl.genblk4.wrs.mReady because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[1].slvcnv.rgsl.genblk4.wrs.currState[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\regslicefull.v":185:1:185:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[1].slvcnv.rgsl.genblk1.awrs.mReady because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[1].slvcnv.rgsl.genblk1.awrs.currState[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\regslicefull.v":185:1:185:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[1].slvcnv.rgsl.genblk3.rrs.sValid because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[1].slvcnv.rgsl.genblk3.rrs.currState[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\regslicefull.v":185:1:185:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[1].slvcnv.rgsl.genblk5.brs.sValid because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[1].slvcnv.rgsl.genblk5.brs.currState[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: FX107 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\ram_block.v":65:7:65:12|RAM genblk1\[0\]\.ram.mem[4:0] (in view: work.caxi4interconnect_FIFO_16s_5s_5s_15s_0s_16s_4s_0s_15s_3_0(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\ram_block.v":65:7:65:12|RAM genblk1\[0\]\.ram.mem[4:0] (in view: work.caxi4interconnect_FIFO_16s_5s_5s_15s_0s_16s_4s_0s_15s_3_1(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\ram_block.v":65:7:65:12|RAM ram.mem[67:0] (in view: work.caxi4interconnect_CDC_FIFO_8s_68s_0s_3s_1(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\ram_block.v":65:7:65:12|RAM ram.mem[73:0] (in view: work.caxi4interconnect_CDC_FIFO_8s_74s_0s_3s(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\ram_block.v":65:7:65:12|RAM ram.mem[67:0] (in view: work.caxi4interconnect_CDC_FIFO_8s_68s_0s_3s_0(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\ram_block.v":65:7:65:12|RAM ram.mem[71:0] (in view: work.caxi4interconnect_CDC_FIFO_8s_73s_0s_3s(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\ram_block.v":65:7:65:12|RAM ram.mem[6:0] (in view: work.caxi4interconnect_CDC_FIFO_8s_8s_0s_3s(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: MO160 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Register bit rgsl.genblk3\.rrs.holdDat[0] (in view view:work.caxi4interconnect_SlaveConvertor_Z113_layer1(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Register bit rgsl.genblk5\.brs.holdDat[0] (in view view:work.caxi4interconnect_SlaveConvertor_Z113_layer1(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Register bit rgsl.genblk3\.rrs.sDat[0] (in view view:work.caxi4interconnect_SlaveConvertor_Z113_layer1(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Register bit rgsl.genblk5\.brs.sDat[0] (in view view:work.caxi4interconnect_SlaveConvertor_Z113_layer1(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: BN132 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\regslicefull.v":185:1:185:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[2].slvcnv.rgsl.genblk5.brs.mReady because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[2].slvcnv.rgsl.genblk5.brs.currState[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\regslicefull.v":185:1:185:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[2].slvcnv.rgsl.genblk4.wrs.mReady because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[2].slvcnv.rgsl.genblk4.wrs.currState[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\regslicefull.v":185:1:185:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[2].slvcnv.rgsl.genblk2.arrs.mReady because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[2].slvcnv.rgsl.genblk2.arrs.currState[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\regslicefull.v":185:1:185:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[2].slvcnv.rgsl.genblk1.awrs.sValid because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[2].slvcnv.rgsl.genblk1.awrs.currState[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\regslicefull.v":185:1:185:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[2].slvcnv.rgsl.genblk2.arrs.sValid because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[2].slvcnv.rgsl.genblk2.arrs.currState[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\regslicefull.v":185:1:185:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[2].slvcnv.rgsl.genblk3.rrs.sValid because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[2].slvcnv.rgsl.genblk3.rrs.currState[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\regslicefull.v":185:1:185:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[2].slvcnv.rgsl.genblk3.rrs.mReady because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[2].slvcnv.rgsl.genblk3.rrs.currState[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\regslicefull.v":185:1:185:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[2].slvcnv.rgsl.genblk1.awrs.mReady because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[2].slvcnv.rgsl.genblk1.awrs.currState[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\regslicefull.v":185:1:185:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[2].slvcnv.rgsl.genblk4.wrs.sValid because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[2].slvcnv.rgsl.genblk4.wrs.currState[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\regslicefull.v":185:1:185:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[2].slvcnv.rgsl.genblk5.brs.sValid because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[2].slvcnv.rgsl.genblk5.brs.currState[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: FX107 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4crossbar\dualport_ram_syncwr_syncrd.v":96:0:96:5|RAM wrDataFif.genblk1\.DPRam.mem[72:0] (in view: work.caxi4interconnect_SlvAxi4ProtConvWrite_Z110_layer1(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4crossbar\dualport_ram_syncwr_syncrd.v":96:0:96:5|RAM genblk1\.DPRam.mem[8:0] (in view: work.caxi4interconnect_FifoDualPort_0_2s_4s_9s_1(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4crossbar\dualport_ram_syncwr_syncrd.v":96:0:96:5|RAM rdDataFif.genblk1\.DPRam.mem[65:0] (in view: work.caxi4interconnect_SlvAxi4ProtConvRead_Z111_layer1(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4crossbar\dualport_ram_syncwr_syncrd.v":96:0:96:5|RAM rdIdFif.genblk1\.DPRam.mem[12:0] (in view: work.caxi4interconnect_SlvAxi4ProtConvRead_Z111_layer1(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: MO160 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Register bit rgsl.genblk5\.brs.holdDat[2] (in view view:work.caxi4interconnect_SlaveConvertor_Z103_layer1(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Register bit rgsl.genblk5\.brs.holdDat[1] (in view view:work.caxi4interconnect_SlaveConvertor_Z103_layer1(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Register bit rgsl.genblk5\.brs.holdDat[0] (in view view:work.caxi4interconnect_SlaveConvertor_Z103_layer1(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Register bit rgsl.genblk1\.awrs.holdDat[8] (in view view:work.caxi4interconnect_SlaveConvertor_Z103_layer1(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Register bit rgsl.genblk1\.awrs.holdDat[7] (in view view:work.caxi4interconnect_SlaveConvertor_Z103_layer1(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Register bit rgsl.genblk1\.awrs.holdDat[6] (in view view:work.caxi4interconnect_SlaveConvertor_Z103_layer1(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Register bit rgsl.genblk1\.awrs.holdDat[5] (in view view:work.caxi4interconnect_SlaveConvertor_Z103_layer1(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Register bit rgsl.genblk2\.arrs.holdDat[8] (in view view:work.caxi4interconnect_SlaveConvertor_Z103_layer1(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Register bit rgsl.genblk2\.arrs.holdDat[7] (in view view:work.caxi4interconnect_SlaveConvertor_Z103_layer1(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Register bit rgsl.genblk2\.arrs.holdDat[6] (in view view:work.caxi4interconnect_SlaveConvertor_Z103_layer1(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Register bit rgsl.genblk2\.arrs.holdDat[5] (in view view:work.caxi4interconnect_SlaveConvertor_Z103_layer1(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Register bit rgsl.genblk3\.rrs.holdDat[3] (in view view:work.caxi4interconnect_SlaveConvertor_Z103_layer1(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Register bit rgsl.genblk3\.rrs.holdDat[2] (in view view:work.caxi4interconnect_SlaveConvertor_Z103_layer1(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Register bit rgsl.genblk3\.rrs.holdDat[0] (in view view:work.caxi4interconnect_SlaveConvertor_Z103_layer1(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Register bit rgsl.genblk3\.rrs.sDat[3] (in view view:work.caxi4interconnect_SlaveConvertor_Z103_layer1(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Register bit rgsl.genblk3\.rrs.sDat[2] (in view view:work.caxi4interconnect_SlaveConvertor_Z103_layer1(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Register bit rgsl.genblk3\.rrs.sDat[0] (in view view:work.caxi4interconnect_SlaveConvertor_Z103_layer1(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Register bit rgsl.genblk5\.brs.sDat[2] (in view view:work.caxi4interconnect_SlaveConvertor_Z103_layer1(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Register bit rgsl.genblk5\.brs.sDat[1] (in view view:work.caxi4interconnect_SlaveConvertor_Z103_layer1(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Register bit rgsl.genblk5\.brs.sDat[0] (in view view:work.caxi4interconnect_SlaveConvertor_Z103_layer1(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Register bit rgsl.genblk1\.awrs.sDat[8] (in view view:work.caxi4interconnect_SlaveConvertor_Z103_layer1(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Register bit rgsl.genblk1\.awrs.sDat[7] (in view view:work.caxi4interconnect_SlaveConvertor_Z103_layer1(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Register bit rgsl.genblk1\.awrs.sDat[6] (in view view:work.caxi4interconnect_SlaveConvertor_Z103_layer1(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Register bit rgsl.genblk1\.awrs.sDat[5] (in view view:work.caxi4interconnect_SlaveConvertor_Z103_layer1(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Register bit rgsl.genblk2\.arrs.sDat[8] (in view view:work.caxi4interconnect_SlaveConvertor_Z103_layer1(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Register bit rgsl.genblk2\.arrs.sDat[7] (in view view:work.caxi4interconnect_SlaveConvertor_Z103_layer1(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Register bit rgsl.genblk2\.arrs.sDat[6] (in view view:work.caxi4interconnect_SlaveConvertor_Z103_layer1(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Register bit rgsl.genblk2\.arrs.sDat[5] (in view view:work.caxi4interconnect_SlaveConvertor_Z103_layer1(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: BN132 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\regslicefull.v":185:1:185:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk4.wrs.mReady because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk4.wrs.currState[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\regslicefull.v":185:1:185:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk2.arrs.mReady because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk2.arrs.currState[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\regslicefull.v":185:1:185:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk1.awrs.mReady because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk1.awrs.currState[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\regslicefull.v":185:1:185:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk1.awrs.sValid because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk1.awrs.currState[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\regslicefull.v":185:1:185:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk2.arrs.sValid because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk2.arrs.currState[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\regslicefull.v":185:1:185:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk3.rrs.sValid because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk3.rrs.currState[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\regslicefull.v":185:1:185:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk4.wrs.sValid because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk4.wrs.currState[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\regslicefull.v":185:1:185:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk5.brs.mReady because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk5.brs.currState[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\regslicefull.v":185:1:185:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk3.rrs.mReady because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk3.rrs.currState[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\regslicefull.v":185:1:185:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk5.brs.sValid because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk5.brs.currState[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: FX107 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\ram_block.v":65:7:65:12|RAM genblk1\[0\]\.ram.mem[4:0] (in view: work.caxi4interconnect_FIFO_16s_5s_5s_15s_0s_16s_4s_0s_15s_0(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\ram_block.v":65:7:65:12|RAM genblk1\[0\]\.ram.mem[4:0] (in view: work.caxi4interconnect_FIFO_16s_5s_5s_15s_0s_16s_4s_0s_15s_1(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: BN132 :"c:\users\public\documents\libero\solution - copy\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_queue.v":286:2:286:7|Removing instance MiV_AXI_0.MiV_AXI_0.ChiselTop0.sbus.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_size.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_size_ram1_[8] because it is equivalent to instance MiV_AXI_0.MiV_AXI_0.ChiselTop0.sbus.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_size.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_size_ram1_[7]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\public\documents\libero\solution - copy\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_queue.v":286:2:286:7|Removing instance MiV_AXI_0.MiV_AXI_0.ChiselTop0.sbus.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_size.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_size_ram0_[8] because it is equivalent to instance MiV_AXI_0.MiV_AXI_0.ChiselTop0.sbus.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_size.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_size_ram0_[7]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\public\documents\libero\solution - copy\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_rocket.v":2833:2:2833:7|Removing instance MiV_AXI_0.MiV_AXI_0.ChiselTop0.tile.core.ex_reg_pc[1] because it is equivalent to instance MiV_AXI_0.MiV_AXI_0.ChiselTop0.tile.core.ex_reg_pc[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\public\documents\libero\solution - copy\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_rocket.v":2833:2:2833:7|Removing instance MiV_AXI_0.MiV_AXI_0.ChiselTop0.tile.core.mem_reg_pc[1] because it is equivalent to instance MiV_AXI_0.MiV_AXI_0.ChiselTop0.tile.core.mem_reg_pc[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\public\documents\libero\solution - copy\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_async_queue_source_2.v":280:2:280:7|Removing instance MiV_AXI_0.MiV_AXI_0.ChiselTop0.debug_1.dmInner.dmiXing.MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE.mem_0_size[0] because it is equivalent to instance MiV_AXI_0.MiV_AXI_0.ChiselTop0.debug_1.dmInner.dmiXing.MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE.mem_0_source. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\public\documents\libero\solution - copy\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_synchronizer_shift_reg_w54_d1.v":84:2:84:7|Removing instance MiV_AXI_0.MiV_AXI_0.ChiselTop0.debug_1.dmInner.dmiXing.MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK.deq_bits_reg.sync_0[35] because it is equivalent to instance MiV_AXI_0.MiV_AXI_0.ChiselTop0.debug_1.dmInner.dmiXing.MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK.deq_bits_reg.sync_0[34]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\public\documents\libero\solution - copy\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_synchronizer_shift_reg_w54_d1.v":84:2:84:7|Removing instance MiV_AXI_0.MiV_AXI_0.ChiselTop0.debug_1.dmInner.dmiXing.MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK.deq_bits_reg.sync_0[34] because it is equivalent to instance MiV_AXI_0.MiV_AXI_0.ChiselTop0.debug_1.dmInner.dmiXing.MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK.deq_bits_reg.sync_0[33]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\public\documents\libero\solution - copy\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_synchronizer_shift_reg_w54_d1.v":84:2:84:7|Removing instance MiV_AXI_0.MiV_AXI_0.ChiselTop0.debug_1.dmInner.dmiXing.MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK.deq_bits_reg.sync_0[33] because it is equivalent to instance MiV_AXI_0.MiV_AXI_0.ChiselTop0.debug_1.dmInner.dmiXing.MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK.deq_bits_reg.sync_0[32]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreddr_tip\2.0.100\rtl\vlog\core\iog_if.v":205:0:205:5|Removing instance DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.IOG_IF.delay_line_sel_rd[1] because it is equivalent to instance DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.IOG_IF.delay_line_sel_rd[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreddr_tip\2.0.100\rtl\vlog\core\iog_if.v":205:0:205:5|Removing instance DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.IOG_IF.direction_int[12] because it is equivalent to instance DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.IOG_IF.direction_int[9]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreddr_tip\2.0.100\rtl\vlog\core\iog_if.v":205:0:205:5|Removing instance DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.IOG_IF.direction_int[14] because it is equivalent to instance DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.IOG_IF.direction_int[9]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreddr_tip\2.0.100\rtl\vlog\core\iog_if.v":205:0:205:5|Removing instance DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.IOG_IF.direction_int[16] because it is equivalent to instance DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.IOG_IF.direction_int[9]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreddr_tip\2.0.100\rtl\vlog\core\iog_if.v":205:0:205:5|Removing instance DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.IOG_IF.direction_int[15] because it is equivalent to instance DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.IOG_IF.direction_int[9]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreddr_tip\2.0.100\rtl\vlog\core\iog_if.v":205:0:205:5|Removing instance DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.IOG_IF.direction_int[13] because it is equivalent to instance DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.IOG_IF.direction_int[9]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreddr_tip\2.0.100\rtl\vlog\core\iog_if.v":205:0:205:5|Removing instance DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.IOG_IF.direction_int[11] because it is equivalent to instance DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.IOG_IF.direction_int[9]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreddr_tip\2.0.100\rtl\vlog\core\iog_if.v":205:0:205:5|Removing instance DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.IOG_IF.direction_int[10] because it is equivalent to instance DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.IOG_IF.direction_int[9]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreddr_tip\2.0.100\rtl\vlog\core\iog_if.v":205:0:205:5|Removing instance DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.IOG_IF.direction_int[4] because it is equivalent to instance DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.IOG_IF.direction_int[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreddr_tip\2.0.100\rtl\vlog\core\iog_if.v":205:0:205:5|Removing instance DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.IOG_IF.direction_int[6] because it is equivalent to instance DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.IOG_IF.direction_int[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreddr_tip\2.0.100\rtl\vlog\core\iog_if.v":205:0:205:5|Removing instance DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.IOG_IF.direction_int[7] because it is equivalent to instance DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.IOG_IF.direction_int[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreddr_tip\2.0.100\rtl\vlog\core\iog_if.v":205:0:205:5|Removing instance DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.IOG_IF.direction_int[5] because it is equivalent to instance DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.IOG_IF.direction_int[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreddr_tip\2.0.100\rtl\vlog\core\iog_if.v":205:0:205:5|Removing instance DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.IOG_IF.direction_int[3] because it is equivalent to instance DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.IOG_IF.direction_int[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreddr_tip\2.0.100\rtl\vlog\core\iog_if.v":205:0:205:5|Removing instance DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.IOG_IF.direction_int[2] because it is equivalent to instance DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.IOG_IF.direction_int[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreddr_tip\2.0.100\rtl\vlog\core\iog_if.v":205:0:205:5|Removing instance DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.IOG_IF.direction_int[1] because it is equivalent to instance DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.IOG_IF.direction_int[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxitoahbl\3.4.100\rtl\vlog\core\coreaxitoahbl_axioutreg.v":106:0:106:5|Removing instance CORAXITOAHBL_0_0.CORAXITOAHBL_0_0.U_AXIOutReg.AWREADY because it is equivalent to instance CORAXITOAHBL_0_0.CORAXITOAHBL_0_0.U_AXISlaveCtrl.currState[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[1].slvcnv.rgsl.genblk2.arrs.holdDat[3] because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[1].slvcnv.rgsl.genblk2.arrs.holdDat[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[1].slvcnv.rgsl.genblk2.arrs.holdDat[2] because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[1].slvcnv.rgsl.genblk2.arrs.holdDat[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[1].slvcnv.rgsl.genblk2.arrs.holdDat[1] because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[1].slvcnv.rgsl.genblk2.arrs.holdDat[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[1].slvcnv.rgsl.genblk2.arrs.holdDat[19] because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[1].slvcnv.rgsl.genblk2.arrs.holdDat[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[1].slvcnv.rgsl.genblk2.arrs.holdDat[17] because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[1].slvcnv.rgsl.genblk2.arrs.holdDat[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[1].slvcnv.rgsl.genblk2.arrs.holdDat[16] because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[1].slvcnv.rgsl.genblk2.arrs.holdDat[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[1].slvcnv.rgsl.genblk2.arrs.holdDat[15] because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[1].slvcnv.rgsl.genblk2.arrs.holdDat[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[1].slvcnv.rgsl.genblk2.arrs.holdDat[14] because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[1].slvcnv.rgsl.genblk2.arrs.holdDat[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[1].slvcnv.rgsl.genblk2.arrs.holdDat[13] because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[1].slvcnv.rgsl.genblk2.arrs.holdDat[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[1].slvcnv.rgsl.genblk2.arrs.holdDat[12] because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[1].slvcnv.rgsl.genblk2.arrs.holdDat[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[1].slvcnv.rgsl.genblk2.arrs.holdDat[11] because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[1].slvcnv.rgsl.genblk2.arrs.holdDat[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[1].slvcnv.rgsl.genblk2.arrs.holdDat[10] because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[1].slvcnv.rgsl.genblk2.arrs.holdDat[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[1].slvcnv.rgsl.genblk2.arrs.holdDat[4] because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[1].slvcnv.rgsl.genblk2.arrs.holdDat[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[1].slvcnv.rgsl.genblk2.arrs.holdDat[66] because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[1].slvcnv.rgsl.genblk2.arrs.holdDat[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[1].slvcnv.rgsl.genblk1.awrs.holdDat[14] because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[1].slvcnv.rgsl.genblk1.awrs.holdDat[13]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[1].slvcnv.rgsl.genblk1.awrs.holdDat[13] because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[1].slvcnv.rgsl.genblk1.awrs.holdDat[12]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[1].slvcnv.rgsl.genblk1.awrs.holdDat[12] because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[1].slvcnv.rgsl.genblk1.awrs.holdDat[11]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[1].slvcnv.rgsl.genblk1.awrs.holdDat[11] because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[1].slvcnv.rgsl.genblk1.awrs.holdDat[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[1].slvcnv.rgsl.genblk1.awrs.holdDat[4] because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[1].slvcnv.rgsl.genblk1.awrs.holdDat[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[1].slvcnv.rgsl.genblk1.awrs.holdDat[3] because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[1].slvcnv.rgsl.genblk1.awrs.holdDat[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[1].slvcnv.rgsl.genblk1.awrs.holdDat[2] because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[1].slvcnv.rgsl.genblk1.awrs.holdDat[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[1].slvcnv.rgsl.genblk1.awrs.holdDat[1] because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[1].slvcnv.rgsl.genblk1.awrs.holdDat[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[1].slvcnv.rgsl.genblk1.awrs.holdDat[10] because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[1].slvcnv.rgsl.genblk1.awrs.holdDat[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[1].slvcnv.rgsl.genblk1.awrs.holdDat[19] because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[1].slvcnv.rgsl.genblk1.awrs.holdDat[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[1].slvcnv.rgsl.genblk1.awrs.holdDat[17] because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[1].slvcnv.rgsl.genblk1.awrs.holdDat[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[1].slvcnv.rgsl.genblk1.awrs.holdDat[16] because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[1].slvcnv.rgsl.genblk1.awrs.holdDat[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[1].slvcnv.rgsl.genblk1.awrs.holdDat[15] because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[1].slvcnv.rgsl.genblk1.awrs.holdDat[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[1].slvcnv.rgsl.genblk1.awrs.holdDat[66] because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[1].slvcnv.rgsl.genblk1.awrs.holdDat[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[1].slvcnv.rgsl.genblk1.awrs.sDat[10] because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[1].slvcnv.rgsl.genblk1.awrs.sDat[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[1].slvcnv.rgsl.genblk1.awrs.sDat[12] because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[1].slvcnv.rgsl.genblk1.awrs.sDat[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[1].slvcnv.rgsl.genblk1.awrs.sDat[14] because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[1].slvcnv.rgsl.genblk1.awrs.sDat[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[1].slvcnv.rgsl.genblk1.awrs.sDat[13] because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[1].slvcnv.rgsl.genblk1.awrs.sDat[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[1].slvcnv.rgsl.genblk1.awrs.sDat[15] because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[1].slvcnv.rgsl.genblk1.awrs.sDat[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[1].slvcnv.rgsl.genblk1.awrs.sDat[16] because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[1].slvcnv.rgsl.genblk1.awrs.sDat[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[1].slvcnv.rgsl.genblk1.awrs.sDat[17] because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[1].slvcnv.rgsl.genblk1.awrs.sDat[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[1].slvcnv.rgsl.genblk1.awrs.sDat[1] because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[1].slvcnv.rgsl.genblk1.awrs.sDat[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[1].slvcnv.rgsl.genblk1.awrs.sDat[3] because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[1].slvcnv.rgsl.genblk1.awrs.sDat[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[1].slvcnv.rgsl.genblk1.awrs.sDat[11] because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[1].slvcnv.rgsl.genblk1.awrs.sDat[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[1].slvcnv.rgsl.genblk1.awrs.sDat[4] because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[1].slvcnv.rgsl.genblk1.awrs.sDat[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[1].slvcnv.rgsl.genblk1.awrs.sDat[2] because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[1].slvcnv.rgsl.genblk1.awrs.sDat[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[1].slvcnv.rgsl.genblk1.awrs.sDat[19] because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[1].slvcnv.rgsl.genblk1.awrs.sDat[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[1].slvcnv.rgsl.genblk1.awrs.sDat[66] because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[1].slvcnv.rgsl.genblk1.awrs.sDat[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[1].slvcnv.rgsl.genblk2.arrs.sDat[1] because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[1].slvcnv.rgsl.genblk2.arrs.sDat[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[1].slvcnv.rgsl.genblk2.arrs.sDat[3] because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[1].slvcnv.rgsl.genblk2.arrs.sDat[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[1].slvcnv.rgsl.genblk2.arrs.sDat[4] because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[1].slvcnv.rgsl.genblk2.arrs.sDat[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[1].slvcnv.rgsl.genblk2.arrs.sDat[66] because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[1].slvcnv.rgsl.genblk2.arrs.sDat[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[1].slvcnv.rgsl.genblk2.arrs.sDat[10] because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[1].slvcnv.rgsl.genblk2.arrs.sDat[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[1].slvcnv.rgsl.genblk2.arrs.sDat[11] because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[1].slvcnv.rgsl.genblk2.arrs.sDat[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[1].slvcnv.rgsl.genblk2.arrs.sDat[14] because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[1].slvcnv.rgsl.genblk2.arrs.sDat[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[1].slvcnv.rgsl.genblk2.arrs.sDat[16] because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[1].slvcnv.rgsl.genblk2.arrs.sDat[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[1].slvcnv.rgsl.genblk2.arrs.sDat[19] because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[1].slvcnv.rgsl.genblk2.arrs.sDat[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[1].slvcnv.rgsl.genblk2.arrs.sDat[2] because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[1].slvcnv.rgsl.genblk2.arrs.sDat[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[1].slvcnv.rgsl.genblk2.arrs.sDat[17] because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[1].slvcnv.rgsl.genblk2.arrs.sDat[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[1].slvcnv.rgsl.genblk2.arrs.sDat[15] because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[1].slvcnv.rgsl.genblk2.arrs.sDat[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[1].slvcnv.rgsl.genblk2.arrs.sDat[13] because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[1].slvcnv.rgsl.genblk2.arrs.sDat[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[1].slvcnv.rgsl.genblk2.arrs.sDat[12] because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[1].slvcnv.rgsl.genblk2.arrs.sDat[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[2].slvcnv.rgsl.genblk1.awrs.holdDat[12] because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[2].slvcnv.rgsl.genblk1.awrs.holdDat[11]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[2].slvcnv.rgsl.genblk1.awrs.holdDat[11] because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[2].slvcnv.rgsl.genblk1.awrs.holdDat[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[2].slvcnv.rgsl.genblk1.awrs.holdDat[19] because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[2].slvcnv.rgsl.genblk1.awrs.holdDat[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[2].slvcnv.rgsl.genblk1.awrs.holdDat[17] because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[2].slvcnv.rgsl.genblk1.awrs.holdDat[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[2].slvcnv.rgsl.genblk1.awrs.holdDat[16] because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[2].slvcnv.rgsl.genblk1.awrs.holdDat[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[2].slvcnv.rgsl.genblk1.awrs.holdDat[15] because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[2].slvcnv.rgsl.genblk1.awrs.holdDat[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[2].slvcnv.rgsl.genblk1.awrs.holdDat[14] because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[2].slvcnv.rgsl.genblk1.awrs.holdDat[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[2].slvcnv.rgsl.genblk1.awrs.holdDat[13] because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[2].slvcnv.rgsl.genblk1.awrs.holdDat[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[2].slvcnv.rgsl.genblk1.awrs.holdDat[66] because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[2].slvcnv.rgsl.genblk1.awrs.holdDat[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[2].slvcnv.rgsl.genblk2.arrs.holdDat[19] because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[2].slvcnv.rgsl.genblk2.arrs.holdDat[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[2].slvcnv.rgsl.genblk2.arrs.holdDat[17] because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[2].slvcnv.rgsl.genblk2.arrs.holdDat[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[2].slvcnv.rgsl.genblk2.arrs.holdDat[16] because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[2].slvcnv.rgsl.genblk2.arrs.holdDat[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[2].slvcnv.rgsl.genblk2.arrs.holdDat[15] because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[2].slvcnv.rgsl.genblk2.arrs.holdDat[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[2].slvcnv.rgsl.genblk2.arrs.holdDat[14] because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[2].slvcnv.rgsl.genblk2.arrs.holdDat[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[2].slvcnv.rgsl.genblk2.arrs.holdDat[13] because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[2].slvcnv.rgsl.genblk2.arrs.holdDat[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[2].slvcnv.rgsl.genblk2.arrs.holdDat[12] because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[2].slvcnv.rgsl.genblk2.arrs.holdDat[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[2].slvcnv.rgsl.genblk2.arrs.holdDat[11] because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[2].slvcnv.rgsl.genblk2.arrs.holdDat[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[2].slvcnv.rgsl.genblk2.arrs.holdDat[66] because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[2].slvcnv.rgsl.genblk2.arrs.holdDat[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[2].slvcnv.rgsl.genblk1.awrs.sDat[11] because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[2].slvcnv.rgsl.genblk1.awrs.sDat[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[2].slvcnv.rgsl.genblk1.awrs.sDat[13] because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[2].slvcnv.rgsl.genblk1.awrs.sDat[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[2].slvcnv.rgsl.genblk1.awrs.sDat[66] because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[2].slvcnv.rgsl.genblk1.awrs.sDat[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[2].slvcnv.rgsl.genblk1.awrs.sDat[14] because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[2].slvcnv.rgsl.genblk1.awrs.sDat[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[2].slvcnv.rgsl.genblk1.awrs.sDat[15] because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[2].slvcnv.rgsl.genblk1.awrs.sDat[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[2].slvcnv.rgsl.genblk1.awrs.sDat[16] because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[2].slvcnv.rgsl.genblk1.awrs.sDat[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[2].slvcnv.rgsl.genblk1.awrs.sDat[17] because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[2].slvcnv.rgsl.genblk1.awrs.sDat[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[2].slvcnv.rgsl.genblk1.awrs.sDat[19] because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[2].slvcnv.rgsl.genblk1.awrs.sDat[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[2].slvcnv.rgsl.genblk1.awrs.sDat[12] because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[2].slvcnv.rgsl.genblk1.awrs.sDat[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[2].slvcnv.rgsl.genblk2.arrs.sDat[11] because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[2].slvcnv.rgsl.genblk2.arrs.sDat[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[2].slvcnv.rgsl.genblk2.arrs.sDat[13] because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[2].slvcnv.rgsl.genblk2.arrs.sDat[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[2].slvcnv.rgsl.genblk2.arrs.sDat[15] because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[2].slvcnv.rgsl.genblk2.arrs.sDat[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[2].slvcnv.rgsl.genblk2.arrs.sDat[17] because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[2].slvcnv.rgsl.genblk2.arrs.sDat[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[2].slvcnv.rgsl.genblk2.arrs.sDat[19] because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[2].slvcnv.rgsl.genblk2.arrs.sDat[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[2].slvcnv.rgsl.genblk2.arrs.sDat[16] because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[2].slvcnv.rgsl.genblk2.arrs.sDat[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[2].slvcnv.rgsl.genblk2.arrs.sDat[14] because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[2].slvcnv.rgsl.genblk2.arrs.sDat[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[2].slvcnv.rgsl.genblk2.arrs.sDat[12] because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[2].slvcnv.rgsl.genblk2.arrs.sDat[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[2].slvcnv.rgsl.genblk2.arrs.sDat[66] because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[2].slvcnv.rgsl.genblk2.arrs.sDat[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk2.arrs.holdDat[1] because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk2.arrs.holdDat[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk2.arrs.holdDat[19] because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk2.arrs.holdDat[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk2.arrs.holdDat[17] because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk2.arrs.holdDat[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk2.arrs.holdDat[16] because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk2.arrs.holdDat[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk2.arrs.holdDat[15] because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk2.arrs.holdDat[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk2.arrs.holdDat[14] because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk2.arrs.holdDat[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk2.arrs.holdDat[13] because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk2.arrs.holdDat[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk2.arrs.holdDat[12] because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk2.arrs.holdDat[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk2.arrs.holdDat[11] because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk2.arrs.holdDat[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk2.arrs.holdDat[10] because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk2.arrs.holdDat[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk2.arrs.holdDat[4] because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk2.arrs.holdDat[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk2.arrs.holdDat[3] because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk2.arrs.holdDat[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk2.arrs.holdDat[2] because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk2.arrs.holdDat[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk2.arrs.holdDat[66] because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk2.arrs.holdDat[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk1.awrs.holdDat[12] because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk1.awrs.holdDat[11]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk1.awrs.holdDat[11] because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk1.awrs.holdDat[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk1.awrs.holdDat[4] because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk1.awrs.holdDat[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk1.awrs.holdDat[3] because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk1.awrs.holdDat[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk1.awrs.holdDat[2] because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk1.awrs.holdDat[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk1.awrs.holdDat[1] because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk1.awrs.holdDat[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk1.awrs.holdDat[10] because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk1.awrs.holdDat[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk1.awrs.holdDat[19] because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk1.awrs.holdDat[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk1.awrs.holdDat[17] because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk1.awrs.holdDat[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk1.awrs.holdDat[16] because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk1.awrs.holdDat[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk1.awrs.holdDat[15] because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk1.awrs.holdDat[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk1.awrs.holdDat[14] because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk1.awrs.holdDat[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk1.awrs.holdDat[13] because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk1.awrs.holdDat[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk1.awrs.holdDat[66] because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk1.awrs.holdDat[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk1.awrs.sDat[10] because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk1.awrs.sDat[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk1.awrs.sDat[12] because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk1.awrs.sDat[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk1.awrs.sDat[13] because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk1.awrs.sDat[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk1.awrs.sDat[14] because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk1.awrs.sDat[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk1.awrs.sDat[15] because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk1.awrs.sDat[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk1.awrs.sDat[16] because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk1.awrs.sDat[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk1.awrs.sDat[19] because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk1.awrs.sDat[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk1.awrs.sDat[2] because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk1.awrs.sDat[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk1.awrs.sDat[4] because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk1.awrs.sDat[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk1.awrs.sDat[11] because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk1.awrs.sDat[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk1.awrs.sDat[3] because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk1.awrs.sDat[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk1.awrs.sDat[1] because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk1.awrs.sDat[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk1.awrs.sDat[17] because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk1.awrs.sDat[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk1.awrs.sDat[66] because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk1.awrs.sDat[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk2.arrs.sDat[1] because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk2.arrs.sDat[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk2.arrs.sDat[19] because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk2.arrs.sDat[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk2.arrs.sDat[17] because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk2.arrs.sDat[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk2.arrs.sDat[16] because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk2.arrs.sDat[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk2.arrs.sDat[15] because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk2.arrs.sDat[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk2.arrs.sDat[14] because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk2.arrs.sDat[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk2.arrs.sDat[13] because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk2.arrs.sDat[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk2.arrs.sDat[12] because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk2.arrs.sDat[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk2.arrs.sDat[11] because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk2.arrs.sDat[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk2.arrs.sDat[10] because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk2.arrs.sDat[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk2.arrs.sDat[4] because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk2.arrs.sDat[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk2.arrs.sDat[3] because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk2.arrs.sDat[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk2.arrs.sDat[2] because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk2.arrs.sDat[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk2.arrs.sDat[66] because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk2.arrs.sDat[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[0].mstrconv.rgsl.genblk2.arrs.holdDat[30] because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[0].mstrconv.rgsl.genblk2.arrs.holdDat[22]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[0].mstrconv.rgsl.genblk2.arrs.holdDat[29] because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[0].mstrconv.rgsl.genblk2.arrs.holdDat[22]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[0].mstrconv.rgsl.genblk2.arrs.holdDat[28] because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[0].mstrconv.rgsl.genblk2.arrs.holdDat[22]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[0].mstrconv.rgsl.genblk2.arrs.holdDat[27] because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[0].mstrconv.rgsl.genblk2.arrs.holdDat[22]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[0].mstrconv.rgsl.genblk1.awrs.holdDat[30] because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[0].mstrconv.rgsl.genblk1.awrs.holdDat[29]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[0].mstrconv.rgsl.genblk1.awrs.holdDat[29] because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[0].mstrconv.rgsl.genblk1.awrs.holdDat[28]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[0].mstrconv.rgsl.genblk1.awrs.holdDat[28] because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[0].mstrconv.rgsl.genblk1.awrs.holdDat[27]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[0].mstrconv.rgsl.genblk1.awrs.holdDat[27] because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[0].mstrconv.rgsl.genblk1.awrs.holdDat[22]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[0].mstrconv.rgsl.genblk1.awrs.sDat[29] because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[0].mstrconv.rgsl.genblk1.awrs.sDat[22]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[0].mstrconv.rgsl.genblk1.awrs.sDat[30] because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[0].mstrconv.rgsl.genblk1.awrs.sDat[22]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[0].mstrconv.rgsl.genblk1.awrs.sDat[28] because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[0].mstrconv.rgsl.genblk1.awrs.sDat[22]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[0].mstrconv.rgsl.genblk1.awrs.sDat[27] because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[0].mstrconv.rgsl.genblk1.awrs.sDat[22]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[0].mstrconv.rgsl.genblk2.arrs.sDat[27] because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[0].mstrconv.rgsl.genblk2.arrs.sDat[22]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[0].mstrconv.rgsl.genblk2.arrs.sDat[28] because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[0].mstrconv.rgsl.genblk2.arrs.sDat[22]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[0].mstrconv.rgsl.genblk2.arrs.sDat[29] because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[0].mstrconv.rgsl.genblk2.arrs.sDat[22]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[0].mstrconv.rgsl.genblk2.arrs.sDat[30] because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[0].mstrconv.rgsl.genblk2.arrs.sDat[22]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vlog\core\coreahbtoapb3_penablescheduler.v":111:4:111:9|Removing instance COREAHBTOAPB3_0_0.COREAHBTOAPB3_0_0.U_PenableScheduler.PENABLE because it is equivalent to instance COREAHBTOAPB3_0_0.COREAHBTOAPB3_0_0.U_PenableScheduler.penableSchedulerState[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN114 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\ram_block.v":65:7:65:12|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop\[1\]\.slvcnv.slvCDC.genblk1\.cdc_ARChan.ram.mem_mem_0_0 (in view: work.top(rtl)) of black box view:VIRTEX.RAMB80(PRIM) because it does not drive other instances.
@W: BN114 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\ram_block.v":65:7:65:12|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop\[1\]\.slvcnv.slvCDC.genblk1\.cdc_AWChan.ram.mem_mem_0_0 (in view: work.top(rtl)) of black box view:VIRTEX.RAMB80(PRIM) because it does not drive other instances.
@W: BN132 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreddr_tip\2.0.100\rtl\vlog\core\gate_training.v":1684:3:1684:8|Removing instance DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.RDLVL.RDLVL_SMS.genblk1[1].RDLVL_TRAIN.gate_training.clk_sel_out[2] because it is equivalent to instance DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.CMD_DELAY_LINE_DIRECTION. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreddr_tip\2.0.100\rtl\vlog\core\gate_training.v":1684:3:1684:8|Removing instance DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.RDLVL.RDLVL_SMS.genblk1[0].RDLVL_TRAIN.gate_training.clk_sel_out[2] because it is equivalent to instance DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.CMD_DELAY_LINE_DIRECTION. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreddr_tip\2.0.100\rtl\vlog\core\coreddr_tip_int.v":1051:0:1051:5|Removing instance DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.CLK_SEL[5] because it is equivalent to instance DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.CLK_SEL[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreddr_tip\2.0.100\rtl\vlog\core\coreddr_tip_int.v":1518:0:1518:5|Removing instance DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.DFI_WRLVL_RESP[1] because it is equivalent to instance DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.DFI_WRLVL_RESP[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreddr_tip\2.0.100\rtl\vlog\core\coreddr_tip_int.v":1051:0:1051:5|Removing instance DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.DELAY_LINE_SEL_RD[1] because it is equivalent to instance DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.DELAY_LINE_SEL_RD[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreddr_tip\2.0.100\rtl\vlog\core\coreddr_tip_int.v":1051:0:1051:5|Removing instance DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.DIRECTION[1] because it is equivalent to instance DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.DIRECTION[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreddr_tip\2.0.100\rtl\vlog\core\coreddr_tip_int.v":1051:0:1051:5|Removing instance DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.DIRECTION[7] because it is equivalent to instance DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.DIRECTION[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreddr_tip\2.0.100\rtl\vlog\core\coreddr_tip_int.v":1051:0:1051:5|Removing instance DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.DIRECTION[6] because it is equivalent to instance DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.DIRECTION[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreddr_tip\2.0.100\rtl\vlog\core\coreddr_tip_int.v":1051:0:1051:5|Removing instance DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.DIRECTION[5] because it is equivalent to instance DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.DIRECTION[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreddr_tip\2.0.100\rtl\vlog\core\coreddr_tip_int.v":1051:0:1051:5|Removing instance DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.DIRECTION[4] because it is equivalent to instance DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.DIRECTION[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreddr_tip\2.0.100\rtl\vlog\core\coreddr_tip_int.v":1051:0:1051:5|Removing instance DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.DIRECTION[3] because it is equivalent to instance DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.DIRECTION[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreddr_tip\2.0.100\rtl\vlog\core\coreddr_tip_int.v":1051:0:1051:5|Removing instance DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.DIRECTION[2] because it is equivalent to instance DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.DIRECTION[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreddr_tip\2.0.100\rtl\vlog\core\coreddr_tip_int.v":1051:0:1051:5|Removing instance DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.DIRECTION[16] because it is equivalent to instance DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.DIRECTION[15]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreddr_tip\2.0.100\rtl\vlog\core\coreddr_tip_int.v":1051:0:1051:5|Removing instance DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.DIRECTION[15] because it is equivalent to instance DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.DIRECTION[14]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreddr_tip\2.0.100\rtl\vlog\core\coreddr_tip_int.v":1051:0:1051:5|Removing instance DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.DIRECTION[14] because it is equivalent to instance DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.DIRECTION[13]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreddr_tip\2.0.100\rtl\vlog\core\coreddr_tip_int.v":1051:0:1051:5|Removing instance DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.DIRECTION[13] because it is equivalent to instance DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.DIRECTION[12]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreddr_tip\2.0.100\rtl\vlog\core\coreddr_tip_int.v":1051:0:1051:5|Removing instance DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.DIRECTION[12] because it is equivalent to instance DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.DIRECTION[11]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreddr_tip\2.0.100\rtl\vlog\core\coreddr_tip_int.v":1051:0:1051:5|Removing instance DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.DIRECTION[11] because it is equivalent to instance DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.DIRECTION[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreddr_tip\2.0.100\rtl\vlog\core\coreddr_tip_int.v":1051:0:1051:5|Removing instance DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.DIRECTION[9] because it is equivalent to instance DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.DIRECTION[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreddr_tip\2.0.100\rtl\vlog\core\coreddr_tip_int.v":1051:0:1051:5|Removing instance DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.DQSW_DELAY_LINE_MOVE[0] because it is equivalent to instance DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.TRN_CLK.genblk2[0].dqsw_trainer.current_state[5]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreddr_tip\2.0.100\rtl\vlog\core\coreddr_tip_int.v":1051:0:1051:5|Removing instance DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.DQSW_DELAY_LINE_MOVE[1] because it is equivalent to instance DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.TRN_CLK.genblk2[1].dqsw_trainer.current_state[5]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreddr_tip\2.0.100\rtl\vlog\core\coreddr_tip_int.v":1051:0:1051:5|Removing instance DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.REFCLK_DELAY_LINE_MOVE because it is equivalent to instance DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.TRN_CLK.cmd_addr_trainer.current_state[6]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\public\documents\libero\solution - copy\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_queue_54.v":367:2:367:7|Removing instance MiV_AXI_0.MiV_AXI_0.ChiselTop0.MIV_RV32IMA_L1_AXI_TLTO_AXI4.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_len[0][7] because it is equivalent to instance MiV_AXI_0.MiV_AXI_0.ChiselTop0.MIV_RV32IMA_L1_AXI_TLTO_AXI4.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_len[0][6]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\public\documents\libero\solution - copy\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_queue_54.v":367:2:367:7|Removing instance MiV_AXI_0.MiV_AXI_0.ChiselTop0.MIV_RV32IMA_L1_AXI_TLTO_AXI4.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_len[0][6] because it is equivalent to instance MiV_AXI_0.MiV_AXI_0.ChiselTop0.MIV_RV32IMA_L1_AXI_TLTO_AXI4.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_len[0][5]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\public\documents\libero\solution - copy\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_queue_54.v":367:2:367:7|Removing instance MiV_AXI_0.MiV_AXI_0.ChiselTop0.MIV_RV32IMA_L1_AXI_TLTO_AXI4.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_len[0][5] because it is equivalent to instance MiV_AXI_0.MiV_AXI_0.ChiselTop0.MIV_RV32IMA_L1_AXI_TLTO_AXI4.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_len[0][4]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\slvaxi4protconvwrite.v":396:0:396:5|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[2].slvcnv.slvProtConv.genblk1.u_AXI3ProtConv.SlvPCWr.latAWID[3] because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[2].slvcnv.slvProtConv.genblk1.u_AXI3ProtConv.SlvPCWr.latAWBURST[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreddr_tip\2.0.100\rtl\vlog\core\iog_if.v":205:0:205:5|Removing instance DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.IOG_IF.load_int[4] because it is equivalent to instance DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.IOG_IF.load_int[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreddr_tip\2.0.100\rtl\vlog\core\iog_if.v":205:0:205:5|Removing instance DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.IOG_IF.load_int[6] because it is equivalent to instance DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.IOG_IF.load_int[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreddr_tip\2.0.100\rtl\vlog\core\iog_if.v":205:0:205:5|Removing instance DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.IOG_IF.load_int[7] because it is equivalent to instance DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.IOG_IF.load_int[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreddr_tip\2.0.100\rtl\vlog\core\iog_if.v":205:0:205:5|Removing instance DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.IOG_IF.load_int[5] because it is equivalent to instance DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.IOG_IF.load_int[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreddr_tip\2.0.100\rtl\vlog\core\iog_if.v":205:0:205:5|Removing instance DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.IOG_IF.load_int[3] because it is equivalent to instance DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.IOG_IF.load_int[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreddr_tip\2.0.100\rtl\vlog\core\iog_if.v":205:0:205:5|Removing instance DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.IOG_IF.load_int[2] because it is equivalent to instance DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.IOG_IF.load_int[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreddr_tip\2.0.100\rtl\vlog\core\iog_if.v":205:0:205:5|Removing instance DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.IOG_IF.load_int[1] because it is equivalent to instance DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.IOG_IF.load_int[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreddr_tip\2.0.100\rtl\vlog\core\iog_if.v":205:0:205:5|Removing instance DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.IOG_IF.load_int[12] because it is equivalent to instance DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.IOG_IF.load_int[9]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreddr_tip\2.0.100\rtl\vlog\core\iog_if.v":205:0:205:5|Removing instance DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.IOG_IF.load_int[14] because it is equivalent to instance DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.IOG_IF.load_int[9]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreddr_tip\2.0.100\rtl\vlog\core\iog_if.v":205:0:205:5|Removing instance DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.IOG_IF.load_int[16] because it is equivalent to instance DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.IOG_IF.load_int[9]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreddr_tip\2.0.100\rtl\vlog\core\iog_if.v":205:0:205:5|Removing instance DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.IOG_IF.load_int[15] because it is equivalent to instance DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.IOG_IF.load_int[9]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreddr_tip\2.0.100\rtl\vlog\core\iog_if.v":205:0:205:5|Removing instance DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.IOG_IF.load_int[13] because it is equivalent to instance DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.IOG_IF.load_int[9]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreddr_tip\2.0.100\rtl\vlog\core\iog_if.v":205:0:205:5|Removing instance DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.IOG_IF.load_int[11] because it is equivalent to instance DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.IOG_IF.load_int[9]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreddr_tip\2.0.100\rtl\vlog\core\iog_if.v":205:0:205:5|Removing instance DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.IOG_IF.load_int[10] because it is equivalent to instance DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.IOG_IF.load_int[9]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\public\documents\libero\solution - copy\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_queue_28.v":330:2:330:7|Removing instance MiV_AXI_0.MiV_AXI_0.ChiselTop0.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE.ram_size.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE.ram_size_ram1_[11] because it is equivalent to instance MiV_AXI_0.MiV_AXI_0.ChiselTop0.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE.ram_size.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE.ram_size_ram1_[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\public\documents\libero\solution - copy\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_queue_28.v":330:2:330:7|Removing instance MiV_AXI_0.MiV_AXI_0.ChiselTop0.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE.ram_size.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE.ram_size_ram1_[12] because it is equivalent to instance MiV_AXI_0.MiV_AXI_0.ChiselTop0.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE.ram_size.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE.ram_size_ram1_[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\public\documents\libero\solution - copy\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_queue_28.v":330:2:330:7|Removing instance MiV_AXI_0.MiV_AXI_0.ChiselTop0.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE.ram_size.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE.ram_size_ram1_[13] because it is equivalent to instance MiV_AXI_0.MiV_AXI_0.ChiselTop0.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE.ram_size.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE.ram_size_ram1_[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreddr_tip\2.0.100\rtl\vlog\core\coreddr_tip_int.v":1051:0:1051:5|Removing instance DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.LOAD[4] because it is equivalent to instance DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.LOAD[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreddr_tip\2.0.100\rtl\vlog\core\coreddr_tip_int.v":1051:0:1051:5|Removing instance DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.LOAD[6] because it is equivalent to instance DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.LOAD[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreddr_tip\2.0.100\rtl\vlog\core\coreddr_tip_int.v":1051:0:1051:5|Removing instance DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.LOAD[7] because it is equivalent to instance DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.LOAD[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreddr_tip\2.0.100\rtl\vlog\core\coreddr_tip_int.v":1051:0:1051:5|Removing instance DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.LOAD[5] because it is equivalent to instance DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.LOAD[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreddr_tip\2.0.100\rtl\vlog\core\coreddr_tip_int.v":1051:0:1051:5|Removing instance DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.LOAD[3] because it is equivalent to instance DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.LOAD[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreddr_tip\2.0.100\rtl\vlog\core\coreddr_tip_int.v":1051:0:1051:5|Removing instance DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.LOAD[2] because it is equivalent to instance DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.LOAD[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreddr_tip\2.0.100\rtl\vlog\core\coreddr_tip_int.v":1051:0:1051:5|Removing instance DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.LOAD[1] because it is equivalent to instance DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.LOAD[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreddr_tip\2.0.100\rtl\vlog\core\coreddr_tip_int.v":1051:0:1051:5|Removing instance DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.LOAD[11] because it is equivalent to instance DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.LOAD[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreddr_tip\2.0.100\rtl\vlog\core\coreddr_tip_int.v":1051:0:1051:5|Removing instance DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.LOAD[13] because it is equivalent to instance DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.LOAD[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreddr_tip\2.0.100\rtl\vlog\core\coreddr_tip_int.v":1051:0:1051:5|Removing instance DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.LOAD[15] because it is equivalent to instance DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.LOAD[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreddr_tip\2.0.100\rtl\vlog\core\coreddr_tip_int.v":1051:0:1051:5|Removing instance DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.LOAD[16] because it is equivalent to instance DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.LOAD[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreddr_tip\2.0.100\rtl\vlog\core\coreddr_tip_int.v":1051:0:1051:5|Removing instance DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.LOAD[14] because it is equivalent to instance DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.LOAD[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreddr_tip\2.0.100\rtl\vlog\core\coreddr_tip_int.v":1051:0:1051:5|Removing instance DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.LOAD[12] because it is equivalent to instance DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.LOAD[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreddr_tip\2.0.100\rtl\vlog\core\coreddr_tip_int.v":1051:0:1051:5|Removing instance DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.LOAD[9] because it is equivalent to instance DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.LOAD[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\public\documents\libero\solution - copy\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_queue_11.v":286:2:286:7|Removing instance MiV_AXI_0.MiV_AXI_0.ChiselTop0.tile.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_size.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_size_ram0_[3] because it is equivalent to instance MiV_AXI_0.MiV_AXI_0.ChiselTop0.tile.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_size.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_size_ram0_[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\public\documents\libero\solution - copy\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_queue_11.v":286:2:286:7|Removing instance MiV_AXI_0.MiV_AXI_0.ChiselTop0.tile.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_size.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_size_ram0_[1] because it is equivalent to instance MiV_AXI_0.MiV_AXI_0.ChiselTop0.tile.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_size.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_size_ram0_[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\public\documents\libero\solution - copy\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_queue_11.v":286:2:286:7|Removing instance MiV_AXI_0.MiV_AXI_0.ChiselTop0.tile.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_size.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_size_ram1_[3] because it is equivalent to instance MiV_AXI_0.MiV_AXI_0.ChiselTop0.tile.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_size.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_size_ram1_[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\public\documents\libero\solution - copy\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_queue_11.v":286:2:286:7|Removing instance MiV_AXI_0.MiV_AXI_0.ChiselTop0.tile.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_size.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_size_ram1_[1] because it is equivalent to instance MiV_AXI_0.MiV_AXI_0.ChiselTop0.tile.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_size.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_size_ram1_[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\public\documents\libero\solution - copy\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_queue_54.v":367:2:367:7|Removing instance MiV_AXI_0.MiV_AXI_0.ChiselTop0.MIV_RV32IMA_L1_AXI_TLTO_AXI4.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_user[0][5] because it is equivalent to instance MiV_AXI_0.MiV_AXI_0.ChiselTop0.MIV_RV32IMA_L1_AXI_TLTO_AXI4.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_len[0][0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\public\documents\libero\solution - copy\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_queue_28.v":330:2:330:7|Removing instance MiV_AXI_0.MiV_AXI_0.ChiselTop0.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_size.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_size_ram0_[13] because it is equivalent to instance MiV_AXI_0.MiV_AXI_0.ChiselTop0.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_size.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_size_ram0_[12]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\public\documents\libero\solution - copy\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_queue_28.v":330:2:330:7|Removing instance MiV_AXI_0.MiV_AXI_0.ChiselTop0.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_size.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_size_ram0_[12] because it is equivalent to instance MiV_AXI_0.MiV_AXI_0.ChiselTop0.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_size.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_size_ram0_[11]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\public\documents\libero\solution - copy\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_queue_28.v":330:2:330:7|Removing instance MiV_AXI_0.MiV_AXI_0.ChiselTop0.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_size.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_size_ram0_[11] because it is equivalent to instance MiV_AXI_0.MiV_AXI_0.ChiselTop0.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_size.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_size_ram0_[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\public\documents\libero\solution - copy\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_queue_28.v":330:2:330:7|Removing instance MiV_AXI_0.MiV_AXI_0.ChiselTop0.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_size.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_size_ram1_[13] because it is equivalent to instance MiV_AXI_0.MiV_AXI_0.ChiselTop0.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_size.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_size_ram1_[12]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\public\documents\libero\solution - copy\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_queue_28.v":330:2:330:7|Removing instance MiV_AXI_0.MiV_AXI_0.ChiselTop0.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_size.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_size_ram1_[12] because it is equivalent to instance MiV_AXI_0.MiV_AXI_0.ChiselTop0.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_size.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_size_ram1_[11]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\public\documents\libero\solution - copy\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_queue_28.v":330:2:330:7|Removing instance MiV_AXI_0.MiV_AXI_0.ChiselTop0.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_size.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_size_ram1_[11] because it is equivalent to instance MiV_AXI_0.MiV_AXI_0.ChiselTop0.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_size.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_size_ram1_[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\public\documents\libero\solution - copy\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_queue_28.v":330:2:330:7|Removing instance MiV_AXI_0.MiV_AXI_0.ChiselTop0.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE.ram_size.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE.ram_size_ram0_[13] because it is equivalent to instance MiV_AXI_0.MiV_AXI_0.ChiselTop0.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE.ram_size.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE.ram_size_ram0_[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\public\documents\libero\solution - copy\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_queue_28.v":330:2:330:7|Removing instance MiV_AXI_0.MiV_AXI_0.ChiselTop0.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE.ram_size.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE.ram_size_ram0_[12] because it is equivalent to instance MiV_AXI_0.MiV_AXI_0.ChiselTop0.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE.ram_size.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE.ram_size_ram0_[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\public\documents\libero\solution - copy\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_queue_28.v":330:2:330:7|Removing instance MiV_AXI_0.MiV_AXI_0.ChiselTop0.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE.ram_size.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE.ram_size_ram0_[11] because it is equivalent to instance MiV_AXI_0.MiV_AXI_0.ChiselTop0.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE.ram_size.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE.ram_size_ram0_[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\public\documents\libero\solution - copy\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_queue_6.v":286:2:286:7|Removing instance MiV_AXI_0.MiV_AXI_0.ChiselTop0.sbus.SystemBusFromTiletile.SystemBus_TLCacheCork.MIV_RV32IMA_L1_AXI_QUEUE.ram_size.MIV_RV32IMA_L1_AXI_QUEUE.ram_size_ram0_[1] because it is equivalent to instance MiV_AXI_0.MiV_AXI_0.ChiselTop0.sbus.SystemBusFromTiletile.SystemBus_TLCacheCork.MIV_RV32IMA_L1_AXI_QUEUE.ram_size.MIV_RV32IMA_L1_AXI_QUEUE.ram_size_ram0_[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\public\documents\libero\solution - copy\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_queue_6.v":286:2:286:7|Removing instance MiV_AXI_0.MiV_AXI_0.ChiselTop0.sbus.SystemBusFromTiletile.SystemBus_TLCacheCork.MIV_RV32IMA_L1_AXI_QUEUE.ram_size.MIV_RV32IMA_L1_AXI_QUEUE.ram_size_ram1_[1] because it is equivalent to instance MiV_AXI_0.MiV_AXI_0.ChiselTop0.sbus.SystemBusFromTiletile.SystemBus_TLCacheCork.MIV_RV32IMA_L1_AXI_QUEUE.ram_size.MIV_RV32IMA_L1_AXI_QUEUE.ram_size_ram1_[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[1].mstrconv.rgsl.genblk2.arrs.holdDat[30] because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[1].mstrconv.rgsl.genblk2.arrs.holdDat[29]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[1].mstrconv.rgsl.genblk2.arrs.holdDat[29] because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[1].mstrconv.rgsl.genblk2.arrs.holdDat[28]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[1].mstrconv.rgsl.genblk2.arrs.holdDat[28] because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[1].mstrconv.rgsl.genblk2.arrs.holdDat[27]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[1].mstrconv.rgsl.genblk1.awrs.holdDat[30] because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[1].mstrconv.rgsl.genblk1.awrs.holdDat[29]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[1].mstrconv.rgsl.genblk1.awrs.holdDat[29] because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[1].mstrconv.rgsl.genblk1.awrs.holdDat[28]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[1].mstrconv.rgsl.genblk1.awrs.holdDat[28] because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[1].mstrconv.rgsl.genblk1.awrs.holdDat[27]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[1].mstrconv.rgsl.genblk2.arrs.sDat[30] because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[1].mstrconv.rgsl.genblk2.arrs.sDat[29]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[1].mstrconv.rgsl.genblk2.arrs.sDat[29] because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[1].mstrconv.rgsl.genblk2.arrs.sDat[28]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[1].mstrconv.rgsl.genblk2.arrs.sDat[28] because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[1].mstrconv.rgsl.genblk2.arrs.sDat[27]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[1].mstrconv.rgsl.genblk1.awrs.sDat[30] because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[1].mstrconv.rgsl.genblk1.awrs.sDat[29]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[1].mstrconv.rgsl.genblk1.awrs.sDat[29] because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[1].mstrconv.rgsl.genblk1.awrs.sDat[28]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[1].mstrconv.rgsl.genblk1.awrs.sDat[28] because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[1].mstrconv.rgsl.genblk1.awrs.sDat[27]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4crossbar\targetmuxcontroller.v":838:0:838:5|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.axicb.cb.arcon.trgmx.slaveALEN[7] because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.axicb.cb.arcon.trgmx.slaveALEN[6]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4crossbar\targetmuxcontroller.v":838:0:838:5|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.axicb.cb.arcon.trgmx.slaveALEN[6] because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.axicb.cb.arcon.trgmx.slaveALEN[5]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4crossbar\targetmuxcontroller.v":838:0:838:5|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.axicb.cb.arcon.trgmx.slaveALEN[5] because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.axicb.cb.arcon.trgmx.slaveALEN[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4crossbar\targetmuxcontroller.v":838:0:838:5|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.axicb.cb.awcon.trgmx.slaveALEN[7] because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.axicb.cb.awcon.trgmx.slaveALEN[6]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4crossbar\targetmuxcontroller.v":838:0:838:5|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.axicb.cb.awcon.trgmx.slaveALEN[6] because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.axicb.cb.awcon.trgmx.slaveALEN[5]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4crossbar\targetmuxcontroller.v":838:0:838:5|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.axicb.cb.awcon.trgmx.slaveALEN[5] because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.axicb.cb.awcon.trgmx.slaveALEN[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk2.arrs.holdDat[30] because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk2.arrs.holdDat[29]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk2.arrs.holdDat[29] because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk2.arrs.holdDat[28]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk2.arrs.holdDat[28] because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk2.arrs.holdDat[27]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4crossbar\derr_slave.v":274:0:274:5|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.axicb.cb.derr.readLen[5] because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.axicb.cb.derr.readLen[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4crossbar\derr_slave.v":274:0:274:5|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.axicb.cb.derr.readLen[7] because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.axicb.cb.derr.readLen[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4crossbar\derr_slave.v":274:0:274:5|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.axicb.cb.derr.readLen[6] because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.axicb.cb.derr.readLen[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[2].slvcnv.rgsl.genblk2.arrs.holdDat[30] because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[2].slvcnv.rgsl.genblk2.arrs.holdDat[29]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[2].slvcnv.rgsl.genblk2.arrs.holdDat[29] because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[2].slvcnv.rgsl.genblk2.arrs.holdDat[28]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[2].slvcnv.rgsl.genblk2.arrs.holdDat[28] because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[2].slvcnv.rgsl.genblk2.arrs.holdDat[27]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[1].slvcnv.rgsl.genblk2.arrs.holdDat[30] because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[1].slvcnv.rgsl.genblk2.arrs.holdDat[29]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[1].slvcnv.rgsl.genblk2.arrs.holdDat[29] because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[1].slvcnv.rgsl.genblk2.arrs.holdDat[28]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[1].slvcnv.rgsl.genblk2.arrs.holdDat[28] because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[1].slvcnv.rgsl.genblk2.arrs.holdDat[27]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[1].slvcnv.rgsl.genblk1.awrs.holdDat[28] because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[1].slvcnv.rgsl.genblk1.awrs.holdDat[27]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[1].slvcnv.rgsl.genblk1.awrs.holdDat[29] because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[1].slvcnv.rgsl.genblk1.awrs.holdDat[27]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[1].slvcnv.rgsl.genblk1.awrs.holdDat[30] because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[1].slvcnv.rgsl.genblk1.awrs.holdDat[27]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk1.awrs.holdDat[30] because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk1.awrs.holdDat[27]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk1.awrs.holdDat[29] because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk1.awrs.holdDat[27]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk1.awrs.holdDat[28] because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk1.awrs.holdDat[27]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk2.arrs.sDat[30] because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk2.arrs.sDat[29]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk2.arrs.sDat[29] because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk2.arrs.sDat[28]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk2.arrs.sDat[28] because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk2.arrs.sDat[27]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[2].slvcnv.rgsl.genblk1.awrs.holdDat[30] because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[2].slvcnv.rgsl.genblk1.awrs.holdDat[27]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[2].slvcnv.rgsl.genblk1.awrs.holdDat[29] because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[2].slvcnv.rgsl.genblk1.awrs.holdDat[27]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[2].slvcnv.rgsl.genblk1.awrs.holdDat[28] because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[2].slvcnv.rgsl.genblk1.awrs.holdDat[27]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[2].slvcnv.rgsl.genblk2.arrs.sDat[30] because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[2].slvcnv.rgsl.genblk2.arrs.sDat[29]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[2].slvcnv.rgsl.genblk2.arrs.sDat[29] because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[2].slvcnv.rgsl.genblk2.arrs.sDat[28]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[2].slvcnv.rgsl.genblk2.arrs.sDat[28] because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[2].slvcnv.rgsl.genblk2.arrs.sDat[27]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\public\documents\libero\solution - copy\libero_project\component\work\lsram\coreaxi4sram_0\rtl\vlog\core\coreaxi4sram_slvif.v":244:3:244:8|Removing instance LSRAM_0.COREAXI4SRAM_0.U_LSRAM_COREAXI4SRAM_0_CoreAXI4SRAM_SLVIF.ARLEN_slvif[7] because it is equivalent to instance LSRAM_0.COREAXI4SRAM_0.U_LSRAM_COREAXI4SRAM_0_CoreAXI4SRAM_SLVIF.ARLEN_slvif[6]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\public\documents\libero\solution - copy\libero_project\component\work\lsram\coreaxi4sram_0\rtl\vlog\core\coreaxi4sram_slvif.v":244:3:244:8|Removing instance LSRAM_0.COREAXI4SRAM_0.U_LSRAM_COREAXI4SRAM_0_CoreAXI4SRAM_SLVIF.ARLEN_slvif[6] because it is equivalent to instance LSRAM_0.COREAXI4SRAM_0.U_LSRAM_COREAXI4SRAM_0_CoreAXI4SRAM_SLVIF.ARLEN_slvif[5]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\public\documents\libero\solution - copy\libero_project\component\work\lsram\coreaxi4sram_0\rtl\vlog\core\coreaxi4sram_slvif.v":244:3:244:8|Removing instance LSRAM_0.COREAXI4SRAM_0.U_LSRAM_COREAXI4SRAM_0_CoreAXI4SRAM_SLVIF.ARLEN_slvif[5] because it is equivalent to instance LSRAM_0.COREAXI4SRAM_0.U_LSRAM_COREAXI4SRAM_0_CoreAXI4SRAM_SLVIF.ARLEN_slvif[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk1.awrs.sDat[30] because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk1.awrs.sDat[29]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk1.awrs.sDat[29] because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk1.awrs.sDat[28]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk1.awrs.sDat[28] because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk1.awrs.sDat[27]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\public\documents\libero\solution - copy\libero_project\component\work\lsram\coreaxi4sram_0\rtl\vlog\core\coreaxi4sram_slvif.v":244:3:244:8|Removing instance LSRAM_0.COREAXI4SRAM_0.U_LSRAM_COREAXI4SRAM_0_CoreAXI4SRAM_SLVIF.AWLEN_slvif[7] because it is equivalent to instance LSRAM_0.COREAXI4SRAM_0.U_LSRAM_COREAXI4SRAM_0_CoreAXI4SRAM_SLVIF.AWLEN_slvif[6]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\public\documents\libero\solution - copy\libero_project\component\work\lsram\coreaxi4sram_0\rtl\vlog\core\coreaxi4sram_slvif.v":244:3:244:8|Removing instance LSRAM_0.COREAXI4SRAM_0.U_LSRAM_COREAXI4SRAM_0_CoreAXI4SRAM_SLVIF.AWLEN_slvif[6] because it is equivalent to instance LSRAM_0.COREAXI4SRAM_0.U_LSRAM_COREAXI4SRAM_0_CoreAXI4SRAM_SLVIF.AWLEN_slvif[5]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\public\documents\libero\solution - copy\libero_project\component\work\lsram\coreaxi4sram_0\rtl\vlog\core\coreaxi4sram_slvif.v":244:3:244:8|Removing instance LSRAM_0.COREAXI4SRAM_0.U_LSRAM_COREAXI4SRAM_0_CoreAXI4SRAM_SLVIF.AWLEN_slvif[5] because it is equivalent to instance LSRAM_0.COREAXI4SRAM_0.U_LSRAM_COREAXI4SRAM_0_CoreAXI4SRAM_SLVIF.AWLEN_slvif[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[1].slvcnv.rgsl.genblk1.awrs.sDat[30] because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[1].slvcnv.rgsl.genblk1.awrs.sDat[29]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[1].slvcnv.rgsl.genblk1.awrs.sDat[29] because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[1].slvcnv.rgsl.genblk1.awrs.sDat[28]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[1].slvcnv.rgsl.genblk1.awrs.sDat[28] because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[1].slvcnv.rgsl.genblk1.awrs.sDat[27]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[1].slvcnv.rgsl.genblk2.arrs.sDat[30] because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[1].slvcnv.rgsl.genblk2.arrs.sDat[29]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[1].slvcnv.rgsl.genblk2.arrs.sDat[29] because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[1].slvcnv.rgsl.genblk2.arrs.sDat[28]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[1].slvcnv.rgsl.genblk2.arrs.sDat[28] because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[1].slvcnv.rgsl.genblk2.arrs.sDat[27]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[2].slvcnv.rgsl.genblk1.awrs.sDat[30] because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[2].slvcnv.rgsl.genblk1.awrs.sDat[29]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[2].slvcnv.rgsl.genblk1.awrs.sDat[29] because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[2].slvcnv.rgsl.genblk1.awrs.sDat[28]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[2].slvcnv.rgsl.genblk1.awrs.sDat[28] because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[2].slvcnv.rgsl.genblk1.awrs.sDat[27]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\slvaxi4protconvwrite.v":396:0:396:5|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[2].slvcnv.slvProtConv.genblk1.u_AXI3ProtConv.SlvPCWr.latAWLEN[7] because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[2].slvcnv.slvProtConv.genblk1.u_AXI3ProtConv.SlvPCWr.latAWLEN[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\slvaxi4protconvwrite.v":396:0:396:5|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[2].slvcnv.slvProtConv.genblk1.u_AXI3ProtConv.SlvPCWr.latAWLEN[6] because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[2].slvcnv.slvProtConv.genblk1.u_AXI3ProtConv.SlvPCWr.latAWLEN[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\slvaxi4protconvwrite.v":396:0:396:5|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[2].slvcnv.slvProtConv.genblk1.u_AXI3ProtConv.SlvPCWr.latAWLEN[5] because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[2].slvcnv.slvProtConv.genblk1.u_AXI3ProtConv.SlvPCWr.latAWLEN[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreahblite\5.4.102\rtl\vlog\core\coreahblite_slavearbiter.v":449:4:449:9|Removing instance COREAHBLITE_0_0.COREAHBLITE_0_0.matrix4x16.slavestage_6.slave_arbiter.arbRegSMCurrentState[7] because it is equivalent to instance COREAHBLITE_0_0.COREAHBLITE_0_0.matrix4x16.slavestage_6.slave_arbiter.arbRegSMCurrentState[11]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreahblite\5.4.102\rtl\vlog\core\coreahblite_slavearbiter.v":449:4:449:9|Removing instance COREAHBLITE_0_0.COREAHBLITE_0_0.matrix4x16.slavestage_6.slave_arbiter.arbRegSMCurrentState[3] because it is equivalent to instance COREAHBLITE_0_0.COREAHBLITE_0_0.matrix4x16.slavestage_6.slave_arbiter.arbRegSMCurrentState[11]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreahblite\5.4.102\rtl\vlog\core\coreahblite_slavearbiter.v":449:4:449:9|Removing instance COREAHBLITE_0_0.COREAHBLITE_0_0.matrix4x16.slavestage_6.slave_arbiter.arbRegSMCurrentState[15] because it is equivalent to instance COREAHBLITE_0_0.COREAHBLITE_0_0.matrix4x16.slavestage_6.slave_arbiter.arbRegSMCurrentState[11]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreahblite\5.4.102\rtl\vlog\core\coreahblite_slavearbiter.v":449:4:449:9|Removing instance COREAHBLITE_0_0.COREAHBLITE_0_0.matrix4x16.slavestage_6.slave_arbiter.arbRegSMCurrentState[6] because it is equivalent to instance COREAHBLITE_0_0.COREAHBLITE_0_0.matrix4x16.slavestage_6.slave_arbiter.arbRegSMCurrentState[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreahblite\5.4.102\rtl\vlog\core\coreahblite_slavearbiter.v":449:4:449:9|Removing instance COREAHBLITE_0_0.COREAHBLITE_0_0.matrix4x16.slavestage_6.slave_arbiter.arbRegSMCurrentState[14] because it is equivalent to instance COREAHBLITE_0_0.COREAHBLITE_0_0.matrix4x16.slavestage_6.slave_arbiter.arbRegSMCurrentState[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreahblite\5.4.102\rtl\vlog\core\coreahblite_slavearbiter.v":449:4:449:9|Removing instance COREAHBLITE_0_0.COREAHBLITE_0_0.matrix4x16.slavestage_6.slave_arbiter.arbRegSMCurrentState[10] because it is equivalent to instance COREAHBLITE_0_0.COREAHBLITE_0_0.matrix4x16.slavestage_6.slave_arbiter.arbRegSMCurrentState[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\public\documents\libero\solution - copy\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_queue.v":286:2:286:7|Removing instance MiV_AXI_0.MiV_AXI_0.ChiselTop0.sbus.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_address.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_address_ram1_[30] because it is equivalent to instance MiV_AXI_0.MiV_AXI_0.ChiselTop0.sbus.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_address.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_address_ram1_[29]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\public\documents\libero\solution - copy\libero_project\component\work\lsram\coreaxi4sram_0\rtl\vlog\core\coreaxi4sram_mainctrl.v":1667:3:1667:8|Removing instance LSRAM_0.COREAXI4SRAM_0.U_LSRAM_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL.waddr_sc[2] because it is equivalent to instance LSRAM_0.COREAXI4SRAM_0.U_LSRAM_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL.waddr_aligned[5]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreahblite\5.4.102\rtl\vlog\core\coreahblite_slavearbiter.v":449:4:449:9|Removing instance COREAHBLITE_0_0.COREAHBLITE_0_0.matrix4x16.slavestage_6.slave_arbiter.arbRegSMCurrentState[9] because it is equivalent to instance COREAHBLITE_0_0.COREAHBLITE_0_0.matrix4x16.slavestage_6.slave_arbiter.arbRegSMCurrentState[5]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\public\documents\libero\solution - copy\libero_project\component\work\lsram\coreaxi4sram_0\rtl\vlog\core\coreaxi4sram_mainctrl.v":1667:3:1667:8|Removing instance LSRAM_0.COREAXI4SRAM_0.U_LSRAM_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL.waddr_sc[3] because it is equivalent to instance LSRAM_0.COREAXI4SRAM_0.U_LSRAM_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL.waddr_aligned[6]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4crossbar\transactioncontroller.v":299:1:299:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.axicb.cb.arcon.mstctrlBlk[1].mstctrl.trnscon.genblk3[0].openTransVec[0][8] because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.axicb.cb.arcon.mstctrlBlk[1].mstctrl.trnscon.genblk3[0].openTransVec[0][3]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\public\documents\libero\solution - copy\libero_project\component\work\lsram\coreaxi4sram_0\rtl\vlog\core\coreaxi4sram_mainctrl.v":1667:3:1667:8|Removing instance LSRAM_0.COREAXI4SRAM_0.U_LSRAM_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL.waddr_sc[4] because it is equivalent to instance LSRAM_0.COREAXI4SRAM_0.U_LSRAM_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL.waddr_aligned[7]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\public\documents\libero\solution - copy\libero_project\component\work\lsram\coreaxi4sram_0\rtl\vlog\core\coreaxi4sram_mainctrl.v":1667:3:1667:8|Removing instance LSRAM_0.COREAXI4SRAM_0.U_LSRAM_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL.waddr_sc[12] because it is equivalent to instance LSRAM_0.COREAXI4SRAM_0.U_LSRAM_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL.waddr_aligned[15]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\public\documents\libero\solution - copy\libero_project\component\work\lsram\coreaxi4sram_0\rtl\vlog\core\coreaxi4sram_mainctrl.v":1667:3:1667:8|Removing instance LSRAM_0.COREAXI4SRAM_0.U_LSRAM_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL.waddr_sc[0] because it is equivalent to instance LSRAM_0.COREAXI4SRAM_0.U_LSRAM_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL.waddr_aligned[3]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\public\documents\libero\solution - copy\libero_project\component\work\lsram\coreaxi4sram_0\rtl\vlog\core\coreaxi4sram_mainctrl.v":1667:3:1667:8|Removing instance LSRAM_0.COREAXI4SRAM_0.U_LSRAM_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL.waddr_sc[1] because it is equivalent to instance LSRAM_0.COREAXI4SRAM_0.U_LSRAM_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL.waddr_aligned[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\public\documents\libero\solution - copy\libero_project\component\work\lsram\coreaxi4sram_0\rtl\vlog\core\coreaxi4sram_mainctrl.v":1667:3:1667:8|Removing instance LSRAM_0.COREAXI4SRAM_0.U_LSRAM_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL.waddr_sc[5] because it is equivalent to instance LSRAM_0.COREAXI4SRAM_0.U_LSRAM_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL.waddr_aligned[8]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\public\documents\libero\solution - copy\libero_project\component\work\lsram\coreaxi4sram_0\rtl\vlog\core\coreaxi4sram_mainctrl.v":1667:3:1667:8|Removing instance LSRAM_0.COREAXI4SRAM_0.U_LSRAM_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL.waddr_sc[11] because it is equivalent to instance LSRAM_0.COREAXI4SRAM_0.U_LSRAM_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL.waddr_aligned[14]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\public\documents\libero\solution - copy\libero_project\component\work\lsram\coreaxi4sram_0\rtl\vlog\core\coreaxi4sram_mainctrl.v":1667:3:1667:8|Removing instance LSRAM_0.COREAXI4SRAM_0.U_LSRAM_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL.waddr_sc[10] because it is equivalent to instance LSRAM_0.COREAXI4SRAM_0.U_LSRAM_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL.waddr_aligned[13]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\public\documents\libero\solution - copy\libero_project\component\work\lsram\coreaxi4sram_0\rtl\vlog\core\coreaxi4sram_mainctrl.v":1667:3:1667:8|Removing instance LSRAM_0.COREAXI4SRAM_0.U_LSRAM_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL.waddr_sc[9] because it is equivalent to instance LSRAM_0.COREAXI4SRAM_0.U_LSRAM_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL.waddr_aligned[12]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\public\documents\libero\solution - copy\libero_project\component\work\lsram\coreaxi4sram_0\rtl\vlog\core\coreaxi4sram_mainctrl.v":1667:3:1667:8|Removing instance LSRAM_0.COREAXI4SRAM_0.U_LSRAM_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL.waddr_sc[8] because it is equivalent to instance LSRAM_0.COREAXI4SRAM_0.U_LSRAM_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL.waddr_aligned[11]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\public\documents\libero\solution - copy\libero_project\component\work\lsram\coreaxi4sram_0\rtl\vlog\core\coreaxi4sram_mainctrl.v":1667:3:1667:8|Removing instance LSRAM_0.COREAXI4SRAM_0.U_LSRAM_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL.waddr_sc[7] because it is equivalent to instance LSRAM_0.COREAXI4SRAM_0.U_LSRAM_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL.waddr_aligned[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\public\documents\libero\solution - copy\libero_project\component\work\lsram\coreaxi4sram_0\rtl\vlog\core\coreaxi4sram_mainctrl.v":1667:3:1667:8|Removing instance LSRAM_0.COREAXI4SRAM_0.U_LSRAM_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL.waddr_sc[6] because it is equivalent to instance LSRAM_0.COREAXI4SRAM_0.U_LSRAM_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL.waddr_aligned[9]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\public\documents\libero\solution - copy\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_queue.v":286:2:286:7|Removing instance MiV_AXI_0.MiV_AXI_0.ChiselTop0.sbus.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_address.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_address_ram0_[30] because it is equivalent to instance MiV_AXI_0.MiV_AXI_0.ChiselTop0.sbus.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_address.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_address_ram0_[29]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4crossbar\transactioncontroller.v":299:1:299:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.axicb.cb.awcon.mstctrlBlk[1].mstctrl.trnscon.genblk3[0].openTransVec[0][8] because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.axicb.cb.awcon.mstctrlBlk[1].mstctrl.trnscon.genblk3[0].openTransVec[0][3]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\public\documents\libero\solution - copy\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_queue_54.v":367:2:367:7|Removing instance MiV_AXI_0.MiV_AXI_0.ChiselTop0.MIV_RV32IMA_L1_AXI_TLTO_AXI4.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_addr[0][30] because it is equivalent to instance MiV_AXI_0.MiV_AXI_0.ChiselTop0.MIV_RV32IMA_L1_AXI_TLTO_AXI4.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_addr[0][29]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\public\documents\libero\solution - copy\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_queue_28.v":330:2:330:7|Removing instance MiV_AXI_0.MiV_AXI_0.ChiselTop0.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_addr.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_addr_ram0_[30] because it is equivalent to instance MiV_AXI_0.MiV_AXI_0.ChiselTop0.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_addr.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_addr_ram0_[29]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\public\documents\libero\solution - copy\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_queue_28.v":330:2:330:7|Removing instance MiV_AXI_0.MiV_AXI_0.ChiselTop0.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_addr.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_addr_ram1_[30] because it is equivalent to instance MiV_AXI_0.MiV_AXI_0.ChiselTop0.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_addr.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_addr_ram1_[29]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\public\documents\libero\solution - copy\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_queue_28.v":330:2:330:7|Removing instance MiV_AXI_0.MiV_AXI_0.ChiselTop0.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE.ram_addr.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE.ram_addr_ram0_[30] because it is equivalent to instance MiV_AXI_0.MiV_AXI_0.ChiselTop0.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE.ram_addr.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE.ram_addr_ram0_[29]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\public\documents\libero\solution - copy\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_queue_28.v":330:2:330:7|Removing instance MiV_AXI_0.MiV_AXI_0.ChiselTop0.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE.ram_addr.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE.ram_addr_ram1_[30] because it is equivalent to instance MiV_AXI_0.MiV_AXI_0.ChiselTop0.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE.ram_addr.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE.ram_addr_ram1_[29]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[1].mstrconv.rgsl.genblk2.arrs.holdDat[61] because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[1].mstrconv.rgsl.genblk2.arrs.holdDat[60]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[1].mstrconv.rgsl.genblk1.awrs.holdDat[61] because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[1].mstrconv.rgsl.genblk1.awrs.holdDat[60]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[1].mstrconv.rgsl.genblk2.arrs.sDat[61] because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[1].mstrconv.rgsl.genblk2.arrs.sDat[60]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[1].mstrconv.rgsl.genblk1.awrs.sDat[61] because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[1].mstrconv.rgsl.genblk1.awrs.sDat[60]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\public\documents\libero\solution - copy\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_csrfile.v":1554:2:1554:7|Removing instance MiV_AXI_0.MiV_AXI_0.ChiselTop0.tile.core.csr.reg_mcause[15] because it is equivalent to instance MiV_AXI_0.MiV_AXI_0.ChiselTop0.tile.core.csr.reg_mcause[14]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\public\documents\libero\solution - copy\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_csrfile.v":1554:2:1554:7|Removing instance MiV_AXI_0.MiV_AXI_0.ChiselTop0.tile.core.csr.reg_mcause[14] because it is equivalent to instance MiV_AXI_0.MiV_AXI_0.ChiselTop0.tile.core.csr.reg_mcause[13]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\public\documents\libero\solution - copy\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_csrfile.v":1554:2:1554:7|Removing instance MiV_AXI_0.MiV_AXI_0.ChiselTop0.tile.core.csr.reg_mcause[13] because it is equivalent to instance MiV_AXI_0.MiV_AXI_0.ChiselTop0.tile.core.csr.reg_mcause[12]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\public\documents\libero\solution - copy\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_csrfile.v":1554:2:1554:7|Removing instance MiV_AXI_0.MiV_AXI_0.ChiselTop0.tile.core.csr.reg_mcause[12] because it is equivalent to instance MiV_AXI_0.MiV_AXI_0.ChiselTop0.tile.core.csr.reg_mcause[11]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\public\documents\libero\solution - copy\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_csrfile.v":1554:2:1554:7|Removing instance MiV_AXI_0.MiV_AXI_0.ChiselTop0.tile.core.csr.reg_mcause[11] because it is equivalent to instance MiV_AXI_0.MiV_AXI_0.ChiselTop0.tile.core.csr.reg_mcause[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\public\documents\libero\solution - copy\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_csrfile.v":1554:2:1554:7|Removing instance MiV_AXI_0.MiV_AXI_0.ChiselTop0.tile.core.csr.reg_mcause[9] because it is equivalent to instance MiV_AXI_0.MiV_AXI_0.ChiselTop0.tile.core.csr.reg_mcause[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\public\documents\libero\solution - copy\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_csrfile.v":1554:2:1554:7|Removing instance MiV_AXI_0.MiV_AXI_0.ChiselTop0.tile.core.csr.reg_mcause[8] because it is equivalent to instance MiV_AXI_0.MiV_AXI_0.ChiselTop0.tile.core.csr.reg_mcause[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\public\documents\libero\solution - copy\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_csrfile.v":1554:2:1554:7|Removing instance MiV_AXI_0.MiV_AXI_0.ChiselTop0.tile.core.csr.reg_mcause[7] because it is equivalent to instance MiV_AXI_0.MiV_AXI_0.ChiselTop0.tile.core.csr.reg_mcause[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\public\documents\libero\solution - copy\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_csrfile.v":1554:2:1554:7|Removing instance MiV_AXI_0.MiV_AXI_0.ChiselTop0.tile.core.csr.reg_mcause[6] because it is equivalent to instance MiV_AXI_0.MiV_AXI_0.ChiselTop0.tile.core.csr.reg_mcause[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\public\documents\libero\solution - copy\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_csrfile.v":1554:2:1554:7|Removing instance MiV_AXI_0.MiV_AXI_0.ChiselTop0.tile.core.csr.reg_mcause[5] because it is equivalent to instance MiV_AXI_0.MiV_AXI_0.ChiselTop0.tile.core.csr.reg_mcause[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\public\documents\libero\solution - copy\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_csrfile.v":1554:2:1554:7|Removing instance MiV_AXI_0.MiV_AXI_0.ChiselTop0.tile.core.csr.reg_mcause[4] because it is equivalent to instance MiV_AXI_0.MiV_AXI_0.ChiselTop0.tile.core.csr.reg_mcause[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\public\documents\libero\solution - copy\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_csrfile.v":1554:2:1554:7|Removing instance MiV_AXI_0.MiV_AXI_0.ChiselTop0.tile.core.csr.reg_mcause[30] because it is equivalent to instance MiV_AXI_0.MiV_AXI_0.ChiselTop0.tile.core.csr.reg_mcause[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\public\documents\libero\solution - copy\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_csrfile.v":1554:2:1554:7|Removing instance MiV_AXI_0.MiV_AXI_0.ChiselTop0.tile.core.csr.reg_mcause[29] because it is equivalent to instance MiV_AXI_0.MiV_AXI_0.ChiselTop0.tile.core.csr.reg_mcause[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\public\documents\libero\solution - copy\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_csrfile.v":1554:2:1554:7|Removing instance MiV_AXI_0.MiV_AXI_0.ChiselTop0.tile.core.csr.reg_mcause[28] because it is equivalent to instance MiV_AXI_0.MiV_AXI_0.ChiselTop0.tile.core.csr.reg_mcause[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\public\documents\libero\solution - copy\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_csrfile.v":1554:2:1554:7|Removing instance MiV_AXI_0.MiV_AXI_0.ChiselTop0.tile.core.csr.reg_mcause[27] because it is equivalent to instance MiV_AXI_0.MiV_AXI_0.ChiselTop0.tile.core.csr.reg_mcause[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\public\documents\libero\solution - copy\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_csrfile.v":1554:2:1554:7|Removing instance MiV_AXI_0.MiV_AXI_0.ChiselTop0.tile.core.csr.reg_mcause[26] because it is equivalent to instance MiV_AXI_0.MiV_AXI_0.ChiselTop0.tile.core.csr.reg_mcause[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\public\documents\libero\solution - copy\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_csrfile.v":1554:2:1554:7|Removing instance MiV_AXI_0.MiV_AXI_0.ChiselTop0.tile.core.csr.reg_mcause[25] because it is equivalent to instance MiV_AXI_0.MiV_AXI_0.ChiselTop0.tile.core.csr.reg_mcause[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\public\documents\libero\solution - copy\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_csrfile.v":1554:2:1554:7|Removing instance MiV_AXI_0.MiV_AXI_0.ChiselTop0.tile.core.csr.reg_mcause[24] because it is equivalent to instance MiV_AXI_0.MiV_AXI_0.ChiselTop0.tile.core.csr.reg_mcause[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\public\documents\libero\solution - copy\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_csrfile.v":1554:2:1554:7|Removing instance MiV_AXI_0.MiV_AXI_0.ChiselTop0.tile.core.csr.reg_mcause[23] because it is equivalent to instance MiV_AXI_0.MiV_AXI_0.ChiselTop0.tile.core.csr.reg_mcause[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\public\documents\libero\solution - copy\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_csrfile.v":1554:2:1554:7|Removing instance MiV_AXI_0.MiV_AXI_0.ChiselTop0.tile.core.csr.reg_mcause[22] because it is equivalent to instance MiV_AXI_0.MiV_AXI_0.ChiselTop0.tile.core.csr.reg_mcause[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\public\documents\libero\solution - copy\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_csrfile.v":1554:2:1554:7|Removing instance MiV_AXI_0.MiV_AXI_0.ChiselTop0.tile.core.csr.reg_mcause[21] because it is equivalent to instance MiV_AXI_0.MiV_AXI_0.ChiselTop0.tile.core.csr.reg_mcause[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\public\documents\libero\solution - copy\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_csrfile.v":1554:2:1554:7|Removing instance MiV_AXI_0.MiV_AXI_0.ChiselTop0.tile.core.csr.reg_mcause[20] because it is equivalent to instance MiV_AXI_0.MiV_AXI_0.ChiselTop0.tile.core.csr.reg_mcause[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\public\documents\libero\solution - copy\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_csrfile.v":1554:2:1554:7|Removing instance MiV_AXI_0.MiV_AXI_0.ChiselTop0.tile.core.csr.reg_mcause[19] because it is equivalent to instance MiV_AXI_0.MiV_AXI_0.ChiselTop0.tile.core.csr.reg_mcause[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\public\documents\libero\solution - copy\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_csrfile.v":1554:2:1554:7|Removing instance MiV_AXI_0.MiV_AXI_0.ChiselTop0.tile.core.csr.reg_mcause[18] because it is equivalent to instance MiV_AXI_0.MiV_AXI_0.ChiselTop0.tile.core.csr.reg_mcause[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\public\documents\libero\solution - copy\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_csrfile.v":1554:2:1554:7|Removing instance MiV_AXI_0.MiV_AXI_0.ChiselTop0.tile.core.csr.reg_mcause[17] because it is equivalent to instance MiV_AXI_0.MiV_AXI_0.ChiselTop0.tile.core.csr.reg_mcause[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\public\documents\libero\solution - copy\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_csrfile.v":1554:2:1554:7|Removing instance MiV_AXI_0.MiV_AXI_0.ChiselTop0.tile.core.csr.reg_mcause[16] because it is equivalent to instance MiV_AXI_0.MiV_AXI_0.ChiselTop0.tile.core.csr.reg_mcause[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreddr_tip\2.0.100\rtl\vlog\core\write_callibrator.v":121:0:121:5|Removing instance DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.u_write_callibrator.cal_l_datain_1[55] because it is equivalent to instance DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.u_write_callibrator.cal_l_datain_1[51]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreddr_tip\2.0.100\rtl\vlog\core\write_callibrator.v":121:0:121:5|Removing instance DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.u_write_callibrator.cal_l_datain_1[71] because it is equivalent to instance DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.u_write_callibrator.cal_l_datain_1[67]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreddr_tip\2.0.100\rtl\vlog\core\write_callibrator.v":121:0:121:5|Removing instance DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.u_write_callibrator.cal_l_datain_1[99] because it is equivalent to instance DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.u_write_callibrator.cal_l_datain_1[103]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreddr_tip\2.0.100\rtl\vlog\core\write_callibrator.v":121:0:121:5|Removing instance DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.u_write_callibrator.cal_l_datain_1[97] because it is equivalent to instance DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.u_write_callibrator.cal_l_datain_1[101]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreddr_tip\2.0.100\rtl\vlog\core\write_callibrator.v":121:0:121:5|Removing instance DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.u_write_callibrator.cal_l_datain_1[96] because it is equivalent to instance DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.u_write_callibrator.cal_l_datain_1[100]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreddr_tip\2.0.100\rtl\vlog\core\write_callibrator.v":121:0:121:5|Removing instance DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.u_write_callibrator.cal_l_datain_1[119] because it is equivalent to instance DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.u_write_callibrator.cal_l_datain_1[115]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreddr_tip\2.0.100\rtl\vlog\core\write_callibrator.v":121:0:121:5|Removing instance DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.u_write_callibrator.cal_l_datain_1[118] because it is equivalent to instance DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.u_write_callibrator.cal_l_datain_1[114]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreddr_tip\2.0.100\rtl\vlog\core\write_callibrator.v":121:0:121:5|Removing instance DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.u_write_callibrator.cal_l_datain_1[116] because it is equivalent to instance DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.u_write_callibrator.cal_l_datain_1[112]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreddr_tip\2.0.100\rtl\vlog\core\write_callibrator.v":121:0:121:5|Removing instance DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.u_write_callibrator.cal_l_datain_1[7] because it is equivalent to instance DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.u_write_callibrator.cal_l_datain_1[3]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreddr_tip\2.0.100\rtl\vlog\core\write_callibrator.v":121:0:121:5|Removing instance DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.u_write_callibrator.cal_l_datain_1[5] because it is equivalent to instance DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.u_write_callibrator.cal_l_datain_1[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreddr_tip\2.0.100\rtl\vlog\core\write_callibrator.v":121:0:121:5|Removing instance DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.u_write_callibrator.cal_l_datain_1[39] because it is equivalent to instance DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.u_write_callibrator.cal_l_datain_1[35]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreddr_tip\2.0.100\rtl\vlog\core\write_callibrator.v":121:0:121:5|Removing instance DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.u_write_callibrator.cal_l_datain_1[52] because it is equivalent to instance DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.u_write_callibrator.cal_l_datain_1[48]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreddr_tip\2.0.100\rtl\vlog\core\write_callibrator.v":121:0:121:5|Removing instance DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.u_write_callibrator.cal_l_datain_1[53] because it is equivalent to instance DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.u_write_callibrator.cal_l_datain_1[49]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreddr_tip\2.0.100\rtl\vlog\core\write_callibrator.v":121:0:121:5|Removing instance DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.u_write_callibrator.cal_l_datain_1[54] because it is equivalent to instance DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.u_write_callibrator.cal_l_datain_1[50]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreddr_tip\2.0.100\rtl\vlog\core\write_callibrator.v":121:0:121:5|Removing instance DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.u_write_callibrator.cal_l_datain_1[84] because it is equivalent to instance DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.u_write_callibrator.cal_l_datain_1[80]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreddr_tip\2.0.100\rtl\vlog\core\write_callibrator.v":121:0:121:5|Removing instance DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.u_write_callibrator.cal_l_datain_1[87] because it is equivalent to instance DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.u_write_callibrator.cal_l_datain_1[83]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreddr_tip\2.0.100\rtl\vlog\core\write_callibrator.v":121:0:121:5|Removing instance DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.u_write_callibrator.cal_l_datain_1[117] because it is equivalent to instance DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.u_write_callibrator.cal_l_datain_1[113]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreddr_tip\2.0.100\rtl\vlog\core\write_callibrator.v":121:0:121:5|Removing instance DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.u_write_callibrator.cal_l_datain_1[6] because it is equivalent to instance DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.u_write_callibrator.cal_l_datain_1[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreddr_tip\2.0.100\rtl\vlog\core\write_callibrator.v":121:0:121:5|Removing instance DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.u_write_callibrator.cal_l_datain_1[23] because it is equivalent to instance DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.u_write_callibrator.cal_l_datain_1[19]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreddr_tip\2.0.100\rtl\vlog\core\write_callibrator.v":121:0:121:5|Removing instance DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.u_write_callibrator.cal_l_datain_1[20] because it is equivalent to instance DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.u_write_callibrator.cal_l_datain_1[16]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreddr_tip\2.0.100\rtl\vlog\core\write_callibrator.v":121:0:121:5|Removing instance DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.u_write_callibrator.cal_l_datain_1[38] because it is equivalent to instance DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.u_write_callibrator.cal_l_datain_1[34]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreddr_tip\2.0.100\rtl\vlog\core\write_callibrator.v":121:0:121:5|Removing instance DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.u_write_callibrator.cal_l_datain_1[68] because it is equivalent to instance DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.u_write_callibrator.cal_l_datain_1[64]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreddr_tip\2.0.100\rtl\vlog\core\write_callibrator.v":121:0:121:5|Removing instance DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.u_write_callibrator.cal_l_datain_1[85] because it is equivalent to instance DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.u_write_callibrator.cal_l_datain_1[81]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreddr_tip\2.0.100\rtl\vlog\core\write_callibrator.v":121:0:121:5|Removing instance DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.u_write_callibrator.cal_l_datain_1[98] because it is equivalent to instance DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.u_write_callibrator.cal_l_datain_1[102]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreddr_tip\2.0.100\rtl\vlog\core\write_callibrator.v":121:0:121:5|Removing instance DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.u_write_callibrator.cal_l_datain_1[22] because it is equivalent to instance DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.u_write_callibrator.cal_l_datain_1[18]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreddr_tip\2.0.100\rtl\vlog\core\write_callibrator.v":121:0:121:5|Removing instance DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.u_write_callibrator.cal_l_datain_1[21] because it is equivalent to instance DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.u_write_callibrator.cal_l_datain_1[17]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreddr_tip\2.0.100\rtl\vlog\core\write_callibrator.v":121:0:121:5|Removing instance DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.u_write_callibrator.cal_l_datain_1[37] because it is equivalent to instance DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.u_write_callibrator.cal_l_datain_1[33]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxitoahbl\3.4.100\rtl\vlog\core\coreaxitoahbl_readbytecnt.v":41:4:41:7|Removing instance CORAXITOAHBL_0_0.CORAXITOAHBL_0_0.U_AXISlaveCtrl.U_readByteCnt.validBytes_1_00_dreg[0] because it is equivalent to instance CORAXITOAHBL_0_0.CORAXITOAHBL_0_0.U_AXISlaveCtrl.U_readByteCnt.validBytes_1_00_0_dreg[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BW156 :|Option "-name" of set_clock_groups cannot be forward-annotated; there is no equivalent option in your place-and-route tool.
@W: BW156 :|Option "-name" of set_clock_groups cannot be forward-annotated; there is no equivalent option in your place-and-route tool.
@W: BW156 :|Option "-name" of set_clock_groups cannot be forward-annotated; there is no equivalent option in your place-and-route tool.
@W: BW156 :|Option "-name" of set_clock_groups cannot be forward-annotated; there is no equivalent option in your place-and-route tool.
@W: BW156 :|Option "-name" of set_clock_groups cannot be forward-annotated; there is no equivalent option in your place-and-route tool.
@W: BW156 :|Option "-name" of set_clock_groups cannot be forward-annotated; there is no equivalent option in your place-and-route tool.
@W: BW156 :|Option "-name" of set_clock_groups cannot be forward-annotated; there is no equivalent option in your place-and-route tool.
@W: BW156 :|Option "-name" of set_clock_groups cannot be forward-annotated; there is no equivalent option in your place-and-route tool.
@W: BW150 :|Clock COREJTAGDEBUG_UJ_JTAG_26s_0s_34s_85_0_0|un1_DUT_TCK_inferred_clock in set_clock_groups command cannot be found and will not be forward annotated
@W: MT246 :"c:\users\public\documents\libero\solution - copy\libero_project\component\work\ddr3_0_ddrphy_blk\ddr3_0_ddrphy_blk.v":10570:21:10570:31|Blackbox OUTBUF_FEEDBACK_DIFF is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results)
@W: MT246 :"c:\users\public\documents\libero\solution - copy\libero_project\component\work\ddr3_0_ddrphy_blk\ddr3_0_ddrphy_blk.v":10561:16:10561:22|Blackbox OUTBUF_FEEDBACK is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results)
@W: MT246 :"c:\users\public\documents\libero\solution - copy\libero_project\component\work\ddr3_0_ddrphy_blk\lane_1_iod_dqs\ddr3_0_ddrphy_blk_lane_1_iod_dqs_pf_iod.v":61:19:61:36|Blackbox BIBUF_DIFF_DQS is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results)
@W: MT246 :"c:\users\public\documents\libero\solution - copy\libero_project\component\work\ddr3_0_ddrphy_blk\lane_1_iod_dm\ddr3_0_ddrphy_blk_lane_1_iod_dm_pf_iod.v":43:21:43:40|Blackbox TRIBUFF_FEEDBACK is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results)
@W: MT246 :"c:\users\public\documents\libero\solution - copy\libero_project\component\work\init_monitor\init_monitor_0\init_monitor_init_monitor_0_pf_init_monitor.v":50:12:50:25|Blackbox BANKCTRL_HSIO is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results)
@W: MT246 :"c:\users\public\documents\libero\solution - copy\libero_project\component\work\init_monitor\init_monitor_0\init_monitor_init_monitor_0_pf_init_monitor.v":40:53:40:58|Blackbox INIT is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results)
@W: MT420 |Found inferred clock DDR3_0_DDRPHY_BLK_LANE_1_CTRL_PF_LANECTRL|TX_DQS_inferred_clock with period 10.00ns. Please declare a user-defined clock on net DDR3_0_0.DDRPHY_BLK_0.LANE_1_CTRL.TX_DQS_0.
@W: MT420 |Found inferred clock DDR3_0_DDRPHY_BLK_LANE_1_CTRL_PF_LANECTRL|TX_DQS_270_inferred_clock with period 10.00ns. Please declare a user-defined clock on net DDR3_0_0.DDRPHY_BLK_0.LANE_1_CTRL.LANE_1_CTRL_TX_DQS_270.
@W: MT420 |Found inferred clock DDR3_0_DDRPHY_BLK_LANE_1_CTRL_PF_LANECTRL|RX_DQS_90_inferred_clock[0] with period 10.00ns. Please declare a user-defined clock on net DDR3_0_0.DDRPHY_BLK_0.LANE_1_CTRL.RX_DQS_90_0[0].
@W: MT420 |Found inferred clock DDR3_0_DDRPHY_BLK_LANE_0_CTRL_PF_LANECTRL|TX_DQS_inferred_clock with period 10.00ns. Please declare a user-defined clock on net DDR3_0_0.DDRPHY_BLK_0.LANE_0_CTRL.TX_DQS.
@W: MT420 |Found inferred clock DDR3_0_DDRPHY_BLK_LANE_0_CTRL_PF_LANECTRL|TX_DQS_270_inferred_clock with period 10.00ns. Please declare a user-defined clock on net DDR3_0_0.DDRPHY_BLK_0.LANE_0_CTRL.LANE_0_CTRL_TX_DQS_270.
@W: MT420 |Found inferred clock DDR3_0_DDRPHY_BLK_LANE_0_CTRL_PF_LANECTRL|RX_DQS_90_inferred_clock[0] with period 10.00ns. Please declare a user-defined clock on net DDR3_0_0.DDRPHY_BLK_0.LANE_0_CTRL.RX_DQS_90[0].
@W: MT420 |Found inferred clock DDR3_0_DDRPHY_BLK_LANECTRL_ADDR_CMD_0_PF_LANECTRL|TX_DQS_270_inferred_clock with period 10.00ns. Please declare a user-defined clock on net DDR3_0_0.DDRPHY_BLK_0.LANECTRL_ADDR_CMD_0.TX_DQS_270.
@W: MT420 |Found inferred clock COREJTAGDEBUG_Z70_layer1|iUDRCK_inferred_clock with period 10.00ns. Please declare a user-defined clock on net COREJTAGDebug_0_0.COREJTAGDebug_0_0.iUDRCK_0.
@W: MT447 :"c:/users/public/documents/libero/solution - copy/libero_project/designer/top/synthesis.fdc":15:0:15:0|Timing constraint (through [get_nets { AXI4_Interconnect_0.ARESETN* }] to [get_cells { AXI4_Interconnect_0.*.arst_aclk_sync.sysReset* }]) (false path) was not applied to the design because none of the paths specified by the constraint exist in the design 
@W: MT447 :"c:/users/public/documents/libero/solution - copy/libero_project/designer/top/synthesis.fdc":16:0:16:0|Timing constraint (through [get_nets { AXI4_Interconnect_0.ARESETN* }] to [get_cells { AXI4_Interconnect_0.*.SlvConvertor_loop[*].slvcnv.genblk1.rsync.sysReset* }]) (false path) was not applied to the design because none of the '-to' objects specified by the constraint exist in the design 
@W: MT447 :"c:/users/public/documents/libero/solution - copy/libero_project/designer/top/synthesis.fdc":17:0:17:0|Timing constraint (from [get_cells { AXI4_Interconnect_0.*.SlvConvertor_loop[*].slvcnv.slvCDC.genblk1*.rdGrayCounter.cntGray* }] to [get_cells { AXI4_Interconnect_0.*.SlvConvertor_loop[*].slvcnv.slvCDC.genblk1*.rdPtr_s1* }]) (false path) was not applied to the design because none of the '-from' objects specified by the constraint exist in the design 
@W: MT447 :"c:/users/public/documents/libero/solution - copy/libero_project/designer/top/synthesis.fdc":18:0:18:0|Timing constraint (from [get_cells { AXI4_Interconnect_0.*.SlvConvertor_loop[*].slvcnv.slvCDC.genblk1*.wrGrayCounter.cntGray* }] to [get_cells { AXI4_Interconnect_0.*.SlvConvertor_loop[*].slvcnv.slvCDC.genblk1*.wrPtr_s1* }]) (false path) was not applied to the design because none of the '-from' objects specified by the constraint exist in the design 
@W: MT447 :"c:/users/public/documents/libero/solution - copy/libero_project/designer/top/synthesis.fdc":19:0:19:0|Timing constraint (to [get_pins { DDR3_0_0.DDRPHY_BLK_0.*.I_IOD_*.ARST_N }]) (false path) was not applied to the design because none of the paths specified by the constraint exist in the design 
@W: MT447 :"c:/users/public/documents/libero/solution - copy/libero_project/designer/top/synthesis.fdc":20:0:20:0|Timing constraint (to [get_pins { DDR3_0_0.DDRPHY_BLK_0.LANE_*_CTRL.I_LANECTRL.HS_IO_CLK_PAUSE }]) (false path) was not applied to the design because none of the paths specified by the constraint exist in the design 
@W: MT447 :"c:/users/public/documents/libero/solution - copy/libero_project/designer/top/synthesis.fdc":21:0:21:0|Timing constraint (to [get_pins { DDR3_0_0.DDRPHY_BLK_0.LANECTRL_ADDR_CMD_0.I_LANECTRL*.HS_IO_CLK_PAUSE }]) (false path) was not applied to the design because none of the paths specified by the constraint exist in the design 
@W: MT447 :"c:/users/public/documents/libero/solution - copy/libero_project/designer/top/synthesis.fdc":22:0:22:0|Timing constraint (to [get_pins { DDR3_0_0.DDRPHY_BLK_0.*.I_IOD_*.RX_SYNC_RST* }]) (false path) was not applied to the design because none of the paths specified by the constraint exist in the design 
@W: MT447 :"c:/users/public/documents/libero/solution - copy/libero_project/designer/top/synthesis.fdc":23:0:23:0|Timing constraint (to [get_pins { DDR3_0_0.DDRPHY_BLK_0.*.I_IOD_*.DELAY_LINE_MOVE }]) (false path) was not applied to the design because none of the paths specified by the constraint exist in the design 
@W: MT447 :"c:/users/public/documents/libero/solution - copy/libero_project/designer/top/synthesis.fdc":24:0:24:0|Timing constraint (through [get_pins { DDR3_0_0.DDRPHY_BLK_0.*.I_IOD_*.DELAY_LINE_OUT_OF_RANGE }]) (false path) was not applied to the design because none of the paths specified by the constraint exist in the design 
@W: MT447 :"c:/users/public/documents/libero/solution - copy/libero_project/designer/top/synthesis.fdc":25:0:25:0|Timing constraint (to [get_pins { DDR3_0_0.DDRPHY_BLK_0.LANE_0_CTRL.I_LANECTRL.DDR_READ }]) (false path) was not applied to the design because no matching path was synchronous 
@W: MT447 :"c:/users/public/documents/libero/solution - copy/libero_project/designer/top/synthesis.fdc":26:0:26:0|Timing constraint (to [get_pins { DDR3_0_0.DDRPHY_BLK_0.LANE_0_CTRL.I_LANECTRL.RESET }]) (false path) was not applied to the design because none of the paths specified by the constraint exist in the design 
@W: MT447 :"c:/users/public/documents/libero/solution - copy/libero_project/designer/top/synthesis.fdc":27:0:27:0|Timing constraint (to [get_pins { DDR3_0_0.DDRPHY_BLK_0.LANE_0_CTRL.I_LANECTRL.DELAY_LINE_DIRECTION }]) (false path) was not applied to the design because none of the paths specified by the constraint exist in the design 
@W: MT447 :"c:/users/public/documents/libero/solution - copy/libero_project/designer/top/synthesis.fdc":28:0:28:0|Timing constraint (to [get_pins { DDR3_0_0.DDRPHY_BLK_0.LANE_0_CTRL.I_LANECTRL.DELAY_LINE_MOVE }]) (false path) was not applied to the design because none of the paths specified by the constraint exist in the design 
@W: MT447 :"c:/users/public/documents/libero/solution - copy/libero_project/designer/top/synthesis.fdc":29:0:29:0|Timing constraint (to [get_pins { DDR3_0_0.DDRPHY_BLK_0.LANE_0_CTRL.I_LANECTRL.DELAY_LINE_LOAD DDR3_0_0.DDRPHY_BLK_0.LANE_0_CTRL.I_LANECTRL.DELAY_LINE_SEL }]) (false path) was not applied to the design because none of the paths specified by the constraint exist in the design 
@W: MT447 :"c:/users/public/documents/libero/solution - copy/libero_project/designer/top/synthesis.fdc":30:0:30:0|Timing constraint (to [get_pins { DDR3_0_0.DDRPHY_BLK_0.LANE_0_CTRL.I_LANECTRL.SWITCH }]) (false path) was not applied to the design because none of the paths specified by the constraint exist in the design 
@W: MT447 :"c:/users/public/documents/libero/solution - copy/libero_project/designer/top/synthesis.fdc":31:0:31:0|Timing constraint (to [get_pins { DDR3_0_0.DDRPHY_BLK_0.LANE_0_CTRL.I_LANECTRL.READ_CLK_SEL[2] }]) (false path) was not applied to the design because none of the paths specified by the constraint exist in the design 
@W: MT447 :"c:/users/public/documents/libero/solution - copy/libero_project/designer/top/synthesis.fdc":32:0:32:0|Timing constraint (to [get_pins { DDR3_0_0.DDRPHY_BLK_0.LANE_0_CTRL.I_LANECTRL.DLL_CODE[0] }]) (false path) was not applied to the design because none of the paths specified by the constraint exist in the design 
@W: MT447 :"c:/users/public/documents/libero/solution - copy/libero_project/designer/top/synthesis.fdc":33:0:33:0|Timing constraint (to [get_pins { DDR3_0_0.DDRPHY_BLK_0.LANE_0_CTRL.I_LANECTRL.DLL_CODE[1] }]) (false path) was not applied to the design because none of the paths specified by the constraint exist in the design 
@W: MT447 :"c:/users/public/documents/libero/solution - copy/libero_project/designer/top/synthesis.fdc":34:0:34:0|Timing constraint (to [get_pins { DDR3_0_0.DDRPHY_BLK_0.LANE_0_CTRL.I_LANECTRL.DLL_CODE[2] }]) (false path) was not applied to the design because none of the paths specified by the constraint exist in the design 
@W: MT447 :"c:/users/public/documents/libero/solution - copy/libero_project/designer/top/synthesis.fdc":35:0:35:0|Timing constraint (to [get_pins { DDR3_0_0.DDRPHY_BLK_0.LANE_0_CTRL.I_LANECTRL.DLL_CODE[3] }]) (false path) was not applied to the design because none of the paths specified by the constraint exist in the design 
@W: MT447 :"c:/users/public/documents/libero/solution - copy/libero_project/designer/top/synthesis.fdc":36:0:36:0|Timing constraint (to [get_pins { DDR3_0_0.DDRPHY_BLK_0.LANE_0_CTRL.I_LANECTRL.DLL_CODE[4] }]) (false path) was not applied to the design because none of the paths specified by the constraint exist in the design 
@W: MT447 :"c:/users/public/documents/libero/solution - copy/libero_project/designer/top/synthesis.fdc":37:0:37:0|Timing constraint (to [get_pins { DDR3_0_0.DDRPHY_BLK_0.LANE_0_CTRL.I_LANECTRL.DLL_CODE[5] }]) (false path) was not applied to the design because none of the paths specified by the constraint exist in the design 
@W: MT447 :"c:/users/public/documents/libero/solution - copy/libero_project/designer/top/synthesis.fdc":38:0:38:0|Timing constraint (to [get_pins { DDR3_0_0.DDRPHY_BLK_0.LANE_0_CTRL.I_LANECTRL.DLL_CODE[6] }]) (false path) was not applied to the design because none of the paths specified by the constraint exist in the design 
@W: MT447 :"c:/users/public/documents/libero/solution - copy/libero_project/designer/top/synthesis.fdc":39:0:39:0|Timing constraint (to [get_pins { DDR3_0_0.DDRPHY_BLK_0.LANE_0_CTRL.I_LANECTRL.DLL_CODE[7] }]) (false path) was not applied to the design because none of the paths specified by the constraint exist in the design 
@W: MT447 :"c:/users/public/documents/libero/solution - copy/libero_project/designer/top/synthesis.fdc":40:0:40:0|Timing constraint (to [get_pins { DDR3_0_0.DDRPHY_BLK_0.LANE_1_CTRL.I_LANECTRL.DDR_READ }]) (false path) was not applied to the design because no matching path was synchronous 
@W: MT447 :"c:/users/public/documents/libero/solution - copy/libero_project/designer/top/synthesis.fdc":41:0:41:0|Timing constraint (to [get_pins { DDR3_0_0.DDRPHY_BLK_0.LANE_1_CTRL.I_LANECTRL.RESET }]) (false path) was not applied to the design because none of the paths specified by the constraint exist in the design 
@W: MT447 :"c:/users/public/documents/libero/solution - copy/libero_project/designer/top/synthesis.fdc":42:0:42:0|Timing constraint (to [get_pins { DDR3_0_0.DDRPHY_BLK_0.LANE_1_CTRL.I_LANECTRL.DELAY_LINE_DIRECTION }]) (false path) was not applied to the design because none of the paths specified by the constraint exist in the design 
@W: MT447 :"c:/users/public/documents/libero/solution - copy/libero_project/designer/top/synthesis.fdc":43:0:43:0|Timing constraint (to [get_pins { DDR3_0_0.DDRPHY_BLK_0.LANE_1_CTRL.I_LANECTRL.DELAY_LINE_MOVE }]) (false path) was not applied to the design because none of the paths specified by the constraint exist in the design 
@W: MT447 :"c:/users/public/documents/libero/solution - copy/libero_project/designer/top/synthesis.fdc":44:0:44:0|Timing constraint (to [get_pins { DDR3_0_0.DDRPHY_BLK_0.LANE_1_CTRL.I_LANECTRL.DELAY_LINE_LOAD DDR3_0_0.DDRPHY_BLK_0.LANE_1_CTRL.I_LANECTRL.DELAY_LINE_SEL }]) (false path) was not applied to the design because none of the paths specified by the constraint exist in the design 
@W: MT447 :"c:/users/public/documents/libero/solution - copy/libero_project/designer/top/synthesis.fdc":45:0:45:0|Timing constraint (to [get_pins { DDR3_0_0.DDRPHY_BLK_0.LANE_1_CTRL.I_LANECTRL.SWITCH }]) (false path) was not applied to the design because none of the paths specified by the constraint exist in the design 
@W: MT447 :"c:/users/public/documents/libero/solution - copy/libero_project/designer/top/synthesis.fdc":46:0:46:0|Timing constraint (to [get_pins { DDR3_0_0.DDRPHY_BLK_0.LANE_1_CTRL.I_LANECTRL.READ_CLK_SEL[2] }]) (false path) was not applied to the design because none of the paths specified by the constraint exist in the design 
@W: MT447 :"c:/users/public/documents/libero/solution - copy/libero_project/designer/top/synthesis.fdc":47:0:47:0|Timing constraint (to [get_pins { DDR3_0_0.DDRPHY_BLK_0.LANE_1_CTRL.I_LANECTRL.DLL_CODE[0] }]) (false path) was not applied to the design because none of the paths specified by the constraint exist in the design 
@W: MT447 :"c:/users/public/documents/libero/solution - copy/libero_project/designer/top/synthesis.fdc":48:0:48:0|Timing constraint (to [get_pins { DDR3_0_0.DDRPHY_BLK_0.LANE_1_CTRL.I_LANECTRL.DLL_CODE[1] }]) (false path) was not applied to the design because none of the paths specified by the constraint exist in the design 
@W: MT447 :"c:/users/public/documents/libero/solution - copy/libero_project/designer/top/synthesis.fdc":49:0:49:0|Timing constraint (to [get_pins { DDR3_0_0.DDRPHY_BLK_0.LANE_1_CTRL.I_LANECTRL.DLL_CODE[2] }]) (false path) was not applied to the design because none of the paths specified by the constraint exist in the design 
@W: MT447 :"c:/users/public/documents/libero/solution - copy/libero_project/designer/top/synthesis.fdc":50:0:50:0|Timing constraint (to [get_pins { DDR3_0_0.DDRPHY_BLK_0.LANE_1_CTRL.I_LANECTRL.DLL_CODE[3] }]) (false path) was not applied to the design because none of the paths specified by the constraint exist in the design 
@W: MT447 :"c:/users/public/documents/libero/solution - copy/libero_project/designer/top/synthesis.fdc":51:0:51:0|Timing constraint (to [get_pins { DDR3_0_0.DDRPHY_BLK_0.LANE_1_CTRL.I_LANECTRL.DLL_CODE[4] }]) (false path) was not applied to the design because none of the paths specified by the constraint exist in the design 
@W: MT447 :"c:/users/public/documents/libero/solution - copy/libero_project/designer/top/synthesis.fdc":52:0:52:0|Timing constraint (to [get_pins { DDR3_0_0.DDRPHY_BLK_0.LANE_1_CTRL.I_LANECTRL.DLL_CODE[5] }]) (false path) was not applied to the design because none of the paths specified by the constraint exist in the design 
@W: MT447 :"c:/users/public/documents/libero/solution - copy/libero_project/designer/top/synthesis.fdc":53:0:53:0|Timing constraint (to [get_pins { DDR3_0_0.DDRPHY_BLK_0.LANE_1_CTRL.I_LANECTRL.DLL_CODE[6] }]) (false path) was not applied to the design because none of the paths specified by the constraint exist in the design 
@W: MT447 :"c:/users/public/documents/libero/solution - copy/libero_project/designer/top/synthesis.fdc":54:0:54:0|Timing constraint (to [get_pins { DDR3_0_0.DDRPHY_BLK_0.LANE_1_CTRL.I_LANECTRL.DLL_CODE[7] }]) (false path) was not applied to the design because none of the paths specified by the constraint exist in the design 
@W: MT447 :"c:/users/public/documents/libero/solution - copy/libero_project/designer/top/synthesis.fdc":64:0:64:0|Timing constraint (to [get_pins { DDR3_0_0.CCC_0.pll_inst_0.PHASE_OUT0_SEL }]) (false path) was not applied to the design because none of the paths specified by the constraint exist in the design 
@W: MT447 :"c:/users/public/documents/libero/solution - copy/libero_project/designer/top/synthesis.fdc":65:0:65:0|Timing constraint (to [get_pins { DDR3_0_0.CCC_0.pll_inst_0.PHASE_OUT2_SEL }]) (false path) was not applied to the design because none of the paths specified by the constraint exist in the design 
@W: MT447 :"c:/users/public/documents/libero/solution - copy/libero_project/designer/top/synthesis.fdc":66:0:66:0|Timing constraint (to [get_pins { DDR3_0_0.CCC_0.pll_inst_0.PHASE_OUT3_SEL }]) (false path) was not applied to the design because none of the paths specified by the constraint exist in the design 
