============================================================
  Generated by:           Genus(TM) Synthesis Solution 21.18-s082_1
  Generated on:           Oct 29 2025  05:11:51 pm
  Module:                 biriscv_multiplier
  Operating conditions:   PVT_0P9V_125C 
  Operating conditions:   PVT_1P32V_0C 
  Interconnect mode:      global
  Area mode:              physical library
============================================================


Path 1: MET (2 ps) Setup Check with Pin Stage1_s_reg[3][35]/CK->D
          Group: clk_i
     Startpoint: (R) opcode_opcode_i[12]
          Clock: (R) clk_i
       Endpoint: (F) Stage1_s_reg[3][35]/D
          Clock: (R) clk_i

                     Capture       Launch     
        Clock Edge:+     830            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=     930          100     
                                              
             Setup:-      11                  
       Uncertainty:-      50                  
     Required Time:=     869                  
      Launch Clock:-     100                  
       Input Delay:-     300                  
         Data Path:-     467                  
             Slack:=       2                  

Exceptions/Constraints:
  input_delay             300             biriscv_multiplier.s_line_30_21_1 

#----------------------------------------------------------------------------------------------
#     Timing Point      Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  opcode_opcode_i[12]   -       -     R     (arrival)      1  7.0   264     0     400    (-,-) 
  g36685/Y              -       A->Y  F     CLKINVX8       1  5.7    40    33     433    (-,-) 
  g36684/Y              -       A->Y  R     CLKINVX6       1  3.9    11    10     442    (-,-) 
  g61616/Y              -       A->Y  R     BUFX6          4  8.6    12    19     461    (-,-) 
  g61538/Y              -       B->Y  R     AND2X1         1  3.9    24    31     492    (-,-) 
  g61428/Y              -       C->Y  R     AND3X8        34 70.9    62    67     559    (-,-) 
  g61321/Y              -       B->Y  R     AND2X4        31 59.5    91    81     640    (-,-) 
  g61212/Y              -       A->Y  F     CLKINVX8      27 53.6    55    38     679    (-,-) 
  g61041/Y              -       A1->Y R     OAI22X1        1  3.2    59    42     720    (-,-) 
  g60378/Y              -       A->Y  R     OR2X1          2  6.9    40    40     760    (-,-) 
  g59820__9315/Y        -       B->Y  R     OR2X4         29 57.4    86    66     826    (-,-) 
  g58707__7482/Y        -       B0->Y F     OAI2BB1X1      1  3.3    44    41     867    (-,-) 
  Stage1_s_reg[3][35]/D <<<     -     F     DFFRHQX1       1    -     -     0     867    (-,-) 
#----------------------------------------------------------------------------------------------

