
---------- Begin Simulation Statistics ----------
final_tick                                36059077000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 190773                       # Simulator instruction rate (inst/s)
host_mem_usage                                4491040                       # Number of bytes of host memory used
host_op_rate                                   353179                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    85.04                       # Real time elapsed on the host
host_tick_rate                              424039104                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    16222777                       # Number of instructions simulated
sim_ops                                      30033346                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.036059                       # Number of seconds simulated
sim_ticks                                 36059077000                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect               40                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted               84                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups             25                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses              25                       # Number of indirect misses.
system.cpu0.branchPred.lookups                     84                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted           11                       # Number of mispredicted indirect branches.
system.cpu0.committedInsts                    6222777                       # Number of instructions committed
system.cpu0.committedOps                      9055804                       # Number of ops (including micro ops) committed
system.cpu0.cpi                             11.589384                       # CPI: cycles per instruction
system.cpu0.discardedOps                      1211044                       # Number of ops (including micro ops) which were discarded before commit
system.cpu0.dtb.rdAccesses                    1172528                       # TLB accesses on read requests
system.cpu0.dtb.rdMisses                       225846                       # TLB misses on read requests
system.cpu0.dtb.wrAccesses                    4496453                       # TLB accesses on write requests
system.cpu0.dtb.wrMisses                        17539                       # TLB misses on write requests
system.cpu0.fetch2.amo_instructions                 0                       # Number of memory atomic instructions successfully decoded
system.cpu0.fetch2.fp_instructions                  0                       # Number of floating point instructions successfully decoded
system.cpu0.fetch2.int_instructions                 8                       # Number of integer instructions successfully decoded
system.cpu0.fetch2.load_instructions                0                       # Number of memory load instructions successfully decoded
system.cpu0.fetch2.store_instructions               0                       # Number of memory store instructions successfully decoded
system.cpu0.fetch2.vec_instructions                 0                       # Number of SIMD instructions successfully decoded
system.cpu0.idleCycles                       59628576                       # Total number of cycles that the object has spent stopped
system.cpu0.ipc                              0.086286                       # IPC: instructions per cycle
system.cpu0.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu0.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.itb.wrAccesses                    1447854                       # TLB accesses on write requests
system.cpu0.itb.wrMisses                          263                       # TLB misses on write requests
system.cpu0.numCycles                        72118154                       # number of cpu cycles simulated
system.cpu0.numFetchSuspends                        0                       # Number of times Execute suspended instruction fetching
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.op_class_0::No_OpClass               1997      0.02%      0.02% # Class of committed instruction
system.cpu0.op_class_0::IntAlu                3163327     34.93%     34.95% # Class of committed instruction
system.cpu0.op_class_0::IntMult                    36      0.00%     34.95% # Class of committed instruction
system.cpu0.op_class_0::IntDiv                   1447      0.02%     34.97% # Class of committed instruction
system.cpu0.op_class_0::FloatAdd               671307      7.41%     42.38% # Class of committed instruction
system.cpu0.op_class_0::FloatCmp                    0      0.00%     42.38% # Class of committed instruction
system.cpu0.op_class_0::FloatCvt                  112      0.00%     42.38% # Class of committed instruction
system.cpu0.op_class_0::FloatMult                   0      0.00%     42.38% # Class of committed instruction
system.cpu0.op_class_0::FloatMultAcc                0      0.00%     42.38% # Class of committed instruction
system.cpu0.op_class_0::FloatDiv                    0      0.00%     42.38% # Class of committed instruction
system.cpu0.op_class_0::FloatMisc                   0      0.00%     42.38% # Class of committed instruction
system.cpu0.op_class_0::FloatSqrt                   0      0.00%     42.38% # Class of committed instruction
system.cpu0.op_class_0::SimdAdd                  1140      0.01%     42.40% # Class of committed instruction
system.cpu0.op_class_0::SimdAddAcc                  0      0.00%     42.40% # Class of committed instruction
system.cpu0.op_class_0::SimdAlu                  1367      0.02%     42.41% # Class of committed instruction
system.cpu0.op_class_0::SimdCmp                    12      0.00%     42.41% # Class of committed instruction
system.cpu0.op_class_0::SimdCvt                  1866      0.02%     42.43% # Class of committed instruction
system.cpu0.op_class_0::SimdMisc                 1287      0.01%     42.45% # Class of committed instruction
system.cpu0.op_class_0::SimdMult                    0      0.00%     42.45% # Class of committed instruction
system.cpu0.op_class_0::SimdMultAcc                 0      0.00%     42.45% # Class of committed instruction
system.cpu0.op_class_0::SimdShift                 426      0.00%     42.45% # Class of committed instruction
system.cpu0.op_class_0::SimdShiftAcc                0      0.00%     42.45% # Class of committed instruction
system.cpu0.op_class_0::SimdDiv                     0      0.00%     42.45% # Class of committed instruction
system.cpu0.op_class_0::SimdSqrt                    0      0.00%     42.45% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatAdd                0      0.00%     42.45% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatAlu                0      0.00%     42.45% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatCmp                0      0.00%     42.45% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatCvt                2      0.00%     42.45% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatDiv                0      0.00%     42.45% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatMisc               0      0.00%     42.45% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatMult               0      0.00%     42.45% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatMultAcc            0      0.00%     42.45% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatSqrt               0      0.00%     42.45% # Class of committed instruction
system.cpu0.op_class_0::SimdReduceAdd               0      0.00%     42.45% # Class of committed instruction
system.cpu0.op_class_0::SimdReduceAlu               0      0.00%     42.45% # Class of committed instruction
system.cpu0.op_class_0::SimdReduceCmp               0      0.00%     42.45% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatReduceAdd            0      0.00%     42.45% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatReduceCmp            0      0.00%     42.45% # Class of committed instruction
system.cpu0.op_class_0::SimdAes                     0      0.00%     42.45% # Class of committed instruction
system.cpu0.op_class_0::SimdAesMix                  0      0.00%     42.45% # Class of committed instruction
system.cpu0.op_class_0::SimdSha1Hash                0      0.00%     42.45% # Class of committed instruction
system.cpu0.op_class_0::SimdSha1Hash2               0      0.00%     42.45% # Class of committed instruction
system.cpu0.op_class_0::SimdSha256Hash              0      0.00%     42.45% # Class of committed instruction
system.cpu0.op_class_0::SimdSha256Hash2             0      0.00%     42.45% # Class of committed instruction
system.cpu0.op_class_0::SimdShaSigma2               0      0.00%     42.45% # Class of committed instruction
system.cpu0.op_class_0::SimdShaSigma3               0      0.00%     42.45% # Class of committed instruction
system.cpu0.op_class_0::SimdPredAlu                 0      0.00%     42.45% # Class of committed instruction
system.cpu0.op_class_0::MemRead                 42409      0.47%     42.92% # Class of committed instruction
system.cpu0.op_class_0::MemWrite               244137      2.70%     45.62% # Class of committed instruction
system.cpu0.op_class_0::FloatMemRead           673389      7.44%     53.05% # Class of committed instruction
system.cpu0.op_class_0::FloatMemWrite         4251543     46.95%    100.00% # Class of committed instruction
system.cpu0.op_class_0::IprAccess                   0      0.00%    100.00% # Class of committed instruction
system.cpu0.op_class_0::InstPrefetch                0      0.00%    100.00% # Class of committed instruction
system.cpu0.op_class_0::total                 9055804                       # Class of committed instruction
system.cpu0.tickCycles                       12489578                       # Number of cycles that the object actually ticked
system.cpu0.workload.numSyscalls                   40                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect               92                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted              287                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups             57                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses              57                       # Number of indirect misses.
system.cpu1.branchPred.lookups                    287                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted           39                       # Number of mispredicted indirect branches.
system.cpu1.committedInsts                   10000000                       # Number of instructions committed
system.cpu1.committedOps                     20977542                       # Number of ops (including micro ops) committed
system.cpu1.cpi                              7.211815                       # CPI: cycles per instruction
system.cpu1.discardedOps                      5693114                       # Number of ops (including micro ops) which were discarded before commit
system.cpu1.dtb.rdAccesses                    2461046                       # TLB accesses on read requests
system.cpu1.dtb.rdMisses                        35073                       # TLB misses on read requests
system.cpu1.dtb.wrAccesses                    1493537                       # TLB accesses on write requests
system.cpu1.dtb.wrMisses                          536                       # TLB misses on write requests
system.cpu1.fetch2.amo_instructions                 0                       # Number of memory atomic instructions successfully decoded
system.cpu1.fetch2.fp_instructions                  0                       # Number of floating point instructions successfully decoded
system.cpu1.fetch2.int_instructions                29                       # Number of integer instructions successfully decoded
system.cpu1.fetch2.load_instructions                0                       # Number of memory load instructions successfully decoded
system.cpu1.fetch2.store_instructions               0                       # Number of memory store instructions successfully decoded
system.cpu1.fetch2.vec_instructions                 0                       # Number of SIMD instructions successfully decoded
system.cpu1.idleCycles                       31595957                       # Total number of cycles that the object has spent stopped
system.cpu1.ipc                              0.138661                       # IPC: instructions per cycle
system.cpu1.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu1.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.itb.wrAccesses                    5356888                       # TLB accesses on write requests
system.cpu1.itb.wrMisses                          619                       # TLB misses on write requests
system.cpu1.numCycles                        72118154                       # number of cpu cycles simulated
system.cpu1.numFetchSuspends                        0                       # Number of times Execute suspended instruction fetching
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.op_class_0::No_OpClass             692868      3.30%      3.30% # Class of committed instruction
system.cpu1.op_class_0::IntAlu               16308207     77.74%     81.04% # Class of committed instruction
system.cpu1.op_class_0::IntMult                  2368      0.01%     81.06% # Class of committed instruction
system.cpu1.op_class_0::IntDiv                 162889      0.78%     81.83% # Class of committed instruction
system.cpu1.op_class_0::FloatAdd                25090      0.12%     81.95% # Class of committed instruction
system.cpu1.op_class_0::FloatCmp                    0      0.00%     81.95% # Class of committed instruction
system.cpu1.op_class_0::FloatCvt                 2096      0.01%     81.96% # Class of committed instruction
system.cpu1.op_class_0::FloatMult                   0      0.00%     81.96% # Class of committed instruction
system.cpu1.op_class_0::FloatMultAcc                0      0.00%     81.96% # Class of committed instruction
system.cpu1.op_class_0::FloatDiv                    0      0.00%     81.96% # Class of committed instruction
system.cpu1.op_class_0::FloatMisc                   0      0.00%     81.96% # Class of committed instruction
system.cpu1.op_class_0::FloatSqrt                   0      0.00%     81.96% # Class of committed instruction
system.cpu1.op_class_0::SimdAdd                 24906      0.12%     82.08% # Class of committed instruction
system.cpu1.op_class_0::SimdAddAcc                  0      0.00%     82.08% # Class of committed instruction
system.cpu1.op_class_0::SimdAlu                 86613      0.41%     82.49% # Class of committed instruction
system.cpu1.op_class_0::SimdCmp                  6936      0.03%     82.53% # Class of committed instruction
system.cpu1.op_class_0::SimdCvt                 95642      0.46%     82.98% # Class of committed instruction
system.cpu1.op_class_0::SimdMisc                89955      0.43%     83.41% # Class of committed instruction
system.cpu1.op_class_0::SimdMult                    0      0.00%     83.41% # Class of committed instruction
system.cpu1.op_class_0::SimdMultAcc                 0      0.00%     83.41% # Class of committed instruction
system.cpu1.op_class_0::SimdShift                6163      0.03%     83.44% # Class of committed instruction
system.cpu1.op_class_0::SimdShiftAcc                0      0.00%     83.44% # Class of committed instruction
system.cpu1.op_class_0::SimdDiv                     0      0.00%     83.44% # Class of committed instruction
system.cpu1.op_class_0::SimdSqrt                    0      0.00%     83.44% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatAdd             1714      0.01%     83.45% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatAlu                0      0.00%     83.45% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatCmp                0      0.00%     83.45% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatCvt             8287      0.04%     83.49% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatDiv                0      0.00%     83.49% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatMisc               0      0.00%     83.49% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatMult              82      0.00%     83.49% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatMultAcc            0      0.00%     83.49% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatSqrt               0      0.00%     83.49% # Class of committed instruction
system.cpu1.op_class_0::SimdReduceAdd               0      0.00%     83.49% # Class of committed instruction
system.cpu1.op_class_0::SimdReduceAlu               0      0.00%     83.49% # Class of committed instruction
system.cpu1.op_class_0::SimdReduceCmp               0      0.00%     83.49% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatReduceAdd            0      0.00%     83.49% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatReduceCmp            0      0.00%     83.49% # Class of committed instruction
system.cpu1.op_class_0::SimdAes                     0      0.00%     83.49% # Class of committed instruction
system.cpu1.op_class_0::SimdAesMix                  0      0.00%     83.49% # Class of committed instruction
system.cpu1.op_class_0::SimdSha1Hash                0      0.00%     83.49% # Class of committed instruction
system.cpu1.op_class_0::SimdSha1Hash2               0      0.00%     83.49% # Class of committed instruction
system.cpu1.op_class_0::SimdSha256Hash              0      0.00%     83.49% # Class of committed instruction
system.cpu1.op_class_0::SimdSha256Hash2             0      0.00%     83.49% # Class of committed instruction
system.cpu1.op_class_0::SimdShaSigma2               0      0.00%     83.49% # Class of committed instruction
system.cpu1.op_class_0::SimdShaSigma3               0      0.00%     83.49% # Class of committed instruction
system.cpu1.op_class_0::SimdPredAlu                 0      0.00%     83.49% # Class of committed instruction
system.cpu1.op_class_0::MemRead               1890985      9.01%     92.50% # Class of committed instruction
system.cpu1.op_class_0::MemWrite              1365189      6.51%     99.01% # Class of committed instruction
system.cpu1.op_class_0::FloatMemRead           156640      0.75%     99.76% # Class of committed instruction
system.cpu1.op_class_0::FloatMemWrite           50912      0.24%    100.00% # Class of committed instruction
system.cpu1.op_class_0::IprAccess                   0      0.00%    100.00% # Class of committed instruction
system.cpu1.op_class_0::InstPrefetch                0      0.00%    100.00% # Class of committed instruction
system.cpu1.op_class_0::total                20977542                       # Class of committed instruction
system.cpu1.tickCycles                       40522197                       # Number of cycles that the object actually ticked
system.cpu1.workload.numSyscalls                   92                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       639718                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       1280478                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      2110064                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          209                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      4220194                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            209                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp              62307                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       581173                       # Transaction distribution
system.membus.trans_dist::CleanEvict            58545                       # Transaction distribution
system.membus.trans_dist::ReadExReq            578453                       # Transaction distribution
system.membus.trans_dist::ReadExResp           578453                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         62307                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      1921238                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total      1921238                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                1921238                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     78203712                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total     78203712                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                78203712                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            640760                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  640760    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              640760                       # Request fanout histogram
system.membus.reqLayer4.occupancy          3835423000                       # Layer occupancy (ticks)
system.membus.reqLayer4.utilization              10.6                       # Layer utilization (%)
system.membus.respLayer1.occupancy         3362276250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              9.3                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  36059077000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu0.icache.demand_hits::.cpu0.inst      1436683                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         1436683                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst      1436683                       # number of overall hits
system.cpu0.icache.overall_hits::total        1436683                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst        11104                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total         11104                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst        11104                       # number of overall misses
system.cpu0.icache.overall_misses::total        11104                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst    303142500                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total    303142500                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst    303142500                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total    303142500                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst      1447787                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      1447787                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst      1447787                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      1447787                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.007670                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.007670                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.007670                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.007670                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 27300.297190                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 27300.297190                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 27300.297190                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 27300.297190                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks        11088                       # number of writebacks
system.cpu0.icache.writebacks::total            11088                       # number of writebacks
system.cpu0.icache.demand_mshr_misses::.cpu0.inst        11104                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total        11104                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst        11104                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total        11104                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst    292038500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total    292038500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst    292038500                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total    292038500                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.007670                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.007670                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.007670                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.007670                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 26300.297190                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 26300.297190                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 26300.297190                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 26300.297190                       # average overall mshr miss latency
system.cpu0.icache.replacements                 11088                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst      1436683                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        1436683                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst        11104                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total        11104                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst    303142500                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total    303142500                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst      1447787                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      1447787                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.007670                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.007670                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 27300.297190                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 27300.297190                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst        11104                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total        11104                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst    292038500                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total    292038500                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.007670                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.007670                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 26300.297190                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 26300.297190                       # average ReadReq mshr miss latency
system.cpu0.icache.power_state.pwrStateResidencyTicks::UNDEFINED  36059077000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           15.999621                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs            1447787                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs            11104                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs           130.384276                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            87500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    15.999621                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999976                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999976                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4           16                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses         11593400                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses        11593400                       # Number of data accesses
system.cpu0.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  36059077000                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  36059077000                       # Cumulative time (in ticks) in various power states
system.cpu0.interrupts.clk_domain.clock          8000                       # Clock period in ticks
system.cpu0.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.replacements            0                       # number of replacements
system.cpu0.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  36059077000                       # Cumulative time (in ticks) in various power states
system.cpu0.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu0.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu0.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu0.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu0.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  36059077000                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu0.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  36059077000                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu0.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu0.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu0.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  36059077000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data      4526070                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         4526070                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data      4526070                       # number of overall hits
system.cpu0.dcache.overall_hits::total        4526070                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data       907095                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        907095                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data       907095                       # number of overall misses
system.cpu0.dcache.overall_misses::total       907095                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data  61622202000                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  61622202000                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data  61622202000                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  61622202000                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data      5433165                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      5433165                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data      5433165                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      5433165                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.166955                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.166955                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.166955                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.166955                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 67933.570354                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 67933.570354                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 67933.570354                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 67933.570354                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks       562861                       # number of writebacks
system.cpu0.dcache.writebacks::total           562861                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data       336752                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       336752                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data       336752                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       336752                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data       570343                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total       570343                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data       570343                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total       570343                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data  48691923500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total  48691923500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data  48691923500                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total  48691923500                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.104974                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.104974                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.104974                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.104974                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 85373.053584                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 85373.053584                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 85373.053584                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 85373.053584                       # average overall mshr miss latency
system.cpu0.dcache.replacements                570326                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data       936860                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total         936860                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data         9373                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total         9373                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data    359078000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total    359078000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data       946233                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total       946233                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.009906                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.009906                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 38309.826096                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 38309.826096                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data          333                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total          333                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data         9040                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total         9040                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data    335901000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    335901000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.009554                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.009554                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 37157.190265                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 37157.190265                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data      3589210                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       3589210                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data       897722                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total       897722                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data  61263124000                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total  61263124000                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data      4486932                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      4486932                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.200075                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.200075                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 68242.868059                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 68242.868059                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data       336419                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total       336419                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data       561303                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total       561303                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data  48356022500                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total  48356022500                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.125097                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.125097                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 86149.588547                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 86149.588547                       # average WriteReq mshr miss latency
system.cpu0.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  36059077000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           15.999645                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs            5096412                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs           570342                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs             8.935712                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           178500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    15.999645                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999978                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999978                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           14                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses         44035662                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses        44035662                       # Number of data accesses
system.cpu0.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  36059077000                       # Cumulative time (in ticks) in various power states
system.cpu0.power_state.pwrStateResidencyTicks::ON  36059077000                       # Cumulative time (in ticks) in various power states
system.cpu0.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  36059077000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst      4214853                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         4214853                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst      4214853                       # number of overall hits
system.cpu1.icache.overall_hits::total        4214853                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst      1141876                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total       1141876                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst      1141876                       # number of overall misses
system.cpu1.icache.overall_misses::total      1141876                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst  17545987500                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total  17545987500                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst  17545987500                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total  17545987500                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst      5356729                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      5356729                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst      5356729                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      5356729                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.213167                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.213167                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.213167                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.213167                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 15365.930714                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 15365.930714                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 15365.930714                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 15365.930714                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks      1141859                       # number of writebacks
system.cpu1.icache.writebacks::total          1141859                       # number of writebacks
system.cpu1.icache.demand_mshr_misses::.cpu1.inst      1141876                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total      1141876                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst      1141876                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total      1141876                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst  16404112500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total  16404112500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst  16404112500                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total  16404112500                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.213167                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.213167                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.213167                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.213167                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 14365.931590                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 14365.931590                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 14365.931590                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 14365.931590                       # average overall mshr miss latency
system.cpu1.icache.replacements               1141859                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst      4214853                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        4214853                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst      1141876                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total      1141876                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst  17545987500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total  17545987500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst      5356729                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      5356729                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.213167                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.213167                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 15365.930714                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 15365.930714                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst      1141876                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total      1141876                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst  16404112500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total  16404112500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.213167                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.213167                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 14365.931590                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 14365.931590                       # average ReadReq mshr miss latency
system.cpu1.icache.power_state.pwrStateResidencyTicks::UNDEFINED  36059077000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           15.999604                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs            5356728                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs          1141875                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs             4.691168                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle            94500                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    15.999604                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.999975                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999975                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         43995707                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        43995707                       # Number of data accesses
system.cpu1.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  36059077000                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  36059077000                       # Cumulative time (in ticks) in various power states
system.cpu1.interrupts.clk_domain.clock          8000                       # Clock period in ticks
system.cpu1.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.replacements            0                       # number of replacements
system.cpu1.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  36059077000                       # Cumulative time (in ticks) in various power states
system.cpu1.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu1.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu1.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu1.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu1.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  36059077000                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu1.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  36059077000                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu1.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu1.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu1.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  36059077000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data      3326514                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         3326514                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data      3327449                       # number of overall hits
system.cpu1.dcache.overall_hits::total        3327449                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data       462516                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        462516                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data       463635                       # number of overall misses
system.cpu1.dcache.overall_misses::total       463635                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data  11119265500                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  11119265500                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data  11119265500                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  11119265500                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data      3789030                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      3789030                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data      3791084                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      3791084                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.122067                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.122067                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.122296                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.122296                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 24040.823453                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 24040.823453                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 23982.800047                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 23982.800047                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks       182223                       # number of writebacks
system.cpu1.dcache.writebacks::total           182223                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data        76747                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        76747                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data        76747                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        76747                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data       385769                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total       385769                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data       386807                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total       386807                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data   8431744500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   8431744500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data   8485041500                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   8485041500                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.101812                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.101812                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.102031                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.102031                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 21856.977881                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 21856.977881                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 21936.111549                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 21936.111549                       # average overall mshr miss latency
system.cpu1.dcache.replacements                386791                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data      2074337                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        2074337                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data       297592                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       297592                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data   6325974000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   6325974000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data      2371929                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      2371929                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.125464                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.125464                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 21257.204495                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 21257.204495                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data        12916                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        12916                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data       284676                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       284676                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data   5739417500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   5739417500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.120019                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.120019                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 20161.227149                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 20161.227149                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      1252177                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       1252177                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data       164924                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       164924                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data   4793291500                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total   4793291500                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      1417101                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      1417101                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.116381                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.116381                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 29063.638403                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 29063.638403                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data        63831                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total        63831                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       101093                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       101093                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data   2692327000                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total   2692327000                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.071338                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.071338                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 26632.180270                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 26632.180270                       # average WriteReq mshr miss latency
system.cpu1.dcache.SoftPFReq_hits::.cpu1.data          935                       # number of SoftPFReq hits
system.cpu1.dcache.SoftPFReq_hits::total          935                       # number of SoftPFReq hits
system.cpu1.dcache.SoftPFReq_misses::.cpu1.data         1119                       # number of SoftPFReq misses
system.cpu1.dcache.SoftPFReq_misses::total         1119                       # number of SoftPFReq misses
system.cpu1.dcache.SoftPFReq_accesses::.cpu1.data         2054                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_accesses::total         2054                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_miss_rate::.cpu1.data     0.544791                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_miss_rate::total     0.544791                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_mshr_misses::.cpu1.data         1038                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_misses::total         1038                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::.cpu1.data     53297000                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::total     53297000                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::.cpu1.data     0.505355                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::total     0.505355                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu1.data 51345.857418                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::total 51345.857418                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  36059077000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           15.999629                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs            3714256                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs           386807                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs             9.602349                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle           188500                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    15.999629                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.999977                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.999977                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         30715479                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        30715479                       # Number of data accesses
system.cpu1.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  36059077000                       # Cumulative time (in ticks) in various power states
system.cpu1.power_state.pwrStateResidencyTicks::ON  36059077000                       # Cumulative time (in ticks) in various power states
system.cpu1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  36059077000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst                8894                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data                7253                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst             1111989                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              341233                       # number of demand (read+write) hits
system.l2.demand_hits::total                  1469369                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst               8894                       # number of overall hits
system.l2.overall_hits::.cpu0.data               7253                       # number of overall hits
system.l2.overall_hits::.cpu1.inst            1111989                       # number of overall hits
system.l2.overall_hits::.cpu1.data             341233                       # number of overall hits
system.l2.overall_hits::total                 1469369                       # number of overall hits
system.l2.demand_misses::.cpu0.inst              2210                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data            563090                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst             29887                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data             45574                       # number of demand (read+write) misses
system.l2.demand_misses::total                 640761                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst             2210                       # number of overall misses
system.l2.overall_misses::.cpu0.data           563090                       # number of overall misses
system.l2.overall_misses::.cpu1.inst            29887                       # number of overall misses
system.l2.overall_misses::.cpu1.data            45574                       # number of overall misses
system.l2.overall_misses::total                640761                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst    176630000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data  47733201500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst   2772153000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data   4251482500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      54933467000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst    176630000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data  47733201500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst   2772153000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data   4251482500                       # number of overall miss cycles
system.l2.overall_miss_latency::total     54933467000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst           11104                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data          570343                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst         1141876                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data          386807                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              2110130                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst          11104                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data         570343                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst        1141876                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data         386807                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             2110130                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.199027                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.987283                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.026174                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.117821                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.303659                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.199027                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.987283                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.026174                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.117821                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.303659                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 79923.076923                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 84770.110462                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 92754.475190                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 93287.455567                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 85731.601955                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 79923.076923                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 84770.110462                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 92754.475190                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 93287.455567                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 85731.601955                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              581173                       # number of writebacks
system.l2.writebacks::total                    581173                       # number of writebacks
system.l2.demand_mshr_misses::.cpu0.inst         2210                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data       563090                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst        29887                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data        45574                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            640761                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst         2210                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data       563090                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst        29887                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data        45574                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           640761                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst    154530000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data  42102311500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst   2473283000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data   3795742500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  48525867000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst    154530000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data  42102311500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst   2473283000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data   3795742500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  48525867000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.199027                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.987283                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.026174                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.117821                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.303659                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.199027                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.987283                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.026174                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.117821                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.303659                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 69923.076923                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 74770.128221                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 82754.475190                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 83287.455567                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 75731.617561                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 69923.076923                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 74770.128221                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 82754.475190                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 83287.455567                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 75731.617561                       # average overall mshr miss latency
system.l2.replacements                         639900                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       745084                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           745084                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       745084                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       745084                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks      1152947                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total          1152947                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks      1152947                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total      1152947                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks           27                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total            27                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu0.data             1371                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data            82602                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 83973                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data         559932                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data          18522                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              578454                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data  47474292500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data   1643749500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   49118042000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data       561303                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data       101124                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            662427                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.997557                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.183161                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.873234                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 84785.817742                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 88745.788792                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 84912.615351                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu0.data       559932                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data        18522                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         578454                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data  41874982500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data   1458529500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  43333512000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.997557                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.183161                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.873234                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 74785.835601                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 78745.788792                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 74912.632638                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst          8894                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst       1111989                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total            1120883                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst         2210                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst        29887                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            32097                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst    176630000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst   2772153000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   2948783000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst        11104                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst      1141876                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total        1152980                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.199027                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.026174                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.027838                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 79923.076923                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 92754.475190                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 91870.984827                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst         2210                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst        29887                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        32097                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst    154530000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst   2473283000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   2627813000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.199027                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.026174                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.027838                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 69923.076923                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 82754.475190                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 81870.984827                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data         5882                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       258631                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            264513                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data         3158                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data        27052                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           30210                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data    258909000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data   2607733000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   2866642000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data         9040                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data       285683                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        294723                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.349336                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.094692                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.102503                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 81985.117163                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 96397.050126                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 94890.499834                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu0.data         3158                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data        27052                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        30210                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data    227329000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data   2337213000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   2564542000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.349336                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.094692                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.102503                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 71985.117163                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 86397.050126                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 84890.499834                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  36059077000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  1023.303617                       # Cycle average of tags in use
system.l2.tags.total_refs                     4220166                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    640924                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      6.584503                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       1.498256                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        2.665305                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data      381.047667                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst      292.636992                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data      345.455396                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.001463                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.002603                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.372117                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.285778                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.337359                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999320                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          1024                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          179                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          273                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          140                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          242                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4          190                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  34402476                       # Number of tag accesses
system.l2.tags.data_accesses                 34402476                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  36059077000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.bytes_read::.cpu0.inst        141440                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data      36037696                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst       1912768                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data       2916736                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           41008640                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst       141440                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst      1912768                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       2054208                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     37195072                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        37195072                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst           2210                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data         563089                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst          29887                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data          45574                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              640760                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       581173                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             581173                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst          3922452                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        999407056                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst         53045395                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data         80887705                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1137262609                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst      3922452                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst     53045395                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         56967848                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks     1031503718                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total           1031503718                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks     1031503718                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst         3922452                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       999407056                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst        53045395                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data        80887705                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           2168766328                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    581163.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples      2210.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples    563012.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples     29887.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples     45215.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000157877750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        36239                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        36239                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             1782712                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             545909                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      640760                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     581173                       # Number of write requests accepted
system.mem_ctrls.readBursts                    640760                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   581173                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    436                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                    10                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             39916                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             39773                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             39155                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             42078                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             39792                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             38921                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             37949                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             39870                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             40670                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             43889                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            39287                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            42281                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            40731                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            39141                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            37965                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            38906                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             36335                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             36029                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             35887                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             36045                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             36162                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             36063                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             36227                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             36634                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             36363                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             36161                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            36385                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            38019                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            36555                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            36376                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            35737                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            36158                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.71                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      26.35                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  10112296750                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 3201620000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             22118371750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     15792.47                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                34542.47                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   555119                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  532892                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 86.69                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                91.69                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                640760                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               581173                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  366153                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  248393                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   24812                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     945                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      21                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    185                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    315                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  21198                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  35674                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  36495                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  36613                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  36455                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  36510                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  36678                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  36522                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  38252                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  39183                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  37005                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  39467                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  40089                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  37141                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  36980                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  36298                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     87                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       133447                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    585.790374                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   336.014026                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   442.194683                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        39274     29.43%     29.43% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        13633     10.22%     39.65% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         4780      3.58%     43.23% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         3254      2.44%     45.67% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         2946      2.21%     47.87% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         2709      2.03%     49.90% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         2861      2.14%     52.05% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         3066      2.30%     54.35% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        60924     45.65%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       133447                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        36239                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      17.669196                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     17.372143                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev      7.386271                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-31          36125     99.69%     99.69% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-63            49      0.14%     99.82% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-95            26      0.07%     99.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-127           13      0.04%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-159           11      0.03%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-191            5      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-223            2      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::224-255            4      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::288-319            3      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::864-895            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         36239                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        36239                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.036204                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.033460                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.314771                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            35659     98.40%     98.40% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              175      0.48%     98.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              175      0.48%     99.37% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              140      0.39%     99.75% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               83      0.23%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                7      0.02%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         36239                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               40980736                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   27904                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                37192704                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                41008640                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             37195072                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1136.49                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                      1031.44                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1137.26                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                   1031.50                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        16.94                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     8.88                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    8.06                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   36059047000                       # Total gap between requests
system.mem_ctrls.avgGap                      29509.84                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst       141440                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data     36032768                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst      1912768                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data      2893760                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     37192704                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 3922452.036140581127                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 999270391.751846551895                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 53045395.476983502507                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 80250528.875156730413                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 1031438048.178548693657                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst         2210                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data       563089                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst        29887                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data        45574                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       581173                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst     63923250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data  18904540500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst   1238225000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data   1911683000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 902919768500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     28924.55                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     33572.92                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     41430.22                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     41946.79                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   1553616.17                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    89.07                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            498286320                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            264845460                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          2305291800                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         1522955880                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     2846397840.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      14925174690                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       1278117600                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        23641069590                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        655.620486                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   3149144000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   1204060000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  31705873000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            454539540                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            241585905                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          2266621560                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         1510574040                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     2846397840.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      14790842220                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       1391239680                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        23501800785                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        651.758246                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   3440095750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   1204060000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  31414921250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  36059077000                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.trans_dist::ReadResp           1447702                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      1326257                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean      1152947                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          270760                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           662427                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          662426                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq       1152980                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       294723                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side        33296                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side      1711011                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side      3425610                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      1160405                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               6330322                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side      1420288                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side     72524992                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side    146158976                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side     36417920                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              256522176                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          639900                       # Total snoops (count)
system.tol2bus.snoopTraffic                  37195072                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          2750030                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000076                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.008717                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                2749821     99.99%     99.99% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    209      0.01%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            2750030                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         4008128000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             11.1                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy         580243434                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             1.6                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy        1712828468                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             4.8                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         861671158                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.4                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy          16678455                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  36059077000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
