$date
	Wed Sep 24 05:09:01 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module overlap_tb $end
$var wire 1 ! y $end
$var reg 1 " clk $end
$var reg 1 # rst $end
$var reg 1 $ x $end
$scope module uut $end
$var wire 1 " clk $end
$var wire 1 # rst $end
$var wire 1 $ x $end
$var parameter 3 % s0 $end
$var parameter 3 & s1 $end
$var parameter 3 ' s2 $end
$var parameter 3 ( s3 $end
$var parameter 3 ) s4 $end
$var reg 3 * next_state [2:0] $end
$var reg 3 + state [2:0] $end
$var reg 1 ! y $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b100 )
b11 (
b10 '
b1 &
b0 %
$end
#0
$dumpvars
bx +
b0 *
0$
x#
0"
x!
$end
#5
0!
b0 +
1#
1"
#10
0#
0"
#15
1"
#20
b1 *
0"
1$
#25
b1 +
1"
#30
b10 *
0"
0$
#35
b0 *
b10 +
1"
#40
b11 *
0"
1$
#45
b1 *
b11 +
1"
#50
b100 *
0"
0$
#55
1!
b0 *
b100 +
1"
#60
b11 *
0"
1$
#65
0!
b1 *
b11 +
1"
#70
b100 *
0"
0$
#75
1!
b0 *
b100 +
1"
#80
b11 *
0"
1$
#85
0!
b1 *
b11 +
1"
#90
b100 *
0"
0$
#95
1!
b0 *
b100 +
1"
#100
b11 *
0"
1$
#105
0!
b1 *
b11 +
1"
#110
b100 *
0"
0$
#115
1!
b0 *
b100 +
1"
#120
b11 *
0"
1$
#125
0!
b1 *
b11 +
1"
#130
b100 *
0"
0$
#135
1!
b0 *
b100 +
1"
#140
0"
