# 1 "arch/arm/boot/dts/imx27-phytec-phycore-rdk.dts"
# 1 "<command-line>"
# 1 "arch/arm/boot/dts/imx27-phytec-phycore-rdk.dts"
# 10 "arch/arm/boot/dts/imx27-phytec-phycore-rdk.dts"
# 1 "arch/arm/boot/dts/imx27-phytec-phycore-som.dtsi" 1
# 12 "arch/arm/boot/dts/imx27-phytec-phycore-som.dtsi"
/dts-v1/;
# 1 "arch/arm/boot/dts/imx27.dtsi" 1
# 12 "arch/arm/boot/dts/imx27.dtsi"
# 1 "arch/arm/boot/dts/skeleton.dtsi" 1






/ {
 #address-cells = <1>;
 #size-cells = <1>;
 chosen { };
 aliases { };
 memory { device_type = "memory"; reg = <0 0>; };
};
# 13 "arch/arm/boot/dts/imx27.dtsi" 2
# 1 "arch/arm/boot/dts/imx27-pinfunc.h" 1
# 14 "arch/arm/boot/dts/imx27.dtsi" 2
# 1 "/home/jtreep/LINUX/gitc/armv7-multiplatform/KERNEL/arch/arm/boot/dts/include/dt-bindings/input/input.h" 1
# 15 "arch/arm/boot/dts/imx27.dtsi" 2
# 1 "/home/jtreep/LINUX/gitc/armv7-multiplatform/KERNEL/arch/arm/boot/dts/include/dt-bindings/interrupt-controller/irq.h" 1
# 16 "arch/arm/boot/dts/imx27.dtsi" 2
# 1 "/home/jtreep/LINUX/gitc/armv7-multiplatform/KERNEL/arch/arm/boot/dts/include/dt-bindings/gpio/gpio.h" 1
# 17 "arch/arm/boot/dts/imx27.dtsi" 2

/ {
 aliases {
  ethernet0 = &fec;
  gpio0 = &gpio1;
  gpio1 = &gpio2;
  gpio2 = &gpio3;
  gpio3 = &gpio4;
  gpio4 = &gpio5;
  gpio5 = &gpio6;
  i2c0 = &i2c1;
  i2c1 = &i2c2;
  serial0 = &uart1;
  serial1 = &uart2;
  serial2 = &uart3;
  serial3 = &uart4;
  serial4 = &uart5;
  serial5 = &uart6;
  spi0 = &cspi1;
  spi1 = &cspi2;
  spi2 = &cspi3;
 };

 aitc: aitc-interrupt-controller@e0000000 {
  compatible = "fsl,imx27-aitc", "fsl,avic";
  interrupt-controller;
  #interrupt-cells = <1>;
  reg = <0x10040000 0x1000>;
 };

 clocks {
  #address-cells = <1>;
  #size-cells = <0>;

  osc26m {
   compatible = "fsl,imx-osc26m", "fixed-clock";
   #clock-cells = <0>;
   clock-frequency = <26000000>;
  };
 };

 cpus {
  #size-cells = <0>;
  #address-cells = <1>;

  cpu: cpu@0 {
   device_type = "cpu";
   compatible = "arm,arm926ej-s";
   operating-points = <

    266000 1300000
    399000 1450000
   >;
   clock-latency = <62500>;
   clocks = <&clks 18>;
   voltage-tolerance = <5>;
  };
 };

 soc {
  #address-cells = <1>;
  #size-cells = <1>;
  compatible = "simple-bus";
  interrupt-parent = <&aitc>;
  ranges;

  aipi@10000000 {
   compatible = "fsl,aipi-bus", "simple-bus";
   #address-cells = <1>;
   #size-cells = <1>;
   reg = <0x10000000 0x20000>;
   ranges;

   dma: dma@10001000 {
    compatible = "fsl,imx27-dma";
    reg = <0x10001000 0x1000>;
    interrupts = <32>;
    clocks = <&clks 50>, <&clks 70>;
    clock-names = "ipg", "ahb";
    #dma-cells = <1>;
    #dma-channels = <16>;
   };

   wdog: wdog@10002000 {
    compatible = "fsl,imx27-wdt", "fsl,imx21-wdt";
    reg = <0x10002000 0x1000>;
    interrupts = <27>;
    clocks = <&clks 74>;
   };

   gpt1: timer@10003000 {
    compatible = "fsl,imx27-gpt", "fsl,imx1-gpt";
    reg = <0x10003000 0x1000>;
    interrupts = <26>;
    clocks = <&clks 46>, <&clks 61>;
    clock-names = "ipg", "per";
   };

   gpt2: timer@10004000 {
    compatible = "fsl,imx27-gpt", "fsl,imx1-gpt";
    reg = <0x10004000 0x1000>;
    interrupts = <25>;
    clocks = <&clks 45>, <&clks 61>;
    clock-names = "ipg", "per";
   };

   gpt3: timer@10005000 {
    compatible = "fsl,imx27-gpt", "fsl,imx1-gpt";
    reg = <0x10005000 0x1000>;
    interrupts = <24>;
    clocks = <&clks 44>, <&clks 61>;
    clock-names = "ipg", "per";
   };

   pwm: pwm@10006000 {
    #pwm-cells = <2>;
    compatible = "fsl,imx27-pwm";
    reg = <0x10006000 0x1000>;
    interrupts = <23>;
    clocks = <&clks 34>, <&clks 61>;
    clock-names = "ipg", "per";
   };

   kpp: kpp@10008000 {
    compatible = "fsl,imx27-kpp", "fsl,imx21-kpp";
    reg = <0x10008000 0x1000>;
    interrupts = <21>;
    clocks = <&clks 37>;
    status = "disabled";
   };

   owire: owire@10009000 {
    compatible = "fsl,imx27-owire", "fsl,imx21-owire";
    reg = <0x10009000 0x1000>;
    clocks = <&clks 35>;
    status = "disabled";
   };

   uart1: serial@1000a000 {
    compatible = "fsl,imx27-uart", "fsl,imx21-uart";
    reg = <0x1000a000 0x1000>;
    interrupts = <20>;
    clocks = <&clks 81>, <&clks 61>;
    clock-names = "ipg", "per";
    status = "disabled";
   };

   uart2: serial@1000b000 {
    compatible = "fsl,imx27-uart", "fsl,imx21-uart";
    reg = <0x1000b000 0x1000>;
    interrupts = <19>;
    clocks = <&clks 80>, <&clks 61>;
    clock-names = "ipg", "per";
    status = "disabled";
   };

   uart3: serial@1000c000 {
    compatible = "fsl,imx27-uart", "fsl,imx21-uart";
    reg = <0x1000c000 0x1000>;
    interrupts = <18>;
    clocks = <&clks 79>, <&clks 61>;
    clock-names = "ipg", "per";
    status = "disabled";
   };

   uart4: serial@1000d000 {
    compatible = "fsl,imx27-uart", "fsl,imx21-uart";
    reg = <0x1000d000 0x1000>;
    interrupts = <17>;
    clocks = <&clks 78>, <&clks 61>;
    clock-names = "ipg", "per";
    status = "disabled";
   };

   cspi1: cspi@1000e000 {
    #address-cells = <1>;
    #size-cells = <0>;
    compatible = "fsl,imx27-cspi";
    reg = <0x1000e000 0x1000>;
    interrupts = <16>;
    clocks = <&clks 53>, <&clks 60>;
    clock-names = "ipg", "per";
    status = "disabled";
   };

   cspi2: cspi@1000f000 {
    #address-cells = <1>;
    #size-cells = <0>;
    compatible = "fsl,imx27-cspi";
    reg = <0x1000f000 0x1000>;
    interrupts = <15>;
    clocks = <&clks 52>, <&clks 60>;
    clock-names = "ipg", "per";
    status = "disabled";
   };

   ssi1: ssi@10010000 {
    #sound-dai-cells = <0>;
    compatible = "fsl,imx27-ssi", "fsl,imx21-ssi";
    reg = <0x10010000 0x1000>;
    interrupts = <14>;
    clocks = <&clks 26>;
    dmas = <&dma 12>, <&dma 13>, <&dma 14>, <&dma 15>;
    dma-names = "rx0", "tx0", "rx1", "tx1";
    fsl,fifo-depth = <8>;
    status = "disabled";
   };

   ssi2: ssi@10011000 {
    #sound-dai-cells = <0>;
    compatible = "fsl,imx27-ssi", "fsl,imx21-ssi";
    reg = <0x10011000 0x1000>;
    interrupts = <13>;
    clocks = <&clks 25>;
    dmas = <&dma 8>, <&dma 9>, <&dma 10>, <&dma 11>;
    dma-names = "rx0", "tx0", "rx1", "tx1";
    fsl,fifo-depth = <8>;
    status = "disabled";
   };

   i2c1: i2c@10012000 {
    #address-cells = <1>;
    #size-cells = <0>;
    compatible = "fsl,imx27-i2c", "fsl,imx21-i2c";
    reg = <0x10012000 0x1000>;
    interrupts = <12>;
    clocks = <&clks 40>;
    status = "disabled";
   };

   sdhci1: sdhci@10013000 {
    compatible = "fsl,imx27-mmc", "fsl,imx21-mmc";
    reg = <0x10013000 0x1000>;
    interrupts = <11>;
    clocks = <&clks 30>, <&clks 60>;
    clock-names = "ipg", "per";
    dmas = <&dma 7>;
    dma-names = "rx-tx";
    status = "disabled";
   };

   sdhci2: sdhci@10014000 {
    compatible = "fsl,imx27-mmc", "fsl,imx21-mmc";
    reg = <0x10014000 0x1000>;
    interrupts = <10>;
    clocks = <&clks 29>, <&clks 60>;
    clock-names = "ipg", "per";
    dmas = <&dma 6>;
    dma-names = "rx-tx";
    status = "disabled";
   };

   iomuxc: iomuxc@10015000 {
    compatible = "fsl,imx27-iomuxc";
    reg = <0x10015000 0x600>;
    #address-cells = <1>;
    #size-cells = <1>;
    ranges;

    gpio1: gpio@10015000 {
     compatible = "fsl,imx27-gpio", "fsl,imx21-gpio";
     reg = <0x10015000 0x100>;
     interrupts = <8>;
     gpio-controller;
     #gpio-cells = <2>;
     interrupt-controller;
     #interrupt-cells = <2>;
    };

    gpio2: gpio@10015100 {
     compatible = "fsl,imx27-gpio", "fsl,imx21-gpio";
     reg = <0x10015100 0x100>;
     interrupts = <8>;
     gpio-controller;
     #gpio-cells = <2>;
     interrupt-controller;
     #interrupt-cells = <2>;
    };

    gpio3: gpio@10015200 {
     compatible = "fsl,imx27-gpio", "fsl,imx21-gpio";
     reg = <0x10015200 0x100>;
     interrupts = <8>;
     gpio-controller;
     #gpio-cells = <2>;
     interrupt-controller;
     #interrupt-cells = <2>;
    };

    gpio4: gpio@10015300 {
     compatible = "fsl,imx27-gpio", "fsl,imx21-gpio";
     reg = <0x10015300 0x100>;
     interrupts = <8>;
     gpio-controller;
     #gpio-cells = <2>;
     interrupt-controller;
     #interrupt-cells = <2>;
    };

    gpio5: gpio@10015400 {
     compatible = "fsl,imx27-gpio", "fsl,imx21-gpio";
     reg = <0x10015400 0x100>;
     interrupts = <8>;
     gpio-controller;
     #gpio-cells = <2>;
     interrupt-controller;
     #interrupt-cells = <2>;
    };

    gpio6: gpio@10015500 {
     compatible = "fsl,imx27-gpio", "fsl,imx21-gpio";
     reg = <0x10015500 0x100>;
     interrupts = <8>;
     gpio-controller;
     #gpio-cells = <2>;
     interrupt-controller;
     #interrupt-cells = <2>;
    };
   };

   audmux: audmux@10016000 {
    compatible = "fsl,imx27-audmux", "fsl,imx21-audmux";
    reg = <0x10016000 0x1000>;
    clocks = <&clks 0>;
    clock-names = "audmux";
    status = "disabled";
   };

   cspi3: cspi@10017000 {
    #address-cells = <1>;
    #size-cells = <0>;
    compatible = "fsl,imx27-cspi";
    reg = <0x10017000 0x1000>;
    interrupts = <6>;
    clocks = <&clks 51>, <&clks 60>;
    clock-names = "ipg", "per";
    status = "disabled";
   };

   gpt4: timer@10019000 {
    compatible = "fsl,imx27-gpt", "fsl,imx1-gpt";
    reg = <0x10019000 0x1000>;
    interrupts = <4>;
    clocks = <&clks 43>, <&clks 61>;
    clock-names = "ipg", "per";
   };

   gpt5: timer@1001a000 {
    compatible = "fsl,imx27-gpt", "fsl,imx1-gpt";
    reg = <0x1001a000 0x1000>;
    interrupts = <3>;
    clocks = <&clks 42>, <&clks 61>;
    clock-names = "ipg", "per";
   };

   uart5: serial@1001b000 {
    compatible = "fsl,imx27-uart", "fsl,imx21-uart";
    reg = <0x1001b000 0x1000>;
    interrupts = <49>;
    clocks = <&clks 77>, <&clks 61>;
    clock-names = "ipg", "per";
    status = "disabled";
   };

   uart6: serial@1001c000 {
    compatible = "fsl,imx27-uart", "fsl,imx21-uart";
    reg = <0x1001c000 0x1000>;
    interrupts = <48>;
    clocks = <&clks 78>, <&clks 61>;
    clock-names = "ipg", "per";
    status = "disabled";
   };

   i2c2: i2c@1001d000 {
    #address-cells = <1>;
    #size-cells = <0>;
    compatible = "fsl,imx27-i2c", "fsl,imx21-i2c";
    reg = <0x1001d000 0x1000>;
    interrupts = <1>;
    clocks = <&clks 39>;
    status = "disabled";
   };

   sdhci3: sdhci@1001e000 {
    compatible = "fsl,imx27-mmc", "fsl,imx21-mmc";
    reg = <0x1001e000 0x1000>;
    interrupts = <9>;
    clocks = <&clks 28>, <&clks 60>;
    clock-names = "ipg", "per";
    dmas = <&dma 36>;
    dma-names = "rx-tx";
    status = "disabled";
   };

   gpt6: timer@1001f000 {
    compatible = "fsl,imx27-gpt", "fsl,imx1-gpt";
    reg = <0x1001f000 0x1000>;
    interrupts = <2>;
    clocks = <&clks 41>, <&clks 61>;
    clock-names = "ipg", "per";
   };
  };

  aipi@10020000 {
   compatible = "fsl,aipi-bus", "simple-bus";
   #address-cells = <1>;
   #size-cells = <1>;
   reg = <0x10020000 0x20000>;
   ranges;

   fb: fb@10021000 {
    compatible = "fsl,imx27-fb", "fsl,imx21-fb";
    interrupts = <61>;
    reg = <0x10021000 0x1000>;
    clocks = <&clks 36>, <&clks 65>, <&clks 59>;
    clock-names = "ipg", "ahb", "per";
    status = "disabled";
   };

   coda: coda@10023000 {
    compatible = "fsl,imx27-vpu";
    reg = <0x10023000 0x0200>;
    interrupts = <53>;
    clocks = <&clks 57>, <&clks 66>;
    clock-names = "per", "ahb";
    iram = <&iram>;
   };

   usbotg: usb@10024000 {
    compatible = "fsl,imx27-usb";
    reg = <0x10024000 0x200>;
    interrupts = <56>;
    clocks = <&clks 75>;
    fsl,usbmisc = <&usbmisc 0>;
    status = "disabled";
   };

   usbh1: usb@10024200 {
    compatible = "fsl,imx27-usb";
    reg = <0x10024200 0x200>;
    interrupts = <54>;
    clocks = <&clks 75>;
    fsl,usbmisc = <&usbmisc 1>;
    status = "disabled";
   };

   usbh2: usb@10024400 {
    compatible = "fsl,imx27-usb";
    reg = <0x10024400 0x200>;
    interrupts = <55>;
    clocks = <&clks 75>;
    fsl,usbmisc = <&usbmisc 2>;
    status = "disabled";
   };

   usbmisc: usbmisc@10024600 {
    #index-cells = <1>;
    compatible = "fsl,imx27-usbmisc";
    reg = <0x10024600 0x200>;
    clocks = <&clks 62>;
   };

   sahara2: sahara@10025000 {
    compatible = "fsl,imx27-sahara";
    reg = <0x10025000 0x1000>;
    interrupts = <59>;
    clocks = <&clks 32>, <&clks 64>;
    clock-names = "ipg", "ahb";
   };

   clks: ccm@10027000{
    compatible = "fsl,imx27-ccm";
    reg = <0x10027000 0x1000>;
    #clock-cells = <1>;
   };

   iim: iim@10028000 {
    compatible = "fsl,imx27-iim";
    reg = <0x10028000 0x1000>;
    interrupts = <62>;
    clocks = <&clks 38>;
   };

   fec: ethernet@1002b000 {
    compatible = "fsl,imx27-fec";
    reg = <0x1002b000 0x4000>;
    interrupts = <50>;
    clocks = <&clks 48>, <&clks 67>;
    clock-names = "ipg", "ahb";
    status = "disabled";
   };
  };

  nfc: nand@d8000000 {
   #address-cells = <1>;
   #size-cells = <1>;
   compatible = "fsl,imx27-nand";
   reg = <0xd8000000 0x1000>;
   interrupts = <29>;
   clocks = <&clks 54>;
   status = "disabled";
  };

  weim: weim@d8002000 {
   #address-cells = <2>;
   #size-cells = <1>;
   compatible = "fsl,imx27-weim";
   reg = <0xd8002000 0x1000>;
   clocks = <&clks 0>;
   ranges = <
    0 0 0xc0000000 0x08000000
    1 0 0xc8000000 0x08000000
    2 0 0xd0000000 0x02000000
    3 0 0xd2000000 0x02000000
    4 0 0xd4000000 0x02000000
    5 0 0xd6000000 0x02000000
   >;
   status = "disabled";
  };

  iram: iram@ffff4c00 {
   compatible = "mmio-sram";
   reg = <0xffff4c00 0xb400>;
  };
 };
};
# 14 "arch/arm/boot/dts/imx27-phytec-phycore-som.dtsi" 2

/ {
 model = "Phytec pcm038";
 compatible = "phytec,imx27-pcm038", "fsl,imx27";

 memory {
  reg = <0xa0000000 0x08000000>;
 };

 regulators {
  compatible = "simple-bus";
  #address-cells = <1>;
  #size-cells = <0>;

  reg_3v3: regulator@0 {
   compatible = "regulator-fixed";
   reg = <0>;
   regulator-name = "3V3";
   regulator-min-microvolt = <3300000>;
   regulator-max-microvolt = <3300000>;
  };

  reg_5v0: regulator@1 {
   compatible = "regulator-fixed";
   reg = <1>;
   regulator-name = "5V0";
   regulator-min-microvolt = <5000000>;
   regulator-max-microvolt = <5000000>;
  };
 };

 usbphy {
  compatible = "simple-bus";
  #address-cells = <1>;
  #size-cells = <0>;

  usbphy0: usbphy@0 {
   compatible = "usb-nop-xceiv";
   reg = <0>;
   vcc-supply = <&sw3_reg>;
   clocks = <&clks 0>;
   clock-names = "main_clk";
  };
 };
};

&audmux {
 status = "okay";


 ssi0 {
  fsl,audmux-port = <0>;
  fsl,port-config = <0xcb205000>;
 };

 pins4 {
  fsl,audmux-port = <2>;
  fsl,port-config = <0x00001000>;
 };
};

&cspi1 {
 pinctrl-names = "default";
 pinctrl-0 = <&pinctrl_cspi1>;
 fsl,spi-num-chipselects = <1>;
 cs-gpios = <&gpio4 28 0>;
 status = "okay";

 pmic: mc13783@0 {
  compatible = "fsl,mc13783";
  pinctrl-names = "default";
  pinctrl-0 = <&pinctrl_pmic>;
  reg = <0>;
  spi-cs-high;
  spi-max-frequency = <20000000>;
  interrupt-parent = <&gpio2>;
  interrupts = <23 4>;
  fsl,mc13xxx-uses-adc;
  fsl,mc13xxx-uses-rtc;

  pmicleds: leds {
   #address-cells = <1>;
   #size-cells = <0>;
   led-control = <0x001 0x000 0x000 0x000 0x000 0x000>;
  };

  regulators {

   sw1_reg: sw1a {
    regulator-min-microvolt = <1200000>;
    regulator-max-microvolt = <1520000>;
    regulator-always-on;
    regulator-boot-on;
   };


   sw2_reg: sw2a {
    regulator-min-microvolt = <1800000>;
    regulator-max-microvolt = <1800000>;
    regulator-always-on;
    regulator-boot-on;
   };

   sw3_reg: sw3 {
    regulator-min-microvolt = <5000000>;
    regulator-max-microvolt = <5000000>;
    regulator-always-on;
    regulator-boot-on;
   };

   vaudio_reg: vaudio {
    regulator-always-on;
    regulator-boot-on;
   };

   violo_reg: violo {
    regulator-min-microvolt = <1800000>;
    regulator-max-microvolt = <1800000>;
    regulator-always-on;
    regulator-boot-on;
   };

   viohi_reg: viohi {
    regulator-always-on;
    regulator-boot-on;
   };

   vgen_reg: vgen {
    regulator-min-microvolt = <1500000>;
    regulator-max-microvolt = <1500000>;
    regulator-always-on;
    regulator-boot-on;
   };

   vcam_reg: vcam {
    regulator-min-microvolt = <2800000>;
    regulator-max-microvolt = <2800000>;
   };

   vrf1_reg: vrf1 {
    regulator-min-microvolt = <2775000>;
    regulator-max-microvolt = <2775000>;
    regulator-always-on;
    regulator-boot-on;
   };

   vrf2_reg: vrf2 {
    regulator-min-microvolt = <2775000>;
    regulator-max-microvolt = <2775000>;
    regulator-always-on;
    regulator-boot-on;
   };

   vmmc1_reg: vmmc1 {
    regulator-min-microvolt = <1600000>;
    regulator-max-microvolt = <3000000>;
   };

   gpo1_reg: gpo1 { };

   pwgt1spi_reg: pwgt1spi {
    regulator-always-on;
   };
  };
 };
};

&fec {
 phy-mode = "mii";
 phy-reset-gpios = <&gpio3 30 1>;
 phy-supply = <&reg_3v3>;
 pinctrl-names = "default";
 pinctrl-0 = <&pinctrl_fec1>;
 status = "okay";
};

&i2c2 {
 clock-frequency = <400000>;
 pinctrl-names = "default";
 pinctrl-0 = <&pinctrl_i2c2>;
 status = "okay";

 at24@52 {
  compatible = "at,24c32";
  pagesize = <32>;
  reg = <0x52>;
 };

 pcf8563@51 {
  compatible = "nxp,pcf8563";
  reg = <0x51>;
 };

 lm75@4a {
  compatible = "national,lm75";
  reg = <0x4a>;
 };
};

&iomuxc {
 imx27_phycore_som {
  pinctrl_cspi1: cspi1grp {
   fsl,pins = <
    0x7e 0x004 0x0
    0x7f 0x004 0x0
    0x7d 0x004 0x0
    0x7c 0x032 0x0
   >;
  };

  pinctrl_fec1: fec1grp {
   fsl,pins = <
    0x60 0x006 0x0
    0x61 0x006 0x0
    0x62 0x006 0x0
    0x63 0x006 0x0
    0x64 0x002 0x0
    0x65 0x002 0x0
    0x66 0x002 0x0
    0x67 0x002 0x0
    0x68 0x005 0x0
    0x69 0x006 0x0
    0x6a 0x002 0x0
    0x6b 0x002 0x0
    0x6c 0x002 0x0
    0x6d 0x002 0x0
    0x6e 0x002 0x0
    0x6f 0x002 0x0
    0x70 0x006 0x0
    0xb7 0x006 0x0
    0x5e 0x032 0x0
   >;
  };

  pinctrl_i2c2: i2c2grp {
   fsl,pins = <
    0x45 0x004 0x0
    0x46 0x004 0x0
   >;
  };

  pinctrl_nfc: nfcgrp {
   fsl,pins = <
    0xa0 0x000 0x0
    0xa1 0x004 0x0
    0xa2 0x004 0x0
    0xa3 0x004 0x0
    0xa4 0x004 0x0
    0xa5 0x004 0x0
    0xa6 0x004 0x0
   >;
  };

  pinctrl_pmic: pmicgrp {
   fsl,pins = <
    0x37 0x032 0x0
   >;
  };

  pinctrl_ssi1: ssi1grp {
   fsl,pins = <
    0x54 0x004 0x0
    0x55 0x004 0x0
    0x56 0x004 0x0
    0x57 0x004 0x0
   >;
  };

  pinctrl_usbotg: usbotggrp {
   fsl,pins = <
    0x98 0x000 0x0
    0x82 0x000 0x0
    0x80 0x000 0x0
    0x81 0x004 0x0
    0x49 0x004 0x0
    0x4b 0x004 0x0
    0x4a 0x004 0x0
    0x4d 0x004 0x0
    0x4c 0x004 0x0
    0x47 0x004 0x0
    0x48 0x004 0x0
    0x99 0x004 0x0
   >;
  };
 };
};

&nfc {
 pinctrl-names = "default";
 pinctrl-0 = <&pinctrl_nfc>;
 nand-bus-width = <8>;
 nand-ecc-mode = "hw";
 nand-on-flash-bbt;
 status = "okay";
};

&ssi1 {
 pinctrl-names = "default";
 pinctrl-0 = <&pinctrl_ssi1>;
 fsl,mode = "i2s-slave";
 status = "okay";
};

&usbotg {
 pinctrl-names = "default";
 pinctrl-0 = <&pinctrl_usbotg>;
 dr_mode = "otg";
 phy_type = "ulpi";
 fsl,usbphy = <&usbphy0>;
 vbus-supply = <&sw3_reg>;
 disable-over-current;
 status = "okay";
};

&weim {
 status = "okay";

 nor: nor@0,0 {
  compatible = "cfi-flash";
  reg = <0 0x00000000 0x02000000>;
  bank-width = <2>;
  linux,mtd-name = "physmap-flash.0";
  fsl,weim-cs-timing = <0x22c2cf00 0x75000d01 0x00000900>;
  #address-cells = <1>;
  #size-cells = <1>;
 };

 sram: sram@1,0 {
  compatible = "mtd-ram";
  reg = <1 0x00000000 0x00800000>;
  bank-width = <2>;
  linux,mtd-name = "mtd-ram.0";
  fsl,weim-cs-timing = <0x0000d843 0x22252521 0x22220a00>;
  #address-cells = <1>;
  #size-cells = <1>;
 };
};
# 11 "arch/arm/boot/dts/imx27-phytec-phycore-rdk.dts" 2

/ {
 model = "Phytec pcm970";
 compatible = "phytec,imx27-pcm970", "phytec,imx27-pcm038", "fsl,imx27";

 display0: LQ035Q7 {
  model = "Sharp-LQ035Q7";
  native-mode = <&timing0>;
  bits-per-pixel = <16>;
  fsl,pcr = <0xf00080c0>;

  display-timings {
   timing0: 240x320 {
    clock-frequency = <5500000>;
    hactive = <240>;
    vactive = <320>;
    hback-porch = <5>;
    hsync-len = <7>;
    hfront-porch = <16>;
    vback-porch = <7>;
    vsync-len = <1>;
    vfront-porch = <9>;
    pixelclk-active = <1>;
    hsync-active = <1>;
    vsync-active = <1>;
    de-active = <0>;
   };
  };
 };

 regulators {
  regulator@2 {
   compatible = "regulator-fixed";
   pinctrl-names = "default";
   pinctrl-0 = <&pinctrl_csien>;
   reg = <2>;
   regulator-name = "CSI_EN";
   regulator-min-microvolt = <3300000>;
   regulator-max-microvolt = <3300000>;
   gpio = <&gpio2 24 1>;
   regulator-always-on;
  };
 };

 usbphy {
  usbphy2: usbphy@2 {
   compatible = "usb-nop-xceiv";
   reg = <2>;
   vcc-supply = <&reg_5v0>;
   clocks = <&clks 0>;
   clock-names = "main_clk";
  };
 };
};

&cspi1 {
 pinctrl-0 = <&pinctrl_cspi1>, <&pinctrl_cspi1cs1>;
 fsl,spi-num-chipselects = <2>;
 cs-gpios = <&gpio4 28 0>,
     <&gpio4 27 1>;
};

&fb {
 pinctrl-names = "default";
 pinctrl-0 = <&pinctrl_imxfb1>;
 display = <&display0>;
 lcd-supply = <&reg_5v0>;
 fsl,dmacr = <0x00020010>;
 fsl,lscr1 = <0x00120300>;
 fsl,lpccr = <0x00a903ff>;
 status = "okay";
};

&i2c1 {
 clock-frequency = <400000>;
 pinctrl-names = "default";
 pinctrl-0 = <&pinctrl_i2c1>;
 status = "okay";

 camgpio: pca9536@41 {
  compatible = "nxp,pca9536";
  reg = <0x41>;
  gpio-controller;
  #gpio-cells = <2>;
 };
};

&iomuxc {
 imx27_phycore_rdk {
  pinctrl_csien: csiengrp {
   fsl,pins = <
    0x38 0x032 0x0
   >;
  };

  pinctrl_cspi1cs1: cspi1cs1grp {
   fsl,pins = <
    0x7b 0x032 0x0
   >;
  };

  pinctrl_imxfb1: imxfbgrp {
   fsl,pins = <
    0x06 0x004 0x0
    0x07 0x004 0x0
    0x08 0x004 0x0
    0x09 0x004 0x0
    0x0a 0x004 0x0
    0x0b 0x004 0x0
    0x0c 0x004 0x0
    0x0d 0x004 0x0
    0x0e 0x004 0x0
    0x0f 0x004 0x0
    0x10 0x004 0x0
    0x11 0x004 0x0
    0x12 0x004 0x0
    0x13 0x004 0x0
    0x14 0x004 0x0
    0x15 0x004 0x0
    0x16 0x004 0x0
    0x17 0x004 0x0
    0x19 0x004 0x0
    0x1e 0x004 0x0
    0x05 0x004 0x0
    0x1f 0x004 0x0
    0x1a 0x004 0x0
    0x18 0x004 0x0
    0x1b 0x004 0x0
    0x1c 0x004 0x0
    0x1d 0x004 0x0
   >;
  };

  pinctrl_i2c1: i2c1grp {

   fsl,pins = <
    0x71 0x004 0x1
    0x72 0x004 0x0
   >;
  };

  pinctrl_owire1: owire1grp {
   fsl,pins = <
    0x90 0x005 0x0
   >;
  };

  pinctrl_sdhc2: sdhc2grp {
   fsl,pins = <
    0x29 0x004 0x0
    0x28 0x004 0x0
    0x24 0x004 0x0
    0x25 0x004 0x0
    0x26 0x004 0x0
    0x27 0x004 0x0
    0x5c 0x032 0x0
    0x5d 0x032 0x0
   >;
  };

  pinctrl_uart1: uart1grp {
   fsl,pins = <
    0x8c 0x004 0x0
    0x8d 0x000 0x0
    0x8e 0x004 0x0
    0x8f 0x000 0x0
   >;
  };

  pinctrl_uart2: uart2grp {
   fsl,pins = <
    0x86 0x004 0x0
    0x87 0x000 0x0
    0x83 0x004 0x0
    0x84 0x000 0x0
   >;
  };

  pinctrl_usbh2: usbh2grp {
   fsl,pins = <
    0x00 0x000 0x0
    0x01 0x000 0x0
    0x03 0x000 0x0
    0x04 0x004 0x0
    0x76 0x005 0x0
    0x78 0x005 0x0
    0x77 0x005 0x0
    0x74 0x005 0x0
    0x73 0x005 0x0
    0x7a 0x005 0x0
    0x75 0x005 0x0
    0x02 0x004 0x0
   >;
  };

  pinctrl_weim: weimgrp {
   fsl,pins = <
    0xb5 0x004 0x0
    0x93 0x032 0x0
   >;
  };
 };
};

&owire {
 pinctrl-names = "default";
 pinctrl-0 = <&pinctrl_owire1>;
 status = "okay";
};

&pmicleds {
 ledr1: led@3 {
  reg = <3>;
  label = "system:red1:user";
 };

 ledg1: led@4 {
  reg = <4>;
  label = "system:green1:user";
 };

 ledb1: led@5 {
  reg = <5>;
  label = "system:blue1:user";
 };

 ledr2: led@6 {
  reg = <6>;
  label = "system:red2:user";
 };

 ledg2: led@7 {
  reg = <7>;
  label = "system:green2:user";
 };

 ledb2: led@8 {
  reg = <8>;
  label = "system:blue2:user";
 };

 ledr3: led@9 {
  reg = <9>;
  label = "system:red3:nand";
  linux,default-trigger = "nand-disk";
 };

 ledg3: led@10 {
  reg = <10>;
  label = "system:green3:live";
  linux,default-trigger = "heartbeat";
 };

 ledb3: led@11 {
  reg = <11>;
  label = "system:blue3:cpu";
  linux,default-trigger = "cpu0";
 };
};

&sdhci2 {
 pinctrl-names = "default";
 pinctrl-0 = <&pinctrl_sdhc2>;
 bus-width = <4>;
 cd-gpios = <&gpio3 29 0>;
 wp-gpios = <&gpio3 28 0>;
 vmmc-supply = <&vmmc1_reg>;
 status = "okay";
};

&uart1 {
 fsl,uart-has-rtscts;
 pinctrl-names = "default";
 pinctrl-0 = <&pinctrl_uart1>;
 status = "okay";
};

&uart2 {
 fsl,uart-has-rtscts;
 pinctrl-names = "default";
 pinctrl-0 = <&pinctrl_uart2>;
 status = "okay";
};

&usbh2 {
 pinctrl-names = "default";
 pinctrl-0 = <&pinctrl_usbh2>;
 dr_mode = "host";
 phy_type = "ulpi";
 vbus-supply = <&reg_5v0>;
 fsl,usbphy = <&usbphy2>;
 disable-over-current;
 status = "okay";
};

&weim {
 pinctrl-names = "default";
 pinctrl-0 = <&pinctrl_weim>;

 can@4,0 {
  compatible = "nxp,sja1000";
  reg = <4 0x00000000 0x00000100>;
  interrupt-parent = <&gpio5>;
  interrupts = <19 2>;
  nxp,external-clock-frequency = <16000000>;
  nxp,tx-output-config = <0x16>;
  nxp,no-comparator-bypass;
  fsl,weim-cs-timing = <0x0000dcf6 0x444a0301 0x44443302>;
 };
};
