#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Tue Feb 12 19:15:25 2019
# Process ID: 24828
# Current directory: C:/Xilinx/workspace_sdx/lab_2/Release/_sds/p0/vivado/prj
# Command line: vivado.exe C:\Xilinx\workspace_sdx\lab_2\Release\_sds\p0\vivado\prj\prj.xpr
# Log file: C:/Xilinx/workspace_sdx/lab_2/Release/_sds/p0/vivado/prj/vivado.log
# Journal file: C:/Xilinx/workspace_sdx/lab_2/Release/_sds/p0/vivado/prj\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Xilinx/workspace_sdx/lab_2/Release/_sds/p0/vivado/prj/prj.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Xilinx/workspace_sdx/lab_2/Release/_sds/iprepo/repo'.
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'c:/Xilinx/SDx/2018.3/data/ip/xilinx'. The path is contained within another repository.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Xilinx/SDx/2018.3/data/cache/xilinx'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Xilinx/workspace_sdx/lab_2/Release/_sds/p0/vivado/.local/dsa/ipcache'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Xilinx/SDx/2018.3/data/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.3/data/ip'.
open_project: Time (s): cpu = 00:00:42 ; elapsed = 00:00:38 . Memory (MB): peak = 1137.820 ; gain = 539.668
update_compile_order -fileset sources_1
open_bd_design {C:/Xilinx/workspace_sdx/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/zed.bd}
Adding cell -- xilinx.com:ip:processing_system7:5.5 - ps7
Adding cell -- xilinx.com:ip:xlconcat:2.1 - xlconcat_0
Adding cell -- xilinx.com:ip:clk_wiz:6.0 - clk_wiz_0
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - proc_sys_reset_0
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - proc_sys_reset_1
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - proc_sys_reset_2
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - proc_sys_reset_3
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - proc_sys_reset_4
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - proc_sys_reset_5
Adding cell -- xilinx.com:ip:axi_dma:7.1 - dm_0
Adding cell -- xilinx.com:ip:axi_dma:7.1 - dm_1
Adding cell -- xilinx.com:ip:axi_dma:7.1 - dm_2
Adding cell -- xilinx.com:ip:axi_dma:7.1 - dm_3
Adding cell -- xilinx.com:hls:madd:1.0 - madd_1
Adding cell -- xilinx.com:hls:mmult:1.0 - mmult_1
Adding cell -- xilinx.com:ip:adapter_v3_0:1.0 - madd_1_if
Adding cell -- xilinx.com:ip:adapter_v3_0:1.0 - mmult_1_if
Adding cell -- xilinx.com:ip:axi_interconnect:2.1 - axi_ic_ps7_M_AXI_GP0
Adding cell -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding cell -- xilinx.com:ip:axi_register_slice:2.1 - s00_regslice
Adding cell -- xilinx.com:ip:axi_data_fifo:2.1 - s00_data_fifo
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding cell -- xilinx.com:ip:axi_register_slice:2.1 - m00_regslice
Adding cell -- xilinx.com:ip:axi_register_slice:2.1 - m01_regslice
Adding cell -- xilinx.com:ip:axi_register_slice:2.1 - m02_regslice
Adding cell -- xilinx.com:ip:axi_register_slice:2.1 - m03_regslice
Adding cell -- xilinx.com:ip:axi_register_slice:2.1 - m04_regslice
Adding cell -- xilinx.com:ip:axi_register_slice:2.1 - m05_regslice
Adding cell -- xilinx.com:ip:axi_interconnect:2.1 - axi_ic_ps7_S_AXI_ACP
Adding cell -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding cell -- xilinx.com:ip:axi_register_slice:2.1 - s00_regslice
Adding cell -- xilinx.com:ip:axi_data_fifo:2.1 - s00_data_fifo
Adding cell -- xilinx.com:ip:axi_register_slice:2.1 - s01_regslice
Adding cell -- xilinx.com:ip:axi_data_fifo:2.1 - s01_data_fifo
Adding cell -- xilinx.com:ip:axi_register_slice:2.1 - s02_regslice
Adding cell -- xilinx.com:ip:axi_data_fifo:2.1 - s02_data_fifo
Adding cell -- xilinx.com:ip:axi_register_slice:2.1 - s03_regslice
Adding cell -- xilinx.com:ip:axi_data_fifo:2.1 - s03_data_fifo
Adding cell -- xilinx.com:ip:axi_data_fifo:2.1 - m00_data_fifo
Adding cell -- xilinx.com:ip:axi_register_slice:2.1 - m00_regslice
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding cell -- xilinx.com:ip:axis_dwidth_converter:1.1 - axis_dwc_dm_0_tx_0
Adding cell -- xilinx.com:ip:axis_dwidth_converter:1.1 - axis_dwc_dm_1_tx_0
Adding cell -- xilinx.com:ip:axis_dwidth_converter:1.1 - axis_dwc_dm_2_tx_0
Adding cell -- xilinx.com:ip:axis_dwidth_converter:1.1 - axis_dwc_dm_3_rx_0
Adding cell -- xilinx.com:ip:xlconstant:1.1 - sds_irq_const
Adding cell -- xilinx.com:ip:xlconstant:1.1 - axcache_0xE
Excluding </ps7/S_AXI_ACP/ACP_IOP> from </dm_0/Data_MM2S>
Excluding </ps7/S_AXI_ACP/ACP_M_AXI_GP0> from </dm_0/Data_MM2S>
Excluding </ps7/S_AXI_ACP/ACP_IOP> from </dm_1/Data_MM2S>
Excluding </ps7/S_AXI_ACP/ACP_M_AXI_GP0> from </dm_1/Data_MM2S>
Excluding </ps7/S_AXI_ACP/ACP_IOP> from </dm_2/Data_MM2S>
Excluding </ps7/S_AXI_ACP/ACP_M_AXI_GP0> from </dm_2/Data_MM2S>
Excluding </ps7/S_AXI_ACP/ACP_IOP> from </dm_3/Data_S2MM>
Excluding </ps7/S_AXI_ACP/ACP_M_AXI_GP0> from </dm_3/Data_S2MM>
Successfully read diagram <zed> from BD file <C:/Xilinx/workspace_sdx/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/zed.bd>
open_bd_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 1464.340 ; gain = 0.000
WARNING: [IP_Flow 19-4318] IP-XACT file does not exist: c:/Xilinx/workspace_sdx/lab_2/Release/_sds/iprepo/repo/xilinx_com_hls_madd_1_0/component.xml. It will be created.
WARNING: [IP_Flow 19-4318] IP-XACT file does not exist: c:/Xilinx/workspace_sdx/lab_2/Release/_sds/iprepo/repo/xilinx_com_hls_mmult_1_0/component.xml. It will be created.
update_ip_catalog -rebuild -scan_changes
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Xilinx/workspace_sdx/lab_2/Release/_sds/iprepo/repo'.
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'c:/Xilinx/SDx/2018.3/data/ip/xilinx'. The path is contained within another repository.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Xilinx/SDx/2018.3/data/cache/xilinx'.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/Xilinx/workspace_sdx/lab_2/Release/_sds/p0/vivado/.local/dsa/ipcache'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Xilinx/SDx/2018.3/data/ip'.
update_ip_catalog: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1464.340 ; gain = 0.000
report_ip_status -name ip_status
exit
INFO: [Common 17-206] Exiting Vivado at Tue Feb 12 19:42:33 2019...
