
---------- Begin Simulation Statistics ----------
final_tick                                 3689077000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 167518                       # Simulator instruction rate (inst/s)
host_mem_usage                                 726124                       # Number of bytes of host memory used
host_op_rate                                   328297                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    70.16                       # Real time elapsed on the host
host_tick_rate                               52577811                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    11753710                       # Number of instructions simulated
sim_ops                                      23034656                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.003689                       # Number of seconds simulated
sim_ticks                                  3689077000                       # Number of ticks simulated
system.cpu.cc_regfile_reads                  12274032                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  9731473                       # number of cc regfile writes
system.cpu.committedInsts                    11753710                       # Number of Instructions Simulated
system.cpu.committedOps                      23034656                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.627730                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.627730                       # CPI: Total CPI of All Threads
system.cpu.fp_regfile_reads                   6463826                       # number of floating regfile reads
system.cpu.fp_regfile_writes                  4332497                       # number of floating regfile writes
system.cpu.idleCycles                          139384                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts               122421                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                  2445435                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     3.447195                       # Inst execution rate
system.cpu.iew.exec_refs                      4917462                       # number of memory reference insts executed
system.cpu.iew.exec_stores                     534647                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                  507713                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts               4673527                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                205                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts              9086                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts               717165                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts            27210737                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts               4382815                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts            267576                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts              25433940                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                    676                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                 97951                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                 117163                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                 99196                       # Number of cycles IEW is unblocking
system.cpu.iew.memOrderViolationEvents            320                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect        41885                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect          80536                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                  34011093                       # num instructions consuming a value
system.cpu.iew.wb_count                      25273930                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.625836                       # average fanout of values written-back
system.cpu.iew.wb_producers                  21285379                       # num instructions producing a value
system.cpu.iew.wb_rate                       3.425508                       # insts written-back per cycle
system.cpu.iew.wb_sent                       25330367                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                 31879368                       # number of integer regfile reads
system.cpu.int_regfile_writes                19252132                       # number of integer regfile writes
system.cpu.ipc                               1.593042                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.593042                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass            166228      0.65%      0.65% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu              17464799     67.95%     68.60% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                18909      0.07%     68.67% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                630580      2.45%     71.13% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd              198435      0.77%     71.90% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     71.90% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     71.90% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     71.90% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     71.90% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     71.90% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     71.90% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     71.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                 2446      0.01%     71.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     71.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu               324157      1.26%     73.17% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     73.17% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                11152      0.04%     73.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc               55487      0.22%     73.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     73.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     73.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift               1233      0.00%     73.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     73.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     73.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     73.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd         1667728      6.49%     79.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     79.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     79.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt           98703      0.38%     80.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv           49221      0.19%     80.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     80.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult          49152      0.19%     80.69% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     80.69% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     80.69% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     80.69% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     80.69% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     80.69% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     80.69% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     80.69% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     80.69% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     80.69% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     80.69% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     80.69% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     80.69% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     80.69% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     80.69% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     80.69% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     80.69% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead              2547066      9.91%     90.60% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              370541      1.44%     92.04% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead         1866747      7.26%     99.30% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite         178932      0.70%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               25701516                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                 4576261                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads             9100390                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses      4510724                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes            5026726                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                      131251                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.005107                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                   68581     52.25%     52.25% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     52.25% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     52.25% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     52.25% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     52.25% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     52.25% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     52.25% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     52.25% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     52.25% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     52.25% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     52.25% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     52.25% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     52.25% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                    283      0.22%     52.47% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     52.47% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                     69      0.05%     52.52% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                    91      0.07%     52.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     52.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     52.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     52.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     52.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     52.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     52.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     52.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     52.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     52.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     52.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     52.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     52.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     52.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     52.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     52.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     52.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     52.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     52.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     52.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     52.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     52.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     52.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     52.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     52.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     52.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     52.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     52.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     52.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     52.59% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                   7935      6.05%     58.63% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                  1354      1.03%     59.67% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead             49342     37.59%     97.26% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite             3596      2.74%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses               21090278                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads           49681926                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses     20763206                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes          26360370                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                   27208466                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                  25701516                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                2271                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined         4176075                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued              9262                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved           2072                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined      6174731                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples       7238771                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         3.550536                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.349893                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             1499891     20.72%     20.72% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              324397      4.48%     25.20% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              449533      6.21%     31.41% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              767452     10.60%     42.01% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4             1136121     15.69%     57.71% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5             1474788     20.37%     78.08% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6             1069646     14.78%     92.86% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7              296147      4.09%     96.95% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8              220796      3.05%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         7238771                       # Number of insts issued each cycle
system.cpu.iq.rate                           3.483461                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.memDep0.conflictingLoads            282745                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores           236318                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads              4673527                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              717165                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                 9812729                       # number of misc regfile reads
system.cpu.numCycles                          7378155                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.timesIdled                            1367                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.workload.numSyscalls                   163                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         3346                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          9688                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests          106                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            4                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests        52289                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         3855                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       106572                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           3859                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp               3031                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         1897                       # Transaction distribution
system.membus.trans_dist::CleanEvict             1446                       # Transaction distribution
system.membus.trans_dist::ReadExReq              3314                       # Transaction distribution
system.membus.trans_dist::ReadExResp             3314                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          3031                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port        16033                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l2.mem_side_port::total        16033                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                  16033                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port       527488                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::total       527488                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                  527488                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              6345                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    6345    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                6345                       # Request fanout histogram
system.membus.reqLayer2.occupancy            18689500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.5                       # Layer utilization (%)
system.membus.respLayer1.occupancy           33666000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.9                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED   3689077000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp             46666                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        39827                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         1508                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           17838                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             7617                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            7617                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          2480                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        44187                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         6465                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port       154388                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total                160853                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port       255040                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      5742976                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total                5998016                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                            6887                       # Total snoops (count)
system.tol2bus.snoopTraffic                    121536                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples            61169                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.064902                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.246620                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  57203     93.52%     93.52% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   3962      6.48%     99.99% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      4      0.01%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              61169                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy           92724000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.5                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          77706499                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           3718999                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.1                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED   3689077000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.cpu.inst                  599                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                47336                       # number of demand (read+write) hits
system.l2.demand_hits::total                    47935                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                 599                       # number of overall hits
system.l2.overall_hits::.cpu.data               47336                       # number of overall hits
system.l2.overall_hits::total                   47935                       # number of overall hits
system.l2.demand_misses::.cpu.inst               1879                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data               4468                       # number of demand (read+write) misses
system.l2.demand_misses::total                   6347                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst              1879                       # number of overall misses
system.l2.overall_misses::.cpu.data              4468                       # number of overall misses
system.l2.overall_misses::total                  6347                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst    152608000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data    351879500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        504487500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst    152608000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data    351879500                       # number of overall miss cycles
system.l2.overall_miss_latency::total       504487500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst             2478                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data            51804                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                54282                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst            2478                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data           51804                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               54282                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.758273                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.086248                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.116926                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.758273                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.086248                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.116926                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 81217.668973                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 78755.483438                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 79484.402080                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 81217.668973                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 78755.483438                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 79484.402080                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks                1897                       # number of writebacks
system.l2.writebacks::total                      1897                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.data               1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   1                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  1                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst          1879                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data          4467                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              6346                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst         1879                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data         4467                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             6346                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst    133828000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data    307150000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    440978000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst    133828000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data    307150000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    440978000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.758273                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.086229                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.116908                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.758273                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.086229                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.116908                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 71222.990953                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 68759.794045                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 69489.127009                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 71222.990953                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 68759.794045                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 69489.127009                       # average overall mshr miss latency
system.l2.replacements                           6885                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        37930                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            37930                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        37930                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        37930                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks         1508                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             1508                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks         1508                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         1508                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks          315                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total           315                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu.data              4303                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  4303                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data            3314                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                3314                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data    255819500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     255819500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data          7617                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              7617                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.435079                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.435079                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 77193.572722                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 77193.572722                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data         3314                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           3314                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data    222679500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    222679500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.435079                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.435079                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 67193.572722                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 67193.572722                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst            599                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                599                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst         1879                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             1879                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst    152608000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    152608000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst         2478                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           2478                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.758273                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.758273                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 81217.668973                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 81217.668973                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         1879                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         1879                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst    133828000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    133828000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.758273                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.758273                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 71222.990953                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 71222.990953                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data         43033                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             43033                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data         1154                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            1154                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data     96060000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     96060000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data        44187                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         44187                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.026116                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.026116                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 83240.901213                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 83240.901213                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            1                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            1                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data         1153                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         1153                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data     84470500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     84470500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.026094                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.026094                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 73261.491761                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 73261.491761                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED   3689077000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  1987.886423                       # Cycle average of tags in use
system.l2.tags.total_refs                      106149                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      8933                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     11.882794                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     638.086157                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst       204.234078                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      1145.566187                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.311566                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.099724                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.559358                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.970648                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          2048                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          223                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2            3                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         1821                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    434797                       # Number of tag accesses
system.l2.tags.data_accesses                   434797                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED   3689077000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.avgPriority_.writebacks::samples      1897.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      1878.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      4382.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.004273362500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          111                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          111                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               15043                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState               1775                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        6345                       # Number of read requests accepted
system.mem_ctrls.writeReqs                       1897                       # Number of write requests accepted
system.mem_ctrls.readBursts                      6345                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                     1897                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     85                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.04                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      18.55                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  6345                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                 1897                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    5137                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     823                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     230                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      54                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      15                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     37                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     47                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                     91                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    107                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    114                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    115                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    112                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    112                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    117                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    116                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    113                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    116                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    113                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    119                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    118                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    111                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    111                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    112                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples          111                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      56.333333                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     26.380776                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    295.316143                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127           109     98.20%     98.20% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255            1      0.90%     99.10% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3199            1      0.90%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           111                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          111                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.909910                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.872160                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.156402                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16               63     56.76%     56.76% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                7      6.31%     63.06% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               32     28.83%     91.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                7      6.31%     98.20% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                1      0.90%     99.10% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                1      0.90%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           111                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                    5440                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                  406080                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               121408                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    110.08                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     32.91                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                    3688988000                       # Total gap between requests
system.mem_ctrls.avgGap                     447584.08                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst       120192                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data       280448                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks       120128                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 32580507.265096392483                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 76021183.618558257818                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 32563158.752175681293                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst         1878                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data         4467                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks         1897                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     56538750                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data    124375000                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks  67470493250                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     30105.83                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     27843.07                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks  35566944.25                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst       120192                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data       285888                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total        406080                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst       120192                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total       120192                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks       121408                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total       121408                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst         1878                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data         4467                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total           6345                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks         1897                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total          1897                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst     32580507                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data     77495807                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        110076314                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst     32580507                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total     32580507                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks     32910129                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total        32910129                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks     32910129                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst     32580507                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data     77495807                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       142986443                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts                 6260                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts                1877                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0          415                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1          481                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2          496                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3          476                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4          481                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5          577                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6          358                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7          207                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8          360                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9          458                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10          388                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11          229                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12          198                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13          450                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14          346                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15          340                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0          127                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1          155                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2          138                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3          101                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4          174                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5          241                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6           99                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7           31                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8           72                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9          128                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10           71                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11           15                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12           66                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13          178                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14          103                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15          178                       # Per bank write bursts
system.mem_ctrls.dram.totQLat                63538750                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat              31300000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat          180913750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                10149.96                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           28899.96                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits                4939                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits               1538                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            78.90                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           81.94                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples         1644                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   314.822384                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   195.951541                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   308.356356                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127          538     32.73%     32.73% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255          380     23.11%     55.84% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383          201     12.23%     68.07% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511          146      8.88%     76.95% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639           98      5.96%     82.91% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767           58      3.53%     86.44% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895           41      2.49%     88.93% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023           29      1.76%     90.69% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151          153      9.31%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total         1644                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead                400640                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten             120128                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              108.601691                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW               32.563159                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    1.10                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                0.85                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.25                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               79.60                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.rank1.actEnergy         5397840                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy         2838660                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy       19770660                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy       4233420                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 290724720.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy    512538870                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy    984994080                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy    1820498250                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   493.483397                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE   2555768500                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF    122980000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT   1010328500                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.actEnergy         6454560                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy         3400320                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy       24925740                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy       5564520                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 290724720.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy    394243350                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy   1084611360                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy    1809924570                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   490.617184                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE   2815751750                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF    122980000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT    750345250                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED   3689077000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED   3689077000                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.rename.squashCycles                 117163                       # Number of cycles rename is squashing
system.cpu.rename.idleCycles                   951262                       # Number of cycles rename is idle
system.cpu.rename.blockCycles                  647385                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           1680                       # count of cycles rename stalledfor serializing inst
system.cpu.rename.runCycles                   4618018                       # Number of cycles rename is running
system.cpu.rename.unblockCycles                903263                       # Number of cycles rename is unblocking
system.cpu.rename.renamedInsts               28279593                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                  2300                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                 300563                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                 125720                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                 316315                       # Number of times rename has blocked due to SQ full
system.cpu.rename.fullRegistersEvents           27347                       # Number of times there has been no free registers
system.cpu.rename.renamedOperands            37044078                       # Number of destination operands rename has renamed
system.cpu.rename.lookups                    69000991                       # Number of register rename lookups that rename has made
system.cpu.rename.intLookups                 36592828                       # Number of integer rename lookups
system.cpu.rename.fpLookups                   6950573                       # Number of floating rename lookups
system.cpu.rename.committedMaps              30398267                       # Number of HB maps that are committed
system.cpu.rename.undoneMaps                  6645805                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializing                      13                       # count of serializing insts renamed
system.cpu.rename.tempSerializing                  16                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                   1898487                       # count of insts added to the skid buffer
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   3689077000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   3689077000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       749603                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           749603                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       749603                       # number of overall hits
system.cpu.icache.overall_hits::total          749603                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         3520                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           3520                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         3520                       # number of overall misses
system.cpu.icache.overall_misses::total          3520                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    220893000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    220893000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    220893000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    220893000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       753123                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       753123                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       753123                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       753123                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.004674                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.004674                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.004674                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.004674                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 62753.693182                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 62753.693182                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 62753.693182                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 62753.693182                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          763                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets          202                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                16                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               1                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    47.687500                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          202                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks         1508                       # number of writebacks
system.cpu.icache.writebacks::total              1508                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst         1040                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total         1040                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst         1040                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total         1040                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst         2480                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         2480                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         2480                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         2480                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    162721000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    162721000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    162721000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    162721000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.003293                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.003293                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.003293                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.003293                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 65613.306452                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 65613.306452                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 65613.306452                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 65613.306452                       # average overall mshr miss latency
system.cpu.icache.replacements                   1508                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       749603                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          749603                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         3520                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          3520                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    220893000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    220893000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       753123                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       753123                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.004674                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.004674                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 62753.693182                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 62753.693182                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst         1040                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total         1040                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         2480                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         2480                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    162721000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    162721000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.003293                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.003293                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 65613.306452                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 65613.306452                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED   3689077000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           943.444851                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              752082                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              2479                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            303.381202                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   943.444851                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.921333                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.921333                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          971                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           75                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          894                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.948242                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           1508725                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          1508725                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   3689077000                       # Cumulative time (in ticks) in various power states
system.cpu.lsq0.forwLoads                       82126                       # Number of loads that had data forwarded from stores
system.cpu.lsq0.squashedLoads                  588506                       # Number of loads squashed
system.cpu.lsq0.ignoredResponses                  672                       # Number of memory responses ignored because the instruction is squashed
system.cpu.lsq0.memOrderViolation                 320                       # Number of memory ordering violations
system.cpu.lsq0.squashedStores                 262593                       # Number of stores squashed
system.cpu.lsq0.rescheduledLoads                  229                       # Number of loads that were rescheduled
system.cpu.lsq0.blockedByCache                    597                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.dtb.rdAccesses                     4475333                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                      535335                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                           334                       # TLB misses on read requests
system.cpu.dtb.wrMisses                           339                       # TLB misses on write requests
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   3689077000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   3689077000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   3689077000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                      753904                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                           942                       # TLB misses on write requests
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   3689077000                       # Cumulative time (in ticks) in various power states
system.cpu.decode.idleCycles                   725928                       # Number of cycles decode is idle
system.cpu.decode.blockedCycles               1486696                       # Number of cycles decode is blocked
system.cpu.decode.runCycles                   4488373                       # Number of cycles decode is running
system.cpu.decode.unblockCycles                420611                       # Number of cycles decode is unblocking
system.cpu.decode.squashCycles                 117163                       # Number of cycles decode is squashing
system.cpu.decode.branchResolved              2382605                       # Number of times decode resolved a  branch
system.cpu.decode.branchMispred                  2809                       # Number of times decode detected a branch misprediction
system.cpu.decode.decodedInsts               28938496                       # Number of instructions handled by decode
system.cpu.decode.squashedInsts                 11791                       # Number of squashed instructions handled by decode
system.cpu.rob.reads                         31649374                       # The number of ROB reads
system.cpu.rob.writes                        54902504                       # The number of ROB writes
system.cpu.dcache.demand_hits::.cpu.data      4469296                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          4469296                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      4471522                       # number of overall hits
system.cpu.dcache.overall_hits::total         4471522                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       375797                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         375797                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       376289                       # number of overall misses
system.cpu.dcache.overall_misses::total        376289                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   3903732994                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   3903732994                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   3903732994                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   3903732994                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      4845093                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      4845093                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      4847811                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      4847811                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.077562                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.077562                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.077620                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.077620                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 10387.876950                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 10387.876950                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 10374.294742                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 10374.294742                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        13946                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          147                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               822                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               1                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    16.965937                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          147                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        37930                       # number of writebacks
system.cpu.dcache.writebacks::total             37930                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data       324303                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       324303                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data       324303                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       324303                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        51494                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        51494                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        51804                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        51804                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    921080994                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    921080994                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    929223994                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    929223994                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.010628                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.010628                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.010686                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.010686                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 17887.151785                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 17887.151785                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 17937.302023                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 17937.302023                       # average overall mshr miss latency
system.cpu.dcache.replacements                  50780                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      4021676                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         4021676                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       368177                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        368177                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   3582991000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   3582991000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      4389853                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      4389853                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.083870                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.083870                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data  9731.707847                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total  9731.707847                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data       324300                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       324300                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        43877                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        43877                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    608095000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    608095000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.009995                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.009995                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 13859.083347                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 13859.083347                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data       447620                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         447620                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data         7620                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         7620                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    320741994                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    320741994                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       455240                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       455240                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.016738                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.016738                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 42092.125197                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 42092.125197                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data            3                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            3                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         7617                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         7617                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    312985994                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    312985994                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.016732                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.016732                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 41090.454772                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 41090.454772                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data         2226                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total          2226                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data          492                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total          492                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         2718                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         2718                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.181015                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.181015                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data          310                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total          310                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data      8143000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total      8143000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.114054                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.114054                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 26267.741935                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 26267.741935                       # average SoftPFReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED   3689077000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           975.071904                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             4523326                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             51804                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             87.316153                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            176500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   975.071904                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.952219                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.952219                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           95                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          269                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           17                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          643                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           9747426                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          9747426                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   3689077000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON   3689077000                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                 3046206                       # Number of BP lookups
system.cpu.branchPred.condPredicted           2883495                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect            117435                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              2501845                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 2497807                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             99.838599                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                   37093                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                 16                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups           11926                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits               8665                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses             3261                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted          466                       # Number of mispredicted indirect branches.
system.cpu.commit.commitSquashedInsts         4123608                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls             199                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts            115424                       # The number of times a branch was mispredicted
system.cpu.commit.numCommittedDist::samples      6655819                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::mean     3.460830                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::stdev     3.410067                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::0         1930520     29.00%     29.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::1         1169373     17.57%     46.57% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::2          547661      8.23%     54.80% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::3          311962      4.69%     59.49% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::4          311315      4.68%     64.17% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::5           96261      1.45%     65.61% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::6           58710      0.88%     66.50% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::7           84886      1.28%     67.77% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::8         2145131     32.23%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::total      6655819                       # Number of insts commited each cycle
system.cpu.commit.instsCommitted             11753710                       # Number of instructions committed
system.cpu.commit.opsCommitted               23034656                       # Number of ops (including micro ops) committed
system.cpu.commit.memRefs                     4539593                       # Number of memory references committed
system.cpu.commit.loads                       4085021                       # Number of loads committed
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.branches                    2257222                       # Number of branches committed
system.cpu.commit.vector                            0                       # Number of committed Vector instructions.
system.cpu.commit.floating                    4483498                       # Number of committed floating point instructions.
system.cpu.commit.integer                    20467759                       # Number of committed integer instructions.
system.cpu.commit.functionCalls                 27379                       # Number of function calls committed.
system.cpu.commit.committedInstType_0::No_OpClass       134211      0.58%      0.58% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntAlu     15318498     66.50%     67.08% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntMult        18643      0.08%     67.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntDiv       567325      2.46%     69.63% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatAdd       197707      0.86%     70.49% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     70.49% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCvt            0      0.00%     70.49% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     70.49% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     70.49% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     70.49% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     70.49% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     70.49% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAdd         2442      0.01%     70.50% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     70.50% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAlu       323704      1.41%     71.90% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCmp            0      0.00%     71.90% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCvt        11138      0.05%     71.95% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMisc        55423      0.24%     72.19% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     72.19% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     72.19% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShift         1222      0.01%     72.20% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     72.20% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     72.20% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     72.20% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAdd      1667728      7.24%     79.44% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     79.44% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     79.44% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCvt        98667      0.43%     79.87% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatDiv        49203      0.21%     80.08% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     80.08% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMult        49152      0.21%     80.29% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     80.29% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     80.29% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     80.29% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     80.29% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     80.29% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     80.29% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     80.29% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     80.29% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     80.29% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     80.29% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     80.29% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     80.29% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     80.29% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     80.29% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     80.29% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     80.29% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemRead      2245119      9.75%     90.04% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemWrite       286821      1.25%     91.28% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemRead      1839902      7.99%     99.27% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemWrite       167751      0.73%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::total     23034656                       # Class of committed instruction
system.cpu.commit.commitEligibleSamples       2145131                       # number cycles where commit BW limit reached
system.cpu.thread0.numInsts                  11753710                       # Number of Instructions committed
system.cpu.thread0.numOps                    23034656                       # Number of Ops committed
system.cpu.thread0.numMemRefs                       0                       # Number of Memory References
system.cpu.fetch.icacheStallCycles             854186                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.insts                       15682835                       # Number of instructions fetch has processed
system.cpu.fetch.branches                     3046206                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches            2543565                       # Number of branches that fetch has predicted taken
system.cpu.fetch.cycles                       6258499                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.squashCycles                  239740                       # Number of cycles fetch has spent squashing
system.cpu.fetch.miscStallCycles                  739                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.cpu.fetch.pendingTrapStallCycles          5407                       # Number of stall cycles due to pending traps
system.cpu.fetch.pendingQuiesceStallCycles            1                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.icacheWaitRetryStallCycles           69                       # Number of stall cycles due to full MSHR
system.cpu.fetch.cacheLines                    753125                       # Number of cache lines fetched
system.cpu.fetch.icacheSquashes                 21083                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.nisnDist::samples            7238771                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::mean              4.130466                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::stdev             3.403353                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::0                  1819123     25.13%     25.13% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::1                    65667      0.91%     26.04% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::2                  1800369     24.87%     50.91% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::3                   134539      1.86%     52.77% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::4                   154396      2.13%     54.90% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::5                   114035      1.58%     56.48% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::6                   177584      2.45%     58.93% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::7                   208252      2.88%     61.81% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::8                  2764806     38.19%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::total              7238771                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.412868                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        2.125577                       # Number of inst fetches per cycle

---------- End Simulation Statistics   ----------
