# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../Esempi.srcs/sources_1/new/MacchinaCombinatoria.vhd" \
"../../../../Esempi.srcs/sim_1/new/TB_MacchinaCombinatoria.vhd" \

# Do not sort compile order
nosort
