# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../project.srcs/sources_1/new/UART_rx.vhd" \
"../../../../project.srcs/sources_1/new/UART_tx.vhd" \
"../../../../project.srcs/sources_1/new/button_debounce.vhd" \
"../../../../project.srcs/sources_1/new/segment.vhd" \
"../../../../project.srcs/sources_1/new/top.vhd" \
"../../../../project.srcs/sim_1/new/top_tb.vhd" \

# Do not sort compile order
nosort
