============================================================
   Tang Dynasty, V5.6.56362
   Copyright (c) 2012-2022 Anlogic
   Executable = C:/Anlogic/TD5.6.56362/bin/td.exe
   Built at =   19:51:00 Jul 25 2022
   Run by =     shaka
   Run Date =   Sun Mar  5 16:50:25 2023

   Run on =     BR007
============================================================
RUN-1002 : start command "open_project adc.prj"
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file ../../../Core/fifo.v
HDL-1007 : analyze verilog file ../../../Src/top.v
HDL-1007 : undeclared symbol 'valid', assumed default net type 'wire' in ../../../Src/top.v(37)
HDL-1007 : undeclared symbol 'fifo_out', assumed default net type 'wire' in ../../../Src/top.v(47)
HDL-1007 : undeclared symbol 'data_vld', assumed default net type 'wire' in ../../../Src/top.v(48)
HDL-1007 : undeclared symbol 'out_en', assumed default net type 'wire' in ../../../Src/top.v(49)
HDL-1007 : undeclared symbol 'adc_en', assumed default net type 'wire' in ../../../Src/top.v(58)
HDL-1007 : undeclared symbol 'data', assumed default net type 'wire' in ../../../Src/top.v(64)
HDL-1007 : undeclared symbol 'data_en', assumed default net type 'wire' in ../../../Src/top.v(65)
HDL-1007 : undeclared symbol 'depth', assumed default net type 'wire' in ../../../Src/top.v(78)
HDL-1007 : undeclared symbol 'over', assumed default net type 'wire' in ../../../Src/top.v(80)
HDL-1007 : undeclared symbol 'fifo_working', assumed default net type 'wire' in ../../../Src/top.v(81)
HDL-1007 : undeclared symbol 'condition', assumed default net type 'wire' in ../../../Src/top.v(96)
HDL-1007 : analyze verilog file ../../../Src/uart_rx.v
HDL-1007 : analyze verilog file ../../../Src/uart_tx.v
HDL-1007 : analyze verilog file ../../../Src/adc_ctrl.v
HDL-1007 : analyze verilog file ../../../Src/type_choice.v
HDL-1007 : analyze verilog file ../../../Src/fifo_ctrl.v
HDL-1007 : undeclared symbol 'data_in', assumed default net type 'wire' in ../../../Src/fifo_ctrl.v(124)
HDL-1007 : undeclared symbol 'data_out', assumed default net type 'wire' in ../../../Src/fifo_ctrl.v(125)
HDL-1007 : undeclared symbol 'empty_flag', assumed default net type 'wire' in ../../../Src/fifo_ctrl.v(129)
HDL-1007 : undeclared symbol 'wrusedw', assumed default net type 'wire' in ../../../Src/fifo_ctrl.v(130)
RUN-1001 : Project manager successfully analyzed 7 source files.
RUN-1002 : start command "import_device eagle_s20.db -package EG4S20NG88"
ARC-1001 : Device Initialization.
ARC-1001 : ---------------------------------------------------------------
ARC-1001 :            OPTION            |        IO         |   SETTING   
ARC-1001 : ---------------------------------------------------------------
ARC-1001 :   cso_b/cclk/mosi/miso/dout  |  P69/P82/P81/P80  |    gpio    
ARC-1001 :             done             |        P8         |    gpio    
ARC-1001 :           program_b          |        P67        |  dedicate  
ARC-1001 :        tdi/tms/tck/tdo       |  P25/P22/P26/P21  |  dedicate  
ARC-1001 : ---------------------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
RUN-1002 : start command "import_db ../syn_1/adc_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.56362.
RUN-1001 : Database version number 46140.
RUN-1001 : Import flow parameters
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.56362 , DB_VERSION=46140
RUN-1002 : start command "read_sdc"
USR-1002 : read_sdc file_name -help -h -eco
USR-1009 : NO module with IP_SDC ...
RUN-1104 : Import SDC file  finished, there are 0 nets kept by constraints.
RUN-1002 : start command "config_chipwatcher ../../../Debug/adc.cwc -dir "
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model top
KIT-1004 : ChipWatcher: import watcher inst auto_chipwatcher_0 completed, there are 5 view nodes, 12 trigger nets, 12 data nets.
KIT-1004 : Chipwatcher code = 1010100111000000
RUN-1002 : start command "compile_watcher"
RUN-1002 : start command "read_verilog -no_sch -dir C:/Anlogic/TD5.6.56362/cw/ -file adc_watcherInst.sv -lib cw -top CW_TOP_WRAPPER"
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.56362/cw\bus_det.v
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.56362/cw\bus_top.sv
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.56362/cw\cfg_int.v
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.56362/cw\cwc_cfg_int.v
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.56362/cw\cwc_top.sv
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.56362/cw\detect_bus.v
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.56362/cw\detect_non_bus.v
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.56362/cw\emb_ctrl.v
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.56362/cw\register.v
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.56362/cw\tap.v
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.56362/cw\trigger.sv
HDL-1007 : analyze verilog file adc_watcherInst.sv
HDL-1007 : elaborate module CW_TOP_WRAPPER in adc_watcherInst.sv(1)
HDL-1007 : elaborate module cwc_top(BUS_NUM=5,BUS_DIN_NUM=12,BUS_CTRL_NUM=44,BUS_WIDTH='{32'sb01,32'sb01,32'sb01,32'sb01000,32'sb01},BUS_DIN_POS='{32'sb0,32'sb01,32'sb010,32'sb011,32'sb01011},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb01100,32'sb010010,32'sb0100110}) in C:/Anlogic/TD5.6.56362/cw\cwc_top.sv(21)
HDL-1007 : elaborate module cwc_cfg_int(CTRL_REG_LEN=66) in C:/Anlogic/TD5.6.56362/cw\cwc_cfg_int.v(21)
HDL-1007 : elaborate module register(CTRL_REG_LEN=66) in C:/Anlogic/TD5.6.56362/cw\register.v(21)
HDL-1007 : elaborate module tap in C:/Anlogic/TD5.6.56362/cw\tap.v(21)
HDL-1007 : elaborate module trigger(BUS_NUM=5,BUS_DIN_NUM=12,BUS_CTRL_NUM=44,BUS_WIDTH='{32'sb01,32'sb01,32'sb01,32'sb01000,32'sb01},BUS_DIN_POS='{32'sb0,32'sb01,32'sb010,32'sb011,32'sb01011},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb01100,32'sb010010,32'sb0100110}) in C:/Anlogic/TD5.6.56362/cw\trigger.sv(21)
HDL-1007 : elaborate module bus_top(BUS_NODE_NUM=5,BUS_DIN_NUM=12,BUS_CTRL_NUM=44,BUS_WIDTH='{32'sb01,32'sb01,32'sb01,32'sb01000,32'sb01},BUS_DIN_POS='{32'sb0,32'sb01,32'sb010,32'sb011,32'sb01011},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb01100,32'sb010010,32'sb0100110}) in C:/Anlogic/TD5.6.56362/cw\bus_top.sv(22)
HDL-1007 : elaborate module bus_det(BUS_WIDTH=32'sb01) in C:/Anlogic/TD5.6.56362/cw\bus_det.v(21)
HDL-1007 : elaborate module bus_det(BUS_WIDTH=32'sb01000) in C:/Anlogic/TD5.6.56362/cw\bus_det.v(21)
HDL-1007 : elaborate module emb_ctrl in C:/Anlogic/TD5.6.56362/cw\emb_ctrl.v(21)
HDL-1200 : Current top model is CW_TOP_WRAPPER
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "force_keep -a auto_chipwatcher_0_logicbram"
RUN-1002 : start command "optimize_rtl -no_sch"
RUN-1001 : Open license file C:/Anlogic/TD5.6.56362/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
SYN-1012 : SanityCheck: Model "top"
SYN-1012 : SanityCheck: Model "CW_TOP_WRAPPER"
SYN-1012 : SanityCheck: Model "cwc_top(BUS_NUM=5,BUS_DIN_NUM=12,BUS_CTRL_NUM=44,BUS_WIDTH='{32'sb01,32'sb01,32'sb01,32'sb01000,32'sb01},BUS_DIN_POS='{32'sb0,32'sb01,32'sb010,32'sb011,32'sb01011},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb01100,32'sb010010,32'sb0100110})"
SYN-1012 : SanityCheck: Model "cwc_cfg_int(CTRL_REG_LEN=66)"
SYN-1012 : SanityCheck: Model "register(CTRL_REG_LEN=66)"
SYN-1012 : SanityCheck: Model "tap"
SYN-1012 : SanityCheck: Model "trigger(BUS_NUM=5,BUS_DIN_NUM=12,BUS_CTRL_NUM=44,BUS_WIDTH='{32'sb01,32'sb01,32'sb01,32'sb01000,32'sb01},BUS_DIN_POS='{32'sb0,32'sb01,32'sb010,32'sb011,32'sb01011},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb01100,32'sb010010,32'sb0100110})"
SYN-1012 : SanityCheck: Model "bus_top(BUS_NODE_NUM=5,BUS_DIN_NUM=12,BUS_CTRL_NUM=44,BUS_WIDTH='{32'sb01,32'sb01,32'sb01,32'sb01000,32'sb01},BUS_DIN_POS='{32'sb0,32'sb01,32'sb010,32'sb011,32'sb01011},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb01100,32'sb010010,32'sb0100110})"
SYN-1012 : SanityCheck: Model "bus_det(BUS_WIDTH=32'sb01)"
SYN-1012 : SanityCheck: Model "bus_det(BUS_WIDTH=32'sb01000)"
SYN-1012 : SanityCheck: Model "emb_ctrl"
SYN-1011 : Flatten model top
SYN-1032 : 1572/19 useful/useless nets, 893/8 useful/useless insts
SYN-1016 : Merged 28 instances.
SYN-1032 : 1377/8 useful/useless nets, 1182/8 useful/useless insts
SYN-1014 : Optimize round 1
SYN-1032 : 1361/16 useful/useless nets, 1170/12 useful/useless insts
SYN-1021 : Optimized 1 onehot mux instances.
SYN-1020 : Optimized 1 distributor mux.
SYN-1019 : Optimized 1 mux instances.
SYN-1015 : Optimize round 1, 272 better
SYN-1014 : Optimize round 2
SYN-1032 : 1197/15 useful/useless nets, 1006/16 useful/useless insts
SYN-1015 : Optimize round 2, 32 better
SYN-1014 : Optimize round 3
SYN-1015 : Optimize round 3, 0 better
RUN-1002 : start command "optimize_gate -no_sch"
RUN-1001 : Open license file C:/Anlogic/TD5.6.56362/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Gate Property
RUN-1001 : ------------------------------------------------------------------
RUN-1001 :          Parameters         |  Settings  |  Default Values  |  Note  
RUN-1001 : ------------------------------------------------------------------
RUN-1001 :         cascade_dsp         |    off     |       off        |        
RUN-1001 :         cascade_eram        |    off     |       off        |        
RUN-1001 :        gate_sim_model       |    off     |       off        |        
RUN-1001 :        map_sim_model        |    off     |       off        |        
RUN-1001 :         map_strategy        |     1      |        1         |        
RUN-1001 :           opt_area          |   medium   |      medium      |        
RUN-1001 :          opt_timing         |    auto    |       auto       |        
RUN-1001 :         pack_effort         |   medium   |      medium      |        
RUN-1001 :      pack_lslice_ripple     |     on     |        on        |        
RUN-1001 :   pack_lslice_ripple_ratio  |    0.5     |       0.5        |        
RUN-1001 :        pack_seq_in_io       |    auto    |       auto       |        
RUN-1001 :        ph1_mux_ratio        |    1.0     |       1.0        |        
RUN-1001 :            report           |  standard  |     standard     |        
RUN-1001 :           retiming          |    off     |       off        |        
RUN-1001 : ------------------------------------------------------------------
SYN-2001 : Map 19 IOs to PADs
RUN-1002 : start command "update_pll_param -module top"
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2512 : LOGIC BRAM "auto_chipwatcher_0_logicbram"
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 1209/80 useful/useless nets, 1028/17 useful/useless insts
SYN-1016 : Merged 9 instances.
SYN-2571 : Optimize after map_dsp, round 1, 106 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-1001 : Throwback 3 control mux instances
SYN-2501 : Optimize round 1
SYN-1016 : Merged 8 instances.
SYN-2501 : Optimize round 1, 18 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 12 macro adder
SYN-1019 : Optimized 5 mux instances.
SYN-1016 : Merged 9 instances.
SYN-1032 : 1527/10 useful/useless nets, 1346/4 useful/useless insts
RUN-1002 : start command "start_timer -prepack"
TMR-2505 : Start building timing graph for model top.
TMR-2506 : Build timing graph completely. Port num: 12, tpin num: 5390, tnet num: 1527, tinst num: 1345, tnode num: 6833, tedge num: 8152.
TMR-2508 : Levelizing timing graph completed, there are 51 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 1527 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 141 (3.92), #lev = 6 (2.23)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 137 (4.00), #lev = 6 (2.20)
SYN-3001 : Logic optimization runtime opt =   0.02 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 390 instances into 137 LUTs, name keeping = 78%.
SYN-1001 : Packing model "top" ...
SYN-4010 : Pack lib has 58 rtl pack models with 25 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 241 DFF/LATCH to SEQ ...
SYN-4009 : Pack 6 carry chain into lslice
SYN-4007 : Packing 89 adder to BLE ...
SYN-4008 : Packed 89 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model top
KIT-1004 : Compile Chipwatcher: Clear obsolete physical data.
RUN-1003 : finish command "compile_watcher" in  1.162407s wall, 0.937500s user + 0.093750s system = 1.031250s CPU (88.7%)

RUN-1004 : used memory is 146 MB, reserved memory is 112 MB, peak memory is 154 MB
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD5.6.56362/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Place Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :      detailed_place     |     on     |        on        |        
RUN-1001 :          effort         |   medium   |      medium      |        
RUN-1001 :         fix_hold        |    off     |       off        |        
RUN-1001 :       legalization      |    ori     |       ori        |        
RUN-1001 :      new_spreading      |     on     |        on        |        
RUN-1001 :        opt_timing       |   medium   |      medium      |        
RUN-1001 :   post_clock_route_opt  |    off     |       off        |        
RUN-1001 :       pr_strategy       |     1      |        1         |        
RUN-1001 :        relaxation       |    1.00    |       1.00       |        
RUN-1001 :         retiming        |    off     |       off        |        
RUN-1001 : --------------------------------------------------------------
PHY-3001 : Placer runs in 16 thread(s).
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model top
SYN-4036 : The kept net key1_dup_3 is useless
SYN-5055 WARNING: The kept net type/uart_data[7] will be merged to another kept net rx/data_rx[7]
SYN-5055 WARNING: The kept net type/uart_data[6] will be merged to another kept net rx/data_rx[6]
SYN-5055 WARNING: The kept net type/uart_data[5] will be merged to another kept net rx/data_rx[5]
SYN-5055 WARNING: The kept net type/uart_data[4] will be merged to another kept net rx/data_rx[4]
SYN-5055 WARNING: The kept net type/uart_data[3] will be merged to another kept net rx/data_rx[3]
SYN-5055 WARNING: The kept net type/uart_data[2] will be merged to another kept net rx/data_rx[2]
SYN-5055 WARNING: The kept net type/uart_data[1] will be merged to another kept net rx/data_rx[1]
SYN-5055 WARNING: The kept net type/uart_data[0] will be merged to another kept net rx/data_rx[0]
SYN-5055 WARNING: The kept net type/valid will be merged to another kept net rx/data_valid
RUN-1002 : start command "phys_opt -simplify_lut"
SYN-4016 : Net config_inst_syn_10 driven by BUFG (149 clock/control pins, 0 other pins).
SYN-4024 : Net "clk_dup_3" drives clk pins.
SYN-4024 : Net "adc/clk_adc" drives clk pins.
SYN-4025 : Tag rtl::Net adc/clk_adc as clock net
SYN-4025 : Tag rtl::Net clk_dup_3 as clock net
SYN-4025 : Tag rtl::Net config_inst_syn_10 as clock net
SYN-4026 : Tagged 3 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net adc/clk_adc to drive 6 clock pins.
PHY-1001 : Populate physical database on model top.
RUN-1001 : There are total 850 instances
RUN-0007 : 327 luts, 391 seqs, 51 mslices, 46 lslices, 19 pads, 11 brams, 0 dsps
RUN-1001 : There are total 1046 nets
RUN-6004 WARNING: There are 1 nets with only 1 pin.
RUN-1001 : 604 nets have 2 pins
RUN-1001 : 354 nets have [3 - 5] pins
RUN-1001 : 48 nets have [6 - 10] pins
RUN-1001 : 26 nets have [11 - 20] pins
RUN-1001 : 8 nets have [21 - 99] pins
RUN-1001 : 5 nets have 100+ pins
RUN-1001 : Report Control nets information:
RUN-1001 : DFF Distribution
RUN-1001 : ----------------------------------
RUN-1001 :   CE   |  SSR  |  ASR  |  DFF Count  
RUN-1001 : ----------------------------------
RUN-1001 :   No   |  No   |  No   |      6      
RUN-1001 :   No   |  No   |  Yes  |     203     
RUN-1001 :   No   |  Yes  |  No   |      0      
RUN-1001 :   Yes  |  No   |  No   |      0      
RUN-1001 :   Yes  |  No   |  Yes  |     182     
RUN-1001 :   Yes  |  Yes  |  No   |      0      
RUN-1001 : ----------------------------------
RUN-0007 : Control Group Statistic
RUN-0007 : ---------------------------
RUN-0007 :   #CLK  |  #CE  |  #SSR/ASR  
RUN-0007 : ---------------------------
RUN-0007 :    3    |   6   |     5      
RUN-0007 : ---------------------------
RUN-0007 : Control Set = 11
PHY-3001 : Initial placement ...
PHY-3001 : design contains 848 instances, 327 luts, 391 seqs, 97 slices, 15 macros(97 instances: 51 mslices 46 lslices)
PHY-0007 : Cell area utilization is 2%
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model top.
TMR-2506 : Build timing graph completely. Port num: 12, tpin num: 4304, tnet num: 1044, tinst num: 848, tnode num: 5732, tedge num: 7181.
TMR-2508 : Levelizing timing graph completed, there are 29 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 1044 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.180517s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (86.6%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 256673
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 848.
PHY-3001 : End clustering;  0.000020s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 2%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 151392, overlap = 24.75
PHY-3002 : Step(2): len = 98888.7, overlap = 24.75
PHY-3002 : Step(3): len = 72380.9, overlap = 24.75
PHY-3002 : Step(4): len = 50545.2, overlap = 24.75
PHY-3002 : Step(5): len = 40639.7, overlap = 24.75
PHY-3002 : Step(6): len = 33887.2, overlap = 24.75
PHY-3002 : Step(7): len = 29084, overlap = 24.75
PHY-3002 : Step(8): len = 26018.4, overlap = 24.75
PHY-3002 : Step(9): len = 24047.9, overlap = 24.75
PHY-3002 : Step(10): len = 22955.8, overlap = 24.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 7.10968e-06
PHY-3002 : Step(11): len = 26496.9, overlap = 24.75
PHY-3002 : Step(12): len = 27260.2, overlap = 20.25
PHY-3002 : Step(13): len = 23873.3, overlap = 15.75
PHY-3002 : Step(14): len = 24046.1, overlap = 15.75
PHY-3002 : Step(15): len = 22195.9, overlap = 15.75
PHY-3002 : Step(16): len = 21826.3, overlap = 15.75
PHY-3002 : Step(17): len = 20889.5, overlap = 15.75
PHY-3002 : Step(18): len = 20902.8, overlap = 15.75
PHY-3002 : Step(19): len = 20939.7, overlap = 15.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.42194e-05
PHY-3002 : Step(20): len = 20987.8, overlap = 15.75
PHY-3002 : Step(21): len = 20963.9, overlap = 15.75
PHY-3002 : Step(22): len = 20940.1, overlap = 15.75
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 2.84387e-05
PHY-3002 : Step(23): len = 20825.4, overlap = 15.75
PHY-3002 : Step(24): len = 20801.3, overlap = 15.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.005891s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 3%
PHY-3001 : Update timing in Manhattan mode ...
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1044 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.021231s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(25): len = 23174.5, overlap = 0.9375
PHY-3002 : Step(26): len = 23365.8, overlap = 1.0625
PHY-3002 : Step(27): len = 21683.7, overlap = 4.21875
PHY-3002 : Step(28): len = 22129.7, overlap = 7.6875
PHY-3002 : Step(29): len = 20607.2, overlap = 8.875
PHY-3002 : Step(30): len = 20657.3, overlap = 5.84375
PHY-3002 : Step(31): len = 20822.3, overlap = 4.84375
PHY-3002 : Step(32): len = 19718.1, overlap = 3.90625
PHY-3002 : Step(33): len = 18836.3, overlap = 3.6875
PHY-3002 : Step(34): len = 18876.3, overlap = 3.78125
PHY-3002 : Step(35): len = 19014.8, overlap = 4
PHY-3002 : Step(36): len = 19050.9, overlap = 3.9375
PHY-3002 : Step(37): len = 18859.9, overlap = 3.875
PHY-3002 : Step(38): len = 18491.1, overlap = 3.34375
PHY-3002 : Step(39): len = 18644.3, overlap = 3.1875
PHY-3002 : Step(40): len = 18630.4, overlap = 3.28125
PHY-3002 : Step(41): len = 18467.9, overlap = 2.625
PHY-3002 : Step(42): len = 17597.3, overlap = 3.1875
PHY-3002 : Step(43): len = 17713.6, overlap = 4
PHY-3002 : Step(44): len = 17819.5, overlap = 4.625
PHY-3002 : Step(45): len = 17462.3, overlap = 5.4375
PHY-3002 : Step(46): len = 17425.2, overlap = 6.6875
PHY-3002 : Step(47): len = 16853.2, overlap = 7.6875
PHY-3002 : Step(48): len = 16904.6, overlap = 7.9375
PHY-3002 : Step(49): len = 16993, overlap = 8.4375
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 3%
PHY-3001 : Update timing in Manhattan mode ...
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1044 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.021210s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.52381e-05
PHY-3002 : Step(50): len = 17176.2, overlap = 40.3438
PHY-3002 : Step(51): len = 17396, overlap = 40.125
PHY-3002 : Step(52): len = 17945.2, overlap = 39.5312
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 3.04763e-05
PHY-3002 : Step(53): len = 17557.3, overlap = 41.0312
PHY-3002 : Step(54): len = 17792.1, overlap = 40.7812
PHY-3002 : Step(55): len = 18901.5, overlap = 36.3438
PHY-3002 : Step(56): len = 19213.3, overlap = 34.7188
PHY-3002 : Step(57): len = 18870.2, overlap = 27.875
PHY-3002 : Step(58): len = 18271.6, overlap = 27.0312
PHY-3002 : Step(59): len = 18271.6, overlap = 27.0312
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 6.09525e-05
PHY-3002 : Step(60): len = 18532.5, overlap = 25.5
PHY-3002 : Step(61): len = 18532.5, overlap = 25.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000121905
PHY-3002 : Step(62): len = 18820.5, overlap = 21.1562
PHY-3002 : Step(63): len = 18962.2, overlap = 18.1562
PHY-3002 : Step(64): len = 19012, overlap = 16.7812
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.00024381
PHY-3002 : Step(65): len = 19062.5, overlap = 20.1875
PHY-3002 : Step(66): len = 19151.5, overlap = 16.75
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.00048762
PHY-3002 : Step(67): len = 19359.3, overlap = 16.4062
PHY-3002 : Step(68): len = 19404.1, overlap = 16.0312
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.00097524
PHY-3002 : Step(69): len = 19570.7, overlap = 12.6562
PHY-3002 : Step(70): len = 19570.7, overlap = 12.6562
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model top.
TMR-2506 : Build timing graph completely. Port num: 12, tpin num: 4304, tnet num: 1044, tinst num: 848, tnode num: 5732, tedge num: 7181.
TMR-2508 : Levelizing timing graph completed, there are 29 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : Total overflow 44.28 peak overflow 2.31
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
RUN-1001 : Building simple global routing graph ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 0/1046.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 23440, over cnt = 105(0%), over = 344, worst = 16
PHY-1001 : End global iterations;  0.067252s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : Congestion index: top1 = 26.31, top5 = 13.07, top10 = 7.60, top15 = 5.17.
PHY-1001 : End incremental global routing;  0.134781s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (11.6%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 1044 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.027677s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (112.9%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.180270s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (34.7%)

OPT-1001 : Current memory(MB): used = 194, reserve = 159, peak = 194.
OPT-1001 : Start global optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 622/1046.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 23440, over cnt = 105(0%), over = 344, worst = 16
PHY-1002 : len = 25456, over cnt = 67(0%), over = 125, worst = 5
PHY-1002 : len = 26728, over cnt = 18(0%), over = 29, worst = 3
PHY-1002 : len = 27104, over cnt = 4(0%), over = 5, worst = 2
PHY-1002 : len = 27184, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.089539s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (17.5%)

PHY-1001 : Congestion index: top1 = 25.04, top5 = 14.03, top10 = 8.44, top15 = 5.83.
OPT-1001 : End congestion update;  0.147140s wall, 0.031250s user + 0.015625s system = 0.046875s CPU (31.9%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1044 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.024152s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (64.7%)

OPT-0007 : Start: WNS 2147483647 TNS 0 NUM_FEPS 0
OPT-1001 : End global optimization;  0.171432s wall, 0.046875s user + 0.015625s system = 0.062500s CPU (36.5%)

OPT-1001 : Current memory(MB): used = 195, reserve = 161, peak = 195.
OPT-1001 : End physical optimization;  0.534505s wall, 0.265625s user + 0.015625s system = 0.281250s CPU (52.6%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 327 LUT to BLE ...
SYN-4008 : Packed 327 LUT and 180 SEQ to BLE.
SYN-4003 : Packing 211 remaining SEQ's ...
SYN-4005 : Packed 112 SEQ with LUT/SLICE
SYN-4006 : 48 single LUT's are left
SYN-4006 : 99 single SEQ's are left
SYN-4011 : Packing model "top" (AL_USER_NORMAL) with 426/694 primitive instances ...
PHY-3001 : End packing;  0.042965s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (72.7%)

PHY-1001 : Populate physical database on model top.
RUN-1001 : There are total 378 instances
RUN-1001 : 172 mslices, 171 lslices, 19 pads, 11 brams, 0 dsps
RUN-1001 : There are total 868 nets
RUN-6004 WARNING: There are 1 nets with only 1 pin.
RUN-1001 : 417 nets have 2 pins
RUN-1001 : 357 nets have [3 - 5] pins
RUN-1001 : 52 nets have [6 - 10] pins
RUN-1001 : 27 nets have [11 - 20] pins
RUN-1001 : 12 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-3001 : design contains 376 instances, 343 slices, 15 macros(97 instances: 51 mslices 46 lslices)
PHY-3001 : Cell area utilization is 4%
PHY-3001 : After packing: Len = 19675.4, Over = 25.5
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 4%
PHY-3001 : Update timing in Manhattan mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model top.
TMR-2506 : Build timing graph completely. Port num: 12, tpin num: 3663, tnet num: 866, tinst num: 376, tnode num: 4696, tedge num: 6416.
TMR-2508 : Levelizing timing graph completed, there are 29 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 866 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.200629s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (77.9%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.67947e-05
PHY-3002 : Step(71): len = 19176.6, overlap = 27
PHY-3002 : Step(72): len = 19209.4, overlap = 27
PHY-3002 : Step(73): len = 19058, overlap = 29.5
PHY-3002 : Step(74): len = 18847.4, overlap = 30.5
PHY-3002 : Step(75): len = 18578.6, overlap = 30.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 3.35893e-05
PHY-3002 : Step(76): len = 18845.2, overlap = 27.75
PHY-3002 : Step(77): len = 18845.2, overlap = 27.75
PHY-3002 : Step(78): len = 18748.6, overlap = 28
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 6.45905e-05
PHY-3002 : Step(79): len = 19542.2, overlap = 28.75
PHY-3002 : Step(80): len = 19542.2, overlap = 28.75
PHY-3002 : Step(81): len = 19344.3, overlap = 28.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.090123s wall, 0.015625s user + 0.015625s system = 0.031250s CPU (34.7%)

PHY-3001 : Trial Legalized: Len = 28617.7
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 4%
PHY-3001 : Update timing in Manhattan mode ...
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 866 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.019356s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.00111421
PHY-3002 : Step(82): len = 25329.5, overlap = 2.25
PHY-3002 : Step(83): len = 24179.6, overlap = 5.5
PHY-3002 : Step(84): len = 22868.4, overlap = 9.5
PHY-3002 : Step(85): len = 22328.1, overlap = 13.5
PHY-3002 : Step(86): len = 22054.5, overlap = 14.5
PHY-3002 : Step(87): len = 21559.4, overlap = 17
PHY-3002 : Step(88): len = 21501.7, overlap = 17
PHY-3002 : Step(89): len = 21315.3, overlap = 17.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00222843
PHY-3002 : Step(90): len = 21288, overlap = 16.75
PHY-3002 : Step(91): len = 21260, overlap = 17.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00445686
PHY-3002 : Step(92): len = 21263.6, overlap = 17
PHY-3002 : Step(93): len = 21241.4, overlap = 16.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.005195s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 25423.9, Over = 0
PHY-3001 : Spreading special nets. 8 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.006129s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : 13 instances has been re-located, deltaX = 0, deltaY = 13, maxDist = 1.
PHY-3001 : Final: Len = 25823.9, Over = 0
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model top.
TMR-2506 : Build timing graph completely. Port num: 12, tpin num: 3663, tnet num: 866, tinst num: 376, tnode num: 4696, tedge num: 6416.
TMR-2508 : Levelizing timing graph completed, there are 29 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 35/868.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 30864, over cnt = 100(0%), over = 173, worst = 7
PHY-1002 : len = 31688, over cnt = 51(0%), over = 75, worst = 3
PHY-1002 : len = 32432, over cnt = 10(0%), over = 18, worst = 3
PHY-1002 : len = 32424, over cnt = 4(0%), over = 4, worst = 1
PHY-1002 : len = 32520, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.148830s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (10.5%)

PHY-1001 : Congestion index: top1 = 25.13, top5 = 16.50, top10 = 10.38, top15 = 7.22.
PHY-1001 : End incremental global routing;  0.212854s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (29.4%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 866 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.026493s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (118.0%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.255881s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (42.7%)

OPT-1001 : Current memory(MB): used = 197, reserve = 163, peak = 198.
OPT-1001 : Start path based optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 728/868.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 32520, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.006469s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (241.5%)

PHY-1001 : Congestion index: top1 = 25.13, top5 = 16.50, top10 = 10.38, top15 = 7.22.
OPT-1001 : End congestion update;  0.065364s wall, 0.046875s user + 0.015625s system = 0.062500s CPU (95.6%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 866 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.020352s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (76.8%)

OPT-0007 : Start: WNS 2147483647 TNS 0 NUM_FEPS 0
OPT-1001 : End path based optimization;  0.085896s wall, 0.062500s user + 0.015625s system = 0.078125s CPU (91.0%)

OPT-1001 : Current memory(MB): used = 197, reserve = 163, peak = 198.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 866 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.017831s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (87.6%)

OPT-1001 : Start pin optimization...
OPT-1001 : skip pin optimization...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 728/868.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 32520, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.006195s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : Congestion index: top1 = 25.13, top5 = 16.50, top10 = 10.38, top15 = 7.22.
PHY-1001 : End incremental global routing;  0.064157s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (97.4%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 866 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.023565s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (198.9%)

RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 728/868.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 32520, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.007933s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (197.0%)

PHY-1001 : Congestion index: top1 = 25.13, top5 = 16.50, top10 = 10.38, top15 = 7.22.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 866 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.019574s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (79.8%)

RUN-1001 : QoR Analysis:
OPT-0007 :   WNS 2147483647 TNS 0 NUM_FEPS 0
RUN-1001 :   No local congestion issue, and most congested 1% tile average routing util is 24.758621
RUN-1001 :   Top critical paths
OPT-1001 : End physical optimization;  0.729775s wall, 0.515625s user + 0.015625s system = 0.531250s CPU (72.8%)

RUN-1003 : finish command "place" in  4.983007s wall, 1.546875s user + 0.359375s system = 1.906250s CPU (38.3%)

RUN-1004 : used memory is 182 MB, reserved memory is 148 MB, peak memory is 198 MB
RUN-1002 : start command "export_db adc_place.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported ChipWatcher
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD5.6.56362/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Route Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  |  Note  
RUN-1001 : -------------------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      |        
RUN-1001 :     fix_hold     |    off     |       off        |        
RUN-1001 :    opt_timing    |   medium   |      medium      |        
RUN-1001 :   phy_sim_model  |    off     |       off        |        
RUN-1001 :     priority     |   timing   |      timing      |        
RUN-1001 :     swap_pin     |     on     |        on        |        
RUN-1001 : -------------------------------------------------------
PHY-1001 : Route runs in 16 thread(s)
RUN-1001 : There are total 378 instances
RUN-1001 : 172 mslices, 171 lslices, 19 pads, 11 brams, 0 dsps
RUN-1001 : There are total 868 nets
RUN-6004 WARNING: There are 1 nets with only 1 pin.
RUN-1001 : 417 nets have 2 pins
RUN-1001 : 357 nets have [3 - 5] pins
RUN-1001 : 52 nets have [6 - 10] pins
RUN-1001 : 27 nets have [11 - 20] pins
RUN-1001 : 12 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model top.
TMR-2506 : Build timing graph completely. Port num: 12, tpin num: 3663, tnet num: 866, tinst num: 376, tnode num: 4696, tedge num: 6416.
TMR-2508 : Levelizing timing graph completed, there are 29 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : 172 mslices, 171 lslices, 19 pads, 11 brams, 0 dsps
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 866 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Start global routing, caller is route ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 30608, over cnt = 100(0%), over = 171, worst = 6
PHY-1002 : len = 31480, over cnt = 52(0%), over = 74, worst = 3
PHY-1002 : len = 32384, over cnt = 3(0%), over = 3, worst = 1
PHY-1002 : len = 32448, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.149422s wall, 0.046875s user + 0.015625s system = 0.062500s CPU (41.8%)

PHY-1001 : Congestion index: top1 = 24.70, top5 = 16.48, top10 = 10.20, top15 = 7.10.
PHY-1001 : End global routing;  0.213861s wall, 0.125000s user + 0.015625s system = 0.140625s CPU (65.8%)

PHY-1001 : Start detail routing ...
PHY-1001 : Current memory(MB): used = 220, reserve = 186, peak = 236.
PHY-1001 : Detailed router is running in normal mode.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_dup_3 will be routed on clock mesh
PHY-5010 WARNING: Net key1_dup_3 is skipped due to 0 input or output
PHY-1001 : clock net adc/clk_adc_syn_4 will be merged with clock adc/clk_adc
PHY-1001 : clock net config_inst_syn_10 will be merged with clock config_inst_syn_9
PHY-5010 WARNING: Net key1_dup_3 is skipped due to 0 input or output
PHY-1001 : Current memory(MB): used = 485, reserve = 456, peak = 485.
PHY-1001 : End build detailed router design. 4.192097s wall, 3.796875s user + 0.109375s system = 3.906250s CPU (93.2%)

PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Clock net routing.....
PHY-1001 : Routed 0% nets.
PHY-1022 : len = 10312, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End initial clock net routed; 1.099900s wall, 1.093750s user + 0.000000s system = 1.093750s CPU (99.4%)

PHY-1001 : Current memory(MB): used = 516, reserve = 487, peak = 516.
PHY-1001 : End phase 1; 1.112518s wall, 1.109375s user + 0.000000s system = 1.109375s CPU (99.7%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Initial routing.....
PHY-1001 : Routed 38% nets.
PHY-1001 : Routed 38% nets.
PHY-1001 : Routed 39% nets.
PHY-1001 : Routed 39% nets.
PHY-1001 : Patch 420 net; 1.524636s wall, 1.437500s user + 0.000000s system = 1.437500s CPU (94.3%)

PHY-1022 : len = 61800, over cnt = 83(0%), over = 83, worst = 1, crit = 0
PHY-1001 : Current memory(MB): used = 516, reserve = 488, peak = 516.
PHY-1001 : End initial routed; 1.789646s wall, 1.703125s user + 0.000000s system = 1.703125s CPU (95.2%)

PHY-1001 : Update timing.....
PHY-1001 : 0/764(0%) critical/total net(s).
RUN-1001 : ------------------------------------------
RUN-1001 :   Type   |    WNS(ns)    |  TNS(ns)  |  FEP  
RUN-1001 : ------------------------------------------
RUN-1001 :   Setup  |  2147483.647  |   0.000   |   0   
RUN-1001 :   Hold   |  2147483.647  |   0.000   |   0   
RUN-1001 : ------------------------------------------
PHY-1001 : End update timing; 0.230118s wall, 0.234375s user + 0.000000s system = 0.234375s CPU (101.8%)

PHY-1001 : Current memory(MB): used = 519, reserve = 490, peak = 519.
PHY-1001 : End phase 2; 2.019857s wall, 1.937500s user + 0.000000s system = 1.937500s CPU (95.9%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Optimize timing.....
PHY-1022 : len = 61800, over cnt = 83(0%), over = 83, worst = 1, crit = 0
PHY-1001 : End optimize timing; 0.009071s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 61864, over cnt = 20(0%), over = 20, worst = 1, crit = 0
PHY-1001 : End DR Iter 1; 0.108985s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (43.0%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1022 : len = 61960, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 2; 0.037935s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (41.2%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1022 : len = 61952, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 3; 0.024521s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : Update timing.....
PHY-1001 : 0/764(0%) critical/total net(s).
RUN-1001 : ------------------------------------------
RUN-1001 :   Type   |    WNS(ns)    |  TNS(ns)  |  FEP  
RUN-1001 : ------------------------------------------
RUN-1001 :   Setup  |  2147483.647  |   0.000   |   0   
RUN-1001 :   Hold   |  2147483.647  |   0.000   |   0   
RUN-1001 : ------------------------------------------
PHY-1001 : End update timing; 0.237419s wall, 0.187500s user + 0.000000s system = 0.187500s CPU (79.0%)

PHY-1001 : Commit to database.....
PHY-1001 : 24 feed throughs used by 20 nets
PHY-1001 : End commit to database; 0.098242s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (111.3%)

PHY-1001 : Current memory(MB): used = 531, reserve = 502, peak = 531.
PHY-1001 : End phase 3; 0.663306s wall, 0.468750s user + 0.000000s system = 0.468750s CPU (70.7%)

PHY-1003 : Routed, final wirelength = 61952
PHY-1001 : Current memory(MB): used = 531, reserve = 502, peak = 531.
PHY-1001 : End export database. 0.014177s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (110.2%)

PHY-1001 : End detail routing;  8.263200s wall, 7.546875s user + 0.125000s system = 7.671875s CPU (92.8%)

RUN-1003 : finish command "route" in  8.757850s wall, 7.906250s user + 0.140625s system = 8.046875s CPU (91.9%)

RUN-1004 : used memory is 479 MB, reserved memory is 450 MB, peak memory is 531 MB
RUN-1002 : start command "report_area -io_info -file adc_phy.area"
RUN-1001 : standard
***Report Model: top Device: EG4S20NG88***

IO Statistics
#IO                        19
  #input                   14
  #output                   5
  #inout                    0

Utilization Statistics
#lut                      549   out of  19600    2.80%
#reg                      397   out of  19600    2.03%
#le                       648
  #lut only               251   out of    648   38.73%
  #reg only                99   out of    648   15.28%
  #lut&reg                298   out of    648   45.99%
#dsp                        0   out of     29    0.00%
#bram                      11   out of     64   17.19%
  #bram9k                  11
  #fifo9k                   0
#bram32k                    0   out of     16    0.00%
#pad                       19   out of     66   28.79%
  #ireg                     0
  #oreg                     0
  #treg                     0
#pll                        0   out of      4    0.00%
#gclk                       3   out of     16   18.75%

Clock Resource Statistics
Index     ClockNet             Type               DriverType         Driver                  Fanout
#1        clk_dup_3            GCLK               io                 clk_syn_4.di            155
#2        config_inst_syn_9    GCLK               config             config_inst.jtck        90
#3        adc/clk_adc          GCLK               mslice             type/sel3_syn_883.q0    4


Detailed IO Report

     Name       Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
     clk          INPUT        P34        LVCMOS25          N/A          PULLUP      NONE    
  data_in[7]      INPUT         P2        LVCMOS25          N/A          PULLUP      NONE    
  data_in[6]      INPUT         P3        LVCMOS25          N/A          PULLUP      NONE    
  data_in[5]      INPUT         P4        LVCMOS25          N/A          PULLUP      NONE    
  data_in[4]      INPUT         P5        LVCMOS25          N/A          PULLUP      NONE    
  data_in[3]      INPUT        P10        LVCMOS25          N/A          PULLUP      NONE    
  data_in[2]      INPUT        P11        LVCMOS25          N/A          PULLUP      NONE    
  data_in[1]      INPUT        P12        LVCMOS25          N/A          PULLUP      NONE    
  data_in[0]      INPUT        P13        LVCMOS25          N/A          PULLUP      NONE    
     eoc          INPUT        P60        LVCMOS25          N/A          PULLUP      NONE    
     key1         INPUT        P50        LVCMOS25          N/A          PULLUP      NONE    
     key2         INPUT        P30        LVCMOS25          N/A           N/A        NONE    
   reset_n        INPUT        P55        LVCMOS25          N/A          PULLUP      NONE    
   uart_rxd       INPUT        P54        LVCMOS25          N/A          PULLUP      NONE    
   adc_clk       OUTPUT        P57        LVCMOS25           8            NONE       NONE    
     ale         OUTPUT        P23        LVCMOS25           8            N/A        NONE    
      oe         OUTPUT        P86        LVCMOS25           8            NONE       NONE    
    start        OUTPUT        P59        LVCMOS25           8            NONE       NONE    
   uart_txd      OUTPUT        P52        LVCMOS25           8            NONE       NONE    

Report Hierarchy Area:
+---------------------------------------------------------------------------------------------------------+
|Instance                            |Module         |le     |lut     |ripple  |seq     |bram    |dsp     |
+---------------------------------------------------------------------------------------------------------+
|top                                 |top            |648    |452     |97      |397     |11      |0       |
|  adc                               |adc_ctrl       |6      |6       |0       |6       |0       |0       |
|  rx                                |uart_rx        |47     |41      |6       |35      |0       |0       |
|  tx                                |uart_tx        |54     |45      |8       |36      |0       |0       |
|  type                              |type_choice    |138    |130     |8       |79      |0       |0       |
|  cw_top                            |CW_TOP_WRAPPER |402    |229     |75      |241     |0       |0       |
|    wrapper_cwc_top                 |cwc_top        |402    |229     |75      |241     |0       |0       |
|      cfg_int_inst                  |cwc_cfg_int    |162    |76      |0       |145     |0       |0       |
|        reg_inst                    |register       |159    |73      |0       |142     |0       |0       |
|        tap_inst                    |tap            |3      |3       |0       |3       |0       |0       |
|      trigger_inst                  |trigger        |240    |153     |75      |96      |0       |0       |
|        bus_inst                    |bus_top        |32     |22      |10      |16      |0       |0       |
|          BUS_DETECTOR[0]$bus_nodes |bus_det        |2      |2       |0       |2       |0       |0       |
|          BUS_DETECTOR[1]$bus_nodes |bus_det        |2      |2       |0       |2       |0       |0       |
|          BUS_DETECTOR[2]$bus_nodes |bus_det        |1      |1       |0       |1       |0       |0       |
|          BUS_DETECTOR[3]$bus_nodes |bus_det        |27     |17      |10      |11      |0       |0       |
|        emb_ctrl_inst               |emb_ctrl       |121    |88      |33      |52      |0       |0       |
+---------------------------------------------------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout    Nets  
    #1         1       398   
    #2         2       191   
    #3         3       122   
    #4         4        43   
    #5        5-10      56   
    #6       11-50      30   
    #7       51-100     3    
  Average     3.00           

RUN-1002 : start command "export_db adc_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported ChipWatcher
RUN-1002 : start command "export_bid adc_inst.bid"
RUN-1002 : start command "bitgen -bit adc.bit"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 16 threads.
BIT-1002 : Init instances completely, inst num: 376
BIT-1002 : Init pips with 16 threads.
BIT-1002 : Init pips completely, net num: 868, pip num: 7489
BIT-1002 : Init feedthrough with 16 threads.
BIT-1002 : Init feedthrough completely, num: 24
BIT-1003 : Multithreading accelaration with 16 threads.
BIT-1003 : Generate bitstream completely, there are 651 valid insts, and 21327 bits set as '1'.
BIT-1004 : the usercode register value: 00000000011110111010100111000000
BIT-1004 : PLL setting string = 0000
BIT-1004 : Generate bits file adc.bit.
RUN-1003 : finish command "bitgen -bit adc.bit" in  1.631749s wall, 5.578125s user + 0.046875s system = 5.625000s CPU (344.7%)

RUN-1004 : used memory is 488 MB, reserved memory is 458 MB, peak memory is 674 MB
RUN-1002 : start command "backup_run_log run.log ../.logs/phy_1/td_20230305_165025.log"
