{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1634069075607 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1634069075609 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct 12 16:04:35 2021 " "Processing started: Tue Oct 12 16:04:35 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1634069075609 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1634069075609 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off CombinedASU1 -c CombinedASU1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off CombinedASU1 -c CombinedASU1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1634069075610 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1634069076123 ""}
{ "Warning" "WSGN_SEARCH_FILE" "CombinedASU1.bdf 1 1 " "Using design file CombinedASU1.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 CombinedASU1 " "Found entity 1: CombinedASU1" {  } { { "CombinedASU1.bdf" "" { Schematic "/home/student1/zzuberi/coe328/Lab3/Lab/PartA/CombinedASU1.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1634069076810 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1634069076810 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "CombinedASU1 " "Elaborating entity \"CombinedASU1\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1634069076817 ""}
{ "Warning" "WSGN_SEARCH_FILE" "ASU.vhd 2 1 " "Using design file ASU.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ASU-Behavior " "Found design unit 1: ASU-Behavior" {  } { { "ASU.vhd" "" { Text "/home/student1/zzuberi/coe328/Lab3/Lab/PartA/ASU.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1634069077464 ""} { "Info" "ISGN_ENTITY_NAME" "1 ASU " "Found entity 1: ASU" {  } { { "ASU.vhd" "" { Text "/home/student1/zzuberi/coe328/Lab3/Lab/PartA/ASU.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1634069077464 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1634069077464 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ASU ASU:inst " "Elaborating entity \"ASU\" for hierarchy \"ASU:inst\"" {  } { { "CombinedASU1.bdf" "inst" { Schematic "/home/student1/zzuberi/coe328/Lab3/Lab/PartA/CombinedASU1.bdf" { { 144 256 408 256 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1634069077469 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Sum ASU.vhd(26) " "VHDL Process Statement warning at ASU.vhd(26): signal \"Sum\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ASU.vhd" "" { Text "/home/student1/zzuberi/coe328/Lab3/Lab/PartA/ASU.vhd" 26 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1634069077472 "|CombinedASU1|ASU:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Sum ASU.vhd(29) " "VHDL Process Statement warning at ASU.vhd(29): signal \"Sum\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ASU.vhd" "" { Text "/home/student1/zzuberi/coe328/Lab3/Lab/PartA/ASU.vhd" 29 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1634069077472 "|CombinedASU1|ASU:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Sum ASU.vhd(32) " "VHDL Process Statement warning at ASU.vhd(32): signal \"Sum\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ASU.vhd" "" { Text "/home/student1/zzuberi/coe328/Lab3/Lab/PartA/ASU.vhd" 32 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1634069077472 "|CombinedASU1|ASU:inst"}
{ "Warning" "WSGN_SEARCH_FILE" "sseg.vhd 2 1 " "Using design file sseg.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sseg-Behavior " "Found design unit 1: sseg-Behavior" {  } { { "sseg.vhd" "" { Text "/home/student1/zzuberi/coe328/Lab3/Lab/PartA/sseg.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1634069077532 ""} { "Info" "ISGN_ENTITY_NAME" "1 sseg " "Found entity 1: sseg" {  } { { "sseg.vhd" "" { Text "/home/student1/zzuberi/coe328/Lab3/Lab/PartA/sseg.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1634069077532 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1634069077532 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sseg sseg:inst1 " "Elaborating entity \"sseg\" for hierarchy \"sseg:inst1\"" {  } { { "CombinedASU1.bdf" "inst1" { Schematic "/home/student1/zzuberi/coe328/Lab3/Lab/PartA/CombinedASU1.bdf" { { 144 472 656 224 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1634069077533 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "neg_display\[0\] GND " "Pin \"neg_display\[0\]\" is stuck at GND" {  } { { "CombinedASU1.bdf" "" { Schematic "/home/student1/zzuberi/coe328/Lab3/Lab/PartA/CombinedASU1.bdf" { { 184 696 875 200 "neg_display\[0..6\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1634069078156 "|CombinedASU1|neg_display[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "neg_display\[1\] GND " "Pin \"neg_display\[1\]\" is stuck at GND" {  } { { "CombinedASU1.bdf" "" { Schematic "/home/student1/zzuberi/coe328/Lab3/Lab/PartA/CombinedASU1.bdf" { { 184 696 875 200 "neg_display\[0..6\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1634069078156 "|CombinedASU1|neg_display[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "neg_display\[2\] GND " "Pin \"neg_display\[2\]\" is stuck at GND" {  } { { "CombinedASU1.bdf" "" { Schematic "/home/student1/zzuberi/coe328/Lab3/Lab/PartA/CombinedASU1.bdf" { { 184 696 875 200 "neg_display\[0..6\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1634069078156 "|CombinedASU1|neg_display[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "neg_display\[3\] GND " "Pin \"neg_display\[3\]\" is stuck at GND" {  } { { "CombinedASU1.bdf" "" { Schematic "/home/student1/zzuberi/coe328/Lab3/Lab/PartA/CombinedASU1.bdf" { { 184 696 875 200 "neg_display\[0..6\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1634069078156 "|CombinedASU1|neg_display[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "neg_display\[4\] GND " "Pin \"neg_display\[4\]\" is stuck at GND" {  } { { "CombinedASU1.bdf" "" { Schematic "/home/student1/zzuberi/coe328/Lab3/Lab/PartA/CombinedASU1.bdf" { { 184 696 875 200 "neg_display\[0..6\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1634069078156 "|CombinedASU1|neg_display[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "neg_display\[5\] GND " "Pin \"neg_display\[5\]\" is stuck at GND" {  } { { "CombinedASU1.bdf" "" { Schematic "/home/student1/zzuberi/coe328/Lab3/Lab/PartA/CombinedASU1.bdf" { { 184 696 875 200 "neg_display\[0..6\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1634069078156 "|CombinedASU1|neg_display[5]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1634069078156 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1634069078578 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1634069078578 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "58 " "Implemented 58 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "9 " "Implemented 9 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1634069078904 ""} { "Info" "ICUT_CUT_TM_OPINS" "15 " "Implemented 15 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1634069078904 ""} { "Info" "ICUT_CUT_TM_LCELLS" "34 " "Implemented 34 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1634069078904 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1634069078904 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 13 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 13 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "378 " "Peak virtual memory: 378 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1634069078986 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Oct 12 16:04:38 2021 " "Processing ended: Tue Oct 12 16:04:38 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1634069078986 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1634069078986 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1634069078986 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1634069078986 ""}
