%CH1
\newacronym{rtos}{RTOS}{Real-Time Operating Systems}

%CH2
\newacronym{MSB}{MSB}{Most Significant Byte}
\newacronym{LSB}{LSB}{Less Significant Byte}
\newacronym{rbr}{RBR}{Receiver Buffer Register}
\newacronym{thr}{THR}{Transmitter Holding Register}
\newacronym{ier}{IER}{Interrupt Enable Register}
\newacronym{iir}{IIR}{Interrupt Identification Register}
\newacronym{fcr}{FCR}{FIFO Control Register}
\newacronym{lcr}{LCR}{Line Control Register}
\newacronym{mcr}{MCR}{Modem Control Register}
\newacronym{lsr}{LSR}{Line Status Register}
\newacronym{msr}{MSR}{Modem Status Register}
\newacronym{fifo}{FIFO}{First In, First Out}
\newacronym{sbi}{SBI}{Supervisor Binary Interface}
\newacronym{see}{SEE}{Supervisor Execution Environment}
\newacronym{pci}{PCI}{Peripheral Component Interconnect}
\newacronym{risc}{RISC}{Reduced Instruction Set Computer}
\newacronym{cisc}{CISC}{Complex Instruction Set Computer}
\newacronym{rv32i}{RV32I}{32-bit Base Integer Instruction Set}
\newacronym{rv_m}{M}{Standard Extension for Integer Multiplication and Division}
\newacronym{rv_a}{A}{Standard Extension for Atomic Instructions}
\newacronym{rv_c}{C}{Standard Extension for Compressed Instructions}
\newacronym{rv_csr}{Zicsr}{Control and Status Register (CSR) Instructions}

%CH3
\newacronym{cpu}{CPU}{Central Processing Unit}
\newacronym{soc}{SoC}{System on a chip}
\newacronym{plic}{PLIC}{Platform-Level Interrupt Controller}
\newacronym{clint}{CLINT}{Core-local Interrupt Controller}
\newacronym{isa}{ISA}{Instruction set architecture}
\newacronym{machine}{M}{Machine}
\newacronym{user}{U}{User/Application}
\newacronym{supervisor}{S}{Supervisor}
\newacronym{csr}{CSR}{Control and Status Register}
\newacronym{ooo}{OoO}{Out-of-Order}
\newacronym{os}{OS}{Operating System}
\newacronym{hdl}{HDL}{Hardware Description Language}
\newacronym{mmu}{MMU}{Memory Management Unit}
\newacronym{chisel}{Chisel}{Constructing Hardware in a Scala Embedded Language}
\newacronym{rtl}{RTL}{register-transfer level}
\newacronym{fpga}{FPGA}{field-programmable gate array}
\newacronym{asic}{ASIC}{Application-Specific Integrated Circuit}
\newacronym{uut}{UUT}{Unit Under Test}
\newacronym{uart}{UART}{Universal asynchronous receiver/transmitter}
\newacronym{msb}{msb}{Most Significant bit}
\newacronym{lsb}{lsb}{Less Significant bit}
\newacronym{demux}{DEMUX}{desmultiplexer}
\newacronym{mux}{MUX}{multiplexer}
\newacronym{lr}{LR}{Load-Reserved}
\newacronym{sc}{SC}{Store-Conditional}
\newacronym{amo}{AMO}{Atomic Memory Operations}
\newacronym{pc}{PC}{Program counter}
\newacronym{fpu}{FPU}{floating-point unit}
\newacronym{alu}{ALU}{Arithmetic Logic Unit}
\newacronym{rtc}{rtc}{real time clock}
%\newacronym{gpio}{GPIO}{General Purpose Input/Output}

%CH4
\newacronym{eot}{EOT}{End of Transmission}
\newacronym{enq}{ENQ}{Enquiry}
\newacronym{ack}{ACK}{Acknowledgement}
\newacronym{ftx}{FTX}{Receive a file request}
\newacronym{frx}{FRX}{Send a file request}
\newacronym{dc1}{DC1}{Device Control 1}
\newacronym{ascii}{ASCII}{American Standard Code for Information Interchange}
\newacronym{ddr}{DDR}{Double Data Rate}
\newacronym{dram}{DRAM}{Dynamic Random Access Memory}
\newacronym{bram}{BRAM}{Block Random Access Memory}
\newacronym{rootfs}{rootfs}{root file system}
\newacronym{dtc}{DTC}{Device Tree Compiler}
\newacronym{dts}{DTS}{Device Tree Source}
\newacronym{dtb}{DTB}{Device Tree Blob}

%CH6
\newacronym{spi}{SPI}{Serial Peripheral Interface}
\newacronym{dma}{DMA}{Direct Access Media}

%Appendix
\newacronym{srw}{SRW}{Supervisor Read and Write}
\newacronym{mro}{MRO}{Machine Read Only}
\newacronym{mrw}{MRW}{Machine Read and Write}
\newacronym{iot}{IoT}{Internet of Things}
\newacronym{cgras}{CGRAS}{Coarse-Grained Reconfigurable Arrays}