Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.1 (lin64) Build 1846317 Fri Apr 14 18:54:47 MDT 2017
| Date         : Fri Jan 25 10:48:00 2019
| Host         : ocaepc56 running 64-bit unknown
| Command      : report_methodology -file design_1_wrapper_methodology_drc_routed.rpt -rpx design_1_wrapper_methodology_drc_routed.rpx
| Design       : design_1_wrapper
| Device       : xc7z010clg400-1
| Speed File   : -1
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 37
+-----------+----------+------------------------------------------------+------------+
| Rule      | Severity | Description                                    | Violations |
+-----------+----------+------------------------------------------------+------------+
| TIMING-6  | Warning  | No common primary clock between related clocks | 4          |
| TIMING-7  | Warning  | No common node between related clocks          | 2          |
| TIMING-18 | Warning  | Missing input or output delay                  | 31         |
+-----------+----------+------------------------------------------------+------------+

2. REPORT DETAILS
-----------------
TIMING-6#1 Warning
No common primary clock between related clocks  
The clocks cam_clk_pin and clk_out1_design_1_clk_wiz_0_0 are related (timed together) but they have no common primary clock. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks cam_clk_pin] -to [get_clocks clk_out1_design_1_clk_wiz_0_0]
Related violations: <none>

TIMING-6#2 Warning
No common primary clock between related clocks  
The clocks cam_clk_pin and clk_out1_design_1_clk_wiz_0_0_1 are related (timed together) but they have no common primary clock. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks cam_clk_pin] -to [get_clocks clk_out1_design_1_clk_wiz_0_0_1]
Related violations: <none>

TIMING-6#3 Warning
No common primary clock between related clocks  
The clocks clk_out1_design_1_clk_wiz_0_0 and clk_out1_design_1_clk_wiz_0_0_1 are related (timed together) but they have no common primary clock. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks clk_out1_design_1_clk_wiz_0_0] -to [get_clocks clk_out1_design_1_clk_wiz_0_0_1]
Related violations: <none>

TIMING-6#4 Warning
No common primary clock between related clocks  
The clocks clk_out1_design_1_clk_wiz_0_0_1 and clk_out1_design_1_clk_wiz_0_0 are related (timed together) but they have no common primary clock. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks clk_out1_design_1_clk_wiz_0_0_1] -to [get_clocks clk_out1_design_1_clk_wiz_0_0]
Related violations: <none>

TIMING-7#1 Warning
No common node between related clocks  
The clocks cam_clk_pin and clk_out1_design_1_clk_wiz_0_0 are related (timed together) but they have no common node. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks cam_clk_pin] -to [get_clocks clk_out1_design_1_clk_wiz_0_0]
Related violations: <none>

TIMING-7#2 Warning
No common node between related clocks  
The clocks cam_clk_pin and clk_out1_design_1_clk_wiz_0_0_1 are related (timed together) but they have no common node. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks cam_clk_pin] -to [get_clocks clk_out1_design_1_clk_wiz_0_0_1]
Related violations: <none>

TIMING-18#1 Warning
Missing input or output delay  
An input delay is missing on CAMERA_DATA[7] relative to clock(s) cam_clk_pin 
Related violations: <none>

TIMING-18#2 Warning
Missing input or output delay  
An input delay is missing on btn[0] relative to clock(s) VIRTUAL_clk_out1_design_1_clk_wiz_0_0 cam_clk_pin 
Related violations: <none>

TIMING-18#3 Warning
Missing input or output delay  
An input delay is missing on btn[1] relative to clock(s) VIRTUAL_clk_out1_design_1_clk_wiz_0_0 cam_clk_pin 
Related violations: <none>

TIMING-18#4 Warning
Missing input or output delay  
An input delay is missing on btn[2] relative to clock(s) VIRTUAL_clk_out1_design_1_clk_wiz_0_0 cam_clk_pin 
Related violations: <none>

TIMING-18#5 Warning
Missing input or output delay  
An input delay is missing on btn[3] relative to clock(s) VIRTUAL_clk_out1_design_1_clk_wiz_0_0 cam_clk_pin 
Related violations: <none>

TIMING-18#6 Warning
Missing input or output delay  
An input delay is missing on sw[0] relative to clock(s) VIRTUAL_clk_out1_design_1_clk_wiz_0_0 
Related violations: <none>

TIMING-18#7 Warning
Missing input or output delay  
An input delay is missing on sw[1] relative to clock(s) VIRTUAL_clk_out1_design_1_clk_wiz_0_0 
Related violations: <none>

TIMING-18#8 Warning
Missing input or output delay  
An input delay is missing on sw[2] relative to clock(s) VIRTUAL_clk_out1_design_1_clk_wiz_0_0 
Related violations: <none>

TIMING-18#9 Warning
Missing input or output delay  
An input delay is missing on sw[3] relative to clock(s) VIRTUAL_clk_out1_design_1_clk_wiz_0_0 
Related violations: <none>

TIMING-18#10 Warning
Missing input or output delay  
An output delay is missing on VGA_B[0] relative to clock(s) VIRTUAL_clk_out1_design_1_clk_wiz_0_0 
Related violations: <none>

TIMING-18#11 Warning
Missing input or output delay  
An output delay is missing on VGA_B[1] relative to clock(s) VIRTUAL_clk_out1_design_1_clk_wiz_0_0 
Related violations: <none>

TIMING-18#12 Warning
Missing input or output delay  
An output delay is missing on VGA_B[2] relative to clock(s) VIRTUAL_clk_out1_design_1_clk_wiz_0_0 
Related violations: <none>

TIMING-18#13 Warning
Missing input or output delay  
An output delay is missing on VGA_B[3] relative to clock(s) VIRTUAL_clk_out1_design_1_clk_wiz_0_0 
Related violations: <none>

TIMING-18#14 Warning
Missing input or output delay  
An output delay is missing on VGA_B[4] relative to clock(s) VIRTUAL_clk_out1_design_1_clk_wiz_0_0 
Related violations: <none>

TIMING-18#15 Warning
Missing input or output delay  
An output delay is missing on VGA_G[0] relative to clock(s) VIRTUAL_clk_out1_design_1_clk_wiz_0_0 
Related violations: <none>

TIMING-18#16 Warning
Missing input or output delay  
An output delay is missing on VGA_G[1] relative to clock(s) VIRTUAL_clk_out1_design_1_clk_wiz_0_0 
Related violations: <none>

TIMING-18#17 Warning
Missing input or output delay  
An output delay is missing on VGA_G[2] relative to clock(s) VIRTUAL_clk_out1_design_1_clk_wiz_0_0 
Related violations: <none>

TIMING-18#18 Warning
Missing input or output delay  
An output delay is missing on VGA_G[3] relative to clock(s) VIRTUAL_clk_out1_design_1_clk_wiz_0_0 
Related violations: <none>

TIMING-18#19 Warning
Missing input or output delay  
An output delay is missing on VGA_G[4] relative to clock(s) VIRTUAL_clk_out1_design_1_clk_wiz_0_0 
Related violations: <none>

TIMING-18#20 Warning
Missing input or output delay  
An output delay is missing on VGA_G[5] relative to clock(s) VIRTUAL_clk_out1_design_1_clk_wiz_0_0 
Related violations: <none>

TIMING-18#21 Warning
Missing input or output delay  
An output delay is missing on VGA_HS relative to clock(s) VIRTUAL_clk_out1_design_1_clk_wiz_0_0 
Related violations: <none>

TIMING-18#22 Warning
Missing input or output delay  
An output delay is missing on VGA_R[0] relative to clock(s) VIRTUAL_clk_out1_design_1_clk_wiz_0_0 
Related violations: <none>

TIMING-18#23 Warning
Missing input or output delay  
An output delay is missing on VGA_R[1] relative to clock(s) VIRTUAL_clk_out1_design_1_clk_wiz_0_0 
Related violations: <none>

TIMING-18#24 Warning
Missing input or output delay  
An output delay is missing on VGA_R[2] relative to clock(s) VIRTUAL_clk_out1_design_1_clk_wiz_0_0 
Related violations: <none>

TIMING-18#25 Warning
Missing input or output delay  
An output delay is missing on VGA_R[3] relative to clock(s) VIRTUAL_clk_out1_design_1_clk_wiz_0_0 
Related violations: <none>

TIMING-18#26 Warning
Missing input or output delay  
An output delay is missing on VGA_R[4] relative to clock(s) VIRTUAL_clk_out1_design_1_clk_wiz_0_0 
Related violations: <none>

TIMING-18#27 Warning
Missing input or output delay  
An output delay is missing on VGA_VS relative to clock(s) VIRTUAL_clk_out1_design_1_clk_wiz_0_0 
Related violations: <none>

TIMING-18#28 Warning
Missing input or output delay  
An output delay is missing on led[0] relative to clock(s) VIRTUAL_clk_out1_design_1_clk_wiz_0_0 
Related violations: <none>

TIMING-18#29 Warning
Missing input or output delay  
An output delay is missing on led[1] relative to clock(s) VIRTUAL_clk_out1_design_1_clk_wiz_0_0 
Related violations: <none>

TIMING-18#30 Warning
Missing input or output delay  
An output delay is missing on led[2] relative to clock(s) VIRTUAL_clk_out1_design_1_clk_wiz_0_0 
Related violations: <none>

TIMING-18#31 Warning
Missing input or output delay  
An output delay is missing on led[3] relative to clock(s) VIRTUAL_clk_out1_design_1_clk_wiz_0_0 
Related violations: <none>


