synthesis:  version Diamond (64-bit) 3.9.0.99.2

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2017 Lattice Semiconductor Corporation,  All rights reserved.
Mon Jan 29 15:19:45 2018


Command Line:  synthesis -f infinitas_impl1_lattice.synproj -gui -msgset C:/lattice/infinitas/promote.xml 

Synthesis options:
The -a option is MachXO2.
The -s option is 4.
The -t option is TQFP100.
The -d option is LCMXO2-2000HC.
Using package TQFP100.
Using performance grade 4.
                                                          

##########################################################

### Lattice Family : MachXO2

### Device  : LCMXO2-2000HC

### Package : TQFP100

### Speed   : 4

##########################################################

                                                          

INFO - synthesis: User-Selected Strategy Settings
Optimization goal = Balanced
Top-level module name = infinitas.
Target frequency = 1.000000 MHz.
Maximum fanout = 1000.
Timing path count = 3
BRAM utilization = 100.000000 %
DSP usage = true
DSP utilization = 100.000000 %
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = Auto
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
force_gsr = auto
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p C:/lscc/diamond/3.9_x64/ispfpga/xo2c00/data (searchpath added)
-p C:/lattice/infinitas/impl1 (searchpath added)
-p C:/lattice/infinitas (searchpath added)
VHDL library = work
VHDL design file = C:/lattice/infinitas/vhdl/infinitas.vhdl
NGD file = infinitas_impl1.ngd
-sdc option: SDC file input not used.
-lpf option: Output file option is ON.
Hardtimer checking is enabled (default). The -dt option is not used.
The -r option is OFF. [ Remove LOC Properties is OFF. ]
Technology check ok...

Analyzing Verilog file C:/lscc/diamond/3.9_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v. VERI-1482
Compile design.
Compile Design Begin
INFO - synthesis: The default VHDL library search path is now "C:/lattice/infinitas/impl1". VHDL-1504
Analyzing VHDL file c:/lattice/infinitas/vhdl/infinitas.vhdl. VHDL-1481
INFO - synthesis: c:/lattice/infinitas/vhdl/infinitas.vhdl(7): analyzing entity infinitas. VHDL-1012
INFO - synthesis: c:/lattice/infinitas/vhdl/infinitas.vhdl(101): analyzing architecture behavioral. VHDL-1010
unit infinitas is not yet analyzed. VHDL-1485
unit infinitas is not yet analyzed. VHDL-1485
c:/lattice/infinitas/vhdl/infinitas.vhdl(7): executing infinitas(Behavioral)

WARNING - synthesis: c:/lattice/infinitas/vhdl/infinitas.vhdl(99): replacing existing netlist infinitas(Behavioral). VHDL-1205
Top module name (VHDL): infinitas
Loading NGL library 'C:/lscc/diamond/3.9_x64/ispfpga/xo2c00a/data/xo2alib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.9_x64/ispfpga/xo2c00/data/xo2clib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.9_x64/ispfpga/mg5g00/data/mg5glib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.9_x64/ispfpga/or5g00/data/orc5glib.ngl'...
Loading device for application map from file 'xo2c2000.nph' in environment: C:/lscc/diamond/3.9_x64/ispfpga.
Package Status:                     Final          Version 1.44.
Top-level module name = infinitas.
######## Missing driver on net wclkout. Patching with GND.



GSR will not be inferred because no asynchronous signal was found in the netlist.
Applying 1.000000 MHz constraint to all clocks

WARNING - synthesis: No user .sdc file.
Results of NGD DRC are available in infinitas_drc.log.
Loading NGL library 'C:/lscc/diamond/3.9_x64/ispfpga/xo2c00a/data/xo2alib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.9_x64/ispfpga/xo2c00/data/xo2clib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.9_x64/ispfpga/mg5g00/data/mg5glib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.9_x64/ispfpga/or5g00/data/orc5glib.ngl'...
WARNING - synthesis: logical net 'nrst' has no load.
WARNING - synthesis: input pad net 'nrst' has no legal load.
WARNING - synthesis: logical net 'scl' has no load.
WARNING - synthesis: input pad net 'scl' has no legal load.
WARNING - synthesis: logical net 'sda' has no load.
WARNING - synthesis: input pad net 'sda' has no legal load.
WARNING - synthesis: logical net 'pll_clk' has no load.
WARNING - synthesis: input pad net 'pll_clk' has no legal load.
WARNING - synthesis: logical net 'pll_locked' has no load.
WARNING - synthesis: input pad net 'pll_locked' has no legal load.
WARNING - synthesis: logical net 'dsp_bclkin1' has no load.
WARNING - synthesis: input pad net 'dsp_bclkin1' has no legal load.
WARNING - synthesis: logical net 'dsp_lrckin1' has no load.
WARNING - synthesis: input pad net 'dsp_lrckin1' has no legal load.
WARNING - synthesis: logical net 'dsp_bclkin2' has no load.
WARNING - synthesis: input pad net 'dsp_bclkin2' has no legal load.
WARNING - synthesis: logical net 'dsp_lrckin2' has no load.
WARNING - synthesis: input pad net 'dsp_lrckin2' has no legal load.
WARNING - synthesis: logical net 'dsp_bclkin3' has no load.
WARNING - synthesis: input pad net 'dsp_bclkin3' has no legal load.
WARNING - synthesis: logical net 'dsp_lrckin3' has no load.
WARNING - synthesis: input pad net 'dsp_lrckin3' has no legal load.
WARNING - synthesis: logical net 'dsp_bclkout1' has no load.
WARNING - synthesis: input pad net 'dsp_bclkout1' has no legal load.
WARNING - synthesis: logical net 'dsp_lrckout1' has no load.
WARNING - synthesis: input pad net 'dsp_lrckout1' has no legal load.
WARNING - synthesis: logical net 'dsp_bclkout2' has no load.
WARNING - synthesis: input pad net 'dsp_bclkout2' has no legal load.
WARNING - synthesis: logical net 'dsp_lrckout2' has no load.
WARNING - synthesis: input pad net 'dsp_lrckout2' has no legal load.
WARNING - synthesis: logical net 'dsp_bclkout3' has no load.
WARNING - synthesis: input pad net 'dsp_bclkout3' has no legal load.
WARNING - synthesis: logical net 'dsp_lrckout3' has no load.
WARNING - synthesis: input pad net 'dsp_lrckout3' has no legal load.
WARNING - synthesis: DRC complete with 34 warnings.
All blocks are expanded and NGD expansion is successful.
Writing NGD file infinitas_impl1.ngd.

################### Begin Area Report (infinitas)######################
Number of register bits => 4 of 2352 (0 % )
FD1S3AX => 4
GSR => 1
IB => 16
OB => 33
################### End Area Report ##################

################### Begin BlackBox Report ######################
TSALL => 1
################### End BlackBox Report ##################

################### Begin Clock Report ######################
Clock Nets
Number of Clocks: 1
  Net : exp_bclk4_c_c, loads : 10
Clock Enable Nets
Number of Clock Enables: 0
Top 0 highest fanout Clock Enables:
Highest fanout non-clock nets
Top 10 highest fanout non-clock nets:
  Net : x_mclk_c_c, loads : 7
  Net : exp_lrck4_c_c, loads : 6
  Net : pll_wclkref_c_c, loads : 1
  Net : dsp_tdmin0_c_c, loads : 1
  Net : dsp_tdmin1_c_c, loads : 1
  Net : dsp_tdmin2_c_c, loads : 1
  Net : dsp_tdmin3_c_c, loads : 1
  Net : exp_mdo1_c_c, loads : 1
  Net : exp_mdo2_c_c, loads : 1
  Net : exp_mdo3_c_c, loads : 1
################### End Clock Report ##################

Timing Report Summary
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 1000.000000 -name  |             |             |
clk0 [get_nets exp_bclk4_c_c]           |            -|            -|     0  
                                        |             |             |
--------------------------------------------------------------------------------


All constraints were met.


Peak Memory Usage: 65.824  MB

--------------------------------------------------------------
Elapsed CPU time for LSE flow : 0.422  secs
--------------------------------------------------------------
