default:
  effects:
    channel_length_modulation: False
    velocity_saturation: False
    gate_tunneling: False
    mobility_degradation: False
    subthreshold_slope_effect: False
    DIBL: False
    SCE: True
    narrow_width: False
    area_and_latency_scaling: False
    GIDL: False
    high_k_gate: False
    C_fringe: False
    C_overlap: False
    Vgsteff_detailed: False
    gate_leakage_TOXE: False
    max_parallel_en: False
    max_parallel_val: 100
    F_f: False
    F_s: False
    t_1: False
    I_sub_unified: False
  delay_parasitics: all
  scaling_mode: None
  model_type: bulk
  base_cfg: default

dennard_scaling_cfg:
  scaling_mode: dennard
  base_cfg: default

test_cfg:
  effects:
    area_and_latency_scaling: True
  delay_parasitics: Csq only
  scaling_mode: dennard_implicit
  base_cfg: default

full_effects_cfg:
  effects:
    channel_length_modulation: True
    velocity_saturation: True
    gate_tunneling: True
    mobility_degradation: True
    subthreshold_slope_effect: True
    DIBL: True
    narrow_width: True
    GIDL: True
    area_and_latency_scaling: True
    high_k_gate: True
  delay_parasitics: all
  base_cfg: default

bsim4_cfg_most:
  model_type: bulk_bsim4
  effects:
    channel_length_modulation: True
    velocity_saturation: True
    gate_tunneling: True
    mobility_degradation: True
    subthreshold_slope_effect: True
    DIBL: True
    narrow_width: True
    GIDL: True
    area_and_latency_scaling: True
    high_k_gate: True
    DIBL_current_scaling: True
    Rds: True
  delay_parasitics: all 
  base_cfg: default

bsim4_limited:
  model_type: bulk_bsim4
  effects:
    channel_length_modulation: False
    velocity_saturation: True
    gate_tunneling: True
    mobility_degradation: False
    subthreshold_slope_effect: True
    DIBL: True
    narrow_width: True
    GIDL: True
    area_and_latency_scaling: True
    high_k_gate: True
    DIBL_current_scaling: False
    Rds: False
  delay_parasitics: all
  base_cfg: default

bsim4_cfg_all:
  model_type: bulk_bsim4
  effects:
    channel_length_modulation: True
    velocity_saturation: True
    gate_tunneling: True
    mobility_degradation: True
    subthreshold_slope_effect: True
    DIBL: True
    narrow_width: True
    GIDL: True
    area_and_latency_scaling: True
    high_k_gate: True
    DIBL_current_scaling: True
    Rds: True
    C_fringe: True
    C_overlap: True
  delay_parasitics: all
  base_cfg: default

bsim4_cfg_all_detailed:
  effects:
    Vgsteff_detailed: True
  base_cfg: bsim4_cfg_all

bsim4_cfg_all_toxe:
  effects:
    gate_leakage_TOXE: True
  base_cfg: bsim4_cfg_all

bsim4_cfg_all_toxe_no_narrow:
  effects:
    narrow_width: False
  base_cfg: bsim4_cfg_all_toxe

vs_cfg:
  model_type: vs
  effects:
    area_and_latency_scaling: True
    high_k_gate: True
    GIDL: False
    gate_tunneling: True
  delay_parasitics: all
  base_cfg: default

vs_cfg_capped_parallel:
  effects:
    max_parallel_en: True
    max_parallel_val: 1000
  base_cfg: vs_cfg

vs_cfg_F_f_F_s:
  base_cfg: vs_cfg
  effects:
    F_f: True
    F_s: True

vs_cfg_F_s:
  base_cfg: vs_cfg
  effects:
    F_f: False
    F_s: True

vs_cfg_t_1:
  base_cfg: vs_cfg
  effects:
    t_1: True

vs_cfg_t_1_capped_parallel:
  effects:
    max_parallel_en: True
    max_parallel_val: 1000
  base_cfg: vs_cfg_t_1

# latest means F_s and unified I_sub
vs_cfg_latest:
  base_cfg: vs_cfg
  effects:
    F_s: True
    I_sub_unified: True
    area_and_latency_scaling: False

vs_cfg_latest_t_1:
  base_cfg: vs_cfg_latest
  effects:
    t_1: True

vs_cfg_latest_capped_parallel:
  base_cfg: vs_cfg_latest
  effects:
    max_parallel_en: True
    max_parallel_val: 1000

vs_cfg_latest_capped_parallel_t_1:
  base_cfg: vs_cfg_latest_capped_parallel
  effects:
    t_1: True