.ifndef INCLUDED_CYFITTERGNU_INC
.set INCLUDED_CYFITTERGNU_INC, 1
.include "cydevicegnu.inc"
.include "cydevicegnu_trm.inc"

/* LED */
.set LED__0__INTTYPE, CYREG_PICU5_INTTYPE0
.set LED__0__MASK, 0x01
.set LED__0__PC, CYREG_PRT5_PC0
.set LED__0__PORT, 5
.set LED__0__SHIFT, 0
.set LED__1__INTTYPE, CYREG_PICU5_INTTYPE1
.set LED__1__MASK, 0x02
.set LED__1__PC, CYREG_PRT5_PC1
.set LED__1__PORT, 5
.set LED__1__SHIFT, 1
.set LED__2__INTTYPE, CYREG_PICU5_INTTYPE2
.set LED__2__MASK, 0x04
.set LED__2__PC, CYREG_PRT5_PC2
.set LED__2__PORT, 5
.set LED__2__SHIFT, 2
.set LED__3__INTTYPE, CYREG_PICU5_INTTYPE3
.set LED__3__MASK, 0x08
.set LED__3__PC, CYREG_PRT5_PC3
.set LED__3__PORT, 5
.set LED__3__SHIFT, 3
.set LED__AG, CYREG_PRT5_AG
.set LED__AMUX, CYREG_PRT5_AMUX
.set LED__BIE, CYREG_PRT5_BIE
.set LED__BIT_MASK, CYREG_PRT5_BIT_MASK
.set LED__BYP, CYREG_PRT5_BYP
.set LED__CTL, CYREG_PRT5_CTL
.set LED__DM0, CYREG_PRT5_DM0
.set LED__DM1, CYREG_PRT5_DM1
.set LED__DM2, CYREG_PRT5_DM2
.set LED__DR, CYREG_PRT5_DR
.set LED__INP_DIS, CYREG_PRT5_INP_DIS
.set LED__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU5_BASE
.set LED__LCD_COM_SEG, CYREG_PRT5_LCD_COM_SEG
.set LED__LCD_EN, CYREG_PRT5_LCD_EN
.set LED__PORT, 5
.set LED__PRT, CYREG_PRT5_PRT
.set LED__PRTDSI__CAPS_SEL, CYREG_PRT5_CAPS_SEL
.set LED__PRTDSI__DBL_SYNC_IN, CYREG_PRT5_DBL_SYNC_IN
.set LED__PRTDSI__OE_SEL0, CYREG_PRT5_OE_SEL0
.set LED__PRTDSI__OE_SEL1, CYREG_PRT5_OE_SEL1
.set LED__PRTDSI__OUT_SEL0, CYREG_PRT5_OUT_SEL0
.set LED__PRTDSI__OUT_SEL1, CYREG_PRT5_OUT_SEL1
.set LED__PRTDSI__SYNC_OUT, CYREG_PRT5_SYNC_OUT
.set LED__PS, CYREG_PRT5_PS
.set LED__SLW, CYREG_PRT5_SLW

/* Rx_1 */
.set Rx_1__0__INTTYPE, CYREG_PICU1_INTTYPE7
.set Rx_1__0__MASK, 0x80
.set Rx_1__0__PC, CYREG_PRT1_PC7
.set Rx_1__0__PORT, 1
.set Rx_1__0__SHIFT, 7
.set Rx_1__AG, CYREG_PRT1_AG
.set Rx_1__AMUX, CYREG_PRT1_AMUX
.set Rx_1__BIE, CYREG_PRT1_BIE
.set Rx_1__BIT_MASK, CYREG_PRT1_BIT_MASK
.set Rx_1__BYP, CYREG_PRT1_BYP
.set Rx_1__CTL, CYREG_PRT1_CTL
.set Rx_1__DM0, CYREG_PRT1_DM0
.set Rx_1__DM1, CYREG_PRT1_DM1
.set Rx_1__DM2, CYREG_PRT1_DM2
.set Rx_1__DR, CYREG_PRT1_DR
.set Rx_1__INP_DIS, CYREG_PRT1_INP_DIS
.set Rx_1__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU1_BASE
.set Rx_1__LCD_COM_SEG, CYREG_PRT1_LCD_COM_SEG
.set Rx_1__LCD_EN, CYREG_PRT1_LCD_EN
.set Rx_1__MASK, 0x80
.set Rx_1__PORT, 1
.set Rx_1__PRT, CYREG_PRT1_PRT
.set Rx_1__PRTDSI__CAPS_SEL, CYREG_PRT1_CAPS_SEL
.set Rx_1__PRTDSI__DBL_SYNC_IN, CYREG_PRT1_DBL_SYNC_IN
.set Rx_1__PRTDSI__OE_SEL0, CYREG_PRT1_OE_SEL0
.set Rx_1__PRTDSI__OE_SEL1, CYREG_PRT1_OE_SEL1
.set Rx_1__PRTDSI__OUT_SEL0, CYREG_PRT1_OUT_SEL0
.set Rx_1__PRTDSI__OUT_SEL1, CYREG_PRT1_OUT_SEL1
.set Rx_1__PRTDSI__SYNC_OUT, CYREG_PRT1_SYNC_OUT
.set Rx_1__PS, CYREG_PRT1_PS
.set Rx_1__SHIFT, 7
.set Rx_1__SLW, CYREG_PRT1_SLW

/* Tx_1 */
.set Tx_1__0__INTTYPE, CYREG_PICU1_INTTYPE6
.set Tx_1__0__MASK, 0x40
.set Tx_1__0__PC, CYREG_PRT1_PC6
.set Tx_1__0__PORT, 1
.set Tx_1__0__SHIFT, 6
.set Tx_1__AG, CYREG_PRT1_AG
.set Tx_1__AMUX, CYREG_PRT1_AMUX
.set Tx_1__BIE, CYREG_PRT1_BIE
.set Tx_1__BIT_MASK, CYREG_PRT1_BIT_MASK
.set Tx_1__BYP, CYREG_PRT1_BYP
.set Tx_1__CTL, CYREG_PRT1_CTL
.set Tx_1__DM0, CYREG_PRT1_DM0
.set Tx_1__DM1, CYREG_PRT1_DM1
.set Tx_1__DM2, CYREG_PRT1_DM2
.set Tx_1__DR, CYREG_PRT1_DR
.set Tx_1__INP_DIS, CYREG_PRT1_INP_DIS
.set Tx_1__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU1_BASE
.set Tx_1__LCD_COM_SEG, CYREG_PRT1_LCD_COM_SEG
.set Tx_1__LCD_EN, CYREG_PRT1_LCD_EN
.set Tx_1__MASK, 0x40
.set Tx_1__PORT, 1
.set Tx_1__PRT, CYREG_PRT1_PRT
.set Tx_1__PRTDSI__CAPS_SEL, CYREG_PRT1_CAPS_SEL
.set Tx_1__PRTDSI__DBL_SYNC_IN, CYREG_PRT1_DBL_SYNC_IN
.set Tx_1__PRTDSI__OE_SEL0, CYREG_PRT1_OE_SEL0
.set Tx_1__PRTDSI__OE_SEL1, CYREG_PRT1_OE_SEL1
.set Tx_1__PRTDSI__OUT_SEL0, CYREG_PRT1_OUT_SEL0
.set Tx_1__PRTDSI__OUT_SEL1, CYREG_PRT1_OUT_SEL1
.set Tx_1__PRTDSI__SYNC_OUT, CYREG_PRT1_SYNC_OUT
.set Tx_1__PS, CYREG_PRT1_PS
.set Tx_1__SHIFT, 6
.set Tx_1__SLW, CYREG_PRT1_SLW

/* DIPSW */
.set DIPSW__0__AG, CYREG_PRT12_AG
.set DIPSW__0__BIE, CYREG_PRT12_BIE
.set DIPSW__0__BIT_MASK, CYREG_PRT12_BIT_MASK
.set DIPSW__0__BYP, CYREG_PRT12_BYP
.set DIPSW__0__DM0, CYREG_PRT12_DM0
.set DIPSW__0__DM1, CYREG_PRT12_DM1
.set DIPSW__0__DM2, CYREG_PRT12_DM2
.set DIPSW__0__DR, CYREG_PRT12_DR
.set DIPSW__0__INP_DIS, CYREG_PRT12_INP_DIS
.set DIPSW__0__INTTYPE, CYREG_PICU12_INTTYPE6
.set DIPSW__0__MASK, 0x40
.set DIPSW__0__PC, CYREG_PRT12_PC6
.set DIPSW__0__PORT, 12
.set DIPSW__0__PRT, CYREG_PRT12_PRT
.set DIPSW__0__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set DIPSW__0__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set DIPSW__0__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set DIPSW__0__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set DIPSW__0__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set DIPSW__0__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set DIPSW__0__PS, CYREG_PRT12_PS
.set DIPSW__0__SHIFT, 6
.set DIPSW__0__SIO_CFG, CYREG_PRT12_SIO_CFG
.set DIPSW__0__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set DIPSW__0__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set DIPSW__0__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set DIPSW__0__SLW, CYREG_PRT12_SLW
.set DIPSW__1__AG, CYREG_PRT12_AG
.set DIPSW__1__BIE, CYREG_PRT12_BIE
.set DIPSW__1__BIT_MASK, CYREG_PRT12_BIT_MASK
.set DIPSW__1__BYP, CYREG_PRT12_BYP
.set DIPSW__1__DM0, CYREG_PRT12_DM0
.set DIPSW__1__DM1, CYREG_PRT12_DM1
.set DIPSW__1__DM2, CYREG_PRT12_DM2
.set DIPSW__1__DR, CYREG_PRT12_DR
.set DIPSW__1__INP_DIS, CYREG_PRT12_INP_DIS
.set DIPSW__1__INTTYPE, CYREG_PICU12_INTTYPE7
.set DIPSW__1__MASK, 0x80
.set DIPSW__1__PC, CYREG_PRT12_PC7
.set DIPSW__1__PORT, 12
.set DIPSW__1__PRT, CYREG_PRT12_PRT
.set DIPSW__1__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set DIPSW__1__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set DIPSW__1__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set DIPSW__1__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set DIPSW__1__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set DIPSW__1__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set DIPSW__1__PS, CYREG_PRT12_PS
.set DIPSW__1__SHIFT, 7
.set DIPSW__1__SIO_CFG, CYREG_PRT12_SIO_CFG
.set DIPSW__1__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set DIPSW__1__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set DIPSW__1__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set DIPSW__1__SLW, CYREG_PRT12_SLW
.set DIPSW__2__AG, CYREG_PRT5_AG
.set DIPSW__2__AMUX, CYREG_PRT5_AMUX
.set DIPSW__2__BIE, CYREG_PRT5_BIE
.set DIPSW__2__BIT_MASK, CYREG_PRT5_BIT_MASK
.set DIPSW__2__BYP, CYREG_PRT5_BYP
.set DIPSW__2__CTL, CYREG_PRT5_CTL
.set DIPSW__2__DM0, CYREG_PRT5_DM0
.set DIPSW__2__DM1, CYREG_PRT5_DM1
.set DIPSW__2__DM2, CYREG_PRT5_DM2
.set DIPSW__2__DR, CYREG_PRT5_DR
.set DIPSW__2__INP_DIS, CYREG_PRT5_INP_DIS
.set DIPSW__2__INTTYPE, CYREG_PICU5_INTTYPE4
.set DIPSW__2__LCD_COM_SEG, CYREG_PRT5_LCD_COM_SEG
.set DIPSW__2__LCD_EN, CYREG_PRT5_LCD_EN
.set DIPSW__2__MASK, 0x10
.set DIPSW__2__PC, CYREG_PRT5_PC4
.set DIPSW__2__PORT, 5
.set DIPSW__2__PRT, CYREG_PRT5_PRT
.set DIPSW__2__PRTDSI__CAPS_SEL, CYREG_PRT5_CAPS_SEL
.set DIPSW__2__PRTDSI__DBL_SYNC_IN, CYREG_PRT5_DBL_SYNC_IN
.set DIPSW__2__PRTDSI__OE_SEL0, CYREG_PRT5_OE_SEL0
.set DIPSW__2__PRTDSI__OE_SEL1, CYREG_PRT5_OE_SEL1
.set DIPSW__2__PRTDSI__OUT_SEL0, CYREG_PRT5_OUT_SEL0
.set DIPSW__2__PRTDSI__OUT_SEL1, CYREG_PRT5_OUT_SEL1
.set DIPSW__2__PRTDSI__SYNC_OUT, CYREG_PRT5_SYNC_OUT
.set DIPSW__2__PS, CYREG_PRT5_PS
.set DIPSW__2__SHIFT, 4
.set DIPSW__2__SLW, CYREG_PRT5_SLW
.set DIPSW__3__AG, CYREG_PRT5_AG
.set DIPSW__3__AMUX, CYREG_PRT5_AMUX
.set DIPSW__3__BIE, CYREG_PRT5_BIE
.set DIPSW__3__BIT_MASK, CYREG_PRT5_BIT_MASK
.set DIPSW__3__BYP, CYREG_PRT5_BYP
.set DIPSW__3__CTL, CYREG_PRT5_CTL
.set DIPSW__3__DM0, CYREG_PRT5_DM0
.set DIPSW__3__DM1, CYREG_PRT5_DM1
.set DIPSW__3__DM2, CYREG_PRT5_DM2
.set DIPSW__3__DR, CYREG_PRT5_DR
.set DIPSW__3__INP_DIS, CYREG_PRT5_INP_DIS
.set DIPSW__3__INTTYPE, CYREG_PICU5_INTTYPE5
.set DIPSW__3__LCD_COM_SEG, CYREG_PRT5_LCD_COM_SEG
.set DIPSW__3__LCD_EN, CYREG_PRT5_LCD_EN
.set DIPSW__3__MASK, 0x20
.set DIPSW__3__PC, CYREG_PRT5_PC5
.set DIPSW__3__PORT, 5
.set DIPSW__3__PRT, CYREG_PRT5_PRT
.set DIPSW__3__PRTDSI__CAPS_SEL, CYREG_PRT5_CAPS_SEL
.set DIPSW__3__PRTDSI__DBL_SYNC_IN, CYREG_PRT5_DBL_SYNC_IN
.set DIPSW__3__PRTDSI__OE_SEL0, CYREG_PRT5_OE_SEL0
.set DIPSW__3__PRTDSI__OE_SEL1, CYREG_PRT5_OE_SEL1
.set DIPSW__3__PRTDSI__OUT_SEL0, CYREG_PRT5_OUT_SEL0
.set DIPSW__3__PRTDSI__OUT_SEL1, CYREG_PRT5_OUT_SEL1
.set DIPSW__3__PRTDSI__SYNC_OUT, CYREG_PRT5_SYNC_OUT
.set DIPSW__3__PS, CYREG_PRT5_PS
.set DIPSW__3__SHIFT, 5
.set DIPSW__3__SLW, CYREG_PRT5_SLW

/* USBFS_arb_int */
.set USBFS_arb_int__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set USBFS_arb_int__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set USBFS_arb_int__INTC_MASK, 0x400000
.set USBFS_arb_int__INTC_NUMBER, 22
.set USBFS_arb_int__INTC_PRIOR_NUM, 7
.set USBFS_arb_int__INTC_PRIOR_REG, CYREG_NVIC_PRI_22
.set USBFS_arb_int__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set USBFS_arb_int__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* USBFS_bus_reset */
.set USBFS_bus_reset__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set USBFS_bus_reset__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set USBFS_bus_reset__INTC_MASK, 0x800000
.set USBFS_bus_reset__INTC_NUMBER, 23
.set USBFS_bus_reset__INTC_PRIOR_NUM, 7
.set USBFS_bus_reset__INTC_PRIOR_REG, CYREG_NVIC_PRI_23
.set USBFS_bus_reset__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set USBFS_bus_reset__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* USBFS_Dm */
.set USBFS_Dm__0__INTTYPE, CYREG_PICU15_INTTYPE7
.set USBFS_Dm__0__MASK, 0x80
.set USBFS_Dm__0__PC, CYREG_IO_PC_PRT15_7_6_PC1
.set USBFS_Dm__0__PORT, 15
.set USBFS_Dm__0__SHIFT, 7
.set USBFS_Dm__AG, CYREG_PRT15_AG
.set USBFS_Dm__AMUX, CYREG_PRT15_AMUX
.set USBFS_Dm__BIE, CYREG_PRT15_BIE
.set USBFS_Dm__BIT_MASK, CYREG_PRT15_BIT_MASK
.set USBFS_Dm__BYP, CYREG_PRT15_BYP
.set USBFS_Dm__CTL, CYREG_PRT15_CTL
.set USBFS_Dm__DM0, CYREG_PRT15_DM0
.set USBFS_Dm__DM1, CYREG_PRT15_DM1
.set USBFS_Dm__DM2, CYREG_PRT15_DM2
.set USBFS_Dm__DR, CYREG_PRT15_DR
.set USBFS_Dm__INP_DIS, CYREG_PRT15_INP_DIS
.set USBFS_Dm__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU15_BASE
.set USBFS_Dm__LCD_COM_SEG, CYREG_PRT15_LCD_COM_SEG
.set USBFS_Dm__LCD_EN, CYREG_PRT15_LCD_EN
.set USBFS_Dm__MASK, 0x80
.set USBFS_Dm__PORT, 15
.set USBFS_Dm__PRT, CYREG_PRT15_PRT
.set USBFS_Dm__PRTDSI__CAPS_SEL, CYREG_PRT15_CAPS_SEL
.set USBFS_Dm__PRTDSI__DBL_SYNC_IN, CYREG_PRT15_DBL_SYNC_IN
.set USBFS_Dm__PRTDSI__OE_SEL0, CYREG_PRT15_OE_SEL0
.set USBFS_Dm__PRTDSI__OE_SEL1, CYREG_PRT15_OE_SEL1
.set USBFS_Dm__PRTDSI__OUT_SEL0, CYREG_PRT15_OUT_SEL0
.set USBFS_Dm__PRTDSI__OUT_SEL1, CYREG_PRT15_OUT_SEL1
.set USBFS_Dm__PRTDSI__SYNC_OUT, CYREG_PRT15_SYNC_OUT
.set USBFS_Dm__PS, CYREG_PRT15_PS
.set USBFS_Dm__SHIFT, 7
.set USBFS_Dm__SLW, CYREG_PRT15_SLW

/* USBFS_Dp */
.set USBFS_Dp__0__INTTYPE, CYREG_PICU15_INTTYPE6
.set USBFS_Dp__0__MASK, 0x40
.set USBFS_Dp__0__PC, CYREG_IO_PC_PRT15_7_6_PC0
.set USBFS_Dp__0__PORT, 15
.set USBFS_Dp__0__SHIFT, 6
.set USBFS_Dp__AG, CYREG_PRT15_AG
.set USBFS_Dp__AMUX, CYREG_PRT15_AMUX
.set USBFS_Dp__BIE, CYREG_PRT15_BIE
.set USBFS_Dp__BIT_MASK, CYREG_PRT15_BIT_MASK
.set USBFS_Dp__BYP, CYREG_PRT15_BYP
.set USBFS_Dp__CTL, CYREG_PRT15_CTL
.set USBFS_Dp__DM0, CYREG_PRT15_DM0
.set USBFS_Dp__DM1, CYREG_PRT15_DM1
.set USBFS_Dp__DM2, CYREG_PRT15_DM2
.set USBFS_Dp__DR, CYREG_PRT15_DR
.set USBFS_Dp__INP_DIS, CYREG_PRT15_INP_DIS
.set USBFS_Dp__INTSTAT, CYREG_PICU15_INTSTAT
.set USBFS_Dp__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU15_BASE
.set USBFS_Dp__LCD_COM_SEG, CYREG_PRT15_LCD_COM_SEG
.set USBFS_Dp__LCD_EN, CYREG_PRT15_LCD_EN
.set USBFS_Dp__MASK, 0x40
.set USBFS_Dp__PORT, 15
.set USBFS_Dp__PRT, CYREG_PRT15_PRT
.set USBFS_Dp__PRTDSI__CAPS_SEL, CYREG_PRT15_CAPS_SEL
.set USBFS_Dp__PRTDSI__DBL_SYNC_IN, CYREG_PRT15_DBL_SYNC_IN
.set USBFS_Dp__PRTDSI__OE_SEL0, CYREG_PRT15_OE_SEL0
.set USBFS_Dp__PRTDSI__OE_SEL1, CYREG_PRT15_OE_SEL1
.set USBFS_Dp__PRTDSI__OUT_SEL0, CYREG_PRT15_OUT_SEL0
.set USBFS_Dp__PRTDSI__OUT_SEL1, CYREG_PRT15_OUT_SEL1
.set USBFS_Dp__PRTDSI__SYNC_OUT, CYREG_PRT15_SYNC_OUT
.set USBFS_Dp__PS, CYREG_PRT15_PS
.set USBFS_Dp__SHIFT, 6
.set USBFS_Dp__SLW, CYREG_PRT15_SLW
.set USBFS_Dp__SNAP, CYREG_PICU_15_SNAP_15

/* USBFS_dp_int */
.set USBFS_dp_int__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set USBFS_dp_int__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set USBFS_dp_int__INTC_MASK, 0x1000
.set USBFS_dp_int__INTC_NUMBER, 12
.set USBFS_dp_int__INTC_PRIOR_NUM, 7
.set USBFS_dp_int__INTC_PRIOR_REG, CYREG_NVIC_PRI_12
.set USBFS_dp_int__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set USBFS_dp_int__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* USBFS_ep_0 */
.set USBFS_ep_0__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set USBFS_ep_0__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set USBFS_ep_0__INTC_MASK, 0x1000000
.set USBFS_ep_0__INTC_NUMBER, 24
.set USBFS_ep_0__INTC_PRIOR_NUM, 7
.set USBFS_ep_0__INTC_PRIOR_REG, CYREG_NVIC_PRI_24
.set USBFS_ep_0__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set USBFS_ep_0__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* USBFS_ep_1 */
.set USBFS_ep_1__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set USBFS_ep_1__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set USBFS_ep_1__INTC_MASK, 0x01
.set USBFS_ep_1__INTC_NUMBER, 0
.set USBFS_ep_1__INTC_PRIOR_NUM, 7
.set USBFS_ep_1__INTC_PRIOR_REG, CYREG_NVIC_PRI_0
.set USBFS_ep_1__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set USBFS_ep_1__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* USBFS_ep_2 */
.set USBFS_ep_2__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set USBFS_ep_2__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set USBFS_ep_2__INTC_MASK, 0x02
.set USBFS_ep_2__INTC_NUMBER, 1
.set USBFS_ep_2__INTC_PRIOR_NUM, 7
.set USBFS_ep_2__INTC_PRIOR_REG, CYREG_NVIC_PRI_1
.set USBFS_ep_2__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set USBFS_ep_2__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* USBFS_sof_int */
.set USBFS_sof_int__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set USBFS_sof_int__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set USBFS_sof_int__INTC_MASK, 0x200000
.set USBFS_sof_int__INTC_NUMBER, 21
.set USBFS_sof_int__INTC_PRIOR_NUM, 7
.set USBFS_sof_int__INTC_PRIOR_REG, CYREG_NVIC_PRI_21
.set USBFS_sof_int__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set USBFS_sof_int__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* USBFS_USB */
.set USBFS_USB__ARB_CFG, CYREG_USB_ARB_CFG
.set USBFS_USB__ARB_EP1_CFG, CYREG_USB_ARB_EP1_CFG
.set USBFS_USB__ARB_EP1_INT_EN, CYREG_USB_ARB_EP1_INT_EN
.set USBFS_USB__ARB_EP1_SR, CYREG_USB_ARB_EP1_SR
.set USBFS_USB__ARB_EP2_CFG, CYREG_USB_ARB_EP2_CFG
.set USBFS_USB__ARB_EP2_INT_EN, CYREG_USB_ARB_EP2_INT_EN
.set USBFS_USB__ARB_EP2_SR, CYREG_USB_ARB_EP2_SR
.set USBFS_USB__ARB_EP3_CFG, CYREG_USB_ARB_EP3_CFG
.set USBFS_USB__ARB_EP3_INT_EN, CYREG_USB_ARB_EP3_INT_EN
.set USBFS_USB__ARB_EP3_SR, CYREG_USB_ARB_EP3_SR
.set USBFS_USB__ARB_EP4_CFG, CYREG_USB_ARB_EP4_CFG
.set USBFS_USB__ARB_EP4_INT_EN, CYREG_USB_ARB_EP4_INT_EN
.set USBFS_USB__ARB_EP4_SR, CYREG_USB_ARB_EP4_SR
.set USBFS_USB__ARB_EP5_CFG, CYREG_USB_ARB_EP5_CFG
.set USBFS_USB__ARB_EP5_INT_EN, CYREG_USB_ARB_EP5_INT_EN
.set USBFS_USB__ARB_EP5_SR, CYREG_USB_ARB_EP5_SR
.set USBFS_USB__ARB_EP6_CFG, CYREG_USB_ARB_EP6_CFG
.set USBFS_USB__ARB_EP6_INT_EN, CYREG_USB_ARB_EP6_INT_EN
.set USBFS_USB__ARB_EP6_SR, CYREG_USB_ARB_EP6_SR
.set USBFS_USB__ARB_EP7_CFG, CYREG_USB_ARB_EP7_CFG
.set USBFS_USB__ARB_EP7_INT_EN, CYREG_USB_ARB_EP7_INT_EN
.set USBFS_USB__ARB_EP7_SR, CYREG_USB_ARB_EP7_SR
.set USBFS_USB__ARB_EP8_CFG, CYREG_USB_ARB_EP8_CFG
.set USBFS_USB__ARB_EP8_INT_EN, CYREG_USB_ARB_EP8_INT_EN
.set USBFS_USB__ARB_EP8_SR, CYREG_USB_ARB_EP8_SR
.set USBFS_USB__ARB_INT_EN, CYREG_USB_ARB_INT_EN
.set USBFS_USB__ARB_INT_SR, CYREG_USB_ARB_INT_SR
.set USBFS_USB__ARB_RW1_DR, CYREG_USB_ARB_RW1_DR
.set USBFS_USB__ARB_RW1_RA, CYREG_USB_ARB_RW1_RA
.set USBFS_USB__ARB_RW1_RA_MSB, CYREG_USB_ARB_RW1_RA_MSB
.set USBFS_USB__ARB_RW1_WA, CYREG_USB_ARB_RW1_WA
.set USBFS_USB__ARB_RW1_WA_MSB, CYREG_USB_ARB_RW1_WA_MSB
.set USBFS_USB__ARB_RW2_DR, CYREG_USB_ARB_RW2_DR
.set USBFS_USB__ARB_RW2_RA, CYREG_USB_ARB_RW2_RA
.set USBFS_USB__ARB_RW2_RA_MSB, CYREG_USB_ARB_RW2_RA_MSB
.set USBFS_USB__ARB_RW2_WA, CYREG_USB_ARB_RW2_WA
.set USBFS_USB__ARB_RW2_WA_MSB, CYREG_USB_ARB_RW2_WA_MSB
.set USBFS_USB__ARB_RW3_DR, CYREG_USB_ARB_RW3_DR
.set USBFS_USB__ARB_RW3_RA, CYREG_USB_ARB_RW3_RA
.set USBFS_USB__ARB_RW3_RA_MSB, CYREG_USB_ARB_RW3_RA_MSB
.set USBFS_USB__ARB_RW3_WA, CYREG_USB_ARB_RW3_WA
.set USBFS_USB__ARB_RW3_WA_MSB, CYREG_USB_ARB_RW3_WA_MSB
.set USBFS_USB__ARB_RW4_DR, CYREG_USB_ARB_RW4_DR
.set USBFS_USB__ARB_RW4_RA, CYREG_USB_ARB_RW4_RA
.set USBFS_USB__ARB_RW4_RA_MSB, CYREG_USB_ARB_RW4_RA_MSB
.set USBFS_USB__ARB_RW4_WA, CYREG_USB_ARB_RW4_WA
.set USBFS_USB__ARB_RW4_WA_MSB, CYREG_USB_ARB_RW4_WA_MSB
.set USBFS_USB__ARB_RW5_DR, CYREG_USB_ARB_RW5_DR
.set USBFS_USB__ARB_RW5_RA, CYREG_USB_ARB_RW5_RA
.set USBFS_USB__ARB_RW5_RA_MSB, CYREG_USB_ARB_RW5_RA_MSB
.set USBFS_USB__ARB_RW5_WA, CYREG_USB_ARB_RW5_WA
.set USBFS_USB__ARB_RW5_WA_MSB, CYREG_USB_ARB_RW5_WA_MSB
.set USBFS_USB__ARB_RW6_DR, CYREG_USB_ARB_RW6_DR
.set USBFS_USB__ARB_RW6_RA, CYREG_USB_ARB_RW6_RA
.set USBFS_USB__ARB_RW6_RA_MSB, CYREG_USB_ARB_RW6_RA_MSB
.set USBFS_USB__ARB_RW6_WA, CYREG_USB_ARB_RW6_WA
.set USBFS_USB__ARB_RW6_WA_MSB, CYREG_USB_ARB_RW6_WA_MSB
.set USBFS_USB__ARB_RW7_DR, CYREG_USB_ARB_RW7_DR
.set USBFS_USB__ARB_RW7_RA, CYREG_USB_ARB_RW7_RA
.set USBFS_USB__ARB_RW7_RA_MSB, CYREG_USB_ARB_RW7_RA_MSB
.set USBFS_USB__ARB_RW7_WA, CYREG_USB_ARB_RW7_WA
.set USBFS_USB__ARB_RW7_WA_MSB, CYREG_USB_ARB_RW7_WA_MSB
.set USBFS_USB__ARB_RW8_DR, CYREG_USB_ARB_RW8_DR
.set USBFS_USB__ARB_RW8_RA, CYREG_USB_ARB_RW8_RA
.set USBFS_USB__ARB_RW8_RA_MSB, CYREG_USB_ARB_RW8_RA_MSB
.set USBFS_USB__ARB_RW8_WA, CYREG_USB_ARB_RW8_WA
.set USBFS_USB__ARB_RW8_WA_MSB, CYREG_USB_ARB_RW8_WA_MSB
.set USBFS_USB__BUF_SIZE, CYREG_USB_BUF_SIZE
.set USBFS_USB__BUS_RST_CNT, CYREG_USB_BUS_RST_CNT
.set USBFS_USB__CR0, CYREG_USB_CR0
.set USBFS_USB__CR1, CYREG_USB_CR1
.set USBFS_USB__CWA, CYREG_USB_CWA
.set USBFS_USB__CWA_MSB, CYREG_USB_CWA_MSB
.set USBFS_USB__DMA_THRES, CYREG_USB_DMA_THRES
.set USBFS_USB__DMA_THRES_MSB, CYREG_USB_DMA_THRES_MSB
.set USBFS_USB__DYN_RECONFIG, CYREG_USB_DYN_RECONFIG
.set USBFS_USB__EP_ACTIVE, CYREG_USB_EP_ACTIVE
.set USBFS_USB__EP_TYPE, CYREG_USB_EP_TYPE
.set USBFS_USB__EP0_CNT, CYREG_USB_EP0_CNT
.set USBFS_USB__EP0_CR, CYREG_USB_EP0_CR
.set USBFS_USB__EP0_DR0, CYREG_USB_EP0_DR0
.set USBFS_USB__EP0_DR1, CYREG_USB_EP0_DR1
.set USBFS_USB__EP0_DR2, CYREG_USB_EP0_DR2
.set USBFS_USB__EP0_DR3, CYREG_USB_EP0_DR3
.set USBFS_USB__EP0_DR4, CYREG_USB_EP0_DR4
.set USBFS_USB__EP0_DR5, CYREG_USB_EP0_DR5
.set USBFS_USB__EP0_DR6, CYREG_USB_EP0_DR6
.set USBFS_USB__EP0_DR7, CYREG_USB_EP0_DR7
.set USBFS_USB__MEM_DATA, CYREG_USB_MEM_DATA_MBASE
.set USBFS_USB__PM_ACT_CFG, CYREG_PM_ACT_CFG5
.set USBFS_USB__PM_ACT_MSK, 0x01
.set USBFS_USB__PM_STBY_CFG, CYREG_PM_STBY_CFG5
.set USBFS_USB__PM_STBY_MSK, 0x01
.set USBFS_USB__SIE_EP_INT_EN, CYREG_USB_SIE_EP_INT_EN
.set USBFS_USB__SIE_EP_INT_SR, CYREG_USB_SIE_EP_INT_SR
.set USBFS_USB__SIE_EP1_CNT0, CYREG_USB_SIE_EP1_CNT0
.set USBFS_USB__SIE_EP1_CNT1, CYREG_USB_SIE_EP1_CNT1
.set USBFS_USB__SIE_EP1_CR0, CYREG_USB_SIE_EP1_CR0
.set USBFS_USB__SIE_EP2_CNT0, CYREG_USB_SIE_EP2_CNT0
.set USBFS_USB__SIE_EP2_CNT1, CYREG_USB_SIE_EP2_CNT1
.set USBFS_USB__SIE_EP2_CR0, CYREG_USB_SIE_EP2_CR0
.set USBFS_USB__SIE_EP3_CNT0, CYREG_USB_SIE_EP3_CNT0
.set USBFS_USB__SIE_EP3_CNT1, CYREG_USB_SIE_EP3_CNT1
.set USBFS_USB__SIE_EP3_CR0, CYREG_USB_SIE_EP3_CR0
.set USBFS_USB__SIE_EP4_CNT0, CYREG_USB_SIE_EP4_CNT0
.set USBFS_USB__SIE_EP4_CNT1, CYREG_USB_SIE_EP4_CNT1
.set USBFS_USB__SIE_EP4_CR0, CYREG_USB_SIE_EP4_CR0
.set USBFS_USB__SIE_EP5_CNT0, CYREG_USB_SIE_EP5_CNT0
.set USBFS_USB__SIE_EP5_CNT1, CYREG_USB_SIE_EP5_CNT1
.set USBFS_USB__SIE_EP5_CR0, CYREG_USB_SIE_EP5_CR0
.set USBFS_USB__SIE_EP6_CNT0, CYREG_USB_SIE_EP6_CNT0
.set USBFS_USB__SIE_EP6_CNT1, CYREG_USB_SIE_EP6_CNT1
.set USBFS_USB__SIE_EP6_CR0, CYREG_USB_SIE_EP6_CR0
.set USBFS_USB__SIE_EP7_CNT0, CYREG_USB_SIE_EP7_CNT0
.set USBFS_USB__SIE_EP7_CNT1, CYREG_USB_SIE_EP7_CNT1
.set USBFS_USB__SIE_EP7_CR0, CYREG_USB_SIE_EP7_CR0
.set USBFS_USB__SIE_EP8_CNT0, CYREG_USB_SIE_EP8_CNT0
.set USBFS_USB__SIE_EP8_CNT1, CYREG_USB_SIE_EP8_CNT1
.set USBFS_USB__SIE_EP8_CR0, CYREG_USB_SIE_EP8_CR0
.set USBFS_USB__SOF0, CYREG_USB_SOF0
.set USBFS_USB__SOF1, CYREG_USB_SOF1
.set USBFS_USB__USB_CLK_EN, CYREG_USB_USB_CLK_EN
.set USBFS_USB__USBIO_CR0, CYREG_USB_USBIO_CR0
.set USBFS_USB__USBIO_CR1, CYREG_USB_USBIO_CR1

/* BUSCLK */
.set BUSCLK__CFG0, CYREG_CLKDIST_DCFG1_CFG0
.set BUSCLK__CFG1, CYREG_CLKDIST_DCFG1_CFG1
.set BUSCLK__CFG2, CYREG_CLKDIST_DCFG1_CFG2
.set BUSCLK__CFG2_SRC_SEL_MASK, 0x07
.set BUSCLK__INDEX, 0x01
.set BUSCLK__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set BUSCLK__PM_ACT_MSK, 0x02
.set BUSCLK__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set BUSCLK__PM_STBY_MSK, 0x02

/* UART_1_BUART */
.set UART_1_BUART_sRX_RxBitCounter__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB07_08_ACTL
.set UART_1_BUART_sRX_RxBitCounter__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB07_08_CTL
.set UART_1_BUART_sRX_RxBitCounter__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB07_08_CTL
.set UART_1_BUART_sRX_RxBitCounter__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB07_08_CTL
.set UART_1_BUART_sRX_RxBitCounter__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB07_08_CTL
.set UART_1_BUART_sRX_RxBitCounter__16BIT_MASK_MASK_REG, CYREG_B0_UDB07_08_MSK
.set UART_1_BUART_sRX_RxBitCounter__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB07_08_MSK
.set UART_1_BUART_sRX_RxBitCounter__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB07_08_MSK
.set UART_1_BUART_sRX_RxBitCounter__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB07_08_MSK
.set UART_1_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG, CYREG_B0_UDB07_ACTL
.set UART_1_BUART_sRX_RxBitCounter__CONTROL_REG, CYREG_B0_UDB07_CTL
.set UART_1_BUART_sRX_RxBitCounter__CONTROL_ST_REG, CYREG_B0_UDB07_ST_CTL
.set UART_1_BUART_sRX_RxBitCounter__COUNT_REG, CYREG_B0_UDB07_CTL
.set UART_1_BUART_sRX_RxBitCounter__COUNT_ST_REG, CYREG_B0_UDB07_ST_CTL
.set UART_1_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB07_MSK_ACTL
.set UART_1_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB07_MSK_ACTL
.set UART_1_BUART_sRX_RxBitCounter__PERIOD_REG, CYREG_B0_UDB07_MSK
.set UART_1_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB07_08_ACTL
.set UART_1_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_REG, CYREG_B0_UDB07_08_ST
.set UART_1_BUART_sRX_RxBitCounter_ST__MASK_REG, CYREG_B0_UDB07_MSK
.set UART_1_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG, CYREG_B0_UDB07_MSK_ACTL
.set UART_1_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG, CYREG_B0_UDB07_MSK_ACTL
.set UART_1_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG, CYREG_B0_UDB07_ACTL
.set UART_1_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG, CYREG_B0_UDB07_ST_CTL
.set UART_1_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG, CYREG_B0_UDB07_ST_CTL
.set UART_1_BUART_sRX_RxBitCounter_ST__STATUS_REG, CYREG_B0_UDB07_ST
.set UART_1_BUART_sRX_RxShifter_u0__16BIT_A0_REG, CYREG_B0_UDB11_12_A0
.set UART_1_BUART_sRX_RxShifter_u0__16BIT_A1_REG, CYREG_B0_UDB11_12_A1
.set UART_1_BUART_sRX_RxShifter_u0__16BIT_D0_REG, CYREG_B0_UDB11_12_D0
.set UART_1_BUART_sRX_RxShifter_u0__16BIT_D1_REG, CYREG_B0_UDB11_12_D1
.set UART_1_BUART_sRX_RxShifter_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB11_12_ACTL
.set UART_1_BUART_sRX_RxShifter_u0__16BIT_F0_REG, CYREG_B0_UDB11_12_F0
.set UART_1_BUART_sRX_RxShifter_u0__16BIT_F1_REG, CYREG_B0_UDB11_12_F1
.set UART_1_BUART_sRX_RxShifter_u0__A0_A1_REG, CYREG_B0_UDB11_A0_A1
.set UART_1_BUART_sRX_RxShifter_u0__A0_REG, CYREG_B0_UDB11_A0
.set UART_1_BUART_sRX_RxShifter_u0__A1_REG, CYREG_B0_UDB11_A1
.set UART_1_BUART_sRX_RxShifter_u0__D0_D1_REG, CYREG_B0_UDB11_D0_D1
.set UART_1_BUART_sRX_RxShifter_u0__D0_REG, CYREG_B0_UDB11_D0
.set UART_1_BUART_sRX_RxShifter_u0__D1_REG, CYREG_B0_UDB11_D1
.set UART_1_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG, CYREG_B0_UDB11_ACTL
.set UART_1_BUART_sRX_RxShifter_u0__F0_F1_REG, CYREG_B0_UDB11_F0_F1
.set UART_1_BUART_sRX_RxShifter_u0__F0_REG, CYREG_B0_UDB11_F0
.set UART_1_BUART_sRX_RxShifter_u0__F1_REG, CYREG_B0_UDB11_F1
.set UART_1_BUART_sRX_RxSts__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB11_12_ACTL
.set UART_1_BUART_sRX_RxSts__16BIT_STATUS_REG, CYREG_B0_UDB11_12_ST
.set UART_1_BUART_sRX_RxSts__3__MASK, 0x08
.set UART_1_BUART_sRX_RxSts__3__POS, 3
.set UART_1_BUART_sRX_RxSts__4__MASK, 0x10
.set UART_1_BUART_sRX_RxSts__4__POS, 4
.set UART_1_BUART_sRX_RxSts__5__MASK, 0x20
.set UART_1_BUART_sRX_RxSts__5__POS, 5
.set UART_1_BUART_sRX_RxSts__MASK, 0x38
.set UART_1_BUART_sRX_RxSts__MASK_REG, CYREG_B0_UDB11_MSK
.set UART_1_BUART_sRX_RxSts__STATUS_AUX_CTL_REG, CYREG_B0_UDB11_ACTL
.set UART_1_BUART_sRX_RxSts__STATUS_REG, CYREG_B0_UDB11_ST
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A0_REG, CYREG_B1_UDB09_10_A0
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A1_REG, CYREG_B1_UDB09_10_A1
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D0_REG, CYREG_B1_UDB09_10_D0
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D1_REG, CYREG_B1_UDB09_10_D1
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_DP_AUX_CTL_REG, CYREG_B1_UDB09_10_ACTL
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F0_REG, CYREG_B1_UDB09_10_F0
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F1_REG, CYREG_B1_UDB09_10_F1
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG, CYREG_B1_UDB09_A0_A1
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG, CYREG_B1_UDB09_A0
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG, CYREG_B1_UDB09_A1
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG, CYREG_B1_UDB09_D0_D1
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG, CYREG_B1_UDB09_D0
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG, CYREG_B1_UDB09_D1
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG, CYREG_B1_UDB09_ACTL
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG, CYREG_B1_UDB09_F0_F1
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG, CYREG_B1_UDB09_F0
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG, CYREG_B1_UDB09_F1
.set UART_1_BUART_sTX_TxShifter_u0__16BIT_A0_REG, CYREG_B1_UDB08_09_A0
.set UART_1_BUART_sTX_TxShifter_u0__16BIT_A1_REG, CYREG_B1_UDB08_09_A1
.set UART_1_BUART_sTX_TxShifter_u0__16BIT_D0_REG, CYREG_B1_UDB08_09_D0
.set UART_1_BUART_sTX_TxShifter_u0__16BIT_D1_REG, CYREG_B1_UDB08_09_D1
.set UART_1_BUART_sTX_TxShifter_u0__16BIT_DP_AUX_CTL_REG, CYREG_B1_UDB08_09_ACTL
.set UART_1_BUART_sTX_TxShifter_u0__16BIT_F0_REG, CYREG_B1_UDB08_09_F0
.set UART_1_BUART_sTX_TxShifter_u0__16BIT_F1_REG, CYREG_B1_UDB08_09_F1
.set UART_1_BUART_sTX_TxShifter_u0__A0_A1_REG, CYREG_B1_UDB08_A0_A1
.set UART_1_BUART_sTX_TxShifter_u0__A0_REG, CYREG_B1_UDB08_A0
.set UART_1_BUART_sTX_TxShifter_u0__A1_REG, CYREG_B1_UDB08_A1
.set UART_1_BUART_sTX_TxShifter_u0__D0_D1_REG, CYREG_B1_UDB08_D0_D1
.set UART_1_BUART_sTX_TxShifter_u0__D0_REG, CYREG_B1_UDB08_D0
.set UART_1_BUART_sTX_TxShifter_u0__D1_REG, CYREG_B1_UDB08_D1
.set UART_1_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG, CYREG_B1_UDB08_ACTL
.set UART_1_BUART_sTX_TxShifter_u0__F0_F1_REG, CYREG_B1_UDB08_F0_F1
.set UART_1_BUART_sTX_TxShifter_u0__F0_REG, CYREG_B1_UDB08_F0
.set UART_1_BUART_sTX_TxShifter_u0__F1_REG, CYREG_B1_UDB08_F1
.set UART_1_BUART_sTX_TxSts__0__MASK, 0x01
.set UART_1_BUART_sTX_TxSts__0__POS, 0
.set UART_1_BUART_sTX_TxSts__1__MASK, 0x02
.set UART_1_BUART_sTX_TxSts__1__POS, 1
.set UART_1_BUART_sTX_TxSts__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB00_01_ACTL
.set UART_1_BUART_sTX_TxSts__16BIT_STATUS_REG, CYREG_B0_UDB00_01_ST
.set UART_1_BUART_sTX_TxSts__2__MASK, 0x04
.set UART_1_BUART_sTX_TxSts__2__POS, 2
.set UART_1_BUART_sTX_TxSts__3__MASK, 0x08
.set UART_1_BUART_sTX_TxSts__3__POS, 3
.set UART_1_BUART_sTX_TxSts__MASK, 0x0F
.set UART_1_BUART_sTX_TxSts__MASK_REG, CYREG_B0_UDB00_MSK
.set UART_1_BUART_sTX_TxSts__STATUS_AUX_CTL_REG, CYREG_B0_UDB00_ACTL
.set UART_1_BUART_sTX_TxSts__STATUS_REG, CYREG_B0_UDB00_ST

/* UART_1_IntClock */
.set UART_1_IntClock__CFG0, CYREG_CLKDIST_DCFG3_CFG0
.set UART_1_IntClock__CFG1, CYREG_CLKDIST_DCFG3_CFG1
.set UART_1_IntClock__CFG2, CYREG_CLKDIST_DCFG3_CFG2
.set UART_1_IntClock__CFG2_SRC_SEL_MASK, 0x07
.set UART_1_IntClock__INDEX, 0x03
.set UART_1_IntClock__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set UART_1_IntClock__PM_ACT_MSK, 0x08
.set UART_1_IntClock__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set UART_1_IntClock__PM_STBY_MSK, 0x08

/* WAITCLK */
.set WAITCLK__CFG0, CYREG_CLKDIST_DCFG2_CFG0
.set WAITCLK__CFG1, CYREG_CLKDIST_DCFG2_CFG1
.set WAITCLK__CFG2, CYREG_CLKDIST_DCFG2_CFG2
.set WAITCLK__CFG2_SRC_SEL_MASK, 0x07
.set WAITCLK__INDEX, 0x02
.set WAITCLK__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set WAITCLK__PM_ACT_MSK, 0x04
.set WAITCLK__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set WAITCLK__PM_STBY_MSK, 0x04

/* CBUS_BHE */
.set CBUS_BHE__0__INTTYPE, CYREG_PICU3_INTTYPE4
.set CBUS_BHE__0__MASK, 0x10
.set CBUS_BHE__0__PC, CYREG_PRT3_PC4
.set CBUS_BHE__0__PORT, 3
.set CBUS_BHE__0__SHIFT, 4
.set CBUS_BHE__AG, CYREG_PRT3_AG
.set CBUS_BHE__AMUX, CYREG_PRT3_AMUX
.set CBUS_BHE__BIE, CYREG_PRT3_BIE
.set CBUS_BHE__BIT_MASK, CYREG_PRT3_BIT_MASK
.set CBUS_BHE__BYP, CYREG_PRT3_BYP
.set CBUS_BHE__CTL, CYREG_PRT3_CTL
.set CBUS_BHE__DM0, CYREG_PRT3_DM0
.set CBUS_BHE__DM1, CYREG_PRT3_DM1
.set CBUS_BHE__DM2, CYREG_PRT3_DM2
.set CBUS_BHE__DR, CYREG_PRT3_DR
.set CBUS_BHE__INP_DIS, CYREG_PRT3_INP_DIS
.set CBUS_BHE__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU3_BASE
.set CBUS_BHE__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set CBUS_BHE__LCD_EN, CYREG_PRT3_LCD_EN
.set CBUS_BHE__MASK, 0x10
.set CBUS_BHE__PORT, 3
.set CBUS_BHE__PRT, CYREG_PRT3_PRT
.set CBUS_BHE__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set CBUS_BHE__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set CBUS_BHE__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set CBUS_BHE__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set CBUS_BHE__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set CBUS_BHE__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set CBUS_BHE__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set CBUS_BHE__PS, CYREG_PRT3_PS
.set CBUS_BHE__SHIFT, 4
.set CBUS_BHE__SLW, CYREG_PRT3_SLW

/* CBUS_IOR */
.set CBUS_IOR__0__INTTYPE, CYREG_PICU12_INTTYPE1
.set CBUS_IOR__0__MASK, 0x02
.set CBUS_IOR__0__PC, CYREG_PRT12_PC1
.set CBUS_IOR__0__PORT, 12
.set CBUS_IOR__0__SHIFT, 1
.set CBUS_IOR__AG, CYREG_PRT12_AG
.set CBUS_IOR__BIE, CYREG_PRT12_BIE
.set CBUS_IOR__BIT_MASK, CYREG_PRT12_BIT_MASK
.set CBUS_IOR__BYP, CYREG_PRT12_BYP
.set CBUS_IOR__DM0, CYREG_PRT12_DM0
.set CBUS_IOR__DM1, CYREG_PRT12_DM1
.set CBUS_IOR__DM2, CYREG_PRT12_DM2
.set CBUS_IOR__DR, CYREG_PRT12_DR
.set CBUS_IOR__INP_DIS, CYREG_PRT12_INP_DIS
.set CBUS_IOR__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU12_BASE
.set CBUS_IOR__MASK, 0x02
.set CBUS_IOR__PORT, 12
.set CBUS_IOR__PRT, CYREG_PRT12_PRT
.set CBUS_IOR__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set CBUS_IOR__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set CBUS_IOR__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set CBUS_IOR__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set CBUS_IOR__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set CBUS_IOR__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set CBUS_IOR__PS, CYREG_PRT12_PS
.set CBUS_IOR__SHIFT, 1
.set CBUS_IOR__SIO_CFG, CYREG_PRT12_SIO_CFG
.set CBUS_IOR__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set CBUS_IOR__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set CBUS_IOR__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set CBUS_IOR__SLW, CYREG_PRT12_SLW

/* CBUS_IOW */
.set CBUS_IOW__0__INTTYPE, CYREG_PICU3_INTTYPE7
.set CBUS_IOW__0__MASK, 0x80
.set CBUS_IOW__0__PC, CYREG_PRT3_PC7
.set CBUS_IOW__0__PORT, 3
.set CBUS_IOW__0__SHIFT, 7
.set CBUS_IOW__AG, CYREG_PRT3_AG
.set CBUS_IOW__AMUX, CYREG_PRT3_AMUX
.set CBUS_IOW__BIE, CYREG_PRT3_BIE
.set CBUS_IOW__BIT_MASK, CYREG_PRT3_BIT_MASK
.set CBUS_IOW__BYP, CYREG_PRT3_BYP
.set CBUS_IOW__CTL, CYREG_PRT3_CTL
.set CBUS_IOW__DM0, CYREG_PRT3_DM0
.set CBUS_IOW__DM1, CYREG_PRT3_DM1
.set CBUS_IOW__DM2, CYREG_PRT3_DM2
.set CBUS_IOW__DR, CYREG_PRT3_DR
.set CBUS_IOW__INP_DIS, CYREG_PRT3_INP_DIS
.set CBUS_IOW__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU3_BASE
.set CBUS_IOW__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set CBUS_IOW__LCD_EN, CYREG_PRT3_LCD_EN
.set CBUS_IOW__MASK, 0x80
.set CBUS_IOW__PORT, 3
.set CBUS_IOW__PRT, CYREG_PRT3_PRT
.set CBUS_IOW__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set CBUS_IOW__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set CBUS_IOW__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set CBUS_IOW__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set CBUS_IOW__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set CBUS_IOW__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set CBUS_IOW__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set CBUS_IOW__PS, CYREG_PRT3_PS
.set CBUS_IOW__SHIFT, 7
.set CBUS_IOW__SLW, CYREG_PRT3_SLW

/* CBUS_MRC */
.set CBUS_MRC__0__INTTYPE, CYREG_PICU3_INTTYPE6
.set CBUS_MRC__0__MASK, 0x40
.set CBUS_MRC__0__PC, CYREG_PRT3_PC6
.set CBUS_MRC__0__PORT, 3
.set CBUS_MRC__0__SHIFT, 6
.set CBUS_MRC__AG, CYREG_PRT3_AG
.set CBUS_MRC__AMUX, CYREG_PRT3_AMUX
.set CBUS_MRC__BIE, CYREG_PRT3_BIE
.set CBUS_MRC__BIT_MASK, CYREG_PRT3_BIT_MASK
.set CBUS_MRC__BYP, CYREG_PRT3_BYP
.set CBUS_MRC__CTL, CYREG_PRT3_CTL
.set CBUS_MRC__DM0, CYREG_PRT3_DM0
.set CBUS_MRC__DM1, CYREG_PRT3_DM1
.set CBUS_MRC__DM2, CYREG_PRT3_DM2
.set CBUS_MRC__DR, CYREG_PRT3_DR
.set CBUS_MRC__INP_DIS, CYREG_PRT3_INP_DIS
.set CBUS_MRC__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU3_BASE
.set CBUS_MRC__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set CBUS_MRC__LCD_EN, CYREG_PRT3_LCD_EN
.set CBUS_MRC__MASK, 0x40
.set CBUS_MRC__PORT, 3
.set CBUS_MRC__PRT, CYREG_PRT3_PRT
.set CBUS_MRC__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set CBUS_MRC__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set CBUS_MRC__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set CBUS_MRC__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set CBUS_MRC__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set CBUS_MRC__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set CBUS_MRC__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set CBUS_MRC__PS, CYREG_PRT3_PS
.set CBUS_MRC__SHIFT, 6
.set CBUS_MRC__SLW, CYREG_PRT3_SLW

/* CBUS_MWC */
.set CBUS_MWC__0__INTTYPE, CYREG_PICU3_INTTYPE5
.set CBUS_MWC__0__MASK, 0x20
.set CBUS_MWC__0__PC, CYREG_PRT3_PC5
.set CBUS_MWC__0__PORT, 3
.set CBUS_MWC__0__SHIFT, 5
.set CBUS_MWC__AG, CYREG_PRT3_AG
.set CBUS_MWC__AMUX, CYREG_PRT3_AMUX
.set CBUS_MWC__BIE, CYREG_PRT3_BIE
.set CBUS_MWC__BIT_MASK, CYREG_PRT3_BIT_MASK
.set CBUS_MWC__BYP, CYREG_PRT3_BYP
.set CBUS_MWC__CTL, CYREG_PRT3_CTL
.set CBUS_MWC__DM0, CYREG_PRT3_DM0
.set CBUS_MWC__DM1, CYREG_PRT3_DM1
.set CBUS_MWC__DM2, CYREG_PRT3_DM2
.set CBUS_MWC__DR, CYREG_PRT3_DR
.set CBUS_MWC__INP_DIS, CYREG_PRT3_INP_DIS
.set CBUS_MWC__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU3_BASE
.set CBUS_MWC__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set CBUS_MWC__LCD_EN, CYREG_PRT3_LCD_EN
.set CBUS_MWC__MASK, 0x20
.set CBUS_MWC__PORT, 3
.set CBUS_MWC__PRT, CYREG_PRT3_PRT
.set CBUS_MWC__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set CBUS_MWC__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set CBUS_MWC__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set CBUS_MWC__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set CBUS_MWC__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set CBUS_MWC__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set CBUS_MWC__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set CBUS_MWC__PS, CYREG_PRT3_PS
.set CBUS_MWC__SHIFT, 5
.set CBUS_MWC__SLW, CYREG_PRT3_SLW

/* CBUS_MWE */
.set CBUS_MWE__0__INTTYPE, CYREG_PICU3_INTTYPE3
.set CBUS_MWE__0__MASK, 0x08
.set CBUS_MWE__0__PC, CYREG_PRT3_PC3
.set CBUS_MWE__0__PORT, 3
.set CBUS_MWE__0__SHIFT, 3
.set CBUS_MWE__AG, CYREG_PRT3_AG
.set CBUS_MWE__AMUX, CYREG_PRT3_AMUX
.set CBUS_MWE__BIE, CYREG_PRT3_BIE
.set CBUS_MWE__BIT_MASK, CYREG_PRT3_BIT_MASK
.set CBUS_MWE__BYP, CYREG_PRT3_BYP
.set CBUS_MWE__CTL, CYREG_PRT3_CTL
.set CBUS_MWE__DM0, CYREG_PRT3_DM0
.set CBUS_MWE__DM1, CYREG_PRT3_DM1
.set CBUS_MWE__DM2, CYREG_PRT3_DM2
.set CBUS_MWE__DR, CYREG_PRT3_DR
.set CBUS_MWE__INP_DIS, CYREG_PRT3_INP_DIS
.set CBUS_MWE__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU3_BASE
.set CBUS_MWE__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set CBUS_MWE__LCD_EN, CYREG_PRT3_LCD_EN
.set CBUS_MWE__MASK, 0x08
.set CBUS_MWE__PORT, 3
.set CBUS_MWE__PRT, CYREG_PRT3_PRT
.set CBUS_MWE__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set CBUS_MWE__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set CBUS_MWE__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set CBUS_MWE__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set CBUS_MWE__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set CBUS_MWE__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set CBUS_MWE__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set CBUS_MWE__PS, CYREG_PRT3_PS
.set CBUS_MWE__SHIFT, 3
.set CBUS_MWE__SLW, CYREG_PRT3_SLW

/* CBUS_SCLK */
.set CBUS_SCLK__0__INTTYPE, CYREG_PICU3_INTTYPE1
.set CBUS_SCLK__0__MASK, 0x02
.set CBUS_SCLK__0__PC, CYREG_PRT3_PC1
.set CBUS_SCLK__0__PORT, 3
.set CBUS_SCLK__0__SHIFT, 1
.set CBUS_SCLK__AG, CYREG_PRT3_AG
.set CBUS_SCLK__AMUX, CYREG_PRT3_AMUX
.set CBUS_SCLK__BIE, CYREG_PRT3_BIE
.set CBUS_SCLK__BIT_MASK, CYREG_PRT3_BIT_MASK
.set CBUS_SCLK__BYP, CYREG_PRT3_BYP
.set CBUS_SCLK__CTL, CYREG_PRT3_CTL
.set CBUS_SCLK__DM0, CYREG_PRT3_DM0
.set CBUS_SCLK__DM1, CYREG_PRT3_DM1
.set CBUS_SCLK__DM2, CYREG_PRT3_DM2
.set CBUS_SCLK__DR, CYREG_PRT3_DR
.set CBUS_SCLK__INP_DIS, CYREG_PRT3_INP_DIS
.set CBUS_SCLK__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU3_BASE
.set CBUS_SCLK__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set CBUS_SCLK__LCD_EN, CYREG_PRT3_LCD_EN
.set CBUS_SCLK__MASK, 0x02
.set CBUS_SCLK__PORT, 3
.set CBUS_SCLK__PRT, CYREG_PRT3_PRT
.set CBUS_SCLK__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set CBUS_SCLK__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set CBUS_SCLK__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set CBUS_SCLK__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set CBUS_SCLK__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set CBUS_SCLK__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set CBUS_SCLK__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set CBUS_SCLK__PS, CYREG_PRT3_PS
.set CBUS_SCLK__SHIFT, 1
.set CBUS_SCLK__SLW, CYREG_PRT3_SLW

/* SWReadClk */
.set SWReadClk__CFG0, CYREG_CLKDIST_DCFG4_CFG0
.set SWReadClk__CFG1, CYREG_CLKDIST_DCFG4_CFG1
.set SWReadClk__CFG2, CYREG_CLKDIST_DCFG4_CFG2
.set SWReadClk__CFG2_SRC_SEL_MASK, 0x07
.set SWReadClk__INDEX, 0x04
.set SWReadClk__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set SWReadClk__PM_ACT_MSK, 0x10
.set SWReadClk__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set SWReadClk__PM_STBY_MSK, 0x10

/* TickTimer_TimerHW */
.set TickTimer_TimerHW__CAP0, CYREG_TMR0_CAP0
.set TickTimer_TimerHW__CAP1, CYREG_TMR0_CAP1
.set TickTimer_TimerHW__CFG0, CYREG_TMR0_CFG0
.set TickTimer_TimerHW__CFG1, CYREG_TMR0_CFG1
.set TickTimer_TimerHW__CFG2, CYREG_TMR0_CFG2
.set TickTimer_TimerHW__CNT_CMP0, CYREG_TMR0_CNT_CMP0
.set TickTimer_TimerHW__CNT_CMP1, CYREG_TMR0_CNT_CMP1
.set TickTimer_TimerHW__PER0, CYREG_TMR0_PER0
.set TickTimer_TimerHW__PER1, CYREG_TMR0_PER1
.set TickTimer_TimerHW__PM_ACT_CFG, CYREG_PM_ACT_CFG3
.set TickTimer_TimerHW__PM_ACT_MSK, 0x01
.set TickTimer_TimerHW__PM_STBY_CFG, CYREG_PM_STBY_CFG3
.set TickTimer_TimerHW__PM_STBY_MSK, 0x01
.set TickTimer_TimerHW__RT0, CYREG_TMR0_RT0
.set TickTimer_TimerHW__RT1, CYREG_TMR0_RT1
.set TickTimer_TimerHW__SR0, CYREG_TMR0_SR0

/* CBUS_IORDY */
.set CBUS_IORDY__0__INTTYPE, CYREG_PICU3_INTTYPE2
.set CBUS_IORDY__0__MASK, 0x04
.set CBUS_IORDY__0__PC, CYREG_PRT3_PC2
.set CBUS_IORDY__0__PORT, 3
.set CBUS_IORDY__0__SHIFT, 2
.set CBUS_IORDY__AG, CYREG_PRT3_AG
.set CBUS_IORDY__AMUX, CYREG_PRT3_AMUX
.set CBUS_IORDY__BIE, CYREG_PRT3_BIE
.set CBUS_IORDY__BIT_MASK, CYREG_PRT3_BIT_MASK
.set CBUS_IORDY__BYP, CYREG_PRT3_BYP
.set CBUS_IORDY__CTL, CYREG_PRT3_CTL
.set CBUS_IORDY__DM0, CYREG_PRT3_DM0
.set CBUS_IORDY__DM1, CYREG_PRT3_DM1
.set CBUS_IORDY__DM2, CYREG_PRT3_DM2
.set CBUS_IORDY__DR, CYREG_PRT3_DR
.set CBUS_IORDY__INP_DIS, CYREG_PRT3_INP_DIS
.set CBUS_IORDY__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU3_BASE
.set CBUS_IORDY__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set CBUS_IORDY__LCD_EN, CYREG_PRT3_LCD_EN
.set CBUS_IORDY__MASK, 0x04
.set CBUS_IORDY__PORT, 3
.set CBUS_IORDY__PRT, CYREG_PRT3_PRT
.set CBUS_IORDY__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set CBUS_IORDY__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set CBUS_IORDY__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set CBUS_IORDY__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set CBUS_IORDY__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set CBUS_IORDY__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set CBUS_IORDY__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set CBUS_IORDY__PS, CYREG_PRT3_PS
.set CBUS_IORDY__SHIFT, 2
.set CBUS_IORDY__SLW, CYREG_PRT3_SLW

/* CBUS_RESET */
.set CBUS_RESET__0__INTTYPE, CYREG_PICU12_INTTYPE0
.set CBUS_RESET__0__MASK, 0x01
.set CBUS_RESET__0__PC, CYREG_PRT12_PC0
.set CBUS_RESET__0__PORT, 12
.set CBUS_RESET__0__SHIFT, 0
.set CBUS_RESET__AG, CYREG_PRT12_AG
.set CBUS_RESET__BIE, CYREG_PRT12_BIE
.set CBUS_RESET__BIT_MASK, CYREG_PRT12_BIT_MASK
.set CBUS_RESET__BYP, CYREG_PRT12_BYP
.set CBUS_RESET__DM0, CYREG_PRT12_DM0
.set CBUS_RESET__DM1, CYREG_PRT12_DM1
.set CBUS_RESET__DM2, CYREG_PRT12_DM2
.set CBUS_RESET__DR, CYREG_PRT12_DR
.set CBUS_RESET__INP_DIS, CYREG_PRT12_INP_DIS
.set CBUS_RESET__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU12_BASE
.set CBUS_RESET__MASK, 0x01
.set CBUS_RESET__PORT, 12
.set CBUS_RESET__PRT, CYREG_PRT12_PRT
.set CBUS_RESET__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set CBUS_RESET__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set CBUS_RESET__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set CBUS_RESET__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set CBUS_RESET__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set CBUS_RESET__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set CBUS_RESET__PS, CYREG_PRT12_PS
.set CBUS_RESET__SHIFT, 0
.set CBUS_RESET__SIO_CFG, CYREG_PRT12_SIO_CFG
.set CBUS_RESET__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set CBUS_RESET__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set CBUS_RESET__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set CBUS_RESET__SLW, CYREG_PRT12_SLW

/* LEDControl */
.set LEDControl_Sync_ctrl_reg__0__MASK, 0x01
.set LEDControl_Sync_ctrl_reg__0__POS, 0
.set LEDControl_Sync_ctrl_reg__1__MASK, 0x02
.set LEDControl_Sync_ctrl_reg__1__POS, 1
.set LEDControl_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B1_UDB10_11_ACTL
.set LEDControl_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG, CYREG_B1_UDB10_11_CTL
.set LEDControl_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG, CYREG_B1_UDB10_11_CTL
.set LEDControl_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG, CYREG_B1_UDB10_11_CTL
.set LEDControl_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG, CYREG_B1_UDB10_11_CTL
.set LEDControl_Sync_ctrl_reg__16BIT_MASK_MASK_REG, CYREG_B1_UDB10_11_MSK
.set LEDControl_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG, CYREG_B1_UDB10_11_MSK
.set LEDControl_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG, CYREG_B1_UDB10_11_MSK
.set LEDControl_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG, CYREG_B1_UDB10_11_MSK
.set LEDControl_Sync_ctrl_reg__2__MASK, 0x04
.set LEDControl_Sync_ctrl_reg__2__POS, 2
.set LEDControl_Sync_ctrl_reg__3__MASK, 0x08
.set LEDControl_Sync_ctrl_reg__3__POS, 3
.set LEDControl_Sync_ctrl_reg__CONTROL_AUX_CTL_REG, CYREG_B1_UDB10_ACTL
.set LEDControl_Sync_ctrl_reg__CONTROL_REG, CYREG_B1_UDB10_CTL
.set LEDControl_Sync_ctrl_reg__CONTROL_ST_REG, CYREG_B1_UDB10_ST_CTL
.set LEDControl_Sync_ctrl_reg__COUNT_REG, CYREG_B1_UDB10_CTL
.set LEDControl_Sync_ctrl_reg__COUNT_ST_REG, CYREG_B1_UDB10_ST_CTL
.set LEDControl_Sync_ctrl_reg__MASK, 0x0F
.set LEDControl_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG, CYREG_B1_UDB10_MSK_ACTL
.set LEDControl_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG, CYREG_B1_UDB10_MSK_ACTL
.set LEDControl_Sync_ctrl_reg__PERIOD_REG, CYREG_B1_UDB10_MSK

/* CBUSControl */
.set CBUSControl_Lsb__16BIT_A0_REG, CYREG_B0_UDB12_13_A0
.set CBUSControl_Lsb__16BIT_A1_REG, CYREG_B0_UDB12_13_A1
.set CBUSControl_Lsb__16BIT_D0_REG, CYREG_B0_UDB12_13_D0
.set CBUSControl_Lsb__16BIT_D1_REG, CYREG_B0_UDB12_13_D1
.set CBUSControl_Lsb__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB12_13_ACTL
.set CBUSControl_Lsb__16BIT_F0_REG, CYREG_B0_UDB12_13_F0
.set CBUSControl_Lsb__16BIT_F1_REG, CYREG_B0_UDB12_13_F1
.set CBUSControl_Lsb__A0_A1_REG, CYREG_B0_UDB12_A0_A1
.set CBUSControl_Lsb__A0_REG, CYREG_B0_UDB12_A0
.set CBUSControl_Lsb__A1_REG, CYREG_B0_UDB12_A1
.set CBUSControl_Lsb__D0_D1_REG, CYREG_B0_UDB12_D0_D1
.set CBUSControl_Lsb__D0_REG, CYREG_B0_UDB12_D0
.set CBUSControl_Lsb__D1_REG, CYREG_B0_UDB12_D1
.set CBUSControl_Lsb__DP_AUX_CTL_REG, CYREG_B0_UDB12_ACTL
.set CBUSControl_Lsb__F0_F1_REG, CYREG_B0_UDB12_F0_F1
.set CBUSControl_Lsb__F0_REG, CYREG_B0_UDB12_F0
.set CBUSControl_Lsb__F1_REG, CYREG_B0_UDB12_F1
.set CBUSControl_Lsb__MSK_DP_AUX_CTL_REG, CYREG_B0_UDB12_MSK_ACTL
.set CBUSControl_Lsb__PER_DP_AUX_CTL_REG, CYREG_B0_UDB12_MSK_ACTL
.set CBUSControl_Lsb_PO__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB12_13_ACTL
.set CBUSControl_Lsb_PO__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB12_13_CTL
.set CBUSControl_Lsb_PO__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB12_13_CTL
.set CBUSControl_Lsb_PO__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB12_13_CTL
.set CBUSControl_Lsb_PO__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB12_13_CTL
.set CBUSControl_Lsb_PO__16BIT_MASK_MASK_REG, CYREG_B0_UDB12_13_MSK
.set CBUSControl_Lsb_PO__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB12_13_MSK
.set CBUSControl_Lsb_PO__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB12_13_MSK
.set CBUSControl_Lsb_PO__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB12_13_MSK
.set CBUSControl_Lsb_PO__CONTROL_AUX_CTL_REG, CYREG_B0_UDB12_ACTL
.set CBUSControl_Lsb_PO__CONTROL_REG, CYREG_B0_UDB12_CTL
.set CBUSControl_Lsb_PO__CONTROL_ST_REG, CYREG_B0_UDB12_ST_CTL
.set CBUSControl_Lsb_PO__COUNT_REG, CYREG_B0_UDB12_CTL
.set CBUSControl_Lsb_PO__COUNT_ST_REG, CYREG_B0_UDB12_ST_CTL
.set CBUSControl_Lsb_PO__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB12_MSK_ACTL
.set CBUSControl_Lsb_PO__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB12_MSK_ACTL
.set CBUSControl_Lsb_PO__PERIOD_REG, CYREG_B0_UDB12_MSK
.set CBUSControl_LsbReg__0__MASK, 0x01
.set CBUSControl_LsbReg__0__POS, 0
.set CBUSControl_LsbReg__1__MASK, 0x02
.set CBUSControl_LsbReg__1__POS, 1
.set CBUSControl_LsbReg__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB10_11_ACTL
.set CBUSControl_LsbReg__16BIT_STATUS_REG, CYREG_B0_UDB10_11_ST
.set CBUSControl_LsbReg__2__MASK, 0x04
.set CBUSControl_LsbReg__2__POS, 2
.set CBUSControl_LsbReg__3__MASK, 0x08
.set CBUSControl_LsbReg__3__POS, 3
.set CBUSControl_LsbReg__4__MASK, 0x10
.set CBUSControl_LsbReg__4__POS, 4
.set CBUSControl_LsbReg__5__MASK, 0x20
.set CBUSControl_LsbReg__5__POS, 5
.set CBUSControl_LsbReg__6__MASK, 0x40
.set CBUSControl_LsbReg__6__POS, 6
.set CBUSControl_LsbReg__7__MASK, 0x80
.set CBUSControl_LsbReg__7__POS, 7
.set CBUSControl_LsbReg__MASK, 0xFF
.set CBUSControl_LsbReg__MASK_REG, CYREG_B0_UDB10_MSK
.set CBUSControl_LsbReg__STATUS_AUX_CTL_REG, CYREG_B0_UDB10_ACTL
.set CBUSControl_LsbReg__STATUS_REG, CYREG_B0_UDB10_ST
.set CBUSControl_Msb__16BIT_A0_REG, CYREG_B0_UDB13_14_A0
.set CBUSControl_Msb__16BIT_A1_REG, CYREG_B0_UDB13_14_A1
.set CBUSControl_Msb__16BIT_D0_REG, CYREG_B0_UDB13_14_D0
.set CBUSControl_Msb__16BIT_D1_REG, CYREG_B0_UDB13_14_D1
.set CBUSControl_Msb__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB13_14_ACTL
.set CBUSControl_Msb__16BIT_F0_REG, CYREG_B0_UDB13_14_F0
.set CBUSControl_Msb__16BIT_F1_REG, CYREG_B0_UDB13_14_F1
.set CBUSControl_Msb__A0_A1_REG, CYREG_B0_UDB13_A0_A1
.set CBUSControl_Msb__A0_REG, CYREG_B0_UDB13_A0
.set CBUSControl_Msb__A1_REG, CYREG_B0_UDB13_A1
.set CBUSControl_Msb__D0_D1_REG, CYREG_B0_UDB13_D0_D1
.set CBUSControl_Msb__D0_REG, CYREG_B0_UDB13_D0
.set CBUSControl_Msb__D1_REG, CYREG_B0_UDB13_D1
.set CBUSControl_Msb__DP_AUX_CTL_REG, CYREG_B0_UDB13_ACTL
.set CBUSControl_Msb__F0_F1_REG, CYREG_B0_UDB13_F0_F1
.set CBUSControl_Msb__F0_REG, CYREG_B0_UDB13_F0
.set CBUSControl_Msb__F1_REG, CYREG_B0_UDB13_F1
.set CBUSControl_Msb__MSK_DP_AUX_CTL_REG, CYREG_B0_UDB13_MSK_ACTL
.set CBUSControl_Msb__PER_DP_AUX_CTL_REG, CYREG_B0_UDB13_MSK_ACTL
.set CBUSControl_Msb_PO__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB13_14_ACTL
.set CBUSControl_Msb_PO__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB13_14_CTL
.set CBUSControl_Msb_PO__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB13_14_CTL
.set CBUSControl_Msb_PO__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB13_14_CTL
.set CBUSControl_Msb_PO__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB13_14_CTL
.set CBUSControl_Msb_PO__16BIT_MASK_MASK_REG, CYREG_B0_UDB13_14_MSK
.set CBUSControl_Msb_PO__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB13_14_MSK
.set CBUSControl_Msb_PO__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB13_14_MSK
.set CBUSControl_Msb_PO__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB13_14_MSK
.set CBUSControl_Msb_PO__CONTROL_AUX_CTL_REG, CYREG_B0_UDB13_ACTL
.set CBUSControl_Msb_PO__CONTROL_REG, CYREG_B0_UDB13_CTL
.set CBUSControl_Msb_PO__CONTROL_ST_REG, CYREG_B0_UDB13_ST_CTL
.set CBUSControl_Msb_PO__COUNT_REG, CYREG_B0_UDB13_CTL
.set CBUSControl_Msb_PO__COUNT_ST_REG, CYREG_B0_UDB13_ST_CTL
.set CBUSControl_Msb_PO__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB13_MSK_ACTL
.set CBUSControl_Msb_PO__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB13_MSK_ACTL
.set CBUSControl_Msb_PO__PERIOD_REG, CYREG_B0_UDB13_MSK
.set CBUSControl_MsbReg__0__MASK, 0x01
.set CBUSControl_MsbReg__0__POS, 0
.set CBUSControl_MsbReg__1__MASK, 0x02
.set CBUSControl_MsbReg__1__POS, 1
.set CBUSControl_MsbReg__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB02_03_ACTL
.set CBUSControl_MsbReg__16BIT_STATUS_REG, CYREG_B0_UDB02_03_ST
.set CBUSControl_MsbReg__2__MASK, 0x04
.set CBUSControl_MsbReg__2__POS, 2
.set CBUSControl_MsbReg__3__MASK, 0x08
.set CBUSControl_MsbReg__3__POS, 3
.set CBUSControl_MsbReg__4__MASK, 0x10
.set CBUSControl_MsbReg__4__POS, 4
.set CBUSControl_MsbReg__5__MASK, 0x20
.set CBUSControl_MsbReg__5__POS, 5
.set CBUSControl_MsbReg__6__MASK, 0x40
.set CBUSControl_MsbReg__6__POS, 6
.set CBUSControl_MsbReg__7__MASK, 0x80
.set CBUSControl_MsbReg__7__POS, 7
.set CBUSControl_MsbReg__MASK, 0xFF
.set CBUSControl_MsbReg__MASK_REG, CYREG_B0_UDB02_MSK
.set CBUSControl_MsbReg__STATUS_AUX_CTL_REG, CYREG_B0_UDB02_ACTL
.set CBUSControl_MsbReg__STATUS_REG, CYREG_B0_UDB02_ST
.set CBUSControl_StsReg__0__MASK, 0x01
.set CBUSControl_StsReg__0__POS, 0
.set CBUSControl_StsReg__1__MASK, 0x02
.set CBUSControl_StsReg__1__POS, 1
.set CBUSControl_StsReg__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB01_02_ACTL
.set CBUSControl_StsReg__16BIT_STATUS_REG, CYREG_B0_UDB01_02_ST
.set CBUSControl_StsReg__MASK, 0x03
.set CBUSControl_StsReg__MASK_REG, CYREG_B0_UDB01_MSK
.set CBUSControl_StsReg__MASK_ST_AUX_CTL_REG, CYREG_B0_UDB01_MSK_ACTL
.set CBUSControl_StsReg__PER_ST_AUX_CTL_REG, CYREG_B0_UDB01_MSK_ACTL
.set CBUSControl_StsReg__STATUS_AUX_CTL_REG, CYREG_B0_UDB01_ACTL
.set CBUSControl_StsReg__STATUS_CNT_REG, CYREG_B0_UDB01_ST_CTL
.set CBUSControl_StsReg__STATUS_CONTROL_REG, CYREG_B0_UDB01_ST_CTL
.set CBUSControl_StsReg__STATUS_REG, CYREG_B0_UDB01_ST

/* CBUS_ADDR_H */
.set CBUS_ADDR_H__0__AG, CYREG_PRT6_AG
.set CBUS_ADDR_H__0__AMUX, CYREG_PRT6_AMUX
.set CBUS_ADDR_H__0__BIE, CYREG_PRT6_BIE
.set CBUS_ADDR_H__0__BIT_MASK, CYREG_PRT6_BIT_MASK
.set CBUS_ADDR_H__0__BYP, CYREG_PRT6_BYP
.set CBUS_ADDR_H__0__CTL, CYREG_PRT6_CTL
.set CBUS_ADDR_H__0__DM0, CYREG_PRT6_DM0
.set CBUS_ADDR_H__0__DM1, CYREG_PRT6_DM1
.set CBUS_ADDR_H__0__DM2, CYREG_PRT6_DM2
.set CBUS_ADDR_H__0__DR, CYREG_PRT6_DR
.set CBUS_ADDR_H__0__INP_DIS, CYREG_PRT6_INP_DIS
.set CBUS_ADDR_H__0__INTTYPE, CYREG_PICU6_INTTYPE2
.set CBUS_ADDR_H__0__LCD_COM_SEG, CYREG_PRT6_LCD_COM_SEG
.set CBUS_ADDR_H__0__LCD_EN, CYREG_PRT6_LCD_EN
.set CBUS_ADDR_H__0__MASK, 0x04
.set CBUS_ADDR_H__0__PC, CYREG_PRT6_PC2
.set CBUS_ADDR_H__0__PORT, 6
.set CBUS_ADDR_H__0__PRT, CYREG_PRT6_PRT
.set CBUS_ADDR_H__0__PRTDSI__CAPS_SEL, CYREG_PRT6_CAPS_SEL
.set CBUS_ADDR_H__0__PRTDSI__DBL_SYNC_IN, CYREG_PRT6_DBL_SYNC_IN
.set CBUS_ADDR_H__0__PRTDSI__OE_SEL0, CYREG_PRT6_OE_SEL0
.set CBUS_ADDR_H__0__PRTDSI__OE_SEL1, CYREG_PRT6_OE_SEL1
.set CBUS_ADDR_H__0__PRTDSI__OUT_SEL0, CYREG_PRT6_OUT_SEL0
.set CBUS_ADDR_H__0__PRTDSI__OUT_SEL1, CYREG_PRT6_OUT_SEL1
.set CBUS_ADDR_H__0__PRTDSI__SYNC_OUT, CYREG_PRT6_SYNC_OUT
.set CBUS_ADDR_H__0__PS, CYREG_PRT6_PS
.set CBUS_ADDR_H__0__SHIFT, 2
.set CBUS_ADDR_H__0__SLW, CYREG_PRT6_SLW
.set CBUS_ADDR_H__1__AG, CYREG_PRT6_AG
.set CBUS_ADDR_H__1__AMUX, CYREG_PRT6_AMUX
.set CBUS_ADDR_H__1__BIE, CYREG_PRT6_BIE
.set CBUS_ADDR_H__1__BIT_MASK, CYREG_PRT6_BIT_MASK
.set CBUS_ADDR_H__1__BYP, CYREG_PRT6_BYP
.set CBUS_ADDR_H__1__CTL, CYREG_PRT6_CTL
.set CBUS_ADDR_H__1__DM0, CYREG_PRT6_DM0
.set CBUS_ADDR_H__1__DM1, CYREG_PRT6_DM1
.set CBUS_ADDR_H__1__DM2, CYREG_PRT6_DM2
.set CBUS_ADDR_H__1__DR, CYREG_PRT6_DR
.set CBUS_ADDR_H__1__INP_DIS, CYREG_PRT6_INP_DIS
.set CBUS_ADDR_H__1__INTTYPE, CYREG_PICU6_INTTYPE0
.set CBUS_ADDR_H__1__LCD_COM_SEG, CYREG_PRT6_LCD_COM_SEG
.set CBUS_ADDR_H__1__LCD_EN, CYREG_PRT6_LCD_EN
.set CBUS_ADDR_H__1__MASK, 0x01
.set CBUS_ADDR_H__1__PC, CYREG_PRT6_PC0
.set CBUS_ADDR_H__1__PORT, 6
.set CBUS_ADDR_H__1__PRT, CYREG_PRT6_PRT
.set CBUS_ADDR_H__1__PRTDSI__CAPS_SEL, CYREG_PRT6_CAPS_SEL
.set CBUS_ADDR_H__1__PRTDSI__DBL_SYNC_IN, CYREG_PRT6_DBL_SYNC_IN
.set CBUS_ADDR_H__1__PRTDSI__OE_SEL0, CYREG_PRT6_OE_SEL0
.set CBUS_ADDR_H__1__PRTDSI__OE_SEL1, CYREG_PRT6_OE_SEL1
.set CBUS_ADDR_H__1__PRTDSI__OUT_SEL0, CYREG_PRT6_OUT_SEL0
.set CBUS_ADDR_H__1__PRTDSI__OUT_SEL1, CYREG_PRT6_OUT_SEL1
.set CBUS_ADDR_H__1__PRTDSI__SYNC_OUT, CYREG_PRT6_SYNC_OUT
.set CBUS_ADDR_H__1__PS, CYREG_PRT6_PS
.set CBUS_ADDR_H__1__SHIFT, 0
.set CBUS_ADDR_H__1__SLW, CYREG_PRT6_SLW
.set CBUS_ADDR_H__2__AG, CYREG_PRT4_AG
.set CBUS_ADDR_H__2__AMUX, CYREG_PRT4_AMUX
.set CBUS_ADDR_H__2__BIE, CYREG_PRT4_BIE
.set CBUS_ADDR_H__2__BIT_MASK, CYREG_PRT4_BIT_MASK
.set CBUS_ADDR_H__2__BYP, CYREG_PRT4_BYP
.set CBUS_ADDR_H__2__CTL, CYREG_PRT4_CTL
.set CBUS_ADDR_H__2__DM0, CYREG_PRT4_DM0
.set CBUS_ADDR_H__2__DM1, CYREG_PRT4_DM1
.set CBUS_ADDR_H__2__DM2, CYREG_PRT4_DM2
.set CBUS_ADDR_H__2__DR, CYREG_PRT4_DR
.set CBUS_ADDR_H__2__INP_DIS, CYREG_PRT4_INP_DIS
.set CBUS_ADDR_H__2__INTTYPE, CYREG_PICU4_INTTYPE6
.set CBUS_ADDR_H__2__LCD_COM_SEG, CYREG_PRT4_LCD_COM_SEG
.set CBUS_ADDR_H__2__LCD_EN, CYREG_PRT4_LCD_EN
.set CBUS_ADDR_H__2__MASK, 0x40
.set CBUS_ADDR_H__2__PC, CYREG_PRT4_PC6
.set CBUS_ADDR_H__2__PORT, 4
.set CBUS_ADDR_H__2__PRT, CYREG_PRT4_PRT
.set CBUS_ADDR_H__2__PRTDSI__CAPS_SEL, CYREG_PRT4_CAPS_SEL
.set CBUS_ADDR_H__2__PRTDSI__DBL_SYNC_IN, CYREG_PRT4_DBL_SYNC_IN
.set CBUS_ADDR_H__2__PRTDSI__OE_SEL0, CYREG_PRT4_OE_SEL0
.set CBUS_ADDR_H__2__PRTDSI__OE_SEL1, CYREG_PRT4_OE_SEL1
.set CBUS_ADDR_H__2__PRTDSI__OUT_SEL0, CYREG_PRT4_OUT_SEL0
.set CBUS_ADDR_H__2__PRTDSI__OUT_SEL1, CYREG_PRT4_OUT_SEL1
.set CBUS_ADDR_H__2__PRTDSI__SYNC_OUT, CYREG_PRT4_SYNC_OUT
.set CBUS_ADDR_H__2__PS, CYREG_PRT4_PS
.set CBUS_ADDR_H__2__SHIFT, 6
.set CBUS_ADDR_H__2__SLW, CYREG_PRT4_SLW
.set CBUS_ADDR_H__3__AG, CYREG_PRT4_AG
.set CBUS_ADDR_H__3__AMUX, CYREG_PRT4_AMUX
.set CBUS_ADDR_H__3__BIE, CYREG_PRT4_BIE
.set CBUS_ADDR_H__3__BIT_MASK, CYREG_PRT4_BIT_MASK
.set CBUS_ADDR_H__3__BYP, CYREG_PRT4_BYP
.set CBUS_ADDR_H__3__CTL, CYREG_PRT4_CTL
.set CBUS_ADDR_H__3__DM0, CYREG_PRT4_DM0
.set CBUS_ADDR_H__3__DM1, CYREG_PRT4_DM1
.set CBUS_ADDR_H__3__DM2, CYREG_PRT4_DM2
.set CBUS_ADDR_H__3__DR, CYREG_PRT4_DR
.set CBUS_ADDR_H__3__INP_DIS, CYREG_PRT4_INP_DIS
.set CBUS_ADDR_H__3__INTTYPE, CYREG_PICU4_INTTYPE4
.set CBUS_ADDR_H__3__LCD_COM_SEG, CYREG_PRT4_LCD_COM_SEG
.set CBUS_ADDR_H__3__LCD_EN, CYREG_PRT4_LCD_EN
.set CBUS_ADDR_H__3__MASK, 0x10
.set CBUS_ADDR_H__3__PC, CYREG_PRT4_PC4
.set CBUS_ADDR_H__3__PORT, 4
.set CBUS_ADDR_H__3__PRT, CYREG_PRT4_PRT
.set CBUS_ADDR_H__3__PRTDSI__CAPS_SEL, CYREG_PRT4_CAPS_SEL
.set CBUS_ADDR_H__3__PRTDSI__DBL_SYNC_IN, CYREG_PRT4_DBL_SYNC_IN
.set CBUS_ADDR_H__3__PRTDSI__OE_SEL0, CYREG_PRT4_OE_SEL0
.set CBUS_ADDR_H__3__PRTDSI__OE_SEL1, CYREG_PRT4_OE_SEL1
.set CBUS_ADDR_H__3__PRTDSI__OUT_SEL0, CYREG_PRT4_OUT_SEL0
.set CBUS_ADDR_H__3__PRTDSI__OUT_SEL1, CYREG_PRT4_OUT_SEL1
.set CBUS_ADDR_H__3__PRTDSI__SYNC_OUT, CYREG_PRT4_SYNC_OUT
.set CBUS_ADDR_H__3__PS, CYREG_PRT4_PS
.set CBUS_ADDR_H__3__SHIFT, 4
.set CBUS_ADDR_H__3__SLW, CYREG_PRT4_SLW
.set CBUS_ADDR_H__4__AG, CYREG_PRT4_AG
.set CBUS_ADDR_H__4__AMUX, CYREG_PRT4_AMUX
.set CBUS_ADDR_H__4__BIE, CYREG_PRT4_BIE
.set CBUS_ADDR_H__4__BIT_MASK, CYREG_PRT4_BIT_MASK
.set CBUS_ADDR_H__4__BYP, CYREG_PRT4_BYP
.set CBUS_ADDR_H__4__CTL, CYREG_PRT4_CTL
.set CBUS_ADDR_H__4__DM0, CYREG_PRT4_DM0
.set CBUS_ADDR_H__4__DM1, CYREG_PRT4_DM1
.set CBUS_ADDR_H__4__DM2, CYREG_PRT4_DM2
.set CBUS_ADDR_H__4__DR, CYREG_PRT4_DR
.set CBUS_ADDR_H__4__INP_DIS, CYREG_PRT4_INP_DIS
.set CBUS_ADDR_H__4__INTTYPE, CYREG_PICU4_INTTYPE2
.set CBUS_ADDR_H__4__LCD_COM_SEG, CYREG_PRT4_LCD_COM_SEG
.set CBUS_ADDR_H__4__LCD_EN, CYREG_PRT4_LCD_EN
.set CBUS_ADDR_H__4__MASK, 0x04
.set CBUS_ADDR_H__4__PC, CYREG_PRT4_PC2
.set CBUS_ADDR_H__4__PORT, 4
.set CBUS_ADDR_H__4__PRT, CYREG_PRT4_PRT
.set CBUS_ADDR_H__4__PRTDSI__CAPS_SEL, CYREG_PRT4_CAPS_SEL
.set CBUS_ADDR_H__4__PRTDSI__DBL_SYNC_IN, CYREG_PRT4_DBL_SYNC_IN
.set CBUS_ADDR_H__4__PRTDSI__OE_SEL0, CYREG_PRT4_OE_SEL0
.set CBUS_ADDR_H__4__PRTDSI__OE_SEL1, CYREG_PRT4_OE_SEL1
.set CBUS_ADDR_H__4__PRTDSI__OUT_SEL0, CYREG_PRT4_OUT_SEL0
.set CBUS_ADDR_H__4__PRTDSI__OUT_SEL1, CYREG_PRT4_OUT_SEL1
.set CBUS_ADDR_H__4__PRTDSI__SYNC_OUT, CYREG_PRT4_SYNC_OUT
.set CBUS_ADDR_H__4__PS, CYREG_PRT4_PS
.set CBUS_ADDR_H__4__SHIFT, 2
.set CBUS_ADDR_H__4__SLW, CYREG_PRT4_SLW
.set CBUS_ADDR_H__5__AG, CYREG_PRT0_AG
.set CBUS_ADDR_H__5__AMUX, CYREG_PRT0_AMUX
.set CBUS_ADDR_H__5__BIE, CYREG_PRT0_BIE
.set CBUS_ADDR_H__5__BIT_MASK, CYREG_PRT0_BIT_MASK
.set CBUS_ADDR_H__5__BYP, CYREG_PRT0_BYP
.set CBUS_ADDR_H__5__CTL, CYREG_PRT0_CTL
.set CBUS_ADDR_H__5__DM0, CYREG_PRT0_DM0
.set CBUS_ADDR_H__5__DM1, CYREG_PRT0_DM1
.set CBUS_ADDR_H__5__DM2, CYREG_PRT0_DM2
.set CBUS_ADDR_H__5__DR, CYREG_PRT0_DR
.set CBUS_ADDR_H__5__INP_DIS, CYREG_PRT0_INP_DIS
.set CBUS_ADDR_H__5__INTTYPE, CYREG_PICU0_INTTYPE6
.set CBUS_ADDR_H__5__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set CBUS_ADDR_H__5__LCD_EN, CYREG_PRT0_LCD_EN
.set CBUS_ADDR_H__5__MASK, 0x40
.set CBUS_ADDR_H__5__PC, CYREG_PRT0_PC6
.set CBUS_ADDR_H__5__PORT, 0
.set CBUS_ADDR_H__5__PRT, CYREG_PRT0_PRT
.set CBUS_ADDR_H__5__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set CBUS_ADDR_H__5__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set CBUS_ADDR_H__5__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set CBUS_ADDR_H__5__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set CBUS_ADDR_H__5__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set CBUS_ADDR_H__5__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set CBUS_ADDR_H__5__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set CBUS_ADDR_H__5__PS, CYREG_PRT0_PS
.set CBUS_ADDR_H__5__SHIFT, 6
.set CBUS_ADDR_H__5__SLW, CYREG_PRT0_SLW
.set CBUS_ADDR_H__6__AG, CYREG_PRT0_AG
.set CBUS_ADDR_H__6__AMUX, CYREG_PRT0_AMUX
.set CBUS_ADDR_H__6__BIE, CYREG_PRT0_BIE
.set CBUS_ADDR_H__6__BIT_MASK, CYREG_PRT0_BIT_MASK
.set CBUS_ADDR_H__6__BYP, CYREG_PRT0_BYP
.set CBUS_ADDR_H__6__CTL, CYREG_PRT0_CTL
.set CBUS_ADDR_H__6__DM0, CYREG_PRT0_DM0
.set CBUS_ADDR_H__6__DM1, CYREG_PRT0_DM1
.set CBUS_ADDR_H__6__DM2, CYREG_PRT0_DM2
.set CBUS_ADDR_H__6__DR, CYREG_PRT0_DR
.set CBUS_ADDR_H__6__INP_DIS, CYREG_PRT0_INP_DIS
.set CBUS_ADDR_H__6__INTTYPE, CYREG_PICU0_INTTYPE4
.set CBUS_ADDR_H__6__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set CBUS_ADDR_H__6__LCD_EN, CYREG_PRT0_LCD_EN
.set CBUS_ADDR_H__6__MASK, 0x10
.set CBUS_ADDR_H__6__PC, CYREG_PRT0_PC4
.set CBUS_ADDR_H__6__PORT, 0
.set CBUS_ADDR_H__6__PRT, CYREG_PRT0_PRT
.set CBUS_ADDR_H__6__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set CBUS_ADDR_H__6__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set CBUS_ADDR_H__6__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set CBUS_ADDR_H__6__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set CBUS_ADDR_H__6__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set CBUS_ADDR_H__6__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set CBUS_ADDR_H__6__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set CBUS_ADDR_H__6__PS, CYREG_PRT0_PS
.set CBUS_ADDR_H__6__SHIFT, 4
.set CBUS_ADDR_H__6__SLW, CYREG_PRT0_SLW
.set CBUS_ADDR_H__7__AG, CYREG_PRT0_AG
.set CBUS_ADDR_H__7__AMUX, CYREG_PRT0_AMUX
.set CBUS_ADDR_H__7__BIE, CYREG_PRT0_BIE
.set CBUS_ADDR_H__7__BIT_MASK, CYREG_PRT0_BIT_MASK
.set CBUS_ADDR_H__7__BYP, CYREG_PRT0_BYP
.set CBUS_ADDR_H__7__CTL, CYREG_PRT0_CTL
.set CBUS_ADDR_H__7__DM0, CYREG_PRT0_DM0
.set CBUS_ADDR_H__7__DM1, CYREG_PRT0_DM1
.set CBUS_ADDR_H__7__DM2, CYREG_PRT0_DM2
.set CBUS_ADDR_H__7__DR, CYREG_PRT0_DR
.set CBUS_ADDR_H__7__INP_DIS, CYREG_PRT0_INP_DIS
.set CBUS_ADDR_H__7__INTTYPE, CYREG_PICU0_INTTYPE2
.set CBUS_ADDR_H__7__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set CBUS_ADDR_H__7__LCD_EN, CYREG_PRT0_LCD_EN
.set CBUS_ADDR_H__7__MASK, 0x04
.set CBUS_ADDR_H__7__PC, CYREG_PRT0_PC2
.set CBUS_ADDR_H__7__PORT, 0
.set CBUS_ADDR_H__7__PRT, CYREG_PRT0_PRT
.set CBUS_ADDR_H__7__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set CBUS_ADDR_H__7__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set CBUS_ADDR_H__7__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set CBUS_ADDR_H__7__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set CBUS_ADDR_H__7__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set CBUS_ADDR_H__7__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set CBUS_ADDR_H__7__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set CBUS_ADDR_H__7__PS, CYREG_PRT0_PS
.set CBUS_ADDR_H__7__SHIFT, 2
.set CBUS_ADDR_H__7__SLW, CYREG_PRT0_SLW

/* CBUS_ADDR_L */
.set CBUS_ADDR_L__0__AG, CYREG_PRT6_AG
.set CBUS_ADDR_L__0__AMUX, CYREG_PRT6_AMUX
.set CBUS_ADDR_L__0__BIE, CYREG_PRT6_BIE
.set CBUS_ADDR_L__0__BIT_MASK, CYREG_PRT6_BIT_MASK
.set CBUS_ADDR_L__0__BYP, CYREG_PRT6_BYP
.set CBUS_ADDR_L__0__CTL, CYREG_PRT6_CTL
.set CBUS_ADDR_L__0__DM0, CYREG_PRT6_DM0
.set CBUS_ADDR_L__0__DM1, CYREG_PRT6_DM1
.set CBUS_ADDR_L__0__DM2, CYREG_PRT6_DM2
.set CBUS_ADDR_L__0__DR, CYREG_PRT6_DR
.set CBUS_ADDR_L__0__INP_DIS, CYREG_PRT6_INP_DIS
.set CBUS_ADDR_L__0__INTTYPE, CYREG_PICU6_INTTYPE6
.set CBUS_ADDR_L__0__LCD_COM_SEG, CYREG_PRT6_LCD_COM_SEG
.set CBUS_ADDR_L__0__LCD_EN, CYREG_PRT6_LCD_EN
.set CBUS_ADDR_L__0__MASK, 0x40
.set CBUS_ADDR_L__0__PC, CYREG_PRT6_PC6
.set CBUS_ADDR_L__0__PORT, 6
.set CBUS_ADDR_L__0__PRT, CYREG_PRT6_PRT
.set CBUS_ADDR_L__0__PRTDSI__CAPS_SEL, CYREG_PRT6_CAPS_SEL
.set CBUS_ADDR_L__0__PRTDSI__DBL_SYNC_IN, CYREG_PRT6_DBL_SYNC_IN
.set CBUS_ADDR_L__0__PRTDSI__OE_SEL0, CYREG_PRT6_OE_SEL0
.set CBUS_ADDR_L__0__PRTDSI__OE_SEL1, CYREG_PRT6_OE_SEL1
.set CBUS_ADDR_L__0__PRTDSI__OUT_SEL0, CYREG_PRT6_OUT_SEL0
.set CBUS_ADDR_L__0__PRTDSI__OUT_SEL1, CYREG_PRT6_OUT_SEL1
.set CBUS_ADDR_L__0__PRTDSI__SYNC_OUT, CYREG_PRT6_SYNC_OUT
.set CBUS_ADDR_L__0__PS, CYREG_PRT6_PS
.set CBUS_ADDR_L__0__SHIFT, 6
.set CBUS_ADDR_L__0__SLW, CYREG_PRT6_SLW
.set CBUS_ADDR_L__1__AG, CYREG_PRT6_AG
.set CBUS_ADDR_L__1__AMUX, CYREG_PRT6_AMUX
.set CBUS_ADDR_L__1__BIE, CYREG_PRT6_BIE
.set CBUS_ADDR_L__1__BIT_MASK, CYREG_PRT6_BIT_MASK
.set CBUS_ADDR_L__1__BYP, CYREG_PRT6_BYP
.set CBUS_ADDR_L__1__CTL, CYREG_PRT6_CTL
.set CBUS_ADDR_L__1__DM0, CYREG_PRT6_DM0
.set CBUS_ADDR_L__1__DM1, CYREG_PRT6_DM1
.set CBUS_ADDR_L__1__DM2, CYREG_PRT6_DM2
.set CBUS_ADDR_L__1__DR, CYREG_PRT6_DR
.set CBUS_ADDR_L__1__INP_DIS, CYREG_PRT6_INP_DIS
.set CBUS_ADDR_L__1__INTTYPE, CYREG_PICU6_INTTYPE4
.set CBUS_ADDR_L__1__LCD_COM_SEG, CYREG_PRT6_LCD_COM_SEG
.set CBUS_ADDR_L__1__LCD_EN, CYREG_PRT6_LCD_EN
.set CBUS_ADDR_L__1__MASK, 0x10
.set CBUS_ADDR_L__1__PC, CYREG_PRT6_PC4
.set CBUS_ADDR_L__1__PORT, 6
.set CBUS_ADDR_L__1__PRT, CYREG_PRT6_PRT
.set CBUS_ADDR_L__1__PRTDSI__CAPS_SEL, CYREG_PRT6_CAPS_SEL
.set CBUS_ADDR_L__1__PRTDSI__DBL_SYNC_IN, CYREG_PRT6_DBL_SYNC_IN
.set CBUS_ADDR_L__1__PRTDSI__OE_SEL0, CYREG_PRT6_OE_SEL0
.set CBUS_ADDR_L__1__PRTDSI__OE_SEL1, CYREG_PRT6_OE_SEL1
.set CBUS_ADDR_L__1__PRTDSI__OUT_SEL0, CYREG_PRT6_OUT_SEL0
.set CBUS_ADDR_L__1__PRTDSI__OUT_SEL1, CYREG_PRT6_OUT_SEL1
.set CBUS_ADDR_L__1__PRTDSI__SYNC_OUT, CYREG_PRT6_SYNC_OUT
.set CBUS_ADDR_L__1__PS, CYREG_PRT6_PS
.set CBUS_ADDR_L__1__SHIFT, 4
.set CBUS_ADDR_L__1__SLW, CYREG_PRT6_SLW
.set CBUS_ADDR_L__2__AG, CYREG_PRT12_AG
.set CBUS_ADDR_L__2__BIE, CYREG_PRT12_BIE
.set CBUS_ADDR_L__2__BIT_MASK, CYREG_PRT12_BIT_MASK
.set CBUS_ADDR_L__2__BYP, CYREG_PRT12_BYP
.set CBUS_ADDR_L__2__DM0, CYREG_PRT12_DM0
.set CBUS_ADDR_L__2__DM1, CYREG_PRT12_DM1
.set CBUS_ADDR_L__2__DM2, CYREG_PRT12_DM2
.set CBUS_ADDR_L__2__DR, CYREG_PRT12_DR
.set CBUS_ADDR_L__2__INP_DIS, CYREG_PRT12_INP_DIS
.set CBUS_ADDR_L__2__INTTYPE, CYREG_PICU12_INTTYPE4
.set CBUS_ADDR_L__2__MASK, 0x10
.set CBUS_ADDR_L__2__PC, CYREG_PRT12_PC4
.set CBUS_ADDR_L__2__PORT, 12
.set CBUS_ADDR_L__2__PRT, CYREG_PRT12_PRT
.set CBUS_ADDR_L__2__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set CBUS_ADDR_L__2__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set CBUS_ADDR_L__2__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set CBUS_ADDR_L__2__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set CBUS_ADDR_L__2__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set CBUS_ADDR_L__2__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set CBUS_ADDR_L__2__PS, CYREG_PRT12_PS
.set CBUS_ADDR_L__2__SHIFT, 4
.set CBUS_ADDR_L__2__SIO_CFG, CYREG_PRT12_SIO_CFG
.set CBUS_ADDR_L__2__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set CBUS_ADDR_L__2__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set CBUS_ADDR_L__2__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set CBUS_ADDR_L__2__SLW, CYREG_PRT12_SLW
.set CBUS_ADDR_L__3__AG, CYREG_PRT2_AG
.set CBUS_ADDR_L__3__AMUX, CYREG_PRT2_AMUX
.set CBUS_ADDR_L__3__BIE, CYREG_PRT2_BIE
.set CBUS_ADDR_L__3__BIT_MASK, CYREG_PRT2_BIT_MASK
.set CBUS_ADDR_L__3__BYP, CYREG_PRT2_BYP
.set CBUS_ADDR_L__3__CTL, CYREG_PRT2_CTL
.set CBUS_ADDR_L__3__DM0, CYREG_PRT2_DM0
.set CBUS_ADDR_L__3__DM1, CYREG_PRT2_DM1
.set CBUS_ADDR_L__3__DM2, CYREG_PRT2_DM2
.set CBUS_ADDR_L__3__DR, CYREG_PRT2_DR
.set CBUS_ADDR_L__3__INP_DIS, CYREG_PRT2_INP_DIS
.set CBUS_ADDR_L__3__INTTYPE, CYREG_PICU2_INTTYPE6
.set CBUS_ADDR_L__3__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set CBUS_ADDR_L__3__LCD_EN, CYREG_PRT2_LCD_EN
.set CBUS_ADDR_L__3__MASK, 0x40
.set CBUS_ADDR_L__3__PC, CYREG_PRT2_PC6
.set CBUS_ADDR_L__3__PORT, 2
.set CBUS_ADDR_L__3__PRT, CYREG_PRT2_PRT
.set CBUS_ADDR_L__3__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set CBUS_ADDR_L__3__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set CBUS_ADDR_L__3__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set CBUS_ADDR_L__3__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set CBUS_ADDR_L__3__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set CBUS_ADDR_L__3__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set CBUS_ADDR_L__3__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set CBUS_ADDR_L__3__PS, CYREG_PRT2_PS
.set CBUS_ADDR_L__3__SHIFT, 6
.set CBUS_ADDR_L__3__SLW, CYREG_PRT2_SLW
.set CBUS_ADDR_L__4__AG, CYREG_PRT2_AG
.set CBUS_ADDR_L__4__AMUX, CYREG_PRT2_AMUX
.set CBUS_ADDR_L__4__BIE, CYREG_PRT2_BIE
.set CBUS_ADDR_L__4__BIT_MASK, CYREG_PRT2_BIT_MASK
.set CBUS_ADDR_L__4__BYP, CYREG_PRT2_BYP
.set CBUS_ADDR_L__4__CTL, CYREG_PRT2_CTL
.set CBUS_ADDR_L__4__DM0, CYREG_PRT2_DM0
.set CBUS_ADDR_L__4__DM1, CYREG_PRT2_DM1
.set CBUS_ADDR_L__4__DM2, CYREG_PRT2_DM2
.set CBUS_ADDR_L__4__DR, CYREG_PRT2_DR
.set CBUS_ADDR_L__4__INP_DIS, CYREG_PRT2_INP_DIS
.set CBUS_ADDR_L__4__INTTYPE, CYREG_PICU2_INTTYPE4
.set CBUS_ADDR_L__4__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set CBUS_ADDR_L__4__LCD_EN, CYREG_PRT2_LCD_EN
.set CBUS_ADDR_L__4__MASK, 0x10
.set CBUS_ADDR_L__4__PC, CYREG_PRT2_PC4
.set CBUS_ADDR_L__4__PORT, 2
.set CBUS_ADDR_L__4__PRT, CYREG_PRT2_PRT
.set CBUS_ADDR_L__4__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set CBUS_ADDR_L__4__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set CBUS_ADDR_L__4__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set CBUS_ADDR_L__4__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set CBUS_ADDR_L__4__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set CBUS_ADDR_L__4__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set CBUS_ADDR_L__4__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set CBUS_ADDR_L__4__PS, CYREG_PRT2_PS
.set CBUS_ADDR_L__4__SHIFT, 4
.set CBUS_ADDR_L__4__SLW, CYREG_PRT2_SLW
.set CBUS_ADDR_L__5__AG, CYREG_PRT2_AG
.set CBUS_ADDR_L__5__AMUX, CYREG_PRT2_AMUX
.set CBUS_ADDR_L__5__BIE, CYREG_PRT2_BIE
.set CBUS_ADDR_L__5__BIT_MASK, CYREG_PRT2_BIT_MASK
.set CBUS_ADDR_L__5__BYP, CYREG_PRT2_BYP
.set CBUS_ADDR_L__5__CTL, CYREG_PRT2_CTL
.set CBUS_ADDR_L__5__DM0, CYREG_PRT2_DM0
.set CBUS_ADDR_L__5__DM1, CYREG_PRT2_DM1
.set CBUS_ADDR_L__5__DM2, CYREG_PRT2_DM2
.set CBUS_ADDR_L__5__DR, CYREG_PRT2_DR
.set CBUS_ADDR_L__5__INP_DIS, CYREG_PRT2_INP_DIS
.set CBUS_ADDR_L__5__INTTYPE, CYREG_PICU2_INTTYPE2
.set CBUS_ADDR_L__5__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set CBUS_ADDR_L__5__LCD_EN, CYREG_PRT2_LCD_EN
.set CBUS_ADDR_L__5__MASK, 0x04
.set CBUS_ADDR_L__5__PC, CYREG_PRT2_PC2
.set CBUS_ADDR_L__5__PORT, 2
.set CBUS_ADDR_L__5__PRT, CYREG_PRT2_PRT
.set CBUS_ADDR_L__5__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set CBUS_ADDR_L__5__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set CBUS_ADDR_L__5__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set CBUS_ADDR_L__5__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set CBUS_ADDR_L__5__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set CBUS_ADDR_L__5__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set CBUS_ADDR_L__5__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set CBUS_ADDR_L__5__PS, CYREG_PRT2_PS
.set CBUS_ADDR_L__5__SHIFT, 2
.set CBUS_ADDR_L__5__SLW, CYREG_PRT2_SLW
.set CBUS_ADDR_L__6__AG, CYREG_PRT2_AG
.set CBUS_ADDR_L__6__AMUX, CYREG_PRT2_AMUX
.set CBUS_ADDR_L__6__BIE, CYREG_PRT2_BIE
.set CBUS_ADDR_L__6__BIT_MASK, CYREG_PRT2_BIT_MASK
.set CBUS_ADDR_L__6__BYP, CYREG_PRT2_BYP
.set CBUS_ADDR_L__6__CTL, CYREG_PRT2_CTL
.set CBUS_ADDR_L__6__DM0, CYREG_PRT2_DM0
.set CBUS_ADDR_L__6__DM1, CYREG_PRT2_DM1
.set CBUS_ADDR_L__6__DM2, CYREG_PRT2_DM2
.set CBUS_ADDR_L__6__DR, CYREG_PRT2_DR
.set CBUS_ADDR_L__6__INP_DIS, CYREG_PRT2_INP_DIS
.set CBUS_ADDR_L__6__INTTYPE, CYREG_PICU2_INTTYPE0
.set CBUS_ADDR_L__6__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set CBUS_ADDR_L__6__LCD_EN, CYREG_PRT2_LCD_EN
.set CBUS_ADDR_L__6__MASK, 0x01
.set CBUS_ADDR_L__6__PC, CYREG_PRT2_PC0
.set CBUS_ADDR_L__6__PORT, 2
.set CBUS_ADDR_L__6__PRT, CYREG_PRT2_PRT
.set CBUS_ADDR_L__6__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set CBUS_ADDR_L__6__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set CBUS_ADDR_L__6__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set CBUS_ADDR_L__6__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set CBUS_ADDR_L__6__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set CBUS_ADDR_L__6__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set CBUS_ADDR_L__6__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set CBUS_ADDR_L__6__PS, CYREG_PRT2_PS
.set CBUS_ADDR_L__6__SHIFT, 0
.set CBUS_ADDR_L__6__SLW, CYREG_PRT2_SLW
.set CBUS_ADDR_L__7__AG, CYREG_PRT15_AG
.set CBUS_ADDR_L__7__AMUX, CYREG_PRT15_AMUX
.set CBUS_ADDR_L__7__BIE, CYREG_PRT15_BIE
.set CBUS_ADDR_L__7__BIT_MASK, CYREG_PRT15_BIT_MASK
.set CBUS_ADDR_L__7__BYP, CYREG_PRT15_BYP
.set CBUS_ADDR_L__7__CTL, CYREG_PRT15_CTL
.set CBUS_ADDR_L__7__DM0, CYREG_PRT15_DM0
.set CBUS_ADDR_L__7__DM1, CYREG_PRT15_DM1
.set CBUS_ADDR_L__7__DM2, CYREG_PRT15_DM2
.set CBUS_ADDR_L__7__DR, CYREG_PRT15_DR
.set CBUS_ADDR_L__7__INP_DIS, CYREG_PRT15_INP_DIS
.set CBUS_ADDR_L__7__INTTYPE, CYREG_PICU15_INTTYPE4
.set CBUS_ADDR_L__7__LCD_COM_SEG, CYREG_PRT15_LCD_COM_SEG
.set CBUS_ADDR_L__7__LCD_EN, CYREG_PRT15_LCD_EN
.set CBUS_ADDR_L__7__MASK, 0x10
.set CBUS_ADDR_L__7__PC, CYREG_IO_PC_PRT15_PC4
.set CBUS_ADDR_L__7__PORT, 15
.set CBUS_ADDR_L__7__PRT, CYREG_PRT15_PRT
.set CBUS_ADDR_L__7__PRTDSI__CAPS_SEL, CYREG_PRT15_CAPS_SEL
.set CBUS_ADDR_L__7__PRTDSI__DBL_SYNC_IN, CYREG_PRT15_DBL_SYNC_IN
.set CBUS_ADDR_L__7__PRTDSI__OE_SEL0, CYREG_PRT15_OE_SEL0
.set CBUS_ADDR_L__7__PRTDSI__OE_SEL1, CYREG_PRT15_OE_SEL1
.set CBUS_ADDR_L__7__PRTDSI__OUT_SEL0, CYREG_PRT15_OUT_SEL0
.set CBUS_ADDR_L__7__PRTDSI__OUT_SEL1, CYREG_PRT15_OUT_SEL1
.set CBUS_ADDR_L__7__PRTDSI__SYNC_OUT, CYREG_PRT15_SYNC_OUT
.set CBUS_ADDR_L__7__PS, CYREG_PRT15_PS
.set CBUS_ADDR_L__7__SHIFT, 4
.set CBUS_ADDR_L__7__SLW, CYREG_PRT15_SLW

/* CBUS_ADDR_U */
.set CBUS_ADDR_U__0__AG, CYREG_PRT0_AG
.set CBUS_ADDR_U__0__AMUX, CYREG_PRT0_AMUX
.set CBUS_ADDR_U__0__BIE, CYREG_PRT0_BIE
.set CBUS_ADDR_U__0__BIT_MASK, CYREG_PRT0_BIT_MASK
.set CBUS_ADDR_U__0__BYP, CYREG_PRT0_BYP
.set CBUS_ADDR_U__0__CTL, CYREG_PRT0_CTL
.set CBUS_ADDR_U__0__DM0, CYREG_PRT0_DM0
.set CBUS_ADDR_U__0__DM1, CYREG_PRT0_DM1
.set CBUS_ADDR_U__0__DM2, CYREG_PRT0_DM2
.set CBUS_ADDR_U__0__DR, CYREG_PRT0_DR
.set CBUS_ADDR_U__0__INP_DIS, CYREG_PRT0_INP_DIS
.set CBUS_ADDR_U__0__INTTYPE, CYREG_PICU0_INTTYPE1
.set CBUS_ADDR_U__0__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set CBUS_ADDR_U__0__LCD_EN, CYREG_PRT0_LCD_EN
.set CBUS_ADDR_U__0__MASK, 0x02
.set CBUS_ADDR_U__0__PC, CYREG_PRT0_PC1
.set CBUS_ADDR_U__0__PORT, 0
.set CBUS_ADDR_U__0__PRT, CYREG_PRT0_PRT
.set CBUS_ADDR_U__0__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set CBUS_ADDR_U__0__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set CBUS_ADDR_U__0__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set CBUS_ADDR_U__0__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set CBUS_ADDR_U__0__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set CBUS_ADDR_U__0__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set CBUS_ADDR_U__0__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set CBUS_ADDR_U__0__PS, CYREG_PRT0_PS
.set CBUS_ADDR_U__0__SHIFT, 1
.set CBUS_ADDR_U__0__SLW, CYREG_PRT0_SLW
.set CBUS_ADDR_U__1__AG, CYREG_PRT0_AG
.set CBUS_ADDR_U__1__AMUX, CYREG_PRT0_AMUX
.set CBUS_ADDR_U__1__BIE, CYREG_PRT0_BIE
.set CBUS_ADDR_U__1__BIT_MASK, CYREG_PRT0_BIT_MASK
.set CBUS_ADDR_U__1__BYP, CYREG_PRT0_BYP
.set CBUS_ADDR_U__1__CTL, CYREG_PRT0_CTL
.set CBUS_ADDR_U__1__DM0, CYREG_PRT0_DM0
.set CBUS_ADDR_U__1__DM1, CYREG_PRT0_DM1
.set CBUS_ADDR_U__1__DM2, CYREG_PRT0_DM2
.set CBUS_ADDR_U__1__DR, CYREG_PRT0_DR
.set CBUS_ADDR_U__1__INP_DIS, CYREG_PRT0_INP_DIS
.set CBUS_ADDR_U__1__INTTYPE, CYREG_PICU0_INTTYPE0
.set CBUS_ADDR_U__1__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set CBUS_ADDR_U__1__LCD_EN, CYREG_PRT0_LCD_EN
.set CBUS_ADDR_U__1__MASK, 0x01
.set CBUS_ADDR_U__1__PC, CYREG_PRT0_PC0
.set CBUS_ADDR_U__1__PORT, 0
.set CBUS_ADDR_U__1__PRT, CYREG_PRT0_PRT
.set CBUS_ADDR_U__1__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set CBUS_ADDR_U__1__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set CBUS_ADDR_U__1__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set CBUS_ADDR_U__1__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set CBUS_ADDR_U__1__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set CBUS_ADDR_U__1__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set CBUS_ADDR_U__1__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set CBUS_ADDR_U__1__PS, CYREG_PRT0_PS
.set CBUS_ADDR_U__1__SHIFT, 0
.set CBUS_ADDR_U__1__SLW, CYREG_PRT0_SLW
.set CBUS_ADDR_U__2__AG, CYREG_PRT4_AG
.set CBUS_ADDR_U__2__AMUX, CYREG_PRT4_AMUX
.set CBUS_ADDR_U__2__BIE, CYREG_PRT4_BIE
.set CBUS_ADDR_U__2__BIT_MASK, CYREG_PRT4_BIT_MASK
.set CBUS_ADDR_U__2__BYP, CYREG_PRT4_BYP
.set CBUS_ADDR_U__2__CTL, CYREG_PRT4_CTL
.set CBUS_ADDR_U__2__DM0, CYREG_PRT4_DM0
.set CBUS_ADDR_U__2__DM1, CYREG_PRT4_DM1
.set CBUS_ADDR_U__2__DM2, CYREG_PRT4_DM2
.set CBUS_ADDR_U__2__DR, CYREG_PRT4_DR
.set CBUS_ADDR_U__2__INP_DIS, CYREG_PRT4_INP_DIS
.set CBUS_ADDR_U__2__INTTYPE, CYREG_PICU4_INTTYPE1
.set CBUS_ADDR_U__2__LCD_COM_SEG, CYREG_PRT4_LCD_COM_SEG
.set CBUS_ADDR_U__2__LCD_EN, CYREG_PRT4_LCD_EN
.set CBUS_ADDR_U__2__MASK, 0x02
.set CBUS_ADDR_U__2__PC, CYREG_PRT4_PC1
.set CBUS_ADDR_U__2__PORT, 4
.set CBUS_ADDR_U__2__PRT, CYREG_PRT4_PRT
.set CBUS_ADDR_U__2__PRTDSI__CAPS_SEL, CYREG_PRT4_CAPS_SEL
.set CBUS_ADDR_U__2__PRTDSI__DBL_SYNC_IN, CYREG_PRT4_DBL_SYNC_IN
.set CBUS_ADDR_U__2__PRTDSI__OE_SEL0, CYREG_PRT4_OE_SEL0
.set CBUS_ADDR_U__2__PRTDSI__OE_SEL1, CYREG_PRT4_OE_SEL1
.set CBUS_ADDR_U__2__PRTDSI__OUT_SEL0, CYREG_PRT4_OUT_SEL0
.set CBUS_ADDR_U__2__PRTDSI__OUT_SEL1, CYREG_PRT4_OUT_SEL1
.set CBUS_ADDR_U__2__PRTDSI__SYNC_OUT, CYREG_PRT4_SYNC_OUT
.set CBUS_ADDR_U__2__PS, CYREG_PRT4_PS
.set CBUS_ADDR_U__2__SHIFT, 1
.set CBUS_ADDR_U__2__SLW, CYREG_PRT4_SLW
.set CBUS_ADDR_U__3__AG, CYREG_PRT4_AG
.set CBUS_ADDR_U__3__AMUX, CYREG_PRT4_AMUX
.set CBUS_ADDR_U__3__BIE, CYREG_PRT4_BIE
.set CBUS_ADDR_U__3__BIT_MASK, CYREG_PRT4_BIT_MASK
.set CBUS_ADDR_U__3__BYP, CYREG_PRT4_BYP
.set CBUS_ADDR_U__3__CTL, CYREG_PRT4_CTL
.set CBUS_ADDR_U__3__DM0, CYREG_PRT4_DM0
.set CBUS_ADDR_U__3__DM1, CYREG_PRT4_DM1
.set CBUS_ADDR_U__3__DM2, CYREG_PRT4_DM2
.set CBUS_ADDR_U__3__DR, CYREG_PRT4_DR
.set CBUS_ADDR_U__3__INP_DIS, CYREG_PRT4_INP_DIS
.set CBUS_ADDR_U__3__INTTYPE, CYREG_PICU4_INTTYPE0
.set CBUS_ADDR_U__3__LCD_COM_SEG, CYREG_PRT4_LCD_COM_SEG
.set CBUS_ADDR_U__3__LCD_EN, CYREG_PRT4_LCD_EN
.set CBUS_ADDR_U__3__MASK, 0x01
.set CBUS_ADDR_U__3__PC, CYREG_PRT4_PC0
.set CBUS_ADDR_U__3__PORT, 4
.set CBUS_ADDR_U__3__PRT, CYREG_PRT4_PRT
.set CBUS_ADDR_U__3__PRTDSI__CAPS_SEL, CYREG_PRT4_CAPS_SEL
.set CBUS_ADDR_U__3__PRTDSI__DBL_SYNC_IN, CYREG_PRT4_DBL_SYNC_IN
.set CBUS_ADDR_U__3__PRTDSI__OE_SEL0, CYREG_PRT4_OE_SEL0
.set CBUS_ADDR_U__3__PRTDSI__OE_SEL1, CYREG_PRT4_OE_SEL1
.set CBUS_ADDR_U__3__PRTDSI__OUT_SEL0, CYREG_PRT4_OUT_SEL0
.set CBUS_ADDR_U__3__PRTDSI__OUT_SEL1, CYREG_PRT4_OUT_SEL1
.set CBUS_ADDR_U__3__PRTDSI__SYNC_OUT, CYREG_PRT4_SYNC_OUT
.set CBUS_ADDR_U__3__PS, CYREG_PRT4_PS
.set CBUS_ADDR_U__3__SHIFT, 0
.set CBUS_ADDR_U__3__SLW, CYREG_PRT4_SLW
.set CBUS_ADDR_U__4__AG, CYREG_PRT12_AG
.set CBUS_ADDR_U__4__BIE, CYREG_PRT12_BIE
.set CBUS_ADDR_U__4__BIT_MASK, CYREG_PRT12_BIT_MASK
.set CBUS_ADDR_U__4__BYP, CYREG_PRT12_BYP
.set CBUS_ADDR_U__4__DM0, CYREG_PRT12_DM0
.set CBUS_ADDR_U__4__DM1, CYREG_PRT12_DM1
.set CBUS_ADDR_U__4__DM2, CYREG_PRT12_DM2
.set CBUS_ADDR_U__4__DR, CYREG_PRT12_DR
.set CBUS_ADDR_U__4__INP_DIS, CYREG_PRT12_INP_DIS
.set CBUS_ADDR_U__4__INTTYPE, CYREG_PICU12_INTTYPE3
.set CBUS_ADDR_U__4__MASK, 0x08
.set CBUS_ADDR_U__4__PC, CYREG_PRT12_PC3
.set CBUS_ADDR_U__4__PORT, 12
.set CBUS_ADDR_U__4__PRT, CYREG_PRT12_PRT
.set CBUS_ADDR_U__4__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set CBUS_ADDR_U__4__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set CBUS_ADDR_U__4__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set CBUS_ADDR_U__4__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set CBUS_ADDR_U__4__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set CBUS_ADDR_U__4__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set CBUS_ADDR_U__4__PS, CYREG_PRT12_PS
.set CBUS_ADDR_U__4__SHIFT, 3
.set CBUS_ADDR_U__4__SIO_CFG, CYREG_PRT12_SIO_CFG
.set CBUS_ADDR_U__4__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set CBUS_ADDR_U__4__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set CBUS_ADDR_U__4__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set CBUS_ADDR_U__4__SLW, CYREG_PRT12_SLW
.set CBUS_ADDR_U__5__AG, CYREG_PRT12_AG
.set CBUS_ADDR_U__5__BIE, CYREG_PRT12_BIE
.set CBUS_ADDR_U__5__BIT_MASK, CYREG_PRT12_BIT_MASK
.set CBUS_ADDR_U__5__BYP, CYREG_PRT12_BYP
.set CBUS_ADDR_U__5__DM0, CYREG_PRT12_DM0
.set CBUS_ADDR_U__5__DM1, CYREG_PRT12_DM1
.set CBUS_ADDR_U__5__DM2, CYREG_PRT12_DM2
.set CBUS_ADDR_U__5__DR, CYREG_PRT12_DR
.set CBUS_ADDR_U__5__INP_DIS, CYREG_PRT12_INP_DIS
.set CBUS_ADDR_U__5__INTTYPE, CYREG_PICU12_INTTYPE2
.set CBUS_ADDR_U__5__MASK, 0x04
.set CBUS_ADDR_U__5__PC, CYREG_PRT12_PC2
.set CBUS_ADDR_U__5__PORT, 12
.set CBUS_ADDR_U__5__PRT, CYREG_PRT12_PRT
.set CBUS_ADDR_U__5__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set CBUS_ADDR_U__5__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set CBUS_ADDR_U__5__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set CBUS_ADDR_U__5__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set CBUS_ADDR_U__5__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set CBUS_ADDR_U__5__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set CBUS_ADDR_U__5__PS, CYREG_PRT12_PS
.set CBUS_ADDR_U__5__SHIFT, 2
.set CBUS_ADDR_U__5__SIO_CFG, CYREG_PRT12_SIO_CFG
.set CBUS_ADDR_U__5__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set CBUS_ADDR_U__5__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set CBUS_ADDR_U__5__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set CBUS_ADDR_U__5__SLW, CYREG_PRT12_SLW
.set CBUS_ADDR_U__6__AG, CYREG_PRT15_AG
.set CBUS_ADDR_U__6__AMUX, CYREG_PRT15_AMUX
.set CBUS_ADDR_U__6__BIE, CYREG_PRT15_BIE
.set CBUS_ADDR_U__6__BIT_MASK, CYREG_PRT15_BIT_MASK
.set CBUS_ADDR_U__6__BYP, CYREG_PRT15_BYP
.set CBUS_ADDR_U__6__CTL, CYREG_PRT15_CTL
.set CBUS_ADDR_U__6__DM0, CYREG_PRT15_DM0
.set CBUS_ADDR_U__6__DM1, CYREG_PRT15_DM1
.set CBUS_ADDR_U__6__DM2, CYREG_PRT15_DM2
.set CBUS_ADDR_U__6__DR, CYREG_PRT15_DR
.set CBUS_ADDR_U__6__INP_DIS, CYREG_PRT15_INP_DIS
.set CBUS_ADDR_U__6__INTTYPE, CYREG_PICU15_INTTYPE3
.set CBUS_ADDR_U__6__LCD_COM_SEG, CYREG_PRT15_LCD_COM_SEG
.set CBUS_ADDR_U__6__LCD_EN, CYREG_PRT15_LCD_EN
.set CBUS_ADDR_U__6__MASK, 0x08
.set CBUS_ADDR_U__6__PC, CYREG_IO_PC_PRT15_PC3
.set CBUS_ADDR_U__6__PORT, 15
.set CBUS_ADDR_U__6__PRT, CYREG_PRT15_PRT
.set CBUS_ADDR_U__6__PRTDSI__CAPS_SEL, CYREG_PRT15_CAPS_SEL
.set CBUS_ADDR_U__6__PRTDSI__DBL_SYNC_IN, CYREG_PRT15_DBL_SYNC_IN
.set CBUS_ADDR_U__6__PRTDSI__OE_SEL0, CYREG_PRT15_OE_SEL0
.set CBUS_ADDR_U__6__PRTDSI__OE_SEL1, CYREG_PRT15_OE_SEL1
.set CBUS_ADDR_U__6__PRTDSI__OUT_SEL0, CYREG_PRT15_OUT_SEL0
.set CBUS_ADDR_U__6__PRTDSI__OUT_SEL1, CYREG_PRT15_OUT_SEL1
.set CBUS_ADDR_U__6__PRTDSI__SYNC_OUT, CYREG_PRT15_SYNC_OUT
.set CBUS_ADDR_U__6__PS, CYREG_PRT15_PS
.set CBUS_ADDR_U__6__SHIFT, 3
.set CBUS_ADDR_U__6__SLW, CYREG_PRT15_SLW
.set CBUS_ADDR_U__7__AG, CYREG_PRT15_AG
.set CBUS_ADDR_U__7__AMUX, CYREG_PRT15_AMUX
.set CBUS_ADDR_U__7__BIE, CYREG_PRT15_BIE
.set CBUS_ADDR_U__7__BIT_MASK, CYREG_PRT15_BIT_MASK
.set CBUS_ADDR_U__7__BYP, CYREG_PRT15_BYP
.set CBUS_ADDR_U__7__CTL, CYREG_PRT15_CTL
.set CBUS_ADDR_U__7__DM0, CYREG_PRT15_DM0
.set CBUS_ADDR_U__7__DM1, CYREG_PRT15_DM1
.set CBUS_ADDR_U__7__DM2, CYREG_PRT15_DM2
.set CBUS_ADDR_U__7__DR, CYREG_PRT15_DR
.set CBUS_ADDR_U__7__INP_DIS, CYREG_PRT15_INP_DIS
.set CBUS_ADDR_U__7__INTTYPE, CYREG_PICU15_INTTYPE2
.set CBUS_ADDR_U__7__LCD_COM_SEG, CYREG_PRT15_LCD_COM_SEG
.set CBUS_ADDR_U__7__LCD_EN, CYREG_PRT15_LCD_EN
.set CBUS_ADDR_U__7__MASK, 0x04
.set CBUS_ADDR_U__7__PC, CYREG_IO_PC_PRT15_PC2
.set CBUS_ADDR_U__7__PORT, 15
.set CBUS_ADDR_U__7__PRT, CYREG_PRT15_PRT
.set CBUS_ADDR_U__7__PRTDSI__CAPS_SEL, CYREG_PRT15_CAPS_SEL
.set CBUS_ADDR_U__7__PRTDSI__DBL_SYNC_IN, CYREG_PRT15_DBL_SYNC_IN
.set CBUS_ADDR_U__7__PRTDSI__OE_SEL0, CYREG_PRT15_OE_SEL0
.set CBUS_ADDR_U__7__PRTDSI__OE_SEL1, CYREG_PRT15_OE_SEL1
.set CBUS_ADDR_U__7__PRTDSI__OUT_SEL0, CYREG_PRT15_OUT_SEL0
.set CBUS_ADDR_U__7__PRTDSI__OUT_SEL1, CYREG_PRT15_OUT_SEL1
.set CBUS_ADDR_U__7__PRTDSI__SYNC_OUT, CYREG_PRT15_SYNC_OUT
.set CBUS_ADDR_U__7__PS, CYREG_PRT15_PS
.set CBUS_ADDR_U__7__SHIFT, 2
.set CBUS_ADDR_U__7__SLW, CYREG_PRT15_SLW

/* CBUS_DATA_H */
.set CBUS_DATA_H__0__AG, CYREG_PRT6_AG
.set CBUS_DATA_H__0__AMUX, CYREG_PRT6_AMUX
.set CBUS_DATA_H__0__BIE, CYREG_PRT6_BIE
.set CBUS_DATA_H__0__BIT_MASK, CYREG_PRT6_BIT_MASK
.set CBUS_DATA_H__0__BYP, CYREG_PRT6_BYP
.set CBUS_DATA_H__0__CTL, CYREG_PRT6_CTL
.set CBUS_DATA_H__0__DM0, CYREG_PRT6_DM0
.set CBUS_DATA_H__0__DM1, CYREG_PRT6_DM1
.set CBUS_DATA_H__0__DM2, CYREG_PRT6_DM2
.set CBUS_DATA_H__0__DR, CYREG_PRT6_DR
.set CBUS_DATA_H__0__INP_DIS, CYREG_PRT6_INP_DIS
.set CBUS_DATA_H__0__INTTYPE, CYREG_PICU6_INTTYPE3
.set CBUS_DATA_H__0__LCD_COM_SEG, CYREG_PRT6_LCD_COM_SEG
.set CBUS_DATA_H__0__LCD_EN, CYREG_PRT6_LCD_EN
.set CBUS_DATA_H__0__MASK, 0x08
.set CBUS_DATA_H__0__PC, CYREG_PRT6_PC3
.set CBUS_DATA_H__0__PORT, 6
.set CBUS_DATA_H__0__PRT, CYREG_PRT6_PRT
.set CBUS_DATA_H__0__PRTDSI__CAPS_SEL, CYREG_PRT6_CAPS_SEL
.set CBUS_DATA_H__0__PRTDSI__DBL_SYNC_IN, CYREG_PRT6_DBL_SYNC_IN
.set CBUS_DATA_H__0__PRTDSI__OE_SEL0, CYREG_PRT6_OE_SEL0
.set CBUS_DATA_H__0__PRTDSI__OE_SEL1, CYREG_PRT6_OE_SEL1
.set CBUS_DATA_H__0__PRTDSI__OUT_SEL0, CYREG_PRT6_OUT_SEL0
.set CBUS_DATA_H__0__PRTDSI__OUT_SEL1, CYREG_PRT6_OUT_SEL1
.set CBUS_DATA_H__0__PRTDSI__SYNC_OUT, CYREG_PRT6_SYNC_OUT
.set CBUS_DATA_H__0__PS, CYREG_PRT6_PS
.set CBUS_DATA_H__0__SHIFT, 3
.set CBUS_DATA_H__0__SLW, CYREG_PRT6_SLW
.set CBUS_DATA_H__1__AG, CYREG_PRT6_AG
.set CBUS_DATA_H__1__AMUX, CYREG_PRT6_AMUX
.set CBUS_DATA_H__1__BIE, CYREG_PRT6_BIE
.set CBUS_DATA_H__1__BIT_MASK, CYREG_PRT6_BIT_MASK
.set CBUS_DATA_H__1__BYP, CYREG_PRT6_BYP
.set CBUS_DATA_H__1__CTL, CYREG_PRT6_CTL
.set CBUS_DATA_H__1__DM0, CYREG_PRT6_DM0
.set CBUS_DATA_H__1__DM1, CYREG_PRT6_DM1
.set CBUS_DATA_H__1__DM2, CYREG_PRT6_DM2
.set CBUS_DATA_H__1__DR, CYREG_PRT6_DR
.set CBUS_DATA_H__1__INP_DIS, CYREG_PRT6_INP_DIS
.set CBUS_DATA_H__1__INTTYPE, CYREG_PICU6_INTTYPE1
.set CBUS_DATA_H__1__LCD_COM_SEG, CYREG_PRT6_LCD_COM_SEG
.set CBUS_DATA_H__1__LCD_EN, CYREG_PRT6_LCD_EN
.set CBUS_DATA_H__1__MASK, 0x02
.set CBUS_DATA_H__1__PC, CYREG_PRT6_PC1
.set CBUS_DATA_H__1__PORT, 6
.set CBUS_DATA_H__1__PRT, CYREG_PRT6_PRT
.set CBUS_DATA_H__1__PRTDSI__CAPS_SEL, CYREG_PRT6_CAPS_SEL
.set CBUS_DATA_H__1__PRTDSI__DBL_SYNC_IN, CYREG_PRT6_DBL_SYNC_IN
.set CBUS_DATA_H__1__PRTDSI__OE_SEL0, CYREG_PRT6_OE_SEL0
.set CBUS_DATA_H__1__PRTDSI__OE_SEL1, CYREG_PRT6_OE_SEL1
.set CBUS_DATA_H__1__PRTDSI__OUT_SEL0, CYREG_PRT6_OUT_SEL0
.set CBUS_DATA_H__1__PRTDSI__OUT_SEL1, CYREG_PRT6_OUT_SEL1
.set CBUS_DATA_H__1__PRTDSI__SYNC_OUT, CYREG_PRT6_SYNC_OUT
.set CBUS_DATA_H__1__PS, CYREG_PRT6_PS
.set CBUS_DATA_H__1__SHIFT, 1
.set CBUS_DATA_H__1__SLW, CYREG_PRT6_SLW
.set CBUS_DATA_H__2__AG, CYREG_PRT4_AG
.set CBUS_DATA_H__2__AMUX, CYREG_PRT4_AMUX
.set CBUS_DATA_H__2__BIE, CYREG_PRT4_BIE
.set CBUS_DATA_H__2__BIT_MASK, CYREG_PRT4_BIT_MASK
.set CBUS_DATA_H__2__BYP, CYREG_PRT4_BYP
.set CBUS_DATA_H__2__CTL, CYREG_PRT4_CTL
.set CBUS_DATA_H__2__DM0, CYREG_PRT4_DM0
.set CBUS_DATA_H__2__DM1, CYREG_PRT4_DM1
.set CBUS_DATA_H__2__DM2, CYREG_PRT4_DM2
.set CBUS_DATA_H__2__DR, CYREG_PRT4_DR
.set CBUS_DATA_H__2__INP_DIS, CYREG_PRT4_INP_DIS
.set CBUS_DATA_H__2__INTTYPE, CYREG_PICU4_INTTYPE7
.set CBUS_DATA_H__2__LCD_COM_SEG, CYREG_PRT4_LCD_COM_SEG
.set CBUS_DATA_H__2__LCD_EN, CYREG_PRT4_LCD_EN
.set CBUS_DATA_H__2__MASK, 0x80
.set CBUS_DATA_H__2__PC, CYREG_PRT4_PC7
.set CBUS_DATA_H__2__PORT, 4
.set CBUS_DATA_H__2__PRT, CYREG_PRT4_PRT
.set CBUS_DATA_H__2__PRTDSI__CAPS_SEL, CYREG_PRT4_CAPS_SEL
.set CBUS_DATA_H__2__PRTDSI__DBL_SYNC_IN, CYREG_PRT4_DBL_SYNC_IN
.set CBUS_DATA_H__2__PRTDSI__OE_SEL0, CYREG_PRT4_OE_SEL0
.set CBUS_DATA_H__2__PRTDSI__OE_SEL1, CYREG_PRT4_OE_SEL1
.set CBUS_DATA_H__2__PRTDSI__OUT_SEL0, CYREG_PRT4_OUT_SEL0
.set CBUS_DATA_H__2__PRTDSI__OUT_SEL1, CYREG_PRT4_OUT_SEL1
.set CBUS_DATA_H__2__PRTDSI__SYNC_OUT, CYREG_PRT4_SYNC_OUT
.set CBUS_DATA_H__2__PS, CYREG_PRT4_PS
.set CBUS_DATA_H__2__SHIFT, 7
.set CBUS_DATA_H__2__SLW, CYREG_PRT4_SLW
.set CBUS_DATA_H__3__AG, CYREG_PRT4_AG
.set CBUS_DATA_H__3__AMUX, CYREG_PRT4_AMUX
.set CBUS_DATA_H__3__BIE, CYREG_PRT4_BIE
.set CBUS_DATA_H__3__BIT_MASK, CYREG_PRT4_BIT_MASK
.set CBUS_DATA_H__3__BYP, CYREG_PRT4_BYP
.set CBUS_DATA_H__3__CTL, CYREG_PRT4_CTL
.set CBUS_DATA_H__3__DM0, CYREG_PRT4_DM0
.set CBUS_DATA_H__3__DM1, CYREG_PRT4_DM1
.set CBUS_DATA_H__3__DM2, CYREG_PRT4_DM2
.set CBUS_DATA_H__3__DR, CYREG_PRT4_DR
.set CBUS_DATA_H__3__INP_DIS, CYREG_PRT4_INP_DIS
.set CBUS_DATA_H__3__INTTYPE, CYREG_PICU4_INTTYPE5
.set CBUS_DATA_H__3__LCD_COM_SEG, CYREG_PRT4_LCD_COM_SEG
.set CBUS_DATA_H__3__LCD_EN, CYREG_PRT4_LCD_EN
.set CBUS_DATA_H__3__MASK, 0x20
.set CBUS_DATA_H__3__PC, CYREG_PRT4_PC5
.set CBUS_DATA_H__3__PORT, 4
.set CBUS_DATA_H__3__PRT, CYREG_PRT4_PRT
.set CBUS_DATA_H__3__PRTDSI__CAPS_SEL, CYREG_PRT4_CAPS_SEL
.set CBUS_DATA_H__3__PRTDSI__DBL_SYNC_IN, CYREG_PRT4_DBL_SYNC_IN
.set CBUS_DATA_H__3__PRTDSI__OE_SEL0, CYREG_PRT4_OE_SEL0
.set CBUS_DATA_H__3__PRTDSI__OE_SEL1, CYREG_PRT4_OE_SEL1
.set CBUS_DATA_H__3__PRTDSI__OUT_SEL0, CYREG_PRT4_OUT_SEL0
.set CBUS_DATA_H__3__PRTDSI__OUT_SEL1, CYREG_PRT4_OUT_SEL1
.set CBUS_DATA_H__3__PRTDSI__SYNC_OUT, CYREG_PRT4_SYNC_OUT
.set CBUS_DATA_H__3__PS, CYREG_PRT4_PS
.set CBUS_DATA_H__3__SHIFT, 5
.set CBUS_DATA_H__3__SLW, CYREG_PRT4_SLW
.set CBUS_DATA_H__4__AG, CYREG_PRT4_AG
.set CBUS_DATA_H__4__AMUX, CYREG_PRT4_AMUX
.set CBUS_DATA_H__4__BIE, CYREG_PRT4_BIE
.set CBUS_DATA_H__4__BIT_MASK, CYREG_PRT4_BIT_MASK
.set CBUS_DATA_H__4__BYP, CYREG_PRT4_BYP
.set CBUS_DATA_H__4__CTL, CYREG_PRT4_CTL
.set CBUS_DATA_H__4__DM0, CYREG_PRT4_DM0
.set CBUS_DATA_H__4__DM1, CYREG_PRT4_DM1
.set CBUS_DATA_H__4__DM2, CYREG_PRT4_DM2
.set CBUS_DATA_H__4__DR, CYREG_PRT4_DR
.set CBUS_DATA_H__4__INP_DIS, CYREG_PRT4_INP_DIS
.set CBUS_DATA_H__4__INTTYPE, CYREG_PICU4_INTTYPE3
.set CBUS_DATA_H__4__LCD_COM_SEG, CYREG_PRT4_LCD_COM_SEG
.set CBUS_DATA_H__4__LCD_EN, CYREG_PRT4_LCD_EN
.set CBUS_DATA_H__4__MASK, 0x08
.set CBUS_DATA_H__4__PC, CYREG_PRT4_PC3
.set CBUS_DATA_H__4__PORT, 4
.set CBUS_DATA_H__4__PRT, CYREG_PRT4_PRT
.set CBUS_DATA_H__4__PRTDSI__CAPS_SEL, CYREG_PRT4_CAPS_SEL
.set CBUS_DATA_H__4__PRTDSI__DBL_SYNC_IN, CYREG_PRT4_DBL_SYNC_IN
.set CBUS_DATA_H__4__PRTDSI__OE_SEL0, CYREG_PRT4_OE_SEL0
.set CBUS_DATA_H__4__PRTDSI__OE_SEL1, CYREG_PRT4_OE_SEL1
.set CBUS_DATA_H__4__PRTDSI__OUT_SEL0, CYREG_PRT4_OUT_SEL0
.set CBUS_DATA_H__4__PRTDSI__OUT_SEL1, CYREG_PRT4_OUT_SEL1
.set CBUS_DATA_H__4__PRTDSI__SYNC_OUT, CYREG_PRT4_SYNC_OUT
.set CBUS_DATA_H__4__PS, CYREG_PRT4_PS
.set CBUS_DATA_H__4__SHIFT, 3
.set CBUS_DATA_H__4__SLW, CYREG_PRT4_SLW
.set CBUS_DATA_H__5__AG, CYREG_PRT0_AG
.set CBUS_DATA_H__5__AMUX, CYREG_PRT0_AMUX
.set CBUS_DATA_H__5__BIE, CYREG_PRT0_BIE
.set CBUS_DATA_H__5__BIT_MASK, CYREG_PRT0_BIT_MASK
.set CBUS_DATA_H__5__BYP, CYREG_PRT0_BYP
.set CBUS_DATA_H__5__CTL, CYREG_PRT0_CTL
.set CBUS_DATA_H__5__DM0, CYREG_PRT0_DM0
.set CBUS_DATA_H__5__DM1, CYREG_PRT0_DM1
.set CBUS_DATA_H__5__DM2, CYREG_PRT0_DM2
.set CBUS_DATA_H__5__DR, CYREG_PRT0_DR
.set CBUS_DATA_H__5__INP_DIS, CYREG_PRT0_INP_DIS
.set CBUS_DATA_H__5__INTTYPE, CYREG_PICU0_INTTYPE7
.set CBUS_DATA_H__5__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set CBUS_DATA_H__5__LCD_EN, CYREG_PRT0_LCD_EN
.set CBUS_DATA_H__5__MASK, 0x80
.set CBUS_DATA_H__5__PC, CYREG_PRT0_PC7
.set CBUS_DATA_H__5__PORT, 0
.set CBUS_DATA_H__5__PRT, CYREG_PRT0_PRT
.set CBUS_DATA_H__5__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set CBUS_DATA_H__5__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set CBUS_DATA_H__5__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set CBUS_DATA_H__5__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set CBUS_DATA_H__5__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set CBUS_DATA_H__5__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set CBUS_DATA_H__5__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set CBUS_DATA_H__5__PS, CYREG_PRT0_PS
.set CBUS_DATA_H__5__SHIFT, 7
.set CBUS_DATA_H__5__SLW, CYREG_PRT0_SLW
.set CBUS_DATA_H__6__AG, CYREG_PRT0_AG
.set CBUS_DATA_H__6__AMUX, CYREG_PRT0_AMUX
.set CBUS_DATA_H__6__BIE, CYREG_PRT0_BIE
.set CBUS_DATA_H__6__BIT_MASK, CYREG_PRT0_BIT_MASK
.set CBUS_DATA_H__6__BYP, CYREG_PRT0_BYP
.set CBUS_DATA_H__6__CTL, CYREG_PRT0_CTL
.set CBUS_DATA_H__6__DM0, CYREG_PRT0_DM0
.set CBUS_DATA_H__6__DM1, CYREG_PRT0_DM1
.set CBUS_DATA_H__6__DM2, CYREG_PRT0_DM2
.set CBUS_DATA_H__6__DR, CYREG_PRT0_DR
.set CBUS_DATA_H__6__INP_DIS, CYREG_PRT0_INP_DIS
.set CBUS_DATA_H__6__INTTYPE, CYREG_PICU0_INTTYPE5
.set CBUS_DATA_H__6__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set CBUS_DATA_H__6__LCD_EN, CYREG_PRT0_LCD_EN
.set CBUS_DATA_H__6__MASK, 0x20
.set CBUS_DATA_H__6__PC, CYREG_PRT0_PC5
.set CBUS_DATA_H__6__PORT, 0
.set CBUS_DATA_H__6__PRT, CYREG_PRT0_PRT
.set CBUS_DATA_H__6__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set CBUS_DATA_H__6__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set CBUS_DATA_H__6__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set CBUS_DATA_H__6__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set CBUS_DATA_H__6__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set CBUS_DATA_H__6__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set CBUS_DATA_H__6__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set CBUS_DATA_H__6__PS, CYREG_PRT0_PS
.set CBUS_DATA_H__6__SHIFT, 5
.set CBUS_DATA_H__6__SLW, CYREG_PRT0_SLW
.set CBUS_DATA_H__7__AG, CYREG_PRT0_AG
.set CBUS_DATA_H__7__AMUX, CYREG_PRT0_AMUX
.set CBUS_DATA_H__7__BIE, CYREG_PRT0_BIE
.set CBUS_DATA_H__7__BIT_MASK, CYREG_PRT0_BIT_MASK
.set CBUS_DATA_H__7__BYP, CYREG_PRT0_BYP
.set CBUS_DATA_H__7__CTL, CYREG_PRT0_CTL
.set CBUS_DATA_H__7__DM0, CYREG_PRT0_DM0
.set CBUS_DATA_H__7__DM1, CYREG_PRT0_DM1
.set CBUS_DATA_H__7__DM2, CYREG_PRT0_DM2
.set CBUS_DATA_H__7__DR, CYREG_PRT0_DR
.set CBUS_DATA_H__7__INP_DIS, CYREG_PRT0_INP_DIS
.set CBUS_DATA_H__7__INTTYPE, CYREG_PICU0_INTTYPE3
.set CBUS_DATA_H__7__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set CBUS_DATA_H__7__LCD_EN, CYREG_PRT0_LCD_EN
.set CBUS_DATA_H__7__MASK, 0x08
.set CBUS_DATA_H__7__PC, CYREG_PRT0_PC3
.set CBUS_DATA_H__7__PORT, 0
.set CBUS_DATA_H__7__PRT, CYREG_PRT0_PRT
.set CBUS_DATA_H__7__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set CBUS_DATA_H__7__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set CBUS_DATA_H__7__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set CBUS_DATA_H__7__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set CBUS_DATA_H__7__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set CBUS_DATA_H__7__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set CBUS_DATA_H__7__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set CBUS_DATA_H__7__PS, CYREG_PRT0_PS
.set CBUS_DATA_H__7__SHIFT, 3
.set CBUS_DATA_H__7__SLW, CYREG_PRT0_SLW

/* CBUS_DATA_L */
.set CBUS_DATA_L__0__AG, CYREG_PRT6_AG
.set CBUS_DATA_L__0__AMUX, CYREG_PRT6_AMUX
.set CBUS_DATA_L__0__BIE, CYREG_PRT6_BIE
.set CBUS_DATA_L__0__BIT_MASK, CYREG_PRT6_BIT_MASK
.set CBUS_DATA_L__0__BYP, CYREG_PRT6_BYP
.set CBUS_DATA_L__0__CTL, CYREG_PRT6_CTL
.set CBUS_DATA_L__0__DM0, CYREG_PRT6_DM0
.set CBUS_DATA_L__0__DM1, CYREG_PRT6_DM1
.set CBUS_DATA_L__0__DM2, CYREG_PRT6_DM2
.set CBUS_DATA_L__0__DR, CYREG_PRT6_DR
.set CBUS_DATA_L__0__INP_DIS, CYREG_PRT6_INP_DIS
.set CBUS_DATA_L__0__INTTYPE, CYREG_PICU6_INTTYPE7
.set CBUS_DATA_L__0__LCD_COM_SEG, CYREG_PRT6_LCD_COM_SEG
.set CBUS_DATA_L__0__LCD_EN, CYREG_PRT6_LCD_EN
.set CBUS_DATA_L__0__MASK, 0x80
.set CBUS_DATA_L__0__PC, CYREG_PRT6_PC7
.set CBUS_DATA_L__0__PORT, 6
.set CBUS_DATA_L__0__PRT, CYREG_PRT6_PRT
.set CBUS_DATA_L__0__PRTDSI__CAPS_SEL, CYREG_PRT6_CAPS_SEL
.set CBUS_DATA_L__0__PRTDSI__DBL_SYNC_IN, CYREG_PRT6_DBL_SYNC_IN
.set CBUS_DATA_L__0__PRTDSI__OE_SEL0, CYREG_PRT6_OE_SEL0
.set CBUS_DATA_L__0__PRTDSI__OE_SEL1, CYREG_PRT6_OE_SEL1
.set CBUS_DATA_L__0__PRTDSI__OUT_SEL0, CYREG_PRT6_OUT_SEL0
.set CBUS_DATA_L__0__PRTDSI__OUT_SEL1, CYREG_PRT6_OUT_SEL1
.set CBUS_DATA_L__0__PRTDSI__SYNC_OUT, CYREG_PRT6_SYNC_OUT
.set CBUS_DATA_L__0__PS, CYREG_PRT6_PS
.set CBUS_DATA_L__0__SHIFT, 7
.set CBUS_DATA_L__0__SLW, CYREG_PRT6_SLW
.set CBUS_DATA_L__1__AG, CYREG_PRT6_AG
.set CBUS_DATA_L__1__AMUX, CYREG_PRT6_AMUX
.set CBUS_DATA_L__1__BIE, CYREG_PRT6_BIE
.set CBUS_DATA_L__1__BIT_MASK, CYREG_PRT6_BIT_MASK
.set CBUS_DATA_L__1__BYP, CYREG_PRT6_BYP
.set CBUS_DATA_L__1__CTL, CYREG_PRT6_CTL
.set CBUS_DATA_L__1__DM0, CYREG_PRT6_DM0
.set CBUS_DATA_L__1__DM1, CYREG_PRT6_DM1
.set CBUS_DATA_L__1__DM2, CYREG_PRT6_DM2
.set CBUS_DATA_L__1__DR, CYREG_PRT6_DR
.set CBUS_DATA_L__1__INP_DIS, CYREG_PRT6_INP_DIS
.set CBUS_DATA_L__1__INTTYPE, CYREG_PICU6_INTTYPE5
.set CBUS_DATA_L__1__LCD_COM_SEG, CYREG_PRT6_LCD_COM_SEG
.set CBUS_DATA_L__1__LCD_EN, CYREG_PRT6_LCD_EN
.set CBUS_DATA_L__1__MASK, 0x20
.set CBUS_DATA_L__1__PC, CYREG_PRT6_PC5
.set CBUS_DATA_L__1__PORT, 6
.set CBUS_DATA_L__1__PRT, CYREG_PRT6_PRT
.set CBUS_DATA_L__1__PRTDSI__CAPS_SEL, CYREG_PRT6_CAPS_SEL
.set CBUS_DATA_L__1__PRTDSI__DBL_SYNC_IN, CYREG_PRT6_DBL_SYNC_IN
.set CBUS_DATA_L__1__PRTDSI__OE_SEL0, CYREG_PRT6_OE_SEL0
.set CBUS_DATA_L__1__PRTDSI__OE_SEL1, CYREG_PRT6_OE_SEL1
.set CBUS_DATA_L__1__PRTDSI__OUT_SEL0, CYREG_PRT6_OUT_SEL0
.set CBUS_DATA_L__1__PRTDSI__OUT_SEL1, CYREG_PRT6_OUT_SEL1
.set CBUS_DATA_L__1__PRTDSI__SYNC_OUT, CYREG_PRT6_SYNC_OUT
.set CBUS_DATA_L__1__PS, CYREG_PRT6_PS
.set CBUS_DATA_L__1__SHIFT, 5
.set CBUS_DATA_L__1__SLW, CYREG_PRT6_SLW
.set CBUS_DATA_L__2__AG, CYREG_PRT12_AG
.set CBUS_DATA_L__2__BIE, CYREG_PRT12_BIE
.set CBUS_DATA_L__2__BIT_MASK, CYREG_PRT12_BIT_MASK
.set CBUS_DATA_L__2__BYP, CYREG_PRT12_BYP
.set CBUS_DATA_L__2__DM0, CYREG_PRT12_DM0
.set CBUS_DATA_L__2__DM1, CYREG_PRT12_DM1
.set CBUS_DATA_L__2__DM2, CYREG_PRT12_DM2
.set CBUS_DATA_L__2__DR, CYREG_PRT12_DR
.set CBUS_DATA_L__2__INP_DIS, CYREG_PRT12_INP_DIS
.set CBUS_DATA_L__2__INTTYPE, CYREG_PICU12_INTTYPE5
.set CBUS_DATA_L__2__MASK, 0x20
.set CBUS_DATA_L__2__PC, CYREG_PRT12_PC5
.set CBUS_DATA_L__2__PORT, 12
.set CBUS_DATA_L__2__PRT, CYREG_PRT12_PRT
.set CBUS_DATA_L__2__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set CBUS_DATA_L__2__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set CBUS_DATA_L__2__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set CBUS_DATA_L__2__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set CBUS_DATA_L__2__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set CBUS_DATA_L__2__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set CBUS_DATA_L__2__PS, CYREG_PRT12_PS
.set CBUS_DATA_L__2__SHIFT, 5
.set CBUS_DATA_L__2__SIO_CFG, CYREG_PRT12_SIO_CFG
.set CBUS_DATA_L__2__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set CBUS_DATA_L__2__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set CBUS_DATA_L__2__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set CBUS_DATA_L__2__SLW, CYREG_PRT12_SLW
.set CBUS_DATA_L__3__AG, CYREG_PRT2_AG
.set CBUS_DATA_L__3__AMUX, CYREG_PRT2_AMUX
.set CBUS_DATA_L__3__BIE, CYREG_PRT2_BIE
.set CBUS_DATA_L__3__BIT_MASK, CYREG_PRT2_BIT_MASK
.set CBUS_DATA_L__3__BYP, CYREG_PRT2_BYP
.set CBUS_DATA_L__3__CTL, CYREG_PRT2_CTL
.set CBUS_DATA_L__3__DM0, CYREG_PRT2_DM0
.set CBUS_DATA_L__3__DM1, CYREG_PRT2_DM1
.set CBUS_DATA_L__3__DM2, CYREG_PRT2_DM2
.set CBUS_DATA_L__3__DR, CYREG_PRT2_DR
.set CBUS_DATA_L__3__INP_DIS, CYREG_PRT2_INP_DIS
.set CBUS_DATA_L__3__INTTYPE, CYREG_PICU2_INTTYPE7
.set CBUS_DATA_L__3__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set CBUS_DATA_L__3__LCD_EN, CYREG_PRT2_LCD_EN
.set CBUS_DATA_L__3__MASK, 0x80
.set CBUS_DATA_L__3__PC, CYREG_PRT2_PC7
.set CBUS_DATA_L__3__PORT, 2
.set CBUS_DATA_L__3__PRT, CYREG_PRT2_PRT
.set CBUS_DATA_L__3__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set CBUS_DATA_L__3__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set CBUS_DATA_L__3__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set CBUS_DATA_L__3__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set CBUS_DATA_L__3__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set CBUS_DATA_L__3__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set CBUS_DATA_L__3__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set CBUS_DATA_L__3__PS, CYREG_PRT2_PS
.set CBUS_DATA_L__3__SHIFT, 7
.set CBUS_DATA_L__3__SLW, CYREG_PRT2_SLW
.set CBUS_DATA_L__4__AG, CYREG_PRT2_AG
.set CBUS_DATA_L__4__AMUX, CYREG_PRT2_AMUX
.set CBUS_DATA_L__4__BIE, CYREG_PRT2_BIE
.set CBUS_DATA_L__4__BIT_MASK, CYREG_PRT2_BIT_MASK
.set CBUS_DATA_L__4__BYP, CYREG_PRT2_BYP
.set CBUS_DATA_L__4__CTL, CYREG_PRT2_CTL
.set CBUS_DATA_L__4__DM0, CYREG_PRT2_DM0
.set CBUS_DATA_L__4__DM1, CYREG_PRT2_DM1
.set CBUS_DATA_L__4__DM2, CYREG_PRT2_DM2
.set CBUS_DATA_L__4__DR, CYREG_PRT2_DR
.set CBUS_DATA_L__4__INP_DIS, CYREG_PRT2_INP_DIS
.set CBUS_DATA_L__4__INTTYPE, CYREG_PICU2_INTTYPE5
.set CBUS_DATA_L__4__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set CBUS_DATA_L__4__LCD_EN, CYREG_PRT2_LCD_EN
.set CBUS_DATA_L__4__MASK, 0x20
.set CBUS_DATA_L__4__PC, CYREG_PRT2_PC5
.set CBUS_DATA_L__4__PORT, 2
.set CBUS_DATA_L__4__PRT, CYREG_PRT2_PRT
.set CBUS_DATA_L__4__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set CBUS_DATA_L__4__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set CBUS_DATA_L__4__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set CBUS_DATA_L__4__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set CBUS_DATA_L__4__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set CBUS_DATA_L__4__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set CBUS_DATA_L__4__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set CBUS_DATA_L__4__PS, CYREG_PRT2_PS
.set CBUS_DATA_L__4__SHIFT, 5
.set CBUS_DATA_L__4__SLW, CYREG_PRT2_SLW
.set CBUS_DATA_L__5__AG, CYREG_PRT2_AG
.set CBUS_DATA_L__5__AMUX, CYREG_PRT2_AMUX
.set CBUS_DATA_L__5__BIE, CYREG_PRT2_BIE
.set CBUS_DATA_L__5__BIT_MASK, CYREG_PRT2_BIT_MASK
.set CBUS_DATA_L__5__BYP, CYREG_PRT2_BYP
.set CBUS_DATA_L__5__CTL, CYREG_PRT2_CTL
.set CBUS_DATA_L__5__DM0, CYREG_PRT2_DM0
.set CBUS_DATA_L__5__DM1, CYREG_PRT2_DM1
.set CBUS_DATA_L__5__DM2, CYREG_PRT2_DM2
.set CBUS_DATA_L__5__DR, CYREG_PRT2_DR
.set CBUS_DATA_L__5__INP_DIS, CYREG_PRT2_INP_DIS
.set CBUS_DATA_L__5__INTTYPE, CYREG_PICU2_INTTYPE3
.set CBUS_DATA_L__5__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set CBUS_DATA_L__5__LCD_EN, CYREG_PRT2_LCD_EN
.set CBUS_DATA_L__5__MASK, 0x08
.set CBUS_DATA_L__5__PC, CYREG_PRT2_PC3
.set CBUS_DATA_L__5__PORT, 2
.set CBUS_DATA_L__5__PRT, CYREG_PRT2_PRT
.set CBUS_DATA_L__5__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set CBUS_DATA_L__5__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set CBUS_DATA_L__5__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set CBUS_DATA_L__5__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set CBUS_DATA_L__5__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set CBUS_DATA_L__5__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set CBUS_DATA_L__5__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set CBUS_DATA_L__5__PS, CYREG_PRT2_PS
.set CBUS_DATA_L__5__SHIFT, 3
.set CBUS_DATA_L__5__SLW, CYREG_PRT2_SLW
.set CBUS_DATA_L__6__AG, CYREG_PRT2_AG
.set CBUS_DATA_L__6__AMUX, CYREG_PRT2_AMUX
.set CBUS_DATA_L__6__BIE, CYREG_PRT2_BIE
.set CBUS_DATA_L__6__BIT_MASK, CYREG_PRT2_BIT_MASK
.set CBUS_DATA_L__6__BYP, CYREG_PRT2_BYP
.set CBUS_DATA_L__6__CTL, CYREG_PRT2_CTL
.set CBUS_DATA_L__6__DM0, CYREG_PRT2_DM0
.set CBUS_DATA_L__6__DM1, CYREG_PRT2_DM1
.set CBUS_DATA_L__6__DM2, CYREG_PRT2_DM2
.set CBUS_DATA_L__6__DR, CYREG_PRT2_DR
.set CBUS_DATA_L__6__INP_DIS, CYREG_PRT2_INP_DIS
.set CBUS_DATA_L__6__INTTYPE, CYREG_PICU2_INTTYPE1
.set CBUS_DATA_L__6__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set CBUS_DATA_L__6__LCD_EN, CYREG_PRT2_LCD_EN
.set CBUS_DATA_L__6__MASK, 0x02
.set CBUS_DATA_L__6__PC, CYREG_PRT2_PC1
.set CBUS_DATA_L__6__PORT, 2
.set CBUS_DATA_L__6__PRT, CYREG_PRT2_PRT
.set CBUS_DATA_L__6__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set CBUS_DATA_L__6__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set CBUS_DATA_L__6__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set CBUS_DATA_L__6__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set CBUS_DATA_L__6__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set CBUS_DATA_L__6__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set CBUS_DATA_L__6__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set CBUS_DATA_L__6__PS, CYREG_PRT2_PS
.set CBUS_DATA_L__6__SHIFT, 1
.set CBUS_DATA_L__6__SLW, CYREG_PRT2_SLW
.set CBUS_DATA_L__7__AG, CYREG_PRT15_AG
.set CBUS_DATA_L__7__AMUX, CYREG_PRT15_AMUX
.set CBUS_DATA_L__7__BIE, CYREG_PRT15_BIE
.set CBUS_DATA_L__7__BIT_MASK, CYREG_PRT15_BIT_MASK
.set CBUS_DATA_L__7__BYP, CYREG_PRT15_BYP
.set CBUS_DATA_L__7__CTL, CYREG_PRT15_CTL
.set CBUS_DATA_L__7__DM0, CYREG_PRT15_DM0
.set CBUS_DATA_L__7__DM1, CYREG_PRT15_DM1
.set CBUS_DATA_L__7__DM2, CYREG_PRT15_DM2
.set CBUS_DATA_L__7__DR, CYREG_PRT15_DR
.set CBUS_DATA_L__7__INP_DIS, CYREG_PRT15_INP_DIS
.set CBUS_DATA_L__7__INTTYPE, CYREG_PICU15_INTTYPE5
.set CBUS_DATA_L__7__LCD_COM_SEG, CYREG_PRT15_LCD_COM_SEG
.set CBUS_DATA_L__7__LCD_EN, CYREG_PRT15_LCD_EN
.set CBUS_DATA_L__7__MASK, 0x20
.set CBUS_DATA_L__7__PC, CYREG_IO_PC_PRT15_PC5
.set CBUS_DATA_L__7__PORT, 15
.set CBUS_DATA_L__7__PRT, CYREG_PRT15_PRT
.set CBUS_DATA_L__7__PRTDSI__CAPS_SEL, CYREG_PRT15_CAPS_SEL
.set CBUS_DATA_L__7__PRTDSI__DBL_SYNC_IN, CYREG_PRT15_DBL_SYNC_IN
.set CBUS_DATA_L__7__PRTDSI__OE_SEL0, CYREG_PRT15_OE_SEL0
.set CBUS_DATA_L__7__PRTDSI__OE_SEL1, CYREG_PRT15_OE_SEL1
.set CBUS_DATA_L__7__PRTDSI__OUT_SEL0, CYREG_PRT15_OUT_SEL0
.set CBUS_DATA_L__7__PRTDSI__OUT_SEL1, CYREG_PRT15_OUT_SEL1
.set CBUS_DATA_L__7__PRTDSI__SYNC_OUT, CYREG_PRT15_SYNC_OUT
.set CBUS_DATA_L__7__PS, CYREG_PRT15_PS
.set CBUS_DATA_L__7__SHIFT, 5
.set CBUS_DATA_L__7__SLW, CYREG_PRT15_SLW

/* timer_clock */
.set timer_clock__CFG0, CYREG_CLKDIST_DCFG0_CFG0
.set timer_clock__CFG1, CYREG_CLKDIST_DCFG0_CFG1
.set timer_clock__CFG2, CYREG_CLKDIST_DCFG0_CFG2
.set timer_clock__CFG2_SRC_SEL_MASK, 0x07
.set timer_clock__INDEX, 0x00
.set timer_clock__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set timer_clock__PM_ACT_MSK, 0x01
.set timer_clock__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set timer_clock__PM_STBY_MSK, 0x01

/* CBusAddrRegH */
.set CBusAddrRegH_Sync_ctrl_reg__0__MASK, 0x01
.set CBusAddrRegH_Sync_ctrl_reg__0__POS, 0
.set CBusAddrRegH_Sync_ctrl_reg__1__MASK, 0x02
.set CBusAddrRegH_Sync_ctrl_reg__1__POS, 1
.set CBusAddrRegH_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB01_02_ACTL
.set CBusAddrRegH_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB01_02_CTL
.set CBusAddrRegH_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB01_02_CTL
.set CBusAddrRegH_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB01_02_CTL
.set CBusAddrRegH_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB01_02_CTL
.set CBusAddrRegH_Sync_ctrl_reg__16BIT_MASK_MASK_REG, CYREG_B0_UDB01_02_MSK
.set CBusAddrRegH_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB01_02_MSK
.set CBusAddrRegH_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB01_02_MSK
.set CBusAddrRegH_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB01_02_MSK
.set CBusAddrRegH_Sync_ctrl_reg__2__MASK, 0x04
.set CBusAddrRegH_Sync_ctrl_reg__2__POS, 2
.set CBusAddrRegH_Sync_ctrl_reg__3__MASK, 0x08
.set CBusAddrRegH_Sync_ctrl_reg__3__POS, 3
.set CBusAddrRegH_Sync_ctrl_reg__4__MASK, 0x10
.set CBusAddrRegH_Sync_ctrl_reg__4__POS, 4
.set CBusAddrRegH_Sync_ctrl_reg__5__MASK, 0x20
.set CBusAddrRegH_Sync_ctrl_reg__5__POS, 5
.set CBusAddrRegH_Sync_ctrl_reg__6__MASK, 0x40
.set CBusAddrRegH_Sync_ctrl_reg__6__POS, 6
.set CBusAddrRegH_Sync_ctrl_reg__7__MASK, 0x80
.set CBusAddrRegH_Sync_ctrl_reg__7__POS, 7
.set CBusAddrRegH_Sync_ctrl_reg__CONTROL_AUX_CTL_REG, CYREG_B0_UDB01_ACTL
.set CBusAddrRegH_Sync_ctrl_reg__CONTROL_REG, CYREG_B0_UDB01_CTL
.set CBusAddrRegH_Sync_ctrl_reg__CONTROL_ST_REG, CYREG_B0_UDB01_ST_CTL
.set CBusAddrRegH_Sync_ctrl_reg__COUNT_REG, CYREG_B0_UDB01_CTL
.set CBusAddrRegH_Sync_ctrl_reg__COUNT_ST_REG, CYREG_B0_UDB01_ST_CTL
.set CBusAddrRegH_Sync_ctrl_reg__MASK, 0xFF
.set CBusAddrRegH_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB01_MSK_ACTL
.set CBusAddrRegH_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB01_MSK_ACTL
.set CBusAddrRegH_Sync_ctrl_reg__PERIOD_REG, CYREG_B0_UDB01_MSK

/* CBusAddrRegL */
.set CBusAddrRegL_Sync_ctrl_reg__0__MASK, 0x01
.set CBusAddrRegL_Sync_ctrl_reg__0__POS, 0
.set CBusAddrRegL_Sync_ctrl_reg__1__MASK, 0x02
.set CBusAddrRegL_Sync_ctrl_reg__1__POS, 1
.set CBusAddrRegL_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB14_15_ACTL
.set CBusAddrRegL_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB14_15_CTL
.set CBusAddrRegL_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB14_15_CTL
.set CBusAddrRegL_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB14_15_CTL
.set CBusAddrRegL_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB14_15_CTL
.set CBusAddrRegL_Sync_ctrl_reg__16BIT_MASK_MASK_REG, CYREG_B0_UDB14_15_MSK
.set CBusAddrRegL_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB14_15_MSK
.set CBusAddrRegL_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB14_15_MSK
.set CBusAddrRegL_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB14_15_MSK
.set CBusAddrRegL_Sync_ctrl_reg__2__MASK, 0x04
.set CBusAddrRegL_Sync_ctrl_reg__2__POS, 2
.set CBusAddrRegL_Sync_ctrl_reg__3__MASK, 0x08
.set CBusAddrRegL_Sync_ctrl_reg__3__POS, 3
.set CBusAddrRegL_Sync_ctrl_reg__4__MASK, 0x10
.set CBusAddrRegL_Sync_ctrl_reg__4__POS, 4
.set CBusAddrRegL_Sync_ctrl_reg__5__MASK, 0x20
.set CBusAddrRegL_Sync_ctrl_reg__5__POS, 5
.set CBusAddrRegL_Sync_ctrl_reg__6__MASK, 0x40
.set CBusAddrRegL_Sync_ctrl_reg__6__POS, 6
.set CBusAddrRegL_Sync_ctrl_reg__7__MASK, 0x80
.set CBusAddrRegL_Sync_ctrl_reg__7__POS, 7
.set CBusAddrRegL_Sync_ctrl_reg__CONTROL_AUX_CTL_REG, CYREG_B0_UDB14_ACTL
.set CBusAddrRegL_Sync_ctrl_reg__CONTROL_REG, CYREG_B0_UDB14_CTL
.set CBusAddrRegL_Sync_ctrl_reg__CONTROL_ST_REG, CYREG_B0_UDB14_ST_CTL
.set CBusAddrRegL_Sync_ctrl_reg__COUNT_REG, CYREG_B0_UDB14_CTL
.set CBusAddrRegL_Sync_ctrl_reg__COUNT_ST_REG, CYREG_B0_UDB14_ST_CTL
.set CBusAddrRegL_Sync_ctrl_reg__MASK, 0xFF
.set CBusAddrRegL_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB14_MSK_ACTL
.set CBusAddrRegL_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB14_MSK_ACTL
.set CBusAddrRegL_Sync_ctrl_reg__PERIOD_REG, CYREG_B0_UDB14_MSK

/* CBusAddrRegU */
.set CBusAddrRegU_Sync_ctrl_reg__0__MASK, 0x01
.set CBusAddrRegU_Sync_ctrl_reg__0__POS, 0
.set CBusAddrRegU_Sync_ctrl_reg__1__MASK, 0x02
.set CBusAddrRegU_Sync_ctrl_reg__1__POS, 1
.set CBusAddrRegU_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB05_06_ACTL
.set CBusAddrRegU_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB05_06_CTL
.set CBusAddrRegU_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB05_06_CTL
.set CBusAddrRegU_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB05_06_CTL
.set CBusAddrRegU_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB05_06_CTL
.set CBusAddrRegU_Sync_ctrl_reg__16BIT_MASK_MASK_REG, CYREG_B0_UDB05_06_MSK
.set CBusAddrRegU_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB05_06_MSK
.set CBusAddrRegU_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB05_06_MSK
.set CBusAddrRegU_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB05_06_MSK
.set CBusAddrRegU_Sync_ctrl_reg__2__MASK, 0x04
.set CBusAddrRegU_Sync_ctrl_reg__2__POS, 2
.set CBusAddrRegU_Sync_ctrl_reg__3__MASK, 0x08
.set CBusAddrRegU_Sync_ctrl_reg__3__POS, 3
.set CBusAddrRegU_Sync_ctrl_reg__4__MASK, 0x10
.set CBusAddrRegU_Sync_ctrl_reg__4__POS, 4
.set CBusAddrRegU_Sync_ctrl_reg__5__MASK, 0x20
.set CBusAddrRegU_Sync_ctrl_reg__5__POS, 5
.set CBusAddrRegU_Sync_ctrl_reg__6__MASK, 0x40
.set CBusAddrRegU_Sync_ctrl_reg__6__POS, 6
.set CBusAddrRegU_Sync_ctrl_reg__7__MASK, 0x80
.set CBusAddrRegU_Sync_ctrl_reg__7__POS, 7
.set CBusAddrRegU_Sync_ctrl_reg__CONTROL_AUX_CTL_REG, CYREG_B0_UDB05_ACTL
.set CBusAddrRegU_Sync_ctrl_reg__CONTROL_REG, CYREG_B0_UDB05_CTL
.set CBusAddrRegU_Sync_ctrl_reg__CONTROL_ST_REG, CYREG_B0_UDB05_ST_CTL
.set CBusAddrRegU_Sync_ctrl_reg__COUNT_REG, CYREG_B0_UDB05_CTL
.set CBusAddrRegU_Sync_ctrl_reg__COUNT_ST_REG, CYREG_B0_UDB05_ST_CTL
.set CBusAddrRegU_Sync_ctrl_reg__MASK, 0xFF
.set CBusAddrRegU_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB05_MSK_ACTL
.set CBusAddrRegU_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB05_MSK_ACTL
.set CBusAddrRegU_Sync_ctrl_reg__PERIOD_REG, CYREG_B0_UDB05_MSK

/* DigitalReset */
.set DigitalReset_Sync_ctrl_reg__0__MASK, 0x01
.set DigitalReset_Sync_ctrl_reg__0__POS, 0
.set DigitalReset_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B1_UDB06_07_ACTL
.set DigitalReset_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG, CYREG_B1_UDB06_07_CTL
.set DigitalReset_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG, CYREG_B1_UDB06_07_CTL
.set DigitalReset_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG, CYREG_B1_UDB06_07_CTL
.set DigitalReset_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG, CYREG_B1_UDB06_07_CTL
.set DigitalReset_Sync_ctrl_reg__16BIT_MASK_MASK_REG, CYREG_B1_UDB06_07_MSK
.set DigitalReset_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG, CYREG_B1_UDB06_07_MSK
.set DigitalReset_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG, CYREG_B1_UDB06_07_MSK
.set DigitalReset_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG, CYREG_B1_UDB06_07_MSK
.set DigitalReset_Sync_ctrl_reg__CONTROL_AUX_CTL_REG, CYREG_B1_UDB06_ACTL
.set DigitalReset_Sync_ctrl_reg__CONTROL_REG, CYREG_B1_UDB06_CTL
.set DigitalReset_Sync_ctrl_reg__CONTROL_ST_REG, CYREG_B1_UDB06_ST_CTL
.set DigitalReset_Sync_ctrl_reg__COUNT_REG, CYREG_B1_UDB06_CTL
.set DigitalReset_Sync_ctrl_reg__COUNT_ST_REG, CYREG_B1_UDB06_ST_CTL
.set DigitalReset_Sync_ctrl_reg__MASK, 0x01
.set DigitalReset_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG, CYREG_B1_UDB06_MSK_ACTL
.set DigitalReset_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG, CYREG_B1_UDB06_MSK_ACTL
.set DigitalReset_Sync_ctrl_reg__PERIOD_REG, CYREG_B1_UDB06_MSK

/* DipSwReadReg */
.set DipSwReadReg_sts_sts_reg__0__MASK, 0x01
.set DipSwReadReg_sts_sts_reg__0__POS, 0
.set DipSwReadReg_sts_sts_reg__1__MASK, 0x02
.set DipSwReadReg_sts_sts_reg__1__POS, 1
.set DipSwReadReg_sts_sts_reg__16BIT_STATUS_AUX_CTL_REG, CYREG_B1_UDB09_10_ACTL
.set DipSwReadReg_sts_sts_reg__16BIT_STATUS_REG, CYREG_B1_UDB09_10_ST
.set DipSwReadReg_sts_sts_reg__2__MASK, 0x04
.set DipSwReadReg_sts_sts_reg__2__POS, 2
.set DipSwReadReg_sts_sts_reg__3__MASK, 0x08
.set DipSwReadReg_sts_sts_reg__3__POS, 3
.set DipSwReadReg_sts_sts_reg__MASK, 0x0F
.set DipSwReadReg_sts_sts_reg__MASK_REG, CYREG_B1_UDB09_MSK
.set DipSwReadReg_sts_sts_reg__STATUS_AUX_CTL_REG, CYREG_B1_UDB09_ACTL
.set DipSwReadReg_sts_sts_reg__STATUS_REG, CYREG_B1_UDB09_ST

/* TickTimerISR */
.set TickTimerISR__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set TickTimerISR__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set TickTimerISR__INTC_MASK, 0x20000
.set TickTimerISR__INTC_NUMBER, 17
.set TickTimerISR__INTC_PRIOR_NUM, 7
.set TickTimerISR__INTC_PRIOR_REG, CYREG_NVIC_PRI_17
.set TickTimerISR__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set TickTimerISR__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* ChipWaitTimer0 */
.set ChipWaitTimer0_datapath_u0__16BIT_A0_REG, CYREG_B1_UDB10_11_A0
.set ChipWaitTimer0_datapath_u0__16BIT_A1_REG, CYREG_B1_UDB10_11_A1
.set ChipWaitTimer0_datapath_u0__16BIT_D0_REG, CYREG_B1_UDB10_11_D0
.set ChipWaitTimer0_datapath_u0__16BIT_D1_REG, CYREG_B1_UDB10_11_D1
.set ChipWaitTimer0_datapath_u0__16BIT_DP_AUX_CTL_REG, CYREG_B1_UDB10_11_ACTL
.set ChipWaitTimer0_datapath_u0__16BIT_F0_REG, CYREG_B1_UDB10_11_F0
.set ChipWaitTimer0_datapath_u0__16BIT_F1_REG, CYREG_B1_UDB10_11_F1
.set ChipWaitTimer0_datapath_u0__A0_A1_REG, CYREG_B1_UDB10_A0_A1
.set ChipWaitTimer0_datapath_u0__A0_REG, CYREG_B1_UDB10_A0
.set ChipWaitTimer0_datapath_u0__A1_REG, CYREG_B1_UDB10_A1
.set ChipWaitTimer0_datapath_u0__D0_D1_REG, CYREG_B1_UDB10_D0_D1
.set ChipWaitTimer0_datapath_u0__D0_REG, CYREG_B1_UDB10_D0
.set ChipWaitTimer0_datapath_u0__D1_REG, CYREG_B1_UDB10_D1
.set ChipWaitTimer0_datapath_u0__DP_AUX_CTL_REG, CYREG_B1_UDB10_ACTL
.set ChipWaitTimer0_datapath_u0__F0_F1_REG, CYREG_B1_UDB10_F0_F1
.set ChipWaitTimer0_datapath_u0__F0_REG, CYREG_B1_UDB10_F0
.set ChipWaitTimer0_datapath_u0__F1_REG, CYREG_B1_UDB10_F1
.set ChipWaitTimer0_datapath_u0__MSK_DP_AUX_CTL_REG, CYREG_B1_UDB10_MSK_ACTL
.set ChipWaitTimer0_datapath_u0__PER_DP_AUX_CTL_REG, CYREG_B1_UDB10_MSK_ACTL
.set ChipWaitTimer0_datapath_u1__A0_A1_REG, CYREG_B1_UDB11_A0_A1
.set ChipWaitTimer0_datapath_u1__A0_REG, CYREG_B1_UDB11_A0
.set ChipWaitTimer0_datapath_u1__A1_REG, CYREG_B1_UDB11_A1
.set ChipWaitTimer0_datapath_u1__D0_D1_REG, CYREG_B1_UDB11_D0_D1
.set ChipWaitTimer0_datapath_u1__D0_REG, CYREG_B1_UDB11_D0
.set ChipWaitTimer0_datapath_u1__D1_REG, CYREG_B1_UDB11_D1
.set ChipWaitTimer0_datapath_u1__DP_AUX_CTL_REG, CYREG_B1_UDB11_ACTL
.set ChipWaitTimer0_datapath_u1__F0_F1_REG, CYREG_B1_UDB11_F0_F1
.set ChipWaitTimer0_datapath_u1__F0_REG, CYREG_B1_UDB11_F0
.set ChipWaitTimer0_datapath_u1__F1_REG, CYREG_B1_UDB11_F1
.set ChipWaitTimer0_StsReg__0__MASK, 0x01
.set ChipWaitTimer0_StsReg__0__POS, 0
.set ChipWaitTimer0_StsReg__1__MASK, 0x02
.set ChipWaitTimer0_StsReg__1__POS, 1
.set ChipWaitTimer0_StsReg__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB08_09_ACTL
.set ChipWaitTimer0_StsReg__16BIT_STATUS_REG, CYREG_B0_UDB08_09_ST
.set ChipWaitTimer0_StsReg__MASK, 0x03
.set ChipWaitTimer0_StsReg__MASK_REG, CYREG_B0_UDB08_MSK
.set ChipWaitTimer0_StsReg__STATUS_AUX_CTL_REG, CYREG_B0_UDB08_ACTL
.set ChipWaitTimer0_StsReg__STATUS_REG, CYREG_B0_UDB08_ST

/* ChipWaitTimer1 */
.set ChipWaitTimer1_datapath_u0__16BIT_A0_REG, CYREG_B0_UDB01_02_A0
.set ChipWaitTimer1_datapath_u0__16BIT_A1_REG, CYREG_B0_UDB01_02_A1
.set ChipWaitTimer1_datapath_u0__16BIT_D0_REG, CYREG_B0_UDB01_02_D0
.set ChipWaitTimer1_datapath_u0__16BIT_D1_REG, CYREG_B0_UDB01_02_D1
.set ChipWaitTimer1_datapath_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB01_02_ACTL
.set ChipWaitTimer1_datapath_u0__16BIT_F0_REG, CYREG_B0_UDB01_02_F0
.set ChipWaitTimer1_datapath_u0__16BIT_F1_REG, CYREG_B0_UDB01_02_F1
.set ChipWaitTimer1_datapath_u0__A0_A1_REG, CYREG_B0_UDB01_A0_A1
.set ChipWaitTimer1_datapath_u0__A0_REG, CYREG_B0_UDB01_A0
.set ChipWaitTimer1_datapath_u0__A1_REG, CYREG_B0_UDB01_A1
.set ChipWaitTimer1_datapath_u0__D0_D1_REG, CYREG_B0_UDB01_D0_D1
.set ChipWaitTimer1_datapath_u0__D0_REG, CYREG_B0_UDB01_D0
.set ChipWaitTimer1_datapath_u0__D1_REG, CYREG_B0_UDB01_D1
.set ChipWaitTimer1_datapath_u0__DP_AUX_CTL_REG, CYREG_B0_UDB01_ACTL
.set ChipWaitTimer1_datapath_u0__F0_F1_REG, CYREG_B0_UDB01_F0_F1
.set ChipWaitTimer1_datapath_u0__F0_REG, CYREG_B0_UDB01_F0
.set ChipWaitTimer1_datapath_u0__F1_REG, CYREG_B0_UDB01_F1
.set ChipWaitTimer1_datapath_u0__MSK_DP_AUX_CTL_REG, CYREG_B0_UDB01_MSK_ACTL
.set ChipWaitTimer1_datapath_u0__PER_DP_AUX_CTL_REG, CYREG_B0_UDB01_MSK_ACTL
.set ChipWaitTimer1_datapath_u1__16BIT_A0_REG, CYREG_B0_UDB02_03_A0
.set ChipWaitTimer1_datapath_u1__16BIT_A1_REG, CYREG_B0_UDB02_03_A1
.set ChipWaitTimer1_datapath_u1__16BIT_D0_REG, CYREG_B0_UDB02_03_D0
.set ChipWaitTimer1_datapath_u1__16BIT_D1_REG, CYREG_B0_UDB02_03_D1
.set ChipWaitTimer1_datapath_u1__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB02_03_ACTL
.set ChipWaitTimer1_datapath_u1__16BIT_F0_REG, CYREG_B0_UDB02_03_F0
.set ChipWaitTimer1_datapath_u1__16BIT_F1_REG, CYREG_B0_UDB02_03_F1
.set ChipWaitTimer1_datapath_u1__A0_A1_REG, CYREG_B0_UDB02_A0_A1
.set ChipWaitTimer1_datapath_u1__A0_REG, CYREG_B0_UDB02_A0
.set ChipWaitTimer1_datapath_u1__A1_REG, CYREG_B0_UDB02_A1
.set ChipWaitTimer1_datapath_u1__D0_D1_REG, CYREG_B0_UDB02_D0_D1
.set ChipWaitTimer1_datapath_u1__D0_REG, CYREG_B0_UDB02_D0
.set ChipWaitTimer1_datapath_u1__D1_REG, CYREG_B0_UDB02_D1
.set ChipWaitTimer1_datapath_u1__DP_AUX_CTL_REG, CYREG_B0_UDB02_ACTL
.set ChipWaitTimer1_datapath_u1__F0_F1_REG, CYREG_B0_UDB02_F0_F1
.set ChipWaitTimer1_datapath_u1__F0_REG, CYREG_B0_UDB02_F0
.set ChipWaitTimer1_datapath_u1__F1_REG, CYREG_B0_UDB02_F1
.set ChipWaitTimer1_StsReg__0__MASK, 0x01
.set ChipWaitTimer1_StsReg__0__POS, 0
.set ChipWaitTimer1_StsReg__1__MASK, 0x02
.set ChipWaitTimer1_StsReg__1__POS, 1
.set ChipWaitTimer1_StsReg__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB05_06_ACTL
.set ChipWaitTimer1_StsReg__16BIT_STATUS_REG, CYREG_B0_UDB05_06_ST
.set ChipWaitTimer1_StsReg__MASK, 0x03
.set ChipWaitTimer1_StsReg__MASK_REG, CYREG_B0_UDB05_MSK
.set ChipWaitTimer1_StsReg__MASK_ST_AUX_CTL_REG, CYREG_B0_UDB05_MSK_ACTL
.set ChipWaitTimer1_StsReg__PER_ST_AUX_CTL_REG, CYREG_B0_UDB05_MSK_ACTL
.set ChipWaitTimer1_StsReg__STATUS_AUX_CTL_REG, CYREG_B0_UDB05_ACTL
.set ChipWaitTimer1_StsReg__STATUS_CNT_REG, CYREG_B0_UDB05_ST_CTL
.set ChipWaitTimer1_StsReg__STATUS_CONTROL_REG, CYREG_B0_UDB05_ST_CTL
.set ChipWaitTimer1_StsReg__STATUS_REG, CYREG_B0_UDB05_ST

/* ChipWaitTimer2 */
.set ChipWaitTimer2_datapath_u0__16BIT_A0_REG, CYREG_B0_UDB08_09_A0
.set ChipWaitTimer2_datapath_u0__16BIT_A1_REG, CYREG_B0_UDB08_09_A1
.set ChipWaitTimer2_datapath_u0__16BIT_D0_REG, CYREG_B0_UDB08_09_D0
.set ChipWaitTimer2_datapath_u0__16BIT_D1_REG, CYREG_B0_UDB08_09_D1
.set ChipWaitTimer2_datapath_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB08_09_ACTL
.set ChipWaitTimer2_datapath_u0__16BIT_F0_REG, CYREG_B0_UDB08_09_F0
.set ChipWaitTimer2_datapath_u0__16BIT_F1_REG, CYREG_B0_UDB08_09_F1
.set ChipWaitTimer2_datapath_u0__A0_A1_REG, CYREG_B0_UDB08_A0_A1
.set ChipWaitTimer2_datapath_u0__A0_REG, CYREG_B0_UDB08_A0
.set ChipWaitTimer2_datapath_u0__A1_REG, CYREG_B0_UDB08_A1
.set ChipWaitTimer2_datapath_u0__D0_D1_REG, CYREG_B0_UDB08_D0_D1
.set ChipWaitTimer2_datapath_u0__D0_REG, CYREG_B0_UDB08_D0
.set ChipWaitTimer2_datapath_u0__D1_REG, CYREG_B0_UDB08_D1
.set ChipWaitTimer2_datapath_u0__DP_AUX_CTL_REG, CYREG_B0_UDB08_ACTL
.set ChipWaitTimer2_datapath_u0__F0_F1_REG, CYREG_B0_UDB08_F0_F1
.set ChipWaitTimer2_datapath_u0__F0_REG, CYREG_B0_UDB08_F0
.set ChipWaitTimer2_datapath_u0__F1_REG, CYREG_B0_UDB08_F1
.set ChipWaitTimer2_datapath_u1__16BIT_A0_REG, CYREG_B0_UDB09_10_A0
.set ChipWaitTimer2_datapath_u1__16BIT_A1_REG, CYREG_B0_UDB09_10_A1
.set ChipWaitTimer2_datapath_u1__16BIT_D0_REG, CYREG_B0_UDB09_10_D0
.set ChipWaitTimer2_datapath_u1__16BIT_D1_REG, CYREG_B0_UDB09_10_D1
.set ChipWaitTimer2_datapath_u1__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB09_10_ACTL
.set ChipWaitTimer2_datapath_u1__16BIT_F0_REG, CYREG_B0_UDB09_10_F0
.set ChipWaitTimer2_datapath_u1__16BIT_F1_REG, CYREG_B0_UDB09_10_F1
.set ChipWaitTimer2_datapath_u1__A0_A1_REG, CYREG_B0_UDB09_A0_A1
.set ChipWaitTimer2_datapath_u1__A0_REG, CYREG_B0_UDB09_A0
.set ChipWaitTimer2_datapath_u1__A1_REG, CYREG_B0_UDB09_A1
.set ChipWaitTimer2_datapath_u1__D0_D1_REG, CYREG_B0_UDB09_D0_D1
.set ChipWaitTimer2_datapath_u1__D0_REG, CYREG_B0_UDB09_D0
.set ChipWaitTimer2_datapath_u1__D1_REG, CYREG_B0_UDB09_D1
.set ChipWaitTimer2_datapath_u1__DP_AUX_CTL_REG, CYREG_B0_UDB09_ACTL
.set ChipWaitTimer2_datapath_u1__F0_F1_REG, CYREG_B0_UDB09_F0_F1
.set ChipWaitTimer2_datapath_u1__F0_REG, CYREG_B0_UDB09_F0
.set ChipWaitTimer2_datapath_u1__F1_REG, CYREG_B0_UDB09_F1
.set ChipWaitTimer2_StsReg__0__MASK, 0x01
.set ChipWaitTimer2_StsReg__0__POS, 0
.set ChipWaitTimer2_StsReg__1__MASK, 0x02
.set ChipWaitTimer2_StsReg__1__POS, 1
.set ChipWaitTimer2_StsReg__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB13_14_ACTL
.set ChipWaitTimer2_StsReg__16BIT_STATUS_REG, CYREG_B0_UDB13_14_ST
.set ChipWaitTimer2_StsReg__MASK, 0x03
.set ChipWaitTimer2_StsReg__MASK_REG, CYREG_B0_UDB13_MSK
.set ChipWaitTimer2_StsReg__MASK_ST_AUX_CTL_REG, CYREG_B0_UDB13_MSK_ACTL
.set ChipWaitTimer2_StsReg__PER_ST_AUX_CTL_REG, CYREG_B0_UDB13_MSK_ACTL
.set ChipWaitTimer2_StsReg__STATUS_AUX_CTL_REG, CYREG_B0_UDB13_ACTL
.set ChipWaitTimer2_StsReg__STATUS_CNT_REG, CYREG_B0_UDB13_ST_CTL
.set ChipWaitTimer2_StsReg__STATUS_CONTROL_REG, CYREG_B0_UDB13_ST_CTL
.set ChipWaitTimer2_StsReg__STATUS_REG, CYREG_B0_UDB13_ST

/* ChipWaitTimer3 */
.set ChipWaitTimer3_datapath_u0__16BIT_A0_REG, CYREG_B0_UDB14_15_A0
.set ChipWaitTimer3_datapath_u0__16BIT_A1_REG, CYREG_B0_UDB14_15_A1
.set ChipWaitTimer3_datapath_u0__16BIT_D0_REG, CYREG_B0_UDB14_15_D0
.set ChipWaitTimer3_datapath_u0__16BIT_D1_REG, CYREG_B0_UDB14_15_D1
.set ChipWaitTimer3_datapath_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB14_15_ACTL
.set ChipWaitTimer3_datapath_u0__16BIT_F0_REG, CYREG_B0_UDB14_15_F0
.set ChipWaitTimer3_datapath_u0__16BIT_F1_REG, CYREG_B0_UDB14_15_F1
.set ChipWaitTimer3_datapath_u0__A0_A1_REG, CYREG_B0_UDB14_A0_A1
.set ChipWaitTimer3_datapath_u0__A0_REG, CYREG_B0_UDB14_A0
.set ChipWaitTimer3_datapath_u0__A1_REG, CYREG_B0_UDB14_A1
.set ChipWaitTimer3_datapath_u0__D0_D1_REG, CYREG_B0_UDB14_D0_D1
.set ChipWaitTimer3_datapath_u0__D0_REG, CYREG_B0_UDB14_D0
.set ChipWaitTimer3_datapath_u0__D1_REG, CYREG_B0_UDB14_D1
.set ChipWaitTimer3_datapath_u0__DP_AUX_CTL_REG, CYREG_B0_UDB14_ACTL
.set ChipWaitTimer3_datapath_u0__F0_F1_REG, CYREG_B0_UDB14_F0_F1
.set ChipWaitTimer3_datapath_u0__F0_REG, CYREG_B0_UDB14_F0
.set ChipWaitTimer3_datapath_u0__F1_REG, CYREG_B0_UDB14_F1
.set ChipWaitTimer3_datapath_u0__MSK_DP_AUX_CTL_REG, CYREG_B0_UDB14_MSK_ACTL
.set ChipWaitTimer3_datapath_u0__PER_DP_AUX_CTL_REG, CYREG_B0_UDB14_MSK_ACTL
.set ChipWaitTimer3_datapath_u1__A0_A1_REG, CYREG_B0_UDB15_A0_A1
.set ChipWaitTimer3_datapath_u1__A0_REG, CYREG_B0_UDB15_A0
.set ChipWaitTimer3_datapath_u1__A1_REG, CYREG_B0_UDB15_A1
.set ChipWaitTimer3_datapath_u1__D0_D1_REG, CYREG_B0_UDB15_D0_D1
.set ChipWaitTimer3_datapath_u1__D0_REG, CYREG_B0_UDB15_D0
.set ChipWaitTimer3_datapath_u1__D1_REG, CYREG_B0_UDB15_D1
.set ChipWaitTimer3_datapath_u1__DP_AUX_CTL_REG, CYREG_B0_UDB15_ACTL
.set ChipWaitTimer3_datapath_u1__F0_F1_REG, CYREG_B0_UDB15_F0_F1
.set ChipWaitTimer3_datapath_u1__F0_REG, CYREG_B0_UDB15_F0
.set ChipWaitTimer3_datapath_u1__F1_REG, CYREG_B0_UDB15_F1
.set ChipWaitTimer3_StsReg__0__MASK, 0x01
.set ChipWaitTimer3_StsReg__0__POS, 0
.set ChipWaitTimer3_StsReg__1__MASK, 0x02
.set ChipWaitTimer3_StsReg__1__POS, 1
.set ChipWaitTimer3_StsReg__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB09_10_ACTL
.set ChipWaitTimer3_StsReg__16BIT_STATUS_REG, CYREG_B0_UDB09_10_ST
.set ChipWaitTimer3_StsReg__MASK, 0x03
.set ChipWaitTimer3_StsReg__MASK_REG, CYREG_B0_UDB09_MSK
.set ChipWaitTimer3_StsReg__STATUS_AUX_CTL_REG, CYREG_B0_UDB09_ACTL
.set ChipWaitTimer3_StsReg__STATUS_REG, CYREG_B0_UDB09_ST

/* ChipWaitTimer4 */
.set ChipWaitTimer4_datapath_u0__16BIT_A0_REG, CYREG_B1_UDB04_05_A0
.set ChipWaitTimer4_datapath_u0__16BIT_A1_REG, CYREG_B1_UDB04_05_A1
.set ChipWaitTimer4_datapath_u0__16BIT_D0_REG, CYREG_B1_UDB04_05_D0
.set ChipWaitTimer4_datapath_u0__16BIT_D1_REG, CYREG_B1_UDB04_05_D1
.set ChipWaitTimer4_datapath_u0__16BIT_DP_AUX_CTL_REG, CYREG_B1_UDB04_05_ACTL
.set ChipWaitTimer4_datapath_u0__16BIT_F0_REG, CYREG_B1_UDB04_05_F0
.set ChipWaitTimer4_datapath_u0__16BIT_F1_REG, CYREG_B1_UDB04_05_F1
.set ChipWaitTimer4_datapath_u0__A0_A1_REG, CYREG_B1_UDB04_A0_A1
.set ChipWaitTimer4_datapath_u0__A0_REG, CYREG_B1_UDB04_A0
.set ChipWaitTimer4_datapath_u0__A1_REG, CYREG_B1_UDB04_A1
.set ChipWaitTimer4_datapath_u0__D0_D1_REG, CYREG_B1_UDB04_D0_D1
.set ChipWaitTimer4_datapath_u0__D0_REG, CYREG_B1_UDB04_D0
.set ChipWaitTimer4_datapath_u0__D1_REG, CYREG_B1_UDB04_D1
.set ChipWaitTimer4_datapath_u0__DP_AUX_CTL_REG, CYREG_B1_UDB04_ACTL
.set ChipWaitTimer4_datapath_u0__F0_F1_REG, CYREG_B1_UDB04_F0_F1
.set ChipWaitTimer4_datapath_u0__F0_REG, CYREG_B1_UDB04_F0
.set ChipWaitTimer4_datapath_u0__F1_REG, CYREG_B1_UDB04_F1
.set ChipWaitTimer4_datapath_u1__16BIT_A0_REG, CYREG_B1_UDB05_06_A0
.set ChipWaitTimer4_datapath_u1__16BIT_A1_REG, CYREG_B1_UDB05_06_A1
.set ChipWaitTimer4_datapath_u1__16BIT_D0_REG, CYREG_B1_UDB05_06_D0
.set ChipWaitTimer4_datapath_u1__16BIT_D1_REG, CYREG_B1_UDB05_06_D1
.set ChipWaitTimer4_datapath_u1__16BIT_DP_AUX_CTL_REG, CYREG_B1_UDB05_06_ACTL
.set ChipWaitTimer4_datapath_u1__16BIT_F0_REG, CYREG_B1_UDB05_06_F0
.set ChipWaitTimer4_datapath_u1__16BIT_F1_REG, CYREG_B1_UDB05_06_F1
.set ChipWaitTimer4_datapath_u1__A0_A1_REG, CYREG_B1_UDB05_A0_A1
.set ChipWaitTimer4_datapath_u1__A0_REG, CYREG_B1_UDB05_A0
.set ChipWaitTimer4_datapath_u1__A1_REG, CYREG_B1_UDB05_A1
.set ChipWaitTimer4_datapath_u1__D0_D1_REG, CYREG_B1_UDB05_D0_D1
.set ChipWaitTimer4_datapath_u1__D0_REG, CYREG_B1_UDB05_D0
.set ChipWaitTimer4_datapath_u1__D1_REG, CYREG_B1_UDB05_D1
.set ChipWaitTimer4_datapath_u1__DP_AUX_CTL_REG, CYREG_B1_UDB05_ACTL
.set ChipWaitTimer4_datapath_u1__F0_F1_REG, CYREG_B1_UDB05_F0_F1
.set ChipWaitTimer4_datapath_u1__F0_REG, CYREG_B1_UDB05_F0
.set ChipWaitTimer4_datapath_u1__F1_REG, CYREG_B1_UDB05_F1
.set ChipWaitTimer4_StsReg__0__MASK, 0x01
.set ChipWaitTimer4_StsReg__0__POS, 0
.set ChipWaitTimer4_StsReg__1__MASK, 0x02
.set ChipWaitTimer4_StsReg__1__POS, 1
.set ChipWaitTimer4_StsReg__16BIT_STATUS_AUX_CTL_REG, CYREG_B1_UDB06_07_ACTL
.set ChipWaitTimer4_StsReg__16BIT_STATUS_REG, CYREG_B1_UDB06_07_ST
.set ChipWaitTimer4_StsReg__MASK, 0x03
.set ChipWaitTimer4_StsReg__MASK_REG, CYREG_B1_UDB06_MSK
.set ChipWaitTimer4_StsReg__MASK_ST_AUX_CTL_REG, CYREG_B1_UDB06_MSK_ACTL
.set ChipWaitTimer4_StsReg__PER_ST_AUX_CTL_REG, CYREG_B1_UDB06_MSK_ACTL
.set ChipWaitTimer4_StsReg__STATUS_AUX_CTL_REG, CYREG_B1_UDB06_ACTL
.set ChipWaitTimer4_StsReg__STATUS_CNT_REG, CYREG_B1_UDB06_ST_CTL
.set ChipWaitTimer4_StsReg__STATUS_CONTROL_REG, CYREG_B1_UDB06_ST_CTL
.set ChipWaitTimer4_StsReg__STATUS_REG, CYREG_B1_UDB06_ST

/* ChipWaitTimer5 */
.set ChipWaitTimer5_datapath_u0__16BIT_A0_REG, CYREG_B0_UDB04_05_A0
.set ChipWaitTimer5_datapath_u0__16BIT_A1_REG, CYREG_B0_UDB04_05_A1
.set ChipWaitTimer5_datapath_u0__16BIT_D0_REG, CYREG_B0_UDB04_05_D0
.set ChipWaitTimer5_datapath_u0__16BIT_D1_REG, CYREG_B0_UDB04_05_D1
.set ChipWaitTimer5_datapath_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB04_05_ACTL
.set ChipWaitTimer5_datapath_u0__16BIT_F0_REG, CYREG_B0_UDB04_05_F0
.set ChipWaitTimer5_datapath_u0__16BIT_F1_REG, CYREG_B0_UDB04_05_F1
.set ChipWaitTimer5_datapath_u0__A0_A1_REG, CYREG_B0_UDB04_A0_A1
.set ChipWaitTimer5_datapath_u0__A0_REG, CYREG_B0_UDB04_A0
.set ChipWaitTimer5_datapath_u0__A1_REG, CYREG_B0_UDB04_A1
.set ChipWaitTimer5_datapath_u0__D0_D1_REG, CYREG_B0_UDB04_D0_D1
.set ChipWaitTimer5_datapath_u0__D0_REG, CYREG_B0_UDB04_D0
.set ChipWaitTimer5_datapath_u0__D1_REG, CYREG_B0_UDB04_D1
.set ChipWaitTimer5_datapath_u0__DP_AUX_CTL_REG, CYREG_B0_UDB04_ACTL
.set ChipWaitTimer5_datapath_u0__F0_F1_REG, CYREG_B0_UDB04_F0_F1
.set ChipWaitTimer5_datapath_u0__F0_REG, CYREG_B0_UDB04_F0
.set ChipWaitTimer5_datapath_u0__F1_REG, CYREG_B0_UDB04_F1
.set ChipWaitTimer5_datapath_u1__16BIT_A0_REG, CYREG_B0_UDB05_06_A0
.set ChipWaitTimer5_datapath_u1__16BIT_A1_REG, CYREG_B0_UDB05_06_A1
.set ChipWaitTimer5_datapath_u1__16BIT_D0_REG, CYREG_B0_UDB05_06_D0
.set ChipWaitTimer5_datapath_u1__16BIT_D1_REG, CYREG_B0_UDB05_06_D1
.set ChipWaitTimer5_datapath_u1__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB05_06_ACTL
.set ChipWaitTimer5_datapath_u1__16BIT_F0_REG, CYREG_B0_UDB05_06_F0
.set ChipWaitTimer5_datapath_u1__16BIT_F1_REG, CYREG_B0_UDB05_06_F1
.set ChipWaitTimer5_datapath_u1__A0_A1_REG, CYREG_B0_UDB05_A0_A1
.set ChipWaitTimer5_datapath_u1__A0_REG, CYREG_B0_UDB05_A0
.set ChipWaitTimer5_datapath_u1__A1_REG, CYREG_B0_UDB05_A1
.set ChipWaitTimer5_datapath_u1__D0_D1_REG, CYREG_B0_UDB05_D0_D1
.set ChipWaitTimer5_datapath_u1__D0_REG, CYREG_B0_UDB05_D0
.set ChipWaitTimer5_datapath_u1__D1_REG, CYREG_B0_UDB05_D1
.set ChipWaitTimer5_datapath_u1__DP_AUX_CTL_REG, CYREG_B0_UDB05_ACTL
.set ChipWaitTimer5_datapath_u1__F0_F1_REG, CYREG_B0_UDB05_F0_F1
.set ChipWaitTimer5_datapath_u1__F0_REG, CYREG_B0_UDB05_F0
.set ChipWaitTimer5_datapath_u1__F1_REG, CYREG_B0_UDB05_F1
.set ChipWaitTimer5_datapath_u1__MSK_DP_AUX_CTL_REG, CYREG_B0_UDB05_MSK_ACTL
.set ChipWaitTimer5_datapath_u1__PER_DP_AUX_CTL_REG, CYREG_B0_UDB05_MSK_ACTL
.set ChipWaitTimer5_StsReg__0__MASK, 0x01
.set ChipWaitTimer5_StsReg__0__POS, 0
.set ChipWaitTimer5_StsReg__1__MASK, 0x02
.set ChipWaitTimer5_StsReg__1__POS, 1
.set ChipWaitTimer5_StsReg__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB04_05_ACTL
.set ChipWaitTimer5_StsReg__16BIT_STATUS_REG, CYREG_B0_UDB04_05_ST
.set ChipWaitTimer5_StsReg__MASK, 0x03
.set ChipWaitTimer5_StsReg__MASK_REG, CYREG_B0_UDB04_MSK
.set ChipWaitTimer5_StsReg__STATUS_AUX_CTL_REG, CYREG_B0_UDB04_ACTL
.set ChipWaitTimer5_StsReg__STATUS_REG, CYREG_B0_UDB04_ST

/* ChipWaitTimer6 */
.set ChipWaitTimer6_datapath_u0__16BIT_A0_REG, CYREG_B1_UDB06_07_A0
.set ChipWaitTimer6_datapath_u0__16BIT_A1_REG, CYREG_B1_UDB06_07_A1
.set ChipWaitTimer6_datapath_u0__16BIT_D0_REG, CYREG_B1_UDB06_07_D0
.set ChipWaitTimer6_datapath_u0__16BIT_D1_REG, CYREG_B1_UDB06_07_D1
.set ChipWaitTimer6_datapath_u0__16BIT_DP_AUX_CTL_REG, CYREG_B1_UDB06_07_ACTL
.set ChipWaitTimer6_datapath_u0__16BIT_F0_REG, CYREG_B1_UDB06_07_F0
.set ChipWaitTimer6_datapath_u0__16BIT_F1_REG, CYREG_B1_UDB06_07_F1
.set ChipWaitTimer6_datapath_u0__A0_A1_REG, CYREG_B1_UDB06_A0_A1
.set ChipWaitTimer6_datapath_u0__A0_REG, CYREG_B1_UDB06_A0
.set ChipWaitTimer6_datapath_u0__A1_REG, CYREG_B1_UDB06_A1
.set ChipWaitTimer6_datapath_u0__D0_D1_REG, CYREG_B1_UDB06_D0_D1
.set ChipWaitTimer6_datapath_u0__D0_REG, CYREG_B1_UDB06_D0
.set ChipWaitTimer6_datapath_u0__D1_REG, CYREG_B1_UDB06_D1
.set ChipWaitTimer6_datapath_u0__DP_AUX_CTL_REG, CYREG_B1_UDB06_ACTL
.set ChipWaitTimer6_datapath_u0__F0_F1_REG, CYREG_B1_UDB06_F0_F1
.set ChipWaitTimer6_datapath_u0__F0_REG, CYREG_B1_UDB06_F0
.set ChipWaitTimer6_datapath_u0__F1_REG, CYREG_B1_UDB06_F1
.set ChipWaitTimer6_datapath_u0__MSK_DP_AUX_CTL_REG, CYREG_B1_UDB06_MSK_ACTL
.set ChipWaitTimer6_datapath_u0__PER_DP_AUX_CTL_REG, CYREG_B1_UDB06_MSK_ACTL
.set ChipWaitTimer6_datapath_u1__16BIT_A0_REG, CYREG_B1_UDB07_08_A0
.set ChipWaitTimer6_datapath_u1__16BIT_A1_REG, CYREG_B1_UDB07_08_A1
.set ChipWaitTimer6_datapath_u1__16BIT_D0_REG, CYREG_B1_UDB07_08_D0
.set ChipWaitTimer6_datapath_u1__16BIT_D1_REG, CYREG_B1_UDB07_08_D1
.set ChipWaitTimer6_datapath_u1__16BIT_DP_AUX_CTL_REG, CYREG_B1_UDB07_08_ACTL
.set ChipWaitTimer6_datapath_u1__16BIT_F0_REG, CYREG_B1_UDB07_08_F0
.set ChipWaitTimer6_datapath_u1__16BIT_F1_REG, CYREG_B1_UDB07_08_F1
.set ChipWaitTimer6_datapath_u1__A0_A1_REG, CYREG_B1_UDB07_A0_A1
.set ChipWaitTimer6_datapath_u1__A0_REG, CYREG_B1_UDB07_A0
.set ChipWaitTimer6_datapath_u1__A1_REG, CYREG_B1_UDB07_A1
.set ChipWaitTimer6_datapath_u1__D0_D1_REG, CYREG_B1_UDB07_D0_D1
.set ChipWaitTimer6_datapath_u1__D0_REG, CYREG_B1_UDB07_D0
.set ChipWaitTimer6_datapath_u1__D1_REG, CYREG_B1_UDB07_D1
.set ChipWaitTimer6_datapath_u1__DP_AUX_CTL_REG, CYREG_B1_UDB07_ACTL
.set ChipWaitTimer6_datapath_u1__F0_F1_REG, CYREG_B1_UDB07_F0_F1
.set ChipWaitTimer6_datapath_u1__F0_REG, CYREG_B1_UDB07_F0
.set ChipWaitTimer6_datapath_u1__F1_REG, CYREG_B1_UDB07_F1
.set ChipWaitTimer6_StsReg__0__MASK, 0x01
.set ChipWaitTimer6_StsReg__0__POS, 0
.set ChipWaitTimer6_StsReg__1__MASK, 0x02
.set ChipWaitTimer6_StsReg__1__POS, 1
.set ChipWaitTimer6_StsReg__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB06_07_ACTL
.set ChipWaitTimer6_StsReg__16BIT_STATUS_REG, CYREG_B0_UDB06_07_ST
.set ChipWaitTimer6_StsReg__MASK, 0x03
.set ChipWaitTimer6_StsReg__MASK_REG, CYREG_B0_UDB06_MSK
.set ChipWaitTimer6_StsReg__STATUS_AUX_CTL_REG, CYREG_B0_UDB06_ACTL
.set ChipWaitTimer6_StsReg__STATUS_REG, CYREG_B0_UDB06_ST

/* ChipWaitTimer7 */
.set ChipWaitTimer7_datapath_u0__16BIT_A0_REG, CYREG_B0_UDB06_07_A0
.set ChipWaitTimer7_datapath_u0__16BIT_A1_REG, CYREG_B0_UDB06_07_A1
.set ChipWaitTimer7_datapath_u0__16BIT_D0_REG, CYREG_B0_UDB06_07_D0
.set ChipWaitTimer7_datapath_u0__16BIT_D1_REG, CYREG_B0_UDB06_07_D1
.set ChipWaitTimer7_datapath_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB06_07_ACTL
.set ChipWaitTimer7_datapath_u0__16BIT_F0_REG, CYREG_B0_UDB06_07_F0
.set ChipWaitTimer7_datapath_u0__16BIT_F1_REG, CYREG_B0_UDB06_07_F1
.set ChipWaitTimer7_datapath_u0__A0_A1_REG, CYREG_B0_UDB06_A0_A1
.set ChipWaitTimer7_datapath_u0__A0_REG, CYREG_B0_UDB06_A0
.set ChipWaitTimer7_datapath_u0__A1_REG, CYREG_B0_UDB06_A1
.set ChipWaitTimer7_datapath_u0__D0_D1_REG, CYREG_B0_UDB06_D0_D1
.set ChipWaitTimer7_datapath_u0__D0_REG, CYREG_B0_UDB06_D0
.set ChipWaitTimer7_datapath_u0__D1_REG, CYREG_B0_UDB06_D1
.set ChipWaitTimer7_datapath_u0__DP_AUX_CTL_REG, CYREG_B0_UDB06_ACTL
.set ChipWaitTimer7_datapath_u0__F0_F1_REG, CYREG_B0_UDB06_F0_F1
.set ChipWaitTimer7_datapath_u0__F0_REG, CYREG_B0_UDB06_F0
.set ChipWaitTimer7_datapath_u0__F1_REG, CYREG_B0_UDB06_F1
.set ChipWaitTimer7_datapath_u1__16BIT_A0_REG, CYREG_B0_UDB07_08_A0
.set ChipWaitTimer7_datapath_u1__16BIT_A1_REG, CYREG_B0_UDB07_08_A1
.set ChipWaitTimer7_datapath_u1__16BIT_D0_REG, CYREG_B0_UDB07_08_D0
.set ChipWaitTimer7_datapath_u1__16BIT_D1_REG, CYREG_B0_UDB07_08_D1
.set ChipWaitTimer7_datapath_u1__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB07_08_ACTL
.set ChipWaitTimer7_datapath_u1__16BIT_F0_REG, CYREG_B0_UDB07_08_F0
.set ChipWaitTimer7_datapath_u1__16BIT_F1_REG, CYREG_B0_UDB07_08_F1
.set ChipWaitTimer7_datapath_u1__A0_A1_REG, CYREG_B0_UDB07_A0_A1
.set ChipWaitTimer7_datapath_u1__A0_REG, CYREG_B0_UDB07_A0
.set ChipWaitTimer7_datapath_u1__A1_REG, CYREG_B0_UDB07_A1
.set ChipWaitTimer7_datapath_u1__D0_D1_REG, CYREG_B0_UDB07_D0_D1
.set ChipWaitTimer7_datapath_u1__D0_REG, CYREG_B0_UDB07_D0
.set ChipWaitTimer7_datapath_u1__D1_REG, CYREG_B0_UDB07_D1
.set ChipWaitTimer7_datapath_u1__DP_AUX_CTL_REG, CYREG_B0_UDB07_ACTL
.set ChipWaitTimer7_datapath_u1__F0_F1_REG, CYREG_B0_UDB07_F0_F1
.set ChipWaitTimer7_datapath_u1__F0_REG, CYREG_B0_UDB07_F0
.set ChipWaitTimer7_datapath_u1__F1_REG, CYREG_B0_UDB07_F1
.set ChipWaitTimer7_datapath_u1__MSK_DP_AUX_CTL_REG, CYREG_B0_UDB07_MSK_ACTL
.set ChipWaitTimer7_datapath_u1__PER_DP_AUX_CTL_REG, CYREG_B0_UDB07_MSK_ACTL
.set ChipWaitTimer7_StsReg__0__MASK, 0x01
.set ChipWaitTimer7_StsReg__0__POS, 0
.set ChipWaitTimer7_StsReg__1__MASK, 0x02
.set ChipWaitTimer7_StsReg__1__POS, 1
.set ChipWaitTimer7_StsReg__16BIT_STATUS_AUX_CTL_REG, CYREG_B1_UDB08_09_ACTL
.set ChipWaitTimer7_StsReg__16BIT_STATUS_REG, CYREG_B1_UDB08_09_ST
.set ChipWaitTimer7_StsReg__MASK, 0x03
.set ChipWaitTimer7_StsReg__MASK_REG, CYREG_B1_UDB08_MSK
.set ChipWaitTimer7_StsReg__STATUS_AUX_CTL_REG, CYREG_B1_UDB08_ACTL
.set ChipWaitTimer7_StsReg__STATUS_REG, CYREG_B1_UDB08_ST

/* Miscellaneous */
.set BCLK__BUS_CLK__HZ, 48000000
.set BCLK__BUS_CLK__KHZ, 48000
.set BCLK__BUS_CLK__MHZ, 48
.set CYDEV_CHIP_DIE_LEOPARD, 1
.set CYDEV_CHIP_DIE_PANTHER, 19
.set CYDEV_CHIP_DIE_PSOC4A, 11
.set CYDEV_CHIP_DIE_PSOC5LP, 18
.set CYDEV_CHIP_DIE_TMA4, 2
.set CYDEV_CHIP_DIE_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_PSOC3, 1
.set CYDEV_CHIP_FAMILY_PSOC4, 2
.set CYDEV_CHIP_FAMILY_PSOC5, 3
.set CYDEV_CHIP_FAMILY_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_USED, CYDEV_CHIP_FAMILY_PSOC5
.set CYDEV_CHIP_JTAG_ID, 0x2E15F069
.set CYDEV_CHIP_MEMBER_3A, 1
.set CYDEV_CHIP_MEMBER_4A, 11
.set CYDEV_CHIP_MEMBER_4C, 16
.set CYDEV_CHIP_MEMBER_4D, 7
.set CYDEV_CHIP_MEMBER_4E, 4
.set CYDEV_CHIP_MEMBER_4F, 12
.set CYDEV_CHIP_MEMBER_4G, 2
.set CYDEV_CHIP_MEMBER_4H, 10
.set CYDEV_CHIP_MEMBER_4I, 15
.set CYDEV_CHIP_MEMBER_4J, 8
.set CYDEV_CHIP_MEMBER_4K, 9
.set CYDEV_CHIP_MEMBER_4L, 14
.set CYDEV_CHIP_MEMBER_4M, 13
.set CYDEV_CHIP_MEMBER_4N, 6
.set CYDEV_CHIP_MEMBER_4O, 5
.set CYDEV_CHIP_MEMBER_4U, 3
.set CYDEV_CHIP_MEMBER_5A, 18
.set CYDEV_CHIP_MEMBER_5B, 17
.set CYDEV_CHIP_MEMBER_UNKNOWN, 0
.set CYDEV_CHIP_MEMBER_USED, CYDEV_CHIP_MEMBER_5B
.set CYDEV_CHIP_DIE_EXPECT, CYDEV_CHIP_MEMBER_USED
.set CYDEV_CHIP_DIE_ACTUAL, CYDEV_CHIP_DIE_EXPECT
.set CYDEV_CHIP_REV_LEOPARD_ES1, 0
.set CYDEV_CHIP_REV_LEOPARD_ES2, 1
.set CYDEV_CHIP_REV_LEOPARD_ES3, 3
.set CYDEV_CHIP_REV_LEOPARD_PRODUCTION, 3
.set CYDEV_CHIP_REV_PANTHER_ES0, 0
.set CYDEV_CHIP_REV_PANTHER_ES1, 1
.set CYDEV_CHIP_REV_PANTHER_PRODUCTION, 1
.set CYDEV_CHIP_REV_PSOC4A_ES0, 17
.set CYDEV_CHIP_REV_PSOC4A_PRODUCTION, 17
.set CYDEV_CHIP_REV_PSOC5LP_ES0, 0
.set CYDEV_CHIP_REV_PSOC5LP_PRODUCTION, 0
.set CYDEV_CHIP_REV_TMA4_ES, 17
.set CYDEV_CHIP_REV_TMA4_ES2, 33
.set CYDEV_CHIP_REV_TMA4_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_3A_ES1, 0
.set CYDEV_CHIP_REVISION_3A_ES2, 1
.set CYDEV_CHIP_REVISION_3A_ES3, 3
.set CYDEV_CHIP_REVISION_3A_PRODUCTION, 3
.set CYDEV_CHIP_REVISION_4A_ES0, 17
.set CYDEV_CHIP_REVISION_4A_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_4C_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4D_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4E_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION_256K, 0
.set CYDEV_CHIP_REVISION_4G_ES, 17
.set CYDEV_CHIP_REVISION_4G_ES2, 33
.set CYDEV_CHIP_REVISION_4G_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_4H_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4I_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4J_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4K_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4L_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4M_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4N_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4O_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4U_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_5A_ES0, 0
.set CYDEV_CHIP_REVISION_5A_ES1, 1
.set CYDEV_CHIP_REVISION_5A_PRODUCTION, 1
.set CYDEV_CHIP_REVISION_5B_ES0, 0
.set CYDEV_CHIP_REVISION_5B_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_USED, CYDEV_CHIP_REVISION_5B_PRODUCTION
.set CYDEV_CHIP_REV_EXPECT, CYDEV_CHIP_REVISION_USED
.set CYDEV_CONFIG_FASTBOOT_ENABLED, 1
.set CYDEV_CONFIG_UNUSED_IO_AllowButWarn, 0
.set CYDEV_CONFIG_UNUSED_IO, CYDEV_CONFIG_UNUSED_IO_AllowButWarn
.set CYDEV_CONFIG_UNUSED_IO_AllowWithInfo, 1
.set CYDEV_CONFIG_UNUSED_IO_Disallowed, 2
.set CYDEV_CONFIGURATION_COMPRESSED, 1
.set CYDEV_CONFIGURATION_DMA, 0
.set CYDEV_CONFIGURATION_ECC, 1
.set CYDEV_CONFIGURATION_IMOENABLED, CYDEV_CONFIG_FASTBOOT_ENABLED
.set CYDEV_CONFIGURATION_MODE_COMPRESSED, 0
.set CYDEV_CONFIGURATION_MODE, CYDEV_CONFIGURATION_MODE_COMPRESSED
.set CYDEV_CONFIGURATION_MODE_DMA, 2
.set CYDEV_CONFIGURATION_MODE_UNCOMPRESSED, 1
.set CYDEV_DEBUG_ENABLE_MASK, 0x20
.set CYDEV_DEBUG_ENABLE_REGISTER, CYREG_MLOGIC_DEBUG
.set CYDEV_DEBUGGING_DPS_SWD, 2
.set CYDEV_DEBUGGING_DPS_SWD_SWV, 6
.set CYDEV_DEBUGGING_DPS, CYDEV_DEBUGGING_DPS_SWD_SWV
.set CYDEV_DEBUGGING_ENABLE, 1
.set CYDEV_DEBUGGING_XRES, 0
.set CYDEV_DMA_CHANNELS_AVAILABLE, 24
.set CYDEV_ECC_ENABLE, 0
.set CYDEV_HEAP_SIZE, 0x1000
.set CYDEV_INSTRUCT_CACHE_ENABLED, 1
.set CYDEV_INTR_RISING, 0x00000000
.set CYDEV_IS_EXPORTING_CODE, 0
.set CYDEV_IS_IMPORTING_CODE, 0
.set CYDEV_PROJ_TYPE, 2
.set CYDEV_PROJ_TYPE_BOOTLOADER, 1
.set CYDEV_PROJ_TYPE_LAUNCHER, 5
.set CYDEV_PROJ_TYPE_LOADABLE, 2
.set CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER, 4
.set CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER, 3
.set CYDEV_PROJ_TYPE_STANDARD, 0
.set CYDEV_PROTECTION_ENABLE, 0
.set CYDEV_STACK_SIZE, 0x4000
.set CYDEV_USB_CLK_OSC_LOCKING_ENABLED_AT_PWR_UP, 1
.set CYDEV_USE_BUNDLED_CMSIS, 1
.set CYDEV_VARIABLE_VDDA, 0
.set CYDEV_VDDA_MV, 5000
.set CYDEV_VDDD_MV, 5000
.set CYDEV_VDDIO0_MV, 5000
.set CYDEV_VDDIO1_MV, 5000
.set CYDEV_VDDIO2_MV, 5000
.set CYDEV_VDDIO3_MV, 5000
.set CYDEV_VIO0_MV, 5000
.set CYDEV_VIO1_MV, 5000
.set CYDEV_VIO2_MV, 5000
.set CYDEV_VIO3_MV, 5000
.set CYIPBLOCK_ARM_CM3_VERSION, 0
.set CYIPBLOCK_P3_ANAIF_VERSION, 0
.set CYIPBLOCK_P3_CAPSENSE_VERSION, 0
.set CYIPBLOCK_P3_COMP_VERSION, 0
.set CYIPBLOCK_P3_DMA_VERSION, 0
.set CYIPBLOCK_P3_DRQ_VERSION, 0
.set CYIPBLOCK_P3_EMIF_VERSION, 0
.set CYIPBLOCK_P3_I2C_VERSION, 0
.set CYIPBLOCK_P3_LCD_VERSION, 0
.set CYIPBLOCK_P3_LPF_VERSION, 0
.set CYIPBLOCK_P3_PM_VERSION, 0
.set CYIPBLOCK_P3_TIMER_VERSION, 0
.set CYIPBLOCK_P3_USB_VERSION, 0
.set CYIPBLOCK_P3_VIDAC_VERSION, 0
.set CYIPBLOCK_P3_VREF_VERSION, 0
.set CYIPBLOCK_S8_GPIO_VERSION, 0
.set CYIPBLOCK_S8_IRQ_VERSION, 0
.set CYIPBLOCK_S8_SAR_VERSION, 0
.set CYIPBLOCK_S8_SIO_VERSION, 0
.set CYIPBLOCK_S8_UDB_VERSION, 0
.set DMA_CHANNELS_USED__MASK0, 0x00000000
.set CYDEV_BOOTLOADER_ENABLE, 0
.endif
