[06/08 20:01:17      0s] 
[06/08 20:01:17      0s] Cadence Innovus(TM) Implementation System.
[06/08 20:01:17      0s] Copyright 2020 Cadence Design Systems, Inc. All rights reserved worldwide.
[06/08 20:01:17      0s] 
[06/08 20:01:17      0s] Version:	v20.10-p004_1, built Thu May 7 20:02:41 PDT 2020
[06/08 20:01:17      0s] Options:	
[06/08 20:01:17      0s] Date:		Sun Jun  8 20:01:17 2025
[06/08 20:01:17      0s] Host:		nc-csuaf4-l01.apporto.com (x86_64 w/Linux 3.10.0-1160.59.1.el7.x86_64) (4cores*8cpus*Intel(R) Xeon(R) Platinum 8375C CPU @ 2.90GHz 55296KB)
[06/08 20:01:17      0s] OS:		CentOS Linux release 7.9.2009 (Core)
[06/08 20:01:17      0s] 
[06/08 20:01:17      0s] License:
[06/08 20:01:17      0s] 		invs	Innovus Implementation System	20.1	checkout succeeded
[06/08 20:01:17      0s] 		8 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.
[06/08 20:01:27      8s] **WARN: (IMPOPT-801):	Genus executable not found in PATH. Install Genus, add the path to the genus executable in the PATH variable and rerun Innovus.
[06/08 20:01:28      8s] @(#)CDS: Innovus v20.10-p004_1 (64bit) 05/07/2020 20:02 (Linux 2.6.32-431.11.2.el6.x86_64)
[06/08 20:01:28      8s] @(#)CDS: NanoRoute 20.10-p004_1 NR200413-0234/20_10-UB (database version 18.20.505) {superthreading v1.69}
[06/08 20:01:28      8s] @(#)CDS: AAE 20.10-p005 (64bit) 05/07/2020 (Linux 2.6.32-431.11.2.el6.x86_64)
[06/08 20:01:28      8s] @(#)CDS: CTE 20.10-p005_1 () Apr 14 2020 09:14:28 ( )
[06/08 20:01:28      8s] @(#)CDS: SYNTECH 20.10-b004_1 () Mar 12 2020 22:18:21 ( )
[06/08 20:01:28      8s] @(#)CDS: CPE v20.10-p006
[06/08 20:01:28      8s] @(#)CDS: IQuantus/TQuantus 19.1.3-s155 (64bit) Sun Nov 3 18:26:52 PST 2019 (Linux 2.6.32-431.11.2.el6.x86_64)
[06/08 20:01:28      8s] @(#)CDS: OA 22.60-p028 Tue Dec  3 14:08:48 2019
[06/08 20:01:28      8s] @(#)CDS: SGN 19.10-d001 (24-May-2019) (64 bit executable, Qt5.9.0)
[06/08 20:01:28      8s] @(#)CDS: RCDB 11.15.0
[06/08 20:01:28      8s] @(#)CDS: STYLUS 20.10-p002_1 (03/12/2020 10:11 PDT)
[06/08 20:01:28      8s] Create and set the environment variable TMPDIR to /tmp/innovus_temp_11176_nc-csuaf4-l01.apporto.com_c11879_csufresno_JAf0yZ.

[06/08 20:01:28      8s] Change the soft stacksize limit to 0.2%RAM (62 mbytes). Set global soft_stack_size_limit to change the value.
[06/08 20:01:29      9s] 
[06/08 20:01:29      9s] **INFO:  MMMC transition support version v31-84 
[06/08 20:01:29      9s] 
[06/08 20:01:29      9s] <CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
[06/08 20:01:29      9s] <CMD> suppressMessage ENCEXT-2799
[06/08 20:01:29      9s] <CMD> win
[06/08 20:01:48     10s] <CMD> set init_verilog tile_pe.vg
[06/08 20:01:48     10s] <CMD> set init_mmmc_file tile_pe.view
[06/08 20:01:48     10s] <CMD> set init_gnd_net VSS
[06/08 20:01:48     10s] <CMD> set init_pwr_net VDD
[06/08 20:01:48     10s] <CMD> set init_lef_file /synopsys/Nangate_FreePDK45/NangateOpenCellLibrary_PDKv1_3_v2010_12/Back_End/lef/NangateOpenCellLibrary.lef
[06/08 20:01:48     10s] <CMD> set ::TimeLib::tsgMarkCellLatchConstructFlag 1
[06/08 20:01:48     10s] <CMD> set conf_qxconf_file NULL
[06/08 20:01:48     10s] <CMD> set conf_qxlib_file NULL
[06/08 20:01:48     10s] <CMD> set defHierChar /
[06/08 20:01:48     10s] <CMD> set distributed_client_message_echo 1
[06/08 20:01:48     10s] <CMD> set distributed_mmmc_disable_reports_auto_redirection 0
[06/08 20:01:48     10s] <CMD> set enc_enable_print_mode_command_reset_options 1
[06/08 20:01:48     10s] <CMD> get_message -id GLOBAL-100 -suppress
[06/08 20:01:48     10s] <CMD> get_message -id GLOBAL-100 -suppress
[06/08 20:01:48     10s] <CMD> set latch_time_borrow_mode max_borrow
[06/08 20:01:48     10s] <CMD> set pegDefaultResScaleFactor 1
[06/08 20:01:48     10s] <CMD> set pegDetailResScaleFactor 1
[06/08 20:01:48     10s] <CMD> get_message -id GLOBAL-100 -suppress
[06/08 20:01:48     10s] <CMD> get_message -id GLOBAL-100 -suppress
[06/08 20:01:48     10s] <CMD> set report_inactive_arcs_format {from to when arc_type sense reason}
[06/08 20:01:48     10s] **WARN: (IMPUDM-33):	Global variable "timing_enable_default_delay_arc" is obsolete and will be removed in a future release. The obsolete variable still works in this release, but to avoid this warning and to ensure compatibility with future releases, remove the obsolete variable from your script.
[06/08 20:01:48     10s] <CMD> get_message -id GLOBAL-100 -suppress
[06/08 20:01:48     10s] <CMD> suppressMessage -silent GLOBAL-100
[06/08 20:01:48     10s] <CMD> unsuppressMessage -silent GLOBAL-100
[06/08 20:01:48     10s] **WARN: (IMPUDM-33):	Global variable "timing_enable_default_delay_arc" is obsolete and will be removed in a future release. The obsolete variable still works in this release, but to avoid this warning and to ensure compatibility with future releases, remove the obsolete variable from your script.
[06/08 20:01:48     10s] <CMD> get_message -id GLOBAL-100 -suppress
[06/08 20:01:48     10s] <CMD> suppressMessage -silent GLOBAL-100
[06/08 20:01:48     10s] <CMD> unsuppressMessage -silent GLOBAL-100
[06/08 20:01:48     10s] <CMD> set timing_enable_default_delay_arc 1
[06/08 20:05:13     19s] <CMD> set init_verilog tile_pe.vg
[06/08 20:05:13     19s] <CMD> set init_mmmc_file tile_pe.view
[06/08 20:05:13     19s] <CMD> set init_gnd_net VSS
[06/08 20:05:13     19s] <CMD> set init_pwr_net VDD
[06/08 20:05:13     19s] <CMD> set init_lef_file /synopsys/Nangate_FreePDK45/NangateOpenCellLibrary_PDKv1_3_v2010_12/Back_End/lef/NangateOpenCellLibrary.lef
[06/08 20:05:13     19s] <CMD> set ::TimeLib::tsgMarkCellLatchConstructFlag 1
[06/08 20:05:13     19s] <CMD> set conf_qxconf_file NULL
[06/08 20:05:13     19s] <CMD> set conf_qxlib_file NULL
[06/08 20:05:13     19s] <CMD> set defHierChar /
[06/08 20:05:13     19s] <CMD> set distributed_client_message_echo 1
[06/08 20:05:13     19s] <CMD> set distributed_mmmc_disable_reports_auto_redirection 0
[06/08 20:05:13     19s] <CMD> set enc_enable_print_mode_command_reset_options 1
[06/08 20:05:13     19s] <CMD> get_message -id GLOBAL-100 -suppress
[06/08 20:05:13     19s] <CMD> get_message -id GLOBAL-100 -suppress
[06/08 20:05:13     19s] <CMD> set latch_time_borrow_mode max_borrow
[06/08 20:05:13     19s] <CMD> set pegDefaultResScaleFactor 1
[06/08 20:05:13     19s] <CMD> set pegDetailResScaleFactor 1
[06/08 20:05:13     19s] <CMD> get_message -id GLOBAL-100 -suppress
[06/08 20:05:13     19s] <CMD> get_message -id GLOBAL-100 -suppress
[06/08 20:05:13     19s] <CMD> set report_inactive_arcs_format {from to when arc_type sense reason}
[06/08 20:05:13     19s] **WARN: (IMPUDM-33):	Global variable "timing_enable_default_delay_arc" is obsolete and will be removed in a future release. The obsolete variable still works in this release, but to avoid this warning and to ensure compatibility with future releases, remove the obsolete variable from your script.
[06/08 20:05:13     19s] <CMD> get_message -id GLOBAL-100 -suppress
[06/08 20:05:13     19s] <CMD> suppressMessage -silent GLOBAL-100
[06/08 20:05:13     19s] <CMD> unsuppressMessage -silent GLOBAL-100
[06/08 20:05:13     19s] **WARN: (IMPUDM-33):	Global variable "timing_enable_default_delay_arc" is obsolete and will be removed in a future release. The obsolete variable still works in this release, but to avoid this warning and to ensure compatibility with future releases, remove the obsolete variable from your script.
[06/08 20:05:13     19s] <CMD> get_message -id GLOBAL-100 -suppress
[06/08 20:05:13     19s] <CMD> suppressMessage -silent GLOBAL-100
[06/08 20:05:13     19s] <CMD> unsuppressMessage -silent GLOBAL-100
[06/08 20:05:13     19s] <CMD> set timing_enable_default_delay_arc 1
[06/08 20:05:29     20s] <CMD> init_design
[06/08 20:05:29     20s] #% Begin Load MMMC data ... (date=06/08 20:05:29, mem=555.7M)
[06/08 20:05:29     20s] #% End Load MMMC data ... (date=06/08 20:05:29, total cpu=0:00:00.0, real=0:00:00.0, peak res=555.9M, current mem=555.9M)
[06/08 20:05:29     20s] 
[06/08 20:05:29     20s] Loading LEF file /synopsys/Nangate_FreePDK45/NangateOpenCellLibrary_PDKv1_3_v2010_12/Back_End/lef/NangateOpenCellLibrary.lef ...
[06/08 20:05:29     20s] Set DBUPerIGU to M2 pitch 380.
[06/08 20:05:29     20s] 
[06/08 20:05:29     20s] viaInitial starts at Sun Jun  8 20:05:29 2025
viaInitial ends at Sun Jun  8 20:05:29 2025

##  Check design process and node:  
##  Both design process and tech node are not set.

[06/08 20:05:29     20s] Loading view definition file from tile_pe.view
[06/08 20:05:29     20s] Reading worst timing library '/synopsys/Nangate_FreePDK45/NangateOpenCellLibrary_PDKv1_3_v2010_12/Front_End/Liberty/CCS/NangateOpenCellLibrary_worst_low_ccs.lib' ...
[06/08 20:05:30     21s] Read 134 cells in library 'NangateOpenCellLibrary' 
[06/08 20:05:30     21s] Reading fast timing library '/synopsys/Nangate_FreePDK45/NangateOpenCellLibrary_PDKv1_3_v2010_12/Front_End/Liberty/CCS/NangateOpenCellLibrary_fast_ccs.lib' ...
[06/08 20:05:31     22s] Read 134 cells in library 'NangateOpenCellLibrary' 
[06/08 20:05:31     22s] Ending "PreSetAnalysisView" (total cpu=0:00:02.5, real=0:00:02.0, peak res=678.1M, current mem=569.0M)
[06/08 20:05:31     22s] *** End library_loading (cpu=0.04min, real=0.03min, mem=11.0M, fe_cpu=0.38min, fe_real=4.23min, fe_mem=737.5M) ***
[06/08 20:05:31     22s] #% Begin Load netlist data ... (date=06/08 20:05:31, mem=569.0M)
[06/08 20:05:31     22s] *** Begin netlist parsing (mem=737.5M) ***
[06/08 20:05:31     22s] Created 134 new cells from 2 timing libraries.
[06/08 20:05:31     22s] Reading netlist ...
[06/08 20:05:31     22s] Backslashed names will retain backslash and a trailing blank character.
[06/08 20:05:31     22s] Reading verilog netlist 'tile_pe.vg'
[06/08 20:05:31     22s] 
[06/08 20:05:31     22s] *** Memory Usage v#1 (Current mem = 737.488M, initial mem = 268.238M) ***
[06/08 20:05:31     22s] *** End netlist parsing (cpu=0:00:00.0, real=0:00:00.0, mem=737.5M) ***
[06/08 20:05:31     22s] #% End Load netlist data ... (date=06/08 20:05:31, total cpu=0:00:00.0, real=0:00:00.0, peak res=574.1M, current mem=574.1M)
[06/08 20:05:31     22s] Top level cell is tile_pe.
[06/08 20:05:31     22s] Hooked 268 DB cells to tlib cells.
[06/08 20:05:31     22s] Ending "BindLib:" (total cpu=0:00:00.0, real=0:00:00.0, peak res=584.2M, current mem=584.2M)
[06/08 20:05:31     22s] Starting recursive module instantiation check.
[06/08 20:05:31     22s] No recursion found.
[06/08 20:05:31     22s] Building hierarchical netlist for Cell tile_pe ...
[06/08 20:05:31     22s] *** Netlist is unique.
[06/08 20:05:31     22s] Setting Std. cell height to 2800 DBU (smallest netlist inst).
[06/08 20:05:31     22s] ** info: there are 269 modules.
[06/08 20:05:31     22s] ** info: there are 653 stdCell insts.
[06/08 20:05:31     22s] 
[06/08 20:05:31     22s] *** Memory Usage v#1 (Current mem = 778.914M, initial mem = 268.238M) ***
[06/08 20:05:32     22s] Generated pitch 1.68 in metal10 is different from 1.6 defined in technology file in preferred direction.
[06/08 20:05:32     22s] Generated pitch 0.84 in metal8 is different from 0.8 defined in technology file in preferred direction.
[06/08 20:05:32     22s] Generated pitch 0.84 in metal7 is different from 0.8 defined in technology file in preferred direction.
[06/08 20:05:32     22s] Set Default Net Delay as 1000 ps.
[06/08 20:05:32     22s] Set Default Net Load as 0.5 pF. 
[06/08 20:05:32     22s] Set Default Input Pin Transition as 0.1 ps.
[06/08 20:05:32     22s] Extraction setup Started 
[06/08 20:05:32     22s] Initializing multi-corner RC extraction with 1 active RC Corners ...
[06/08 20:05:32     22s] **WARN: (IMPEXT-2773):	The via resistance between layers M0 and M1 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
[06/08 20:05:32     22s] Type 'man IMPEXT-2773' for more detail.
[06/08 20:05:32     22s] **WARN: (IMPEXT-2773):	The via resistance between layers M1 and M2 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
[06/08 20:05:32     22s] Type 'man IMPEXT-2773' for more detail.
[06/08 20:05:32     22s] **WARN: (IMPEXT-2773):	The via resistance between layers M2 and M3 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
[06/08 20:05:32     22s] Type 'man IMPEXT-2773' for more detail.
[06/08 20:05:32     22s] **WARN: (IMPEXT-2773):	The via resistance between layers M3 and M4 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
[06/08 20:05:32     22s] Type 'man IMPEXT-2773' for more detail.
[06/08 20:05:32     22s] **WARN: (IMPEXT-2773):	The via resistance between layers M4 and M5 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
[06/08 20:05:32     22s] Type 'man IMPEXT-2773' for more detail.
[06/08 20:05:32     22s] **WARN: (IMPEXT-2773):	The via resistance between layers M5 and M6 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
[06/08 20:05:32     22s] Type 'man IMPEXT-2773' for more detail.
[06/08 20:05:32     22s] **WARN: (IMPEXT-2773):	The via resistance between layers M6 and M7 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
[06/08 20:05:32     22s] Type 'man IMPEXT-2773' for more detail.
[06/08 20:05:32     22s] **WARN: (IMPEXT-2773):	The via resistance between layers M7 and M8 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
[06/08 20:05:32     22s] Type 'man IMPEXT-2773' for more detail.
[06/08 20:05:32     22s] **WARN: (IMPEXT-2773):	The via resistance between layers M8 and M9 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
[06/08 20:05:32     22s] Type 'man IMPEXT-2773' for more detail.
[06/08 20:05:32     22s] **WARN: (IMPEXT-2773):	The via resistance between layers M9 and M10 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
[06/08 20:05:32     22s] Type 'man IMPEXT-2773' for more detail.
[06/08 20:05:32     22s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M1 is not defined in the cap table. Therefore, the LEF value 0.38 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[06/08 20:05:32     22s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M2 is not defined in the cap table. Therefore, the LEF value 0.25 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[06/08 20:05:32     22s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M3 is not defined in the cap table. Therefore, the LEF value 0.25 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[06/08 20:05:32     22s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M4 is not defined in the cap table. Therefore, the LEF value 0.21 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[06/08 20:05:32     22s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M5 is not defined in the cap table. Therefore, the LEF value 0.21 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[06/08 20:05:32     22s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M6 is not defined in the cap table. Therefore, the LEF value 0.21 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[06/08 20:05:32     22s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M7 is not defined in the cap table. Therefore, the LEF value 0.075 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[06/08 20:05:32     22s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M8 is not defined in the cap table. Therefore, the LEF value 0.075 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[06/08 20:05:32     22s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M9 is not defined in the cap table. Therefore, the LEF value 0.03 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[06/08 20:05:32     22s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M10 is not defined in the cap table. Therefore, the LEF value 0.03 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[06/08 20:05:32     22s] Summary of Active RC-Corners : 
[06/08 20:05:32     22s]  
[06/08 20:05:32     22s]  Analysis View: worst
[06/08 20:05:32     22s]     RC-Corner Name        : default_rc_corner
[06/08 20:05:32     22s]     RC-Corner Index       : 0
[06/08 20:05:32     22s]     RC-Corner Temperature : 25 Celsius
[06/08 20:05:32     22s]     RC-Corner Cap Table   : ''
[06/08 20:05:32     22s]     RC-Corner PreRoute Res Factor         : 1
[06/08 20:05:32     22s]     RC-Corner PreRoute Cap Factor         : 1
[06/08 20:05:32     22s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[06/08 20:05:32     22s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[06/08 20:05:32     22s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[06/08 20:05:32     22s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from Cap Table]
[06/08 20:05:32     22s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from Cap Table]
[06/08 20:05:32     22s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[06/08 20:05:32     22s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[06/08 20:05:32     22s]  
[06/08 20:05:32     22s]  Analysis View: fast
[06/08 20:05:32     22s]     RC-Corner Name        : default_rc_corner
[06/08 20:05:32     22s]     RC-Corner Index       : 0
[06/08 20:05:32     22s]     RC-Corner Temperature : 25 Celsius
[06/08 20:05:32     22s]     RC-Corner Cap Table   : ''
[06/08 20:05:32     22s]     RC-Corner PreRoute Res Factor         : 1
[06/08 20:05:32     22s]     RC-Corner PreRoute Cap Factor         : 1
[06/08 20:05:32     22s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[06/08 20:05:32     22s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[06/08 20:05:32     22s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[06/08 20:05:32     22s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from Cap Table]
[06/08 20:05:32     22s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from Cap Table]
[06/08 20:05:32     22s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[06/08 20:05:32     22s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[06/08 20:05:32     22s] LayerId::1 widthSet size::1
[06/08 20:05:32     22s] LayerId::2 widthSet size::1
[06/08 20:05:32     22s] LayerId::3 widthSet size::1
[06/08 20:05:32     22s] LayerId::4 widthSet size::1
[06/08 20:05:32     22s] LayerId::5 widthSet size::1
[06/08 20:05:32     22s] LayerId::6 widthSet size::1
[06/08 20:05:32     22s] LayerId::7 widthSet size::1
[06/08 20:05:32     22s] LayerId::8 widthSet size::1
[06/08 20:05:32     22s] LayerId::9 widthSet size::1
[06/08 20:05:32     22s] LayerId::10 widthSet size::1
[06/08 20:05:32     22s] Updating RC grid for preRoute extraction ...
[06/08 20:05:32     22s] Initializing multi-corner resistance tables ...
[06/08 20:05:32     22s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 20:05:32     22s] {RT default_rc_corner 0 10 10 {4 1} {7 0} {9 0} 3}
[06/08 20:05:32     22s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.000000 ; uaWl: 0.000000 ; uaWlH: 0.000000 ; aWlH: 0.000000 ; Pmax: 0.850000 ; wcR: 0.000000 ; newSi: 0.000000 ; pMod: 80 ; 
[06/08 20:05:32     22s] *Info: initialize multi-corner CTS.
[06/08 20:05:32     22s] Ending "SetAnalysisView" (total cpu=0:00:00.0, real=0:00:00.0, peak res=760.4M, current mem=595.4M)
[06/08 20:05:32     22s] Reading timing constraints file 'tile_pe.sdc' ...
[06/08 20:05:32     22s] Current (total cpu=0:00:23.0, real=0:04:15, peak res=771.6M, current mem=771.6M)
[06/08 20:05:32     23s] **WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File tile_pe.sdc, Line 8).
[06/08 20:05:32     23s] 
[06/08 20:05:32     23s] **WARN: (TCLNL-330):	set_input_delay on clock root 'clk' is not supported. You should use the -source option to set_clock_latency to provide this offset. You can also use the global timing_allow_input_delay_on_clock_source to allow set_input_delay assertion to have an effect on clock source paths beginning at this clock root. (File tile_pe.sdc, Line 52).
[06/08 20:05:32     23s] 
[06/08 20:05:32     23s] INFO (CTE): Reading of timing constraints file tile_pe.sdc completed, with 2 WARNING
[06/08 20:05:32     23s] WARNING (CTE-25): Line: 9 of File tile_pe.sdc : Skipped unsupported command: set_max_area
[06/08 20:05:32     23s] 
[06/08 20:05:32     23s] 
[06/08 20:05:32     23s] Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=791.1M, current mem=791.1M)
[06/08 20:05:32     23s] Current (total cpu=0:00:23.0, real=0:04:15, peak res=791.1M, current mem=791.1M)
[06/08 20:05:32     23s] Creating Cell Server ...(0, 1, 1, 1)
[06/08 20:05:32     23s] Summary for sequential cells identification: 
[06/08 20:05:32     23s]   Identified SBFF number: 16
[06/08 20:05:32     23s]   Identified MBFF number: 0
[06/08 20:05:32     23s]   Identified SB Latch number: 0
[06/08 20:05:32     23s]   Identified MB Latch number: 0
[06/08 20:05:32     23s]   Not identified SBFF number: 0
[06/08 20:05:32     23s]   Not identified MBFF number: 0
[06/08 20:05:32     23s]   Not identified SB Latch number: 0
[06/08 20:05:32     23s]   Not identified MB Latch number: 0
[06/08 20:05:32     23s]   Number of sequential cells which are not FFs: 13
[06/08 20:05:32     23s] Total number of combinational cells: 99
[06/08 20:05:32     23s] Total number of sequential cells: 29
[06/08 20:05:32     23s] Total number of tristate cells: 6
[06/08 20:05:32     23s] Total number of level shifter cells: 0
[06/08 20:05:32     23s] Total number of power gating cells: 0
[06/08 20:05:32     23s] Total number of isolation cells: 0
[06/08 20:05:32     23s] Total number of power switch cells: 0
[06/08 20:05:32     23s] Total number of pulse generator cells: 0
[06/08 20:05:32     23s] Total number of always on buffers: 0
[06/08 20:05:32     23s] Total number of retention cells: 0
[06/08 20:05:32     23s] List of usable buffers: BUF_X1 BUF_X2 BUF_X4 BUF_X8 BUF_X16 BUF_X32 CLKBUF_X1 CLKBUF_X2 CLKBUF_X3
[06/08 20:05:32     23s] Total number of usable buffers: 9
[06/08 20:05:32     23s] List of unusable buffers:
[06/08 20:05:32     23s] Total number of unusable buffers: 0
[06/08 20:05:32     23s] List of usable inverters: INV_X1 INV_X2 INV_X4 INV_X8 INV_X16 INV_X32
[06/08 20:05:32     23s] Total number of usable inverters: 6
[06/08 20:05:32     23s] List of unusable inverters:
[06/08 20:05:32     23s] Total number of unusable inverters: 0
[06/08 20:05:32     23s] List of identified usable delay cells:
[06/08 20:05:32     23s] Total number of identified usable delay cells: 0
[06/08 20:05:32     23s] List of identified unusable delay cells:
[06/08 20:05:32     23s] Total number of identified unusable delay cells: 0
[06/08 20:05:32     23s] Creating Cell Server, finished. 
[06/08 20:05:32     23s] 
[06/08 20:05:32     23s] No delay cells were detected in the set of buffers. Buffers will be used to fix hold violations.
[06/08 20:05:32     23s] Deleting Cell Server ...
[06/08 20:05:32     23s] Ending "Cell type marking" (total cpu=0:00:00.0, real=0:00:00.0, peak res=812.7M, current mem=812.7M)
[06/08 20:05:32     23s] Creating Cell Server ...(0, 0, 0, 0)
[06/08 20:05:32     23s] Summary for sequential cells identification: 
[06/08 20:05:32     23s]   Identified SBFF number: 16
[06/08 20:05:32     23s]   Identified MBFF number: 0
[06/08 20:05:32     23s]   Identified SB Latch number: 0
[06/08 20:05:32     23s]   Identified MB Latch number: 0
[06/08 20:05:32     23s]   Not identified SBFF number: 0
[06/08 20:05:32     23s]   Not identified MBFF number: 0
[06/08 20:05:32     23s]   Not identified SB Latch number: 0
[06/08 20:05:32     23s]   Not identified MB Latch number: 0
[06/08 20:05:32     23s]   Number of sequential cells which are not FFs: 13
[06/08 20:05:32     23s]  Visiting view : worst
[06/08 20:05:32     23s]    : PowerDomain = none : Weighted F : unweighted  = 8.40 (1.000) with rcCorner = 0
[06/08 20:05:32     23s]    : PowerDomain = none : Weighted F : unweighted  = 6.60 (1.000) with rcCorner = -1
[06/08 20:05:32     23s]  Visiting view : fast
[06/08 20:05:32     23s]    : PowerDomain = none : Weighted F : unweighted  = 6.00 (1.000) with rcCorner = 0
[06/08 20:05:32     23s]    : PowerDomain = none : Weighted F : unweighted  = 4.50 (1.000) with rcCorner = -1
[06/08 20:05:32     23s]  Setting StdDelay to 8.40
[06/08 20:05:32     23s] Creating Cell Server, finished. 
[06/08 20:05:32     23s] 
[06/08 20:05:32     23s] 
[06/08 20:05:32     23s] *** Summary of all messages that are not suppressed in this session:
[06/08 20:05:32     23s] Severity  ID               Count  Summary                                  
[06/08 20:05:32     23s] WARNING   IMPEXT-2766         10  The sheet resistance for layer %s is not...
[06/08 20:05:32     23s] WARNING   IMPEXT-2773         10  The via resistance between layers %s and...
[06/08 20:05:32     23s] WARNING   TCLCMD-1461          1  Skipped unsupported command: %s          
[06/08 20:05:32     23s] WARNING   TCLNL-330            1  set_input_delay on clock root '%s' is no...
[06/08 20:05:32     23s] *** Message Summary: 22 warning(s), 0 error(s)
[06/08 20:05:32     23s] 
[06/08 21:16:37    204s] <CMD> set sprCreateIeRingOffset 1.0
[06/08 21:16:37    204s] <CMD> set sprCreateIeRingThreshold 1.0
[06/08 21:16:37    204s] <CMD> set sprCreateIeRingJogDistance 1.0
[06/08 21:16:37    204s] <CMD> set sprCreateIeRingLayers {}
[06/08 21:16:37    204s] <CMD> set sprCreateIeRingOffset 1.0
[06/08 21:16:37    204s] <CMD> set sprCreateIeRingThreshold 1.0
[06/08 21:16:37    204s] <CMD> set sprCreateIeRingJogDistance 1.0
[06/08 21:16:37    204s] <CMD> set sprCreateIeRingLayers {}
[06/08 21:16:37    204s] <CMD> set sprCreateIeStripeWidth 10.0
[06/08 21:16:37    204s] <CMD> set sprCreateIeStripeThreshold 1.0
[06/08 21:16:37    204s] <CMD> set sprCreateIeStripeWidth 10.0
[06/08 21:16:37    204s] <CMD> set sprCreateIeStripeThreshold 1.0
[06/08 21:16:37    204s] <CMD> set sprCreateIeRingOffset 1.0
[06/08 21:16:37    204s] <CMD> set sprCreateIeRingThreshold 1.0
[06/08 21:16:37    204s] <CMD> set sprCreateIeRingJogDistance 1.0
[06/08 21:16:37    204s] <CMD> set sprCreateIeRingLayers {}
[06/08 21:16:37    204s] <CMD> set sprCreateIeStripeWidth 10.0
[06/08 21:16:37    204s] <CMD> set sprCreateIeStripeThreshold 1.0
[06/08 21:17:14    206s] <CMD> getIoFlowFlag
[06/08 21:43:53    274s] <CMD> setIoFlowFlag 0
[06/08 21:43:53    274s] <CMD> floorPlan -coreMarginsBy die -site FreePDK45_38x28_10R_NP_162NW_34O -r 0.958904109589 0.699968 10.0 10 10 10
[06/08 21:43:53    274s] Generated pitch 1.68 in metal10 is different from 1.6 defined in technology file in preferred direction.
[06/08 21:43:53    274s] Generated pitch 0.84 in metal8 is different from 0.8 defined in technology file in preferred direction.
[06/08 21:43:53    274s] Generated pitch 0.84 in metal7 is different from 0.8 defined in technology file in preferred direction.
[06/08 21:43:53    274s] **WARN: (IMPFP-325):	Floorplan of the design is resized. All current floorplan objects are automatically derived based on specified new floorplan. This may change blocks, fixed standard cells, existing routes and blockages.
[06/08 21:43:53    274s] <CMD> uiSetTool select
[06/08 21:43:53    274s] <CMD> getIoFlowFlag
[06/08 21:43:53    274s] <CMD> fit
[06/08 21:44:12    275s] <CMD> getIoFlowFlag
[06/08 21:44:27    276s] <CMD> setIoFlowFlag 0
[06/08 21:44:27    276s] <CMD> floorPlan -site FreePDK45_38x28_10R_NP_162NW_34O -r 0.885627530364 0.699231 1 1 1 1
[06/08 21:44:27    276s] Generated pitch 1.68 in metal10 is different from 1.6 defined in technology file in preferred direction.
[06/08 21:44:27    276s] Generated pitch 0.84 in metal8 is different from 0.8 defined in technology file in preferred direction.
[06/08 21:44:27    276s] Generated pitch 0.84 in metal7 is different from 0.8 defined in technology file in preferred direction.
[06/08 21:44:27    276s] **WARN: (IMPFP-325):	Floorplan of the design is resized. All current floorplan objects are automatically derived based on specified new floorplan. This may change blocks, fixed standard cells, existing routes and blockages.
[06/08 21:44:27    276s] <CMD> uiSetTool select
[06/08 21:44:27    276s] <CMD> getIoFlowFlag
[06/08 21:44:27    276s] <CMD> fit
[06/08 21:47:29    284s] <CMD> clearGlobalNets
[06/08 21:47:29    284s] <CMD> globalNetConnect VDD -type pgpin -pin VDD -instanceBasename *
[06/08 21:47:29    284s] <CMD> globalNetConnect VSS -type pgpin -pin VSS -instanceBasename *
[06/08 21:47:29    284s] <CMD> globalNetConnect VSS -type tielo -pin VSS -instanceBasename *
[06/08 21:47:29    284s] <CMD> globalNetConnect VDD -type tiehi -pin VDD -instanceBasename *
[06/08 21:48:10    286s] <CMD> setAddRingMode -ring_target default -extend_over_row 0 -ignore_rows 0 -avoid_short 0 -skip_crossing_trunks none -stacked_via_top_layer metal10 -stacked_via_bottom_layer metal1 -via_using_exact_crossover_size 1 -orthogonal_only true -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape }
[06/08 21:48:10    286s] The ring targets are set to core/block ring wires.
[06/08 21:48:10    286s] addRing command will consider rows while creating rings.
[06/08 21:48:10    286s] addRing command will disallow rings to go over rows.
[06/08 21:48:10    286s] addRing command will ignore shorts while creating rings.
[06/08 21:48:10    286s] <CMD> addRing -nets {VSS VDD} -type core_rings -follow core -layer {top metal9 bottom metal9 left metal10 right metal10} -width {top 1.8 bottom 1.8 left 1.8 right 1.8} -spacing {top 1.5 bottom 1.5 left 1.5 right 1.5} -offset {top 1.8 bottom 1.8 left 1.8 right 1.8} -center 0 -threshold 0 -jog_distance 0 -snap_wire_center_to_grid None
[06/08 21:48:10    286s] 
[06/08 21:48:10    286s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1023.3M)
[06/08 21:48:10    286s] **WARN: (IMPPP-220):	The power planner does not create core rings outside the design boundary. Check the design boundary, or specify valid offsets.
[06/08 21:48:10    286s] **WARN: (IMPPP-4051):	Fail to add rings. Gaps among IO cells may exist. Execute command addIoFiller to fill gaps among cells before addRing.
[06/08 21:48:10    286s] Type 'man IMPPP-4051' for more detail.
[06/08 21:48:14    286s] <CMD> fit
[06/08 21:48:24    287s] <CMD> set sprCreateIeRingOffset 1.0
[06/08 21:48:24    287s] <CMD> set sprCreateIeRingThreshold 1.0
[06/08 21:48:24    287s] <CMD> set sprCreateIeRingJogDistance 1.0
[06/08 21:48:24    287s] <CMD> set sprCreateIeRingLayers {}
[06/08 21:48:24    287s] <CMD> set sprCreateIeRingOffset 1.0
[06/08 21:48:24    287s] <CMD> set sprCreateIeRingThreshold 1.0
[06/08 21:48:24    287s] <CMD> set sprCreateIeRingJogDistance 1.0
[06/08 21:48:24    287s] <CMD> set sprCreateIeRingLayers {}
[06/08 21:48:24    287s] <CMD> set sprCreateIeStripeWidth 10.0
[06/08 21:48:24    287s] <CMD> set sprCreateIeStripeThreshold 1.0
[06/08 21:48:24    287s] <CMD> set sprCreateIeStripeWidth 10.0
[06/08 21:48:24    287s] <CMD> set sprCreateIeStripeThreshold 1.0
[06/08 21:48:24    287s] <CMD> set sprCreateIeRingOffset 1.0
[06/08 21:48:24    287s] <CMD> set sprCreateIeRingThreshold 1.0
[06/08 21:48:24    287s] <CMD> set sprCreateIeRingJogDistance 1.0
[06/08 21:48:24    287s] <CMD> set sprCreateIeRingLayers {}
[06/08 21:48:24    287s] <CMD> set sprCreateIeStripeWidth 10.0
[06/08 21:48:24    287s] <CMD> set sprCreateIeStripeThreshold 1.0
[06/08 21:49:18    289s] <CMD> setAddStripeMode -ignore_block_check false -break_at none -route_over_rows_only false -rows_without_stripes_only false -extend_to_closest_target none -stop_at_last_wire_for_area false -partial_set_thru_domain false -ignore_nondefault_domains false -trim_antenna_back_to_shape none -spacing_type edge_to_edge -spacing_from_block 0 -stripe_min_length stripe_width -stacked_via_top_layer metal10 -stacked_via_bottom_layer metal1 -via_using_exact_crossover_size false -split_vias false -orthogonal_only true -allow_jog { padcore_ring  block_ring } -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape   }
[06/08 21:49:18    289s] addStripe will allow jog to connect padcore ring and block ring.
[06/08 21:49:18    289s] 
[06/08 21:49:18    289s] Stripes will stop at the boundary of the specified area.
[06/08 21:49:18    289s] When breaking rings, the power planner will consider the existence of blocks.
[06/08 21:49:18    289s] Stripes will not extend to closest target.
[06/08 21:49:18    289s] The power planner will set stripe antenna targets to none (no trimming allowed).
[06/08 21:49:18    289s] Stripes will not be created over regions without power planning wires.
[06/08 21:49:18    289s] The entire stripe set will break at the domain if one of the nets is not in the domain.
[06/08 21:49:18    289s] addStripe will break automatically at non-default domains when generating global stripes over the core area or default domain.
[06/08 21:49:18    289s] Offset for stripe breaking is set to 0.
[06/08 21:49:18    289s] <CMD> addStripe -nets {VDD VSS} -layer metal10 -direction vertical -width 1.8 -spacing 1.5 -number_of_sets 3 -start_from left -start_offset 10 -stop_offset 10 -switch_layer_over_obs false -max_same_layer_jog_length 2 -padcore_ring_top_layer_limit metal10 -padcore_ring_bottom_layer_limit metal1 -block_ring_top_layer_limit metal10 -block_ring_bottom_layer_limit metal1 -use_wire_group 0 -snap_wire_center_to_grid None
[06/08 21:49:18    289s] 
[06/08 21:49:18    289s] Initialize fgc environment(mem: 1031.3M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1031.3M)
[06/08 21:49:18    289s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1031.3M)
[06/08 21:49:18    289s] Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1031.3M)
[06/08 21:49:18    289s] Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1031.3M)
[06/08 21:49:18    289s] Starting stripe generation ...
[06/08 21:49:18    289s] Non-Default Mode Option Settings :
[06/08 21:49:18    289s]   NONE
[06/08 21:49:18    289s] The core ring for VDD is incomplete. The core ring will not be used as a boundary for stripes. In this situation, the power planner will generate stripes only within the core area.
[06/08 21:49:18    289s] The core ring for VSS is incomplete. The core ring will not be used as a boundary for stripes. In this situation, the power planner will generate stripes only within the core area.
[06/08 21:49:18    289s] Stripe generation is complete.
[06/08 21:49:18    289s] vias are now being generated.
[06/08 21:49:18    289s] addStripe created 6 wires.
[06/08 21:49:18    289s] ViaGen created 0 via, deleted 0 via to avoid violation.
[06/08 21:49:18    289s] +--------+----------------+----------------+
[06/08 21:49:18    289s] |  Layer |     Created    |     Deleted    |
[06/08 21:49:18    289s] +--------+----------------+----------------+
[06/08 21:49:18    289s] | metal10|        6       |       NA       |
[06/08 21:49:18    289s] +--------+----------------+----------------+
[06/08 21:49:27    290s] <CMD> undo
[06/08 21:49:33    290s] <CMD> setAddRingMode -ring_target default -extend_over_row 0 -ignore_rows 0 -avoid_short 0 -skip_crossing_trunks none -stacked_via_top_layer metal10 -stacked_via_bottom_layer metal1 -via_using_exact_crossover_size 1 -orthogonal_only true -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape }
[06/08 21:49:33    290s] The ring targets are set to core/block ring wires.
[06/08 21:49:33    290s] addRing command will consider rows while creating rings.
[06/08 21:49:33    290s] addRing command will disallow rings to go over rows.
[06/08 21:49:33    290s] addRing command will ignore shorts while creating rings.
[06/08 21:49:33    290s] <CMD> addRing -nets {VSS VDD} -type core_rings -follow core -layer {top metal9 bottom metal9 left metal10 right metal10} -width {top 1.8 bottom 1.8 left 1.8 right 1.8} -spacing {top 1.5 bottom 1.5 left 1.5 right 1.5} -offset {top 1.8 bottom 1.8 left 1.8 right 1.8} -center 0 -threshold 0 -jog_distance 0 -snap_wire_center_to_grid None
[06/08 21:49:33    290s] 
[06/08 21:49:33    290s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1031.3M)
[06/08 21:49:33    290s] **WARN: (IMPPP-220):	The power planner does not create core rings outside the design boundary. Check the design boundary, or specify valid offsets.
[06/08 21:49:33    290s] **WARN: (IMPPP-4051):	Fail to add rings. Gaps among IO cells may exist. Execute command addIoFiller to fill gaps among cells before addRing.
[06/08 21:49:33    290s] Type 'man IMPPP-4051' for more detail.
[06/08 21:49:49    291s] <CMD> getIoFlowFlag
[06/08 21:49:55    291s] <CMD> setIoFlowFlag 0
[06/08 21:49:55    291s] <CMD> floorPlan -site FreePDK45_38x28_10R_NP_162NW_34O -r 0.81494057725 0.698157 5 5 5 5
[06/08 21:49:55    291s] Generated pitch 1.68 in metal10 is different from 1.6 defined in technology file in preferred direction.
[06/08 21:49:55    291s] Generated pitch 0.84 in metal8 is different from 0.8 defined in technology file in preferred direction.
[06/08 21:49:55    291s] Generated pitch 0.84 in metal7 is different from 0.8 defined in technology file in preferred direction.
[06/08 21:49:55    291s] **WARN: (IMPFP-325):	Floorplan of the design is resized. All current floorplan objects are automatically derived based on specified new floorplan. This may change blocks, fixed standard cells, existing routes and blockages.
[06/08 21:49:55    291s] <CMD> uiSetTool select
[06/08 21:49:55    291s] <CMD> getIoFlowFlag
[06/08 21:49:55    291s] <CMD> fit
[06/08 21:50:02    291s] <CMD> setAddRingMode -ring_target default -extend_over_row 0 -ignore_rows 0 -avoid_short 0 -skip_crossing_trunks none -stacked_via_top_layer metal10 -stacked_via_bottom_layer metal1 -via_using_exact_crossover_size 1 -orthogonal_only true -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape }
[06/08 21:50:02    291s] The ring targets are set to core/block ring wires.
[06/08 21:50:02    291s] addRing command will consider rows while creating rings.
[06/08 21:50:02    291s] addRing command will disallow rings to go over rows.
[06/08 21:50:02    291s] addRing command will ignore shorts while creating rings.
[06/08 21:50:02    291s] <CMD> addRing -nets {VSS VDD} -type core_rings -follow core -layer {top metal9 bottom metal9 left metal10 right metal10} -width {top 1.8 bottom 1.8 left 1.8 right 1.8} -spacing {top 1.5 bottom 1.5 left 1.5 right 1.5} -offset {top 1.8 bottom 1.8 left 1.8 right 1.8} -center 0 -threshold 0 -jog_distance 0 -snap_wire_center_to_grid None
[06/08 21:50:02    291s] 
[06/08 21:50:02    291s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1034.3M)
[06/08 21:50:02    291s] **WARN: (IMPPP-220):	The power planner does not create core rings outside the design boundary. Check the design boundary, or specify valid offsets.
[06/08 21:50:02    291s] **WARN: (IMPPP-4051):	Fail to add rings. Gaps among IO cells may exist. Execute command addIoFiller to fill gaps among cells before addRing.
[06/08 21:50:02    291s] Type 'man IMPPP-4051' for more detail.
[06/08 21:50:08    292s] <CMD> getIoFlowFlag
[06/08 21:50:14    292s] <CMD> setIoFlowFlag 0
[06/08 21:50:14    292s] <CMD> floorPlan -site FreePDK45_38x28_10R_NP_162NW_34O -r 0.746580106654 0.696418 10 10 10 10
[06/08 21:50:14    292s] Generated pitch 1.68 in metal10 is different from 1.6 defined in technology file in preferred direction.
[06/08 21:50:14    292s] Generated pitch 0.84 in metal8 is different from 0.8 defined in technology file in preferred direction.
[06/08 21:50:14    292s] Generated pitch 0.84 in metal7 is different from 0.8 defined in technology file in preferred direction.
[06/08 21:50:14    292s] <CMD> uiSetTool select
[06/08 21:50:14    292s] <CMD> getIoFlowFlag
[06/08 21:50:14    292s] <CMD> fit
[06/08 21:50:20    292s] <CMD> setAddRingMode -ring_target default -extend_over_row 0 -ignore_rows 0 -avoid_short 0 -skip_crossing_trunks none -stacked_via_top_layer metal10 -stacked_via_bottom_layer metal1 -via_using_exact_crossover_size 1 -orthogonal_only true -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape }
[06/08 21:50:20    292s] The ring targets are set to core/block ring wires.
[06/08 21:50:20    292s] addRing command will consider rows while creating rings.
[06/08 21:50:20    292s] addRing command will disallow rings to go over rows.
[06/08 21:50:20    292s] addRing command will ignore shorts while creating rings.
[06/08 21:50:20    292s] <CMD> addRing -nets {VSS VDD} -type core_rings -follow core -layer {top metal9 bottom metal9 left metal10 right metal10} -width {top 1.8 bottom 1.8 left 1.8 right 1.8} -spacing {top 1.5 bottom 1.5 left 1.5 right 1.5} -offset {top 1.8 bottom 1.8 left 1.8 right 1.8} -center 0 -threshold 0 -jog_distance 0 -snap_wire_center_to_grid None
[06/08 21:50:20    292s] 
[06/08 21:50:20    292s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1034.3M)
[06/08 21:50:20    292s] Ring generation is complete.
[06/08 21:50:20    292s] vias are now being generated.
[06/08 21:50:20    292s] addRing created 8 wires.
[06/08 21:50:20    292s] ViaGen created 8 vias, deleted 0 via to avoid violation.
[06/08 21:50:20    292s] +--------+----------------+----------------+
[06/08 21:50:20    292s] |  Layer |     Created    |     Deleted    |
[06/08 21:50:20    292s] +--------+----------------+----------------+
[06/08 21:50:20    292s] | metal9 |        4       |       NA       |
[06/08 21:50:20    292s] |  via9  |        8       |        0       |
[06/08 21:50:20    292s] | metal10|        4       |       NA       |
[06/08 21:50:20    292s] +--------+----------------+----------------+
[06/08 21:50:46    294s] <CMD> setAddStripeMode -ignore_block_check false -break_at none -route_over_rows_only false -rows_without_stripes_only false -extend_to_closest_target none -stop_at_last_wire_for_area false -partial_set_thru_domain false -ignore_nondefault_domains false -trim_antenna_back_to_shape none -spacing_type edge_to_edge -spacing_from_block 0 -stripe_min_length stripe_width -stacked_via_top_layer metal10 -stacked_via_bottom_layer metal1 -via_using_exact_crossover_size false -split_vias false -orthogonal_only true -allow_jog { padcore_ring  block_ring } -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape   }
[06/08 21:50:46    294s] addStripe will allow jog to connect padcore ring and block ring.
[06/08 21:50:46    294s] 
[06/08 21:50:46    294s] Stripes will stop at the boundary of the specified area.
[06/08 21:50:46    294s] When breaking rings, the power planner will consider the existence of blocks.
[06/08 21:50:46    294s] Stripes will not extend to closest target.
[06/08 21:50:46    294s] The power planner will set stripe antenna targets to none (no trimming allowed).
[06/08 21:50:46    294s] Stripes will not be created over regions without power planning wires.
[06/08 21:50:46    294s] The entire stripe set will break at the domain if one of the nets is not in the domain.
[06/08 21:50:46    294s] addStripe will break automatically at non-default domains when generating global stripes over the core area or default domain.
[06/08 21:50:46    294s] Offset for stripe breaking is set to 0.
[06/08 21:50:46    294s] <CMD> addStripe -nets {VDD VSS} -layer metal10 -direction vertical -width 1.8 -spacing 1.5 -number_of_sets 3 -start_from left -start_offset 1 -stop_offset 1 -switch_layer_over_obs false -max_same_layer_jog_length 2 -padcore_ring_top_layer_limit metal10 -padcore_ring_bottom_layer_limit metal1 -block_ring_top_layer_limit metal10 -block_ring_bottom_layer_limit metal1 -use_wire_group 0 -snap_wire_center_to_grid None
[06/08 21:50:46    294s] 
[06/08 21:50:46    294s] Initialize fgc environment(mem: 1031.3M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1031.3M)
[06/08 21:50:46    294s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1031.3M)
[06/08 21:50:46    294s] Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1031.3M)
[06/08 21:50:46    294s] Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1031.3M)
[06/08 21:50:46    294s] Starting stripe generation ...
[06/08 21:50:46    294s] Non-Default Mode Option Settings :
[06/08 21:50:46    294s]   NONE
[06/08 21:50:46    294s] Stripe generation is complete.
[06/08 21:50:46    294s] vias are now being generated.
[06/08 21:50:46    294s] addStripe created 6 wires.
[06/08 21:50:46    294s] ViaGen created 12 vias, deleted 0 via to avoid violation.
[06/08 21:50:46    294s] +--------+----------------+----------------+
[06/08 21:50:46    294s] |  Layer |     Created    |     Deleted    |
[06/08 21:50:46    294s] +--------+----------------+----------------+
[06/08 21:50:46    294s] |  via9  |       12       |        0       |
[06/08 21:50:46    294s] | metal10|        6       |       NA       |
[06/08 21:50:46    294s] +--------+----------------+----------------+
[06/08 21:50:57    294s] <CMD> undo
[06/08 21:51:07    295s] <CMD> setAddStripeMode -ignore_block_check false -break_at none -route_over_rows_only false -rows_without_stripes_only false -extend_to_closest_target none -stop_at_last_wire_for_area false -partial_set_thru_domain false -ignore_nondefault_domains false -trim_antenna_back_to_shape none -spacing_type edge_to_edge -spacing_from_block 0 -stripe_min_length stripe_width -stacked_via_top_layer metal10 -stacked_via_bottom_layer metal1 -via_using_exact_crossover_size false -split_vias false -orthogonal_only true -allow_jog { padcore_ring  block_ring } -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape   }
[06/08 21:51:07    295s] addStripe will allow jog to connect padcore ring and block ring.
[06/08 21:51:07    295s] 
[06/08 21:51:07    295s] Stripes will stop at the boundary of the specified area.
[06/08 21:51:07    295s] When breaking rings, the power planner will consider the existence of blocks.
[06/08 21:51:07    295s] Stripes will not extend to closest target.
[06/08 21:51:07    295s] The power planner will set stripe antenna targets to none (no trimming allowed).
[06/08 21:51:07    295s] Stripes will not be created over regions without power planning wires.
[06/08 21:51:07    295s] The entire stripe set will break at the domain if one of the nets is not in the domain.
[06/08 21:51:07    295s] addStripe will break automatically at non-default domains when generating global stripes over the core area or default domain.
[06/08 21:51:07    295s] Offset for stripe breaking is set to 0.
[06/08 21:51:07    295s] <CMD> addStripe -nets {VDD VSS} -layer metal10 -direction vertical -width 1.8 -spacing 1.5 -number_of_sets 3 -start_from left -start_offset 5 -stop_offset 5 -switch_layer_over_obs false -max_same_layer_jog_length 2 -padcore_ring_top_layer_limit metal10 -padcore_ring_bottom_layer_limit metal1 -block_ring_top_layer_limit metal10 -block_ring_bottom_layer_limit metal1 -use_wire_group 0 -snap_wire_center_to_grid None
[06/08 21:51:07    295s] 
[06/08 21:51:07    295s] Initialize fgc environment(mem: 1031.3M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1031.3M)
[06/08 21:51:07    295s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1031.3M)
[06/08 21:51:07    295s] Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1031.3M)
[06/08 21:51:07    295s] Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1031.3M)
[06/08 21:51:07    295s] Starting stripe generation ...
[06/08 21:51:07    295s] Non-Default Mode Option Settings :
[06/08 21:51:07    295s]   NONE
[06/08 21:51:07    295s] Stripe generation is complete.
[06/08 21:51:07    295s] vias are now being generated.
[06/08 21:51:07    295s] addStripe created 6 wires.
[06/08 21:51:07    295s] ViaGen created 12 vias, deleted 0 via to avoid violation.
[06/08 21:51:07    295s] +--------+----------------+----------------+
[06/08 21:51:07    295s] |  Layer |     Created    |     Deleted    |
[06/08 21:51:07    295s] +--------+----------------+----------------+
[06/08 21:51:07    295s] |  via9  |       12       |        0       |
[06/08 21:51:07    295s] | metal10|        6       |       NA       |
[06/08 21:51:07    295s] +--------+----------------+----------------+
[06/08 21:51:10    295s] <CMD> fit
[06/08 21:51:59    297s] <CMD> setSrouteMode -viaConnectToShape { stripe }
[06/08 21:51:59    297s] <CMD> sroute -connect { corePin } -layerChangeRange { metal1(1) metal10(10) } -blockPinTarget { nearestTarget } -corePinTarget { firstAfterRowEnd } -allowJogging 1 -crossoverViaLayerRange { metal1(1) metal10(10) } -nets { VSS VDD } -allowLayerChange 1 -targetViaLayerRange { metal1(1) metal10(10) }
[06/08 21:51:59    297s] **WARN: (IMPSR-4058):	Sroute option: blockPinTarget should be used in conjunction with option: -connect blockPin. 
[06/08 21:51:59    297s] *** Begin SPECIAL ROUTE on Sun Jun  8 21:51:59 2025 ***
[06/08 21:51:59    297s] SPECIAL ROUTE ran on directory: /home/c11879_csufresno/Documents/ECE176_Final/SoCC_version/Many-Core-SIMD-Research/Synthesis/PE_SYN
[06/08 21:51:59    297s] SPECIAL ROUTE ran on machine: nc-csuaf4-l01.apporto.com (Linux 3.10.0-1160.59.1.el7.x86_64 Xeon 2.90Ghz)
[06/08 21:51:59    297s] 
[06/08 21:51:59    297s] Begin option processing ...
[06/08 21:51:59    297s] srouteConnectPowerBump set to false
[06/08 21:51:59    297s] routeSelectNet set to "VSS VDD"
[06/08 21:51:59    297s] routeSpecial set to true
[06/08 21:51:59    297s] srouteBottomLayerLimit set to 1
[06/08 21:51:59    297s] srouteBottomTargetLayerLimit set to 1
[06/08 21:51:59    297s] srouteConnectBlockPin set to false
[06/08 21:51:59    297s] srouteConnectConverterPin set to false
[06/08 21:51:59    297s] srouteConnectPadPin set to false
[06/08 21:51:59    297s] srouteConnectStripe set to false
[06/08 21:51:59    297s] srouteCrossoverViaBottomLayer set to 1
[06/08 21:51:59    297s] srouteCrossoverViaTopLayer set to 10
[06/08 21:51:59    297s] srouteFollowCorePinEnd set to 3
[06/08 21:51:59    297s] srouteFollowPadPin set to false
[06/08 21:51:59    297s] srouteJogControl set to "preferWithChanges differentLayer"
[06/08 21:51:59    297s] srouteNoViaOnWireShape set to "padring ring blockring blockpin coverpin noshape blockwire corewire followpin iowire"
[06/08 21:51:59    297s] sroutePadPinAllPorts set to true
[06/08 21:51:59    297s] sroutePreserveExistingRoutes set to true
[06/08 21:51:59    297s] srouteRoutePowerBarPortOnBothDir set to true
[06/08 21:51:59    297s] srouteStopBlockPin set to "nearestTarget"
[06/08 21:51:59    297s] srouteTopLayerLimit set to 10
[06/08 21:51:59    297s] srouteTopTargetLayerLimit set to 10
[06/08 21:51:59    297s] End option processing: cpu: 0:00:00, real: 0:00:00, peak: 2155.00 megs.
[06/08 21:51:59    297s] 
[06/08 21:51:59    297s] Reading DB technology information...
[06/08 21:51:59    297s] Finished reading DB technology information.
[06/08 21:51:59    297s] Reading floorplan and netlist information...
[06/08 21:51:59    297s] Finished reading floorplan and netlist information.
[06/08 21:51:59    297s] Read in 20 layers, 10 routing layers, 1 overlap layer
[06/08 21:51:59    297s] Read in 134 macros, 26 used
[06/08 21:51:59    297s] Read in 26 components
[06/08 21:51:59    297s]   26 core components: 26 unplaced, 0 placed, 0 fixed
[06/08 21:51:59    297s] Read in 109 logical pins
[06/08 21:51:59    297s] Read in 109 nets
[06/08 21:51:59    297s] Read in 2 special nets, 2 routed
[06/08 21:51:59    297s] Read in 52 terminals
[06/08 21:51:59    297s] 2 nets selected.
[06/08 21:51:59    297s] 
[06/08 21:51:59    297s] Begin power routing ...
[06/08 21:51:59    297s] CPU time for FollowPin 0 seconds
[06/08 21:51:59    297s] CPU time for FollowPin 0 seconds
[06/08 21:51:59    297s]   Number of Core ports routed: 48
[06/08 21:51:59    297s]   Number of Followpin connections: 24
[06/08 21:51:59    297s] End power routing: cpu: 0:00:00, real: 0:00:00, peak: 2166.00 megs.
[06/08 21:51:59    297s] 
[06/08 21:51:59    297s] 
[06/08 21:51:59    297s] 
[06/08 21:51:59    297s]  Begin updating DB with routing results ...
[06/08 21:51:59    297s]  Updating DB with 0 via definition ...Extracting standard cell pins and blockage ...... 
[06/08 21:51:59    297s] Pin and blockage extraction finished
[06/08 21:51:59    297s] 
[06/08 21:51:59    297s] sroute created 72 wires.
[06/08 21:51:59    297s] ViaGen created 1080 vias, deleted 0 via to avoid violation.
[06/08 21:51:59    297s] +--------+----------------+----------------+
[06/08 21:51:59    297s] |  Layer |     Created    |     Deleted    |
[06/08 21:51:59    297s] +--------+----------------+----------------+
[06/08 21:51:59    297s] | metal1 |       72       |       NA       |
[06/08 21:51:59    297s] |  via1  |       120      |        0       |
[06/08 21:51:59    297s] |  via2  |       120      |        0       |
[06/08 21:51:59    297s] |  via3  |       120      |        0       |
[06/08 21:51:59    297s] |  via4  |       120      |        0       |
[06/08 21:51:59    297s] |  via5  |       120      |        0       |
[06/08 21:51:59    297s] |  via6  |       120      |        0       |
[06/08 21:51:59    297s] |  via7  |       120      |        0       |
[06/08 21:51:59    297s] |  via8  |       120      |        0       |
[06/08 21:51:59    297s] |  via9  |       120      |        0       |
[06/08 21:51:59    297s] +--------+----------------+----------------+
[06/08 21:52:35    299s]  *** Starting Verify Geometry (MEM: 1051.3) ***
[06/08 21:52:35    299s] 
[06/08 21:52:35    299s] **WARN: (IMPVFG-257):	setVerifyGeometryMode/verifyGeometry command is obsolete and should not be used any more. It still works in this release but will be removed in future release. You should change to use set_verify_drc_mode/verify_drc which is the replacement tool for verifyGeometry.
[06/08 21:52:35    299s]   VERIFY GEOMETRY ...... Starting Verification
[06/08 21:52:35    299s]   VERIFY GEOMETRY ...... Initializing
[06/08 21:52:35    299s]   VERIFY GEOMETRY ...... Deleting Existing Violations
[06/08 21:52:35    299s]   VERIFY GEOMETRY ...... Creating Sub-Areas
[06/08 21:52:35    299s]                   ...... bin size: 2160
[06/08 21:52:35    299s]   VERIFY GEOMETRY ...... SubArea : 1 of 1
[06/08 21:52:35    299s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[06/08 21:52:35    299s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[06/08 21:52:35    299s]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[06/08 21:52:35    299s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[06/08 21:52:35    299s]   VERIFY GEOMETRY ...... Sub-Area : 1 complete 0 Viols. 0 Wrngs.
[06/08 21:52:35    299s] VG: elapsed time: 0.00
[06/08 21:52:35    299s] Begin Summary ...
[06/08 21:52:35    299s]   Cells       : 0
[06/08 21:52:35    299s]   SameNet     : 0
[06/08 21:52:35    299s]   Wiring      : 0
[06/08 21:52:35    299s]   Antenna     : 0
[06/08 21:52:35    299s]   Short       : 0
[06/08 21:52:35    299s]   Overlap     : 0
[06/08 21:52:35    299s] End Summary
[06/08 21:52:35    299s] 
[06/08 21:52:35    299s]   Verification Complete : 0 Viols.  0 Wrngs.
[06/08 21:52:35    299s] 
[06/08 21:52:35    299s] **********End: VERIFY GEOMETRY**********
[06/08 21:52:35    299s]  *** verify geometry (CPU: 0:00:00.1  MEM: 106.6M)
[06/08 21:52:35    299s] 
[06/08 21:52:51    300s] <CMD> saveFPlan tile_pe.fp
[06/08 21:53:12    300s] <CMD> setDesignMode -process 45
[06/08 21:53:12    300s] ##  Process: 45            (User Set)               
[06/08 21:53:12    300s] ##     Node: (not set)                           
[06/08 21:53:12    300s] 
##  Check design process and node:  
##  Design tech node is not set.

[06/08 21:53:12    300s] Applying the recommended capacitance filtering threshold values for 45nm process node: total_c_th=0, relative_c_th=1 and coupling_c_th=0.1.
[06/08 21:53:12    300s] 	These values will be used by all post-route extraction engines, including TQuantus, IQuantus and Quantus QRC extraction.
[06/08 21:53:12    300s] 	Capacitance filtering mode(-capFilterMode option of the setExtractRCMode) is 'relAndCoup' for all engines.
[06/08 21:53:12    300s] 	The accuracy mode for postRoute effortLevel low extraction will be set to 'high'.
[06/08 21:53:12    300s] 	Default value for EffortLevel(-effortLevel option of the setExtractRCMode) in postRoute extraction mode will be 'medium' if Quantus QRC technology file is specified else 'low'.
[06/08 21:53:29    301s] <CMD> timeDesign -prePlace
[06/08 21:53:29    301s] Setting timing_disable_library_data_to_data_checks to 'true'.
[06/08 21:53:29    301s] Setting timing_disable_user_data_to_data_checks to 'true'.
[06/08 21:53:29    301s] Set Using Default Delay Limit as 101.
[06/08 21:53:29    301s] **WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
[06/08 21:53:29    301s] Setting High Fanout Nets ( > 100 ) as ideal temporarily for -prePlace option
[06/08 21:53:29    301s] Set Default Net Delay as 0 ps.
[06/08 21:53:29    301s] Set Default Net Load as 0 pF. 
[06/08 21:53:29    301s] Effort level <high> specified for reg2reg path_group
[06/08 21:53:29    301s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1069.2M
[06/08 21:53:29    301s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1069.2M
[06/08 21:53:29    301s] Use non-trimmed site array because memory saving is not enough.
[06/08 21:53:29    301s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:1101.2M
[06/08 21:53:29    301s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.000, REAL:0.002, MEM:1101.2M
[06/08 21:53:29    301s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.010, REAL:0.014, MEM:1101.2M
[06/08 21:53:29    301s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.018, MEM:1101.2M
[06/08 21:53:29    301s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1101.2M
[06/08 21:53:29    301s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.001, MEM:1101.2M
[06/08 21:53:29    301s] Starting delay calculation for Setup views
[06/08 21:53:29    302s] **WARN: (IMPESI-3505):	setDelayCalMode -eng_copyNetPropToNewNet true (default=false) will be obsoleted along with its sgs2set equivalent.  This parameter will continue to be supported in the current release, but will be removed in the next major release of the software.
[06/08 21:53:29    302s] AAE DB initialization (MEM=1101.21 CPU=0:00:00.0 REAL=0:00:00.0) 
[06/08 21:53:29    302s] #################################################################################
[06/08 21:53:29    302s] # Design Stage: PreRoute
[06/08 21:53:29    302s] # Design Name: tile_pe
[06/08 21:53:29    302s] # Design Mode: 45nm
[06/08 21:53:29    302s] # Analysis Mode: MMMC Non-OCV 
[06/08 21:53:29    302s] # Parasitics Mode: No SPEF/RCDB
[06/08 21:53:29    302s] # Signoff Settings: SI Off 
[06/08 21:53:29    302s] #################################################################################
[06/08 21:53:29    302s] Calculate delays in BcWc mode...
[06/08 21:53:29    302s] Topological Sorting (REAL = 0:00:00.0, MEM = 1101.2M, InitMEM = 1101.2M)
[06/08 21:53:29    302s] Start delay calculation (fullDC) (1 T). (MEM=1101.21)
[06/08 21:53:29    302s] Start AAE Lib Loading. (MEM=1117.41)
[06/08 21:53:29    302s] End AAE Lib Loading. (MEM=1126.95 CPU=0:00:00.0 Real=0:00:00.0)
[06/08 21:53:29    302s] End AAE Lib Interpolated Model. (MEM=1126.95 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[06/08 21:53:29    302s] First Iteration Infinite Tw... 
[06/08 21:53:30    302s] Total number of fetched objects 796
[06/08 21:53:30    302s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[06/08 21:53:30    302s] End delay calculation. (MEM=1179.26 CPU=0:00:00.1 REAL=0:00:01.0)
[06/08 21:53:30    302s] End delay calculation (fullDC). (MEM=1152.18 CPU=0:00:00.1 REAL=0:00:01.0)
[06/08 21:53:30    302s] *** CDM Built up (cpu=0:00:00.2  real=0:00:01.0  mem= 1152.2M) ***
[06/08 21:53:30    302s] *** Done Building Timing Graph (cpu=0:00:00.4 real=0:00:01.0 totSessionCpu=0:05:02 mem=1152.2M)
[06/08 21:53:30    302s] 
------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Setup views included:
 worst 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.114  |  0.114  |  0.269  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   136   |   48    |   136   |
+--------------------+---------+---------+---------+

Density: 69.642%
------------------------------------------------------------
Set Using Default Delay Limit as 1000.
[06/08 21:53:30    302s] Resetting back High Fanout Nets as non-ideal
[06/08 21:53:30    302s] Set Default Net Delay as 1000 ps.
[06/08 21:53:30    302s] Set Default Net Load as 0.5 pF. 
[06/08 21:53:30    302s] Reported timing to dir ./timingReports
[06/08 21:53:30    302s] Total CPU time: 0.63 sec
[06/08 21:53:30    302s] Total Real time: 1.0 sec
[06/08 21:53:30    302s] Total Memory Usage: 1076.96875 Mbytes
[06/08 21:53:30    302s] 
[06/08 21:53:30    302s] =============================================================================================
[06/08 21:53:30    302s]  Final TAT Report for timeDesign
[06/08 21:53:30    302s] =============================================================================================
[06/08 21:53:30    302s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[06/08 21:53:30    302s] ---------------------------------------------------------------------------------------------
[06/08 21:53:30    302s] [ ViewPruning            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[06/08 21:53:30    302s] [ TimingUpdate           ]      1   0:00:00.0  (   1.8 % )     0:00:00.5 /  0:00:00.4    0.9
[06/08 21:53:30    302s] [ FullDelayCalc          ]      1   0:00:00.5  (  58.8 % )     0:00:00.5 /  0:00:00.4    0.8
[06/08 21:53:30    302s] [ OptSummaryReport       ]      1   0:00:00.0  (   6.1 % )     0:00:00.7 /  0:00:00.5    0.8
[06/08 21:53:30    302s] [ TimingReport           ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[06/08 21:53:30    302s] [ GenerateReports        ]      1   0:00:00.1  (  12.1 % )     0:00:00.1 /  0:00:00.1    0.8
[06/08 21:53:30    302s] [ ReportAnalysisSummary  ]      2   0:00:00.0  (   4.3 % )     0:00:00.0 /  0:00:00.0    0.0
[06/08 21:53:30    302s] [ MISC                   ]          0:00:00.1  (  16.8 % )     0:00:00.1 /  0:00:00.1    0.8
[06/08 21:53:30    302s] ---------------------------------------------------------------------------------------------
[06/08 21:53:30    302s]  timeDesign TOTAL                   0:00:00.8  ( 100.0 % )     0:00:00.8 /  0:00:00.6    0.8
[06/08 21:53:30    302s] ---------------------------------------------------------------------------------------------
[06/08 21:53:30    302s] 
[06/08 21:53:35    302s] <CMD> timeDesign -prePlace -hold
[06/08 21:53:35    302s] Set Using Default Delay Limit as 101.
[06/08 21:53:35    302s] **WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
[06/08 21:53:35    302s] Setting High Fanout Nets ( > 100 ) as ideal temporarily for -prePlace option
[06/08 21:53:35    302s] Set Default Net Delay as 0 ps.
[06/08 21:53:35    302s] Set Default Net Load as 0 pF. 
[06/08 21:53:35    302s] Effort level <high> specified for reg2reg path_group
[06/08 21:53:35    302s] All LLGs are deleted
[06/08 21:53:35    302s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1090.3M
[06/08 21:53:35    302s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1090.3M
[06/08 21:53:35    302s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1090.3M
[06/08 21:53:35    302s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1090.3M
[06/08 21:53:35    302s] Fast DP-INIT is on for default
[06/08 21:53:35    302s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.010, REAL:0.006, MEM:1122.3M
[06/08 21:53:35    302s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.007, MEM:1122.3M
[06/08 21:53:35    302s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1122.3M
[06/08 21:53:35    302s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1122.3M
[06/08 21:53:35    302s] Starting delay calculation for Hold views
[06/08 21:53:35    302s] #################################################################################
[06/08 21:53:35    302s] # Design Stage: PreRoute
[06/08 21:53:35    302s] # Design Name: tile_pe
[06/08 21:53:35    302s] # Design Mode: 45nm
[06/08 21:53:35    302s] # Analysis Mode: MMMC Non-OCV 
[06/08 21:53:35    302s] # Parasitics Mode: No SPEF/RCDB
[06/08 21:53:35    302s] # Signoff Settings: SI Off 
[06/08 21:53:35    302s] #################################################################################
[06/08 21:53:35    302s] Calculate delays in BcWc mode...
[06/08 21:53:35    302s] Topological Sorting (REAL = 0:00:00.0, MEM = 1120.3M, InitMEM = 1120.3M)
[06/08 21:53:35    302s] Start delay calculation (fullDC) (1 T). (MEM=1120.28)
[06/08 21:53:35    302s] *** Calculating scaling factor for fast libraries using the default operating condition of each library.
[06/08 21:53:35    302s] End AAE Lib Interpolated Model. (MEM=1136.48 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[06/08 21:53:36    302s] Total number of fetched objects 796
[06/08 21:53:36    302s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[06/08 21:53:36    302s] End delay calculation. (MEM=1152.17 CPU=0:00:00.1 REAL=0:00:01.0)
[06/08 21:53:36    302s] End delay calculation (fullDC). (MEM=1152.17 CPU=0:00:00.1 REAL=0:00:01.0)
[06/08 21:53:36    302s] *** CDM Built up (cpu=0:00:00.1  real=0:00:01.0  mem= 1152.2M) ***
[06/08 21:53:36    302s] *** Done Building Timing Graph (cpu=0:00:00.1 real=0:00:01.0 totSessionCpu=0:05:03 mem=1152.2M)
[06/08 21:53:36    302s] 
------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Hold  views included:
 fast 

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.099  | -0.002  | -0.099  |
|           TNS (ns):| -4.718  | -0.002  | -4.716  |
|    Violating Paths:|   49    |    1    |   48    |
|          All Paths:|   136   |   48    |   136   |
+--------------------+---------+---------+---------+

Density: 69.642%
------------------------------------------------------------
Set Using Default Delay Limit as 1000.
[06/08 21:53:36    302s] Resetting back High Fanout Nets as non-ideal
[06/08 21:53:36    302s] Set Default Net Delay as 1000 ps.
[06/08 21:53:36    302s] Set Default Net Load as 0.5 pF. 
[06/08 21:53:36    302s] Reported timing to dir ./timingReports
[06/08 21:53:36    302s] Total CPU time: 0.24 sec
[06/08 21:53:36    302s] Total Real time: 1.0 sec
[06/08 21:53:36    302s] Total Memory Usage: 1083.960938 Mbytes
[06/08 21:53:36    302s] 
[06/08 21:53:36    302s] =============================================================================================
[06/08 21:53:36    302s]  Final TAT Report for timeDesign
[06/08 21:53:36    302s] =============================================================================================
[06/08 21:53:36    302s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[06/08 21:53:36    302s] ---------------------------------------------------------------------------------------------
[06/08 21:53:36    302s] [ ViewPruning            ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[06/08 21:53:36    302s] [ TimingUpdate           ]      1   0:00:00.0  (   4.1 % )     0:00:00.1 /  0:00:00.1    1.0
[06/08 21:53:36    302s] [ FullDelayCalc          ]      1   0:00:00.1  (  45.3 % )     0:00:00.1 /  0:00:00.1    1.0
[06/08 21:53:36    302s] [ OptSummaryReport       ]      1   0:00:00.0  (   3.9 % )     0:00:00.2 /  0:00:00.2    1.0
[06/08 21:53:36    302s] [ TimingReport           ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    1.9
[06/08 21:53:36    302s] [ GenerateReports        ]      1   0:00:00.0  (  17.7 % )     0:00:00.0 /  0:00:00.0    0.7
[06/08 21:53:36    302s] [ ReportAnalysisSummary  ]      2   0:00:00.0  (   2.2 % )     0:00:00.0 /  0:00:00.0    1.9
[06/08 21:53:36    302s] [ MISC                   ]          0:00:00.1  (  26.8 % )     0:00:00.1 /  0:00:00.1    0.9
[06/08 21:53:36    302s] ---------------------------------------------------------------------------------------------
[06/08 21:53:36    302s]  timeDesign TOTAL                   0:00:00.2  ( 100.0 % )     0:00:00.2 /  0:00:00.2    1.0
[06/08 21:53:36    302s] ---------------------------------------------------------------------------------------------
[06/08 21:53:36    302s] 
[06/08 21:54:00    303s] <CMD> place_opt_design
[06/08 21:54:00    303s] No user sequential activity specified, applying default sequential activity of "0.2" for Dynamic Power reporting.
[06/08 21:54:00    303s] *** Starting GigaPlace ***
[06/08 21:54:00    303s] **INFO: User settings:
[06/08 21:54:00    303s] setDesignMode -process                    45
[06/08 21:54:00    303s] setExtractRCMode -coupling_c_th           0.1
[06/08 21:54:00    303s] setExtractRCMode -relative_c_th           1
[06/08 21:54:00    303s] setExtractRCMode -total_c_th              0
[06/08 21:54:00    303s] setDelayCalMode -enable_high_fanout       true
[06/08 21:54:00    303s] setDelayCalMode -eng_copyNetPropToNewNet  true
[06/08 21:54:00    303s] setDelayCalMode -engine                   aae
[06/08 21:54:00    303s] setDelayCalMode -ignoreNetLoad            false
[06/08 21:54:00    303s] setAnalysisMode -checkType                setup
[06/08 21:54:00    303s] setAnalysisMode -clkSrcPath               false
[06/08 21:54:00    303s] setAnalysisMode -clockPropagation         forcedIdeal
[06/08 21:54:00    303s] 
[06/08 21:54:00    303s] #optDebug: fT-E <X 2 3 1 0>
[06/08 21:54:00    303s] OPERPROF: Starting DPlace-Init at level 1, MEM:1084.0M
[06/08 21:54:00    303s] #spOpts: N=45 mergeVia=F 
[06/08 21:54:00    303s] All LLGs are deleted
[06/08 21:54:00    303s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1084.0M
[06/08 21:54:00    303s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1083.9M
[06/08 21:54:00    303s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1083.9M
[06/08 21:54:00    303s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1083.9M
[06/08 21:54:00    303s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[06/08 21:54:01    303s] SiteArray: non-trimmed site array dimensions = 23 x 227
[06/08 21:54:01    303s] SiteArray: use 24,576 bytes
[06/08 21:54:01    303s] SiteArray: current memory after site array memory allocation 1116.0M
[06/08 21:54:01    303s] SiteArray: FP blocked sites are writable
[06/08 21:54:01    303s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[06/08 21:54:01    303s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:1116.0M
[06/08 21:54:01    303s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.000, REAL:0.001, MEM:1116.0M
[06/08 21:54:01    303s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.010, REAL:0.006, MEM:1116.0M
[06/08 21:54:01    303s] OPERPROF:     Starting CMU at level 3, MEM:1116.0M
[06/08 21:54:01    303s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:1116.0M
[06/08 21:54:01    303s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.007, MEM:1116.0M
[06/08 21:54:01    303s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:01.0, mem=1116.0MB).
[06/08 21:54:01    303s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.010, MEM:1116.0M
[06/08 21:54:01    303s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1116.0M
[06/08 21:54:01    303s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1116.0M
[06/08 21:54:01    303s] All LLGs are deleted
[06/08 21:54:01    303s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1116.0M
[06/08 21:54:01    303s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1116.0M
[06/08 21:54:01    303s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[06/08 21:54:01    303s] [check_scan_connected]: number of scan connected with missing definition = 0, number of scan = 0, number of sequential = 48, percentage of missing scan cell = 0.00% (0 / 48)
[06/08 21:54:01    303s] no activity file in design. spp won't run.
[06/08 21:54:01    303s] 
[06/08 21:54:01    303s] pdi colorize_geometry "" ""
[06/08 21:54:01    303s] 
[06/08 21:54:01    303s] ### Time Record (colorize_geometry) is installed.
[06/08 21:54:01    303s] #Start colorize_geometry on Sun Jun  8 21:54:01 2025
[06/08 21:54:01    303s] #
[06/08 21:54:01    303s] ### Time Record (Pre Callback) is installed.
[06/08 21:54:01    303s] ### Time Record (Pre Callback) is uninstalled.
[06/08 21:54:01    303s] ### Time Record (DB Import) is installed.
[06/08 21:54:01    303s] #create default rule from bind_ndr_rule rule=0x7fd8d9aa9b30 0x7fd8c1330018
[06/08 21:54:01    303s] ### import design signature (1): route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0, del_dirty_area=0 cell=2088366584 placement=984943660 pin_access=1
[06/08 21:54:01    303s] ### Time Record (DB Import) is uninstalled.
[06/08 21:54:01    303s] ### Time Record (DB Export) is installed.
[06/08 21:54:01    303s] Extracting standard cell pins and blockage ...... 
[06/08 21:54:01    303s] Pin and blockage extraction finished
[06/08 21:54:01    303s] ### export design design signature (2): route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0, del_dirty_area=0 cell=2088366584 placement=984943660 pin_access=1
[06/08 21:54:01    303s] ### Time Record (DB Export) is uninstalled.
[06/08 21:54:01    303s] ### Time Record (Post Callback) is installed.
[06/08 21:54:01    303s] ### Time Record (Post Callback) is uninstalled.
[06/08 21:54:01    303s] #
[06/08 21:54:01    303s] #colorize_geometry statistics:
[06/08 21:54:01    303s] #Cpu time = 00:00:00
[06/08 21:54:01    303s] #Elapsed time = 00:00:00
[06/08 21:54:01    303s] #Increased memory = 8.87 (MB)
[06/08 21:54:01    303s] #Total memory = 911.02 (MB)
[06/08 21:54:01    303s] #Peak memory = 998.03 (MB)
[06/08 21:54:01    303s] #Number of warnings = 0
[06/08 21:54:01    303s] #Total number of warnings = 0
[06/08 21:54:01    303s] #Number of fails = 0
[06/08 21:54:01    303s] #Total number of fails = 0
[06/08 21:54:01    303s] #Complete colorize_geometry on Sun Jun  8 21:54:01 2025
[06/08 21:54:01    303s] #
[06/08 21:54:01    303s] ### Time Record (colorize_geometry) is uninstalled.
[06/08 21:54:01    303s] ### 
[06/08 21:54:01    303s] ###   Scalability Statistics
[06/08 21:54:01    303s] ### 
[06/08 21:54:01    303s] ### ------------------------+----------------+----------------+----------------+
[06/08 21:54:01    303s] ###   colorize_geometry     |        cpu time|    elapsed time|     scalability|
[06/08 21:54:01    303s] ### ------------------------+----------------+----------------+----------------+
[06/08 21:54:01    303s] ###   Pre Callback          |        00:00:00|        00:00:00|             1.0|
[06/08 21:54:01    303s] ###   Post Callback         |        00:00:00|        00:00:00|             1.0|
[06/08 21:54:01    303s] ###   DB Import             |        00:00:00|        00:00:00|             1.0|
[06/08 21:54:01    303s] ###   DB Export             |        00:00:00|        00:00:00|             1.0|
[06/08 21:54:01    303s] ###   Entire Command        |        00:00:00|        00:00:00|             1.0|
[06/08 21:54:01    303s] ### ------------------------+----------------+----------------+----------------+
[06/08 21:54:01    303s] ### 
[06/08 21:54:01    303s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:54:01    303s] ### Creating LA Mngr. totSessionCpu=0:05:04 mem=1118.0M
[06/08 21:54:01    303s] ### Creating LA Mngr, finished. totSessionCpu=0:05:04 mem=1118.0M
[06/08 21:54:01    303s] *** Start deleteBufferTree ***
[06/08 21:54:01    304s] Info: Detect buffers to remove automatically.
[06/08 21:54:01    304s] Analyzing netlist ...
[06/08 21:54:01    304s] Updating netlist
[06/08 21:54:01    304s] 
[06/08 21:54:01    304s] *summary: 18 instances (buffers/inverters) removed
[06/08 21:54:01    304s] *** Finish deleteBufferTree (0:00:00.0) ***
[06/08 21:54:01    304s] Deleting Cell Server ...
[06/08 21:54:01    304s] Effort level <high> specified for tdgp_reg2reg_default path_group
[06/08 21:54:01    304s] OPERPROF: Starting PlacementDelFiller
 at level 1, MEM:1132.5M
[06/08 21:54:01    304s] Deleted 0 physical inst  (cell - / prefix -).
[06/08 21:54:01    304s] OPERPROF: Finished PlacementDelFiller
 at level 1, CPU:0.000, REAL:0.000, MEM:1132.5M
[06/08 21:54:01    304s] INFO: #ExclusiveGroups=0
[06/08 21:54:01    304s] INFO: There are no Exclusive Groups.
[06/08 21:54:01    304s] No user-set net weight.
[06/08 21:54:01    304s] Net fanout histogram:
[06/08 21:54:01    304s] 2		: 428 (57.4%) nets
[06/08 21:54:01    304s] 3		: 203 (27.2%) nets
[06/08 21:54:01    304s] 4     -	14	: 109 (14.6%) nets
[06/08 21:54:01    304s] 15    -	39	: 3 (0.4%) nets
[06/08 21:54:01    304s] 40    -	79	: 2 (0.3%) nets
[06/08 21:54:01    304s] 80    -	159	: 0 (0.0%) nets
[06/08 21:54:01    304s] 160   -	319	: 0 (0.0%) nets
[06/08 21:54:01    304s] 320   -	639	: 0 (0.0%) nets
[06/08 21:54:01    304s] 640   -	1279	: 0 (0.0%) nets
[06/08 21:54:01    304s] 1280  -	2559	: 0 (0.0%) nets
[06/08 21:54:01    304s] 2560  -	5119	: 0 (0.0%) nets
[06/08 21:54:01    304s] 5120+		: 0 (0.0%) nets
[06/08 21:54:01    304s] no activity file in design. spp won't run.
[06/08 21:54:01    304s] Options: timingDriven clkGateAware ignoreScan pinGuide congEffort=auto gpeffort=medium 
[06/08 21:54:01    304s] Scan chains were not defined.
[06/08 21:54:01    304s] #spOpts: N=45 minPadR=1.1 
[06/08 21:54:01    304s] #std cell=635 (0 fixed + 635 movable) #buf cell=0 #inv cell=80 #block=0 (0 floating + 0 preplaced)
[06/08 21:54:01    304s] #ioInst=0 #net=745 #term=2251 #term/net=3.02, #fixedIo=0, #floatIo=0, #fixedPin=0, #floatPin=109
[06/08 21:54:01    304s] stdCell: 635 single + 0 double + 0 multi
[06/08 21:54:01    304s] Total standard cell length = 0.6798 (mm), area = 0.0010 (mm^2)
[06/08 21:54:01    304s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1132.5M
[06/08 21:54:01    304s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1132.5M
[06/08 21:54:01    304s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[06/08 21:54:01    304s] SiteArray: non-trimmed site array dimensions = 23 x 227
[06/08 21:54:01    304s] SiteArray: use 24,576 bytes
[06/08 21:54:01    304s] SiteArray: current memory after site array memory allocation 1148.6M
[06/08 21:54:01    304s] SiteArray: FP blocked sites are writable
[06/08 21:54:01    304s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[06/08 21:54:01    304s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:1148.6M
[06/08 21:54:01    304s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.000, REAL:0.001, MEM:1148.6M
[06/08 21:54:01    304s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.010, REAL:0.006, MEM:1148.6M
[06/08 21:54:01    304s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.007, MEM:1148.6M
[06/08 21:54:01    304s] OPERPROF: Starting pre-place ADS at level 1, MEM:1148.6M
[06/08 21:54:01    304s] OPERPROF:   Starting pre-place ADS Build Supply Map at level 2, MEM:1148.6M
[06/08 21:54:01    304s] OPERPROF:     Starting ADS RRMInitG at level 3, MEM:1148.6M
[06/08 21:54:01    304s] OPERPROF:     Finished ADS RRMInitG at level 3, CPU:0.000, REAL:0.000, MEM:1148.6M
[06/08 21:54:01    304s] OPERPROF:     Starting ADS RRMCPTSL at level 3, MEM:1148.6M
[06/08 21:54:01    304s] OPERPROF:       Starting ADS RRMBLKB at level 4, MEM:1148.6M
[06/08 21:54:01    304s] OPERPROF:       Finished ADS RRMBLKB at level 4, CPU:0.000, REAL:0.000, MEM:1148.6M
[06/08 21:54:01    304s] OPERPROF:       Starting ADS RRMCPTTR at level 4, MEM:1148.6M
[06/08 21:54:01    304s] OPERPROF:       Finished ADS RRMCPTTR at level 4, CPU:0.000, REAL:0.000, MEM:1148.6M
[06/08 21:54:01    304s] OPERPROF:     Finished ADS RRMCPTSL at level 3, CPU:0.000, REAL:0.000, MEM:1148.6M
[06/08 21:54:01    304s] OPERPROF:   Finished pre-place ADS Build Supply Map at level 2, CPU:0.000, REAL:0.000, MEM:1148.6M
[06/08 21:54:01    304s] ADSU 0.685 -> 0.695. GS 11.200
[06/08 21:54:01    304s] OPERPROF: Finished pre-place ADS at level 1, CPU:0.000, REAL:0.003, MEM:1148.6M
[06/08 21:54:01    304s] Average module density = 0.695.
[06/08 21:54:01    304s] Density for the design = 0.695.
[06/08 21:54:01    304s]        = stdcell_area 3578 sites (952 um^2) / alloc_area 5150 sites (1370 um^2).
[06/08 21:54:01    304s] Pin Density = 0.4311.
[06/08 21:54:01    304s]             = total # of pins 2251 / total area 5221.
[06/08 21:54:01    304s] OPERPROF: Starting spMPad at level 1, MEM:1148.6M
[06/08 21:54:01    304s] OPERPROF:   Starting spContextMPad at level 2, MEM:1148.6M
[06/08 21:54:01    304s] OPERPROF:   Finished spContextMPad at level 2, CPU:0.000, REAL:0.000, MEM:1148.6M
[06/08 21:54:01    304s] OPERPROF: Finished spMPad at level 1, CPU:0.000, REAL:0.000, MEM:1148.6M
[06/08 21:54:01    304s] Initial padding reaches pin density 0.714 for top
[06/08 21:54:01    304s] InitPadU 0.695 -> 0.822 for top
[06/08 21:54:01    304s] OPERPROF: Starting spSectionHeadInit at level 1, MEM:1148.6M
[06/08 21:54:01    304s] OPERPROF: Finished spSectionHeadInit at level 1, CPU:0.000, REAL:0.000, MEM:1148.6M
[06/08 21:54:01    304s] === lastAutoLevel = 6 
[06/08 21:54:01    304s] OPERPROF: Starting spInitNetWt at level 1, MEM:1148.6M
[06/08 21:54:01    304s] 0 delay mode for cte enabled initNetWt.
[06/08 21:54:01    304s] no activity file in design. spp won't run.
[06/08 21:54:01    304s] [spp] 0
[06/08 21:54:01    304s] [adp] 0:1:1:3
[06/08 21:54:01    304s] 0 delay mode for cte disabled initNetWt.
[06/08 21:54:01    304s] OPERPROF: Finished spInitNetWt at level 1, CPU:0.050, REAL:0.054, MEM:1148.3M
[06/08 21:54:01    304s] Clock gating cells determined by native netlist tracing.
[06/08 21:54:01    304s] no activity file in design. spp won't run.
[06/08 21:54:01    304s] no activity file in design. spp won't run.
[06/08 21:54:01    304s] Init WL Bound For Global Placement... 
[06/08 21:54:01    304s] OPERPROF: Starting npMain at level 1, MEM:1148.3M
[06/08 21:54:02    304s] OPERPROF:   Starting npPlace at level 2, MEM:1148.3M
[06/08 21:54:02    304s] Iteration  1: Total net bbox = 2.568e-12 (1.23e-12 1.34e-12)
[06/08 21:54:02    304s]               Est.  stn bbox = 2.731e-12 (1.31e-12 1.42e-12)
[06/08 21:54:02    304s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1131.3M
[06/08 21:54:02    304s] Iteration  2: Total net bbox = 2.568e-12 (1.23e-12 1.34e-12)
[06/08 21:54:02    304s]               Est.  stn bbox = 2.731e-12 (1.31e-12 1.42e-12)
[06/08 21:54:02    304s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1131.3M
[06/08 21:54:02    304s] OPERPROF:     Starting InitSKP at level 3, MEM:1131.3M
[06/08 21:54:02    304s] *** Finished SKP initialization (cpu=0:00:00.4, real=0:00:00.0)***
[06/08 21:54:02    304s] OPERPROF:     Finished InitSKP at level 3, CPU:0.430, REAL:0.439, MEM:1171.4M
[06/08 21:54:02    304s] exp_mt_sequential is set from setPlaceMode option to 1
[06/08 21:54:02    304s] Setting dotProdMode from setPlaceMode option to Multi-thread sequential mode (nrThread=1)
[06/08 21:54:02    304s] place_exp_mt_interval set to default 32
[06/08 21:54:02    304s] place_exp_mt_interval_bias (first half) set to default 0.750000
[06/08 21:54:02    304s] Iteration  3: Total net bbox = 7.456e+02 (3.47e+02 3.98e+02)
[06/08 21:54:02    304s]               Est.  stn bbox = 8.147e+02 (3.85e+02 4.29e+02)
[06/08 21:54:02    304s]               cpu = 0:00:00.5 real = 0:00:00.0 mem = 1159.4M
[06/08 21:54:02    304s] Iteration  4: Total net bbox = 2.554e+03 (1.47e+03 1.08e+03)
[06/08 21:54:02    304s]               Est.  stn bbox = 3.062e+03 (1.83e+03 1.23e+03)
[06/08 21:54:02    304s]               cpu = 0:00:00.3 real = 0:00:00.0 mem = 1159.4M
[06/08 21:54:02    304s] Iteration  5: Total net bbox = 2.554e+03 (1.47e+03 1.08e+03)
[06/08 21:54:02    304s]               Est.  stn bbox = 3.062e+03 (1.83e+03 1.23e+03)
[06/08 21:54:02    304s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1159.4M
[06/08 21:54:02    304s] OPERPROF:   Finished npPlace at level 2, CPU:0.720, REAL:0.719, MEM:1159.4M
[06/08 21:54:02    304s] OPERPROF: Finished npMain at level 1, CPU:0.720, REAL:1.727, MEM:1159.4M
[06/08 21:54:02    304s] OPERPROF: Starting npMain at level 1, MEM:1159.4M
[06/08 21:54:02    304s] OPERPROF:   Starting npPlace at level 2, MEM:1159.4M
[06/08 21:54:03    305s] Iteration  6: Total net bbox = 2.529e+03 (1.43e+03 1.10e+03)
[06/08 21:54:03    305s]               Est.  stn bbox = 3.041e+03 (1.79e+03 1.25e+03)
[06/08 21:54:03    305s]               cpu = 0:00:00.2 real = 0:00:01.0 mem = 1159.4M
[06/08 21:54:03    305s] Iteration  7: Total net bbox = 2.834e+03 (1.57e+03 1.26e+03)
[06/08 21:54:03    305s]               Est.  stn bbox = 3.350e+03 (1.93e+03 1.42e+03)
[06/08 21:54:03    305s]               cpu = 0:00:00.2 real = 0:00:00.0 mem = 1159.4M
[06/08 21:54:03    305s] Iteration  8: Total net bbox = 2.902e+03 (1.61e+03 1.29e+03)
[06/08 21:54:03    305s]               Est.  stn bbox = 3.410e+03 (1.97e+03 1.44e+03)
[06/08 21:54:03    305s]               cpu = 0:00:00.1 real = 0:00:00.0 mem = 1159.4M
[06/08 21:54:03    305s] OPERPROF:   Finished npPlace at level 2, CPU:0.480, REAL:0.471, MEM:1159.4M
[06/08 21:54:03    305s] OPERPROF: Finished npMain at level 1, CPU:0.480, REAL:0.474, MEM:1159.4M
[06/08 21:54:03    305s] OPERPROF: Starting npCallHUMEst at level 1, MEM:1159.4M
[06/08 21:54:03    305s] Starting Early Global Route rough congestion estimation: mem = 1159.4M
[06/08 21:54:03    305s] (I)       Started Loading and Dumping File ( Curr Mem: 1159.41 MB )
[06/08 21:54:03    305s] (I)       Reading DB...
[06/08 21:54:03    305s] (I)       Read data from FE... (mem=1159.4M)
[06/08 21:54:03    305s] (I)       Read nodes and places... (mem=1159.4M)
[06/08 21:54:03    305s] (I)       Done Read nodes and places (cpu=0.000s, mem=1159.4M)
[06/08 21:54:03    305s] (I)       Read nets... (mem=1159.4M)
[06/08 21:54:03    305s] (I)       Done Read nets (cpu=0.000s, mem=1159.4M)
[06/08 21:54:03    305s] (I)       Done Read data from FE (cpu=0.000s, mem=1159.4M)
[06/08 21:54:03    305s] (I)       before initializing RouteDB syMemory usage = 1159.4 MB
[06/08 21:54:03    305s] (I)       == Non-default Options ==
[06/08 21:54:03    305s] (I)       Print mode                                         : 2
[06/08 21:54:03    305s] (I)       Stop if highly congested                           : false
[06/08 21:54:03    305s] (I)       Maximum routing layer                              : 10
[06/08 21:54:03    305s] (I)       Assign partition pins                              : false
[06/08 21:54:03    305s] (I)       Support large GCell                                : true
[06/08 21:54:03    305s] (I)       Number of rows per GCell                           : 2
[06/08 21:54:03    305s] (I)       Max num rows per GCell                             : 32
[06/08 21:54:03    305s] (I)       Counted 1186 PG shapes. We will not process PG shapes layer by layer.
[06/08 21:54:03    305s] (I)       Use row-based GCell size
[06/08 21:54:03    305s] (I)       GCell unit size  : 2800
[06/08 21:54:03    305s] (I)       GCell multiplier : 2
[06/08 21:54:03    305s] (I)       build grid graph
[06/08 21:54:03    305s] (I)       build grid graph start
[06/08 21:54:03    305s] [NR-eGR] Track table information for default rule: 
[06/08 21:54:03    305s] [NR-eGR] metal1 has no routable track
[06/08 21:54:03    305s] [NR-eGR] metal2 has single uniform track structure
[06/08 21:54:03    305s] [NR-eGR] metal3 has single uniform track structure
[06/08 21:54:03    305s] [NR-eGR] metal4 has single uniform track structure
[06/08 21:54:03    305s] [NR-eGR] metal5 has single uniform track structure
[06/08 21:54:03    305s] [NR-eGR] metal6 has single uniform track structure
[06/08 21:54:03    305s] [NR-eGR] metal7 has single uniform track structure
[06/08 21:54:03    305s] [NR-eGR] metal8 has single uniform track structure
[06/08 21:54:03    305s] [NR-eGR] metal9 has single uniform track structure
[06/08 21:54:03    305s] [NR-eGR] metal10 has single uniform track structure
[06/08 21:54:03    305s] (I)       build grid graph end
[06/08 21:54:03    305s] (I)       ===========================================================================
[06/08 21:54:03    305s] (I)       == Report All Rule Vias ==
[06/08 21:54:03    305s] (I)       ===========================================================================
[06/08 21:54:03    305s] (I)        Via Rule : (Default)
[06/08 21:54:03    305s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[06/08 21:54:03    305s] (I)       ---------------------------------------------------------------------------
[06/08 21:54:03    305s] (I)        1    9 : via1_8                      8 : via1_7                   
[06/08 21:54:03    305s] (I)        2   10 : via2_8                     12 : via2_5                   
[06/08 21:54:03    305s] (I)        3   19 : via3_2                     19 : via3_2                   
[06/08 21:54:03    305s] (I)        4   22 : via4_0                     22 : via4_0                   
[06/08 21:54:03    305s] (I)        5   23 : via5_0                     23 : via5_0                   
[06/08 21:54:03    305s] (I)        6   24 : via6_0                     24 : via6_0                   
[06/08 21:54:03    305s] (I)        7   25 : via7_0                     25 : via7_0                   
[06/08 21:54:03    305s] (I)        8   26 : via8_0                     26 : via8_0                   
[06/08 21:54:03    305s] (I)        9   27 : via9_0                     27 : via9_0                   
[06/08 21:54:03    305s] (I)       ===========================================================================
[06/08 21:54:03    305s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 1159.41 MB )
[06/08 21:54:03    305s] (I)       Num PG vias on layer 2 : 0
[06/08 21:54:03    305s] (I)       Num PG vias on layer 3 : 0
[06/08 21:54:03    305s] (I)       Num PG vias on layer 4 : 0
[06/08 21:54:03    305s] (I)       Num PG vias on layer 5 : 0
[06/08 21:54:03    305s] (I)       Num PG vias on layer 6 : 0
[06/08 21:54:03    305s] (I)       Num PG vias on layer 7 : 0
[06/08 21:54:03    305s] (I)       Num PG vias on layer 8 : 0
[06/08 21:54:03    305s] (I)       Num PG vias on layer 9 : 0
[06/08 21:54:03    305s] (I)       Num PG vias on layer 10 : 0
[06/08 21:54:03    305s] [NR-eGR] Read 2094 PG shapes
[06/08 21:54:03    305s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1159.41 MB )
[06/08 21:54:03    305s] [NR-eGR] #Routing Blockages  : 0
[06/08 21:54:03    305s] [NR-eGR] #Instance Blockages : 0
[06/08 21:54:03    305s] [NR-eGR] #PG Blockages       : 2094
[06/08 21:54:03    305s] [NR-eGR] #Halo Blockages     : 0
[06/08 21:54:03    305s] [NR-eGR] #Boundary Blockages : 0
[06/08 21:54:03    305s] (I)       Design has 0 blackboxes considered as all layer blockages.
[06/08 21:54:03    305s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[06/08 21:54:03    305s] (I)       readDataFromPlaceDB
[06/08 21:54:03    305s] (I)       Read net information..
[06/08 21:54:03    305s] [NR-eGR] Read numTotalNets=704  numIgnoredNets=0
[06/08 21:54:03    305s] (I)       Read testcase time = 0.000 seconds
[06/08 21:54:03    305s] 
[06/08 21:54:03    305s] (I)       early_global_route_priority property id does not exist.
[06/08 21:54:03    305s] (I)       Start initializing grid graph
[06/08 21:54:03    305s] (I)       Early Global GCell Via Threshold calculated based on cut spacing = 
[06/08 21:54:03    305s] (I)       End initializing grid graph
[06/08 21:54:03    305s] (I)       Model blockages into capacity
[06/08 21:54:03    305s] (I)       Read Num Blocks=2094  Num Prerouted Wires=0  Num CS=0
[06/08 21:54:03    305s] (I)       Started Modeling ( Curr Mem: 1159.41 MB )
[06/08 21:54:03    305s] (I)       Layer 1 (V) : #blockages 240 : #preroutes 0
[06/08 21:54:03    305s] (I)       Layer 2 (H) : #blockages 240 : #preroutes 0
[06/08 21:54:03    305s] (I)       Layer 3 (V) : #blockages 240 : #preroutes 0
[06/08 21:54:03    305s] (I)       Layer 4 (H) : #blockages 240 : #preroutes 0
[06/08 21:54:03    305s] (I)       Layer 5 (V) : #blockages 240 : #preroutes 0
[06/08 21:54:03    305s] (I)       Layer 6 (H) : #blockages 240 : #preroutes 0
[06/08 21:54:03    305s] (I)       Layer 7 (V) : #blockages 240 : #preroutes 0
[06/08 21:54:03    305s] (I)       Layer 8 (H) : #blockages 264 : #preroutes 0
[06/08 21:54:03    305s] (I)       Layer 9 (V) : #blockages 150 : #preroutes 0
[06/08 21:54:03    305s] (I)       Finished Modeling ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1159.41 MB )
[06/08 21:54:03    305s] (I)       -- layer congestion ratio --
[06/08 21:54:03    305s] (I)       Layer 1 : 0.100000
[06/08 21:54:03    305s] (I)       Layer 2 : 0.700000
[06/08 21:54:03    305s] (I)       Layer 3 : 0.700000
[06/08 21:54:03    305s] (I)       Layer 4 : 0.700000
[06/08 21:54:03    305s] (I)       Layer 5 : 0.700000
[06/08 21:54:03    305s] (I)       Layer 6 : 0.700000
[06/08 21:54:03    305s] (I)       Layer 7 : 0.700000
[06/08 21:54:03    305s] (I)       Layer 8 : 0.700000
[06/08 21:54:03    305s] (I)       Layer 9 : 0.700000
[06/08 21:54:03    305s] (I)       Layer 10 : 0.700000
[06/08 21:54:03    305s] (I)       ----------------------------
[06/08 21:54:03    305s] (I)       Number of ignored nets = 0
[06/08 21:54:03    305s] (I)       Number of fixed nets = 0.  Ignored: Yes
[06/08 21:54:03    305s] (I)       Number of clock nets = 1.  Ignored: No
[06/08 21:54:03    305s] (I)       Number of analog nets = 0.  Ignored: Yes
[06/08 21:54:03    305s] (I)       Number of special nets = 0.  Ignored: Yes
[06/08 21:54:03    305s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[06/08 21:54:03    305s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[06/08 21:54:03    305s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[06/08 21:54:03    305s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[06/08 21:54:03    305s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[06/08 21:54:03    305s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[06/08 21:54:03    305s] (I)       Before initializing Early Global Route syMemory usage = 1159.4 MB
[06/08 21:54:03    305s] (I)       Ndr track 0 does not exist
[06/08 21:54:03    305s] (I)       ---------------------Grid Graph Info--------------------
[06/08 21:54:03    305s] (I)       Routing area        : (0, 0) - (126540, 104720)
[06/08 21:54:03    305s] (I)       Core area           : (20140, 20160) - (106400, 84560)
[06/08 21:54:03    305s] (I)       Site width          :   380  (dbu)
[06/08 21:54:03    305s] (I)       Row height          :  2800  (dbu)
[06/08 21:54:03    305s] (I)       GCell width         :  5600  (dbu)
[06/08 21:54:03    305s] (I)       GCell height        :  5600  (dbu)
[06/08 21:54:03    305s] (I)       Grid                :    23    19    10
[06/08 21:54:03    305s] (I)       Layer numbers       :     1     2     3     4     5     6     7     8     9    10
[06/08 21:54:03    305s] (I)       Vertical capacity   :     0  5600     0  5600     0  5600     0  5600     0  5600
[06/08 21:54:03    305s] (I)       Horizontal capacity :     0     0  5600     0  5600     0  5600     0  5600     0
[06/08 21:54:03    305s] (I)       Default wire width  :   140   140   140   280   280   280   800   800  1600  1600
[06/08 21:54:03    305s] (I)       Default wire space  :   130   140   140   280   280   280   800   800  1600  1600
[06/08 21:54:03    305s] (I)       Default wire pitch  :   270   280   280   560   560   560  1600  1600  3200  3200
[06/08 21:54:03    305s] (I)       Default pitch size  :   270   380   280   560   560   560  1680  1680  3200  3360
[06/08 21:54:03    305s] (I)       First track coord   :     0   190   140   730   700   730  1820  1850  4300  3530
[06/08 21:54:03    305s] (I)       Num tracks per GCell: 20.74 14.74 20.00 10.00 10.00 10.00  3.33  3.33  1.75  1.67
[06/08 21:54:03    305s] (I)       Total num of tracks :     0   333   374   225   186   225    62    74    32    37
[06/08 21:54:03    305s] (I)       Num of masks        :     1     1     1     1     1     1     1     1     1     1
[06/08 21:54:03    305s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0     0     0
[06/08 21:54:03    305s] (I)       --------------------------------------------------------
[06/08 21:54:03    305s] 
[06/08 21:54:03    305s] [NR-eGR] ============ Routing rule table ============
[06/08 21:54:03    305s] [NR-eGR] Rule id: 0  Nets: 704 
[06/08 21:54:03    305s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[06/08 21:54:03    305s] (I)       Pitch:  L1=270  L2=380  L3=280  L4=560  L5=560  L6=560  L7=1680  L8=1680  L9=3200  L10=3360
[06/08 21:54:03    305s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1
[06/08 21:54:03    305s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1
[06/08 21:54:03    305s] [NR-eGR] ========================================
[06/08 21:54:03    305s] [NR-eGR] 
[06/08 21:54:03    305s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[06/08 21:54:03    305s] (I)       blocked tracks on layer2 : = 1350 / 6327 (21.34%)
[06/08 21:54:03    305s] (I)       blocked tracks on layer3 : = 360 / 8602 (4.19%)
[06/08 21:54:03    305s] (I)       blocked tracks on layer4 : = 987 / 4275 (23.09%)
[06/08 21:54:03    305s] (I)       blocked tracks on layer5 : = 384 / 4278 (8.98%)
[06/08 21:54:03    305s] (I)       blocked tracks on layer6 : = 1099 / 4275 (25.71%)
[06/08 21:54:03    305s] (I)       blocked tracks on layer7 : = 428 / 1426 (30.01%)
[06/08 21:54:03    305s] (I)       blocked tracks on layer8 : = 462 / 1406 (32.86%)
[06/08 21:54:03    305s] (I)       blocked tracks on layer9 : = 550 / 736 (74.73%)
[06/08 21:54:03    305s] (I)       blocked tracks on layer10 : = 394 / 703 (56.05%)
[06/08 21:54:03    305s] (I)       After initializing Early Global Route syMemory usage = 1159.4 MB
[06/08 21:54:03    305s] (I)       Finished Loading and Dumping File ( CPU: 0.01 sec, Real: 0.02 sec, Curr Mem: 1159.41 MB )
[06/08 21:54:03    305s] (I)       Reset routing kernel
[06/08 21:54:03    305s] (I)       ============= Initialization =============
[06/08 21:54:03    305s] (I)       numLocalWires=941  numGlobalNetBranches=247  numLocalNetBranches=226
[06/08 21:54:03    305s] (I)       totalPins=2101  totalGlobalPin=1429 (68.02%)
[06/08 21:54:03    305s] (I)       Started Build MST ( Curr Mem: 1159.41 MB )
[06/08 21:54:03    305s] (I)       Generate topology with single threads
[06/08 21:54:03    305s] (I)       Finished Build MST ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1159.41 MB )
[06/08 21:54:03    305s] (I)       total 2D Cap : 28590 = (13572 H, 15018 V)
[06/08 21:54:03    305s] (I)       
[06/08 21:54:03    305s] (I)       ============  Phase 1a Route ============
[06/08 21:54:03    305s] (I)       Started Phase 1a ( Curr Mem: 1159.41 MB )
[06/08 21:54:03    305s] (I)       Started Pattern routing ( Curr Mem: 1159.41 MB )
[06/08 21:54:03    305s] (I)       Finished Pattern routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1159.41 MB )
[06/08 21:54:03    305s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 1159.41 MB )
[06/08 21:54:03    305s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 0
[06/08 21:54:03    305s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1159.41 MB )
[06/08 21:54:03    305s] (I)       Usage: 1218 = (664 H, 554 V) = (4.89% H, 3.69% V) = (1.859e+03um H, 1.551e+03um V)
[06/08 21:54:03    305s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1159.41 MB )
[06/08 21:54:03    305s] (I)       
[06/08 21:54:03    305s] (I)       ============  Phase 1b Route ============
[06/08 21:54:03    305s] (I)       Started Phase 1b ( Curr Mem: 1159.41 MB )
[06/08 21:54:03    305s] (I)       Usage: 1218 = (664 H, 554 V) = (4.89% H, 3.69% V) = (1.859e+03um H, 1.551e+03um V)
[06/08 21:54:03    305s] (I)       eGR overflow: 0.00% H + 0.00% V
[06/08 21:54:03    305s] 
[06/08 21:54:03    305s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1159.41 MB )
[06/08 21:54:03    305s] [NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[06/08 21:54:03    305s] Finished Early Global Route rough congestion estimation: mem = 1159.4M
[06/08 21:54:03    305s] OPERPROF: Finished npCallHUMEst at level 1, CPU:0.010, REAL:0.033, MEM:1159.4M
[06/08 21:54:03    305s] earlyGlobalRoute rough estimation gcell size 2 row height
[06/08 21:54:03    305s] OPERPROF: Starting CDPad at level 1, MEM:1159.4M
[06/08 21:54:03    305s] CDPadU 0.822 -> 0.825. R=0.694, N=635, GS=2.800
[06/08 21:54:03    305s] OPERPROF: Finished CDPad at level 1, CPU:0.000, REAL:0.002, MEM:1159.4M
[06/08 21:54:03    305s] OPERPROF: Starting npMain at level 1, MEM:1159.4M
[06/08 21:54:03    305s] OPERPROF:   Starting npPlace at level 2, MEM:1159.4M
[06/08 21:54:03    305s] AB param 69.6% (442/635).
[06/08 21:54:03    305s] OPERPROF:   Finished npPlace at level 2, CPU:0.010, REAL:0.007, MEM:1159.4M
[06/08 21:54:03    305s] OPERPROF: Finished npMain at level 1, CPU:0.010, REAL:0.010, MEM:1159.4M
[06/08 21:54:03    305s] Global placement CDP is working on the selected area.
[06/08 21:54:03    305s] OPERPROF: Starting npMain at level 1, MEM:1159.4M
[06/08 21:54:03    305s] OPERPROF:   Starting npPlace at level 2, MEM:1159.4M
[06/08 21:54:03    305s] OPERPROF:   Finished npPlace at level 2, CPU:0.310, REAL:0.311, MEM:1159.4M
[06/08 21:54:03    305s] OPERPROF: Finished npMain at level 1, CPU:0.310, REAL:0.313, MEM:1159.4M
[06/08 21:54:03    305s] Iteration  9: Total net bbox = 8.860e+03 (4.76e+03 4.10e+03)
[06/08 21:54:03    305s]               Est.  stn bbox = 9.602e+03 (5.23e+03 4.37e+03)
[06/08 21:54:03    305s]               cpu = 0:00:00.3 real = 0:00:00.0 mem = 1159.4M
[06/08 21:54:03    305s] Iteration 10: Total net bbox = 8.860e+03 (4.76e+03 4.10e+03)
[06/08 21:54:03    305s]               Est.  stn bbox = 9.602e+03 (5.23e+03 4.37e+03)
[06/08 21:54:03    305s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1159.4M
[06/08 21:54:03    305s] [adp] clock
[06/08 21:54:03    305s] [adp] weight, nr nets, wire length
[06/08 21:54:03    305s] [adp]      0        1  85.725000
[06/08 21:54:03    305s] [adp] data
[06/08 21:54:03    305s] [adp] weight, nr nets, wire length
[06/08 21:54:03    305s] [adp]      0      744  8774.577000
[06/08 21:54:03    305s] [adp] 0.000000|0.000000|0.000000
[06/08 21:54:03    305s] Iteration 11: Total net bbox = 8.860e+03 (4.76e+03 4.10e+03)
[06/08 21:54:03    305s]               Est.  stn bbox = 9.602e+03 (5.23e+03 4.37e+03)
[06/08 21:54:03    305s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1159.4M
[06/08 21:54:03    305s] Clear WL Bound Manager after Global Placement... 
[06/08 21:54:03    305s] Finished Global Placement (cpu=0:00:01.5, real=0:00:02.0, mem=1159.4M)
[06/08 21:54:03    305s] Keep Tdgp Graph and DB for later use
[06/08 21:54:03    305s] Info: 0 clock gating cells identified, 0 (on average) moved 0/2
[06/08 21:54:03    305s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1159.4M
[06/08 21:54:03    305s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1159.4M
[06/08 21:54:03    305s] Solver runtime cpu: 0:00:01.0 real: 0:00:01.0
[06/08 21:54:03    305s] Core Placement runtime cpu: 0:00:01.5 real: 0:00:02.0
[06/08 21:54:03    305s] **WARN: (IMPSP-9025):	No scan chain specified/traced.
[06/08 21:54:03    305s] Type 'man IMPSP-9025' for more detail.
[06/08 21:54:03    305s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:1159.4M
[06/08 21:54:03    305s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1159.4M
[06/08 21:54:03    305s] #spOpts: N=45 minPadR=1.1 mergeVia=F 
[06/08 21:54:03    305s] All LLGs are deleted
[06/08 21:54:03    305s] OPERPROF:     Starting spSiteCleanup(true) at level 3, MEM:1159.4M
[06/08 21:54:03    305s] OPERPROF:     Finished spSiteCleanup(true) at level 3, CPU:0.000, REAL:0.000, MEM:1159.4M
[06/08 21:54:03    305s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:1159.4M
[06/08 21:54:03    305s] OPERPROF:       Starting spiInitFpSiteArr at level 4, MEM:1159.4M
[06/08 21:54:03    305s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[06/08 21:54:03    305s] Fast DP-INIT is on for default
[06/08 21:54:03    305s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[06/08 21:54:03    305s] OPERPROF:       Finished spiInitFpSiteArr at level 4, CPU:0.010, REAL:0.006, MEM:1191.4M
[06/08 21:54:03    305s] OPERPROF:       Starting CMU at level 4, MEM:1191.4M
[06/08 21:54:03    305s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.003, MEM:1191.4M
[06/08 21:54:03    305s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.010, REAL:0.009, MEM:1191.4M
[06/08 21:54:03    305s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1191.4MB).
[06/08 21:54:03    305s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.010, REAL:0.010, MEM:1191.4M
[06/08 21:54:03    305s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.010, REAL:0.010, MEM:1191.4M
[06/08 21:54:03    305s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.11176.1
[06/08 21:54:03    305s] OPERPROF: Starting RefinePlace at level 1, MEM:1191.4M
[06/08 21:54:03    305s] *** Starting refinePlace (0:05:06 mem=1191.4M) ***
[06/08 21:54:03    305s] Total net bbox length = 8.860e+03 (4.760e+03 4.100e+03) (ext = 5.729e+03)
[06/08 21:54:03    305s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[06/08 21:54:03    305s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:1191.4M
[06/08 21:54:03    305s] Starting refinePlace ...
[06/08 21:54:03    305s] ** Cut row section cpu time 0:00:00.0.
[06/08 21:54:03    305s]    Spread Effort: high, standalone mode, useDDP on.
[06/08 21:54:03    305s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=1191.4MB) @(0:05:06 - 0:05:06).
[06/08 21:54:03    305s] Move report: preRPlace moves 635 insts, mean move: 0.40 um, max move: 1.50 um
[06/08 21:54:03    305s] 	Max move on inst (U503): (50.33, 30.55) --> (51.30, 31.08)
[06/08 21:54:03    305s] 	Length: 2 sites, height: 1 rows, site name: FreePDK45_38x28_10R_NP_162NW_34O, cell type: INV_X1
[06/08 21:54:03    305s] wireLenOptFixPriorityInst 0 inst fixed
[06/08 21:54:03    305s] Placement tweakage begins.
[06/08 21:54:03    305s] wire length = 3.754e+03
[06/08 21:54:03    305s] wire length = 3.440e+03
[06/08 21:54:03    305s] Placement tweakage ends.
[06/08 21:54:03    305s] Move report: tweak moves 100 insts, mean move: 1.26 um, max move: 4.13 um
[06/08 21:54:03    305s] 	Max move on inst (U146): (50.92, 10.08) --> (49.59, 12.88)
[06/08 21:54:03    305s] 
[06/08 21:54:03    305s] Running Spiral with 1 thread in Normal Mode  fetchWidth=8 
[06/08 21:54:03    305s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[06/08 21:54:03    305s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=1191.4MB) @(0:05:06 - 0:05:06).
[06/08 21:54:03    305s] Move report: Detail placement moves 635 insts, mean move: 0.56 um, max move: 4.34 um
[06/08 21:54:03    305s] 	Max move on inst (U686): (48.87, 36.19) --> (45.03, 36.68)
[06/08 21:54:03    305s] 	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1191.4MB
[06/08 21:54:03    305s] Statistics of distance of Instance movement in refine placement:
[06/08 21:54:03    305s]   maximum (X+Y) =         4.34 um
[06/08 21:54:03    305s]   inst (U686) with max move: (48.8745, 36.1855) -> (45.03, 36.68)
[06/08 21:54:03    305s]   mean    (X+Y) =         0.56 um
[06/08 21:54:03    305s] Summary Report:
[06/08 21:54:03    305s] Instances move: 635 (out of 635 movable)
[06/08 21:54:03    305s] Instances flipped: 0
[06/08 21:54:03    305s] Mean displacement: 0.56 um
[06/08 21:54:03    305s] Max displacement: 4.34 um (Instance: U686) (48.8745, 36.1855) -> (45.03, 36.68)
[06/08 21:54:03    305s] 	Length: 7 sites, height: 1 rows, site name: FreePDK45_38x28_10R_NP_162NW_34O, cell type: MUX2_X1
[06/08 21:54:03    305s] Total instances moved : 635
[06/08 21:54:03    305s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.060, REAL:0.073, MEM:1191.4M
[06/08 21:54:03    305s] Total net bbox length = 8.694e+03 (4.490e+03 4.204e+03) (ext = 5.725e+03)
[06/08 21:54:03    305s] Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1191.4MB
[06/08 21:54:03    305s] [CPU] RefinePlace/total (cpu=0:00:00.1, real=0:00:00.0, mem=1191.4MB) @(0:05:06 - 0:05:06).
[06/08 21:54:03    305s] *** Finished refinePlace (0:05:06 mem=1191.4M) ***
[06/08 21:54:03    305s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.11176.1
[06/08 21:54:03    305s] OPERPROF: Finished RefinePlace at level 1, CPU:0.060, REAL:0.078, MEM:1191.4M
[06/08 21:54:03    305s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1191.4M
[06/08 21:54:03    305s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1191.4M
[06/08 21:54:03    305s] All LLGs are deleted
[06/08 21:54:03    305s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1191.4M
[06/08 21:54:03    305s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1191.4M
[06/08 21:54:03    305s] *** Finished Initial Placement (cpu=0:00:01.7, real=0:00:02.0, mem=1191.4M) ***
[06/08 21:54:03    305s] #spOpts: N=45 minPadR=1.1 mergeVia=F 
[06/08 21:54:03    305s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1191.4M
[06/08 21:54:03    305s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1191.4M
[06/08 21:54:03    305s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[06/08 21:54:03    305s] Fast DP-INIT is on for default
[06/08 21:54:03    305s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[06/08 21:54:03    305s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.010, REAL:0.005, MEM:1191.4M
[06/08 21:54:03    305s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.005, MEM:1191.4M
[06/08 21:54:03    305s] OPERPROF: Starting Cal-LLG-Density-Map at level 1, MEM:1191.4M
[06/08 21:54:03    305s] OPERPROF: Finished Cal-LLG-Density-Map at level 1, CPU:0.000, REAL:0.000, MEM:1191.4M
[06/08 21:54:03    305s] default core: bins with density > 0.750 =  0.00 % ( 0 / 12 )
[06/08 21:54:03    305s] Density distribution unevenness ratio = 2.637%
[06/08 21:54:03    305s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1191.4M
[06/08 21:54:03    305s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1191.4M
[06/08 21:54:03    305s] All LLGs are deleted
[06/08 21:54:03    305s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1191.4M
[06/08 21:54:03    305s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1191.4M
[06/08 21:54:03    305s] Effort level <high> specified for tdgp_reg2reg_default path_group
[06/08 21:54:03    305s] 
[06/08 21:54:03    305s] *** Start incrementalPlace ***
[06/08 21:54:03    305s] User Input Parameters:
[06/08 21:54:03    305s] - Congestion Driven    : On
[06/08 21:54:03    305s] - Timing Driven        : On
[06/08 21:54:03    305s] - Area-Violation Based : On
[06/08 21:54:03    305s] - Start Rollback Level : -5
[06/08 21:54:03    305s] - Legalized            : On
[06/08 21:54:03    305s] - Window Based         : Off
[06/08 21:54:03    305s] - eDen incr mode       : Off
[06/08 21:54:03    305s] - Small incr mode      : Off
[06/08 21:54:03    305s] 
[06/08 21:54:03    305s] Init WL Bound for IncrIp in placeDesign ... 
[06/08 21:54:03    305s] No Views given, use default active views for adaptive view pruning
[06/08 21:54:03    305s] SKP will enable view:
[06/08 21:54:03    305s]   worst
[06/08 21:54:03    305s] OPERPROF: Starting GP-eGR-Init at level 1, MEM:1193.4M
[06/08 21:54:03    305s] OPERPROF: Finished GP-eGR-Init at level 1, CPU:0.000, REAL:0.014, MEM:1193.4M
[06/08 21:54:03    305s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:1193.4M
[06/08 21:54:03    305s] Starting Early Global Route congestion estimation: mem = 1193.4M
[06/08 21:54:03    305s] (I)       Started Loading and Dumping File ( Curr Mem: 1193.42 MB )
[06/08 21:54:03    305s] (I)       Reading DB...
[06/08 21:54:03    305s] (I)       Read data from FE... (mem=1193.4M)
[06/08 21:54:03    305s] (I)       Read nodes and places... (mem=1193.4M)
[06/08 21:54:03    305s] (I)       Done Read nodes and places (cpu=0.000s, mem=1193.4M)
[06/08 21:54:03    305s] (I)       Read nets... (mem=1193.4M)
[06/08 21:54:03    305s] (I)       Done Read nets (cpu=0.000s, mem=1193.4M)
[06/08 21:54:03    305s] (I)       Done Read data from FE (cpu=0.000s, mem=1193.4M)
[06/08 21:54:03    305s] (I)       before initializing RouteDB syMemory usage = 1193.4 MB
[06/08 21:54:03    305s] (I)       == Non-default Options ==
[06/08 21:54:03    305s] (I)       Maximum routing layer                              : 10
[06/08 21:54:03    305s] (I)       Use non-blocking free Dbs wires                    : false
[06/08 21:54:03    305s] (I)       Counted 1186 PG shapes. We will not process PG shapes layer by layer.
[06/08 21:54:03    305s] (I)       Use row-based GCell size
[06/08 21:54:03    305s] (I)       GCell unit size  : 2800
[06/08 21:54:03    305s] (I)       GCell multiplier : 1
[06/08 21:54:03    305s] (I)       build grid graph
[06/08 21:54:03    305s] (I)       build grid graph start
[06/08 21:54:03    305s] [NR-eGR] Track table information for default rule: 
[06/08 21:54:03    305s] [NR-eGR] metal1 has no routable track
[06/08 21:54:03    305s] [NR-eGR] metal2 has single uniform track structure
[06/08 21:54:03    305s] [NR-eGR] metal3 has single uniform track structure
[06/08 21:54:03    305s] [NR-eGR] metal4 has single uniform track structure
[06/08 21:54:03    305s] [NR-eGR] metal5 has single uniform track structure
[06/08 21:54:03    305s] [NR-eGR] metal6 has single uniform track structure
[06/08 21:54:03    305s] [NR-eGR] metal7 has single uniform track structure
[06/08 21:54:03    305s] [NR-eGR] metal8 has single uniform track structure
[06/08 21:54:03    305s] [NR-eGR] metal9 has single uniform track structure
[06/08 21:54:03    305s] [NR-eGR] metal10 has single uniform track structure
[06/08 21:54:03    305s] (I)       build grid graph end
[06/08 21:54:03    305s] (I)       ===========================================================================
[06/08 21:54:03    305s] (I)       == Report All Rule Vias ==
[06/08 21:54:03    305s] (I)       ===========================================================================
[06/08 21:54:03    305s] (I)        Via Rule : (Default)
[06/08 21:54:03    305s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[06/08 21:54:03    305s] (I)       ---------------------------------------------------------------------------
[06/08 21:54:03    305s] (I)        1    9 : via1_8                      8 : via1_7                   
[06/08 21:54:03    305s] (I)        2   10 : via2_8                     12 : via2_5                   
[06/08 21:54:03    305s] (I)        3   19 : via3_2                     19 : via3_2                   
[06/08 21:54:03    305s] (I)        4   22 : via4_0                     22 : via4_0                   
[06/08 21:54:03    305s] (I)        5   23 : via5_0                     23 : via5_0                   
[06/08 21:54:03    305s] (I)        6   24 : via6_0                     24 : via6_0                   
[06/08 21:54:03    305s] (I)        7   25 : via7_0                     25 : via7_0                   
[06/08 21:54:03    305s] (I)        8   26 : via8_0                     26 : via8_0                   
[06/08 21:54:03    305s] (I)        9   27 : via9_0                     27 : via9_0                   
[06/08 21:54:03    305s] (I)       ===========================================================================
[06/08 21:54:03    305s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 1193.42 MB )
[06/08 21:54:03    305s] (I)       Num PG vias on layer 2 : 0
[06/08 21:54:03    305s] (I)       Num PG vias on layer 3 : 0
[06/08 21:54:03    305s] (I)       Num PG vias on layer 4 : 0
[06/08 21:54:03    305s] (I)       Num PG vias on layer 5 : 0
[06/08 21:54:03    305s] (I)       Num PG vias on layer 6 : 0
[06/08 21:54:03    305s] (I)       Num PG vias on layer 7 : 0
[06/08 21:54:03    305s] (I)       Num PG vias on layer 8 : 0
[06/08 21:54:03    305s] (I)       Num PG vias on layer 9 : 0
[06/08 21:54:03    305s] (I)       Num PG vias on layer 10 : 0
[06/08 21:54:03    305s] [NR-eGR] Read 2094 PG shapes
[06/08 21:54:03    305s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1193.42 MB )
[06/08 21:54:03    305s] [NR-eGR] #Routing Blockages  : 0
[06/08 21:54:03    305s] [NR-eGR] #Instance Blockages : 0
[06/08 21:54:03    305s] [NR-eGR] #PG Blockages       : 2094
[06/08 21:54:03    305s] [NR-eGR] #Halo Blockages     : 0
[06/08 21:54:03    305s] [NR-eGR] #Boundary Blockages : 0
[06/08 21:54:03    305s] (I)       Design has 0 blackboxes considered as all layer blockages.
[06/08 21:54:03    305s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[06/08 21:54:03    305s] (I)       readDataFromPlaceDB
[06/08 21:54:03    305s] (I)       Read net information..
[06/08 21:54:03    305s] [NR-eGR] Read numTotalNets=704  numIgnoredNets=0
[06/08 21:54:03    305s] (I)       Read testcase time = 0.000 seconds
[06/08 21:54:03    305s] 
[06/08 21:54:03    305s] (I)       early_global_route_priority property id does not exist.
[06/08 21:54:03    305s] (I)       Start initializing grid graph
[06/08 21:54:03    305s] (I)       Early Global GCell Via Threshold calculated based on cut spacing = 
[06/08 21:54:03    305s] (I)       End initializing grid graph
[06/08 21:54:03    305s] (I)       Model blockages into capacity
[06/08 21:54:03    305s] (I)       Read Num Blocks=2094  Num Prerouted Wires=0  Num CS=0
[06/08 21:54:03    305s] (I)       Started Modeling ( Curr Mem: 1193.42 MB )
[06/08 21:54:03    305s] (I)       Layer 1 (V) : #blockages 240 : #preroutes 0
[06/08 21:54:03    305s] (I)       Layer 2 (H) : #blockages 240 : #preroutes 0
[06/08 21:54:03    305s] (I)       Layer 3 (V) : #blockages 240 : #preroutes 0
[06/08 21:54:03    305s] (I)       Layer 4 (H) : #blockages 240 : #preroutes 0
[06/08 21:54:03    305s] (I)       Layer 5 (V) : #blockages 240 : #preroutes 0
[06/08 21:54:03    305s] (I)       Layer 6 (H) : #blockages 240 : #preroutes 0
[06/08 21:54:03    305s] (I)       Layer 7 (V) : #blockages 240 : #preroutes 0
[06/08 21:54:03    305s] (I)       Layer 8 (H) : #blockages 264 : #preroutes 0
[06/08 21:54:03    305s] (I)       Layer 9 (V) : #blockages 150 : #preroutes 0
[06/08 21:54:03    305s] (I)       Finished Modeling ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1193.42 MB )
[06/08 21:54:03    305s] (I)       -- layer congestion ratio --
[06/08 21:54:03    305s] (I)       Layer 1 : 0.100000
[06/08 21:54:03    305s] (I)       Layer 2 : 0.700000
[06/08 21:54:03    305s] (I)       Layer 3 : 0.700000
[06/08 21:54:03    305s] (I)       Layer 4 : 0.700000
[06/08 21:54:03    305s] (I)       Layer 5 : 0.700000
[06/08 21:54:03    305s] (I)       Layer 6 : 0.700000
[06/08 21:54:03    305s] (I)       Layer 7 : 0.700000
[06/08 21:54:03    305s] (I)       Layer 8 : 0.700000
[06/08 21:54:03    305s] (I)       Layer 9 : 0.700000
[06/08 21:54:03    305s] (I)       Layer 10 : 0.700000
[06/08 21:54:03    305s] (I)       ----------------------------
[06/08 21:54:03    305s] (I)       Number of ignored nets = 0
[06/08 21:54:03    305s] (I)       Number of fixed nets = 0.  Ignored: Yes
[06/08 21:54:03    305s] (I)       Number of clock nets = 1.  Ignored: No
[06/08 21:54:03    305s] (I)       Number of analog nets = 0.  Ignored: Yes
[06/08 21:54:03    305s] (I)       Number of special nets = 0.  Ignored: Yes
[06/08 21:54:03    305s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[06/08 21:54:03    305s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[06/08 21:54:03    305s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[06/08 21:54:03    305s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[06/08 21:54:03    305s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[06/08 21:54:03    305s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[06/08 21:54:03    305s] (I)       Before initializing Early Global Route syMemory usage = 1193.4 MB
[06/08 21:54:03    305s] (I)       Ndr track 0 does not exist
[06/08 21:54:03    305s] (I)       ---------------------Grid Graph Info--------------------
[06/08 21:54:03    305s] (I)       Routing area        : (0, 0) - (126540, 104720)
[06/08 21:54:03    305s] (I)       Core area           : (20140, 20160) - (106400, 84560)
[06/08 21:54:03    305s] (I)       Site width          :   380  (dbu)
[06/08 21:54:03    305s] (I)       Row height          :  2800  (dbu)
[06/08 21:54:03    305s] (I)       GCell width         :  2800  (dbu)
[06/08 21:54:03    305s] (I)       GCell height        :  2800  (dbu)
[06/08 21:54:03    305s] (I)       Grid                :    45    38    10
[06/08 21:54:03    305s] (I)       Layer numbers       :     1     2     3     4     5     6     7     8     9    10
[06/08 21:54:03    305s] (I)       Vertical capacity   :     0  2800     0  2800     0  2800     0  2800     0  2800
[06/08 21:54:03    305s] (I)       Horizontal capacity :     0     0  2800     0  2800     0  2800     0  2800     0
[06/08 21:54:03    305s] (I)       Default wire width  :   140   140   140   280   280   280   800   800  1600  1600
[06/08 21:54:03    305s] (I)       Default wire space  :   130   140   140   280   280   280   800   800  1600  1600
[06/08 21:54:03    305s] (I)       Default wire pitch  :   270   280   280   560   560   560  1600  1600  3200  3200
[06/08 21:54:03    305s] (I)       Default pitch size  :   270   380   280   560   560   560  1680  1680  3200  3360
[06/08 21:54:03    305s] (I)       First track coord   :     0   190   140   730   700   730  1820  1850  4300  3530
[06/08 21:54:03    305s] (I)       Num tracks per GCell: 10.37  7.37 10.00  5.00  5.00  5.00  1.67  1.67  0.88  0.83
[06/08 21:54:03    305s] (I)       Total num of tracks :     0   333   374   225   186   225    62    74    32    37
[06/08 21:54:03    305s] (I)       Num of masks        :     1     1     1     1     1     1     1     1     1     1
[06/08 21:54:03    305s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0     0     0
[06/08 21:54:03    305s] (I)       --------------------------------------------------------
[06/08 21:54:03    305s] 
[06/08 21:54:03    305s] [NR-eGR] ============ Routing rule table ============
[06/08 21:54:03    305s] [NR-eGR] Rule id: 0  Nets: 704 
[06/08 21:54:03    305s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[06/08 21:54:03    305s] (I)       Pitch:  L1=270  L2=380  L3=280  L4=560  L5=560  L6=560  L7=1680  L8=1680  L9=3200  L10=3360
[06/08 21:54:03    305s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1
[06/08 21:54:03    305s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1
[06/08 21:54:03    305s] [NR-eGR] ========================================
[06/08 21:54:03    305s] [NR-eGR] 
[06/08 21:54:03    305s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[06/08 21:54:03    305s] (I)       blocked tracks on layer2 : = 2592 / 12654 (20.48%)
[06/08 21:54:03    305s] (I)       blocked tracks on layer3 : = 552 / 16830 (3.28%)
[06/08 21:54:03    305s] (I)       blocked tracks on layer4 : = 1896 / 8550 (22.18%)
[06/08 21:54:03    305s] (I)       blocked tracks on layer5 : = 600 / 8370 (7.17%)
[06/08 21:54:03    305s] (I)       blocked tracks on layer6 : = 2112 / 8550 (24.70%)
[06/08 21:54:03    305s] (I)       blocked tracks on layer7 : = 675 / 2790 (24.19%)
[06/08 21:54:03    305s] (I)       blocked tracks on layer8 : = 888 / 2812 (31.58%)
[06/08 21:54:03    305s] (I)       blocked tracks on layer9 : = 982 / 1440 (68.19%)
[06/08 21:54:03    305s] (I)       blocked tracks on layer10 : = 765 / 1406 (54.41%)
[06/08 21:54:03    305s] (I)       After initializing Early Global Route syMemory usage = 1193.4 MB
[06/08 21:54:03    305s] (I)       Finished Loading and Dumping File ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1193.42 MB )
[06/08 21:54:03    305s] (I)       Reset routing kernel
[06/08 21:54:03    305s] (I)       Started Global Routing ( Curr Mem: 1193.42 MB )
[06/08 21:54:03    305s] (I)       ============= Initialization =============
[06/08 21:54:03    305s] (I)       totalPins=2101  totalGlobalPin=1900 (90.43%)
[06/08 21:54:03    305s] (I)       Started Net group 1 ( Curr Mem: 1193.42 MB )
[06/08 21:54:03    305s] (I)       Started Build MST ( Curr Mem: 1193.42 MB )
[06/08 21:54:03    305s] (I)       Generate topology with single threads
[06/08 21:54:03    305s] (I)       Finished Build MST ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1193.42 MB )
[06/08 21:54:03    305s] (I)       total 2D Cap : 56508 = (26808 H, 29700 V)
[06/08 21:54:03    305s] [NR-eGR] Layer group 1: route 704 net(s) in layer range [2, 10]
[06/08 21:54:03    305s] (I)       
[06/08 21:54:03    305s] (I)       ============  Phase 1a Route ============
[06/08 21:54:03    305s] (I)       Started Phase 1a ( Curr Mem: 1193.42 MB )
[06/08 21:54:03    305s] (I)       Started Pattern routing ( Curr Mem: 1193.42 MB )
[06/08 21:54:03    305s] (I)       Finished Pattern routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1193.42 MB )
[06/08 21:54:03    305s] (I)       Usage: 2350 = (1250 H, 1100 V) = (4.66% H, 3.70% V) = (1.750e+03um H, 1.540e+03um V)
[06/08 21:54:03    305s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1193.42 MB )
[06/08 21:54:03    305s] (I)       
[06/08 21:54:03    305s] (I)       ============  Phase 1b Route ============
[06/08 21:54:03    305s] (I)       Started Phase 1b ( Curr Mem: 1193.42 MB )
[06/08 21:54:03    305s] (I)       Usage: 2350 = (1250 H, 1100 V) = (4.66% H, 3.70% V) = (1.750e+03um H, 1.540e+03um V)
[06/08 21:54:03    305s] (I)       Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 3.290000e+03um
[06/08 21:54:03    305s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1193.42 MB )
[06/08 21:54:03    305s] (I)       
[06/08 21:54:03    305s] (I)       ============  Phase 1c Route ============
[06/08 21:54:03    305s] (I)       Started Phase 1c ( Curr Mem: 1193.42 MB )
[06/08 21:54:03    305s] (I)       Usage: 2350 = (1250 H, 1100 V) = (4.66% H, 3.70% V) = (1.750e+03um H, 1.540e+03um V)
[06/08 21:54:03    305s] (I)       Finished Phase 1c ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1193.42 MB )
[06/08 21:54:03    305s] (I)       
[06/08 21:54:03    305s] (I)       ============  Phase 1d Route ============
[06/08 21:54:03    305s] (I)       Started Phase 1d ( Curr Mem: 1193.42 MB )
[06/08 21:54:03    305s] (I)       Usage: 2350 = (1250 H, 1100 V) = (4.66% H, 3.70% V) = (1.750e+03um H, 1.540e+03um V)
[06/08 21:54:03    305s] (I)       Finished Phase 1d ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1193.42 MB )
[06/08 21:54:03    305s] (I)       
[06/08 21:54:03    305s] (I)       ============  Phase 1e Route ============
[06/08 21:54:03    305s] (I)       Started Phase 1e ( Curr Mem: 1193.42 MB )
[06/08 21:54:03    305s] (I)       Started Route legalization ( Curr Mem: 1193.42 MB )
[06/08 21:54:03    305s] (I)       Finished Route legalization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1193.42 MB )
[06/08 21:54:03    305s] (I)       Usage: 2350 = (1250 H, 1100 V) = (4.66% H, 3.70% V) = (1.750e+03um H, 1.540e+03um V)
[06/08 21:54:03    305s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 3.290000e+03um
[06/08 21:54:03    305s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1193.42 MB )
[06/08 21:54:03    305s] (I)       Started Layer assignment ( Curr Mem: 1193.42 MB )
[06/08 21:54:03    305s] (I)       Current Layer assignment [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1193.42 MB )
[06/08 21:54:03    305s] (I)       Running layer assignment with 1 threads
[06/08 21:54:03    305s] (I)       Finished Layer assignment ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1193.42 MB )
[06/08 21:54:03    305s] (I)       Finished Net group 1 ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1193.42 MB )
[06/08 21:54:03    305s] (I)       
[06/08 21:54:03    305s] (I)       ============  Phase 1l Route ============
[06/08 21:54:03    305s] (I)       Started Phase 1l ( Curr Mem: 1193.42 MB )
[06/08 21:54:03    305s] (I)       Finished Phase 1l ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1193.42 MB )
[06/08 21:54:03    305s] (I)       
[06/08 21:54:03    305s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[06/08 21:54:03    305s] [NR-eGR]                        OverCon            
[06/08 21:54:03    305s] [NR-eGR]                         #Gcell     %Gcell
[06/08 21:54:03    305s] [NR-eGR]       Layer                (1)    OverCon 
[06/08 21:54:03    305s] [NR-eGR] ----------------------------------------------
[06/08 21:54:03    305s] [NR-eGR]  metal1  (1)         0( 0.00%)   ( 0.00%) 
[06/08 21:54:03    305s] [NR-eGR]  metal2  (2)         3( 0.18%)   ( 0.18%) 
[06/08 21:54:03    305s] [NR-eGR]  metal3  (3)         0( 0.00%)   ( 0.00%) 
[06/08 21:54:03    305s] [NR-eGR]  metal4  (4)         0( 0.00%)   ( 0.00%) 
[06/08 21:54:03    305s] [NR-eGR]  metal5  (5)         0( 0.00%)   ( 0.00%) 
[06/08 21:54:03    305s] [NR-eGR]  metal6  (6)         0( 0.00%)   ( 0.00%) 
[06/08 21:54:03    305s] [NR-eGR]  metal7  (7)         0( 0.00%)   ( 0.00%) 
[06/08 21:54:03    305s] [NR-eGR]  metal8  (8)         0( 0.00%)   ( 0.00%) 
[06/08 21:54:03    305s] [NR-eGR]  metal9  (9)         0( 0.00%)   ( 0.00%) 
[06/08 21:54:03    305s] [NR-eGR] metal10 (10)         0( 0.00%)   ( 0.00%) 
[06/08 21:54:03    305s] [NR-eGR] ----------------------------------------------
[06/08 21:54:03    305s] [NR-eGR] Total                3( 0.02%)   ( 0.02%) 
[06/08 21:54:03    305s] [NR-eGR] 
[06/08 21:54:03    305s] (I)       Finished Global Routing ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1193.42 MB )
[06/08 21:54:03    305s] (I)       total 2D Cap : 57072 = (26893 H, 30179 V)
[06/08 21:54:03    305s] [NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[06/08 21:54:03    305s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[06/08 21:54:03    305s] Early Global Route congestion estimation runtime: 0.01 seconds, mem = 1193.4M
[06/08 21:54:03    305s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:0.010, REAL:0.009, MEM:1193.4M
[06/08 21:54:03    305s] OPERPROF: Starting HotSpotCal at level 1, MEM:1193.4M
[06/08 21:54:03    305s] [hotspot] +------------+---------------+---------------+
[06/08 21:54:03    305s] [hotspot] |            |   max hotspot | total hotspot |
[06/08 21:54:03    305s] [hotspot] +------------+---------------+---------------+
[06/08 21:54:03    305s] [hotspot] | normalized |          0.00 |          0.00 |
[06/08 21:54:03    305s] [hotspot] +------------+---------------+---------------+
[06/08 21:54:03    305s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[06/08 21:54:03    305s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[06/08 21:54:03    305s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.000, REAL:0.000, MEM:1193.4M
[06/08 21:54:03    305s] Skipped repairing congestion.
[06/08 21:54:03    305s] OPERPROF: Starting GP-eGR-Wiring-Phae2 at level 1, MEM:1193.4M
[06/08 21:54:03    305s] Starting Early Global Route wiring: mem = 1193.4M
[06/08 21:54:03    305s] (I)       ============= track Assignment ============
[06/08 21:54:03    305s] (I)       Started Extract Global 3D Wires ( Curr Mem: 1193.42 MB )
[06/08 21:54:03    305s] (I)       Finished Extract Global 3D Wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1193.42 MB )
[06/08 21:54:03    305s] (I)       Started Track Assignment ( Curr Mem: 1193.42 MB )
[06/08 21:54:03    305s] (I)       Initialize Track Assignment ( max pin layer : 11 )
[06/08 21:54:03    305s] (I)       Running track assignment with 1 threads
[06/08 21:54:03    305s] (I)       Current Track Assignment [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1193.42 MB )
[06/08 21:54:03    305s] (I)       Run Multi-thread track assignment
[06/08 21:54:03    305s] (I)       Finished Track Assignment ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1193.42 MB )
[06/08 21:54:03    305s] [NR-eGR] Started Export DB wires ( Curr Mem: 1193.42 MB )
[06/08 21:54:03    305s] [NR-eGR] Started Export all nets ( Curr Mem: 1193.42 MB )
[06/08 21:54:03    305s] [NR-eGR] Finished Export all nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1193.42 MB )
[06/08 21:54:03    305s] [NR-eGR] Started Set wire vias ( Curr Mem: 1193.42 MB )
[06/08 21:54:03    305s] [NR-eGR] Finished Set wire vias ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1193.42 MB )
[06/08 21:54:03    305s] [NR-eGR] Finished Export DB wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1193.42 MB )
[06/08 21:54:03    305s] [NR-eGR] --------------------------------------------------------------------------
[06/08 21:54:03    305s] [NR-eGR] metal1  (1F) length: 0.000000e+00um, number of vias: 2101
[06/08 21:54:03    305s] [NR-eGR] metal2  (2V) length: 1.275725e+03um, number of vias: 2499
[06/08 21:54:03    305s] [NR-eGR] metal3  (3H) length: 1.852400e+03um, number of vias: 507
[06/08 21:54:03    305s] [NR-eGR] metal4  (4V) length: 5.841800e+02um, number of vias: 9
[06/08 21:54:03    305s] [NR-eGR] metal5  (5H) length: 7.370000e+00um, number of vias: 7
[06/08 21:54:03    305s] [NR-eGR] metal6  (6V) length: 1.879500e+01um, number of vias: 0
[06/08 21:54:03    305s] [NR-eGR] metal7  (7H) length: 0.000000e+00um, number of vias: 0
[06/08 21:54:03    305s] [NR-eGR] metal8  (8V) length: 0.000000e+00um, number of vias: 0
[06/08 21:54:03    305s] [NR-eGR] metal9  (9H) length: 0.000000e+00um, number of vias: 0
[06/08 21:54:03    305s] [NR-eGR] metal10 (10V) length: 0.000000e+00um, number of vias: 0
[06/08 21:54:03    305s] [NR-eGR] Total length: 3.738470e+03um, number of vias: 5123
[06/08 21:54:03    305s] [NR-eGR] --------------------------------------------------------------------------
[06/08 21:54:03    305s] [NR-eGR] Total eGR-routed clock nets wire length: 1.513300e+02um 
[06/08 21:54:03    305s] [NR-eGR] --------------------------------------------------------------------------
[06/08 21:54:03    305s] Early Global Route wiring runtime: 0.01 seconds, mem = 1193.4M
[06/08 21:54:03    305s] OPERPROF: Finished GP-eGR-Wiring-Phae2 at level 1, CPU:0.010, REAL:0.015, MEM:1193.4M
[06/08 21:54:03    305s] 0 delay mode for cte disabled.
[06/08 21:54:03    305s] SKP cleared!
[06/08 21:54:03    305s] 
[06/08 21:54:03    305s] *** Finished incrementalPlace (cpu=0:00:00.0, real=0:00:00.0)***
[06/08 21:54:03    305s] Tdgp not successfully inited but do clear! skip clearing
[06/08 21:54:03    305s] **placeDesign ... cpu = 0: 0: 2, real = 0: 0: 2, mem = 1175.4M **
[06/08 21:54:04    305s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[06/08 21:54:04    305s] VSMManager cleared!
[06/08 21:54:04    305s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 945.5M, totSessionCpu=0:05:06 **
[06/08 21:54:04    305s] **WARN: (IMPOPT-576):	109 nets have unplaced terms. 
[06/08 21:54:04    305s] Type 'man IMPOPT-576' for more detail.
[06/08 21:54:04    305s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[06/08 21:54:04    305s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:54:04    305s] GigaOpt running with 1 threads.
[06/08 21:54:04    305s] Info: 1 threads available for lower-level modules during optimization.
[06/08 21:54:04    305s] OPERPROF: Starting DPlace-Init at level 1, MEM:1175.4M
[06/08 21:54:04    305s] #spOpts: N=45 minPadR=1.1 
[06/08 21:54:04    305s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1175.4M
[06/08 21:54:04    305s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1175.4M
[06/08 21:54:04    305s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[06/08 21:54:04    305s] Fast DP-INIT is on for default
[06/08 21:54:04    305s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[06/08 21:54:04    305s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.010, REAL:0.005, MEM:1175.4M
[06/08 21:54:04    305s] OPERPROF:     Starting CMU at level 3, MEM:1175.4M
[06/08 21:54:04    305s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:1175.4M
[06/08 21:54:04    305s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.006, MEM:1175.4M
[06/08 21:54:04    305s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1175.4MB).
[06/08 21:54:04    305s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.007, MEM:1175.4M
[06/08 21:54:04    305s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:54:04    305s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:54:04    305s] LayerId::1 widthSet size::1
[06/08 21:54:04    305s] LayerId::2 widthSet size::1
[06/08 21:54:04    305s] LayerId::3 widthSet size::1
[06/08 21:54:04    305s] LayerId::4 widthSet size::1
[06/08 21:54:04    305s] LayerId::5 widthSet size::1
[06/08 21:54:04    305s] LayerId::6 widthSet size::1
[06/08 21:54:04    305s] LayerId::7 widthSet size::1
[06/08 21:54:04    305s] LayerId::8 widthSet size::1
[06/08 21:54:04    305s] LayerId::9 widthSet size::1
[06/08 21:54:04    305s] LayerId::10 widthSet size::1
[06/08 21:54:04    305s] Updating RC grid for preRoute extraction ...
[06/08 21:54:04    305s] Initializing multi-corner resistance tables ...
[06/08 21:54:04    305s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:54:04    305s] {RT default_rc_corner 0 10 10 {4 1} {7 0} {9 0} 3}
[06/08 21:54:04    305s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.288958 ; uaWl: 1.000000 ; uaWlH: 0.163261 ; aWlH: 0.000000 ; Pmax: 0.826200 ; wcR: 0.535700 ; newSi: 0.095200 ; pMod: 80 ; 
[06/08 21:54:04    305s] 
[06/08 21:54:04    305s] Creating Lib Analyzer ...
[06/08 21:54:04    305s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:54:04    305s] Total number of usable buffers from Lib Analyzer: 9 ( CLKBUF_X1 BUF_X1 CLKBUF_X2 BUF_X2 CLKBUF_X3 BUF_X4 BUF_X8 BUF_X16 BUF_X32)
[06/08 21:54:04    305s] Total number of usable inverters from Lib Analyzer: 6 ( INV_X1 INV_X2 INV_X4 INV_X8 INV_X16 INV_X32)
[06/08 21:54:04    305s] Total number of usable delay cells from Lib Analyzer: 0 ()
[06/08 21:54:04    305s] 
[06/08 21:54:04    305s] {RT default_rc_corner 0 10 10 {4 1} {7 0} {9 0} 3}
[06/08 21:54:04    306s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:05:06 mem=1181.4M
[06/08 21:54:04    306s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:05:06 mem=1181.4M
[06/08 21:54:04    306s] Creating Lib Analyzer, finished. 
[06/08 21:54:04    306s] **WARN: (IMPOPT-665):	core_row[3] : Net has unplaced terms or is connected to uplaced instances in design. 
[06/08 21:54:04    306s] Type 'man IMPOPT-665' for more detail.
[06/08 21:54:04    306s] **WARN: (IMPOPT-665):	core_row[2] : Net has unplaced terms or is connected to uplaced instances in design. 
[06/08 21:54:04    306s] Type 'man IMPOPT-665' for more detail.
[06/08 21:54:04    306s] **WARN: (IMPOPT-665):	core_row[1] : Net has unplaced terms or is connected to uplaced instances in design. 
[06/08 21:54:04    306s] Type 'man IMPOPT-665' for more detail.
[06/08 21:54:04    306s] **WARN: (IMPOPT-665):	core_row[0] : Net has unplaced terms or is connected to uplaced instances in design. 
[06/08 21:54:04    306s] Type 'man IMPOPT-665' for more detail.
[06/08 21:54:04    306s] **WARN: (IMPOPT-665):	core_col[3] : Net has unplaced terms or is connected to uplaced instances in design. 
[06/08 21:54:04    306s] Type 'man IMPOPT-665' for more detail.
[06/08 21:54:04    306s] **WARN: (IMPOPT-665):	core_col[2] : Net has unplaced terms or is connected to uplaced instances in design. 
[06/08 21:54:04    306s] Type 'man IMPOPT-665' for more detail.
[06/08 21:54:04    306s] **WARN: (IMPOPT-665):	core_col[1] : Net has unplaced terms or is connected to uplaced instances in design. 
[06/08 21:54:04    306s] Type 'man IMPOPT-665' for more detail.
[06/08 21:54:04    306s] **WARN: (IMPOPT-665):	core_col[0] : Net has unplaced terms or is connected to uplaced instances in design. 
[06/08 21:54:04    306s] Type 'man IMPOPT-665' for more detail.
[06/08 21:54:04    306s] **WARN: (IMPOPT-665):	cfg_addr[7] : Net has unplaced terms or is connected to uplaced instances in design. 
[06/08 21:54:04    306s] Type 'man IMPOPT-665' for more detail.
[06/08 21:54:04    306s] **WARN: (IMPOPT-665):	cfg_addr[6] : Net has unplaced terms or is connected to uplaced instances in design. 
[06/08 21:54:04    306s] Type 'man IMPOPT-665' for more detail.
[06/08 21:54:04    306s] **WARN: (IMPOPT-665):	cfg_addr[5] : Net has unplaced terms or is connected to uplaced instances in design. 
[06/08 21:54:04    306s] Type 'man IMPOPT-665' for more detail.
[06/08 21:54:04    306s] **WARN: (IMPOPT-665):	cfg_addr[4] : Net has unplaced terms or is connected to uplaced instances in design. 
[06/08 21:54:04    306s] Type 'man IMPOPT-665' for more detail.
[06/08 21:54:04    306s] **WARN: (IMPOPT-665):	cfg_addr[3] : Net has unplaced terms or is connected to uplaced instances in design. 
[06/08 21:54:04    306s] Type 'man IMPOPT-665' for more detail.
[06/08 21:54:04    306s] **WARN: (IMPOPT-665):	cfg_addr[2] : Net has unplaced terms or is connected to uplaced instances in design. 
[06/08 21:54:04    306s] Type 'man IMPOPT-665' for more detail.
[06/08 21:54:04    306s] **WARN: (IMPOPT-665):	cfg_addr[1] : Net has unplaced terms or is connected to uplaced instances in design. 
[06/08 21:54:04    306s] Type 'man IMPOPT-665' for more detail.
[06/08 21:54:04    306s] **WARN: (IMPOPT-665):	cfg_addr[0] : Net has unplaced terms or is connected to uplaced instances in design. 
[06/08 21:54:04    306s] Type 'man IMPOPT-665' for more detail.
[06/08 21:54:04    306s] **WARN: (IMPOPT-665):	cfg_data[7] : Net has unplaced terms or is connected to uplaced instances in design. 
[06/08 21:54:04    306s] Type 'man IMPOPT-665' for more detail.
[06/08 21:54:04    306s] **WARN: (IMPOPT-665):	cfg_data[6] : Net has unplaced terms or is connected to uplaced instances in design. 
[06/08 21:54:04    306s] Type 'man IMPOPT-665' for more detail.
[06/08 21:54:04    306s] **WARN: (IMPOPT-665):	cfg_data[5] : Net has unplaced terms or is connected to uplaced instances in design. 
[06/08 21:54:04    306s] Type 'man IMPOPT-665' for more detail.
[06/08 21:54:04    306s] **WARN: (IMPOPT-665):	cfg_data[4] : Net has unplaced terms or is connected to uplaced instances in design. 
[06/08 21:54:04    306s] Type 'man IMPOPT-665' for more detail.
[06/08 21:54:04    306s] **WARN: (EMS-27):	Message (IMPOPT-665) has exceeded the current message display limit of 20.
[06/08 21:54:04    306s] To increase the message display limit, refer to the product command reference manual.
[06/08 21:54:04    306s] #optDebug: fT-S <1 2 3 1 0>
[06/08 21:54:04    306s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 950.7M, totSessionCpu=0:05:06 **
[06/08 21:54:04    306s] *** optDesign -preCTS ***
[06/08 21:54:04    306s] DRC Margin: user margin 0.0; extra margin 0.2
[06/08 21:54:04    306s] Setup Target Slack: user slack 0; extra slack 0.0
[06/08 21:54:04    306s] Hold Target Slack: user slack 0
[06/08 21:54:04    306s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1181.4M
[06/08 21:54:04    306s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.000, REAL:0.003, MEM:1181.4M
[06/08 21:54:04    306s] Multi-VT timing optimization disabled based on library information.
[06/08 21:54:04    306s] Deleting Cell Server ...
[06/08 21:54:04    306s] Deleting Lib Analyzer.
[06/08 21:54:04    306s] Creating Cell Server ...(0, 0, 0, 0)
[06/08 21:54:04    306s] Summary for sequential cells identification: 
[06/08 21:54:04    306s]   Identified SBFF number: 16
[06/08 21:54:04    306s]   Identified MBFF number: 0
[06/08 21:54:04    306s]   Identified SB Latch number: 0
[06/08 21:54:04    306s]   Identified MB Latch number: 0
[06/08 21:54:04    306s]   Not identified SBFF number: 0
[06/08 21:54:04    306s]   Not identified MBFF number: 0
[06/08 21:54:04    306s]   Not identified SB Latch number: 0
[06/08 21:54:04    306s]   Not identified MB Latch number: 0
[06/08 21:54:04    306s]   Number of sequential cells which are not FFs: 13
[06/08 21:54:04    306s]  Visiting view : worst
[06/08 21:54:04    306s]    : PowerDomain = none : Weighted F : unweighted  = 8.40 (1.000) with rcCorner = 0
[06/08 21:54:04    306s]    : PowerDomain = none : Weighted F : unweighted  = 6.60 (1.000) with rcCorner = -1
[06/08 21:54:04    306s]  Visiting view : fast
[06/08 21:54:04    306s]    : PowerDomain = none : Weighted F : unweighted  = 6.00 (1.000) with rcCorner = 0
[06/08 21:54:04    306s]    : PowerDomain = none : Weighted F : unweighted  = 4.50 (1.000) with rcCorner = -1
[06/08 21:54:04    306s]  Setting StdDelay to 8.40
[06/08 21:54:04    306s] Creating Cell Server, finished. 
[06/08 21:54:04    306s] 
[06/08 21:54:04    306s] Deleting Cell Server ...
[06/08 21:54:04    306s] 
[06/08 21:54:04    306s] Creating Lib Analyzer ...
[06/08 21:54:04    306s] Creating Cell Server ...(0, 0, 0, 0)
[06/08 21:54:04    306s] Summary for sequential cells identification: 
[06/08 21:54:04    306s]   Identified SBFF number: 16
[06/08 21:54:04    306s]   Identified MBFF number: 0
[06/08 21:54:04    306s]   Identified SB Latch number: 0
[06/08 21:54:04    306s]   Identified MB Latch number: 0
[06/08 21:54:04    306s]   Not identified SBFF number: 0
[06/08 21:54:04    306s]   Not identified MBFF number: 0
[06/08 21:54:04    306s]   Not identified SB Latch number: 0
[06/08 21:54:04    306s]   Not identified MB Latch number: 0
[06/08 21:54:04    306s]   Number of sequential cells which are not FFs: 13
[06/08 21:54:04    306s]  Visiting view : worst
[06/08 21:54:04    306s]    : PowerDomain = none : Weighted F : unweighted  = 8.40 (1.000) with rcCorner = 0
[06/08 21:54:04    306s]    : PowerDomain = none : Weighted F : unweighted  = 6.60 (1.000) with rcCorner = -1
[06/08 21:54:04    306s]  Visiting view : fast
[06/08 21:54:04    306s]    : PowerDomain = none : Weighted F : unweighted  = 6.00 (1.000) with rcCorner = 0
[06/08 21:54:04    306s]    : PowerDomain = none : Weighted F : unweighted  = 4.50 (1.000) with rcCorner = -1
[06/08 21:54:04    306s]  Setting StdDelay to 8.40
[06/08 21:54:04    306s] Creating Cell Server, finished. 
[06/08 21:54:04    306s] 
[06/08 21:54:04    306s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:54:04    306s] Total number of usable buffers from Lib Analyzer: 9 ( CLKBUF_X1 BUF_X1 CLKBUF_X2 BUF_X2 CLKBUF_X3 BUF_X4 BUF_X8 BUF_X16 BUF_X32)
[06/08 21:54:04    306s] Total number of usable inverters from Lib Analyzer: 6 ( INV_X1 INV_X2 INV_X4 INV_X8 INV_X16 INV_X32)
[06/08 21:54:04    306s] Total number of usable delay cells from Lib Analyzer: 0 ()
[06/08 21:54:04    306s] 
[06/08 21:54:04    306s] {RT default_rc_corner 0 10 10 {4 1} {7 0} {9 0} 3}
[06/08 21:54:04    306s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:05:06 mem=1181.4M
[06/08 21:54:04    306s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:05:06 mem=1181.4M
[06/08 21:54:04    306s] Creating Lib Analyzer, finished. 
[06/08 21:54:04    306s] All LLGs are deleted
[06/08 21:54:04    306s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1181.4M
[06/08 21:54:04    306s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1181.4M
[06/08 21:54:04    306s] ### Creating LA Mngr. totSessionCpu=0:05:06 mem=1181.4M
[06/08 21:54:04    306s] ### Creating LA Mngr, finished. totSessionCpu=0:05:06 mem=1181.4M
[06/08 21:54:04    306s] [NR-eGR] Started Early Global Route kernel ( Curr Mem: 1181.43 MB )
[06/08 21:54:04    306s] (I)       Started Loading and Dumping File ( Curr Mem: 1181.43 MB )
[06/08 21:54:04    306s] (I)       Reading DB...
[06/08 21:54:04    306s] (I)       Read data from FE... (mem=1181.4M)
[06/08 21:54:04    306s] (I)       Read nodes and places... (mem=1181.4M)
[06/08 21:54:04    306s] (I)       Number of ignored instance 0
[06/08 21:54:04    306s] (I)       Number of inbound cells 0
[06/08 21:54:04    306s] (I)       numMoveCells=635, numMacros=0  numPads=0  numMultiRowHeightInsts=0
[06/08 21:54:04    306s] (I)       cell height: 2800, count: 635
[06/08 21:54:04    306s] (I)       Done Read nodes and places (cpu=0.000s, mem=1181.4M)
[06/08 21:54:04    306s] (I)       Read nets... (mem=1181.4M)
[06/08 21:54:04    306s] (I)       Number of nets = 704 ( 41 ignored )
[06/08 21:54:04    306s] (I)       Done Read nets (cpu=0.000s, mem=1181.4M)
[06/08 21:54:04    306s] (I)       Read rows... (mem=1181.4M)
[06/08 21:54:04    306s] (I)       Done Read rows (cpu=0.000s, mem=1181.4M)
[06/08 21:54:04    306s] (I)       Identified Clock instances: Flop 48, Clock buffer/inverter 0, Gate 0, Logic 0
[06/08 21:54:04    306s] (I)       Read module constraints... (mem=1181.4M)
[06/08 21:54:04    306s] (I)       Done Read module constraints (cpu=0.000s, mem=1181.4M)
[06/08 21:54:04    306s] (I)       Done Read data from FE (cpu=0.000s, mem=1181.4M)
[06/08 21:54:04    306s] (I)       before initializing RouteDB syMemory usage = 1181.4 MB
[06/08 21:54:04    306s] (I)       == Non-default Options ==
[06/08 21:54:04    306s] (I)       Maximum routing layer                              : 10
[06/08 21:54:04    306s] (I)       Buffering-aware routing                            : true
[06/08 21:54:04    306s] (I)       Spread congestion away from blockages              : true
[06/08 21:54:04    306s] (I)       Overflow penalty cost                              : 10
[06/08 21:54:04    306s] (I)       Punch through distance                             : 982.761000
[06/08 21:54:04    306s] (I)       Source-to-sink ratio                               : 0.300000
[06/08 21:54:04    306s] (I)       Counted 1186 PG shapes. We will not process PG shapes layer by layer.
[06/08 21:54:04    306s] (I)       Use row-based GCell size
[06/08 21:54:04    306s] (I)       GCell unit size  : 2800
[06/08 21:54:04    306s] (I)       GCell multiplier : 1
[06/08 21:54:04    306s] (I)       build grid graph
[06/08 21:54:04    306s] (I)       build grid graph start
[06/08 21:54:04    306s] [NR-eGR] Track table information for default rule: 
[06/08 21:54:04    306s] [NR-eGR] metal1 has no routable track
[06/08 21:54:04    306s] [NR-eGR] metal2 has single uniform track structure
[06/08 21:54:04    306s] [NR-eGR] metal3 has single uniform track structure
[06/08 21:54:04    306s] [NR-eGR] metal4 has single uniform track structure
[06/08 21:54:04    306s] [NR-eGR] metal5 has single uniform track structure
[06/08 21:54:04    306s] [NR-eGR] metal6 has single uniform track structure
[06/08 21:54:04    306s] [NR-eGR] metal7 has single uniform track structure
[06/08 21:54:04    306s] [NR-eGR] metal8 has single uniform track structure
[06/08 21:54:04    306s] [NR-eGR] metal9 has single uniform track structure
[06/08 21:54:04    306s] [NR-eGR] metal10 has single uniform track structure
[06/08 21:54:04    306s] (I)       build grid graph end
[06/08 21:54:04    306s] (I)       ===========================================================================
[06/08 21:54:04    306s] (I)       == Report All Rule Vias ==
[06/08 21:54:04    306s] (I)       ===========================================================================
[06/08 21:54:04    306s] (I)        Via Rule : (Default)
[06/08 21:54:04    306s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[06/08 21:54:04    306s] (I)       ---------------------------------------------------------------------------
[06/08 21:54:04    306s] (I)        1    9 : via1_8                      9 : via1_8                   
[06/08 21:54:04    306s] (I)        2   10 : via2_8                     10 : via2_8                   
[06/08 21:54:04    306s] (I)        3   19 : via3_2                     19 : via3_2                   
[06/08 21:54:04    306s] (I)        4   22 : via4_0                     22 : via4_0                   
[06/08 21:54:04    306s] (I)        5   23 : via5_0                     23 : via5_0                   
[06/08 21:54:04    306s] (I)        6   24 : via6_0                     24 : via6_0                   
[06/08 21:54:04    306s] (I)        7   25 : via7_0                     25 : via7_0                   
[06/08 21:54:04    306s] (I)        8   26 : via8_0                     26 : via8_0                   
[06/08 21:54:04    306s] (I)        9   27 : via9_0                     27 : via9_0                   
[06/08 21:54:04    306s] (I)       ===========================================================================
[06/08 21:54:04    306s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 1181.43 MB )
[06/08 21:54:04    306s] (I)       Num PG vias on layer 2 : 0
[06/08 21:54:04    306s] (I)       Num PG vias on layer 3 : 0
[06/08 21:54:04    306s] (I)       Num PG vias on layer 4 : 0
[06/08 21:54:04    306s] (I)       Num PG vias on layer 5 : 0
[06/08 21:54:04    306s] (I)       Num PG vias on layer 6 : 0
[06/08 21:54:04    306s] (I)       Num PG vias on layer 7 : 0
[06/08 21:54:04    306s] (I)       Num PG vias on layer 8 : 0
[06/08 21:54:04    306s] (I)       Num PG vias on layer 9 : 0
[06/08 21:54:04    306s] (I)       Num PG vias on layer 10 : 0
[06/08 21:54:04    306s] [NR-eGR] Read 2094 PG shapes
[06/08 21:54:04    306s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1181.43 MB )
[06/08 21:54:04    306s] [NR-eGR] #Routing Blockages  : 0
[06/08 21:54:04    306s] [NR-eGR] #Instance Blockages : 0
[06/08 21:54:04    306s] [NR-eGR] #PG Blockages       : 2094
[06/08 21:54:04    306s] [NR-eGR] #Halo Blockages     : 0
[06/08 21:54:04    306s] [NR-eGR] #Boundary Blockages : 0
[06/08 21:54:04    306s] (I)       Design has 0 blackboxes considered as all layer blockages.
[06/08 21:54:04    306s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[06/08 21:54:04    306s] (I)       readDataFromPlaceDB
[06/08 21:54:04    306s] (I)       Read net information..
[06/08 21:54:04    306s] [NR-eGR] Read numTotalNets=704  numIgnoredNets=0
[06/08 21:54:04    306s] (I)       Read testcase time = 0.000 seconds
[06/08 21:54:04    306s] 
[06/08 21:54:04    306s] (I)       early_global_route_priority property id does not exist.
[06/08 21:54:04    306s] (I)       Start initializing grid graph
[06/08 21:54:04    306s] (I)       Early Global GCell Via Threshold calculated based on cut spacing = 
[06/08 21:54:04    306s] (I)       End initializing grid graph
[06/08 21:54:04    306s] (I)       Model blockages into capacity
[06/08 21:54:04    306s] (I)       Read Num Blocks=2094  Num Prerouted Wires=0  Num CS=0
[06/08 21:54:04    306s] (I)       Started Modeling ( Curr Mem: 1181.43 MB )
[06/08 21:54:04    306s] (I)       Layer 1 (V) : #blockages 240 : #preroutes 0
[06/08 21:54:04    306s] (I)       Layer 2 (H) : #blockages 240 : #preroutes 0
[06/08 21:54:04    306s] (I)       Layer 3 (V) : #blockages 240 : #preroutes 0
[06/08 21:54:04    306s] (I)       Layer 4 (H) : #blockages 240 : #preroutes 0
[06/08 21:54:04    306s] (I)       Layer 5 (V) : #blockages 240 : #preroutes 0
[06/08 21:54:04    306s] (I)       Layer 6 (H) : #blockages 240 : #preroutes 0
[06/08 21:54:04    306s] (I)       Layer 7 (V) : #blockages 240 : #preroutes 0
[06/08 21:54:04    306s] (I)       Layer 8 (H) : #blockages 264 : #preroutes 0
[06/08 21:54:04    306s] (I)       Layer 9 (V) : #blockages 150 : #preroutes 0
[06/08 21:54:04    306s] (I)       Finished Modeling ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1181.43 MB )
[06/08 21:54:04    306s] (I)       -- layer congestion ratio --
[06/08 21:54:04    306s] (I)       Layer 1 : 0.100000
[06/08 21:54:04    306s] (I)       Layer 2 : 0.700000
[06/08 21:54:04    306s] (I)       Layer 3 : 0.700000
[06/08 21:54:04    306s] (I)       Layer 4 : 0.700000
[06/08 21:54:04    306s] (I)       Layer 5 : 0.700000
[06/08 21:54:04    306s] (I)       Layer 6 : 0.700000
[06/08 21:54:04    306s] (I)       Layer 7 : 0.700000
[06/08 21:54:04    306s] (I)       Layer 8 : 0.700000
[06/08 21:54:04    306s] (I)       Layer 9 : 0.700000
[06/08 21:54:04    306s] (I)       Layer 10 : 0.700000
[06/08 21:54:04    306s] (I)       ----------------------------
[06/08 21:54:04    306s] (I)       Number of ignored nets = 0
[06/08 21:54:04    306s] (I)       Number of fixed nets = 0.  Ignored: Yes
[06/08 21:54:04    306s] (I)       Number of clock nets = 1.  Ignored: No
[06/08 21:54:04    306s] (I)       Number of analog nets = 0.  Ignored: Yes
[06/08 21:54:04    306s] (I)       Number of special nets = 0.  Ignored: Yes
[06/08 21:54:04    306s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[06/08 21:54:04    306s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[06/08 21:54:04    306s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[06/08 21:54:04    306s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[06/08 21:54:04    306s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[06/08 21:54:04    306s] (I)       Constructing bin map
[06/08 21:54:04    306s] (I)       Initialize bin information with width=5600 height=5600
[06/08 21:54:04    306s] (I)       Done constructing bin map
[06/08 21:54:04    306s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[06/08 21:54:04    306s] (I)       Before initializing Early Global Route syMemory usage = 1181.4 MB
[06/08 21:54:04    306s] (I)       Ndr track 0 does not exist
[06/08 21:54:04    306s] (I)       ---------------------Grid Graph Info--------------------
[06/08 21:54:04    306s] (I)       Routing area        : (0, 0) - (126540, 104720)
[06/08 21:54:04    306s] (I)       Core area           : (20140, 20160) - (106400, 84560)
[06/08 21:54:04    306s] (I)       Site width          :   380  (dbu)
[06/08 21:54:04    306s] (I)       Row height          :  2800  (dbu)
[06/08 21:54:04    306s] (I)       GCell width         :  2800  (dbu)
[06/08 21:54:04    306s] (I)       GCell height        :  2800  (dbu)
[06/08 21:54:04    306s] (I)       Grid                :    45    38    10
[06/08 21:54:04    306s] (I)       Layer numbers       :     1     2     3     4     5     6     7     8     9    10
[06/08 21:54:04    306s] (I)       Vertical capacity   :     0  2800     0  2800     0  2800     0  2800     0  2800
[06/08 21:54:04    306s] (I)       Horizontal capacity :     0     0  2800     0  2800     0  2800     0  2800     0
[06/08 21:54:04    306s] (I)       Default wire width  :   140   140   140   280   280   280   800   800  1600  1600
[06/08 21:54:04    306s] (I)       Default wire space  :   130   140   140   280   280   280   800   800  1600  1600
[06/08 21:54:04    306s] (I)       Default wire pitch  :   270   280   280   560   560   560  1600  1600  3200  3200
[06/08 21:54:04    306s] (I)       Default pitch size  :   270   380   280   560   560   560  1680  1680  3200  3360
[06/08 21:54:04    306s] (I)       First track coord   :     0   190   140   730   700   730  1820  1850  4300  3530
[06/08 21:54:04    306s] (I)       Num tracks per GCell: 10.37  7.37 10.00  5.00  5.00  5.00  1.67  1.67  0.88  0.83
[06/08 21:54:04    306s] (I)       Total num of tracks :     0   333   374   225   186   225    62    74    32    37
[06/08 21:54:04    306s] (I)       Num of masks        :     1     1     1     1     1     1     1     1     1     1
[06/08 21:54:04    306s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0     0     0
[06/08 21:54:04    306s] (I)       --------------------------------------------------------
[06/08 21:54:04    306s] 
[06/08 21:54:04    306s] [NR-eGR] ============ Routing rule table ============
[06/08 21:54:04    306s] [NR-eGR] Rule id: 0  Nets: 704 
[06/08 21:54:04    306s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[06/08 21:54:04    306s] (I)       Pitch:  L1=270  L2=380  L3=280  L4=560  L5=560  L6=560  L7=1680  L8=1680  L9=3200  L10=3360
[06/08 21:54:04    306s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1
[06/08 21:54:04    306s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1
[06/08 21:54:04    306s] [NR-eGR] ========================================
[06/08 21:54:04    306s] [NR-eGR] 
[06/08 21:54:04    306s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[06/08 21:54:04    306s] (I)       blocked tracks on layer2 : = 2592 / 12654 (20.48%)
[06/08 21:54:04    306s] (I)       blocked tracks on layer3 : = 552 / 16830 (3.28%)
[06/08 21:54:04    306s] (I)       blocked tracks on layer4 : = 1896 / 8550 (22.18%)
[06/08 21:54:04    306s] (I)       blocked tracks on layer5 : = 600 / 8370 (7.17%)
[06/08 21:54:04    306s] (I)       blocked tracks on layer6 : = 2112 / 8550 (24.70%)
[06/08 21:54:04    306s] (I)       blocked tracks on layer7 : = 675 / 2790 (24.19%)
[06/08 21:54:04    306s] (I)       blocked tracks on layer8 : = 888 / 2812 (31.58%)
[06/08 21:54:04    306s] (I)       blocked tracks on layer9 : = 982 / 1440 (68.19%)
[06/08 21:54:04    306s] (I)       blocked tracks on layer10 : = 765 / 1406 (54.41%)
[06/08 21:54:04    306s] (I)       After initializing Early Global Route syMemory usage = 1181.4 MB
[06/08 21:54:04    306s] (I)       Finished Loading and Dumping File ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1181.43 MB )
[06/08 21:54:04    306s] (I)       Reset routing kernel
[06/08 21:54:04    306s] (I)       Started Global Routing ( Curr Mem: 1181.43 MB )
[06/08 21:54:04    306s] (I)       ============= Initialization =============
[06/08 21:54:04    306s] (I)       totalPins=2101  totalGlobalPin=1900 (90.43%)
[06/08 21:54:04    306s] (I)       Started Net group 1 ( Curr Mem: 1181.43 MB )
[06/08 21:54:04    306s] (I)       Started Build MST ( Curr Mem: 1181.43 MB )
[06/08 21:54:04    306s] (I)       Generate topology with single threads
[06/08 21:54:04    306s] (I)       Finished Build MST ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1181.43 MB )
[06/08 21:54:04    306s] (I)       total 2D Cap : 56508 = (26808 H, 29700 V)
[06/08 21:54:04    306s] (I)       #blocked areas for congestion spreading : 0
[06/08 21:54:04    306s] [NR-eGR] Layer group 1: route 704 net(s) in layer range [2, 10]
[06/08 21:54:04    306s] (I)       
[06/08 21:54:04    306s] (I)       ============  Phase 1a Route ============
[06/08 21:54:04    306s] (I)       Started Phase 1a ( Curr Mem: 1181.43 MB )
[06/08 21:54:04    306s] (I)       Started Pattern routing ( Curr Mem: 1181.43 MB )
[06/08 21:54:04    306s] (I)       Finished Pattern routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1181.43 MB )
[06/08 21:54:04    306s] (I)       Usage: 2364 = (1266 H, 1098 V) = (4.72% H, 3.70% V) = (1.772e+03um H, 1.537e+03um V)
[06/08 21:54:04    306s] (I)       Finished Phase 1a ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1181.43 MB )
[06/08 21:54:04    306s] (I)       
[06/08 21:54:04    306s] (I)       ============  Phase 1b Route ============
[06/08 21:54:04    306s] (I)       Started Phase 1b ( Curr Mem: 1181.43 MB )
[06/08 21:54:04    306s] (I)       Usage: 2364 = (1266 H, 1098 V) = (4.72% H, 3.70% V) = (1.772e+03um H, 1.537e+03um V)
[06/08 21:54:04    306s] (I)       Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 3.309600e+03um
[06/08 21:54:04    306s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1181.43 MB )
[06/08 21:54:04    306s] (I)       
[06/08 21:54:04    306s] (I)       ============  Phase 1c Route ============
[06/08 21:54:04    306s] (I)       Started Phase 1c ( Curr Mem: 1181.43 MB )
[06/08 21:54:04    306s] (I)       Usage: 2364 = (1266 H, 1098 V) = (4.72% H, 3.70% V) = (1.772e+03um H, 1.537e+03um V)
[06/08 21:54:04    306s] (I)       Finished Phase 1c ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1181.43 MB )
[06/08 21:54:04    306s] (I)       
[06/08 21:54:04    306s] (I)       ============  Phase 1d Route ============
[06/08 21:54:04    306s] (I)       Started Phase 1d ( Curr Mem: 1181.43 MB )
[06/08 21:54:04    306s] (I)       Usage: 2364 = (1266 H, 1098 V) = (4.72% H, 3.70% V) = (1.772e+03um H, 1.537e+03um V)
[06/08 21:54:04    306s] (I)       Finished Phase 1d ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1181.43 MB )
[06/08 21:54:04    306s] (I)       
[06/08 21:54:04    306s] (I)       ============  Phase 1e Route ============
[06/08 21:54:04    306s] (I)       Started Phase 1e ( Curr Mem: 1181.43 MB )
[06/08 21:54:04    306s] (I)       Started Route legalization ( Curr Mem: 1181.43 MB )
[06/08 21:54:04    306s] (I)       Started Legalize Reach Aware Violations ( Curr Mem: 1181.43 MB )
[06/08 21:54:04    306s] (I)       Finished Legalize Reach Aware Violations ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1181.43 MB )
[06/08 21:54:04    306s] (I)       Finished Route legalization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1181.43 MB )
[06/08 21:54:04    306s] (I)       Usage: 2364 = (1266 H, 1098 V) = (4.72% H, 3.70% V) = (1.772e+03um H, 1.537e+03um V)
[06/08 21:54:04    306s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 3.309600e+03um
[06/08 21:54:04    306s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1181.43 MB )
[06/08 21:54:04    306s] (I)       Started Layer assignment ( Curr Mem: 1181.43 MB )
[06/08 21:54:04    306s] (I)       Current Layer assignment [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1181.43 MB )
[06/08 21:54:04    306s] (I)       Running layer assignment with 1 threads
[06/08 21:54:04    306s] (I)       Finished Layer assignment ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1181.43 MB )
[06/08 21:54:04    306s] (I)       Finished Net group 1 ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1181.43 MB )
[06/08 21:54:04    306s] (I)       
[06/08 21:54:04    306s] (I)       ============  Phase 1l Route ============
[06/08 21:54:04    306s] (I)       Started Phase 1l ( Curr Mem: 1181.43 MB )
[06/08 21:54:04    306s] (I)       Finished Phase 1l ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1181.43 MB )
[06/08 21:54:04    306s] (I)       
[06/08 21:54:04    306s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[06/08 21:54:04    306s] [NR-eGR]                        OverCon            
[06/08 21:54:04    306s] [NR-eGR]                         #Gcell     %Gcell
[06/08 21:54:04    306s] [NR-eGR]       Layer                (1)    OverCon 
[06/08 21:54:04    306s] [NR-eGR] ----------------------------------------------
[06/08 21:54:04    306s] [NR-eGR]  metal1  (1)         0( 0.00%)   ( 0.00%) 
[06/08 21:54:04    306s] [NR-eGR]  metal2  (2)         3( 0.18%)   ( 0.18%) 
[06/08 21:54:04    306s] [NR-eGR]  metal3  (3)         0( 0.00%)   ( 0.00%) 
[06/08 21:54:04    306s] [NR-eGR]  metal4  (4)         0( 0.00%)   ( 0.00%) 
[06/08 21:54:04    306s] [NR-eGR]  metal5  (5)         0( 0.00%)   ( 0.00%) 
[06/08 21:54:04    306s] [NR-eGR]  metal6  (6)         0( 0.00%)   ( 0.00%) 
[06/08 21:54:04    306s] [NR-eGR]  metal7  (7)         0( 0.00%)   ( 0.00%) 
[06/08 21:54:04    306s] [NR-eGR]  metal8  (8)         0( 0.00%)   ( 0.00%) 
[06/08 21:54:04    306s] [NR-eGR]  metal9  (9)         0( 0.00%)   ( 0.00%) 
[06/08 21:54:04    306s] [NR-eGR] metal10 (10)         0( 0.00%)   ( 0.00%) 
[06/08 21:54:04    306s] [NR-eGR] ----------------------------------------------
[06/08 21:54:04    306s] [NR-eGR] Total                3( 0.02%)   ( 0.02%) 
[06/08 21:54:04    306s] [NR-eGR] 
[06/08 21:54:04    306s] (I)       Finished Global Routing ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1181.43 MB )
[06/08 21:54:04    306s] (I)       total 2D Cap : 57072 = (26893 H, 30179 V)
[06/08 21:54:04    306s] [NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[06/08 21:54:04    306s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[06/08 21:54:04    306s] (I)       ============= track Assignment ============
[06/08 21:54:04    306s] (I)       Started Extract Global 3D Wires ( Curr Mem: 1181.43 MB )
[06/08 21:54:04    306s] (I)       Finished Extract Global 3D Wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1181.43 MB )
[06/08 21:54:04    306s] (I)       Started Track Assignment ( Curr Mem: 1181.43 MB )
[06/08 21:54:04    306s] (I)       Initialize Track Assignment ( max pin layer : 11 )
[06/08 21:54:04    306s] (I)       Running track assignment with 1 threads
[06/08 21:54:04    306s] (I)       Current Track Assignment [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1181.43 MB )
[06/08 21:54:04    306s] (I)       Run Multi-thread track assignment
[06/08 21:54:04    306s] (I)       Finished Track Assignment ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1181.43 MB )
[06/08 21:54:04    306s] [NR-eGR] Started Export DB wires ( Curr Mem: 1181.43 MB )
[06/08 21:54:04    306s] [NR-eGR] Started Export all nets ( Curr Mem: 1181.43 MB )
[06/08 21:54:04    306s] [NR-eGR] Finished Export all nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1181.43 MB )
[06/08 21:54:04    306s] [NR-eGR] Started Set wire vias ( Curr Mem: 1181.43 MB )
[06/08 21:54:04    306s] [NR-eGR] Finished Set wire vias ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1181.43 MB )
[06/08 21:54:04    306s] [NR-eGR] Finished Export DB wires ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1181.43 MB )
[06/08 21:54:04    306s] [NR-eGR] --------------------------------------------------------------------------
[06/08 21:54:04    306s] [NR-eGR] metal1  (1F) length: 0.000000e+00um, number of vias: 2101
[06/08 21:54:04    306s] [NR-eGR] metal2  (2V) length: 1.279485e+03um, number of vias: 2499
[06/08 21:54:04    306s] [NR-eGR] metal3  (3H) length: 1.871680e+03um, number of vias: 505
[06/08 21:54:04    306s] [NR-eGR] metal4  (4V) length: 5.881950e+02um, number of vias: 11
[06/08 21:54:04    306s] [NR-eGR] metal5  (5H) length: 8.840000e+00um, number of vias: 9
[06/08 21:54:04    306s] [NR-eGR] metal6  (6V) length: 1.848000e+01um, number of vias: 0
[06/08 21:54:04    306s] [NR-eGR] metal7  (7H) length: 0.000000e+00um, number of vias: 0
[06/08 21:54:04    306s] [NR-eGR] metal8  (8V) length: 0.000000e+00um, number of vias: 0
[06/08 21:54:04    306s] [NR-eGR] metal9  (9H) length: 0.000000e+00um, number of vias: 0
[06/08 21:54:04    306s] [NR-eGR] metal10 (10V) length: 0.000000e+00um, number of vias: 0
[06/08 21:54:04    306s] [NR-eGR] Total length: 3.766680e+03um, number of vias: 5125
[06/08 21:54:04    306s] [NR-eGR] --------------------------------------------------------------------------
[06/08 21:54:04    306s] [NR-eGR] Total eGR-routed clock nets wire length: 1.579000e+02um 
[06/08 21:54:04    306s] [NR-eGR] --------------------------------------------------------------------------
[06/08 21:54:04    306s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1181.43 MB )
[06/08 21:54:04    306s] Extraction called for design 'tile_pe' of instances=635 and nets=747 using extraction engine 'preRoute' .
[06/08 21:54:04    306s] PreRoute RC Extraction called for design tile_pe.
[06/08 21:54:04    306s] RC Extraction called in multi-corner(1) mode.
[06/08 21:54:04    306s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[06/08 21:54:04    306s] Type 'man IMPEXT-6197' for more detail.
[06/08 21:54:04    306s] RCMode: PreRoute
[06/08 21:54:04    306s]       RC Corner Indexes            0   
[06/08 21:54:04    306s] Capacitance Scaling Factor   : 1.00000 
[06/08 21:54:04    306s] Resistance Scaling Factor    : 1.00000 
[06/08 21:54:04    306s] Clock Cap. Scaling Factor    : 1.00000 
[06/08 21:54:04    306s] Clock Res. Scaling Factor    : 1.00000 
[06/08 21:54:04    306s] Shrink Factor                : 1.00000
[06/08 21:54:04    306s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[06/08 21:54:04    306s] LayerId::1 widthSet size::1
[06/08 21:54:04    306s] LayerId::2 widthSet size::1
[06/08 21:54:04    306s] LayerId::3 widthSet size::1
[06/08 21:54:04    306s] LayerId::4 widthSet size::1
[06/08 21:54:04    306s] LayerId::5 widthSet size::1
[06/08 21:54:04    306s] LayerId::6 widthSet size::1
[06/08 21:54:04    306s] LayerId::7 widthSet size::1
[06/08 21:54:04    306s] LayerId::8 widthSet size::1
[06/08 21:54:04    306s] LayerId::9 widthSet size::1
[06/08 21:54:04    306s] LayerId::10 widthSet size::1
[06/08 21:54:04    306s] Updating RC grid for preRoute extraction ...
[06/08 21:54:04    306s] Initializing multi-corner resistance tables ...
[06/08 21:54:04    306s] {RT default_rc_corner 0 10 10 {4 1} {7 0} {9 0} 3}
[06/08 21:54:04    306s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.288958 ; uaWl: 1.000000 ; uaWlH: 0.163410 ; aWlH: 0.000000 ; Pmax: 0.826200 ; wcR: 0.535700 ; newSi: 0.095200 ; pMod: 80 ; 
[06/08 21:54:04    306s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1181.430M)
[06/08 21:54:04    306s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1181.4M
[06/08 21:54:04    306s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1181.4M
[06/08 21:54:04    306s] Fast DP-INIT is on for default
[06/08 21:54:04    306s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.010, REAL:0.007, MEM:1181.4M
[06/08 21:54:04    306s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.007, MEM:1181.4M
[06/08 21:54:04    306s] Starting delay calculation for Setup views
[06/08 21:54:04    306s] #################################################################################
[06/08 21:54:04    306s] # Design Stage: PreRoute
[06/08 21:54:04    306s] # Design Name: tile_pe
[06/08 21:54:04    306s] # Design Mode: 45nm
[06/08 21:54:04    306s] # Analysis Mode: MMMC Non-OCV 
[06/08 21:54:04    306s] # Parasitics Mode: No SPEF/RCDB
[06/08 21:54:04    306s] # Signoff Settings: SI Off 
[06/08 21:54:04    306s] #################################################################################
[06/08 21:54:04    306s] Calculate delays in BcWc mode...
[06/08 21:54:04    306s] Topological Sorting (REAL = 0:00:00.0, MEM = 1195.0M, InitMEM = 1195.0M)
[06/08 21:54:04    306s] Start delay calculation (fullDC) (1 T). (MEM=1195)
[06/08 21:54:04    306s] End AAE Lib Interpolated Model. (MEM=1212.21 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[06/08 21:54:04    306s] **WARN: (IMPEXT-2882):	Unable to find the resistance for via 'via1_8' in Cap table or LEF or OA files. The default value of 4.0 ohms is being assigned. To avoid this, check the Cap table and LEF and OA files, provide the resistance and read the files again.
[06/08 21:54:04    306s] **WARN: (IMPEXT-2882):	Unable to find the resistance for via 'via2_8' in Cap table or LEF or OA files. The default value of 4.0 ohms is being assigned. To avoid this, check the Cap table and LEF and OA files, provide the resistance and read the files again.
[06/08 21:54:04    306s] **WARN: (IMPEXT-2882):	Unable to find the resistance for via 'via3_2' in Cap table or LEF or OA files. The default value of 4.0 ohms is being assigned. To avoid this, check the Cap table and LEF and OA files, provide the resistance and read the files again.
[06/08 21:54:04    306s] **WARN: (IMPEXT-2882):	Unable to find the resistance for via 'via4_0' in Cap table or LEF or OA files. The default value of 4.0 ohms is being assigned. To avoid this, check the Cap table and LEF and OA files, provide the resistance and read the files again.
[06/08 21:54:04    306s] **WARN: (IMPEXT-2882):	Unable to find the resistance for via 'via5_0' in Cap table or LEF or OA files. The default value of 4.0 ohms is being assigned. To avoid this, check the Cap table and LEF and OA files, provide the resistance and read the files again.
[06/08 21:54:04    306s] Total number of fetched objects 778
[06/08 21:54:04    306s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[06/08 21:54:04    306s] End delay calculation. (MEM=1233.43 CPU=0:00:00.1 REAL=0:00:00.0)
[06/08 21:54:04    306s] End delay calculation (fullDC). (MEM=1233.43 CPU=0:00:00.1 REAL=0:00:00.0)
[06/08 21:54:04    306s] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 1233.4M) ***
[06/08 21:54:04    306s] *** Done Building Timing Graph (cpu=0:00:00.2 real=0:00:00.0 totSessionCpu=0:05:06 mem=1233.4M)
[06/08 21:54:04    306s] 
------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 worst 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -0.152  |
|           TNS (ns):| -3.930  |
|    Violating Paths:|   32    |
|          All Paths:|   136   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 68.531%
------------------------------------------------------------
**optDesign ... cpu = 0:00:01, real = 0:00:00, mem = 995.4M, totSessionCpu=0:05:06 **
[06/08 21:54:04    306s] ** INFO : this run is activating medium effort placeOptDesign flow
[06/08 21:54:04    306s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[06/08 21:54:04    306s] ### Creating PhyDesignMc. totSessionCpu=0:05:06 mem=1203.7M
[06/08 21:54:04    306s] OPERPROF: Starting DPlace-Init at level 1, MEM:1203.7M
[06/08 21:54:04    306s] #spOpts: N=45 minPadR=1.1 mergeVia=F 
[06/08 21:54:04    306s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1203.7M
[06/08 21:54:04    306s] OPERPROF:     Starting CMU at level 3, MEM:1203.7M
[06/08 21:54:04    306s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:1203.7M
[06/08 21:54:04    306s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.000, REAL:0.003, MEM:1203.7M
[06/08 21:54:04    306s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1203.7MB).
[06/08 21:54:04    306s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.000, REAL:0.004, MEM:1203.7M
[06/08 21:54:04    306s] TotalInstCnt at PhyDesignMc Initialization: 635
[06/08 21:54:04    306s] ### Creating PhyDesignMc, finished. totSessionCpu=0:05:06 mem=1203.7M
[06/08 21:54:04    306s] TotalInstCnt at PhyDesignMc Destruction: 635
[06/08 21:54:04    306s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[06/08 21:54:04    306s] ### Creating PhyDesignMc. totSessionCpu=0:05:06 mem=1203.7M
[06/08 21:54:04    306s] OPERPROF: Starting DPlace-Init at level 1, MEM:1203.7M
[06/08 21:54:04    306s] #spOpts: N=45 minPadR=1.1 mergeVia=F 
[06/08 21:54:04    306s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1203.7M
[06/08 21:54:04    306s] OPERPROF:     Starting CMU at level 3, MEM:1203.7M
[06/08 21:54:04    306s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:1203.7M
[06/08 21:54:04    306s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.000, REAL:0.003, MEM:1203.7M
[06/08 21:54:04    306s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1203.7MB).
[06/08 21:54:04    306s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.000, REAL:0.004, MEM:1203.7M
[06/08 21:54:04    306s] TotalInstCnt at PhyDesignMc Initialization: 635
[06/08 21:54:04    306s] ### Creating PhyDesignMc, finished. totSessionCpu=0:05:06 mem=1203.7M
[06/08 21:54:04    306s] TotalInstCnt at PhyDesignMc Destruction: 635
[06/08 21:54:04    306s] *** Starting optimizing excluded clock nets MEM= 1203.7M) ***
[06/08 21:54:04    306s] *info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1203.7M) ***
[06/08 21:54:04    306s] The useful skew maximum allowed delay is: 0.2
[06/08 21:54:04    306s] Deleting Lib Analyzer.
[06/08 21:54:04    306s] Info: 1 clock net  excluded from IPO operation.
[06/08 21:54:04    306s] ### Creating LA Mngr. totSessionCpu=0:05:07 mem=1203.7M
[06/08 21:54:04    306s] ### Creating LA Mngr, finished. totSessionCpu=0:05:07 mem=1203.7M
[06/08 21:54:04    306s] Tech dependent Parameter, Build TLibAnalyzer for: SkipAdjustMaxLocalDensityReclaim
[06/08 21:54:04    306s] *** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:05:06.5/1:52:45.7 (0.0), mem = 1203.7M
[06/08 21:54:04    306s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.11176.1
[06/08 21:54:04    306s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[06/08 21:54:04    306s] ### Creating PhyDesignMc. totSessionCpu=0:05:07 mem=1211.7M
[06/08 21:54:04    306s] OPERPROF: Starting DPlace-Init at level 1, MEM:1211.7M
[06/08 21:54:04    306s] #spOpts: N=45 minPadR=1.1 mergeVia=F 
[06/08 21:54:04    306s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1211.7M
[06/08 21:54:04    306s] OPERPROF:     Starting CMU at level 3, MEM:1211.7M
[06/08 21:54:04    306s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:1211.7M
[06/08 21:54:04    306s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.000, REAL:0.003, MEM:1211.7M
[06/08 21:54:04    306s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1211.7MB).
[06/08 21:54:04    306s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.000, REAL:0.005, MEM:1211.7M
[06/08 21:54:04    306s] TotalInstCnt at PhyDesignMc Initialization: 635
[06/08 21:54:04    306s] ### Creating PhyDesignMc, finished. totSessionCpu=0:05:07 mem=1211.7M
[06/08 21:54:04    306s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:54:04    306s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:54:04    306s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:54:04    306s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:54:04    306s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:54:04    306s] 
[06/08 21:54:04    306s] Footprint cell information for calculating maxBufDist
[06/08 21:54:04    306s] *info: There are 9 candidate Buffer cells
[06/08 21:54:04    306s] *info: There are 6 candidate Inverter cells
[06/08 21:54:04    306s] 
[06/08 21:54:04    306s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:54:04    306s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:54:05    306s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:54:05    306s] 
[06/08 21:54:05    306s] Creating Lib Analyzer ...
[06/08 21:54:05    306s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:54:05    306s] Total number of usable buffers from Lib Analyzer: 9 ( CLKBUF_X1 BUF_X1 CLKBUF_X2 BUF_X2 CLKBUF_X3 BUF_X4 BUF_X8 BUF_X16 BUF_X32)
[06/08 21:54:05    306s] Total number of usable inverters from Lib Analyzer: 6 ( INV_X1 INV_X2 INV_X4 INV_X8 INV_X16 INV_X32)
[06/08 21:54:05    306s] Total number of usable delay cells from Lib Analyzer: 0 ()
[06/08 21:54:05    306s] 
[06/08 21:54:05    306s] {RT default_rc_corner 0 10 10 {4 1} {7 0} {9 0} 3}
[06/08 21:54:05    306s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:05:07 mem=1379.3M
[06/08 21:54:05    306s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:05:07 mem=1379.3M
[06/08 21:54:05    306s] Creating Lib Analyzer, finished. 
[06/08 21:54:05    306s] 
[06/08 21:54:05    306s] #optDebug: {2, 1.000, 0.8500} {3, 0.503, 0.8500} {4, 0.503, 0.8500} {4, 0.503, 0.8500} {4, 0.503, 0.8500} {7, 0.130, 0.5393} {8, 0.043, 0.4444} {9, 0.043, 0.4444} {10, 0.022, 0.4220} 
[06/08 21:54:05    307s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1398.3M
[06/08 21:54:05    307s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:1398.3M
[06/08 21:54:05    307s] 
[06/08 21:54:05    307s] Netlist preparation processing... 
[06/08 21:54:05    307s] Removed 0 instance
[06/08 21:54:05    307s] *info: Marking 0 isolation instances dont touch
[06/08 21:54:05    307s] *info: Marking 0 level shifter instances dont touch
[06/08 21:54:05    307s] TotalInstCnt at PhyDesignMc Destruction: 635
[06/08 21:54:05    307s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.11176.1
[06/08 21:54:05    307s] *** AreaOpt [finish] : cpu/real = 0:00:00.7/0:00:00.7 (1.0), totSession cpu/real = 0:05:07.3/1:52:46.5 (0.0), mem = 1379.3M
[06/08 21:54:05    307s] 
[06/08 21:54:05    307s] =============================================================================================
[06/08 21:54:05    307s]  Step TAT Report for SimplifyNetlist #1
[06/08 21:54:05    307s] =============================================================================================
[06/08 21:54:05    307s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[06/08 21:54:05    307s] ---------------------------------------------------------------------------------------------
[06/08 21:54:05    307s] [ LibAnalyzerInit        ]      1   0:00:00.2  (  27.3 % )     0:00:00.2 /  0:00:00.2    1.0
[06/08 21:54:05    307s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[06/08 21:54:05    307s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   0.9 % )     0:00:00.0 /  0:00:00.0    0.0
[06/08 21:54:05    307s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.4 % )     0:00:00.2 /  0:00:00.2    1.0
[06/08 21:54:05    307s] [ SteinerInterfaceInit   ]      1   0:00:00.2  (  28.4 % )     0:00:00.2 /  0:00:00.2    1.0
[06/08 21:54:05    307s] [ PostCommitDelayCalc    ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[06/08 21:54:05    307s] [ MISC                   ]          0:00:00.3  (  42.9 % )     0:00:00.3 /  0:00:00.3    1.0
[06/08 21:54:05    307s] ---------------------------------------------------------------------------------------------
[06/08 21:54:05    307s]  SimplifyNetlist #1 TOTAL           0:00:00.7  ( 100.0 % )     0:00:00.7 /  0:00:00.7    1.0
[06/08 21:54:05    307s] ---------------------------------------------------------------------------------------------
[06/08 21:54:05    307s] 
[06/08 21:54:05    307s] 
[06/08 21:54:05    307s] Active setup views:
[06/08 21:54:05    307s]  worst
[06/08 21:54:05    307s]   Dominating endpoints: 0
[06/08 21:54:05    307s]   Dominating TNS: -0.000
[06/08 21:54:05    307s] 
[06/08 21:54:05    307s] Deleting Lib Analyzer.
[06/08 21:54:05    307s] Begin: GigaOpt Global Optimization
[06/08 21:54:05    307s] *info: use new DP (enabled)
[06/08 21:54:05    307s] GigaOpt Checkpoint: Internal globalOpt -maxLocalDensity 1.2 -numThreads 1 -preCTS -rebufferAll -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -enableHighLayerOpt -maxIter 50 -maxIterForLEPG 50
[06/08 21:54:05    307s] Info: 1 clock net  excluded from IPO operation.
[06/08 21:54:05    307s] *** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:05:07.3/1:52:46.5 (0.0), mem = 1298.3M
[06/08 21:54:05    307s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.11176.2
[06/08 21:54:05    307s] PhyDesignGrid: maxLocalDensity 1.20, TinyGridDensity 1000.00 TinyGridSize 10.0
[06/08 21:54:05    307s] ### Creating PhyDesignMc. totSessionCpu=0:05:07 mem=1298.3M
[06/08 21:54:05    307s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[06/08 21:54:05    307s] OPERPROF: Starting DPlace-Init at level 1, MEM:1298.3M
[06/08 21:54:05    307s] #spOpts: N=45 minPadR=1.1 mergeVia=F 
[06/08 21:54:05    307s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1298.3M
[06/08 21:54:05    307s] OPERPROF:     Starting CMU at level 3, MEM:1298.3M
[06/08 21:54:05    307s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:1298.3M
[06/08 21:54:05    307s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.003, MEM:1298.3M
[06/08 21:54:05    307s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1298.3MB).
[06/08 21:54:05    307s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.004, MEM:1298.3M
[06/08 21:54:05    307s] TotalInstCnt at PhyDesignMc Initialization: 635
[06/08 21:54:05    307s] ### Creating PhyDesignMc, finished. totSessionCpu=0:05:07 mem=1298.3M
[06/08 21:54:05    307s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:54:05    307s] 
[06/08 21:54:05    307s] Creating Lib Analyzer ...
[06/08 21:54:05    307s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:54:05    307s] Total number of usable buffers from Lib Analyzer: 9 ( CLKBUF_X1 BUF_X1 CLKBUF_X2 BUF_X2 CLKBUF_X3 BUF_X4 BUF_X8 BUF_X16 BUF_X32)
[06/08 21:54:05    307s] Total number of usable inverters from Lib Analyzer: 6 ( INV_X1 INV_X2 INV_X4 INV_X8 INV_X16 INV_X32)
[06/08 21:54:05    307s] Total number of usable delay cells from Lib Analyzer: 0 ()
[06/08 21:54:05    307s] 
[06/08 21:54:05    307s] {RT default_rc_corner 0 10 10 {4 1} {7 0} {9 0} 3}
[06/08 21:54:05    307s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:05:07 mem=1298.3M
[06/08 21:54:05    307s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:05:08 mem=1298.3M
[06/08 21:54:05    307s] Creating Lib Analyzer, finished. 
[06/08 21:54:05    307s] 
[06/08 21:54:05    307s] #optDebug: {2, 1.000, 0.8500} {3, 0.503, 0.8500} {4, 0.503, 0.8500} {4, 0.503, 0.8500} {4, 0.503, 0.8500} {7, 0.130, 0.5393} {8, 0.043, 0.4444} {9, 0.043, 0.4444} {10, 0.022, 0.4220} 
[06/08 21:54:07    309s] *info: 1 clock net excluded
[06/08 21:54:07    309s] *info: 2 special nets excluded.
[06/08 21:54:07    309s] *info: 2 no-driver nets excluded.
[06/08 21:54:08    309s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1321.3M
[06/08 21:54:08    309s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:1321.3M
[06/08 21:54:08    309s] ** GigaOpt Global Opt WNS Slack -0.152  TNS Slack -3.930 
[06/08 21:54:08    309s] +--------+--------+----------+------------+--------+----------+---------+------------------------+
[06/08 21:54:08    309s] |  WNS   |  TNS   | Density  |    Real    |  Mem   |Worst View|Pathgroup|       End Point        |
[06/08 21:54:08    309s] +--------+--------+----------+------------+--------+----------+---------+------------------------+
[06/08 21:54:08    309s] |  -0.152|  -3.930|    68.53%|   0:00:00.0| 1322.3M|     worst|  default| acc_reg_out_reg[16]/D  |
[06/08 21:54:08    310s] |  -0.152|  -3.930|    68.61%|   0:00:00.0| 1379.7M|     worst|  default| acc_reg_out_reg[16]/D  |
[06/08 21:54:08    310s] |  -0.093|  -2.473|    68.74%|   0:00:00.0| 1380.7M|     worst|  default| acc_reg_out_reg[13]/D  |
[06/08 21:54:08    310s] |  -0.004|  -0.035|    68.93%|   0:00:00.0| 1380.7M|     worst|  default| acc_reg_out_reg[16]/D  |
[06/08 21:54:08    310s] |  -0.002|  -0.005|    69.05%|   0:00:00.0| 1380.7M|     worst|  default| acc_reg_out_reg[13]/D  |
[06/08 21:54:08    310s] |  -0.002|  -0.005|    69.05%|   0:00:00.0| 1380.7M|     worst|  default| acc_reg_out_reg[13]/D  |
[06/08 21:54:08    310s] |  -0.002|  -0.005|    69.05%|   0:00:00.0| 1380.7M|     worst|  default| acc_reg_out_reg[13]/D  |
[06/08 21:54:08    310s] |  -0.002|  -0.005|    69.05%|   0:00:00.0| 1380.7M|     worst|  default| acc_reg_out_reg[13]/D  |
[06/08 21:54:08    310s] |   0.000|   0.000|    69.12%|   0:00:00.0| 1380.7M|        NA|       NA| NA                     |
[06/08 21:54:08    310s] +--------+--------+----------+------------+--------+----------+---------+------------------------+
[06/08 21:54:08    310s] 
[06/08 21:54:08    310s] *** Finish pre-CTS Global Setup Fixing (cpu=0:00:00.2 real=0:00:00.0 mem=1380.7M) ***
[06/08 21:54:08    310s] 
[06/08 21:54:08    310s] *** Finish pre-CTS Setup Fixing (cpu=0:00:00.2 real=0:00:00.0 mem=1380.7M) ***
[06/08 21:54:08    310s] Bottom Preferred Layer:
[06/08 21:54:08    310s] +---------------+------------+----------+
[06/08 21:54:08    310s] |     Layer     |   OPT_LA   |   Rule   |
[06/08 21:54:08    310s] +---------------+------------+----------+
[06/08 21:54:08    310s] | metal4 (z=4)  |          5 | default  |
[06/08 21:54:08    310s] +---------------+------------+----------+
[06/08 21:54:08    310s] Via Pillar Rule:
[06/08 21:54:08    310s]     None
[06/08 21:54:08    310s] ** GigaOpt Global Opt End WNS Slack 0.000  TNS Slack 0.000 
[06/08 21:54:08    310s] TotalInstCnt at PhyDesignMc Destruction: 636
[06/08 21:54:08    310s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.11176.2
[06/08 21:54:08    310s] *** SetupOpt [finish] : cpu/real = 0:00:02.9/0:00:02.9 (1.0), totSession cpu/real = 0:05:10.2/1:52:49.4 (0.0), mem = 1359.6M
[06/08 21:54:08    310s] 
[06/08 21:54:08    310s] =============================================================================================
[06/08 21:54:08    310s]  Step TAT Report for GlobalOpt #1
[06/08 21:54:08    310s] =============================================================================================
[06/08 21:54:08    310s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[06/08 21:54:08    310s] ---------------------------------------------------------------------------------------------
[06/08 21:54:08    310s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[06/08 21:54:08    310s] [ LibAnalyzerInit        ]      1   0:00:00.2  (   7.4 % )     0:00:00.2 /  0:00:00.2    1.0
[06/08 21:54:08    310s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[06/08 21:54:08    310s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    1.7
[06/08 21:54:08    310s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.1 % )     0:00:00.2 /  0:00:00.2    1.0
[06/08 21:54:08    310s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[06/08 21:54:08    310s] [ TransformInit          ]      1   0:00:02.4  (  83.6 % )     0:00:02.4 /  0:00:02.4    1.0
[06/08 21:54:08    310s] [ OptSingleIteration     ]      8   0:00:00.0  (   0.1 % )     0:00:00.2 /  0:00:00.2    1.0
[06/08 21:54:08    310s] [ OptGetWeight           ]      8   0:00:00.0  (   0.7 % )     0:00:00.0 /  0:00:00.0    1.6
[06/08 21:54:08    310s] [ OptEval                ]      8   0:00:00.1  (   2.8 % )     0:00:00.1 /  0:00:00.1    0.7
[06/08 21:54:08    310s] [ OptCommit              ]      8   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    1.4
[06/08 21:54:08    310s] [ IncrTimingUpdate       ]      5   0:00:00.0  (   0.9 % )     0:00:00.0 /  0:00:00.0    1.2
[06/08 21:54:08    310s] [ PostCommitDelayCalc    ]      8   0:00:00.0  (   1.2 % )     0:00:00.0 /  0:00:00.0    1.2
[06/08 21:54:08    310s] [ SetupOptGetWorkingSet  ]      8   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    0.0
[06/08 21:54:08    310s] [ SetupOptGetActiveNode  ]      8   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[06/08 21:54:08    310s] [ SetupOptSlackGraph     ]      8   0:00:00.0  (   0.7 % )     0:00:00.0 /  0:00:00.0    1.6
[06/08 21:54:08    310s] [ MISC                   ]          0:00:00.0  (   1.5 % )     0:00:00.0 /  0:00:00.0    0.9
[06/08 21:54:08    310s] ---------------------------------------------------------------------------------------------
[06/08 21:54:08    310s]  GlobalOpt #1 TOTAL                 0:00:02.9  ( 100.0 % )     0:00:02.9 /  0:00:02.9    1.0
[06/08 21:54:08    310s] ---------------------------------------------------------------------------------------------
[06/08 21:54:08    310s] 
[06/08 21:54:08    310s] End: GigaOpt Global Optimization
[06/08 21:54:08    310s] *** Timing Is met
[06/08 21:54:08    310s] *** Check timing (0:00:00.0)
[06/08 21:54:08    310s] Deleting Lib Analyzer.
[06/08 21:54:08    310s] GigaOpt Checkpoint: Internal reclaim -numThreads 1 -preCTS -force -doRemoveUselessTerm -tgtSlackMult 3 -routeType -noRouteTypeResizePolish -noViewPrune -weedwhack -nonLegal -nativePathGroupFlow
[06/08 21:54:08    310s] Info: 1 clock net  excluded from IPO operation.
[06/08 21:54:08    310s] ### Creating LA Mngr. totSessionCpu=0:05:10 mem=1315.6M
[06/08 21:54:08    310s] ### Creating LA Mngr, finished. totSessionCpu=0:05:10 mem=1315.6M
[06/08 21:54:08    310s] Tech dependent Parameter, Build TLibAnalyzer for: SkipAdjustMaxLocalDensityReclaim
[06/08 21:54:08    310s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[06/08 21:54:08    310s] ### Creating PhyDesignMc. totSessionCpu=0:05:10 mem=1334.7M
[06/08 21:54:08    310s] OPERPROF: Starting DPlace-Init at level 1, MEM:1334.7M
[06/08 21:54:08    310s] #spOpts: N=45 minPadR=1.1 mergeVia=F 
[06/08 21:54:08    310s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1334.7M
[06/08 21:54:08    310s] OPERPROF:     Starting CMU at level 3, MEM:1334.7M
[06/08 21:54:08    310s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:1334.7M
[06/08 21:54:08    310s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.003, MEM:1334.7M
[06/08 21:54:08    310s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1334.7MB).
[06/08 21:54:08    310s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.004, MEM:1334.7M
[06/08 21:54:08    310s] TotalInstCnt at PhyDesignMc Initialization: 636
[06/08 21:54:08    310s] ### Creating PhyDesignMc, finished. totSessionCpu=0:05:10 mem=1334.7M
[06/08 21:54:08    310s] Begin: Area Reclaim Optimization
[06/08 21:54:08    310s] 
[06/08 21:54:08    310s] Creating Lib Analyzer ...
[06/08 21:54:08    310s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:54:08    310s] Total number of usable buffers from Lib Analyzer: 9 ( CLKBUF_X1 BUF_X1 CLKBUF_X2 BUF_X2 CLKBUF_X3 BUF_X4 BUF_X8 BUF_X16 BUF_X32)
[06/08 21:54:08    310s] Total number of usable inverters from Lib Analyzer: 6 ( INV_X1 INV_X2 INV_X4 INV_X8 INV_X16 INV_X32)
[06/08 21:54:08    310s] Total number of usable delay cells from Lib Analyzer: 0 ()
[06/08 21:54:08    310s] 
[06/08 21:54:08    310s] {RT default_rc_corner 0 10 10 {4 1} {7 0} {9 0} 3}
[06/08 21:54:08    310s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:05:10 mem=1336.7M
[06/08 21:54:08    310s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:05:10 mem=1336.7M
[06/08 21:54:08    310s] Creating Lib Analyzer, finished. 
[06/08 21:54:08    310s] *** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:05:10.4/1:52:49.6 (0.0), mem = 1336.7M
[06/08 21:54:08    310s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.11176.3
[06/08 21:54:08    310s] 
[06/08 21:54:08    310s] #optDebug: {2, 1.000, 0.8500} {3, 0.503, 0.8500} {4, 0.503, 0.8500} {4, 0.503, 0.8500} {4, 0.503, 0.8500} {7, 0.130, 0.5393} {8, 0.043, 0.4444} {9, 0.043, 0.4444} {10, 0.022, 0.4220} 
[06/08 21:54:08    310s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1336.7M
[06/08 21:54:08    310s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:1336.7M
[06/08 21:54:09    310s] Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 69.12
[06/08 21:54:09    310s] +----------+---------+--------+--------+------------+--------+
[06/08 21:54:09    310s] | Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[06/08 21:54:09    310s] +----------+---------+--------+--------+------------+--------+
[06/08 21:54:09    310s] |    69.12%|        -|   0.000|   0.000|   0:00:00.0| 1336.7M|
[06/08 21:54:09    310s] #optDebug: <stH: 1.4000 MiSeL: 29.1350>
[06/08 21:54:09    310s] |    69.12%|        5|   0.000|   0.000|   0:00:00.0| 1379.4M|
[06/08 21:54:09    310s] |    68.51%|        8|   0.000|   0.000|   0:00:00.0| 1380.5M|
[06/08 21:54:09    310s] |    68.49%|        1|   0.000|   0.000|   0:00:00.0| 1380.5M|
[06/08 21:54:09    310s] |    68.49%|        0|   0.000|   0.000|   0:00:00.0| 1380.5M|
[06/08 21:54:09    310s] #optDebug: <stH: 1.4000 MiSeL: 29.1350>
[06/08 21:54:09    310s] |    68.49%|        0|   0.000|   0.000|   0:00:00.0| 1380.5M|
[06/08 21:54:09    310s] +----------+---------+--------+--------+------------+--------+
[06/08 21:54:09    310s] Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 68.49
[06/08 21:54:09    310s] 
[06/08 21:54:09    310s] ** Summary: Restruct = 0 Buffer Deletion = 0 Declone = 8 Resize = 1 **
[06/08 21:54:09    310s] --------------------------------------------------------------
[06/08 21:54:09    310s] |                                   | Total     | Sequential |
[06/08 21:54:09    310s] --------------------------------------------------------------
[06/08 21:54:09    310s] | Num insts resized                 |       1  |       0    |
[06/08 21:54:09    310s] | Num insts undone                  |       0  |       0    |
[06/08 21:54:09    310s] | Num insts Downsized               |       1  |       0    |
[06/08 21:54:09    310s] | Num insts Samesized               |       0  |       0    |
[06/08 21:54:09    310s] | Num insts Upsized                 |       0  |       0    |
[06/08 21:54:09    310s] | Num multiple commits+uncommits    |       0  |       -    |
[06/08 21:54:09    310s] --------------------------------------------------------------
[06/08 21:54:09    310s] Bottom Preferred Layer:
[06/08 21:54:09    310s]     None
[06/08 21:54:09    310s] Via Pillar Rule:
[06/08 21:54:09    310s]     None
[06/08 21:54:09    310s] End: Core Area Reclaim Optimization (cpu = 0:00:00.6) (real = 0:00:01.0) **
[06/08 21:54:09    310s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.11176.3
[06/08 21:54:09    310s] *** AreaOpt [finish] : cpu/real = 0:00:00.4/0:00:00.4 (1.0), totSession cpu/real = 0:05:10.8/1:52:50.0 (0.0), mem = 1380.5M
[06/08 21:54:09    310s] 
[06/08 21:54:09    310s] =============================================================================================
[06/08 21:54:09    310s]  Step TAT Report for AreaOpt #1
[06/08 21:54:09    310s] =============================================================================================
[06/08 21:54:09    310s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[06/08 21:54:09    310s] ---------------------------------------------------------------------------------------------
[06/08 21:54:09    310s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[06/08 21:54:09    310s] [ LibAnalyzerInit        ]      1   0:00:00.2  (  34.9 % )     0:00:00.2 /  0:00:00.2    1.0
[06/08 21:54:09    310s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[06/08 21:54:09    310s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    6.8
[06/08 21:54:09    310s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[06/08 21:54:09    310s] [ OptSingleIteration     ]      5   0:00:00.0  (   1.4 % )     0:00:00.1 /  0:00:00.1    1.0
[06/08 21:54:09    310s] [ OptGetWeight           ]     75   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[06/08 21:54:09    310s] [ OptEval                ]     75   0:00:00.0  (   8.1 % )     0:00:00.0 /  0:00:00.1    1.0
[06/08 21:54:09    310s] [ OptCommit              ]     75   0:00:00.0  (   0.8 % )     0:00:00.0 /  0:00:00.0    0.0
[06/08 21:54:09    310s] [ IncrTimingUpdate       ]     11   0:00:00.0  (   3.6 % )     0:00:00.0 /  0:00:00.0    1.4
[06/08 21:54:09    310s] [ PostCommitDelayCalc    ]     75   0:00:00.0  (   4.0 % )     0:00:00.0 /  0:00:00.0    0.4
[06/08 21:54:09    310s] [ MISC                   ]          0:00:00.3  (  46.7 % )     0:00:00.3 /  0:00:00.3    1.0
[06/08 21:54:09    310s] ---------------------------------------------------------------------------------------------
[06/08 21:54:09    310s]  AreaOpt #1 TOTAL                   0:00:00.6  ( 100.0 % )     0:00:00.6 /  0:00:00.6    1.0
[06/08 21:54:09    310s] ---------------------------------------------------------------------------------------------
[06/08 21:54:09    310s] 
[06/08 21:54:09    310s] Executing incremental physical updates
[06/08 21:54:09    310s] Executing incremental physical updates
[06/08 21:54:09    310s] TotalInstCnt at PhyDesignMc Destruction: 628
[06/08 21:54:09    310s] End: Area Reclaim Optimization (cpu=0:00:01, real=0:00:01, mem=1319.43M, totSessionCpu=0:05:11).
[06/08 21:54:09    310s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1319.4M
[06/08 21:54:09    310s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.003, MEM:1319.4M
[06/08 21:54:09    310s] **INFO: Flow update: Design is easy to close.
[06/08 21:54:09    310s] 
[06/08 21:54:09    310s] *** Start incrementalPlace ***
[06/08 21:54:09    310s] User Input Parameters:
[06/08 21:54:09    310s] - Congestion Driven    : On
[06/08 21:54:09    310s] - Timing Driven        : On
[06/08 21:54:09    310s] - Area-Violation Based : On
[06/08 21:54:09    310s] - Start Rollback Level : -5
[06/08 21:54:09    310s] - Legalized            : On
[06/08 21:54:09    310s] - Window Based         : Off
[06/08 21:54:09    310s] - eDen incr mode       : Off
[06/08 21:54:09    310s] - Small incr mode      : Off
[06/08 21:54:09    310s] 
[06/08 21:54:09    310s] no activity file in design. spp won't run.
[06/08 21:54:09    310s] Effort level <high> specified for reg2reg path_group
[06/08 21:54:09    310s] Collecting buffer chain nets ...
[06/08 21:54:09    310s] No Views given, use default active views for adaptive view pruning
[06/08 21:54:09    310s] SKP will enable view:
[06/08 21:54:09    310s]   worst
[06/08 21:54:09    310s] OPERPROF: Starting GP-eGR-Init at level 1, MEM:1321.4M
[06/08 21:54:09    310s] OPERPROF: Finished GP-eGR-Init at level 1, CPU:0.000, REAL:0.002, MEM:1321.4M
[06/08 21:54:09    310s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:1321.4M
[06/08 21:54:09    310s] Starting Early Global Route congestion estimation: mem = 1321.4M
[06/08 21:54:09    310s] (I)       Started Loading and Dumping File ( Curr Mem: 1321.43 MB )
[06/08 21:54:09    310s] (I)       Reading DB...
[06/08 21:54:09    310s] (I)       Read data from FE... (mem=1321.4M)
[06/08 21:54:09    310s] (I)       Read nodes and places... (mem=1321.4M)
[06/08 21:54:09    310s] (I)       Done Read nodes and places (cpu=0.000s, mem=1321.4M)
[06/08 21:54:09    310s] (I)       Read nets... (mem=1321.4M)
[06/08 21:54:09    310s] (I)       Done Read nets (cpu=0.000s, mem=1321.4M)
[06/08 21:54:09    310s] (I)       Done Read data from FE (cpu=0.000s, mem=1321.4M)
[06/08 21:54:09    310s] (I)       before initializing RouteDB syMemory usage = 1321.4 MB
[06/08 21:54:09    310s] (I)       == Non-default Options ==
[06/08 21:54:09    310s] (I)       Maximum routing layer                              : 10
[06/08 21:54:09    310s] (I)       Use non-blocking free Dbs wires                    : false
[06/08 21:54:09    310s] (I)       Counted 1186 PG shapes. We will not process PG shapes layer by layer.
[06/08 21:54:09    310s] (I)       Use row-based GCell size
[06/08 21:54:09    310s] (I)       GCell unit size  : 2800
[06/08 21:54:09    310s] (I)       GCell multiplier : 1
[06/08 21:54:09    310s] (I)       build grid graph
[06/08 21:54:09    310s] (I)       build grid graph start
[06/08 21:54:09    310s] [NR-eGR] Track table information for default rule: 
[06/08 21:54:09    310s] [NR-eGR] metal1 has no routable track
[06/08 21:54:09    310s] [NR-eGR] metal2 has single uniform track structure
[06/08 21:54:09    310s] [NR-eGR] metal3 has single uniform track structure
[06/08 21:54:09    310s] [NR-eGR] metal4 has single uniform track structure
[06/08 21:54:09    310s] [NR-eGR] metal5 has single uniform track structure
[06/08 21:54:09    310s] [NR-eGR] metal6 has single uniform track structure
[06/08 21:54:09    310s] [NR-eGR] metal7 has single uniform track structure
[06/08 21:54:09    310s] [NR-eGR] metal8 has single uniform track structure
[06/08 21:54:09    310s] [NR-eGR] metal9 has single uniform track structure
[06/08 21:54:09    310s] [NR-eGR] metal10 has single uniform track structure
[06/08 21:54:09    310s] (I)       build grid graph end
[06/08 21:54:09    310s] (I)       ===========================================================================
[06/08 21:54:09    310s] (I)       == Report All Rule Vias ==
[06/08 21:54:09    310s] (I)       ===========================================================================
[06/08 21:54:09    310s] (I)        Via Rule : (Default)
[06/08 21:54:09    310s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[06/08 21:54:09    310s] (I)       ---------------------------------------------------------------------------
[06/08 21:54:09    310s] (I)        1    9 : via1_8                      9 : via1_8                   
[06/08 21:54:09    310s] (I)        2   10 : via2_8                     10 : via2_8                   
[06/08 21:54:09    310s] (I)        3   19 : via3_2                     19 : via3_2                   
[06/08 21:54:09    310s] (I)        4   22 : via4_0                     22 : via4_0                   
[06/08 21:54:09    310s] (I)        5   23 : via5_0                     23 : via5_0                   
[06/08 21:54:09    310s] (I)        6   24 : via6_0                     24 : via6_0                   
[06/08 21:54:09    310s] (I)        7   25 : via7_0                     25 : via7_0                   
[06/08 21:54:09    310s] (I)        8   26 : via8_0                     26 : via8_0                   
[06/08 21:54:09    310s] (I)        9   27 : via9_0                     27 : via9_0                   
[06/08 21:54:09    310s] (I)       ===========================================================================
[06/08 21:54:09    310s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 1321.43 MB )
[06/08 21:54:09    310s] (I)       Num PG vias on layer 2 : 0
[06/08 21:54:09    310s] (I)       Num PG vias on layer 3 : 0
[06/08 21:54:09    310s] (I)       Num PG vias on layer 4 : 0
[06/08 21:54:09    310s] (I)       Num PG vias on layer 5 : 0
[06/08 21:54:09    310s] (I)       Num PG vias on layer 6 : 0
[06/08 21:54:09    310s] (I)       Num PG vias on layer 7 : 0
[06/08 21:54:09    310s] (I)       Num PG vias on layer 8 : 0
[06/08 21:54:09    310s] (I)       Num PG vias on layer 9 : 0
[06/08 21:54:09    310s] (I)       Num PG vias on layer 10 : 0
[06/08 21:54:09    310s] [NR-eGR] Read 2094 PG shapes
[06/08 21:54:09    310s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1321.43 MB )
[06/08 21:54:09    310s] [NR-eGR] #Routing Blockages  : 0
[06/08 21:54:09    310s] [NR-eGR] #Instance Blockages : 0
[06/08 21:54:09    310s] [NR-eGR] #PG Blockages       : 2094
[06/08 21:54:09    310s] [NR-eGR] #Halo Blockages     : 0
[06/08 21:54:09    310s] [NR-eGR] #Boundary Blockages : 0
[06/08 21:54:09    310s] (I)       Design has 0 blackboxes considered as all layer blockages.
[06/08 21:54:09    310s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[06/08 21:54:09    310s] (I)       readDataFromPlaceDB
[06/08 21:54:09    310s] (I)       Read net information..
[06/08 21:54:09    310s] [NR-eGR] Read numTotalNets=697  numIgnoredNets=0
[06/08 21:54:09    310s] (I)       Read testcase time = 0.000 seconds
[06/08 21:54:09    310s] 
[06/08 21:54:09    310s] (I)       early_global_route_priority property id does not exist.
[06/08 21:54:09    310s] (I)       Start initializing grid graph
[06/08 21:54:09    310s] (I)       Early Global GCell Via Threshold calculated based on cut spacing = 
[06/08 21:54:09    310s] (I)       End initializing grid graph
[06/08 21:54:09    310s] (I)       Model blockages into capacity
[06/08 21:54:09    310s] (I)       Read Num Blocks=2094  Num Prerouted Wires=0  Num CS=0
[06/08 21:54:09    310s] (I)       Started Modeling ( Curr Mem: 1321.43 MB )
[06/08 21:54:09    310s] (I)       Layer 1 (V) : #blockages 240 : #preroutes 0
[06/08 21:54:09    310s] (I)       Layer 2 (H) : #blockages 240 : #preroutes 0
[06/08 21:54:09    310s] (I)       Layer 3 (V) : #blockages 240 : #preroutes 0
[06/08 21:54:09    310s] (I)       Layer 4 (H) : #blockages 240 : #preroutes 0
[06/08 21:54:09    310s] (I)       Layer 5 (V) : #blockages 240 : #preroutes 0
[06/08 21:54:09    310s] (I)       Layer 6 (H) : #blockages 240 : #preroutes 0
[06/08 21:54:09    310s] (I)       Layer 7 (V) : #blockages 240 : #preroutes 0
[06/08 21:54:09    310s] (I)       Layer 8 (H) : #blockages 264 : #preroutes 0
[06/08 21:54:09    310s] (I)       Layer 9 (V) : #blockages 150 : #preroutes 0
[06/08 21:54:09    310s] (I)       Finished Modeling ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1321.43 MB )
[06/08 21:54:09    310s] (I)       -- layer congestion ratio --
[06/08 21:54:09    310s] (I)       Layer 1 : 0.100000
[06/08 21:54:09    310s] (I)       Layer 2 : 0.700000
[06/08 21:54:09    310s] (I)       Layer 3 : 0.700000
[06/08 21:54:09    310s] (I)       Layer 4 : 0.700000
[06/08 21:54:09    310s] (I)       Layer 5 : 0.700000
[06/08 21:54:09    310s] (I)       Layer 6 : 0.700000
[06/08 21:54:09    310s] (I)       Layer 7 : 0.700000
[06/08 21:54:09    310s] (I)       Layer 8 : 0.700000
[06/08 21:54:09    310s] (I)       Layer 9 : 0.700000
[06/08 21:54:09    310s] (I)       Layer 10 : 0.700000
[06/08 21:54:09    310s] (I)       ----------------------------
[06/08 21:54:09    310s] (I)       Number of ignored nets = 0
[06/08 21:54:09    310s] (I)       Number of fixed nets = 0.  Ignored: Yes
[06/08 21:54:09    310s] (I)       Number of clock nets = 1.  Ignored: No
[06/08 21:54:09    310s] (I)       Number of analog nets = 0.  Ignored: Yes
[06/08 21:54:09    310s] (I)       Number of special nets = 0.  Ignored: Yes
[06/08 21:54:09    310s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[06/08 21:54:09    310s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[06/08 21:54:09    310s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[06/08 21:54:09    310s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[06/08 21:54:09    310s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[06/08 21:54:09    310s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[06/08 21:54:09    310s] (I)       Before initializing Early Global Route syMemory usage = 1321.4 MB
[06/08 21:54:09    310s] (I)       Ndr track 0 does not exist
[06/08 21:54:09    310s] (I)       ---------------------Grid Graph Info--------------------
[06/08 21:54:09    310s] (I)       Routing area        : (0, 0) - (126540, 104720)
[06/08 21:54:09    310s] (I)       Core area           : (20140, 20160) - (106400, 84560)
[06/08 21:54:09    310s] (I)       Site width          :   380  (dbu)
[06/08 21:54:09    310s] (I)       Row height          :  2800  (dbu)
[06/08 21:54:09    310s] (I)       GCell width         :  2800  (dbu)
[06/08 21:54:09    310s] (I)       GCell height        :  2800  (dbu)
[06/08 21:54:09    310s] (I)       Grid                :    45    38    10
[06/08 21:54:09    310s] (I)       Layer numbers       :     1     2     3     4     5     6     7     8     9    10
[06/08 21:54:09    310s] (I)       Vertical capacity   :     0  2800     0  2800     0  2800     0  2800     0  2800
[06/08 21:54:09    310s] (I)       Horizontal capacity :     0     0  2800     0  2800     0  2800     0  2800     0
[06/08 21:54:09    310s] (I)       Default wire width  :   140   140   140   280   280   280   800   800  1600  1600
[06/08 21:54:09    310s] (I)       Default wire space  :   130   140   140   280   280   280   800   800  1600  1600
[06/08 21:54:09    310s] (I)       Default wire pitch  :   270   280   280   560   560   560  1600  1600  3200  3200
[06/08 21:54:09    310s] (I)       Default pitch size  :   270   380   280   560   560   560  1680  1680  3200  3360
[06/08 21:54:09    310s] (I)       First track coord   :     0   190   140   730   700   730  1820  1850  4300  3530
[06/08 21:54:09    310s] (I)       Num tracks per GCell: 10.37  7.37 10.00  5.00  5.00  5.00  1.67  1.67  0.88  0.83
[06/08 21:54:09    310s] (I)       Total num of tracks :     0   333   374   225   186   225    62    74    32    37
[06/08 21:54:09    310s] (I)       Num of masks        :     1     1     1     1     1     1     1     1     1     1
[06/08 21:54:09    310s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0     0     0
[06/08 21:54:09    310s] (I)       --------------------------------------------------------
[06/08 21:54:09    310s] 
[06/08 21:54:09    310s] [NR-eGR] ============ Routing rule table ============
[06/08 21:54:09    310s] [NR-eGR] Rule id: 0  Nets: 697 
[06/08 21:54:09    310s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[06/08 21:54:09    310s] (I)       Pitch:  L1=270  L2=380  L3=280  L4=560  L5=560  L6=560  L7=1680  L8=1680  L9=3200  L10=3360
[06/08 21:54:09    310s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1
[06/08 21:54:09    310s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1
[06/08 21:54:09    310s] [NR-eGR] ========================================
[06/08 21:54:09    310s] [NR-eGR] 
[06/08 21:54:09    310s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[06/08 21:54:09    310s] (I)       blocked tracks on layer2 : = 2592 / 12654 (20.48%)
[06/08 21:54:09    310s] (I)       blocked tracks on layer3 : = 552 / 16830 (3.28%)
[06/08 21:54:09    310s] (I)       blocked tracks on layer4 : = 1896 / 8550 (22.18%)
[06/08 21:54:09    310s] (I)       blocked tracks on layer5 : = 600 / 8370 (7.17%)
[06/08 21:54:09    310s] (I)       blocked tracks on layer6 : = 2112 / 8550 (24.70%)
[06/08 21:54:09    310s] (I)       blocked tracks on layer7 : = 675 / 2790 (24.19%)
[06/08 21:54:09    310s] (I)       blocked tracks on layer8 : = 888 / 2812 (31.58%)
[06/08 21:54:09    310s] (I)       blocked tracks on layer9 : = 982 / 1440 (68.19%)
[06/08 21:54:09    310s] (I)       blocked tracks on layer10 : = 765 / 1406 (54.41%)
[06/08 21:54:09    310s] (I)       After initializing Early Global Route syMemory usage = 1321.4 MB
[06/08 21:54:09    310s] (I)       Finished Loading and Dumping File ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1321.43 MB )
[06/08 21:54:09    310s] (I)       Reset routing kernel
[06/08 21:54:09    310s] (I)       Started Global Routing ( Curr Mem: 1321.43 MB )
[06/08 21:54:09    310s] (I)       ============= Initialization =============
[06/08 21:54:09    310s] (I)       totalPins=2075  totalGlobalPin=1876 (90.41%)
[06/08 21:54:09    310s] (I)       Started Net group 1 ( Curr Mem: 1321.43 MB )
[06/08 21:54:09    310s] (I)       Started Build MST ( Curr Mem: 1321.43 MB )
[06/08 21:54:09    310s] (I)       Generate topology with single threads
[06/08 21:54:09    310s] (I)       Finished Build MST ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1321.43 MB )
[06/08 21:54:09    310s] (I)       total 2D Cap : 56508 = (26808 H, 29700 V)
[06/08 21:54:09    310s] [NR-eGR] Layer group 1: route 697 net(s) in layer range [2, 10]
[06/08 21:54:09    310s] (I)       
[06/08 21:54:09    310s] (I)       ============  Phase 1a Route ============
[06/08 21:54:09    310s] (I)       Started Phase 1a ( Curr Mem: 1321.43 MB )
[06/08 21:54:09    310s] (I)       Started Pattern routing ( Curr Mem: 1321.43 MB )
[06/08 21:54:09    310s] (I)       Finished Pattern routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1321.43 MB )
[06/08 21:54:09    310s] (I)       Usage: 2328 = (1235 H, 1093 V) = (4.61% H, 3.68% V) = (1.729e+03um H, 1.530e+03um V)
[06/08 21:54:09    310s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1321.43 MB )
[06/08 21:54:09    310s] (I)       
[06/08 21:54:09    310s] (I)       ============  Phase 1b Route ============
[06/08 21:54:09    310s] (I)       Started Phase 1b ( Curr Mem: 1321.43 MB )
[06/08 21:54:09    310s] (I)       Usage: 2328 = (1235 H, 1093 V) = (4.61% H, 3.68% V) = (1.729e+03um H, 1.530e+03um V)
[06/08 21:54:09    310s] (I)       Overflow of layer group 1: 0.00% H + 0.08% V. EstWL: 3.259200e+03um
[06/08 21:54:09    310s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1321.43 MB )
[06/08 21:54:09    310s] (I)       
[06/08 21:54:09    310s] (I)       ============  Phase 1c Route ============
[06/08 21:54:09    310s] (I)       Started Phase 1c ( Curr Mem: 1321.43 MB )
[06/08 21:54:09    310s] (I)       Usage: 2328 = (1235 H, 1093 V) = (4.61% H, 3.68% V) = (1.729e+03um H, 1.530e+03um V)
[06/08 21:54:09    310s] (I)       Finished Phase 1c ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1321.43 MB )
[06/08 21:54:09    310s] (I)       
[06/08 21:54:09    310s] (I)       ============  Phase 1d Route ============
[06/08 21:54:09    310s] (I)       Started Phase 1d ( Curr Mem: 1321.43 MB )
[06/08 21:54:09    310s] (I)       Usage: 2328 = (1235 H, 1093 V) = (4.61% H, 3.68% V) = (1.729e+03um H, 1.530e+03um V)
[06/08 21:54:09    310s] (I)       Finished Phase 1d ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1321.43 MB )
[06/08 21:54:09    310s] (I)       
[06/08 21:54:09    310s] (I)       ============  Phase 1e Route ============
[06/08 21:54:09    310s] (I)       Started Phase 1e ( Curr Mem: 1321.43 MB )
[06/08 21:54:09    310s] (I)       Started Route legalization ( Curr Mem: 1321.43 MB )
[06/08 21:54:09    310s] (I)       Finished Route legalization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1321.43 MB )
[06/08 21:54:09    310s] (I)       Usage: 2328 = (1235 H, 1093 V) = (4.61% H, 3.68% V) = (1.729e+03um H, 1.530e+03um V)
[06/08 21:54:09    310s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.08% V. EstWL: 3.259200e+03um
[06/08 21:54:09    310s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1321.43 MB )
[06/08 21:54:09    310s] (I)       Started Layer assignment ( Curr Mem: 1321.43 MB )
[06/08 21:54:09    310s] (I)       Current Layer assignment [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1321.43 MB )
[06/08 21:54:09    310s] (I)       Running layer assignment with 1 threads
[06/08 21:54:09    310s] (I)       Finished Layer assignment ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1321.43 MB )
[06/08 21:54:09    310s] (I)       Finished Net group 1 ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1321.43 MB )
[06/08 21:54:09    310s] (I)       
[06/08 21:54:09    310s] (I)       ============  Phase 1l Route ============
[06/08 21:54:09    310s] (I)       Started Phase 1l ( Curr Mem: 1321.43 MB )
[06/08 21:54:09    310s] (I)       Finished Phase 1l ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1321.43 MB )
[06/08 21:54:09    310s] (I)       
[06/08 21:54:09    310s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[06/08 21:54:09    310s] [NR-eGR]                        OverCon            
[06/08 21:54:09    310s] [NR-eGR]                         #Gcell     %Gcell
[06/08 21:54:09    310s] [NR-eGR]       Layer                (2)    OverCon 
[06/08 21:54:09    310s] [NR-eGR] ----------------------------------------------
[06/08 21:54:09    310s] [NR-eGR]  metal1  (1)         0( 0.00%)   ( 0.00%) 
[06/08 21:54:09    310s] [NR-eGR]  metal2  (2)         3( 0.18%)   ( 0.18%) 
[06/08 21:54:09    310s] [NR-eGR]  metal3  (3)         0( 0.00%)   ( 0.00%) 
[06/08 21:54:09    310s] [NR-eGR]  metal4  (4)         0( 0.00%)   ( 0.00%) 
[06/08 21:54:09    310s] [NR-eGR]  metal5  (5)         0( 0.00%)   ( 0.00%) 
[06/08 21:54:09    310s] [NR-eGR]  metal6  (6)         0( 0.00%)   ( 0.00%) 
[06/08 21:54:09    310s] [NR-eGR]  metal7  (7)         0( 0.00%)   ( 0.00%) 
[06/08 21:54:09    310s] [NR-eGR]  metal8  (8)         0( 0.00%)   ( 0.00%) 
[06/08 21:54:09    310s] [NR-eGR]  metal9  (9)         0( 0.00%)   ( 0.00%) 
[06/08 21:54:09    310s] [NR-eGR] metal10 (10)         0( 0.00%)   ( 0.00%) 
[06/08 21:54:09    310s] [NR-eGR] ----------------------------------------------
[06/08 21:54:09    310s] [NR-eGR] Total                3( 0.02%)   ( 0.02%) 
[06/08 21:54:09    310s] [NR-eGR] 
[06/08 21:54:09    310s] (I)       Finished Global Routing ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1321.43 MB )
[06/08 21:54:09    310s] (I)       total 2D Cap : 57072 = (26893 H, 30179 V)
[06/08 21:54:09    310s] [NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[06/08 21:54:09    310s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[06/08 21:54:09    310s] Early Global Route congestion estimation runtime: 0.01 seconds, mem = 1321.4M
[06/08 21:54:09    310s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:0.010, REAL:0.008, MEM:1321.4M
[06/08 21:54:09    310s] OPERPROF: Starting HotSpotCal at level 1, MEM:1321.4M
[06/08 21:54:09    310s] [hotspot] +------------+---------------+---------------+
[06/08 21:54:09    310s] [hotspot] |            |   max hotspot | total hotspot |
[06/08 21:54:09    310s] [hotspot] +------------+---------------+---------------+
[06/08 21:54:09    310s] [hotspot] | normalized |          0.00 |          0.00 |
[06/08 21:54:09    310s] [hotspot] +------------+---------------+---------------+
[06/08 21:54:09    310s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[06/08 21:54:09    310s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[06/08 21:54:09    310s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.000, REAL:0.000, MEM:1321.4M
[06/08 21:54:09    310s] 
[06/08 21:54:09    310s] === incrementalPlace Internal Loop 1 ===
[06/08 21:54:09    310s] clkAW=1 clkAWMode=4 maxIt=2 maxTh=10.0 totTh=100.0 MP=1.100 maxM=-1 pMaxM=3
[06/08 21:54:09    310s] OPERPROF: Starting IPInitSPData at level 1, MEM:1321.4M
[06/08 21:54:09    310s] #spOpts: N=45 minPadR=1.1 
[06/08 21:54:09    310s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1321.4M
[06/08 21:54:09    310s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.000, REAL:0.003, MEM:1321.4M
[06/08 21:54:09    310s] OPERPROF:   Starting post-place ADS at level 2, MEM:1321.4M
[06/08 21:54:09    310s] ADSU 0.685 -> 0.685. GS 11.200
[06/08 21:54:09    310s] OPERPROF:   Finished post-place ADS at level 2, CPU:0.000, REAL:0.001, MEM:1321.4M
[06/08 21:54:09    310s] OPERPROF:   Starting spMPad at level 2, MEM:1321.4M
[06/08 21:54:09    310s] OPERPROF:     Starting spContextMPad at level 3, MEM:1321.4M
[06/08 21:54:09    310s] OPERPROF:     Finished spContextMPad at level 3, CPU:0.000, REAL:0.000, MEM:1321.4M
[06/08 21:54:09    310s] OPERPROF:   Finished spMPad at level 2, CPU:0.000, REAL:0.000, MEM:1321.4M
[06/08 21:54:09    310s] OPERPROF:   Starting spInitNetWt at level 2, MEM:1321.4M
[06/08 21:54:09    310s] no activity file in design. spp won't run.
[06/08 21:54:09    310s] [spp] 0
[06/08 21:54:09    310s] [adp] 0:1:1:3
[06/08 21:54:09    310s] OPERPROF:   Finished spInitNetWt at level 2, CPU:0.000, REAL:0.000, MEM:1321.4M
[06/08 21:54:09    310s] SP #FI/SF FL/PI 0/0 628/0
[06/08 21:54:09    310s] OPERPROF: Finished IPInitSPData at level 1, CPU:0.000, REAL:0.005, MEM:1321.4M
[06/08 21:54:09    310s] PP off. flexM 0
[06/08 21:54:09    310s] OPERPROF: Starting CDPad at level 1, MEM:1321.4M
[06/08 21:54:09    310s] 3DP is on.
[06/08 21:54:09    310s] 3DP OF M2 0.002, M4 0.000. Diff 0
[06/08 21:54:09    310s] design sh 0.121.
[06/08 21:54:09    310s] design sh 0.121.
[06/08 21:54:09    310s] 3DP DPT Adjust 0. 0.700, 0.735, delta 0.000. WS budget 1000.0000
[06/08 21:54:09    310s] design sh 0.088.
[06/08 21:54:09    310s] CDPadU 0.891 -> 0.809. R=0.685, N=628, GS=1.400
[06/08 21:54:09    310s] OPERPROF: Finished CDPad at level 1, CPU:0.010, REAL:0.003, MEM:1321.4M
[06/08 21:54:09    310s] OPERPROF: Starting InitSKP at level 1, MEM:1321.4M
[06/08 21:54:09    310s] no activity file in design. spp won't run.
[06/08 21:54:09    310s] no activity file in design. spp won't run.
[06/08 21:54:09    310s] *** Finished SKP initialization (cpu=0:00:00.1, real=0:00:00.0)***
[06/08 21:54:09    310s] OPERPROF: Finished InitSKP at level 1, CPU:0.050, REAL:0.054, MEM:1321.4M
[06/08 21:54:09    310s] NP #FI/FS/SF FL/PI: 0/0/0 628/0
[06/08 21:54:09    310s] no activity file in design. spp won't run.
[06/08 21:54:09    310s] OPERPROF: Starting npPlace at level 1, MEM:1321.4M
[06/08 21:54:09    310s] Legalizing MH Cells... 0 / 0 / 0 (level 2)
[06/08 21:54:09    310s] No instances found in the vector
[06/08 21:54:09    310s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=1321.4M, DRC: 0)
[06/08 21:54:09    310s] 0 (out of 0) MH cells were successfully legalized.
[06/08 21:54:09    311s] Iteration  4: Total net bbox = 2.157e+03 (1.38e+03 7.74e+02)
[06/08 21:54:09    311s]               Est.  stn bbox = 2.579e+03 (1.70e+03 8.83e+02)
[06/08 21:54:09    311s]               cpu = 0:00:00.1 real = 0:00:00.0 mem = 1295.6M
[06/08 21:54:09    311s] OPERPROF: Finished npPlace at level 1, CPU:0.100, REAL:0.092, MEM:1295.6M
[06/08 21:54:09    311s] no activity file in design. spp won't run.
[06/08 21:54:09    311s] NP #FI/FS/SF FL/PI: 0/0/0 628/0
[06/08 21:54:09    311s] no activity file in design. spp won't run.
[06/08 21:54:09    311s] OPERPROF: Starting npPlace at level 1, MEM:1295.6M
[06/08 21:54:09    311s] Legalizing MH Cells... 0 / 0 / 0 (level 3)
[06/08 21:54:09    311s] No instances found in the vector
[06/08 21:54:09    311s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=1295.6M, DRC: 0)
[06/08 21:54:09    311s] 0 (out of 0) MH cells were successfully legalized.
[06/08 21:54:09    311s] Iteration  5: Total net bbox = 2.509e+03 (1.42e+03 1.09e+03)
[06/08 21:54:09    311s]               Est.  stn bbox = 3.020e+03 (1.78e+03 1.24e+03)
[06/08 21:54:09    311s]               cpu = 0:00:00.1 real = 0:00:00.0 mem = 1295.6M
[06/08 21:54:09    311s] OPERPROF: Finished npPlace at level 1, CPU:0.110, REAL:0.096, MEM:1295.6M
[06/08 21:54:09    311s] no activity file in design. spp won't run.
[06/08 21:54:09    311s] NP #FI/FS/SF FL/PI: 0/0/0 628/0
[06/08 21:54:09    311s] no activity file in design. spp won't run.
[06/08 21:54:09    311s] OPERPROF: Starting npPlace at level 1, MEM:1295.6M
[06/08 21:54:09    311s] Legalizing MH Cells... 0 / 0 / 0 (level 4)
[06/08 21:54:09    311s] No instances found in the vector
[06/08 21:54:09    311s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=1295.6M, DRC: 0)
[06/08 21:54:09    311s] 0 (out of 0) MH cells were successfully legalized.
[06/08 21:54:09    311s] Iteration  6: Total net bbox = 2.605e+03 (1.50e+03 1.10e+03)
[06/08 21:54:09    311s]               Est.  stn bbox = 3.135e+03 (1.88e+03 1.25e+03)
[06/08 21:54:09    311s]               cpu = 0:00:00.2 real = 0:00:00.0 mem = 1295.6M
[06/08 21:54:09    311s] OPERPROF: Finished npPlace at level 1, CPU:0.160, REAL:0.144, MEM:1295.6M
[06/08 21:54:09    311s] no activity file in design. spp won't run.
[06/08 21:54:09    311s] NP #FI/FS/SF FL/PI: 0/0/0 628/0
[06/08 21:54:09    311s] no activity file in design. spp won't run.
[06/08 21:54:09    311s] OPERPROF: Starting npPlace at level 1, MEM:1295.6M
[06/08 21:54:09    311s] Legalizing MH Cells... 0 / 0 / 0 (level 5)
[06/08 21:54:09    311s] No instances found in the vector
[06/08 21:54:09    311s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=1295.6M, DRC: 0)
[06/08 21:54:09    311s] 0 (out of 0) MH cells were successfully legalized.
[06/08 21:54:09    311s] Iteration  7: Total net bbox = 2.931e+03 (1.65e+03 1.28e+03)
[06/08 21:54:09    311s]               Est.  stn bbox = 3.469e+03 (2.03e+03 1.44e+03)
[06/08 21:54:09    311s]               cpu = 0:00:00.2 real = 0:00:00.0 mem = 1295.6M
[06/08 21:54:09    311s] OPERPROF: Finished npPlace at level 1, CPU:0.210, REAL:0.200, MEM:1295.6M
[06/08 21:54:09    311s] no activity file in design. spp won't run.
[06/08 21:54:09    311s] NP #FI/FS/SF FL/PI: 0/0/0 628/0
[06/08 21:54:09    311s] no activity file in design. spp won't run.
[06/08 21:54:09    311s] OPERPROF: Starting npPlace at level 1, MEM:1295.6M
[06/08 21:54:09    311s] Legalizing MH Cells... 0 / 0 / 0 (level 6)
[06/08 21:54:09    311s] No instances found in the vector
[06/08 21:54:09    311s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=1295.6M, DRC: 0)
[06/08 21:54:09    311s] 0 (out of 0) MH cells were successfully legalized.
[06/08 21:54:09    311s] Iteration  8: Total net bbox = 3.112e+03 (1.72e+03 1.39e+03)
[06/08 21:54:09    311s]               Est.  stn bbox = 3.641e+03 (2.09e+03 1.55e+03)
[06/08 21:54:09    311s]               cpu = 0:00:00.1 real = 0:00:00.0 mem = 1295.6M
[06/08 21:54:09    311s] OPERPROF: Finished npPlace at level 1, CPU:0.150, REAL:0.152, MEM:1295.6M
[06/08 21:54:09    311s] Move report: Timing Driven Placement moves 628 insts, mean move: 2.13 um, max move: 6.19 um
[06/08 21:54:09    311s] 	Max move on inst (U380): (34.39, 38.08) --> (28.90, 37.38)
[06/08 21:54:09    311s] no activity file in design. spp won't run.
[06/08 21:54:09    311s] OPERPROF: Starting IPDeleteSPData at level 1, MEM:1295.6M
[06/08 21:54:09    311s] OPERPROF:   Starting spSectionHeadInit at level 2, MEM:1295.6M
[06/08 21:54:09    311s] OPERPROF:   Finished spSectionHeadInit at level 2, CPU:0.000, REAL:0.000, MEM:1295.6M
[06/08 21:54:09    311s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1295.6M
[06/08 21:54:09    311s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1295.6M
[06/08 21:54:09    311s] OPERPROF: Finished IPDeleteSPData at level 1, CPU:0.000, REAL:0.001, MEM:1295.6M
[06/08 21:54:09    311s] 
[06/08 21:54:09    311s] Finished Incremental Placement (cpu=0:00:00.8, real=0:00:00.0, mem=1295.6M)
[06/08 21:54:09    311s] **WARN: (IMPSP-9025):	No scan chain specified/traced.
[06/08 21:54:09    311s] Type 'man IMPSP-9025' for more detail.
[06/08 21:54:09    311s] CongRepair sets shifter mode to gplace
[06/08 21:54:09    311s] OPERPROF: Starting RefinePlace2 at level 1, MEM:1295.6M
[06/08 21:54:09    311s] OPERPROF:   Starting RefinePlaceInit at level 2, MEM:1295.6M
[06/08 21:54:09    311s] OPERPROF:     Starting DPlace-Init at level 3, MEM:1295.6M
[06/08 21:54:09    311s] #spOpts: N=45 minPadR=1.1 mergeVia=F 
[06/08 21:54:09    311s] All LLGs are deleted
[06/08 21:54:09    311s] OPERPROF:       Starting spSiteCleanup(true) at level 4, MEM:1295.6M
[06/08 21:54:09    311s] OPERPROF:       Finished spSiteCleanup(true) at level 4, CPU:0.000, REAL:0.000, MEM:1295.6M
[06/08 21:54:09    311s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:1295.6M
[06/08 21:54:09    311s] OPERPROF:         Starting spiInitFpSiteArr at level 5, MEM:1295.6M
[06/08 21:54:09    311s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[06/08 21:54:09    311s] Fast DP-INIT is on for default
[06/08 21:54:09    311s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[06/08 21:54:09    311s] OPERPROF:         Finished spiInitFpSiteArr at level 5, CPU:0.010, REAL:0.007, MEM:1296.4M
[06/08 21:54:09    311s] OPERPROF:         Starting CMU at level 5, MEM:1296.4M
[06/08 21:54:09    311s] OPERPROF:         Finished CMU at level 5, CPU:0.000, REAL:0.000, MEM:1296.4M
[06/08 21:54:09    311s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:0.010, REAL:0.007, MEM:1296.4M
[06/08 21:54:09    311s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1296.4MB).
[06/08 21:54:09    311s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.010, REAL:0.009, MEM:1296.4M
[06/08 21:54:09    311s] OPERPROF:   Finished RefinePlaceInit at level 2, CPU:0.010, REAL:0.009, MEM:1296.4M
[06/08 21:54:09    311s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.11176.2
[06/08 21:54:09    311s] OPERPROF:   Starting RefinePlace at level 2, MEM:1296.4M
[06/08 21:54:09    311s] *** Starting refinePlace (0:05:12 mem=1296.4M) ***
[06/08 21:54:09    311s] Total net bbox length = 8.947e+03 (4.786e+03 4.161e+03) (ext = 5.656e+03)
[06/08 21:54:09    311s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[06/08 21:54:09    311s] OPERPROF:     Starting RefinePlace2 at level 3, MEM:1296.4M
[06/08 21:54:09    311s] Starting refinePlace ...
[06/08 21:54:09    311s] ** Cut row section cpu time 0:00:00.0.
[06/08 21:54:09    311s]    Spread Effort: high, pre-route mode, useDDP on.
[06/08 21:54:09    311s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=1296.4MB) @(0:05:12 - 0:05:12).
[06/08 21:54:09    311s] Move report: preRPlace moves 628 insts, mean move: 0.41 um, max move: 1.39 um
[06/08 21:54:09    311s] 	Max move on inst (U141): (39.53, 33.43) --> (40.47, 33.88)
[06/08 21:54:09    311s] 	Length: 2 sites, height: 1 rows, site name: FreePDK45_38x28_10R_NP_162NW_34O, cell type: INV_X1
[06/08 21:54:09    311s] wireLenOptFixPriorityInst 0 inst fixed
[06/08 21:54:09    311s] Placement tweakage begins.
[06/08 21:54:09    311s] wire length = 3.904e+03
[06/08 21:54:09    311s] wire length = 3.583e+03
[06/08 21:54:09    311s] Placement tweakage ends.
[06/08 21:54:09    311s] Move report: tweak moves 117 insts, mean move: 1.04 um, max move: 4.37 um
[06/08 21:54:09    311s] 	Max move on inst (U611): (42.75, 18.48) --> (38.38, 18.48)
[06/08 21:54:09    311s] 
[06/08 21:54:09    311s] Running Spiral with 1 thread in Normal Mode  fetchWidth=8 
[06/08 21:54:09    311s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[06/08 21:54:09    311s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=1296.4MB) @(0:05:12 - 0:05:12).
[06/08 21:54:09    311s] Move report: Detail placement moves 628 insts, mean move: 0.57 um, max move: 4.60 um
[06/08 21:54:09    311s] 	Max move on inst (U611): (42.79, 18.30) --> (38.38, 18.48)
[06/08 21:54:09    311s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1296.4MB
[06/08 21:54:09    311s] Statistics of distance of Instance movement in refine placement:
[06/08 21:54:09    311s]   maximum (X+Y) =         4.60 um
[06/08 21:54:09    311s]   inst (U611) with max move: (42.7945, 18.299) -> (38.38, 18.48)
[06/08 21:54:09    311s]   mean    (X+Y) =         0.57 um
[06/08 21:54:09    311s] Summary Report:
[06/08 21:54:09    311s] Instances move: 628 (out of 628 movable)
[06/08 21:54:09    311s] Instances flipped: 0
[06/08 21:54:09    311s] Mean displacement: 0.57 um
[06/08 21:54:09    311s] Max displacement: 4.60 um (Instance: U611) (42.7945, 18.299) -> (38.38, 18.48)
[06/08 21:54:09    311s] 	Length: 3 sites, height: 1 rows, site name: FreePDK45_38x28_10R_NP_162NW_34O, cell type: NAND2_X1
[06/08 21:54:09    311s] Total instances moved : 628
[06/08 21:54:09    311s] OPERPROF:     Finished RefinePlace2 at level 3, CPU:0.040, REAL:0.038, MEM:1296.4M
[06/08 21:54:09    311s] Total net bbox length = 8.740e+03 (4.506e+03 4.234e+03) (ext = 5.647e+03)
[06/08 21:54:09    311s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1296.4MB
[06/08 21:54:09    311s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=1296.4MB) @(0:05:12 - 0:05:12).
[06/08 21:54:09    311s] *** Finished refinePlace (0:05:12 mem=1296.4M) ***
[06/08 21:54:09    311s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.11176.2
[06/08 21:54:09    311s] OPERPROF:   Finished RefinePlace at level 2, CPU:0.040, REAL:0.041, MEM:1296.4M
[06/08 21:54:09    311s] OPERPROF: Finished RefinePlace2 at level 1, CPU:0.050, REAL:0.050, MEM:1296.4M
[06/08 21:54:09    311s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:1296.4M
[06/08 21:54:09    311s] Starting Early Global Route congestion estimation: mem = 1296.4M
[06/08 21:54:09    311s] (I)       Started Loading and Dumping File ( Curr Mem: 1296.38 MB )
[06/08 21:54:09    311s] (I)       Reading DB...
[06/08 21:54:09    311s] (I)       Read data from FE... (mem=1296.4M)
[06/08 21:54:09    311s] (I)       Read nodes and places... (mem=1296.4M)
[06/08 21:54:09    311s] (I)       Done Read nodes and places (cpu=0.000s, mem=1296.4M)
[06/08 21:54:09    311s] (I)       Read nets... (mem=1296.4M)
[06/08 21:54:09    311s] (I)       Done Read nets (cpu=0.000s, mem=1296.4M)
[06/08 21:54:09    311s] (I)       Done Read data from FE (cpu=0.000s, mem=1296.4M)
[06/08 21:54:09    311s] (I)       before initializing RouteDB syMemory usage = 1296.4 MB
[06/08 21:54:09    311s] (I)       == Non-default Options ==
[06/08 21:54:09    311s] (I)       Maximum routing layer                              : 10
[06/08 21:54:09    311s] (I)       Use non-blocking free Dbs wires                    : false
[06/08 21:54:09    311s] (I)       Counted 1186 PG shapes. We will not process PG shapes layer by layer.
[06/08 21:54:09    311s] (I)       Use row-based GCell size
[06/08 21:54:09    311s] (I)       GCell unit size  : 2800
[06/08 21:54:09    311s] (I)       GCell multiplier : 1
[06/08 21:54:09    311s] (I)       build grid graph
[06/08 21:54:09    311s] (I)       build grid graph start
[06/08 21:54:09    311s] [NR-eGR] Track table information for default rule: 
[06/08 21:54:09    311s] [NR-eGR] metal1 has no routable track
[06/08 21:54:09    311s] [NR-eGR] metal2 has single uniform track structure
[06/08 21:54:09    311s] [NR-eGR] metal3 has single uniform track structure
[06/08 21:54:09    311s] [NR-eGR] metal4 has single uniform track structure
[06/08 21:54:09    311s] [NR-eGR] metal5 has single uniform track structure
[06/08 21:54:09    311s] [NR-eGR] metal6 has single uniform track structure
[06/08 21:54:09    311s] [NR-eGR] metal7 has single uniform track structure
[06/08 21:54:09    311s] [NR-eGR] metal8 has single uniform track structure
[06/08 21:54:09    311s] [NR-eGR] metal9 has single uniform track structure
[06/08 21:54:09    311s] [NR-eGR] metal10 has single uniform track structure
[06/08 21:54:09    311s] (I)       build grid graph end
[06/08 21:54:09    311s] (I)       ===========================================================================
[06/08 21:54:09    311s] (I)       == Report All Rule Vias ==
[06/08 21:54:09    311s] (I)       ===========================================================================
[06/08 21:54:09    311s] (I)        Via Rule : (Default)
[06/08 21:54:09    311s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[06/08 21:54:09    311s] (I)       ---------------------------------------------------------------------------
[06/08 21:54:09    311s] (I)        1    9 : via1_8                      9 : via1_8                   
[06/08 21:54:09    311s] (I)        2   10 : via2_8                     10 : via2_8                   
[06/08 21:54:09    311s] (I)        3   19 : via3_2                     19 : via3_2                   
[06/08 21:54:09    311s] (I)        4   22 : via4_0                     22 : via4_0                   
[06/08 21:54:09    311s] (I)        5   23 : via5_0                     23 : via5_0                   
[06/08 21:54:09    311s] (I)        6   24 : via6_0                     24 : via6_0                   
[06/08 21:54:09    311s] (I)        7   25 : via7_0                     25 : via7_0                   
[06/08 21:54:09    311s] (I)        8   26 : via8_0                     26 : via8_0                   
[06/08 21:54:09    311s] (I)        9   27 : via9_0                     27 : via9_0                   
[06/08 21:54:09    311s] (I)       ===========================================================================
[06/08 21:54:09    311s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 1296.38 MB )
[06/08 21:54:09    311s] (I)       Num PG vias on layer 2 : 0
[06/08 21:54:09    311s] (I)       Num PG vias on layer 3 : 0
[06/08 21:54:09    311s] (I)       Num PG vias on layer 4 : 0
[06/08 21:54:09    311s] (I)       Num PG vias on layer 5 : 0
[06/08 21:54:09    311s] (I)       Num PG vias on layer 6 : 0
[06/08 21:54:09    311s] (I)       Num PG vias on layer 7 : 0
[06/08 21:54:09    311s] (I)       Num PG vias on layer 8 : 0
[06/08 21:54:09    311s] (I)       Num PG vias on layer 9 : 0
[06/08 21:54:09    311s] (I)       Num PG vias on layer 10 : 0
[06/08 21:54:09    311s] [NR-eGR] Read 2094 PG shapes
[06/08 21:54:09    311s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1296.38 MB )
[06/08 21:54:09    311s] [NR-eGR] #Routing Blockages  : 0
[06/08 21:54:09    311s] [NR-eGR] #Instance Blockages : 0
[06/08 21:54:09    311s] [NR-eGR] #PG Blockages       : 2094
[06/08 21:54:09    311s] [NR-eGR] #Halo Blockages     : 0
[06/08 21:54:09    311s] [NR-eGR] #Boundary Blockages : 0
[06/08 21:54:09    311s] (I)       Design has 0 blackboxes considered as all layer blockages.
[06/08 21:54:09    311s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[06/08 21:54:09    311s] (I)       readDataFromPlaceDB
[06/08 21:54:09    311s] (I)       Read net information..
[06/08 21:54:09    311s] [NR-eGR] Read numTotalNets=697  numIgnoredNets=0
[06/08 21:54:09    311s] (I)       Read testcase time = 0.000 seconds
[06/08 21:54:09    311s] 
[06/08 21:54:09    311s] (I)       early_global_route_priority property id does not exist.
[06/08 21:54:09    311s] (I)       Start initializing grid graph
[06/08 21:54:09    311s] (I)       Early Global GCell Via Threshold calculated based on cut spacing = 
[06/08 21:54:09    311s] (I)       End initializing grid graph
[06/08 21:54:09    311s] (I)       Model blockages into capacity
[06/08 21:54:09    311s] (I)       Read Num Blocks=2094  Num Prerouted Wires=0  Num CS=0
[06/08 21:54:09    311s] (I)       Started Modeling ( Curr Mem: 1296.38 MB )
[06/08 21:54:09    311s] (I)       Layer 1 (V) : #blockages 240 : #preroutes 0
[06/08 21:54:09    311s] (I)       Layer 2 (H) : #blockages 240 : #preroutes 0
[06/08 21:54:09    311s] (I)       Layer 3 (V) : #blockages 240 : #preroutes 0
[06/08 21:54:09    311s] (I)       Layer 4 (H) : #blockages 240 : #preroutes 0
[06/08 21:54:09    311s] (I)       Layer 5 (V) : #blockages 240 : #preroutes 0
[06/08 21:54:09    311s] (I)       Layer 6 (H) : #blockages 240 : #preroutes 0
[06/08 21:54:09    311s] (I)       Layer 7 (V) : #blockages 240 : #preroutes 0
[06/08 21:54:09    311s] (I)       Layer 8 (H) : #blockages 264 : #preroutes 0
[06/08 21:54:09    311s] (I)       Layer 9 (V) : #blockages 150 : #preroutes 0
[06/08 21:54:09    311s] (I)       Finished Modeling ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1296.38 MB )
[06/08 21:54:09    311s] (I)       -- layer congestion ratio --
[06/08 21:54:09    311s] (I)       Layer 1 : 0.100000
[06/08 21:54:09    311s] (I)       Layer 2 : 0.700000
[06/08 21:54:09    311s] (I)       Layer 3 : 0.700000
[06/08 21:54:09    311s] (I)       Layer 4 : 0.700000
[06/08 21:54:09    311s] (I)       Layer 5 : 0.700000
[06/08 21:54:09    311s] (I)       Layer 6 : 0.700000
[06/08 21:54:09    311s] (I)       Layer 7 : 0.700000
[06/08 21:54:09    311s] (I)       Layer 8 : 0.700000
[06/08 21:54:09    311s] (I)       Layer 9 : 0.700000
[06/08 21:54:09    311s] (I)       Layer 10 : 0.700000
[06/08 21:54:09    311s] (I)       ----------------------------
[06/08 21:54:09    311s] (I)       Number of ignored nets = 0
[06/08 21:54:09    311s] (I)       Number of fixed nets = 0.  Ignored: Yes
[06/08 21:54:09    311s] (I)       Number of clock nets = 1.  Ignored: No
[06/08 21:54:09    311s] (I)       Number of analog nets = 0.  Ignored: Yes
[06/08 21:54:09    311s] (I)       Number of special nets = 0.  Ignored: Yes
[06/08 21:54:09    311s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[06/08 21:54:09    311s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[06/08 21:54:09    311s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[06/08 21:54:09    311s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[06/08 21:54:09    311s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[06/08 21:54:09    311s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[06/08 21:54:09    311s] (I)       Before initializing Early Global Route syMemory usage = 1296.4 MB
[06/08 21:54:09    311s] (I)       Ndr track 0 does not exist
[06/08 21:54:09    311s] (I)       ---------------------Grid Graph Info--------------------
[06/08 21:54:09    311s] (I)       Routing area        : (0, 0) - (126540, 104720)
[06/08 21:54:09    311s] (I)       Core area           : (20140, 20160) - (106400, 84560)
[06/08 21:54:09    311s] (I)       Site width          :   380  (dbu)
[06/08 21:54:09    311s] (I)       Row height          :  2800  (dbu)
[06/08 21:54:09    311s] (I)       GCell width         :  2800  (dbu)
[06/08 21:54:09    311s] (I)       GCell height        :  2800  (dbu)
[06/08 21:54:09    311s] (I)       Grid                :    45    38    10
[06/08 21:54:09    311s] (I)       Layer numbers       :     1     2     3     4     5     6     7     8     9    10
[06/08 21:54:09    311s] (I)       Vertical capacity   :     0  2800     0  2800     0  2800     0  2800     0  2800
[06/08 21:54:09    311s] (I)       Horizontal capacity :     0     0  2800     0  2800     0  2800     0  2800     0
[06/08 21:54:09    311s] (I)       Default wire width  :   140   140   140   280   280   280   800   800  1600  1600
[06/08 21:54:09    311s] (I)       Default wire space  :   130   140   140   280   280   280   800   800  1600  1600
[06/08 21:54:09    311s] (I)       Default wire pitch  :   270   280   280   560   560   560  1600  1600  3200  3200
[06/08 21:54:09    311s] (I)       Default pitch size  :   270   380   280   560   560   560  1680  1680  3200  3360
[06/08 21:54:09    311s] (I)       First track coord   :     0   190   140   730   700   730  1820  1850  4300  3530
[06/08 21:54:09    311s] (I)       Num tracks per GCell: 10.37  7.37 10.00  5.00  5.00  5.00  1.67  1.67  0.88  0.83
[06/08 21:54:09    311s] (I)       Total num of tracks :     0   333   374   225   186   225    62    74    32    37
[06/08 21:54:09    311s] (I)       Num of masks        :     1     1     1     1     1     1     1     1     1     1
[06/08 21:54:09    311s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0     0     0
[06/08 21:54:09    311s] (I)       --------------------------------------------------------
[06/08 21:54:09    311s] 
[06/08 21:54:09    311s] [NR-eGR] ============ Routing rule table ============
[06/08 21:54:09    311s] [NR-eGR] Rule id: 0  Nets: 697 
[06/08 21:54:09    311s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[06/08 21:54:09    311s] (I)       Pitch:  L1=270  L2=380  L3=280  L4=560  L5=560  L6=560  L7=1680  L8=1680  L9=3200  L10=3360
[06/08 21:54:09    311s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1
[06/08 21:54:09    311s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1
[06/08 21:54:09    311s] [NR-eGR] ========================================
[06/08 21:54:09    311s] [NR-eGR] 
[06/08 21:54:09    311s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[06/08 21:54:09    311s] (I)       blocked tracks on layer2 : = 2592 / 12654 (20.48%)
[06/08 21:54:09    311s] (I)       blocked tracks on layer3 : = 552 / 16830 (3.28%)
[06/08 21:54:09    311s] (I)       blocked tracks on layer4 : = 1896 / 8550 (22.18%)
[06/08 21:54:09    311s] (I)       blocked tracks on layer5 : = 600 / 8370 (7.17%)
[06/08 21:54:09    311s] (I)       blocked tracks on layer6 : = 2112 / 8550 (24.70%)
[06/08 21:54:09    311s] (I)       blocked tracks on layer7 : = 675 / 2790 (24.19%)
[06/08 21:54:09    311s] (I)       blocked tracks on layer8 : = 888 / 2812 (31.58%)
[06/08 21:54:09    311s] (I)       blocked tracks on layer9 : = 982 / 1440 (68.19%)
[06/08 21:54:09    311s] (I)       blocked tracks on layer10 : = 765 / 1406 (54.41%)
[06/08 21:54:09    311s] (I)       After initializing Early Global Route syMemory usage = 1296.4 MB
[06/08 21:54:09    311s] (I)       Finished Loading and Dumping File ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1296.38 MB )
[06/08 21:54:09    311s] (I)       Reset routing kernel
[06/08 21:54:09    311s] (I)       Started Global Routing ( Curr Mem: 1296.38 MB )
[06/08 21:54:09    311s] (I)       ============= Initialization =============
[06/08 21:54:09    311s] (I)       totalPins=2075  totalGlobalPin=1913 (92.19%)
[06/08 21:54:09    311s] (I)       Started Net group 1 ( Curr Mem: 1296.38 MB )
[06/08 21:54:09    311s] (I)       Started Build MST ( Curr Mem: 1296.38 MB )
[06/08 21:54:09    311s] (I)       Generate topology with single threads
[06/08 21:54:09    311s] (I)       Finished Build MST ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1296.38 MB )
[06/08 21:54:09    311s] (I)       total 2D Cap : 56508 = (26808 H, 29700 V)
[06/08 21:54:09    311s] [NR-eGR] Layer group 1: route 697 net(s) in layer range [2, 10]
[06/08 21:54:09    311s] (I)       
[06/08 21:54:09    311s] (I)       ============  Phase 1a Route ============
[06/08 21:54:09    311s] (I)       Started Phase 1a ( Curr Mem: 1296.38 MB )
[06/08 21:54:09    311s] (I)       Started Pattern routing ( Curr Mem: 1296.38 MB )
[06/08 21:54:09    311s] (I)       Finished Pattern routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1296.38 MB )
[06/08 21:54:09    311s] (I)       Usage: 2456 = (1285 H, 1171 V) = (4.79% H, 3.94% V) = (1.799e+03um H, 1.639e+03um V)
[06/08 21:54:09    311s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1296.38 MB )
[06/08 21:54:09    311s] (I)       
[06/08 21:54:09    311s] (I)       ============  Phase 1b Route ============
[06/08 21:54:09    311s] (I)       Started Phase 1b ( Curr Mem: 1296.38 MB )
[06/08 21:54:09    311s] (I)       Usage: 2456 = (1285 H, 1171 V) = (4.79% H, 3.94% V) = (1.799e+03um H, 1.639e+03um V)
[06/08 21:54:09    311s] (I)       Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 3.438400e+03um
[06/08 21:54:09    311s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1296.38 MB )
[06/08 21:54:09    311s] (I)       
[06/08 21:54:09    311s] (I)       ============  Phase 1c Route ============
[06/08 21:54:09    311s] (I)       Started Phase 1c ( Curr Mem: 1296.38 MB )
[06/08 21:54:09    311s] (I)       Usage: 2456 = (1285 H, 1171 V) = (4.79% H, 3.94% V) = (1.799e+03um H, 1.639e+03um V)
[06/08 21:54:09    311s] (I)       Finished Phase 1c ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1296.38 MB )
[06/08 21:54:09    311s] (I)       
[06/08 21:54:09    311s] (I)       ============  Phase 1d Route ============
[06/08 21:54:09    311s] (I)       Started Phase 1d ( Curr Mem: 1296.38 MB )
[06/08 21:54:09    311s] (I)       Usage: 2456 = (1285 H, 1171 V) = (4.79% H, 3.94% V) = (1.799e+03um H, 1.639e+03um V)
[06/08 21:54:09    311s] (I)       Finished Phase 1d ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1296.38 MB )
[06/08 21:54:09    311s] (I)       
[06/08 21:54:09    311s] (I)       ============  Phase 1e Route ============
[06/08 21:54:09    311s] (I)       Started Phase 1e ( Curr Mem: 1296.38 MB )
[06/08 21:54:09    311s] (I)       Started Route legalization ( Curr Mem: 1296.38 MB )
[06/08 21:54:09    311s] (I)       Finished Route legalization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1296.38 MB )
[06/08 21:54:09    311s] (I)       Usage: 2456 = (1285 H, 1171 V) = (4.79% H, 3.94% V) = (1.799e+03um H, 1.639e+03um V)
[06/08 21:54:09    311s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 3.438400e+03um
[06/08 21:54:09    311s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1296.38 MB )
[06/08 21:54:09    311s] (I)       Started Layer assignment ( Curr Mem: 1296.38 MB )
[06/08 21:54:09    311s] (I)       Current Layer assignment [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1296.38 MB )
[06/08 21:54:09    311s] (I)       Running layer assignment with 1 threads
[06/08 21:54:10    311s] (I)       Finished Layer assignment ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1296.38 MB )
[06/08 21:54:10    311s] (I)       Finished Net group 1 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1296.38 MB )
[06/08 21:54:10    311s] (I)       
[06/08 21:54:10    311s] (I)       ============  Phase 1l Route ============
[06/08 21:54:10    311s] (I)       Started Phase 1l ( Curr Mem: 1296.38 MB )
[06/08 21:54:10    311s] (I)       Finished Phase 1l ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1296.38 MB )
[06/08 21:54:10    311s] (I)       
[06/08 21:54:10    311s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[06/08 21:54:10    311s] [NR-eGR]                        OverCon            
[06/08 21:54:10    311s] [NR-eGR]                         #Gcell     %Gcell
[06/08 21:54:10    311s] [NR-eGR]       Layer                (1)    OverCon 
[06/08 21:54:10    311s] [NR-eGR] ----------------------------------------------
[06/08 21:54:10    311s] [NR-eGR]  metal1  (1)         0( 0.00%)   ( 0.00%) 
[06/08 21:54:10    311s] [NR-eGR]  metal2  (2)         2( 0.12%)   ( 0.12%) 
[06/08 21:54:10    311s] [NR-eGR]  metal3  (3)         0( 0.00%)   ( 0.00%) 
[06/08 21:54:10    311s] [NR-eGR]  metal4  (4)         0( 0.00%)   ( 0.00%) 
[06/08 21:54:10    311s] [NR-eGR]  metal5  (5)         0( 0.00%)   ( 0.00%) 
[06/08 21:54:10    311s] [NR-eGR]  metal6  (6)         0( 0.00%)   ( 0.00%) 
[06/08 21:54:10    311s] [NR-eGR]  metal7  (7)         0( 0.00%)   ( 0.00%) 
[06/08 21:54:10    311s] [NR-eGR]  metal8  (8)         0( 0.00%)   ( 0.00%) 
[06/08 21:54:10    311s] [NR-eGR]  metal9  (9)         0( 0.00%)   ( 0.00%) 
[06/08 21:54:10    311s] [NR-eGR] metal10 (10)         0( 0.00%)   ( 0.00%) 
[06/08 21:54:10    311s] [NR-eGR] ----------------------------------------------
[06/08 21:54:10    311s] [NR-eGR] Total                2( 0.02%)   ( 0.02%) 
[06/08 21:54:10    311s] [NR-eGR] 
[06/08 21:54:10    311s] (I)       Finished Global Routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1296.38 MB )
[06/08 21:54:10    311s] (I)       total 2D Cap : 57072 = (26893 H, 30179 V)
[06/08 21:54:10    311s] [NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[06/08 21:54:10    311s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[06/08 21:54:10    311s] Early Global Route congestion estimation runtime: 0.01 seconds, mem = 1296.4M
[06/08 21:54:10    311s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:0.010, REAL:0.008, MEM:1296.4M
[06/08 21:54:10    311s] OPERPROF: Starting HotSpotCal at level 1, MEM:1296.4M
[06/08 21:54:10    311s] [hotspot] +------------+---------------+---------------+
[06/08 21:54:10    311s] [hotspot] |            |   max hotspot | total hotspot |
[06/08 21:54:10    311s] [hotspot] +------------+---------------+---------------+
[06/08 21:54:10    311s] [hotspot] | normalized |          0.00 |          0.00 |
[06/08 21:54:10    311s] [hotspot] +------------+---------------+---------------+
[06/08 21:54:10    311s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[06/08 21:54:10    311s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[06/08 21:54:10    311s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.000, REAL:0.000, MEM:1296.4M
[06/08 21:54:10    311s] OPERPROF: Starting GP-eGR-Wiring-Phae2 at level 1, MEM:1296.4M
[06/08 21:54:10    311s] Starting Early Global Route wiring: mem = 1296.4M
[06/08 21:54:10    311s] (I)       ============= track Assignment ============
[06/08 21:54:10    311s] (I)       Started Extract Global 3D Wires ( Curr Mem: 1296.38 MB )
[06/08 21:54:10    311s] (I)       Finished Extract Global 3D Wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1296.38 MB )
[06/08 21:54:10    311s] (I)       Started Track Assignment ( Curr Mem: 1296.38 MB )
[06/08 21:54:10    311s] (I)       Initialize Track Assignment ( max pin layer : 11 )
[06/08 21:54:10    311s] (I)       Running track assignment with 1 threads
[06/08 21:54:10    311s] (I)       Current Track Assignment [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1296.38 MB )
[06/08 21:54:10    311s] (I)       Run Multi-thread track assignment
[06/08 21:54:10    311s] (I)       Finished Track Assignment ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1296.38 MB )
[06/08 21:54:10    311s] [NR-eGR] Started Export DB wires ( Curr Mem: 1296.38 MB )
[06/08 21:54:10    311s] [NR-eGR] Started Export all nets ( Curr Mem: 1296.38 MB )
[06/08 21:54:10    311s] [NR-eGR] Finished Export all nets ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1296.38 MB )
[06/08 21:54:10    311s] [NR-eGR] Started Set wire vias ( Curr Mem: 1296.38 MB )
[06/08 21:54:10    311s] [NR-eGR] Finished Set wire vias ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1296.38 MB )
[06/08 21:54:10    311s] [NR-eGR] Finished Export DB wires ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1296.38 MB )
[06/08 21:54:10    311s] [NR-eGR] --------------------------------------------------------------------------
[06/08 21:54:10    311s] [NR-eGR] metal1  (1F) length: 0.000000e+00um, number of vias: 2075
[06/08 21:54:10    311s] [NR-eGR] metal2  (2V) length: 1.264440e+03um, number of vias: 2495
[06/08 21:54:10    311s] [NR-eGR] metal3  (3H) length: 1.892820e+03um, number of vias: 619
[06/08 21:54:10    311s] [NR-eGR] metal4  (4V) length: 6.710500e+02um, number of vias: 20
[06/08 21:54:10    311s] [NR-eGR] metal5  (5H) length: 1.688000e+01um, number of vias: 17
[06/08 21:54:10    311s] [NR-eGR] metal6  (6V) length: 4.847000e+01um, number of vias: 0
[06/08 21:54:10    311s] [NR-eGR] metal7  (7H) length: 0.000000e+00um, number of vias: 0
[06/08 21:54:10    311s] [NR-eGR] metal8  (8V) length: 0.000000e+00um, number of vias: 0
[06/08 21:54:10    311s] [NR-eGR] metal9  (9H) length: 0.000000e+00um, number of vias: 0
[06/08 21:54:10    311s] [NR-eGR] metal10 (10V) length: 0.000000e+00um, number of vias: 0
[06/08 21:54:10    311s] [NR-eGR] Total length: 3.893660e+03um, number of vias: 5226
[06/08 21:54:10    311s] [NR-eGR] --------------------------------------------------------------------------
[06/08 21:54:10    311s] [NR-eGR] Total eGR-routed clock nets wire length: 1.562700e+02um 
[06/08 21:54:10    311s] [NR-eGR] --------------------------------------------------------------------------
[06/08 21:54:10    311s] Early Global Route wiring runtime: 0.01 seconds, mem = 1296.4M
[06/08 21:54:10    311s] OPERPROF: Finished GP-eGR-Wiring-Phae2 at level 1, CPU:0.010, REAL:0.009, MEM:1296.4M
[06/08 21:54:10    311s] 0 delay mode for cte disabled.
[06/08 21:54:10    311s] SKP cleared!
[06/08 21:54:10    311s] 
[06/08 21:54:10    311s] *** Finished incrementalPlace (cpu=0:00:00.9, real=0:00:01.0)***
[06/08 21:54:10    311s] All LLGs are deleted
[06/08 21:54:10    311s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1296.4M
[06/08 21:54:10    311s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1296.4M
[06/08 21:54:10    311s] Start to check current routing status for nets...
[06/08 21:54:10    311s] All nets are already routed correctly.
[06/08 21:54:10    311s] End to check current routing status for nets (mem=1296.4M)
[06/08 21:54:10    311s] Extraction called for design 'tile_pe' of instances=628 and nets=740 using extraction engine 'preRoute' .
[06/08 21:54:10    311s] PreRoute RC Extraction called for design tile_pe.
[06/08 21:54:10    311s] RC Extraction called in multi-corner(1) mode.
[06/08 21:54:10    311s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[06/08 21:54:10    311s] Type 'man IMPEXT-6197' for more detail.
[06/08 21:54:10    311s] RCMode: PreRoute
[06/08 21:54:10    311s]       RC Corner Indexes            0   
[06/08 21:54:10    311s] Capacitance Scaling Factor   : 1.00000 
[06/08 21:54:10    311s] Resistance Scaling Factor    : 1.00000 
[06/08 21:54:10    311s] Clock Cap. Scaling Factor    : 1.00000 
[06/08 21:54:10    311s] Clock Res. Scaling Factor    : 1.00000 
[06/08 21:54:10    311s] Shrink Factor                : 1.00000
[06/08 21:54:10    311s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[06/08 21:54:10    311s] LayerId::1 widthSet size::1
[06/08 21:54:10    311s] LayerId::2 widthSet size::1
[06/08 21:54:10    311s] LayerId::3 widthSet size::1
[06/08 21:54:10    311s] LayerId::4 widthSet size::1
[06/08 21:54:10    311s] LayerId::5 widthSet size::1
[06/08 21:54:10    311s] LayerId::6 widthSet size::1
[06/08 21:54:10    311s] LayerId::7 widthSet size::1
[06/08 21:54:10    311s] LayerId::8 widthSet size::1
[06/08 21:54:10    311s] LayerId::9 widthSet size::1
[06/08 21:54:10    311s] LayerId::10 widthSet size::1
[06/08 21:54:10    311s] Updating RC grid for preRoute extraction ...
[06/08 21:54:10    311s] Initializing multi-corner resistance tables ...
[06/08 21:54:10    311s] {RT default_rc_corner 0 10 10 {4 1} {7 0} {9 0} 3}
[06/08 21:54:10    311s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.288958 ; uaWl: 1.000000 ; uaWlH: 0.189128 ; aWlH: 0.000000 ; Pmax: 0.830300 ; wcR: 0.535700 ; newSi: 0.095200 ; pMod: 80 ; 
[06/08 21:54:10    311s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1296.375M)
[06/08 21:54:10    311s] Compute RC Scale Done ...
[06/08 21:54:10    311s] **optDesign ... cpu = 0:00:06, real = 0:00:06, mem = 1054.4M, totSessionCpu=0:05:12 **
[06/08 21:54:10    311s] #################################################################################
[06/08 21:54:10    311s] # Design Stage: PreRoute
[06/08 21:54:10    311s] # Design Name: tile_pe
[06/08 21:54:10    311s] # Design Mode: 45nm
[06/08 21:54:10    311s] # Analysis Mode: MMMC Non-OCV 
[06/08 21:54:10    311s] # Parasitics Mode: No SPEF/RCDB
[06/08 21:54:10    311s] # Signoff Settings: SI Off 
[06/08 21:54:10    311s] #################################################################################
[06/08 21:54:10    311s] Calculate delays in BcWc mode...
[06/08 21:54:10    311s] Topological Sorting (REAL = 0:00:00.0, MEM = 1290.4M, InitMEM = 1290.4M)
[06/08 21:54:10    311s] Start delay calculation (fullDC) (1 T). (MEM=1290.4)
[06/08 21:54:10    311s] End AAE Lib Interpolated Model. (MEM=1307.61 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[06/08 21:54:10    311s] Total number of fetched objects 771
[06/08 21:54:10    311s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[06/08 21:54:10    311s] End delay calculation. (MEM=1324.3 CPU=0:00:00.1 REAL=0:00:00.0)
[06/08 21:54:10    311s] End delay calculation (fullDC). (MEM=1324.3 CPU=0:00:00.1 REAL=0:00:00.0)
[06/08 21:54:10    311s] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 1324.3M) ***
[06/08 21:54:10    311s] *** Timing NOT met, worst failing slack is -0.005
[06/08 21:54:10    311s] *** Check timing (0:00:00.0)
[06/08 21:54:10    311s] Deleting Lib Analyzer.
[06/08 21:54:10    311s] Begin: GigaOpt Optimization in WNS mode
[06/08 21:54:10    311s] GigaOpt Checkpoint: Internal optTiming -maxLocalDensity 1.0 -maxLocalDensityForHardenOpt 0.92 -numThreads 1 -preCTS -wtns -integratedAreaOpt -pgMode all -ipoTgtSlackCoef 1.5 -effTgtSlackCoef 1 -nativePathGroupFlow -NDROptEffortAuto -usefulSkew
[06/08 21:54:10    311s] Info: 1 clock net  excluded from IPO operation.
[06/08 21:54:10    311s] *** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:05:11.9/1:52:51.1 (0.0), mem = 1340.3M
[06/08 21:54:10    311s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.11176.4
[06/08 21:54:10    311s] PhyDesignGrid: maxLocalDensity 1.00, TinyGridDensity 1000.00 TinyGridSize 10.0
[06/08 21:54:10    311s] ### Creating PhyDesignMc. totSessionCpu=0:05:12 mem=1340.3M
[06/08 21:54:10    311s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[06/08 21:54:10    311s] OPERPROF: Starting DPlace-Init at level 1, MEM:1340.3M
[06/08 21:54:10    311s] #spOpts: N=45 minPadR=1.1 
[06/08 21:54:10    311s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1340.3M
[06/08 21:54:10    311s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1340.3M
[06/08 21:54:10    311s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[06/08 21:54:10    311s] Fast DP-INIT is on for default
[06/08 21:54:10    311s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[06/08 21:54:10    311s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.000, REAL:0.006, MEM:1356.3M
[06/08 21:54:10    311s] OPERPROF:     Starting CMU at level 3, MEM:1356.3M
[06/08 21:54:10    311s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:1356.3M
[06/08 21:54:10    311s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.000, REAL:0.006, MEM:1356.3M
[06/08 21:54:10    311s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1356.3MB).
[06/08 21:54:10    311s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.007, MEM:1356.3M
[06/08 21:54:10    311s] TotalInstCnt at PhyDesignMc Initialization: 628
[06/08 21:54:10    311s] ### Creating PhyDesignMc, finished. totSessionCpu=0:05:12 mem=1356.3M
[06/08 21:54:10    311s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:54:10    311s] 
[06/08 21:54:10    311s] Creating Lib Analyzer ...
[06/08 21:54:10    311s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:54:10    311s] Total number of usable buffers from Lib Analyzer: 9 ( CLKBUF_X1 BUF_X1 CLKBUF_X2 BUF_X2 CLKBUF_X3 BUF_X4 BUF_X8 BUF_X16 BUF_X32)
[06/08 21:54:10    311s] Total number of usable inverters from Lib Analyzer: 6 ( INV_X1 INV_X2 INV_X4 INV_X8 INV_X16 INV_X32)
[06/08 21:54:10    311s] Total number of usable delay cells from Lib Analyzer: 0 ()
[06/08 21:54:10    311s] 
[06/08 21:54:10    311s] {RT default_rc_corner 0 10 10 {4 1} {7 0} {9 0} 3}
[06/08 21:54:10    312s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:05:12 mem=1356.3M
[06/08 21:54:10    312s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:05:12 mem=1356.3M
[06/08 21:54:10    312s] Creating Lib Analyzer, finished. 
[06/08 21:54:10    312s] 
[06/08 21:54:10    312s] #optDebug: {2, 1.000, 0.8500} {3, 0.503, 0.8500} {4, 0.503, 0.8500} {4, 0.503, 0.8500} {4, 0.503, 0.8500} {7, 0.130, 0.8500} {8, 0.043, 0.8500} {9, 0.043, 0.8500} {10, 0.022, 0.8500} 
[06/08 21:54:10    312s] ### Creating LA Mngr. totSessionCpu=0:05:12 mem=1356.3M
[06/08 21:54:10    312s] ### Creating LA Mngr, finished. totSessionCpu=0:05:12 mem=1356.3M
[06/08 21:54:12    313s] *info: 1 clock net excluded
[06/08 21:54:12    313s] *info: 2 special nets excluded.
[06/08 21:54:12    313s] *info: 2 no-driver nets excluded.
[06/08 21:54:12    314s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeSetupOpt.11176.1
[06/08 21:54:12    314s] PathGroup :  reg2reg  TargetSlack : 0.0084 
[06/08 21:54:12    314s] ** GigaOpt Optimizer WNS Slack -0.005 TNS Slack -0.017 Density 68.49
[06/08 21:54:12    314s] Optimizer WNS Pass 0
[06/08 21:54:12    314s] OptDebug: Start of Optimizer WNS Pass 0: default* WNS 0.217 TNS 0.000; reg2reg* WNS -0.005 TNS -0.017; HEPG WNS -0.005 TNS -0.017; all paths WNS -0.005 TNS -0.017
[06/08 21:54:12    314s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1375.4M
[06/08 21:54:12    314s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:1375.4M
[06/08 21:54:12    314s] Active Path Group: reg2reg  
[06/08 21:54:12    314s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+------------------------+
[06/08 21:54:12    314s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|       End Point        |
[06/08 21:54:12    314s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+------------------------+
[06/08 21:54:12    314s] |  -0.005|   -0.005|  -0.017|   -0.017|    68.49%|   0:00:00.0| 1375.4M|     worst|  reg2reg| acc_reg_out_reg[18]/D  |
[06/08 21:54:12    314s] **WARN: (IMPEXT-2882):	Unable to find the resistance for via 'via6_0' in Cap table or LEF or OA files. The default value of 4.0 ohms is being assigned. To avoid this, check the Cap table and LEF and OA files, provide the resistance and read the files again.
[06/08 21:54:12    314s] **WARN: (IMPEXT-2882):	Unable to find the resistance for via 'via7_0' in Cap table or LEF or OA files. The default value of 4.0 ohms is being assigned. To avoid this, check the Cap table and LEF and OA files, provide the resistance and read the files again.
[06/08 21:54:12    314s] **WARN: (IMPEXT-2882):	Unable to find the resistance for via 'via8_0' in Cap table or LEF or OA files. The default value of 4.0 ohms is being assigned. To avoid this, check the Cap table and LEF and OA files, provide the resistance and read the files again.
[06/08 21:54:12    314s] **WARN: (IMPEXT-2882):	Unable to find the resistance for via 'via9_0' in Cap table or LEF or OA files. The default value of 4.0 ohms is being assigned. To avoid this, check the Cap table and LEF and OA files, provide the resistance and read the files again.
[06/08 21:54:12    314s] Dumping Information for Job 1 **WARN: (IMPEXT-2882):	Unable to find the resistance for via 'via6_0' in Cap table or LEF or OA files. The default value of 4.0 ohms is being assigned. To avoid this, check the Cap table and LEF and OA files, provide the resistance and read the files again.
**WARN: (IMPEXT-2882):	Unable to find the resistance for via 'via7_0' in Cap table or LEF or OA files. The default value of 4.0 ohms is being assigned. To avoid this, check the Cap table and LEF and OA files, provide the resistance and read the files again.
**WARN: (IMPEXT-2882):	Unable to find the resistance for via 'via8_0' in Cap table or LEF or OA files. The default value of 4.0 ohms is being assigned. To avoid this, check the Cap table and LEF and OA files, provide the resistance and read the files again.
**WARN: (IMPEXT-2882):	Unable to find the resistance for via 'via9_0' in Cap table or LEF or OA files. The default value of 4.0 ohms is being assigned. To avoid this, check the Cap table and LEF and OA files, provide the resistance and read the files again.
 
[06/08 21:54:12    314s] |   0.001|    0.001|   0.000|    0.000|    68.65%|   0:00:00.0| 1392.4M|     worst|  reg2reg| acc_reg_out_reg[18]/D  |
[06/08 21:54:12    314s] |   0.012|    0.012|   0.000|    0.000|    68.65%|   0:00:00.0| 1392.4M|     worst|  reg2reg| acc_reg_out_reg[18]/D  |
[06/08 21:54:12    314s] |   0.012|    0.012|   0.000|    0.000|    68.65%|   0:00:00.0| 1392.4M|     worst|  reg2reg| acc_reg_out_reg[18]/D  |
[06/08 21:54:12    314s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+------------------------+
[06/08 21:54:12    314s] 
[06/08 21:54:12    314s] *** Finish Core Optimize Step (cpu=0:00:00.1 real=0:00:00.0 mem=1392.4M) ***
[06/08 21:54:12    314s] 
[06/08 21:54:12    314s] *** Finished Optimize Step Cumulative (cpu=0:00:00.1 real=0:00:00.0 mem=1392.4M) ***
[06/08 21:54:12    314s] OptDebug: End of Optimizer WNS Pass 0: default* WNS 0.217 TNS 0.000; reg2reg* WNS 0.012 TNS 0.000; HEPG WNS 0.012 TNS 0.000; all paths WNS 0.012 TNS 0.000
[06/08 21:54:12    314s] ** GigaOpt Optimizer WNS Slack 0.012 TNS Slack 0.000 Density 68.65
[06/08 21:54:12    314s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeUpdate.11176.1
[06/08 21:54:12    314s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:1392.4M
[06/08 21:54:12    314s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1392.4M
[06/08 21:54:12    314s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:1392.4M
[06/08 21:54:12    314s] OPERPROF:       Starting CMU at level 4, MEM:1392.4M
[06/08 21:54:12    314s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.000, MEM:1392.4M
[06/08 21:54:12    314s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.000, REAL:0.003, MEM:1392.4M
[06/08 21:54:12    314s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.000, REAL:0.004, MEM:1392.4M
[06/08 21:54:12    314s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.000, REAL:0.004, MEM:1392.4M
[06/08 21:54:12    314s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.11176.3
[06/08 21:54:12    314s] OPERPROF: Starting RefinePlace at level 1, MEM:1392.4M
[06/08 21:54:12    314s] *** Starting refinePlace (0:05:15 mem=1392.4M) ***
[06/08 21:54:12    314s] Total net bbox length = 8.748e+03 (4.507e+03 4.241e+03) (ext = 5.647e+03)
[06/08 21:54:12    314s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[06/08 21:54:12    314s] OPERPROF:   Starting RefinePlace/incrNP at level 2, MEM:1392.4M
[06/08 21:54:12    314s] OPERPROF:     Starting Cal-LLG-Density-Map at level 3, MEM:1392.4M
[06/08 21:54:12    314s] OPERPROF:     Finished Cal-LLG-Density-Map at level 3, CPU:0.000, REAL:0.000, MEM:1392.4M
[06/08 21:54:12    314s] default core: bins with density > 0.750 =  8.33 % ( 1 / 12 )
[06/08 21:54:12    314s] Density distribution unevenness ratio = 1.601%
[06/08 21:54:12    314s] RPlace IncrNP Skipped
[06/08 21:54:12    314s] [CPU] RefinePlace/IncrNP (cpu=0:00:00.0, real=0:00:00.0, mem=1392.4MB) @(0:05:15 - 0:05:15).
[06/08 21:54:12    314s] OPERPROF:   Finished RefinePlace/incrNP at level 2, CPU:0.000, REAL:0.000, MEM:1392.4M
[06/08 21:54:12    314s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:1392.4M
[06/08 21:54:12    314s] Starting refinePlace ...
[06/08 21:54:12    314s] ** Cut row section cpu time 0:00:00.0.
[06/08 21:54:12    314s]    Spread Effort: high, pre-route mode, useDDP on.
[06/08 21:54:12    314s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=1392.4MB) @(0:05:15 - 0:05:15).
[06/08 21:54:12    314s] Move report: preRPlace moves 11 insts, mean move: 0.24 um, max move: 0.38 um
[06/08 21:54:12    314s] 	Max move on inst (FE_RC_1_0): (15.96, 35.28) --> (15.58, 35.28)
[06/08 21:54:12    314s] 	Length: 3 sites, height: 1 rows, site name: FreePDK45_38x28_10R_NP_162NW_34O, cell type: INV_X2
[06/08 21:54:12    314s] wireLenOptFixPriorityInst 0 inst fixed
[06/08 21:54:12    314s] 
[06/08 21:54:12    314s] Running Spiral with 1 thread in Normal Mode  fetchWidth=8 
[06/08 21:54:12    314s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[06/08 21:54:12    314s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=1392.4MB) @(0:05:15 - 0:05:15).
[06/08 21:54:12    314s] Move report: Detail placement moves 11 insts, mean move: 0.24 um, max move: 0.38 um
[06/08 21:54:12    314s] 	Max move on inst (FE_RC_1_0): (15.96, 35.28) --> (15.58, 35.28)
[06/08 21:54:12    314s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1392.4MB
[06/08 21:54:12    314s] Statistics of distance of Instance movement in refine placement:
[06/08 21:54:12    314s]   maximum (X+Y) =         0.38 um
[06/08 21:54:12    314s]   inst (FE_RC_1_0) with max move: (15.96, 35.28) -> (15.58, 35.28)
[06/08 21:54:12    314s]   mean    (X+Y) =         0.24 um
[06/08 21:54:12    314s] Summary Report:
[06/08 21:54:12    314s] Instances move: 11 (out of 631 movable)
[06/08 21:54:12    314s] Instances flipped: 0
[06/08 21:54:12    314s] Mean displacement: 0.24 um
[06/08 21:54:12    314s] Max displacement: 0.38 um (Instance: FE_RC_1_0) (15.96, 35.28) -> (15.58, 35.28)
[06/08 21:54:12    314s] 	Length: 3 sites, height: 1 rows, site name: FreePDK45_38x28_10R_NP_162NW_34O, cell type: INV_X2
[06/08 21:54:12    314s] Total instances moved : 11
[06/08 21:54:12    314s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.020, REAL:0.011, MEM:1392.4M
[06/08 21:54:12    314s] Total net bbox length = 8.750e+03 (4.509e+03 4.241e+03) (ext = 5.647e+03)
[06/08 21:54:12    314s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1392.4MB
[06/08 21:54:12    314s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=1392.4MB) @(0:05:15 - 0:05:15).
[06/08 21:54:12    314s] *** Finished refinePlace (0:05:15 mem=1392.4M) ***
[06/08 21:54:12    314s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.11176.3
[06/08 21:54:12    314s] OPERPROF: Finished RefinePlace at level 1, CPU:0.020, REAL:0.014, MEM:1392.4M
[06/08 21:54:12    314s] *** maximum move = 0.38 um ***
[06/08 21:54:12    314s] *** Finished re-routing un-routed nets (1392.4M) ***
[06/08 21:54:12    314s] OPERPROF: Starting DPlace-Init at level 1, MEM:1392.4M
[06/08 21:54:12    314s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1392.4M
[06/08 21:54:12    314s] OPERPROF:     Starting CMU at level 3, MEM:1392.4M
[06/08 21:54:12    314s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:1392.4M
[06/08 21:54:12    314s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.003, MEM:1392.4M
[06/08 21:54:12    314s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.004, MEM:1392.4M
[06/08 21:54:12    314s] 
[06/08 21:54:12    314s] *** Finish Physical Update (cpu=0:00:00.0 real=0:00:00.0 mem=1392.4M) ***
[06/08 21:54:12    314s] GigaOpt Checkpoint: Intermediate DB Saving Point afterUpdate.11176.1
[06/08 21:54:12    314s] ** GigaOpt Optimizer WNS Slack 0.012 TNS Slack 0.000 Density 68.65
[06/08 21:54:12    314s] Bottom Preferred Layer:
[06/08 21:54:12    314s]     None
[06/08 21:54:12    314s] Via Pillar Rule:
[06/08 21:54:12    314s]     None
[06/08 21:54:12    314s] 
[06/08 21:54:12    314s] *** Finish pre-CTS Setup Fixing (cpu=0:00:00.2 real=0:00:00.0 mem=1392.4M) ***
[06/08 21:54:12    314s] 
[06/08 21:54:12    314s] GigaOpt Checkpoint: Intermediate DB Saving Point afterSetupOpt.11176.1
[06/08 21:54:12    314s] TotalInstCnt at PhyDesignMc Destruction: 631
[06/08 21:54:12    314s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.11176.4
[06/08 21:54:12    314s] *** SetupOpt [finish] : cpu/real = 0:00:02.7/0:00:02.7 (1.0), totSession cpu/real = 0:05:14.6/1:52:53.8 (0.0), mem = 1373.3M
[06/08 21:54:12    314s] 
[06/08 21:54:12    314s] =============================================================================================
[06/08 21:54:12    314s]  Step TAT Report for WnsOpt #1
[06/08 21:54:12    314s] =============================================================================================
[06/08 21:54:12    314s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[06/08 21:54:12    314s] ---------------------------------------------------------------------------------------------
[06/08 21:54:12    314s] [ RefinePlace            ]      1   0:00:00.0  (   1.2 % )     0:00:00.0 /  0:00:00.0    0.9
[06/08 21:54:12    314s] [ SlackTraversorInit     ]      2   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.9
[06/08 21:54:12    314s] [ LibAnalyzerInit        ]      1   0:00:00.2  (   8.5 % )     0:00:00.2 /  0:00:00.2    1.0
[06/08 21:54:12    314s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[06/08 21:54:12    314s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    2.3
[06/08 21:54:12    314s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.1 % )     0:00:00.2 /  0:00:00.2    1.0
[06/08 21:54:12    314s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[06/08 21:54:12    314s] [ TransformInit          ]      1   0:00:02.3  (  84.9 % )     0:00:02.3 /  0:00:02.3    1.0
[06/08 21:54:12    314s] [ OptSingleIteration     ]      2   0:00:00.0  (   0.1 % )     0:00:00.1 /  0:00:00.1    0.9
[06/08 21:54:12    314s] [ OptGetWeight           ]      2   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    2.3
[06/08 21:54:12    314s] [ OptEval                ]      2   0:00:00.0  (   0.9 % )     0:00:00.0 /  0:00:00.0    1.2
[06/08 21:54:12    314s] [ OptCommit              ]      2   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[06/08 21:54:12    314s] [ IncrTimingUpdate       ]      6   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    1.6
[06/08 21:54:12    314s] [ PostCommitDelayCalc    ]      3   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.0
[06/08 21:54:12    314s] [ SetupOptGetWorkingSet  ]      6   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[06/08 21:54:12    314s] [ SetupOptGetActiveNode  ]      6   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[06/08 21:54:12    314s] [ SetupOptSlackGraph     ]      2   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[06/08 21:54:12    314s] [ MISC                   ]          0:00:00.1  (   2.5 % )     0:00:00.1 /  0:00:00.1    1.2
[06/08 21:54:12    314s] ---------------------------------------------------------------------------------------------
[06/08 21:54:12    314s]  WnsOpt #1 TOTAL                    0:00:02.7  ( 100.0 % )     0:00:02.7 /  0:00:02.7    1.0
[06/08 21:54:12    314s] ---------------------------------------------------------------------------------------------
[06/08 21:54:12    314s] 
[06/08 21:54:12    314s] End: GigaOpt Optimization in WNS mode
[06/08 21:54:12    314s] *** Timing Is met
[06/08 21:54:12    314s] *** Check timing (0:00:00.0)
[06/08 21:54:12    314s] GigaOpt Checkpoint: Internal reclaim -numThreads 1 -customPhyUpdate -ensureOneAreaReclaim -force -svrReclaim -rtrShortNets -preCTS -tgtSlackMult 2 -wtns -noRouteTypeResizePolish -noViewPrune -nativePathGroupFlow
[06/08 21:54:12    314s] Info: 1 clock net  excluded from IPO operation.
[06/08 21:54:12    314s] ### Creating LA Mngr. totSessionCpu=0:05:15 mem=1327.3M
[06/08 21:54:12    314s] ### Creating LA Mngr, finished. totSessionCpu=0:05:15 mem=1327.3M
[06/08 21:54:12    314s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[06/08 21:54:12    314s] ### Creating PhyDesignMc. totSessionCpu=0:05:15 mem=1346.4M
[06/08 21:54:12    314s] OPERPROF: Starting DPlace-Init at level 1, MEM:1346.4M
[06/08 21:54:12    314s] #spOpts: N=45 minPadR=1.1 mergeVia=F 
[06/08 21:54:12    314s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1346.4M
[06/08 21:54:12    314s] OPERPROF:     Starting CMU at level 3, MEM:1346.4M
[06/08 21:54:12    314s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:1346.4M
[06/08 21:54:12    314s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.005, MEM:1346.4M
[06/08 21:54:12    314s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1346.4MB).
[06/08 21:54:12    314s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.006, MEM:1346.4M
[06/08 21:54:12    314s] TotalInstCnt at PhyDesignMc Initialization: 631
[06/08 21:54:12    314s] ### Creating PhyDesignMc, finished. totSessionCpu=0:05:15 mem=1346.4M
[06/08 21:54:12    314s] Begin: Area Reclaim Optimization
[06/08 21:54:12    314s] *** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:05:14.6/1:52:53.8 (0.0), mem = 1346.4M
[06/08 21:54:12    314s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.11176.5
[06/08 21:54:12    314s] 
[06/08 21:54:12    314s] #optDebug: {2, 1.000, 0.8500} {3, 0.503, 0.8500} {4, 0.503, 0.8500} {4, 0.503, 0.8500} {4, 0.503, 0.8500} {7, 0.130, 0.5393} {8, 0.043, 0.4444} {9, 0.043, 0.4444} {10, 0.022, 0.4220} 
[06/08 21:54:12    314s] ### Creating LA Mngr. totSessionCpu=0:05:15 mem=1346.4M
[06/08 21:54:12    314s] ### Creating LA Mngr, finished. totSessionCpu=0:05:15 mem=1346.4M
[06/08 21:54:13    314s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1346.4M
[06/08 21:54:13    314s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:1346.4M
[06/08 21:54:13    314s] Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 68.65
[06/08 21:54:13    314s] +----------+---------+--------+--------+------------+--------+
[06/08 21:54:13    314s] | Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[06/08 21:54:13    314s] +----------+---------+--------+--------+------------+--------+
[06/08 21:54:13    314s] |    68.65%|        -|   0.000|   0.000|   0:00:00.0| 1346.4M|
[06/08 21:54:13    314s] #optDebug: <stH: 1.4000 MiSeL: 29.1350>
[06/08 21:54:13    314s] |    68.65%|        0|   0.000|   0.000|   0:00:00.0| 1346.4M|
[06/08 21:54:13    314s] |    68.36%|        4|   0.000|   0.000|   0:00:00.0| 1384.6M|
[06/08 21:54:13    314s] |    68.30%|        2|   0.000|   0.000|   0:00:00.0| 1389.1M|
[06/08 21:54:13    314s] |    68.30%|        0|   0.000|   0.000|   0:00:00.0| 1389.1M|
[06/08 21:54:13    314s] #optDebug: <stH: 1.4000 MiSeL: 29.1350>
[06/08 21:54:13    314s] |    68.30%|        0|   0.000|   0.000|   0:00:00.0| 1389.1M|
[06/08 21:54:13    314s] +----------+---------+--------+--------+------------+--------+
[06/08 21:54:13    314s] Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 68.30
[06/08 21:54:13    314s] 
[06/08 21:54:13    314s] ** Summary: Restruct = 0 Buffer Deletion = 1 Declone = 3 Resize = 2 **
[06/08 21:54:13    314s] --------------------------------------------------------------
[06/08 21:54:13    314s] |                                   | Total     | Sequential |
[06/08 21:54:13    314s] --------------------------------------------------------------
[06/08 21:54:13    314s] | Num insts resized                 |       2  |       0    |
[06/08 21:54:13    314s] | Num insts undone                  |       0  |       0    |
[06/08 21:54:13    314s] | Num insts Downsized               |       2  |       0    |
[06/08 21:54:13    314s] | Num insts Samesized               |       0  |       0    |
[06/08 21:54:13    314s] | Num insts Upsized                 |       0  |       0    |
[06/08 21:54:13    314s] | Num multiple commits+uncommits    |       0  |       -    |
[06/08 21:54:13    314s] --------------------------------------------------------------
[06/08 21:54:13    314s] Bottom Preferred Layer:
[06/08 21:54:13    314s]     None
[06/08 21:54:13    314s] Via Pillar Rule:
[06/08 21:54:13    314s]     None
[06/08 21:54:13    314s] End: Core Area Reclaim Optimization (cpu = 0:00:00.4) (real = 0:00:01.0) **
[06/08 21:54:13    315s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:1389.1M
[06/08 21:54:13    315s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1389.1M
[06/08 21:54:13    315s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:1389.1M
[06/08 21:54:13    315s] OPERPROF:       Starting CMU at level 4, MEM:1389.1M
[06/08 21:54:13    315s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.000, MEM:1389.1M
[06/08 21:54:13    315s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.000, REAL:0.003, MEM:1389.1M
[06/08 21:54:13    315s] OPERPROF:     Starting PlacementFarEyeInit at level 3, MEM:1389.1M
[06/08 21:54:13    315s] OPERPROF:     Finished PlacementFarEyeInit at level 3, CPU:0.000, REAL:0.000, MEM:1389.1M
[06/08 21:54:13    315s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.000, REAL:0.004, MEM:1389.1M
[06/08 21:54:13    315s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.000, REAL:0.005, MEM:1389.1M
[06/08 21:54:13    315s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.11176.4
[06/08 21:54:13    315s] OPERPROF: Starting RefinePlace at level 1, MEM:1389.1M
[06/08 21:54:13    315s] *** Starting refinePlace (0:05:15 mem=1389.1M) ***
[06/08 21:54:13    315s] Total net bbox length = 8.743e+03 (4.509e+03 4.234e+03) (ext = 5.647e+03)
[06/08 21:54:13    315s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[06/08 21:54:13    315s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:1389.1M
[06/08 21:54:13    315s] Starting refinePlace ...
[06/08 21:54:13    315s] 
[06/08 21:54:13    315s] Running Spiral with 1 thread in Normal Mode  fetchWidth=8 
[06/08 21:54:13    315s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[06/08 21:54:13    315s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=1389.1MB) @(0:05:15 - 0:05:15).
[06/08 21:54:13    315s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[06/08 21:54:13    315s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1389.1MB
[06/08 21:54:13    315s] Statistics of distance of Instance movement in refine placement:
[06/08 21:54:13    315s]   maximum (X+Y) =         0.00 um
[06/08 21:54:13    315s]   mean    (X+Y) =         0.00 um
[06/08 21:54:13    315s] Summary Report:
[06/08 21:54:13    315s] Instances move: 0 (out of 627 movable)
[06/08 21:54:13    315s] Instances flipped: 0
[06/08 21:54:13    315s] Mean displacement: 0.00 um
[06/08 21:54:13    315s] Max displacement: 0.00 um 
[06/08 21:54:13    315s] Total instances moved : 0
[06/08 21:54:13    315s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.010, REAL:0.008, MEM:1389.1M
[06/08 21:54:13    315s] Total net bbox length = 8.743e+03 (4.509e+03 4.234e+03) (ext = 5.647e+03)
[06/08 21:54:13    315s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1389.1MB
[06/08 21:54:13    315s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=1389.1MB) @(0:05:15 - 0:05:15).
[06/08 21:54:13    315s] *** Finished refinePlace (0:05:15 mem=1389.1M) ***
[06/08 21:54:13    315s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.11176.4
[06/08 21:54:13    315s] OPERPROF: Finished RefinePlace at level 1, CPU:0.010, REAL:0.010, MEM:1389.1M
[06/08 21:54:13    315s] *** maximum move = 0.00 um ***
[06/08 21:54:13    315s] *** Finished re-routing un-routed nets (1389.1M) ***
[06/08 21:54:13    315s] OPERPROF: Starting DPlace-Init at level 1, MEM:1389.1M
[06/08 21:54:13    315s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1389.1M
[06/08 21:54:13    315s] OPERPROF:     Starting CMU at level 3, MEM:1389.1M
[06/08 21:54:13    315s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:1389.1M
[06/08 21:54:13    315s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.000, REAL:0.003, MEM:1389.1M
[06/08 21:54:13    315s] OPERPROF:   Starting PlacementFarEyeInit at level 2, MEM:1389.1M
[06/08 21:54:13    315s] OPERPROF:   Finished PlacementFarEyeInit at level 2, CPU:0.000, REAL:0.000, MEM:1389.1M
[06/08 21:54:13    315s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.000, REAL:0.004, MEM:1389.1M
[06/08 21:54:13    315s] 
[06/08 21:54:13    315s] *** Finish Physical Update (cpu=0:00:00.0 real=0:00:00.0 mem=1389.1M) ***
[06/08 21:54:13    315s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.11176.5
[06/08 21:54:13    315s] *** AreaOpt [finish] : cpu/real = 0:00:00.4/0:00:00.4 (1.0), totSession cpu/real = 0:05:15.0/1:52:54.2 (0.0), mem = 1389.1M
[06/08 21:54:13    315s] 
[06/08 21:54:13    315s] =============================================================================================
[06/08 21:54:13    315s]  Step TAT Report for AreaOpt #2
[06/08 21:54:13    315s] =============================================================================================
[06/08 21:54:13    315s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[06/08 21:54:13    315s] ---------------------------------------------------------------------------------------------
[06/08 21:54:13    315s] [ RefinePlace            ]      1   0:00:00.0  (   7.1 % )     0:00:00.0 /  0:00:00.0    1.0
[06/08 21:54:13    315s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    0.0
[06/08 21:54:13    315s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[06/08 21:54:13    315s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    0.0
[06/08 21:54:13    315s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[06/08 21:54:13    315s] [ OptSingleIteration     ]      5   0:00:00.0  (   1.9 % )     0:00:00.1 /  0:00:00.1    1.0
[06/08 21:54:13    315s] [ OptGetWeight           ]     72   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[06/08 21:54:13    315s] [ OptEval                ]     72   0:00:00.0  (   8.7 % )     0:00:00.0 /  0:00:00.0    0.9
[06/08 21:54:13    315s] [ OptCommit              ]     72   0:00:00.0  (   1.5 % )     0:00:00.0 /  0:00:00.0    0.0
[06/08 21:54:13    315s] [ IncrTimingUpdate       ]      6   0:00:00.0  (   3.3 % )     0:00:00.0 /  0:00:00.0    1.6
[06/08 21:54:13    315s] [ PostCommitDelayCalc    ]     73   0:00:00.0  (   2.7 % )     0:00:00.0 /  0:00:00.0    1.0
[06/08 21:54:13    315s] [ MISC                   ]          0:00:00.3  (  73.7 % )     0:00:00.3 /  0:00:00.3    1.0
[06/08 21:54:13    315s] ---------------------------------------------------------------------------------------------
[06/08 21:54:13    315s]  AreaOpt #2 TOTAL                   0:00:00.4  ( 100.0 % )     0:00:00.4 /  0:00:00.4    1.0
[06/08 21:54:13    315s] ---------------------------------------------------------------------------------------------
[06/08 21:54:13    315s] 
[06/08 21:54:13    315s] TotalInstCnt at PhyDesignMc Destruction: 627
[06/08 21:54:13    315s] End: Area Reclaim Optimization (cpu=0:00:00, real=0:00:01, mem=1327.02M, totSessionCpu=0:05:15).
[06/08 21:54:13    315s] **INFO: Flow update: Design timing is met.
[06/08 21:54:13    315s] Begin: GigaOpt postEco DRV Optimization
[06/08 21:54:13    315s] GigaOpt Checkpoint: Internal optDRV -inPostEcoStage -smallScaleFixing -maxIter 3 -max_tran -max_cap -maxLocalDensity 0.98 -numThreads 1 -preCTS
[06/08 21:54:13    315s] Info: 1 clock net  excluded from IPO operation.
[06/08 21:54:13    315s] *** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:05:15.0/1:52:54.2 (0.0), mem = 1327.0M
[06/08 21:54:13    315s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.11176.6
[06/08 21:54:13    315s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[06/08 21:54:13    315s] ### Creating PhyDesignMc. totSessionCpu=0:05:15 mem=1327.0M
[06/08 21:54:13    315s] OPERPROF: Starting DPlace-Init at level 1, MEM:1327.0M
[06/08 21:54:13    315s] #spOpts: N=45 minPadR=1.1 mergeVia=F 
[06/08 21:54:13    315s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1327.0M
[06/08 21:54:13    315s] OPERPROF:     Starting CMU at level 3, MEM:1327.0M
[06/08 21:54:13    315s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:1327.0M
[06/08 21:54:13    315s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.003, MEM:1327.0M
[06/08 21:54:13    315s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1327.0MB).
[06/08 21:54:13    315s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.003, MEM:1327.0M
[06/08 21:54:13    315s] TotalInstCnt at PhyDesignMc Initialization: 627
[06/08 21:54:13    315s] ### Creating PhyDesignMc, finished. totSessionCpu=0:05:15 mem=1327.0M
[06/08 21:54:13    315s] 
[06/08 21:54:13    315s] #optDebug: {2, 1.000, 0.8500} {3, 0.503, 0.8431} {4, 0.503, 0.8431} {4, 0.503, 0.8431} {4, 0.503, 0.8431} {7, 0.130, 0.4315} {8, 0.043, 0.3555} {9, 0.043, 0.3555} {10, 0.022, 0.3376} 
[06/08 21:54:13    315s] ### Creating LA Mngr. totSessionCpu=0:05:15 mem=1327.0M
[06/08 21:54:13    315s] ### Creating LA Mngr, finished. totSessionCpu=0:05:15 mem=1327.0M
[06/08 21:54:14    315s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1346.1M
[06/08 21:54:14    315s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:1346.1M
[06/08 21:54:14    315s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[06/08 21:54:14    315s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[06/08 21:54:14    315s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[06/08 21:54:14    315s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[06/08 21:54:14    315s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[06/08 21:54:14    315s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[06/08 21:54:14    315s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0.01|     0.00|       0|       0|       0|  68.30|          |         |
[06/08 21:54:14    315s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[06/08 21:54:14    315s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0.01|     0.00|       0|       0|       0|  68.30| 0:00:00.0|  1346.1M|
[06/08 21:54:14    315s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[06/08 21:54:14    315s] Bottom Preferred Layer:
[06/08 21:54:14    315s]     None
[06/08 21:54:14    315s] Via Pillar Rule:
[06/08 21:54:14    315s]     None
[06/08 21:54:14    315s] 
[06/08 21:54:14    315s] *** Finish DRV Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1346.1M) ***
[06/08 21:54:14    315s] 
[06/08 21:54:14    315s] TotalInstCnt at PhyDesignMc Destruction: 627
[06/08 21:54:14    315s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.11176.6
[06/08 21:54:14    315s] *** DrvOpt [finish] : cpu/real = 0:00:00.8/0:00:00.8 (1.0), totSession cpu/real = 0:05:15.8/1:52:55.0 (0.0), mem = 1327.0M
[06/08 21:54:14    315s] 
[06/08 21:54:14    315s] =============================================================================================
[06/08 21:54:14    315s]  Step TAT Report for DrvOpt #1
[06/08 21:54:14    315s] =============================================================================================
[06/08 21:54:14    315s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[06/08 21:54:14    315s] ---------------------------------------------------------------------------------------------
[06/08 21:54:14    315s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    4.1
[06/08 21:54:14    315s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[06/08 21:54:14    315s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   0.7 % )     0:00:00.0 /  0:00:00.0    1.9
[06/08 21:54:14    315s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[06/08 21:54:14    315s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[06/08 21:54:14    315s] [ DrvFindVioNets         ]      2   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[06/08 21:54:14    315s] [ DrvComputeSummary      ]      2   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[06/08 21:54:14    315s] [ MISC                   ]          0:00:00.8  (  98.5 % )     0:00:00.8 /  0:00:00.8    1.0
[06/08 21:54:14    315s] ---------------------------------------------------------------------------------------------
[06/08 21:54:14    315s]  DrvOpt #1 TOTAL                    0:00:00.8  ( 100.0 % )     0:00:00.8 /  0:00:00.8    1.0
[06/08 21:54:14    315s] ---------------------------------------------------------------------------------------------
[06/08 21:54:14    315s] 
[06/08 21:54:14    315s] End: GigaOpt postEco DRV Optimization
[06/08 21:54:14    315s] 
[06/08 21:54:14    315s] Active setup views:
[06/08 21:54:14    315s]  worst
[06/08 21:54:14    315s]   Dominating endpoints: 0
[06/08 21:54:14    315s]   Dominating TNS: -0.000
[06/08 21:54:14    315s] 
[06/08 21:54:14    315s] Extraction called for design 'tile_pe' of instances=627 and nets=739 using extraction engine 'preRoute' .
[06/08 21:54:14    315s] PreRoute RC Extraction called for design tile_pe.
[06/08 21:54:14    315s] RC Extraction called in multi-corner(1) mode.
[06/08 21:54:14    315s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[06/08 21:54:14    315s] Type 'man IMPEXT-6197' for more detail.
[06/08 21:54:14    315s] RCMode: PreRoute
[06/08 21:54:14    315s]       RC Corner Indexes            0   
[06/08 21:54:14    315s] Capacitance Scaling Factor   : 1.00000 
[06/08 21:54:14    315s] Resistance Scaling Factor    : 1.00000 
[06/08 21:54:14    315s] Clock Cap. Scaling Factor    : 1.00000 
[06/08 21:54:14    315s] Clock Res. Scaling Factor    : 1.00000 
[06/08 21:54:14    315s] Shrink Factor                : 1.00000
[06/08 21:54:14    315s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[06/08 21:54:14    315s] RC Grid backup saved.
[06/08 21:54:14    315s] LayerId::1 widthSet size::1
[06/08 21:54:14    315s] LayerId::2 widthSet size::1
[06/08 21:54:14    315s] LayerId::3 widthSet size::1
[06/08 21:54:14    315s] LayerId::4 widthSet size::1
[06/08 21:54:14    315s] LayerId::5 widthSet size::1
[06/08 21:54:14    315s] LayerId::6 widthSet size::1
[06/08 21:54:14    315s] LayerId::7 widthSet size::1
[06/08 21:54:14    315s] LayerId::8 widthSet size::1
[06/08 21:54:14    315s] LayerId::9 widthSet size::1
[06/08 21:54:14    315s] LayerId::10 widthSet size::1
[06/08 21:54:14    315s] Skipped RC grid update for preRoute extraction.
[06/08 21:54:14    315s] Initializing multi-corner resistance tables ...
[06/08 21:54:14    315s] {RT default_rc_corner 0 10 10 {4 1} {7 0} {9 0} 3}
[06/08 21:54:14    315s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.288958 ; uaWl: 0.000000 ; uaWlH: 0.000000 ; aWlH: 0.000000 ; Pmax: 0.830300 ; wcR: 0.535700 ; newSi: 0.095200 ; pMod: 80 ; 
[06/08 21:54:14    315s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1312.812M)
[06/08 21:54:14    315s] Skewing Data Summary (End_of_FINAL)
[06/08 21:54:14    315s] --------------------------------------------------
[06/08 21:54:14    315s]  Total skewed count:0
[06/08 21:54:14    315s] --------------------------------------------------
[06/08 21:54:14    315s] [PSP]    Started Early Global Route kernel ( Curr Mem: 1312.81 MB )
[06/08 21:54:14    315s] (I)       Started Loading and Dumping File ( Curr Mem: 1312.81 MB )
[06/08 21:54:14    315s] (I)       Reading DB...
[06/08 21:54:14    315s] (I)       Read data from FE... (mem=1312.8M)
[06/08 21:54:14    315s] (I)       Read nodes and places... (mem=1312.8M)
[06/08 21:54:14    315s] (I)       Done Read nodes and places (cpu=0.000s, mem=1312.8M)
[06/08 21:54:14    315s] (I)       Read nets... (mem=1312.8M)
[06/08 21:54:14    315s] (I)       Done Read nets (cpu=0.000s, mem=1312.8M)
[06/08 21:54:14    315s] (I)       Done Read data from FE (cpu=0.000s, mem=1312.8M)
[06/08 21:54:14    315s] (I)       before initializing RouteDB syMemory usage = 1312.8 MB
[06/08 21:54:14    315s] (I)       == Non-default Options ==
[06/08 21:54:14    315s] (I)       Build term to term wires                           : false
[06/08 21:54:14    315s] (I)       Maximum routing layer                              : 10
[06/08 21:54:14    315s] (I)       Counted 1186 PG shapes. We will not process PG shapes layer by layer.
[06/08 21:54:14    315s] (I)       Use row-based GCell size
[06/08 21:54:14    315s] (I)       GCell unit size  : 2800
[06/08 21:54:14    315s] (I)       GCell multiplier : 1
[06/08 21:54:14    315s] (I)       build grid graph
[06/08 21:54:14    315s] (I)       build grid graph start
[06/08 21:54:14    315s] [NR-eGR] Track table information for default rule: 
[06/08 21:54:14    315s] [NR-eGR] metal1 has no routable track
[06/08 21:54:14    315s] [NR-eGR] metal2 has single uniform track structure
[06/08 21:54:14    315s] [NR-eGR] metal3 has single uniform track structure
[06/08 21:54:14    315s] [NR-eGR] metal4 has single uniform track structure
[06/08 21:54:14    315s] [NR-eGR] metal5 has single uniform track structure
[06/08 21:54:14    315s] [NR-eGR] metal6 has single uniform track structure
[06/08 21:54:14    315s] [NR-eGR] metal7 has single uniform track structure
[06/08 21:54:14    315s] [NR-eGR] metal8 has single uniform track structure
[06/08 21:54:14    315s] [NR-eGR] metal9 has single uniform track structure
[06/08 21:54:14    315s] [NR-eGR] metal10 has single uniform track structure
[06/08 21:54:14    315s] (I)       build grid graph end
[06/08 21:54:14    315s] (I)       ===========================================================================
[06/08 21:54:14    315s] (I)       == Report All Rule Vias ==
[06/08 21:54:14    315s] (I)       ===========================================================================
[06/08 21:54:14    315s] (I)        Via Rule : (Default)
[06/08 21:54:14    315s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[06/08 21:54:14    315s] (I)       ---------------------------------------------------------------------------
[06/08 21:54:14    315s] (I)        1    9 : via1_8                      9 : via1_8                   
[06/08 21:54:14    315s] (I)        2   10 : via2_8                     10 : via2_8                   
[06/08 21:54:14    315s] (I)        3   19 : via3_2                     19 : via3_2                   
[06/08 21:54:14    315s] (I)        4   22 : via4_0                     22 : via4_0                   
[06/08 21:54:14    315s] (I)        5   23 : via5_0                     23 : via5_0                   
[06/08 21:54:14    315s] (I)        6   24 : via6_0                     24 : via6_0                   
[06/08 21:54:14    315s] (I)        7   25 : via7_0                     25 : via7_0                   
[06/08 21:54:14    315s] (I)        8   26 : via8_0                     26 : via8_0                   
[06/08 21:54:14    315s] (I)        9   27 : via9_0                     27 : via9_0                   
[06/08 21:54:14    315s] (I)       ===========================================================================
[06/08 21:54:14    315s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 1312.81 MB )
[06/08 21:54:14    315s] (I)       Num PG vias on layer 2 : 0
[06/08 21:54:14    315s] (I)       Num PG vias on layer 3 : 0
[06/08 21:54:14    315s] (I)       Num PG vias on layer 4 : 0
[06/08 21:54:14    315s] (I)       Num PG vias on layer 5 : 0
[06/08 21:54:14    315s] (I)       Num PG vias on layer 6 : 0
[06/08 21:54:14    315s] (I)       Num PG vias on layer 7 : 0
[06/08 21:54:14    315s] (I)       Num PG vias on layer 8 : 0
[06/08 21:54:14    315s] (I)       Num PG vias on layer 9 : 0
[06/08 21:54:14    315s] (I)       Num PG vias on layer 10 : 0
[06/08 21:54:14    315s] [NR-eGR] Read 2094 PG shapes
[06/08 21:54:14    315s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1312.81 MB )
[06/08 21:54:14    315s] [NR-eGR] #Routing Blockages  : 0
[06/08 21:54:14    315s] [NR-eGR] #Instance Blockages : 0
[06/08 21:54:14    315s] [NR-eGR] #PG Blockages       : 2094
[06/08 21:54:14    315s] [NR-eGR] #Halo Blockages     : 0
[06/08 21:54:14    315s] [NR-eGR] #Boundary Blockages : 0
[06/08 21:54:14    315s] (I)       Design has 0 blackboxes considered as all layer blockages.
[06/08 21:54:14    315s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[06/08 21:54:14    315s] (I)       readDataFromPlaceDB
[06/08 21:54:14    315s] (I)       Read net information..
[06/08 21:54:14    315s] [NR-eGR] Read numTotalNets=696  numIgnoredNets=0
[06/08 21:54:14    315s] (I)       Read testcase time = 0.000 seconds
[06/08 21:54:14    315s] 
[06/08 21:54:14    315s] (I)       early_global_route_priority property id does not exist.
[06/08 21:54:14    315s] (I)       Start initializing grid graph
[06/08 21:54:14    315s] (I)       Early Global GCell Via Threshold calculated based on cut spacing = 
[06/08 21:54:14    315s] (I)       End initializing grid graph
[06/08 21:54:14    315s] (I)       Model blockages into capacity
[06/08 21:54:14    315s] (I)       Read Num Blocks=2094  Num Prerouted Wires=0  Num CS=0
[06/08 21:54:14    315s] (I)       Started Modeling ( Curr Mem: 1312.81 MB )
[06/08 21:54:14    315s] (I)       Layer 1 (V) : #blockages 240 : #preroutes 0
[06/08 21:54:14    315s] (I)       Layer 2 (H) : #blockages 240 : #preroutes 0
[06/08 21:54:14    315s] (I)       Layer 3 (V) : #blockages 240 : #preroutes 0
[06/08 21:54:14    315s] (I)       Layer 4 (H) : #blockages 240 : #preroutes 0
[06/08 21:54:14    315s] (I)       Layer 5 (V) : #blockages 240 : #preroutes 0
[06/08 21:54:14    315s] (I)       Layer 6 (H) : #blockages 240 : #preroutes 0
[06/08 21:54:14    315s] (I)       Layer 7 (V) : #blockages 240 : #preroutes 0
[06/08 21:54:14    315s] (I)       Layer 8 (H) : #blockages 264 : #preroutes 0
[06/08 21:54:14    315s] (I)       Layer 9 (V) : #blockages 150 : #preroutes 0
[06/08 21:54:14    315s] (I)       Finished Modeling ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1312.81 MB )
[06/08 21:54:14    315s] (I)       -- layer congestion ratio --
[06/08 21:54:14    315s] (I)       Layer 1 : 0.100000
[06/08 21:54:14    315s] (I)       Layer 2 : 0.700000
[06/08 21:54:14    315s] (I)       Layer 3 : 0.700000
[06/08 21:54:14    315s] (I)       Layer 4 : 0.700000
[06/08 21:54:14    315s] (I)       Layer 5 : 0.700000
[06/08 21:54:14    315s] (I)       Layer 6 : 0.700000
[06/08 21:54:14    315s] (I)       Layer 7 : 0.700000
[06/08 21:54:14    315s] (I)       Layer 8 : 0.700000
[06/08 21:54:14    315s] (I)       Layer 9 : 0.700000
[06/08 21:54:14    315s] (I)       Layer 10 : 0.700000
[06/08 21:54:14    315s] (I)       ----------------------------
[06/08 21:54:14    315s] (I)       Number of ignored nets = 0
[06/08 21:54:14    315s] (I)       Number of fixed nets = 0.  Ignored: Yes
[06/08 21:54:14    315s] (I)       Number of clock nets = 1.  Ignored: No
[06/08 21:54:14    315s] (I)       Number of analog nets = 0.  Ignored: Yes
[06/08 21:54:14    315s] (I)       Number of special nets = 0.  Ignored: Yes
[06/08 21:54:14    315s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[06/08 21:54:14    315s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[06/08 21:54:14    315s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[06/08 21:54:14    315s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[06/08 21:54:14    315s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[06/08 21:54:14    315s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[06/08 21:54:14    315s] (I)       Before initializing Early Global Route syMemory usage = 1312.8 MB
[06/08 21:54:14    315s] (I)       Ndr track 0 does not exist
[06/08 21:54:14    315s] (I)       ---------------------Grid Graph Info--------------------
[06/08 21:54:14    315s] (I)       Routing area        : (0, 0) - (126540, 104720)
[06/08 21:54:14    315s] (I)       Core area           : (20140, 20160) - (106400, 84560)
[06/08 21:54:14    315s] (I)       Site width          :   380  (dbu)
[06/08 21:54:14    315s] (I)       Row height          :  2800  (dbu)
[06/08 21:54:14    315s] (I)       GCell width         :  2800  (dbu)
[06/08 21:54:14    315s] (I)       GCell height        :  2800  (dbu)
[06/08 21:54:14    315s] (I)       Grid                :    45    38    10
[06/08 21:54:14    315s] (I)       Layer numbers       :     1     2     3     4     5     6     7     8     9    10
[06/08 21:54:14    315s] (I)       Vertical capacity   :     0  2800     0  2800     0  2800     0  2800     0  2800
[06/08 21:54:14    315s] (I)       Horizontal capacity :     0     0  2800     0  2800     0  2800     0  2800     0
[06/08 21:54:14    315s] (I)       Default wire width  :   140   140   140   280   280   280   800   800  1600  1600
[06/08 21:54:14    315s] (I)       Default wire space  :   130   140   140   280   280   280   800   800  1600  1600
[06/08 21:54:14    315s] (I)       Default wire pitch  :   270   280   280   560   560   560  1600  1600  3200  3200
[06/08 21:54:14    315s] (I)       Default pitch size  :   270   380   280   560   560   560  1680  1680  3200  3360
[06/08 21:54:14    315s] (I)       First track coord   :     0   190   140   730   700   730  1820  1850  4300  3530
[06/08 21:54:14    315s] (I)       Num tracks per GCell: 10.37  7.37 10.00  5.00  5.00  5.00  1.67  1.67  0.88  0.83
[06/08 21:54:14    315s] (I)       Total num of tracks :     0   333   374   225   186   225    62    74    32    37
[06/08 21:54:14    315s] (I)       Num of masks        :     1     1     1     1     1     1     1     1     1     1
[06/08 21:54:14    315s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0     0     0
[06/08 21:54:14    315s] (I)       --------------------------------------------------------
[06/08 21:54:14    315s] 
[06/08 21:54:14    315s] [NR-eGR] ============ Routing rule table ============
[06/08 21:54:14    315s] [NR-eGR] Rule id: 0  Nets: 696 
[06/08 21:54:14    315s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[06/08 21:54:14    315s] (I)       Pitch:  L1=270  L2=380  L3=280  L4=560  L5=560  L6=560  L7=1680  L8=1680  L9=3200  L10=3360
[06/08 21:54:14    315s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1
[06/08 21:54:14    315s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1
[06/08 21:54:14    315s] [NR-eGR] ========================================
[06/08 21:54:14    315s] [NR-eGR] 
[06/08 21:54:14    315s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[06/08 21:54:14    315s] (I)       blocked tracks on layer2 : = 2592 / 12654 (20.48%)
[06/08 21:54:14    315s] (I)       blocked tracks on layer3 : = 552 / 16830 (3.28%)
[06/08 21:54:14    315s] (I)       blocked tracks on layer4 : = 1896 / 8550 (22.18%)
[06/08 21:54:14    315s] (I)       blocked tracks on layer5 : = 600 / 8370 (7.17%)
[06/08 21:54:14    315s] (I)       blocked tracks on layer6 : = 2112 / 8550 (24.70%)
[06/08 21:54:14    315s] (I)       blocked tracks on layer7 : = 675 / 2790 (24.19%)
[06/08 21:54:14    315s] (I)       blocked tracks on layer8 : = 888 / 2812 (31.58%)
[06/08 21:54:14    315s] (I)       blocked tracks on layer9 : = 982 / 1440 (68.19%)
[06/08 21:54:14    315s] (I)       blocked tracks on layer10 : = 765 / 1406 (54.41%)
[06/08 21:54:14    315s] (I)       After initializing Early Global Route syMemory usage = 1312.8 MB
[06/08 21:54:14    315s] (I)       Finished Loading and Dumping File ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1312.81 MB )
[06/08 21:54:14    315s] (I)       Reset routing kernel
[06/08 21:54:14    315s] (I)       Started Global Routing ( Curr Mem: 1312.81 MB )
[06/08 21:54:14    315s] (I)       ============= Initialization =============
[06/08 21:54:14    315s] (I)       totalPins=2068  totalGlobalPin=1906 (92.17%)
[06/08 21:54:14    315s] (I)       Started Net group 1 ( Curr Mem: 1312.81 MB )
[06/08 21:54:14    315s] (I)       Started Build MST ( Curr Mem: 1312.81 MB )
[06/08 21:54:14    315s] (I)       Generate topology with single threads
[06/08 21:54:14    315s] (I)       Finished Build MST ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1312.81 MB )
[06/08 21:54:14    315s] (I)       total 2D Cap : 56508 = (26808 H, 29700 V)
[06/08 21:54:14    315s] [NR-eGR] Layer group 1: route 696 net(s) in layer range [2, 10]
[06/08 21:54:14    315s] (I)       
[06/08 21:54:14    315s] (I)       ============  Phase 1a Route ============
[06/08 21:54:14    315s] (I)       Started Phase 1a ( Curr Mem: 1312.81 MB )
[06/08 21:54:14    315s] (I)       Started Pattern routing ( Curr Mem: 1312.81 MB )
[06/08 21:54:14    315s] (I)       Finished Pattern routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1312.81 MB )
[06/08 21:54:14    315s] (I)       Usage: 2453 = (1287 H, 1166 V) = (4.80% H, 3.93% V) = (1.802e+03um H, 1.632e+03um V)
[06/08 21:54:14    315s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1312.81 MB )
[06/08 21:54:14    315s] (I)       
[06/08 21:54:14    315s] (I)       ============  Phase 1b Route ============
[06/08 21:54:14    315s] (I)       Started Phase 1b ( Curr Mem: 1312.81 MB )
[06/08 21:54:14    315s] (I)       Usage: 2453 = (1287 H, 1166 V) = (4.80% H, 3.93% V) = (1.802e+03um H, 1.632e+03um V)
[06/08 21:54:14    315s] (I)       Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 3.434200e+03um
[06/08 21:54:14    315s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1312.81 MB )
[06/08 21:54:14    315s] (I)       
[06/08 21:54:14    315s] (I)       ============  Phase 1c Route ============
[06/08 21:54:14    315s] (I)       Started Phase 1c ( Curr Mem: 1312.81 MB )
[06/08 21:54:14    315s] (I)       Usage: 2453 = (1287 H, 1166 V) = (4.80% H, 3.93% V) = (1.802e+03um H, 1.632e+03um V)
[06/08 21:54:14    315s] (I)       Finished Phase 1c ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1312.81 MB )
[06/08 21:54:14    315s] (I)       
[06/08 21:54:14    315s] (I)       ============  Phase 1d Route ============
[06/08 21:54:14    315s] (I)       Started Phase 1d ( Curr Mem: 1312.81 MB )
[06/08 21:54:14    315s] (I)       Usage: 2453 = (1287 H, 1166 V) = (4.80% H, 3.93% V) = (1.802e+03um H, 1.632e+03um V)
[06/08 21:54:14    315s] (I)       Finished Phase 1d ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1312.81 MB )
[06/08 21:54:14    315s] (I)       
[06/08 21:54:14    315s] (I)       ============  Phase 1e Route ============
[06/08 21:54:14    315s] (I)       Started Phase 1e ( Curr Mem: 1312.81 MB )
[06/08 21:54:14    315s] (I)       Started Route legalization ( Curr Mem: 1312.81 MB )
[06/08 21:54:14    315s] (I)       Finished Route legalization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1312.81 MB )
[06/08 21:54:14    315s] (I)       Usage: 2453 = (1287 H, 1166 V) = (4.80% H, 3.93% V) = (1.802e+03um H, 1.632e+03um V)
[06/08 21:54:14    315s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 3.434200e+03um
[06/08 21:54:14    315s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1312.81 MB )
[06/08 21:54:14    315s] (I)       Started Layer assignment ( Curr Mem: 1312.81 MB )
[06/08 21:54:14    315s] (I)       Current Layer assignment [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1312.81 MB )
[06/08 21:54:14    315s] (I)       Running layer assignment with 1 threads
[06/08 21:54:14    315s] (I)       Finished Layer assignment ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1312.81 MB )
[06/08 21:54:14    315s] (I)       Finished Net group 1 ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1312.81 MB )
[06/08 21:54:14    315s] (I)       
[06/08 21:54:14    315s] (I)       ============  Phase 1l Route ============
[06/08 21:54:14    315s] (I)       Started Phase 1l ( Curr Mem: 1312.81 MB )
[06/08 21:54:14    315s] (I)       Finished Phase 1l ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1312.81 MB )
[06/08 21:54:14    315s] (I)       
[06/08 21:54:14    315s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[06/08 21:54:14    315s] [NR-eGR]                        OverCon            
[06/08 21:54:14    315s] [NR-eGR]                         #Gcell     %Gcell
[06/08 21:54:14    315s] [NR-eGR]       Layer                (1)    OverCon 
[06/08 21:54:14    315s] [NR-eGR] ----------------------------------------------
[06/08 21:54:14    315s] [NR-eGR]  metal1  (1)         0( 0.00%)   ( 0.00%) 
[06/08 21:54:14    315s] [NR-eGR]  metal2  (2)         2( 0.12%)   ( 0.12%) 
[06/08 21:54:14    315s] [NR-eGR]  metal3  (3)         0( 0.00%)   ( 0.00%) 
[06/08 21:54:14    315s] [NR-eGR]  metal4  (4)         0( 0.00%)   ( 0.00%) 
[06/08 21:54:14    315s] [NR-eGR]  metal5  (5)         0( 0.00%)   ( 0.00%) 
[06/08 21:54:14    315s] [NR-eGR]  metal6  (6)         0( 0.00%)   ( 0.00%) 
[06/08 21:54:14    315s] [NR-eGR]  metal7  (7)         0( 0.00%)   ( 0.00%) 
[06/08 21:54:14    315s] [NR-eGR]  metal8  (8)         0( 0.00%)   ( 0.00%) 
[06/08 21:54:14    315s] [NR-eGR]  metal9  (9)         0( 0.00%)   ( 0.00%) 
[06/08 21:54:14    315s] [NR-eGR] metal10 (10)         0( 0.00%)   ( 0.00%) 
[06/08 21:54:14    315s] [NR-eGR] ----------------------------------------------
[06/08 21:54:14    315s] [NR-eGR] Total                2( 0.02%)   ( 0.02%) 
[06/08 21:54:14    315s] [NR-eGR] 
[06/08 21:54:14    315s] (I)       Finished Global Routing ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1312.81 MB )
[06/08 21:54:14    315s] (I)       total 2D Cap : 57072 = (26893 H, 30179 V)
[06/08 21:54:14    315s] [NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[06/08 21:54:14    315s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[06/08 21:54:14    315s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1312.81 MB )
[06/08 21:54:14    315s] OPERPROF: Starting HotSpotCal at level 1, MEM:1312.8M
[06/08 21:54:14    315s] [hotspot] +------------+---------------+---------------+
[06/08 21:54:14    315s] [hotspot] |            |   max hotspot | total hotspot |
[06/08 21:54:14    315s] [hotspot] +------------+---------------+---------------+
[06/08 21:54:14    315s] [hotspot] | normalized |          0.00 |          0.00 |
[06/08 21:54:14    315s] [hotspot] +------------+---------------+---------------+
[06/08 21:54:14    315s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[06/08 21:54:14    315s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[06/08 21:54:14    315s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.000, REAL:0.000, MEM:1312.8M
[06/08 21:54:14    315s] Starting delay calculation for Setup views
[06/08 21:54:14    315s] #################################################################################
[06/08 21:54:14    315s] # Design Stage: PreRoute
[06/08 21:54:14    315s] # Design Name: tile_pe
[06/08 21:54:14    315s] # Design Mode: 45nm
[06/08 21:54:14    315s] # Analysis Mode: MMMC Non-OCV 
[06/08 21:54:14    315s] # Parasitics Mode: No SPEF/RCDB
[06/08 21:54:14    315s] # Signoff Settings: SI Off 
[06/08 21:54:14    315s] #################################################################################
[06/08 21:54:14    315s] Calculate delays in BcWc mode...
[06/08 21:54:14    315s] Topological Sorting (REAL = 0:00:00.0, MEM = 1302.8M, InitMEM = 1302.8M)
[06/08 21:54:14    315s] Start delay calculation (fullDC) (1 T). (MEM=1302.81)
[06/08 21:54:14    315s] End AAE Lib Interpolated Model. (MEM=1319.02 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[06/08 21:54:14    316s] Total number of fetched objects 770
[06/08 21:54:14    316s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[06/08 21:54:14    316s] End delay calculation. (MEM=1334.7 CPU=0:00:00.1 REAL=0:00:00.0)
[06/08 21:54:14    316s] End delay calculation (fullDC). (MEM=1334.7 CPU=0:00:00.1 REAL=0:00:00.0)
[06/08 21:54:14    316s] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 1334.7M) ***
[06/08 21:54:14    316s] *** Done Building Timing Graph (cpu=0:00:00.1 real=0:00:00.0 totSessionCpu=0:05:16 mem=1334.7M)
[06/08 21:54:14    316s] Reported timing to dir ./timingReports
[06/08 21:54:14    316s] **optDesign ... cpu = 0:00:10, real = 0:00:10, mem = 1097.6M, totSessionCpu=0:05:16 **
[06/08 21:54:14    316s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1289.7M
[06/08 21:54:14    316s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.000, REAL:0.003, MEM:1289.7M
[06/08 21:54:14    316s] 
------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 worst 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.001  |  0.001  |  0.217  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   136   |   48    |   136   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 68.301%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:10, real = 0:00:10, mem = 1098.3M, totSessionCpu=0:05:16 **
[06/08 21:54:14    316s] *** Finished optDesign ***
[06/08 21:54:14    316s] 
[06/08 21:54:14    316s] 	OPT_RUNTIME:          optDesign (count =  3): (cpu=0:00:10.8 real=0:00:11.4)
[06/08 21:54:14    316s] 	OPT_RUNTIME:           simplify (count =  1): (cpu=0:00:00.7 real=0:00:00.7)
[06/08 21:54:14    316s] 	OPT_RUNTIME:                ofo (count =  1): (cpu=0:00:02.9 real=0:00:02.9)
[06/08 21:54:14    316s] 	OPT_RUNTIME:            reclaim (count =  2): (cpu=0:00:01.0 real=0:00:01.0)
[06/08 21:54:14    316s] 	OPT_RUNTIME:            rePlace (count =  1): (cpu=0:00:00.9 real=0:00:00.9)
[06/08 21:54:14    316s] 	OPT_RUNTIME:                wns (count =  1): (cpu=0:00:02.7 real=0:00:02.7)
[06/08 21:54:14    316s] Info: pop threads available for lower-level modules during optimization.
[06/08 21:54:14    316s] Deleting Lib Analyzer.
[06/08 21:54:14    316s] clean pInstBBox. size 0
[06/08 21:54:14    316s] All LLGs are deleted
[06/08 21:54:14    316s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1305.0M
[06/08 21:54:14    316s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1305.0M
[06/08 21:54:14    316s] Deleting Cell Server ...
[06/08 21:54:14    316s] #optDebug: fT-D <X 1 0 0 0>
[06/08 21:54:14    316s] VSMManager cleared!
[06/08 21:54:14    316s] **place_opt_design ... cpu = 0:00:12, real = 0:00:14, mem = 1228.0M **
[06/08 21:54:14    316s] *** Finished GigaPlace ***
[06/08 21:54:14    316s] 
[06/08 21:54:14    316s] *** Summary of all messages that are not suppressed in this session:
[06/08 21:54:14    316s] Severity  ID               Count  Summary                                  
[06/08 21:54:14    316s] WARNING   IMPEXT-6197          3  The Cap table file is not specified. Thi...
[06/08 21:54:14    316s] WARNING   IMPEXT-2882          9  Unable to find the resistance for via '%...
[06/08 21:54:14    316s] WARNING   IMPSP-9025           2  No scan chain specified/traced.          
[06/08 21:54:14    316s] WARNING   IMPOPT-576           1  %d nets have unplaced terms.             
[06/08 21:54:14    316s] WARNING   IMPOPT-665         109  %s : Net has unplaced terms or is connec...
[06/08 21:54:14    316s] *** Message Summary: 124 warning(s), 0 error(s)
[06/08 21:54:14    316s] 
[06/08 21:54:14    316s] 
[06/08 21:54:14    316s] =============================================================================================
[06/08 21:54:14    316s]  Final TAT Report for place_opt_design
[06/08 21:54:14    316s] =============================================================================================
[06/08 21:54:14    316s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[06/08 21:54:14    316s] ---------------------------------------------------------------------------------------------
[06/08 21:54:14    316s] [ WnsOpt                 ]      1   0:00:02.6  (  19.0 % )     0:00:02.7 /  0:00:02.7    1.0
[06/08 21:54:14    316s] [ GlobalOpt              ]      1   0:00:02.9  (  20.9 % )     0:00:02.9 /  0:00:02.9    1.0
[06/08 21:54:14    316s] [ DrvOpt                 ]      1   0:00:00.8  (   5.7 % )     0:00:00.8 /  0:00:00.8    1.0
[06/08 21:54:14    316s] [ SimplifyNetlist        ]      1   0:00:00.7  (   5.3 % )     0:00:00.7 /  0:00:00.7    1.0
[06/08 21:54:14    316s] [ AreaOpt                ]      2   0:00:01.0  (   7.0 % )     0:00:01.0 /  0:00:01.0    1.0
[06/08 21:54:14    316s] [ ViewPruning            ]      8   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[06/08 21:54:14    316s] [ IncrReplace            ]      1   0:00:00.9  (   6.5 % )     0:00:00.9 /  0:00:00.9    1.0
[06/08 21:54:14    316s] [ RefinePlace            ]      2   0:00:00.1  (   0.5 % )     0:00:00.1 /  0:00:00.1    0.9
[06/08 21:54:14    316s] [ TimingUpdate           ]      4   0:00:00.0  (   0.2 % )     0:00:00.3 /  0:00:00.3    0.9
[06/08 21:54:14    316s] [ FullDelayCalc          ]      2   0:00:00.3  (   2.2 % )     0:00:00.3 /  0:00:00.3    0.9
[06/08 21:54:14    316s] [ OptSummaryReport       ]      2   0:00:00.0  (   0.1 % )     0:00:00.8 /  0:00:00.3    0.4
[06/08 21:54:14    316s] [ TimingReport           ]      2   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[06/08 21:54:14    316s] [ DrvReport              ]      2   0:00:00.5  (   3.3 % )     0:00:00.5 /  0:00:00.0    0.0
[06/08 21:54:14    316s] [ GenerateReports        ]      1   0:00:00.1  (   0.6 % )     0:00:00.1 /  0:00:00.1    1.0
[06/08 21:54:14    316s] [ MISC                   ]          0:00:04.0  (  28.6 % )     0:00:04.0 /  0:00:02.8    0.7
[06/08 21:54:14    316s] ---------------------------------------------------------------------------------------------
[06/08 21:54:14    316s]  place_opt_design TOTAL             0:00:13.9  ( 100.0 % )     0:00:13.9 /  0:00:12.3    0.9
[06/08 21:54:14    316s] ---------------------------------------------------------------------------------------------
[06/08 21:54:14    316s] 
[06/08 21:54:22    316s] <CMD> timeDesign -preCTS
[06/08 21:54:22    316s] #optDebug: fT-S <1 1 0 0 0>
[06/08 21:54:22    316s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:54:22    316s] All LLGs are deleted
[06/08 21:54:22    316s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1231.2M
[06/08 21:54:22    316s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1231.2M
[06/08 21:54:22    316s] Start to check current routing status for nets...
[06/08 21:54:22    316s] All nets are already routed correctly.
[06/08 21:54:22    316s] End to check current routing status for nets (mem=1231.2M)
[06/08 21:54:22    316s] Effort level <high> specified for reg2reg path_group
[06/08 21:54:22    316s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1233.2M
[06/08 21:54:22    316s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1233.2M
[06/08 21:54:22    316s] Fast DP-INIT is on for default
[06/08 21:54:22    316s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.010, REAL:0.006, MEM:1249.9M
[06/08 21:54:22    316s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.007, MEM:1249.9M
[06/08 21:54:22    316s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1249.9M
[06/08 21:54:22    316s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1249.9M
[06/08 21:54:22    316s] 
------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Setup views included:
 worst 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.001  |  0.001  |  0.217  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   136   |   48    |   136   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 68.301%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
Reported timing to dir ./timingReports
[06/08 21:54:22    316s] Total CPU time: 0.15 sec
[06/08 21:54:22    316s] Total Real time: 0.0 sec
[06/08 21:54:22    316s] Total Memory Usage: 1247.945312 Mbytes
[06/08 21:54:22    316s] 
[06/08 21:54:22    316s] =============================================================================================
[06/08 21:54:22    316s]  Final TAT Report for timeDesign
[06/08 21:54:22    316s] =============================================================================================
[06/08 21:54:22    316s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[06/08 21:54:22    316s] ---------------------------------------------------------------------------------------------
[06/08 21:54:22    316s] [ ViewPruning            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[06/08 21:54:22    316s] [ TimingUpdate           ]      1   0:00:00.0  (   1.7 % )     0:00:00.0 /  0:00:00.0    1.0
[06/08 21:54:22    316s] [ OptSummaryReport       ]      1   0:00:00.0  (   1.7 % )     0:00:00.6 /  0:00:00.1    0.2
[06/08 21:54:22    316s] [ TimingReport           ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    1.7
[06/08 21:54:22    316s] [ DrvReport              ]      1   0:00:00.4  (  74.5 % )     0:00:00.4 /  0:00:00.0    0.0
[06/08 21:54:22    316s] [ GenerateReports        ]      1   0:00:00.1  (  15.1 % )     0:00:00.1 /  0:00:00.1    0.9
[06/08 21:54:22    316s] [ ReportTranViolation    ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    5.1
[06/08 21:54:22    316s] [ ReportCapViolation     ]      1   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.0
[06/08 21:54:22    316s] [ ReportFanoutViolation  ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[06/08 21:54:22    316s] [ ReportLenViolation     ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[06/08 21:54:22    316s] [ GenerateDrvReportData  ]      1   0:00:00.0  (   1.0 % )     0:00:00.0 /  0:00:00.0    1.7
[06/08 21:54:22    316s] [ ReportAnalysisSummary  ]      2   0:00:00.0  (   1.0 % )     0:00:00.0 /  0:00:00.0    1.7
[06/08 21:54:22    316s] [ MISC                   ]          0:00:00.0  (   4.1 % )     0:00:00.0 /  0:00:00.0    0.8
[06/08 21:54:22    316s] ---------------------------------------------------------------------------------------------
[06/08 21:54:22    316s]  timeDesign TOTAL                   0:00:00.6  ( 100.0 % )     0:00:00.6 /  0:00:00.2    0.3
[06/08 21:54:22    316s] ---------------------------------------------------------------------------------------------
[06/08 21:54:22    316s] 
[06/08 21:54:22    316s] Info: pop threads available for lower-level modules during optimization.
[06/08 21:54:29    316s] <CMD> timeDesign -preCTS -hold
[06/08 21:54:29    316s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:54:29    316s] All LLGs are deleted
[06/08 21:54:29    316s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1218.7M
[06/08 21:54:29    316s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1218.7M
[06/08 21:54:29    316s] Start to check current routing status for nets...
[06/08 21:54:29    316s] All nets are already routed correctly.
[06/08 21:54:29    316s] End to check current routing status for nets (mem=1218.7M)
[06/08 21:54:29    316s] Effort level <high> specified for reg2reg path_group
[06/08 21:54:29    316s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1226.8M
[06/08 21:54:29    316s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1226.8M
[06/08 21:54:29    316s] Fast DP-INIT is on for default
[06/08 21:54:29    316s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.010, REAL:0.006, MEM:1226.8M
[06/08 21:54:29    316s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.006, MEM:1226.8M
[06/08 21:54:29    316s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1226.8M
[06/08 21:54:29    316s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1226.8M
[06/08 21:54:29    316s] Starting delay calculation for Hold views
[06/08 21:54:29    317s] #################################################################################
[06/08 21:54:29    317s] # Design Stage: PreRoute
[06/08 21:54:29    317s] # Design Name: tile_pe
[06/08 21:54:29    317s] # Design Mode: 45nm
[06/08 21:54:29    317s] # Analysis Mode: MMMC Non-OCV 
[06/08 21:54:29    317s] # Parasitics Mode: No SPEF/RCDB
[06/08 21:54:29    317s] # Signoff Settings: SI Off 
[06/08 21:54:29    317s] #################################################################################
[06/08 21:54:29    317s] Calculate delays in BcWc mode...
[06/08 21:54:29    317s] Topological Sorting (REAL = 0:00:00.0, MEM = 1224.8M, InitMEM = 1224.8M)
[06/08 21:54:29    317s] Start delay calculation (fullDC) (1 T). (MEM=1224.77)
[06/08 21:54:29    317s] *** Calculating scaling factor for fast libraries using the default operating condition of each library.
[06/08 21:54:29    317s] End AAE Lib Interpolated Model. (MEM=1240.98 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[06/08 21:54:29    317s] **WARN: (IMPESI-3014):	The RC network is incomplete for net x_reg_out[7]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[06/08 21:54:29    317s] **WARN: (IMPESI-3014):	The RC network is incomplete for net x_reg_out[6]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[06/08 21:54:29    317s] **WARN: (IMPESI-3014):	The RC network is incomplete for net x_reg_out[5]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[06/08 21:54:29    317s] **WARN: (IMPESI-3014):	The RC network is incomplete for net x_reg_out[4]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[06/08 21:54:29    317s] **WARN: (IMPESI-3014):	The RC network is incomplete for net x_reg_out[1]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[06/08 21:54:29    317s] **WARN: (IMPESI-3014):	The RC network is incomplete for net x_reg_out[0]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[06/08 21:54:29    317s] Total number of fetched objects 770
[06/08 21:54:29    317s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[06/08 21:54:29    317s] End delay calculation. (MEM=1256.66 CPU=0:00:00.1 REAL=0:00:00.0)
[06/08 21:54:29    317s] End delay calculation (fullDC). (MEM=1256.66 CPU=0:00:00.1 REAL=0:00:00.0)
[06/08 21:54:29    317s] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 1256.7M) ***
[06/08 21:54:29    317s] Turning on fast DC mode./n*** Done Building Timing Graph (cpu=0:00:00.1 real=0:00:00.0 totSessionCpu=0:05:17 mem=1256.7M)
[06/08 21:54:29    317s] 
------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Hold  views included:
 fast 

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.099  | -0.001  | -0.099  |
|           TNS (ns):| -4.717  | -0.001  | -4.716  |
|    Violating Paths:|   49    |    1    |   48    |
|          All Paths:|   136   |   48    |   136   |
+--------------------+---------+---------+---------+

Density: 68.301%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
Reported timing to dir ./timingReports
[06/08 21:54:29    317s] Total CPU time: 0.25 sec
[06/08 21:54:29    317s] Total Real time: 1.0 sec
[06/08 21:54:29    317s] Total Memory Usage: 1188.453125 Mbytes
[06/08 21:54:29    317s] 
[06/08 21:54:29    317s] =============================================================================================
[06/08 21:54:29    317s]  Final TAT Report for timeDesign
[06/08 21:54:29    317s] =============================================================================================
[06/08 21:54:29    317s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[06/08 21:54:29    317s] ---------------------------------------------------------------------------------------------
[06/08 21:54:29    317s] [ ViewPruning            ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[06/08 21:54:29    317s] [ TimingUpdate           ]      1   0:00:00.0  (   3.8 % )     0:00:00.1 /  0:00:00.1    1.0
[06/08 21:54:29    317s] [ FullDelayCalc          ]      1   0:00:00.1  (  47.6 % )     0:00:00.1 /  0:00:00.1    1.0
[06/08 21:54:29    317s] [ OptSummaryReport       ]      1   0:00:00.0  (   3.8 % )     0:00:00.2 /  0:00:00.2    1.0
[06/08 21:54:29    317s] [ TimingReport           ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    1.7
[06/08 21:54:29    317s] [ GenerateReports        ]      1   0:00:00.0  (  17.6 % )     0:00:00.0 /  0:00:00.0    0.9
[06/08 21:54:29    317s] [ ReportAnalysisSummary  ]      2   0:00:00.0  (   2.1 % )     0:00:00.0 /  0:00:00.0    1.9
[06/08 21:54:29    317s] [ MISC                   ]          0:00:00.1  (  24.9 % )     0:00:00.1 /  0:00:00.1    0.9
[06/08 21:54:29    317s] ---------------------------------------------------------------------------------------------
[06/08 21:54:29    317s]  timeDesign TOTAL                   0:00:00.3  ( 100.0 % )     0:00:00.3 /  0:00:00.3    1.0
[06/08 21:54:29    317s] ---------------------------------------------------------------------------------------------
[06/08 21:54:29    317s] 
[06/08 21:54:46    317s] <CMD> create_ccopt_clock_tree_spec
[06/08 21:54:46    317s] Creating clock tree spec for modes (timing configs): synth
[06/08 21:54:46    317s] extract_clock_generator_skew_groups=true: create_ccopt_clock_tree_spec will generate skew groups with a name prefix of "_clock_gen" to balance clock generator connected flops with the clock generator they drive.
[06/08 21:54:46    317s] Creating Cell Server ...(0, 0, 0, 0)
[06/08 21:54:46    317s] Summary for sequential cells identification: 
[06/08 21:54:46    317s]   Identified SBFF number: 16
[06/08 21:54:46    317s]   Identified MBFF number: 0
[06/08 21:54:46    317s]   Identified SB Latch number: 0
[06/08 21:54:46    317s]   Identified MB Latch number: 0
[06/08 21:54:46    317s]   Not identified SBFF number: 0
[06/08 21:54:46    317s]   Not identified MBFF number: 0
[06/08 21:54:46    317s]   Not identified SB Latch number: 0
[06/08 21:54:46    317s]   Not identified MB Latch number: 0
[06/08 21:54:46    317s]   Number of sequential cells which are not FFs: 13
[06/08 21:54:46    317s]  Visiting view : worst
[06/08 21:54:46    317s]    : PowerDomain = none : Weighted F : unweighted  = 8.40 (1.000) with rcCorner = 0
[06/08 21:54:46    317s]    : PowerDomain = none : Weighted F : unweighted  = 6.60 (1.000) with rcCorner = -1
[06/08 21:54:46    317s]  Visiting view : fast
[06/08 21:54:46    317s]    : PowerDomain = none : Weighted F : unweighted  = 6.00 (1.000) with rcCorner = 0
[06/08 21:54:46    317s]    : PowerDomain = none : Weighted F : unweighted  = 4.50 (1.000) with rcCorner = -1
[06/08 21:54:46    317s]  Setting StdDelay to 8.40
[06/08 21:54:46    317s] Creating Cell Server, finished. 
[06/08 21:54:46    317s] 
[06/08 21:54:46    317s] Reset timing graph...
[06/08 21:54:46    317s] Ignoring AAE DB Resetting ...
[06/08 21:54:46    317s] Reset timing graph done.
[06/08 21:54:46    317s] Ignoring AAE DB Resetting ...
[06/08 21:54:47    317s] Analyzing clock structure...
[06/08 21:54:47    318s] Analyzing clock structure done.
[06/08 21:54:47    318s] Reset timing graph...
[06/08 21:54:47    318s] Ignoring AAE DB Resetting ...
[06/08 21:54:47    318s] Reset timing graph done.
[06/08 21:54:47    318s] Extracting original clock gating for clk...
[06/08 21:54:47    318s]   clock_tree clk contains 48 sinks and 0 clock gates.
[06/08 21:54:47    318s]   Extraction for clk complete.
[06/08 21:54:47    318s] Extracting original clock gating for clk done.
[06/08 21:54:47    318s] The skew group clk/synth was created. It contains 48 sinks and 1 sources.
[06/08 21:54:47    318s] Checking clock tree convergence...
[06/08 21:54:47    318s] Checking clock tree convergence done.
[06/08 21:54:59    318s] <CMD> ctd_win -side none -id ctd_window
[06/08 21:54:59    318s] Clock tree timing engine global stage delay update for worst:setup.late...
[06/08 21:54:59    318s] Turning off fast DC mode./nEnd AAE Lib Interpolated Model. (MEM=1201.25 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[06/08 21:54:59    318s] (I)       Initializing Steiner engine. 
[06/08 21:54:59    318s] Clock tree timing engine global stage delay update for worst:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[06/08 21:55:04    319s] <CMD> ccopt_design
[06/08 21:55:04    319s] #% Begin ccopt_design (date=06/08 21:55:04, mem=990.3M)
[06/08 21:55:04    319s] Runtime...
[06/08 21:55:04    319s] **INFO: User's settings:
[06/08 21:55:04    319s] setNanoRouteMode -extractThirdPartyCompatible  false
[06/08 21:55:04    319s] setNanoRouteMode -grouteExpTdStdDelay          8.4
[06/08 21:55:04    319s] setDesignMode -process                         45
[06/08 21:55:04    319s] setExtractRCMode -coupling_c_th                0.1
[06/08 21:55:04    319s] setExtractRCMode -engine                       preRoute
[06/08 21:55:04    319s] setExtractRCMode -relative_c_th                1
[06/08 21:55:04    319s] setExtractRCMode -total_c_th                   0
[06/08 21:55:04    319s] setDelayCalMode -enable_high_fanout            true
[06/08 21:55:04    319s] setDelayCalMode -eng_copyNetPropToNewNet       true
[06/08 21:55:04    319s] setDelayCalMode -engine                        aae
[06/08 21:55:04    319s] setDelayCalMode -ignoreNetLoad                 false
[06/08 21:55:04    319s] setOptMode -activeHoldViews                    { fast }
[06/08 21:55:04    319s] setOptMode -activeSetupViews                   { worst }
[06/08 21:55:04    319s] setOptMode -autoSetupViews                     { worst}
[06/08 21:55:04    319s] setOptMode -autoTDGRSetupViews                 { worst}
[06/08 21:55:04    319s] setOptMode -drcMargin                          0
[06/08 21:55:04    319s] setOptMode -fixDrc                             true
[06/08 21:55:04    319s] setOptMode -optimizeFF                         true
[06/08 21:55:04    319s] setOptMode -preserveAllSequential              true
[06/08 21:55:04    319s] setOptMode -setupTargetSlack                   0
[06/08 21:55:04    319s] 
[06/08 21:55:04    319s] (ccopt_design): CTS Engine: auto. Used Spec: pre-existing CCOPT spec.
[06/08 21:55:04    319s] Placement constraints of type 'region' or 'fence' will not be downgraded to 'guide' because the property change_fences_to_guides has been set to false.
[06/08 21:55:04    319s] Set place::cacheFPlanSiteMark to 1
[06/08 21:55:04    319s] 'setDesignMode -flowEffort standard' => 'setOptMode -usefulSkewCCOpt standard' 
[06/08 21:55:04    319s] Using CCOpt effort standard.
[06/08 21:55:04    319s] CCOpt::Phase::Initialization...
[06/08 21:55:04    319s] Check Prerequisites...
[06/08 21:55:04    319s] Leaving CCOpt scope - CheckPlace...
[06/08 21:55:04    319s] OPERPROF: Starting checkPlace at level 1, MEM:1231.9M
[06/08 21:55:04    319s] #spOpts: N=45 
[06/08 21:55:04    319s] All LLGs are deleted
[06/08 21:55:04    319s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1231.9M
[06/08 21:55:04    319s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1231.9M
[06/08 21:55:04    319s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1231.9M
[06/08 21:55:04    319s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1231.9M
[06/08 21:55:04    319s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[06/08 21:55:04    319s] SiteArray: non-trimmed site array dimensions = 23 x 227
[06/08 21:55:04    319s] SiteArray: use 24,576 bytes
[06/08 21:55:04    319s] SiteArray: current memory after site array memory allocation 1263.9M
[06/08 21:55:04    319s] SiteArray: FP blocked sites are writable
[06/08 21:55:04    319s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.010, REAL:0.005, MEM:1263.9M
[06/08 21:55:04    319s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.005, MEM:1263.9M
[06/08 21:55:04    319s] Begin checking placement ... (start mem=1231.9M, init mem=1263.9M)
[06/08 21:55:04    319s] 
[06/08 21:55:04    319s] Running CheckPlace using 1 thread in normal mode...
[06/08 21:55:04    319s] 
[06/08 21:55:04    319s] ...checkPlace normal is done!
[06/08 21:55:04    319s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:1263.9M
[06/08 21:55:04    319s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.000, REAL:0.000, MEM:1263.9M
[06/08 21:55:04    319s] *info: Placed = 627           
[06/08 21:55:04    319s] *info: Unplaced = 0           
[06/08 21:55:04    319s] Placement Density:68.30%(949/1389)
[06/08 21:55:04    319s] Placement Density (including fixed std cells):68.30%(949/1389)
[06/08 21:55:04    319s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1263.9M
[06/08 21:55:04    319s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1263.9M
[06/08 21:55:04    319s] Finished checkPlace (total: cpu=0:00:00.0, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=1263.9M)
[06/08 21:55:04    319s] OPERPROF: Finished checkPlace at level 1, CPU:0.010, REAL:0.012, MEM:1263.9M
[06/08 21:55:04    319s] Leaving CCOpt scope - CheckPlace done. (took cpu=0:00:00.0 real=0:00:00.0)
[06/08 21:55:04    319s] Innovus will update I/O latencies
[06/08 21:55:04    319s] Found 0 ideal nets, 0 pins with transition annotations, 0 instances with delay annotations, 0 nets with delay annotations, refer to logv for details.
[06/08 21:55:04    319s] 
[06/08 21:55:04    319s] 
[06/08 21:55:04    319s] 
[06/08 21:55:04    319s] Check Prerequisites done. (took cpu=0:00:00.0 real=0:00:00.0)
[06/08 21:55:04    319s] CCOpt::Phase::Initialization done. (took cpu=0:00:00.0 real=0:00:00.0)
[06/08 21:55:04    319s] Executing ccopt post-processing.
[06/08 21:55:04    319s] Synthesizing clock trees with CCOpt...
[06/08 21:55:04    319s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[06/08 21:55:04    319s] CCOpt::Phase::PreparingToBalance...
[06/08 21:55:04    319s] Leaving CCOpt scope - Initializing power interface...
[06/08 21:55:04    319s] Leaving CCOpt scope - Initializing power interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[06/08 21:55:04    319s] 
[06/08 21:55:04    319s] Positive (advancing) pin insertion delays
[06/08 21:55:04    319s] =========================================
[06/08 21:55:04    319s] 
[06/08 21:55:04    319s] Found 0 advancing pin insertion delay (0.000% of 48 clock tree sinks)
[06/08 21:55:04    319s] 
[06/08 21:55:04    319s] Negative (delaying) pin insertion delays
[06/08 21:55:04    319s] ========================================
[06/08 21:55:04    319s] 
[06/08 21:55:04    319s] Found 0 delaying pin insertion delay (0.000% of 48 clock tree sinks)
[06/08 21:55:04    319s] Notify start of optimization...
[06/08 21:55:04    319s] Notify start of optimization done.
[06/08 21:55:04    319s] Leaving CCOpt scope - optDesignGlobalRouteStep...
[06/08 21:55:04    319s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:04    319s] All LLGs are deleted
[06/08 21:55:04    319s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1263.9M
[06/08 21:55:04    319s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1263.9M
[06/08 21:55:04    319s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:04    319s] ### Creating LA Mngr. totSessionCpu=0:05:19 mem=1263.9M
[06/08 21:55:04    319s] ### Creating LA Mngr, finished. totSessionCpu=0:05:19 mem=1263.9M
[06/08 21:55:04    319s] (I)       Started Loading and Dumping File ( Curr Mem: 1263.94 MB )
[06/08 21:55:04    319s] (I)       Reading DB...
[06/08 21:55:04    319s] (I)       Read data from FE... (mem=1263.9M)
[06/08 21:55:04    319s] (I)       Read nodes and places... (mem=1263.9M)
[06/08 21:55:04    319s] (I)       Done Read nodes and places (cpu=0.000s, mem=1263.9M)
[06/08 21:55:04    319s] (I)       Read nets... (mem=1263.9M)
[06/08 21:55:04    319s] (I)       Done Read nets (cpu=0.000s, mem=1263.9M)
[06/08 21:55:04    319s] (I)       Done Read data from FE (cpu=0.000s, mem=1263.9M)
[06/08 21:55:04    319s] (I)       before initializing RouteDB syMemory usage = 1263.9 MB
[06/08 21:55:04    319s] (I)       == Non-default Options ==
[06/08 21:55:04    319s] (I)       Maximum routing layer                              : 10
[06/08 21:55:04    319s] (I)       Counted 1186 PG shapes. We will not process PG shapes layer by layer.
[06/08 21:55:04    319s] (I)       Use row-based GCell size
[06/08 21:55:04    319s] (I)       GCell unit size  : 2800
[06/08 21:55:04    319s] (I)       GCell multiplier : 1
[06/08 21:55:04    319s] (I)       build grid graph
[06/08 21:55:04    319s] (I)       build grid graph start
[06/08 21:55:04    319s] [NR-eGR] Track table information for default rule: 
[06/08 21:55:04    319s] [NR-eGR] metal1 has no routable track
[06/08 21:55:04    319s] [NR-eGR] metal2 has single uniform track structure
[06/08 21:55:04    319s] [NR-eGR] metal3 has single uniform track structure
[06/08 21:55:04    319s] [NR-eGR] metal4 has single uniform track structure
[06/08 21:55:04    319s] [NR-eGR] metal5 has single uniform track structure
[06/08 21:55:04    319s] [NR-eGR] metal6 has single uniform track structure
[06/08 21:55:04    319s] [NR-eGR] metal7 has single uniform track structure
[06/08 21:55:04    319s] [NR-eGR] metal8 has single uniform track structure
[06/08 21:55:04    319s] [NR-eGR] metal9 has single uniform track structure
[06/08 21:55:04    319s] [NR-eGR] metal10 has single uniform track structure
[06/08 21:55:04    319s] (I)       build grid graph end
[06/08 21:55:04    319s] (I)       ===========================================================================
[06/08 21:55:04    319s] (I)       == Report All Rule Vias ==
[06/08 21:55:04    319s] (I)       ===========================================================================
[06/08 21:55:04    319s] (I)        Via Rule : (Default)
[06/08 21:55:04    319s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[06/08 21:55:04    319s] (I)       ---------------------------------------------------------------------------
[06/08 21:55:04    319s] (I)        1    9 : via1_8                      9 : via1_8                   
[06/08 21:55:04    319s] (I)        2   10 : via2_8                     10 : via2_8                   
[06/08 21:55:04    319s] (I)        3   19 : via3_2                     19 : via3_2                   
[06/08 21:55:04    319s] (I)        4   22 : via4_0                     22 : via4_0                   
[06/08 21:55:04    319s] (I)        5   23 : via5_0                     23 : via5_0                   
[06/08 21:55:04    319s] (I)        6   24 : via6_0                     24 : via6_0                   
[06/08 21:55:04    319s] (I)        7   25 : via7_0                     25 : via7_0                   
[06/08 21:55:04    319s] (I)        8   26 : via8_0                     26 : via8_0                   
[06/08 21:55:04    319s] (I)        9   27 : via9_0                     27 : via9_0                   
[06/08 21:55:04    319s] (I)       ===========================================================================
[06/08 21:55:04    319s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 1263.94 MB )
[06/08 21:55:04    319s] (I)       Num PG vias on layer 2 : 0
[06/08 21:55:04    319s] (I)       Num PG vias on layer 3 : 0
[06/08 21:55:04    319s] (I)       Num PG vias on layer 4 : 0
[06/08 21:55:04    319s] (I)       Num PG vias on layer 5 : 0
[06/08 21:55:04    319s] (I)       Num PG vias on layer 6 : 0
[06/08 21:55:04    319s] (I)       Num PG vias on layer 7 : 0
[06/08 21:55:04    319s] (I)       Num PG vias on layer 8 : 0
[06/08 21:55:04    319s] (I)       Num PG vias on layer 9 : 0
[06/08 21:55:04    319s] (I)       Num PG vias on layer 10 : 0
[06/08 21:55:04    319s] [NR-eGR] Read 2094 PG shapes
[06/08 21:55:04    319s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1263.94 MB )
[06/08 21:55:04    319s] [NR-eGR] #Routing Blockages  : 0
[06/08 21:55:04    319s] [NR-eGR] #Instance Blockages : 0
[06/08 21:55:04    319s] [NR-eGR] #PG Blockages       : 2094
[06/08 21:55:04    319s] [NR-eGR] #Halo Blockages     : 0
[06/08 21:55:04    319s] [NR-eGR] #Boundary Blockages : 0
[06/08 21:55:04    319s] (I)       Design has 0 blackboxes considered as all layer blockages.
[06/08 21:55:04    319s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[06/08 21:55:04    319s] (I)       readDataFromPlaceDB
[06/08 21:55:04    319s] (I)       Read net information..
[06/08 21:55:04    319s] [NR-eGR] Read numTotalNets=696  numIgnoredNets=0
[06/08 21:55:04    319s] (I)       Read testcase time = 0.000 seconds
[06/08 21:55:04    319s] 
[06/08 21:55:04    319s] (I)       early_global_route_priority property id does not exist.
[06/08 21:55:04    319s] (I)       Start initializing grid graph
[06/08 21:55:04    319s] (I)       Early Global GCell Via Threshold calculated based on cut spacing = 
[06/08 21:55:04    319s] (I)       End initializing grid graph
[06/08 21:55:04    319s] (I)       Model blockages into capacity
[06/08 21:55:04    319s] (I)       Read Num Blocks=2094  Num Prerouted Wires=0  Num CS=0
[06/08 21:55:04    319s] (I)       Started Modeling ( Curr Mem: 1263.94 MB )
[06/08 21:55:04    319s] (I)       Layer 1 (V) : #blockages 240 : #preroutes 0
[06/08 21:55:04    319s] (I)       Layer 2 (H) : #blockages 240 : #preroutes 0
[06/08 21:55:04    319s] (I)       Layer 3 (V) : #blockages 240 : #preroutes 0
[06/08 21:55:04    319s] (I)       Layer 4 (H) : #blockages 240 : #preroutes 0
[06/08 21:55:04    319s] (I)       Layer 5 (V) : #blockages 240 : #preroutes 0
[06/08 21:55:04    319s] (I)       Layer 6 (H) : #blockages 240 : #preroutes 0
[06/08 21:55:04    319s] (I)       Layer 7 (V) : #blockages 240 : #preroutes 0
[06/08 21:55:04    319s] (I)       Layer 8 (H) : #blockages 264 : #preroutes 0
[06/08 21:55:04    319s] (I)       Layer 9 (V) : #blockages 150 : #preroutes 0
[06/08 21:55:04    319s] (I)       Finished Modeling ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1263.94 MB )
[06/08 21:55:04    319s] (I)       -- layer congestion ratio --
[06/08 21:55:04    319s] (I)       Layer 1 : 0.100000
[06/08 21:55:04    319s] (I)       Layer 2 : 0.700000
[06/08 21:55:04    319s] (I)       Layer 3 : 0.700000
[06/08 21:55:04    319s] (I)       Layer 4 : 0.700000
[06/08 21:55:04    319s] (I)       Layer 5 : 0.700000
[06/08 21:55:04    319s] (I)       Layer 6 : 0.700000
[06/08 21:55:04    319s] (I)       Layer 7 : 0.700000
[06/08 21:55:04    319s] (I)       Layer 8 : 0.700000
[06/08 21:55:04    319s] (I)       Layer 9 : 0.700000
[06/08 21:55:04    319s] (I)       Layer 10 : 0.700000
[06/08 21:55:04    319s] (I)       ----------------------------
[06/08 21:55:04    319s] (I)       Number of ignored nets = 0
[06/08 21:55:04    319s] (I)       Number of fixed nets = 0.  Ignored: Yes
[06/08 21:55:04    319s] (I)       Number of clock nets = 1.  Ignored: No
[06/08 21:55:04    319s] (I)       Number of analog nets = 0.  Ignored: Yes
[06/08 21:55:04    319s] (I)       Number of special nets = 0.  Ignored: Yes
[06/08 21:55:04    319s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[06/08 21:55:04    319s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[06/08 21:55:04    319s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[06/08 21:55:04    319s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[06/08 21:55:04    319s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[06/08 21:55:04    319s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[06/08 21:55:04    319s] (I)       Before initializing Early Global Route syMemory usage = 1263.9 MB
[06/08 21:55:04    319s] (I)       Ndr track 0 does not exist
[06/08 21:55:04    319s] (I)       ---------------------Grid Graph Info--------------------
[06/08 21:55:04    319s] (I)       Routing area        : (0, 0) - (126540, 104720)
[06/08 21:55:04    319s] (I)       Core area           : (20140, 20160) - (106400, 84560)
[06/08 21:55:04    319s] (I)       Site width          :   380  (dbu)
[06/08 21:55:04    319s] (I)       Row height          :  2800  (dbu)
[06/08 21:55:04    319s] (I)       GCell width         :  2800  (dbu)
[06/08 21:55:04    319s] (I)       GCell height        :  2800  (dbu)
[06/08 21:55:04    319s] (I)       Grid                :    45    38    10
[06/08 21:55:04    319s] (I)       Layer numbers       :     1     2     3     4     5     6     7     8     9    10
[06/08 21:55:04    319s] (I)       Vertical capacity   :     0  2800     0  2800     0  2800     0  2800     0  2800
[06/08 21:55:04    319s] (I)       Horizontal capacity :     0     0  2800     0  2800     0  2800     0  2800     0
[06/08 21:55:04    319s] (I)       Default wire width  :   140   140   140   280   280   280   800   800  1600  1600
[06/08 21:55:04    319s] (I)       Default wire space  :   130   140   140   280   280   280   800   800  1600  1600
[06/08 21:55:04    319s] (I)       Default wire pitch  :   270   280   280   560   560   560  1600  1600  3200  3200
[06/08 21:55:04    319s] (I)       Default pitch size  :   270   380   280   560   560   560  1680  1680  3200  3360
[06/08 21:55:04    319s] (I)       First track coord   :     0   190   140   730   700   730  1820  1850  4300  3530
[06/08 21:55:04    319s] (I)       Num tracks per GCell: 10.37  7.37 10.00  5.00  5.00  5.00  1.67  1.67  0.88  0.83
[06/08 21:55:04    319s] (I)       Total num of tracks :     0   333   374   225   186   225    62    74    32    37
[06/08 21:55:04    319s] (I)       Num of masks        :     1     1     1     1     1     1     1     1     1     1
[06/08 21:55:04    319s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0     0     0
[06/08 21:55:04    319s] (I)       --------------------------------------------------------
[06/08 21:55:04    319s] 
[06/08 21:55:04    319s] [NR-eGR] ============ Routing rule table ============
[06/08 21:55:04    319s] [NR-eGR] Rule id: 0  Nets: 696 
[06/08 21:55:04    319s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[06/08 21:55:04    319s] (I)       Pitch:  L1=270  L2=380  L3=280  L4=560  L5=560  L6=560  L7=1680  L8=1680  L9=3200  L10=3360
[06/08 21:55:04    319s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1
[06/08 21:55:04    319s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1
[06/08 21:55:04    319s] [NR-eGR] ========================================
[06/08 21:55:04    319s] [NR-eGR] 
[06/08 21:55:04    319s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[06/08 21:55:04    319s] (I)       blocked tracks on layer2 : = 2592 / 12654 (20.48%)
[06/08 21:55:04    319s] (I)       blocked tracks on layer3 : = 552 / 16830 (3.28%)
[06/08 21:55:04    319s] (I)       blocked tracks on layer4 : = 1896 / 8550 (22.18%)
[06/08 21:55:04    319s] (I)       blocked tracks on layer5 : = 600 / 8370 (7.17%)
[06/08 21:55:04    319s] (I)       blocked tracks on layer6 : = 2112 / 8550 (24.70%)
[06/08 21:55:04    319s] (I)       blocked tracks on layer7 : = 675 / 2790 (24.19%)
[06/08 21:55:04    319s] (I)       blocked tracks on layer8 : = 888 / 2812 (31.58%)
[06/08 21:55:04    319s] (I)       blocked tracks on layer9 : = 982 / 1440 (68.19%)
[06/08 21:55:04    319s] (I)       blocked tracks on layer10 : = 765 / 1406 (54.41%)
[06/08 21:55:04    319s] (I)       After initializing Early Global Route syMemory usage = 1263.9 MB
[06/08 21:55:04    319s] (I)       Finished Loading and Dumping File ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1263.94 MB )
[06/08 21:55:04    319s] (I)       Reset routing kernel
[06/08 21:55:04    319s] (I)       Started Global Routing ( Curr Mem: 1263.94 MB )
[06/08 21:55:04    319s] (I)       ============= Initialization =============
[06/08 21:55:04    319s] (I)       totalPins=2068  totalGlobalPin=1906 (92.17%)
[06/08 21:55:04    319s] (I)       Started Net group 1 ( Curr Mem: 1263.94 MB )
[06/08 21:55:04    319s] (I)       Started Build MST ( Curr Mem: 1263.94 MB )
[06/08 21:55:04    319s] (I)       Generate topology with single threads
[06/08 21:55:04    319s] (I)       Finished Build MST ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1263.94 MB )
[06/08 21:55:04    319s] (I)       total 2D Cap : 56508 = (26808 H, 29700 V)
[06/08 21:55:04    319s] [NR-eGR] Layer group 1: route 696 net(s) in layer range [2, 10]
[06/08 21:55:04    319s] (I)       
[06/08 21:55:04    319s] (I)       ============  Phase 1a Route ============
[06/08 21:55:04    319s] (I)       Started Phase 1a ( Curr Mem: 1263.94 MB )
[06/08 21:55:04    319s] (I)       Started Pattern routing ( Curr Mem: 1263.94 MB )
[06/08 21:55:04    319s] (I)       Finished Pattern routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1263.94 MB )
[06/08 21:55:04    319s] (I)       Usage: 2453 = (1287 H, 1166 V) = (4.80% H, 3.93% V) = (1.802e+03um H, 1.632e+03um V)
[06/08 21:55:04    319s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1263.94 MB )
[06/08 21:55:04    319s] (I)       
[06/08 21:55:04    319s] (I)       ============  Phase 1b Route ============
[06/08 21:55:04    319s] (I)       Started Phase 1b ( Curr Mem: 1263.94 MB )
[06/08 21:55:04    319s] (I)       Usage: 2453 = (1287 H, 1166 V) = (4.80% H, 3.93% V) = (1.802e+03um H, 1.632e+03um V)
[06/08 21:55:04    319s] (I)       Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 3.434200e+03um
[06/08 21:55:04    319s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1263.94 MB )
[06/08 21:55:04    319s] (I)       
[06/08 21:55:04    319s] (I)       ============  Phase 1c Route ============
[06/08 21:55:04    319s] (I)       Started Phase 1c ( Curr Mem: 1263.94 MB )
[06/08 21:55:04    319s] (I)       Usage: 2453 = (1287 H, 1166 V) = (4.80% H, 3.93% V) = (1.802e+03um H, 1.632e+03um V)
[06/08 21:55:04    319s] (I)       Finished Phase 1c ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1263.94 MB )
[06/08 21:55:04    319s] (I)       
[06/08 21:55:04    319s] (I)       ============  Phase 1d Route ============
[06/08 21:55:04    319s] (I)       Started Phase 1d ( Curr Mem: 1263.94 MB )
[06/08 21:55:04    319s] (I)       Usage: 2453 = (1287 H, 1166 V) = (4.80% H, 3.93% V) = (1.802e+03um H, 1.632e+03um V)
[06/08 21:55:04    319s] (I)       Finished Phase 1d ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1263.94 MB )
[06/08 21:55:04    319s] (I)       
[06/08 21:55:04    319s] (I)       ============  Phase 1e Route ============
[06/08 21:55:04    319s] (I)       Started Phase 1e ( Curr Mem: 1263.94 MB )
[06/08 21:55:04    319s] (I)       Started Route legalization ( Curr Mem: 1263.94 MB )
[06/08 21:55:04    319s] (I)       Finished Route legalization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1263.94 MB )
[06/08 21:55:04    319s] (I)       Usage: 2453 = (1287 H, 1166 V) = (4.80% H, 3.93% V) = (1.802e+03um H, 1.632e+03um V)
[06/08 21:55:04    319s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 3.434200e+03um
[06/08 21:55:04    319s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1263.94 MB )
[06/08 21:55:04    319s] (I)       Started Layer assignment ( Curr Mem: 1263.94 MB )
[06/08 21:55:04    319s] (I)       Current Layer assignment [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1263.94 MB )
[06/08 21:55:04    319s] (I)       Running layer assignment with 1 threads
[06/08 21:55:04    319s] (I)       Finished Layer assignment ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1263.94 MB )
[06/08 21:55:04    319s] (I)       Finished Net group 1 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1263.94 MB )
[06/08 21:55:04    319s] (I)       
[06/08 21:55:04    319s] (I)       ============  Phase 1l Route ============
[06/08 21:55:04    319s] (I)       Started Phase 1l ( Curr Mem: 1263.94 MB )
[06/08 21:55:04    319s] (I)       Finished Phase 1l ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1263.94 MB )
[06/08 21:55:04    319s] (I)       
[06/08 21:55:04    319s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[06/08 21:55:04    319s] [NR-eGR]                        OverCon            
[06/08 21:55:04    319s] [NR-eGR]                         #Gcell     %Gcell
[06/08 21:55:04    319s] [NR-eGR]       Layer                (1)    OverCon 
[06/08 21:55:04    319s] [NR-eGR] ----------------------------------------------
[06/08 21:55:04    319s] [NR-eGR]  metal1  (1)         0( 0.00%)   ( 0.00%) 
[06/08 21:55:04    319s] [NR-eGR]  metal2  (2)         2( 0.12%)   ( 0.12%) 
[06/08 21:55:04    319s] [NR-eGR]  metal3  (3)         0( 0.00%)   ( 0.00%) 
[06/08 21:55:04    319s] [NR-eGR]  metal4  (4)         0( 0.00%)   ( 0.00%) 
[06/08 21:55:04    319s] [NR-eGR]  metal5  (5)         0( 0.00%)   ( 0.00%) 
[06/08 21:55:04    319s] [NR-eGR]  metal6  (6)         0( 0.00%)   ( 0.00%) 
[06/08 21:55:04    319s] [NR-eGR]  metal7  (7)         0( 0.00%)   ( 0.00%) 
[06/08 21:55:04    319s] [NR-eGR]  metal8  (8)         0( 0.00%)   ( 0.00%) 
[06/08 21:55:04    319s] [NR-eGR]  metal9  (9)         0( 0.00%)   ( 0.00%) 
[06/08 21:55:04    319s] [NR-eGR] metal10 (10)         0( 0.00%)   ( 0.00%) 
[06/08 21:55:04    319s] [NR-eGR] ----------------------------------------------
[06/08 21:55:04    319s] [NR-eGR] Total                2( 0.02%)   ( 0.02%) 
[06/08 21:55:04    319s] [NR-eGR] 
[06/08 21:55:04    319s] (I)       Finished Global Routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1263.94 MB )
[06/08 21:55:04    319s] (I)       total 2D Cap : 57072 = (26893 H, 30179 V)
[06/08 21:55:04    319s] [NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[06/08 21:55:04    319s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[06/08 21:55:04    319s] (I)       ============= track Assignment ============
[06/08 21:55:04    319s] (I)       Started Extract Global 3D Wires ( Curr Mem: 1263.94 MB )
[06/08 21:55:04    319s] (I)       Finished Extract Global 3D Wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1263.94 MB )
[06/08 21:55:04    319s] (I)       Started Track Assignment ( Curr Mem: 1263.94 MB )
[06/08 21:55:04    319s] (I)       Initialize Track Assignment ( max pin layer : 11 )
[06/08 21:55:04    319s] (I)       Running track assignment with 1 threads
[06/08 21:55:04    319s] (I)       Current Track Assignment [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1263.94 MB )
[06/08 21:55:04    319s] (I)       Run Multi-thread track assignment
[06/08 21:55:04    319s] (I)       Finished Track Assignment ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1263.94 MB )
[06/08 21:55:04    319s] [NR-eGR] Started Export DB wires ( Curr Mem: 1263.94 MB )
[06/08 21:55:04    319s] [NR-eGR] Started Export all nets ( Curr Mem: 1263.94 MB )
[06/08 21:55:04    319s] [NR-eGR] Finished Export all nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1263.94 MB )
[06/08 21:55:04    319s] [NR-eGR] Started Set wire vias ( Curr Mem: 1263.94 MB )
[06/08 21:55:04    319s] [NR-eGR] Finished Set wire vias ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1263.94 MB )
[06/08 21:55:04    319s] [NR-eGR] Finished Export DB wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1263.94 MB )
[06/08 21:55:04    319s] [NR-eGR] --------------------------------------------------------------------------
[06/08 21:55:04    319s] [NR-eGR] metal1  (1F) length: 0.000000e+00um, number of vias: 2068
[06/08 21:55:04    319s] [NR-eGR] metal2  (2V) length: 1.260570e+03um, number of vias: 2511
[06/08 21:55:04    319s] [NR-eGR] metal3  (3H) length: 1.902050e+03um, number of vias: 604
[06/08 21:55:04    319s] [NR-eGR] metal4  (4V) length: 6.751400e+02um, number of vias: 20
[06/08 21:55:04    319s] [NR-eGR] metal5  (5H) length: 1.881000e+01um, number of vias: 17
[06/08 21:55:04    319s] [NR-eGR] metal6  (6V) length: 4.277000e+01um, number of vias: 0
[06/08 21:55:04    319s] [NR-eGR] metal7  (7H) length: 0.000000e+00um, number of vias: 0
[06/08 21:55:04    319s] [NR-eGR] metal8  (8V) length: 0.000000e+00um, number of vias: 0
[06/08 21:55:04    319s] [NR-eGR] metal9  (9H) length: 0.000000e+00um, number of vias: 0
[06/08 21:55:04    319s] [NR-eGR] metal10 (10V) length: 0.000000e+00um, number of vias: 0
[06/08 21:55:04    319s] [NR-eGR] Total length: 3.899340e+03um, number of vias: 5220
[06/08 21:55:04    319s] [NR-eGR] --------------------------------------------------------------------------
[06/08 21:55:04    319s] [NR-eGR] Total eGR-routed clock nets wire length: 1.579800e+02um 
[06/08 21:55:04    319s] [NR-eGR] --------------------------------------------------------------------------
[06/08 21:55:04    319s] Saved RC grid cleaned up.
[06/08 21:55:04    319s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.01 sec, Real: 0.02 sec, Curr Mem: 1263.94 MB )
[06/08 21:55:04    319s] Leaving CCOpt scope - optDesignGlobalRouteStep done. (took cpu=0:00:00.0 real=0:00:00.0)
[06/08 21:55:04    319s] Rebuilding timing graph...
[06/08 21:55:05    319s] Rebuilding timing graph done.
[06/08 21:55:05    319s] Legalization setup...
[06/08 21:55:05    319s] Using cell based legalization.
[06/08 21:55:05    319s] OPERPROF: Starting DPlace-Init at level 1, MEM:1263.9M
[06/08 21:55:05    319s] #spOpts: N=45 
[06/08 21:55:05    319s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1263.9M
[06/08 21:55:05    319s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1263.9M
[06/08 21:55:05    319s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[06/08 21:55:05    319s] SiteArray: non-trimmed site array dimensions = 23 x 227
[06/08 21:55:05    319s] SiteArray: use 24,576 bytes
[06/08 21:55:05    319s] SiteArray: current memory after site array memory allocation 1263.9M
[06/08 21:55:05    319s] SiteArray: FP blocked sites are writable
[06/08 21:55:05    319s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[06/08 21:55:05    319s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:1263.9M
[06/08 21:55:05    319s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.000, REAL:0.001, MEM:1263.9M
[06/08 21:55:05    319s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.000, REAL:0.007, MEM:1263.9M
[06/08 21:55:05    319s] OPERPROF:     Starting CMU at level 3, MEM:1263.9M
[06/08 21:55:05    319s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:1263.9M
[06/08 21:55:05    319s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.000, REAL:0.007, MEM:1263.9M
[06/08 21:55:05    319s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1263.9MB).
[06/08 21:55:05    319s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.008, MEM:1263.9M
[06/08 21:55:05    319s] (I)       Load db... (mem=1263.9M)
[06/08 21:55:05    319s] (I)       Read data from FE... (mem=1263.9M)
[06/08 21:55:05    319s] (I)       Read nodes and places... (mem=1263.9M)
[06/08 21:55:05    319s] (I)       Number of ignored instance 0
[06/08 21:55:05    319s] (I)       Number of inbound cells 0
[06/08 21:55:05    319s] (I)       numMoveCells=627, numMacros=0  numPads=0  numMultiRowHeightInsts=0
[06/08 21:55:05    319s] (I)       cell height: 2800, count: 627
[06/08 21:55:05    319s] (I)       Done Read nodes and places (cpu=0.000s, mem=1263.9M)
[06/08 21:55:05    319s] (I)       Read rows... (mem=1263.9M)
[06/08 21:55:05    319s] (I)       Done Read rows (cpu=0.000s, mem=1263.9M)
[06/08 21:55:05    319s] (I)       Done Read data from FE (cpu=0.000s, mem=1263.9M)
[06/08 21:55:05    319s] (I)       Done Load db (cpu=0.000s, mem=1263.9M)
[06/08 21:55:05    319s] (I)       Constructing placeable region... (mem=1263.9M)
[06/08 21:55:05    319s] (I)       Constructing bin map
[06/08 21:55:05    319s] (I)       Initialize bin information with width=28000 height=28000
[06/08 21:55:05    319s] (I)       Done constructing bin map
[06/08 21:55:05    319s] (I)       Removing 1 blocked bin with high fixed inst density
[06/08 21:55:05    319s] (I)       Compute region effective width... (mem=1263.9M)
[06/08 21:55:05    319s] (I)       Done Compute region effective width (cpu=0.000s, mem=1263.9M)
[06/08 21:55:05    319s] (I)       Done Constructing placeable region (cpu=0.000s, mem=1263.9M)
[06/08 21:55:05    319s] Legalization setup done. (took cpu=0:00:00.0 real=0:00:00.0)
[06/08 21:55:05    319s] Validating CTS configuration...
[06/08 21:55:05    319s] Checking module port directions...
[06/08 21:55:05    319s] Checking module port directions done. (took cpu=0:00:00.0 real=0:00:00.0)
[06/08 21:55:05    319s] Non-default CCOpt properties:
[06/08 21:55:05    319s] cts_merge_clock_gates is set for at least one object
[06/08 21:55:05    319s] cts_merge_clock_logic is set for at least one object
[06/08 21:55:05    319s] route_type is set for at least one object
[06/08 21:55:05    319s] Route type trimming info:
[06/08 21:55:05    319s]   No route type modifications were made.
[06/08 21:55:05    319s] **WARN: (IMPCCOPT-1183):	The library has no usable balanced buffers for power domain auto-default, while balancing clock_tree clk. If this is not intended behavior, you can specify a list of lib_cells to use with the buffer_cells property.
[06/08 21:55:05    319s] **WARN: (IMPCCOPT-1184):	The library has no usable balanced inverters for power domain auto-default, while balancing clock_tree clk. If this is not intended behavior, you can specify a list of lib_cells to use with the inverter_cells property.
[06/08 21:55:05    319s] Accumulated time to calculate placeable region: 0
[06/08 21:55:05    319s] Accumulated time to calculate placeable region: 0
[06/08 21:55:05    319s] **ERROR: (IMPCCOPT-1135):	CTS found neither inverters nor buffers while balancing clock_tree clk. CTS cannot continue.
Clock tree balancer configuration for clock_tree clk:
[06/08 21:55:05    319s] Non-default CCOpt properties:
[06/08 21:55:05    319s]   cts_merge_clock_gates: true (default: false)
[06/08 21:55:05    319s]   cts_merge_clock_logic: true (default: false)
[06/08 21:55:05    319s]   route_type (leaf): default_route_type_leaf (default: default)
[06/08 21:55:05    319s]   route_type (trunk): default_route_type_nonleaf (default: default)
[06/08 21:55:05    319s]   route_type (top): default_route_type_nonleaf (default: default)
[06/08 21:55:05    319s] 
[06/08 21:55:05    319s] 
[06/08 21:55:05    319s] Logic Sizing Table:
[06/08 21:55:05    319s] 
[06/08 21:55:05    319s] ----------------------------------------------------------
[06/08 21:55:05    319s] Cell    Instance count    Source    Eligible library cells
[06/08 21:55:05    319s] ----------------------------------------------------------
[06/08 21:55:05    319s]   (empty table)
[06/08 21:55:05    319s] ----------------------------------------------------------
[06/08 21:55:05    319s] 
[06/08 21:55:05    319s] 
[06/08 21:55:05    319s] Clock tree balancer configuration for skew_group clk/synth:
[06/08 21:55:05    319s]   Sources:                     pin clk
[06/08 21:55:05    319s]   Total number of sinks:       48
[06/08 21:55:05    319s]   Delay constrained sinks:     48
[06/08 21:55:05    319s]   Non-leaf sinks:              0
[06/08 21:55:05    319s]   Ignore pins:                 0
[06/08 21:55:05    319s]  Timing corner worst:setup.late:
[06/08 21:55:05    319s]   Skew target:                 0.000ns
[06/08 21:55:05    319s] **WARN: (IMPCCOPT-1361):	Routing configuration for top nets in clock tree clk: preferred layers metal3-metal4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
[06/08 21:55:05    319s] **WARN: (IMPCCOPT-1361):	Routing configuration for trunk nets in clock tree clk: preferred layers metal3-metal4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
[06/08 21:55:05    319s] **WARN: (IMPCCOPT-1361):	Routing configuration for leaf nets in clock tree clk: preferred layers metal3-metal4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
[06/08 21:55:05    319s] Primary reporting skew groups are:
[06/08 21:55:05    319s] skew_group clk/synth with 48 clock sinks
[06/08 21:55:05    319s] 
[06/08 21:55:05    319s] Clock DAG stats initial state:
[06/08 21:55:05    319s]   cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
[06/08 21:55:05    319s]   cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
[06/08 21:55:05    319s]   hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[06/08 21:55:05    319s] Route-type name: default_route_type_leaf; Top/bottom preferred layer name: metal4/metal3; 
[06/08 21:55:05    319s] Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: #CUI#route_type#cts_route_type#.
[06/08 21:55:05    319s] LayerId::1 widthSet size::1
[06/08 21:55:05    319s] LayerId::2 widthSet size::1
[06/08 21:55:05    319s] LayerId::3 widthSet size::1
[06/08 21:55:05    319s] LayerId::4 widthSet size::1
[06/08 21:55:05    319s] LayerId::5 widthSet size::1
[06/08 21:55:05    319s] LayerId::6 widthSet size::1
[06/08 21:55:05    319s] LayerId::7 widthSet size::1
[06/08 21:55:05    319s] LayerId::8 widthSet size::1
[06/08 21:55:05    319s] LayerId::9 widthSet size::1
[06/08 21:55:05    319s] LayerId::10 widthSet size::1
[06/08 21:55:05    319s] Updating RC grid for preRoute extraction ...
[06/08 21:55:05    319s] Initializing multi-corner resistance tables ...
[06/08 21:55:05    319s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:05    319s] {RT default_rc_corner 0 10 10 {4 1} {7 0} {9 0} 3}
[06/08 21:55:05    319s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.288958 ; uaWl: 1.000000 ; uaWlH: 0.188935 ; aWlH: 0.000000 ; Pmax: 0.830200 ; wcR: 0.535700 ; newSi: 0.095200 ; pMod: 80 ; 
[06/08 21:55:05    319s] 
[06/08 21:55:05    319s] Layer information for route type default_route_type_leaf:
[06/08 21:55:05    319s] 
[06/08 21:55:05    319s] ----------------------------------------------------------------------
[06/08 21:55:05    319s] Layer      Preferred    Route    Res.          Cap.          RC
[06/08 21:55:05    319s]                         Dir.     (Ohm um^1)    (fF um^-1)    (fs um^2)
[06/08 21:55:05    319s] ----------------------------------------------------------------------
[06/08 21:55:05    319s] metal1     N            H          5.429         0.162         0.881
[06/08 21:55:05    319s] metal2     N            V          3.571         0.143         0.511
[06/08 21:55:05    319s] metal3     Y            H          3.571         0.165         0.588
[06/08 21:55:05    319s] metal4     Y            V          1.500         0.171         0.256
[06/08 21:55:05    319s] metal5     N            H          1.500         0.171         0.256
[06/08 21:55:05    319s] metal6     N            V          1.500         0.171         0.256
[06/08 21:55:05    319s] metal7     N            H          0.188         0.196         0.037
[06/08 21:55:05    319s] metal8     N            V          0.188         0.196         0.037
[06/08 21:55:05    319s] metal9     N            H          0.037         0.265         0.010
[06/08 21:55:05    319s] metal10    N            V          0.037         0.216         0.008
[06/08 21:55:05    319s] ----------------------------------------------------------------------
[06/08 21:55:05    319s] 
[06/08 21:55:05    319s] Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: metal4/metal3; 
[06/08 21:55:05    319s] Unshielded; Mask Constraint: 0; Source: #CUI#route_type#cts_route_type#.
[06/08 21:55:05    319s] 
[06/08 21:55:05    319s] Layer information for route type default_route_type_nonleaf:
[06/08 21:55:05    319s] 
[06/08 21:55:05    319s] ----------------------------------------------------------------------
[06/08 21:55:05    319s] Layer      Preferred    Route    Res.          Cap.          RC
[06/08 21:55:05    319s]                         Dir.     (Ohm um^1)    (fF um^-1)    (fs um^2)
[06/08 21:55:05    319s] ----------------------------------------------------------------------
[06/08 21:55:05    319s] metal1     N            H          5.429         0.249         1.353
[06/08 21:55:05    319s] metal2     N            V          3.571         0.220         0.786
[06/08 21:55:05    319s] metal3     Y            H          3.571         0.251         0.896
[06/08 21:55:05    319s] metal4     Y            V          1.500         0.255         0.383
[06/08 21:55:05    319s] metal5     N            H          1.500         0.255         0.383
[06/08 21:55:05    319s] metal6     N            V          1.500         0.255         0.383
[06/08 21:55:05    319s] metal7     N            H          0.188         0.269         0.050
[06/08 21:55:05    319s] metal8     N            V          0.188         0.269         0.050
[06/08 21:55:05    319s] metal9     N            H          0.037         0.341         0.013
[06/08 21:55:05    319s] metal10    N            V          0.037         0.326         0.012
[06/08 21:55:05    319s] ----------------------------------------------------------------------
[06/08 21:55:05    319s] 
[06/08 21:55:05    319s] Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: metal4/metal3; 
[06/08 21:55:05    319s] Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: #CUI#route_type#cts_route_type#.
[06/08 21:55:05    319s] 
[06/08 21:55:05    319s] Layer information for route type default_route_type_nonleaf:
[06/08 21:55:05    319s] 
[06/08 21:55:05    319s] ----------------------------------------------------------------------
[06/08 21:55:05    319s] Layer      Preferred    Route    Res.          Cap.          RC
[06/08 21:55:05    319s]                         Dir.     (Ohm um^1)    (fF um^-1)    (fs um^2)
[06/08 21:55:05    319s] ----------------------------------------------------------------------
[06/08 21:55:05    319s] metal1     N            H          5.429         0.162         0.881
[06/08 21:55:05    319s] metal2     N            V          3.571         0.143         0.511
[06/08 21:55:05    319s] metal3     Y            H          3.571         0.165         0.588
[06/08 21:55:05    319s] metal4     Y            V          1.500         0.171         0.256
[06/08 21:55:05    319s] metal5     N            H          1.500         0.171         0.256
[06/08 21:55:05    319s] metal6     N            V          1.500         0.171         0.256
[06/08 21:55:05    319s] metal7     N            H          0.188         0.196         0.037
[06/08 21:55:05    319s] metal8     N            V          0.188         0.196         0.037
[06/08 21:55:05    319s] metal9     N            H          0.037         0.265         0.010
[06/08 21:55:05    319s] metal10    N            V          0.037         0.216         0.008
[06/08 21:55:05    319s] ----------------------------------------------------------------------
[06/08 21:55:05    319s] 
[06/08 21:55:05    319s] 
[06/08 21:55:05    319s] Via selection for estimated routes (rule default):
[06/08 21:55:05    319s] 
[06/08 21:55:05    319s] ---------------------------------------------------------------------
[06/08 21:55:05    319s] Layer             Via Cell    Res.     Cap.     RC       Top of Stack
[06/08 21:55:05    319s] Range                         (Ohm)    (fF)     (fs)     Only
[06/08 21:55:05    319s] ---------------------------------------------------------------------
[06/08 21:55:05    319s] metal1-metal2     via1_8      4.000    0.000    0.000    false
[06/08 21:55:05    319s] metal2-metal3     via2_8      4.000    0.000    0.000    false
[06/08 21:55:05    319s] metal3-metal4     via3_2      4.000    0.000    0.000    false
[06/08 21:55:05    319s] metal4-metal5     via4_0      4.000    0.000    0.000    false
[06/08 21:55:05    319s] metal5-metal6     via5_0      4.000    0.000    0.000    false
[06/08 21:55:05    319s] metal6-metal7     via6_0      4.000    0.000    0.000    false
[06/08 21:55:05    319s] metal7-metal8     via7_0      4.000    0.000    0.000    false
[06/08 21:55:05    319s] metal8-metal9     via8_0      4.000    0.000    0.000    false
[06/08 21:55:05    319s] metal9-metal10    via9_0      4.000    0.000    0.000    false
[06/08 21:55:05    319s] ---------------------------------------------------------------------
[06/08 21:55:05    319s] 
[06/08 21:55:05    319s] No ideal or dont_touch nets found in the clock tree
[06/08 21:55:05    319s] No dont_touch hnets found in the clock tree
[06/08 21:55:05    319s] 
[06/08 21:55:05    319s] Filtering reasons for cell type: buffer
[06/08 21:55:05    319s] =======================================
[06/08 21:55:05    319s] 
[06/08 21:55:05    319s] -------------------------------------------------------------------------------------------------------------------------------------------
[06/08 21:55:05    319s] Clock trees    Power domain    Reason                         Library cells
[06/08 21:55:05    319s] -------------------------------------------------------------------------------------------------------------------------------------------
[06/08 21:55:05    319s] all            auto-default    Unbalanced rise/fall delays    { BUF_X1 BUF_X16 BUF_X2 BUF_X32 BUF_X4 BUF_X8 CLKBUF_X1 CLKBUF_X2 CLKBUF_X3 }
[06/08 21:55:05    319s] -------------------------------------------------------------------------------------------------------------------------------------------
[06/08 21:55:05    319s] 
[06/08 21:55:05    319s] Filtering reasons for cell type: inverter
[06/08 21:55:05    319s] =========================================
[06/08 21:55:05    319s] 
[06/08 21:55:05    319s] -------------------------------------------------------------------------------------------------------------
[06/08 21:55:05    319s] Clock trees    Power domain    Reason                         Library cells
[06/08 21:55:05    319s] -------------------------------------------------------------------------------------------------------------
[06/08 21:55:05    319s] all            auto-default    Unbalanced rise/fall delays    { INV_X1 INV_X16 INV_X2 INV_X32 INV_X4 INV_X8 }
[06/08 21:55:05    319s] -------------------------------------------------------------------------------------------------------------
[06/08 21:55:05    319s] 
[06/08 21:55:05    319s] 
[06/08 21:55:05    319s] Validating CTS configuration done. (took cpu=0:00:00.0 real=0:00:00.1)
[06/08 21:55:05    319s] 
[06/08 21:55:05    319s] CCOpt configuration status: cannot run ccopt_design.
[06/08 21:55:05    319s] Check the log for details of problem(s) found:
[06/08 21:55:05    319s] 
[06/08 21:55:05    319s] ---------------------------------------------------
[06/08 21:55:05    319s] Design configuration problems
[06/08 21:55:05    319s] ---------------------------------------------------
[06/08 21:55:05    319s] One or more clock trees have configuration problems
[06/08 21:55:05    319s] ---------------------------------------------------
[06/08 21:55:05    319s] 
[06/08 21:55:05    319s] Clock tree configuration problems:
[06/08 21:55:05    319s] 
[06/08 21:55:05    319s] ------------------------------------------------
[06/08 21:55:05    319s] Clock tree    Problem
[06/08 21:55:05    319s] ------------------------------------------------
[06/08 21:55:05    319s] clk           Could not determine drivers to use
[06/08 21:55:05    319s] ------------------------------------------------
[06/08 21:55:05    319s] 
[06/08 21:55:05    319s] 
[06/08 21:55:05    319s] CCOpt::Phase::PreparingToBalance done. (took cpu=0:00:00.1 real=0:00:00.1)
[06/08 21:55:05    319s] Runtime done. (took cpu=0:00:00.1 real=0:00:00.1)
[06/08 21:55:05    319s] Runtime Report Coverage % = 91.5
[06/08 21:55:05    319s] Runtime Summary
[06/08 21:55:05    319s] ===============
[06/08 21:55:05    319s] Clock Runtime:  (75%) Core CTS           0.10 (Init 0.10, Construction 0.00, Implementation 0.00, eGRPC 0.00, PostConditioning 0.00, Other 0.00)
[06/08 21:55:05    319s] Clock Runtime:   (0%) CTS services       0.00 (RefinePlace 0.00, EarlyGlobalClock 0.00, NanoRoute 0.00, ExtractRC 0.00, TimingAnalysis 0.00)
[06/08 21:55:05    319s] Clock Runtime:  (24%) Other CTS          0.03 (Init 0.03, CongRepair/EGR-DP 0.00, TimingUpdate 0.00, Other 0.00)
[06/08 21:55:05    319s] Clock Runtime: (100%) Total              0.13
[06/08 21:55:05    319s] 
[06/08 21:55:05    319s] 
[06/08 21:55:05    319s] Runtime Summary:
[06/08 21:55:05    319s] ================
[06/08 21:55:05    319s] 
[06/08 21:55:05    319s] ------------------------------------------------------------------------------------
[06/08 21:55:05    319s] wall  % time  children  called  name
[06/08 21:55:05    319s] ------------------------------------------------------------------------------------
[06/08 21:55:05    319s] 0.14  100.00    0.14      0       
[06/08 21:55:05    319s] 0.14  100.00    0.13      1     Runtime
[06/08 21:55:05    319s] 0.01    9.05    0.01      1     CCOpt::Phase::Initialization
[06/08 21:55:05    319s] 0.01    9.02    0.01      1       Check Prerequisites
[06/08 21:55:05    319s] 0.01    8.91    0.00      1         Leaving CCOpt scope - CheckPlace
[06/08 21:55:05    319s] 0.12   82.41    0.09      1     CCOpt::Phase::PreparingToBalance
[06/08 21:55:05    319s] 0.00    0.09    0.00      1       Leaving CCOpt scope - Initializing power interface
[06/08 21:55:05    319s] 0.02   13.62    0.00      1       Leaving CCOpt scope - optDesignGlobalRouteStep
[06/08 21:55:05    319s] 0.02   11.80    0.00      1       Legalization setup
[06/08 21:55:05    319s] 0.06   41.20    0.00      1       Validating CTS configuration
[06/08 21:55:05    319s] 0.00    0.01    0.00      1         Checking module port directions
[06/08 21:55:05    319s] ------------------------------------------------------------------------------------
[06/08 21:55:05    319s] 
[06/08 21:55:05    319s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[06/08 21:55:05    319s] **ERROR: (IMPCCOPT-2196):	Cannot run ccopt_design because the command prerequisites were not met. Review the previous error messages for more details about the failure.
[06/08 21:55:05    319s] Set place::cacheFPlanSiteMark to 0
[06/08 21:55:05    319s] All LLGs are deleted
[06/08 21:55:05    319s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1263.9M
[06/08 21:55:05    319s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1263.9M
[06/08 21:55:05    319s] 3
[06/08 21:55:05    319s] 
[06/08 21:55:05    319s] *** Summary of all messages that are not suppressed in this session:
[06/08 21:55:05    319s] Severity  ID               Count  Summary                                  
[06/08 21:55:05    319s] WARNING   IMPCCOPT-1361        3  Routing configuration for %s nets in clo...
[06/08 21:55:05    319s] ERROR     IMPCCOPT-1135        1  CTS found neither inverters nor buffers ...
[06/08 21:55:05    319s] ERROR     IMPCCOPT-2196        1  Cannot run ccopt_design because the comm...
[06/08 21:55:05    319s] WARNING   IMPCCOPT-1183        1  The library has no usable balanced %ss f...
[06/08 21:55:05    319s] WARNING   IMPCCOPT-1184        1  The library has no usable balanced %ss f...
[06/08 21:55:05    319s] *** Message Summary: 5 warning(s), 2 error(s)
[06/08 21:55:05    319s] 
[06/08 21:55:05    319s] 
[06/08 21:55:05    319s] =============================================================================================
[06/08 21:55:05    319s]  Final TAT Report for ccopt_design
[06/08 21:55:05    319s] =============================================================================================
[06/08 21:55:05    319s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[06/08 21:55:05    319s] ---------------------------------------------------------------------------------------------
[06/08 21:55:05    319s] [ PowerInterfaceInit     ]      2   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[06/08 21:55:05    319s] [ MISC                   ]          0:00:00.2  (  99.7 % )     0:00:00.2 /  0:00:00.1    0.8
[06/08 21:55:05    319s] ---------------------------------------------------------------------------------------------
[06/08 21:55:05    319s]  ccopt_design TOTAL                 0:00:00.2  ( 100.0 % )     0:00:00.2 /  0:00:00.1    0.8
[06/08 21:55:05    319s] ---------------------------------------------------------------------------------------------
[06/08 21:55:05    319s] 
[06/08 21:55:05    319s] #% End ccopt_design (date=06/08 21:55:05, total cpu=0:00:00.1, real=0:00:01.0, peak res=1012.5M, current mem=1012.5M)
[06/08 21:55:05    319s] 
[06/08 21:55:15    319s] <CMD> timeDesign -postCTS
[06/08 21:55:16    319s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:16    319s] All LLGs are deleted
[06/08 21:55:16    319s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1229.2M
[06/08 21:55:16    319s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1229.2M
[06/08 21:55:16    319s] Start to check current routing status for nets...
[06/08 21:55:16    319s] All nets are already routed correctly.
[06/08 21:55:16    319s] End to check current routing status for nets (mem=1229.2M)
[06/08 21:55:16    319s] Extraction called for design 'tile_pe' of instances=627 and nets=739 using extraction engine 'preRoute' .
[06/08 21:55:16    319s] PreRoute RC Extraction called for design tile_pe.
[06/08 21:55:16    319s] RC Extraction called in multi-corner(1) mode.
[06/08 21:55:16    319s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[06/08 21:55:16    319s] Type 'man IMPEXT-6197' for more detail.
[06/08 21:55:16    319s] RCMode: PreRoute
[06/08 21:55:16    319s]       RC Corner Indexes            0   
[06/08 21:55:16    319s] Capacitance Scaling Factor   : 1.00000 
[06/08 21:55:16    319s] Resistance Scaling Factor    : 1.00000 
[06/08 21:55:16    319s] Clock Cap. Scaling Factor    : 1.00000 
[06/08 21:55:16    319s] Clock Res. Scaling Factor    : 1.00000 
[06/08 21:55:16    319s] Shrink Factor                : 1.00000
[06/08 21:55:16    319s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[06/08 21:55:16    319s] LayerId::1 widthSet size::1
[06/08 21:55:16    319s] LayerId::2 widthSet size::1
[06/08 21:55:16    319s] LayerId::3 widthSet size::1
[06/08 21:55:16    319s] LayerId::4 widthSet size::1
[06/08 21:55:16    319s] LayerId::5 widthSet size::1
[06/08 21:55:16    319s] LayerId::6 widthSet size::1
[06/08 21:55:16    319s] LayerId::7 widthSet size::1
[06/08 21:55:16    319s] LayerId::8 widthSet size::1
[06/08 21:55:16    319s] LayerId::9 widthSet size::1
[06/08 21:55:16    319s] LayerId::10 widthSet size::1
[06/08 21:55:16    319s] Updating RC grid for preRoute extraction ...
[06/08 21:55:16    319s] Initializing multi-corner resistance tables ...
[06/08 21:55:16    319s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:16    319s] {RT default_rc_corner 0 10 10 {4 1} {7 0} {9 0} 3}
[06/08 21:55:16    319s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.288958 ; uaWl: 1.000000 ; uaWlH: 0.188935 ; aWlH: 0.000000 ; Pmax: 0.830200 ; wcR: 0.535700 ; newSi: 0.095200 ; pMod: 80 ; 
[06/08 21:55:16    319s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1229.160M)
[06/08 21:55:16    319s] Effort level <high> specified for reg2reg path_group
[06/08 21:55:16    319s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1238.9M
[06/08 21:55:16    319s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1238.9M
[06/08 21:55:16    319s] Fast DP-INIT is on for default
[06/08 21:55:16    319s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.010, REAL:0.006, MEM:1238.9M
[06/08 21:55:16    319s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.006, MEM:1238.9M
[06/08 21:55:16    319s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1238.9M
[06/08 21:55:16    319s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1238.9M
[06/08 21:55:16    319s] Starting delay calculation for Setup views
[06/08 21:55:16    319s] #################################################################################
[06/08 21:55:16    319s] # Design Stage: PreRoute
[06/08 21:55:16    319s] # Design Name: tile_pe
[06/08 21:55:16    319s] # Design Mode: 45nm
[06/08 21:55:16    319s] # Analysis Mode: MMMC Non-OCV 
[06/08 21:55:16    319s] # Parasitics Mode: No SPEF/RCDB
[06/08 21:55:16    319s] # Signoff Settings: SI Off 
[06/08 21:55:16    319s] #################################################################################
[06/08 21:55:16    319s] Calculate delays in BcWc mode...
[06/08 21:55:16    319s] Topological Sorting (REAL = 0:00:00.0, MEM = 1236.9M, InitMEM = 1236.9M)
[06/08 21:55:16    319s] Start delay calculation (fullDC) (1 T). (MEM=1236.95)
[06/08 21:55:16    319s] *** Calculating scaling factor for worst libraries using the default operating condition of each library.
[06/08 21:55:16    319s] End AAE Lib Interpolated Model. (MEM=1253.15 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[06/08 21:55:16    319s] **WARN: (IMPESI-3014):	The RC network is incomplete for net x_reg_out[7]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[06/08 21:55:16    319s] **WARN: (IMPESI-3014):	The RC network is incomplete for net x_reg_out[6]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[06/08 21:55:16    319s] **WARN: (IMPESI-3014):	The RC network is incomplete for net x_reg_out[5]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[06/08 21:55:16    319s] **WARN: (IMPESI-3014):	The RC network is incomplete for net x_reg_out[4]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[06/08 21:55:16    319s] **WARN: (IMPESI-3014):	The RC network is incomplete for net x_reg_out[1]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[06/08 21:55:16    319s] **WARN: (IMPESI-3014):	The RC network is incomplete for net x_reg_out[3]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[06/08 21:55:16    319s] **WARN: (IMPESI-3014):	The RC network is incomplete for net x_reg_out[0]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[06/08 21:55:16    320s] Total number of fetched objects 770
[06/08 21:55:16    320s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[06/08 21:55:16    320s] End delay calculation. (MEM=1268.84 CPU=0:00:00.1 REAL=0:00:00.0)
[06/08 21:55:16    320s] End delay calculation (fullDC). (MEM=1268.84 CPU=0:00:00.1 REAL=0:00:00.0)
[06/08 21:55:16    320s] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 1268.8M) ***
[06/08 21:55:16    320s] *** Done Building Timing Graph (cpu=0:00:00.1 real=0:00:00.0 totSessionCpu=0:05:20 mem=1268.8M)
[06/08 21:55:16    320s] 
------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Setup views included:
 worst 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.005  | -0.005  |  0.213  |
|           TNS (ns):| -0.008  | -0.008  |  0.000  |
|    Violating Paths:|    4    |    4    |    0    |
|          All Paths:|   136   |   48    |   136   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 68.301%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
Reported timing to dir ./timingReports
[06/08 21:55:16    320s] Total CPU time: 0.3 sec
[06/08 21:55:16    320s] Total Real time: 1.0 sec
[06/08 21:55:16    320s] Total Memory Usage: 1239.097656 Mbytes
[06/08 21:55:16    320s] 
[06/08 21:55:16    320s] =============================================================================================
[06/08 21:55:16    320s]  Final TAT Report for timeDesign
[06/08 21:55:16    320s] =============================================================================================
[06/08 21:55:16    320s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[06/08 21:55:16    320s] ---------------------------------------------------------------------------------------------
[06/08 21:55:16    320s] [ ViewPruning            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[06/08 21:55:16    320s] [ TimingUpdate           ]      1   0:00:00.0  (   1.4 % )     0:00:00.1 /  0:00:00.1    1.0
[06/08 21:55:16    320s] [ FullDelayCalc          ]      1   0:00:00.1  (  15.5 % )     0:00:00.1 /  0:00:00.1    1.0
[06/08 21:55:16    320s] [ OptSummaryReport       ]      1   0:00:00.0  (   1.3 % )     0:00:00.7 /  0:00:00.2    0.4
[06/08 21:55:16    320s] [ TimingReport           ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    1.7
[06/08 21:55:16    320s] [ DrvReport              ]      1   0:00:00.4  (  58.9 % )     0:00:00.4 /  0:00:00.0    0.0
[06/08 21:55:16    320s] [ GenerateReports        ]      1   0:00:00.1  (  11.9 % )     0:00:00.1 /  0:00:00.1    0.9
[06/08 21:55:16    320s] [ ReportTranViolation    ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[06/08 21:55:16    320s] [ ReportCapViolation     ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[06/08 21:55:16    320s] [ ReportFanoutViolation  ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[06/08 21:55:16    320s] [ ReportLenViolation     ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[06/08 21:55:16    320s] [ GenerateDrvReportData  ]      1   0:00:00.0  (   0.9 % )     0:00:00.0 /  0:00:00.0    1.6
[06/08 21:55:16    320s] [ ReportAnalysisSummary  ]      2   0:00:00.0  (   0.8 % )     0:00:00.0 /  0:00:00.0    1.7
[06/08 21:55:16    320s] [ MISC                   ]          0:00:00.1  (   8.7 % )     0:00:00.1 /  0:00:00.1    0.9
[06/08 21:55:16    320s] ---------------------------------------------------------------------------------------------
[06/08 21:55:16    320s]  timeDesign TOTAL                   0:00:00.7  ( 100.0 % )     0:00:00.7 /  0:00:00.3    0.4
[06/08 21:55:16    320s] ---------------------------------------------------------------------------------------------
[06/08 21:55:16    320s] 
[06/08 21:55:29    320s] <CMD> setOptMode -fixCap true -fixTran true -fixFanoutLoad true
[06/08 21:55:29    320s] <CMD> optDesign -postCTS
[06/08 21:55:29    320s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1033.7M, totSessionCpu=0:05:21 **
[06/08 21:55:29    320s] **WARN: (IMPOPT-576):	109 nets have unplaced terms. 
[06/08 21:55:29    320s] Type 'man IMPOPT-576' for more detail.
[06/08 21:55:29    320s] **INFO: User settings:
[06/08 21:55:29    320s] setDesignMode -process                    45
[06/08 21:55:29    320s] setExtractRCMode -coupling_c_th           0.1
[06/08 21:55:29    320s] setExtractRCMode -engine                  preRoute
[06/08 21:55:29    320s] setExtractRCMode -relative_c_th           1
[06/08 21:55:29    320s] setExtractRCMode -total_c_th              0
[06/08 21:55:29    320s] setDelayCalMode -enable_high_fanout       true
[06/08 21:55:29    320s] setDelayCalMode -eng_copyNetPropToNewNet  true
[06/08 21:55:29    320s] setDelayCalMode -engine                   aae
[06/08 21:55:29    320s] setDelayCalMode -ignoreNetLoad            false
[06/08 21:55:29    320s] setOptMode -activeHoldViews               { fast }
[06/08 21:55:29    320s] setOptMode -activeSetupViews              { worst }
[06/08 21:55:29    320s] setOptMode -autoSetupViews                { worst}
[06/08 21:55:29    320s] setOptMode -autoTDGRSetupViews            { worst}
[06/08 21:55:29    320s] setOptMode -drcMargin                     0
[06/08 21:55:29    320s] setOptMode -fixCap                        true
[06/08 21:55:29    320s] setOptMode -fixDrc                        true
[06/08 21:55:29    320s] setOptMode -fixFanoutLoad                 true
[06/08 21:55:29    320s] setOptMode -fixTran                       true
[06/08 21:55:29    320s] setOptMode -optimizeFF                    true
[06/08 21:55:29    320s] setOptMode -preserveAllSequential         false
[06/08 21:55:29    320s] setOptMode -setupTargetSlack              0
[06/08 21:55:29    320s] setAnalysisMode -checkType                setup
[06/08 21:55:29    320s] setAnalysisMode -clkSrcPath               true
[06/08 21:55:29    320s] setAnalysisMode -clockPropagation         sdcControl
[06/08 21:55:29    320s] setAnalysisMode -skew                     true
[06/08 21:55:29    320s] setAnalysisMode -usefulSkew               true
[06/08 21:55:29    320s] 
[06/08 21:55:29    320s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[06/08 21:55:29    320s] Need call spDPlaceInit before registerPrioInstLoc.
[06/08 21:55:29    320s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:29    320s] OPERPROF: Starting DPlace-Init at level 1, MEM:1242.3M
[06/08 21:55:29    320s] #spOpts: N=45 mergeVia=F 
[06/08 21:55:29    320s] All LLGs are deleted
[06/08 21:55:29    320s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1242.3M
[06/08 21:55:29    320s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1242.3M
[06/08 21:55:29    320s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1242.3M
[06/08 21:55:29    320s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1242.3M
[06/08 21:55:29    320s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[06/08 21:55:29    320s] Fast DP-INIT is on for default
[06/08 21:55:29    320s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[06/08 21:55:29    320s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.020, REAL:0.008, MEM:1259.1M
[06/08 21:55:29    320s] OPERPROF:     Starting CMU at level 3, MEM:1259.1M
[06/08 21:55:29    320s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:1259.1M
[06/08 21:55:29    320s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.020, REAL:0.008, MEM:1259.1M
[06/08 21:55:29    320s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1259.1MB).
[06/08 21:55:29    320s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.020, REAL:0.010, MEM:1259.1M
[06/08 21:55:29    320s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:29    320s] 
[06/08 21:55:29    320s] Creating Lib Analyzer ...
[06/08 21:55:29    320s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:29    320s] Total number of usable buffers from Lib Analyzer: 9 ( CLKBUF_X1 BUF_X1 CLKBUF_X2 BUF_X2 CLKBUF_X3 BUF_X4 BUF_X8 BUF_X16 BUF_X32)
[06/08 21:55:29    320s] Total number of usable inverters from Lib Analyzer: 6 ( INV_X1 INV_X2 INV_X4 INV_X8 INV_X16 INV_X32)
[06/08 21:55:29    320s] Total number of usable delay cells from Lib Analyzer: 0 ()
[06/08 21:55:29    320s] 
[06/08 21:55:29    320s] {RT default_rc_corner 0 10 10 {4 1} {7 0} {9 0} 3}
[06/08 21:55:29    321s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:05:21 mem=1265.1M
[06/08 21:55:29    321s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:05:21 mem=1265.1M
[06/08 21:55:29    321s] Creating Lib Analyzer, finished. 
[06/08 21:55:29    321s] **WARN: (IMPOPT-665):	core_row[3] : Net has unplaced terms or is connected to uplaced instances in design. 
[06/08 21:55:29    321s] Type 'man IMPOPT-665' for more detail.
[06/08 21:55:29    321s] **WARN: (IMPOPT-665):	core_row[2] : Net has unplaced terms or is connected to uplaced instances in design. 
[06/08 21:55:29    321s] Type 'man IMPOPT-665' for more detail.
[06/08 21:55:29    321s] **WARN: (IMPOPT-665):	core_row[1] : Net has unplaced terms or is connected to uplaced instances in design. 
[06/08 21:55:29    321s] Type 'man IMPOPT-665' for more detail.
[06/08 21:55:29    321s] **WARN: (IMPOPT-665):	core_row[0] : Net has unplaced terms or is connected to uplaced instances in design. 
[06/08 21:55:29    321s] Type 'man IMPOPT-665' for more detail.
[06/08 21:55:29    321s] **WARN: (IMPOPT-665):	core_col[3] : Net has unplaced terms or is connected to uplaced instances in design. 
[06/08 21:55:29    321s] Type 'man IMPOPT-665' for more detail.
[06/08 21:55:29    321s] **WARN: (IMPOPT-665):	core_col[2] : Net has unplaced terms or is connected to uplaced instances in design. 
[06/08 21:55:29    321s] Type 'man IMPOPT-665' for more detail.
[06/08 21:55:29    321s] **WARN: (IMPOPT-665):	core_col[1] : Net has unplaced terms or is connected to uplaced instances in design. 
[06/08 21:55:29    321s] Type 'man IMPOPT-665' for more detail.
[06/08 21:55:29    321s] **WARN: (IMPOPT-665):	core_col[0] : Net has unplaced terms or is connected to uplaced instances in design. 
[06/08 21:55:29    321s] Type 'man IMPOPT-665' for more detail.
[06/08 21:55:29    321s] **WARN: (IMPOPT-665):	cfg_addr[7] : Net has unplaced terms or is connected to uplaced instances in design. 
[06/08 21:55:29    321s] Type 'man IMPOPT-665' for more detail.
[06/08 21:55:29    321s] **WARN: (IMPOPT-665):	cfg_addr[6] : Net has unplaced terms or is connected to uplaced instances in design. 
[06/08 21:55:29    321s] Type 'man IMPOPT-665' for more detail.
[06/08 21:55:29    321s] **WARN: (IMPOPT-665):	cfg_addr[5] : Net has unplaced terms or is connected to uplaced instances in design. 
[06/08 21:55:29    321s] Type 'man IMPOPT-665' for more detail.
[06/08 21:55:29    321s] **WARN: (IMPOPT-665):	cfg_addr[4] : Net has unplaced terms or is connected to uplaced instances in design. 
[06/08 21:55:29    321s] Type 'man IMPOPT-665' for more detail.
[06/08 21:55:29    321s] **WARN: (IMPOPT-665):	cfg_addr[3] : Net has unplaced terms or is connected to uplaced instances in design. 
[06/08 21:55:29    321s] Type 'man IMPOPT-665' for more detail.
[06/08 21:55:29    321s] **WARN: (IMPOPT-665):	cfg_addr[2] : Net has unplaced terms or is connected to uplaced instances in design. 
[06/08 21:55:29    321s] Type 'man IMPOPT-665' for more detail.
[06/08 21:55:29    321s] **WARN: (IMPOPT-665):	cfg_addr[1] : Net has unplaced terms or is connected to uplaced instances in design. 
[06/08 21:55:29    321s] Type 'man IMPOPT-665' for more detail.
[06/08 21:55:29    321s] **WARN: (IMPOPT-665):	cfg_addr[0] : Net has unplaced terms or is connected to uplaced instances in design. 
[06/08 21:55:29    321s] Type 'man IMPOPT-665' for more detail.
[06/08 21:55:29    321s] **WARN: (IMPOPT-665):	cfg_data[7] : Net has unplaced terms or is connected to uplaced instances in design. 
[06/08 21:55:29    321s] Type 'man IMPOPT-665' for more detail.
[06/08 21:55:29    321s] **WARN: (IMPOPT-665):	cfg_data[6] : Net has unplaced terms or is connected to uplaced instances in design. 
[06/08 21:55:29    321s] Type 'man IMPOPT-665' for more detail.
[06/08 21:55:29    321s] **WARN: (IMPOPT-665):	cfg_data[5] : Net has unplaced terms or is connected to uplaced instances in design. 
[06/08 21:55:29    321s] Type 'man IMPOPT-665' for more detail.
[06/08 21:55:29    321s] **WARN: (IMPOPT-665):	cfg_data[4] : Net has unplaced terms or is connected to uplaced instances in design. 
[06/08 21:55:29    321s] Type 'man IMPOPT-665' for more detail.
[06/08 21:55:29    321s] **WARN: (EMS-27):	Message (IMPOPT-665) has exceeded the current message display limit of 20.
[06/08 21:55:29    321s] To increase the message display limit, refer to the product command reference manual.
[06/08 21:55:29    321s] Effort level <high> specified for reg2reg path_group
[06/08 21:55:30    321s] **optDesign ... cpu = 0:00:00, real = 0:00:01, mem = 1039.0M, totSessionCpu=0:05:21 **
[06/08 21:55:30    321s] *** optDesign -postCTS ***
[06/08 21:55:30    321s] DRC Margin: user margin 0.0; extra margin 0.2
[06/08 21:55:30    321s] Hold Target Slack: user slack 0
[06/08 21:55:30    321s] Setup Target Slack: user slack 0; extra slack 0.0
[06/08 21:55:30    321s] setUsefulSkewMode -ecoRoute false
[06/08 21:55:30    321s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1267.1M
[06/08 21:55:30    321s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.000, REAL:0.003, MEM:1267.1M
[06/08 21:55:30    321s] Multi-VT timing optimization disabled based on library information.
[06/08 21:55:30    321s] Deleting Cell Server ...
[06/08 21:55:30    321s] Deleting Lib Analyzer.
[06/08 21:55:30    321s] Creating Cell Server ...(0, 0, 0, 0)
[06/08 21:55:30    321s] Summary for sequential cells identification: 
[06/08 21:55:30    321s]   Identified SBFF number: 16
[06/08 21:55:30    321s]   Identified MBFF number: 0
[06/08 21:55:30    321s]   Identified SB Latch number: 0
[06/08 21:55:30    321s]   Identified MB Latch number: 0
[06/08 21:55:30    321s]   Not identified SBFF number: 0
[06/08 21:55:30    321s]   Not identified MBFF number: 0
[06/08 21:55:30    321s]   Not identified SB Latch number: 0
[06/08 21:55:30    321s]   Not identified MB Latch number: 0
[06/08 21:55:30    321s]   Number of sequential cells which are not FFs: 13
[06/08 21:55:30    321s]  Visiting view : worst
[06/08 21:55:30    321s]    : PowerDomain = none : Weighted F : unweighted  = 8.40 (1.000) with rcCorner = 0
[06/08 21:55:30    321s]    : PowerDomain = none : Weighted F : unweighted  = 6.60 (1.000) with rcCorner = -1
[06/08 21:55:30    321s]  Visiting view : fast
[06/08 21:55:30    321s]    : PowerDomain = none : Weighted F : unweighted  = 6.00 (1.000) with rcCorner = 0
[06/08 21:55:30    321s]    : PowerDomain = none : Weighted F : unweighted  = 4.50 (1.000) with rcCorner = -1
[06/08 21:55:30    321s]  Setting StdDelay to 8.40
[06/08 21:55:30    321s] Creating Cell Server, finished. 
[06/08 21:55:30    321s] 
[06/08 21:55:30    321s] Deleting Cell Server ...
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] All LLGs are deleted
[06/08 21:55:30    321s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1267.1M
[06/08 21:55:30    321s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1267.1M
[06/08 21:55:30    321s] Start to check current routing status for nets...
[06/08 21:55:30    321s] All nets are already routed correctly.
[06/08 21:55:30    321s] End to check current routing status for nets (mem=1267.1M)
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] Compute RC Scale Done ...
[06/08 21:55:30    321s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1423.3M
[06/08 21:55:30    321s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1423.3M
[06/08 21:55:30    321s] Fast DP-INIT is on for default
[06/08 21:55:30    321s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.000, REAL:0.005, MEM:1423.3M
[06/08 21:55:30    321s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.000, REAL:0.006, MEM:1423.3M
[06/08 21:55:30    321s] 
------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 worst 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.005  | -0.005  |  0.213  |
|           TNS (ns):| -0.008  | -0.008  |  0.000  |
|    Violating Paths:|    4    |    4    |    0    |
|          All Paths:|   136   |   48    |   136   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 68.301%
------------------------------------------------------------
**optDesign ... cpu = 0:00:00, real = 0:00:01, mem = 1113.4M, totSessionCpu=0:05:21 **
[06/08 21:55:30    321s] ** INFO : this run is activating low effort ccoptDesign flow
[06/08 21:55:30    321s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[06/08 21:55:30    321s] ### Creating PhyDesignMc. totSessionCpu=0:05:21 mem=1336.3M
[06/08 21:55:30    321s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[06/08 21:55:30    321s] OPERPROF: Starting DPlace-Init at level 1, MEM:1336.3M
[06/08 21:55:30    321s] #spOpts: N=45 mergeVia=F 
[06/08 21:55:30    321s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1336.3M
[06/08 21:55:30    321s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.000, REAL:0.002, MEM:1336.3M
[06/08 21:55:30    321s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1336.3MB).
[06/08 21:55:30    321s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.000, REAL:0.004, MEM:1336.3M
[06/08 21:55:30    321s] TotalInstCnt at PhyDesignMc Initialization: 627
[06/08 21:55:30    321s] ### Creating PhyDesignMc, finished. totSessionCpu=0:05:21 mem=1336.3M
[06/08 21:55:30    321s] TotalInstCnt at PhyDesignMc Destruction: 627
[06/08 21:55:30    321s] #optDebug: fT-E <X 2 0 0 1>
[06/08 21:55:30    321s] *** Starting optimizing excluded clock nets MEM= 1336.3M) ***
[06/08 21:55:30    321s] *info: There are no clock nets marked defIn, clock nets will not be optimized.
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1336.3M) ***
[06/08 21:55:30    321s] *** Starting optimizing excluded clock nets MEM= 1336.3M) ***
[06/08 21:55:30    321s] *info: There are no clock nets marked defIn, clock nets will not be optimized.
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1336.3M) ***
[06/08 21:55:30    321s] Info: Done creating the CCOpt slew target map.
[06/08 21:55:30    321s] Begin: GigaOpt high fanout net optimization
[06/08 21:55:30    321s] GigaOpt HFN: use maxLocalDensity 1.2
[06/08 21:55:30    321s] GigaOpt Checkpoint: Internal optDRV -useLevelizedBufferTreeOnly -auxMaxFanoutCountLimit 500 -largeScaleFixing -maxIter 1 -maxLocalDensity 1.2 -numThreads 1 -postCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC
[06/08 21:55:30    321s] Info: 1 clock net  excluded from IPO operation.
[06/08 21:55:30    321s] *** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:05:21.2/1:54:11.1 (0.0), mem = 1336.3M
[06/08 21:55:30    321s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.11176.7
[06/08 21:55:30    321s] PhyDesignGrid: maxLocalDensity 1.20, TinyGridDensity 1000.00 TinyGridSize 10.0
[06/08 21:55:30    321s] ### Creating PhyDesignMc. totSessionCpu=0:05:21 mem=1344.3M
[06/08 21:55:30    321s] OPERPROF: Starting DPlace-Init at level 1, MEM:1344.3M
[06/08 21:55:30    321s] #spOpts: N=45 mergeVia=F 
[06/08 21:55:30    321s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1344.3M
[06/08 21:55:30    321s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.000, REAL:0.002, MEM:1344.3M
[06/08 21:55:30    321s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1344.3MB).
[06/08 21:55:30    321s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.000, REAL:0.004, MEM:1344.3M
[06/08 21:55:30    321s] TotalInstCnt at PhyDesignMc Initialization: 627
[06/08 21:55:30    321s] ### Creating PhyDesignMc, finished. totSessionCpu=0:05:21 mem=1344.3M
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] ### Creating LA Mngr. totSessionCpu=0:05:21 mem=1344.3M
[06/08 21:55:30    321s] {RT default_rc_corner 0 10 10 {4 1} {7 0} {9 0} 3}
[06/08 21:55:30    321s] ### Creating LA Mngr, finished. totSessionCpu=0:05:21 mem=1344.3M
[06/08 21:55:30    321s] 
[06/08 21:55:30    321s] Creating Lib Analyzer ...
[06/08 21:55:30    321s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:30    321s] Total number of usable buffers from Lib Analyzer: 9 ( CLKBUF_X1 BUF_X1 CLKBUF_X2 BUF_X2 CLKBUF_X3 BUF_X4 BUF_X8 BUF_X16 BUF_X32)
[06/08 21:55:30    321s] Total number of usable inverters from Lib Analyzer: 6 ( INV_X1 INV_X2 INV_X4 INV_X8 INV_X16 INV_X32)
[06/08 21:55:30    321s] Total number of usable delay cells from Lib Analyzer: 0 ()
[06/08 21:55:30    321s] 
[06/08 21:55:30    321s] {RT default_rc_corner 0 10 10 {4 1} {7 0} {9 0} 3}
[06/08 21:55:30    321s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:05:22 mem=1344.3M
[06/08 21:55:30    321s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:05:22 mem=1344.3M
[06/08 21:55:30    321s] Creating Lib Analyzer, finished. 
[06/08 21:55:30    321s] 
[06/08 21:55:30    321s] #optDebug: {2, 1.000, 0.8500} {3, 0.503, 0.8431} {4, 0.503, 0.8431} {4, 0.503, 0.8431} {4, 0.503, 0.8431} {7, 0.130, 0.4315} {8, 0.043, 0.3555} {9, 0.043, 0.3555} {10, 0.022, 0.3376} 
[06/08 21:55:30    321s] ### Creating LA Mngr. totSessionCpu=0:05:22 mem=1344.3M
[06/08 21:55:30    321s] ### Creating LA Mngr, finished. totSessionCpu=0:05:22 mem=1344.3M
[06/08 21:55:31    322s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[06/08 21:55:31    322s] TotalInstCnt at PhyDesignMc Destruction: 627
[06/08 21:55:31    322s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.11176.7
[06/08 21:55:31    322s] *** DrvOpt [finish] : cpu/real = 0:00:01.2/0:00:01.2 (1.0), totSession cpu/real = 0:05:22.4/1:54:12.3 (0.0), mem = 1344.3M
[06/08 21:55:31    322s] 
[06/08 21:55:31    322s] =============================================================================================
[06/08 21:55:31    322s]  Step TAT Report for DrvOpt #2
[06/08 21:55:31    322s] =============================================================================================
[06/08 21:55:31    322s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[06/08 21:55:31    322s] ---------------------------------------------------------------------------------------------
[06/08 21:55:31    322s] [ CellServerInit         ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[06/08 21:55:31    322s] [ LibAnalyzerInit        ]      2   0:00:00.4  (  37.1 % )     0:00:00.4 /  0:00:00.4    1.0
[06/08 21:55:31    322s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[06/08 21:55:31    322s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.0
[06/08 21:55:31    322s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.4 % )     0:00:00.5 /  0:00:00.5    1.0
[06/08 21:55:31    322s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[06/08 21:55:31    322s] [ DrvFindVioNets         ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[06/08 21:55:31    322s] [ MISC                   ]          0:00:00.7  (  61.8 % )     0:00:00.7 /  0:00:00.8    1.0
[06/08 21:55:31    322s] ---------------------------------------------------------------------------------------------
[06/08 21:55:31    322s]  DrvOpt #2 TOTAL                    0:00:01.2  ( 100.0 % )     0:00:01.2 /  0:00:01.2    1.0
[06/08 21:55:31    322s] ---------------------------------------------------------------------------------------------
[06/08 21:55:31    322s] 
[06/08 21:55:31    322s] GigaOpt HFN: restore maxLocalDensity to 0.98
[06/08 21:55:31    322s] End: GigaOpt high fanout net optimization
[06/08 21:55:31    322s] Deleting Lib Analyzer.
[06/08 21:55:31    322s] Begin: GigaOpt Global Optimization
[06/08 21:55:31    322s] *info: use new DP (enabled)
[06/08 21:55:31    322s] GigaOpt Checkpoint: Internal globalOpt -maxLocalDensity 1.2 -numThreads 1 -postCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -enableHighLayerOpt -maxIter 50 -maxIterForLEPG 50
[06/08 21:55:31    322s] Info: 1 clock net  excluded from IPO operation.
[06/08 21:55:31    322s] *** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:05:22.4/1:54:12.3 (0.0), mem = 1344.3M
[06/08 21:55:31    322s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.11176.8
[06/08 21:55:31    322s] PhyDesignGrid: maxLocalDensity 1.20, TinyGridDensity 1000.00 TinyGridSize 10.0
[06/08 21:55:31    322s] ### Creating PhyDesignMc. totSessionCpu=0:05:22 mem=1344.3M
[06/08 21:55:31    322s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[06/08 21:55:31    322s] OPERPROF: Starting DPlace-Init at level 1, MEM:1344.3M
[06/08 21:55:31    322s] #spOpts: N=45 mergeVia=F 
[06/08 21:55:31    322s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1344.3M
[06/08 21:55:31    322s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.000, REAL:0.003, MEM:1344.3M
[06/08 21:55:31    322s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1344.3MB).
[06/08 21:55:31    322s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.004, MEM:1344.3M
[06/08 21:55:31    322s] TotalInstCnt at PhyDesignMc Initialization: 627
[06/08 21:55:31    322s] ### Creating PhyDesignMc, finished. totSessionCpu=0:05:22 mem=1344.3M
[06/08 21:55:31    322s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:31    322s] 
[06/08 21:55:31    322s] Creating Lib Analyzer ...
[06/08 21:55:31    322s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:31    322s] Total number of usable buffers from Lib Analyzer: 9 ( CLKBUF_X1 BUF_X1 CLKBUF_X2 BUF_X2 CLKBUF_X3 BUF_X4 BUF_X8 BUF_X16 BUF_X32)
[06/08 21:55:31    322s] Total number of usable inverters from Lib Analyzer: 6 ( INV_X1 INV_X2 INV_X4 INV_X8 INV_X16 INV_X32)
[06/08 21:55:31    322s] Total number of usable delay cells from Lib Analyzer: 0 ()
[06/08 21:55:31    322s] 
[06/08 21:55:31    322s] {RT default_rc_corner 0 10 10 {4 1} {7 0} {9 0} 3}
[06/08 21:55:31    322s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:05:23 mem=1344.3M
[06/08 21:55:31    322s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:05:23 mem=1344.3M
[06/08 21:55:31    322s] Creating Lib Analyzer, finished. 
[06/08 21:55:31    322s] 
[06/08 21:55:31    322s] #optDebug: {2, 1.000, 0.8500} {3, 0.503, 0.8500} {4, 0.503, 0.8500} {4, 0.503, 0.8500} {4, 0.503, 0.8500} {7, 0.130, 0.5393} {8, 0.043, 0.4444} {9, 0.043, 0.4444} {10, 0.022, 0.4220} 
[06/08 21:55:31    322s] ### Creating LA Mngr. totSessionCpu=0:05:23 mem=1344.3M
[06/08 21:55:31    322s] ### Creating LA Mngr, finished. totSessionCpu=0:05:23 mem=1344.3M
[06/08 21:55:33    324s] *info: 1 clock net excluded
[06/08 21:55:33    324s] *info: 2 special nets excluded.
[06/08 21:55:33    324s] *info: 2 no-driver nets excluded.
[06/08 21:55:34    325s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1363.4M
[06/08 21:55:34    325s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:1363.4M
[06/08 21:55:34    325s] ** GigaOpt Global Opt WNS Slack -0.005  TNS Slack -0.008 
[06/08 21:55:34    325s] +--------+--------+----------+------------+--------+----------+---------+------------------------+
[06/08 21:55:34    325s] |  WNS   |  TNS   | Density  |    Real    |  Mem   |Worst View|Pathgroup|       End Point        |
[06/08 21:55:34    325s] +--------+--------+----------+------------+--------+----------+---------+------------------------+
[06/08 21:55:34    325s] |  -0.005|  -0.008|    68.30%|   0:00:00.0| 1363.4M|     worst|  reg2reg| acc_reg_out_reg[18]/D  |
[06/08 21:55:34    325s] |   0.000|   0.000|    68.38%|   0:00:00.0| 1414.1M|        NA|       NA| NA                     |
[06/08 21:55:34    325s] +--------+--------+----------+------------+--------+----------+---------+------------------------+
[06/08 21:55:34    325s] 
[06/08 21:55:34    325s] *** Finish post-CTS Global Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1414.1M) ***
[06/08 21:55:34    325s] 
[06/08 21:55:34    325s] *** Finish post-CTS Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1414.1M) ***
[06/08 21:55:34    325s] Bottom Preferred Layer:
[06/08 21:55:34    325s]     None
[06/08 21:55:34    325s] Via Pillar Rule:
[06/08 21:55:34    325s]     None
[06/08 21:55:34    325s] ** GigaOpt Global Opt End WNS Slack 0.000  TNS Slack 0.000 
[06/08 21:55:34    325s] TotalInstCnt at PhyDesignMc Destruction: 627
[06/08 21:55:34    325s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.11176.8
[06/08 21:55:34    325s] *** SetupOpt [finish] : cpu/real = 0:00:02.7/0:00:02.7 (1.0), totSession cpu/real = 0:05:25.1/1:54:15.0 (0.0), mem = 1395.0M
[06/08 21:55:34    325s] 
[06/08 21:55:34    325s] =============================================================================================
[06/08 21:55:34    325s]  Step TAT Report for GlobalOpt #2
[06/08 21:55:34    325s] =============================================================================================
[06/08 21:55:34    325s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[06/08 21:55:34    325s] ---------------------------------------------------------------------------------------------
[06/08 21:55:34    325s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[06/08 21:55:34    325s] [ LibAnalyzerInit        ]      1   0:00:00.2  (   8.3 % )     0:00:00.2 /  0:00:00.2    1.0
[06/08 21:55:34    325s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[06/08 21:55:34    325s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    1.7
[06/08 21:55:34    325s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.1 % )     0:00:00.2 /  0:00:00.2    1.0
[06/08 21:55:34    325s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[06/08 21:55:34    325s] [ TransformInit          ]      1   0:00:02.4  (  88.5 % )     0:00:02.4 /  0:00:02.4    1.0
[06/08 21:55:34    325s] [ OptSingleIteration     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    1.2
[06/08 21:55:34    325s] [ OptGetWeight           ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    3.4
[06/08 21:55:34    325s] [ OptEval                ]      1   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.8
[06/08 21:55:34    325s] [ OptCommit              ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[06/08 21:55:34    325s] [ IncrTimingUpdate       ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    3.4
[06/08 21:55:34    325s] [ PostCommitDelayCalc    ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[06/08 21:55:34    325s] [ SetupOptGetWorkingSet  ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[06/08 21:55:34    325s] [ SetupOptGetActiveNode  ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[06/08 21:55:34    325s] [ SetupOptSlackGraph     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[06/08 21:55:34    325s] [ MISC                   ]          0:00:00.1  (   1.9 % )     0:00:00.1 /  0:00:00.1    1.0
[06/08 21:55:34    325s] ---------------------------------------------------------------------------------------------
[06/08 21:55:34    325s]  GlobalOpt #2 TOTAL                 0:00:02.7  ( 100.0 % )     0:00:02.7 /  0:00:02.7    1.0
[06/08 21:55:34    325s] ---------------------------------------------------------------------------------------------
[06/08 21:55:34    325s] 
[06/08 21:55:34    325s] End: GigaOpt Global Optimization
[06/08 21:55:34    325s] *** Timing Is met
[06/08 21:55:34    325s] *** Check timing (0:00:00.0)
[06/08 21:55:34    325s] Deleting Lib Analyzer.
[06/08 21:55:34    325s] GigaOpt Checkpoint: Internal reclaim -numThreads 1 -postCTS -doRemoveUselessTerm -tgtSlackMult 3 -routeType -noRouteTypeResizePolish -noViewPrune -weedwhack -nonLegal -nativePathGroupFlow
[06/08 21:55:34    325s] Info: 1 clock net  excluded from IPO operation.
[06/08 21:55:34    325s] ### Creating LA Mngr. totSessionCpu=0:05:25 mem=1349.0M
[06/08 21:55:34    325s] ### Creating LA Mngr, finished. totSessionCpu=0:05:25 mem=1349.0M
[06/08 21:55:34    325s] Tech dependent Parameter, Build TLibAnalyzer for: SkipAdjustMaxLocalDensityReclaim
[06/08 21:55:34    325s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1349.0M
[06/08 21:55:34    325s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.000, REAL:0.003, MEM:1349.0M
[06/08 21:55:34    325s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:34    325s] **INFO: Flow update: Design timing is met.
[06/08 21:55:34    325s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:34    325s] **INFO: Flow update: Design timing is met.
[06/08 21:55:34    325s] GigaOpt Checkpoint: Internal reclaim -numThreads 1 -customPhyUpdate -force -svrReclaim -rtrShortNets -postCTS -tgtSlackMult 2 -wtns -noRouteTypeResizePolish -noViewPrune -nativePathGroupFlow
[06/08 21:55:34    325s] Info: 1 clock net  excluded from IPO operation.
[06/08 21:55:34    325s] ### Creating LA Mngr. totSessionCpu=0:05:25 mem=1347.0M
[06/08 21:55:34    325s] ### Creating LA Mngr, finished. totSessionCpu=0:05:25 mem=1347.0M
[06/08 21:55:34    325s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[06/08 21:55:34    325s] ### Creating PhyDesignMc. totSessionCpu=0:05:25 mem=1366.1M
[06/08 21:55:34    325s] OPERPROF: Starting DPlace-Init at level 1, MEM:1366.1M
[06/08 21:55:34    325s] #spOpts: N=45 mergeVia=F 
[06/08 21:55:34    325s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1366.1M
[06/08 21:55:34    325s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.000, REAL:0.002, MEM:1366.1M
[06/08 21:55:34    325s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1366.1MB).
[06/08 21:55:34    325s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.003, MEM:1366.1M
[06/08 21:55:34    325s] TotalInstCnt at PhyDesignMc Initialization: 627
[06/08 21:55:34    325s] ### Creating PhyDesignMc, finished. totSessionCpu=0:05:25 mem=1366.1M
[06/08 21:55:34    325s] Begin: Area Reclaim Optimization
[06/08 21:55:34    325s] 
[06/08 21:55:34    325s] Creating Lib Analyzer ...
[06/08 21:55:34    325s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:34    325s] Total number of usable buffers from Lib Analyzer: 9 ( CLKBUF_X1 BUF_X1 CLKBUF_X2 BUF_X2 CLKBUF_X3 BUF_X4 BUF_X8 BUF_X16 BUF_X32)
[06/08 21:55:34    325s] Total number of usable inverters from Lib Analyzer: 6 ( INV_X1 INV_X2 INV_X4 INV_X8 INV_X16 INV_X32)
[06/08 21:55:34    325s] Total number of usable delay cells from Lib Analyzer: 0 ()
[06/08 21:55:34    325s] 
[06/08 21:55:34    325s] {RT default_rc_corner 0 10 10 {4 1} {7 0} {9 0} 3}
[06/08 21:55:34    325s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:05:25 mem=1370.1M
[06/08 21:55:34    325s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:05:25 mem=1370.1M
[06/08 21:55:34    325s] Creating Lib Analyzer, finished. 
[06/08 21:55:34    325s] *** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:05:25.4/1:54:15.3 (0.0), mem = 1370.1M
[06/08 21:55:34    325s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.11176.9
[06/08 21:55:34    325s] 
[06/08 21:55:34    325s] #optDebug: {2, 1.000, 0.8500} {3, 0.503, 0.8500} {4, 0.503, 0.8500} {4, 0.503, 0.8500} {4, 0.503, 0.8500} {7, 0.130, 0.5393} {8, 0.043, 0.4444} {9, 0.043, 0.4444} {10, 0.022, 0.4220} 
[06/08 21:55:34    325s] ### Creating LA Mngr. totSessionCpu=0:05:25 mem=1370.1M
[06/08 21:55:34    325s] ### Creating LA Mngr, finished. totSessionCpu=0:05:25 mem=1370.1M
[06/08 21:55:34    325s] Usable buffer cells for single buffer setup transform:
[06/08 21:55:34    325s] CLKBUF_X1 BUF_X1 CLKBUF_X2 BUF_X2 CLKBUF_X3 BUF_X4 BUF_X8 BUF_X16 BUF_X32 
[06/08 21:55:34    325s] Number of usable buffer cells above: 9
[06/08 21:55:34    325s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1370.1M
[06/08 21:55:34    325s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:1370.1M
[06/08 21:55:34    325s] Reclaim Optimization WNS Slack 0.002  TNS Slack 0.000 Density 68.38
[06/08 21:55:34    325s] +----------+---------+--------+--------+------------+--------+
[06/08 21:55:34    325s] | Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[06/08 21:55:34    325s] +----------+---------+--------+--------+------------+--------+
[06/08 21:55:34    325s] |    68.38%|        -|   0.002|   0.000|   0:00:00.0| 1370.1M|
[06/08 21:55:34    325s] |    68.38%|        0|   0.002|   0.000|   0:00:00.0| 1389.2M|
[06/08 21:55:34    325s] #optDebug: <stH: 1.4000 MiSeL: 36.8535>
[06/08 21:55:34    325s] |    68.38%|        0|   0.002|   0.000|   0:00:00.0| 1389.2M|
[06/08 21:55:34    325s] |    68.32%|        1|   0.002|   0.000|   0:00:00.0| 1412.8M|
[06/08 21:55:34    325s] |    68.32%|        0|   0.002|   0.000|   0:00:00.0| 1412.8M|
[06/08 21:55:34    325s] #optDebug: <stH: 1.4000 MiSeL: 36.8535>
[06/08 21:55:34    325s] |    68.32%|        0|   0.002|   0.000|   0:00:00.0| 1412.8M|
[06/08 21:55:34    325s] +----------+---------+--------+--------+------------+--------+
[06/08 21:55:34    325s] Reclaim Optimization End WNS Slack 0.002  TNS Slack 0.000 Density 68.32
[06/08 21:55:34    325s] 
[06/08 21:55:34    325s] ** Summary: Restruct = 0 Buffer Deletion = 1 Declone = 0 Resize = 0 **
[06/08 21:55:34    325s] --------------------------------------------------------------
[06/08 21:55:34    325s] |                                   | Total     | Sequential |
[06/08 21:55:34    325s] --------------------------------------------------------------
[06/08 21:55:34    325s] | Num insts resized                 |       0  |       0    |
[06/08 21:55:34    325s] | Num insts undone                  |       0  |       0    |
[06/08 21:55:34    325s] | Num insts Downsized               |       0  |       0    |
[06/08 21:55:34    325s] | Num insts Samesized               |       0  |       0    |
[06/08 21:55:34    325s] | Num insts Upsized                 |       0  |       0    |
[06/08 21:55:34    325s] | Num multiple commits+uncommits    |       0  |       -    |
[06/08 21:55:34    325s] --------------------------------------------------------------
[06/08 21:55:34    325s] Bottom Preferred Layer:
[06/08 21:55:34    325s]     None
[06/08 21:55:34    325s] Via Pillar Rule:
[06/08 21:55:34    325s]     None
[06/08 21:55:34    325s] End: Core Area Reclaim Optimization (cpu = 0:00:00.6) (real = 0:00:00.0) **
[06/08 21:55:34    325s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:1412.8M
[06/08 21:55:34    325s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1412.8M
[06/08 21:55:34    325s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:1412.8M
[06/08 21:55:34    325s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.000, REAL:0.003, MEM:1412.8M
[06/08 21:55:34    325s] OPERPROF:     Starting PlacementFarEyeInit at level 3, MEM:1412.8M
[06/08 21:55:34    325s] OPERPROF:     Finished PlacementFarEyeInit at level 3, CPU:0.000, REAL:0.000, MEM:1412.8M
[06/08 21:55:34    325s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.000, REAL:0.004, MEM:1412.8M
[06/08 21:55:34    325s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.000, REAL:0.004, MEM:1412.8M
[06/08 21:55:34    325s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.11176.5
[06/08 21:55:34    325s] OPERPROF: Starting RefinePlace at level 1, MEM:1412.8M
[06/08 21:55:34    325s] *** Starting refinePlace (0:05:26 mem=1412.8M) ***
[06/08 21:55:34    325s] Total net bbox length = 8.736e+03 (4.507e+03 4.229e+03) (ext = 5.647e+03)
[06/08 21:55:34    325s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[06/08 21:55:34    325s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:1412.8M
[06/08 21:55:34    325s] Starting refinePlace ...
[06/08 21:55:34    325s] 
[06/08 21:55:34    325s] Running Spiral with 1 thread in Normal Mode  fetchWidth=8 
[06/08 21:55:34    325s] Move report: legalization moves 2 insts, mean move: 0.95 um, max move: 1.52 um
[06/08 21:55:34    325s] 	Max move on inst (U367): (24.51, 38.08) --> (26.03, 38.08)
[06/08 21:55:34    325s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=1416.8MB) @(0:05:26 - 0:05:26).
[06/08 21:55:34    325s] Move report: Detail placement moves 2 insts, mean move: 0.95 um, max move: 1.52 um
[06/08 21:55:34    325s] 	Max move on inst (U367): (24.51, 38.08) --> (26.03, 38.08)
[06/08 21:55:34    325s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1416.8MB
[06/08 21:55:34    325s] Statistics of distance of Instance movement in refine placement:
[06/08 21:55:34    325s]   maximum (X+Y) =         1.52 um
[06/08 21:55:34    325s]   inst (U367) with max move: (24.51, 38.08) -> (26.03, 38.08)
[06/08 21:55:34    325s]   mean    (X+Y) =         0.95 um
[06/08 21:55:34    325s] Summary Report:
[06/08 21:55:34    325s] Instances move: 2 (out of 626 movable)
[06/08 21:55:34    325s] Instances flipped: 0
[06/08 21:55:34    325s] Mean displacement: 0.95 um
[06/08 21:55:34    325s] Max displacement: 1.52 um (Instance: U367) (24.51, 38.08) -> (26.03, 38.08)
[06/08 21:55:34    325s] 	Length: 6 sites, height: 1 rows, site name: FreePDK45_38x28_10R_NP_162NW_34O, cell type: XOR2_X1
[06/08 21:55:34    325s] Total instances moved : 2
[06/08 21:55:34    325s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.000, REAL:0.009, MEM:1416.8M
[06/08 21:55:34    325s] Total net bbox length = 8.740e+03 (4.511e+03 4.229e+03) (ext = 5.647e+03)
[06/08 21:55:34    325s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1416.8MB
[06/08 21:55:34    325s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=1416.8MB) @(0:05:26 - 0:05:26).
[06/08 21:55:34    325s] *** Finished refinePlace (0:05:26 mem=1416.8M) ***
[06/08 21:55:34    325s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.11176.5
[06/08 21:55:34    325s] OPERPROF: Finished RefinePlace at level 1, CPU:0.010, REAL:0.011, MEM:1416.8M
[06/08 21:55:34    325s] *** maximum move = 1.52 um ***
[06/08 21:55:34    325s] *** Finished re-routing un-routed nets (1416.8M) ***
[06/08 21:55:34    325s] OPERPROF: Starting DPlace-Init at level 1, MEM:1416.8M
[06/08 21:55:34    325s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1416.8M
[06/08 21:55:34    325s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.003, MEM:1416.8M
[06/08 21:55:34    325s] OPERPROF:   Starting PlacementFarEyeInit at level 2, MEM:1416.8M
[06/08 21:55:34    325s] OPERPROF:   Finished PlacementFarEyeInit at level 2, CPU:0.000, REAL:0.000, MEM:1416.8M
[06/08 21:55:34    325s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.004, MEM:1416.8M
[06/08 21:55:34    325s] 
[06/08 21:55:34    325s] *** Finish Physical Update (cpu=0:00:00.0 real=0:00:00.0 mem=1416.8M) ***
[06/08 21:55:34    325s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.11176.9
[06/08 21:55:34    325s] *** AreaOpt [finish] : cpu/real = 0:00:00.4/0:00:00.4 (1.0), totSession cpu/real = 0:05:25.8/1:54:15.7 (0.0), mem = 1416.8M
[06/08 21:55:34    325s] 
[06/08 21:55:34    325s] =============================================================================================
[06/08 21:55:34    325s]  Step TAT Report for AreaOpt #3
[06/08 21:55:34    325s] =============================================================================================
[06/08 21:55:34    325s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[06/08 21:55:34    325s] ---------------------------------------------------------------------------------------------
[06/08 21:55:34    325s] [ RefinePlace            ]      1   0:00:00.0  (   4.9 % )     0:00:00.0 /  0:00:00.0    1.0
[06/08 21:55:34    325s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[06/08 21:55:34    325s] [ LibAnalyzerInit        ]      1   0:00:00.2  (  37.7 % )     0:00:00.2 /  0:00:00.2    1.0
[06/08 21:55:34    325s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[06/08 21:55:34    325s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[06/08 21:55:34    325s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[06/08 21:55:34    325s] [ OptSingleIteration     ]      5   0:00:00.0  (   0.8 % )     0:00:00.1 /  0:00:00.1    1.2
[06/08 21:55:34    325s] [ OptGetWeight           ]     75   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[06/08 21:55:34    325s] [ OptEval                ]     75   0:00:00.1  (  11.0 % )     0:00:00.1 /  0:00:00.1    1.1
[06/08 21:55:34    325s] [ OptCommit              ]     75   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.0
[06/08 21:55:34    325s] [ IncrTimingUpdate       ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0   10.2
[06/08 21:55:34    325s] [ PostCommitDelayCalc    ]     76   0:00:00.0  (   1.0 % )     0:00:00.0 /  0:00:00.0    0.0
[06/08 21:55:34    325s] [ MISC                   ]          0:00:00.3  (  43.3 % )     0:00:00.3 /  0:00:00.3    1.0
[06/08 21:55:34    325s] ---------------------------------------------------------------------------------------------
[06/08 21:55:34    325s]  AreaOpt #3 TOTAL                   0:00:00.6  ( 100.0 % )     0:00:00.6 /  0:00:00.6    1.0
[06/08 21:55:34    325s] ---------------------------------------------------------------------------------------------
[06/08 21:55:34    325s] 
[06/08 21:55:34    325s] TotalInstCnt at PhyDesignMc Destruction: 626
[06/08 21:55:34    325s] End: Area Reclaim Optimization (cpu=0:00:01, real=0:00:00, mem=1352.75M, totSessionCpu=0:05:26).
[06/08 21:55:34    325s] All LLGs are deleted
[06/08 21:55:34    325s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1352.8M
[06/08 21:55:34    325s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1352.8M
[06/08 21:55:34    325s] ### Creating LA Mngr. totSessionCpu=0:05:26 mem=1352.8M
[06/08 21:55:34    325s] ### Creating LA Mngr, finished. totSessionCpu=0:05:26 mem=1352.8M
[06/08 21:55:34    325s] [PSP]    Started Early Global Route kernel ( Curr Mem: 1352.75 MB )
[06/08 21:55:34    325s] (I)       Started Loading and Dumping File ( Curr Mem: 1352.75 MB )
[06/08 21:55:34    325s] (I)       Reading DB...
[06/08 21:55:34    325s] (I)       Read data from FE... (mem=1352.8M)
[06/08 21:55:34    325s] (I)       Read nodes and places... (mem=1352.8M)
[06/08 21:55:34    325s] (I)       Done Read nodes and places (cpu=0.000s, mem=1352.8M)
[06/08 21:55:34    325s] (I)       Read nets... (mem=1352.8M)
[06/08 21:55:34    325s] (I)       Done Read nets (cpu=0.000s, mem=1352.8M)
[06/08 21:55:34    325s] (I)       Done Read data from FE (cpu=0.000s, mem=1352.8M)
[06/08 21:55:34    325s] (I)       before initializing RouteDB syMemory usage = 1352.8 MB
[06/08 21:55:34    325s] (I)       == Non-default Options ==
[06/08 21:55:34    325s] (I)       Maximum routing layer                              : 10
[06/08 21:55:34    325s] (I)       Counted 1186 PG shapes. We will not process PG shapes layer by layer.
[06/08 21:55:34    325s] (I)       Use row-based GCell size
[06/08 21:55:34    325s] (I)       GCell unit size  : 2800
[06/08 21:55:34    325s] (I)       GCell multiplier : 1
[06/08 21:55:34    325s] (I)       build grid graph
[06/08 21:55:34    325s] (I)       build grid graph start
[06/08 21:55:34    325s] [NR-eGR] Track table information for default rule: 
[06/08 21:55:34    325s] [NR-eGR] metal1 has no routable track
[06/08 21:55:34    325s] [NR-eGR] metal2 has single uniform track structure
[06/08 21:55:34    325s] [NR-eGR] metal3 has single uniform track structure
[06/08 21:55:34    325s] [NR-eGR] metal4 has single uniform track structure
[06/08 21:55:34    325s] [NR-eGR] metal5 has single uniform track structure
[06/08 21:55:34    325s] [NR-eGR] metal6 has single uniform track structure
[06/08 21:55:34    325s] [NR-eGR] metal7 has single uniform track structure
[06/08 21:55:34    325s] [NR-eGR] metal8 has single uniform track structure
[06/08 21:55:34    325s] [NR-eGR] metal9 has single uniform track structure
[06/08 21:55:34    325s] [NR-eGR] metal10 has single uniform track structure
[06/08 21:55:34    325s] (I)       build grid graph end
[06/08 21:55:34    325s] (I)       ===========================================================================
[06/08 21:55:34    325s] (I)       == Report All Rule Vias ==
[06/08 21:55:34    325s] (I)       ===========================================================================
[06/08 21:55:34    325s] (I)        Via Rule : (Default)
[06/08 21:55:34    325s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[06/08 21:55:34    325s] (I)       ---------------------------------------------------------------------------
[06/08 21:55:34    325s] (I)        1    9 : via1_8                      9 : via1_8                   
[06/08 21:55:34    325s] (I)        2   10 : via2_8                     10 : via2_8                   
[06/08 21:55:34    325s] (I)        3   19 : via3_2                     19 : via3_2                   
[06/08 21:55:34    325s] (I)        4   22 : via4_0                     22 : via4_0                   
[06/08 21:55:34    325s] (I)        5   23 : via5_0                     23 : via5_0                   
[06/08 21:55:34    325s] (I)        6   24 : via6_0                     24 : via6_0                   
[06/08 21:55:34    325s] (I)        7   25 : via7_0                     25 : via7_0                   
[06/08 21:55:34    325s] (I)        8   26 : via8_0                     26 : via8_0                   
[06/08 21:55:34    325s] (I)        9   27 : via9_0                     27 : via9_0                   
[06/08 21:55:34    325s] (I)       ===========================================================================
[06/08 21:55:34    325s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 1352.75 MB )
[06/08 21:55:34    325s] (I)       Num PG vias on layer 2 : 0
[06/08 21:55:34    325s] (I)       Num PG vias on layer 3 : 0
[06/08 21:55:34    325s] (I)       Num PG vias on layer 4 : 0
[06/08 21:55:34    325s] (I)       Num PG vias on layer 5 : 0
[06/08 21:55:34    325s] (I)       Num PG vias on layer 6 : 0
[06/08 21:55:34    325s] (I)       Num PG vias on layer 7 : 0
[06/08 21:55:34    325s] (I)       Num PG vias on layer 8 : 0
[06/08 21:55:34    325s] (I)       Num PG vias on layer 9 : 0
[06/08 21:55:34    325s] (I)       Num PG vias on layer 10 : 0
[06/08 21:55:34    325s] [NR-eGR] Read 2094 PG shapes
[06/08 21:55:34    325s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1352.75 MB )
[06/08 21:55:34    325s] [NR-eGR] #Routing Blockages  : 0
[06/08 21:55:34    325s] [NR-eGR] #Instance Blockages : 0
[06/08 21:55:34    325s] [NR-eGR] #PG Blockages       : 2094
[06/08 21:55:34    325s] [NR-eGR] #Halo Blockages     : 0
[06/08 21:55:34    325s] [NR-eGR] #Boundary Blockages : 0
[06/08 21:55:34    325s] (I)       Design has 0 blackboxes considered as all layer blockages.
[06/08 21:55:34    325s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[06/08 21:55:34    325s] (I)       readDataFromPlaceDB
[06/08 21:55:34    325s] (I)       Read net information..
[06/08 21:55:34    325s] [NR-eGR] Read numTotalNets=695  numIgnoredNets=0
[06/08 21:55:34    325s] (I)       Read testcase time = 0.000 seconds
[06/08 21:55:34    325s] 
[06/08 21:55:34    325s] (I)       early_global_route_priority property id does not exist.
[06/08 21:55:34    325s] (I)       Start initializing grid graph
[06/08 21:55:34    325s] (I)       Early Global GCell Via Threshold calculated based on cut spacing = 
[06/08 21:55:34    325s] (I)       End initializing grid graph
[06/08 21:55:34    325s] (I)       Model blockages into capacity
[06/08 21:55:34    325s] (I)       Read Num Blocks=2094  Num Prerouted Wires=0  Num CS=0
[06/08 21:55:34    325s] (I)       Started Modeling ( Curr Mem: 1352.75 MB )
[06/08 21:55:34    325s] (I)       Layer 1 (V) : #blockages 240 : #preroutes 0
[06/08 21:55:34    325s] (I)       Layer 2 (H) : #blockages 240 : #preroutes 0
[06/08 21:55:34    325s] (I)       Layer 3 (V) : #blockages 240 : #preroutes 0
[06/08 21:55:34    325s] (I)       Layer 4 (H) : #blockages 240 : #preroutes 0
[06/08 21:55:34    325s] (I)       Layer 5 (V) : #blockages 240 : #preroutes 0
[06/08 21:55:34    325s] (I)       Layer 6 (H) : #blockages 240 : #preroutes 0
[06/08 21:55:34    325s] (I)       Layer 7 (V) : #blockages 240 : #preroutes 0
[06/08 21:55:34    325s] (I)       Layer 8 (H) : #blockages 264 : #preroutes 0
[06/08 21:55:34    325s] (I)       Layer 9 (V) : #blockages 150 : #preroutes 0
[06/08 21:55:34    325s] (I)       Finished Modeling ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1352.75 MB )
[06/08 21:55:34    325s] (I)       -- layer congestion ratio --
[06/08 21:55:34    325s] (I)       Layer 1 : 0.100000
[06/08 21:55:34    325s] (I)       Layer 2 : 0.700000
[06/08 21:55:34    325s] (I)       Layer 3 : 0.700000
[06/08 21:55:34    325s] (I)       Layer 4 : 0.700000
[06/08 21:55:34    325s] (I)       Layer 5 : 0.700000
[06/08 21:55:34    325s] (I)       Layer 6 : 0.700000
[06/08 21:55:34    325s] (I)       Layer 7 : 0.700000
[06/08 21:55:34    325s] (I)       Layer 8 : 0.700000
[06/08 21:55:34    325s] (I)       Layer 9 : 0.700000
[06/08 21:55:34    325s] (I)       Layer 10 : 0.700000
[06/08 21:55:34    325s] (I)       ----------------------------
[06/08 21:55:34    325s] (I)       Number of ignored nets = 0
[06/08 21:55:34    325s] (I)       Number of fixed nets = 0.  Ignored: Yes
[06/08 21:55:34    325s] (I)       Number of clock nets = 1.  Ignored: No
[06/08 21:55:34    325s] (I)       Number of analog nets = 0.  Ignored: Yes
[06/08 21:55:34    325s] (I)       Number of special nets = 0.  Ignored: Yes
[06/08 21:55:34    325s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[06/08 21:55:34    325s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[06/08 21:55:34    325s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[06/08 21:55:34    325s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[06/08 21:55:34    325s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[06/08 21:55:34    325s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[06/08 21:55:34    325s] (I)       Before initializing Early Global Route syMemory usage = 1352.8 MB
[06/08 21:55:34    325s] (I)       Ndr track 0 does not exist
[06/08 21:55:34    325s] (I)       ---------------------Grid Graph Info--------------------
[06/08 21:55:34    325s] (I)       Routing area        : (0, 0) - (126540, 104720)
[06/08 21:55:34    325s] (I)       Core area           : (20140, 20160) - (106400, 84560)
[06/08 21:55:34    325s] (I)       Site width          :   380  (dbu)
[06/08 21:55:34    325s] (I)       Row height          :  2800  (dbu)
[06/08 21:55:34    325s] (I)       GCell width         :  2800  (dbu)
[06/08 21:55:34    325s] (I)       GCell height        :  2800  (dbu)
[06/08 21:55:34    325s] (I)       Grid                :    45    38    10
[06/08 21:55:34    325s] (I)       Layer numbers       :     1     2     3     4     5     6     7     8     9    10
[06/08 21:55:34    325s] (I)       Vertical capacity   :     0  2800     0  2800     0  2800     0  2800     0  2800
[06/08 21:55:34    325s] (I)       Horizontal capacity :     0     0  2800     0  2800     0  2800     0  2800     0
[06/08 21:55:34    325s] (I)       Default wire width  :   140   140   140   280   280   280   800   800  1600  1600
[06/08 21:55:34    325s] (I)       Default wire space  :   130   140   140   280   280   280   800   800  1600  1600
[06/08 21:55:34    325s] (I)       Default wire pitch  :   270   280   280   560   560   560  1600  1600  3200  3200
[06/08 21:55:34    325s] (I)       Default pitch size  :   270   380   280   560   560   560  1680  1680  3200  3360
[06/08 21:55:34    325s] (I)       First track coord   :     0   190   140   730   700   730  1820  1850  4300  3530
[06/08 21:55:34    325s] (I)       Num tracks per GCell: 10.37  7.37 10.00  5.00  5.00  5.00  1.67  1.67  0.88  0.83
[06/08 21:55:34    325s] (I)       Total num of tracks :     0   333   374   225   186   225    62    74    32    37
[06/08 21:55:34    325s] (I)       Num of masks        :     1     1     1     1     1     1     1     1     1     1
[06/08 21:55:34    325s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0     0     0
[06/08 21:55:34    325s] (I)       --------------------------------------------------------
[06/08 21:55:34    325s] 
[06/08 21:55:34    325s] [NR-eGR] ============ Routing rule table ============
[06/08 21:55:34    325s] [NR-eGR] Rule id: 0  Nets: 695 
[06/08 21:55:34    325s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[06/08 21:55:34    325s] (I)       Pitch:  L1=270  L2=380  L3=280  L4=560  L5=560  L6=560  L7=1680  L8=1680  L9=3200  L10=3360
[06/08 21:55:34    325s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1
[06/08 21:55:34    325s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1
[06/08 21:55:34    325s] [NR-eGR] ========================================
[06/08 21:55:34    325s] [NR-eGR] 
[06/08 21:55:34    325s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[06/08 21:55:34    325s] (I)       blocked tracks on layer2 : = 2592 / 12654 (20.48%)
[06/08 21:55:34    325s] (I)       blocked tracks on layer3 : = 552 / 16830 (3.28%)
[06/08 21:55:34    325s] (I)       blocked tracks on layer4 : = 1896 / 8550 (22.18%)
[06/08 21:55:34    325s] (I)       blocked tracks on layer5 : = 600 / 8370 (7.17%)
[06/08 21:55:34    325s] (I)       blocked tracks on layer6 : = 2112 / 8550 (24.70%)
[06/08 21:55:34    325s] (I)       blocked tracks on layer7 : = 675 / 2790 (24.19%)
[06/08 21:55:34    325s] (I)       blocked tracks on layer8 : = 888 / 2812 (31.58%)
[06/08 21:55:34    325s] (I)       blocked tracks on layer9 : = 982 / 1440 (68.19%)
[06/08 21:55:34    325s] (I)       blocked tracks on layer10 : = 765 / 1406 (54.41%)
[06/08 21:55:34    325s] (I)       After initializing Early Global Route syMemory usage = 1352.8 MB
[06/08 21:55:34    325s] (I)       Finished Loading and Dumping File ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1352.75 MB )
[06/08 21:55:34    325s] (I)       Reset routing kernel
[06/08 21:55:34    325s] (I)       Started Global Routing ( Curr Mem: 1352.75 MB )
[06/08 21:55:34    325s] (I)       ============= Initialization =============
[06/08 21:55:34    325s] (I)       totalPins=2066  totalGlobalPin=1906 (92.26%)
[06/08 21:55:34    325s] (I)       Started Net group 1 ( Curr Mem: 1352.75 MB )
[06/08 21:55:34    325s] (I)       Started Build MST ( Curr Mem: 1352.75 MB )
[06/08 21:55:34    325s] (I)       Generate topology with single threads
[06/08 21:55:34    325s] (I)       Finished Build MST ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1352.75 MB )
[06/08 21:55:34    325s] (I)       total 2D Cap : 56508 = (26808 H, 29700 V)
[06/08 21:55:34    325s] [NR-eGR] Layer group 1: route 695 net(s) in layer range [2, 10]
[06/08 21:55:34    325s] (I)       
[06/08 21:55:34    325s] (I)       ============  Phase 1a Route ============
[06/08 21:55:34    325s] (I)       Started Phase 1a ( Curr Mem: 1352.75 MB )
[06/08 21:55:34    325s] (I)       Started Pattern routing ( Curr Mem: 1352.75 MB )
[06/08 21:55:34    325s] (I)       Finished Pattern routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1352.75 MB )
[06/08 21:55:34    325s] (I)       Usage: 2453 = (1287 H, 1166 V) = (4.80% H, 3.93% V) = (1.802e+03um H, 1.632e+03um V)
[06/08 21:55:34    325s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1352.75 MB )
[06/08 21:55:34    325s] (I)       
[06/08 21:55:34    325s] (I)       ============  Phase 1b Route ============
[06/08 21:55:34    325s] (I)       Started Phase 1b ( Curr Mem: 1352.75 MB )
[06/08 21:55:34    325s] (I)       Usage: 2453 = (1287 H, 1166 V) = (4.80% H, 3.93% V) = (1.802e+03um H, 1.632e+03um V)
[06/08 21:55:34    325s] (I)       Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 3.434200e+03um
[06/08 21:55:34    325s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1352.75 MB )
[06/08 21:55:34    325s] (I)       
[06/08 21:55:34    325s] (I)       ============  Phase 1c Route ============
[06/08 21:55:34    325s] (I)       Started Phase 1c ( Curr Mem: 1352.75 MB )
[06/08 21:55:34    325s] (I)       Usage: 2453 = (1287 H, 1166 V) = (4.80% H, 3.93% V) = (1.802e+03um H, 1.632e+03um V)
[06/08 21:55:34    325s] (I)       Finished Phase 1c ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1352.75 MB )
[06/08 21:55:34    325s] (I)       
[06/08 21:55:34    325s] (I)       ============  Phase 1d Route ============
[06/08 21:55:34    325s] (I)       Started Phase 1d ( Curr Mem: 1352.75 MB )
[06/08 21:55:34    325s] (I)       Usage: 2453 = (1287 H, 1166 V) = (4.80% H, 3.93% V) = (1.802e+03um H, 1.632e+03um V)
[06/08 21:55:34    325s] (I)       Finished Phase 1d ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1352.75 MB )
[06/08 21:55:34    325s] (I)       
[06/08 21:55:34    325s] (I)       ============  Phase 1e Route ============
[06/08 21:55:34    325s] (I)       Started Phase 1e ( Curr Mem: 1352.75 MB )
[06/08 21:55:34    325s] (I)       Started Route legalization ( Curr Mem: 1352.75 MB )
[06/08 21:55:34    325s] (I)       Finished Route legalization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1352.75 MB )
[06/08 21:55:34    325s] (I)       Usage: 2453 = (1287 H, 1166 V) = (4.80% H, 3.93% V) = (1.802e+03um H, 1.632e+03um V)
[06/08 21:55:34    325s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 3.434200e+03um
[06/08 21:55:34    325s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1352.75 MB )
[06/08 21:55:34    325s] (I)       Started Layer assignment ( Curr Mem: 1352.75 MB )
[06/08 21:55:34    325s] (I)       Current Layer assignment [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1352.75 MB )
[06/08 21:55:34    325s] (I)       Running layer assignment with 1 threads
[06/08 21:55:34    325s] (I)       Finished Layer assignment ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1352.75 MB )
[06/08 21:55:34    325s] (I)       Finished Net group 1 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1352.75 MB )
[06/08 21:55:34    325s] (I)       
[06/08 21:55:34    325s] (I)       ============  Phase 1l Route ============
[06/08 21:55:34    325s] (I)       Started Phase 1l ( Curr Mem: 1352.75 MB )
[06/08 21:55:34    325s] (I)       Finished Phase 1l ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1352.75 MB )
[06/08 21:55:34    325s] (I)       
[06/08 21:55:34    325s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[06/08 21:55:34    325s] [NR-eGR]                        OverCon            
[06/08 21:55:34    325s] [NR-eGR]                         #Gcell     %Gcell
[06/08 21:55:34    325s] [NR-eGR]       Layer                (1)    OverCon 
[06/08 21:55:34    325s] [NR-eGR] ----------------------------------------------
[06/08 21:55:34    325s] [NR-eGR]  metal1  (1)         0( 0.00%)   ( 0.00%) 
[06/08 21:55:34    325s] [NR-eGR]  metal2  (2)         2( 0.12%)   ( 0.12%) 
[06/08 21:55:34    325s] [NR-eGR]  metal3  (3)         0( 0.00%)   ( 0.00%) 
[06/08 21:55:34    325s] [NR-eGR]  metal4  (4)         0( 0.00%)   ( 0.00%) 
[06/08 21:55:34    325s] [NR-eGR]  metal5  (5)         0( 0.00%)   ( 0.00%) 
[06/08 21:55:34    325s] [NR-eGR]  metal6  (6)         0( 0.00%)   ( 0.00%) 
[06/08 21:55:34    325s] [NR-eGR]  metal7  (7)         0( 0.00%)   ( 0.00%) 
[06/08 21:55:34    325s] [NR-eGR]  metal8  (8)         0( 0.00%)   ( 0.00%) 
[06/08 21:55:34    325s] [NR-eGR]  metal9  (9)         0( 0.00%)   ( 0.00%) 
[06/08 21:55:34    325s] [NR-eGR] metal10 (10)         0( 0.00%)   ( 0.00%) 
[06/08 21:55:34    325s] [NR-eGR] ----------------------------------------------
[06/08 21:55:34    325s] [NR-eGR] Total                2( 0.02%)   ( 0.02%) 
[06/08 21:55:34    325s] [NR-eGR] 
[06/08 21:55:34    325s] (I)       Finished Global Routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1352.75 MB )
[06/08 21:55:34    325s] (I)       total 2D Cap : 57072 = (26893 H, 30179 V)
[06/08 21:55:34    325s] [NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[06/08 21:55:34    325s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[06/08 21:55:34    325s] (I)       ============= track Assignment ============
[06/08 21:55:34    325s] (I)       Started Extract Global 3D Wires ( Curr Mem: 1352.75 MB )
[06/08 21:55:34    325s] (I)       Finished Extract Global 3D Wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1352.75 MB )
[06/08 21:55:34    325s] (I)       Started Track Assignment ( Curr Mem: 1352.75 MB )
[06/08 21:55:34    325s] (I)       Initialize Track Assignment ( max pin layer : 11 )
[06/08 21:55:34    325s] (I)       Running track assignment with 1 threads
[06/08 21:55:34    325s] (I)       Current Track Assignment [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1352.75 MB )
[06/08 21:55:34    325s] (I)       Run Multi-thread track assignment
[06/08 21:55:34    325s] (I)       Finished Track Assignment ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1352.75 MB )
[06/08 21:55:34    325s] [NR-eGR] Started Export DB wires ( Curr Mem: 1352.75 MB )
[06/08 21:55:34    325s] [NR-eGR] Started Export all nets ( Curr Mem: 1352.75 MB )
[06/08 21:55:34    325s] [NR-eGR] Finished Export all nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1352.75 MB )
[06/08 21:55:34    325s] [NR-eGR] Started Set wire vias ( Curr Mem: 1352.75 MB )
[06/08 21:55:34    325s] [NR-eGR] Finished Set wire vias ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1352.75 MB )
[06/08 21:55:34    325s] [NR-eGR] Finished Export DB wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1352.75 MB )
[06/08 21:55:34    325s] [NR-eGR] --------------------------------------------------------------------------
[06/08 21:55:34    325s] [NR-eGR] metal1  (1F) length: 0.000000e+00um, number of vias: 2066
[06/08 21:55:34    325s] [NR-eGR] metal2  (2V) length: 1.263160e+03um, number of vias: 2508
[06/08 21:55:34    325s] [NR-eGR] metal3  (3H) length: 1.905770e+03um, number of vias: 612
[06/08 21:55:34    325s] [NR-eGR] metal4  (4V) length: 6.679000e+02um, number of vias: 21
[06/08 21:55:34    325s] [NR-eGR] metal5  (5H) length: 1.632000e+01um, number of vias: 17
[06/08 21:55:34    325s] [NR-eGR] metal6  (6V) length: 4.847000e+01um, number of vias: 0
[06/08 21:55:34    325s] [NR-eGR] metal7  (7H) length: 0.000000e+00um, number of vias: 0
[06/08 21:55:34    325s] [NR-eGR] metal8  (8V) length: 0.000000e+00um, number of vias: 0
[06/08 21:55:34    325s] [NR-eGR] metal9  (9H) length: 0.000000e+00um, number of vias: 0
[06/08 21:55:34    325s] [NR-eGR] metal10 (10V) length: 0.000000e+00um, number of vias: 0
[06/08 21:55:34    325s] [NR-eGR] Total length: 3.901620e+03um, number of vias: 5224
[06/08 21:55:34    325s] [NR-eGR] --------------------------------------------------------------------------
[06/08 21:55:34    325s] [NR-eGR] Total eGR-routed clock nets wire length: 1.579800e+02um 
[06/08 21:55:34    325s] [NR-eGR] --------------------------------------------------------------------------
[06/08 21:55:34    325s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.02 sec, Real: 0.03 sec, Curr Mem: 1338.55 MB )
[06/08 21:55:34    325s] Extraction called for design 'tile_pe' of instances=626 and nets=738 using extraction engine 'preRoute' .
[06/08 21:55:34    325s] PreRoute RC Extraction called for design tile_pe.
[06/08 21:55:34    325s] RC Extraction called in multi-corner(1) mode.
[06/08 21:55:34    325s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[06/08 21:55:34    325s] Type 'man IMPEXT-6197' for more detail.
[06/08 21:55:34    325s] RCMode: PreRoute
[06/08 21:55:34    325s]       RC Corner Indexes            0   
[06/08 21:55:34    325s] Capacitance Scaling Factor   : 1.00000 
[06/08 21:55:34    325s] Resistance Scaling Factor    : 1.00000 
[06/08 21:55:34    325s] Clock Cap. Scaling Factor    : 1.00000 
[06/08 21:55:34    325s] Clock Res. Scaling Factor    : 1.00000 
[06/08 21:55:34    325s] Shrink Factor                : 1.00000
[06/08 21:55:34    325s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[06/08 21:55:34    325s] LayerId::1 widthSet size::1
[06/08 21:55:34    325s] LayerId::2 widthSet size::1
[06/08 21:55:34    325s] LayerId::3 widthSet size::1
[06/08 21:55:34    325s] LayerId::4 widthSet size::1
[06/08 21:55:34    325s] LayerId::5 widthSet size::1
[06/08 21:55:34    325s] LayerId::6 widthSet size::1
[06/08 21:55:34    325s] LayerId::7 widthSet size::1
[06/08 21:55:34    325s] LayerId::8 widthSet size::1
[06/08 21:55:34    325s] LayerId::9 widthSet size::1
[06/08 21:55:34    325s] LayerId::10 widthSet size::1
[06/08 21:55:34    325s] Updating RC grid for preRoute extraction ...
[06/08 21:55:34    325s] Initializing multi-corner resistance tables ...
[06/08 21:55:34    325s] {RT default_rc_corner 0 10 10 {4 1} {7 0} {9 0} 3}
[06/08 21:55:34    325s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.288958 ; uaWl: 1.000000 ; uaWlH: 0.187791 ; aWlH: 0.000000 ; Pmax: 0.830000 ; wcR: 0.535700 ; newSi: 0.095200 ; pMod: 80 ; 
[06/08 21:55:34    325s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1338.551M)
[06/08 21:55:34    325s] Compute RC Scale Done ...
[06/08 21:55:34    325s] OPERPROF: Starting HotSpotCal at level 1, MEM:1338.6M
[06/08 21:55:34    325s] [hotspot] +------------+---------------+---------------+
[06/08 21:55:34    325s] [hotspot] |            |   max hotspot | total hotspot |
[06/08 21:55:34    325s] [hotspot] +------------+---------------+---------------+
[06/08 21:55:34    325s] [hotspot] | normalized |          0.00 |          0.00 |
[06/08 21:55:34    325s] [hotspot] +------------+---------------+---------------+
[06/08 21:55:34    325s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[06/08 21:55:34    325s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[06/08 21:55:34    325s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.000, REAL:0.000, MEM:1338.6M
[06/08 21:55:34    325s] #################################################################################
[06/08 21:55:34    325s] # Design Stage: PreRoute
[06/08 21:55:34    325s] # Design Name: tile_pe
[06/08 21:55:34    325s] # Design Mode: 45nm
[06/08 21:55:34    325s] # Analysis Mode: MMMC Non-OCV 
[06/08 21:55:34    325s] # Parasitics Mode: No SPEF/RCDB
[06/08 21:55:34    325s] # Signoff Settings: SI Off 
[06/08 21:55:34    325s] #################################################################################
[06/08 21:55:34    325s] Calculate delays in BcWc mode...
[06/08 21:55:34    325s] Topological Sorting (REAL = 0:00:00.0, MEM = 1328.6M, InitMEM = 1328.6M)
[06/08 21:55:34    325s] Start delay calculation (fullDC) (1 T). (MEM=1328.55)
[06/08 21:55:34    325s] End AAE Lib Interpolated Model. (MEM=1344.75 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[06/08 21:55:34    325s] Total number of fetched objects 769
[06/08 21:55:34    326s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[06/08 21:55:34    326s] End delay calculation. (MEM=1360.44 CPU=0:00:00.1 REAL=0:00:00.0)
[06/08 21:55:34    326s] End delay calculation (fullDC). (MEM=1360.44 CPU=0:00:00.1 REAL=0:00:00.0)
[06/08 21:55:34    326s] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 1360.4M) ***
[06/08 21:55:34    326s] Begin: GigaOpt postEco DRV Optimization
[06/08 21:55:34    326s] GigaOpt Checkpoint: Internal optDRV -inPostEcoStage -smallScaleFixing -maxIter 3 -max_tran -max_cap -maxLocalDensity 0.98 -numThreads 1 -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -postCTS -max_fanout
[06/08 21:55:34    326s] Info: 1 clock net  excluded from IPO operation.
[06/08 21:55:34    326s] *** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:05:26.0/1:54:15.9 (0.0), mem = 1360.4M
[06/08 21:55:34    326s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.11176.10
[06/08 21:55:34    326s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[06/08 21:55:34    326s] ### Creating PhyDesignMc. totSessionCpu=0:05:26 mem=1360.4M
[06/08 21:55:34    326s] OPERPROF: Starting DPlace-Init at level 1, MEM:1360.4M
[06/08 21:55:34    326s] #spOpts: N=45 mergeVia=F 
[06/08 21:55:34    326s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1360.4M
[06/08 21:55:34    326s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1360.4M
[06/08 21:55:34    326s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[06/08 21:55:34    326s] Fast DP-INIT is on for default
[06/08 21:55:34    326s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[06/08 21:55:34    326s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.010, REAL:0.005, MEM:1392.4M
[06/08 21:55:34    326s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.006, MEM:1392.4M
[06/08 21:55:34    326s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1392.4MB).
[06/08 21:55:34    326s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.007, MEM:1392.4M
[06/08 21:55:34    326s] TotalInstCnt at PhyDesignMc Initialization: 626
[06/08 21:55:34    326s] ### Creating PhyDesignMc, finished. totSessionCpu=0:05:26 mem=1392.4M
[06/08 21:55:34    326s] 
[06/08 21:55:34    326s] #optDebug: {2, 1.000, 0.8500} {3, 0.503, 0.8431} {4, 0.503, 0.8431} {4, 0.503, 0.8431} {4, 0.503, 0.8431} {7, 0.130, 0.4315} {8, 0.043, 0.3555} {9, 0.043, 0.3555} {10, 0.022, 0.3376} 
[06/08 21:55:34    326s] ### Creating LA Mngr. totSessionCpu=0:05:26 mem=1392.4M
[06/08 21:55:34    326s] ### Creating LA Mngr, finished. totSessionCpu=0:05:26 mem=1392.4M
[06/08 21:55:35    326s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1411.5M
[06/08 21:55:35    326s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:1411.5M
[06/08 21:55:35    326s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[06/08 21:55:35    326s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[06/08 21:55:35    326s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[06/08 21:55:35    326s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[06/08 21:55:35    326s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[06/08 21:55:35    326s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[06/08 21:55:35    326s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0.00|     0.00|       0|       0|       0|  68.32|          |         |
[06/08 21:55:35    326s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[06/08 21:55:35    326s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0.00|     0.00|       0|       0|       0|  68.32| 0:00:00.0|  1411.5M|
[06/08 21:55:35    326s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[06/08 21:55:35    326s] Bottom Preferred Layer:
[06/08 21:55:35    326s]     None
[06/08 21:55:35    326s] Via Pillar Rule:
[06/08 21:55:35    326s]     None
[06/08 21:55:35    326s] 
[06/08 21:55:35    326s] *** Finish DRV Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1411.5M) ***
[06/08 21:55:35    326s] 
[06/08 21:55:35    326s] TotalInstCnt at PhyDesignMc Destruction: 626
[06/08 21:55:35    326s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.11176.10
[06/08 21:55:35    326s] *** DrvOpt [finish] : cpu/real = 0:00:00.8/0:00:00.8 (1.0), totSession cpu/real = 0:05:26.8/1:54:16.6 (0.0), mem = 1392.4M
[06/08 21:55:35    326s] 
[06/08 21:55:35    326s] =============================================================================================
[06/08 21:55:35    326s]  Step TAT Report for DrvOpt #3
[06/08 21:55:35    326s] =============================================================================================
[06/08 21:55:35    326s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[06/08 21:55:35    326s] ---------------------------------------------------------------------------------------------
[06/08 21:55:35    326s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.0
[06/08 21:55:35    326s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[06/08 21:55:35    326s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   1.2 % )     0:00:00.0 /  0:00:00.0    1.1
[06/08 21:55:35    326s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[06/08 21:55:35    326s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[06/08 21:55:35    326s] [ DrvFindVioNets         ]      2   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[06/08 21:55:35    326s] [ DrvComputeSummary      ]      2   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[06/08 21:55:35    326s] [ MISC                   ]          0:00:00.7  (  97.8 % )     0:00:00.7 /  0:00:00.8    1.0
[06/08 21:55:35    326s] ---------------------------------------------------------------------------------------------
[06/08 21:55:35    326s]  DrvOpt #3 TOTAL                    0:00:00.8  ( 100.0 % )     0:00:00.8 /  0:00:00.8    1.0
[06/08 21:55:35    326s] ---------------------------------------------------------------------------------------------
[06/08 21:55:35    326s] 
[06/08 21:55:35    326s] End: GigaOpt postEco DRV Optimization
[06/08 21:55:35    326s] **INFO: Flow update: Design timing is met.
[06/08 21:55:35    326s] Running refinePlace -preserveRouting true -hardFence false
[06/08 21:55:35    326s] OPERPROF: Starting RefinePlace2 at level 1, MEM:1392.4M
[06/08 21:55:35    326s] OPERPROF:   Starting RefinePlaceInit at level 2, MEM:1392.4M
[06/08 21:55:35    326s] OPERPROF:     Starting DPlace-Init at level 3, MEM:1392.4M
[06/08 21:55:35    326s] #spOpts: N=45 
[06/08 21:55:35    326s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:1392.4M
[06/08 21:55:35    326s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:0.000, REAL:0.003, MEM:1392.4M
[06/08 21:55:35    326s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1392.4MB).
[06/08 21:55:35    326s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.000, REAL:0.004, MEM:1392.4M
[06/08 21:55:35    326s] OPERPROF:   Finished RefinePlaceInit at level 2, CPU:0.000, REAL:0.004, MEM:1392.4M
[06/08 21:55:35    326s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.11176.6
[06/08 21:55:35    326s] OPERPROF:   Starting RefinePlace at level 2, MEM:1392.4M
[06/08 21:55:35    326s] *** Starting refinePlace (0:05:27 mem=1392.4M) ***
[06/08 21:55:35    326s] Total net bbox length = 8.740e+03 (4.511e+03 4.229e+03) (ext = 5.647e+03)
[06/08 21:55:35    326s] OPERPROF:     Starting RefinePlace/incrNP at level 3, MEM:1392.4M
[06/08 21:55:35    326s] OPERPROF:       Starting Cal-LLG-Density-Map at level 4, MEM:1392.4M
[06/08 21:55:35    326s] OPERPROF:       Finished Cal-LLG-Density-Map at level 4, CPU:0.000, REAL:0.000, MEM:1392.4M
[06/08 21:55:35    326s] default core: bins with density > 0.750 =  8.33 % ( 1 / 12 )
[06/08 21:55:35    326s] Density distribution unevenness ratio = 1.959%
[06/08 21:55:35    326s] RPlace IncrNP Skipped
[06/08 21:55:35    326s] [CPU] RefinePlace/IncrNP (cpu=0:00:00.0, real=0:00:00.0, mem=1392.4MB) @(0:05:27 - 0:05:27).
[06/08 21:55:35    326s] OPERPROF:     Finished RefinePlace/incrNP at level 3, CPU:0.000, REAL:0.000, MEM:1392.4M
[06/08 21:55:35    326s] OPERPROF:     Starting RefinePlace2 at level 3, MEM:1392.4M
[06/08 21:55:35    326s] Starting refinePlace ...
[06/08 21:55:35    326s] ** Cut row section cpu time 0:00:00.0.
[06/08 21:55:35    326s]    Spread Effort: high, pre-route mode, useDDP on.
[06/08 21:55:35    326s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=1392.4MB) @(0:05:27 - 0:05:27).
[06/08 21:55:35    326s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[06/08 21:55:35    326s] wireLenOptFixPriorityInst 0 inst fixed
[06/08 21:55:35    326s] 
[06/08 21:55:35    326s] Running Spiral with 1 thread in Normal Mode  fetchWidth=8 
[06/08 21:55:35    326s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[06/08 21:55:35    326s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=1392.4MB) @(0:05:27 - 0:05:27).
[06/08 21:55:35    326s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[06/08 21:55:35    326s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1392.4MB
[06/08 21:55:35    326s] Statistics of distance of Instance movement in refine placement:
[06/08 21:55:35    326s]   maximum (X+Y) =         0.00 um
[06/08 21:55:35    326s]   mean    (X+Y) =         0.00 um
[06/08 21:55:35    326s] Summary Report:
[06/08 21:55:35    326s] Instances move: 0 (out of 626 movable)
[06/08 21:55:35    326s] Instances flipped: 0
[06/08 21:55:35    326s] Mean displacement: 0.00 um
[06/08 21:55:35    326s] Max displacement: 0.00 um 
[06/08 21:55:35    326s] Total instances moved : 0
[06/08 21:55:35    326s] OPERPROF:     Finished RefinePlace2 at level 3, CPU:0.010, REAL:0.011, MEM:1392.4M
[06/08 21:55:35    326s] Total net bbox length = 8.740e+03 (4.511e+03 4.229e+03) (ext = 5.647e+03)
[06/08 21:55:35    326s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1392.4MB
[06/08 21:55:35    326s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=1392.4MB) @(0:05:27 - 0:05:27).
[06/08 21:55:35    326s] *** Finished refinePlace (0:05:27 mem=1392.4M) ***
[06/08 21:55:35    326s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.11176.6
[06/08 21:55:35    326s] OPERPROF:   Finished RefinePlace at level 2, CPU:0.010, REAL:0.014, MEM:1392.4M
[06/08 21:55:35    326s] OPERPROF: Finished RefinePlace2 at level 1, CPU:0.020, REAL:0.019, MEM:1392.4M
[06/08 21:55:35    326s] **INFO: Flow update: Design timing is met.
[06/08 21:55:35    326s] **INFO: Flow update: Design timing is met.
[06/08 21:55:35    326s] #optDebug: fT-D <X 1 0 0 0>
[06/08 21:55:35    326s] 
[06/08 21:55:35    326s] Active setup views:
[06/08 21:55:35    326s]  worst
[06/08 21:55:35    326s]   Dominating endpoints: 0
[06/08 21:55:35    326s]   Dominating TNS: -0.000
[06/08 21:55:35    326s] 
[06/08 21:55:35    326s] Extraction called for design 'tile_pe' of instances=626 and nets=738 using extraction engine 'preRoute' .
[06/08 21:55:35    326s] PreRoute RC Extraction called for design tile_pe.
[06/08 21:55:35    326s] RC Extraction called in multi-corner(1) mode.
[06/08 21:55:35    326s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[06/08 21:55:35    326s] Type 'man IMPEXT-6197' for more detail.
[06/08 21:55:35    326s] RCMode: PreRoute
[06/08 21:55:35    326s]       RC Corner Indexes            0   
[06/08 21:55:35    326s] Capacitance Scaling Factor   : 1.00000 
[06/08 21:55:35    326s] Resistance Scaling Factor    : 1.00000 
[06/08 21:55:35    326s] Clock Cap. Scaling Factor    : 1.00000 
[06/08 21:55:35    326s] Clock Res. Scaling Factor    : 1.00000 
[06/08 21:55:35    326s] Shrink Factor                : 1.00000
[06/08 21:55:35    326s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[06/08 21:55:35    326s] LayerId::1 widthSet size::1
[06/08 21:55:35    326s] LayerId::2 widthSet size::1
[06/08 21:55:35    326s] LayerId::3 widthSet size::1
[06/08 21:55:35    326s] LayerId::4 widthSet size::1
[06/08 21:55:35    326s] LayerId::5 widthSet size::1
[06/08 21:55:35    326s] LayerId::6 widthSet size::1
[06/08 21:55:35    326s] LayerId::7 widthSet size::1
[06/08 21:55:35    326s] LayerId::8 widthSet size::1
[06/08 21:55:35    326s] LayerId::9 widthSet size::1
[06/08 21:55:35    326s] LayerId::10 widthSet size::1
[06/08 21:55:35    326s] Updating RC grid for preRoute extraction ...
[06/08 21:55:35    326s] Initializing multi-corner resistance tables ...
[06/08 21:55:35    326s] {RT default_rc_corner 0 10 10 {4 1} {7 0} {9 0} 3}
[06/08 21:55:35    326s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.288958 ; uaWl: 1.000000 ; uaWlH: 0.187791 ; aWlH: 0.000000 ; Pmax: 0.830000 ; wcR: 0.535700 ; newSi: 0.095200 ; pMod: 80 ; 
[06/08 21:55:35    326s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1378.246M)
[06/08 21:55:35    326s] Starting delay calculation for Setup views
[06/08 21:55:35    326s] #################################################################################
[06/08 21:55:35    326s] # Design Stage: PreRoute
[06/08 21:55:35    326s] # Design Name: tile_pe
[06/08 21:55:35    326s] # Design Mode: 45nm
[06/08 21:55:35    326s] # Analysis Mode: MMMC Non-OCV 
[06/08 21:55:35    326s] # Parasitics Mode: No SPEF/RCDB
[06/08 21:55:35    326s] # Signoff Settings: SI Off 
[06/08 21:55:35    326s] #################################################################################
[06/08 21:55:35    326s] Calculate delays in BcWc mode...
[06/08 21:55:35    326s] Topological Sorting (REAL = 0:00:00.0, MEM = 1376.2M, InitMEM = 1376.2M)
[06/08 21:55:35    326s] Start delay calculation (fullDC) (1 T). (MEM=1376.25)
[06/08 21:55:35    326s] End AAE Lib Interpolated Model. (MEM=1392.45 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[06/08 21:55:35    326s] Total number of fetched objects 769
[06/08 21:55:35    326s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[06/08 21:55:35    326s] End delay calculation. (MEM=1360.44 CPU=0:00:00.1 REAL=0:00:00.0)
[06/08 21:55:35    326s] End delay calculation (fullDC). (MEM=1360.44 CPU=0:00:00.1 REAL=0:00:00.0)
[06/08 21:55:35    326s] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 1360.4M) ***
[06/08 21:55:35    326s] *** Done Building Timing Graph (cpu=0:00:00.2 real=0:00:00.0 totSessionCpu=0:05:27 mem=1360.4M)
[06/08 21:55:35    326s] Reported timing to dir ./timingReports
[06/08 21:55:35    326s] **optDesign ... cpu = 0:00:06, real = 0:00:06, mem = 1126.1M, totSessionCpu=0:05:27 **
[06/08 21:55:35    326s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1316.4M
[06/08 21:55:35    326s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.000, REAL:0.003, MEM:1316.4M
[06/08 21:55:36    327s] 
------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 worst 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.001  |  0.001  |  0.213  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   136   |   48    |   136   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 68.320%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:06, real = 0:00:07, mem = 1126.7M, totSessionCpu=0:05:27 **
[06/08 21:55:36    327s] *** Finished optDesign ***
[06/08 21:55:36    327s] Info: pop threads available for lower-level modules during optimization.
[06/08 21:55:36    327s] Deleting Lib Analyzer.
[06/08 21:55:36    327s] Info: Destroy the CCOpt slew target map.
[06/08 21:55:36    327s] clean pInstBBox. size 0
[06/08 21:55:36    327s] All LLGs are deleted
[06/08 21:55:36    327s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1331.7M
[06/08 21:55:36    327s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1331.7M
[06/08 21:55:36    327s] 
[06/08 21:55:36    327s] =============================================================================================
[06/08 21:55:36    327s]  Final TAT Report for optDesign
[06/08 21:55:36    327s] =============================================================================================
[06/08 21:55:36    327s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[06/08 21:55:36    327s] ---------------------------------------------------------------------------------------------
[06/08 21:55:36    327s] [ GlobalOpt              ]      1   0:00:02.7  (  40.2 % )     0:00:02.7 /  0:00:02.7    1.0
[06/08 21:55:36    327s] [ DrvOpt                 ]      2   0:00:02.0  (  29.1 % )     0:00:02.0 /  0:00:02.0    1.0
[06/08 21:55:36    327s] [ AreaOpt                ]      1   0:00:00.6  (   8.2 % )     0:00:00.6 /  0:00:00.6    1.0
[06/08 21:55:36    327s] [ ViewPruning            ]      8   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[06/08 21:55:36    327s] [ RefinePlace            ]      2   0:00:00.1  (   0.8 % )     0:00:00.1 /  0:00:00.1    1.1
[06/08 21:55:36    327s] [ TimingUpdate           ]      4   0:00:00.0  (   0.2 % )     0:00:00.1 /  0:00:00.2    1.0
[06/08 21:55:36    327s] [ FullDelayCalc          ]      1   0:00:00.1  (   2.0 % )     0:00:00.1 /  0:00:00.1    1.0
[06/08 21:55:36    327s] [ OptSummaryReport       ]      2   0:00:00.0  (   0.2 % )     0:00:00.6 /  0:00:00.1    0.2
[06/08 21:55:36    327s] [ TimingReport           ]      2   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    1.8
[06/08 21:55:36    327s] [ DrvReport              ]      2   0:00:00.4  (   6.6 % )     0:00:00.4 /  0:00:00.0    0.1
[06/08 21:55:36    327s] [ GenerateReports        ]      1   0:00:00.1  (   1.3 % )     0:00:00.1 /  0:00:00.1    0.9
[06/08 21:55:36    327s] [ MISC                   ]          0:00:00.8  (  11.1 % )     0:00:00.8 /  0:00:00.7    1.0
[06/08 21:55:36    327s] ---------------------------------------------------------------------------------------------
[06/08 21:55:36    327s]  optDesign TOTAL                    0:00:06.8  ( 100.0 % )     0:00:06.8 /  0:00:06.3    0.9
[06/08 21:55:36    327s] ---------------------------------------------------------------------------------------------
[06/08 21:55:36    327s] 
[06/08 21:55:36    327s] Deleting Cell Server ...
[06/08 21:55:48    327s] <CMD> timeDesign -postCTS -hold
[06/08 21:55:48    327s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:48    327s] All LLGs are deleted
[06/08 21:55:48    327s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1232.5M
[06/08 21:55:48    327s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1232.5M
[06/08 21:55:48    327s] Start to check current routing status for nets...
[06/08 21:55:48    327s] All nets are already routed correctly.
[06/08 21:55:48    327s] End to check current routing status for nets (mem=1232.5M)
[06/08 21:55:48    327s] Effort level <high> specified for reg2reg path_group
[06/08 21:55:48    327s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1240.5M
[06/08 21:55:48    327s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1240.5M
[06/08 21:55:48    327s] Fast DP-INIT is on for default
[06/08 21:55:48    327s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.000, REAL:0.006, MEM:1257.3M
[06/08 21:55:48    327s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.006, MEM:1257.3M
[06/08 21:55:48    327s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1257.3M
[06/08 21:55:48    327s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1257.3M
[06/08 21:55:48    327s] Starting delay calculation for Hold views
[06/08 21:55:48    327s] #################################################################################
[06/08 21:55:48    327s] # Design Stage: PreRoute
[06/08 21:55:48    327s] # Design Name: tile_pe
[06/08 21:55:48    327s] # Design Mode: 45nm
[06/08 21:55:48    327s] # Analysis Mode: MMMC Non-OCV 
[06/08 21:55:48    327s] # Parasitics Mode: No SPEF/RCDB
[06/08 21:55:48    327s] # Signoff Settings: SI Off 
[06/08 21:55:48    327s] #################################################################################
[06/08 21:55:48    327s] Calculate delays in BcWc mode...
[06/08 21:55:48    327s] Topological Sorting (REAL = 0:00:00.0, MEM = 1255.3M, InitMEM = 1255.3M)
[06/08 21:55:48    327s] Start delay calculation (fullDC) (1 T). (MEM=1255.29)
[06/08 21:55:48    327s] *** Calculating scaling factor for fast libraries using the default operating condition of each library.
[06/08 21:55:48    327s] End AAE Lib Interpolated Model. (MEM=1271.49 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[06/08 21:55:48    327s] **WARN: (IMPESI-3014):	The RC network is incomplete for net rst_n. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[06/08 21:55:48    327s] **WARN: (IMPESI-3014):	The RC network is incomplete for net x_reg_out[7]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[06/08 21:55:48    327s] **WARN: (IMPESI-3014):	The RC network is incomplete for net x_reg_out[6]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[06/08 21:55:48    327s] **WARN: (IMPESI-3014):	The RC network is incomplete for net x_reg_out[5]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[06/08 21:55:48    327s] **WARN: (IMPESI-3014):	The RC network is incomplete for net x_reg_out[4]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[06/08 21:55:48    327s] **WARN: (IMPESI-3014):	The RC network is incomplete for net x_reg_out[1]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[06/08 21:55:48    327s] **WARN: (IMPESI-3014):	The RC network is incomplete for net x_reg_out[0]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[06/08 21:55:48    327s] Total number of fetched objects 769
[06/08 21:55:48    327s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[06/08 21:55:48    327s] End delay calculation. (MEM=1285.18 CPU=0:00:00.1 REAL=0:00:00.0)
[06/08 21:55:48    327s] End delay calculation (fullDC). (MEM=1285.18 CPU=0:00:00.1 REAL=0:00:00.0)
[06/08 21:55:48    327s] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 1285.2M) ***
[06/08 21:55:48    327s] *** Done Building Timing Graph (cpu=0:00:00.1 real=0:00:00.0 totSessionCpu=0:05:28 mem=1285.2M)
[06/08 21:55:48    327s] 
------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Hold  views included:
 fast 

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.099  | -0.001  | -0.099  |
|           TNS (ns):| -4.717  | -0.001  | -4.716  |
|    Violating Paths:|   49    |    1    |   48    |
|          All Paths:|   136   |   48    |   136   |
+--------------------+---------+---------+---------+

Density: 68.320%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
Reported timing to dir ./timingReports
[06/08 21:55:48    327s] Total CPU time: 0.27 sec
[06/08 21:55:48    327s] Total Real time: 0.0 sec
[06/08 21:55:48    327s] Total Memory Usage: 1216.964844 Mbytes
[06/08 21:55:48    327s] 
[06/08 21:55:48    327s] =============================================================================================
[06/08 21:55:48    327s]  Final TAT Report for timeDesign
[06/08 21:55:48    327s] =============================================================================================
[06/08 21:55:48    327s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[06/08 21:55:48    327s] ---------------------------------------------------------------------------------------------
[06/08 21:55:48    327s] [ ViewPruning            ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[06/08 21:55:48    327s] [ TimingUpdate           ]      1   0:00:00.0  (   4.1 % )     0:00:00.1 /  0:00:00.1    1.0
[06/08 21:55:48    327s] [ FullDelayCalc          ]      1   0:00:00.1  (  45.7 % )     0:00:00.1 /  0:00:00.1    1.1
[06/08 21:55:48    327s] [ OptSummaryReport       ]      1   0:00:00.0  (   3.5 % )     0:00:00.2 /  0:00:00.2    1.0
[06/08 21:55:48    327s] [ TimingReport           ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    1.7
[06/08 21:55:48    327s] [ GenerateReports        ]      1   0:00:00.0  (  16.6 % )     0:00:00.0 /  0:00:00.0    0.9
[06/08 21:55:48    327s] [ ReportAnalysisSummary  ]      2   0:00:00.0  (   2.2 % )     0:00:00.0 /  0:00:00.0    1.7
[06/08 21:55:48    327s] [ MISC                   ]          0:00:00.1  (  27.9 % )     0:00:00.1 /  0:00:00.1    1.1
[06/08 21:55:48    327s] ---------------------------------------------------------------------------------------------
[06/08 21:55:48    327s]  timeDesign TOTAL                   0:00:00.3  ( 100.0 % )     0:00:00.3 /  0:00:00.3    1.0
[06/08 21:55:48    327s] ---------------------------------------------------------------------------------------------
[06/08 21:55:48    327s] 
[06/08 21:55:57    328s] <CMD> setOptMode -fixCap true -fixTran true -fixFanoutLoad true
[06/08 21:55:57    328s] <CMD> optDesign -postCTS -hold
[06/08 21:55:57    328s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1003.1M, totSessionCpu=0:05:28 **
[06/08 21:55:57    328s] **WARN: (IMPOPT-576):	109 nets have unplaced terms. 
[06/08 21:55:57    328s] Type 'man IMPOPT-576' for more detail.
[06/08 21:55:57    328s] **INFO: User settings:
[06/08 21:55:57    328s] setDesignMode -process                    45
[06/08 21:55:57    328s] setExtractRCMode -coupling_c_th           0.1
[06/08 21:55:57    328s] setExtractRCMode -engine                  preRoute
[06/08 21:55:57    328s] setExtractRCMode -relative_c_th           1
[06/08 21:55:57    328s] setExtractRCMode -total_c_th              0
[06/08 21:55:57    328s] setUsefulSkewMode -ecoRoute               false
[06/08 21:55:57    328s] setDelayCalMode -enable_high_fanout       true
[06/08 21:55:57    328s] setDelayCalMode -eng_copyNetPropToNewNet  true
[06/08 21:55:57    328s] setDelayCalMode -engine                   aae
[06/08 21:55:57    328s] setDelayCalMode -ignoreNetLoad            false
[06/08 21:55:57    328s] setOptMode -activeSetupViews              { worst }
[06/08 21:55:57    328s] setOptMode -autoSetupViews                { worst}
[06/08 21:55:57    328s] setOptMode -autoTDGRSetupViews            { worst}
[06/08 21:55:57    328s] setOptMode -drcMargin                     0
[06/08 21:55:57    328s] setOptMode -fixCap                        true
[06/08 21:55:57    328s] setOptMode -fixDrc                        true
[06/08 21:55:57    328s] setOptMode -fixFanoutLoad                 true
[06/08 21:55:57    328s] setOptMode -fixTran                       true
[06/08 21:55:57    328s] setOptMode -optimizeFF                    true
[06/08 21:55:57    328s] setOptMode -preserveAllSequential         false
[06/08 21:55:57    328s] setOptMode -setupTargetSlack              0
[06/08 21:55:57    328s] setAnalysisMode -checkType                setup
[06/08 21:55:57    328s] setAnalysisMode -clkSrcPath               true
[06/08 21:55:57    328s] setAnalysisMode -clockPropagation         sdcControl
[06/08 21:55:57    328s] setAnalysisMode -skew                     true
[06/08 21:55:57    328s] setAnalysisMode -usefulSkew               true
[06/08 21:55:57    328s] 
[06/08 21:55:57    328s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[06/08 21:55:57    328s] GigaOpt running with 1 threads.
[06/08 21:55:57    328s] Info: 1 threads available for lower-level modules during optimization.
[06/08 21:55:57    328s] Creating Cell Server ...(0, 0, 0, 0)
[06/08 21:55:57    328s] Summary for sequential cells identification: 
[06/08 21:55:57    328s]   Identified SBFF number: 16
[06/08 21:55:57    328s]   Identified MBFF number: 0
[06/08 21:55:57    328s]   Identified SB Latch number: 0
[06/08 21:55:57    328s]   Identified MB Latch number: 0
[06/08 21:55:57    328s]   Not identified SBFF number: 0
[06/08 21:55:57    328s]   Not identified MBFF number: 0
[06/08 21:55:57    328s]   Not identified SB Latch number: 0
[06/08 21:55:57    328s]   Not identified MB Latch number: 0
[06/08 21:55:57    328s]   Number of sequential cells which are not FFs: 13
[06/08 21:55:57    328s]  Visiting view : worst
[06/08 21:55:57    328s]    : PowerDomain = none : Weighted F : unweighted  = 8.40 (1.000) with rcCorner = 0
[06/08 21:55:57    328s]    : PowerDomain = none : Weighted F : unweighted  = 6.60 (1.000) with rcCorner = -1
[06/08 21:55:57    328s]  Visiting view : fast
[06/08 21:55:57    328s]    : PowerDomain = none : Weighted F : unweighted  = 6.00 (1.000) with rcCorner = 0
[06/08 21:55:57    328s]    : PowerDomain = none : Weighted F : unweighted  = 4.50 (1.000) with rcCorner = -1
[06/08 21:55:57    328s]  Setting StdDelay to 8.40
[06/08 21:55:57    328s] Creating Cell Server, finished. 
[06/08 21:55:57    328s] 
[06/08 21:55:57    328s] Need call spDPlaceInit before registerPrioInstLoc.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] OPERPROF: Starting DPlace-Init at level 1, MEM:1228.4M
[06/08 21:55:57    328s] #spOpts: N=45 mergeVia=F 
[06/08 21:55:57    328s] All LLGs are deleted
[06/08 21:55:57    328s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1228.4M
[06/08 21:55:57    328s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1228.4M
[06/08 21:55:57    328s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1228.4M
[06/08 21:55:57    328s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1228.4M
[06/08 21:55:57    328s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[06/08 21:55:57    328s] Fast DP-INIT is on for default
[06/08 21:55:57    328s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[06/08 21:55:57    328s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.010, REAL:0.006, MEM:1260.4M
[06/08 21:55:57    328s] OPERPROF:     Starting CMU at level 3, MEM:1260.4M
[06/08 21:55:57    328s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:1260.4M
[06/08 21:55:57    328s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.006, MEM:1260.4M
[06/08 21:55:57    328s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1260.4MB).
[06/08 21:55:57    328s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.008, MEM:1260.4M
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] 
[06/08 21:55:57    328s] Creating Lib Analyzer ...
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] Total number of usable buffers from Lib Analyzer: 9 ( CLKBUF_X1 BUF_X1 CLKBUF_X2 BUF_X2 CLKBUF_X3 BUF_X4 BUF_X8 BUF_X16 BUF_X32)
[06/08 21:55:57    328s] Total number of usable inverters from Lib Analyzer: 6 ( INV_X1 INV_X2 INV_X4 INV_X8 INV_X16 INV_X32)
[06/08 21:55:57    328s] Total number of usable delay cells from Lib Analyzer: 0 ()
[06/08 21:55:57    328s] 
[06/08 21:55:57    328s] {RT default_rc_corner 0 10 10 {4 1} {7 0} {9 0} 3}
[06/08 21:55:57    328s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:05:29 mem=1264.4M
[06/08 21:55:57    328s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:05:29 mem=1264.4M
[06/08 21:55:57    328s] Creating Lib Analyzer, finished. 
[06/08 21:55:57    328s] **WARN: (IMPOPT-665):	core_row[3] : Net has unplaced terms or is connected to uplaced instances in design. 
[06/08 21:55:57    328s] Type 'man IMPOPT-665' for more detail.
[06/08 21:55:57    328s] **WARN: (IMPOPT-665):	core_row[2] : Net has unplaced terms or is connected to uplaced instances in design. 
[06/08 21:55:57    328s] Type 'man IMPOPT-665' for more detail.
[06/08 21:55:57    328s] **WARN: (IMPOPT-665):	core_row[1] : Net has unplaced terms or is connected to uplaced instances in design. 
[06/08 21:55:57    328s] Type 'man IMPOPT-665' for more detail.
[06/08 21:55:57    328s] **WARN: (IMPOPT-665):	core_row[0] : Net has unplaced terms or is connected to uplaced instances in design. 
[06/08 21:55:57    328s] Type 'man IMPOPT-665' for more detail.
[06/08 21:55:57    328s] **WARN: (IMPOPT-665):	core_col[3] : Net has unplaced terms or is connected to uplaced instances in design. 
[06/08 21:55:57    328s] Type 'man IMPOPT-665' for more detail.
[06/08 21:55:57    328s] **WARN: (IMPOPT-665):	core_col[2] : Net has unplaced terms or is connected to uplaced instances in design. 
[06/08 21:55:57    328s] Type 'man IMPOPT-665' for more detail.
[06/08 21:55:57    328s] **WARN: (IMPOPT-665):	core_col[1] : Net has unplaced terms or is connected to uplaced instances in design. 
[06/08 21:55:57    328s] Type 'man IMPOPT-665' for more detail.
[06/08 21:55:57    328s] **WARN: (IMPOPT-665):	core_col[0] : Net has unplaced terms or is connected to uplaced instances in design. 
[06/08 21:55:57    328s] Type 'man IMPOPT-665' for more detail.
[06/08 21:55:57    328s] **WARN: (IMPOPT-665):	cfg_addr[7] : Net has unplaced terms or is connected to uplaced instances in design. 
[06/08 21:55:57    328s] Type 'man IMPOPT-665' for more detail.
[06/08 21:55:57    328s] **WARN: (IMPOPT-665):	cfg_addr[6] : Net has unplaced terms or is connected to uplaced instances in design. 
[06/08 21:55:57    328s] Type 'man IMPOPT-665' for more detail.
[06/08 21:55:57    328s] **WARN: (IMPOPT-665):	cfg_addr[5] : Net has unplaced terms or is connected to uplaced instances in design. 
[06/08 21:55:57    328s] Type 'man IMPOPT-665' for more detail.
[06/08 21:55:57    328s] **WARN: (IMPOPT-665):	cfg_addr[4] : Net has unplaced terms or is connected to uplaced instances in design. 
[06/08 21:55:57    328s] Type 'man IMPOPT-665' for more detail.
[06/08 21:55:57    328s] **WARN: (IMPOPT-665):	cfg_addr[3] : Net has unplaced terms or is connected to uplaced instances in design. 
[06/08 21:55:57    328s] Type 'man IMPOPT-665' for more detail.
[06/08 21:55:57    328s] **WARN: (IMPOPT-665):	cfg_addr[2] : Net has unplaced terms or is connected to uplaced instances in design. 
[06/08 21:55:57    328s] Type 'man IMPOPT-665' for more detail.
[06/08 21:55:57    328s] **WARN: (IMPOPT-665):	cfg_addr[1] : Net has unplaced terms or is connected to uplaced instances in design. 
[06/08 21:55:57    328s] Type 'man IMPOPT-665' for more detail.
[06/08 21:55:57    328s] **WARN: (IMPOPT-665):	cfg_addr[0] : Net has unplaced terms or is connected to uplaced instances in design. 
[06/08 21:55:57    328s] Type 'man IMPOPT-665' for more detail.
[06/08 21:55:57    328s] **WARN: (IMPOPT-665):	cfg_data[7] : Net has unplaced terms or is connected to uplaced instances in design. 
[06/08 21:55:57    328s] Type 'man IMPOPT-665' for more detail.
[06/08 21:55:57    328s] **WARN: (IMPOPT-665):	cfg_data[6] : Net has unplaced terms or is connected to uplaced instances in design. 
[06/08 21:55:57    328s] Type 'man IMPOPT-665' for more detail.
[06/08 21:55:57    328s] **WARN: (IMPOPT-665):	cfg_data[5] : Net has unplaced terms or is connected to uplaced instances in design. 
[06/08 21:55:57    328s] Type 'man IMPOPT-665' for more detail.
[06/08 21:55:57    328s] **WARN: (IMPOPT-665):	cfg_data[4] : Net has unplaced terms or is connected to uplaced instances in design. 
[06/08 21:55:57    328s] Type 'man IMPOPT-665' for more detail.
[06/08 21:55:57    328s] **WARN: (EMS-27):	Message (IMPOPT-665) has exceeded the current message display limit of 20.
[06/08 21:55:57    328s] To increase the message display limit, refer to the product command reference manual.
[06/08 21:55:57    328s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1026.4M, totSessionCpu=0:05:29 **
[06/08 21:55:57    328s] *** optDesign -postCTS ***
[06/08 21:55:57    328s] DRC Margin: user margin 0.0
[06/08 21:55:57    328s] Hold Target Slack: user slack 0
[06/08 21:55:57    328s] Setup Target Slack: user slack 0;
[06/08 21:55:57    328s] setUsefulSkewMode -ecoRoute false
[06/08 21:55:57    328s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1264.4M
[06/08 21:55:57    328s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.000, REAL:0.003, MEM:1264.4M
[06/08 21:55:57    328s] Deleting Cell Server ...
[06/08 21:55:57    328s] Deleting Lib Analyzer.
[06/08 21:55:57    328s] Creating Cell Server ...(0, 0, 0, 0)
[06/08 21:55:57    328s] Summary for sequential cells identification: 
[06/08 21:55:57    328s]   Identified SBFF number: 16
[06/08 21:55:57    328s]   Identified MBFF number: 0
[06/08 21:55:57    328s]   Identified SB Latch number: 0
[06/08 21:55:57    328s]   Identified MB Latch number: 0
[06/08 21:55:57    328s]   Not identified SBFF number: 0
[06/08 21:55:57    328s]   Not identified MBFF number: 0
[06/08 21:55:57    328s]   Not identified SB Latch number: 0
[06/08 21:55:57    328s]   Not identified MB Latch number: 0
[06/08 21:55:57    328s]   Number of sequential cells which are not FFs: 13
[06/08 21:55:57    328s]  Visiting view : worst
[06/08 21:55:57    328s]    : PowerDomain = none : Weighted F : unweighted  = 8.40 (1.000) with rcCorner = 0
[06/08 21:55:57    328s]    : PowerDomain = none : Weighted F : unweighted  = 6.60 (1.000) with rcCorner = -1
[06/08 21:55:57    328s]  Visiting view : fast
[06/08 21:55:57    328s]    : PowerDomain = none : Weighted F : unweighted  = 6.00 (1.000) with rcCorner = 0
[06/08 21:55:57    328s]    : PowerDomain = none : Weighted F : unweighted  = 4.50 (1.000) with rcCorner = -1
[06/08 21:55:57    328s]  Setting StdDelay to 8.40
[06/08 21:55:57    328s] Creating Cell Server, finished. 
[06/08 21:55:57    328s] 
[06/08 21:55:57    328s] Deleting Cell Server ...
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] All LLGs are deleted
[06/08 21:55:57    328s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1264.4M
[06/08 21:55:57    328s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1264.4M
[06/08 21:55:57    328s] Start to check current routing status for nets...
[06/08 21:55:57    328s] All nets are already routed correctly.
[06/08 21:55:57    328s] End to check current routing status for nets (mem=1264.4M)
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] Compute RC Scale Done ...
[06/08 21:55:57    328s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[06/08 21:55:57    328s] ### Creating PhyDesignMc. totSessionCpu=0:05:29 mem=1420.6M
[06/08 21:55:57    328s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[06/08 21:55:57    328s] OPERPROF: Starting DPlace-Init at level 1, MEM:1420.6M
[06/08 21:55:57    328s] #spOpts: N=45 mergeVia=F 
[06/08 21:55:57    328s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1420.6M
[06/08 21:55:57    328s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1420.6M
[06/08 21:55:57    328s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[06/08 21:55:57    328s] Fast DP-INIT is on for default
[06/08 21:55:57    328s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[06/08 21:55:57    328s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.010, REAL:0.005, MEM:1420.6M
[06/08 21:55:57    328s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.006, MEM:1420.6M
[06/08 21:55:57    328s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1420.6MB).
[06/08 21:55:57    328s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.007, MEM:1420.6M
[06/08 21:55:57    328s] TotalInstCnt at PhyDesignMc Initialization: 626
[06/08 21:55:57    328s] ### Creating PhyDesignMc, finished. totSessionCpu=0:05:29 mem=1420.6M
[06/08 21:55:57    328s] TotalInstCnt at PhyDesignMc Destruction: 626
[06/08 21:55:57    328s] GigaOpt Hold Optimizer is used
[06/08 21:55:57    328s] End AAE Lib Interpolated Model. (MEM=1420.63 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[06/08 21:55:57    328s] 
[06/08 21:55:57    328s] Creating Lib Analyzer ...
[06/08 21:55:57    328s] Creating Cell Server ...(0, 0, 0, 0)
[06/08 21:55:57    328s] Summary for sequential cells identification: 
[06/08 21:55:57    328s]   Identified SBFF number: 16
[06/08 21:55:57    328s]   Identified MBFF number: 0
[06/08 21:55:57    328s]   Identified SB Latch number: 0
[06/08 21:55:57    328s]   Identified MB Latch number: 0
[06/08 21:55:57    328s]   Not identified SBFF number: 0
[06/08 21:55:57    328s]   Not identified MBFF number: 0
[06/08 21:55:57    328s]   Not identified SB Latch number: 0
[06/08 21:55:57    328s]   Not identified MB Latch number: 0
[06/08 21:55:57    328s]   Number of sequential cells which are not FFs: 13
[06/08 21:55:57    328s]  Visiting view : worst
[06/08 21:55:57    328s]    : PowerDomain = none : Weighted F : unweighted  = 8.40 (1.000) with rcCorner = 0
[06/08 21:55:57    328s]    : PowerDomain = none : Weighted F : unweighted  = 6.60 (1.000) with rcCorner = -1
[06/08 21:55:57    328s]  Visiting view : fast
[06/08 21:55:57    328s]    : PowerDomain = none : Weighted F : unweighted  = 6.00 (1.000) with rcCorner = 0
[06/08 21:55:57    328s]    : PowerDomain = none : Weighted F : unweighted  = 4.50 (1.000) with rcCorner = -1
[06/08 21:55:57    328s]  Setting StdDelay to 8.40
[06/08 21:55:57    328s] Creating Cell Server, finished. 
[06/08 21:55:57    328s] 
[06/08 21:55:57    328s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:57    328s] Total number of usable buffers from Lib Analyzer: 9 ( CLKBUF_X1 BUF_X1 CLKBUF_X2 BUF_X2 CLKBUF_X3 BUF_X4 BUF_X8 BUF_X16 BUF_X32)
[06/08 21:55:57    328s] Total number of usable inverters from Lib Analyzer: 6 ( INV_X1 INV_X2 INV_X4 INV_X8 INV_X16 INV_X32)
[06/08 21:55:57    328s] Total number of usable delay cells from Lib Analyzer: 0 ()
[06/08 21:55:57    328s] 
[06/08 21:55:57    328s] {RT default_rc_corner 0 10 10 {4 1} {7 0} {9 0} 3}
[06/08 21:55:58    328s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:05:29 mem=1420.6M
[06/08 21:55:58    328s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:05:29 mem=1420.6M
[06/08 21:55:58    328s] Creating Lib Analyzer, finished. 
[06/08 21:55:58    328s] Starting initialization (fixHold) cpu=0:00:00.0 real=0:00:00.0 totSessionCpu=0:05:29 mem=1420.6M ***
[06/08 21:55:58    328s] Effort level <high> specified for reg2reg path_group
[06/08 21:55:58    329s] Starting delay calculation for Hold views
[06/08 21:55:58    329s] #################################################################################
[06/08 21:55:58    329s] # Design Stage: PreRoute
[06/08 21:55:58    329s] # Design Name: tile_pe
[06/08 21:55:58    329s] # Design Mode: 45nm
[06/08 21:55:58    329s] # Analysis Mode: MMMC Non-OCV 
[06/08 21:55:58    329s] # Parasitics Mode: No SPEF/RCDB
[06/08 21:55:58    329s] # Signoff Settings: SI Off 
[06/08 21:55:58    329s] #################################################################################
[06/08 21:55:58    329s] Calculate delays in BcWc mode...
[06/08 21:55:58    329s] Topological Sorting (REAL = 0:00:00.0, MEM = 1418.6M, InitMEM = 1418.6M)
[06/08 21:55:58    329s] Start delay calculation (fullDC) (1 T). (MEM=1418.63)
[06/08 21:55:58    329s] *** Calculating scaling factor for fast libraries using the default operating condition of each library.
[06/08 21:55:58    329s] End AAE Lib Interpolated Model. (MEM=1434.83 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[06/08 21:55:58    329s] Total number of fetched objects 769
[06/08 21:55:58    329s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[06/08 21:55:58    329s] End delay calculation. (MEM=1402.82 CPU=0:00:00.1 REAL=0:00:00.0)
[06/08 21:55:58    329s] End delay calculation (fullDC). (MEM=1402.82 CPU=0:00:00.1 REAL=0:00:00.0)
[06/08 21:55:58    329s] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 1402.8M) ***
[06/08 21:55:58    329s] *** Done Building Timing Graph (cpu=0:00:00.1 real=0:00:00.0 totSessionCpu=0:05:29 mem=1402.8M)
[06/08 21:55:58    329s] 
[06/08 21:55:58    329s] Active hold views:
[06/08 21:55:58    329s]  fast
[06/08 21:55:58    329s]   Dominating endpoints: 0
[06/08 21:55:58    329s]   Dominating TNS: -0.000
[06/08 21:55:58    329s] 
[06/08 21:55:58    329s] Done building cte hold timing graph (fixHold) cpu=0:00:00.2 real=0:00:00.0 totSessionCpu=0:05:29 mem=1418.1M ***
[06/08 21:55:58    329s] Done building hold timer [1377 node(s), 2268 edge(s), 1 view(s)] (fixHold) cpu=0:00:00.2 real=0:00:00.0 totSessionCpu=0:05:29 mem=1418.1M ***
[06/08 21:55:58    329s] Starting delay calculation for Setup views
[06/08 21:55:58    329s] #################################################################################
[06/08 21:55:58    329s] # Design Stage: PreRoute
[06/08 21:55:58    329s] # Design Name: tile_pe
[06/08 21:55:58    329s] # Design Mode: 45nm
[06/08 21:55:58    329s] # Analysis Mode: MMMC Non-OCV 
[06/08 21:55:58    329s] # Parasitics Mode: No SPEF/RCDB
[06/08 21:55:58    329s] # Signoff Settings: SI Off 
[06/08 21:55:58    329s] #################################################################################
[06/08 21:55:58    329s] Calculate delays in BcWc mode...
[06/08 21:55:58    329s] Topological Sorting (REAL = 0:00:00.0, MEM = 1401.9M, InitMEM = 1401.9M)
[06/08 21:55:58    329s] Start delay calculation (fullDC) (1 T). (MEM=1401.89)
[06/08 21:55:58    329s] *** Calculating scaling factor for worst libraries using the default operating condition of each library.
[06/08 21:55:58    329s] End AAE Lib Interpolated Model. (MEM=1418.09 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[06/08 21:55:58    329s] Total number of fetched objects 769
[06/08 21:55:58    329s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[06/08 21:55:58    329s] End delay calculation. (MEM=1402.82 CPU=0:00:00.1 REAL=0:00:00.0)
[06/08 21:55:58    329s] End delay calculation (fullDC). (MEM=1402.82 CPU=0:00:00.1 REAL=0:00:00.0)
[06/08 21:55:58    329s] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 1402.8M) ***
[06/08 21:55:58    329s] *** Done Building Timing Graph (cpu=0:00:00.1 real=0:00:00.0 totSessionCpu=0:05:29 mem=1402.8M)
[06/08 21:55:58    329s] Done building cte setup timing graph (fixHold) cpu=0:00:00.4 real=0:00:00.0 totSessionCpu=0:05:29 mem=1402.8M ***
[06/08 21:55:58    329s] *info: category slack lower bound [L 0.0] default
[06/08 21:55:58    329s] *info: category slack lower bound [H 0.0] reg2reg 
[06/08 21:55:58    329s] --------------------------------------------------- 
[06/08 21:55:58    329s]    Setup Violation Summary with Target Slack (0.000 ns)
[06/08 21:55:58    329s] --------------------------------------------------- 
[06/08 21:55:58    329s]          WNS    reg2regWNS
[06/08 21:55:58    329s]     0.001 ns      0.001 ns
[06/08 21:55:58    329s] --------------------------------------------------- 
[06/08 21:55:58    329s] 
[06/08 21:55:58    329s] *Info: minBufDelay = 20.2 ps, libStdDelay = 8.4 ps, minBufSize = 3192000 (3.0)
[06/08 21:55:58    329s] *Info: worst delay setup view: worst
[06/08 21:55:58    329s] Footprint list for hold buffering (delay unit: ps)
[06/08 21:55:58    329s] =================================================================
[06/08 21:55:58    329s] *Info:  holdDelay delayRatio IGArea drvRes cellname(iterm,oterm)
[06/08 21:55:58    329s] ------------------------------------------------------------------
[06/08 21:55:58    329s] *Info:       13.9       1.54    3.0  16.23 BUF_X1 (A,Z)
[06/08 21:55:58    329s] *Info:       18.4       1.54    3.0  23.84 CLKBUF_X1 (A,Z)
[06/08 21:55:58    329s] *Info:       14.4       1.44    4.0   8.11 BUF_X2 (A,Z)
[06/08 21:55:58    329s] *Info:       17.8       1.41    4.0  11.91 CLKBUF_X2 (A,Z)
[06/08 21:55:58    329s] *Info:       18.0       1.44    5.0   8.01 CLKBUF_X3 (A,Z)
[06/08 21:55:58    329s] *Info:       13.6       1.49    7.0   4.07 BUF_X4 (A,Z)
[06/08 21:55:58    329s] *Info:       14.5       1.48   13.0   2.05 BUF_X8 (A,Z)
[06/08 21:55:58    329s] *Info:       14.6       1.47   25.0   1.03 BUF_X16 (A,Z)
[06/08 21:55:58    329s] *Info:       15.1       1.48   49.0   0.54 BUF_X32 (A,Z)
[06/08 21:55:58    329s] =================================================================
[06/08 21:55:58    329s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1402.8M
[06/08 21:55:58    329s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.003, MEM:1402.8M
[06/08 21:55:58    329s] 
------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 worst
Hold  views included:
 fast

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.001  |  0.001  |  0.213  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   136   |   48    |   136   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.099  | -0.001  | -0.099  |
|           TNS (ns):| -4.717  | -0.001  | -4.716  |
|    Violating Paths:|   49    |    1    |   48    |
|          All Paths:|   136   |   48    |   136   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 68.320%
------------------------------------------------------------
Deleting Cell Server ...
[06/08 21:55:58    329s] Deleting Lib Analyzer.
[06/08 21:55:58    329s] Creating Cell Server ...(0, 0, 0, 0)
[06/08 21:55:58    329s] Summary for sequential cells identification: 
[06/08 21:55:58    329s]   Identified SBFF number: 16
[06/08 21:55:58    329s]   Identified MBFF number: 0
[06/08 21:55:58    329s]   Identified SB Latch number: 0
[06/08 21:55:58    329s]   Identified MB Latch number: 0
[06/08 21:55:58    329s]   Not identified SBFF number: 0
[06/08 21:55:58    329s]   Not identified MBFF number: 0
[06/08 21:55:58    329s]   Not identified SB Latch number: 0
[06/08 21:55:58    329s]   Not identified MB Latch number: 0
[06/08 21:55:58    329s]   Number of sequential cells which are not FFs: 13
[06/08 21:55:58    329s]  Visiting view : worst
[06/08 21:55:58    329s]    : PowerDomain = none : Weighted F : unweighted  = 8.40 (1.000) with rcCorner = 0
[06/08 21:55:58    329s]    : PowerDomain = none : Weighted F : unweighted  = 6.60 (1.000) with rcCorner = -1
[06/08 21:55:58    329s]  Visiting view : fast
[06/08 21:55:58    329s]    : PowerDomain = none : Weighted F : unweighted  = 6.00 (1.000) with rcCorner = 0
[06/08 21:55:58    329s]    : PowerDomain = none : Weighted F : unweighted  = 4.50 (1.000) with rcCorner = -1
[06/08 21:55:58    329s]  Setting StdDelay to 8.40
[06/08 21:55:58    329s] Creating Cell Server, finished. 
[06/08 21:55:58    329s] 
[06/08 21:55:58    329s] Deleting Cell Server ...
[06/08 21:55:58    329s] 
[06/08 21:55:58    329s] Creating Lib Analyzer ...
[06/08 21:55:58    329s] Creating Cell Server ...(0, 0, 0, 0)
[06/08 21:55:58    329s] Summary for sequential cells identification: 
[06/08 21:55:58    329s]   Identified SBFF number: 16
[06/08 21:55:58    329s]   Identified MBFF number: 0
[06/08 21:55:58    329s]   Identified SB Latch number: 0
[06/08 21:55:58    329s]   Identified MB Latch number: 0
[06/08 21:55:58    329s]   Not identified SBFF number: 0
[06/08 21:55:58    329s]   Not identified MBFF number: 0
[06/08 21:55:58    329s]   Not identified SB Latch number: 0
[06/08 21:55:58    329s]   Not identified MB Latch number: 0
[06/08 21:55:58    329s]   Number of sequential cells which are not FFs: 13
[06/08 21:55:58    329s]  Visiting view : worst
[06/08 21:55:58    329s]    : PowerDomain = none : Weighted F : unweighted  = 8.40 (1.000) with rcCorner = 0
[06/08 21:55:58    329s]    : PowerDomain = none : Weighted F : unweighted  = 6.60 (1.000) with rcCorner = -1
[06/08 21:55:58    329s]  Visiting view : fast
[06/08 21:55:58    329s]    : PowerDomain = none : Weighted F : unweighted  = 6.00 (1.000) with rcCorner = 0
[06/08 21:55:58    329s]    : PowerDomain = none : Weighted F : unweighted  = 4.50 (1.000) with rcCorner = -1
[06/08 21:55:58    329s]  Setting StdDelay to 8.40
[06/08 21:55:58    329s] Creating Cell Server, finished. 
[06/08 21:55:58    329s] 
[06/08 21:55:58    329s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:58    329s] Total number of usable buffers from Lib Analyzer: 9 ( CLKBUF_X1 BUF_X1 CLKBUF_X2 BUF_X2 CLKBUF_X3 BUF_X4 BUF_X8 BUF_X16 BUF_X32)
[06/08 21:55:58    329s] Total number of usable inverters from Lib Analyzer: 6 ( INV_X1 INV_X2 INV_X4 INV_X8 INV_X16 INV_X32)
[06/08 21:55:58    329s] Total number of usable delay cells from Lib Analyzer: 0 ()
[06/08 21:55:58    329s] 
[06/08 21:55:58    329s] {RT default_rc_corner 0 10 10 {4 1} {7 0} {9 0} 3}
[06/08 21:55:58    329s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:05:30 mem=1434.1M
[06/08 21:55:58    329s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:05:30 mem=1434.1M
[06/08 21:55:58    329s] Creating Lib Analyzer, finished. 
[06/08 21:55:58    329s] Hold Timer stdDelay = 8.4ps
[06/08 21:55:58    329s]  Visiting view : fast
[06/08 21:55:58    329s]    : PowerDomain = none : Weighted F : unweighted  = 6.00 (1.000) with rcCorner = 0
[06/08 21:55:58    329s]    : PowerDomain = none : Weighted F : unweighted  = 4.50 (1.000) with rcCorner = -1
[06/08 21:55:58    329s] **optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 1134.1M, totSessionCpu=0:05:30 **
[06/08 21:55:58    329s] *** HoldOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:05:29.6/1:54:39.6 (0.0), mem = 1359.1M
[06/08 21:55:58    329s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.11176.11
[06/08 21:55:58    329s] ### Creating LA Mngr. totSessionCpu=0:05:30 mem=1359.1M
[06/08 21:55:58    329s] ### Creating LA Mngr, finished. totSessionCpu=0:05:30 mem=1359.1M
[06/08 21:55:58    329s] gigaOpt Hold fixing search radius: 56.000000 Microns (40 stdCellHgt)
[06/08 21:55:58    329s] gigaOpt Hold fixing search radius on new term: 7.000000 Microns (5 stdCellHgt)
[06/08 21:55:58    329s] gigaOpt Hold fixing search radius: 56.000000 Microns (40 stdCellHgt)
[06/08 21:55:58    329s] gigaOpt Hold fixing search radius on new term: 7.000000 Microns (5 stdCellHgt)
[06/08 21:55:58    329s] *info: Run optDesign holdfix with 1 thread.
[06/08 21:55:58    329s] Info: 1 clock net  excluded from IPO operation.
[06/08 21:55:58    329s] --------------------------------------------------- 
[06/08 21:55:58    329s]    Hold Timing Summary  - Initial 
[06/08 21:55:58    329s] --------------------------------------------------- 
[06/08 21:55:58    329s]  Target slack:       0.0000 ns
[06/08 21:55:58    329s]  View: fast 
[06/08 21:55:58    329s]    WNS:      -0.0995
[06/08 21:55:58    329s]    TNS:      -4.7182
[06/08 21:55:58    329s]    VP :           49
[06/08 21:55:58    329s]    Worst hold path end point: x_reg_out_reg[0]/RN 
[06/08 21:55:58    329s] --------------------------------------------------- 
[06/08 21:55:58    329s] Info: Done creating the CCOpt slew target map.
[06/08 21:55:58    329s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[06/08 21:55:58    329s] ### Creating PhyDesignMc. totSessionCpu=0:05:30 mem=1378.2M
[06/08 21:55:58    329s] OPERPROF: Starting DPlace-Init at level 1, MEM:1378.2M
[06/08 21:55:58    329s] #spOpts: N=45 mergeVia=F 
[06/08 21:55:58    329s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1378.2M
[06/08 21:55:58    329s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.003, MEM:1378.2M
[06/08 21:55:58    329s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1378.2MB).
[06/08 21:55:58    329s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.004, MEM:1378.2M
[06/08 21:55:58    329s] TotalInstCnt at PhyDesignMc Initialization: 626
[06/08 21:55:58    329s] ### Creating PhyDesignMc, finished. totSessionCpu=0:05:30 mem=1378.2M
[06/08 21:55:58    329s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1378.2M
[06/08 21:55:58    329s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:1378.2M
[06/08 21:55:58    329s] 
[06/08 21:55:58    329s] *** Starting Core Fixing (fixHold) cpu=0:00:00.7 real=0:00:00.0 totSessionCpu=0:05:30 mem=1378.2M density=68.320% ***
[06/08 21:55:58    329s] Optimizer Target Slack 0.000 StdDelay is 0.008  
[06/08 21:55:58    329s] 
[06/08 21:55:58    329s] #optDebug: {2, 1.000, 0.8500} {3, 0.503, 0.8500} {4, 0.503, 0.8500} {4, 0.503, 0.8500} {4, 0.503, 0.8500} {7, 0.130, 0.5393} {8, 0.043, 0.4444} {9, 0.043, 0.4444} {10, 0.022, 0.4220} 

------------------------------------------------------------
     Phase Initial Timing Summary                             
------------------------------------------------------------

Setup views included:
 worst 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.001  |  0.001  |  0.213  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   136   |   48    |   136   |
+--------------------+---------+---------+---------+

Density: 68.320%
------------------------------------------------------------
[06/08 21:55:58    329s] *info: Hold Batch Commit is enabled
[06/08 21:55:58    329s] *info: Levelized Batch Commit is enabled
[06/08 21:55:58    329s] 
[06/08 21:55:58    329s] Phase I ......
[06/08 21:55:58    329s] Executing transform: ECO Safe Resize
[06/08 21:55:58    329s] +----+--------+---------+--------+-----------+----------------+----------+------------+---------+
[06/08 21:55:58    329s] |Iter|  WNS   |  TNS    |  #VP   |  #Buffer  |  #Resize(F/F)  | Density  |    Real    |   Mem   |
[06/08 21:55:58    329s] +----+--------+---------+--------+-----------+----------------+----------+------------+---------+
[06/08 21:55:58    329s] Worst hold path end point:
[06/08 21:55:58    329s]   acc_reg_out_reg[22]/RN
[06/08 21:55:58    329s]     net: rst_n (nrTerm=49)
[06/08 21:55:58    329s] |   0|  -0.100|    -4.72|      49|          0|       0(     0)|    68.32%|   0:00:00.0|  1388.2M|
[06/08 21:55:58    329s] Worst hold path end point:
[06/08 21:55:58    329s]   acc_reg_out_reg[22]/RN
[06/08 21:55:58    329s]     net: rst_n (nrTerm=49)
[06/08 21:55:58    329s] |   1|  -0.100|    -4.72|      49|          0|       0(     0)|    68.32%|   0:00:00.0|  1407.3M|
[06/08 21:55:58    329s] 
[06/08 21:55:58    329s] Capturing REF for hold ...
[06/08 21:55:58    329s]    Hold Timing Snapshot: (REF)
[06/08 21:55:58    329s]              All PG WNS: -0.100
[06/08 21:55:58    329s]              All PG TNS: -4.718
[06/08 21:55:58    329s] +----+--------+---------+--------+-----------+----------------+----------+------------+---------+
[06/08 21:55:58    329s] Executing transform: AddBuffer + LegalResize
[06/08 21:55:58    329s] +----+--------+---------+--------+-----------+----------------+----------+------------+---------+
[06/08 21:55:58    329s] |Iter|  WNS   |  TNS    |  #VP   |  #Buffer  |  #Resize(F/F)  | Density  |    Real    |   Mem   |
[06/08 21:55:58    329s] +----+--------+---------+--------+-----------+----------------+----------+------------+---------+
[06/08 21:55:58    329s] Worst hold path end point:
[06/08 21:55:58    329s]   acc_reg_out_reg[22]/RN
[06/08 21:55:58    329s]     net: rst_n (nrTerm=49)
[06/08 21:55:58    329s] |   0|  -0.100|    -4.72|      49|          0|       0(     0)|    68.32%|   0:00:00.0|  1407.3M|
[06/08 21:55:58    329s] Worst hold path end point:
[06/08 21:55:58    329s]   acc_reg_out_reg[22]/RN
[06/08 21:55:58    329s]     net: rst_n (nrTerm=49)
[06/08 21:55:58    329s] |   1|  -0.100|    -4.72|      48|          1|       0(     0)|    68.38%|   0:00:00.0|  1426.3M|
[06/08 21:55:58    329s] Worst hold path end point:
[06/08 21:55:58    329s]   acc_reg_out_reg[22]/RN
[06/08 21:55:58    329s]     net: rst_n (nrTerm=49)
[06/08 21:55:58    329s] |   2|  -0.100|    -4.72|      48|          0|       0(     0)|    68.38%|   0:00:00.0|  1426.3M|
[06/08 21:55:58    329s] 
[06/08 21:55:58    329s] Capturing REF for hold ...
[06/08 21:55:58    329s]    Hold Timing Snapshot: (REF)
[06/08 21:55:58    329s]              All PG WNS: -0.100
[06/08 21:55:58    329s]              All PG TNS: -4.717
[06/08 21:55:58    329s] +----+--------+---------+--------+-----------+----------------+----------+------------+---------+
[06/08 21:55:58    329s] 
[06/08 21:55:58    329s] *info:    Total 1 cells added for Phase I
[06/08 21:55:58    329s] --------------------------------------------------- 
[06/08 21:55:58    329s]    Hold Timing Summary  - Phase I 
[06/08 21:55:58    329s] --------------------------------------------------- 
[06/08 21:55:58    329s]  Target slack:       0.0000 ns
[06/08 21:55:58    329s]  View: fast 
[06/08 21:55:58    329s]    WNS:      -0.0995
[06/08 21:55:58    329s]    TNS:      -4.7172
[06/08 21:55:58    329s]    VP :           48
[06/08 21:55:58    329s]    Worst hold path end point: x_reg_out_reg[0]/RN 
[06/08 21:55:58    329s] --------------------------------------------------- 

------------------------------------------------------------
      Phase I Timing Summary                             
------------------------------------------------------------

Setup views included:
 worst 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.001  |  0.001  |  0.213  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   136   |   48    |   136   |
+--------------------+---------+---------+---------+

Density: 68.378%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
[06/08 21:55:58    329s] *info: Hold Batch Commit is enabled
[06/08 21:55:58    329s] *info: Levelized Batch Commit is enabled
[06/08 21:55:58    329s] 
[06/08 21:55:58    329s] Phase II ......
[06/08 21:55:58    329s] Executing transform: AddBuffer
[06/08 21:55:58    329s] +----+--------+---------+--------+-----------+----------------+----------+------------+---------+
[06/08 21:55:58    329s] |Iter|  WNS   |  TNS    |  #VP   |  #Buffer  |  #Resize(F/F)  | Density  |    Real    |   Mem   |
[06/08 21:55:58    329s] +----+--------+---------+--------+-----------+----------------+----------+------------+---------+
[06/08 21:55:58    329s] Worst hold path end point:
[06/08 21:55:58    329s]   acc_reg_out_reg[22]/RN
[06/08 21:55:58    329s]     net: rst_n (nrTerm=49)
[06/08 21:55:58    329s] |   0|  -0.100|    -4.72|      48|          0|       0(     0)|    68.38%|   0:00:00.0|  1434.3M|
[06/08 21:55:58    329s] Worst hold path end point:
[06/08 21:55:58    329s]   acc_reg_out_reg[22]/RN
[06/08 21:55:58    329s]     net: rst_n (nrTerm=49)
[06/08 21:55:58    329s] |   1|  -0.100|    -4.72|      48|          0|       0(     0)|    68.38%|   0:00:00.0|  1434.3M|
[06/08 21:55:58    329s] 
[06/08 21:55:58    329s] Capturing REF for hold ...
[06/08 21:55:58    329s]    Hold Timing Snapshot: (REF)
[06/08 21:55:58    329s]              All PG WNS: -0.100
[06/08 21:55:58    329s]              All PG TNS: -4.717
[06/08 21:55:58    329s] +----+--------+---------+--------+-----------+----------------+----------+------------+---------+
[06/08 21:55:58    329s] --------------------------------------------------- 
[06/08 21:55:58    329s]    Hold Timing Summary  - Phase II 
[06/08 21:55:58    329s] --------------------------------------------------- 
[06/08 21:55:58    329s]  Target slack:       0.0000 ns
[06/08 21:55:58    329s]  View: fast 
[06/08 21:55:58    329s]    WNS:      -0.0995
[06/08 21:55:58    329s]    TNS:      -4.7172
[06/08 21:55:58    329s]    VP :           48
[06/08 21:55:58    329s]    Worst hold path end point: x_reg_out_reg[0]/RN 
[06/08 21:55:58    329s] --------------------------------------------------- 

------------------------------------------------------------
     Phase II Timing Summary                             
------------------------------------------------------------

Setup views included:
 worst 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.001  |  0.001  |  0.213  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   136   |   48    |   136   |
+--------------------+---------+---------+---------+

Density: 68.378%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
[06/08 21:55:58    329s] *info: Hold Batch Commit is enabled
[06/08 21:55:58    329s] *info: Levelized Batch Commit is enabled
[06/08 21:55:58    329s] 
[06/08 21:55:58    329s] Phase IV ......
[06/08 21:55:58    329s] Executing transform: AddBuffer
[06/08 21:55:58    329s] +----+--------+---------+--------+-----------+----------------+----------+------------+---------+
[06/08 21:55:58    329s] |Iter|  WNS   |  TNS    |  #VP   |  #Buffer  |  #Resize(F/F)  | Density  |    Real    |   Mem   |
[06/08 21:55:58    329s] +----+--------+---------+--------+-----------+----------------+----------+------------+---------+
[06/08 21:55:58    329s] Worst hold path end point:
[06/08 21:55:58    329s]   acc_reg_out_reg[22]/RN
[06/08 21:55:58    329s]     net: rst_n (nrTerm=49)
[06/08 21:55:58    329s] |   0|  -0.100|    -4.72|      48|          0|       0(     0)|    68.38%|   0:00:00.0|  1434.3M|
[06/08 21:55:58    329s] Worst hold path end point:
[06/08 21:55:58    329s]   acc_reg_out_reg[22]/RN
[06/08 21:55:58    329s]     net: rst_n (nrTerm=49)
[06/08 21:55:58    329s] |   1|  -0.100|    -4.72|      48|          0|       0(     0)|    68.38%|   0:00:00.0|  1434.3M|
[06/08 21:55:58    329s] 
[06/08 21:55:58    329s] Capturing REF for hold ...
[06/08 21:55:58    329s]    Hold Timing Snapshot: (REF)
[06/08 21:55:58    329s]              All PG WNS: -0.100
[06/08 21:55:58    329s]              All PG TNS: -4.717
[06/08 21:55:58    329s] +----+--------+---------+--------+-----------+----------------+----------+------------+---------+
[06/08 21:55:58    329s] --------------------------------------------------- 
[06/08 21:55:58    329s]    Hold Timing Summary  - Phase IV 
[06/08 21:55:58    329s] --------------------------------------------------- 
[06/08 21:55:58    329s]  Target slack:       0.0000 ns
[06/08 21:55:58    329s]  View: fast 
[06/08 21:55:58    329s]    WNS:      -0.0995
[06/08 21:55:58    329s]    TNS:      -4.7172
[06/08 21:55:58    329s]    VP :           48
[06/08 21:55:58    329s]    Worst hold path end point: x_reg_out_reg[0]/RN 
[06/08 21:55:58    329s] --------------------------------------------------- 

------------------------------------------------------------
     Phase IV Timing Summary                             
------------------------------------------------------------

Setup views included:
 worst 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.001  |  0.001  |  0.213  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   136   |   48    |   136   |
+--------------------+---------+---------+---------+

Density: 68.378%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
[06/08 21:55:58    329s] 
[06/08 21:55:58    329s] 
[06/08 21:55:58    329s] =======================================================================
[06/08 21:55:58    329s]                 Reasons for remaining hold violations
[06/08 21:55:58    329s] =======================================================================
[06/08 21:55:58    329s] *info: Total 1 net(s) have violated hold timing slacks.
[06/08 21:55:58    329s] 
[06/08 21:55:58    329s] Buffering failure reasons
[06/08 21:55:58    329s] ------------------------------------------------
[06/08 21:55:58    329s] *info:     1 net(s): Could not be fixed because the net has unplaced term or invalid term for routing.
[06/08 21:55:58    329s] 
[06/08 21:55:58    329s] Resizing failure reasons
[06/08 21:55:58    329s] ------------------------------------------------
[06/08 21:55:58    329s] *info:     1 net(s): Could not be fixed because of internal reason: TooBigToFixByResize.
[06/08 21:55:58    329s] 
[06/08 21:55:58    329s] 
[06/08 21:55:58    329s] *** Finished Core Fixing (fixHold) cpu=0:00:00.8 real=0:00:00.0 totSessionCpu=0:05:30 mem=1434.3M density=68.378% ***
[06/08 21:55:58    329s] 
[06/08 21:55:58    329s] *info:
[06/08 21:55:58    329s] *info: Added a total of 1 cells to fix/reduce hold violation
[06/08 21:55:58    329s] *info:          in which 1 termBuffering
[06/08 21:55:58    329s] *info:          in which 0 dummyBuffering
[06/08 21:55:58    329s] *info:
[06/08 21:55:58    329s] *info: Summary: 
[06/08 21:55:58    329s] *info:            1 cell  of type 'BUF_X1' (3.0, 	16.234) used
[06/08 21:55:58    329s] 
[06/08 21:55:58    329s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:1434.3M
[06/08 21:55:58    329s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1434.3M
[06/08 21:55:58    329s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:1434.3M
[06/08 21:55:58    329s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.000, REAL:0.003, MEM:1434.3M
[06/08 21:55:58    329s] OPERPROF:     Starting PlacementFarEyeInit at level 3, MEM:1434.3M
[06/08 21:55:58    329s] OPERPROF:     Finished PlacementFarEyeInit at level 3, CPU:0.000, REAL:0.000, MEM:1434.3M
[06/08 21:55:58    329s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.000, REAL:0.004, MEM:1434.3M
[06/08 21:55:58    329s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.000, REAL:0.004, MEM:1434.3M
[06/08 21:55:58    329s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.11176.7
[06/08 21:55:58    329s] OPERPROF: Starting RefinePlace at level 1, MEM:1434.3M
[06/08 21:55:58    329s] *** Starting refinePlace (0:05:30 mem=1434.3M) ***
[06/08 21:55:58    329s] Total net bbox length = 8.740e+03 (4.511e+03 4.229e+03) (ext = 5.647e+03)
[06/08 21:55:58    329s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[06/08 21:55:58    329s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:1434.3M
[06/08 21:55:58    329s] Starting refinePlace ...
[06/08 21:55:58    329s] ** Cut row section cpu time 0:00:00.0.
[06/08 21:55:58    329s]    Spread Effort: high, pre-route mode, useDDP on.
[06/08 21:55:58    329s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=1434.3MB) @(0:05:30 - 0:05:30).
[06/08 21:55:58    329s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[06/08 21:55:58    329s] wireLenOptFixPriorityInst 0 inst fixed
[06/08 21:55:58    329s] 
[06/08 21:55:58    329s] Running Spiral with 1 thread in Normal Mode  fetchWidth=8 
[06/08 21:55:58    329s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[06/08 21:55:58    329s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=1434.3MB) @(0:05:30 - 0:05:30).
[06/08 21:55:58    329s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[06/08 21:55:58    329s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1434.3MB
[06/08 21:55:58    329s] Statistics of distance of Instance movement in refine placement:
[06/08 21:55:58    329s]   maximum (X+Y) =         0.00 um
[06/08 21:55:58    329s]   mean    (X+Y) =         0.00 um
[06/08 21:55:58    329s] Summary Report:
[06/08 21:55:58    329s] Instances move: 0 (out of 627 movable)
[06/08 21:55:58    329s] Instances flipped: 0
[06/08 21:55:58    329s] Mean displacement: 0.00 um
[06/08 21:55:58    329s] Max displacement: 0.00 um 
[06/08 21:55:58    329s] Total instances moved : 0
[06/08 21:55:58    329s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.010, REAL:0.011, MEM:1434.3M
[06/08 21:55:58    329s] Total net bbox length = 8.740e+03 (4.511e+03 4.229e+03) (ext = 5.647e+03)
[06/08 21:55:58    329s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1434.3MB
[06/08 21:55:58    329s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=1434.3MB) @(0:05:30 - 0:05:30).
[06/08 21:55:58    329s] *** Finished refinePlace (0:05:30 mem=1434.3M) ***
[06/08 21:55:58    329s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.11176.7
[06/08 21:55:58    329s] OPERPROF: Finished RefinePlace at level 1, CPU:0.020, REAL:0.013, MEM:1434.3M
[06/08 21:55:58    329s] *** maximum move = 0.00 um ***
[06/08 21:55:58    329s] *** Finished re-routing un-routed nets (1434.3M) ***
[06/08 21:55:58    329s] OPERPROF: Starting DPlace-Init at level 1, MEM:1434.3M
[06/08 21:55:58    329s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1434.3M
[06/08 21:55:58    329s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.003, MEM:1434.3M
[06/08 21:55:58    329s] OPERPROF:   Starting PlacementFarEyeInit at level 2, MEM:1434.3M
[06/08 21:55:58    329s] OPERPROF:   Finished PlacementFarEyeInit at level 2, CPU:0.000, REAL:0.000, MEM:1434.3M
[06/08 21:55:58    329s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.004, MEM:1434.3M
[06/08 21:55:58    329s] 
[06/08 21:55:58    329s] *** Finish Physical Update (cpu=0:00:00.0 real=0:00:00.0 mem=1434.3M) ***

------------------------------------------------------------
     After refinePlace Timing Summary                             
------------------------------------------------------------

Setup views included:
 worst 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.001  |  0.001  |  0.213  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   136   |   48    |   136   |
+--------------------+---------+---------+---------+

Density: 68.378%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
[06/08 21:55:58    329s] *** Finish Post CTS Hold Fixing (cpu=0:00:00.8 real=0:00:00.0 totSessionCpu=0:05:30 mem=1434.3M density=68.378%) ***
[06/08 21:55:58    329s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.11176.11
[06/08 21:55:58    329s] *** HoldOpt [finish] : cpu/real = 0:00:00.1/0:00:00.1 (1.0), totSession cpu/real = 0:05:29.8/1:54:39.7 (0.0), mem = 1415.3M
[06/08 21:55:58    329s] **INFO: total 1 insts, 0 nets marked don't touch
[06/08 21:55:58    329s] **INFO: total 1 insts, 0 nets marked don't touch DB property
[06/08 21:55:58    329s] **INFO: total 1 insts, 0 nets unmarked don't touch

[06/08 21:55:58    329s] TotalInstCnt at PhyDesignMc Destruction: 627
[06/08 21:55:58    329s] 
[06/08 21:55:58    329s] =============================================================================================
[06/08 21:55:58    329s]  Step TAT Report for HoldOpt #1
[06/08 21:55:58    329s] =============================================================================================
[06/08 21:55:58    329s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[06/08 21:55:58    329s] ---------------------------------------------------------------------------------------------
[06/08 21:55:58    329s] [ ViewPruning            ]      5   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.8
[06/08 21:55:58    329s] [ RefinePlace            ]      1   0:00:00.0  (   2.8 % )     0:00:00.0 /  0:00:00.0    1.0
[06/08 21:55:58    329s] [ TimingUpdate           ]      9   0:00:00.0  (   2.1 % )     0:00:00.2 /  0:00:00.2    1.0
[06/08 21:55:58    329s] [ FullDelayCalc          ]      2   0:00:00.2  (  22.2 % )     0:00:00.2 /  0:00:00.2    1.0
[06/08 21:55:58    329s] [ OptSummaryReport       ]      6   0:00:00.0  (   0.9 % )     0:00:00.0 /  0:00:00.1    1.0
[06/08 21:55:58    329s] [ TimingReport           ]      7   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.9
[06/08 21:55:58    329s] [ DrvReport              ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[06/08 21:55:58    329s] [ SlackTraversorInit     ]      5   0:00:00.0  (   2.3 % )     0:00:00.0 /  0:00:00.0    1.3
[06/08 21:55:58    329s] [ CellServerInit         ]      3   0:00:00.0  (   0.6 % )     0:00:00.0 /  0:00:00.0    0.0
[06/08 21:55:58    329s] [ LibAnalyzerInit        ]      2   0:00:00.4  (  43.5 % )     0:00:00.4 /  0:00:00.4    1.0
[06/08 21:55:58    329s] [ PowerInterfaceInit     ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[06/08 21:55:58    329s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   0.6 % )     0:00:00.0 /  0:00:00.0    1.7
[06/08 21:55:58    329s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[06/08 21:55:58    329s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[06/08 21:55:58    329s] [ OptSingleIteration     ]      5   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.7
[06/08 21:55:58    329s] [ OptGetWeight           ]      5   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[06/08 21:55:58    329s] [ OptEval                ]      5   0:00:00.0  (   0.6 % )     0:00:00.0 /  0:00:00.0    0.0
[06/08 21:55:58    329s] [ OptCommit              ]      5   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    1.6
[06/08 21:55:58    329s] [ IncrTimingUpdate       ]      6   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[06/08 21:55:58    329s] [ PostCommitDelayCalc    ]      2   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[06/08 21:55:58    329s] [ BuildHoldTimer         ]      3   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    0.9
[06/08 21:55:58    329s] [ HoldTimerViewData      ]      1   0:00:00.0  (   0.7 % )     0:00:00.0 /  0:00:00.0    0.0
[06/08 21:55:58    329s] [ HoldTimerCalcSummary   ]      9   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[06/08 21:55:58    329s] [ HoldTimerSlackGraph    ]      1   0:00:00.0  (   1.1 % )     0:00:00.0 /  0:00:00.0    1.9
[06/08 21:55:58    329s] [ HoldTimerNodeList      ]      2   0:00:00.0  (   0.8 % )     0:00:00.0 /  0:00:00.0    0.0
[06/08 21:55:58    329s] [ HoldTimerRestoreData   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[06/08 21:55:58    329s] [ HoldReEval             ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[06/08 21:55:58    329s] [ HoldCollectNode        ]     10   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[06/08 21:55:58    329s] [ HoldSortNodeList       ]      9   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[06/08 21:55:58    329s] [ HoldBottleneckCount    ]      6   0:00:00.0  (   1.3 % )     0:00:00.0 /  0:00:00.0    1.5
[06/08 21:55:58    329s] [ HoldCacheNodeWeight    ]      5   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[06/08 21:55:58    329s] [ HoldBuildSlackGraph    ]      5   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[06/08 21:55:58    329s] [ HoldDBCommit           ]      1   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.0
[06/08 21:55:58    329s] [ ReportLenViolation     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[06/08 21:55:58    329s] [ GenerateDrvReportData  ]      1   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    0.0
[06/08 21:55:58    329s] [ ReportAnalysisSummary  ]     14   0:00:00.0  (   4.4 % )     0:00:00.0 /  0:00:00.0    0.9
[06/08 21:55:58    329s] [ MISC                   ]          0:00:00.1  (  13.3 % )     0:00:00.1 /  0:00:00.2    1.1
[06/08 21:55:58    329s] ---------------------------------------------------------------------------------------------
[06/08 21:55:58    329s]  HoldOpt #1 TOTAL                   0:00:01.0  ( 100.0 % )     0:00:01.0 /  0:00:01.0    1.0
[06/08 21:55:58    329s] ---------------------------------------------------------------------------------------------
[06/08 21:55:58    329s] 
[06/08 21:55:58    329s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1361.3M
[06/08 21:55:58    329s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.000, REAL:0.002, MEM:1361.3M
[06/08 21:55:58    329s] *** Steiner Routed Nets: 5.834%; Threshold: 100; Threshold for Hold: 100
[06/08 21:55:58    329s] ### Creating LA Mngr. totSessionCpu=0:05:30 mem=1361.3M
[06/08 21:55:58    329s] ### Creating LA Mngr, finished. totSessionCpu=0:05:30 mem=1361.3M
[06/08 21:55:58    329s] Re-routed 41 nets
[06/08 21:55:58    329s] GigaOpt_HOLD: Recover setup timing after hold fixing
[06/08 21:55:58    329s] Deleting Cell Server ...
[06/08 21:55:58    329s] Deleting Lib Analyzer.
[06/08 21:55:58    329s] Creating Cell Server ...(0, 0, 0, 0)
[06/08 21:55:58    329s] Summary for sequential cells identification: 
[06/08 21:55:58    329s]   Identified SBFF number: 16
[06/08 21:55:58    329s]   Identified MBFF number: 0
[06/08 21:55:58    329s]   Identified SB Latch number: 0
[06/08 21:55:58    329s]   Identified MB Latch number: 0
[06/08 21:55:58    329s]   Not identified SBFF number: 0
[06/08 21:55:58    329s]   Not identified MBFF number: 0
[06/08 21:55:58    329s]   Not identified SB Latch number: 0
[06/08 21:55:58    329s]   Not identified MB Latch number: 0
[06/08 21:55:58    329s]   Number of sequential cells which are not FFs: 13
[06/08 21:55:58    329s]  Visiting view : worst
[06/08 21:55:58    329s]    : PowerDomain = none : Weighted F : unweighted  = 8.40 (1.000) with rcCorner = 0
[06/08 21:55:58    329s]    : PowerDomain = none : Weighted F : unweighted  = 6.60 (1.000) with rcCorner = -1
[06/08 21:55:58    329s]  Visiting view : fast
[06/08 21:55:58    329s]    : PowerDomain = none : Weighted F : unweighted  = 6.00 (1.000) with rcCorner = 0
[06/08 21:55:58    329s]    : PowerDomain = none : Weighted F : unweighted  = 4.50 (1.000) with rcCorner = -1
[06/08 21:55:58    329s]  Setting StdDelay to 8.40
[06/08 21:55:58    329s] Creating Cell Server, finished. 
[06/08 21:55:58    329s] 
[06/08 21:55:58    329s] Deleting Cell Server ...
[06/08 21:55:58    329s] Extraction called for design 'tile_pe' of instances=627 and nets=739 using extraction engine 'preRoute' .
[06/08 21:55:58    329s] PreRoute RC Extraction called for design tile_pe.
[06/08 21:55:58    329s] RC Extraction called in multi-corner(1) mode.
[06/08 21:55:58    329s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[06/08 21:55:58    329s] Type 'man IMPEXT-6197' for more detail.
[06/08 21:55:58    329s] RCMode: PreRoute
[06/08 21:55:58    329s]       RC Corner Indexes            0   
[06/08 21:55:58    329s] Capacitance Scaling Factor   : 1.00000 
[06/08 21:55:58    329s] Resistance Scaling Factor    : 1.00000 
[06/08 21:55:58    329s] Clock Cap. Scaling Factor    : 1.00000 
[06/08 21:55:58    329s] Clock Res. Scaling Factor    : 1.00000 
[06/08 21:55:58    329s] Shrink Factor                : 1.00000
[06/08 21:55:58    329s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[06/08 21:55:58    329s] RC Grid backup saved.
[06/08 21:55:58    329s] LayerId::1 widthSet size::1
[06/08 21:55:58    329s] LayerId::2 widthSet size::1
[06/08 21:55:58    329s] LayerId::3 widthSet size::1
[06/08 21:55:58    329s] LayerId::4 widthSet size::1
[06/08 21:55:58    329s] LayerId::5 widthSet size::1
[06/08 21:55:58    329s] LayerId::6 widthSet size::1
[06/08 21:55:58    329s] LayerId::7 widthSet size::1
[06/08 21:55:58    329s] LayerId::8 widthSet size::1
[06/08 21:55:58    329s] LayerId::9 widthSet size::1
[06/08 21:55:58    329s] LayerId::10 widthSet size::1
[06/08 21:55:58    329s] Skipped RC grid update for preRoute extraction.
[06/08 21:55:58    329s] Initializing multi-corner resistance tables ...
[06/08 21:55:58    329s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:58    329s] {RT default_rc_corner 0 10 10 {4 1} {7 0} {9 0} 3}
[06/08 21:55:58    329s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.288958 ; uaWl: 0.000000 ; uaWlH: 0.000000 ; aWlH: 0.000000 ; Pmax: 0.830000 ; wcR: 0.535700 ; newSi: 0.095200 ; pMod: 80 ; 
[06/08 21:55:58    329s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1361.266M)
[06/08 21:55:58    329s] #################################################################################
[06/08 21:55:58    329s] # Design Stage: PreRoute
[06/08 21:55:58    329s] # Design Name: tile_pe
[06/08 21:55:58    329s] # Design Mode: 45nm
[06/08 21:55:58    329s] # Analysis Mode: MMMC Non-OCV 
[06/08 21:55:58    329s] # Parasitics Mode: No SPEF/RCDB
[06/08 21:55:58    329s] # Signoff Settings: SI Off 
[06/08 21:55:58    329s] #################################################################################
[06/08 21:55:58    329s] Calculate delays in BcWc mode...
[06/08 21:55:58    329s] Topological Sorting (REAL = 0:00:00.0, MEM = 1345.1M, InitMEM = 1345.1M)
[06/08 21:55:58    329s] Start delay calculation (fullDC) (1 T). (MEM=1345.06)
[06/08 21:55:58    329s] End AAE Lib Interpolated Model. (MEM=1361.27 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[06/08 21:55:59    329s] Total number of fetched objects 770
[06/08 21:55:59    329s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[06/08 21:55:59    329s] End delay calculation. (MEM=1377.69 CPU=0:00:00.1 REAL=0:00:01.0)
[06/08 21:55:59    329s] End delay calculation (fullDC). (MEM=1377.69 CPU=0:00:00.1 REAL=0:00:01.0)
[06/08 21:55:59    329s] *** CDM Built up (cpu=0:00:00.1  real=0:00:01.0  mem= 1377.7M) ***
[06/08 21:55:59    329s] Creating Cell Server ...(0, 0, 0, 0)
[06/08 21:55:59    329s] Summary for sequential cells identification: 
[06/08 21:55:59    329s]   Identified SBFF number: 16
[06/08 21:55:59    329s]   Identified MBFF number: 0
[06/08 21:55:59    329s]   Identified SB Latch number: 0
[06/08 21:55:59    329s]   Identified MB Latch number: 0
[06/08 21:55:59    329s]   Not identified SBFF number: 0
[06/08 21:55:59    329s]   Not identified MBFF number: 0
[06/08 21:55:59    329s]   Not identified SB Latch number: 0
[06/08 21:55:59    329s]   Not identified MB Latch number: 0
[06/08 21:55:59    329s]   Number of sequential cells which are not FFs: 13
[06/08 21:55:59    329s]  Visiting view : worst
[06/08 21:55:59    329s]    : PowerDomain = none : Weighted F : unweighted  = 8.40 (1.000) with rcCorner = 0
[06/08 21:55:59    329s]    : PowerDomain = none : Weighted F : unweighted  = 6.60 (1.000) with rcCorner = -1
[06/08 21:55:59    329s]  Visiting view : fast
[06/08 21:55:59    329s]    : PowerDomain = none : Weighted F : unweighted  = 6.00 (1.000) with rcCorner = 0
[06/08 21:55:59    329s]    : PowerDomain = none : Weighted F : unweighted  = 4.50 (1.000) with rcCorner = -1
[06/08 21:55:59    329s]  Setting StdDelay to 8.40
[06/08 21:55:59    329s] Creating Cell Server, finished. 
[06/08 21:55:59    329s] 
[06/08 21:55:59    329s] GigaOpt: WNS changes after routing: 0.000 -> 0.000 (bump = 0.0)
[06/08 21:55:59    329s] GigaOpt: WNS bump threshold: 0.0042
[06/08 21:55:59    329s] GigaOpt: Skipping postEco optimization
[06/08 21:55:59    329s] GigaOpt: WNS changes after postEco optimization: 0.000 -> 0.000 (bump = 0.0)
[06/08 21:55:59    329s] GigaOpt: Skipping nonLegal postEco optimization
[06/08 21:55:59    329s] *** Steiner Routed Nets: 5.834%; Threshold: 100; Threshold for Hold: 100
[06/08 21:55:59    329s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:59    329s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:59    329s] ### Creating LA Mngr. totSessionCpu=0:05:30 mem=1377.7M
[06/08 21:55:59    329s] ### Creating LA Mngr, finished. totSessionCpu=0:05:30 mem=1377.7M
[06/08 21:55:59    329s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:59    329s] Re-routed 41 nets
[06/08 21:55:59    329s] Extraction called for design 'tile_pe' of instances=627 and nets=739 using extraction engine 'preRoute' .
[06/08 21:55:59    329s] PreRoute RC Extraction called for design tile_pe.
[06/08 21:55:59    329s] RC Extraction called in multi-corner(1) mode.
[06/08 21:55:59    329s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[06/08 21:55:59    329s] Type 'man IMPEXT-6197' for more detail.
[06/08 21:55:59    329s] RCMode: PreRoute
[06/08 21:55:59    329s]       RC Corner Indexes            0   
[06/08 21:55:59    329s] Capacitance Scaling Factor   : 1.00000 
[06/08 21:55:59    329s] Resistance Scaling Factor    : 1.00000 
[06/08 21:55:59    329s] Clock Cap. Scaling Factor    : 1.00000 
[06/08 21:55:59    329s] Clock Res. Scaling Factor    : 1.00000 
[06/08 21:55:59    329s] Shrink Factor                : 1.00000
[06/08 21:55:59    329s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[06/08 21:55:59    329s] LayerId::1 widthSet size::1
[06/08 21:55:59    329s] LayerId::2 widthSet size::1
[06/08 21:55:59    329s] LayerId::3 widthSet size::1
[06/08 21:55:59    329s] LayerId::4 widthSet size::1
[06/08 21:55:59    329s] LayerId::5 widthSet size::1
[06/08 21:55:59    329s] LayerId::6 widthSet size::1
[06/08 21:55:59    329s] LayerId::7 widthSet size::1
[06/08 21:55:59    329s] LayerId::8 widthSet size::1
[06/08 21:55:59    329s] LayerId::9 widthSet size::1
[06/08 21:55:59    329s] LayerId::10 widthSet size::1
[06/08 21:55:59    329s] Skipped RC grid update for preRoute extraction.
[06/08 21:55:59    329s] Initializing multi-corner resistance tables ...
[06/08 21:55:59    329s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:55:59    329s] {RT default_rc_corner 0 10 10 {4 1} {7 0} {9 0} 3}
[06/08 21:55:59    329s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.288958 ; uaWl: 0.000000 ; uaWlH: 0.000000 ; aWlH: 0.000000 ; Pmax: 0.830000 ; wcR: 0.535700 ; newSi: 0.095200 ; pMod: 80 ; 
[06/08 21:55:59    329s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1385.695M)
[06/08 21:55:59    329s] #################################################################################
[06/08 21:55:59    329s] # Design Stage: PreRoute
[06/08 21:55:59    329s] # Design Name: tile_pe
[06/08 21:55:59    329s] # Design Mode: 45nm
[06/08 21:55:59    329s] # Analysis Mode: MMMC Non-OCV 
[06/08 21:55:59    329s] # Parasitics Mode: No SPEF/RCDB
[06/08 21:55:59    329s] # Signoff Settings: SI Off 
[06/08 21:55:59    329s] #################################################################################
[06/08 21:55:59    330s] Calculate delays in BcWc mode...
[06/08 21:55:59    330s] Topological Sorting (REAL = 0:00:00.0, MEM = 1369.5M, InitMEM = 1369.5M)
[06/08 21:55:59    330s] Start delay calculation (fullDC) (1 T). (MEM=1369.49)
[06/08 21:55:59    330s] End AAE Lib Interpolated Model. (MEM=1385.7 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[06/08 21:55:59    330s] Total number of fetched objects 770
[06/08 21:55:59    330s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[06/08 21:55:59    330s] End delay calculation. (MEM=1377.69 CPU=0:00:00.1 REAL=0:00:00.0)
[06/08 21:55:59    330s] End delay calculation (fullDC). (MEM=1377.69 CPU=0:00:00.1 REAL=0:00:00.0)
[06/08 21:55:59    330s] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 1377.7M) ***
[06/08 21:55:59    330s] GigaOpt: WNS changes after postEco optimization: 0.000 -> 0.000 (bump = 0.0, threshold = 0.0042)
[06/08 21:55:59    330s] GigaOpt: Skipping post-eco TNS optimization
[06/08 21:55:59    330s] 
[06/08 21:55:59    330s] Active setup views:
[06/08 21:55:59    330s]  worst
[06/08 21:55:59    330s]   Dominating endpoints: 0
[06/08 21:55:59    330s]   Dominating TNS: -0.000
[06/08 21:55:59    330s] 
[06/08 21:55:59    330s] [PSP]    Started Early Global Route kernel ( Curr Mem: 1392.96 MB )
[06/08 21:55:59    330s] (I)       Started Loading and Dumping File ( Curr Mem: 1392.96 MB )
[06/08 21:55:59    330s] (I)       Reading DB...
[06/08 21:55:59    330s] (I)       Read data from FE... (mem=1393.0M)
[06/08 21:55:59    330s] (I)       Read nodes and places... (mem=1393.0M)
[06/08 21:55:59    330s] (I)       Done Read nodes and places (cpu=0.000s, mem=1393.0M)
[06/08 21:55:59    330s] (I)       Read nets... (mem=1393.0M)
[06/08 21:55:59    330s] (I)       Done Read nets (cpu=0.000s, mem=1393.0M)
[06/08 21:55:59    330s] (I)       Done Read data from FE (cpu=0.000s, mem=1393.0M)
[06/08 21:55:59    330s] (I)       before initializing RouteDB syMemory usage = 1393.0 MB
[06/08 21:55:59    330s] (I)       == Non-default Options ==
[06/08 21:55:59    330s] (I)       Build term to term wires                           : false
[06/08 21:55:59    330s] (I)       Maximum routing layer                              : 10
[06/08 21:55:59    330s] (I)       Counted 1186 PG shapes. We will not process PG shapes layer by layer.
[06/08 21:55:59    330s] (I)       Use row-based GCell size
[06/08 21:55:59    330s] (I)       GCell unit size  : 2800
[06/08 21:55:59    330s] (I)       GCell multiplier : 1
[06/08 21:55:59    330s] (I)       build grid graph
[06/08 21:55:59    330s] (I)       build grid graph start
[06/08 21:55:59    330s] [NR-eGR] Track table information for default rule: 
[06/08 21:55:59    330s] [NR-eGR] metal1 has no routable track
[06/08 21:55:59    330s] [NR-eGR] metal2 has single uniform track structure
[06/08 21:55:59    330s] [NR-eGR] metal3 has single uniform track structure
[06/08 21:55:59    330s] [NR-eGR] metal4 has single uniform track structure
[06/08 21:55:59    330s] [NR-eGR] metal5 has single uniform track structure
[06/08 21:55:59    330s] [NR-eGR] metal6 has single uniform track structure
[06/08 21:55:59    330s] [NR-eGR] metal7 has single uniform track structure
[06/08 21:55:59    330s] [NR-eGR] metal8 has single uniform track structure
[06/08 21:55:59    330s] [NR-eGR] metal9 has single uniform track structure
[06/08 21:55:59    330s] [NR-eGR] metal10 has single uniform track structure
[06/08 21:55:59    330s] (I)       build grid graph end
[06/08 21:55:59    330s] (I)       ===========================================================================
[06/08 21:55:59    330s] (I)       == Report All Rule Vias ==
[06/08 21:55:59    330s] (I)       ===========================================================================
[06/08 21:55:59    330s] (I)        Via Rule : (Default)
[06/08 21:55:59    330s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[06/08 21:55:59    330s] (I)       ---------------------------------------------------------------------------
[06/08 21:55:59    330s] (I)        1    9 : via1_8                      9 : via1_8                   
[06/08 21:55:59    330s] (I)        2   10 : via2_8                     10 : via2_8                   
[06/08 21:55:59    330s] (I)        3   19 : via3_2                     19 : via3_2                   
[06/08 21:55:59    330s] (I)        4   22 : via4_0                     22 : via4_0                   
[06/08 21:55:59    330s] (I)        5   23 : via5_0                     23 : via5_0                   
[06/08 21:55:59    330s] (I)        6   24 : via6_0                     24 : via6_0                   
[06/08 21:55:59    330s] (I)        7   25 : via7_0                     25 : via7_0                   
[06/08 21:55:59    330s] (I)        8   26 : via8_0                     26 : via8_0                   
[06/08 21:55:59    330s] (I)        9   27 : via9_0                     27 : via9_0                   
[06/08 21:55:59    330s] (I)       ===========================================================================
[06/08 21:55:59    330s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 1392.96 MB )
[06/08 21:55:59    330s] (I)       Num PG vias on layer 2 : 0
[06/08 21:55:59    330s] (I)       Num PG vias on layer 3 : 0
[06/08 21:55:59    330s] (I)       Num PG vias on layer 4 : 0
[06/08 21:55:59    330s] (I)       Num PG vias on layer 5 : 0
[06/08 21:55:59    330s] (I)       Num PG vias on layer 6 : 0
[06/08 21:55:59    330s] (I)       Num PG vias on layer 7 : 0
[06/08 21:55:59    330s] (I)       Num PG vias on layer 8 : 0
[06/08 21:55:59    330s] (I)       Num PG vias on layer 9 : 0
[06/08 21:55:59    330s] (I)       Num PG vias on layer 10 : 0
[06/08 21:55:59    330s] [NR-eGR] Read 2094 PG shapes
[06/08 21:55:59    330s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1392.96 MB )
[06/08 21:55:59    330s] [NR-eGR] #Routing Blockages  : 0
[06/08 21:55:59    330s] [NR-eGR] #Instance Blockages : 0
[06/08 21:55:59    330s] [NR-eGR] #PG Blockages       : 2094
[06/08 21:55:59    330s] [NR-eGR] #Halo Blockages     : 0
[06/08 21:55:59    330s] [NR-eGR] #Boundary Blockages : 0
[06/08 21:55:59    330s] (I)       Design has 0 blackboxes considered as all layer blockages.
[06/08 21:55:59    330s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[06/08 21:55:59    330s] (I)       readDataFromPlaceDB
[06/08 21:55:59    330s] (I)       Read net information..
[06/08 21:55:59    330s] [NR-eGR] Read numTotalNets=696  numIgnoredNets=0
[06/08 21:55:59    330s] (I)       Read testcase time = 0.000 seconds
[06/08 21:55:59    330s] 
[06/08 21:55:59    330s] (I)       early_global_route_priority property id does not exist.
[06/08 21:55:59    330s] (I)       Start initializing grid graph
[06/08 21:55:59    330s] (I)       Early Global GCell Via Threshold calculated based on cut spacing = 
[06/08 21:55:59    330s] (I)       End initializing grid graph
[06/08 21:55:59    330s] (I)       Model blockages into capacity
[06/08 21:55:59    330s] (I)       Read Num Blocks=2094  Num Prerouted Wires=0  Num CS=0
[06/08 21:55:59    330s] (I)       Started Modeling ( Curr Mem: 1392.96 MB )
[06/08 21:55:59    330s] (I)       Layer 1 (V) : #blockages 240 : #preroutes 0
[06/08 21:55:59    330s] (I)       Layer 2 (H) : #blockages 240 : #preroutes 0
[06/08 21:55:59    330s] (I)       Layer 3 (V) : #blockages 240 : #preroutes 0
[06/08 21:55:59    330s] (I)       Layer 4 (H) : #blockages 240 : #preroutes 0
[06/08 21:55:59    330s] (I)       Layer 5 (V) : #blockages 240 : #preroutes 0
[06/08 21:55:59    330s] (I)       Layer 6 (H) : #blockages 240 : #preroutes 0
[06/08 21:55:59    330s] (I)       Layer 7 (V) : #blockages 240 : #preroutes 0
[06/08 21:55:59    330s] (I)       Layer 8 (H) : #blockages 264 : #preroutes 0
[06/08 21:55:59    330s] (I)       Layer 9 (V) : #blockages 150 : #preroutes 0
[06/08 21:55:59    330s] (I)       Finished Modeling ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1392.96 MB )
[06/08 21:55:59    330s] (I)       -- layer congestion ratio --
[06/08 21:55:59    330s] (I)       Layer 1 : 0.100000
[06/08 21:55:59    330s] (I)       Layer 2 : 0.700000
[06/08 21:55:59    330s] (I)       Layer 3 : 0.700000
[06/08 21:55:59    330s] (I)       Layer 4 : 0.700000
[06/08 21:55:59    330s] (I)       Layer 5 : 0.700000
[06/08 21:55:59    330s] (I)       Layer 6 : 0.700000
[06/08 21:55:59    330s] (I)       Layer 7 : 0.700000
[06/08 21:55:59    330s] (I)       Layer 8 : 0.700000
[06/08 21:55:59    330s] (I)       Layer 9 : 0.700000
[06/08 21:55:59    330s] (I)       Layer 10 : 0.700000
[06/08 21:55:59    330s] (I)       ----------------------------
[06/08 21:55:59    330s] (I)       Number of ignored nets = 0
[06/08 21:55:59    330s] (I)       Number of fixed nets = 0.  Ignored: Yes
[06/08 21:55:59    330s] (I)       Number of clock nets = 1.  Ignored: No
[06/08 21:55:59    330s] (I)       Number of analog nets = 0.  Ignored: Yes
[06/08 21:55:59    330s] (I)       Number of special nets = 0.  Ignored: Yes
[06/08 21:55:59    330s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[06/08 21:55:59    330s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[06/08 21:55:59    330s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[06/08 21:55:59    330s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[06/08 21:55:59    330s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[06/08 21:55:59    330s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[06/08 21:55:59    330s] (I)       Before initializing Early Global Route syMemory usage = 1393.0 MB
[06/08 21:55:59    330s] (I)       Ndr track 0 does not exist
[06/08 21:55:59    330s] (I)       ---------------------Grid Graph Info--------------------
[06/08 21:55:59    330s] (I)       Routing area        : (0, 0) - (126540, 104720)
[06/08 21:55:59    330s] (I)       Core area           : (20140, 20160) - (106400, 84560)
[06/08 21:55:59    330s] (I)       Site width          :   380  (dbu)
[06/08 21:55:59    330s] (I)       Row height          :  2800  (dbu)
[06/08 21:55:59    330s] (I)       GCell width         :  2800  (dbu)
[06/08 21:55:59    330s] (I)       GCell height        :  2800  (dbu)
[06/08 21:55:59    330s] (I)       Grid                :    45    38    10
[06/08 21:55:59    330s] (I)       Layer numbers       :     1     2     3     4     5     6     7     8     9    10
[06/08 21:55:59    330s] (I)       Vertical capacity   :     0  2800     0  2800     0  2800     0  2800     0  2800
[06/08 21:55:59    330s] (I)       Horizontal capacity :     0     0  2800     0  2800     0  2800     0  2800     0
[06/08 21:55:59    330s] (I)       Default wire width  :   140   140   140   280   280   280   800   800  1600  1600
[06/08 21:55:59    330s] (I)       Default wire space  :   130   140   140   280   280   280   800   800  1600  1600
[06/08 21:55:59    330s] (I)       Default wire pitch  :   270   280   280   560   560   560  1600  1600  3200  3200
[06/08 21:55:59    330s] (I)       Default pitch size  :   270   380   280   560   560   560  1680  1680  3200  3360
[06/08 21:55:59    330s] (I)       First track coord   :     0   190   140   730   700   730  1820  1850  4300  3530
[06/08 21:55:59    330s] (I)       Num tracks per GCell: 10.37  7.37 10.00  5.00  5.00  5.00  1.67  1.67  0.88  0.83
[06/08 21:55:59    330s] (I)       Total num of tracks :     0   333   374   225   186   225    62    74    32    37
[06/08 21:55:59    330s] (I)       Num of masks        :     1     1     1     1     1     1     1     1     1     1
[06/08 21:55:59    330s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0     0     0
[06/08 21:55:59    330s] (I)       --------------------------------------------------------
[06/08 21:55:59    330s] 
[06/08 21:55:59    330s] [NR-eGR] ============ Routing rule table ============
[06/08 21:55:59    330s] [NR-eGR] Rule id: 0  Nets: 696 
[06/08 21:55:59    330s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[06/08 21:55:59    330s] (I)       Pitch:  L1=270  L2=380  L3=280  L4=560  L5=560  L6=560  L7=1680  L8=1680  L9=3200  L10=3360
[06/08 21:55:59    330s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1
[06/08 21:55:59    330s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1
[06/08 21:55:59    330s] [NR-eGR] ========================================
[06/08 21:55:59    330s] [NR-eGR] 
[06/08 21:55:59    330s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[06/08 21:55:59    330s] (I)       blocked tracks on layer2 : = 2592 / 12654 (20.48%)
[06/08 21:55:59    330s] (I)       blocked tracks on layer3 : = 552 / 16830 (3.28%)
[06/08 21:55:59    330s] (I)       blocked tracks on layer4 : = 1896 / 8550 (22.18%)
[06/08 21:55:59    330s] (I)       blocked tracks on layer5 : = 600 / 8370 (7.17%)
[06/08 21:55:59    330s] (I)       blocked tracks on layer6 : = 2112 / 8550 (24.70%)
[06/08 21:55:59    330s] (I)       blocked tracks on layer7 : = 675 / 2790 (24.19%)
[06/08 21:55:59    330s] (I)       blocked tracks on layer8 : = 888 / 2812 (31.58%)
[06/08 21:55:59    330s] (I)       blocked tracks on layer9 : = 982 / 1440 (68.19%)
[06/08 21:55:59    330s] (I)       blocked tracks on layer10 : = 765 / 1406 (54.41%)
[06/08 21:55:59    330s] (I)       After initializing Early Global Route syMemory usage = 1393.0 MB
[06/08 21:55:59    330s] (I)       Finished Loading and Dumping File ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1392.96 MB )
[06/08 21:55:59    330s] (I)       Reset routing kernel
[06/08 21:55:59    330s] (I)       Started Global Routing ( Curr Mem: 1392.96 MB )
[06/08 21:55:59    330s] (I)       ============= Initialization =============
[06/08 21:55:59    330s] (I)       totalPins=2068  totalGlobalPin=1908 (92.26%)
[06/08 21:55:59    330s] (I)       Started Net group 1 ( Curr Mem: 1392.96 MB )
[06/08 21:55:59    330s] (I)       Started Build MST ( Curr Mem: 1392.96 MB )
[06/08 21:55:59    330s] (I)       Generate topology with single threads
[06/08 21:55:59    330s] (I)       Finished Build MST ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1392.96 MB )
[06/08 21:55:59    330s] (I)       total 2D Cap : 56508 = (26808 H, 29700 V)
[06/08 21:55:59    330s] [NR-eGR] Layer group 1: route 696 net(s) in layer range [2, 10]
[06/08 21:55:59    330s] (I)       
[06/08 21:55:59    330s] (I)       ============  Phase 1a Route ============
[06/08 21:55:59    330s] (I)       Started Phase 1a ( Curr Mem: 1392.96 MB )
[06/08 21:55:59    330s] (I)       Started Pattern routing ( Curr Mem: 1392.96 MB )
[06/08 21:55:59    330s] (I)       Finished Pattern routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1392.96 MB )
[06/08 21:55:59    330s] (I)       Usage: 2453 = (1287 H, 1166 V) = (4.80% H, 3.93% V) = (1.802e+03um H, 1.632e+03um V)
[06/08 21:55:59    330s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1392.96 MB )
[06/08 21:55:59    330s] (I)       
[06/08 21:55:59    330s] (I)       ============  Phase 1b Route ============
[06/08 21:55:59    330s] (I)       Started Phase 1b ( Curr Mem: 1392.96 MB )
[06/08 21:55:59    330s] (I)       Usage: 2453 = (1287 H, 1166 V) = (4.80% H, 3.93% V) = (1.802e+03um H, 1.632e+03um V)
[06/08 21:55:59    330s] (I)       Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 3.434200e+03um
[06/08 21:55:59    330s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1392.96 MB )
[06/08 21:55:59    330s] (I)       
[06/08 21:55:59    330s] (I)       ============  Phase 1c Route ============
[06/08 21:55:59    330s] (I)       Started Phase 1c ( Curr Mem: 1392.96 MB )
[06/08 21:55:59    330s] (I)       Usage: 2453 = (1287 H, 1166 V) = (4.80% H, 3.93% V) = (1.802e+03um H, 1.632e+03um V)
[06/08 21:55:59    330s] (I)       Finished Phase 1c ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1392.96 MB )
[06/08 21:55:59    330s] (I)       
[06/08 21:55:59    330s] (I)       ============  Phase 1d Route ============
[06/08 21:55:59    330s] (I)       Started Phase 1d ( Curr Mem: 1392.96 MB )
[06/08 21:55:59    330s] (I)       Usage: 2453 = (1287 H, 1166 V) = (4.80% H, 3.93% V) = (1.802e+03um H, 1.632e+03um V)
[06/08 21:55:59    330s] (I)       Finished Phase 1d ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1392.96 MB )
[06/08 21:55:59    330s] (I)       
[06/08 21:55:59    330s] (I)       ============  Phase 1e Route ============
[06/08 21:55:59    330s] (I)       Started Phase 1e ( Curr Mem: 1392.96 MB )
[06/08 21:55:59    330s] (I)       Started Route legalization ( Curr Mem: 1392.96 MB )
[06/08 21:55:59    330s] (I)       Finished Route legalization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1392.96 MB )
[06/08 21:55:59    330s] (I)       Usage: 2453 = (1287 H, 1166 V) = (4.80% H, 3.93% V) = (1.802e+03um H, 1.632e+03um V)
[06/08 21:55:59    330s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 3.434200e+03um
[06/08 21:55:59    330s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1392.96 MB )
[06/08 21:55:59    330s] (I)       Started Layer assignment ( Curr Mem: 1392.96 MB )
[06/08 21:55:59    330s] (I)       Current Layer assignment [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1392.96 MB )
[06/08 21:55:59    330s] (I)       Running layer assignment with 1 threads
[06/08 21:55:59    330s] (I)       Finished Layer assignment ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1392.96 MB )
[06/08 21:55:59    330s] (I)       Finished Net group 1 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1392.96 MB )
[06/08 21:55:59    330s] (I)       
[06/08 21:55:59    330s] (I)       ============  Phase 1l Route ============
[06/08 21:55:59    330s] (I)       Started Phase 1l ( Curr Mem: 1392.96 MB )
[06/08 21:55:59    330s] (I)       Finished Phase 1l ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1392.96 MB )
[06/08 21:55:59    330s] (I)       
[06/08 21:55:59    330s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[06/08 21:55:59    330s] [NR-eGR]                        OverCon            
[06/08 21:55:59    330s] [NR-eGR]                         #Gcell     %Gcell
[06/08 21:55:59    330s] [NR-eGR]       Layer                (1)    OverCon 
[06/08 21:55:59    330s] [NR-eGR] ----------------------------------------------
[06/08 21:55:59    330s] [NR-eGR]  metal1  (1)         0( 0.00%)   ( 0.00%) 
[06/08 21:55:59    330s] [NR-eGR]  metal2  (2)         2( 0.12%)   ( 0.12%) 
[06/08 21:55:59    330s] [NR-eGR]  metal3  (3)         0( 0.00%)   ( 0.00%) 
[06/08 21:55:59    330s] [NR-eGR]  metal4  (4)         0( 0.00%)   ( 0.00%) 
[06/08 21:55:59    330s] [NR-eGR]  metal5  (5)         0( 0.00%)   ( 0.00%) 
[06/08 21:55:59    330s] [NR-eGR]  metal6  (6)         0( 0.00%)   ( 0.00%) 
[06/08 21:55:59    330s] [NR-eGR]  metal7  (7)         0( 0.00%)   ( 0.00%) 
[06/08 21:55:59    330s] [NR-eGR]  metal8  (8)         0( 0.00%)   ( 0.00%) 
[06/08 21:55:59    330s] [NR-eGR]  metal9  (9)         0( 0.00%)   ( 0.00%) 
[06/08 21:55:59    330s] [NR-eGR] metal10 (10)         0( 0.00%)   ( 0.00%) 
[06/08 21:55:59    330s] [NR-eGR] ----------------------------------------------
[06/08 21:55:59    330s] [NR-eGR] Total                2( 0.02%)   ( 0.02%) 
[06/08 21:55:59    330s] [NR-eGR] 
[06/08 21:55:59    330s] (I)       Finished Global Routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1392.96 MB )
[06/08 21:55:59    330s] (I)       total 2D Cap : 57072 = (26893 H, 30179 V)
[06/08 21:55:59    330s] [NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[06/08 21:55:59    330s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[06/08 21:55:59    330s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1392.96 MB )
[06/08 21:55:59    330s] OPERPROF: Starting HotSpotCal at level 1, MEM:1393.0M
[06/08 21:55:59    330s] [hotspot] +------------+---------------+---------------+
[06/08 21:55:59    330s] [hotspot] |            |   max hotspot | total hotspot |
[06/08 21:55:59    330s] [hotspot] +------------+---------------+---------------+
[06/08 21:55:59    330s] [hotspot] | normalized |          0.00 |          0.00 |
[06/08 21:55:59    330s] [hotspot] +------------+---------------+---------------+
[06/08 21:55:59    330s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[06/08 21:55:59    330s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[06/08 21:55:59    330s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.000, REAL:0.000, MEM:1393.0M
[06/08 21:55:59    330s] Reported timing to dir ./timingReports
[06/08 21:55:59    330s] **optDesign ... cpu = 0:00:02, real = 0:00:02, mem = 1095.0M, totSessionCpu=0:05:30 **
[06/08 21:55:59    330s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1320.8M
[06/08 21:55:59    330s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.000, REAL:0.003, MEM:1320.8M
[06/08 21:55:59    330s] Starting delay calculation for Hold views
[06/08 21:55:59    330s] #################################################################################
[06/08 21:55:59    330s] # Design Stage: PreRoute
[06/08 21:55:59    330s] # Design Name: tile_pe
[06/08 21:55:59    330s] # Design Mode: 45nm
[06/08 21:55:59    330s] # Analysis Mode: MMMC Non-OCV 
[06/08 21:55:59    330s] # Parasitics Mode: No SPEF/RCDB
[06/08 21:55:59    330s] # Signoff Settings: SI Off 
[06/08 21:55:59    330s] #################################################################################
[06/08 21:55:59    330s] Calculate delays in BcWc mode...
[06/08 21:55:59    330s] Topological Sorting (REAL = 0:00:00.0, MEM = 1324.8M, InitMEM = 1324.8M)
[06/08 21:55:59    330s] Start delay calculation (fullDC) (1 T). (MEM=1324.79)
[06/08 21:55:59    330s] *** Calculating scaling factor for fast libraries using the default operating condition of each library.
[06/08 21:55:59    330s] End AAE Lib Interpolated Model. (MEM=1341 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[06/08 21:55:59    330s] Total number of fetched objects 770
[06/08 21:55:59    330s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[06/08 21:55:59    330s] End delay calculation. (MEM=1371.43 CPU=0:00:00.1 REAL=0:00:00.0)
[06/08 21:55:59    330s] End delay calculation (fullDC). (MEM=1371.43 CPU=0:00:00.1 REAL=0:00:00.0)
[06/08 21:55:59    330s] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 1371.4M) ***
[06/08 21:55:59    330s] *** Done Building Timing Graph (cpu=0:00:00.1 real=0:00:00.0 totSessionCpu=0:05:30 mem=1371.4M)
[06/08 21:55:59    330s] Starting delay calculation for Setup views
[06/08 21:55:59    330s] #################################################################################
[06/08 21:55:59    330s] # Design Stage: PreRoute
[06/08 21:55:59    330s] # Design Name: tile_pe
[06/08 21:55:59    330s] # Design Mode: 45nm
[06/08 21:55:59    330s] # Analysis Mode: MMMC Non-OCV 
[06/08 21:55:59    330s] # Parasitics Mode: No SPEF/RCDB
[06/08 21:55:59    330s] # Signoff Settings: SI Off 
[06/08 21:55:59    330s] #################################################################################
[06/08 21:55:59    330s] Calculate delays in BcWc mode...
[06/08 21:55:59    330s] Topological Sorting (REAL = 0:00:00.0, MEM = 1312.2M, InitMEM = 1312.2M)
[06/08 21:55:59    330s] Start delay calculation (fullDC) (1 T). (MEM=1312.22)
[06/08 21:55:59    330s] *** Calculating scaling factor for worst libraries using the default operating condition of each library.
[06/08 21:55:59    330s] End AAE Lib Interpolated Model. (MEM=1328.43 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[06/08 21:55:59    330s] Total number of fetched objects 770
[06/08 21:55:59    330s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[06/08 21:55:59    330s] End delay calculation. (MEM=1376.12 CPU=0:00:00.1 REAL=0:00:00.0)
[06/08 21:55:59    330s] End delay calculation (fullDC). (MEM=1376.12 CPU=0:00:00.1 REAL=0:00:00.0)
[06/08 21:55:59    330s] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 1376.1M) ***
[06/08 21:55:59    330s] *** Done Building Timing Graph (cpu=0:00:00.1 real=0:00:00.0 totSessionCpu=0:05:31 mem=1376.1M)
[06/08 21:56:00    330s] 
------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 worst 
Hold  views included:
 fast

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.001  |  0.001  |  0.213  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   136   |   48    |   136   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.099  |  0.011  | -0.099  |
|           TNS (ns):| -4.716  |  0.000  | -4.716  |
|    Violating Paths:|   48    |    0    |   48    |
|          All Paths:|   136   |   48    |   136   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 68.378%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
*** Final Summary (holdfix) CPU=0:00:00.5, REAL=0:00:01.0, MEM=1345.4M
[06/08 21:56:00    330s] **optDesign ... cpu = 0:00:02, real = 0:00:03, mem = 1136.3M, totSessionCpu=0:05:31 **
[06/08 21:56:00    330s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[06/08 21:56:00    330s] *** Finished optDesign ***
[06/08 21:56:00    330s] Info: pop threads available for lower-level modules during optimization.
[06/08 21:56:00    330s] Info: Destroy the CCOpt slew target map.
[06/08 21:56:00    330s] clean pInstBBox. size 0
[06/08 21:56:00    330s] All LLGs are deleted
[06/08 21:56:00    330s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1345.4M
[06/08 21:56:00    330s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1345.4M
[06/08 21:56:00    330s] 
[06/08 21:56:00    330s] =============================================================================================
[06/08 21:56:00    330s]  Final TAT Report for optDesign
[06/08 21:56:00    330s] =============================================================================================
[06/08 21:56:00    330s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[06/08 21:56:00    330s] ---------------------------------------------------------------------------------------------
[06/08 21:56:00    330s] [ HoldOpt                ]      1   0:00:00.7  (  24.6 % )     0:00:01.0 /  0:00:01.0    1.0
[06/08 21:56:00    330s] [ ViewPruning            ]      8   0:00:00.0  (   0.6 % )     0:00:00.0 /  0:00:00.0    0.6
[06/08 21:56:00    330s] [ RefinePlace            ]      1   0:00:00.0  (   1.1 % )     0:00:00.0 /  0:00:00.0    1.0
[06/08 21:56:00    330s] [ TimingUpdate           ]     12   0:00:00.0  (   1.5 % )     0:00:00.5 /  0:00:00.5    1.0
[06/08 21:56:00    330s] [ FullDelayCalc          ]      4   0:00:00.5  (  16.9 % )     0:00:00.5 /  0:00:00.5    1.0
[06/08 21:56:00    330s] [ OptSummaryReport       ]      7   0:00:00.1  (   3.5 % )     0:00:01.0 /  0:00:00.6    0.6
[06/08 21:56:00    330s] [ TimingReport           ]      9   0:00:00.1  (   2.1 % )     0:00:00.1 /  0:00:00.1    0.9
[06/08 21:56:00    330s] [ DrvReport              ]      2   0:00:00.5  (  16.5 % )     0:00:00.5 /  0:00:00.0    0.0
[06/08 21:56:00    330s] [ GenerateReports        ]      2   0:00:00.1  (   5.0 % )     0:00:00.1 /  0:00:00.1    1.0
[06/08 21:56:00    330s] [ MISC                   ]          0:00:00.8  (  28.2 % )     0:00:00.8 /  0:00:00.8    1.0
[06/08 21:56:00    330s] ---------------------------------------------------------------------------------------------
[06/08 21:56:00    330s]  optDesign TOTAL                    0:00:02.7  ( 100.0 % )     0:00:02.7 /  0:00:02.3    0.8
[06/08 21:56:00    330s] ---------------------------------------------------------------------------------------------
[06/08 21:56:00    330s] 
[06/08 21:56:00    330s] Deleting Cell Server ...
[06/08 21:56:09    331s] <CMD> zoomBox -8.68200 5.18050 79.35950 40.55200
[06/08 21:56:10    331s] <CMD> zoomBox -0.95000 6.88450 73.88600 36.95050
[06/08 21:56:11    331s] <CMD> zoomBox -29.31050 0.49500 92.54800 49.45300
[06/08 21:56:13    331s] <CMD> zoomBox -0.95200 6.90950 73.88650 36.97650
[06/08 21:56:13    331s] <CMD> zoomBox 13.80400 12.11950 52.87100 27.81500
[06/08 21:56:13    331s] <CMD> zoomBox 16.29550 12.87550 49.50300 26.21700
[06/08 21:56:15    331s] <CMD> zoomBox 23.10650 14.87700 40.44150 21.84150
[06/08 21:56:17    331s] <CMD> zoomBox 16.18600 12.90600 49.39600 26.24850
[06/08 21:56:18    331s] <CMD> zoomBox 7.06800 10.31550 61.14500 32.04150
[06/08 21:56:20    331s] <CMD> selectInst {acc_reg_out_reg[14]}
[06/08 21:56:21    331s] <CMD> fit
[06/08 21:56:23    331s] <CMD> deselectAll
[06/08 21:57:10    334s] <CMD> setRouteMode -earlyGlobalHonorMsvRouteConstraint false -earlyGlobalRoutePartitionPinGuide true
[06/08 21:57:10    334s] <CMD> setEndCapMode -reset
[06/08 21:57:10    334s] <CMD> setEndCapMode -boundary_tap false
[06/08 21:57:10    334s] <CMD> setNanoRouteMode -quiet -droutePostRouteSpreadWire 1
[06/08 21:57:10    334s] <CMD> setNanoRouteMode -quiet -timingEngine {}
[06/08 21:57:10    334s] <CMD> setUsefulSkewMode -maxSkew false -noBoundary false -useCells {CLKBUF_X3 CLKBUF_X2 CLKBUF_X1 BUF_X32 BUF_X16 BUF_X8 BUF_X4 BUF_X2 BUF_X1 INV_X32 INV_X16 INV_X8 INV_X4 INV_X2 INV_X1} -maxAllowedDelay 1
[06/08 21:57:10    334s] <CMD> setOptMode -effort high -powerEffort none -leakageToDynamicRatio 1 -reclaimArea true -simplifyNetlist true -allEndPoints false -setupTargetSlack 0 -holdTargetSlack -0.2 -maxDensity 0.85 -drcMargin 0 -usefulSkew true
[06/08 21:57:10    334s] setAnalysisMode -usefulSkew already set.
[06/08 21:57:11    334s] <CMD> setOptMode -fixCap true -fixTran true -fixFanoutLoad true
[06/08 21:57:11    334s] <CMD> optDesign -postCTS -hold
[06/08 21:57:11    334s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1077.0M, totSessionCpu=0:05:34 **
[06/08 21:57:11    334s] **WARN: (IMPOPT-576):	109 nets have unplaced terms. 
[06/08 21:57:11    334s] Type 'man IMPOPT-576' for more detail.
[06/08 21:57:11    334s] **INFO: User settings:
[06/08 21:57:11    334s] setDesignMode -process                            45
[06/08 21:57:11    334s] setExtractRCMode -coupling_c_th                   0.1
[06/08 21:57:11    334s] setExtractRCMode -engine                          preRoute
[06/08 21:57:11    334s] setExtractRCMode -relative_c_th                   1
[06/08 21:57:11    334s] setExtractRCMode -total_c_th                      0
[06/08 21:57:11    334s] setUsefulSkewMode -ecoRoute                       false
[06/08 21:57:11    334s] setUsefulSkewMode -maxAllowedDelay                1
[06/08 21:57:11    334s] setUsefulSkewMode -maxSkew                        false
[06/08 21:57:11    334s] setUsefulSkewMode -noBoundary                     false
[06/08 21:57:11    334s] setUsefulSkewMode -useCells                       {BUF_X1 BUF_X2 BUF_X4 BUF_X8 BUF_X16 BUF_X32 CLKBUF_X1 CLKBUF_X2 CLKBUF_X3 INV_X1 INV_X2 INV_X4 INV_X8 INV_X16 INV_X32}
[06/08 21:57:11    334s] setDelayCalMode -enable_high_fanout               true
[06/08 21:57:11    334s] setDelayCalMode -eng_copyNetPropToNewNet          true
[06/08 21:57:11    334s] setDelayCalMode -engine                           aae
[06/08 21:57:11    334s] setDelayCalMode -ignoreNetLoad                    false
[06/08 21:57:11    334s] setOptMode -activeHoldViews                       { fast }
[06/08 21:57:11    334s] setOptMode -activeSetupViews                      { worst }
[06/08 21:57:11    334s] setOptMode -allEndPoints                          false
[06/08 21:57:11    334s] setOptMode -autoHoldViews                         { fast}
[06/08 21:57:11    334s] setOptMode -autoSetupViews                        { worst}
[06/08 21:57:11    334s] setOptMode -autoTDGRSetupViews                    { worst}
[06/08 21:57:11    334s] setOptMode -autoViewHoldTargetSlack               0
[06/08 21:57:11    334s] setOptMode -drcMargin                             0
[06/08 21:57:11    334s] setOptMode -effort                                high
[06/08 21:57:11    334s] setOptMode -fixCap                                true
[06/08 21:57:11    334s] setOptMode -fixDrc                                true
[06/08 21:57:11    334s] setOptMode -fixFanoutLoad                         true
[06/08 21:57:11    334s] setOptMode -fixTran                               true
[06/08 21:57:11    334s] setOptMode -holdTargetSlack                       -0.2
[06/08 21:57:11    334s] setOptMode -leakageToDynamicRatio                 1
[06/08 21:57:11    334s] setOptMode -maxDensity                            0.85
[06/08 21:57:11    334s] setOptMode -optimizeFF                            true
[06/08 21:57:11    334s] setOptMode -powerEffort                           none
[06/08 21:57:11    334s] setOptMode -preserveAllSequential                 false
[06/08 21:57:11    334s] setOptMode -reclaimArea                           true
[06/08 21:57:11    334s] setOptMode -setupTargetSlack                      0
[06/08 21:57:11    334s] setOptMode -simplifyNetlist                       true
[06/08 21:57:11    334s] setOptMode -usefulSkew                            true
[06/08 21:57:11    334s] setAnalysisMode -checkType                        setup
[06/08 21:57:11    334s] setAnalysisMode -clkSrcPath                       true
[06/08 21:57:11    334s] setAnalysisMode -clockPropagation                 sdcControl
[06/08 21:57:11    334s] setAnalysisMode -skew                             true
[06/08 21:57:11    334s] setAnalysisMode -usefulSkew                       true
[06/08 21:57:11    334s] setRouteMode -earlyGlobalHonorMsvRouteConstraint  false
[06/08 21:57:11    334s] setRouteMode -earlyGlobalRoutePartitionPinGuide   true
[06/08 21:57:11    334s] 
[06/08 21:57:11    334s] GigaOpt running with 1 threads.
[06/08 21:57:11    334s] Info: 1 threads available for lower-level modules during optimization.
[06/08 21:57:11    334s] Creating Cell Server ...(0, 0, 0, 0)
[06/08 21:57:11    334s] Summary for sequential cells identification: 
[06/08 21:57:11    334s]   Identified SBFF number: 16
[06/08 21:57:11    334s]   Identified MBFF number: 0
[06/08 21:57:11    334s]   Identified SB Latch number: 0
[06/08 21:57:11    334s]   Identified MB Latch number: 0
[06/08 21:57:11    334s]   Not identified SBFF number: 0
[06/08 21:57:11    334s]   Not identified MBFF number: 0
[06/08 21:57:11    334s]   Not identified SB Latch number: 0
[06/08 21:57:11    334s]   Not identified MB Latch number: 0
[06/08 21:57:11    334s]   Number of sequential cells which are not FFs: 13
[06/08 21:57:11    334s]  Visiting view : worst
[06/08 21:57:11    334s]    : PowerDomain = none : Weighted F : unweighted  = 8.40 (1.000) with rcCorner = 0
[06/08 21:57:11    334s]    : PowerDomain = none : Weighted F : unweighted  = 6.60 (1.000) with rcCorner = -1
[06/08 21:57:11    334s]  Visiting view : fast
[06/08 21:57:11    334s]    : PowerDomain = none : Weighted F : unweighted  = 6.00 (1.000) with rcCorner = 0
[06/08 21:57:11    334s]    : PowerDomain = none : Weighted F : unweighted  = 4.50 (1.000) with rcCorner = -1
[06/08 21:57:11    334s]  Setting StdDelay to 8.40
[06/08 21:57:11    334s] Creating Cell Server, finished. 
[06/08 21:57:11    334s] 
[06/08 21:57:11    334s] Need call spDPlaceInit before registerPrioInstLoc.
[06/08 21:57:11    334s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:57:11    334s] OPERPROF: Starting DPlace-Init at level 1, MEM:1277.4M
[06/08 21:57:11    334s] #spOpts: N=45 mergeVia=F 
[06/08 21:57:11    334s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1277.4M
[06/08 21:57:11    334s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1277.4M
[06/08 21:57:11    334s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[06/08 21:57:11    334s] Fast DP-INIT is on for default
[06/08 21:57:11    334s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[06/08 21:57:11    334s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.000, REAL:0.006, MEM:1294.1M
[06/08 21:57:11    334s] OPERPROF:     Starting CMU at level 3, MEM:1294.1M
[06/08 21:57:11    334s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:1294.1M
[06/08 21:57:11    334s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.000, REAL:0.006, MEM:1294.1M
[06/08 21:57:11    334s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1294.1MB).
[06/08 21:57:11    334s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.007, MEM:1294.1M
[06/08 21:57:11    334s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:57:11    334s] 
[06/08 21:57:11    334s] Creating Lib Analyzer ...
[06/08 21:57:11    334s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:57:11    334s] Total number of usable buffers from Lib Analyzer: 9 ( CLKBUF_X1 BUF_X1 CLKBUF_X2 BUF_X2 CLKBUF_X3 BUF_X4 BUF_X8 BUF_X16 BUF_X32)
[06/08 21:57:11    334s] Total number of usable inverters from Lib Analyzer: 6 ( INV_X1 INV_X2 INV_X4 INV_X8 INV_X16 INV_X32)
[06/08 21:57:11    334s] Total number of usable delay cells from Lib Analyzer: 0 ()
[06/08 21:57:11    334s] 
[06/08 21:57:11    334s] {RT default_rc_corner 0 10 10 {4 1} {7 0} {9 0} 3}
[06/08 21:57:11    334s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:05:34 mem=1298.1M
[06/08 21:57:11    334s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:05:34 mem=1298.1M
[06/08 21:57:11    334s] Creating Lib Analyzer, finished. 
[06/08 21:57:11    334s] **WARN: (IMPOPT-665):	core_row[3] : Net has unplaced terms or is connected to uplaced instances in design. 
[06/08 21:57:11    334s] Type 'man IMPOPT-665' for more detail.
[06/08 21:57:11    334s] **WARN: (IMPOPT-665):	core_row[2] : Net has unplaced terms or is connected to uplaced instances in design. 
[06/08 21:57:11    334s] Type 'man IMPOPT-665' for more detail.
[06/08 21:57:11    334s] **WARN: (IMPOPT-665):	core_row[1] : Net has unplaced terms or is connected to uplaced instances in design. 
[06/08 21:57:11    334s] Type 'man IMPOPT-665' for more detail.
[06/08 21:57:11    334s] **WARN: (IMPOPT-665):	core_row[0] : Net has unplaced terms or is connected to uplaced instances in design. 
[06/08 21:57:11    334s] Type 'man IMPOPT-665' for more detail.
[06/08 21:57:11    334s] **WARN: (IMPOPT-665):	core_col[3] : Net has unplaced terms or is connected to uplaced instances in design. 
[06/08 21:57:11    334s] Type 'man IMPOPT-665' for more detail.
[06/08 21:57:11    334s] **WARN: (IMPOPT-665):	core_col[2] : Net has unplaced terms or is connected to uplaced instances in design. 
[06/08 21:57:11    334s] Type 'man IMPOPT-665' for more detail.
[06/08 21:57:11    334s] **WARN: (IMPOPT-665):	core_col[1] : Net has unplaced terms or is connected to uplaced instances in design. 
[06/08 21:57:11    334s] Type 'man IMPOPT-665' for more detail.
[06/08 21:57:11    334s] **WARN: (IMPOPT-665):	core_col[0] : Net has unplaced terms or is connected to uplaced instances in design. 
[06/08 21:57:11    334s] Type 'man IMPOPT-665' for more detail.
[06/08 21:57:11    334s] **WARN: (IMPOPT-665):	cfg_addr[7] : Net has unplaced terms or is connected to uplaced instances in design. 
[06/08 21:57:11    334s] Type 'man IMPOPT-665' for more detail.
[06/08 21:57:11    334s] **WARN: (IMPOPT-665):	cfg_addr[6] : Net has unplaced terms or is connected to uplaced instances in design. 
[06/08 21:57:11    334s] Type 'man IMPOPT-665' for more detail.
[06/08 21:57:11    334s] **WARN: (IMPOPT-665):	cfg_addr[5] : Net has unplaced terms or is connected to uplaced instances in design. 
[06/08 21:57:11    334s] Type 'man IMPOPT-665' for more detail.
[06/08 21:57:11    334s] **WARN: (IMPOPT-665):	cfg_addr[4] : Net has unplaced terms or is connected to uplaced instances in design. 
[06/08 21:57:11    334s] Type 'man IMPOPT-665' for more detail.
[06/08 21:57:11    334s] **WARN: (IMPOPT-665):	cfg_addr[3] : Net has unplaced terms or is connected to uplaced instances in design. 
[06/08 21:57:11    334s] Type 'man IMPOPT-665' for more detail.
[06/08 21:57:11    334s] **WARN: (IMPOPT-665):	cfg_addr[2] : Net has unplaced terms or is connected to uplaced instances in design. 
[06/08 21:57:11    334s] Type 'man IMPOPT-665' for more detail.
[06/08 21:57:11    334s] **WARN: (IMPOPT-665):	cfg_addr[1] : Net has unplaced terms or is connected to uplaced instances in design. 
[06/08 21:57:11    334s] Type 'man IMPOPT-665' for more detail.
[06/08 21:57:11    334s] **WARN: (IMPOPT-665):	cfg_addr[0] : Net has unplaced terms or is connected to uplaced instances in design. 
[06/08 21:57:11    334s] Type 'man IMPOPT-665' for more detail.
[06/08 21:57:11    334s] **WARN: (IMPOPT-665):	cfg_data[7] : Net has unplaced terms or is connected to uplaced instances in design. 
[06/08 21:57:11    334s] Type 'man IMPOPT-665' for more detail.
[06/08 21:57:11    334s] **WARN: (IMPOPT-665):	cfg_data[6] : Net has unplaced terms or is connected to uplaced instances in design. 
[06/08 21:57:11    334s] Type 'man IMPOPT-665' for more detail.
[06/08 21:57:11    334s] **WARN: (IMPOPT-665):	cfg_data[5] : Net has unplaced terms or is connected to uplaced instances in design. 
[06/08 21:57:11    334s] Type 'man IMPOPT-665' for more detail.
[06/08 21:57:11    334s] **WARN: (IMPOPT-665):	cfg_data[4] : Net has unplaced terms or is connected to uplaced instances in design. 
[06/08 21:57:11    334s] Type 'man IMPOPT-665' for more detail.
[06/08 21:57:11    334s] **WARN: (EMS-27):	Message (IMPOPT-665) has exceeded the current message display limit of 20.
[06/08 21:57:11    334s] To increase the message display limit, refer to the product command reference manual.
[06/08 21:57:11    334s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1082.2M, totSessionCpu=0:05:35 **
[06/08 21:57:11    334s] *** optDesign -postCTS ***
[06/08 21:57:11    334s] DRC Margin: user margin 0.0
[06/08 21:57:11    334s] Hold Target Slack: user slack -0.2
[06/08 21:57:11    334s] Setup Target Slack: user slack 0;
[06/08 21:57:11    334s] setUsefulSkewMode -ecoRoute false
[06/08 21:57:11    334s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1298.1M
[06/08 21:57:11    334s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.000, REAL:0.003, MEM:1298.1M
[06/08 21:57:11    334s] Deleting Cell Server ...
[06/08 21:57:11    334s] Deleting Lib Analyzer.
[06/08 21:57:11    334s] Creating Cell Server ...(0, 0, 0, 0)
[06/08 21:57:11    334s] Summary for sequential cells identification: 
[06/08 21:57:11    334s]   Identified SBFF number: 16
[06/08 21:57:11    334s]   Identified MBFF number: 0
[06/08 21:57:11    334s]   Identified SB Latch number: 0
[06/08 21:57:11    334s]   Identified MB Latch number: 0
[06/08 21:57:11    334s]   Not identified SBFF number: 0
[06/08 21:57:11    334s]   Not identified MBFF number: 0
[06/08 21:57:11    334s]   Not identified SB Latch number: 0
[06/08 21:57:11    334s]   Not identified MB Latch number: 0
[06/08 21:57:11    334s]   Number of sequential cells which are not FFs: 13
[06/08 21:57:11    334s]  Visiting view : worst
[06/08 21:57:11    334s]    : PowerDomain = none : Weighted F : unweighted  = 8.40 (1.000) with rcCorner = 0
[06/08 21:57:11    334s]    : PowerDomain = none : Weighted F : unweighted  = 6.60 (1.000) with rcCorner = -1
[06/08 21:57:11    334s]  Visiting view : fast
[06/08 21:57:11    334s]    : PowerDomain = none : Weighted F : unweighted  = 6.00 (1.000) with rcCorner = 0
[06/08 21:57:11    334s]    : PowerDomain = none : Weighted F : unweighted  = 4.50 (1.000) with rcCorner = -1
[06/08 21:57:11    334s]  Setting StdDelay to 8.40
[06/08 21:57:11    334s] Creating Cell Server, finished. 
[06/08 21:57:11    334s] 
[06/08 21:57:11    334s] Deleting Cell Server ...
[06/08 21:57:11    334s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:57:11    334s] All LLGs are deleted
[06/08 21:57:11    334s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1298.1M
[06/08 21:57:11    334s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1298.1M
[06/08 21:57:11    334s] Start to check current routing status for nets...
[06/08 21:57:11    334s] All nets are already routed correctly.
[06/08 21:57:11    334s] End to check current routing status for nets (mem=1298.1M)
[06/08 21:57:11    334s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[06/08 21:57:11    334s] ### Creating PhyDesignMc. totSessionCpu=0:05:35 mem=1298.1M
[06/08 21:57:11    334s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[06/08 21:57:11    334s] OPERPROF: Starting DPlace-Init at level 1, MEM:1298.1M
[06/08 21:57:11    334s] #spOpts: N=45 mergeVia=F 
[06/08 21:57:11    334s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1298.1M
[06/08 21:57:11    334s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1298.1M
[06/08 21:57:11    334s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[06/08 21:57:11    334s] Fast DP-INIT is on for default
[06/08 21:57:11    334s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[06/08 21:57:11    334s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.010, REAL:0.005, MEM:1298.1M
[06/08 21:57:11    334s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.006, MEM:1298.1M
[06/08 21:57:11    334s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1298.1MB).
[06/08 21:57:11    334s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.007, MEM:1298.1M
[06/08 21:57:11    334s] TotalInstCnt at PhyDesignMc Initialization: 627
[06/08 21:57:11    334s] ### Creating PhyDesignMc, finished. totSessionCpu=0:05:35 mem=1298.1M
[06/08 21:57:11    334s] TotalInstCnt at PhyDesignMc Destruction: 627
[06/08 21:57:11    334s] GigaOpt Hold Optimizer is used
[06/08 21:57:11    334s] End AAE Lib Interpolated Model. (MEM=1298.13 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[06/08 21:57:11    334s] 
[06/08 21:57:11    334s] Creating Lib Analyzer ...
[06/08 21:57:11    334s] Creating Cell Server ...(0, 0, 0, 0)
[06/08 21:57:11    334s] Summary for sequential cells identification: 
[06/08 21:57:11    334s]   Identified SBFF number: 16
[06/08 21:57:11    334s]   Identified MBFF number: 0
[06/08 21:57:11    334s]   Identified SB Latch number: 0
[06/08 21:57:11    334s]   Identified MB Latch number: 0
[06/08 21:57:11    334s]   Not identified SBFF number: 0
[06/08 21:57:11    334s]   Not identified MBFF number: 0
[06/08 21:57:11    334s]   Not identified SB Latch number: 0
[06/08 21:57:11    334s]   Not identified MB Latch number: 0
[06/08 21:57:11    334s]   Number of sequential cells which are not FFs: 13
[06/08 21:57:11    334s]  Visiting view : worst
[06/08 21:57:11    334s]    : PowerDomain = none : Weighted F : unweighted  = 8.40 (1.000) with rcCorner = 0
[06/08 21:57:11    334s]    : PowerDomain = none : Weighted F : unweighted  = 6.60 (1.000) with rcCorner = -1
[06/08 21:57:11    334s]  Visiting view : fast
[06/08 21:57:11    334s]    : PowerDomain = none : Weighted F : unweighted  = 6.00 (1.000) with rcCorner = 0
[06/08 21:57:11    334s]    : PowerDomain = none : Weighted F : unweighted  = 4.50 (1.000) with rcCorner = -1
[06/08 21:57:11    334s]  Setting StdDelay to 8.40
[06/08 21:57:11    334s] Creating Cell Server, finished. 
[06/08 21:57:11    334s] 
[06/08 21:57:11    334s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:57:11    334s] Total number of usable buffers from Lib Analyzer: 9 ( CLKBUF_X1 BUF_X1 CLKBUF_X2 BUF_X2 CLKBUF_X3 BUF_X4 BUF_X8 BUF_X16 BUF_X32)
[06/08 21:57:11    334s] Total number of usable inverters from Lib Analyzer: 6 ( INV_X1 INV_X2 INV_X4 INV_X8 INV_X16 INV_X32)
[06/08 21:57:11    334s] Total number of usable delay cells from Lib Analyzer: 0 ()
[06/08 21:57:11    334s] 
[06/08 21:57:11    334s] {RT default_rc_corner 0 10 10 {4 1} {7 0} {9 0} 3}
[06/08 21:57:12    334s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:05:35 mem=1298.1M
[06/08 21:57:12    334s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:05:35 mem=1298.1M
[06/08 21:57:12    334s] Creating Lib Analyzer, finished. 
[06/08 21:57:12    334s] Starting initialization (fixHold) cpu=0:00:00.0 real=0:00:00.0 totSessionCpu=0:05:35 mem=1298.1M ***
[06/08 21:57:12    334s] Effort level <high> specified for reg2reg path_group
[06/08 21:57:12    334s] Running 'saveTimingGraph -compress -file /tmp/innovus_temp_11176_nc-csuaf4-l01.apporto.com_c11879_csufresno_JAf0yZ/opt_timing_graph_dOlbrq/timingGraph.tgz -dir /tmp/innovus_temp_11176_nc-csuaf4-l01.apporto.com_c11879_csufresno_JAf0yZ/opt_timing_graph_dOlbrq -prefix timingGraph'
[06/08 21:57:12    334s] Done saveTimingGraph
[06/08 21:57:12    334s] Starting delay calculation for Hold views
[06/08 21:57:12    334s] #################################################################################
[06/08 21:57:12    334s] # Design Stage: PreRoute
[06/08 21:57:12    334s] # Design Name: tile_pe
[06/08 21:57:12    334s] # Design Mode: 45nm
[06/08 21:57:12    334s] # Analysis Mode: MMMC Non-OCV 
[06/08 21:57:12    334s] # Parasitics Mode: No SPEF/RCDB
[06/08 21:57:12    334s] # Signoff Settings: SI Off 
[06/08 21:57:12    334s] #################################################################################
[06/08 21:57:12    334s] Calculate delays in BcWc mode...
[06/08 21:57:12    334s] Topological Sorting (REAL = 0:00:00.0, MEM = 1284.4M, InitMEM = 1284.4M)
[06/08 21:57:12    334s] Start delay calculation (fullDC) (1 T). (MEM=1284.45)
[06/08 21:57:12    334s] *** Calculating scaling factor for fast libraries using the default operating condition of each library.
[06/08 21:57:12    334s] End AAE Lib Interpolated Model. (MEM=1300.65 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[06/08 21:57:12    335s] Total number of fetched objects 770
[06/08 21:57:12    335s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[06/08 21:57:12    335s] End delay calculation. (MEM=1316.34 CPU=0:00:00.1 REAL=0:00:00.0)
[06/08 21:57:12    335s] End delay calculation (fullDC). (MEM=1316.34 CPU=0:00:00.1 REAL=0:00:00.0)
[06/08 21:57:12    335s] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 1316.3M) ***
[06/08 21:57:12    335s] *** Done Building Timing Graph (cpu=0:00:00.1 real=0:00:00.0 totSessionCpu=0:05:35 mem=1316.3M)
[06/08 21:57:12    335s] 
[06/08 21:57:12    335s] Active hold views:
[06/08 21:57:12    335s]  fast
[06/08 21:57:12    335s]   Dominating endpoints: 0
[06/08 21:57:12    335s]   Dominating TNS: -0.000
[06/08 21:57:12    335s] 
[06/08 21:57:12    335s] Done building cte hold timing graph (fixHold) cpu=0:00:00.3 real=0:00:00.0 totSessionCpu=0:05:35 mem=1331.6M ***
[06/08 21:57:12    335s] Done building hold timer [1 node(s), 0 edge(s), 1 view(s)] (fixHold) cpu=0:00:00.3 real=0:00:00.0 totSessionCpu=0:05:35 mem=1331.6M ***
[06/08 21:57:12    335s] Running 'restoreTimingGraph -file /tmp/innovus_temp_11176_nc-csuaf4-l01.apporto.com_c11879_csufresno_JAf0yZ/opt_timing_graph_dOlbrq/timingGraph.tgz -dir /tmp/innovus_temp_11176_nc-csuaf4-l01.apporto.com_c11879_csufresno_JAf0yZ/opt_timing_graph_dOlbrq -prefix timingGraph'
[06/08 21:57:12    335s] Done restoreTimingGraph
[06/08 21:57:12    335s] Done building cte setup timing graph (fixHold) cpu=0:00:00.5 real=0:00:00.0 totSessionCpu=0:05:35 mem=1356.7M ***
[06/08 21:57:12    335s] *info: category slack lower bound [L 0.0] default
[06/08 21:57:12    335s] *info: category slack lower bound [H 0.0] reg2reg 
[06/08 21:57:12    335s] --------------------------------------------------- 
[06/08 21:57:12    335s]    Setup Violation Summary with Target Slack (0.000 ns)
[06/08 21:57:12    335s] --------------------------------------------------- 
[06/08 21:57:12    335s]          WNS    reg2regWNS
[06/08 21:57:12    335s]     0.001 ns      0.001 ns
[06/08 21:57:12    335s] --------------------------------------------------- 
[06/08 21:57:12    335s] 
[06/08 21:57:12    335s] *Info: minBufDelay = 20.2 ps, libStdDelay = 8.4 ps, minBufSize = 3192000 (3.0)
[06/08 21:57:12    335s] *Info: worst delay setup view: worst
[06/08 21:57:12    335s] Footprint list for hold buffering (delay unit: ps)
[06/08 21:57:12    335s] =================================================================
[06/08 21:57:12    335s] *Info:  holdDelay delayRatio IGArea drvRes cellname(iterm,oterm)
[06/08 21:57:12    335s] ------------------------------------------------------------------
[06/08 21:57:12    335s] *Info:       13.9       1.54    3.0  16.23 BUF_X1 (A,Z)
[06/08 21:57:12    335s] *Info:       18.4       1.54    3.0  23.84 CLKBUF_X1 (A,Z)
[06/08 21:57:12    335s] *Info:       14.4       1.44    4.0   8.11 BUF_X2 (A,Z)
[06/08 21:57:12    335s] *Info:       17.8       1.41    4.0  11.91 CLKBUF_X2 (A,Z)
[06/08 21:57:12    335s] *Info:       18.0       1.44    5.0   8.01 CLKBUF_X3 (A,Z)
[06/08 21:57:12    335s] *Info:       13.6       1.49    7.0   4.07 BUF_X4 (A,Z)
[06/08 21:57:12    335s] *Info:       14.5       1.48   13.0   2.05 BUF_X8 (A,Z)
[06/08 21:57:12    335s] *Info:       14.6       1.47   25.0   1.03 BUF_X16 (A,Z)
[06/08 21:57:12    335s] *Info:       15.1       1.48   49.0   0.54 BUF_X32 (A,Z)
[06/08 21:57:12    335s] =================================================================
[06/08 21:57:12    335s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1356.7M
[06/08 21:57:12    335s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.000, REAL:0.003, MEM:1356.7M
[06/08 21:57:12    335s] 
------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 worst
Hold  views included:
 fast

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.001  |  0.001  |  0.213  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   136   |   48    |   136   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.099  |  0.011  | -0.099  |
|           TNS (ns):| -4.716  |  0.000  | -4.716  |
|    Violating Paths:|   48    |    0    |   48    |
|          All Paths:|   136   |   48    |   136   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 68.378%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
Deleting Cell Server ...
[06/08 21:57:12    335s] Deleting Lib Analyzer.
[06/08 21:57:12    335s] Creating Cell Server ...(0, 0, 0, 0)
[06/08 21:57:12    335s] Summary for sequential cells identification: 
[06/08 21:57:12    335s]   Identified SBFF number: 16
[06/08 21:57:12    335s]   Identified MBFF number: 0
[06/08 21:57:12    335s]   Identified SB Latch number: 0
[06/08 21:57:12    335s]   Identified MB Latch number: 0
[06/08 21:57:12    335s]   Not identified SBFF number: 0
[06/08 21:57:12    335s]   Not identified MBFF number: 0
[06/08 21:57:12    335s]   Not identified SB Latch number: 0
[06/08 21:57:12    335s]   Not identified MB Latch number: 0
[06/08 21:57:12    335s]   Number of sequential cells which are not FFs: 13
[06/08 21:57:12    335s]  Visiting view : worst
[06/08 21:57:12    335s]    : PowerDomain = none : Weighted F : unweighted  = 8.40 (1.000) with rcCorner = 0
[06/08 21:57:12    335s]    : PowerDomain = none : Weighted F : unweighted  = 6.60 (1.000) with rcCorner = -1
[06/08 21:57:12    335s]  Visiting view : fast
[06/08 21:57:12    335s]    : PowerDomain = none : Weighted F : unweighted  = 6.00 (1.000) with rcCorner = 0
[06/08 21:57:12    335s]    : PowerDomain = none : Weighted F : unweighted  = 4.50 (1.000) with rcCorner = -1
[06/08 21:57:12    335s]  Setting StdDelay to 8.40
[06/08 21:57:12    335s] Creating Cell Server, finished. 
[06/08 21:57:12    335s] 
[06/08 21:57:12    335s] Deleting Cell Server ...
[06/08 21:57:12    335s] 
[06/08 21:57:12    335s] Creating Lib Analyzer ...
[06/08 21:57:12    335s] Creating Cell Server ...(0, 0, 0, 0)
[06/08 21:57:12    335s] Summary for sequential cells identification: 
[06/08 21:57:12    335s]   Identified SBFF number: 16
[06/08 21:57:12    335s]   Identified MBFF number: 0
[06/08 21:57:12    335s]   Identified SB Latch number: 0
[06/08 21:57:12    335s]   Identified MB Latch number: 0
[06/08 21:57:12    335s]   Not identified SBFF number: 0
[06/08 21:57:12    335s]   Not identified MBFF number: 0
[06/08 21:57:12    335s]   Not identified SB Latch number: 0
[06/08 21:57:12    335s]   Not identified MB Latch number: 0
[06/08 21:57:12    335s]   Number of sequential cells which are not FFs: 13
[06/08 21:57:12    335s]  Visiting view : worst
[06/08 21:57:12    335s]    : PowerDomain = none : Weighted F : unweighted  = 8.40 (1.000) with rcCorner = 0
[06/08 21:57:12    335s]    : PowerDomain = none : Weighted F : unweighted  = 6.60 (1.000) with rcCorner = -1
[06/08 21:57:12    335s]  Visiting view : fast
[06/08 21:57:12    335s]    : PowerDomain = none : Weighted F : unweighted  = 6.00 (1.000) with rcCorner = 0
[06/08 21:57:12    335s]    : PowerDomain = none : Weighted F : unweighted  = 4.50 (1.000) with rcCorner = -1
[06/08 21:57:12    335s]  Setting StdDelay to 8.40
[06/08 21:57:12    335s] Creating Cell Server, finished. 
[06/08 21:57:12    335s] 
[06/08 21:57:12    335s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:57:12    335s] Total number of usable buffers from Lib Analyzer: 9 ( CLKBUF_X1 BUF_X1 CLKBUF_X2 BUF_X2 CLKBUF_X3 BUF_X4 BUF_X8 BUF_X16 BUF_X32)
[06/08 21:57:12    335s] Total number of usable inverters from Lib Analyzer: 6 ( INV_X1 INV_X2 INV_X4 INV_X8 INV_X16 INV_X32)
[06/08 21:57:12    335s] Total number of usable delay cells from Lib Analyzer: 0 ()
[06/08 21:57:12    335s] 
[06/08 21:57:12    335s] {RT default_rc_corner 0 10 10 {4 1} {7 0} {9 0} 3}
[06/08 21:57:12    335s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:05:36 mem=1372.7M
[06/08 21:57:12    335s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:05:36 mem=1372.7M
[06/08 21:57:12    335s] Creating Lib Analyzer, finished. 
[06/08 21:57:12    335s] Hold Timer stdDelay = 8.4ps
[06/08 21:57:12    335s]  Visiting view : fast
[06/08 21:57:12    335s]    : PowerDomain = none : Weighted F : unweighted  = 6.00 (1.000) with rcCorner = 0
[06/08 21:57:12    335s]    : PowerDomain = none : Weighted F : unweighted  = 4.50 (1.000) with rcCorner = -1
[06/08 21:57:12    335s] **optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 1125.9M, totSessionCpu=0:05:36 **
[06/08 21:57:12    335s] *** HoldOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:05:35.5/1:55:53.8 (0.0), mem = 1344.7M
[06/08 21:57:12    335s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.11176.12
[06/08 21:57:13    335s] ### Creating LA Mngr. totSessionCpu=0:05:36 mem=1508.7M
[06/08 21:57:13    335s] ### Creating LA Mngr, finished. totSessionCpu=0:05:36 mem=1508.7M
[06/08 21:57:13    335s] gigaOpt Hold fixing search radius: 56.000000 Microns (40 stdCellHgt)
[06/08 21:57:13    335s] gigaOpt Hold fixing search radius on new term: 7.000000 Microns (5 stdCellHgt)
[06/08 21:57:13    335s] gigaOpt Hold fixing search radius: 56.000000 Microns (40 stdCellHgt)
[06/08 21:57:13    335s] gigaOpt Hold fixing search radius on new term: 7.000000 Microns (5 stdCellHgt)
[06/08 21:57:13    335s] *info: Run optDesign holdfix with 1 thread.
[06/08 21:57:13    335s] Info: 1 clock net  excluded from IPO operation.
[06/08 21:57:13    335s] --------------------------------------------------- 
[06/08 21:57:13    335s]    Hold Timing Summary  - Initial 
[06/08 21:57:13    335s] --------------------------------------------------- 
[06/08 21:57:13    335s]  Target slack:      -0.2000 ns
[06/08 21:57:13    335s]  View: fast 
[06/08 21:57:13    335s]    WNS:      -0.0995  >>>  WNS:       0.1005 with TargetSlack
[06/08 21:57:13    335s]    TNS:      -0.0995  >>>  TNS:       0.0000 with TargetSlack
[06/08 21:57:13    335s]    VP :            1  >>>  VP:            0  with TargetSlack
[06/08 21:57:13    335s]    Worst hold path end point: x_reg_out_reg[0]/RN
[06/08 21:57:13    335s] --------------------------------------------------- 
[06/08 21:57:13    335s] *** Hold timing is met. Hold fixing is not needed 
[06/08 21:57:13    335s] **INFO: total 0 insts, 0 nets marked don't touch
[06/08 21:57:13    335s] **INFO: total 0 insts, 0 nets marked don't touch DB property
[06/08 21:57:13    335s] **INFO: total 0 insts, 0 nets unmarked don't touch

[06/08 21:57:13    335s] 
[06/08 21:57:13    335s] Capturing REF for hold ...
[06/08 21:57:13    335s]    Hold Timing Snapshot: (REF)
[06/08 21:57:13    335s]              All PG WNS: 0.000
[06/08 21:57:13    335s]              All PG TNS: 0.000
[06/08 21:57:13    335s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.11176.12
[06/08 21:57:13    335s] *** HoldOpt [finish] : cpu/real = 0:00:00.1/0:00:00.1 (1.1), totSession cpu/real = 0:05:35.6/1:55:53.9 (0.0), mem = 1508.7M
[06/08 21:57:13    335s] 
[06/08 21:57:13    335s] =============================================================================================
[06/08 21:57:13    335s]  Step TAT Report for HoldOpt #2
[06/08 21:57:13    335s] =============================================================================================
[06/08 21:57:13    335s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[06/08 21:57:13    335s] ---------------------------------------------------------------------------------------------
[06/08 21:57:13    335s] [ ViewPruning            ]      5   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.8
[06/08 21:57:13    335s] [ TimingUpdate           ]      5   0:00:00.0  (   0.9 % )     0:00:00.1 /  0:00:00.1    1.0
[06/08 21:57:13    335s] [ FullDelayCalc          ]      1   0:00:00.1  (   9.9 % )     0:00:00.1 /  0:00:00.1    1.0
[06/08 21:57:13    335s] [ OptSummaryReport       ]      1   0:00:00.0  (   0.7 % )     0:00:00.0 /  0:00:00.0    0.8
[06/08 21:57:13    335s] [ TimingReport           ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.7
[06/08 21:57:13    335s] [ DrvReport              ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    1.9
[06/08 21:57:13    335s] [ SlackTraversorInit     ]      4   0:00:00.0  (   2.0 % )     0:00:00.0 /  0:00:00.0    1.4
[06/08 21:57:13    335s] [ CellServerInit         ]      3   0:00:00.0  (   0.6 % )     0:00:00.0 /  0:00:00.0    2.9
[06/08 21:57:13    335s] [ LibAnalyzerInit        ]      2   0:00:00.4  (  40.8 % )     0:00:00.4 /  0:00:00.4    1.0
[06/08 21:57:13    335s] [ PowerInterfaceInit     ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[06/08 21:57:13    335s] [ SteinerInterfaceInit   ]      1   0:00:00.1  (   6.5 % )     0:00:00.1 /  0:00:00.1    1.0
[06/08 21:57:13    335s] [ BuildHoldTimer         ]      3   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0   20.5
[06/08 21:57:13    335s] [ HoldTimerViewData      ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[06/08 21:57:13    335s] [ HoldTimerSlackGraph    ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[06/08 21:57:13    335s] [ HoldTimerNodeList      ]      2   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.0
[06/08 21:57:13    335s] [ HoldTimerRestoreData   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[06/08 21:57:13    335s] [ ReportLenViolation     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[06/08 21:57:13    335s] [ GenerateDrvReportData  ]      1   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    1.9
[06/08 21:57:13    335s] [ ReportAnalysisSummary  ]      4   0:00:00.0  (   1.3 % )     0:00:00.0 /  0:00:00.0    0.7
[06/08 21:57:13    335s] [ MISC                   ]          0:00:00.4  (  35.9 % )     0:00:00.4 /  0:00:00.4    0.9
[06/08 21:57:13    335s] ---------------------------------------------------------------------------------------------
[06/08 21:57:13    335s]  HoldOpt #2 TOTAL                   0:00:01.1  ( 100.0 % )     0:00:01.1 /  0:00:01.1    1.0
[06/08 21:57:13    335s] ---------------------------------------------------------------------------------------------
[06/08 21:57:13    335s] 
[06/08 21:57:13    335s] 
[06/08 21:57:13    335s] Active setup views:
[06/08 21:57:13    335s]  worst
[06/08 21:57:13    335s]   Dominating endpoints: 0
[06/08 21:57:13    335s]   Dominating TNS: -0.000
[06/08 21:57:13    335s] 
[06/08 21:57:13    335s] [NR-eGR] Started Early Global Route kernel ( Curr Mem: 1423.73 MB )
[06/08 21:57:13    335s] (I)       Started Loading and Dumping File ( Curr Mem: 1423.73 MB )
[06/08 21:57:13    335s] (I)       Reading DB...
[06/08 21:57:13    335s] (I)       Read data from FE... (mem=1423.7M)
[06/08 21:57:13    335s] (I)       Read nodes and places... (mem=1423.7M)
[06/08 21:57:13    335s] (I)       Done Read nodes and places (cpu=0.000s, mem=1423.7M)
[06/08 21:57:13    335s] (I)       Read nets... (mem=1423.7M)
[06/08 21:57:13    335s] (I)       Done Read nets (cpu=0.000s, mem=1423.7M)
[06/08 21:57:13    335s] (I)       Done Read data from FE (cpu=0.000s, mem=1423.7M)
[06/08 21:57:13    335s] (I)       before initializing RouteDB syMemory usage = 1423.7 MB
[06/08 21:57:13    335s] (I)       == Non-default Options ==
[06/08 21:57:13    335s] (I)       Build term to term wires                           : false
[06/08 21:57:13    335s] (I)       Maximum routing layer                              : 10
[06/08 21:57:13    335s] (I)       Counted 1186 PG shapes. We will not process PG shapes layer by layer.
[06/08 21:57:13    335s] (I)       Use row-based GCell size
[06/08 21:57:13    335s] (I)       GCell unit size  : 2800
[06/08 21:57:13    335s] (I)       GCell multiplier : 1
[06/08 21:57:13    335s] (I)       build grid graph
[06/08 21:57:13    335s] (I)       build grid graph start
[06/08 21:57:13    335s] [NR-eGR] Track table information for default rule: 
[06/08 21:57:13    335s] [NR-eGR] metal1 has no routable track
[06/08 21:57:13    335s] [NR-eGR] metal2 has single uniform track structure
[06/08 21:57:13    335s] [NR-eGR] metal3 has single uniform track structure
[06/08 21:57:13    335s] [NR-eGR] metal4 has single uniform track structure
[06/08 21:57:13    335s] [NR-eGR] metal5 has single uniform track structure
[06/08 21:57:13    335s] [NR-eGR] metal6 has single uniform track structure
[06/08 21:57:13    335s] [NR-eGR] metal7 has single uniform track structure
[06/08 21:57:13    335s] [NR-eGR] metal8 has single uniform track structure
[06/08 21:57:13    335s] [NR-eGR] metal9 has single uniform track structure
[06/08 21:57:13    335s] [NR-eGR] metal10 has single uniform track structure
[06/08 21:57:13    335s] (I)       build grid graph end
[06/08 21:57:13    335s] (I)       ===========================================================================
[06/08 21:57:13    335s] (I)       == Report All Rule Vias ==
[06/08 21:57:13    335s] (I)       ===========================================================================
[06/08 21:57:13    335s] (I)        Via Rule : (Default)
[06/08 21:57:13    335s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[06/08 21:57:13    335s] (I)       ---------------------------------------------------------------------------
[06/08 21:57:13    335s] (I)        1    9 : via1_8                      9 : via1_8                   
[06/08 21:57:13    335s] (I)        2   10 : via2_8                     10 : via2_8                   
[06/08 21:57:13    335s] (I)        3   19 : via3_2                     19 : via3_2                   
[06/08 21:57:13    335s] (I)        4   22 : via4_0                     22 : via4_0                   
[06/08 21:57:13    335s] (I)        5   23 : via5_0                     23 : via5_0                   
[06/08 21:57:13    335s] (I)        6   24 : via6_0                     24 : via6_0                   
[06/08 21:57:13    335s] (I)        7   25 : via7_0                     25 : via7_0                   
[06/08 21:57:13    335s] (I)        8   26 : via8_0                     26 : via8_0                   
[06/08 21:57:13    335s] (I)        9   27 : via9_0                     27 : via9_0                   
[06/08 21:57:13    335s] (I)       ===========================================================================
[06/08 21:57:13    335s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 1423.73 MB )
[06/08 21:57:13    335s] (I)       Num PG vias on layer 2 : 0
[06/08 21:57:13    335s] (I)       Num PG vias on layer 3 : 0
[06/08 21:57:13    335s] (I)       Num PG vias on layer 4 : 0
[06/08 21:57:13    335s] (I)       Num PG vias on layer 5 : 0
[06/08 21:57:13    335s] (I)       Num PG vias on layer 6 : 0
[06/08 21:57:13    335s] (I)       Num PG vias on layer 7 : 0
[06/08 21:57:13    335s] (I)       Num PG vias on layer 8 : 0
[06/08 21:57:13    335s] (I)       Num PG vias on layer 9 : 0
[06/08 21:57:13    335s] (I)       Num PG vias on layer 10 : 0
[06/08 21:57:13    335s] [NR-eGR] Read 2094 PG shapes
[06/08 21:57:13    335s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1423.73 MB )
[06/08 21:57:13    335s] [NR-eGR] #Routing Blockages  : 0
[06/08 21:57:13    335s] [NR-eGR] #Instance Blockages : 0
[06/08 21:57:13    335s] [NR-eGR] #PG Blockages       : 2094
[06/08 21:57:13    335s] [NR-eGR] #Halo Blockages     : 0
[06/08 21:57:13    335s] [NR-eGR] #Boundary Blockages : 0
[06/08 21:57:13    335s] (I)       Design has 0 blackboxes considered as all layer blockages.
[06/08 21:57:13    335s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[06/08 21:57:13    335s] (I)       readDataFromPlaceDB
[06/08 21:57:13    335s] (I)       Read net information..
[06/08 21:57:13    335s] [NR-eGR] Read numTotalNets=696  numIgnoredNets=0
[06/08 21:57:13    335s] (I)       Read testcase time = 0.000 seconds
[06/08 21:57:13    335s] 
[06/08 21:57:13    335s] (I)       early_global_route_priority property id does not exist.
[06/08 21:57:13    335s] (I)       Start initializing grid graph
[06/08 21:57:13    335s] (I)       Early Global GCell Via Threshold calculated based on cut spacing = 
[06/08 21:57:13    335s] (I)       End initializing grid graph
[06/08 21:57:13    335s] (I)       Model blockages into capacity
[06/08 21:57:13    335s] (I)       Read Num Blocks=2094  Num Prerouted Wires=0  Num CS=0
[06/08 21:57:13    335s] (I)       Started Modeling ( Curr Mem: 1423.73 MB )
[06/08 21:57:13    335s] (I)       Layer 1 (V) : #blockages 240 : #preroutes 0
[06/08 21:57:13    335s] (I)       Layer 2 (H) : #blockages 240 : #preroutes 0
[06/08 21:57:13    335s] (I)       Layer 3 (V) : #blockages 240 : #preroutes 0
[06/08 21:57:13    335s] (I)       Layer 4 (H) : #blockages 240 : #preroutes 0
[06/08 21:57:13    335s] (I)       Layer 5 (V) : #blockages 240 : #preroutes 0
[06/08 21:57:13    335s] (I)       Layer 6 (H) : #blockages 240 : #preroutes 0
[06/08 21:57:13    335s] (I)       Layer 7 (V) : #blockages 240 : #preroutes 0
[06/08 21:57:13    335s] (I)       Layer 8 (H) : #blockages 264 : #preroutes 0
[06/08 21:57:13    335s] (I)       Layer 9 (V) : #blockages 150 : #preroutes 0
[06/08 21:57:13    335s] (I)       Finished Modeling ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1423.73 MB )
[06/08 21:57:13    335s] (I)       -- layer congestion ratio --
[06/08 21:57:13    335s] (I)       Layer 1 : 0.100000
[06/08 21:57:13    335s] (I)       Layer 2 : 0.700000
[06/08 21:57:13    335s] (I)       Layer 3 : 0.700000
[06/08 21:57:13    335s] (I)       Layer 4 : 0.700000
[06/08 21:57:13    335s] (I)       Layer 5 : 0.700000
[06/08 21:57:13    335s] (I)       Layer 6 : 0.700000
[06/08 21:57:13    335s] (I)       Layer 7 : 0.700000
[06/08 21:57:13    335s] (I)       Layer 8 : 0.700000
[06/08 21:57:13    335s] (I)       Layer 9 : 0.700000
[06/08 21:57:13    335s] (I)       Layer 10 : 0.700000
[06/08 21:57:13    335s] (I)       ----------------------------
[06/08 21:57:13    335s] (I)       Number of ignored nets = 0
[06/08 21:57:13    335s] (I)       Number of fixed nets = 0.  Ignored: Yes
[06/08 21:57:13    335s] (I)       Number of clock nets = 1.  Ignored: No
[06/08 21:57:13    335s] (I)       Number of analog nets = 0.  Ignored: Yes
[06/08 21:57:13    335s] (I)       Number of special nets = 0.  Ignored: Yes
[06/08 21:57:13    335s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[06/08 21:57:13    335s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[06/08 21:57:13    335s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[06/08 21:57:13    335s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[06/08 21:57:13    335s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[06/08 21:57:13    335s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[06/08 21:57:13    335s] (I)       Before initializing Early Global Route syMemory usage = 1423.7 MB
[06/08 21:57:13    335s] (I)       Ndr track 0 does not exist
[06/08 21:57:13    335s] (I)       ---------------------Grid Graph Info--------------------
[06/08 21:57:13    335s] (I)       Routing area        : (0, 0) - (126540, 104720)
[06/08 21:57:13    335s] (I)       Core area           : (20140, 20160) - (106400, 84560)
[06/08 21:57:13    335s] (I)       Site width          :   380  (dbu)
[06/08 21:57:13    335s] (I)       Row height          :  2800  (dbu)
[06/08 21:57:13    335s] (I)       GCell width         :  2800  (dbu)
[06/08 21:57:13    335s] (I)       GCell height        :  2800  (dbu)
[06/08 21:57:13    335s] (I)       Grid                :    45    38    10
[06/08 21:57:13    335s] (I)       Layer numbers       :     1     2     3     4     5     6     7     8     9    10
[06/08 21:57:13    335s] (I)       Vertical capacity   :     0  2800     0  2800     0  2800     0  2800     0  2800
[06/08 21:57:13    335s] (I)       Horizontal capacity :     0     0  2800     0  2800     0  2800     0  2800     0
[06/08 21:57:13    335s] (I)       Default wire width  :   140   140   140   280   280   280   800   800  1600  1600
[06/08 21:57:13    335s] (I)       Default wire space  :   130   140   140   280   280   280   800   800  1600  1600
[06/08 21:57:13    335s] (I)       Default wire pitch  :   270   280   280   560   560   560  1600  1600  3200  3200
[06/08 21:57:13    335s] (I)       Default pitch size  :   270   380   280   560   560   560  1680  1680  3200  3360
[06/08 21:57:13    335s] (I)       First track coord   :     0   190   140   730   700   730  1820  1850  4300  3530
[06/08 21:57:13    335s] (I)       Num tracks per GCell: 10.37  7.37 10.00  5.00  5.00  5.00  1.67  1.67  0.88  0.83
[06/08 21:57:13    335s] (I)       Total num of tracks :     0   333   374   225   186   225    62    74    32    37
[06/08 21:57:13    335s] (I)       Num of masks        :     1     1     1     1     1     1     1     1     1     1
[06/08 21:57:13    335s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0     0     0
[06/08 21:57:13    335s] (I)       --------------------------------------------------------
[06/08 21:57:13    335s] 
[06/08 21:57:13    335s] [NR-eGR] ============ Routing rule table ============
[06/08 21:57:13    335s] [NR-eGR] Rule id: 0  Nets: 696 
[06/08 21:57:13    335s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[06/08 21:57:13    335s] (I)       Pitch:  L1=270  L2=380  L3=280  L4=560  L5=560  L6=560  L7=1680  L8=1680  L9=3200  L10=3360
[06/08 21:57:13    335s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1
[06/08 21:57:13    335s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1
[06/08 21:57:13    335s] [NR-eGR] ========================================
[06/08 21:57:13    335s] [NR-eGR] 
[06/08 21:57:13    335s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[06/08 21:57:13    335s] (I)       blocked tracks on layer2 : = 2592 / 12654 (20.48%)
[06/08 21:57:13    335s] (I)       blocked tracks on layer3 : = 552 / 16830 (3.28%)
[06/08 21:57:13    335s] (I)       blocked tracks on layer4 : = 1896 / 8550 (22.18%)
[06/08 21:57:13    335s] (I)       blocked tracks on layer5 : = 600 / 8370 (7.17%)
[06/08 21:57:13    335s] (I)       blocked tracks on layer6 : = 2112 / 8550 (24.70%)
[06/08 21:57:13    335s] (I)       blocked tracks on layer7 : = 675 / 2790 (24.19%)
[06/08 21:57:13    335s] (I)       blocked tracks on layer8 : = 888 / 2812 (31.58%)
[06/08 21:57:13    335s] (I)       blocked tracks on layer9 : = 982 / 1440 (68.19%)
[06/08 21:57:13    335s] (I)       blocked tracks on layer10 : = 765 / 1406 (54.41%)
[06/08 21:57:13    335s] (I)       After initializing Early Global Route syMemory usage = 1423.7 MB
[06/08 21:57:13    335s] (I)       Finished Loading and Dumping File ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1423.73 MB )
[06/08 21:57:13    335s] (I)       Reset routing kernel
[06/08 21:57:13    335s] (I)       Started Global Routing ( Curr Mem: 1423.73 MB )
[06/08 21:57:13    335s] (I)       ============= Initialization =============
[06/08 21:57:13    335s] (I)       totalPins=2068  totalGlobalPin=1908 (92.26%)
[06/08 21:57:13    335s] (I)       Started Net group 1 ( Curr Mem: 1423.73 MB )
[06/08 21:57:13    335s] (I)       Started Build MST ( Curr Mem: 1423.73 MB )
[06/08 21:57:13    335s] (I)       Generate topology with single threads
[06/08 21:57:13    335s] (I)       Finished Build MST ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1423.73 MB )
[06/08 21:57:13    335s] (I)       total 2D Cap : 56508 = (26808 H, 29700 V)
[06/08 21:57:13    335s] [NR-eGR] Layer group 1: route 696 net(s) in layer range [2, 10]
[06/08 21:57:13    335s] (I)       
[06/08 21:57:13    335s] (I)       ============  Phase 1a Route ============
[06/08 21:57:13    335s] (I)       Started Phase 1a ( Curr Mem: 1423.73 MB )
[06/08 21:57:13    335s] (I)       Started Pattern routing ( Curr Mem: 1423.73 MB )
[06/08 21:57:13    335s] (I)       Finished Pattern routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1423.73 MB )
[06/08 21:57:13    335s] (I)       Usage: 2453 = (1287 H, 1166 V) = (4.80% H, 3.93% V) = (1.802e+03um H, 1.632e+03um V)
[06/08 21:57:13    335s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1423.73 MB )
[06/08 21:57:13    335s] (I)       
[06/08 21:57:13    335s] (I)       ============  Phase 1b Route ============
[06/08 21:57:13    335s] (I)       Started Phase 1b ( Curr Mem: 1423.73 MB )
[06/08 21:57:13    335s] (I)       Usage: 2453 = (1287 H, 1166 V) = (4.80% H, 3.93% V) = (1.802e+03um H, 1.632e+03um V)
[06/08 21:57:13    335s] (I)       Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 3.434200e+03um
[06/08 21:57:13    335s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1423.73 MB )
[06/08 21:57:13    335s] (I)       
[06/08 21:57:13    335s] (I)       ============  Phase 1c Route ============
[06/08 21:57:13    335s] (I)       Started Phase 1c ( Curr Mem: 1423.73 MB )
[06/08 21:57:13    335s] (I)       Usage: 2453 = (1287 H, 1166 V) = (4.80% H, 3.93% V) = (1.802e+03um H, 1.632e+03um V)
[06/08 21:57:13    335s] (I)       Finished Phase 1c ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1423.73 MB )
[06/08 21:57:13    335s] (I)       
[06/08 21:57:13    335s] (I)       ============  Phase 1d Route ============
[06/08 21:57:13    335s] (I)       Started Phase 1d ( Curr Mem: 1423.73 MB )
[06/08 21:57:13    335s] (I)       Usage: 2453 = (1287 H, 1166 V) = (4.80% H, 3.93% V) = (1.802e+03um H, 1.632e+03um V)
[06/08 21:57:13    335s] (I)       Finished Phase 1d ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1423.73 MB )
[06/08 21:57:13    335s] (I)       
[06/08 21:57:13    335s] (I)       ============  Phase 1e Route ============
[06/08 21:57:13    335s] (I)       Started Phase 1e ( Curr Mem: 1423.73 MB )
[06/08 21:57:13    335s] (I)       Started Route legalization ( Curr Mem: 1423.73 MB )
[06/08 21:57:13    335s] (I)       Finished Route legalization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1423.73 MB )
[06/08 21:57:13    335s] (I)       Usage: 2453 = (1287 H, 1166 V) = (4.80% H, 3.93% V) = (1.802e+03um H, 1.632e+03um V)
[06/08 21:57:13    335s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 3.434200e+03um
[06/08 21:57:13    335s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1423.73 MB )
[06/08 21:57:13    335s] (I)       Started Layer assignment ( Curr Mem: 1423.73 MB )
[06/08 21:57:13    335s] (I)       Current Layer assignment [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1423.73 MB )
[06/08 21:57:13    335s] (I)       Running layer assignment with 1 threads
[06/08 21:57:13    335s] (I)       Finished Layer assignment ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1423.73 MB )
[06/08 21:57:13    335s] (I)       Finished Net group 1 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1423.73 MB )
[06/08 21:57:13    335s] (I)       
[06/08 21:57:13    335s] (I)       ============  Phase 1l Route ============
[06/08 21:57:13    335s] (I)       Started Phase 1l ( Curr Mem: 1423.73 MB )
[06/08 21:57:13    335s] (I)       Finished Phase 1l ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1423.73 MB )
[06/08 21:57:13    335s] (I)       
[06/08 21:57:13    335s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[06/08 21:57:13    335s] [NR-eGR]                        OverCon            
[06/08 21:57:13    335s] [NR-eGR]                         #Gcell     %Gcell
[06/08 21:57:13    335s] [NR-eGR]       Layer                (1)    OverCon 
[06/08 21:57:13    335s] [NR-eGR] ----------------------------------------------
[06/08 21:57:13    335s] [NR-eGR]  metal1  (1)         0( 0.00%)   ( 0.00%) 
[06/08 21:57:13    335s] [NR-eGR]  metal2  (2)         2( 0.12%)   ( 0.12%) 
[06/08 21:57:13    335s] [NR-eGR]  metal3  (3)         0( 0.00%)   ( 0.00%) 
[06/08 21:57:13    335s] [NR-eGR]  metal4  (4)         0( 0.00%)   ( 0.00%) 
[06/08 21:57:13    335s] [NR-eGR]  metal5  (5)         0( 0.00%)   ( 0.00%) 
[06/08 21:57:13    335s] [NR-eGR]  metal6  (6)         0( 0.00%)   ( 0.00%) 
[06/08 21:57:13    335s] [NR-eGR]  metal7  (7)         0( 0.00%)   ( 0.00%) 
[06/08 21:57:13    335s] [NR-eGR]  metal8  (8)         0( 0.00%)   ( 0.00%) 
[06/08 21:57:13    335s] [NR-eGR]  metal9  (9)         0( 0.00%)   ( 0.00%) 
[06/08 21:57:13    335s] [NR-eGR] metal10 (10)         0( 0.00%)   ( 0.00%) 
[06/08 21:57:13    335s] [NR-eGR] ----------------------------------------------
[06/08 21:57:13    335s] [NR-eGR] Total                2( 0.02%)   ( 0.02%) 
[06/08 21:57:13    335s] [NR-eGR] 
[06/08 21:57:13    335s] (I)       Finished Global Routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1423.73 MB )
[06/08 21:57:13    335s] (I)       total 2D Cap : 57072 = (26893 H, 30179 V)
[06/08 21:57:13    335s] [NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[06/08 21:57:13    335s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[06/08 21:57:13    335s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1423.73 MB )
[06/08 21:57:13    335s] OPERPROF: Starting HotSpotCal at level 1, MEM:1423.7M
[06/08 21:57:13    335s] [hotspot] +------------+---------------+---------------+
[06/08 21:57:13    335s] [hotspot] |            |   max hotspot | total hotspot |
[06/08 21:57:13    335s] [hotspot] +------------+---------------+---------------+
[06/08 21:57:13    335s] [hotspot] | normalized |          0.00 |          0.00 |
[06/08 21:57:13    335s] [hotspot] +------------+---------------+---------------+
[06/08 21:57:13    335s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[06/08 21:57:13    335s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[06/08 21:57:13    335s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.000, REAL:0.000, MEM:1423.7M
[06/08 21:57:13    335s] Reported timing to dir ./timingReports
[06/08 21:57:13    335s] **optDesign ... cpu = 0:00:01, real = 0:00:02, mem = 1206.1M, totSessionCpu=0:05:36 **
[06/08 21:57:13    335s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1423.8M
[06/08 21:57:13    335s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.000, REAL:0.003, MEM:1423.8M
[06/08 21:57:13    335s] Running 'saveTimingGraph -compress -file /tmp/innovus_temp_11176_nc-csuaf4-l01.apporto.com_c11879_csufresno_JAf0yZ/opt_timing_graph_fht9rv/timingGraph.tgz -dir /tmp/innovus_temp_11176_nc-csuaf4-l01.apporto.com_c11879_csufresno_JAf0yZ/opt_timing_graph_fht9rv -prefix timingGraph'
[06/08 21:57:13    335s] Done saveTimingGraph
[06/08 21:57:13    335s] Starting delay calculation for Hold views
[06/08 21:57:13    335s] #################################################################################
[06/08 21:57:13    335s] # Design Stage: PreRoute
[06/08 21:57:13    335s] # Design Name: tile_pe
[06/08 21:57:13    335s] # Design Mode: 45nm
[06/08 21:57:13    335s] # Analysis Mode: MMMC Non-OCV 
[06/08 21:57:13    335s] # Parasitics Mode: No SPEF/RCDB
[06/08 21:57:13    335s] # Signoff Settings: SI Off 
[06/08 21:57:13    335s] #################################################################################
[06/08 21:57:13    335s] Calculate delays in BcWc mode...
[06/08 21:57:13    335s] Topological Sorting (REAL = 0:00:00.0, MEM = 1438.1M, InitMEM = 1438.1M)
[06/08 21:57:13    335s] Start delay calculation (fullDC) (1 T). (MEM=1438.07)
[06/08 21:57:13    335s] *** Calculating scaling factor for fast libraries using the default operating condition of each library.
[06/08 21:57:13    335s] End AAE Lib Interpolated Model. (MEM=1454.27 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[06/08 21:57:13    335s] Total number of fetched objects 770
[06/08 21:57:13    335s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[06/08 21:57:13    335s] End delay calculation. (MEM=1442.08 CPU=0:00:00.1 REAL=0:00:00.0)
[06/08 21:57:13    335s] End delay calculation (fullDC). (MEM=1442.08 CPU=0:00:00.1 REAL=0:00:00.0)
[06/08 21:57:13    335s] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 1442.1M) ***
[06/08 21:57:13    335s] *** Done Building Timing Graph (cpu=0:00:00.1 real=0:00:00.0 totSessionCpu=0:05:36 mem=1442.1M)
[06/08 21:57:13    336s] Running 'restoreTimingGraph -file /tmp/innovus_temp_11176_nc-csuaf4-l01.apporto.com_c11879_csufresno_JAf0yZ/opt_timing_graph_fht9rv/timingGraph.tgz -dir /tmp/innovus_temp_11176_nc-csuaf4-l01.apporto.com_c11879_csufresno_JAf0yZ/opt_timing_graph_fht9rv -prefix timingGraph'
[06/08 21:57:13    336s] Done restoreTimingGraph
[06/08 21:57:14    336s] 
------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 worst 
Hold  views included:
 fast 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.001  |  0.001  |  0.213  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   136   |   48    |   136   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.099  |  0.011  | -0.099  |
|           TNS (ns):| -4.716  |  0.000  | -4.716  |
|    Violating Paths:|   48    |    0    |   48    |
|          All Paths:|   136   |   48    |   136   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 68.378%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
*** Final Summary (holdfix) CPU=0:00:00.7, REAL=0:00:01.0, MEM=1412.0M
[06/08 21:57:14    336s] **optDesign ... cpu = 0:00:02, real = 0:00:03, mem = 1207.8M, totSessionCpu=0:05:36 **
[06/08 21:57:14    336s] *** Finished optDesign ***
[06/08 21:57:14    336s] Info: pop threads available for lower-level modules during optimization.
[06/08 21:57:14    336s] Deleting Lib Analyzer.
[06/08 21:57:14    336s] Info: Destroy the CCOpt slew target map.
[06/08 21:57:14    336s] clean pInstBBox. size 0
[06/08 21:57:14    336s] All LLGs are deleted
[06/08 21:57:14    336s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1412.0M
[06/08 21:57:14    336s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1412.0M
[06/08 21:57:14    336s] 
[06/08 21:57:14    336s] =============================================================================================
[06/08 21:57:14    336s]  Final TAT Report for optDesign
[06/08 21:57:14    336s] =============================================================================================
[06/08 21:57:14    336s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[06/08 21:57:14    336s] ---------------------------------------------------------------------------------------------
[06/08 21:57:14    336s] [ HoldOpt                ]      1   0:00:00.9  (  37.0 % )     0:00:01.1 /  0:00:01.1    1.0
[06/08 21:57:14    336s] [ ViewPruning            ]      8   0:00:00.0  (   0.6 % )     0:00:00.0 /  0:00:00.0    0.6
[06/08 21:57:14    336s] [ TimingUpdate           ]      9   0:00:00.0  (   0.8 % )     0:00:00.2 /  0:00:00.3    1.0
[06/08 21:57:14    336s] [ FullDelayCalc          ]      2   0:00:00.2  (   8.9 % )     0:00:00.2 /  0:00:00.2    1.0
[06/08 21:57:14    336s] [ OptSummaryReport       ]      2   0:00:00.4  (  15.9 % )     0:00:01.1 /  0:00:00.7    0.6
[06/08 21:57:14    336s] [ TimingReport           ]      4   0:00:00.0  (   1.1 % )     0:00:00.0 /  0:00:00.0    0.7
[06/08 21:57:14    336s] [ DrvReport              ]      2   0:00:00.4  (  17.9 % )     0:00:00.4 /  0:00:00.0    0.0
[06/08 21:57:14    336s] [ GenerateReports        ]      2   0:00:00.1  (   5.3 % )     0:00:00.1 /  0:00:00.1    1.0
[06/08 21:57:14    336s] [ MISC                   ]          0:00:00.3  (  12.5 % )     0:00:00.3 /  0:00:00.3    1.1
[06/08 21:57:14    336s] ---------------------------------------------------------------------------------------------
[06/08 21:57:14    336s]  optDesign TOTAL                    0:00:02.5  ( 100.0 % )     0:00:02.5 /  0:00:02.1    0.8
[06/08 21:57:14    336s] ---------------------------------------------------------------------------------------------
[06/08 21:57:14    336s] 
[06/08 21:57:14    336s] Deleting Cell Server ...
[06/08 21:57:29    337s] <CMD> getCTSMode -engine -quiet
[06/08 21:57:35    337s] <CMD> setOptMode -fixCap false -fixTran false -fixFanoutLoad false
[06/08 21:57:35    337s] <CMD> optDesign -postCTS -hold -incr
[06/08 21:57:35    337s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1123.2M, totSessionCpu=0:05:37 **
[06/08 21:57:35    337s] **WARN: (IMPOPT-576):	109 nets have unplaced terms. 
[06/08 21:57:35    337s] Type 'man IMPOPT-576' for more detail.
[06/08 21:57:35    337s] **INFO: User settings:
[06/08 21:57:35    337s] setDesignMode -process                            45
[06/08 21:57:35    337s] setExtractRCMode -coupling_c_th                   0.1
[06/08 21:57:35    337s] setExtractRCMode -engine                          preRoute
[06/08 21:57:35    337s] setExtractRCMode -relative_c_th                   1
[06/08 21:57:35    337s] setExtractRCMode -total_c_th                      0
[06/08 21:57:35    337s] setUsefulSkewMode -ecoRoute                       false
[06/08 21:57:35    337s] setUsefulSkewMode -maxAllowedDelay                1
[06/08 21:57:35    337s] setUsefulSkewMode -maxSkew                        false
[06/08 21:57:35    337s] setUsefulSkewMode -noBoundary                     false
[06/08 21:57:35    337s] setUsefulSkewMode -useCells                       {BUF_X1 BUF_X2 BUF_X4 BUF_X8 BUF_X16 BUF_X32 CLKBUF_X1 CLKBUF_X2 CLKBUF_X3 INV_X1 INV_X2 INV_X4 INV_X8 INV_X16 INV_X32}
[06/08 21:57:35    337s] setDelayCalMode -enable_high_fanout               true
[06/08 21:57:35    337s] setDelayCalMode -eng_copyNetPropToNewNet          true
[06/08 21:57:35    337s] setDelayCalMode -engine                           aae
[06/08 21:57:35    337s] setDelayCalMode -ignoreNetLoad                    false
[06/08 21:57:35    337s] setOptMode -activeSetupViews                      { worst }
[06/08 21:57:35    337s] setOptMode -allEndPoints                          false
[06/08 21:57:35    337s] setOptMode -autoSetupViews                        { worst}
[06/08 21:57:35    337s] setOptMode -autoTDGRSetupViews                    { worst}
[06/08 21:57:35    337s] setOptMode -drcMargin                             0
[06/08 21:57:35    337s] setOptMode -effort                                high
[06/08 21:57:35    337s] setOptMode -fixCap                                false
[06/08 21:57:35    337s] setOptMode -fixDrc                                true
[06/08 21:57:35    337s] setOptMode -fixFanoutLoad                         false
[06/08 21:57:35    337s] setOptMode -fixTran                               false
[06/08 21:57:35    337s] setOptMode -holdTargetSlack                       -0.2
[06/08 21:57:35    337s] setOptMode -leakageToDynamicRatio                 1
[06/08 21:57:35    337s] setOptMode -maxDensity                            0.85
[06/08 21:57:35    337s] setOptMode -optimizeFF                            true
[06/08 21:57:35    337s] setOptMode -powerEffort                           none
[06/08 21:57:35    337s] setOptMode -preserveAllSequential                 false
[06/08 21:57:35    337s] setOptMode -reclaimArea                           true
[06/08 21:57:35    337s] setOptMode -setupTargetSlack                      0
[06/08 21:57:35    337s] setOptMode -simplifyNetlist                       true
[06/08 21:57:35    337s] setOptMode -usefulSkew                            true
[06/08 21:57:35    337s] setAnalysisMode -checkType                        setup
[06/08 21:57:35    337s] setAnalysisMode -clkSrcPath                       true
[06/08 21:57:35    337s] setAnalysisMode -clockPropagation                 sdcControl
[06/08 21:57:35    337s] setAnalysisMode -skew                             true
[06/08 21:57:35    337s] setAnalysisMode -usefulSkew                       true
[06/08 21:57:35    337s] setRouteMode -earlyGlobalHonorMsvRouteConstraint  false
[06/08 21:57:35    337s] setRouteMode -earlyGlobalRoutePartitionPinGuide   true
[06/08 21:57:35    337s] 
[06/08 21:57:35    337s] GigaOpt running with 1 threads.
[06/08 21:57:35    337s] Info: 1 threads available for lower-level modules during optimization.
[06/08 21:57:35    337s] Creating Cell Server ...(0, 0, 0, 0)
[06/08 21:57:35    337s] Summary for sequential cells identification: 
[06/08 21:57:35    337s]   Identified SBFF number: 16
[06/08 21:57:35    337s]   Identified MBFF number: 0
[06/08 21:57:35    337s]   Identified SB Latch number: 0
[06/08 21:57:35    337s]   Identified MB Latch number: 0
[06/08 21:57:35    337s]   Not identified SBFF number: 0
[06/08 21:57:35    337s]   Not identified MBFF number: 0
[06/08 21:57:35    337s]   Not identified SB Latch number: 0
[06/08 21:57:35    337s]   Not identified MB Latch number: 0
[06/08 21:57:35    337s]   Number of sequential cells which are not FFs: 13
[06/08 21:57:35    337s]  Visiting view : worst
[06/08 21:57:35    337s]    : PowerDomain = none : Weighted F : unweighted  = 8.40 (1.000) with rcCorner = 0
[06/08 21:57:35    337s]    : PowerDomain = none : Weighted F : unweighted  = 6.60 (1.000) with rcCorner = -1
[06/08 21:57:35    337s]  Visiting view : fast
[06/08 21:57:35    337s]    : PowerDomain = none : Weighted F : unweighted  = 6.00 (1.000) with rcCorner = 0
[06/08 21:57:35    337s]    : PowerDomain = none : Weighted F : unweighted  = 4.50 (1.000) with rcCorner = -1
[06/08 21:57:35    337s]  Setting StdDelay to 8.40
[06/08 21:57:35    337s] Creating Cell Server, finished. 
[06/08 21:57:35    337s] 
[06/08 21:57:35    337s] Need call spDPlaceInit before registerPrioInstLoc.
[06/08 21:57:35    337s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:57:35    337s] OPERPROF: Starting DPlace-Init at level 1, MEM:1335.0M
[06/08 21:57:35    337s] #spOpts: N=45 mergeVia=F 
[06/08 21:57:35    337s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1335.0M
[06/08 21:57:35    337s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1335.0M
[06/08 21:57:35    337s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[06/08 21:57:35    337s] Fast DP-INIT is on for default
[06/08 21:57:35    337s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[06/08 21:57:35    337s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.010, REAL:0.006, MEM:1351.7M
[06/08 21:57:35    337s] OPERPROF:     Starting CMU at level 3, MEM:1351.7M
[06/08 21:57:35    337s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:1351.7M
[06/08 21:57:35    337s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.006, MEM:1351.7M
[06/08 21:57:35    337s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1351.7MB).
[06/08 21:57:35    337s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.008, MEM:1351.7M
[06/08 21:57:35    337s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:57:35    337s] 
[06/08 21:57:35    337s] Creating Lib Analyzer ...
[06/08 21:57:35    337s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:57:35    337s] Total number of usable buffers from Lib Analyzer: 9 ( CLKBUF_X1 BUF_X1 CLKBUF_X2 BUF_X2 CLKBUF_X3 BUF_X4 BUF_X8 BUF_X16 BUF_X32)
[06/08 21:57:35    337s] Total number of usable inverters from Lib Analyzer: 6 ( INV_X1 INV_X2 INV_X4 INV_X8 INV_X16 INV_X32)
[06/08 21:57:35    337s] Total number of usable delay cells from Lib Analyzer: 0 ()
[06/08 21:57:35    337s] 
[06/08 21:57:35    337s] {RT default_rc_corner 0 10 10 {4 1} {7 0} {9 0} 3}
[06/08 21:57:35    337s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:05:38 mem=1351.7M
[06/08 21:57:35    337s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:05:38 mem=1351.7M
[06/08 21:57:35    337s] Creating Lib Analyzer, finished. 
[06/08 21:57:35    337s] **WARN: (IMPOPT-665):	core_row[3] : Net has unplaced terms or is connected to uplaced instances in design. 
[06/08 21:57:35    337s] Type 'man IMPOPT-665' for more detail.
[06/08 21:57:35    337s] **WARN: (IMPOPT-665):	core_row[2] : Net has unplaced terms or is connected to uplaced instances in design. 
[06/08 21:57:35    337s] Type 'man IMPOPT-665' for more detail.
[06/08 21:57:35    337s] **WARN: (IMPOPT-665):	core_row[1] : Net has unplaced terms or is connected to uplaced instances in design. 
[06/08 21:57:35    337s] Type 'man IMPOPT-665' for more detail.
[06/08 21:57:35    337s] **WARN: (IMPOPT-665):	core_row[0] : Net has unplaced terms or is connected to uplaced instances in design. 
[06/08 21:57:35    337s] Type 'man IMPOPT-665' for more detail.
[06/08 21:57:35    337s] **WARN: (IMPOPT-665):	core_col[3] : Net has unplaced terms or is connected to uplaced instances in design. 
[06/08 21:57:35    337s] Type 'man IMPOPT-665' for more detail.
[06/08 21:57:35    337s] **WARN: (IMPOPT-665):	core_col[2] : Net has unplaced terms or is connected to uplaced instances in design. 
[06/08 21:57:35    337s] Type 'man IMPOPT-665' for more detail.
[06/08 21:57:35    337s] **WARN: (IMPOPT-665):	core_col[1] : Net has unplaced terms or is connected to uplaced instances in design. 
[06/08 21:57:35    337s] Type 'man IMPOPT-665' for more detail.
[06/08 21:57:35    337s] **WARN: (IMPOPT-665):	core_col[0] : Net has unplaced terms or is connected to uplaced instances in design. 
[06/08 21:57:35    337s] Type 'man IMPOPT-665' for more detail.
[06/08 21:57:35    337s] **WARN: (IMPOPT-665):	cfg_addr[7] : Net has unplaced terms or is connected to uplaced instances in design. 
[06/08 21:57:35    337s] Type 'man IMPOPT-665' for more detail.
[06/08 21:57:35    337s] **WARN: (IMPOPT-665):	cfg_addr[6] : Net has unplaced terms or is connected to uplaced instances in design. 
[06/08 21:57:35    337s] Type 'man IMPOPT-665' for more detail.
[06/08 21:57:35    337s] **WARN: (IMPOPT-665):	cfg_addr[5] : Net has unplaced terms or is connected to uplaced instances in design. 
[06/08 21:57:35    337s] Type 'man IMPOPT-665' for more detail.
[06/08 21:57:35    337s] **WARN: (IMPOPT-665):	cfg_addr[4] : Net has unplaced terms or is connected to uplaced instances in design. 
[06/08 21:57:35    337s] Type 'man IMPOPT-665' for more detail.
[06/08 21:57:35    337s] **WARN: (IMPOPT-665):	cfg_addr[3] : Net has unplaced terms or is connected to uplaced instances in design. 
[06/08 21:57:35    337s] Type 'man IMPOPT-665' for more detail.
[06/08 21:57:35    337s] **WARN: (IMPOPT-665):	cfg_addr[2] : Net has unplaced terms or is connected to uplaced instances in design. 
[06/08 21:57:35    337s] Type 'man IMPOPT-665' for more detail.
[06/08 21:57:35    337s] **WARN: (IMPOPT-665):	cfg_addr[1] : Net has unplaced terms or is connected to uplaced instances in design. 
[06/08 21:57:35    337s] Type 'man IMPOPT-665' for more detail.
[06/08 21:57:35    337s] **WARN: (IMPOPT-665):	cfg_addr[0] : Net has unplaced terms or is connected to uplaced instances in design. 
[06/08 21:57:35    337s] Type 'man IMPOPT-665' for more detail.
[06/08 21:57:35    337s] **WARN: (IMPOPT-665):	cfg_data[7] : Net has unplaced terms or is connected to uplaced instances in design. 
[06/08 21:57:35    337s] Type 'man IMPOPT-665' for more detail.
[06/08 21:57:35    337s] **WARN: (IMPOPT-665):	cfg_data[6] : Net has unplaced terms or is connected to uplaced instances in design. 
[06/08 21:57:35    337s] Type 'man IMPOPT-665' for more detail.
[06/08 21:57:35    337s] **WARN: (IMPOPT-665):	cfg_data[5] : Net has unplaced terms or is connected to uplaced instances in design. 
[06/08 21:57:35    337s] Type 'man IMPOPT-665' for more detail.
[06/08 21:57:35    337s] **WARN: (IMPOPT-665):	cfg_data[4] : Net has unplaced terms or is connected to uplaced instances in design. 
[06/08 21:57:35    337s] Type 'man IMPOPT-665' for more detail.
[06/08 21:57:35    337s] **WARN: (EMS-27):	Message (IMPOPT-665) has exceeded the current message display limit of 20.
[06/08 21:57:35    337s] To increase the message display limit, refer to the product command reference manual.
[06/08 21:57:35    337s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1081.7M, totSessionCpu=0:05:38 **
[06/08 21:57:35    337s] **WARN: (IMPOPT-3328):	The -incr option is ignored with -hold option.*** optDesign -postCTS ***
[06/08 21:57:35    337s] DRC Margin: user margin 0.0
[06/08 21:57:35    337s] Hold Target Slack: user slack -0.2
[06/08 21:57:35    337s] Setup Target Slack: user slack 0;
[06/08 21:57:35    337s] setUsefulSkewMode -ecoRoute false
[06/08 21:57:35    337s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1311.7M
[06/08 21:57:35    337s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.000, REAL:0.003, MEM:1311.7M
[06/08 21:57:35    337s] Deleting Cell Server ...
[06/08 21:57:35    337s] Deleting Lib Analyzer.
[06/08 21:57:35    337s] Creating Cell Server ...(0, 0, 0, 0)
[06/08 21:57:35    337s] Summary for sequential cells identification: 
[06/08 21:57:35    337s]   Identified SBFF number: 16
[06/08 21:57:35    337s]   Identified MBFF number: 0
[06/08 21:57:35    337s]   Identified SB Latch number: 0
[06/08 21:57:35    337s]   Identified MB Latch number: 0
[06/08 21:57:35    337s]   Not identified SBFF number: 0
[06/08 21:57:35    337s]   Not identified MBFF number: 0
[06/08 21:57:35    337s]   Not identified SB Latch number: 0
[06/08 21:57:35    337s]   Not identified MB Latch number: 0
[06/08 21:57:35    337s]   Number of sequential cells which are not FFs: 13
[06/08 21:57:35    337s]  Visiting view : worst
[06/08 21:57:35    337s]    : PowerDomain = none : Weighted F : unweighted  = 8.40 (1.000) with rcCorner = 0
[06/08 21:57:35    337s]    : PowerDomain = none : Weighted F : unweighted  = 6.60 (1.000) with rcCorner = -1
[06/08 21:57:35    337s]  Visiting view : fast
[06/08 21:57:35    337s]    : PowerDomain = none : Weighted F : unweighted  = 6.00 (1.000) with rcCorner = 0
[06/08 21:57:35    337s]    : PowerDomain = none : Weighted F : unweighted  = 4.50 (1.000) with rcCorner = -1
[06/08 21:57:35    337s]  Setting StdDelay to 8.40
[06/08 21:57:35    337s] Creating Cell Server, finished. 
[06/08 21:57:35    337s] 
[06/08 21:57:35    337s] Deleting Cell Server ...
[06/08 21:57:35    337s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:57:35    337s] All LLGs are deleted
[06/08 21:57:35    337s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1311.7M
[06/08 21:57:35    337s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1311.7M
[06/08 21:57:35    337s] Start to check current routing status for nets...
[06/08 21:57:35    337s] All nets are already routed correctly.
[06/08 21:57:35    337s] End to check current routing status for nets (mem=1311.7M)
[06/08 21:57:35    337s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[06/08 21:57:35    337s] ### Creating PhyDesignMc. totSessionCpu=0:05:38 mem=1311.7M
[06/08 21:57:35    337s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[06/08 21:57:35    337s] OPERPROF: Starting DPlace-Init at level 1, MEM:1311.7M
[06/08 21:57:35    337s] #spOpts: N=45 mergeVia=F 
[06/08 21:57:35    337s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1311.7M
[06/08 21:57:35    337s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1311.7M
[06/08 21:57:35    337s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[06/08 21:57:35    337s] Fast DP-INIT is on for default
[06/08 21:57:35    337s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[06/08 21:57:35    337s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.010, REAL:0.005, MEM:1311.7M
[06/08 21:57:35    337s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.005, MEM:1311.7M
[06/08 21:57:35    337s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1311.7MB).
[06/08 21:57:35    337s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.006, MEM:1311.7M
[06/08 21:57:35    337s] TotalInstCnt at PhyDesignMc Initialization: 627
[06/08 21:57:35    337s] ### Creating PhyDesignMc, finished. totSessionCpu=0:05:38 mem=1311.7M
[06/08 21:57:35    337s] TotalInstCnt at PhyDesignMc Destruction: 627
[06/08 21:57:35    337s] GigaOpt Hold Optimizer is used
[06/08 21:57:35    337s] End AAE Lib Interpolated Model. (MEM=1311.7 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[06/08 21:57:35    337s] 
[06/08 21:57:35    337s] Creating Lib Analyzer ...
[06/08 21:57:35    337s] Creating Cell Server ...(0, 0, 0, 0)
[06/08 21:57:35    337s] Summary for sequential cells identification: 
[06/08 21:57:35    337s]   Identified SBFF number: 16
[06/08 21:57:35    337s]   Identified MBFF number: 0
[06/08 21:57:35    337s]   Identified SB Latch number: 0
[06/08 21:57:35    337s]   Identified MB Latch number: 0
[06/08 21:57:35    337s]   Not identified SBFF number: 0
[06/08 21:57:35    337s]   Not identified MBFF number: 0
[06/08 21:57:35    337s]   Not identified SB Latch number: 0
[06/08 21:57:35    337s]   Not identified MB Latch number: 0
[06/08 21:57:35    337s]   Number of sequential cells which are not FFs: 13
[06/08 21:57:35    337s]  Visiting view : worst
[06/08 21:57:35    337s]    : PowerDomain = none : Weighted F : unweighted  = 8.40 (1.000) with rcCorner = 0
[06/08 21:57:35    337s]    : PowerDomain = none : Weighted F : unweighted  = 6.60 (1.000) with rcCorner = -1
[06/08 21:57:35    337s]  Visiting view : fast
[06/08 21:57:35    337s]    : PowerDomain = none : Weighted F : unweighted  = 6.00 (1.000) with rcCorner = 0
[06/08 21:57:35    337s]    : PowerDomain = none : Weighted F : unweighted  = 4.50 (1.000) with rcCorner = -1
[06/08 21:57:35    337s]  Setting StdDelay to 8.40
[06/08 21:57:35    337s] Creating Cell Server, finished. 
[06/08 21:57:35    337s] 
[06/08 21:57:35    337s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:57:35    337s] Total number of usable buffers from Lib Analyzer: 9 ( CLKBUF_X1 BUF_X1 CLKBUF_X2 BUF_X2 CLKBUF_X3 BUF_X4 BUF_X8 BUF_X16 BUF_X32)
[06/08 21:57:35    337s] Total number of usable inverters from Lib Analyzer: 6 ( INV_X1 INV_X2 INV_X4 INV_X8 INV_X16 INV_X32)
[06/08 21:57:35    337s] Total number of usable delay cells from Lib Analyzer: 0 ()
[06/08 21:57:35    337s] 
[06/08 21:57:35    337s] {RT default_rc_corner 0 10 10 {4 1} {7 0} {9 0} 3}
[06/08 21:57:35    337s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:05:38 mem=1311.7M
[06/08 21:57:35    337s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:05:38 mem=1311.7M
[06/08 21:57:35    337s] Creating Lib Analyzer, finished. 
[06/08 21:57:35    337s] Starting initialization (fixHold) cpu=0:00:00.0 real=0:00:00.0 totSessionCpu=0:05:38 mem=1311.7M ***
[06/08 21:57:35    337s] Effort level <high> specified for reg2reg path_group
[06/08 21:57:35    337s] Running 'saveTimingGraph -compress -file /tmp/innovus_temp_11176_nc-csuaf4-l01.apporto.com_c11879_csufresno_JAf0yZ/opt_timing_graph_f68sIb/timingGraph.tgz -dir /tmp/innovus_temp_11176_nc-csuaf4-l01.apporto.com_c11879_csufresno_JAf0yZ/opt_timing_graph_f68sIb -prefix timingGraph'
[06/08 21:57:35    337s] Done saveTimingGraph
[06/08 21:57:35    338s] Starting delay calculation for Hold views
[06/08 21:57:35    338s] #################################################################################
[06/08 21:57:35    338s] # Design Stage: PreRoute
[06/08 21:57:35    338s] # Design Name: tile_pe
[06/08 21:57:35    338s] # Design Mode: 45nm
[06/08 21:57:35    338s] # Analysis Mode: MMMC Non-OCV 
[06/08 21:57:35    338s] # Parasitics Mode: No SPEF/RCDB
[06/08 21:57:35    338s] # Signoff Settings: SI Off 
[06/08 21:57:35    338s] #################################################################################
[06/08 21:57:35    338s] Calculate delays in BcWc mode...
[06/08 21:57:35    338s] Topological Sorting (REAL = 0:00:00.0, MEM = 1328.0M, InitMEM = 1328.0M)
[06/08 21:57:35    338s] Start delay calculation (fullDC) (1 T). (MEM=1328.02)
[06/08 21:57:35    338s] *** Calculating scaling factor for fast libraries using the default operating condition of each library.
[06/08 21:57:35    338s] End AAE Lib Interpolated Model. (MEM=1344.22 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[06/08 21:57:35    338s] Total number of fetched objects 770
[06/08 21:57:35    338s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[06/08 21:57:35    338s] End delay calculation. (MEM=1331.29 CPU=0:00:00.1 REAL=0:00:00.0)
[06/08 21:57:35    338s] End delay calculation (fullDC). (MEM=1331.29 CPU=0:00:00.1 REAL=0:00:00.0)
[06/08 21:57:35    338s] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 1331.3M) ***
[06/08 21:57:35    338s] *** Done Building Timing Graph (cpu=0:00:00.1 real=0:00:00.0 totSessionCpu=0:05:38 mem=1331.3M)
[06/08 21:57:35    338s] 
[06/08 21:57:35    338s] Active hold views:
[06/08 21:57:35    338s]  fast
[06/08 21:57:35    338s]   Dominating endpoints: 0
[06/08 21:57:35    338s]   Dominating TNS: -0.000
[06/08 21:57:35    338s] 
[06/08 21:57:35    338s] Done building cte hold timing graph (fixHold) cpu=0:00:00.3 real=0:00:00.0 totSessionCpu=0:05:38 mem=1346.6M ***
[06/08 21:57:35    338s] Done building hold timer [1 node(s), 0 edge(s), 1 view(s)] (fixHold) cpu=0:00:00.3 real=0:00:00.0 totSessionCpu=0:05:38 mem=1346.6M ***
[06/08 21:57:35    338s] Running 'restoreTimingGraph -file /tmp/innovus_temp_11176_nc-csuaf4-l01.apporto.com_c11879_csufresno_JAf0yZ/opt_timing_graph_f68sIb/timingGraph.tgz -dir /tmp/innovus_temp_11176_nc-csuaf4-l01.apporto.com_c11879_csufresno_JAf0yZ/opt_timing_graph_f68sIb -prefix timingGraph'
[06/08 21:57:36    338s] Done restoreTimingGraph
[06/08 21:57:36    338s] Done building cte setup timing graph (fixHold) cpu=0:00:00.5 real=0:00:01.0 totSessionCpu=0:05:38 mem=1375.6M ***
[06/08 21:57:36    338s] *info: category slack lower bound [L 0.0] default
[06/08 21:57:36    338s] *info: category slack lower bound [H 0.0] reg2reg 
[06/08 21:57:36    338s] --------------------------------------------------- 
[06/08 21:57:36    338s]    Setup Violation Summary with Target Slack (0.000 ns)
[06/08 21:57:36    338s] --------------------------------------------------- 
[06/08 21:57:36    338s]          WNS    reg2regWNS
[06/08 21:57:36    338s]     0.001 ns      0.001 ns
[06/08 21:57:36    338s] --------------------------------------------------- 
[06/08 21:57:36    338s] 
[06/08 21:57:36    338s] *Info: minBufDelay = 20.2 ps, libStdDelay = 8.4 ps, minBufSize = 3192000 (3.0)
[06/08 21:57:36    338s] *Info: worst delay setup view: worst
[06/08 21:57:36    338s] Footprint list for hold buffering (delay unit: ps)
[06/08 21:57:36    338s] =================================================================
[06/08 21:57:36    338s] *Info:  holdDelay delayRatio IGArea drvRes cellname(iterm,oterm)
[06/08 21:57:36    338s] ------------------------------------------------------------------
[06/08 21:57:36    338s] *Info:       13.9       1.54    3.0  16.23 BUF_X1 (A,Z)
[06/08 21:57:36    338s] *Info:       18.4       1.54    3.0  23.84 CLKBUF_X1 (A,Z)
[06/08 21:57:36    338s] *Info:       14.4       1.44    4.0   8.11 BUF_X2 (A,Z)
[06/08 21:57:36    338s] *Info:       17.8       1.41    4.0  11.91 CLKBUF_X2 (A,Z)
[06/08 21:57:36    338s] *Info:       18.0       1.44    5.0   8.01 CLKBUF_X3 (A,Z)
[06/08 21:57:36    338s] *Info:       13.6       1.49    7.0   4.07 BUF_X4 (A,Z)
[06/08 21:57:36    338s] *Info:       14.5       1.48   13.0   2.05 BUF_X8 (A,Z)
[06/08 21:57:36    338s] *Info:       14.6       1.47   25.0   1.03 BUF_X16 (A,Z)
[06/08 21:57:36    338s] *Info:       15.1       1.48   49.0   0.54 BUF_X32 (A,Z)
[06/08 21:57:36    338s] =================================================================
[06/08 21:57:36    338s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1375.6M
[06/08 21:57:36    338s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.000, REAL:0.003, MEM:1375.6M
[06/08 21:57:36    338s] 
------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 worst
Hold  views included:
 fast

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.001  |  0.001  |  0.213  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   136   |   48    |   136   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.099  |  0.011  | -0.099  |
|           TNS (ns):| -4.716  |  0.000  | -4.716  |
|    Violating Paths:|   48    |    0    |   48    |
|          All Paths:|   136   |   48    |   136   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 68.378%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
Deleting Cell Server ...
[06/08 21:57:36    338s] Deleting Lib Analyzer.
[06/08 21:57:36    338s] Creating Cell Server ...(0, 0, 0, 0)
[06/08 21:57:36    338s] Summary for sequential cells identification: 
[06/08 21:57:36    338s]   Identified SBFF number: 16
[06/08 21:57:36    338s]   Identified MBFF number: 0
[06/08 21:57:36    338s]   Identified SB Latch number: 0
[06/08 21:57:36    338s]   Identified MB Latch number: 0
[06/08 21:57:36    338s]   Not identified SBFF number: 0
[06/08 21:57:36    338s]   Not identified MBFF number: 0
[06/08 21:57:36    338s]   Not identified SB Latch number: 0
[06/08 21:57:36    338s]   Not identified MB Latch number: 0
[06/08 21:57:36    338s]   Number of sequential cells which are not FFs: 13
[06/08 21:57:36    338s]  Visiting view : worst
[06/08 21:57:36    338s]    : PowerDomain = none : Weighted F : unweighted  = 8.40 (1.000) with rcCorner = 0
[06/08 21:57:36    338s]    : PowerDomain = none : Weighted F : unweighted  = 6.60 (1.000) with rcCorner = -1
[06/08 21:57:36    338s]  Visiting view : fast
[06/08 21:57:36    338s]    : PowerDomain = none : Weighted F : unweighted  = 6.00 (1.000) with rcCorner = 0
[06/08 21:57:36    338s]    : PowerDomain = none : Weighted F : unweighted  = 4.50 (1.000) with rcCorner = -1
[06/08 21:57:36    338s]  Setting StdDelay to 8.40
[06/08 21:57:36    338s] Creating Cell Server, finished. 
[06/08 21:57:36    338s] 
[06/08 21:57:36    338s] Deleting Cell Server ...
[06/08 21:57:36    338s] 
[06/08 21:57:36    338s] Creating Lib Analyzer ...
[06/08 21:57:36    338s] Creating Cell Server ...(0, 0, 0, 0)
[06/08 21:57:36    338s] Summary for sequential cells identification: 
[06/08 21:57:36    338s]   Identified SBFF number: 16
[06/08 21:57:36    338s]   Identified MBFF number: 0
[06/08 21:57:36    338s]   Identified SB Latch number: 0
[06/08 21:57:36    338s]   Identified MB Latch number: 0
[06/08 21:57:36    338s]   Not identified SBFF number: 0
[06/08 21:57:36    338s]   Not identified MBFF number: 0
[06/08 21:57:36    338s]   Not identified SB Latch number: 0
[06/08 21:57:36    338s]   Not identified MB Latch number: 0
[06/08 21:57:36    338s]   Number of sequential cells which are not FFs: 13
[06/08 21:57:36    338s]  Visiting view : worst
[06/08 21:57:36    338s]    : PowerDomain = none : Weighted F : unweighted  = 8.40 (1.000) with rcCorner = 0
[06/08 21:57:36    338s]    : PowerDomain = none : Weighted F : unweighted  = 6.60 (1.000) with rcCorner = -1
[06/08 21:57:36    338s]  Visiting view : fast
[06/08 21:57:36    338s]    : PowerDomain = none : Weighted F : unweighted  = 6.00 (1.000) with rcCorner = 0
[06/08 21:57:36    338s]    : PowerDomain = none : Weighted F : unweighted  = 4.50 (1.000) with rcCorner = -1
[06/08 21:57:36    338s]  Setting StdDelay to 8.40
[06/08 21:57:36    338s] Creating Cell Server, finished. 
[06/08 21:57:36    338s] 
[06/08 21:57:36    338s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:57:36    338s] Total number of usable buffers from Lib Analyzer: 9 ( CLKBUF_X1 BUF_X1 CLKBUF_X2 BUF_X2 CLKBUF_X3 BUF_X4 BUF_X8 BUF_X16 BUF_X32)
[06/08 21:57:36    338s] Total number of usable inverters from Lib Analyzer: 6 ( INV_X1 INV_X2 INV_X4 INV_X8 INV_X16 INV_X32)
[06/08 21:57:36    338s] Total number of usable delay cells from Lib Analyzer: 0 ()
[06/08 21:57:36    338s] 
[06/08 21:57:36    338s] {RT default_rc_corner 0 10 10 {4 1} {7 0} {9 0} 3}
[06/08 21:57:36    338s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:05:39 mem=1391.6M
[06/08 21:57:36    338s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:05:39 mem=1391.6M
[06/08 21:57:36    338s] Creating Lib Analyzer, finished. 
[06/08 21:57:36    338s] Hold Timer stdDelay = 8.4ps
[06/08 21:57:36    338s]  Visiting view : fast
[06/08 21:57:36    338s]    : PowerDomain = none : Weighted F : unweighted  = 6.00 (1.000) with rcCorner = 0
[06/08 21:57:36    338s]    : PowerDomain = none : Weighted F : unweighted  = 4.50 (1.000) with rcCorner = -1
[06/08 21:57:36    338s] **optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 1133.1M, totSessionCpu=0:05:39 **
[06/08 21:57:36    338s] *** HoldOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:05:38.6/1:56:17.2 (0.0), mem = 1356.6M
[06/08 21:57:36    338s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.11176.13
[06/08 21:57:36    338s] ### Creating LA Mngr. totSessionCpu=0:05:39 mem=1520.7M
[06/08 21:57:36    338s] ### Creating LA Mngr, finished. totSessionCpu=0:05:39 mem=1520.7M
[06/08 21:57:36    338s] gigaOpt Hold fixing search radius: 56.000000 Microns (40 stdCellHgt)
[06/08 21:57:36    338s] gigaOpt Hold fixing search radius on new term: 7.000000 Microns (5 stdCellHgt)
[06/08 21:57:36    338s] gigaOpt Hold fixing search radius: 56.000000 Microns (40 stdCellHgt)
[06/08 21:57:36    338s] gigaOpt Hold fixing search radius on new term: 7.000000 Microns (5 stdCellHgt)
[06/08 21:57:36    338s] *info: Run optDesign holdfix with 1 thread.
[06/08 21:57:36    338s] Info: 1 clock net  excluded from IPO operation.
[06/08 21:57:36    338s] --------------------------------------------------- 
[06/08 21:57:36    338s]    Hold Timing Summary  - Initial 
[06/08 21:57:36    338s] --------------------------------------------------- 
[06/08 21:57:36    338s]  Target slack:      -0.2000 ns
[06/08 21:57:36    338s]  View: fast 
[06/08 21:57:36    338s]    WNS:      -0.0995  >>>  WNS:       0.1005 with TargetSlack
[06/08 21:57:36    338s]    TNS:      -0.0995  >>>  TNS:       0.0000 with TargetSlack
[06/08 21:57:36    338s]    VP :            1  >>>  VP:            0  with TargetSlack
[06/08 21:57:36    338s]    Worst hold path end point: x_reg_out_reg[0]/RN
[06/08 21:57:36    338s] --------------------------------------------------- 
[06/08 21:57:36    338s] *** Hold timing is met. Hold fixing is not needed 
[06/08 21:57:36    338s] **INFO: total 0 insts, 0 nets marked don't touch
[06/08 21:57:36    338s] **INFO: total 0 insts, 0 nets marked don't touch DB property
[06/08 21:57:36    338s] **INFO: total 0 insts, 0 nets unmarked don't touch

[06/08 21:57:36    338s] 
[06/08 21:57:36    338s] Capturing REF for hold ...
[06/08 21:57:36    338s]    Hold Timing Snapshot: (REF)
[06/08 21:57:36    338s]              All PG WNS: 0.000
[06/08 21:57:36    338s]              All PG TNS: 0.000
[06/08 21:57:36    338s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.11176.13
[06/08 21:57:36    338s] *** HoldOpt [finish] : cpu/real = 0:00:00.1/0:00:00.1 (1.1), totSession cpu/real = 0:05:38.7/1:56:17.3 (0.0), mem = 1520.7M
[06/08 21:57:36    338s] 
[06/08 21:57:36    338s] =============================================================================================
[06/08 21:57:36    338s]  Step TAT Report for HoldOpt #3
[06/08 21:57:36    338s] =============================================================================================
[06/08 21:57:36    338s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[06/08 21:57:36    338s] ---------------------------------------------------------------------------------------------
[06/08 21:57:36    338s] [ ViewPruning            ]      5   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.8
[06/08 21:57:36    338s] [ TimingUpdate           ]      5   0:00:00.0  (   0.9 % )     0:00:00.1 /  0:00:00.1    1.0
[06/08 21:57:36    338s] [ FullDelayCalc          ]      1   0:00:00.1  (  10.3 % )     0:00:00.1 /  0:00:00.1    1.0
[06/08 21:57:36    338s] [ OptSummaryReport       ]      1   0:00:00.0  (   0.7 % )     0:00:00.0 /  0:00:00.0    0.8
[06/08 21:57:36    338s] [ TimingReport           ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.8
[06/08 21:57:36    338s] [ DrvReport              ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    1.7
[06/08 21:57:36    338s] [ SlackTraversorInit     ]      4   0:00:00.0  (   1.9 % )     0:00:00.0 /  0:00:00.0    1.4
[06/08 21:57:36    338s] [ CellServerInit         ]      3   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    0.0
[06/08 21:57:36    338s] [ LibAnalyzerInit        ]      2   0:00:00.4  (  40.9 % )     0:00:00.4 /  0:00:00.4    1.0
[06/08 21:57:36    338s] [ PowerInterfaceInit     ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[06/08 21:57:36    338s] [ SteinerInterfaceInit   ]      1   0:00:00.1  (   6.5 % )     0:00:00.1 /  0:00:00.1    1.0
[06/08 21:57:36    338s] [ BuildHoldTimer         ]      3   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[06/08 21:57:36    338s] [ HoldTimerViewData      ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[06/08 21:57:36    338s] [ HoldTimerSlackGraph    ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[06/08 21:57:36    338s] [ HoldTimerNodeList      ]      2   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    2.0
[06/08 21:57:36    338s] [ HoldTimerRestoreData   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[06/08 21:57:36    338s] [ ReportLenViolation     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[06/08 21:57:36    338s] [ GenerateDrvReportData  ]      1   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    1.7
[06/08 21:57:36    338s] [ ReportAnalysisSummary  ]      4   0:00:00.0  (   1.2 % )     0:00:00.0 /  0:00:00.0    0.8
[06/08 21:57:36    338s] [ MISC                   ]          0:00:00.4  (  35.5 % )     0:00:00.4 /  0:00:00.4    1.0
[06/08 21:57:36    338s] ---------------------------------------------------------------------------------------------
[06/08 21:57:36    338s]  HoldOpt #3 TOTAL                   0:00:01.1  ( 100.0 % )     0:00:01.1 /  0:00:01.1    1.0
[06/08 21:57:36    338s] ---------------------------------------------------------------------------------------------
[06/08 21:57:36    338s] 
[06/08 21:57:36    338s] 
[06/08 21:57:36    338s] Active setup views:
[06/08 21:57:36    338s]  worst
[06/08 21:57:36    338s]   Dominating endpoints: 0
[06/08 21:57:36    338s]   Dominating TNS: -0.000
[06/08 21:57:36    338s] 
[06/08 21:57:36    338s] [NR-eGR] Started Early Global Route kernel ( Curr Mem: 1436.66 MB )
[06/08 21:57:36    338s] (I)       Started Loading and Dumping File ( Curr Mem: 1436.66 MB )
[06/08 21:57:36    338s] (I)       Reading DB...
[06/08 21:57:36    338s] (I)       Read data from FE... (mem=1436.7M)
[06/08 21:57:36    338s] (I)       Read nodes and places... (mem=1436.7M)
[06/08 21:57:36    338s] (I)       Done Read nodes and places (cpu=0.000s, mem=1436.7M)
[06/08 21:57:36    338s] (I)       Read nets... (mem=1436.7M)
[06/08 21:57:36    338s] (I)       Done Read nets (cpu=0.000s, mem=1436.7M)
[06/08 21:57:36    338s] (I)       Done Read data from FE (cpu=0.000s, mem=1436.7M)
[06/08 21:57:36    338s] (I)       before initializing RouteDB syMemory usage = 1436.7 MB
[06/08 21:57:36    338s] (I)       == Non-default Options ==
[06/08 21:57:36    338s] (I)       Build term to term wires                           : false
[06/08 21:57:36    338s] (I)       Maximum routing layer                              : 10
[06/08 21:57:36    338s] (I)       Counted 1186 PG shapes. We will not process PG shapes layer by layer.
[06/08 21:57:36    338s] (I)       Use row-based GCell size
[06/08 21:57:36    338s] (I)       GCell unit size  : 2800
[06/08 21:57:36    338s] (I)       GCell multiplier : 1
[06/08 21:57:36    338s] (I)       build grid graph
[06/08 21:57:36    338s] (I)       build grid graph start
[06/08 21:57:36    338s] [NR-eGR] Track table information for default rule: 
[06/08 21:57:36    338s] [NR-eGR] metal1 has no routable track
[06/08 21:57:36    338s] [NR-eGR] metal2 has single uniform track structure
[06/08 21:57:36    338s] [NR-eGR] metal3 has single uniform track structure
[06/08 21:57:36    338s] [NR-eGR] metal4 has single uniform track structure
[06/08 21:57:36    338s] [NR-eGR] metal5 has single uniform track structure
[06/08 21:57:36    338s] [NR-eGR] metal6 has single uniform track structure
[06/08 21:57:36    338s] [NR-eGR] metal7 has single uniform track structure
[06/08 21:57:36    338s] [NR-eGR] metal8 has single uniform track structure
[06/08 21:57:36    338s] [NR-eGR] metal9 has single uniform track structure
[06/08 21:57:36    338s] [NR-eGR] metal10 has single uniform track structure
[06/08 21:57:36    338s] (I)       build grid graph end
[06/08 21:57:36    338s] (I)       ===========================================================================
[06/08 21:57:36    338s] (I)       == Report All Rule Vias ==
[06/08 21:57:36    338s] (I)       ===========================================================================
[06/08 21:57:36    338s] (I)        Via Rule : (Default)
[06/08 21:57:36    338s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[06/08 21:57:36    338s] (I)       ---------------------------------------------------------------------------
[06/08 21:57:36    338s] (I)        1    9 : via1_8                      9 : via1_8                   
[06/08 21:57:36    338s] (I)        2   10 : via2_8                     10 : via2_8                   
[06/08 21:57:36    338s] (I)        3   19 : via3_2                     19 : via3_2                   
[06/08 21:57:36    338s] (I)        4   22 : via4_0                     22 : via4_0                   
[06/08 21:57:36    338s] (I)        5   23 : via5_0                     23 : via5_0                   
[06/08 21:57:36    338s] (I)        6   24 : via6_0                     24 : via6_0                   
[06/08 21:57:36    338s] (I)        7   25 : via7_0                     25 : via7_0                   
[06/08 21:57:36    338s] (I)        8   26 : via8_0                     26 : via8_0                   
[06/08 21:57:36    338s] (I)        9   27 : via9_0                     27 : via9_0                   
[06/08 21:57:36    338s] (I)       ===========================================================================
[06/08 21:57:36    338s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 1436.66 MB )
[06/08 21:57:36    338s] (I)       Num PG vias on layer 2 : 0
[06/08 21:57:36    338s] (I)       Num PG vias on layer 3 : 0
[06/08 21:57:36    338s] (I)       Num PG vias on layer 4 : 0
[06/08 21:57:36    338s] (I)       Num PG vias on layer 5 : 0
[06/08 21:57:36    338s] (I)       Num PG vias on layer 6 : 0
[06/08 21:57:36    338s] (I)       Num PG vias on layer 7 : 0
[06/08 21:57:36    338s] (I)       Num PG vias on layer 8 : 0
[06/08 21:57:36    338s] (I)       Num PG vias on layer 9 : 0
[06/08 21:57:36    338s] (I)       Num PG vias on layer 10 : 0
[06/08 21:57:36    338s] [NR-eGR] Read 2094 PG shapes
[06/08 21:57:36    338s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1436.66 MB )
[06/08 21:57:36    338s] [NR-eGR] #Routing Blockages  : 0
[06/08 21:57:36    338s] [NR-eGR] #Instance Blockages : 0
[06/08 21:57:36    338s] [NR-eGR] #PG Blockages       : 2094
[06/08 21:57:36    338s] [NR-eGR] #Halo Blockages     : 0
[06/08 21:57:36    338s] [NR-eGR] #Boundary Blockages : 0
[06/08 21:57:36    338s] (I)       Design has 0 blackboxes considered as all layer blockages.
[06/08 21:57:36    338s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[06/08 21:57:36    338s] (I)       readDataFromPlaceDB
[06/08 21:57:36    338s] (I)       Read net information..
[06/08 21:57:36    338s] [NR-eGR] Read numTotalNets=696  numIgnoredNets=0
[06/08 21:57:36    338s] (I)       Read testcase time = 0.000 seconds
[06/08 21:57:36    338s] 
[06/08 21:57:36    338s] (I)       early_global_route_priority property id does not exist.
[06/08 21:57:36    338s] (I)       Start initializing grid graph
[06/08 21:57:36    338s] (I)       Early Global GCell Via Threshold calculated based on cut spacing = 
[06/08 21:57:36    338s] (I)       End initializing grid graph
[06/08 21:57:36    338s] (I)       Model blockages into capacity
[06/08 21:57:36    338s] (I)       Read Num Blocks=2094  Num Prerouted Wires=0  Num CS=0
[06/08 21:57:36    338s] (I)       Started Modeling ( Curr Mem: 1436.66 MB )
[06/08 21:57:36    338s] (I)       Layer 1 (V) : #blockages 240 : #preroutes 0
[06/08 21:57:36    338s] (I)       Layer 2 (H) : #blockages 240 : #preroutes 0
[06/08 21:57:36    338s] (I)       Layer 3 (V) : #blockages 240 : #preroutes 0
[06/08 21:57:36    338s] (I)       Layer 4 (H) : #blockages 240 : #preroutes 0
[06/08 21:57:36    338s] (I)       Layer 5 (V) : #blockages 240 : #preroutes 0
[06/08 21:57:36    338s] (I)       Layer 6 (H) : #blockages 240 : #preroutes 0
[06/08 21:57:36    338s] (I)       Layer 7 (V) : #blockages 240 : #preroutes 0
[06/08 21:57:36    338s] (I)       Layer 8 (H) : #blockages 264 : #preroutes 0
[06/08 21:57:36    338s] (I)       Layer 9 (V) : #blockages 150 : #preroutes 0
[06/08 21:57:36    338s] (I)       Finished Modeling ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1436.66 MB )
[06/08 21:57:36    338s] (I)       -- layer congestion ratio --
[06/08 21:57:36    338s] (I)       Layer 1 : 0.100000
[06/08 21:57:36    338s] (I)       Layer 2 : 0.700000
[06/08 21:57:36    338s] (I)       Layer 3 : 0.700000
[06/08 21:57:36    338s] (I)       Layer 4 : 0.700000
[06/08 21:57:36    338s] (I)       Layer 5 : 0.700000
[06/08 21:57:36    338s] (I)       Layer 6 : 0.700000
[06/08 21:57:36    338s] (I)       Layer 7 : 0.700000
[06/08 21:57:36    338s] (I)       Layer 8 : 0.700000
[06/08 21:57:36    338s] (I)       Layer 9 : 0.700000
[06/08 21:57:36    338s] (I)       Layer 10 : 0.700000
[06/08 21:57:36    338s] (I)       ----------------------------
[06/08 21:57:36    338s] (I)       Number of ignored nets = 0
[06/08 21:57:36    338s] (I)       Number of fixed nets = 0.  Ignored: Yes
[06/08 21:57:36    338s] (I)       Number of clock nets = 1.  Ignored: No
[06/08 21:57:36    338s] (I)       Number of analog nets = 0.  Ignored: Yes
[06/08 21:57:36    338s] (I)       Number of special nets = 0.  Ignored: Yes
[06/08 21:57:36    338s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[06/08 21:57:36    338s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[06/08 21:57:36    338s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[06/08 21:57:36    338s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[06/08 21:57:36    338s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[06/08 21:57:36    338s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[06/08 21:57:36    338s] (I)       Before initializing Early Global Route syMemory usage = 1436.7 MB
[06/08 21:57:36    338s] (I)       Ndr track 0 does not exist
[06/08 21:57:36    338s] (I)       ---------------------Grid Graph Info--------------------
[06/08 21:57:36    338s] (I)       Routing area        : (0, 0) - (126540, 104720)
[06/08 21:57:36    338s] (I)       Core area           : (20140, 20160) - (106400, 84560)
[06/08 21:57:36    338s] (I)       Site width          :   380  (dbu)
[06/08 21:57:36    338s] (I)       Row height          :  2800  (dbu)
[06/08 21:57:36    338s] (I)       GCell width         :  2800  (dbu)
[06/08 21:57:36    338s] (I)       GCell height        :  2800  (dbu)
[06/08 21:57:36    338s] (I)       Grid                :    45    38    10
[06/08 21:57:36    338s] (I)       Layer numbers       :     1     2     3     4     5     6     7     8     9    10
[06/08 21:57:36    338s] (I)       Vertical capacity   :     0  2800     0  2800     0  2800     0  2800     0  2800
[06/08 21:57:36    338s] (I)       Horizontal capacity :     0     0  2800     0  2800     0  2800     0  2800     0
[06/08 21:57:36    338s] (I)       Default wire width  :   140   140   140   280   280   280   800   800  1600  1600
[06/08 21:57:36    338s] (I)       Default wire space  :   130   140   140   280   280   280   800   800  1600  1600
[06/08 21:57:36    338s] (I)       Default wire pitch  :   270   280   280   560   560   560  1600  1600  3200  3200
[06/08 21:57:36    338s] (I)       Default pitch size  :   270   380   280   560   560   560  1680  1680  3200  3360
[06/08 21:57:36    338s] (I)       First track coord   :     0   190   140   730   700   730  1820  1850  4300  3530
[06/08 21:57:36    338s] (I)       Num tracks per GCell: 10.37  7.37 10.00  5.00  5.00  5.00  1.67  1.67  0.88  0.83
[06/08 21:57:36    338s] (I)       Total num of tracks :     0   333   374   225   186   225    62    74    32    37
[06/08 21:57:36    338s] (I)       Num of masks        :     1     1     1     1     1     1     1     1     1     1
[06/08 21:57:36    338s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0     0     0
[06/08 21:57:36    338s] (I)       --------------------------------------------------------
[06/08 21:57:36    338s] 
[06/08 21:57:36    338s] [NR-eGR] ============ Routing rule table ============
[06/08 21:57:36    338s] [NR-eGR] Rule id: 0  Nets: 696 
[06/08 21:57:36    338s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[06/08 21:57:36    338s] (I)       Pitch:  L1=270  L2=380  L3=280  L4=560  L5=560  L6=560  L7=1680  L8=1680  L9=3200  L10=3360
[06/08 21:57:36    338s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1
[06/08 21:57:36    338s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1
[06/08 21:57:36    338s] [NR-eGR] ========================================
[06/08 21:57:36    338s] [NR-eGR] 
[06/08 21:57:36    338s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[06/08 21:57:36    338s] (I)       blocked tracks on layer2 : = 2592 / 12654 (20.48%)
[06/08 21:57:36    338s] (I)       blocked tracks on layer3 : = 552 / 16830 (3.28%)
[06/08 21:57:36    338s] (I)       blocked tracks on layer4 : = 1896 / 8550 (22.18%)
[06/08 21:57:36    338s] (I)       blocked tracks on layer5 : = 600 / 8370 (7.17%)
[06/08 21:57:36    338s] (I)       blocked tracks on layer6 : = 2112 / 8550 (24.70%)
[06/08 21:57:36    338s] (I)       blocked tracks on layer7 : = 675 / 2790 (24.19%)
[06/08 21:57:36    338s] (I)       blocked tracks on layer8 : = 888 / 2812 (31.58%)
[06/08 21:57:36    338s] (I)       blocked tracks on layer9 : = 982 / 1440 (68.19%)
[06/08 21:57:36    338s] (I)       blocked tracks on layer10 : = 765 / 1406 (54.41%)
[06/08 21:57:36    338s] (I)       After initializing Early Global Route syMemory usage = 1436.7 MB
[06/08 21:57:36    338s] (I)       Finished Loading and Dumping File ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1436.66 MB )
[06/08 21:57:36    338s] (I)       Reset routing kernel
[06/08 21:57:36    338s] (I)       Started Global Routing ( Curr Mem: 1436.66 MB )
[06/08 21:57:36    338s] (I)       ============= Initialization =============
[06/08 21:57:36    338s] (I)       totalPins=2068  totalGlobalPin=1908 (92.26%)
[06/08 21:57:36    338s] (I)       Started Net group 1 ( Curr Mem: 1436.66 MB )
[06/08 21:57:36    338s] (I)       Started Build MST ( Curr Mem: 1436.66 MB )
[06/08 21:57:36    338s] (I)       Generate topology with single threads
[06/08 21:57:36    338s] (I)       Finished Build MST ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1436.66 MB )
[06/08 21:57:36    338s] (I)       total 2D Cap : 56508 = (26808 H, 29700 V)
[06/08 21:57:36    338s] [NR-eGR] Layer group 1: route 696 net(s) in layer range [2, 10]
[06/08 21:57:36    338s] (I)       
[06/08 21:57:36    338s] (I)       ============  Phase 1a Route ============
[06/08 21:57:36    338s] (I)       Started Phase 1a ( Curr Mem: 1436.66 MB )
[06/08 21:57:36    338s] (I)       Started Pattern routing ( Curr Mem: 1436.66 MB )
[06/08 21:57:36    338s] (I)       Finished Pattern routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1436.66 MB )
[06/08 21:57:36    338s] (I)       Usage: 2453 = (1287 H, 1166 V) = (4.80% H, 3.93% V) = (1.802e+03um H, 1.632e+03um V)
[06/08 21:57:36    338s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1436.66 MB )
[06/08 21:57:36    338s] (I)       
[06/08 21:57:36    338s] (I)       ============  Phase 1b Route ============
[06/08 21:57:36    338s] (I)       Started Phase 1b ( Curr Mem: 1436.66 MB )
[06/08 21:57:36    338s] (I)       Usage: 2453 = (1287 H, 1166 V) = (4.80% H, 3.93% V) = (1.802e+03um H, 1.632e+03um V)
[06/08 21:57:36    338s] (I)       Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 3.434200e+03um
[06/08 21:57:36    338s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1436.66 MB )
[06/08 21:57:36    338s] (I)       
[06/08 21:57:36    338s] (I)       ============  Phase 1c Route ============
[06/08 21:57:36    338s] (I)       Started Phase 1c ( Curr Mem: 1436.66 MB )
[06/08 21:57:36    338s] (I)       Usage: 2453 = (1287 H, 1166 V) = (4.80% H, 3.93% V) = (1.802e+03um H, 1.632e+03um V)
[06/08 21:57:36    338s] (I)       Finished Phase 1c ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1436.66 MB )
[06/08 21:57:36    338s] (I)       
[06/08 21:57:36    338s] (I)       ============  Phase 1d Route ============
[06/08 21:57:36    338s] (I)       Started Phase 1d ( Curr Mem: 1436.66 MB )
[06/08 21:57:36    338s] (I)       Usage: 2453 = (1287 H, 1166 V) = (4.80% H, 3.93% V) = (1.802e+03um H, 1.632e+03um V)
[06/08 21:57:36    338s] (I)       Finished Phase 1d ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1436.66 MB )
[06/08 21:57:36    338s] (I)       
[06/08 21:57:36    338s] (I)       ============  Phase 1e Route ============
[06/08 21:57:36    338s] (I)       Started Phase 1e ( Curr Mem: 1436.66 MB )
[06/08 21:57:36    338s] (I)       Started Route legalization ( Curr Mem: 1436.66 MB )
[06/08 21:57:36    338s] (I)       Finished Route legalization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1436.66 MB )
[06/08 21:57:36    338s] (I)       Usage: 2453 = (1287 H, 1166 V) = (4.80% H, 3.93% V) = (1.802e+03um H, 1.632e+03um V)
[06/08 21:57:36    338s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 3.434200e+03um
[06/08 21:57:36    338s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1436.66 MB )
[06/08 21:57:36    338s] (I)       Started Layer assignment ( Curr Mem: 1436.66 MB )
[06/08 21:57:36    338s] (I)       Current Layer assignment [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1436.66 MB )
[06/08 21:57:36    338s] (I)       Running layer assignment with 1 threads
[06/08 21:57:36    338s] (I)       Finished Layer assignment ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1436.66 MB )
[06/08 21:57:36    338s] (I)       Finished Net group 1 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1436.66 MB )
[06/08 21:57:36    338s] (I)       
[06/08 21:57:36    338s] (I)       ============  Phase 1l Route ============
[06/08 21:57:36    338s] (I)       Started Phase 1l ( Curr Mem: 1436.66 MB )
[06/08 21:57:36    338s] (I)       Finished Phase 1l ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1436.66 MB )
[06/08 21:57:36    338s] (I)       
[06/08 21:57:36    338s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[06/08 21:57:36    338s] [NR-eGR]                        OverCon            
[06/08 21:57:36    338s] [NR-eGR]                         #Gcell     %Gcell
[06/08 21:57:36    338s] [NR-eGR]       Layer                (1)    OverCon 
[06/08 21:57:36    338s] [NR-eGR] ----------------------------------------------
[06/08 21:57:36    338s] [NR-eGR]  metal1  (1)         0( 0.00%)   ( 0.00%) 
[06/08 21:57:36    338s] [NR-eGR]  metal2  (2)         2( 0.12%)   ( 0.12%) 
[06/08 21:57:36    338s] [NR-eGR]  metal3  (3)         0( 0.00%)   ( 0.00%) 
[06/08 21:57:36    338s] [NR-eGR]  metal4  (4)         0( 0.00%)   ( 0.00%) 
[06/08 21:57:36    338s] [NR-eGR]  metal5  (5)         0( 0.00%)   ( 0.00%) 
[06/08 21:57:36    338s] [NR-eGR]  metal6  (6)         0( 0.00%)   ( 0.00%) 
[06/08 21:57:36    338s] [NR-eGR]  metal7  (7)         0( 0.00%)   ( 0.00%) 
[06/08 21:57:36    338s] [NR-eGR]  metal8  (8)         0( 0.00%)   ( 0.00%) 
[06/08 21:57:36    338s] [NR-eGR]  metal9  (9)         0( 0.00%)   ( 0.00%) 
[06/08 21:57:36    338s] [NR-eGR] metal10 (10)         0( 0.00%)   ( 0.00%) 
[06/08 21:57:36    338s] [NR-eGR] ----------------------------------------------
[06/08 21:57:36    338s] [NR-eGR] Total                2( 0.02%)   ( 0.02%) 
[06/08 21:57:36    338s] [NR-eGR] 
[06/08 21:57:36    338s] (I)       Finished Global Routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1436.66 MB )
[06/08 21:57:36    338s] (I)       total 2D Cap : 57072 = (26893 H, 30179 V)
[06/08 21:57:36    338s] [NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[06/08 21:57:36    338s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[06/08 21:57:36    338s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1436.66 MB )
[06/08 21:57:36    338s] OPERPROF: Starting HotSpotCal at level 1, MEM:1436.7M
[06/08 21:57:36    338s] [hotspot] +------------+---------------+---------------+
[06/08 21:57:36    338s] [hotspot] |            |   max hotspot | total hotspot |
[06/08 21:57:36    338s] [hotspot] +------------+---------------+---------------+
[06/08 21:57:36    338s] [hotspot] | normalized |          0.00 |          0.00 |
[06/08 21:57:36    338s] [hotspot] +------------+---------------+---------------+
[06/08 21:57:36    338s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[06/08 21:57:36    338s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[06/08 21:57:36    338s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.010, REAL:0.000, MEM:1436.7M
[06/08 21:57:36    338s] Reported timing to dir ./timingReports
[06/08 21:57:36    338s] **optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 1213.4M, totSessionCpu=0:05:39 **
[06/08 21:57:36    338s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1436.7M
[06/08 21:57:36    338s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.000, REAL:0.003, MEM:1436.7M
[06/08 21:57:36    338s] Running 'saveTimingGraph -compress -file /tmp/innovus_temp_11176_nc-csuaf4-l01.apporto.com_c11879_csufresno_JAf0yZ/opt_timing_graph_JV09Ks/timingGraph.tgz -dir /tmp/innovus_temp_11176_nc-csuaf4-l01.apporto.com_c11879_csufresno_JAf0yZ/opt_timing_graph_JV09Ks -prefix timingGraph'
[06/08 21:57:36    338s] Done saveTimingGraph
[06/08 21:57:36    338s] Starting delay calculation for Hold views
[06/08 21:57:36    338s] #################################################################################
[06/08 21:57:36    338s] # Design Stage: PreRoute
[06/08 21:57:36    338s] # Design Name: tile_pe
[06/08 21:57:36    338s] # Design Mode: 45nm
[06/08 21:57:36    338s] # Analysis Mode: MMMC Non-OCV 
[06/08 21:57:36    338s] # Parasitics Mode: No SPEF/RCDB
[06/08 21:57:36    338s] # Signoff Settings: SI Off 
[06/08 21:57:36    338s] #################################################################################
[06/08 21:57:36    338s] Calculate delays in BcWc mode...
[06/08 21:57:36    338s] Topological Sorting (REAL = 0:00:00.0, MEM = 1451.0M, InitMEM = 1451.0M)
[06/08 21:57:36    338s] Start delay calculation (fullDC) (1 T). (MEM=1450.99)
[06/08 21:57:36    338s] *** Calculating scaling factor for fast libraries using the default operating condition of each library.
[06/08 21:57:36    338s] End AAE Lib Interpolated Model. (MEM=1467.2 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[06/08 21:57:36    339s] Total number of fetched objects 770
[06/08 21:57:36    339s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[06/08 21:57:36    339s] End delay calculation. (MEM=1455 CPU=0:00:00.1 REAL=0:00:00.0)
[06/08 21:57:36    339s] End delay calculation (fullDC). (MEM=1455 CPU=0:00:00.1 REAL=0:00:00.0)
[06/08 21:57:36    339s] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 1455.0M) ***
[06/08 21:57:36    339s] *** Done Building Timing Graph (cpu=0:00:00.1 real=0:00:00.0 totSessionCpu=0:05:39 mem=1455.0M)
[06/08 21:57:36    339s] Running 'restoreTimingGraph -file /tmp/innovus_temp_11176_nc-csuaf4-l01.apporto.com_c11879_csufresno_JAf0yZ/opt_timing_graph_JV09Ks/timingGraph.tgz -dir /tmp/innovus_temp_11176_nc-csuaf4-l01.apporto.com_c11879_csufresno_JAf0yZ/opt_timing_graph_JV09Ks -prefix timingGraph'
[06/08 21:57:36    339s] Done restoreTimingGraph
[06/08 21:57:37    339s] 
------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 worst 
Hold  views included:
 fast 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.001  |  0.001  |  0.213  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   136   |   48    |   136   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.099  |  0.011  | -0.099  |
|           TNS (ns):| -4.716  |  0.000  | -4.716  |
|    Violating Paths:|   48    |    0    |   48    |
|          All Paths:|   136   |   48    |   136   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 68.378%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
*** Final Summary (holdfix) CPU=0:00:00.7, REAL=0:00:01.0, MEM=1424.3M
[06/08 21:57:37    339s] **optDesign ... cpu = 0:00:02, real = 0:00:02, mem = 1213.4M, totSessionCpu=0:05:39 **
[06/08 21:57:37    339s] *** Finished optDesign ***
[06/08 21:57:37    339s] Info: pop threads available for lower-level modules during optimization.
[06/08 21:57:37    339s] Deleting Lib Analyzer.
[06/08 21:57:37    339s] Info: Destroy the CCOpt slew target map.
[06/08 21:57:37    339s] clean pInstBBox. size 0
[06/08 21:57:37    339s] All LLGs are deleted
[06/08 21:57:37    339s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1424.3M
[06/08 21:57:37    339s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1424.3M
[06/08 21:57:37    339s] 
[06/08 21:57:37    339s] =============================================================================================
[06/08 21:57:37    339s]  Final TAT Report for optDesign
[06/08 21:57:37    339s] =============================================================================================
[06/08 21:57:37    339s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[06/08 21:57:37    339s] ---------------------------------------------------------------------------------------------
[06/08 21:57:37    339s] [ HoldOpt                ]      1   0:00:00.9  (  36.4 % )     0:00:01.1 /  0:00:01.1    1.0
[06/08 21:57:37    339s] [ ViewPruning            ]      8   0:00:00.0  (   0.6 % )     0:00:00.0 /  0:00:00.0    0.6
[06/08 21:57:37    339s] [ TimingUpdate           ]      9   0:00:00.0  (   0.9 % )     0:00:00.3 /  0:00:00.3    1.0
[06/08 21:57:37    339s] [ FullDelayCalc          ]      2   0:00:00.2  (   9.2 % )     0:00:00.2 /  0:00:00.2    1.0
[06/08 21:57:37    339s] [ OptSummaryReport       ]      2   0:00:00.4  (  15.9 % )     0:00:01.1 /  0:00:00.7    0.6
[06/08 21:57:37    339s] [ TimingReport           ]      4   0:00:00.0  (   1.1 % )     0:00:00.0 /  0:00:00.0    1.1
[06/08 21:57:37    339s] [ DrvReport              ]      2   0:00:00.5  (  18.2 % )     0:00:00.5 /  0:00:00.0    0.0
[06/08 21:57:37    339s] [ GenerateReports        ]      2   0:00:00.1  (   5.3 % )     0:00:00.1 /  0:00:00.1    1.0
[06/08 21:57:37    339s] [ MISC                   ]          0:00:00.3  (  12.3 % )     0:00:00.3 /  0:00:00.3    1.0
[06/08 21:57:37    339s] ---------------------------------------------------------------------------------------------
[06/08 21:57:37    339s]  optDesign TOTAL                    0:00:02.5  ( 100.0 % )     0:00:02.5 /  0:00:02.1    0.8
[06/08 21:57:37    339s] ---------------------------------------------------------------------------------------------
[06/08 21:57:37    339s] 
[06/08 21:57:37    339s] Deleting Cell Server ...
[06/08 21:58:08    340s] <CMD> optDesign -postCTS -hold
[06/08 21:58:08    340s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1128.7M, totSessionCpu=0:05:41 **
[06/08 21:58:08    340s] **WARN: (IMPOPT-576):	109 nets have unplaced terms. 
[06/08 21:58:08    340s] Type 'man IMPOPT-576' for more detail.
[06/08 21:58:08    340s] **INFO: User settings:
[06/08 21:58:08    340s] setDesignMode -process                            45
[06/08 21:58:08    340s] setExtractRCMode -coupling_c_th                   0.1
[06/08 21:58:08    340s] setExtractRCMode -engine                          preRoute
[06/08 21:58:08    340s] setExtractRCMode -relative_c_th                   1
[06/08 21:58:08    340s] setExtractRCMode -total_c_th                      0
[06/08 21:58:08    340s] setUsefulSkewMode -ecoRoute                       false
[06/08 21:58:08    340s] setUsefulSkewMode -maxAllowedDelay                1
[06/08 21:58:08    340s] setUsefulSkewMode -maxSkew                        false
[06/08 21:58:08    340s] setUsefulSkewMode -noBoundary                     false
[06/08 21:58:08    340s] setUsefulSkewMode -useCells                       {BUF_X1 BUF_X2 BUF_X4 BUF_X8 BUF_X16 BUF_X32 CLKBUF_X1 CLKBUF_X2 CLKBUF_X3 INV_X1 INV_X2 INV_X4 INV_X8 INV_X16 INV_X32}
[06/08 21:58:08    340s] setDelayCalMode -enable_high_fanout               true
[06/08 21:58:08    340s] setDelayCalMode -eng_copyNetPropToNewNet          true
[06/08 21:58:08    340s] setDelayCalMode -engine                           aae
[06/08 21:58:08    340s] setDelayCalMode -ignoreNetLoad                    false
[06/08 21:58:08    340s] setOptMode -activeSetupViews                      { worst }
[06/08 21:58:08    340s] setOptMode -allEndPoints                          false
[06/08 21:58:08    340s] setOptMode -autoSetupViews                        { worst}
[06/08 21:58:08    340s] setOptMode -autoTDGRSetupViews                    { worst}
[06/08 21:58:08    340s] setOptMode -drcMargin                             0
[06/08 21:58:08    340s] setOptMode -effort                                high
[06/08 21:58:08    340s] setOptMode -fixCap                                false
[06/08 21:58:08    340s] setOptMode -fixDrc                                true
[06/08 21:58:08    340s] setOptMode -fixFanoutLoad                         false
[06/08 21:58:08    340s] setOptMode -fixTran                               false
[06/08 21:58:08    340s] setOptMode -holdTargetSlack                       -0.2
[06/08 21:58:08    340s] setOptMode -leakageToDynamicRatio                 1
[06/08 21:58:08    340s] setOptMode -maxDensity                            0.85
[06/08 21:58:08    340s] setOptMode -optimizeFF                            true
[06/08 21:58:08    340s] setOptMode -powerEffort                           none
[06/08 21:58:08    340s] setOptMode -preserveAllSequential                 false
[06/08 21:58:08    340s] setOptMode -reclaimArea                           true
[06/08 21:58:08    340s] setOptMode -setupTargetSlack                      0
[06/08 21:58:08    340s] setOptMode -simplifyNetlist                       true
[06/08 21:58:08    340s] setOptMode -usefulSkew                            true
[06/08 21:58:08    340s] setAnalysisMode -checkType                        setup
[06/08 21:58:08    340s] setAnalysisMode -clkSrcPath                       true
[06/08 21:58:08    340s] setAnalysisMode -clockPropagation                 sdcControl
[06/08 21:58:08    340s] setAnalysisMode -skew                             true
[06/08 21:58:08    340s] setAnalysisMode -usefulSkew                       true
[06/08 21:58:08    340s] setRouteMode -earlyGlobalHonorMsvRouteConstraint  false
[06/08 21:58:08    340s] setRouteMode -earlyGlobalRoutePartitionPinGuide   true
[06/08 21:58:08    340s] 
[06/08 21:58:08    340s] GigaOpt running with 1 threads.
[06/08 21:58:08    340s] Info: 1 threads available for lower-level modules during optimization.
[06/08 21:58:08    340s] Creating Cell Server ...(0, 0, 0, 0)
[06/08 21:58:08    340s] Summary for sequential cells identification: 
[06/08 21:58:08    340s]   Identified SBFF number: 16
[06/08 21:58:08    340s]   Identified MBFF number: 0
[06/08 21:58:08    340s]   Identified SB Latch number: 0
[06/08 21:58:08    340s]   Identified MB Latch number: 0
[06/08 21:58:08    340s]   Not identified SBFF number: 0
[06/08 21:58:08    340s]   Not identified MBFF number: 0
[06/08 21:58:08    340s]   Not identified SB Latch number: 0
[06/08 21:58:08    340s]   Not identified MB Latch number: 0
[06/08 21:58:08    340s]   Number of sequential cells which are not FFs: 13
[06/08 21:58:08    340s]  Visiting view : worst
[06/08 21:58:08    340s]    : PowerDomain = none : Weighted F : unweighted  = 8.40 (1.000) with rcCorner = 0
[06/08 21:58:08    340s]    : PowerDomain = none : Weighted F : unweighted  = 6.60 (1.000) with rcCorner = -1
[06/08 21:58:08    340s]  Visiting view : fast
[06/08 21:58:08    340s]    : PowerDomain = none : Weighted F : unweighted  = 6.00 (1.000) with rcCorner = 0
[06/08 21:58:08    340s]    : PowerDomain = none : Weighted F : unweighted  = 4.50 (1.000) with rcCorner = -1
[06/08 21:58:08    340s]  Setting StdDelay to 8.40
[06/08 21:58:08    340s] Creating Cell Server, finished. 
[06/08 21:58:08    340s] 
[06/08 21:58:08    340s] Need call spDPlaceInit before registerPrioInstLoc.
[06/08 21:58:08    340s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:58:08    340s] OPERPROF: Starting DPlace-Init at level 1, MEM:1350.3M
[06/08 21:58:08    340s] #spOpts: N=45 mergeVia=F 
[06/08 21:58:08    340s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1350.3M
[06/08 21:58:08    340s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1350.3M
[06/08 21:58:08    340s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[06/08 21:58:08    340s] Fast DP-INIT is on for default
[06/08 21:58:08    340s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[06/08 21:58:08    340s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.010, REAL:0.007, MEM:1367.1M
[06/08 21:58:08    340s] OPERPROF:     Starting CMU at level 3, MEM:1367.1M
[06/08 21:58:08    340s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:1367.1M
[06/08 21:58:08    340s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.008, MEM:1367.1M
[06/08 21:58:08    340s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1367.1MB).
[06/08 21:58:08    340s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.009, MEM:1367.1M
[06/08 21:58:08    340s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:58:08    340s] 
[06/08 21:58:08    340s] Creating Lib Analyzer ...
[06/08 21:58:08    340s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:58:08    340s] Total number of usable buffers from Lib Analyzer: 9 ( CLKBUF_X1 BUF_X1 CLKBUF_X2 BUF_X2 CLKBUF_X3 BUF_X4 BUF_X8 BUF_X16 BUF_X32)
[06/08 21:58:08    340s] Total number of usable inverters from Lib Analyzer: 6 ( INV_X1 INV_X2 INV_X4 INV_X8 INV_X16 INV_X32)
[06/08 21:58:08    340s] Total number of usable delay cells from Lib Analyzer: 0 ()
[06/08 21:58:08    340s] 
[06/08 21:58:08    340s] {RT default_rc_corner 0 10 10 {4 1} {7 0} {9 0} 3}
[06/08 21:58:09    341s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:05:41 mem=1367.1M
[06/08 21:58:09    341s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:05:41 mem=1367.1M
[06/08 21:58:09    341s] Creating Lib Analyzer, finished. 
[06/08 21:58:09    341s] **WARN: (IMPOPT-665):	core_row[3] : Net has unplaced terms or is connected to uplaced instances in design. 
[06/08 21:58:09    341s] Type 'man IMPOPT-665' for more detail.
[06/08 21:58:09    341s] **WARN: (IMPOPT-665):	core_row[2] : Net has unplaced terms or is connected to uplaced instances in design. 
[06/08 21:58:09    341s] Type 'man IMPOPT-665' for more detail.
[06/08 21:58:09    341s] **WARN: (IMPOPT-665):	core_row[1] : Net has unplaced terms or is connected to uplaced instances in design. 
[06/08 21:58:09    341s] Type 'man IMPOPT-665' for more detail.
[06/08 21:58:09    341s] **WARN: (IMPOPT-665):	core_row[0] : Net has unplaced terms or is connected to uplaced instances in design. 
[06/08 21:58:09    341s] Type 'man IMPOPT-665' for more detail.
[06/08 21:58:09    341s] **WARN: (IMPOPT-665):	core_col[3] : Net has unplaced terms or is connected to uplaced instances in design. 
[06/08 21:58:09    341s] Type 'man IMPOPT-665' for more detail.
[06/08 21:58:09    341s] **WARN: (IMPOPT-665):	core_col[2] : Net has unplaced terms or is connected to uplaced instances in design. 
[06/08 21:58:09    341s] Type 'man IMPOPT-665' for more detail.
[06/08 21:58:09    341s] **WARN: (IMPOPT-665):	core_col[1] : Net has unplaced terms or is connected to uplaced instances in design. 
[06/08 21:58:09    341s] Type 'man IMPOPT-665' for more detail.
[06/08 21:58:09    341s] **WARN: (IMPOPT-665):	core_col[0] : Net has unplaced terms or is connected to uplaced instances in design. 
[06/08 21:58:09    341s] Type 'man IMPOPT-665' for more detail.
[06/08 21:58:09    341s] **WARN: (IMPOPT-665):	cfg_addr[7] : Net has unplaced terms or is connected to uplaced instances in design. 
[06/08 21:58:09    341s] Type 'man IMPOPT-665' for more detail.
[06/08 21:58:09    341s] **WARN: (IMPOPT-665):	cfg_addr[6] : Net has unplaced terms or is connected to uplaced instances in design. 
[06/08 21:58:09    341s] Type 'man IMPOPT-665' for more detail.
[06/08 21:58:09    341s] **WARN: (IMPOPT-665):	cfg_addr[5] : Net has unplaced terms or is connected to uplaced instances in design. 
[06/08 21:58:09    341s] Type 'man IMPOPT-665' for more detail.
[06/08 21:58:09    341s] **WARN: (IMPOPT-665):	cfg_addr[4] : Net has unplaced terms or is connected to uplaced instances in design. 
[06/08 21:58:09    341s] Type 'man IMPOPT-665' for more detail.
[06/08 21:58:09    341s] **WARN: (IMPOPT-665):	cfg_addr[3] : Net has unplaced terms or is connected to uplaced instances in design. 
[06/08 21:58:09    341s] Type 'man IMPOPT-665' for more detail.
[06/08 21:58:09    341s] **WARN: (IMPOPT-665):	cfg_addr[2] : Net has unplaced terms or is connected to uplaced instances in design. 
[06/08 21:58:09    341s] Type 'man IMPOPT-665' for more detail.
[06/08 21:58:09    341s] **WARN: (IMPOPT-665):	cfg_addr[1] : Net has unplaced terms or is connected to uplaced instances in design. 
[06/08 21:58:09    341s] Type 'man IMPOPT-665' for more detail.
[06/08 21:58:09    341s] **WARN: (IMPOPT-665):	cfg_addr[0] : Net has unplaced terms or is connected to uplaced instances in design. 
[06/08 21:58:09    341s] Type 'man IMPOPT-665' for more detail.
[06/08 21:58:09    341s] **WARN: (IMPOPT-665):	cfg_data[7] : Net has unplaced terms or is connected to uplaced instances in design. 
[06/08 21:58:09    341s] Type 'man IMPOPT-665' for more detail.
[06/08 21:58:09    341s] **WARN: (IMPOPT-665):	cfg_data[6] : Net has unplaced terms or is connected to uplaced instances in design. 
[06/08 21:58:09    341s] Type 'man IMPOPT-665' for more detail.
[06/08 21:58:09    341s] **WARN: (IMPOPT-665):	cfg_data[5] : Net has unplaced terms or is connected to uplaced instances in design. 
[06/08 21:58:09    341s] Type 'man IMPOPT-665' for more detail.
[06/08 21:58:09    341s] **WARN: (IMPOPT-665):	cfg_data[4] : Net has unplaced terms or is connected to uplaced instances in design. 
[06/08 21:58:09    341s] Type 'man IMPOPT-665' for more detail.
[06/08 21:58:09    341s] **WARN: (EMS-27):	Message (IMPOPT-665) has exceeded the current message display limit of 20.
[06/08 21:58:09    341s] To increase the message display limit, refer to the product command reference manual.
[06/08 21:58:09    341s] **optDesign ... cpu = 0:00:00, real = 0:00:01, mem = 1087.1M, totSessionCpu=0:05:41 **
[06/08 21:58:09    341s] *** optDesign -postCTS ***
[06/08 21:58:09    341s] DRC Margin: user margin 0.0
[06/08 21:58:09    341s] Hold Target Slack: user slack -0.2
[06/08 21:58:09    341s] Setup Target Slack: user slack 0;
[06/08 21:58:09    341s] setUsefulSkewMode -ecoRoute false
[06/08 21:58:09    341s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1325.1M
[06/08 21:58:09    341s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.000, REAL:0.003, MEM:1325.1M
[06/08 21:58:09    341s] Deleting Cell Server ...
[06/08 21:58:09    341s] Deleting Lib Analyzer.
[06/08 21:58:09    341s] Creating Cell Server ...(0, 0, 0, 0)
[06/08 21:58:09    341s] Summary for sequential cells identification: 
[06/08 21:58:09    341s]   Identified SBFF number: 16
[06/08 21:58:09    341s]   Identified MBFF number: 0
[06/08 21:58:09    341s]   Identified SB Latch number: 0
[06/08 21:58:09    341s]   Identified MB Latch number: 0
[06/08 21:58:09    341s]   Not identified SBFF number: 0
[06/08 21:58:09    341s]   Not identified MBFF number: 0
[06/08 21:58:09    341s]   Not identified SB Latch number: 0
[06/08 21:58:09    341s]   Not identified MB Latch number: 0
[06/08 21:58:09    341s]   Number of sequential cells which are not FFs: 13
[06/08 21:58:09    341s]  Visiting view : worst
[06/08 21:58:09    341s]    : PowerDomain = none : Weighted F : unweighted  = 8.40 (1.000) with rcCorner = 0
[06/08 21:58:09    341s]    : PowerDomain = none : Weighted F : unweighted  = 6.60 (1.000) with rcCorner = -1
[06/08 21:58:09    341s]  Visiting view : fast
[06/08 21:58:09    341s]    : PowerDomain = none : Weighted F : unweighted  = 6.00 (1.000) with rcCorner = 0
[06/08 21:58:09    341s]    : PowerDomain = none : Weighted F : unweighted  = 4.50 (1.000) with rcCorner = -1
[06/08 21:58:09    341s]  Setting StdDelay to 8.40
[06/08 21:58:09    341s] Creating Cell Server, finished. 
[06/08 21:58:09    341s] 
[06/08 21:58:09    341s] Deleting Cell Server ...
[06/08 21:58:09    341s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:58:09    341s] All LLGs are deleted
[06/08 21:58:09    341s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1325.1M
[06/08 21:58:09    341s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1325.1M
[06/08 21:58:09    341s] Start to check current routing status for nets...
[06/08 21:58:09    341s] All nets are already routed correctly.
[06/08 21:58:09    341s] End to check current routing status for nets (mem=1325.1M)
[06/08 21:58:09    341s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[06/08 21:58:09    341s] ### Creating PhyDesignMc. totSessionCpu=0:05:41 mem=1325.1M
[06/08 21:58:09    341s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[06/08 21:58:09    341s] OPERPROF: Starting DPlace-Init at level 1, MEM:1325.1M
[06/08 21:58:09    341s] #spOpts: N=45 mergeVia=F 
[06/08 21:58:09    341s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1325.1M
[06/08 21:58:09    341s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1325.1M
[06/08 21:58:09    341s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[06/08 21:58:09    341s] Fast DP-INIT is on for default
[06/08 21:58:09    341s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[06/08 21:58:09    341s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.000, REAL:0.005, MEM:1325.1M
[06/08 21:58:09    341s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.000, REAL:0.006, MEM:1325.1M
[06/08 21:58:09    341s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1325.1MB).
[06/08 21:58:09    341s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.007, MEM:1325.1M
[06/08 21:58:09    341s] TotalInstCnt at PhyDesignMc Initialization: 627
[06/08 21:58:09    341s] ### Creating PhyDesignMc, finished. totSessionCpu=0:05:41 mem=1325.1M
[06/08 21:58:09    341s] TotalInstCnt at PhyDesignMc Destruction: 627
[06/08 21:58:09    341s] GigaOpt Hold Optimizer is used
[06/08 21:58:09    341s] End AAE Lib Interpolated Model. (MEM=1325.07 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[06/08 21:58:09    341s] 
[06/08 21:58:09    341s] Creating Lib Analyzer ...
[06/08 21:58:09    341s] Creating Cell Server ...(0, 0, 0, 0)
[06/08 21:58:09    341s] Summary for sequential cells identification: 
[06/08 21:58:09    341s]   Identified SBFF number: 16
[06/08 21:58:09    341s]   Identified MBFF number: 0
[06/08 21:58:09    341s]   Identified SB Latch number: 0
[06/08 21:58:09    341s]   Identified MB Latch number: 0
[06/08 21:58:09    341s]   Not identified SBFF number: 0
[06/08 21:58:09    341s]   Not identified MBFF number: 0
[06/08 21:58:09    341s]   Not identified SB Latch number: 0
[06/08 21:58:09    341s]   Not identified MB Latch number: 0
[06/08 21:58:09    341s]   Number of sequential cells which are not FFs: 13
[06/08 21:58:09    341s]  Visiting view : worst
[06/08 21:58:09    341s]    : PowerDomain = none : Weighted F : unweighted  = 8.40 (1.000) with rcCorner = 0
[06/08 21:58:09    341s]    : PowerDomain = none : Weighted F : unweighted  = 6.60 (1.000) with rcCorner = -1
[06/08 21:58:09    341s]  Visiting view : fast
[06/08 21:58:09    341s]    : PowerDomain = none : Weighted F : unweighted  = 6.00 (1.000) with rcCorner = 0
[06/08 21:58:09    341s]    : PowerDomain = none : Weighted F : unweighted  = 4.50 (1.000) with rcCorner = -1
[06/08 21:58:09    341s]  Setting StdDelay to 8.40
[06/08 21:58:09    341s] Creating Cell Server, finished. 
[06/08 21:58:09    341s] 
[06/08 21:58:09    341s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:58:09    341s] Total number of usable buffers from Lib Analyzer: 9 ( CLKBUF_X1 BUF_X1 CLKBUF_X2 BUF_X2 CLKBUF_X3 BUF_X4 BUF_X8 BUF_X16 BUF_X32)
[06/08 21:58:09    341s] Total number of usable inverters from Lib Analyzer: 6 ( INV_X1 INV_X2 INV_X4 INV_X8 INV_X16 INV_X32)
[06/08 21:58:09    341s] Total number of usable delay cells from Lib Analyzer: 0 ()
[06/08 21:58:09    341s] 
[06/08 21:58:09    341s] {RT default_rc_corner 0 10 10 {4 1} {7 0} {9 0} 3}
[06/08 21:58:09    341s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:05:41 mem=1325.1M
[06/08 21:58:09    341s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:05:41 mem=1325.1M
[06/08 21:58:09    341s] Creating Lib Analyzer, finished. 
[06/08 21:58:09    341s] Starting initialization (fixHold) cpu=0:00:00.0 real=0:00:00.0 totSessionCpu=0:05:41 mem=1325.1M ***
[06/08 21:58:09    341s] Effort level <high> specified for reg2reg path_group
[06/08 21:58:09    341s] Running 'saveTimingGraph -compress -file /tmp/innovus_temp_11176_nc-csuaf4-l01.apporto.com_c11879_csufresno_JAf0yZ/opt_timing_graph_NccQ4j/timingGraph.tgz -dir /tmp/innovus_temp_11176_nc-csuaf4-l01.apporto.com_c11879_csufresno_JAf0yZ/opt_timing_graph_NccQ4j -prefix timingGraph'
[06/08 21:58:09    341s] Done saveTimingGraph
[06/08 21:58:09    341s] Starting delay calculation for Hold views
[06/08 21:58:09    341s] #################################################################################
[06/08 21:58:09    341s] # Design Stage: PreRoute
[06/08 21:58:09    341s] # Design Name: tile_pe
[06/08 21:58:09    341s] # Design Mode: 45nm
[06/08 21:58:09    341s] # Analysis Mode: MMMC Non-OCV 
[06/08 21:58:09    341s] # Parasitics Mode: No SPEF/RCDB
[06/08 21:58:09    341s] # Signoff Settings: SI Off 
[06/08 21:58:09    341s] #################################################################################
[06/08 21:58:09    341s] Calculate delays in BcWc mode...
[06/08 21:58:09    341s] Topological Sorting (REAL = 0:00:00.0, MEM = 1341.4M, InitMEM = 1341.4M)
[06/08 21:58:09    341s] Start delay calculation (fullDC) (1 T). (MEM=1341.39)
[06/08 21:58:09    341s] *** Calculating scaling factor for fast libraries using the default operating condition of each library.
[06/08 21:58:09    341s] End AAE Lib Interpolated Model. (MEM=1357.6 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[06/08 21:58:09    341s] Total number of fetched objects 770
[06/08 21:58:09    341s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[06/08 21:58:09    341s] End delay calculation. (MEM=1344.67 CPU=0:00:00.1 REAL=0:00:00.0)
[06/08 21:58:09    341s] End delay calculation (fullDC). (MEM=1344.67 CPU=0:00:00.1 REAL=0:00:00.0)
[06/08 21:58:09    341s] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 1344.7M) ***
[06/08 21:58:09    341s] *** Done Building Timing Graph (cpu=0:00:00.1 real=0:00:00.0 totSessionCpu=0:05:42 mem=1344.7M)
[06/08 21:58:09    341s] 
[06/08 21:58:09    341s] Active hold views:
[06/08 21:58:09    341s]  fast
[06/08 21:58:09    341s]   Dominating endpoints: 0
[06/08 21:58:09    341s]   Dominating TNS: -0.000
[06/08 21:58:09    341s] 
[06/08 21:58:09    341s] Done building cte hold timing graph (fixHold) cpu=0:00:00.3 real=0:00:00.0 totSessionCpu=0:05:42 mem=1359.9M ***
[06/08 21:58:09    341s] Done building hold timer [1 node(s), 0 edge(s), 1 view(s)] (fixHold) cpu=0:00:00.3 real=0:00:00.0 totSessionCpu=0:05:42 mem=1359.9M ***
[06/08 21:58:09    341s] Running 'restoreTimingGraph -file /tmp/innovus_temp_11176_nc-csuaf4-l01.apporto.com_c11879_csufresno_JAf0yZ/opt_timing_graph_NccQ4j/timingGraph.tgz -dir /tmp/innovus_temp_11176_nc-csuaf4-l01.apporto.com_c11879_csufresno_JAf0yZ/opt_timing_graph_NccQ4j -prefix timingGraph'
[06/08 21:58:09    341s] Done restoreTimingGraph
[06/08 21:58:09    341s] Done building cte setup timing graph (fixHold) cpu=0:00:00.5 real=0:00:00.0 totSessionCpu=0:05:42 mem=1389.5M ***
[06/08 21:58:09    341s] *info: category slack lower bound [L 0.0] default
[06/08 21:58:09    341s] *info: category slack lower bound [H 0.0] reg2reg 
[06/08 21:58:09    341s] --------------------------------------------------- 
[06/08 21:58:09    341s]    Setup Violation Summary with Target Slack (0.000 ns)
[06/08 21:58:09    341s] --------------------------------------------------- 
[06/08 21:58:09    341s]          WNS    reg2regWNS
[06/08 21:58:09    341s]     0.001 ns      0.001 ns
[06/08 21:58:09    341s] --------------------------------------------------- 
[06/08 21:58:09    341s] 
[06/08 21:58:09    341s] *Info: minBufDelay = 20.2 ps, libStdDelay = 8.4 ps, minBufSize = 3192000 (3.0)
[06/08 21:58:09    341s] *Info: worst delay setup view: worst
[06/08 21:58:09    341s] Footprint list for hold buffering (delay unit: ps)
[06/08 21:58:09    341s] =================================================================
[06/08 21:58:09    341s] *Info:  holdDelay delayRatio IGArea drvRes cellname(iterm,oterm)
[06/08 21:58:09    341s] ------------------------------------------------------------------
[06/08 21:58:09    341s] *Info:       13.9       1.54    3.0  16.23 BUF_X1 (A,Z)
[06/08 21:58:09    341s] *Info:       18.4       1.54    3.0  23.84 CLKBUF_X1 (A,Z)
[06/08 21:58:09    341s] *Info:       14.4       1.44    4.0   8.11 BUF_X2 (A,Z)
[06/08 21:58:09    341s] *Info:       17.8       1.41    4.0  11.91 CLKBUF_X2 (A,Z)
[06/08 21:58:09    341s] *Info:       18.0       1.44    5.0   8.01 CLKBUF_X3 (A,Z)
[06/08 21:58:09    341s] *Info:       13.6       1.49    7.0   4.07 BUF_X4 (A,Z)
[06/08 21:58:09    341s] *Info:       14.5       1.48   13.0   2.05 BUF_X8 (A,Z)
[06/08 21:58:09    341s] *Info:       14.6       1.47   25.0   1.03 BUF_X16 (A,Z)
[06/08 21:58:09    341s] *Info:       15.1       1.48   49.0   0.54 BUF_X32 (A,Z)
[06/08 21:58:09    341s] =================================================================
[06/08 21:58:09    341s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1389.5M
[06/08 21:58:09    341s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.000, REAL:0.003, MEM:1389.5M
[06/08 21:58:09    341s] 
------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 worst
Hold  views included:
 fast

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.001  |  0.001  |  0.213  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   136   |   48    |   136   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.099  |  0.011  | -0.099  |
|           TNS (ns):| -4.716  |  0.000  | -4.716  |
|    Violating Paths:|   48    |    0    |   48    |
|          All Paths:|   136   |   48    |   136   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 68.378%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
Deleting Cell Server ...
[06/08 21:58:09    341s] Deleting Lib Analyzer.
[06/08 21:58:09    341s] Creating Cell Server ...(0, 0, 0, 0)
[06/08 21:58:09    341s] Summary for sequential cells identification: 
[06/08 21:58:09    341s]   Identified SBFF number: 16
[06/08 21:58:09    341s]   Identified MBFF number: 0
[06/08 21:58:09    341s]   Identified SB Latch number: 0
[06/08 21:58:09    341s]   Identified MB Latch number: 0
[06/08 21:58:09    341s]   Not identified SBFF number: 0
[06/08 21:58:09    341s]   Not identified MBFF number: 0
[06/08 21:58:09    341s]   Not identified SB Latch number: 0
[06/08 21:58:09    341s]   Not identified MB Latch number: 0
[06/08 21:58:09    341s]   Number of sequential cells which are not FFs: 13
[06/08 21:58:09    341s]  Visiting view : worst
[06/08 21:58:09    341s]    : PowerDomain = none : Weighted F : unweighted  = 8.40 (1.000) with rcCorner = 0
[06/08 21:58:09    341s]    : PowerDomain = none : Weighted F : unweighted  = 6.60 (1.000) with rcCorner = -1
[06/08 21:58:09    341s]  Visiting view : fast
[06/08 21:58:09    341s]    : PowerDomain = none : Weighted F : unweighted  = 6.00 (1.000) with rcCorner = 0
[06/08 21:58:09    341s]    : PowerDomain = none : Weighted F : unweighted  = 4.50 (1.000) with rcCorner = -1
[06/08 21:58:09    341s]  Setting StdDelay to 8.40
[06/08 21:58:09    341s] Creating Cell Server, finished. 
[06/08 21:58:09    341s] 
[06/08 21:58:09    341s] Deleting Cell Server ...
[06/08 21:58:09    341s] 
[06/08 21:58:09    341s] Creating Lib Analyzer ...
[06/08 21:58:09    341s] Creating Cell Server ...(0, 0, 0, 0)
[06/08 21:58:09    341s] Summary for sequential cells identification: 
[06/08 21:58:09    341s]   Identified SBFF number: 16
[06/08 21:58:09    341s]   Identified MBFF number: 0
[06/08 21:58:09    341s]   Identified SB Latch number: 0
[06/08 21:58:09    341s]   Identified MB Latch number: 0
[06/08 21:58:09    341s]   Not identified SBFF number: 0
[06/08 21:58:09    341s]   Not identified MBFF number: 0
[06/08 21:58:09    341s]   Not identified SB Latch number: 0
[06/08 21:58:09    341s]   Not identified MB Latch number: 0
[06/08 21:58:09    341s]   Number of sequential cells which are not FFs: 13
[06/08 21:58:09    341s]  Visiting view : worst
[06/08 21:58:09    341s]    : PowerDomain = none : Weighted F : unweighted  = 8.40 (1.000) with rcCorner = 0
[06/08 21:58:09    341s]    : PowerDomain = none : Weighted F : unweighted  = 6.60 (1.000) with rcCorner = -1
[06/08 21:58:09    341s]  Visiting view : fast
[06/08 21:58:09    341s]    : PowerDomain = none : Weighted F : unweighted  = 6.00 (1.000) with rcCorner = 0
[06/08 21:58:09    341s]    : PowerDomain = none : Weighted F : unweighted  = 4.50 (1.000) with rcCorner = -1
[06/08 21:58:09    341s]  Setting StdDelay to 8.40
[06/08 21:58:09    341s] Creating Cell Server, finished. 
[06/08 21:58:09    341s] 
[06/08 21:58:09    341s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 21:58:09    341s] Total number of usable buffers from Lib Analyzer: 9 ( CLKBUF_X1 BUF_X1 CLKBUF_X2 BUF_X2 CLKBUF_X3 BUF_X4 BUF_X8 BUF_X16 BUF_X32)
[06/08 21:58:09    341s] Total number of usable inverters from Lib Analyzer: 6 ( INV_X1 INV_X2 INV_X4 INV_X8 INV_X16 INV_X32)
[06/08 21:58:09    341s] Total number of usable delay cells from Lib Analyzer: 0 ()
[06/08 21:58:09    341s] 
[06/08 21:58:09    341s] {RT default_rc_corner 0 10 10 {4 1} {7 0} {9 0} 3}
[06/08 21:58:10    342s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:05:42 mem=1405.5M
[06/08 21:58:10    342s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:05:42 mem=1405.5M
[06/08 21:58:10    342s] Creating Lib Analyzer, finished. 
[06/08 21:58:10    342s] Hold Timer stdDelay = 8.4ps
[06/08 21:58:10    342s]  Visiting view : fast
[06/08 21:58:10    342s]    : PowerDomain = none : Weighted F : unweighted  = 6.00 (1.000) with rcCorner = 0
[06/08 21:58:10    342s]    : PowerDomain = none : Weighted F : unweighted  = 4.50 (1.000) with rcCorner = -1
[06/08 21:58:10    342s] **optDesign ... cpu = 0:00:01, real = 0:00:02, mem = 1135.8M, totSessionCpu=0:05:42 **
[06/08 21:58:10    342s] *** HoldOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:05:42.1/1:56:51.0 (0.0), mem = 1372.5M
[06/08 21:58:10    342s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.11176.14
[06/08 21:58:10    342s] ### Creating LA Mngr. totSessionCpu=0:05:42 mem=1530.3M
[06/08 21:58:10    342s] ### Creating LA Mngr, finished. totSessionCpu=0:05:42 mem=1530.3M
[06/08 21:58:10    342s] gigaOpt Hold fixing search radius: 56.000000 Microns (40 stdCellHgt)
[06/08 21:58:10    342s] gigaOpt Hold fixing search radius on new term: 7.000000 Microns (5 stdCellHgt)
[06/08 21:58:10    342s] gigaOpt Hold fixing search radius: 56.000000 Microns (40 stdCellHgt)
[06/08 21:58:10    342s] gigaOpt Hold fixing search radius on new term: 7.000000 Microns (5 stdCellHgt)
[06/08 21:58:10    342s] *info: Run optDesign holdfix with 1 thread.
[06/08 21:58:10    342s] Info: 1 clock net  excluded from IPO operation.
[06/08 21:58:10    342s] --------------------------------------------------- 
[06/08 21:58:10    342s]    Hold Timing Summary  - Initial 
[06/08 21:58:10    342s] --------------------------------------------------- 
[06/08 21:58:10    342s]  Target slack:      -0.2000 ns
[06/08 21:58:10    342s]  View: fast 
[06/08 21:58:10    342s]    WNS:      -0.0995  >>>  WNS:       0.1005 with TargetSlack
[06/08 21:58:10    342s]    TNS:      -0.0995  >>>  TNS:       0.0000 with TargetSlack
[06/08 21:58:10    342s]    VP :            1  >>>  VP:            0  with TargetSlack
[06/08 21:58:10    342s]    Worst hold path end point: x_reg_out_reg[0]/RN
[06/08 21:58:10    342s] --------------------------------------------------- 
[06/08 21:58:10    342s] *** Hold timing is met. Hold fixing is not needed 
[06/08 21:58:10    342s] **INFO: total 0 insts, 0 nets marked don't touch
[06/08 21:58:10    342s] **INFO: total 0 insts, 0 nets marked don't touch DB property
[06/08 21:58:10    342s] **INFO: total 0 insts, 0 nets unmarked don't touch

[06/08 21:58:10    342s] 
[06/08 21:58:10    342s] Capturing REF for hold ...
[06/08 21:58:10    342s]    Hold Timing Snapshot: (REF)
[06/08 21:58:10    342s]              All PG WNS: 0.000
[06/08 21:58:10    342s]              All PG TNS: 0.000
[06/08 21:58:10    342s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.11176.14
[06/08 21:58:10    342s] *** HoldOpt [finish] : cpu/real = 0:00:00.1/0:00:00.1 (1.0), totSession cpu/real = 0:05:42.2/1:56:51.1 (0.0), mem = 1530.3M
[06/08 21:58:10    342s] 
[06/08 21:58:10    342s] =============================================================================================
[06/08 21:58:10    342s]  Step TAT Report for HoldOpt #4
[06/08 21:58:10    342s] =============================================================================================
[06/08 21:58:10    342s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[06/08 21:58:10    342s] ---------------------------------------------------------------------------------------------
[06/08 21:58:10    342s] [ ViewPruning            ]      5   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.8
[06/08 21:58:10    342s] [ TimingUpdate           ]      5   0:00:00.0  (   0.8 % )     0:00:00.1 /  0:00:00.1    1.0
[06/08 21:58:10    342s] [ FullDelayCalc          ]      1   0:00:00.1  (  10.5 % )     0:00:00.1 /  0:00:00.1    1.0
[06/08 21:58:10    342s] [ OptSummaryReport       ]      1   0:00:00.0  (   0.7 % )     0:00:00.0 /  0:00:00.0    0.7
[06/08 21:58:10    342s] [ TimingReport           ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.8
[06/08 21:58:10    342s] [ DrvReport              ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    1.7
[06/08 21:58:10    342s] [ SlackTraversorInit     ]      4   0:00:00.0  (   2.0 % )     0:00:00.0 /  0:00:00.0    0.9
[06/08 21:58:10    342s] [ CellServerInit         ]      3   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    1.9
[06/08 21:58:10    342s] [ LibAnalyzerInit        ]      2   0:00:00.4  (  40.6 % )     0:00:00.4 /  0:00:00.4    1.0
[06/08 21:58:10    342s] [ PowerInterfaceInit     ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[06/08 21:58:10    342s] [ SteinerInterfaceInit   ]      1   0:00:00.1  (   6.7 % )     0:00:00.1 /  0:00:00.1    0.9
[06/08 21:58:10    342s] [ BuildHoldTimer         ]      3   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[06/08 21:58:10    342s] [ HoldTimerViewData      ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[06/08 21:58:10    342s] [ HoldTimerSlackGraph    ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[06/08 21:58:10    342s] [ HoldTimerNodeList      ]      2   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.0
[06/08 21:58:10    342s] [ HoldTimerRestoreData   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[06/08 21:58:10    342s] [ ReportLenViolation     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[06/08 21:58:10    342s] [ GenerateDrvReportData  ]      1   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    1.7
[06/08 21:58:10    342s] [ ReportAnalysisSummary  ]      4   0:00:00.0  (   1.2 % )     0:00:00.0 /  0:00:00.0    0.8
[06/08 21:58:10    342s] [ MISC                   ]          0:00:00.4  (  35.6 % )     0:00:00.4 /  0:00:00.4    1.0
[06/08 21:58:10    342s] ---------------------------------------------------------------------------------------------
[06/08 21:58:10    342s]  HoldOpt #4 TOTAL                   0:00:01.1  ( 100.0 % )     0:00:01.1 /  0:00:01.1    1.0
[06/08 21:58:10    342s] ---------------------------------------------------------------------------------------------
[06/08 21:58:10    342s] 
[06/08 21:58:10    342s] 
[06/08 21:58:10    342s] Active setup views:
[06/08 21:58:10    342s]  worst
[06/08 21:58:10    342s]   Dominating endpoints: 0
[06/08 21:58:10    342s]   Dominating TNS: -0.000
[06/08 21:58:10    342s] 
[06/08 21:58:10    342s] [NR-eGR] Started Early Global Route kernel ( Curr Mem: 1445.29 MB )
[06/08 21:58:10    342s] (I)       Started Loading and Dumping File ( Curr Mem: 1445.29 MB )
[06/08 21:58:10    342s] (I)       Reading DB...
[06/08 21:58:10    342s] (I)       Read data from FE... (mem=1445.3M)
[06/08 21:58:10    342s] (I)       Read nodes and places... (mem=1445.3M)
[06/08 21:58:10    342s] (I)       Done Read nodes and places (cpu=0.000s, mem=1445.3M)
[06/08 21:58:10    342s] (I)       Read nets... (mem=1445.3M)
[06/08 21:58:10    342s] (I)       Done Read nets (cpu=0.000s, mem=1445.3M)
[06/08 21:58:10    342s] (I)       Done Read data from FE (cpu=0.000s, mem=1445.3M)
[06/08 21:58:10    342s] (I)       before initializing RouteDB syMemory usage = 1445.3 MB
[06/08 21:58:10    342s] (I)       == Non-default Options ==
[06/08 21:58:10    342s] (I)       Build term to term wires                           : false
[06/08 21:58:10    342s] (I)       Maximum routing layer                              : 10
[06/08 21:58:10    342s] (I)       Counted 1186 PG shapes. We will not process PG shapes layer by layer.
[06/08 21:58:10    342s] (I)       Use row-based GCell size
[06/08 21:58:10    342s] (I)       GCell unit size  : 2800
[06/08 21:58:10    342s] (I)       GCell multiplier : 1
[06/08 21:58:10    342s] (I)       build grid graph
[06/08 21:58:10    342s] (I)       build grid graph start
[06/08 21:58:10    342s] [NR-eGR] Track table information for default rule: 
[06/08 21:58:10    342s] [NR-eGR] metal1 has no routable track
[06/08 21:58:10    342s] [NR-eGR] metal2 has single uniform track structure
[06/08 21:58:10    342s] [NR-eGR] metal3 has single uniform track structure
[06/08 21:58:10    342s] [NR-eGR] metal4 has single uniform track structure
[06/08 21:58:10    342s] [NR-eGR] metal5 has single uniform track structure
[06/08 21:58:10    342s] [NR-eGR] metal6 has single uniform track structure
[06/08 21:58:10    342s] [NR-eGR] metal7 has single uniform track structure
[06/08 21:58:10    342s] [NR-eGR] metal8 has single uniform track structure
[06/08 21:58:10    342s] [NR-eGR] metal9 has single uniform track structure
[06/08 21:58:10    342s] [NR-eGR] metal10 has single uniform track structure
[06/08 21:58:10    342s] (I)       build grid graph end
[06/08 21:58:10    342s] (I)       ===========================================================================
[06/08 21:58:10    342s] (I)       == Report All Rule Vias ==
[06/08 21:58:10    342s] (I)       ===========================================================================
[06/08 21:58:10    342s] (I)        Via Rule : (Default)
[06/08 21:58:10    342s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[06/08 21:58:10    342s] (I)       ---------------------------------------------------------------------------
[06/08 21:58:10    342s] (I)        1    9 : via1_8                      9 : via1_8                   
[06/08 21:58:10    342s] (I)        2   10 : via2_8                     10 : via2_8                   
[06/08 21:58:10    342s] (I)        3   19 : via3_2                     19 : via3_2                   
[06/08 21:58:10    342s] (I)        4   22 : via4_0                     22 : via4_0                   
[06/08 21:58:10    342s] (I)        5   23 : via5_0                     23 : via5_0                   
[06/08 21:58:10    342s] (I)        6   24 : via6_0                     24 : via6_0                   
[06/08 21:58:10    342s] (I)        7   25 : via7_0                     25 : via7_0                   
[06/08 21:58:10    342s] (I)        8   26 : via8_0                     26 : via8_0                   
[06/08 21:58:10    342s] (I)        9   27 : via9_0                     27 : via9_0                   
[06/08 21:58:10    342s] (I)       ===========================================================================
[06/08 21:58:10    342s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 1445.29 MB )
[06/08 21:58:10    342s] (I)       Num PG vias on layer 2 : 0
[06/08 21:58:10    342s] (I)       Num PG vias on layer 3 : 0
[06/08 21:58:10    342s] (I)       Num PG vias on layer 4 : 0
[06/08 21:58:10    342s] (I)       Num PG vias on layer 5 : 0
[06/08 21:58:10    342s] (I)       Num PG vias on layer 6 : 0
[06/08 21:58:10    342s] (I)       Num PG vias on layer 7 : 0
[06/08 21:58:10    342s] (I)       Num PG vias on layer 8 : 0
[06/08 21:58:10    342s] (I)       Num PG vias on layer 9 : 0
[06/08 21:58:10    342s] (I)       Num PG vias on layer 10 : 0
[06/08 21:58:10    342s] [NR-eGR] Read 2094 PG shapes
[06/08 21:58:10    342s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1445.29 MB )
[06/08 21:58:10    342s] [NR-eGR] #Routing Blockages  : 0
[06/08 21:58:10    342s] [NR-eGR] #Instance Blockages : 0
[06/08 21:58:10    342s] [NR-eGR] #PG Blockages       : 2094
[06/08 21:58:10    342s] [NR-eGR] #Halo Blockages     : 0
[06/08 21:58:10    342s] [NR-eGR] #Boundary Blockages : 0
[06/08 21:58:10    342s] (I)       Design has 0 blackboxes considered as all layer blockages.
[06/08 21:58:10    342s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[06/08 21:58:10    342s] (I)       readDataFromPlaceDB
[06/08 21:58:10    342s] (I)       Read net information..
[06/08 21:58:10    342s] [NR-eGR] Read numTotalNets=696  numIgnoredNets=0
[06/08 21:58:10    342s] (I)       Read testcase time = 0.000 seconds
[06/08 21:58:10    342s] 
[06/08 21:58:10    342s] (I)       early_global_route_priority property id does not exist.
[06/08 21:58:10    342s] (I)       Start initializing grid graph
[06/08 21:58:10    342s] (I)       Early Global GCell Via Threshold calculated based on cut spacing = 
[06/08 21:58:10    342s] (I)       End initializing grid graph
[06/08 21:58:10    342s] (I)       Model blockages into capacity
[06/08 21:58:10    342s] (I)       Read Num Blocks=2094  Num Prerouted Wires=0  Num CS=0
[06/08 21:58:10    342s] (I)       Started Modeling ( Curr Mem: 1445.29 MB )
[06/08 21:58:10    342s] (I)       Layer 1 (V) : #blockages 240 : #preroutes 0
[06/08 21:58:10    342s] (I)       Layer 2 (H) : #blockages 240 : #preroutes 0
[06/08 21:58:10    342s] (I)       Layer 3 (V) : #blockages 240 : #preroutes 0
[06/08 21:58:10    342s] (I)       Layer 4 (H) : #blockages 240 : #preroutes 0
[06/08 21:58:10    342s] (I)       Layer 5 (V) : #blockages 240 : #preroutes 0
[06/08 21:58:10    342s] (I)       Layer 6 (H) : #blockages 240 : #preroutes 0
[06/08 21:58:10    342s] (I)       Layer 7 (V) : #blockages 240 : #preroutes 0
[06/08 21:58:10    342s] (I)       Layer 8 (H) : #blockages 264 : #preroutes 0
[06/08 21:58:10    342s] (I)       Layer 9 (V) : #blockages 150 : #preroutes 0
[06/08 21:58:10    342s] (I)       Finished Modeling ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1445.29 MB )
[06/08 21:58:10    342s] (I)       -- layer congestion ratio --
[06/08 21:58:10    342s] (I)       Layer 1 : 0.100000
[06/08 21:58:10    342s] (I)       Layer 2 : 0.700000
[06/08 21:58:10    342s] (I)       Layer 3 : 0.700000
[06/08 21:58:10    342s] (I)       Layer 4 : 0.700000
[06/08 21:58:10    342s] (I)       Layer 5 : 0.700000
[06/08 21:58:10    342s] (I)       Layer 6 : 0.700000
[06/08 21:58:10    342s] (I)       Layer 7 : 0.700000
[06/08 21:58:10    342s] (I)       Layer 8 : 0.700000
[06/08 21:58:10    342s] (I)       Layer 9 : 0.700000
[06/08 21:58:10    342s] (I)       Layer 10 : 0.700000
[06/08 21:58:10    342s] (I)       ----------------------------
[06/08 21:58:10    342s] (I)       Number of ignored nets = 0
[06/08 21:58:10    342s] (I)       Number of fixed nets = 0.  Ignored: Yes
[06/08 21:58:10    342s] (I)       Number of clock nets = 1.  Ignored: No
[06/08 21:58:10    342s] (I)       Number of analog nets = 0.  Ignored: Yes
[06/08 21:58:10    342s] (I)       Number of special nets = 0.  Ignored: Yes
[06/08 21:58:10    342s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[06/08 21:58:10    342s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[06/08 21:58:10    342s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[06/08 21:58:10    342s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[06/08 21:58:10    342s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[06/08 21:58:10    342s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[06/08 21:58:10    342s] (I)       Before initializing Early Global Route syMemory usage = 1445.3 MB
[06/08 21:58:10    342s] (I)       Ndr track 0 does not exist
[06/08 21:58:10    342s] (I)       ---------------------Grid Graph Info--------------------
[06/08 21:58:10    342s] (I)       Routing area        : (0, 0) - (126540, 104720)
[06/08 21:58:10    342s] (I)       Core area           : (20140, 20160) - (106400, 84560)
[06/08 21:58:10    342s] (I)       Site width          :   380  (dbu)
[06/08 21:58:10    342s] (I)       Row height          :  2800  (dbu)
[06/08 21:58:10    342s] (I)       GCell width         :  2800  (dbu)
[06/08 21:58:10    342s] (I)       GCell height        :  2800  (dbu)
[06/08 21:58:10    342s] (I)       Grid                :    45    38    10
[06/08 21:58:10    342s] (I)       Layer numbers       :     1     2     3     4     5     6     7     8     9    10
[06/08 21:58:10    342s] (I)       Vertical capacity   :     0  2800     0  2800     0  2800     0  2800     0  2800
[06/08 21:58:10    342s] (I)       Horizontal capacity :     0     0  2800     0  2800     0  2800     0  2800     0
[06/08 21:58:10    342s] (I)       Default wire width  :   140   140   140   280   280   280   800   800  1600  1600
[06/08 21:58:10    342s] (I)       Default wire space  :   130   140   140   280   280   280   800   800  1600  1600
[06/08 21:58:10    342s] (I)       Default wire pitch  :   270   280   280   560   560   560  1600  1600  3200  3200
[06/08 21:58:10    342s] (I)       Default pitch size  :   270   380   280   560   560   560  1680  1680  3200  3360
[06/08 21:58:10    342s] (I)       First track coord   :     0   190   140   730   700   730  1820  1850  4300  3530
[06/08 21:58:10    342s] (I)       Num tracks per GCell: 10.37  7.37 10.00  5.00  5.00  5.00  1.67  1.67  0.88  0.83
[06/08 21:58:10    342s] (I)       Total num of tracks :     0   333   374   225   186   225    62    74    32    37
[06/08 21:58:10    342s] (I)       Num of masks        :     1     1     1     1     1     1     1     1     1     1
[06/08 21:58:10    342s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0     0     0
[06/08 21:58:10    342s] (I)       --------------------------------------------------------
[06/08 21:58:10    342s] 
[06/08 21:58:10    342s] [NR-eGR] ============ Routing rule table ============
[06/08 21:58:10    342s] [NR-eGR] Rule id: 0  Nets: 696 
[06/08 21:58:10    342s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[06/08 21:58:10    342s] (I)       Pitch:  L1=270  L2=380  L3=280  L4=560  L5=560  L6=560  L7=1680  L8=1680  L9=3200  L10=3360
[06/08 21:58:10    342s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1
[06/08 21:58:10    342s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1
[06/08 21:58:10    342s] [NR-eGR] ========================================
[06/08 21:58:10    342s] [NR-eGR] 
[06/08 21:58:10    342s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[06/08 21:58:10    342s] (I)       blocked tracks on layer2 : = 2592 / 12654 (20.48%)
[06/08 21:58:10    342s] (I)       blocked tracks on layer3 : = 552 / 16830 (3.28%)
[06/08 21:58:10    342s] (I)       blocked tracks on layer4 : = 1896 / 8550 (22.18%)
[06/08 21:58:10    342s] (I)       blocked tracks on layer5 : = 600 / 8370 (7.17%)
[06/08 21:58:10    342s] (I)       blocked tracks on layer6 : = 2112 / 8550 (24.70%)
[06/08 21:58:10    342s] (I)       blocked tracks on layer7 : = 675 / 2790 (24.19%)
[06/08 21:58:10    342s] (I)       blocked tracks on layer8 : = 888 / 2812 (31.58%)
[06/08 21:58:10    342s] (I)       blocked tracks on layer9 : = 982 / 1440 (68.19%)
[06/08 21:58:10    342s] (I)       blocked tracks on layer10 : = 765 / 1406 (54.41%)
[06/08 21:58:10    342s] (I)       After initializing Early Global Route syMemory usage = 1445.3 MB
[06/08 21:58:10    342s] (I)       Finished Loading and Dumping File ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1445.29 MB )
[06/08 21:58:10    342s] (I)       Reset routing kernel
[06/08 21:58:10    342s] (I)       Started Global Routing ( Curr Mem: 1445.29 MB )
[06/08 21:58:10    342s] (I)       ============= Initialization =============
[06/08 21:58:10    342s] (I)       totalPins=2068  totalGlobalPin=1908 (92.26%)
[06/08 21:58:10    342s] (I)       Started Net group 1 ( Curr Mem: 1445.29 MB )
[06/08 21:58:10    342s] (I)       Started Build MST ( Curr Mem: 1445.29 MB )
[06/08 21:58:10    342s] (I)       Generate topology with single threads
[06/08 21:58:10    342s] (I)       Finished Build MST ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1445.29 MB )
[06/08 21:58:10    342s] (I)       total 2D Cap : 56508 = (26808 H, 29700 V)
[06/08 21:58:10    342s] [NR-eGR] Layer group 1: route 696 net(s) in layer range [2, 10]
[06/08 21:58:10    342s] (I)       
[06/08 21:58:10    342s] (I)       ============  Phase 1a Route ============
[06/08 21:58:10    342s] (I)       Started Phase 1a ( Curr Mem: 1445.29 MB )
[06/08 21:58:10    342s] (I)       Started Pattern routing ( Curr Mem: 1445.29 MB )
[06/08 21:58:10    342s] (I)       Finished Pattern routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1445.29 MB )
[06/08 21:58:10    342s] (I)       Usage: 2453 = (1287 H, 1166 V) = (4.80% H, 3.93% V) = (1.802e+03um H, 1.632e+03um V)
[06/08 21:58:10    342s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1445.29 MB )
[06/08 21:58:10    342s] (I)       
[06/08 21:58:10    342s] (I)       ============  Phase 1b Route ============
[06/08 21:58:10    342s] (I)       Started Phase 1b ( Curr Mem: 1445.29 MB )
[06/08 21:58:10    342s] (I)       Usage: 2453 = (1287 H, 1166 V) = (4.80% H, 3.93% V) = (1.802e+03um H, 1.632e+03um V)
[06/08 21:58:10    342s] (I)       Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 3.434200e+03um
[06/08 21:58:10    342s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1445.29 MB )
[06/08 21:58:10    342s] (I)       
[06/08 21:58:10    342s] (I)       ============  Phase 1c Route ============
[06/08 21:58:10    342s] (I)       Started Phase 1c ( Curr Mem: 1445.29 MB )
[06/08 21:58:10    342s] (I)       Usage: 2453 = (1287 H, 1166 V) = (4.80% H, 3.93% V) = (1.802e+03um H, 1.632e+03um V)
[06/08 21:58:10    342s] (I)       Finished Phase 1c ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1445.29 MB )
[06/08 21:58:10    342s] (I)       
[06/08 21:58:10    342s] (I)       ============  Phase 1d Route ============
[06/08 21:58:10    342s] (I)       Started Phase 1d ( Curr Mem: 1445.29 MB )
[06/08 21:58:10    342s] (I)       Usage: 2453 = (1287 H, 1166 V) = (4.80% H, 3.93% V) = (1.802e+03um H, 1.632e+03um V)
[06/08 21:58:10    342s] (I)       Finished Phase 1d ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1445.29 MB )
[06/08 21:58:10    342s] (I)       
[06/08 21:58:10    342s] (I)       ============  Phase 1e Route ============
[06/08 21:58:10    342s] (I)       Started Phase 1e ( Curr Mem: 1445.29 MB )
[06/08 21:58:10    342s] (I)       Started Route legalization ( Curr Mem: 1445.29 MB )
[06/08 21:58:10    342s] (I)       Finished Route legalization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1445.29 MB )
[06/08 21:58:10    342s] (I)       Usage: 2453 = (1287 H, 1166 V) = (4.80% H, 3.93% V) = (1.802e+03um H, 1.632e+03um V)
[06/08 21:58:10    342s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 3.434200e+03um
[06/08 21:58:10    342s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1445.29 MB )
[06/08 21:58:10    342s] (I)       Started Layer assignment ( Curr Mem: 1445.29 MB )
[06/08 21:58:10    342s] (I)       Current Layer assignment [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1445.29 MB )
[06/08 21:58:10    342s] (I)       Running layer assignment with 1 threads
[06/08 21:58:10    342s] (I)       Finished Layer assignment ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1445.29 MB )
[06/08 21:58:10    342s] (I)       Finished Net group 1 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1445.29 MB )
[06/08 21:58:10    342s] (I)       
[06/08 21:58:10    342s] (I)       ============  Phase 1l Route ============
[06/08 21:58:10    342s] (I)       Started Phase 1l ( Curr Mem: 1445.29 MB )
[06/08 21:58:10    342s] (I)       Finished Phase 1l ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1445.29 MB )
[06/08 21:58:10    342s] (I)       
[06/08 21:58:10    342s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[06/08 21:58:10    342s] [NR-eGR]                        OverCon            
[06/08 21:58:10    342s] [NR-eGR]                         #Gcell     %Gcell
[06/08 21:58:10    342s] [NR-eGR]       Layer                (1)    OverCon 
[06/08 21:58:10    342s] [NR-eGR] ----------------------------------------------
[06/08 21:58:10    342s] [NR-eGR]  metal1  (1)         0( 0.00%)   ( 0.00%) 
[06/08 21:58:10    342s] [NR-eGR]  metal2  (2)         2( 0.12%)   ( 0.12%) 
[06/08 21:58:10    342s] [NR-eGR]  metal3  (3)         0( 0.00%)   ( 0.00%) 
[06/08 21:58:10    342s] [NR-eGR]  metal4  (4)         0( 0.00%)   ( 0.00%) 
[06/08 21:58:10    342s] [NR-eGR]  metal5  (5)         0( 0.00%)   ( 0.00%) 
[06/08 21:58:10    342s] [NR-eGR]  metal6  (6)         0( 0.00%)   ( 0.00%) 
[06/08 21:58:10    342s] [NR-eGR]  metal7  (7)         0( 0.00%)   ( 0.00%) 
[06/08 21:58:10    342s] [NR-eGR]  metal8  (8)         0( 0.00%)   ( 0.00%) 
[06/08 21:58:10    342s] [NR-eGR]  metal9  (9)         0( 0.00%)   ( 0.00%) 
[06/08 21:58:10    342s] [NR-eGR] metal10 (10)         0( 0.00%)   ( 0.00%) 
[06/08 21:58:10    342s] [NR-eGR] ----------------------------------------------
[06/08 21:58:10    342s] [NR-eGR] Total                2( 0.02%)   ( 0.02%) 
[06/08 21:58:10    342s] [NR-eGR] 
[06/08 21:58:10    342s] (I)       Finished Global Routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1445.29 MB )
[06/08 21:58:10    342s] (I)       total 2D Cap : 57072 = (26893 H, 30179 V)
[06/08 21:58:10    342s] [NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[06/08 21:58:10    342s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[06/08 21:58:10    342s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1445.29 MB )
[06/08 21:58:10    342s] OPERPROF: Starting HotSpotCal at level 1, MEM:1445.3M
[06/08 21:58:10    342s] [hotspot] +------------+---------------+---------------+
[06/08 21:58:10    342s] [hotspot] |            |   max hotspot | total hotspot |
[06/08 21:58:10    342s] [hotspot] +------------+---------------+---------------+
[06/08 21:58:10    342s] [hotspot] | normalized |          0.00 |          0.00 |
[06/08 21:58:10    342s] [hotspot] +------------+---------------+---------------+
[06/08 21:58:10    342s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[06/08 21:58:10    342s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[06/08 21:58:10    342s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.000, REAL:0.000, MEM:1445.3M
[06/08 21:58:10    342s] Reported timing to dir ./timingReports
[06/08 21:58:10    342s] **optDesign ... cpu = 0:00:01, real = 0:00:02, mem = 1216.0M, totSessionCpu=0:05:42 **
[06/08 21:58:10    342s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1445.3M
[06/08 21:58:10    342s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.003, MEM:1445.3M
[06/08 21:58:10    342s] Running 'saveTimingGraph -compress -file /tmp/innovus_temp_11176_nc-csuaf4-l01.apporto.com_c11879_csufresno_JAf0yZ/opt_timing_graph_VchNbk/timingGraph.tgz -dir /tmp/innovus_temp_11176_nc-csuaf4-l01.apporto.com_c11879_csufresno_JAf0yZ/opt_timing_graph_VchNbk -prefix timingGraph'
[06/08 21:58:10    342s] Done saveTimingGraph
[06/08 21:58:10    342s] Starting delay calculation for Hold views
[06/08 21:58:10    342s] #################################################################################
[06/08 21:58:10    342s] # Design Stage: PreRoute
[06/08 21:58:10    342s] # Design Name: tile_pe
[06/08 21:58:10    342s] # Design Mode: 45nm
[06/08 21:58:10    342s] # Analysis Mode: MMMC Non-OCV 
[06/08 21:58:10    342s] # Parasitics Mode: No SPEF/RCDB
[06/08 21:58:10    342s] # Signoff Settings: SI Off 
[06/08 21:58:10    342s] #################################################################################
[06/08 21:58:10    342s] Calculate delays in BcWc mode...
[06/08 21:58:10    342s] Topological Sorting (REAL = 0:00:00.0, MEM = 1459.6M, InitMEM = 1459.6M)
[06/08 21:58:10    342s] Start delay calculation (fullDC) (1 T). (MEM=1459.62)
[06/08 21:58:10    342s] *** Calculating scaling factor for fast libraries using the default operating condition of each library.
[06/08 21:58:10    342s] End AAE Lib Interpolated Model. (MEM=1475.83 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[06/08 21:58:10    342s] Total number of fetched objects 770
[06/08 21:58:10    342s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[06/08 21:58:10    342s] End delay calculation. (MEM=1463.64 CPU=0:00:00.1 REAL=0:00:00.0)
[06/08 21:58:10    342s] End delay calculation (fullDC). (MEM=1463.64 CPU=0:00:00.1 REAL=0:00:00.0)
[06/08 21:58:10    342s] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 1463.6M) ***
[06/08 21:58:10    342s] *** Done Building Timing Graph (cpu=0:00:00.1 real=0:00:00.0 totSessionCpu=0:05:43 mem=1463.6M)
[06/08 21:58:10    342s] Running 'restoreTimingGraph -file /tmp/innovus_temp_11176_nc-csuaf4-l01.apporto.com_c11879_csufresno_JAf0yZ/opt_timing_graph_VchNbk/timingGraph.tgz -dir /tmp/innovus_temp_11176_nc-csuaf4-l01.apporto.com_c11879_csufresno_JAf0yZ/opt_timing_graph_VchNbk -prefix timingGraph'
[06/08 21:58:10    342s] Done restoreTimingGraph
[06/08 21:58:11    342s] 
------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 worst 
Hold  views included:
 fast 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.001  |  0.001  |  0.213  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   136   |   48    |   136   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.099  |  0.011  | -0.099  |
|           TNS (ns):| -4.716  |  0.000  | -4.716  |
|    Violating Paths:|   48    |    0    |   48    |
|          All Paths:|   136   |   48    |   136   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 68.378%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
*** Final Summary (holdfix) CPU=0:00:00.7, REAL=0:00:01.0, MEM=1434.0M
[06/08 21:58:11    342s] **optDesign ... cpu = 0:00:02, real = 0:00:03, mem = 1216.6M, totSessionCpu=0:05:43 **
[06/08 21:58:11    342s] *** Finished optDesign ***
[06/08 21:58:11    342s] Info: pop threads available for lower-level modules during optimization.
[06/08 21:58:11    342s] Deleting Lib Analyzer.
[06/08 21:58:11    342s] Info: Destroy the CCOpt slew target map.
[06/08 21:58:11    342s] clean pInstBBox. size 0
[06/08 21:58:11    342s] All LLGs are deleted
[06/08 21:58:11    342s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1434.0M
[06/08 21:58:11    342s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1434.0M
[06/08 21:58:11    342s] 
[06/08 21:58:11    342s] =============================================================================================
[06/08 21:58:11    342s]  Final TAT Report for optDesign
[06/08 21:58:11    342s] =============================================================================================
[06/08 21:58:11    342s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[06/08 21:58:11    342s] ---------------------------------------------------------------------------------------------
[06/08 21:58:11    342s] [ HoldOpt                ]      1   0:00:00.9  (  36.9 % )     0:00:01.1 /  0:00:01.1    1.0
[06/08 21:58:11    342s] [ ViewPruning            ]      8   0:00:00.0  (   0.6 % )     0:00:00.0 /  0:00:00.0    1.3
[06/08 21:58:11    342s] [ TimingUpdate           ]      9   0:00:00.0  (   0.7 % )     0:00:00.3 /  0:00:00.3    1.0
[06/08 21:58:11    342s] [ FullDelayCalc          ]      2   0:00:00.2  (   9.2 % )     0:00:00.2 /  0:00:00.2    1.0
[06/08 21:58:11    342s] [ OptSummaryReport       ]      2   0:00:00.4  (  16.0 % )     0:00:01.1 /  0:00:00.7    0.6
[06/08 21:58:11    342s] [ TimingReport           ]      4   0:00:00.0  (   1.0 % )     0:00:00.0 /  0:00:00.0    1.1
[06/08 21:58:11    342s] [ DrvReport              ]      2   0:00:00.4  (  17.7 % )     0:00:00.4 /  0:00:00.0    0.0
[06/08 21:58:11    342s] [ GenerateReports        ]      2   0:00:00.1  (   5.4 % )     0:00:00.1 /  0:00:00.1    0.9
[06/08 21:58:11    342s] [ MISC                   ]          0:00:00.3  (  12.4 % )     0:00:00.3 /  0:00:00.3    1.0
[06/08 21:58:11    342s] ---------------------------------------------------------------------------------------------
[06/08 21:58:11    342s]  optDesign TOTAL                    0:00:02.5  ( 100.0 % )     0:00:02.5 /  0:00:02.1    0.8
[06/08 21:58:11    342s] ---------------------------------------------------------------------------------------------
[06/08 21:58:11    342s] 
[06/08 21:58:11    342s] Deleting Cell Server ...
[06/08 22:02:14    353s] invalid command name "reportUnplaced"
[06/08 22:04:04    358s] <CMD> set ptngSprNoRefreshPins 1
[06/08 22:04:04    358s] <CMD> setPtnPinStatus -cell tile_pe -pin {acc_in[0]} -status unplaced -silent
[06/08 22:04:04    358s] <CMD> setPtnPinStatus -cell tile_pe -pin {acc_in[1]} -status unplaced -silent
[06/08 22:04:04    358s] <CMD> setPtnPinStatus -cell tile_pe -pin {acc_in[2]} -status unplaced -silent
[06/08 22:04:04    358s] <CMD> setPtnPinStatus -cell tile_pe -pin {acc_in[3]} -status unplaced -silent
[06/08 22:04:04    358s] <CMD> setPtnPinStatus -cell tile_pe -pin {acc_in[4]} -status unplaced -silent
[06/08 22:04:04    358s] <CMD> setPtnPinStatus -cell tile_pe -pin {acc_in[5]} -status unplaced -silent
[06/08 22:04:04    358s] <CMD> setPtnPinStatus -cell tile_pe -pin {acc_in[6]} -status unplaced -silent
[06/08 22:04:04    358s] <CMD> setPtnPinStatus -cell tile_pe -pin {acc_in[7]} -status unplaced -silent
[06/08 22:04:04    358s] <CMD> setPtnPinStatus -cell tile_pe -pin {acc_in[8]} -status unplaced -silent
[06/08 22:04:04    358s] <CMD> setPtnPinStatus -cell tile_pe -pin {acc_in[9]} -status unplaced -silent
[06/08 22:04:04    358s] <CMD> setPtnPinStatus -cell tile_pe -pin {acc_in[10]} -status unplaced -silent
[06/08 22:04:04    358s] <CMD> setPtnPinStatus -cell tile_pe -pin {acc_in[11]} -status unplaced -silent
[06/08 22:04:04    358s] <CMD> setPtnPinStatus -cell tile_pe -pin {acc_in[12]} -status unplaced -silent
[06/08 22:04:04    358s] <CMD> setPtnPinStatus -cell tile_pe -pin {acc_in[13]} -status unplaced -silent
[06/08 22:04:04    358s] <CMD> setPtnPinStatus -cell tile_pe -pin {acc_in[14]} -status unplaced -silent
[06/08 22:04:04    358s] <CMD> setPtnPinStatus -cell tile_pe -pin {acc_in[15]} -status unplaced -silent
[06/08 22:04:04    358s] <CMD> setPtnPinStatus -cell tile_pe -pin {acc_in[16]} -status unplaced -silent
[06/08 22:04:04    358s] <CMD> setPtnPinStatus -cell tile_pe -pin {acc_in[17]} -status unplaced -silent
[06/08 22:04:04    358s] <CMD> setPtnPinStatus -cell tile_pe -pin {acc_in[18]} -status unplaced -silent
[06/08 22:04:04    358s] <CMD> setPtnPinStatus -cell tile_pe -pin {acc_in[19]} -status unplaced -silent
[06/08 22:04:04    358s] <CMD> setPtnPinStatus -cell tile_pe -pin {acc_in[20]} -status unplaced -silent
[06/08 22:04:04    358s] <CMD> setPtnPinStatus -cell tile_pe -pin {acc_in[21]} -status unplaced -silent
[06/08 22:04:04    358s] <CMD> setPtnPinStatus -cell tile_pe -pin {acc_in[22]} -status unplaced -silent
[06/08 22:04:04    358s] <CMD> setPtnPinStatus -cell tile_pe -pin {acc_in[23]} -status unplaced -silent
[06/08 22:04:04    358s] <CMD> setPtnPinStatus -cell tile_pe -pin {acc_in[24]} -status unplaced -silent
[06/08 22:04:04    358s] <CMD> setPtnPinStatus -cell tile_pe -pin {acc_in[25]} -status unplaced -silent
[06/08 22:04:04    358s] <CMD> setPtnPinStatus -cell tile_pe -pin {acc_in[26]} -status unplaced -silent
[06/08 22:04:04    358s] <CMD> setPtnPinStatus -cell tile_pe -pin {acc_in[27]} -status unplaced -silent
[06/08 22:04:04    358s] <CMD> setPtnPinStatus -cell tile_pe -pin {acc_in[28]} -status unplaced -silent
[06/08 22:04:04    358s] <CMD> setPtnPinStatus -cell tile_pe -pin {acc_in[29]} -status unplaced -silent
[06/08 22:04:04    358s] <CMD> setPtnPinStatus -cell tile_pe -pin {acc_in[30]} -status unplaced -silent
[06/08 22:04:04    358s] <CMD> setPtnPinStatus -cell tile_pe -pin {acc_in[31]} -status unplaced -silent
[06/08 22:04:04    358s] <CMD> set ptngSprNoRefreshPins 0
[06/08 22:04:04    358s] <CMD_INTERNAL> ptnSprRefreshPinsAndBlockages
[06/08 22:04:13    358s] **ERROR: (IMPSYT-16269):	Need to specify 'space'.
[06/08 22:04:20    359s] <CMD> getPinAssignMode -pinEditInBatch -quiet
[06/08 22:04:20    359s] <CMD> setPinAssignMode -pinEditInBatch true
[06/08 22:04:20    359s] <CMD> editPin -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Left -layer 1 -spreadType center -spacing 1.4 -pin {{acc_in[0]} {acc_in[1]} {acc_in[2]} {acc_in[3]} {acc_in[4]} {acc_in[5]} {acc_in[6]} {acc_in[7]} {acc_in[8]} {acc_in[9]} {acc_in[10]} {acc_in[11]} {acc_in[12]} {acc_in[13]} {acc_in[14]} {acc_in[15]} {acc_in[16]} {acc_in[17]} {acc_in[18]} {acc_in[19]} {acc_in[20]} {acc_in[21]} {acc_in[22]} {acc_in[23]} {acc_in[24]} {acc_in[25]} {acc_in[26]} {acc_in[27]} {acc_in[28]} {acc_in[29]} {acc_in[30]} {acc_in[31]}}
[06/08 22:04:20    359s] ### import design signature (3): route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0, del_dirty_area=0 cell=0 placement=0 pin_access=1
[06/08 22:04:20    359s] Successfully spread [32] pins.
[06/08 22:04:20    359s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1366.0M).
[06/08 22:04:20    359s] <CMD> setPinAssignMode -pinEditInBatch false
[06/08 22:04:35    360s] <CMD> getPinAssignMode -pinEditInBatch -quiet
[06/08 22:04:35    360s] <CMD> setPinAssignMode -pinEditInBatch true
[06/08 22:04:35    360s] <CMD> editPin -pinWidth 0.07 -pinDepth 0.07 -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Left -layer 1 -spreadType center -spacing 1 -pin {{acc_in[0]} {acc_in[1]} {acc_in[2]} {acc_in[3]} {acc_in[4]} {acc_in[5]} {acc_in[6]} {acc_in[7]} {acc_in[8]} {acc_in[9]} {acc_in[10]} {acc_in[11]} {acc_in[12]} {acc_in[13]} {acc_in[14]} {acc_in[15]} {acc_in[16]} {acc_in[17]} {acc_in[18]} {acc_in[19]} {acc_in[20]} {acc_in[21]} {acc_in[22]} {acc_in[23]} {acc_in[24]} {acc_in[25]} {acc_in[26]} {acc_in[27]} {acc_in[28]} {acc_in[29]} {acc_in[30]} {acc_in[31]}}
[06/08 22:04:35    360s] ### import design signature (4): route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0, del_dirty_area=0 cell=0 placement=0 pin_access=1
[06/08 22:04:35    360s] Successfully spread [32] pins.
[06/08 22:04:35    360s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1365.6M).
[06/08 22:04:35    360s] <CMD> setPinAssignMode -pinEditInBatch false
[06/08 22:04:45    360s] <CMD> getPinAssignMode -pinEditInBatch -quiet
[06/08 22:04:45    360s] <CMD> setPinAssignMode -pinEditInBatch true
[06/08 22:04:45    360s] <CMD> editPin -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Right -layer 1 -spreadType center -spacing 1.12 -pin {{acc_reg_out[0]} {acc_reg_out[1]} {acc_reg_out[2]} {acc_reg_out[3]} {acc_reg_out[4]} {acc_reg_out[5]} {acc_reg_out[6]} {acc_reg_out[7]} {acc_reg_out[8]} {acc_reg_out[9]} {acc_reg_out[10]} {acc_reg_out[11]} {acc_reg_out[12]} {acc_reg_out[13]} {acc_reg_out[14]} {acc_reg_out[15]} {acc_reg_out[16]} {acc_reg_out[17]} {acc_reg_out[18]} {acc_reg_out[19]} {acc_reg_out[20]} {acc_reg_out[21]} {acc_reg_out[22]} {acc_reg_out[23]} {acc_reg_out[24]} {acc_reg_out[25]} {acc_reg_out[26]} {acc_reg_out[27]} {acc_reg_out[28]} {acc_reg_out[29]} {acc_reg_out[30]} {acc_reg_out[31]}}
[06/08 22:04:45    360s] ### import design signature (5): route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0, del_dirty_area=0 cell=0 placement=0 pin_access=1
[06/08 22:04:45    360s] Successfully spread [32] pins.
[06/08 22:04:45    360s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1365.2M).
[06/08 22:04:45    360s] <CMD> setPinAssignMode -pinEditInBatch false
[06/08 22:04:54    361s] <CMD> getPinAssignMode -pinEditInBatch -quiet
[06/08 22:04:54    361s] <CMD> setPinAssignMode -pinEditInBatch true
[06/08 22:04:54    361s] <CMD> editPin -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Bottom -layer 1 -spreadType center -spacing -1.12 -pin {{cfg_addr[0]} {cfg_addr[1]} {cfg_addr[2]} {cfg_addr[3]} {cfg_addr[4]} {cfg_addr[5]} {cfg_addr[6]} {cfg_addr[7]}}
[06/08 22:04:54    361s] **ERROR: (IMPPTN-1668):	Specifying negative spacing value to spread the pins along the partition fence in anti-clockwise direction is obsolete. Use [-spreadDirection counterclockwise] option to specify the spreading direction.
<CMD> setPinAssignMode -pinEditInBatch false
[06/08 22:04:59    361s] <CMD> getPinAssignMode -pinEditInBatch -quiet
[06/08 22:04:59    361s] <CMD> setPinAssignMode -pinEditInBatch true
[06/08 22:04:59    361s] <CMD> editPin -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Bottom -layer 1 -spreadType center -spacing -1.12 -pin {{cfg_addr[0]} {cfg_addr[1]} {cfg_addr[2]} {cfg_addr[3]} {cfg_addr[4]} {cfg_addr[5]} {cfg_addr[6]} {cfg_addr[7]}}
[06/08 22:04:59    361s] **ERROR: (IMPPTN-1668):	Specifying negative spacing value to spread the pins along the partition fence in anti-clockwise direction is obsolete. Use [-spreadDirection counterclockwise] option to specify the spreading direction.
<CMD> setPinAssignMode -pinEditInBatch false
[06/08 22:05:04    361s] <CMD> fit
[06/08 22:05:05    361s] <CMD> zoomBox -47.93400 -6.25350 120.72450 61.50650
[06/08 22:05:05    361s] <CMD> zoomBox -57.50600 -10.12350 140.91600 69.59450
[06/08 22:05:14    362s] <CMD> getPinAssignMode -pinEditInBatch -quiet
[06/08 22:05:14    362s] <CMD> setPinAssignMode -pinEditInBatch true
[06/08 22:05:14    362s] <CMD> editPin -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Bottom -layer 1 -spreadType center -spacing 1 -pin {{cfg_addr[0]} {cfg_addr[1]} {cfg_addr[2]} {cfg_addr[3]} {cfg_addr[4]} {cfg_addr[5]} {cfg_addr[6]} {cfg_addr[7]}}
[06/08 22:05:14    362s] ### import design signature (6): route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0, del_dirty_area=0 cell=0 placement=0 pin_access=1
[06/08 22:05:14    362s] Successfully spread [8] pins.
[06/08 22:05:14    362s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1366.8M).
[06/08 22:05:14    362s] <CMD> setPinAssignMode -pinEditInBatch false
[06/08 22:05:21    362s] <CMD> getPinAssignMode -pinEditInBatch -quiet
[06/08 22:05:21    362s] <CMD> setPinAssignMode -pinEditInBatch true
[06/08 22:05:21    362s] <CMD> editPin -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Bottom -layer 1 -spreadType center -spacing 1 -pin {{cfg_data[0]} {cfg_data[1]} {cfg_data[2]} {cfg_data[3]} {cfg_data[4]} {cfg_data[5]} {cfg_data[6]} {cfg_data[7]}}
[06/08 22:05:21    362s] ### import design signature (7): route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0, del_dirty_area=0 cell=0 placement=0 pin_access=1
[06/08 22:05:21    362s] Successfully spread [8] pins.
[06/08 22:05:21    362s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1366.8M).
[06/08 22:05:21    362s] <CMD> setPinAssignMode -pinEditInBatch false
[06/08 22:05:32    362s] <CMD> getPinAssignMode -pinEditInBatch -quiet
[06/08 22:05:32    362s] <CMD> setPinAssignMode -pinEditInBatch true
[06/08 22:05:32    362s] <CMD> editPin -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Bottom -layer 1 -spreadType center -spacing 1 -pin cfg_valid
[06/08 22:05:32    362s] ### import design signature (8): route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0, del_dirty_area=0 cell=0 placement=0 pin_access=1
[06/08 22:05:32    362s] Successfully spread [1] pins.
[06/08 22:05:32    362s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1366.8M).
[06/08 22:05:32    362s] <CMD> setPinAssignMode -pinEditInBatch false
[06/08 22:05:38    363s] <CMD> getPinAssignMode -pinEditInBatch -quiet
[06/08 22:05:38    363s] <CMD> setPinAssignMode -pinEditInBatch true
[06/08 22:05:38    363s] <CMD> editPin -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Bottom -layer 1 -spreadType center -spacing 1 -pin clk
[06/08 22:05:38    363s] ### import design signature (9): route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0, del_dirty_area=0 cell=0 placement=0 pin_access=1
[06/08 22:05:38    363s] Successfully spread [1] pins.
[06/08 22:05:38    363s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1366.8M).
[06/08 22:05:38    363s] <CMD> setPinAssignMode -pinEditInBatch false
[06/08 22:05:39    363s] <CMD> getPinAssignMode -pinEditInBatch -quiet
[06/08 22:05:39    363s] <CMD> setPinAssignMode -pinEditInBatch true
[06/08 22:05:39    363s] <CMD> editPin -pinWidth 0.07 -pinDepth 0.07 -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Bottom -layer 1 -spreadType center -spacing 0.14 -pin clk
[06/08 22:05:39    363s] ### import design signature (10): route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0, del_dirty_area=0 cell=0 placement=0 pin_access=1
[06/08 22:05:39    363s] Successfully spread [1] pins.
[06/08 22:05:39    363s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1366.8M).
[06/08 22:05:39    363s] <CMD> setPinAssignMode -pinEditInBatch false
[06/08 22:05:55    364s] <CMD> getPinAssignMode -pinEditInBatch -quiet
[06/08 22:05:55    364s] <CMD> setPinAssignMode -pinEditInBatch true
[06/08 22:05:55    364s] <CMD> editPin -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Bottom -layer 1 -spreadType center -spacing 1 -pin {{core_col[0]} {core_col[1]} {core_col[2]} {core_col[3]}}
[06/08 22:05:55    364s] ### import design signature (11): route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0, del_dirty_area=0 cell=0 placement=0 pin_access=1
[06/08 22:05:55    364s] Successfully spread [4] pins.
[06/08 22:05:55    364s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1366.8M).
[06/08 22:05:55    364s] <CMD> setPinAssignMode -pinEditInBatch false
[06/08 22:06:01    364s] <CMD> getPinAssignMode -pinEditInBatch -quiet
[06/08 22:06:01    364s] <CMD> setPinAssignMode -pinEditInBatch true
[06/08 22:06:01    364s] <CMD> editPin -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Bottom -layer 1 -spreadType center -spacing 1 -pin {{core_row[0]} {core_row[1]} {core_row[2]} {core_row[3]}}
[06/08 22:06:01    364s] ### import design signature (12): route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0, del_dirty_area=0 cell=0 placement=0 pin_access=1
[06/08 22:06:01    364s] Successfully spread [4] pins.
[06/08 22:06:01    364s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1366.8M).
[06/08 22:06:01    364s] <CMD> setPinAssignMode -pinEditInBatch false
[06/08 22:06:11    365s] <CMD> getPinAssignMode -pinEditInBatch -quiet
[06/08 22:06:11    365s] <CMD> setPinAssignMode -pinEditInBatch true
[06/08 22:06:11    365s] <CMD> editPin -pinWidth 0.07 -pinDepth 0.07 -fixOverlap 1 -spreadDirection clockwise -side Bottom -layer 1 -spreadType range -start 34.675 0.0 -end 28.975 0.0 -pin {{core_row[0]} {core_row[1]} {core_row[2]} {core_row[3]}}
[06/08 22:06:11    365s] ### import design signature (13): route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0, del_dirty_area=0 cell=0 placement=0 pin_access=1
[06/08 22:06:11    365s] Successfully spread [4] pins.
[06/08 22:06:11    365s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1366.8M).
[06/08 22:06:11    365s] <CMD> setPinAssignMode -pinEditInBatch false
[06/08 22:06:29    365s] <CMD> getPinAssignMode -pinEditInBatch -quiet
[06/08 22:06:29    365s] <CMD> setPinAssignMode -pinEditInBatch true
[06/08 22:06:29    365s] <CMD> editPin -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Bottom -layer 1 -spreadType start -spacing 1.0 -start 0.0 0.0 -pin {{global_state[0]} {global_state[1]}}
[06/08 22:06:29    365s] ### import design signature (14): route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0, del_dirty_area=0 cell=0 placement=0 pin_access=1
[06/08 22:06:29    365s] **ERROR: (IMPPTN-971):	Selected region for spreading the selected [2] pins is not sufficient to spread all the pins. Ensure that the space on the specified region is enough to spread the pins uniformly.
editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1366.8M).
[06/08 22:06:29    365s] <CMD> setPinAssignMode -pinEditInBatch false
[06/08 22:06:30    366s] <CMD> set ptngSprNoRefreshPins 1
[06/08 22:06:30    366s] <CMD> setPtnPinStatus -cell tile_pe -pin {global_state[0]} -status unplaced -silent
[06/08 22:06:30    366s] <CMD> setPtnPinStatus -cell tile_pe -pin {global_state[1]} -status unplaced -silent
[06/08 22:06:30    366s] <CMD> set ptngSprNoRefreshPins 0
[06/08 22:06:30    366s] <CMD_INTERNAL> ptnSprRefreshPinsAndBlockages
[06/08 22:06:36    366s] <CMD> set ptngSprNoRefreshPins 1
[06/08 22:06:36    366s] <CMD> setPtnPinStatus -cell tile_pe -pin {global_state[0]} -status unplaced -silent
[06/08 22:06:36    366s] <CMD> setPtnPinStatus -cell tile_pe -pin {global_state[1]} -status unplaced -silent
[06/08 22:06:36    366s] <CMD> set ptngSprNoRefreshPins 0
[06/08 22:06:36    366s] <CMD_INTERNAL> ptnSprRefreshPinsAndBlockages
[06/08 22:06:37    366s] <CMD> set ptngSprNoRefreshPins 1
[06/08 22:06:37    366s] <CMD> setPtnPinStatus -cell tile_pe -pin {global_state[0]} -status unplaced -silent
[06/08 22:06:37    366s] <CMD> setPtnPinStatus -cell tile_pe -pin {global_state[1]} -status unplaced -silent
[06/08 22:06:37    366s] <CMD> set ptngSprNoRefreshPins 0
[06/08 22:06:37    366s] <CMD_INTERNAL> ptnSprRefreshPinsAndBlockages
[06/08 22:06:42    366s] <CMD> getPinAssignMode -pinEditInBatch -quiet
[06/08 22:06:42    366s] <CMD> setPinAssignMode -pinEditInBatch true
[06/08 22:06:42    366s] <CMD> editPin -fixOverlap 1 -spreadDirection clockwise -side Bottom -layer 1 -spreadType range -start 0.0 0.0 -end 0.0 0.0 -pin {{global_state[0]} {global_state[1]}}
[06/08 22:06:42    366s] Successfully spread [2] pins.
[06/08 22:06:42    366s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1366.8M).
[06/08 22:06:42    366s] <CMD> setPinAssignMode -pinEditInBatch false
[06/08 22:06:46    366s] <CMD> getPinAssignMode -pinEditInBatch -quiet
[06/08 22:06:46    366s] <CMD> setPinAssignMode -pinEditInBatch true
[06/08 22:06:46    366s] <CMD> editPin -pinWidth 0.07 -pinDepth 0.07 -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Bottom -layer 1 -spreadType start -spacing -63.08 -start 63.175 0.0 -pin {{global_state[0]} {global_state[1]}}
[06/08 22:06:46    366s] **ERROR: (IMPPTN-1668):	Specifying negative spacing value to spread the pins along the partition fence in anti-clockwise direction is obsolete. Use [-spreadDirection counterclockwise] option to specify the spreading direction.
<CMD> setPinAssignMode -pinEditInBatch false
[06/08 22:06:47    366s] <CMD> getPinAssignMode -pinEditInBatch -quiet
[06/08 22:06:47    366s] <CMD> setPinAssignMode -pinEditInBatch true
[06/08 22:06:47    366s] <CMD> editPin -pinWidth 0.07 -pinDepth 0.07 -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Bottom -layer 1 -spreadType start -spacing -63.08 -start 63.175 0.0 -pin {{global_state[0]} {global_state[1]}}
[06/08 22:06:47    366s] **ERROR: (IMPPTN-1668):	Specifying negative spacing value to spread the pins along the partition fence in anti-clockwise direction is obsolete. Use [-spreadDirection counterclockwise] option to specify the spreading direction.
<CMD> setPinAssignMode -pinEditInBatch false
[06/08 22:06:48    366s] <CMD> getPinAssignMode -pinEditInBatch -quiet
[06/08 22:06:48    366s] <CMD> setPinAssignMode -pinEditInBatch true
[06/08 22:06:48    366s] <CMD> editPin -pinWidth 0.07 -pinDepth 0.07 -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Bottom -layer 1 -spreadType start -spacing -63.08 -start 63.175 0.0 -pin {{global_state[0]} {global_state[1]}}
[06/08 22:06:48    366s] **ERROR: (IMPPTN-1668):	Specifying negative spacing value to spread the pins along the partition fence in anti-clockwise direction is obsolete. Use [-spreadDirection counterclockwise] option to specify the spreading direction.
<CMD> setPinAssignMode -pinEditInBatch false
[06/08 22:06:48    367s] <CMD> getPinAssignMode -pinEditInBatch -quiet
[06/08 22:06:48    367s] <CMD> setPinAssignMode -pinEditInBatch true
[06/08 22:06:48    367s] <CMD> editPin -pinWidth 0.07 -pinDepth 0.07 -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Bottom -layer 1 -spreadType start -spacing -63.08 -start 63.175 0.0 -pin {{global_state[0]} {global_state[1]}}
[06/08 22:06:48    367s] **ERROR: (IMPPTN-1668):	Specifying negative spacing value to spread the pins along the partition fence in anti-clockwise direction is obsolete. Use [-spreadDirection counterclockwise] option to specify the spreading direction.
<CMD> setPinAssignMode -pinEditInBatch false
[06/08 22:07:07    367s] <CMD> getPinAssignMode -pinEditInBatch -quiet
[06/08 22:07:07    367s] <CMD> setPinAssignMode -pinEditInBatch true
[06/08 22:07:07    367s] <CMD> editPin -pinWidth 0.07 -pinDepth 0.07 -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Bottom -layer 1 -spreadType center -spacing -63.08 -pin {{global_state[0]} {global_state[1]}}
[06/08 22:07:07    367s] **ERROR: (IMPPTN-1668):	Specifying negative spacing value to spread the pins along the partition fence in anti-clockwise direction is obsolete. Use [-spreadDirection counterclockwise] option to specify the spreading direction.
<CMD> setPinAssignMode -pinEditInBatch false
[06/08 22:07:11    368s] <CMD> getPinAssignMode -pinEditInBatch -quiet
[06/08 22:07:11    368s] <CMD> setPinAssignMode -pinEditInBatch true
[06/08 22:07:11    368s] <CMD> editPin -pinWidth 0.07 -pinDepth 0.07 -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Bottom -layer 1 -spreadType center -spacing 1 -pin {{global_state[0]} {global_state[1]}}
[06/08 22:07:11    368s] ### import design signature (15): route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0, del_dirty_area=0 cell=0 placement=0 pin_access=1
[06/08 22:07:11    368s] Successfully spread [2] pins.
[06/08 22:07:11    368s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1366.8M).
[06/08 22:07:11    368s] <CMD> setPinAssignMode -pinEditInBatch false
[06/08 22:07:16    368s] <CMD> getPinAssignMode -pinEditInBatch -quiet
[06/08 22:07:16    368s] <CMD> setPinAssignMode -pinEditInBatch true
[06/08 22:07:16    368s] <CMD> editPin -pinWidth 0.07 -pinDepth 0.07 -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Bottom -layer 1 -spreadType start -spacing 1 -start 33.345 0.0 -pin {{global_state[0]} {global_state[1]}}
[06/08 22:07:16    368s] ### import design signature (16): route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0, del_dirty_area=0 cell=0 placement=0 pin_access=1
[06/08 22:07:16    368s] Successfully spread [2] pins.
[06/08 22:07:16    368s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1366.8M).
[06/08 22:07:16    368s] <CMD> setPinAssignMode -pinEditInBatch false
[06/08 22:07:22    368s] <CMD> getPinAssignMode -pinEditInBatch -quiet
[06/08 22:07:22    368s] <CMD> setPinAssignMode -pinEditInBatch true
[06/08 22:07:22    368s] <CMD> editPin -pinWidth 0.07 -pinDepth 0.07 -fixOverlap 1 -spreadDirection clockwise -side Bottom -layer 1 -spreadType range -start 33.345 0.0 -end 31.635 0.0 -pin {{global_state[0]} {global_state[1]}}
[06/08 22:07:22    368s] ### import design signature (17): route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0, del_dirty_area=0 cell=0 placement=0 pin_access=1
[06/08 22:07:22    368s] Successfully spread [2] pins.
[06/08 22:07:22    368s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1366.8M).
[06/08 22:07:22    368s] <CMD> setPinAssignMode -pinEditInBatch false
[06/08 22:07:36    369s] <CMD> getPinAssignMode -pinEditInBatch -quiet
[06/08 22:07:36    369s] <CMD> setPinAssignMode -pinEditInBatch true
[06/08 22:07:36    369s] <CMD> editPin -pinWidth 0.07 -pinDepth 0.07 -fixOverlap 1 -spreadDirection clockwise -side Bottom -layer 1 -spreadType side -pin {{global_state[0]} {global_state[1]}}
[06/08 22:07:36    369s] ### import design signature (18): route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0, del_dirty_area=0 cell=0 placement=0 pin_access=1
[06/08 22:07:36    369s] Successfully spread [2] pins.
[06/08 22:07:36    369s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1366.8M).
[06/08 22:07:36    369s] <CMD> setPinAssignMode -pinEditInBatch false
[06/08 22:07:44    369s] <CMD> getPinAssignMode -pinEditInBatch -quiet
[06/08 22:07:44    369s] <CMD> setPinAssignMode -pinEditInBatch true
[06/08 22:07:44    369s] <CMD> editPin -pinWidth 0.07 -pinDepth 0.07 -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Bottom -layer 1 -spreadType start -spacing -63.08 -start 63.175 0.0 -pin {{global_state[0]} {global_state[1]}}
[06/08 22:07:44    369s] **ERROR: (IMPPTN-1668):	Specifying negative spacing value to spread the pins along the partition fence in anti-clockwise direction is obsolete. Use [-spreadDirection counterclockwise] option to specify the spreading direction.
<CMD> setPinAssignMode -pinEditInBatch false
[06/08 22:07:46    369s] <CMD> getPinAssignMode -pinEditInBatch -quiet
[06/08 22:07:46    369s] <CMD> setPinAssignMode -pinEditInBatch true
[06/08 22:07:46    369s] <CMD> editPin -pinWidth 0.07 -pinDepth 0.07 -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Bottom -layer 1 -spreadType center -spacing -63.08 -pin {{global_state[0]} {global_state[1]}}
[06/08 22:07:46    369s] **ERROR: (IMPPTN-1668):	Specifying negative spacing value to spread the pins along the partition fence in anti-clockwise direction is obsolete. Use [-spreadDirection counterclockwise] option to specify the spreading direction.
<CMD> setPinAssignMode -pinEditInBatch false
[06/08 22:07:47    369s] <CMD> getPinAssignMode -pinEditInBatch -quiet
[06/08 22:07:47    369s] <CMD> setPinAssignMode -pinEditInBatch true
[06/08 22:07:47    369s] <CMD> editPin -pinWidth 0.07 -pinDepth 0.07 -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Bottom -layer 1 -spreadType center -spacing -63.08 -pin {{global_state[0]} {global_state[1]}}
[06/08 22:07:47    369s] **ERROR: (IMPPTN-1668):	Specifying negative spacing value to spread the pins along the partition fence in anti-clockwise direction is obsolete. Use [-spreadDirection counterclockwise] option to specify the spreading direction.
<CMD> setPinAssignMode -pinEditInBatch false
[06/08 22:07:56    370s] <CMD> getPinAssignMode -pinEditInBatch -quiet
[06/08 22:07:56    370s] <CMD> setPinAssignMode -pinEditInBatch true
[06/08 22:07:56    370s] <CMD> editPin -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Bottom -layer 1 -spreadType center -spacing 0.14 -pin rst_n
[06/08 22:07:56    370s] ### import design signature (19): route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0, del_dirty_area=0 cell=0 placement=0 pin_access=1
[06/08 22:07:56    370s] Successfully spread [1] pins.
[06/08 22:07:56    370s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1366.8M).
[06/08 22:07:56    370s] <CMD> setPinAssignMode -pinEditInBatch false
[06/08 22:08:09    370s] <CMD> getPinAssignMode -pinEditInBatch -quiet
[06/08 22:08:09    370s] <CMD> setPinAssignMode -pinEditInBatch true
[06/08 22:08:09    370s] <CMD> editPin -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Top -layer 1 -spreadType center -spacing 0.14 -pin {{x_in[0]} {x_in[1]} {x_in[2]} {x_in[3]} {x_in[4]} {x_in[5]} {x_in[6]} {x_in[7]}}
[06/08 22:08:09    371s] ### import design signature (20): route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0, del_dirty_area=0 cell=0 placement=0 pin_access=1
[06/08 22:08:09    371s] Successfully spread [8] pins.
[06/08 22:08:09    371s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1366.8M).
[06/08 22:08:09    371s] <CMD> setPinAssignMode -pinEditInBatch false
[06/08 22:08:17    371s] <CMD> getPinAssignMode -pinEditInBatch -quiet
[06/08 22:08:17    371s] <CMD> setPinAssignMode -pinEditInBatch true
[06/08 22:08:17    371s] <CMD> editPin -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Bottom -layer 1 -spreadType center -spacing 0.19 -pin {{x_reg_out[0]} {x_reg_out[1]} {x_reg_out[2]} {x_reg_out[3]} {x_reg_out[4]} {x_reg_out[5]} {x_reg_out[6]} {x_reg_out[7]}}
[06/08 22:08:17    371s] ### import design signature (21): route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0, del_dirty_area=0 cell=0 placement=0 pin_access=1
[06/08 22:08:17    371s] Successfully spread [8] pins.
[06/08 22:08:17    371s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1366.8M).
[06/08 22:08:17    371s] <CMD> setPinAssignMode -pinEditInBatch false
[06/08 22:08:19    371s] <CMD> getPinAssignMode -pinEditInBatch -quiet
[06/08 22:08:19    371s] <CMD> setPinAssignMode -pinEditInBatch true
[06/08 22:08:19    371s] <CMD> editPin -pinWidth 0.07 -pinDepth 0.07 -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Bottom -layer 1 -spreadType center -spacing 0.19 -pin {{x_reg_out[0]} {x_reg_out[1]} {x_reg_out[2]} {x_reg_out[3]} {x_reg_out[4]} {x_reg_out[5]} {x_reg_out[6]} {x_reg_out[7]}}
[06/08 22:08:19    371s] ### import design signature (22): route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0, del_dirty_area=0 cell=0 placement=0 pin_access=1
[06/08 22:08:19    371s] Successfully spread [8] pins.
[06/08 22:08:19    371s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1366.8M).
[06/08 22:08:19    371s] <CMD> setPinAssignMode -pinEditInBatch false
[06/08 22:08:34    372s] <CMD> place_opt_design
[06/08 22:08:34    372s] *** Starting GigaPlace ***
[06/08 22:08:34    372s] **INFO: User settings:
[06/08 22:08:34    372s] setDesignMode -process                            45
[06/08 22:08:34    372s] setExtractRCMode -coupling_c_th                   0.1
[06/08 22:08:34    372s] setExtractRCMode -engine                          preRoute
[06/08 22:08:34    372s] setExtractRCMode -relative_c_th                   1
[06/08 22:08:34    372s] setExtractRCMode -total_c_th                      0
[06/08 22:08:34    372s] setUsefulSkewMode -ecoRoute                       false
[06/08 22:08:34    372s] setUsefulSkewMode -maxAllowedDelay                1
[06/08 22:08:34    372s] setUsefulSkewMode -maxSkew                        false
[06/08 22:08:34    372s] setUsefulSkewMode -noBoundary                     false
[06/08 22:08:34    372s] setUsefulSkewMode -useCells                       {BUF_X1 BUF_X2 BUF_X4 BUF_X8 BUF_X16 BUF_X32 CLKBUF_X1 CLKBUF_X2 CLKBUF_X3 INV_X1 INV_X2 INV_X4 INV_X8 INV_X16 INV_X32}
[06/08 22:08:34    372s] setDelayCalMode -enable_high_fanout               true
[06/08 22:08:34    372s] setDelayCalMode -eng_copyNetPropToNewNet          true
[06/08 22:08:34    372s] setDelayCalMode -engine                           aae
[06/08 22:08:34    372s] setDelayCalMode -ignoreNetLoad                    false
[06/08 22:08:34    372s] setOptMode -activeSetupViews                      { worst }
[06/08 22:08:34    372s] setOptMode -allEndPoints                          false
[06/08 22:08:34    372s] setOptMode -autoSetupViews                        { worst}
[06/08 22:08:34    372s] setOptMode -autoTDGRSetupViews                    { worst}
[06/08 22:08:34    372s] setOptMode -drcMargin                             0
[06/08 22:08:34    372s] setOptMode -effort                                high
[06/08 22:08:34    372s] setOptMode -fixCap                                false
[06/08 22:08:34    372s] setOptMode -fixDrc                                true
[06/08 22:08:34    372s] setOptMode -fixFanoutLoad                         false
[06/08 22:08:34    372s] setOptMode -fixTran                               false
[06/08 22:08:34    372s] setOptMode -holdTargetSlack                       -0.2
[06/08 22:08:34    372s] setOptMode -leakageToDynamicRatio                 1
[06/08 22:08:34    372s] setOptMode -maxDensity                            0.85
[06/08 22:08:34    372s] setOptMode -optimizeFF                            true
[06/08 22:08:34    372s] setOptMode -powerEffort                           none
[06/08 22:08:34    372s] setOptMode -preserveAllSequential                 false
[06/08 22:08:34    372s] setOptMode -reclaimArea                           true
[06/08 22:08:34    372s] setOptMode -setupTargetSlack                      0
[06/08 22:08:34    372s] setOptMode -simplifyNetlist                       true
[06/08 22:08:34    372s] setOptMode -usefulSkew                            true
[06/08 22:08:34    372s] setAnalysisMode -checkType                        setup
[06/08 22:08:34    372s] setAnalysisMode -clkSrcPath                       true
[06/08 22:08:34    372s] setAnalysisMode -clockPropagation                 sdcControl
[06/08 22:08:34    372s] setAnalysisMode -skew                             true
[06/08 22:08:34    372s] setAnalysisMode -usefulSkew                       true
[06/08 22:08:34    372s] setRouteMode -earlyGlobalHonorMsvRouteConstraint  false
[06/08 22:08:34    372s] setRouteMode -earlyGlobalRoutePartitionPinGuide   true
[06/08 22:08:34    372s] 
[06/08 22:08:34    372s] #optDebug: fT-E <X 2 3 1 0>
[06/08 22:08:34    372s] OPERPROF: Starting DPlace-Init at level 1, MEM:1366.8M
[06/08 22:08:34    372s] #spOpts: N=45 mergeVia=F 
[06/08 22:08:34    372s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1366.8M
[06/08 22:08:34    372s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1366.8M
[06/08 22:08:34    372s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[06/08 22:08:34    372s] SiteArray: non-trimmed site array dimensions = 23 x 227
[06/08 22:08:34    372s] SiteArray: use 24,576 bytes
[06/08 22:08:34    372s] SiteArray: current memory after site array memory allocation 1383.5M
[06/08 22:08:34    372s] SiteArray: FP blocked sites are writable
[06/08 22:08:34    372s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[06/08 22:08:34    372s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:1383.5M
[06/08 22:08:34    372s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.000, REAL:0.001, MEM:1383.5M
[06/08 22:08:34    372s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.010, REAL:0.006, MEM:1383.5M
[06/08 22:08:34    372s] OPERPROF:     Starting CMU at level 3, MEM:1383.5M
[06/08 22:08:34    372s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:1383.5M
[06/08 22:08:34    372s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.007, MEM:1383.5M
[06/08 22:08:34    372s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1383.5MB).
[06/08 22:08:34    372s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.008, MEM:1383.5M
[06/08 22:08:34    372s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1383.5M
[06/08 22:08:34    372s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1383.5M
[06/08 22:08:34    372s] All LLGs are deleted
[06/08 22:08:34    372s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1383.5M
[06/08 22:08:34    372s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1383.5M
[06/08 22:08:34    372s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[06/08 22:08:34    372s] [check_scan_connected]: number of scan connected with missing definition = 0, number of scan = 0, number of sequential = 48, percentage of missing scan cell = 0.00% (0 / 48)
[06/08 22:08:34    372s] **WARN: (IMPEXT-3493):	The design extraction status has been reset by set_analysis_view/update_rc_corner or setExtractRCMode  command. The parasitic data can be regenerated either by extracting the design using the extractRC command or by loading the SPEF or RCDB file(s). To prevent resetting of the extraction status, avoid changing extraction modes.
[06/08 22:08:34    372s] Type 'man IMPEXT-3493' for more detail.
[06/08 22:08:34    372s] no activity file in design. spp won't run.
[06/08 22:08:34    372s] 
[06/08 22:08:34    372s] pdi colorize_geometry "" ""
[06/08 22:08:34    372s] 
[06/08 22:08:34    372s] ### Time Record (colorize_geometry) is installed.
[06/08 22:08:34    372s] #Start colorize_geometry on Sun Jun  8 22:08:34 2025
[06/08 22:08:34    372s] #
[06/08 22:08:34    372s] ### Time Record (Pre Callback) is installed.
[06/08 22:08:34    372s] ### Time Record (Pre Callback) is uninstalled.
[06/08 22:08:34    372s] ### Time Record (DB Import) is installed.
[06/08 22:08:34    372s] ### import design signature (23): route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0, del_dirty_area=0 cell=964208390 placement=1831608834 pin_access=1
[06/08 22:08:34    372s] ### Time Record (DB Import) is uninstalled.
[06/08 22:08:34    372s] ### Time Record (DB Export) is installed.
[06/08 22:08:34    372s] ### export design design signature (24): route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0, del_dirty_area=0 cell=964208390 placement=1831608834 pin_access=1
[06/08 22:08:34    372s] ### Time Record (DB Export) is uninstalled.
[06/08 22:08:34    372s] ### Time Record (Post Callback) is installed.
[06/08 22:08:34    372s] ### Time Record (Post Callback) is uninstalled.
[06/08 22:08:34    372s] #
[06/08 22:08:34    372s] #colorize_geometry statistics:
[06/08 22:08:34    372s] #Cpu time = 00:00:00
[06/08 22:08:34    372s] #Elapsed time = 00:00:00
[06/08 22:08:34    372s] #Increased memory = -27.83 (MB)
[06/08 22:08:34    372s] #Total memory = 1110.54 (MB)
[06/08 22:08:34    372s] #Peak memory = 1252.13 (MB)
[06/08 22:08:34    372s] #Number of warnings = 0
[06/08 22:08:34    372s] #Total number of warnings = 0
[06/08 22:08:34    372s] #Number of fails = 0
[06/08 22:08:34    372s] #Total number of fails = 0
[06/08 22:08:34    372s] #Complete colorize_geometry on Sun Jun  8 22:08:34 2025
[06/08 22:08:34    372s] #
[06/08 22:08:34    372s] ### import design signature (25): route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0, del_dirty_area=0 cell=0 placement=0 pin_access=1
[06/08 22:08:34    372s] ### Time Record (colorize_geometry) is uninstalled.
[06/08 22:08:34    372s] ### 
[06/08 22:08:34    372s] ###   Scalability Statistics
[06/08 22:08:34    372s] ### 
[06/08 22:08:34    372s] ### ------------------------+----------------+----------------+----------------+
[06/08 22:08:34    372s] ###   colorize_geometry     |        cpu time|    elapsed time|     scalability|
[06/08 22:08:34    372s] ### ------------------------+----------------+----------------+----------------+
[06/08 22:08:34    372s] ###   Pre Callback          |        00:00:00|        00:00:00|             1.0|
[06/08 22:08:34    372s] ###   Post Callback         |        00:00:00|        00:00:00|             1.0|
[06/08 22:08:34    372s] ###   DB Import             |        00:00:00|        00:00:00|             1.0|
[06/08 22:08:34    372s] ###   DB Export             |        00:00:00|        00:00:00|             1.0|
[06/08 22:08:34    372s] ###   Entire Command        |        00:00:00|        00:00:00|             1.0|
[06/08 22:08:34    372s] ### ------------------------+----------------+----------------+----------------+
[06/08 22:08:34    372s] ### 
[06/08 22:08:34    372s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:08:34    372s] ### Creating LA Mngr. totSessionCpu=0:06:12 mem=1360.3M
[06/08 22:08:34    372s] ### Creating LA Mngr, finished. totSessionCpu=0:06:12 mem=1360.3M
[06/08 22:08:34    372s] *** Start deleteBufferTree ***
[06/08 22:08:34    372s] Info: Detect buffers to remove automatically.
[06/08 22:08:34    372s] Analyzing netlist ...
[06/08 22:08:34    372s] Updating netlist
[06/08 22:08:34    372s] 
[06/08 22:08:34    372s] *summary: 3 instances (buffers/inverters) removed
[06/08 22:08:34    372s] *** Finish deleteBufferTree (0:00:00.0) ***
[06/08 22:08:34    372s] Effort level <high> specified for tdgp_reg2reg_default path_group
[06/08 22:08:34    372s] OPERPROF: Starting PlacementDelFiller
 at level 1, MEM:1362.3M
[06/08 22:08:34    372s] Deleted 0 physical inst  (cell - / prefix -).
[06/08 22:08:34    372s] OPERPROF: Finished PlacementDelFiller
 at level 1, CPU:0.010, REAL:0.000, MEM:1362.3M
[06/08 22:08:34    372s] INFO: #ExclusiveGroups=0
[06/08 22:08:34    372s] INFO: There are no Exclusive Groups.
[06/08 22:08:34    372s] No user-set net weight.
[06/08 22:08:34    372s] Net fanout histogram:
[06/08 22:08:34    372s] 2		: 422 (57.5%) nets
[06/08 22:08:34    372s] 3		: 202 (27.5%) nets
[06/08 22:08:34    372s] 4     -	14	: 105 (14.3%) nets
[06/08 22:08:34    372s] 15    -	39	: 3 (0.4%) nets
[06/08 22:08:34    372s] 40    -	79	: 2 (0.3%) nets
[06/08 22:08:34    372s] 80    -	159	: 0 (0.0%) nets
[06/08 22:08:34    372s] 160   -	319	: 0 (0.0%) nets
[06/08 22:08:34    372s] 320   -	639	: 0 (0.0%) nets
[06/08 22:08:34    372s] 640   -	1279	: 0 (0.0%) nets
[06/08 22:08:34    372s] 1280  -	2559	: 0 (0.0%) nets
[06/08 22:08:34    372s] 2560  -	5119	: 0 (0.0%) nets
[06/08 22:08:34    372s] 5120+		: 0 (0.0%) nets
[06/08 22:08:34    372s] no activity file in design. spp won't run.
[06/08 22:08:34    372s] Options: timingDriven clkGateAware ignoreScan pinGuide congEffort=auto gpeffort=medium 
[06/08 22:08:34    372s] Scan chains were not defined.
[06/08 22:08:34    372s] #spOpts: N=45 minPadR=1.1 
[06/08 22:08:34    372s] #std cell=624 (0 fixed + 624 movable) #buf cell=0 #inv cell=80 #block=0 (0 floating + 0 preplaced)
[06/08 22:08:34    372s] #ioInst=0 #net=734 #term=2212 #term/net=3.01, #fixedIo=0, #floatIo=0, #fixedPin=0, #floatPin=109
[06/08 22:08:34    372s] stdCell: 624 single + 0 double + 0 multi
[06/08 22:08:34    372s] Total standard cell length = 0.6760 (mm), area = 0.0009 (mm^2)
[06/08 22:08:34    372s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1362.3M
[06/08 22:08:34    372s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1362.3M
[06/08 22:08:34    372s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[06/08 22:08:34    372s] SiteArray: non-trimmed site array dimensions = 23 x 227
[06/08 22:08:34    372s] SiteArray: use 24,576 bytes
[06/08 22:08:34    372s] SiteArray: current memory after site array memory allocation 1362.3M
[06/08 22:08:34    372s] SiteArray: FP blocked sites are writable
[06/08 22:08:34    372s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[06/08 22:08:34    372s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:1362.3M
[06/08 22:08:34    372s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.000, REAL:0.001, MEM:1362.3M
[06/08 22:08:34    372s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.000, REAL:0.006, MEM:1362.3M
[06/08 22:08:34    372s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.006, MEM:1362.3M
[06/08 22:08:34    372s] OPERPROF: Starting pre-place ADS at level 1, MEM:1362.3M
[06/08 22:08:34    372s] OPERPROF:   Starting pre-place ADS Build Supply Map at level 2, MEM:1362.3M
[06/08 22:08:34    372s] OPERPROF:     Starting ADS RRMInitG at level 3, MEM:1362.3M
[06/08 22:08:34    372s] OPERPROF:     Finished ADS RRMInitG at level 3, CPU:0.000, REAL:0.000, MEM:1362.3M
[06/08 22:08:34    372s] OPERPROF:     Starting ADS RRMCPTSL at level 3, MEM:1362.3M
[06/08 22:08:34    372s] OPERPROF:       Starting ADS RRMBLKB at level 4, MEM:1362.3M
[06/08 22:08:34    372s] OPERPROF:       Finished ADS RRMBLKB at level 4, CPU:0.000, REAL:0.000, MEM:1362.3M
[06/08 22:08:34    372s] OPERPROF:       Starting ADS RRMCPTTR at level 4, MEM:1362.3M
[06/08 22:08:34    372s] OPERPROF:       Finished ADS RRMCPTTR at level 4, CPU:0.000, REAL:0.000, MEM:1362.3M
[06/08 22:08:34    372s] OPERPROF:     Finished ADS RRMCPTSL at level 3, CPU:0.000, REAL:0.000, MEM:1362.3M
[06/08 22:08:34    372s] OPERPROF:   Finished pre-place ADS Build Supply Map at level 2, CPU:0.000, REAL:0.000, MEM:1362.3M
[06/08 22:08:34    372s] ADSU 0.681 -> 0.701. GS 11.200
[06/08 22:08:34    372s] OPERPROF: Finished pre-place ADS at level 1, CPU:0.000, REAL:0.001, MEM:1362.3M
[06/08 22:08:34    372s] Average module density = 0.701.
[06/08 22:08:34    372s] Density for the design = 0.701.
[06/08 22:08:34    372s]        = stdcell_area 3558 sites (946 um^2) / alloc_area 5079 sites (1351 um^2).
[06/08 22:08:34    372s] Pin Density = 0.4237.
[06/08 22:08:34    372s]             = total # of pins 2212 / total area 5221.
[06/08 22:08:34    372s] OPERPROF: Starting spMPad at level 1, MEM:1362.3M
[06/08 22:08:34    372s] OPERPROF:   Starting spContextMPad at level 2, MEM:1362.3M
[06/08 22:08:34    372s] OPERPROF:   Finished spContextMPad at level 2, CPU:0.000, REAL:0.000, MEM:1362.3M
[06/08 22:08:34    372s] OPERPROF: Finished spMPad at level 1, CPU:0.000, REAL:0.000, MEM:1362.3M
[06/08 22:08:34    372s] Initial padding reaches pin density 0.714 for top
[06/08 22:08:34    372s] InitPadU 0.701 -> 0.825 for top
[06/08 22:08:34    372s] OPERPROF: Starting spSectionHeadInit at level 1, MEM:1362.3M
[06/08 22:08:34    372s] OPERPROF: Finished spSectionHeadInit at level 1, CPU:0.000, REAL:0.000, MEM:1362.3M
[06/08 22:08:34    372s] === lastAutoLevel = 6 
[06/08 22:08:34    372s] OPERPROF: Starting spInitNetWt at level 1, MEM:1362.3M
[06/08 22:08:34    372s] 0 delay mode for cte enabled initNetWt.
[06/08 22:08:34    372s] no activity file in design. spp won't run.
[06/08 22:08:34    372s] [spp] 0
[06/08 22:08:34    372s] [adp] 0:1:1:3
[06/08 22:08:34    372s] 0 delay mode for cte disabled initNetWt.
[06/08 22:08:34    372s] OPERPROF: Finished spInitNetWt at level 1, CPU:0.070, REAL:0.068, MEM:1364.4M
[06/08 22:08:34    372s] Clock gating cells determined by native netlist tracing.
[06/08 22:08:34    372s] no activity file in design. spp won't run.
[06/08 22:08:34    372s] no activity file in design. spp won't run.
[06/08 22:08:34    372s] Init WL Bound For Global Placement... 
[06/08 22:08:34    372s] OPERPROF: Starting npMain at level 1, MEM:1364.4M
[06/08 22:08:34    372s] OPERPROF:   Starting npPlace at level 2, MEM:1364.4M
[06/08 22:08:34    372s] Iteration  1: Total net bbox = 6.108e+03 (3.84e+03 2.26e+03)
[06/08 22:08:34    372s]               Est.  stn bbox = 6.406e+03 (3.97e+03 2.43e+03)
[06/08 22:08:34    372s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1305.4M
[06/08 22:08:34    372s] Iteration  2: Total net bbox = 6.108e+03 (3.84e+03 2.26e+03)
[06/08 22:08:34    372s]               Est.  stn bbox = 6.406e+03 (3.97e+03 2.43e+03)
[06/08 22:08:34    372s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1305.4M
[06/08 22:08:34    372s] OPERPROF:     Starting InitSKP at level 3, MEM:1305.4M
[06/08 22:08:34    372s] *** Finished SKP initialization (cpu=0:00:00.4, real=0:00:00.0)***
[06/08 22:08:34    372s] OPERPROF:     Finished InitSKP at level 3, CPU:0.420, REAL:0.420, MEM:1321.4M
[06/08 22:08:35    372s] Iteration  3: Total net bbox = 5.089e+03 (3.08e+03 2.01e+03)
[06/08 22:08:35    372s]               Est.  stn bbox = 5.469e+03 (3.24e+03 2.23e+03)
[06/08 22:08:35    372s]               cpu = 0:00:00.5 real = 0:00:01.0 mem = 1313.4M
[06/08 22:08:35    373s] Iteration  4: Total net bbox = 5.870e+03 (3.38e+03 2.49e+03)
[06/08 22:08:35    373s]               Est.  stn bbox = 6.426e+03 (3.63e+03 2.79e+03)
[06/08 22:08:35    373s]               cpu = 0:00:00.1 real = 0:00:00.0 mem = 1313.4M
[06/08 22:08:35    373s] Iteration  5: Total net bbox = 5.870e+03 (3.38e+03 2.49e+03)
[06/08 22:08:35    373s]               Est.  stn bbox = 6.426e+03 (3.63e+03 2.79e+03)
[06/08 22:08:35    373s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1313.4M
[06/08 22:08:35    373s] OPERPROF:   Finished npPlace at level 2, CPU:0.610, REAL:0.599, MEM:1313.4M
[06/08 22:08:35    373s] OPERPROF: Finished npMain at level 1, CPU:0.610, REAL:0.602, MEM:1313.4M
[06/08 22:08:35    373s] OPERPROF: Starting npMain at level 1, MEM:1313.4M
[06/08 22:08:35    373s] OPERPROF:   Starting npPlace at level 2, MEM:1313.4M
[06/08 22:08:35    373s] Iteration  6: Total net bbox = 5.612e+03 (3.20e+03 2.41e+03)
[06/08 22:08:35    373s]               Est.  stn bbox = 6.146e+03 (3.43e+03 2.72e+03)
[06/08 22:08:35    373s]               cpu = 0:00:00.2 real = 0:00:00.0 mem = 1313.4M
[06/08 22:08:35    373s] Iteration  7: Total net bbox = 5.798e+03 (3.29e+03 2.51e+03)
[06/08 22:08:35    373s]               Est.  stn bbox = 6.333e+03 (3.52e+03 2.81e+03)
[06/08 22:08:35    373s]               cpu = 0:00:00.1 real = 0:00:00.0 mem = 1313.4M
[06/08 22:08:35    373s] Iteration  8: Total net bbox = 5.772e+03 (3.30e+03 2.47e+03)
[06/08 22:08:35    373s]               Est.  stn bbox = 6.301e+03 (3.53e+03 2.77e+03)
[06/08 22:08:35    373s]               cpu = 0:00:00.1 real = 0:00:00.0 mem = 1313.4M
[06/08 22:08:35    373s] OPERPROF:   Finished npPlace at level 2, CPU:0.360, REAL:0.344, MEM:1313.4M
[06/08 22:08:35    373s] OPERPROF: Finished npMain at level 1, CPU:0.360, REAL:0.347, MEM:1313.4M
[06/08 22:08:35    373s] OPERPROF: Starting npCallHUMEst at level 1, MEM:1313.4M
[06/08 22:08:35    373s] Starting Early Global Route rough congestion estimation: mem = 1313.4M
[06/08 22:08:35    373s] (I)       Started Loading and Dumping File ( Curr Mem: 1313.38 MB )
[06/08 22:08:35    373s] (I)       Reading DB...
[06/08 22:08:35    373s] (I)       Read data from FE... (mem=1313.4M)
[06/08 22:08:35    373s] (I)       Read nodes and places... (mem=1313.4M)
[06/08 22:08:35    373s] (I)       Done Read nodes and places (cpu=0.000s, mem=1313.4M)
[06/08 22:08:35    373s] (I)       Read nets... (mem=1313.4M)
[06/08 22:08:35    373s] (I)       Done Read nets (cpu=0.000s, mem=1313.4M)
[06/08 22:08:35    373s] (I)       Done Read data from FE (cpu=0.000s, mem=1313.4M)
[06/08 22:08:35    373s] (I)       before initializing RouteDB syMemory usage = 1313.4 MB
[06/08 22:08:35    373s] (I)       == Non-default Options ==
[06/08 22:08:35    373s] (I)       Print mode                                         : 2
[06/08 22:08:35    373s] (I)       Stop if highly congested                           : false
[06/08 22:08:35    373s] (I)       Maximum routing layer                              : 10
[06/08 22:08:35    373s] (I)       Assign partition pins                              : false
[06/08 22:08:35    373s] (I)       Support large GCell                                : true
[06/08 22:08:35    373s] (I)       Number of rows per GCell                           : 2
[06/08 22:08:35    373s] (I)       Max num rows per GCell                             : 32
[06/08 22:08:35    373s] (I)       Counted 1186 PG shapes. We will not process PG shapes layer by layer.
[06/08 22:08:35    373s] (I)       Use row-based GCell size
[06/08 22:08:35    373s] (I)       GCell unit size  : 2800
[06/08 22:08:35    373s] (I)       GCell multiplier : 2
[06/08 22:08:35    373s] (I)       build grid graph
[06/08 22:08:35    373s] (I)       build grid graph start
[06/08 22:08:35    373s] [NR-eGR] Track table information for default rule: 
[06/08 22:08:35    373s] [NR-eGR] metal1 has no routable track
[06/08 22:08:35    373s] [NR-eGR] metal2 has single uniform track structure
[06/08 22:08:35    373s] [NR-eGR] metal3 has single uniform track structure
[06/08 22:08:35    373s] [NR-eGR] metal4 has single uniform track structure
[06/08 22:08:35    373s] [NR-eGR] metal5 has single uniform track structure
[06/08 22:08:35    373s] [NR-eGR] metal6 has single uniform track structure
[06/08 22:08:35    373s] [NR-eGR] metal7 has single uniform track structure
[06/08 22:08:35    373s] [NR-eGR] metal8 has single uniform track structure
[06/08 22:08:35    373s] [NR-eGR] metal9 has single uniform track structure
[06/08 22:08:35    373s] [NR-eGR] metal10 has single uniform track structure
[06/08 22:08:35    373s] (I)       build grid graph end
[06/08 22:08:35    373s] (I)       ===========================================================================
[06/08 22:08:35    373s] (I)       == Report All Rule Vias ==
[06/08 22:08:35    373s] (I)       ===========================================================================
[06/08 22:08:35    373s] (I)        Via Rule : (Default)
[06/08 22:08:35    373s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[06/08 22:08:35    373s] (I)       ---------------------------------------------------------------------------
[06/08 22:08:35    373s] (I)        1    9 : via1_8                      8 : via1_7                   
[06/08 22:08:35    373s] (I)        2   10 : via2_8                     12 : via2_5                   
[06/08 22:08:35    373s] (I)        3   19 : via3_2                     19 : via3_2                   
[06/08 22:08:35    373s] (I)        4   22 : via4_0                     22 : via4_0                   
[06/08 22:08:35    373s] (I)        5   23 : via5_0                     23 : via5_0                   
[06/08 22:08:35    373s] (I)        6   24 : via6_0                     24 : via6_0                   
[06/08 22:08:35    373s] (I)        7   25 : via7_0                     25 : via7_0                   
[06/08 22:08:35    373s] (I)        8   26 : via8_0                     26 : via8_0                   
[06/08 22:08:35    373s] (I)        9   27 : via9_0                     27 : via9_0                   
[06/08 22:08:35    373s] (I)       ===========================================================================
[06/08 22:08:35    373s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 1313.38 MB )
[06/08 22:08:35    373s] (I)       Num PG vias on layer 2 : 0
[06/08 22:08:35    373s] (I)       Num PG vias on layer 3 : 0
[06/08 22:08:35    373s] (I)       Num PG vias on layer 4 : 0
[06/08 22:08:35    373s] (I)       Num PG vias on layer 5 : 0
[06/08 22:08:35    373s] (I)       Num PG vias on layer 6 : 0
[06/08 22:08:35    373s] (I)       Num PG vias on layer 7 : 0
[06/08 22:08:35    373s] (I)       Num PG vias on layer 8 : 0
[06/08 22:08:35    373s] (I)       Num PG vias on layer 9 : 0
[06/08 22:08:35    373s] (I)       Num PG vias on layer 10 : 0
[06/08 22:08:35    373s] [NR-eGR] Read 2094 PG shapes
[06/08 22:08:35    373s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1313.38 MB )
[06/08 22:08:35    373s] [NR-eGR] #Routing Blockages  : 0
[06/08 22:08:35    373s] [NR-eGR] #Instance Blockages : 0
[06/08 22:08:35    373s] [NR-eGR] #PG Blockages       : 2094
[06/08 22:08:35    373s] [NR-eGR] #Halo Blockages     : 0
[06/08 22:08:35    373s] [NR-eGR] #Boundary Blockages : 0
[06/08 22:08:35    373s] (I)       Design has 0 blackboxes considered as all layer blockages.
[06/08 22:08:35    373s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[06/08 22:08:35    373s] (I)       readDataFromPlaceDB
[06/08 22:08:35    373s] (I)       Read net information..
[06/08 22:08:35    373s] [NR-eGR] Read numTotalNets=734  numIgnoredNets=0
[06/08 22:08:35    373s] (I)       Read testcase time = 0.000 seconds
[06/08 22:08:35    373s] 
[06/08 22:08:35    373s] (I)       early_global_route_priority property id does not exist.
[06/08 22:08:35    373s] (I)       Start initializing grid graph
[06/08 22:08:35    373s] (I)       Early Global GCell Via Threshold calculated based on cut spacing = 
[06/08 22:08:35    373s] (I)       End initializing grid graph
[06/08 22:08:35    373s] (I)       Model blockages into capacity
[06/08 22:08:35    373s] (I)       Read Num Blocks=2094  Num Prerouted Wires=0  Num CS=0
[06/08 22:08:35    373s] (I)       Started Modeling ( Curr Mem: 1313.38 MB )
[06/08 22:08:35    373s] (I)       Layer 1 (V) : #blockages 240 : #preroutes 0
[06/08 22:08:35    373s] (I)       Layer 2 (H) : #blockages 240 : #preroutes 0
[06/08 22:08:35    373s] (I)       Layer 3 (V) : #blockages 240 : #preroutes 0
[06/08 22:08:35    373s] (I)       Layer 4 (H) : #blockages 240 : #preroutes 0
[06/08 22:08:35    373s] (I)       Layer 5 (V) : #blockages 240 : #preroutes 0
[06/08 22:08:35    373s] (I)       Layer 6 (H) : #blockages 240 : #preroutes 0
[06/08 22:08:35    373s] (I)       Layer 7 (V) : #blockages 240 : #preroutes 0
[06/08 22:08:35    373s] (I)       Layer 8 (H) : #blockages 264 : #preroutes 0
[06/08 22:08:35    373s] (I)       Layer 9 (V) : #blockages 150 : #preroutes 0
[06/08 22:08:35    373s] (I)       Finished Modeling ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1313.38 MB )
[06/08 22:08:35    373s] (I)       -- layer congestion ratio --
[06/08 22:08:35    373s] (I)       Layer 1 : 0.100000
[06/08 22:08:35    373s] (I)       Layer 2 : 0.700000
[06/08 22:08:35    373s] (I)       Layer 3 : 0.700000
[06/08 22:08:35    373s] (I)       Layer 4 : 0.700000
[06/08 22:08:35    373s] (I)       Layer 5 : 0.700000
[06/08 22:08:35    373s] (I)       Layer 6 : 0.700000
[06/08 22:08:35    373s] (I)       Layer 7 : 0.700000
[06/08 22:08:35    373s] (I)       Layer 8 : 0.700000
[06/08 22:08:35    373s] (I)       Layer 9 : 0.700000
[06/08 22:08:35    373s] (I)       Layer 10 : 0.700000
[06/08 22:08:35    373s] (I)       ----------------------------
[06/08 22:08:35    373s] (I)       Number of ignored nets = 0
[06/08 22:08:35    373s] (I)       Number of fixed nets = 0.  Ignored: Yes
[06/08 22:08:35    373s] (I)       Number of clock nets = 1.  Ignored: No
[06/08 22:08:35    373s] (I)       Number of analog nets = 0.  Ignored: Yes
[06/08 22:08:35    373s] (I)       Number of special nets = 0.  Ignored: Yes
[06/08 22:08:35    373s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[06/08 22:08:35    373s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[06/08 22:08:35    373s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[06/08 22:08:35    373s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[06/08 22:08:35    373s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[06/08 22:08:35    373s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[06/08 22:08:35    373s] (I)       Before initializing Early Global Route syMemory usage = 1313.4 MB
[06/08 22:08:35    373s] (I)       Ndr track 0 does not exist
[06/08 22:08:35    373s] (I)       ---------------------Grid Graph Info--------------------
[06/08 22:08:35    373s] (I)       Routing area        : (0, 0) - (126540, 104720)
[06/08 22:08:35    373s] (I)       Core area           : (20140, 20160) - (106400, 84560)
[06/08 22:08:35    373s] (I)       Site width          :   380  (dbu)
[06/08 22:08:35    373s] (I)       Row height          :  2800  (dbu)
[06/08 22:08:35    373s] (I)       GCell width         :  5600  (dbu)
[06/08 22:08:35    373s] (I)       GCell height        :  5600  (dbu)
[06/08 22:08:35    373s] (I)       Grid                :    23    19    10
[06/08 22:08:35    373s] (I)       Layer numbers       :     1     2     3     4     5     6     7     8     9    10
[06/08 22:08:35    373s] (I)       Vertical capacity   :     0  5600     0  5600     0  5600     0  5600     0  5600
[06/08 22:08:35    373s] (I)       Horizontal capacity :     0     0  5600     0  5600     0  5600     0  5600     0
[06/08 22:08:35    373s] (I)       Default wire width  :   140   140   140   280   280   280   800   800  1600  1600
[06/08 22:08:35    373s] (I)       Default wire space  :   130   140   140   280   280   280   800   800  1600  1600
[06/08 22:08:35    373s] (I)       Default wire pitch  :   270   280   280   560   560   560  1600  1600  3200  3200
[06/08 22:08:35    373s] (I)       Default pitch size  :   270   380   280   560   560   560  1680  1680  3200  3360
[06/08 22:08:35    373s] (I)       First track coord   :     0   190   140   730   700   730  1820  1850  4300  3530
[06/08 22:08:35    373s] (I)       Num tracks per GCell: 20.74 14.74 20.00 10.00 10.00 10.00  3.33  3.33  1.75  1.67
[06/08 22:08:35    373s] (I)       Total num of tracks :     0   333   374   225   186   225    62    74    32    37
[06/08 22:08:35    373s] (I)       Num of masks        :     1     1     1     1     1     1     1     1     1     1
[06/08 22:08:35    373s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0     0     0
[06/08 22:08:35    373s] (I)       --------------------------------------------------------
[06/08 22:08:35    373s] 
[06/08 22:08:35    373s] [NR-eGR] ============ Routing rule table ============
[06/08 22:08:35    373s] [NR-eGR] Rule id: 0  Nets: 734 
[06/08 22:08:35    373s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[06/08 22:08:35    373s] (I)       Pitch:  L1=270  L2=380  L3=280  L4=560  L5=560  L6=560  L7=1680  L8=1680  L9=3200  L10=3360
[06/08 22:08:35    373s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1
[06/08 22:08:35    373s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1
[06/08 22:08:35    373s] [NR-eGR] ========================================
[06/08 22:08:35    373s] [NR-eGR] 
[06/08 22:08:35    373s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[06/08 22:08:35    373s] (I)       blocked tracks on layer2 : = 1350 / 6327 (21.34%)
[06/08 22:08:35    373s] (I)       blocked tracks on layer3 : = 360 / 8602 (4.19%)
[06/08 22:08:35    373s] (I)       blocked tracks on layer4 : = 987 / 4275 (23.09%)
[06/08 22:08:35    373s] (I)       blocked tracks on layer5 : = 384 / 4278 (8.98%)
[06/08 22:08:35    373s] (I)       blocked tracks on layer6 : = 1099 / 4275 (25.71%)
[06/08 22:08:35    373s] (I)       blocked tracks on layer7 : = 428 / 1426 (30.01%)
[06/08 22:08:35    373s] (I)       blocked tracks on layer8 : = 462 / 1406 (32.86%)
[06/08 22:08:35    373s] (I)       blocked tracks on layer9 : = 550 / 736 (74.73%)
[06/08 22:08:35    373s] (I)       blocked tracks on layer10 : = 394 / 703 (56.05%)
[06/08 22:08:35    373s] (I)       After initializing Early Global Route syMemory usage = 1313.4 MB
[06/08 22:08:35    373s] (I)       Finished Loading and Dumping File ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1313.38 MB )
[06/08 22:08:35    373s] (I)       Reset routing kernel
[06/08 22:08:35    373s] (I)       ============= Initialization =============
[06/08 22:08:35    373s] (I)       numLocalWires=837  numGlobalNetBranches=278  numLocalNetBranches=143
[06/08 22:08:35    373s] (I)       totalPins=2212  totalGlobalPin=1665 (75.27%)
[06/08 22:08:35    373s] (I)       Started Build MST ( Curr Mem: 1313.38 MB )
[06/08 22:08:35    373s] (I)       Generate topology with single threads
[06/08 22:08:35    373s] (I)       Finished Build MST ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1313.38 MB )
[06/08 22:08:35    373s] (I)       total 2D Cap : 28590 = (13572 H, 15018 V)
[06/08 22:08:35    373s] (I)       
[06/08 22:08:35    373s] (I)       ============  Phase 1a Route ============
[06/08 22:08:35    373s] (I)       Started Phase 1a ( Curr Mem: 1313.38 MB )
[06/08 22:08:35    373s] (I)       Started Pattern routing ( Curr Mem: 1313.38 MB )
[06/08 22:08:35    373s] (I)       Finished Pattern routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1313.38 MB )
[06/08 22:08:35    373s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 1313.38 MB )
[06/08 22:08:35    373s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 0
[06/08 22:08:35    373s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1313.38 MB )
[06/08 22:08:35    373s] (I)       Usage: 2166 = (1207 H, 959 V) = (8.89% H, 6.39% V) = (3.380e+03um H, 2.685e+03um V)
[06/08 22:08:35    373s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1313.38 MB )
[06/08 22:08:35    373s] (I)       
[06/08 22:08:35    373s] (I)       ============  Phase 1b Route ============
[06/08 22:08:35    373s] (I)       Started Phase 1b ( Curr Mem: 1313.38 MB )
[06/08 22:08:35    373s] (I)       Usage: 2166 = (1207 H, 959 V) = (8.89% H, 6.39% V) = (3.380e+03um H, 2.685e+03um V)
[06/08 22:08:35    373s] (I)       eGR overflow: 0.00% H + 0.00% V
[06/08 22:08:35    373s] 
[06/08 22:08:35    373s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1313.38 MB )
[06/08 22:08:35    373s] [NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[06/08 22:08:35    373s] Finished Early Global Route rough congestion estimation: mem = 1313.4M
[06/08 22:08:35    373s] OPERPROF: Finished npCallHUMEst at level 1, CPU:0.000, REAL:0.007, MEM:1313.4M
[06/08 22:08:35    373s] earlyGlobalRoute rough estimation gcell size 2 row height
[06/08 22:08:35    373s] OPERPROF: Starting CDPad at level 1, MEM:1313.4M
[06/08 22:08:35    373s] CDPadU 0.825 -> 0.829. R=0.700, N=624, GS=2.800
[06/08 22:08:35    373s] OPERPROF: Finished CDPad at level 1, CPU:0.010, REAL:0.002, MEM:1313.4M
[06/08 22:08:35    373s] OPERPROF: Starting npMain at level 1, MEM:1313.4M
[06/08 22:08:35    373s] OPERPROF:   Starting npPlace at level 2, MEM:1313.4M
[06/08 22:08:35    373s] OPERPROF:   Finished npPlace at level 2, CPU:0.000, REAL:0.006, MEM:1313.4M
[06/08 22:08:35    373s] OPERPROF: Finished npMain at level 1, CPU:0.000, REAL:0.009, MEM:1313.4M
[06/08 22:08:35    373s] Global placement CDP skipped at cutLevel 7.
[06/08 22:08:35    373s] Iteration  9: Total net bbox = 5.791e+03 (3.28e+03 2.51e+03)
[06/08 22:08:35    373s]               Est.  stn bbox = 6.322e+03 (3.51e+03 2.82e+03)
[06/08 22:08:35    373s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1313.4M
[06/08 22:08:35    373s] Iteration 10: Total net bbox = 5.791e+03 (3.28e+03 2.51e+03)
[06/08 22:08:35    373s]               Est.  stn bbox = 6.322e+03 (3.51e+03 2.82e+03)
[06/08 22:08:35    373s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1313.4M
[06/08 22:08:35    373s] [adp] clock
[06/08 22:08:35    373s] [adp] weight, nr nets, wire length
[06/08 22:08:35    373s] [adp]      0        1  67.361500
[06/08 22:08:35    373s] [adp] data
[06/08 22:08:35    373s] [adp] weight, nr nets, wire length
[06/08 22:08:35    373s] [adp]      0      733  5723.205500
[06/08 22:08:35    373s] [adp] 0.000000|0.000000|0.000000
[06/08 22:08:35    373s] Iteration 11: Total net bbox = 5.791e+03 (3.28e+03 2.51e+03)
[06/08 22:08:35    373s]               Est.  stn bbox = 6.322e+03 (3.51e+03 2.82e+03)
[06/08 22:08:35    373s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1313.4M
[06/08 22:08:35    373s] Clear WL Bound Manager after Global Placement... 
[06/08 22:08:35    373s] Finished Global Placement (cpu=0:00:01.0, real=0:00:01.0, mem=1313.4M)
[06/08 22:08:35    373s] Keep Tdgp Graph and DB for later use
[06/08 22:08:35    373s] Info: 0 clock gating cells identified, 0 (on average) moved 0/2
[06/08 22:08:35    373s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1313.4M
[06/08 22:08:35    373s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1313.4M
[06/08 22:08:35    373s] Solver runtime cpu: 0:00:00.5 real: 0:00:00.5
[06/08 22:08:35    373s] Core Placement runtime cpu: 0:00:01.0 real: 0:00:01.0
[06/08 22:08:35    373s] **WARN: (IMPSP-9025):	No scan chain specified/traced.
[06/08 22:08:35    373s] Type 'man IMPSP-9025' for more detail.
[06/08 22:08:35    373s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:1313.4M
[06/08 22:08:35    373s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1313.4M
[06/08 22:08:35    373s] #spOpts: N=45 minPadR=1.1 mergeVia=F 
[06/08 22:08:35    373s] All LLGs are deleted
[06/08 22:08:35    373s] OPERPROF:     Starting spSiteCleanup(true) at level 3, MEM:1313.4M
[06/08 22:08:35    373s] OPERPROF:     Finished spSiteCleanup(true) at level 3, CPU:0.000, REAL:0.000, MEM:1313.4M
[06/08 22:08:35    373s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:1313.4M
[06/08 22:08:35    373s] OPERPROF:       Starting spiInitFpSiteArr at level 4, MEM:1313.4M
[06/08 22:08:35    373s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[06/08 22:08:35    373s] Fast DP-INIT is on for default
[06/08 22:08:35    373s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[06/08 22:08:35    373s] OPERPROF:       Finished spiInitFpSiteArr at level 4, CPU:0.000, REAL:0.005, MEM:1329.4M
[06/08 22:08:35    373s] OPERPROF:       Starting CMU at level 4, MEM:1329.4M
[06/08 22:08:35    373s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.000, MEM:1329.4M
[06/08 22:08:35    373s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.010, REAL:0.006, MEM:1329.4M
[06/08 22:08:35    373s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1329.4MB).
[06/08 22:08:35    373s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.010, REAL:0.007, MEM:1329.4M
[06/08 22:08:35    373s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.010, REAL:0.007, MEM:1329.4M
[06/08 22:08:35    373s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.11176.8
[06/08 22:08:35    373s] OPERPROF: Starting RefinePlace at level 1, MEM:1329.4M
[06/08 22:08:35    373s] *** Starting refinePlace (0:06:13 mem=1329.4M) ***
[06/08 22:08:35    373s] Total net bbox length = 5.791e+03 (3.277e+03 2.514e+03) (ext = 1.844e+03)
[06/08 22:08:35    373s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[06/08 22:08:35    373s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:1329.4M
[06/08 22:08:35    373s] Starting refinePlace ...
[06/08 22:08:35    373s] ** Cut row section cpu time 0:00:00.0.
[06/08 22:08:35    373s]    Spread Effort: high, standalone mode, useDDP on.
[06/08 22:08:35    373s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=1329.4MB) @(0:06:13 - 0:06:13).
[06/08 22:08:35    373s] Move report: preRPlace moves 624 insts, mean move: 0.41 um, max move: 1.40 um
[06/08 22:08:35    373s] 	Max move on inst (U415): (20.28, 21.96) --> (19.57, 21.28)
[06/08 22:08:35    373s] 	Length: 16 sites, height: 1 rows, site name: FreePDK45_38x28_10R_NP_162NW_34O, cell type: FA_X1
[06/08 22:08:35    373s] wireLenOptFixPriorityInst 0 inst fixed
[06/08 22:08:35    373s] Placement tweakage begins.
[06/08 22:08:35    373s] wire length = 6.411e+03
[06/08 22:08:35    373s] wire length = 6.234e+03
[06/08 22:08:35    373s] Placement tweakage ends.
[06/08 22:08:35    373s] Move report: tweak moves 115 insts, mean move: 1.06 um, max move: 3.80 um
[06/08 22:08:35    373s] 	Max move on inst (U598): (44.84, 25.48) --> (48.64, 25.48)
[06/08 22:08:35    373s] 
[06/08 22:08:35    373s] Running Spiral with 1 thread in Normal Mode  fetchWidth=8 
[06/08 22:08:35    373s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[06/08 22:08:35    373s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=1329.4MB) @(0:06:13 - 0:06:13).
[06/08 22:08:35    373s] Move report: Detail placement moves 624 insts, mean move: 0.57 um, max move: 4.08 um
[06/08 22:08:35    373s] 	Max move on inst (U598): (44.82, 25.22) --> (48.64, 25.48)
[06/08 22:08:35    373s] 	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1329.4MB
[06/08 22:08:35    373s] Statistics of distance of Instance movement in refine placement:
[06/08 22:08:35    373s]   maximum (X+Y) =         4.08 um
[06/08 22:08:35    373s]   inst (U598) with max move: (44.82, 25.222) -> (48.64, 25.48)
[06/08 22:08:35    373s]   mean    (X+Y) =         0.57 um
[06/08 22:08:35    373s] Summary Report:
[06/08 22:08:35    373s] Instances move: 624 (out of 624 movable)
[06/08 22:08:35    373s] Instances flipped: 0
[06/08 22:08:35    373s] Mean displacement: 0.57 um
[06/08 22:08:35    373s] Max displacement: 4.08 um (Instance: U598) (44.82, 25.222) -> (48.64, 25.48)
[06/08 22:08:35    373s] 	Length: 3 sites, height: 1 rows, site name: FreePDK45_38x28_10R_NP_162NW_34O, cell type: NAND2_X1
[06/08 22:08:35    373s] Total instances moved : 624
[06/08 22:08:35    373s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.050, REAL:0.052, MEM:1329.4M
[06/08 22:08:35    373s] Total net bbox length = 5.743e+03 (3.190e+03 2.553e+03) (ext = 1.850e+03)
[06/08 22:08:35    373s] Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1329.4MB
[06/08 22:08:35    373s] [CPU] RefinePlace/total (cpu=0:00:00.1, real=0:00:00.0, mem=1329.4MB) @(0:06:13 - 0:06:13).
[06/08 22:08:35    373s] *** Finished refinePlace (0:06:13 mem=1329.4M) ***
[06/08 22:08:35    373s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.11176.8
[06/08 22:08:35    373s] OPERPROF: Finished RefinePlace at level 1, CPU:0.050, REAL:0.054, MEM:1329.4M
[06/08 22:08:35    373s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1329.4M
[06/08 22:08:35    373s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1329.4M
[06/08 22:08:35    373s] All LLGs are deleted
[06/08 22:08:35    373s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1329.4M
[06/08 22:08:35    373s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1329.4M
[06/08 22:08:35    373s] *** Finished Initial Placement (cpu=0:00:01.1, real=0:00:01.0, mem=1329.4M) ***
[06/08 22:08:35    373s] #spOpts: N=45 minPadR=1.1 mergeVia=F 
[06/08 22:08:35    373s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1329.4M
[06/08 22:08:35    373s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1329.4M
[06/08 22:08:35    373s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[06/08 22:08:35    373s] Fast DP-INIT is on for default
[06/08 22:08:35    373s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[06/08 22:08:35    373s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.010, REAL:0.005, MEM:1329.4M
[06/08 22:08:35    373s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.005, MEM:1329.4M
[06/08 22:08:35    373s] OPERPROF: Starting Cal-LLG-Density-Map at level 1, MEM:1329.4M
[06/08 22:08:35    373s] OPERPROF: Finished Cal-LLG-Density-Map at level 1, CPU:0.000, REAL:0.000, MEM:1329.4M
[06/08 22:08:35    373s] default core: bins with density > 0.750 =  0.00 % ( 0 / 12 )
[06/08 22:08:35    373s] Density distribution unevenness ratio = 4.351%
[06/08 22:08:35    373s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1329.4M
[06/08 22:08:35    373s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1329.4M
[06/08 22:08:35    373s] All LLGs are deleted
[06/08 22:08:35    373s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1329.4M
[06/08 22:08:35    373s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1329.4M
[06/08 22:08:35    373s] Effort level <high> specified for tdgp_reg2reg_default path_group
[06/08 22:08:35    373s] 
[06/08 22:08:35    373s] *** Start incrementalPlace ***
[06/08 22:08:35    373s] User Input Parameters:
[06/08 22:08:35    373s] - Congestion Driven    : On
[06/08 22:08:35    373s] - Timing Driven        : On
[06/08 22:08:35    373s] - Area-Violation Based : On
[06/08 22:08:35    373s] - Start Rollback Level : -5
[06/08 22:08:35    373s] - Legalized            : On
[06/08 22:08:35    373s] - Window Based         : Off
[06/08 22:08:35    373s] - eDen incr mode       : Off
[06/08 22:08:35    373s] - Small incr mode      : Off
[06/08 22:08:35    373s] 
[06/08 22:08:35    373s] Init WL Bound for IncrIp in placeDesign ... 
[06/08 22:08:35    373s] No Views given, use default active views for adaptive view pruning
[06/08 22:08:35    373s] SKP will enable view:
[06/08 22:08:35    373s]   worst
[06/08 22:08:35    373s] OPERPROF: Starting GP-eGR-Init at level 1, MEM:1331.4M
[06/08 22:08:35    373s] **WARN: (IMPPTN-1250):	Pin placement has been enabled on metal layer 1.
[06/08 22:08:35    373s] Type 'man IMPPTN-1250' for more detail.
[06/08 22:08:35    373s] OPERPROF: Finished GP-eGR-Init at level 1, CPU:0.000, REAL:0.002, MEM:1331.4M
[06/08 22:08:35    373s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:1331.4M
[06/08 22:08:35    373s] Starting Early Global Route congestion estimation: mem = 1331.4M
[06/08 22:08:35    373s] (I)       Started Loading and Dumping File ( Curr Mem: 1331.38 MB )
[06/08 22:08:35    373s] (I)       Reading DB...
[06/08 22:08:35    373s] (I)       Read data from FE... (mem=1331.4M)
[06/08 22:08:35    373s] (I)       Read nodes and places... (mem=1331.4M)
[06/08 22:08:35    373s] (I)       Done Read nodes and places (cpu=0.000s, mem=1331.4M)
[06/08 22:08:35    373s] (I)       Read nets... (mem=1331.4M)
[06/08 22:08:35    373s] (I)       Done Read nets (cpu=0.000s, mem=1331.4M)
[06/08 22:08:35    373s] (I)       Done Read data from FE (cpu=0.000s, mem=1331.4M)
[06/08 22:08:35    373s] (I)       before initializing RouteDB syMemory usage = 1331.4 MB
[06/08 22:08:35    373s] (I)       == Non-default Options ==
[06/08 22:08:35    373s] (I)       Maximum routing layer                              : 10
[06/08 22:08:35    373s] (I)       Use non-blocking free Dbs wires                    : false
[06/08 22:08:35    373s] (I)       Counted 1186 PG shapes. We will not process PG shapes layer by layer.
[06/08 22:08:35    373s] (I)       Use row-based GCell size
[06/08 22:08:35    373s] (I)       GCell unit size  : 2800
[06/08 22:08:35    373s] (I)       GCell multiplier : 1
[06/08 22:08:35    373s] (I)       build grid graph
[06/08 22:08:35    373s] (I)       build grid graph start
[06/08 22:08:35    373s] [NR-eGR] Track table information for default rule: 
[06/08 22:08:35    373s] [NR-eGR] metal1 has no routable track
[06/08 22:08:35    373s] [NR-eGR] metal2 has single uniform track structure
[06/08 22:08:35    373s] [NR-eGR] metal3 has single uniform track structure
[06/08 22:08:35    373s] [NR-eGR] metal4 has single uniform track structure
[06/08 22:08:35    373s] [NR-eGR] metal5 has single uniform track structure
[06/08 22:08:35    373s] [NR-eGR] metal6 has single uniform track structure
[06/08 22:08:35    373s] [NR-eGR] metal7 has single uniform track structure
[06/08 22:08:35    373s] [NR-eGR] metal8 has single uniform track structure
[06/08 22:08:35    373s] [NR-eGR] metal9 has single uniform track structure
[06/08 22:08:35    373s] [NR-eGR] metal10 has single uniform track structure
[06/08 22:08:35    373s] (I)       build grid graph end
[06/08 22:08:35    373s] (I)       ===========================================================================
[06/08 22:08:35    373s] (I)       == Report All Rule Vias ==
[06/08 22:08:35    373s] (I)       ===========================================================================
[06/08 22:08:35    373s] (I)        Via Rule : (Default)
[06/08 22:08:35    373s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[06/08 22:08:35    373s] (I)       ---------------------------------------------------------------------------
[06/08 22:08:35    373s] (I)        1    9 : via1_8                      8 : via1_7                   
[06/08 22:08:35    373s] (I)        2   10 : via2_8                     12 : via2_5                   
[06/08 22:08:35    373s] (I)        3   19 : via3_2                     19 : via3_2                   
[06/08 22:08:35    373s] (I)        4   22 : via4_0                     22 : via4_0                   
[06/08 22:08:35    373s] (I)        5   23 : via5_0                     23 : via5_0                   
[06/08 22:08:35    373s] (I)        6   24 : via6_0                     24 : via6_0                   
[06/08 22:08:35    373s] (I)        7   25 : via7_0                     25 : via7_0                   
[06/08 22:08:35    373s] (I)        8   26 : via8_0                     26 : via8_0                   
[06/08 22:08:35    373s] (I)        9   27 : via9_0                     27 : via9_0                   
[06/08 22:08:35    373s] (I)       ===========================================================================
[06/08 22:08:35    373s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 1331.38 MB )
[06/08 22:08:35    373s] (I)       Num PG vias on layer 2 : 0
[06/08 22:08:35    373s] (I)       Num PG vias on layer 3 : 0
[06/08 22:08:35    373s] (I)       Num PG vias on layer 4 : 0
[06/08 22:08:35    373s] (I)       Num PG vias on layer 5 : 0
[06/08 22:08:35    373s] (I)       Num PG vias on layer 6 : 0
[06/08 22:08:35    373s] (I)       Num PG vias on layer 7 : 0
[06/08 22:08:35    373s] (I)       Num PG vias on layer 8 : 0
[06/08 22:08:35    373s] (I)       Num PG vias on layer 9 : 0
[06/08 22:08:35    373s] (I)       Num PG vias on layer 10 : 0
[06/08 22:08:35    373s] [NR-eGR] Read 2094 PG shapes
[06/08 22:08:35    373s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1331.38 MB )
[06/08 22:08:35    373s] [NR-eGR] #Routing Blockages  : 0
[06/08 22:08:35    373s] [NR-eGR] #Instance Blockages : 0
[06/08 22:08:35    373s] [NR-eGR] #PG Blockages       : 2094
[06/08 22:08:35    373s] [NR-eGR] #Halo Blockages     : 0
[06/08 22:08:35    373s] [NR-eGR] #Boundary Blockages : 0
[06/08 22:08:35    373s] (I)       Design has 0 blackboxes considered as all layer blockages.
[06/08 22:08:35    373s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[06/08 22:08:35    373s] (I)       readDataFromPlaceDB
[06/08 22:08:35    373s] (I)       Read net information..
[06/08 22:08:35    373s] [NR-eGR] Read numTotalNets=734  numIgnoredNets=0
[06/08 22:08:35    373s] (I)       Read testcase time = 0.000 seconds
[06/08 22:08:35    373s] 
[06/08 22:08:35    373s] (I)       early_global_route_priority property id does not exist.
[06/08 22:08:35    373s] (I)       Start initializing grid graph
[06/08 22:08:35    373s] (I)       Early Global GCell Via Threshold calculated based on cut spacing = 
[06/08 22:08:35    373s] (I)       End initializing grid graph
[06/08 22:08:35    373s] (I)       Model blockages into capacity
[06/08 22:08:35    373s] (I)       Read Num Blocks=2094  Num Prerouted Wires=0  Num CS=0
[06/08 22:08:35    373s] (I)       Started Modeling ( Curr Mem: 1331.38 MB )
[06/08 22:08:35    373s] (I)       Layer 1 (V) : #blockages 240 : #preroutes 0
[06/08 22:08:35    373s] (I)       Layer 2 (H) : #blockages 240 : #preroutes 0
[06/08 22:08:35    373s] (I)       Layer 3 (V) : #blockages 240 : #preroutes 0
[06/08 22:08:35    373s] (I)       Layer 4 (H) : #blockages 240 : #preroutes 0
[06/08 22:08:35    373s] (I)       Layer 5 (V) : #blockages 240 : #preroutes 0
[06/08 22:08:35    373s] (I)       Layer 6 (H) : #blockages 240 : #preroutes 0
[06/08 22:08:35    373s] (I)       Layer 7 (V) : #blockages 240 : #preroutes 0
[06/08 22:08:35    373s] (I)       Layer 8 (H) : #blockages 264 : #preroutes 0
[06/08 22:08:35    373s] (I)       Layer 9 (V) : #blockages 150 : #preroutes 0
[06/08 22:08:35    373s] (I)       Finished Modeling ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1331.38 MB )
[06/08 22:08:35    373s] (I)       -- layer congestion ratio --
[06/08 22:08:35    373s] (I)       Layer 1 : 0.100000
[06/08 22:08:35    373s] (I)       Layer 2 : 0.700000
[06/08 22:08:35    373s] (I)       Layer 3 : 0.700000
[06/08 22:08:35    373s] (I)       Layer 4 : 0.700000
[06/08 22:08:35    373s] (I)       Layer 5 : 0.700000
[06/08 22:08:35    373s] (I)       Layer 6 : 0.700000
[06/08 22:08:35    373s] (I)       Layer 7 : 0.700000
[06/08 22:08:35    373s] (I)       Layer 8 : 0.700000
[06/08 22:08:35    373s] (I)       Layer 9 : 0.700000
[06/08 22:08:35    373s] (I)       Layer 10 : 0.700000
[06/08 22:08:35    373s] (I)       ----------------------------
[06/08 22:08:35    373s] (I)       Number of ignored nets = 0
[06/08 22:08:35    373s] (I)       Number of fixed nets = 0.  Ignored: Yes
[06/08 22:08:35    373s] (I)       Number of clock nets = 1.  Ignored: No
[06/08 22:08:35    373s] (I)       Number of analog nets = 0.  Ignored: Yes
[06/08 22:08:35    373s] (I)       Number of special nets = 0.  Ignored: Yes
[06/08 22:08:35    373s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[06/08 22:08:35    373s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[06/08 22:08:35    373s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[06/08 22:08:35    373s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[06/08 22:08:35    373s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[06/08 22:08:35    373s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[06/08 22:08:35    373s] (I)       Before initializing Early Global Route syMemory usage = 1331.4 MB
[06/08 22:08:35    373s] (I)       Ndr track 0 does not exist
[06/08 22:08:35    373s] (I)       ---------------------Grid Graph Info--------------------
[06/08 22:08:35    373s] (I)       Routing area        : (0, 0) - (126540, 104720)
[06/08 22:08:35    373s] (I)       Core area           : (20140, 20160) - (106400, 84560)
[06/08 22:08:35    373s] (I)       Site width          :   380  (dbu)
[06/08 22:08:35    373s] (I)       Row height          :  2800  (dbu)
[06/08 22:08:35    373s] (I)       GCell width         :  2800  (dbu)
[06/08 22:08:35    373s] (I)       GCell height        :  2800  (dbu)
[06/08 22:08:35    373s] (I)       Grid                :    45    38    10
[06/08 22:08:35    373s] (I)       Layer numbers       :     1     2     3     4     5     6     7     8     9    10
[06/08 22:08:35    373s] (I)       Vertical capacity   :     0  2800     0  2800     0  2800     0  2800     0  2800
[06/08 22:08:35    373s] (I)       Horizontal capacity :     0     0  2800     0  2800     0  2800     0  2800     0
[06/08 22:08:35    373s] (I)       Default wire width  :   140   140   140   280   280   280   800   800  1600  1600
[06/08 22:08:35    373s] (I)       Default wire space  :   130   140   140   280   280   280   800   800  1600  1600
[06/08 22:08:35    373s] (I)       Default wire pitch  :   270   280   280   560   560   560  1600  1600  3200  3200
[06/08 22:08:35    373s] (I)       Default pitch size  :   270   380   280   560   560   560  1680  1680  3200  3360
[06/08 22:08:35    373s] (I)       First track coord   :     0   190   140   730   700   730  1820  1850  4300  3530
[06/08 22:08:35    373s] (I)       Num tracks per GCell: 10.37  7.37 10.00  5.00  5.00  5.00  1.67  1.67  0.88  0.83
[06/08 22:08:35    373s] (I)       Total num of tracks :     0   333   374   225   186   225    62    74    32    37
[06/08 22:08:35    373s] (I)       Num of masks        :     1     1     1     1     1     1     1     1     1     1
[06/08 22:08:35    373s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0     0     0
[06/08 22:08:35    373s] (I)       --------------------------------------------------------
[06/08 22:08:35    373s] 
[06/08 22:08:35    373s] [NR-eGR] ============ Routing rule table ============
[06/08 22:08:35    373s] [NR-eGR] Rule id: 0  Nets: 734 
[06/08 22:08:35    373s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[06/08 22:08:35    373s] (I)       Pitch:  L1=270  L2=380  L3=280  L4=560  L5=560  L6=560  L7=1680  L8=1680  L9=3200  L10=3360
[06/08 22:08:35    373s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1
[06/08 22:08:35    373s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1
[06/08 22:08:35    373s] [NR-eGR] ========================================
[06/08 22:08:35    373s] [NR-eGR] 
[06/08 22:08:35    373s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[06/08 22:08:35    373s] (I)       blocked tracks on layer2 : = 2592 / 12654 (20.48%)
[06/08 22:08:35    373s] (I)       blocked tracks on layer3 : = 552 / 16830 (3.28%)
[06/08 22:08:35    373s] (I)       blocked tracks on layer4 : = 1896 / 8550 (22.18%)
[06/08 22:08:35    373s] (I)       blocked tracks on layer5 : = 600 / 8370 (7.17%)
[06/08 22:08:35    373s] (I)       blocked tracks on layer6 : = 2112 / 8550 (24.70%)
[06/08 22:08:35    373s] (I)       blocked tracks on layer7 : = 675 / 2790 (24.19%)
[06/08 22:08:35    373s] (I)       blocked tracks on layer8 : = 888 / 2812 (31.58%)
[06/08 22:08:35    373s] (I)       blocked tracks on layer9 : = 982 / 1440 (68.19%)
[06/08 22:08:35    373s] (I)       blocked tracks on layer10 : = 765 / 1406 (54.41%)
[06/08 22:08:35    373s] (I)       After initializing Early Global Route syMemory usage = 1331.4 MB
[06/08 22:08:35    373s] (I)       Finished Loading and Dumping File ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1331.38 MB )
[06/08 22:08:35    373s] (I)       Reset routing kernel
[06/08 22:08:35    373s] (I)       Started Global Routing ( Curr Mem: 1331.38 MB )
[06/08 22:08:35    373s] (I)       ============= Initialization =============
[06/08 22:08:35    373s] (I)       totalPins=2212  totalGlobalPin=2013 (91.00%)
[06/08 22:08:35    373s] (I)       Started Net group 1 ( Curr Mem: 1331.38 MB )
[06/08 22:08:35    373s] (I)       Started Build MST ( Curr Mem: 1331.38 MB )
[06/08 22:08:35    373s] (I)       Generate topology with single threads
[06/08 22:08:35    373s] (I)       Finished Build MST ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1331.38 MB )
[06/08 22:08:35    373s] (I)       total 2D Cap : 56508 = (26808 H, 29700 V)
[06/08 22:08:35    373s] [NR-eGR] Layer group 1: route 734 net(s) in layer range [2, 10]
[06/08 22:08:35    373s] (I)       
[06/08 22:08:35    373s] (I)       ============  Phase 1a Route ============
[06/08 22:08:35    373s] (I)       Started Phase 1a ( Curr Mem: 1331.38 MB )
[06/08 22:08:35    373s] (I)       Started Pattern routing ( Curr Mem: 1331.38 MB )
[06/08 22:08:35    373s] (I)       Finished Pattern routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1331.38 MB )
[06/08 22:08:35    373s] (I)       Usage: 4224 = (2329 H, 1895 V) = (8.69% H, 6.38% V) = (3.261e+03um H, 2.653e+03um V)
[06/08 22:08:35    373s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1331.38 MB )
[06/08 22:08:35    373s] (I)       
[06/08 22:08:35    373s] (I)       ============  Phase 1b Route ============
[06/08 22:08:35    373s] (I)       Started Phase 1b ( Curr Mem: 1331.38 MB )
[06/08 22:08:35    373s] (I)       Usage: 4224 = (2329 H, 1895 V) = (8.69% H, 6.38% V) = (3.261e+03um H, 2.653e+03um V)
[06/08 22:08:35    373s] (I)       Overflow of layer group 1: 0.00% H + 0.16% V. EstWL: 5.913600e+03um
[06/08 22:08:35    373s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1331.38 MB )
[06/08 22:08:35    373s] (I)       
[06/08 22:08:35    373s] (I)       ============  Phase 1c Route ============
[06/08 22:08:35    373s] (I)       Started Phase 1c ( Curr Mem: 1331.38 MB )
[06/08 22:08:35    373s] (I)       Usage: 4224 = (2329 H, 1895 V) = (8.69% H, 6.38% V) = (3.261e+03um H, 2.653e+03um V)
[06/08 22:08:35    373s] (I)       Finished Phase 1c ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1331.38 MB )
[06/08 22:08:35    373s] (I)       
[06/08 22:08:35    373s] (I)       ============  Phase 1d Route ============
[06/08 22:08:35    373s] (I)       Started Phase 1d ( Curr Mem: 1331.38 MB )
[06/08 22:08:35    373s] (I)       Usage: 4224 = (2329 H, 1895 V) = (8.69% H, 6.38% V) = (3.261e+03um H, 2.653e+03um V)
[06/08 22:08:35    373s] (I)       Finished Phase 1d ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1331.38 MB )
[06/08 22:08:35    373s] (I)       
[06/08 22:08:35    373s] (I)       ============  Phase 1e Route ============
[06/08 22:08:35    373s] (I)       Started Phase 1e ( Curr Mem: 1331.38 MB )
[06/08 22:08:35    373s] (I)       Started Route legalization ( Curr Mem: 1331.38 MB )
[06/08 22:08:35    373s] (I)       Finished Route legalization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1331.38 MB )
[06/08 22:08:35    373s] (I)       Usage: 4224 = (2329 H, 1895 V) = (8.69% H, 6.38% V) = (3.261e+03um H, 2.653e+03um V)
[06/08 22:08:35    373s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.16% V. EstWL: 5.913600e+03um
[06/08 22:08:35    373s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1331.38 MB )
[06/08 22:08:35    373s] (I)       Started Layer assignment ( Curr Mem: 1331.38 MB )
[06/08 22:08:35    373s] (I)       Current Layer assignment [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1331.38 MB )
[06/08 22:08:35    373s] (I)       Running layer assignment with 1 threads
[06/08 22:08:35    373s] (I)       Finished Layer assignment ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1331.38 MB )
[06/08 22:08:35    373s] (I)       Finished Net group 1 ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1331.38 MB )
[06/08 22:08:35    373s] (I)       
[06/08 22:08:35    373s] (I)       ============  Phase 1l Route ============
[06/08 22:08:35    373s] (I)       Started Phase 1l ( Curr Mem: 1331.38 MB )
[06/08 22:08:35    373s] (I)       Finished Phase 1l ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1331.38 MB )
[06/08 22:08:35    373s] (I)       
[06/08 22:08:35    373s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[06/08 22:08:35    373s] [NR-eGR]                        OverCon            
[06/08 22:08:35    373s] [NR-eGR]                         #Gcell     %Gcell
[06/08 22:08:35    373s] [NR-eGR]       Layer                (2)    OverCon 
[06/08 22:08:35    373s] [NR-eGR] ----------------------------------------------
[06/08 22:08:35    373s] [NR-eGR]  metal1  (1)         0( 0.00%)   ( 0.00%) 
[06/08 22:08:35    373s] [NR-eGR]  metal2  (2)         7( 0.42%)   ( 0.42%) 
[06/08 22:08:35    373s] [NR-eGR]  metal3  (3)         2( 0.12%)   ( 0.12%) 
[06/08 22:08:35    373s] [NR-eGR]  metal4  (4)         0( 0.00%)   ( 0.00%) 
[06/08 22:08:35    373s] [NR-eGR]  metal5  (5)         0( 0.00%)   ( 0.00%) 
[06/08 22:08:35    373s] [NR-eGR]  metal6  (6)         0( 0.00%)   ( 0.00%) 
[06/08 22:08:35    373s] [NR-eGR]  metal7  (7)         0( 0.00%)   ( 0.00%) 
[06/08 22:08:35    373s] [NR-eGR]  metal8  (8)         0( 0.00%)   ( 0.00%) 
[06/08 22:08:35    373s] [NR-eGR]  metal9  (9)         0( 0.00%)   ( 0.00%) 
[06/08 22:08:35    373s] [NR-eGR] metal10 (10)         0( 0.00%)   ( 0.00%) 
[06/08 22:08:35    373s] [NR-eGR] ----------------------------------------------
[06/08 22:08:35    373s] [NR-eGR] Total                9( 0.07%)   ( 0.07%) 
[06/08 22:08:35    373s] [NR-eGR] 
[06/08 22:08:35    373s] (I)       Finished Global Routing ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1331.38 MB )
[06/08 22:08:35    373s] (I)       total 2D Cap : 57072 = (26893 H, 30179 V)
[06/08 22:08:35    373s] [NR-eGR] Overflow after Early Global Route (GR compatible) 0.06% H + 0.00% V
[06/08 22:08:35    373s] [NR-eGR] Overflow after Early Global Route 0.06% H + 0.00% V
[06/08 22:08:35    373s] Early Global Route congestion estimation runtime: 0.01 seconds, mem = 1331.4M
[06/08 22:08:35    373s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:0.010, REAL:0.008, MEM:1331.4M
[06/08 22:08:35    373s] OPERPROF: Starting HotSpotCal at level 1, MEM:1331.4M
[06/08 22:08:35    373s] [hotspot] +------------+---------------+---------------+
[06/08 22:08:35    373s] [hotspot] |            |   max hotspot | total hotspot |
[06/08 22:08:35    373s] [hotspot] +------------+---------------+---------------+
[06/08 22:08:35    373s] [hotspot] | normalized |          0.00 |          0.00 |
[06/08 22:08:35    373s] [hotspot] +------------+---------------+---------------+
[06/08 22:08:35    373s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[06/08 22:08:35    373s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[06/08 22:08:35    373s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.000, REAL:0.000, MEM:1331.4M
[06/08 22:08:35    373s] Skipped repairing congestion.
[06/08 22:08:35    373s] OPERPROF: Starting GP-eGR-Wiring-Phae2 at level 1, MEM:1331.4M
[06/08 22:08:35    373s] Starting Early Global Route wiring: mem = 1331.4M
[06/08 22:08:35    373s] (I)       ============= track Assignment ============
[06/08 22:08:35    373s] (I)       Started Extract Global 3D Wires ( Curr Mem: 1331.38 MB )
[06/08 22:08:35    373s] (I)       Finished Extract Global 3D Wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1331.38 MB )
[06/08 22:08:35    373s] (I)       Started Track Assignment ( Curr Mem: 1331.38 MB )
[06/08 22:08:35    373s] (I)       Initialize Track Assignment ( max pin layer : 11 )
[06/08 22:08:35    373s] (I)       Running track assignment with 1 threads
[06/08 22:08:35    373s] (I)       Current Track Assignment [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1331.38 MB )
[06/08 22:08:35    373s] (I)       Run Multi-thread track assignment
[06/08 22:08:35    373s] (I)       Finished Track Assignment ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1331.38 MB )
[06/08 22:08:35    373s] [NR-eGR] Started Export DB wires ( Curr Mem: 1331.38 MB )
[06/08 22:08:35    373s] [NR-eGR] Started Export all nets ( Curr Mem: 1331.38 MB )
[06/08 22:08:35    373s] [NR-eGR] Finished Export all nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1331.38 MB )
[06/08 22:08:35    373s] [NR-eGR] Started Set wire vias ( Curr Mem: 1331.38 MB )
[06/08 22:08:35    373s] [NR-eGR] Finished Set wire vias ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1331.38 MB )
[06/08 22:08:35    373s] [NR-eGR] Finished Export DB wires ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1331.38 MB )
[06/08 22:08:35    373s] [NR-eGR] --------------------------------------------------------------------------
[06/08 22:08:35    373s] [NR-eGR] metal1  (1F) length: 0.000000e+00um, number of vias: 2212
[06/08 22:08:35    373s] [NR-eGR] metal2  (2V) length: 1.532695e+03um, number of vias: 2633
[06/08 22:08:35    373s] [NR-eGR] metal3  (3H) length: 3.185945e+03um, number of vias: 712
[06/08 22:08:35    373s] [NR-eGR] metal4  (4V) length: 1.227700e+03um, number of vias: 48
[06/08 22:08:35    373s] [NR-eGR] metal5  (5H) length: 2.928550e+02um, number of vias: 50
[06/08 22:08:35    373s] [NR-eGR] metal6  (6V) length: 2.858400e+02um, number of vias: 0
[06/08 22:08:35    373s] [NR-eGR] metal7  (7H) length: 0.000000e+00um, number of vias: 0
[06/08 22:08:35    373s] [NR-eGR] metal8  (8V) length: 0.000000e+00um, number of vias: 0
[06/08 22:08:35    373s] [NR-eGR] metal9  (9H) length: 0.000000e+00um, number of vias: 0
[06/08 22:08:35    373s] [NR-eGR] metal10 (10V) length: 0.000000e+00um, number of vias: 0
[06/08 22:08:35    373s] [NR-eGR] Total length: 6.525035e+03um, number of vias: 5655
[06/08 22:08:35    373s] [NR-eGR] --------------------------------------------------------------------------
[06/08 22:08:35    373s] [NR-eGR] Total eGR-routed clock nets wire length: 1.367900e+02um 
[06/08 22:08:35    373s] [NR-eGR] --------------------------------------------------------------------------
[06/08 22:08:35    373s] Saved RC grid cleaned up.
[06/08 22:08:35    373s] Early Global Route wiring runtime: 0.01 seconds, mem = 1331.4M
[06/08 22:08:35    373s] OPERPROF: Finished GP-eGR-Wiring-Phae2 at level 1, CPU:0.010, REAL:0.010, MEM:1331.4M
[06/08 22:08:35    373s] 0 delay mode for cte disabled.
[06/08 22:08:35    373s] SKP cleared!
[06/08 22:08:35    373s] 
[06/08 22:08:35    373s] *** Finished incrementalPlace (cpu=0:00:00.0, real=0:00:00.0)***
[06/08 22:08:35    373s] Tdgp not successfully inited but do clear! skip clearing
[06/08 22:08:35    373s] **placeDesign ... cpu = 0: 0: 1, real = 0: 0: 1, mem = 1315.4M **
[06/08 22:08:35    373s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[06/08 22:08:35    373s] VSMManager cleared!
[06/08 22:08:35    373s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1073.2M, totSessionCpu=0:06:14 **
[06/08 22:08:35    373s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:08:35    373s] GigaOpt running with 1 threads.
[06/08 22:08:35    373s] Info: 1 threads available for lower-level modules during optimization.
[06/08 22:08:35    373s] OPERPROF: Starting DPlace-Init at level 1, MEM:1315.4M
[06/08 22:08:35    373s] #spOpts: N=45 minPadR=1.1 
[06/08 22:08:35    373s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1315.4M
[06/08 22:08:35    373s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1315.4M
[06/08 22:08:35    373s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[06/08 22:08:35    373s] Fast DP-INIT is on for default
[06/08 22:08:35    373s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[06/08 22:08:35    373s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.010, REAL:0.005, MEM:1315.4M
[06/08 22:08:35    373s] OPERPROF:     Starting CMU at level 3, MEM:1315.4M
[06/08 22:08:35    373s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:1315.4M
[06/08 22:08:35    373s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.006, MEM:1315.4M
[06/08 22:08:35    373s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1315.4MB).
[06/08 22:08:35    373s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.007, MEM:1315.4M
[06/08 22:08:35    373s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:08:35    373s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:08:35    373s] LayerId::1 widthSet size::1
[06/08 22:08:35    373s] LayerId::2 widthSet size::1
[06/08 22:08:35    373s] LayerId::3 widthSet size::1
[06/08 22:08:35    373s] LayerId::4 widthSet size::1
[06/08 22:08:35    373s] LayerId::5 widthSet size::1
[06/08 22:08:35    373s] LayerId::6 widthSet size::1
[06/08 22:08:35    373s] LayerId::7 widthSet size::1
[06/08 22:08:35    373s] LayerId::8 widthSet size::1
[06/08 22:08:35    373s] LayerId::9 widthSet size::1
[06/08 22:08:35    373s] LayerId::10 widthSet size::1
[06/08 22:08:35    373s] Updating RC grid for preRoute extraction ...
[06/08 22:08:35    373s] Initializing multi-corner resistance tables ...
[06/08 22:08:35    373s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:08:35    373s] {RT default_rc_corner 0 10 10 {4 1} {7 0} {9 0} 3}
[06/08 22:08:35    373s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.285641 ; uaWl: 1.000000 ; uaWlH: 0.276841 ; aWlH: 0.000000 ; Pmax: 0.847700 ; wcR: 0.535700 ; newSi: 0.095200 ; pMod: 80 ; 
[06/08 22:08:35    373s] 
[06/08 22:08:35    373s] Creating Lib Analyzer ...
[06/08 22:08:35    373s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:08:35    373s] Total number of usable buffers from Lib Analyzer: 9 ( CLKBUF_X1 BUF_X1 CLKBUF_X2 BUF_X2 CLKBUF_X3 BUF_X4 BUF_X8 BUF_X16 BUF_X32)
[06/08 22:08:35    373s] Total number of usable inverters from Lib Analyzer: 6 ( INV_X1 INV_X2 INV_X4 INV_X8 INV_X16 INV_X32)
[06/08 22:08:35    373s] Total number of usable delay cells from Lib Analyzer: 0 ()
[06/08 22:08:35    373s] 
[06/08 22:08:35    373s] {RT default_rc_corner 0 10 10 {4 1} {7 0} {9 0} 3}
[06/08 22:08:35    373s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:06:14 mem=1321.4M
[06/08 22:08:35    373s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:06:14 mem=1321.4M
[06/08 22:08:35    373s] Creating Lib Analyzer, finished. 
[06/08 22:08:35    373s] #optDebug: fT-S <1 2 3 1 0>
[06/08 22:08:35    373s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1077.2M, totSessionCpu=0:06:14 **
[06/08 22:08:35    373s] *** optDesign -preCTS ***
[06/08 22:08:35    373s] DRC Margin: user margin 0.0; extra margin 0.2
[06/08 22:08:35    373s] Setup Target Slack: user slack 0; extra slack 0.0
[06/08 22:08:35    373s] Hold Target Slack: user slack -0.2
[06/08 22:08:35    373s] **WARN: (IMPOPT-3195):	Analysis mode has changed.
[06/08 22:08:35    373s] Type 'man IMPOPT-3195' for more detail.
[06/08 22:08:35    373s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1321.4M
[06/08 22:08:35    373s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.000, REAL:0.003, MEM:1321.4M
[06/08 22:08:35    373s] Multi-VT timing optimization disabled based on library information.
[06/08 22:08:35    373s] Deleting Cell Server ...
[06/08 22:08:35    373s] Deleting Lib Analyzer.
[06/08 22:08:35    373s] Creating Cell Server ...(0, 0, 0, 0)
[06/08 22:08:35    373s] Summary for sequential cells identification: 
[06/08 22:08:35    373s]   Identified SBFF number: 16
[06/08 22:08:35    373s]   Identified MBFF number: 0
[06/08 22:08:35    373s]   Identified SB Latch number: 0
[06/08 22:08:35    373s]   Identified MB Latch number: 0
[06/08 22:08:35    373s]   Not identified SBFF number: 0
[06/08 22:08:35    373s]   Not identified MBFF number: 0
[06/08 22:08:35    373s]   Not identified SB Latch number: 0
[06/08 22:08:35    373s]   Not identified MB Latch number: 0
[06/08 22:08:35    373s]   Number of sequential cells which are not FFs: 13
[06/08 22:08:35    373s]  Visiting view : worst
[06/08 22:08:35    373s]    : PowerDomain = none : Weighted F : unweighted  = 8.40 (1.000) with rcCorner = 0
[06/08 22:08:35    373s]    : PowerDomain = none : Weighted F : unweighted  = 6.60 (1.000) with rcCorner = -1
[06/08 22:08:35    373s]  Visiting view : fast
[06/08 22:08:35    373s]    : PowerDomain = none : Weighted F : unweighted  = 6.00 (1.000) with rcCorner = 0
[06/08 22:08:35    373s]    : PowerDomain = none : Weighted F : unweighted  = 4.50 (1.000) with rcCorner = -1
[06/08 22:08:35    373s]  Setting StdDelay to 8.40
[06/08 22:08:35    373s] Creating Cell Server, finished. 
[06/08 22:08:35    373s] 
[06/08 22:08:35    373s] Deleting Cell Server ...
[06/08 22:08:35    373s] 
[06/08 22:08:35    373s] Creating Lib Analyzer ...
[06/08 22:08:35    373s] Creating Cell Server ...(0, 0, 0, 0)
[06/08 22:08:35    373s] Summary for sequential cells identification: 
[06/08 22:08:35    373s]   Identified SBFF number: 16
[06/08 22:08:35    373s]   Identified MBFF number: 0
[06/08 22:08:35    373s]   Identified SB Latch number: 0
[06/08 22:08:35    373s]   Identified MB Latch number: 0
[06/08 22:08:35    373s]   Not identified SBFF number: 0
[06/08 22:08:35    373s]   Not identified MBFF number: 0
[06/08 22:08:35    373s]   Not identified SB Latch number: 0
[06/08 22:08:35    373s]   Not identified MB Latch number: 0
[06/08 22:08:35    373s]   Number of sequential cells which are not FFs: 13
[06/08 22:08:35    373s]  Visiting view : worst
[06/08 22:08:35    373s]    : PowerDomain = none : Weighted F : unweighted  = 8.40 (1.000) with rcCorner = 0
[06/08 22:08:35    373s]    : PowerDomain = none : Weighted F : unweighted  = 6.60 (1.000) with rcCorner = -1
[06/08 22:08:35    373s]  Visiting view : fast
[06/08 22:08:35    373s]    : PowerDomain = none : Weighted F : unweighted  = 6.00 (1.000) with rcCorner = 0
[06/08 22:08:35    373s]    : PowerDomain = none : Weighted F : unweighted  = 4.50 (1.000) with rcCorner = -1
[06/08 22:08:35    373s]  Setting StdDelay to 8.40
[06/08 22:08:35    373s] Creating Cell Server, finished. 
[06/08 22:08:35    373s] 
[06/08 22:08:35    373s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:08:35    373s] Total number of usable buffers from Lib Analyzer: 9 ( CLKBUF_X1 BUF_X1 CLKBUF_X2 BUF_X2 CLKBUF_X3 BUF_X4 BUF_X8 BUF_X16 BUF_X32)
[06/08 22:08:35    373s] Total number of usable inverters from Lib Analyzer: 6 ( INV_X1 INV_X2 INV_X4 INV_X8 INV_X16 INV_X32)
[06/08 22:08:35    373s] Total number of usable delay cells from Lib Analyzer: 0 ()
[06/08 22:08:35    373s] 
[06/08 22:08:35    373s] {RT default_rc_corner 0 10 10 {4 1} {7 0} {9 0} 3}
[06/08 22:08:36    374s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:06:14 mem=1321.4M
[06/08 22:08:36    374s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:06:14 mem=1321.4M
[06/08 22:08:36    374s] Creating Lib Analyzer, finished. 
[06/08 22:08:36    374s] All LLGs are deleted
[06/08 22:08:36    374s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1321.4M
[06/08 22:08:36    374s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1321.4M
[06/08 22:08:36    374s] ### Creating LA Mngr. totSessionCpu=0:06:14 mem=1321.4M
[06/08 22:08:36    374s] ### Creating LA Mngr, finished. totSessionCpu=0:06:14 mem=1321.4M
[06/08 22:08:36    374s] **WARN: (IMPPTN-1250):	Pin placement has been enabled on metal layer 1.
[06/08 22:08:36    374s] Type 'man IMPPTN-1250' for more detail.
[06/08 22:08:36    374s] [NR-eGR] Started Early Global Route kernel ( Curr Mem: 1321.39 MB )
[06/08 22:08:36    374s] (I)       Started Loading and Dumping File ( Curr Mem: 1321.39 MB )
[06/08 22:08:36    374s] (I)       Reading DB...
[06/08 22:08:36    374s] (I)       Read data from FE... (mem=1321.4M)
[06/08 22:08:36    374s] (I)       Read nodes and places... (mem=1321.4M)
[06/08 22:08:36    374s] (I)       Number of ignored instance 0
[06/08 22:08:36    374s] (I)       Number of inbound cells 0
[06/08 22:08:36    374s] (I)       numMoveCells=624, numMacros=0  numPads=109  numMultiRowHeightInsts=0
[06/08 22:08:36    374s] (I)       cell height: 2800, count: 624
[06/08 22:08:36    374s] (I)       Done Read nodes and places (cpu=0.000s, mem=1321.4M)
[06/08 22:08:36    374s] (I)       Read nets... (mem=1321.4M)
[06/08 22:08:36    374s] (I)       Number of nets = 734 ( 0 ignored )
[06/08 22:08:36    374s] (I)       Done Read nets (cpu=0.000s, mem=1321.4M)
[06/08 22:08:36    374s] (I)       Read rows... (mem=1321.4M)
[06/08 22:08:36    374s] (I)       Done Read rows (cpu=0.000s, mem=1321.4M)
[06/08 22:08:36    374s] (I)       Identified Clock instances: Flop 48, Clock buffer/inverter 0, Gate 0, Logic 0
[06/08 22:08:36    374s] (I)       Read module constraints... (mem=1321.4M)
[06/08 22:08:36    374s] (I)       Done Read module constraints (cpu=0.000s, mem=1321.4M)
[06/08 22:08:36    374s] (I)       Done Read data from FE (cpu=0.000s, mem=1321.4M)
[06/08 22:08:36    374s] (I)       before initializing RouteDB syMemory usage = 1321.4 MB
[06/08 22:08:36    374s] (I)       == Non-default Options ==
[06/08 22:08:36    374s] (I)       Maximum routing layer                              : 10
[06/08 22:08:36    374s] (I)       Buffering-aware routing                            : true
[06/08 22:08:36    374s] (I)       Spread congestion away from blockages              : true
[06/08 22:08:36    374s] (I)       Overflow penalty cost                              : 10
[06/08 22:08:36    374s] (I)       Punch through distance                             : 982.761000
[06/08 22:08:36    374s] (I)       Source-to-sink ratio                               : 0.300000
[06/08 22:08:36    374s] (I)       Counted 1186 PG shapes. We will not process PG shapes layer by layer.
[06/08 22:08:36    374s] (I)       Use row-based GCell size
[06/08 22:08:36    374s] (I)       GCell unit size  : 2800
[06/08 22:08:36    374s] (I)       GCell multiplier : 1
[06/08 22:08:36    374s] (I)       build grid graph
[06/08 22:08:36    374s] (I)       build grid graph start
[06/08 22:08:36    374s] [NR-eGR] Track table information for default rule: 
[06/08 22:08:36    374s] [NR-eGR] metal1 has no routable track
[06/08 22:08:36    374s] [NR-eGR] metal2 has single uniform track structure
[06/08 22:08:36    374s] [NR-eGR] metal3 has single uniform track structure
[06/08 22:08:36    374s] [NR-eGR] metal4 has single uniform track structure
[06/08 22:08:36    374s] [NR-eGR] metal5 has single uniform track structure
[06/08 22:08:36    374s] [NR-eGR] metal6 has single uniform track structure
[06/08 22:08:36    374s] [NR-eGR] metal7 has single uniform track structure
[06/08 22:08:36    374s] [NR-eGR] metal8 has single uniform track structure
[06/08 22:08:36    374s] [NR-eGR] metal9 has single uniform track structure
[06/08 22:08:36    374s] [NR-eGR] metal10 has single uniform track structure
[06/08 22:08:36    374s] (I)       build grid graph end
[06/08 22:08:36    374s] (I)       ===========================================================================
[06/08 22:08:36    374s] (I)       == Report All Rule Vias ==
[06/08 22:08:36    374s] (I)       ===========================================================================
[06/08 22:08:36    374s] (I)        Via Rule : (Default)
[06/08 22:08:36    374s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[06/08 22:08:36    374s] (I)       ---------------------------------------------------------------------------
[06/08 22:08:36    374s] (I)        1    9 : via1_8                      9 : via1_8                   
[06/08 22:08:36    374s] (I)        2   10 : via2_8                     10 : via2_8                   
[06/08 22:08:36    374s] (I)        3   19 : via3_2                     19 : via3_2                   
[06/08 22:08:36    374s] (I)        4   22 : via4_0                     22 : via4_0                   
[06/08 22:08:36    374s] (I)        5   23 : via5_0                     23 : via5_0                   
[06/08 22:08:36    374s] (I)        6   24 : via6_0                     24 : via6_0                   
[06/08 22:08:36    374s] (I)        7   25 : via7_0                     25 : via7_0                   
[06/08 22:08:36    374s] (I)        8   26 : via8_0                     26 : via8_0                   
[06/08 22:08:36    374s] (I)        9   27 : via9_0                     27 : via9_0                   
[06/08 22:08:36    374s] (I)       ===========================================================================
[06/08 22:08:36    374s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 1321.39 MB )
[06/08 22:08:36    374s] (I)       Num PG vias on layer 2 : 0
[06/08 22:08:36    374s] (I)       Num PG vias on layer 3 : 0
[06/08 22:08:36    374s] (I)       Num PG vias on layer 4 : 0
[06/08 22:08:36    374s] (I)       Num PG vias on layer 5 : 0
[06/08 22:08:36    374s] (I)       Num PG vias on layer 6 : 0
[06/08 22:08:36    374s] (I)       Num PG vias on layer 7 : 0
[06/08 22:08:36    374s] (I)       Num PG vias on layer 8 : 0
[06/08 22:08:36    374s] (I)       Num PG vias on layer 9 : 0
[06/08 22:08:36    374s] (I)       Num PG vias on layer 10 : 0
[06/08 22:08:36    374s] [NR-eGR] Read 2094 PG shapes
[06/08 22:08:36    374s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1321.39 MB )
[06/08 22:08:36    374s] [NR-eGR] #Routing Blockages  : 0
[06/08 22:08:36    374s] [NR-eGR] #Instance Blockages : 0
[06/08 22:08:36    374s] [NR-eGR] #PG Blockages       : 2094
[06/08 22:08:36    374s] [NR-eGR] #Halo Blockages     : 0
[06/08 22:08:36    374s] [NR-eGR] #Boundary Blockages : 0
[06/08 22:08:36    374s] (I)       Design has 0 blackboxes considered as all layer blockages.
[06/08 22:08:36    374s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[06/08 22:08:36    374s] (I)       readDataFromPlaceDB
[06/08 22:08:36    374s] (I)       Read net information..
[06/08 22:08:36    374s] [NR-eGR] Read numTotalNets=734  numIgnoredNets=0
[06/08 22:08:36    374s] (I)       Read testcase time = 0.000 seconds
[06/08 22:08:36    374s] 
[06/08 22:08:36    374s] (I)       early_global_route_priority property id does not exist.
[06/08 22:08:36    374s] (I)       Start initializing grid graph
[06/08 22:08:36    374s] (I)       Early Global GCell Via Threshold calculated based on cut spacing = 
[06/08 22:08:36    374s] (I)       End initializing grid graph
[06/08 22:08:36    374s] (I)       Model blockages into capacity
[06/08 22:08:36    374s] (I)       Read Num Blocks=2094  Num Prerouted Wires=0  Num CS=0
[06/08 22:08:36    374s] (I)       Started Modeling ( Curr Mem: 1321.39 MB )
[06/08 22:08:36    374s] (I)       Layer 1 (V) : #blockages 240 : #preroutes 0
[06/08 22:08:36    374s] (I)       Layer 2 (H) : #blockages 240 : #preroutes 0
[06/08 22:08:36    374s] (I)       Layer 3 (V) : #blockages 240 : #preroutes 0
[06/08 22:08:36    374s] (I)       Layer 4 (H) : #blockages 240 : #preroutes 0
[06/08 22:08:36    374s] (I)       Layer 5 (V) : #blockages 240 : #preroutes 0
[06/08 22:08:36    374s] (I)       Layer 6 (H) : #blockages 240 : #preroutes 0
[06/08 22:08:36    374s] (I)       Layer 7 (V) : #blockages 240 : #preroutes 0
[06/08 22:08:36    374s] (I)       Layer 8 (H) : #blockages 264 : #preroutes 0
[06/08 22:08:36    374s] (I)       Layer 9 (V) : #blockages 150 : #preroutes 0
[06/08 22:08:36    374s] (I)       Finished Modeling ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1321.39 MB )
[06/08 22:08:36    374s] (I)       -- layer congestion ratio --
[06/08 22:08:36    374s] (I)       Layer 1 : 0.100000
[06/08 22:08:36    374s] (I)       Layer 2 : 0.700000
[06/08 22:08:36    374s] (I)       Layer 3 : 0.700000
[06/08 22:08:36    374s] (I)       Layer 4 : 0.700000
[06/08 22:08:36    374s] (I)       Layer 5 : 0.700000
[06/08 22:08:36    374s] (I)       Layer 6 : 0.700000
[06/08 22:08:36    374s] (I)       Layer 7 : 0.700000
[06/08 22:08:36    374s] (I)       Layer 8 : 0.700000
[06/08 22:08:36    374s] (I)       Layer 9 : 0.700000
[06/08 22:08:36    374s] (I)       Layer 10 : 0.700000
[06/08 22:08:36    374s] (I)       ----------------------------
[06/08 22:08:36    374s] (I)       Number of ignored nets = 0
[06/08 22:08:36    374s] (I)       Number of fixed nets = 0.  Ignored: Yes
[06/08 22:08:36    374s] (I)       Number of clock nets = 1.  Ignored: No
[06/08 22:08:36    374s] (I)       Number of analog nets = 0.  Ignored: Yes
[06/08 22:08:36    374s] (I)       Number of special nets = 0.  Ignored: Yes
[06/08 22:08:36    374s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[06/08 22:08:36    374s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[06/08 22:08:36    374s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[06/08 22:08:36    374s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[06/08 22:08:36    374s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[06/08 22:08:36    374s] (I)       Constructing bin map
[06/08 22:08:36    374s] (I)       Initialize bin information with width=5600 height=5600
[06/08 22:08:36    374s] (I)       Done constructing bin map
[06/08 22:08:36    374s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[06/08 22:08:36    374s] (I)       Before initializing Early Global Route syMemory usage = 1321.4 MB
[06/08 22:08:36    374s] (I)       Ndr track 0 does not exist
[06/08 22:08:36    374s] (I)       ---------------------Grid Graph Info--------------------
[06/08 22:08:36    374s] (I)       Routing area        : (0, 0) - (126540, 104720)
[06/08 22:08:36    374s] (I)       Core area           : (20140, 20160) - (106400, 84560)
[06/08 22:08:36    374s] (I)       Site width          :   380  (dbu)
[06/08 22:08:36    374s] (I)       Row height          :  2800  (dbu)
[06/08 22:08:36    374s] (I)       GCell width         :  2800  (dbu)
[06/08 22:08:36    374s] (I)       GCell height        :  2800  (dbu)
[06/08 22:08:36    374s] (I)       Grid                :    45    38    10
[06/08 22:08:36    374s] (I)       Layer numbers       :     1     2     3     4     5     6     7     8     9    10
[06/08 22:08:36    374s] (I)       Vertical capacity   :     0  2800     0  2800     0  2800     0  2800     0  2800
[06/08 22:08:36    374s] (I)       Horizontal capacity :     0     0  2800     0  2800     0  2800     0  2800     0
[06/08 22:08:36    374s] (I)       Default wire width  :   140   140   140   280   280   280   800   800  1600  1600
[06/08 22:08:36    374s] (I)       Default wire space  :   130   140   140   280   280   280   800   800  1600  1600
[06/08 22:08:36    374s] (I)       Default wire pitch  :   270   280   280   560   560   560  1600  1600  3200  3200
[06/08 22:08:36    374s] (I)       Default pitch size  :   270   380   280   560   560   560  1680  1680  3200  3360
[06/08 22:08:36    374s] (I)       First track coord   :     0   190   140   730   700   730  1820  1850  4300  3530
[06/08 22:08:36    374s] (I)       Num tracks per GCell: 10.37  7.37 10.00  5.00  5.00  5.00  1.67  1.67  0.88  0.83
[06/08 22:08:36    374s] (I)       Total num of tracks :     0   333   374   225   186   225    62    74    32    37
[06/08 22:08:36    374s] (I)       Num of masks        :     1     1     1     1     1     1     1     1     1     1
[06/08 22:08:36    374s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0     0     0
[06/08 22:08:36    374s] (I)       --------------------------------------------------------
[06/08 22:08:36    374s] 
[06/08 22:08:36    374s] [NR-eGR] ============ Routing rule table ============
[06/08 22:08:36    374s] [NR-eGR] Rule id: 0  Nets: 734 
[06/08 22:08:36    374s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[06/08 22:08:36    374s] (I)       Pitch:  L1=270  L2=380  L3=280  L4=560  L5=560  L6=560  L7=1680  L8=1680  L9=3200  L10=3360
[06/08 22:08:36    374s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1
[06/08 22:08:36    374s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1
[06/08 22:08:36    374s] [NR-eGR] ========================================
[06/08 22:08:36    374s] [NR-eGR] 
[06/08 22:08:36    374s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[06/08 22:08:36    374s] (I)       blocked tracks on layer2 : = 2592 / 12654 (20.48%)
[06/08 22:08:36    374s] (I)       blocked tracks on layer3 : = 552 / 16830 (3.28%)
[06/08 22:08:36    374s] (I)       blocked tracks on layer4 : = 1896 / 8550 (22.18%)
[06/08 22:08:36    374s] (I)       blocked tracks on layer5 : = 600 / 8370 (7.17%)
[06/08 22:08:36    374s] (I)       blocked tracks on layer6 : = 2112 / 8550 (24.70%)
[06/08 22:08:36    374s] (I)       blocked tracks on layer7 : = 675 / 2790 (24.19%)
[06/08 22:08:36    374s] (I)       blocked tracks on layer8 : = 888 / 2812 (31.58%)
[06/08 22:08:36    374s] (I)       blocked tracks on layer9 : = 982 / 1440 (68.19%)
[06/08 22:08:36    374s] (I)       blocked tracks on layer10 : = 765 / 1406 (54.41%)
[06/08 22:08:36    374s] (I)       After initializing Early Global Route syMemory usage = 1321.4 MB
[06/08 22:08:36    374s] (I)       Finished Loading and Dumping File ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1321.39 MB )
[06/08 22:08:36    374s] (I)       Reset routing kernel
[06/08 22:08:36    374s] (I)       Started Global Routing ( Curr Mem: 1321.39 MB )
[06/08 22:08:36    374s] (I)       ============= Initialization =============
[06/08 22:08:36    374s] (I)       totalPins=2212  totalGlobalPin=2013 (91.00%)
[06/08 22:08:36    374s] (I)       Started Net group 1 ( Curr Mem: 1321.39 MB )
[06/08 22:08:36    374s] (I)       Started Build MST ( Curr Mem: 1321.39 MB )
[06/08 22:08:36    374s] (I)       Generate topology with single threads
[06/08 22:08:36    374s] (I)       Finished Build MST ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1321.39 MB )
[06/08 22:08:36    374s] (I)       total 2D Cap : 56508 = (26808 H, 29700 V)
[06/08 22:08:36    374s] (I)       #blocked areas for congestion spreading : 0
[06/08 22:08:36    374s] [NR-eGR] Layer group 1: route 734 net(s) in layer range [2, 10]
[06/08 22:08:36    374s] (I)       
[06/08 22:08:36    374s] (I)       ============  Phase 1a Route ============
[06/08 22:08:36    374s] (I)       Started Phase 1a ( Curr Mem: 1321.39 MB )
[06/08 22:08:36    374s] (I)       Started Pattern routing ( Curr Mem: 1321.39 MB )
[06/08 22:08:36    374s] (I)       Finished Pattern routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1321.39 MB )
[06/08 22:08:36    374s] (I)       Usage: 4262 = (2347 H, 1915 V) = (8.75% H, 6.45% V) = (3.286e+03um H, 2.681e+03um V)
[06/08 22:08:36    374s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1321.39 MB )
[06/08 22:08:36    374s] (I)       
[06/08 22:08:36    374s] (I)       ============  Phase 1b Route ============
[06/08 22:08:36    374s] (I)       Started Phase 1b ( Curr Mem: 1321.39 MB )
[06/08 22:08:36    374s] (I)       Usage: 4262 = (2347 H, 1915 V) = (8.75% H, 6.45% V) = (3.286e+03um H, 2.681e+03um V)
[06/08 22:08:36    374s] (I)       Overflow of layer group 1: 0.00% H + 0.08% V. EstWL: 5.966800e+03um
[06/08 22:08:36    374s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1321.39 MB )
[06/08 22:08:36    374s] (I)       
[06/08 22:08:36    374s] (I)       ============  Phase 1c Route ============
[06/08 22:08:36    374s] (I)       Started Phase 1c ( Curr Mem: 1321.39 MB )
[06/08 22:08:36    374s] (I)       Usage: 4262 = (2347 H, 1915 V) = (8.75% H, 6.45% V) = (3.286e+03um H, 2.681e+03um V)
[06/08 22:08:36    374s] (I)       Finished Phase 1c ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1321.39 MB )
[06/08 22:08:36    374s] (I)       
[06/08 22:08:36    374s] (I)       ============  Phase 1d Route ============
[06/08 22:08:36    374s] (I)       Started Phase 1d ( Curr Mem: 1321.39 MB )
[06/08 22:08:36    374s] (I)       Usage: 4262 = (2347 H, 1915 V) = (8.75% H, 6.45% V) = (3.286e+03um H, 2.681e+03um V)
[06/08 22:08:36    374s] (I)       Finished Phase 1d ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1321.39 MB )
[06/08 22:08:36    374s] (I)       
[06/08 22:08:36    374s] (I)       ============  Phase 1e Route ============
[06/08 22:08:36    374s] (I)       Started Phase 1e ( Curr Mem: 1321.39 MB )
[06/08 22:08:36    374s] (I)       Started Route legalization ( Curr Mem: 1321.39 MB )
[06/08 22:08:36    374s] (I)       Started Legalize Reach Aware Violations ( Curr Mem: 1321.39 MB )
[06/08 22:08:36    374s] (I)       Finished Legalize Reach Aware Violations ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1321.39 MB )
[06/08 22:08:36    374s] (I)       Finished Route legalization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1321.39 MB )
[06/08 22:08:36    374s] (I)       Usage: 4262 = (2347 H, 1915 V) = (8.75% H, 6.45% V) = (3.286e+03um H, 2.681e+03um V)
[06/08 22:08:36    374s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.08% V. EstWL: 5.966800e+03um
[06/08 22:08:36    374s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1321.39 MB )
[06/08 22:08:36    374s] (I)       Started Layer assignment ( Curr Mem: 1321.39 MB )
[06/08 22:08:36    374s] (I)       Current Layer assignment [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1321.39 MB )
[06/08 22:08:36    374s] (I)       Running layer assignment with 1 threads
[06/08 22:08:36    374s] (I)       Finished Layer assignment ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1321.39 MB )
[06/08 22:08:36    374s] (I)       Finished Net group 1 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1321.39 MB )
[06/08 22:08:36    374s] (I)       
[06/08 22:08:36    374s] (I)       ============  Phase 1l Route ============
[06/08 22:08:36    374s] (I)       Started Phase 1l ( Curr Mem: 1321.39 MB )
[06/08 22:08:36    374s] (I)       Finished Phase 1l ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1321.39 MB )
[06/08 22:08:36    374s] (I)       
[06/08 22:08:36    374s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[06/08 22:08:36    374s] [NR-eGR]                        OverCon            
[06/08 22:08:36    374s] [NR-eGR]                         #Gcell     %Gcell
[06/08 22:08:36    374s] [NR-eGR]       Layer                (2)    OverCon 
[06/08 22:08:36    374s] [NR-eGR] ----------------------------------------------
[06/08 22:08:36    374s] [NR-eGR]  metal1  (1)         0( 0.00%)   ( 0.00%) 
[06/08 22:08:36    374s] [NR-eGR]  metal2  (2)         6( 0.36%)   ( 0.36%) 
[06/08 22:08:36    374s] [NR-eGR]  metal3  (3)         2( 0.12%)   ( 0.12%) 
[06/08 22:08:36    374s] [NR-eGR]  metal4  (4)         2( 0.12%)   ( 0.12%) 
[06/08 22:08:36    374s] [NR-eGR]  metal5  (5)         0( 0.00%)   ( 0.00%) 
[06/08 22:08:36    374s] [NR-eGR]  metal6  (6)         0( 0.00%)   ( 0.00%) 
[06/08 22:08:36    374s] [NR-eGR]  metal7  (7)         0( 0.00%)   ( 0.00%) 
[06/08 22:08:36    374s] [NR-eGR]  metal8  (8)         0( 0.00%)   ( 0.00%) 
[06/08 22:08:36    374s] [NR-eGR]  metal9  (9)         0( 0.00%)   ( 0.00%) 
[06/08 22:08:36    374s] [NR-eGR] metal10 (10)         0( 0.00%)   ( 0.00%) 
[06/08 22:08:36    374s] [NR-eGR] ----------------------------------------------
[06/08 22:08:36    374s] [NR-eGR] Total               10( 0.08%)   ( 0.08%) 
[06/08 22:08:36    374s] [NR-eGR] 
[06/08 22:08:36    374s] (I)       Finished Global Routing ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1321.39 MB )
[06/08 22:08:36    374s] (I)       total 2D Cap : 57072 = (26893 H, 30179 V)
[06/08 22:08:36    374s] [NR-eGR] Overflow after Early Global Route (GR compatible) 0.06% H + 0.00% V
[06/08 22:08:36    374s] [NR-eGR] Overflow after Early Global Route 0.06% H + 0.00% V
[06/08 22:08:36    374s] (I)       ============= track Assignment ============
[06/08 22:08:36    374s] (I)       Started Extract Global 3D Wires ( Curr Mem: 1321.39 MB )
[06/08 22:08:36    374s] (I)       Finished Extract Global 3D Wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1321.39 MB )
[06/08 22:08:36    374s] (I)       Started Track Assignment ( Curr Mem: 1321.39 MB )
[06/08 22:08:36    374s] (I)       Initialize Track Assignment ( max pin layer : 11 )
[06/08 22:08:36    374s] (I)       Running track assignment with 1 threads
[06/08 22:08:36    374s] (I)       Current Track Assignment [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1321.39 MB )
[06/08 22:08:36    374s] (I)       Run Multi-thread track assignment
[06/08 22:08:36    374s] (I)       Finished Track Assignment ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1321.39 MB )
[06/08 22:08:36    374s] [NR-eGR] Started Export DB wires ( Curr Mem: 1321.39 MB )
[06/08 22:08:36    374s] [NR-eGR] Started Export all nets ( Curr Mem: 1321.39 MB )
[06/08 22:08:36    374s] [NR-eGR] Finished Export all nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1321.39 MB )
[06/08 22:08:36    374s] [NR-eGR] Started Set wire vias ( Curr Mem: 1321.39 MB )
[06/08 22:08:36    374s] [NR-eGR] Finished Set wire vias ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1321.39 MB )
[06/08 22:08:36    374s] [NR-eGR] Finished Export DB wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1321.39 MB )
[06/08 22:08:36    374s] [NR-eGR] --------------------------------------------------------------------------
[06/08 22:08:36    374s] [NR-eGR] metal1  (1F) length: 0.000000e+00um, number of vias: 2212
[06/08 22:08:36    374s] [NR-eGR] metal2  (2V) length: 1.482830e+03um, number of vias: 2624
[06/08 22:08:36    374s] [NR-eGR] metal3  (3H) length: 3.043450e+03um, number of vias: 737
[06/08 22:08:36    374s] [NR-eGR] metal4  (4V) length: 1.214230e+03um, number of vias: 73
[06/08 22:08:36    374s] [NR-eGR] metal5  (5H) length: 4.630350e+02um, number of vias: 71
[06/08 22:08:36    374s] [NR-eGR] metal6  (6V) length: 3.866400e+02um, number of vias: 0
[06/08 22:08:36    374s] [NR-eGR] metal7  (7H) length: 0.000000e+00um, number of vias: 0
[06/08 22:08:36    374s] [NR-eGR] metal8  (8V) length: 0.000000e+00um, number of vias: 0
[06/08 22:08:36    374s] [NR-eGR] metal9  (9H) length: 0.000000e+00um, number of vias: 0
[06/08 22:08:36    374s] [NR-eGR] metal10 (10V) length: 0.000000e+00um, number of vias: 0
[06/08 22:08:36    374s] [NR-eGR] Total length: 6.590185e+03um, number of vias: 5717
[06/08 22:08:36    374s] [NR-eGR] --------------------------------------------------------------------------
[06/08 22:08:36    374s] [NR-eGR] Total eGR-routed clock nets wire length: 1.562500e+02um 
[06/08 22:08:36    374s] [NR-eGR] --------------------------------------------------------------------------
[06/08 22:08:36    374s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1321.39 MB )
[06/08 22:08:36    374s] Extraction called for design 'tile_pe' of instances=624 and nets=736 using extraction engine 'preRoute' .
[06/08 22:08:36    374s] PreRoute RC Extraction called for design tile_pe.
[06/08 22:08:36    374s] RC Extraction called in multi-corner(1) mode.
[06/08 22:08:36    374s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[06/08 22:08:36    374s] Type 'man IMPEXT-6197' for more detail.
[06/08 22:08:36    374s] RCMode: PreRoute
[06/08 22:08:36    374s]       RC Corner Indexes            0   
[06/08 22:08:36    374s] Capacitance Scaling Factor   : 1.00000 
[06/08 22:08:36    374s] Resistance Scaling Factor    : 1.00000 
[06/08 22:08:36    374s] Clock Cap. Scaling Factor    : 1.00000 
[06/08 22:08:36    374s] Clock Res. Scaling Factor    : 1.00000 
[06/08 22:08:36    374s] Shrink Factor                : 1.00000
[06/08 22:08:36    374s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[06/08 22:08:36    374s] LayerId::1 widthSet size::1
[06/08 22:08:36    374s] LayerId::2 widthSet size::1
[06/08 22:08:36    374s] LayerId::3 widthSet size::1
[06/08 22:08:36    374s] LayerId::4 widthSet size::1
[06/08 22:08:36    374s] LayerId::5 widthSet size::1
[06/08 22:08:36    374s] LayerId::6 widthSet size::1
[06/08 22:08:36    374s] LayerId::7 widthSet size::1
[06/08 22:08:36    374s] LayerId::8 widthSet size::1
[06/08 22:08:36    374s] LayerId::9 widthSet size::1
[06/08 22:08:36    374s] LayerId::10 widthSet size::1
[06/08 22:08:36    374s] Updating RC grid for preRoute extraction ...
[06/08 22:08:36    374s] Initializing multi-corner resistance tables ...
[06/08 22:08:36    374s] {RT default_rc_corner 0 10 10 {4 1} {7 0} {9 0} 3}
[06/08 22:08:36    374s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.274638 ; uaWl: 1.000000 ; uaWlH: 0.313179 ; aWlH: 0.000000 ; Pmax: 0.856300 ; wcR: 0.535700 ; newSi: 0.095200 ; pMod: 80 ; 
[06/08 22:08:36    374s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1321.395M)
[06/08 22:08:36    374s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1321.4M
[06/08 22:08:36    374s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1321.4M
[06/08 22:08:36    374s] Fast DP-INIT is on for default
[06/08 22:08:36    374s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.010, REAL:0.005, MEM:1321.4M
[06/08 22:08:36    374s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.005, MEM:1321.4M
[06/08 22:08:36    374s] Starting delay calculation for Setup views
[06/08 22:08:36    374s] #################################################################################
[06/08 22:08:36    374s] # Design Stage: PreRoute
[06/08 22:08:36    374s] # Design Name: tile_pe
[06/08 22:08:36    374s] # Design Mode: 45nm
[06/08 22:08:36    374s] # Analysis Mode: MMMC Non-OCV 
[06/08 22:08:36    374s] # Parasitics Mode: No SPEF/RCDB
[06/08 22:08:36    374s] # Signoff Settings: SI Off 
[06/08 22:08:36    374s] #################################################################################
[06/08 22:08:36    374s] Calculate delays in BcWc mode...
[06/08 22:08:36    374s] Topological Sorting (REAL = 0:00:00.0, MEM = 1327.4M, InitMEM = 1327.4M)
[06/08 22:08:36    374s] Start delay calculation (fullDC) (1 T). (MEM=1327.42)
[06/08 22:08:36    374s] End AAE Lib Interpolated Model. (MEM=1343.62 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[06/08 22:08:36    374s] Total number of fetched objects 767
[06/08 22:08:36    374s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[06/08 22:08:36    374s] End delay calculation. (MEM=1359.31 CPU=0:00:00.1 REAL=0:00:00.0)
[06/08 22:08:36    374s] End delay calculation (fullDC). (MEM=1359.31 CPU=0:00:00.1 REAL=0:00:00.0)
[06/08 22:08:36    374s] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 1359.3M) ***
[06/08 22:08:36    374s] *** Done Building Timing Graph (cpu=0:00:00.1 real=0:00:00.0 totSessionCpu=0:06:14 mem=1359.3M)
[06/08 22:08:36    374s] 
------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 worst 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -0.017  |
|           TNS (ns):| -0.387  |
|    Violating Paths:|   31    |
|          All Paths:|   136   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 68.148%
------------------------------------------------------------
**optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 1114.6M, totSessionCpu=0:06:14 **
[06/08 22:08:36    374s] ** INFO : this run is activating medium effort placeOptDesign flow
[06/08 22:08:36    374s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[06/08 22:08:36    374s] ### Creating PhyDesignMc. totSessionCpu=0:06:14 mem=1329.6M
[06/08 22:08:36    374s] OPERPROF: Starting DPlace-Init at level 1, MEM:1329.6M
[06/08 22:08:36    374s] #spOpts: N=45 minPadR=1.1 mergeVia=F 
[06/08 22:08:36    374s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1329.6M
[06/08 22:08:36    374s] OPERPROF:     Starting CMU at level 3, MEM:1329.6M
[06/08 22:08:36    374s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:1329.6M
[06/08 22:08:36    374s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.000, REAL:0.003, MEM:1329.6M
[06/08 22:08:36    374s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1329.6MB).
[06/08 22:08:36    374s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.000, REAL:0.004, MEM:1329.6M
[06/08 22:08:36    374s] TotalInstCnt at PhyDesignMc Initialization: 624
[06/08 22:08:36    374s] ### Creating PhyDesignMc, finished. totSessionCpu=0:06:14 mem=1329.6M
[06/08 22:08:36    374s] TotalInstCnt at PhyDesignMc Destruction: 624
[06/08 22:08:36    374s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[06/08 22:08:36    374s] ### Creating PhyDesignMc. totSessionCpu=0:06:14 mem=1329.6M
[06/08 22:08:36    374s] OPERPROF: Starting DPlace-Init at level 1, MEM:1329.6M
[06/08 22:08:36    374s] #spOpts: N=45 minPadR=1.1 mergeVia=F 
[06/08 22:08:36    374s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1329.6M
[06/08 22:08:36    374s] OPERPROF:     Starting CMU at level 3, MEM:1329.6M
[06/08 22:08:36    374s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:1329.6M
[06/08 22:08:36    374s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.000, REAL:0.003, MEM:1329.6M
[06/08 22:08:36    374s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1329.6MB).
[06/08 22:08:36    374s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.000, REAL:0.004, MEM:1329.6M
[06/08 22:08:36    374s] TotalInstCnt at PhyDesignMc Initialization: 624
[06/08 22:08:36    374s] ### Creating PhyDesignMc, finished. totSessionCpu=0:06:14 mem=1329.6M
[06/08 22:08:36    374s] TotalInstCnt at PhyDesignMc Destruction: 624
[06/08 22:08:36    374s] *** Starting optimizing excluded clock nets MEM= 1329.6M) ***
[06/08 22:08:36    374s] *info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1329.6M) ***
[06/08 22:08:36    374s] The useful skew maximum allowed delay set by user is: 1
[06/08 22:08:36    374s] Deleting Lib Analyzer.
[06/08 22:08:36    374s] Info: 1 clock net  excluded from IPO operation.
[06/08 22:08:36    374s] ### Creating LA Mngr. totSessionCpu=0:06:14 mem=1329.6M
[06/08 22:08:36    374s] ### Creating LA Mngr, finished. totSessionCpu=0:06:14 mem=1329.6M
[06/08 22:08:36    374s] Tech dependent Parameter, Build TLibAnalyzer for: SkipAdjustMaxLocalDensityReclaim
[06/08 22:08:36    374s] *** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:06:14.3/2:07:17.3 (0.0), mem = 1329.6M
[06/08 22:08:36    374s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.11176.15
[06/08 22:08:36    374s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[06/08 22:08:36    374s] ### Creating PhyDesignMc. totSessionCpu=0:06:14 mem=1337.6M
[06/08 22:08:36    374s] OPERPROF: Starting DPlace-Init at level 1, MEM:1337.6M
[06/08 22:08:36    374s] #spOpts: N=45 minPadR=1.1 mergeVia=F 
[06/08 22:08:36    374s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1337.6M
[06/08 22:08:36    374s] OPERPROF:     Starting CMU at level 3, MEM:1337.6M
[06/08 22:08:36    374s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:1337.6M
[06/08 22:08:36    374s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.000, REAL:0.003, MEM:1337.6M
[06/08 22:08:36    374s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1337.6MB).
[06/08 22:08:36    374s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.000, REAL:0.004, MEM:1337.6M
[06/08 22:08:36    374s] TotalInstCnt at PhyDesignMc Initialization: 624
[06/08 22:08:36    374s] ### Creating PhyDesignMc, finished. totSessionCpu=0:06:14 mem=1337.6M
[06/08 22:08:36    374s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:08:36    374s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:08:36    374s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:08:36    374s] 
[06/08 22:08:36    374s] Creating Lib Analyzer ...
[06/08 22:08:36    374s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:08:36    374s] Total number of usable buffers from Lib Analyzer: 9 ( CLKBUF_X1 BUF_X1 CLKBUF_X2 BUF_X2 CLKBUF_X3 BUF_X4 BUF_X8 BUF_X16 BUF_X32)
[06/08 22:08:36    374s] Total number of usable inverters from Lib Analyzer: 6 ( INV_X1 INV_X2 INV_X4 INV_X8 INV_X16 INV_X32)
[06/08 22:08:36    374s] Total number of usable delay cells from Lib Analyzer: 0 ()
[06/08 22:08:36    374s] 
[06/08 22:08:36    374s] {RT default_rc_corner 0 10 10 {4 1} {7 0} {9 0} 3}
[06/08 22:08:36    374s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:06:15 mem=1500.5M
[06/08 22:08:36    374s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:06:15 mem=1500.5M
[06/08 22:08:36    374s] Creating Lib Analyzer, finished. 
[06/08 22:08:36    374s] 
[06/08 22:08:36    374s] #optDebug: {2, 1.000, 0.8500} {3, 0.503, 0.8500} {4, 0.503, 0.8500} {4, 0.503, 0.8500} {4, 0.503, 0.8500} {7, 0.130, 0.5393} {8, 0.043, 0.4444} {9, 0.043, 0.4444} {10, 0.022, 0.4220} 
[06/08 22:08:36    374s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1519.5M
[06/08 22:08:36    374s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:1519.5M
[06/08 22:08:36    374s] 
[06/08 22:08:36    374s] Netlist preparation processing... 
[06/08 22:08:36    374s] Removed 0 instance
[06/08 22:08:36    374s] *info: Marking 0 isolation instances dont touch
[06/08 22:08:36    374s] *info: Marking 0 level shifter instances dont touch
[06/08 22:08:36    374s] TotalInstCnt at PhyDesignMc Destruction: 624
[06/08 22:08:36    374s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.11176.15
[06/08 22:08:36    374s] *** AreaOpt [finish] : cpu/real = 0:00:00.6/0:00:00.6 (1.0), totSession cpu/real = 0:06:14.9/2:07:17.9 (0.0), mem = 1500.5M
[06/08 22:08:36    374s] 
[06/08 22:08:36    374s] =============================================================================================
[06/08 22:08:36    374s]  Step TAT Report for SimplifyNetlist #2
[06/08 22:08:36    374s] =============================================================================================
[06/08 22:08:36    374s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[06/08 22:08:36    374s] ---------------------------------------------------------------------------------------------
[06/08 22:08:36    374s] [ LibAnalyzerInit        ]      1   0:00:00.2  (  37.0 % )     0:00:00.2 /  0:00:00.2    1.0
[06/08 22:08:36    374s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[06/08 22:08:36    374s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   1.1 % )     0:00:00.0 /  0:00:00.0    0.0
[06/08 22:08:36    374s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.6 % )     0:00:00.2 /  0:00:00.2    1.0
[06/08 22:08:36    374s] [ SteinerInterfaceInit   ]      1   0:00:00.1  (  11.8 % )     0:00:00.1 /  0:00:00.1    1.0
[06/08 22:08:36    374s] [ PostCommitDelayCalc    ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[06/08 22:08:36    374s] [ MISC                   ]          0:00:00.3  (  49.5 % )     0:00:00.3 /  0:00:00.3    1.0
[06/08 22:08:36    374s] ---------------------------------------------------------------------------------------------
[06/08 22:08:36    374s]  SimplifyNetlist #2 TOTAL           0:00:00.6  ( 100.0 % )     0:00:00.6 /  0:00:00.6    1.0
[06/08 22:08:36    374s] ---------------------------------------------------------------------------------------------
[06/08 22:08:36    374s] 
[06/08 22:08:36    374s] Deleting Lib Analyzer.
[06/08 22:08:36    374s] GigaOpt Checkpoint: Internal reclaim -numThreads 1 -preCTS -doRemoveUselessTerm -tgtSlackMult 3 -noRouteTypeResizePolish -noViewPrune -force -dontUseCTELevelCommit -weedwhack -nonLegal -nativePathGroupFlow
[06/08 22:08:36    374s] Info: 1 clock net  excluded from IPO operation.
[06/08 22:08:36    374s] ### Creating LA Mngr. totSessionCpu=0:06:15 mem=1419.5M
[06/08 22:08:36    374s] ### Creating LA Mngr, finished. totSessionCpu=0:06:15 mem=1419.5M
[06/08 22:08:36    374s] Tech dependent Parameter, Build TLibAnalyzer for: SkipAdjustMaxLocalDensityReclaim
[06/08 22:08:36    374s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[06/08 22:08:36    374s] ### Creating PhyDesignMc. totSessionCpu=0:06:15 mem=1438.5M
[06/08 22:08:36    374s] OPERPROF: Starting DPlace-Init at level 1, MEM:1438.5M
[06/08 22:08:36    374s] #spOpts: N=45 minPadR=1.1 mergeVia=F 
[06/08 22:08:36    374s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1438.5M
[06/08 22:08:36    374s] OPERPROF:     Starting CMU at level 3, MEM:1438.5M
[06/08 22:08:36    374s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:1438.5M
[06/08 22:08:36    374s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.000, REAL:0.003, MEM:1438.5M
[06/08 22:08:36    374s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1438.5MB).
[06/08 22:08:36    374s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.000, REAL:0.004, MEM:1438.5M
[06/08 22:08:36    374s] TotalInstCnt at PhyDesignMc Initialization: 624
[06/08 22:08:36    374s] ### Creating PhyDesignMc, finished. totSessionCpu=0:06:15 mem=1438.5M
[06/08 22:08:36    374s] Begin: Area Reclaim Optimization
[06/08 22:08:36    374s] 
[06/08 22:08:36    374s] Creating Lib Analyzer ...
[06/08 22:08:36    374s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:08:36    374s] Total number of usable buffers from Lib Analyzer: 9 ( CLKBUF_X1 BUF_X1 CLKBUF_X2 BUF_X2 CLKBUF_X3 BUF_X4 BUF_X8 BUF_X16 BUF_X32)
[06/08 22:08:36    374s] Total number of usable inverters from Lib Analyzer: 6 ( INV_X1 INV_X2 INV_X4 INV_X8 INV_X16 INV_X32)
[06/08 22:08:36    374s] Total number of usable delay cells from Lib Analyzer: 0 ()
[06/08 22:08:36    374s] 
[06/08 22:08:36    374s] {RT default_rc_corner 0 10 10 {4 1} {7 0} {9 0} 3}
[06/08 22:08:37    375s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:06:15 mem=1438.5M
[06/08 22:08:37    375s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:06:15 mem=1438.5M
[06/08 22:08:37    375s] Creating Lib Analyzer, finished. 
[06/08 22:08:37    375s] *** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:06:15.1/2:07:18.1 (0.0), mem = 1438.5M
[06/08 22:08:37    375s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.11176.16
[06/08 22:08:37    375s] 
[06/08 22:08:37    375s] #optDebug: {2, 1.000, 0.8500} {3, 0.503, 0.8500} {4, 0.503, 0.8500} {4, 0.503, 0.8500} {4, 0.503, 0.8500} {7, 0.130, 0.5393} {8, 0.043, 0.4444} {9, 0.043, 0.4444} {10, 0.022, 0.4220} 
[06/08 22:08:37    375s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1438.5M
[06/08 22:08:37    375s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:1438.5M
[06/08 22:08:37    375s] Reclaim Optimization WNS Slack -0.017  TNS Slack -0.387 Density 68.15
[06/08 22:08:37    375s] +----------+---------+--------+--------+------------+--------+
[06/08 22:08:37    375s] | Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[06/08 22:08:37    375s] +----------+---------+--------+--------+------------+--------+
[06/08 22:08:37    375s] |    68.15%|        -|  -0.017|  -0.387|   0:00:00.0| 1438.5M|
[06/08 22:08:37    375s] Info: 1 clock net  excluded from IPO operation.
[06/08 22:08:37    375s] |    68.15%|        0|  -0.017|  -0.387|   0:00:00.0| 1457.6M|
[06/08 22:08:37    375s] #optDebug: <stH: 1.4000 MiSeL: 36.8535>
[06/08 22:08:37    375s] |    68.15%|        0|  -0.017|  -0.387|   0:00:00.0| 1458.8M|
[06/08 22:08:37    375s] |    68.15%|        0|  -0.017|  -0.387|   0:00:00.0| 1458.8M|
[06/08 22:08:37    375s] +----------+---------+--------+--------+------------+--------+
[06/08 22:08:37    375s] Reclaim Optimization End WNS Slack -0.017  TNS Slack -0.387 Density 68.15
[06/08 22:08:37    375s] 
[06/08 22:08:37    375s] ** Summary: Restruct = 0 Buffer Deletion = 0 Declone = 0 Resize = 0 **
[06/08 22:08:37    375s] --------------------------------------------------------------
[06/08 22:08:37    375s] |                                   | Total     | Sequential |
[06/08 22:08:37    375s] --------------------------------------------------------------
[06/08 22:08:37    375s] | Num insts resized                 |       0  |       0    |
[06/08 22:08:37    375s] | Num insts undone                  |       0  |       0    |
[06/08 22:08:37    375s] | Num insts Downsized               |       0  |       0    |
[06/08 22:08:37    375s] | Num insts Samesized               |       0  |       0    |
[06/08 22:08:37    375s] | Num insts Upsized                 |       0  |       0    |
[06/08 22:08:37    375s] | Num multiple commits+uncommits    |       0  |       -    |
[06/08 22:08:37    375s] --------------------------------------------------------------
[06/08 22:08:37    375s] Bottom Preferred Layer:
[06/08 22:08:37    375s]     None
[06/08 22:08:37    375s] Via Pillar Rule:
[06/08 22:08:37    375s]     None
[06/08 22:08:37    375s] End: Core Area Reclaim Optimization (cpu = 0:00:00.6) (real = 0:00:01.0) **
[06/08 22:08:37    375s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.11176.16
[06/08 22:08:37    375s] *** AreaOpt [finish] : cpu/real = 0:00:00.3/0:00:00.4 (1.0), totSession cpu/real = 0:06:15.5/2:07:18.5 (0.0), mem = 1458.8M
[06/08 22:08:37    375s] 
[06/08 22:08:37    375s] =============================================================================================
[06/08 22:08:37    375s]  Step TAT Report for AreaOpt #4
[06/08 22:08:37    375s] =============================================================================================
[06/08 22:08:37    375s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[06/08 22:08:37    375s] ---------------------------------------------------------------------------------------------
[06/08 22:08:37    375s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.0
[06/08 22:08:37    375s] [ LibAnalyzerInit        ]      1   0:00:00.2  (  38.2 % )     0:00:00.2 /  0:00:00.2    1.0
[06/08 22:08:37    375s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[06/08 22:08:37    375s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[06/08 22:08:37    375s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[06/08 22:08:37    375s] [ OptSingleIteration     ]      3   0:00:00.0  (   1.1 % )     0:00:00.1 /  0:00:00.1    0.9
[06/08 22:08:37    375s] [ OptGetWeight           ]     72   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[06/08 22:08:37    375s] [ OptEval                ]     72   0:00:00.1  (  11.5 % )     0:00:00.1 /  0:00:00.1    0.9
[06/08 22:08:37    375s] [ OptCommit              ]     72   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[06/08 22:08:37    375s] [ PostCommitDelayCalc    ]     72   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[06/08 22:08:37    375s] [ MISC                   ]          0:00:00.3  (  47.8 % )     0:00:00.3 /  0:00:00.3    1.0
[06/08 22:08:37    375s] ---------------------------------------------------------------------------------------------
[06/08 22:08:37    375s]  AreaOpt #4 TOTAL                   0:00:00.6  ( 100.0 % )     0:00:00.6 /  0:00:00.6    1.0
[06/08 22:08:37    375s] ---------------------------------------------------------------------------------------------
[06/08 22:08:37    375s] 
[06/08 22:08:37    375s] Executing incremental physical updates
[06/08 22:08:37    375s] Executing incremental physical updates
[06/08 22:08:37    375s] TotalInstCnt at PhyDesignMc Destruction: 624
[06/08 22:08:37    375s] End: Area Reclaim Optimization (cpu=0:00:01, real=0:00:01, mem=1418.68M, totSessionCpu=0:06:15).
[06/08 22:08:37    375s] 
[06/08 22:08:37    375s] Active setup views:
[06/08 22:08:37    375s]  worst
[06/08 22:08:37    375s]   Dominating endpoints: 0
[06/08 22:08:37    375s]   Dominating TNS: -0.000
[06/08 22:08:37    375s] 
[06/08 22:08:37    375s] Deleting Lib Analyzer.
[06/08 22:08:37    375s] Begin: GigaOpt Global Optimization
[06/08 22:08:37    375s] *info: use new DP (enabled)
[06/08 22:08:37    375s] GigaOpt Checkpoint: Internal globalOpt -maxLocalDensity 1.2 -numThreads 1 -preCTS -rebufferAll -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -enableHighLayerOpt -maxIter 50 -maxIterForLEPG 50
[06/08 22:08:37    375s] Info: 1 clock net  excluded from IPO operation.
[06/08 22:08:37    375s] *** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:06:15.5/2:07:18.5 (0.0), mem = 1418.7M
[06/08 22:08:37    375s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.11176.17
[06/08 22:08:37    375s] PhyDesignGrid: maxLocalDensity 1.20, TinyGridDensity 1000.00 TinyGridSize 10.0
[06/08 22:08:37    375s] ### Creating PhyDesignMc. totSessionCpu=0:06:15 mem=1418.7M
[06/08 22:08:37    375s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[06/08 22:08:37    375s] OPERPROF: Starting DPlace-Init at level 1, MEM:1418.7M
[06/08 22:08:37    375s] #spOpts: N=45 minPadR=1.1 mergeVia=F 
[06/08 22:08:37    375s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1418.7M
[06/08 22:08:37    375s] OPERPROF:     Starting CMU at level 3, MEM:1418.7M
[06/08 22:08:37    375s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:1418.7M
[06/08 22:08:37    375s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.000, REAL:0.003, MEM:1418.7M
[06/08 22:08:37    375s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1418.7MB).
[06/08 22:08:37    375s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.000, REAL:0.004, MEM:1418.7M
[06/08 22:08:37    375s] TotalInstCnt at PhyDesignMc Initialization: 624
[06/08 22:08:37    375s] ### Creating PhyDesignMc, finished. totSessionCpu=0:06:15 mem=1418.7M
[06/08 22:08:37    375s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:08:37    375s] 
[06/08 22:08:37    375s] Creating Lib Analyzer ...
[06/08 22:08:37    375s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:08:37    375s] Total number of usable buffers from Lib Analyzer: 9 ( CLKBUF_X1 BUF_X1 CLKBUF_X2 BUF_X2 CLKBUF_X3 BUF_X4 BUF_X8 BUF_X16 BUF_X32)
[06/08 22:08:37    375s] Total number of usable inverters from Lib Analyzer: 6 ( INV_X1 INV_X2 INV_X4 INV_X8 INV_X16 INV_X32)
[06/08 22:08:37    375s] Total number of usable delay cells from Lib Analyzer: 0 ()
[06/08 22:08:37    375s] 
[06/08 22:08:37    375s] {RT default_rc_corner 0 10 10 {4 1} {7 0} {9 0} 3}
[06/08 22:08:37    375s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:06:16 mem=1420.7M
[06/08 22:08:37    375s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:06:16 mem=1420.7M
[06/08 22:08:37    375s] Creating Lib Analyzer, finished. 
[06/08 22:08:37    375s] 
[06/08 22:08:37    375s] #optDebug: {2, 1.000, 0.8500} {3, 0.503, 0.8500} {4, 0.503, 0.8500} {4, 0.503, 0.8500} {4, 0.503, 0.8500} {7, 0.130, 0.5393} {8, 0.043, 0.4444} {9, 0.043, 0.4444} {10, 0.022, 0.4220} 
[06/08 22:08:39    377s] *info: 1 clock net excluded
[06/08 22:08:39    377s] *info: 2 special nets excluded.
[06/08 22:08:39    377s] *info: 2 no-driver nets excluded.
[06/08 22:08:40    378s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1439.8M
[06/08 22:08:40    378s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:1439.8M
[06/08 22:08:40    378s] ** GigaOpt Global Opt WNS Slack -0.017  TNS Slack -0.387 
[06/08 22:08:40    378s] +--------+--------+----------+------------+--------+----------+---------+------------------------+
[06/08 22:08:40    378s] |  WNS   |  TNS   | Density  |    Real    |  Mem   |Worst View|Pathgroup|       End Point        |
[06/08 22:08:40    378s] +--------+--------+----------+------------+--------+----------+---------+------------------------+
[06/08 22:08:40    378s] |  -0.017|  -0.387|    68.15%|   0:00:00.0| 1439.8M|     worst|  default| acc_reg_out_reg[4]/D   |
[06/08 22:08:40    378s] |  -0.017|  -0.387|    68.24%|   0:00:00.0| 1485.1M|     worst|  default| acc_reg_out_reg[4]/D   |
[06/08 22:08:40    378s] |   0.000|   0.000|    68.32%|   0:00:00.0| 1485.1M|        NA|       NA| NA                     |
[06/08 22:08:40    378s] +--------+--------+----------+------------+--------+----------+---------+------------------------+
[06/08 22:08:40    378s] 
[06/08 22:08:40    378s] *** Finish pre-CTS Global Setup Fixing (cpu=0:00:00.1 real=0:00:00.0 mem=1485.1M) ***
[06/08 22:08:40    378s] 
[06/08 22:08:40    378s] *** Finish pre-CTS Setup Fixing (cpu=0:00:00.1 real=0:00:00.0 mem=1485.1M) ***
[06/08 22:08:40    378s] Bottom Preferred Layer:
[06/08 22:08:40    378s]     None
[06/08 22:08:40    378s] Via Pillar Rule:
[06/08 22:08:40    378s]     None
[06/08 22:08:40    378s] ** GigaOpt Global Opt End WNS Slack 0.000  TNS Slack 0.000 
[06/08 22:08:40    378s] TotalInstCnt at PhyDesignMc Destruction: 625
[06/08 22:08:40    378s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.11176.17
[06/08 22:08:40    378s] *** SetupOpt [finish] : cpu/real = 0:00:02.9/0:00:03.0 (1.0), totSession cpu/real = 0:06:18.4/2:07:21.4 (0.0), mem = 1466.0M
[06/08 22:08:40    378s] 
[06/08 22:08:40    378s] =============================================================================================
[06/08 22:08:40    378s]  Step TAT Report for GlobalOpt #3
[06/08 22:08:40    378s] =============================================================================================
[06/08 22:08:40    378s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[06/08 22:08:40    378s] ---------------------------------------------------------------------------------------------
[06/08 22:08:40    378s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[06/08 22:08:40    378s] [ LibAnalyzerInit        ]      1   0:00:00.2  (   7.1 % )     0:00:00.2 /  0:00:00.2    1.0
[06/08 22:08:40    378s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[06/08 22:08:40    378s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[06/08 22:08:40    378s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.1 % )     0:00:00.2 /  0:00:00.2    1.0
[06/08 22:08:40    378s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[06/08 22:08:40    378s] [ TransformInit          ]      1   0:00:02.6  (  89.6 % )     0:00:02.6 /  0:00:02.6    1.0
[06/08 22:08:40    378s] [ OptSingleIteration     ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    1.0
[06/08 22:08:40    378s] [ OptGetWeight           ]      2   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[06/08 22:08:40    378s] [ OptEval                ]      2   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    1.4
[06/08 22:08:40    378s] [ OptCommit              ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[06/08 22:08:40    378s] [ IncrTimingUpdate       ]      2   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    2.0
[06/08 22:08:40    378s] [ PostCommitDelayCalc    ]      2   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    1.4
[06/08 22:08:40    378s] [ SetupOptGetWorkingSet  ]      2   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[06/08 22:08:40    378s] [ SetupOptGetActiveNode  ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[06/08 22:08:40    378s] [ SetupOptSlackGraph     ]      2   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[06/08 22:08:40    378s] [ MISC                   ]          0:00:00.0  (   1.4 % )     0:00:00.0 /  0:00:00.0    0.9
[06/08 22:08:40    378s] ---------------------------------------------------------------------------------------------
[06/08 22:08:40    378s]  GlobalOpt #3 TOTAL                 0:00:03.0  ( 100.0 % )     0:00:03.0 /  0:00:02.9    1.0
[06/08 22:08:40    378s] ---------------------------------------------------------------------------------------------
[06/08 22:08:40    378s] 
[06/08 22:08:40    378s] End: GigaOpt Global Optimization
[06/08 22:08:40    378s] *** Timing Is met
[06/08 22:08:40    378s] *** Check timing (0:00:00.0)
[06/08 22:08:40    378s] Deleting Lib Analyzer.
[06/08 22:08:40    378s] GigaOpt Checkpoint: Internal reclaim -numThreads 1 -preCTS -force -doRemoveUselessTerm -tgtSlackMult 3 -routeType -noRouteTypeResizePolish -noViewPrune -weedwhack -nonLegal -nativePathGroupFlow
[06/08 22:08:40    378s] Info: 1 clock net  excluded from IPO operation.
[06/08 22:08:40    378s] ### Creating LA Mngr. totSessionCpu=0:06:18 mem=1422.0M
[06/08 22:08:40    378s] ### Creating LA Mngr, finished. totSessionCpu=0:06:18 mem=1422.0M
[06/08 22:08:40    378s] Tech dependent Parameter, Build TLibAnalyzer for: SkipAdjustMaxLocalDensityReclaim
[06/08 22:08:40    378s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[06/08 22:08:40    378s] ### Creating PhyDesignMc. totSessionCpu=0:06:18 mem=1441.1M
[06/08 22:08:40    378s] OPERPROF: Starting DPlace-Init at level 1, MEM:1441.1M
[06/08 22:08:40    378s] #spOpts: N=45 minPadR=1.1 mergeVia=F 
[06/08 22:08:40    378s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1441.1M
[06/08 22:08:40    378s] OPERPROF:     Starting CMU at level 3, MEM:1441.1M
[06/08 22:08:40    378s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:1441.1M
[06/08 22:08:40    378s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.003, MEM:1441.1M
[06/08 22:08:40    378s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1441.1MB).
[06/08 22:08:40    378s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.004, MEM:1441.1M
[06/08 22:08:40    378s] TotalInstCnt at PhyDesignMc Initialization: 625
[06/08 22:08:40    378s] ### Creating PhyDesignMc, finished. totSessionCpu=0:06:18 mem=1441.1M
[06/08 22:08:40    378s] Begin: Area Reclaim Optimization
[06/08 22:08:40    378s] 
[06/08 22:08:40    378s] Creating Lib Analyzer ...
[06/08 22:08:40    378s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:08:40    378s] Total number of usable buffers from Lib Analyzer: 9 ( CLKBUF_X1 BUF_X1 CLKBUF_X2 BUF_X2 CLKBUF_X3 BUF_X4 BUF_X8 BUF_X16 BUF_X32)
[06/08 22:08:40    378s] Total number of usable inverters from Lib Analyzer: 6 ( INV_X1 INV_X2 INV_X4 INV_X8 INV_X16 INV_X32)
[06/08 22:08:40    378s] Total number of usable delay cells from Lib Analyzer: 0 ()
[06/08 22:08:40    378s] 
[06/08 22:08:40    378s] {RT default_rc_corner 0 10 10 {4 1} {7 0} {9 0} 3}
[06/08 22:08:40    378s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:06:19 mem=1443.1M
[06/08 22:08:40    378s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:06:19 mem=1443.1M
[06/08 22:08:40    378s] Creating Lib Analyzer, finished. 
[06/08 22:08:40    378s] *** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:06:18.6/2:07:21.7 (0.0), mem = 1443.1M
[06/08 22:08:40    378s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.11176.18
[06/08 22:08:40    378s] 
[06/08 22:08:40    378s] #optDebug: {2, 1.000, 0.8500} {3, 0.503, 0.8500} {4, 0.503, 0.8500} {4, 0.503, 0.8500} {4, 0.503, 0.8500} {7, 0.130, 0.5393} {8, 0.043, 0.4444} {9, 0.043, 0.4444} {10, 0.022, 0.4220} 
[06/08 22:08:41    378s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1443.1M
[06/08 22:08:41    378s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:1443.1M
[06/08 22:08:41    378s] Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 68.32
[06/08 22:08:41    378s] +----------+---------+--------+--------+------------+--------+
[06/08 22:08:41    378s] | Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[06/08 22:08:41    378s] +----------+---------+--------+--------+------------+--------+
[06/08 22:08:41    378s] |    68.32%|        -|   0.000|   0.000|   0:00:00.0| 1443.1M|
[06/08 22:08:41    378s] Info: 1 clock net  excluded from IPO operation.
[06/08 22:08:41    378s] |    68.32%|        0|   0.000|   0.000|   0:00:00.0| 1462.2M|
[06/08 22:08:41    378s] #optDebug: <stH: 1.4000 MiSeL: 36.8535>
[06/08 22:08:41    378s] |    68.32%|        0|   0.000|   0.000|   0:00:00.0| 1462.2M|
[06/08 22:08:41    379s] |    68.11%|        3|   0.000|   0.000|   0:00:00.0| 1485.8M|
[06/08 22:08:41    379s] |    68.01%|        2|   0.000|   0.000|   0:00:00.0| 1485.8M|
[06/08 22:08:41    379s] |    68.01%|        0|   0.000|   0.000|   0:00:00.0| 1485.8M|
[06/08 22:08:41    379s] #optDebug: <stH: 1.4000 MiSeL: 36.8535>
[06/08 22:08:41    379s] |    68.01%|        0|   0.000|   0.000|   0:00:00.0| 1485.8M|
[06/08 22:08:41    379s] +----------+---------+--------+--------+------------+--------+
[06/08 22:08:41    379s] Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 68.01
[06/08 22:08:41    379s] 
[06/08 22:08:41    379s] ** Summary: Restruct = 0 Buffer Deletion = 0 Declone = 3 Resize = 2 **
[06/08 22:08:41    379s] --------------------------------------------------------------
[06/08 22:08:41    379s] |                                   | Total     | Sequential |
[06/08 22:08:41    379s] --------------------------------------------------------------
[06/08 22:08:41    379s] | Num insts resized                 |       2  |       0    |
[06/08 22:08:41    379s] | Num insts undone                  |       0  |       0    |
[06/08 22:08:41    379s] | Num insts Downsized               |       2  |       0    |
[06/08 22:08:41    379s] | Num insts Samesized               |       0  |       0    |
[06/08 22:08:41    379s] | Num insts Upsized                 |       0  |       0    |
[06/08 22:08:41    379s] | Num multiple commits+uncommits    |       0  |       -    |
[06/08 22:08:41    379s] --------------------------------------------------------------
[06/08 22:08:41    379s] Bottom Preferred Layer:
[06/08 22:08:41    379s]     None
[06/08 22:08:41    379s] Via Pillar Rule:
[06/08 22:08:41    379s]     None
[06/08 22:08:41    379s] End: Core Area Reclaim Optimization (cpu = 0:00:00.6) (real = 0:00:01.0) **
[06/08 22:08:41    379s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.11176.18
[06/08 22:08:41    379s] *** AreaOpt [finish] : cpu/real = 0:00:00.4/0:00:00.4 (1.0), totSession cpu/real = 0:06:19.0/2:07:22.0 (0.0), mem = 1485.8M
[06/08 22:08:41    379s] 
[06/08 22:08:41    379s] =============================================================================================
[06/08 22:08:41    379s]  Step TAT Report for AreaOpt #5
[06/08 22:08:41    379s] =============================================================================================
[06/08 22:08:41    379s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[06/08 22:08:41    379s] ---------------------------------------------------------------------------------------------
[06/08 22:08:41    379s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    6.8
[06/08 22:08:41    379s] [ LibAnalyzerInit        ]      1   0:00:00.2  (  35.1 % )     0:00:00.2 /  0:00:00.2    1.0
[06/08 22:08:41    379s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[06/08 22:08:41    379s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[06/08 22:08:41    379s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[06/08 22:08:41    379s] [ OptSingleIteration     ]      6   0:00:00.0  (   1.4 % )     0:00:00.1 /  0:00:00.1    0.9
[06/08 22:08:41    379s] [ OptGetWeight           ]     96   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0   10.2
[06/08 22:08:41    379s] [ OptEval                ]     96   0:00:00.1  (  12.0 % )     0:00:00.1 /  0:00:00.1    0.8
[06/08 22:08:41    379s] [ OptCommit              ]     96   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[06/08 22:08:41    379s] [ IncrTimingUpdate       ]      4   0:00:00.0  (   1.9 % )     0:00:00.0 /  0:00:00.0    0.9
[06/08 22:08:41    379s] [ PostCommitDelayCalc    ]     96   0:00:00.0  (   0.9 % )     0:00:00.0 /  0:00:00.0    1.9
[06/08 22:08:41    379s] [ MISC                   ]          0:00:00.3  (  47.8 % )     0:00:00.3 /  0:00:00.3    1.0
[06/08 22:08:41    379s] ---------------------------------------------------------------------------------------------
[06/08 22:08:41    379s]  AreaOpt #5 TOTAL                   0:00:00.6  ( 100.0 % )     0:00:00.6 /  0:00:00.6    1.0
[06/08 22:08:41    379s] ---------------------------------------------------------------------------------------------
[06/08 22:08:41    379s] 
[06/08 22:08:41    379s] Executing incremental physical updates
[06/08 22:08:41    379s] Executing incremental physical updates
[06/08 22:08:41    379s] TotalInstCnt at PhyDesignMc Destruction: 622
[06/08 22:08:41    379s] End: Area Reclaim Optimization (cpu=0:00:01, real=0:00:01, mem=1421.70M, totSessionCpu=0:06:19).
[06/08 22:08:41    379s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1421.7M
[06/08 22:08:41    379s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.003, MEM:1421.7M
[06/08 22:08:41    379s] **INFO: Flow update: Design is easy to close.
[06/08 22:08:41    379s] 
[06/08 22:08:41    379s] *** Start incrementalPlace ***
[06/08 22:08:41    379s] User Input Parameters:
[06/08 22:08:41    379s] - Congestion Driven    : On
[06/08 22:08:41    379s] - Timing Driven        : On
[06/08 22:08:41    379s] - Area-Violation Based : On
[06/08 22:08:41    379s] - Start Rollback Level : -5
[06/08 22:08:41    379s] - Legalized            : On
[06/08 22:08:41    379s] - Window Based         : Off
[06/08 22:08:41    379s] - eDen incr mode       : Off
[06/08 22:08:41    379s] - Small incr mode      : Off
[06/08 22:08:41    379s] 
[06/08 22:08:41    379s] no activity file in design. spp won't run.
[06/08 22:08:41    379s] Effort level <high> specified for reg2reg path_group
[06/08 22:08:41    379s] Collecting buffer chain nets ...
[06/08 22:08:41    379s] No Views given, use default active views for adaptive view pruning
[06/08 22:08:41    379s] SKP will enable view:
[06/08 22:08:41    379s]   worst
[06/08 22:08:41    379s] OPERPROF: Starting GP-eGR-Init at level 1, MEM:1423.7M
[06/08 22:08:41    379s] **WARN: (IMPPTN-1250):	Pin placement has been enabled on metal layer 1.
[06/08 22:08:41    379s] Type 'man IMPPTN-1250' for more detail.
[06/08 22:08:41    379s] OPERPROF: Finished GP-eGR-Init at level 1, CPU:0.000, REAL:0.002, MEM:1423.7M
[06/08 22:08:41    379s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:1423.7M
[06/08 22:08:41    379s] Starting Early Global Route congestion estimation: mem = 1423.7M
[06/08 22:08:41    379s] (I)       Started Loading and Dumping File ( Curr Mem: 1423.70 MB )
[06/08 22:08:41    379s] (I)       Reading DB...
[06/08 22:08:41    379s] (I)       Read data from FE... (mem=1423.7M)
[06/08 22:08:41    379s] (I)       Read nodes and places... (mem=1423.7M)
[06/08 22:08:41    379s] (I)       Done Read nodes and places (cpu=0.000s, mem=1423.7M)
[06/08 22:08:41    379s] (I)       Read nets... (mem=1423.7M)
[06/08 22:08:41    379s] (I)       Done Read nets (cpu=0.000s, mem=1423.7M)
[06/08 22:08:41    379s] (I)       Done Read data from FE (cpu=0.000s, mem=1423.7M)
[06/08 22:08:41    379s] (I)       before initializing RouteDB syMemory usage = 1423.7 MB
[06/08 22:08:41    379s] (I)       == Non-default Options ==
[06/08 22:08:41    379s] (I)       Maximum routing layer                              : 10
[06/08 22:08:41    379s] (I)       Use non-blocking free Dbs wires                    : false
[06/08 22:08:41    379s] (I)       Counted 1186 PG shapes. We will not process PG shapes layer by layer.
[06/08 22:08:41    379s] (I)       Use row-based GCell size
[06/08 22:08:41    379s] (I)       GCell unit size  : 2800
[06/08 22:08:41    379s] (I)       GCell multiplier : 1
[06/08 22:08:41    379s] (I)       build grid graph
[06/08 22:08:41    379s] (I)       build grid graph start
[06/08 22:08:41    379s] [NR-eGR] Track table information for default rule: 
[06/08 22:08:41    379s] [NR-eGR] metal1 has no routable track
[06/08 22:08:41    379s] [NR-eGR] metal2 has single uniform track structure
[06/08 22:08:41    379s] [NR-eGR] metal3 has single uniform track structure
[06/08 22:08:41    379s] [NR-eGR] metal4 has single uniform track structure
[06/08 22:08:41    379s] [NR-eGR] metal5 has single uniform track structure
[06/08 22:08:41    379s] [NR-eGR] metal6 has single uniform track structure
[06/08 22:08:41    379s] [NR-eGR] metal7 has single uniform track structure
[06/08 22:08:41    379s] [NR-eGR] metal8 has single uniform track structure
[06/08 22:08:41    379s] [NR-eGR] metal9 has single uniform track structure
[06/08 22:08:41    379s] [NR-eGR] metal10 has single uniform track structure
[06/08 22:08:41    379s] (I)       build grid graph end
[06/08 22:08:41    379s] (I)       ===========================================================================
[06/08 22:08:41    379s] (I)       == Report All Rule Vias ==
[06/08 22:08:41    379s] (I)       ===========================================================================
[06/08 22:08:41    379s] (I)        Via Rule : (Default)
[06/08 22:08:41    379s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[06/08 22:08:41    379s] (I)       ---------------------------------------------------------------------------
[06/08 22:08:41    379s] (I)        1    9 : via1_8                      9 : via1_8                   
[06/08 22:08:41    379s] (I)        2   10 : via2_8                     10 : via2_8                   
[06/08 22:08:41    379s] (I)        3   19 : via3_2                     19 : via3_2                   
[06/08 22:08:41    379s] (I)        4   22 : via4_0                     22 : via4_0                   
[06/08 22:08:41    379s] (I)        5   23 : via5_0                     23 : via5_0                   
[06/08 22:08:41    379s] (I)        6   24 : via6_0                     24 : via6_0                   
[06/08 22:08:41    379s] (I)        7   25 : via7_0                     25 : via7_0                   
[06/08 22:08:41    379s] (I)        8   26 : via8_0                     26 : via8_0                   
[06/08 22:08:41    379s] (I)        9   27 : via9_0                     27 : via9_0                   
[06/08 22:08:41    379s] (I)       ===========================================================================
[06/08 22:08:41    379s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 1423.70 MB )
[06/08 22:08:41    379s] (I)       Num PG vias on layer 2 : 0
[06/08 22:08:41    379s] (I)       Num PG vias on layer 3 : 0
[06/08 22:08:41    379s] (I)       Num PG vias on layer 4 : 0
[06/08 22:08:41    379s] (I)       Num PG vias on layer 5 : 0
[06/08 22:08:41    379s] (I)       Num PG vias on layer 6 : 0
[06/08 22:08:41    379s] (I)       Num PG vias on layer 7 : 0
[06/08 22:08:41    379s] (I)       Num PG vias on layer 8 : 0
[06/08 22:08:41    379s] (I)       Num PG vias on layer 9 : 0
[06/08 22:08:41    379s] (I)       Num PG vias on layer 10 : 0
[06/08 22:08:41    379s] [NR-eGR] Read 2094 PG shapes
[06/08 22:08:41    379s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1423.70 MB )
[06/08 22:08:41    379s] [NR-eGR] #Routing Blockages  : 0
[06/08 22:08:41    379s] [NR-eGR] #Instance Blockages : 0
[06/08 22:08:41    379s] [NR-eGR] #PG Blockages       : 2094
[06/08 22:08:41    379s] [NR-eGR] #Halo Blockages     : 0
[06/08 22:08:41    379s] [NR-eGR] #Boundary Blockages : 0
[06/08 22:08:41    379s] (I)       Design has 0 blackboxes considered as all layer blockages.
[06/08 22:08:41    379s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[06/08 22:08:41    379s] (I)       readDataFromPlaceDB
[06/08 22:08:41    379s] (I)       Read net information..
[06/08 22:08:41    379s] [NR-eGR] Read numTotalNets=732  numIgnoredNets=0
[06/08 22:08:41    379s] (I)       Read testcase time = 0.000 seconds
[06/08 22:08:41    379s] 
[06/08 22:08:41    379s] (I)       early_global_route_priority property id does not exist.
[06/08 22:08:41    379s] (I)       Start initializing grid graph
[06/08 22:08:41    379s] (I)       Early Global GCell Via Threshold calculated based on cut spacing = 
[06/08 22:08:41    379s] (I)       End initializing grid graph
[06/08 22:08:41    379s] (I)       Model blockages into capacity
[06/08 22:08:41    379s] (I)       Read Num Blocks=2094  Num Prerouted Wires=0  Num CS=0
[06/08 22:08:41    379s] (I)       Started Modeling ( Curr Mem: 1423.70 MB )
[06/08 22:08:41    379s] (I)       Layer 1 (V) : #blockages 240 : #preroutes 0
[06/08 22:08:41    379s] (I)       Layer 2 (H) : #blockages 240 : #preroutes 0
[06/08 22:08:41    379s] (I)       Layer 3 (V) : #blockages 240 : #preroutes 0
[06/08 22:08:41    379s] (I)       Layer 4 (H) : #blockages 240 : #preroutes 0
[06/08 22:08:41    379s] (I)       Layer 5 (V) : #blockages 240 : #preroutes 0
[06/08 22:08:41    379s] (I)       Layer 6 (H) : #blockages 240 : #preroutes 0
[06/08 22:08:41    379s] (I)       Layer 7 (V) : #blockages 240 : #preroutes 0
[06/08 22:08:41    379s] (I)       Layer 8 (H) : #blockages 264 : #preroutes 0
[06/08 22:08:41    379s] (I)       Layer 9 (V) : #blockages 150 : #preroutes 0
[06/08 22:08:41    379s] (I)       Finished Modeling ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1423.70 MB )
[06/08 22:08:41    379s] (I)       -- layer congestion ratio --
[06/08 22:08:41    379s] (I)       Layer 1 : 0.100000
[06/08 22:08:41    379s] (I)       Layer 2 : 0.700000
[06/08 22:08:41    379s] (I)       Layer 3 : 0.700000
[06/08 22:08:41    379s] (I)       Layer 4 : 0.700000
[06/08 22:08:41    379s] (I)       Layer 5 : 0.700000
[06/08 22:08:41    379s] (I)       Layer 6 : 0.700000
[06/08 22:08:41    379s] (I)       Layer 7 : 0.700000
[06/08 22:08:41    379s] (I)       Layer 8 : 0.700000
[06/08 22:08:41    379s] (I)       Layer 9 : 0.700000
[06/08 22:08:41    379s] (I)       Layer 10 : 0.700000
[06/08 22:08:41    379s] (I)       ----------------------------
[06/08 22:08:41    379s] (I)       Number of ignored nets = 0
[06/08 22:08:41    379s] (I)       Number of fixed nets = 0.  Ignored: Yes
[06/08 22:08:41    379s] (I)       Number of clock nets = 1.  Ignored: No
[06/08 22:08:41    379s] (I)       Number of analog nets = 0.  Ignored: Yes
[06/08 22:08:41    379s] (I)       Number of special nets = 0.  Ignored: Yes
[06/08 22:08:41    379s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[06/08 22:08:41    379s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[06/08 22:08:41    379s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[06/08 22:08:41    379s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[06/08 22:08:41    379s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[06/08 22:08:41    379s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[06/08 22:08:41    379s] (I)       Before initializing Early Global Route syMemory usage = 1423.7 MB
[06/08 22:08:41    379s] (I)       Ndr track 0 does not exist
[06/08 22:08:41    379s] (I)       ---------------------Grid Graph Info--------------------
[06/08 22:08:41    379s] (I)       Routing area        : (0, 0) - (126540, 104720)
[06/08 22:08:41    379s] (I)       Core area           : (20140, 20160) - (106400, 84560)
[06/08 22:08:41    379s] (I)       Site width          :   380  (dbu)
[06/08 22:08:41    379s] (I)       Row height          :  2800  (dbu)
[06/08 22:08:41    379s] (I)       GCell width         :  2800  (dbu)
[06/08 22:08:41    379s] (I)       GCell height        :  2800  (dbu)
[06/08 22:08:41    379s] (I)       Grid                :    45    38    10
[06/08 22:08:41    379s] (I)       Layer numbers       :     1     2     3     4     5     6     7     8     9    10
[06/08 22:08:41    379s] (I)       Vertical capacity   :     0  2800     0  2800     0  2800     0  2800     0  2800
[06/08 22:08:41    379s] (I)       Horizontal capacity :     0     0  2800     0  2800     0  2800     0  2800     0
[06/08 22:08:41    379s] (I)       Default wire width  :   140   140   140   280   280   280   800   800  1600  1600
[06/08 22:08:41    379s] (I)       Default wire space  :   130   140   140   280   280   280   800   800  1600  1600
[06/08 22:08:41    379s] (I)       Default wire pitch  :   270   280   280   560   560   560  1600  1600  3200  3200
[06/08 22:08:41    379s] (I)       Default pitch size  :   270   380   280   560   560   560  1680  1680  3200  3360
[06/08 22:08:41    379s] (I)       First track coord   :     0   190   140   730   700   730  1820  1850  4300  3530
[06/08 22:08:41    379s] (I)       Num tracks per GCell: 10.37  7.37 10.00  5.00  5.00  5.00  1.67  1.67  0.88  0.83
[06/08 22:08:41    379s] (I)       Total num of tracks :     0   333   374   225   186   225    62    74    32    37
[06/08 22:08:41    379s] (I)       Num of masks        :     1     1     1     1     1     1     1     1     1     1
[06/08 22:08:41    379s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0     0     0
[06/08 22:08:41    379s] (I)       --------------------------------------------------------
[06/08 22:08:41    379s] 
[06/08 22:08:41    379s] [NR-eGR] ============ Routing rule table ============
[06/08 22:08:41    379s] [NR-eGR] Rule id: 0  Nets: 732 
[06/08 22:08:41    379s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[06/08 22:08:41    379s] (I)       Pitch:  L1=270  L2=380  L3=280  L4=560  L5=560  L6=560  L7=1680  L8=1680  L9=3200  L10=3360
[06/08 22:08:41    379s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1
[06/08 22:08:41    379s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1
[06/08 22:08:41    379s] [NR-eGR] ========================================
[06/08 22:08:41    379s] [NR-eGR] 
[06/08 22:08:41    379s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[06/08 22:08:41    379s] (I)       blocked tracks on layer2 : = 2592 / 12654 (20.48%)
[06/08 22:08:41    379s] (I)       blocked tracks on layer3 : = 552 / 16830 (3.28%)
[06/08 22:08:41    379s] (I)       blocked tracks on layer4 : = 1896 / 8550 (22.18%)
[06/08 22:08:41    379s] (I)       blocked tracks on layer5 : = 600 / 8370 (7.17%)
[06/08 22:08:41    379s] (I)       blocked tracks on layer6 : = 2112 / 8550 (24.70%)
[06/08 22:08:41    379s] (I)       blocked tracks on layer7 : = 675 / 2790 (24.19%)
[06/08 22:08:41    379s] (I)       blocked tracks on layer8 : = 888 / 2812 (31.58%)
[06/08 22:08:41    379s] (I)       blocked tracks on layer9 : = 982 / 1440 (68.19%)
[06/08 22:08:41    379s] (I)       blocked tracks on layer10 : = 765 / 1406 (54.41%)
[06/08 22:08:41    379s] (I)       After initializing Early Global Route syMemory usage = 1423.7 MB
[06/08 22:08:41    379s] (I)       Finished Loading and Dumping File ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1423.70 MB )
[06/08 22:08:41    379s] (I)       Reset routing kernel
[06/08 22:08:41    379s] (I)       Started Global Routing ( Curr Mem: 1423.70 MB )
[06/08 22:08:41    379s] (I)       ============= Initialization =============
[06/08 22:08:41    379s] (I)       totalPins=2205  totalGlobalPin=2013 (91.29%)
[06/08 22:08:41    379s] (I)       Started Net group 1 ( Curr Mem: 1423.70 MB )
[06/08 22:08:41    379s] (I)       Started Build MST ( Curr Mem: 1423.70 MB )
[06/08 22:08:41    379s] (I)       Generate topology with single threads
[06/08 22:08:41    379s] (I)       Finished Build MST ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1423.70 MB )
[06/08 22:08:41    379s] (I)       total 2D Cap : 56508 = (26808 H, 29700 V)
[06/08 22:08:41    379s] [NR-eGR] Layer group 1: route 732 net(s) in layer range [2, 10]
[06/08 22:08:41    379s] (I)       
[06/08 22:08:41    379s] (I)       ============  Phase 1a Route ============
[06/08 22:08:41    379s] (I)       Started Phase 1a ( Curr Mem: 1423.70 MB )
[06/08 22:08:41    379s] (I)       Started Pattern routing ( Curr Mem: 1423.70 MB )
[06/08 22:08:41    379s] (I)       Finished Pattern routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1423.70 MB )
[06/08 22:08:41    379s] (I)       Usage: 4221 = (2336 H, 1885 V) = (8.71% H, 6.35% V) = (3.270e+03um H, 2.639e+03um V)
[06/08 22:08:41    379s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1423.70 MB )
[06/08 22:08:41    379s] (I)       
[06/08 22:08:41    379s] (I)       ============  Phase 1b Route ============
[06/08 22:08:41    379s] (I)       Started Phase 1b ( Curr Mem: 1423.70 MB )
[06/08 22:08:41    379s] (I)       Usage: 4221 = (2336 H, 1885 V) = (8.71% H, 6.35% V) = (3.270e+03um H, 2.639e+03um V)
[06/08 22:08:41    379s] (I)       Overflow of layer group 1: 0.00% H + 0.22% V. EstWL: 5.909400e+03um
[06/08 22:08:41    379s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1423.70 MB )
[06/08 22:08:41    379s] (I)       
[06/08 22:08:41    379s] (I)       ============  Phase 1c Route ============
[06/08 22:08:41    379s] (I)       Started Phase 1c ( Curr Mem: 1423.70 MB )
[06/08 22:08:41    379s] (I)       Usage: 4221 = (2336 H, 1885 V) = (8.71% H, 6.35% V) = (3.270e+03um H, 2.639e+03um V)
[06/08 22:08:41    379s] (I)       Finished Phase 1c ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1423.70 MB )
[06/08 22:08:41    379s] (I)       
[06/08 22:08:41    379s] (I)       ============  Phase 1d Route ============
[06/08 22:08:41    379s] (I)       Started Phase 1d ( Curr Mem: 1423.70 MB )
[06/08 22:08:41    379s] (I)       Usage: 4221 = (2336 H, 1885 V) = (8.71% H, 6.35% V) = (3.270e+03um H, 2.639e+03um V)
[06/08 22:08:41    379s] (I)       Finished Phase 1d ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1423.70 MB )
[06/08 22:08:41    379s] (I)       
[06/08 22:08:41    379s] (I)       ============  Phase 1e Route ============
[06/08 22:08:41    379s] (I)       Started Phase 1e ( Curr Mem: 1423.70 MB )
[06/08 22:08:41    379s] (I)       Started Route legalization ( Curr Mem: 1423.70 MB )
[06/08 22:08:41    379s] (I)       Finished Route legalization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1423.70 MB )
[06/08 22:08:41    379s] (I)       Usage: 4221 = (2336 H, 1885 V) = (8.71% H, 6.35% V) = (3.270e+03um H, 2.639e+03um V)
[06/08 22:08:41    379s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.22% V. EstWL: 5.909400e+03um
[06/08 22:08:41    379s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1423.70 MB )
[06/08 22:08:41    379s] (I)       Started Layer assignment ( Curr Mem: 1423.70 MB )
[06/08 22:08:41    379s] (I)       Current Layer assignment [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1423.70 MB )
[06/08 22:08:41    379s] (I)       Running layer assignment with 1 threads
[06/08 22:08:41    379s] (I)       Finished Layer assignment ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1423.70 MB )
[06/08 22:08:41    379s] (I)       Finished Net group 1 ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1423.70 MB )
[06/08 22:08:41    379s] (I)       
[06/08 22:08:41    379s] (I)       ============  Phase 1l Route ============
[06/08 22:08:41    379s] (I)       Started Phase 1l ( Curr Mem: 1423.70 MB )
[06/08 22:08:41    379s] (I)       Finished Phase 1l ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1423.70 MB )
[06/08 22:08:41    379s] (I)       
[06/08 22:08:41    379s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[06/08 22:08:41    379s] [NR-eGR]                        OverCon            
[06/08 22:08:41    379s] [NR-eGR]                         #Gcell     %Gcell
[06/08 22:08:41    379s] [NR-eGR]       Layer                (2)    OverCon 
[06/08 22:08:41    379s] [NR-eGR] ----------------------------------------------
[06/08 22:08:41    379s] [NR-eGR]  metal1  (1)         0( 0.00%)   ( 0.00%) 
[06/08 22:08:41    379s] [NR-eGR]  metal2  (2)         6( 0.36%)   ( 0.36%) 
[06/08 22:08:41    379s] [NR-eGR]  metal3  (3)         2( 0.12%)   ( 0.12%) 
[06/08 22:08:41    379s] [NR-eGR]  metal4  (4)         1( 0.06%)   ( 0.06%) 
[06/08 22:08:41    379s] [NR-eGR]  metal5  (5)         0( 0.00%)   ( 0.00%) 
[06/08 22:08:41    379s] [NR-eGR]  metal6  (6)         0( 0.00%)   ( 0.00%) 
[06/08 22:08:41    379s] [NR-eGR]  metal7  (7)         0( 0.00%)   ( 0.00%) 
[06/08 22:08:41    379s] [NR-eGR]  metal8  (8)         0( 0.00%)   ( 0.00%) 
[06/08 22:08:41    379s] [NR-eGR]  metal9  (9)         0( 0.00%)   ( 0.00%) 
[06/08 22:08:41    379s] [NR-eGR] metal10 (10)         0( 0.00%)   ( 0.00%) 
[06/08 22:08:41    379s] [NR-eGR] ----------------------------------------------
[06/08 22:08:41    379s] [NR-eGR] Total                9( 0.07%)   ( 0.07%) 
[06/08 22:08:41    379s] [NR-eGR] 
[06/08 22:08:41    379s] (I)       Finished Global Routing ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1423.70 MB )
[06/08 22:08:41    379s] (I)       total 2D Cap : 57072 = (26893 H, 30179 V)
[06/08 22:08:41    379s] [NR-eGR] Overflow after Early Global Route (GR compatible) 0.06% H + 0.00% V
[06/08 22:08:41    379s] [NR-eGR] Overflow after Early Global Route 0.06% H + 0.00% V
[06/08 22:08:41    379s] Early Global Route congestion estimation runtime: 0.01 seconds, mem = 1423.7M
[06/08 22:08:41    379s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:0.010, REAL:0.010, MEM:1423.7M
[06/08 22:08:41    379s] OPERPROF: Starting HotSpotCal at level 1, MEM:1423.7M
[06/08 22:08:41    379s] [hotspot] +------------+---------------+---------------+
[06/08 22:08:41    379s] [hotspot] |            |   max hotspot | total hotspot |
[06/08 22:08:41    379s] [hotspot] +------------+---------------+---------------+
[06/08 22:08:41    379s] [hotspot] | normalized |          0.00 |          0.00 |
[06/08 22:08:41    379s] [hotspot] +------------+---------------+---------------+
[06/08 22:08:41    379s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[06/08 22:08:41    379s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[06/08 22:08:41    379s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.000, REAL:0.000, MEM:1423.7M
[06/08 22:08:41    379s] 
[06/08 22:08:41    379s] === incrementalPlace Internal Loop 1 ===
[06/08 22:08:41    379s] clkAW=1 clkAWMode=4 maxIt=2 maxTh=10.0 totTh=100.0 MP=1.100 maxM=-1 pMaxM=3
[06/08 22:08:41    379s] OPERPROF: Starting IPInitSPData at level 1, MEM:1423.7M
[06/08 22:08:41    379s] #spOpts: N=45 minPadR=1.1 
[06/08 22:08:41    379s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1423.7M
[06/08 22:08:41    379s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.000, REAL:0.003, MEM:1423.7M
[06/08 22:08:41    379s] OPERPROF:   Starting post-place ADS at level 2, MEM:1423.7M
[06/08 22:08:41    379s] ADSU 0.680 -> 0.680. GS 11.200
[06/08 22:08:41    379s] OPERPROF:   Finished post-place ADS at level 2, CPU:0.000, REAL:0.001, MEM:1423.7M
[06/08 22:08:41    379s] OPERPROF:   Starting spMPad at level 2, MEM:1423.7M
[06/08 22:08:41    379s] OPERPROF:     Starting spContextMPad at level 3, MEM:1423.7M
[06/08 22:08:41    379s] OPERPROF:     Finished spContextMPad at level 3, CPU:0.000, REAL:0.000, MEM:1423.7M
[06/08 22:08:41    379s] OPERPROF:   Finished spMPad at level 2, CPU:0.000, REAL:0.000, MEM:1423.7M
[06/08 22:08:41    379s] OPERPROF:   Starting spInitNetWt at level 2, MEM:1423.7M
[06/08 22:08:41    379s] no activity file in design. spp won't run.
[06/08 22:08:41    379s] [spp] 0
[06/08 22:08:41    379s] [adp] 0:1:1:3
[06/08 22:08:41    379s] OPERPROF:   Finished spInitNetWt at level 2, CPU:0.000, REAL:0.000, MEM:1423.7M
[06/08 22:08:41    379s] SP #FI/SF FL/PI 0/0 622/0
[06/08 22:08:41    379s] OPERPROF: Finished IPInitSPData at level 1, CPU:0.000, REAL:0.005, MEM:1423.7M
[06/08 22:08:41    379s] PP off. flexM 0
[06/08 22:08:41    379s] OPERPROF: Starting CDPad at level 1, MEM:1423.7M
[06/08 22:08:41    379s] 3DP is on.
[06/08 22:08:41    379s] 3DP OF M2 0.002, M4 0.001. Diff 0
[06/08 22:08:41    379s] design sh 0.105.
[06/08 22:08:41    379s] design sh 0.105.
[06/08 22:08:41    379s] 3DP DPT Adjust 0. 0.700, 0.735, delta 0.000. WS budget 1000.0000
[06/08 22:08:41    379s] design sh 0.078.
[06/08 22:08:41    379s] CDPadU 0.890 -> 0.818. R=0.680, N=622, GS=1.400
[06/08 22:08:41    379s] OPERPROF: Finished CDPad at level 1, CPU:0.010, REAL:0.003, MEM:1423.7M
[06/08 22:08:41    379s] OPERPROF: Starting InitSKP at level 1, MEM:1423.7M
[06/08 22:08:41    379s] no activity file in design. spp won't run.
[06/08 22:08:41    379s] no activity file in design. spp won't run.
[06/08 22:08:41    379s] *** Finished SKP initialization (cpu=0:00:00.1, real=0:00:00.0)***
[06/08 22:08:41    379s] OPERPROF: Finished InitSKP at level 1, CPU:0.060, REAL:0.061, MEM:1423.7M
[06/08 22:08:41    379s] NP #FI/FS/SF FL/PI: 0/0/0 622/0
[06/08 22:08:41    379s] no activity file in design. spp won't run.
[06/08 22:08:41    379s] OPERPROF: Starting npPlace at level 1, MEM:1423.7M
[06/08 22:08:41    379s] Legalizing MH Cells... 0 / 0 / 0 (level 2)
[06/08 22:08:41    379s] No instances found in the vector
[06/08 22:08:41    379s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=1423.7M, DRC: 0)
[06/08 22:08:41    379s] 0 (out of 0) MH cells were successfully legalized.
[06/08 22:08:41    379s] Iteration  4: Total net bbox = 5.594e+03 (3.20e+03 2.39e+03)
[06/08 22:08:41    379s]               Est.  stn bbox = 6.103e+03 (3.41e+03 2.69e+03)
[06/08 22:08:41    379s]               cpu = 0:00:00.1 real = 0:00:00.0 mem = 1402.9M
[06/08 22:08:41    379s] OPERPROF: Finished npPlace at level 1, CPU:0.060, REAL:0.057, MEM:1402.9M
[06/08 22:08:41    379s] no activity file in design. spp won't run.
[06/08 22:08:41    379s] NP #FI/FS/SF FL/PI: 0/0/0 622/0
[06/08 22:08:41    379s] no activity file in design. spp won't run.
[06/08 22:08:41    379s] OPERPROF: Starting npPlace at level 1, MEM:1402.9M
[06/08 22:08:41    379s] Legalizing MH Cells... 0 / 0 / 0 (level 3)
[06/08 22:08:41    379s] No instances found in the vector
[06/08 22:08:41    379s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=1402.9M, DRC: 0)
[06/08 22:08:41    379s] 0 (out of 0) MH cells were successfully legalized.
[06/08 22:08:41    379s] Iteration  5: Total net bbox = 5.561e+03 (3.13e+03 2.43e+03)
[06/08 22:08:41    379s]               Est.  stn bbox = 6.084e+03 (3.35e+03 2.74e+03)
[06/08 22:08:41    379s]               cpu = 0:00:00.1 real = 0:00:00.0 mem = 1402.9M
[06/08 22:08:41    379s] OPERPROF: Finished npPlace at level 1, CPU:0.090, REAL:0.077, MEM:1402.9M
[06/08 22:08:41    379s] no activity file in design. spp won't run.
[06/08 22:08:41    379s] NP #FI/FS/SF FL/PI: 0/0/0 622/0
[06/08 22:08:41    379s] no activity file in design. spp won't run.
[06/08 22:08:41    379s] OPERPROF: Starting npPlace at level 1, MEM:1402.9M
[06/08 22:08:41    379s] Legalizing MH Cells... 0 / 0 / 0 (level 4)
[06/08 22:08:41    379s] No instances found in the vector
[06/08 22:08:41    379s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=1402.9M, DRC: 0)
[06/08 22:08:41    379s] 0 (out of 0) MH cells were successfully legalized.
[06/08 22:08:41    379s] Iteration  6: Total net bbox = 5.566e+03 (3.13e+03 2.44e+03)
[06/08 22:08:41    379s]               Est.  stn bbox = 6.094e+03 (3.35e+03 2.74e+03)
[06/08 22:08:41    379s]               cpu = 0:00:00.1 real = 0:00:00.0 mem = 1402.9M
[06/08 22:08:41    379s] OPERPROF: Finished npPlace at level 1, CPU:0.080, REAL:0.075, MEM:1402.9M
[06/08 22:08:41    379s] no activity file in design. spp won't run.
[06/08 22:08:41    379s] NP #FI/FS/SF FL/PI: 0/0/0 622/0
[06/08 22:08:41    379s] no activity file in design. spp won't run.
[06/08 22:08:41    379s] OPERPROF: Starting npPlace at level 1, MEM:1402.9M
[06/08 22:08:41    379s] Legalizing MH Cells... 0 / 0 / 0 (level 5)
[06/08 22:08:41    379s] No instances found in the vector
[06/08 22:08:41    379s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=1402.9M, DRC: 0)
[06/08 22:08:41    379s] 0 (out of 0) MH cells were successfully legalized.
[06/08 22:08:41    379s] Iteration  7: Total net bbox = 5.734e+03 (3.21e+03 2.52e+03)
[06/08 22:08:41    379s]               Est.  stn bbox = 6.265e+03 (3.44e+03 2.83e+03)
[06/08 22:08:41    379s]               cpu = 0:00:00.1 real = 0:00:00.0 mem = 1402.9M
[06/08 22:08:41    379s] OPERPROF: Finished npPlace at level 1, CPU:0.140, REAL:0.132, MEM:1402.9M
[06/08 22:08:41    379s] no activity file in design. spp won't run.
[06/08 22:08:41    379s] NP #FI/FS/SF FL/PI: 0/0/0 622/0
[06/08 22:08:41    379s] no activity file in design. spp won't run.
[06/08 22:08:41    379s] OPERPROF: Starting npPlace at level 1, MEM:1402.9M
[06/08 22:08:41    379s] Legalizing MH Cells... 0 / 0 / 0 (level 6)
[06/08 22:08:41    379s] No instances found in the vector
[06/08 22:08:41    379s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=1402.9M, DRC: 0)
[06/08 22:08:41    379s] 0 (out of 0) MH cells were successfully legalized.
[06/08 22:08:41    379s] Iteration  8: Total net bbox = 5.929e+03 (3.28e+03 2.65e+03)
[06/08 22:08:41    379s]               Est.  stn bbox = 6.462e+03 (3.50e+03 2.96e+03)
[06/08 22:08:41    379s]               cpu = 0:00:00.2 real = 0:00:00.0 mem = 1402.9M
[06/08 22:08:41    379s] OPERPROF: Finished npPlace at level 1, CPU:0.160, REAL:0.152, MEM:1402.9M
[06/08 22:08:41    379s] Move report: Timing Driven Placement moves 622 insts, mean move: 2.98 um, max move: 19.56 um
[06/08 22:08:41    379s] 	Max move on inst (U575): (11.59, 38.08) --> (28.35, 40.88)
[06/08 22:08:41    379s] no activity file in design. spp won't run.
[06/08 22:08:41    379s] OPERPROF: Starting IPDeleteSPData at level 1, MEM:1402.9M
[06/08 22:08:41    379s] OPERPROF:   Starting spSectionHeadInit at level 2, MEM:1402.9M
[06/08 22:08:41    379s] OPERPROF:   Finished spSectionHeadInit at level 2, CPU:0.000, REAL:0.000, MEM:1402.9M
[06/08 22:08:41    379s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1402.9M
[06/08 22:08:41    379s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1402.9M
[06/08 22:08:41    379s] OPERPROF: Finished IPDeleteSPData at level 1, CPU:0.000, REAL:0.001, MEM:1402.9M
[06/08 22:08:41    379s] 
[06/08 22:08:41    379s] Finished Incremental Placement (cpu=0:00:00.6, real=0:00:00.0, mem=1402.9M)
[06/08 22:08:41    379s] **WARN: (IMPSP-9025):	No scan chain specified/traced.
[06/08 22:08:41    379s] Type 'man IMPSP-9025' for more detail.
[06/08 22:08:41    379s] CongRepair sets shifter mode to gplace
[06/08 22:08:41    379s] OPERPROF: Starting RefinePlace2 at level 1, MEM:1402.9M
[06/08 22:08:41    379s] OPERPROF:   Starting RefinePlaceInit at level 2, MEM:1402.9M
[06/08 22:08:41    379s] OPERPROF:     Starting DPlace-Init at level 3, MEM:1402.9M
[06/08 22:08:41    379s] #spOpts: N=45 minPadR=1.1 mergeVia=F 
[06/08 22:08:41    379s] All LLGs are deleted
[06/08 22:08:41    379s] OPERPROF:       Starting spSiteCleanup(true) at level 4, MEM:1402.9M
[06/08 22:08:41    379s] OPERPROF:       Finished spSiteCleanup(true) at level 4, CPU:0.010, REAL:0.000, MEM:1402.9M
[06/08 22:08:41    379s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:1402.9M
[06/08 22:08:41    379s] OPERPROF:         Starting spiInitFpSiteArr at level 5, MEM:1402.9M
[06/08 22:08:41    379s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[06/08 22:08:41    379s] Fast DP-INIT is on for default
[06/08 22:08:41    379s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[06/08 22:08:41    379s] OPERPROF:         Finished spiInitFpSiteArr at level 5, CPU:0.000, REAL:0.005, MEM:1403.7M
[06/08 22:08:41    379s] OPERPROF:         Starting CMU at level 5, MEM:1403.7M
[06/08 22:08:41    379s] OPERPROF:         Finished CMU at level 5, CPU:0.000, REAL:0.000, MEM:1403.7M
[06/08 22:08:41    379s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:0.000, REAL:0.005, MEM:1403.7M
[06/08 22:08:41    379s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1403.7MB).
[06/08 22:08:41    379s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.010, REAL:0.007, MEM:1403.7M
[06/08 22:08:41    379s] OPERPROF:   Finished RefinePlaceInit at level 2, CPU:0.010, REAL:0.007, MEM:1403.7M
[06/08 22:08:41    379s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.11176.9
[06/08 22:08:41    379s] OPERPROF:   Starting RefinePlace at level 2, MEM:1403.7M
[06/08 22:08:41    379s] *** Starting refinePlace (0:06:20 mem=1403.7M) ***
[06/08 22:08:41    379s] Total net bbox length = 5.936e+03 (3.248e+03 2.688e+03) (ext = 1.847e+03)
[06/08 22:08:41    379s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[06/08 22:08:41    379s] OPERPROF:     Starting RefinePlace2 at level 3, MEM:1403.7M
[06/08 22:08:41    379s] Starting refinePlace ...
[06/08 22:08:41    379s] ** Cut row section cpu time 0:00:00.0.
[06/08 22:08:41    379s]    Spread Effort: high, pre-route mode, useDDP on.
[06/08 22:08:41    379s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=1403.7MB) @(0:06:20 - 0:06:20).
[06/08 22:08:41    379s] Move report: preRPlace moves 622 insts, mean move: 0.41 um, max move: 1.48 um
[06/08 22:08:41    379s] 	Max move on inst (acc_reg_out_reg[20]): (49.18, 23.43) --> (48.45, 22.68)
[06/08 22:08:41    379s] 	Length: 20 sites, height: 1 rows, site name: FreePDK45_38x28_10R_NP_162NW_34O, cell type: DFFR_X1
[06/08 22:08:41    379s] wireLenOptFixPriorityInst 0 inst fixed
[06/08 22:08:41    379s] Placement tweakage begins.
[06/08 22:08:41    379s] wire length = 6.602e+03
[06/08 22:08:41    379s] wire length = 6.413e+03
[06/08 22:08:41    379s] Placement tweakage ends.
[06/08 22:08:41    379s] Move report: tweak moves 118 insts, mean move: 1.14 um, max move: 4.94 um
[06/08 22:08:41    379s] 	Max move on inst (U644): (46.93, 38.08) --> (51.87, 38.08)
[06/08 22:08:41    379s] 
[06/08 22:08:41    379s] Running Spiral with 1 thread in Normal Mode  fetchWidth=8 
[06/08 22:08:41    379s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[06/08 22:08:41    379s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=1403.7MB) @(0:06:20 - 0:06:20).
[06/08 22:08:41    379s] Move report: Detail placement moves 622 insts, mean move: 0.59 um, max move: 5.17 um
[06/08 22:08:41    379s] 	Max move on inst (U644): (47.02, 37.77) --> (51.87, 38.08)
[06/08 22:08:41    379s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1403.7MB
[06/08 22:08:41    379s] Statistics of distance of Instance movement in refine placement:
[06/08 22:08:41    379s]   maximum (X+Y) =         5.17 um
[06/08 22:08:41    379s]   inst (U644) with max move: (47.0175, 37.7665) -> (51.87, 38.08)
[06/08 22:08:41    379s]   mean    (X+Y) =         0.59 um
[06/08 22:08:41    379s] Summary Report:
[06/08 22:08:41    379s] Instances move: 622 (out of 622 movable)
[06/08 22:08:41    379s] Instances flipped: 0
[06/08 22:08:41    379s] Mean displacement: 0.59 um
[06/08 22:08:41    379s] Max displacement: 5.17 um (Instance: U644) (47.0175, 37.7665) -> (51.87, 38.08)
[06/08 22:08:41    379s] 	Length: 3 sites, height: 1 rows, site name: FreePDK45_38x28_10R_NP_162NW_34O, cell type: NAND2_X1
[06/08 22:08:41    379s] Total instances moved : 622
[06/08 22:08:41    379s] OPERPROF:     Finished RefinePlace2 at level 3, CPU:0.040, REAL:0.038, MEM:1403.7M
[06/08 22:08:41    379s] Total net bbox length = 5.852e+03 (3.134e+03 2.718e+03) (ext = 1.853e+03)
[06/08 22:08:41    379s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1403.7MB
[06/08 22:08:41    379s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=1403.7MB) @(0:06:20 - 0:06:20).
[06/08 22:08:41    379s] *** Finished refinePlace (0:06:20 mem=1403.7M) ***
[06/08 22:08:41    379s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.11176.9
[06/08 22:08:41    379s] OPERPROF:   Finished RefinePlace at level 2, CPU:0.040, REAL:0.040, MEM:1403.7M
[06/08 22:08:41    379s] OPERPROF: Finished RefinePlace2 at level 1, CPU:0.050, REAL:0.048, MEM:1403.7M
[06/08 22:08:41    379s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:1403.7M
[06/08 22:08:41    379s] Starting Early Global Route congestion estimation: mem = 1403.7M
[06/08 22:08:41    379s] (I)       Started Loading and Dumping File ( Curr Mem: 1403.65 MB )
[06/08 22:08:41    379s] (I)       Reading DB...
[06/08 22:08:41    379s] (I)       Read data from FE... (mem=1403.7M)
[06/08 22:08:41    379s] (I)       Read nodes and places... (mem=1403.7M)
[06/08 22:08:41    379s] (I)       Done Read nodes and places (cpu=0.000s, mem=1403.7M)
[06/08 22:08:41    379s] (I)       Read nets... (mem=1403.7M)
[06/08 22:08:41    379s] (I)       Done Read nets (cpu=0.000s, mem=1403.7M)
[06/08 22:08:41    379s] (I)       Done Read data from FE (cpu=0.000s, mem=1403.7M)
[06/08 22:08:41    379s] (I)       before initializing RouteDB syMemory usage = 1403.7 MB
[06/08 22:08:41    379s] (I)       == Non-default Options ==
[06/08 22:08:41    379s] (I)       Maximum routing layer                              : 10
[06/08 22:08:41    379s] (I)       Use non-blocking free Dbs wires                    : false
[06/08 22:08:41    379s] (I)       Counted 1186 PG shapes. We will not process PG shapes layer by layer.
[06/08 22:08:41    379s] (I)       Use row-based GCell size
[06/08 22:08:41    379s] (I)       GCell unit size  : 2800
[06/08 22:08:41    379s] (I)       GCell multiplier : 1
[06/08 22:08:41    379s] (I)       build grid graph
[06/08 22:08:41    379s] (I)       build grid graph start
[06/08 22:08:41    379s] [NR-eGR] Track table information for default rule: 
[06/08 22:08:41    379s] [NR-eGR] metal1 has no routable track
[06/08 22:08:41    379s] [NR-eGR] metal2 has single uniform track structure
[06/08 22:08:41    379s] [NR-eGR] metal3 has single uniform track structure
[06/08 22:08:41    379s] [NR-eGR] metal4 has single uniform track structure
[06/08 22:08:41    379s] [NR-eGR] metal5 has single uniform track structure
[06/08 22:08:41    379s] [NR-eGR] metal6 has single uniform track structure
[06/08 22:08:41    379s] [NR-eGR] metal7 has single uniform track structure
[06/08 22:08:41    379s] [NR-eGR] metal8 has single uniform track structure
[06/08 22:08:41    379s] [NR-eGR] metal9 has single uniform track structure
[06/08 22:08:41    379s] [NR-eGR] metal10 has single uniform track structure
[06/08 22:08:41    379s] (I)       build grid graph end
[06/08 22:08:41    379s] (I)       ===========================================================================
[06/08 22:08:41    379s] (I)       == Report All Rule Vias ==
[06/08 22:08:41    379s] (I)       ===========================================================================
[06/08 22:08:41    379s] (I)        Via Rule : (Default)
[06/08 22:08:41    379s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[06/08 22:08:41    379s] (I)       ---------------------------------------------------------------------------
[06/08 22:08:41    379s] (I)        1    9 : via1_8                      9 : via1_8                   
[06/08 22:08:41    379s] (I)        2   10 : via2_8                     10 : via2_8                   
[06/08 22:08:41    379s] (I)        3   19 : via3_2                     19 : via3_2                   
[06/08 22:08:41    379s] (I)        4   22 : via4_0                     22 : via4_0                   
[06/08 22:08:41    379s] (I)        5   23 : via5_0                     23 : via5_0                   
[06/08 22:08:41    379s] (I)        6   24 : via6_0                     24 : via6_0                   
[06/08 22:08:41    379s] (I)        7   25 : via7_0                     25 : via7_0                   
[06/08 22:08:41    379s] (I)        8   26 : via8_0                     26 : via8_0                   
[06/08 22:08:41    379s] (I)        9   27 : via9_0                     27 : via9_0                   
[06/08 22:08:41    379s] (I)       ===========================================================================
[06/08 22:08:41    379s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 1403.65 MB )
[06/08 22:08:41    379s] (I)       Num PG vias on layer 2 : 0
[06/08 22:08:41    379s] (I)       Num PG vias on layer 3 : 0
[06/08 22:08:41    379s] (I)       Num PG vias on layer 4 : 0
[06/08 22:08:41    379s] (I)       Num PG vias on layer 5 : 0
[06/08 22:08:41    379s] (I)       Num PG vias on layer 6 : 0
[06/08 22:08:41    379s] (I)       Num PG vias on layer 7 : 0
[06/08 22:08:41    379s] (I)       Num PG vias on layer 8 : 0
[06/08 22:08:41    379s] (I)       Num PG vias on layer 9 : 0
[06/08 22:08:41    379s] (I)       Num PG vias on layer 10 : 0
[06/08 22:08:41    379s] [NR-eGR] Read 2094 PG shapes
[06/08 22:08:41    379s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1403.65 MB )
[06/08 22:08:41    379s] [NR-eGR] #Routing Blockages  : 0
[06/08 22:08:41    379s] [NR-eGR] #Instance Blockages : 0
[06/08 22:08:41    379s] [NR-eGR] #PG Blockages       : 2094
[06/08 22:08:41    379s] [NR-eGR] #Halo Blockages     : 0
[06/08 22:08:41    379s] [NR-eGR] #Boundary Blockages : 0
[06/08 22:08:41    379s] (I)       Design has 0 blackboxes considered as all layer blockages.
[06/08 22:08:41    379s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[06/08 22:08:41    379s] (I)       readDataFromPlaceDB
[06/08 22:08:41    379s] (I)       Read net information..
[06/08 22:08:41    379s] [NR-eGR] Read numTotalNets=732  numIgnoredNets=0
[06/08 22:08:41    379s] (I)       Read testcase time = 0.000 seconds
[06/08 22:08:41    379s] 
[06/08 22:08:41    379s] (I)       early_global_route_priority property id does not exist.
[06/08 22:08:41    379s] (I)       Start initializing grid graph
[06/08 22:08:41    379s] (I)       Early Global GCell Via Threshold calculated based on cut spacing = 
[06/08 22:08:41    379s] (I)       End initializing grid graph
[06/08 22:08:41    379s] (I)       Model blockages into capacity
[06/08 22:08:41    379s] (I)       Read Num Blocks=2094  Num Prerouted Wires=0  Num CS=0
[06/08 22:08:41    379s] (I)       Started Modeling ( Curr Mem: 1403.65 MB )
[06/08 22:08:41    379s] (I)       Layer 1 (V) : #blockages 240 : #preroutes 0
[06/08 22:08:41    379s] (I)       Layer 2 (H) : #blockages 240 : #preroutes 0
[06/08 22:08:41    379s] (I)       Layer 3 (V) : #blockages 240 : #preroutes 0
[06/08 22:08:41    379s] (I)       Layer 4 (H) : #blockages 240 : #preroutes 0
[06/08 22:08:41    379s] (I)       Layer 5 (V) : #blockages 240 : #preroutes 0
[06/08 22:08:41    379s] (I)       Layer 6 (H) : #blockages 240 : #preroutes 0
[06/08 22:08:41    379s] (I)       Layer 7 (V) : #blockages 240 : #preroutes 0
[06/08 22:08:41    379s] (I)       Layer 8 (H) : #blockages 264 : #preroutes 0
[06/08 22:08:41    379s] (I)       Layer 9 (V) : #blockages 150 : #preroutes 0
[06/08 22:08:41    379s] (I)       Finished Modeling ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1403.65 MB )
[06/08 22:08:41    379s] (I)       -- layer congestion ratio --
[06/08 22:08:41    379s] (I)       Layer 1 : 0.100000
[06/08 22:08:41    379s] (I)       Layer 2 : 0.700000
[06/08 22:08:41    379s] (I)       Layer 3 : 0.700000
[06/08 22:08:41    379s] (I)       Layer 4 : 0.700000
[06/08 22:08:41    379s] (I)       Layer 5 : 0.700000
[06/08 22:08:41    379s] (I)       Layer 6 : 0.700000
[06/08 22:08:41    379s] (I)       Layer 7 : 0.700000
[06/08 22:08:41    379s] (I)       Layer 8 : 0.700000
[06/08 22:08:41    379s] (I)       Layer 9 : 0.700000
[06/08 22:08:41    379s] (I)       Layer 10 : 0.700000
[06/08 22:08:41    379s] (I)       ----------------------------
[06/08 22:08:41    379s] (I)       Number of ignored nets = 0
[06/08 22:08:41    379s] (I)       Number of fixed nets = 0.  Ignored: Yes
[06/08 22:08:41    379s] (I)       Number of clock nets = 1.  Ignored: No
[06/08 22:08:41    379s] (I)       Number of analog nets = 0.  Ignored: Yes
[06/08 22:08:41    379s] (I)       Number of special nets = 0.  Ignored: Yes
[06/08 22:08:41    379s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[06/08 22:08:41    379s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[06/08 22:08:41    379s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[06/08 22:08:41    379s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[06/08 22:08:41    379s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[06/08 22:08:41    379s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[06/08 22:08:41    379s] (I)       Before initializing Early Global Route syMemory usage = 1403.7 MB
[06/08 22:08:41    379s] (I)       Ndr track 0 does not exist
[06/08 22:08:41    379s] (I)       ---------------------Grid Graph Info--------------------
[06/08 22:08:41    379s] (I)       Routing area        : (0, 0) - (126540, 104720)
[06/08 22:08:41    379s] (I)       Core area           : (20140, 20160) - (106400, 84560)
[06/08 22:08:41    379s] (I)       Site width          :   380  (dbu)
[06/08 22:08:41    379s] (I)       Row height          :  2800  (dbu)
[06/08 22:08:41    379s] (I)       GCell width         :  2800  (dbu)
[06/08 22:08:41    379s] (I)       GCell height        :  2800  (dbu)
[06/08 22:08:41    379s] (I)       Grid                :    45    38    10
[06/08 22:08:41    379s] (I)       Layer numbers       :     1     2     3     4     5     6     7     8     9    10
[06/08 22:08:41    379s] (I)       Vertical capacity   :     0  2800     0  2800     0  2800     0  2800     0  2800
[06/08 22:08:41    379s] (I)       Horizontal capacity :     0     0  2800     0  2800     0  2800     0  2800     0
[06/08 22:08:41    379s] (I)       Default wire width  :   140   140   140   280   280   280   800   800  1600  1600
[06/08 22:08:41    379s] (I)       Default wire space  :   130   140   140   280   280   280   800   800  1600  1600
[06/08 22:08:41    379s] (I)       Default wire pitch  :   270   280   280   560   560   560  1600  1600  3200  3200
[06/08 22:08:41    379s] (I)       Default pitch size  :   270   380   280   560   560   560  1680  1680  3200  3360
[06/08 22:08:41    379s] (I)       First track coord   :     0   190   140   730   700   730  1820  1850  4300  3530
[06/08 22:08:41    379s] (I)       Num tracks per GCell: 10.37  7.37 10.00  5.00  5.00  5.00  1.67  1.67  0.88  0.83
[06/08 22:08:41    379s] (I)       Total num of tracks :     0   333   374   225   186   225    62    74    32    37
[06/08 22:08:41    379s] (I)       Num of masks        :     1     1     1     1     1     1     1     1     1     1
[06/08 22:08:41    379s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0     0     0
[06/08 22:08:41    379s] (I)       --------------------------------------------------------
[06/08 22:08:41    379s] 
[06/08 22:08:41    379s] [NR-eGR] ============ Routing rule table ============
[06/08 22:08:41    379s] [NR-eGR] Rule id: 0  Nets: 732 
[06/08 22:08:41    379s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[06/08 22:08:41    379s] (I)       Pitch:  L1=270  L2=380  L3=280  L4=560  L5=560  L6=560  L7=1680  L8=1680  L9=3200  L10=3360
[06/08 22:08:41    379s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1
[06/08 22:08:41    379s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1
[06/08 22:08:41    379s] [NR-eGR] ========================================
[06/08 22:08:41    379s] [NR-eGR] 
[06/08 22:08:41    379s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[06/08 22:08:41    379s] (I)       blocked tracks on layer2 : = 2592 / 12654 (20.48%)
[06/08 22:08:41    379s] (I)       blocked tracks on layer3 : = 552 / 16830 (3.28%)
[06/08 22:08:41    379s] (I)       blocked tracks on layer4 : = 1896 / 8550 (22.18%)
[06/08 22:08:41    379s] (I)       blocked tracks on layer5 : = 600 / 8370 (7.17%)
[06/08 22:08:41    379s] (I)       blocked tracks on layer6 : = 2112 / 8550 (24.70%)
[06/08 22:08:41    379s] (I)       blocked tracks on layer7 : = 675 / 2790 (24.19%)
[06/08 22:08:41    379s] (I)       blocked tracks on layer8 : = 888 / 2812 (31.58%)
[06/08 22:08:41    379s] (I)       blocked tracks on layer9 : = 982 / 1440 (68.19%)
[06/08 22:08:41    379s] (I)       blocked tracks on layer10 : = 765 / 1406 (54.41%)
[06/08 22:08:41    379s] (I)       After initializing Early Global Route syMemory usage = 1403.7 MB
[06/08 22:08:41    379s] (I)       Finished Loading and Dumping File ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1403.65 MB )
[06/08 22:08:41    379s] (I)       Reset routing kernel
[06/08 22:08:41    379s] (I)       Started Global Routing ( Curr Mem: 1403.65 MB )
[06/08 22:08:41    379s] (I)       ============= Initialization =============
[06/08 22:08:41    379s] (I)       totalPins=2205  totalGlobalPin=2070 (93.88%)
[06/08 22:08:41    379s] (I)       Started Net group 1 ( Curr Mem: 1403.65 MB )
[06/08 22:08:41    379s] (I)       Started Build MST ( Curr Mem: 1403.65 MB )
[06/08 22:08:41    379s] (I)       Generate topology with single threads
[06/08 22:08:41    379s] (I)       Finished Build MST ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1403.65 MB )
[06/08 22:08:41    379s] (I)       total 2D Cap : 56508 = (26808 H, 29700 V)
[06/08 22:08:41    379s] [NR-eGR] Layer group 1: route 732 net(s) in layer range [2, 10]
[06/08 22:08:41    379s] (I)       
[06/08 22:08:41    379s] (I)       ============  Phase 1a Route ============
[06/08 22:08:41    379s] (I)       Started Phase 1a ( Curr Mem: 1403.65 MB )
[06/08 22:08:41    379s] (I)       Started Pattern routing ( Curr Mem: 1403.65 MB )
[06/08 22:08:41    379s] (I)       Finished Pattern routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1403.65 MB )
[06/08 22:08:41    379s] (I)       Usage: 4409 = (2331 H, 2078 V) = (8.70% H, 7.00% V) = (3.263e+03um H, 2.909e+03um V)
[06/08 22:08:41    379s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1403.65 MB )
[06/08 22:08:41    379s] (I)       
[06/08 22:08:41    379s] (I)       ============  Phase 1b Route ============
[06/08 22:08:41    379s] (I)       Started Phase 1b ( Curr Mem: 1403.65 MB )
[06/08 22:08:41    379s] (I)       Usage: 4409 = (2331 H, 2078 V) = (8.70% H, 7.00% V) = (3.263e+03um H, 2.909e+03um V)
[06/08 22:08:41    379s] (I)       Overflow of layer group 1: 0.10% H + 0.00% V. EstWL: 6.172600e+03um
[06/08 22:08:41    379s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1403.65 MB )
[06/08 22:08:41    379s] (I)       
[06/08 22:08:41    379s] (I)       ============  Phase 1c Route ============
[06/08 22:08:41    379s] (I)       Started Phase 1c ( Curr Mem: 1403.65 MB )
[06/08 22:08:41    379s] (I)       Usage: 4409 = (2331 H, 2078 V) = (8.70% H, 7.00% V) = (3.263e+03um H, 2.909e+03um V)
[06/08 22:08:41    379s] (I)       Finished Phase 1c ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1403.65 MB )
[06/08 22:08:41    379s] (I)       
[06/08 22:08:41    379s] (I)       ============  Phase 1d Route ============
[06/08 22:08:41    379s] (I)       Started Phase 1d ( Curr Mem: 1403.65 MB )
[06/08 22:08:41    379s] (I)       Usage: 4409 = (2331 H, 2078 V) = (8.70% H, 7.00% V) = (3.263e+03um H, 2.909e+03um V)
[06/08 22:08:41    379s] (I)       Finished Phase 1d ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1403.65 MB )
[06/08 22:08:41    379s] (I)       
[06/08 22:08:41    379s] (I)       ============  Phase 1e Route ============
[06/08 22:08:41    379s] (I)       Started Phase 1e ( Curr Mem: 1403.65 MB )
[06/08 22:08:41    379s] (I)       Started Route legalization ( Curr Mem: 1403.65 MB )
[06/08 22:08:41    379s] (I)       Finished Route legalization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1403.65 MB )
[06/08 22:08:41    379s] (I)       Usage: 4409 = (2331 H, 2078 V) = (8.70% H, 7.00% V) = (3.263e+03um H, 2.909e+03um V)
[06/08 22:08:41    379s] [NR-eGR] Early Global Route overflow of layer group 1: 0.10% H + 0.00% V. EstWL: 6.172600e+03um
[06/08 22:08:41    379s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1403.65 MB )
[06/08 22:08:41    379s] (I)       Started Layer assignment ( Curr Mem: 1403.65 MB )
[06/08 22:08:41    379s] (I)       Current Layer assignment [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1403.65 MB )
[06/08 22:08:41    379s] (I)       Running layer assignment with 1 threads
[06/08 22:08:41    379s] (I)       Finished Layer assignment ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1403.65 MB )
[06/08 22:08:41    379s] (I)       Finished Net group 1 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1403.65 MB )
[06/08 22:08:41    379s] (I)       
[06/08 22:08:41    379s] (I)       ============  Phase 1l Route ============
[06/08 22:08:41    379s] (I)       Started Phase 1l ( Curr Mem: 1403.65 MB )
[06/08 22:08:41    379s] (I)       Finished Phase 1l ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1403.65 MB )
[06/08 22:08:41    379s] (I)       
[06/08 22:08:41    379s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[06/08 22:08:41    379s] [NR-eGR]                        OverCon            
[06/08 22:08:41    379s] [NR-eGR]                         #Gcell     %Gcell
[06/08 22:08:41    379s] [NR-eGR]       Layer                (1)    OverCon 
[06/08 22:08:41    379s] [NR-eGR] ----------------------------------------------
[06/08 22:08:41    379s] [NR-eGR]  metal1  (1)         0( 0.00%)   ( 0.00%) 
[06/08 22:08:41    379s] [NR-eGR]  metal2  (2)         2( 0.12%)   ( 0.12%) 
[06/08 22:08:41    379s] [NR-eGR]  metal3  (3)         1( 0.06%)   ( 0.06%) 
[06/08 22:08:41    379s] [NR-eGR]  metal4  (4)         0( 0.00%)   ( 0.00%) 
[06/08 22:08:41    379s] [NR-eGR]  metal5  (5)         0( 0.00%)   ( 0.00%) 
[06/08 22:08:41    379s] [NR-eGR]  metal6  (6)         0( 0.00%)   ( 0.00%) 
[06/08 22:08:41    379s] [NR-eGR]  metal7  (7)         0( 0.00%)   ( 0.00%) 
[06/08 22:08:41    379s] [NR-eGR]  metal8  (8)         0( 0.00%)   ( 0.00%) 
[06/08 22:08:41    379s] [NR-eGR]  metal9  (9)         0( 0.00%)   ( 0.00%) 
[06/08 22:08:41    379s] [NR-eGR] metal10 (10)         0( 0.00%)   ( 0.00%) 
[06/08 22:08:41    379s] [NR-eGR] ----------------------------------------------
[06/08 22:08:41    379s] [NR-eGR] Total                3( 0.02%)   ( 0.02%) 
[06/08 22:08:41    379s] [NR-eGR] 
[06/08 22:08:41    379s] (I)       Finished Global Routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1403.65 MB )
[06/08 22:08:41    379s] (I)       total 2D Cap : 57072 = (26893 H, 30179 V)
[06/08 22:08:41    379s] [NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[06/08 22:08:41    379s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[06/08 22:08:41    379s] Early Global Route congestion estimation runtime: 0.01 seconds, mem = 1403.7M
[06/08 22:08:41    379s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:0.010, REAL:0.009, MEM:1403.7M
[06/08 22:08:41    379s] OPERPROF: Starting HotSpotCal at level 1, MEM:1403.7M
[06/08 22:08:41    379s] [hotspot] +------------+---------------+---------------+
[06/08 22:08:41    379s] [hotspot] |            |   max hotspot | total hotspot |
[06/08 22:08:41    379s] [hotspot] +------------+---------------+---------------+
[06/08 22:08:41    379s] [hotspot] | normalized |          0.00 |          0.00 |
[06/08 22:08:41    379s] [hotspot] +------------+---------------+---------------+
[06/08 22:08:41    379s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[06/08 22:08:41    379s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[06/08 22:08:41    379s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.000, REAL:0.000, MEM:1403.7M
[06/08 22:08:41    379s] OPERPROF: Starting GP-eGR-Wiring-Phae2 at level 1, MEM:1403.7M
[06/08 22:08:41    379s] Starting Early Global Route wiring: mem = 1403.7M
[06/08 22:08:41    379s] (I)       ============= track Assignment ============
[06/08 22:08:41    379s] (I)       Started Extract Global 3D Wires ( Curr Mem: 1403.65 MB )
[06/08 22:08:41    379s] (I)       Finished Extract Global 3D Wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1403.65 MB )
[06/08 22:08:41    379s] (I)       Started Track Assignment ( Curr Mem: 1403.65 MB )
[06/08 22:08:41    379s] (I)       Initialize Track Assignment ( max pin layer : 11 )
[06/08 22:08:41    379s] (I)       Running track assignment with 1 threads
[06/08 22:08:41    379s] (I)       Current Track Assignment [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1403.65 MB )
[06/08 22:08:41    379s] (I)       Run Multi-thread track assignment
[06/08 22:08:41    379s] (I)       Finished Track Assignment ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1403.65 MB )
[06/08 22:08:41    379s] [NR-eGR] Started Export DB wires ( Curr Mem: 1403.65 MB )
[06/08 22:08:41    379s] [NR-eGR] Started Export all nets ( Curr Mem: 1403.65 MB )
[06/08 22:08:41    379s] [NR-eGR] Finished Export all nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1403.65 MB )
[06/08 22:08:41    379s] [NR-eGR] Started Set wire vias ( Curr Mem: 1403.65 MB )
[06/08 22:08:41    379s] [NR-eGR] Finished Set wire vias ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1403.65 MB )
[06/08 22:08:41    379s] [NR-eGR] Finished Export DB wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1403.65 MB )
[06/08 22:08:41    379s] [NR-eGR] --------------------------------------------------------------------------
[06/08 22:08:41    379s] [NR-eGR] metal1  (1F) length: 0.000000e+00um, number of vias: 2205
[06/08 22:08:41    379s] [NR-eGR] metal2  (2V) length: 1.595575e+03um, number of vias: 2668
[06/08 22:08:41    379s] [NR-eGR] metal3  (3H) length: 3.018650e+03um, number of vias: 836
[06/08 22:08:41    379s] [NR-eGR] metal4  (4V) length: 1.358770e+03um, number of vias: 62
[06/08 22:08:41    379s] [NR-eGR] metal5  (5H) length: 4.478050e+02um, number of vias: 56
[06/08 22:08:41    379s] [NR-eGR] metal6  (6V) length: 3.176200e+02um, number of vias: 0
[06/08 22:08:41    379s] [NR-eGR] metal7  (7H) length: 0.000000e+00um, number of vias: 0
[06/08 22:08:41    379s] [NR-eGR] metal8  (8V) length: 0.000000e+00um, number of vias: 0
[06/08 22:08:41    379s] [NR-eGR] metal9  (9H) length: 0.000000e+00um, number of vias: 0
[06/08 22:08:41    379s] [NR-eGR] metal10 (10V) length: 0.000000e+00um, number of vias: 0
[06/08 22:08:41    379s] [NR-eGR] Total length: 6.738420e+03um, number of vias: 5827
[06/08 22:08:41    379s] [NR-eGR] --------------------------------------------------------------------------
[06/08 22:08:41    379s] [NR-eGR] Total eGR-routed clock nets wire length: 1.585200e+02um 
[06/08 22:08:41    379s] [NR-eGR] --------------------------------------------------------------------------
[06/08 22:08:41    379s] Early Global Route wiring runtime: 0.01 seconds, mem = 1403.7M
[06/08 22:08:41    379s] OPERPROF: Finished GP-eGR-Wiring-Phae2 at level 1, CPU:0.010, REAL:0.011, MEM:1403.7M
[06/08 22:08:41    379s] 0 delay mode for cte disabled.
[06/08 22:08:41    379s] SKP cleared!
[06/08 22:08:41    379s] 
[06/08 22:08:41    379s] *** Finished incrementalPlace (cpu=0:00:00.7, real=0:00:00.0)***
[06/08 22:08:41    379s] All LLGs are deleted
[06/08 22:08:41    379s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1403.7M
[06/08 22:08:41    379s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1403.7M
[06/08 22:08:41    379s] Start to check current routing status for nets...
[06/08 22:08:41    379s] All nets are already routed correctly.
[06/08 22:08:41    379s] End to check current routing status for nets (mem=1403.7M)
[06/08 22:08:41    379s] Extraction called for design 'tile_pe' of instances=622 and nets=734 using extraction engine 'preRoute' .
[06/08 22:08:41    379s] PreRoute RC Extraction called for design tile_pe.
[06/08 22:08:41    379s] RC Extraction called in multi-corner(1) mode.
[06/08 22:08:41    379s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[06/08 22:08:41    379s] Type 'man IMPEXT-6197' for more detail.
[06/08 22:08:41    379s] RCMode: PreRoute
[06/08 22:08:41    379s]       RC Corner Indexes            0   
[06/08 22:08:41    379s] Capacitance Scaling Factor   : 1.00000 
[06/08 22:08:41    379s] Resistance Scaling Factor    : 1.00000 
[06/08 22:08:41    379s] Clock Cap. Scaling Factor    : 1.00000 
[06/08 22:08:41    379s] Clock Res. Scaling Factor    : 1.00000 
[06/08 22:08:41    379s] Shrink Factor                : 1.00000
[06/08 22:08:41    379s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[06/08 22:08:41    379s] LayerId::1 widthSet size::1
[06/08 22:08:41    379s] LayerId::2 widthSet size::1
[06/08 22:08:41    379s] LayerId::3 widthSet size::1
[06/08 22:08:41    379s] LayerId::4 widthSet size::1
[06/08 22:08:41    379s] LayerId::5 widthSet size::1
[06/08 22:08:41    379s] LayerId::6 widthSet size::1
[06/08 22:08:41    379s] LayerId::7 widthSet size::1
[06/08 22:08:41    379s] LayerId::8 widthSet size::1
[06/08 22:08:41    379s] LayerId::9 widthSet size::1
[06/08 22:08:41    379s] LayerId::10 widthSet size::1
[06/08 22:08:41    379s] Updating RC grid for preRoute extraction ...
[06/08 22:08:41    379s] Initializing multi-corner resistance tables ...
[06/08 22:08:41    379s] {RT default_rc_corner 0 10 10 {4 1} {7 0} {9 0} 3}
[06/08 22:08:41    379s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.274385 ; uaWl: 1.000000 ; uaWlH: 0.315236 ; aWlH: 0.000000 ; Pmax: 0.856800 ; wcR: 0.535700 ; newSi: 0.095200 ; pMod: 80 ; 
[06/08 22:08:41    379s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1403.652M)
[06/08 22:08:41    379s] Compute RC Scale Done ...
[06/08 22:08:41    379s] **optDesign ... cpu = 0:00:06, real = 0:00:06, mem = 1159.7M, totSessionCpu=0:06:20 **
[06/08 22:08:41    379s] #################################################################################
[06/08 22:08:41    379s] # Design Stage: PreRoute
[06/08 22:08:41    379s] # Design Name: tile_pe
[06/08 22:08:41    379s] # Design Mode: 45nm
[06/08 22:08:41    379s] # Analysis Mode: MMMC Non-OCV 
[06/08 22:08:41    379s] # Parasitics Mode: No SPEF/RCDB
[06/08 22:08:41    379s] # Signoff Settings: SI Off 
[06/08 22:08:41    379s] #################################################################################
[06/08 22:08:41    379s] Calculate delays in BcWc mode...
[06/08 22:08:41    379s] Topological Sorting (REAL = 0:00:00.0, MEM = 1407.7M, InitMEM = 1407.7M)
[06/08 22:08:41    379s] Start delay calculation (fullDC) (1 T). (MEM=1407.68)
[06/08 22:08:41    379s] End AAE Lib Interpolated Model. (MEM=1423.88 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[06/08 22:08:42    379s] Total number of fetched objects 765
[06/08 22:08:42    379s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[06/08 22:08:42    379s] End delay calculation. (MEM=1439.57 CPU=0:00:00.1 REAL=0:00:01.0)
[06/08 22:08:42    379s] End delay calculation (fullDC). (MEM=1439.57 CPU=0:00:00.1 REAL=0:00:01.0)
[06/08 22:08:42    379s] *** CDM Built up (cpu=0:00:00.1  real=0:00:01.0  mem= 1439.6M) ***
[06/08 22:08:42    379s] *** Timing NOT met, worst failing slack is -0.000
[06/08 22:08:42    379s] *** Check timing (0:00:00.0)
[06/08 22:08:42    379s] Deleting Lib Analyzer.
[06/08 22:08:42    379s] Begin: GigaOpt Optimization in WNS mode
[06/08 22:08:42    379s] GigaOpt Checkpoint: Internal optTiming -maxLocalDensity 1.0 -maxLocalDensityForHardenOpt 0.92 -numThreads 1 -preCTS -wtns -integratedAreaOpt -pgMode all -ipoTgtSlackCoef 1.5 -effTgtSlackCoef 1 -nativePathGroupFlow -NDROptEffortAuto -usefulSkew
[06/08 22:08:42    379s] Info: 1 clock net  excluded from IPO operation.
[06/08 22:08:42    379s] *** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:06:20.0/2:07:23.0 (0.0), mem = 1439.6M
[06/08 22:08:42    379s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.11176.19
[06/08 22:08:42    379s] PhyDesignGrid: maxLocalDensity 1.00, TinyGridDensity 1000.00 TinyGridSize 10.0
[06/08 22:08:42    379s] ### Creating PhyDesignMc. totSessionCpu=0:06:20 mem=1439.6M
[06/08 22:08:42    379s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[06/08 22:08:42    379s] OPERPROF: Starting DPlace-Init at level 1, MEM:1439.6M
[06/08 22:08:42    379s] #spOpts: N=45 minPadR=1.1 
[06/08 22:08:42    379s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1439.6M
[06/08 22:08:42    379s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1439.6M
[06/08 22:08:42    379s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[06/08 22:08:42    379s] Fast DP-INIT is on for default
[06/08 22:08:42    379s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[06/08 22:08:42    379s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.000, REAL:0.005, MEM:1471.6M
[06/08 22:08:42    379s] OPERPROF:     Starting CMU at level 3, MEM:1471.6M
[06/08 22:08:42    379s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:1471.6M
[06/08 22:08:42    379s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.000, REAL:0.005, MEM:1471.6M
[06/08 22:08:42    379s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1471.6MB).
[06/08 22:08:42    379s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.006, MEM:1471.6M
[06/08 22:08:42    379s] TotalInstCnt at PhyDesignMc Initialization: 622
[06/08 22:08:42    379s] ### Creating PhyDesignMc, finished. totSessionCpu=0:06:20 mem=1471.6M
[06/08 22:08:42    379s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:08:42    379s] 
[06/08 22:08:42    379s] Creating Lib Analyzer ...
[06/08 22:08:42    379s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:08:42    380s] Total number of usable buffers from Lib Analyzer: 9 ( CLKBUF_X1 BUF_X1 CLKBUF_X2 BUF_X2 CLKBUF_X3 BUF_X4 BUF_X8 BUF_X16 BUF_X32)
[06/08 22:08:42    380s] Total number of usable inverters from Lib Analyzer: 6 ( INV_X1 INV_X2 INV_X4 INV_X8 INV_X16 INV_X32)
[06/08 22:08:42    380s] Total number of usable delay cells from Lib Analyzer: 0 ()
[06/08 22:08:42    380s] 
[06/08 22:08:42    380s] {RT default_rc_corner 0 10 10 {4 1} {7 0} {9 0} 3}
[06/08 22:08:42    380s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:06:20 mem=1471.6M
[06/08 22:08:42    380s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:06:20 mem=1471.6M
[06/08 22:08:42    380s] Creating Lib Analyzer, finished. 
[06/08 22:08:42    380s] 
[06/08 22:08:42    380s] #optDebug: {2, 1.000, 0.8500} {3, 0.503, 0.8500} {4, 0.503, 0.8500} {4, 0.503, 0.8500} {4, 0.503, 0.8500} {7, 0.130, 0.8500} {8, 0.043, 0.8500} {9, 0.043, 0.8500} {10, 0.022, 0.8500} 
[06/08 22:08:42    380s] ### Creating LA Mngr. totSessionCpu=0:06:20 mem=1471.6M
[06/08 22:08:42    380s] ### Creating LA Mngr, finished. totSessionCpu=0:06:20 mem=1471.6M
[06/08 22:08:44    381s] *info: 1 clock net excluded
[06/08 22:08:44    381s] *info: 2 special nets excluded.
[06/08 22:08:44    381s] *info: 2 no-driver nets excluded.
[06/08 22:08:44    382s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeSetupOpt.11176.2
[06/08 22:08:44    382s] PathGroup :  reg2reg  TargetSlack : 0.0084 
[06/08 22:08:44    382s] ** GigaOpt Optimizer WNS Slack -0.000 TNS Slack -0.000 Density 68.01
[06/08 22:08:44    382s] Optimizer WNS Pass 0
[06/08 22:08:44    382s] OptDebug: Start of Optimizer WNS Pass 0: default* WNS 0.193 TNS 0.000; reg2reg* WNS -0.000 TNS -0.000; HEPG WNS -0.000 TNS -0.000; all paths WNS -0.000 TNS -0.000
[06/08 22:08:44    382s] CCOptDebug: Start of Optimizer WNS Pass 0: reg2reg* WNS -0.000ns TNS -0.000ns; HEPG WNS -0.000ns TNS -0.000ns; all paths WNS -0.000ns TNS -0.000ns; Real time 0:13:40
[06/08 22:08:44    382s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1490.7M
[06/08 22:08:44    382s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:1490.7M
[06/08 22:08:44    382s] Active Path Group: reg2reg  
[06/08 22:08:44    382s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+------------------------+
[06/08 22:08:44    382s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|       End Point        |
[06/08 22:08:44    382s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+------------------------+
[06/08 22:08:44    382s] |  -0.000|   -0.000|  -0.000|   -0.000|    68.01%|   0:00:00.0| 1490.7M|     worst|  reg2reg| acc_reg_out_reg[6]/D   |
[06/08 22:08:44    382s] |   0.008|    0.008|   0.000|    0.000|    68.15%|   0:00:00.0| 1500.2M|     worst|  reg2reg| acc_reg_out_reg[19]/D  |
[06/08 22:08:44    382s] |   0.013|    0.013|   0.000|    0.000|    68.17%|   0:00:00.0| 1500.2M|        NA|       NA| NA                     |
[06/08 22:08:44    382s] |   0.013|    0.013|   0.000|    0.000|    68.17%|   0:00:00.0| 1500.2M|     worst|       NA| NA                     |
[06/08 22:08:44    382s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+------------------------+
[06/08 22:08:44    382s] 
[06/08 22:08:44    382s] *** Finish Core Optimize Step (cpu=0:00:00.1 real=0:00:00.0 mem=1500.2M) ***
[06/08 22:08:44    382s] 
[06/08 22:08:44    382s] *** Finished Optimize Step Cumulative (cpu=0:00:00.1 real=0:00:00.0 mem=1500.2M) ***
[06/08 22:08:44    382s] OptDebug: End of Optimizer WNS Pass 0: default* WNS 0.205 TNS 0.000; reg2reg* WNS 0.013 TNS 0.000; HEPG WNS 0.013 TNS 0.000; all paths WNS 0.013 TNS 0.000
[06/08 22:08:44    382s] CCOptDebug: End of Optimizer WNS Pass 0: reg2reg* WNS 0.013ns TNS 0.000ns; HEPG WNS 0.013ns TNS 0.000ns; all paths WNS 0.013ns TNS 0.000ns; Real time 0:13:40
[06/08 22:08:44    382s] ** GigaOpt Optimizer WNS Slack 0.013 TNS Slack 0.000 Density 68.17
[06/08 22:08:44    382s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeUpdate.11176.2
[06/08 22:08:44    382s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:1500.2M
[06/08 22:08:44    382s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1500.2M
[06/08 22:08:44    382s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:1500.2M
[06/08 22:08:44    382s] OPERPROF:       Starting CMU at level 4, MEM:1500.2M
[06/08 22:08:44    382s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.000, MEM:1500.2M
[06/08 22:08:44    382s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.000, REAL:0.003, MEM:1500.2M
[06/08 22:08:44    382s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.000, REAL:0.004, MEM:1500.2M
[06/08 22:08:44    382s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.000, REAL:0.004, MEM:1500.2M
[06/08 22:08:44    382s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.11176.10
[06/08 22:08:44    382s] OPERPROF: Starting RefinePlace at level 1, MEM:1500.2M
[06/08 22:08:44    382s] *** Starting refinePlace (0:06:23 mem=1500.2M) ***
[06/08 22:08:44    382s] Total net bbox length = 5.853e+03 (3.134e+03 2.719e+03) (ext = 1.853e+03)
[06/08 22:08:44    382s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[06/08 22:08:44    382s] OPERPROF:   Starting RefinePlace/incrNP at level 2, MEM:1500.2M
[06/08 22:08:44    382s] OPERPROF:     Starting Cal-LLG-Density-Map at level 3, MEM:1500.2M
[06/08 22:08:44    382s] OPERPROF:     Finished Cal-LLG-Density-Map at level 3, CPU:0.010, REAL:0.000, MEM:1500.2M
[06/08 22:08:44    382s] default core: bins with density > 0.750 =  0.00 % ( 0 / 12 )
[06/08 22:08:44    382s] Density distribution unevenness ratio = 3.563%
[06/08 22:08:44    382s] RPlace IncrNP Skipped
[06/08 22:08:44    382s] [CPU] RefinePlace/IncrNP (cpu=0:00:00.0, real=0:00:00.0, mem=1500.2MB) @(0:06:23 - 0:06:23).
[06/08 22:08:44    382s] OPERPROF:   Finished RefinePlace/incrNP at level 2, CPU:0.010, REAL:0.000, MEM:1500.2M
[06/08 22:08:44    382s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:1500.2M
[06/08 22:08:44    382s] Starting refinePlace ...
[06/08 22:08:44    382s] ** Cut row section cpu time 0:00:00.0.
[06/08 22:08:44    382s]    Spread Effort: high, pre-route mode, useDDP on.
[06/08 22:08:44    382s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=1500.2MB) @(0:06:23 - 0:06:23).
[06/08 22:08:44    382s] Move report: preRPlace moves 7 insts, mean move: 0.19 um, max move: 0.19 um
[06/08 22:08:44    382s] 	Max move on inst (FE_RC_3_0): (20.71, 28.28) --> (20.52, 28.28)
[06/08 22:08:44    382s] 	Length: 2 sites, height: 1 rows, site name: FreePDK45_38x28_10R_NP_162NW_34O, cell type: INV_X1
[06/08 22:08:44    382s] wireLenOptFixPriorityInst 0 inst fixed
[06/08 22:08:44    382s] 
[06/08 22:08:44    382s] Running Spiral with 1 thread in Normal Mode  fetchWidth=8 
[06/08 22:08:44    382s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[06/08 22:08:44    382s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=1500.2MB) @(0:06:23 - 0:06:23).
[06/08 22:08:44    382s] Move report: Detail placement moves 7 insts, mean move: 0.19 um, max move: 0.19 um
[06/08 22:08:44    382s] 	Max move on inst (FE_RC_3_0): (20.71, 28.28) --> (20.52, 28.28)
[06/08 22:08:44    382s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1500.2MB
[06/08 22:08:44    382s] Statistics of distance of Instance movement in refine placement:
[06/08 22:08:44    382s]   maximum (X+Y) =         0.19 um
[06/08 22:08:44    382s]   inst (FE_RC_3_0) with max move: (20.71, 28.28) -> (20.52, 28.28)
[06/08 22:08:44    382s]   mean    (X+Y) =         0.19 um
[06/08 22:08:44    382s] Summary Report:
[06/08 22:08:44    382s] Instances move: 7 (out of 623 movable)
[06/08 22:08:44    382s] Instances flipped: 0
[06/08 22:08:44    382s] Mean displacement: 0.19 um
[06/08 22:08:44    382s] Max displacement: 0.19 um (Instance: FE_RC_3_0) (20.71, 28.28) -> (20.52, 28.28)
[06/08 22:08:44    382s] 	Length: 2 sites, height: 1 rows, site name: FreePDK45_38x28_10R_NP_162NW_34O, cell type: INV_X1
[06/08 22:08:44    382s] Total instances moved : 7
[06/08 22:08:44    382s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.010, REAL:0.011, MEM:1500.2M
[06/08 22:08:44    382s] Total net bbox length = 5.854e+03 (3.134e+03 2.719e+03) (ext = 1.853e+03)
[06/08 22:08:44    382s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1500.2MB
[06/08 22:08:44    382s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=1500.2MB) @(0:06:23 - 0:06:23).
[06/08 22:08:44    382s] *** Finished refinePlace (0:06:23 mem=1500.2M) ***
[06/08 22:08:44    382s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.11176.10
[06/08 22:08:44    382s] OPERPROF: Finished RefinePlace at level 1, CPU:0.020, REAL:0.014, MEM:1500.2M
[06/08 22:08:44    382s] *** maximum move = 0.19 um ***
[06/08 22:08:44    382s] *** Finished re-routing un-routed nets (1500.2M) ***
[06/08 22:08:44    382s] OPERPROF: Starting DPlace-Init at level 1, MEM:1500.2M
[06/08 22:08:44    382s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1500.2M
[06/08 22:08:44    382s] OPERPROF:     Starting CMU at level 3, MEM:1500.2M
[06/08 22:08:44    382s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:1500.2M
[06/08 22:08:44    382s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.003, MEM:1500.2M
[06/08 22:08:44    382s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.004, MEM:1500.2M
[06/08 22:08:44    382s] 
[06/08 22:08:44    382s] *** Finish Physical Update (cpu=0:00:00.0 real=0:00:00.0 mem=1500.2M) ***
[06/08 22:08:44    382s] GigaOpt Checkpoint: Intermediate DB Saving Point afterUpdate.11176.2
[06/08 22:08:44    382s] ** GigaOpt Optimizer WNS Slack 0.013 TNS Slack 0.000 Density 68.17
[06/08 22:08:44    382s] Bottom Preferred Layer:
[06/08 22:08:44    382s]     None
[06/08 22:08:44    382s] Via Pillar Rule:
[06/08 22:08:44    382s]     None
[06/08 22:08:44    382s] 
[06/08 22:08:44    382s] *** Finish pre-CTS Setup Fixing (cpu=0:00:00.2 real=0:00:00.0 mem=1500.2M) ***
[06/08 22:08:44    382s] 
[06/08 22:08:44    382s] GigaOpt Checkpoint: Intermediate DB Saving Point afterSetupOpt.11176.2
[06/08 22:08:44    382s] TotalInstCnt at PhyDesignMc Destruction: 623
[06/08 22:08:44    382s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.11176.19
[06/08 22:08:44    382s] *** SetupOpt [finish] : cpu/real = 0:00:02.7/0:00:02.7 (1.0), totSession cpu/real = 0:06:22.7/2:07:25.7 (0.1), mem = 1481.1M
[06/08 22:08:44    382s] 
[06/08 22:08:44    382s] =============================================================================================
[06/08 22:08:44    382s]  Step TAT Report for WnsOpt #2
[06/08 22:08:44    382s] =============================================================================================
[06/08 22:08:44    382s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[06/08 22:08:44    382s] ---------------------------------------------------------------------------------------------
[06/08 22:08:44    382s] [ RefinePlace            ]      1   0:00:00.0  (   1.2 % )     0:00:00.0 /  0:00:00.0    0.9
[06/08 22:08:44    382s] [ SlackTraversorInit     ]      2   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.0
[06/08 22:08:44    382s] [ LibAnalyzerInit        ]      1   0:00:00.2  (   8.4 % )     0:00:00.2 /  0:00:00.2    1.0
[06/08 22:08:44    382s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[06/08 22:08:44    382s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    1.3
[06/08 22:08:44    382s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.1 % )     0:00:00.2 /  0:00:00.2    1.0
[06/08 22:08:44    382s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[06/08 22:08:44    382s] [ TransformInit          ]      1   0:00:02.3  (  84.2 % )     0:00:02.3 /  0:00:02.3    1.0
[06/08 22:08:44    382s] [ OptSingleIteration     ]      2   0:00:00.0  (   0.1 % )     0:00:00.1 /  0:00:00.1    0.9
[06/08 22:08:44    382s] [ OptGetWeight           ]      2   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[06/08 22:08:44    382s] [ OptEval                ]      2   0:00:00.0  (   1.8 % )     0:00:00.0 /  0:00:00.1    1.0
[06/08 22:08:44    382s] [ OptCommit              ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0   20.5
[06/08 22:08:44    382s] [ IncrTimingUpdate       ]      6   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    1.1
[06/08 22:08:44    382s] [ PostCommitDelayCalc    ]      3   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[06/08 22:08:44    382s] [ SetupOptGetWorkingSet  ]      6   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[06/08 22:08:44    382s] [ SetupOptGetActiveNode  ]      6   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[06/08 22:08:44    382s] [ SetupOptSlackGraph     ]      2   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[06/08 22:08:44    382s] [ MISC                   ]          0:00:00.1  (   2.6 % )     0:00:00.1 /  0:00:00.1    1.3
[06/08 22:08:44    382s] ---------------------------------------------------------------------------------------------
[06/08 22:08:44    382s]  WnsOpt #2 TOTAL                    0:00:02.7  ( 100.0 % )     0:00:02.7 /  0:00:02.7    1.0
[06/08 22:08:44    382s] ---------------------------------------------------------------------------------------------
[06/08 22:08:44    382s] 
[06/08 22:08:44    382s] End: GigaOpt Optimization in WNS mode
[06/08 22:08:44    382s] *** Timing Is met
[06/08 22:08:44    382s] *** Check timing (0:00:00.0)
[06/08 22:08:44    382s] GigaOpt Checkpoint: Internal reclaim -numThreads 1 -customPhyUpdate -ensureOneAreaReclaim -force -svrReclaim -rtrShortNets -preCTS -tgtSlackMult 2 -wtns -noRouteTypeResizePolish -noViewPrune -nativePathGroupFlow
[06/08 22:08:44    382s] Info: 1 clock net  excluded from IPO operation.
[06/08 22:08:44    382s] ### Creating LA Mngr. totSessionCpu=0:06:23 mem=1437.1M
[06/08 22:08:44    382s] ### Creating LA Mngr, finished. totSessionCpu=0:06:23 mem=1437.1M
[06/08 22:08:44    382s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[06/08 22:08:44    382s] ### Creating PhyDesignMc. totSessionCpu=0:06:23 mem=1456.2M
[06/08 22:08:44    382s] OPERPROF: Starting DPlace-Init at level 1, MEM:1456.2M
[06/08 22:08:44    382s] #spOpts: N=45 minPadR=1.1 mergeVia=F 
[06/08 22:08:44    382s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1456.2M
[06/08 22:08:44    382s] OPERPROF:     Starting CMU at level 3, MEM:1456.2M
[06/08 22:08:44    382s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:1456.2M
[06/08 22:08:44    382s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.000, REAL:0.003, MEM:1456.2M
[06/08 22:08:44    382s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1456.2MB).
[06/08 22:08:44    382s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.000, REAL:0.004, MEM:1456.2M
[06/08 22:08:44    382s] TotalInstCnt at PhyDesignMc Initialization: 623
[06/08 22:08:44    382s] ### Creating PhyDesignMc, finished. totSessionCpu=0:06:23 mem=1456.2M
[06/08 22:08:44    382s] Begin: Area Reclaim Optimization
[06/08 22:08:44    382s] *** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:06:22.7/2:07:25.7 (0.1), mem = 1456.2M
[06/08 22:08:44    382s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.11176.20
[06/08 22:08:44    382s] 
[06/08 22:08:44    382s] #optDebug: {2, 1.000, 0.8500} {3, 0.503, 0.8500} {4, 0.503, 0.8500} {4, 0.503, 0.8500} {4, 0.503, 0.8500} {7, 0.130, 0.5393} {8, 0.043, 0.4444} {9, 0.043, 0.4444} {10, 0.022, 0.4220} 
[06/08 22:08:44    382s] ### Creating LA Mngr. totSessionCpu=0:06:23 mem=1456.2M
[06/08 22:08:44    382s] ### Creating LA Mngr, finished. totSessionCpu=0:06:23 mem=1456.2M
[06/08 22:08:45    382s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1456.2M
[06/08 22:08:45    382s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:1456.2M
[06/08 22:08:45    382s] Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 68.17
[06/08 22:08:45    382s] +----------+---------+--------+--------+------------+--------+
[06/08 22:08:45    382s] | Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[06/08 22:08:45    382s] +----------+---------+--------+--------+------------+--------+
[06/08 22:08:45    382s] |    68.17%|        -|   0.000|   0.000|   0:00:00.0| 1456.2M|
[06/08 22:08:45    382s] #optDebug: <stH: 1.4000 MiSeL: 36.8535>
[06/08 22:08:45    382s] |    68.17%|        0|   0.000|   0.000|   0:00:00.0| 1456.2M|
[06/08 22:08:45    383s] |    68.17%|        0|   0.000|   0.000|   0:00:00.0| 1475.2M|
[06/08 22:08:45    383s] |    68.13%|        2|   0.000|   0.000|   0:00:00.0| 1498.8M|
[06/08 22:08:45    383s] |    68.13%|        0|   0.000|   0.000|   0:00:00.0| 1498.8M|
[06/08 22:08:45    383s] #optDebug: <stH: 1.4000 MiSeL: 36.8535>
[06/08 22:08:45    383s] |    68.13%|        0|   0.000|   0.000|   0:00:00.0| 1498.8M|
[06/08 22:08:45    383s] +----------+---------+--------+--------+------------+--------+
[06/08 22:08:45    383s] Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 68.13
[06/08 22:08:45    383s] 
[06/08 22:08:45    383s] ** Summary: Restruct = 0 Buffer Deletion = 0 Declone = 0 Resize = 2 **
[06/08 22:08:45    383s] --------------------------------------------------------------
[06/08 22:08:45    383s] |                                   | Total     | Sequential |
[06/08 22:08:45    383s] --------------------------------------------------------------
[06/08 22:08:45    383s] | Num insts resized                 |       2  |       0    |
[06/08 22:08:45    383s] | Num insts undone                  |       0  |       0    |
[06/08 22:08:45    383s] | Num insts Downsized               |       2  |       0    |
[06/08 22:08:45    383s] | Num insts Samesized               |       0  |       0    |
[06/08 22:08:45    383s] | Num insts Upsized                 |       0  |       0    |
[06/08 22:08:45    383s] | Num multiple commits+uncommits    |       0  |       -    |
[06/08 22:08:45    383s] --------------------------------------------------------------
[06/08 22:08:45    383s] Bottom Preferred Layer:
[06/08 22:08:45    383s]     None
[06/08 22:08:45    383s] Via Pillar Rule:
[06/08 22:08:45    383s]     None
[06/08 22:08:45    383s] End: Core Area Reclaim Optimization (cpu = 0:00:00.3) (real = 0:00:01.0) **
[06/08 22:08:45    383s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:1498.8M
[06/08 22:08:45    383s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1498.8M
[06/08 22:08:45    383s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:1498.8M
[06/08 22:08:45    383s] OPERPROF:       Starting CMU at level 4, MEM:1498.8M
[06/08 22:08:45    383s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.000, MEM:1498.8M
[06/08 22:08:45    383s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.010, REAL:0.003, MEM:1498.8M
[06/08 22:08:45    383s] OPERPROF:     Starting PlacementFarEyeInit at level 3, MEM:1498.8M
[06/08 22:08:45    383s] OPERPROF:     Finished PlacementFarEyeInit at level 3, CPU:0.000, REAL:0.000, MEM:1498.8M
[06/08 22:08:45    383s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.010, REAL:0.004, MEM:1498.8M
[06/08 22:08:45    383s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.010, REAL:0.004, MEM:1498.8M
[06/08 22:08:45    383s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.11176.11
[06/08 22:08:45    383s] OPERPROF: Starting RefinePlace at level 1, MEM:1498.8M
[06/08 22:08:45    383s] *** Starting refinePlace (0:06:23 mem=1498.8M) ***
[06/08 22:08:45    383s] Total net bbox length = 5.854e+03 (3.134e+03 2.719e+03) (ext = 1.853e+03)
[06/08 22:08:45    383s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[06/08 22:08:45    383s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:1498.8M
[06/08 22:08:45    383s] Starting refinePlace ...
[06/08 22:08:45    383s] 
[06/08 22:08:45    383s] Running Spiral with 1 thread in Normal Mode  fetchWidth=8 
[06/08 22:08:45    383s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[06/08 22:08:45    383s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=1498.8MB) @(0:06:23 - 0:06:23).
[06/08 22:08:45    383s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[06/08 22:08:45    383s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1498.8MB
[06/08 22:08:45    383s] Statistics of distance of Instance movement in refine placement:
[06/08 22:08:45    383s]   maximum (X+Y) =         0.00 um
[06/08 22:08:45    383s]   mean    (X+Y) =         0.00 um
[06/08 22:08:45    383s] Summary Report:
[06/08 22:08:45    383s] Instances move: 0 (out of 623 movable)
[06/08 22:08:45    383s] Instances flipped: 0
[06/08 22:08:45    383s] Mean displacement: 0.00 um
[06/08 22:08:45    383s] Max displacement: 0.00 um 
[06/08 22:08:45    383s] Total instances moved : 0
[06/08 22:08:45    383s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.010, REAL:0.008, MEM:1498.8M
[06/08 22:08:45    383s] Total net bbox length = 5.854e+03 (3.134e+03 2.719e+03) (ext = 1.853e+03)
[06/08 22:08:45    383s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1498.8MB
[06/08 22:08:45    383s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=1498.8MB) @(0:06:23 - 0:06:23).
[06/08 22:08:45    383s] *** Finished refinePlace (0:06:23 mem=1498.8M) ***
[06/08 22:08:45    383s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.11176.11
[06/08 22:08:45    383s] OPERPROF: Finished RefinePlace at level 1, CPU:0.010, REAL:0.010, MEM:1498.8M
[06/08 22:08:45    383s] *** maximum move = 0.00 um ***
[06/08 22:08:45    383s] *** Finished re-routing un-routed nets (1498.8M) ***
[06/08 22:08:45    383s] OPERPROF: Starting DPlace-Init at level 1, MEM:1498.8M
[06/08 22:08:45    383s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1498.8M
[06/08 22:08:45    383s] OPERPROF:     Starting CMU at level 3, MEM:1498.8M
[06/08 22:08:45    383s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:1498.8M
[06/08 22:08:45    383s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.003, MEM:1498.8M
[06/08 22:08:45    383s] OPERPROF:   Starting PlacementFarEyeInit at level 2, MEM:1498.8M
[06/08 22:08:45    383s] OPERPROF:   Finished PlacementFarEyeInit at level 2, CPU:0.000, REAL:0.000, MEM:1498.8M
[06/08 22:08:45    383s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.005, MEM:1498.8M
[06/08 22:08:45    383s] 
[06/08 22:08:45    383s] *** Finish Physical Update (cpu=0:00:00.0 real=0:00:00.0 mem=1498.8M) ***
[06/08 22:08:45    383s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.11176.20
[06/08 22:08:45    383s] *** AreaOpt [finish] : cpu/real = 0:00:00.4/0:00:00.4 (1.0), totSession cpu/real = 0:06:23.1/2:07:26.0 (0.1), mem = 1498.8M
[06/08 22:08:45    383s] 
[06/08 22:08:45    383s] =============================================================================================
[06/08 22:08:45    383s]  Step TAT Report for AreaOpt #6
[06/08 22:08:45    383s] =============================================================================================
[06/08 22:08:45    383s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[06/08 22:08:45    383s] ---------------------------------------------------------------------------------------------
[06/08 22:08:45    383s] [ RefinePlace            ]      1   0:00:00.0  (   7.9 % )     0:00:00.0 /  0:00:00.0    1.0
[06/08 22:08:45    383s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    0.0
[06/08 22:08:45    383s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[06/08 22:08:45    383s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    5.1
[06/08 22:08:45    383s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[06/08 22:08:45    383s] [ OptSingleIteration     ]      5   0:00:00.0  (   1.6 % )     0:00:00.0 /  0:00:00.1    1.1
[06/08 22:08:45    383s] [ OptGetWeight           ]     72   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.0
[06/08 22:08:45    383s] [ OptEval                ]     72   0:00:00.0  (   7.7 % )     0:00:00.0 /  0:00:00.0    1.1
[06/08 22:08:45    383s] [ OptCommit              ]     72   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[06/08 22:08:45    383s] [ IncrTimingUpdate       ]      2   0:00:00.0  (   1.5 % )     0:00:00.0 /  0:00:00.0    1.9
[06/08 22:08:45    383s] [ PostCommitDelayCalc    ]     73   0:00:00.0  (   1.2 % )     0:00:00.0 /  0:00:00.0    2.3
[06/08 22:08:45    383s] [ MISC                   ]          0:00:00.3  (  78.4 % )     0:00:00.3 /  0:00:00.3    1.0
[06/08 22:08:45    383s] ---------------------------------------------------------------------------------------------
[06/08 22:08:45    383s]  AreaOpt #6 TOTAL                   0:00:00.4  ( 100.0 % )     0:00:00.4 /  0:00:00.4    1.0
[06/08 22:08:45    383s] ---------------------------------------------------------------------------------------------
[06/08 22:08:45    383s] 
[06/08 22:08:45    383s] TotalInstCnt at PhyDesignMc Destruction: 623
[06/08 22:08:45    383s] End: Area Reclaim Optimization (cpu=0:00:00, real=0:00:01, mem=1437.75M, totSessionCpu=0:06:23).
[06/08 22:08:45    383s] **INFO: Flow update: Design timing is met.
[06/08 22:08:45    383s] Begin: GigaOpt postEco DRV Optimization
[06/08 22:08:45    383s] GigaOpt Checkpoint: Internal optDRV -inPostEcoStage -smallScaleFixing -maxIter 3 -max_tran -max_cap -maxLocalDensity 0.98 -numThreads 1 -preCTS
[06/08 22:08:45    383s] Info: 1 clock net  excluded from IPO operation.
[06/08 22:08:45    383s] *** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:06:23.1/2:07:26.1 (0.1), mem = 1437.8M
[06/08 22:08:45    383s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.11176.21
[06/08 22:08:45    383s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[06/08 22:08:45    383s] ### Creating PhyDesignMc. totSessionCpu=0:06:23 mem=1437.8M
[06/08 22:08:45    383s] OPERPROF: Starting DPlace-Init at level 1, MEM:1437.8M
[06/08 22:08:45    383s] #spOpts: N=45 minPadR=1.1 mergeVia=F 
[06/08 22:08:45    383s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1437.8M
[06/08 22:08:45    383s] OPERPROF:     Starting CMU at level 3, MEM:1437.8M
[06/08 22:08:45    383s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:1437.8M
[06/08 22:08:45    383s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.000, REAL:0.003, MEM:1437.8M
[06/08 22:08:45    383s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1437.8MB).
[06/08 22:08:45    383s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.000, REAL:0.004, MEM:1437.8M
[06/08 22:08:45    383s] TotalInstCnt at PhyDesignMc Initialization: 623
[06/08 22:08:45    383s] ### Creating PhyDesignMc, finished. totSessionCpu=0:06:23 mem=1437.8M
[06/08 22:08:45    383s] 
[06/08 22:08:45    383s] #optDebug: {2, 1.000, 0.8500} {3, 0.503, 0.8431} {4, 0.503, 0.8431} {4, 0.503, 0.8431} {4, 0.503, 0.8431} {7, 0.130, 0.4315} {8, 0.043, 0.3555} {9, 0.043, 0.3555} {10, 0.022, 0.3376} 
[06/08 22:08:45    383s] ### Creating LA Mngr. totSessionCpu=0:06:23 mem=1437.8M
[06/08 22:08:45    383s] ### Creating LA Mngr, finished. totSessionCpu=0:06:23 mem=1437.8M
[06/08 22:08:45    383s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1456.8M
[06/08 22:08:45    383s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:1456.8M
[06/08 22:08:45    383s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[06/08 22:08:45    383s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[06/08 22:08:45    383s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[06/08 22:08:45    383s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[06/08 22:08:45    383s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[06/08 22:08:45    383s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[06/08 22:08:45    383s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0.01|     0.00|       0|       0|       0|  68.13|          |         |
[06/08 22:08:45    383s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[06/08 22:08:45    383s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0.01|     0.00|       0|       0|       0|  68.13| 0:00:00.0|  1456.8M|
[06/08 22:08:45    383s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[06/08 22:08:45    383s] Bottom Preferred Layer:
[06/08 22:08:45    383s]     None
[06/08 22:08:45    383s] Via Pillar Rule:
[06/08 22:08:45    383s]     None
[06/08 22:08:45    383s] 
[06/08 22:08:45    383s] *** Finish DRV Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1456.8M) ***
[06/08 22:08:45    383s] 
[06/08 22:08:45    383s] TotalInstCnt at PhyDesignMc Destruction: 623
[06/08 22:08:45    383s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.11176.21
[06/08 22:08:45    383s] *** DrvOpt [finish] : cpu/real = 0:00:00.8/0:00:00.8 (1.0), totSession cpu/real = 0:06:23.9/2:07:26.9 (0.1), mem = 1437.8M
[06/08 22:08:45    383s] 
[06/08 22:08:45    383s] =============================================================================================
[06/08 22:08:45    383s]  Step TAT Report for DrvOpt #4
[06/08 22:08:45    383s] =============================================================================================
[06/08 22:08:45    383s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[06/08 22:08:45    383s] ---------------------------------------------------------------------------------------------
[06/08 22:08:45    383s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[06/08 22:08:45    383s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[06/08 22:08:45    383s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   0.7 % )     0:00:00.0 /  0:00:00.0    0.0
[06/08 22:08:45    383s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[06/08 22:08:45    383s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[06/08 22:08:45    383s] [ DrvFindVioNets         ]      2   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    4.1
[06/08 22:08:45    383s] [ DrvComputeSummary      ]      2   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[06/08 22:08:45    383s] [ MISC                   ]          0:00:00.8  (  98.4 % )     0:00:00.8 /  0:00:00.8    1.0
[06/08 22:08:45    383s] ---------------------------------------------------------------------------------------------
[06/08 22:08:45    383s]  DrvOpt #4 TOTAL                    0:00:00.8  ( 100.0 % )     0:00:00.8 /  0:00:00.8    1.0
[06/08 22:08:45    383s] ---------------------------------------------------------------------------------------------
[06/08 22:08:45    383s] 
[06/08 22:08:45    383s] End: GigaOpt postEco DRV Optimization
[06/08 22:08:45    383s] 
[06/08 22:08:45    383s] Active setup views:
[06/08 22:08:45    383s]  worst
[06/08 22:08:45    383s]   Dominating endpoints: 0
[06/08 22:08:45    383s]   Dominating TNS: -0.000
[06/08 22:08:45    383s] 
[06/08 22:08:45    383s] Extraction called for design 'tile_pe' of instances=623 and nets=735 using extraction engine 'preRoute' .
[06/08 22:08:45    383s] PreRoute RC Extraction called for design tile_pe.
[06/08 22:08:45    383s] RC Extraction called in multi-corner(1) mode.
[06/08 22:08:45    383s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[06/08 22:08:45    383s] Type 'man IMPEXT-6197' for more detail.
[06/08 22:08:45    383s] RCMode: PreRoute
[06/08 22:08:45    383s]       RC Corner Indexes            0   
[06/08 22:08:45    383s] Capacitance Scaling Factor   : 1.00000 
[06/08 22:08:45    383s] Resistance Scaling Factor    : 1.00000 
[06/08 22:08:45    383s] Clock Cap. Scaling Factor    : 1.00000 
[06/08 22:08:45    383s] Clock Res. Scaling Factor    : 1.00000 
[06/08 22:08:45    383s] Shrink Factor                : 1.00000
[06/08 22:08:45    383s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[06/08 22:08:45    383s] RC Grid backup saved.
[06/08 22:08:45    383s] LayerId::1 widthSet size::1
[06/08 22:08:45    383s] LayerId::2 widthSet size::1
[06/08 22:08:45    383s] LayerId::3 widthSet size::1
[06/08 22:08:45    383s] LayerId::4 widthSet size::1
[06/08 22:08:45    383s] LayerId::5 widthSet size::1
[06/08 22:08:45    383s] LayerId::6 widthSet size::1
[06/08 22:08:45    383s] LayerId::7 widthSet size::1
[06/08 22:08:45    383s] LayerId::8 widthSet size::1
[06/08 22:08:45    383s] LayerId::9 widthSet size::1
[06/08 22:08:45    383s] LayerId::10 widthSet size::1
[06/08 22:08:45    383s] Skipped RC grid update for preRoute extraction.
[06/08 22:08:45    383s] Initializing multi-corner resistance tables ...
[06/08 22:08:45    383s] {RT default_rc_corner 0 10 10 {4 1} {7 0} {9 0} 3}
[06/08 22:08:45    383s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.274385 ; uaWl: 0.000000 ; uaWlH: 0.000000 ; aWlH: 0.000000 ; Pmax: 0.856800 ; wcR: 0.535700 ; newSi: 0.095200 ; pMod: 80 ; 
[06/08 22:08:45    383s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1423.551M)
[06/08 22:08:45    383s] Skewing Data Summary (End_of_FINAL)
[06/08 22:08:46    383s] --------------------------------------------------
[06/08 22:08:46    383s]  Total skewed count:0
[06/08 22:08:46    383s] --------------------------------------------------
[06/08 22:08:46    383s] **WARN: (IMPPTN-1250):	Pin placement has been enabled on metal layer 1.
[06/08 22:08:46    383s] Type 'man IMPPTN-1250' for more detail.
[06/08 22:08:46    383s] [PSP]    Started Early Global Route kernel ( Curr Mem: 1423.55 MB )
[06/08 22:08:46    383s] (I)       Started Loading and Dumping File ( Curr Mem: 1423.55 MB )
[06/08 22:08:46    383s] (I)       Reading DB...
[06/08 22:08:46    383s] (I)       Read data from FE... (mem=1423.6M)
[06/08 22:08:46    383s] (I)       Read nodes and places... (mem=1423.6M)
[06/08 22:08:46    383s] (I)       Done Read nodes and places (cpu=0.000s, mem=1423.6M)
[06/08 22:08:46    383s] (I)       Read nets... (mem=1423.6M)
[06/08 22:08:46    383s] (I)       Done Read nets (cpu=0.000s, mem=1423.6M)
[06/08 22:08:46    383s] (I)       Done Read data from FE (cpu=0.000s, mem=1423.6M)
[06/08 22:08:46    383s] (I)       before initializing RouteDB syMemory usage = 1423.6 MB
[06/08 22:08:46    383s] (I)       == Non-default Options ==
[06/08 22:08:46    383s] (I)       Build term to term wires                           : false
[06/08 22:08:46    383s] (I)       Maximum routing layer                              : 10
[06/08 22:08:46    383s] (I)       Counted 1186 PG shapes. We will not process PG shapes layer by layer.
[06/08 22:08:46    383s] (I)       Use row-based GCell size
[06/08 22:08:46    383s] (I)       GCell unit size  : 2800
[06/08 22:08:46    383s] (I)       GCell multiplier : 1
[06/08 22:08:46    383s] (I)       build grid graph
[06/08 22:08:46    383s] (I)       build grid graph start
[06/08 22:08:46    383s] [NR-eGR] Track table information for default rule: 
[06/08 22:08:46    383s] [NR-eGR] metal1 has no routable track
[06/08 22:08:46    383s] [NR-eGR] metal2 has single uniform track structure
[06/08 22:08:46    383s] [NR-eGR] metal3 has single uniform track structure
[06/08 22:08:46    383s] [NR-eGR] metal4 has single uniform track structure
[06/08 22:08:46    383s] [NR-eGR] metal5 has single uniform track structure
[06/08 22:08:46    383s] [NR-eGR] metal6 has single uniform track structure
[06/08 22:08:46    383s] [NR-eGR] metal7 has single uniform track structure
[06/08 22:08:46    383s] [NR-eGR] metal8 has single uniform track structure
[06/08 22:08:46    383s] [NR-eGR] metal9 has single uniform track structure
[06/08 22:08:46    383s] [NR-eGR] metal10 has single uniform track structure
[06/08 22:08:46    383s] (I)       build grid graph end
[06/08 22:08:46    383s] (I)       ===========================================================================
[06/08 22:08:46    383s] (I)       == Report All Rule Vias ==
[06/08 22:08:46    383s] (I)       ===========================================================================
[06/08 22:08:46    383s] (I)        Via Rule : (Default)
[06/08 22:08:46    383s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[06/08 22:08:46    383s] (I)       ---------------------------------------------------------------------------
[06/08 22:08:46    383s] (I)        1    9 : via1_8                      9 : via1_8                   
[06/08 22:08:46    383s] (I)        2   10 : via2_8                     10 : via2_8                   
[06/08 22:08:46    383s] (I)        3   19 : via3_2                     19 : via3_2                   
[06/08 22:08:46    383s] (I)        4   22 : via4_0                     22 : via4_0                   
[06/08 22:08:46    383s] (I)        5   23 : via5_0                     23 : via5_0                   
[06/08 22:08:46    383s] (I)        6   24 : via6_0                     24 : via6_0                   
[06/08 22:08:46    383s] (I)        7   25 : via7_0                     25 : via7_0                   
[06/08 22:08:46    383s] (I)        8   26 : via8_0                     26 : via8_0                   
[06/08 22:08:46    383s] (I)        9   27 : via9_0                     27 : via9_0                   
[06/08 22:08:46    383s] (I)       ===========================================================================
[06/08 22:08:46    383s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 1423.55 MB )
[06/08 22:08:46    383s] (I)       Num PG vias on layer 2 : 0
[06/08 22:08:46    383s] (I)       Num PG vias on layer 3 : 0
[06/08 22:08:46    383s] (I)       Num PG vias on layer 4 : 0
[06/08 22:08:46    383s] (I)       Num PG vias on layer 5 : 0
[06/08 22:08:46    383s] (I)       Num PG vias on layer 6 : 0
[06/08 22:08:46    383s] (I)       Num PG vias on layer 7 : 0
[06/08 22:08:46    383s] (I)       Num PG vias on layer 8 : 0
[06/08 22:08:46    383s] (I)       Num PG vias on layer 9 : 0
[06/08 22:08:46    383s] (I)       Num PG vias on layer 10 : 0
[06/08 22:08:46    383s] [NR-eGR] Read 2094 PG shapes
[06/08 22:08:46    383s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1423.55 MB )
[06/08 22:08:46    383s] [NR-eGR] #Routing Blockages  : 0
[06/08 22:08:46    383s] [NR-eGR] #Instance Blockages : 0
[06/08 22:08:46    383s] [NR-eGR] #PG Blockages       : 2094
[06/08 22:08:46    383s] [NR-eGR] #Halo Blockages     : 0
[06/08 22:08:46    383s] [NR-eGR] #Boundary Blockages : 0
[06/08 22:08:46    383s] (I)       Design has 0 blackboxes considered as all layer blockages.
[06/08 22:08:46    383s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[06/08 22:08:46    383s] (I)       readDataFromPlaceDB
[06/08 22:08:46    383s] (I)       Read net information..
[06/08 22:08:46    383s] [NR-eGR] Read numTotalNets=733  numIgnoredNets=0
[06/08 22:08:46    383s] (I)       Read testcase time = 0.000 seconds
[06/08 22:08:46    383s] 
[06/08 22:08:46    383s] (I)       early_global_route_priority property id does not exist.
[06/08 22:08:46    383s] (I)       Start initializing grid graph
[06/08 22:08:46    383s] (I)       Early Global GCell Via Threshold calculated based on cut spacing = 
[06/08 22:08:46    383s] (I)       End initializing grid graph
[06/08 22:08:46    383s] (I)       Model blockages into capacity
[06/08 22:08:46    383s] (I)       Read Num Blocks=2094  Num Prerouted Wires=0  Num CS=0
[06/08 22:08:46    383s] (I)       Started Modeling ( Curr Mem: 1423.55 MB )
[06/08 22:08:46    383s] (I)       Layer 1 (V) : #blockages 240 : #preroutes 0
[06/08 22:08:46    383s] (I)       Layer 2 (H) : #blockages 240 : #preroutes 0
[06/08 22:08:46    383s] (I)       Layer 3 (V) : #blockages 240 : #preroutes 0
[06/08 22:08:46    383s] (I)       Layer 4 (H) : #blockages 240 : #preroutes 0
[06/08 22:08:46    383s] (I)       Layer 5 (V) : #blockages 240 : #preroutes 0
[06/08 22:08:46    383s] (I)       Layer 6 (H) : #blockages 240 : #preroutes 0
[06/08 22:08:46    383s] (I)       Layer 7 (V) : #blockages 240 : #preroutes 0
[06/08 22:08:46    383s] (I)       Layer 8 (H) : #blockages 264 : #preroutes 0
[06/08 22:08:46    383s] (I)       Layer 9 (V) : #blockages 150 : #preroutes 0
[06/08 22:08:46    383s] (I)       Finished Modeling ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1423.55 MB )
[06/08 22:08:46    383s] (I)       -- layer congestion ratio --
[06/08 22:08:46    383s] (I)       Layer 1 : 0.100000
[06/08 22:08:46    383s] (I)       Layer 2 : 0.700000
[06/08 22:08:46    383s] (I)       Layer 3 : 0.700000
[06/08 22:08:46    383s] (I)       Layer 4 : 0.700000
[06/08 22:08:46    383s] (I)       Layer 5 : 0.700000
[06/08 22:08:46    383s] (I)       Layer 6 : 0.700000
[06/08 22:08:46    383s] (I)       Layer 7 : 0.700000
[06/08 22:08:46    383s] (I)       Layer 8 : 0.700000
[06/08 22:08:46    383s] (I)       Layer 9 : 0.700000
[06/08 22:08:46    383s] (I)       Layer 10 : 0.700000
[06/08 22:08:46    383s] (I)       ----------------------------
[06/08 22:08:46    383s] (I)       Number of ignored nets = 0
[06/08 22:08:46    383s] (I)       Number of fixed nets = 0.  Ignored: Yes
[06/08 22:08:46    383s] (I)       Number of clock nets = 1.  Ignored: No
[06/08 22:08:46    383s] (I)       Number of analog nets = 0.  Ignored: Yes
[06/08 22:08:46    383s] (I)       Number of special nets = 0.  Ignored: Yes
[06/08 22:08:46    383s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[06/08 22:08:46    383s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[06/08 22:08:46    383s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[06/08 22:08:46    383s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[06/08 22:08:46    383s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[06/08 22:08:46    383s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[06/08 22:08:46    383s] (I)       Before initializing Early Global Route syMemory usage = 1423.6 MB
[06/08 22:08:46    383s] (I)       Ndr track 0 does not exist
[06/08 22:08:46    383s] (I)       ---------------------Grid Graph Info--------------------
[06/08 22:08:46    383s] (I)       Routing area        : (0, 0) - (126540, 104720)
[06/08 22:08:46    383s] (I)       Core area           : (20140, 20160) - (106400, 84560)
[06/08 22:08:46    383s] (I)       Site width          :   380  (dbu)
[06/08 22:08:46    383s] (I)       Row height          :  2800  (dbu)
[06/08 22:08:46    383s] (I)       GCell width         :  2800  (dbu)
[06/08 22:08:46    383s] (I)       GCell height        :  2800  (dbu)
[06/08 22:08:46    383s] (I)       Grid                :    45    38    10
[06/08 22:08:46    383s] (I)       Layer numbers       :     1     2     3     4     5     6     7     8     9    10
[06/08 22:08:46    383s] (I)       Vertical capacity   :     0  2800     0  2800     0  2800     0  2800     0  2800
[06/08 22:08:46    383s] (I)       Horizontal capacity :     0     0  2800     0  2800     0  2800     0  2800     0
[06/08 22:08:46    383s] (I)       Default wire width  :   140   140   140   280   280   280   800   800  1600  1600
[06/08 22:08:46    383s] (I)       Default wire space  :   130   140   140   280   280   280   800   800  1600  1600
[06/08 22:08:46    383s] (I)       Default wire pitch  :   270   280   280   560   560   560  1600  1600  3200  3200
[06/08 22:08:46    383s] (I)       Default pitch size  :   270   380   280   560   560   560  1680  1680  3200  3360
[06/08 22:08:46    383s] (I)       First track coord   :     0   190   140   730   700   730  1820  1850  4300  3530
[06/08 22:08:46    383s] (I)       Num tracks per GCell: 10.37  7.37 10.00  5.00  5.00  5.00  1.67  1.67  0.88  0.83
[06/08 22:08:46    383s] (I)       Total num of tracks :     0   333   374   225   186   225    62    74    32    37
[06/08 22:08:46    383s] (I)       Num of masks        :     1     1     1     1     1     1     1     1     1     1
[06/08 22:08:46    383s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0     0     0
[06/08 22:08:46    383s] (I)       --------------------------------------------------------
[06/08 22:08:46    383s] 
[06/08 22:08:46    383s] [NR-eGR] ============ Routing rule table ============
[06/08 22:08:46    383s] [NR-eGR] Rule id: 0  Nets: 733 
[06/08 22:08:46    383s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[06/08 22:08:46    383s] (I)       Pitch:  L1=270  L2=380  L3=280  L4=560  L5=560  L6=560  L7=1680  L8=1680  L9=3200  L10=3360
[06/08 22:08:46    383s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1
[06/08 22:08:46    383s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1
[06/08 22:08:46    383s] [NR-eGR] ========================================
[06/08 22:08:46    383s] [NR-eGR] 
[06/08 22:08:46    383s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[06/08 22:08:46    383s] (I)       blocked tracks on layer2 : = 2592 / 12654 (20.48%)
[06/08 22:08:46    383s] (I)       blocked tracks on layer3 : = 552 / 16830 (3.28%)
[06/08 22:08:46    383s] (I)       blocked tracks on layer4 : = 1896 / 8550 (22.18%)
[06/08 22:08:46    383s] (I)       blocked tracks on layer5 : = 600 / 8370 (7.17%)
[06/08 22:08:46    383s] (I)       blocked tracks on layer6 : = 2112 / 8550 (24.70%)
[06/08 22:08:46    383s] (I)       blocked tracks on layer7 : = 675 / 2790 (24.19%)
[06/08 22:08:46    383s] (I)       blocked tracks on layer8 : = 888 / 2812 (31.58%)
[06/08 22:08:46    383s] (I)       blocked tracks on layer9 : = 982 / 1440 (68.19%)
[06/08 22:08:46    383s] (I)       blocked tracks on layer10 : = 765 / 1406 (54.41%)
[06/08 22:08:46    383s] (I)       After initializing Early Global Route syMemory usage = 1423.6 MB
[06/08 22:08:46    383s] (I)       Finished Loading and Dumping File ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1423.55 MB )
[06/08 22:08:46    383s] (I)       Reset routing kernel
[06/08 22:08:46    383s] (I)       Started Global Routing ( Curr Mem: 1423.55 MB )
[06/08 22:08:46    383s] (I)       ============= Initialization =============
[06/08 22:08:46    383s] (I)       totalPins=2207  totalGlobalPin=2070 (93.79%)
[06/08 22:08:46    383s] (I)       Started Net group 1 ( Curr Mem: 1423.55 MB )
[06/08 22:08:46    383s] (I)       Started Build MST ( Curr Mem: 1423.55 MB )
[06/08 22:08:46    383s] (I)       Generate topology with single threads
[06/08 22:08:46    383s] (I)       Finished Build MST ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1423.55 MB )
[06/08 22:08:46    383s] (I)       total 2D Cap : 56508 = (26808 H, 29700 V)
[06/08 22:08:46    383s] [NR-eGR] Layer group 1: route 733 net(s) in layer range [2, 10]
[06/08 22:08:46    383s] (I)       
[06/08 22:08:46    383s] (I)       ============  Phase 1a Route ============
[06/08 22:08:46    383s] (I)       Started Phase 1a ( Curr Mem: 1423.55 MB )
[06/08 22:08:46    383s] (I)       Started Pattern routing ( Curr Mem: 1423.55 MB )
[06/08 22:08:46    383s] (I)       Finished Pattern routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1423.55 MB )
[06/08 22:08:46    383s] (I)       Usage: 4409 = (2331 H, 2078 V) = (8.70% H, 7.00% V) = (3.263e+03um H, 2.909e+03um V)
[06/08 22:08:46    383s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1423.55 MB )
[06/08 22:08:46    383s] (I)       
[06/08 22:08:46    383s] (I)       ============  Phase 1b Route ============
[06/08 22:08:46    383s] (I)       Started Phase 1b ( Curr Mem: 1423.55 MB )
[06/08 22:08:46    383s] (I)       Usage: 4409 = (2331 H, 2078 V) = (8.70% H, 7.00% V) = (3.263e+03um H, 2.909e+03um V)
[06/08 22:08:46    383s] (I)       Overflow of layer group 1: 0.16% H + 0.00% V. EstWL: 6.172600e+03um
[06/08 22:08:46    383s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1423.55 MB )
[06/08 22:08:46    383s] (I)       
[06/08 22:08:46    383s] (I)       ============  Phase 1c Route ============
[06/08 22:08:46    383s] (I)       Started Phase 1c ( Curr Mem: 1423.55 MB )
[06/08 22:08:46    383s] (I)       Usage: 4409 = (2331 H, 2078 V) = (8.70% H, 7.00% V) = (3.263e+03um H, 2.909e+03um V)
[06/08 22:08:46    383s] (I)       Finished Phase 1c ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1423.55 MB )
[06/08 22:08:46    383s] (I)       
[06/08 22:08:46    383s] (I)       ============  Phase 1d Route ============
[06/08 22:08:46    383s] (I)       Started Phase 1d ( Curr Mem: 1423.55 MB )
[06/08 22:08:46    383s] (I)       Usage: 4409 = (2331 H, 2078 V) = (8.70% H, 7.00% V) = (3.263e+03um H, 2.909e+03um V)
[06/08 22:08:46    383s] (I)       Finished Phase 1d ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1423.55 MB )
[06/08 22:08:46    383s] (I)       
[06/08 22:08:46    383s] (I)       ============  Phase 1e Route ============
[06/08 22:08:46    383s] (I)       Started Phase 1e ( Curr Mem: 1423.55 MB )
[06/08 22:08:46    383s] (I)       Started Route legalization ( Curr Mem: 1423.55 MB )
[06/08 22:08:46    383s] (I)       Finished Route legalization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1423.55 MB )
[06/08 22:08:46    383s] (I)       Usage: 4409 = (2331 H, 2078 V) = (8.70% H, 7.00% V) = (3.263e+03um H, 2.909e+03um V)
[06/08 22:08:46    383s] [NR-eGR] Early Global Route overflow of layer group 1: 0.16% H + 0.00% V. EstWL: 6.172600e+03um
[06/08 22:08:46    383s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1423.55 MB )
[06/08 22:08:46    383s] (I)       Started Layer assignment ( Curr Mem: 1423.55 MB )
[06/08 22:08:46    383s] (I)       Current Layer assignment [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1423.55 MB )
[06/08 22:08:46    383s] (I)       Running layer assignment with 1 threads
[06/08 22:08:46    383s] (I)       Finished Layer assignment ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1423.55 MB )
[06/08 22:08:46    383s] (I)       Finished Net group 1 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1423.55 MB )
[06/08 22:08:46    383s] (I)       
[06/08 22:08:46    383s] (I)       ============  Phase 1l Route ============
[06/08 22:08:46    383s] (I)       Started Phase 1l ( Curr Mem: 1423.55 MB )
[06/08 22:08:46    383s] (I)       Finished Phase 1l ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1423.55 MB )
[06/08 22:08:46    383s] (I)       
[06/08 22:08:46    383s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[06/08 22:08:46    383s] [NR-eGR]                        OverCon            
[06/08 22:08:46    383s] [NR-eGR]                         #Gcell     %Gcell
[06/08 22:08:46    383s] [NR-eGR]       Layer                (1)    OverCon 
[06/08 22:08:46    383s] [NR-eGR] ----------------------------------------------
[06/08 22:08:46    383s] [NR-eGR]  metal1  (1)         0( 0.00%)   ( 0.00%) 
[06/08 22:08:46    383s] [NR-eGR]  metal2  (2)         2( 0.12%)   ( 0.12%) 
[06/08 22:08:46    383s] [NR-eGR]  metal3  (3)         1( 0.06%)   ( 0.06%) 
[06/08 22:08:46    383s] [NR-eGR]  metal4  (4)         0( 0.00%)   ( 0.00%) 
[06/08 22:08:46    383s] [NR-eGR]  metal5  (5)         0( 0.00%)   ( 0.00%) 
[06/08 22:08:46    383s] [NR-eGR]  metal6  (6)         0( 0.00%)   ( 0.00%) 
[06/08 22:08:46    383s] [NR-eGR]  metal7  (7)         0( 0.00%)   ( 0.00%) 
[06/08 22:08:46    383s] [NR-eGR]  metal8  (8)         0( 0.00%)   ( 0.00%) 
[06/08 22:08:46    383s] [NR-eGR]  metal9  (9)         0( 0.00%)   ( 0.00%) 
[06/08 22:08:46    383s] [NR-eGR] metal10 (10)         0( 0.00%)   ( 0.00%) 
[06/08 22:08:46    383s] [NR-eGR] ----------------------------------------------
[06/08 22:08:46    383s] [NR-eGR] Total                3( 0.02%)   ( 0.02%) 
[06/08 22:08:46    383s] [NR-eGR] 
[06/08 22:08:46    383s] (I)       Finished Global Routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1423.55 MB )
[06/08 22:08:46    383s] (I)       total 2D Cap : 57072 = (26893 H, 30179 V)
[06/08 22:08:46    383s] [NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[06/08 22:08:46    383s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[06/08 22:08:46    383s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1423.55 MB )
[06/08 22:08:46    383s] OPERPROF: Starting HotSpotCal at level 1, MEM:1423.6M
[06/08 22:08:46    383s] [hotspot] +------------+---------------+---------------+
[06/08 22:08:46    383s] [hotspot] |            |   max hotspot | total hotspot |
[06/08 22:08:46    383s] [hotspot] +------------+---------------+---------------+
[06/08 22:08:46    383s] [hotspot] | normalized |          0.00 |          0.00 |
[06/08 22:08:46    383s] [hotspot] +------------+---------------+---------------+
[06/08 22:08:46    383s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[06/08 22:08:46    383s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[06/08 22:08:46    383s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.000, REAL:0.000, MEM:1423.6M
[06/08 22:08:46    383s] Starting delay calculation for Setup views
[06/08 22:08:46    383s] #################################################################################
[06/08 22:08:46    383s] # Design Stage: PreRoute
[06/08 22:08:46    383s] # Design Name: tile_pe
[06/08 22:08:46    383s] # Design Mode: 45nm
[06/08 22:08:46    383s] # Analysis Mode: MMMC Non-OCV 
[06/08 22:08:46    383s] # Parasitics Mode: No SPEF/RCDB
[06/08 22:08:46    383s] # Signoff Settings: SI Off 
[06/08 22:08:46    383s] #################################################################################
[06/08 22:08:46    383s] Calculate delays in BcWc mode...
[06/08 22:08:46    383s] Topological Sorting (REAL = 0:00:00.0, MEM = 1413.6M, InitMEM = 1413.6M)
[06/08 22:08:46    383s] Start delay calculation (fullDC) (1 T). (MEM=1413.55)
[06/08 22:08:46    383s] End AAE Lib Interpolated Model. (MEM=1429.75 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[06/08 22:08:46    384s] Total number of fetched objects 766
[06/08 22:08:46    384s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[06/08 22:08:46    384s] End delay calculation. (MEM=1445.44 CPU=0:00:00.1 REAL=0:00:00.0)
[06/08 22:08:46    384s] End delay calculation (fullDC). (MEM=1445.44 CPU=0:00:00.1 REAL=0:00:00.0)
[06/08 22:08:46    384s] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 1445.4M) ***
[06/08 22:08:46    384s] *** Done Building Timing Graph (cpu=0:00:00.1 real=0:00:00.0 totSessionCpu=0:06:24 mem=1445.4M)
[06/08 22:08:46    384s] Reported timing to dir ./timingReports
[06/08 22:08:46    384s] **optDesign ... cpu = 0:00:11, real = 0:00:11, mem = 1203.5M, totSessionCpu=0:06:24 **
[06/08 22:08:46    384s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1400.4M
[06/08 22:08:46    384s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.000, REAL:0.003, MEM:1400.4M
[06/08 22:08:46    384s] 
------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 worst 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.010  |  0.010  |  0.202  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   136   |   48    |   136   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 68.129%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:11, real = 0:00:11, mem = 1204.3M, totSessionCpu=0:06:24 **
[06/08 22:08:46    384s] **WARN: (IMPOPT-3195):	Analysis mode has changed.
[06/08 22:08:46    384s] Type 'man IMPOPT-3195' for more detail.
[06/08 22:08:46    384s] *** Finished optDesign ***
[06/08 22:08:46    384s] 
[06/08 22:08:46    384s] 	OPT_RUNTIME:          optDesign (count =  3): (cpu=0:00:11.1 real=0:00:11.5)
[06/08 22:08:46    384s] 	OPT_RUNTIME:           simplify (count =  1): (cpu=0:00:00.6 real=0:00:00.6)
[06/08 22:08:46    384s] 	OPT_RUNTIME:            reclaim (count =  3): (cpu=0:00:01.6 real=0:00:01.6)
[06/08 22:08:46    384s] 	OPT_RUNTIME:                ofo (count =  1): (cpu=0:00:02.9 real=0:00:03.0)
[06/08 22:08:46    384s] 	OPT_RUNTIME:            rePlace (count =  1): (cpu=0:00:00.7 real=0:00:00.7)
[06/08 22:08:46    384s] 	OPT_RUNTIME:                wns (count =  1): (cpu=0:00:02.7 real=0:00:02.7)
[06/08 22:08:46    384s] Info: pop threads available for lower-level modules during optimization.
[06/08 22:08:46    384s] Deleting Lib Analyzer.
[06/08 22:08:46    384s] clean pInstBBox. size 0
[06/08 22:08:46    384s] All LLGs are deleted
[06/08 22:08:46    384s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1415.7M
[06/08 22:08:46    384s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1415.7M
[06/08 22:08:46    384s] Deleting Cell Server ...
[06/08 22:08:46    384s] #optDebug: fT-D <X 1 0 0 0>
[06/08 22:08:46    384s] VSMManager cleared!
[06/08 22:08:46    384s] **place_opt_design ... cpu = 0:00:12, real = 0:00:12, mem = 1347.7M **
[06/08 22:08:46    384s] *** Finished GigaPlace ***
[06/08 22:08:46    384s] 
[06/08 22:08:46    384s] *** Summary of all messages that are not suppressed in this session:
[06/08 22:08:46    384s] Severity  ID               Count  Summary                                  
[06/08 22:08:46    384s] WARNING   IMPPTN-1250          4  Pin placement has been enabled on metal ...
[06/08 22:08:46    384s] WARNING   IMPEXT-6197          3  The Cap table file is not specified. Thi...
[06/08 22:08:46    384s] WARNING   IMPEXT-3493          1  The design extraction status has been re...
[06/08 22:08:46    384s] WARNING   IMPSP-9025           2  No scan chain specified/traced.          
[06/08 22:08:46    384s] WARNING   IMPOPT-3195          2  Analysis mode has changed.               
[06/08 22:08:46    384s] *** Message Summary: 12 warning(s), 0 error(s)
[06/08 22:08:46    384s] 
[06/08 22:08:46    384s] 
[06/08 22:08:46    384s] =============================================================================================
[06/08 22:08:46    384s]  Final TAT Report for place_opt_design
[06/08 22:08:46    384s] =============================================================================================
[06/08 22:08:46    384s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[06/08 22:08:46    384s] ---------------------------------------------------------------------------------------------
[06/08 22:08:46    384s] [ WnsOpt                 ]      1   0:00:02.7  (  21.6 % )     0:00:02.7 /  0:00:02.7    1.0
[06/08 22:08:46    384s] [ GlobalOpt              ]      1   0:00:03.0  (  23.8 % )     0:00:03.0 /  0:00:02.9    1.0
[06/08 22:08:46    384s] [ DrvOpt                 ]      1   0:00:00.8  (   6.4 % )     0:00:00.8 /  0:00:00.8    1.0
[06/08 22:08:46    384s] [ SimplifyNetlist        ]      1   0:00:00.6  (   4.9 % )     0:00:00.6 /  0:00:00.6    1.0
[06/08 22:08:46    384s] [ AreaOpt                ]      3   0:00:01.5  (  12.3 % )     0:00:01.5 /  0:00:01.5    1.0
[06/08 22:08:46    384s] [ ViewPruning            ]      8   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    1.4
[06/08 22:08:46    384s] [ IncrReplace            ]      1   0:00:00.7  (   5.8 % )     0:00:00.7 /  0:00:00.7    1.0
[06/08 22:08:46    384s] [ RefinePlace            ]      2   0:00:00.1  (   0.5 % )     0:00:00.1 /  0:00:00.1    1.0
[06/08 22:08:46    384s] [ TimingUpdate           ]      4   0:00:00.0  (   0.2 % )     0:00:00.3 /  0:00:00.3    1.0
[06/08 22:08:46    384s] [ FullDelayCalc          ]      2   0:00:00.3  (   2.0 % )     0:00:00.3 /  0:00:00.3    1.0
[06/08 22:08:46    384s] [ OptSummaryReport       ]      2   0:00:00.0  (   0.1 % )     0:00:00.7 /  0:00:00.3    0.4
[06/08 22:08:46    384s] [ TimingReport           ]      2   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    1.1
[06/08 22:08:46    384s] [ DrvReport              ]      2   0:00:00.5  (   3.7 % )     0:00:00.5 /  0:00:00.0    0.0
[06/08 22:08:46    384s] [ GenerateReports        ]      1   0:00:00.1  (   0.7 % )     0:00:00.1 /  0:00:00.1    1.0
[06/08 22:08:46    384s] [ MISC                   ]          0:00:02.2  (  17.9 % )     0:00:02.2 /  0:00:02.2    1.0
[06/08 22:08:46    384s] ---------------------------------------------------------------------------------------------
[06/08 22:08:46    384s]  place_opt_design TOTAL             0:00:12.4  ( 100.0 % )     0:00:12.4 /  0:00:12.0    1.0
[06/08 22:08:46    384s] ---------------------------------------------------------------------------------------------
[06/08 22:08:46    384s] 
[06/08 22:09:10    385s] <CMD> timeDesign -preCTS -hold
[06/08 22:09:10    385s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:09:10    385s] All LLGs are deleted
[06/08 22:09:10    385s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1328.7M
[06/08 22:09:10    385s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1328.7M
[06/08 22:09:10    385s] Start to check current routing status for nets...
[06/08 22:09:10    385s] All nets are already routed correctly.
[06/08 22:09:10    385s] End to check current routing status for nets (mem=1328.7M)
[06/08 22:09:10    385s] Effort level <high> specified for reg2reg path_group
[06/08 22:09:10    385s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1336.8M
[06/08 22:09:10    385s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1336.8M
[06/08 22:09:10    385s] Fast DP-INIT is on for default
[06/08 22:09:10    385s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.010, REAL:0.005, MEM:1353.5M
[06/08 22:09:10    385s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.006, MEM:1353.5M
[06/08 22:09:10    385s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1353.5M
[06/08 22:09:10    385s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1353.5M
[06/08 22:09:10    385s] Starting delay calculation for Hold views
[06/08 22:09:10    385s] #################################################################################
[06/08 22:09:10    385s] # Design Stage: PreRoute
[06/08 22:09:10    385s] # Design Name: tile_pe
[06/08 22:09:10    385s] # Design Mode: 45nm
[06/08 22:09:10    385s] # Analysis Mode: MMMC Non-OCV 
[06/08 22:09:10    385s] # Parasitics Mode: No SPEF/RCDB
[06/08 22:09:10    385s] # Signoff Settings: SI Off 
[06/08 22:09:10    385s] #################################################################################
[06/08 22:09:10    385s] Calculate delays in BcWc mode...
[06/08 22:09:10    385s] Topological Sorting (REAL = 0:00:00.0, MEM = 1351.5M, InitMEM = 1351.5M)
[06/08 22:09:10    385s] Start delay calculation (fullDC) (1 T). (MEM=1351.5)
[06/08 22:09:10    385s] *** Calculating scaling factor for fast libraries using the default operating condition of each library.
[06/08 22:09:10    385s] End AAE Lib Interpolated Model. (MEM=1367.71 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[06/08 22:09:10    385s] Total number of fetched objects 766
[06/08 22:09:10    385s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[06/08 22:09:10    385s] End delay calculation. (MEM=1383.39 CPU=0:00:00.1 REAL=0:00:00.0)
[06/08 22:09:10    385s] End delay calculation (fullDC). (MEM=1383.39 CPU=0:00:00.1 REAL=0:00:00.0)
[06/08 22:09:10    385s] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 1383.4M) ***
[06/08 22:09:10    385s] Turning on fast DC mode./n*** Done Building Timing Graph (cpu=0:00:00.1 real=0:00:00.0 totSessionCpu=0:06:25 mem=1383.4M)
[06/08 22:09:10    385s] 
------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Hold  views included:
 fast 

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.103  | -0.000  | -0.103  |
|           TNS (ns):| -4.786  |  0.000  | -4.786  |
|    Violating Paths:|   49    |    1    |   48    |
|          All Paths:|   136   |   48    |   136   |
+--------------------+---------+---------+---------+

Density: 68.129%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
Reported timing to dir ./timingReports
[06/08 22:09:10    385s] Total CPU time: 0.25 sec
[06/08 22:09:10    385s] Total Real time: 0.0 sec
[06/08 22:09:10    385s] Total Memory Usage: 1314.183594 Mbytes
[06/08 22:09:10    385s] 
[06/08 22:09:10    385s] =============================================================================================
[06/08 22:09:10    385s]  Final TAT Report for timeDesign
[06/08 22:09:10    385s] =============================================================================================
[06/08 22:09:10    385s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[06/08 22:09:10    385s] ---------------------------------------------------------------------------------------------
[06/08 22:09:10    385s] [ ViewPruning            ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[06/08 22:09:10    385s] [ TimingUpdate           ]      1   0:00:00.0  (   4.0 % )     0:00:00.1 /  0:00:00.1    1.0
[06/08 22:09:10    385s] [ FullDelayCalc          ]      1   0:00:00.1  (  46.6 % )     0:00:00.1 /  0:00:00.1    1.0
[06/08 22:09:10    385s] [ OptSummaryReport       ]      1   0:00:00.0  (   3.4 % )     0:00:00.2 /  0:00:00.2    1.0
[06/08 22:09:10    385s] [ TimingReport           ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    1.5
[06/08 22:09:10    385s] [ GenerateReports        ]      1   0:00:00.0  (  17.9 % )     0:00:00.0 /  0:00:00.0    0.9
[06/08 22:09:10    385s] [ ReportAnalysisSummary  ]      2   0:00:00.0  (   2.6 % )     0:00:00.0 /  0:00:00.0    1.5
[06/08 22:09:10    385s] [ MISC                   ]          0:00:00.1  (  25.5 % )     0:00:00.1 /  0:00:00.1    0.8
[06/08 22:09:10    385s] ---------------------------------------------------------------------------------------------
[06/08 22:09:10    385s]  timeDesign TOTAL                   0:00:00.3  ( 100.0 % )     0:00:00.3 /  0:00:00.3    1.0
[06/08 22:09:10    385s] ---------------------------------------------------------------------------------------------
[06/08 22:09:10    385s] 
[06/08 22:09:17    385s] <CMD> ccopt_design
[06/08 22:09:17    385s] #% Begin ccopt_design (date=06/08 22:09:17, mem=1082.2M)
[06/08 22:09:17    385s] Turning off fast DC mode./nRuntime...
[06/08 22:09:17    385s] **INFO: User's settings:
[06/08 22:09:17    385s] setNanoRouteMode -droutePostRouteSpreadWire       1
[06/08 22:09:17    385s] setNanoRouteMode -extractThirdPartyCompatible     false
[06/08 22:09:17    385s] setNanoRouteMode -grouteExpTdStdDelay             8.4
[06/08 22:09:17    385s] setNanoRouteMode -timingEngine                    {}
[06/08 22:09:17    385s] setDesignMode -process                            45
[06/08 22:09:17    385s] setExtractRCMode -coupling_c_th                   0.1
[06/08 22:09:17    385s] setExtractRCMode -engine                          preRoute
[06/08 22:09:17    385s] setExtractRCMode -relative_c_th                   1
[06/08 22:09:17    385s] setExtractRCMode -total_c_th                      0
[06/08 22:09:17    385s] setDelayCalMode -enable_high_fanout               true
[06/08 22:09:17    385s] setDelayCalMode -eng_copyNetPropToNewNet          true
[06/08 22:09:17    385s] setDelayCalMode -engine                           aae
[06/08 22:09:17    385s] setDelayCalMode -ignoreNetLoad                    false
[06/08 22:09:17    385s] setOptMode -activeHoldViews                       { fast }
[06/08 22:09:17    385s] setOptMode -activeSetupViews                      { worst }
[06/08 22:09:17    385s] setOptMode -allEndPoints                          false
[06/08 22:09:17    385s] setOptMode -autoSetupViews                        { worst}
[06/08 22:09:17    385s] setOptMode -autoTDGRSetupViews                    { worst}
[06/08 22:09:17    385s] setOptMode -drcMargin                             0
[06/08 22:09:17    385s] setOptMode -effort                                high
[06/08 22:09:17    385s] setOptMode -fixCap                                false
[06/08 22:09:17    385s] setOptMode -fixDrc                                true
[06/08 22:09:17    385s] setOptMode -fixFanoutLoad                         false
[06/08 22:09:17    385s] setOptMode -fixTran                               false
[06/08 22:09:17    385s] setOptMode -holdTargetSlack                       -0.2
[06/08 22:09:17    385s] setOptMode -leakageToDynamicRatio                 1
[06/08 22:09:17    385s] setOptMode -maxDensity                            0.85
[06/08 22:09:17    385s] setOptMode -optimizeFF                            true
[06/08 22:09:17    385s] setOptMode -powerEffort                           none
[06/08 22:09:17    385s] setOptMode -preserveAllSequential                 true
[06/08 22:09:17    385s] setOptMode -reclaimArea                           true
[06/08 22:09:17    385s] setOptMode -setupTargetSlack                      0
[06/08 22:09:17    385s] setOptMode -simplifyNetlist                       true
[06/08 22:09:17    385s] setOptMode -usefulSkew                            true
[06/08 22:09:17    385s] setRouteMode -earlyGlobalHonorMsvRouteConstraint  false
[06/08 22:09:17    385s] setRouteMode -earlyGlobalRoutePartitionPinGuide   true
[06/08 22:09:17    385s] 
[06/08 22:09:17    385s] (ccopt_design): CTS Engine: auto. Used Spec: pre-existing CCOPT spec.
[06/08 22:09:17    385s] Not setting up route_type 'default_route_type_nonleaf' from CTS mode settings, as it has already been done
[06/08 22:09:17    385s] Not setting up route_type 'default_route_type_leaf' from CTS mode settings, as it has already been done
[06/08 22:09:17    385s] Placement constraints of type 'region' or 'fence' will not be downgraded to 'guide' because the property change_fences_to_guides has been set to false.
[06/08 22:09:17    385s] Set place::cacheFPlanSiteMark to 1
[06/08 22:09:17    385s] 'setDesignMode -flowEffort standard' => 'setOptMode -usefulSkewCCOpt standard' 
[06/08 22:09:17    385s] Using CCOpt effort standard.
[06/08 22:09:17    385s] CCOpt::Phase::Initialization...
[06/08 22:09:17    385s] Check Prerequisites...
[06/08 22:09:17    385s] Leaving CCOpt scope - CheckPlace...
[06/08 22:09:17    385s] OPERPROF: Starting checkPlace at level 1, MEM:1314.2M
[06/08 22:09:17    385s] #spOpts: N=45 
[06/08 22:09:17    385s] All LLGs are deleted
[06/08 22:09:17    385s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1314.2M
[06/08 22:09:17    385s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1314.2M
[06/08 22:09:17    385s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1314.2M
[06/08 22:09:17    385s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1314.2M
[06/08 22:09:17    385s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[06/08 22:09:17    385s] SiteArray: non-trimmed site array dimensions = 23 x 227
[06/08 22:09:17    385s] SiteArray: use 24,576 bytes
[06/08 22:09:17    385s] SiteArray: current memory after site array memory allocation 1346.2M
[06/08 22:09:17    385s] SiteArray: FP blocked sites are writable
[06/08 22:09:17    385s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.010, REAL:0.003, MEM:1346.2M
[06/08 22:09:17    385s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.003, MEM:1346.2M
[06/08 22:09:17    385s] Begin checking placement ... (start mem=1314.2M, init mem=1346.2M)
[06/08 22:09:17    385s] 
[06/08 22:09:17    385s] Running CheckPlace using 1 thread in normal mode...
[06/08 22:09:17    385s] 
[06/08 22:09:17    385s] ...checkPlace normal is done!
[06/08 22:09:17    385s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:1346.2M
[06/08 22:09:17    385s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.000, REAL:0.000, MEM:1346.2M
[06/08 22:09:17    385s] *info: Placed = 623           
[06/08 22:09:17    385s] *info: Unplaced = 0           
[06/08 22:09:17    385s] Placement Density:68.13%(946/1389)
[06/08 22:09:17    385s] Placement Density (including fixed std cells):68.13%(946/1389)
[06/08 22:09:17    385s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1346.2M
[06/08 22:09:17    385s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1346.2M
[06/08 22:09:17    385s] Finished checkPlace (total: cpu=0:00:00.0, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=1346.2M)
[06/08 22:09:17    385s] OPERPROF: Finished checkPlace at level 1, CPU:0.010, REAL:0.008, MEM:1346.2M
[06/08 22:09:17    385s] Leaving CCOpt scope - CheckPlace done. (took cpu=0:00:00.0 real=0:00:00.0)
[06/08 22:09:17    385s] Innovus will update I/O latencies
[06/08 22:09:17    385s] Found 0 ideal nets, 0 pins with transition annotations, 0 instances with delay annotations, 0 nets with delay annotations, refer to logv for details.
[06/08 22:09:17    385s] 
[06/08 22:09:17    385s] 
[06/08 22:09:17    385s] 
[06/08 22:09:17    385s] Check Prerequisites done. (took cpu=0:00:00.0 real=0:00:00.0)
[06/08 22:09:17    385s] CCOpt::Phase::Initialization done. (took cpu=0:00:00.0 real=0:00:00.0)
[06/08 22:09:17    385s] Executing ccopt post-processing.
[06/08 22:09:17    385s] Synthesizing clock trees with CCOpt...
[06/08 22:09:17    385s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[06/08 22:09:17    385s] CCOpt::Phase::PreparingToBalance...
[06/08 22:09:17    385s] Leaving CCOpt scope - Initializing power interface...
[06/08 22:09:17    385s] Leaving CCOpt scope - Initializing power interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[06/08 22:09:17    385s] 
[06/08 22:09:17    385s] Positive (advancing) pin insertion delays
[06/08 22:09:17    385s] =========================================
[06/08 22:09:17    385s] 
[06/08 22:09:17    385s] Found 0 advancing pin insertion delay (0.000% of 48 clock tree sinks)
[06/08 22:09:17    385s] 
[06/08 22:09:17    385s] Negative (delaying) pin insertion delays
[06/08 22:09:17    385s] ========================================
[06/08 22:09:17    385s] 
[06/08 22:09:17    385s] Found 0 delaying pin insertion delay (0.000% of 48 clock tree sinks)
[06/08 22:09:17    385s] Notify start of optimization...
[06/08 22:09:17    385s] Notify start of optimization done.
[06/08 22:09:17    385s] Leaving CCOpt scope - optDesignGlobalRouteStep...
[06/08 22:09:17    385s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:09:17    385s] All LLGs are deleted
[06/08 22:09:17    385s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1346.2M
[06/08 22:09:17    385s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1346.2M
[06/08 22:09:17    385s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:09:17    385s] ### Creating LA Mngr. totSessionCpu=0:06:26 mem=1346.2M
[06/08 22:09:17    385s] ### Creating LA Mngr, finished. totSessionCpu=0:06:26 mem=1346.2M
[06/08 22:09:17    385s] **WARN: (IMPPTN-1250):	Pin placement has been enabled on metal layer 1.
[06/08 22:09:17    385s] Type 'man IMPPTN-1250' for more detail.
[06/08 22:09:17    385s] [NR-eGR] Started Early Global Route kernel ( Curr Mem: 1346.19 MB )
[06/08 22:09:17    385s] (I)       Started Loading and Dumping File ( Curr Mem: 1346.19 MB )
[06/08 22:09:17    385s] (I)       Reading DB...
[06/08 22:09:17    385s] (I)       Read data from FE... (mem=1346.2M)
[06/08 22:09:17    385s] (I)       Read nodes and places... (mem=1346.2M)
[06/08 22:09:17    385s] (I)       Done Read nodes and places (cpu=0.010s, mem=1346.2M)
[06/08 22:09:17    385s] (I)       Read nets... (mem=1346.2M)
[06/08 22:09:17    385s] (I)       Done Read nets (cpu=0.000s, mem=1346.2M)
[06/08 22:09:17    385s] (I)       Done Read data from FE (cpu=0.010s, mem=1346.2M)
[06/08 22:09:17    385s] (I)       before initializing RouteDB syMemory usage = 1346.2 MB
[06/08 22:09:17    385s] (I)       == Non-default Options ==
[06/08 22:09:17    385s] (I)       Maximum routing layer                              : 10
[06/08 22:09:17    385s] (I)       Counted 1186 PG shapes. We will not process PG shapes layer by layer.
[06/08 22:09:17    385s] (I)       Use row-based GCell size
[06/08 22:09:17    385s] (I)       GCell unit size  : 2800
[06/08 22:09:17    385s] (I)       GCell multiplier : 1
[06/08 22:09:17    385s] (I)       build grid graph
[06/08 22:09:17    385s] (I)       build grid graph start
[06/08 22:09:17    385s] [NR-eGR] Track table information for default rule: 
[06/08 22:09:17    385s] [NR-eGR] metal1 has no routable track
[06/08 22:09:17    385s] [NR-eGR] metal2 has single uniform track structure
[06/08 22:09:17    385s] [NR-eGR] metal3 has single uniform track structure
[06/08 22:09:17    385s] [NR-eGR] metal4 has single uniform track structure
[06/08 22:09:17    385s] [NR-eGR] metal5 has single uniform track structure
[06/08 22:09:17    385s] [NR-eGR] metal6 has single uniform track structure
[06/08 22:09:17    385s] [NR-eGR] metal7 has single uniform track structure
[06/08 22:09:17    385s] [NR-eGR] metal8 has single uniform track structure
[06/08 22:09:17    385s] [NR-eGR] metal9 has single uniform track structure
[06/08 22:09:17    385s] [NR-eGR] metal10 has single uniform track structure
[06/08 22:09:17    385s] (I)       build grid graph end
[06/08 22:09:17    385s] (I)       ===========================================================================
[06/08 22:09:17    385s] (I)       == Report All Rule Vias ==
[06/08 22:09:17    385s] (I)       ===========================================================================
[06/08 22:09:17    385s] (I)        Via Rule : (Default)
[06/08 22:09:17    385s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[06/08 22:09:17    385s] (I)       ---------------------------------------------------------------------------
[06/08 22:09:17    385s] (I)        1    9 : via1_8                      9 : via1_8                   
[06/08 22:09:17    385s] (I)        2   10 : via2_8                     10 : via2_8                   
[06/08 22:09:17    385s] (I)        3   19 : via3_2                     19 : via3_2                   
[06/08 22:09:17    385s] (I)        4   22 : via4_0                     22 : via4_0                   
[06/08 22:09:17    385s] (I)        5   23 : via5_0                     23 : via5_0                   
[06/08 22:09:17    385s] (I)        6   24 : via6_0                     24 : via6_0                   
[06/08 22:09:17    385s] (I)        7   25 : via7_0                     25 : via7_0                   
[06/08 22:09:17    385s] (I)        8   26 : via8_0                     26 : via8_0                   
[06/08 22:09:17    385s] (I)        9   27 : via9_0                     27 : via9_0                   
[06/08 22:09:17    385s] (I)       ===========================================================================
[06/08 22:09:17    385s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 1346.19 MB )
[06/08 22:09:17    385s] (I)       Num PG vias on layer 2 : 0
[06/08 22:09:17    385s] (I)       Num PG vias on layer 3 : 0
[06/08 22:09:17    385s] (I)       Num PG vias on layer 4 : 0
[06/08 22:09:17    385s] (I)       Num PG vias on layer 5 : 0
[06/08 22:09:17    385s] (I)       Num PG vias on layer 6 : 0
[06/08 22:09:17    385s] (I)       Num PG vias on layer 7 : 0
[06/08 22:09:17    385s] (I)       Num PG vias on layer 8 : 0
[06/08 22:09:17    385s] (I)       Num PG vias on layer 9 : 0
[06/08 22:09:17    385s] (I)       Num PG vias on layer 10 : 0
[06/08 22:09:17    385s] [NR-eGR] Read 2094 PG shapes
[06/08 22:09:17    385s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1346.19 MB )
[06/08 22:09:17    385s] [NR-eGR] #Routing Blockages  : 0
[06/08 22:09:17    385s] [NR-eGR] #Instance Blockages : 0
[06/08 22:09:17    385s] [NR-eGR] #PG Blockages       : 2094
[06/08 22:09:17    385s] [NR-eGR] #Halo Blockages     : 0
[06/08 22:09:17    385s] [NR-eGR] #Boundary Blockages : 0
[06/08 22:09:17    385s] (I)       Design has 0 blackboxes considered as all layer blockages.
[06/08 22:09:17    385s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[06/08 22:09:17    385s] (I)       readDataFromPlaceDB
[06/08 22:09:17    385s] (I)       Read net information..
[06/08 22:09:17    385s] [NR-eGR] Read numTotalNets=733  numIgnoredNets=0
[06/08 22:09:17    385s] (I)       Read testcase time = 0.000 seconds
[06/08 22:09:17    385s] 
[06/08 22:09:17    385s] (I)       early_global_route_priority property id does not exist.
[06/08 22:09:17    385s] (I)       Start initializing grid graph
[06/08 22:09:17    385s] (I)       Early Global GCell Via Threshold calculated based on cut spacing = 
[06/08 22:09:17    385s] (I)       End initializing grid graph
[06/08 22:09:17    385s] (I)       Model blockages into capacity
[06/08 22:09:17    385s] (I)       Read Num Blocks=2094  Num Prerouted Wires=0  Num CS=0
[06/08 22:09:17    385s] (I)       Started Modeling ( Curr Mem: 1346.19 MB )
[06/08 22:09:17    385s] (I)       Layer 1 (V) : #blockages 240 : #preroutes 0
[06/08 22:09:17    385s] (I)       Layer 2 (H) : #blockages 240 : #preroutes 0
[06/08 22:09:17    385s] (I)       Layer 3 (V) : #blockages 240 : #preroutes 0
[06/08 22:09:17    385s] (I)       Layer 4 (H) : #blockages 240 : #preroutes 0
[06/08 22:09:17    385s] (I)       Layer 5 (V) : #blockages 240 : #preroutes 0
[06/08 22:09:17    385s] (I)       Layer 6 (H) : #blockages 240 : #preroutes 0
[06/08 22:09:17    385s] (I)       Layer 7 (V) : #blockages 240 : #preroutes 0
[06/08 22:09:17    385s] (I)       Layer 8 (H) : #blockages 264 : #preroutes 0
[06/08 22:09:17    385s] (I)       Layer 9 (V) : #blockages 150 : #preroutes 0
[06/08 22:09:17    385s] (I)       Finished Modeling ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1346.19 MB )
[06/08 22:09:17    385s] (I)       -- layer congestion ratio --
[06/08 22:09:17    385s] (I)       Layer 1 : 0.100000
[06/08 22:09:17    385s] (I)       Layer 2 : 0.700000
[06/08 22:09:17    385s] (I)       Layer 3 : 0.700000
[06/08 22:09:17    385s] (I)       Layer 4 : 0.700000
[06/08 22:09:17    385s] (I)       Layer 5 : 0.700000
[06/08 22:09:17    385s] (I)       Layer 6 : 0.700000
[06/08 22:09:17    385s] (I)       Layer 7 : 0.700000
[06/08 22:09:17    385s] (I)       Layer 8 : 0.700000
[06/08 22:09:17    385s] (I)       Layer 9 : 0.700000
[06/08 22:09:17    385s] (I)       Layer 10 : 0.700000
[06/08 22:09:17    385s] (I)       ----------------------------
[06/08 22:09:17    385s] (I)       Number of ignored nets = 0
[06/08 22:09:17    385s] (I)       Number of fixed nets = 0.  Ignored: Yes
[06/08 22:09:17    385s] (I)       Number of clock nets = 1.  Ignored: No
[06/08 22:09:17    385s] (I)       Number of analog nets = 0.  Ignored: Yes
[06/08 22:09:17    385s] (I)       Number of special nets = 0.  Ignored: Yes
[06/08 22:09:17    385s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[06/08 22:09:17    385s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[06/08 22:09:17    385s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[06/08 22:09:17    385s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[06/08 22:09:17    385s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[06/08 22:09:17    385s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[06/08 22:09:17    385s] (I)       Before initializing Early Global Route syMemory usage = 1346.2 MB
[06/08 22:09:17    385s] (I)       Ndr track 0 does not exist
[06/08 22:09:17    385s] (I)       ---------------------Grid Graph Info--------------------
[06/08 22:09:17    385s] (I)       Routing area        : (0, 0) - (126540, 104720)
[06/08 22:09:17    385s] (I)       Core area           : (20140, 20160) - (106400, 84560)
[06/08 22:09:17    385s] (I)       Site width          :   380  (dbu)
[06/08 22:09:17    385s] (I)       Row height          :  2800  (dbu)
[06/08 22:09:17    385s] (I)       GCell width         :  2800  (dbu)
[06/08 22:09:17    385s] (I)       GCell height        :  2800  (dbu)
[06/08 22:09:17    385s] (I)       Grid                :    45    38    10
[06/08 22:09:17    385s] (I)       Layer numbers       :     1     2     3     4     5     6     7     8     9    10
[06/08 22:09:17    385s] (I)       Vertical capacity   :     0  2800     0  2800     0  2800     0  2800     0  2800
[06/08 22:09:17    385s] (I)       Horizontal capacity :     0     0  2800     0  2800     0  2800     0  2800     0
[06/08 22:09:17    385s] (I)       Default wire width  :   140   140   140   280   280   280   800   800  1600  1600
[06/08 22:09:17    385s] (I)       Default wire space  :   130   140   140   280   280   280   800   800  1600  1600
[06/08 22:09:17    385s] (I)       Default wire pitch  :   270   280   280   560   560   560  1600  1600  3200  3200
[06/08 22:09:17    385s] (I)       Default pitch size  :   270   380   280   560   560   560  1680  1680  3200  3360
[06/08 22:09:17    385s] (I)       First track coord   :     0   190   140   730   700   730  1820  1850  4300  3530
[06/08 22:09:17    385s] (I)       Num tracks per GCell: 10.37  7.37 10.00  5.00  5.00  5.00  1.67  1.67  0.88  0.83
[06/08 22:09:17    385s] (I)       Total num of tracks :     0   333   374   225   186   225    62    74    32    37
[06/08 22:09:17    385s] (I)       Num of masks        :     1     1     1     1     1     1     1     1     1     1
[06/08 22:09:17    385s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0     0     0
[06/08 22:09:17    385s] (I)       --------------------------------------------------------
[06/08 22:09:17    385s] 
[06/08 22:09:17    385s] [NR-eGR] ============ Routing rule table ============
[06/08 22:09:17    385s] [NR-eGR] Rule id: 0  Nets: 733 
[06/08 22:09:17    385s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[06/08 22:09:17    385s] (I)       Pitch:  L1=270  L2=380  L3=280  L4=560  L5=560  L6=560  L7=1680  L8=1680  L9=3200  L10=3360
[06/08 22:09:17    385s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1
[06/08 22:09:17    385s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1
[06/08 22:09:17    385s] [NR-eGR] ========================================
[06/08 22:09:17    385s] [NR-eGR] 
[06/08 22:09:17    385s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[06/08 22:09:17    385s] (I)       blocked tracks on layer2 : = 2592 / 12654 (20.48%)
[06/08 22:09:17    385s] (I)       blocked tracks on layer3 : = 552 / 16830 (3.28%)
[06/08 22:09:17    385s] (I)       blocked tracks on layer4 : = 1896 / 8550 (22.18%)
[06/08 22:09:17    385s] (I)       blocked tracks on layer5 : = 600 / 8370 (7.17%)
[06/08 22:09:17    385s] (I)       blocked tracks on layer6 : = 2112 / 8550 (24.70%)
[06/08 22:09:17    385s] (I)       blocked tracks on layer7 : = 675 / 2790 (24.19%)
[06/08 22:09:17    385s] (I)       blocked tracks on layer8 : = 888 / 2812 (31.58%)
[06/08 22:09:17    385s] (I)       blocked tracks on layer9 : = 982 / 1440 (68.19%)
[06/08 22:09:17    385s] (I)       blocked tracks on layer10 : = 765 / 1406 (54.41%)
[06/08 22:09:17    385s] (I)       After initializing Early Global Route syMemory usage = 1346.2 MB
[06/08 22:09:17    385s] (I)       Finished Loading and Dumping File ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1346.19 MB )
[06/08 22:09:17    385s] (I)       Reset routing kernel
[06/08 22:09:17    385s] (I)       Started Global Routing ( Curr Mem: 1346.19 MB )
[06/08 22:09:17    385s] (I)       ============= Initialization =============
[06/08 22:09:18    385s] (I)       totalPins=2207  totalGlobalPin=2070 (93.79%)
[06/08 22:09:18    385s] (I)       Started Net group 1 ( Curr Mem: 1346.19 MB )
[06/08 22:09:18    385s] (I)       Started Build MST ( Curr Mem: 1346.19 MB )
[06/08 22:09:18    385s] (I)       Generate topology with single threads
[06/08 22:09:18    385s] (I)       Finished Build MST ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1346.19 MB )
[06/08 22:09:18    385s] (I)       total 2D Cap : 56508 = (26808 H, 29700 V)
[06/08 22:09:18    385s] [NR-eGR] Layer group 1: route 733 net(s) in layer range [2, 10]
[06/08 22:09:18    385s] (I)       
[06/08 22:09:18    385s] (I)       ============  Phase 1a Route ============
[06/08 22:09:18    385s] (I)       Started Phase 1a ( Curr Mem: 1346.19 MB )
[06/08 22:09:18    385s] (I)       Started Pattern routing ( Curr Mem: 1346.19 MB )
[06/08 22:09:18    385s] (I)       Finished Pattern routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1346.19 MB )
[06/08 22:09:18    385s] (I)       Usage: 4409 = (2331 H, 2078 V) = (8.70% H, 7.00% V) = (3.263e+03um H, 2.909e+03um V)
[06/08 22:09:18    385s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1346.19 MB )
[06/08 22:09:18    385s] (I)       
[06/08 22:09:18    385s] (I)       ============  Phase 1b Route ============
[06/08 22:09:18    385s] (I)       Started Phase 1b ( Curr Mem: 1346.19 MB )
[06/08 22:09:18    385s] (I)       Usage: 4409 = (2331 H, 2078 V) = (8.70% H, 7.00% V) = (3.263e+03um H, 2.909e+03um V)
[06/08 22:09:18    385s] (I)       Overflow of layer group 1: 0.16% H + 0.00% V. EstWL: 6.172600e+03um
[06/08 22:09:18    385s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1346.19 MB )
[06/08 22:09:18    385s] (I)       
[06/08 22:09:18    385s] (I)       ============  Phase 1c Route ============
[06/08 22:09:18    385s] (I)       Started Phase 1c ( Curr Mem: 1346.19 MB )
[06/08 22:09:18    385s] (I)       Usage: 4409 = (2331 H, 2078 V) = (8.70% H, 7.00% V) = (3.263e+03um H, 2.909e+03um V)
[06/08 22:09:18    385s] (I)       Finished Phase 1c ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1346.19 MB )
[06/08 22:09:18    385s] (I)       
[06/08 22:09:18    385s] (I)       ============  Phase 1d Route ============
[06/08 22:09:18    385s] (I)       Started Phase 1d ( Curr Mem: 1346.19 MB )
[06/08 22:09:18    385s] (I)       Usage: 4409 = (2331 H, 2078 V) = (8.70% H, 7.00% V) = (3.263e+03um H, 2.909e+03um V)
[06/08 22:09:18    385s] (I)       Finished Phase 1d ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1346.19 MB )
[06/08 22:09:18    385s] (I)       
[06/08 22:09:18    385s] (I)       ============  Phase 1e Route ============
[06/08 22:09:18    385s] (I)       Started Phase 1e ( Curr Mem: 1346.19 MB )
[06/08 22:09:18    385s] (I)       Started Route legalization ( Curr Mem: 1346.19 MB )
[06/08 22:09:18    385s] (I)       Finished Route legalization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1346.19 MB )
[06/08 22:09:18    385s] (I)       Usage: 4409 = (2331 H, 2078 V) = (8.70% H, 7.00% V) = (3.263e+03um H, 2.909e+03um V)
[06/08 22:09:18    385s] [NR-eGR] Early Global Route overflow of layer group 1: 0.16% H + 0.00% V. EstWL: 6.172600e+03um
[06/08 22:09:18    385s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1346.19 MB )
[06/08 22:09:18    385s] (I)       Started Layer assignment ( Curr Mem: 1346.19 MB )
[06/08 22:09:18    385s] (I)       Current Layer assignment [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1346.19 MB )
[06/08 22:09:18    385s] (I)       Running layer assignment with 1 threads
[06/08 22:09:18    385s] (I)       Finished Layer assignment ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1346.19 MB )
[06/08 22:09:18    385s] (I)       Finished Net group 1 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1346.19 MB )
[06/08 22:09:18    385s] (I)       
[06/08 22:09:18    385s] (I)       ============  Phase 1l Route ============
[06/08 22:09:18    385s] (I)       Started Phase 1l ( Curr Mem: 1346.19 MB )
[06/08 22:09:18    385s] (I)       Finished Phase 1l ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1346.19 MB )
[06/08 22:09:18    385s] (I)       
[06/08 22:09:18    385s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[06/08 22:09:18    385s] [NR-eGR]                        OverCon            
[06/08 22:09:18    385s] [NR-eGR]                         #Gcell     %Gcell
[06/08 22:09:18    385s] [NR-eGR]       Layer                (1)    OverCon 
[06/08 22:09:18    385s] [NR-eGR] ----------------------------------------------
[06/08 22:09:18    385s] [NR-eGR]  metal1  (1)         0( 0.00%)   ( 0.00%) 
[06/08 22:09:18    385s] [NR-eGR]  metal2  (2)         2( 0.12%)   ( 0.12%) 
[06/08 22:09:18    385s] [NR-eGR]  metal3  (3)         1( 0.06%)   ( 0.06%) 
[06/08 22:09:18    385s] [NR-eGR]  metal4  (4)         0( 0.00%)   ( 0.00%) 
[06/08 22:09:18    385s] [NR-eGR]  metal5  (5)         0( 0.00%)   ( 0.00%) 
[06/08 22:09:18    385s] [NR-eGR]  metal6  (6)         0( 0.00%)   ( 0.00%) 
[06/08 22:09:18    385s] [NR-eGR]  metal7  (7)         0( 0.00%)   ( 0.00%) 
[06/08 22:09:18    385s] [NR-eGR]  metal8  (8)         0( 0.00%)   ( 0.00%) 
[06/08 22:09:18    385s] [NR-eGR]  metal9  (9)         0( 0.00%)   ( 0.00%) 
[06/08 22:09:18    385s] [NR-eGR] metal10 (10)         0( 0.00%)   ( 0.00%) 
[06/08 22:09:18    385s] [NR-eGR] ----------------------------------------------
[06/08 22:09:18    385s] [NR-eGR] Total                3( 0.02%)   ( 0.02%) 
[06/08 22:09:18    385s] [NR-eGR] 
[06/08 22:09:18    385s] (I)       Finished Global Routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1346.19 MB )
[06/08 22:09:18    385s] (I)       total 2D Cap : 57072 = (26893 H, 30179 V)
[06/08 22:09:18    385s] [NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[06/08 22:09:18    385s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[06/08 22:09:18    385s] (I)       ============= track Assignment ============
[06/08 22:09:18    385s] (I)       Started Extract Global 3D Wires ( Curr Mem: 1346.19 MB )
[06/08 22:09:18    385s] (I)       Finished Extract Global 3D Wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1346.19 MB )
[06/08 22:09:18    385s] (I)       Started Track Assignment ( Curr Mem: 1346.19 MB )
[06/08 22:09:18    385s] (I)       Initialize Track Assignment ( max pin layer : 11 )
[06/08 22:09:18    385s] (I)       Running track assignment with 1 threads
[06/08 22:09:18    385s] (I)       Current Track Assignment [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1346.19 MB )
[06/08 22:09:18    385s] (I)       Run Multi-thread track assignment
[06/08 22:09:18    385s] (I)       Finished Track Assignment ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1346.19 MB )
[06/08 22:09:18    385s] [NR-eGR] Started Export DB wires ( Curr Mem: 1346.19 MB )
[06/08 22:09:18    385s] [NR-eGR] Started Export all nets ( Curr Mem: 1346.19 MB )
[06/08 22:09:18    385s] [NR-eGR] Finished Export all nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1346.19 MB )
[06/08 22:09:18    385s] [NR-eGR] Started Set wire vias ( Curr Mem: 1346.19 MB )
[06/08 22:09:18    385s] [NR-eGR] Finished Set wire vias ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1346.19 MB )
[06/08 22:09:18    385s] [NR-eGR] Finished Export DB wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1346.19 MB )
[06/08 22:09:18    385s] [NR-eGR] --------------------------------------------------------------------------
[06/08 22:09:18    385s] [NR-eGR] metal1  (1F) length: 0.000000e+00um, number of vias: 2207
[06/08 22:09:18    385s] [NR-eGR] metal2  (2V) length: 1.590915e+03um, number of vias: 2662
[06/08 22:09:18    385s] [NR-eGR] metal3  (3H) length: 2.992100e+03um, number of vias: 841
[06/08 22:09:18    385s] [NR-eGR] metal4  (4V) length: 1.362995e+03um, number of vias: 64
[06/08 22:09:18    385s] [NR-eGR] metal5  (5H) length: 4.751750e+02um, number of vias: 58
[06/08 22:09:18    385s] [NR-eGR] metal6  (6V) length: 3.186700e+02um, number of vias: 0
[06/08 22:09:18    385s] [NR-eGR] metal7  (7H) length: 0.000000e+00um, number of vias: 0
[06/08 22:09:18    385s] [NR-eGR] metal8  (8V) length: 0.000000e+00um, number of vias: 0
[06/08 22:09:18    385s] [NR-eGR] metal9  (9H) length: 0.000000e+00um, number of vias: 0
[06/08 22:09:18    385s] [NR-eGR] metal10 (10V) length: 0.000000e+00um, number of vias: 0
[06/08 22:09:18    385s] [NR-eGR] Total length: 6.739855e+03um, number of vias: 5832
[06/08 22:09:18    385s] [NR-eGR] --------------------------------------------------------------------------
[06/08 22:09:18    385s] [NR-eGR] Total eGR-routed clock nets wire length: 1.583800e+02um 
[06/08 22:09:18    385s] [NR-eGR] --------------------------------------------------------------------------
[06/08 22:09:18    385s] Saved RC grid cleaned up.
[06/08 22:09:18    385s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1346.19 MB )
[06/08 22:09:18    385s] Leaving CCOpt scope - optDesignGlobalRouteStep done. (took cpu=0:00:00.0 real=0:00:00.0)
[06/08 22:09:18    385s] Rebuilding timing graph...
[06/08 22:09:18    385s] Rebuilding timing graph done.
[06/08 22:09:18    385s] Legalization setup...
[06/08 22:09:18    385s] Using cell based legalization.
[06/08 22:09:18    385s] OPERPROF: Starting DPlace-Init at level 1, MEM:1352.2M
[06/08 22:09:18    385s] #spOpts: N=45 
[06/08 22:09:18    385s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1352.2M
[06/08 22:09:18    385s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1352.2M
[06/08 22:09:18    385s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[06/08 22:09:18    385s] SiteArray: non-trimmed site array dimensions = 23 x 227
[06/08 22:09:18    385s] SiteArray: use 24,576 bytes
[06/08 22:09:18    385s] SiteArray: current memory after site array memory allocation 1352.2M
[06/08 22:09:18    385s] SiteArray: FP blocked sites are writable
[06/08 22:09:18    385s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[06/08 22:09:18    385s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:1352.2M
[06/08 22:09:18    385s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.000, REAL:0.001, MEM:1352.2M
[06/08 22:09:18    385s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.000, REAL:0.005, MEM:1352.2M
[06/08 22:09:18    385s] OPERPROF:     Starting CMU at level 3, MEM:1352.2M
[06/08 22:09:18    385s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:1352.2M
[06/08 22:09:18    385s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.000, REAL:0.006, MEM:1352.2M
[06/08 22:09:18    385s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1352.2MB).
[06/08 22:09:18    385s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.000, REAL:0.007, MEM:1352.2M
[06/08 22:09:18    385s] (I)       Load db... (mem=1352.2M)
[06/08 22:09:18    385s] (I)       Read data from FE... (mem=1352.2M)
[06/08 22:09:18    385s] (I)       Read nodes and places... (mem=1352.2M)
[06/08 22:09:18    385s] (I)       Number of ignored instance 0
[06/08 22:09:18    385s] (I)       Number of inbound cells 0
[06/08 22:09:18    385s] (I)       numMoveCells=623, numMacros=0  numPads=109  numMultiRowHeightInsts=0
[06/08 22:09:18    385s] (I)       cell height: 2800, count: 623
[06/08 22:09:18    385s] (I)       Done Read nodes and places (cpu=0.000s, mem=1352.2M)
[06/08 22:09:18    385s] (I)       Read rows... (mem=1352.2M)
[06/08 22:09:18    385s] (I)       Done Read rows (cpu=0.000s, mem=1352.2M)
[06/08 22:09:18    385s] (I)       Done Read data from FE (cpu=0.000s, mem=1352.2M)
[06/08 22:09:18    385s] (I)       Done Load db (cpu=0.010s, mem=1352.2M)
[06/08 22:09:18    385s] (I)       Constructing placeable region... (mem=1352.2M)
[06/08 22:09:18    385s] (I)       Constructing bin map
[06/08 22:09:18    385s] (I)       Initialize bin information with width=28000 height=28000
[06/08 22:09:18    385s] (I)       Done constructing bin map
[06/08 22:09:18    385s] (I)       Removing 1 blocked bin with high fixed inst density
[06/08 22:09:18    385s] (I)       Compute region effective width... (mem=1352.2M)
[06/08 22:09:18    385s] (I)       Done Compute region effective width (cpu=0.000s, mem=1352.2M)
[06/08 22:09:18    385s] (I)       Done Constructing placeable region (cpu=0.000s, mem=1352.2M)
[06/08 22:09:18    385s] Legalization setup done. (took cpu=0:00:00.0 real=0:00:00.0)
[06/08 22:09:18    385s] Validating CTS configuration...
[06/08 22:09:18    385s] Checking module port directions...
[06/08 22:09:18    385s] Checking module port directions done. (took cpu=0:00:00.0 real=0:00:00.0)
[06/08 22:09:18    385s] Non-default CCOpt properties:
[06/08 22:09:18    385s] cts_merge_clock_gates is set for at least one object
[06/08 22:09:18    385s] cts_merge_clock_logic is set for at least one object
[06/08 22:09:18    385s] route_type is set for at least one object
[06/08 22:09:18    385s] Route type trimming info:
[06/08 22:09:18    385s]   No route type modifications were made.
[06/08 22:09:18    385s] **WARN: (IMPCCOPT-1183):	The library has no usable balanced buffers for power domain auto-default, while balancing clock_tree clk. If this is not intended behavior, you can specify a list of lib_cells to use with the buffer_cells property.
[06/08 22:09:18    385s] **WARN: (IMPCCOPT-1184):	The library has no usable balanced inverters for power domain auto-default, while balancing clock_tree clk. If this is not intended behavior, you can specify a list of lib_cells to use with the inverter_cells property.
[06/08 22:09:18    385s] Accumulated time to calculate placeable region: 0
[06/08 22:09:18    385s] Accumulated time to calculate placeable region: 0
[06/08 22:09:18    385s] **ERROR: (IMPCCOPT-1135):	CTS found neither inverters nor buffers while balancing clock_tree clk. CTS cannot continue.
Clock tree balancer configuration for clock_tree clk:
[06/08 22:09:18    385s] Non-default CCOpt properties:
[06/08 22:09:18    385s]   cts_merge_clock_gates: true (default: false)
[06/08 22:09:18    385s]   cts_merge_clock_logic: true (default: false)
[06/08 22:09:18    385s]   route_type (leaf): default_route_type_leaf (default: default)
[06/08 22:09:18    385s]   route_type (trunk): default_route_type_nonleaf (default: default)
[06/08 22:09:18    385s]   route_type (top): default_route_type_nonleaf (default: default)
[06/08 22:09:18    385s] 
[06/08 22:09:18    385s] 
[06/08 22:09:18    385s] Logic Sizing Table:
[06/08 22:09:18    385s] 
[06/08 22:09:18    385s] ----------------------------------------------------------
[06/08 22:09:18    385s] Cell    Instance count    Source    Eligible library cells
[06/08 22:09:18    385s] ----------------------------------------------------------
[06/08 22:09:18    385s]   (empty table)
[06/08 22:09:18    385s] ----------------------------------------------------------
[06/08 22:09:18    385s] 
[06/08 22:09:18    385s] 
[06/08 22:09:18    385s] Clock tree balancer configuration for skew_group clk/synth:
[06/08 22:09:18    385s]   Sources:                     pin clk
[06/08 22:09:18    385s]   Total number of sinks:       48
[06/08 22:09:18    385s]   Delay constrained sinks:     48
[06/08 22:09:18    385s]   Non-leaf sinks:              0
[06/08 22:09:18    385s]   Ignore pins:                 0
[06/08 22:09:18    385s]  Timing corner worst:setup.late:
[06/08 22:09:18    385s]   Skew target:                 0.000ns
[06/08 22:09:18    385s] **WARN: (IMPCCOPT-1361):	Routing configuration for top nets in clock tree clk: preferred layers metal3-metal4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
[06/08 22:09:18    385s] **WARN: (IMPCCOPT-1361):	Routing configuration for trunk nets in clock tree clk: preferred layers metal3-metal4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
[06/08 22:09:18    385s] **WARN: (IMPCCOPT-1361):	Routing configuration for leaf nets in clock tree clk: preferred layers metal3-metal4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
[06/08 22:09:18    385s] Primary reporting skew groups are:
[06/08 22:09:18    385s] skew_group clk/synth with 48 clock sinks
[06/08 22:09:18    385s] 
[06/08 22:09:18    385s] Clock DAG stats initial state:
[06/08 22:09:18    385s]   cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
[06/08 22:09:18    385s]   cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
[06/08 22:09:18    385s]   hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[06/08 22:09:18    385s] Route-type name: default_route_type_leaf; Top/bottom preferred layer name: metal4/metal3; 
[06/08 22:09:18    385s] Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: #CUI#route_type#cts_route_type#.
[06/08 22:09:18    385s] LayerId::1 widthSet size::1
[06/08 22:09:18    385s] LayerId::2 widthSet size::1
[06/08 22:09:18    385s] LayerId::3 widthSet size::1
[06/08 22:09:18    385s] LayerId::4 widthSet size::1
[06/08 22:09:18    385s] LayerId::5 widthSet size::1
[06/08 22:09:18    385s] LayerId::6 widthSet size::1
[06/08 22:09:18    385s] LayerId::7 widthSet size::1
[06/08 22:09:18    385s] LayerId::8 widthSet size::1
[06/08 22:09:18    385s] LayerId::9 widthSet size::1
[06/08 22:09:18    385s] LayerId::10 widthSet size::1
[06/08 22:09:18    385s] Updating RC grid for preRoute extraction ...
[06/08 22:09:18    385s] Initializing multi-corner resistance tables ...
[06/08 22:09:18    385s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:09:18    385s] {RT default_rc_corner 0 10 10 {4 1} {7 0} {9 0} 3}
[06/08 22:09:18    385s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.275075 ; uaWl: 1.000000 ; uaWlH: 0.320013 ; aWlH: 0.000000 ; Pmax: 0.858000 ; wcR: 0.535700 ; newSi: 0.095200 ; pMod: 80 ; 
[06/08 22:09:18    385s] 
[06/08 22:09:18    385s] Layer information for route type default_route_type_leaf:
[06/08 22:09:18    385s] 
[06/08 22:09:18    385s] ----------------------------------------------------------------------
[06/08 22:09:18    385s] Layer      Preferred    Route    Res.          Cap.          RC
[06/08 22:09:18    385s]                         Dir.     (Ohm um^1)    (fF um^-1)    (fs um^2)
[06/08 22:09:18    385s] ----------------------------------------------------------------------
[06/08 22:09:18    385s] metal1     N            H          5.429         0.162         0.881
[06/08 22:09:18    385s] metal2     N            V          3.571         0.143         0.511
[06/08 22:09:18    385s] metal3     Y            H          3.571         0.165         0.588
[06/08 22:09:18    385s] metal4     Y            V          1.500         0.171         0.256
[06/08 22:09:18    385s] metal5     N            H          1.500         0.171         0.256
[06/08 22:09:18    385s] metal6     N            V          1.500         0.171         0.256
[06/08 22:09:18    385s] metal7     N            H          0.188         0.196         0.037
[06/08 22:09:18    385s] metal8     N            V          0.188         0.196         0.037
[06/08 22:09:18    385s] metal9     N            H          0.037         0.265         0.010
[06/08 22:09:18    385s] metal10    N            V          0.037         0.216         0.008
[06/08 22:09:18    385s] ----------------------------------------------------------------------
[06/08 22:09:18    385s] 
[06/08 22:09:18    385s] Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: metal4/metal3; 
[06/08 22:09:18    385s] Unshielded; Mask Constraint: 0; Source: #CUI#route_type#cts_route_type#.
[06/08 22:09:18    385s] 
[06/08 22:09:18    385s] Layer information for route type default_route_type_nonleaf:
[06/08 22:09:18    385s] 
[06/08 22:09:18    385s] ----------------------------------------------------------------------
[06/08 22:09:18    385s] Layer      Preferred    Route    Res.          Cap.          RC
[06/08 22:09:18    385s]                         Dir.     (Ohm um^1)    (fF um^-1)    (fs um^2)
[06/08 22:09:18    385s] ----------------------------------------------------------------------
[06/08 22:09:18    385s] metal1     N            H          5.429         0.249         1.353
[06/08 22:09:18    385s] metal2     N            V          3.571         0.220         0.786
[06/08 22:09:18    385s] metal3     Y            H          3.571         0.251         0.896
[06/08 22:09:18    385s] metal4     Y            V          1.500         0.255         0.383
[06/08 22:09:18    385s] metal5     N            H          1.500         0.255         0.383
[06/08 22:09:18    385s] metal6     N            V          1.500         0.255         0.383
[06/08 22:09:18    385s] metal7     N            H          0.188         0.269         0.050
[06/08 22:09:18    385s] metal8     N            V          0.188         0.269         0.050
[06/08 22:09:18    385s] metal9     N            H          0.037         0.341         0.013
[06/08 22:09:18    385s] metal10    N            V          0.037         0.326         0.012
[06/08 22:09:18    385s] ----------------------------------------------------------------------
[06/08 22:09:18    385s] 
[06/08 22:09:18    385s] Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: metal4/metal3; 
[06/08 22:09:18    385s] Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: #CUI#route_type#cts_route_type#.
[06/08 22:09:18    385s] 
[06/08 22:09:18    385s] Layer information for route type default_route_type_nonleaf:
[06/08 22:09:18    385s] 
[06/08 22:09:18    385s] ----------------------------------------------------------------------
[06/08 22:09:18    385s] Layer      Preferred    Route    Res.          Cap.          RC
[06/08 22:09:18    385s]                         Dir.     (Ohm um^1)    (fF um^-1)    (fs um^2)
[06/08 22:09:18    385s] ----------------------------------------------------------------------
[06/08 22:09:18    385s] metal1     N            H          5.429         0.162         0.881
[06/08 22:09:18    385s] metal2     N            V          3.571         0.143         0.511
[06/08 22:09:18    385s] metal3     Y            H          3.571         0.165         0.588
[06/08 22:09:18    385s] metal4     Y            V          1.500         0.171         0.256
[06/08 22:09:18    385s] metal5     N            H          1.500         0.171         0.256
[06/08 22:09:18    385s] metal6     N            V          1.500         0.171         0.256
[06/08 22:09:18    385s] metal7     N            H          0.188         0.196         0.037
[06/08 22:09:18    385s] metal8     N            V          0.188         0.196         0.037
[06/08 22:09:18    385s] metal9     N            H          0.037         0.265         0.010
[06/08 22:09:18    385s] metal10    N            V          0.037         0.216         0.008
[06/08 22:09:18    385s] ----------------------------------------------------------------------
[06/08 22:09:18    385s] 
[06/08 22:09:18    385s] 
[06/08 22:09:18    385s] Via selection for estimated routes (rule default):
[06/08 22:09:18    385s] 
[06/08 22:09:18    385s] ---------------------------------------------------------------------
[06/08 22:09:18    385s] Layer             Via Cell    Res.     Cap.     RC       Top of Stack
[06/08 22:09:18    385s] Range                         (Ohm)    (fF)     (fs)     Only
[06/08 22:09:18    385s] ---------------------------------------------------------------------
[06/08 22:09:18    385s] metal1-metal2     via1_8      4.000    0.000    0.000    false
[06/08 22:09:18    385s] metal2-metal3     via2_8      4.000    0.000    0.000    false
[06/08 22:09:18    385s] metal3-metal4     via3_2      4.000    0.000    0.000    false
[06/08 22:09:18    385s] metal4-metal5     via4_0      4.000    0.000    0.000    false
[06/08 22:09:18    385s] metal5-metal6     via5_0      4.000    0.000    0.000    false
[06/08 22:09:18    385s] metal6-metal7     via6_0      4.000    0.000    0.000    false
[06/08 22:09:18    385s] metal7-metal8     via7_0      4.000    0.000    0.000    false
[06/08 22:09:18    385s] metal8-metal9     via8_0      4.000    0.000    0.000    false
[06/08 22:09:18    385s] metal9-metal10    via9_0      4.000    0.000    0.000    false
[06/08 22:09:18    385s] ---------------------------------------------------------------------
[06/08 22:09:18    385s] 
[06/08 22:09:18    385s] No ideal or dont_touch nets found in the clock tree
[06/08 22:09:18    385s] No dont_touch hnets found in the clock tree
[06/08 22:09:18    385s] 
[06/08 22:09:18    385s] Filtering reasons for cell type: buffer
[06/08 22:09:18    385s] =======================================
[06/08 22:09:18    385s] 
[06/08 22:09:18    385s] -------------------------------------------------------------------------------------------------------------------------------------------
[06/08 22:09:18    385s] Clock trees    Power domain    Reason                         Library cells
[06/08 22:09:18    385s] -------------------------------------------------------------------------------------------------------------------------------------------
[06/08 22:09:18    385s] all            auto-default    Unbalanced rise/fall delays    { BUF_X1 BUF_X16 BUF_X2 BUF_X32 BUF_X4 BUF_X8 CLKBUF_X1 CLKBUF_X2 CLKBUF_X3 }
[06/08 22:09:18    385s] -------------------------------------------------------------------------------------------------------------------------------------------
[06/08 22:09:18    385s] 
[06/08 22:09:18    385s] Filtering reasons for cell type: inverter
[06/08 22:09:18    385s] =========================================
[06/08 22:09:18    385s] 
[06/08 22:09:18    385s] -------------------------------------------------------------------------------------------------------------
[06/08 22:09:18    385s] Clock trees    Power domain    Reason                         Library cells
[06/08 22:09:18    385s] -------------------------------------------------------------------------------------------------------------
[06/08 22:09:18    385s] all            auto-default    Unbalanced rise/fall delays    { INV_X1 INV_X16 INV_X2 INV_X32 INV_X4 INV_X8 }
[06/08 22:09:18    385s] -------------------------------------------------------------------------------------------------------------
[06/08 22:09:18    385s] 
[06/08 22:09:18    385s] 
[06/08 22:09:18    385s] Validating CTS configuration done. (took cpu=0:00:00.0 real=0:00:00.0)
[06/08 22:09:18    385s] 
[06/08 22:09:18    385s] CCOpt configuration status: cannot run ccopt_design.
[06/08 22:09:18    385s] Check the log for details of problem(s) found:
[06/08 22:09:18    385s] 
[06/08 22:09:18    385s] ---------------------------------------------------
[06/08 22:09:18    385s] Design configuration problems
[06/08 22:09:18    385s] ---------------------------------------------------
[06/08 22:09:18    385s] One or more clock trees have configuration problems
[06/08 22:09:18    385s] ---------------------------------------------------
[06/08 22:09:18    385s] 
[06/08 22:09:18    385s] Clock tree configuration problems:
[06/08 22:09:18    385s] 
[06/08 22:09:18    385s] ------------------------------------------------
[06/08 22:09:18    385s] Clock tree    Problem
[06/08 22:09:18    385s] ------------------------------------------------
[06/08 22:09:18    385s] clk           Could not determine drivers to use
[06/08 22:09:18    385s] ------------------------------------------------
[06/08 22:09:18    385s] 
[06/08 22:09:18    385s] 
[06/08 22:09:18    385s] CCOpt::Phase::PreparingToBalance done. (took cpu=0:00:00.1 real=0:00:00.1)
[06/08 22:09:18    385s] Runtime done. (took cpu=0:00:00.1 real=0:00:00.1)
[06/08 22:09:18    385s] Runtime Report Coverage % = 92.3
[06/08 22:09:18    385s] Runtime Summary
[06/08 22:09:18    385s] ===============
[06/08 22:09:18    385s] Clock Runtime:  (59%) Core CTS           0.04 (Init 0.04, Construction 0.00, Implementation 0.00, eGRPC 0.00, PostConditioning 0.00, Other 0.00)
[06/08 22:09:18    385s] Clock Runtime:   (0%) CTS services       0.00 (RefinePlace 0.00, EarlyGlobalClock 0.00, NanoRoute 0.00, ExtractRC 0.00, TimingAnalysis 0.00)
[06/08 22:09:18    385s] Clock Runtime:  (40%) Other CTS          0.03 (Init 0.03, CongRepair/EGR-DP 0.00, TimingUpdate 0.00, Other 0.00)
[06/08 22:09:18    385s] Clock Runtime: (100%) Total              0.07
[06/08 22:09:18    385s] 
[06/08 22:09:18    385s] 
[06/08 22:09:18    385s] Runtime Summary:
[06/08 22:09:18    385s] ================
[06/08 22:09:18    385s] 
[06/08 22:09:18    385s] ------------------------------------------------------------------------------------
[06/08 22:09:18    385s] wall  % time  children  called  name
[06/08 22:09:18    385s] ------------------------------------------------------------------------------------
[06/08 22:09:18    385s] 0.08  100.00    0.08      0       
[06/08 22:09:18    385s] 0.08  100.00    0.07      1     Runtime
[06/08 22:09:18    385s] 0.01   10.56    0.01      1     CCOpt::Phase::Initialization
[06/08 22:09:18    385s] 0.01   10.52    0.01      1       Check Prerequisites
[06/08 22:09:18    385s] 0.01   10.34    0.00      1         Leaving CCOpt scope - CheckPlace
[06/08 22:09:18    385s] 0.06   81.73    0.04      1     CCOpt::Phase::PreparingToBalance
[06/08 22:09:18    385s] 0.00    0.17    0.00      1       Leaving CCOpt scope - Initializing power interface
[06/08 22:09:18    385s] 0.02   27.28    0.00      1       Leaving CCOpt scope - optDesignGlobalRouteStep
[06/08 22:09:18    385s] 0.01   12.31    0.00      1       Legalization setup
[06/08 22:09:18    385s] 0.01   14.01    0.00      1       Validating CTS configuration
[06/08 22:09:18    385s] 0.00    0.01    0.00      1         Checking module port directions
[06/08 22:09:18    385s] ------------------------------------------------------------------------------------
[06/08 22:09:18    385s] 
[06/08 22:09:18    385s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[06/08 22:09:18    385s] **ERROR: (IMPCCOPT-2196):	Cannot run ccopt_design because the command prerequisites were not met. Review the previous error messages for more details about the failure.
[06/08 22:09:18    385s] Set place::cacheFPlanSiteMark to 0
[06/08 22:09:18    385s] All LLGs are deleted
[06/08 22:09:18    385s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1352.2M
[06/08 22:09:18    385s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1352.2M
[06/08 22:09:18    385s] 3
[06/08 22:09:18    385s] 
[06/08 22:09:18    385s] *** Summary of all messages that are not suppressed in this session:
[06/08 22:09:18    385s] Severity  ID               Count  Summary                                  
[06/08 22:09:18    385s] WARNING   IMPPTN-1250          1  Pin placement has been enabled on metal ...
[06/08 22:09:18    385s] WARNING   IMPCCOPT-1361        3  Routing configuration for %s nets in clo...
[06/08 22:09:18    385s] ERROR     IMPCCOPT-1135        1  CTS found neither inverters nor buffers ...
[06/08 22:09:18    385s] ERROR     IMPCCOPT-2196        1  Cannot run ccopt_design because the comm...
[06/08 22:09:18    385s] WARNING   IMPCCOPT-1183        1  The library has no usable balanced %ss f...
[06/08 22:09:18    385s] WARNING   IMPCCOPT-1184        1  The library has no usable balanced %ss f...
[06/08 22:09:18    385s] *** Message Summary: 6 warning(s), 2 error(s)
[06/08 22:09:18    385s] 
[06/08 22:09:18    385s] 
[06/08 22:09:18    385s] =============================================================================================
[06/08 22:09:18    385s]  Final TAT Report for ccopt_design
[06/08 22:09:18    385s] =============================================================================================
[06/08 22:09:18    385s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[06/08 22:09:18    385s] ---------------------------------------------------------------------------------------------
[06/08 22:09:18    385s] [ PowerInterfaceInit     ]      2   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    0.0
[06/08 22:09:18    385s] [ MISC                   ]          0:00:00.1  (  99.5 % )     0:00:00.1 /  0:00:00.1    1.1
[06/08 22:09:18    385s] ---------------------------------------------------------------------------------------------
[06/08 22:09:18    385s]  ccopt_design TOTAL                 0:00:00.1  ( 100.0 % )     0:00:00.1 /  0:00:00.1    1.1
[06/08 22:09:18    385s] ---------------------------------------------------------------------------------------------
[06/08 22:09:18    385s] 
[06/08 22:09:18    385s] #% End ccopt_design (date=06/08 22:09:18, total cpu=0:00:00.1, real=0:00:01.0, peak res=1101.9M, current mem=1101.9M)
[06/08 22:09:18    385s] 
[06/08 22:09:40    386s] **ERROR: (IMPSYT-6000):	No Object Selected.
[06/08 22:09:42    387s] <CMD> zoomBox -13.94950 -8.82600 89.62850 32.78750
[06/08 22:09:43    387s] <CMD> zoomBox 4.37350 -8.27950 67.98400 17.27650
[06/08 22:09:44    387s] <CMD> zoomBox 12.50050 -5.95050 58.45950 12.51400
[06/08 22:09:44    387s] <CMD> zoomBox 22.61400 -3.13800 46.60600 6.50100
[06/08 22:09:44    387s] <CMD> zoomBox 28.65400 -1.75150 39.29950 2.52550
[06/08 22:09:46    387s] <CMD> zoomBox 29.37650 -1.58600 38.42550 2.04950
[06/08 22:09:48    387s] <CMD> zoomBox 25.71500 -2.44500 43.05050 4.51950
[06/08 22:09:48    387s] <CMD> zoomBox 18.70150 -4.09000 51.91100 9.25200
[06/08 22:09:48    387s] <CMD> zoomBox 9.48100 -6.25300 63.55800 15.47300
[06/08 22:09:49    387s] <CMD> zoomBox -5.53300 -9.77400 82.52400 25.60350
[06/08 22:09:51    387s] <CMD> zoomBox 5.26350 -7.26650 68.88500 18.29400
[06/08 22:09:51    387s] <CMD> zoomBox -12.39950 -11.37000 91.19800 30.25150
[06/08 22:09:53    387s] <CMD> zoomBox -20.47750 -13.24650 101.40250 35.72000
[06/08 22:09:55    387s] <CMD> zoomBox -41.16050 -18.05100 127.53100 49.72250
[06/08 22:10:02    388s] <CMD> fit
[06/08 22:10:06    388s] <CMD> zoomBox -28.09550 13.17150 59.94600 48.54300
[06/08 22:10:06    388s] <CMD> zoomBox -18.10000 24.25000 27.85950 42.71450
[06/08 22:10:07    388s] <CMD> zoomBox -14.12300 27.05450 19.08300 40.39550
[06/08 22:10:08    388s] <CMD> zoomBox -9.97800 29.84750 10.41500 38.04050
[06/08 22:10:10    388s] <CMD> fit
[06/08 22:15:12    402s] <CMD> set_ccopt_property buffer_cells {BUF_X1 BUF_X2 BUF_X4 BUF_X8 BUF_X16 BUF_X32 CLKBUF_X1 CLKBUF_X2 CLKBUF_X3}
[06/08 22:15:19    402s] <CMD> set_ccopt_property inverter_cells {INV_X1 INV_X2 INV_X4 INV_X8 INV_X16 INV_X32}
[06/08 22:15:22    402s] <CMD> ccopt_design
[06/08 22:15:22    402s] #% Begin ccopt_design (date=06/08 22:15:22, mem=1102.0M)
[06/08 22:15:22    402s] Runtime...
[06/08 22:15:22    402s] **INFO: User's settings:
[06/08 22:15:22    402s] setNanoRouteMode -droutePostRouteSpreadWire       1
[06/08 22:15:22    402s] setNanoRouteMode -extractThirdPartyCompatible     false
[06/08 22:15:22    402s] setNanoRouteMode -grouteExpTdStdDelay             8.4
[06/08 22:15:22    402s] setNanoRouteMode -timingEngine                    {}
[06/08 22:15:22    402s] setDesignMode -process                            45
[06/08 22:15:22    402s] setExtractRCMode -coupling_c_th                   0.1
[06/08 22:15:22    402s] setExtractRCMode -engine                          preRoute
[06/08 22:15:22    402s] setExtractRCMode -relative_c_th                   1
[06/08 22:15:22    402s] setExtractRCMode -total_c_th                      0
[06/08 22:15:22    402s] setDelayCalMode -enable_high_fanout               true
[06/08 22:15:22    402s] setDelayCalMode -eng_copyNetPropToNewNet          true
[06/08 22:15:22    402s] setDelayCalMode -engine                           aae
[06/08 22:15:22    402s] setDelayCalMode -ignoreNetLoad                    false
[06/08 22:15:22    402s] setOptMode -activeHoldViews                       { fast }
[06/08 22:15:22    402s] setOptMode -activeSetupViews                      { worst }
[06/08 22:15:22    402s] setOptMode -allEndPoints                          false
[06/08 22:15:22    402s] setOptMode -autoSetupViews                        { worst}
[06/08 22:15:22    402s] setOptMode -autoTDGRSetupViews                    { worst}
[06/08 22:15:22    402s] setOptMode -drcMargin                             0
[06/08 22:15:22    402s] setOptMode -effort                                high
[06/08 22:15:22    402s] setOptMode -fixCap                                false
[06/08 22:15:22    402s] setOptMode -fixDrc                                true
[06/08 22:15:22    402s] setOptMode -fixFanoutLoad                         false
[06/08 22:15:22    402s] setOptMode -fixTran                               false
[06/08 22:15:22    402s] setOptMode -holdTargetSlack                       -0.2
[06/08 22:15:22    402s] setOptMode -leakageToDynamicRatio                 1
[06/08 22:15:22    402s] setOptMode -maxDensity                            0.85
[06/08 22:15:22    402s] setOptMode -optimizeFF                            true
[06/08 22:15:22    402s] setOptMode -powerEffort                           none
[06/08 22:15:22    402s] setOptMode -preserveAllSequential                 true
[06/08 22:15:22    402s] setOptMode -reclaimArea                           true
[06/08 22:15:22    402s] setOptMode -setupTargetSlack                      0
[06/08 22:15:22    402s] setOptMode -simplifyNetlist                       true
[06/08 22:15:22    402s] setOptMode -usefulSkew                            true
[06/08 22:15:22    402s] setRouteMode -earlyGlobalHonorMsvRouteConstraint  false
[06/08 22:15:22    402s] setRouteMode -earlyGlobalRoutePartitionPinGuide   true
[06/08 22:15:22    402s] 
[06/08 22:15:22    402s] (ccopt_design): CTS Engine: auto. Used Spec: pre-existing CCOPT spec.
[06/08 22:15:22    402s] Not setting up route_type 'default_route_type_nonleaf' from CTS mode settings, as it has already been done
[06/08 22:15:22    402s] Not setting up route_type 'default_route_type_leaf' from CTS mode settings, as it has already been done
[06/08 22:15:22    402s] Placement constraints of type 'region' or 'fence' will not be downgraded to 'guide' because the property change_fences_to_guides has been set to false.
[06/08 22:15:22    402s] Set place::cacheFPlanSiteMark to 1
[06/08 22:15:22    402s] 'setDesignMode -flowEffort standard' => 'setOptMode -usefulSkewCCOpt standard' 
[06/08 22:15:22    402s] Using CCOpt effort standard.
[06/08 22:15:22    402s] CCOpt::Phase::Initialization...
[06/08 22:15:22    402s] Check Prerequisites...
[06/08 22:15:22    402s] Leaving CCOpt scope - CheckPlace...
[06/08 22:15:22    402s] OPERPROF: Starting checkPlace at level 1, MEM:1353.8M
[06/08 22:15:22    402s] #spOpts: N=45 
[06/08 22:15:22    402s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1353.8M
[06/08 22:15:22    402s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1353.8M
[06/08 22:15:22    402s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[06/08 22:15:22    402s] SiteArray: non-trimmed site array dimensions = 23 x 227
[06/08 22:15:22    402s] SiteArray: use 24,576 bytes
[06/08 22:15:22    402s] SiteArray: current memory after site array memory allocation 1353.8M
[06/08 22:15:22    402s] SiteArray: FP blocked sites are writable
[06/08 22:15:22    402s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.010, REAL:0.002, MEM:1353.8M
[06/08 22:15:22    402s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.003, MEM:1353.8M
[06/08 22:15:22    402s] Begin checking placement ... (start mem=1353.8M, init mem=1353.8M)
[06/08 22:15:22    402s] 
[06/08 22:15:22    402s] Running CheckPlace using 1 thread in normal mode...
[06/08 22:15:22    402s] 
[06/08 22:15:22    402s] ...checkPlace normal is done!
[06/08 22:15:22    402s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:1353.8M
[06/08 22:15:22    402s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.000, REAL:0.000, MEM:1353.8M
[06/08 22:15:22    402s] *info: Placed = 623           
[06/08 22:15:22    402s] *info: Unplaced = 0           
[06/08 22:15:22    402s] Placement Density:68.13%(946/1389)
[06/08 22:15:22    402s] Placement Density (including fixed std cells):68.13%(946/1389)
[06/08 22:15:22    402s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1353.8M
[06/08 22:15:22    402s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1353.8M
[06/08 22:15:22    402s] Finished checkPlace (total: cpu=0:00:00.0, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=1353.8M)
[06/08 22:15:22    402s] OPERPROF: Finished checkPlace at level 1, CPU:0.010, REAL:0.007, MEM:1353.8M
[06/08 22:15:22    402s] Leaving CCOpt scope - CheckPlace done. (took cpu=0:00:00.0 real=0:00:00.0)
[06/08 22:15:22    402s] Innovus will update I/O latencies
[06/08 22:15:22    402s] Found 0 ideal nets, 0 pins with transition annotations, 0 instances with delay annotations, 0 nets with delay annotations, refer to logv for details.
[06/08 22:15:22    402s] 
[06/08 22:15:22    402s] 
[06/08 22:15:22    402s] 
[06/08 22:15:22    402s] Check Prerequisites done. (took cpu=0:00:00.0 real=0:00:00.0)
[06/08 22:15:22    402s] CCOpt::Phase::Initialization done. (took cpu=0:00:00.0 real=0:00:00.0)
[06/08 22:15:22    402s] Executing ccopt post-processing.
[06/08 22:15:22    402s] Synthesizing clock trees with CCOpt...
[06/08 22:15:22    402s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[06/08 22:15:22    402s] CCOpt::Phase::PreparingToBalance...
[06/08 22:15:22    402s] Leaving CCOpt scope - Initializing power interface...
[06/08 22:15:22    402s] Leaving CCOpt scope - Initializing power interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[06/08 22:15:22    402s] 
[06/08 22:15:22    402s] Positive (advancing) pin insertion delays
[06/08 22:15:22    402s] =========================================
[06/08 22:15:22    402s] 
[06/08 22:15:22    402s] Found 0 advancing pin insertion delay (0.000% of 48 clock tree sinks)
[06/08 22:15:22    402s] 
[06/08 22:15:22    402s] Negative (delaying) pin insertion delays
[06/08 22:15:22    402s] ========================================
[06/08 22:15:22    402s] 
[06/08 22:15:22    402s] Found 0 delaying pin insertion delay (0.000% of 48 clock tree sinks)
[06/08 22:15:22    402s] Notify start of optimization...
[06/08 22:15:22    402s] Notify start of optimization done.
[06/08 22:15:22    402s] Leaving CCOpt scope - optDesignGlobalRouteStep...
[06/08 22:15:22    402s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:22    402s] All LLGs are deleted
[06/08 22:15:22    402s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1353.8M
[06/08 22:15:22    402s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1353.8M
[06/08 22:15:22    402s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:22    402s] ### Creating LA Mngr. totSessionCpu=0:06:43 mem=1353.8M
[06/08 22:15:22    402s] ### Creating LA Mngr, finished. totSessionCpu=0:06:43 mem=1353.8M
[06/08 22:15:22    402s] **WARN: (IMPPTN-1250):	Pin placement has been enabled on metal layer 1.
[06/08 22:15:22    402s] Type 'man IMPPTN-1250' for more detail.
[06/08 22:15:22    402s] [PSP]    Started Early Global Route kernel ( Curr Mem: 1353.82 MB )
[06/08 22:15:22    402s] (I)       Started Loading and Dumping File ( Curr Mem: 1353.82 MB )
[06/08 22:15:22    402s] (I)       Reading DB...
[06/08 22:15:22    402s] (I)       Read data from FE... (mem=1353.8M)
[06/08 22:15:22    402s] (I)       Read nodes and places... (mem=1353.8M)
[06/08 22:15:22    402s] (I)       Done Read nodes and places (cpu=0.000s, mem=1353.8M)
[06/08 22:15:22    402s] (I)       Read nets... (mem=1353.8M)
[06/08 22:15:22    402s] (I)       Done Read nets (cpu=0.010s, mem=1353.8M)
[06/08 22:15:22    402s] (I)       Done Read data from FE (cpu=0.010s, mem=1353.8M)
[06/08 22:15:22    402s] (I)       before initializing RouteDB syMemory usage = 1353.8 MB
[06/08 22:15:22    402s] (I)       == Non-default Options ==
[06/08 22:15:22    402s] (I)       Maximum routing layer                              : 10
[06/08 22:15:22    402s] (I)       Counted 1186 PG shapes. We will not process PG shapes layer by layer.
[06/08 22:15:22    402s] (I)       Use row-based GCell size
[06/08 22:15:22    402s] (I)       GCell unit size  : 2800
[06/08 22:15:22    402s] (I)       GCell multiplier : 1
[06/08 22:15:22    402s] (I)       build grid graph
[06/08 22:15:22    402s] (I)       build grid graph start
[06/08 22:15:22    402s] [NR-eGR] Track table information for default rule: 
[06/08 22:15:22    402s] [NR-eGR] metal1 has no routable track
[06/08 22:15:22    402s] [NR-eGR] metal2 has single uniform track structure
[06/08 22:15:22    402s] [NR-eGR] metal3 has single uniform track structure
[06/08 22:15:22    402s] [NR-eGR] metal4 has single uniform track structure
[06/08 22:15:22    402s] [NR-eGR] metal5 has single uniform track structure
[06/08 22:15:22    402s] [NR-eGR] metal6 has single uniform track structure
[06/08 22:15:22    402s] [NR-eGR] metal7 has single uniform track structure
[06/08 22:15:22    402s] [NR-eGR] metal8 has single uniform track structure
[06/08 22:15:22    402s] [NR-eGR] metal9 has single uniform track structure
[06/08 22:15:22    402s] [NR-eGR] metal10 has single uniform track structure
[06/08 22:15:22    402s] (I)       build grid graph end
[06/08 22:15:22    402s] (I)       ===========================================================================
[06/08 22:15:22    402s] (I)       == Report All Rule Vias ==
[06/08 22:15:22    402s] (I)       ===========================================================================
[06/08 22:15:22    402s] (I)        Via Rule : (Default)
[06/08 22:15:22    402s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[06/08 22:15:22    402s] (I)       ---------------------------------------------------------------------------
[06/08 22:15:22    402s] (I)        1    9 : via1_8                      9 : via1_8                   
[06/08 22:15:22    402s] (I)        2   10 : via2_8                     10 : via2_8                   
[06/08 22:15:22    402s] (I)        3   19 : via3_2                     19 : via3_2                   
[06/08 22:15:22    402s] (I)        4   22 : via4_0                     22 : via4_0                   
[06/08 22:15:22    402s] (I)        5   23 : via5_0                     23 : via5_0                   
[06/08 22:15:22    402s] (I)        6   24 : via6_0                     24 : via6_0                   
[06/08 22:15:22    402s] (I)        7   25 : via7_0                     25 : via7_0                   
[06/08 22:15:22    402s] (I)        8   26 : via8_0                     26 : via8_0                   
[06/08 22:15:22    402s] (I)        9   27 : via9_0                     27 : via9_0                   
[06/08 22:15:22    402s] (I)       ===========================================================================
[06/08 22:15:22    402s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 1353.82 MB )
[06/08 22:15:22    402s] (I)       Num PG vias on layer 2 : 0
[06/08 22:15:22    402s] (I)       Num PG vias on layer 3 : 0
[06/08 22:15:22    402s] (I)       Num PG vias on layer 4 : 0
[06/08 22:15:22    402s] (I)       Num PG vias on layer 5 : 0
[06/08 22:15:22    402s] (I)       Num PG vias on layer 6 : 0
[06/08 22:15:22    402s] (I)       Num PG vias on layer 7 : 0
[06/08 22:15:22    402s] (I)       Num PG vias on layer 8 : 0
[06/08 22:15:22    402s] (I)       Num PG vias on layer 9 : 0
[06/08 22:15:22    402s] (I)       Num PG vias on layer 10 : 0
[06/08 22:15:22    402s] [NR-eGR] Read 2094 PG shapes
[06/08 22:15:22    402s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1353.82 MB )
[06/08 22:15:22    402s] [NR-eGR] #Routing Blockages  : 0
[06/08 22:15:22    402s] [NR-eGR] #Instance Blockages : 0
[06/08 22:15:22    402s] [NR-eGR] #PG Blockages       : 2094
[06/08 22:15:22    402s] [NR-eGR] #Halo Blockages     : 0
[06/08 22:15:22    402s] [NR-eGR] #Boundary Blockages : 0
[06/08 22:15:22    402s] (I)       Design has 0 blackboxes considered as all layer blockages.
[06/08 22:15:22    402s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[06/08 22:15:22    402s] (I)       readDataFromPlaceDB
[06/08 22:15:22    402s] (I)       Read net information..
[06/08 22:15:22    402s] [NR-eGR] Read numTotalNets=733  numIgnoredNets=0
[06/08 22:15:22    402s] (I)       Read testcase time = 0.000 seconds
[06/08 22:15:22    402s] 
[06/08 22:15:22    402s] (I)       early_global_route_priority property id does not exist.
[06/08 22:15:22    402s] (I)       Start initializing grid graph
[06/08 22:15:22    402s] (I)       Early Global GCell Via Threshold calculated based on cut spacing = 
[06/08 22:15:22    402s] (I)       End initializing grid graph
[06/08 22:15:22    402s] (I)       Model blockages into capacity
[06/08 22:15:22    402s] (I)       Read Num Blocks=2094  Num Prerouted Wires=0  Num CS=0
[06/08 22:15:22    402s] (I)       Started Modeling ( Curr Mem: 1353.82 MB )
[06/08 22:15:22    402s] (I)       Layer 1 (V) : #blockages 240 : #preroutes 0
[06/08 22:15:22    402s] (I)       Layer 2 (H) : #blockages 240 : #preroutes 0
[06/08 22:15:22    402s] (I)       Layer 3 (V) : #blockages 240 : #preroutes 0
[06/08 22:15:22    402s] (I)       Layer 4 (H) : #blockages 240 : #preroutes 0
[06/08 22:15:22    402s] (I)       Layer 5 (V) : #blockages 240 : #preroutes 0
[06/08 22:15:22    402s] (I)       Layer 6 (H) : #blockages 240 : #preroutes 0
[06/08 22:15:22    402s] (I)       Layer 7 (V) : #blockages 240 : #preroutes 0
[06/08 22:15:22    402s] (I)       Layer 8 (H) : #blockages 264 : #preroutes 0
[06/08 22:15:22    402s] (I)       Layer 9 (V) : #blockages 150 : #preroutes 0
[06/08 22:15:22    402s] (I)       Finished Modeling ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1353.82 MB )
[06/08 22:15:22    402s] (I)       -- layer congestion ratio --
[06/08 22:15:22    402s] (I)       Layer 1 : 0.100000
[06/08 22:15:22    402s] (I)       Layer 2 : 0.700000
[06/08 22:15:22    402s] (I)       Layer 3 : 0.700000
[06/08 22:15:22    402s] (I)       Layer 4 : 0.700000
[06/08 22:15:22    402s] (I)       Layer 5 : 0.700000
[06/08 22:15:22    402s] (I)       Layer 6 : 0.700000
[06/08 22:15:22    402s] (I)       Layer 7 : 0.700000
[06/08 22:15:22    402s] (I)       Layer 8 : 0.700000
[06/08 22:15:22    402s] (I)       Layer 9 : 0.700000
[06/08 22:15:22    402s] (I)       Layer 10 : 0.700000
[06/08 22:15:22    402s] (I)       ----------------------------
[06/08 22:15:22    402s] (I)       Number of ignored nets = 0
[06/08 22:15:22    402s] (I)       Number of fixed nets = 0.  Ignored: Yes
[06/08 22:15:22    402s] (I)       Number of clock nets = 1.  Ignored: No
[06/08 22:15:22    402s] (I)       Number of analog nets = 0.  Ignored: Yes
[06/08 22:15:22    402s] (I)       Number of special nets = 0.  Ignored: Yes
[06/08 22:15:22    402s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[06/08 22:15:22    402s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[06/08 22:15:22    402s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[06/08 22:15:22    402s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[06/08 22:15:22    402s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[06/08 22:15:22    402s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[06/08 22:15:22    402s] (I)       Before initializing Early Global Route syMemory usage = 1353.8 MB
[06/08 22:15:22    402s] (I)       Ndr track 0 does not exist
[06/08 22:15:22    402s] (I)       ---------------------Grid Graph Info--------------------
[06/08 22:15:22    402s] (I)       Routing area        : (0, 0) - (126540, 104720)
[06/08 22:15:22    402s] (I)       Core area           : (20140, 20160) - (106400, 84560)
[06/08 22:15:22    402s] (I)       Site width          :   380  (dbu)
[06/08 22:15:22    402s] (I)       Row height          :  2800  (dbu)
[06/08 22:15:22    402s] (I)       GCell width         :  2800  (dbu)
[06/08 22:15:22    402s] (I)       GCell height        :  2800  (dbu)
[06/08 22:15:22    402s] (I)       Grid                :    45    38    10
[06/08 22:15:22    402s] (I)       Layer numbers       :     1     2     3     4     5     6     7     8     9    10
[06/08 22:15:22    402s] (I)       Vertical capacity   :     0  2800     0  2800     0  2800     0  2800     0  2800
[06/08 22:15:22    402s] (I)       Horizontal capacity :     0     0  2800     0  2800     0  2800     0  2800     0
[06/08 22:15:22    402s] (I)       Default wire width  :   140   140   140   280   280   280   800   800  1600  1600
[06/08 22:15:22    402s] (I)       Default wire space  :   130   140   140   280   280   280   800   800  1600  1600
[06/08 22:15:22    402s] (I)       Default wire pitch  :   270   280   280   560   560   560  1600  1600  3200  3200
[06/08 22:15:22    402s] (I)       Default pitch size  :   270   380   280   560   560   560  1680  1680  3200  3360
[06/08 22:15:22    402s] (I)       First track coord   :     0   190   140   730   700   730  1820  1850  4300  3530
[06/08 22:15:22    402s] (I)       Num tracks per GCell: 10.37  7.37 10.00  5.00  5.00  5.00  1.67  1.67  0.88  0.83
[06/08 22:15:22    402s] (I)       Total num of tracks :     0   333   374   225   186   225    62    74    32    37
[06/08 22:15:22    402s] (I)       Num of masks        :     1     1     1     1     1     1     1     1     1     1
[06/08 22:15:22    402s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0     0     0
[06/08 22:15:22    402s] (I)       --------------------------------------------------------
[06/08 22:15:22    402s] 
[06/08 22:15:22    402s] [NR-eGR] ============ Routing rule table ============
[06/08 22:15:22    402s] [NR-eGR] Rule id: 0  Nets: 733 
[06/08 22:15:22    402s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[06/08 22:15:22    402s] (I)       Pitch:  L1=270  L2=380  L3=280  L4=560  L5=560  L6=560  L7=1680  L8=1680  L9=3200  L10=3360
[06/08 22:15:22    402s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1
[06/08 22:15:22    402s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1
[06/08 22:15:22    402s] [NR-eGR] ========================================
[06/08 22:15:22    402s] [NR-eGR] 
[06/08 22:15:22    402s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[06/08 22:15:22    402s] (I)       blocked tracks on layer2 : = 2592 / 12654 (20.48%)
[06/08 22:15:22    402s] (I)       blocked tracks on layer3 : = 552 / 16830 (3.28%)
[06/08 22:15:22    402s] (I)       blocked tracks on layer4 : = 1896 / 8550 (22.18%)
[06/08 22:15:22    402s] (I)       blocked tracks on layer5 : = 600 / 8370 (7.17%)
[06/08 22:15:22    402s] (I)       blocked tracks on layer6 : = 2112 / 8550 (24.70%)
[06/08 22:15:22    402s] (I)       blocked tracks on layer7 : = 675 / 2790 (24.19%)
[06/08 22:15:22    402s] (I)       blocked tracks on layer8 : = 888 / 2812 (31.58%)
[06/08 22:15:22    402s] (I)       blocked tracks on layer9 : = 982 / 1440 (68.19%)
[06/08 22:15:22    402s] (I)       blocked tracks on layer10 : = 765 / 1406 (54.41%)
[06/08 22:15:22    402s] (I)       After initializing Early Global Route syMemory usage = 1353.8 MB
[06/08 22:15:22    402s] (I)       Finished Loading and Dumping File ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1353.82 MB )
[06/08 22:15:22    402s] (I)       Reset routing kernel
[06/08 22:15:22    402s] (I)       Started Global Routing ( Curr Mem: 1353.82 MB )
[06/08 22:15:22    402s] (I)       ============= Initialization =============
[06/08 22:15:22    402s] (I)       totalPins=2207  totalGlobalPin=2070 (93.79%)
[06/08 22:15:22    402s] (I)       Started Net group 1 ( Curr Mem: 1353.82 MB )
[06/08 22:15:22    402s] (I)       Started Build MST ( Curr Mem: 1353.82 MB )
[06/08 22:15:22    402s] (I)       Generate topology with single threads
[06/08 22:15:22    402s] (I)       Finished Build MST ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1353.82 MB )
[06/08 22:15:22    402s] (I)       total 2D Cap : 56508 = (26808 H, 29700 V)
[06/08 22:15:22    402s] [NR-eGR] Layer group 1: route 733 net(s) in layer range [2, 10]
[06/08 22:15:22    402s] (I)       
[06/08 22:15:22    402s] (I)       ============  Phase 1a Route ============
[06/08 22:15:22    402s] (I)       Started Phase 1a ( Curr Mem: 1353.82 MB )
[06/08 22:15:22    402s] (I)       Started Pattern routing ( Curr Mem: 1353.82 MB )
[06/08 22:15:22    402s] (I)       Finished Pattern routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1353.82 MB )
[06/08 22:15:22    402s] (I)       Usage: 4409 = (2331 H, 2078 V) = (8.70% H, 7.00% V) = (3.263e+03um H, 2.909e+03um V)
[06/08 22:15:22    402s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1353.82 MB )
[06/08 22:15:22    402s] (I)       
[06/08 22:15:22    402s] (I)       ============  Phase 1b Route ============
[06/08 22:15:22    402s] (I)       Started Phase 1b ( Curr Mem: 1353.82 MB )
[06/08 22:15:22    402s] (I)       Usage: 4409 = (2331 H, 2078 V) = (8.70% H, 7.00% V) = (3.263e+03um H, 2.909e+03um V)
[06/08 22:15:22    402s] (I)       Overflow of layer group 1: 0.16% H + 0.00% V. EstWL: 6.172600e+03um
[06/08 22:15:22    402s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1353.82 MB )
[06/08 22:15:22    402s] (I)       
[06/08 22:15:22    402s] (I)       ============  Phase 1c Route ============
[06/08 22:15:22    402s] (I)       Started Phase 1c ( Curr Mem: 1353.82 MB )
[06/08 22:15:22    402s] (I)       Usage: 4409 = (2331 H, 2078 V) = (8.70% H, 7.00% V) = (3.263e+03um H, 2.909e+03um V)
[06/08 22:15:22    402s] (I)       Finished Phase 1c ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1353.82 MB )
[06/08 22:15:22    402s] (I)       
[06/08 22:15:22    402s] (I)       ============  Phase 1d Route ============
[06/08 22:15:22    402s] (I)       Started Phase 1d ( Curr Mem: 1353.82 MB )
[06/08 22:15:22    402s] (I)       Usage: 4409 = (2331 H, 2078 V) = (8.70% H, 7.00% V) = (3.263e+03um H, 2.909e+03um V)
[06/08 22:15:22    402s] (I)       Finished Phase 1d ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1353.82 MB )
[06/08 22:15:22    402s] (I)       
[06/08 22:15:22    402s] (I)       ============  Phase 1e Route ============
[06/08 22:15:22    402s] (I)       Started Phase 1e ( Curr Mem: 1353.82 MB )
[06/08 22:15:22    402s] (I)       Started Route legalization ( Curr Mem: 1353.82 MB )
[06/08 22:15:22    402s] (I)       Finished Route legalization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1353.82 MB )
[06/08 22:15:22    402s] (I)       Usage: 4409 = (2331 H, 2078 V) = (8.70% H, 7.00% V) = (3.263e+03um H, 2.909e+03um V)
[06/08 22:15:22    402s] [NR-eGR] Early Global Route overflow of layer group 1: 0.16% H + 0.00% V. EstWL: 6.172600e+03um
[06/08 22:15:22    402s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1353.82 MB )
[06/08 22:15:22    402s] (I)       Started Layer assignment ( Curr Mem: 1353.82 MB )
[06/08 22:15:22    402s] (I)       Current Layer assignment [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1353.82 MB )
[06/08 22:15:22    402s] (I)       Running layer assignment with 1 threads
[06/08 22:15:22    402s] (I)       Finished Layer assignment ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1353.82 MB )
[06/08 22:15:22    402s] (I)       Finished Net group 1 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1353.82 MB )
[06/08 22:15:22    402s] (I)       
[06/08 22:15:22    402s] (I)       ============  Phase 1l Route ============
[06/08 22:15:22    402s] (I)       Started Phase 1l ( Curr Mem: 1353.82 MB )
[06/08 22:15:22    402s] (I)       Finished Phase 1l ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1353.82 MB )
[06/08 22:15:22    402s] (I)       
[06/08 22:15:22    402s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[06/08 22:15:22    402s] [NR-eGR]                        OverCon            
[06/08 22:15:22    402s] [NR-eGR]                         #Gcell     %Gcell
[06/08 22:15:22    402s] [NR-eGR]       Layer                (1)    OverCon 
[06/08 22:15:22    402s] [NR-eGR] ----------------------------------------------
[06/08 22:15:22    402s] [NR-eGR]  metal1  (1)         0( 0.00%)   ( 0.00%) 
[06/08 22:15:22    402s] [NR-eGR]  metal2  (2)         2( 0.12%)   ( 0.12%) 
[06/08 22:15:22    402s] [NR-eGR]  metal3  (3)         1( 0.06%)   ( 0.06%) 
[06/08 22:15:22    402s] [NR-eGR]  metal4  (4)         0( 0.00%)   ( 0.00%) 
[06/08 22:15:22    402s] [NR-eGR]  metal5  (5)         0( 0.00%)   ( 0.00%) 
[06/08 22:15:22    402s] [NR-eGR]  metal6  (6)         0( 0.00%)   ( 0.00%) 
[06/08 22:15:22    402s] [NR-eGR]  metal7  (7)         0( 0.00%)   ( 0.00%) 
[06/08 22:15:22    402s] [NR-eGR]  metal8  (8)         0( 0.00%)   ( 0.00%) 
[06/08 22:15:22    402s] [NR-eGR]  metal9  (9)         0( 0.00%)   ( 0.00%) 
[06/08 22:15:22    402s] [NR-eGR] metal10 (10)         0( 0.00%)   ( 0.00%) 
[06/08 22:15:22    402s] [NR-eGR] ----------------------------------------------
[06/08 22:15:22    402s] [NR-eGR] Total                3( 0.02%)   ( 0.02%) 
[06/08 22:15:22    402s] [NR-eGR] 
[06/08 22:15:22    402s] (I)       Finished Global Routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1353.82 MB )
[06/08 22:15:22    402s] (I)       total 2D Cap : 57072 = (26893 H, 30179 V)
[06/08 22:15:22    402s] [NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[06/08 22:15:22    402s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[06/08 22:15:22    402s] (I)       ============= track Assignment ============
[06/08 22:15:22    402s] (I)       Started Extract Global 3D Wires ( Curr Mem: 1353.82 MB )
[06/08 22:15:22    402s] (I)       Finished Extract Global 3D Wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1353.82 MB )
[06/08 22:15:22    402s] (I)       Started Track Assignment ( Curr Mem: 1353.82 MB )
[06/08 22:15:22    402s] (I)       Initialize Track Assignment ( max pin layer : 11 )
[06/08 22:15:22    402s] (I)       Running track assignment with 1 threads
[06/08 22:15:22    402s] (I)       Current Track Assignment [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1353.82 MB )
[06/08 22:15:22    402s] (I)       Run Multi-thread track assignment
[06/08 22:15:22    402s] (I)       Finished Track Assignment ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1353.82 MB )
[06/08 22:15:22    402s] [NR-eGR] Started Export DB wires ( Curr Mem: 1353.82 MB )
[06/08 22:15:22    402s] [NR-eGR] Started Export all nets ( Curr Mem: 1353.82 MB )
[06/08 22:15:22    402s] [NR-eGR] Finished Export all nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1353.82 MB )
[06/08 22:15:22    402s] [NR-eGR] Started Set wire vias ( Curr Mem: 1353.82 MB )
[06/08 22:15:22    402s] [NR-eGR] Finished Set wire vias ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1353.82 MB )
[06/08 22:15:22    402s] [NR-eGR] Finished Export DB wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1353.82 MB )
[06/08 22:15:22    402s] [NR-eGR] --------------------------------------------------------------------------
[06/08 22:15:22    402s] [NR-eGR] metal1  (1F) length: 0.000000e+00um, number of vias: 2207
[06/08 22:15:22    402s] [NR-eGR] metal2  (2V) length: 1.590915e+03um, number of vias: 2662
[06/08 22:15:22    402s] [NR-eGR] metal3  (3H) length: 2.992100e+03um, number of vias: 841
[06/08 22:15:22    402s] [NR-eGR] metal4  (4V) length: 1.362995e+03um, number of vias: 64
[06/08 22:15:22    402s] [NR-eGR] metal5  (5H) length: 4.751750e+02um, number of vias: 58
[06/08 22:15:22    402s] [NR-eGR] metal6  (6V) length: 3.186700e+02um, number of vias: 0
[06/08 22:15:22    402s] [NR-eGR] metal7  (7H) length: 0.000000e+00um, number of vias: 0
[06/08 22:15:22    402s] [NR-eGR] metal8  (8V) length: 0.000000e+00um, number of vias: 0
[06/08 22:15:22    402s] [NR-eGR] metal9  (9H) length: 0.000000e+00um, number of vias: 0
[06/08 22:15:22    402s] [NR-eGR] metal10 (10V) length: 0.000000e+00um, number of vias: 0
[06/08 22:15:22    402s] [NR-eGR] Total length: 6.739855e+03um, number of vias: 5832
[06/08 22:15:22    402s] [NR-eGR] --------------------------------------------------------------------------
[06/08 22:15:22    402s] [NR-eGR] Total eGR-routed clock nets wire length: 1.583800e+02um 
[06/08 22:15:22    402s] [NR-eGR] --------------------------------------------------------------------------
[06/08 22:15:22    402s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1353.82 MB )
[06/08 22:15:22    402s] Leaving CCOpt scope - optDesignGlobalRouteStep done. (took cpu=0:00:00.0 real=0:00:00.0)
[06/08 22:15:22    402s] Rebuilding timing graph...
[06/08 22:15:22    402s] Rebuilding timing graph done.
[06/08 22:15:22    402s] Legalization setup...
[06/08 22:15:22    402s] Using cell based legalization.
[06/08 22:15:22    402s] OPERPROF: Starting DPlace-Init at level 1, MEM:1353.8M
[06/08 22:15:22    402s] #spOpts: N=45 
[06/08 22:15:22    402s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1353.8M
[06/08 22:15:22    402s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1353.8M
[06/08 22:15:22    402s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[06/08 22:15:22    402s] SiteArray: non-trimmed site array dimensions = 23 x 227
[06/08 22:15:22    402s] SiteArray: use 24,576 bytes
[06/08 22:15:22    402s] SiteArray: current memory after site array memory allocation 1353.8M
[06/08 22:15:22    402s] SiteArray: FP blocked sites are writable
[06/08 22:15:22    402s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[06/08 22:15:22    402s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:1353.8M
[06/08 22:15:22    402s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.000, REAL:0.001, MEM:1353.8M
[06/08 22:15:22    402s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.010, REAL:0.005, MEM:1353.8M
[06/08 22:15:22    402s] OPERPROF:     Starting CMU at level 3, MEM:1353.8M
[06/08 22:15:22    402s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:1353.8M
[06/08 22:15:22    402s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.006, MEM:1353.8M
[06/08 22:15:22    402s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1353.8MB).
[06/08 22:15:22    402s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.007, MEM:1353.8M
[06/08 22:15:22    402s] (I)       Load db... (mem=1353.8M)
[06/08 22:15:22    402s] (I)       Read data from FE... (mem=1353.8M)
[06/08 22:15:22    402s] (I)       Read nodes and places... (mem=1353.8M)
[06/08 22:15:22    402s] (I)       Number of ignored instance 0
[06/08 22:15:22    402s] (I)       Number of inbound cells 0
[06/08 22:15:22    402s] (I)       numMoveCells=623, numMacros=0  numPads=109  numMultiRowHeightInsts=0
[06/08 22:15:22    402s] (I)       cell height: 2800, count: 623
[06/08 22:15:22    402s] (I)       Done Read nodes and places (cpu=0.000s, mem=1353.8M)
[06/08 22:15:22    402s] (I)       Read rows... (mem=1353.8M)
[06/08 22:15:22    402s] (I)       Done Read rows (cpu=0.000s, mem=1353.8M)
[06/08 22:15:22    402s] (I)       Done Read data from FE (cpu=0.000s, mem=1353.8M)
[06/08 22:15:22    402s] (I)       Done Load db (cpu=0.000s, mem=1353.8M)
[06/08 22:15:22    402s] (I)       Constructing placeable region... (mem=1353.8M)
[06/08 22:15:22    402s] (I)       Constructing bin map
[06/08 22:15:22    402s] (I)       Initialize bin information with width=28000 height=28000
[06/08 22:15:22    402s] (I)       Done constructing bin map
[06/08 22:15:22    402s] (I)       Removing 1 blocked bin with high fixed inst density
[06/08 22:15:22    402s] (I)       Compute region effective width... (mem=1353.8M)
[06/08 22:15:22    402s] (I)       Done Compute region effective width (cpu=0.000s, mem=1353.8M)
[06/08 22:15:22    402s] (I)       Done Constructing placeable region (cpu=0.000s, mem=1353.8M)
[06/08 22:15:22    402s] Legalization setup done. (took cpu=0:00:00.0 real=0:00:00.0)
[06/08 22:15:22    402s] Validating CTS configuration...
[06/08 22:15:22    402s] Checking module port directions...
[06/08 22:15:22    402s] Checking module port directions done. (took cpu=0:00:00.0 real=0:00:00.0)
[06/08 22:15:22    402s] Non-default CCOpt properties:
[06/08 22:15:22    402s] buffer_cells is set for at least one object
[06/08 22:15:22    402s] cts_merge_clock_gates is set for at least one object
[06/08 22:15:22    402s] cts_merge_clock_logic is set for at least one object
[06/08 22:15:22    402s] inverter_cells is set for at least one object
[06/08 22:15:22    402s] route_type is set for at least one object
[06/08 22:15:22    402s] Route type trimming info:
[06/08 22:15:22    402s]   No route type modifications were made.
[06/08 22:15:22    402s] Accumulated time to calculate placeable region: 0
[06/08 22:15:22    402s] (I)       Initializing Steiner engine. 
[06/08 22:15:22    402s] LayerId::1 widthSet size::1
[06/08 22:15:22    402s] LayerId::2 widthSet size::1
[06/08 22:15:22    402s] LayerId::3 widthSet size::1
[06/08 22:15:22    402s] LayerId::4 widthSet size::1
[06/08 22:15:22    402s] LayerId::5 widthSet size::1
[06/08 22:15:22    402s] LayerId::6 widthSet size::1
[06/08 22:15:22    402s] LayerId::7 widthSet size::1
[06/08 22:15:22    402s] LayerId::8 widthSet size::1
[06/08 22:15:22    402s] LayerId::9 widthSet size::1
[06/08 22:15:22    402s] LayerId::10 widthSet size::1
[06/08 22:15:22    402s] Updating RC grid for preRoute extraction ...
[06/08 22:15:22    402s] Initializing multi-corner resistance tables ...
[06/08 22:15:22    402s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:22    402s] {RT default_rc_corner 0 10 10 {4 1} {7 0} {9 0} 3}
[06/08 22:15:22    402s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.275075 ; uaWl: 1.000000 ; uaWlH: 0.320013 ; aWlH: 0.000000 ; Pmax: 0.858000 ; wcR: 0.535700 ; newSi: 0.095200 ; pMod: 80 ; 
[06/08 22:15:22    402s] End AAE Lib Interpolated Model. (MEM=1353.82 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[06/08 22:15:22    402s] Library trimming buffers in power domain auto-default and half-corner worst:setup.late removed 1 of 9 cells
[06/08 22:15:22    402s] Original list had 9 cells:
[06/08 22:15:22    402s] BUF_X32 BUF_X16 BUF_X8 BUF_X4 CLKBUF_X3 BUF_X2 CLKBUF_X2 BUF_X1 CLKBUF_X1 
[06/08 22:15:22    402s] New trimmed list has 8 cells:
[06/08 22:15:22    402s] BUF_X32 BUF_X16 BUF_X8 BUF_X4 CLKBUF_X3 BUF_X2 BUF_X1 CLKBUF_X1 
[06/08 22:15:22    402s] Accumulated time to calculate placeable region: 0
[06/08 22:15:22    402s] Library trimming inverters in power domain auto-default and half-corner worst:setup.late removed 0 of 6 cells
[06/08 22:15:22    402s] Original list had 6 cells:
[06/08 22:15:22    402s] INV_X32 INV_X16 INV_X8 INV_X4 INV_X2 INV_X1 
[06/08 22:15:22    402s] Library trimming was not able to trim any cells:
[06/08 22:15:22    402s] INV_X32 INV_X16 INV_X8 INV_X4 INV_X2 INV_X1 
[06/08 22:15:22    402s] Accumulated time to calculate placeable region: 0
[06/08 22:15:22    402s] Accumulated time to calculate placeable region: 0
[06/08 22:15:24    404s] Clock tree balancer configuration for clock_tree clk:
[06/08 22:15:24    404s] Non-default CCOpt properties:
[06/08 22:15:24    404s]   cts_merge_clock_gates: true (default: false)
[06/08 22:15:24    404s]   cts_merge_clock_logic: true (default: false)
[06/08 22:15:24    404s]   route_type (leaf): default_route_type_leaf (default: default)
[06/08 22:15:24    404s]   route_type (trunk): default_route_type_nonleaf (default: default)
[06/08 22:15:24    404s]   route_type (top): default_route_type_nonleaf (default: default)
[06/08 22:15:24    404s] For power domain auto-default:
[06/08 22:15:24    404s]   Buffers:     {BUF_X32 BUF_X16 BUF_X8 BUF_X4 CLKBUF_X3 BUF_X2 BUF_X1 CLKBUF_X1}
[06/08 22:15:24    404s]   Inverters:   INV_X32 INV_X16 INV_X8 INV_X4 INV_X2 INV_X1 
[06/08 22:15:24    404s]   Clock gates (with test): CLKGATETST_X8 CLKGATETST_X4 CLKGATETST_X2 CLKGATETST_X1 
[06/08 22:15:24    404s]   Clock gates   (no test): CLKGATE_X8 CLKGATE_X4 CLKGATE_X2 CLKGATE_X1 
[06/08 22:15:24    404s]   Unblocked area available for placement of any clock cells in power_domain auto-default: 1384.040um^2
[06/08 22:15:24    404s] Top Routing info:
[06/08 22:15:24    404s]   Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: metal4/metal3; 
[06/08 22:15:24    404s]   Unshielded; Mask Constraint: 0; Source: route_type.
[06/08 22:15:24    404s] Trunk Routing info:
[06/08 22:15:24    404s]   Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: metal4/metal3; 
[06/08 22:15:24    404s]   Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
[06/08 22:15:24    404s] Leaf Routing info:
[06/08 22:15:24    404s]   Route-type name: default_route_type_leaf; Top/bottom preferred layer name: metal4/metal3; 
[06/08 22:15:24    404s]   Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
[06/08 22:15:24    404s] For timing_corner worst:setup, late and power domain auto-default:
[06/08 22:15:24    404s]   Slew time target (leaf):    0.071ns
[06/08 22:15:24    404s]   Slew time target (trunk):   0.071ns
[06/08 22:15:24    404s]   Slew time target (top):     0.071ns (Note: no nets are considered top nets in this clock tree)
[06/08 22:15:24    404s]   Buffer unit delay: 0.040ns
[06/08 22:15:24    404s]   Buffer max distance: 518.605um
[06/08 22:15:24    404s] Fastest wire driving cells and distances:
[06/08 22:15:24    404s]   Buffer    : {lib_cell:BUF_X8, fastest_considered_half_corner=worst:setup.late, optimalDrivingDistance=499.625um, saturatedSlew=0.039ns, speed=6446.774um per ns, cellArea=6.921um^2 per 1000um}
[06/08 22:15:24    404s]   Inverter  : {lib_cell:INV_X8, fastest_considered_half_corner=worst:setup.late, optimalDrivingDistance=307.125um, saturatedSlew=0.023ns, speed=7745.901um per ns, cellArea=7.795um^2 per 1000um}
[06/08 22:15:24    404s]   Clock gate (with test): {lib_cell:CLKGATETST_X8, fastest_considered_half_corner=worst:setup.late, optimalDrivingDistance=594.125um, saturatedSlew=0.053ns, speed=4922.328um per ns, cellArea=12.984um^2 per 1000um}
[06/08 22:15:24    404s]   Clock gate   (no test): {lib_cell:CLKGATE_X8, fastest_considered_half_corner=worst:setup.late, optimalDrivingDistance=588.875um, saturatedSlew=0.053ns, speed=5046.059um per ns, cellArea=11.744um^2 per 1000um}
[06/08 22:15:24    404s] 
[06/08 22:15:24    404s] 
[06/08 22:15:24    404s] Logic Sizing Table:
[06/08 22:15:24    404s] 
[06/08 22:15:24    404s] ----------------------------------------------------------
[06/08 22:15:24    404s] Cell    Instance count    Source    Eligible library cells
[06/08 22:15:24    404s] ----------------------------------------------------------
[06/08 22:15:24    404s]   (empty table)
[06/08 22:15:24    404s] ----------------------------------------------------------
[06/08 22:15:24    404s] 
[06/08 22:15:24    404s] 
[06/08 22:15:24    404s] Clock tree balancer configuration for skew_group clk/synth:
[06/08 22:15:24    404s]   Sources:                     pin clk
[06/08 22:15:24    404s]   Total number of sinks:       48
[06/08 22:15:24    404s]   Delay constrained sinks:     48
[06/08 22:15:24    404s]   Non-leaf sinks:              0
[06/08 22:15:24    404s]   Ignore pins:                 0
[06/08 22:15:24    404s]  Timing corner worst:setup.late:
[06/08 22:15:24    404s]   Skew target:                 0.040ns
[06/08 22:15:24    404s] **WARN: (IMPCCOPT-1361):	Routing configuration for top nets in clock tree clk: preferred layers metal3-metal4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
[06/08 22:15:24    404s] **WARN: (IMPCCOPT-1361):	Routing configuration for trunk nets in clock tree clk: preferred layers metal3-metal4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
[06/08 22:15:24    404s] **WARN: (IMPCCOPT-1361):	Routing configuration for leaf nets in clock tree clk: preferred layers metal3-metal4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
[06/08 22:15:24    404s] Primary reporting skew groups are:
[06/08 22:15:24    404s] skew_group clk/synth with 48 clock sinks
[06/08 22:15:24    404s] 
[06/08 22:15:24    404s] Clock DAG stats initial state:
[06/08 22:15:24    404s]   cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
[06/08 22:15:24    404s]   cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
[06/08 22:15:24    404s]   hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[06/08 22:15:24    404s] Route-type name: default_route_type_leaf; Top/bottom preferred layer name: metal4/metal3; 
[06/08 22:15:24    404s] Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: #CUI#route_type#cts_route_type#.
[06/08 22:15:24    404s] 
[06/08 22:15:24    404s] Layer information for route type default_route_type_leaf:
[06/08 22:15:24    404s] 
[06/08 22:15:24    404s] ----------------------------------------------------------------------
[06/08 22:15:24    404s] Layer      Preferred    Route    Res.          Cap.          RC
[06/08 22:15:24    404s]                         Dir.     (Ohm um^1)    (fF um^-1)    (fs um^2)
[06/08 22:15:24    404s] ----------------------------------------------------------------------
[06/08 22:15:24    404s] metal1     N            H          5.429         0.162         0.881
[06/08 22:15:24    404s] metal2     N            V          3.571         0.143         0.511
[06/08 22:15:24    404s] metal3     Y            H          3.571         0.165         0.588
[06/08 22:15:24    404s] metal4     Y            V          1.500         0.171         0.256
[06/08 22:15:24    404s] metal5     N            H          1.500         0.171         0.256
[06/08 22:15:24    404s] metal6     N            V          1.500         0.171         0.256
[06/08 22:15:24    404s] metal7     N            H          0.188         0.196         0.037
[06/08 22:15:24    404s] metal8     N            V          0.188         0.196         0.037
[06/08 22:15:24    404s] metal9     N            H          0.037         0.265         0.010
[06/08 22:15:24    404s] metal10    N            V          0.037         0.216         0.008
[06/08 22:15:24    404s] ----------------------------------------------------------------------
[06/08 22:15:24    404s] 
[06/08 22:15:24    404s] Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: metal4/metal3; 
[06/08 22:15:24    404s] Unshielded; Mask Constraint: 0; Source: #CUI#route_type#cts_route_type#.
[06/08 22:15:24    404s] 
[06/08 22:15:24    404s] Layer information for route type default_route_type_nonleaf:
[06/08 22:15:24    404s] 
[06/08 22:15:24    404s] ----------------------------------------------------------------------
[06/08 22:15:24    404s] Layer      Preferred    Route    Res.          Cap.          RC
[06/08 22:15:24    404s]                         Dir.     (Ohm um^1)    (fF um^-1)    (fs um^2)
[06/08 22:15:24    404s] ----------------------------------------------------------------------
[06/08 22:15:24    404s] metal1     N            H          5.429         0.249         1.353
[06/08 22:15:24    404s] metal2     N            V          3.571         0.220         0.786
[06/08 22:15:24    404s] metal3     Y            H          3.571         0.251         0.896
[06/08 22:15:24    404s] metal4     Y            V          1.500         0.255         0.383
[06/08 22:15:24    404s] metal5     N            H          1.500         0.255         0.383
[06/08 22:15:24    404s] metal6     N            V          1.500         0.255         0.383
[06/08 22:15:24    404s] metal7     N            H          0.188         0.269         0.050
[06/08 22:15:24    404s] metal8     N            V          0.188         0.269         0.050
[06/08 22:15:24    404s] metal9     N            H          0.037         0.341         0.013
[06/08 22:15:24    404s] metal10    N            V          0.037         0.326         0.012
[06/08 22:15:24    404s] ----------------------------------------------------------------------
[06/08 22:15:24    404s] 
[06/08 22:15:24    404s] Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: metal4/metal3; 
[06/08 22:15:24    404s] Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: #CUI#route_type#cts_route_type#.
[06/08 22:15:24    404s] 
[06/08 22:15:24    404s] Layer information for route type default_route_type_nonleaf:
[06/08 22:15:24    404s] 
[06/08 22:15:24    404s] ----------------------------------------------------------------------
[06/08 22:15:24    404s] Layer      Preferred    Route    Res.          Cap.          RC
[06/08 22:15:24    404s]                         Dir.     (Ohm um^1)    (fF um^-1)    (fs um^2)
[06/08 22:15:24    404s] ----------------------------------------------------------------------
[06/08 22:15:24    404s] metal1     N            H          5.429         0.162         0.881
[06/08 22:15:24    404s] metal2     N            V          3.571         0.143         0.511
[06/08 22:15:24    404s] metal3     Y            H          3.571         0.165         0.588
[06/08 22:15:24    404s] metal4     Y            V          1.500         0.171         0.256
[06/08 22:15:24    404s] metal5     N            H          1.500         0.171         0.256
[06/08 22:15:24    404s] metal6     N            V          1.500         0.171         0.256
[06/08 22:15:24    404s] metal7     N            H          0.188         0.196         0.037
[06/08 22:15:24    404s] metal8     N            V          0.188         0.196         0.037
[06/08 22:15:24    404s] metal9     N            H          0.037         0.265         0.010
[06/08 22:15:24    404s] metal10    N            V          0.037         0.216         0.008
[06/08 22:15:24    404s] ----------------------------------------------------------------------
[06/08 22:15:24    404s] 
[06/08 22:15:24    404s] 
[06/08 22:15:24    404s] Via selection for estimated routes (rule default):
[06/08 22:15:24    404s] 
[06/08 22:15:24    404s] ---------------------------------------------------------------------
[06/08 22:15:24    404s] Layer             Via Cell    Res.     Cap.     RC       Top of Stack
[06/08 22:15:24    404s] Range                         (Ohm)    (fF)     (fs)     Only
[06/08 22:15:24    404s] ---------------------------------------------------------------------
[06/08 22:15:24    404s] metal1-metal2     via1_8      4.000    0.000    0.000    false
[06/08 22:15:24    404s] metal2-metal3     via2_8      4.000    0.000    0.000    false
[06/08 22:15:24    404s] metal3-metal4     via3_2      4.000    0.000    0.000    false
[06/08 22:15:24    404s] metal4-metal5     via4_0      4.000    0.000    0.000    false
[06/08 22:15:24    404s] metal5-metal6     via5_0      4.000    0.000    0.000    false
[06/08 22:15:24    404s] metal6-metal7     via6_0      4.000    0.000    0.000    false
[06/08 22:15:24    404s] metal7-metal8     via7_0      4.000    0.000    0.000    false
[06/08 22:15:24    404s] metal8-metal9     via8_0      4.000    0.000    0.000    false
[06/08 22:15:24    404s] metal9-metal10    via9_0      4.000    0.000    0.000    false
[06/08 22:15:24    404s] ---------------------------------------------------------------------
[06/08 22:15:24    404s] 
[06/08 22:15:24    404s] No ideal or dont_touch nets found in the clock tree
[06/08 22:15:24    404s] No dont_touch hnets found in the clock tree
[06/08 22:15:24    404s] 
[06/08 22:15:24    404s] Filtering reasons for cell type: buffer
[06/08 22:15:24    404s] =======================================
[06/08 22:15:24    404s] 
[06/08 22:15:24    404s] ----------------------------------------------------------------
[06/08 22:15:24    404s] Clock trees    Power domain    Reason              Library cells
[06/08 22:15:24    404s] ----------------------------------------------------------------
[06/08 22:15:24    404s] all            auto-default    Library trimming    { CLKBUF_X2 }
[06/08 22:15:24    404s] ----------------------------------------------------------------
[06/08 22:15:24    404s] 
[06/08 22:15:24    404s] 
[06/08 22:15:24    404s] Validating CTS configuration done. (took cpu=0:00:01.4 real=0:00:01.4)
[06/08 22:15:24    404s] CCOpt configuration status: all checks passed.
[06/08 22:15:24    404s] Adding exclusion drivers to pins that are effective_sink_type exclude...
[06/08 22:15:24    404s]     Adding exclusion drivers (these will be instances of the smallest area library cells).
[06/08 22:15:24    404s]   No exclusion drivers are needed.
[06/08 22:15:24    404s] Adding exclusion drivers to pins that are effective_sink_type exclude done.
[06/08 22:15:24    404s] Antenna diode management...
[06/08 22:15:24    404s]   Found 0 antenna diodes in the clock trees.
[06/08 22:15:24    404s]   
[06/08 22:15:24    404s] Antenna diode management done.
[06/08 22:15:24    404s] Adding driver cells for primary IOs...
[06/08 22:15:24    404s]   
[06/08 22:15:24    404s]   ----------------------------------------------------------------------------------------------
[06/08 22:15:24    404s]   CCOpt reported the following when adding drivers below input ports and above output ports     
[06/08 22:15:24    404s]   ----------------------------------------------------------------------------------------------
[06/08 22:15:24    404s]     (empty table)
[06/08 22:15:24    404s]   ----------------------------------------------------------------------------------------------
[06/08 22:15:24    404s]   
[06/08 22:15:24    404s]   
[06/08 22:15:24    404s] Adding driver cells for primary IOs done.
[06/08 22:15:24    404s] Adding driver cell for primary IO roots...
[06/08 22:15:24    404s] Adding driver cell for primary IO roots done.
[06/08 22:15:24    404s] Maximizing clock DAG abstraction...
[06/08 22:15:24    404s] Maximizing clock DAG abstraction done.
[06/08 22:15:24    404s] CCOpt::Phase::PreparingToBalance done. (took cpu=0:00:01.4 real=0:00:01.4)
[06/08 22:15:24    404s] Synthesizing clock trees...
[06/08 22:15:24    404s]   Preparing To Balance...
[06/08 22:15:24    404s] OPERPROF: Starting DPlace-Init at level 1, MEM:1401.5M
[06/08 22:15:24    404s] #spOpts: N=45 mergeVia=F 
[06/08 22:15:24    404s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1401.5M
[06/08 22:15:24    404s] OPERPROF:     Starting CMU at level 3, MEM:1401.5M
[06/08 22:15:24    404s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:1401.5M
[06/08 22:15:24    404s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.000, REAL:0.003, MEM:1401.5M
[06/08 22:15:24    404s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1401.5MB).
[06/08 22:15:24    404s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.004, MEM:1401.5M
[06/08 22:15:24    404s]   Merging duplicate siblings in DAG...
[06/08 22:15:24    404s]     Clock DAG stats before merging:
[06/08 22:15:24    404s]       cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
[06/08 22:15:24    404s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
[06/08 22:15:24    404s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[06/08 22:15:24    404s]     Resynthesising clock tree into netlist...
[06/08 22:15:24    404s]       Reset timing graph...
[06/08 22:15:24    404s] Ignoring AAE DB Resetting ...
[06/08 22:15:24    404s]       Reset timing graph done.
[06/08 22:15:24    404s]     Resynthesising clock tree into netlist done.
[06/08 22:15:24    404s]     
[06/08 22:15:24    404s]     Disconnecting clock tree from netlist...
[06/08 22:15:24    404s]     Disconnecting clock tree from netlist done.
[06/08 22:15:24    404s]   Merging duplicate siblings in DAG done.
[06/08 22:15:24    404s]   Preparing To Balance done. (took cpu=0:00:00.0 real=0:00:00.0)
[06/08 22:15:24    404s]   CCOpt::Phase::Construction...
[06/08 22:15:24    404s]   Stage::Clustering...
[06/08 22:15:24    404s]   Clustering...
[06/08 22:15:24    404s]     Initialize for clustering...
[06/08 22:15:24    404s]     Clock DAG stats before clustering:
[06/08 22:15:24    404s]       cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
[06/08 22:15:24    404s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
[06/08 22:15:24    404s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[06/08 22:15:24    404s]     Computing max distances from locked parents...
[06/08 22:15:24    404s]       Computing distance_from_locked_parent_restrictions for 0 nodes driven by 0 locked parents
[06/08 22:15:24    404s]     Computing max distances from locked parents done.
[06/08 22:15:24    404s]     Initialize for clustering done. (took cpu=0:00:00.0 real=0:00:00.0)
[06/08 22:15:24    404s]     Bottom-up phase...
[06/08 22:15:24    404s]     Clustering clock_tree clk...
[06/08 22:15:24    404s] End AAE Lib Interpolated Model. (MEM=1391.98 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[06/08 22:15:24    404s]     Clustering clock_tree clk done.
[06/08 22:15:24    404s]     Clock DAG stats after bottom-up phase:
[06/08 22:15:24    404s]       cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
[06/08 22:15:24    404s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
[06/08 22:15:24    404s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[06/08 22:15:24    404s]     Bottom-up phase done. (took cpu=0:00:00.0 real=0:00:00.0)
[06/08 22:15:24    404s]     Legalizing clock trees...
[06/08 22:15:24    404s]     Resynthesising clock tree into netlist...
[06/08 22:15:24    404s]       Reset timing graph...
[06/08 22:15:24    404s] Ignoring AAE DB Resetting ...
[06/08 22:15:24    404s]       Reset timing graph done.
[06/08 22:15:24    404s]     Resynthesising clock tree into netlist done.
[06/08 22:15:24    404s]     Commiting net attributes....
[06/08 22:15:24    404s]     Commiting net attributes. done.
[06/08 22:15:24    404s]     Leaving CCOpt scope - ClockRefiner...
[06/08 22:15:24    404s] Assigned high priority to 48 instances.
[06/08 22:15:24    404s]     Performing a single pass refine place with checks partially disabled for clock sinks and datapath.
[06/08 22:15:24    404s] Refine Place Checks - Clock Cells : full DRC checks enabled, Clock Sinks : Short checks only, Datapath : Short checks Only.
[06/08 22:15:24    404s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:1392.0M
[06/08 22:15:24    404s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1392.0M
[06/08 22:15:24    404s] #spOpts: N=45 mergeVia=F 
[06/08 22:15:24    404s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:1392.0M
[06/08 22:15:24    404s] OPERPROF:       Starting CMU at level 4, MEM:1392.0M
[06/08 22:15:24    404s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.000, MEM:1392.0M
[06/08 22:15:24    404s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.000, REAL:0.003, MEM:1392.0M
[06/08 22:15:24    404s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1392.0MB).
[06/08 22:15:24    404s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.000, REAL:0.004, MEM:1392.0M
[06/08 22:15:24    404s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.000, REAL:0.004, MEM:1392.0M
[06/08 22:15:24    404s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.11176.12
[06/08 22:15:24    404s] OPERPROF: Starting RefinePlace at level 1, MEM:1392.0M
[06/08 22:15:24    404s] *** Starting refinePlace (0:06:44 mem=1392.0M) ***
[06/08 22:15:24    404s] Total net bbox length = 5.854e+03 (3.134e+03 2.719e+03) (ext = 1.853e+03)
[06/08 22:15:24    404s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[06/08 22:15:24    404s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:1392.0M
[06/08 22:15:24    404s] Starting refinePlace ...
[06/08 22:15:24    404s] ** Cut row section cpu time 0:00:00.0.
[06/08 22:15:24    404s]    Spread Effort: high, standalone mode, useDDP on.
[06/08 22:15:24    404s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=1392.0MB) @(0:06:44 - 0:06:44).
[06/08 22:15:24    404s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[06/08 22:15:24    404s] wireLenOptFixPriorityInst 48 inst fixed
[06/08 22:15:24    404s] 
[06/08 22:15:24    404s] Running Spiral with 1 thread in Normal Mode  fetchWidth=8 
[06/08 22:15:24    404s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[06/08 22:15:24    404s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=1392.0MB) @(0:06:44 - 0:06:44).
[06/08 22:15:24    404s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[06/08 22:15:24    404s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1392.0MB
[06/08 22:15:24    404s] Statistics of distance of Instance movement in refine placement:
[06/08 22:15:24    404s]   maximum (X+Y) =         0.00 um
[06/08 22:15:24    404s]   mean    (X+Y) =         0.00 um
[06/08 22:15:24    404s] Summary Report:
[06/08 22:15:24    404s] Instances move: 0 (out of 623 movable)
[06/08 22:15:24    404s] Instances flipped: 0
[06/08 22:15:24    404s] Mean displacement: 0.00 um
[06/08 22:15:24    404s] Max displacement: 0.00 um 
[06/08 22:15:24    404s] Total instances moved : 0
[06/08 22:15:24    404s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.010, REAL:0.012, MEM:1392.0M
[06/08 22:15:24    404s] Total net bbox length = 5.854e+03 (3.134e+03 2.719e+03) (ext = 1.853e+03)
[06/08 22:15:24    404s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1392.0MB
[06/08 22:15:24    404s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=1392.0MB) @(0:06:44 - 0:06:44).
[06/08 22:15:24    404s] *** Finished refinePlace (0:06:44 mem=1392.0M) ***
[06/08 22:15:24    404s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.11176.12
[06/08 22:15:24    404s] OPERPROF: Finished RefinePlace at level 1, CPU:0.010, REAL:0.014, MEM:1392.0M
[06/08 22:15:24    404s]     ClockRefiner summary
[06/08 22:15:24    404s]     All clock instances: Moved 0, flipped 0 and cell swapped 0 (out of a total of 48).
[06/08 22:15:24    404s] Non-sink clock instances: Moved 0, flipped 0 and cell swapped 0 (out of a total of 0).
[06/08 22:15:24    404s] Clock sinks: Moved 0, flipped 0 and cell swapped 0 (out of a total of 48).
[06/08 22:15:24    404s] Revert refine place priority changes on 0 instances.
[06/08 22:15:24    404s] OPERPROF: Starting DPlace-Init at level 1, MEM:1392.0M
[06/08 22:15:24    404s] #spOpts: N=45 mergeVia=F 
[06/08 22:15:24    404s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1392.0M
[06/08 22:15:24    404s] OPERPROF:     Starting CMU at level 3, MEM:1392.0M
[06/08 22:15:24    404s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:1392.0M
[06/08 22:15:24    404s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.000, REAL:0.003, MEM:1392.0M
[06/08 22:15:24    404s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1392.0MB).
[06/08 22:15:24    404s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.000, REAL:0.004, MEM:1392.0M
[06/08 22:15:24    404s]     Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.0 real=0:00:00.0)
[06/08 22:15:24    404s]     Disconnecting clock tree from netlist...
[06/08 22:15:24    404s]     Disconnecting clock tree from netlist done.
[06/08 22:15:24    404s] OPERPROF: Starting DPlace-Init at level 1, MEM:1392.0M
[06/08 22:15:24    404s] #spOpts: N=45 mergeVia=F 
[06/08 22:15:24    404s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1392.0M
[06/08 22:15:24    404s] OPERPROF:     Starting CMU at level 3, MEM:1392.0M
[06/08 22:15:24    404s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:1392.0M
[06/08 22:15:24    404s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.000, REAL:0.003, MEM:1392.0M
[06/08 22:15:24    404s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1392.0MB).
[06/08 22:15:24    404s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.000, REAL:0.004, MEM:1392.0M
[06/08 22:15:24    404s]     Clock tree timing engine global stage delay update for worst:setup.late...
[06/08 22:15:24    404s] End AAE Lib Interpolated Model. (MEM=1391.98 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[06/08 22:15:24    404s]     Clock tree timing engine global stage delay update for worst:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[06/08 22:15:24    404s]     
[06/08 22:15:24    404s]     Clock tree legalization - Histogram:
[06/08 22:15:24    404s]     ====================================
[06/08 22:15:24    404s]     
[06/08 22:15:24    404s]     --------------------------------
[06/08 22:15:24    404s]     Movement (um)    Number of cells
[06/08 22:15:24    404s]     --------------------------------
[06/08 22:15:24    404s]       (empty table)
[06/08 22:15:24    404s]     --------------------------------
[06/08 22:15:24    404s]     
[06/08 22:15:24    404s]     
[06/08 22:15:24    404s]     Clock tree legalization - There are no Movements:
[06/08 22:15:24    404s]     =================================================
[06/08 22:15:24    404s]     
[06/08 22:15:24    404s]     ---------------------------------------------
[06/08 22:15:24    404s]     Movement (um)    Desired     Achieved    Node
[06/08 22:15:24    404s]                      location    location    
[06/08 22:15:24    404s]     ---------------------------------------------
[06/08 22:15:24    404s]       (empty table)
[06/08 22:15:24    404s]     ---------------------------------------------
[06/08 22:15:24    404s]     
[06/08 22:15:24    404s]     Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
[06/08 22:15:24    404s]     Clock DAG stats after 'Clustering':
[06/08 22:15:24    404s]       cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
[06/08 22:15:24    404s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
[06/08 22:15:24    404s]       cell capacitance : b=0.000fF, i=0.000fF, icg=0.000fF, nicg=0.000fF, l=0.000fF, total=0.000fF
[06/08 22:15:24    404s]       sink capacitance : count=48, total=43.026fF, avg=0.896fF, sd=0.002fF, min=0.891fF, max=0.897fF
[06/08 22:15:24    404s]       wire capacitance : top=0.000fF, trunk=0.000fF, leaf=18.190fF, total=18.190fF
[06/08 22:15:24    404s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=167.116um, total=167.116um
[06/08 22:15:24    404s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[06/08 22:15:24    404s]     Clock DAG net violations after 'Clustering': none
[06/08 22:15:24    404s]     Clock DAG primary half-corner transition distribution after 'Clustering':
[06/08 22:15:24    404s]       Leaf : target=0.071ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
[06/08 22:15:24    404s]     Primary reporting skew groups after 'Clustering':
[06/08 22:15:24    404s]       skew_group clk/synth: insertion delay [min=0.001, max=0.005, avg=0.003, sd=0.001], skew [0.003 vs 0.040], 100% {0.001, 0.005} (wid=0.005 ws=0.003) (gid=0.000 gs=0.000)
[06/08 22:15:24    404s]       min path sink: weight_reg_reg[5]/CK
[06/08 22:15:24    404s]       max path sink: acc_reg_out_reg[0]/CK
[06/08 22:15:24    404s]     Skew group summary after 'Clustering':
[06/08 22:15:24    404s]       skew_group clk/synth: insertion delay [min=0.001, max=0.005, avg=0.003, sd=0.001], skew [0.003 vs 0.040], 100% {0.001, 0.005} (wid=0.005 ws=0.003) (gid=0.000 gs=0.000)
[06/08 22:15:24    404s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[06/08 22:15:24    404s]   Clustering done. (took cpu=0:00:00.0 real=0:00:00.1)
[06/08 22:15:24    404s] 
[06/08 22:15:24    404s] Post-Clustering Statistics Report
[06/08 22:15:24    404s] =================================
[06/08 22:15:24    404s] 
[06/08 22:15:24    404s] Fanout Statistics:
[06/08 22:15:24    404s] 
[06/08 22:15:24    404s] ----------------------------------------------------------------------------
[06/08 22:15:24    404s] Net Type    Count    Mean      Min.      Max.      Std. Dev.    Fanout
[06/08 22:15:24    404s]                      Fanout    Fanout    Fanout    Fanout       Distribution
[06/08 22:15:24    404s] ----------------------------------------------------------------------------
[06/08 22:15:24    404s] Trunk         1       1.000       1         1        0.000      {1 <= 2}
[06/08 22:15:24    404s] Leaf          1      48.000      48        48        0.000      {1 <= 48}
[06/08 22:15:24    404s] ----------------------------------------------------------------------------
[06/08 22:15:24    404s] 
[06/08 22:15:24    404s] Clustering Failure Statistics:
[06/08 22:15:24    404s] 
[06/08 22:15:24    404s] --------------------------------
[06/08 22:15:24    404s] Net Type    Clusters    Clusters
[06/08 22:15:24    404s]             Tried       Failed
[06/08 22:15:24    404s] --------------------------------
[06/08 22:15:24    404s]   (empty table)
[06/08 22:15:24    404s] --------------------------------
[06/08 22:15:24    404s] 
[06/08 22:15:24    404s] Clustering Partition Statistics:
[06/08 22:15:24    404s] 
[06/08 22:15:24    404s] ----------------------------------------------------------------------------------
[06/08 22:15:24    404s] Net Type    Case B      Case C      Partition    Mean    Min     Max     Std. Dev.
[06/08 22:15:24    404s]             Fraction    Fraction    Count        Size    Size    Size    Size
[06/08 22:15:24    404s] ----------------------------------------------------------------------------------
[06/08 22:15:24    404s]   (empty table)
[06/08 22:15:24    404s] ----------------------------------------------------------------------------------
[06/08 22:15:24    404s] 
[06/08 22:15:24    404s] 
[06/08 22:15:24    404s]   Looking for fanout violations...
[06/08 22:15:24    404s]   Looking for fanout violations done.
[06/08 22:15:24    404s]   CongRepair After Initial Clustering...
[06/08 22:15:24    404s]   Reset timing graph...
[06/08 22:15:24    404s] Ignoring AAE DB Resetting ...
[06/08 22:15:24    404s]   Reset timing graph done.
[06/08 22:15:24    404s]   Leaving CCOpt scope - Early Global Route...
[06/08 22:15:24    404s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1392.0M
[06/08 22:15:24    404s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1392.0M
[06/08 22:15:24    404s] All LLGs are deleted
[06/08 22:15:24    404s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1392.0M
[06/08 22:15:24    404s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1392.0M
[06/08 22:15:24    404s]   Clock implementation routing...
[06/08 22:15:24    404s] Net route status summary:
[06/08 22:15:24    404s]   Clock:         1 (unrouted=1, trialRouted=0, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[06/08 22:15:24    404s]   Non-clock:   734 (unrouted=2, trialRouted=732, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=2, (crossesIlmBoundary AND tooFewTerms=0)])
[06/08 22:15:24    404s]     Routing using eGR only...
[06/08 22:15:24    404s]       Early Global Route - eGR only step...
[06/08 22:15:24    404s] (ccopt eGR): There are 1 nets for routing of which 1 have one or more fixed wires.
[06/08 22:15:24    404s] (ccopt eGR): Start to route 1 all nets
[06/08 22:15:24    404s] **WARN: (IMPPTN-1250):	Pin placement has been enabled on metal layer 1.
[06/08 22:15:24    404s] Type 'man IMPPTN-1250' for more detail.
[06/08 22:15:24    404s] [PSP]    Started Early Global Route kernel ( Curr Mem: 1391.98 MB )
[06/08 22:15:24    404s] (I)       Started Loading and Dumping File ( Curr Mem: 1391.98 MB )
[06/08 22:15:24    404s] (I)       Reading DB...
[06/08 22:15:24    404s] (I)       Read data from FE... (mem=1392.0M)
[06/08 22:15:24    404s] (I)       Read nodes and places... (mem=1392.0M)
[06/08 22:15:24    404s] (I)       Done Read nodes and places (cpu=0.000s, mem=1392.0M)
[06/08 22:15:24    404s] (I)       Read nets... (mem=1392.0M)
[06/08 22:15:24    404s] (I)       Done Read nets (cpu=0.000s, mem=1392.0M)
[06/08 22:15:24    404s] (I)       Done Read data from FE (cpu=0.000s, mem=1392.0M)
[06/08 22:15:24    404s] (I)       before initializing RouteDB syMemory usage = 1392.0 MB
[06/08 22:15:24    404s] (I)       == Non-default Options ==
[06/08 22:15:24    404s] (I)       Clean congestion better                            : true
[06/08 22:15:24    404s] (I)       Estimate vias on DPT layer                         : true
[06/08 22:15:24    404s] (I)       Clean congestion layer assignment rounds           : 3
[06/08 22:15:24    404s] (I)       Layer constraints as soft constraints              : true
[06/08 22:15:24    404s] (I)       Soft top layer                                     : true
[06/08 22:15:24    404s] (I)       Skip prospective layer relax nets                  : true
[06/08 22:15:24    404s] (I)       Better NDR handling                                : true
[06/08 22:15:24    404s] (I)       Improved NDR modeling in LA                        : true
[06/08 22:15:24    404s] (I)       Routing cost fix for NDR handling                  : true
[06/08 22:15:24    404s] (I)       Update initial WL after Phase 1a                   : true
[06/08 22:15:24    404s] (I)       Block tracks for preroutes                         : true
[06/08 22:15:24    404s] (I)       Assign IRoute by net group key                     : true
[06/08 22:15:24    404s] (I)       Block unroutable channels                          : true
[06/08 22:15:24    404s] (I)       Block unroutable channel fix                       : true
[06/08 22:15:24    404s] (I)       Block unroutable channels 3D                       : true
[06/08 22:15:24    404s] (I)       Bound layer relaxed segment wl                     : true
[06/08 22:15:24    404s] (I)       Bound layer relaxed segment wl fix                 : true
[06/08 22:15:24    404s] (I)       Blocked pin reach length threshold                 : 2
[06/08 22:15:24    404s] (I)       Check blockage within NDR space in TA              : true
[06/08 22:15:24    404s] (I)       Handle EOL spacing                                 : true
[06/08 22:15:24    404s] (I)       Merge PG vias by gap                               : true
[06/08 22:15:24    404s] (I)       Maximum routing layer                              : 10
[06/08 22:15:24    404s] (I)       Route selected nets only                           : true
[06/08 22:15:24    404s] (I)       Refine MST                                         : true
[06/08 22:15:24    404s] (I)       Honor PRL                                          : true
[06/08 22:15:24    404s] (I)       Strong congestion aware                            : true
[06/08 22:15:24    404s] (I)       Improved initial location for IRoutes              : true
[06/08 22:15:24    404s] (I)       Multi panel TA                                     : true
[06/08 22:15:24    404s] (I)       Penalize wire overlap                              : true
[06/08 22:15:24    404s] (I)       Expand small instance blockage                     : true
[06/08 22:15:24    404s] (I)       Reduce via in TA                                   : true
[06/08 22:15:24    404s] (I)       SS-aware routing                                   : true
[06/08 22:15:24    404s] (I)       Improve tree edge sharing                          : true
[06/08 22:15:24    404s] (I)       Improve 2D via estimation                          : true
[06/08 22:15:24    404s] (I)       Refine Steiner tree                                : true
[06/08 22:15:24    404s] (I)       Build spine tree                                   : true
[06/08 22:15:24    404s] (I)       Model pass through capacity                        : true
[06/08 22:15:24    404s] (I)       Extend blockages by a half GCell                   : true
[06/08 22:15:24    404s] (I)       Consider pin shapes                                : true
[06/08 22:15:24    404s] (I)       Consider pin shapes for all nodes                  : true
[06/08 22:15:24    404s] (I)       Consider NR APA                                    : true
[06/08 22:15:24    404s] (I)       Consider IO pin shape                              : true
[06/08 22:15:24    404s] (I)       Fix pin connection bug                             : true
[06/08 22:15:24    404s] (I)       Consider layer RC for local wires                  : true
[06/08 22:15:24    404s] (I)       LA-aware pin escape length                         : 2
[06/08 22:15:24    404s] (I)       Split for must join                                : true
[06/08 22:15:24    404s] (I)       Routing effort level                               : 10000
[06/08 22:15:24    404s] (I)       Special modeling for N7                            : 0
[06/08 22:15:24    404s] (I)       Special modeling for N6                            : 0
[06/08 22:15:24    404s] (I)       Special modeling for N3                            : 0
[06/08 22:15:24    404s] (I)       Special modeling for N5 v6                         : 0
[06/08 22:15:24    404s] (I)       Special settings for S3                            : 0
[06/08 22:15:24    404s] (I)       Special settings for S4                            : 0
[06/08 22:15:24    404s] (I)       Special settings for S5 v2                         : 0
[06/08 22:15:24    404s] (I)       Special settings for S7                            : 0
[06/08 22:15:24    404s] (I)       Special settings for S8                            : 0
[06/08 22:15:24    404s] (I)       Prefer layer length threshold                      : 8
[06/08 22:15:24    404s] (I)       Overflow penalty cost                              : 10
[06/08 22:15:24    404s] (I)       A-star cost                                        : 0.300000
[06/08 22:15:24    404s] (I)       Misalignment cost                                  : 10.000000
[06/08 22:15:24    404s] (I)       Threshold for short IRoute                         : 6
[06/08 22:15:24    404s] (I)       Via cost during post routing                       : 1.000000
[06/08 22:15:24    404s] (I)       Layer congestion ratios                            : { { 1.0 } }
[06/08 22:15:24    404s] (I)       Source-to-sink ratio                               : 0.300000
[06/08 22:15:24    404s] (I)       Scenic ratio bound                                 : 3.000000
[06/08 22:15:24    404s] (I)       Segment layer relax scenic ratio                   : 1.250000
[06/08 22:15:24    404s] (I)       Source-sink aware LA ratio                         : 0.500000
[06/08 22:15:24    404s] (I)       PG-aware similar topology routing                  : true
[06/08 22:15:24    404s] (I)       Maze routing via cost fix                          : true
[06/08 22:15:24    404s] (I)       Apply PRL on PG terms                              : true
[06/08 22:15:24    404s] (I)       Apply PRL on obs objects                           : true
[06/08 22:15:24    404s] (I)       Handle range-type spacing rules                    : true
[06/08 22:15:24    404s] (I)       PG gap threshold multiplier                        : 10.000000
[06/08 22:15:24    404s] (I)       Parallel spacing query fix                         : true
[06/08 22:15:24    404s] (I)       Force source to root IR                            : true
[06/08 22:15:24    404s] (I)       Layer Weights                                      : L2:4 L3:2.5
[06/08 22:15:24    404s] (I)       Do not relax to DPT layer                          : true
[06/08 22:15:24    404s] (I)       No DPT in post routing                             : true
[06/08 22:15:24    404s] (I)       Modeling PG via merging fix                        : true
[06/08 22:15:24    404s] (I)       Shield aware TA                                    : true
[06/08 22:15:24    404s] (I)       Strong shield aware TA                             : true
[06/08 22:15:24    404s] (I)       Overflow calculation fix in LA                     : true
[06/08 22:15:24    404s] (I)       Post routing fix                                   : true
[06/08 22:15:24    404s] (I)       Strong post routing                                : true
[06/08 22:15:24    404s] (I)       NDR via pillar fix                                 : true
[06/08 22:15:24    404s] (I)       Violation on path threshold                        : 1
[06/08 22:15:24    404s] (I)       Pass through capacity modeling                     : true
[06/08 22:15:24    404s] (I)       Select the non-relaxed segments in post routing stage : true
[06/08 22:15:24    404s] (I)       Avoid high resistance layers                       : true
[06/08 22:15:24    404s] (I)       Counted 1186 PG shapes. We will not process PG shapes layer by layer.
[06/08 22:15:24    404s] (I)       Use row-based GCell size
[06/08 22:15:24    404s] (I)       GCell unit size  : 2800
[06/08 22:15:24    404s] (I)       GCell multiplier : 1
[06/08 22:15:24    404s] (I)       build grid graph
[06/08 22:15:24    404s] (I)       build grid graph start
[06/08 22:15:24    404s] [NR-eGR] Track table information for default rule: 
[06/08 22:15:24    404s] [NR-eGR] metal1 has no routable track
[06/08 22:15:24    404s] [NR-eGR] metal2 has single uniform track structure
[06/08 22:15:24    404s] [NR-eGR] metal3 has single uniform track structure
[06/08 22:15:24    404s] [NR-eGR] metal4 has single uniform track structure
[06/08 22:15:24    404s] [NR-eGR] metal5 has single uniform track structure
[06/08 22:15:24    404s] [NR-eGR] metal6 has single uniform track structure
[06/08 22:15:24    404s] [NR-eGR] metal7 has single uniform track structure
[06/08 22:15:24    404s] [NR-eGR] metal8 has single uniform track structure
[06/08 22:15:24    404s] [NR-eGR] metal9 has single uniform track structure
[06/08 22:15:24    404s] [NR-eGR] metal10 has single uniform track structure
[06/08 22:15:24    404s] (I)       build grid graph end
[06/08 22:15:24    404s] (I)       ===========================================================================
[06/08 22:15:24    404s] (I)       == Report All Rule Vias ==
[06/08 22:15:24    404s] (I)       ===========================================================================
[06/08 22:15:24    404s] (I)        Via Rule : (Default)
[06/08 22:15:24    404s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[06/08 22:15:24    404s] (I)       ---------------------------------------------------------------------------
[06/08 22:15:24    404s] (I)        1    9 : via1_8                      9 : via1_8                   
[06/08 22:15:24    404s] (I)        2   10 : via2_8                     10 : via2_8                   
[06/08 22:15:24    404s] (I)        3   19 : via3_2                     19 : via3_2                   
[06/08 22:15:24    404s] (I)        4   22 : via4_0                     22 : via4_0                   
[06/08 22:15:24    404s] (I)        5   23 : via5_0                     23 : via5_0                   
[06/08 22:15:24    404s] (I)        6   24 : via6_0                     24 : via6_0                   
[06/08 22:15:24    404s] (I)        7   25 : via7_0                     25 : via7_0                   
[06/08 22:15:24    404s] (I)        8   26 : via8_0                     26 : via8_0                   
[06/08 22:15:24    404s] (I)        9   27 : via9_0                     27 : via9_0                   
[06/08 22:15:24    404s] (I)       ===========================================================================
[06/08 22:15:24    404s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 1391.98 MB )
[06/08 22:15:24    404s] (I)       Num PG vias on layer 2 : 0
[06/08 22:15:24    404s] (I)       Num PG vias on layer 3 : 0
[06/08 22:15:24    404s] (I)       Num PG vias on layer 4 : 0
[06/08 22:15:24    404s] (I)       Num PG vias on layer 5 : 0
[06/08 22:15:24    404s] (I)       Num PG vias on layer 6 : 0
[06/08 22:15:24    404s] (I)       Num PG vias on layer 7 : 0
[06/08 22:15:24    404s] (I)       Num PG vias on layer 8 : 0
[06/08 22:15:24    404s] (I)       Num PG vias on layer 9 : 0
[06/08 22:15:24    404s] (I)       Num PG vias on layer 10 : 0
[06/08 22:15:24    404s] [NR-eGR] Read 4966 PG shapes
[06/08 22:15:24    404s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1391.98 MB )
[06/08 22:15:24    404s] [NR-eGR] #Routing Blockages  : 0
[06/08 22:15:24    404s] [NR-eGR] #Instance Blockages : 0
[06/08 22:15:24    404s] [NR-eGR] #PG Blockages       : 4966
[06/08 22:15:24    404s] [NR-eGR] #Halo Blockages     : 0
[06/08 22:15:24    404s] [NR-eGR] #Boundary Blockages : 0
[06/08 22:15:24    404s] (I)       Design has 0 blackboxes considered as all layer blockages.
[06/08 22:15:24    404s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[06/08 22:15:24    404s] (I)       readDataFromPlaceDB
[06/08 22:15:24    404s] (I)       Read net information..
[06/08 22:15:24    404s] [NR-eGR] Read numTotalNets=733  numIgnoredNets=732
[06/08 22:15:24    404s] (I)       Read testcase time = 0.000 seconds
[06/08 22:15:24    404s] 
[06/08 22:15:24    404s] [NR-eGR] Connected 0 must-join pins/ports
[06/08 22:15:24    404s] (I)       early_global_route_priority property id does not exist.
[06/08 22:15:24    404s] (I)       Start initializing grid graph
[06/08 22:15:24    404s] (I)       Early Global GCell Via Threshold calculated based on cut spacing = 
[06/08 22:15:24    404s] (I)       End initializing grid graph
[06/08 22:15:24    404s] (I)       Model blockages into capacity
[06/08 22:15:24    404s] (I)       Read Num Blocks=4966  Num Prerouted Wires=0  Num CS=0
[06/08 22:15:24    404s] (I)       Started Modeling ( Curr Mem: 1391.98 MB )
[06/08 22:15:24    404s] (I)       Layer 1 (V) : #blockages 240 : #preroutes 0
[06/08 22:15:24    404s] (I)       Layer 2 (H) : #blockages 720 : #preroutes 0
[06/08 22:15:24    404s] (I)       Layer 3 (V) : #blockages 240 : #preroutes 0
[06/08 22:15:24    404s] (I)       Layer 4 (H) : #blockages 720 : #preroutes 0
[06/08 22:15:24    404s] (I)       Layer 5 (V) : #blockages 240 : #preroutes 0
[06/08 22:15:24    404s] (I)       Layer 6 (H) : #blockages 720 : #preroutes 0
[06/08 22:15:24    404s] (I)       Layer 7 (V) : #blockages 240 : #preroutes 0
[06/08 22:15:24    404s] (I)       Layer 8 (H) : #blockages 1096 : #preroutes 0
[06/08 22:15:24    404s] (I)       Layer 9 (V) : #blockages 750 : #preroutes 0
[06/08 22:15:24    404s] (I)       Finished Modeling ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1391.98 MB )
[06/08 22:15:24    404s] (I)       -- layer congestion ratio --
[06/08 22:15:24    404s] (I)       Layer 1 : 0.100000
[06/08 22:15:24    404s] (I)       Layer 2 : 0.700000
[06/08 22:15:24    404s] (I)       Layer 3 : 0.700000
[06/08 22:15:24    404s] (I)       Layer 4 : 1.000000
[06/08 22:15:24    404s] (I)       Layer 5 : 1.000000
[06/08 22:15:24    404s] (I)       Layer 6 : 1.000000
[06/08 22:15:24    404s] (I)       Layer 7 : 1.000000
[06/08 22:15:24    404s] (I)       Layer 8 : 1.000000
[06/08 22:15:24    404s] (I)       Layer 9 : 1.000000
[06/08 22:15:24    404s] (I)       Layer 10 : 1.000000
[06/08 22:15:24    404s] (I)       ----------------------------
[06/08 22:15:24    404s] (I)       Moved 0 terms for better access 
[06/08 22:15:24    404s] (I)       Number of ignored nets = 0
[06/08 22:15:24    404s] (I)       Number of fixed nets = 0.  Ignored: Yes
[06/08 22:15:24    404s] (I)       Number of clock nets = 1.  Ignored: No
[06/08 22:15:24    404s] (I)       Number of analog nets = 0.  Ignored: Yes
[06/08 22:15:24    404s] (I)       Number of special nets = 0.  Ignored: Yes
[06/08 22:15:24    404s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[06/08 22:15:24    404s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[06/08 22:15:24    404s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[06/08 22:15:24    404s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[06/08 22:15:24    404s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[06/08 22:15:24    404s] [NR-eGR] There are 1 clock nets ( 1 with NDR ).
[06/08 22:15:24    404s] (I)       Before initializing Early Global Route syMemory usage = 1392.0 MB
[06/08 22:15:24    404s] (I)       Ndr track 0 does not exist
[06/08 22:15:24    404s] (I)       Ndr track 0 does not exist
[06/08 22:15:24    404s] (I)       ---------------------Grid Graph Info--------------------
[06/08 22:15:24    404s] (I)       Routing area        : (0, 0) - (126540, 104720)
[06/08 22:15:24    404s] (I)       Core area           : (20140, 20160) - (106400, 84560)
[06/08 22:15:24    404s] (I)       Site width          :   380  (dbu)
[06/08 22:15:24    404s] (I)       Row height          :  2800  (dbu)
[06/08 22:15:24    404s] (I)       GCell width         :  2800  (dbu)
[06/08 22:15:24    404s] (I)       GCell height        :  2800  (dbu)
[06/08 22:15:24    404s] (I)       Grid                :    45    38    10
[06/08 22:15:24    404s] (I)       Layer numbers       :     1     2     3     4     5     6     7     8     9    10
[06/08 22:15:24    404s] (I)       Vertical capacity   :     0  2800     0  2800     0  2800     0  2800     0  2800
[06/08 22:15:24    404s] (I)       Horizontal capacity :     0     0  2800     0  2800     0  2800     0  2800     0
[06/08 22:15:24    404s] (I)       Default wire width  :   140   140   140   280   280   280   800   800  1600  1600
[06/08 22:15:24    404s] (I)       Default wire space  :   130   140   140   280   280   280   800   800  1600  1600
[06/08 22:15:24    404s] (I)       Default wire pitch  :   270   280   280   560   560   560  1600  1600  3200  3200
[06/08 22:15:24    404s] (I)       Default pitch size  :   270   380   280   560   560   560  1680  1680  3200  3360
[06/08 22:15:24    404s] (I)       First track coord   :     0   190   140   730   700   730  1820  1850  4300  3530
[06/08 22:15:24    404s] (I)       Num tracks per GCell: 10.37  7.37 10.00  5.00  5.00  5.00  1.67  1.67  0.88  0.83
[06/08 22:15:24    404s] (I)       Total num of tracks :     0   333   374   225   186   225    62    74    32    37
[06/08 22:15:24    404s] (I)       Num of masks        :     1     1     1     1     1     1     1     1     1     1
[06/08 22:15:24    404s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0     0     0
[06/08 22:15:24    404s] (I)       --------------------------------------------------------
[06/08 22:15:24    404s] 
[06/08 22:15:24    404s] [NR-eGR] ============ Routing rule table ============
[06/08 22:15:24    404s] [NR-eGR] Rule id: 0  Nets: 0 
[06/08 22:15:24    404s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[06/08 22:15:24    404s] (I)       Pitch:  L1=270  L2=380  L3=280  L4=560  L5=560  L6=560  L7=1680  L8=1680  L9=3200  L10=3360
[06/08 22:15:24    404s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1
[06/08 22:15:24    404s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1
[06/08 22:15:24    404s] [NR-eGR] Rule id: 1  Nets: 1 
[06/08 22:15:24    404s] (I)       ID:1  Default:no NDR Track ID:0 NDR Via ID:-1 Extra Space:1 #Shields:0 Max Demand(H):2 Max Demand(V):2
[06/08 22:15:24    404s] (I)       Pitch:  L1=540  L2=760  L3=560  L4=1120  L5=1120  L6=1120  L7=3200  L8=3200  L9=6400  L10=6400
[06/08 22:15:24    404s] (I)       NumUsedTracks:  L1=2  L2=2  L3=2  L4=2  L5=2  L6=2  L7=2  L8=2  L9=2  L10=2
[06/08 22:15:24    404s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1
[06/08 22:15:24    404s] [NR-eGR] ========================================
[06/08 22:15:24    404s] [NR-eGR] 
[06/08 22:15:24    404s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[06/08 22:15:24    404s] (I)       blocked tracks on layer2 : = 2496 / 12654 (19.72%)
[06/08 22:15:24    404s] (I)       blocked tracks on layer3 : = 552 / 16830 (3.28%)
[06/08 22:15:24    404s] (I)       blocked tracks on layer4 : = 1896 / 8550 (22.18%)
[06/08 22:15:24    404s] (I)       blocked tracks on layer5 : = 600 / 8370 (7.17%)
[06/08 22:15:24    404s] (I)       blocked tracks on layer6 : = 1896 / 8550 (22.18%)
[06/08 22:15:24    404s] (I)       blocked tracks on layer7 : = 675 / 2790 (24.19%)
[06/08 22:15:24    404s] (I)       blocked tracks on layer8 : = 888 / 2812 (31.58%)
[06/08 22:15:24    404s] (I)       blocked tracks on layer9 : = 987 / 1440 (68.54%)
[06/08 22:15:24    404s] (I)       blocked tracks on layer10 : = 807 / 1406 (57.40%)
[06/08 22:15:24    404s] (I)       After initializing Early Global Route syMemory usage = 1392.0 MB
[06/08 22:15:24    404s] (I)       Finished Loading and Dumping File ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1391.98 MB )
[06/08 22:15:24    404s] (I)       Reset routing kernel
[06/08 22:15:24    404s] (I)       Started Global Routing ( Curr Mem: 1391.98 MB )
[06/08 22:15:24    404s] (I)       ============= Initialization =============
[06/08 22:15:24    404s] (I)       totalPins=49  totalGlobalPin=48 (97.96%)
[06/08 22:15:24    404s] (I)       Started Net group 1 ( Curr Mem: 1391.98 MB )
[06/08 22:15:24    404s] (I)       Started Build MST ( Curr Mem: 1391.98 MB )
[06/08 22:15:24    404s] (I)       Generate topology with single threads
[06/08 22:15:24    404s] (I)       Finished Build MST ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1391.98 MB )
[06/08 22:15:24    404s] (I)       total 2D Cap : 23712 = (16278 H, 7434 V)
[06/08 22:15:24    404s] [NR-eGR] Layer group 1: route 1 net(s) in layer range [3, 4]
[06/08 22:15:24    404s] (I)       
[06/08 22:15:24    404s] (I)       ============  Phase 1a Route ============
[06/08 22:15:24    404s] (I)       Started Phase 1a ( Curr Mem: 1391.98 MB )
[06/08 22:15:24    404s] (I)       Started Pattern routing ( Curr Mem: 1391.98 MB )
[06/08 22:15:24    404s] (I)       Finished Pattern routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1391.98 MB )
[06/08 22:15:24    404s] (I)       Usage: 117 = (46 H, 71 V) = (0.28% H, 0.96% V) = (6.440e+01um H, 9.940e+01um V)
[06/08 22:15:24    404s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1391.98 MB )
[06/08 22:15:24    404s] (I)       
[06/08 22:15:24    404s] (I)       ============  Phase 1b Route ============
[06/08 22:15:24    404s] (I)       Started Phase 1b ( Curr Mem: 1391.98 MB )
[06/08 22:15:24    404s] (I)       Usage: 117 = (46 H, 71 V) = (0.28% H, 0.96% V) = (6.440e+01um H, 9.940e+01um V)
[06/08 22:15:24    404s] (I)       Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.638000e+02um
[06/08 22:15:24    404s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1391.98 MB )
[06/08 22:15:24    404s] (I)       
[06/08 22:15:24    404s] (I)       ============  Phase 1c Route ============
[06/08 22:15:24    404s] (I)       Started Phase 1c ( Curr Mem: 1391.98 MB )
[06/08 22:15:24    404s] (I)       Usage: 117 = (46 H, 71 V) = (0.28% H, 0.96% V) = (6.440e+01um H, 9.940e+01um V)
[06/08 22:15:24    404s] (I)       Finished Phase 1c ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1391.98 MB )
[06/08 22:15:24    404s] (I)       
[06/08 22:15:24    404s] (I)       ============  Phase 1d Route ============
[06/08 22:15:24    404s] (I)       Started Phase 1d ( Curr Mem: 1391.98 MB )
[06/08 22:15:24    404s] (I)       Usage: 117 = (46 H, 71 V) = (0.28% H, 0.96% V) = (6.440e+01um H, 9.940e+01um V)
[06/08 22:15:24    404s] (I)       Finished Phase 1d ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1391.98 MB )
[06/08 22:15:24    404s] (I)       
[06/08 22:15:24    404s] (I)       ============  Phase 1e Route ============
[06/08 22:15:24    404s] (I)       Started Phase 1e ( Curr Mem: 1391.98 MB )
[06/08 22:15:24    404s] (I)       Started Route legalization ( Curr Mem: 1391.98 MB )
[06/08 22:15:24    404s] (I)       Started Legalize Blockage Violations ( Curr Mem: 1391.98 MB )
[06/08 22:15:24    404s] (I)       Finished Legalize Blockage Violations ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1391.98 MB )
[06/08 22:15:24    404s] (I)       Finished Route legalization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1391.98 MB )
[06/08 22:15:24    404s] (I)       Usage: 117 = (46 H, 71 V) = (0.28% H, 0.96% V) = (6.440e+01um H, 9.940e+01um V)
[06/08 22:15:24    404s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.638000e+02um
[06/08 22:15:24    404s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1391.98 MB )
[06/08 22:15:24    404s] (I)       
[06/08 22:15:24    404s] (I)       ============  Phase 1f Route ============
[06/08 22:15:24    404s] (I)       Started Phase 1f ( Curr Mem: 1391.98 MB )
[06/08 22:15:24    404s] (I)       Usage: 117 = (46 H, 71 V) = (0.28% H, 0.96% V) = (6.440e+01um H, 9.940e+01um V)
[06/08 22:15:24    404s] (I)       Finished Phase 1f ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1391.98 MB )
[06/08 22:15:24    404s] (I)       
[06/08 22:15:24    404s] (I)       ============  Phase 1g Route ============
[06/08 22:15:24    404s] (I)       Started Phase 1g ( Curr Mem: 1391.98 MB )
[06/08 22:15:24    404s] (I)       Started Post Routing ( Curr Mem: 1391.98 MB )
[06/08 22:15:24    404s] (I)       Finished Post Routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1391.98 MB )
[06/08 22:15:24    404s] (I)       Usage: 0 = (0 H, 0 V) = (0.00% H, 0.00% V) = (0.000e+00um H, 0.000e+00um V)
[06/08 22:15:24    404s] (I)       Finished Phase 1g ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1391.98 MB )
[06/08 22:15:24    404s] (I)       numNets=1  numFullyRipUpNets=1  numPartialRipUpNets=1 routedWL=0
[06/08 22:15:24    404s] [NR-eGR] Create a new net group with 1 nets and layer range [3, 6]
[06/08 22:15:24    404s] (I)       
[06/08 22:15:24    404s] (I)       ============  Phase 1h Route ============
[06/08 22:15:24    404s] (I)       Started Phase 1h ( Curr Mem: 1391.98 MB )
[06/08 22:15:24    404s] (I)       Started Post Routing ( Curr Mem: 1391.98 MB )
[06/08 22:15:24    404s] (I)       Finished Post Routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1391.98 MB )
[06/08 22:15:24    404s] (I)       Usage: 0 = (0 H, 0 V) = (0.00% H, 0.00% V) = (0.000e+00um H, 0.000e+00um V)
[06/08 22:15:24    404s] (I)       Finished Phase 1h ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1391.98 MB )
[06/08 22:15:24    404s] (I)       Finished Net group 1 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1391.98 MB )
[06/08 22:15:24    404s] (I)       Started Net group 2 ( Curr Mem: 1391.98 MB )
[06/08 22:15:24    404s] (I)       Started Build MST ( Curr Mem: 1391.98 MB )
[06/08 22:15:24    404s] (I)       Generate topology with single threads
[06/08 22:15:24    404s] (I)       Finished Build MST ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1391.98 MB )
[06/08 22:15:24    404s] (I)       total 2D Cap : 38916 = (24120 H, 14796 V)
[06/08 22:15:24    404s] [NR-eGR] Layer group 2: route 1 net(s) in layer range [3, 6]
[06/08 22:15:24    404s] (I)       
[06/08 22:15:24    404s] (I)       ============  Phase 1a Route ============
[06/08 22:15:24    404s] (I)       Started Phase 1a ( Curr Mem: 1391.98 MB )
[06/08 22:15:24    404s] (I)       Started Pattern routing ( Curr Mem: 1391.98 MB )
[06/08 22:15:24    404s] (I)       Finished Pattern routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1391.98 MB )
[06/08 22:15:24    404s] (I)       Usage: 117 = (46 H, 71 V) = (0.19% H, 0.48% V) = (6.440e+01um H, 9.940e+01um V)
[06/08 22:15:24    404s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1391.98 MB )
[06/08 22:15:24    404s] (I)       
[06/08 22:15:24    404s] (I)       ============  Phase 1b Route ============
[06/08 22:15:24    404s] (I)       Started Phase 1b ( Curr Mem: 1391.98 MB )
[06/08 22:15:24    404s] (I)       Usage: 117 = (46 H, 71 V) = (0.19% H, 0.48% V) = (6.440e+01um H, 9.940e+01um V)
[06/08 22:15:24    404s] (I)       Overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 1.638000e+02um
[06/08 22:15:24    404s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1391.98 MB )
[06/08 22:15:24    404s] (I)       
[06/08 22:15:24    404s] (I)       ============  Phase 1c Route ============
[06/08 22:15:24    404s] (I)       Started Phase 1c ( Curr Mem: 1391.98 MB )
[06/08 22:15:24    404s] (I)       Usage: 117 = (46 H, 71 V) = (0.19% H, 0.48% V) = (6.440e+01um H, 9.940e+01um V)
[06/08 22:15:24    404s] (I)       Finished Phase 1c ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1391.98 MB )
[06/08 22:15:24    404s] (I)       
[06/08 22:15:24    404s] (I)       ============  Phase 1d Route ============
[06/08 22:15:24    404s] (I)       Started Phase 1d ( Curr Mem: 1391.98 MB )
[06/08 22:15:24    404s] (I)       Usage: 117 = (46 H, 71 V) = (0.19% H, 0.48% V) = (6.440e+01um H, 9.940e+01um V)
[06/08 22:15:24    404s] (I)       Finished Phase 1d ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1391.98 MB )
[06/08 22:15:24    404s] (I)       
[06/08 22:15:24    404s] (I)       ============  Phase 1e Route ============
[06/08 22:15:24    404s] (I)       Started Phase 1e ( Curr Mem: 1391.98 MB )
[06/08 22:15:24    404s] (I)       Started Route legalization ( Curr Mem: 1391.98 MB )
[06/08 22:15:24    404s] (I)       Started Legalize Blockage Violations ( Curr Mem: 1391.98 MB )
[06/08 22:15:24    404s] (I)       Finished Legalize Blockage Violations ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1391.98 MB )
[06/08 22:15:24    404s] (I)       Finished Route legalization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1391.98 MB )
[06/08 22:15:24    404s] (I)       Usage: 117 = (46 H, 71 V) = (0.19% H, 0.48% V) = (6.440e+01um H, 9.940e+01um V)
[06/08 22:15:24    404s] [NR-eGR] Early Global Route overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 1.638000e+02um
[06/08 22:15:24    404s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1391.98 MB )
[06/08 22:15:24    404s] (I)       
[06/08 22:15:24    404s] (I)       ============  Phase 1f Route ============
[06/08 22:15:24    404s] (I)       Started Phase 1f ( Curr Mem: 1391.98 MB )
[06/08 22:15:24    404s] (I)       Usage: 117 = (46 H, 71 V) = (0.19% H, 0.48% V) = (6.440e+01um H, 9.940e+01um V)
[06/08 22:15:24    404s] (I)       Finished Phase 1f ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1391.98 MB )
[06/08 22:15:24    404s] (I)       
[06/08 22:15:24    404s] (I)       ============  Phase 1g Route ============
[06/08 22:15:24    404s] (I)       Started Phase 1g ( Curr Mem: 1391.98 MB )
[06/08 22:15:24    404s] (I)       Started Post Routing ( Curr Mem: 1391.98 MB )
[06/08 22:15:24    404s] (I)       Finished Post Routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1391.98 MB )
[06/08 22:15:24    404s] (I)       Usage: 0 = (0 H, 0 V) = (0.00% H, 0.00% V) = (0.000e+00um H, 0.000e+00um V)
[06/08 22:15:24    404s] (I)       Finished Phase 1g ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1391.98 MB )
[06/08 22:15:24    404s] (I)       numNets=1  numFullyRipUpNets=1  numPartialRipUpNets=1 routedWL=0
[06/08 22:15:24    404s] [NR-eGR] Create a new net group with 1 nets and layer range [3, 8]
[06/08 22:15:24    404s] (I)       
[06/08 22:15:24    404s] (I)       ============  Phase 1h Route ============
[06/08 22:15:24    404s] (I)       Started Phase 1h ( Curr Mem: 1391.98 MB )
[06/08 22:15:24    404s] (I)       Started Post Routing ( Curr Mem: 1391.98 MB )
[06/08 22:15:24    404s] (I)       Finished Post Routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1391.98 MB )
[06/08 22:15:24    404s] (I)       Usage: 0 = (0 H, 0 V) = (0.00% H, 0.00% V) = (0.000e+00um H, 0.000e+00um V)
[06/08 22:15:24    404s] (I)       Finished Phase 1h ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1391.98 MB )
[06/08 22:15:24    404s] (I)       Finished Net group 2 ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1391.98 MB )
[06/08 22:15:24    404s] (I)       Started Net group 3 ( Curr Mem: 1391.98 MB )
[06/08 22:15:24    404s] (I)       Started Build MST ( Curr Mem: 1391.98 MB )
[06/08 22:15:24    404s] (I)       Generate topology with single threads
[06/08 22:15:24    404s] (I)       Finished Build MST ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1391.98 MB )
[06/08 22:15:24    404s] (I)       total 2D Cap : 43051 = (26331 H, 16720 V)
[06/08 22:15:24    404s] [NR-eGR] Layer group 3: route 1 net(s) in layer range [3, 8]
[06/08 22:15:24    404s] (I)       
[06/08 22:15:24    404s] (I)       ============  Phase 1a Route ============
[06/08 22:15:24    404s] (I)       Started Phase 1a ( Curr Mem: 1391.98 MB )
[06/08 22:15:24    404s] (I)       Started Pattern routing ( Curr Mem: 1391.98 MB )
[06/08 22:15:24    404s] (I)       Finished Pattern routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1391.98 MB )
[06/08 22:15:24    404s] (I)       Usage: 117 = (46 H, 71 V) = (0.17% H, 0.42% V) = (6.440e+01um H, 9.940e+01um V)
[06/08 22:15:24    404s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1391.98 MB )
[06/08 22:15:24    404s] (I)       
[06/08 22:15:24    404s] (I)       ============  Phase 1b Route ============
[06/08 22:15:24    404s] (I)       Started Phase 1b ( Curr Mem: 1391.98 MB )
[06/08 22:15:24    404s] (I)       Usage: 117 = (46 H, 71 V) = (0.17% H, 0.42% V) = (6.440e+01um H, 9.940e+01um V)
[06/08 22:15:24    404s] (I)       Overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 1.638000e+02um
[06/08 22:15:24    404s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1391.98 MB )
[06/08 22:15:24    404s] (I)       
[06/08 22:15:24    404s] (I)       ============  Phase 1c Route ============
[06/08 22:15:24    404s] (I)       Started Phase 1c ( Curr Mem: 1391.98 MB )
[06/08 22:15:24    404s] (I)       Usage: 117 = (46 H, 71 V) = (0.17% H, 0.42% V) = (6.440e+01um H, 9.940e+01um V)
[06/08 22:15:24    404s] (I)       Finished Phase 1c ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1391.98 MB )
[06/08 22:15:24    404s] (I)       
[06/08 22:15:24    404s] (I)       ============  Phase 1d Route ============
[06/08 22:15:24    404s] (I)       Started Phase 1d ( Curr Mem: 1391.98 MB )
[06/08 22:15:24    404s] (I)       Usage: 117 = (46 H, 71 V) = (0.17% H, 0.42% V) = (6.440e+01um H, 9.940e+01um V)
[06/08 22:15:24    404s] (I)       Finished Phase 1d ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1391.98 MB )
[06/08 22:15:24    404s] (I)       
[06/08 22:15:24    404s] (I)       ============  Phase 1e Route ============
[06/08 22:15:24    404s] (I)       Started Phase 1e ( Curr Mem: 1391.98 MB )
[06/08 22:15:24    404s] (I)       Started Route legalization ( Curr Mem: 1391.98 MB )
[06/08 22:15:24    404s] (I)       Started Legalize Blockage Violations ( Curr Mem: 1391.98 MB )
[06/08 22:15:24    404s] (I)       Finished Legalize Blockage Violations ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1391.98 MB )
[06/08 22:15:24    404s] (I)       Finished Route legalization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1391.98 MB )
[06/08 22:15:24    404s] (I)       Usage: 117 = (46 H, 71 V) = (0.17% H, 0.42% V) = (6.440e+01um H, 9.940e+01um V)
[06/08 22:15:24    404s] [NR-eGR] Early Global Route overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 1.638000e+02um
[06/08 22:15:24    404s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1391.98 MB )
[06/08 22:15:24    404s] (I)       
[06/08 22:15:24    404s] (I)       ============  Phase 1f Route ============
[06/08 22:15:24    404s] (I)       Started Phase 1f ( Curr Mem: 1391.98 MB )
[06/08 22:15:24    404s] (I)       Usage: 117 = (46 H, 71 V) = (0.17% H, 0.42% V) = (6.440e+01um H, 9.940e+01um V)
[06/08 22:15:24    404s] (I)       Finished Phase 1f ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1391.98 MB )
[06/08 22:15:24    404s] (I)       
[06/08 22:15:24    404s] (I)       ============  Phase 1g Route ============
[06/08 22:15:24    404s] (I)       Started Phase 1g ( Curr Mem: 1391.98 MB )
[06/08 22:15:24    404s] (I)       Started Post Routing ( Curr Mem: 1391.98 MB )
[06/08 22:15:24    404s] (I)       Finished Post Routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1391.98 MB )
[06/08 22:15:24    404s] (I)       Usage: 0 = (0 H, 0 V) = (0.00% H, 0.00% V) = (0.000e+00um H, 0.000e+00um V)
[06/08 22:15:24    404s] (I)       Finished Phase 1g ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1391.98 MB )
[06/08 22:15:24    404s] (I)       numNets=1  numFullyRipUpNets=1  numPartialRipUpNets=1 routedWL=0
[06/08 22:15:24    404s] [NR-eGR] Create a new net group with 1 nets and layer range [3, 10]
[06/08 22:15:24    404s] (I)       
[06/08 22:15:24    404s] (I)       ============  Phase 1h Route ============
[06/08 22:15:24    404s] (I)       Started Phase 1h ( Curr Mem: 1391.98 MB )
[06/08 22:15:24    404s] (I)       Started Post Routing ( Curr Mem: 1391.98 MB )
[06/08 22:15:24    404s] (I)       Finished Post Routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1391.98 MB )
[06/08 22:15:24    404s] (I)       Usage: 0 = (0 H, 0 V) = (0.00% H, 0.00% V) = (0.000e+00um H, 0.000e+00um V)
[06/08 22:15:24    404s] (I)       Finished Phase 1h ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1391.98 MB )
[06/08 22:15:24    404s] (I)       Finished Net group 3 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1391.98 MB )
[06/08 22:15:24    404s] (I)       Started Net group 4 ( Curr Mem: 1391.98 MB )
[06/08 22:15:24    404s] (I)       Started Build MST ( Curr Mem: 1391.98 MB )
[06/08 22:15:24    404s] (I)       Generate topology with single threads
[06/08 22:15:24    404s] (I)       Finished Build MST ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1391.98 MB )
[06/08 22:15:24    404s] (I)       total 2D Cap : 44122 = (26803 H, 17319 V)
[06/08 22:15:24    404s] [NR-eGR] Layer group 4: route 1 net(s) in layer range [3, 10]
[06/08 22:15:24    404s] (I)       
[06/08 22:15:24    404s] (I)       ============  Phase 1a Route ============
[06/08 22:15:24    404s] (I)       Started Phase 1a ( Curr Mem: 1391.98 MB )
[06/08 22:15:24    404s] (I)       Started Pattern routing ( Curr Mem: 1391.98 MB )
[06/08 22:15:24    404s] (I)       Finished Pattern routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1391.98 MB )
[06/08 22:15:24    404s] (I)       Usage: 117 = (46 H, 71 V) = (0.17% H, 0.41% V) = (6.440e+01um H, 9.940e+01um V)
[06/08 22:15:24    404s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1391.98 MB )
[06/08 22:15:24    404s] (I)       
[06/08 22:15:24    404s] (I)       ============  Phase 1b Route ============
[06/08 22:15:24    404s] (I)       Started Phase 1b ( Curr Mem: 1391.98 MB )
[06/08 22:15:24    404s] (I)       Usage: 117 = (46 H, 71 V) = (0.17% H, 0.41% V) = (6.440e+01um H, 9.940e+01um V)
[06/08 22:15:24    404s] (I)       Overflow of layer group 4: 0.00% H + 0.00% V. EstWL: 1.638000e+02um
[06/08 22:15:24    404s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1391.98 MB )
[06/08 22:15:24    404s] (I)       
[06/08 22:15:24    404s] (I)       ============  Phase 1c Route ============
[06/08 22:15:24    404s] (I)       Started Phase 1c ( Curr Mem: 1391.98 MB )
[06/08 22:15:24    404s] (I)       Usage: 117 = (46 H, 71 V) = (0.17% H, 0.41% V) = (6.440e+01um H, 9.940e+01um V)
[06/08 22:15:24    404s] (I)       Finished Phase 1c ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1391.98 MB )
[06/08 22:15:24    404s] (I)       
[06/08 22:15:24    404s] (I)       ============  Phase 1d Route ============
[06/08 22:15:24    404s] (I)       Started Phase 1d ( Curr Mem: 1391.98 MB )
[06/08 22:15:24    404s] (I)       Usage: 117 = (46 H, 71 V) = (0.17% H, 0.41% V) = (6.440e+01um H, 9.940e+01um V)
[06/08 22:15:24    404s] (I)       Finished Phase 1d ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1391.98 MB )
[06/08 22:15:24    404s] (I)       
[06/08 22:15:24    404s] (I)       ============  Phase 1e Route ============
[06/08 22:15:24    404s] (I)       Started Phase 1e ( Curr Mem: 1391.98 MB )
[06/08 22:15:24    404s] (I)       Started Route legalization ( Curr Mem: 1391.98 MB )
[06/08 22:15:24    404s] (I)       Started Legalize Blockage Violations ( Curr Mem: 1391.98 MB )
[06/08 22:15:24    404s] (I)       Finished Legalize Blockage Violations ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1391.98 MB )
[06/08 22:15:24    404s] (I)       Finished Route legalization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1391.98 MB )
[06/08 22:15:24    404s] (I)       Usage: 117 = (46 H, 71 V) = (0.17% H, 0.41% V) = (6.440e+01um H, 9.940e+01um V)
[06/08 22:15:24    404s] [NR-eGR] Early Global Route overflow of layer group 4: 0.00% H + 0.00% V. EstWL: 1.638000e+02um
[06/08 22:15:24    404s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1391.98 MB )
[06/08 22:15:24    404s] (I)       
[06/08 22:15:24    404s] (I)       ============  Phase 1f Route ============
[06/08 22:15:24    404s] (I)       Started Phase 1f ( Curr Mem: 1391.98 MB )
[06/08 22:15:24    404s] (I)       Usage: 117 = (46 H, 71 V) = (0.17% H, 0.41% V) = (6.440e+01um H, 9.940e+01um V)
[06/08 22:15:24    404s] (I)       Finished Phase 1f ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1391.98 MB )
[06/08 22:15:24    404s] (I)       
[06/08 22:15:24    404s] (I)       ============  Phase 1g Route ============
[06/08 22:15:24    404s] (I)       Started Phase 1g ( Curr Mem: 1391.98 MB )
[06/08 22:15:24    404s] (I)       Started Post Routing ( Curr Mem: 1391.98 MB )
[06/08 22:15:24    404s] (I)       Finished Post Routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1391.98 MB )
[06/08 22:15:24    404s] (I)       Usage: 0 = (0 H, 0 V) = (0.00% H, 0.00% V) = (0.000e+00um H, 0.000e+00um V)
[06/08 22:15:24    404s] (I)       Finished Phase 1g ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1391.98 MB )
[06/08 22:15:24    404s] (I)       numNets=1  numFullyRipUpNets=0  numPartialRipUpNets=1 routedWL=0
[06/08 22:15:24    404s] [NR-eGR] Create a new net group with 1 nets and layer range [2, 10]
[06/08 22:15:24    404s] (I)       
[06/08 22:15:24    404s] (I)       ============  Phase 1h Route ============
[06/08 22:15:24    404s] (I)       Started Phase 1h ( Curr Mem: 1391.98 MB )
[06/08 22:15:24    404s] (I)       Started Post Routing ( Curr Mem: 1391.98 MB )
[06/08 22:15:24    404s] (I)       Finished Post Routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1391.98 MB )
[06/08 22:15:24    404s] (I)       Usage: 0 = (0 H, 0 V) = (0.00% H, 0.00% V) = (0.000e+00um H, 0.000e+00um V)
[06/08 22:15:24    404s] (I)       Finished Phase 1h ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1391.98 MB )
[06/08 22:15:24    404s] (I)       Finished Net group 4 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1391.98 MB )
[06/08 22:15:24    404s] (I)       Started Net group 5 ( Curr Mem: 1391.98 MB )
[06/08 22:15:24    404s] (I)       Started Build MST ( Curr Mem: 1391.98 MB )
[06/08 22:15:24    404s] (I)       Generate topology with single threads
[06/08 22:15:24    404s] (I)       Finished Build MST ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1391.98 MB )
[06/08 22:15:24    404s] (I)       total 2D Cap : 55792 = (26803 H, 28989 V)
[06/08 22:15:24    404s] [NR-eGR] Layer group 5: route 1 net(s) in layer range [2, 10]
[06/08 22:15:24    404s] (I)       
[06/08 22:15:24    404s] (I)       ============  Phase 1a Route ============
[06/08 22:15:24    404s] (I)       Started Phase 1a ( Curr Mem: 1391.98 MB )
[06/08 22:15:24    404s] (I)       Started Pattern routing ( Curr Mem: 1391.98 MB )
[06/08 22:15:24    404s] (I)       Finished Pattern routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1391.98 MB )
[06/08 22:15:24    404s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 1391.98 MB )
[06/08 22:15:24    404s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 4
[06/08 22:15:24    404s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1391.98 MB )
[06/08 22:15:24    404s] (I)       Usage: 219 = (82 H, 137 V) = (0.31% H, 0.47% V) = (1.148e+02um H, 1.918e+02um V)
[06/08 22:15:24    404s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1391.98 MB )
[06/08 22:15:24    404s] (I)       
[06/08 22:15:24    404s] (I)       ============  Phase 1b Route ============
[06/08 22:15:24    404s] (I)       Started Phase 1b ( Curr Mem: 1391.98 MB )
[06/08 22:15:24    404s] (I)       Started Monotonic routing ( Curr Mem: 1391.98 MB )
[06/08 22:15:24    404s] (I)       Finished Monotonic routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1391.98 MB )
[06/08 22:15:24    404s] (I)       Usage: 219 = (82 H, 137 V) = (0.31% H, 0.47% V) = (1.148e+02um H, 1.918e+02um V)
[06/08 22:15:24    404s] (I)       Overflow of layer group 5: 0.00% H + 0.00% V. EstWL: 3.066000e+02um
[06/08 22:15:24    404s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1391.98 MB )
[06/08 22:15:24    404s] (I)       
[06/08 22:15:24    404s] (I)       ============  Phase 1c Route ============
[06/08 22:15:24    404s] (I)       Started Phase 1c ( Curr Mem: 1391.98 MB )
[06/08 22:15:24    404s] (I)       Started Two level routing ( Curr Mem: 1391.98 MB )
[06/08 22:15:24    404s] (I)       Level2 Grid: 9 x 8
[06/08 22:15:24    404s] (I)       Started Two Level Routing ( Curr Mem: 1391.98 MB )
[06/08 22:15:24    404s] (I)       Finished Two Level Routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1391.98 MB )
[06/08 22:15:24    404s] (I)       Started Two Level Routing (Strong) ( Curr Mem: 1391.98 MB )
[06/08 22:15:24    404s] (I)       Current Two Level Routing (Strong) [Round 0] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1391.98 MB )
[06/08 22:15:24    404s] (I)       Finished Two Level Routing (Strong) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1391.98 MB )
[06/08 22:15:24    404s] (I)       Finished Two level routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1391.98 MB )
[06/08 22:15:24    404s] (I)       Usage: 219 = (82 H, 137 V) = (0.31% H, 0.47% V) = (1.148e+02um H, 1.918e+02um V)
[06/08 22:15:24    404s] (I)       Finished Phase 1c ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1391.98 MB )
[06/08 22:15:24    404s] (I)       
[06/08 22:15:24    404s] (I)       ============  Phase 1d Route ============
[06/08 22:15:24    404s] (I)       Started Phase 1d ( Curr Mem: 1391.98 MB )
[06/08 22:15:24    404s] (I)       Started Detoured routing ( Curr Mem: 1391.98 MB )
[06/08 22:15:24    404s] (I)       Finished Detoured routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1391.98 MB )
[06/08 22:15:24    404s] (I)       Usage: 222 = (85 H, 137 V) = (0.32% H, 0.47% V) = (1.190e+02um H, 1.918e+02um V)
[06/08 22:15:24    404s] (I)       Finished Phase 1d ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1391.98 MB )
[06/08 22:15:24    404s] (I)       
[06/08 22:15:24    404s] (I)       ============  Phase 1e Route ============
[06/08 22:15:24    404s] (I)       Started Phase 1e ( Curr Mem: 1391.98 MB )
[06/08 22:15:24    404s] (I)       Started Route legalization ( Curr Mem: 1391.98 MB )
[06/08 22:15:24    404s] (I)       Started Legalize Blockage Violations ( Curr Mem: 1391.98 MB )
[06/08 22:15:24    404s] (I)       Finished Legalize Blockage Violations ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1391.98 MB )
[06/08 22:15:24    404s] (I)       Finished Route legalization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1391.98 MB )
[06/08 22:15:24    404s] (I)       Usage: 222 = (85 H, 137 V) = (0.32% H, 0.47% V) = (1.190e+02um H, 1.918e+02um V)
[06/08 22:15:24    404s] [NR-eGR] Early Global Route overflow of layer group 5: 0.00% H + 0.00% V. EstWL: 3.108000e+02um
[06/08 22:15:24    404s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1391.98 MB )
[06/08 22:15:24    404s] (I)       
[06/08 22:15:24    404s] (I)       ============  Phase 1f Route ============
[06/08 22:15:24    404s] (I)       Started Phase 1f ( Curr Mem: 1391.98 MB )
[06/08 22:15:24    404s] (I)       Usage: 222 = (85 H, 137 V) = (0.32% H, 0.47% V) = (1.190e+02um H, 1.918e+02um V)
[06/08 22:15:24    404s] (I)       Finished Phase 1f ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1391.98 MB )
[06/08 22:15:24    404s] (I)       
[06/08 22:15:24    404s] (I)       ============  Phase 1g Route ============
[06/08 22:15:24    404s] (I)       Started Phase 1g ( Curr Mem: 1391.98 MB )
[06/08 22:15:24    404s] (I)       Started Post Routing ( Curr Mem: 1391.98 MB )
[06/08 22:15:24    404s] (I)       Finished Post Routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1391.98 MB )
[06/08 22:15:24    404s] (I)       Usage: 222 = (84 H, 138 V) = (0.31% H, 0.48% V) = (1.176e+02um H, 1.932e+02um V)
[06/08 22:15:24    404s] (I)       Finished Phase 1g ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1391.98 MB )
[06/08 22:15:24    404s] (I)       
[06/08 22:15:24    404s] (I)       ============  Phase 1h Route ============
[06/08 22:15:24    404s] (I)       Started Phase 1h ( Curr Mem: 1391.98 MB )
[06/08 22:15:24    404s] (I)       Started Post Routing ( Curr Mem: 1391.98 MB )
[06/08 22:15:24    404s] (I)       Finished Post Routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1391.98 MB )
[06/08 22:15:24    404s] (I)       Usage: 222 = (85 H, 137 V) = (0.32% H, 0.47% V) = (1.190e+02um H, 1.918e+02um V)
[06/08 22:15:24    404s] (I)       Finished Phase 1h ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1391.98 MB )
[06/08 22:15:24    404s] (I)       Started Layer assignment ( Curr Mem: 1391.98 MB )
[06/08 22:15:24    404s] (I)       Current Layer assignment [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1391.98 MB )
[06/08 22:15:24    404s] (I)       Running layer assignment with 1 threads
[06/08 22:15:24    404s] (I)       Finished Layer assignment ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1391.98 MB )
[06/08 22:15:24    404s] (I)       Finished Net group 5 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1391.98 MB )
[06/08 22:15:24    404s] (I)       
[06/08 22:15:24    404s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[06/08 22:15:24    404s] [NR-eGR]                        OverCon            
[06/08 22:15:24    404s] [NR-eGR]                         #Gcell     %Gcell
[06/08 22:15:24    404s] [NR-eGR]       Layer                (0)    OverCon 
[06/08 22:15:24    404s] [NR-eGR] ----------------------------------------------
[06/08 22:15:24    404s] [NR-eGR]  metal1  (1)         0( 0.00%)   ( 0.00%) 
[06/08 22:15:24    404s] [NR-eGR]  metal2  (2)         0( 0.00%)   ( 0.00%) 
[06/08 22:15:24    404s] [NR-eGR]  metal3  (3)         0( 0.00%)   ( 0.00%) 
[06/08 22:15:24    404s] [NR-eGR]  metal4  (4)         0( 0.00%)   ( 0.00%) 
[06/08 22:15:24    404s] [NR-eGR]  metal5  (5)         0( 0.00%)   ( 0.00%) 
[06/08 22:15:24    404s] [NR-eGR]  metal6  (6)         0( 0.00%)   ( 0.00%) 
[06/08 22:15:24    404s] [NR-eGR]  metal7  (7)         0( 0.00%)   ( 0.00%) 
[06/08 22:15:24    404s] [NR-eGR]  metal8  (8)         0( 0.00%)   ( 0.00%) 
[06/08 22:15:24    404s] [NR-eGR]  metal9  (9)         0( 0.00%)   ( 0.00%) 
[06/08 22:15:24    404s] [NR-eGR] metal10 (10)         0( 0.00%)   ( 0.00%) 
[06/08 22:15:24    404s] [NR-eGR] ----------------------------------------------
[06/08 22:15:24    404s] [NR-eGR] Total                0( 0.00%)   ( 0.00%) 
[06/08 22:15:24    404s] [NR-eGR] 
[06/08 22:15:24    404s] (I)       Finished Global Routing ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1391.98 MB )
[06/08 22:15:24    404s] (I)       total 2D Cap : 57012 = (26851 H, 30161 V)
[06/08 22:15:24    404s] [NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[06/08 22:15:24    404s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[06/08 22:15:24    404s] (I)       ============= track Assignment ============
[06/08 22:15:24    404s] (I)       Started Extract Global 3D Wires ( Curr Mem: 1391.98 MB )
[06/08 22:15:24    404s] (I)       Finished Extract Global 3D Wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1391.98 MB )
[06/08 22:15:24    404s] (I)       Started Track Assignment ( Curr Mem: 1391.98 MB )
[06/08 22:15:24    404s] (I)       Initialize Track Assignment ( max pin layer : 11 )
[06/08 22:15:24    404s] (I)       Running track assignment with 1 threads
[06/08 22:15:24    404s] (I)       Current Track Assignment [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1391.98 MB )
[06/08 22:15:24    404s] (I)       Run single-thread track assignment
[06/08 22:15:24    404s] (I)       Finished Track Assignment ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1391.98 MB )
[06/08 22:15:24    404s] [NR-eGR] Started Export DB wires ( Curr Mem: 1391.98 MB )
[06/08 22:15:24    404s] [NR-eGR] Started Export all nets ( Curr Mem: 1391.98 MB )
[06/08 22:15:24    404s] [NR-eGR] Finished Export all nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1391.98 MB )
[06/08 22:15:24    404s] [NR-eGR] Started Set wire vias ( Curr Mem: 1391.98 MB )
[06/08 22:15:24    404s] [NR-eGR] Finished Set wire vias ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1391.98 MB )
[06/08 22:15:24    404s] [NR-eGR] Finished Export DB wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1391.98 MB )
[06/08 22:15:24    404s] [NR-eGR] --------------------------------------------------------------------------
[06/08 22:15:24    404s] [NR-eGR] metal1  (1F) length: 0.000000e+00um, number of vias: 2207
[06/08 22:15:24    404s] [NR-eGR] metal2  (2V) length: 1.566135e+03um, number of vias: 2640
[06/08 22:15:24    404s] [NR-eGR] metal3  (3H) length: 2.992340e+03um, number of vias: 854
[06/08 22:15:24    404s] [NR-eGR] metal4  (4V) length: 1.406115e+03um, number of vias: 64
[06/08 22:15:24    404s] [NR-eGR] metal5  (5H) length: 4.751750e+02um, number of vias: 58
[06/08 22:15:24    404s] [NR-eGR] metal6  (6V) length: 3.186700e+02um, number of vias: 0
[06/08 22:15:24    404s] [NR-eGR] metal7  (7H) length: 0.000000e+00um, number of vias: 0
[06/08 22:15:24    404s] [NR-eGR] metal8  (8V) length: 0.000000e+00um, number of vias: 0
[06/08 22:15:24    404s] [NR-eGR] metal9  (9H) length: 0.000000e+00um, number of vias: 0
[06/08 22:15:24    404s] [NR-eGR] metal10 (10V) length: 0.000000e+00um, number of vias: 0
[06/08 22:15:24    404s] [NR-eGR] Total length: 6.758435e+03um, number of vias: 5823
[06/08 22:15:24    404s] [NR-eGR] --------------------------------------------------------------------------
[06/08 22:15:24    404s] [NR-eGR] Total eGR-routed clock nets wire length: 1.769600e+02um 
[06/08 22:15:24    404s] [NR-eGR] --------------------------------------------------------------------------
[06/08 22:15:24    404s] [NR-eGR] Report for selected net(s) only.
[06/08 22:15:24    404s] [NR-eGR] metal1  (1H) length: 0.000000e+00um, number of vias: 49
[06/08 22:15:24    404s] [NR-eGR] metal2  (2V) length: 4.177000e+01um, number of vias: 43
[06/08 22:15:24    404s] [NR-eGR] metal3  (3H) length: 6.372000e+01um, number of vias: 36
[06/08 22:15:24    404s] [NR-eGR] metal4  (4V) length: 7.147000e+01um, number of vias: 0
[06/08 22:15:24    404s] [NR-eGR] metal5  (5H) length: 0.000000e+00um, number of vias: 0
[06/08 22:15:24    404s] [NR-eGR] metal6  (6V) length: 0.000000e+00um, number of vias: 0
[06/08 22:15:24    404s] [NR-eGR] metal7  (7H) length: 0.000000e+00um, number of vias: 0
[06/08 22:15:24    404s] [NR-eGR] metal8  (8V) length: 0.000000e+00um, number of vias: 0
[06/08 22:15:24    404s] [NR-eGR] metal9  (9H) length: 0.000000e+00um, number of vias: 0
[06/08 22:15:24    404s] [NR-eGR] metal10 (10V) length: 0.000000e+00um, number of vias: 0
[06/08 22:15:24    404s] [NR-eGR] Total length: 1.769600e+02um, number of vias: 128
[06/08 22:15:24    404s] [NR-eGR] --------------------------------------------------------------------------
[06/08 22:15:24    404s] [NR-eGR] Total routed clock nets wire length: 1.769600e+02um, number of vias: 128
[06/08 22:15:24    404s] [NR-eGR] --------------------------------------------------------------------------
[06/08 22:15:24    404s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.01 sec, Real: 0.02 sec, Curr Mem: 1391.98 MB )
[06/08 22:15:24    404s]       Early Global Route - eGR only step done. (took cpu=0:00:00.0 real=0:00:00.0)
[06/08 22:15:24    404s]     Routing using eGR only done.
[06/08 22:15:24    404s] Net route status summary:
[06/08 22:15:24    404s]   Clock:         1 (unrouted=0, trialRouted=0, noStatus=0, routed=1, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[06/08 22:15:24    404s]   Non-clock:   734 (unrouted=2, trialRouted=732, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=2, (crossesIlmBoundary AND tooFewTerms=0)])
[06/08 22:15:24    404s] 
[06/08 22:15:24    404s] CCOPT: Done with clock implementation routing.
[06/08 22:15:24    404s] 
[06/08 22:15:24    404s]   Clock implementation routing done.
[06/08 22:15:24    404s] Fixed 1 wires.
[06/08 22:15:24    404s]   CCOpt: Starting congestion repair using flow wrapper...
[06/08 22:15:24    404s]     Congestion Repair...
[06/08 22:15:24    404s] Info: Disable timing driven in postCTS congRepair.
[06/08 22:15:24    404s] 
[06/08 22:15:24    404s] Starting congRepair ...
[06/08 22:15:24    404s] User Input Parameters:
[06/08 22:15:24    404s] - Congestion Driven    : On
[06/08 22:15:24    404s] - Timing Driven        : Off
[06/08 22:15:24    404s] - Area-Violation Based : On
[06/08 22:15:24    404s] - Start Rollback Level : -5
[06/08 22:15:24    404s] - Legalized            : On
[06/08 22:15:24    404s] - Window Based         : Off
[06/08 22:15:24    404s] - eDen incr mode       : Off
[06/08 22:15:24    404s] - Small incr mode      : Off
[06/08 22:15:24    404s] 
[06/08 22:15:24    404s] Collecting buffer chain nets ...
[06/08 22:15:24    404s] OPERPROF: Starting GP-eGR-Init at level 1, MEM:1392.0M
[06/08 22:15:24    404s] **WARN: (IMPPTN-1250):	Pin placement has been enabled on metal layer 1.
[06/08 22:15:24    404s] Type 'man IMPPTN-1250' for more detail.
[06/08 22:15:24    404s] OPERPROF: Finished GP-eGR-Init at level 1, CPU:0.000, REAL:0.002, MEM:1392.0M
[06/08 22:15:24    404s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:1392.0M
[06/08 22:15:24    404s] Starting Early Global Route congestion estimation: mem = 1392.0M
[06/08 22:15:24    404s] (I)       Started Loading and Dumping File ( Curr Mem: 1391.98 MB )
[06/08 22:15:24    404s] (I)       Reading DB...
[06/08 22:15:24    404s] (I)       Read data from FE... (mem=1392.0M)
[06/08 22:15:24    404s] (I)       Read nodes and places... (mem=1392.0M)
[06/08 22:15:24    404s] (I)       Done Read nodes and places (cpu=0.000s, mem=1392.0M)
[06/08 22:15:24    404s] (I)       Read nets... (mem=1392.0M)
[06/08 22:15:24    404s] (I)       Done Read nets (cpu=0.000s, mem=1392.0M)
[06/08 22:15:24    404s] (I)       Done Read data from FE (cpu=0.000s, mem=1392.0M)
[06/08 22:15:24    404s] (I)       before initializing RouteDB syMemory usage = 1392.0 MB
[06/08 22:15:24    404s] (I)       == Non-default Options ==
[06/08 22:15:24    404s] (I)       Maximum routing layer                              : 10
[06/08 22:15:24    404s] (I)       Use non-blocking free Dbs wires                    : false
[06/08 22:15:24    404s] (I)       Counted 1186 PG shapes. We will not process PG shapes layer by layer.
[06/08 22:15:24    404s] (I)       Use row-based GCell size
[06/08 22:15:24    404s] (I)       GCell unit size  : 2800
[06/08 22:15:24    404s] (I)       GCell multiplier : 1
[06/08 22:15:24    404s] (I)       build grid graph
[06/08 22:15:24    404s] (I)       build grid graph start
[06/08 22:15:24    404s] [NR-eGR] Track table information for default rule: 
[06/08 22:15:24    404s] [NR-eGR] metal1 has no routable track
[06/08 22:15:24    404s] [NR-eGR] metal2 has single uniform track structure
[06/08 22:15:24    404s] [NR-eGR] metal3 has single uniform track structure
[06/08 22:15:24    404s] [NR-eGR] metal4 has single uniform track structure
[06/08 22:15:24    404s] [NR-eGR] metal5 has single uniform track structure
[06/08 22:15:24    404s] [NR-eGR] metal6 has single uniform track structure
[06/08 22:15:24    404s] [NR-eGR] metal7 has single uniform track structure
[06/08 22:15:24    404s] [NR-eGR] metal8 has single uniform track structure
[06/08 22:15:24    404s] [NR-eGR] metal9 has single uniform track structure
[06/08 22:15:24    404s] [NR-eGR] metal10 has single uniform track structure
[06/08 22:15:24    404s] (I)       build grid graph end
[06/08 22:15:24    404s] (I)       ===========================================================================
[06/08 22:15:24    404s] (I)       == Report All Rule Vias ==
[06/08 22:15:24    404s] (I)       ===========================================================================
[06/08 22:15:24    404s] (I)        Via Rule : (Default)
[06/08 22:15:24    404s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[06/08 22:15:24    404s] (I)       ---------------------------------------------------------------------------
[06/08 22:15:24    404s] (I)        1    9 : via1_8                      9 : via1_8                   
[06/08 22:15:24    404s] (I)        2   10 : via2_8                     10 : via2_8                   
[06/08 22:15:24    404s] (I)        3   19 : via3_2                     19 : via3_2                   
[06/08 22:15:24    404s] (I)        4   22 : via4_0                     22 : via4_0                   
[06/08 22:15:24    404s] (I)        5   23 : via5_0                     23 : via5_0                   
[06/08 22:15:24    404s] (I)        6   24 : via6_0                     24 : via6_0                   
[06/08 22:15:24    404s] (I)        7   25 : via7_0                     25 : via7_0                   
[06/08 22:15:24    404s] (I)        8   26 : via8_0                     26 : via8_0                   
[06/08 22:15:24    404s] (I)        9   27 : via9_0                     27 : via9_0                   
[06/08 22:15:24    404s] (I)       ===========================================================================
[06/08 22:15:24    404s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 1391.98 MB )
[06/08 22:15:24    404s] (I)       Num PG vias on layer 2 : 0
[06/08 22:15:24    404s] (I)       Num PG vias on layer 3 : 0
[06/08 22:15:24    404s] (I)       Num PG vias on layer 4 : 0
[06/08 22:15:24    404s] (I)       Num PG vias on layer 5 : 0
[06/08 22:15:24    404s] (I)       Num PG vias on layer 6 : 0
[06/08 22:15:24    404s] (I)       Num PG vias on layer 7 : 0
[06/08 22:15:24    404s] (I)       Num PG vias on layer 8 : 0
[06/08 22:15:24    404s] (I)       Num PG vias on layer 9 : 0
[06/08 22:15:24    404s] (I)       Num PG vias on layer 10 : 0
[06/08 22:15:24    404s] [NR-eGR] Read 2094 PG shapes
[06/08 22:15:24    404s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1391.98 MB )
[06/08 22:15:24    404s] [NR-eGR] #Routing Blockages  : 0
[06/08 22:15:24    404s] [NR-eGR] #Instance Blockages : 0
[06/08 22:15:24    404s] [NR-eGR] #PG Blockages       : 2094
[06/08 22:15:24    404s] [NR-eGR] #Halo Blockages     : 0
[06/08 22:15:24    404s] [NR-eGR] #Boundary Blockages : 0
[06/08 22:15:24    404s] (I)       Design has 0 blackboxes considered as all layer blockages.
[06/08 22:15:24    404s] [NR-eGR] Num Prerouted Nets = 1  Num Prerouted Wires = 171
[06/08 22:15:24    404s] (I)       readDataFromPlaceDB
[06/08 22:15:24    404s] (I)       Read net information..
[06/08 22:15:24    404s] [NR-eGR] Read numTotalNets=733  numIgnoredNets=1
[06/08 22:15:24    404s] (I)       Read testcase time = 0.000 seconds
[06/08 22:15:24    404s] 
[06/08 22:15:24    404s] (I)       early_global_route_priority property id does not exist.
[06/08 22:15:24    404s] (I)       Start initializing grid graph
[06/08 22:15:24    404s] (I)       Early Global GCell Via Threshold calculated based on cut spacing = 
[06/08 22:15:24    404s] (I)       End initializing grid graph
[06/08 22:15:24    404s] (I)       Model blockages into capacity
[06/08 22:15:24    404s] (I)       Read Num Blocks=2094  Num Prerouted Wires=171  Num CS=0
[06/08 22:15:24    404s] (I)       Started Modeling ( Curr Mem: 1391.98 MB )
[06/08 22:15:24    404s] (I)       Layer 1 (V) : #blockages 240 : #preroutes 98
[06/08 22:15:24    404s] (I)       Layer 2 (H) : #blockages 240 : #preroutes 60
[06/08 22:15:24    404s] (I)       Layer 3 (V) : #blockages 240 : #preroutes 13
[06/08 22:15:24    404s] (I)       Layer 4 (H) : #blockages 240 : #preroutes 0
[06/08 22:15:24    404s] (I)       Layer 5 (V) : #blockages 240 : #preroutes 0
[06/08 22:15:24    404s] (I)       Layer 6 (H) : #blockages 240 : #preroutes 0
[06/08 22:15:24    404s] (I)       Layer 7 (V) : #blockages 240 : #preroutes 0
[06/08 22:15:24    404s] (I)       Layer 8 (H) : #blockages 264 : #preroutes 0
[06/08 22:15:24    404s] (I)       Layer 9 (V) : #blockages 150 : #preroutes 0
[06/08 22:15:24    404s] (I)       Finished Modeling ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1391.98 MB )
[06/08 22:15:24    404s] (I)       -- layer congestion ratio --
[06/08 22:15:24    404s] (I)       Layer 1 : 0.100000
[06/08 22:15:24    404s] (I)       Layer 2 : 0.700000
[06/08 22:15:24    404s] (I)       Layer 3 : 0.700000
[06/08 22:15:24    404s] (I)       Layer 4 : 0.700000
[06/08 22:15:24    404s] (I)       Layer 5 : 0.700000
[06/08 22:15:24    404s] (I)       Layer 6 : 0.700000
[06/08 22:15:24    404s] (I)       Layer 7 : 0.700000
[06/08 22:15:24    404s] (I)       Layer 8 : 0.700000
[06/08 22:15:24    404s] (I)       Layer 9 : 0.700000
[06/08 22:15:24    404s] (I)       Layer 10 : 0.700000
[06/08 22:15:24    404s] (I)       ----------------------------
[06/08 22:15:24    404s] (I)       Number of ignored nets = 1
[06/08 22:15:24    404s] (I)       Number of fixed nets = 1.  Ignored: Yes
[06/08 22:15:24    404s] (I)       Number of clock nets = 1.  Ignored: No
[06/08 22:15:24    404s] (I)       Number of analog nets = 0.  Ignored: Yes
[06/08 22:15:24    404s] (I)       Number of special nets = 0.  Ignored: Yes
[06/08 22:15:24    404s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[06/08 22:15:24    404s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[06/08 22:15:24    404s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[06/08 22:15:24    404s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[06/08 22:15:24    404s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[06/08 22:15:24    404s] (I)       Before initializing Early Global Route syMemory usage = 1392.0 MB
[06/08 22:15:24    404s] (I)       Ndr track 0 does not exist
[06/08 22:15:24    404s] (I)       Ndr track 0 does not exist
[06/08 22:15:24    404s] (I)       ---------------------Grid Graph Info--------------------
[06/08 22:15:24    404s] (I)       Routing area        : (0, 0) - (126540, 104720)
[06/08 22:15:24    404s] (I)       Core area           : (20140, 20160) - (106400, 84560)
[06/08 22:15:24    404s] (I)       Site width          :   380  (dbu)
[06/08 22:15:24    404s] (I)       Row height          :  2800  (dbu)
[06/08 22:15:24    404s] (I)       GCell width         :  2800  (dbu)
[06/08 22:15:24    404s] (I)       GCell height        :  2800  (dbu)
[06/08 22:15:24    404s] (I)       Grid                :    45    38    10
[06/08 22:15:24    404s] (I)       Layer numbers       :     1     2     3     4     5     6     7     8     9    10
[06/08 22:15:24    404s] (I)       Vertical capacity   :     0  2800     0  2800     0  2800     0  2800     0  2800
[06/08 22:15:24    404s] (I)       Horizontal capacity :     0     0  2800     0  2800     0  2800     0  2800     0
[06/08 22:15:24    404s] (I)       Default wire width  :   140   140   140   280   280   280   800   800  1600  1600
[06/08 22:15:24    404s] (I)       Default wire space  :   130   140   140   280   280   280   800   800  1600  1600
[06/08 22:15:24    404s] (I)       Default wire pitch  :   270   280   280   560   560   560  1600  1600  3200  3200
[06/08 22:15:24    404s] (I)       Default pitch size  :   270   380   280   560   560   560  1680  1680  3200  3360
[06/08 22:15:24    404s] (I)       First track coord   :     0   190   140   730   700   730  1820  1850  4300  3530
[06/08 22:15:24    404s] (I)       Num tracks per GCell: 10.37  7.37 10.00  5.00  5.00  5.00  1.67  1.67  0.88  0.83
[06/08 22:15:24    404s] (I)       Total num of tracks :     0   333   374   225   186   225    62    74    32    37
[06/08 22:15:24    404s] (I)       Num of masks        :     1     1     1     1     1     1     1     1     1     1
[06/08 22:15:24    404s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0     0     0
[06/08 22:15:24    404s] (I)       --------------------------------------------------------
[06/08 22:15:24    404s] 
[06/08 22:15:24    404s] [NR-eGR] ============ Routing rule table ============
[06/08 22:15:24    404s] [NR-eGR] Rule id: 0  Nets: 732 
[06/08 22:15:24    404s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[06/08 22:15:24    404s] (I)       Pitch:  L1=270  L2=380  L3=280  L4=560  L5=560  L6=560  L7=1680  L8=1680  L9=3200  L10=3360
[06/08 22:15:24    404s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1
[06/08 22:15:24    404s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1
[06/08 22:15:24    404s] [NR-eGR] Rule id: 1  Nets: 0 
[06/08 22:15:24    404s] (I)       ID:1  Default:no NDR Track ID:0 NDR Via ID:-1 Extra Space:1 #Shields:0 Max Demand(H):2 Max Demand(V):2
[06/08 22:15:24    404s] (I)       Pitch:  L1=540  L2=760  L3=560  L4=1120  L5=1120  L6=1120  L7=3200  L8=3200  L9=6400  L10=6400
[06/08 22:15:24    404s] (I)       NumUsedTracks:  L1=2  L2=2  L3=2  L4=2  L5=2  L6=2  L7=2  L8=2  L9=2  L10=2
[06/08 22:15:24    404s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1
[06/08 22:15:24    404s] [NR-eGR] ========================================
[06/08 22:15:24    404s] [NR-eGR] 
[06/08 22:15:24    404s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[06/08 22:15:24    404s] (I)       blocked tracks on layer2 : = 2592 / 12654 (20.48%)
[06/08 22:15:24    404s] (I)       blocked tracks on layer3 : = 552 / 16830 (3.28%)
[06/08 22:15:24    404s] (I)       blocked tracks on layer4 : = 1896 / 8550 (22.18%)
[06/08 22:15:24    404s] (I)       blocked tracks on layer5 : = 600 / 8370 (7.17%)
[06/08 22:15:24    404s] (I)       blocked tracks on layer6 : = 2112 / 8550 (24.70%)
[06/08 22:15:24    404s] (I)       blocked tracks on layer7 : = 675 / 2790 (24.19%)
[06/08 22:15:24    404s] (I)       blocked tracks on layer8 : = 888 / 2812 (31.58%)
[06/08 22:15:24    404s] (I)       blocked tracks on layer9 : = 982 / 1440 (68.19%)
[06/08 22:15:24    404s] (I)       blocked tracks on layer10 : = 765 / 1406 (54.41%)
[06/08 22:15:24    404s] (I)       After initializing Early Global Route syMemory usage = 1392.0 MB
[06/08 22:15:24    404s] (I)       Finished Loading and Dumping File ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1391.98 MB )
[06/08 22:15:24    404s] (I)       Reset routing kernel
[06/08 22:15:24    404s] (I)       Started Global Routing ( Curr Mem: 1391.98 MB )
[06/08 22:15:24    404s] (I)       ============= Initialization =============
[06/08 22:15:24    404s] (I)       totalPins=2158  totalGlobalPin=2022 (93.70%)
[06/08 22:15:24    404s] (I)       Started Net group 1 ( Curr Mem: 1391.98 MB )
[06/08 22:15:24    404s] (I)       Started Build MST ( Curr Mem: 1391.98 MB )
[06/08 22:15:24    404s] (I)       Generate topology with single threads
[06/08 22:15:24    404s] (I)       Finished Build MST ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1391.98 MB )
[06/08 22:15:24    404s] (I)       total 2D Cap : 56508 = (26808 H, 29700 V)
[06/08 22:15:24    404s] [NR-eGR] Layer group 1: route 732 net(s) in layer range [2, 10]
[06/08 22:15:24    404s] (I)       
[06/08 22:15:24    404s] (I)       ============  Phase 1a Route ============
[06/08 22:15:24    404s] (I)       Started Phase 1a ( Curr Mem: 1391.98 MB )
[06/08 22:15:24    404s] (I)       Started Pattern routing ( Curr Mem: 1391.98 MB )
[06/08 22:15:24    404s] (I)       Finished Pattern routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1391.98 MB )
[06/08 22:15:24    404s] (I)       Usage: 4303 = (2287 H, 2016 V) = (8.53% H, 6.79% V) = (3.202e+03um H, 2.822e+03um V)
[06/08 22:15:24    404s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1391.98 MB )
[06/08 22:15:24    404s] (I)       
[06/08 22:15:24    404s] (I)       ============  Phase 1b Route ============
[06/08 22:15:24    404s] (I)       Started Phase 1b ( Curr Mem: 1391.98 MB )
[06/08 22:15:24    404s] (I)       Usage: 4303 = (2287 H, 2016 V) = (8.53% H, 6.79% V) = (3.202e+03um H, 2.822e+03um V)
[06/08 22:15:24    404s] (I)       Overflow of layer group 1: 0.10% H + 0.12% V. EstWL: 6.024200e+03um
[06/08 22:15:24    404s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1391.98 MB )
[06/08 22:15:24    404s] (I)       
[06/08 22:15:24    404s] (I)       ============  Phase 1c Route ============
[06/08 22:15:24    404s] (I)       Started Phase 1c ( Curr Mem: 1391.98 MB )
[06/08 22:15:24    404s] (I)       Usage: 4303 = (2287 H, 2016 V) = (8.53% H, 6.79% V) = (3.202e+03um H, 2.822e+03um V)
[06/08 22:15:24    404s] (I)       Finished Phase 1c ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1391.98 MB )
[06/08 22:15:24    404s] (I)       
[06/08 22:15:24    404s] (I)       ============  Phase 1d Route ============
[06/08 22:15:24    404s] (I)       Started Phase 1d ( Curr Mem: 1391.98 MB )
[06/08 22:15:24    404s] (I)       Usage: 4303 = (2287 H, 2016 V) = (8.53% H, 6.79% V) = (3.202e+03um H, 2.822e+03um V)
[06/08 22:15:24    404s] (I)       Finished Phase 1d ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1391.98 MB )
[06/08 22:15:24    404s] (I)       
[06/08 22:15:24    404s] (I)       ============  Phase 1e Route ============
[06/08 22:15:24    404s] (I)       Started Phase 1e ( Curr Mem: 1391.98 MB )
[06/08 22:15:24    404s] (I)       Started Route legalization ( Curr Mem: 1391.98 MB )
[06/08 22:15:24    404s] (I)       Finished Route legalization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1391.98 MB )
[06/08 22:15:24    404s] (I)       Usage: 4303 = (2287 H, 2016 V) = (8.53% H, 6.79% V) = (3.202e+03um H, 2.822e+03um V)
[06/08 22:15:24    404s] [NR-eGR] Early Global Route overflow of layer group 1: 0.10% H + 0.12% V. EstWL: 6.024200e+03um
[06/08 22:15:24    404s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1391.98 MB )
[06/08 22:15:24    404s] (I)       Started Layer assignment ( Curr Mem: 1391.98 MB )
[06/08 22:15:24    404s] (I)       Current Layer assignment [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1391.98 MB )
[06/08 22:15:24    404s] (I)       Running layer assignment with 1 threads
[06/08 22:15:24    404s] (I)       Finished Layer assignment ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1391.98 MB )
[06/08 22:15:24    404s] (I)       Finished Net group 1 ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1391.98 MB )
[06/08 22:15:24    404s] (I)       
[06/08 22:15:24    404s] (I)       ============  Phase 1l Route ============
[06/08 22:15:24    404s] (I)       Started Phase 1l ( Curr Mem: 1391.98 MB )
[06/08 22:15:24    404s] (I)       Finished Phase 1l ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1391.98 MB )
[06/08 22:15:24    404s] (I)       
[06/08 22:15:24    404s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[06/08 22:15:24    404s] [NR-eGR]                        OverCon            
[06/08 22:15:24    404s] [NR-eGR]                         #Gcell     %Gcell
[06/08 22:15:24    404s] [NR-eGR]       Layer                (1)    OverCon 
[06/08 22:15:24    404s] [NR-eGR] ----------------------------------------------
[06/08 22:15:24    404s] [NR-eGR]  metal1  (1)         0( 0.00%)   ( 0.00%) 
[06/08 22:15:24    404s] [NR-eGR]  metal2  (2)         1( 0.06%)   ( 0.06%) 
[06/08 22:15:24    404s] [NR-eGR]  metal3  (3)         1( 0.06%)   ( 0.06%) 
[06/08 22:15:24    404s] [NR-eGR]  metal4  (4)         1( 0.06%)   ( 0.06%) 
[06/08 22:15:24    404s] [NR-eGR]  metal5  (5)         0( 0.00%)   ( 0.00%) 
[06/08 22:15:24    404s] [NR-eGR]  metal6  (6)         0( 0.00%)   ( 0.00%) 
[06/08 22:15:24    404s] [NR-eGR]  metal7  (7)         0( 0.00%)   ( 0.00%) 
[06/08 22:15:24    404s] [NR-eGR]  metal8  (8)         0( 0.00%)   ( 0.00%) 
[06/08 22:15:24    404s] [NR-eGR]  metal9  (9)         0( 0.00%)   ( 0.00%) 
[06/08 22:15:24    404s] [NR-eGR] metal10 (10)         0( 0.00%)   ( 0.00%) 
[06/08 22:15:24    404s] [NR-eGR] ----------------------------------------------
[06/08 22:15:24    404s] [NR-eGR] Total                3( 0.02%)   ( 0.02%) 
[06/08 22:15:24    404s] [NR-eGR] 
[06/08 22:15:24    404s] (I)       Finished Global Routing ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1391.98 MB )
[06/08 22:15:24    404s] (I)       total 2D Cap : 57072 = (26893 H, 30179 V)
[06/08 22:15:24    404s] [NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[06/08 22:15:24    404s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[06/08 22:15:24    404s] Early Global Route congestion estimation runtime: 0.01 seconds, mem = 1392.0M
[06/08 22:15:24    404s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:0.010, REAL:0.010, MEM:1392.0M
[06/08 22:15:24    404s] OPERPROF: Starting HotSpotCal at level 1, MEM:1392.0M
[06/08 22:15:24    404s] [hotspot] +------------+---------------+---------------+
[06/08 22:15:24    404s] [hotspot] |            |   max hotspot | total hotspot |
[06/08 22:15:24    404s] [hotspot] +------------+---------------+---------------+
[06/08 22:15:24    404s] [hotspot] | normalized |          0.00 |          0.00 |
[06/08 22:15:24    404s] [hotspot] +------------+---------------+---------------+
[06/08 22:15:24    404s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[06/08 22:15:24    404s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[06/08 22:15:24    404s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.000, REAL:0.000, MEM:1392.0M
[06/08 22:15:24    404s] Skipped repairing congestion.
[06/08 22:15:24    404s] OPERPROF: Starting GP-eGR-Wiring-Phae2 at level 1, MEM:1392.0M
[06/08 22:15:24    404s] Starting Early Global Route wiring: mem = 1392.0M
[06/08 22:15:24    404s] (I)       ============= track Assignment ============
[06/08 22:15:24    404s] (I)       Started Extract Global 3D Wires ( Curr Mem: 1391.98 MB )
[06/08 22:15:24    404s] (I)       Finished Extract Global 3D Wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1391.98 MB )
[06/08 22:15:24    404s] (I)       Started Track Assignment ( Curr Mem: 1391.98 MB )
[06/08 22:15:24    404s] (I)       Initialize Track Assignment ( max pin layer : 11 )
[06/08 22:15:24    404s] (I)       Running track assignment with 1 threads
[06/08 22:15:24    404s] (I)       Current Track Assignment [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1391.98 MB )
[06/08 22:15:24    404s] (I)       Run Multi-thread track assignment
[06/08 22:15:24    404s] (I)       Finished Track Assignment ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1391.98 MB )
[06/08 22:15:24    404s] [NR-eGR] Started Export DB wires ( Curr Mem: 1391.98 MB )
[06/08 22:15:24    404s] [NR-eGR] Started Export all nets ( Curr Mem: 1391.98 MB )
[06/08 22:15:24    404s] [NR-eGR] Finished Export all nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1391.98 MB )
[06/08 22:15:24    404s] [NR-eGR] Started Set wire vias ( Curr Mem: 1391.98 MB )
[06/08 22:15:24    404s] [NR-eGR] Finished Set wire vias ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1391.98 MB )
[06/08 22:15:24    404s] [NR-eGR] Finished Export DB wires ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1391.98 MB )
[06/08 22:15:24    404s] [NR-eGR] --------------------------------------------------------------------------
[06/08 22:15:24    404s] [NR-eGR] metal1  (1F) length: 0.000000e+00um, number of vias: 2207
[06/08 22:15:24    404s] [NR-eGR] metal2  (2V) length: 1.556505e+03um, number of vias: 2627
[06/08 22:15:24    404s] [NR-eGR] metal3  (3H) length: 2.838650e+03um, number of vias: 857
[06/08 22:15:24    404s] [NR-eGR] metal4  (4V) length: 1.241040e+03um, number of vias: 106
[06/08 22:15:24    404s] [NR-eGR] metal5  (5H) length: 6.251950e+02um, number of vias: 102
[06/08 22:15:24    404s] [NR-eGR] metal6  (6V) length: 5.010450e+02um, number of vias: 0
[06/08 22:15:24    404s] [NR-eGR] metal7  (7H) length: 0.000000e+00um, number of vias: 0
[06/08 22:15:24    404s] [NR-eGR] metal8  (8V) length: 0.000000e+00um, number of vias: 0
[06/08 22:15:24    404s] [NR-eGR] metal9  (9H) length: 0.000000e+00um, number of vias: 0
[06/08 22:15:24    404s] [NR-eGR] metal10 (10V) length: 0.000000e+00um, number of vias: 0
[06/08 22:15:24    404s] [NR-eGR] Total length: 6.762435e+03um, number of vias: 5899
[06/08 22:15:24    404s] [NR-eGR] --------------------------------------------------------------------------
[06/08 22:15:24    404s] [NR-eGR] Total eGR-routed clock nets wire length: 0.000000e+00um 
[06/08 22:15:24    404s] [NR-eGR] --------------------------------------------------------------------------
[06/08 22:15:24    404s] Early Global Route wiring runtime: 0.01 seconds, mem = 1392.0M
[06/08 22:15:24    404s] OPERPROF: Finished GP-eGR-Wiring-Phae2 at level 1, CPU:0.010, REAL:0.010, MEM:1392.0M
[06/08 22:15:24    404s] Tdgp not successfully inited but do clear! skip clearing
[06/08 22:15:24    404s] End of congRepair (cpu=0:00:00.0, real=0:00:00.0)
[06/08 22:15:24    404s]     Congestion Repair done. (took cpu=0:00:00.0 real=0:00:00.0)
[06/08 22:15:24    404s]   CCOpt: Starting congestion repair using flow wrapper done.
[06/08 22:15:24    404s] OPERPROF: Starting DPlace-Init at level 1, MEM:1392.0M
[06/08 22:15:24    404s] #spOpts: N=45 
[06/08 22:15:24    404s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1392.0M
[06/08 22:15:24    404s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1392.0M
[06/08 22:15:24    404s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[06/08 22:15:24    404s] Fast DP-INIT is on for default
[06/08 22:15:24    404s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[06/08 22:15:24    404s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.010, REAL:0.004, MEM:1392.0M
[06/08 22:15:24    404s] OPERPROF:     Starting CMU at level 3, MEM:1392.0M
[06/08 22:15:24    404s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:1392.0M
[06/08 22:15:24    404s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.005, MEM:1392.0M
[06/08 22:15:24    404s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1392.0MB).
[06/08 22:15:24    404s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.006, MEM:1392.0M
[06/08 22:15:24    404s]   Leaving CCOpt scope - Early Global Route done. (took cpu=0:00:00.1 real=0:00:00.1)
[06/08 22:15:24    404s]   Leaving CCOpt scope - extractRC...
[06/08 22:15:24    404s]   Updating RC parasitics by calling: "extractRC -noRouteCheck"...
[06/08 22:15:24    404s] Extraction called for design 'tile_pe' of instances=623 and nets=735 using extraction engine 'preRoute' .
[06/08 22:15:24    404s] PreRoute RC Extraction called for design tile_pe.
[06/08 22:15:24    404s] RC Extraction called in multi-corner(1) mode.
[06/08 22:15:24    404s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[06/08 22:15:24    404s] Type 'man IMPEXT-6197' for more detail.
[06/08 22:15:24    404s] RCMode: PreRoute
[06/08 22:15:24    404s]       RC Corner Indexes            0   
[06/08 22:15:24    404s] Capacitance Scaling Factor   : 1.00000 
[06/08 22:15:24    404s] Resistance Scaling Factor    : 1.00000 
[06/08 22:15:24    404s] Clock Cap. Scaling Factor    : 1.00000 
[06/08 22:15:24    404s] Clock Res. Scaling Factor    : 1.00000 
[06/08 22:15:24    404s] Shrink Factor                : 1.00000
[06/08 22:15:24    404s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[06/08 22:15:24    404s] LayerId::1 widthSet size::1
[06/08 22:15:24    404s] LayerId::2 widthSet size::1
[06/08 22:15:24    404s] LayerId::3 widthSet size::1
[06/08 22:15:24    404s] LayerId::4 widthSet size::1
[06/08 22:15:24    404s] LayerId::5 widthSet size::1
[06/08 22:15:24    404s] LayerId::6 widthSet size::1
[06/08 22:15:24    404s] LayerId::7 widthSet size::1
[06/08 22:15:24    404s] LayerId::8 widthSet size::1
[06/08 22:15:24    404s] LayerId::9 widthSet size::1
[06/08 22:15:24    404s] LayerId::10 widthSet size::1
[06/08 22:15:24    404s] Updating RC grid for preRoute extraction ...
[06/08 22:15:24    404s] Initializing multi-corner resistance tables ...
[06/08 22:15:24    404s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:24    404s] {RT default_rc_corner 0 10 10 {4 1} {7 0} {9 0} 3}
[06/08 22:15:24    404s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.270557 ; uaWl: 1.000000 ; uaWlH: 0.348617 ; aWlH: 0.000000 ; Pmax: 0.865200 ; wcR: 0.535700 ; newSi: 0.095200 ; pMod: 80 ; 
[06/08 22:15:24    404s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1391.980M)
[06/08 22:15:24    404s]   Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
[06/08 22:15:24    404s]   Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.0 real=0:00:00.0)
[06/08 22:15:24    404s] Not writing Steiner routes to the DB after clustering cong repair call.
[06/08 22:15:24    404s]   Clock tree timing engine global stage delay update for worst:setup.late...
[06/08 22:15:24    404s] End AAE Lib Interpolated Model. (MEM=1391.98 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[06/08 22:15:24    404s]   Clock tree timing engine global stage delay update for worst:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[06/08 22:15:24    404s]   Clock DAG stats after clustering cong repair call:
[06/08 22:15:24    404s]     cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
[06/08 22:15:24    404s]     cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
[06/08 22:15:24    404s]     cell capacitance : b=0.000fF, i=0.000fF, icg=0.000fF, nicg=0.000fF, l=0.000fF, total=0.000fF
[06/08 22:15:24    404s]     sink capacitance : count=48, total=43.026fF, avg=0.896fF, sd=0.002fF, min=0.891fF, max=0.897fF
[06/08 22:15:24    404s]     wire capacitance : top=0.000fF, trunk=0.000fF, leaf=17.934fF, total=17.934fF
[06/08 22:15:24    404s]     wire lengths     : top=0.000um, trunk=0.000um, leaf=167.116um, total=167.116um
[06/08 22:15:24    404s]     hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[06/08 22:15:24    404s]   Clock DAG net violations after clustering cong repair call: none
[06/08 22:15:24    404s]   Clock DAG primary half-corner transition distribution after clustering cong repair call:
[06/08 22:15:24    404s]     Leaf : target=0.071ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
[06/08 22:15:24    404s]   Primary reporting skew groups after clustering cong repair call:
[06/08 22:15:24    404s]     skew_group clk/synth: insertion delay [min=0.001, max=0.005, avg=0.003, sd=0.001], skew [0.003 vs 0.040], 100% {0.001, 0.005} (wid=0.005 ws=0.003) (gid=0.000 gs=0.000)
[06/08 22:15:24    404s]       min path sink: weight_reg_reg[5]/CK
[06/08 22:15:24    404s]       max path sink: acc_reg_out_reg[0]/CK
[06/08 22:15:24    404s]   Skew group summary after clustering cong repair call:
[06/08 22:15:24    404s]     skew_group clk/synth: insertion delay [min=0.001, max=0.005, avg=0.003, sd=0.001], skew [0.003 vs 0.040], 100% {0.001, 0.005} (wid=0.005 ws=0.003) (gid=0.000 gs=0.000)
[06/08 22:15:24    404s]   CongRepair After Initial Clustering done. (took cpu=0:00:00.1 real=0:00:00.1)
[06/08 22:15:24    404s]   Stage::Clustering done. (took cpu=0:00:00.1 real=0:00:00.1)
[06/08 22:15:24    404s]   Stage::DRV Fixing...
[06/08 22:15:24    404s]   Fixing clock tree slew time and max cap violations...
[06/08 22:15:24    404s]     Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
[06/08 22:15:24    404s]     Clock DAG stats after 'Fixing clock tree slew time and max cap violations':
[06/08 22:15:24    404s]       cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
[06/08 22:15:24    404s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
[06/08 22:15:24    404s]       cell capacitance : b=0.000fF, i=0.000fF, icg=0.000fF, nicg=0.000fF, l=0.000fF, total=0.000fF
[06/08 22:15:24    404s]       sink capacitance : count=48, total=43.026fF, avg=0.896fF, sd=0.002fF, min=0.891fF, max=0.897fF
[06/08 22:15:24    404s]       wire capacitance : top=0.000fF, trunk=0.000fF, leaf=17.934fF, total=17.934fF
[06/08 22:15:24    404s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=167.116um, total=167.116um
[06/08 22:15:24    404s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[06/08 22:15:24    404s]     Clock DAG net violations after 'Fixing clock tree slew time and max cap violations': none
[06/08 22:15:24    404s]     Clock DAG primary half-corner transition distribution after 'Fixing clock tree slew time and max cap violations':
[06/08 22:15:24    404s]       Leaf : target=0.071ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
[06/08 22:15:24    404s]     Primary reporting skew groups after 'Fixing clock tree slew time and max cap violations':
[06/08 22:15:24    404s]       skew_group clk/synth: insertion delay [min=0.001, max=0.005], skew [0.003 vs 0.040]
[06/08 22:15:24    404s]       min path sink: weight_reg_reg[5]/CK
[06/08 22:15:24    404s]       max path sink: acc_reg_out_reg[0]/CK
[06/08 22:15:24    404s]     Skew group summary after 'Fixing clock tree slew time and max cap violations':
[06/08 22:15:24    404s]       skew_group clk/synth: insertion delay [min=0.001, max=0.005], skew [0.003 vs 0.040]
[06/08 22:15:24    404s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[06/08 22:15:24    404s]   Fixing clock tree slew time and max cap violations done. (took cpu=0:00:00.0 real=0:00:00.0)
[06/08 22:15:24    404s]   Fixing clock tree slew time and max cap violations - detailed pass...
[06/08 22:15:24    404s]     Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
[06/08 22:15:24    404s]     Clock DAG stats after 'Fixing clock tree slew time and max cap violations - detailed pass':
[06/08 22:15:24    404s]       cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
[06/08 22:15:24    404s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
[06/08 22:15:24    404s]       cell capacitance : b=0.000fF, i=0.000fF, icg=0.000fF, nicg=0.000fF, l=0.000fF, total=0.000fF
[06/08 22:15:24    404s]       sink capacitance : count=48, total=43.026fF, avg=0.896fF, sd=0.002fF, min=0.891fF, max=0.897fF
[06/08 22:15:24    404s]       wire capacitance : top=0.000fF, trunk=0.000fF, leaf=17.934fF, total=17.934fF
[06/08 22:15:24    404s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=167.116um, total=167.116um
[06/08 22:15:24    404s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[06/08 22:15:24    404s]     Clock DAG net violations after 'Fixing clock tree slew time and max cap violations - detailed pass': none
[06/08 22:15:24    404s]     Clock DAG primary half-corner transition distribution after 'Fixing clock tree slew time and max cap violations - detailed pass':
[06/08 22:15:24    404s]       Leaf : target=0.071ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
[06/08 22:15:24    404s]     Primary reporting skew groups after 'Fixing clock tree slew time and max cap violations - detailed pass':
[06/08 22:15:24    404s]       skew_group clk/synth: insertion delay [min=0.001, max=0.005, avg=0.003, sd=0.001], skew [0.003 vs 0.040], 100% {0.001, 0.005} (wid=0.005 ws=0.003) (gid=0.000 gs=0.000)
[06/08 22:15:24    404s]       min path sink: weight_reg_reg[5]/CK
[06/08 22:15:24    404s]       max path sink: acc_reg_out_reg[0]/CK
[06/08 22:15:24    404s]     Skew group summary after 'Fixing clock tree slew time and max cap violations - detailed pass':
[06/08 22:15:24    404s]       skew_group clk/synth: insertion delay [min=0.001, max=0.005, avg=0.003, sd=0.001], skew [0.003 vs 0.040], 100% {0.001, 0.005} (wid=0.005 ws=0.003) (gid=0.000 gs=0.000)
[06/08 22:15:24    404s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[06/08 22:15:24    404s]   Fixing clock tree slew time and max cap violations - detailed pass done. (took cpu=0:00:00.0 real=0:00:00.0)
[06/08 22:15:24    404s]   Stage::DRV Fixing done. (took cpu=0:00:00.0 real=0:00:00.0)
[06/08 22:15:24    404s]   Stage::Insertion Delay Reduction...
[06/08 22:15:24    404s]   Removing unnecessary root buffering...
[06/08 22:15:24    404s]     Clock DAG stats after 'Removing unnecessary root buffering':
[06/08 22:15:24    404s]       cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
[06/08 22:15:24    404s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
[06/08 22:15:24    404s]       cell capacitance : b=0.000fF, i=0.000fF, icg=0.000fF, nicg=0.000fF, l=0.000fF, total=0.000fF
[06/08 22:15:24    404s]       sink capacitance : count=48, total=43.026fF, avg=0.896fF, sd=0.002fF, min=0.891fF, max=0.897fF
[06/08 22:15:24    404s]       wire capacitance : top=0.000fF, trunk=0.000fF, leaf=17.934fF, total=17.934fF
[06/08 22:15:24    404s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=167.116um, total=167.116um
[06/08 22:15:24    404s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[06/08 22:15:24    404s]     Clock DAG net violations after 'Removing unnecessary root buffering': none
[06/08 22:15:24    404s]     Clock DAG primary half-corner transition distribution after 'Removing unnecessary root buffering':
[06/08 22:15:24    404s]       Leaf : target=0.071ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
[06/08 22:15:24    404s]     Primary reporting skew groups after 'Removing unnecessary root buffering':
[06/08 22:15:24    404s]       skew_group clk/synth: insertion delay [min=0.001, max=0.005], skew [0.003 vs 0.040]
[06/08 22:15:24    404s]       min path sink: weight_reg_reg[5]/CK
[06/08 22:15:24    404s]       max path sink: acc_reg_out_reg[0]/CK
[06/08 22:15:24    404s]     Skew group summary after 'Removing unnecessary root buffering':
[06/08 22:15:24    404s]       skew_group clk/synth: insertion delay [min=0.001, max=0.005], skew [0.003 vs 0.040]
[06/08 22:15:24    404s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[06/08 22:15:24    404s]   Removing unnecessary root buffering done. (took cpu=0:00:00.0 real=0:00:00.0)
[06/08 22:15:24    404s]   Removing unconstrained drivers...
[06/08 22:15:24    404s]     Clock DAG stats after 'Removing unconstrained drivers':
[06/08 22:15:24    404s]       cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
[06/08 22:15:24    404s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
[06/08 22:15:24    404s]       cell capacitance : b=0.000fF, i=0.000fF, icg=0.000fF, nicg=0.000fF, l=0.000fF, total=0.000fF
[06/08 22:15:24    404s]       sink capacitance : count=48, total=43.026fF, avg=0.896fF, sd=0.002fF, min=0.891fF, max=0.897fF
[06/08 22:15:24    404s]       wire capacitance : top=0.000fF, trunk=0.000fF, leaf=17.934fF, total=17.934fF
[06/08 22:15:24    404s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=167.116um, total=167.116um
[06/08 22:15:24    404s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[06/08 22:15:24    404s]     Clock DAG net violations after 'Removing unconstrained drivers': none
[06/08 22:15:24    404s]     Clock DAG primary half-corner transition distribution after 'Removing unconstrained drivers':
[06/08 22:15:24    404s]       Leaf : target=0.071ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
[06/08 22:15:24    404s]     Primary reporting skew groups after 'Removing unconstrained drivers':
[06/08 22:15:24    404s]       skew_group clk/synth: insertion delay [min=0.001, max=0.005], skew [0.003 vs 0.040]
[06/08 22:15:24    404s]       min path sink: weight_reg_reg[5]/CK
[06/08 22:15:24    404s]       max path sink: acc_reg_out_reg[0]/CK
[06/08 22:15:24    404s]     Skew group summary after 'Removing unconstrained drivers':
[06/08 22:15:24    404s]       skew_group clk/synth: insertion delay [min=0.001, max=0.005], skew [0.003 vs 0.040]
[06/08 22:15:24    404s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[06/08 22:15:24    404s]   Removing unconstrained drivers done. (took cpu=0:00:00.0 real=0:00:00.0)
[06/08 22:15:24    404s]   Reducing insertion delay 1...
[06/08 22:15:24    404s] Accumulated time to calculate placeable region: 0
[06/08 22:15:24    404s] Accumulated time to calculate placeable region: 0
[06/08 22:15:24    404s] Accumulated time to calculate placeable region: 0
[06/08 22:15:24    404s] Accumulated time to calculate placeable region: 0
[06/08 22:15:24    404s] Accumulated time to calculate placeable region: 0
[06/08 22:15:24    404s] Accumulated time to calculate placeable region: 0
[06/08 22:15:24    404s] Accumulated time to calculate placeable region: 0
[06/08 22:15:24    404s]     Clock DAG stats after 'Reducing insertion delay 1':
[06/08 22:15:24    404s]       cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
[06/08 22:15:24    404s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
[06/08 22:15:24    404s]       cell capacitance : b=0.000fF, i=0.000fF, icg=0.000fF, nicg=0.000fF, l=0.000fF, total=0.000fF
[06/08 22:15:24    404s]       sink capacitance : count=48, total=43.026fF, avg=0.896fF, sd=0.002fF, min=0.891fF, max=0.897fF
[06/08 22:15:24    404s]       wire capacitance : top=0.000fF, trunk=0.000fF, leaf=17.934fF, total=17.934fF
[06/08 22:15:24    404s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=167.116um, total=167.116um
[06/08 22:15:24    404s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[06/08 22:15:24    404s]     Clock DAG net violations after 'Reducing insertion delay 1': none
[06/08 22:15:24    404s]     Clock DAG primary half-corner transition distribution after 'Reducing insertion delay 1':
[06/08 22:15:24    404s]       Leaf : target=0.071ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
[06/08 22:15:24    404s]     Primary reporting skew groups after 'Reducing insertion delay 1':
[06/08 22:15:24    404s]       skew_group clk/synth: insertion delay [min=0.001, max=0.005], skew [0.003 vs 0.040]
[06/08 22:15:24    404s]       min path sink: weight_reg_reg[5]/CK
[06/08 22:15:24    404s]       max path sink: acc_reg_out_reg[0]/CK
[06/08 22:15:24    404s]     Skew group summary after 'Reducing insertion delay 1':
[06/08 22:15:24    404s]       skew_group clk/synth: insertion delay [min=0.001, max=0.005], skew [0.003 vs 0.040]
[06/08 22:15:24    404s]     Legalizer API calls during this step: 8 succeeded with high effort: 8 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[06/08 22:15:24    404s]   Reducing insertion delay 1 done. (took cpu=0:00:00.0 real=0:00:00.0)
[06/08 22:15:24    404s]   Removing longest path buffering...
[06/08 22:15:24    404s]     Clock DAG stats after 'Removing longest path buffering':
[06/08 22:15:24    404s]       cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
[06/08 22:15:24    404s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
[06/08 22:15:24    404s]       cell capacitance : b=0.000fF, i=0.000fF, icg=0.000fF, nicg=0.000fF, l=0.000fF, total=0.000fF
[06/08 22:15:24    404s]       sink capacitance : count=48, total=43.026fF, avg=0.896fF, sd=0.002fF, min=0.891fF, max=0.897fF
[06/08 22:15:24    404s]       wire capacitance : top=0.000fF, trunk=0.000fF, leaf=17.934fF, total=17.934fF
[06/08 22:15:24    404s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=167.116um, total=167.116um
[06/08 22:15:24    404s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[06/08 22:15:24    404s]     Clock DAG net violations after 'Removing longest path buffering': none
[06/08 22:15:24    404s]     Clock DAG primary half-corner transition distribution after 'Removing longest path buffering':
[06/08 22:15:24    404s]       Leaf : target=0.071ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
[06/08 22:15:24    404s]     Primary reporting skew groups after 'Removing longest path buffering':
[06/08 22:15:24    404s]       skew_group clk/synth: insertion delay [min=0.001, max=0.005], skew [0.003 vs 0.040]
[06/08 22:15:24    404s]       min path sink: weight_reg_reg[5]/CK
[06/08 22:15:24    404s]       max path sink: acc_reg_out_reg[0]/CK
[06/08 22:15:24    404s]     Skew group summary after 'Removing longest path buffering':
[06/08 22:15:24    404s]       skew_group clk/synth: insertion delay [min=0.001, max=0.005], skew [0.003 vs 0.040]
[06/08 22:15:24    404s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[06/08 22:15:24    404s]   Removing longest path buffering done. (took cpu=0:00:00.0 real=0:00:00.0)
[06/08 22:15:24    404s]   Reducing insertion delay 2...
[06/08 22:15:24    404s] Path optimization required 0 stage delay updates 
[06/08 22:15:24    404s]     Clock DAG stats after 'Reducing insertion delay 2':
[06/08 22:15:24    404s]       cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
[06/08 22:15:24    404s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
[06/08 22:15:24    404s]       cell capacitance : b=0.000fF, i=0.000fF, icg=0.000fF, nicg=0.000fF, l=0.000fF, total=0.000fF
[06/08 22:15:24    404s]       sink capacitance : count=48, total=43.026fF, avg=0.896fF, sd=0.002fF, min=0.891fF, max=0.897fF
[06/08 22:15:24    404s]       wire capacitance : top=0.000fF, trunk=0.000fF, leaf=17.934fF, total=17.934fF
[06/08 22:15:24    404s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=167.116um, total=167.116um
[06/08 22:15:24    404s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[06/08 22:15:24    404s]     Clock DAG net violations after 'Reducing insertion delay 2': none
[06/08 22:15:24    404s]     Clock DAG primary half-corner transition distribution after 'Reducing insertion delay 2':
[06/08 22:15:24    404s]       Leaf : target=0.071ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
[06/08 22:15:24    404s]     Primary reporting skew groups after 'Reducing insertion delay 2':
[06/08 22:15:24    404s]       skew_group clk/synth: insertion delay [min=0.001, max=0.005, avg=0.003, sd=0.001], skew [0.003 vs 0.040], 100% {0.001, 0.005} (wid=0.005 ws=0.003) (gid=0.000 gs=0.000)
[06/08 22:15:24    404s]       min path sink: weight_reg_reg[5]/CK
[06/08 22:15:24    404s]       max path sink: acc_reg_out_reg[0]/CK
[06/08 22:15:24    404s]     Skew group summary after 'Reducing insertion delay 2':
[06/08 22:15:24    404s]       skew_group clk/synth: insertion delay [min=0.001, max=0.005, avg=0.003, sd=0.001], skew [0.003 vs 0.040], 100% {0.001, 0.005} (wid=0.005 ws=0.003) (gid=0.000 gs=0.000)
[06/08 22:15:24    404s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[06/08 22:15:24    404s]   Reducing insertion delay 2 done. (took cpu=0:00:00.0 real=0:00:00.0)
[06/08 22:15:24    404s]   Stage::Insertion Delay Reduction done. (took cpu=0:00:00.0 real=0:00:00.0)
[06/08 22:15:24    404s]   CCOpt::Phase::Construction done. (took cpu=0:00:00.2 real=0:00:00.2)
[06/08 22:15:24    404s]   CCOpt::Phase::Implementation...
[06/08 22:15:24    404s]   Stage::Reducing Power...
[06/08 22:15:24    404s]   Improving clock tree routing...
[06/08 22:15:24    404s]     Iteration 1...
[06/08 22:15:24    404s]     Iteration 1 done.
[06/08 22:15:24    404s]     Clock DAG stats after 'Improving clock tree routing':
[06/08 22:15:24    404s]       cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
[06/08 22:15:24    404s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
[06/08 22:15:24    404s]       cell capacitance : b=0.000fF, i=0.000fF, icg=0.000fF, nicg=0.000fF, l=0.000fF, total=0.000fF
[06/08 22:15:24    404s]       sink capacitance : count=48, total=43.026fF, avg=0.896fF, sd=0.002fF, min=0.891fF, max=0.897fF
[06/08 22:15:24    404s]       wire capacitance : top=0.000fF, trunk=0.000fF, leaf=17.934fF, total=17.934fF
[06/08 22:15:24    404s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=167.116um, total=167.116um
[06/08 22:15:24    404s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[06/08 22:15:24    404s]     Clock DAG net violations after 'Improving clock tree routing': none
[06/08 22:15:24    404s]     Clock DAG primary half-corner transition distribution after 'Improving clock tree routing':
[06/08 22:15:24    404s]       Leaf : target=0.071ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
[06/08 22:15:24    404s]     Primary reporting skew groups after 'Improving clock tree routing':
[06/08 22:15:24    404s]       skew_group clk/synth: insertion delay [min=0.001, max=0.005], skew [0.003 vs 0.040]
[06/08 22:15:24    404s]       min path sink: weight_reg_reg[5]/CK
[06/08 22:15:24    404s]       max path sink: acc_reg_out_reg[0]/CK
[06/08 22:15:24    404s]     Skew group summary after 'Improving clock tree routing':
[06/08 22:15:24    404s]       skew_group clk/synth: insertion delay [min=0.001, max=0.005], skew [0.003 vs 0.040]
[06/08 22:15:24    404s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[06/08 22:15:24    404s]   Improving clock tree routing done. (took cpu=0:00:00.0 real=0:00:00.0)
[06/08 22:15:24    404s]   Reducing clock tree power 1...
[06/08 22:15:24    404s]     Resizing gates: ...20% ...40% ...60% ...80% ...Legalizing clock trees...
[06/08 22:15:24    404s]     Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
[06/08 22:15:24    404s]     100% 
[06/08 22:15:24    404s]     Clock DAG stats after 'Reducing clock tree power 1':
[06/08 22:15:24    404s]       cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
[06/08 22:15:24    404s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
[06/08 22:15:24    404s]       cell capacitance : b=0.000fF, i=0.000fF, icg=0.000fF, nicg=0.000fF, l=0.000fF, total=0.000fF
[06/08 22:15:24    404s]       sink capacitance : count=48, total=43.026fF, avg=0.896fF, sd=0.002fF, min=0.891fF, max=0.897fF
[06/08 22:15:24    404s]       wire capacitance : top=0.000fF, trunk=0.000fF, leaf=17.934fF, total=17.934fF
[06/08 22:15:24    404s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=167.116um, total=167.116um
[06/08 22:15:24    404s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[06/08 22:15:24    404s]     Clock DAG net violations after 'Reducing clock tree power 1': none
[06/08 22:15:24    404s]     Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 1':
[06/08 22:15:24    404s]       Leaf : target=0.071ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
[06/08 22:15:24    404s]     Primary reporting skew groups after 'Reducing clock tree power 1':
[06/08 22:15:24    404s]       skew_group clk/synth: insertion delay [min=0.001, max=0.005], skew [0.003 vs 0.040]
[06/08 22:15:24    404s]       min path sink: weight_reg_reg[5]/CK
[06/08 22:15:24    404s]       max path sink: acc_reg_out_reg[0]/CK
[06/08 22:15:24    404s]     Skew group summary after 'Reducing clock tree power 1':
[06/08 22:15:24    404s]       skew_group clk/synth: insertion delay [min=0.001, max=0.005], skew [0.003 vs 0.040]
[06/08 22:15:24    404s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[06/08 22:15:24    404s]   Reducing clock tree power 1 done. (took cpu=0:00:00.0 real=0:00:00.0)
[06/08 22:15:24    404s]   Reducing clock tree power 2...
[06/08 22:15:24    404s] Path optimization required 0 stage delay updates 
[06/08 22:15:24    404s]     Clock DAG stats after 'Reducing clock tree power 2':
[06/08 22:15:24    404s]       cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
[06/08 22:15:24    404s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
[06/08 22:15:24    404s]       cell capacitance : b=0.000fF, i=0.000fF, icg=0.000fF, nicg=0.000fF, l=0.000fF, total=0.000fF
[06/08 22:15:24    404s]       sink capacitance : count=48, total=43.026fF, avg=0.896fF, sd=0.002fF, min=0.891fF, max=0.897fF
[06/08 22:15:24    404s]       wire capacitance : top=0.000fF, trunk=0.000fF, leaf=17.934fF, total=17.934fF
[06/08 22:15:24    404s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=167.116um, total=167.116um
[06/08 22:15:24    404s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[06/08 22:15:24    404s]     Clock DAG net violations after 'Reducing clock tree power 2': none
[06/08 22:15:24    404s]     Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 2':
[06/08 22:15:24    404s]       Leaf : target=0.071ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
[06/08 22:15:24    404s]     Primary reporting skew groups after 'Reducing clock tree power 2':
[06/08 22:15:24    404s]       skew_group clk/synth: insertion delay [min=0.001, max=0.005, avg=0.003, sd=0.001], skew [0.003 vs 0.040], 100% {0.001, 0.005} (wid=0.005 ws=0.003) (gid=0.000 gs=0.000)
[06/08 22:15:24    404s]       min path sink: weight_reg_reg[5]/CK
[06/08 22:15:24    404s]       max path sink: acc_reg_out_reg[0]/CK
[06/08 22:15:24    404s]     Skew group summary after 'Reducing clock tree power 2':
[06/08 22:15:24    404s]       skew_group clk/synth: insertion delay [min=0.001, max=0.005, avg=0.003, sd=0.001], skew [0.003 vs 0.040], 100% {0.001, 0.005} (wid=0.005 ws=0.003) (gid=0.000 gs=0.000)
[06/08 22:15:24    404s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[06/08 22:15:24    404s]   Reducing clock tree power 2 done. (took cpu=0:00:00.0 real=0:00:00.0)
[06/08 22:15:24    404s]   Stage::Reducing Power done. (took cpu=0:00:00.0 real=0:00:00.0)
[06/08 22:15:24    404s]   Stage::Balancing...
[06/08 22:15:24    404s]   Approximately balancing fragments step...
[06/08 22:15:24    404s]     Resolve constraints - Approximately balancing fragments...
[06/08 22:15:24    404s]     Resolving skew group constraints...
[06/08 22:15:24    404s]       Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 25 variables and 66 constraints; tolerance 1
[06/08 22:15:24    404s]     Resolving skew group constraints done.
[06/08 22:15:24    404s]     Resolve constraints - Approximately balancing fragments done. (took cpu=0:00:00.0 real=0:00:00.0)
[06/08 22:15:24    404s]     Estimate delay to be added in balancing - Approximately balancing fragments...
[06/08 22:15:24    404s]     Trial balancer estimated the amount of delay to be added in balancing: 0.000ns
[06/08 22:15:24    404s]     Estimate delay to be added in balancing - Approximately balancing fragments done. (took cpu=0:00:00.0 real=0:00:00.0)
[06/08 22:15:24    404s]     Approximately balancing fragments...
[06/08 22:15:24    404s]       Moving gates to improve sub-tree skew...
[06/08 22:15:24    404s]         Tried: 2 Succeeded: 0
[06/08 22:15:24    404s]         Topology Tried: 0 Succeeded: 0
[06/08 22:15:24    404s]         0 Succeeded with SS ratio
[06/08 22:15:24    404s]         0 Succeeded with Lollipop: 0 with tier one, 0 with tier two. 
[06/08 22:15:24    404s]         Total reducing skew: 0 Average reducing skew for 0 nets : 0
[06/08 22:15:24    404s]         Clock DAG stats after 'Moving gates to improve sub-tree skew':
[06/08 22:15:24    404s]           cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
[06/08 22:15:24    404s]           cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
[06/08 22:15:24    404s]           cell capacitance : b=0.000fF, i=0.000fF, icg=0.000fF, nicg=0.000fF, l=0.000fF, total=0.000fF
[06/08 22:15:24    404s]           sink capacitance : count=48, total=43.026fF, avg=0.896fF, sd=0.002fF, min=0.891fF, max=0.897fF
[06/08 22:15:24    404s]           wire capacitance : top=0.000fF, trunk=0.000fF, leaf=17.934fF, total=17.934fF
[06/08 22:15:24    404s]           wire lengths     : top=0.000um, trunk=0.000um, leaf=167.116um, total=167.116um
[06/08 22:15:24    404s]           hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[06/08 22:15:24    404s]         Clock DAG net violations after 'Moving gates to improve sub-tree skew': none
[06/08 22:15:24    404s]         Clock DAG primary half-corner transition distribution after 'Moving gates to improve sub-tree skew':
[06/08 22:15:24    404s]           Leaf : target=0.071ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
[06/08 22:15:24    404s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[06/08 22:15:24    404s]       Moving gates to improve sub-tree skew done. (took cpu=0:00:00.0 real=0:00:00.0)
[06/08 22:15:24    404s]       Approximately balancing fragments bottom up...
[06/08 22:15:24    404s]         bottom up balancing: ...20% ...40% ...60% ...80% ...100% 
[06/08 22:15:24    404s]         Clock DAG stats after 'Approximately balancing fragments bottom up':
[06/08 22:15:24    404s]           cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
[06/08 22:15:24    404s]           cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
[06/08 22:15:24    404s]           cell capacitance : b=0.000fF, i=0.000fF, icg=0.000fF, nicg=0.000fF, l=0.000fF, total=0.000fF
[06/08 22:15:24    404s]           sink capacitance : count=48, total=43.026fF, avg=0.896fF, sd=0.002fF, min=0.891fF, max=0.897fF
[06/08 22:15:24    404s]           wire capacitance : top=0.000fF, trunk=0.000fF, leaf=17.934fF, total=17.934fF
[06/08 22:15:24    404s]           wire lengths     : top=0.000um, trunk=0.000um, leaf=167.116um, total=167.116um
[06/08 22:15:24    404s]           hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[06/08 22:15:24    404s]         Clock DAG net violations after 'Approximately balancing fragments bottom up': none
[06/08 22:15:24    404s]         Clock DAG primary half-corner transition distribution after 'Approximately balancing fragments bottom up':
[06/08 22:15:24    404s]           Leaf : target=0.071ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
[06/08 22:15:24    404s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[06/08 22:15:24    404s]       Approximately balancing fragments bottom up done. (took cpu=0:00:00.0 real=0:00:00.0)
[06/08 22:15:24    404s]       Approximately balancing fragments, wire and cell delays...
[06/08 22:15:24    404s]       Approximately balancing fragments, wire and cell delays, iteration 1...
[06/08 22:15:24    404s]         Clock DAG stats after Approximately balancing fragments, wire and cell delays, iteration 1:
[06/08 22:15:24    404s]           cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
[06/08 22:15:24    404s]           cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
[06/08 22:15:24    404s]           cell capacitance : b=0.000fF, i=0.000fF, icg=0.000fF, nicg=0.000fF, l=0.000fF, total=0.000fF
[06/08 22:15:24    404s]           sink capacitance : count=48, total=43.026fF, avg=0.896fF, sd=0.002fF, min=0.891fF, max=0.897fF
[06/08 22:15:24    404s]           wire capacitance : top=0.000fF, trunk=0.000fF, leaf=17.934fF, total=17.934fF
[06/08 22:15:24    404s]           wire lengths     : top=0.000um, trunk=0.000um, leaf=167.116um, total=167.116um
[06/08 22:15:24    404s]           hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[06/08 22:15:24    404s]         Clock DAG net violations after Approximately balancing fragments, wire and cell delays, iteration 1: none
[06/08 22:15:24    404s]         Clock DAG primary half-corner transition distribution after Approximately balancing fragments, wire and cell delays, iteration 1:
[06/08 22:15:24    404s]           Leaf : target=0.071ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
[06/08 22:15:24    404s]       Approximately balancing fragments, wire and cell delays, iteration 1 done.
[06/08 22:15:24    404s]       Approximately balancing fragments, wire and cell delays done. (took cpu=0:00:00.0 real=0:00:00.0)
[06/08 22:15:24    404s]     Approximately balancing fragments done.
[06/08 22:15:24    404s]     Clock DAG stats after 'Approximately balancing fragments step':
[06/08 22:15:24    404s]       cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
[06/08 22:15:24    404s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
[06/08 22:15:24    404s]       cell capacitance : b=0.000fF, i=0.000fF, icg=0.000fF, nicg=0.000fF, l=0.000fF, total=0.000fF
[06/08 22:15:24    404s]       sink capacitance : count=48, total=43.026fF, avg=0.896fF, sd=0.002fF, min=0.891fF, max=0.897fF
[06/08 22:15:24    404s]       wire capacitance : top=0.000fF, trunk=0.000fF, leaf=17.934fF, total=17.934fF
[06/08 22:15:24    404s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=167.116um, total=167.116um
[06/08 22:15:24    404s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[06/08 22:15:24    404s]     Clock DAG net violations after 'Approximately balancing fragments step': none
[06/08 22:15:24    404s]     Clock DAG primary half-corner transition distribution after 'Approximately balancing fragments step':
[06/08 22:15:24    404s]       Leaf : target=0.071ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
[06/08 22:15:24    404s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[06/08 22:15:24    404s]   Approximately balancing fragments step done. (took cpu=0:00:00.0 real=0:00:00.0)
[06/08 22:15:24    404s]   Clock DAG stats after Approximately balancing fragments:
[06/08 22:15:24    404s]     cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
[06/08 22:15:24    404s]     cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
[06/08 22:15:24    404s]     cell capacitance : b=0.000fF, i=0.000fF, icg=0.000fF, nicg=0.000fF, l=0.000fF, total=0.000fF
[06/08 22:15:24    404s]     sink capacitance : count=48, total=43.026fF, avg=0.896fF, sd=0.002fF, min=0.891fF, max=0.897fF
[06/08 22:15:24    404s]     wire capacitance : top=0.000fF, trunk=0.000fF, leaf=17.934fF, total=17.934fF
[06/08 22:15:24    404s]     wire lengths     : top=0.000um, trunk=0.000um, leaf=167.116um, total=167.116um
[06/08 22:15:24    404s]     hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[06/08 22:15:24    404s]   Clock DAG net violations after Approximately balancing fragments: none
[06/08 22:15:24    404s]   Clock DAG primary half-corner transition distribution after Approximately balancing fragments:
[06/08 22:15:24    404s]     Leaf : target=0.071ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
[06/08 22:15:24    404s]   Primary reporting skew groups after Approximately balancing fragments:
[06/08 22:15:24    404s]     skew_group clk/synth: insertion delay [min=0.001, max=0.005], skew [0.003 vs 0.040]
[06/08 22:15:24    404s]       min path sink: weight_reg_reg[5]/CK
[06/08 22:15:24    404s]       max path sink: acc_reg_out_reg[0]/CK
[06/08 22:15:24    404s]   Skew group summary after Approximately balancing fragments:
[06/08 22:15:24    404s]     skew_group clk/synth: insertion delay [min=0.001, max=0.005], skew [0.003 vs 0.040]
[06/08 22:15:24    404s]   Improving fragments clock skew...
[06/08 22:15:24    404s]     Clock DAG stats after 'Improving fragments clock skew':
[06/08 22:15:24    404s]       cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
[06/08 22:15:24    404s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
[06/08 22:15:24    404s]       cell capacitance : b=0.000fF, i=0.000fF, icg=0.000fF, nicg=0.000fF, l=0.000fF, total=0.000fF
[06/08 22:15:24    404s]       sink capacitance : count=48, total=43.026fF, avg=0.896fF, sd=0.002fF, min=0.891fF, max=0.897fF
[06/08 22:15:24    404s]       wire capacitance : top=0.000fF, trunk=0.000fF, leaf=17.934fF, total=17.934fF
[06/08 22:15:24    404s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=167.116um, total=167.116um
[06/08 22:15:24    404s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[06/08 22:15:24    404s]     Clock DAG net violations after 'Improving fragments clock skew': none
[06/08 22:15:24    404s]     Clock DAG primary half-corner transition distribution after 'Improving fragments clock skew':
[06/08 22:15:24    404s]       Leaf : target=0.071ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
[06/08 22:15:24    404s]     Primary reporting skew groups after 'Improving fragments clock skew':
[06/08 22:15:24    404s]       skew_group clk/synth: insertion delay [min=0.001, max=0.005], skew [0.003 vs 0.040]
[06/08 22:15:24    404s]       min path sink: weight_reg_reg[5]/CK
[06/08 22:15:24    404s]       max path sink: acc_reg_out_reg[0]/CK
[06/08 22:15:24    404s]     Skew group summary after 'Improving fragments clock skew':
[06/08 22:15:24    404s]       skew_group clk/synth: insertion delay [min=0.001, max=0.005], skew [0.003 vs 0.040]
[06/08 22:15:24    404s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[06/08 22:15:24    404s]   Improving fragments clock skew done. (took cpu=0:00:00.0 real=0:00:00.0)
[06/08 22:15:24    404s]   Approximately balancing step...
[06/08 22:15:24    404s]     Resolve constraints - Approximately balancing...
[06/08 22:15:24    404s]     Resolving skew group constraints...
[06/08 22:15:24    404s]       Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 25 variables and 66 constraints; tolerance 1
[06/08 22:15:24    404s]     Resolving skew group constraints done.
[06/08 22:15:24    404s]     Resolve constraints - Approximately balancing done. (took cpu=0:00:00.0 real=0:00:00.0)
[06/08 22:15:24    404s]     Approximately balancing...
[06/08 22:15:24    404s]       Approximately balancing, wire and cell delays...
[06/08 22:15:24    404s]       Approximately balancing, wire and cell delays, iteration 1...
[06/08 22:15:24    404s]         Clock DAG stats after Approximately balancing, wire and cell delays, iteration 1:
[06/08 22:15:24    404s]           cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
[06/08 22:15:24    404s]           cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
[06/08 22:15:24    404s]           cell capacitance : b=0.000fF, i=0.000fF, icg=0.000fF, nicg=0.000fF, l=0.000fF, total=0.000fF
[06/08 22:15:24    404s]           sink capacitance : count=48, total=43.026fF, avg=0.896fF, sd=0.002fF, min=0.891fF, max=0.897fF
[06/08 22:15:24    404s]           wire capacitance : top=0.000fF, trunk=0.000fF, leaf=17.934fF, total=17.934fF
[06/08 22:15:24    404s]           wire lengths     : top=0.000um, trunk=0.000um, leaf=167.116um, total=167.116um
[06/08 22:15:24    404s]           hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[06/08 22:15:24    404s]         Clock DAG net violations after Approximately balancing, wire and cell delays, iteration 1: none
[06/08 22:15:24    404s]         Clock DAG primary half-corner transition distribution after Approximately balancing, wire and cell delays, iteration 1:
[06/08 22:15:24    404s]           Leaf : target=0.071ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
[06/08 22:15:24    404s]       Approximately balancing, wire and cell delays, iteration 1 done.
[06/08 22:15:24    404s]       Approximately balancing, wire and cell delays done. (took cpu=0:00:00.0 real=0:00:00.0)
[06/08 22:15:24    404s]     Approximately balancing done.
[06/08 22:15:24    404s]     Clock DAG stats after 'Approximately balancing step':
[06/08 22:15:24    404s]       cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
[06/08 22:15:24    404s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
[06/08 22:15:24    404s]       cell capacitance : b=0.000fF, i=0.000fF, icg=0.000fF, nicg=0.000fF, l=0.000fF, total=0.000fF
[06/08 22:15:24    404s]       sink capacitance : count=48, total=43.026fF, avg=0.896fF, sd=0.002fF, min=0.891fF, max=0.897fF
[06/08 22:15:24    404s]       wire capacitance : top=0.000fF, trunk=0.000fF, leaf=17.934fF, total=17.934fF
[06/08 22:15:24    404s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=167.116um, total=167.116um
[06/08 22:15:24    404s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[06/08 22:15:24    404s]     Clock DAG net violations after 'Approximately balancing step': none
[06/08 22:15:24    404s]     Clock DAG primary half-corner transition distribution after 'Approximately balancing step':
[06/08 22:15:24    404s]       Leaf : target=0.071ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
[06/08 22:15:24    404s]     Primary reporting skew groups after 'Approximately balancing step':
[06/08 22:15:24    404s]       skew_group clk/synth: insertion delay [min=0.001, max=0.005], skew [0.003 vs 0.040]
[06/08 22:15:24    404s]       min path sink: weight_reg_reg[5]/CK
[06/08 22:15:24    404s]       max path sink: acc_reg_out_reg[0]/CK
[06/08 22:15:24    404s]     Skew group summary after 'Approximately balancing step':
[06/08 22:15:24    404s]       skew_group clk/synth: insertion delay [min=0.001, max=0.005], skew [0.003 vs 0.040]
[06/08 22:15:24    404s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[06/08 22:15:24    404s]   Approximately balancing step done. (took cpu=0:00:00.0 real=0:00:00.0)
[06/08 22:15:24    404s]   Fixing clock tree overload...
[06/08 22:15:24    404s]     Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
[06/08 22:15:24    404s]     Clock DAG stats after 'Fixing clock tree overload':
[06/08 22:15:24    404s]       cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
[06/08 22:15:24    404s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
[06/08 22:15:24    404s]       cell capacitance : b=0.000fF, i=0.000fF, icg=0.000fF, nicg=0.000fF, l=0.000fF, total=0.000fF
[06/08 22:15:24    404s]       sink capacitance : count=48, total=43.026fF, avg=0.896fF, sd=0.002fF, min=0.891fF, max=0.897fF
[06/08 22:15:24    404s]       wire capacitance : top=0.000fF, trunk=0.000fF, leaf=17.934fF, total=17.934fF
[06/08 22:15:24    404s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=167.116um, total=167.116um
[06/08 22:15:24    404s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[06/08 22:15:24    404s]     Clock DAG net violations after 'Fixing clock tree overload': none
[06/08 22:15:24    404s]     Clock DAG primary half-corner transition distribution after 'Fixing clock tree overload':
[06/08 22:15:24    404s]       Leaf : target=0.071ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
[06/08 22:15:24    404s]     Primary reporting skew groups after 'Fixing clock tree overload':
[06/08 22:15:24    404s]       skew_group clk/synth: insertion delay [min=0.001, max=0.005], skew [0.003 vs 0.040]
[06/08 22:15:24    404s]       min path sink: weight_reg_reg[5]/CK
[06/08 22:15:24    404s]       max path sink: acc_reg_out_reg[0]/CK
[06/08 22:15:24    404s]     Skew group summary after 'Fixing clock tree overload':
[06/08 22:15:24    404s]       skew_group clk/synth: insertion delay [min=0.001, max=0.005], skew [0.003 vs 0.040]
[06/08 22:15:24    404s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[06/08 22:15:24    404s]   Fixing clock tree overload done. (took cpu=0:00:00.0 real=0:00:00.0)
[06/08 22:15:24    404s]   Approximately balancing paths...
[06/08 22:15:24    404s]     Added 0 buffers.
[06/08 22:15:24    404s]     Clock DAG stats after 'Approximately balancing paths':
[06/08 22:15:24    404s]       cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
[06/08 22:15:24    404s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
[06/08 22:15:24    404s]       cell capacitance : b=0.000fF, i=0.000fF, icg=0.000fF, nicg=0.000fF, l=0.000fF, total=0.000fF
[06/08 22:15:24    404s]       sink capacitance : count=48, total=43.026fF, avg=0.896fF, sd=0.002fF, min=0.891fF, max=0.897fF
[06/08 22:15:24    404s]       wire capacitance : top=0.000fF, trunk=0.000fF, leaf=17.934fF, total=17.934fF
[06/08 22:15:24    404s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=167.116um, total=167.116um
[06/08 22:15:24    404s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[06/08 22:15:24    404s]     Clock DAG net violations after 'Approximately balancing paths': none
[06/08 22:15:24    404s]     Clock DAG primary half-corner transition distribution after 'Approximately balancing paths':
[06/08 22:15:24    404s]       Leaf : target=0.071ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
[06/08 22:15:24    404s]     Primary reporting skew groups after 'Approximately balancing paths':
[06/08 22:15:24    404s]       skew_group clk/synth: insertion delay [min=0.001, max=0.005, avg=0.003, sd=0.001], skew [0.003 vs 0.040], 100% {0.001, 0.005} (wid=0.005 ws=0.003) (gid=0.000 gs=0.000)
[06/08 22:15:24    404s]       min path sink: weight_reg_reg[5]/CK
[06/08 22:15:24    404s]       max path sink: acc_reg_out_reg[0]/CK
[06/08 22:15:24    404s]     Skew group summary after 'Approximately balancing paths':
[06/08 22:15:24    404s]       skew_group clk/synth: insertion delay [min=0.001, max=0.005, avg=0.003, sd=0.001], skew [0.003 vs 0.040], 100% {0.001, 0.005} (wid=0.005 ws=0.003) (gid=0.000 gs=0.000)
[06/08 22:15:24    404s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[06/08 22:15:24    404s]   Approximately balancing paths done. (took cpu=0:00:00.0 real=0:00:00.0)
[06/08 22:15:24    404s]   Stage::Balancing done. (took cpu=0:00:00.0 real=0:00:00.0)
[06/08 22:15:24    404s]   Stage::Polishing...
[06/08 22:15:24    404s]   Merging balancing drivers for power...
[06/08 22:15:24    404s]     Tried: 2 Succeeded: 0
[06/08 22:15:24    404s]     Clock tree timing engine global stage delay update for worst:setup.late...
[06/08 22:15:24    404s]     Clock tree timing engine global stage delay update for worst:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[06/08 22:15:24    404s]     Clock DAG stats after 'Merging balancing drivers for power':
[06/08 22:15:24    404s]       cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
[06/08 22:15:24    404s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
[06/08 22:15:24    404s]       cell capacitance : b=0.000fF, i=0.000fF, icg=0.000fF, nicg=0.000fF, l=0.000fF, total=0.000fF
[06/08 22:15:24    404s]       sink capacitance : count=48, total=43.026fF, avg=0.896fF, sd=0.002fF, min=0.891fF, max=0.897fF
[06/08 22:15:24    404s]       wire capacitance : top=0.000fF, trunk=0.000fF, leaf=17.934fF, total=17.934fF
[06/08 22:15:24    404s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=167.116um, total=167.116um
[06/08 22:15:24    404s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[06/08 22:15:24    404s]     Clock DAG net violations after 'Merging balancing drivers for power': none
[06/08 22:15:24    404s]     Clock DAG primary half-corner transition distribution after 'Merging balancing drivers for power':
[06/08 22:15:24    404s]       Leaf : target=0.071ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
[06/08 22:15:24    404s]     Primary reporting skew groups after 'Merging balancing drivers for power':
[06/08 22:15:24    404s]       skew_group clk/synth: insertion delay [min=0.001, max=0.005], skew [0.003 vs 0.040]
[06/08 22:15:24    404s]       min path sink: weight_reg_reg[5]/CK
[06/08 22:15:24    404s]       max path sink: acc_reg_out_reg[0]/CK
[06/08 22:15:24    404s]     Skew group summary after 'Merging balancing drivers for power':
[06/08 22:15:24    404s]       skew_group clk/synth: insertion delay [min=0.001, max=0.005], skew [0.003 vs 0.040]
[06/08 22:15:24    404s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[06/08 22:15:24    404s]   Merging balancing drivers for power done. (took cpu=0:00:00.0 real=0:00:00.0)
[06/08 22:15:24    404s]   Improving clock skew...
[06/08 22:15:24    404s]     Clock DAG stats after 'Improving clock skew':
[06/08 22:15:24    404s]       cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
[06/08 22:15:24    404s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
[06/08 22:15:24    404s]       cell capacitance : b=0.000fF, i=0.000fF, icg=0.000fF, nicg=0.000fF, l=0.000fF, total=0.000fF
[06/08 22:15:24    404s]       sink capacitance : count=48, total=43.026fF, avg=0.896fF, sd=0.002fF, min=0.891fF, max=0.897fF
[06/08 22:15:24    404s]       wire capacitance : top=0.000fF, trunk=0.000fF, leaf=17.934fF, total=17.934fF
[06/08 22:15:24    404s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=167.116um, total=167.116um
[06/08 22:15:24    404s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[06/08 22:15:24    404s]     Clock DAG net violations after 'Improving clock skew': none
[06/08 22:15:24    404s]     Clock DAG primary half-corner transition distribution after 'Improving clock skew':
[06/08 22:15:24    404s]       Leaf : target=0.071ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
[06/08 22:15:24    404s]     Primary reporting skew groups after 'Improving clock skew':
[06/08 22:15:24    404s]       skew_group clk/synth: insertion delay [min=0.001, max=0.005, avg=0.003, sd=0.001], skew [0.003 vs 0.040], 100% {0.001, 0.005} (wid=0.005 ws=0.003) (gid=0.000 gs=0.000)
[06/08 22:15:24    404s]       min path sink: weight_reg_reg[5]/CK
[06/08 22:15:24    404s]       max path sink: acc_reg_out_reg[0]/CK
[06/08 22:15:24    404s]     Skew group summary after 'Improving clock skew':
[06/08 22:15:24    404s]       skew_group clk/synth: insertion delay [min=0.001, max=0.005, avg=0.003, sd=0.001], skew [0.003 vs 0.040], 100% {0.001, 0.005} (wid=0.005 ws=0.003) (gid=0.000 gs=0.000)
[06/08 22:15:24    404s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[06/08 22:15:24    404s]   Improving clock skew done. (took cpu=0:00:00.0 real=0:00:00.0)
[06/08 22:15:24    404s]   Moving gates to reduce wire capacitance...
[06/08 22:15:24    404s]     Modified slew target multipliers. Leaf=(1 to 0.9) Trunk=(1 to 0.95) Top=(1 to 0.95)
[06/08 22:15:24    404s]     Iteration 1...
[06/08 22:15:24    404s]       Artificially removing short and long paths...
[06/08 22:15:24    404s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[06/08 22:15:24    404s]       Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
[06/08 22:15:24    404s]       Moving gates to reduce wire capacitance - iteration 1: WireCapReduction...
[06/08 22:15:24    404s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[06/08 22:15:24    404s]       Moving gates to reduce wire capacitance - iteration 1: WireCapReduction done. (took cpu=0:00:00.0 real=0:00:00.0)
[06/08 22:15:24    404s]       Moving gates to reduce wire capacitance - iteration 1: MoveGates...
[06/08 22:15:24    404s]         Moving gates: ...20% ...40% ...60% ...80% ...100% 
[06/08 22:15:24    404s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[06/08 22:15:24    404s]       Moving gates to reduce wire capacitance - iteration 1: MoveGates done. (took cpu=0:00:00.0 real=0:00:00.0)
[06/08 22:15:24    404s]     Iteration 1 done.
[06/08 22:15:24    404s]     Reverted slew target multipliers. Leaf=(0.9 to 1) Trunk=(0.95 to 1) Top=(0.95 to 1)
[06/08 22:15:24    404s]     Clock DAG stats after 'Moving gates to reduce wire capacitance':
[06/08 22:15:24    404s]       cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
[06/08 22:15:24    404s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
[06/08 22:15:24    404s]       cell capacitance : b=0.000fF, i=0.000fF, icg=0.000fF, nicg=0.000fF, l=0.000fF, total=0.000fF
[06/08 22:15:24    404s]       sink capacitance : count=48, total=43.026fF, avg=0.896fF, sd=0.002fF, min=0.891fF, max=0.897fF
[06/08 22:15:24    404s]       wire capacitance : top=0.000fF, trunk=0.000fF, leaf=17.934fF, total=17.934fF
[06/08 22:15:24    404s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=167.116um, total=167.116um
[06/08 22:15:24    404s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[06/08 22:15:24    404s]     Clock DAG net violations after 'Moving gates to reduce wire capacitance': none
[06/08 22:15:24    404s]     Clock DAG primary half-corner transition distribution after 'Moving gates to reduce wire capacitance':
[06/08 22:15:24    404s]       Leaf : target=0.071ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
[06/08 22:15:24    404s]     Primary reporting skew groups after 'Moving gates to reduce wire capacitance':
[06/08 22:15:24    404s]       skew_group clk/synth: insertion delay [min=0.001, max=0.005, avg=0.003, sd=0.001], skew [0.003 vs 0.040], 100% {0.001, 0.005} (wid=0.005 ws=0.003) (gid=0.000 gs=0.000)
[06/08 22:15:24    404s]       min path sink: weight_reg_reg[5]/CK
[06/08 22:15:24    404s]       max path sink: acc_reg_out_reg[0]/CK
[06/08 22:15:24    404s]     Skew group summary after 'Moving gates to reduce wire capacitance':
[06/08 22:15:24    404s]       skew_group clk/synth: insertion delay [min=0.001, max=0.005, avg=0.003, sd=0.001], skew [0.003 vs 0.040], 100% {0.001, 0.005} (wid=0.005 ws=0.003) (gid=0.000 gs=0.000)
[06/08 22:15:24    404s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[06/08 22:15:24    404s]   Moving gates to reduce wire capacitance done. (took cpu=0:00:00.0 real=0:00:00.0)
[06/08 22:15:24    404s]   Reducing clock tree power 3...
[06/08 22:15:24    404s]     Artificially removing short and long paths...
[06/08 22:15:24    404s]       Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[06/08 22:15:24    404s]     Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
[06/08 22:15:24    404s]     Initial gate capacitance is (rise=43.026fF fall=39.932fF).
[06/08 22:15:24    404s]     Resizing gates: ...20% ...40% ...60% ...80% ...Legalizing clock trees...
[06/08 22:15:24    404s]     Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
[06/08 22:15:24    404s]     100% 
[06/08 22:15:24    404s]     Clock DAG stats after 'Reducing clock tree power 3':
[06/08 22:15:24    404s]       cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
[06/08 22:15:24    404s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
[06/08 22:15:24    404s]       cell capacitance : b=0.000fF, i=0.000fF, icg=0.000fF, nicg=0.000fF, l=0.000fF, total=0.000fF
[06/08 22:15:24    404s]       sink capacitance : count=48, total=43.026fF, avg=0.896fF, sd=0.002fF, min=0.891fF, max=0.897fF
[06/08 22:15:24    404s]       wire capacitance : top=0.000fF, trunk=0.000fF, leaf=17.934fF, total=17.934fF
[06/08 22:15:24    404s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=167.116um, total=167.116um
[06/08 22:15:24    404s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[06/08 22:15:24    404s]     Clock DAG net violations after 'Reducing clock tree power 3': none
[06/08 22:15:24    404s]     Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 3':
[06/08 22:15:24    404s]       Leaf : target=0.071ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
[06/08 22:15:24    404s]     Primary reporting skew groups after 'Reducing clock tree power 3':
[06/08 22:15:24    404s]       skew_group clk/synth: insertion delay [min=0.001, max=0.005, avg=0.003, sd=0.001], skew [0.003 vs 0.040], 100% {0.001, 0.005} (wid=0.005 ws=0.003) (gid=0.000 gs=0.000)
[06/08 22:15:24    404s]       min path sink: weight_reg_reg[5]/CK
[06/08 22:15:24    404s]       max path sink: acc_reg_out_reg[0]/CK
[06/08 22:15:24    404s]     Skew group summary after 'Reducing clock tree power 3':
[06/08 22:15:24    404s]       skew_group clk/synth: insertion delay [min=0.001, max=0.005, avg=0.003, sd=0.001], skew [0.003 vs 0.040], 100% {0.001, 0.005} (wid=0.005 ws=0.003) (gid=0.000 gs=0.000)
[06/08 22:15:24    404s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[06/08 22:15:24    404s]   Reducing clock tree power 3 done. (took cpu=0:00:00.0 real=0:00:00.0)
[06/08 22:15:24    404s]   Improving insertion delay...
[06/08 22:15:24    404s]     Clock DAG stats after 'Improving insertion delay':
[06/08 22:15:24    404s]       cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
[06/08 22:15:24    404s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
[06/08 22:15:24    404s]       cell capacitance : b=0.000fF, i=0.000fF, icg=0.000fF, nicg=0.000fF, l=0.000fF, total=0.000fF
[06/08 22:15:24    404s]       sink capacitance : count=48, total=43.026fF, avg=0.896fF, sd=0.002fF, min=0.891fF, max=0.897fF
[06/08 22:15:24    404s]       wire capacitance : top=0.000fF, trunk=0.000fF, leaf=17.934fF, total=17.934fF
[06/08 22:15:24    404s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=167.116um, total=167.116um
[06/08 22:15:24    404s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[06/08 22:15:24    404s]     Clock DAG net violations after 'Improving insertion delay': none
[06/08 22:15:24    404s]     Clock DAG primary half-corner transition distribution after 'Improving insertion delay':
[06/08 22:15:24    404s]       Leaf : target=0.071ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
[06/08 22:15:24    404s]     Primary reporting skew groups after 'Improving insertion delay':
[06/08 22:15:24    404s]       skew_group clk/synth: insertion delay [min=0.001, max=0.005, avg=0.003, sd=0.001], skew [0.003 vs 0.040], 100% {0.001, 0.005} (wid=0.005 ws=0.003) (gid=0.000 gs=0.000)
[06/08 22:15:24    404s]       min path sink: weight_reg_reg[5]/CK
[06/08 22:15:24    404s]       max path sink: acc_reg_out_reg[0]/CK
[06/08 22:15:24    404s]     Skew group summary after 'Improving insertion delay':
[06/08 22:15:24    404s]       skew_group clk/synth: insertion delay [min=0.001, max=0.005, avg=0.003, sd=0.001], skew [0.003 vs 0.040], 100% {0.001, 0.005} (wid=0.005 ws=0.003) (gid=0.000 gs=0.000)
[06/08 22:15:24    404s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[06/08 22:15:24    404s]   Improving insertion delay done. (took cpu=0:00:00.0 real=0:00:00.0)
[06/08 22:15:24    404s]   Wire Opt OverFix...
[06/08 22:15:24    404s]     Wire Reduction extra effort...
[06/08 22:15:24    404s]       Modified slew target multipliers. Leaf=(1 to 0.95) Trunk=(1 to 1) Top=(1 to 1)
[06/08 22:15:24    404s]       Artificially removing short and long paths...
[06/08 22:15:24    404s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[06/08 22:15:24    404s]       Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
[06/08 22:15:24    404s]       Global shorten wires A0...
[06/08 22:15:24    404s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[06/08 22:15:24    404s]       Global shorten wires A0 done. (took cpu=0:00:00.0 real=0:00:00.0)
[06/08 22:15:24    404s]       Move For Wirelength - core...
[06/08 22:15:24    404s]         Move for wirelength. considered=1, filtered=1, permitted=0, cannotCompute=0, computed=0, moveTooSmall=0, resolved=0, predictFail=0, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=0, ignoredLeafDriver=0, worse=0, accepted=0
[06/08 22:15:24    404s]         Max accepted move=0.000um, total accepted move=0.000um
[06/08 22:15:24    404s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[06/08 22:15:24    404s]       Move For Wirelength - core done. (took cpu=0:00:00.0 real=0:00:00.0)
[06/08 22:15:24    404s]       Global shorten wires A1...
[06/08 22:15:24    404s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[06/08 22:15:24    404s]       Global shorten wires A1 done. (took cpu=0:00:00.0 real=0:00:00.0)
[06/08 22:15:24    404s]       Move For Wirelength - core...
[06/08 22:15:24    404s]         Move for wirelength. considered=1, filtered=1, permitted=0, cannotCompute=0, computed=0, moveTooSmall=0, resolved=0, predictFail=0, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=0, ignoredLeafDriver=0, worse=0, accepted=0
[06/08 22:15:24    404s]         Max accepted move=0.000um, total accepted move=0.000um
[06/08 22:15:24    404s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[06/08 22:15:24    404s]       Move For Wirelength - core done. (took cpu=0:00:00.0 real=0:00:00.0)
[06/08 22:15:24    404s]       Global shorten wires B...
[06/08 22:15:24    404s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[06/08 22:15:24    404s]       Global shorten wires B done. (took cpu=0:00:00.0 real=0:00:00.0)
[06/08 22:15:24    404s]       Move For Wirelength - branch...
[06/08 22:15:24    404s]         Move for wirelength. considered=1, filtered=1, permitted=0, cannotCompute=0, computed=0, moveTooSmall=0, resolved=0, predictFail=0, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=0, ignoredLeafDriver=0, worse=0, accepted=0
[06/08 22:15:24    404s]         Max accepted move=0.000um, total accepted move=0.000um
[06/08 22:15:24    404s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[06/08 22:15:24    404s]       Move For Wirelength - branch done. (took cpu=0:00:00.0 real=0:00:00.0)
[06/08 22:15:24    404s]       Reverted slew target multipliers. Leaf=(0.95 to 1) Trunk=(1 to 1) Top=(1 to 1)
[06/08 22:15:24    404s]       Clock DAG stats after 'Wire Reduction extra effort':
[06/08 22:15:24    404s]         cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
[06/08 22:15:24    404s]         cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
[06/08 22:15:24    404s]         cell capacitance : b=0.000fF, i=0.000fF, icg=0.000fF, nicg=0.000fF, l=0.000fF, total=0.000fF
[06/08 22:15:24    404s]         sink capacitance : count=48, total=43.026fF, avg=0.896fF, sd=0.002fF, min=0.891fF, max=0.897fF
[06/08 22:15:24    404s]         wire capacitance : top=0.000fF, trunk=0.000fF, leaf=17.934fF, total=17.934fF
[06/08 22:15:24    404s]         wire lengths     : top=0.000um, trunk=0.000um, leaf=167.116um, total=167.116um
[06/08 22:15:24    404s]         hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[06/08 22:15:24    404s]       Clock DAG net violations after 'Wire Reduction extra effort': none
[06/08 22:15:24    404s]       Clock DAG primary half-corner transition distribution after 'Wire Reduction extra effort':
[06/08 22:15:24    404s]         Leaf : target=0.071ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
[06/08 22:15:24    404s]       Primary reporting skew groups after 'Wire Reduction extra effort':
[06/08 22:15:24    404s]         skew_group clk/synth: insertion delay [min=0.001, max=0.005, avg=0.003, sd=0.001], skew [0.003 vs 0.040], 100% {0.001, 0.005} (wid=0.005 ws=0.003) (gid=0.000 gs=0.000)
[06/08 22:15:24    404s]       min path sink: weight_reg_reg[5]/CK
[06/08 22:15:24    404s]       max path sink: acc_reg_out_reg[0]/CK
[06/08 22:15:24    404s]       Skew group summary after 'Wire Reduction extra effort':
[06/08 22:15:24    404s]         skew_group clk/synth: insertion delay [min=0.001, max=0.005, avg=0.003, sd=0.001], skew [0.003 vs 0.040], 100% {0.001, 0.005} (wid=0.005 ws=0.003) (gid=0.000 gs=0.000)
[06/08 22:15:24    404s]       Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[06/08 22:15:24    404s]     Wire Reduction extra effort done. (took cpu=0:00:00.0 real=0:00:00.0)
[06/08 22:15:24    404s]     Optimizing orientation...
[06/08 22:15:24    404s]     FlipOpt...
[06/08 22:15:24    404s]     Disconnecting clock tree from netlist...
[06/08 22:15:24    404s]     Disconnecting clock tree from netlist done.
[06/08 22:15:24    404s]     Performing Single Threaded FlipOpt
[06/08 22:15:24    404s]     Optimizing orientation on clock cells...
[06/08 22:15:24    404s]       Orientation Wirelength Optimization: Attempted = 2 , Succeeded = 0 , Constraints Broken = 0 , CannotMove = 2 , Illegal = 0 , Other = 0
[06/08 22:15:24    404s]     Optimizing orientation on clock cells done.
[06/08 22:15:24    404s]     Resynthesising clock tree into netlist...
[06/08 22:15:24    404s]       Reset timing graph...
[06/08 22:15:24    404s] Ignoring AAE DB Resetting ...
[06/08 22:15:24    404s]       Reset timing graph done.
[06/08 22:15:24    404s]     Resynthesising clock tree into netlist done.
[06/08 22:15:24    404s]     FlipOpt done. (took cpu=0:00:00.0 real=0:00:00.0)
[06/08 22:15:24    404s]     Optimizing orientation done. (took cpu=0:00:00.0 real=0:00:00.0)
[06/08 22:15:24    404s] End AAE Lib Interpolated Model. (MEM=1391.98 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[06/08 22:15:24    404s]     Clock DAG stats after 'Wire Opt OverFix':
[06/08 22:15:24    404s]       cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
[06/08 22:15:24    404s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
[06/08 22:15:24    404s]       cell capacitance : b=0.000fF, i=0.000fF, icg=0.000fF, nicg=0.000fF, l=0.000fF, total=0.000fF
[06/08 22:15:24    404s]       sink capacitance : count=48, total=43.026fF, avg=0.896fF, sd=0.002fF, min=0.891fF, max=0.897fF
[06/08 22:15:24    404s]       wire capacitance : top=0.000fF, trunk=0.000fF, leaf=18.150fF, total=18.150fF
[06/08 22:15:24    404s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=176.960um, total=176.960um
[06/08 22:15:24    404s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[06/08 22:15:24    404s]     Clock DAG net violations after 'Wire Opt OverFix': none
[06/08 22:15:24    404s]     Clock DAG primary half-corner transition distribution after 'Wire Opt OverFix':
[06/08 22:15:24    404s]       Leaf : target=0.071ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
[06/08 22:15:24    404s]     Primary reporting skew groups after 'Wire Opt OverFix':
[06/08 22:15:24    404s]       skew_group clk/synth: insertion delay [min=0.002, max=0.004, avg=0.003, sd=0.001], skew [0.003 vs 0.040], 100% {0.002, 0.004} (wid=0.004 ws=0.003) (gid=0.000 gs=0.000)
[06/08 22:15:24    404s]       min path sink: weight_reg_reg[5]/CK
[06/08 22:15:24    404s]       max path sink: acc_reg_out_reg[3]/CK
[06/08 22:15:24    404s]     Skew group summary after 'Wire Opt OverFix':
[06/08 22:15:24    404s]       skew_group clk/synth: insertion delay [min=0.002, max=0.004, avg=0.003, sd=0.001], skew [0.003 vs 0.040], 100% {0.002, 0.004} (wid=0.004 ws=0.003) (gid=0.000 gs=0.000)
[06/08 22:15:24    404s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[06/08 22:15:24    404s]   Wire Opt OverFix done. (took cpu=0:00:00.0 real=0:00:00.0)
[06/08 22:15:24    404s]   Total capacitance is (rise=61.176fF fall=58.082fF), of which (rise=18.150fF fall=18.150fF) is wire, and (rise=43.026fF fall=39.932fF) is gate.
[06/08 22:15:24    404s]   Stage::Polishing done. (took cpu=0:00:00.0 real=0:00:00.0)
[06/08 22:15:24    404s]   Stage::Updating netlist...
[06/08 22:15:24    404s]   Reset timing graph...
[06/08 22:15:24    404s] Ignoring AAE DB Resetting ...
[06/08 22:15:24    404s]   Reset timing graph done.
[06/08 22:15:24    404s]   Setting non-default rules before calling refine place.
[06/08 22:15:24    404s]   Leaving CCOpt scope - ClockRefiner...
[06/08 22:15:24    404s] Assigned high priority to 0 instances.
[06/08 22:15:24    404s]   Performing Clock Only Refine Place.
[06/08 22:15:24    404s] Refine Place Checks - Clock Cells : full DRC checks enabled, Clock Sinks : Skipped, Datapath : Skipped.
[06/08 22:15:24    404s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:1392.0M
[06/08 22:15:24    404s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1392.0M
[06/08 22:15:24    404s] #spOpts: N=45 mergeVia=F 
[06/08 22:15:24    404s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:1392.0M
[06/08 22:15:24    404s] OPERPROF:       Starting CMU at level 4, MEM:1392.0M
[06/08 22:15:24    404s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.000, MEM:1392.0M
[06/08 22:15:24    404s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.000, REAL:0.003, MEM:1392.0M
[06/08 22:15:24    404s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1392.0MB).
[06/08 22:15:24    404s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.000, REAL:0.004, MEM:1392.0M
[06/08 22:15:24    404s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.000, REAL:0.004, MEM:1392.0M
[06/08 22:15:24    404s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.11176.13
[06/08 22:15:24    404s] OPERPROF: Starting RefinePlace at level 1, MEM:1392.0M
[06/08 22:15:24    404s] *** Starting refinePlace (0:06:44 mem=1392.0M) ***
[06/08 22:15:24    404s] Total net bbox length = 5.854e+03 (3.134e+03 2.719e+03) (ext = 1.853e+03)
[06/08 22:15:24    404s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[06/08 22:15:24    404s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:1392.0M
[06/08 22:15:24    404s] Starting refinePlace ...
[06/08 22:15:24    404s] ** Cut row section cpu time 0:00:00.0.
[06/08 22:15:24    404s]    Spread Effort: high, standalone mode, useDDP on.
[06/08 22:15:24    404s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=1392.0MB) @(0:06:44 - 0:06:44).
[06/08 22:15:24    404s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[06/08 22:15:24    404s] wireLenOptFixPriorityInst 48 inst fixed
[06/08 22:15:24    404s] 
[06/08 22:15:24    404s] Running Spiral with 1 thread in Normal Mode  fetchWidth=8 
[06/08 22:15:24    404s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[06/08 22:15:24    404s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=1392.0MB) @(0:06:44 - 0:06:44).
[06/08 22:15:24    404s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[06/08 22:15:24    404s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1392.0MB
[06/08 22:15:24    404s] Statistics of distance of Instance movement in refine placement:
[06/08 22:15:24    404s]   maximum (X+Y) =         0.00 um
[06/08 22:15:24    404s]   mean    (X+Y) =         0.00 um
[06/08 22:15:24    404s] Summary Report:
[06/08 22:15:24    404s] Instances move: 0 (out of 623 movable)
[06/08 22:15:24    404s] Instances flipped: 0
[06/08 22:15:24    404s] Mean displacement: 0.00 um
[06/08 22:15:24    404s] Max displacement: 0.00 um 
[06/08 22:15:24    404s] Total instances moved : 0
[06/08 22:15:24    404s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.020, REAL:0.012, MEM:1392.0M
[06/08 22:15:24    404s] Total net bbox length = 5.854e+03 (3.134e+03 2.719e+03) (ext = 1.853e+03)
[06/08 22:15:24    404s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1392.0MB
[06/08 22:15:24    404s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=1392.0MB) @(0:06:44 - 0:06:44).
[06/08 22:15:24    404s] *** Finished refinePlace (0:06:44 mem=1392.0M) ***
[06/08 22:15:24    404s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.11176.13
[06/08 22:15:24    404s] OPERPROF: Finished RefinePlace at level 1, CPU:0.020, REAL:0.014, MEM:1392.0M
[06/08 22:15:24    404s]   ClockRefiner summary
[06/08 22:15:24    404s]   All clock instances: Moved 0, flipped 0 and cell swapped 0 (out of a total of 48).
[06/08 22:15:24    404s] Non-sink clock instances: Moved 0, flipped 0 and cell swapped 0 (out of a total of 0).
[06/08 22:15:24    404s] Clock sinks: Moved 0, flipped 0 and cell swapped 0 (out of a total of 48).
[06/08 22:15:24    404s] Revert refine place priority changes on 0 instances.
[06/08 22:15:24    404s]   Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.0 real=0:00:00.0)
[06/08 22:15:24    404s]   Stage::Updating netlist done. (took cpu=0:00:00.0 real=0:00:00.0)
[06/08 22:15:24    404s]   CCOpt::Phase::Implementation done. (took cpu=0:00:00.1 real=0:00:00.1)
[06/08 22:15:24    404s]   CCOpt::Phase::eGRPC...
[06/08 22:15:24    404s]   eGR Post Conditioning loop iteration 0...
[06/08 22:15:24    404s]     Clock implementation routing...
[06/08 22:15:24    404s]       Leaving CCOpt scope - Routing Tools...
[06/08 22:15:24    404s] Net route status summary:
[06/08 22:15:24    404s]   Clock:         1 (unrouted=0, trialRouted=0, noStatus=0, routed=1, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[06/08 22:15:24    404s]   Non-clock:   734 (unrouted=2, trialRouted=732, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=2, (crossesIlmBoundary AND tooFewTerms=0)])
[06/08 22:15:24    404s]       Routing using eGR only...
[06/08 22:15:24    404s]         Early Global Route - eGR only step...
[06/08 22:15:24    404s] (ccopt eGR): There are 1 nets for routing of which 1 have one or more fixed wires.
[06/08 22:15:24    404s] (ccopt eGR): Start to route 1 all nets
[06/08 22:15:24    404s] **WARN: (IMPPTN-1250):	Pin placement has been enabled on metal layer 1.
[06/08 22:15:24    404s] Type 'man IMPPTN-1250' for more detail.
[06/08 22:15:24    404s] [PSP]    Started Early Global Route kernel ( Curr Mem: 1391.98 MB )
[06/08 22:15:24    404s] (I)       Started Loading and Dumping File ( Curr Mem: 1391.98 MB )
[06/08 22:15:24    404s] (I)       Reading DB...
[06/08 22:15:24    404s] (I)       Read data from FE... (mem=1392.0M)
[06/08 22:15:24    404s] (I)       Read nodes and places... (mem=1392.0M)
[06/08 22:15:24    404s] (I)       Done Read nodes and places (cpu=0.000s, mem=1392.0M)
[06/08 22:15:24    404s] (I)       Read nets... (mem=1392.0M)
[06/08 22:15:24    404s] (I)       Done Read nets (cpu=0.000s, mem=1392.0M)
[06/08 22:15:24    404s] (I)       Done Read data from FE (cpu=0.000s, mem=1392.0M)
[06/08 22:15:24    404s] (I)       before initializing RouteDB syMemory usage = 1392.0 MB
[06/08 22:15:24    404s] (I)       == Non-default Options ==
[06/08 22:15:24    404s] (I)       Clean congestion better                            : true
[06/08 22:15:24    404s] (I)       Estimate vias on DPT layer                         : true
[06/08 22:15:24    404s] (I)       Clean congestion layer assignment rounds           : 3
[06/08 22:15:24    404s] (I)       Layer constraints as soft constraints              : true
[06/08 22:15:24    404s] (I)       Soft top layer                                     : true
[06/08 22:15:24    404s] (I)       Skip prospective layer relax nets                  : true
[06/08 22:15:24    404s] (I)       Better NDR handling                                : true
[06/08 22:15:24    404s] (I)       Improved NDR modeling in LA                        : true
[06/08 22:15:24    404s] (I)       Routing cost fix for NDR handling                  : true
[06/08 22:15:24    404s] (I)       Update initial WL after Phase 1a                   : true
[06/08 22:15:24    404s] (I)       Block tracks for preroutes                         : true
[06/08 22:15:24    404s] (I)       Assign IRoute by net group key                     : true
[06/08 22:15:24    404s] (I)       Block unroutable channels                          : true
[06/08 22:15:24    404s] (I)       Block unroutable channel fix                       : true
[06/08 22:15:24    404s] (I)       Block unroutable channels 3D                       : true
[06/08 22:15:24    404s] (I)       Bound layer relaxed segment wl                     : true
[06/08 22:15:24    404s] (I)       Bound layer relaxed segment wl fix                 : true
[06/08 22:15:24    404s] (I)       Blocked pin reach length threshold                 : 2
[06/08 22:15:24    404s] (I)       Check blockage within NDR space in TA              : true
[06/08 22:15:24    404s] (I)       Handle EOL spacing                                 : true
[06/08 22:15:24    404s] (I)       Merge PG vias by gap                               : true
[06/08 22:15:24    404s] (I)       Maximum routing layer                              : 10
[06/08 22:15:24    404s] (I)       Route selected nets only                           : true
[06/08 22:15:24    404s] (I)       Refine MST                                         : true
[06/08 22:15:24    404s] (I)       Honor PRL                                          : true
[06/08 22:15:24    404s] (I)       Strong congestion aware                            : true
[06/08 22:15:24    404s] (I)       Improved initial location for IRoutes              : true
[06/08 22:15:24    404s] (I)       Multi panel TA                                     : true
[06/08 22:15:24    404s] (I)       Penalize wire overlap                              : true
[06/08 22:15:24    404s] (I)       Expand small instance blockage                     : true
[06/08 22:15:24    404s] (I)       Reduce via in TA                                   : true
[06/08 22:15:24    404s] (I)       SS-aware routing                                   : true
[06/08 22:15:24    404s] (I)       Improve tree edge sharing                          : true
[06/08 22:15:24    404s] (I)       Improve 2D via estimation                          : true
[06/08 22:15:24    404s] (I)       Refine Steiner tree                                : true
[06/08 22:15:24    404s] (I)       Build spine tree                                   : true
[06/08 22:15:24    404s] (I)       Model pass through capacity                        : true
[06/08 22:15:24    404s] (I)       Extend blockages by a half GCell                   : true
[06/08 22:15:24    404s] (I)       Consider pin shapes                                : true
[06/08 22:15:24    404s] (I)       Consider pin shapes for all nodes                  : true
[06/08 22:15:24    404s] (I)       Consider NR APA                                    : true
[06/08 22:15:24    404s] (I)       Consider IO pin shape                              : true
[06/08 22:15:24    404s] (I)       Fix pin connection bug                             : true
[06/08 22:15:24    404s] (I)       Consider layer RC for local wires                  : true
[06/08 22:15:24    404s] (I)       LA-aware pin escape length                         : 2
[06/08 22:15:24    404s] (I)       Split for must join                                : true
[06/08 22:15:24    404s] (I)       Routing effort level                               : 10000
[06/08 22:15:24    404s] (I)       Special modeling for N7                            : 0
[06/08 22:15:24    404s] (I)       Special modeling for N6                            : 0
[06/08 22:15:24    404s] (I)       Special modeling for N3                            : 0
[06/08 22:15:24    404s] (I)       Special modeling for N5 v6                         : 0
[06/08 22:15:24    404s] (I)       Special settings for S3                            : 0
[06/08 22:15:24    404s] (I)       Special settings for S4                            : 0
[06/08 22:15:24    404s] (I)       Special settings for S5 v2                         : 0
[06/08 22:15:24    404s] (I)       Special settings for S7                            : 0
[06/08 22:15:24    404s] (I)       Special settings for S8                            : 0
[06/08 22:15:24    404s] (I)       Prefer layer length threshold                      : 8
[06/08 22:15:24    404s] (I)       Overflow penalty cost                              : 10
[06/08 22:15:24    404s] (I)       A-star cost                                        : 0.300000
[06/08 22:15:24    404s] (I)       Misalignment cost                                  : 10.000000
[06/08 22:15:24    404s] (I)       Threshold for short IRoute                         : 6
[06/08 22:15:24    404s] (I)       Via cost during post routing                       : 1.000000
[06/08 22:15:24    404s] (I)       Layer congestion ratios                            : { { 1.0 } }
[06/08 22:15:24    404s] (I)       Source-to-sink ratio                               : 0.300000
[06/08 22:15:24    404s] (I)       Scenic ratio bound                                 : 3.000000
[06/08 22:15:24    404s] (I)       Segment layer relax scenic ratio                   : 1.250000
[06/08 22:15:24    404s] (I)       Source-sink aware LA ratio                         : 0.500000
[06/08 22:15:24    404s] (I)       PG-aware similar topology routing                  : true
[06/08 22:15:24    404s] (I)       Maze routing via cost fix                          : true
[06/08 22:15:24    404s] (I)       Apply PRL on PG terms                              : true
[06/08 22:15:24    404s] (I)       Apply PRL on obs objects                           : true
[06/08 22:15:24    404s] (I)       Handle range-type spacing rules                    : true
[06/08 22:15:24    404s] (I)       PG gap threshold multiplier                        : 10.000000
[06/08 22:15:24    404s] (I)       Parallel spacing query fix                         : true
[06/08 22:15:24    404s] (I)       Force source to root IR                            : true
[06/08 22:15:24    404s] (I)       Layer Weights                                      : L2:4 L3:2.5
[06/08 22:15:24    404s] (I)       Do not relax to DPT layer                          : true
[06/08 22:15:24    404s] (I)       No DPT in post routing                             : true
[06/08 22:15:24    404s] (I)       Modeling PG via merging fix                        : true
[06/08 22:15:24    404s] (I)       Shield aware TA                                    : true
[06/08 22:15:24    404s] (I)       Strong shield aware TA                             : true
[06/08 22:15:24    404s] (I)       Overflow calculation fix in LA                     : true
[06/08 22:15:24    404s] (I)       Post routing fix                                   : true
[06/08 22:15:24    404s] (I)       Strong post routing                                : true
[06/08 22:15:24    404s] (I)       NDR via pillar fix                                 : true
[06/08 22:15:24    404s] (I)       Violation on path threshold                        : 1
[06/08 22:15:24    404s] (I)       Pass through capacity modeling                     : true
[06/08 22:15:24    404s] (I)       Select the non-relaxed segments in post routing stage : true
[06/08 22:15:24    404s] (I)       Avoid high resistance layers                       : true
[06/08 22:15:24    404s] (I)       Counted 1186 PG shapes. We will not process PG shapes layer by layer.
[06/08 22:15:24    404s] (I)       Use row-based GCell size
[06/08 22:15:24    404s] (I)       GCell unit size  : 2800
[06/08 22:15:24    404s] (I)       GCell multiplier : 1
[06/08 22:15:24    404s] (I)       build grid graph
[06/08 22:15:24    404s] (I)       build grid graph start
[06/08 22:15:24    404s] [NR-eGR] Track table information for default rule: 
[06/08 22:15:24    404s] [NR-eGR] metal1 has no routable track
[06/08 22:15:24    404s] [NR-eGR] metal2 has single uniform track structure
[06/08 22:15:24    404s] [NR-eGR] metal3 has single uniform track structure
[06/08 22:15:24    404s] [NR-eGR] metal4 has single uniform track structure
[06/08 22:15:24    404s] [NR-eGR] metal5 has single uniform track structure
[06/08 22:15:24    404s] [NR-eGR] metal6 has single uniform track structure
[06/08 22:15:24    404s] [NR-eGR] metal7 has single uniform track structure
[06/08 22:15:24    404s] [NR-eGR] metal8 has single uniform track structure
[06/08 22:15:24    404s] [NR-eGR] metal9 has single uniform track structure
[06/08 22:15:24    404s] [NR-eGR] metal10 has single uniform track structure
[06/08 22:15:24    404s] (I)       build grid graph end
[06/08 22:15:24    404s] (I)       ===========================================================================
[06/08 22:15:24    404s] (I)       == Report All Rule Vias ==
[06/08 22:15:24    404s] (I)       ===========================================================================
[06/08 22:15:24    404s] (I)        Via Rule : (Default)
[06/08 22:15:24    404s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[06/08 22:15:24    404s] (I)       ---------------------------------------------------------------------------
[06/08 22:15:24    404s] (I)        1    9 : via1_8                      9 : via1_8                   
[06/08 22:15:24    404s] (I)        2   10 : via2_8                     10 : via2_8                   
[06/08 22:15:24    404s] (I)        3   19 : via3_2                     19 : via3_2                   
[06/08 22:15:24    404s] (I)        4   22 : via4_0                     22 : via4_0                   
[06/08 22:15:24    404s] (I)        5   23 : via5_0                     23 : via5_0                   
[06/08 22:15:24    404s] (I)        6   24 : via6_0                     24 : via6_0                   
[06/08 22:15:24    404s] (I)        7   25 : via7_0                     25 : via7_0                   
[06/08 22:15:24    404s] (I)        8   26 : via8_0                     26 : via8_0                   
[06/08 22:15:24    404s] (I)        9   27 : via9_0                     27 : via9_0                   
[06/08 22:15:24    404s] (I)       ===========================================================================
[06/08 22:15:24    404s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 1391.98 MB )
[06/08 22:15:24    404s] (I)       Num PG vias on layer 2 : 0
[06/08 22:15:24    404s] (I)       Num PG vias on layer 3 : 0
[06/08 22:15:24    404s] (I)       Num PG vias on layer 4 : 0
[06/08 22:15:24    404s] (I)       Num PG vias on layer 5 : 0
[06/08 22:15:24    404s] (I)       Num PG vias on layer 6 : 0
[06/08 22:15:24    404s] (I)       Num PG vias on layer 7 : 0
[06/08 22:15:24    404s] (I)       Num PG vias on layer 8 : 0
[06/08 22:15:24    404s] (I)       Num PG vias on layer 9 : 0
[06/08 22:15:24    404s] (I)       Num PG vias on layer 10 : 0
[06/08 22:15:24    404s] [NR-eGR] Read 4966 PG shapes
[06/08 22:15:24    404s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1391.98 MB )
[06/08 22:15:24    404s] [NR-eGR] #Routing Blockages  : 0
[06/08 22:15:24    404s] [NR-eGR] #Instance Blockages : 0
[06/08 22:15:24    404s] [NR-eGR] #PG Blockages       : 4966
[06/08 22:15:24    404s] [NR-eGR] #Halo Blockages     : 0
[06/08 22:15:24    404s] [NR-eGR] #Boundary Blockages : 0
[06/08 22:15:24    404s] (I)       Design has 0 blackboxes considered as all layer blockages.
[06/08 22:15:24    404s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[06/08 22:15:24    404s] (I)       readDataFromPlaceDB
[06/08 22:15:24    404s] (I)       Read net information..
[06/08 22:15:24    404s] [NR-eGR] Read numTotalNets=733  numIgnoredNets=732
[06/08 22:15:24    404s] (I)       Read testcase time = 0.000 seconds
[06/08 22:15:24    404s] 
[06/08 22:15:24    404s] [NR-eGR] Connected 0 must-join pins/ports
[06/08 22:15:24    404s] (I)       early_global_route_priority property id does not exist.
[06/08 22:15:24    404s] (I)       Start initializing grid graph
[06/08 22:15:24    404s] (I)       Early Global GCell Via Threshold calculated based on cut spacing = 
[06/08 22:15:24    404s] (I)       End initializing grid graph
[06/08 22:15:24    404s] (I)       Model blockages into capacity
[06/08 22:15:24    404s] (I)       Read Num Blocks=4966  Num Prerouted Wires=0  Num CS=0
[06/08 22:15:24    404s] (I)       Started Modeling ( Curr Mem: 1391.98 MB )
[06/08 22:15:24    404s] (I)       Layer 1 (V) : #blockages 240 : #preroutes 0
[06/08 22:15:24    404s] (I)       Layer 2 (H) : #blockages 720 : #preroutes 0
[06/08 22:15:24    404s] (I)       Layer 3 (V) : #blockages 240 : #preroutes 0
[06/08 22:15:24    404s] (I)       Layer 4 (H) : #blockages 720 : #preroutes 0
[06/08 22:15:24    404s] (I)       Layer 5 (V) : #blockages 240 : #preroutes 0
[06/08 22:15:24    404s] (I)       Layer 6 (H) : #blockages 720 : #preroutes 0
[06/08 22:15:24    404s] (I)       Layer 7 (V) : #blockages 240 : #preroutes 0
[06/08 22:15:24    404s] (I)       Layer 8 (H) : #blockages 1096 : #preroutes 0
[06/08 22:15:24    404s] (I)       Layer 9 (V) : #blockages 750 : #preroutes 0
[06/08 22:15:24    404s] (I)       Finished Modeling ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1391.98 MB )
[06/08 22:15:24    404s] (I)       -- layer congestion ratio --
[06/08 22:15:24    404s] (I)       Layer 1 : 0.100000
[06/08 22:15:24    404s] (I)       Layer 2 : 0.700000
[06/08 22:15:24    404s] (I)       Layer 3 : 0.700000
[06/08 22:15:24    404s] (I)       Layer 4 : 1.000000
[06/08 22:15:24    404s] (I)       Layer 5 : 1.000000
[06/08 22:15:24    404s] (I)       Layer 6 : 1.000000
[06/08 22:15:24    404s] (I)       Layer 7 : 1.000000
[06/08 22:15:24    404s] (I)       Layer 8 : 1.000000
[06/08 22:15:24    404s] (I)       Layer 9 : 1.000000
[06/08 22:15:24    404s] (I)       Layer 10 : 1.000000
[06/08 22:15:24    404s] (I)       ----------------------------
[06/08 22:15:24    404s] (I)       Moved 0 terms for better access 
[06/08 22:15:24    404s] (I)       Number of ignored nets = 0
[06/08 22:15:24    404s] (I)       Number of fixed nets = 0.  Ignored: Yes
[06/08 22:15:24    404s] (I)       Number of clock nets = 1.  Ignored: No
[06/08 22:15:24    404s] (I)       Number of analog nets = 0.  Ignored: Yes
[06/08 22:15:24    404s] (I)       Number of special nets = 0.  Ignored: Yes
[06/08 22:15:24    404s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[06/08 22:15:24    404s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[06/08 22:15:24    404s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[06/08 22:15:24    404s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[06/08 22:15:24    404s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[06/08 22:15:24    404s] [NR-eGR] There are 1 clock nets ( 1 with NDR ).
[06/08 22:15:24    404s] (I)       Before initializing Early Global Route syMemory usage = 1392.0 MB
[06/08 22:15:24    404s] (I)       Ndr track 0 does not exist
[06/08 22:15:24    404s] (I)       Ndr track 0 does not exist
[06/08 22:15:24    404s] (I)       ---------------------Grid Graph Info--------------------
[06/08 22:15:24    404s] (I)       Routing area        : (0, 0) - (126540, 104720)
[06/08 22:15:24    404s] (I)       Core area           : (20140, 20160) - (106400, 84560)
[06/08 22:15:24    404s] (I)       Site width          :   380  (dbu)
[06/08 22:15:24    404s] (I)       Row height          :  2800  (dbu)
[06/08 22:15:24    404s] (I)       GCell width         :  2800  (dbu)
[06/08 22:15:24    404s] (I)       GCell height        :  2800  (dbu)
[06/08 22:15:24    404s] (I)       Grid                :    45    38    10
[06/08 22:15:24    404s] (I)       Layer numbers       :     1     2     3     4     5     6     7     8     9    10
[06/08 22:15:24    404s] (I)       Vertical capacity   :     0  2800     0  2800     0  2800     0  2800     0  2800
[06/08 22:15:24    404s] (I)       Horizontal capacity :     0     0  2800     0  2800     0  2800     0  2800     0
[06/08 22:15:24    404s] (I)       Default wire width  :   140   140   140   280   280   280   800   800  1600  1600
[06/08 22:15:24    404s] (I)       Default wire space  :   130   140   140   280   280   280   800   800  1600  1600
[06/08 22:15:24    404s] (I)       Default wire pitch  :   270   280   280   560   560   560  1600  1600  3200  3200
[06/08 22:15:24    404s] (I)       Default pitch size  :   270   380   280   560   560   560  1680  1680  3200  3360
[06/08 22:15:24    404s] (I)       First track coord   :     0   190   140   730   700   730  1820  1850  4300  3530
[06/08 22:15:24    404s] (I)       Num tracks per GCell: 10.37  7.37 10.00  5.00  5.00  5.00  1.67  1.67  0.88  0.83
[06/08 22:15:24    404s] (I)       Total num of tracks :     0   333   374   225   186   225    62    74    32    37
[06/08 22:15:24    404s] (I)       Num of masks        :     1     1     1     1     1     1     1     1     1     1
[06/08 22:15:24    404s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0     0     0
[06/08 22:15:24    404s] (I)       --------------------------------------------------------
[06/08 22:15:24    404s] 
[06/08 22:15:24    404s] [NR-eGR] ============ Routing rule table ============
[06/08 22:15:24    404s] [NR-eGR] Rule id: 0  Nets: 0 
[06/08 22:15:24    404s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[06/08 22:15:24    404s] (I)       Pitch:  L1=270  L2=380  L3=280  L4=560  L5=560  L6=560  L7=1680  L8=1680  L9=3200  L10=3360
[06/08 22:15:24    404s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1
[06/08 22:15:24    404s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1
[06/08 22:15:24    404s] [NR-eGR] Rule id: 1  Nets: 1 
[06/08 22:15:24    404s] (I)       ID:1  Default:no NDR Track ID:0 NDR Via ID:-1 Extra Space:1 #Shields:0 Max Demand(H):2 Max Demand(V):2
[06/08 22:15:24    404s] (I)       Pitch:  L1=540  L2=760  L3=560  L4=1120  L5=1120  L6=1120  L7=3200  L8=3200  L9=6400  L10=6400
[06/08 22:15:24    404s] (I)       NumUsedTracks:  L1=2  L2=2  L3=2  L4=2  L5=2  L6=2  L7=2  L8=2  L9=2  L10=2
[06/08 22:15:24    404s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1
[06/08 22:15:24    404s] [NR-eGR] ========================================
[06/08 22:15:24    404s] [NR-eGR] 
[06/08 22:15:24    404s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[06/08 22:15:24    404s] (I)       blocked tracks on layer2 : = 2496 / 12654 (19.72%)
[06/08 22:15:24    404s] (I)       blocked tracks on layer3 : = 552 / 16830 (3.28%)
[06/08 22:15:24    404s] (I)       blocked tracks on layer4 : = 1896 / 8550 (22.18%)
[06/08 22:15:24    404s] (I)       blocked tracks on layer5 : = 600 / 8370 (7.17%)
[06/08 22:15:24    404s] (I)       blocked tracks on layer6 : = 1896 / 8550 (22.18%)
[06/08 22:15:24    404s] (I)       blocked tracks on layer7 : = 675 / 2790 (24.19%)
[06/08 22:15:24    404s] (I)       blocked tracks on layer8 : = 888 / 2812 (31.58%)
[06/08 22:15:24    404s] (I)       blocked tracks on layer9 : = 987 / 1440 (68.54%)
[06/08 22:15:24    404s] (I)       blocked tracks on layer10 : = 807 / 1406 (57.40%)
[06/08 22:15:24    404s] (I)       After initializing Early Global Route syMemory usage = 1392.0 MB
[06/08 22:15:24    404s] (I)       Finished Loading and Dumping File ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1391.98 MB )
[06/08 22:15:24    404s] (I)       Reset routing kernel
[06/08 22:15:24    404s] (I)       Started Global Routing ( Curr Mem: 1391.98 MB )
[06/08 22:15:24    404s] (I)       ============= Initialization =============
[06/08 22:15:24    404s] (I)       totalPins=49  totalGlobalPin=48 (97.96%)
[06/08 22:15:24    404s] (I)       Started Net group 1 ( Curr Mem: 1391.98 MB )
[06/08 22:15:24    404s] (I)       Started Build MST ( Curr Mem: 1391.98 MB )
[06/08 22:15:24    404s] (I)       Generate topology with single threads
[06/08 22:15:24    404s] (I)       Finished Build MST ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1391.98 MB )
[06/08 22:15:24    404s] (I)       total 2D Cap : 23712 = (16278 H, 7434 V)
[06/08 22:15:24    404s] [NR-eGR] Layer group 1: route 1 net(s) in layer range [3, 4]
[06/08 22:15:24    404s] (I)       
[06/08 22:15:24    404s] (I)       ============  Phase 1a Route ============
[06/08 22:15:24    404s] (I)       Started Phase 1a ( Curr Mem: 1391.98 MB )
[06/08 22:15:24    404s] (I)       Started Pattern routing ( Curr Mem: 1391.98 MB )
[06/08 22:15:24    404s] (I)       Finished Pattern routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1391.98 MB )
[06/08 22:15:24    404s] (I)       Usage: 117 = (46 H, 71 V) = (0.28% H, 0.96% V) = (6.440e+01um H, 9.940e+01um V)
[06/08 22:15:24    404s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1391.98 MB )
[06/08 22:15:24    404s] (I)       
[06/08 22:15:24    404s] (I)       ============  Phase 1b Route ============
[06/08 22:15:24    404s] (I)       Started Phase 1b ( Curr Mem: 1391.98 MB )
[06/08 22:15:24    404s] (I)       Usage: 117 = (46 H, 71 V) = (0.28% H, 0.96% V) = (6.440e+01um H, 9.940e+01um V)
[06/08 22:15:24    404s] (I)       Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.638000e+02um
[06/08 22:15:24    404s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1391.98 MB )
[06/08 22:15:24    404s] (I)       
[06/08 22:15:24    404s] (I)       ============  Phase 1c Route ============
[06/08 22:15:24    404s] (I)       Started Phase 1c ( Curr Mem: 1391.98 MB )
[06/08 22:15:24    404s] (I)       Usage: 117 = (46 H, 71 V) = (0.28% H, 0.96% V) = (6.440e+01um H, 9.940e+01um V)
[06/08 22:15:24    404s] (I)       Finished Phase 1c ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1391.98 MB )
[06/08 22:15:24    404s] (I)       
[06/08 22:15:24    404s] (I)       ============  Phase 1d Route ============
[06/08 22:15:24    404s] (I)       Started Phase 1d ( Curr Mem: 1391.98 MB )
[06/08 22:15:24    404s] (I)       Usage: 117 = (46 H, 71 V) = (0.28% H, 0.96% V) = (6.440e+01um H, 9.940e+01um V)
[06/08 22:15:24    404s] (I)       Finished Phase 1d ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1391.98 MB )
[06/08 22:15:24    404s] (I)       
[06/08 22:15:24    404s] (I)       ============  Phase 1e Route ============
[06/08 22:15:24    404s] (I)       Started Phase 1e ( Curr Mem: 1391.98 MB )
[06/08 22:15:24    404s] (I)       Started Route legalization ( Curr Mem: 1391.98 MB )
[06/08 22:15:24    404s] (I)       Started Legalize Blockage Violations ( Curr Mem: 1391.98 MB )
[06/08 22:15:24    404s] (I)       Finished Legalize Blockage Violations ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1391.98 MB )
[06/08 22:15:24    404s] (I)       Finished Route legalization ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1391.98 MB )
[06/08 22:15:24    404s] (I)       Usage: 117 = (46 H, 71 V) = (0.28% H, 0.96% V) = (6.440e+01um H, 9.940e+01um V)
[06/08 22:15:24    404s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.638000e+02um
[06/08 22:15:24    404s] (I)       Finished Phase 1e ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1391.98 MB )
[06/08 22:15:24    404s] (I)       
[06/08 22:15:24    404s] (I)       ============  Phase 1f Route ============
[06/08 22:15:24    404s] (I)       Started Phase 1f ( Curr Mem: 1391.98 MB )
[06/08 22:15:24    404s] (I)       Usage: 117 = (46 H, 71 V) = (0.28% H, 0.96% V) = (6.440e+01um H, 9.940e+01um V)
[06/08 22:15:24    404s] (I)       Finished Phase 1f ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1391.98 MB )
[06/08 22:15:24    404s] (I)       
[06/08 22:15:24    404s] (I)       ============  Phase 1g Route ============
[06/08 22:15:24    404s] (I)       Started Phase 1g ( Curr Mem: 1391.98 MB )
[06/08 22:15:24    404s] (I)       Started Post Routing ( Curr Mem: 1391.98 MB )
[06/08 22:15:24    404s] (I)       Finished Post Routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1391.98 MB )
[06/08 22:15:24    404s] (I)       Usage: 0 = (0 H, 0 V) = (0.00% H, 0.00% V) = (0.000e+00um H, 0.000e+00um V)
[06/08 22:15:24    404s] (I)       Finished Phase 1g ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1391.98 MB )
[06/08 22:15:24    404s] (I)       numNets=1  numFullyRipUpNets=1  numPartialRipUpNets=1 routedWL=0
[06/08 22:15:24    404s] [NR-eGR] Create a new net group with 1 nets and layer range [3, 6]
[06/08 22:15:24    404s] (I)       
[06/08 22:15:24    404s] (I)       ============  Phase 1h Route ============
[06/08 22:15:24    404s] (I)       Started Phase 1h ( Curr Mem: 1391.98 MB )
[06/08 22:15:24    404s] (I)       Started Post Routing ( Curr Mem: 1391.98 MB )
[06/08 22:15:24    404s] (I)       Finished Post Routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1391.98 MB )
[06/08 22:15:24    404s] (I)       Usage: 0 = (0 H, 0 V) = (0.00% H, 0.00% V) = (0.000e+00um H, 0.000e+00um V)
[06/08 22:15:24    404s] (I)       Finished Phase 1h ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1391.98 MB )
[06/08 22:15:24    404s] (I)       Finished Net group 1 ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1391.98 MB )
[06/08 22:15:24    404s] (I)       Started Net group 2 ( Curr Mem: 1391.98 MB )
[06/08 22:15:24    404s] (I)       Started Build MST ( Curr Mem: 1391.98 MB )
[06/08 22:15:24    404s] (I)       Generate topology with single threads
[06/08 22:15:24    404s] (I)       Finished Build MST ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1391.98 MB )
[06/08 22:15:24    404s] (I)       total 2D Cap : 38916 = (24120 H, 14796 V)
[06/08 22:15:24    404s] [NR-eGR] Layer group 2: route 1 net(s) in layer range [3, 6]
[06/08 22:15:24    404s] (I)       
[06/08 22:15:24    404s] (I)       ============  Phase 1a Route ============
[06/08 22:15:24    404s] (I)       Started Phase 1a ( Curr Mem: 1391.98 MB )
[06/08 22:15:24    404s] (I)       Started Pattern routing ( Curr Mem: 1391.98 MB )
[06/08 22:15:24    404s] (I)       Finished Pattern routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1391.98 MB )
[06/08 22:15:24    404s] (I)       Usage: 117 = (46 H, 71 V) = (0.19% H, 0.48% V) = (6.440e+01um H, 9.940e+01um V)
[06/08 22:15:24    404s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1391.98 MB )
[06/08 22:15:24    404s] (I)       
[06/08 22:15:24    404s] (I)       ============  Phase 1b Route ============
[06/08 22:15:24    404s] (I)       Started Phase 1b ( Curr Mem: 1391.98 MB )
[06/08 22:15:24    404s] (I)       Usage: 117 = (46 H, 71 V) = (0.19% H, 0.48% V) = (6.440e+01um H, 9.940e+01um V)
[06/08 22:15:24    404s] (I)       Overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 1.638000e+02um
[06/08 22:15:24    404s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1391.98 MB )
[06/08 22:15:24    404s] (I)       
[06/08 22:15:24    404s] (I)       ============  Phase 1c Route ============
[06/08 22:15:24    404s] (I)       Started Phase 1c ( Curr Mem: 1391.98 MB )
[06/08 22:15:24    404s] (I)       Usage: 117 = (46 H, 71 V) = (0.19% H, 0.48% V) = (6.440e+01um H, 9.940e+01um V)
[06/08 22:15:24    404s] (I)       Finished Phase 1c ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1391.98 MB )
[06/08 22:15:24    404s] (I)       
[06/08 22:15:24    404s] (I)       ============  Phase 1d Route ============
[06/08 22:15:24    404s] (I)       Started Phase 1d ( Curr Mem: 1391.98 MB )
[06/08 22:15:24    404s] (I)       Usage: 117 = (46 H, 71 V) = (0.19% H, 0.48% V) = (6.440e+01um H, 9.940e+01um V)
[06/08 22:15:24    404s] (I)       Finished Phase 1d ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1391.98 MB )
[06/08 22:15:24    404s] (I)       
[06/08 22:15:24    404s] (I)       ============  Phase 1e Route ============
[06/08 22:15:24    404s] (I)       Started Phase 1e ( Curr Mem: 1391.98 MB )
[06/08 22:15:24    404s] (I)       Started Route legalization ( Curr Mem: 1391.98 MB )
[06/08 22:15:24    404s] (I)       Started Legalize Blockage Violations ( Curr Mem: 1391.98 MB )
[06/08 22:15:24    404s] (I)       Finished Legalize Blockage Violations ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1391.98 MB )
[06/08 22:15:24    404s] (I)       Finished Route legalization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1391.98 MB )
[06/08 22:15:24    404s] (I)       Usage: 117 = (46 H, 71 V) = (0.19% H, 0.48% V) = (6.440e+01um H, 9.940e+01um V)
[06/08 22:15:24    404s] [NR-eGR] Early Global Route overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 1.638000e+02um
[06/08 22:15:24    404s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1391.98 MB )
[06/08 22:15:24    404s] (I)       
[06/08 22:15:24    404s] (I)       ============  Phase 1f Route ============
[06/08 22:15:24    404s] (I)       Started Phase 1f ( Curr Mem: 1391.98 MB )
[06/08 22:15:24    404s] (I)       Usage: 117 = (46 H, 71 V) = (0.19% H, 0.48% V) = (6.440e+01um H, 9.940e+01um V)
[06/08 22:15:24    404s] (I)       Finished Phase 1f ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1391.98 MB )
[06/08 22:15:24    404s] (I)       
[06/08 22:15:24    404s] (I)       ============  Phase 1g Route ============
[06/08 22:15:24    404s] (I)       Started Phase 1g ( Curr Mem: 1391.98 MB )
[06/08 22:15:24    404s] (I)       Started Post Routing ( Curr Mem: 1391.98 MB )
[06/08 22:15:24    404s] (I)       Finished Post Routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1391.98 MB )
[06/08 22:15:24    404s] (I)       Usage: 0 = (0 H, 0 V) = (0.00% H, 0.00% V) = (0.000e+00um H, 0.000e+00um V)
[06/08 22:15:24    404s] (I)       Finished Phase 1g ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1391.98 MB )
[06/08 22:15:24    404s] (I)       numNets=1  numFullyRipUpNets=1  numPartialRipUpNets=1 routedWL=0
[06/08 22:15:24    404s] [NR-eGR] Create a new net group with 1 nets and layer range [3, 8]
[06/08 22:15:24    404s] (I)       
[06/08 22:15:24    404s] (I)       ============  Phase 1h Route ============
[06/08 22:15:24    404s] (I)       Started Phase 1h ( Curr Mem: 1391.98 MB )
[06/08 22:15:24    404s] (I)       Started Post Routing ( Curr Mem: 1391.98 MB )
[06/08 22:15:24    404s] (I)       Finished Post Routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1391.98 MB )
[06/08 22:15:24    404s] (I)       Usage: 0 = (0 H, 0 V) = (0.00% H, 0.00% V) = (0.000e+00um H, 0.000e+00um V)
[06/08 22:15:24    404s] (I)       Finished Phase 1h ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1391.98 MB )
[06/08 22:15:24    404s] (I)       Finished Net group 2 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1391.98 MB )
[06/08 22:15:24    404s] (I)       Started Net group 3 ( Curr Mem: 1391.98 MB )
[06/08 22:15:24    404s] (I)       Started Build MST ( Curr Mem: 1391.98 MB )
[06/08 22:15:24    404s] (I)       Generate topology with single threads
[06/08 22:15:24    404s] (I)       Finished Build MST ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1391.98 MB )
[06/08 22:15:24    404s] (I)       total 2D Cap : 43051 = (26331 H, 16720 V)
[06/08 22:15:24    404s] [NR-eGR] Layer group 3: route 1 net(s) in layer range [3, 8]
[06/08 22:15:24    404s] (I)       
[06/08 22:15:24    404s] (I)       ============  Phase 1a Route ============
[06/08 22:15:24    404s] (I)       Started Phase 1a ( Curr Mem: 1391.98 MB )
[06/08 22:15:24    404s] (I)       Started Pattern routing ( Curr Mem: 1391.98 MB )
[06/08 22:15:24    404s] (I)       Finished Pattern routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1391.98 MB )
[06/08 22:15:24    404s] (I)       Usage: 117 = (46 H, 71 V) = (0.17% H, 0.42% V) = (6.440e+01um H, 9.940e+01um V)
[06/08 22:15:24    404s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1391.98 MB )
[06/08 22:15:24    404s] (I)       
[06/08 22:15:24    404s] (I)       ============  Phase 1b Route ============
[06/08 22:15:24    404s] (I)       Started Phase 1b ( Curr Mem: 1391.98 MB )
[06/08 22:15:24    404s] (I)       Usage: 117 = (46 H, 71 V) = (0.17% H, 0.42% V) = (6.440e+01um H, 9.940e+01um V)
[06/08 22:15:24    404s] (I)       Overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 1.638000e+02um
[06/08 22:15:24    404s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1391.98 MB )
[06/08 22:15:24    404s] (I)       
[06/08 22:15:24    404s] (I)       ============  Phase 1c Route ============
[06/08 22:15:24    404s] (I)       Started Phase 1c ( Curr Mem: 1391.98 MB )
[06/08 22:15:24    404s] (I)       Usage: 117 = (46 H, 71 V) = (0.17% H, 0.42% V) = (6.440e+01um H, 9.940e+01um V)
[06/08 22:15:24    404s] (I)       Finished Phase 1c ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1391.98 MB )
[06/08 22:15:24    404s] (I)       
[06/08 22:15:24    404s] (I)       ============  Phase 1d Route ============
[06/08 22:15:24    404s] (I)       Started Phase 1d ( Curr Mem: 1391.98 MB )
[06/08 22:15:24    404s] (I)       Usage: 117 = (46 H, 71 V) = (0.17% H, 0.42% V) = (6.440e+01um H, 9.940e+01um V)
[06/08 22:15:24    404s] (I)       Finished Phase 1d ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1391.98 MB )
[06/08 22:15:24    404s] (I)       
[06/08 22:15:24    404s] (I)       ============  Phase 1e Route ============
[06/08 22:15:24    404s] (I)       Started Phase 1e ( Curr Mem: 1391.98 MB )
[06/08 22:15:24    404s] (I)       Started Route legalization ( Curr Mem: 1391.98 MB )
[06/08 22:15:24    404s] (I)       Started Legalize Blockage Violations ( Curr Mem: 1391.98 MB )
[06/08 22:15:24    404s] (I)       Finished Legalize Blockage Violations ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1391.98 MB )
[06/08 22:15:24    404s] (I)       Finished Route legalization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1391.98 MB )
[06/08 22:15:24    404s] (I)       Usage: 117 = (46 H, 71 V) = (0.17% H, 0.42% V) = (6.440e+01um H, 9.940e+01um V)
[06/08 22:15:24    404s] [NR-eGR] Early Global Route overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 1.638000e+02um
[06/08 22:15:24    404s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1391.98 MB )
[06/08 22:15:24    404s] (I)       
[06/08 22:15:24    404s] (I)       ============  Phase 1f Route ============
[06/08 22:15:24    404s] (I)       Started Phase 1f ( Curr Mem: 1391.98 MB )
[06/08 22:15:24    404s] (I)       Usage: 117 = (46 H, 71 V) = (0.17% H, 0.42% V) = (6.440e+01um H, 9.940e+01um V)
[06/08 22:15:24    404s] (I)       Finished Phase 1f ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1391.98 MB )
[06/08 22:15:24    404s] (I)       
[06/08 22:15:24    404s] (I)       ============  Phase 1g Route ============
[06/08 22:15:24    404s] (I)       Started Phase 1g ( Curr Mem: 1391.98 MB )
[06/08 22:15:24    404s] (I)       Started Post Routing ( Curr Mem: 1391.98 MB )
[06/08 22:15:24    404s] (I)       Finished Post Routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1391.98 MB )
[06/08 22:15:24    404s] (I)       Usage: 0 = (0 H, 0 V) = (0.00% H, 0.00% V) = (0.000e+00um H, 0.000e+00um V)
[06/08 22:15:24    404s] (I)       Finished Phase 1g ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1391.98 MB )
[06/08 22:15:24    404s] (I)       numNets=1  numFullyRipUpNets=1  numPartialRipUpNets=1 routedWL=0
[06/08 22:15:24    404s] [NR-eGR] Create a new net group with 1 nets and layer range [3, 10]
[06/08 22:15:24    404s] (I)       
[06/08 22:15:24    404s] (I)       ============  Phase 1h Route ============
[06/08 22:15:24    404s] (I)       Started Phase 1h ( Curr Mem: 1391.98 MB )
[06/08 22:15:24    404s] (I)       Started Post Routing ( Curr Mem: 1391.98 MB )
[06/08 22:15:24    404s] (I)       Finished Post Routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1391.98 MB )
[06/08 22:15:24    404s] (I)       Usage: 0 = (0 H, 0 V) = (0.00% H, 0.00% V) = (0.000e+00um H, 0.000e+00um V)
[06/08 22:15:24    404s] (I)       Finished Phase 1h ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1391.98 MB )
[06/08 22:15:24    404s] (I)       Finished Net group 3 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1391.98 MB )
[06/08 22:15:24    404s] (I)       Started Net group 4 ( Curr Mem: 1391.98 MB )
[06/08 22:15:24    404s] (I)       Started Build MST ( Curr Mem: 1391.98 MB )
[06/08 22:15:24    404s] (I)       Generate topology with single threads
[06/08 22:15:24    404s] (I)       Finished Build MST ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1391.98 MB )
[06/08 22:15:24    404s] (I)       total 2D Cap : 44122 = (26803 H, 17319 V)
[06/08 22:15:24    404s] [NR-eGR] Layer group 4: route 1 net(s) in layer range [3, 10]
[06/08 22:15:24    404s] (I)       
[06/08 22:15:24    404s] (I)       ============  Phase 1a Route ============
[06/08 22:15:24    404s] (I)       Started Phase 1a ( Curr Mem: 1391.98 MB )
[06/08 22:15:24    404s] (I)       Started Pattern routing ( Curr Mem: 1391.98 MB )
[06/08 22:15:24    404s] (I)       Finished Pattern routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1391.98 MB )
[06/08 22:15:24    404s] (I)       Usage: 117 = (46 H, 71 V) = (0.17% H, 0.41% V) = (6.440e+01um H, 9.940e+01um V)
[06/08 22:15:24    404s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1391.98 MB )
[06/08 22:15:24    404s] (I)       
[06/08 22:15:24    404s] (I)       ============  Phase 1b Route ============
[06/08 22:15:24    404s] (I)       Started Phase 1b ( Curr Mem: 1391.98 MB )
[06/08 22:15:24    404s] (I)       Usage: 117 = (46 H, 71 V) = (0.17% H, 0.41% V) = (6.440e+01um H, 9.940e+01um V)
[06/08 22:15:24    404s] (I)       Overflow of layer group 4: 0.00% H + 0.00% V. EstWL: 1.638000e+02um
[06/08 22:15:24    404s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1391.98 MB )
[06/08 22:15:24    404s] (I)       
[06/08 22:15:24    404s] (I)       ============  Phase 1c Route ============
[06/08 22:15:24    404s] (I)       Started Phase 1c ( Curr Mem: 1391.98 MB )
[06/08 22:15:24    404s] (I)       Usage: 117 = (46 H, 71 V) = (0.17% H, 0.41% V) = (6.440e+01um H, 9.940e+01um V)
[06/08 22:15:24    404s] (I)       Finished Phase 1c ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1391.98 MB )
[06/08 22:15:24    404s] (I)       
[06/08 22:15:24    404s] (I)       ============  Phase 1d Route ============
[06/08 22:15:24    404s] (I)       Started Phase 1d ( Curr Mem: 1391.98 MB )
[06/08 22:15:24    404s] (I)       Usage: 117 = (46 H, 71 V) = (0.17% H, 0.41% V) = (6.440e+01um H, 9.940e+01um V)
[06/08 22:15:24    404s] (I)       Finished Phase 1d ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1391.98 MB )
[06/08 22:15:24    404s] (I)       
[06/08 22:15:24    404s] (I)       ============  Phase 1e Route ============
[06/08 22:15:24    404s] (I)       Started Phase 1e ( Curr Mem: 1391.98 MB )
[06/08 22:15:24    404s] (I)       Started Route legalization ( Curr Mem: 1391.98 MB )
[06/08 22:15:24    404s] (I)       Started Legalize Blockage Violations ( Curr Mem: 1391.98 MB )
[06/08 22:15:24    404s] (I)       Finished Legalize Blockage Violations ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1391.98 MB )
[06/08 22:15:24    404s] (I)       Finished Route legalization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1391.98 MB )
[06/08 22:15:24    404s] (I)       Usage: 117 = (46 H, 71 V) = (0.17% H, 0.41% V) = (6.440e+01um H, 9.940e+01um V)
[06/08 22:15:24    404s] [NR-eGR] Early Global Route overflow of layer group 4: 0.00% H + 0.00% V. EstWL: 1.638000e+02um
[06/08 22:15:24    404s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1391.98 MB )
[06/08 22:15:24    404s] (I)       
[06/08 22:15:24    404s] (I)       ============  Phase 1f Route ============
[06/08 22:15:24    404s] (I)       Started Phase 1f ( Curr Mem: 1391.98 MB )
[06/08 22:15:24    404s] (I)       Usage: 117 = (46 H, 71 V) = (0.17% H, 0.41% V) = (6.440e+01um H, 9.940e+01um V)
[06/08 22:15:24    404s] (I)       Finished Phase 1f ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1391.98 MB )
[06/08 22:15:24    404s] (I)       
[06/08 22:15:24    404s] (I)       ============  Phase 1g Route ============
[06/08 22:15:24    404s] (I)       Started Phase 1g ( Curr Mem: 1391.98 MB )
[06/08 22:15:24    404s] (I)       Started Post Routing ( Curr Mem: 1391.98 MB )
[06/08 22:15:24    404s] (I)       Finished Post Routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1391.98 MB )
[06/08 22:15:24    404s] (I)       Usage: 0 = (0 H, 0 V) = (0.00% H, 0.00% V) = (0.000e+00um H, 0.000e+00um V)
[06/08 22:15:24    404s] (I)       Finished Phase 1g ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1391.98 MB )
[06/08 22:15:24    404s] (I)       numNets=1  numFullyRipUpNets=0  numPartialRipUpNets=1 routedWL=0
[06/08 22:15:24    404s] [NR-eGR] Create a new net group with 1 nets and layer range [2, 10]
[06/08 22:15:24    404s] (I)       
[06/08 22:15:24    404s] (I)       ============  Phase 1h Route ============
[06/08 22:15:24    404s] (I)       Started Phase 1h ( Curr Mem: 1391.98 MB )
[06/08 22:15:24    404s] (I)       Started Post Routing ( Curr Mem: 1391.98 MB )
[06/08 22:15:24    404s] (I)       Finished Post Routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1391.98 MB )
[06/08 22:15:24    404s] (I)       Usage: 0 = (0 H, 0 V) = (0.00% H, 0.00% V) = (0.000e+00um H, 0.000e+00um V)
[06/08 22:15:24    404s] (I)       Finished Phase 1h ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1391.98 MB )
[06/08 22:15:24    404s] (I)       Finished Net group 4 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1391.98 MB )
[06/08 22:15:24    404s] (I)       Started Net group 5 ( Curr Mem: 1391.98 MB )
[06/08 22:15:24    404s] (I)       Started Build MST ( Curr Mem: 1391.98 MB )
[06/08 22:15:24    404s] (I)       Generate topology with single threads
[06/08 22:15:24    404s] (I)       Finished Build MST ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1391.98 MB )
[06/08 22:15:24    404s] (I)       total 2D Cap : 55792 = (26803 H, 28989 V)
[06/08 22:15:24    404s] [NR-eGR] Layer group 5: route 1 net(s) in layer range [2, 10]
[06/08 22:15:24    404s] (I)       
[06/08 22:15:24    404s] (I)       ============  Phase 1a Route ============
[06/08 22:15:24    404s] (I)       Started Phase 1a ( Curr Mem: 1391.98 MB )
[06/08 22:15:24    404s] (I)       Started Pattern routing ( Curr Mem: 1391.98 MB )
[06/08 22:15:24    404s] (I)       Finished Pattern routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1391.98 MB )
[06/08 22:15:24    404s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 1391.98 MB )
[06/08 22:15:24    404s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 4
[06/08 22:15:24    404s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1391.98 MB )
[06/08 22:15:24    404s] (I)       Usage: 219 = (82 H, 137 V) = (0.31% H, 0.47% V) = (1.148e+02um H, 1.918e+02um V)
[06/08 22:15:24    404s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1391.98 MB )
[06/08 22:15:24    404s] (I)       
[06/08 22:15:24    404s] (I)       ============  Phase 1b Route ============
[06/08 22:15:24    404s] (I)       Started Phase 1b ( Curr Mem: 1391.98 MB )
[06/08 22:15:24    404s] (I)       Started Monotonic routing ( Curr Mem: 1391.98 MB )
[06/08 22:15:24    404s] (I)       Finished Monotonic routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1391.98 MB )
[06/08 22:15:24    404s] (I)       Usage: 219 = (82 H, 137 V) = (0.31% H, 0.47% V) = (1.148e+02um H, 1.918e+02um V)
[06/08 22:15:24    404s] (I)       Overflow of layer group 5: 0.00% H + 0.00% V. EstWL: 3.066000e+02um
[06/08 22:15:24    404s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1391.98 MB )
[06/08 22:15:24    404s] (I)       
[06/08 22:15:24    404s] (I)       ============  Phase 1c Route ============
[06/08 22:15:24    404s] (I)       Started Phase 1c ( Curr Mem: 1391.98 MB )
[06/08 22:15:24    404s] (I)       Started Two level routing ( Curr Mem: 1391.98 MB )
[06/08 22:15:24    404s] (I)       Level2 Grid: 9 x 8
[06/08 22:15:24    404s] (I)       Started Two Level Routing ( Curr Mem: 1391.98 MB )
[06/08 22:15:24    404s] (I)       Finished Two Level Routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1391.98 MB )
[06/08 22:15:24    404s] (I)       Started Two Level Routing (Strong) ( Curr Mem: 1391.98 MB )
[06/08 22:15:24    404s] (I)       Current Two Level Routing (Strong) [Round 0] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1391.98 MB )
[06/08 22:15:24    404s] (I)       Finished Two Level Routing (Strong) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1391.98 MB )
[06/08 22:15:24    404s] (I)       Finished Two level routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1391.98 MB )
[06/08 22:15:24    404s] (I)       Usage: 219 = (82 H, 137 V) = (0.31% H, 0.47% V) = (1.148e+02um H, 1.918e+02um V)
[06/08 22:15:24    404s] (I)       Finished Phase 1c ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1391.98 MB )
[06/08 22:15:24    404s] (I)       
[06/08 22:15:24    404s] (I)       ============  Phase 1d Route ============
[06/08 22:15:24    404s] (I)       Started Phase 1d ( Curr Mem: 1391.98 MB )
[06/08 22:15:24    404s] (I)       Started Detoured routing ( Curr Mem: 1391.98 MB )
[06/08 22:15:24    404s] (I)       Finished Detoured routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1391.98 MB )
[06/08 22:15:24    404s] (I)       Usage: 222 = (85 H, 137 V) = (0.32% H, 0.47% V) = (1.190e+02um H, 1.918e+02um V)
[06/08 22:15:24    404s] (I)       Finished Phase 1d ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1391.98 MB )
[06/08 22:15:24    404s] (I)       
[06/08 22:15:24    404s] (I)       ============  Phase 1e Route ============
[06/08 22:15:24    404s] (I)       Started Phase 1e ( Curr Mem: 1391.98 MB )
[06/08 22:15:24    404s] (I)       Started Route legalization ( Curr Mem: 1391.98 MB )
[06/08 22:15:24    404s] (I)       Started Legalize Blockage Violations ( Curr Mem: 1391.98 MB )
[06/08 22:15:24    404s] (I)       Finished Legalize Blockage Violations ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1391.98 MB )
[06/08 22:15:24    404s] (I)       Finished Route legalization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1391.98 MB )
[06/08 22:15:24    404s] (I)       Usage: 222 = (85 H, 137 V) = (0.32% H, 0.47% V) = (1.190e+02um H, 1.918e+02um V)
[06/08 22:15:24    404s] [NR-eGR] Early Global Route overflow of layer group 5: 0.00% H + 0.00% V. EstWL: 3.108000e+02um
[06/08 22:15:24    404s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1391.98 MB )
[06/08 22:15:24    404s] (I)       
[06/08 22:15:24    404s] (I)       ============  Phase 1f Route ============
[06/08 22:15:24    404s] (I)       Started Phase 1f ( Curr Mem: 1391.98 MB )
[06/08 22:15:24    404s] (I)       Usage: 222 = (85 H, 137 V) = (0.32% H, 0.47% V) = (1.190e+02um H, 1.918e+02um V)
[06/08 22:15:24    404s] (I)       Finished Phase 1f ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1391.98 MB )
[06/08 22:15:24    404s] (I)       
[06/08 22:15:24    404s] (I)       ============  Phase 1g Route ============
[06/08 22:15:24    404s] (I)       Started Phase 1g ( Curr Mem: 1391.98 MB )
[06/08 22:15:24    404s] (I)       Started Post Routing ( Curr Mem: 1391.98 MB )
[06/08 22:15:24    404s] (I)       Finished Post Routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1391.98 MB )
[06/08 22:15:24    404s] (I)       Usage: 222 = (84 H, 138 V) = (0.31% H, 0.48% V) = (1.176e+02um H, 1.932e+02um V)
[06/08 22:15:24    404s] (I)       Finished Phase 1g ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1391.98 MB )
[06/08 22:15:24    404s] (I)       
[06/08 22:15:24    404s] (I)       ============  Phase 1h Route ============
[06/08 22:15:24    404s] (I)       Started Phase 1h ( Curr Mem: 1391.98 MB )
[06/08 22:15:24    404s] (I)       Started Post Routing ( Curr Mem: 1391.98 MB )
[06/08 22:15:24    404s] (I)       Finished Post Routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1391.98 MB )
[06/08 22:15:24    404s] (I)       Usage: 222 = (85 H, 137 V) = (0.32% H, 0.47% V) = (1.190e+02um H, 1.918e+02um V)
[06/08 22:15:24    404s] (I)       Finished Phase 1h ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1391.98 MB )
[06/08 22:15:24    404s] (I)       Started Layer assignment ( Curr Mem: 1391.98 MB )
[06/08 22:15:24    404s] (I)       Current Layer assignment [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1391.98 MB )
[06/08 22:15:24    404s] (I)       Running layer assignment with 1 threads
[06/08 22:15:24    404s] (I)       Finished Layer assignment ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1391.98 MB )
[06/08 22:15:24    404s] (I)       Finished Net group 5 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1391.98 MB )
[06/08 22:15:24    404s] (I)       
[06/08 22:15:24    404s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[06/08 22:15:24    404s] [NR-eGR]                        OverCon            
[06/08 22:15:24    404s] [NR-eGR]                         #Gcell     %Gcell
[06/08 22:15:24    404s] [NR-eGR]       Layer                (0)    OverCon 
[06/08 22:15:24    404s] [NR-eGR] ----------------------------------------------
[06/08 22:15:24    404s] [NR-eGR]  metal1  (1)         0( 0.00%)   ( 0.00%) 
[06/08 22:15:24    404s] [NR-eGR]  metal2  (2)         0( 0.00%)   ( 0.00%) 
[06/08 22:15:24    404s] [NR-eGR]  metal3  (3)         0( 0.00%)   ( 0.00%) 
[06/08 22:15:24    404s] [NR-eGR]  metal4  (4)         0( 0.00%)   ( 0.00%) 
[06/08 22:15:24    404s] [NR-eGR]  metal5  (5)         0( 0.00%)   ( 0.00%) 
[06/08 22:15:24    404s] [NR-eGR]  metal6  (6)         0( 0.00%)   ( 0.00%) 
[06/08 22:15:24    404s] [NR-eGR]  metal7  (7)         0( 0.00%)   ( 0.00%) 
[06/08 22:15:24    404s] [NR-eGR]  metal8  (8)         0( 0.00%)   ( 0.00%) 
[06/08 22:15:24    404s] [NR-eGR]  metal9  (9)         0( 0.00%)   ( 0.00%) 
[06/08 22:15:24    404s] [NR-eGR] metal10 (10)         0( 0.00%)   ( 0.00%) 
[06/08 22:15:24    404s] [NR-eGR] ----------------------------------------------
[06/08 22:15:24    404s] [NR-eGR] Total                0( 0.00%)   ( 0.00%) 
[06/08 22:15:24    404s] [NR-eGR] 
[06/08 22:15:24    404s] (I)       Finished Global Routing ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1391.98 MB )
[06/08 22:15:24    404s] (I)       total 2D Cap : 57012 = (26851 H, 30161 V)
[06/08 22:15:24    404s] [NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[06/08 22:15:24    404s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[06/08 22:15:24    404s] (I)       ============= track Assignment ============
[06/08 22:15:24    404s] (I)       Started Extract Global 3D Wires ( Curr Mem: 1391.98 MB )
[06/08 22:15:24    404s] (I)       Finished Extract Global 3D Wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1391.98 MB )
[06/08 22:15:24    404s] (I)       Started Track Assignment ( Curr Mem: 1391.98 MB )
[06/08 22:15:24    404s] (I)       Initialize Track Assignment ( max pin layer : 11 )
[06/08 22:15:24    404s] (I)       Running track assignment with 1 threads
[06/08 22:15:24    404s] (I)       Current Track Assignment [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1391.98 MB )
[06/08 22:15:24    404s] (I)       Run single-thread track assignment
[06/08 22:15:24    404s] (I)       Finished Track Assignment ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1391.98 MB )
[06/08 22:15:24    404s] [NR-eGR] Started Export DB wires ( Curr Mem: 1391.98 MB )
[06/08 22:15:24    404s] [NR-eGR] Started Export all nets ( Curr Mem: 1391.98 MB )
[06/08 22:15:24    404s] [NR-eGR] Finished Export all nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1391.98 MB )
[06/08 22:15:24    404s] [NR-eGR] Started Set wire vias ( Curr Mem: 1391.98 MB )
[06/08 22:15:24    404s] [NR-eGR] Finished Set wire vias ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1391.98 MB )
[06/08 22:15:24    404s] [NR-eGR] Finished Export DB wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1391.98 MB )
[06/08 22:15:24    404s] [NR-eGR] --------------------------------------------------------------------------
[06/08 22:15:24    404s] [NR-eGR] metal1  (1F) length: 0.000000e+00um, number of vias: 2207
[06/08 22:15:24    404s] [NR-eGR] metal2  (2V) length: 1.556505e+03um, number of vias: 2627
[06/08 22:15:24    404s] [NR-eGR] metal3  (3H) length: 2.838650e+03um, number of vias: 857
[06/08 22:15:24    404s] [NR-eGR] metal4  (4V) length: 1.241040e+03um, number of vias: 106
[06/08 22:15:24    404s] [NR-eGR] metal5  (5H) length: 6.251950e+02um, number of vias: 102
[06/08 22:15:24    404s] [NR-eGR] metal6  (6V) length: 5.010450e+02um, number of vias: 0
[06/08 22:15:24    404s] [NR-eGR] metal7  (7H) length: 0.000000e+00um, number of vias: 0
[06/08 22:15:24    404s] [NR-eGR] metal8  (8V) length: 0.000000e+00um, number of vias: 0
[06/08 22:15:24    404s] [NR-eGR] metal9  (9H) length: 0.000000e+00um, number of vias: 0
[06/08 22:15:24    404s] [NR-eGR] metal10 (10V) length: 0.000000e+00um, number of vias: 0
[06/08 22:15:24    404s] [NR-eGR] Total length: 6.762435e+03um, number of vias: 5899
[06/08 22:15:24    404s] [NR-eGR] --------------------------------------------------------------------------
[06/08 22:15:24    404s] [NR-eGR] Total eGR-routed clock nets wire length: 1.769600e+02um 
[06/08 22:15:24    404s] [NR-eGR] --------------------------------------------------------------------------
[06/08 22:15:24    404s] [NR-eGR] Report for selected net(s) only.
[06/08 22:15:24    404s] [NR-eGR] metal1  (1H) length: 0.000000e+00um, number of vias: 49
[06/08 22:15:24    404s] [NR-eGR] metal2  (2V) length: 4.177000e+01um, number of vias: 43
[06/08 22:15:24    404s] [NR-eGR] metal3  (3H) length: 6.372000e+01um, number of vias: 36
[06/08 22:15:24    404s] [NR-eGR] metal4  (4V) length: 7.147000e+01um, number of vias: 0
[06/08 22:15:24    404s] [NR-eGR] metal5  (5H) length: 0.000000e+00um, number of vias: 0
[06/08 22:15:24    404s] [NR-eGR] metal6  (6V) length: 0.000000e+00um, number of vias: 0
[06/08 22:15:24    404s] [NR-eGR] metal7  (7H) length: 0.000000e+00um, number of vias: 0
[06/08 22:15:24    404s] [NR-eGR] metal8  (8V) length: 0.000000e+00um, number of vias: 0
[06/08 22:15:24    404s] [NR-eGR] metal9  (9H) length: 0.000000e+00um, number of vias: 0
[06/08 22:15:24    404s] [NR-eGR] metal10 (10V) length: 0.000000e+00um, number of vias: 0
[06/08 22:15:24    404s] [NR-eGR] Total length: 1.769600e+02um, number of vias: 128
[06/08 22:15:24    404s] [NR-eGR] --------------------------------------------------------------------------
[06/08 22:15:24    404s] [NR-eGR] Total routed clock nets wire length: 1.769600e+02um, number of vias: 128
[06/08 22:15:24    404s] [NR-eGR] --------------------------------------------------------------------------
[06/08 22:15:24    404s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1391.98 MB )
[06/08 22:15:24    404s]         Early Global Route - eGR only step done. (took cpu=0:00:00.0 real=0:00:00.0)
[06/08 22:15:24    404s] Set FIXED routing status on 1 net(s)
[06/08 22:15:24    404s]       Routing using eGR only done.
[06/08 22:15:24    404s] Net route status summary:
[06/08 22:15:24    404s]   Clock:         1 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=1, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[06/08 22:15:24    404s]   Non-clock:   734 (unrouted=2, trialRouted=732, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=2, (crossesIlmBoundary AND tooFewTerms=0)])
[06/08 22:15:24    404s] 
[06/08 22:15:24    404s] CCOPT: Done with clock implementation routing.
[06/08 22:15:24    404s] 
[06/08 22:15:24    404s]       Leaving CCOpt scope - Routing Tools done. (took cpu=0:00:00.0 real=0:00:00.0)
[06/08 22:15:24    404s]     Clock implementation routing done.
[06/08 22:15:24    404s]     Leaving CCOpt scope - extractRC...
[06/08 22:15:24    404s]     Updating RC parasitics by calling: "extractRC -noRouteCheck"...
[06/08 22:15:24    404s] Extraction called for design 'tile_pe' of instances=623 and nets=735 using extraction engine 'preRoute' .
[06/08 22:15:24    404s] PreRoute RC Extraction called for design tile_pe.
[06/08 22:15:24    404s] RC Extraction called in multi-corner(1) mode.
[06/08 22:15:24    404s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[06/08 22:15:24    404s] Type 'man IMPEXT-6197' for more detail.
[06/08 22:15:24    404s] RCMode: PreRoute
[06/08 22:15:24    404s]       RC Corner Indexes            0   
[06/08 22:15:24    404s] Capacitance Scaling Factor   : 1.00000 
[06/08 22:15:24    404s] Resistance Scaling Factor    : 1.00000 
[06/08 22:15:24    404s] Clock Cap. Scaling Factor    : 1.00000 
[06/08 22:15:24    404s] Clock Res. Scaling Factor    : 1.00000 
[06/08 22:15:24    404s] Shrink Factor                : 1.00000
[06/08 22:15:24    404s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[06/08 22:15:24    404s] LayerId::1 widthSet size::1
[06/08 22:15:24    404s] LayerId::2 widthSet size::1
[06/08 22:15:24    404s] LayerId::3 widthSet size::1
[06/08 22:15:24    404s] LayerId::4 widthSet size::1
[06/08 22:15:24    404s] LayerId::5 widthSet size::1
[06/08 22:15:24    404s] LayerId::6 widthSet size::1
[06/08 22:15:24    404s] LayerId::7 widthSet size::1
[06/08 22:15:24    404s] LayerId::8 widthSet size::1
[06/08 22:15:24    404s] LayerId::9 widthSet size::1
[06/08 22:15:24    404s] LayerId::10 widthSet size::1
[06/08 22:15:24    404s] Updating RC grid for preRoute extraction ...
[06/08 22:15:24    404s] Initializing multi-corner resistance tables ...
[06/08 22:15:24    404s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:24    404s] {RT default_rc_corner 0 10 10 {4 1} {7 0} {9 0} 3}
[06/08 22:15:24    404s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.270557 ; uaWl: 1.000000 ; uaWlH: 0.348617 ; aWlH: 0.000000 ; Pmax: 0.865200 ; wcR: 0.535700 ; newSi: 0.095200 ; pMod: 80 ; 
[06/08 22:15:24    404s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1391.980M)
[06/08 22:15:24    404s]     Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
[06/08 22:15:24    404s]     Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.0 real=0:00:00.0)
[06/08 22:15:24    404s] OPERPROF: Starting DPlace-Init at level 1, MEM:1392.0M
[06/08 22:15:24    404s] #spOpts: N=45 mergeVia=F 
[06/08 22:15:24    404s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1392.0M
[06/08 22:15:24    404s] OPERPROF:     Starting CMU at level 3, MEM:1392.0M
[06/08 22:15:24    404s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:1392.0M
[06/08 22:15:24    404s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.004, MEM:1392.0M
[06/08 22:15:24    404s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1392.0MB).
[06/08 22:15:24    404s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.005, MEM:1392.0M
[06/08 22:15:24    404s]     Calling post conditioning for eGRPC...
[06/08 22:15:24    404s]       eGRPC...
[06/08 22:15:24    404s]         eGRPC active optimizations:
[06/08 22:15:24    404s]          - Move Down
[06/08 22:15:24    404s]          - Downsizing before DRV sizing
[06/08 22:15:24    404s]          - DRV fixing with cell sizing
[06/08 22:15:24    404s]          - Move to fanout
[06/08 22:15:24    404s]          - Cloning
[06/08 22:15:24    404s]         
[06/08 22:15:24    404s]         Currently running CTS, using active skew data
[06/08 22:15:24    404s]         Reset bufferability constraints...
[06/08 22:15:24    404s]         Resetting previous bufferability status on all nets so that eGRPC will attempt to fix all clock tree violations.
[06/08 22:15:24    404s]         Clock tree timing engine global stage delay update for worst:setup.late...
[06/08 22:15:24    404s] End AAE Lib Interpolated Model. (MEM=1391.98 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[06/08 22:15:24    404s]         Clock tree timing engine global stage delay update for worst:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[06/08 22:15:24    404s]         Reset bufferability constraints done. (took cpu=0:00:00.0 real=0:00:00.0)
[06/08 22:15:24    404s]         Clock DAG stats eGRPC initial state:
[06/08 22:15:24    404s]           cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
[06/08 22:15:24    404s]           cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
[06/08 22:15:24    404s]           cell capacitance : b=0.000fF, i=0.000fF, icg=0.000fF, nicg=0.000fF, l=0.000fF, total=0.000fF
[06/08 22:15:24    404s]           sink capacitance : count=48, total=43.026fF, avg=0.896fF, sd=0.002fF, min=0.891fF, max=0.897fF
[06/08 22:15:24    404s]           wire capacitance : top=0.000fF, trunk=0.000fF, leaf=18.150fF, total=18.150fF
[06/08 22:15:24    404s]           wire lengths     : top=0.000um, trunk=0.000um, leaf=176.960um, total=176.960um
[06/08 22:15:24    404s]           hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[06/08 22:15:24    404s]         Clock DAG net violations eGRPC initial state: none
[06/08 22:15:24    404s]         Clock DAG primary half-corner transition distribution eGRPC initial state:
[06/08 22:15:24    404s]           Leaf : target=0.071ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
[06/08 22:15:24    404s]         Primary reporting skew groups eGRPC initial state:
[06/08 22:15:24    404s]           skew_group clk/synth: insertion delay [min=0.002, max=0.004, avg=0.003, sd=0.001], skew [0.003 vs 0.040], 100% {0.002, 0.004} (wid=0.004 ws=0.003) (gid=0.000 gs=0.000)
[06/08 22:15:24    404s]       min path sink: weight_reg_reg[5]/CK
[06/08 22:15:24    404s]       max path sink: acc_reg_out_reg[3]/CK
[06/08 22:15:24    404s]         Skew group summary eGRPC initial state:
[06/08 22:15:24    404s]           skew_group clk/synth: insertion delay [min=0.002, max=0.004, avg=0.003, sd=0.001], skew [0.003 vs 0.040], 100% {0.002, 0.004} (wid=0.004 ws=0.003) (gid=0.000 gs=0.000)
[06/08 22:15:24    404s]         eGRPC Moving buffers...
[06/08 22:15:24    404s]           Violation analysis...
[06/08 22:15:24    404s]           Violation analysis done. (took cpu=0:00:00.0 real=0:00:00.0)
[06/08 22:15:24    404s]           Clock DAG stats after 'eGRPC Moving buffers':
[06/08 22:15:24    404s]             cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
[06/08 22:15:24    404s]             cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
[06/08 22:15:24    404s]             cell capacitance : b=0.000fF, i=0.000fF, icg=0.000fF, nicg=0.000fF, l=0.000fF, total=0.000fF
[06/08 22:15:24    404s]             sink capacitance : count=48, total=43.026fF, avg=0.896fF, sd=0.002fF, min=0.891fF, max=0.897fF
[06/08 22:15:24    404s]             wire capacitance : top=0.000fF, trunk=0.000fF, leaf=18.150fF, total=18.150fF
[06/08 22:15:24    404s]             wire lengths     : top=0.000um, trunk=0.000um, leaf=176.960um, total=176.960um
[06/08 22:15:24    404s]             hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[06/08 22:15:24    404s]           Clock DAG net violations after 'eGRPC Moving buffers': none
[06/08 22:15:24    404s]           Clock DAG primary half-corner transition distribution after 'eGRPC Moving buffers':
[06/08 22:15:24    404s]             Leaf : target=0.071ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
[06/08 22:15:24    404s]           Primary reporting skew groups after 'eGRPC Moving buffers':
[06/08 22:15:24    404s]             skew_group clk/synth: insertion delay [min=0.002, max=0.004, avg=0.003, sd=0.001], skew [0.003 vs 0.040], 100% {0.002, 0.004} (wid=0.004 ws=0.003) (gid=0.000 gs=0.000)
[06/08 22:15:24    404s]       min path sink: weight_reg_reg[5]/CK
[06/08 22:15:24    404s]       max path sink: acc_reg_out_reg[3]/CK
[06/08 22:15:24    404s]           Skew group summary after 'eGRPC Moving buffers':
[06/08 22:15:24    404s]             skew_group clk/synth: insertion delay [min=0.002, max=0.004, avg=0.003, sd=0.001], skew [0.003 vs 0.040], 100% {0.002, 0.004} (wid=0.004 ws=0.003) (gid=0.000 gs=0.000)
[06/08 22:15:24    404s]           Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[06/08 22:15:24    404s]         eGRPC Moving buffers done. (took cpu=0:00:00.0 real=0:00:00.0)
[06/08 22:15:24    404s]         eGRPC Initial Pass of Downsizing Clock Tree cells...
[06/08 22:15:24    404s]           Artificially removing long paths...
[06/08 22:15:24    404s]             Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[06/08 22:15:24    404s]           Artificially removing long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
[06/08 22:15:24    404s]           Modifying slew-target multiplier from 1 to 0.9
[06/08 22:15:24    404s]           Downsizing prefiltering...
[06/08 22:15:24    404s]           Downsizing prefiltering done.
[06/08 22:15:24    404s]           Downsizing: ...20% ...40% ...60% ...80% ...100% 
[06/08 22:15:24    404s]           DoDownSizing Summary : numSized = 0, numUnchanged = 0, numSkippedDueToOther = 0, numSkippedDueToCloseToSlewTarget = 0, numSkippedDueToCloseToSkewTarget = 1
[06/08 22:15:24    404s]           CCOpt-eGRPC Downsizing: considered: 0, tested: 0, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
[06/08 22:15:24    404s]           Reverting slew-target multiplier from 0.9 to 1
[06/08 22:15:24    404s]           Clock DAG stats after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
[06/08 22:15:24    404s]             cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
[06/08 22:15:24    404s]             cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
[06/08 22:15:24    404s]             cell capacitance : b=0.000fF, i=0.000fF, icg=0.000fF, nicg=0.000fF, l=0.000fF, total=0.000fF
[06/08 22:15:24    404s]             sink capacitance : count=48, total=43.026fF, avg=0.896fF, sd=0.002fF, min=0.891fF, max=0.897fF
[06/08 22:15:24    404s]             wire capacitance : top=0.000fF, trunk=0.000fF, leaf=18.150fF, total=18.150fF
[06/08 22:15:24    404s]             wire lengths     : top=0.000um, trunk=0.000um, leaf=176.960um, total=176.960um
[06/08 22:15:24    404s]             hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[06/08 22:15:24    404s]           Clock DAG net violations after 'eGRPC Initial Pass of Downsizing Clock Tree cells': none
[06/08 22:15:24    404s]           Clock DAG primary half-corner transition distribution after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
[06/08 22:15:24    404s]             Leaf : target=0.071ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
[06/08 22:15:24    404s]           Primary reporting skew groups after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
[06/08 22:15:24    404s]             skew_group clk/synth: insertion delay [min=0.002, max=0.004, avg=0.003, sd=0.001], skew [0.003 vs 0.040], 100% {0.002, 0.004} (wid=0.004 ws=0.003) (gid=0.000 gs=0.000)
[06/08 22:15:24    404s]       min path sink: weight_reg_reg[5]/CK
[06/08 22:15:24    404s]       max path sink: acc_reg_out_reg[3]/CK
[06/08 22:15:24    404s]           Skew group summary after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
[06/08 22:15:24    404s]             skew_group clk/synth: insertion delay [min=0.002, max=0.004, avg=0.003, sd=0.001], skew [0.003 vs 0.040], 100% {0.002, 0.004} (wid=0.004 ws=0.003) (gid=0.000 gs=0.000)
[06/08 22:15:24    404s]           Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[06/08 22:15:24    404s]         eGRPC Initial Pass of Downsizing Clock Tree cells done. (took cpu=0:00:00.0 real=0:00:00.0)
[06/08 22:15:24    404s]         eGRPC Fixing DRVs...
[06/08 22:15:24    404s]           Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
[06/08 22:15:24    404s]           CCOpt-eGRPC: considered: 1, tested: 1, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
[06/08 22:15:24    404s]           
[06/08 22:15:24    404s]           PRO Statistics: Fix DRVs (cell sizing):
[06/08 22:15:24    404s]           =======================================
[06/08 22:15:24    404s]           
[06/08 22:15:24    404s]           Cell changes by Net Type:
[06/08 22:15:24    404s]           
[06/08 22:15:24    404s]           -------------------------------------------------------------------------------------------------
[06/08 22:15:24    404s]           Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
[06/08 22:15:24    404s]           -------------------------------------------------------------------------------------------------
[06/08 22:15:24    404s]           top                0            0           0            0                    0                0
[06/08 22:15:24    404s]           trunk              0            0           0            0                    0                0
[06/08 22:15:24    404s]           leaf               0            0           0            0                    0                0
[06/08 22:15:24    404s]           -------------------------------------------------------------------------------------------------
[06/08 22:15:24    404s]           Total              0            0           0            0                    0                0
[06/08 22:15:24    404s]           -------------------------------------------------------------------------------------------------
[06/08 22:15:24    404s]           
[06/08 22:15:24    404s]           Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2
[06/08 22:15:24    404s]           Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
[06/08 22:15:24    404s]           
[06/08 22:15:24    404s]           Clock DAG stats after 'eGRPC Fixing DRVs':
[06/08 22:15:24    404s]             cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
[06/08 22:15:24    404s]             cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
[06/08 22:15:24    404s]             cell capacitance : b=0.000fF, i=0.000fF, icg=0.000fF, nicg=0.000fF, l=0.000fF, total=0.000fF
[06/08 22:15:24    404s]             sink capacitance : count=48, total=43.026fF, avg=0.896fF, sd=0.002fF, min=0.891fF, max=0.897fF
[06/08 22:15:24    404s]             wire capacitance : top=0.000fF, trunk=0.000fF, leaf=18.150fF, total=18.150fF
[06/08 22:15:24    404s]             wire lengths     : top=0.000um, trunk=0.000um, leaf=176.960um, total=176.960um
[06/08 22:15:24    404s]             hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[06/08 22:15:24    404s]           Clock DAG net violations after 'eGRPC Fixing DRVs': none
[06/08 22:15:24    404s]           Clock DAG primary half-corner transition distribution after 'eGRPC Fixing DRVs':
[06/08 22:15:24    404s]             Leaf : target=0.071ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
[06/08 22:15:24    404s]           Primary reporting skew groups after 'eGRPC Fixing DRVs':
[06/08 22:15:24    404s]             skew_group clk/synth: insertion delay [min=0.002, max=0.004, avg=0.003, sd=0.001], skew [0.003 vs 0.040], 100% {0.002, 0.004} (wid=0.004 ws=0.003) (gid=0.000 gs=0.000)
[06/08 22:15:24    404s]       min path sink: weight_reg_reg[5]/CK
[06/08 22:15:24    404s]       max path sink: acc_reg_out_reg[3]/CK
[06/08 22:15:24    404s]           Skew group summary after 'eGRPC Fixing DRVs':
[06/08 22:15:24    404s]             skew_group clk/synth: insertion delay [min=0.002, max=0.004, avg=0.003, sd=0.001], skew [0.003 vs 0.040], 100% {0.002, 0.004} (wid=0.004 ws=0.003) (gid=0.000 gs=0.000)
[06/08 22:15:24    404s]           Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[06/08 22:15:24    404s]         eGRPC Fixing DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
[06/08 22:15:24    404s] 
[06/08 22:15:24    404s] Slew Diagnostics: After DRV fixing
[06/08 22:15:24    404s] ==================================
[06/08 22:15:24    404s] 
[06/08 22:15:24    404s] Global Causes:
[06/08 22:15:24    404s] 
[06/08 22:15:24    404s] -------------------------------------
[06/08 22:15:24    404s] Cause
[06/08 22:15:24    404s] -------------------------------------
[06/08 22:15:24    404s] DRV fixing with buffering is disabled
[06/08 22:15:24    404s] -------------------------------------
[06/08 22:15:24    404s] 
[06/08 22:15:24    404s] Top 5 overslews:
[06/08 22:15:24    404s] 
[06/08 22:15:24    404s] ---------------------------------
[06/08 22:15:24    404s] Overslew    Causes    Driving Pin
[06/08 22:15:24    404s] ---------------------------------
[06/08 22:15:24    404s]   (empty table)
[06/08 22:15:24    404s] ---------------------------------
[06/08 22:15:24    404s] 
[06/08 22:15:24    404s] Slew diagnostics counts from the 0 nodes with slew violations (the 0 nodes with only other violation types are excluded):
[06/08 22:15:24    404s] 
[06/08 22:15:24    404s] -------------------
[06/08 22:15:24    404s] Cause    Occurences
[06/08 22:15:24    404s] -------------------
[06/08 22:15:24    404s]   (empty table)
[06/08 22:15:24    404s] -------------------
[06/08 22:15:24    404s] 
[06/08 22:15:24    404s] Violation diagnostics counts from the 0 nodes that have violations:
[06/08 22:15:24    404s] 
[06/08 22:15:24    404s] -------------------
[06/08 22:15:24    404s] Cause    Occurences
[06/08 22:15:24    404s] -------------------
[06/08 22:15:24    404s]   (empty table)
[06/08 22:15:24    404s] -------------------
[06/08 22:15:24    404s] 
[06/08 22:15:24    404s]         Reconnecting optimized routes...
[06/08 22:15:24    404s]         Reset timing graph...
[06/08 22:15:24    404s] Ignoring AAE DB Resetting ...
[06/08 22:15:24    404s]         Reset timing graph done.
[06/08 22:15:24    404s]         Reconnecting optimized routes done. (took cpu=0:00:00.0 real=0:00:00.0)
[06/08 22:15:24    404s]         Violation analysis...
[06/08 22:15:24    404s]         Violation analysis done. (took cpu=0:00:00.0 real=0:00:00.0)
[06/08 22:15:24    404s] Clock instances to consider for cloning: 0
[06/08 22:15:24    404s]         Reset timing graph...
[06/08 22:15:24    404s] Ignoring AAE DB Resetting ...
[06/08 22:15:24    404s]         Reset timing graph done.
[06/08 22:15:24    404s]         Set dirty flag on 0 instances, 0 nets
[06/08 22:15:24    404s]         Clock DAG stats before routing clock trees:
[06/08 22:15:24    404s]           cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
[06/08 22:15:24    404s]           cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
[06/08 22:15:24    404s]           cell capacitance : b=0.000fF, i=0.000fF, icg=0.000fF, nicg=0.000fF, l=0.000fF, total=0.000fF
[06/08 22:15:24    404s]           sink capacitance : count=48, total=43.026fF, avg=0.896fF, sd=0.002fF, min=0.891fF, max=0.897fF
[06/08 22:15:24    404s]           wire capacitance : top=0.000fF, trunk=0.000fF, leaf=18.150fF, total=18.150fF
[06/08 22:15:24    404s]           wire lengths     : top=0.000um, trunk=0.000um, leaf=176.960um, total=176.960um
[06/08 22:15:24    404s]           hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[06/08 22:15:24    404s]         Clock DAG net violations before routing clock trees: none
[06/08 22:15:24    404s]         Clock DAG primary half-corner transition distribution before routing clock trees:
[06/08 22:15:24    404s]           Leaf : target=0.071ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
[06/08 22:15:24    404s]         Primary reporting skew groups before routing clock trees:
[06/08 22:15:24    404s]           skew_group clk/synth: insertion delay [min=0.002, max=0.004, avg=0.003, sd=0.001], skew [0.003 vs 0.040], 100% {0.002, 0.004} (wid=0.004 ws=0.003) (gid=0.000 gs=0.000)
[06/08 22:15:24    404s]       min path sink: weight_reg_reg[5]/CK
[06/08 22:15:24    404s]       max path sink: acc_reg_out_reg[3]/CK
[06/08 22:15:24    404s]         Skew group summary before routing clock trees:
[06/08 22:15:24    404s]           skew_group clk/synth: insertion delay [min=0.002, max=0.004, avg=0.003, sd=0.001], skew [0.003 vs 0.040], 100% {0.002, 0.004} (wid=0.004 ws=0.003) (gid=0.000 gs=0.000)
[06/08 22:15:24    404s]       eGRPC done.
[06/08 22:15:24    404s]     Calling post conditioning for eGRPC done.
[06/08 22:15:24    404s]   eGR Post Conditioning loop iteration 0 done.
[06/08 22:15:24    404s]   Refine place not called during Post Conditioning. Calling it now the eGR->PC Loop is complete.
[06/08 22:15:24    404s]   Leaving CCOpt scope - ClockRefiner...
[06/08 22:15:24    404s] Assigned high priority to 0 instances.
[06/08 22:15:24    404s]   Performing Single Pass Refine Place.
[06/08 22:15:24    404s] Refine Place Checks - Clock Cells : full DRC checks enabled, Clock Sinks : full DRC checks enabled, Datapath : full DRC checks enabled
[06/08 22:15:24    404s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:1392.0M
[06/08 22:15:24    404s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1392.0M
[06/08 22:15:24    404s] #spOpts: N=45 mergeVia=F 
[06/08 22:15:24    404s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:1392.0M
[06/08 22:15:24    404s] OPERPROF:       Starting CMU at level 4, MEM:1392.0M
[06/08 22:15:24    404s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.000, MEM:1392.0M
[06/08 22:15:24    404s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.010, REAL:0.003, MEM:1392.0M
[06/08 22:15:24    404s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1392.0MB).
[06/08 22:15:24    404s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.010, REAL:0.004, MEM:1392.0M
[06/08 22:15:24    404s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.010, REAL:0.004, MEM:1392.0M
[06/08 22:15:24    404s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.11176.14
[06/08 22:15:24    404s] OPERPROF: Starting RefinePlace at level 1, MEM:1392.0M
[06/08 22:15:24    404s] *** Starting refinePlace (0:06:44 mem=1392.0M) ***
[06/08 22:15:24    404s] Total net bbox length = 5.854e+03 (3.134e+03 2.719e+03) (ext = 1.853e+03)
[06/08 22:15:24    404s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[06/08 22:15:24    404s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:1392.0M
[06/08 22:15:24    404s] Starting refinePlace ...
[06/08 22:15:24    404s] ** Cut row section cpu time 0:00:00.0.
[06/08 22:15:24    404s]    Spread Effort: high, standalone mode, useDDP on.
[06/08 22:15:24    404s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=1392.0MB) @(0:06:44 - 0:06:44).
[06/08 22:15:24    404s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[06/08 22:15:24    404s] wireLenOptFixPriorityInst 48 inst fixed
[06/08 22:15:24    404s] 
[06/08 22:15:24    404s] Running Spiral with 1 thread in Normal Mode  fetchWidth=8 
[06/08 22:15:24    404s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[06/08 22:15:24    404s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=1392.0MB) @(0:06:44 - 0:06:44).
[06/08 22:15:24    404s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[06/08 22:15:24    404s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1392.0MB
[06/08 22:15:24    404s] Statistics of distance of Instance movement in refine placement:
[06/08 22:15:24    404s]   maximum (X+Y) =         0.00 um
[06/08 22:15:24    404s]   mean    (X+Y) =         0.00 um
[06/08 22:15:24    404s] Summary Report:
[06/08 22:15:24    404s] Instances move: 0 (out of 623 movable)
[06/08 22:15:24    404s] Instances flipped: 0
[06/08 22:15:24    404s] Mean displacement: 0.00 um
[06/08 22:15:24    404s] Max displacement: 0.00 um 
[06/08 22:15:24    404s] Total instances moved : 0
[06/08 22:15:24    404s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.010, REAL:0.012, MEM:1392.0M
[06/08 22:15:24    404s] Total net bbox length = 5.854e+03 (3.134e+03 2.719e+03) (ext = 1.853e+03)
[06/08 22:15:24    404s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1392.0MB
[06/08 22:15:24    404s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=1392.0MB) @(0:06:44 - 0:06:44).
[06/08 22:15:24    404s] *** Finished refinePlace (0:06:44 mem=1392.0M) ***
[06/08 22:15:24    404s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.11176.14
[06/08 22:15:24    404s] OPERPROF: Finished RefinePlace at level 1, CPU:0.010, REAL:0.014, MEM:1392.0M
[06/08 22:15:24    404s]   ClockRefiner summary
[06/08 22:15:24    404s]   All clock instances: Moved 0, flipped 0 and cell swapped 0 (out of a total of 48).
[06/08 22:15:24    404s] Non-sink clock instances: Moved 0, flipped 0 and cell swapped 0 (out of a total of 0).
[06/08 22:15:24    404s] Clock sinks: Moved 0, flipped 0 and cell swapped 0 (out of a total of 48).
[06/08 22:15:24    404s] Revert refine place priority changes on 0 instances.
[06/08 22:15:24    404s]   Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.0 real=0:00:00.0)
[06/08 22:15:24    404s]   CCOpt::Phase::eGRPC done. (took cpu=0:00:00.1 real=0:00:00.1)
[06/08 22:15:24    404s]   CCOpt::Phase::Routing...
[06/08 22:15:24    404s]   Clock implementation routing...
[06/08 22:15:24    404s]     Leaving CCOpt scope - Routing Tools...
[06/08 22:15:24    404s] Net route status summary:
[06/08 22:15:24    404s]   Clock:         1 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=1, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[06/08 22:15:24    404s]   Non-clock:   734 (unrouted=2, trialRouted=732, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=2, (crossesIlmBoundary AND tooFewTerms=0)])
[06/08 22:15:24    404s]     Routing using eGR in eGR->NR Step...
[06/08 22:15:24    404s]       Early Global Route - eGR->NR step...
[06/08 22:15:24    404s] (ccopt eGR): There are 1 nets for routing of which 1 have one or more fixed wires.
[06/08 22:15:24    404s] (ccopt eGR): Start to route 1 all nets
[06/08 22:15:24    404s] **WARN: (IMPPTN-1250):	Pin placement has been enabled on metal layer 1.
[06/08 22:15:24    404s] Type 'man IMPPTN-1250' for more detail.
[06/08 22:15:24    404s] [PSP]    Started Early Global Route kernel ( Curr Mem: 1391.98 MB )
[06/08 22:15:24    404s] (I)       Started Loading and Dumping File ( Curr Mem: 1391.98 MB )
[06/08 22:15:24    404s] (I)       Reading DB...
[06/08 22:15:24    404s] (I)       Read data from FE... (mem=1392.0M)
[06/08 22:15:24    404s] (I)       Read nodes and places... (mem=1392.0M)
[06/08 22:15:24    404s] (I)       Done Read nodes and places (cpu=0.000s, mem=1392.0M)
[06/08 22:15:24    404s] (I)       Read nets... (mem=1392.0M)
[06/08 22:15:24    404s] (I)       Done Read nets (cpu=0.000s, mem=1392.0M)
[06/08 22:15:24    404s] (I)       Done Read data from FE (cpu=0.000s, mem=1392.0M)
[06/08 22:15:24    404s] (I)       before initializing RouteDB syMemory usage = 1392.0 MB
[06/08 22:15:24    404s] (I)       == Non-default Options ==
[06/08 22:15:24    404s] (I)       Clean congestion better                            : true
[06/08 22:15:24    404s] (I)       Estimate vias on DPT layer                         : true
[06/08 22:15:24    404s] (I)       Clean congestion layer assignment rounds           : 3
[06/08 22:15:24    404s] (I)       Layer constraints as soft constraints              : true
[06/08 22:15:24    404s] (I)       Soft top layer                                     : true
[06/08 22:15:24    404s] (I)       Skip prospective layer relax nets                  : true
[06/08 22:15:24    404s] (I)       Better NDR handling                                : true
[06/08 22:15:24    404s] (I)       Improved NDR modeling in LA                        : true
[06/08 22:15:24    404s] (I)       Routing cost fix for NDR handling                  : true
[06/08 22:15:24    404s] (I)       Update initial WL after Phase 1a                   : true
[06/08 22:15:24    404s] (I)       Block tracks for preroutes                         : true
[06/08 22:15:24    404s] (I)       Assign IRoute by net group key                     : true
[06/08 22:15:24    404s] (I)       Block unroutable channels                          : true
[06/08 22:15:24    404s] (I)       Block unroutable channel fix                       : true
[06/08 22:15:24    404s] (I)       Block unroutable channels 3D                       : true
[06/08 22:15:24    404s] (I)       Bound layer relaxed segment wl                     : true
[06/08 22:15:24    404s] (I)       Bound layer relaxed segment wl fix                 : true
[06/08 22:15:24    404s] (I)       Blocked pin reach length threshold                 : 2
[06/08 22:15:24    404s] (I)       Check blockage within NDR space in TA              : true
[06/08 22:15:24    404s] (I)       Handle EOL spacing                                 : true
[06/08 22:15:24    404s] (I)       Merge PG vias by gap                               : true
[06/08 22:15:24    404s] (I)       Maximum routing layer                              : 10
[06/08 22:15:24    404s] (I)       Route selected nets only                           : true
[06/08 22:15:24    404s] (I)       Refine MST                                         : true
[06/08 22:15:24    404s] (I)       Honor PRL                                          : true
[06/08 22:15:24    404s] (I)       Strong congestion aware                            : true
[06/08 22:15:24    404s] (I)       Improved initial location for IRoutes              : true
[06/08 22:15:24    404s] (I)       Multi panel TA                                     : true
[06/08 22:15:24    404s] (I)       Penalize wire overlap                              : true
[06/08 22:15:24    404s] (I)       Expand small instance blockage                     : true
[06/08 22:15:24    404s] (I)       Reduce via in TA                                   : true
[06/08 22:15:24    404s] (I)       SS-aware routing                                   : true
[06/08 22:15:24    404s] (I)       Improve tree edge sharing                          : true
[06/08 22:15:24    404s] (I)       Improve 2D via estimation                          : true
[06/08 22:15:24    404s] (I)       Refine Steiner tree                                : true
[06/08 22:15:24    404s] (I)       Build spine tree                                   : true
[06/08 22:15:24    404s] (I)       Model pass through capacity                        : true
[06/08 22:15:24    404s] (I)       Extend blockages by a half GCell                   : true
[06/08 22:15:24    404s] (I)       Consider pin shapes                                : true
[06/08 22:15:24    404s] (I)       Consider pin shapes for all nodes                  : true
[06/08 22:15:24    404s] (I)       Consider NR APA                                    : true
[06/08 22:15:24    404s] (I)       Consider IO pin shape                              : true
[06/08 22:15:24    404s] (I)       Fix pin connection bug                             : true
[06/08 22:15:24    404s] (I)       Consider layer RC for local wires                  : true
[06/08 22:15:24    404s] (I)       LA-aware pin escape length                         : 2
[06/08 22:15:24    404s] (I)       Split for must join                                : true
[06/08 22:15:24    404s] (I)       Route guide main branches file                     : /tmp/innovus_temp_11176_nc-csuaf4-l01.apporto.com_c11879_csufresno_JAf0yZ/.rgfFCvXlJ.trunk.1
[06/08 22:15:24    404s] (I)       Route guide min downstream WL type                 : subtree
[06/08 22:15:24    404s] (I)       Routing effort level                               : 10000
[06/08 22:15:24    404s] (I)       Special modeling for N7                            : 0
[06/08 22:15:24    404s] (I)       Special modeling for N6                            : 0
[06/08 22:15:24    404s] (I)       Special modeling for N3                            : 0
[06/08 22:15:24    404s] (I)       Special modeling for N5 v6                         : 0
[06/08 22:15:24    404s] (I)       Special settings for S3                            : 0
[06/08 22:15:24    404s] (I)       Special settings for S4                            : 0
[06/08 22:15:24    404s] (I)       Special settings for S5 v2                         : 0
[06/08 22:15:24    404s] (I)       Special settings for S7                            : 0
[06/08 22:15:24    404s] (I)       Special settings for S8                            : 0
[06/08 22:15:24    404s] (I)       Prefer layer length threshold                      : 8
[06/08 22:15:24    404s] (I)       Overflow penalty cost                              : 10
[06/08 22:15:24    404s] (I)       A-star cost                                        : 0.300000
[06/08 22:15:24    404s] (I)       Misalignment cost                                  : 10.000000
[06/08 22:15:24    404s] (I)       Threshold for short IRoute                         : 6
[06/08 22:15:24    404s] (I)       Via cost during post routing                       : 1.000000
[06/08 22:15:24    404s] (I)       Layer congestion ratios                            : { { 1.0 } }
[06/08 22:15:24    404s] (I)       Source-to-sink ratio                               : 0.300000
[06/08 22:15:24    404s] (I)       Scenic ratio bound                                 : 3.000000
[06/08 22:15:24    404s] (I)       Segment layer relax scenic ratio                   : 1.250000
[06/08 22:15:24    404s] (I)       Source-sink aware LA ratio                         : 0.500000
[06/08 22:15:24    404s] (I)       PG-aware similar topology routing                  : true
[06/08 22:15:24    404s] (I)       Maze routing via cost fix                          : true
[06/08 22:15:24    404s] (I)       Apply PRL on PG terms                              : true
[06/08 22:15:24    404s] (I)       Apply PRL on obs objects                           : true
[06/08 22:15:24    404s] (I)       Handle range-type spacing rules                    : true
[06/08 22:15:24    404s] (I)       PG gap threshold multiplier                        : 10.000000
[06/08 22:15:24    404s] (I)       Parallel spacing query fix                         : true
[06/08 22:15:24    404s] (I)       Force source to root IR                            : true
[06/08 22:15:24    404s] (I)       Layer Weights                                      : L2:4 L3:2.5
[06/08 22:15:24    404s] (I)       Do not relax to DPT layer                          : true
[06/08 22:15:24    404s] (I)       No DPT in post routing                             : true
[06/08 22:15:24    404s] (I)       Modeling PG via merging fix                        : true
[06/08 22:15:24    404s] (I)       Shield aware TA                                    : true
[06/08 22:15:24    404s] (I)       Strong shield aware TA                             : true
[06/08 22:15:24    404s] (I)       Overflow calculation fix in LA                     : true
[06/08 22:15:24    404s] (I)       Post routing fix                                   : true
[06/08 22:15:24    404s] (I)       Strong post routing                                : true
[06/08 22:15:24    404s] (I)       NDR via pillar fix                                 : true
[06/08 22:15:24    404s] (I)       Violation on path threshold                        : 1
[06/08 22:15:24    404s] (I)       Pass through capacity modeling                     : true
[06/08 22:15:24    404s] (I)       Select the non-relaxed segments in post routing stage : true
[06/08 22:15:24    404s] (I)       Avoid high resistance layers                       : true
[06/08 22:15:24    404s] (I)       Counted 1186 PG shapes. We will not process PG shapes layer by layer.
[06/08 22:15:24    404s] (I)       Use row-based GCell size
[06/08 22:15:24    404s] (I)       GCell unit size  : 2800
[06/08 22:15:24    404s] (I)       GCell multiplier : 1
[06/08 22:15:24    404s] (I)       build grid graph
[06/08 22:15:24    404s] (I)       build grid graph start
[06/08 22:15:24    404s] [NR-eGR] Track table information for default rule: 
[06/08 22:15:24    404s] [NR-eGR] metal1 has no routable track
[06/08 22:15:24    404s] [NR-eGR] metal2 has single uniform track structure
[06/08 22:15:24    404s] [NR-eGR] metal3 has single uniform track structure
[06/08 22:15:24    404s] [NR-eGR] metal4 has single uniform track structure
[06/08 22:15:24    404s] [NR-eGR] metal5 has single uniform track structure
[06/08 22:15:24    404s] [NR-eGR] metal6 has single uniform track structure
[06/08 22:15:24    404s] [NR-eGR] metal7 has single uniform track structure
[06/08 22:15:24    404s] [NR-eGR] metal8 has single uniform track structure
[06/08 22:15:24    404s] [NR-eGR] metal9 has single uniform track structure
[06/08 22:15:24    404s] [NR-eGR] metal10 has single uniform track structure
[06/08 22:15:24    404s] (I)       build grid graph end
[06/08 22:15:24    404s] (I)       ===========================================================================
[06/08 22:15:24    404s] (I)       == Report All Rule Vias ==
[06/08 22:15:24    404s] (I)       ===========================================================================
[06/08 22:15:24    404s] (I)        Via Rule : (Default)
[06/08 22:15:24    404s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[06/08 22:15:24    404s] (I)       ---------------------------------------------------------------------------
[06/08 22:15:24    404s] (I)        1    9 : via1_8                      9 : via1_8                   
[06/08 22:15:24    404s] (I)        2   10 : via2_8                     10 : via2_8                   
[06/08 22:15:24    404s] (I)        3   19 : via3_2                     19 : via3_2                   
[06/08 22:15:24    404s] (I)        4   22 : via4_0                     22 : via4_0                   
[06/08 22:15:24    404s] (I)        5   23 : via5_0                     23 : via5_0                   
[06/08 22:15:24    404s] (I)        6   24 : via6_0                     24 : via6_0                   
[06/08 22:15:24    404s] (I)        7   25 : via7_0                     25 : via7_0                   
[06/08 22:15:24    404s] (I)        8   26 : via8_0                     26 : via8_0                   
[06/08 22:15:24    404s] (I)        9   27 : via9_0                     27 : via9_0                   
[06/08 22:15:24    404s] (I)       ===========================================================================
[06/08 22:15:24    404s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 1391.98 MB )
[06/08 22:15:24    404s] (I)       Num PG vias on layer 2 : 0
[06/08 22:15:24    404s] (I)       Num PG vias on layer 3 : 0
[06/08 22:15:24    404s] (I)       Num PG vias on layer 4 : 0
[06/08 22:15:24    404s] (I)       Num PG vias on layer 5 : 0
[06/08 22:15:24    404s] (I)       Num PG vias on layer 6 : 0
[06/08 22:15:24    404s] (I)       Num PG vias on layer 7 : 0
[06/08 22:15:24    404s] (I)       Num PG vias on layer 8 : 0
[06/08 22:15:24    404s] (I)       Num PG vias on layer 9 : 0
[06/08 22:15:24    404s] (I)       Num PG vias on layer 10 : 0
[06/08 22:15:24    404s] [NR-eGR] Read 4966 PG shapes
[06/08 22:15:24    404s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1391.98 MB )
[06/08 22:15:24    404s] [NR-eGR] #Routing Blockages  : 0
[06/08 22:15:24    404s] [NR-eGR] #Instance Blockages : 0
[06/08 22:15:24    404s] [NR-eGR] #PG Blockages       : 4966
[06/08 22:15:24    404s] [NR-eGR] #Halo Blockages     : 0
[06/08 22:15:24    404s] [NR-eGR] #Boundary Blockages : 0
[06/08 22:15:24    404s] (I)       Design has 0 blackboxes considered as all layer blockages.
[06/08 22:15:24    404s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[06/08 22:15:24    404s] (I)       readDataFromPlaceDB
[06/08 22:15:24    404s] (I)       Read net information..
[06/08 22:15:24    404s] [NR-eGR] Read numTotalNets=733  numIgnoredNets=732
[06/08 22:15:24    404s] (I)       Read testcase time = 0.000 seconds
[06/08 22:15:24    404s] 
[06/08 22:15:24    404s] [NR-eGR] Connected 0 must-join pins/ports
[06/08 22:15:24    404s] (I)       early_global_route_priority property id does not exist.
[06/08 22:15:24    404s] (I)       Start initializing grid graph
[06/08 22:15:24    404s] (I)       Early Global GCell Via Threshold calculated based on cut spacing = 
[06/08 22:15:24    404s] (I)       End initializing grid graph
[06/08 22:15:24    404s] (I)       Model blockages into capacity
[06/08 22:15:24    404s] (I)       Read Num Blocks=4966  Num Prerouted Wires=0  Num CS=0
[06/08 22:15:24    404s] (I)       Started Modeling ( Curr Mem: 1391.98 MB )
[06/08 22:15:24    404s] (I)       Layer 1 (V) : #blockages 240 : #preroutes 0
[06/08 22:15:24    404s] (I)       Layer 2 (H) : #blockages 720 : #preroutes 0
[06/08 22:15:24    404s] (I)       Layer 3 (V) : #blockages 240 : #preroutes 0
[06/08 22:15:24    404s] (I)       Layer 4 (H) : #blockages 720 : #preroutes 0
[06/08 22:15:24    404s] (I)       Layer 5 (V) : #blockages 240 : #preroutes 0
[06/08 22:15:24    404s] (I)       Layer 6 (H) : #blockages 720 : #preroutes 0
[06/08 22:15:24    404s] (I)       Layer 7 (V) : #blockages 240 : #preroutes 0
[06/08 22:15:24    404s] (I)       Layer 8 (H) : #blockages 1096 : #preroutes 0
[06/08 22:15:24    404s] (I)       Layer 9 (V) : #blockages 750 : #preroutes 0
[06/08 22:15:24    404s] (I)       Finished Modeling ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1391.98 MB )
[06/08 22:15:24    404s] (I)       -- layer congestion ratio --
[06/08 22:15:24    404s] (I)       Layer 1 : 0.100000
[06/08 22:15:24    404s] (I)       Layer 2 : 0.700000
[06/08 22:15:24    404s] (I)       Layer 3 : 0.700000
[06/08 22:15:24    404s] (I)       Layer 4 : 1.000000
[06/08 22:15:24    404s] (I)       Layer 5 : 1.000000
[06/08 22:15:24    404s] (I)       Layer 6 : 1.000000
[06/08 22:15:24    404s] (I)       Layer 7 : 1.000000
[06/08 22:15:24    404s] (I)       Layer 8 : 1.000000
[06/08 22:15:24    404s] (I)       Layer 9 : 1.000000
[06/08 22:15:24    404s] (I)       Layer 10 : 1.000000
[06/08 22:15:24    404s] (I)       ----------------------------
[06/08 22:15:24    404s] (I)       Moved 0 terms for better access 
[06/08 22:15:24    404s] (I)       Number of ignored nets = 0
[06/08 22:15:24    404s] (I)       Number of fixed nets = 0.  Ignored: Yes
[06/08 22:15:24    404s] (I)       Number of clock nets = 1.  Ignored: No
[06/08 22:15:24    404s] (I)       Number of analog nets = 0.  Ignored: Yes
[06/08 22:15:24    404s] (I)       Number of special nets = 0.  Ignored: Yes
[06/08 22:15:24    404s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[06/08 22:15:24    404s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[06/08 22:15:24    404s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[06/08 22:15:24    404s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[06/08 22:15:24    404s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[06/08 22:15:24    404s] [NR-eGR] There are 1 clock nets ( 1 with NDR ).
[06/08 22:15:24    404s] (I)       Before initializing Early Global Route syMemory usage = 1392.0 MB
[06/08 22:15:24    404s] (I)       Ndr track 0 does not exist
[06/08 22:15:24    404s] (I)       Ndr track 0 does not exist
[06/08 22:15:24    404s] (I)       ---------------------Grid Graph Info--------------------
[06/08 22:15:24    404s] (I)       Routing area        : (0, 0) - (126540, 104720)
[06/08 22:15:24    404s] (I)       Core area           : (20140, 20160) - (106400, 84560)
[06/08 22:15:24    404s] (I)       Site width          :   380  (dbu)
[06/08 22:15:24    404s] (I)       Row height          :  2800  (dbu)
[06/08 22:15:24    404s] (I)       GCell width         :  2800  (dbu)
[06/08 22:15:24    404s] (I)       GCell height        :  2800  (dbu)
[06/08 22:15:24    404s] (I)       Grid                :    45    38    10
[06/08 22:15:24    404s] (I)       Layer numbers       :     1     2     3     4     5     6     7     8     9    10
[06/08 22:15:24    404s] (I)       Vertical capacity   :     0  2800     0  2800     0  2800     0  2800     0  2800
[06/08 22:15:24    404s] (I)       Horizontal capacity :     0     0  2800     0  2800     0  2800     0  2800     0
[06/08 22:15:24    404s] (I)       Default wire width  :   140   140   140   280   280   280   800   800  1600  1600
[06/08 22:15:24    404s] (I)       Default wire space  :   130   140   140   280   280   280   800   800  1600  1600
[06/08 22:15:24    404s] (I)       Default wire pitch  :   270   280   280   560   560   560  1600  1600  3200  3200
[06/08 22:15:24    404s] (I)       Default pitch size  :   270   380   280   560   560   560  1680  1680  3200  3360
[06/08 22:15:24    404s] (I)       First track coord   :     0   190   140   730   700   730  1820  1850  4300  3530
[06/08 22:15:24    404s] (I)       Num tracks per GCell: 10.37  7.37 10.00  5.00  5.00  5.00  1.67  1.67  0.88  0.83
[06/08 22:15:24    404s] (I)       Total num of tracks :     0   333   374   225   186   225    62    74    32    37
[06/08 22:15:24    404s] (I)       Num of masks        :     1     1     1     1     1     1     1     1     1     1
[06/08 22:15:24    404s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0     0     0
[06/08 22:15:24    404s] (I)       --------------------------------------------------------
[06/08 22:15:24    404s] 
[06/08 22:15:24    404s] [NR-eGR] ============ Routing rule table ============
[06/08 22:15:24    404s] [NR-eGR] Rule id: 0  Nets: 0 
[06/08 22:15:24    404s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[06/08 22:15:24    404s] (I)       Pitch:  L1=270  L2=380  L3=280  L4=560  L5=560  L6=560  L7=1680  L8=1680  L9=3200  L10=3360
[06/08 22:15:24    404s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1
[06/08 22:15:24    404s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1
[06/08 22:15:24    404s] [NR-eGR] Rule id: 1  Nets: 1 
[06/08 22:15:24    404s] (I)       ID:1  Default:no NDR Track ID:0 NDR Via ID:-1 Extra Space:1 #Shields:0 Max Demand(H):2 Max Demand(V):2
[06/08 22:15:24    404s] (I)       Pitch:  L1=540  L2=760  L3=560  L4=1120  L5=1120  L6=1120  L7=3200  L8=3200  L9=6400  L10=6400
[06/08 22:15:24    404s] (I)       NumUsedTracks:  L1=2  L2=2  L3=2  L4=2  L5=2  L6=2  L7=2  L8=2  L9=2  L10=2
[06/08 22:15:24    404s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1
[06/08 22:15:24    404s] [NR-eGR] ========================================
[06/08 22:15:24    404s] [NR-eGR] 
[06/08 22:15:24    404s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[06/08 22:15:24    404s] (I)       blocked tracks on layer2 : = 2496 / 12654 (19.72%)
[06/08 22:15:24    404s] (I)       blocked tracks on layer3 : = 552 / 16830 (3.28%)
[06/08 22:15:24    404s] (I)       blocked tracks on layer4 : = 1896 / 8550 (22.18%)
[06/08 22:15:24    404s] (I)       blocked tracks on layer5 : = 600 / 8370 (7.17%)
[06/08 22:15:24    404s] (I)       blocked tracks on layer6 : = 1896 / 8550 (22.18%)
[06/08 22:15:24    404s] (I)       blocked tracks on layer7 : = 675 / 2790 (24.19%)
[06/08 22:15:24    404s] (I)       blocked tracks on layer8 : = 888 / 2812 (31.58%)
[06/08 22:15:24    404s] (I)       blocked tracks on layer9 : = 987 / 1440 (68.54%)
[06/08 22:15:24    404s] (I)       blocked tracks on layer10 : = 807 / 1406 (57.40%)
[06/08 22:15:24    404s] (I)       After initializing Early Global Route syMemory usage = 1392.0 MB
[06/08 22:15:24    404s] (I)       Finished Loading and Dumping File ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1391.98 MB )
[06/08 22:15:24    404s] (I)       Reset routing kernel
[06/08 22:15:24    404s] (I)       Started Global Routing ( Curr Mem: 1391.98 MB )
[06/08 22:15:24    404s] (I)       ============= Initialization =============
[06/08 22:15:24    404s] (I)       totalPins=49  totalGlobalPin=48 (97.96%)
[06/08 22:15:24    404s] (I)       Started Net group 1 ( Curr Mem: 1391.98 MB )
[06/08 22:15:24    404s] (I)       Started Build MST ( Curr Mem: 1391.98 MB )
[06/08 22:15:24    404s] (I)       Generate topology with single threads
[06/08 22:15:24    404s] (I)       Finished Build MST ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1391.98 MB )
[06/08 22:15:24    404s] (I)       total 2D Cap : 23712 = (16278 H, 7434 V)
[06/08 22:15:24    404s] [NR-eGR] Layer group 1: route 1 net(s) in layer range [3, 4]
[06/08 22:15:24    404s] (I)       
[06/08 22:15:24    404s] (I)       ============  Phase 1a Route ============
[06/08 22:15:24    404s] (I)       Started Phase 1a ( Curr Mem: 1391.98 MB )
[06/08 22:15:24    404s] (I)       Started Pattern routing ( Curr Mem: 1391.98 MB )
[06/08 22:15:24    404s] (I)       Finished Pattern routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1391.98 MB )
[06/08 22:15:24    404s] (I)       Usage: 117 = (46 H, 71 V) = (0.28% H, 0.96% V) = (6.440e+01um H, 9.940e+01um V)
[06/08 22:15:24    404s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1391.98 MB )
[06/08 22:15:24    404s] (I)       
[06/08 22:15:24    404s] (I)       ============  Phase 1b Route ============
[06/08 22:15:24    404s] (I)       Started Phase 1b ( Curr Mem: 1391.98 MB )
[06/08 22:15:24    404s] (I)       Usage: 117 = (46 H, 71 V) = (0.28% H, 0.96% V) = (6.440e+01um H, 9.940e+01um V)
[06/08 22:15:24    404s] (I)       Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.638000e+02um
[06/08 22:15:24    404s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1391.98 MB )
[06/08 22:15:24    404s] (I)       
[06/08 22:15:24    404s] (I)       ============  Phase 1c Route ============
[06/08 22:15:24    404s] (I)       Started Phase 1c ( Curr Mem: 1391.98 MB )
[06/08 22:15:24    404s] (I)       Usage: 117 = (46 H, 71 V) = (0.28% H, 0.96% V) = (6.440e+01um H, 9.940e+01um V)
[06/08 22:15:24    404s] (I)       Finished Phase 1c ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1391.98 MB )
[06/08 22:15:24    404s] (I)       
[06/08 22:15:24    404s] (I)       ============  Phase 1d Route ============
[06/08 22:15:24    404s] (I)       Started Phase 1d ( Curr Mem: 1391.98 MB )
[06/08 22:15:24    404s] (I)       Usage: 117 = (46 H, 71 V) = (0.28% H, 0.96% V) = (6.440e+01um H, 9.940e+01um V)
[06/08 22:15:24    404s] (I)       Finished Phase 1d ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1391.98 MB )
[06/08 22:15:24    404s] (I)       
[06/08 22:15:24    404s] (I)       ============  Phase 1e Route ============
[06/08 22:15:24    404s] (I)       Started Phase 1e ( Curr Mem: 1391.98 MB )
[06/08 22:15:24    404s] (I)       Started Route legalization ( Curr Mem: 1391.98 MB )
[06/08 22:15:24    404s] (I)       Started Legalize Blockage Violations ( Curr Mem: 1391.98 MB )
[06/08 22:15:24    404s] (I)       Finished Legalize Blockage Violations ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1391.98 MB )
[06/08 22:15:24    404s] (I)       Finished Route legalization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1391.98 MB )
[06/08 22:15:24    404s] (I)       Usage: 117 = (46 H, 71 V) = (0.28% H, 0.96% V) = (6.440e+01um H, 9.940e+01um V)
[06/08 22:15:24    404s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.638000e+02um
[06/08 22:15:24    404s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1391.98 MB )
[06/08 22:15:24    404s] (I)       
[06/08 22:15:24    404s] (I)       ============  Phase 1f Route ============
[06/08 22:15:24    404s] (I)       Started Phase 1f ( Curr Mem: 1391.98 MB )
[06/08 22:15:24    404s] (I)       Usage: 117 = (46 H, 71 V) = (0.28% H, 0.96% V) = (6.440e+01um H, 9.940e+01um V)
[06/08 22:15:24    404s] (I)       Finished Phase 1f ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1391.98 MB )
[06/08 22:15:24    404s] (I)       
[06/08 22:15:24    404s] (I)       ============  Phase 1g Route ============
[06/08 22:15:24    404s] (I)       Started Phase 1g ( Curr Mem: 1391.98 MB )
[06/08 22:15:24    404s] (I)       Started Post Routing ( Curr Mem: 1391.98 MB )
[06/08 22:15:24    404s] (I)       Finished Post Routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1391.98 MB )
[06/08 22:15:24    404s] (I)       Usage: 0 = (0 H, 0 V) = (0.00% H, 0.00% V) = (0.000e+00um H, 0.000e+00um V)
[06/08 22:15:24    404s] (I)       Finished Phase 1g ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1391.98 MB )
[06/08 22:15:24    404s] (I)       numNets=1  numFullyRipUpNets=1  numPartialRipUpNets=1 routedWL=0
[06/08 22:15:24    404s] [NR-eGR] Create a new net group with 1 nets and layer range [3, 6]
[06/08 22:15:24    404s] (I)       
[06/08 22:15:24    404s] (I)       ============  Phase 1h Route ============
[06/08 22:15:24    404s] (I)       Started Phase 1h ( Curr Mem: 1391.98 MB )
[06/08 22:15:24    404s] (I)       Started Post Routing ( Curr Mem: 1391.98 MB )
[06/08 22:15:24    404s] (I)       Finished Post Routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1391.98 MB )
[06/08 22:15:24    404s] (I)       Usage: 0 = (0 H, 0 V) = (0.00% H, 0.00% V) = (0.000e+00um H, 0.000e+00um V)
[06/08 22:15:24    404s] (I)       Finished Phase 1h ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1391.98 MB )
[06/08 22:15:24    404s] (I)       Finished Net group 1 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1391.98 MB )
[06/08 22:15:24    404s] (I)       Started Net group 2 ( Curr Mem: 1391.98 MB )
[06/08 22:15:24    404s] (I)       Started Build MST ( Curr Mem: 1391.98 MB )
[06/08 22:15:24    404s] (I)       Generate topology with single threads
[06/08 22:15:24    404s] (I)       Finished Build MST ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1391.98 MB )
[06/08 22:15:24    404s] (I)       total 2D Cap : 38916 = (24120 H, 14796 V)
[06/08 22:15:24    404s] [NR-eGR] Layer group 2: route 1 net(s) in layer range [3, 6]
[06/08 22:15:24    404s] (I)       
[06/08 22:15:24    404s] (I)       ============  Phase 1a Route ============
[06/08 22:15:24    404s] (I)       Started Phase 1a ( Curr Mem: 1391.98 MB )
[06/08 22:15:24    404s] (I)       Started Pattern routing ( Curr Mem: 1391.98 MB )
[06/08 22:15:24    404s] (I)       Finished Pattern routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1391.98 MB )
[06/08 22:15:24    404s] (I)       Usage: 117 = (46 H, 71 V) = (0.19% H, 0.48% V) = (6.440e+01um H, 9.940e+01um V)
[06/08 22:15:24    404s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1391.98 MB )
[06/08 22:15:24    404s] (I)       
[06/08 22:15:24    404s] (I)       ============  Phase 1b Route ============
[06/08 22:15:24    404s] (I)       Started Phase 1b ( Curr Mem: 1391.98 MB )
[06/08 22:15:24    404s] (I)       Usage: 117 = (46 H, 71 V) = (0.19% H, 0.48% V) = (6.440e+01um H, 9.940e+01um V)
[06/08 22:15:24    404s] (I)       Overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 1.638000e+02um
[06/08 22:15:24    404s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1391.98 MB )
[06/08 22:15:24    404s] (I)       
[06/08 22:15:24    404s] (I)       ============  Phase 1c Route ============
[06/08 22:15:24    404s] (I)       Started Phase 1c ( Curr Mem: 1391.98 MB )
[06/08 22:15:24    404s] (I)       Usage: 117 = (46 H, 71 V) = (0.19% H, 0.48% V) = (6.440e+01um H, 9.940e+01um V)
[06/08 22:15:24    404s] (I)       Finished Phase 1c ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1391.98 MB )
[06/08 22:15:24    404s] (I)       
[06/08 22:15:24    404s] (I)       ============  Phase 1d Route ============
[06/08 22:15:24    404s] (I)       Started Phase 1d ( Curr Mem: 1391.98 MB )
[06/08 22:15:24    404s] (I)       Usage: 117 = (46 H, 71 V) = (0.19% H, 0.48% V) = (6.440e+01um H, 9.940e+01um V)
[06/08 22:15:24    404s] (I)       Finished Phase 1d ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1391.98 MB )
[06/08 22:15:24    404s] (I)       
[06/08 22:15:24    404s] (I)       ============  Phase 1e Route ============
[06/08 22:15:24    404s] (I)       Started Phase 1e ( Curr Mem: 1391.98 MB )
[06/08 22:15:24    404s] (I)       Started Route legalization ( Curr Mem: 1391.98 MB )
[06/08 22:15:24    404s] (I)       Started Legalize Blockage Violations ( Curr Mem: 1391.98 MB )
[06/08 22:15:24    404s] (I)       Finished Legalize Blockage Violations ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1391.98 MB )
[06/08 22:15:24    404s] (I)       Finished Route legalization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1391.98 MB )
[06/08 22:15:24    404s] (I)       Usage: 117 = (46 H, 71 V) = (0.19% H, 0.48% V) = (6.440e+01um H, 9.940e+01um V)
[06/08 22:15:24    404s] [NR-eGR] Early Global Route overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 1.638000e+02um
[06/08 22:15:24    404s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1391.98 MB )
[06/08 22:15:24    404s] (I)       
[06/08 22:15:24    404s] (I)       ============  Phase 1f Route ============
[06/08 22:15:24    404s] (I)       Started Phase 1f ( Curr Mem: 1391.98 MB )
[06/08 22:15:24    404s] (I)       Usage: 117 = (46 H, 71 V) = (0.19% H, 0.48% V) = (6.440e+01um H, 9.940e+01um V)
[06/08 22:15:24    404s] (I)       Finished Phase 1f ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1391.98 MB )
[06/08 22:15:24    404s] (I)       
[06/08 22:15:24    404s] (I)       ============  Phase 1g Route ============
[06/08 22:15:24    404s] (I)       Started Phase 1g ( Curr Mem: 1391.98 MB )
[06/08 22:15:24    404s] (I)       Started Post Routing ( Curr Mem: 1391.98 MB )
[06/08 22:15:24    404s] (I)       Finished Post Routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1391.98 MB )
[06/08 22:15:24    404s] (I)       Usage: 0 = (0 H, 0 V) = (0.00% H, 0.00% V) = (0.000e+00um H, 0.000e+00um V)
[06/08 22:15:24    404s] (I)       Finished Phase 1g ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1391.98 MB )
[06/08 22:15:24    404s] (I)       numNets=1  numFullyRipUpNets=1  numPartialRipUpNets=1 routedWL=0
[06/08 22:15:24    404s] [NR-eGR] Create a new net group with 1 nets and layer range [3, 8]
[06/08 22:15:24    404s] (I)       
[06/08 22:15:24    404s] (I)       ============  Phase 1h Route ============
[06/08 22:15:24    404s] (I)       Started Phase 1h ( Curr Mem: 1391.98 MB )
[06/08 22:15:24    404s] (I)       Started Post Routing ( Curr Mem: 1391.98 MB )
[06/08 22:15:24    404s] (I)       Finished Post Routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1391.98 MB )
[06/08 22:15:24    404s] (I)       Usage: 0 = (0 H, 0 V) = (0.00% H, 0.00% V) = (0.000e+00um H, 0.000e+00um V)
[06/08 22:15:24    404s] (I)       Finished Phase 1h ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1391.98 MB )
[06/08 22:15:24    404s] (I)       Finished Net group 2 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1391.98 MB )
[06/08 22:15:24    404s] (I)       Started Net group 3 ( Curr Mem: 1391.98 MB )
[06/08 22:15:24    404s] (I)       Started Build MST ( Curr Mem: 1391.98 MB )
[06/08 22:15:24    404s] (I)       Generate topology with single threads
[06/08 22:15:24    404s] (I)       Finished Build MST ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1391.98 MB )
[06/08 22:15:24    404s] (I)       total 2D Cap : 43051 = (26331 H, 16720 V)
[06/08 22:15:24    404s] [NR-eGR] Layer group 3: route 1 net(s) in layer range [3, 8]
[06/08 22:15:24    404s] (I)       
[06/08 22:15:24    404s] (I)       ============  Phase 1a Route ============
[06/08 22:15:24    404s] (I)       Started Phase 1a ( Curr Mem: 1391.98 MB )
[06/08 22:15:24    404s] (I)       Started Pattern routing ( Curr Mem: 1391.98 MB )
[06/08 22:15:24    404s] (I)       Finished Pattern routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1391.98 MB )
[06/08 22:15:24    404s] (I)       Usage: 117 = (46 H, 71 V) = (0.17% H, 0.42% V) = (6.440e+01um H, 9.940e+01um V)
[06/08 22:15:24    404s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1391.98 MB )
[06/08 22:15:24    404s] (I)       
[06/08 22:15:24    404s] (I)       ============  Phase 1b Route ============
[06/08 22:15:24    404s] (I)       Started Phase 1b ( Curr Mem: 1391.98 MB )
[06/08 22:15:24    404s] (I)       Usage: 117 = (46 H, 71 V) = (0.17% H, 0.42% V) = (6.440e+01um H, 9.940e+01um V)
[06/08 22:15:24    404s] (I)       Overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 1.638000e+02um
[06/08 22:15:24    404s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1391.98 MB )
[06/08 22:15:24    404s] (I)       
[06/08 22:15:24    404s] (I)       ============  Phase 1c Route ============
[06/08 22:15:24    404s] (I)       Started Phase 1c ( Curr Mem: 1391.98 MB )
[06/08 22:15:24    404s] (I)       Usage: 117 = (46 H, 71 V) = (0.17% H, 0.42% V) = (6.440e+01um H, 9.940e+01um V)
[06/08 22:15:24    404s] (I)       Finished Phase 1c ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1391.98 MB )
[06/08 22:15:24    404s] (I)       
[06/08 22:15:24    404s] (I)       ============  Phase 1d Route ============
[06/08 22:15:24    404s] (I)       Started Phase 1d ( Curr Mem: 1391.98 MB )
[06/08 22:15:24    404s] (I)       Usage: 117 = (46 H, 71 V) = (0.17% H, 0.42% V) = (6.440e+01um H, 9.940e+01um V)
[06/08 22:15:24    404s] (I)       Finished Phase 1d ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1391.98 MB )
[06/08 22:15:24    404s] (I)       
[06/08 22:15:24    404s] (I)       ============  Phase 1e Route ============
[06/08 22:15:24    404s] (I)       Started Phase 1e ( Curr Mem: 1391.98 MB )
[06/08 22:15:24    404s] (I)       Started Route legalization ( Curr Mem: 1391.98 MB )
[06/08 22:15:24    404s] (I)       Started Legalize Blockage Violations ( Curr Mem: 1391.98 MB )
[06/08 22:15:24    404s] (I)       Finished Legalize Blockage Violations ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1391.98 MB )
[06/08 22:15:24    404s] (I)       Finished Route legalization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1391.98 MB )
[06/08 22:15:24    404s] (I)       Usage: 117 = (46 H, 71 V) = (0.17% H, 0.42% V) = (6.440e+01um H, 9.940e+01um V)
[06/08 22:15:24    404s] [NR-eGR] Early Global Route overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 1.638000e+02um
[06/08 22:15:24    404s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1391.98 MB )
[06/08 22:15:24    404s] (I)       
[06/08 22:15:24    404s] (I)       ============  Phase 1f Route ============
[06/08 22:15:24    404s] (I)       Started Phase 1f ( Curr Mem: 1391.98 MB )
[06/08 22:15:24    404s] (I)       Usage: 117 = (46 H, 71 V) = (0.17% H, 0.42% V) = (6.440e+01um H, 9.940e+01um V)
[06/08 22:15:24    404s] (I)       Finished Phase 1f ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1391.98 MB )
[06/08 22:15:24    404s] (I)       
[06/08 22:15:24    404s] (I)       ============  Phase 1g Route ============
[06/08 22:15:24    404s] (I)       Started Phase 1g ( Curr Mem: 1391.98 MB )
[06/08 22:15:24    404s] (I)       Started Post Routing ( Curr Mem: 1391.98 MB )
[06/08 22:15:24    404s] (I)       Finished Post Routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1391.98 MB )
[06/08 22:15:24    404s] (I)       Usage: 0 = (0 H, 0 V) = (0.00% H, 0.00% V) = (0.000e+00um H, 0.000e+00um V)
[06/08 22:15:24    404s] (I)       Finished Phase 1g ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1391.98 MB )
[06/08 22:15:24    404s] (I)       numNets=1  numFullyRipUpNets=1  numPartialRipUpNets=1 routedWL=0
[06/08 22:15:24    404s] [NR-eGR] Create a new net group with 1 nets and layer range [3, 10]
[06/08 22:15:24    404s] (I)       
[06/08 22:15:24    404s] (I)       ============  Phase 1h Route ============
[06/08 22:15:24    404s] (I)       Started Phase 1h ( Curr Mem: 1391.98 MB )
[06/08 22:15:24    404s] (I)       Started Post Routing ( Curr Mem: 1391.98 MB )
[06/08 22:15:24    404s] (I)       Finished Post Routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1391.98 MB )
[06/08 22:15:24    404s] (I)       Usage: 0 = (0 H, 0 V) = (0.00% H, 0.00% V) = (0.000e+00um H, 0.000e+00um V)
[06/08 22:15:24    404s] (I)       Finished Phase 1h ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1391.98 MB )
[06/08 22:15:24    404s] (I)       Finished Net group 3 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1391.98 MB )
[06/08 22:15:24    404s] (I)       Started Net group 4 ( Curr Mem: 1391.98 MB )
[06/08 22:15:24    404s] (I)       Started Build MST ( Curr Mem: 1391.98 MB )
[06/08 22:15:24    404s] (I)       Generate topology with single threads
[06/08 22:15:24    404s] (I)       Finished Build MST ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1391.98 MB )
[06/08 22:15:24    404s] (I)       total 2D Cap : 44122 = (26803 H, 17319 V)
[06/08 22:15:24    404s] [NR-eGR] Layer group 4: route 1 net(s) in layer range [3, 10]
[06/08 22:15:24    404s] (I)       
[06/08 22:15:24    404s] (I)       ============  Phase 1a Route ============
[06/08 22:15:24    404s] (I)       Started Phase 1a ( Curr Mem: 1391.98 MB )
[06/08 22:15:24    404s] (I)       Started Pattern routing ( Curr Mem: 1391.98 MB )
[06/08 22:15:24    404s] (I)       Finished Pattern routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1391.98 MB )
[06/08 22:15:24    404s] (I)       Usage: 117 = (46 H, 71 V) = (0.17% H, 0.41% V) = (6.440e+01um H, 9.940e+01um V)
[06/08 22:15:24    404s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1391.98 MB )
[06/08 22:15:24    404s] (I)       
[06/08 22:15:24    404s] (I)       ============  Phase 1b Route ============
[06/08 22:15:24    404s] (I)       Started Phase 1b ( Curr Mem: 1391.98 MB )
[06/08 22:15:24    404s] (I)       Usage: 117 = (46 H, 71 V) = (0.17% H, 0.41% V) = (6.440e+01um H, 9.940e+01um V)
[06/08 22:15:24    404s] (I)       Overflow of layer group 4: 0.00% H + 0.00% V. EstWL: 1.638000e+02um
[06/08 22:15:24    404s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1391.98 MB )
[06/08 22:15:24    404s] (I)       
[06/08 22:15:24    404s] (I)       ============  Phase 1c Route ============
[06/08 22:15:24    404s] (I)       Started Phase 1c ( Curr Mem: 1391.98 MB )
[06/08 22:15:24    404s] (I)       Usage: 117 = (46 H, 71 V) = (0.17% H, 0.41% V) = (6.440e+01um H, 9.940e+01um V)
[06/08 22:15:24    404s] (I)       Finished Phase 1c ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1391.98 MB )
[06/08 22:15:24    404s] (I)       
[06/08 22:15:24    404s] (I)       ============  Phase 1d Route ============
[06/08 22:15:24    404s] (I)       Started Phase 1d ( Curr Mem: 1391.98 MB )
[06/08 22:15:24    404s] (I)       Usage: 117 = (46 H, 71 V) = (0.17% H, 0.41% V) = (6.440e+01um H, 9.940e+01um V)
[06/08 22:15:24    404s] (I)       Finished Phase 1d ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1391.98 MB )
[06/08 22:15:24    404s] (I)       
[06/08 22:15:24    404s] (I)       ============  Phase 1e Route ============
[06/08 22:15:24    404s] (I)       Started Phase 1e ( Curr Mem: 1391.98 MB )
[06/08 22:15:24    404s] (I)       Started Route legalization ( Curr Mem: 1391.98 MB )
[06/08 22:15:24    404s] (I)       Started Legalize Blockage Violations ( Curr Mem: 1391.98 MB )
[06/08 22:15:24    404s] (I)       Finished Legalize Blockage Violations ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1391.98 MB )
[06/08 22:15:24    404s] (I)       Finished Route legalization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1391.98 MB )
[06/08 22:15:24    404s] (I)       Usage: 117 = (46 H, 71 V) = (0.17% H, 0.41% V) = (6.440e+01um H, 9.940e+01um V)
[06/08 22:15:24    404s] [NR-eGR] Early Global Route overflow of layer group 4: 0.00% H + 0.00% V. EstWL: 1.638000e+02um
[06/08 22:15:24    404s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1391.98 MB )
[06/08 22:15:24    404s] (I)       
[06/08 22:15:24    404s] (I)       ============  Phase 1f Route ============
[06/08 22:15:24    404s] (I)       Started Phase 1f ( Curr Mem: 1391.98 MB )
[06/08 22:15:24    404s] (I)       Usage: 117 = (46 H, 71 V) = (0.17% H, 0.41% V) = (6.440e+01um H, 9.940e+01um V)
[06/08 22:15:24    404s] (I)       Finished Phase 1f ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1391.98 MB )
[06/08 22:15:24    404s] (I)       
[06/08 22:15:24    404s] (I)       ============  Phase 1g Route ============
[06/08 22:15:24    404s] (I)       Started Phase 1g ( Curr Mem: 1391.98 MB )
[06/08 22:15:24    404s] (I)       Started Post Routing ( Curr Mem: 1391.98 MB )
[06/08 22:15:24    404s] (I)       Finished Post Routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1391.98 MB )
[06/08 22:15:24    404s] (I)       Usage: 0 = (0 H, 0 V) = (0.00% H, 0.00% V) = (0.000e+00um H, 0.000e+00um V)
[06/08 22:15:24    404s] (I)       Finished Phase 1g ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1391.98 MB )
[06/08 22:15:24    404s] (I)       numNets=1  numFullyRipUpNets=0  numPartialRipUpNets=1 routedWL=0
[06/08 22:15:24    404s] [NR-eGR] Create a new net group with 1 nets and layer range [2, 10]
[06/08 22:15:24    404s] (I)       
[06/08 22:15:24    404s] (I)       ============  Phase 1h Route ============
[06/08 22:15:24    404s] (I)       Started Phase 1h ( Curr Mem: 1391.98 MB )
[06/08 22:15:24    404s] (I)       Started Post Routing ( Curr Mem: 1391.98 MB )
[06/08 22:15:24    404s] (I)       Finished Post Routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1391.98 MB )
[06/08 22:15:24    404s] (I)       Usage: 0 = (0 H, 0 V) = (0.00% H, 0.00% V) = (0.000e+00um H, 0.000e+00um V)
[06/08 22:15:24    404s] (I)       Finished Phase 1h ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1391.98 MB )
[06/08 22:15:24    404s] (I)       Finished Net group 4 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1391.98 MB )
[06/08 22:15:24    404s] (I)       Started Net group 5 ( Curr Mem: 1391.98 MB )
[06/08 22:15:24    404s] (I)       Started Build MST ( Curr Mem: 1391.98 MB )
[06/08 22:15:24    404s] (I)       Generate topology with single threads
[06/08 22:15:24    404s] (I)       Finished Build MST ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1391.98 MB )
[06/08 22:15:24    404s] (I)       total 2D Cap : 55792 = (26803 H, 28989 V)
[06/08 22:15:24    404s] [NR-eGR] Layer group 5: route 1 net(s) in layer range [2, 10]
[06/08 22:15:24    404s] (I)       
[06/08 22:15:24    404s] (I)       ============  Phase 1a Route ============
[06/08 22:15:24    404s] (I)       Started Phase 1a ( Curr Mem: 1391.98 MB )
[06/08 22:15:24    404s] (I)       Started Pattern routing ( Curr Mem: 1391.98 MB )
[06/08 22:15:24    404s] (I)       Finished Pattern routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1391.98 MB )
[06/08 22:15:24    404s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 1391.98 MB )
[06/08 22:15:24    404s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 4
[06/08 22:15:24    404s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1391.98 MB )
[06/08 22:15:24    404s] (I)       Usage: 219 = (82 H, 137 V) = (0.31% H, 0.47% V) = (1.148e+02um H, 1.918e+02um V)
[06/08 22:15:24    404s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1391.98 MB )
[06/08 22:15:24    404s] (I)       
[06/08 22:15:24    404s] (I)       ============  Phase 1b Route ============
[06/08 22:15:24    404s] (I)       Started Phase 1b ( Curr Mem: 1391.98 MB )
[06/08 22:15:24    404s] (I)       Started Monotonic routing ( Curr Mem: 1391.98 MB )
[06/08 22:15:24    404s] (I)       Finished Monotonic routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1391.98 MB )
[06/08 22:15:24    404s] (I)       Usage: 219 = (82 H, 137 V) = (0.31% H, 0.47% V) = (1.148e+02um H, 1.918e+02um V)
[06/08 22:15:24    404s] (I)       Overflow of layer group 5: 0.00% H + 0.00% V. EstWL: 3.066000e+02um
[06/08 22:15:24    404s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1391.98 MB )
[06/08 22:15:24    404s] (I)       
[06/08 22:15:24    404s] (I)       ============  Phase 1c Route ============
[06/08 22:15:24    404s] (I)       Started Phase 1c ( Curr Mem: 1391.98 MB )
[06/08 22:15:24    404s] (I)       Started Two level routing ( Curr Mem: 1391.98 MB )
[06/08 22:15:24    404s] (I)       Level2 Grid: 9 x 8
[06/08 22:15:24    404s] (I)       Started Two Level Routing ( Curr Mem: 1391.98 MB )
[06/08 22:15:24    404s] (I)       Finished Two Level Routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1391.98 MB )
[06/08 22:15:24    404s] (I)       Started Two Level Routing (Strong) ( Curr Mem: 1391.98 MB )
[06/08 22:15:24    404s] (I)       Current Two Level Routing (Strong) [Round 0] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1391.98 MB )
[06/08 22:15:24    404s] (I)       Finished Two Level Routing (Strong) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1391.98 MB )
[06/08 22:15:24    404s] (I)       Finished Two level routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1391.98 MB )
[06/08 22:15:24    404s] (I)       Usage: 219 = (82 H, 137 V) = (0.31% H, 0.47% V) = (1.148e+02um H, 1.918e+02um V)
[06/08 22:15:24    404s] (I)       Finished Phase 1c ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1391.98 MB )
[06/08 22:15:24    404s] (I)       
[06/08 22:15:24    404s] (I)       ============  Phase 1d Route ============
[06/08 22:15:24    404s] (I)       Started Phase 1d ( Curr Mem: 1391.98 MB )
[06/08 22:15:24    404s] (I)       Started Detoured routing ( Curr Mem: 1391.98 MB )
[06/08 22:15:24    404s] (I)       Finished Detoured routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1391.98 MB )
[06/08 22:15:24    404s] (I)       Usage: 222 = (85 H, 137 V) = (0.32% H, 0.47% V) = (1.190e+02um H, 1.918e+02um V)
[06/08 22:15:24    404s] (I)       Finished Phase 1d ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1391.98 MB )
[06/08 22:15:24    404s] (I)       
[06/08 22:15:24    404s] (I)       ============  Phase 1e Route ============
[06/08 22:15:24    404s] (I)       Started Phase 1e ( Curr Mem: 1391.98 MB )
[06/08 22:15:24    404s] (I)       Started Route legalization ( Curr Mem: 1391.98 MB )
[06/08 22:15:24    404s] (I)       Started Legalize Blockage Violations ( Curr Mem: 1391.98 MB )
[06/08 22:15:24    404s] (I)       Finished Legalize Blockage Violations ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1391.98 MB )
[06/08 22:15:24    404s] (I)       Finished Route legalization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1391.98 MB )
[06/08 22:15:24    404s] (I)       Usage: 222 = (85 H, 137 V) = (0.32% H, 0.47% V) = (1.190e+02um H, 1.918e+02um V)
[06/08 22:15:24    404s] [NR-eGR] Early Global Route overflow of layer group 5: 0.00% H + 0.00% V. EstWL: 3.108000e+02um
[06/08 22:15:24    404s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1391.98 MB )
[06/08 22:15:24    404s] (I)       
[06/08 22:15:24    404s] (I)       ============  Phase 1f Route ============
[06/08 22:15:24    404s] (I)       Started Phase 1f ( Curr Mem: 1391.98 MB )
[06/08 22:15:24    404s] (I)       Usage: 222 = (85 H, 137 V) = (0.32% H, 0.47% V) = (1.190e+02um H, 1.918e+02um V)
[06/08 22:15:24    404s] (I)       Finished Phase 1f ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1391.98 MB )
[06/08 22:15:24    404s] (I)       
[06/08 22:15:24    404s] (I)       ============  Phase 1g Route ============
[06/08 22:15:24    404s] (I)       Started Phase 1g ( Curr Mem: 1391.98 MB )
[06/08 22:15:24    404s] (I)       Started Post Routing ( Curr Mem: 1391.98 MB )
[06/08 22:15:24    404s] (I)       Finished Post Routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1391.98 MB )
[06/08 22:15:24    404s] (I)       Usage: 222 = (84 H, 138 V) = (0.31% H, 0.48% V) = (1.176e+02um H, 1.932e+02um V)
[06/08 22:15:24    404s] (I)       Finished Phase 1g ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1391.98 MB )
[06/08 22:15:24    404s] (I)       
[06/08 22:15:24    404s] (I)       ============  Phase 1h Route ============
[06/08 22:15:24    404s] (I)       Started Phase 1h ( Curr Mem: 1391.98 MB )
[06/08 22:15:24    404s] (I)       Started Post Routing ( Curr Mem: 1391.98 MB )
[06/08 22:15:24    404s] (I)       Finished Post Routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1391.98 MB )
[06/08 22:15:24    404s] (I)       Usage: 222 = (85 H, 137 V) = (0.32% H, 0.47% V) = (1.190e+02um H, 1.918e+02um V)
[06/08 22:15:24    404s] (I)       Finished Phase 1h ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1391.98 MB )
[06/08 22:15:24    404s] (I)       Started Layer assignment ( Curr Mem: 1391.98 MB )
[06/08 22:15:24    404s] (I)       Current Layer assignment [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1391.98 MB )
[06/08 22:15:24    404s] (I)       Running layer assignment with 1 threads
[06/08 22:15:24    404s] (I)       Finished Layer assignment ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1391.98 MB )
[06/08 22:15:24    404s] (I)       Finished Net group 5 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1391.98 MB )
[06/08 22:15:24    404s] (I)       
[06/08 22:15:24    404s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[06/08 22:15:24    404s] [NR-eGR]                        OverCon            
[06/08 22:15:24    404s] [NR-eGR]                         #Gcell     %Gcell
[06/08 22:15:24    404s] [NR-eGR]       Layer                (0)    OverCon 
[06/08 22:15:24    404s] [NR-eGR] ----------------------------------------------
[06/08 22:15:24    404s] [NR-eGR]  metal1  (1)         0( 0.00%)   ( 0.00%) 
[06/08 22:15:24    404s] [NR-eGR]  metal2  (2)         0( 0.00%)   ( 0.00%) 
[06/08 22:15:24    404s] [NR-eGR]  metal3  (3)         0( 0.00%)   ( 0.00%) 
[06/08 22:15:24    404s] [NR-eGR]  metal4  (4)         0( 0.00%)   ( 0.00%) 
[06/08 22:15:24    404s] [NR-eGR]  metal5  (5)         0( 0.00%)   ( 0.00%) 
[06/08 22:15:24    404s] [NR-eGR]  metal6  (6)         0( 0.00%)   ( 0.00%) 
[06/08 22:15:24    404s] [NR-eGR]  metal7  (7)         0( 0.00%)   ( 0.00%) 
[06/08 22:15:24    404s] [NR-eGR]  metal8  (8)         0( 0.00%)   ( 0.00%) 
[06/08 22:15:24    404s] [NR-eGR]  metal9  (9)         0( 0.00%)   ( 0.00%) 
[06/08 22:15:24    404s] [NR-eGR] metal10 (10)         0( 0.00%)   ( 0.00%) 
[06/08 22:15:24    404s] [NR-eGR] ----------------------------------------------
[06/08 22:15:24    404s] [NR-eGR] Total                0( 0.00%)   ( 0.00%) 
[06/08 22:15:24    404s] [NR-eGR] 
[06/08 22:15:24    404s] (I)       Finished Global Routing ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1391.98 MB )
[06/08 22:15:24    404s] (I)       total 2D Cap : 57012 = (26851 H, 30161 V)
[06/08 22:15:24    404s] [NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[06/08 22:15:24    404s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[06/08 22:15:24    404s] (I)       ============= track Assignment ============
[06/08 22:15:24    404s] (I)       Started Extract Global 3D Wires ( Curr Mem: 1391.98 MB )
[06/08 22:15:24    404s] (I)       Finished Extract Global 3D Wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1391.98 MB )
[06/08 22:15:24    404s] (I)       Started Track Assignment ( Curr Mem: 1391.98 MB )
[06/08 22:15:24    404s] (I)       Initialize Track Assignment ( max pin layer : 11 )
[06/08 22:15:24    404s] (I)       Running track assignment with 1 threads
[06/08 22:15:24    404s] (I)       Current Track Assignment [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1391.98 MB )
[06/08 22:15:24    404s] (I)       Run single-thread track assignment
[06/08 22:15:24    404s] (I)       Finished Track Assignment ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1391.98 MB )
[06/08 22:15:24    404s] [NR-eGR] Started Export DB wires ( Curr Mem: 1391.98 MB )
[06/08 22:15:24    404s] [NR-eGR] Started Export route guide file ( Curr Mem: 1391.98 MB )
[06/08 22:15:24    404s] [NR-eGR] Finished Export route guide file ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1391.98 MB )
[06/08 22:15:24    404s] [NR-eGR] Started Export all nets ( Curr Mem: 1391.98 MB )
[06/08 22:15:24    404s] [NR-eGR] Finished Export all nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1391.98 MB )
[06/08 22:15:24    404s] [NR-eGR] Started Set wire vias ( Curr Mem: 1391.98 MB )
[06/08 22:15:24    404s] [NR-eGR] Finished Set wire vias ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1391.98 MB )
[06/08 22:15:24    404s] [NR-eGR] Finished Export DB wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1391.98 MB )
[06/08 22:15:24    404s] [NR-eGR] --------------------------------------------------------------------------
[06/08 22:15:24    404s] [NR-eGR] metal1  (1F) length: 0.000000e+00um, number of vias: 2207
[06/08 22:15:24    404s] [NR-eGR] metal2  (2V) length: 1.556505e+03um, number of vias: 2627
[06/08 22:15:24    404s] [NR-eGR] metal3  (3H) length: 2.838650e+03um, number of vias: 857
[06/08 22:15:24    404s] [NR-eGR] metal4  (4V) length: 1.241040e+03um, number of vias: 106
[06/08 22:15:24    404s] [NR-eGR] metal5  (5H) length: 6.251950e+02um, number of vias: 102
[06/08 22:15:24    404s] [NR-eGR] metal6  (6V) length: 5.010450e+02um, number of vias: 0
[06/08 22:15:24    404s] [NR-eGR] metal7  (7H) length: 0.000000e+00um, number of vias: 0
[06/08 22:15:24    404s] [NR-eGR] metal8  (8V) length: 0.000000e+00um, number of vias: 0
[06/08 22:15:24    404s] [NR-eGR] metal9  (9H) length: 0.000000e+00um, number of vias: 0
[06/08 22:15:24    404s] [NR-eGR] metal10 (10V) length: 0.000000e+00um, number of vias: 0
[06/08 22:15:24    404s] [NR-eGR] Total length: 6.762435e+03um, number of vias: 5899
[06/08 22:15:24    404s] [NR-eGR] --------------------------------------------------------------------------
[06/08 22:15:24    404s] [NR-eGR] Total eGR-routed clock nets wire length: 1.769600e+02um 
[06/08 22:15:24    404s] [NR-eGR] --------------------------------------------------------------------------
[06/08 22:15:24    404s] [NR-eGR] Report for selected net(s) only.
[06/08 22:15:24    404s] [NR-eGR] metal1  (1H) length: 0.000000e+00um, number of vias: 49
[06/08 22:15:24    404s] [NR-eGR] metal2  (2V) length: 4.177000e+01um, number of vias: 43
[06/08 22:15:24    404s] [NR-eGR] metal3  (3H) length: 6.372000e+01um, number of vias: 36
[06/08 22:15:24    404s] [NR-eGR] metal4  (4V) length: 7.147000e+01um, number of vias: 0
[06/08 22:15:24    404s] [NR-eGR] metal5  (5H) length: 0.000000e+00um, number of vias: 0
[06/08 22:15:24    404s] [NR-eGR] metal6  (6V) length: 0.000000e+00um, number of vias: 0
[06/08 22:15:24    404s] [NR-eGR] metal7  (7H) length: 0.000000e+00um, number of vias: 0
[06/08 22:15:24    404s] [NR-eGR] metal8  (8V) length: 0.000000e+00um, number of vias: 0
[06/08 22:15:24    404s] [NR-eGR] metal9  (9H) length: 0.000000e+00um, number of vias: 0
[06/08 22:15:24    404s] [NR-eGR] metal10 (10V) length: 0.000000e+00um, number of vias: 0
[06/08 22:15:24    404s] [NR-eGR] Total length: 1.769600e+02um, number of vias: 128
[06/08 22:15:24    404s] [NR-eGR] --------------------------------------------------------------------------
[06/08 22:15:24    404s] [NR-eGR] Total routed clock nets wire length: 1.769600e+02um, number of vias: 128
[06/08 22:15:24    404s] [NR-eGR] --------------------------------------------------------------------------
[06/08 22:15:24    404s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1391.98 MB )
[06/08 22:15:24    404s] Generated NR early global route guides for clocks to: /tmp/innovus_temp_11176_nc-csuaf4-l01.apporto.com_c11879_csufresno_JAf0yZ/.rgfFCvXlJ
[06/08 22:15:24    404s]       Early Global Route - eGR->NR step done. (took cpu=0:00:00.0 real=0:00:00.0)
[06/08 22:15:24    404s]     Routing using eGR in eGR->NR Step done.
[06/08 22:15:24    404s]     Routing using NR in eGR->NR Step...
[06/08 22:15:24    404s] 
[06/08 22:15:24    404s] CCOPT: Preparing to route 1 clock nets with NanoRoute.
[06/08 22:15:24    404s]   All net are default rule.
[06/08 22:15:24    404s]   Removed pre-existing routes for 1 nets.
[06/08 22:15:24    404s]   Preferred NanoRoute mode settings: Current
[06/08 22:15:24    404s] -droutePostRouteSpreadWire auto
[06/08 22:15:24    404s] **WARN: (IMPTCM-77):	Option "-routeExpDeterministicMultiThread" for command setNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[06/08 22:15:24    404s] #WARNING (NRIF-47) This option supports a feature that is under development and experimental, use at your own risk.
[06/08 22:15:24    404s] #WARNING (NRIF-47) This option supports a feature that is under development and experimental, use at your own risk.
[06/08 22:15:24    404s]       Clock detailed routing...
[06/08 22:15:24    404s]         NanoRoute...
[06/08 22:15:24    404s] % Begin globalDetailRoute (date=06/08 22:15:24, mem=1092.5M)
[06/08 22:15:24    404s] 
[06/08 22:15:24    404s] globalDetailRoute
[06/08 22:15:24    404s] 
[06/08 22:15:24    404s] ### Time Record (globalDetailRoute) is installed.
[06/08 22:15:24    404s] #Start globalDetailRoute on Sun Jun  8 22:15:24 2025
[06/08 22:15:24    404s] #
[06/08 22:15:24    404s] ### Time Record (Pre Callback) is installed.
[06/08 22:15:24    404s] ### Time Record (Pre Callback) is uninstalled.
[06/08 22:15:24    404s] ### Time Record (DB Import) is installed.
[06/08 22:15:24    404s] ### Time Record (Timing Data Generation) is installed.
[06/08 22:15:24    404s] ### Time Record (Timing Data Generation) is uninstalled.
[06/08 22:15:24    404s] #WARNING (NRIG-1303) Congestion map does not match the GCELL grid, clearing map.
[06/08 22:15:24    404s] ### Net info: total nets: 735
[06/08 22:15:24    404s] ### Net info: dirty nets: 1
[06/08 22:15:24    404s] ### Net info: marked as disconnected nets: 0
[06/08 22:15:24    404s] #num needed restored net=0
[06/08 22:15:24    404s] #need_extraction net=0 (total=735)
[06/08 22:15:24    404s] ### Net info: fully routed nets: 0
[06/08 22:15:24    404s] ### Net info: trivial (< 2 pins) nets: 2
[06/08 22:15:24    404s] ### Net info: unrouted nets: 733
[06/08 22:15:24    404s] ### Net info: re-extraction nets: 0
[06/08 22:15:24    404s] ### Net info: selected nets: 1
[06/08 22:15:24    404s] ### Net info: ignored nets: 0
[06/08 22:15:24    404s] ### Net info: skip routing nets: 0
[06/08 22:15:24    404s] ### import design signature (26): route=211161621 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=1881784896 dirty_area=1287304749, del_dirty_area=0 cell=2008001470 placement=536479630 pin_access=1
[06/08 22:15:24    404s] ### Time Record (DB Import) is uninstalled.
[06/08 22:15:24    404s] #NanoRoute Version 20.10-p004_1 NR200413-0234/20_10-UB
[06/08 22:15:24    404s] #RTESIG:78da8d93314fc330108599f91527b7439048e2b39d261901c1d001500508b1582175a24a
[06/08 22:15:24    404s] #       891dc54ea5fe7bdcb2b6713d597a9fde3dbf9317cbafe70d104613a4f140a99008af1be6
[06/08 22:15:24    404s] #       2fc863cab84819955efa7c24b78be5dbfb0772014dd55905d1af31dd3d4c568d6095733b
[06/08 22:15:24    404s] #       dddefd338c716014a29d76aa55e379a65c811ba7391b517220ce0ca633ed814064dde8c5
[06/08 22:15:24    404s] #       b368566640709e2932164c5e9e46fa58de4ae9a93f0b211579283b728e5024821e0f444d
[06/08 22:15:24    404s] #       672a7701cc693016f2b20843c2d71e86b87f61eafa21dd696df693954ef58344c47c2575
[06/08 22:15:24    404s] #       1dd776aa1a117714936a18cce84c529b5ed688455e4aaf36a3b2dac8f543430f3f6932b6
[06/08 22:15:24    404s] #       cdcbd3febb5bcf978f195d0139a59bad36f36d903d0f991dd7645da5b7d5b89df72b0510
[06/08 22:15:24    404s] #       6df4fcd4bc10c18516825dc16461260b7f200fe557402502b9d8d4cd1f9e4b2e44
[06/08 22:15:24    404s] #
[06/08 22:15:24    404s] #Skip comparing routing design signature in db-snapshot flow
[06/08 22:15:24    404s] ### Time Record (Data Preparation) is installed.
[06/08 22:15:24    404s] #RTESIG:78da8d933f4fc33010c599f91427b7439148e2b39d7f2320183a00aa0021162ba44e5429
[06/08 22:15:24    404s] #       b123c7a9d46f8f5b069636c693a5fbe9ddbb77bac5f2e3710384d1186934502a24c2f386
[06/08 22:15:24    404s] #       f90ff288322e1246a52fbddf93ebc5f2e5f50db980a6ea4605ab6f63ba5b9846656154ce
[06/08 22:15:24    404s] #       ed747bf3cb30c6815158edb453adb2e799320367a73919517220ce0ca633ed81c06a74d6
[06/08 22:15:24    404s] #       17cfa2699902c179a64859d079796ae96d7929a5a7fe2c8454e421efc83942110b7a7cb0
[06/08 22:15:24    404s] #       6a3a53b90b604e83b690974518123ef630c4fd8489eb8764a7b5d94fa374aa1f2422e699
[06/08 22:15:24    404s] #       d475548f53d588a8a31857c360ac33716d7a59231679297db5b16ad446aeef1a7af84a62
[06/08 22:15:24    404s] #       db364f0ffbcf6e3d1f3ea634037272371b6dead3207b1e123bae697495de56763baf570a
[06/08 22:15:24    404s] #       20dae8f9ae192bfecccd35ce0b11dc7c21d83f9834cca4e14bf350fe0fa844201727bbfa
[06/08 22:15:24    404s] #       01110b3af9
[06/08 22:15:24    404s] #
[06/08 22:15:24    404s] ### Time Record (Data Preparation) is uninstalled.
[06/08 22:15:24    404s] ### Time Record (Data Preparation) is installed.
[06/08 22:15:24    404s] #Start routing data preparation on Sun Jun  8 22:15:24 2025
[06/08 22:15:24    404s] #
[06/08 22:15:24    404s] #Minimum voltage of a net in the design = 0.000.
[06/08 22:15:24    404s] #Maximum voltage of a net in the design = 1.250.
[06/08 22:15:24    404s] #Voltage range [0.000 - 1.250] has 733 nets.
[06/08 22:15:24    404s] #Voltage range [0.950 - 1.250] has 1 net.
[06/08 22:15:24    404s] #Voltage range [0.000 - 0.000] has 1 net.
[06/08 22:15:24    404s] ### Time Record (Cell Pin Access) is installed.
[06/08 22:15:24    404s] ### Time Record (Cell Pin Access) is uninstalled.
[06/08 22:15:24    404s] # metal1       H   Track-Pitch = 0.14000    Line-2-Via Pitch = 0.13500
[06/08 22:15:24    404s] # metal2       V   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.14000
[06/08 22:15:24    404s] # metal3       H   Track-Pitch = 0.14000    Line-2-Via Pitch = 0.14000
[06/08 22:15:24    404s] # metal4       V   Track-Pitch = 0.28000    Line-2-Via Pitch = 0.28000
[06/08 22:15:24    404s] # metal5       H   Track-Pitch = 0.28000    Line-2-Via Pitch = 0.28000
[06/08 22:15:24    404s] # metal6       V   Track-Pitch = 0.28000    Line-2-Via Pitch = 0.28000
[06/08 22:15:24    404s] # metal7       H   Track-Pitch = 0.84000    Line-2-Via Pitch = 0.80000
[06/08 22:15:24    404s] # metal8       V   Track-Pitch = 0.84000    Line-2-Via Pitch = 0.80000
[06/08 22:15:24    404s] # metal9       H   Track-Pitch = 1.60000    Line-2-Via Pitch = 1.60000
[06/08 22:15:24    404s] # metal10      V   Track-Pitch = 1.68000    Line-2-Via Pitch = 1.60000
[06/08 22:15:24    404s] #Monitoring time of adding inner blkg by smac
[06/08 22:15:24    404s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1098.78 (MB), peak = 1252.13 (MB)
[06/08 22:15:24    404s] #Regenerating Ggrids automatically.
[06/08 22:15:24    404s] #Auto generating G-grids with size=15 tracks, using layer metal3's pitch = 0.14000.
[06/08 22:15:24    404s] #Using automatically generated G-grids.
[06/08 22:15:24    404s] #Done routing data preparation.
[06/08 22:15:24    404s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1099.29 (MB), peak = 1252.13 (MB)
[06/08 22:15:24    404s] #reading routing guides ......
[06/08 22:15:24    404s] #
[06/08 22:15:24    404s] #Finished routing data preparation on Sun Jun  8 22:15:24 2025
[06/08 22:15:24    404s] #
[06/08 22:15:24    404s] #Cpu time = 00:00:00
[06/08 22:15:24    404s] #Elapsed time = 00:00:00
[06/08 22:15:24    404s] #Increased memory = 5.89 (MB)
[06/08 22:15:24    404s] #Total memory = 1099.40 (MB)
[06/08 22:15:24    404s] #Peak memory = 1252.13 (MB)
[06/08 22:15:24    404s] #
[06/08 22:15:24    404s] ### Time Record (Data Preparation) is uninstalled.
[06/08 22:15:24    404s] ### Time Record (Global Routing) is installed.
[06/08 22:15:24    404s] #
[06/08 22:15:24    404s] #Start global routing on Sun Jun  8 22:15:24 2025
[06/08 22:15:24    404s] #
[06/08 22:15:24    404s] #
[06/08 22:15:24    404s] #Start global routing initialization on Sun Jun  8 22:15:24 2025
[06/08 22:15:24    404s] #
[06/08 22:15:24    404s] #Number of eco nets is 0
[06/08 22:15:24    404s] #
[06/08 22:15:24    404s] #Start global routing data preparation on Sun Jun  8 22:15:24 2025
[06/08 22:15:24    404s] #
[06/08 22:15:24    404s] ### build_merged_routing_blockage_rect_list starts on Sun Jun  8 22:15:24 2025 with memory = 1099.46 (MB), peak = 1252.13 (MB)
[06/08 22:15:24    404s] ### build_merged_routing_blockage_rect_list cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.2 GB
[06/08 22:15:24    404s] #Start routing resource analysis on Sun Jun  8 22:15:24 2025
[06/08 22:15:24    404s] #
[06/08 22:15:24    404s] ### init_is_bin_blocked starts on Sun Jun  8 22:15:24 2025 with memory = 1099.50 (MB), peak = 1252.13 (MB)
[06/08 22:15:24    404s] ### init_is_bin_blocked cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.2 GB
[06/08 22:15:24    404s] ### PDHT_Row_Thread::compute_flow_cap starts on Sun Jun  8 22:15:24 2025 with memory = 1099.54 (MB), peak = 1252.13 (MB)
[06/08 22:15:24    404s] ### PDHT_Row_Thread::compute_flow_cap cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.2 GB
[06/08 22:15:24    404s] ### adjust_flow_cap starts on Sun Jun  8 22:15:24 2025 with memory = 1099.65 (MB), peak = 1252.13 (MB)
[06/08 22:15:24    404s] ### adjust_flow_cap cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.2 GB
[06/08 22:15:24    404s] ### adjust_partial_route_blockage starts on Sun Jun  8 22:15:24 2025 with memory = 1099.65 (MB), peak = 1252.13 (MB)
[06/08 22:15:24    404s] ### adjust_partial_route_blockage cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.2 GB
[06/08 22:15:24    404s] ### set_via_blocked starts on Sun Jun  8 22:15:24 2025 with memory = 1099.65 (MB), peak = 1252.13 (MB)
[06/08 22:15:24    404s] ### set_via_blocked cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.2 GB
[06/08 22:15:24    404s] ### copy_flow starts on Sun Jun  8 22:15:24 2025 with memory = 1099.65 (MB), peak = 1252.13 (MB)
[06/08 22:15:24    404s] ### copy_flow cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.2 GB
[06/08 22:15:24    404s] #Routing resource analysis is done on Sun Jun  8 22:15:24 2025
[06/08 22:15:24    404s] #
[06/08 22:15:24    404s] ### report_flow_cap starts on Sun Jun  8 22:15:24 2025 with memory = 1099.65 (MB), peak = 1252.13 (MB)
[06/08 22:15:24    404s] #  Resource Analysis:
[06/08 22:15:24    404s] #
[06/08 22:15:24    404s] #               Routing  #Avail      #Track     #Total     %Gcell
[06/08 22:15:24    404s] #  Layer      Direction   Track     Blocked      Gcell    Blocked
[06/08 22:15:24    404s] #  --------------------------------------------------------------
[06/08 22:15:24    404s] #  metal1         H         374           0         750    36.40%
[06/08 22:15:24    404s] #  metal2         V         333           0         750     0.00%
[06/08 22:15:24    404s] #  metal3         H         374           0         750     0.00%
[06/08 22:15:24    404s] #  metal4         V         225           0         750     4.80%
[06/08 22:15:24    404s] #  metal5         H         186           0         750     0.00%
[06/08 22:15:24    404s] #  metal6         V         225           0         750     4.80%
[06/08 22:15:24    404s] #  metal7         H          61           0         750     9.60%
[06/08 22:15:24    404s] #  metal8         V          75           0         750    21.33%
[06/08 22:15:24    404s] #  metal9         H          17           7         750    63.07%
[06/08 22:15:24    404s] #  metal10        V          11          19         750    63.20%
[06/08 22:15:24    404s] #  --------------------------------------------------------------
[06/08 22:15:24    404s] #  Total                   1881       9.04%        7500    20.32%
[06/08 22:15:24    404s] #
[06/08 22:15:24    404s] #  1 nets (0.14%) with 1 preferred extra spacing.
[06/08 22:15:24    404s] #
[06/08 22:15:24    404s] #
[06/08 22:15:24    404s] ### report_flow_cap cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.2 GB
[06/08 22:15:24    404s] ### analyze_m2_tracks starts on Sun Jun  8 22:15:24 2025 with memory = 1099.66 (MB), peak = 1252.13 (MB)
[06/08 22:15:24    404s] ### analyze_m2_tracks cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.2 GB
[06/08 22:15:24    404s] ### report_initial_resource starts on Sun Jun  8 22:15:24 2025 with memory = 1099.66 (MB), peak = 1252.13 (MB)
[06/08 22:15:24    404s] ### report_initial_resource cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.2 GB
[06/08 22:15:24    404s] ### mark_pg_pins_accessibility starts on Sun Jun  8 22:15:24 2025 with memory = 1099.66 (MB), peak = 1252.13 (MB)
[06/08 22:15:24    404s] ### mark_pg_pins_accessibility cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.2 GB
[06/08 22:15:24    404s] ### set_net_region starts on Sun Jun  8 22:15:24 2025 with memory = 1099.67 (MB), peak = 1252.13 (MB)
[06/08 22:15:24    404s] ### set_net_region cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.2 GB
[06/08 22:15:24    404s] #
[06/08 22:15:24    404s] #Global routing data preparation is done on Sun Jun  8 22:15:24 2025
[06/08 22:15:24    404s] #
[06/08 22:15:24    404s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1099.68 (MB), peak = 1252.13 (MB)
[06/08 22:15:24    404s] #
[06/08 22:15:24    404s] ### prepare_level starts on Sun Jun  8 22:15:24 2025 with memory = 1099.69 (MB), peak = 1252.13 (MB)
[06/08 22:15:24    404s] #Routing guide is on.
[06/08 22:15:24    404s] ### init level 1 starts on Sun Jun  8 22:15:24 2025 with memory = 1099.70 (MB), peak = 1252.13 (MB)
[06/08 22:15:24    404s] ### init level 1 cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.2 GB
[06/08 22:15:24    404s] ### Level 1 hgrid = 30 X 25
[06/08 22:15:24    404s] ### prepare_level_flow starts on Sun Jun  8 22:15:24 2025 with memory = 1099.73 (MB), peak = 1252.13 (MB)
[06/08 22:15:24    404s] ### prepare_level_flow cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.2 GB
[06/08 22:15:24    404s] ### prepare_level cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.2 GB
[06/08 22:15:24    404s] #
[06/08 22:15:24    404s] #Global routing initialization is done on Sun Jun  8 22:15:24 2025
[06/08 22:15:24    404s] #
[06/08 22:15:24    404s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1099.74 (MB), peak = 1252.13 (MB)
[06/08 22:15:24    404s] #
[06/08 22:15:24    404s] #start global routing iteration 1...
[06/08 22:15:24    404s] ### init_flow_edge starts on Sun Jun  8 22:15:24 2025 with memory = 1099.80 (MB), peak = 1252.13 (MB)
[06/08 22:15:24    404s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.2 GB
[06/08 22:15:24    404s] ### routing at level 1 (topmost level) iter 0
[06/08 22:15:24    404s] ### measure_qor starts on Sun Jun  8 22:15:24 2025 with memory = 1101.48 (MB), peak = 1252.13 (MB)
[06/08 22:15:24    404s] ### measure_congestion starts on Sun Jun  8 22:15:24 2025 with memory = 1101.48 (MB), peak = 1252.13 (MB)
[06/08 22:15:24    404s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.2 GB
[06/08 22:15:24    404s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.2 GB
[06/08 22:15:24    404s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1101.45 (MB), peak = 1252.13 (MB)
[06/08 22:15:24    404s] #
[06/08 22:15:24    404s] #start global routing iteration 2...
[06/08 22:15:24    404s] ### routing at level 1 (topmost level) iter 1
[06/08 22:15:24    404s] ### measure_qor starts on Sun Jun  8 22:15:24 2025 with memory = 1101.55 (MB), peak = 1252.13 (MB)
[06/08 22:15:24    404s] ### measure_congestion starts on Sun Jun  8 22:15:24 2025 with memory = 1101.55 (MB), peak = 1252.13 (MB)
[06/08 22:15:24    404s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.2 GB
[06/08 22:15:24    404s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.2 GB
[06/08 22:15:24    404s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1101.55 (MB), peak = 1252.13 (MB)
[06/08 22:15:24    404s] #
[06/08 22:15:24    404s] ### route_end starts on Sun Jun  8 22:15:24 2025 with memory = 1101.55 (MB), peak = 1252.13 (MB)
[06/08 22:15:24    404s] #
[06/08 22:15:24    404s] #Total number of trivial nets (e.g. < 2 pins) = 2 (skipped).
[06/08 22:15:24    404s] #Total number of selected nets for routing = 1.
[06/08 22:15:24    404s] #Total number of unselected nets (but routable) for routing = 732 (skipped).
[06/08 22:15:24    404s] #Total number of nets in the design = 735.
[06/08 22:15:24    404s] #
[06/08 22:15:24    404s] #732 skipped nets do not have any wires.
[06/08 22:15:24    404s] #1 routable net has only global wires.
[06/08 22:15:24    404s] #1 global routed or unrouted (routable) net has been constrained (e.g. have preferred extra spacing, require shielding etc.)
[06/08 22:15:24    404s] #
[06/08 22:15:24    404s] #Routed net constraints summary:
[06/08 22:15:24    404s] #------------------------------------------------
[06/08 22:15:24    404s] #        Rules   Pref Extra Space   Unconstrained  
[06/08 22:15:24    404s] #------------------------------------------------
[06/08 22:15:24    404s] #      Default                  1               0  
[06/08 22:15:24    404s] #------------------------------------------------
[06/08 22:15:24    404s] #        Total                  1               0  
[06/08 22:15:24    404s] #------------------------------------------------
[06/08 22:15:24    404s] #
[06/08 22:15:24    404s] #Routing constraints summary of the whole design:
[06/08 22:15:24    404s] #------------------------------------------------
[06/08 22:15:24    404s] #        Rules   Pref Extra Space   Unconstrained  
[06/08 22:15:24    404s] #------------------------------------------------
[06/08 22:15:24    404s] #      Default                  1             732  
[06/08 22:15:24    404s] #------------------------------------------------
[06/08 22:15:24    404s] #        Total                  1             732  
[06/08 22:15:24    404s] #------------------------------------------------
[06/08 22:15:24    404s] #
[06/08 22:15:24    404s] ### cal_base_flow starts on Sun Jun  8 22:15:24 2025 with memory = 1101.56 (MB), peak = 1252.13 (MB)
[06/08 22:15:24    404s] ### init_flow_edge starts on Sun Jun  8 22:15:24 2025 with memory = 1101.56 (MB), peak = 1252.13 (MB)
[06/08 22:15:24    404s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.2 GB
[06/08 22:15:24    404s] ### cal_flow starts on Sun Jun  8 22:15:24 2025 with memory = 1101.61 (MB), peak = 1252.13 (MB)
[06/08 22:15:24    404s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.2 GB
[06/08 22:15:24    404s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.2 GB
[06/08 22:15:24    404s] ### report_overcon starts on Sun Jun  8 22:15:24 2025 with memory = 1101.62 (MB), peak = 1252.13 (MB)
[06/08 22:15:24    404s] #
[06/08 22:15:24    404s] #  Congestion Analysis: (blocked Gcells are excluded)
[06/08 22:15:24    404s] #
[06/08 22:15:24    404s] #                 OverCon          
[06/08 22:15:24    404s] #                  #Gcell    %Gcell
[06/08 22:15:24    404s] #     Layer           (1)   OverCon  Flow/Cap
[06/08 22:15:24    404s] #  ----------------------------------------------
[06/08 22:15:24    404s] #  metal1        0(0.00%)   (0.00%)     0.36  
[06/08 22:15:24    404s] #  metal2        0(0.00%)   (0.00%)     0.16  
[06/08 22:15:24    404s] #  metal3        0(0.00%)   (0.00%)     0.04  
[06/08 22:15:24    404s] #  metal4        0(0.00%)   (0.00%)     0.18  
[06/08 22:15:24    404s] #  metal5        0(0.00%)   (0.00%)     0.08  
[06/08 22:15:24    404s] #  metal6        0(0.00%)   (0.00%)     0.17  
[06/08 22:15:24    404s] #  metal7        0(0.00%)   (0.00%)     0.21  
[06/08 22:15:24    404s] #  metal8        0(0.00%)   (0.00%)     0.32  
[06/08 22:15:24    404s] #  metal9        0(0.00%)   (0.00%)     0.37  
[06/08 22:15:24    404s] #  metal10       0(0.00%)   (0.00%)     0.00  
[06/08 22:15:24    404s] #  ----------------------------------------------
[06/08 22:15:24    404s] #     Total      0(0.00%)   (0.00%)
[06/08 22:15:24    404s] #
[06/08 22:15:24    404s] #  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
[06/08 22:15:24    404s] #  Overflow after GR: 0.00% H + 0.00% V
[06/08 22:15:24    404s] #
[06/08 22:15:24    404s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.2 GB
[06/08 22:15:24    404s] ### cal_base_flow starts on Sun Jun  8 22:15:24 2025 with memory = 1101.63 (MB), peak = 1252.13 (MB)
[06/08 22:15:24    404s] ### init_flow_edge starts on Sun Jun  8 22:15:24 2025 with memory = 1101.63 (MB), peak = 1252.13 (MB)
[06/08 22:15:24    404s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.2 GB
[06/08 22:15:24    404s] ### cal_flow starts on Sun Jun  8 22:15:24 2025 with memory = 1101.63 (MB), peak = 1252.13 (MB)
[06/08 22:15:24    404s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.2 GB
[06/08 22:15:24    404s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.2 GB
[06/08 22:15:24    404s] ### export_cong_map starts on Sun Jun  8 22:15:24 2025 with memory = 1101.64 (MB), peak = 1252.13 (MB)
[06/08 22:15:24    404s] ### PDZT_Export::export_cong_map starts on Sun Jun  8 22:15:24 2025 with memory = 1101.64 (MB), peak = 1252.13 (MB)
[06/08 22:15:24    404s] ### PDZT_Export::export_cong_map cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.2 GB
[06/08 22:15:24    404s] ### export_cong_map cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.2 GB
[06/08 22:15:24    404s] ### import_cong_map starts on Sun Jun  8 22:15:24 2025 with memory = 1101.64 (MB), peak = 1252.13 (MB)
[06/08 22:15:24    404s] ### import_cong_map cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.2 GB
[06/08 22:15:24    404s] ### update starts on Sun Jun  8 22:15:24 2025 with memory = 1101.64 (MB), peak = 1252.13 (MB)
[06/08 22:15:24    404s] #Complete Global Routing.
[06/08 22:15:24    404s] #Total number of nets with non-default rule or having extra spacing = 1
[06/08 22:15:24    404s] #Total wire length = 162 um.
[06/08 22:15:24    404s] #Total half perimeter of net bounding box = 67 um.
[06/08 22:15:24    404s] #Total wire length on LAYER metal1 = 0 um.
[06/08 22:15:24    404s] #Total wire length on LAYER metal2 = 32 um.
[06/08 22:15:24    404s] #Total wire length on LAYER metal3 = 61 um.
[06/08 22:15:24    404s] #Total wire length on LAYER metal4 = 69 um.
[06/08 22:15:24    404s] #Total wire length on LAYER metal5 = 0 um.
[06/08 22:15:24    404s] #Total wire length on LAYER metal6 = 0 um.
[06/08 22:15:24    404s] #Total wire length on LAYER metal7 = 0 um.
[06/08 22:15:24    404s] #Total wire length on LAYER metal8 = 0 um.
[06/08 22:15:24    404s] #Total wire length on LAYER metal9 = 0 um.
[06/08 22:15:24    404s] #Total wire length on LAYER metal10 = 0 um.
[06/08 22:15:24    404s] #Total number of vias = 112
[06/08 22:15:24    404s] #Up-Via Summary (total 112):
[06/08 22:15:24    404s] #           
[06/08 22:15:24    404s] #-----------------------
[06/08 22:15:24    404s] # metal1             49
[06/08 22:15:24    404s] # metal2             36
[06/08 22:15:24    404s] # metal3             27
[06/08 22:15:24    404s] #-----------------------
[06/08 22:15:24    404s] #                   112 
[06/08 22:15:24    404s] #
[06/08 22:15:24    404s] #Total number of involved priority nets 1
[06/08 22:15:24    404s] #Maximum src to sink distance for priority net 59.6
[06/08 22:15:24    404s] #Average of max src_to_sink distance for priority net 59.6
[06/08 22:15:24    404s] #Average of ave src_to_sink distance for priority net 40.3
[06/08 22:15:24    404s] ### update cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.2 GB
[06/08 22:15:24    404s] ### report_overcon starts on Sun Jun  8 22:15:24 2025 with memory = 1102.08 (MB), peak = 1252.13 (MB)
[06/08 22:15:24    404s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.2 GB
[06/08 22:15:24    404s] ### report_overcon starts on Sun Jun  8 22:15:24 2025 with memory = 1102.08 (MB), peak = 1252.13 (MB)
[06/08 22:15:24    404s] #Max overcon = 0 track.
[06/08 22:15:24    404s] #Total overcon = 0.00%.
[06/08 22:15:24    404s] #Worst layer Gcell overcon rate = 0.00%.
[06/08 22:15:24    404s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.2 GB
[06/08 22:15:24    404s] ### route_end cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.2 GB
[06/08 22:15:24    404s] ### global_route design signature (29): route=1909724706 net_attr=1566702344
[06/08 22:15:24    404s] #
[06/08 22:15:24    404s] #Global routing statistics:
[06/08 22:15:24    404s] #Cpu time = 00:00:00
[06/08 22:15:24    404s] #Elapsed time = 00:00:00
[06/08 22:15:24    404s] #Increased memory = 2.23 (MB)
[06/08 22:15:24    404s] #Total memory = 1101.64 (MB)
[06/08 22:15:24    404s] #Peak memory = 1252.13 (MB)
[06/08 22:15:24    404s] #
[06/08 22:15:24    404s] #Finished global routing on Sun Jun  8 22:15:24 2025
[06/08 22:15:24    404s] #
[06/08 22:15:24    404s] #
[06/08 22:15:24    404s] ### Time Record (Global Routing) is uninstalled.
[06/08 22:15:24    404s] ### Time Record (Data Preparation) is installed.
[06/08 22:15:24    404s] ### Time Record (Data Preparation) is uninstalled.
[06/08 22:15:24    404s] ### track-assign external-init starts on Sun Jun  8 22:15:24 2025 with memory = 1101.65 (MB), peak = 1252.13 (MB)
[06/08 22:15:24    404s] ### Time Record (Track Assignment) is installed.
[06/08 22:15:24    404s] #reading routing guides ......
[06/08 22:15:24    404s] ### Time Record (Track Assignment) is uninstalled.
[06/08 22:15:24    404s] ### track-assign external-init cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.2 GB
[06/08 22:15:24    404s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1101.66 (MB), peak = 1252.13 (MB)
[06/08 22:15:24    404s] ### track-assign engine-init starts on Sun Jun  8 22:15:24 2025 with memory = 1101.67 (MB), peak = 1252.13 (MB)
[06/08 22:15:24    404s] ### Time Record (Track Assignment) is installed.
[06/08 22:15:24    404s] ### track-assign engine-init cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.2 GB
[06/08 22:15:24    404s] ### track-assign core-engine starts on Sun Jun  8 22:15:24 2025 with memory = 1101.71 (MB), peak = 1252.13 (MB)
[06/08 22:15:24    404s] #Start Track Assignment.
[06/08 22:15:24    404s] #Done with 22 horizontal wires in 1 hboxes and 36 vertical wires in 1 hboxes.
[06/08 22:15:24    404s] #Done with 22 horizontal wires in 1 hboxes and 36 vertical wires in 1 hboxes.
[06/08 22:15:24    404s] #Complete Track Assignment.
[06/08 22:15:24    404s] #Total number of nets with non-default rule or having extra spacing = 1
[06/08 22:15:24    404s] #Total wire length = 172 um.
[06/08 22:15:24    404s] #Total half perimeter of net bounding box = 67 um.
[06/08 22:15:24    404s] #Total wire length on LAYER metal1 = 10 um.
[06/08 22:15:24    404s] #Total wire length on LAYER metal2 = 29 um.
[06/08 22:15:24    404s] #Total wire length on LAYER metal3 = 62 um.
[06/08 22:15:24    404s] #Total wire length on LAYER metal4 = 71 um.
[06/08 22:15:24    404s] #Total wire length on LAYER metal5 = 0 um.
[06/08 22:15:24    404s] #Total wire length on LAYER metal6 = 0 um.
[06/08 22:15:24    404s] #Total wire length on LAYER metal7 = 0 um.
[06/08 22:15:24    404s] #Total wire length on LAYER metal8 = 0 um.
[06/08 22:15:24    404s] #Total wire length on LAYER metal9 = 0 um.
[06/08 22:15:24    404s] #Total wire length on LAYER metal10 = 0 um.
[06/08 22:15:24    404s] #Total number of vias = 112
[06/08 22:15:24    404s] #Up-Via Summary (total 112):
[06/08 22:15:24    404s] #           
[06/08 22:15:24    404s] #-----------------------
[06/08 22:15:24    404s] # metal1             49
[06/08 22:15:24    404s] # metal2             36
[06/08 22:15:24    404s] # metal3             27
[06/08 22:15:24    404s] #-----------------------
[06/08 22:15:24    404s] #                   112 
[06/08 22:15:24    404s] #
[06/08 22:15:24    404s] ### track_assign design signature (32): route=1030309546
[06/08 22:15:24    404s] ### track-assign core-engine cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.2 GB
[06/08 22:15:24    404s] ### Time Record (Track Assignment) is uninstalled.
[06/08 22:15:24    404s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1101.93 (MB), peak = 1252.13 (MB)
[06/08 22:15:24    404s] #
[06/08 22:15:24    404s] #Routing data preparation, pin analysis, global routing and track assignment statistics:
[06/08 22:15:24    404s] #Cpu time = 00:00:00
[06/08 22:15:24    404s] #Elapsed time = 00:00:00
[06/08 22:15:24    404s] #Increased memory = 8.55 (MB)
[06/08 22:15:24    404s] #Total memory = 1101.93 (MB)
[06/08 22:15:24    404s] #Peak memory = 1252.13 (MB)
[06/08 22:15:24    404s] ### Time Record (Detail Routing) is installed.
[06/08 22:15:24    404s] ### max drc and si pitch = 5600 ( 2.80000 um) MT-safe pitch = 3360 ( 1.68000 um) patch pitch = 7680 ( 3.84000 um)
[06/08 22:15:24    404s] #
[06/08 22:15:24    404s] #Start Detail Routing..
[06/08 22:15:24    404s] #start initial detail routing ...
[06/08 22:15:24    404s] ### Design has 0 dirty nets
[06/08 22:15:24    404s] # ECO: 5.0% of the total area was rechecked for DRC, and 65.0% required routing.
[06/08 22:15:24    404s] #   number of violations = 0
[06/08 22:15:24    404s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1106.46 (MB), peak = 1252.13 (MB)
[06/08 22:15:24    404s] #Complete Detail Routing.
[06/08 22:15:24    404s] #Total number of nets with non-default rule or having extra spacing = 1
[06/08 22:15:24    404s] #Total wire length = 178 um.
[06/08 22:15:24    404s] #Total half perimeter of net bounding box = 67 um.
[06/08 22:15:24    404s] #Total wire length on LAYER metal1 = 1 um.
[06/08 22:15:24    404s] #Total wire length on LAYER metal2 = 14 um.
[06/08 22:15:24    404s] #Total wire length on LAYER metal3 = 74 um.
[06/08 22:15:24    404s] #Total wire length on LAYER metal4 = 89 um.
[06/08 22:15:24    404s] #Total wire length on LAYER metal5 = 0 um.
[06/08 22:15:24    404s] #Total wire length on LAYER metal6 = 0 um.
[06/08 22:15:24    404s] #Total wire length on LAYER metal7 = 0 um.
[06/08 22:15:24    404s] #Total wire length on LAYER metal8 = 0 um.
[06/08 22:15:24    404s] #Total wire length on LAYER metal9 = 0 um.
[06/08 22:15:24    404s] #Total wire length on LAYER metal10 = 0 um.
[06/08 22:15:24    404s] #Total number of vias = 134
[06/08 22:15:24    404s] #Up-Via Summary (total 134):
[06/08 22:15:24    404s] #           
[06/08 22:15:24    404s] #-----------------------
[06/08 22:15:24    404s] # metal1             49
[06/08 22:15:24    404s] # metal2             43
[06/08 22:15:24    404s] # metal3             42
[06/08 22:15:24    404s] #-----------------------
[06/08 22:15:24    404s] #                   134 
[06/08 22:15:24    404s] #
[06/08 22:15:24    404s] #Total number of DRC violations = 0
[06/08 22:15:24    404s] ### Time Record (Detail Routing) is uninstalled.
[06/08 22:15:24    404s] #Cpu time = 00:00:00
[06/08 22:15:24    404s] #Elapsed time = 00:00:00
[06/08 22:15:24    404s] #Increased memory = 2.43 (MB)
[06/08 22:15:24    404s] #Total memory = 1104.36 (MB)
[06/08 22:15:24    404s] #Peak memory = 1252.13 (MB)
[06/08 22:15:24    404s] #detailRoute Statistics:
[06/08 22:15:24    404s] #Cpu time = 00:00:00
[06/08 22:15:24    404s] #Elapsed time = 00:00:00
[06/08 22:15:24    404s] #Increased memory = 2.44 (MB)
[06/08 22:15:24    404s] #Total memory = 1104.38 (MB)
[06/08 22:15:24    404s] #Peak memory = 1252.13 (MB)
[06/08 22:15:24    404s] #Skip updating routing design signature in db-snapshot flow
[06/08 22:15:24    404s] ### global_detail_route design signature (38): route=1251975914 flt_obj=0 vio=1905142130 shield_wire=1
[06/08 22:15:24    404s] ### Time Record (DB Export) is installed.
[06/08 22:15:24    404s] ### export design design signature (39): route=1251975914 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=1174821350 dirty_area=0, del_dirty_area=0 cell=2008001470 placement=536479630 pin_access=1892688200
[06/08 22:15:24    404s] ### Time Record (DB Export) is uninstalled.
[06/08 22:15:24    404s] ### Time Record (Post Callback) is installed.
[06/08 22:15:24    404s] ### Time Record (Post Callback) is uninstalled.
[06/08 22:15:24    404s] #
[06/08 22:15:24    404s] #globalDetailRoute statistics:
[06/08 22:15:24    404s] #Cpu time = 00:00:00
[06/08 22:15:24    404s] #Elapsed time = 00:00:00
[06/08 22:15:24    404s] #Increased memory = 23.48 (MB)
[06/08 22:15:24    404s] #Total memory = 1115.97 (MB)
[06/08 22:15:24    404s] #Peak memory = 1252.13 (MB)
[06/08 22:15:24    404s] #Number of warnings = 1
[06/08 22:15:24    404s] #Total number of warnings = 3
[06/08 22:15:24    404s] #Number of fails = 0
[06/08 22:15:24    404s] #Total number of fails = 0
[06/08 22:15:24    404s] #Complete globalDetailRoute on Sun Jun  8 22:15:24 2025
[06/08 22:15:24    404s] #
[06/08 22:15:24    404s] ### import design signature (40): route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0, del_dirty_area=0 cell=0 placement=0 pin_access=1892688200
[06/08 22:15:24    404s] ### Time Record (globalDetailRoute) is uninstalled.
[06/08 22:15:24    404s] ### 
[06/08 22:15:24    404s] ###   Scalability Statistics
[06/08 22:15:24    404s] ### 
[06/08 22:15:24    404s] ### --------------------------------+----------------+----------------+----------------+
[06/08 22:15:24    404s] ###   globalDetailRoute             |        cpu time|    elapsed time|     scalability|
[06/08 22:15:24    404s] ### --------------------------------+----------------+----------------+----------------+
[06/08 22:15:24    404s] ###   Pre Callback                  |        00:00:00|        00:00:00|             1.0|
[06/08 22:15:24    404s] ###   Post Callback                 |        00:00:00|        00:00:00|             1.0|
[06/08 22:15:24    404s] ###   Timing Data Generation        |        00:00:00|        00:00:00|             1.0|
[06/08 22:15:24    404s] ###   DB Import                     |        00:00:00|        00:00:00|             1.0|
[06/08 22:15:24    404s] ###   DB Export                     |        00:00:00|        00:00:00|             1.0|
[06/08 22:15:24    404s] ###   Cell Pin Access               |        00:00:00|        00:00:00|             1.0|
[06/08 22:15:24    404s] ###   Data Preparation              |        00:00:00|        00:00:00|             1.0|
[06/08 22:15:24    404s] ###   Global Routing                |        00:00:00|        00:00:00|             1.0|
[06/08 22:15:24    404s] ###   Track Assignment              |        00:00:00|        00:00:00|             1.0|
[06/08 22:15:24    404s] ###   Detail Routing                |        00:00:00|        00:00:00|             1.0|
[06/08 22:15:24    404s] ###   Entire Command                |        00:00:00|        00:00:00|             0.9|
[06/08 22:15:24    404s] ### --------------------------------+----------------+----------------+----------------+
[06/08 22:15:24    404s] ### 
[06/08 22:15:25    404s] % End globalDetailRoute (date=06/08 22:15:24, total cpu=0:00:00.4, real=0:00:01.0, peak res=1116.0M, current mem=1116.0M)
[06/08 22:15:25    404s]         NanoRoute done. (took cpu=0:00:00.4 real=0:00:00.5)
[06/08 22:15:25    404s]       Clock detailed routing done.
[06/08 22:15:25    404s] Checking guided vs. routed lengths for 1 nets...
[06/08 22:15:25    404s] 
[06/08 22:15:25    404s]       
[06/08 22:15:25    404s]       Guided max path lengths
[06/08 22:15:25    404s]       =======================
[06/08 22:15:25    404s]       
[06/08 22:15:25    404s]       ---------------------------------------
[06/08 22:15:25    404s]       From (um)    To (um)    Number of paths
[06/08 22:15:25    404s]       ---------------------------------------
[06/08 22:15:25    404s]        60.000      70.000            1
[06/08 22:15:25    404s]       ---------------------------------------
[06/08 22:15:25    404s]       
[06/08 22:15:25    404s]       Deviation of routing from guided max path lengths
[06/08 22:15:25    404s]       =================================================
[06/08 22:15:25    404s]       
[06/08 22:15:25    404s]       -------------------------------------
[06/08 22:15:25    404s]       From (%)    To (%)    Number of paths
[06/08 22:15:25    404s]       -------------------------------------
[06/08 22:15:25    404s]       below       0.000            1
[06/08 22:15:25    404s]        0.000      1.000            0
[06/08 22:15:25    404s]       -------------------------------------
[06/08 22:15:25    404s]       
[06/08 22:15:25    404s] 
[06/08 22:15:25    404s]     Top 1 notable deviations of routed length from guided length
[06/08 22:15:25    404s]     =============================================================
[06/08 22:15:25    404s] 
[06/08 22:15:25    404s]     Net clk (49 terminals)
[06/08 22:15:25    404s]     Guided length:  max path =    64.511um, total =   167.115um
[06/08 22:15:25    404s]     Routed length:  max path =    58.475um, total =   177.855um
[06/08 22:15:25    404s]     Deviation:      max path =    -9.357%,  total =     6.426%
[06/08 22:15:25    404s] 
[06/08 22:15:25    404s] Set FIXED routing status on 1 net(s)
[06/08 22:15:25    404s]       Route Remaining Unrouted Nets...
[06/08 22:15:25    404s] Running earlyGlobalRoute to complete any remaining unrouted nets.
[06/08 22:15:25    404s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    404s] All LLGs are deleted
[06/08 22:15:25    404s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1366.0M
[06/08 22:15:25    404s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1366.0M
[06/08 22:15:25    404s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    404s] ### Creating LA Mngr. totSessionCpu=0:06:45 mem=1366.0M
[06/08 22:15:25    404s] LayerId::1 widthSet size::1
[06/08 22:15:25    404s] LayerId::2 widthSet size::1
[06/08 22:15:25    404s] LayerId::3 widthSet size::1
[06/08 22:15:25    404s] LayerId::4 widthSet size::1
[06/08 22:15:25    404s] LayerId::5 widthSet size::1
[06/08 22:15:25    404s] LayerId::6 widthSet size::1
[06/08 22:15:25    404s] LayerId::7 widthSet size::1
[06/08 22:15:25    404s] LayerId::8 widthSet size::1
[06/08 22:15:25    404s] LayerId::9 widthSet size::1
[06/08 22:15:25    404s] LayerId::10 widthSet size::1
[06/08 22:15:25    404s] Updating RC grid for preRoute extraction ...
[06/08 22:15:25    404s] Initializing multi-corner resistance tables ...
[06/08 22:15:25    404s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    404s] {RT default_rc_corner 0 10 10 {4 1} {7 0} {9 0} 3}
[06/08 22:15:25    404s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.288958 ; uaWl: 0.000000 ; uaWlH: 0.000000 ; aWlH: 0.000000 ; Pmax: 0.865200 ; wcR: 0.535700 ; newSi: 0.095200 ; pMod: 80 ; 
[06/08 22:15:25    404s] ### Creating LA Mngr, finished. totSessionCpu=0:06:45 mem=1366.0M
[06/08 22:15:25    404s] **WARN: (IMPPTN-1250):	Pin placement has been enabled on metal layer 1.
[06/08 22:15:25    404s] Type 'man IMPPTN-1250' for more detail.
[06/08 22:15:25    404s] [NR-eGR] Started Early Global Route kernel ( Curr Mem: 1366.04 MB )
[06/08 22:15:25    404s] (I)       Started Loading and Dumping File ( Curr Mem: 1366.04 MB )
[06/08 22:15:25    404s] (I)       Reading DB...
[06/08 22:15:25    404s] (I)       Read data from FE... (mem=1366.0M)
[06/08 22:15:25    404s] (I)       Read nodes and places... (mem=1366.0M)
[06/08 22:15:25    404s] (I)       Done Read nodes and places (cpu=0.000s, mem=1366.0M)
[06/08 22:15:25    404s] (I)       Read nets... (mem=1366.0M)
[06/08 22:15:25    404s] (I)       Done Read nets (cpu=0.000s, mem=1366.0M)
[06/08 22:15:25    404s] (I)       Done Read data from FE (cpu=0.000s, mem=1366.0M)
[06/08 22:15:25    404s] (I)       before initializing RouteDB syMemory usage = 1366.0 MB
[06/08 22:15:25    404s] (I)       == Non-default Options ==
[06/08 22:15:25    404s] (I)       Maximum routing layer                              : 10
[06/08 22:15:25    404s] (I)       Counted 1186 PG shapes. We will not process PG shapes layer by layer.
[06/08 22:15:25    404s] (I)       Use row-based GCell size
[06/08 22:15:25    404s] (I)       GCell unit size  : 2800
[06/08 22:15:25    404s] (I)       GCell multiplier : 1
[06/08 22:15:25    404s] (I)       build grid graph
[06/08 22:15:25    404s] (I)       build grid graph start
[06/08 22:15:25    404s] [NR-eGR] Track table information for default rule: 
[06/08 22:15:25    404s] [NR-eGR] metal1 has no routable track
[06/08 22:15:25    404s] [NR-eGR] metal2 has single uniform track structure
[06/08 22:15:25    404s] [NR-eGR] metal3 has single uniform track structure
[06/08 22:15:25    404s] [NR-eGR] metal4 has single uniform track structure
[06/08 22:15:25    404s] [NR-eGR] metal5 has single uniform track structure
[06/08 22:15:25    404s] [NR-eGR] metal6 has single uniform track structure
[06/08 22:15:25    404s] [NR-eGR] metal7 has single uniform track structure
[06/08 22:15:25    404s] [NR-eGR] metal8 has single uniform track structure
[06/08 22:15:25    404s] [NR-eGR] metal9 has single uniform track structure
[06/08 22:15:25    404s] [NR-eGR] metal10 has single uniform track structure
[06/08 22:15:25    404s] (I)       build grid graph end
[06/08 22:15:25    404s] (I)       ===========================================================================
[06/08 22:15:25    404s] (I)       == Report All Rule Vias ==
[06/08 22:15:25    404s] (I)       ===========================================================================
[06/08 22:15:25    404s] (I)        Via Rule : (Default)
[06/08 22:15:25    404s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[06/08 22:15:25    404s] (I)       ---------------------------------------------------------------------------
[06/08 22:15:25    404s] (I)        1    9 : via1_8                      8 : via1_7                   
[06/08 22:15:25    404s] (I)        2   10 : via2_8                     12 : via2_5                   
[06/08 22:15:25    404s] (I)        3   19 : via3_2                     19 : via3_2                   
[06/08 22:15:25    404s] (I)        4   22 : via4_0                     22 : via4_0                   
[06/08 22:15:25    404s] (I)        5   23 : via5_0                     23 : via5_0                   
[06/08 22:15:25    404s] (I)        6   24 : via6_0                     24 : via6_0                   
[06/08 22:15:25    404s] (I)        7   25 : via7_0                     25 : via7_0                   
[06/08 22:15:25    404s] (I)        8   26 : via8_0                     26 : via8_0                   
[06/08 22:15:25    404s] (I)        9   27 : via9_0                     27 : via9_0                   
[06/08 22:15:25    404s] (I)       ===========================================================================
[06/08 22:15:25    404s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 1366.04 MB )
[06/08 22:15:25    404s] (I)       Num PG vias on layer 2 : 0
[06/08 22:15:25    404s] (I)       Num PG vias on layer 3 : 0
[06/08 22:15:25    404s] (I)       Num PG vias on layer 4 : 0
[06/08 22:15:25    404s] (I)       Num PG vias on layer 5 : 0
[06/08 22:15:25    404s] (I)       Num PG vias on layer 6 : 0
[06/08 22:15:25    404s] (I)       Num PG vias on layer 7 : 0
[06/08 22:15:25    404s] (I)       Num PG vias on layer 8 : 0
[06/08 22:15:25    404s] (I)       Num PG vias on layer 9 : 0
[06/08 22:15:25    404s] (I)       Num PG vias on layer 10 : 0
[06/08 22:15:25    404s] [NR-eGR] Read 2094 PG shapes
[06/08 22:15:25    404s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1366.04 MB )
[06/08 22:15:25    404s] [NR-eGR] #Routing Blockages  : 0
[06/08 22:15:25    404s] [NR-eGR] #Instance Blockages : 0
[06/08 22:15:25    404s] [NR-eGR] #PG Blockages       : 2094
[06/08 22:15:25    404s] [NR-eGR] #Halo Blockages     : 0
[06/08 22:15:25    404s] [NR-eGR] #Boundary Blockages : 0
[06/08 22:15:25    404s] (I)       Design has 0 blackboxes considered as all layer blockages.
[06/08 22:15:25    404s] [NR-eGR] Num Prerouted Nets = 1  Num Prerouted Wires = 159
[06/08 22:15:25    404s] (I)       readDataFromPlaceDB
[06/08 22:15:25    404s] (I)       Read net information..
[06/08 22:15:25    404s] [NR-eGR] Read numTotalNets=733  numIgnoredNets=1
[06/08 22:15:25    404s] (I)       Read testcase time = 0.000 seconds
[06/08 22:15:25    404s] 
[06/08 22:15:25    404s] (I)       early_global_route_priority property id does not exist.
[06/08 22:15:25    404s] (I)       Start initializing grid graph
[06/08 22:15:25    404s] (I)       Early Global GCell Via Threshold calculated based on cut spacing = 
[06/08 22:15:25    404s] (I)       End initializing grid graph
[06/08 22:15:25    404s] (I)       Model blockages into capacity
[06/08 22:15:25    404s] (I)       Read Num Blocks=2094  Num Prerouted Wires=159  Num CS=0
[06/08 22:15:25    404s] (I)       Started Modeling ( Curr Mem: 1366.04 MB )
[06/08 22:15:25    404s] (I)       Layer 1 (V) : #blockages 240 : #preroutes 63
[06/08 22:15:25    404s] (I)       Layer 2 (H) : #blockages 240 : #preroutes 87
[06/08 22:15:25    404s] (I)       Layer 3 (V) : #blockages 240 : #preroutes 9
[06/08 22:15:25    404s] (I)       Layer 4 (H) : #blockages 240 : #preroutes 0
[06/08 22:15:25    404s] (I)       Layer 5 (V) : #blockages 240 : #preroutes 0
[06/08 22:15:25    404s] (I)       Layer 6 (H) : #blockages 240 : #preroutes 0
[06/08 22:15:25    404s] (I)       Layer 7 (V) : #blockages 240 : #preroutes 0
[06/08 22:15:25    404s] (I)       Layer 8 (H) : #blockages 264 : #preroutes 0
[06/08 22:15:25    404s] (I)       Layer 9 (V) : #blockages 150 : #preroutes 0
[06/08 22:15:25    404s] (I)       Finished Modeling ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1366.04 MB )
[06/08 22:15:25    404s] (I)       -- layer congestion ratio --
[06/08 22:15:25    404s] (I)       Layer 1 : 0.100000
[06/08 22:15:25    404s] (I)       Layer 2 : 0.700000
[06/08 22:15:25    404s] (I)       Layer 3 : 0.700000
[06/08 22:15:25    404s] (I)       Layer 4 : 0.700000
[06/08 22:15:25    404s] (I)       Layer 5 : 0.700000
[06/08 22:15:25    404s] (I)       Layer 6 : 0.700000
[06/08 22:15:25    404s] (I)       Layer 7 : 0.700000
[06/08 22:15:25    404s] (I)       Layer 8 : 0.700000
[06/08 22:15:25    404s] (I)       Layer 9 : 0.700000
[06/08 22:15:25    404s] (I)       Layer 10 : 0.700000
[06/08 22:15:25    404s] (I)       ----------------------------
[06/08 22:15:25    404s] (I)       Number of ignored nets = 1
[06/08 22:15:25    404s] (I)       Number of fixed nets = 1.  Ignored: Yes
[06/08 22:15:25    404s] (I)       Number of clock nets = 1.  Ignored: No
[06/08 22:15:25    404s] (I)       Number of analog nets = 0.  Ignored: Yes
[06/08 22:15:25    404s] (I)       Number of special nets = 0.  Ignored: Yes
[06/08 22:15:25    404s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[06/08 22:15:25    404s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[06/08 22:15:25    404s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[06/08 22:15:25    404s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[06/08 22:15:25    404s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[06/08 22:15:25    404s] (I)       Before initializing Early Global Route syMemory usage = 1366.0 MB
[06/08 22:15:25    404s] (I)       Ndr track 0 does not exist
[06/08 22:15:25    404s] (I)       Ndr track 0 does not exist
[06/08 22:15:25    404s] (I)       ---------------------Grid Graph Info--------------------
[06/08 22:15:25    404s] (I)       Routing area        : (0, 0) - (126540, 104720)
[06/08 22:15:25    404s] (I)       Core area           : (20140, 20160) - (106400, 84560)
[06/08 22:15:25    404s] (I)       Site width          :   380  (dbu)
[06/08 22:15:25    404s] (I)       Row height          :  2800  (dbu)
[06/08 22:15:25    404s] (I)       GCell width         :  2800  (dbu)
[06/08 22:15:25    404s] (I)       GCell height        :  2800  (dbu)
[06/08 22:15:25    404s] (I)       Grid                :    45    38    10
[06/08 22:15:25    404s] (I)       Layer numbers       :     1     2     3     4     5     6     7     8     9    10
[06/08 22:15:25    404s] (I)       Vertical capacity   :     0  2800     0  2800     0  2800     0  2800     0  2800
[06/08 22:15:25    404s] (I)       Horizontal capacity :     0     0  2800     0  2800     0  2800     0  2800     0
[06/08 22:15:25    404s] (I)       Default wire width  :   140   140   140   280   280   280   800   800  1600  1600
[06/08 22:15:25    404s] (I)       Default wire space  :   130   140   140   280   280   280   800   800  1600  1600
[06/08 22:15:25    404s] (I)       Default wire pitch  :   270   280   280   560   560   560  1600  1600  3200  3200
[06/08 22:15:25    404s] (I)       Default pitch size  :   270   380   280   560   560   560  1680  1680  3200  3360
[06/08 22:15:25    404s] (I)       First track coord   :     0   190   140   730   700   730  1820  1850  4300  3530
[06/08 22:15:25    404s] (I)       Num tracks per GCell: 10.37  7.37 10.00  5.00  5.00  5.00  1.67  1.67  0.88  0.83
[06/08 22:15:25    404s] (I)       Total num of tracks :     0   333   374   225   186   225    62    74    32    37
[06/08 22:15:25    404s] (I)       Num of masks        :     1     1     1     1     1     1     1     1     1     1
[06/08 22:15:25    404s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0     0     0
[06/08 22:15:25    404s] (I)       --------------------------------------------------------
[06/08 22:15:25    404s] 
[06/08 22:15:25    404s] [NR-eGR] ============ Routing rule table ============
[06/08 22:15:25    404s] [NR-eGR] Rule id: 0  Nets: 732 
[06/08 22:15:25    404s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[06/08 22:15:25    404s] (I)       Pitch:  L1=270  L2=380  L3=280  L4=560  L5=560  L6=560  L7=1680  L8=1680  L9=3200  L10=3360
[06/08 22:15:25    404s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1
[06/08 22:15:25    404s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1
[06/08 22:15:25    404s] [NR-eGR] Rule id: 1  Nets: 0 
[06/08 22:15:25    404s] (I)       ID:1  Default:no NDR Track ID:0 NDR Via ID:-1 Extra Space:1 #Shields:0 Max Demand(H):2 Max Demand(V):2
[06/08 22:15:25    404s] (I)       Pitch:  L1=540  L2=760  L3=560  L4=1120  L5=1120  L6=1120  L7=3200  L8=3200  L9=6400  L10=6400
[06/08 22:15:25    404s] (I)       NumUsedTracks:  L1=2  L2=2  L3=2  L4=2  L5=2  L6=2  L7=2  L8=2  L9=2  L10=2
[06/08 22:15:25    404s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1
[06/08 22:15:25    404s] [NR-eGR] ========================================
[06/08 22:15:25    404s] [NR-eGR] 
[06/08 22:15:25    404s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[06/08 22:15:25    404s] (I)       blocked tracks on layer2 : = 2592 / 12654 (20.48%)
[06/08 22:15:25    404s] (I)       blocked tracks on layer3 : = 552 / 16830 (3.28%)
[06/08 22:15:25    404s] (I)       blocked tracks on layer4 : = 1896 / 8550 (22.18%)
[06/08 22:15:25    404s] (I)       blocked tracks on layer5 : = 600 / 8370 (7.17%)
[06/08 22:15:25    404s] (I)       blocked tracks on layer6 : = 2112 / 8550 (24.70%)
[06/08 22:15:25    404s] (I)       blocked tracks on layer7 : = 675 / 2790 (24.19%)
[06/08 22:15:25    404s] (I)       blocked tracks on layer8 : = 888 / 2812 (31.58%)
[06/08 22:15:25    404s] (I)       blocked tracks on layer9 : = 982 / 1440 (68.19%)
[06/08 22:15:25    404s] (I)       blocked tracks on layer10 : = 765 / 1406 (54.41%)
[06/08 22:15:25    404s] (I)       After initializing Early Global Route syMemory usage = 1366.0 MB
[06/08 22:15:25    404s] (I)       Finished Loading and Dumping File ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1366.04 MB )
[06/08 22:15:25    404s] (I)       Reset routing kernel
[06/08 22:15:25    404s] (I)       Started Global Routing ( Curr Mem: 1366.04 MB )
[06/08 22:15:25    404s] (I)       ============= Initialization =============
[06/08 22:15:25    404s] (I)       totalPins=2158  totalGlobalPin=2022 (93.70%)
[06/08 22:15:25    404s] (I)       Started Net group 1 ( Curr Mem: 1366.04 MB )
[06/08 22:15:25    404s] (I)       Started Build MST ( Curr Mem: 1366.04 MB )
[06/08 22:15:25    404s] (I)       Generate topology with single threads
[06/08 22:15:25    404s] (I)       Finished Build MST ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1366.04 MB )
[06/08 22:15:25    404s] (I)       total 2D Cap : 56508 = (26808 H, 29700 V)
[06/08 22:15:25    404s] [NR-eGR] Layer group 1: route 732 net(s) in layer range [2, 10]
[06/08 22:15:25    404s] (I)       
[06/08 22:15:25    404s] (I)       ============  Phase 1a Route ============
[06/08 22:15:25    404s] (I)       Started Phase 1a ( Curr Mem: 1366.04 MB )
[06/08 22:15:25    404s] (I)       Started Pattern routing ( Curr Mem: 1366.04 MB )
[06/08 22:15:25    404s] (I)       Finished Pattern routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1366.04 MB )
[06/08 22:15:25    404s] (I)       Usage: 4303 = (2287 H, 2016 V) = (8.53% H, 6.79% V) = (3.202e+03um H, 2.822e+03um V)
[06/08 22:15:25    404s] (I)       Finished Phase 1a ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1366.04 MB )
[06/08 22:15:25    404s] (I)       
[06/08 22:15:25    404s] (I)       ============  Phase 1b Route ============
[06/08 22:15:25    404s] (I)       Started Phase 1b ( Curr Mem: 1366.04 MB )
[06/08 22:15:25    404s] (I)       Usage: 4303 = (2287 H, 2016 V) = (8.53% H, 6.79% V) = (3.202e+03um H, 2.822e+03um V)
[06/08 22:15:25    404s] (I)       Overflow of layer group 1: 0.10% H + 0.06% V. EstWL: 6.024200e+03um
[06/08 22:15:25    404s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1366.04 MB )
[06/08 22:15:25    404s] (I)       
[06/08 22:15:25    404s] (I)       ============  Phase 1c Route ============
[06/08 22:15:25    404s] (I)       Started Phase 1c ( Curr Mem: 1366.04 MB )
[06/08 22:15:25    404s] (I)       Usage: 4303 = (2287 H, 2016 V) = (8.53% H, 6.79% V) = (3.202e+03um H, 2.822e+03um V)
[06/08 22:15:25    404s] (I)       Finished Phase 1c ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1366.04 MB )
[06/08 22:15:25    404s] (I)       
[06/08 22:15:25    404s] (I)       ============  Phase 1d Route ============
[06/08 22:15:25    404s] (I)       Started Phase 1d ( Curr Mem: 1366.04 MB )
[06/08 22:15:25    404s] (I)       Usage: 4303 = (2287 H, 2016 V) = (8.53% H, 6.79% V) = (3.202e+03um H, 2.822e+03um V)
[06/08 22:15:25    404s] (I)       Finished Phase 1d ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1366.04 MB )
[06/08 22:15:25    404s] (I)       
[06/08 22:15:25    404s] (I)       ============  Phase 1e Route ============
[06/08 22:15:25    404s] (I)       Started Phase 1e ( Curr Mem: 1366.04 MB )
[06/08 22:15:25    404s] (I)       Started Route legalization ( Curr Mem: 1366.04 MB )
[06/08 22:15:25    404s] (I)       Finished Route legalization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1366.04 MB )
[06/08 22:15:25    404s] (I)       Usage: 4303 = (2287 H, 2016 V) = (8.53% H, 6.79% V) = (3.202e+03um H, 2.822e+03um V)
[06/08 22:15:25    404s] [NR-eGR] Early Global Route overflow of layer group 1: 0.10% H + 0.06% V. EstWL: 6.024200e+03um
[06/08 22:15:25    404s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1366.04 MB )
[06/08 22:15:25    404s] (I)       Started Layer assignment ( Curr Mem: 1366.04 MB )
[06/08 22:15:25    404s] (I)       Current Layer assignment [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1366.04 MB )
[06/08 22:15:25    404s] (I)       Running layer assignment with 1 threads
[06/08 22:15:25    404s] (I)       Finished Layer assignment ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1366.04 MB )
[06/08 22:15:25    404s] (I)       Finished Net group 1 ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1366.04 MB )
[06/08 22:15:25    404s] (I)       
[06/08 22:15:25    404s] (I)       ============  Phase 1l Route ============
[06/08 22:15:25    404s] (I)       Started Phase 1l ( Curr Mem: 1366.04 MB )
[06/08 22:15:25    404s] (I)       Finished Phase 1l ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1366.04 MB )
[06/08 22:15:25    404s] (I)       
[06/08 22:15:25    404s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[06/08 22:15:25    404s] [NR-eGR]                        OverCon            
[06/08 22:15:25    404s] [NR-eGR]                         #Gcell     %Gcell
[06/08 22:15:25    404s] [NR-eGR]       Layer                (1)    OverCon 
[06/08 22:15:25    404s] [NR-eGR] ----------------------------------------------
[06/08 22:15:25    404s] [NR-eGR]  metal1  (1)         0( 0.00%)   ( 0.00%) 
[06/08 22:15:25    404s] [NR-eGR]  metal2  (2)         2( 0.12%)   ( 0.12%) 
[06/08 22:15:25    404s] [NR-eGR]  metal3  (3)         1( 0.06%)   ( 0.06%) 
[06/08 22:15:25    404s] [NR-eGR]  metal4  (4)         1( 0.06%)   ( 0.06%) 
[06/08 22:15:25    404s] [NR-eGR]  metal5  (5)         0( 0.00%)   ( 0.00%) 
[06/08 22:15:25    404s] [NR-eGR]  metal6  (6)         0( 0.00%)   ( 0.00%) 
[06/08 22:15:25    404s] [NR-eGR]  metal7  (7)         0( 0.00%)   ( 0.00%) 
[06/08 22:15:25    404s] [NR-eGR]  metal8  (8)         0( 0.00%)   ( 0.00%) 
[06/08 22:15:25    404s] [NR-eGR]  metal9  (9)         0( 0.00%)   ( 0.00%) 
[06/08 22:15:25    404s] [NR-eGR] metal10 (10)         0( 0.00%)   ( 0.00%) 
[06/08 22:15:25    404s] [NR-eGR] ----------------------------------------------
[06/08 22:15:25    404s] [NR-eGR] Total                4( 0.03%)   ( 0.03%) 
[06/08 22:15:25    404s] [NR-eGR] 
[06/08 22:15:25    404s] (I)       Finished Global Routing ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1366.04 MB )
[06/08 22:15:25    404s] (I)       total 2D Cap : 57072 = (26893 H, 30179 V)
[06/08 22:15:25    404s] [NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[06/08 22:15:25    404s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[06/08 22:15:25    404s] (I)       ============= track Assignment ============
[06/08 22:15:25    404s] (I)       Started Extract Global 3D Wires ( Curr Mem: 1366.04 MB )
[06/08 22:15:25    404s] (I)       Finished Extract Global 3D Wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1366.04 MB )
[06/08 22:15:25    404s] (I)       Started Track Assignment ( Curr Mem: 1366.04 MB )
[06/08 22:15:25    404s] (I)       Initialize Track Assignment ( max pin layer : 11 )
[06/08 22:15:25    404s] (I)       Running track assignment with 1 threads
[06/08 22:15:25    404s] (I)       Current Track Assignment [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1366.04 MB )
[06/08 22:15:25    404s] (I)       Run Multi-thread track assignment
[06/08 22:15:25    404s] (I)       Finished Track Assignment ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1366.04 MB )
[06/08 22:15:25    404s] [NR-eGR] Started Export DB wires ( Curr Mem: 1366.04 MB )
[06/08 22:15:25    404s] [NR-eGR] Started Export all nets ( Curr Mem: 1366.04 MB )
[06/08 22:15:25    405s] [NR-eGR] Finished Export all nets ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1366.04 MB )
[06/08 22:15:25    405s] [NR-eGR] Started Set wire vias ( Curr Mem: 1366.04 MB )
[06/08 22:15:25    405s] [NR-eGR] Finished Set wire vias ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1366.04 MB )
[06/08 22:15:25    405s] [NR-eGR] Finished Export DB wires ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1366.04 MB )
[06/08 22:15:25    405s] [NR-eGR] --------------------------------------------------------------------------
[06/08 22:15:25    405s] [NR-eGR] metal1  (1F) length: 1.750000e-01um, number of vias: 2207
[06/08 22:15:25    405s] [NR-eGR] metal2  (2V) length: 1.545335e+03um, number of vias: 2643
[06/08 22:15:25    405s] [NR-eGR] metal3  (3H) length: 2.826690e+03um, number of vias: 855
[06/08 22:15:25    405s] [NR-eGR] metal4  (4V) length: 1.252825e+03um, number of vias: 99
[06/08 22:15:25    405s] [NR-eGR] metal5  (5H) length: 6.453700e+02um, number of vias: 95
[06/08 22:15:25    405s] [NR-eGR] metal6  (6V) length: 4.858300e+02um, number of vias: 0
[06/08 22:15:25    405s] [NR-eGR] metal7  (7H) length: 0.000000e+00um, number of vias: 0
[06/08 22:15:25    405s] [NR-eGR] metal8  (8V) length: 0.000000e+00um, number of vias: 0
[06/08 22:15:25    405s] [NR-eGR] metal9  (9H) length: 0.000000e+00um, number of vias: 0
[06/08 22:15:25    405s] [NR-eGR] metal10 (10V) length: 0.000000e+00um, number of vias: 0
[06/08 22:15:25    405s] [NR-eGR] Total length: 6.756225e+03um, number of vias: 5899
[06/08 22:15:25    405s] [NR-eGR] --------------------------------------------------------------------------
[06/08 22:15:25    405s] [NR-eGR] Total eGR-routed clock nets wire length: 0.000000e+00um 
[06/08 22:15:25    405s] [NR-eGR] --------------------------------------------------------------------------
[06/08 22:15:25    405s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1366.04 MB )
[06/08 22:15:25    405s]       Route Remaining Unrouted Nets done. (took cpu=0:00:00.0 real=0:00:00.0)
[06/08 22:15:25    405s]     Routing using NR in eGR->NR Step done.
[06/08 22:15:25    405s] Net route status summary:
[06/08 22:15:25    405s]   Clock:         1 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=1, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[06/08 22:15:25    405s]   Non-clock:   734 (unrouted=2, trialRouted=732, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=2, (crossesIlmBoundary AND tooFewTerms=0)])
[06/08 22:15:25    405s] 
[06/08 22:15:25    405s] CCOPT: Done with clock implementation routing.
[06/08 22:15:25    405s] 
[06/08 22:15:25    405s]     Leaving CCOpt scope - Routing Tools done. (took cpu=0:00:00.5 real=0:00:00.5)
[06/08 22:15:25    405s]   Clock implementation routing done.
[06/08 22:15:25    405s]   Leaving CCOpt scope - extractRC...
[06/08 22:15:25    405s]   Updating RC parasitics by calling: "extractRC -noRouteCheck"...
[06/08 22:15:25    405s] Extraction called for design 'tile_pe' of instances=623 and nets=735 using extraction engine 'preRoute' .
[06/08 22:15:25    405s] PreRoute RC Extraction called for design tile_pe.
[06/08 22:15:25    405s] RC Extraction called in multi-corner(1) mode.
[06/08 22:15:25    405s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[06/08 22:15:25    405s] Type 'man IMPEXT-6197' for more detail.
[06/08 22:15:25    405s] RCMode: PreRoute
[06/08 22:15:25    405s]       RC Corner Indexes            0   
[06/08 22:15:25    405s] Capacitance Scaling Factor   : 1.00000 
[06/08 22:15:25    405s] Resistance Scaling Factor    : 1.00000 
[06/08 22:15:25    405s] Clock Cap. Scaling Factor    : 1.00000 
[06/08 22:15:25    405s] Clock Res. Scaling Factor    : 1.00000 
[06/08 22:15:25    405s] Shrink Factor                : 1.00000
[06/08 22:15:25    405s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[06/08 22:15:25    405s] LayerId::1 widthSet size::1
[06/08 22:15:25    405s] LayerId::2 widthSet size::1
[06/08 22:15:25    405s] LayerId::3 widthSet size::1
[06/08 22:15:25    405s] LayerId::4 widthSet size::1
[06/08 22:15:25    405s] LayerId::5 widthSet size::1
[06/08 22:15:25    405s] LayerId::6 widthSet size::1
[06/08 22:15:25    405s] LayerId::7 widthSet size::1
[06/08 22:15:25    405s] LayerId::8 widthSet size::1
[06/08 22:15:25    405s] LayerId::9 widthSet size::1
[06/08 22:15:25    405s] LayerId::10 widthSet size::1
[06/08 22:15:25    405s] Updating RC grid for preRoute extraction ...
[06/08 22:15:25    405s] Initializing multi-corner resistance tables ...
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] {RT default_rc_corner 0 10 10 {4 1} {7 0} {9 0} 3}
[06/08 22:15:25    405s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.272872 ; uaWl: 1.000000 ; uaWlH: 0.348847 ; aWlH: 0.000000 ; Pmax: 0.865300 ; wcR: 0.535700 ; newSi: 0.095200 ; pMod: 80 ; 
[06/08 22:15:25    405s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1366.035M)
[06/08 22:15:25    405s]   Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
[06/08 22:15:25    405s]   Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.0 real=0:00:00.0)
[06/08 22:15:25    405s]   Clock tree timing engine global stage delay update for worst:setup.late...
[06/08 22:15:25    405s] End AAE Lib Interpolated Model. (MEM=1366.04 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[06/08 22:15:25    405s]   Clock tree timing engine global stage delay update for worst:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[06/08 22:15:25    405s]   Clock DAG stats after routing clock trees:
[06/08 22:15:25    405s]     cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
[06/08 22:15:25    405s]     cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
[06/08 22:15:25    405s]     cell capacitance : b=0.000fF, i=0.000fF, icg=0.000fF, nicg=0.000fF, l=0.000fF, total=0.000fF
[06/08 22:15:25    405s]     sink capacitance : count=48, total=43.026fF, avg=0.896fF, sd=0.002fF, min=0.891fF, max=0.897fF
[06/08 22:15:25    405s]     wire capacitance : top=0.000fF, trunk=0.000fF, leaf=18.731fF, total=18.731fF
[06/08 22:15:25    405s]     wire lengths     : top=0.000um, trunk=0.000um, leaf=177.855um, total=177.855um
[06/08 22:15:25    405s]     hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[06/08 22:15:25    405s]   Clock DAG net violations after routing clock trees: none
[06/08 22:15:25    405s]   Clock DAG primary half-corner transition distribution after routing clock trees:
[06/08 22:15:25    405s]     Leaf : target=0.071ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
[06/08 22:15:25    405s]   Primary reporting skew groups after routing clock trees:
[06/08 22:15:25    405s]     skew_group clk/synth: insertion delay [min=0.002, max=0.004, avg=0.003, sd=0.001], skew [0.003 vs 0.040], 100% {0.002, 0.004} (wid=0.004 ws=0.003) (gid=0.000 gs=0.000)
[06/08 22:15:25    405s]       min path sink: weight_reg_reg[5]/CK
[06/08 22:15:25    405s]       max path sink: acc_reg_out_reg[3]/CK
[06/08 22:15:25    405s]   Skew group summary after routing clock trees:
[06/08 22:15:25    405s]     skew_group clk/synth: insertion delay [min=0.002, max=0.004, avg=0.003, sd=0.001], skew [0.003 vs 0.040], 100% {0.002, 0.004} (wid=0.004 ws=0.003) (gid=0.000 gs=0.000)
[06/08 22:15:25    405s]   CCOpt::Phase::Routing done. (took cpu=0:00:00.5 real=0:00:00.6)
[06/08 22:15:25    405s]   CCOpt::Phase::PostConditioning...
[06/08 22:15:25    405s]   Post Conditioning - Blocking space for clock sinks to ensure they remain legal.
[06/08 22:15:25    405s] OPERPROF: Starting DPlace-Init at level 1, MEM:1413.7M
[06/08 22:15:25    405s] #spOpts: N=45 mergeVia=F 
[06/08 22:15:25    405s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1413.7M
[06/08 22:15:25    405s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1413.7M
[06/08 22:15:25    405s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[06/08 22:15:25    405s] Fast DP-INIT is on for default
[06/08 22:15:25    405s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[06/08 22:15:25    405s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.000, REAL:0.005, MEM:1413.7M
[06/08 22:15:25    405s] OPERPROF:     Starting CMU at level 3, MEM:1413.7M
[06/08 22:15:25    405s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:1413.7M
[06/08 22:15:25    405s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.000, REAL:0.005, MEM:1413.7M
[06/08 22:15:25    405s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1413.7MB).
[06/08 22:15:25    405s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.006, MEM:1413.7M
[06/08 22:15:25    405s]   Removing CTS place status from clock tree and sinks.
[06/08 22:15:25    405s] Removed CTS place status from 0 clock cells (out of 2 ) and 0 clock sinks (out of 0 ).
[06/08 22:15:25    405s]   Switching to inst based legalization.
[06/08 22:15:25    405s]   PostConditioning...
[06/08 22:15:25    405s]     PostConditioning active optimizations:
[06/08 22:15:25    405s]      - DRV fixing with cell sizing and buffering
[06/08 22:15:25    405s]      - Skew fixing with cell sizing
[06/08 22:15:25    405s]     
[06/08 22:15:25    405s]     Currently running CTS, using active skew data
[06/08 22:15:25    405s]     Reset bufferability constraints...
[06/08 22:15:25    405s]     Resetting previous bufferability status on all nets so that PostConditioning will attempt to fix all clock tree violations.
[06/08 22:15:25    405s]     Reset bufferability constraints done. (took cpu=0:00:00.0 real=0:00:00.0)
[06/08 22:15:25    405s]     PostConditioning Upsizing To Fix DRVs...
[06/08 22:15:25    405s]       Fixing clock tree DRVs with upsizing: ...20% ...40% ...60% ...80% ...100% 
[06/08 22:15:25    405s]       CCOpt-PostConditioning: considered: 1, tested: 1, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
[06/08 22:15:25    405s]       
[06/08 22:15:25    405s]       PRO Statistics: Fix DRVs (initial upsizing):
[06/08 22:15:25    405s]       ============================================
[06/08 22:15:25    405s]       
[06/08 22:15:25    405s]       Cell changes by Net Type:
[06/08 22:15:25    405s]       
[06/08 22:15:25    405s]       -------------------------------------------------------------------------------------------------
[06/08 22:15:25    405s]       Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
[06/08 22:15:25    405s]       -------------------------------------------------------------------------------------------------
[06/08 22:15:25    405s]       top                0            0           0            0                    0                0
[06/08 22:15:25    405s]       trunk              0            0           0            0                    0                0
[06/08 22:15:25    405s]       leaf               0            0           0            0                    0                0
[06/08 22:15:25    405s]       -------------------------------------------------------------------------------------------------
[06/08 22:15:25    405s]       Total              0            0           0            0                    0                0
[06/08 22:15:25    405s]       -------------------------------------------------------------------------------------------------
[06/08 22:15:25    405s]       
[06/08 22:15:25    405s]       Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2
[06/08 22:15:25    405s]       Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
[06/08 22:15:25    405s]       
[06/08 22:15:25    405s]       Clock DAG stats after 'PostConditioning Upsizing To Fix DRVs':
[06/08 22:15:25    405s]         cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
[06/08 22:15:25    405s]         cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
[06/08 22:15:25    405s]         cell capacitance : b=0.000fF, i=0.000fF, icg=0.000fF, nicg=0.000fF, l=0.000fF, total=0.000fF
[06/08 22:15:25    405s]         sink capacitance : count=48, total=43.026fF, avg=0.896fF, sd=0.002fF, min=0.891fF, max=0.897fF
[06/08 22:15:25    405s]         wire capacitance : top=0.000fF, trunk=0.000fF, leaf=18.731fF, total=18.731fF
[06/08 22:15:25    405s]         wire lengths     : top=0.000um, trunk=0.000um, leaf=177.855um, total=177.855um
[06/08 22:15:25    405s]         hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[06/08 22:15:25    405s]       Clock DAG net violations after 'PostConditioning Upsizing To Fix DRVs': none
[06/08 22:15:25    405s]       Clock DAG primary half-corner transition distribution after 'PostConditioning Upsizing To Fix DRVs':
[06/08 22:15:25    405s]         Leaf : target=0.071ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
[06/08 22:15:25    405s]       Primary reporting skew groups after 'PostConditioning Upsizing To Fix DRVs':
[06/08 22:15:25    405s]         skew_group clk/synth: insertion delay [min=0.002, max=0.004, avg=0.003, sd=0.001], skew [0.003 vs 0.040], 100% {0.002, 0.004} (wid=0.004 ws=0.003) (gid=0.000 gs=0.000)
[06/08 22:15:25    405s]       min path sink: weight_reg_reg[5]/CK
[06/08 22:15:25    405s]       max path sink: acc_reg_out_reg[3]/CK
[06/08 22:15:25    405s]       Skew group summary after 'PostConditioning Upsizing To Fix DRVs':
[06/08 22:15:25    405s]         skew_group clk/synth: insertion delay [min=0.002, max=0.004, avg=0.003, sd=0.001], skew [0.003 vs 0.040], 100% {0.002, 0.004} (wid=0.004 ws=0.003) (gid=0.000 gs=0.000)
[06/08 22:15:25    405s]       Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[06/08 22:15:25    405s]     PostConditioning Upsizing To Fix DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
[06/08 22:15:25    405s]     Recomputing CTS skew targets...
[06/08 22:15:25    405s]     Resolving skew group constraints...
[06/08 22:15:25    405s]       Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 25 variables and 66 constraints; tolerance 1
[06/08 22:15:25    405s]     Resolving skew group constraints done.
[06/08 22:15:25    405s]     Recomputing CTS skew targets done. (took cpu=0:00:00.0 real=0:00:00.0)
[06/08 22:15:25    405s]     PostConditioning Fixing DRVs...
[06/08 22:15:25    405s]       Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
[06/08 22:15:25    405s]       CCOpt-PostConditioning: considered: 1, tested: 1, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
[06/08 22:15:25    405s]       
[06/08 22:15:25    405s]       PRO Statistics: Fix DRVs (cell sizing):
[06/08 22:15:25    405s]       =======================================
[06/08 22:15:25    405s]       
[06/08 22:15:25    405s]       Cell changes by Net Type:
[06/08 22:15:25    405s]       
[06/08 22:15:25    405s]       -------------------------------------------------------------------------------------------------
[06/08 22:15:25    405s]       Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
[06/08 22:15:25    405s]       -------------------------------------------------------------------------------------------------
[06/08 22:15:25    405s]       top                0            0           0            0                    0                0
[06/08 22:15:25    405s]       trunk              0            0           0            0                    0                0
[06/08 22:15:25    405s]       leaf               0            0           0            0                    0                0
[06/08 22:15:25    405s]       -------------------------------------------------------------------------------------------------
[06/08 22:15:25    405s]       Total              0            0           0            0                    0                0
[06/08 22:15:25    405s]       -------------------------------------------------------------------------------------------------
[06/08 22:15:25    405s]       
[06/08 22:15:25    405s]       Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2
[06/08 22:15:25    405s]       Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
[06/08 22:15:25    405s]       
[06/08 22:15:25    405s]       Clock DAG stats after 'PostConditioning Fixing DRVs':
[06/08 22:15:25    405s]         cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
[06/08 22:15:25    405s]         cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
[06/08 22:15:25    405s]         cell capacitance : b=0.000fF, i=0.000fF, icg=0.000fF, nicg=0.000fF, l=0.000fF, total=0.000fF
[06/08 22:15:25    405s]         sink capacitance : count=48, total=43.026fF, avg=0.896fF, sd=0.002fF, min=0.891fF, max=0.897fF
[06/08 22:15:25    405s]         wire capacitance : top=0.000fF, trunk=0.000fF, leaf=18.731fF, total=18.731fF
[06/08 22:15:25    405s]         wire lengths     : top=0.000um, trunk=0.000um, leaf=177.855um, total=177.855um
[06/08 22:15:25    405s]         hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[06/08 22:15:25    405s]       Clock DAG net violations after 'PostConditioning Fixing DRVs': none
[06/08 22:15:25    405s]       Clock DAG primary half-corner transition distribution after 'PostConditioning Fixing DRVs':
[06/08 22:15:25    405s]         Leaf : target=0.071ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
[06/08 22:15:25    405s]       Primary reporting skew groups after 'PostConditioning Fixing DRVs':
[06/08 22:15:25    405s]         skew_group clk/synth: insertion delay [min=0.002, max=0.004, avg=0.003, sd=0.001], skew [0.003 vs 0.040], 100% {0.002, 0.004} (wid=0.004 ws=0.003) (gid=0.000 gs=0.000)
[06/08 22:15:25    405s]       min path sink: weight_reg_reg[5]/CK
[06/08 22:15:25    405s]       max path sink: acc_reg_out_reg[3]/CK
[06/08 22:15:25    405s]       Skew group summary after 'PostConditioning Fixing DRVs':
[06/08 22:15:25    405s]         skew_group clk/synth: insertion delay [min=0.002, max=0.004, avg=0.003, sd=0.001], skew [0.003 vs 0.040], 100% {0.002, 0.004} (wid=0.004 ws=0.003) (gid=0.000 gs=0.000)
[06/08 22:15:25    405s]       Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[06/08 22:15:25    405s]     PostConditioning Fixing DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
[06/08 22:15:25    405s]     Buffering to fix DRVs...
[06/08 22:15:25    405s]     Fixing DRVs with route buffering pass 1. Quick buffering: enabled
[06/08 22:15:25    405s]     Rebuffering to fix clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
[06/08 22:15:25    405s]     Inserted 0 buffers and inverters.
[06/08 22:15:25    405s]     success count. Default: 0, QS: 0, QD: 0, FS: 0, MQS: 0
[06/08 22:15:25    405s]     CCOpt-PostConditioning: nets considered: 1, nets tested: 1, nets violation detected: 0, nets violation ignored (due to small violation): 0, nets cannot run: 0, nets attempted: 0, nets unsuccessful: 0, buffered: 0
[06/08 22:15:25    405s]     Clock DAG stats PostConditioning after re-buffering DRV fixing:
[06/08 22:15:25    405s]       cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
[06/08 22:15:25    405s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
[06/08 22:15:25    405s]       cell capacitance : b=0.000fF, i=0.000fF, icg=0.000fF, nicg=0.000fF, l=0.000fF, total=0.000fF
[06/08 22:15:25    405s]       sink capacitance : count=48, total=43.026fF, avg=0.896fF, sd=0.002fF, min=0.891fF, max=0.897fF
[06/08 22:15:25    405s]       wire capacitance : top=0.000fF, trunk=0.000fF, leaf=18.731fF, total=18.731fF
[06/08 22:15:25    405s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=177.855um, total=177.855um
[06/08 22:15:25    405s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[06/08 22:15:25    405s]     Clock DAG net violations PostConditioning after re-buffering DRV fixing: none
[06/08 22:15:25    405s]     Clock DAG primary half-corner transition distribution PostConditioning after re-buffering DRV fixing:
[06/08 22:15:25    405s]       Leaf : target=0.071ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
[06/08 22:15:25    405s]     Primary reporting skew groups PostConditioning after re-buffering DRV fixing:
[06/08 22:15:25    405s]       skew_group clk/synth: insertion delay [min=0.002, max=0.004, avg=0.003, sd=0.001], skew [0.003 vs 0.040], 100% {0.002, 0.004} (wid=0.004 ws=0.003) (gid=0.000 gs=0.000)
[06/08 22:15:25    405s]       min path sink: weight_reg_reg[5]/CK
[06/08 22:15:25    405s]       max path sink: acc_reg_out_reg[3]/CK
[06/08 22:15:25    405s]     Skew group summary PostConditioning after re-buffering DRV fixing:
[06/08 22:15:25    405s]       skew_group clk/synth: insertion delay [min=0.002, max=0.004, avg=0.003, sd=0.001], skew [0.003 vs 0.040], 100% {0.002, 0.004} (wid=0.004 ws=0.003) (gid=0.000 gs=0.000)
[06/08 22:15:25    405s]     Buffering to fix DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
[06/08 22:15:25    405s] 
[06/08 22:15:25    405s] Slew Diagnostics: After DRV fixing
[06/08 22:15:25    405s] ==================================
[06/08 22:15:25    405s] 
[06/08 22:15:25    405s] Global Causes:
[06/08 22:15:25    405s] 
[06/08 22:15:25    405s] -----
[06/08 22:15:25    405s] Cause
[06/08 22:15:25    405s] -----
[06/08 22:15:25    405s]   (empty table)
[06/08 22:15:25    405s] -----
[06/08 22:15:25    405s] 
[06/08 22:15:25    405s] Top 5 overslews:
[06/08 22:15:25    405s] 
[06/08 22:15:25    405s] ---------------------------------
[06/08 22:15:25    405s] Overslew    Causes    Driving Pin
[06/08 22:15:25    405s] ---------------------------------
[06/08 22:15:25    405s]   (empty table)
[06/08 22:15:25    405s] ---------------------------------
[06/08 22:15:25    405s] 
[06/08 22:15:25    405s] Slew diagnostics counts from the 0 nodes with slew violations (the 0 nodes with only other violation types are excluded):
[06/08 22:15:25    405s] 
[06/08 22:15:25    405s] -------------------
[06/08 22:15:25    405s] Cause    Occurences
[06/08 22:15:25    405s] -------------------
[06/08 22:15:25    405s]   (empty table)
[06/08 22:15:25    405s] -------------------
[06/08 22:15:25    405s] 
[06/08 22:15:25    405s] Violation diagnostics counts from the 0 nodes that have violations:
[06/08 22:15:25    405s] 
[06/08 22:15:25    405s] -------------------
[06/08 22:15:25    405s] Cause    Occurences
[06/08 22:15:25    405s] -------------------
[06/08 22:15:25    405s]   (empty table)
[06/08 22:15:25    405s] -------------------
[06/08 22:15:25    405s] 
[06/08 22:15:25    405s]     PostConditioning Fixing Skew by cell sizing...
[06/08 22:15:25    405s] Path optimization required 0 stage delay updates 
[06/08 22:15:25    405s]       Resized 0 clock insts to decrease delay.
[06/08 22:15:25    405s] Fixing short paths with downsize only
[06/08 22:15:25    405s] Path optimization required 0 stage delay updates 
[06/08 22:15:25    405s]       Resized 0 clock insts to increase delay.
[06/08 22:15:25    405s]       
[06/08 22:15:25    405s]       PRO Statistics: Fix Skew (cell sizing):
[06/08 22:15:25    405s]       =======================================
[06/08 22:15:25    405s]       
[06/08 22:15:25    405s]       Cell changes by Net Type:
[06/08 22:15:25    405s]       
[06/08 22:15:25    405s]       -------------------------------------------------------------------------------------------------
[06/08 22:15:25    405s]       Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
[06/08 22:15:25    405s]       -------------------------------------------------------------------------------------------------
[06/08 22:15:25    405s]       top                0            0           0            0                    0                0
[06/08 22:15:25    405s]       trunk              0            0           0            0                    0                0
[06/08 22:15:25    405s]       leaf               0            0           0            0                    0                0
[06/08 22:15:25    405s]       -------------------------------------------------------------------------------------------------
[06/08 22:15:25    405s]       Total              0            0           0            0                    0                0
[06/08 22:15:25    405s]       -------------------------------------------------------------------------------------------------
[06/08 22:15:25    405s]       
[06/08 22:15:25    405s]       Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2
[06/08 22:15:25    405s]       Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
[06/08 22:15:25    405s]       
[06/08 22:15:25    405s]       Clock DAG stats after 'PostConditioning Fixing Skew by cell sizing':
[06/08 22:15:25    405s]         cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
[06/08 22:15:25    405s]         cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
[06/08 22:15:25    405s]         cell capacitance : b=0.000fF, i=0.000fF, icg=0.000fF, nicg=0.000fF, l=0.000fF, total=0.000fF
[06/08 22:15:25    405s]         sink capacitance : count=48, total=43.026fF, avg=0.896fF, sd=0.002fF, min=0.891fF, max=0.897fF
[06/08 22:15:25    405s]         wire capacitance : top=0.000fF, trunk=0.000fF, leaf=18.731fF, total=18.731fF
[06/08 22:15:25    405s]         wire lengths     : top=0.000um, trunk=0.000um, leaf=177.855um, total=177.855um
[06/08 22:15:25    405s]         hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[06/08 22:15:25    405s]       Clock DAG net violations after 'PostConditioning Fixing Skew by cell sizing': none
[06/08 22:15:25    405s]       Clock DAG primary half-corner transition distribution after 'PostConditioning Fixing Skew by cell sizing':
[06/08 22:15:25    405s]         Leaf : target=0.071ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
[06/08 22:15:25    405s]       Primary reporting skew groups after 'PostConditioning Fixing Skew by cell sizing':
[06/08 22:15:25    405s]         skew_group clk/synth: insertion delay [min=0.002, max=0.004, avg=0.003, sd=0.001], skew [0.003 vs 0.040], 100% {0.002, 0.004} (wid=0.004 ws=0.003) (gid=0.000 gs=0.000)
[06/08 22:15:25    405s]       min path sink: weight_reg_reg[5]/CK
[06/08 22:15:25    405s]       max path sink: acc_reg_out_reg[3]/CK
[06/08 22:15:25    405s]       Skew group summary after 'PostConditioning Fixing Skew by cell sizing':
[06/08 22:15:25    405s]         skew_group clk/synth: insertion delay [min=0.002, max=0.004, avg=0.003, sd=0.001], skew [0.003 vs 0.040], 100% {0.002, 0.004} (wid=0.004 ws=0.003) (gid=0.000 gs=0.000)
[06/08 22:15:25    405s]       Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[06/08 22:15:25    405s]     PostConditioning Fixing Skew by cell sizing done. (took cpu=0:00:00.0 real=0:00:00.0)
[06/08 22:15:25    405s]     Reconnecting optimized routes...
[06/08 22:15:25    405s]     Reset timing graph...
[06/08 22:15:25    405s] Ignoring AAE DB Resetting ...
[06/08 22:15:25    405s]     Reset timing graph done.
[06/08 22:15:25    405s]     Reconnecting optimized routes done. (took cpu=0:00:00.0 real=0:00:00.0)
[06/08 22:15:25    405s] Skipping refinePlace: no changes were made during DRV and/or skew fixing steps so it is unnecessary.
[06/08 22:15:25    405s]     Set dirty flag on 0 instances, 0 nets
[06/08 22:15:25    405s]   PostConditioning done.
[06/08 22:15:25    405s] Net route status summary:
[06/08 22:15:25    405s]   Clock:         1 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=1, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[06/08 22:15:25    405s]   Non-clock:   734 (unrouted=2, trialRouted=732, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=2, (crossesIlmBoundary AND tooFewTerms=0)])
[06/08 22:15:25    405s]   Update timing and DAG stats after post-conditioning...
[06/08 22:15:25    405s]   Update timing and DAG stats after post-conditioning done. (took cpu=0:00:00.0 real=0:00:00.0)
[06/08 22:15:25    405s]   Clock tree timing engine global stage delay update for worst:setup.late...
[06/08 22:15:25    405s] End AAE Lib Interpolated Model. (MEM=1404.19 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[06/08 22:15:25    405s]   Clock tree timing engine global stage delay update for worst:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[06/08 22:15:25    405s]   Clock DAG stats after post-conditioning:
[06/08 22:15:25    405s]     cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
[06/08 22:15:25    405s]     cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
[06/08 22:15:25    405s]     cell capacitance : b=0.000fF, i=0.000fF, icg=0.000fF, nicg=0.000fF, l=0.000fF, total=0.000fF
[06/08 22:15:25    405s]     sink capacitance : count=48, total=43.026fF, avg=0.896fF, sd=0.002fF, min=0.891fF, max=0.897fF
[06/08 22:15:25    405s]     wire capacitance : top=0.000fF, trunk=0.000fF, leaf=18.731fF, total=18.731fF
[06/08 22:15:25    405s]     wire lengths     : top=0.000um, trunk=0.000um, leaf=177.855um, total=177.855um
[06/08 22:15:25    405s]     hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[06/08 22:15:25    405s]   Clock DAG net violations after post-conditioning: none
[06/08 22:15:25    405s]   Clock DAG primary half-corner transition distribution after post-conditioning:
[06/08 22:15:25    405s]     Leaf : target=0.071ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
[06/08 22:15:25    405s]   Primary reporting skew groups after post-conditioning:
[06/08 22:15:25    405s]     skew_group clk/synth: insertion delay [min=0.002, max=0.004, avg=0.003, sd=0.001], skew [0.003 vs 0.040], 100% {0.002, 0.004} (wid=0.004 ws=0.003) (gid=0.000 gs=0.000)
[06/08 22:15:25    405s]       min path sink: weight_reg_reg[5]/CK
[06/08 22:15:25    405s]       max path sink: acc_reg_out_reg[3]/CK
[06/08 22:15:25    405s]   Skew group summary after post-conditioning:
[06/08 22:15:25    405s]     skew_group clk/synth: insertion delay [min=0.002, max=0.004, avg=0.003, sd=0.001], skew [0.003 vs 0.040], 100% {0.002, 0.004} (wid=0.004 ws=0.003) (gid=0.000 gs=0.000)
[06/08 22:15:25    405s]   CCOpt::Phase::PostConditioning done. (took cpu=0:00:00.0 real=0:00:00.0)
[06/08 22:15:25    405s]   Setting CTS place status to fixed for clock tree and sinks.
[06/08 22:15:25    405s] numClockCells = 2, numClockCellsFixed = 2, numClockCellsRestored = 0, numClockLatches = 0, numClockLatchesFixed =  0, numClockLatchesRestored = 0
[06/08 22:15:25    405s]   Post-balance tidy up or trial balance steps...
[06/08 22:15:25    405s]   
[06/08 22:15:25    405s]   Clock DAG stats at end of CTS:
[06/08 22:15:25    405s]   ==============================
[06/08 22:15:25    405s]   
[06/08 22:15:25    405s]   -----------------------------------------------------------
[06/08 22:15:25    405s]   Cell type                     Count    Area     Capacitance
[06/08 22:15:25    405s]   -----------------------------------------------------------
[06/08 22:15:25    405s]   Buffers                         0      0.000       0.000
[06/08 22:15:25    405s]   Inverters                       0      0.000       0.000
[06/08 22:15:25    405s]   Integrated Clock Gates          0      0.000       0.000
[06/08 22:15:25    405s]   Non-Integrated Clock Gates      0      0.000       0.000
[06/08 22:15:25    405s]   Clock Logic                     0      0.000       0.000
[06/08 22:15:25    405s]   All                             0      0.000       0.000
[06/08 22:15:25    405s]   -----------------------------------------------------------
[06/08 22:15:25    405s]   
[06/08 22:15:25    405s]   
[06/08 22:15:25    405s]   Clock DAG wire lengths at end of CTS:
[06/08 22:15:25    405s]   =====================================
[06/08 22:15:25    405s]   
[06/08 22:15:25    405s]   --------------------
[06/08 22:15:25    405s]   Type     Wire Length
[06/08 22:15:25    405s]   --------------------
[06/08 22:15:25    405s]   Top          0.000
[06/08 22:15:25    405s]   Trunk        0.000
[06/08 22:15:25    405s]   Leaf       177.855
[06/08 22:15:25    405s]   Total      177.855
[06/08 22:15:25    405s]   --------------------
[06/08 22:15:25    405s]   
[06/08 22:15:25    405s]   
[06/08 22:15:25    405s]   Clock DAG hp wire lengths at end of CTS:
[06/08 22:15:25    405s]   ========================================
[06/08 22:15:25    405s]   
[06/08 22:15:25    405s]   -----------------------
[06/08 22:15:25    405s]   Type     hp Wire Length
[06/08 22:15:25    405s]   -----------------------
[06/08 22:15:25    405s]   Top          0.000
[06/08 22:15:25    405s]   Trunk        0.000
[06/08 22:15:25    405s]   Leaf         0.000
[06/08 22:15:25    405s]   Total        0.000
[06/08 22:15:25    405s]   -----------------------
[06/08 22:15:25    405s]   
[06/08 22:15:25    405s]   
[06/08 22:15:25    405s]   Clock DAG capacitances at end of CTS:
[06/08 22:15:25    405s]   =====================================
[06/08 22:15:25    405s]   
[06/08 22:15:25    405s]   -----------------------------------
[06/08 22:15:25    405s]   Type     Gate      Wire      Total
[06/08 22:15:25    405s]   -----------------------------------
[06/08 22:15:25    405s]   Top       0.000     0.000     0.000
[06/08 22:15:25    405s]   Trunk     0.000     0.000     0.000
[06/08 22:15:25    405s]   Leaf     43.026    18.731    61.757
[06/08 22:15:25    405s]   Total    43.026    18.731    61.757
[06/08 22:15:25    405s]   -----------------------------------
[06/08 22:15:25    405s]   
[06/08 22:15:25    405s]   
[06/08 22:15:25    405s]   Clock DAG sink capacitances at end of CTS:
[06/08 22:15:25    405s]   ==========================================
[06/08 22:15:25    405s]   
[06/08 22:15:25    405s]   ---------------------------------------------------------
[06/08 22:15:25    405s]   Count    Total     Average    Std. Dev.    Min      Max
[06/08 22:15:25    405s]   ---------------------------------------------------------
[06/08 22:15:25    405s]    48      43.026     0.896       0.002      0.891    0.897
[06/08 22:15:25    405s]   ---------------------------------------------------------
[06/08 22:15:25    405s]   
[06/08 22:15:25    405s]   
[06/08 22:15:25    405s]   Clock DAG net violations at end of CTS:
[06/08 22:15:25    405s]   =======================================
[06/08 22:15:25    405s]   
[06/08 22:15:25    405s]   None
[06/08 22:15:25    405s]   
[06/08 22:15:25    405s]   
[06/08 22:15:25    405s]   Clock DAG primary half-corner transition distribution at end of CTS:
[06/08 22:15:25    405s]   ====================================================================
[06/08 22:15:25    405s]   
[06/08 22:15:25    405s]   --------------------------------------------------------------------------------------------------------------------------------------------------------------
[06/08 22:15:25    405s]   Net Type    Target    Count    Average    Std. Dev.    Min      Max      Distribution                                                              Over Target
[06/08 22:15:25    405s]   --------------------------------------------------------------------------------------------------------------------------------------------------------------
[06/08 22:15:25    405s]   Leaf        0.071       1       0.004       0.000      0.004    0.004    {1 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}         -
[06/08 22:15:25    405s]   --------------------------------------------------------------------------------------------------------------------------------------------------------------
[06/08 22:15:25    405s]   
[06/08 22:15:25    405s]   
[06/08 22:15:25    405s]   Primary reporting skew groups summary at end of CTS:
[06/08 22:15:25    405s]   ====================================================
[06/08 22:15:25    405s]   
[06/08 22:15:25    405s]   ------------------------------------------------------------------------------------------------------------------------------------------------------------
[06/08 22:15:25    405s]   Half-corner         Skew Group    Min ID    Max ID    Skew     Skew target    Wire skew    Worst sink skew    Average ID    Std.Dev    Skew window occupancy
[06/08 22:15:25    405s]   ------------------------------------------------------------------------------------------------------------------------------------------------------------
[06/08 22:15:25    405s]   worst:setup.late    clk/synth     0.002     0.004     0.003       0.040         0.003           0.003           0.003        0.001     100% {0.002, 0.004}
[06/08 22:15:25    405s]   ------------------------------------------------------------------------------------------------------------------------------------------------------------
[06/08 22:15:25    405s]   
[06/08 22:15:25    405s]   
[06/08 22:15:25    405s]   Skew group summary at end of CTS:
[06/08 22:15:25    405s]   =================================
[06/08 22:15:25    405s]   
[06/08 22:15:25    405s]   ------------------------------------------------------------------------------------------------------------------------------------------------------------
[06/08 22:15:25    405s]   Half-corner         Skew Group    Min ID    Max ID    Skew     Skew target    Wire skew    Worst sink skew    Average ID    Std.Dev    Skew window occupancy
[06/08 22:15:25    405s]   ------------------------------------------------------------------------------------------------------------------------------------------------------------
[06/08 22:15:25    405s]   worst:setup.late    clk/synth     0.002     0.004     0.003       0.040         0.003           0.003           0.003        0.001     100% {0.002, 0.004}
[06/08 22:15:25    405s]   ------------------------------------------------------------------------------------------------------------------------------------------------------------
[06/08 22:15:25    405s]   
[06/08 22:15:25    405s]   
[06/08 22:15:25    405s]   Found a total of 0 clock tree pins with a slew violation.
[06/08 22:15:25    405s]   
[06/08 22:15:25    405s]   Post-balance tidy up or trial balance steps done. (took cpu=0:00:00.0 real=0:00:00.0)
[06/08 22:15:25    405s] Synthesizing clock trees done.
[06/08 22:15:25    405s] Tidy Up And Update Timing...
[06/08 22:15:25    405s] External - Set all clocks to propagated mode...
[06/08 22:15:25    405s] Innovus updating I/O latencies
[06/08 22:15:25    405s] #################################################################################
[06/08 22:15:25    405s] # Design Stage: PreRoute
[06/08 22:15:25    405s] # Design Name: tile_pe
[06/08 22:15:25    405s] # Design Mode: 45nm
[06/08 22:15:25    405s] # Analysis Mode: MMMC Non-OCV 
[06/08 22:15:25    405s] # Parasitics Mode: No SPEF/RCDB
[06/08 22:15:25    405s] # Signoff Settings: SI Off 
[06/08 22:15:25    405s] #################################################################################
[06/08 22:15:25    405s] Topological Sorting (REAL = 0:00:00.0, MEM = 1419.8M, InitMEM = 1419.8M)
[06/08 22:15:25    405s] Start delay calculation (fullDC) (1 T). (MEM=1419.76)
[06/08 22:15:25    405s] *** Calculating scaling factor for worst libraries using the default operating condition of each library.
[06/08 22:15:25    405s] End AAE Lib Interpolated Model. (MEM=1436.06 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[06/08 22:15:25    405s] Total number of fetched objects 766
[06/08 22:15:25    405s] Total number of fetched objects 766
[06/08 22:15:25    405s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[06/08 22:15:25    405s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[06/08 22:15:25    405s] End delay calculation. (MEM=1451.75 CPU=0:00:00.0 REAL=0:00:00.0)
[06/08 22:15:25    405s] End delay calculation (fullDC). (MEM=1451.75 CPU=0:00:00.1 REAL=0:00:00.0)
[06/08 22:15:25    405s] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 1451.7M) ***
[06/08 22:15:25    405s] Setting all clocks to propagated mode.
[06/08 22:15:25    405s] External - Set all clocks to propagated mode done. (took cpu=0:00:00.2 real=0:00:00.2)
[06/08 22:15:25    405s] Clock DAG stats after update timingGraph:
[06/08 22:15:25    405s]   cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
[06/08 22:15:25    405s]   cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
[06/08 22:15:25    405s]   cell capacitance : b=0.000fF, i=0.000fF, icg=0.000fF, nicg=0.000fF, l=0.000fF, total=0.000fF
[06/08 22:15:25    405s]   sink capacitance : count=48, total=43.026fF, avg=0.896fF, sd=0.002fF, min=0.891fF, max=0.897fF
[06/08 22:15:25    405s]   wire capacitance : top=0.000fF, trunk=0.000fF, leaf=18.731fF, total=18.731fF
[06/08 22:15:25    405s]   wire lengths     : top=0.000um, trunk=0.000um, leaf=177.855um, total=177.855um
[06/08 22:15:25    405s]   hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[06/08 22:15:25    405s] Clock DAG net violations after update timingGraph: none
[06/08 22:15:25    405s] Clock DAG primary half-corner transition distribution after update timingGraph:
[06/08 22:15:25    405s]   Leaf : target=0.071ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
[06/08 22:15:25    405s] Primary reporting skew groups after update timingGraph:
[06/08 22:15:25    405s]   skew_group clk/synth: insertion delay [min=0.002, max=0.004, avg=0.003, sd=0.001], skew [0.003 vs 0.040], 100% {0.002, 0.004} (wid=0.004 ws=0.003) (gid=0.000 gs=0.000)
[06/08 22:15:25    405s]       min path sink: weight_reg_reg[5]/CK
[06/08 22:15:25    405s]       max path sink: acc_reg_out_reg[3]/CK
[06/08 22:15:25    405s] Skew group summary after update timingGraph:
[06/08 22:15:25    405s]   skew_group clk/synth: insertion delay [min=0.002, max=0.004, avg=0.003, sd=0.001], skew [0.003 vs 0.040], 100% {0.002, 0.004} (wid=0.004 ws=0.003) (gid=0.000 gs=0.000)
[06/08 22:15:25    405s] Logging CTS constraint violations...
[06/08 22:15:25    405s]   No violations found.
[06/08 22:15:25    405s] Logging CTS constraint violations done.
[06/08 22:15:25    405s] Tidy Up And Update Timing done. (took cpu=0:00:00.2 real=0:00:00.2)
[06/08 22:15:25    405s] Runtime done. (took cpu=0:00:02.5 real=0:00:02.6)
[06/08 22:15:25    405s] Runtime Report Coverage % = 99.7
[06/08 22:15:25    405s] Runtime Summary
[06/08 22:15:25    405s] ===============
[06/08 22:15:25    405s] Clock Runtime:  (64%) Core CTS           1.65 (Init 1.43, Construction 0.06, Implementation 0.06, eGRPC 0.06, PostConditioning 0.03, Other 0.02)
[06/08 22:15:25    405s] Clock Runtime:  (25%) CTS services       0.65 (RefinePlace 0.06, EarlyGlobalClock 0.08, NanoRoute 0.48, ExtractRC 0.03, TimingAnalysis 0.00)
[06/08 22:15:25    405s] Clock Runtime:   (9%) Other CTS          0.25 (Init 0.03, CongRepair/EGR-DP 0.06, TimingUpdate 0.17, Other 0.00)
[06/08 22:15:25    405s] Clock Runtime: (100%) Total              2.56
[06/08 22:15:25    405s] 
[06/08 22:15:25    405s] 
[06/08 22:15:25    405s] Runtime Summary:
[06/08 22:15:25    405s] ================
[06/08 22:15:25    405s] 
[06/08 22:15:25    405s] -----------------------------------------------------------------------------------------------------------------
[06/08 22:15:25    405s] wall  % time  children  called  name
[06/08 22:15:25    405s] -----------------------------------------------------------------------------------------------------------------
[06/08 22:15:25    405s] 2.56  100.00    2.56      0       
[06/08 22:15:25    405s] 2.56  100.00    2.56      1     Runtime
[06/08 22:15:25    405s] 0.01    0.31    0.01      1     CCOpt::Phase::Initialization
[06/08 22:15:25    405s] 0.01    0.31    0.01      1       Check Prerequisites
[06/08 22:15:25    405s] 0.01    0.30    0.00      1         Leaving CCOpt scope - CheckPlace
[06/08 22:15:25    405s] 1.43   55.98    1.41      1     CCOpt::Phase::PreparingToBalance
[06/08 22:15:25    405s] 0.00    0.01    0.00      1       Leaving CCOpt scope - Initializing power interface
[06/08 22:15:25    405s] 0.02    0.83    0.00      1       Leaving CCOpt scope - optDesignGlobalRouteStep
[06/08 22:15:25    405s] 0.01    0.40    0.00      1       Legalization setup
[06/08 22:15:25    405s] 1.38   53.74    0.00      1       Validating CTS configuration
[06/08 22:15:25    405s] 0.00    0.00    0.00      1         Checking module port directions
[06/08 22:15:25    405s] 0.01    0.55    0.00      1     Preparing To Balance
[06/08 22:15:25    405s] 0.18    6.96    0.18      1     CCOpt::Phase::Construction
[06/08 22:15:25    405s] 0.15    5.69    0.14      1       Stage::Clustering
[06/08 22:15:25    405s] 0.05    1.98    0.04      1         Clustering
[06/08 22:15:25    405s] 0.00    0.07    0.00      1           Initialize for clustering
[06/08 22:15:25    405s] 0.01    0.25    0.00      1           Bottom-up phase
[06/08 22:15:25    405s] 0.04    1.40    0.03      1           Legalizing clock trees
[06/08 22:15:25    405s] 0.03    1.03    0.00      1             Leaving CCOpt scope - ClockRefiner
[06/08 22:15:25    405s] 0.00    0.10    0.00      1             Clock tree timing engine global stage delay update for worst:setup.late
[06/08 22:15:25    405s] 0.09    3.60    0.09      1         CongRepair After Initial Clustering
[06/08 22:15:25    405s] 0.08    3.06    0.07      1           Leaving CCOpt scope - Early Global Route
[06/08 22:15:25    405s] 0.04    1.48    0.00      1             Early Global Route - eGR only step
[06/08 22:15:25    405s] 0.03    1.17    0.00      1             Congestion Repair
[06/08 22:15:25    405s] 0.01    0.37    0.00      1           Leaving CCOpt scope - extractRC
[06/08 22:15:25    405s] 0.00    0.04    0.00      1           Clock tree timing engine global stage delay update for worst:setup.late
[06/08 22:15:25    405s] 0.00    0.18    0.00      1       Stage::DRV Fixing
[06/08 22:15:25    405s] 0.00    0.10    0.00      1         Fixing clock tree slew time and max cap violations
[06/08 22:15:25    405s] 0.00    0.08    0.00      1         Fixing clock tree slew time and max cap violations - detailed pass
[06/08 22:15:25    405s] 0.03    1.09    0.03      1       Stage::Insertion Delay Reduction
[06/08 22:15:25    405s] 0.00    0.04    0.00      1         Removing unnecessary root buffering
[06/08 22:15:25    405s] 0.00    0.04    0.00      1         Removing unconstrained drivers
[06/08 22:15:25    405s] 0.02    0.80    0.00      1         Reducing insertion delay 1
[06/08 22:15:25    405s] 0.00    0.05    0.00      1         Removing longest path buffering
[06/08 22:15:25    405s] 0.00    0.14    0.00      1         Reducing insertion delay 2
[06/08 22:15:25    405s] 0.08    3.05    0.08      1     CCOpt::Phase::Implementation
[06/08 22:15:25    405s] 0.01    0.20    0.00      1       Stage::Reducing Power
[06/08 22:15:25    405s] 0.00    0.06    0.00      1         Improving clock tree routing
[06/08 22:15:25    405s] 0.00    0.07    0.00      1         Reducing clock tree power 1
[06/08 22:15:25    405s] 0.00    0.00    0.00      1           Legalizing clock trees
[06/08 22:15:25    405s] 0.00    0.06    0.00      1         Reducing clock tree power 2
[06/08 22:15:25    405s] 0.03    1.22    0.03      1       Stage::Balancing
[06/08 22:15:25    405s] 0.02    0.75    0.02      1         Approximately balancing fragments step
[06/08 22:15:25    405s] 0.01    0.45    0.00      1           Resolve constraints - Approximately balancing fragments
[06/08 22:15:25    405s] 0.00    0.10    0.00      1           Estimate delay to be added in balancing - Approximately balancing fragments
[06/08 22:15:25    405s] 0.00    0.04    0.00      1           Moving gates to improve sub-tree skew
[06/08 22:15:25    405s] 0.00    0.04    0.00      1           Approximately balancing fragments bottom up
[06/08 22:15:25    405s] 0.00    0.07    0.00      1           Approximately balancing fragments, wire and cell delays
[06/08 22:15:25    405s] 0.00    0.07    0.00      1         Improving fragments clock skew
[06/08 22:15:25    405s] 0.01    0.21    0.00      1         Approximately balancing step
[06/08 22:15:25    405s] 0.00    0.12    0.00      1           Resolve constraints - Approximately balancing
[06/08 22:15:25    405s] 0.00    0.04    0.00      1           Approximately balancing, wire and cell delays
[06/08 22:15:25    405s] 0.00    0.05    0.00      1         Fixing clock tree overload
[06/08 22:15:25    405s] 0.00    0.07    0.00      1         Approximately balancing paths
[06/08 22:15:25    405s] 0.02    0.79    0.02      1       Stage::Polishing
[06/08 22:15:25    405s] 0.00    0.11    0.00      1         Merging balancing drivers for power
[06/08 22:15:25    405s] 0.00    0.02    0.00      1           Clock tree timing engine global stage delay update for worst:setup.late
[06/08 22:15:25    405s] 0.00    0.07    0.00      1         Improving clock skew
[06/08 22:15:25    405s] 0.00    0.14    0.00      1         Moving gates to reduce wire capacitance
[06/08 22:15:25    405s] 0.00    0.01    0.00      1           Artificially removing short and long paths
[06/08 22:15:25    405s] 0.00    0.00    0.00      1           Moving gates to reduce wire capacitance - iteration 1: WireCapReduction
[06/08 22:15:25    405s] 0.00    0.01    0.00      1           Moving gates to reduce wire capacitance - iteration 1: MoveGates
[06/08 22:15:25    405s] 0.00    0.11    0.00      1         Reducing clock tree power 3
[06/08 22:15:25    405s] 0.00    0.01    0.00      1           Artificially removing short and long paths
[06/08 22:15:25    405s] 0.00    0.00    0.00      1           Legalizing clock trees
[06/08 22:15:25    405s] 0.00    0.07    0.00      1         Improving insertion delay
[06/08 22:15:25    405s] 0.01    0.27    0.00      1         Wire Opt OverFix
[06/08 22:15:25    405s] 0.00    0.13    0.00      1           Wire Reduction extra effort
[06/08 22:15:25    405s] 0.00    0.01    0.00      1             Artificially removing short and long paths
[06/08 22:15:25    405s] 0.00    0.00    0.00      1             Global shorten wires A0
[06/08 22:15:25    405s] 0.00    0.04    0.00      2             Move For Wirelength - core
[06/08 22:15:25    405s] 0.00    0.00    0.00      1             Global shorten wires A1
[06/08 22:15:25    405s] 0.00    0.00    0.00      1             Global shorten wires B
[06/08 22:15:25    405s] 0.00    0.01    0.00      1             Move For Wirelength - branch
[06/08 22:15:25    405s] 0.00    0.01    0.00      1           Optimizing orientation
[06/08 22:15:25    405s] 0.00    0.01    0.00      1             FlipOpt
[06/08 22:15:25    405s] 0.02    0.83    0.02      1       Stage::Updating netlist
[06/08 22:15:25    405s] 0.02    0.73    0.00      1         Leaving CCOpt scope - ClockRefiner
[06/08 22:15:25    405s] 0.08    3.28    0.07      1     CCOpt::Phase::eGRPC
[06/08 22:15:25    405s] 0.03    1.29    0.03      1       Leaving CCOpt scope - Routing Tools
[06/08 22:15:25    405s] 0.03    1.24    0.00      1         Early Global Route - eGR only step
[06/08 22:15:25    405s] 0.01    0.37    0.00      1       Leaving CCOpt scope - extractRC
[06/08 22:15:25    405s] 0.00    0.06    0.00      1       Reset bufferability constraints
[06/08 22:15:25    405s] 0.00    0.06    0.00      1         Clock tree timing engine global stage delay update for worst:setup.late
[06/08 22:15:25    405s] 0.00    0.08    0.00      1       eGRPC Moving buffers
[06/08 22:15:25    405s] 0.00    0.01    0.00      1         Violation analysis
[06/08 22:15:25    405s] 0.00    0.10    0.00      1       eGRPC Initial Pass of Downsizing Clock Tree cells
[06/08 22:15:25    405s] 0.00    0.01    0.00      1         Artificially removing long paths
[06/08 22:15:25    405s] 0.00    0.08    0.00      1       eGRPC Fixing DRVs
[06/08 22:15:25    405s] 0.00    0.01    0.00      1       Reconnecting optimized routes
[06/08 22:15:25    405s] 0.00    0.01    0.00      1       Violation analysis
[06/08 22:15:25    405s] 0.02    0.73    0.00      1       Leaving CCOpt scope - ClockRefiner
[06/08 22:15:25    405s] 0.56   21.89    0.56      1     CCOpt::Phase::Routing
[06/08 22:15:25    405s] 0.55   21.29    0.53      1       Leaving CCOpt scope - Routing Tools
[06/08 22:15:25    405s] 0.03    1.25    0.00      1         Early Global Route - eGR->NR step
[06/08 22:15:25    405s] 0.48   18.56    0.00      1         NanoRoute
[06/08 22:15:25    405s] 0.03    1.05    0.00      1         Route Remaining Unrouted Nets
[06/08 22:15:25    405s] 0.01    0.38    0.00      1       Leaving CCOpt scope - extractRC
[06/08 22:15:25    405s] 0.00    0.08    0.00      1       Clock tree timing engine global stage delay update for worst:setup.late
[06/08 22:15:25    405s] 0.03    1.02    0.01      1     CCOpt::Phase::PostConditioning
[06/08 22:15:25    405s] 0.00    0.00    0.00      1       Reset bufferability constraints
[06/08 22:15:25    405s] 0.00    0.09    0.00      1       PostConditioning Upsizing To Fix DRVs
[06/08 22:15:25    405s] 0.00    0.13    0.00      1       Recomputing CTS skew targets
[06/08 22:15:25    405s] 0.00    0.08    0.00      1       PostConditioning Fixing DRVs
[06/08 22:15:25    405s] 0.00    0.11    0.00      1       Buffering to fix DRVs
[06/08 22:15:25    405s] 0.00    0.08    0.00      1       PostConditioning Fixing Skew by cell sizing
[06/08 22:15:25    405s] 0.00    0.01    0.00      1       Reconnecting optimized routes
[06/08 22:15:25    405s] 0.00    0.00    0.00      1       Update timing and DAG stats after post-conditioning
[06/08 22:15:25    405s] 0.00    0.07    0.00      1       Clock tree timing engine global stage delay update for worst:setup.late
[06/08 22:15:25    405s] 0.00    0.08    0.00      1     Post-balance tidy up or trial balance steps
[06/08 22:15:25    405s] 0.17    6.63    0.17      1     Tidy Up And Update Timing
[06/08 22:15:25    405s] 0.17    6.54    0.00      1       External - Set all clocks to propagated mode
[06/08 22:15:25    405s] -----------------------------------------------------------------------------------------------------------------
[06/08 22:15:25    405s] 
[06/08 22:15:25    405s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[06/08 22:15:25    405s] Synthesizing clock trees with CCOpt done.
[06/08 22:15:25    405s] **WARN: (IMPSP-9025):	No scan chain specified/traced.
[06/08 22:15:25    405s] Type 'man IMPSP-9025' for more detail.
[06/08 22:15:25    405s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1117.7M, totSessionCpu=0:06:45 **
[06/08 22:15:25    405s] Creating Cell Server ...(0, 0, 0, 0)
[06/08 22:15:25    405s] Summary for sequential cells identification: 
[06/08 22:15:25    405s]   Identified SBFF number: 16
[06/08 22:15:25    405s]   Identified MBFF number: 0
[06/08 22:15:25    405s]   Identified SB Latch number: 0
[06/08 22:15:25    405s]   Identified MB Latch number: 0
[06/08 22:15:25    405s]   Not identified SBFF number: 0
[06/08 22:15:25    405s]   Not identified MBFF number: 0
[06/08 22:15:25    405s]   Not identified SB Latch number: 0
[06/08 22:15:25    405s]   Not identified MB Latch number: 0
[06/08 22:15:25    405s]   Number of sequential cells which are not FFs: 13
[06/08 22:15:25    405s]  Visiting view : worst
[06/08 22:15:25    405s]    : PowerDomain = none : Weighted F : unweighted  = 8.40 (1.000) with rcCorner = 0
[06/08 22:15:25    405s]    : PowerDomain = none : Weighted F : unweighted  = 6.60 (1.000) with rcCorner = -1
[06/08 22:15:25    405s]  Visiting view : fast
[06/08 22:15:25    405s]    : PowerDomain = none : Weighted F : unweighted  = 6.00 (1.000) with rcCorner = 0
[06/08 22:15:25    405s]    : PowerDomain = none : Weighted F : unweighted  = 4.50 (1.000) with rcCorner = -1
[06/08 22:15:25    405s]  Setting StdDelay to 8.40
[06/08 22:15:25    405s] Creating Cell Server, finished. 
[06/08 22:15:25    405s] 
[06/08 22:15:25    405s] Need call spDPlaceInit before registerPrioInstLoc.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] GigaOpt running with 1 threads.
[06/08 22:15:25    405s] Info: 1 threads available for lower-level modules during optimization.
[06/08 22:15:25    405s] OPERPROF: Starting DPlace-Init at level 1, MEM:1342.9M
[06/08 22:15:25    405s] #spOpts: N=45 mergeVia=F 
[06/08 22:15:25    405s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1342.9M
[06/08 22:15:25    405s] OPERPROF:     Starting CMU at level 3, MEM:1342.9M
[06/08 22:15:25    405s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:1342.9M
[06/08 22:15:25    405s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.000, REAL:0.003, MEM:1342.9M
[06/08 22:15:25    405s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1342.9MB).
[06/08 22:15:25    405s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.000, REAL:0.004, MEM:1342.9M
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] 
[06/08 22:15:25    405s] Creating Lib Analyzer ...
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] Total number of usable buffers from Lib Analyzer: 9 ( CLKBUF_X1 BUF_X1 CLKBUF_X2 BUF_X2 CLKBUF_X3 BUF_X4 BUF_X8 BUF_X16 BUF_X32)
[06/08 22:15:25    405s] Total number of usable inverters from Lib Analyzer: 6 ( INV_X1 INV_X2 INV_X4 INV_X8 INV_X16 INV_X32)
[06/08 22:15:25    405s] Total number of usable delay cells from Lib Analyzer: 0 ()
[06/08 22:15:25    405s] 
[06/08 22:15:25    405s] {RT default_rc_corner 0 10 10 {4 1} {7 0} {9 0} 3}
[06/08 22:15:25    405s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:06:45 mem=1363.0M
[06/08 22:15:25    405s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:06:45 mem=1363.0M
[06/08 22:15:25    405s] Creating Lib Analyzer, finished. 
[06/08 22:15:25    405s] Effort level <high> specified for reg2reg path_group
[06/08 22:15:25    405s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1140.7M, totSessionCpu=0:06:46 **
[06/08 22:15:25    405s] *** optDesign -postCTS ***
[06/08 22:15:25    405s] DRC Margin: user margin 0.0; extra margin 0.2
[06/08 22:15:25    405s] Hold Target Slack: user slack -0.2
[06/08 22:15:25    405s] Setup Target Slack: user slack 0; extra slack 0.0
[06/08 22:15:25    405s] setUsefulSkewMode -ecoRoute false
[06/08 22:15:25    405s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1365.0M
[06/08 22:15:25    405s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.000, REAL:0.003, MEM:1365.0M
[06/08 22:15:25    405s] Multi-VT timing optimization disabled based on library information.
[06/08 22:15:25    405s] Deleting Cell Server ...
[06/08 22:15:25    405s] Deleting Lib Analyzer.
[06/08 22:15:25    405s] Creating Cell Server ...(0, 0, 0, 0)
[06/08 22:15:25    405s] Summary for sequential cells identification: 
[06/08 22:15:25    405s]   Identified SBFF number: 16
[06/08 22:15:25    405s]   Identified MBFF number: 0
[06/08 22:15:25    405s]   Identified SB Latch number: 0
[06/08 22:15:25    405s]   Identified MB Latch number: 0
[06/08 22:15:25    405s]   Not identified SBFF number: 0
[06/08 22:15:25    405s]   Not identified MBFF number: 0
[06/08 22:15:25    405s]   Not identified SB Latch number: 0
[06/08 22:15:25    405s]   Not identified MB Latch number: 0
[06/08 22:15:25    405s]   Number of sequential cells which are not FFs: 13
[06/08 22:15:25    405s]  Visiting view : worst
[06/08 22:15:25    405s]    : PowerDomain = none : Weighted F : unweighted  = 8.40 (1.000) with rcCorner = 0
[06/08 22:15:25    405s]    : PowerDomain = none : Weighted F : unweighted  = 6.60 (1.000) with rcCorner = -1
[06/08 22:15:25    405s]  Visiting view : fast
[06/08 22:15:25    405s]    : PowerDomain = none : Weighted F : unweighted  = 6.00 (1.000) with rcCorner = 0
[06/08 22:15:25    405s]    : PowerDomain = none : Weighted F : unweighted  = 4.50 (1.000) with rcCorner = -1
[06/08 22:15:25    405s]  Setting StdDelay to 8.40
[06/08 22:15:25    405s] Creating Cell Server, finished. 
[06/08 22:15:25    405s] 
[06/08 22:15:25    405s] Deleting Cell Server ...
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] All LLGs are deleted
[06/08 22:15:25    405s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1365.0M
[06/08 22:15:25    405s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1365.0M
[06/08 22:15:25    405s] Start to check current routing status for nets...
[06/08 22:15:25    405s] All nets are already routed correctly.
[06/08 22:15:25    405s] End to check current routing status for nets (mem=1365.0M)
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] Compute RC Scale Done ...
[06/08 22:15:25    405s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1515.0M
[06/08 22:15:25    405s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1515.0M
[06/08 22:15:25    405s] Fast DP-INIT is on for default
[06/08 22:15:25    405s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.010, REAL:0.005, MEM:1531.0M
[06/08 22:15:25    405s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.005, MEM:1531.0M
[06/08 22:15:25    405s] Starting delay calculation for Setup views
[06/08 22:15:25    405s] #################################################################################
[06/08 22:15:25    405s] # Design Stage: PreRoute
[06/08 22:15:25    405s] # Design Name: tile_pe
[06/08 22:15:25    405s] # Design Mode: 45nm
[06/08 22:15:25    405s] # Analysis Mode: MMMC Non-OCV 
[06/08 22:15:25    405s] # Parasitics Mode: No SPEF/RCDB
[06/08 22:15:25    405s] # Signoff Settings: SI Off 
[06/08 22:15:25    405s] #################################################################################
[06/08 22:15:25    405s] Calculate delays in BcWc mode...
[06/08 22:15:25    405s] Topological Sorting (REAL = 0:00:00.0, MEM = 1529.0M, InitMEM = 1529.0M)
[06/08 22:15:25    405s] Start delay calculation (fullDC) (1 T). (MEM=1528.96)
[06/08 22:15:25    405s] End AAE Lib Interpolated Model. (MEM=1545.16 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[06/08 22:15:25    405s] Total number of fetched objects 766
[06/08 22:15:25    405s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[06/08 22:15:25    405s] End delay calculation. (MEM=1513.15 CPU=0:00:00.1 REAL=0:00:00.0)
[06/08 22:15:25    405s] End delay calculation (fullDC). (MEM=1513.15 CPU=0:00:00.1 REAL=0:00:00.0)
[06/08 22:15:25    405s] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 1513.2M) ***
[06/08 22:15:25    405s] *** Done Building Timing Graph (cpu=0:00:00.1 real=0:00:00.0 totSessionCpu=0:06:46 mem=1513.2M)
[06/08 22:15:25    405s] 
------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 worst 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.010  |  0.010  |  0.204  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   136   |   48    |   136   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 68.129%
------------------------------------------------------------
**optDesign ... cpu = 0:00:01, real = 0:00:00, mem = 1234.8M, totSessionCpu=0:06:46 **
[06/08 22:15:25    405s] ** INFO : this run is activating low effort ccoptDesign flow
[06/08 22:15:25    405s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[06/08 22:15:25    405s] ### Creating PhyDesignMc. totSessionCpu=0:06:46 mem=1441.4M
[06/08 22:15:25    405s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[06/08 22:15:25    405s] OPERPROF: Starting DPlace-Init at level 1, MEM:1441.4M
[06/08 22:15:25    405s] #spOpts: N=45 mergeVia=F 
[06/08 22:15:25    405s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1441.4M
[06/08 22:15:25    405s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.003, MEM:1441.4M
[06/08 22:15:25    405s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1441.4MB).
[06/08 22:15:25    405s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.004, MEM:1441.4M
[06/08 22:15:25    405s] TotalInstCnt at PhyDesignMc Initialization: 623
[06/08 22:15:25    405s] ### Creating PhyDesignMc, finished. totSessionCpu=0:06:46 mem=1441.4M
[06/08 22:15:25    405s] TotalInstCnt at PhyDesignMc Destruction: 623
[06/08 22:15:25    405s] #optDebug: fT-E <X 2 0 0 1>
[06/08 22:15:25    405s] *** Starting optimizing excluded clock nets MEM= 1441.4M) ***
[06/08 22:15:25    405s] *info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1441.4M) ***
[06/08 22:15:25    405s] *** Starting optimizing excluded clock nets MEM= 1441.4M) ***
[06/08 22:15:25    405s] *info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1441.4M) ***
[06/08 22:15:25    405s] Info: Done creating the CCOpt slew target map.
[06/08 22:15:25    405s] Begin: GigaOpt high fanout net optimization
[06/08 22:15:25    405s] GigaOpt HFN: use maxLocalDensity 1.2
[06/08 22:15:25    405s] GigaOpt Checkpoint: Internal optDRV -useLevelizedBufferTreeOnly -auxMaxFanoutCountLimit 500 -largeScaleFixing -maxIter 1 -maxLocalDensity 1.2 -numThreads 1 -postCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC
[06/08 22:15:25    405s] Info: 1 net with fixed/cover wires excluded.
[06/08 22:15:25    405s] Info: 1 clock net  excluded from IPO operation.
[06/08 22:15:25    405s] *** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:06:45.8/2:14:06.7 (0.1), mem = 1441.4M
[06/08 22:15:25    405s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.11176.22
[06/08 22:15:25    405s] PhyDesignGrid: maxLocalDensity 1.20, TinyGridDensity 1000.00 TinyGridSize 10.0
[06/08 22:15:25    405s] ### Creating PhyDesignMc. totSessionCpu=0:06:46 mem=1449.4M
[06/08 22:15:25    405s] OPERPROF: Starting DPlace-Init at level 1, MEM:1449.4M
[06/08 22:15:25    405s] #spOpts: N=45 mergeVia=F 
[06/08 22:15:25    405s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1449.4M
[06/08 22:15:25    405s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.000, REAL:0.003, MEM:1449.4M
[06/08 22:15:25    405s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1449.4MB).
[06/08 22:15:25    405s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.000, REAL:0.004, MEM:1449.4M
[06/08 22:15:25    405s] TotalInstCnt at PhyDesignMc Initialization: 623
[06/08 22:15:25    405s] ### Creating PhyDesignMc, finished. totSessionCpu=0:06:46 mem=1449.4M
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:25    405s] ### Creating LA Mngr. totSessionCpu=0:06:46 mem=1449.4M
[06/08 22:15:25    405s] {RT default_rc_corner 0 10 10 {4 1} {7 0} {9 0} 3}
[06/08 22:15:26    406s] ### Creating LA Mngr, finished. totSessionCpu=0:06:46 mem=1465.4M
[06/08 22:15:26    406s] 
[06/08 22:15:26    406s] Creating Lib Analyzer ...
[06/08 22:15:26    406s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:26    406s] Total number of usable buffers from Lib Analyzer: 9 ( CLKBUF_X1 BUF_X1 CLKBUF_X2 BUF_X2 CLKBUF_X3 BUF_X4 BUF_X8 BUF_X16 BUF_X32)
[06/08 22:15:26    406s] Total number of usable inverters from Lib Analyzer: 6 ( INV_X1 INV_X2 INV_X4 INV_X8 INV_X16 INV_X32)
[06/08 22:15:26    406s] Total number of usable delay cells from Lib Analyzer: 0 ()
[06/08 22:15:26    406s] 
[06/08 22:15:26    406s] {RT default_rc_corner 0 10 10 {4 1} {7 0} {9 0} 3}
[06/08 22:15:26    406s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:06:46 mem=1465.4M
[06/08 22:15:26    406s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:06:46 mem=1465.4M
[06/08 22:15:26    406s] Creating Lib Analyzer, finished. 
[06/08 22:15:26    406s] 
[06/08 22:15:26    406s] #optDebug: {2, 1.000, 0.8500} {3, 0.503, 0.8431} {4, 0.503, 0.8431} {4, 0.503, 0.8431} {4, 0.503, 0.8431} {7, 0.130, 0.4315} {8, 0.043, 0.3555} {9, 0.043, 0.3555} {10, 0.022, 0.3376} 
[06/08 22:15:26    406s] ### Creating LA Mngr. totSessionCpu=0:06:46 mem=1465.4M
[06/08 22:15:26    406s] ### Creating LA Mngr, finished. totSessionCpu=0:06:46 mem=1465.4M
[06/08 22:15:27    407s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[06/08 22:15:27    407s] TotalInstCnt at PhyDesignMc Destruction: 623
[06/08 22:15:27    407s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.11176.22
[06/08 22:15:27    407s] *** DrvOpt [finish] : cpu/real = 0:00:01.2/0:00:01.2 (1.0), totSession cpu/real = 0:06:47.0/2:14:08.0 (0.1), mem = 1465.4M
[06/08 22:15:27    407s] 
[06/08 22:15:27    407s] =============================================================================================
[06/08 22:15:27    407s]  Step TAT Report for DrvOpt #5
[06/08 22:15:27    407s] =============================================================================================
[06/08 22:15:27    407s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[06/08 22:15:27    407s] ---------------------------------------------------------------------------------------------
[06/08 22:15:27    407s] [ CellServerInit         ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[06/08 22:15:27    407s] [ LibAnalyzerInit        ]      2   0:00:00.4  (  36.8 % )     0:00:00.4 /  0:00:00.4    1.0
[06/08 22:15:27    407s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[06/08 22:15:27    407s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.0
[06/08 22:15:27    407s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.4 % )     0:00:00.5 /  0:00:00.5    1.0
[06/08 22:15:27    407s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[06/08 22:15:27    407s] [ DrvFindVioNets         ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[06/08 22:15:27    407s] [ MISC                   ]          0:00:00.8  (  62.2 % )     0:00:00.8 /  0:00:00.8    1.0
[06/08 22:15:27    407s] ---------------------------------------------------------------------------------------------
[06/08 22:15:27    407s]  DrvOpt #5 TOTAL                    0:00:01.2  ( 100.0 % )     0:00:01.2 /  0:00:01.2    1.0
[06/08 22:15:27    407s] ---------------------------------------------------------------------------------------------
[06/08 22:15:27    407s] 
[06/08 22:15:27    407s] GigaOpt HFN: restore maxLocalDensity to 0.98
[06/08 22:15:27    407s] End: GigaOpt high fanout net optimization
[06/08 22:15:27    407s] Deleting Lib Analyzer.
[06/08 22:15:27    407s] Begin: GigaOpt Global Optimization
[06/08 22:15:27    407s] *info: use new DP (enabled)
[06/08 22:15:27    407s] GigaOpt Checkpoint: Internal globalOpt -maxLocalDensity 1.2 -numThreads 1 -postCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -enableHighLayerOpt -maxIter 50 -maxIterForLEPG 50
[06/08 22:15:27    407s] Info: 1 net with fixed/cover wires excluded.
[06/08 22:15:27    407s] Info: 1 clock net  excluded from IPO operation.
[06/08 22:15:27    407s] *** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:06:47.0/2:14:08.0 (0.1), mem = 1465.4M
[06/08 22:15:27    407s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.11176.23
[06/08 22:15:27    407s] PhyDesignGrid: maxLocalDensity 1.20, TinyGridDensity 1000.00 TinyGridSize 10.0
[06/08 22:15:27    407s] ### Creating PhyDesignMc. totSessionCpu=0:06:47 mem=1465.4M
[06/08 22:15:27    407s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[06/08 22:15:27    407s] OPERPROF: Starting DPlace-Init at level 1, MEM:1465.4M
[06/08 22:15:27    407s] #spOpts: N=45 mergeVia=F 
[06/08 22:15:27    407s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1465.4M
[06/08 22:15:27    407s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.000, REAL:0.003, MEM:1465.4M
[06/08 22:15:27    407s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1465.4MB).
[06/08 22:15:27    407s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.000, REAL:0.004, MEM:1465.4M
[06/08 22:15:27    407s] TotalInstCnt at PhyDesignMc Initialization: 623
[06/08 22:15:27    407s] ### Creating PhyDesignMc, finished. totSessionCpu=0:06:47 mem=1465.4M
[06/08 22:15:27    407s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:27    407s] 
[06/08 22:15:27    407s] Creating Lib Analyzer ...
[06/08 22:15:27    407s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:27    407s] Total number of usable buffers from Lib Analyzer: 9 ( CLKBUF_X1 BUF_X1 CLKBUF_X2 BUF_X2 CLKBUF_X3 BUF_X4 BUF_X8 BUF_X16 BUF_X32)
[06/08 22:15:27    407s] Total number of usable inverters from Lib Analyzer: 6 ( INV_X1 INV_X2 INV_X4 INV_X8 INV_X16 INV_X32)
[06/08 22:15:27    407s] Total number of usable delay cells from Lib Analyzer: 0 ()
[06/08 22:15:27    407s] 
[06/08 22:15:27    407s] {RT default_rc_corner 0 10 10 {4 1} {7 0} {9 0} 3}
[06/08 22:15:27    407s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:06:47 mem=1465.4M
[06/08 22:15:27    407s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:06:47 mem=1465.4M
[06/08 22:15:27    407s] Creating Lib Analyzer, finished. 
[06/08 22:15:27    407s] 
[06/08 22:15:27    407s] #optDebug: {2, 1.000, 0.8500} {3, 0.503, 0.8500} {4, 0.503, 0.8500} {4, 0.503, 0.8500} {4, 0.503, 0.8500} {7, 0.130, 0.5393} {8, 0.043, 0.4444} {9, 0.043, 0.4444} {10, 0.022, 0.4220} 
[06/08 22:15:27    407s] ### Creating LA Mngr. totSessionCpu=0:06:47 mem=1465.4M
[06/08 22:15:27    407s] ### Creating LA Mngr, finished. totSessionCpu=0:06:47 mem=1465.4M
[06/08 22:15:29    409s] *info: 1 clock net excluded
[06/08 22:15:29    409s] *info: 2 special nets excluded.
[06/08 22:15:29    409s] *info: 2 no-driver nets excluded.
[06/08 22:15:29    409s] *info: 1 net with fixed/cover wires excluded.
[06/08 22:15:29    409s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1484.5M
[06/08 22:15:29    409s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:1484.5M
[06/08 22:15:29    409s] ** GigaOpt Global Opt WNS Slack 0.000  TNS Slack 0.000 
[06/08 22:15:29    409s] +--------+--------+----------+------------+--------+----------+---------+------------------------+
[06/08 22:15:29    409s] |  WNS   |  TNS   | Density  |    Real    |  Mem   |Worst View|Pathgroup|       End Point        |
[06/08 22:15:29    409s] +--------+--------+----------+------------+--------+----------+---------+------------------------+
[06/08 22:15:29    409s] |   0.000|   0.000|    68.13%|   0:00:00.0| 1484.5M|     worst|       NA| NA                     |
[06/08 22:15:29    409s] +--------+--------+----------+------------+--------+----------+---------+------------------------+
[06/08 22:15:29    409s] 
[06/08 22:15:29    409s] *** Finish post-CTS Global Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1484.5M) ***
[06/08 22:15:29    409s] 
[06/08 22:15:29    409s] *** Finish post-CTS Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1484.5M) ***
[06/08 22:15:29    409s] Bottom Preferred Layer:
[06/08 22:15:29    409s] +---------------+------------+----------+
[06/08 22:15:29    409s] |     Layer     |    CLK     |   Rule   |
[06/08 22:15:29    409s] +---------------+------------+----------+
[06/08 22:15:29    409s] | metal3 (z=3)  |          1 | default  |
[06/08 22:15:29    409s] +---------------+------------+----------+
[06/08 22:15:29    409s] Via Pillar Rule:
[06/08 22:15:29    409s]     None
[06/08 22:15:29    409s] ** GigaOpt Global Opt End WNS Slack 0.000  TNS Slack 0.000 
[06/08 22:15:29    409s] TotalInstCnt at PhyDesignMc Destruction: 623
[06/08 22:15:29    409s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.11176.23
[06/08 22:15:29    409s] *** SetupOpt [finish] : cpu/real = 0:00:02.7/0:00:02.8 (1.0), totSession cpu/real = 0:06:49.8/2:14:10.7 (0.1), mem = 1465.4M
[06/08 22:15:29    409s] 
[06/08 22:15:29    409s] =============================================================================================
[06/08 22:15:29    409s]  Step TAT Report for GlobalOpt #4
[06/08 22:15:29    409s] =============================================================================================
[06/08 22:15:29    409s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[06/08 22:15:29    409s] ---------------------------------------------------------------------------------------------
[06/08 22:15:29    409s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[06/08 22:15:29    409s] [ LibAnalyzerInit        ]      1   0:00:00.2  (   7.8 % )     0:00:00.2 /  0:00:00.2    1.0
[06/08 22:15:29    409s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[06/08 22:15:29    409s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[06/08 22:15:29    409s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.1 % )     0:00:00.2 /  0:00:00.2    1.0
[06/08 22:15:29    409s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[06/08 22:15:29    409s] [ TransformInit          ]      1   0:00:02.5  (  89.9 % )     0:00:02.5 /  0:00:02.5    1.0
[06/08 22:15:29    409s] [ MISC                   ]          0:00:00.1  (   1.8 % )     0:00:00.1 /  0:00:00.0    1.0
[06/08 22:15:29    409s] ---------------------------------------------------------------------------------------------
[06/08 22:15:29    409s]  GlobalOpt #4 TOTAL                 0:00:02.8  ( 100.0 % )     0:00:02.8 /  0:00:02.7    1.0
[06/08 22:15:29    409s] ---------------------------------------------------------------------------------------------
[06/08 22:15:29    409s] 
[06/08 22:15:29    409s] End: GigaOpt Global Optimization
[06/08 22:15:29    409s] *** Timing Is met
[06/08 22:15:29    409s] *** Check timing (0:00:00.0)
[06/08 22:15:29    409s] Deleting Lib Analyzer.
[06/08 22:15:29    409s] GigaOpt Checkpoint: Internal reclaim -numThreads 1 -postCTS -doRemoveUselessTerm -tgtSlackMult 3 -routeType -noRouteTypeResizePolish -noViewPrune -weedwhack -nonLegal -nativePathGroupFlow
[06/08 22:15:29    409s] Info: 1 net with fixed/cover wires excluded.
[06/08 22:15:29    409s] Info: 1 clock net  excluded from IPO operation.
[06/08 22:15:29    409s] ### Creating LA Mngr. totSessionCpu=0:06:50 mem=1463.4M
[06/08 22:15:29    409s] ### Creating LA Mngr, finished. totSessionCpu=0:06:50 mem=1463.4M
[06/08 22:15:29    409s] Tech dependent Parameter, Build TLibAnalyzer for: SkipAdjustMaxLocalDensityReclaim
[06/08 22:15:29    409s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1463.4M
[06/08 22:15:29    409s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.000, REAL:0.003, MEM:1463.4M
[06/08 22:15:29    409s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:29    409s] **INFO: Flow update: Design timing is met.
[06/08 22:15:29    409s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:29    409s] **INFO: Flow update: Design timing is met.
[06/08 22:15:29    409s] GigaOpt Checkpoint: Internal reclaim -numThreads 1 -customPhyUpdate -force -svrReclaim -rtrShortNets -postCTS -tgtSlackMult 2 -wtns -noRouteTypeResizePolish -noViewPrune -nativePathGroupFlow
[06/08 22:15:29    409s] Info: 1 net with fixed/cover wires excluded.
[06/08 22:15:29    409s] Info: 1 clock net  excluded from IPO operation.
[06/08 22:15:29    409s] ### Creating LA Mngr. totSessionCpu=0:06:50 mem=1460.4M
[06/08 22:15:29    409s] ### Creating LA Mngr, finished. totSessionCpu=0:06:50 mem=1460.4M
[06/08 22:15:29    409s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[06/08 22:15:29    409s] ### Creating PhyDesignMc. totSessionCpu=0:06:50 mem=1479.5M
[06/08 22:15:29    409s] OPERPROF: Starting DPlace-Init at level 1, MEM:1479.5M
[06/08 22:15:29    409s] #spOpts: N=45 mergeVia=F 
[06/08 22:15:29    409s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1479.5M
[06/08 22:15:29    409s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.000, REAL:0.003, MEM:1479.5M
[06/08 22:15:29    409s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1479.5MB).
[06/08 22:15:29    409s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.000, REAL:0.004, MEM:1479.5M
[06/08 22:15:29    409s] TotalInstCnt at PhyDesignMc Initialization: 623
[06/08 22:15:29    409s] ### Creating PhyDesignMc, finished. totSessionCpu=0:06:50 mem=1479.5M
[06/08 22:15:29    409s] Begin: Area Reclaim Optimization
[06/08 22:15:29    409s] 
[06/08 22:15:29    409s] Creating Lib Analyzer ...
[06/08 22:15:29    409s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:15:29    409s] Total number of usable buffers from Lib Analyzer: 9 ( CLKBUF_X1 BUF_X1 CLKBUF_X2 BUF_X2 CLKBUF_X3 BUF_X4 BUF_X8 BUF_X16 BUF_X32)
[06/08 22:15:29    409s] Total number of usable inverters from Lib Analyzer: 6 ( INV_X1 INV_X2 INV_X4 INV_X8 INV_X16 INV_X32)
[06/08 22:15:29    409s] Total number of usable delay cells from Lib Analyzer: 0 ()
[06/08 22:15:29    409s] 
[06/08 22:15:29    409s] {RT default_rc_corner 0 10 10 {4 1} {7 0} {9 0} 3}
[06/08 22:15:30    410s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:06:50 mem=1483.5M
[06/08 22:15:30    410s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:06:50 mem=1483.5M
[06/08 22:15:30    410s] Creating Lib Analyzer, finished. 
[06/08 22:15:30    410s] *** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:06:50.1/2:14:11.0 (0.1), mem = 1483.5M
[06/08 22:15:30    410s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.11176.24
[06/08 22:15:30    410s] 
[06/08 22:15:30    410s] #optDebug: {2, 1.000, 0.8500} {3, 0.503, 0.8500} {4, 0.503, 0.8500} {4, 0.503, 0.8500} {4, 0.503, 0.8500} {7, 0.130, 0.5393} {8, 0.043, 0.4444} {9, 0.043, 0.4444} {10, 0.022, 0.4220} 
[06/08 22:15:30    410s] ### Creating LA Mngr. totSessionCpu=0:06:50 mem=1483.5M
[06/08 22:15:30    410s] ### Creating LA Mngr, finished. totSessionCpu=0:06:50 mem=1483.5M
[06/08 22:15:30    410s] Usable buffer cells for single buffer setup transform:
[06/08 22:15:30    410s] CLKBUF_X1 BUF_X1 CLKBUF_X2 BUF_X2 CLKBUF_X3 BUF_X4 BUF_X8 BUF_X16 BUF_X32 
[06/08 22:15:30    410s] Number of usable buffer cells above: 9
[06/08 22:15:30    410s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1483.5M
[06/08 22:15:30    410s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:1483.5M
[06/08 22:15:30    410s] Reclaim Optimization WNS Slack 0.010  TNS Slack 0.000 Density 68.13
[06/08 22:15:30    410s] +----------+---------+--------+--------+------------+--------+
[06/08 22:15:30    410s] | Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[06/08 22:15:30    410s] +----------+---------+--------+--------+------------+--------+
[06/08 22:15:30    410s] |    68.13%|        -|   0.010|   0.000|   0:00:00.0| 1483.5M|
[06/08 22:15:30    410s] |    68.13%|        0|   0.010|   0.000|   0:00:00.0| 1502.6M|
[06/08 22:15:30    410s] #optDebug: <stH: 1.4000 MiSeL: 36.8535>
[06/08 22:15:30    410s] |    68.13%|        0|   0.010|   0.000|   0:00:00.0| 1502.6M|
[06/08 22:15:30    410s] |    68.13%|        0|   0.010|   0.000|   0:00:00.0| 1503.7M|
[06/08 22:15:30    410s] |    68.13%|        0|   0.010|   0.000|   0:00:00.0| 1503.7M|
[06/08 22:15:30    410s] #optDebug: <stH: 1.4000 MiSeL: 36.8535>
[06/08 22:15:30    410s] |    68.13%|        0|   0.010|   0.000|   0:00:00.0| 1503.7M|
[06/08 22:15:30    410s] +----------+---------+--------+--------+------------+--------+
[06/08 22:15:30    410s] Reclaim Optimization End WNS Slack 0.010  TNS Slack 0.000 Density 68.13
[06/08 22:15:30    410s] 
[06/08 22:15:30    410s] ** Summary: Restruct = 0 Buffer Deletion = 0 Declone = 0 Resize = 0 **
[06/08 22:15:30    410s] --------------------------------------------------------------
[06/08 22:15:30    410s] |                                   | Total     | Sequential |
[06/08 22:15:30    410s] --------------------------------------------------------------
[06/08 22:15:30    410s] | Num insts resized                 |       0  |       0    |
[06/08 22:15:30    410s] | Num insts undone                  |       0  |       0    |
[06/08 22:15:30    410s] | Num insts Downsized               |       0  |       0    |
[06/08 22:15:30    410s] | Num insts Samesized               |       0  |       0    |
[06/08 22:15:30    410s] | Num insts Upsized                 |       0  |       0    |
[06/08 22:15:30    410s] | Num multiple commits+uncommits    |       0  |       -    |
[06/08 22:15:30    410s] --------------------------------------------------------------
[06/08 22:15:30    410s] Bottom Preferred Layer:
[06/08 22:15:30    410s] +---------------+------------+----------+
[06/08 22:15:30    410s] |     Layer     |    CLK     |   Rule   |
[06/08 22:15:30    410s] +---------------+------------+----------+
[06/08 22:15:30    410s] | metal3 (z=3)  |          1 | default  |
[06/08 22:15:30    410s] +---------------+------------+----------+
[06/08 22:15:30    410s] Via Pillar Rule:
[06/08 22:15:30    410s]     None
[06/08 22:15:30    410s] End: Core Area Reclaim Optimization (cpu = 0:00:00.6) (real = 0:00:01.0) **
[06/08 22:15:30    410s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:1503.7M
[06/08 22:15:30    410s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1503.7M
[06/08 22:15:30    410s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:1503.7M
[06/08 22:15:30    410s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.000, REAL:0.003, MEM:1503.7M
[06/08 22:15:30    410s] OPERPROF:     Starting PlacementFarEyeInit at level 3, MEM:1503.7M
[06/08 22:15:30    410s] OPERPROF:     Finished PlacementFarEyeInit at level 3, CPU:0.000, REAL:0.000, MEM:1503.7M
[06/08 22:15:30    410s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.010, REAL:0.004, MEM:1503.7M
[06/08 22:15:30    410s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.010, REAL:0.004, MEM:1503.7M
[06/08 22:15:30    410s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.11176.15
[06/08 22:15:30    410s] OPERPROF: Starting RefinePlace at level 1, MEM:1503.7M
[06/08 22:15:30    410s] *** Starting refinePlace (0:06:50 mem=1503.7M) ***
[06/08 22:15:30    410s] Total net bbox length = 5.854e+03 (3.134e+03 2.719e+03) (ext = 1.853e+03)
[06/08 22:15:30    410s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[06/08 22:15:30    410s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:1503.7M
[06/08 22:15:30    410s] Starting refinePlace ...
[06/08 22:15:30    410s] 
[06/08 22:15:30    410s] Running Spiral with 1 thread in Normal Mode  fetchWidth=8 
[06/08 22:15:30    410s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[06/08 22:15:30    410s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=1503.7MB) @(0:06:50 - 0:06:50).
[06/08 22:15:30    410s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[06/08 22:15:30    410s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1503.7MB
[06/08 22:15:30    410s] Statistics of distance of Instance movement in refine placement:
[06/08 22:15:30    410s]   maximum (X+Y) =         0.00 um
[06/08 22:15:30    410s]   mean    (X+Y) =         0.00 um
[06/08 22:15:30    410s] Summary Report:
[06/08 22:15:30    410s] Instances move: 0 (out of 623 movable)
[06/08 22:15:30    410s] Instances flipped: 0
[06/08 22:15:30    410s] Mean displacement: 0.00 um
[06/08 22:15:30    410s] Max displacement: 0.00 um 
[06/08 22:15:30    410s] Total instances moved : 0
[06/08 22:15:30    410s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.010, REAL:0.008, MEM:1503.7M
[06/08 22:15:30    410s] Total net bbox length = 5.854e+03 (3.134e+03 2.719e+03) (ext = 1.853e+03)
[06/08 22:15:30    410s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1503.7MB
[06/08 22:15:30    410s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=1503.7MB) @(0:06:50 - 0:06:50).
[06/08 22:15:30    410s] *** Finished refinePlace (0:06:50 mem=1503.7M) ***
[06/08 22:15:30    410s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.11176.15
[06/08 22:15:30    410s] OPERPROF: Finished RefinePlace at level 1, CPU:0.010, REAL:0.010, MEM:1503.7M
[06/08 22:15:30    410s] *** maximum move = 0.00 um ***
[06/08 22:15:30    410s] *** Finished re-routing un-routed nets (1503.7M) ***
[06/08 22:15:30    410s] OPERPROF: Starting DPlace-Init at level 1, MEM:1503.7M
[06/08 22:15:30    410s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1503.7M
[06/08 22:15:30    410s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.002, MEM:1503.7M
[06/08 22:15:30    410s] OPERPROF:   Starting PlacementFarEyeInit at level 2, MEM:1503.7M
[06/08 22:15:30    410s] OPERPROF:   Finished PlacementFarEyeInit at level 2, CPU:0.000, REAL:0.000, MEM:1503.7M
[06/08 22:15:30    410s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.004, MEM:1503.7M
[06/08 22:15:30    410s] 
[06/08 22:15:30    410s] *** Finish Physical Update (cpu=0:00:00.0 real=0:00:00.0 mem=1503.7M) ***
[06/08 22:15:30    410s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.11176.24
[06/08 22:15:30    410s] *** AreaOpt [finish] : cpu/real = 0:00:00.4/0:00:00.4 (1.0), totSession cpu/real = 0:06:50.4/2:14:11.4 (0.1), mem = 1503.7M
[06/08 22:15:30    410s] 
[06/08 22:15:30    410s] =============================================================================================
[06/08 22:15:30    410s]  Step TAT Report for AreaOpt #7
[06/08 22:15:30    410s] =============================================================================================
[06/08 22:15:30    410s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[06/08 22:15:30    410s] ---------------------------------------------------------------------------------------------
[06/08 22:15:30    410s] [ RefinePlace            ]      1   0:00:00.0  (   4.2 % )     0:00:00.0 /  0:00:00.0    1.2
[06/08 22:15:30    410s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[06/08 22:15:30    410s] [ LibAnalyzerInit        ]      1   0:00:00.2  (  36.1 % )     0:00:00.2 /  0:00:00.2    1.0
[06/08 22:15:30    410s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[06/08 22:15:30    410s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    5.1
[06/08 22:15:30    410s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[06/08 22:15:30    410s] [ OptSingleIteration     ]      5   0:00:00.0  (   1.0 % )     0:00:00.1 /  0:00:00.1    1.1
[06/08 22:15:30    410s] [ OptGetWeight           ]     72   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[06/08 22:15:30    410s] [ OptEval                ]     72   0:00:00.1  (   9.1 % )     0:00:00.1 /  0:00:00.1    1.1
[06/08 22:15:30    410s] [ OptCommit              ]     72   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    5.1
[06/08 22:15:30    410s] [ PostCommitDelayCalc    ]     73   0:00:00.0  (   0.6 % )     0:00:00.0 /  0:00:00.0    0.0
[06/08 22:15:30    410s] [ MISC                   ]          0:00:00.3  (  47.9 % )     0:00:00.3 /  0:00:00.3    1.0
[06/08 22:15:30    410s] ---------------------------------------------------------------------------------------------
[06/08 22:15:30    410s]  AreaOpt #7 TOTAL                   0:00:00.6  ( 100.0 % )     0:00:00.6 /  0:00:00.6    1.0
[06/08 22:15:30    410s] ---------------------------------------------------------------------------------------------
[06/08 22:15:30    410s] 
[06/08 22:15:30    410s] TotalInstCnt at PhyDesignMc Destruction: 623
[06/08 22:15:30    410s] End: Area Reclaim Optimization (cpu=0:00:01, real=0:00:01, mem=1465.66M, totSessionCpu=0:06:50).
[06/08 22:15:30    410s] All LLGs are deleted
[06/08 22:15:30    410s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1465.7M
[06/08 22:15:30    410s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1465.7M
[06/08 22:15:30    410s] ### Creating LA Mngr. totSessionCpu=0:06:50 mem=1465.7M
[06/08 22:15:30    410s] ### Creating LA Mngr, finished. totSessionCpu=0:06:50 mem=1465.7M
[06/08 22:15:30    410s] **WARN: (IMPPTN-1250):	Pin placement has been enabled on metal layer 1.
[06/08 22:15:30    410s] Type 'man IMPPTN-1250' for more detail.
[06/08 22:15:30    410s] [PSP]    Started Early Global Route kernel ( Curr Mem: 1465.66 MB )
[06/08 22:15:30    410s] (I)       Started Loading and Dumping File ( Curr Mem: 1465.66 MB )
[06/08 22:15:30    410s] (I)       Reading DB...
[06/08 22:15:30    410s] (I)       Read data from FE... (mem=1465.7M)
[06/08 22:15:30    410s] (I)       Read nodes and places... (mem=1465.7M)
[06/08 22:15:30    410s] (I)       Done Read nodes and places (cpu=0.010s, mem=1465.7M)
[06/08 22:15:30    410s] (I)       Read nets... (mem=1465.7M)
[06/08 22:15:30    410s] (I)       Done Read nets (cpu=0.000s, mem=1465.7M)
[06/08 22:15:30    410s] (I)       Done Read data from FE (cpu=0.010s, mem=1465.7M)
[06/08 22:15:30    410s] (I)       before initializing RouteDB syMemory usage = 1465.7 MB
[06/08 22:15:30    410s] (I)       == Non-default Options ==
[06/08 22:15:30    410s] (I)       Maximum routing layer                              : 10
[06/08 22:15:30    410s] (I)       Counted 1186 PG shapes. We will not process PG shapes layer by layer.
[06/08 22:15:30    410s] (I)       Use row-based GCell size
[06/08 22:15:30    410s] (I)       GCell unit size  : 2800
[06/08 22:15:30    410s] (I)       GCell multiplier : 1
[06/08 22:15:30    410s] (I)       build grid graph
[06/08 22:15:30    410s] (I)       build grid graph start
[06/08 22:15:30    410s] [NR-eGR] Track table information for default rule: 
[06/08 22:15:30    410s] [NR-eGR] metal1 has no routable track
[06/08 22:15:30    410s] [NR-eGR] metal2 has single uniform track structure
[06/08 22:15:30    410s] [NR-eGR] metal3 has single uniform track structure
[06/08 22:15:30    410s] [NR-eGR] metal4 has single uniform track structure
[06/08 22:15:30    410s] [NR-eGR] metal5 has single uniform track structure
[06/08 22:15:30    410s] [NR-eGR] metal6 has single uniform track structure
[06/08 22:15:30    410s] [NR-eGR] metal7 has single uniform track structure
[06/08 22:15:30    410s] [NR-eGR] metal8 has single uniform track structure
[06/08 22:15:30    410s] [NR-eGR] metal9 has single uniform track structure
[06/08 22:15:30    410s] [NR-eGR] metal10 has single uniform track structure
[06/08 22:15:30    410s] (I)       build grid graph end
[06/08 22:15:30    410s] (I)       ===========================================================================
[06/08 22:15:30    410s] (I)       == Report All Rule Vias ==
[06/08 22:15:30    410s] (I)       ===========================================================================
[06/08 22:15:30    410s] (I)        Via Rule : (Default)
[06/08 22:15:30    410s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[06/08 22:15:30    410s] (I)       ---------------------------------------------------------------------------
[06/08 22:15:30    410s] (I)        1    9 : via1_8                      9 : via1_8                   
[06/08 22:15:30    410s] (I)        2   10 : via2_8                     10 : via2_8                   
[06/08 22:15:30    410s] (I)        3   19 : via3_2                     19 : via3_2                   
[06/08 22:15:30    410s] (I)        4   22 : via4_0                     22 : via4_0                   
[06/08 22:15:30    410s] (I)        5   23 : via5_0                     23 : via5_0                   
[06/08 22:15:30    410s] (I)        6   24 : via6_0                     24 : via6_0                   
[06/08 22:15:30    410s] (I)        7   25 : via7_0                     25 : via7_0                   
[06/08 22:15:30    410s] (I)        8   26 : via8_0                     26 : via8_0                   
[06/08 22:15:30    410s] (I)        9   27 : via9_0                     27 : via9_0                   
[06/08 22:15:30    410s] (I)       ===========================================================================
[06/08 22:15:30    410s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 1465.66 MB )
[06/08 22:15:30    410s] (I)       Num PG vias on layer 2 : 0
[06/08 22:15:30    410s] (I)       Num PG vias on layer 3 : 0
[06/08 22:15:30    410s] (I)       Num PG vias on layer 4 : 0
[06/08 22:15:30    410s] (I)       Num PG vias on layer 5 : 0
[06/08 22:15:30    410s] (I)       Num PG vias on layer 6 : 0
[06/08 22:15:30    410s] (I)       Num PG vias on layer 7 : 0
[06/08 22:15:30    410s] (I)       Num PG vias on layer 8 : 0
[06/08 22:15:30    410s] (I)       Num PG vias on layer 9 : 0
[06/08 22:15:30    410s] (I)       Num PG vias on layer 10 : 0
[06/08 22:15:30    410s] [NR-eGR] Read 2094 PG shapes
[06/08 22:15:30    410s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1465.66 MB )
[06/08 22:15:30    410s] [NR-eGR] #Routing Blockages  : 0
[06/08 22:15:30    410s] [NR-eGR] #Instance Blockages : 0
[06/08 22:15:30    410s] [NR-eGR] #PG Blockages       : 2094
[06/08 22:15:30    410s] [NR-eGR] #Halo Blockages     : 0
[06/08 22:15:30    410s] [NR-eGR] #Boundary Blockages : 0
[06/08 22:15:30    410s] (I)       Design has 0 blackboxes considered as all layer blockages.
[06/08 22:15:30    410s] [NR-eGR] Num Prerouted Nets = 1  Num Prerouted Wires = 159
[06/08 22:15:30    410s] (I)       readDataFromPlaceDB
[06/08 22:15:30    410s] (I)       Read net information..
[06/08 22:15:30    410s] [NR-eGR] Read numTotalNets=733  numIgnoredNets=1
[06/08 22:15:30    410s] (I)       Read testcase time = 0.000 seconds
[06/08 22:15:30    410s] 
[06/08 22:15:30    410s] (I)       early_global_route_priority property id does not exist.
[06/08 22:15:30    410s] (I)       Start initializing grid graph
[06/08 22:15:30    410s] (I)       Early Global GCell Via Threshold calculated based on cut spacing = 
[06/08 22:15:30    410s] (I)       End initializing grid graph
[06/08 22:15:30    410s] (I)       Model blockages into capacity
[06/08 22:15:30    410s] (I)       Read Num Blocks=2094  Num Prerouted Wires=159  Num CS=0
[06/08 22:15:30    410s] (I)       Started Modeling ( Curr Mem: 1465.66 MB )
[06/08 22:15:30    410s] (I)       Layer 1 (V) : #blockages 240 : #preroutes 63
[06/08 22:15:30    410s] (I)       Layer 2 (H) : #blockages 240 : #preroutes 87
[06/08 22:15:30    410s] (I)       Layer 3 (V) : #blockages 240 : #preroutes 9
[06/08 22:15:30    410s] (I)       Layer 4 (H) : #blockages 240 : #preroutes 0
[06/08 22:15:30    410s] (I)       Layer 5 (V) : #blockages 240 : #preroutes 0
[06/08 22:15:30    410s] (I)       Layer 6 (H) : #blockages 240 : #preroutes 0
[06/08 22:15:30    410s] (I)       Layer 7 (V) : #blockages 240 : #preroutes 0
[06/08 22:15:30    410s] (I)       Layer 8 (H) : #blockages 264 : #preroutes 0
[06/08 22:15:30    410s] (I)       Layer 9 (V) : #blockages 150 : #preroutes 0
[06/08 22:15:30    410s] (I)       Finished Modeling ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1465.66 MB )
[06/08 22:15:30    410s] (I)       -- layer congestion ratio --
[06/08 22:15:30    410s] (I)       Layer 1 : 0.100000
[06/08 22:15:30    410s] (I)       Layer 2 : 0.700000
[06/08 22:15:30    410s] (I)       Layer 3 : 0.700000
[06/08 22:15:30    410s] (I)       Layer 4 : 0.700000
[06/08 22:15:30    410s] (I)       Layer 5 : 0.700000
[06/08 22:15:30    410s] (I)       Layer 6 : 0.700000
[06/08 22:15:30    410s] (I)       Layer 7 : 0.700000
[06/08 22:15:30    410s] (I)       Layer 8 : 0.700000
[06/08 22:15:30    410s] (I)       Layer 9 : 0.700000
[06/08 22:15:30    410s] (I)       Layer 10 : 0.700000
[06/08 22:15:30    410s] (I)       ----------------------------
[06/08 22:15:30    410s] (I)       Number of ignored nets = 1
[06/08 22:15:30    410s] (I)       Number of fixed nets = 1.  Ignored: Yes
[06/08 22:15:30    410s] (I)       Number of clock nets = 1.  Ignored: No
[06/08 22:15:30    410s] (I)       Number of analog nets = 0.  Ignored: Yes
[06/08 22:15:30    410s] (I)       Number of special nets = 0.  Ignored: Yes
[06/08 22:15:30    410s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[06/08 22:15:30    410s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[06/08 22:15:30    410s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[06/08 22:15:30    410s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[06/08 22:15:30    410s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[06/08 22:15:30    410s] (I)       Before initializing Early Global Route syMemory usage = 1465.7 MB
[06/08 22:15:30    410s] (I)       Ndr track 0 does not exist
[06/08 22:15:30    410s] (I)       Ndr track 0 does not exist
[06/08 22:15:30    410s] (I)       ---------------------Grid Graph Info--------------------
[06/08 22:15:30    410s] (I)       Routing area        : (0, 0) - (126540, 104720)
[06/08 22:15:30    410s] (I)       Core area           : (20140, 20160) - (106400, 84560)
[06/08 22:15:30    410s] (I)       Site width          :   380  (dbu)
[06/08 22:15:30    410s] (I)       Row height          :  2800  (dbu)
[06/08 22:15:30    410s] (I)       GCell width         :  2800  (dbu)
[06/08 22:15:30    410s] (I)       GCell height        :  2800  (dbu)
[06/08 22:15:30    410s] (I)       Grid                :    45    38    10
[06/08 22:15:30    410s] (I)       Layer numbers       :     1     2     3     4     5     6     7     8     9    10
[06/08 22:15:30    410s] (I)       Vertical capacity   :     0  2800     0  2800     0  2800     0  2800     0  2800
[06/08 22:15:30    410s] (I)       Horizontal capacity :     0     0  2800     0  2800     0  2800     0  2800     0
[06/08 22:15:30    410s] (I)       Default wire width  :   140   140   140   280   280   280   800   800  1600  1600
[06/08 22:15:30    410s] (I)       Default wire space  :   130   140   140   280   280   280   800   800  1600  1600
[06/08 22:15:30    410s] (I)       Default wire pitch  :   270   280   280   560   560   560  1600  1600  3200  3200
[06/08 22:15:30    410s] (I)       Default pitch size  :   270   380   280   560   560   560  1680  1680  3200  3360
[06/08 22:15:30    410s] (I)       First track coord   :     0   190   140   730   700   730  1820  1850  4300  3530
[06/08 22:15:30    410s] (I)       Num tracks per GCell: 10.37  7.37 10.00  5.00  5.00  5.00  1.67  1.67  0.88  0.83
[06/08 22:15:30    410s] (I)       Total num of tracks :     0   333   374   225   186   225    62    74    32    37
[06/08 22:15:30    410s] (I)       Num of masks        :     1     1     1     1     1     1     1     1     1     1
[06/08 22:15:30    410s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0     0     0
[06/08 22:15:30    410s] (I)       --------------------------------------------------------
[06/08 22:15:30    410s] 
[06/08 22:15:30    410s] [NR-eGR] ============ Routing rule table ============
[06/08 22:15:30    410s] [NR-eGR] Rule id: 0  Nets: 732 
[06/08 22:15:30    410s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[06/08 22:15:30    410s] (I)       Pitch:  L1=270  L2=380  L3=280  L4=560  L5=560  L6=560  L7=1680  L8=1680  L9=3200  L10=3360
[06/08 22:15:30    410s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1
[06/08 22:15:30    410s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1
[06/08 22:15:30    410s] [NR-eGR] Rule id: 1  Nets: 0 
[06/08 22:15:30    410s] (I)       ID:1  Default:no NDR Track ID:0 NDR Via ID:-1 Extra Space:1 #Shields:0 Max Demand(H):2 Max Demand(V):2
[06/08 22:15:30    410s] (I)       Pitch:  L1=540  L2=760  L3=560  L4=1120  L5=1120  L6=1120  L7=3200  L8=3200  L9=6400  L10=6400
[06/08 22:15:30    410s] (I)       NumUsedTracks:  L1=2  L2=2  L3=2  L4=2  L5=2  L6=2  L7=2  L8=2  L9=2  L10=2
[06/08 22:15:30    410s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1
[06/08 22:15:30    410s] [NR-eGR] ========================================
[06/08 22:15:30    410s] [NR-eGR] 
[06/08 22:15:30    410s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[06/08 22:15:30    410s] (I)       blocked tracks on layer2 : = 2592 / 12654 (20.48%)
[06/08 22:15:30    410s] (I)       blocked tracks on layer3 : = 552 / 16830 (3.28%)
[06/08 22:15:30    410s] (I)       blocked tracks on layer4 : = 1896 / 8550 (22.18%)
[06/08 22:15:30    410s] (I)       blocked tracks on layer5 : = 600 / 8370 (7.17%)
[06/08 22:15:30    410s] (I)       blocked tracks on layer6 : = 2112 / 8550 (24.70%)
[06/08 22:15:30    410s] (I)       blocked tracks on layer7 : = 675 / 2790 (24.19%)
[06/08 22:15:30    410s] (I)       blocked tracks on layer8 : = 888 / 2812 (31.58%)
[06/08 22:15:30    410s] (I)       blocked tracks on layer9 : = 982 / 1440 (68.19%)
[06/08 22:15:30    410s] (I)       blocked tracks on layer10 : = 765 / 1406 (54.41%)
[06/08 22:15:30    410s] (I)       After initializing Early Global Route syMemory usage = 1465.7 MB
[06/08 22:15:30    410s] (I)       Finished Loading and Dumping File ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1465.66 MB )
[06/08 22:15:30    410s] (I)       Reset routing kernel
[06/08 22:15:30    410s] (I)       Started Global Routing ( Curr Mem: 1465.66 MB )
[06/08 22:15:30    410s] (I)       ============= Initialization =============
[06/08 22:15:30    410s] (I)       totalPins=2158  totalGlobalPin=2022 (93.70%)
[06/08 22:15:30    410s] (I)       Started Net group 1 ( Curr Mem: 1465.66 MB )
[06/08 22:15:30    410s] (I)       Started Build MST ( Curr Mem: 1465.66 MB )
[06/08 22:15:30    410s] (I)       Generate topology with single threads
[06/08 22:15:30    410s] (I)       Finished Build MST ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1465.66 MB )
[06/08 22:15:30    410s] (I)       total 2D Cap : 56508 = (26808 H, 29700 V)
[06/08 22:15:30    410s] [NR-eGR] Layer group 1: route 732 net(s) in layer range [2, 10]
[06/08 22:15:30    410s] (I)       
[06/08 22:15:30    410s] (I)       ============  Phase 1a Route ============
[06/08 22:15:30    410s] (I)       Started Phase 1a ( Curr Mem: 1465.66 MB )
[06/08 22:15:30    410s] (I)       Started Pattern routing ( Curr Mem: 1465.66 MB )
[06/08 22:15:30    410s] (I)       Finished Pattern routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1465.66 MB )
[06/08 22:15:30    410s] (I)       Usage: 4303 = (2287 H, 2016 V) = (8.53% H, 6.79% V) = (3.202e+03um H, 2.822e+03um V)
[06/08 22:15:30    410s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1465.66 MB )
[06/08 22:15:30    410s] (I)       
[06/08 22:15:30    410s] (I)       ============  Phase 1b Route ============
[06/08 22:15:30    410s] (I)       Started Phase 1b ( Curr Mem: 1465.66 MB )
[06/08 22:15:30    410s] (I)       Usage: 4303 = (2287 H, 2016 V) = (8.53% H, 6.79% V) = (3.202e+03um H, 2.822e+03um V)
[06/08 22:15:30    410s] (I)       Overflow of layer group 1: 0.10% H + 0.06% V. EstWL: 6.024200e+03um
[06/08 22:15:30    410s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1465.66 MB )
[06/08 22:15:30    410s] (I)       
[06/08 22:15:30    410s] (I)       ============  Phase 1c Route ============
[06/08 22:15:30    410s] (I)       Started Phase 1c ( Curr Mem: 1465.66 MB )
[06/08 22:15:30    410s] (I)       Usage: 4303 = (2287 H, 2016 V) = (8.53% H, 6.79% V) = (3.202e+03um H, 2.822e+03um V)
[06/08 22:15:30    410s] (I)       Finished Phase 1c ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1465.66 MB )
[06/08 22:15:30    410s] (I)       
[06/08 22:15:30    410s] (I)       ============  Phase 1d Route ============
[06/08 22:15:30    410s] (I)       Started Phase 1d ( Curr Mem: 1465.66 MB )
[06/08 22:15:30    410s] (I)       Usage: 4303 = (2287 H, 2016 V) = (8.53% H, 6.79% V) = (3.202e+03um H, 2.822e+03um V)
[06/08 22:15:30    410s] (I)       Finished Phase 1d ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1465.66 MB )
[06/08 22:15:30    410s] (I)       
[06/08 22:15:30    410s] (I)       ============  Phase 1e Route ============
[06/08 22:15:30    410s] (I)       Started Phase 1e ( Curr Mem: 1465.66 MB )
[06/08 22:15:30    410s] (I)       Started Route legalization ( Curr Mem: 1465.66 MB )
[06/08 22:15:30    410s] (I)       Finished Route legalization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1465.66 MB )
[06/08 22:15:30    410s] (I)       Usage: 4303 = (2287 H, 2016 V) = (8.53% H, 6.79% V) = (3.202e+03um H, 2.822e+03um V)
[06/08 22:15:30    410s] [NR-eGR] Early Global Route overflow of layer group 1: 0.10% H + 0.06% V. EstWL: 6.024200e+03um
[06/08 22:15:30    410s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1465.66 MB )
[06/08 22:15:30    410s] (I)       Started Layer assignment ( Curr Mem: 1465.66 MB )
[06/08 22:15:30    410s] (I)       Current Layer assignment [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1465.66 MB )
[06/08 22:15:30    410s] (I)       Running layer assignment with 1 threads
[06/08 22:15:30    410s] (I)       Finished Layer assignment ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1465.66 MB )
[06/08 22:15:30    410s] (I)       Finished Net group 1 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1465.66 MB )
[06/08 22:15:30    410s] (I)       
[06/08 22:15:30    410s] (I)       ============  Phase 1l Route ============
[06/08 22:15:30    410s] (I)       Started Phase 1l ( Curr Mem: 1465.66 MB )
[06/08 22:15:30    410s] (I)       Finished Phase 1l ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1465.66 MB )
[06/08 22:15:30    410s] (I)       
[06/08 22:15:30    410s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[06/08 22:15:30    410s] [NR-eGR]                        OverCon            
[06/08 22:15:30    410s] [NR-eGR]                         #Gcell     %Gcell
[06/08 22:15:30    410s] [NR-eGR]       Layer                (1)    OverCon 
[06/08 22:15:30    410s] [NR-eGR] ----------------------------------------------
[06/08 22:15:30    410s] [NR-eGR]  metal1  (1)         0( 0.00%)   ( 0.00%) 
[06/08 22:15:30    410s] [NR-eGR]  metal2  (2)         2( 0.12%)   ( 0.12%) 
[06/08 22:15:30    410s] [NR-eGR]  metal3  (3)         1( 0.06%)   ( 0.06%) 
[06/08 22:15:30    410s] [NR-eGR]  metal4  (4)         1( 0.06%)   ( 0.06%) 
[06/08 22:15:30    410s] [NR-eGR]  metal5  (5)         0( 0.00%)   ( 0.00%) 
[06/08 22:15:30    410s] [NR-eGR]  metal6  (6)         0( 0.00%)   ( 0.00%) 
[06/08 22:15:30    410s] [NR-eGR]  metal7  (7)         0( 0.00%)   ( 0.00%) 
[06/08 22:15:30    410s] [NR-eGR]  metal8  (8)         0( 0.00%)   ( 0.00%) 
[06/08 22:15:30    410s] [NR-eGR]  metal9  (9)         0( 0.00%)   ( 0.00%) 
[06/08 22:15:30    410s] [NR-eGR] metal10 (10)         0( 0.00%)   ( 0.00%) 
[06/08 22:15:30    410s] [NR-eGR] ----------------------------------------------
[06/08 22:15:30    410s] [NR-eGR] Total                4( 0.03%)   ( 0.03%) 
[06/08 22:15:30    410s] [NR-eGR] 
[06/08 22:15:30    410s] (I)       Finished Global Routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1465.66 MB )
[06/08 22:15:30    410s] (I)       total 2D Cap : 57072 = (26893 H, 30179 V)
[06/08 22:15:30    410s] [NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[06/08 22:15:30    410s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[06/08 22:15:30    410s] (I)       ============= track Assignment ============
[06/08 22:15:30    410s] (I)       Started Extract Global 3D Wires ( Curr Mem: 1465.66 MB )
[06/08 22:15:30    410s] (I)       Finished Extract Global 3D Wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1465.66 MB )
[06/08 22:15:30    410s] (I)       Started Track Assignment ( Curr Mem: 1465.66 MB )
[06/08 22:15:30    410s] (I)       Initialize Track Assignment ( max pin layer : 11 )
[06/08 22:15:30    410s] (I)       Running track assignment with 1 threads
[06/08 22:15:30    410s] (I)       Current Track Assignment [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1465.66 MB )
[06/08 22:15:30    410s] (I)       Run Multi-thread track assignment
[06/08 22:15:30    410s] (I)       Finished Track Assignment ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1465.66 MB )
[06/08 22:15:30    410s] [NR-eGR] Started Export DB wires ( Curr Mem: 1465.66 MB )
[06/08 22:15:30    410s] [NR-eGR] Started Export all nets ( Curr Mem: 1465.66 MB )
[06/08 22:15:30    410s] [NR-eGR] Finished Export all nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1465.66 MB )
[06/08 22:15:30    410s] [NR-eGR] Started Set wire vias ( Curr Mem: 1465.66 MB )
[06/08 22:15:30    410s] [NR-eGR] Finished Set wire vias ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1465.66 MB )
[06/08 22:15:30    410s] [NR-eGR] Finished Export DB wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1465.66 MB )
[06/08 22:15:30    410s] [NR-eGR] --------------------------------------------------------------------------
[06/08 22:15:30    410s] [NR-eGR] metal1  (1F) length: 1.750000e-01um, number of vias: 2207
[06/08 22:15:30    410s] [NR-eGR] metal2  (2V) length: 1.545335e+03um, number of vias: 2643
[06/08 22:15:30    410s] [NR-eGR] metal3  (3H) length: 2.826690e+03um, number of vias: 855
[06/08 22:15:30    410s] [NR-eGR] metal4  (4V) length: 1.252825e+03um, number of vias: 99
[06/08 22:15:30    410s] [NR-eGR] metal5  (5H) length: 6.453700e+02um, number of vias: 95
[06/08 22:15:30    410s] [NR-eGR] metal6  (6V) length: 4.858300e+02um, number of vias: 0
[06/08 22:15:30    410s] [NR-eGR] metal7  (7H) length: 0.000000e+00um, number of vias: 0
[06/08 22:15:30    410s] [NR-eGR] metal8  (8V) length: 0.000000e+00um, number of vias: 0
[06/08 22:15:30    410s] [NR-eGR] metal9  (9H) length: 0.000000e+00um, number of vias: 0
[06/08 22:15:30    410s] [NR-eGR] metal10 (10V) length: 0.000000e+00um, number of vias: 0
[06/08 22:15:30    410s] [NR-eGR] Total length: 6.756225e+03um, number of vias: 5899
[06/08 22:15:30    410s] [NR-eGR] --------------------------------------------------------------------------
[06/08 22:15:30    410s] [NR-eGR] Total eGR-routed clock nets wire length: 0.000000e+00um 
[06/08 22:15:30    410s] [NR-eGR] --------------------------------------------------------------------------
[06/08 22:15:30    410s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 1451.46 MB )
[06/08 22:15:30    410s] Extraction called for design 'tile_pe' of instances=623 and nets=735 using extraction engine 'preRoute' .
[06/08 22:15:30    410s] PreRoute RC Extraction called for design tile_pe.
[06/08 22:15:30    410s] RC Extraction called in multi-corner(1) mode.
[06/08 22:15:30    410s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[06/08 22:15:30    410s] Type 'man IMPEXT-6197' for more detail.
[06/08 22:15:30    410s] RCMode: PreRoute
[06/08 22:15:30    410s]       RC Corner Indexes            0   
[06/08 22:15:30    410s] Capacitance Scaling Factor   : 1.00000 
[06/08 22:15:30    410s] Resistance Scaling Factor    : 1.00000 
[06/08 22:15:30    410s] Clock Cap. Scaling Factor    : 1.00000 
[06/08 22:15:30    410s] Clock Res. Scaling Factor    : 1.00000 
[06/08 22:15:30    410s] Shrink Factor                : 1.00000
[06/08 22:15:30    410s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[06/08 22:15:30    410s] LayerId::1 widthSet size::1
[06/08 22:15:30    410s] LayerId::2 widthSet size::1
[06/08 22:15:30    410s] LayerId::3 widthSet size::1
[06/08 22:15:30    410s] LayerId::4 widthSet size::1
[06/08 22:15:30    410s] LayerId::5 widthSet size::1
[06/08 22:15:30    410s] LayerId::6 widthSet size::1
[06/08 22:15:30    410s] LayerId::7 widthSet size::1
[06/08 22:15:30    410s] LayerId::8 widthSet size::1
[06/08 22:15:30    410s] LayerId::9 widthSet size::1
[06/08 22:15:30    410s] LayerId::10 widthSet size::1
[06/08 22:15:30    410s] Updating RC grid for preRoute extraction ...
[06/08 22:15:30    410s] Initializing multi-corner resistance tables ...
[06/08 22:15:30    410s] {RT default_rc_corner 0 10 10 {4 1} {7 0} {9 0} 3}
[06/08 22:15:30    410s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.272872 ; uaWl: 1.000000 ; uaWlH: 0.348847 ; aWlH: 0.000000 ; Pmax: 0.865300 ; wcR: 0.535700 ; newSi: 0.095200 ; pMod: 80 ; 
[06/08 22:15:30    410s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1451.461M)
[06/08 22:15:30    410s] Compute RC Scale Done ...
[06/08 22:15:30    410s] OPERPROF: Starting HotSpotCal at level 1, MEM:1451.5M
[06/08 22:15:30    410s] [hotspot] +------------+---------------+---------------+
[06/08 22:15:30    410s] [hotspot] |            |   max hotspot | total hotspot |
[06/08 22:15:30    410s] [hotspot] +------------+---------------+---------------+
[06/08 22:15:30    410s] [hotspot] | normalized |          0.00 |          0.00 |
[06/08 22:15:30    410s] [hotspot] +------------+---------------+---------------+
[06/08 22:15:30    410s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[06/08 22:15:30    410s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[06/08 22:15:30    410s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.000, REAL:0.000, MEM:1451.5M
[06/08 22:15:30    410s] #################################################################################
[06/08 22:15:30    410s] # Design Stage: PreRoute
[06/08 22:15:30    410s] # Design Name: tile_pe
[06/08 22:15:30    410s] # Design Mode: 45nm
[06/08 22:15:30    410s] # Analysis Mode: MMMC Non-OCV 
[06/08 22:15:30    410s] # Parasitics Mode: No SPEF/RCDB
[06/08 22:15:30    410s] # Signoff Settings: SI Off 
[06/08 22:15:30    410s] #################################################################################
[06/08 22:15:30    410s] Calculate delays in BcWc mode...
[06/08 22:15:30    410s] Topological Sorting (REAL = 0:00:00.0, MEM = 1449.5M, InitMEM = 1449.5M)
[06/08 22:15:30    410s] Start delay calculation (fullDC) (1 T). (MEM=1449.46)
[06/08 22:15:30    410s] End AAE Lib Interpolated Model. (MEM=1465.66 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[06/08 22:15:30    410s] Total number of fetched objects 766
[06/08 22:15:30    410s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[06/08 22:15:30    410s] End delay calculation. (MEM=1482.09 CPU=0:00:00.1 REAL=0:00:00.0)
[06/08 22:15:30    410s] End delay calculation (fullDC). (MEM=1482.09 CPU=0:00:00.1 REAL=0:00:00.0)
[06/08 22:15:30    410s] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 1482.1M) ***
[06/08 22:15:30    410s] Begin: GigaOpt postEco DRV Optimization
[06/08 22:15:30    410s] GigaOpt Checkpoint: Internal optDRV -inPostEcoStage -smallScaleFixing -maxIter 3 -max_tran -max_cap -maxLocalDensity 0.98 -numThreads 1 -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -postCTS
[06/08 22:15:30    410s] Info: 1 net with fixed/cover wires excluded.
[06/08 22:15:30    410s] Info: 1 clock net  excluded from IPO operation.
[06/08 22:15:30    410s] *** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:06:50.7/2:14:11.6 (0.1), mem = 1482.1M
[06/08 22:15:30    410s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.11176.25
[06/08 22:15:30    410s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[06/08 22:15:30    410s] ### Creating PhyDesignMc. totSessionCpu=0:06:51 mem=1482.1M
[06/08 22:15:30    410s] OPERPROF: Starting DPlace-Init at level 1, MEM:1482.1M
[06/08 22:15:30    410s] #spOpts: N=45 mergeVia=F 
[06/08 22:15:30    410s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1482.1M
[06/08 22:15:30    410s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1482.1M
[06/08 22:15:30    410s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[06/08 22:15:30    410s] Fast DP-INIT is on for default
[06/08 22:15:30    410s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[06/08 22:15:30    410s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.010, REAL:0.005, MEM:1514.1M
[06/08 22:15:30    410s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.006, MEM:1514.1M
[06/08 22:15:30    410s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1514.1MB).
[06/08 22:15:30    410s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.007, MEM:1514.1M
[06/08 22:15:30    410s] TotalInstCnt at PhyDesignMc Initialization: 623
[06/08 22:15:30    410s] ### Creating PhyDesignMc, finished. totSessionCpu=0:06:51 mem=1514.1M
[06/08 22:15:30    410s] 
[06/08 22:15:30    410s] #optDebug: {2, 1.000, 0.8500} {3, 0.503, 0.8431} {4, 0.503, 0.8431} {4, 0.503, 0.8431} {4, 0.503, 0.8431} {7, 0.130, 0.4315} {8, 0.043, 0.3555} {9, 0.043, 0.3555} {10, 0.022, 0.3376} 
[06/08 22:15:30    410s] ### Creating LA Mngr. totSessionCpu=0:06:51 mem=1514.1M
[06/08 22:15:30    410s] ### Creating LA Mngr, finished. totSessionCpu=0:06:51 mem=1514.1M
[06/08 22:15:31    411s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1533.2M
[06/08 22:15:31    411s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:1533.2M
[06/08 22:15:31    411s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[06/08 22:15:31    411s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[06/08 22:15:31    411s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[06/08 22:15:31    411s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[06/08 22:15:31    411s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[06/08 22:15:31    411s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[06/08 22:15:31    411s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0.01|     0.00|       0|       0|       0|  68.13|          |         |
[06/08 22:15:31    411s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[06/08 22:15:31    411s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0.01|     0.00|       0|       0|       0|  68.13| 0:00:00.0|  1533.2M|
[06/08 22:15:31    411s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[06/08 22:15:31    411s] Bottom Preferred Layer:
[06/08 22:15:31    411s] +---------------+------------+----------+
[06/08 22:15:31    411s] |     Layer     |    CLK     |   Rule   |
[06/08 22:15:31    411s] +---------------+------------+----------+
[06/08 22:15:31    411s] | metal3 (z=3)  |          1 | default  |
[06/08 22:15:31    411s] +---------------+------------+----------+
[06/08 22:15:31    411s] Via Pillar Rule:
[06/08 22:15:31    411s]     None
[06/08 22:15:31    411s] 
[06/08 22:15:31    411s] *** Finish DRV Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1533.2M) ***
[06/08 22:15:31    411s] 
[06/08 22:15:31    411s] TotalInstCnt at PhyDesignMc Destruction: 623
[06/08 22:15:31    411s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.11176.25
[06/08 22:15:31    411s] *** DrvOpt [finish] : cpu/real = 0:00:00.8/0:00:00.8 (1.0), totSession cpu/real = 0:06:51.4/2:14:12.4 (0.1), mem = 1514.1M
[06/08 22:15:31    411s] 
[06/08 22:15:31    411s] =============================================================================================
[06/08 22:15:31    411s]  Step TAT Report for DrvOpt #6
[06/08 22:15:31    411s] =============================================================================================
[06/08 22:15:31    411s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[06/08 22:15:31    411s] ---------------------------------------------------------------------------------------------
[06/08 22:15:31    411s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    4.1
[06/08 22:15:31    411s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[06/08 22:15:31    411s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   1.1 % )     0:00:00.0 /  0:00:00.0    1.2
[06/08 22:15:31    411s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[06/08 22:15:31    411s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[06/08 22:15:31    411s] [ DrvFindVioNets         ]      2   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[06/08 22:15:31    411s] [ DrvComputeSummary      ]      2   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[06/08 22:15:31    411s] [ MISC                   ]          0:00:00.8  (  97.8 % )     0:00:00.8 /  0:00:00.8    1.0
[06/08 22:15:31    411s] ---------------------------------------------------------------------------------------------
[06/08 22:15:31    411s]  DrvOpt #6 TOTAL                    0:00:00.8  ( 100.0 % )     0:00:00.8 /  0:00:00.8    1.0
[06/08 22:15:31    411s] ---------------------------------------------------------------------------------------------
[06/08 22:15:31    411s] 
[06/08 22:15:31    411s] End: GigaOpt postEco DRV Optimization
[06/08 22:15:31    411s] **INFO: Flow update: Design timing is met.
[06/08 22:15:31    411s] Running refinePlace -preserveRouting true -hardFence false
[06/08 22:15:31    411s] OPERPROF: Starting RefinePlace2 at level 1, MEM:1514.1M
[06/08 22:15:31    411s] OPERPROF:   Starting RefinePlaceInit at level 2, MEM:1514.1M
[06/08 22:15:31    411s] OPERPROF:     Starting DPlace-Init at level 3, MEM:1514.1M
[06/08 22:15:31    411s] #spOpts: N=45 
[06/08 22:15:31    411s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:1514.1M
[06/08 22:15:31    411s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:0.010, REAL:0.003, MEM:1514.1M
[06/08 22:15:31    411s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1514.1MB).
[06/08 22:15:31    411s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.010, REAL:0.004, MEM:1514.1M
[06/08 22:15:31    411s] OPERPROF:   Finished RefinePlaceInit at level 2, CPU:0.010, REAL:0.004, MEM:1514.1M
[06/08 22:15:31    411s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.11176.16
[06/08 22:15:31    411s] OPERPROF:   Starting RefinePlace at level 2, MEM:1514.1M
[06/08 22:15:31    411s] *** Starting refinePlace (0:06:51 mem=1514.1M) ***
[06/08 22:15:31    411s] Total net bbox length = 5.854e+03 (3.134e+03 2.719e+03) (ext = 1.853e+03)
[06/08 22:15:31    411s] OPERPROF:     Starting RefinePlace/incrNP at level 3, MEM:1514.1M
[06/08 22:15:31    411s] OPERPROF:       Starting Cal-LLG-Density-Map at level 4, MEM:1514.1M
[06/08 22:15:31    411s] OPERPROF:       Finished Cal-LLG-Density-Map at level 4, CPU:0.000, REAL:0.000, MEM:1514.1M
[06/08 22:15:31    411s] default core: bins with density > 0.750 =  0.00 % ( 0 / 12 )
[06/08 22:15:31    411s] Density distribution unevenness ratio = 3.549%
[06/08 22:15:31    411s] RPlace IncrNP Skipped
[06/08 22:15:31    411s] [CPU] RefinePlace/IncrNP (cpu=0:00:00.0, real=0:00:00.0, mem=1514.1MB) @(0:06:51 - 0:06:51).
[06/08 22:15:31    411s] OPERPROF:     Finished RefinePlace/incrNP at level 3, CPU:0.000, REAL:0.000, MEM:1514.1M
[06/08 22:15:31    411s] OPERPROF:     Starting RefinePlace2 at level 3, MEM:1514.1M
[06/08 22:15:31    411s] Starting refinePlace ...
[06/08 22:15:31    411s] ** Cut row section cpu time 0:00:00.0.
[06/08 22:15:31    411s]    Spread Effort: high, pre-route mode, useDDP on.
[06/08 22:15:31    411s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=1514.1MB) @(0:06:51 - 0:06:51).
[06/08 22:15:31    411s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[06/08 22:15:31    411s] wireLenOptFixPriorityInst 48 inst fixed
[06/08 22:15:31    411s] 
[06/08 22:15:31    411s] Running Spiral with 1 thread in Normal Mode  fetchWidth=8 
[06/08 22:15:31    411s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[06/08 22:15:31    411s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=1514.1MB) @(0:06:51 - 0:06:51).
[06/08 22:15:31    411s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[06/08 22:15:31    411s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1514.1MB
[06/08 22:15:31    411s] Statistics of distance of Instance movement in refine placement:
[06/08 22:15:31    411s]   maximum (X+Y) =         0.00 um
[06/08 22:15:31    411s]   mean    (X+Y) =         0.00 um
[06/08 22:15:31    411s] Summary Report:
[06/08 22:15:31    411s] Instances move: 0 (out of 623 movable)
[06/08 22:15:31    411s] Instances flipped: 0
[06/08 22:15:31    411s] Mean displacement: 0.00 um
[06/08 22:15:31    411s] Max displacement: 0.00 um 
[06/08 22:15:31    411s] Total instances moved : 0
[06/08 22:15:31    411s] OPERPROF:     Finished RefinePlace2 at level 3, CPU:0.010, REAL:0.011, MEM:1514.1M
[06/08 22:15:31    411s] Total net bbox length = 5.854e+03 (3.134e+03 2.719e+03) (ext = 1.853e+03)
[06/08 22:15:31    411s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1514.1MB
[06/08 22:15:31    411s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=1514.1MB) @(0:06:51 - 0:06:51).
[06/08 22:15:31    411s] *** Finished refinePlace (0:06:51 mem=1514.1M) ***
[06/08 22:15:31    411s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.11176.16
[06/08 22:15:31    411s] OPERPROF:   Finished RefinePlace at level 2, CPU:0.010, REAL:0.014, MEM:1514.1M
[06/08 22:15:31    411s] OPERPROF: Finished RefinePlace2 at level 1, CPU:0.020, REAL:0.019, MEM:1514.1M
[06/08 22:15:31    411s] **INFO: Flow update: Design timing is met.
[06/08 22:15:31    411s] **INFO: Flow update: Design timing is met.
[06/08 22:15:31    411s] #optDebug: fT-D <X 1 0 0 0>
[06/08 22:15:31    411s] 
[06/08 22:15:31    411s] Active setup views:
[06/08 22:15:31    411s]  worst
[06/08 22:15:31    411s]   Dominating endpoints: 0
[06/08 22:15:31    411s]   Dominating TNS: -0.000
[06/08 22:15:31    411s] 
[06/08 22:15:31    411s] Extraction called for design 'tile_pe' of instances=623 and nets=735 using extraction engine 'preRoute' .
[06/08 22:15:31    411s] PreRoute RC Extraction called for design tile_pe.
[06/08 22:15:31    411s] RC Extraction called in multi-corner(1) mode.
[06/08 22:15:31    411s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[06/08 22:15:31    411s] Type 'man IMPEXT-6197' for more detail.
[06/08 22:15:31    411s] RCMode: PreRoute
[06/08 22:15:31    411s]       RC Corner Indexes            0   
[06/08 22:15:31    411s] Capacitance Scaling Factor   : 1.00000 
[06/08 22:15:31    411s] Resistance Scaling Factor    : 1.00000 
[06/08 22:15:31    411s] Clock Cap. Scaling Factor    : 1.00000 
[06/08 22:15:31    411s] Clock Res. Scaling Factor    : 1.00000 
[06/08 22:15:31    411s] Shrink Factor                : 1.00000
[06/08 22:15:31    411s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[06/08 22:15:31    411s] LayerId::1 widthSet size::1
[06/08 22:15:31    411s] LayerId::2 widthSet size::1
[06/08 22:15:31    411s] LayerId::3 widthSet size::1
[06/08 22:15:31    411s] LayerId::4 widthSet size::1
[06/08 22:15:31    411s] LayerId::5 widthSet size::1
[06/08 22:15:31    411s] LayerId::6 widthSet size::1
[06/08 22:15:31    411s] LayerId::7 widthSet size::1
[06/08 22:15:31    411s] LayerId::8 widthSet size::1
[06/08 22:15:31    411s] LayerId::9 widthSet size::1
[06/08 22:15:31    411s] LayerId::10 widthSet size::1
[06/08 22:15:31    411s] Updating RC grid for preRoute extraction ...
[06/08 22:15:31    411s] Initializing multi-corner resistance tables ...
[06/08 22:15:31    411s] {RT default_rc_corner 0 10 10 {4 1} {7 0} {9 0} 3}
[06/08 22:15:31    411s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.272872 ; uaWl: 1.000000 ; uaWlH: 0.348847 ; aWlH: 0.000000 ; Pmax: 0.865300 ; wcR: 0.535700 ; newSi: 0.095200 ; pMod: 80 ; 
[06/08 22:15:31    411s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1499.895M)
[06/08 22:15:31    411s] Starting delay calculation for Setup views
[06/08 22:15:31    411s] #################################################################################
[06/08 22:15:31    411s] # Design Stage: PreRoute
[06/08 22:15:31    411s] # Design Name: tile_pe
[06/08 22:15:31    411s] # Design Mode: 45nm
[06/08 22:15:31    411s] # Analysis Mode: MMMC Non-OCV 
[06/08 22:15:31    411s] # Parasitics Mode: No SPEF/RCDB
[06/08 22:15:31    411s] # Signoff Settings: SI Off 
[06/08 22:15:31    411s] #################################################################################
[06/08 22:15:31    411s] Calculate delays in BcWc mode...
[06/08 22:15:31    411s] Topological Sorting (REAL = 0:00:00.0, MEM = 1497.9M, InitMEM = 1497.9M)
[06/08 22:15:31    411s] Start delay calculation (fullDC) (1 T). (MEM=1497.89)
[06/08 22:15:31    411s] End AAE Lib Interpolated Model. (MEM=1514.1 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[06/08 22:15:31    411s] Total number of fetched objects 766
[06/08 22:15:31    411s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[06/08 22:15:31    411s] End delay calculation. (MEM=1482.09 CPU=0:00:00.1 REAL=0:00:00.0)
[06/08 22:15:31    411s] End delay calculation (fullDC). (MEM=1482.09 CPU=0:00:00.1 REAL=0:00:00.0)
[06/08 22:15:31    411s] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 1482.1M) ***
[06/08 22:15:31    411s] *** Done Building Timing Graph (cpu=0:00:00.1 real=0:00:00.0 totSessionCpu=0:06:52 mem=1482.1M)
[06/08 22:15:31    411s] Reported timing to dir ./timingReports
[06/08 22:15:31    411s] **optDesign ... cpu = 0:00:06, real = 0:00:06, mem = 1247.7M, totSessionCpu=0:06:52 **
[06/08 22:15:31    411s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1437.1M
[06/08 22:15:31    411s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.000, REAL:0.003, MEM:1437.1M
[06/08 22:15:32    411s] 
------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 worst 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.010  |  0.010  |  0.204  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   136   |   48    |   136   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 68.129%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:07, real = 0:00:07, mem = 1248.5M, totSessionCpu=0:06:52 **
[06/08 22:15:32    411s] *** Finished optDesign ***
[06/08 22:15:32    411s] 
[06/08 22:15:32    411s] 	OPT_RUNTIME:          optDesign (count =  3): (cpu=0:00:08.0 real=0:00:08.5)
[06/08 22:15:32    411s] 	OPT_RUNTIME:                ofo (count =  1): (cpu=0:00:02.8 real=0:00:02.8)
[06/08 22:15:32    411s] 	OPT_RUNTIME:            reclaim (count =  2): (cpu=0:00:00.6 real=0:00:00.6)
[06/08 22:15:32    411s] 	OPT_RUNTIME:          postGROpt (count =  1): (cpu=0:00:00.9 real=0:00:00.9)
[06/08 22:15:32    411s] Info: pop threads available for lower-level modules during optimization.
[06/08 22:15:32    411s] Deleting Lib Analyzer.
[06/08 22:15:32    411s] Info: Destroy the CCOpt slew target map.
[06/08 22:15:32    411s] clean pInstBBox. size 0
[06/08 22:15:32    411s] Deleting Cell Server ...
[06/08 22:15:32    411s] Set place::cacheFPlanSiteMark to 0
[06/08 22:15:32    411s] All LLGs are deleted
[06/08 22:15:32    411s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1452.4M
[06/08 22:15:32    411s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1452.4M
[06/08 22:15:32    411s] 
[06/08 22:15:32    411s] *** Summary of all messages that are not suppressed in this session:
[06/08 22:15:32    411s] Severity  ID               Count  Summary                                  
[06/08 22:15:32    411s] WARNING   IMPPTN-1250          7  Pin placement has been enabled on metal ...
[06/08 22:15:32    411s] WARNING   IMPEXT-6197          5  The Cap table file is not specified. Thi...
[06/08 22:15:32    411s] WARNING   IMPSP-9025           1  No scan chain specified/traced.          
[06/08 22:15:32    411s] WARNING   IMPCCOPT-1361        3  Routing configuration for %s nets in clo...
[06/08 22:15:32    411s] WARNING   IMPTCM-77            1  Option "%s" for command %s is obsolete a...
[06/08 22:15:32    411s] *** Message Summary: 17 warning(s), 0 error(s)
[06/08 22:15:32    411s] 
[06/08 22:15:32    411s] 
[06/08 22:15:32    411s] =============================================================================================
[06/08 22:15:32    411s]  Final TAT Report for ccopt_design
[06/08 22:15:32    411s] =============================================================================================
[06/08 22:15:32    411s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[06/08 22:15:32    411s] ---------------------------------------------------------------------------------------------
[06/08 22:15:32    411s] [ GlobalOpt              ]      1   0:00:02.8  (  28.8 % )     0:00:02.8 /  0:00:02.7    1.0
[06/08 22:15:32    411s] [ DrvOpt                 ]      2   0:00:02.0  (  20.7 % )     0:00:02.0 /  0:00:02.0    1.0
[06/08 22:15:32    411s] [ AreaOpt                ]      1   0:00:00.6  (   6.0 % )     0:00:00.6 /  0:00:00.6    1.0
[06/08 22:15:32    411s] [ ViewPruning            ]      8   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    2.6
[06/08 22:15:32    411s] [ IncrReplace            ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    1.3
[06/08 22:15:32    411s] [ RefinePlace            ]      2   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    1.1
[06/08 22:15:32    411s] [ TimingUpdate           ]      4   0:00:00.0  (   0.2 % )     0:00:00.3 /  0:00:00.3    1.0
[06/08 22:15:32    411s] [ FullDelayCalc          ]      2   0:00:00.3  (   2.8 % )     0:00:00.3 /  0:00:00.3    1.0
[06/08 22:15:32    411s] [ OptSummaryReport       ]      2   0:00:00.0  (   0.1 % )     0:00:00.7 /  0:00:00.3    0.4
[06/08 22:15:32    411s] [ TimingReport           ]      2   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.7
[06/08 22:15:32    411s] [ DrvReport              ]      2   0:00:00.5  (   4.7 % )     0:00:00.5 /  0:00:00.0    0.0
[06/08 22:15:32    411s] [ GenerateReports        ]      1   0:00:00.1  (   1.0 % )     0:00:00.1 /  0:00:00.1    1.0
[06/08 22:15:32    411s] [ MISC                   ]          0:00:03.3  (  34.8 % )     0:00:03.3 /  0:00:03.3    1.0
[06/08 22:15:32    411s] ---------------------------------------------------------------------------------------------
[06/08 22:15:32    411s]  ccopt_design TOTAL                 0:00:09.6  ( 100.0 % )     0:00:09.6 /  0:00:09.1    1.0
[06/08 22:15:32    411s] ---------------------------------------------------------------------------------------------
[06/08 22:15:32    411s] 
[06/08 22:15:32    411s] #% End ccopt_design (date=06/08 22:15:32, total cpu=0:00:09.1, real=0:00:10.0, peak res=1257.2M, current mem=1163.9M)
[06/08 22:15:39    412s] <CMD> getCTSMode -engine -quiet
[06/08 22:15:40    412s] <CMD> getCTSMode -engine -quiet
[06/08 22:15:43    412s] <CMD> ctd_win -side none -id ctd_window
[06/08 22:15:43    412s] Clock tree timing engine global stage delay update for worst:setup.late...
[06/08 22:15:43    412s] End AAE Lib Interpolated Model. (MEM=1388.58 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[06/08 22:15:43    412s] Clock tree timing engine global stage delay update for worst:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[06/08 22:16:15    414s] <CMD> timeDesign -preCTS -hold
[06/08 22:16:15    414s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:15    414s] All LLGs are deleted
[06/08 22:16:15    414s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1416.1M
[06/08 22:16:15    414s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1416.1M
[06/08 22:16:15    414s] Start to check current routing status for nets...
[06/08 22:16:15    414s] All nets are already routed correctly.
[06/08 22:16:15    414s] End to check current routing status for nets (mem=1416.1M)
[06/08 22:16:15    414s] Effort level <high> specified for reg2reg path_group
[06/08 22:16:15    414s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1424.1M
[06/08 22:16:15    414s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1424.1M
[06/08 22:16:15    414s] Fast DP-INIT is on for default
[06/08 22:16:15    414s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.010, REAL:0.005, MEM:1440.8M
[06/08 22:16:15    414s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.006, MEM:1440.8M
[06/08 22:16:15    414s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1440.8M
[06/08 22:16:15    414s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1440.8M
[06/08 22:16:15    414s] Starting delay calculation for Hold views
[06/08 22:16:15    414s] #################################################################################
[06/08 22:16:15    414s] # Design Stage: PreRoute
[06/08 22:16:15    414s] # Design Name: tile_pe
[06/08 22:16:15    414s] # Design Mode: 45nm
[06/08 22:16:15    414s] # Analysis Mode: MMMC Non-OCV 
[06/08 22:16:15    414s] # Parasitics Mode: No SPEF/RCDB
[06/08 22:16:15    414s] # Signoff Settings: SI Off 
[06/08 22:16:15    414s] #################################################################################
[06/08 22:16:15    414s] Calculate delays in BcWc mode...
[06/08 22:16:15    414s] Topological Sorting (REAL = 0:00:00.0, MEM = 1438.8M, InitMEM = 1438.8M)
[06/08 22:16:15    414s] Start delay calculation (fullDC) (1 T). (MEM=1438.85)
[06/08 22:16:15    414s] *** Calculating scaling factor for fast libraries using the default operating condition of each library.
[06/08 22:16:15    414s] End AAE Lib Interpolated Model. (MEM=1455.05 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[06/08 22:16:15    414s] Total number of fetched objects 766
[06/08 22:16:15    414s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[06/08 22:16:15    414s] End delay calculation. (MEM=1470.74 CPU=0:00:00.1 REAL=0:00:00.0)
[06/08 22:16:15    414s] End delay calculation (fullDC). (MEM=1470.74 CPU=0:00:00.1 REAL=0:00:00.0)
[06/08 22:16:15    414s] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 1470.7M) ***
[06/08 22:16:15    414s] *** Done Building Timing Graph (cpu=0:00:00.1 real=0:00:00.0 totSessionCpu=0:06:54 mem=1470.7M)
[06/08 22:16:15    414s] 
------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Hold  views included:
 fast 

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.100  | -0.001  | -0.100  |
|           TNS (ns):| -4.631  | -0.001  | -4.631  |
|    Violating Paths:|   49    |    1    |   48    |
|          All Paths:|   136   |   48    |   136   |
+--------------------+---------+---------+---------+

Density: 68.129%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
Reported timing to dir ./timingReports
[06/08 22:16:15    414s] Total CPU time: 0.25 sec
[06/08 22:16:15    414s] Total Real time: 0.0 sec
[06/08 22:16:15    414s] Total Memory Usage: 1401.527344 Mbytes
[06/08 22:16:15    414s] 
[06/08 22:16:15    414s] =============================================================================================
[06/08 22:16:15    414s]  Final TAT Report for timeDesign
[06/08 22:16:15    414s] =============================================================================================
[06/08 22:16:15    414s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[06/08 22:16:15    414s] ---------------------------------------------------------------------------------------------
[06/08 22:16:15    414s] [ ViewPruning            ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[06/08 22:16:15    414s] [ TimingUpdate           ]      1   0:00:00.0  (   3.9 % )     0:00:00.1 /  0:00:00.1    1.0
[06/08 22:16:15    414s] [ FullDelayCalc          ]      1   0:00:00.1  (  44.0 % )     0:00:00.1 /  0:00:00.1    1.0
[06/08 22:16:15    414s] [ OptSummaryReport       ]      1   0:00:00.0  (   3.7 % )     0:00:00.2 /  0:00:00.2    1.0
[06/08 22:16:15    414s] [ TimingReport           ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    1.4
[06/08 22:16:15    414s] [ GenerateReports        ]      1   0:00:00.0  (  18.8 % )     0:00:00.0 /  0:00:00.0    0.8
[06/08 22:16:15    414s] [ ReportAnalysisSummary  ]      2   0:00:00.0  (   2.9 % )     0:00:00.0 /  0:00:00.0    1.4
[06/08 22:16:15    414s] [ MISC                   ]          0:00:00.1  (  26.7 % )     0:00:00.1 /  0:00:00.1    0.9
[06/08 22:16:15    414s] ---------------------------------------------------------------------------------------------
[06/08 22:16:15    414s]  timeDesign TOTAL                   0:00:00.3  ( 100.0 % )     0:00:00.3 /  0:00:00.3    1.0
[06/08 22:16:15    414s] ---------------------------------------------------------------------------------------------
[06/08 22:16:15    414s] 
[06/08 22:16:20    414s] <CMD> timeDesign -postCTS -hold
[06/08 22:16:20    414s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:20    414s] All LLGs are deleted
[06/08 22:16:20    414s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1354.0M
[06/08 22:16:20    414s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1354.0M
[06/08 22:16:20    414s] Start to check current routing status for nets...
[06/08 22:16:20    414s] All nets are already routed correctly.
[06/08 22:16:20    414s] End to check current routing status for nets (mem=1354.0M)
[06/08 22:16:20    414s] Effort level <high> specified for reg2reg path_group
[06/08 22:16:20    414s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1362.0M
[06/08 22:16:20    414s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1362.0M
[06/08 22:16:20    414s] Fast DP-INIT is on for default
[06/08 22:16:20    414s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.000, REAL:0.006, MEM:1394.0M
[06/08 22:16:20    414s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.000, REAL:0.006, MEM:1394.0M
[06/08 22:16:20    414s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1394.0M
[06/08 22:16:20    414s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1394.0M
[06/08 22:16:20    414s] Starting delay calculation for Hold views
[06/08 22:16:20    414s] #################################################################################
[06/08 22:16:20    414s] # Design Stage: PreRoute
[06/08 22:16:20    414s] # Design Name: tile_pe
[06/08 22:16:20    414s] # Design Mode: 45nm
[06/08 22:16:20    414s] # Analysis Mode: MMMC Non-OCV 
[06/08 22:16:20    414s] # Parasitics Mode: No SPEF/RCDB
[06/08 22:16:20    414s] # Signoff Settings: SI Off 
[06/08 22:16:20    414s] #################################################################################
[06/08 22:16:20    414s] Calculate delays in BcWc mode...
[06/08 22:16:20    414s] Topological Sorting (REAL = 0:00:00.0, MEM = 1392.0M, InitMEM = 1392.0M)
[06/08 22:16:20    414s] Start delay calculation (fullDC) (1 T). (MEM=1392.03)
[06/08 22:16:20    414s] *** Calculating scaling factor for fast libraries using the default operating condition of each library.
[06/08 22:16:20    414s] End AAE Lib Interpolated Model. (MEM=1408.23 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[06/08 22:16:20    414s] Total number of fetched objects 766
[06/08 22:16:20    414s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[06/08 22:16:20    414s] End delay calculation. (MEM=1423.92 CPU=0:00:00.1 REAL=0:00:00.0)
[06/08 22:16:20    414s] End delay calculation (fullDC). (MEM=1423.92 CPU=0:00:00.1 REAL=0:00:00.0)
[06/08 22:16:20    414s] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 1423.9M) ***
[06/08 22:16:20    414s] *** Done Building Timing Graph (cpu=0:00:00.1 real=0:00:00.0 totSessionCpu=0:06:55 mem=1423.9M)
[06/08 22:16:20    414s] 
------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Hold  views included:
 fast 

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.104  | -0.001  | -0.104  |
|           TNS (ns):| -4.815  | -0.001  | -4.814  |
|    Violating Paths:|   49    |    1    |   48    |
|          All Paths:|   136   |   48    |   136   |
+--------------------+---------+---------+---------+

Density: 68.129%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
Reported timing to dir ./timingReports
[06/08 22:16:20    414s] Total CPU time: 0.25 sec
[06/08 22:16:20    414s] Total Real time: 0.0 sec
[06/08 22:16:20    414s] Total Memory Usage: 1353.707031 Mbytes
[06/08 22:16:20    414s] 
[06/08 22:16:20    414s] =============================================================================================
[06/08 22:16:20    414s]  Final TAT Report for timeDesign
[06/08 22:16:20    414s] =============================================================================================
[06/08 22:16:20    414s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[06/08 22:16:20    414s] ---------------------------------------------------------------------------------------------
[06/08 22:16:20    414s] [ ViewPruning            ]      2   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[06/08 22:16:20    414s] [ TimingUpdate           ]      1   0:00:00.0  (   3.7 % )     0:00:00.1 /  0:00:00.1    1.0
[06/08 22:16:20    414s] [ FullDelayCalc          ]      1   0:00:00.1  (  46.9 % )     0:00:00.1 /  0:00:00.1    1.0
[06/08 22:16:20    414s] [ OptSummaryReport       ]      1   0:00:00.0  (   3.9 % )     0:00:00.2 /  0:00:00.2    1.0
[06/08 22:16:20    414s] [ TimingReport           ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    1.3
[06/08 22:16:20    414s] [ GenerateReports        ]      1   0:00:00.0  (  18.7 % )     0:00:00.0 /  0:00:00.0    0.8
[06/08 22:16:20    414s] [ ReportAnalysisSummary  ]      2   0:00:00.0  (   3.1 % )     0:00:00.0 /  0:00:00.0    1.3
[06/08 22:16:20    414s] [ MISC                   ]          0:00:00.1  (  23.6 % )     0:00:00.1 /  0:00:00.1    0.8
[06/08 22:16:20    414s] ---------------------------------------------------------------------------------------------
[06/08 22:16:20    414s]  timeDesign TOTAL                   0:00:00.3  ( 100.0 % )     0:00:00.3 /  0:00:00.2    0.9
[06/08 22:16:20    414s] ---------------------------------------------------------------------------------------------
[06/08 22:16:20    414s] 
[06/08 22:16:42    415s] <CMD> optDesign -postCTS -hold
[06/08 22:16:42    415s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1129.1M, totSessionCpu=0:06:56 **
[06/08 22:16:42    415s] **INFO: User settings:
[06/08 22:16:42    415s] setDesignMode -process                            45
[06/08 22:16:42    415s] setExtractRCMode -coupling_c_th                   0.1
[06/08 22:16:42    415s] setExtractRCMode -engine                          preRoute
[06/08 22:16:42    415s] setExtractRCMode -relative_c_th                   1
[06/08 22:16:42    415s] setExtractRCMode -total_c_th                      0
[06/08 22:16:42    415s] setUsefulSkewMode -ecoRoute                       false
[06/08 22:16:42    415s] setUsefulSkewMode -maxAllowedDelay                1
[06/08 22:16:42    415s] setUsefulSkewMode -maxSkew                        false
[06/08 22:16:42    415s] setUsefulSkewMode -noBoundary                     false
[06/08 22:16:42    415s] setUsefulSkewMode -useCells                       {BUF_X1 BUF_X2 BUF_X4 BUF_X8 BUF_X16 BUF_X32 CLKBUF_X1 CLKBUF_X2 CLKBUF_X3 INV_X1 INV_X2 INV_X4 INV_X8 INV_X16 INV_X32}
[06/08 22:16:42    415s] setDelayCalMode -enable_high_fanout               true
[06/08 22:16:42    415s] setDelayCalMode -eng_copyNetPropToNewNet          true
[06/08 22:16:42    415s] setDelayCalMode -engine                           aae
[06/08 22:16:42    415s] setDelayCalMode -ignoreNetLoad                    false
[06/08 22:16:42    415s] setOptMode -activeSetupViews                      { worst }
[06/08 22:16:42    415s] setOptMode -allEndPoints                          false
[06/08 22:16:42    415s] setOptMode -autoSetupViews                        { worst}
[06/08 22:16:42    415s] setOptMode -autoTDGRSetupViews                    { worst}
[06/08 22:16:42    415s] setOptMode -drcMargin                             0
[06/08 22:16:42    415s] setOptMode -effort                                high
[06/08 22:16:42    415s] setOptMode -fixCap                                false
[06/08 22:16:42    415s] setOptMode -fixDrc                                true
[06/08 22:16:42    415s] setOptMode -fixFanoutLoad                         false
[06/08 22:16:42    415s] setOptMode -fixTran                               false
[06/08 22:16:42    415s] setOptMode -holdTargetSlack                       -0.2
[06/08 22:16:42    415s] setOptMode -leakageToDynamicRatio                 1
[06/08 22:16:42    415s] setOptMode -maxDensity                            0.85
[06/08 22:16:42    415s] setOptMode -optimizeFF                            true
[06/08 22:16:42    415s] setOptMode -powerEffort                           none
[06/08 22:16:42    415s] setOptMode -preserveAllSequential                 false
[06/08 22:16:42    415s] setOptMode -reclaimArea                           true
[06/08 22:16:42    415s] setOptMode -setupTargetSlack                      0
[06/08 22:16:42    415s] setOptMode -simplifyNetlist                       true
[06/08 22:16:42    415s] setOptMode -usefulSkew                            true
[06/08 22:16:42    415s] setAnalysisMode -checkType                        setup
[06/08 22:16:42    415s] setAnalysisMode -clkSrcPath                       true
[06/08 22:16:42    415s] setAnalysisMode -clockPropagation                 sdcControl
[06/08 22:16:42    415s] setAnalysisMode -skew                             true
[06/08 22:16:42    415s] setAnalysisMode -usefulSkew                       true
[06/08 22:16:42    415s] setRouteMode -earlyGlobalHonorMsvRouteConstraint  false
[06/08 22:16:42    415s] setRouteMode -earlyGlobalRoutePartitionPinGuide   true
[06/08 22:16:42    415s] 
[06/08 22:16:42    415s] GigaOpt running with 1 threads.
[06/08 22:16:42    415s] Info: 1 threads available for lower-level modules during optimization.
[06/08 22:16:42    415s] Creating Cell Server ...(0, 0, 0, 0)
[06/08 22:16:42    415s] Summary for sequential cells identification: 
[06/08 22:16:42    415s]   Identified SBFF number: 16
[06/08 22:16:42    415s]   Identified MBFF number: 0
[06/08 22:16:42    415s]   Identified SB Latch number: 0
[06/08 22:16:42    415s]   Identified MB Latch number: 0
[06/08 22:16:42    415s]   Not identified SBFF number: 0
[06/08 22:16:42    415s]   Not identified MBFF number: 0
[06/08 22:16:42    415s]   Not identified SB Latch number: 0
[06/08 22:16:42    415s]   Not identified MB Latch number: 0
[06/08 22:16:42    415s]   Number of sequential cells which are not FFs: 13
[06/08 22:16:42    415s]  Visiting view : worst
[06/08 22:16:42    415s]    : PowerDomain = none : Weighted F : unweighted  = 8.40 (1.000) with rcCorner = 0
[06/08 22:16:42    415s]    : PowerDomain = none : Weighted F : unweighted  = 6.60 (1.000) with rcCorner = -1
[06/08 22:16:42    415s]  Visiting view : fast
[06/08 22:16:42    415s]    : PowerDomain = none : Weighted F : unweighted  = 6.00 (1.000) with rcCorner = 0
[06/08 22:16:42    415s]    : PowerDomain = none : Weighted F : unweighted  = 4.50 (1.000) with rcCorner = -1
[06/08 22:16:42    415s]  Setting StdDelay to 8.40
[06/08 22:16:42    415s] Creating Cell Server, finished. 
[06/08 22:16:42    415s] 
[06/08 22:16:42    415s] Need call spDPlaceInit before registerPrioInstLoc.
[06/08 22:16:42    415s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    415s] OPERPROF: Starting DPlace-Init at level 1, MEM:1361.7M
[06/08 22:16:42    415s] #spOpts: N=45 mergeVia=F 
[06/08 22:16:42    415s] All LLGs are deleted
[06/08 22:16:42    415s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1361.7M
[06/08 22:16:42    415s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1361.7M
[06/08 22:16:42    415s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1361.7M
[06/08 22:16:42    415s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1361.7M
[06/08 22:16:42    415s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[06/08 22:16:42    415s] Fast DP-INIT is on for default
[06/08 22:16:42    415s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[06/08 22:16:42    415s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.010, REAL:0.005, MEM:1393.7M
[06/08 22:16:42    415s] OPERPROF:     Starting CMU at level 3, MEM:1393.7M
[06/08 22:16:42    415s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:1393.7M
[06/08 22:16:42    415s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.006, MEM:1393.7M
[06/08 22:16:42    415s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1393.7MB).
[06/08 22:16:42    415s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.007, MEM:1393.7M
[06/08 22:16:42    415s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    415s] 
[06/08 22:16:42    415s] Creating Lib Analyzer ...
[06/08 22:16:42    415s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    415s] Total number of usable buffers from Lib Analyzer: 9 ( CLKBUF_X1 BUF_X1 CLKBUF_X2 BUF_X2 CLKBUF_X3 BUF_X4 BUF_X8 BUF_X16 BUF_X32)
[06/08 22:16:42    415s] Total number of usable inverters from Lib Analyzer: 6 ( INV_X1 INV_X2 INV_X4 INV_X8 INV_X16 INV_X32)
[06/08 22:16:42    415s] Total number of usable delay cells from Lib Analyzer: 0 ()
[06/08 22:16:42    415s] 
[06/08 22:16:42    415s] {RT default_rc_corner 0 10 10 {4 1} {7 0} {9 0} 3}
[06/08 22:16:42    415s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:06:56 mem=1397.8M
[06/08 22:16:42    415s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:06:56 mem=1397.8M
[06/08 22:16:42    415s] Creating Lib Analyzer, finished. 
[06/08 22:16:42    415s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1153.2M, totSessionCpu=0:06:56 **
[06/08 22:16:42    415s] *** optDesign -postCTS ***
[06/08 22:16:42    415s] DRC Margin: user margin 0.0
[06/08 22:16:42    415s] Hold Target Slack: user slack -0.2
[06/08 22:16:42    415s] Setup Target Slack: user slack 0;
[06/08 22:16:42    415s] setUsefulSkewMode -ecoRoute false
[06/08 22:16:42    416s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1397.8M
[06/08 22:16:42    416s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.000, REAL:0.003, MEM:1397.8M
[06/08 22:16:42    416s] Deleting Cell Server ...
[06/08 22:16:42    416s] Deleting Lib Analyzer.
[06/08 22:16:42    416s] Creating Cell Server ...(0, 0, 0, 0)
[06/08 22:16:42    416s] Summary for sequential cells identification: 
[06/08 22:16:42    416s]   Identified SBFF number: 16
[06/08 22:16:42    416s]   Identified MBFF number: 0
[06/08 22:16:42    416s]   Identified SB Latch number: 0
[06/08 22:16:42    416s]   Identified MB Latch number: 0
[06/08 22:16:42    416s]   Not identified SBFF number: 0
[06/08 22:16:42    416s]   Not identified MBFF number: 0
[06/08 22:16:42    416s]   Not identified SB Latch number: 0
[06/08 22:16:42    416s]   Not identified MB Latch number: 0
[06/08 22:16:42    416s]   Number of sequential cells which are not FFs: 13
[06/08 22:16:42    416s]  Visiting view : worst
[06/08 22:16:42    416s]    : PowerDomain = none : Weighted F : unweighted  = 8.40 (1.000) with rcCorner = 0
[06/08 22:16:42    416s]    : PowerDomain = none : Weighted F : unweighted  = 6.60 (1.000) with rcCorner = -1
[06/08 22:16:42    416s]  Visiting view : fast
[06/08 22:16:42    416s]    : PowerDomain = none : Weighted F : unweighted  = 6.00 (1.000) with rcCorner = 0
[06/08 22:16:42    416s]    : PowerDomain = none : Weighted F : unweighted  = 4.50 (1.000) with rcCorner = -1
[06/08 22:16:42    416s]  Setting StdDelay to 8.40
[06/08 22:16:42    416s] Creating Cell Server, finished. 
[06/08 22:16:42    416s] 
[06/08 22:16:42    416s] Deleting Cell Server ...
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] All LLGs are deleted
[06/08 22:16:42    416s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1397.8M
[06/08 22:16:42    416s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1397.8M
[06/08 22:16:42    416s] Start to check current routing status for nets...
[06/08 22:16:42    416s] All nets are already routed correctly.
[06/08 22:16:42    416s] End to check current routing status for nets (mem=1397.8M)
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] Compute RC Scale Done ...
[06/08 22:16:42    416s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[06/08 22:16:42    416s] ### Creating PhyDesignMc. totSessionCpu=0:06:56 mem=1546.2M
[06/08 22:16:42    416s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[06/08 22:16:42    416s] OPERPROF: Starting DPlace-Init at level 1, MEM:1546.2M
[06/08 22:16:42    416s] #spOpts: N=45 mergeVia=F 
[06/08 22:16:42    416s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1546.2M
[06/08 22:16:42    416s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1546.2M
[06/08 22:16:42    416s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[06/08 22:16:42    416s] Fast DP-INIT is on for default
[06/08 22:16:42    416s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[06/08 22:16:42    416s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.010, REAL:0.005, MEM:1546.2M
[06/08 22:16:42    416s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.005, MEM:1546.2M
[06/08 22:16:42    416s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1546.2MB).
[06/08 22:16:42    416s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.007, MEM:1546.2M
[06/08 22:16:42    416s] TotalInstCnt at PhyDesignMc Initialization: 623
[06/08 22:16:42    416s] ### Creating PhyDesignMc, finished. totSessionCpu=0:06:56 mem=1546.2M
[06/08 22:16:42    416s] TotalInstCnt at PhyDesignMc Destruction: 623
[06/08 22:16:42    416s] GigaOpt Hold Optimizer is used
[06/08 22:16:42    416s] End AAE Lib Interpolated Model. (MEM=1546.19 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[06/08 22:16:42    416s] 
[06/08 22:16:42    416s] Creating Lib Analyzer ...
[06/08 22:16:42    416s] Creating Cell Server ...(0, 0, 0, 0)
[06/08 22:16:42    416s] Summary for sequential cells identification: 
[06/08 22:16:42    416s]   Identified SBFF number: 16
[06/08 22:16:42    416s]   Identified MBFF number: 0
[06/08 22:16:42    416s]   Identified SB Latch number: 0
[06/08 22:16:42    416s]   Identified MB Latch number: 0
[06/08 22:16:42    416s]   Not identified SBFF number: 0
[06/08 22:16:42    416s]   Not identified MBFF number: 0
[06/08 22:16:42    416s]   Not identified SB Latch number: 0
[06/08 22:16:42    416s]   Not identified MB Latch number: 0
[06/08 22:16:42    416s]   Number of sequential cells which are not FFs: 13
[06/08 22:16:42    416s]  Visiting view : worst
[06/08 22:16:42    416s]    : PowerDomain = none : Weighted F : unweighted  = 8.40 (1.000) with rcCorner = 0
[06/08 22:16:42    416s]    : PowerDomain = none : Weighted F : unweighted  = 6.60 (1.000) with rcCorner = -1
[06/08 22:16:42    416s]  Visiting view : fast
[06/08 22:16:42    416s]    : PowerDomain = none : Weighted F : unweighted  = 6.00 (1.000) with rcCorner = 0
[06/08 22:16:42    416s]    : PowerDomain = none : Weighted F : unweighted  = 4.50 (1.000) with rcCorner = -1
[06/08 22:16:42    416s]  Setting StdDelay to 8.40
[06/08 22:16:42    416s] Creating Cell Server, finished. 
[06/08 22:16:42    416s] 
[06/08 22:16:42    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:42    416s] Total number of usable buffers from Lib Analyzer: 9 ( CLKBUF_X1 BUF_X1 CLKBUF_X2 BUF_X2 CLKBUF_X3 BUF_X4 BUF_X8 BUF_X16 BUF_X32)
[06/08 22:16:42    416s] Total number of usable inverters from Lib Analyzer: 6 ( INV_X1 INV_X2 INV_X4 INV_X8 INV_X16 INV_X32)
[06/08 22:16:42    416s] Total number of usable delay cells from Lib Analyzer: 0 ()
[06/08 22:16:42    416s] 
[06/08 22:16:42    416s] {RT default_rc_corner 0 10 10 {4 1} {7 0} {9 0} 3}
[06/08 22:16:42    416s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:06:56 mem=1546.2M
[06/08 22:16:42    416s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:06:56 mem=1546.2M
[06/08 22:16:42    416s] Creating Lib Analyzer, finished. 
[06/08 22:16:42    416s] Starting initialization (fixHold) cpu=0:00:00.0 real=0:00:00.0 totSessionCpu=0:06:56 mem=1546.2M ***
[06/08 22:16:42    416s] Effort level <high> specified for reg2reg path_group
[06/08 22:16:42    416s] Starting delay calculation for Hold views
[06/08 22:16:42    416s] #################################################################################
[06/08 22:16:42    416s] # Design Stage: PreRoute
[06/08 22:16:42    416s] # Design Name: tile_pe
[06/08 22:16:42    416s] # Design Mode: 45nm
[06/08 22:16:42    416s] # Analysis Mode: MMMC Non-OCV 
[06/08 22:16:42    416s] # Parasitics Mode: No SPEF/RCDB
[06/08 22:16:42    416s] # Signoff Settings: SI Off 
[06/08 22:16:42    416s] #################################################################################
[06/08 22:16:42    416s] Calculate delays in BcWc mode...
[06/08 22:16:42    416s] Topological Sorting (REAL = 0:00:00.0, MEM = 1544.2M, InitMEM = 1544.2M)
[06/08 22:16:42    416s] Start delay calculation (fullDC) (1 T). (MEM=1544.19)
[06/08 22:16:42    416s] *** Calculating scaling factor for fast libraries using the default operating condition of each library.
[06/08 22:16:42    416s] End AAE Lib Interpolated Model. (MEM=1560.39 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[06/08 22:16:43    416s] Total number of fetched objects 766
[06/08 22:16:43    416s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[06/08 22:16:43    416s] End delay calculation. (MEM=1528.39 CPU=0:00:00.1 REAL=0:00:01.0)
[06/08 22:16:43    416s] End delay calculation (fullDC). (MEM=1528.39 CPU=0:00:00.1 REAL=0:00:01.0)
[06/08 22:16:43    416s] *** CDM Built up (cpu=0:00:00.1  real=0:00:01.0  mem= 1528.4M) ***
[06/08 22:16:43    416s] *** Done Building Timing Graph (cpu=0:00:00.1 real=0:00:01.0 totSessionCpu=0:06:57 mem=1528.4M)
[06/08 22:16:43    416s] 
[06/08 22:16:43    416s] Active hold views:
[06/08 22:16:43    416s]  fast
[06/08 22:16:43    416s]   Dominating endpoints: 0
[06/08 22:16:43    416s]   Dominating TNS: -0.000
[06/08 22:16:43    416s] 
[06/08 22:16:43    416s] Done building cte hold timing graph (fixHold) cpu=0:00:00.2 real=0:00:01.0 totSessionCpu=0:06:57 mem=1543.7M ***
[06/08 22:16:43    416s] Done building hold timer [1 node(s), 0 edge(s), 1 view(s)] (fixHold) cpu=0:00:00.2 real=0:00:01.0 totSessionCpu=0:06:57 mem=1543.7M ***
[06/08 22:16:43    416s] Starting delay calculation for Setup views
[06/08 22:16:43    416s] #################################################################################
[06/08 22:16:43    416s] # Design Stage: PreRoute
[06/08 22:16:43    416s] # Design Name: tile_pe
[06/08 22:16:43    416s] # Design Mode: 45nm
[06/08 22:16:43    416s] # Analysis Mode: MMMC Non-OCV 
[06/08 22:16:43    416s] # Parasitics Mode: No SPEF/RCDB
[06/08 22:16:43    416s] # Signoff Settings: SI Off 
[06/08 22:16:43    416s] #################################################################################
[06/08 22:16:43    416s] Calculate delays in BcWc mode...
[06/08 22:16:43    416s] Topological Sorting (REAL = 0:00:00.0, MEM = 1527.4M, InitMEM = 1527.4M)
[06/08 22:16:43    416s] Start delay calculation (fullDC) (1 T). (MEM=1527.45)
[06/08 22:16:43    416s] *** Calculating scaling factor for worst libraries using the default operating condition of each library.
[06/08 22:16:43    416s] End AAE Lib Interpolated Model. (MEM=1543.65 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[06/08 22:16:43    416s] Total number of fetched objects 766
[06/08 22:16:43    416s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[06/08 22:16:43    416s] End delay calculation. (MEM=1528.39 CPU=0:00:00.1 REAL=0:00:00.0)
[06/08 22:16:43    416s] End delay calculation (fullDC). (MEM=1528.39 CPU=0:00:00.1 REAL=0:00:00.0)
[06/08 22:16:43    416s] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 1528.4M) ***
[06/08 22:16:43    416s] *** Done Building Timing Graph (cpu=0:00:00.1 real=0:00:00.0 totSessionCpu=0:06:57 mem=1528.4M)
[06/08 22:16:43    416s] Done building cte setup timing graph (fixHold) cpu=0:00:00.4 real=0:00:01.0 totSessionCpu=0:06:57 mem=1528.4M ***
[06/08 22:16:43    416s] *info: category slack lower bound [L 0.0] default
[06/08 22:16:43    416s] *info: category slack lower bound [H 0.0] reg2reg 
[06/08 22:16:43    416s] --------------------------------------------------- 
[06/08 22:16:43    416s]    Setup Violation Summary with Target Slack (0.000 ns)
[06/08 22:16:43    416s] --------------------------------------------------- 
[06/08 22:16:43    416s]          WNS    reg2regWNS
[06/08 22:16:43    416s]     0.010 ns      0.010 ns
[06/08 22:16:43    416s] --------------------------------------------------- 
[06/08 22:16:43    416s] 
[06/08 22:16:43    416s] *Info: minBufDelay = 20.2 ps, libStdDelay = 8.4 ps, minBufSize = 3192000 (3.0)
[06/08 22:16:43    416s] *Info: worst delay setup view: worst
[06/08 22:16:43    416s] Footprint list for hold buffering (delay unit: ps)
[06/08 22:16:43    416s] =================================================================
[06/08 22:16:43    416s] *Info:  holdDelay delayRatio IGArea drvRes cellname(iterm,oterm)
[06/08 22:16:43    416s] ------------------------------------------------------------------
[06/08 22:16:43    416s] *Info:       13.9       1.54    3.0  16.23 BUF_X1 (A,Z)
[06/08 22:16:43    416s] *Info:       18.4       1.54    3.0  23.84 CLKBUF_X1 (A,Z)
[06/08 22:16:43    416s] *Info:       14.4       1.44    4.0   8.11 BUF_X2 (A,Z)
[06/08 22:16:43    416s] *Info:       17.8       1.41    4.0  11.91 CLKBUF_X2 (A,Z)
[06/08 22:16:43    416s] *Info:       18.0       1.44    5.0   8.01 CLKBUF_X3 (A,Z)
[06/08 22:16:43    416s] *Info:       13.6       1.49    7.0   4.07 BUF_X4 (A,Z)
[06/08 22:16:43    416s] *Info:       14.5       1.48   13.0   2.05 BUF_X8 (A,Z)
[06/08 22:16:43    416s] *Info:       14.6       1.47   25.0   1.03 BUF_X16 (A,Z)
[06/08 22:16:43    416s] *Info:       15.1       1.48   49.0   0.54 BUF_X32 (A,Z)
[06/08 22:16:43    416s] =================================================================
[06/08 22:16:43    416s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1528.4M
[06/08 22:16:43    416s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.000, REAL:0.003, MEM:1528.4M
[06/08 22:16:43    416s] 
------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 worst
Hold  views included:
 fast

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.010  |  0.010  |  0.204  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   136   |   48    |   136   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.104  | -0.001  | -0.104  |
|           TNS (ns):| -4.815  | -0.001  | -4.814  |
|    Violating Paths:|   49    |    1    |   48    |
|          All Paths:|   136   |   48    |   136   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 68.129%
------------------------------------------------------------
Deleting Cell Server ...
[06/08 22:16:43    416s] Deleting Lib Analyzer.
[06/08 22:16:43    416s] Creating Cell Server ...(0, 0, 0, 0)
[06/08 22:16:43    416s] Summary for sequential cells identification: 
[06/08 22:16:43    416s]   Identified SBFF number: 16
[06/08 22:16:43    416s]   Identified MBFF number: 0
[06/08 22:16:43    416s]   Identified SB Latch number: 0
[06/08 22:16:43    416s]   Identified MB Latch number: 0
[06/08 22:16:43    416s]   Not identified SBFF number: 0
[06/08 22:16:43    416s]   Not identified MBFF number: 0
[06/08 22:16:43    416s]   Not identified SB Latch number: 0
[06/08 22:16:43    416s]   Not identified MB Latch number: 0
[06/08 22:16:43    416s]   Number of sequential cells which are not FFs: 13
[06/08 22:16:43    416s]  Visiting view : worst
[06/08 22:16:43    416s]    : PowerDomain = none : Weighted F : unweighted  = 8.40 (1.000) with rcCorner = 0
[06/08 22:16:43    416s]    : PowerDomain = none : Weighted F : unweighted  = 6.60 (1.000) with rcCorner = -1
[06/08 22:16:43    416s]  Visiting view : fast
[06/08 22:16:43    416s]    : PowerDomain = none : Weighted F : unweighted  = 6.00 (1.000) with rcCorner = 0
[06/08 22:16:43    416s]    : PowerDomain = none : Weighted F : unweighted  = 4.50 (1.000) with rcCorner = -1
[06/08 22:16:43    416s]  Setting StdDelay to 8.40
[06/08 22:16:43    416s] Creating Cell Server, finished. 
[06/08 22:16:43    416s] 
[06/08 22:16:43    416s] Deleting Cell Server ...
[06/08 22:16:43    416s] 
[06/08 22:16:43    416s] Creating Lib Analyzer ...
[06/08 22:16:43    416s] Creating Cell Server ...(0, 0, 0, 0)
[06/08 22:16:43    416s] Summary for sequential cells identification: 
[06/08 22:16:43    416s]   Identified SBFF number: 16
[06/08 22:16:43    416s]   Identified MBFF number: 0
[06/08 22:16:43    416s]   Identified SB Latch number: 0
[06/08 22:16:43    416s]   Identified MB Latch number: 0
[06/08 22:16:43    416s]   Not identified SBFF number: 0
[06/08 22:16:43    416s]   Not identified MBFF number: 0
[06/08 22:16:43    416s]   Not identified SB Latch number: 0
[06/08 22:16:43    416s]   Not identified MB Latch number: 0
[06/08 22:16:43    416s]   Number of sequential cells which are not FFs: 13
[06/08 22:16:43    416s]  Visiting view : worst
[06/08 22:16:43    416s]    : PowerDomain = none : Weighted F : unweighted  = 8.40 (1.000) with rcCorner = 0
[06/08 22:16:43    416s]    : PowerDomain = none : Weighted F : unweighted  = 6.60 (1.000) with rcCorner = -1
[06/08 22:16:43    416s]  Visiting view : fast
[06/08 22:16:43    416s]    : PowerDomain = none : Weighted F : unweighted  = 6.00 (1.000) with rcCorner = 0
[06/08 22:16:43    416s]    : PowerDomain = none : Weighted F : unweighted  = 4.50 (1.000) with rcCorner = -1
[06/08 22:16:43    416s]  Setting StdDelay to 8.40
[06/08 22:16:43    416s] Creating Cell Server, finished. 
[06/08 22:16:43    416s] 
[06/08 22:16:43    416s] **Info: Trial Route has Max Route Layer 15/10.
[06/08 22:16:43    416s] Total number of usable buffers from Lib Analyzer: 9 ( CLKBUF_X1 BUF_X1 CLKBUF_X2 BUF_X2 CLKBUF_X3 BUF_X4 BUF_X8 BUF_X16 BUF_X32)
[06/08 22:16:43    416s] Total number of usable inverters from Lib Analyzer: 6 ( INV_X1 INV_X2 INV_X4 INV_X8 INV_X16 INV_X32)
[06/08 22:16:43    416s] Total number of usable delay cells from Lib Analyzer: 0 ()
[06/08 22:16:43    416s] 
[06/08 22:16:43    416s] {RT default_rc_corner 0 10 10 {4 1} {7 0} {9 0} 3}
[06/08 22:16:43    416s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:06:57 mem=1559.7M
[06/08 22:16:43    416s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:06:57 mem=1559.7M
[06/08 22:16:43    416s] Creating Lib Analyzer, finished. 
[06/08 22:16:43    416s] Hold Timer stdDelay = 8.4ps
[06/08 22:16:43    416s]  Visiting view : fast
[06/08 22:16:43    416s]    : PowerDomain = none : Weighted F : unweighted  = 6.00 (1.000) with rcCorner = 0
[06/08 22:16:43    416s]    : PowerDomain = none : Weighted F : unweighted  = 4.50 (1.000) with rcCorner = -1
[06/08 22:16:43    416s] **optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 1258.3M, totSessionCpu=0:06:57 **
[06/08 22:16:43    416s] *** HoldOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:06:57.0/2:15:24.5 (0.1), mem = 1477.7M
[06/08 22:16:43    416s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.11176.26
[06/08 22:16:43    416s] ### Creating LA Mngr. totSessionCpu=0:06:57 mem=1477.7M
[06/08 22:16:43    416s] ### Creating LA Mngr, finished. totSessionCpu=0:06:57 mem=1477.7M
[06/08 22:16:43    416s] gigaOpt Hold fixing search radius: 56.000000 Microns (40 stdCellHgt)
[06/08 22:16:43    416s] gigaOpt Hold fixing search radius on new term: 7.000000 Microns (5 stdCellHgt)
[06/08 22:16:43    416s] gigaOpt Hold fixing search radius: 56.000000 Microns (40 stdCellHgt)
[06/08 22:16:43    416s] gigaOpt Hold fixing search radius on new term: 7.000000 Microns (5 stdCellHgt)
[06/08 22:16:43    416s] *info: Run optDesign holdfix with 1 thread.
[06/08 22:16:43    416s] Info: 1 net with fixed/cover wires excluded.
[06/08 22:16:43    416s] Info: 1 clock net  excluded from IPO operation.
[06/08 22:16:43    417s] --------------------------------------------------- 
[06/08 22:16:43    417s]    Hold Timing Summary  - Initial 
[06/08 22:16:43    417s] --------------------------------------------------- 
[06/08 22:16:43    417s]  Target slack:      -0.2000 ns
[06/08 22:16:43    417s]  View: fast 
[06/08 22:16:43    417s]    WNS:      -0.1044  >>>  WNS:       0.0956 with TargetSlack
[06/08 22:16:43    417s]    TNS:      -0.1044  >>>  TNS:       0.0000 with TargetSlack
[06/08 22:16:43    417s]    VP :            1  >>>  VP:            0  with TargetSlack
[06/08 22:16:43    417s]    Worst hold path end point: acc_reg_out_reg[24]/RN
[06/08 22:16:43    417s] --------------------------------------------------- 
[06/08 22:16:43    417s] *** Hold timing is met. Hold fixing is not needed 
[06/08 22:16:43    417s] **INFO: total 0 insts, 0 nets marked don't touch
[06/08 22:16:43    417s] **INFO: total 0 insts, 0 nets marked don't touch DB property
[06/08 22:16:43    417s] **INFO: total 0 insts, 0 nets unmarked don't touch

[06/08 22:16:43    417s] 
[06/08 22:16:43    417s] Capturing REF for hold ...
[06/08 22:16:43    417s]    Hold Timing Snapshot: (REF)
[06/08 22:16:43    417s]              All PG WNS: 0.000
[06/08 22:16:43    417s]              All PG TNS: 0.000
[06/08 22:16:43    417s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.11176.26
[06/08 22:16:43    417s] *** HoldOpt [finish] : cpu/real = 0:00:00.0/0:00:00.0 (2.3), totSession cpu/real = 0:06:57.0/2:15:24.5 (0.1), mem = 1477.7M
[06/08 22:16:43    417s] 
[06/08 22:16:43    417s] =============================================================================================
[06/08 22:16:43    417s]  Step TAT Report for HoldOpt #5
[06/08 22:16:43    417s] =============================================================================================
[06/08 22:16:43    417s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[06/08 22:16:43    417s] ---------------------------------------------------------------------------------------------
[06/08 22:16:43    417s] [ ViewPruning            ]      5   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.9
[06/08 22:16:43    417s] [ TimingUpdate           ]      4   0:00:00.0  (   2.3 % )     0:00:00.3 /  0:00:00.3    1.0
[06/08 22:16:43    417s] [ FullDelayCalc          ]      2   0:00:00.2  (  25.7 % )     0:00:00.2 /  0:00:00.2    1.0
[06/08 22:16:43    417s] [ OptSummaryReport       ]      1   0:00:00.0  (   0.8 % )     0:00:00.0 /  0:00:00.0    1.6
[06/08 22:16:43    417s] [ TimingReport           ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    1.2
[06/08 22:16:43    417s] [ DrvReport              ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[06/08 22:16:43    417s] [ SlackTraversorInit     ]      4   0:00:00.0  (   2.5 % )     0:00:00.0 /  0:00:00.0    0.9
[06/08 22:16:43    417s] [ CellServerInit         ]      3   0:00:00.0  (   0.7 % )     0:00:00.0 /  0:00:00.0    0.0
[06/08 22:16:43    417s] [ LibAnalyzerInit        ]      2   0:00:00.5  (  50.5 % )     0:00:00.5 /  0:00:00.5    1.0
[06/08 22:16:43    417s] [ PowerInterfaceInit     ]      2   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[06/08 22:16:43    417s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[06/08 22:16:43    417s] [ BuildHoldTimer         ]      3   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[06/08 22:16:43    417s] [ HoldTimerViewData      ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[06/08 22:16:43    417s] [ HoldTimerSlackGraph    ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[06/08 22:16:43    417s] [ HoldTimerNodeList      ]      2   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    0.0
[06/08 22:16:43    417s] [ HoldTimerRestoreData   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[06/08 22:16:43    417s] [ ReportLenViolation     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[06/08 22:16:43    417s] [ GenerateDrvReportData  ]      1   0:00:00.0  (   0.7 % )     0:00:00.0 /  0:00:00.0    0.0
[06/08 22:16:43    417s] [ ReportAnalysisSummary  ]      4   0:00:00.0  (   1.9 % )     0:00:00.0 /  0:00:00.0    1.2
[06/08 22:16:43    417s] [ MISC                   ]          0:00:00.1  (  14.1 % )     0:00:00.1 /  0:00:00.1    1.0
[06/08 22:16:43    417s] ---------------------------------------------------------------------------------------------
[06/08 22:16:43    417s]  HoldOpt #5 TOTAL                   0:00:00.9  ( 100.0 % )     0:00:00.9 /  0:00:00.9    1.0
[06/08 22:16:43    417s] ---------------------------------------------------------------------------------------------
[06/08 22:16:43    417s] 
[06/08 22:16:43    417s] 
[06/08 22:16:43    417s] Active setup views:
[06/08 22:16:43    417s]  worst
[06/08 22:16:43    417s]   Dominating endpoints: 0
[06/08 22:16:43    417s]   Dominating TNS: -0.000
[06/08 22:16:43    417s] 
[06/08 22:16:43    417s] Reported timing to dir ./timingReports
[06/08 22:16:43    417s] **optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 1258.4M, totSessionCpu=0:06:57 **
[06/08 22:16:43    417s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1477.7M
[06/08 22:16:43    417s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.003, MEM:1477.7M
[06/08 22:16:43    417s] Running 'saveTimingGraph -compress -file /tmp/innovus_temp_11176_nc-csuaf4-l01.apporto.com_c11879_csufresno_JAf0yZ/opt_timing_graph_hHJf6A/timingGraph.tgz -dir /tmp/innovus_temp_11176_nc-csuaf4-l01.apporto.com_c11879_csufresno_JAf0yZ/opt_timing_graph_hHJf6A -prefix timingGraph'
[06/08 22:16:43    417s] Done saveTimingGraph
[06/08 22:16:43    417s] Starting delay calculation for Hold views
[06/08 22:16:43    417s] #################################################################################
[06/08 22:16:43    417s] # Design Stage: PreRoute
[06/08 22:16:43    417s] # Design Name: tile_pe
[06/08 22:16:43    417s] # Design Mode: 45nm
[06/08 22:16:43    417s] # Analysis Mode: MMMC Non-OCV 
[06/08 22:16:43    417s] # Parasitics Mode: No SPEF/RCDB
[06/08 22:16:43    417s] # Signoff Settings: SI Off 
[06/08 22:16:43    417s] #################################################################################
[06/08 22:16:43    417s] Calculate delays in BcWc mode...
[06/08 22:16:43    417s] Topological Sorting (REAL = 0:00:00.0, MEM = 1492.0M, InitMEM = 1492.0M)
[06/08 22:16:43    417s] Start delay calculation (fullDC) (1 T). (MEM=1491.99)
[06/08 22:16:43    417s] *** Calculating scaling factor for fast libraries using the default operating condition of each library.
[06/08 22:16:43    417s] End AAE Lib Interpolated Model. (MEM=1508.2 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[06/08 22:16:43    417s] Total number of fetched objects 766
[06/08 22:16:43    417s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[06/08 22:16:43    417s] End delay calculation. (MEM=1496 CPU=0:00:00.1 REAL=0:00:00.0)
[06/08 22:16:43    417s] End delay calculation (fullDC). (MEM=1496 CPU=0:00:00.1 REAL=0:00:00.0)
[06/08 22:16:43    417s] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 1496.0M) ***
[06/08 22:16:43    417s] *** Done Building Timing Graph (cpu=0:00:00.1 real=0:00:00.0 totSessionCpu=0:06:57 mem=1496.0M)
[06/08 22:16:44    417s] Running 'restoreTimingGraph -file /tmp/innovus_temp_11176_nc-csuaf4-l01.apporto.com_c11879_csufresno_JAf0yZ/opt_timing_graph_hHJf6A/timingGraph.tgz -dir /tmp/innovus_temp_11176_nc-csuaf4-l01.apporto.com_c11879_csufresno_JAf0yZ/opt_timing_graph_hHJf6A -prefix timingGraph'
[06/08 22:16:44    417s] Done restoreTimingGraph
[06/08 22:16:44    417s] 
------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 worst 
Hold  views included:
 fast 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.010  |  0.010  |  0.204  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   136   |   48    |   136   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.104  | -0.001  | -0.104  |
|           TNS (ns):| -4.815  | -0.001  | -4.814  |
|    Violating Paths:|   49    |    1    |   48    |
|          All Paths:|   136   |   48    |   136   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 68.129%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
*** Final Summary (holdfix) CPU=0:00:00.7, REAL=0:00:01.0, MEM=1514.9M
[06/08 22:16:44    417s] **optDesign ... cpu = 0:00:02, real = 0:00:02, mem = 1305.5M, totSessionCpu=0:06:58 **
[06/08 22:16:44    417s] *** Finished optDesign ***
[06/08 22:16:44    417s] Info: pop threads available for lower-level modules during optimization.
[06/08 22:16:44    417s] Deleting Lib Analyzer.
[06/08 22:16:44    417s] Info: Destroy the CCOpt slew target map.
[06/08 22:16:44    417s] clean pInstBBox. size 0
[06/08 22:16:44    417s] All LLGs are deleted
[06/08 22:16:44    417s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1514.8M
[06/08 22:16:44    417s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1514.8M
[06/08 22:16:44    417s] 
[06/08 22:16:44    417s] =============================================================================================
[06/08 22:16:44    417s]  Final TAT Report for optDesign
[06/08 22:16:44    417s] =============================================================================================
[06/08 22:16:44    417s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[06/08 22:16:44    417s] ---------------------------------------------------------------------------------------------
[06/08 22:16:44    417s] [ HoldOpt                ]      1   0:00:00.6  (  25.2 % )     0:00:00.9 /  0:00:00.9    1.0
[06/08 22:16:44    417s] [ ViewPruning            ]      8   0:00:00.0  (   0.6 % )     0:00:00.0 /  0:00:00.0    0.7
[06/08 22:16:44    417s] [ TimingUpdate           ]      8   0:00:00.0  (   1.3 % )     0:00:00.4 /  0:00:00.4    1.0
[06/08 22:16:44    417s] [ FullDelayCalc          ]      3   0:00:00.3  (  14.4 % )     0:00:00.3 /  0:00:00.3    1.0
[06/08 22:16:44    417s] [ OptSummaryReport       ]      2   0:00:00.4  (  16.0 % )     0:00:01.1 /  0:00:00.7    0.6
[06/08 22:16:44    417s] [ TimingReport           ]      4   0:00:00.0  (   1.4 % )     0:00:00.0 /  0:00:00.0    1.2
[06/08 22:16:44    417s] [ DrvReport              ]      2   0:00:00.4  (  18.8 % )     0:00:00.4 /  0:00:00.0    0.0
[06/08 22:16:44    417s] [ GenerateReports        ]      2   0:00:00.1  (   5.9 % )     0:00:00.1 /  0:00:00.1    0.9
[06/08 22:16:44    417s] [ MISC                   ]          0:00:00.4  (  16.4 % )     0:00:00.4 /  0:00:00.4    1.0
[06/08 22:16:44    417s] ---------------------------------------------------------------------------------------------
[06/08 22:16:44    417s]  optDesign TOTAL                    0:00:02.4  ( 100.0 % )     0:00:02.4 /  0:00:01.9    0.8
[06/08 22:16:44    417s] ---------------------------------------------------------------------------------------------
[06/08 22:16:44    417s] 
[06/08 22:16:44    417s] Deleting Cell Server ...
[06/08 22:49:01    504s] Innovus terminated by external (TERM) signal.
[06/08 20:01:28      8s] Innovus terminated by external (TERM) signal.
[06/08 20:01:28      8s] 
[06/08 20:01:28      8s] *** Memory Usage v#1 (Current mem = 658.363M, initial mem = 268.238M) ***
[06/08 20:01:28      8s] 
[06/08 20:01:28      8s] *** Summary of all messages that are not suppressed in this session:
[06/08 20:01:28      8s] Severity  ID               Count  Summary                                  
[06/08 20:01:28      8s] WARNING   IMPOPT-801           1  Genus executable not found in PATH%s. In...
[06/08 20:01:28      8s] *** Message Summary: 1 warning(s), 0 error(s)
[06/08 20:01:28      8s] 
[06/08 20:01:28      8s] --- Ending "Innovus" (totcpu=0:00:00.5, real=2:47:44, mem=658.4M) ---
