<!DOCTYPE html>
<html>
<head>
	<meta charset="UTF-8"/>
	<link rel="stylesheet" type="text/css" href="style.css"/>
	<title>FYL2X—Compute y ∗ log2x</title>
</head>
<body>
<h1 id="fyl2x-compute-y-log2x">FYL2X—Compute y ∗ log2x</h1>
<table>
<tr>
	<td>Opcode</td>
	<td>Instruction</td>
	<td>64-Bit Mode</td>
	<td>Compat/Leg Mode</td>
	<td>Description</td>
</tr>
<tr>
	<td>D9 F1</td>
	<td>FYL2X</td>
	<td>Valid</td>
	<td>Valid</td>
	<td>Replace ST(1) with (ST(1) ∗ log<sub>2</sub>ST(0)) and pop the register stack.</td>
</tr>
</table>
<h2 id="description">Description</h2>
<p>Computes (ST(1) ∗ log<sub>2</sub> (ST(0))), stores the result in resister ST(1), and pops the FPU register stack. The source operand in ST(0) must be a non-zero positive number.</p>
<p>The following table shows the results obtained when taking the log of various classes of numbers, assuming that neither overflow nor underflow occurs.</p>
<h3 id="table-3-58-fyl2x-results">Table 3-58. FYL2X Results</h3>
<p>ST(0)</p>
<table>
<tr>
	<td>− ∞</td>
	<td>− F</td>
	<td>±0 + ∞****− ∞</td>
	<td>+0&lt;+F&lt;+1 + ∞+ F + 0 − 0 − F − ∞</td>
	<td>+ 1 −0 −0 +0 +0</td>
	<td>+ F &gt; + 1 − ∞− F − 0 + 0 + F + ∞</td>
	<td>+ ∞− ∞− ∞+∞+∞</td>
	<td>NaN NaN NaN NaN NaN NaN NaN</td>
</tr>
<tr>
	<td>NaN</td>
	<td>NaN</td>
	<td>NaN</td>
	<td>NaN</td>
	<td>NaN</td>
	<td>NaN</td>
	<td>NaN</td>
	<td>NaN</td>
</tr>
</table>
<p class="notes">Notes: F Means finite floating-point value. * Indicates floating-point invalid-operation (#IA) exception. ** Indicates floating-point zero-divide (#Z) exception.</p>
<p>If the divide-by-zero exception is masked and register ST(0) contains ±0, the instruction returns ∞ with a sign that is the opposite of the sign of the source operand in register ST(1).</p>
<p>The FYL2X instruction is designed with a built-in multiplication to optimize the calculation of logarithms with an arbitrary positive base (b):</p>
<p>log<sub>b</sub>x ← (log<sub>2</sub>b)<sup>-1</sup> ∗ log<sub>2</sub>x</p>
<p>This instruction’s operation is the same in non-64-bit modes and 64-bit mode.</p>
<h2 id="operation">Operation</h2>
<pre>ST(1) ← ST(1) ∗ log<sub>2</sub>ST(0);
PopRegisterStack;
</pre>
<h2 id="fpu-flags-affected">FPU Flags Affected</h2>
<table>
<tr>
	<td>C1</td>
	<td>Set to 0 if stack underflow occurred. Set if result was rounded up; cleared otherwise.</td>
</tr>
<tr>
	<td>C0, C2, C3</td>
	<td>Undefined.</td>
</tr>
</table>
<h2 id="floating-point-exceptions">Floating-Point Exceptions</h2>
<table>
<tr>
	<td>#IS</td>
	<td>Stack underflow occurred.</td>
</tr>
<tr>
	<td>#IA</td>
	<td>Either operand is an SNaN or unsupported format. Source operand in register ST(0) is a negative finite value (not -0).</td>
</tr>
<tr>
	<td>#Z</td>
	<td>Source operand in register ST(0) is ±0.</td>
</tr>
<tr>
	<td>#D</td>
	<td>Source operand is a denormal value.</td>
</tr>
<tr>
	<td>#U</td>
	<td>Result is too small for destination format.</td>
</tr>
<tr>
	<td>#O</td>
	<td>Result is too large for destination format.</td>
</tr>
<tr>
	<td>#P</td>
	<td>Value cannot be represented exactly in destination format.</td>
</tr>
</table>
<h2 id="protected-mode-exceptions">Protected Mode Exceptions</h2>
<table>
<tr>
	<td>#NM</td>
	<td>CR0.EM[bit 2] or CR0.TS[bit 3] = 1.</td>
</tr>
<tr>
	<td>#MF</td>
	<td>If there is a pending x87 FPU exception.</td>
</tr>
<tr>
	<td>#UD</td>
	<td>If the LOCK prefix is used.</td>
</tr>
</table>
<h2 id="real-address-mode-exceptions">Real-Address Mode Exceptions</h2>
<p>Same exceptions as in protected mode.</p>
<h2 id="virtual-8086-mode-exceptions">Virtual-8086 Mode Exceptions</h2>
<p>Same exceptions as in protected mode.</p>
<h2 id="compatibility-mode-exceptions">Compatibility Mode Exceptions</h2>
<p>Same exceptions as in protected mode.</p>
<h2 id="64-bit-mode-exceptions">64-Bit Mode Exceptions</h2>
<p>Same exceptions as in protected mode.</p>
</body>
</html>
