

================================================================
== Vitis HLS Report for 'zeropad2d_cl_array_array_ap_ufixed_8_1_5_3_0_1u_config17_Pipeline_PadMain'
================================================================
* Date:           Fri Jul 18 02:21:47 2025

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        myhls_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu250-figd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  1.241 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+------+------+---------+
    |  Latency (cycles) |  Latency (absolute) |   Interval  | Pipeline|
    |   min   |   max   |    min   |    max   |  min |  max |   Type  |
    +---------+---------+----------+----------+------+------+---------+
    |     1682|     1682|  8.410 us|  8.410 us|  1682|  1682|       no|
    +---------+---------+----------+----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------+---------+---------+----------+-----------+-----------+------+----------+
        |           |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------+---------+---------+----------+-----------+-----------+------+----------+
        |- PadMain  |     1680|     1680|        43|         42|          1|    40|       yes|
        +-----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+------+
|         Name        | BRAM_18K|  DSP  |    FF   |   LUT   | URAM |
+---------------------+---------+-------+---------+---------+------+
|DSP                  |        -|      -|        -|        -|     -|
|Expression           |        -|      -|        0|      116|     -|
|FIFO                 |        -|      -|        -|        -|     -|
|Instance             |        -|      -|        -|        -|     -|
|Memory               |        -|      -|        -|        -|     -|
|Multiplexer          |        -|      -|        -|      275|     -|
|Register             |        -|      -|       66|        -|     -|
+---------------------+---------+-------+---------+---------+------+
|Total                |        0|      0|       66|      391|     0|
+---------------------+---------+-------+---------+---------+------+
|Available SLR        |     1344|   3072|   864000|   432000|   320|
+---------------------+---------+-------+---------+---------+------+
|Utilization SLR (%)  |        0|      0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+
|Available            |     5376|  12288|  3456000|  1728000|  1280|
+---------------------+---------+-------+---------+---------+------+
|Utilization (%)      |        0|      0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------------------+----------+----+---+----+------------+------------+
    |            Variable Name           | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------------------+----------+----+---+----+------------+------------+
    |i_2_fu_79_p2                        |         +|   0|  0|  13|           6|           1|
    |ap_block_pp0_stage0_01001           |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage10_01001          |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage11_01001          |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage12_01001          |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage13_01001          |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage14_01001          |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage15_01001          |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage16_01001          |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage17_01001          |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage18_01001          |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage19_01001          |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage1_01001           |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage20_01001          |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage21_01001          |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage22_01001          |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage23_01001          |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage24_01001          |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage25_01001          |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage26_01001          |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage27_01001          |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage28_01001          |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage29_01001          |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage2_01001           |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage30_01001          |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage31_01001          |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage32_01001          |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage33_01001          |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage34_01001          |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage35_01001          |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage36_01001          |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage37_01001          |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage38_01001          |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage39_01001          |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage3_01001           |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage40_01001          |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage41_01001          |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage4_01001           |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage5_01001           |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage6_01001           |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage7_01001           |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage8_01001           |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage9_01001           |       and|   0|  0|   2|           1|           1|
    |ap_block_state42_pp0_stage41_iter0  |       and|   0|  0|   2|           1|           1|
    |icmp_ln59_fu_73_p2                  |      icmp|   0|  0|  13|           6|           6|
    |ap_block_state10_pp0_stage9_iter0   |        or|   0|  0|   2|           1|           1|
    |ap_enable_pp0                       |       xor|   0|  0|   2|           1|           2|
    +------------------------------------+----------+----+---+----+------------+------------+
    |Total                               |          |   0|  0| 116|          57|          53|
    +------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------+-----+-----------+-----+-----------+
    |             Name            | LUT | Input Size| Bits| Total Bits|
    +-----------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                    |  189|         43|    1|         43|
    |ap_done_int                  |    9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0      |    9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0_reg  |    9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1      |    9|          2|    1|          2|
    |ap_sig_allocacmp_i_1         |    9|          2|    6|         12|
    |i_fu_42                      |    9|          2|    6|         12|
    |layer17_out_blk_n            |    9|          2|    1|          2|
    |layer17_out_din              |   14|          3|    8|         24|
    |x_in_TDATA_blk_n             |    9|          2|    1|          2|
    +-----------------------------+-----+-----------+-----+-----------+
    |Total                        |  275|         62|   27|        103|
    +-----------------------------+-----+-----------+-----+-----------+

    * Register: 
    +-----------------------------+----+----+-----+-----------+
    |             Name            | FF | LUT| Bits| Const Bits|
    +-----------------------------+----+----+-----+-----------+
    |ap_CS_fsm                    |  42|   0|   42|          0|
    |ap_done_reg                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1      |   1|   0|    1|          0|
    |i_2_reg_100                  |   6|   0|    6|          0|
    |i_fu_42                      |   6|   0|    6|          0|
    |icmp_ln59_reg_96             |   1|   0|    1|          0|
    |reg_60                       |   8|   0|    8|          0|
    +-----------------------------+----+----+-----+-----------+
    |Total                        |  66|   0|   66|          0|
    +-----------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------------+-----+-----+------------+------------------------------------------------------------------------------+--------------+
|          RTL Ports         | Dir | Bits|  Protocol  |                                 Source Object                                |    C Type    |
+----------------------------+-----+-----+------------+------------------------------------------------------------------------------+--------------+
|ap_clk                      |   in|    1|  ap_ctrl_hs|  zeropad2d_cl<array,array<ap_ufixed<8,1,5,3,0>,1u>,config17>_Pipeline_PadMain|  return value|
|ap_rst                      |   in|    1|  ap_ctrl_hs|  zeropad2d_cl<array,array<ap_ufixed<8,1,5,3,0>,1u>,config17>_Pipeline_PadMain|  return value|
|ap_start                    |   in|    1|  ap_ctrl_hs|  zeropad2d_cl<array,array<ap_ufixed<8,1,5,3,0>,1u>,config17>_Pipeline_PadMain|  return value|
|ap_done                     |  out|    1|  ap_ctrl_hs|  zeropad2d_cl<array,array<ap_ufixed<8,1,5,3,0>,1u>,config17>_Pipeline_PadMain|  return value|
|ap_idle                     |  out|    1|  ap_ctrl_hs|  zeropad2d_cl<array,array<ap_ufixed<8,1,5,3,0>,1u>,config17>_Pipeline_PadMain|  return value|
|ap_ready                    |  out|    1|  ap_ctrl_hs|  zeropad2d_cl<array,array<ap_ufixed<8,1,5,3,0>,1u>,config17>_Pipeline_PadMain|  return value|
|layer17_out_din             |  out|    8|     ap_fifo|                                                                   layer17_out|       pointer|
|layer17_out_num_data_valid  |   in|   12|     ap_fifo|                                                                   layer17_out|       pointer|
|layer17_out_fifo_cap        |   in|   12|     ap_fifo|                                                                   layer17_out|       pointer|
|layer17_out_full_n          |   in|    1|     ap_fifo|                                                                   layer17_out|       pointer|
|layer17_out_write           |  out|    1|     ap_fifo|                                                                   layer17_out|       pointer|
|x_in_TDATA                  |   in|    8|        axis|                                                                          x_in|       pointer|
|x_in_TVALID                 |   in|    1|        axis|                                                                          x_in|       pointer|
|x_in_TREADY                 |  out|    1|        axis|                                                                          x_in|       pointer|
+----------------------------+-----+-----+------------+------------------------------------------------------------------------------+--------------+

