$comment
	File created using the following command:
		vcd file d_trig.msim.vcd -direction
$end
$date
	Thu Jan 16 11:48:00 2025
$end
$version
	ModelSim Version 10.1d
$end
$timescale
	1ps
$end
$scope module d_trig_vlg_vec_tst $end
$var reg 1 ! clk $end
$var wire 1 " C $end
$var wire 1 # D $end
$var wire 1 $ Q_dff $end
$var wire 1 % Q_dlanch $end
$var wire 1 & X [3] $end
$var wire 1 ' X [2] $end
$var wire 1 ( X [1] $end
$var wire 1 ) X [0] $end
$var wire 1 * sampler $end
$scope module i1 $end
$var wire 1 + gnd $end
$var wire 1 , vcc $end
$var wire 1 - unknown $end
$var tri1 1 . devclrn $end
$var tri1 1 / devpor $end
$var tri1 1 0 devoe $end
$var wire 1 1 C~output_o $end
$var wire 1 2 D~output_o $end
$var wire 1 3 Q_dlanch~output_o $end
$var wire 1 4 Q_dff~output_o $end
$var wire 1 5 X[3]~output_o $end
$var wire 1 6 X[2]~output_o $end
$var wire 1 7 X[1]~output_o $end
$var wire 1 8 X[0]~output_o $end
$var wire 1 9 clk~input_o $end
$var wire 1 : clk~inputclkctrl_outclk $end
$var wire 1 ; inst3|LPM_COUNTER_component|auto_generated|counter_comb_bita0~combout $end
$var wire 1 < inst3|LPM_COUNTER_component|auto_generated|counter_comb_bita0~COUT $end
$var wire 1 = inst3|LPM_COUNTER_component|auto_generated|counter_comb_bita1~combout $end
$var wire 1 > inst3|LPM_COUNTER_component|auto_generated|counter_comb_bita1~COUT $end
$var wire 1 ? inst3|LPM_COUNTER_component|auto_generated|counter_comb_bita2~combout $end
$var wire 1 @ inst3|LPM_COUNTER_component|auto_generated|counter_comb_bita2~COUT $end
$var wire 1 A inst3|LPM_COUNTER_component|auto_generated|counter_comb_bita3~combout $end
$var wire 1 B inst4~0_combout $end
$var wire 1 C inst3|LPM_COUNTER_component|auto_generated|counter_reg_bit[1]~clkctrl_outclk $end
$var wire 1 D inst4~1_combout $end
$var wire 1 E inst2~combout $end
$var wire 1 F inst1~feeder_combout $end
$var wire 1 G inst1~q $end
$var wire 1 H inst3|LPM_COUNTER_component|auto_generated|counter_reg_bit [3] $end
$var wire 1 I inst3|LPM_COUNTER_component|auto_generated|counter_reg_bit [2] $end
$var wire 1 J inst3|LPM_COUNTER_component|auto_generated|counter_reg_bit [1] $end
$var wire 1 K inst3|LPM_COUNTER_component|auto_generated|counter_reg_bit [0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
0"
0#
0$
x%
0)
0(
0'
0&
x*
0+
1,
x-
1.
1/
10
01
02
x3
04
05
06
07
08
09
0:
1;
0<
0=
1>
0?
0@
0A
0B
0C
1D
xE
0F
0G
0K
0J
0I
0H
$end
#10000
1!
19
1:
0*
1K
1<
0;
18
1)
1B
1=
1F
12
1#
#20000
0!
09
0:
1*
#30000
1!
19
1:
0*
1J
0K
1C
0>
0=
0<
1;
17
11
08
1(
1"
0)
1E
1?
1>
1=
13
1%
0?
1G
14
1$
#40000
0!
09
0:
1*
#50000
1!
19
1:
0*
1K
1<
0;
18
1)
0>
0=
1?
#60000
0!
09
0:
1*
#70000
1!
19
1:
0*
1I
0J
0K
0C
0D
1@
0?
1>
1=
0<
1;
16
07
01
08
1'
0(
0"
0)
0B
1A
0@
1?
0=
0F
02
0#
0A
#80000
0!
09
0:
1*
#90000
1!
19
1:
0*
1K
1D
1<
0;
18
1)
1=
#100000
0!
09
0:
1*
#110000
1!
19
1:
0*
1J
0K
1C
0>
0=
0D
0<
1;
17
11
08
1(
1"
0)
1@
0?
1>
1=
0E
1A
0@
1?
03
0%
0A
0G
04
0$
#120000
0!
09
0:
1*
#130000
1!
19
1:
0*
1K
1D
1<
0;
18
1)
1B
0>
0=
1F
12
1#
1E
1@
0?
13
1%
1A
#140000
0!
09
0:
1*
#150000
1!
19
1:
0*
1H
0I
0J
0K
0C
0A
0@
1?
1>
1=
0<
1;
15
06
07
01
08
1&
0'
0(
0"
0)
0B
1A
0?
0=
0F
02
0#
#160000
0!
09
0:
1*
#170000
1!
19
1:
0*
1K
0D
1<
0;
18
1)
1B
1=
1F
12
1#
#180000
0!
09
0:
1*
#190000
1!
19
1:
0*
1J
0K
1C
0>
0=
1D
0<
1;
17
11
08
1(
1"
0)
0E
1?
1>
1=
03
0%
1E
0?
13
1%
1G
14
1$
#200000
0!
09
0:
1*
#210000
1!
19
1:
0*
1K
0D
1<
0;
18
1)
0B
0>
0=
0F
02
0#
0E
1?
03
0%
#220000
0!
09
0:
1*
#230000
1!
19
1:
0*
1I
0J
0K
0C
1@
0?
1>
1=
0<
1;
16
07
01
08
1'
0(
0"
0)
0A
0@
1?
0=
1A
#240000
0!
09
0:
1*
#250000
1!
19
1:
0*
1K
1D
1<
0;
18
1)
1=
#260000
0!
09
0:
1*
#270000
1!
19
1:
0*
1J
0K
1C
0>
0=
0D
0<
1;
17
11
08
1(
1"
0)
1E
1@
0?
1>
1=
13
1%
0E
0A
0@
1?
03
0%
1A
0G
04
0$
#280000
0!
09
0:
1*
#290000
1!
19
1:
0*
1K
1D
1<
0;
18
1)
1B
0>
0=
1F
12
1#
1E
1@
0?
13
1%
0A
#300000
0!
09
0:
1*
#310000
1!
19
1:
0*
0H
0I
0J
0K
0C
1A
0@
1?
1>
1=
0<
1;
05
06
07
01
08
0&
0'
0(
0"
0)
0B
0A
0?
0=
0F
02
0#
#320000
0!
09
0:
1*
#330000
