{"primaryContentSections":[{"declarations":[{"tokens":[{"kind":"keyword","text":"case"},{"kind":"text","text":" "},{"kind":"identifier","text":"or"},{"kind":"text","text":"("},{"kind":"externalParam","text":"lhs"},{"kind":"text","text":": "},{"kind":"typeIdentifier","text":"TransitionCondition","identifier":"doc:\/\/VHDLMachines\/documentation\/VHDLMachines\/TransitionCondition","preciseIdentifier":"s:12VHDLMachines19TransitionConditionO"},{"kind":"text","text":", "},{"kind":"externalParam","text":"rhs"},{"kind":"text","text":": "},{"kind":"typeIdentifier","text":"TransitionCondition","identifier":"doc:\/\/VHDLMachines\/documentation\/VHDLMachines\/TransitionCondition","preciseIdentifier":"s:12VHDLMachines19TransitionConditionO"},{"kind":"text","text":")"}],"platforms":["Linux"],"languages":["swift"]}],"kind":"declarations"}],"metadata":{"roleHeading":"Case","fragments":[{"text":"case","kind":"keyword"},{"text":" ","kind":"text"},{"text":"or","kind":"identifier"},{"text":"(","kind":"text"},{"text":"lhs","kind":"externalParam"},{"text":": ","kind":"text"},{"text":"TransitionCondition","preciseIdentifier":"s:12VHDLMachines19TransitionConditionO","kind":"typeIdentifier"},{"text":", ","kind":"text"},{"text":"rhs","kind":"externalParam"},{"text":": ","kind":"text"},{"text":"TransitionCondition","kind":"typeIdentifier","preciseIdentifier":"s:12VHDLMachines19TransitionConditionO"},{"text":")","kind":"text"}],"externalID":"s:12VHDLMachines19TransitionConditionO2oryA2C_ACtcACmF","title":"TransitionCondition.or(lhs:rhs:)","role":"symbol","modules":[{"name":"VHDLMachines"}],"symbolKind":"case"},"identifier":{"url":"doc:\/\/VHDLMachines\/documentation\/VHDLMachines\/TransitionCondition\/or(lhs:rhs:)","interfaceLanguage":"swift"},"kind":"symbol","sections":[],"hierarchy":{"paths":[["doc:\/\/VHDLMachines\/documentation\/VHDLMachines","doc:\/\/VHDLMachines\/documentation\/VHDLMachines\/TransitionCondition"]]},"abstract":[{"type":"text","text":"An "},{"code":"or","type":"codeVoice"},{"text":" operation containing an ","type":"text"},{"code":"after","type":"codeVoice"},{"text":" statement..","type":"text"}],"variants":[{"paths":["\/documentation\/vhdlmachines\/transitioncondition\/or(lhs:rhs:)"],"traits":[{"interfaceLanguage":"swift"}]}],"schemaVersion":{"minor":3,"major":0,"patch":0},"references":{"doc://VHDLMachines/documentation/VHDLMachines/TransitionCondition":{"title":"TransitionCondition","url":"\/documentation\/vhdlmachines\/transitioncondition","abstract":[{"type":"text","text":"A condition that labels a transition between states in an LLFSM."}],"role":"symbol","fragments":[{"kind":"keyword","text":"enum"},{"kind":"text","text":" "},{"kind":"identifier","text":"TransitionCondition"}],"type":"topic","identifier":"doc:\/\/VHDLMachines\/documentation\/VHDLMachines\/TransitionCondition","kind":"symbol","navigatorTitle":[{"kind":"identifier","text":"TransitionCondition"}]},"doc://VHDLMachines/documentation/VHDLMachines":{"title":"VHDLMachines","role":"collection","type":"topic","identifier":"doc:\/\/VHDLMachines\/documentation\/VHDLMachines","url":"\/documentation\/vhdlmachines","kind":"symbol","abstract":[]},"doc://VHDLMachines/documentation/VHDLMachines/TransitionCondition/or(lhs:rhs:)":{"role":"symbol","abstract":[{"type":"text","text":"An "},{"code":"or","type":"codeVoice"},{"type":"text","text":" operation containing an "},{"code":"after","type":"codeVoice"},{"type":"text","text":" statement.."}],"type":"topic","title":"TransitionCondition.or(lhs:rhs:)","url":"\/documentation\/vhdlmachines\/transitioncondition\/or(lhs:rhs:)","kind":"symbol","fragments":[{"text":"case","kind":"keyword"},{"text":" ","kind":"text"},{"text":"or","kind":"identifier"},{"text":"(","kind":"text"},{"text":"lhs","kind":"externalParam"},{"text":": ","kind":"text"},{"preciseIdentifier":"s:12VHDLMachines19TransitionConditionO","text":"TransitionCondition","kind":"typeIdentifier"},{"text":", ","kind":"text"},{"text":"rhs","kind":"externalParam"},{"text":": ","kind":"text"},{"text":"TransitionCondition","kind":"typeIdentifier","preciseIdentifier":"s:12VHDLMachines19TransitionConditionO"},{"kind":"text","text":")"}],"identifier":"doc:\/\/VHDLMachines\/documentation\/VHDLMachines\/TransitionCondition\/or(lhs:rhs:)"}}}