

================================================================
== Synthesis Summary Report of 'radix'
================================================================
+ General Information: 
    * Date:           Wed Nov 30 10:23:33 2022
    * Version:        2022.2 (Build 3670227 on Oct 13 2022)
    * Project:        Radix
    * Solution:       radix01 (Vivado IP Flow Target)
    * Product family: virtexuplus
    * Target device:  xcvu11p-flga2577-1-e
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +------------------------------------+------+------+---------+---------+----------+---------+------+----------+------+----+-------------+------------+-----+
    |               Modules              | Issue|      | Latency | Latency | Iteration|         | Trip |          |      |    |             |            |     |
    |               & Loops              | Type | Slack| (cycles)|   (ns)  |  Latency | Interval| Count| Pipelined| BRAM | DSP|      FF     |     LUT    | URAM|
    +------------------------------------+------+------+---------+---------+----------+---------+------+----------+------+----+-------------+------------+-----+
    |+ radix                             |     -|  4.33|        -|        -|         -|        -|     -|        no|     -|   -|  16469 (~0%)|  13341 (1%)|    -|
    | + radix_Pipeline_VITIS_LOOP_67_1   |     -|  5.70|       10|  100.000|         -|       10|     -|        no|     -|   -|     71 (~0%)|   100 (~0%)|    -|
    |  o VITIS_LOOP_67_1                 |     -|  7.30|        8|   80.000|         1|        1|     8|       yes|     -|   -|            -|           -|    -|
    | + radix_Pipeline_VITIS_LOOP_9_1    |     -|  5.02|        9|   90.000|         -|        9|     -|        no|     -|   -|     39 (~0%)|   120 (~0%)|    -|
    |  o VITIS_LOOP_9_1                  |     -|  7.30|        7|   70.000|         2|        1|     7|       yes|     -|   -|            -|           -|    -|
    | o VITIS_LOOP_53_1                  |     -|  7.30|        -|        -|         -|        -|     -|        no|     -|   -|            -|           -|    -|
    |  + radix_Pipeline_VITIS_LOOP_20_1  |     -|  4.33|       79|  790.000|         -|       79|     -|        no|     -|   -|   4906 (~0%)|  3660 (~0%)|    -|
    |   o VITIS_LOOP_20_1                |     -|  7.30|       77|  770.000|        72|        1|     7|       yes|     -|   -|            -|           -|    -|
    |  + radix_Pipeline_VITIS_LOOP_26_2  |     -|  5.77|        -|        -|         -|        -|     -|        no|     -|   -|      5 (~0%)|    57 (~0%)|    -|
    |   o VITIS_LOOP_26_2                |     -|  7.30|        -|        -|         1|        1|     -|       yes|     -|   -|            -|           -|    -|
    |  + radix_Pipeline_VITIS_LOOP_30_3  |     -|  4.45|       81|  810.000|         -|       81|     -|        no|     -|   -|   4815 (~0%)|  3653 (~0%)|    -|
    |   o VITIS_LOOP_30_3                |     -|  7.30|       79|  790.000|        73|        1|     8|       yes|     -|   -|            -|           -|    -|
    |  + radix_Pipeline_VITIS_LOOP_34_4  |     -|  4.70|       11|  110.000|         -|       11|     -|        no|     -|   -|     42 (~0%)|   107 (~0%)|    -|
    |   o VITIS_LOOP_34_4                |     -|  7.30|        9|   90.000|         2|        1|     9|       yes|     -|   -|            -|           -|    -|
    |  + radix_Pipeline_VITIS_LOOP_38_5  |     -|  4.45|       81|  810.000|         -|       81|     -|        no|     -|   -|   4911 (~0%)|  3676 (~0%)|    -|
    |   o VITIS_LOOP_38_5                |     -|  7.30|       79|  790.000|        73|        1|     8|       yes|     -|   -|            -|           -|    -|
    |  + radix_Pipeline_VITIS_LOOP_43_6  |     -|  5.84|       10|  100.000|         -|       10|     -|        no|     -|   -|     11 (~0%)|    59 (~0%)|    -|
    |   o VITIS_LOOP_43_6                |     -|  7.30|        8|   80.000|         2|        1|     8|       yes|     -|   -|            -|           -|    -|
    +------------------------------------+------+------+---------+---------+----------+---------+------+----------+------+----+-------------+------------+-----+


================================================================
== HW Interfaces
================================================================
* S_AXILITE Interfaces
+---------------+------------+---------------+--------+----------+
| Interface     | Data Width | Address Width | Offset | Register |
+---------------+------------+---------------+--------+----------+
| s_axi_control | 32         | 5             | 16     | 0        |
+---------------+------------+---------------+--------+----------+

* S_AXILITE Registers
+---------------+----------+--------+-------+--------+-------------------------+
| Interface     | Register | Offset | Width | Access | Description             |
+---------------+----------+--------+-------+--------+-------------------------+
| s_axi_control | input_r  | 0x10   | 32    | W      | Data signal of input_r  |
| s_axi_control | output_r | 0x18   | 32    | W      | Data signal of output_r |
+---------------+----------+--------+-------+--------+-------------------------+

* TOP LEVEL CONTROL
+-----------+------------+-----------------------------------+
| Interface | Type       | Ports                             |
+-----------+------------+-----------------------------------+
| ap_clk    | clock      | ap_clk                            |
| ap_rst_n  | reset      | ap_rst_n                          |
| ap_ctrl   | ap_ctrl_hs | ap_done ap_idle ap_ready ap_start |
+-----------+------------+-----------------------------------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+----------+-----------+--------------+
| Argument | Direction | Datatype     |
+----------+-----------+--------------+
| input    | in        | char const * |
| output   | in        | int          |
+----------+-----------+--------------+

* SW-to-HW Mapping
+----------+---------------+-----------+
| Argument | HW Interface  | HW Type   |
+----------+---------------+-----------+
| input    | s_axi_control | interface |
| output   | s_axi_control | interface |
+----------+---------------+-----------+


================================================================
== M_AXI Burst Information
================================================================
 Note: All burst requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings.

  No burst in design

================================================================
== Bind Op Report
================================================================
+-----------------------------------+-----+--------+---------------+-----+--------+---------+
| Name                              | DSP | Pragma | Variable      | Op  | Impl   | Latency |
+-----------------------------------+-----+--------+---------------+-----+--------+---------+
| + radix                           | 0   |        |               |     |        |         |
|   place_fu_218_p2                 | -   |        | place         | add | fabric | 0       |
|  + radix_Pipeline_VITIS_LOOP_67_1 | 0   |        |               |     |        |         |
|    add_ln71_fu_92_p2              | -   |        | add_ln71      | add | fabric | 0       |
|    arr_counter_1_fu_106_p2        | -   |        | arr_counter_1 | add | fabric | 0       |
|  + radix_Pipeline_VITIS_LOOP_9_1  | 0   |        |               |     |        |         |
|    add_ln9_fu_92_p2               | -   |        | add_ln9       | add | fabric | 0       |
|  + radix_Pipeline_VITIS_LOOP_20_1 | 0   |        |               |     |        |         |
|    add_ln20_fu_108_p2             | -   |        | add_ln20      | add | fabric | 0       |
|  + radix_Pipeline_VITIS_LOOP_26_2 | 0   |        |               |     |        |         |
|    add_ln26_fu_68_p2              | -   |        | add_ln26      | add | fabric | 0       |
|  + radix_Pipeline_VITIS_LOOP_30_3 | 0   |        |               |     |        |         |
|    add_ln30_fu_110_p2             | -   |        | add_ln30      | add | fabric | 0       |
|    count_d0                       | -   |        | add_ln31      | add | fabric | 0       |
|  + radix_Pipeline_VITIS_LOOP_34_4 | 0   |        |               |     |        |         |
|    count_d0                       | -   |        | add_ln35      | add | fabric | 0       |
|    add_ln34_fu_85_p2              | -   |        | add_ln34      | add | fabric | 0       |
|  + radix_Pipeline_VITIS_LOOP_38_5 | 0   |        |               |     |        |         |
|    add_ln39_fu_189_p2             | -   |        | add_ln39      | add | fabric | 0       |
|    add_ln38_fu_134_p2             | -   |        | add_ln38      | add | fabric | 0       |
|  + radix_Pipeline_VITIS_LOOP_43_6 | 0   |        |               |     |        |         |
|    add_ln43_fu_75_p2              | -   |        | add_ln43      | add | fabric | 0       |
+-----------------------------------+-----+--------+---------------+-----+--------+---------+


================================================================
== Bind Storage Report
================================================================
+------------+------+------+--------+----------+---------+------+---------+
| Name       | BRAM | URAM | Pragma | Variable | Storage | Impl | Latency |
+------------+------+------+--------+----------+---------+------+---------+
| + radix    | 0    | 0    |        |          |         |      |         |
|   count_U  | -    | -    |        | count    | ram_s2p | auto | 1       |
|   output_U | -    | -    |        | output   | ram_1p  | auto | 1       |
|   vla13_U  | -    | -    |        | vla13    | ram_1p  | auto | 1       |
+------------+------+------+--------+----------+---------+------+---------+


================================================================
== Pragma Report
================================================================
* Valid Pragma Syntax
+-----------+----------------------------+----------------------------------------------+
| Type      | Options                    | Location                                     |
+-----------+----------------------------+----------------------------------------------+
| interface | mode=s_axilite port=input  | ../../Code/radix/radix.c:58 in radix, input  |
| interface | mode=s_axilite port=output | ../../Code/radix/radix.c:59 in radix, output |
+-----------+----------------------------+----------------------------------------------+


