/* Generated by Yosys 0.9+2406 (git sha1 ca763e6d5, gcc 10.2.1-6 -fPIC -Os) */

(* top =  1  *)
(* src = "/data/data/com.termux/files/home/fpga-examples/blink/helloworldfpga.v:4.1-10.11" *)
module boolean(X, Y, Z, W, F);
  wire _0_;
  wire _1_;
  wire _2_;
  wire _3_;
  wire _4_;
  (* src = "/data/data/com.termux/files/home/fpga-examples/blink/helloworldfpga.v:6.9-6.10" *)
  output F;
  (* src = "/data/data/com.termux/files/home/fpga-examples/blink/helloworldfpga.v:5.14-5.15" *)
  input W;
  (* src = "/data/data/com.termux/files/home/fpga-examples/blink/helloworldfpga.v:5.8-5.9" *)
  input X;
  (* src = "/data/data/com.termux/files/home/fpga-examples/blink/helloworldfpga.v:5.10-5.11" *)
  input Y;
  (* src = "/data/data/com.termux/files/home/fpga-examples/blink/helloworldfpga.v:5.12-5.13" *)
  input Z;
  (* keep = 32'd1 *)
  outpad #(
    .IO_LOC("X2Y28"),
    .IO_PAD("10"),
    .IO_TYPE("SDIOMUX")
  ) _5_ (
    .A(_0_),
    .P(F)
  );
  (* keep = 32'd1 *)
  inpad #(
    .IO_LOC("X18Y32"),
    .IO_PAD("32"),
    .IO_TYPE("BIDIR")
  ) _6_ (
    .P(W),
    .Q(_1_)
  );
  (* keep = 32'd1 *)
  inpad #(
    .IO_LOC("X22Y32"),
    .IO_PAD("34"),
    .IO_TYPE("BIDIR")
  ) _7_ (
    .P(X),
    .Q(_2_)
  );
  (* keep = 32'd1 *)
  inpad #(
    .IO_LOC("X24Y32"),
    .IO_PAD("39"),
    .IO_TYPE("BIDIR")
  ) _8_ (
    .P(Y),
    .Q(_3_)
  );
  (* keep = 32'd1 *)
  inpad #(
    .IO_LOC("X30Y32"),
    .IO_PAD("38"),
    .IO_TYPE("BIDIR")
  ) _9_ (
    .P(Z),
    .Q(_4_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132" *)
  LUT4 #(
    .EQN("(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)"),
    .INIT(16'hc5af)
  ) F_LUT4_O (
    .I0(_3_),
    .I1(_1_),
    .I2(_4_),
    .I3(_2_),
    .O(_0_)
  );
endmodule
