@N|Running in 64-bit mode
@N|Running in 64-bit mode
@N: CD720 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ps
@N:"D:\lattice_fpga_practice\ch2\project_1.vhd":4:7:4:22|Top entity is set to Switches_to_LEDs.
@N: CD630 :"D:\lattice_fpga_practice\ch2\project_1.vhd":4:7:4:22|Synthesizing work.switches_to_leds.rtl.
@N|Running in 64-bit mode
@N: NF107 :"D:\lattice_fpga_practice\ch2\project_1.vhd":4:7:4:22|Selected library: work cell: Switches_to_LEDs view rtl as top level
@N: NF107 :"D:\lattice_fpga_practice\ch2\project_1.vhd":4:7:4:22|Selected library: work cell: Switches_to_LEDs view rtl as top level

