\documentclass[11pt]{article}
\usepackage{amsmath}
\usepackage{geometry}
\geometry{margin=1in}

\title{ESE 5700 Final Project Report}
\author{Team Members: \{Name\} and \{Name\}}
\date{}

\begin{document}
\maketitle

\tableofcontents
\newpage

% -----------------------------------------
\section{Memory Description}

\subsection{Text Description of Memory Operation}
% 1.1

\subsection{Description of Timing Requirements}
% 1.2

\subsection{Optimization and Design Tradeoffs}
% 1.3

% -----------------------------------------
\section{Schematics with Size Annotations}
% 2

% Include all block-level schematics and test schematics

% -----------------------------------------
\section{Reasonable Size}

\subsection{Memory Cell Area}
% 3.1

\subsection{Other Area Considerations}
% 3.2

\subsection{Description of Sizing Rationale with Support}
% 3.3

% -----------------------------------------
\section{Design Functionality}

\subsection{Memory Design Validation Description}
% 4.1

\subsection{Read Operation Demonstration and Explanation}
% 4.2

\subsection{Read Works}
% 4.3

\subsection{Write Operation Demonstration and Explanation}
% 4.4

\subsection{Write Works}
% 4.5

\subsection{Simulated Read/Write to Different Addresses}
% 4.6

\subsection{Simulated Read/Write to Same Address}
% 4.7

\subsection{Clean, Robust Design}
% 4.8

% -----------------------------------------
\section{Reasonable Performance}

\subsection{Precharge Bitlines}
% 5.1

\subsection{Write Driver Driving Bitlines}
% 5.2

\subsection{Address to Wordline Select}
% 5.3

\subsection{Cell Driving Bitline During Read}
% 5.4

% -----------------------------------------
\section{Design Metrics with Support}
% 6

% FOM, delay, power, area evidence

% -----------------------------------------
\section{Late Delay}
% 7
% (Only applies if submission is late; otherwise left blank)

\end{document}
