// Seed: 3586103730
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    module_0,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20
);
  input wire id_21;
  inout wire id_20;
  input wire id_19;
  inout wire id_18;
  output wire id_17;
  output wire id_16;
  input wire id_15;
  output wire id_14;
  inout wire id_13;
  input wire id_12;
  inout wire id_11;
  inout wire id_10;
  output wire id_9;
  inout wire id_8;
  output wire id_7;
  input wire id_6;
  inout wire id_5;
  input wire id_4;
  input wire id_3;
  inout wire id_2;
  input wire id_1;
  always @(posedge id_10) begin
    id_13 = 1 & 1'b0;
    $display(~id_3);
    id_13 = 1;
  end
endmodule
module module_1 (
    output logic id_0,
    input  logic id_1,
    input  logic id_2,
    output logic id_3
);
  uwire id_5;
  assign id_3 = 1 == id_1;
  initial begin
    begin
      id_3 <= ((id_1));
    end
    $display(id_5, 1);
    id_0 <= 1'b0;
    id_0 <= id_2;
  end
  module_0(
      id_5,
      id_5,
      id_5,
      id_5,
      id_5,
      id_5,
      id_5,
      id_5,
      id_5,
      id_5,
      id_5,
      id_5,
      id_5,
      id_5,
      id_5,
      id_5,
      id_5,
      id_5,
      id_5,
      id_5,
      id_5
  );
endmodule
