<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>RegisterCoalescer.cpp source code [llvm/llvm/lib/CodeGen/RegisterCoalescer.cpp] - Woboq Code Browser</title>
<link rel="stylesheet" href="../../../../../data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="../../../../../data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="../../../../../data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="../../../../../data/jquery/jquery-ui.min.js"></script>
<script>var file = 'llvm/llvm/lib/CodeGen/RegisterCoalescer.cpp'; var root_path = '../../../..'; var data_path = '../../../../../data';</script>
<script src='../../../../../data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../..'>llvm</a>/<a href='../..'>llvm</a>/<a href='..'>lib</a>/<a href='./'>CodeGen</a>/<a href='RegisterCoalescer.cpp.html'>RegisterCoalescer.cpp</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>//===- RegisterCoalescer.cpp - Generic Register Coalescing Interface ------===//</i></td></tr>
<tr><th id="2">2</th><td><i>//</i></td></tr>
<tr><th id="3">3</th><td><i>// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</i></td></tr>
<tr><th id="4">4</th><td><i>// See <a href="https://llvm.org/LICENSE.txt">https://llvm.org/LICENSE.txt</a> for license information.</i></td></tr>
<tr><th id="5">5</th><td><i>// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</i></td></tr>
<tr><th id="6">6</th><td><i>//</i></td></tr>
<tr><th id="7">7</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="8">8</th><td><i>//</i></td></tr>
<tr><th id="9">9</th><td><i>// This file implements the generic RegisterCoalescer interface which</i></td></tr>
<tr><th id="10">10</th><td><i>// is used as the common interface used by all clients and</i></td></tr>
<tr><th id="11">11</th><td><i>// implementations of register coalescing.</i></td></tr>
<tr><th id="12">12</th><td><i>//</i></td></tr>
<tr><th id="13">13</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="14">14</th><td></td></tr>
<tr><th id="15">15</th><td><u>#include <a href="RegisterCoalescer.h.html">"RegisterCoalescer.h"</a></u></td></tr>
<tr><th id="16">16</th><td><u>#include <a href="../../include/llvm/ADT/ArrayRef.h.html">"llvm/ADT/ArrayRef.h"</a></u></td></tr>
<tr><th id="17">17</th><td><u>#include <a href="../../include/llvm/ADT/BitVector.h.html">"llvm/ADT/BitVector.h"</a></u></td></tr>
<tr><th id="18">18</th><td><u>#include <a href="../../include/llvm/ADT/DenseSet.h.html">"llvm/ADT/DenseSet.h"</a></u></td></tr>
<tr><th id="19">19</th><td><u>#include <a href="../../include/llvm/ADT/STLExtras.h.html">"llvm/ADT/STLExtras.h"</a></u></td></tr>
<tr><th id="20">20</th><td><u>#include <a href="../../include/llvm/ADT/SmallPtrSet.h.html">"llvm/ADT/SmallPtrSet.h"</a></u></td></tr>
<tr><th id="21">21</th><td><u>#include <a href="../../include/llvm/ADT/SmallVector.h.html">"llvm/ADT/SmallVector.h"</a></u></td></tr>
<tr><th id="22">22</th><td><u>#include <a href="../../include/llvm/ADT/Statistic.h.html">"llvm/ADT/Statistic.h"</a></u></td></tr>
<tr><th id="23">23</th><td><u>#include <a href="../../include/llvm/Analysis/AliasAnalysis.h.html">"llvm/Analysis/AliasAnalysis.h"</a></u></td></tr>
<tr><th id="24">24</th><td><u>#include <a href="../../include/llvm/CodeGen/LiveInterval.h.html">"llvm/CodeGen/LiveInterval.h"</a></u></td></tr>
<tr><th id="25">25</th><td><u>#include <a href="../../include/llvm/CodeGen/LiveIntervals.h.html">"llvm/CodeGen/LiveIntervals.h"</a></u></td></tr>
<tr><th id="26">26</th><td><u>#include <a href="../../include/llvm/CodeGen/LiveRangeEdit.h.html">"llvm/CodeGen/LiveRangeEdit.h"</a></u></td></tr>
<tr><th id="27">27</th><td><u>#include <a href="../../include/llvm/CodeGen/MachineBasicBlock.h.html">"llvm/CodeGen/MachineBasicBlock.h"</a></u></td></tr>
<tr><th id="28">28</th><td><u>#include <a href="../../include/llvm/CodeGen/MachineFunction.h.html">"llvm/CodeGen/MachineFunction.h"</a></u></td></tr>
<tr><th id="29">29</th><td><u>#include <a href="../../include/llvm/CodeGen/MachineFunctionPass.h.html">"llvm/CodeGen/MachineFunctionPass.h"</a></u></td></tr>
<tr><th id="30">30</th><td><u>#include <a href="../../include/llvm/CodeGen/MachineInstr.h.html">"llvm/CodeGen/MachineInstr.h"</a></u></td></tr>
<tr><th id="31">31</th><td><u>#include <a href="../../include/llvm/CodeGen/MachineInstrBuilder.h.html">"llvm/CodeGen/MachineInstrBuilder.h"</a></u></td></tr>
<tr><th id="32">32</th><td><u>#include <a href="../../include/llvm/CodeGen/MachineLoopInfo.h.html">"llvm/CodeGen/MachineLoopInfo.h"</a></u></td></tr>
<tr><th id="33">33</th><td><u>#include <a href="../../include/llvm/CodeGen/MachineOperand.h.html">"llvm/CodeGen/MachineOperand.h"</a></u></td></tr>
<tr><th id="34">34</th><td><u>#include <a href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html">"llvm/CodeGen/MachineRegisterInfo.h"</a></u></td></tr>
<tr><th id="35">35</th><td><u>#include <a href="../../include/llvm/CodeGen/Passes.h.html">"llvm/CodeGen/Passes.h"</a></u></td></tr>
<tr><th id="36">36</th><td><u>#include <a href="../../include/llvm/CodeGen/RegisterClassInfo.h.html">"llvm/CodeGen/RegisterClassInfo.h"</a></u></td></tr>
<tr><th id="37">37</th><td><u>#include <a href="../../include/llvm/CodeGen/SlotIndexes.h.html">"llvm/CodeGen/SlotIndexes.h"</a></u></td></tr>
<tr><th id="38">38</th><td><u>#include <a href="../../include/llvm/CodeGen/TargetInstrInfo.h.html">"llvm/CodeGen/TargetInstrInfo.h"</a></u></td></tr>
<tr><th id="39">39</th><td><u>#include <a href="../../include/llvm/CodeGen/TargetOpcodes.h.html">"llvm/CodeGen/TargetOpcodes.h"</a></u></td></tr>
<tr><th id="40">40</th><td><u>#include <a href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html">"llvm/CodeGen/TargetRegisterInfo.h"</a></u></td></tr>
<tr><th id="41">41</th><td><u>#include <a href="../../include/llvm/CodeGen/TargetSubtargetInfo.h.html">"llvm/CodeGen/TargetSubtargetInfo.h"</a></u></td></tr>
<tr><th id="42">42</th><td><u>#include <a href="../../include/llvm/IR/DebugLoc.h.html">"llvm/IR/DebugLoc.h"</a></u></td></tr>
<tr><th id="43">43</th><td><u>#include <a href="../../include/llvm/MC/LaneBitmask.h.html">"llvm/MC/LaneBitmask.h"</a></u></td></tr>
<tr><th id="44">44</th><td><u>#include <a href="../../include/llvm/MC/MCInstrDesc.h.html">"llvm/MC/MCInstrDesc.h"</a></u></td></tr>
<tr><th id="45">45</th><td><u>#include <a href="../../include/llvm/MC/MCRegisterInfo.h.html">"llvm/MC/MCRegisterInfo.h"</a></u></td></tr>
<tr><th id="46">46</th><td><u>#include <a href="../../include/llvm/Pass.h.html">"llvm/Pass.h"</a></u></td></tr>
<tr><th id="47">47</th><td><u>#include <a href="../../include/llvm/Support/CommandLine.h.html">"llvm/Support/CommandLine.h"</a></u></td></tr>
<tr><th id="48">48</th><td><u>#include <a href="../../include/llvm/Support/Compiler.h.html">"llvm/Support/Compiler.h"</a></u></td></tr>
<tr><th id="49">49</th><td><u>#include <a href="../../include/llvm/Support/Debug.h.html">"llvm/Support/Debug.h"</a></u></td></tr>
<tr><th id="50">50</th><td><u>#include <a href="../../include/llvm/Support/ErrorHandling.h.html">"llvm/Support/ErrorHandling.h"</a></u></td></tr>
<tr><th id="51">51</th><td><u>#include <a href="../../include/llvm/Support/raw_ostream.h.html">"llvm/Support/raw_ostream.h"</a></u></td></tr>
<tr><th id="52">52</th><td><u>#include <a href="../../../../include/c++/7/algorithm.html">&lt;algorithm&gt;</a></u></td></tr>
<tr><th id="53">53</th><td><u>#include <a href="../../../../include/c++/7/cassert.html">&lt;cassert&gt;</a></u></td></tr>
<tr><th id="54">54</th><td><u>#include <a href="../../../../include/c++/7/iterator.html">&lt;iterator&gt;</a></u></td></tr>
<tr><th id="55">55</th><td><u>#include <a href="../../../../include/c++/7/limits.html">&lt;limits&gt;</a></u></td></tr>
<tr><th id="56">56</th><td><u>#include <a href="../../../../include/c++/7/tuple.html">&lt;tuple&gt;</a></u></td></tr>
<tr><th id="57">57</th><td><u>#include <a href="../../../../include/c++/7/utility.html">&lt;utility&gt;</a></u></td></tr>
<tr><th id="58">58</th><td><u>#include <a href="../../../../include/c++/7/vector.html">&lt;vector&gt;</a></u></td></tr>
<tr><th id="59">59</th><td></td></tr>
<tr><th id="60">60</th><td><b>using</b> <b>namespace</b> <span class="namespace">llvm</span>;</td></tr>
<tr><th id="61">61</th><td></td></tr>
<tr><th id="62">62</th><td><u>#define <dfn class="macro" id="_M/DEBUG_TYPE" data-ref="_M/DEBUG_TYPE">DEBUG_TYPE</dfn> "regalloc"</u></td></tr>
<tr><th id="63">63</th><td></td></tr>
<tr><th id="64">64</th><td><a class="macro" href="../../include/llvm/ADT/Statistic.h.html#168" title="static llvm::Statistic numJoins = {&quot;regalloc&quot;, &quot;numJoins&quot;, &quot;Number of interval joins performed&quot;, {0}, {false}}" data-ref="_M/STATISTIC">STATISTIC</a>(<dfn class="decl def" id="numJoins" title='numJoins' data-ref="numJoins">numJoins</dfn>    , <q>"Number of interval joins performed"</q>);</td></tr>
<tr><th id="65">65</th><td><a class="macro" href="../../include/llvm/ADT/Statistic.h.html#168" title="static llvm::Statistic numCrossRCs = {&quot;regalloc&quot;, &quot;numCrossRCs&quot;, &quot;Number of cross class joins performed&quot;, {0}, {false}}" data-ref="_M/STATISTIC">STATISTIC</a>(<dfn class="decl def" id="numCrossRCs" title='numCrossRCs' data-ref="numCrossRCs">numCrossRCs</dfn> , <q>"Number of cross class joins performed"</q>);</td></tr>
<tr><th id="66">66</th><td><a class="macro" href="../../include/llvm/ADT/Statistic.h.html#168" title="static llvm::Statistic numCommutes = {&quot;regalloc&quot;, &quot;numCommutes&quot;, &quot;Number of instruction commuting performed&quot;, {0}, {false}}" data-ref="_M/STATISTIC">STATISTIC</a>(<dfn class="decl def" id="numCommutes" title='numCommutes' data-ref="numCommutes">numCommutes</dfn> , <q>"Number of instruction commuting performed"</q>);</td></tr>
<tr><th id="67">67</th><td><a class="macro" href="../../include/llvm/ADT/Statistic.h.html#168" title="static llvm::Statistic numExtends = {&quot;regalloc&quot;, &quot;numExtends&quot;, &quot;Number of copies extended&quot;, {0}, {false}}" data-ref="_M/STATISTIC">STATISTIC</a>(<dfn class="decl def" id="numExtends" title='numExtends' data-ref="numExtends">numExtends</dfn>  , <q>"Number of copies extended"</q>);</td></tr>
<tr><th id="68">68</th><td><a class="macro" href="../../include/llvm/ADT/Statistic.h.html#168" title="static llvm::Statistic NumReMats = {&quot;regalloc&quot;, &quot;NumReMats&quot;, &quot;Number of instructions re-materialized&quot;, {0}, {false}}" data-ref="_M/STATISTIC">STATISTIC</a>(<dfn class="decl def" id="NumReMats" title='NumReMats' data-ref="NumReMats">NumReMats</dfn>   , <q>"Number of instructions re-materialized"</q>);</td></tr>
<tr><th id="69">69</th><td><a class="macro" href="../../include/llvm/ADT/Statistic.h.html#168" title="static llvm::Statistic NumInflated = {&quot;regalloc&quot;, &quot;NumInflated&quot;, &quot;Number of register classes inflated&quot;, {0}, {false}}" data-ref="_M/STATISTIC">STATISTIC</a>(<dfn class="decl def" id="NumInflated" title='NumInflated' data-ref="NumInflated">NumInflated</dfn> , <q>"Number of register classes inflated"</q>);</td></tr>
<tr><th id="70">70</th><td><a class="macro" href="../../include/llvm/ADT/Statistic.h.html#168" title="static llvm::Statistic NumLaneConflicts = {&quot;regalloc&quot;, &quot;NumLaneConflicts&quot;, &quot;Number of dead lane conflicts tested&quot;, {0}, {false}}" data-ref="_M/STATISTIC">STATISTIC</a>(<dfn class="decl def" id="NumLaneConflicts" title='NumLaneConflicts' data-ref="NumLaneConflicts">NumLaneConflicts</dfn>, <q>"Number of dead lane conflicts tested"</q>);</td></tr>
<tr><th id="71">71</th><td><a class="macro" href="../../include/llvm/ADT/Statistic.h.html#168" title="static llvm::Statistic NumLaneResolves = {&quot;regalloc&quot;, &quot;NumLaneResolves&quot;, &quot;Number of dead lane conflicts resolved&quot;, {0}, {false}}" data-ref="_M/STATISTIC">STATISTIC</a>(<dfn class="decl def" id="NumLaneResolves" title='NumLaneResolves' data-ref="NumLaneResolves">NumLaneResolves</dfn>,  <q>"Number of dead lane conflicts resolved"</q>);</td></tr>
<tr><th id="72">72</th><td><a class="macro" href="../../include/llvm/ADT/Statistic.h.html#168" title="static llvm::Statistic NumShrinkToUses = {&quot;regalloc&quot;, &quot;NumShrinkToUses&quot;, &quot;Number of shrinkToUses called&quot;, {0}, {false}}" data-ref="_M/STATISTIC">STATISTIC</a>(<dfn class="decl def" id="NumShrinkToUses" title='NumShrinkToUses' data-ref="NumShrinkToUses">NumShrinkToUses</dfn>,  <q>"Number of shrinkToUses called"</q>);</td></tr>
<tr><th id="73">73</th><td></td></tr>
<tr><th id="74">74</th><td><em>static</em> <span class="namespace">cl::</span><a class="type" href="../../include/llvm/Support/CommandLine.h.html#llvm::cl::opt" title='llvm::cl::opt' data-ref="llvm::cl::opt">opt</a>&lt;<em>bool</em>&gt; <dfn class="tu decl def" id="EnableJoining" title='EnableJoining' data-type='cl::opt&lt;bool&gt;' data-ref="EnableJoining">EnableJoining</dfn><a class="ref" href="../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl3optC1EDpRKT_" title='llvm::cl::opt::opt&lt;DataType, ExternalStorage, ParserClass&gt;' data-ref="_ZN4llvm2cl3optC1EDpRKT_">(</a><q>"join-liveintervals"</q>,</td></tr>
<tr><th id="75">75</th><td>                                   <span class="namespace">cl::</span><a class="type" href="../../include/llvm/Support/CommandLine.h.html#llvm::cl::desc" title='llvm::cl::desc' data-ref="llvm::cl::desc">desc</a><a class="ref" href="../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl4descC1ENS_9StringRefE" title='llvm::cl::desc::desc' data-ref="_ZN4llvm2cl4descC1ENS_9StringRefE">(</a><a class="ref fake" href="../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"Coalesce copies (default=true)"</q>),</td></tr>
<tr><th id="76">76</th><td>                                   <span class="namespace">cl::</span><a class="ref" href="../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl4initERKT_" title='llvm::cl::init' data-ref="_ZN4llvm2cl4initERKT_">init</a>(<b>true</b>), <span class="namespace">cl::</span><a class="enum" href="../../include/llvm/Support/CommandLine.h.html#llvm::cl::OptionHidden::Hidden" title='llvm::cl::OptionHidden::Hidden' data-ref="llvm::cl::OptionHidden::Hidden">Hidden</a>);</td></tr>
<tr><th id="77">77</th><td></td></tr>
<tr><th id="78">78</th><td><em>static</em> <span class="namespace">cl::</span><a class="type" href="../../include/llvm/Support/CommandLine.h.html#llvm::cl::opt" title='llvm::cl::opt' data-ref="llvm::cl::opt">opt</a>&lt;<em>bool</em>&gt; <dfn class="tu decl def" id="UseTerminalRule" title='UseTerminalRule' data-type='cl::opt&lt;bool&gt;' data-ref="UseTerminalRule">UseTerminalRule</dfn><a class="ref" href="../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl3optC1EDpRKT_" title='llvm::cl::opt::opt&lt;DataType, ExternalStorage, ParserClass&gt;' data-ref="_ZN4llvm2cl3optC1EDpRKT_">(</a><q>"terminal-rule"</q>,</td></tr>
<tr><th id="79">79</th><td>                                     <span class="namespace">cl::</span><a class="type" href="../../include/llvm/Support/CommandLine.h.html#llvm::cl::desc" title='llvm::cl::desc' data-ref="llvm::cl::desc">desc</a><a class="ref" href="../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl4descC1ENS_9StringRefE" title='llvm::cl::desc::desc' data-ref="_ZN4llvm2cl4descC1ENS_9StringRefE">(</a><a class="ref fake" href="../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"Apply the terminal rule"</q>),</td></tr>
<tr><th id="80">80</th><td>                                     <span class="namespace">cl::</span><a class="ref" href="../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl4initERKT_" title='llvm::cl::init' data-ref="_ZN4llvm2cl4initERKT_">init</a>(<b>false</b>), <span class="namespace">cl::</span><a class="enum" href="../../include/llvm/Support/CommandLine.h.html#llvm::cl::OptionHidden::Hidden" title='llvm::cl::OptionHidden::Hidden' data-ref="llvm::cl::OptionHidden::Hidden">Hidden</a>);</td></tr>
<tr><th id="81">81</th><td></td></tr>
<tr><th id="82">82</th><td><i class="doc" data-doc="EnableJoinSplits">/// Temporary flag to test critical edge unsplitting.</i></td></tr>
<tr><th id="83">83</th><td><em>static</em> <span class="namespace">cl::</span><a class="type" href="../../include/llvm/Support/CommandLine.h.html#llvm::cl::opt" title='llvm::cl::opt' data-ref="llvm::cl::opt">opt</a>&lt;<em>bool</em>&gt;</td></tr>
<tr><th id="84">84</th><td><dfn class="tu decl def" id="EnableJoinSplits" title='EnableJoinSplits' data-type='cl::opt&lt;bool&gt;' data-ref="EnableJoinSplits">EnableJoinSplits</dfn><a class="ref" href="../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl3optC1EDpRKT_" title='llvm::cl::opt::opt&lt;DataType, ExternalStorage, ParserClass&gt;' data-ref="_ZN4llvm2cl3optC1EDpRKT_">(</a><q>"join-splitedges"</q>,</td></tr>
<tr><th id="85">85</th><td>  <span class="namespace">cl::</span><a class="type" href="../../include/llvm/Support/CommandLine.h.html#llvm::cl::desc" title='llvm::cl::desc' data-ref="llvm::cl::desc">desc</a><a class="ref" href="../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl4descC1ENS_9StringRefE" title='llvm::cl::desc::desc' data-ref="_ZN4llvm2cl4descC1ENS_9StringRefE">(</a><a class="ref fake" href="../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"Coalesce copies on split edges (default=subtarget)"</q>), <span class="namespace">cl::</span><a class="enum" href="../../include/llvm/Support/CommandLine.h.html#llvm::cl::OptionHidden::Hidden" title='llvm::cl::OptionHidden::Hidden' data-ref="llvm::cl::OptionHidden::Hidden">Hidden</a>);</td></tr>
<tr><th id="86">86</th><td></td></tr>
<tr><th id="87">87</th><td><i class="doc" data-doc="EnableGlobalCopies">/// Temporary flag to test global copy optimization.</i></td></tr>
<tr><th id="88">88</th><td><em>static</em> <span class="namespace">cl::</span><a class="type" href="../../include/llvm/Support/CommandLine.h.html#llvm::cl::opt" title='llvm::cl::opt' data-ref="llvm::cl::opt">opt</a>&lt;<span class="namespace">cl::</span><a class="type" href="../../include/llvm/Support/CommandLine.h.html#llvm::cl::boolOrDefault" title='llvm::cl::boolOrDefault' data-ref="llvm::cl::boolOrDefault">boolOrDefault</a>&gt;</td></tr>
<tr><th id="89">89</th><td><dfn class="tu decl def" id="EnableGlobalCopies" title='EnableGlobalCopies' data-type='cl::opt&lt;cl::boolOrDefault&gt;' data-ref="EnableGlobalCopies">EnableGlobalCopies</dfn><a class="ref" href="../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl3optC1EDpRKT_" title='llvm::cl::opt::opt&lt;DataType, ExternalStorage, ParserClass&gt;' data-ref="_ZN4llvm2cl3optC1EDpRKT_">(</a><q>"join-globalcopies"</q>,</td></tr>
<tr><th id="90">90</th><td>  <span class="namespace">cl::</span><a class="type" href="../../include/llvm/Support/CommandLine.h.html#llvm::cl::desc" title='llvm::cl::desc' data-ref="llvm::cl::desc">desc</a><a class="ref" href="../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl4descC1ENS_9StringRefE" title='llvm::cl::desc::desc' data-ref="_ZN4llvm2cl4descC1ENS_9StringRefE">(</a><a class="ref fake" href="../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"Coalesce copies that span blocks (default=subtarget)"</q>),</td></tr>
<tr><th id="91">91</th><td>  <span class="namespace">cl::</span><a class="ref" href="../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl4initERKT_" title='llvm::cl::init' data-ref="_ZN4llvm2cl4initERKT_">init</a>(<span class="namespace">cl::</span><a class="enum" href="../../include/llvm/Support/CommandLine.h.html#llvm::cl::boolOrDefault::BOU_UNSET" title='llvm::cl::boolOrDefault::BOU_UNSET' data-ref="llvm::cl::boolOrDefault::BOU_UNSET">BOU_UNSET</a>), <span class="namespace">cl::</span><a class="enum" href="../../include/llvm/Support/CommandLine.h.html#llvm::cl::OptionHidden::Hidden" title='llvm::cl::OptionHidden::Hidden' data-ref="llvm::cl::OptionHidden::Hidden">Hidden</a>);</td></tr>
<tr><th id="92">92</th><td></td></tr>
<tr><th id="93">93</th><td><em>static</em> <span class="namespace">cl::</span><a class="type" href="../../include/llvm/Support/CommandLine.h.html#llvm::cl::opt" title='llvm::cl::opt' data-ref="llvm::cl::opt">opt</a>&lt;<em>bool</em>&gt;</td></tr>
<tr><th id="94">94</th><td><dfn class="tu decl def" id="VerifyCoalescing" title='VerifyCoalescing' data-type='cl::opt&lt;bool&gt;' data-ref="VerifyCoalescing">VerifyCoalescing</dfn><a class="ref" href="../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl3optC1EDpRKT_" title='llvm::cl::opt::opt&lt;DataType, ExternalStorage, ParserClass&gt;' data-ref="_ZN4llvm2cl3optC1EDpRKT_">(</a><q>"verify-coalescing"</q>,</td></tr>
<tr><th id="95">95</th><td>         <span class="namespace">cl::</span><a class="type" href="../../include/llvm/Support/CommandLine.h.html#llvm::cl::desc" title='llvm::cl::desc' data-ref="llvm::cl::desc">desc</a><a class="ref" href="../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl4descC1ENS_9StringRefE" title='llvm::cl::desc::desc' data-ref="_ZN4llvm2cl4descC1ENS_9StringRefE">(</a><a class="ref fake" href="../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"Verify machine instrs before and after register coalescing"</q>),</td></tr>
<tr><th id="96">96</th><td>         <span class="namespace">cl::</span><a class="enum" href="../../include/llvm/Support/CommandLine.h.html#llvm::cl::OptionHidden::Hidden" title='llvm::cl::OptionHidden::Hidden' data-ref="llvm::cl::OptionHidden::Hidden">Hidden</a>);</td></tr>
<tr><th id="97">97</th><td></td></tr>
<tr><th id="98">98</th><td><em>static</em> <span class="namespace">cl::</span><a class="type" href="../../include/llvm/Support/CommandLine.h.html#llvm::cl::opt" title='llvm::cl::opt' data-ref="llvm::cl::opt">opt</a>&lt;<em>unsigned</em>&gt; <dfn class="tu decl def" id="LateRematUpdateThreshold" title='LateRematUpdateThreshold' data-type='cl::opt&lt;unsigned int&gt;' data-ref="LateRematUpdateThreshold">LateRematUpdateThreshold</dfn><a class="ref" href="../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl3optC1EDpRKT_" title='llvm::cl::opt::opt&lt;DataType, ExternalStorage, ParserClass&gt;' data-ref="_ZN4llvm2cl3optC1EDpRKT_">(</a></td></tr>
<tr><th id="99">99</th><td>    <q>"late-remat-update-threshold"</q>, <span class="namespace">cl::</span><a class="enum" href="../../include/llvm/Support/CommandLine.h.html#llvm::cl::OptionHidden::Hidden" title='llvm::cl::OptionHidden::Hidden' data-ref="llvm::cl::OptionHidden::Hidden">Hidden</a>,</td></tr>
<tr><th id="100">100</th><td>    <span class="namespace">cl::</span><a class="type" href="../../include/llvm/Support/CommandLine.h.html#llvm::cl::desc" title='llvm::cl::desc' data-ref="llvm::cl::desc">desc</a><a class="ref" href="../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl4descC1ENS_9StringRefE" title='llvm::cl::desc::desc' data-ref="_ZN4llvm2cl4descC1ENS_9StringRefE">(</a><a class="ref fake" href="../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"During rematerialization for a copy, if the def instruction has "</q></td></tr>
<tr><th id="101">101</th><td>             <q>"many other copy uses to be rematerialized, delay the multiple "</q></td></tr>
<tr><th id="102">102</th><td>             <q>"separate live interval update work and do them all at once after "</q></td></tr>
<tr><th id="103">103</th><td>             <q>"all those rematerialization are done. It will save a lot of "</q></td></tr>
<tr><th id="104">104</th><td>             <q>"repeated work. "</q>),</td></tr>
<tr><th id="105">105</th><td>    <span class="namespace">cl::</span><a class="ref" href="../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl4initERKT_" title='llvm::cl::init' data-ref="_ZN4llvm2cl4initERKT_">init</a>(<var>100</var>));</td></tr>
<tr><th id="106">106</th><td></td></tr>
<tr><th id="107">107</th><td><em>static</em> <span class="namespace">cl::</span><a class="type" href="../../include/llvm/Support/CommandLine.h.html#llvm::cl::opt" title='llvm::cl::opt' data-ref="llvm::cl::opt">opt</a>&lt;<em>unsigned</em>&gt; <dfn class="tu decl def" id="LargeIntervalSizeThreshold" title='LargeIntervalSizeThreshold' data-type='cl::opt&lt;unsigned int&gt;' data-ref="LargeIntervalSizeThreshold">LargeIntervalSizeThreshold</dfn><a class="ref" href="../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl3optC1EDpRKT_" title='llvm::cl::opt::opt&lt;DataType, ExternalStorage, ParserClass&gt;' data-ref="_ZN4llvm2cl3optC1EDpRKT_">(</a></td></tr>
<tr><th id="108">108</th><td>    <q>"large-interval-size-threshold"</q>, <span class="namespace">cl::</span><a class="enum" href="../../include/llvm/Support/CommandLine.h.html#llvm::cl::OptionHidden::Hidden" title='llvm::cl::OptionHidden::Hidden' data-ref="llvm::cl::OptionHidden::Hidden">Hidden</a>,</td></tr>
<tr><th id="109">109</th><td>    <span class="namespace">cl::</span><a class="type" href="../../include/llvm/Support/CommandLine.h.html#llvm::cl::desc" title='llvm::cl::desc' data-ref="llvm::cl::desc">desc</a><a class="ref" href="../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl4descC1ENS_9StringRefE" title='llvm::cl::desc::desc' data-ref="_ZN4llvm2cl4descC1ENS_9StringRefE">(</a><a class="ref fake" href="../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"If the valnos size of an interval is larger than the threshold, "</q></td></tr>
<tr><th id="110">110</th><td>             <q>"it is regarded as a large interval. "</q>),</td></tr>
<tr><th id="111">111</th><td>    <span class="namespace">cl::</span><a class="ref" href="../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl4initERKT_" title='llvm::cl::init' data-ref="_ZN4llvm2cl4initERKT_">init</a>(<var>100</var>));</td></tr>
<tr><th id="112">112</th><td></td></tr>
<tr><th id="113">113</th><td><em>static</em> <span class="namespace">cl::</span><a class="type" href="../../include/llvm/Support/CommandLine.h.html#llvm::cl::opt" title='llvm::cl::opt' data-ref="llvm::cl::opt">opt</a>&lt;<em>unsigned</em>&gt; <dfn class="tu decl def" id="LargeIntervalFreqThreshold" title='LargeIntervalFreqThreshold' data-type='cl::opt&lt;unsigned int&gt;' data-ref="LargeIntervalFreqThreshold">LargeIntervalFreqThreshold</dfn><a class="ref" href="../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl3optC1EDpRKT_" title='llvm::cl::opt::opt&lt;DataType, ExternalStorage, ParserClass&gt;' data-ref="_ZN4llvm2cl3optC1EDpRKT_">(</a></td></tr>
<tr><th id="114">114</th><td>    <q>"large-interval-freq-threshold"</q>, <span class="namespace">cl::</span><a class="enum" href="../../include/llvm/Support/CommandLine.h.html#llvm::cl::OptionHidden::Hidden" title='llvm::cl::OptionHidden::Hidden' data-ref="llvm::cl::OptionHidden::Hidden">Hidden</a>,</td></tr>
<tr><th id="115">115</th><td>    <span class="namespace">cl::</span><a class="type" href="../../include/llvm/Support/CommandLine.h.html#llvm::cl::desc" title='llvm::cl::desc' data-ref="llvm::cl::desc">desc</a><a class="ref" href="../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl4descC1ENS_9StringRefE" title='llvm::cl::desc::desc' data-ref="_ZN4llvm2cl4descC1ENS_9StringRefE">(</a><a class="ref fake" href="../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"For a large interval, if it is coalesed with other live "</q></td></tr>
<tr><th id="116">116</th><td>             <q>"intervals many times more than the threshold, stop its "</q></td></tr>
<tr><th id="117">117</th><td>             <q>"coalescing to control the compile time. "</q>),</td></tr>
<tr><th id="118">118</th><td>    <span class="namespace">cl::</span><a class="ref" href="../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl4initERKT_" title='llvm::cl::init' data-ref="_ZN4llvm2cl4initERKT_">init</a>(<var>100</var>));</td></tr>
<tr><th id="119">119</th><td></td></tr>
<tr><th id="120">120</th><td><b>namespace</b> {</td></tr>
<tr><th id="121">121</th><td></td></tr>
<tr><th id="122">122</th><td>  <b>class</b> <dfn class="tu type def" id="(anonymousnamespace)::RegisterCoalescer" title='(anonymous namespace)::RegisterCoalescer' data-ref="(anonymousnamespace)::RegisterCoalescer">RegisterCoalescer</dfn> : <b>public</b> <a class="type" href="../../include/llvm/CodeGen/MachineFunctionPass.h.html#llvm::MachineFunctionPass" title='llvm::MachineFunctionPass' data-ref="llvm::MachineFunctionPass">MachineFunctionPass</a>,</td></tr>
<tr><th id="123">123</th><td>                            <b>private</b> <a class="type" href="../../include/llvm/CodeGen/LiveRangeEdit.h.html#llvm::LiveRangeEdit" title='llvm::LiveRangeEdit' data-ref="llvm::LiveRangeEdit">LiveRangeEdit</a>::<a class="type" href="../../include/llvm/CodeGen/LiveRangeEdit.h.html#llvm::LiveRangeEdit::Delegate" title='llvm::LiveRangeEdit::Delegate' data-ref="llvm::LiveRangeEdit::Delegate">Delegate</a> {</td></tr>
<tr><th id="124">124</th><td>    <a class="type" href="../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a>* <dfn class="tu decl" id="(anonymousnamespace)::RegisterCoalescer::MF" title='(anonymous namespace)::RegisterCoalescer::MF' data-type='llvm::MachineFunction *' data-ref="(anonymousnamespace)::RegisterCoalescer::MF">MF</dfn>;</td></tr>
<tr><th id="125">125</th><td>    <a class="type" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a>* <dfn class="tu decl" id="(anonymousnamespace)::RegisterCoalescer::MRI" title='(anonymous namespace)::RegisterCoalescer::MRI' data-type='llvm::MachineRegisterInfo *' data-ref="(anonymousnamespace)::RegisterCoalescer::MRI">MRI</dfn>;</td></tr>
<tr><th id="126">126</th><td>    <em>const</em> <a class="type" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a>* <dfn class="tu decl" id="(anonymousnamespace)::RegisterCoalescer::TRI" title='(anonymous namespace)::RegisterCoalescer::TRI' data-type='const llvm::TargetRegisterInfo *' data-ref="(anonymousnamespace)::RegisterCoalescer::TRI">TRI</dfn>;</td></tr>
<tr><th id="127">127</th><td>    <em>const</em> <a class="type" href="../../include/llvm/CodeGen/TargetInstrInfo.h.html#llvm::TargetInstrInfo" title='llvm::TargetInstrInfo' data-ref="llvm::TargetInstrInfo">TargetInstrInfo</a>* <dfn class="tu decl" id="(anonymousnamespace)::RegisterCoalescer::TII" title='(anonymous namespace)::RegisterCoalescer::TII' data-type='const llvm::TargetInstrInfo *' data-ref="(anonymousnamespace)::RegisterCoalescer::TII">TII</dfn>;</td></tr>
<tr><th id="128">128</th><td>    <a class="type" href="../../include/llvm/CodeGen/LiveIntervals.h.html#llvm::LiveIntervals" title='llvm::LiveIntervals' data-ref="llvm::LiveIntervals">LiveIntervals</a> *<dfn class="tu decl" id="(anonymousnamespace)::RegisterCoalescer::LIS" title='(anonymous namespace)::RegisterCoalescer::LIS' data-type='llvm::LiveIntervals *' data-ref="(anonymousnamespace)::RegisterCoalescer::LIS">LIS</dfn>;</td></tr>
<tr><th id="129">129</th><td>    <em>const</em> <a class="type" href="../../include/llvm/CodeGen/MachineLoopInfo.h.html#llvm::MachineLoopInfo" title='llvm::MachineLoopInfo' data-ref="llvm::MachineLoopInfo">MachineLoopInfo</a>* <dfn class="tu decl" id="(anonymousnamespace)::RegisterCoalescer::Loops" title='(anonymous namespace)::RegisterCoalescer::Loops' data-type='const llvm::MachineLoopInfo *' data-ref="(anonymousnamespace)::RegisterCoalescer::Loops">Loops</dfn>;</td></tr>
<tr><th id="130">130</th><td>    <a class="typedef" href="../../include/llvm/Analysis/AliasAnalysis.h.html#llvm::AliasAnalysis" title='llvm::AliasAnalysis' data-type='llvm::AAResults' data-ref="llvm::AliasAnalysis">AliasAnalysis</a> *<dfn class="tu decl" id="(anonymousnamespace)::RegisterCoalescer::AA" title='(anonymous namespace)::RegisterCoalescer::AA' data-type='AliasAnalysis *' data-ref="(anonymousnamespace)::RegisterCoalescer::AA">AA</dfn>;</td></tr>
<tr><th id="131">131</th><td>    <a class="type" href="../../include/llvm/CodeGen/RegisterClassInfo.h.html#llvm::RegisterClassInfo" title='llvm::RegisterClassInfo' data-ref="llvm::RegisterClassInfo">RegisterClassInfo</a> <dfn class="tu decl" id="(anonymousnamespace)::RegisterCoalescer::RegClassInfo" title='(anonymous namespace)::RegisterCoalescer::RegClassInfo' data-type='llvm::RegisterClassInfo' data-ref="(anonymousnamespace)::RegisterCoalescer::RegClassInfo">RegClassInfo</dfn>;</td></tr>
<tr><th id="132">132</th><td></td></tr>
<tr><th id="133">133</th><td>    <i class="doc" data-doc="(anonymousnamespace)::RegisterCoalescer::ShrinkMask">/// A LaneMask to remember on which subregister live ranges we need to call</i></td></tr>
<tr><th id="134">134</th><td><i class="doc" data-doc="(anonymousnamespace)::RegisterCoalescer::ShrinkMask">    /// shrinkToUses() later.</i></td></tr>
<tr><th id="135">135</th><td>    <a class="type" href="../../include/llvm/MC/LaneBitmask.h.html#llvm::LaneBitmask" title='llvm::LaneBitmask' data-ref="llvm::LaneBitmask">LaneBitmask</a> <dfn class="tu decl" id="(anonymousnamespace)::RegisterCoalescer::ShrinkMask" title='(anonymous namespace)::RegisterCoalescer::ShrinkMask' data-type='llvm::LaneBitmask' data-ref="(anonymousnamespace)::RegisterCoalescer::ShrinkMask">ShrinkMask</dfn>;</td></tr>
<tr><th id="136">136</th><td></td></tr>
<tr><th id="137">137</th><td>    <i class="doc" data-doc="(anonymousnamespace)::RegisterCoalescer::ShrinkMainRange">/// True if the main range of the currently coalesced intervals should be</i></td></tr>
<tr><th id="138">138</th><td><i class="doc" data-doc="(anonymousnamespace)::RegisterCoalescer::ShrinkMainRange">    /// checked for smaller live intervals.</i></td></tr>
<tr><th id="139">139</th><td>    <em>bool</em> <dfn class="tu decl" id="(anonymousnamespace)::RegisterCoalescer::ShrinkMainRange" title='(anonymous namespace)::RegisterCoalescer::ShrinkMainRange' data-type='bool' data-ref="(anonymousnamespace)::RegisterCoalescer::ShrinkMainRange">ShrinkMainRange</dfn>;</td></tr>
<tr><th id="140">140</th><td></td></tr>
<tr><th id="141">141</th><td>    <i class="doc" data-doc="(anonymousnamespace)::RegisterCoalescer::JoinGlobalCopies">/// True if the coalescer should aggressively coalesce global copies</i></td></tr>
<tr><th id="142">142</th><td><i class="doc" data-doc="(anonymousnamespace)::RegisterCoalescer::JoinGlobalCopies">    /// in favor of keeping local copies.</i></td></tr>
<tr><th id="143">143</th><td>    <em>bool</em> <dfn class="tu decl" id="(anonymousnamespace)::RegisterCoalescer::JoinGlobalCopies" title='(anonymous namespace)::RegisterCoalescer::JoinGlobalCopies' data-type='bool' data-ref="(anonymousnamespace)::RegisterCoalescer::JoinGlobalCopies">JoinGlobalCopies</dfn>;</td></tr>
<tr><th id="144">144</th><td></td></tr>
<tr><th id="145">145</th><td>    <i class="doc" data-doc="(anonymousnamespace)::RegisterCoalescer::JoinSplitEdges">/// True if the coalescer should aggressively coalesce fall-thru</i></td></tr>
<tr><th id="146">146</th><td><i class="doc" data-doc="(anonymousnamespace)::RegisterCoalescer::JoinSplitEdges">    /// blocks exclusively containing copies.</i></td></tr>
<tr><th id="147">147</th><td>    <em>bool</em> <dfn class="tu decl" id="(anonymousnamespace)::RegisterCoalescer::JoinSplitEdges" title='(anonymous namespace)::RegisterCoalescer::JoinSplitEdges' data-type='bool' data-ref="(anonymousnamespace)::RegisterCoalescer::JoinSplitEdges">JoinSplitEdges</dfn>;</td></tr>
<tr><th id="148">148</th><td></td></tr>
<tr><th id="149">149</th><td>    <i class="doc" data-doc="(anonymousnamespace)::RegisterCoalescer::WorkList">/// Copy instructions yet to be coalesced.</i></td></tr>
<tr><th id="150">150</th><td>    <a class="type" href="../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector">SmallVector</a>&lt;<a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a>*, <var>8</var>&gt; <dfn class="tu decl" id="(anonymousnamespace)::RegisterCoalescer::WorkList" title='(anonymous namespace)::RegisterCoalescer::WorkList' data-type='SmallVector&lt;llvm::MachineInstr *, 8&gt;' data-ref="(anonymousnamespace)::RegisterCoalescer::WorkList">WorkList</dfn>;</td></tr>
<tr><th id="151">151</th><td>    <a class="type" href="../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector">SmallVector</a>&lt;<a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a>*, <var>8</var>&gt; <dfn class="tu decl" id="(anonymousnamespace)::RegisterCoalescer::LocalWorkList" title='(anonymous namespace)::RegisterCoalescer::LocalWorkList' data-type='SmallVector&lt;llvm::MachineInstr *, 8&gt;' data-ref="(anonymousnamespace)::RegisterCoalescer::LocalWorkList">LocalWorkList</dfn>;</td></tr>
<tr><th id="152">152</th><td></td></tr>
<tr><th id="153">153</th><td>    <i class="doc" data-doc="(anonymousnamespace)::RegisterCoalescer::ErasedInstrs">/// Set of instruction pointers that have been erased, and</i></td></tr>
<tr><th id="154">154</th><td><i class="doc" data-doc="(anonymousnamespace)::RegisterCoalescer::ErasedInstrs">    /// that may be present in WorkList.</i></td></tr>
<tr><th id="155">155</th><td>    <a class="type" href="../../include/llvm/ADT/SmallPtrSet.h.html#llvm::SmallPtrSet" title='llvm::SmallPtrSet' data-ref="llvm::SmallPtrSet">SmallPtrSet</a>&lt;<a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a>*, <var>8</var>&gt; <dfn class="tu decl" id="(anonymousnamespace)::RegisterCoalescer::ErasedInstrs" title='(anonymous namespace)::RegisterCoalescer::ErasedInstrs' data-type='SmallPtrSet&lt;llvm::MachineInstr *, 8&gt;' data-ref="(anonymousnamespace)::RegisterCoalescer::ErasedInstrs">ErasedInstrs</dfn>;</td></tr>
<tr><th id="156">156</th><td></td></tr>
<tr><th id="157">157</th><td>    <i class="doc" data-doc="(anonymousnamespace)::RegisterCoalescer::DeadDefs">/// Dead instructions that are about to be deleted.</i></td></tr>
<tr><th id="158">158</th><td>    <a class="type" href="../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector">SmallVector</a>&lt;<a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a>*, <var>8</var>&gt; <dfn class="tu decl" id="(anonymousnamespace)::RegisterCoalescer::DeadDefs" title='(anonymous namespace)::RegisterCoalescer::DeadDefs' data-type='SmallVector&lt;llvm::MachineInstr *, 8&gt;' data-ref="(anonymousnamespace)::RegisterCoalescer::DeadDefs">DeadDefs</dfn>;</td></tr>
<tr><th id="159">159</th><td></td></tr>
<tr><th id="160">160</th><td>    <i class="doc" data-doc="(anonymousnamespace)::RegisterCoalescer::InflateRegs">/// Virtual registers to be considered for register class inflation.</i></td></tr>
<tr><th id="161">161</th><td>    <a class="type" href="../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector">SmallVector</a>&lt;<em>unsigned</em>, <var>8</var>&gt; <dfn class="tu decl" id="(anonymousnamespace)::RegisterCoalescer::InflateRegs" title='(anonymous namespace)::RegisterCoalescer::InflateRegs' data-type='SmallVector&lt;unsigned int, 8&gt;' data-ref="(anonymousnamespace)::RegisterCoalescer::InflateRegs">InflateRegs</dfn>;</td></tr>
<tr><th id="162">162</th><td></td></tr>
<tr><th id="163">163</th><td>    <i class="doc" data-doc="(anonymousnamespace)::RegisterCoalescer::ToBeUpdated">/// The collection of live intervals which should have been updated</i></td></tr>
<tr><th id="164">164</th><td><i class="doc" data-doc="(anonymousnamespace)::RegisterCoalescer::ToBeUpdated">    /// immediately after rematerialiation but delayed until</i></td></tr>
<tr><th id="165">165</th><td><i class="doc" data-doc="(anonymousnamespace)::RegisterCoalescer::ToBeUpdated">    /// lateLiveIntervalUpdate is called.</i></td></tr>
<tr><th id="166">166</th><td>    <a class="type" href="../../include/llvm/ADT/DenseSet.h.html#llvm::DenseSet" title='llvm::DenseSet' data-ref="llvm::DenseSet">DenseSet</a>&lt;<em>unsigned</em>&gt; <dfn class="tu decl" id="(anonymousnamespace)::RegisterCoalescer::ToBeUpdated" title='(anonymous namespace)::RegisterCoalescer::ToBeUpdated' data-type='DenseSet&lt;unsigned int&gt;' data-ref="(anonymousnamespace)::RegisterCoalescer::ToBeUpdated">ToBeUpdated</dfn>;</td></tr>
<tr><th id="167">167</th><td></td></tr>
<tr><th id="168">168</th><td>    <i class="doc" data-doc="(anonymousnamespace)::RegisterCoalescer::LargeLIVisitCounter">/// Record how many times the large live interval with many valnos</i></td></tr>
<tr><th id="169">169</th><td><i class="doc" data-doc="(anonymousnamespace)::RegisterCoalescer::LargeLIVisitCounter">    /// has been tried to join with other live interval.</i></td></tr>
<tr><th id="170">170</th><td>    <a class="type" href="../../include/llvm/ADT/DenseMap.h.html#llvm::DenseMap" title='llvm::DenseMap' data-ref="llvm::DenseMap">DenseMap</a>&lt;<em>unsigned</em>, <em>unsigned</em> <em>long</em>&gt; <dfn class="tu decl" id="(anonymousnamespace)::RegisterCoalescer::LargeLIVisitCounter" title='(anonymous namespace)::RegisterCoalescer::LargeLIVisitCounter' data-type='DenseMap&lt;unsigned int, unsigned long&gt;' data-ref="(anonymousnamespace)::RegisterCoalescer::LargeLIVisitCounter">LargeLIVisitCounter</dfn>;</td></tr>
<tr><th id="171">171</th><td></td></tr>
<tr><th id="172">172</th><td>    <i class="doc" data-doc="_ZN12_GLOBAL__N_117RegisterCoalescer17eliminateDeadDefsEv">/// Recursively eliminate dead defs in DeadDefs.</i></td></tr>
<tr><th id="173">173</th><td>    <em>void</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_117RegisterCoalescer17eliminateDeadDefsEv" title='(anonymous namespace)::RegisterCoalescer::eliminateDeadDefs' data-type='void (anonymous namespace)::RegisterCoalescer::eliminateDeadDefs()' data-ref="_ZN12_GLOBAL__N_117RegisterCoalescer17eliminateDeadDefsEv">eliminateDeadDefs</a>();</td></tr>
<tr><th id="174">174</th><td></td></tr>
<tr><th id="175">175</th><td>    <i class="doc" data-doc="_ZN12_GLOBAL__N_117RegisterCoalescer24LRE_WillEraseInstructionEPN4llvm12MachineInstrE">/// LiveRangeEdit callback for eliminateDeadDefs().</i></td></tr>
<tr><th id="176">176</th><td>    <em>void</em> <a class="virtual tu decl" href="#_ZN12_GLOBAL__N_117RegisterCoalescer24LRE_WillEraseInstructionEPN4llvm12MachineInstrE" title='(anonymous namespace)::RegisterCoalescer::LRE_WillEraseInstruction' data-type='void (anonymous namespace)::RegisterCoalescer::LRE_WillEraseInstruction(llvm::MachineInstr * MI)' data-ref="_ZN12_GLOBAL__N_117RegisterCoalescer24LRE_WillEraseInstructionEPN4llvm12MachineInstrE">LRE_WillEraseInstruction</a>(<a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col1 decl" id="1MI" title='MI' data-type='llvm::MachineInstr *' data-ref="1MI">MI</dfn>) override;</td></tr>
<tr><th id="177">177</th><td></td></tr>
<tr><th id="178">178</th><td>    <i class="doc" data-doc="_ZN12_GLOBAL__N_117RegisterCoalescer14coalesceLocalsEv">/// Coalesce the LocalWorkList.</i></td></tr>
<tr><th id="179">179</th><td>    <em>void</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_117RegisterCoalescer14coalesceLocalsEv" title='(anonymous namespace)::RegisterCoalescer::coalesceLocals' data-type='void (anonymous namespace)::RegisterCoalescer::coalesceLocals()' data-ref="_ZN12_GLOBAL__N_117RegisterCoalescer14coalesceLocalsEv">coalesceLocals</a>();</td></tr>
<tr><th id="180">180</th><td></td></tr>
<tr><th id="181">181</th><td>    <i class="doc" data-doc="_ZN12_GLOBAL__N_117RegisterCoalescer16joinAllIntervalsEv">/// Join compatible live intervals</i></td></tr>
<tr><th id="182">182</th><td>    <em>void</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_117RegisterCoalescer16joinAllIntervalsEv" title='(anonymous namespace)::RegisterCoalescer::joinAllIntervals' data-type='void (anonymous namespace)::RegisterCoalescer::joinAllIntervals()' data-ref="_ZN12_GLOBAL__N_117RegisterCoalescer16joinAllIntervalsEv">joinAllIntervals</a>();</td></tr>
<tr><th id="183">183</th><td></td></tr>
<tr><th id="184">184</th><td>    <i class="doc" data-doc="_ZN12_GLOBAL__N_117RegisterCoalescer17copyCoalesceInMBBEPN4llvm17MachineBasicBlockE">/// Coalesce copies in the specified MBB, putting</i></td></tr>
<tr><th id="185">185</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_117RegisterCoalescer17copyCoalesceInMBBEPN4llvm17MachineBasicBlockE">    /// copies that cannot yet be coalesced into WorkList.</i></td></tr>
<tr><th id="186">186</th><td>    <em>void</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_117RegisterCoalescer17copyCoalesceInMBBEPN4llvm17MachineBasicBlockE" title='(anonymous namespace)::RegisterCoalescer::copyCoalesceInMBB' data-type='void (anonymous namespace)::RegisterCoalescer::copyCoalesceInMBB(llvm::MachineBasicBlock * MBB)' data-ref="_ZN12_GLOBAL__N_117RegisterCoalescer17copyCoalesceInMBBEPN4llvm17MachineBasicBlockE">copyCoalesceInMBB</a>(<a class="type" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col2 decl" id="2MBB" title='MBB' data-type='llvm::MachineBasicBlock *' data-ref="2MBB">MBB</dfn>);</td></tr>
<tr><th id="187">187</th><td></td></tr>
<tr><th id="188">188</th><td>    <i class="doc" data-doc="_ZN12_GLOBAL__N_117RegisterCoalescer20copyCoalesceWorkListEN4llvm15MutableArrayRefIPNS1_12MachineInstrEEE">/// Tries to coalesce all copies in CurrList. Returns true if any progress</i></td></tr>
<tr><th id="189">189</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_117RegisterCoalescer20copyCoalesceWorkListEN4llvm15MutableArrayRefIPNS1_12MachineInstrEEE">    /// was made.</i></td></tr>
<tr><th id="190">190</th><td>    <em>bool</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_117RegisterCoalescer20copyCoalesceWorkListEN4llvm15MutableArrayRefIPNS1_12MachineInstrEEE" title='(anonymous namespace)::RegisterCoalescer::copyCoalesceWorkList' data-type='bool (anonymous namespace)::RegisterCoalescer::copyCoalesceWorkList(MutableArrayRef&lt;llvm::MachineInstr *&gt; CurrList)' data-ref="_ZN12_GLOBAL__N_117RegisterCoalescer20copyCoalesceWorkListEN4llvm15MutableArrayRefIPNS1_12MachineInstrEEE">copyCoalesceWorkList</a>(<a class="type" href="../../include/llvm/ADT/ArrayRef.h.html#llvm::MutableArrayRef" title='llvm::MutableArrayRef' data-ref="llvm::MutableArrayRef">MutableArrayRef</a>&lt;<a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a>*&gt; <dfn class="local col3 decl" id="3CurrList" title='CurrList' data-type='MutableArrayRef&lt;llvm::MachineInstr *&gt;' data-ref="3CurrList">CurrList</dfn>);</td></tr>
<tr><th id="191">191</th><td></td></tr>
<tr><th id="192">192</th><td>    <i class="doc" data-doc="_ZN12_GLOBAL__N_117RegisterCoalescer22lateLiveIntervalUpdateEv">/// If one def has many copy like uses, and those copy uses are all</i></td></tr>
<tr><th id="193">193</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_117RegisterCoalescer22lateLiveIntervalUpdateEv">    /// rematerialized, the live interval update needed for those</i></td></tr>
<tr><th id="194">194</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_117RegisterCoalescer22lateLiveIntervalUpdateEv">    /// rematerializations will be delayed and done all at once instead</i></td></tr>
<tr><th id="195">195</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_117RegisterCoalescer22lateLiveIntervalUpdateEv">    /// of being done multiple times. This is to save compile cost because</i></td></tr>
<tr><th id="196">196</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_117RegisterCoalescer22lateLiveIntervalUpdateEv">    /// live interval update is costly.</i></td></tr>
<tr><th id="197">197</th><td>    <em>void</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_117RegisterCoalescer22lateLiveIntervalUpdateEv" title='(anonymous namespace)::RegisterCoalescer::lateLiveIntervalUpdate' data-type='void (anonymous namespace)::RegisterCoalescer::lateLiveIntervalUpdate()' data-ref="_ZN12_GLOBAL__N_117RegisterCoalescer22lateLiveIntervalUpdateEv">lateLiveIntervalUpdate</a>();</td></tr>
<tr><th id="198">198</th><td></td></tr>
<tr><th id="199">199</th><td>    <i class="doc" data-doc="_ZN12_GLOBAL__N_117RegisterCoalescer8joinCopyEPN4llvm12MachineInstrERb">/// Attempt to join intervals corresponding to SrcReg/DstReg, which are the</i></td></tr>
<tr><th id="200">200</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_117RegisterCoalescer8joinCopyEPN4llvm12MachineInstrERb">    /// src/dst of the copy instruction CopyMI.  This returns true if the copy</i></td></tr>
<tr><th id="201">201</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_117RegisterCoalescer8joinCopyEPN4llvm12MachineInstrERb">    /// was successfully coalesced away. If it is not currently possible to</i></td></tr>
<tr><th id="202">202</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_117RegisterCoalescer8joinCopyEPN4llvm12MachineInstrERb">    /// coalesce this interval, but it may be possible if other things get</i></td></tr>
<tr><th id="203">203</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_117RegisterCoalescer8joinCopyEPN4llvm12MachineInstrERb">    /// coalesced, then it returns true by reference in 'Again'.</i></td></tr>
<tr><th id="204">204</th><td>    <em>bool</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_117RegisterCoalescer8joinCopyEPN4llvm12MachineInstrERb" title='(anonymous namespace)::RegisterCoalescer::joinCopy' data-type='bool (anonymous namespace)::RegisterCoalescer::joinCopy(llvm::MachineInstr * CopyMI, bool &amp; Again)' data-ref="_ZN12_GLOBAL__N_117RegisterCoalescer8joinCopyEPN4llvm12MachineInstrERb">joinCopy</a>(<a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col4 decl" id="4CopyMI" title='CopyMI' data-type='llvm::MachineInstr *' data-ref="4CopyMI">CopyMI</dfn>, <em>bool</em> &amp;<dfn class="local col5 decl" id="5Again" title='Again' data-type='bool &amp;' data-ref="5Again">Again</dfn>);</td></tr>
<tr><th id="205">205</th><td></td></tr>
<tr><th id="206">206</th><td>    <i class="doc" data-doc="_ZN12_GLOBAL__N_117RegisterCoalescer13joinIntervalsERN4llvm13CoalescerPairE">/// Attempt to join these two intervals.  On failure, this</i></td></tr>
<tr><th id="207">207</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_117RegisterCoalescer13joinIntervalsERN4llvm13CoalescerPairE">    /// returns false.  The output "SrcInt" will not have been modified, so we</i></td></tr>
<tr><th id="208">208</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_117RegisterCoalescer13joinIntervalsERN4llvm13CoalescerPairE">    /// can use this information below to update aliases.</i></td></tr>
<tr><th id="209">209</th><td>    <em>bool</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_117RegisterCoalescer13joinIntervalsERN4llvm13CoalescerPairE" title='(anonymous namespace)::RegisterCoalescer::joinIntervals' data-type='bool (anonymous namespace)::RegisterCoalescer::joinIntervals(llvm::CoalescerPair &amp; CP)' data-ref="_ZN12_GLOBAL__N_117RegisterCoalescer13joinIntervalsERN4llvm13CoalescerPairE">joinIntervals</a>(<a class="type" href="RegisterCoalescer.h.html#llvm::CoalescerPair" title='llvm::CoalescerPair' data-ref="llvm::CoalescerPair">CoalescerPair</a> &amp;<dfn class="local col6 decl" id="6CP" title='CP' data-type='llvm::CoalescerPair &amp;' data-ref="6CP">CP</dfn>);</td></tr>
<tr><th id="210">210</th><td></td></tr>
<tr><th id="211">211</th><td>    <i class="doc" data-doc="_ZN12_GLOBAL__N_117RegisterCoalescer12joinVirtRegsERN4llvm13CoalescerPairE">/// Attempt joining two virtual registers. Return true on success.</i></td></tr>
<tr><th id="212">212</th><td>    <em>bool</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_117RegisterCoalescer12joinVirtRegsERN4llvm13CoalescerPairE" title='(anonymous namespace)::RegisterCoalescer::joinVirtRegs' data-type='bool (anonymous namespace)::RegisterCoalescer::joinVirtRegs(llvm::CoalescerPair &amp; CP)' data-ref="_ZN12_GLOBAL__N_117RegisterCoalescer12joinVirtRegsERN4llvm13CoalescerPairE">joinVirtRegs</a>(<a class="type" href="RegisterCoalescer.h.html#llvm::CoalescerPair" title='llvm::CoalescerPair' data-ref="llvm::CoalescerPair">CoalescerPair</a> &amp;<dfn class="local col7 decl" id="7CP" title='CP' data-type='llvm::CoalescerPair &amp;' data-ref="7CP">CP</dfn>);</td></tr>
<tr><th id="213">213</th><td></td></tr>
<tr><th id="214">214</th><td>    <i class="doc" data-doc="_ZN12_GLOBAL__N_117RegisterCoalescer22isHighCostLiveIntervalERN4llvm12LiveIntervalE">/// If a live interval has many valnos and is coalesced with other</i></td></tr>
<tr><th id="215">215</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_117RegisterCoalescer22isHighCostLiveIntervalERN4llvm12LiveIntervalE">    /// live intervals many times, we regard such live interval as having</i></td></tr>
<tr><th id="216">216</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_117RegisterCoalescer22isHighCostLiveIntervalERN4llvm12LiveIntervalE">    /// high compile time cost.</i></td></tr>
<tr><th id="217">217</th><td>    <em>bool</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_117RegisterCoalescer22isHighCostLiveIntervalERN4llvm12LiveIntervalE" title='(anonymous namespace)::RegisterCoalescer::isHighCostLiveInterval' data-type='bool (anonymous namespace)::RegisterCoalescer::isHighCostLiveInterval(llvm::LiveInterval &amp; LI)' data-ref="_ZN12_GLOBAL__N_117RegisterCoalescer22isHighCostLiveIntervalERN4llvm12LiveIntervalE">isHighCostLiveInterval</a>(<a class="type" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveInterval" title='llvm::LiveInterval' data-ref="llvm::LiveInterval">LiveInterval</a> &amp;<dfn class="local col8 decl" id="8LI" title='LI' data-type='llvm::LiveInterval &amp;' data-ref="8LI">LI</dfn>);</td></tr>
<tr><th id="218">218</th><td></td></tr>
<tr><th id="219">219</th><td>    <i class="doc" data-doc="_ZN12_GLOBAL__N_117RegisterCoalescer19joinReservedPhysRegERN4llvm13CoalescerPairE">/// Attempt joining with a reserved physreg.</i></td></tr>
<tr><th id="220">220</th><td>    <em>bool</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_117RegisterCoalescer19joinReservedPhysRegERN4llvm13CoalescerPairE" title='(anonymous namespace)::RegisterCoalescer::joinReservedPhysReg' data-type='bool (anonymous namespace)::RegisterCoalescer::joinReservedPhysReg(llvm::CoalescerPair &amp; CP)' data-ref="_ZN12_GLOBAL__N_117RegisterCoalescer19joinReservedPhysRegERN4llvm13CoalescerPairE">joinReservedPhysReg</a>(<a class="type" href="RegisterCoalescer.h.html#llvm::CoalescerPair" title='llvm::CoalescerPair' data-ref="llvm::CoalescerPair">CoalescerPair</a> &amp;<dfn class="local col9 decl" id="9CP" title='CP' data-type='llvm::CoalescerPair &amp;' data-ref="9CP">CP</dfn>);</td></tr>
<tr><th id="221">221</th><td></td></tr>
<tr><th id="222">222</th><td>    <i class="doc" data-doc="_ZN12_GLOBAL__N_117RegisterCoalescer17mergeSubRangeIntoERN4llvm12LiveIntervalERKNS1_9LiveRangeENS1_11LaneBitmaskERNS1_13CoalescerPairE">/// Add the LiveRange<span class="command"> @p</span> <span class="arg">ToMerge</span> as a subregister liverange of<span class="command"> @p</span> <span class="arg">LI.</span></i></td></tr>
<tr><th id="223">223</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_117RegisterCoalescer17mergeSubRangeIntoERN4llvm12LiveIntervalERKNS1_9LiveRangeENS1_11LaneBitmaskERNS1_13CoalescerPairE">    /// Subranges in<span class="command"> @p</span> <span class="arg">LI</span> which only partially interfere with the desired</i></td></tr>
<tr><th id="224">224</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_117RegisterCoalescer17mergeSubRangeIntoERN4llvm12LiveIntervalERKNS1_9LiveRangeENS1_11LaneBitmaskERNS1_13CoalescerPairE">    /// LaneMask are split as necessary.<span class="command"> @p</span> <span class="arg">LaneMask</span> are the lanes that</i></td></tr>
<tr><th id="225">225</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_117RegisterCoalescer17mergeSubRangeIntoERN4llvm12LiveIntervalERKNS1_9LiveRangeENS1_11LaneBitmaskERNS1_13CoalescerPairE">    ///<span class="command"> @p</span> <span class="arg">ToMerge</span> will occupy in the coalescer register.<span class="command"> @p</span> <span class="arg">LI</span> has its subrange</i></td></tr>
<tr><th id="226">226</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_117RegisterCoalescer17mergeSubRangeIntoERN4llvm12LiveIntervalERKNS1_9LiveRangeENS1_11LaneBitmaskERNS1_13CoalescerPairE">    /// lanemasks already adjusted to the coalesced register.</i></td></tr>
<tr><th id="227">227</th><td>    <em>void</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_117RegisterCoalescer17mergeSubRangeIntoERN4llvm12LiveIntervalERKNS1_9LiveRangeENS1_11LaneBitmaskERNS1_13CoalescerPairE" title='(anonymous namespace)::RegisterCoalescer::mergeSubRangeInto' data-type='void (anonymous namespace)::RegisterCoalescer::mergeSubRangeInto(llvm::LiveInterval &amp; LI, const llvm::LiveRange &amp; ToMerge, llvm::LaneBitmask LaneMask, llvm::CoalescerPair &amp; CP)' data-ref="_ZN12_GLOBAL__N_117RegisterCoalescer17mergeSubRangeIntoERN4llvm12LiveIntervalERKNS1_9LiveRangeENS1_11LaneBitmaskERNS1_13CoalescerPairE">mergeSubRangeInto</a>(<a class="type" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveInterval" title='llvm::LiveInterval' data-ref="llvm::LiveInterval">LiveInterval</a> &amp;<dfn class="local col0 decl" id="10LI" title='LI' data-type='llvm::LiveInterval &amp;' data-ref="10LI">LI</dfn>, <em>const</em> <a class="type" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveRange" title='llvm::LiveRange' data-ref="llvm::LiveRange">LiveRange</a> &amp;<dfn class="local col1 decl" id="11ToMerge" title='ToMerge' data-type='const llvm::LiveRange &amp;' data-ref="11ToMerge">ToMerge</dfn>,</td></tr>
<tr><th id="228">228</th><td>                           <a class="type" href="../../include/llvm/MC/LaneBitmask.h.html#llvm::LaneBitmask" title='llvm::LaneBitmask' data-ref="llvm::LaneBitmask">LaneBitmask</a> <dfn class="local col2 decl" id="12LaneMask" title='LaneMask' data-type='llvm::LaneBitmask' data-ref="12LaneMask">LaneMask</dfn>, <a class="type" href="RegisterCoalescer.h.html#llvm::CoalescerPair" title='llvm::CoalescerPair' data-ref="llvm::CoalescerPair">CoalescerPair</a> &amp;<dfn class="local col3 decl" id="13CP" title='CP' data-type='llvm::CoalescerPair &amp;' data-ref="13CP">CP</dfn>);</td></tr>
<tr><th id="229">229</th><td></td></tr>
<tr><th id="230">230</th><td>    <i class="doc" data-doc="_ZN12_GLOBAL__N_117RegisterCoalescer16joinSubRegRangesERN4llvm9LiveRangeES3_NS1_11LaneBitmaskERKNS1_13CoalescerPairE">/// Join the liveranges of two subregisters. Joins<span class="command"> @p</span> <span class="arg">RRange</span> into</i></td></tr>
<tr><th id="231">231</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_117RegisterCoalescer16joinSubRegRangesERN4llvm9LiveRangeES3_NS1_11LaneBitmaskERKNS1_13CoalescerPairE">    ///<span class="command"> @p</span> <span class="arg">LRange,</span><span class="command"> @p</span> <span class="arg">RRange</span> may be invalid afterwards.</i></td></tr>
<tr><th id="232">232</th><td>    <em>void</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_117RegisterCoalescer16joinSubRegRangesERN4llvm9LiveRangeES3_NS1_11LaneBitmaskERKNS1_13CoalescerPairE" title='(anonymous namespace)::RegisterCoalescer::joinSubRegRanges' data-type='void (anonymous namespace)::RegisterCoalescer::joinSubRegRanges(llvm::LiveRange &amp; LRange, llvm::LiveRange &amp; RRange, llvm::LaneBitmask LaneMask, const llvm::CoalescerPair &amp; CP)' data-ref="_ZN12_GLOBAL__N_117RegisterCoalescer16joinSubRegRangesERN4llvm9LiveRangeES3_NS1_11LaneBitmaskERKNS1_13CoalescerPairE">joinSubRegRanges</a>(<a class="type" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveRange" title='llvm::LiveRange' data-ref="llvm::LiveRange">LiveRange</a> &amp;<dfn class="local col4 decl" id="14LRange" title='LRange' data-type='llvm::LiveRange &amp;' data-ref="14LRange">LRange</dfn>, <a class="type" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveRange" title='llvm::LiveRange' data-ref="llvm::LiveRange">LiveRange</a> &amp;<dfn class="local col5 decl" id="15RRange" title='RRange' data-type='llvm::LiveRange &amp;' data-ref="15RRange">RRange</dfn>,</td></tr>
<tr><th id="233">233</th><td>                          <a class="type" href="../../include/llvm/MC/LaneBitmask.h.html#llvm::LaneBitmask" title='llvm::LaneBitmask' data-ref="llvm::LaneBitmask">LaneBitmask</a> <dfn class="local col6 decl" id="16LaneMask" title='LaneMask' data-type='llvm::LaneBitmask' data-ref="16LaneMask">LaneMask</dfn>, <em>const</em> <a class="type" href="RegisterCoalescer.h.html#llvm::CoalescerPair" title='llvm::CoalescerPair' data-ref="llvm::CoalescerPair">CoalescerPair</a> &amp;<dfn class="local col7 decl" id="17CP" title='CP' data-type='const llvm::CoalescerPair &amp;' data-ref="17CP">CP</dfn>);</td></tr>
<tr><th id="234">234</th><td></td></tr>
<tr><th id="235">235</th><td>    <i class="doc" data-doc="_ZN12_GLOBAL__N_117RegisterCoalescer20adjustCopiesBackFromERKN4llvm13CoalescerPairEPNS1_12MachineInstrE">/// We found a non-trivially-coalescable copy. If the source value number is</i></td></tr>
<tr><th id="236">236</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_117RegisterCoalescer20adjustCopiesBackFromERKN4llvm13CoalescerPairEPNS1_12MachineInstrE">    /// defined by a copy from the destination reg see if we can merge these two</i></td></tr>
<tr><th id="237">237</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_117RegisterCoalescer20adjustCopiesBackFromERKN4llvm13CoalescerPairEPNS1_12MachineInstrE">    /// destination reg valno# into a single value number, eliminating a copy.</i></td></tr>
<tr><th id="238">238</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_117RegisterCoalescer20adjustCopiesBackFromERKN4llvm13CoalescerPairEPNS1_12MachineInstrE">    /// This returns true if an interval was modified.</i></td></tr>
<tr><th id="239">239</th><td>    <em>bool</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_117RegisterCoalescer20adjustCopiesBackFromERKN4llvm13CoalescerPairEPNS1_12MachineInstrE" title='(anonymous namespace)::RegisterCoalescer::adjustCopiesBackFrom' data-type='bool (anonymous namespace)::RegisterCoalescer::adjustCopiesBackFrom(const llvm::CoalescerPair &amp; CP, llvm::MachineInstr * CopyMI)' data-ref="_ZN12_GLOBAL__N_117RegisterCoalescer20adjustCopiesBackFromERKN4llvm13CoalescerPairEPNS1_12MachineInstrE">adjustCopiesBackFrom</a>(<em>const</em> <a class="type" href="RegisterCoalescer.h.html#llvm::CoalescerPair" title='llvm::CoalescerPair' data-ref="llvm::CoalescerPair">CoalescerPair</a> &amp;<dfn class="local col8 decl" id="18CP" title='CP' data-type='const llvm::CoalescerPair &amp;' data-ref="18CP">CP</dfn>, <a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col9 decl" id="19CopyMI" title='CopyMI' data-type='llvm::MachineInstr *' data-ref="19CopyMI">CopyMI</dfn>);</td></tr>
<tr><th id="240">240</th><td></td></tr>
<tr><th id="241">241</th><td>    <i class="doc" data-doc="_ZN12_GLOBAL__N_117RegisterCoalescer20hasOtherReachingDefsERN4llvm12LiveIntervalES3_PNS1_6VNInfoES5_">/// Return true if there are definitions of IntB</i></td></tr>
<tr><th id="242">242</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_117RegisterCoalescer20hasOtherReachingDefsERN4llvm12LiveIntervalES3_PNS1_6VNInfoES5_">    /// other than BValNo val# that can reach uses of AValno val# of IntA.</i></td></tr>
<tr><th id="243">243</th><td>    <em>bool</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_117RegisterCoalescer20hasOtherReachingDefsERN4llvm12LiveIntervalES3_PNS1_6VNInfoES5_" title='(anonymous namespace)::RegisterCoalescer::hasOtherReachingDefs' data-type='bool (anonymous namespace)::RegisterCoalescer::hasOtherReachingDefs(llvm::LiveInterval &amp; IntA, llvm::LiveInterval &amp; IntB, llvm::VNInfo * AValNo, llvm::VNInfo * BValNo)' data-ref="_ZN12_GLOBAL__N_117RegisterCoalescer20hasOtherReachingDefsERN4llvm12LiveIntervalES3_PNS1_6VNInfoES5_">hasOtherReachingDefs</a>(<a class="type" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveInterval" title='llvm::LiveInterval' data-ref="llvm::LiveInterval">LiveInterval</a> &amp;<dfn class="local col0 decl" id="20IntA" title='IntA' data-type='llvm::LiveInterval &amp;' data-ref="20IntA">IntA</dfn>, <a class="type" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveInterval" title='llvm::LiveInterval' data-ref="llvm::LiveInterval">LiveInterval</a> &amp;<dfn class="local col1 decl" id="21IntB" title='IntB' data-type='llvm::LiveInterval &amp;' data-ref="21IntB">IntB</dfn>,</td></tr>
<tr><th id="244">244</th><td>                              <a class="type" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::VNInfo" title='llvm::VNInfo' data-ref="llvm::VNInfo">VNInfo</a> *<dfn class="local col2 decl" id="22AValNo" title='AValNo' data-type='llvm::VNInfo *' data-ref="22AValNo">AValNo</dfn>, <a class="type" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::VNInfo" title='llvm::VNInfo' data-ref="llvm::VNInfo">VNInfo</a> *<dfn class="local col3 decl" id="23BValNo" title='BValNo' data-type='llvm::VNInfo *' data-ref="23BValNo">BValNo</dfn>);</td></tr>
<tr><th id="245">245</th><td></td></tr>
<tr><th id="246">246</th><td>    <i class="doc" data-doc="_ZN12_GLOBAL__N_117RegisterCoalescer24removeCopyByCommutingDefERKN4llvm13CoalescerPairEPNS1_12MachineInstrE">/// We found a non-trivially-coalescable copy.</i></td></tr>
<tr><th id="247">247</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_117RegisterCoalescer24removeCopyByCommutingDefERKN4llvm13CoalescerPairEPNS1_12MachineInstrE">    /// If the source value number is defined by a commutable instruction and</i></td></tr>
<tr><th id="248">248</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_117RegisterCoalescer24removeCopyByCommutingDefERKN4llvm13CoalescerPairEPNS1_12MachineInstrE">    /// its other operand is coalesced to the copy dest register, see if we</i></td></tr>
<tr><th id="249">249</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_117RegisterCoalescer24removeCopyByCommutingDefERKN4llvm13CoalescerPairEPNS1_12MachineInstrE">    /// can transform the copy into a noop by commuting the definition.</i></td></tr>
<tr><th id="250">250</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_117RegisterCoalescer24removeCopyByCommutingDefERKN4llvm13CoalescerPairEPNS1_12MachineInstrE">    /// This returns a pair of two flags:</i></td></tr>
<tr><th id="251">251</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_117RegisterCoalescer24removeCopyByCommutingDefERKN4llvm13CoalescerPairEPNS1_12MachineInstrE">    /// - the first element is true if an interval was modified,</i></td></tr>
<tr><th id="252">252</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_117RegisterCoalescer24removeCopyByCommutingDefERKN4llvm13CoalescerPairEPNS1_12MachineInstrE">    /// - the second element is true if the destination interval needs</i></td></tr>
<tr><th id="253">253</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_117RegisterCoalescer24removeCopyByCommutingDefERKN4llvm13CoalescerPairEPNS1_12MachineInstrE">    ///   to be shrunk after deleting the copy.</i></td></tr>
<tr><th id="254">254</th><td>    <span class="namespace">std::</span><a class="type" href="../../../../include/c++/7/bits/stl_pair.h.html#std::pair" title='std::pair' data-ref="std::pair">pair</a>&lt;<em>bool</em>,<em>bool</em>&gt; <a class="tu decl" href="#_ZN12_GLOBAL__N_117RegisterCoalescer24removeCopyByCommutingDefERKN4llvm13CoalescerPairEPNS1_12MachineInstrE" title='(anonymous namespace)::RegisterCoalescer::removeCopyByCommutingDef' data-type='std::pair&lt;bool, bool&gt; (anonymous namespace)::RegisterCoalescer::removeCopyByCommutingDef(const llvm::CoalescerPair &amp; CP, llvm::MachineInstr * CopyMI)' data-ref="_ZN12_GLOBAL__N_117RegisterCoalescer24removeCopyByCommutingDefERKN4llvm13CoalescerPairEPNS1_12MachineInstrE">removeCopyByCommutingDef</a>(<em>const</em> <a class="type" href="RegisterCoalescer.h.html#llvm::CoalescerPair" title='llvm::CoalescerPair' data-ref="llvm::CoalescerPair">CoalescerPair</a> &amp;<dfn class="local col4 decl" id="24CP" title='CP' data-type='const llvm::CoalescerPair &amp;' data-ref="24CP">CP</dfn>,</td></tr>
<tr><th id="255">255</th><td>                                                  <a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col5 decl" id="25CopyMI" title='CopyMI' data-type='llvm::MachineInstr *' data-ref="25CopyMI">CopyMI</dfn>);</td></tr>
<tr><th id="256">256</th><td></td></tr>
<tr><th id="257">257</th><td>    <i class="doc" data-doc="_ZN12_GLOBAL__N_117RegisterCoalescer23removePartialRedundancyERKN4llvm13CoalescerPairERNS1_12MachineInstrE">/// We found a copy which can be moved to its less frequent predecessor.</i></td></tr>
<tr><th id="258">258</th><td>    <em>bool</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_117RegisterCoalescer23removePartialRedundancyERKN4llvm13CoalescerPairERNS1_12MachineInstrE" title='(anonymous namespace)::RegisterCoalescer::removePartialRedundancy' data-type='bool (anonymous namespace)::RegisterCoalescer::removePartialRedundancy(const llvm::CoalescerPair &amp; CP, llvm::MachineInstr &amp; CopyMI)' data-ref="_ZN12_GLOBAL__N_117RegisterCoalescer23removePartialRedundancyERKN4llvm13CoalescerPairERNS1_12MachineInstrE">removePartialRedundancy</a>(<em>const</em> <a class="type" href="RegisterCoalescer.h.html#llvm::CoalescerPair" title='llvm::CoalescerPair' data-ref="llvm::CoalescerPair">CoalescerPair</a> &amp;<dfn class="local col6 decl" id="26CP" title='CP' data-type='const llvm::CoalescerPair &amp;' data-ref="26CP">CP</dfn>, <a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col7 decl" id="27CopyMI" title='CopyMI' data-type='llvm::MachineInstr &amp;' data-ref="27CopyMI">CopyMI</dfn>);</td></tr>
<tr><th id="259">259</th><td></td></tr>
<tr><th id="260">260</th><td>    <i class="doc" data-doc="_ZN12_GLOBAL__N_117RegisterCoalescer23reMaterializeTrivialDefERKN4llvm13CoalescerPairEPNS1_12MachineInstrERb">/// If the source of a copy is defined by a</i></td></tr>
<tr><th id="261">261</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_117RegisterCoalescer23reMaterializeTrivialDefERKN4llvm13CoalescerPairEPNS1_12MachineInstrERb">    /// trivial computation, replace the copy by rematerialize the definition.</i></td></tr>
<tr><th id="262">262</th><td>    <em>bool</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_117RegisterCoalescer23reMaterializeTrivialDefERKN4llvm13CoalescerPairEPNS1_12MachineInstrERb" title='(anonymous namespace)::RegisterCoalescer::reMaterializeTrivialDef' data-type='bool (anonymous namespace)::RegisterCoalescer::reMaterializeTrivialDef(const llvm::CoalescerPair &amp; CP, llvm::MachineInstr * CopyMI, bool &amp; IsDefCopy)' data-ref="_ZN12_GLOBAL__N_117RegisterCoalescer23reMaterializeTrivialDefERKN4llvm13CoalescerPairEPNS1_12MachineInstrERb">reMaterializeTrivialDef</a>(<em>const</em> <a class="type" href="RegisterCoalescer.h.html#llvm::CoalescerPair" title='llvm::CoalescerPair' data-ref="llvm::CoalescerPair">CoalescerPair</a> &amp;<dfn class="local col8 decl" id="28CP" title='CP' data-type='const llvm::CoalescerPair &amp;' data-ref="28CP">CP</dfn>, <a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col9 decl" id="29CopyMI" title='CopyMI' data-type='llvm::MachineInstr *' data-ref="29CopyMI">CopyMI</dfn>,</td></tr>
<tr><th id="263">263</th><td>                                 <em>bool</em> &amp;<dfn class="local col0 decl" id="30IsDefCopy" title='IsDefCopy' data-type='bool &amp;' data-ref="30IsDefCopy">IsDefCopy</dfn>);</td></tr>
<tr><th id="264">264</th><td></td></tr>
<tr><th id="265">265</th><td>    <i class="doc" data-doc="_ZN12_GLOBAL__N_117RegisterCoalescer11canJoinPhysERKN4llvm13CoalescerPairE">/// Return true if a copy involving a physreg should be joined.</i></td></tr>
<tr><th id="266">266</th><td>    <em>bool</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_117RegisterCoalescer11canJoinPhysERKN4llvm13CoalescerPairE" title='(anonymous namespace)::RegisterCoalescer::canJoinPhys' data-type='bool (anonymous namespace)::RegisterCoalescer::canJoinPhys(const llvm::CoalescerPair &amp; CP)' data-ref="_ZN12_GLOBAL__N_117RegisterCoalescer11canJoinPhysERKN4llvm13CoalescerPairE">canJoinPhys</a>(<em>const</em> <a class="type" href="RegisterCoalescer.h.html#llvm::CoalescerPair" title='llvm::CoalescerPair' data-ref="llvm::CoalescerPair">CoalescerPair</a> &amp;<dfn class="local col1 decl" id="31CP" title='CP' data-type='const llvm::CoalescerPair &amp;' data-ref="31CP">CP</dfn>);</td></tr>
<tr><th id="267">267</th><td></td></tr>
<tr><th id="268">268</th><td>    <i class="doc" data-doc="_ZN12_GLOBAL__N_117RegisterCoalescer17updateRegDefsUsesEjjj">/// Replace all defs and uses of SrcReg to DstReg and update the subregister</i></td></tr>
<tr><th id="269">269</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_117RegisterCoalescer17updateRegDefsUsesEjjj">    /// number if it is not zero. If DstReg is a physical register and the</i></td></tr>
<tr><th id="270">270</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_117RegisterCoalescer17updateRegDefsUsesEjjj">    /// existing subregister number of the def / use being updated is not zero,</i></td></tr>
<tr><th id="271">271</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_117RegisterCoalescer17updateRegDefsUsesEjjj">    /// make sure to set it to the correct physical subregister.</i></td></tr>
<tr><th id="272">272</th><td>    <em>void</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_117RegisterCoalescer17updateRegDefsUsesEjjj" title='(anonymous namespace)::RegisterCoalescer::updateRegDefsUses' data-type='void (anonymous namespace)::RegisterCoalescer::updateRegDefsUses(unsigned int SrcReg, unsigned int DstReg, unsigned int SubIdx)' data-ref="_ZN12_GLOBAL__N_117RegisterCoalescer17updateRegDefsUsesEjjj">updateRegDefsUses</a>(<em>unsigned</em> <dfn class="local col2 decl" id="32SrcReg" title='SrcReg' data-type='unsigned int' data-ref="32SrcReg">SrcReg</dfn>, <em>unsigned</em> <dfn class="local col3 decl" id="33DstReg" title='DstReg' data-type='unsigned int' data-ref="33DstReg">DstReg</dfn>, <em>unsigned</em> <dfn class="local col4 decl" id="34SubIdx" title='SubIdx' data-type='unsigned int' data-ref="34SubIdx">SubIdx</dfn>);</td></tr>
<tr><th id="273">273</th><td></td></tr>
<tr><th id="274">274</th><td>    <i class="doc" data-doc="_ZN12_GLOBAL__N_117RegisterCoalescer12addUndefFlagERKN4llvm12LiveIntervalENS1_9SlotIndexERNS1_14MachineOperandEj">/// If the given machine operand reads only undefined lanes add an undef</i></td></tr>
<tr><th id="275">275</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_117RegisterCoalescer12addUndefFlagERKN4llvm12LiveIntervalENS1_9SlotIndexERNS1_14MachineOperandEj">    /// flag.</i></td></tr>
<tr><th id="276">276</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_117RegisterCoalescer12addUndefFlagERKN4llvm12LiveIntervalENS1_9SlotIndexERNS1_14MachineOperandEj">    /// This can happen when undef uses were previously concealed by a copy</i></td></tr>
<tr><th id="277">277</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_117RegisterCoalescer12addUndefFlagERKN4llvm12LiveIntervalENS1_9SlotIndexERNS1_14MachineOperandEj">    /// which we coalesced. Example:</i></td></tr>
<tr><th id="278">278</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_117RegisterCoalescer12addUndefFlagERKN4llvm12LiveIntervalENS1_9SlotIndexERNS1_14MachineOperandEj">    ///    %0:sub0&lt;def,read-undef&gt; = ...</i></td></tr>
<tr><th id="279">279</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_117RegisterCoalescer12addUndefFlagERKN4llvm12LiveIntervalENS1_9SlotIndexERNS1_14MachineOperandEj">    ///    %1 = COPY %0           &lt;-- Coalescing COPY reveals undef</i></td></tr>
<tr><th id="280">280</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_117RegisterCoalescer12addUndefFlagERKN4llvm12LiveIntervalENS1_9SlotIndexERNS1_14MachineOperandEj">    ///       = use %1:sub1       &lt;-- hidden undef use</i></td></tr>
<tr><th id="281">281</th><td>    <em>void</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_117RegisterCoalescer12addUndefFlagERKN4llvm12LiveIntervalENS1_9SlotIndexERNS1_14MachineOperandEj" title='(anonymous namespace)::RegisterCoalescer::addUndefFlag' data-type='void (anonymous namespace)::RegisterCoalescer::addUndefFlag(const llvm::LiveInterval &amp; Int, llvm::SlotIndex UseIdx, llvm::MachineOperand &amp; MO, unsigned int SubRegIdx)' data-ref="_ZN12_GLOBAL__N_117RegisterCoalescer12addUndefFlagERKN4llvm12LiveIntervalENS1_9SlotIndexERNS1_14MachineOperandEj">addUndefFlag</a>(<em>const</em> <a class="type" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveInterval" title='llvm::LiveInterval' data-ref="llvm::LiveInterval">LiveInterval</a> &amp;<dfn class="local col5 decl" id="35Int" title='Int' data-type='const llvm::LiveInterval &amp;' data-ref="35Int">Int</dfn>, <a class="type" href="../../include/llvm/CodeGen/SlotIndexes.h.html#llvm::SlotIndex" title='llvm::SlotIndex' data-ref="llvm::SlotIndex">SlotIndex</a> <dfn class="local col6 decl" id="36UseIdx" title='UseIdx' data-type='llvm::SlotIndex' data-ref="36UseIdx">UseIdx</dfn>,</td></tr>
<tr><th id="282">282</th><td>                      <a class="type" href="../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col7 decl" id="37MO" title='MO' data-type='llvm::MachineOperand &amp;' data-ref="37MO">MO</dfn>, <em>unsigned</em> <dfn class="local col8 decl" id="38SubRegIdx" title='SubRegIdx' data-type='unsigned int' data-ref="38SubRegIdx">SubRegIdx</dfn>);</td></tr>
<tr><th id="283">283</th><td></td></tr>
<tr><th id="284">284</th><td>    <i class="doc" data-doc="_ZN12_GLOBAL__N_117RegisterCoalescer18eliminateUndefCopyEPN4llvm12MachineInstrE">/// Handle copies of undef values. If the undef value is an incoming</i></td></tr>
<tr><th id="285">285</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_117RegisterCoalescer18eliminateUndefCopyEPN4llvm12MachineInstrE">    /// PHI value, it will convert<span class="command"> @p</span> <span class="arg">CopyMI</span> to an IMPLICIT_DEF.</i></td></tr>
<tr><th id="286">286</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_117RegisterCoalescer18eliminateUndefCopyEPN4llvm12MachineInstrE">    /// Returns nullptr if<span class="command"> @p</span> <span class="arg">CopyMI</span> was not in any way eliminable. Otherwise,</i></td></tr>
<tr><th id="287">287</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_117RegisterCoalescer18eliminateUndefCopyEPN4llvm12MachineInstrE">    /// it returns<span class="command"> @p</span> <span class="arg">CopyMI</span> (which could be an IMPLICIT_DEF at this point).</i></td></tr>
<tr><th id="288">288</th><td>    <a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<a class="tu decl" href="#_ZN12_GLOBAL__N_117RegisterCoalescer18eliminateUndefCopyEPN4llvm12MachineInstrE" title='(anonymous namespace)::RegisterCoalescer::eliminateUndefCopy' data-type='llvm::MachineInstr * (anonymous namespace)::RegisterCoalescer::eliminateUndefCopy(llvm::MachineInstr * CopyMI)' data-ref="_ZN12_GLOBAL__N_117RegisterCoalescer18eliminateUndefCopyEPN4llvm12MachineInstrE">eliminateUndefCopy</a>(<a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col9 decl" id="39CopyMI" title='CopyMI' data-type='llvm::MachineInstr *' data-ref="39CopyMI">CopyMI</dfn>);</td></tr>
<tr><th id="289">289</th><td></td></tr>
<tr><th id="290">290</th><td>    <i class="doc" data-doc="_ZNK12_GLOBAL__N_117RegisterCoalescer17applyTerminalRuleERKN4llvm12MachineInstrE">/// Check whether or not we should apply the terminal rule on the</i></td></tr>
<tr><th id="291">291</th><td><i class="doc" data-doc="_ZNK12_GLOBAL__N_117RegisterCoalescer17applyTerminalRuleERKN4llvm12MachineInstrE">    /// destination (Dst) of<span class="command"> \p</span> <span class="arg">Copy.</span></i></td></tr>
<tr><th id="292">292</th><td><i class="doc" data-doc="_ZNK12_GLOBAL__N_117RegisterCoalescer17applyTerminalRuleERKN4llvm12MachineInstrE">    /// When the terminal rule applies, Copy is not profitable to</i></td></tr>
<tr><th id="293">293</th><td><i class="doc" data-doc="_ZNK12_GLOBAL__N_117RegisterCoalescer17applyTerminalRuleERKN4llvm12MachineInstrE">    /// coalesce.</i></td></tr>
<tr><th id="294">294</th><td><i class="doc" data-doc="_ZNK12_GLOBAL__N_117RegisterCoalescer17applyTerminalRuleERKN4llvm12MachineInstrE">    /// Dst is terminal if it has exactly one affinity (Dst, Src) and</i></td></tr>
<tr><th id="295">295</th><td><i class="doc" data-doc="_ZNK12_GLOBAL__N_117RegisterCoalescer17applyTerminalRuleERKN4llvm12MachineInstrE">    /// at least one interference (Dst, Dst2). If Dst is terminal, the</i></td></tr>
<tr><th id="296">296</th><td><i class="doc" data-doc="_ZNK12_GLOBAL__N_117RegisterCoalescer17applyTerminalRuleERKN4llvm12MachineInstrE">    /// terminal rule consists in checking that at least one of</i></td></tr>
<tr><th id="297">297</th><td><i class="doc" data-doc="_ZNK12_GLOBAL__N_117RegisterCoalescer17applyTerminalRuleERKN4llvm12MachineInstrE">    /// interfering node, say Dst2, has an affinity of equal or greater</i></td></tr>
<tr><th id="298">298</th><td><i class="doc" data-doc="_ZNK12_GLOBAL__N_117RegisterCoalescer17applyTerminalRuleERKN4llvm12MachineInstrE">    /// weight with Src.</i></td></tr>
<tr><th id="299">299</th><td><i class="doc" data-doc="_ZNK12_GLOBAL__N_117RegisterCoalescer17applyTerminalRuleERKN4llvm12MachineInstrE">    /// In that case, Dst2 and Dst will not be able to be both coalesced</i></td></tr>
<tr><th id="300">300</th><td><i class="doc" data-doc="_ZNK12_GLOBAL__N_117RegisterCoalescer17applyTerminalRuleERKN4llvm12MachineInstrE">    /// with Src. Since Dst2 exposes more coalescing opportunities than</i></td></tr>
<tr><th id="301">301</th><td><i class="doc" data-doc="_ZNK12_GLOBAL__N_117RegisterCoalescer17applyTerminalRuleERKN4llvm12MachineInstrE">    /// Dst, we can drop<span class="command"> \p</span> <span class="arg">Copy.</span></i></td></tr>
<tr><th id="302">302</th><td>    <em>bool</em> <a class="tu decl" href="#_ZNK12_GLOBAL__N_117RegisterCoalescer17applyTerminalRuleERKN4llvm12MachineInstrE" title='(anonymous namespace)::RegisterCoalescer::applyTerminalRule' data-type='bool (anonymous namespace)::RegisterCoalescer::applyTerminalRule(const llvm::MachineInstr &amp; Copy) const' data-ref="_ZNK12_GLOBAL__N_117RegisterCoalescer17applyTerminalRuleERKN4llvm12MachineInstrE">applyTerminalRule</a>(<em>const</em> <a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col0 decl" id="40Copy" title='Copy' data-type='const llvm::MachineInstr &amp;' data-ref="40Copy">Copy</dfn>) <em>const</em>;</td></tr>
<tr><th id="303">303</th><td></td></tr>
<tr><th id="304">304</th><td>    <i class="doc" data-doc="_ZN12_GLOBAL__N_117RegisterCoalescer12shrinkToUsesEPN4llvm12LiveIntervalEPNS1_15SmallVectorImplIPNS1_12MachineInstrEEE">/// Wrapper method for <span class="command">\see</span> LiveIntervals::shrinkToUses.</i></td></tr>
<tr><th id="305">305</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_117RegisterCoalescer12shrinkToUsesEPN4llvm12LiveIntervalEPNS1_15SmallVectorImplIPNS1_12MachineInstrEEE">    /// This method does the proper fixing of the live-ranges when the afore</i></td></tr>
<tr><th id="306">306</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_117RegisterCoalescer12shrinkToUsesEPN4llvm12LiveIntervalEPNS1_15SmallVectorImplIPNS1_12MachineInstrEEE">    /// mentioned method returns true.</i></td></tr>
<tr><th id="307">307</th><td>    <em>void</em> <dfn class="tu decl def" id="_ZN12_GLOBAL__N_117RegisterCoalescer12shrinkToUsesEPN4llvm12LiveIntervalEPNS1_15SmallVectorImplIPNS1_12MachineInstrEEE" title='(anonymous namespace)::RegisterCoalescer::shrinkToUses' data-type='void (anonymous namespace)::RegisterCoalescer::shrinkToUses(llvm::LiveInterval * LI, SmallVectorImpl&lt;llvm::MachineInstr *&gt; * Dead = nullptr)' data-ref="_ZN12_GLOBAL__N_117RegisterCoalescer12shrinkToUsesEPN4llvm12LiveIntervalEPNS1_15SmallVectorImplIPNS1_12MachineInstrEEE">shrinkToUses</dfn>(<a class="type" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveInterval" title='llvm::LiveInterval' data-ref="llvm::LiveInterval">LiveInterval</a> *<dfn class="local col1 decl" id="41LI" title='LI' data-type='llvm::LiveInterval *' data-ref="41LI">LI</dfn>,</td></tr>
<tr><th id="308">308</th><td>                      <a class="type" href="../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> * &gt; *<dfn class="local col2 decl" id="42Dead" title='Dead' data-type='SmallVectorImpl&lt;llvm::MachineInstr *&gt; *' data-ref="42Dead">Dead</dfn> = <b>nullptr</b>) {</td></tr>
<tr><th id="309">309</th><td>      <a class="ref" href="#72" title='NumShrinkToUses' data-ref="NumShrinkToUses">NumShrinkToUses</a><a class="ref" href="../../include/llvm/ADT/Statistic.h.html#_ZN4llvm9StatisticppEi" title='llvm::Statistic::operator++' data-ref="_ZN4llvm9StatisticppEi">++</a>;</td></tr>
<tr><th id="310">310</th><td>      <b>if</b> (<a class="tu member" href="#(anonymousnamespace)::RegisterCoalescer::LIS" title='(anonymous namespace)::RegisterCoalescer::LIS' data-use='r' data-ref="(anonymousnamespace)::RegisterCoalescer::LIS">LIS</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/LiveIntervals.h.html#_ZN4llvm13LiveIntervals12shrinkToUsesEPNS_12LiveIntervalEPNS_15SmallVectorImplIPNS_12MachineInstrEEE" title='llvm::LiveIntervals::shrinkToUses' data-ref="_ZN4llvm13LiveIntervals12shrinkToUsesEPNS_12LiveIntervalEPNS_15SmallVectorImplIPNS_12MachineInstrEEE">shrinkToUses</a>(<a class="local col1 ref" href="#41LI" title='LI' data-ref="41LI">LI</a>, <a class="local col2 ref" href="#42Dead" title='Dead' data-ref="42Dead">Dead</a>)) {</td></tr>
<tr><th id="311">311</th><td>        <i class="doc">/// Check whether or not<span class="command"> \p</span> <span class="arg">LI</span> is composed by multiple connected</i></td></tr>
<tr><th id="312">312</th><td><i class="doc">        /// components and if that is the case, fix that.</i></td></tr>
<tr><th id="313">313</th><td>        <a class="type" href="../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector">SmallVector</a>&lt;<a class="type" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveInterval" title='llvm::LiveInterval' data-ref="llvm::LiveInterval">LiveInterval</a>*, <var>8</var>&gt; <a class="ref fake" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1Ev" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-ref="_ZN4llvm11SmallVectorC1Ev"></a><dfn class="local col3 decl" id="43SplitLIs" title='SplitLIs' data-type='SmallVector&lt;llvm::LiveInterval *, 8&gt;' data-ref="43SplitLIs">SplitLIs</dfn>;</td></tr>
<tr><th id="314">314</th><td>        <a class="tu member" href="#(anonymousnamespace)::RegisterCoalescer::LIS" title='(anonymous namespace)::RegisterCoalescer::LIS' data-use='r' data-ref="(anonymousnamespace)::RegisterCoalescer::LIS">LIS</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/LiveIntervals.h.html#_ZN4llvm13LiveIntervals23splitSeparateComponentsERNS_12LiveIntervalERNS_15SmallVectorImplIPS1_EE" title='llvm::LiveIntervals::splitSeparateComponents' data-ref="_ZN4llvm13LiveIntervals23splitSeparateComponentsERNS_12LiveIntervalERNS_15SmallVectorImplIPS1_EE">splitSeparateComponents</a>(<span class='refarg'>*<a class="local col1 ref" href="#41LI" title='LI' data-ref="41LI">LI</a></span>, <span class='refarg'><a class="local col3 ref" href="#43SplitLIs" title='SplitLIs' data-ref="43SplitLIs">SplitLIs</a></span>);</td></tr>
<tr><th id="315">315</th><td>      }</td></tr>
<tr><th id="316">316</th><td>    }</td></tr>
<tr><th id="317">317</th><td></td></tr>
<tr><th id="318">318</th><td>    <i class="doc" data-doc="_ZN12_GLOBAL__N_117RegisterCoalescer11deleteInstrEPN4llvm12MachineInstrE">/// Wrapper Method to do all the necessary work when an Instruction is</i></td></tr>
<tr><th id="319">319</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_117RegisterCoalescer11deleteInstrEPN4llvm12MachineInstrE">    /// deleted.</i></td></tr>
<tr><th id="320">320</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_117RegisterCoalescer11deleteInstrEPN4llvm12MachineInstrE">    /// Optimizations should use this to make sure that deleted instructions</i></td></tr>
<tr><th id="321">321</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_117RegisterCoalescer11deleteInstrEPN4llvm12MachineInstrE">    /// are always accounted for.</i></td></tr>
<tr><th id="322">322</th><td>    <em>void</em> <dfn class="tu decl def" id="_ZN12_GLOBAL__N_117RegisterCoalescer11deleteInstrEPN4llvm12MachineInstrE" title='(anonymous namespace)::RegisterCoalescer::deleteInstr' data-type='void (anonymous namespace)::RegisterCoalescer::deleteInstr(llvm::MachineInstr * MI)' data-ref="_ZN12_GLOBAL__N_117RegisterCoalescer11deleteInstrEPN4llvm12MachineInstrE">deleteInstr</dfn>(<a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a>* <dfn class="local col4 decl" id="44MI" title='MI' data-type='llvm::MachineInstr *' data-ref="44MI">MI</dfn>) {</td></tr>
<tr><th id="323">323</th><td>      <a class="tu member" href="#(anonymousnamespace)::RegisterCoalescer::ErasedInstrs" title='(anonymous namespace)::RegisterCoalescer::ErasedInstrs' data-use='m' data-ref="(anonymousnamespace)::RegisterCoalescer::ErasedInstrs">ErasedInstrs</a>.<a class="ref" href="../../include/llvm/ADT/SmallPtrSet.h.html#_ZN4llvm15SmallPtrSetImpl6insertET_" title='llvm::SmallPtrSetImpl::insert' data-ref="_ZN4llvm15SmallPtrSetImpl6insertET_">insert</a>(<a class="local col4 ref" href="#44MI" title='MI' data-ref="44MI">MI</a>);</td></tr>
<tr><th id="324">324</th><td>      <a class="tu member" href="#(anonymousnamespace)::RegisterCoalescer::LIS" title='(anonymous namespace)::RegisterCoalescer::LIS' data-use='r' data-ref="(anonymousnamespace)::RegisterCoalescer::LIS">LIS</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/LiveIntervals.h.html#_ZN4llvm13LiveIntervals26RemoveMachineInstrFromMapsERNS_12MachineInstrE" title='llvm::LiveIntervals::RemoveMachineInstrFromMaps' data-ref="_ZN4llvm13LiveIntervals26RemoveMachineInstrFromMapsERNS_12MachineInstrE">RemoveMachineInstrFromMaps</a>(<span class='refarg'>*<a class="local col4 ref" href="#44MI" title='MI' data-ref="44MI">MI</a></span>);</td></tr>
<tr><th id="325">325</th><td>      <a class="local col4 ref" href="#44MI" title='MI' data-ref="44MI">MI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr15eraseFromParentEv" title='llvm::MachineInstr::eraseFromParent' data-ref="_ZN4llvm12MachineInstr15eraseFromParentEv">eraseFromParent</a>();</td></tr>
<tr><th id="326">326</th><td>    }</td></tr>
<tr><th id="327">327</th><td></td></tr>
<tr><th id="328">328</th><td>  <b>public</b>:</td></tr>
<tr><th id="329">329</th><td>    <em>static</em> <em>char</em> <dfn class="tu decl" id="(anonymousnamespace)::RegisterCoalescer::ID" title='(anonymous namespace)::RegisterCoalescer::ID' data-type='char' data-ref="(anonymousnamespace)::RegisterCoalescer::ID">ID</dfn>; <i class="doc" data-doc="(anonymousnamespace)::RegisterCoalescer::ID">///&lt; Class identification, replacement for typeinfo</i></td></tr>
<tr><th id="330">330</th><td></td></tr>
<tr><th id="331">331</th><td>    <dfn class="tu decl def" id="_ZN12_GLOBAL__N_117RegisterCoalescerC1Ev" title='(anonymous namespace)::RegisterCoalescer::RegisterCoalescer' data-type='void (anonymous namespace)::RegisterCoalescer::RegisterCoalescer()' data-ref="_ZN12_GLOBAL__N_117RegisterCoalescerC1Ev">RegisterCoalescer</dfn>() : <a class="type" href="../../include/llvm/CodeGen/MachineFunctionPass.h.html#llvm::MachineFunctionPass" title='llvm::MachineFunctionPass' data-ref="llvm::MachineFunctionPass">MachineFunctionPass</a><a class="ref" href="../../include/llvm/CodeGen/MachineFunctionPass.h.html#_ZN4llvm19MachineFunctionPassC1ERc" title='llvm::MachineFunctionPass::MachineFunctionPass' data-ref="_ZN4llvm19MachineFunctionPassC1ERc">(</a><a class="tu member" href="#(anonymousnamespace)::RegisterCoalescer::ID" title='(anonymous namespace)::RegisterCoalescer::ID' data-use='a' data-ref="(anonymousnamespace)::RegisterCoalescer::ID">ID</a>) {</td></tr>
<tr><th id="332">332</th><td>      <a class="ref" href="#358" title='llvm::initializeRegisterCoalescerPass' data-ref="_ZN4llvm31initializeRegisterCoalescerPassERNS_12PassRegistryE">initializeRegisterCoalescerPass</a>(<span class='refarg'>*<a class="type" href="../../include/llvm/PassRegistry.h.html#llvm::PassRegistry" title='llvm::PassRegistry' data-ref="llvm::PassRegistry">PassRegistry</a>::<a class="ref" href="../../include/llvm/PassRegistry.h.html#_ZN4llvm12PassRegistry15getPassRegistryEv" title='llvm::PassRegistry::getPassRegistry' data-ref="_ZN4llvm12PassRegistry15getPassRegistryEv">getPassRegistry</a>()</span>);</td></tr>
<tr><th id="333">333</th><td>    }</td></tr>
<tr><th id="334">334</th><td></td></tr>
<tr><th id="335">335</th><td>    <em>void</em> <a class="virtual tu decl" href="#_ZNK12_GLOBAL__N_117RegisterCoalescer16getAnalysisUsageERN4llvm13AnalysisUsageE" title='(anonymous namespace)::RegisterCoalescer::getAnalysisUsage' data-type='void (anonymous namespace)::RegisterCoalescer::getAnalysisUsage(llvm::AnalysisUsage &amp; AU) const' data-ref="_ZNK12_GLOBAL__N_117RegisterCoalescer16getAnalysisUsageERN4llvm13AnalysisUsageE">getAnalysisUsage</a>(<a class="type" href="../../include/llvm/PassAnalysisSupport.h.html#llvm::AnalysisUsage" title='llvm::AnalysisUsage' data-ref="llvm::AnalysisUsage">AnalysisUsage</a> &amp;<dfn class="local col5 decl" id="45AU" title='AU' data-type='llvm::AnalysisUsage &amp;' data-ref="45AU">AU</dfn>) <em>const</em> override;</td></tr>
<tr><th id="336">336</th><td></td></tr>
<tr><th id="337">337</th><td>    <em>void</em> <a class="virtual tu decl" href="#_ZN12_GLOBAL__N_117RegisterCoalescer13releaseMemoryEv" title='(anonymous namespace)::RegisterCoalescer::releaseMemory' data-type='void (anonymous namespace)::RegisterCoalescer::releaseMemory()' data-ref="_ZN12_GLOBAL__N_117RegisterCoalescer13releaseMemoryEv">releaseMemory</a>() override;</td></tr>
<tr><th id="338">338</th><td></td></tr>
<tr><th id="339">339</th><td>    <i class="doc" data-doc="_ZN12_GLOBAL__N_117RegisterCoalescer20runOnMachineFunctionERN4llvm15MachineFunctionE">/// This is the pass entry point.</i></td></tr>
<tr><th id="340">340</th><td>    <em>bool</em> <a class="virtual tu decl" href="#_ZN12_GLOBAL__N_117RegisterCoalescer20runOnMachineFunctionERN4llvm15MachineFunctionE" title='(anonymous namespace)::RegisterCoalescer::runOnMachineFunction' data-type='bool (anonymous namespace)::RegisterCoalescer::runOnMachineFunction(llvm::MachineFunction &amp; )' data-ref="_ZN12_GLOBAL__N_117RegisterCoalescer20runOnMachineFunctionERN4llvm15MachineFunctionE">runOnMachineFunction</a>(<a class="type" href="../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a>&amp;) override;</td></tr>
<tr><th id="341">341</th><td></td></tr>
<tr><th id="342">342</th><td>    <i class="doc" data-doc="_ZNK12_GLOBAL__N_117RegisterCoalescer5printERN4llvm11raw_ostreamEPKNS1_6ModuleE">/// Implement the dump method.</i></td></tr>
<tr><th id="343">343</th><td>    <em>void</em> <a class="virtual tu decl" href="#_ZNK12_GLOBAL__N_117RegisterCoalescer5printERN4llvm11raw_ostreamEPKNS1_6ModuleE" title='(anonymous namespace)::RegisterCoalescer::print' data-type='void (anonymous namespace)::RegisterCoalescer::print(llvm::raw_ostream &amp; O, const llvm::Module *  = nullptr) const' data-ref="_ZNK12_GLOBAL__N_117RegisterCoalescer5printERN4llvm11raw_ostreamEPKNS1_6ModuleE">print</a>(<a class="type" href="../../include/llvm/Support/raw_ostream.h.html#llvm::raw_ostream" title='llvm::raw_ostream' data-ref="llvm::raw_ostream">raw_ostream</a> &amp;<dfn class="local col6 decl" id="46O" title='O' data-type='llvm::raw_ostream &amp;' data-ref="46O">O</dfn>, <em>const</em> <a class="type" href="../../include/llvm/IR/Module.h.html#llvm::Module" title='llvm::Module' data-ref="llvm::Module">Module</a>* = <b>nullptr</b>) <em>const</em> override;</td></tr>
<tr><th id="344">344</th><td>  };</td></tr>
<tr><th id="345">345</th><td></td></tr>
<tr><th id="346">346</th><td>} <i>// end anonymous namespace</i></td></tr>
<tr><th id="347">347</th><td></td></tr>
<tr><th id="348">348</th><td><em>char</em> <a class="tu type" href="#(anonymousnamespace)::RegisterCoalescer" title='(anonymous namespace)::RegisterCoalescer' data-ref="(anonymousnamespace)::RegisterCoalescer">RegisterCoalescer</a>::<dfn class="tu decl def" id="(anonymousnamespace)::RegisterCoalescer::ID" title='(anonymous namespace)::RegisterCoalescer::ID' data-type='char' data-ref="(anonymousnamespace)::RegisterCoalescer::ID">ID</dfn> = <var>0</var>;</td></tr>
<tr><th id="349">349</th><td></td></tr>
<tr><th id="350">350</th><td><em>char</em> &amp;<span class="namespace">llvm::</span><dfn class="decl def" id="llvm::RegisterCoalescerID" title='llvm::RegisterCoalescerID' data-ref="llvm::RegisterCoalescerID">RegisterCoalescerID</dfn> = <a class="tu type" href="#(anonymousnamespace)::RegisterCoalescer" title='(anonymous namespace)::RegisterCoalescer' data-ref="(anonymousnamespace)::RegisterCoalescer">RegisterCoalescer</a>::<a class="tu ref" href="#(anonymousnamespace)::RegisterCoalescer::ID" title='(anonymous namespace)::RegisterCoalescer::ID' data-ref="(anonymousnamespace)::RegisterCoalescer::ID">ID</a>;</td></tr>
<tr><th id="351">351</th><td></td></tr>
<tr><th id="352">352</th><td><a class="macro" href="../../include/llvm/PassSupport.h.html#47" title="static void *initializeRegisterCoalescerPassOnce(PassRegistry &amp;Registry) {" data-ref="_M/INITIALIZE_PASS_BEGIN">INITIALIZE_PASS_BEGIN</a>(RegisterCoalescer, <q>"simple-register-coalescing"</q>,</td></tr>
<tr><th id="353">353</th><td>                      <q>"Simple Register Coalescing"</q>, <b>false</b>, <b>false</b>)</td></tr>
<tr><th id="354">354</th><td><a class="macro" href="../../include/llvm/PassSupport.h.html#50" title="initializeLiveIntervalsPass(Registry);" data-ref="_M/INITIALIZE_PASS_DEPENDENCY">INITIALIZE_PASS_DEPENDENCY</a>(LiveIntervals)</td></tr>
<tr><th id="355">355</th><td><a class="macro" href="../../include/llvm/PassSupport.h.html#50" title="initializeSlotIndexesPass(Registry);" data-ref="_M/INITIALIZE_PASS_DEPENDENCY">INITIALIZE_PASS_DEPENDENCY</a>(SlotIndexes)</td></tr>
<tr><th id="356">356</th><td><a class="macro" href="../../include/llvm/PassSupport.h.html#50" title="initializeMachineLoopInfoPass(Registry);" data-ref="_M/INITIALIZE_PASS_DEPENDENCY">INITIALIZE_PASS_DEPENDENCY</a>(MachineLoopInfo)</td></tr>
<tr><th id="357">357</th><td><a class="macro" href="../../include/llvm/PassSupport.h.html#50" title="initializeAAResultsWrapperPassPass(Registry);" data-ref="_M/INITIALIZE_PASS_DEPENDENCY">INITIALIZE_PASS_DEPENDENCY</a>(AAResultsWrapperPass)</td></tr>
<tr><th id="358">358</th><td><a class="macro" href="../../include/llvm/PassSupport.h.html#54" title="PassInfo *PI = new PassInfo( &quot;Simple Register Coalescing&quot;, &quot;simple-register-coalescing&quot;, &amp;RegisterCoalescer::ID, PassInfo::NormalCtor_t(callDefaultCtor&lt;RegisterCoalescer&gt;), false, false); Registry.registerPass(*PI, true); return PI; } static llvm::once_flag InitializeRegisterCoalescerPassFlag; void llvm::initializeRegisterCoalescerPass(PassRegistry &amp;Registry) { llvm::call_once(InitializeRegisterCoalescerPassFlag, initializeRegisterCoalescerPassOnce, std::ref(Registry)); }" data-ref="_M/INITIALIZE_PASS_END">INITIALIZE_PASS_END</a>(<a class="tu type" href="#(anonymousnamespace)::RegisterCoalescer" title='(anonymous namespace)::RegisterCoalescer' data-ref="(anonymousnamespace)::RegisterCoalescer">RegisterCoalescer</a>, <a class="ref fake" href="../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"simple-register-coalescing"</q>,</td></tr>
<tr><th id="359">359</th><td>                    <a class="ref fake" href="../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"Simple Register Coalescing"</q>, <b>false</b>, <b>false</b>)</td></tr>
<tr><th id="360">360</th><td></td></tr>
<tr><th id="361">361</th><td><a class="macro" href="../../include/llvm/Support/Compiler.h.html#130" title="[[clang::warn_unused_result]]" data-ref="_M/LLVM_NODISCARD">LLVM_NODISCARD</a> <em>static</em> <em>bool</em> <dfn class="tu decl def" id="_ZL11isMoveInstrRKN4llvm18TargetRegisterInfoEPKNS_12MachineInstrERjS6_S6_S6_" title='isMoveInstr' data-type='bool isMoveInstr(const llvm::TargetRegisterInfo &amp; tri, const llvm::MachineInstr * MI, unsigned int &amp; Src, unsigned int &amp; Dst, unsigned int &amp; SrcSub, unsigned int &amp; DstSub)' data-ref="_ZL11isMoveInstrRKN4llvm18TargetRegisterInfoEPKNS_12MachineInstrERjS6_S6_S6_">isMoveInstr</dfn>(<em>const</em> <a class="type" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a> &amp;<dfn class="local col7 decl" id="47tri" title='tri' data-type='const llvm::TargetRegisterInfo &amp;' data-ref="47tri">tri</dfn>,</td></tr>
<tr><th id="362">362</th><td>                                       <em>const</em> <a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col8 decl" id="48MI" title='MI' data-type='const llvm::MachineInstr *' data-ref="48MI">MI</dfn>, <em>unsigned</em> &amp;<dfn class="local col9 decl" id="49Src" title='Src' data-type='unsigned int &amp;' data-ref="49Src">Src</dfn>,</td></tr>
<tr><th id="363">363</th><td>                                       <em>unsigned</em> &amp;<dfn class="local col0 decl" id="50Dst" title='Dst' data-type='unsigned int &amp;' data-ref="50Dst">Dst</dfn>, <em>unsigned</em> &amp;<dfn class="local col1 decl" id="51SrcSub" title='SrcSub' data-type='unsigned int &amp;' data-ref="51SrcSub">SrcSub</dfn>,</td></tr>
<tr><th id="364">364</th><td>                                       <em>unsigned</em> &amp;<dfn class="local col2 decl" id="52DstSub" title='DstSub' data-type='unsigned int &amp;' data-ref="52DstSub">DstSub</dfn>) {</td></tr>
<tr><th id="365">365</th><td>  <b>if</b> (<a class="local col8 ref" href="#48MI" title='MI' data-ref="48MI">MI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr6isCopyEv" title='llvm::MachineInstr::isCopy' data-ref="_ZNK4llvm12MachineInstr6isCopyEv">isCopy</a>()) {</td></tr>
<tr><th id="366">366</th><td>    <a class="local col0 ref" href="#50Dst" title='Dst' data-ref="50Dst">Dst</a> = <a class="local col8 ref" href="#48MI" title='MI' data-ref="48MI">MI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="367">367</th><td>    <a class="local col2 ref" href="#52DstSub" title='DstSub' data-ref="52DstSub">DstSub</a> = <a class="local col8 ref" href="#48MI" title='MI' data-ref="48MI">MI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand9getSubRegEv" title='llvm::MachineOperand::getSubReg' data-ref="_ZNK4llvm14MachineOperand9getSubRegEv">getSubReg</a>();</td></tr>
<tr><th id="368">368</th><td>    <a class="local col9 ref" href="#49Src" title='Src' data-ref="49Src">Src</a> = <a class="local col8 ref" href="#48MI" title='MI' data-ref="48MI">MI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="369">369</th><td>    <a class="local col1 ref" href="#51SrcSub" title='SrcSub' data-ref="51SrcSub">SrcSub</a> = <a class="local col8 ref" href="#48MI" title='MI' data-ref="48MI">MI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand9getSubRegEv" title='llvm::MachineOperand::getSubReg' data-ref="_ZNK4llvm14MachineOperand9getSubRegEv">getSubReg</a>();</td></tr>
<tr><th id="370">370</th><td>  } <b>else</b> <b>if</b> (<a class="local col8 ref" href="#48MI" title='MI' data-ref="48MI">MI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr13isSubregToRegEv" title='llvm::MachineInstr::isSubregToReg' data-ref="_ZNK4llvm12MachineInstr13isSubregToRegEv">isSubregToReg</a>()) {</td></tr>
<tr><th id="371">371</th><td>    <a class="local col0 ref" href="#50Dst" title='Dst' data-ref="50Dst">Dst</a> = <a class="local col8 ref" href="#48MI" title='MI' data-ref="48MI">MI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="372">372</th><td>    <a class="local col2 ref" href="#52DstSub" title='DstSub' data-ref="52DstSub">DstSub</a> = <a class="local col7 ref" href="#47tri" title='tri' data-ref="47tri">tri</a>.<a class="ref" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm18TargetRegisterInfo20composeSubRegIndicesEjj" title='llvm::TargetRegisterInfo::composeSubRegIndices' data-ref="_ZNK4llvm18TargetRegisterInfo20composeSubRegIndicesEjj">composeSubRegIndices</a>(<a class="local col8 ref" href="#48MI" title='MI' data-ref="48MI">MI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand9getSubRegEv" title='llvm::MachineOperand::getSubReg' data-ref="_ZNK4llvm14MachineOperand9getSubRegEv">getSubReg</a>(),</td></tr>
<tr><th id="373">373</th><td>                                      <a class="local col8 ref" href="#48MI" title='MI' data-ref="48MI">MI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>3</var>).<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>());</td></tr>
<tr><th id="374">374</th><td>    <a class="local col9 ref" href="#49Src" title='Src' data-ref="49Src">Src</a> = <a class="local col8 ref" href="#48MI" title='MI' data-ref="48MI">MI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>).<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="375">375</th><td>    <a class="local col1 ref" href="#51SrcSub" title='SrcSub' data-ref="51SrcSub">SrcSub</a> = <a class="local col8 ref" href="#48MI" title='MI' data-ref="48MI">MI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>).<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand9getSubRegEv" title='llvm::MachineOperand::getSubReg' data-ref="_ZNK4llvm14MachineOperand9getSubRegEv">getSubReg</a>();</td></tr>
<tr><th id="376">376</th><td>  } <b>else</b></td></tr>
<tr><th id="377">377</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="378">378</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="379">379</th><td>}</td></tr>
<tr><th id="380">380</th><td></td></tr>
<tr><th id="381">381</th><td><i class="doc" data-doc="_ZL11isSplitEdgePKN4llvm17MachineBasicBlockE">/// Return true if this block should be vacated by the coalescer to eliminate</i></td></tr>
<tr><th id="382">382</th><td><i class="doc" data-doc="_ZL11isSplitEdgePKN4llvm17MachineBasicBlockE">/// branches. The important cases to handle in the coalescer are critical edges</i></td></tr>
<tr><th id="383">383</th><td><i class="doc" data-doc="_ZL11isSplitEdgePKN4llvm17MachineBasicBlockE">/// split during phi elimination which contain only copies. Simple blocks that</i></td></tr>
<tr><th id="384">384</th><td><i class="doc" data-doc="_ZL11isSplitEdgePKN4llvm17MachineBasicBlockE">/// contain non-branches should also be vacated, but this can be handled by an</i></td></tr>
<tr><th id="385">385</th><td><i class="doc" data-doc="_ZL11isSplitEdgePKN4llvm17MachineBasicBlockE">/// earlier pass similar to early if-conversion.</i></td></tr>
<tr><th id="386">386</th><td><em>static</em> <em>bool</em> <dfn class="tu decl def" id="_ZL11isSplitEdgePKN4llvm17MachineBasicBlockE" title='isSplitEdge' data-type='bool isSplitEdge(const llvm::MachineBasicBlock * MBB)' data-ref="_ZL11isSplitEdgePKN4llvm17MachineBasicBlockE">isSplitEdge</dfn>(<em>const</em> <a class="type" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col3 decl" id="53MBB" title='MBB' data-type='const llvm::MachineBasicBlock *' data-ref="53MBB">MBB</dfn>) {</td></tr>
<tr><th id="387">387</th><td>  <b>if</b> (<a class="local col3 ref" href="#53MBB" title='MBB' data-ref="53MBB">MBB</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZNK4llvm17MachineBasicBlock9pred_sizeEv" title='llvm::MachineBasicBlock::pred_size' data-ref="_ZNK4llvm17MachineBasicBlock9pred_sizeEv">pred_size</a>() != <var>1</var> || <a class="local col3 ref" href="#53MBB" title='MBB' data-ref="53MBB">MBB</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZNK4llvm17MachineBasicBlock9succ_sizeEv" title='llvm::MachineBasicBlock::succ_size' data-ref="_ZNK4llvm17MachineBasicBlock9succ_sizeEv">succ_size</a>() != <var>1</var>)</td></tr>
<tr><th id="388">388</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="389">389</th><td></td></tr>
<tr><th id="390">390</th><td>  <b>for</b> (<em>const</em> <em>auto</em> &amp;<dfn class="local col4 decl" id="54MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="54MI">MI</dfn> : *<a class="local col3 ref" href="#53MBB" title='MBB' data-ref="53MBB">MBB</a>) {</td></tr>
<tr><th id="391">391</th><td>    <b>if</b> (!<a class="local col4 ref" href="#54MI" title='MI' data-ref="54MI">MI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10isCopyLikeEv" title='llvm::MachineInstr::isCopyLike' data-ref="_ZNK4llvm12MachineInstr10isCopyLikeEv">isCopyLike</a>() &amp;&amp; !<a class="local col4 ref" href="#54MI" title='MI' data-ref="54MI">MI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr21isUnconditionalBranchENS0_9QueryTypeE" title='llvm::MachineInstr::isUnconditionalBranch' data-ref="_ZNK4llvm12MachineInstr21isUnconditionalBranchENS0_9QueryTypeE">isUnconditionalBranch</a>())</td></tr>
<tr><th id="392">392</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="393">393</th><td>  }</td></tr>
<tr><th id="394">394</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="395">395</th><td>}</td></tr>
<tr><th id="396">396</th><td></td></tr>
<tr><th id="397">397</th><td><em>bool</em> <a class="type" href="RegisterCoalescer.h.html#llvm::CoalescerPair" title='llvm::CoalescerPair' data-ref="llvm::CoalescerPair">CoalescerPair</a>::<dfn class="decl def" id="_ZN4llvm13CoalescerPair12setRegistersEPKNS_12MachineInstrE" title='llvm::CoalescerPair::setRegisters' data-ref="_ZN4llvm13CoalescerPair12setRegistersEPKNS_12MachineInstrE">setRegisters</dfn>(<em>const</em> <a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col5 decl" id="55MI" title='MI' data-type='const llvm::MachineInstr *' data-ref="55MI">MI</dfn>) {</td></tr>
<tr><th id="398">398</th><td>  <a class="member" href="RegisterCoalescer.h.html#llvm::CoalescerPair::SrcReg" title='llvm::CoalescerPair::SrcReg' data-ref="llvm::CoalescerPair::SrcReg">SrcReg</a> = <a class="member" href="RegisterCoalescer.h.html#llvm::CoalescerPair::DstReg" title='llvm::CoalescerPair::DstReg' data-ref="llvm::CoalescerPair::DstReg">DstReg</a> = <var>0</var>;</td></tr>
<tr><th id="399">399</th><td>  <a class="member" href="RegisterCoalescer.h.html#llvm::CoalescerPair::SrcIdx" title='llvm::CoalescerPair::SrcIdx' data-ref="llvm::CoalescerPair::SrcIdx">SrcIdx</a> = <a class="member" href="RegisterCoalescer.h.html#llvm::CoalescerPair::DstIdx" title='llvm::CoalescerPair::DstIdx' data-ref="llvm::CoalescerPair::DstIdx">DstIdx</a> = <var>0</var>;</td></tr>
<tr><th id="400">400</th><td>  <a class="member" href="RegisterCoalescer.h.html#llvm::CoalescerPair::NewRC" title='llvm::CoalescerPair::NewRC' data-ref="llvm::CoalescerPair::NewRC">NewRC</a> = <b>nullptr</b>;</td></tr>
<tr><th id="401">401</th><td>  <a class="member" href="RegisterCoalescer.h.html#llvm::CoalescerPair::Flipped" title='llvm::CoalescerPair::Flipped' data-ref="llvm::CoalescerPair::Flipped">Flipped</a> = <a class="member" href="RegisterCoalescer.h.html#llvm::CoalescerPair::CrossClass" title='llvm::CoalescerPair::CrossClass' data-ref="llvm::CoalescerPair::CrossClass">CrossClass</a> = <b>false</b>;</td></tr>
<tr><th id="402">402</th><td></td></tr>
<tr><th id="403">403</th><td>  <em>unsigned</em> <dfn class="local col6 decl" id="56Src" title='Src' data-type='unsigned int' data-ref="56Src">Src</dfn>, <dfn class="local col7 decl" id="57Dst" title='Dst' data-type='unsigned int' data-ref="57Dst">Dst</dfn>, <dfn class="local col8 decl" id="58SrcSub" title='SrcSub' data-type='unsigned int' data-ref="58SrcSub">SrcSub</dfn>, <dfn class="local col9 decl" id="59DstSub" title='DstSub' data-type='unsigned int' data-ref="59DstSub">DstSub</dfn>;</td></tr>
<tr><th id="404">404</th><td>  <b>if</b> (!<a class="tu ref" href="#_ZL11isMoveInstrRKN4llvm18TargetRegisterInfoEPKNS_12MachineInstrERjS6_S6_S6_" title='isMoveInstr' data-use='c' data-ref="_ZL11isMoveInstrRKN4llvm18TargetRegisterInfoEPKNS_12MachineInstrERjS6_S6_S6_">isMoveInstr</a>(<a class="member" href="RegisterCoalescer.h.html#llvm::CoalescerPair::TRI" title='llvm::CoalescerPair::TRI' data-ref="llvm::CoalescerPair::TRI">TRI</a>, <a class="local col5 ref" href="#55MI" title='MI' data-ref="55MI">MI</a>, <span class='refarg'><a class="local col6 ref" href="#56Src" title='Src' data-ref="56Src">Src</a></span>, <span class='refarg'><a class="local col7 ref" href="#57Dst" title='Dst' data-ref="57Dst">Dst</a></span>, <span class='refarg'><a class="local col8 ref" href="#58SrcSub" title='SrcSub' data-ref="58SrcSub">SrcSub</a></span>, <span class='refarg'><a class="local col9 ref" href="#59DstSub" title='DstSub' data-ref="59DstSub">DstSub</a></span>))</td></tr>
<tr><th id="405">405</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="406">406</th><td>  <a class="member" href="RegisterCoalescer.h.html#llvm::CoalescerPair::Partial" title='llvm::CoalescerPair::Partial' data-ref="llvm::CoalescerPair::Partial">Partial</a> = <a class="local col8 ref" href="#58SrcSub" title='SrcSub' data-ref="58SrcSub">SrcSub</a> || <a class="local col9 ref" href="#59DstSub" title='DstSub' data-ref="59DstSub">DstSub</a>;</td></tr>
<tr><th id="407">407</th><td></td></tr>
<tr><th id="408">408</th><td>  <i>// If one register is a physreg, it must be Dst.</i></td></tr>
<tr><th id="409">409</th><td>  <b>if</b> (<a class="type" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a>::<a class="ref" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm18TargetRegisterInfo18isPhysicalRegisterEj" title='llvm::TargetRegisterInfo::isPhysicalRegister' data-ref="_ZN4llvm18TargetRegisterInfo18isPhysicalRegisterEj">isPhysicalRegister</a>(<a class="local col6 ref" href="#56Src" title='Src' data-ref="56Src">Src</a>)) {</td></tr>
<tr><th id="410">410</th><td>    <b>if</b> (<a class="type" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a>::<a class="ref" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm18TargetRegisterInfo18isPhysicalRegisterEj" title='llvm::TargetRegisterInfo::isPhysicalRegister' data-ref="_ZN4llvm18TargetRegisterInfo18isPhysicalRegisterEj">isPhysicalRegister</a>(<a class="local col7 ref" href="#57Dst" title='Dst' data-ref="57Dst">Dst</a>))</td></tr>
<tr><th id="411">411</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="412">412</th><td>    <span class="namespace">std::</span><a class="ref" href="../../../../include/c++/7/bits/move.h.html#_ZSt4swapRT_S0_" title='std::swap' data-ref="_ZSt4swapRT_S0_">swap</a>(<span class='refarg'><a class="local col6 ref" href="#56Src" title='Src' data-ref="56Src">Src</a></span>, <span class='refarg'><a class="local col7 ref" href="#57Dst" title='Dst' data-ref="57Dst">Dst</a></span>);</td></tr>
<tr><th id="413">413</th><td>    <span class="namespace">std::</span><a class="ref" href="../../../../include/c++/7/bits/move.h.html#_ZSt4swapRT_S0_" title='std::swap' data-ref="_ZSt4swapRT_S0_">swap</a>(<span class='refarg'><a class="local col8 ref" href="#58SrcSub" title='SrcSub' data-ref="58SrcSub">SrcSub</a></span>, <span class='refarg'><a class="local col9 ref" href="#59DstSub" title='DstSub' data-ref="59DstSub">DstSub</a></span>);</td></tr>
<tr><th id="414">414</th><td>    <a class="member" href="RegisterCoalescer.h.html#llvm::CoalescerPair::Flipped" title='llvm::CoalescerPair::Flipped' data-ref="llvm::CoalescerPair::Flipped">Flipped</a> = <b>true</b>;</td></tr>
<tr><th id="415">415</th><td>  }</td></tr>
<tr><th id="416">416</th><td></td></tr>
<tr><th id="417">417</th><td>  <em>const</em> <a class="type" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col0 decl" id="60MRI" title='MRI' data-type='const llvm::MachineRegisterInfo &amp;' data-ref="60MRI">MRI</dfn> = <a class="local col5 ref" href="#55MI" title='MI' data-ref="55MI">MI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr5getMFEv" title='llvm::MachineInstr::getMF' data-ref="_ZNK4llvm12MachineInstr5getMFEv">getMF</a>()-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction10getRegInfoEv" title='llvm::MachineFunction::getRegInfo' data-ref="_ZNK4llvm15MachineFunction10getRegInfoEv">getRegInfo</a>();</td></tr>
<tr><th id="418">418</th><td></td></tr>
<tr><th id="419">419</th><td>  <b>if</b> (<a class="type" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a>::<a class="ref" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm18TargetRegisterInfo18isPhysicalRegisterEj" title='llvm::TargetRegisterInfo::isPhysicalRegister' data-ref="_ZN4llvm18TargetRegisterInfo18isPhysicalRegisterEj">isPhysicalRegister</a>(<a class="local col7 ref" href="#57Dst" title='Dst' data-ref="57Dst">Dst</a>)) {</td></tr>
<tr><th id="420">420</th><td>    <i>// Eliminate DstSub on a physreg.</i></td></tr>
<tr><th id="421">421</th><td>    <b>if</b> (<a class="local col9 ref" href="#59DstSub" title='DstSub' data-ref="59DstSub">DstSub</a>) {</td></tr>
<tr><th id="422">422</th><td>      <a class="local col7 ref" href="#57Dst" title='Dst' data-ref="57Dst">Dst</a> = <a class="member" href="RegisterCoalescer.h.html#llvm::CoalescerPair::TRI" title='llvm::CoalescerPair::TRI' data-ref="llvm::CoalescerPair::TRI">TRI</a>.<a class="ref" href="../../include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm14MCRegisterInfo9getSubRegEjj" title='llvm::MCRegisterInfo::getSubReg' data-ref="_ZNK4llvm14MCRegisterInfo9getSubRegEjj">getSubReg</a>(<a class="local col7 ref" href="#57Dst" title='Dst' data-ref="57Dst">Dst</a>, <a class="local col9 ref" href="#59DstSub" title='DstSub' data-ref="59DstSub">DstSub</a>);</td></tr>
<tr><th id="423">423</th><td>      <b>if</b> (!<a class="local col7 ref" href="#57Dst" title='Dst' data-ref="57Dst">Dst</a>) <b>return</b> <b>false</b>;</td></tr>
<tr><th id="424">424</th><td>      <a class="local col9 ref" href="#59DstSub" title='DstSub' data-ref="59DstSub">DstSub</a> = <var>0</var>;</td></tr>
<tr><th id="425">425</th><td>    }</td></tr>
<tr><th id="426">426</th><td></td></tr>
<tr><th id="427">427</th><td>    <i>// Eliminate SrcSub by picking a corresponding Dst superregister.</i></td></tr>
<tr><th id="428">428</th><td>    <b>if</b> (<a class="local col8 ref" href="#58SrcSub" title='SrcSub' data-ref="58SrcSub">SrcSub</a>) {</td></tr>
<tr><th id="429">429</th><td>      <a class="local col7 ref" href="#57Dst" title='Dst' data-ref="57Dst">Dst</a> = <a class="member" href="RegisterCoalescer.h.html#llvm::CoalescerPair::TRI" title='llvm::CoalescerPair::TRI' data-ref="llvm::CoalescerPair::TRI">TRI</a>.<a class="ref" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm18TargetRegisterInfo19getMatchingSuperRegEjjPKNS_19TargetRegisterClassE" title='llvm::TargetRegisterInfo::getMatchingSuperReg' data-ref="_ZNK4llvm18TargetRegisterInfo19getMatchingSuperRegEjjPKNS_19TargetRegisterClassE">getMatchingSuperReg</a>(<a class="local col7 ref" href="#57Dst" title='Dst' data-ref="57Dst">Dst</a>, <a class="local col8 ref" href="#58SrcSub" title='SrcSub' data-ref="58SrcSub">SrcSub</a>, <a class="local col0 ref" href="#60MRI" title='MRI' data-ref="60MRI">MRI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo11getRegClassEj" title='llvm::MachineRegisterInfo::getRegClass' data-ref="_ZNK4llvm19MachineRegisterInfo11getRegClassEj">getRegClass</a>(<a class="local col6 ref" href="#56Src" title='Src' data-ref="56Src">Src</a>));</td></tr>
<tr><th id="430">430</th><td>      <b>if</b> (!<a class="local col7 ref" href="#57Dst" title='Dst' data-ref="57Dst">Dst</a>) <b>return</b> <b>false</b>;</td></tr>
<tr><th id="431">431</th><td>    } <b>else</b> <b>if</b> (!<a class="local col0 ref" href="#60MRI" title='MRI' data-ref="60MRI">MRI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo11getRegClassEj" title='llvm::MachineRegisterInfo::getRegClass' data-ref="_ZNK4llvm19MachineRegisterInfo11getRegClassEj">getRegClass</a>(<a class="local col6 ref" href="#56Src" title='Src' data-ref="56Src">Src</a>)-&gt;<a class="ref" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm19TargetRegisterClass8containsEj" title='llvm::TargetRegisterClass::contains' data-ref="_ZNK4llvm19TargetRegisterClass8containsEj">contains</a>(<a class="local col7 ref" href="#57Dst" title='Dst' data-ref="57Dst">Dst</a>)) {</td></tr>
<tr><th id="432">432</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="433">433</th><td>    }</td></tr>
<tr><th id="434">434</th><td>  } <b>else</b> {</td></tr>
<tr><th id="435">435</th><td>    <i>// Both registers are virtual.</i></td></tr>
<tr><th id="436">436</th><td>    <em>const</em> <a class="type" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col1 decl" id="61SrcRC" title='SrcRC' data-type='const llvm::TargetRegisterClass *' data-ref="61SrcRC">SrcRC</dfn> = <a class="local col0 ref" href="#60MRI" title='MRI' data-ref="60MRI">MRI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo11getRegClassEj" title='llvm::MachineRegisterInfo::getRegClass' data-ref="_ZNK4llvm19MachineRegisterInfo11getRegClassEj">getRegClass</a>(<a class="local col6 ref" href="#56Src" title='Src' data-ref="56Src">Src</a>);</td></tr>
<tr><th id="437">437</th><td>    <em>const</em> <a class="type" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col2 decl" id="62DstRC" title='DstRC' data-type='const llvm::TargetRegisterClass *' data-ref="62DstRC">DstRC</dfn> = <a class="local col0 ref" href="#60MRI" title='MRI' data-ref="60MRI">MRI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo11getRegClassEj" title='llvm::MachineRegisterInfo::getRegClass' data-ref="_ZNK4llvm19MachineRegisterInfo11getRegClassEj">getRegClass</a>(<a class="local col7 ref" href="#57Dst" title='Dst' data-ref="57Dst">Dst</a>);</td></tr>
<tr><th id="438">438</th><td></td></tr>
<tr><th id="439">439</th><td>    <i>// Both registers have subreg indices.</i></td></tr>
<tr><th id="440">440</th><td>    <b>if</b> (<a class="local col8 ref" href="#58SrcSub" title='SrcSub' data-ref="58SrcSub">SrcSub</a> &amp;&amp; <a class="local col9 ref" href="#59DstSub" title='DstSub' data-ref="59DstSub">DstSub</a>) {</td></tr>
<tr><th id="441">441</th><td>      <i>// Copies between different sub-registers are never coalescable.</i></td></tr>
<tr><th id="442">442</th><td>      <b>if</b> (<a class="local col6 ref" href="#56Src" title='Src' data-ref="56Src">Src</a> == <a class="local col7 ref" href="#57Dst" title='Dst' data-ref="57Dst">Dst</a> &amp;&amp; <a class="local col8 ref" href="#58SrcSub" title='SrcSub' data-ref="58SrcSub">SrcSub</a> != <a class="local col9 ref" href="#59DstSub" title='DstSub' data-ref="59DstSub">DstSub</a>)</td></tr>
<tr><th id="443">443</th><td>        <b>return</b> <b>false</b>;</td></tr>
<tr><th id="444">444</th><td></td></tr>
<tr><th id="445">445</th><td>      <a class="member" href="RegisterCoalescer.h.html#llvm::CoalescerPair::NewRC" title='llvm::CoalescerPair::NewRC' data-ref="llvm::CoalescerPair::NewRC">NewRC</a> = <a class="member" href="RegisterCoalescer.h.html#llvm::CoalescerPair::TRI" title='llvm::CoalescerPair::TRI' data-ref="llvm::CoalescerPair::TRI">TRI</a>.<a class="ref" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm18TargetRegisterInfo22getCommonSuperRegClassEPKNS_19TargetRegisterClassEjS3_jRjS4_" title='llvm::TargetRegisterInfo::getCommonSuperRegClass' data-ref="_ZNK4llvm18TargetRegisterInfo22getCommonSuperRegClassEPKNS_19TargetRegisterClassEjS3_jRjS4_">getCommonSuperRegClass</a>(<a class="local col1 ref" href="#61SrcRC" title='SrcRC' data-ref="61SrcRC">SrcRC</a>, <a class="local col8 ref" href="#58SrcSub" title='SrcSub' data-ref="58SrcSub">SrcSub</a>, <a class="local col2 ref" href="#62DstRC" title='DstRC' data-ref="62DstRC">DstRC</a>, <a class="local col9 ref" href="#59DstSub" title='DstSub' data-ref="59DstSub">DstSub</a>,</td></tr>
<tr><th id="446">446</th><td>                                         <span class='refarg'><a class="member" href="RegisterCoalescer.h.html#llvm::CoalescerPair::SrcIdx" title='llvm::CoalescerPair::SrcIdx' data-ref="llvm::CoalescerPair::SrcIdx">SrcIdx</a></span>, <span class='refarg'><a class="member" href="RegisterCoalescer.h.html#llvm::CoalescerPair::DstIdx" title='llvm::CoalescerPair::DstIdx' data-ref="llvm::CoalescerPair::DstIdx">DstIdx</a></span>);</td></tr>
<tr><th id="447">447</th><td>      <b>if</b> (!<a class="member" href="RegisterCoalescer.h.html#llvm::CoalescerPair::NewRC" title='llvm::CoalescerPair::NewRC' data-ref="llvm::CoalescerPair::NewRC">NewRC</a>)</td></tr>
<tr><th id="448">448</th><td>        <b>return</b> <b>false</b>;</td></tr>
<tr><th id="449">449</th><td>    } <b>else</b> <b>if</b> (<a class="local col9 ref" href="#59DstSub" title='DstSub' data-ref="59DstSub">DstSub</a>) {</td></tr>
<tr><th id="450">450</th><td>      <i>// SrcReg will be merged with a sub-register of DstReg.</i></td></tr>
<tr><th id="451">451</th><td>      <a class="member" href="RegisterCoalescer.h.html#llvm::CoalescerPair::SrcIdx" title='llvm::CoalescerPair::SrcIdx' data-ref="llvm::CoalescerPair::SrcIdx">SrcIdx</a> = <a class="local col9 ref" href="#59DstSub" title='DstSub' data-ref="59DstSub">DstSub</a>;</td></tr>
<tr><th id="452">452</th><td>      <a class="member" href="RegisterCoalescer.h.html#llvm::CoalescerPair::NewRC" title='llvm::CoalescerPair::NewRC' data-ref="llvm::CoalescerPair::NewRC">NewRC</a> = <a class="member" href="RegisterCoalescer.h.html#llvm::CoalescerPair::TRI" title='llvm::CoalescerPair::TRI' data-ref="llvm::CoalescerPair::TRI">TRI</a>.<a class="virtual ref" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm18TargetRegisterInfo24getMatchingSuperRegClassEPKNS_19TargetRegisterClassES3_j" title='llvm::TargetRegisterInfo::getMatchingSuperRegClass' data-ref="_ZNK4llvm18TargetRegisterInfo24getMatchingSuperRegClassEPKNS_19TargetRegisterClassES3_j">getMatchingSuperRegClass</a>(<a class="local col2 ref" href="#62DstRC" title='DstRC' data-ref="62DstRC">DstRC</a>, <a class="local col1 ref" href="#61SrcRC" title='SrcRC' data-ref="61SrcRC">SrcRC</a>, <a class="local col9 ref" href="#59DstSub" title='DstSub' data-ref="59DstSub">DstSub</a>);</td></tr>
<tr><th id="453">453</th><td>    } <b>else</b> <b>if</b> (<a class="local col8 ref" href="#58SrcSub" title='SrcSub' data-ref="58SrcSub">SrcSub</a>) {</td></tr>
<tr><th id="454">454</th><td>      <i>// DstReg will be merged with a sub-register of SrcReg.</i></td></tr>
<tr><th id="455">455</th><td>      <a class="member" href="RegisterCoalescer.h.html#llvm::CoalescerPair::DstIdx" title='llvm::CoalescerPair::DstIdx' data-ref="llvm::CoalescerPair::DstIdx">DstIdx</a> = <a class="local col8 ref" href="#58SrcSub" title='SrcSub' data-ref="58SrcSub">SrcSub</a>;</td></tr>
<tr><th id="456">456</th><td>      <a class="member" href="RegisterCoalescer.h.html#llvm::CoalescerPair::NewRC" title='llvm::CoalescerPair::NewRC' data-ref="llvm::CoalescerPair::NewRC">NewRC</a> = <a class="member" href="RegisterCoalescer.h.html#llvm::CoalescerPair::TRI" title='llvm::CoalescerPair::TRI' data-ref="llvm::CoalescerPair::TRI">TRI</a>.<a class="virtual ref" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm18TargetRegisterInfo24getMatchingSuperRegClassEPKNS_19TargetRegisterClassES3_j" title='llvm::TargetRegisterInfo::getMatchingSuperRegClass' data-ref="_ZNK4llvm18TargetRegisterInfo24getMatchingSuperRegClassEPKNS_19TargetRegisterClassES3_j">getMatchingSuperRegClass</a>(<a class="local col1 ref" href="#61SrcRC" title='SrcRC' data-ref="61SrcRC">SrcRC</a>, <a class="local col2 ref" href="#62DstRC" title='DstRC' data-ref="62DstRC">DstRC</a>, <a class="local col8 ref" href="#58SrcSub" title='SrcSub' data-ref="58SrcSub">SrcSub</a>);</td></tr>
<tr><th id="457">457</th><td>    } <b>else</b> {</td></tr>
<tr><th id="458">458</th><td>      <i>// This is a straight copy without sub-registers.</i></td></tr>
<tr><th id="459">459</th><td>      <a class="member" href="RegisterCoalescer.h.html#llvm::CoalescerPair::NewRC" title='llvm::CoalescerPair::NewRC' data-ref="llvm::CoalescerPair::NewRC">NewRC</a> = <a class="member" href="RegisterCoalescer.h.html#llvm::CoalescerPair::TRI" title='llvm::CoalescerPair::TRI' data-ref="llvm::CoalescerPair::TRI">TRI</a>.<a class="ref" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm18TargetRegisterInfo17getCommonSubClassEPKNS_19TargetRegisterClassES3_NS_3MVT15SimpleValueTypeE" title='llvm::TargetRegisterInfo::getCommonSubClass' data-ref="_ZNK4llvm18TargetRegisterInfo17getCommonSubClassEPKNS_19TargetRegisterClassES3_NS_3MVT15SimpleValueTypeE">getCommonSubClass</a>(<a class="local col2 ref" href="#62DstRC" title='DstRC' data-ref="62DstRC">DstRC</a>, <a class="local col1 ref" href="#61SrcRC" title='SrcRC' data-ref="61SrcRC">SrcRC</a>);</td></tr>
<tr><th id="460">460</th><td>    }</td></tr>
<tr><th id="461">461</th><td></td></tr>
<tr><th id="462">462</th><td>    <i>// The combined constraint may be impossible to satisfy.</i></td></tr>
<tr><th id="463">463</th><td>    <b>if</b> (!<a class="member" href="RegisterCoalescer.h.html#llvm::CoalescerPair::NewRC" title='llvm::CoalescerPair::NewRC' data-ref="llvm::CoalescerPair::NewRC">NewRC</a>)</td></tr>
<tr><th id="464">464</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="465">465</th><td></td></tr>
<tr><th id="466">466</th><td>    <i>// Prefer SrcReg to be a sub-register of DstReg.</i></td></tr>
<tr><th id="467">467</th><td><i>    // FIXME: Coalescer should support subregs symmetrically.</i></td></tr>
<tr><th id="468">468</th><td>    <b>if</b> (<a class="member" href="RegisterCoalescer.h.html#llvm::CoalescerPair::DstIdx" title='llvm::CoalescerPair::DstIdx' data-ref="llvm::CoalescerPair::DstIdx">DstIdx</a> &amp;&amp; !<a class="member" href="RegisterCoalescer.h.html#llvm::CoalescerPair::SrcIdx" title='llvm::CoalescerPair::SrcIdx' data-ref="llvm::CoalescerPair::SrcIdx">SrcIdx</a>) {</td></tr>
<tr><th id="469">469</th><td>      <span class="namespace">std::</span><a class="ref" href="../../../../include/c++/7/bits/move.h.html#_ZSt4swapRT_S0_" title='std::swap' data-ref="_ZSt4swapRT_S0_">swap</a>(<span class='refarg'><a class="local col6 ref" href="#56Src" title='Src' data-ref="56Src">Src</a></span>, <span class='refarg'><a class="local col7 ref" href="#57Dst" title='Dst' data-ref="57Dst">Dst</a></span>);</td></tr>
<tr><th id="470">470</th><td>      <span class="namespace">std::</span><a class="ref" href="../../../../include/c++/7/bits/move.h.html#_ZSt4swapRT_S0_" title='std::swap' data-ref="_ZSt4swapRT_S0_">swap</a>(<span class='refarg'><a class="member" href="RegisterCoalescer.h.html#llvm::CoalescerPair::SrcIdx" title='llvm::CoalescerPair::SrcIdx' data-ref="llvm::CoalescerPair::SrcIdx">SrcIdx</a></span>, <span class='refarg'><a class="member" href="RegisterCoalescer.h.html#llvm::CoalescerPair::DstIdx" title='llvm::CoalescerPair::DstIdx' data-ref="llvm::CoalescerPair::DstIdx">DstIdx</a></span>);</td></tr>
<tr><th id="471">471</th><td>      <a class="member" href="RegisterCoalescer.h.html#llvm::CoalescerPair::Flipped" title='llvm::CoalescerPair::Flipped' data-ref="llvm::CoalescerPair::Flipped">Flipped</a> = !<a class="member" href="RegisterCoalescer.h.html#llvm::CoalescerPair::Flipped" title='llvm::CoalescerPair::Flipped' data-ref="llvm::CoalescerPair::Flipped">Flipped</a>;</td></tr>
<tr><th id="472">472</th><td>    }</td></tr>
<tr><th id="473">473</th><td></td></tr>
<tr><th id="474">474</th><td>    <a class="member" href="RegisterCoalescer.h.html#llvm::CoalescerPair::CrossClass" title='llvm::CoalescerPair::CrossClass' data-ref="llvm::CoalescerPair::CrossClass">CrossClass</a> = <a class="member" href="RegisterCoalescer.h.html#llvm::CoalescerPair::NewRC" title='llvm::CoalescerPair::NewRC' data-ref="llvm::CoalescerPair::NewRC">NewRC</a> != <a class="local col2 ref" href="#62DstRC" title='DstRC' data-ref="62DstRC">DstRC</a> || <a class="member" href="RegisterCoalescer.h.html#llvm::CoalescerPair::NewRC" title='llvm::CoalescerPair::NewRC' data-ref="llvm::CoalescerPair::NewRC">NewRC</a> != <a class="local col1 ref" href="#61SrcRC" title='SrcRC' data-ref="61SrcRC">SrcRC</a>;</td></tr>
<tr><th id="475">475</th><td>  }</td></tr>
<tr><th id="476">476</th><td>  <i>// Check our invariants</i></td></tr>
<tr><th id="477">477</th><td>  <a class="macro" href="../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (TargetRegisterInfo::isVirtualRegister(Src) &amp;&amp; &quot;Src must be virtual&quot;) ? void (0) : __assert_fail (&quot;TargetRegisterInfo::isVirtualRegister(Src) &amp;&amp; \&quot;Src must be virtual\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/RegisterCoalescer.cpp&quot;, 477, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="type" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a>::<a class="ref" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm18TargetRegisterInfo17isVirtualRegisterEj" title='llvm::TargetRegisterInfo::isVirtualRegister' data-ref="_ZN4llvm18TargetRegisterInfo17isVirtualRegisterEj">isVirtualRegister</a>(<a class="local col6 ref" href="#56Src" title='Src' data-ref="56Src">Src</a>) &amp;&amp; <q>"Src must be virtual"</q>);</td></tr>
<tr><th id="478">478</th><td>  <a class="macro" href="../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (!(TargetRegisterInfo::isPhysicalRegister(Dst) &amp;&amp; DstSub) &amp;&amp; &quot;Cannot have a physical SubIdx&quot;) ? void (0) : __assert_fail (&quot;!(TargetRegisterInfo::isPhysicalRegister(Dst) &amp;&amp; DstSub) &amp;&amp; \&quot;Cannot have a physical SubIdx\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/RegisterCoalescer.cpp&quot;, 479, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(!(<a class="type" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a>::<a class="ref" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm18TargetRegisterInfo18isPhysicalRegisterEj" title='llvm::TargetRegisterInfo::isPhysicalRegister' data-ref="_ZN4llvm18TargetRegisterInfo18isPhysicalRegisterEj">isPhysicalRegister</a>(<a class="local col7 ref" href="#57Dst" title='Dst' data-ref="57Dst">Dst</a>) &amp;&amp; <a class="local col9 ref" href="#59DstSub" title='DstSub' data-ref="59DstSub">DstSub</a>) &amp;&amp;</td></tr>
<tr><th id="479">479</th><td>         <q>"Cannot have a physical SubIdx"</q>);</td></tr>
<tr><th id="480">480</th><td>  <a class="member" href="RegisterCoalescer.h.html#llvm::CoalescerPair::SrcReg" title='llvm::CoalescerPair::SrcReg' data-ref="llvm::CoalescerPair::SrcReg">SrcReg</a> = <a class="local col6 ref" href="#56Src" title='Src' data-ref="56Src">Src</a>;</td></tr>
<tr><th id="481">481</th><td>  <a class="member" href="RegisterCoalescer.h.html#llvm::CoalescerPair::DstReg" title='llvm::CoalescerPair::DstReg' data-ref="llvm::CoalescerPair::DstReg">DstReg</a> = <a class="local col7 ref" href="#57Dst" title='Dst' data-ref="57Dst">Dst</a>;</td></tr>
<tr><th id="482">482</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="483">483</th><td>}</td></tr>
<tr><th id="484">484</th><td></td></tr>
<tr><th id="485">485</th><td><em>bool</em> <a class="type" href="RegisterCoalescer.h.html#llvm::CoalescerPair" title='llvm::CoalescerPair' data-ref="llvm::CoalescerPair">CoalescerPair</a>::<dfn class="decl def" id="_ZN4llvm13CoalescerPair4flipEv" title='llvm::CoalescerPair::flip' data-ref="_ZN4llvm13CoalescerPair4flipEv">flip</dfn>() {</td></tr>
<tr><th id="486">486</th><td>  <b>if</b> (<a class="type" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a>::<a class="ref" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm18TargetRegisterInfo18isPhysicalRegisterEj" title='llvm::TargetRegisterInfo::isPhysicalRegister' data-ref="_ZN4llvm18TargetRegisterInfo18isPhysicalRegisterEj">isPhysicalRegister</a>(<a class="member" href="RegisterCoalescer.h.html#llvm::CoalescerPair::DstReg" title='llvm::CoalescerPair::DstReg' data-ref="llvm::CoalescerPair::DstReg">DstReg</a>))</td></tr>
<tr><th id="487">487</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="488">488</th><td>  <span class="namespace">std::</span><a class="ref" href="../../../../include/c++/7/bits/move.h.html#_ZSt4swapRT_S0_" title='std::swap' data-ref="_ZSt4swapRT_S0_">swap</a>(<span class='refarg'><a class="member" href="RegisterCoalescer.h.html#llvm::CoalescerPair::SrcReg" title='llvm::CoalescerPair::SrcReg' data-ref="llvm::CoalescerPair::SrcReg">SrcReg</a></span>, <span class='refarg'><a class="member" href="RegisterCoalescer.h.html#llvm::CoalescerPair::DstReg" title='llvm::CoalescerPair::DstReg' data-ref="llvm::CoalescerPair::DstReg">DstReg</a></span>);</td></tr>
<tr><th id="489">489</th><td>  <span class="namespace">std::</span><a class="ref" href="../../../../include/c++/7/bits/move.h.html#_ZSt4swapRT_S0_" title='std::swap' data-ref="_ZSt4swapRT_S0_">swap</a>(<span class='refarg'><a class="member" href="RegisterCoalescer.h.html#llvm::CoalescerPair::SrcIdx" title='llvm::CoalescerPair::SrcIdx' data-ref="llvm::CoalescerPair::SrcIdx">SrcIdx</a></span>, <span class='refarg'><a class="member" href="RegisterCoalescer.h.html#llvm::CoalescerPair::DstIdx" title='llvm::CoalescerPair::DstIdx' data-ref="llvm::CoalescerPair::DstIdx">DstIdx</a></span>);</td></tr>
<tr><th id="490">490</th><td>  <a class="member" href="RegisterCoalescer.h.html#llvm::CoalescerPair::Flipped" title='llvm::CoalescerPair::Flipped' data-ref="llvm::CoalescerPair::Flipped">Flipped</a> = !<a class="member" href="RegisterCoalescer.h.html#llvm::CoalescerPair::Flipped" title='llvm::CoalescerPair::Flipped' data-ref="llvm::CoalescerPair::Flipped">Flipped</a>;</td></tr>
<tr><th id="491">491</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="492">492</th><td>}</td></tr>
<tr><th id="493">493</th><td></td></tr>
<tr><th id="494">494</th><td><em>bool</em> <a class="type" href="RegisterCoalescer.h.html#llvm::CoalescerPair" title='llvm::CoalescerPair' data-ref="llvm::CoalescerPair">CoalescerPair</a>::<dfn class="decl def" id="_ZNK4llvm13CoalescerPair13isCoalescableEPKNS_12MachineInstrE" title='llvm::CoalescerPair::isCoalescable' data-ref="_ZNK4llvm13CoalescerPair13isCoalescableEPKNS_12MachineInstrE">isCoalescable</dfn>(<em>const</em> <a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col3 decl" id="63MI" title='MI' data-type='const llvm::MachineInstr *' data-ref="63MI">MI</dfn>) <em>const</em> {</td></tr>
<tr><th id="495">495</th><td>  <b>if</b> (!<a class="local col3 ref" href="#63MI" title='MI' data-ref="63MI">MI</a>)</td></tr>
<tr><th id="496">496</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="497">497</th><td>  <em>unsigned</em> <dfn class="local col4 decl" id="64Src" title='Src' data-type='unsigned int' data-ref="64Src">Src</dfn>, <dfn class="local col5 decl" id="65Dst" title='Dst' data-type='unsigned int' data-ref="65Dst">Dst</dfn>, <dfn class="local col6 decl" id="66SrcSub" title='SrcSub' data-type='unsigned int' data-ref="66SrcSub">SrcSub</dfn>, <dfn class="local col7 decl" id="67DstSub" title='DstSub' data-type='unsigned int' data-ref="67DstSub">DstSub</dfn>;</td></tr>
<tr><th id="498">498</th><td>  <b>if</b> (!<a class="tu ref" href="#_ZL11isMoveInstrRKN4llvm18TargetRegisterInfoEPKNS_12MachineInstrERjS6_S6_S6_" title='isMoveInstr' data-use='c' data-ref="_ZL11isMoveInstrRKN4llvm18TargetRegisterInfoEPKNS_12MachineInstrERjS6_S6_S6_">isMoveInstr</a>(<a class="member" href="RegisterCoalescer.h.html#llvm::CoalescerPair::TRI" title='llvm::CoalescerPair::TRI' data-ref="llvm::CoalescerPair::TRI">TRI</a>, <a class="local col3 ref" href="#63MI" title='MI' data-ref="63MI">MI</a>, <span class='refarg'><a class="local col4 ref" href="#64Src" title='Src' data-ref="64Src">Src</a></span>, <span class='refarg'><a class="local col5 ref" href="#65Dst" title='Dst' data-ref="65Dst">Dst</a></span>, <span class='refarg'><a class="local col6 ref" href="#66SrcSub" title='SrcSub' data-ref="66SrcSub">SrcSub</a></span>, <span class='refarg'><a class="local col7 ref" href="#67DstSub" title='DstSub' data-ref="67DstSub">DstSub</a></span>))</td></tr>
<tr><th id="499">499</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="500">500</th><td></td></tr>
<tr><th id="501">501</th><td>  <i>// Find the virtual register that is SrcReg.</i></td></tr>
<tr><th id="502">502</th><td>  <b>if</b> (<a class="local col5 ref" href="#65Dst" title='Dst' data-ref="65Dst">Dst</a> == <a class="member" href="RegisterCoalescer.h.html#llvm::CoalescerPair::SrcReg" title='llvm::CoalescerPair::SrcReg' data-ref="llvm::CoalescerPair::SrcReg">SrcReg</a>) {</td></tr>
<tr><th id="503">503</th><td>    <span class="namespace">std::</span><a class="ref" href="../../../../include/c++/7/bits/move.h.html#_ZSt4swapRT_S0_" title='std::swap' data-ref="_ZSt4swapRT_S0_">swap</a>(<span class='refarg'><a class="local col4 ref" href="#64Src" title='Src' data-ref="64Src">Src</a></span>, <span class='refarg'><a class="local col5 ref" href="#65Dst" title='Dst' data-ref="65Dst">Dst</a></span>);</td></tr>
<tr><th id="504">504</th><td>    <span class="namespace">std::</span><a class="ref" href="../../../../include/c++/7/bits/move.h.html#_ZSt4swapRT_S0_" title='std::swap' data-ref="_ZSt4swapRT_S0_">swap</a>(<span class='refarg'><a class="local col6 ref" href="#66SrcSub" title='SrcSub' data-ref="66SrcSub">SrcSub</a></span>, <span class='refarg'><a class="local col7 ref" href="#67DstSub" title='DstSub' data-ref="67DstSub">DstSub</a></span>);</td></tr>
<tr><th id="505">505</th><td>  } <b>else</b> <b>if</b> (<a class="local col4 ref" href="#64Src" title='Src' data-ref="64Src">Src</a> != <a class="member" href="RegisterCoalescer.h.html#llvm::CoalescerPair::SrcReg" title='llvm::CoalescerPair::SrcReg' data-ref="llvm::CoalescerPair::SrcReg">SrcReg</a>) {</td></tr>
<tr><th id="506">506</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="507">507</th><td>  }</td></tr>
<tr><th id="508">508</th><td></td></tr>
<tr><th id="509">509</th><td>  <i>// Now check that Dst matches DstReg.</i></td></tr>
<tr><th id="510">510</th><td>  <b>if</b> (<a class="type" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a>::<a class="ref" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm18TargetRegisterInfo18isPhysicalRegisterEj" title='llvm::TargetRegisterInfo::isPhysicalRegister' data-ref="_ZN4llvm18TargetRegisterInfo18isPhysicalRegisterEj">isPhysicalRegister</a>(<a class="member" href="RegisterCoalescer.h.html#llvm::CoalescerPair::DstReg" title='llvm::CoalescerPair::DstReg' data-ref="llvm::CoalescerPair::DstReg">DstReg</a>)) {</td></tr>
<tr><th id="511">511</th><td>    <b>if</b> (!<a class="type" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a>::<a class="ref" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm18TargetRegisterInfo18isPhysicalRegisterEj" title='llvm::TargetRegisterInfo::isPhysicalRegister' data-ref="_ZN4llvm18TargetRegisterInfo18isPhysicalRegisterEj">isPhysicalRegister</a>(<a class="local col5 ref" href="#65Dst" title='Dst' data-ref="65Dst">Dst</a>))</td></tr>
<tr><th id="512">512</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="513">513</th><td>    <a class="macro" href="../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (!DstIdx &amp;&amp; !SrcIdx &amp;&amp; &quot;Inconsistent CoalescerPair state.&quot;) ? void (0) : __assert_fail (&quot;!DstIdx &amp;&amp; !SrcIdx &amp;&amp; \&quot;Inconsistent CoalescerPair state.\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/RegisterCoalescer.cpp&quot;, 513, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(!<a class="member" href="RegisterCoalescer.h.html#llvm::CoalescerPair::DstIdx" title='llvm::CoalescerPair::DstIdx' data-ref="llvm::CoalescerPair::DstIdx">DstIdx</a> &amp;&amp; !<a class="member" href="RegisterCoalescer.h.html#llvm::CoalescerPair::SrcIdx" title='llvm::CoalescerPair::SrcIdx' data-ref="llvm::CoalescerPair::SrcIdx">SrcIdx</a> &amp;&amp; <q>"Inconsistent CoalescerPair state."</q>);</td></tr>
<tr><th id="514">514</th><td>    <i>// DstSub could be set for a physreg from INSERT_SUBREG.</i></td></tr>
<tr><th id="515">515</th><td>    <b>if</b> (<a class="local col7 ref" href="#67DstSub" title='DstSub' data-ref="67DstSub">DstSub</a>)</td></tr>
<tr><th id="516">516</th><td>      <a class="local col5 ref" href="#65Dst" title='Dst' data-ref="65Dst">Dst</a> = <a class="member" href="RegisterCoalescer.h.html#llvm::CoalescerPair::TRI" title='llvm::CoalescerPair::TRI' data-ref="llvm::CoalescerPair::TRI">TRI</a>.<a class="ref" href="../../include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm14MCRegisterInfo9getSubRegEjj" title='llvm::MCRegisterInfo::getSubReg' data-ref="_ZNK4llvm14MCRegisterInfo9getSubRegEjj">getSubReg</a>(<a class="local col5 ref" href="#65Dst" title='Dst' data-ref="65Dst">Dst</a>, <a class="local col7 ref" href="#67DstSub" title='DstSub' data-ref="67DstSub">DstSub</a>);</td></tr>
<tr><th id="517">517</th><td>    <i>// Full copy of Src.</i></td></tr>
<tr><th id="518">518</th><td>    <b>if</b> (!<a class="local col6 ref" href="#66SrcSub" title='SrcSub' data-ref="66SrcSub">SrcSub</a>)</td></tr>
<tr><th id="519">519</th><td>      <b>return</b> <a class="member" href="RegisterCoalescer.h.html#llvm::CoalescerPair::DstReg" title='llvm::CoalescerPair::DstReg' data-ref="llvm::CoalescerPair::DstReg">DstReg</a> == <a class="local col5 ref" href="#65Dst" title='Dst' data-ref="65Dst">Dst</a>;</td></tr>
<tr><th id="520">520</th><td>    <i>// This is a partial register copy. Check that the parts match.</i></td></tr>
<tr><th id="521">521</th><td>    <b>return</b> <a class="member" href="RegisterCoalescer.h.html#llvm::CoalescerPair::TRI" title='llvm::CoalescerPair::TRI' data-ref="llvm::CoalescerPair::TRI">TRI</a>.<a class="ref" href="../../include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm14MCRegisterInfo9getSubRegEjj" title='llvm::MCRegisterInfo::getSubReg' data-ref="_ZNK4llvm14MCRegisterInfo9getSubRegEjj">getSubReg</a>(<a class="member" href="RegisterCoalescer.h.html#llvm::CoalescerPair::DstReg" title='llvm::CoalescerPair::DstReg' data-ref="llvm::CoalescerPair::DstReg">DstReg</a>, <a class="local col6 ref" href="#66SrcSub" title='SrcSub' data-ref="66SrcSub">SrcSub</a>) == <a class="local col5 ref" href="#65Dst" title='Dst' data-ref="65Dst">Dst</a>;</td></tr>
<tr><th id="522">522</th><td>  } <b>else</b> {</td></tr>
<tr><th id="523">523</th><td>    <i>// DstReg is virtual.</i></td></tr>
<tr><th id="524">524</th><td>    <b>if</b> (<a class="member" href="RegisterCoalescer.h.html#llvm::CoalescerPair::DstReg" title='llvm::CoalescerPair::DstReg' data-ref="llvm::CoalescerPair::DstReg">DstReg</a> != <a class="local col5 ref" href="#65Dst" title='Dst' data-ref="65Dst">Dst</a>)</td></tr>
<tr><th id="525">525</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="526">526</th><td>    <i>// Registers match, do the subregisters line up?</i></td></tr>
<tr><th id="527">527</th><td>    <b>return</b> <a class="member" href="RegisterCoalescer.h.html#llvm::CoalescerPair::TRI" title='llvm::CoalescerPair::TRI' data-ref="llvm::CoalescerPair::TRI">TRI</a>.<a class="ref" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm18TargetRegisterInfo20composeSubRegIndicesEjj" title='llvm::TargetRegisterInfo::composeSubRegIndices' data-ref="_ZNK4llvm18TargetRegisterInfo20composeSubRegIndicesEjj">composeSubRegIndices</a>(<a class="member" href="RegisterCoalescer.h.html#llvm::CoalescerPair::SrcIdx" title='llvm::CoalescerPair::SrcIdx' data-ref="llvm::CoalescerPair::SrcIdx">SrcIdx</a>, <a class="local col6 ref" href="#66SrcSub" title='SrcSub' data-ref="66SrcSub">SrcSub</a>) ==</td></tr>
<tr><th id="528">528</th><td>           <a class="member" href="RegisterCoalescer.h.html#llvm::CoalescerPair::TRI" title='llvm::CoalescerPair::TRI' data-ref="llvm::CoalescerPair::TRI">TRI</a>.<a class="ref" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm18TargetRegisterInfo20composeSubRegIndicesEjj" title='llvm::TargetRegisterInfo::composeSubRegIndices' data-ref="_ZNK4llvm18TargetRegisterInfo20composeSubRegIndicesEjj">composeSubRegIndices</a>(<a class="member" href="RegisterCoalescer.h.html#llvm::CoalescerPair::DstIdx" title='llvm::CoalescerPair::DstIdx' data-ref="llvm::CoalescerPair::DstIdx">DstIdx</a>, <a class="local col7 ref" href="#67DstSub" title='DstSub' data-ref="67DstSub">DstSub</a>);</td></tr>
<tr><th id="529">529</th><td>  }</td></tr>
<tr><th id="530">530</th><td>}</td></tr>
<tr><th id="531">531</th><td></td></tr>
<tr><th id="532">532</th><td><em>void</em> <a class="tu type" href="#(anonymousnamespace)::RegisterCoalescer" title='(anonymous namespace)::RegisterCoalescer' data-ref="(anonymousnamespace)::RegisterCoalescer">RegisterCoalescer</a>::<dfn class="virtual tu decl def" id="_ZNK12_GLOBAL__N_117RegisterCoalescer16getAnalysisUsageERN4llvm13AnalysisUsageE" title='(anonymous namespace)::RegisterCoalescer::getAnalysisUsage' data-type='void (anonymous namespace)::RegisterCoalescer::getAnalysisUsage(llvm::AnalysisUsage &amp; AU) const' data-ref="_ZNK12_GLOBAL__N_117RegisterCoalescer16getAnalysisUsageERN4llvm13AnalysisUsageE">getAnalysisUsage</dfn>(<a class="type" href="../../include/llvm/PassAnalysisSupport.h.html#llvm::AnalysisUsage" title='llvm::AnalysisUsage' data-ref="llvm::AnalysisUsage">AnalysisUsage</a> &amp;<dfn class="local col8 decl" id="68AU" title='AU' data-type='llvm::AnalysisUsage &amp;' data-ref="68AU">AU</dfn>) <em>const</em> {</td></tr>
<tr><th id="533">533</th><td>  <a class="local col8 ref" href="#68AU" title='AU' data-ref="68AU">AU</a>.<a class="ref" href="../../include/llvm/PassAnalysisSupport.h.html#_ZN4llvm13AnalysisUsage15setPreservesCFGEv" title='llvm::AnalysisUsage::setPreservesCFG' data-ref="_ZN4llvm13AnalysisUsage15setPreservesCFGEv">setPreservesCFG</a>();</td></tr>
<tr><th id="534">534</th><td>  <a class="local col8 ref" href="#68AU" title='AU' data-ref="68AU">AU</a>.<a class="ref" href="../../include/llvm/PassAnalysisSupport.h.html#_ZN4llvm13AnalysisUsage11addRequiredEv" title='llvm::AnalysisUsage::addRequired' data-ref="_ZN4llvm13AnalysisUsage11addRequiredEv">addRequired</a>&lt;<a class="type" href="../../include/llvm/Analysis/AliasAnalysis.h.html#llvm::AAResultsWrapperPass" title='llvm::AAResultsWrapperPass' data-ref="llvm::AAResultsWrapperPass">AAResultsWrapperPass</a>&gt;();</td></tr>
<tr><th id="535">535</th><td>  <a class="local col8 ref" href="#68AU" title='AU' data-ref="68AU">AU</a>.<a class="ref" href="../../include/llvm/PassAnalysisSupport.h.html#_ZN4llvm13AnalysisUsage11addRequiredEv" title='llvm::AnalysisUsage::addRequired' data-ref="_ZN4llvm13AnalysisUsage11addRequiredEv">addRequired</a>&lt;<a class="type" href="../../include/llvm/CodeGen/LiveIntervals.h.html#llvm::LiveIntervals" title='llvm::LiveIntervals' data-ref="llvm::LiveIntervals">LiveIntervals</a>&gt;();</td></tr>
<tr><th id="536">536</th><td>  <a class="local col8 ref" href="#68AU" title='AU' data-ref="68AU">AU</a>.<a class="ref" href="../../include/llvm/PassAnalysisSupport.h.html#_ZN4llvm13AnalysisUsage12addPreservedEv" title='llvm::AnalysisUsage::addPreserved' data-ref="_ZN4llvm13AnalysisUsage12addPreservedEv">addPreserved</a>&lt;<a class="type" href="../../include/llvm/CodeGen/LiveIntervals.h.html#llvm::LiveIntervals" title='llvm::LiveIntervals' data-ref="llvm::LiveIntervals">LiveIntervals</a>&gt;();</td></tr>
<tr><th id="537">537</th><td>  <a class="local col8 ref" href="#68AU" title='AU' data-ref="68AU">AU</a>.<a class="ref" href="../../include/llvm/PassAnalysisSupport.h.html#_ZN4llvm13AnalysisUsage12addPreservedEv" title='llvm::AnalysisUsage::addPreserved' data-ref="_ZN4llvm13AnalysisUsage12addPreservedEv">addPreserved</a>&lt;<a class="type" href="../../include/llvm/CodeGen/SlotIndexes.h.html#llvm::SlotIndexes" title='llvm::SlotIndexes' data-ref="llvm::SlotIndexes">SlotIndexes</a>&gt;();</td></tr>
<tr><th id="538">538</th><td>  <a class="local col8 ref" href="#68AU" title='AU' data-ref="68AU">AU</a>.<a class="ref" href="../../include/llvm/PassAnalysisSupport.h.html#_ZN4llvm13AnalysisUsage11addRequiredEv" title='llvm::AnalysisUsage::addRequired' data-ref="_ZN4llvm13AnalysisUsage11addRequiredEv">addRequired</a>&lt;<a class="type" href="../../include/llvm/CodeGen/MachineLoopInfo.h.html#llvm::MachineLoopInfo" title='llvm::MachineLoopInfo' data-ref="llvm::MachineLoopInfo">MachineLoopInfo</a>&gt;();</td></tr>
<tr><th id="539">539</th><td>  <a class="local col8 ref" href="#68AU" title='AU' data-ref="68AU">AU</a>.<a class="ref" href="../../include/llvm/PassAnalysisSupport.h.html#_ZN4llvm13AnalysisUsage12addPreservedEv" title='llvm::AnalysisUsage::addPreserved' data-ref="_ZN4llvm13AnalysisUsage12addPreservedEv">addPreserved</a>&lt;<a class="type" href="../../include/llvm/CodeGen/MachineLoopInfo.h.html#llvm::MachineLoopInfo" title='llvm::MachineLoopInfo' data-ref="llvm::MachineLoopInfo">MachineLoopInfo</a>&gt;();</td></tr>
<tr><th id="540">540</th><td>  <a class="local col8 ref" href="#68AU" title='AU' data-ref="68AU">AU</a>.<a class="ref" href="../../include/llvm/PassAnalysisSupport.h.html#_ZN4llvm13AnalysisUsage14addPreservedIDERc" title='llvm::AnalysisUsage::addPreservedID' data-ref="_ZN4llvm13AnalysisUsage14addPreservedIDERc">addPreservedID</a>(<span class='refarg'><a class="ref" href="../../include/llvm/CodeGen/Passes.h.html#llvm::MachineDominatorsID" title='llvm::MachineDominatorsID' data-ref="llvm::MachineDominatorsID">MachineDominatorsID</a></span>);</td></tr>
<tr><th id="541">541</th><td>  <a class="type" href="../../include/llvm/CodeGen/MachineFunctionPass.h.html#llvm::MachineFunctionPass" title='llvm::MachineFunctionPass' data-ref="llvm::MachineFunctionPass">MachineFunctionPass</a>::<a class="virtual member" href="../../include/llvm/CodeGen/MachineFunctionPass.h.html#_ZNK4llvm19MachineFunctionPass16getAnalysisUsageERNS_13AnalysisUsageE" title='llvm::MachineFunctionPass::getAnalysisUsage' data-ref="_ZNK4llvm19MachineFunctionPass16getAnalysisUsageERNS_13AnalysisUsageE">getAnalysisUsage</a>(<span class='refarg'><a class="local col8 ref" href="#68AU" title='AU' data-ref="68AU">AU</a></span>);</td></tr>
<tr><th id="542">542</th><td>}</td></tr>
<tr><th id="543">543</th><td></td></tr>
<tr><th id="544">544</th><td><em>void</em> <a class="tu type" href="#(anonymousnamespace)::RegisterCoalescer" title='(anonymous namespace)::RegisterCoalescer' data-ref="(anonymousnamespace)::RegisterCoalescer">RegisterCoalescer</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_117RegisterCoalescer17eliminateDeadDefsEv" title='(anonymous namespace)::RegisterCoalescer::eliminateDeadDefs' data-type='void (anonymous namespace)::RegisterCoalescer::eliminateDeadDefs()' data-ref="_ZN12_GLOBAL__N_117RegisterCoalescer17eliminateDeadDefsEv">eliminateDeadDefs</dfn>() {</td></tr>
<tr><th id="545">545</th><td>  <a class="type" href="../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector">SmallVector</a>&lt;<em>unsigned</em>, <var>8</var>&gt; <a class="ref fake" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1Ev" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-ref="_ZN4llvm11SmallVectorC1Ev"></a><dfn class="local col9 decl" id="69NewRegs" title='NewRegs' data-type='SmallVector&lt;unsigned int, 8&gt;' data-ref="69NewRegs">NewRegs</dfn>;</td></tr>
<tr><th id="546">546</th><td>  <a class="type" href="../../include/llvm/CodeGen/LiveRangeEdit.h.html#llvm::LiveRangeEdit" title='llvm::LiveRangeEdit' data-ref="llvm::LiveRangeEdit">LiveRangeEdit</a><a class="ref" href="../../include/llvm/CodeGen/LiveRangeEdit.h.html#_ZN4llvm13LiveRangeEditC1EPNS_12LiveIntervalERNS_15SmallVectorImplIjEERNS_15MachineFunctionERNS_13LiveIntervalsEPNS_10VirtRegMapEPNS0_8DelegateEPNS_1114693405" title='llvm::LiveRangeEdit::LiveRangeEdit' data-ref="_ZN4llvm13LiveRangeEditC1EPNS_12LiveIntervalERNS_15SmallVectorImplIjEERNS_15MachineFunctionERNS_13LiveIntervalsEPNS_10VirtRegMapEPNS0_8DelegateEPNS_1114693405">(</a><b>nullptr</b>, <a class="local col9 ref" href="#69NewRegs" title='NewRegs' data-ref="69NewRegs">NewRegs</a>, *<a class="tu member" href="#(anonymousnamespace)::RegisterCoalescer::MF" title='(anonymous namespace)::RegisterCoalescer::MF' data-use='r' data-ref="(anonymousnamespace)::RegisterCoalescer::MF">MF</a>, *<a class="tu member" href="#(anonymousnamespace)::RegisterCoalescer::LIS" title='(anonymous namespace)::RegisterCoalescer::LIS' data-use='r' data-ref="(anonymousnamespace)::RegisterCoalescer::LIS">LIS</a>,</td></tr>
<tr><th id="547">547</th><td>                <b>nullptr</b>, <b>this</b>).<a class="ref" href="../../include/llvm/CodeGen/LiveRangeEdit.h.html#_ZN4llvm13LiveRangeEdit17eliminateDeadDefsERNS_15SmallVectorImplIPNS_12MachineInstrEEENS_8ArrayRefIjEEPNS_9AAResultsE" title='llvm::LiveRangeEdit::eliminateDeadDefs' data-ref="_ZN4llvm13LiveRangeEdit17eliminateDeadDefsERNS_15SmallVectorImplIPNS_12MachineInstrEEENS_8ArrayRefIjEEPNS_9AAResultsE">eliminateDeadDefs</a>(<span class='refarg'><a class="tu member" href="#(anonymousnamespace)::RegisterCoalescer::DeadDefs" title='(anonymous namespace)::RegisterCoalescer::DeadDefs' data-use='a' data-ref="(anonymousnamespace)::RegisterCoalescer::DeadDefs">DeadDefs</a></span>);</td></tr>
<tr><th id="548">548</th><td>}</td></tr>
<tr><th id="549">549</th><td></td></tr>
<tr><th id="550">550</th><td><em>void</em> <a class="tu type" href="#(anonymousnamespace)::RegisterCoalescer" title='(anonymous namespace)::RegisterCoalescer' data-ref="(anonymousnamespace)::RegisterCoalescer">RegisterCoalescer</a>::<dfn class="virtual tu decl def" id="_ZN12_GLOBAL__N_117RegisterCoalescer24LRE_WillEraseInstructionEPN4llvm12MachineInstrE" title='(anonymous namespace)::RegisterCoalescer::LRE_WillEraseInstruction' data-type='void (anonymous namespace)::RegisterCoalescer::LRE_WillEraseInstruction(llvm::MachineInstr * MI)' data-ref="_ZN12_GLOBAL__N_117RegisterCoalescer24LRE_WillEraseInstructionEPN4llvm12MachineInstrE">LRE_WillEraseInstruction</dfn>(<a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col0 decl" id="70MI" title='MI' data-type='llvm::MachineInstr *' data-ref="70MI">MI</dfn>) {</td></tr>
<tr><th id="551">551</th><td>  <i>// MI may be in WorkList. Make sure we don't visit it.</i></td></tr>
<tr><th id="552">552</th><td>  <a class="tu member" href="#(anonymousnamespace)::RegisterCoalescer::ErasedInstrs" title='(anonymous namespace)::RegisterCoalescer::ErasedInstrs' data-use='m' data-ref="(anonymousnamespace)::RegisterCoalescer::ErasedInstrs">ErasedInstrs</a>.<a class="ref" href="../../include/llvm/ADT/SmallPtrSet.h.html#_ZN4llvm15SmallPtrSetImpl6insertET_" title='llvm::SmallPtrSetImpl::insert' data-ref="_ZN4llvm15SmallPtrSetImpl6insertET_">insert</a>(<a class="local col0 ref" href="#70MI" title='MI' data-ref="70MI">MI</a>);</td></tr>
<tr><th id="553">553</th><td>}</td></tr>
<tr><th id="554">554</th><td></td></tr>
<tr><th id="555">555</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::RegisterCoalescer" title='(anonymous namespace)::RegisterCoalescer' data-ref="(anonymousnamespace)::RegisterCoalescer">RegisterCoalescer</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_117RegisterCoalescer20adjustCopiesBackFromERKN4llvm13CoalescerPairEPNS1_12MachineInstrE" title='(anonymous namespace)::RegisterCoalescer::adjustCopiesBackFrom' data-type='bool (anonymous namespace)::RegisterCoalescer::adjustCopiesBackFrom(const llvm::CoalescerPair &amp; CP, llvm::MachineInstr * CopyMI)' data-ref="_ZN12_GLOBAL__N_117RegisterCoalescer20adjustCopiesBackFromERKN4llvm13CoalescerPairEPNS1_12MachineInstrE">adjustCopiesBackFrom</dfn>(<em>const</em> <a class="type" href="RegisterCoalescer.h.html#llvm::CoalescerPair" title='llvm::CoalescerPair' data-ref="llvm::CoalescerPair">CoalescerPair</a> &amp;<dfn class="local col1 decl" id="71CP" title='CP' data-type='const llvm::CoalescerPair &amp;' data-ref="71CP">CP</dfn>,</td></tr>
<tr><th id="556">556</th><td>                                             <a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col2 decl" id="72CopyMI" title='CopyMI' data-type='llvm::MachineInstr *' data-ref="72CopyMI">CopyMI</dfn>) {</td></tr>
<tr><th id="557">557</th><td>  <a class="macro" href="../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (!CP.isPartial() &amp;&amp; &quot;This doesn&apos;t work for partial copies.&quot;) ? void (0) : __assert_fail (&quot;!CP.isPartial() &amp;&amp; \&quot;This doesn&apos;t work for partial copies.\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/RegisterCoalescer.cpp&quot;, 557, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(!<a class="local col1 ref" href="#71CP" title='CP' data-ref="71CP">CP</a>.<a class="ref" href="RegisterCoalescer.h.html#_ZNK4llvm13CoalescerPair9isPartialEv" title='llvm::CoalescerPair::isPartial' data-ref="_ZNK4llvm13CoalescerPair9isPartialEv">isPartial</a>() &amp;&amp; <q>"This doesn't work for partial copies."</q>);</td></tr>
<tr><th id="558">558</th><td>  <a class="macro" href="../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (!CP.isPhys() &amp;&amp; &quot;This doesn&apos;t work for physreg copies.&quot;) ? void (0) : __assert_fail (&quot;!CP.isPhys() &amp;&amp; \&quot;This doesn&apos;t work for physreg copies.\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/RegisterCoalescer.cpp&quot;, 558, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(!<a class="local col1 ref" href="#71CP" title='CP' data-ref="71CP">CP</a>.<a class="ref" href="RegisterCoalescer.h.html#_ZNK4llvm13CoalescerPair6isPhysEv" title='llvm::CoalescerPair::isPhys' data-ref="_ZNK4llvm13CoalescerPair6isPhysEv">isPhys</a>() &amp;&amp; <q>"This doesn't work for physreg copies."</q>);</td></tr>
<tr><th id="559">559</th><td></td></tr>
<tr><th id="560">560</th><td>  <a class="type" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveInterval" title='llvm::LiveInterval' data-ref="llvm::LiveInterval">LiveInterval</a> &amp;<dfn class="local col3 decl" id="73IntA" title='IntA' data-type='llvm::LiveInterval &amp;' data-ref="73IntA">IntA</dfn> =</td></tr>
<tr><th id="561">561</th><td>    <a class="tu member" href="#(anonymousnamespace)::RegisterCoalescer::LIS" title='(anonymous namespace)::RegisterCoalescer::LIS' data-use='r' data-ref="(anonymousnamespace)::RegisterCoalescer::LIS">LIS</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/LiveIntervals.h.html#_ZN4llvm13LiveIntervals11getIntervalEj" title='llvm::LiveIntervals::getInterval' data-ref="_ZN4llvm13LiveIntervals11getIntervalEj">getInterval</a>(<a class="local col1 ref" href="#71CP" title='CP' data-ref="71CP">CP</a>.<a class="ref" href="RegisterCoalescer.h.html#_ZNK4llvm13CoalescerPair9isFlippedEv" title='llvm::CoalescerPair::isFlipped' data-ref="_ZNK4llvm13CoalescerPair9isFlippedEv">isFlipped</a>() ? <a class="local col1 ref" href="#71CP" title='CP' data-ref="71CP">CP</a>.<a class="ref" href="RegisterCoalescer.h.html#_ZNK4llvm13CoalescerPair9getDstRegEv" title='llvm::CoalescerPair::getDstReg' data-ref="_ZNK4llvm13CoalescerPair9getDstRegEv">getDstReg</a>() : <a class="local col1 ref" href="#71CP" title='CP' data-ref="71CP">CP</a>.<a class="ref" href="RegisterCoalescer.h.html#_ZNK4llvm13CoalescerPair9getSrcRegEv" title='llvm::CoalescerPair::getSrcReg' data-ref="_ZNK4llvm13CoalescerPair9getSrcRegEv">getSrcReg</a>());</td></tr>
<tr><th id="562">562</th><td>  <a class="type" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveInterval" title='llvm::LiveInterval' data-ref="llvm::LiveInterval">LiveInterval</a> &amp;<dfn class="local col4 decl" id="74IntB" title='IntB' data-type='llvm::LiveInterval &amp;' data-ref="74IntB">IntB</dfn> =</td></tr>
<tr><th id="563">563</th><td>    <a class="tu member" href="#(anonymousnamespace)::RegisterCoalescer::LIS" title='(anonymous namespace)::RegisterCoalescer::LIS' data-use='r' data-ref="(anonymousnamespace)::RegisterCoalescer::LIS">LIS</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/LiveIntervals.h.html#_ZN4llvm13LiveIntervals11getIntervalEj" title='llvm::LiveIntervals::getInterval' data-ref="_ZN4llvm13LiveIntervals11getIntervalEj">getInterval</a>(<a class="local col1 ref" href="#71CP" title='CP' data-ref="71CP">CP</a>.<a class="ref" href="RegisterCoalescer.h.html#_ZNK4llvm13CoalescerPair9isFlippedEv" title='llvm::CoalescerPair::isFlipped' data-ref="_ZNK4llvm13CoalescerPair9isFlippedEv">isFlipped</a>() ? <a class="local col1 ref" href="#71CP" title='CP' data-ref="71CP">CP</a>.<a class="ref" href="RegisterCoalescer.h.html#_ZNK4llvm13CoalescerPair9getSrcRegEv" title='llvm::CoalescerPair::getSrcReg' data-ref="_ZNK4llvm13CoalescerPair9getSrcRegEv">getSrcReg</a>() : <a class="local col1 ref" href="#71CP" title='CP' data-ref="71CP">CP</a>.<a class="ref" href="RegisterCoalescer.h.html#_ZNK4llvm13CoalescerPair9getDstRegEv" title='llvm::CoalescerPair::getDstReg' data-ref="_ZNK4llvm13CoalescerPair9getDstRegEv">getDstReg</a>());</td></tr>
<tr><th id="564">564</th><td>  <a class="type" href="../../include/llvm/CodeGen/SlotIndexes.h.html#llvm::SlotIndex" title='llvm::SlotIndex' data-ref="llvm::SlotIndex">SlotIndex</a> <dfn class="local col5 decl" id="75CopyIdx" title='CopyIdx' data-type='llvm::SlotIndex' data-ref="75CopyIdx">CopyIdx</dfn> = <a class="tu member" href="#(anonymousnamespace)::RegisterCoalescer::LIS" title='(anonymous namespace)::RegisterCoalescer::LIS' data-use='r' data-ref="(anonymousnamespace)::RegisterCoalescer::LIS">LIS</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/LiveIntervals.h.html#_ZNK4llvm13LiveIntervals19getInstructionIndexERKNS_12MachineInstrE" title='llvm::LiveIntervals::getInstructionIndex' data-ref="_ZNK4llvm13LiveIntervals19getInstructionIndexERKNS_12MachineInstrE">getInstructionIndex</a>(*<a class="local col2 ref" href="#72CopyMI" title='CopyMI' data-ref="72CopyMI">CopyMI</a>).<a class="ref" href="../../include/llvm/CodeGen/SlotIndexes.h.html#_ZNK4llvm9SlotIndex10getRegSlotEb" title='llvm::SlotIndex::getRegSlot' data-ref="_ZNK4llvm9SlotIndex10getRegSlotEb">getRegSlot</a>();</td></tr>
<tr><th id="565">565</th><td></td></tr>
<tr><th id="566">566</th><td>  <i>// We have a non-trivially-coalescable copy with IntA being the source and</i></td></tr>
<tr><th id="567">567</th><td><i>  // IntB being the dest, thus this defines a value number in IntB.  If the</i></td></tr>
<tr><th id="568">568</th><td><i>  // source value number (in IntA) is defined by a copy from B, see if we can</i></td></tr>
<tr><th id="569">569</th><td><i>  // merge these two pieces of B into a single value number, eliminating a copy.</i></td></tr>
<tr><th id="570">570</th><td><i>  // For example:</i></td></tr>
<tr><th id="571">571</th><td><i>  //</i></td></tr>
<tr><th id="572">572</th><td><i>  //  A3 = B0</i></td></tr>
<tr><th id="573">573</th><td><i>  //    ...</i></td></tr>
<tr><th id="574">574</th><td><i>  //  B1 = A3      &lt;- this copy</i></td></tr>
<tr><th id="575">575</th><td><i>  //</i></td></tr>
<tr><th id="576">576</th><td><i>  // In this case, B0 can be extended to where the B1 copy lives, allowing the</i></td></tr>
<tr><th id="577">577</th><td><i>  // B1 value number to be replaced with B0 (which simplifies the B</i></td></tr>
<tr><th id="578">578</th><td><i>  // liveinterval).</i></td></tr>
<tr><th id="579">579</th><td><i></i></td></tr>
<tr><th id="580">580</th><td><i>  // BValNo is a value number in B that is defined by a copy from A.  'B1' in</i></td></tr>
<tr><th id="581">581</th><td><i>  // the example above.</i></td></tr>
<tr><th id="582">582</th><td>  <a class="type" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveInterval" title='llvm::LiveInterval' data-ref="llvm::LiveInterval">LiveInterval</a>::<a class="typedef" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveRange::iterator" title='llvm::LiveRange::iterator' data-type='Segments::iterator' data-ref="llvm::LiveRange::iterator">iterator</a> <dfn class="local col6 decl" id="76BS" title='BS' data-type='LiveInterval::iterator' data-ref="76BS">BS</dfn> = <a class="local col4 ref" href="#74IntB" title='IntB' data-ref="74IntB">IntB</a>.<a class="ref" href="../../include/llvm/CodeGen/LiveInterval.h.html#_ZN4llvm9LiveRange21FindSegmentContainingENS_9SlotIndexE" title='llvm::LiveRange::FindSegmentContaining' data-ref="_ZN4llvm9LiveRange21FindSegmentContainingENS_9SlotIndexE">FindSegmentContaining</a>(<a class="ref fake" href="../../include/llvm/CodeGen/SlotIndexes.h.html#83" title='llvm::SlotIndex::SlotIndex' data-ref="_ZN4llvm9SlotIndexC1ERKS0_"></a><a class="local col5 ref" href="#75CopyIdx" title='CopyIdx' data-ref="75CopyIdx">CopyIdx</a>);</td></tr>
<tr><th id="583">583</th><td>  <b>if</b> (<a class="local col6 ref" href="#76BS" title='BS' data-ref="76BS">BS</a> == <a class="local col4 ref" href="#74IntB" title='IntB' data-ref="74IntB">IntB</a>.<a class="ref" href="../../include/llvm/CodeGen/LiveInterval.h.html#_ZN4llvm9LiveRange3endEv" title='llvm::LiveRange::end' data-ref="_ZN4llvm9LiveRange3endEv">end</a>()) <b>return</b> <b>false</b>;</td></tr>
<tr><th id="584">584</th><td>  <a class="type" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::VNInfo" title='llvm::VNInfo' data-ref="llvm::VNInfo">VNInfo</a> *<dfn class="local col7 decl" id="77BValNo" title='BValNo' data-type='llvm::VNInfo *' data-ref="77BValNo">BValNo</dfn> = <a class="local col6 ref" href="#76BS" title='BS' data-ref="76BS">BS</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveRange::Segment::valno" title='llvm::LiveRange::Segment::valno' data-ref="llvm::LiveRange::Segment::valno">valno</a>;</td></tr>
<tr><th id="585">585</th><td></td></tr>
<tr><th id="586">586</th><td>  <i>// Get the location that B is defined at.  Two options: either this value has</i></td></tr>
<tr><th id="587">587</th><td><i>  // an unknown definition point or it is defined at CopyIdx.  If unknown, we</i></td></tr>
<tr><th id="588">588</th><td><i>  // can't process it.</i></td></tr>
<tr><th id="589">589</th><td>  <b>if</b> (<a class="local col7 ref" href="#77BValNo" title='BValNo' data-ref="77BValNo">BValNo</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::VNInfo::def" title='llvm::VNInfo::def' data-ref="llvm::VNInfo::def">def</a> <a class="ref" href="../../include/llvm/CodeGen/SlotIndexes.h.html#_ZNK4llvm9SlotIndexneES0_" title='llvm::SlotIndex::operator!=' data-ref="_ZNK4llvm9SlotIndexneES0_">!=</a> <a class="ref fake" href="../../include/llvm/CodeGen/SlotIndexes.h.html#83" title='llvm::SlotIndex::SlotIndex' data-ref="_ZN4llvm9SlotIndexC1ERKS0_"></a><a class="local col5 ref" href="#75CopyIdx" title='CopyIdx' data-ref="75CopyIdx">CopyIdx</a>) <b>return</b> <b>false</b>;</td></tr>
<tr><th id="590">590</th><td></td></tr>
<tr><th id="591">591</th><td>  <i>// AValNo is the value number in A that defines the copy, A3 in the example.</i></td></tr>
<tr><th id="592">592</th><td>  <a class="type" href="../../include/llvm/CodeGen/SlotIndexes.h.html#llvm::SlotIndex" title='llvm::SlotIndex' data-ref="llvm::SlotIndex">SlotIndex</a> <dfn class="local col8 decl" id="78CopyUseIdx" title='CopyUseIdx' data-type='llvm::SlotIndex' data-ref="78CopyUseIdx">CopyUseIdx</dfn> = <a class="local col5 ref" href="#75CopyIdx" title='CopyIdx' data-ref="75CopyIdx">CopyIdx</a>.<a class="ref" href="../../include/llvm/CodeGen/SlotIndexes.h.html#_ZNK4llvm9SlotIndex10getRegSlotEb" title='llvm::SlotIndex::getRegSlot' data-ref="_ZNK4llvm9SlotIndex10getRegSlotEb">getRegSlot</a>(<b>true</b>);</td></tr>
<tr><th id="593">593</th><td>  <a class="type" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveInterval" title='llvm::LiveInterval' data-ref="llvm::LiveInterval">LiveInterval</a>::<a class="typedef" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveRange::iterator" title='llvm::LiveRange::iterator' data-type='Segments::iterator' data-ref="llvm::LiveRange::iterator">iterator</a> <dfn class="local col9 decl" id="79AS" title='AS' data-type='LiveInterval::iterator' data-ref="79AS">AS</dfn> = <a class="local col3 ref" href="#73IntA" title='IntA' data-ref="73IntA">IntA</a>.<a class="ref" href="../../include/llvm/CodeGen/LiveInterval.h.html#_ZN4llvm9LiveRange21FindSegmentContainingENS_9SlotIndexE" title='llvm::LiveRange::FindSegmentContaining' data-ref="_ZN4llvm9LiveRange21FindSegmentContainingENS_9SlotIndexE">FindSegmentContaining</a>(<a class="ref fake" href="../../include/llvm/CodeGen/SlotIndexes.h.html#83" title='llvm::SlotIndex::SlotIndex' data-ref="_ZN4llvm9SlotIndexC1ERKS0_"></a><a class="local col8 ref" href="#78CopyUseIdx" title='CopyUseIdx' data-ref="78CopyUseIdx">CopyUseIdx</a>);</td></tr>
<tr><th id="594">594</th><td>  <i>// The live segment might not exist after fun with physreg coalescing.</i></td></tr>
<tr><th id="595">595</th><td>  <b>if</b> (<a class="local col9 ref" href="#79AS" title='AS' data-ref="79AS">AS</a> == <a class="local col3 ref" href="#73IntA" title='IntA' data-ref="73IntA">IntA</a>.<a class="ref" href="../../include/llvm/CodeGen/LiveInterval.h.html#_ZN4llvm9LiveRange3endEv" title='llvm::LiveRange::end' data-ref="_ZN4llvm9LiveRange3endEv">end</a>()) <b>return</b> <b>false</b>;</td></tr>
<tr><th id="596">596</th><td>  <a class="type" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::VNInfo" title='llvm::VNInfo' data-ref="llvm::VNInfo">VNInfo</a> *<dfn class="local col0 decl" id="80AValNo" title='AValNo' data-type='llvm::VNInfo *' data-ref="80AValNo">AValNo</dfn> = <a class="local col9 ref" href="#79AS" title='AS' data-ref="79AS">AS</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveRange::Segment::valno" title='llvm::LiveRange::Segment::valno' data-ref="llvm::LiveRange::Segment::valno">valno</a>;</td></tr>
<tr><th id="597">597</th><td></td></tr>
<tr><th id="598">598</th><td>  <i>// If AValNo is defined as a copy from IntB, we can potentially process this.</i></td></tr>
<tr><th id="599">599</th><td><i>  // Get the instruction that defines this value number.</i></td></tr>
<tr><th id="600">600</th><td>  <a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col1 decl" id="81ACopyMI" title='ACopyMI' data-type='llvm::MachineInstr *' data-ref="81ACopyMI">ACopyMI</dfn> = <a class="tu member" href="#(anonymousnamespace)::RegisterCoalescer::LIS" title='(anonymous namespace)::RegisterCoalescer::LIS' data-use='r' data-ref="(anonymousnamespace)::RegisterCoalescer::LIS">LIS</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/LiveIntervals.h.html#_ZNK4llvm13LiveIntervals23getInstructionFromIndexENS_9SlotIndexE" title='llvm::LiveIntervals::getInstructionFromIndex' data-ref="_ZNK4llvm13LiveIntervals23getInstructionFromIndexENS_9SlotIndexE">getInstructionFromIndex</a>(<a class="ref fake" href="../../include/llvm/CodeGen/SlotIndexes.h.html#83" title='llvm::SlotIndex::SlotIndex' data-ref="_ZN4llvm9SlotIndexC1ERKS0_"></a><a class="local col0 ref" href="#80AValNo" title='AValNo' data-ref="80AValNo">AValNo</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::VNInfo::def" title='llvm::VNInfo::def' data-ref="llvm::VNInfo::def">def</a>);</td></tr>
<tr><th id="601">601</th><td>  <i>// Don't allow any partial copies, even if isCoalescable() allows them.</i></td></tr>
<tr><th id="602">602</th><td>  <b>if</b> (!<a class="local col1 ref" href="#71CP" title='CP' data-ref="71CP">CP</a>.<a class="ref" href="#_ZNK4llvm13CoalescerPair13isCoalescableEPKNS_12MachineInstrE" title='llvm::CoalescerPair::isCoalescable' data-ref="_ZNK4llvm13CoalescerPair13isCoalescableEPKNS_12MachineInstrE">isCoalescable</a>(<a class="local col1 ref" href="#81ACopyMI" title='ACopyMI' data-ref="81ACopyMI">ACopyMI</a>) || !<a class="local col1 ref" href="#81ACopyMI" title='ACopyMI' data-ref="81ACopyMI">ACopyMI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10isFullCopyEv" title='llvm::MachineInstr::isFullCopy' data-ref="_ZNK4llvm12MachineInstr10isFullCopyEv">isFullCopy</a>())</td></tr>
<tr><th id="603">603</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="604">604</th><td></td></tr>
<tr><th id="605">605</th><td>  <i>// Get the Segment in IntB that this value number starts with.</i></td></tr>
<tr><th id="606">606</th><td>  <a class="type" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveInterval" title='llvm::LiveInterval' data-ref="llvm::LiveInterval">LiveInterval</a>::<a class="typedef" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveRange::iterator" title='llvm::LiveRange::iterator' data-type='Segments::iterator' data-ref="llvm::LiveRange::iterator">iterator</a> <dfn class="local col2 decl" id="82ValS" title='ValS' data-type='LiveInterval::iterator' data-ref="82ValS">ValS</dfn> =</td></tr>
<tr><th id="607">607</th><td>    <a class="local col4 ref" href="#74IntB" title='IntB' data-ref="74IntB">IntB</a>.<a class="ref" href="../../include/llvm/CodeGen/LiveInterval.h.html#_ZN4llvm9LiveRange21FindSegmentContainingENS_9SlotIndexE" title='llvm::LiveRange::FindSegmentContaining' data-ref="_ZN4llvm9LiveRange21FindSegmentContainingENS_9SlotIndexE">FindSegmentContaining</a>(<a class="local col0 ref" href="#80AValNo" title='AValNo' data-ref="80AValNo">AValNo</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::VNInfo::def" title='llvm::VNInfo::def' data-ref="llvm::VNInfo::def">def</a>.<a class="ref" href="../../include/llvm/CodeGen/SlotIndexes.h.html#_ZNK4llvm9SlotIndex11getPrevSlotEv" title='llvm::SlotIndex::getPrevSlot' data-ref="_ZNK4llvm9SlotIndex11getPrevSlotEv">getPrevSlot</a>());</td></tr>
<tr><th id="608">608</th><td>  <b>if</b> (<a class="local col2 ref" href="#82ValS" title='ValS' data-ref="82ValS">ValS</a> == <a class="local col4 ref" href="#74IntB" title='IntB' data-ref="74IntB">IntB</a>.<a class="ref" href="../../include/llvm/CodeGen/LiveInterval.h.html#_ZN4llvm9LiveRange3endEv" title='llvm::LiveRange::end' data-ref="_ZN4llvm9LiveRange3endEv">end</a>())</td></tr>
<tr><th id="609">609</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="610">610</th><td></td></tr>
<tr><th id="611">611</th><td>  <i>// Make sure that the end of the live segment is inside the same block as</i></td></tr>
<tr><th id="612">612</th><td><i>  // CopyMI.</i></td></tr>
<tr><th id="613">613</th><td>  <a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col3 decl" id="83ValSEndInst" title='ValSEndInst' data-type='llvm::MachineInstr *' data-ref="83ValSEndInst">ValSEndInst</dfn> =</td></tr>
<tr><th id="614">614</th><td>    <a class="tu member" href="#(anonymousnamespace)::RegisterCoalescer::LIS" title='(anonymous namespace)::RegisterCoalescer::LIS' data-use='r' data-ref="(anonymousnamespace)::RegisterCoalescer::LIS">LIS</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/LiveIntervals.h.html#_ZNK4llvm13LiveIntervals23getInstructionFromIndexENS_9SlotIndexE" title='llvm::LiveIntervals::getInstructionFromIndex' data-ref="_ZNK4llvm13LiveIntervals23getInstructionFromIndexENS_9SlotIndexE">getInstructionFromIndex</a>(<a class="local col2 ref" href="#82ValS" title='ValS' data-ref="82ValS">ValS</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveRange::Segment::end" title='llvm::LiveRange::Segment::end' data-ref="llvm::LiveRange::Segment::end">end</a>.<a class="ref" href="../../include/llvm/CodeGen/SlotIndexes.h.html#_ZNK4llvm9SlotIndex11getPrevSlotEv" title='llvm::SlotIndex::getPrevSlot' data-ref="_ZNK4llvm9SlotIndex11getPrevSlotEv">getPrevSlot</a>());</td></tr>
<tr><th id="615">615</th><td>  <b>if</b> (!<a class="local col3 ref" href="#83ValSEndInst" title='ValSEndInst' data-ref="83ValSEndInst">ValSEndInst</a> || <a class="local col3 ref" href="#83ValSEndInst" title='ValSEndInst' data-ref="83ValSEndInst">ValSEndInst</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv">getParent</a>() != <a class="local col2 ref" href="#72CopyMI" title='CopyMI' data-ref="72CopyMI">CopyMI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv">getParent</a>())</td></tr>
<tr><th id="616">616</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="617">617</th><td></td></tr>
<tr><th id="618">618</th><td>  <i>// Okay, we now know that ValS ends in the same block that the CopyMI</i></td></tr>
<tr><th id="619">619</th><td><i>  // live-range starts.  If there are no intervening live segments between them</i></td></tr>
<tr><th id="620">620</th><td><i>  // in IntB, we can merge them.</i></td></tr>
<tr><th id="621">621</th><td>  <b>if</b> (<a class="local col2 ref" href="#82ValS" title='ValS' data-ref="82ValS">ValS</a>+<var>1</var> != <a class="local col6 ref" href="#76BS" title='BS' data-ref="76BS">BS</a>) <b>return</b> <b>false</b>;</td></tr>
<tr><th id="622">622</th><td></td></tr>
<tr><th id="623">623</th><td>  <a class="macro" href="../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;regalloc&quot;)) { dbgs() &lt;&lt; &quot;Extending: &quot; &lt;&lt; printReg(IntB.reg, TRI); } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"Extending: "</q> <a class="ref" href="../../include/llvm/Support/Printable.h.html#_ZN4llvmlsERNS_11raw_ostreamERKNS_9PrintableE" title='llvm::operator&lt;&lt;' data-ref="_ZN4llvmlsERNS_11raw_ostreamERKNS_9PrintableE">&lt;&lt;</a> <a class="ref" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm8printRegEjPKNS_18TargetRegisterInfoEjPKNS_19MachineRegisterInfoE" title='llvm::printReg' data-ref="_ZN4llvm8printRegEjPKNS_18TargetRegisterInfoEjPKNS_19MachineRegisterInfoE">printReg</a>(<a class="local col4 ref" href="#74IntB" title='IntB' data-ref="74IntB">IntB</a>.<a class="ref" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveInterval::reg" title='llvm::LiveInterval::reg' data-ref="llvm::LiveInterval::reg">reg</a>, <a class="tu member" href="#(anonymousnamespace)::RegisterCoalescer::TRI" title='(anonymous namespace)::RegisterCoalescer::TRI' data-use='r' data-ref="(anonymousnamespace)::RegisterCoalescer::TRI">TRI</a>));</td></tr>
<tr><th id="624">624</th><td></td></tr>
<tr><th id="625">625</th><td>  <a class="type" href="../../include/llvm/CodeGen/SlotIndexes.h.html#llvm::SlotIndex" title='llvm::SlotIndex' data-ref="llvm::SlotIndex">SlotIndex</a> <dfn class="local col4 decl" id="84FillerStart" title='FillerStart' data-type='llvm::SlotIndex' data-ref="84FillerStart">FillerStart</dfn> = <a class="ref fake" href="../../include/llvm/CodeGen/SlotIndexes.h.html#83" title='llvm::SlotIndex::SlotIndex' data-ref="_ZN4llvm9SlotIndexC1ERKS0_"></a><a class="local col2 ref" href="#82ValS" title='ValS' data-ref="82ValS">ValS</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveRange::Segment::end" title='llvm::LiveRange::Segment::end' data-ref="llvm::LiveRange::Segment::end">end</a>, <dfn class="local col5 decl" id="85FillerEnd" title='FillerEnd' data-type='llvm::SlotIndex' data-ref="85FillerEnd">FillerEnd</dfn> = <a class="ref fake" href="../../include/llvm/CodeGen/SlotIndexes.h.html#83" title='llvm::SlotIndex::SlotIndex' data-ref="_ZN4llvm9SlotIndexC1ERKS0_"></a><a class="local col6 ref" href="#76BS" title='BS' data-ref="76BS">BS</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveRange::Segment::start" title='llvm::LiveRange::Segment::start' data-ref="llvm::LiveRange::Segment::start">start</a>;</td></tr>
<tr><th id="626">626</th><td>  <i>// We are about to delete CopyMI, so need to remove it as the 'instruction</i></td></tr>
<tr><th id="627">627</th><td><i>  // that defines this value #'. Update the valnum with the new defining</i></td></tr>
<tr><th id="628">628</th><td><i>  // instruction #.</i></td></tr>
<tr><th id="629">629</th><td>  <a class="local col7 ref" href="#77BValNo" title='BValNo' data-ref="77BValNo">BValNo</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::VNInfo::def" title='llvm::VNInfo::def' data-ref="llvm::VNInfo::def">def</a> <a class="ref" href="../../include/llvm/CodeGen/SlotIndexes.h.html#83" title='llvm::SlotIndex::operator=' data-ref="_ZN4llvm9SlotIndexaSERKS0_">=</a> <a class="local col4 ref" href="#84FillerStart" title='FillerStart' data-ref="84FillerStart">FillerStart</a>;</td></tr>
<tr><th id="630">630</th><td></td></tr>
<tr><th id="631">631</th><td>  <i>// Okay, we can merge them.  We need to insert a new liverange:</i></td></tr>
<tr><th id="632">632</th><td><i>  // [ValS.end, BS.begin) of either value number, then we merge the</i></td></tr>
<tr><th id="633">633</th><td><i>  // two value numbers.</i></td></tr>
<tr><th id="634">634</th><td>  <a class="local col4 ref" href="#74IntB" title='IntB' data-ref="74IntB">IntB</a>.<a class="ref" href="../../include/llvm/CodeGen/LiveInterval.h.html#_ZN4llvm9LiveRange10addSegmentENS0_7SegmentE" title='llvm::LiveRange::addSegment' data-ref="_ZN4llvm9LiveRange10addSegmentENS0_7SegmentE">addSegment</a>(<a class="type" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveInterval" title='llvm::LiveInterval' data-ref="llvm::LiveInterval">LiveInterval</a>::<a class="type" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveRange::Segment" title='llvm::LiveRange::Segment' data-ref="llvm::LiveRange::Segment">Segment</a><a class="ref" href="../../include/llvm/CodeGen/LiveInterval.h.html#_ZN4llvm9LiveRange7SegmentC1ENS_9SlotIndexES2_PNS_6VNInfoE" title='llvm::LiveRange::Segment::Segment' data-ref="_ZN4llvm9LiveRange7SegmentC1ENS_9SlotIndexES2_PNS_6VNInfoE">(</a><a class="ref fake" href="../../include/llvm/CodeGen/SlotIndexes.h.html#83" title='llvm::SlotIndex::SlotIndex' data-ref="_ZN4llvm9SlotIndexC1ERKS0_"></a><a class="local col4 ref" href="#84FillerStart" title='FillerStart' data-ref="84FillerStart">FillerStart</a>, <a class="ref fake" href="../../include/llvm/CodeGen/SlotIndexes.h.html#83" title='llvm::SlotIndex::SlotIndex' data-ref="_ZN4llvm9SlotIndexC1ERKS0_"></a><a class="local col5 ref" href="#85FillerEnd" title='FillerEnd' data-ref="85FillerEnd">FillerEnd</a>, <a class="local col7 ref" href="#77BValNo" title='BValNo' data-ref="77BValNo">BValNo</a>));</td></tr>
<tr><th id="635">635</th><td></td></tr>
<tr><th id="636">636</th><td>  <i>// Okay, merge "B1" into the same value number as "B0".</i></td></tr>
<tr><th id="637">637</th><td>  <b>if</b> (<a class="local col7 ref" href="#77BValNo" title='BValNo' data-ref="77BValNo">BValNo</a> != <a class="local col2 ref" href="#82ValS" title='ValS' data-ref="82ValS">ValS</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveRange::Segment::valno" title='llvm::LiveRange::Segment::valno' data-ref="llvm::LiveRange::Segment::valno">valno</a>)</td></tr>
<tr><th id="638">638</th><td>    <a class="local col4 ref" href="#74IntB" title='IntB' data-ref="74IntB">IntB</a>.<a class="ref" href="../../include/llvm/CodeGen/LiveInterval.h.html#_ZN4llvm9LiveRange20MergeValueNumberIntoEPNS_6VNInfoES2_" title='llvm::LiveRange::MergeValueNumberInto' data-ref="_ZN4llvm9LiveRange20MergeValueNumberIntoEPNS_6VNInfoES2_">MergeValueNumberInto</a>(<a class="local col7 ref" href="#77BValNo" title='BValNo' data-ref="77BValNo">BValNo</a>, <a class="local col2 ref" href="#82ValS" title='ValS' data-ref="82ValS">ValS</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveRange::Segment::valno" title='llvm::LiveRange::Segment::valno' data-ref="llvm::LiveRange::Segment::valno">valno</a>);</td></tr>
<tr><th id="639">639</th><td></td></tr>
<tr><th id="640">640</th><td>  <i>// Do the same for the subregister segments.</i></td></tr>
<tr><th id="641">641</th><td>  <b>for</b> (<a class="type" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveInterval" title='llvm::LiveInterval' data-ref="llvm::LiveInterval">LiveInterval</a>::<a class="type" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveInterval::SubRange" title='llvm::LiveInterval::SubRange' data-ref="llvm::LiveInterval::SubRange">SubRange</a> &amp;<dfn class="local col6 decl" id="86S" title='S' data-type='LiveInterval::SubRange &amp;' data-ref="86S">S</dfn> : <a class="local col4 ref" href="#74IntB" title='IntB' data-ref="74IntB">IntB</a>.<a class="ref" href="../../include/llvm/CodeGen/LiveInterval.h.html#_ZN4llvm12LiveInterval9subrangesEv" title='llvm::LiveInterval::subranges' data-ref="_ZN4llvm12LiveInterval9subrangesEv">subranges</a>()) {</td></tr>
<tr><th id="642">642</th><td>    <i>// Check for SubRange Segments of the form [1234r,1234d:0) which can be</i></td></tr>
<tr><th id="643">643</th><td><i>    // removed to prevent creating bogus SubRange Segments.</i></td></tr>
<tr><th id="644">644</th><td>    <a class="type" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveInterval" title='llvm::LiveInterval' data-ref="llvm::LiveInterval">LiveInterval</a>::<a class="typedef" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveRange::iterator" title='llvm::LiveRange::iterator' data-type='Segments::iterator' data-ref="llvm::LiveRange::iterator">iterator</a> <dfn class="local col7 decl" id="87SS" title='SS' data-type='LiveInterval::iterator' data-ref="87SS">SS</dfn> = <a class="local col6 ref" href="#86S" title='S' data-ref="86S">S</a>.<a class="ref" href="../../include/llvm/CodeGen/LiveInterval.h.html#_ZN4llvm9LiveRange21FindSegmentContainingENS_9SlotIndexE" title='llvm::LiveRange::FindSegmentContaining' data-ref="_ZN4llvm9LiveRange21FindSegmentContainingENS_9SlotIndexE">FindSegmentContaining</a>(<a class="ref fake" href="../../include/llvm/CodeGen/SlotIndexes.h.html#83" title='llvm::SlotIndex::SlotIndex' data-ref="_ZN4llvm9SlotIndexC1ERKS0_"></a><a class="local col5 ref" href="#75CopyIdx" title='CopyIdx' data-ref="75CopyIdx">CopyIdx</a>);</td></tr>
<tr><th id="645">645</th><td>    <b>if</b> (<a class="local col7 ref" href="#87SS" title='SS' data-ref="87SS">SS</a> != <a class="local col6 ref" href="#86S" title='S' data-ref="86S">S</a>.<a class="ref" href="../../include/llvm/CodeGen/LiveInterval.h.html#_ZN4llvm9LiveRange3endEv" title='llvm::LiveRange::end' data-ref="_ZN4llvm9LiveRange3endEv">end</a>() &amp;&amp; <a class="type" href="../../include/llvm/CodeGen/SlotIndexes.h.html#llvm::SlotIndex" title='llvm::SlotIndex' data-ref="llvm::SlotIndex">SlotIndex</a>::<a class="ref" href="../../include/llvm/CodeGen/SlotIndexes.h.html#_ZN4llvm9SlotIndex11isSameInstrES0_S0_" title='llvm::SlotIndex::isSameInstr' data-ref="_ZN4llvm9SlotIndex11isSameInstrES0_S0_">isSameInstr</a>(<a class="ref fake" href="../../include/llvm/CodeGen/SlotIndexes.h.html#83" title='llvm::SlotIndex::SlotIndex' data-ref="_ZN4llvm9SlotIndexC1ERKS0_"></a><a class="local col7 ref" href="#87SS" title='SS' data-ref="87SS">SS</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveRange::Segment::start" title='llvm::LiveRange::Segment::start' data-ref="llvm::LiveRange::Segment::start">start</a>, <a class="ref fake" href="../../include/llvm/CodeGen/SlotIndexes.h.html#83" title='llvm::SlotIndex::SlotIndex' data-ref="_ZN4llvm9SlotIndexC1ERKS0_"></a><a class="local col7 ref" href="#87SS" title='SS' data-ref="87SS">SS</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveRange::Segment::end" title='llvm::LiveRange::Segment::end' data-ref="llvm::LiveRange::Segment::end">end</a>)) {</td></tr>
<tr><th id="646">646</th><td>      <a class="local col6 ref" href="#86S" title='S' data-ref="86S">S</a>.<a class="ref" href="../../include/llvm/CodeGen/LiveInterval.h.html#_ZN4llvm9LiveRange13removeSegmentENS0_7SegmentEb" title='llvm::LiveRange::removeSegment' data-ref="_ZN4llvm9LiveRange13removeSegmentENS0_7SegmentEb">removeSegment</a>(<a class="ref fake" href="../../include/llvm/CodeGen/LiveInterval.h.html#161" title='llvm::LiveRange::Segment::Segment' data-ref="_ZN4llvm9LiveRange7SegmentC1ERKS1_"></a>*<a class="local col7 ref" href="#87SS" title='SS' data-ref="87SS">SS</a>, <b>true</b>);</td></tr>
<tr><th id="647">647</th><td>      <b>continue</b>;</td></tr>
<tr><th id="648">648</th><td>    }</td></tr>
<tr><th id="649">649</th><td>    <a class="type" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::VNInfo" title='llvm::VNInfo' data-ref="llvm::VNInfo">VNInfo</a> *<dfn class="local col8 decl" id="88SubBValNo" title='SubBValNo' data-type='llvm::VNInfo *' data-ref="88SubBValNo">SubBValNo</dfn> = <a class="local col6 ref" href="#86S" title='S' data-ref="86S">S</a>.<a class="ref" href="../../include/llvm/CodeGen/LiveInterval.h.html#_ZNK4llvm9LiveRange11getVNInfoAtENS_9SlotIndexE" title='llvm::LiveRange::getVNInfoAt' data-ref="_ZNK4llvm9LiveRange11getVNInfoAtENS_9SlotIndexE">getVNInfoAt</a>(<a class="ref fake" href="../../include/llvm/CodeGen/SlotIndexes.h.html#83" title='llvm::SlotIndex::SlotIndex' data-ref="_ZN4llvm9SlotIndexC1ERKS0_"></a><a class="local col5 ref" href="#75CopyIdx" title='CopyIdx' data-ref="75CopyIdx">CopyIdx</a>);</td></tr>
<tr><th id="650">650</th><td>    <a class="local col6 ref" href="#86S" title='S' data-ref="86S">S</a>.<a class="ref" href="../../include/llvm/CodeGen/LiveInterval.h.html#_ZN4llvm9LiveRange10addSegmentENS0_7SegmentE" title='llvm::LiveRange::addSegment' data-ref="_ZN4llvm9LiveRange10addSegmentENS0_7SegmentE">addSegment</a>(<a class="type" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveInterval" title='llvm::LiveInterval' data-ref="llvm::LiveInterval">LiveInterval</a>::<a class="type" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveRange::Segment" title='llvm::LiveRange::Segment' data-ref="llvm::LiveRange::Segment">Segment</a><a class="ref" href="../../include/llvm/CodeGen/LiveInterval.h.html#_ZN4llvm9LiveRange7SegmentC1ENS_9SlotIndexES2_PNS_6VNInfoE" title='llvm::LiveRange::Segment::Segment' data-ref="_ZN4llvm9LiveRange7SegmentC1ENS_9SlotIndexES2_PNS_6VNInfoE">(</a><a class="ref fake" href="../../include/llvm/CodeGen/SlotIndexes.h.html#83" title='llvm::SlotIndex::SlotIndex' data-ref="_ZN4llvm9SlotIndexC1ERKS0_"></a><a class="local col4 ref" href="#84FillerStart" title='FillerStart' data-ref="84FillerStart">FillerStart</a>, <a class="ref fake" href="../../include/llvm/CodeGen/SlotIndexes.h.html#83" title='llvm::SlotIndex::SlotIndex' data-ref="_ZN4llvm9SlotIndexC1ERKS0_"></a><a class="local col5 ref" href="#85FillerEnd" title='FillerEnd' data-ref="85FillerEnd">FillerEnd</a>, <a class="local col8 ref" href="#88SubBValNo" title='SubBValNo' data-ref="88SubBValNo">SubBValNo</a>));</td></tr>
<tr><th id="651">651</th><td>    <a class="type" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::VNInfo" title='llvm::VNInfo' data-ref="llvm::VNInfo">VNInfo</a> *<dfn class="local col9 decl" id="89SubValSNo" title='SubValSNo' data-type='llvm::VNInfo *' data-ref="89SubValSNo">SubValSNo</dfn> = <a class="local col6 ref" href="#86S" title='S' data-ref="86S">S</a>.<a class="ref" href="../../include/llvm/CodeGen/LiveInterval.h.html#_ZNK4llvm9LiveRange11getVNInfoAtENS_9SlotIndexE" title='llvm::LiveRange::getVNInfoAt' data-ref="_ZNK4llvm9LiveRange11getVNInfoAtENS_9SlotIndexE">getVNInfoAt</a>(<a class="local col0 ref" href="#80AValNo" title='AValNo' data-ref="80AValNo">AValNo</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::VNInfo::def" title='llvm::VNInfo::def' data-ref="llvm::VNInfo::def">def</a>.<a class="ref" href="../../include/llvm/CodeGen/SlotIndexes.h.html#_ZNK4llvm9SlotIndex11getPrevSlotEv" title='llvm::SlotIndex::getPrevSlot' data-ref="_ZNK4llvm9SlotIndex11getPrevSlotEv">getPrevSlot</a>());</td></tr>
<tr><th id="652">652</th><td>    <b>if</b> (<a class="local col8 ref" href="#88SubBValNo" title='SubBValNo' data-ref="88SubBValNo">SubBValNo</a> != <a class="local col9 ref" href="#89SubValSNo" title='SubValSNo' data-ref="89SubValSNo">SubValSNo</a>)</td></tr>
<tr><th id="653">653</th><td>      <a class="local col6 ref" href="#86S" title='S' data-ref="86S">S</a>.<a class="ref" href="../../include/llvm/CodeGen/LiveInterval.h.html#_ZN4llvm9LiveRange20MergeValueNumberIntoEPNS_6VNInfoES2_" title='llvm::LiveRange::MergeValueNumberInto' data-ref="_ZN4llvm9LiveRange20MergeValueNumberIntoEPNS_6VNInfoES2_">MergeValueNumberInto</a>(<a class="local col8 ref" href="#88SubBValNo" title='SubBValNo' data-ref="88SubBValNo">SubBValNo</a>, <a class="local col9 ref" href="#89SubValSNo" title='SubValSNo' data-ref="89SubValSNo">SubValSNo</a>);</td></tr>
<tr><th id="654">654</th><td>  }</td></tr>
<tr><th id="655">655</th><td></td></tr>
<tr><th id="656">656</th><td>  <a class="macro" href="../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;regalloc&quot;)) { dbgs() &lt;&lt; &quot;   result = &quot; &lt;&lt; IntB &lt;&lt; &apos;\n&apos;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"   result = "</q> <a class="ref" href="../../include/llvm/CodeGen/LiveInterval.h.html#_ZN4llvmlsERNS_11raw_ostreamERKNS_12LiveIntervalE" title='llvm::operator&lt;&lt;' data-ref="_ZN4llvmlsERNS_11raw_ostreamERKNS_12LiveIntervalE">&lt;&lt;</a> <a class="local col4 ref" href="#74IntB" title='IntB' data-ref="74IntB">IntB</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEc">&lt;&lt;</a> <kbd>'\n'</kbd>);</td></tr>
<tr><th id="657">657</th><td></td></tr>
<tr><th id="658">658</th><td>  <i>// If the source instruction was killing the source register before the</i></td></tr>
<tr><th id="659">659</th><td><i>  // merge, unset the isKill marker given the live range has been extended.</i></td></tr>
<tr><th id="660">660</th><td>  <em>int</em> <dfn class="local col0 decl" id="90UIdx" title='UIdx' data-type='int' data-ref="90UIdx">UIdx</dfn> = <a class="local col3 ref" href="#83ValSEndInst" title='ValSEndInst' data-ref="83ValSEndInst">ValSEndInst</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr25findRegisterUseOperandIdxEjbPKNS_18TargetRegisterInfoE" title='llvm::MachineInstr::findRegisterUseOperandIdx' data-ref="_ZNK4llvm12MachineInstr25findRegisterUseOperandIdxEjbPKNS_18TargetRegisterInfoE">findRegisterUseOperandIdx</a>(<a class="local col4 ref" href="#74IntB" title='IntB' data-ref="74IntB">IntB</a>.<a class="ref" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveInterval::reg" title='llvm::LiveInterval::reg' data-ref="llvm::LiveInterval::reg">reg</a>, <b>true</b>);</td></tr>
<tr><th id="661">661</th><td>  <b>if</b> (<a class="local col0 ref" href="#90UIdx" title='UIdx' data-ref="90UIdx">UIdx</a> != -<var>1</var>) {</td></tr>
<tr><th id="662">662</th><td>    <a class="local col3 ref" href="#83ValSEndInst" title='ValSEndInst' data-ref="83ValSEndInst">ValSEndInst</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col0 ref" href="#90UIdx" title='UIdx' data-ref="90UIdx">UIdx</a>).<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand9setIsKillEb" title='llvm::MachineOperand::setIsKill' data-ref="_ZN4llvm14MachineOperand9setIsKillEb">setIsKill</a>(<b>false</b>);</td></tr>
<tr><th id="663">663</th><td>  }</td></tr>
<tr><th id="664">664</th><td></td></tr>
<tr><th id="665">665</th><td>  <i>// Rewrite the copy.</i></td></tr>
<tr><th id="666">666</th><td>  <a class="local col2 ref" href="#72CopyMI" title='CopyMI' data-ref="72CopyMI">CopyMI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr18substituteRegisterEjjjRKNS_18TargetRegisterInfoE" title='llvm::MachineInstr::substituteRegister' data-ref="_ZN4llvm12MachineInstr18substituteRegisterEjjjRKNS_18TargetRegisterInfoE">substituteRegister</a>(<a class="local col3 ref" href="#73IntA" title='IntA' data-ref="73IntA">IntA</a>.<a class="ref" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveInterval::reg" title='llvm::LiveInterval::reg' data-ref="llvm::LiveInterval::reg">reg</a>, <a class="local col4 ref" href="#74IntB" title='IntB' data-ref="74IntB">IntB</a>.<a class="ref" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveInterval::reg" title='llvm::LiveInterval::reg' data-ref="llvm::LiveInterval::reg">reg</a>, <var>0</var>, *<a class="tu member" href="#(anonymousnamespace)::RegisterCoalescer::TRI" title='(anonymous namespace)::RegisterCoalescer::TRI' data-use='r' data-ref="(anonymousnamespace)::RegisterCoalescer::TRI">TRI</a>);</td></tr>
<tr><th id="667">667</th><td>  <i>// If the copy instruction was killing the destination register or any</i></td></tr>
<tr><th id="668">668</th><td><i>  // subrange before the merge trim the live range.</i></td></tr>
<tr><th id="669">669</th><td>  <em>bool</em> <dfn class="local col1 decl" id="91RecomputeLiveRange" title='RecomputeLiveRange' data-type='bool' data-ref="91RecomputeLiveRange">RecomputeLiveRange</dfn> = <a class="local col9 ref" href="#79AS" title='AS' data-ref="79AS">AS</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveRange::Segment::end" title='llvm::LiveRange::Segment::end' data-ref="llvm::LiveRange::Segment::end">end</a> <a class="ref" href="../../include/llvm/CodeGen/SlotIndexes.h.html#_ZNK4llvm9SlotIndexeqES0_" title='llvm::SlotIndex::operator==' data-ref="_ZNK4llvm9SlotIndexeqES0_">==</a> <a class="ref fake" href="../../include/llvm/CodeGen/SlotIndexes.h.html#83" title='llvm::SlotIndex::SlotIndex' data-ref="_ZN4llvm9SlotIndexC1ERKS0_"></a><a class="local col5 ref" href="#75CopyIdx" title='CopyIdx' data-ref="75CopyIdx">CopyIdx</a>;</td></tr>
<tr><th id="670">670</th><td>  <b>if</b> (!<a class="local col1 ref" href="#91RecomputeLiveRange" title='RecomputeLiveRange' data-ref="91RecomputeLiveRange">RecomputeLiveRange</a>) {</td></tr>
<tr><th id="671">671</th><td>    <b>for</b> (<a class="type" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveInterval" title='llvm::LiveInterval' data-ref="llvm::LiveInterval">LiveInterval</a>::<a class="type" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveInterval::SubRange" title='llvm::LiveInterval::SubRange' data-ref="llvm::LiveInterval::SubRange">SubRange</a> &amp;<dfn class="local col2 decl" id="92S" title='S' data-type='LiveInterval::SubRange &amp;' data-ref="92S">S</dfn> : <a class="local col3 ref" href="#73IntA" title='IntA' data-ref="73IntA">IntA</a>.<a class="ref" href="../../include/llvm/CodeGen/LiveInterval.h.html#_ZN4llvm12LiveInterval9subrangesEv" title='llvm::LiveInterval::subranges' data-ref="_ZN4llvm12LiveInterval9subrangesEv">subranges</a>()) {</td></tr>
<tr><th id="672">672</th><td>      <a class="type" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveInterval" title='llvm::LiveInterval' data-ref="llvm::LiveInterval">LiveInterval</a>::<a class="typedef" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveRange::iterator" title='llvm::LiveRange::iterator' data-type='Segments::iterator' data-ref="llvm::LiveRange::iterator">iterator</a> <dfn class="local col3 decl" id="93SS" title='SS' data-type='LiveInterval::iterator' data-ref="93SS">SS</dfn> = <a class="local col2 ref" href="#92S" title='S' data-ref="92S">S</a>.<a class="ref" href="../../include/llvm/CodeGen/LiveInterval.h.html#_ZN4llvm9LiveRange21FindSegmentContainingENS_9SlotIndexE" title='llvm::LiveRange::FindSegmentContaining' data-ref="_ZN4llvm9LiveRange21FindSegmentContainingENS_9SlotIndexE">FindSegmentContaining</a>(<a class="ref fake" href="../../include/llvm/CodeGen/SlotIndexes.h.html#83" title='llvm::SlotIndex::SlotIndex' data-ref="_ZN4llvm9SlotIndexC1ERKS0_"></a><a class="local col8 ref" href="#78CopyUseIdx" title='CopyUseIdx' data-ref="78CopyUseIdx">CopyUseIdx</a>);</td></tr>
<tr><th id="673">673</th><td>      <b>if</b> (<a class="local col3 ref" href="#93SS" title='SS' data-ref="93SS">SS</a> != <a class="local col2 ref" href="#92S" title='S' data-ref="92S">S</a>.<a class="ref" href="../../include/llvm/CodeGen/LiveInterval.h.html#_ZN4llvm9LiveRange3endEv" title='llvm::LiveRange::end' data-ref="_ZN4llvm9LiveRange3endEv">end</a>() &amp;&amp; <a class="local col3 ref" href="#93SS" title='SS' data-ref="93SS">SS</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveRange::Segment::end" title='llvm::LiveRange::Segment::end' data-ref="llvm::LiveRange::Segment::end">end</a> <a class="ref" href="../../include/llvm/CodeGen/SlotIndexes.h.html#_ZNK4llvm9SlotIndexeqES0_" title='llvm::SlotIndex::operator==' data-ref="_ZNK4llvm9SlotIndexeqES0_">==</a> <a class="ref fake" href="../../include/llvm/CodeGen/SlotIndexes.h.html#83" title='llvm::SlotIndex::SlotIndex' data-ref="_ZN4llvm9SlotIndexC1ERKS0_"></a><a class="local col5 ref" href="#75CopyIdx" title='CopyIdx' data-ref="75CopyIdx">CopyIdx</a>) {</td></tr>
<tr><th id="674">674</th><td>        <a class="local col1 ref" href="#91RecomputeLiveRange" title='RecomputeLiveRange' data-ref="91RecomputeLiveRange">RecomputeLiveRange</a> = <b>true</b>;</td></tr>
<tr><th id="675">675</th><td>        <b>break</b>;</td></tr>
<tr><th id="676">676</th><td>      }</td></tr>
<tr><th id="677">677</th><td>    }</td></tr>
<tr><th id="678">678</th><td>  }</td></tr>
<tr><th id="679">679</th><td>  <b>if</b> (<a class="local col1 ref" href="#91RecomputeLiveRange" title='RecomputeLiveRange' data-ref="91RecomputeLiveRange">RecomputeLiveRange</a>)</td></tr>
<tr><th id="680">680</th><td>    <a class="tu member" href="#_ZN12_GLOBAL__N_117RegisterCoalescer12shrinkToUsesEPN4llvm12LiveIntervalEPNS1_15SmallVectorImplIPNS1_12MachineInstrEEE" title='(anonymous namespace)::RegisterCoalescer::shrinkToUses' data-use='c' data-ref="_ZN12_GLOBAL__N_117RegisterCoalescer12shrinkToUsesEPN4llvm12LiveIntervalEPNS1_15SmallVectorImplIPNS1_12MachineInstrEEE">shrinkToUses</a>(&amp;<a class="local col3 ref" href="#73IntA" title='IntA' data-ref="73IntA">IntA</a>);</td></tr>
<tr><th id="681">681</th><td></td></tr>
<tr><th id="682">682</th><td>  <a class="ref" href="../../include/llvm/ADT/Statistic.h.html#_ZN4llvm9StatisticppEv" title='llvm::Statistic::operator++' data-ref="_ZN4llvm9StatisticppEv">++</a><a class="ref" href="#67" title='numExtends' data-ref="numExtends">numExtends</a>;</td></tr>
<tr><th id="683">683</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="684">684</th><td>}</td></tr>
<tr><th id="685">685</th><td></td></tr>
<tr><th id="686">686</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::RegisterCoalescer" title='(anonymous namespace)::RegisterCoalescer' data-ref="(anonymousnamespace)::RegisterCoalescer">RegisterCoalescer</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_117RegisterCoalescer20hasOtherReachingDefsERN4llvm12LiveIntervalES3_PNS1_6VNInfoES5_" title='(anonymous namespace)::RegisterCoalescer::hasOtherReachingDefs' data-type='bool (anonymous namespace)::RegisterCoalescer::hasOtherReachingDefs(llvm::LiveInterval &amp; IntA, llvm::LiveInterval &amp; IntB, llvm::VNInfo * AValNo, llvm::VNInfo * BValNo)' data-ref="_ZN12_GLOBAL__N_117RegisterCoalescer20hasOtherReachingDefsERN4llvm12LiveIntervalES3_PNS1_6VNInfoES5_">hasOtherReachingDefs</dfn>(<a class="type" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveInterval" title='llvm::LiveInterval' data-ref="llvm::LiveInterval">LiveInterval</a> &amp;<dfn class="local col4 decl" id="94IntA" title='IntA' data-type='llvm::LiveInterval &amp;' data-ref="94IntA">IntA</dfn>,</td></tr>
<tr><th id="687">687</th><td>                                             <a class="type" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveInterval" title='llvm::LiveInterval' data-ref="llvm::LiveInterval">LiveInterval</a> &amp;<dfn class="local col5 decl" id="95IntB" title='IntB' data-type='llvm::LiveInterval &amp;' data-ref="95IntB">IntB</dfn>,</td></tr>
<tr><th id="688">688</th><td>                                             <a class="type" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::VNInfo" title='llvm::VNInfo' data-ref="llvm::VNInfo">VNInfo</a> *<dfn class="local col6 decl" id="96AValNo" title='AValNo' data-type='llvm::VNInfo *' data-ref="96AValNo">AValNo</dfn>,</td></tr>
<tr><th id="689">689</th><td>                                             <a class="type" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::VNInfo" title='llvm::VNInfo' data-ref="llvm::VNInfo">VNInfo</a> *<dfn class="local col7 decl" id="97BValNo" title='BValNo' data-type='llvm::VNInfo *' data-ref="97BValNo">BValNo</dfn>) {</td></tr>
<tr><th id="690">690</th><td>  <i>// If AValNo has PHI kills, conservatively assume that IntB defs can reach</i></td></tr>
<tr><th id="691">691</th><td><i>  // the PHI values.</i></td></tr>
<tr><th id="692">692</th><td>  <b>if</b> (<a class="tu member" href="#(anonymousnamespace)::RegisterCoalescer::LIS" title='(anonymous namespace)::RegisterCoalescer::LIS' data-use='r' data-ref="(anonymousnamespace)::RegisterCoalescer::LIS">LIS</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/LiveIntervals.h.html#_ZNK4llvm13LiveIntervals10hasPHIKillERKNS_12LiveIntervalEPKNS_6VNInfoE" title='llvm::LiveIntervals::hasPHIKill' data-ref="_ZNK4llvm13LiveIntervals10hasPHIKillERKNS_12LiveIntervalEPKNS_6VNInfoE">hasPHIKill</a>(<a class="local col4 ref" href="#94IntA" title='IntA' data-ref="94IntA">IntA</a>, <a class="local col6 ref" href="#96AValNo" title='AValNo' data-ref="96AValNo">AValNo</a>))</td></tr>
<tr><th id="693">693</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="694">694</th><td></td></tr>
<tr><th id="695">695</th><td>  <b>for</b> (<a class="type" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveRange" title='llvm::LiveRange' data-ref="llvm::LiveRange">LiveRange</a>::<a class="type" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveRange::Segment" title='llvm::LiveRange::Segment' data-ref="llvm::LiveRange::Segment">Segment</a> &amp;<dfn class="local col8 decl" id="98ASeg" title='ASeg' data-type='LiveRange::Segment &amp;' data-ref="98ASeg">ASeg</dfn> : <a class="local col4 ref" href="#94IntA" title='IntA' data-ref="94IntA">IntA</a>.<a class="ref" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveRange::segments" title='llvm::LiveRange::segments' data-ref="llvm::LiveRange::segments">segments</a>) {</td></tr>
<tr><th id="696">696</th><td>    <b>if</b> (<a class="local col8 ref" href="#98ASeg" title='ASeg' data-ref="98ASeg">ASeg</a>.<a class="ref" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveRange::Segment::valno" title='llvm::LiveRange::Segment::valno' data-ref="llvm::LiveRange::Segment::valno">valno</a> != <a class="local col6 ref" href="#96AValNo" title='AValNo' data-ref="96AValNo">AValNo</a>) <b>continue</b>;</td></tr>
<tr><th id="697">697</th><td>    <a class="type" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveInterval" title='llvm::LiveInterval' data-ref="llvm::LiveInterval">LiveInterval</a>::<a class="typedef" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveRange::iterator" title='llvm::LiveRange::iterator' data-type='Segments::iterator' data-ref="llvm::LiveRange::iterator">iterator</a> <dfn class="local col9 decl" id="99BI" title='BI' data-type='LiveInterval::iterator' data-ref="99BI">BI</dfn> = <span class="namespace">llvm::</span><a class="ref" href="../../include/llvm/ADT/STLExtras.h.html#_ZN4llvm11upper_boundEOT_OT0_" title='llvm::upper_bound' data-ref="_ZN4llvm11upper_boundEOT_OT0_">upper_bound</a>(<span class='refarg'><a class="local col5 ref" href="#95IntB" title='IntB' data-ref="95IntB">IntB</a></span>, <span class='refarg'><a class="local col8 ref" href="#98ASeg" title='ASeg' data-ref="98ASeg">ASeg</a>.<a class="ref" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveRange::Segment::start" title='llvm::LiveRange::Segment::start' data-ref="llvm::LiveRange::Segment::start">start</a></span>);</td></tr>
<tr><th id="698">698</th><td>    <b>if</b> (<a class="local col9 ref" href="#99BI" title='BI' data-ref="99BI">BI</a> != <a class="local col5 ref" href="#95IntB" title='IntB' data-ref="95IntB">IntB</a>.<a class="ref" href="../../include/llvm/CodeGen/LiveInterval.h.html#_ZN4llvm9LiveRange5beginEv" title='llvm::LiveRange::begin' data-ref="_ZN4llvm9LiveRange5beginEv">begin</a>())</td></tr>
<tr><th id="699">699</th><td>      --<a class="local col9 ref" href="#99BI" title='BI' data-ref="99BI">BI</a>;</td></tr>
<tr><th id="700">700</th><td>    <b>for</b> (; <a class="local col9 ref" href="#99BI" title='BI' data-ref="99BI">BI</a> != <a class="local col5 ref" href="#95IntB" title='IntB' data-ref="95IntB">IntB</a>.<a class="ref" href="../../include/llvm/CodeGen/LiveInterval.h.html#_ZN4llvm9LiveRange3endEv" title='llvm::LiveRange::end' data-ref="_ZN4llvm9LiveRange3endEv">end</a>() &amp;&amp; <a class="local col8 ref" href="#98ASeg" title='ASeg' data-ref="98ASeg">ASeg</a>.<a class="ref" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveRange::Segment::end" title='llvm::LiveRange::Segment::end' data-ref="llvm::LiveRange::Segment::end">end</a> <a class="ref" href="../../include/llvm/CodeGen/SlotIndexes.h.html#_ZNK4llvm9SlotIndexgeES0_" title='llvm::SlotIndex::operator&gt;=' data-ref="_ZNK4llvm9SlotIndexgeES0_">&gt;=</a> <a class="ref fake" href="../../include/llvm/CodeGen/SlotIndexes.h.html#83" title='llvm::SlotIndex::SlotIndex' data-ref="_ZN4llvm9SlotIndexC1ERKS0_"></a><a class="local col9 ref" href="#99BI" title='BI' data-ref="99BI">BI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveRange::Segment::start" title='llvm::LiveRange::Segment::start' data-ref="llvm::LiveRange::Segment::start">start</a>; ++<a class="local col9 ref" href="#99BI" title='BI' data-ref="99BI">BI</a>) {</td></tr>
<tr><th id="701">701</th><td>      <b>if</b> (<a class="local col9 ref" href="#99BI" title='BI' data-ref="99BI">BI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveRange::Segment::valno" title='llvm::LiveRange::Segment::valno' data-ref="llvm::LiveRange::Segment::valno">valno</a> == <a class="local col7 ref" href="#97BValNo" title='BValNo' data-ref="97BValNo">BValNo</a>)</td></tr>
<tr><th id="702">702</th><td>        <b>continue</b>;</td></tr>
<tr><th id="703">703</th><td>      <b>if</b> (<a class="local col9 ref" href="#99BI" title='BI' data-ref="99BI">BI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveRange::Segment::start" title='llvm::LiveRange::Segment::start' data-ref="llvm::LiveRange::Segment::start">start</a> <a class="ref" href="../../include/llvm/CodeGen/SlotIndexes.h.html#_ZNK4llvm9SlotIndexleES0_" title='llvm::SlotIndex::operator&lt;=' data-ref="_ZNK4llvm9SlotIndexleES0_">&lt;=</a> <a class="ref fake" href="../../include/llvm/CodeGen/SlotIndexes.h.html#83" title='llvm::SlotIndex::SlotIndex' data-ref="_ZN4llvm9SlotIndexC1ERKS0_"></a><a class="local col8 ref" href="#98ASeg" title='ASeg' data-ref="98ASeg">ASeg</a>.<a class="ref" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveRange::Segment::start" title='llvm::LiveRange::Segment::start' data-ref="llvm::LiveRange::Segment::start">start</a> &amp;&amp; <a class="local col9 ref" href="#99BI" title='BI' data-ref="99BI">BI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveRange::Segment::end" title='llvm::LiveRange::Segment::end' data-ref="llvm::LiveRange::Segment::end">end</a> <a class="ref" href="../../include/llvm/CodeGen/SlotIndexes.h.html#_ZNK4llvm9SlotIndexgtES0_" title='llvm::SlotIndex::operator&gt;' data-ref="_ZNK4llvm9SlotIndexgtES0_">&gt;</a> <a class="ref fake" href="../../include/llvm/CodeGen/SlotIndexes.h.html#83" title='llvm::SlotIndex::SlotIndex' data-ref="_ZN4llvm9SlotIndexC1ERKS0_"></a><a class="local col8 ref" href="#98ASeg" title='ASeg' data-ref="98ASeg">ASeg</a>.<a class="ref" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveRange::Segment::start" title='llvm::LiveRange::Segment::start' data-ref="llvm::LiveRange::Segment::start">start</a>)</td></tr>
<tr><th id="704">704</th><td>        <b>return</b> <b>true</b>;</td></tr>
<tr><th id="705">705</th><td>      <b>if</b> (<a class="local col9 ref" href="#99BI" title='BI' data-ref="99BI">BI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveRange::Segment::start" title='llvm::LiveRange::Segment::start' data-ref="llvm::LiveRange::Segment::start">start</a> <a class="ref" href="../../include/llvm/CodeGen/SlotIndexes.h.html#_ZNK4llvm9SlotIndexgtES0_" title='llvm::SlotIndex::operator&gt;' data-ref="_ZNK4llvm9SlotIndexgtES0_">&gt;</a> <a class="ref fake" href="../../include/llvm/CodeGen/SlotIndexes.h.html#83" title='llvm::SlotIndex::SlotIndex' data-ref="_ZN4llvm9SlotIndexC1ERKS0_"></a><a class="local col8 ref" href="#98ASeg" title='ASeg' data-ref="98ASeg">ASeg</a>.<a class="ref" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveRange::Segment::start" title='llvm::LiveRange::Segment::start' data-ref="llvm::LiveRange::Segment::start">start</a> &amp;&amp; <a class="local col9 ref" href="#99BI" title='BI' data-ref="99BI">BI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveRange::Segment::start" title='llvm::LiveRange::Segment::start' data-ref="llvm::LiveRange::Segment::start">start</a> <a class="ref" href="../../include/llvm/CodeGen/SlotIndexes.h.html#_ZNK4llvm9SlotIndexltES0_" title='llvm::SlotIndex::operator&lt;' data-ref="_ZNK4llvm9SlotIndexltES0_">&lt;</a> <a class="ref fake" href="../../include/llvm/CodeGen/SlotIndexes.h.html#83" title='llvm::SlotIndex::SlotIndex' data-ref="_ZN4llvm9SlotIndexC1ERKS0_"></a><a class="local col8 ref" href="#98ASeg" title='ASeg' data-ref="98ASeg">ASeg</a>.<a class="ref" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveRange::Segment::end" title='llvm::LiveRange::Segment::end' data-ref="llvm::LiveRange::Segment::end">end</a>)</td></tr>
<tr><th id="706">706</th><td>        <b>return</b> <b>true</b>;</td></tr>
<tr><th id="707">707</th><td>    }</td></tr>
<tr><th id="708">708</th><td>  }</td></tr>
<tr><th id="709">709</th><td>  <b>return</b> <b>false</b>;</td></tr>
<tr><th id="710">710</th><td>}</td></tr>
<tr><th id="711">711</th><td></td></tr>
<tr><th id="712">712</th><td><i class="doc" data-doc="_ZL20addSegmentsWithValNoRN4llvm9LiveRangeEPNS_6VNInfoERKS0_PKS2_">/// Copy segments with value number<span class="command"> @p</span> <span class="arg">SrcValNo</span> from liverange<span class="command"> @p</span> <span class="arg">Src</span> to live</i></td></tr>
<tr><th id="713">713</th><td><i class="doc" data-doc="_ZL20addSegmentsWithValNoRN4llvm9LiveRangeEPNS_6VNInfoERKS0_PKS2_">/// range<span class="command"> @Dst</span> and use value number<span class="command"> @p</span> <span class="arg">DstValNo</span> there.</i></td></tr>
<tr><th id="714">714</th><td><em>static</em> <span class="namespace">std::</span><a class="type" href="../../../../include/c++/7/bits/stl_pair.h.html#std::pair" title='std::pair' data-ref="std::pair">pair</a>&lt;<em>bool</em>,<em>bool</em>&gt;</td></tr>
<tr><th id="715">715</th><td><dfn class="tu decl def" id="_ZL20addSegmentsWithValNoRN4llvm9LiveRangeEPNS_6VNInfoERKS0_PKS2_" title='addSegmentsWithValNo' data-type='std::pair&lt;bool, bool&gt; addSegmentsWithValNo(llvm::LiveRange &amp; Dst, llvm::VNInfo * DstValNo, const llvm::LiveRange &amp; Src, const llvm::VNInfo * SrcValNo)' data-ref="_ZL20addSegmentsWithValNoRN4llvm9LiveRangeEPNS_6VNInfoERKS0_PKS2_">addSegmentsWithValNo</dfn>(<a class="type" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveRange" title='llvm::LiveRange' data-ref="llvm::LiveRange">LiveRange</a> &amp;<dfn class="local col0 decl" id="100Dst" title='Dst' data-type='llvm::LiveRange &amp;' data-ref="100Dst">Dst</dfn>, <a class="type" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::VNInfo" title='llvm::VNInfo' data-ref="llvm::VNInfo">VNInfo</a> *<dfn class="local col1 decl" id="101DstValNo" title='DstValNo' data-type='llvm::VNInfo *' data-ref="101DstValNo">DstValNo</dfn>, <em>const</em> <a class="type" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveRange" title='llvm::LiveRange' data-ref="llvm::LiveRange">LiveRange</a> &amp;<dfn class="local col2 decl" id="102Src" title='Src' data-type='const llvm::LiveRange &amp;' data-ref="102Src">Src</dfn>,</td></tr>
<tr><th id="716">716</th><td>                     <em>const</em> <a class="type" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::VNInfo" title='llvm::VNInfo' data-ref="llvm::VNInfo">VNInfo</a> *<dfn class="local col3 decl" id="103SrcValNo" title='SrcValNo' data-type='const llvm::VNInfo *' data-ref="103SrcValNo">SrcValNo</dfn>) {</td></tr>
<tr><th id="717">717</th><td>  <em>bool</em> <dfn class="local col4 decl" id="104Changed" title='Changed' data-type='bool' data-ref="104Changed">Changed</dfn> = <b>false</b>;</td></tr>
<tr><th id="718">718</th><td>  <em>bool</em> <dfn class="local col5 decl" id="105MergedWithDead" title='MergedWithDead' data-type='bool' data-ref="105MergedWithDead">MergedWithDead</dfn> = <b>false</b>;</td></tr>
<tr><th id="719">719</th><td>  <b>for</b> (<em>const</em> <a class="type" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveRange" title='llvm::LiveRange' data-ref="llvm::LiveRange">LiveRange</a>::<a class="type" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveRange::Segment" title='llvm::LiveRange::Segment' data-ref="llvm::LiveRange::Segment">Segment</a> &amp;<dfn class="local col6 decl" id="106S" title='S' data-type='const LiveRange::Segment &amp;' data-ref="106S">S</dfn> : <a class="local col2 ref" href="#102Src" title='Src' data-ref="102Src">Src</a>.<a class="ref" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveRange::segments" title='llvm::LiveRange::segments' data-ref="llvm::LiveRange::segments">segments</a>) {</td></tr>
<tr><th id="720">720</th><td>    <b>if</b> (<a class="local col6 ref" href="#106S" title='S' data-ref="106S">S</a>.<a class="ref" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveRange::Segment::valno" title='llvm::LiveRange::Segment::valno' data-ref="llvm::LiveRange::Segment::valno">valno</a> != <a class="local col3 ref" href="#103SrcValNo" title='SrcValNo' data-ref="103SrcValNo">SrcValNo</a>)</td></tr>
<tr><th id="721">721</th><td>      <b>continue</b>;</td></tr>
<tr><th id="722">722</th><td>    <i>// This is adding a segment from Src that ends in a copy that is about</i></td></tr>
<tr><th id="723">723</th><td><i>    // to be removed. This segment is going to be merged with a pre-existing</i></td></tr>
<tr><th id="724">724</th><td><i>    // segment in Dst. This works, except in cases when the corresponding</i></td></tr>
<tr><th id="725">725</th><td><i>    // segment in Dst is dead. For example: adding [192r,208r:1) from Src</i></td></tr>
<tr><th id="726">726</th><td><i>    // to [208r,208d:1) in Dst would create [192r,208d:1) in Dst.</i></td></tr>
<tr><th id="727">727</th><td><i>    // Recognized such cases, so that the segments can be shrunk.</i></td></tr>
<tr><th id="728">728</th><td>    <a class="type" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveRange" title='llvm::LiveRange' data-ref="llvm::LiveRange">LiveRange</a>::<a class="type" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveRange::Segment" title='llvm::LiveRange::Segment' data-ref="llvm::LiveRange::Segment">Segment</a> <dfn class="local col7 decl" id="107Added" title='Added' data-type='LiveRange::Segment' data-ref="107Added">Added</dfn> = <a class="type" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveRange" title='llvm::LiveRange' data-ref="llvm::LiveRange">LiveRange</a>::<a class="type" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveRange::Segment" title='llvm::LiveRange::Segment' data-ref="llvm::LiveRange::Segment">Segment</a><a class="ref" href="../../include/llvm/CodeGen/LiveInterval.h.html#_ZN4llvm9LiveRange7SegmentC1ENS_9SlotIndexES2_PNS_6VNInfoE" title='llvm::LiveRange::Segment::Segment' data-ref="_ZN4llvm9LiveRange7SegmentC1ENS_9SlotIndexES2_PNS_6VNInfoE">(</a><a class="ref fake" href="../../include/llvm/CodeGen/SlotIndexes.h.html#83" title='llvm::SlotIndex::SlotIndex' data-ref="_ZN4llvm9SlotIndexC1ERKS0_"></a><a class="local col6 ref" href="#106S" title='S' data-ref="106S">S</a>.<a class="ref" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveRange::Segment::start" title='llvm::LiveRange::Segment::start' data-ref="llvm::LiveRange::Segment::start">start</a>, <a class="ref fake" href="../../include/llvm/CodeGen/SlotIndexes.h.html#83" title='llvm::SlotIndex::SlotIndex' data-ref="_ZN4llvm9SlotIndexC1ERKS0_"></a><a class="local col6 ref" href="#106S" title='S' data-ref="106S">S</a>.<a class="ref" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveRange::Segment::end" title='llvm::LiveRange::Segment::end' data-ref="llvm::LiveRange::Segment::end">end</a>, <a class="local col1 ref" href="#101DstValNo" title='DstValNo' data-ref="101DstValNo">DstValNo</a>);</td></tr>
<tr><th id="729">729</th><td>    <a class="type" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveRange" title='llvm::LiveRange' data-ref="llvm::LiveRange">LiveRange</a>::<a class="type" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveRange::Segment" title='llvm::LiveRange::Segment' data-ref="llvm::LiveRange::Segment">Segment</a> &amp;<dfn class="local col8 decl" id="108Merged" title='Merged' data-type='LiveRange::Segment &amp;' data-ref="108Merged">Merged</dfn> = *<a class="local col0 ref" href="#100Dst" title='Dst' data-ref="100Dst">Dst</a>.<a class="ref" href="../../include/llvm/CodeGen/LiveInterval.h.html#_ZN4llvm9LiveRange10addSegmentENS0_7SegmentE" title='llvm::LiveRange::addSegment' data-ref="_ZN4llvm9LiveRange10addSegmentENS0_7SegmentE">addSegment</a>(<a class="ref fake" href="../../include/llvm/CodeGen/LiveInterval.h.html#161" title='llvm::LiveRange::Segment::Segment' data-ref="_ZN4llvm9LiveRange7SegmentC1ERKS1_"></a><a class="local col7 ref" href="#107Added" title='Added' data-ref="107Added">Added</a>);</td></tr>
<tr><th id="730">730</th><td>    <b>if</b> (<a class="local col8 ref" href="#108Merged" title='Merged' data-ref="108Merged">Merged</a>.<a class="ref" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveRange::Segment::end" title='llvm::LiveRange::Segment::end' data-ref="llvm::LiveRange::Segment::end">end</a>.<a class="ref" href="../../include/llvm/CodeGen/SlotIndexes.h.html#_ZNK4llvm9SlotIndex6isDeadEv" title='llvm::SlotIndex::isDead' data-ref="_ZNK4llvm9SlotIndex6isDeadEv">isDead</a>())</td></tr>
<tr><th id="731">731</th><td>      <a class="local col5 ref" href="#105MergedWithDead" title='MergedWithDead' data-ref="105MergedWithDead">MergedWithDead</a> = <b>true</b>;</td></tr>
<tr><th id="732">732</th><td>    <a class="local col4 ref" href="#104Changed" title='Changed' data-ref="104Changed">Changed</a> = <b>true</b>;</td></tr>
<tr><th id="733">733</th><td>  }</td></tr>
<tr><th id="734">734</th><td>  <b>return</b> <span class="namespace">std::</span><a class="ref" href="../../../../include/c++/7/bits/stl_pair.h.html#_ZSt9make_pairOT_OT0_" title='std::make_pair' data-ref="_ZSt9make_pairOT_OT0_">make_pair</a>(<span class='refarg'><a class="local col4 ref" href="#104Changed" title='Changed' data-ref="104Changed">Changed</a></span>, <span class='refarg'><a class="local col5 ref" href="#105MergedWithDead" title='MergedWithDead' data-ref="105MergedWithDead">MergedWithDead</a></span>);</td></tr>
<tr><th id="735">735</th><td>}</td></tr>
<tr><th id="736">736</th><td></td></tr>
<tr><th id="737">737</th><td><span class="namespace">std::</span><a class="type" href="../../../../include/c++/7/bits/stl_pair.h.html#std::pair" title='std::pair' data-ref="std::pair">pair</a>&lt;<em>bool</em>,<em>bool</em>&gt;</td></tr>
<tr><th id="738">738</th><td><a class="tu type" href="#(anonymousnamespace)::RegisterCoalescer" title='(anonymous namespace)::RegisterCoalescer' data-ref="(anonymousnamespace)::RegisterCoalescer">RegisterCoalescer</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_117RegisterCoalescer24removeCopyByCommutingDefERKN4llvm13CoalescerPairEPNS1_12MachineInstrE" title='(anonymous namespace)::RegisterCoalescer::removeCopyByCommutingDef' data-type='std::pair&lt;bool, bool&gt; (anonymous namespace)::RegisterCoalescer::removeCopyByCommutingDef(const llvm::CoalescerPair &amp; CP, llvm::MachineInstr * CopyMI)' data-ref="_ZN12_GLOBAL__N_117RegisterCoalescer24removeCopyByCommutingDefERKN4llvm13CoalescerPairEPNS1_12MachineInstrE">removeCopyByCommutingDef</dfn>(<em>const</em> <a class="type" href="RegisterCoalescer.h.html#llvm::CoalescerPair" title='llvm::CoalescerPair' data-ref="llvm::CoalescerPair">CoalescerPair</a> &amp;<dfn class="local col9 decl" id="109CP" title='CP' data-type='const llvm::CoalescerPair &amp;' data-ref="109CP">CP</dfn>,</td></tr>
<tr><th id="739">739</th><td>                                            <a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col0 decl" id="110CopyMI" title='CopyMI' data-type='llvm::MachineInstr *' data-ref="110CopyMI">CopyMI</dfn>) {</td></tr>
<tr><th id="740">740</th><td>  <a class="macro" href="../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (!CP.isPhys()) ? void (0) : __assert_fail (&quot;!CP.isPhys()&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/RegisterCoalescer.cpp&quot;, 740, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(!<a class="local col9 ref" href="#109CP" title='CP' data-ref="109CP">CP</a>.<a class="ref" href="RegisterCoalescer.h.html#_ZNK4llvm13CoalescerPair6isPhysEv" title='llvm::CoalescerPair::isPhys' data-ref="_ZNK4llvm13CoalescerPair6isPhysEv">isPhys</a>());</td></tr>
<tr><th id="741">741</th><td></td></tr>
<tr><th id="742">742</th><td>  <a class="type" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveInterval" title='llvm::LiveInterval' data-ref="llvm::LiveInterval">LiveInterval</a> &amp;<dfn class="local col1 decl" id="111IntA" title='IntA' data-type='llvm::LiveInterval &amp;' data-ref="111IntA">IntA</dfn> =</td></tr>
<tr><th id="743">743</th><td>      <a class="tu member" href="#(anonymousnamespace)::RegisterCoalescer::LIS" title='(anonymous namespace)::RegisterCoalescer::LIS' data-use='r' data-ref="(anonymousnamespace)::RegisterCoalescer::LIS">LIS</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/LiveIntervals.h.html#_ZN4llvm13LiveIntervals11getIntervalEj" title='llvm::LiveIntervals::getInterval' data-ref="_ZN4llvm13LiveIntervals11getIntervalEj">getInterval</a>(<a class="local col9 ref" href="#109CP" title='CP' data-ref="109CP">CP</a>.<a class="ref" href="RegisterCoalescer.h.html#_ZNK4llvm13CoalescerPair9isFlippedEv" title='llvm::CoalescerPair::isFlipped' data-ref="_ZNK4llvm13CoalescerPair9isFlippedEv">isFlipped</a>() ? <a class="local col9 ref" href="#109CP" title='CP' data-ref="109CP">CP</a>.<a class="ref" href="RegisterCoalescer.h.html#_ZNK4llvm13CoalescerPair9getDstRegEv" title='llvm::CoalescerPair::getDstReg' data-ref="_ZNK4llvm13CoalescerPair9getDstRegEv">getDstReg</a>() : <a class="local col9 ref" href="#109CP" title='CP' data-ref="109CP">CP</a>.<a class="ref" href="RegisterCoalescer.h.html#_ZNK4llvm13CoalescerPair9getSrcRegEv" title='llvm::CoalescerPair::getSrcReg' data-ref="_ZNK4llvm13CoalescerPair9getSrcRegEv">getSrcReg</a>());</td></tr>
<tr><th id="744">744</th><td>  <a class="type" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveInterval" title='llvm::LiveInterval' data-ref="llvm::LiveInterval">LiveInterval</a> &amp;<dfn class="local col2 decl" id="112IntB" title='IntB' data-type='llvm::LiveInterval &amp;' data-ref="112IntB">IntB</dfn> =</td></tr>
<tr><th id="745">745</th><td>      <a class="tu member" href="#(anonymousnamespace)::RegisterCoalescer::LIS" title='(anonymous namespace)::RegisterCoalescer::LIS' data-use='r' data-ref="(anonymousnamespace)::RegisterCoalescer::LIS">LIS</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/LiveIntervals.h.html#_ZN4llvm13LiveIntervals11getIntervalEj" title='llvm::LiveIntervals::getInterval' data-ref="_ZN4llvm13LiveIntervals11getIntervalEj">getInterval</a>(<a class="local col9 ref" href="#109CP" title='CP' data-ref="109CP">CP</a>.<a class="ref" href="RegisterCoalescer.h.html#_ZNK4llvm13CoalescerPair9isFlippedEv" title='llvm::CoalescerPair::isFlipped' data-ref="_ZNK4llvm13CoalescerPair9isFlippedEv">isFlipped</a>() ? <a class="local col9 ref" href="#109CP" title='CP' data-ref="109CP">CP</a>.<a class="ref" href="RegisterCoalescer.h.html#_ZNK4llvm13CoalescerPair9getSrcRegEv" title='llvm::CoalescerPair::getSrcReg' data-ref="_ZNK4llvm13CoalescerPair9getSrcRegEv">getSrcReg</a>() : <a class="local col9 ref" href="#109CP" title='CP' data-ref="109CP">CP</a>.<a class="ref" href="RegisterCoalescer.h.html#_ZNK4llvm13CoalescerPair9getDstRegEv" title='llvm::CoalescerPair::getDstReg' data-ref="_ZNK4llvm13CoalescerPair9getDstRegEv">getDstReg</a>());</td></tr>
<tr><th id="746">746</th><td></td></tr>
<tr><th id="747">747</th><td>  <i>// We found a non-trivially-coalescable copy with IntA being the source and</i></td></tr>
<tr><th id="748">748</th><td><i>  // IntB being the dest, thus this defines a value number in IntB.  If the</i></td></tr>
<tr><th id="749">749</th><td><i>  // source value number (in IntA) is defined by a commutable instruction and</i></td></tr>
<tr><th id="750">750</th><td><i>  // its other operand is coalesced to the copy dest register, see if we can</i></td></tr>
<tr><th id="751">751</th><td><i>  // transform the copy into a noop by commuting the definition. For example,</i></td></tr>
<tr><th id="752">752</th><td><i>  //</i></td></tr>
<tr><th id="753">753</th><td><i>  //  A3 = op A2 killed B0</i></td></tr>
<tr><th id="754">754</th><td><i>  //    ...</i></td></tr>
<tr><th id="755">755</th><td><i>  //  B1 = A3      &lt;- this copy</i></td></tr>
<tr><th id="756">756</th><td><i>  //    ...</i></td></tr>
<tr><th id="757">757</th><td><i>  //     = op A3   &lt;- more uses</i></td></tr>
<tr><th id="758">758</th><td><i>  //</i></td></tr>
<tr><th id="759">759</th><td><i>  // ==&gt;</i></td></tr>
<tr><th id="760">760</th><td><i>  //</i></td></tr>
<tr><th id="761">761</th><td><i>  //  B2 = op B0 killed A2</i></td></tr>
<tr><th id="762">762</th><td><i>  //    ...</i></td></tr>
<tr><th id="763">763</th><td><i>  //  B1 = B2      &lt;- now an identity copy</i></td></tr>
<tr><th id="764">764</th><td><i>  //    ...</i></td></tr>
<tr><th id="765">765</th><td><i>  //     = op B2   &lt;- more uses</i></td></tr>
<tr><th id="766">766</th><td><i></i></td></tr>
<tr><th id="767">767</th><td><i>  // BValNo is a value number in B that is defined by a copy from A. 'B1' in</i></td></tr>
<tr><th id="768">768</th><td><i>  // the example above.</i></td></tr>
<tr><th id="769">769</th><td>  <a class="type" href="../../include/llvm/CodeGen/SlotIndexes.h.html#llvm::SlotIndex" title='llvm::SlotIndex' data-ref="llvm::SlotIndex">SlotIndex</a> <dfn class="local col3 decl" id="113CopyIdx" title='CopyIdx' data-type='llvm::SlotIndex' data-ref="113CopyIdx">CopyIdx</dfn> = <a class="tu member" href="#(anonymousnamespace)::RegisterCoalescer::LIS" title='(anonymous namespace)::RegisterCoalescer::LIS' data-use='r' data-ref="(anonymousnamespace)::RegisterCoalescer::LIS">LIS</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/LiveIntervals.h.html#_ZNK4llvm13LiveIntervals19getInstructionIndexERKNS_12MachineInstrE" title='llvm::LiveIntervals::getInstructionIndex' data-ref="_ZNK4llvm13LiveIntervals19getInstructionIndexERKNS_12MachineInstrE">getInstructionIndex</a>(*<a class="local col0 ref" href="#110CopyMI" title='CopyMI' data-ref="110CopyMI">CopyMI</a>).<a class="ref" href="../../include/llvm/CodeGen/SlotIndexes.h.html#_ZNK4llvm9SlotIndex10getRegSlotEb" title='llvm::SlotIndex::getRegSlot' data-ref="_ZNK4llvm9SlotIndex10getRegSlotEb">getRegSlot</a>();</td></tr>
<tr><th id="770">770</th><td>  <a class="type" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::VNInfo" title='llvm::VNInfo' data-ref="llvm::VNInfo">VNInfo</a> *<dfn class="local col4 decl" id="114BValNo" title='BValNo' data-type='llvm::VNInfo *' data-ref="114BValNo">BValNo</dfn> = <a class="local col2 ref" href="#112IntB" title='IntB' data-ref="112IntB">IntB</a>.<a class="ref" href="../../include/llvm/CodeGen/LiveInterval.h.html#_ZNK4llvm9LiveRange11getVNInfoAtENS_9SlotIndexE" title='llvm::LiveRange::getVNInfoAt' data-ref="_ZNK4llvm9LiveRange11getVNInfoAtENS_9SlotIndexE">getVNInfoAt</a>(<a class="ref fake" href="../../include/llvm/CodeGen/SlotIndexes.h.html#83" title='llvm::SlotIndex::SlotIndex' data-ref="_ZN4llvm9SlotIndexC1ERKS0_"></a><a class="local col3 ref" href="#113CopyIdx" title='CopyIdx' data-ref="113CopyIdx">CopyIdx</a>);</td></tr>
<tr><th id="771">771</th><td>  <a class="macro" href="../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (BValNo != nullptr &amp;&amp; BValNo-&gt;def == CopyIdx) ? void (0) : __assert_fail (&quot;BValNo != nullptr &amp;&amp; BValNo-&gt;def == CopyIdx&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/RegisterCoalescer.cpp&quot;, 771, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col4 ref" href="#114BValNo" title='BValNo' data-ref="114BValNo">BValNo</a> != <b>nullptr</b> &amp;&amp; <a class="local col4 ref" href="#114BValNo" title='BValNo' data-ref="114BValNo">BValNo</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::VNInfo::def" title='llvm::VNInfo::def' data-ref="llvm::VNInfo::def">def</a> <a class="ref" href="../../include/llvm/CodeGen/SlotIndexes.h.html#_ZNK4llvm9SlotIndexeqES0_" title='llvm::SlotIndex::operator==' data-ref="_ZNK4llvm9SlotIndexeqES0_">==</a> <a class="ref fake" href="../../include/llvm/CodeGen/SlotIndexes.h.html#83" title='llvm::SlotIndex::SlotIndex' data-ref="_ZN4llvm9SlotIndexC1ERKS0_"></a><a class="local col3 ref" href="#113CopyIdx" title='CopyIdx' data-ref="113CopyIdx">CopyIdx</a>);</td></tr>
<tr><th id="772">772</th><td></td></tr>
<tr><th id="773">773</th><td>  <i>// AValNo is the value number in A that defines the copy, A3 in the example.</i></td></tr>
<tr><th id="774">774</th><td>  <a class="type" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::VNInfo" title='llvm::VNInfo' data-ref="llvm::VNInfo">VNInfo</a> *<dfn class="local col5 decl" id="115AValNo" title='AValNo' data-type='llvm::VNInfo *' data-ref="115AValNo">AValNo</dfn> = <a class="local col1 ref" href="#111IntA" title='IntA' data-ref="111IntA">IntA</a>.<a class="ref" href="../../include/llvm/CodeGen/LiveInterval.h.html#_ZNK4llvm9LiveRange11getVNInfoAtENS_9SlotIndexE" title='llvm::LiveRange::getVNInfoAt' data-ref="_ZNK4llvm9LiveRange11getVNInfoAtENS_9SlotIndexE">getVNInfoAt</a>(<a class="local col3 ref" href="#113CopyIdx" title='CopyIdx' data-ref="113CopyIdx">CopyIdx</a>.<a class="ref" href="../../include/llvm/CodeGen/SlotIndexes.h.html#_ZNK4llvm9SlotIndex10getRegSlotEb" title='llvm::SlotIndex::getRegSlot' data-ref="_ZNK4llvm9SlotIndex10getRegSlotEb">getRegSlot</a>(<b>true</b>));</td></tr>
<tr><th id="775">775</th><td>  <a class="macro" href="../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (AValNo &amp;&amp; !AValNo-&gt;isUnused() &amp;&amp; &quot;COPY source not live&quot;) ? void (0) : __assert_fail (&quot;AValNo &amp;&amp; !AValNo-&gt;isUnused() &amp;&amp; \&quot;COPY source not live\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/RegisterCoalescer.cpp&quot;, 775, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col5 ref" href="#115AValNo" title='AValNo' data-ref="115AValNo">AValNo</a> &amp;&amp; !<a class="local col5 ref" href="#115AValNo" title='AValNo' data-ref="115AValNo">AValNo</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/LiveInterval.h.html#_ZNK4llvm6VNInfo8isUnusedEv" title='llvm::VNInfo::isUnused' data-ref="_ZNK4llvm6VNInfo8isUnusedEv">isUnused</a>() &amp;&amp; <q>"COPY source not live"</q>);</td></tr>
<tr><th id="776">776</th><td>  <b>if</b> (<a class="local col5 ref" href="#115AValNo" title='AValNo' data-ref="115AValNo">AValNo</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/LiveInterval.h.html#_ZNK4llvm6VNInfo8isPHIDefEv" title='llvm::VNInfo::isPHIDef' data-ref="_ZNK4llvm6VNInfo8isPHIDefEv">isPHIDef</a>())</td></tr>
<tr><th id="777">777</th><td>    <b>return</b> <a class="ref" href="../../../../include/c++/7/bits/stl_pair.h.html#_ZNSt4pairC1EOT_OT0_" title='std::pair::pair&lt;_T1, _T2&gt;' data-ref="_ZNSt4pairC1EOT_OT0_">{</a> <b>false</b>, <b>false</b> };</td></tr>
<tr><th id="778">778</th><td>  <a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col6 decl" id="116DefMI" title='DefMI' data-type='llvm::MachineInstr *' data-ref="116DefMI">DefMI</dfn> = <a class="tu member" href="#(anonymousnamespace)::RegisterCoalescer::LIS" title='(anonymous namespace)::RegisterCoalescer::LIS' data-use='r' data-ref="(anonymousnamespace)::RegisterCoalescer::LIS">LIS</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/LiveIntervals.h.html#_ZNK4llvm13LiveIntervals23getInstructionFromIndexENS_9SlotIndexE" title='llvm::LiveIntervals::getInstructionFromIndex' data-ref="_ZNK4llvm13LiveIntervals23getInstructionFromIndexENS_9SlotIndexE">getInstructionFromIndex</a>(<a class="ref fake" href="../../include/llvm/CodeGen/SlotIndexes.h.html#83" title='llvm::SlotIndex::SlotIndex' data-ref="_ZN4llvm9SlotIndexC1ERKS0_"></a><a class="local col5 ref" href="#115AValNo" title='AValNo' data-ref="115AValNo">AValNo</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::VNInfo::def" title='llvm::VNInfo::def' data-ref="llvm::VNInfo::def">def</a>);</td></tr>
<tr><th id="779">779</th><td>  <b>if</b> (!<a class="local col6 ref" href="#116DefMI" title='DefMI' data-ref="116DefMI">DefMI</a>)</td></tr>
<tr><th id="780">780</th><td>    <b>return</b> <a class="ref" href="../../../../include/c++/7/bits/stl_pair.h.html#_ZNSt4pairC1EOT_OT0_" title='std::pair::pair&lt;_T1, _T2&gt;' data-ref="_ZNSt4pairC1EOT_OT0_">{</a> <b>false</b>, <b>false</b> };</td></tr>
<tr><th id="781">781</th><td>  <b>if</b> (!<a class="local col6 ref" href="#116DefMI" title='DefMI' data-ref="116DefMI">DefMI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr12isCommutableENS0_9QueryTypeE" title='llvm::MachineInstr::isCommutable' data-ref="_ZNK4llvm12MachineInstr12isCommutableENS0_9QueryTypeE">isCommutable</a>())</td></tr>
<tr><th id="782">782</th><td>    <b>return</b> <a class="ref" href="../../../../include/c++/7/bits/stl_pair.h.html#_ZNSt4pairC1EOT_OT0_" title='std::pair::pair&lt;_T1, _T2&gt;' data-ref="_ZNSt4pairC1EOT_OT0_">{</a> <b>false</b>, <b>false</b> };</td></tr>
<tr><th id="783">783</th><td>  <i>// If DefMI is a two-address instruction then commuting it will change the</i></td></tr>
<tr><th id="784">784</th><td><i>  // destination register.</i></td></tr>
<tr><th id="785">785</th><td>  <em>int</em> <dfn class="local col7 decl" id="117DefIdx" title='DefIdx' data-type='int' data-ref="117DefIdx">DefIdx</dfn> = <a class="local col6 ref" href="#116DefMI" title='DefMI' data-ref="116DefMI">DefMI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr25findRegisterDefOperandIdxEjbbPKNS_18TargetRegisterInfoE" title='llvm::MachineInstr::findRegisterDefOperandIdx' data-ref="_ZNK4llvm12MachineInstr25findRegisterDefOperandIdxEjbbPKNS_18TargetRegisterInfoE">findRegisterDefOperandIdx</a>(<a class="local col1 ref" href="#111IntA" title='IntA' data-ref="111IntA">IntA</a>.<a class="ref" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveInterval::reg" title='llvm::LiveInterval::reg' data-ref="llvm::LiveInterval::reg">reg</a>);</td></tr>
<tr><th id="786">786</th><td>  <a class="macro" href="../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (DefIdx != -1) ? void (0) : __assert_fail (&quot;DefIdx != -1&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/RegisterCoalescer.cpp&quot;, 786, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col7 ref" href="#117DefIdx" title='DefIdx' data-ref="117DefIdx">DefIdx</a> != -<var>1</var>);</td></tr>
<tr><th id="787">787</th><td>  <em>unsigned</em> <dfn class="local col8 decl" id="118UseOpIdx" title='UseOpIdx' data-type='unsigned int' data-ref="118UseOpIdx">UseOpIdx</dfn>;</td></tr>
<tr><th id="788">788</th><td>  <b>if</b> (!<a class="local col6 ref" href="#116DefMI" title='DefMI' data-ref="116DefMI">DefMI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr21isRegTiedToUseOperandEjPj" title='llvm::MachineInstr::isRegTiedToUseOperand' data-ref="_ZNK4llvm12MachineInstr21isRegTiedToUseOperandEjPj">isRegTiedToUseOperand</a>(<a class="local col7 ref" href="#117DefIdx" title='DefIdx' data-ref="117DefIdx">DefIdx</a>, &amp;<a class="local col8 ref" href="#118UseOpIdx" title='UseOpIdx' data-ref="118UseOpIdx">UseOpIdx</a>))</td></tr>
<tr><th id="789">789</th><td>    <b>return</b> <a class="ref" href="../../../../include/c++/7/bits/stl_pair.h.html#_ZNSt4pairC1EOT_OT0_" title='std::pair::pair&lt;_T1, _T2&gt;' data-ref="_ZNSt4pairC1EOT_OT0_">{</a> <b>false</b>, <b>false</b> };</td></tr>
<tr><th id="790">790</th><td></td></tr>
<tr><th id="791">791</th><td>  <i>// FIXME: The code below tries to commute 'UseOpIdx' operand with some other</i></td></tr>
<tr><th id="792">792</th><td><i>  // commutable operand which is expressed by 'CommuteAnyOperandIndex'value</i></td></tr>
<tr><th id="793">793</th><td><i>  // passed to the method. That _other_ operand is chosen by</i></td></tr>
<tr><th id="794">794</th><td><i>  // the findCommutedOpIndices() method.</i></td></tr>
<tr><th id="795">795</th><td><i>  //</i></td></tr>
<tr><th id="796">796</th><td><i>  // That is obviously an area for improvement in case of instructions having</i></td></tr>
<tr><th id="797">797</th><td><i>  // more than 2 operands. For example, if some instruction has 3 commutable</i></td></tr>
<tr><th id="798">798</th><td><i>  // operands then all possible variants (i.e. op#1&lt;-&gt;op#2, op#1&lt;-&gt;op#3,</i></td></tr>
<tr><th id="799">799</th><td><i>  // op#2&lt;-&gt;op#3) of commute transformation should be considered/tried here.</i></td></tr>
<tr><th id="800">800</th><td>  <em>unsigned</em> <dfn class="local col9 decl" id="119NewDstIdx" title='NewDstIdx' data-type='unsigned int' data-ref="119NewDstIdx">NewDstIdx</dfn> = <a class="type" href="../../include/llvm/CodeGen/TargetInstrInfo.h.html#llvm::TargetInstrInfo" title='llvm::TargetInstrInfo' data-ref="llvm::TargetInstrInfo">TargetInstrInfo</a>::<a class="ref" href="../../include/llvm/CodeGen/TargetInstrInfo.h.html#llvm::TargetInstrInfo::CommuteAnyOperandIndex" title='llvm::TargetInstrInfo::CommuteAnyOperandIndex' data-ref="llvm::TargetInstrInfo::CommuteAnyOperandIndex">CommuteAnyOperandIndex</a>;</td></tr>
<tr><th id="801">801</th><td>  <b>if</b> (!<a class="tu member" href="#(anonymousnamespace)::RegisterCoalescer::TII" title='(anonymous namespace)::RegisterCoalescer::TII' data-use='r' data-ref="(anonymousnamespace)::RegisterCoalescer::TII">TII</a>-&gt;<a class="virtual ref" href="../../include/llvm/CodeGen/TargetInstrInfo.h.html#_ZNK4llvm15TargetInstrInfo21findCommutedOpIndicesERNS_12MachineInstrERjS3_" title='llvm::TargetInstrInfo::findCommutedOpIndices' data-ref="_ZNK4llvm15TargetInstrInfo21findCommutedOpIndicesERNS_12MachineInstrERjS3_">findCommutedOpIndices</a>(<span class='refarg'>*<a class="local col6 ref" href="#116DefMI" title='DefMI' data-ref="116DefMI">DefMI</a></span>, <span class='refarg'><a class="local col8 ref" href="#118UseOpIdx" title='UseOpIdx' data-ref="118UseOpIdx">UseOpIdx</a></span>, <span class='refarg'><a class="local col9 ref" href="#119NewDstIdx" title='NewDstIdx' data-ref="119NewDstIdx">NewDstIdx</a></span>))</td></tr>
<tr><th id="802">802</th><td>    <b>return</b> <a class="ref" href="../../../../include/c++/7/bits/stl_pair.h.html#_ZNSt4pairC1EOT_OT0_" title='std::pair::pair&lt;_T1, _T2&gt;' data-ref="_ZNSt4pairC1EOT_OT0_">{</a> <b>false</b>, <b>false</b> };</td></tr>
<tr><th id="803">803</th><td></td></tr>
<tr><th id="804">804</th><td>  <a class="type" href="../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col0 decl" id="120NewDstMO" title='NewDstMO' data-type='llvm::MachineOperand &amp;' data-ref="120NewDstMO">NewDstMO</dfn> = <a class="local col6 ref" href="#116DefMI" title='DefMI' data-ref="116DefMI">DefMI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col9 ref" href="#119NewDstIdx" title='NewDstIdx' data-ref="119NewDstIdx">NewDstIdx</a>);</td></tr>
<tr><th id="805">805</th><td>  <em>unsigned</em> <dfn class="local col1 decl" id="121NewReg" title='NewReg' data-type='unsigned int' data-ref="121NewReg">NewReg</dfn> = <a class="local col0 ref" href="#120NewDstMO" title='NewDstMO' data-ref="120NewDstMO">NewDstMO</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="806">806</th><td>  <b>if</b> (<a class="local col1 ref" href="#121NewReg" title='NewReg' data-ref="121NewReg">NewReg</a> != <a class="local col2 ref" href="#112IntB" title='IntB' data-ref="112IntB">IntB</a>.<a class="ref" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveInterval::reg" title='llvm::LiveInterval::reg' data-ref="llvm::LiveInterval::reg">reg</a> || !<a class="local col2 ref" href="#112IntB" title='IntB' data-ref="112IntB">IntB</a>.<a class="ref" href="../../include/llvm/CodeGen/LiveInterval.h.html#_ZNK4llvm9LiveRange5QueryENS_9SlotIndexE" title='llvm::LiveRange::Query' data-ref="_ZNK4llvm9LiveRange5QueryENS_9SlotIndexE">Query</a>(<a class="ref fake" href="../../include/llvm/CodeGen/SlotIndexes.h.html#83" title='llvm::SlotIndex::SlotIndex' data-ref="_ZN4llvm9SlotIndexC1ERKS0_"></a><a class="local col5 ref" href="#115AValNo" title='AValNo' data-ref="115AValNo">AValNo</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::VNInfo::def" title='llvm::VNInfo::def' data-ref="llvm::VNInfo::def">def</a>).<a class="ref" href="../../include/llvm/CodeGen/LiveInterval.h.html#_ZNK4llvm15LiveQueryResult6isKillEv" title='llvm::LiveQueryResult::isKill' data-ref="_ZNK4llvm15LiveQueryResult6isKillEv">isKill</a>())</td></tr>
<tr><th id="807">807</th><td>    <b>return</b> <a class="ref" href="../../../../include/c++/7/bits/stl_pair.h.html#_ZNSt4pairC1EOT_OT0_" title='std::pair::pair&lt;_T1, _T2&gt;' data-ref="_ZNSt4pairC1EOT_OT0_">{</a> <b>false</b>, <b>false</b> };</td></tr>
<tr><th id="808">808</th><td></td></tr>
<tr><th id="809">809</th><td>  <i>// Make sure there are no other definitions of IntB that would reach the</i></td></tr>
<tr><th id="810">810</th><td><i>  // uses which the new definition can reach.</i></td></tr>
<tr><th id="811">811</th><td>  <b>if</b> (<a class="tu member" href="#_ZN12_GLOBAL__N_117RegisterCoalescer20hasOtherReachingDefsERN4llvm12LiveIntervalES3_PNS1_6VNInfoES5_" title='(anonymous namespace)::RegisterCoalescer::hasOtherReachingDefs' data-use='c' data-ref="_ZN12_GLOBAL__N_117RegisterCoalescer20hasOtherReachingDefsERN4llvm12LiveIntervalES3_PNS1_6VNInfoES5_">hasOtherReachingDefs</a>(<span class='refarg'><a class="local col1 ref" href="#111IntA" title='IntA' data-ref="111IntA">IntA</a></span>, <span class='refarg'><a class="local col2 ref" href="#112IntB" title='IntB' data-ref="112IntB">IntB</a></span>, <a class="local col5 ref" href="#115AValNo" title='AValNo' data-ref="115AValNo">AValNo</a>, <a class="local col4 ref" href="#114BValNo" title='BValNo' data-ref="114BValNo">BValNo</a>))</td></tr>
<tr><th id="812">812</th><td>    <b>return</b> <a class="ref" href="../../../../include/c++/7/bits/stl_pair.h.html#_ZNSt4pairC1EOT_OT0_" title='std::pair::pair&lt;_T1, _T2&gt;' data-ref="_ZNSt4pairC1EOT_OT0_">{</a> <b>false</b>, <b>false</b> };</td></tr>
<tr><th id="813">813</th><td></td></tr>
<tr><th id="814">814</th><td>  <i>// If some of the uses of IntA.reg is already coalesced away, return false.</i></td></tr>
<tr><th id="815">815</th><td><i>  // It's not possible to determine whether it's safe to perform the coalescing.</i></td></tr>
<tr><th id="816">816</th><td>  <b>for</b> (<a class="type" href="../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col2 decl" id="122MO" title='MO' data-type='llvm::MachineOperand &amp;' data-ref="122MO">MO</dfn> : <a class="tu member" href="#(anonymousnamespace)::RegisterCoalescer::MRI" title='(anonymous namespace)::RegisterCoalescer::MRI' data-use='r' data-ref="(anonymousnamespace)::RegisterCoalescer::MRI">MRI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo18use_nodbg_operandsEj" title='llvm::MachineRegisterInfo::use_nodbg_operands' data-ref="_ZNK4llvm19MachineRegisterInfo18use_nodbg_operandsEj">use_nodbg_operands</a>(<a class="local col1 ref" href="#111IntA" title='IntA' data-ref="111IntA">IntA</a>.<a class="ref" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveInterval::reg" title='llvm::LiveInterval::reg' data-ref="llvm::LiveInterval::reg">reg</a>)) {</td></tr>
<tr><th id="817">817</th><td>    <a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col3 decl" id="123UseMI" title='UseMI' data-type='llvm::MachineInstr *' data-ref="123UseMI">UseMI</dfn> = <a class="local col2 ref" href="#122MO" title='MO' data-ref="122MO">MO</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand9getParentEv" title='llvm::MachineOperand::getParent' data-ref="_ZN4llvm14MachineOperand9getParentEv">getParent</a>();</td></tr>
<tr><th id="818">818</th><td>    <em>unsigned</em> <dfn class="local col4 decl" id="124OpNo" title='OpNo' data-type='unsigned int' data-ref="124OpNo">OpNo</dfn> = &amp;<a class="local col2 ref" href="#122MO" title='MO' data-ref="122MO">MO</a> - &amp;<a class="local col3 ref" href="#123UseMI" title='UseMI' data-ref="123UseMI">UseMI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>);</td></tr>
<tr><th id="819">819</th><td>    <a class="type" href="../../include/llvm/CodeGen/SlotIndexes.h.html#llvm::SlotIndex" title='llvm::SlotIndex' data-ref="llvm::SlotIndex">SlotIndex</a> <dfn class="local col5 decl" id="125UseIdx" title='UseIdx' data-type='llvm::SlotIndex' data-ref="125UseIdx">UseIdx</dfn> = <a class="tu member" href="#(anonymousnamespace)::RegisterCoalescer::LIS" title='(anonymous namespace)::RegisterCoalescer::LIS' data-use='r' data-ref="(anonymousnamespace)::RegisterCoalescer::LIS">LIS</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/LiveIntervals.h.html#_ZNK4llvm13LiveIntervals19getInstructionIndexERKNS_12MachineInstrE" title='llvm::LiveIntervals::getInstructionIndex' data-ref="_ZNK4llvm13LiveIntervals19getInstructionIndexERKNS_12MachineInstrE">getInstructionIndex</a>(*<a class="local col3 ref" href="#123UseMI" title='UseMI' data-ref="123UseMI">UseMI</a>);</td></tr>
<tr><th id="820">820</th><td>    <a class="type" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveInterval" title='llvm::LiveInterval' data-ref="llvm::LiveInterval">LiveInterval</a>::<a class="typedef" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveRange::iterator" title='llvm::LiveRange::iterator' data-type='Segments::iterator' data-ref="llvm::LiveRange::iterator">iterator</a> <dfn class="local col6 decl" id="126US" title='US' data-type='LiveInterval::iterator' data-ref="126US">US</dfn> = <a class="local col1 ref" href="#111IntA" title='IntA' data-ref="111IntA">IntA</a>.<a class="ref" href="../../include/llvm/CodeGen/LiveInterval.h.html#_ZN4llvm9LiveRange21FindSegmentContainingENS_9SlotIndexE" title='llvm::LiveRange::FindSegmentContaining' data-ref="_ZN4llvm9LiveRange21FindSegmentContainingENS_9SlotIndexE">FindSegmentContaining</a>(<a class="ref fake" href="../../include/llvm/CodeGen/SlotIndexes.h.html#83" title='llvm::SlotIndex::SlotIndex' data-ref="_ZN4llvm9SlotIndexC1ERKS0_"></a><a class="local col5 ref" href="#125UseIdx" title='UseIdx' data-ref="125UseIdx">UseIdx</a>);</td></tr>
<tr><th id="821">821</th><td>    <b>if</b> (<a class="local col6 ref" href="#126US" title='US' data-ref="126US">US</a> == <a class="local col1 ref" href="#111IntA" title='IntA' data-ref="111IntA">IntA</a>.<a class="ref" href="../../include/llvm/CodeGen/LiveInterval.h.html#_ZN4llvm9LiveRange3endEv" title='llvm::LiveRange::end' data-ref="_ZN4llvm9LiveRange3endEv">end</a>() || <a class="local col6 ref" href="#126US" title='US' data-ref="126US">US</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveRange::Segment::valno" title='llvm::LiveRange::Segment::valno' data-ref="llvm::LiveRange::Segment::valno">valno</a> != <a class="local col5 ref" href="#115AValNo" title='AValNo' data-ref="115AValNo">AValNo</a>)</td></tr>
<tr><th id="822">822</th><td>      <b>continue</b>;</td></tr>
<tr><th id="823">823</th><td>    <i>// If this use is tied to a def, we can't rewrite the register.</i></td></tr>
<tr><th id="824">824</th><td>    <b>if</b> (<a class="local col3 ref" href="#123UseMI" title='UseMI' data-ref="123UseMI">UseMI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr21isRegTiedToDefOperandEjPj" title='llvm::MachineInstr::isRegTiedToDefOperand' data-ref="_ZNK4llvm12MachineInstr21isRegTiedToDefOperandEjPj">isRegTiedToDefOperand</a>(<a class="local col4 ref" href="#124OpNo" title='OpNo' data-ref="124OpNo">OpNo</a>))</td></tr>
<tr><th id="825">825</th><td>      <b>return</b> <a class="ref" href="../../../../include/c++/7/bits/stl_pair.h.html#_ZNSt4pairC1EOT_OT0_" title='std::pair::pair&lt;_T1, _T2&gt;' data-ref="_ZNSt4pairC1EOT_OT0_">{</a> <b>false</b>, <b>false</b> };</td></tr>
<tr><th id="826">826</th><td>  }</td></tr>
<tr><th id="827">827</th><td></td></tr>
<tr><th id="828">828</th><td>  <a class="macro" href="../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;regalloc&quot;)) { dbgs() &lt;&lt; &quot;\tremoveCopyByCommutingDef: &quot; &lt;&lt; AValNo-&gt;def &lt;&lt; &apos;\t&apos; &lt;&lt; *DefMI; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"\tremoveCopyByCommutingDef: "</q> <a class="ref" href="../../include/llvm/CodeGen/SlotIndexes.h.html#_ZN4llvmlsERNS_11raw_ostreamENS_9SlotIndexE" title='llvm::operator&lt;&lt;' data-ref="_ZN4llvmlsERNS_11raw_ostreamENS_9SlotIndexE">&lt;&lt;</a> <a class="ref fake" href="../../include/llvm/CodeGen/SlotIndexes.h.html#83" title='llvm::SlotIndex::SlotIndex' data-ref="_ZN4llvm9SlotIndexC1ERKS0_"></a><a class="local col5 ref" href="#115AValNo" title='AValNo' data-ref="115AValNo">AValNo</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::VNInfo::def" title='llvm::VNInfo::def' data-ref="llvm::VNInfo::def">def</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEc">&lt;&lt;</a> <kbd>'\t'</kbd></td></tr>
<tr><th id="829">829</th><td>                    <a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvmlsERNS_11raw_ostreamERKNS_12MachineInstrE" title='llvm::operator&lt;&lt;' data-ref="_ZN4llvmlsERNS_11raw_ostreamERKNS_12MachineInstrE">&lt;&lt;</a> *<a class="local col6 ref" href="#116DefMI" title='DefMI' data-ref="116DefMI">DefMI</a>);</td></tr>
<tr><th id="830">830</th><td></td></tr>
<tr><th id="831">831</th><td>  <i>// At this point we have decided that it is legal to do this</i></td></tr>
<tr><th id="832">832</th><td><i>  // transformation.  Start by commuting the instruction.</i></td></tr>
<tr><th id="833">833</th><td>  <a class="type" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col7 decl" id="127MBB" title='MBB' data-type='llvm::MachineBasicBlock *' data-ref="127MBB">MBB</dfn> = <a class="local col6 ref" href="#116DefMI" title='DefMI' data-ref="116DefMI">DefMI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv">getParent</a>();</td></tr>
<tr><th id="834">834</th><td>  <a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col8 decl" id="128NewMI" title='NewMI' data-type='llvm::MachineInstr *' data-ref="128NewMI">NewMI</dfn> =</td></tr>
<tr><th id="835">835</th><td>      <a class="tu member" href="#(anonymousnamespace)::RegisterCoalescer::TII" title='(anonymous namespace)::RegisterCoalescer::TII' data-use='r' data-ref="(anonymousnamespace)::RegisterCoalescer::TII">TII</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/TargetInstrInfo.h.html#_ZNK4llvm15TargetInstrInfo18commuteInstructionERNS_12MachineInstrEbjj" title='llvm::TargetInstrInfo::commuteInstruction' data-ref="_ZNK4llvm15TargetInstrInfo18commuteInstructionERNS_12MachineInstrEbjj">commuteInstruction</a>(<span class='refarg'>*<a class="local col6 ref" href="#116DefMI" title='DefMI' data-ref="116DefMI">DefMI</a></span>, <b>false</b>, <a class="local col8 ref" href="#118UseOpIdx" title='UseOpIdx' data-ref="118UseOpIdx">UseOpIdx</a>, <a class="local col9 ref" href="#119NewDstIdx" title='NewDstIdx' data-ref="119NewDstIdx">NewDstIdx</a>);</td></tr>
<tr><th id="836">836</th><td>  <b>if</b> (!<a class="local col8 ref" href="#128NewMI" title='NewMI' data-ref="128NewMI">NewMI</a>)</td></tr>
<tr><th id="837">837</th><td>    <b>return</b> <a class="ref" href="../../../../include/c++/7/bits/stl_pair.h.html#_ZNSt4pairC1EOT_OT0_" title='std::pair::pair&lt;_T1, _T2&gt;' data-ref="_ZNSt4pairC1EOT_OT0_">{</a> <b>false</b>, <b>false</b> };</td></tr>
<tr><th id="838">838</th><td>  <b>if</b> (<a class="type" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a>::<a class="ref" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm18TargetRegisterInfo17isVirtualRegisterEj" title='llvm::TargetRegisterInfo::isVirtualRegister' data-ref="_ZN4llvm18TargetRegisterInfo17isVirtualRegisterEj">isVirtualRegister</a>(<a class="local col1 ref" href="#111IntA" title='IntA' data-ref="111IntA">IntA</a>.<a class="ref" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveInterval::reg" title='llvm::LiveInterval::reg' data-ref="llvm::LiveInterval::reg">reg</a>) &amp;&amp;</td></tr>
<tr><th id="839">839</th><td>      <a class="type" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a>::<a class="ref" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm18TargetRegisterInfo17isVirtualRegisterEj" title='llvm::TargetRegisterInfo::isVirtualRegister' data-ref="_ZN4llvm18TargetRegisterInfo17isVirtualRegisterEj">isVirtualRegister</a>(<a class="local col2 ref" href="#112IntB" title='IntB' data-ref="112IntB">IntB</a>.<a class="ref" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveInterval::reg" title='llvm::LiveInterval::reg' data-ref="llvm::LiveInterval::reg">reg</a>) &amp;&amp;</td></tr>
<tr><th id="840">840</th><td>      !<a class="tu member" href="#(anonymousnamespace)::RegisterCoalescer::MRI" title='(anonymous namespace)::RegisterCoalescer::MRI' data-use='r' data-ref="(anonymousnamespace)::RegisterCoalescer::MRI">MRI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo17constrainRegClassEjPKNS_19TargetRegisterClassEj" title='llvm::MachineRegisterInfo::constrainRegClass' data-ref="_ZN4llvm19MachineRegisterInfo17constrainRegClassEjPKNS_19TargetRegisterClassEj">constrainRegClass</a>(<a class="local col2 ref" href="#112IntB" title='IntB' data-ref="112IntB">IntB</a>.<a class="ref" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveInterval::reg" title='llvm::LiveInterval::reg' data-ref="llvm::LiveInterval::reg">reg</a>, <a class="tu member" href="#(anonymousnamespace)::RegisterCoalescer::MRI" title='(anonymous namespace)::RegisterCoalescer::MRI' data-use='r' data-ref="(anonymousnamespace)::RegisterCoalescer::MRI">MRI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo11getRegClassEj" title='llvm::MachineRegisterInfo::getRegClass' data-ref="_ZNK4llvm19MachineRegisterInfo11getRegClassEj">getRegClass</a>(<a class="local col1 ref" href="#111IntA" title='IntA' data-ref="111IntA">IntA</a>.<a class="ref" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveInterval::reg" title='llvm::LiveInterval::reg' data-ref="llvm::LiveInterval::reg">reg</a>)))</td></tr>
<tr><th id="841">841</th><td>    <b>return</b> <a class="ref" href="../../../../include/c++/7/bits/stl_pair.h.html#_ZNSt4pairC1EOT_OT0_" title='std::pair::pair&lt;_T1, _T2&gt;' data-ref="_ZNSt4pairC1EOT_OT0_">{</a> <b>false</b>, <b>false</b> };</td></tr>
<tr><th id="842">842</th><td>  <b>if</b> (<a class="local col8 ref" href="#128NewMI" title='NewMI' data-ref="128NewMI">NewMI</a> != <a class="local col6 ref" href="#116DefMI" title='DefMI' data-ref="116DefMI">DefMI</a>) {</td></tr>
<tr><th id="843">843</th><td>    <a class="tu member" href="#(anonymousnamespace)::RegisterCoalescer::LIS" title='(anonymous namespace)::RegisterCoalescer::LIS' data-use='r' data-ref="(anonymousnamespace)::RegisterCoalescer::LIS">LIS</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/LiveIntervals.h.html#_ZN4llvm13LiveIntervals25ReplaceMachineInstrInMapsERNS_12MachineInstrES2_" title='llvm::LiveIntervals::ReplaceMachineInstrInMaps' data-ref="_ZN4llvm13LiveIntervals25ReplaceMachineInstrInMapsERNS_12MachineInstrES2_">ReplaceMachineInstrInMaps</a>(<span class='refarg'>*<a class="local col6 ref" href="#116DefMI" title='DefMI' data-ref="116DefMI">DefMI</a></span>, <span class='refarg'>*<a class="local col8 ref" href="#128NewMI" title='NewMI' data-ref="128NewMI">NewMI</a></span>);</td></tr>
<tr><th id="844">844</th><td>    <a class="type" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col9 decl" id="129Pos" title='Pos' data-type='MachineBasicBlock::iterator' data-ref="129Pos">Pos</dfn> = <a class="ref fake" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator7pointerE" title='llvm::MachineInstrBundleIterator::MachineInstrBundleIterator&lt;Ty, IsReverse&gt;' data-ref="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator7pointerE"></a><a class="local col6 ref" href="#116DefMI" title='DefMI' data-ref="116DefMI">DefMI</a>;</td></tr>
<tr><th id="845">845</th><td>    <a class="local col7 ref" href="#127MBB" title='MBB' data-ref="127MBB">MBB</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock6insertENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEPS2_" title='llvm::MachineBasicBlock::insert' data-ref="_ZN4llvm17MachineBasicBlock6insertENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEPS2_">insert</a>(<a class="ref fake" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col9 ref" href="#129Pos" title='Pos' data-ref="129Pos">Pos</a>, <a class="local col8 ref" href="#128NewMI" title='NewMI' data-ref="128NewMI">NewMI</a>);</td></tr>
<tr><th id="846">846</th><td>    <a class="local col7 ref" href="#127MBB" title='MBB' data-ref="127MBB">MBB</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock5eraseEPNS_12MachineInstrE" title='llvm::MachineBasicBlock::erase' data-ref="_ZN4llvm17MachineBasicBlock5eraseEPNS_12MachineInstrE">erase</a>(<a class="local col6 ref" href="#116DefMI" title='DefMI' data-ref="116DefMI">DefMI</a>);</td></tr>
<tr><th id="847">847</th><td>  }</td></tr>
<tr><th id="848">848</th><td></td></tr>
<tr><th id="849">849</th><td>  <i>// If ALR and BLR overlaps and end of BLR extends beyond end of ALR, e.g.</i></td></tr>
<tr><th id="850">850</th><td><i>  // A = or A, B</i></td></tr>
<tr><th id="851">851</th><td><i>  // ...</i></td></tr>
<tr><th id="852">852</th><td><i>  // B = A</i></td></tr>
<tr><th id="853">853</th><td><i>  // ...</i></td></tr>
<tr><th id="854">854</th><td><i>  // C = killed A</i></td></tr>
<tr><th id="855">855</th><td><i>  // ...</i></td></tr>
<tr><th id="856">856</th><td><i>  //   = B</i></td></tr>
<tr><th id="857">857</th><td><i></i></td></tr>
<tr><th id="858">858</th><td><i>  // Update uses of IntA of the specific Val# with IntB.</i></td></tr>
<tr><th id="859">859</th><td>  <b>for</b> (<a class="type" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a>::<a class="typedef" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo::use_iterator" title='llvm::MachineRegisterInfo::use_iterator' data-type='defusechain_iterator&lt;true, false, false, true, false, false&gt;' data-ref="llvm::MachineRegisterInfo::use_iterator">use_iterator</a> <dfn class="local col0 decl" id="130UI" title='UI' data-type='MachineRegisterInfo::use_iterator' data-ref="130UI">UI</dfn> = <a class="tu member" href="#(anonymousnamespace)::RegisterCoalescer::MRI" title='(anonymous namespace)::RegisterCoalescer::MRI' data-use='r' data-ref="(anonymousnamespace)::RegisterCoalescer::MRI">MRI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo9use_beginEj" title='llvm::MachineRegisterInfo::use_begin' data-ref="_ZNK4llvm19MachineRegisterInfo9use_beginEj">use_begin</a>(<a class="local col1 ref" href="#111IntA" title='IntA' data-ref="111IntA">IntA</a>.<a class="ref" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveInterval::reg" title='llvm::LiveInterval::reg' data-ref="llvm::LiveInterval::reg">reg</a>),</td></tr>
<tr><th id="860">860</th><td>                                         <dfn class="local col1 decl" id="131UE" title='UE' data-type='MachineRegisterInfo::use_iterator' data-ref="131UE">UE</dfn> = <a class="tu member" href="#(anonymousnamespace)::RegisterCoalescer::MRI" title='(anonymous namespace)::RegisterCoalescer::MRI' data-use='r' data-ref="(anonymousnamespace)::RegisterCoalescer::MRI">MRI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo7use_endEv" title='llvm::MachineRegisterInfo::use_end' data-ref="_ZN4llvm19MachineRegisterInfo7use_endEv">use_end</a>();</td></tr>
<tr><th id="861">861</th><td>       <a class="local col0 ref" href="#130UI" title='UI' data-ref="130UI">UI</a> <a class="ref" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo20defusechain_iteratorneERKNS0_20defusechain_iteratorIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEE" title='llvm::MachineRegisterInfo::defusechain_iterator::operator!=' data-ref="_ZNK4llvm19MachineRegisterInfo20defusechain_iteratorneERKNS0_20defusechain_iteratorIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEE">!=</a> <a class="local col1 ref" href="#131UE" title='UE' data-ref="131UE">UE</a>; <i>/* ++UI is below because of possible MI removal */</i>) {</td></tr>
<tr><th id="862">862</th><td>    <a class="type" href="../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col2 decl" id="132UseMO" title='UseMO' data-type='llvm::MachineOperand &amp;' data-ref="132UseMO">UseMO</dfn> = <a class="ref" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo20defusechain_iteratordeEv" title='llvm::MachineRegisterInfo::defusechain_iterator::operator*' data-ref="_ZNK4llvm19MachineRegisterInfo20defusechain_iteratordeEv">*</a><a class="local col0 ref" href="#130UI" title='UI' data-ref="130UI">UI</a>;</td></tr>
<tr><th id="863">863</th><td>    <a class="ref" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo20defusechain_iteratorppEv" title='llvm::MachineRegisterInfo::defusechain_iterator::operator++' data-ref="_ZN4llvm19MachineRegisterInfo20defusechain_iteratorppEv">++</a><a class="local col0 ref" href="#130UI" title='UI' data-ref="130UI">UI</a>;</td></tr>
<tr><th id="864">864</th><td>    <b>if</b> (<a class="local col2 ref" href="#132UseMO" title='UseMO' data-ref="132UseMO">UseMO</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand7isUndefEv" title='llvm::MachineOperand::isUndef' data-ref="_ZNK4llvm14MachineOperand7isUndefEv">isUndef</a>())</td></tr>
<tr><th id="865">865</th><td>      <b>continue</b>;</td></tr>
<tr><th id="866">866</th><td>    <a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col3 decl" id="133UseMI" title='UseMI' data-type='llvm::MachineInstr *' data-ref="133UseMI">UseMI</dfn> = <a class="local col2 ref" href="#132UseMO" title='UseMO' data-ref="132UseMO">UseMO</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand9getParentEv" title='llvm::MachineOperand::getParent' data-ref="_ZN4llvm14MachineOperand9getParentEv">getParent</a>();</td></tr>
<tr><th id="867">867</th><td>    <b>if</b> (<a class="local col3 ref" href="#133UseMI" title='UseMI' data-ref="133UseMI">UseMI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr12isDebugValueEv" title='llvm::MachineInstr::isDebugValue' data-ref="_ZNK4llvm12MachineInstr12isDebugValueEv">isDebugValue</a>()) {</td></tr>
<tr><th id="868">868</th><td>      <i>// FIXME These don't have an instruction index.  Not clear we have enough</i></td></tr>
<tr><th id="869">869</th><td><i>      // info to decide whether to do this replacement or not.  For now do it.</i></td></tr>
<tr><th id="870">870</th><td>      <a class="local col2 ref" href="#132UseMO" title='UseMO' data-ref="132UseMO">UseMO</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand6setRegEj" title='llvm::MachineOperand::setReg' data-ref="_ZN4llvm14MachineOperand6setRegEj">setReg</a>(<a class="local col1 ref" href="#121NewReg" title='NewReg' data-ref="121NewReg">NewReg</a>);</td></tr>
<tr><th id="871">871</th><td>      <b>continue</b>;</td></tr>
<tr><th id="872">872</th><td>    }</td></tr>
<tr><th id="873">873</th><td>    <a class="type" href="../../include/llvm/CodeGen/SlotIndexes.h.html#llvm::SlotIndex" title='llvm::SlotIndex' data-ref="llvm::SlotIndex">SlotIndex</a> <dfn class="local col4 decl" id="134UseIdx" title='UseIdx' data-type='llvm::SlotIndex' data-ref="134UseIdx">UseIdx</dfn> = <a class="tu member" href="#(anonymousnamespace)::RegisterCoalescer::LIS" title='(anonymous namespace)::RegisterCoalescer::LIS' data-use='r' data-ref="(anonymousnamespace)::RegisterCoalescer::LIS">LIS</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/LiveIntervals.h.html#_ZNK4llvm13LiveIntervals19getInstructionIndexERKNS_12MachineInstrE" title='llvm::LiveIntervals::getInstructionIndex' data-ref="_ZNK4llvm13LiveIntervals19getInstructionIndexERKNS_12MachineInstrE">getInstructionIndex</a>(*<a class="local col3 ref" href="#133UseMI" title='UseMI' data-ref="133UseMI">UseMI</a>).<a class="ref" href="../../include/llvm/CodeGen/SlotIndexes.h.html#_ZNK4llvm9SlotIndex10getRegSlotEb" title='llvm::SlotIndex::getRegSlot' data-ref="_ZNK4llvm9SlotIndex10getRegSlotEb">getRegSlot</a>(<b>true</b>);</td></tr>
<tr><th id="874">874</th><td>    <a class="type" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveInterval" title='llvm::LiveInterval' data-ref="llvm::LiveInterval">LiveInterval</a>::<a class="typedef" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveRange::iterator" title='llvm::LiveRange::iterator' data-type='Segments::iterator' data-ref="llvm::LiveRange::iterator">iterator</a> <dfn class="local col5 decl" id="135US" title='US' data-type='LiveInterval::iterator' data-ref="135US">US</dfn> = <a class="local col1 ref" href="#111IntA" title='IntA' data-ref="111IntA">IntA</a>.<a class="ref" href="../../include/llvm/CodeGen/LiveInterval.h.html#_ZN4llvm9LiveRange21FindSegmentContainingENS_9SlotIndexE" title='llvm::LiveRange::FindSegmentContaining' data-ref="_ZN4llvm9LiveRange21FindSegmentContainingENS_9SlotIndexE">FindSegmentContaining</a>(<a class="ref fake" href="../../include/llvm/CodeGen/SlotIndexes.h.html#83" title='llvm::SlotIndex::SlotIndex' data-ref="_ZN4llvm9SlotIndexC1ERKS0_"></a><a class="local col4 ref" href="#134UseIdx" title='UseIdx' data-ref="134UseIdx">UseIdx</a>);</td></tr>
<tr><th id="875">875</th><td>    <a class="macro" href="../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (US != IntA.end() &amp;&amp; &quot;Use must be live&quot;) ? void (0) : __assert_fail (&quot;US != IntA.end() &amp;&amp; \&quot;Use must be live\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/RegisterCoalescer.cpp&quot;, 875, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col5 ref" href="#135US" title='US' data-ref="135US">US</a> != <a class="local col1 ref" href="#111IntA" title='IntA' data-ref="111IntA">IntA</a>.<a class="ref" href="../../include/llvm/CodeGen/LiveInterval.h.html#_ZN4llvm9LiveRange3endEv" title='llvm::LiveRange::end' data-ref="_ZN4llvm9LiveRange3endEv">end</a>() &amp;&amp; <q>"Use must be live"</q>);</td></tr>
<tr><th id="876">876</th><td>    <b>if</b> (<a class="local col5 ref" href="#135US" title='US' data-ref="135US">US</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveRange::Segment::valno" title='llvm::LiveRange::Segment::valno' data-ref="llvm::LiveRange::Segment::valno">valno</a> != <a class="local col5 ref" href="#115AValNo" title='AValNo' data-ref="115AValNo">AValNo</a>)</td></tr>
<tr><th id="877">877</th><td>      <b>continue</b>;</td></tr>
<tr><th id="878">878</th><td>    <i>// Kill flags are no longer accurate. They are recomputed after RA.</i></td></tr>
<tr><th id="879">879</th><td>    <a class="local col2 ref" href="#132UseMO" title='UseMO' data-ref="132UseMO">UseMO</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand9setIsKillEb" title='llvm::MachineOperand::setIsKill' data-ref="_ZN4llvm14MachineOperand9setIsKillEb">setIsKill</a>(<b>false</b>);</td></tr>
<tr><th id="880">880</th><td>    <b>if</b> (<a class="type" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a>::<a class="ref" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm18TargetRegisterInfo18isPhysicalRegisterEj" title='llvm::TargetRegisterInfo::isPhysicalRegister' data-ref="_ZN4llvm18TargetRegisterInfo18isPhysicalRegisterEj">isPhysicalRegister</a>(<a class="local col1 ref" href="#121NewReg" title='NewReg' data-ref="121NewReg">NewReg</a>))</td></tr>
<tr><th id="881">881</th><td>      <a class="local col2 ref" href="#132UseMO" title='UseMO' data-ref="132UseMO">UseMO</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand12substPhysRegEjRKNS_18TargetRegisterInfoE" title='llvm::MachineOperand::substPhysReg' data-ref="_ZN4llvm14MachineOperand12substPhysRegEjRKNS_18TargetRegisterInfoE">substPhysReg</a>(<a class="local col1 ref" href="#121NewReg" title='NewReg' data-ref="121NewReg">NewReg</a>, *<a class="tu member" href="#(anonymousnamespace)::RegisterCoalescer::TRI" title='(anonymous namespace)::RegisterCoalescer::TRI' data-use='r' data-ref="(anonymousnamespace)::RegisterCoalescer::TRI">TRI</a>);</td></tr>
<tr><th id="882">882</th><td>    <b>else</b></td></tr>
<tr><th id="883">883</th><td>      <a class="local col2 ref" href="#132UseMO" title='UseMO' data-ref="132UseMO">UseMO</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand6setRegEj" title='llvm::MachineOperand::setReg' data-ref="_ZN4llvm14MachineOperand6setRegEj">setReg</a>(<a class="local col1 ref" href="#121NewReg" title='NewReg' data-ref="121NewReg">NewReg</a>);</td></tr>
<tr><th id="884">884</th><td>    <b>if</b> (<a class="local col3 ref" href="#133UseMI" title='UseMI' data-ref="133UseMI">UseMI</a> == <a class="local col0 ref" href="#110CopyMI" title='CopyMI' data-ref="110CopyMI">CopyMI</a>)</td></tr>
<tr><th id="885">885</th><td>      <b>continue</b>;</td></tr>
<tr><th id="886">886</th><td>    <b>if</b> (!<a class="local col3 ref" href="#133UseMI" title='UseMI' data-ref="133UseMI">UseMI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr6isCopyEv" title='llvm::MachineInstr::isCopy' data-ref="_ZNK4llvm12MachineInstr6isCopyEv">isCopy</a>())</td></tr>
<tr><th id="887">887</th><td>      <b>continue</b>;</td></tr>
<tr><th id="888">888</th><td>    <b>if</b> (<a class="local col3 ref" href="#133UseMI" title='UseMI' data-ref="133UseMI">UseMI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>() != <a class="local col2 ref" href="#112IntB" title='IntB' data-ref="112IntB">IntB</a>.<a class="ref" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveInterval::reg" title='llvm::LiveInterval::reg' data-ref="llvm::LiveInterval::reg">reg</a> ||</td></tr>
<tr><th id="889">889</th><td>        <a class="local col3 ref" href="#133UseMI" title='UseMI' data-ref="133UseMI">UseMI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand9getSubRegEv" title='llvm::MachineOperand::getSubReg' data-ref="_ZNK4llvm14MachineOperand9getSubRegEv">getSubReg</a>())</td></tr>
<tr><th id="890">890</th><td>      <b>continue</b>;</td></tr>
<tr><th id="891">891</th><td></td></tr>
<tr><th id="892">892</th><td>    <i>// This copy will become a noop. If it's defining a new val#, merge it into</i></td></tr>
<tr><th id="893">893</th><td><i>    // BValNo.</i></td></tr>
<tr><th id="894">894</th><td>    <a class="type" href="../../include/llvm/CodeGen/SlotIndexes.h.html#llvm::SlotIndex" title='llvm::SlotIndex' data-ref="llvm::SlotIndex">SlotIndex</a> <dfn class="local col6 decl" id="136DefIdx" title='DefIdx' data-type='llvm::SlotIndex' data-ref="136DefIdx">DefIdx</dfn> = <a class="local col4 ref" href="#134UseIdx" title='UseIdx' data-ref="134UseIdx">UseIdx</a>.<a class="ref" href="../../include/llvm/CodeGen/SlotIndexes.h.html#_ZNK4llvm9SlotIndex10getRegSlotEb" title='llvm::SlotIndex::getRegSlot' data-ref="_ZNK4llvm9SlotIndex10getRegSlotEb">getRegSlot</a>();</td></tr>
<tr><th id="895">895</th><td>    <a class="type" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::VNInfo" title='llvm::VNInfo' data-ref="llvm::VNInfo">VNInfo</a> *<dfn class="local col7 decl" id="137DVNI" title='DVNI' data-type='llvm::VNInfo *' data-ref="137DVNI">DVNI</dfn> = <a class="local col2 ref" href="#112IntB" title='IntB' data-ref="112IntB">IntB</a>.<a class="ref" href="../../include/llvm/CodeGen/LiveInterval.h.html#_ZNK4llvm9LiveRange11getVNInfoAtENS_9SlotIndexE" title='llvm::LiveRange::getVNInfoAt' data-ref="_ZNK4llvm9LiveRange11getVNInfoAtENS_9SlotIndexE">getVNInfoAt</a>(<a class="ref fake" href="../../include/llvm/CodeGen/SlotIndexes.h.html#83" title='llvm::SlotIndex::SlotIndex' data-ref="_ZN4llvm9SlotIndexC1ERKS0_"></a><a class="local col6 ref" href="#136DefIdx" title='DefIdx' data-ref="136DefIdx">DefIdx</a>);</td></tr>
<tr><th id="896">896</th><td>    <b>if</b> (!<a class="local col7 ref" href="#137DVNI" title='DVNI' data-ref="137DVNI">DVNI</a>)</td></tr>
<tr><th id="897">897</th><td>      <b>continue</b>;</td></tr>
<tr><th id="898">898</th><td>    <a class="macro" href="../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;regalloc&quot;)) { dbgs() &lt;&lt; &quot;\t\tnoop: &quot; &lt;&lt; DefIdx &lt;&lt; &apos;\t&apos; &lt;&lt; *UseMI; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"\t\tnoop: "</q> <a class="ref" href="../../include/llvm/CodeGen/SlotIndexes.h.html#_ZN4llvmlsERNS_11raw_ostreamENS_9SlotIndexE" title='llvm::operator&lt;&lt;' data-ref="_ZN4llvmlsERNS_11raw_ostreamENS_9SlotIndexE">&lt;&lt;</a> <a class="ref fake" href="../../include/llvm/CodeGen/SlotIndexes.h.html#83" title='llvm::SlotIndex::SlotIndex' data-ref="_ZN4llvm9SlotIndexC1ERKS0_"></a><a class="local col6 ref" href="#136DefIdx" title='DefIdx' data-ref="136DefIdx">DefIdx</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEc">&lt;&lt;</a> <kbd>'\t'</kbd> <a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvmlsERNS_11raw_ostreamERKNS_12MachineInstrE" title='llvm::operator&lt;&lt;' data-ref="_ZN4llvmlsERNS_11raw_ostreamERKNS_12MachineInstrE">&lt;&lt;</a> *<a class="local col3 ref" href="#133UseMI" title='UseMI' data-ref="133UseMI">UseMI</a>);</td></tr>
<tr><th id="899">899</th><td>    <a class="macro" href="../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (DVNI-&gt;def == DefIdx) ? void (0) : __assert_fail (&quot;DVNI-&gt;def == DefIdx&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/RegisterCoalescer.cpp&quot;, 899, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col7 ref" href="#137DVNI" title='DVNI' data-ref="137DVNI">DVNI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::VNInfo::def" title='llvm::VNInfo::def' data-ref="llvm::VNInfo::def">def</a> <a class="ref" href="../../include/llvm/CodeGen/SlotIndexes.h.html#_ZNK4llvm9SlotIndexeqES0_" title='llvm::SlotIndex::operator==' data-ref="_ZNK4llvm9SlotIndexeqES0_">==</a> <a class="ref fake" href="../../include/llvm/CodeGen/SlotIndexes.h.html#83" title='llvm::SlotIndex::SlotIndex' data-ref="_ZN4llvm9SlotIndexC1ERKS0_"></a><a class="local col6 ref" href="#136DefIdx" title='DefIdx' data-ref="136DefIdx">DefIdx</a>);</td></tr>
<tr><th id="900">900</th><td>    <a class="local col4 ref" href="#114BValNo" title='BValNo' data-ref="114BValNo">BValNo</a> = <a class="local col2 ref" href="#112IntB" title='IntB' data-ref="112IntB">IntB</a>.<a class="ref" href="../../include/llvm/CodeGen/LiveInterval.h.html#_ZN4llvm9LiveRange20MergeValueNumberIntoEPNS_6VNInfoES2_" title='llvm::LiveRange::MergeValueNumberInto' data-ref="_ZN4llvm9LiveRange20MergeValueNumberIntoEPNS_6VNInfoES2_">MergeValueNumberInto</a>(<a class="local col7 ref" href="#137DVNI" title='DVNI' data-ref="137DVNI">DVNI</a>, <a class="local col4 ref" href="#114BValNo" title='BValNo' data-ref="114BValNo">BValNo</a>);</td></tr>
<tr><th id="901">901</th><td>    <b>for</b> (<a class="type" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveInterval" title='llvm::LiveInterval' data-ref="llvm::LiveInterval">LiveInterval</a>::<a class="type" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveInterval::SubRange" title='llvm::LiveInterval::SubRange' data-ref="llvm::LiveInterval::SubRange">SubRange</a> &amp;<dfn class="local col8 decl" id="138S" title='S' data-type='LiveInterval::SubRange &amp;' data-ref="138S">S</dfn> : <a class="local col2 ref" href="#112IntB" title='IntB' data-ref="112IntB">IntB</a>.<a class="ref" href="../../include/llvm/CodeGen/LiveInterval.h.html#_ZN4llvm12LiveInterval9subrangesEv" title='llvm::LiveInterval::subranges' data-ref="_ZN4llvm12LiveInterval9subrangesEv">subranges</a>()) {</td></tr>
<tr><th id="902">902</th><td>      <a class="type" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::VNInfo" title='llvm::VNInfo' data-ref="llvm::VNInfo">VNInfo</a> *<dfn class="local col9 decl" id="139SubDVNI" title='SubDVNI' data-type='llvm::VNInfo *' data-ref="139SubDVNI">SubDVNI</dfn> = <a class="local col8 ref" href="#138S" title='S' data-ref="138S">S</a>.<a class="ref" href="../../include/llvm/CodeGen/LiveInterval.h.html#_ZNK4llvm9LiveRange11getVNInfoAtENS_9SlotIndexE" title='llvm::LiveRange::getVNInfoAt' data-ref="_ZNK4llvm9LiveRange11getVNInfoAtENS_9SlotIndexE">getVNInfoAt</a>(<a class="ref fake" href="../../include/llvm/CodeGen/SlotIndexes.h.html#83" title='llvm::SlotIndex::SlotIndex' data-ref="_ZN4llvm9SlotIndexC1ERKS0_"></a><a class="local col6 ref" href="#136DefIdx" title='DefIdx' data-ref="136DefIdx">DefIdx</a>);</td></tr>
<tr><th id="903">903</th><td>      <b>if</b> (!<a class="local col9 ref" href="#139SubDVNI" title='SubDVNI' data-ref="139SubDVNI">SubDVNI</a>)</td></tr>
<tr><th id="904">904</th><td>        <b>continue</b>;</td></tr>
<tr><th id="905">905</th><td>      <a class="type" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::VNInfo" title='llvm::VNInfo' data-ref="llvm::VNInfo">VNInfo</a> *<dfn class="local col0 decl" id="140SubBValNo" title='SubBValNo' data-type='llvm::VNInfo *' data-ref="140SubBValNo">SubBValNo</dfn> = <a class="local col8 ref" href="#138S" title='S' data-ref="138S">S</a>.<a class="ref" href="../../include/llvm/CodeGen/LiveInterval.h.html#_ZNK4llvm9LiveRange11getVNInfoAtENS_9SlotIndexE" title='llvm::LiveRange::getVNInfoAt' data-ref="_ZNK4llvm9LiveRange11getVNInfoAtENS_9SlotIndexE">getVNInfoAt</a>(<a class="ref fake" href="../../include/llvm/CodeGen/SlotIndexes.h.html#83" title='llvm::SlotIndex::SlotIndex' data-ref="_ZN4llvm9SlotIndexC1ERKS0_"></a><a class="local col3 ref" href="#113CopyIdx" title='CopyIdx' data-ref="113CopyIdx">CopyIdx</a>);</td></tr>
<tr><th id="906">906</th><td>      <a class="macro" href="../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (SubBValNo-&gt;def == CopyIdx) ? void (0) : __assert_fail (&quot;SubBValNo-&gt;def == CopyIdx&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/RegisterCoalescer.cpp&quot;, 906, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col0 ref" href="#140SubBValNo" title='SubBValNo' data-ref="140SubBValNo">SubBValNo</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::VNInfo::def" title='llvm::VNInfo::def' data-ref="llvm::VNInfo::def">def</a> <a class="ref" href="../../include/llvm/CodeGen/SlotIndexes.h.html#_ZNK4llvm9SlotIndexeqES0_" title='llvm::SlotIndex::operator==' data-ref="_ZNK4llvm9SlotIndexeqES0_">==</a> <a class="ref fake" href="../../include/llvm/CodeGen/SlotIndexes.h.html#83" title='llvm::SlotIndex::SlotIndex' data-ref="_ZN4llvm9SlotIndexC1ERKS0_"></a><a class="local col3 ref" href="#113CopyIdx" title='CopyIdx' data-ref="113CopyIdx">CopyIdx</a>);</td></tr>
<tr><th id="907">907</th><td>      <a class="local col8 ref" href="#138S" title='S' data-ref="138S">S</a>.<a class="ref" href="../../include/llvm/CodeGen/LiveInterval.h.html#_ZN4llvm9LiveRange20MergeValueNumberIntoEPNS_6VNInfoES2_" title='llvm::LiveRange::MergeValueNumberInto' data-ref="_ZN4llvm9LiveRange20MergeValueNumberIntoEPNS_6VNInfoES2_">MergeValueNumberInto</a>(<a class="local col9 ref" href="#139SubDVNI" title='SubDVNI' data-ref="139SubDVNI">SubDVNI</a>, <a class="local col0 ref" href="#140SubBValNo" title='SubBValNo' data-ref="140SubBValNo">SubBValNo</a>);</td></tr>
<tr><th id="908">908</th><td>    }</td></tr>
<tr><th id="909">909</th><td></td></tr>
<tr><th id="910">910</th><td>    <a class="tu member" href="#_ZN12_GLOBAL__N_117RegisterCoalescer11deleteInstrEPN4llvm12MachineInstrE" title='(anonymous namespace)::RegisterCoalescer::deleteInstr' data-use='c' data-ref="_ZN12_GLOBAL__N_117RegisterCoalescer11deleteInstrEPN4llvm12MachineInstrE">deleteInstr</a>(<a class="local col3 ref" href="#133UseMI" title='UseMI' data-ref="133UseMI">UseMI</a>);</td></tr>
<tr><th id="911">911</th><td>  }</td></tr>
<tr><th id="912">912</th><td></td></tr>
<tr><th id="913">913</th><td>  <i>// Extend BValNo by merging in IntA live segments of AValNo. Val# definition</i></td></tr>
<tr><th id="914">914</th><td><i>  // is updated.</i></td></tr>
<tr><th id="915">915</th><td>  <em>bool</em> <dfn class="local col1 decl" id="141ShrinkB" title='ShrinkB' data-type='bool' data-ref="141ShrinkB">ShrinkB</dfn> = <b>false</b>;</td></tr>
<tr><th id="916">916</th><td>  <a class="typedef" href="../../include/llvm/Support/Allocator.h.html#llvm::BumpPtrAllocator" title='llvm::BumpPtrAllocator' data-type='BumpPtrAllocatorImpl&lt;&gt;' data-ref="llvm::BumpPtrAllocator">BumpPtrAllocator</a> &amp;<dfn class="local col2 decl" id="142Allocator" title='Allocator' data-type='BumpPtrAllocator &amp;' data-ref="142Allocator">Allocator</dfn> = <a class="tu member" href="#(anonymousnamespace)::RegisterCoalescer::LIS" title='(anonymous namespace)::RegisterCoalescer::LIS' data-use='r' data-ref="(anonymousnamespace)::RegisterCoalescer::LIS">LIS</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/LiveIntervals.h.html#_ZN4llvm13LiveIntervals18getVNInfoAllocatorEv" title='llvm::LiveIntervals::getVNInfoAllocator' data-ref="_ZN4llvm13LiveIntervals18getVNInfoAllocatorEv">getVNInfoAllocator</a>();</td></tr>
<tr><th id="917">917</th><td>  <b>if</b> (<a class="local col1 ref" href="#111IntA" title='IntA' data-ref="111IntA">IntA</a>.<a class="ref" href="../../include/llvm/CodeGen/LiveInterval.h.html#_ZNK4llvm12LiveInterval12hasSubRangesEv" title='llvm::LiveInterval::hasSubRanges' data-ref="_ZNK4llvm12LiveInterval12hasSubRangesEv">hasSubRanges</a>() || <a class="local col2 ref" href="#112IntB" title='IntB' data-ref="112IntB">IntB</a>.<a class="ref" href="../../include/llvm/CodeGen/LiveInterval.h.html#_ZNK4llvm12LiveInterval12hasSubRangesEv" title='llvm::LiveInterval::hasSubRanges' data-ref="_ZNK4llvm12LiveInterval12hasSubRangesEv">hasSubRanges</a>()) {</td></tr>
<tr><th id="918">918</th><td>    <b>if</b> (!<a class="local col1 ref" href="#111IntA" title='IntA' data-ref="111IntA">IntA</a>.<a class="ref" href="../../include/llvm/CodeGen/LiveInterval.h.html#_ZNK4llvm12LiveInterval12hasSubRangesEv" title='llvm::LiveInterval::hasSubRanges' data-ref="_ZNK4llvm12LiveInterval12hasSubRangesEv">hasSubRanges</a>()) {</td></tr>
<tr><th id="919">919</th><td>      <a class="type" href="../../include/llvm/MC/LaneBitmask.h.html#llvm::LaneBitmask" title='llvm::LaneBitmask' data-ref="llvm::LaneBitmask">LaneBitmask</a> <dfn class="local col3 decl" id="143Mask" title='Mask' data-type='llvm::LaneBitmask' data-ref="143Mask">Mask</dfn> = <a class="tu member" href="#(anonymousnamespace)::RegisterCoalescer::MRI" title='(anonymous namespace)::RegisterCoalescer::MRI' data-use='r' data-ref="(anonymousnamespace)::RegisterCoalescer::MRI">MRI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo21getMaxLaneMaskForVRegEj" title='llvm::MachineRegisterInfo::getMaxLaneMaskForVReg' data-ref="_ZNK4llvm19MachineRegisterInfo21getMaxLaneMaskForVRegEj">getMaxLaneMaskForVReg</a>(<a class="local col1 ref" href="#111IntA" title='IntA' data-ref="111IntA">IntA</a>.<a class="ref" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveInterval::reg" title='llvm::LiveInterval::reg' data-ref="llvm::LiveInterval::reg">reg</a>);</td></tr>
<tr><th id="920">920</th><td>      <a class="local col1 ref" href="#111IntA" title='IntA' data-ref="111IntA">IntA</a>.<a class="ref" href="../../include/llvm/CodeGen/LiveInterval.h.html#_ZN4llvm12LiveInterval18createSubRangeFromERNS_20BumpPtrAllocatorImplINS_15MallocAllocatorELm4096ELm4096EEENS_11LaneBitmaskERKNS_9LiveRangeE" title='llvm::LiveInterval::createSubRangeFrom' data-ref="_ZN4llvm12LiveInterval18createSubRangeFromERNS_20BumpPtrAllocatorImplINS_15MallocAllocatorELm4096ELm4096EEENS_11LaneBitmaskERKNS_9LiveRangeE">createSubRangeFrom</a>(<span class='refarg'><a class="local col2 ref" href="#142Allocator" title='Allocator' data-ref="142Allocator">Allocator</a></span>, <a class="ref fake" href="../../include/llvm/MC/LaneBitmask.h.html#39" title='llvm::LaneBitmask::LaneBitmask' data-ref="_ZN4llvm11LaneBitmaskC1ERKS0_"></a><a class="local col3 ref" href="#143Mask" title='Mask' data-ref="143Mask">Mask</a>, <a class="local col1 ref" href="#111IntA" title='IntA' data-ref="111IntA">IntA</a>);</td></tr>
<tr><th id="921">921</th><td>    } <b>else</b> <b>if</b> (!<a class="local col2 ref" href="#112IntB" title='IntB' data-ref="112IntB">IntB</a>.<a class="ref" href="../../include/llvm/CodeGen/LiveInterval.h.html#_ZNK4llvm12LiveInterval12hasSubRangesEv" title='llvm::LiveInterval::hasSubRanges' data-ref="_ZNK4llvm12LiveInterval12hasSubRangesEv">hasSubRanges</a>()) {</td></tr>
<tr><th id="922">922</th><td>      <a class="type" href="../../include/llvm/MC/LaneBitmask.h.html#llvm::LaneBitmask" title='llvm::LaneBitmask' data-ref="llvm::LaneBitmask">LaneBitmask</a> <dfn class="local col4 decl" id="144Mask" title='Mask' data-type='llvm::LaneBitmask' data-ref="144Mask">Mask</dfn> = <a class="tu member" href="#(anonymousnamespace)::RegisterCoalescer::MRI" title='(anonymous namespace)::RegisterCoalescer::MRI' data-use='r' data-ref="(anonymousnamespace)::RegisterCoalescer::MRI">MRI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo21getMaxLaneMaskForVRegEj" title='llvm::MachineRegisterInfo::getMaxLaneMaskForVReg' data-ref="_ZNK4llvm19MachineRegisterInfo21getMaxLaneMaskForVRegEj">getMaxLaneMaskForVReg</a>(<a class="local col2 ref" href="#112IntB" title='IntB' data-ref="112IntB">IntB</a>.<a class="ref" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveInterval::reg" title='llvm::LiveInterval::reg' data-ref="llvm::LiveInterval::reg">reg</a>);</td></tr>
<tr><th id="923">923</th><td>      <a class="local col2 ref" href="#112IntB" title='IntB' data-ref="112IntB">IntB</a>.<a class="ref" href="../../include/llvm/CodeGen/LiveInterval.h.html#_ZN4llvm12LiveInterval18createSubRangeFromERNS_20BumpPtrAllocatorImplINS_15MallocAllocatorELm4096ELm4096EEENS_11LaneBitmaskERKNS_9LiveRangeE" title='llvm::LiveInterval::createSubRangeFrom' data-ref="_ZN4llvm12LiveInterval18createSubRangeFromERNS_20BumpPtrAllocatorImplINS_15MallocAllocatorELm4096ELm4096EEENS_11LaneBitmaskERKNS_9LiveRangeE">createSubRangeFrom</a>(<span class='refarg'><a class="local col2 ref" href="#142Allocator" title='Allocator' data-ref="142Allocator">Allocator</a></span>, <a class="ref fake" href="../../include/llvm/MC/LaneBitmask.h.html#39" title='llvm::LaneBitmask::LaneBitmask' data-ref="_ZN4llvm11LaneBitmaskC1ERKS0_"></a><a class="local col4 ref" href="#144Mask" title='Mask' data-ref="144Mask">Mask</a>, <a class="local col2 ref" href="#112IntB" title='IntB' data-ref="112IntB">IntB</a>);</td></tr>
<tr><th id="924">924</th><td>    }</td></tr>
<tr><th id="925">925</th><td>    <a class="type" href="../../include/llvm/CodeGen/SlotIndexes.h.html#llvm::SlotIndex" title='llvm::SlotIndex' data-ref="llvm::SlotIndex">SlotIndex</a> <dfn class="local col5 decl" id="145AIdx" title='AIdx' data-type='llvm::SlotIndex' data-ref="145AIdx">AIdx</dfn> = <a class="local col3 ref" href="#113CopyIdx" title='CopyIdx' data-ref="113CopyIdx">CopyIdx</a>.<a class="ref" href="../../include/llvm/CodeGen/SlotIndexes.h.html#_ZNK4llvm9SlotIndex10getRegSlotEb" title='llvm::SlotIndex::getRegSlot' data-ref="_ZNK4llvm9SlotIndex10getRegSlotEb">getRegSlot</a>(<b>true</b>);</td></tr>
<tr><th id="926">926</th><td>    <a class="type" href="../../include/llvm/MC/LaneBitmask.h.html#llvm::LaneBitmask" title='llvm::LaneBitmask' data-ref="llvm::LaneBitmask">LaneBitmask</a> <a class="ref fake" href="../../include/llvm/MC/LaneBitmask.h.html#_ZN4llvm11LaneBitmaskC1Ev" title='llvm::LaneBitmask::LaneBitmask' data-ref="_ZN4llvm11LaneBitmaskC1Ev"></a><dfn class="local col6 decl" id="146MaskA" title='MaskA' data-type='llvm::LaneBitmask' data-ref="146MaskA">MaskA</dfn>;</td></tr>
<tr><th id="927">927</th><td>    <em>const</em> <a class="type" href="../../include/llvm/CodeGen/SlotIndexes.h.html#llvm::SlotIndexes" title='llvm::SlotIndexes' data-ref="llvm::SlotIndexes">SlotIndexes</a> &amp;<dfn class="local col7 decl" id="147Indexes" title='Indexes' data-type='const llvm::SlotIndexes &amp;' data-ref="147Indexes">Indexes</dfn> = *<a class="tu member" href="#(anonymousnamespace)::RegisterCoalescer::LIS" title='(anonymous namespace)::RegisterCoalescer::LIS' data-use='r' data-ref="(anonymousnamespace)::RegisterCoalescer::LIS">LIS</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/LiveIntervals.h.html#_ZNK4llvm13LiveIntervals14getSlotIndexesEv" title='llvm::LiveIntervals::getSlotIndexes' data-ref="_ZNK4llvm13LiveIntervals14getSlotIndexesEv">getSlotIndexes</a>();</td></tr>
<tr><th id="928">928</th><td>    <b>for</b> (<a class="type" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveInterval" title='llvm::LiveInterval' data-ref="llvm::LiveInterval">LiveInterval</a>::<a class="type" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveInterval::SubRange" title='llvm::LiveInterval::SubRange' data-ref="llvm::LiveInterval::SubRange">SubRange</a> &amp;<dfn class="local col8 decl" id="148SA" title='SA' data-type='LiveInterval::SubRange &amp;' data-ref="148SA">SA</dfn> : <a class="local col1 ref" href="#111IntA" title='IntA' data-ref="111IntA">IntA</a>.<a class="ref" href="../../include/llvm/CodeGen/LiveInterval.h.html#_ZN4llvm12LiveInterval9subrangesEv" title='llvm::LiveInterval::subranges' data-ref="_ZN4llvm12LiveInterval9subrangesEv">subranges</a>()) {</td></tr>
<tr><th id="929">929</th><td>      <a class="type" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::VNInfo" title='llvm::VNInfo' data-ref="llvm::VNInfo">VNInfo</a> *<dfn class="local col9 decl" id="149ASubValNo" title='ASubValNo' data-type='llvm::VNInfo *' data-ref="149ASubValNo">ASubValNo</dfn> = <a class="local col8 ref" href="#148SA" title='SA' data-ref="148SA">SA</a>.<a class="ref" href="../../include/llvm/CodeGen/LiveInterval.h.html#_ZNK4llvm9LiveRange11getVNInfoAtENS_9SlotIndexE" title='llvm::LiveRange::getVNInfoAt' data-ref="_ZNK4llvm9LiveRange11getVNInfoAtENS_9SlotIndexE">getVNInfoAt</a>(<a class="ref fake" href="../../include/llvm/CodeGen/SlotIndexes.h.html#83" title='llvm::SlotIndex::SlotIndex' data-ref="_ZN4llvm9SlotIndexC1ERKS0_"></a><a class="local col5 ref" href="#145AIdx" title='AIdx' data-ref="145AIdx">AIdx</a>);</td></tr>
<tr><th id="930">930</th><td>      <a class="macro" href="../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (ASubValNo != nullptr) ? void (0) : __assert_fail (&quot;ASubValNo != nullptr&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/RegisterCoalescer.cpp&quot;, 930, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col9 ref" href="#149ASubValNo" title='ASubValNo' data-ref="149ASubValNo">ASubValNo</a> != <b>nullptr</b>);</td></tr>
<tr><th id="931">931</th><td>      <a class="local col6 ref" href="#146MaskA" title='MaskA' data-ref="146MaskA">MaskA</a> <a class="ref" href="../../include/llvm/MC/LaneBitmask.h.html#_ZN4llvm11LaneBitmaskoRES0_" title='llvm::LaneBitmask::operator|=' data-ref="_ZN4llvm11LaneBitmaskoRES0_">|=</a> <a class="ref fake" href="../../include/llvm/MC/LaneBitmask.h.html#39" title='llvm::LaneBitmask::LaneBitmask' data-ref="_ZN4llvm11LaneBitmaskC1ERKS0_"></a><a class="local col8 ref" href="#148SA" title='SA' data-ref="148SA">SA</a>.<a class="ref" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveInterval::SubRange::LaneMask" title='llvm::LiveInterval::SubRange::LaneMask' data-ref="llvm::LiveInterval::SubRange::LaneMask">LaneMask</a>;</td></tr>
<tr><th id="932">932</th><td></td></tr>
<tr><th id="933">933</th><td>      <a class="local col2 ref" href="#112IntB" title='IntB' data-ref="112IntB">IntB</a>.<a class="ref" href="../../include/llvm/CodeGen/LiveInterval.h.html#_ZN4llvm12LiveInterval15refineSubRangesERNS_20BumpPtrAllocatorImplINS_15MallocAllocatorELm4096ELm4096EEENS_11LaneBitmaskESt8functionIFvRNS0_8SubRangeE7910524" title='llvm::LiveInterval::refineSubRanges' data-ref="_ZN4llvm12LiveInterval15refineSubRangesERNS_20BumpPtrAllocatorImplINS_15MallocAllocatorELm4096ELm4096EEENS_11LaneBitmaskESt8functionIFvRNS0_8SubRangeE7910524">refineSubRanges</a>(</td></tr>
<tr><th id="934">934</th><td>          <span class='refarg'><a class="local col2 ref" href="#142Allocator" title='Allocator' data-ref="142Allocator">Allocator</a></span>, <a class="ref fake" href="../../include/llvm/MC/LaneBitmask.h.html#39" title='llvm::LaneBitmask::LaneBitmask' data-ref="_ZN4llvm11LaneBitmaskC1ERKS0_"></a><a class="local col8 ref" href="#148SA" title='SA' data-ref="148SA">SA</a>.<a class="ref" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveInterval::SubRange::LaneMask" title='llvm::LiveInterval::SubRange::LaneMask' data-ref="llvm::LiveInterval::SubRange::LaneMask">LaneMask</a>,</td></tr>
<tr><th id="935">935</th><td>          <a class="ref fake" href="../../../../include/c++/7/bits/std_function.h.html#_ZNSt8functionIFT_DpT0_EEC1ET_" title='std::function&lt;type-parameter-0-0 (type-parameter-0-1...)&gt;::function&lt;type-parameter-0-0 (type-parameter-0-1...)&gt;' data-ref="_ZNSt8functionIFT_DpT0_EEC1ET_"></a>[&amp;Allocator, &amp;SA, CopyIdx, ASubValNo,</td></tr>
<tr><th id="936">936</th><td>           &amp;ShrinkB](<a class="type" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveInterval" title='llvm::LiveInterval' data-ref="llvm::LiveInterval">LiveInterval</a>::<a class="type" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveInterval::SubRange" title='llvm::LiveInterval::SubRange' data-ref="llvm::LiveInterval::SubRange">SubRange</a> &amp;<dfn class="local col0 decl" id="150SR" title='SR' data-type='LiveInterval::SubRange &amp;' data-ref="150SR">SR</dfn>) {</td></tr>
<tr><th id="937">937</th><td>            <a class="type" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::VNInfo" title='llvm::VNInfo' data-ref="llvm::VNInfo">VNInfo</a> *<dfn class="local col1 decl" id="151BSubValNo" title='BSubValNo' data-type='llvm::VNInfo *' data-ref="151BSubValNo">BSubValNo</dfn> = <a class="local col0 ref" href="#150SR" title='SR' data-ref="150SR">SR</a>.<a class="ref" href="../../include/llvm/CodeGen/LiveInterval.h.html#_ZNK4llvm9LiveRange5emptyEv" title='llvm::LiveRange::empty' data-ref="_ZNK4llvm9LiveRange5emptyEv">empty</a>() ? <a class="local col0 ref" href="#150SR" title='SR' data-ref="150SR">SR</a>.<a class="ref" href="../../include/llvm/CodeGen/LiveInterval.h.html#_ZN4llvm9LiveRange12getNextValueENS_9SlotIndexERNS_20BumpPtrAllocatorImplINS_15MallocAllocatorELm4096ELm4096EEE" title='llvm::LiveRange::getNextValue' data-ref="_ZN4llvm9LiveRange12getNextValueENS_9SlotIndexERNS_20BumpPtrAllocatorImplINS_15MallocAllocatorELm4096ELm4096EEE">getNextValue</a>(<a class="ref fake" href="../../include/llvm/CodeGen/SlotIndexes.h.html#83" title='llvm::SlotIndex::SlotIndex' data-ref="_ZN4llvm9SlotIndexC1ERKS0_"></a><a class="local col3 ref" href="#113CopyIdx" title='CopyIdx' data-ref="113CopyIdx">CopyIdx</a>, <span class='refarg'><a class="local col2 ref" href="#142Allocator" title='Allocator' data-ref="142Allocator">Allocator</a></span>)</td></tr>
<tr><th id="938">938</th><td>                                           : <a class="local col0 ref" href="#150SR" title='SR' data-ref="150SR">SR</a>.<a class="ref" href="../../include/llvm/CodeGen/LiveInterval.h.html#_ZNK4llvm9LiveRange11getVNInfoAtENS_9SlotIndexE" title='llvm::LiveRange::getVNInfoAt' data-ref="_ZNK4llvm9LiveRange11getVNInfoAtENS_9SlotIndexE">getVNInfoAt</a>(<a class="ref fake" href="../../include/llvm/CodeGen/SlotIndexes.h.html#83" title='llvm::SlotIndex::SlotIndex' data-ref="_ZN4llvm9SlotIndexC1ERKS0_"></a><a class="local col3 ref" href="#113CopyIdx" title='CopyIdx' data-ref="113CopyIdx">CopyIdx</a>);</td></tr>
<tr><th id="939">939</th><td>            <a class="macro" href="../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (BSubValNo != nullptr) ? void (0) : __assert_fail (&quot;BSubValNo != nullptr&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/RegisterCoalescer.cpp&quot;, 939, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col1 ref" href="#151BSubValNo" title='BSubValNo' data-ref="151BSubValNo">BSubValNo</a> != <b>nullptr</b>);</td></tr>
<tr><th id="940">940</th><td>            <em>auto</em> <dfn class="local col2 decl" id="152P" title='P' data-type='std::pair&lt;bool, bool&gt;' data-ref="152P">P</dfn> = <a class="tu ref" href="#_ZL20addSegmentsWithValNoRN4llvm9LiveRangeEPNS_6VNInfoERKS0_PKS2_" title='addSegmentsWithValNo' data-use='c' data-ref="_ZL20addSegmentsWithValNoRN4llvm9LiveRangeEPNS_6VNInfoERKS0_PKS2_">addSegmentsWithValNo</a>(<span class='refarg'><a class="local col0 ref" href="#150SR" title='SR' data-ref="150SR">SR</a></span>, <a class="local col1 ref" href="#151BSubValNo" title='BSubValNo' data-ref="151BSubValNo">BSubValNo</a>, <a class="local col8 ref" href="#148SA" title='SA' data-ref="148SA">SA</a>, <a class="local col9 ref" href="#149ASubValNo" title='ASubValNo' data-ref="149ASubValNo">ASubValNo</a>);</td></tr>
<tr><th id="941">941</th><td>            <a class="local col1 ref" href="#141ShrinkB" title='ShrinkB' data-ref="141ShrinkB">ShrinkB</a> |= <a class="local col2 ref" href="#152P" title='P' data-ref="152P">P</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_pair.h.html#std::pair::second" title='std::pair&lt;bool, bool&gt;::second' data-ref="std::pair::second">second</a>;</td></tr>
<tr><th id="942">942</th><td>            <b>if</b> (<a class="local col2 ref" href="#152P" title='P' data-ref="152P">P</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_pair.h.html#std::pair::first" title='std::pair&lt;bool, bool&gt;::first' data-ref="std::pair::first">first</a>)</td></tr>
<tr><th id="943">943</th><td>              <a class="local col1 ref" href="#151BSubValNo" title='BSubValNo' data-ref="151BSubValNo">BSubValNo</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::VNInfo::def" title='llvm::VNInfo::def' data-ref="llvm::VNInfo::def">def</a> <a class="ref" href="../../include/llvm/CodeGen/SlotIndexes.h.html#83" title='llvm::SlotIndex::operator=' data-ref="_ZN4llvm9SlotIndexaSERKS0_">=</a> <a class="local col9 ref" href="#149ASubValNo" title='ASubValNo' data-ref="149ASubValNo">ASubValNo</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::VNInfo::def" title='llvm::VNInfo::def' data-ref="llvm::VNInfo::def">def</a>;</td></tr>
<tr><th id="944">944</th><td>          },</td></tr>
<tr><th id="945">945</th><td>          <a class="local col7 ref" href="#147Indexes" title='Indexes' data-ref="147Indexes">Indexes</a>, *<a class="tu member" href="#(anonymousnamespace)::RegisterCoalescer::TRI" title='(anonymous namespace)::RegisterCoalescer::TRI' data-use='r' data-ref="(anonymousnamespace)::RegisterCoalescer::TRI">TRI</a>);</td></tr>
<tr><th id="946">946</th><td>    }</td></tr>
<tr><th id="947">947</th><td>    <i>// Go over all subranges of IntB that have not been covered by IntA,</i></td></tr>
<tr><th id="948">948</th><td><i>    // and delete the segments starting at CopyIdx. This can happen if</i></td></tr>
<tr><th id="949">949</th><td><i>    // IntA has undef lanes that are defined in IntB.</i></td></tr>
<tr><th id="950">950</th><td>    <b>for</b> (<a class="type" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveInterval" title='llvm::LiveInterval' data-ref="llvm::LiveInterval">LiveInterval</a>::<a class="type" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveInterval::SubRange" title='llvm::LiveInterval::SubRange' data-ref="llvm::LiveInterval::SubRange">SubRange</a> &amp;<dfn class="local col3 decl" id="153SB" title='SB' data-type='LiveInterval::SubRange &amp;' data-ref="153SB">SB</dfn> : <a class="local col2 ref" href="#112IntB" title='IntB' data-ref="112IntB">IntB</a>.<a class="ref" href="../../include/llvm/CodeGen/LiveInterval.h.html#_ZN4llvm12LiveInterval9subrangesEv" title='llvm::LiveInterval::subranges' data-ref="_ZN4llvm12LiveInterval9subrangesEv">subranges</a>()) {</td></tr>
<tr><th id="951">951</th><td>      <b>if</b> ((<a class="local col3 ref" href="#153SB" title='SB' data-ref="153SB">SB</a>.<a class="ref" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveInterval::SubRange::LaneMask" title='llvm::LiveInterval::SubRange::LaneMask' data-ref="llvm::LiveInterval::SubRange::LaneMask">LaneMask</a> <a class="ref" href="../../include/llvm/MC/LaneBitmask.h.html#_ZNK4llvm11LaneBitmaskanES0_" title='llvm::LaneBitmask::operator&amp;' data-ref="_ZNK4llvm11LaneBitmaskanES0_">&amp;</a> <a class="ref fake" href="../../include/llvm/MC/LaneBitmask.h.html#39" title='llvm::LaneBitmask::LaneBitmask' data-ref="_ZN4llvm11LaneBitmaskC1ERKS0_"></a><a class="local col6 ref" href="#146MaskA" title='MaskA' data-ref="146MaskA">MaskA</a>).<a class="ref" href="../../include/llvm/MC/LaneBitmask.h.html#_ZNK4llvm11LaneBitmask3anyEv" title='llvm::LaneBitmask::any' data-ref="_ZNK4llvm11LaneBitmask3anyEv">any</a>())</td></tr>
<tr><th id="952">952</th><td>        <b>continue</b>;</td></tr>
<tr><th id="953">953</th><td>      <b>if</b> (<a class="type" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveRange" title='llvm::LiveRange' data-ref="llvm::LiveRange">LiveRange</a>::<a class="type" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveRange::Segment" title='llvm::LiveRange::Segment' data-ref="llvm::LiveRange::Segment">Segment</a> *<dfn class="local col4 decl" id="154S" title='S' data-type='LiveRange::Segment *' data-ref="154S"><a class="local col4 ref" href="#154S" title='S' data-ref="154S">S</a></dfn> = <a class="local col3 ref" href="#153SB" title='SB' data-ref="153SB">SB</a>.<a class="ref" href="../../include/llvm/CodeGen/LiveInterval.h.html#_ZN4llvm9LiveRange20getSegmentContainingENS_9SlotIndexE" title='llvm::LiveRange::getSegmentContaining' data-ref="_ZN4llvm9LiveRange20getSegmentContainingENS_9SlotIndexE">getSegmentContaining</a>(<a class="ref fake" href="../../include/llvm/CodeGen/SlotIndexes.h.html#83" title='llvm::SlotIndex::SlotIndex' data-ref="_ZN4llvm9SlotIndexC1ERKS0_"></a><a class="local col3 ref" href="#113CopyIdx" title='CopyIdx' data-ref="113CopyIdx">CopyIdx</a>))</td></tr>
<tr><th id="954">954</th><td>        <b>if</b> (<a class="local col4 ref" href="#154S" title='S' data-ref="154S">S</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveRange::Segment::start" title='llvm::LiveRange::Segment::start' data-ref="llvm::LiveRange::Segment::start">start</a>.<a class="ref" href="../../include/llvm/CodeGen/SlotIndexes.h.html#_ZNK4llvm9SlotIndex12getBaseIndexEv" title='llvm::SlotIndex::getBaseIndex' data-ref="_ZNK4llvm9SlotIndex12getBaseIndexEv">getBaseIndex</a>() <a class="ref" href="../../include/llvm/CodeGen/SlotIndexes.h.html#_ZNK4llvm9SlotIndexeqES0_" title='llvm::SlotIndex::operator==' data-ref="_ZNK4llvm9SlotIndexeqES0_">==</a> <a class="local col3 ref" href="#113CopyIdx" title='CopyIdx' data-ref="113CopyIdx">CopyIdx</a>.<a class="ref" href="../../include/llvm/CodeGen/SlotIndexes.h.html#_ZNK4llvm9SlotIndex12getBaseIndexEv" title='llvm::SlotIndex::getBaseIndex' data-ref="_ZNK4llvm9SlotIndex12getBaseIndexEv">getBaseIndex</a>())</td></tr>
<tr><th id="955">955</th><td>          <a class="local col3 ref" href="#153SB" title='SB' data-ref="153SB">SB</a>.<a class="ref" href="../../include/llvm/CodeGen/LiveInterval.h.html#_ZN4llvm9LiveRange13removeSegmentENS0_7SegmentEb" title='llvm::LiveRange::removeSegment' data-ref="_ZN4llvm9LiveRange13removeSegmentENS0_7SegmentEb">removeSegment</a>(<a class="ref fake" href="../../include/llvm/CodeGen/LiveInterval.h.html#161" title='llvm::LiveRange::Segment::Segment' data-ref="_ZN4llvm9LiveRange7SegmentC1ERKS1_"></a>*<a class="local col4 ref" href="#154S" title='S' data-ref="154S">S</a>, <b>true</b>);</td></tr>
<tr><th id="956">956</th><td>    }</td></tr>
<tr><th id="957">957</th><td>  }</td></tr>
<tr><th id="958">958</th><td></td></tr>
<tr><th id="959">959</th><td>  <a class="local col4 ref" href="#114BValNo" title='BValNo' data-ref="114BValNo">BValNo</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::VNInfo::def" title='llvm::VNInfo::def' data-ref="llvm::VNInfo::def">def</a> <a class="ref" href="../../include/llvm/CodeGen/SlotIndexes.h.html#83" title='llvm::SlotIndex::operator=' data-ref="_ZN4llvm9SlotIndexaSERKS0_">=</a> <a class="local col5 ref" href="#115AValNo" title='AValNo' data-ref="115AValNo">AValNo</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::VNInfo::def" title='llvm::VNInfo::def' data-ref="llvm::VNInfo::def">def</a>;</td></tr>
<tr><th id="960">960</th><td>  <em>auto</em> <dfn class="local col5 decl" id="155P" title='P' data-type='std::pair&lt;bool, bool&gt;' data-ref="155P">P</dfn> = <a class="tu ref" href="#_ZL20addSegmentsWithValNoRN4llvm9LiveRangeEPNS_6VNInfoERKS0_PKS2_" title='addSegmentsWithValNo' data-use='c' data-ref="_ZL20addSegmentsWithValNoRN4llvm9LiveRangeEPNS_6VNInfoERKS0_PKS2_">addSegmentsWithValNo</a>(<span class='refarg'><a class="local col2 ref" href="#112IntB" title='IntB' data-ref="112IntB">IntB</a></span>, <a class="local col4 ref" href="#114BValNo" title='BValNo' data-ref="114BValNo">BValNo</a>, <a class="local col1 ref" href="#111IntA" title='IntA' data-ref="111IntA">IntA</a>, <a class="local col5 ref" href="#115AValNo" title='AValNo' data-ref="115AValNo">AValNo</a>);</td></tr>
<tr><th id="961">961</th><td>  <a class="local col1 ref" href="#141ShrinkB" title='ShrinkB' data-ref="141ShrinkB">ShrinkB</a> |= <a class="local col5 ref" href="#155P" title='P' data-ref="155P">P</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_pair.h.html#std::pair::second" title='std::pair&lt;bool, bool&gt;::second' data-ref="std::pair::second">second</a>;</td></tr>
<tr><th id="962">962</th><td>  <a class="macro" href="../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;regalloc&quot;)) { dbgs() &lt;&lt; &quot;\t\textended: &quot; &lt;&lt; IntB &lt;&lt; &apos;\n&apos;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"\t\textended: "</q> <a class="ref" href="../../include/llvm/CodeGen/LiveInterval.h.html#_ZN4llvmlsERNS_11raw_ostreamERKNS_12LiveIntervalE" title='llvm::operator&lt;&lt;' data-ref="_ZN4llvmlsERNS_11raw_ostreamERKNS_12LiveIntervalE">&lt;&lt;</a> <a class="local col2 ref" href="#112IntB" title='IntB' data-ref="112IntB">IntB</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEc">&lt;&lt;</a> <kbd>'\n'</kbd>);</td></tr>
<tr><th id="963">963</th><td></td></tr>
<tr><th id="964">964</th><td>  <a class="tu member" href="#(anonymousnamespace)::RegisterCoalescer::LIS" title='(anonymous namespace)::RegisterCoalescer::LIS' data-use='r' data-ref="(anonymousnamespace)::RegisterCoalescer::LIS">LIS</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/LiveIntervals.h.html#_ZN4llvm13LiveIntervals15removeVRegDefAtERNS_12LiveIntervalENS_9SlotIndexE" title='llvm::LiveIntervals::removeVRegDefAt' data-ref="_ZN4llvm13LiveIntervals15removeVRegDefAtERNS_12LiveIntervalENS_9SlotIndexE">removeVRegDefAt</a>(<span class='refarg'><a class="local col1 ref" href="#111IntA" title='IntA' data-ref="111IntA">IntA</a></span>, <a class="ref fake" href="../../include/llvm/CodeGen/SlotIndexes.h.html#83" title='llvm::SlotIndex::SlotIndex' data-ref="_ZN4llvm9SlotIndexC1ERKS0_"></a><a class="local col5 ref" href="#115AValNo" title='AValNo' data-ref="115AValNo">AValNo</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::VNInfo::def" title='llvm::VNInfo::def' data-ref="llvm::VNInfo::def">def</a>);</td></tr>
<tr><th id="965">965</th><td></td></tr>
<tr><th id="966">966</th><td>  <a class="macro" href="../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;regalloc&quot;)) { dbgs() &lt;&lt; &quot;\t\ttrimmed:  &quot; &lt;&lt; IntA &lt;&lt; &apos;\n&apos;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"\t\ttrimmed:  "</q> <a class="ref" href="../../include/llvm/CodeGen/LiveInterval.h.html#_ZN4llvmlsERNS_11raw_ostreamERKNS_12LiveIntervalE" title='llvm::operator&lt;&lt;' data-ref="_ZN4llvmlsERNS_11raw_ostreamERKNS_12LiveIntervalE">&lt;&lt;</a> <a class="local col1 ref" href="#111IntA" title='IntA' data-ref="111IntA">IntA</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEc">&lt;&lt;</a> <kbd>'\n'</kbd>);</td></tr>
<tr><th id="967">967</th><td>  <a class="ref" href="../../include/llvm/ADT/Statistic.h.html#_ZN4llvm9StatisticppEv" title='llvm::Statistic::operator++' data-ref="_ZN4llvm9StatisticppEv">++</a><a class="ref" href="#66" title='numCommutes' data-ref="numCommutes">numCommutes</a>;</td></tr>
<tr><th id="968">968</th><td>  <b>return</b> <a class="ref" href="../../../../include/c++/7/bits/stl_pair.h.html#_ZNSt4pairC1EOT_OT0_" title='std::pair::pair&lt;_T1, _T2&gt;' data-ref="_ZNSt4pairC1EOT_OT0_">{</a> <b>true</b>, <a class="local col1 ref" href="#141ShrinkB" title='ShrinkB' data-ref="141ShrinkB">ShrinkB</a> };</td></tr>
<tr><th id="969">969</th><td>}</td></tr>
<tr><th id="970">970</th><td></td></tr>
<tr><th id="971">971</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_117RegisterCoalescer23removePartialRedundancyERKN4llvm13CoalescerPairERNS1_12MachineInstrE">/// For copy B = A in BB2, if A is defined by A = B in BB0 which is a</i></td></tr>
<tr><th id="972">972</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_117RegisterCoalescer23removePartialRedundancyERKN4llvm13CoalescerPairERNS1_12MachineInstrE">/// predecessor of BB2, and if B is not redefined on the way from A = B</i></td></tr>
<tr><th id="973">973</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_117RegisterCoalescer23removePartialRedundancyERKN4llvm13CoalescerPairERNS1_12MachineInstrE">/// in BB0 to B = A in BB2, B = A in BB2 is partially redundant if the</i></td></tr>
<tr><th id="974">974</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_117RegisterCoalescer23removePartialRedundancyERKN4llvm13CoalescerPairERNS1_12MachineInstrE">/// execution goes through the path from BB0 to BB2. We may move B = A</i></td></tr>
<tr><th id="975">975</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_117RegisterCoalescer23removePartialRedundancyERKN4llvm13CoalescerPairERNS1_12MachineInstrE">/// to the predecessor without such reversed copy.</i></td></tr>
<tr><th id="976">976</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_117RegisterCoalescer23removePartialRedundancyERKN4llvm13CoalescerPairERNS1_12MachineInstrE">/// So we will transform the program from:</i></td></tr>
<tr><th id="977">977</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_117RegisterCoalescer23removePartialRedundancyERKN4llvm13CoalescerPairERNS1_12MachineInstrE">///   BB0:</i></td></tr>
<tr><th id="978">978</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_117RegisterCoalescer23removePartialRedundancyERKN4llvm13CoalescerPairERNS1_12MachineInstrE">///      A = B;    BB1:</i></td></tr>
<tr><th id="979">979</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_117RegisterCoalescer23removePartialRedundancyERKN4llvm13CoalescerPairERNS1_12MachineInstrE">///       ...         ...</i></td></tr>
<tr><th id="980">980</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_117RegisterCoalescer23removePartialRedundancyERKN4llvm13CoalescerPairERNS1_12MachineInstrE">///     /     \      /</i></td></tr>
<tr><th id="981">981</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_117RegisterCoalescer23removePartialRedundancyERKN4llvm13CoalescerPairERNS1_12MachineInstrE">///             BB2:</i></td></tr>
<tr><th id="982">982</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_117RegisterCoalescer23removePartialRedundancyERKN4llvm13CoalescerPairERNS1_12MachineInstrE">///               ...</i></td></tr>
<tr><th id="983">983</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_117RegisterCoalescer23removePartialRedundancyERKN4llvm13CoalescerPairERNS1_12MachineInstrE">///               B = A;</i></td></tr>
<tr><th id="984">984</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_117RegisterCoalescer23removePartialRedundancyERKN4llvm13CoalescerPairERNS1_12MachineInstrE">///</i></td></tr>
<tr><th id="985">985</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_117RegisterCoalescer23removePartialRedundancyERKN4llvm13CoalescerPairERNS1_12MachineInstrE">/// to:</i></td></tr>
<tr><th id="986">986</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_117RegisterCoalescer23removePartialRedundancyERKN4llvm13CoalescerPairERNS1_12MachineInstrE">///</i></td></tr>
<tr><th id="987">987</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_117RegisterCoalescer23removePartialRedundancyERKN4llvm13CoalescerPairERNS1_12MachineInstrE">///   BB0:         BB1:</i></td></tr>
<tr><th id="988">988</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_117RegisterCoalescer23removePartialRedundancyERKN4llvm13CoalescerPairERNS1_12MachineInstrE">///      A = B;        ...</i></td></tr>
<tr><th id="989">989</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_117RegisterCoalescer23removePartialRedundancyERKN4llvm13CoalescerPairERNS1_12MachineInstrE">///       ...          B = A;</i></td></tr>
<tr><th id="990">990</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_117RegisterCoalescer23removePartialRedundancyERKN4llvm13CoalescerPairERNS1_12MachineInstrE">///     /     \       /</i></td></tr>
<tr><th id="991">991</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_117RegisterCoalescer23removePartialRedundancyERKN4llvm13CoalescerPairERNS1_12MachineInstrE">///             BB2:</i></td></tr>
<tr><th id="992">992</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_117RegisterCoalescer23removePartialRedundancyERKN4llvm13CoalescerPairERNS1_12MachineInstrE">///               ...</i></td></tr>
<tr><th id="993">993</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_117RegisterCoalescer23removePartialRedundancyERKN4llvm13CoalescerPairERNS1_12MachineInstrE">///</i></td></tr>
<tr><th id="994">994</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_117RegisterCoalescer23removePartialRedundancyERKN4llvm13CoalescerPairERNS1_12MachineInstrE">/// A special case is when BB0 and BB2 are the same BB which is the only</i></td></tr>
<tr><th id="995">995</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_117RegisterCoalescer23removePartialRedundancyERKN4llvm13CoalescerPairERNS1_12MachineInstrE">/// BB in a loop:</i></td></tr>
<tr><th id="996">996</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_117RegisterCoalescer23removePartialRedundancyERKN4llvm13CoalescerPairERNS1_12MachineInstrE">///   BB1:</i></td></tr>
<tr><th id="997">997</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_117RegisterCoalescer23removePartialRedundancyERKN4llvm13CoalescerPairERNS1_12MachineInstrE">///        ...</i></td></tr>
<tr><th id="998">998</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_117RegisterCoalescer23removePartialRedundancyERKN4llvm13CoalescerPairERNS1_12MachineInstrE">///   BB0/BB2:  ----</i></td></tr>
<tr><th id="999">999</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_117RegisterCoalescer23removePartialRedundancyERKN4llvm13CoalescerPairERNS1_12MachineInstrE">///        B = A;   |</i></td></tr>
<tr><th id="1000">1000</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_117RegisterCoalescer23removePartialRedundancyERKN4llvm13CoalescerPairERNS1_12MachineInstrE">///        ...      |</i></td></tr>
<tr><th id="1001">1001</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_117RegisterCoalescer23removePartialRedundancyERKN4llvm13CoalescerPairERNS1_12MachineInstrE">///        A = B;   |</i></td></tr>
<tr><th id="1002">1002</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_117RegisterCoalescer23removePartialRedundancyERKN4llvm13CoalescerPairERNS1_12MachineInstrE">///          |-------</i></td></tr>
<tr><th id="1003">1003</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_117RegisterCoalescer23removePartialRedundancyERKN4llvm13CoalescerPairERNS1_12MachineInstrE">///          |</i></td></tr>
<tr><th id="1004">1004</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_117RegisterCoalescer23removePartialRedundancyERKN4llvm13CoalescerPairERNS1_12MachineInstrE">/// We may hoist B = A from BB0/BB2 to BB1.</i></td></tr>
<tr><th id="1005">1005</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_117RegisterCoalescer23removePartialRedundancyERKN4llvm13CoalescerPairERNS1_12MachineInstrE">///</i></td></tr>
<tr><th id="1006">1006</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_117RegisterCoalescer23removePartialRedundancyERKN4llvm13CoalescerPairERNS1_12MachineInstrE">/// The major preconditions for correctness to remove such partial</i></td></tr>
<tr><th id="1007">1007</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_117RegisterCoalescer23removePartialRedundancyERKN4llvm13CoalescerPairERNS1_12MachineInstrE">/// redundancy include:</i></td></tr>
<tr><th id="1008">1008</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_117RegisterCoalescer23removePartialRedundancyERKN4llvm13CoalescerPairERNS1_12MachineInstrE">/// 1. A in B = A in BB2 is defined by a PHI in BB2, and one operand of</i></td></tr>
<tr><th id="1009">1009</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_117RegisterCoalescer23removePartialRedundancyERKN4llvm13CoalescerPairERNS1_12MachineInstrE">///    the PHI is defined by the reversed copy A = B in BB0.</i></td></tr>
<tr><th id="1010">1010</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_117RegisterCoalescer23removePartialRedundancyERKN4llvm13CoalescerPairERNS1_12MachineInstrE">/// 2. No B is referenced from the start of BB2 to B = A.</i></td></tr>
<tr><th id="1011">1011</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_117RegisterCoalescer23removePartialRedundancyERKN4llvm13CoalescerPairERNS1_12MachineInstrE">/// 3. No B is defined from A = B to the end of BB0.</i></td></tr>
<tr><th id="1012">1012</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_117RegisterCoalescer23removePartialRedundancyERKN4llvm13CoalescerPairERNS1_12MachineInstrE">/// 4. BB1 has only one successor.</i></td></tr>
<tr><th id="1013">1013</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_117RegisterCoalescer23removePartialRedundancyERKN4llvm13CoalescerPairERNS1_12MachineInstrE">///</i></td></tr>
<tr><th id="1014">1014</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_117RegisterCoalescer23removePartialRedundancyERKN4llvm13CoalescerPairERNS1_12MachineInstrE">/// 2 and 4 implicitly ensure B is not live at the end of BB1.</i></td></tr>
<tr><th id="1015">1015</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_117RegisterCoalescer23removePartialRedundancyERKN4llvm13CoalescerPairERNS1_12MachineInstrE">/// 4 guarantees BB2 is hotter than BB1, so we can only move a copy to a</i></td></tr>
<tr><th id="1016">1016</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_117RegisterCoalescer23removePartialRedundancyERKN4llvm13CoalescerPairERNS1_12MachineInstrE">/// colder place, which not only prevent endless loop, but also make sure</i></td></tr>
<tr><th id="1017">1017</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_117RegisterCoalescer23removePartialRedundancyERKN4llvm13CoalescerPairERNS1_12MachineInstrE">/// the movement of copy is beneficial.</i></td></tr>
<tr><th id="1018">1018</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::RegisterCoalescer" title='(anonymous namespace)::RegisterCoalescer' data-ref="(anonymousnamespace)::RegisterCoalescer">RegisterCoalescer</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_117RegisterCoalescer23removePartialRedundancyERKN4llvm13CoalescerPairERNS1_12MachineInstrE" title='(anonymous namespace)::RegisterCoalescer::removePartialRedundancy' data-type='bool (anonymous namespace)::RegisterCoalescer::removePartialRedundancy(const llvm::CoalescerPair &amp; CP, llvm::MachineInstr &amp; CopyMI)' data-ref="_ZN12_GLOBAL__N_117RegisterCoalescer23removePartialRedundancyERKN4llvm13CoalescerPairERNS1_12MachineInstrE">removePartialRedundancy</dfn>(<em>const</em> <a class="type" href="RegisterCoalescer.h.html#llvm::CoalescerPair" title='llvm::CoalescerPair' data-ref="llvm::CoalescerPair">CoalescerPair</a> &amp;<dfn class="local col6 decl" id="156CP" title='CP' data-type='const llvm::CoalescerPair &amp;' data-ref="156CP">CP</dfn>,</td></tr>
<tr><th id="1019">1019</th><td>                                                <a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col7 decl" id="157CopyMI" title='CopyMI' data-type='llvm::MachineInstr &amp;' data-ref="157CopyMI">CopyMI</dfn>) {</td></tr>
<tr><th id="1020">1020</th><td>  <a class="macro" href="../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (!CP.isPhys()) ? void (0) : __assert_fail (&quot;!CP.isPhys()&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/RegisterCoalescer.cpp&quot;, 1020, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(!<a class="local col6 ref" href="#156CP" title='CP' data-ref="156CP">CP</a>.<a class="ref" href="RegisterCoalescer.h.html#_ZNK4llvm13CoalescerPair6isPhysEv" title='llvm::CoalescerPair::isPhys' data-ref="_ZNK4llvm13CoalescerPair6isPhysEv">isPhys</a>());</td></tr>
<tr><th id="1021">1021</th><td>  <b>if</b> (!<a class="local col7 ref" href="#157CopyMI" title='CopyMI' data-ref="157CopyMI">CopyMI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10isFullCopyEv" title='llvm::MachineInstr::isFullCopy' data-ref="_ZNK4llvm12MachineInstr10isFullCopyEv">isFullCopy</a>())</td></tr>
<tr><th id="1022">1022</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1023">1023</th><td></td></tr>
<tr><th id="1024">1024</th><td>  <a class="type" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col8 decl" id="158MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="158MBB">MBB</dfn> = *<a class="local col7 ref" href="#157CopyMI" title='CopyMI' data-ref="157CopyMI">CopyMI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv">getParent</a>();</td></tr>
<tr><th id="1025">1025</th><td>  <b>if</b> (<a class="local col8 ref" href="#158MBB" title='MBB' data-ref="158MBB">MBB</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZNK4llvm17MachineBasicBlock7isEHPadEv" title='llvm::MachineBasicBlock::isEHPad' data-ref="_ZNK4llvm17MachineBasicBlock7isEHPadEv">isEHPad</a>())</td></tr>
<tr><th id="1026">1026</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1027">1027</th><td></td></tr>
<tr><th id="1028">1028</th><td>  <b>if</b> (<a class="local col8 ref" href="#158MBB" title='MBB' data-ref="158MBB">MBB</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZNK4llvm17MachineBasicBlock9pred_sizeEv" title='llvm::MachineBasicBlock::pred_size' data-ref="_ZNK4llvm17MachineBasicBlock9pred_sizeEv">pred_size</a>() != <var>2</var>)</td></tr>
<tr><th id="1029">1029</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1030">1030</th><td></td></tr>
<tr><th id="1031">1031</th><td>  <a class="type" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveInterval" title='llvm::LiveInterval' data-ref="llvm::LiveInterval">LiveInterval</a> &amp;<dfn class="local col9 decl" id="159IntA" title='IntA' data-type='llvm::LiveInterval &amp;' data-ref="159IntA">IntA</dfn> =</td></tr>
<tr><th id="1032">1032</th><td>      <a class="tu member" href="#(anonymousnamespace)::RegisterCoalescer::LIS" title='(anonymous namespace)::RegisterCoalescer::LIS' data-use='r' data-ref="(anonymousnamespace)::RegisterCoalescer::LIS">LIS</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/LiveIntervals.h.html#_ZN4llvm13LiveIntervals11getIntervalEj" title='llvm::LiveIntervals::getInterval' data-ref="_ZN4llvm13LiveIntervals11getIntervalEj">getInterval</a>(<a class="local col6 ref" href="#156CP" title='CP' data-ref="156CP">CP</a>.<a class="ref" href="RegisterCoalescer.h.html#_ZNK4llvm13CoalescerPair9isFlippedEv" title='llvm::CoalescerPair::isFlipped' data-ref="_ZNK4llvm13CoalescerPair9isFlippedEv">isFlipped</a>() ? <a class="local col6 ref" href="#156CP" title='CP' data-ref="156CP">CP</a>.<a class="ref" href="RegisterCoalescer.h.html#_ZNK4llvm13CoalescerPair9getDstRegEv" title='llvm::CoalescerPair::getDstReg' data-ref="_ZNK4llvm13CoalescerPair9getDstRegEv">getDstReg</a>() : <a class="local col6 ref" href="#156CP" title='CP' data-ref="156CP">CP</a>.<a class="ref" href="RegisterCoalescer.h.html#_ZNK4llvm13CoalescerPair9getSrcRegEv" title='llvm::CoalescerPair::getSrcReg' data-ref="_ZNK4llvm13CoalescerPair9getSrcRegEv">getSrcReg</a>());</td></tr>
<tr><th id="1033">1033</th><td>  <a class="type" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveInterval" title='llvm::LiveInterval' data-ref="llvm::LiveInterval">LiveInterval</a> &amp;<dfn class="local col0 decl" id="160IntB" title='IntB' data-type='llvm::LiveInterval &amp;' data-ref="160IntB">IntB</dfn> =</td></tr>
<tr><th id="1034">1034</th><td>      <a class="tu member" href="#(anonymousnamespace)::RegisterCoalescer::LIS" title='(anonymous namespace)::RegisterCoalescer::LIS' data-use='r' data-ref="(anonymousnamespace)::RegisterCoalescer::LIS">LIS</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/LiveIntervals.h.html#_ZN4llvm13LiveIntervals11getIntervalEj" title='llvm::LiveIntervals::getInterval' data-ref="_ZN4llvm13LiveIntervals11getIntervalEj">getInterval</a>(<a class="local col6 ref" href="#156CP" title='CP' data-ref="156CP">CP</a>.<a class="ref" href="RegisterCoalescer.h.html#_ZNK4llvm13CoalescerPair9isFlippedEv" title='llvm::CoalescerPair::isFlipped' data-ref="_ZNK4llvm13CoalescerPair9isFlippedEv">isFlipped</a>() ? <a class="local col6 ref" href="#156CP" title='CP' data-ref="156CP">CP</a>.<a class="ref" href="RegisterCoalescer.h.html#_ZNK4llvm13CoalescerPair9getSrcRegEv" title='llvm::CoalescerPair::getSrcReg' data-ref="_ZNK4llvm13CoalescerPair9getSrcRegEv">getSrcReg</a>() : <a class="local col6 ref" href="#156CP" title='CP' data-ref="156CP">CP</a>.<a class="ref" href="RegisterCoalescer.h.html#_ZNK4llvm13CoalescerPair9getDstRegEv" title='llvm::CoalescerPair::getDstReg' data-ref="_ZNK4llvm13CoalescerPair9getDstRegEv">getDstReg</a>());</td></tr>
<tr><th id="1035">1035</th><td></td></tr>
<tr><th id="1036">1036</th><td>  <i>// A is defined by PHI at the entry of MBB.</i></td></tr>
<tr><th id="1037">1037</th><td>  <a class="type" href="../../include/llvm/CodeGen/SlotIndexes.h.html#llvm::SlotIndex" title='llvm::SlotIndex' data-ref="llvm::SlotIndex">SlotIndex</a> <dfn class="local col1 decl" id="161CopyIdx" title='CopyIdx' data-type='llvm::SlotIndex' data-ref="161CopyIdx">CopyIdx</dfn> = <a class="tu member" href="#(anonymousnamespace)::RegisterCoalescer::LIS" title='(anonymous namespace)::RegisterCoalescer::LIS' data-use='r' data-ref="(anonymousnamespace)::RegisterCoalescer::LIS">LIS</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/LiveIntervals.h.html#_ZNK4llvm13LiveIntervals19getInstructionIndexERKNS_12MachineInstrE" title='llvm::LiveIntervals::getInstructionIndex' data-ref="_ZNK4llvm13LiveIntervals19getInstructionIndexERKNS_12MachineInstrE">getInstructionIndex</a>(<a class="local col7 ref" href="#157CopyMI" title='CopyMI' data-ref="157CopyMI">CopyMI</a>).<a class="ref" href="../../include/llvm/CodeGen/SlotIndexes.h.html#_ZNK4llvm9SlotIndex10getRegSlotEb" title='llvm::SlotIndex::getRegSlot' data-ref="_ZNK4llvm9SlotIndex10getRegSlotEb">getRegSlot</a>(<b>true</b>);</td></tr>
<tr><th id="1038">1038</th><td>  <a class="type" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::VNInfo" title='llvm::VNInfo' data-ref="llvm::VNInfo">VNInfo</a> *<dfn class="local col2 decl" id="162AValNo" title='AValNo' data-type='llvm::VNInfo *' data-ref="162AValNo">AValNo</dfn> = <a class="local col9 ref" href="#159IntA" title='IntA' data-ref="159IntA">IntA</a>.<a class="ref" href="../../include/llvm/CodeGen/LiveInterval.h.html#_ZNK4llvm9LiveRange11getVNInfoAtENS_9SlotIndexE" title='llvm::LiveRange::getVNInfoAt' data-ref="_ZNK4llvm9LiveRange11getVNInfoAtENS_9SlotIndexE">getVNInfoAt</a>(<a class="ref fake" href="../../include/llvm/CodeGen/SlotIndexes.h.html#83" title='llvm::SlotIndex::SlotIndex' data-ref="_ZN4llvm9SlotIndexC1ERKS0_"></a><a class="local col1 ref" href="#161CopyIdx" title='CopyIdx' data-ref="161CopyIdx">CopyIdx</a>);</td></tr>
<tr><th id="1039">1039</th><td>  <a class="macro" href="../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (AValNo &amp;&amp; !AValNo-&gt;isUnused() &amp;&amp; &quot;COPY source not live&quot;) ? void (0) : __assert_fail (&quot;AValNo &amp;&amp; !AValNo-&gt;isUnused() &amp;&amp; \&quot;COPY source not live\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/RegisterCoalescer.cpp&quot;, 1039, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col2 ref" href="#162AValNo" title='AValNo' data-ref="162AValNo">AValNo</a> &amp;&amp; !<a class="local col2 ref" href="#162AValNo" title='AValNo' data-ref="162AValNo">AValNo</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/LiveInterval.h.html#_ZNK4llvm6VNInfo8isUnusedEv" title='llvm::VNInfo::isUnused' data-ref="_ZNK4llvm6VNInfo8isUnusedEv">isUnused</a>() &amp;&amp; <q>"COPY source not live"</q>);</td></tr>
<tr><th id="1040">1040</th><td>  <b>if</b> (!<a class="local col2 ref" href="#162AValNo" title='AValNo' data-ref="162AValNo">AValNo</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/LiveInterval.h.html#_ZNK4llvm6VNInfo8isPHIDefEv" title='llvm::VNInfo::isPHIDef' data-ref="_ZNK4llvm6VNInfo8isPHIDefEv">isPHIDef</a>())</td></tr>
<tr><th id="1041">1041</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1042">1042</th><td></td></tr>
<tr><th id="1043">1043</th><td>  <i>// No B is referenced before CopyMI in MBB.</i></td></tr>
<tr><th id="1044">1044</th><td>  <b>if</b> (<a class="local col0 ref" href="#160IntB" title='IntB' data-ref="160IntB">IntB</a>.<a class="ref" href="../../include/llvm/CodeGen/LiveInterval.h.html#_ZNK4llvm9LiveRange8overlapsENS_9SlotIndexES1_" title='llvm::LiveRange::overlaps' data-ref="_ZNK4llvm9LiveRange8overlapsENS_9SlotIndexES1_">overlaps</a>(<a class="tu member" href="#(anonymousnamespace)::RegisterCoalescer::LIS" title='(anonymous namespace)::RegisterCoalescer::LIS' data-use='r' data-ref="(anonymousnamespace)::RegisterCoalescer::LIS">LIS</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/LiveIntervals.h.html#_ZNK4llvm13LiveIntervals14getMBBStartIdxEPKNS_17MachineBasicBlockE" title='llvm::LiveIntervals::getMBBStartIdx' data-ref="_ZNK4llvm13LiveIntervals14getMBBStartIdxEPKNS_17MachineBasicBlockE">getMBBStartIdx</a>(&amp;<a class="local col8 ref" href="#158MBB" title='MBB' data-ref="158MBB">MBB</a>), <a class="ref fake" href="../../include/llvm/CodeGen/SlotIndexes.h.html#83" title='llvm::SlotIndex::SlotIndex' data-ref="_ZN4llvm9SlotIndexC1ERKS0_"></a><a class="local col1 ref" href="#161CopyIdx" title='CopyIdx' data-ref="161CopyIdx">CopyIdx</a>))</td></tr>
<tr><th id="1045">1045</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1046">1046</th><td></td></tr>
<tr><th id="1047">1047</th><td>  <i>// MBB has two predecessors: one contains A = B so no copy will be inserted</i></td></tr>
<tr><th id="1048">1048</th><td><i>  // for it. The other one will have a copy moved from MBB.</i></td></tr>
<tr><th id="1049">1049</th><td>  <em>bool</em> <dfn class="local col3 decl" id="163FoundReverseCopy" title='FoundReverseCopy' data-type='bool' data-ref="163FoundReverseCopy">FoundReverseCopy</dfn> = <b>false</b>;</td></tr>
<tr><th id="1050">1050</th><td>  <a class="type" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col4 decl" id="164CopyLeftBB" title='CopyLeftBB' data-type='llvm::MachineBasicBlock *' data-ref="164CopyLeftBB">CopyLeftBB</dfn> = <b>nullptr</b>;</td></tr>
<tr><th id="1051">1051</th><td>  <b>for</b> (<a class="type" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col5 decl" id="165Pred" title='Pred' data-type='llvm::MachineBasicBlock *' data-ref="165Pred">Pred</dfn> : <a class="local col8 ref" href="#158MBB" title='MBB' data-ref="158MBB">MBB</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock12predecessorsEv" title='llvm::MachineBasicBlock::predecessors' data-ref="_ZN4llvm17MachineBasicBlock12predecessorsEv">predecessors</a>()) {</td></tr>
<tr><th id="1052">1052</th><td>    <a class="type" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::VNInfo" title='llvm::VNInfo' data-ref="llvm::VNInfo">VNInfo</a> *<dfn class="local col6 decl" id="166PVal" title='PVal' data-type='llvm::VNInfo *' data-ref="166PVal">PVal</dfn> = <a class="local col9 ref" href="#159IntA" title='IntA' data-ref="159IntA">IntA</a>.<a class="ref" href="../../include/llvm/CodeGen/LiveInterval.h.html#_ZNK4llvm9LiveRange15getVNInfoBeforeENS_9SlotIndexE" title='llvm::LiveRange::getVNInfoBefore' data-ref="_ZNK4llvm9LiveRange15getVNInfoBeforeENS_9SlotIndexE">getVNInfoBefore</a>(<a class="tu member" href="#(anonymousnamespace)::RegisterCoalescer::LIS" title='(anonymous namespace)::RegisterCoalescer::LIS' data-use='r' data-ref="(anonymousnamespace)::RegisterCoalescer::LIS">LIS</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/LiveIntervals.h.html#_ZNK4llvm13LiveIntervals12getMBBEndIdxEPKNS_17MachineBasicBlockE" title='llvm::LiveIntervals::getMBBEndIdx' data-ref="_ZNK4llvm13LiveIntervals12getMBBEndIdxEPKNS_17MachineBasicBlockE">getMBBEndIdx</a>(<a class="local col5 ref" href="#165Pred" title='Pred' data-ref="165Pred">Pred</a>));</td></tr>
<tr><th id="1053">1053</th><td>    <a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col7 decl" id="167DefMI" title='DefMI' data-type='llvm::MachineInstr *' data-ref="167DefMI">DefMI</dfn> = <a class="tu member" href="#(anonymousnamespace)::RegisterCoalescer::LIS" title='(anonymous namespace)::RegisterCoalescer::LIS' data-use='r' data-ref="(anonymousnamespace)::RegisterCoalescer::LIS">LIS</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/LiveIntervals.h.html#_ZNK4llvm13LiveIntervals23getInstructionFromIndexENS_9SlotIndexE" title='llvm::LiveIntervals::getInstructionFromIndex' data-ref="_ZNK4llvm13LiveIntervals23getInstructionFromIndexENS_9SlotIndexE">getInstructionFromIndex</a>(<a class="ref fake" href="../../include/llvm/CodeGen/SlotIndexes.h.html#83" title='llvm::SlotIndex::SlotIndex' data-ref="_ZN4llvm9SlotIndexC1ERKS0_"></a><a class="local col6 ref" href="#166PVal" title='PVal' data-ref="166PVal">PVal</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::VNInfo::def" title='llvm::VNInfo::def' data-ref="llvm::VNInfo::def">def</a>);</td></tr>
<tr><th id="1054">1054</th><td>    <b>if</b> (!<a class="local col7 ref" href="#167DefMI" title='DefMI' data-ref="167DefMI">DefMI</a> || !<a class="local col7 ref" href="#167DefMI" title='DefMI' data-ref="167DefMI">DefMI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10isFullCopyEv" title='llvm::MachineInstr::isFullCopy' data-ref="_ZNK4llvm12MachineInstr10isFullCopyEv">isFullCopy</a>()) {</td></tr>
<tr><th id="1055">1055</th><td>      <a class="local col4 ref" href="#164CopyLeftBB" title='CopyLeftBB' data-ref="164CopyLeftBB">CopyLeftBB</a> = <a class="local col5 ref" href="#165Pred" title='Pred' data-ref="165Pred">Pred</a>;</td></tr>
<tr><th id="1056">1056</th><td>      <b>continue</b>;</td></tr>
<tr><th id="1057">1057</th><td>    }</td></tr>
<tr><th id="1058">1058</th><td>    <i>// Check DefMI is a reverse copy and it is in BB Pred.</i></td></tr>
<tr><th id="1059">1059</th><td>    <b>if</b> (<a class="local col7 ref" href="#167DefMI" title='DefMI' data-ref="167DefMI">DefMI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>() != <a class="local col9 ref" href="#159IntA" title='IntA' data-ref="159IntA">IntA</a>.<a class="ref" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveInterval::reg" title='llvm::LiveInterval::reg' data-ref="llvm::LiveInterval::reg">reg</a> ||</td></tr>
<tr><th id="1060">1060</th><td>        <a class="local col7 ref" href="#167DefMI" title='DefMI' data-ref="167DefMI">DefMI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>() != <a class="local col0 ref" href="#160IntB" title='IntB' data-ref="160IntB">IntB</a>.<a class="ref" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveInterval::reg" title='llvm::LiveInterval::reg' data-ref="llvm::LiveInterval::reg">reg</a> ||</td></tr>
<tr><th id="1061">1061</th><td>        <a class="local col7 ref" href="#167DefMI" title='DefMI' data-ref="167DefMI">DefMI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv">getParent</a>() != <a class="local col5 ref" href="#165Pred" title='Pred' data-ref="165Pred">Pred</a>) {</td></tr>
<tr><th id="1062">1062</th><td>      <a class="local col4 ref" href="#164CopyLeftBB" title='CopyLeftBB' data-ref="164CopyLeftBB">CopyLeftBB</a> = <a class="local col5 ref" href="#165Pred" title='Pred' data-ref="165Pred">Pred</a>;</td></tr>
<tr><th id="1063">1063</th><td>      <b>continue</b>;</td></tr>
<tr><th id="1064">1064</th><td>    }</td></tr>
<tr><th id="1065">1065</th><td>    <i>// If there is any other def of B after DefMI and before the end of Pred,</i></td></tr>
<tr><th id="1066">1066</th><td><i>    // we need to keep the copy of B = A at the end of Pred if we remove</i></td></tr>
<tr><th id="1067">1067</th><td><i>    // B = A from MBB.</i></td></tr>
<tr><th id="1068">1068</th><td>    <em>bool</em> <dfn class="local col8 decl" id="168ValB_Changed" title='ValB_Changed' data-type='bool' data-ref="168ValB_Changed">ValB_Changed</dfn> = <b>false</b>;</td></tr>
<tr><th id="1069">1069</th><td>    <b>for</b> (<em>auto</em> <dfn class="local col9 decl" id="169VNI" title='VNI' data-type='llvm::VNInfo *' data-ref="169VNI">VNI</dfn> : <a class="local col0 ref" href="#160IntB" title='IntB' data-ref="160IntB">IntB</a>.<a class="ref" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveRange::valnos" title='llvm::LiveRange::valnos' data-ref="llvm::LiveRange::valnos">valnos</a>) {</td></tr>
<tr><th id="1070">1070</th><td>      <b>if</b> (<a class="local col9 ref" href="#169VNI" title='VNI' data-ref="169VNI">VNI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/LiveInterval.h.html#_ZNK4llvm6VNInfo8isUnusedEv" title='llvm::VNInfo::isUnused' data-ref="_ZNK4llvm6VNInfo8isUnusedEv">isUnused</a>())</td></tr>
<tr><th id="1071">1071</th><td>        <b>continue</b>;</td></tr>
<tr><th id="1072">1072</th><td>      <b>if</b> (<a class="local col6 ref" href="#166PVal" title='PVal' data-ref="166PVal">PVal</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::VNInfo::def" title='llvm::VNInfo::def' data-ref="llvm::VNInfo::def">def</a> <a class="ref" href="../../include/llvm/CodeGen/SlotIndexes.h.html#_ZNK4llvm9SlotIndexltES0_" title='llvm::SlotIndex::operator&lt;' data-ref="_ZNK4llvm9SlotIndexltES0_">&lt;</a> <a class="ref fake" href="../../include/llvm/CodeGen/SlotIndexes.h.html#83" title='llvm::SlotIndex::SlotIndex' data-ref="_ZN4llvm9SlotIndexC1ERKS0_"></a><a class="local col9 ref" href="#169VNI" title='VNI' data-ref="169VNI">VNI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::VNInfo::def" title='llvm::VNInfo::def' data-ref="llvm::VNInfo::def">def</a> &amp;&amp; <a class="local col9 ref" href="#169VNI" title='VNI' data-ref="169VNI">VNI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::VNInfo::def" title='llvm::VNInfo::def' data-ref="llvm::VNInfo::def">def</a> <a class="ref" href="../../include/llvm/CodeGen/SlotIndexes.h.html#_ZNK4llvm9SlotIndexltES0_" title='llvm::SlotIndex::operator&lt;' data-ref="_ZNK4llvm9SlotIndexltES0_">&lt;</a> <a class="tu member" href="#(anonymousnamespace)::RegisterCoalescer::LIS" title='(anonymous namespace)::RegisterCoalescer::LIS' data-use='r' data-ref="(anonymousnamespace)::RegisterCoalescer::LIS">LIS</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/LiveIntervals.h.html#_ZNK4llvm13LiveIntervals12getMBBEndIdxEPKNS_17MachineBasicBlockE" title='llvm::LiveIntervals::getMBBEndIdx' data-ref="_ZNK4llvm13LiveIntervals12getMBBEndIdxEPKNS_17MachineBasicBlockE">getMBBEndIdx</a>(<a class="local col5 ref" href="#165Pred" title='Pred' data-ref="165Pred">Pred</a>)) {</td></tr>
<tr><th id="1073">1073</th><td>        <a class="local col8 ref" href="#168ValB_Changed" title='ValB_Changed' data-ref="168ValB_Changed">ValB_Changed</a> = <b>true</b>;</td></tr>
<tr><th id="1074">1074</th><td>        <b>break</b>;</td></tr>
<tr><th id="1075">1075</th><td>      }</td></tr>
<tr><th id="1076">1076</th><td>    }</td></tr>
<tr><th id="1077">1077</th><td>    <b>if</b> (<a class="local col8 ref" href="#168ValB_Changed" title='ValB_Changed' data-ref="168ValB_Changed">ValB_Changed</a>) {</td></tr>
<tr><th id="1078">1078</th><td>      <a class="local col4 ref" href="#164CopyLeftBB" title='CopyLeftBB' data-ref="164CopyLeftBB">CopyLeftBB</a> = <a class="local col5 ref" href="#165Pred" title='Pred' data-ref="165Pred">Pred</a>;</td></tr>
<tr><th id="1079">1079</th><td>      <b>continue</b>;</td></tr>
<tr><th id="1080">1080</th><td>    }</td></tr>
<tr><th id="1081">1081</th><td>    <a class="local col3 ref" href="#163FoundReverseCopy" title='FoundReverseCopy' data-ref="163FoundReverseCopy">FoundReverseCopy</a> = <b>true</b>;</td></tr>
<tr><th id="1082">1082</th><td>  }</td></tr>
<tr><th id="1083">1083</th><td></td></tr>
<tr><th id="1084">1084</th><td>  <i>// If no reverse copy is found in predecessors, nothing to do.</i></td></tr>
<tr><th id="1085">1085</th><td>  <b>if</b> (!<a class="local col3 ref" href="#163FoundReverseCopy" title='FoundReverseCopy' data-ref="163FoundReverseCopy">FoundReverseCopy</a>)</td></tr>
<tr><th id="1086">1086</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1087">1087</th><td></td></tr>
<tr><th id="1088">1088</th><td>  <i>// If CopyLeftBB is nullptr, it means every predecessor of MBB contains</i></td></tr>
<tr><th id="1089">1089</th><td><i>  // reverse copy, CopyMI can be removed trivially if only IntA/IntB is updated.</i></td></tr>
<tr><th id="1090">1090</th><td><i>  // If CopyLeftBB is not nullptr, move CopyMI from MBB to CopyLeftBB and</i></td></tr>
<tr><th id="1091">1091</th><td><i>  // update IntA/IntB.</i></td></tr>
<tr><th id="1092">1092</th><td><i>  //</i></td></tr>
<tr><th id="1093">1093</th><td><i>  // If CopyLeftBB is not nullptr, ensure CopyLeftBB has a single succ so</i></td></tr>
<tr><th id="1094">1094</th><td><i>  // MBB is hotter than CopyLeftBB.</i></td></tr>
<tr><th id="1095">1095</th><td>  <b>if</b> (<a class="local col4 ref" href="#164CopyLeftBB" title='CopyLeftBB' data-ref="164CopyLeftBB">CopyLeftBB</a> &amp;&amp; <a class="local col4 ref" href="#164CopyLeftBB" title='CopyLeftBB' data-ref="164CopyLeftBB">CopyLeftBB</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZNK4llvm17MachineBasicBlock9succ_sizeEv" title='llvm::MachineBasicBlock::succ_size' data-ref="_ZNK4llvm17MachineBasicBlock9succ_sizeEv">succ_size</a>() &gt; <var>1</var>)</td></tr>
<tr><th id="1096">1096</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1097">1097</th><td></td></tr>
<tr><th id="1098">1098</th><td>  <i>// Now (almost sure it's) ok to move copy.</i></td></tr>
<tr><th id="1099">1099</th><td>  <b>if</b> (<a class="local col4 ref" href="#164CopyLeftBB" title='CopyLeftBB' data-ref="164CopyLeftBB">CopyLeftBB</a>) {</td></tr>
<tr><th id="1100">1100</th><td>    <i>// Position in CopyLeftBB where we should insert new copy.</i></td></tr>
<tr><th id="1101">1101</th><td>    <em>auto</em> <dfn class="local col0 decl" id="170InsPos" title='InsPos' data-type='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;' data-ref="170InsPos">InsPos</dfn> = <a class="local col4 ref" href="#164CopyLeftBB" title='CopyLeftBB' data-ref="164CopyLeftBB">CopyLeftBB</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock18getFirstTerminatorEv" title='llvm::MachineBasicBlock::getFirstTerminator' data-ref="_ZN4llvm17MachineBasicBlock18getFirstTerminatorEv">getFirstTerminator</a>();</td></tr>
<tr><th id="1102">1102</th><td></td></tr>
<tr><th id="1103">1103</th><td>    <i>// Make sure that B isn't referenced in the terminators (if any) at the end</i></td></tr>
<tr><th id="1104">1104</th><td><i>    // of the predecessor since we're about to insert a new definition of B</i></td></tr>
<tr><th id="1105">1105</th><td><i>    // before them.</i></td></tr>
<tr><th id="1106">1106</th><td>    <b>if</b> (<a class="local col0 ref" href="#170InsPos" title='InsPos' data-ref="170InsPos">InsPos</a> <a class="ref" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" title='llvm::operator!=' data-ref="_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_">!=</a> <a class="local col4 ref" href="#164CopyLeftBB" title='CopyLeftBB' data-ref="164CopyLeftBB">CopyLeftBB</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock3endEv" title='llvm::MachineBasicBlock::end' data-ref="_ZN4llvm17MachineBasicBlock3endEv">end</a>()) {</td></tr>
<tr><th id="1107">1107</th><td>      <a class="type" href="../../include/llvm/CodeGen/SlotIndexes.h.html#llvm::SlotIndex" title='llvm::SlotIndex' data-ref="llvm::SlotIndex">SlotIndex</a> <dfn class="local col1 decl" id="171InsPosIdx" title='InsPosIdx' data-type='llvm::SlotIndex' data-ref="171InsPosIdx">InsPosIdx</dfn> = <a class="tu member" href="#(anonymousnamespace)::RegisterCoalescer::LIS" title='(anonymous namespace)::RegisterCoalescer::LIS' data-use='r' data-ref="(anonymousnamespace)::RegisterCoalescer::LIS">LIS</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/LiveIntervals.h.html#_ZNK4llvm13LiveIntervals19getInstructionIndexERKNS_12MachineInstrE" title='llvm::LiveIntervals::getInstructionIndex' data-ref="_ZNK4llvm13LiveIntervals19getInstructionIndexERKNS_12MachineInstrE">getInstructionIndex</a>(<a class="ref" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="local col0 ref" href="#170InsPos" title='InsPos' data-ref="170InsPos">InsPos</a>).<a class="ref" href="../../include/llvm/CodeGen/SlotIndexes.h.html#_ZNK4llvm9SlotIndex10getRegSlotEb" title='llvm::SlotIndex::getRegSlot' data-ref="_ZNK4llvm9SlotIndex10getRegSlotEb">getRegSlot</a>(<b>true</b>);</td></tr>
<tr><th id="1108">1108</th><td>      <b>if</b> (<a class="local col0 ref" href="#160IntB" title='IntB' data-ref="160IntB">IntB</a>.<a class="ref" href="../../include/llvm/CodeGen/LiveInterval.h.html#_ZNK4llvm9LiveRange8overlapsENS_9SlotIndexES1_" title='llvm::LiveRange::overlaps' data-ref="_ZNK4llvm9LiveRange8overlapsENS_9SlotIndexES1_">overlaps</a>(<a class="ref fake" href="../../include/llvm/CodeGen/SlotIndexes.h.html#83" title='llvm::SlotIndex::SlotIndex' data-ref="_ZN4llvm9SlotIndexC1ERKS0_"></a><a class="local col1 ref" href="#171InsPosIdx" title='InsPosIdx' data-ref="171InsPosIdx">InsPosIdx</a>, <a class="tu member" href="#(anonymousnamespace)::RegisterCoalescer::LIS" title='(anonymous namespace)::RegisterCoalescer::LIS' data-use='r' data-ref="(anonymousnamespace)::RegisterCoalescer::LIS">LIS</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/LiveIntervals.h.html#_ZNK4llvm13LiveIntervals12getMBBEndIdxEPKNS_17MachineBasicBlockE" title='llvm::LiveIntervals::getMBBEndIdx' data-ref="_ZNK4llvm13LiveIntervals12getMBBEndIdxEPKNS_17MachineBasicBlockE">getMBBEndIdx</a>(<a class="local col4 ref" href="#164CopyLeftBB" title='CopyLeftBB' data-ref="164CopyLeftBB">CopyLeftBB</a>)))</td></tr>
<tr><th id="1109">1109</th><td>        <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1110">1110</th><td>    }</td></tr>
<tr><th id="1111">1111</th><td></td></tr>
<tr><th id="1112">1112</th><td>    <a class="macro" href="../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;regalloc&quot;)) { dbgs() &lt;&lt; &quot;\tremovePartialRedundancy: Move the copy to &quot; &lt;&lt; printMBBReference(*CopyLeftBB) &lt;&lt; &apos;\t&apos; &lt;&lt; CopyMI; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"\tremovePartialRedundancy: Move the copy to "</q></td></tr>
<tr><th id="1113">1113</th><td>                      <a class="ref" href="../../include/llvm/Support/Printable.h.html#_ZN4llvmlsERNS_11raw_ostreamERKNS_9PrintableE" title='llvm::operator&lt;&lt;' data-ref="_ZN4llvmlsERNS_11raw_ostreamERKNS_9PrintableE">&lt;&lt;</a> <a class="ref" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17printMBBReferenceERKNS_17MachineBasicBlockE" title='llvm::printMBBReference' data-ref="_ZN4llvm17printMBBReferenceERKNS_17MachineBasicBlockE">printMBBReference</a>(*<a class="local col4 ref" href="#164CopyLeftBB" title='CopyLeftBB' data-ref="164CopyLeftBB">CopyLeftBB</a>) <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEc">&lt;&lt;</a> <kbd>'\t'</kbd> <a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvmlsERNS_11raw_ostreamERKNS_12MachineInstrE" title='llvm::operator&lt;&lt;' data-ref="_ZN4llvmlsERNS_11raw_ostreamERKNS_12MachineInstrE">&lt;&lt;</a> <a class="local col7 ref" href="#157CopyMI" title='CopyMI' data-ref="157CopyMI">CopyMI</a>);</td></tr>
<tr><th id="1114">1114</th><td></td></tr>
<tr><th id="1115">1115</th><td>    <i>// Insert new copy to CopyLeftBB.</i></td></tr>
<tr><th id="1116">1116</th><td>    <a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col2 decl" id="172NewCopyMI" title='NewCopyMI' data-type='llvm::MachineInstr *' data-ref="172NewCopyMI">NewCopyMI</dfn> = <a class="ref fake" href="../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv" title='llvm::MachineInstrBuilder::operator llvm::MachineInstr *' data-ref="_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv"></a><a class="ref" href="../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescEj" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescEj">BuildMI</a>(<span class='refarg'>*<a class="local col4 ref" href="#164CopyLeftBB" title='CopyLeftBB' data-ref="164CopyLeftBB">CopyLeftBB</a></span>, <a class="ref fake" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col0 ref" href="#170InsPos" title='InsPos' data-ref="170InsPos">InsPos</a>, <a class="local col7 ref" href="#157CopyMI" title='CopyMI' data-ref="157CopyMI">CopyMI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11getDebugLocEv" title='llvm::MachineInstr::getDebugLoc' data-ref="_ZNK4llvm12MachineInstr11getDebugLocEv">getDebugLoc</a>(),</td></tr>
<tr><th id="1117">1117</th><td>                                      <a class="tu member" href="#(anonymousnamespace)::RegisterCoalescer::TII" title='(anonymous namespace)::RegisterCoalescer::TII' data-use='r' data-ref="(anonymousnamespace)::RegisterCoalescer::TII">TII</a>-&gt;<a class="ref" href="../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">TargetOpcode::</span><a class="enum" href="../../include/llvm/Support/TargetOpcodes.def.html#98" title='llvm::TargetOpcode::COPY' data-ref="llvm::TargetOpcode::COPY">COPY</a>), <a class="local col0 ref" href="#160IntB" title='IntB' data-ref="160IntB">IntB</a>.<a class="ref" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveInterval::reg" title='llvm::LiveInterval::reg' data-ref="llvm::LiveInterval::reg">reg</a>)</td></tr>
<tr><th id="1118">1118</th><td>                                  .<a class="ref" href="../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegEjjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegEjjj">addReg</a>(<a class="local col9 ref" href="#159IntA" title='IntA' data-ref="159IntA">IntA</a>.<a class="ref" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveInterval::reg" title='llvm::LiveInterval::reg' data-ref="llvm::LiveInterval::reg">reg</a>);</td></tr>
<tr><th id="1119">1119</th><td>    <a class="type" href="../../include/llvm/CodeGen/SlotIndexes.h.html#llvm::SlotIndex" title='llvm::SlotIndex' data-ref="llvm::SlotIndex">SlotIndex</a> <dfn class="local col3 decl" id="173NewCopyIdx" title='NewCopyIdx' data-type='llvm::SlotIndex' data-ref="173NewCopyIdx">NewCopyIdx</dfn> =</td></tr>
<tr><th id="1120">1120</th><td>        <a class="tu member" href="#(anonymousnamespace)::RegisterCoalescer::LIS" title='(anonymous namespace)::RegisterCoalescer::LIS' data-use='r' data-ref="(anonymousnamespace)::RegisterCoalescer::LIS">LIS</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/LiveIntervals.h.html#_ZN4llvm13LiveIntervals24InsertMachineInstrInMapsERNS_12MachineInstrE" title='llvm::LiveIntervals::InsertMachineInstrInMaps' data-ref="_ZN4llvm13LiveIntervals24InsertMachineInstrInMapsERNS_12MachineInstrE">InsertMachineInstrInMaps</a>(<span class='refarg'>*<a class="local col2 ref" href="#172NewCopyMI" title='NewCopyMI' data-ref="172NewCopyMI">NewCopyMI</a></span>).<a class="ref" href="../../include/llvm/CodeGen/SlotIndexes.h.html#_ZNK4llvm9SlotIndex10getRegSlotEb" title='llvm::SlotIndex::getRegSlot' data-ref="_ZNK4llvm9SlotIndex10getRegSlotEb">getRegSlot</a>();</td></tr>
<tr><th id="1121">1121</th><td>    <a class="local col0 ref" href="#160IntB" title='IntB' data-ref="160IntB">IntB</a>.<a class="ref" href="../../include/llvm/CodeGen/LiveInterval.h.html#_ZN4llvm9LiveRange13createDeadDefENS_9SlotIndexERNS_20BumpPtrAllocatorImplINS_15MallocAllocatorELm4096ELm4096EEE" title='llvm::LiveRange::createDeadDef' data-ref="_ZN4llvm9LiveRange13createDeadDefENS_9SlotIndexERNS_20BumpPtrAllocatorImplINS_15MallocAllocatorELm4096ELm4096EEE">createDeadDef</a>(<a class="ref fake" href="../../include/llvm/CodeGen/SlotIndexes.h.html#83" title='llvm::SlotIndex::SlotIndex' data-ref="_ZN4llvm9SlotIndexC1ERKS0_"></a><a class="local col3 ref" href="#173NewCopyIdx" title='NewCopyIdx' data-ref="173NewCopyIdx">NewCopyIdx</a>, <span class='refarg'><a class="tu member" href="#(anonymousnamespace)::RegisterCoalescer::LIS" title='(anonymous namespace)::RegisterCoalescer::LIS' data-use='r' data-ref="(anonymousnamespace)::RegisterCoalescer::LIS">LIS</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/LiveIntervals.h.html#_ZN4llvm13LiveIntervals18getVNInfoAllocatorEv" title='llvm::LiveIntervals::getVNInfoAllocator' data-ref="_ZN4llvm13LiveIntervals18getVNInfoAllocatorEv">getVNInfoAllocator</a>()</span>);</td></tr>
<tr><th id="1122">1122</th><td>    <b>for</b> (<a class="type" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveInterval" title='llvm::LiveInterval' data-ref="llvm::LiveInterval">LiveInterval</a>::<a class="type" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveInterval::SubRange" title='llvm::LiveInterval::SubRange' data-ref="llvm::LiveInterval::SubRange">SubRange</a> &amp;<dfn class="local col4 decl" id="174SR" title='SR' data-type='LiveInterval::SubRange &amp;' data-ref="174SR">SR</dfn> : <a class="local col0 ref" href="#160IntB" title='IntB' data-ref="160IntB">IntB</a>.<a class="ref" href="../../include/llvm/CodeGen/LiveInterval.h.html#_ZN4llvm12LiveInterval9subrangesEv" title='llvm::LiveInterval::subranges' data-ref="_ZN4llvm12LiveInterval9subrangesEv">subranges</a>())</td></tr>
<tr><th id="1123">1123</th><td>      <a class="local col4 ref" href="#174SR" title='SR' data-ref="174SR">SR</a>.<a class="ref" href="../../include/llvm/CodeGen/LiveInterval.h.html#_ZN4llvm9LiveRange13createDeadDefENS_9SlotIndexERNS_20BumpPtrAllocatorImplINS_15MallocAllocatorELm4096ELm4096EEE" title='llvm::LiveRange::createDeadDef' data-ref="_ZN4llvm9LiveRange13createDeadDefENS_9SlotIndexERNS_20BumpPtrAllocatorImplINS_15MallocAllocatorELm4096ELm4096EEE">createDeadDef</a>(<a class="ref fake" href="../../include/llvm/CodeGen/SlotIndexes.h.html#83" title='llvm::SlotIndex::SlotIndex' data-ref="_ZN4llvm9SlotIndexC1ERKS0_"></a><a class="local col3 ref" href="#173NewCopyIdx" title='NewCopyIdx' data-ref="173NewCopyIdx">NewCopyIdx</a>, <span class='refarg'><a class="tu member" href="#(anonymousnamespace)::RegisterCoalescer::LIS" title='(anonymous namespace)::RegisterCoalescer::LIS' data-use='r' data-ref="(anonymousnamespace)::RegisterCoalescer::LIS">LIS</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/LiveIntervals.h.html#_ZN4llvm13LiveIntervals18getVNInfoAllocatorEv" title='llvm::LiveIntervals::getVNInfoAllocator' data-ref="_ZN4llvm13LiveIntervals18getVNInfoAllocatorEv">getVNInfoAllocator</a>()</span>);</td></tr>
<tr><th id="1124">1124</th><td></td></tr>
<tr><th id="1125">1125</th><td>    <i>// If the newly created Instruction has an address of an instruction that was</i></td></tr>
<tr><th id="1126">1126</th><td><i>    // deleted before (object recycled by the allocator) it needs to be removed from</i></td></tr>
<tr><th id="1127">1127</th><td><i>    // the deleted list.</i></td></tr>
<tr><th id="1128">1128</th><td>    <a class="tu member" href="#(anonymousnamespace)::RegisterCoalescer::ErasedInstrs" title='(anonymous namespace)::RegisterCoalescer::ErasedInstrs' data-use='m' data-ref="(anonymousnamespace)::RegisterCoalescer::ErasedInstrs">ErasedInstrs</a>.<a class="ref" href="../../include/llvm/ADT/SmallPtrSet.h.html#_ZN4llvm15SmallPtrSetImpl5eraseET_" title='llvm::SmallPtrSetImpl::erase' data-ref="_ZN4llvm15SmallPtrSetImpl5eraseET_">erase</a>(<a class="local col2 ref" href="#172NewCopyMI" title='NewCopyMI' data-ref="172NewCopyMI">NewCopyMI</a>);</td></tr>
<tr><th id="1129">1129</th><td>  } <b>else</b> {</td></tr>
<tr><th id="1130">1130</th><td>    <a class="macro" href="../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;regalloc&quot;)) { dbgs() &lt;&lt; &quot;\tremovePartialRedundancy: Remove the copy from &quot; &lt;&lt; printMBBReference(MBB) &lt;&lt; &apos;\t&apos; &lt;&lt; CopyMI; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"\tremovePartialRedundancy: Remove the copy from "</q></td></tr>
<tr><th id="1131">1131</th><td>                      <a class="ref" href="../../include/llvm/Support/Printable.h.html#_ZN4llvmlsERNS_11raw_ostreamERKNS_9PrintableE" title='llvm::operator&lt;&lt;' data-ref="_ZN4llvmlsERNS_11raw_ostreamERKNS_9PrintableE">&lt;&lt;</a> <a class="ref" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17printMBBReferenceERKNS_17MachineBasicBlockE" title='llvm::printMBBReference' data-ref="_ZN4llvm17printMBBReferenceERKNS_17MachineBasicBlockE">printMBBReference</a>(<a class="local col8 ref" href="#158MBB" title='MBB' data-ref="158MBB">MBB</a>) <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEc">&lt;&lt;</a> <kbd>'\t'</kbd> <a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvmlsERNS_11raw_ostreamERKNS_12MachineInstrE" title='llvm::operator&lt;&lt;' data-ref="_ZN4llvmlsERNS_11raw_ostreamERKNS_12MachineInstrE">&lt;&lt;</a> <a class="local col7 ref" href="#157CopyMI" title='CopyMI' data-ref="157CopyMI">CopyMI</a>);</td></tr>
<tr><th id="1132">1132</th><td>  }</td></tr>
<tr><th id="1133">1133</th><td></td></tr>
<tr><th id="1134">1134</th><td>  <i>// Remove CopyMI.</i></td></tr>
<tr><th id="1135">1135</th><td><i>  // Note: This is fine to remove the copy before updating the live-ranges.</i></td></tr>
<tr><th id="1136">1136</th><td><i>  // While updating the live-ranges, we only look at slot indices and</i></td></tr>
<tr><th id="1137">1137</th><td><i>  // never go back to the instruction.</i></td></tr>
<tr><th id="1138">1138</th><td><i>  // Mark instructions as deleted.</i></td></tr>
<tr><th id="1139">1139</th><td>  <a class="tu member" href="#_ZN12_GLOBAL__N_117RegisterCoalescer11deleteInstrEPN4llvm12MachineInstrE" title='(anonymous namespace)::RegisterCoalescer::deleteInstr' data-use='c' data-ref="_ZN12_GLOBAL__N_117RegisterCoalescer11deleteInstrEPN4llvm12MachineInstrE">deleteInstr</a>(&amp;<a class="local col7 ref" href="#157CopyMI" title='CopyMI' data-ref="157CopyMI">CopyMI</a>);</td></tr>
<tr><th id="1140">1140</th><td></td></tr>
<tr><th id="1141">1141</th><td>  <i>// Update the liveness.</i></td></tr>
<tr><th id="1142">1142</th><td>  <a class="type" href="../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector">SmallVector</a>&lt;<a class="type" href="../../include/llvm/CodeGen/SlotIndexes.h.html#llvm::SlotIndex" title='llvm::SlotIndex' data-ref="llvm::SlotIndex">SlotIndex</a>, <var>8</var>&gt; <a class="ref fake" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1Ev" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-ref="_ZN4llvm11SmallVectorC1Ev"></a><dfn class="local col5 decl" id="175EndPoints" title='EndPoints' data-type='SmallVector&lt;llvm::SlotIndex, 8&gt;' data-ref="175EndPoints">EndPoints</dfn>;</td></tr>
<tr><th id="1143">1143</th><td>  <a class="type" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::VNInfo" title='llvm::VNInfo' data-ref="llvm::VNInfo">VNInfo</a> *<dfn class="local col6 decl" id="176BValNo" title='BValNo' data-type='llvm::VNInfo *' data-ref="176BValNo">BValNo</dfn> = <a class="local col0 ref" href="#160IntB" title='IntB' data-ref="160IntB">IntB</a>.<a class="ref" href="../../include/llvm/CodeGen/LiveInterval.h.html#_ZNK4llvm9LiveRange5QueryENS_9SlotIndexE" title='llvm::LiveRange::Query' data-ref="_ZNK4llvm9LiveRange5QueryENS_9SlotIndexE">Query</a>(<a class="ref fake" href="../../include/llvm/CodeGen/SlotIndexes.h.html#83" title='llvm::SlotIndex::SlotIndex' data-ref="_ZN4llvm9SlotIndexC1ERKS0_"></a><a class="local col1 ref" href="#161CopyIdx" title='CopyIdx' data-ref="161CopyIdx">CopyIdx</a>).<a class="ref" href="../../include/llvm/CodeGen/LiveInterval.h.html#_ZNK4llvm15LiveQueryResult14valueOutOrDeadEv" title='llvm::LiveQueryResult::valueOutOrDead' data-ref="_ZNK4llvm15LiveQueryResult14valueOutOrDeadEv">valueOutOrDead</a>();</td></tr>
<tr><th id="1144">1144</th><td>  <a class="tu member" href="#(anonymousnamespace)::RegisterCoalescer::LIS" title='(anonymous namespace)::RegisterCoalescer::LIS' data-use='r' data-ref="(anonymousnamespace)::RegisterCoalescer::LIS">LIS</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/LiveIntervals.h.html#_ZN4llvm13LiveIntervals10pruneValueERNS_9LiveRangeENS_9SlotIndexEPNS_15SmallVectorImplIS3_EE" title='llvm::LiveIntervals::pruneValue' data-ref="_ZN4llvm13LiveIntervals10pruneValueERNS_9LiveRangeENS_9SlotIndexEPNS_15SmallVectorImplIS3_EE">pruneValue</a>(<span class='refarg'>*<b>static_cast</b>&lt;<a class="type" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveRange" title='llvm::LiveRange' data-ref="llvm::LiveRange">LiveRange</a> *&gt;(&amp;<a class="local col0 ref" href="#160IntB" title='IntB' data-ref="160IntB">IntB</a>)</span>, <a class="local col1 ref" href="#161CopyIdx" title='CopyIdx' data-ref="161CopyIdx">CopyIdx</a>.<a class="ref" href="../../include/llvm/CodeGen/SlotIndexes.h.html#_ZNK4llvm9SlotIndex10getRegSlotEb" title='llvm::SlotIndex::getRegSlot' data-ref="_ZNK4llvm9SlotIndex10getRegSlotEb">getRegSlot</a>(),</td></tr>
<tr><th id="1145">1145</th><td>                  &amp;<a class="local col5 ref" href="#175EndPoints" title='EndPoints' data-ref="175EndPoints">EndPoints</a>);</td></tr>
<tr><th id="1146">1146</th><td>  <a class="local col6 ref" href="#176BValNo" title='BValNo' data-ref="176BValNo">BValNo</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/LiveInterval.h.html#_ZN4llvm6VNInfo10markUnusedEv" title='llvm::VNInfo::markUnused' data-ref="_ZN4llvm6VNInfo10markUnusedEv">markUnused</a>();</td></tr>
<tr><th id="1147">1147</th><td>  <i>// Extend IntB to the EndPoints of its original live interval.</i></td></tr>
<tr><th id="1148">1148</th><td>  <a class="tu member" href="#(anonymousnamespace)::RegisterCoalescer::LIS" title='(anonymous namespace)::RegisterCoalescer::LIS' data-use='r' data-ref="(anonymousnamespace)::RegisterCoalescer::LIS">LIS</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/LiveIntervals.h.html#_ZN4llvm13LiveIntervals15extendToIndicesERNS_9LiveRangeENS_8ArrayRefINS_9SlotIndexEEE" title='llvm::LiveIntervals::extendToIndices' data-ref="_ZN4llvm13LiveIntervals15extendToIndicesERNS_9LiveRangeENS_8ArrayRefINS_9SlotIndexEEE">extendToIndices</a>(<span class='refarg'><a class="local col0 ref" href="#160IntB" title='IntB' data-ref="160IntB">IntB</a></span>, <a class="ref fake" href="../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKNS_25SmallVectorTemplateCommonIT_T_EE" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKNS_25SmallVectorTemplateCommonIT_T_EE"></a><a class="local col5 ref" href="#175EndPoints" title='EndPoints' data-ref="175EndPoints">EndPoints</a>);</td></tr>
<tr><th id="1149">1149</th><td></td></tr>
<tr><th id="1150">1150</th><td>  <i>// Now, do the same for its subranges.</i></td></tr>
<tr><th id="1151">1151</th><td>  <b>for</b> (<a class="type" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveInterval" title='llvm::LiveInterval' data-ref="llvm::LiveInterval">LiveInterval</a>::<a class="type" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveInterval::SubRange" title='llvm::LiveInterval::SubRange' data-ref="llvm::LiveInterval::SubRange">SubRange</a> &amp;<dfn class="local col7 decl" id="177SR" title='SR' data-type='LiveInterval::SubRange &amp;' data-ref="177SR">SR</dfn> : <a class="local col0 ref" href="#160IntB" title='IntB' data-ref="160IntB">IntB</a>.<a class="ref" href="../../include/llvm/CodeGen/LiveInterval.h.html#_ZN4llvm12LiveInterval9subrangesEv" title='llvm::LiveInterval::subranges' data-ref="_ZN4llvm12LiveInterval9subrangesEv">subranges</a>()) {</td></tr>
<tr><th id="1152">1152</th><td>    <a class="local col5 ref" href="#175EndPoints" title='EndPoints' data-ref="175EndPoints">EndPoints</a>.<a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm15SmallVectorImpl5clearEv" title='llvm::SmallVectorImpl::clear' data-ref="_ZN4llvm15SmallVectorImpl5clearEv">clear</a>();</td></tr>
<tr><th id="1153">1153</th><td>    <a class="type" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::VNInfo" title='llvm::VNInfo' data-ref="llvm::VNInfo">VNInfo</a> *<dfn class="local col8 decl" id="178BValNo" title='BValNo' data-type='llvm::VNInfo *' data-ref="178BValNo">BValNo</dfn> = <a class="local col7 ref" href="#177SR" title='SR' data-ref="177SR">SR</a>.<a class="ref" href="../../include/llvm/CodeGen/LiveInterval.h.html#_ZNK4llvm9LiveRange5QueryENS_9SlotIndexE" title='llvm::LiveRange::Query' data-ref="_ZNK4llvm9LiveRange5QueryENS_9SlotIndexE">Query</a>(<a class="ref fake" href="../../include/llvm/CodeGen/SlotIndexes.h.html#83" title='llvm::SlotIndex::SlotIndex' data-ref="_ZN4llvm9SlotIndexC1ERKS0_"></a><a class="local col1 ref" href="#161CopyIdx" title='CopyIdx' data-ref="161CopyIdx">CopyIdx</a>).<a class="ref" href="../../include/llvm/CodeGen/LiveInterval.h.html#_ZNK4llvm15LiveQueryResult14valueOutOrDeadEv" title='llvm::LiveQueryResult::valueOutOrDead' data-ref="_ZNK4llvm15LiveQueryResult14valueOutOrDeadEv">valueOutOrDead</a>();</td></tr>
<tr><th id="1154">1154</th><td>    <a class="macro" href="../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (BValNo &amp;&amp; &quot;All sublanes should be live&quot;) ? void (0) : __assert_fail (&quot;BValNo &amp;&amp; \&quot;All sublanes should be live\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/RegisterCoalescer.cpp&quot;, 1154, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col8 ref" href="#178BValNo" title='BValNo' data-ref="178BValNo">BValNo</a> &amp;&amp; <q>"All sublanes should be live"</q>);</td></tr>
<tr><th id="1155">1155</th><td>    <a class="tu member" href="#(anonymousnamespace)::RegisterCoalescer::LIS" title='(anonymous namespace)::RegisterCoalescer::LIS' data-use='r' data-ref="(anonymousnamespace)::RegisterCoalescer::LIS">LIS</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/LiveIntervals.h.html#_ZN4llvm13LiveIntervals10pruneValueERNS_9LiveRangeENS_9SlotIndexEPNS_15SmallVectorImplIS3_EE" title='llvm::LiveIntervals::pruneValue' data-ref="_ZN4llvm13LiveIntervals10pruneValueERNS_9LiveRangeENS_9SlotIndexEPNS_15SmallVectorImplIS3_EE">pruneValue</a>(<span class='refarg'><a class="local col7 ref" href="#177SR" title='SR' data-ref="177SR">SR</a></span>, <a class="local col1 ref" href="#161CopyIdx" title='CopyIdx' data-ref="161CopyIdx">CopyIdx</a>.<a class="ref" href="../../include/llvm/CodeGen/SlotIndexes.h.html#_ZNK4llvm9SlotIndex10getRegSlotEb" title='llvm::SlotIndex::getRegSlot' data-ref="_ZNK4llvm9SlotIndex10getRegSlotEb">getRegSlot</a>(), &amp;<a class="local col5 ref" href="#175EndPoints" title='EndPoints' data-ref="175EndPoints">EndPoints</a>);</td></tr>
<tr><th id="1156">1156</th><td>    <a class="local col8 ref" href="#178BValNo" title='BValNo' data-ref="178BValNo">BValNo</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/LiveInterval.h.html#_ZN4llvm6VNInfo10markUnusedEv" title='llvm::VNInfo::markUnused' data-ref="_ZN4llvm6VNInfo10markUnusedEv">markUnused</a>();</td></tr>
<tr><th id="1157">1157</th><td>    <i>// We can have a situation where the result of the original copy is live,</i></td></tr>
<tr><th id="1158">1158</th><td><i>    // but is immediately dead in this subrange, e.g. [336r,336d:0). That makes</i></td></tr>
<tr><th id="1159">1159</th><td><i>    // the copy appear as an endpoint from pruneValue(), but we don't want it</i></td></tr>
<tr><th id="1160">1160</th><td><i>    // to because the copy has been removed.  We can go ahead and remove that</i></td></tr>
<tr><th id="1161">1161</th><td><i>    // endpoint; there is no other situation here that there could be a use at</i></td></tr>
<tr><th id="1162">1162</th><td><i>    // the same place as we know that the copy is a full copy.</i></td></tr>
<tr><th id="1163">1163</th><td>    <b>for</b> (<em>unsigned</em> <dfn class="local col9 decl" id="179I" title='I' data-type='unsigned int' data-ref="179I">I</dfn> = <var>0</var>; <a class="local col9 ref" href="#179I" title='I' data-ref="179I">I</a> != <a class="local col5 ref" href="#175EndPoints" title='EndPoints' data-ref="175EndPoints">EndPoints</a>.<a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZNK4llvm15SmallVectorBase4sizeEv" title='llvm::SmallVectorBase::size' data-ref="_ZNK4llvm15SmallVectorBase4sizeEv">size</a>(); ) {</td></tr>
<tr><th id="1164">1164</th><td>      <b>if</b> (<a class="type" href="../../include/llvm/CodeGen/SlotIndexes.h.html#llvm::SlotIndex" title='llvm::SlotIndex' data-ref="llvm::SlotIndex">SlotIndex</a>::<a class="ref" href="../../include/llvm/CodeGen/SlotIndexes.h.html#_ZN4llvm9SlotIndex11isSameInstrES0_S0_" title='llvm::SlotIndex::isSameInstr' data-ref="_ZN4llvm9SlotIndex11isSameInstrES0_S0_">isSameInstr</a>(<a class="ref fake" href="../../include/llvm/CodeGen/SlotIndexes.h.html#83" title='llvm::SlotIndex::SlotIndex' data-ref="_ZN4llvm9SlotIndexC1ERKS0_"></a><a class="local col5 ref" href="#175EndPoints" title='EndPoints' data-ref="175EndPoints">EndPoints</a><a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm">[<a class="local col9 ref" href="#179I" title='I' data-ref="179I">I</a>]</a>, <a class="ref fake" href="../../include/llvm/CodeGen/SlotIndexes.h.html#83" title='llvm::SlotIndex::SlotIndex' data-ref="_ZN4llvm9SlotIndexC1ERKS0_"></a><a class="local col1 ref" href="#161CopyIdx" title='CopyIdx' data-ref="161CopyIdx">CopyIdx</a>)) {</td></tr>
<tr><th id="1165">1165</th><td>        <a class="local col5 ref" href="#175EndPoints" title='EndPoints' data-ref="175EndPoints">EndPoints</a><a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm">[<a class="local col9 ref" href="#179I" title='I' data-ref="179I">I</a>]</a> <a class="ref" href="../../include/llvm/CodeGen/SlotIndexes.h.html#83" title='llvm::SlotIndex::operator=' data-ref="_ZN4llvm9SlotIndexaSERKS0_">=</a> <a class="local col5 ref" href="#175EndPoints" title='EndPoints' data-ref="175EndPoints">EndPoints</a>.<a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommon4backEv" title='llvm::SmallVectorTemplateCommon::back' data-ref="_ZN4llvm25SmallVectorTemplateCommon4backEv">back</a>();</td></tr>
<tr><th id="1166">1166</th><td>        <a class="local col5 ref" href="#175EndPoints" title='EndPoints' data-ref="175EndPoints">EndPoints</a>.<a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE8pop_backEv" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::pop_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE8pop_backEv">pop_back</a>();</td></tr>
<tr><th id="1167">1167</th><td>        <b>continue</b>;</td></tr>
<tr><th id="1168">1168</th><td>      }</td></tr>
<tr><th id="1169">1169</th><td>      ++<a class="local col9 ref" href="#179I" title='I' data-ref="179I">I</a>;</td></tr>
<tr><th id="1170">1170</th><td>    }</td></tr>
<tr><th id="1171">1171</th><td>    <a class="tu member" href="#(anonymousnamespace)::RegisterCoalescer::LIS" title='(anonymous namespace)::RegisterCoalescer::LIS' data-use='r' data-ref="(anonymousnamespace)::RegisterCoalescer::LIS">LIS</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/LiveIntervals.h.html#_ZN4llvm13LiveIntervals15extendToIndicesERNS_9LiveRangeENS_8ArrayRefINS_9SlotIndexEEE" title='llvm::LiveIntervals::extendToIndices' data-ref="_ZN4llvm13LiveIntervals15extendToIndicesERNS_9LiveRangeENS_8ArrayRefINS_9SlotIndexEEE">extendToIndices</a>(<span class='refarg'><a class="local col7 ref" href="#177SR" title='SR' data-ref="177SR">SR</a></span>, <a class="ref fake" href="../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKNS_25SmallVectorTemplateCommonIT_T_EE" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKNS_25SmallVectorTemplateCommonIT_T_EE"></a><a class="local col5 ref" href="#175EndPoints" title='EndPoints' data-ref="175EndPoints">EndPoints</a>);</td></tr>
<tr><th id="1172">1172</th><td>  }</td></tr>
<tr><th id="1173">1173</th><td>  <i>// If any dead defs were extended, truncate them.</i></td></tr>
<tr><th id="1174">1174</th><td>  <a class="tu member" href="#_ZN12_GLOBAL__N_117RegisterCoalescer12shrinkToUsesEPN4llvm12LiveIntervalEPNS1_15SmallVectorImplIPNS1_12MachineInstrEEE" title='(anonymous namespace)::RegisterCoalescer::shrinkToUses' data-use='c' data-ref="_ZN12_GLOBAL__N_117RegisterCoalescer12shrinkToUsesEPN4llvm12LiveIntervalEPNS1_15SmallVectorImplIPNS1_12MachineInstrEEE">shrinkToUses</a>(&amp;<a class="local col0 ref" href="#160IntB" title='IntB' data-ref="160IntB">IntB</a>);</td></tr>
<tr><th id="1175">1175</th><td></td></tr>
<tr><th id="1176">1176</th><td>  <i>// Finally, update the live-range of IntA.</i></td></tr>
<tr><th id="1177">1177</th><td>  <a class="tu member" href="#_ZN12_GLOBAL__N_117RegisterCoalescer12shrinkToUsesEPN4llvm12LiveIntervalEPNS1_15SmallVectorImplIPNS1_12MachineInstrEEE" title='(anonymous namespace)::RegisterCoalescer::shrinkToUses' data-use='c' data-ref="_ZN12_GLOBAL__N_117RegisterCoalescer12shrinkToUsesEPN4llvm12LiveIntervalEPNS1_15SmallVectorImplIPNS1_12MachineInstrEEE">shrinkToUses</a>(&amp;<a class="local col9 ref" href="#159IntA" title='IntA' data-ref="159IntA">IntA</a>);</td></tr>
<tr><th id="1178">1178</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1179">1179</th><td>}</td></tr>
<tr><th id="1180">1180</th><td></td></tr>
<tr><th id="1181">1181</th><td><i class="doc" data-doc="_ZL14definesFullRegRKN4llvm12MachineInstrEj">/// Returns true if<span class="command"> @p</span> <span class="arg">MI</span> defines the full vreg<span class="command"> @p</span> <span class="arg">Reg,</span> as opposed to just</i></td></tr>
<tr><th id="1182">1182</th><td><i class="doc" data-doc="_ZL14definesFullRegRKN4llvm12MachineInstrEj">/// defining a subregister.</i></td></tr>
<tr><th id="1183">1183</th><td><em>static</em> <em>bool</em> <dfn class="tu decl def" id="_ZL14definesFullRegRKN4llvm12MachineInstrEj" title='definesFullReg' data-type='bool definesFullReg(const llvm::MachineInstr &amp; MI, unsigned int Reg)' data-ref="_ZL14definesFullRegRKN4llvm12MachineInstrEj">definesFullReg</dfn>(<em>const</em> <a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col0 decl" id="180MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="180MI">MI</dfn>, <em>unsigned</em> <dfn class="local col1 decl" id="181Reg" title='Reg' data-type='unsigned int' data-ref="181Reg">Reg</dfn>) {</td></tr>
<tr><th id="1184">1184</th><td>  <a class="macro" href="../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (!TargetRegisterInfo::isPhysicalRegister(Reg) &amp;&amp; &quot;This code cannot handle physreg aliasing&quot;) ? void (0) : __assert_fail (&quot;!TargetRegisterInfo::isPhysicalRegister(Reg) &amp;&amp; \&quot;This code cannot handle physreg aliasing\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/RegisterCoalescer.cpp&quot;, 1185, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(!<a class="type" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a>::<a class="ref" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm18TargetRegisterInfo18isPhysicalRegisterEj" title='llvm::TargetRegisterInfo::isPhysicalRegister' data-ref="_ZN4llvm18TargetRegisterInfo18isPhysicalRegisterEj">isPhysicalRegister</a>(<a class="local col1 ref" href="#181Reg" title='Reg' data-ref="181Reg">Reg</a>) &amp;&amp;</td></tr>
<tr><th id="1185">1185</th><td>         <q>"This code cannot handle physreg aliasing"</q>);</td></tr>
<tr><th id="1186">1186</th><td>  <b>for</b> (<em>const</em> <a class="type" href="../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col2 decl" id="182Op" title='Op' data-type='const llvm::MachineOperand &amp;' data-ref="182Op">Op</dfn> : <a class="local col0 ref" href="#180MI" title='MI' data-ref="180MI">MI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr8operandsEv" title='llvm::MachineInstr::operands' data-ref="_ZNK4llvm12MachineInstr8operandsEv">operands</a>()) {</td></tr>
<tr><th id="1187">1187</th><td>    <b>if</b> (!<a class="local col2 ref" href="#182Op" title='Op' data-ref="182Op">Op</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>() || !<a class="local col2 ref" href="#182Op" title='Op' data-ref="182Op">Op</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isDefEv" title='llvm::MachineOperand::isDef' data-ref="_ZNK4llvm14MachineOperand5isDefEv">isDef</a>() || <a class="local col2 ref" href="#182Op" title='Op' data-ref="182Op">Op</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>() != <a class="local col1 ref" href="#181Reg" title='Reg' data-ref="181Reg">Reg</a>)</td></tr>
<tr><th id="1188">1188</th><td>      <b>continue</b>;</td></tr>
<tr><th id="1189">1189</th><td>    <i>// Return true if we define the full register or don't care about the value</i></td></tr>
<tr><th id="1190">1190</th><td><i>    // inside other subregisters.</i></td></tr>
<tr><th id="1191">1191</th><td>    <b>if</b> (<a class="local col2 ref" href="#182Op" title='Op' data-ref="182Op">Op</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand9getSubRegEv" title='llvm::MachineOperand::getSubReg' data-ref="_ZNK4llvm14MachineOperand9getSubRegEv">getSubReg</a>() == <var>0</var> || <a class="local col2 ref" href="#182Op" title='Op' data-ref="182Op">Op</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand7isUndefEv" title='llvm::MachineOperand::isUndef' data-ref="_ZNK4llvm14MachineOperand7isUndefEv">isUndef</a>())</td></tr>
<tr><th id="1192">1192</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1193">1193</th><td>  }</td></tr>
<tr><th id="1194">1194</th><td>  <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1195">1195</th><td>}</td></tr>
<tr><th id="1196">1196</th><td></td></tr>
<tr><th id="1197">1197</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::RegisterCoalescer" title='(anonymous namespace)::RegisterCoalescer' data-ref="(anonymousnamespace)::RegisterCoalescer">RegisterCoalescer</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_117RegisterCoalescer23reMaterializeTrivialDefERKN4llvm13CoalescerPairEPNS1_12MachineInstrERb" title='(anonymous namespace)::RegisterCoalescer::reMaterializeTrivialDef' data-type='bool (anonymous namespace)::RegisterCoalescer::reMaterializeTrivialDef(const llvm::CoalescerPair &amp; CP, llvm::MachineInstr * CopyMI, bool &amp; IsDefCopy)' data-ref="_ZN12_GLOBAL__N_117RegisterCoalescer23reMaterializeTrivialDefERKN4llvm13CoalescerPairEPNS1_12MachineInstrERb">reMaterializeTrivialDef</dfn>(<em>const</em> <a class="type" href="RegisterCoalescer.h.html#llvm::CoalescerPair" title='llvm::CoalescerPair' data-ref="llvm::CoalescerPair">CoalescerPair</a> &amp;<dfn class="local col3 decl" id="183CP" title='CP' data-type='const llvm::CoalescerPair &amp;' data-ref="183CP">CP</dfn>,</td></tr>
<tr><th id="1198">1198</th><td>                                                <a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col4 decl" id="184CopyMI" title='CopyMI' data-type='llvm::MachineInstr *' data-ref="184CopyMI">CopyMI</dfn>,</td></tr>
<tr><th id="1199">1199</th><td>                                                <em>bool</em> &amp;<dfn class="local col5 decl" id="185IsDefCopy" title='IsDefCopy' data-type='bool &amp;' data-ref="185IsDefCopy">IsDefCopy</dfn>) {</td></tr>
<tr><th id="1200">1200</th><td>  <a class="local col5 ref" href="#185IsDefCopy" title='IsDefCopy' data-ref="185IsDefCopy">IsDefCopy</a> = <b>false</b>;</td></tr>
<tr><th id="1201">1201</th><td>  <em>unsigned</em> <dfn class="local col6 decl" id="186SrcReg" title='SrcReg' data-type='unsigned int' data-ref="186SrcReg">SrcReg</dfn> = <a class="local col3 ref" href="#183CP" title='CP' data-ref="183CP">CP</a>.<a class="ref" href="RegisterCoalescer.h.html#_ZNK4llvm13CoalescerPair9isFlippedEv" title='llvm::CoalescerPair::isFlipped' data-ref="_ZNK4llvm13CoalescerPair9isFlippedEv">isFlipped</a>() ? <a class="local col3 ref" href="#183CP" title='CP' data-ref="183CP">CP</a>.<a class="ref" href="RegisterCoalescer.h.html#_ZNK4llvm13CoalescerPair9getDstRegEv" title='llvm::CoalescerPair::getDstReg' data-ref="_ZNK4llvm13CoalescerPair9getDstRegEv">getDstReg</a>() : <a class="local col3 ref" href="#183CP" title='CP' data-ref="183CP">CP</a>.<a class="ref" href="RegisterCoalescer.h.html#_ZNK4llvm13CoalescerPair9getSrcRegEv" title='llvm::CoalescerPair::getSrcReg' data-ref="_ZNK4llvm13CoalescerPair9getSrcRegEv">getSrcReg</a>();</td></tr>
<tr><th id="1202">1202</th><td>  <em>unsigned</em> <dfn class="local col7 decl" id="187SrcIdx" title='SrcIdx' data-type='unsigned int' data-ref="187SrcIdx">SrcIdx</dfn> = <a class="local col3 ref" href="#183CP" title='CP' data-ref="183CP">CP</a>.<a class="ref" href="RegisterCoalescer.h.html#_ZNK4llvm13CoalescerPair9isFlippedEv" title='llvm::CoalescerPair::isFlipped' data-ref="_ZNK4llvm13CoalescerPair9isFlippedEv">isFlipped</a>() ? <a class="local col3 ref" href="#183CP" title='CP' data-ref="183CP">CP</a>.<a class="ref" href="RegisterCoalescer.h.html#_ZNK4llvm13CoalescerPair9getDstIdxEv" title='llvm::CoalescerPair::getDstIdx' data-ref="_ZNK4llvm13CoalescerPair9getDstIdxEv">getDstIdx</a>() : <a class="local col3 ref" href="#183CP" title='CP' data-ref="183CP">CP</a>.<a class="ref" href="RegisterCoalescer.h.html#_ZNK4llvm13CoalescerPair9getSrcIdxEv" title='llvm::CoalescerPair::getSrcIdx' data-ref="_ZNK4llvm13CoalescerPair9getSrcIdxEv">getSrcIdx</a>();</td></tr>
<tr><th id="1203">1203</th><td>  <em>unsigned</em> <dfn class="local col8 decl" id="188DstReg" title='DstReg' data-type='unsigned int' data-ref="188DstReg">DstReg</dfn> = <a class="local col3 ref" href="#183CP" title='CP' data-ref="183CP">CP</a>.<a class="ref" href="RegisterCoalescer.h.html#_ZNK4llvm13CoalescerPair9isFlippedEv" title='llvm::CoalescerPair::isFlipped' data-ref="_ZNK4llvm13CoalescerPair9isFlippedEv">isFlipped</a>() ? <a class="local col3 ref" href="#183CP" title='CP' data-ref="183CP">CP</a>.<a class="ref" href="RegisterCoalescer.h.html#_ZNK4llvm13CoalescerPair9getSrcRegEv" title='llvm::CoalescerPair::getSrcReg' data-ref="_ZNK4llvm13CoalescerPair9getSrcRegEv">getSrcReg</a>() : <a class="local col3 ref" href="#183CP" title='CP' data-ref="183CP">CP</a>.<a class="ref" href="RegisterCoalescer.h.html#_ZNK4llvm13CoalescerPair9getDstRegEv" title='llvm::CoalescerPair::getDstReg' data-ref="_ZNK4llvm13CoalescerPair9getDstRegEv">getDstReg</a>();</td></tr>
<tr><th id="1204">1204</th><td>  <em>unsigned</em> <dfn class="local col9 decl" id="189DstIdx" title='DstIdx' data-type='unsigned int' data-ref="189DstIdx">DstIdx</dfn> = <a class="local col3 ref" href="#183CP" title='CP' data-ref="183CP">CP</a>.<a class="ref" href="RegisterCoalescer.h.html#_ZNK4llvm13CoalescerPair9isFlippedEv" title='llvm::CoalescerPair::isFlipped' data-ref="_ZNK4llvm13CoalescerPair9isFlippedEv">isFlipped</a>() ? <a class="local col3 ref" href="#183CP" title='CP' data-ref="183CP">CP</a>.<a class="ref" href="RegisterCoalescer.h.html#_ZNK4llvm13CoalescerPair9getSrcIdxEv" title='llvm::CoalescerPair::getSrcIdx' data-ref="_ZNK4llvm13CoalescerPair9getSrcIdxEv">getSrcIdx</a>() : <a class="local col3 ref" href="#183CP" title='CP' data-ref="183CP">CP</a>.<a class="ref" href="RegisterCoalescer.h.html#_ZNK4llvm13CoalescerPair9getDstIdxEv" title='llvm::CoalescerPair::getDstIdx' data-ref="_ZNK4llvm13CoalescerPair9getDstIdxEv">getDstIdx</a>();</td></tr>
<tr><th id="1205">1205</th><td>  <b>if</b> (<a class="type" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a>::<a class="ref" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm18TargetRegisterInfo18isPhysicalRegisterEj" title='llvm::TargetRegisterInfo::isPhysicalRegister' data-ref="_ZN4llvm18TargetRegisterInfo18isPhysicalRegisterEj">isPhysicalRegister</a>(<a class="local col6 ref" href="#186SrcReg" title='SrcReg' data-ref="186SrcReg">SrcReg</a>))</td></tr>
<tr><th id="1206">1206</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1207">1207</th><td></td></tr>
<tr><th id="1208">1208</th><td>  <a class="type" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveInterval" title='llvm::LiveInterval' data-ref="llvm::LiveInterval">LiveInterval</a> &amp;<dfn class="local col0 decl" id="190SrcInt" title='SrcInt' data-type='llvm::LiveInterval &amp;' data-ref="190SrcInt">SrcInt</dfn> = <a class="tu member" href="#(anonymousnamespace)::RegisterCoalescer::LIS" title='(anonymous namespace)::RegisterCoalescer::LIS' data-use='r' data-ref="(anonymousnamespace)::RegisterCoalescer::LIS">LIS</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/LiveIntervals.h.html#_ZN4llvm13LiveIntervals11getIntervalEj" title='llvm::LiveIntervals::getInterval' data-ref="_ZN4llvm13LiveIntervals11getIntervalEj">getInterval</a>(<a class="local col6 ref" href="#186SrcReg" title='SrcReg' data-ref="186SrcReg">SrcReg</a>);</td></tr>
<tr><th id="1209">1209</th><td>  <a class="type" href="../../include/llvm/CodeGen/SlotIndexes.h.html#llvm::SlotIndex" title='llvm::SlotIndex' data-ref="llvm::SlotIndex">SlotIndex</a> <dfn class="local col1 decl" id="191CopyIdx" title='CopyIdx' data-type='llvm::SlotIndex' data-ref="191CopyIdx">CopyIdx</dfn> = <a class="tu member" href="#(anonymousnamespace)::RegisterCoalescer::LIS" title='(anonymous namespace)::RegisterCoalescer::LIS' data-use='r' data-ref="(anonymousnamespace)::RegisterCoalescer::LIS">LIS</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/LiveIntervals.h.html#_ZNK4llvm13LiveIntervals19getInstructionIndexERKNS_12MachineInstrE" title='llvm::LiveIntervals::getInstructionIndex' data-ref="_ZNK4llvm13LiveIntervals19getInstructionIndexERKNS_12MachineInstrE">getInstructionIndex</a>(*<a class="local col4 ref" href="#184CopyMI" title='CopyMI' data-ref="184CopyMI">CopyMI</a>);</td></tr>
<tr><th id="1210">1210</th><td>  <a class="type" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::VNInfo" title='llvm::VNInfo' data-ref="llvm::VNInfo">VNInfo</a> *<dfn class="local col2 decl" id="192ValNo" title='ValNo' data-type='llvm::VNInfo *' data-ref="192ValNo">ValNo</dfn> = <a class="local col0 ref" href="#190SrcInt" title='SrcInt' data-ref="190SrcInt">SrcInt</a>.<a class="ref" href="../../include/llvm/CodeGen/LiveInterval.h.html#_ZNK4llvm9LiveRange5QueryENS_9SlotIndexE" title='llvm::LiveRange::Query' data-ref="_ZNK4llvm9LiveRange5QueryENS_9SlotIndexE">Query</a>(<a class="ref fake" href="../../include/llvm/CodeGen/SlotIndexes.h.html#83" title='llvm::SlotIndex::SlotIndex' data-ref="_ZN4llvm9SlotIndexC1ERKS0_"></a><a class="local col1 ref" href="#191CopyIdx" title='CopyIdx' data-ref="191CopyIdx">CopyIdx</a>).<a class="ref" href="../../include/llvm/CodeGen/LiveInterval.h.html#_ZNK4llvm15LiveQueryResult7valueInEv" title='llvm::LiveQueryResult::valueIn' data-ref="_ZNK4llvm15LiveQueryResult7valueInEv">valueIn</a>();</td></tr>
<tr><th id="1211">1211</th><td>  <b>if</b> (!<a class="local col2 ref" href="#192ValNo" title='ValNo' data-ref="192ValNo">ValNo</a>)</td></tr>
<tr><th id="1212">1212</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1213">1213</th><td>  <b>if</b> (<a class="local col2 ref" href="#192ValNo" title='ValNo' data-ref="192ValNo">ValNo</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/LiveInterval.h.html#_ZNK4llvm6VNInfo8isPHIDefEv" title='llvm::VNInfo::isPHIDef' data-ref="_ZNK4llvm6VNInfo8isPHIDefEv">isPHIDef</a>() || <a class="local col2 ref" href="#192ValNo" title='ValNo' data-ref="192ValNo">ValNo</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/LiveInterval.h.html#_ZNK4llvm6VNInfo8isUnusedEv" title='llvm::VNInfo::isUnused' data-ref="_ZNK4llvm6VNInfo8isUnusedEv">isUnused</a>())</td></tr>
<tr><th id="1214">1214</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1215">1215</th><td>  <a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col3 decl" id="193DefMI" title='DefMI' data-type='llvm::MachineInstr *' data-ref="193DefMI">DefMI</dfn> = <a class="tu member" href="#(anonymousnamespace)::RegisterCoalescer::LIS" title='(anonymous namespace)::RegisterCoalescer::LIS' data-use='r' data-ref="(anonymousnamespace)::RegisterCoalescer::LIS">LIS</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/LiveIntervals.h.html#_ZNK4llvm13LiveIntervals23getInstructionFromIndexENS_9SlotIndexE" title='llvm::LiveIntervals::getInstructionFromIndex' data-ref="_ZNK4llvm13LiveIntervals23getInstructionFromIndexENS_9SlotIndexE">getInstructionFromIndex</a>(<a class="ref fake" href="../../include/llvm/CodeGen/SlotIndexes.h.html#83" title='llvm::SlotIndex::SlotIndex' data-ref="_ZN4llvm9SlotIndexC1ERKS0_"></a><a class="local col2 ref" href="#192ValNo" title='ValNo' data-ref="192ValNo">ValNo</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::VNInfo::def" title='llvm::VNInfo::def' data-ref="llvm::VNInfo::def">def</a>);</td></tr>
<tr><th id="1216">1216</th><td>  <b>if</b> (!<a class="local col3 ref" href="#193DefMI" title='DefMI' data-ref="193DefMI">DefMI</a>)</td></tr>
<tr><th id="1217">1217</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1218">1218</th><td>  <b>if</b> (<a class="local col3 ref" href="#193DefMI" title='DefMI' data-ref="193DefMI">DefMI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10isCopyLikeEv" title='llvm::MachineInstr::isCopyLike' data-ref="_ZNK4llvm12MachineInstr10isCopyLikeEv">isCopyLike</a>()) {</td></tr>
<tr><th id="1219">1219</th><td>    <a class="local col5 ref" href="#185IsDefCopy" title='IsDefCopy' data-ref="185IsDefCopy">IsDefCopy</a> = <b>true</b>;</td></tr>
<tr><th id="1220">1220</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1221">1221</th><td>  }</td></tr>
<tr><th id="1222">1222</th><td>  <b>if</b> (!<a class="tu member" href="#(anonymousnamespace)::RegisterCoalescer::TII" title='(anonymous namespace)::RegisterCoalescer::TII' data-use='r' data-ref="(anonymousnamespace)::RegisterCoalescer::TII">TII</a>-&gt;<a class="virtual ref" href="../../include/llvm/CodeGen/TargetInstrInfo.h.html#_ZNK4llvm15TargetInstrInfo16isAsCheapAsAMoveERKNS_12MachineInstrE" title='llvm::TargetInstrInfo::isAsCheapAsAMove' data-ref="_ZNK4llvm15TargetInstrInfo16isAsCheapAsAMoveERKNS_12MachineInstrE">isAsCheapAsAMove</a>(*<a class="local col3 ref" href="#193DefMI" title='DefMI' data-ref="193DefMI">DefMI</a>))</td></tr>
<tr><th id="1223">1223</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1224">1224</th><td>  <b>if</b> (!<a class="tu member" href="#(anonymousnamespace)::RegisterCoalescer::TII" title='(anonymous namespace)::RegisterCoalescer::TII' data-use='r' data-ref="(anonymousnamespace)::RegisterCoalescer::TII">TII</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/TargetInstrInfo.h.html#_ZNK4llvm15TargetInstrInfo27isTriviallyReMaterializableERKNS_12MachineInstrEPNS_9AAResultsE" title='llvm::TargetInstrInfo::isTriviallyReMaterializable' data-ref="_ZNK4llvm15TargetInstrInfo27isTriviallyReMaterializableERKNS_12MachineInstrEPNS_9AAResultsE">isTriviallyReMaterializable</a>(*<a class="local col3 ref" href="#193DefMI" title='DefMI' data-ref="193DefMI">DefMI</a>, <a class="tu member" href="#(anonymousnamespace)::RegisterCoalescer::AA" title='(anonymous namespace)::RegisterCoalescer::AA' data-use='r' data-ref="(anonymousnamespace)::RegisterCoalescer::AA">AA</a>))</td></tr>
<tr><th id="1225">1225</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1226">1226</th><td>  <b>if</b> (!<a class="tu ref" href="#_ZL14definesFullRegRKN4llvm12MachineInstrEj" title='definesFullReg' data-use='c' data-ref="_ZL14definesFullRegRKN4llvm12MachineInstrEj">definesFullReg</a>(*<a class="local col3 ref" href="#193DefMI" title='DefMI' data-ref="193DefMI">DefMI</a>, <a class="local col6 ref" href="#186SrcReg" title='SrcReg' data-ref="186SrcReg">SrcReg</a>))</td></tr>
<tr><th id="1227">1227</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1228">1228</th><td>  <em>bool</em> <dfn class="local col4 decl" id="194SawStore" title='SawStore' data-type='bool' data-ref="194SawStore">SawStore</dfn> = <b>false</b>;</td></tr>
<tr><th id="1229">1229</th><td>  <b>if</b> (!<a class="local col3 ref" href="#193DefMI" title='DefMI' data-ref="193DefMI">DefMI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr12isSafeToMoveEPNS_9AAResultsERb" title='llvm::MachineInstr::isSafeToMove' data-ref="_ZNK4llvm12MachineInstr12isSafeToMoveEPNS_9AAResultsERb">isSafeToMove</a>(<a class="tu member" href="#(anonymousnamespace)::RegisterCoalescer::AA" title='(anonymous namespace)::RegisterCoalescer::AA' data-use='r' data-ref="(anonymousnamespace)::RegisterCoalescer::AA">AA</a>, <span class='refarg'><a class="local col4 ref" href="#194SawStore" title='SawStore' data-ref="194SawStore">SawStore</a></span>))</td></tr>
<tr><th id="1230">1230</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1231">1231</th><td>  <em>const</em> <a class="type" href="../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCInstrDesc" title='llvm::MCInstrDesc' data-ref="llvm::MCInstrDesc">MCInstrDesc</a> &amp;<dfn class="local col5 decl" id="195MCID" title='MCID' data-type='const llvm::MCInstrDesc &amp;' data-ref="195MCID">MCID</dfn> = <a class="local col3 ref" href="#193DefMI" title='DefMI' data-ref="193DefMI">DefMI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr7getDescEv" title='llvm::MachineInstr::getDesc' data-ref="_ZNK4llvm12MachineInstr7getDescEv">getDesc</a>();</td></tr>
<tr><th id="1232">1232</th><td>  <b>if</b> (<a class="local col5 ref" href="#195MCID" title='MCID' data-ref="195MCID">MCID</a>.<a class="ref" href="../../include/llvm/MC/MCInstrDesc.h.html#_ZNK4llvm11MCInstrDesc10getNumDefsEv" title='llvm::MCInstrDesc::getNumDefs' data-ref="_ZNK4llvm11MCInstrDesc10getNumDefsEv">getNumDefs</a>() != <var>1</var>)</td></tr>
<tr><th id="1233">1233</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1234">1234</th><td>  <i>// Only support subregister destinations when the def is read-undef.</i></td></tr>
<tr><th id="1235">1235</th><td>  <a class="type" href="../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col6 decl" id="196DstOperand" title='DstOperand' data-type='llvm::MachineOperand &amp;' data-ref="196DstOperand">DstOperand</dfn> = <a class="local col4 ref" href="#184CopyMI" title='CopyMI' data-ref="184CopyMI">CopyMI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>);</td></tr>
<tr><th id="1236">1236</th><td>  <em>unsigned</em> <dfn class="local col7 decl" id="197CopyDstReg" title='CopyDstReg' data-type='unsigned int' data-ref="197CopyDstReg">CopyDstReg</dfn> = <a class="local col6 ref" href="#196DstOperand" title='DstOperand' data-ref="196DstOperand">DstOperand</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="1237">1237</th><td>  <b>if</b> (<a class="local col6 ref" href="#196DstOperand" title='DstOperand' data-ref="196DstOperand">DstOperand</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand9getSubRegEv" title='llvm::MachineOperand::getSubReg' data-ref="_ZNK4llvm14MachineOperand9getSubRegEv">getSubReg</a>() &amp;&amp; !<a class="local col6 ref" href="#196DstOperand" title='DstOperand' data-ref="196DstOperand">DstOperand</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand7isUndefEv" title='llvm::MachineOperand::isUndef' data-ref="_ZNK4llvm14MachineOperand7isUndefEv">isUndef</a>())</td></tr>
<tr><th id="1238">1238</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1239">1239</th><td></td></tr>
<tr><th id="1240">1240</th><td>  <i>// If both SrcIdx and DstIdx are set, correct rematerialization would widen</i></td></tr>
<tr><th id="1241">1241</th><td><i>  // the register substantially (beyond both source and dest size). This is bad</i></td></tr>
<tr><th id="1242">1242</th><td><i>  // for performance since it can cascade through a function, introducing many</i></td></tr>
<tr><th id="1243">1243</th><td><i>  // extra spills and fills (e.g. ARM can easily end up copying QQQQPR registers</i></td></tr>
<tr><th id="1244">1244</th><td><i>  // around after a few subreg copies).</i></td></tr>
<tr><th id="1245">1245</th><td>  <b>if</b> (<a class="local col7 ref" href="#187SrcIdx" title='SrcIdx' data-ref="187SrcIdx">SrcIdx</a> &amp;&amp; <a class="local col9 ref" href="#189DstIdx" title='DstIdx' data-ref="189DstIdx">DstIdx</a>)</td></tr>
<tr><th id="1246">1246</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1247">1247</th><td></td></tr>
<tr><th id="1248">1248</th><td>  <em>const</em> <a class="type" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col8 decl" id="198DefRC" title='DefRC' data-type='const llvm::TargetRegisterClass *' data-ref="198DefRC">DefRC</dfn> = <a class="tu member" href="#(anonymousnamespace)::RegisterCoalescer::TII" title='(anonymous namespace)::RegisterCoalescer::TII' data-use='r' data-ref="(anonymousnamespace)::RegisterCoalescer::TII">TII</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/TargetInstrInfo.h.html#_ZNK4llvm15TargetInstrInfo11getRegClassERKNS_11MCInstrDescEjPKNS_18TargetRegisterInfoERKNS_15MachineFunctionE" title='llvm::TargetInstrInfo::getRegClass' data-ref="_ZNK4llvm15TargetInstrInfo11getRegClassERKNS_11MCInstrDescEjPKNS_18TargetRegisterInfoERKNS_15MachineFunctionE">getRegClass</a>(<a class="local col5 ref" href="#195MCID" title='MCID' data-ref="195MCID">MCID</a>, <var>0</var>, <a class="tu member" href="#(anonymousnamespace)::RegisterCoalescer::TRI" title='(anonymous namespace)::RegisterCoalescer::TRI' data-use='r' data-ref="(anonymousnamespace)::RegisterCoalescer::TRI">TRI</a>, *<a class="tu member" href="#(anonymousnamespace)::RegisterCoalescer::MF" title='(anonymous namespace)::RegisterCoalescer::MF' data-use='r' data-ref="(anonymousnamespace)::RegisterCoalescer::MF">MF</a>);</td></tr>
<tr><th id="1249">1249</th><td>  <b>if</b> (!<a class="local col3 ref" href="#193DefMI" title='DefMI' data-ref="193DefMI">DefMI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr13isImplicitDefEv" title='llvm::MachineInstr::isImplicitDef' data-ref="_ZNK4llvm12MachineInstr13isImplicitDefEv">isImplicitDef</a>()) {</td></tr>
<tr><th id="1250">1250</th><td>    <b>if</b> (<a class="type" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a>::<a class="ref" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm18TargetRegisterInfo18isPhysicalRegisterEj" title='llvm::TargetRegisterInfo::isPhysicalRegister' data-ref="_ZN4llvm18TargetRegisterInfo18isPhysicalRegisterEj">isPhysicalRegister</a>(<a class="local col8 ref" href="#188DstReg" title='DstReg' data-ref="188DstReg">DstReg</a>)) {</td></tr>
<tr><th id="1251">1251</th><td>      <em>unsigned</em> <dfn class="local col9 decl" id="199NewDstReg" title='NewDstReg' data-type='unsigned int' data-ref="199NewDstReg">NewDstReg</dfn> = <a class="local col8 ref" href="#188DstReg" title='DstReg' data-ref="188DstReg">DstReg</a>;</td></tr>
<tr><th id="1252">1252</th><td></td></tr>
<tr><th id="1253">1253</th><td>      <em>unsigned</em> <dfn class="local col0 decl" id="200NewDstIdx" title='NewDstIdx' data-type='unsigned int' data-ref="200NewDstIdx">NewDstIdx</dfn> = <a class="tu member" href="#(anonymousnamespace)::RegisterCoalescer::TRI" title='(anonymous namespace)::RegisterCoalescer::TRI' data-use='r' data-ref="(anonymousnamespace)::RegisterCoalescer::TRI">TRI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm18TargetRegisterInfo20composeSubRegIndicesEjj" title='llvm::TargetRegisterInfo::composeSubRegIndices' data-ref="_ZNK4llvm18TargetRegisterInfo20composeSubRegIndicesEjj">composeSubRegIndices</a>(<a class="local col3 ref" href="#183CP" title='CP' data-ref="183CP">CP</a>.<a class="ref" href="RegisterCoalescer.h.html#_ZNK4llvm13CoalescerPair9getSrcIdxEv" title='llvm::CoalescerPair::getSrcIdx' data-ref="_ZNK4llvm13CoalescerPair9getSrcIdxEv">getSrcIdx</a>(),</td></tr>
<tr><th id="1254">1254</th><td>                                              <a class="local col3 ref" href="#193DefMI" title='DefMI' data-ref="193DefMI">DefMI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand9getSubRegEv" title='llvm::MachineOperand::getSubReg' data-ref="_ZNK4llvm14MachineOperand9getSubRegEv">getSubReg</a>());</td></tr>
<tr><th id="1255">1255</th><td>      <b>if</b> (<a class="local col0 ref" href="#200NewDstIdx" title='NewDstIdx' data-ref="200NewDstIdx">NewDstIdx</a>)</td></tr>
<tr><th id="1256">1256</th><td>        <a class="local col9 ref" href="#199NewDstReg" title='NewDstReg' data-ref="199NewDstReg">NewDstReg</a> = <a class="tu member" href="#(anonymousnamespace)::RegisterCoalescer::TRI" title='(anonymous namespace)::RegisterCoalescer::TRI' data-use='r' data-ref="(anonymousnamespace)::RegisterCoalescer::TRI">TRI</a>-&gt;<a class="ref" href="../../include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm14MCRegisterInfo9getSubRegEjj" title='llvm::MCRegisterInfo::getSubReg' data-ref="_ZNK4llvm14MCRegisterInfo9getSubRegEjj">getSubReg</a>(<a class="local col8 ref" href="#188DstReg" title='DstReg' data-ref="188DstReg">DstReg</a>, <a class="local col0 ref" href="#200NewDstIdx" title='NewDstIdx' data-ref="200NewDstIdx">NewDstIdx</a>);</td></tr>
<tr><th id="1257">1257</th><td></td></tr>
<tr><th id="1258">1258</th><td>      <i>// Finally, make sure that the physical subregister that will be</i></td></tr>
<tr><th id="1259">1259</th><td><i>      // constructed later is permitted for the instruction.</i></td></tr>
<tr><th id="1260">1260</th><td>      <b>if</b> (!<a class="local col8 ref" href="#198DefRC" title='DefRC' data-ref="198DefRC">DefRC</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm19TargetRegisterClass8containsEj" title='llvm::TargetRegisterClass::contains' data-ref="_ZNK4llvm19TargetRegisterClass8containsEj">contains</a>(<a class="local col9 ref" href="#199NewDstReg" title='NewDstReg' data-ref="199NewDstReg">NewDstReg</a>))</td></tr>
<tr><th id="1261">1261</th><td>        <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1262">1262</th><td>    } <b>else</b> {</td></tr>
<tr><th id="1263">1263</th><td>      <i>// Theoretically, some stack frame reference could exist. Just make sure</i></td></tr>
<tr><th id="1264">1264</th><td><i>      // it hasn't actually happened.</i></td></tr>
<tr><th id="1265">1265</th><td>      <a class="macro" href="../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (TargetRegisterInfo::isVirtualRegister(DstReg) &amp;&amp; &quot;Only expect to deal with virtual or physical registers&quot;) ? void (0) : __assert_fail (&quot;TargetRegisterInfo::isVirtualRegister(DstReg) &amp;&amp; \&quot;Only expect to deal with virtual or physical registers\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/RegisterCoalescer.cpp&quot;, 1266, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="type" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a>::<a class="ref" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm18TargetRegisterInfo17isVirtualRegisterEj" title='llvm::TargetRegisterInfo::isVirtualRegister' data-ref="_ZN4llvm18TargetRegisterInfo17isVirtualRegisterEj">isVirtualRegister</a>(<a class="local col8 ref" href="#188DstReg" title='DstReg' data-ref="188DstReg">DstReg</a>) &amp;&amp;</td></tr>
<tr><th id="1266">1266</th><td>             <q>"Only expect to deal with virtual or physical registers"</q>);</td></tr>
<tr><th id="1267">1267</th><td>    }</td></tr>
<tr><th id="1268">1268</th><td>  }</td></tr>
<tr><th id="1269">1269</th><td></td></tr>
<tr><th id="1270">1270</th><td>  <a class="type" href="../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc">DebugLoc</a> <dfn class="local col1 decl" id="201DL" title='DL' data-type='llvm::DebugLoc' data-ref="201DL">DL</dfn> = <a class="ref fake" href="../../include/llvm/IR/DebugLoc.h.html#33" title='llvm::DebugLoc::DebugLoc' data-ref="_ZN4llvm8DebugLocC1ERKS0_"></a><a class="local col4 ref" href="#184CopyMI" title='CopyMI' data-ref="184CopyMI">CopyMI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11getDebugLocEv" title='llvm::MachineInstr::getDebugLoc' data-ref="_ZNK4llvm12MachineInstr11getDebugLocEv">getDebugLoc</a>();</td></tr>
<tr><th id="1271">1271</th><td>  <a class="type" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col2 decl" id="202MBB" title='MBB' data-type='llvm::MachineBasicBlock *' data-ref="202MBB">MBB</dfn> = <a class="local col4 ref" href="#184CopyMI" title='CopyMI' data-ref="184CopyMI">CopyMI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv">getParent</a>();</td></tr>
<tr><th id="1272">1272</th><td>  <a class="type" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col3 decl" id="203MII" title='MII' data-type='MachineBasicBlock::iterator' data-ref="203MII">MII</dfn> =</td></tr>
<tr><th id="1273">1273</th><td>    <span class="namespace">std::</span><a class="ref" href="../../../../include/c++/7/bits/stl_iterator_base_funcs.h.html#_ZSt4nextT_NSt15iterator_traitsIS_E15difference_typeE" title='std::next' data-ref="_ZSt4nextT_NSt15iterator_traitsIS_E15difference_typeE">next</a>(<a class="type" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a><a class="ref" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator7pointerE" title='llvm::MachineInstrBundleIterator::MachineInstrBundleIterator&lt;Ty, IsReverse&gt;' data-ref="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator7pointerE">(</a><a class="local col4 ref" href="#184CopyMI" title='CopyMI' data-ref="184CopyMI">CopyMI</a>));</td></tr>
<tr><th id="1274">1274</th><td>  <a class="tu member" href="#(anonymousnamespace)::RegisterCoalescer::TII" title='(anonymous namespace)::RegisterCoalescer::TII' data-use='r' data-ref="(anonymousnamespace)::RegisterCoalescer::TII">TII</a>-&gt;<a class="virtual ref" href="../../include/llvm/CodeGen/TargetInstrInfo.h.html#_ZNK4llvm15TargetInstrInfo13reMaterializeERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEjjRKS4_RKNS_18TargetRegisterInfoE" title='llvm::TargetInstrInfo::reMaterialize' data-ref="_ZNK4llvm15TargetInstrInfo13reMaterializeERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEjjRKS4_RKNS_18TargetRegisterInfoE">reMaterialize</a>(<span class='refarg'>*<a class="local col2 ref" href="#202MBB" title='MBB' data-ref="202MBB">MBB</a></span>, <a class="ref fake" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col3 ref" href="#203MII" title='MII' data-ref="203MII">MII</a>, <a class="local col8 ref" href="#188DstReg" title='DstReg' data-ref="188DstReg">DstReg</a>, <a class="local col7 ref" href="#187SrcIdx" title='SrcIdx' data-ref="187SrcIdx">SrcIdx</a>, *<a class="local col3 ref" href="#193DefMI" title='DefMI' data-ref="193DefMI">DefMI</a>, *<a class="tu member" href="#(anonymousnamespace)::RegisterCoalescer::TRI" title='(anonymous namespace)::RegisterCoalescer::TRI' data-use='r' data-ref="(anonymousnamespace)::RegisterCoalescer::TRI">TRI</a>);</td></tr>
<tr><th id="1275">1275</th><td>  <a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col4 decl" id="204NewMI" title='NewMI' data-type='llvm::MachineInstr &amp;' data-ref="204NewMI">NewMI</dfn> = <a class="ref" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><span class="namespace">std::</span><a class="ref" href="../../../../include/c++/7/bits/stl_iterator_base_funcs.h.html#_ZSt4prevT_NSt15iterator_traitsIS_E15difference_typeE" title='std::prev' data-ref="_ZSt4prevT_NSt15iterator_traitsIS_E15difference_typeE">prev</a>(<a class="ref fake" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col3 ref" href="#203MII" title='MII' data-ref="203MII">MII</a>);</td></tr>
<tr><th id="1276">1276</th><td>  <a class="local col4 ref" href="#204NewMI" title='NewMI' data-ref="204NewMI">NewMI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr11setDebugLocENS_8DebugLocE" title='llvm::MachineInstr::setDebugLoc' data-ref="_ZN4llvm12MachineInstr11setDebugLocENS_8DebugLocE">setDebugLoc</a>(<a class="ref fake" href="../../include/llvm/IR/DebugLoc.h.html#33" title='llvm::DebugLoc::DebugLoc' data-ref="_ZN4llvm8DebugLocC1ERKS0_"></a><a class="local col1 ref" href="#201DL" title='DL' data-ref="201DL">DL</a>);</td></tr>
<tr><th id="1277">1277</th><td></td></tr>
<tr><th id="1278">1278</th><td>  <i>// In a situation like the following:</i></td></tr>
<tr><th id="1279">1279</th><td><i>  //     %0:subreg = instr              ; DefMI, subreg = DstIdx</i></td></tr>
<tr><th id="1280">1280</th><td><i>  //     %1        = copy %0:subreg ; CopyMI, SrcIdx = 0</i></td></tr>
<tr><th id="1281">1281</th><td><i>  // instead of widening %1 to the register class of %0 simply do:</i></td></tr>
<tr><th id="1282">1282</th><td><i>  //     %1 = instr</i></td></tr>
<tr><th id="1283">1283</th><td>  <em>const</em> <a class="type" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col5 decl" id="205NewRC" title='NewRC' data-type='const llvm::TargetRegisterClass *' data-ref="205NewRC">NewRC</dfn> = <a class="local col3 ref" href="#183CP" title='CP' data-ref="183CP">CP</a>.<a class="ref" href="RegisterCoalescer.h.html#_ZNK4llvm13CoalescerPair8getNewRCEv" title='llvm::CoalescerPair::getNewRC' data-ref="_ZNK4llvm13CoalescerPair8getNewRCEv">getNewRC</a>();</td></tr>
<tr><th id="1284">1284</th><td>  <b>if</b> (<a class="local col9 ref" href="#189DstIdx" title='DstIdx' data-ref="189DstIdx">DstIdx</a> != <var>0</var>) {</td></tr>
<tr><th id="1285">1285</th><td>    <a class="type" href="../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col6 decl" id="206DefMO" title='DefMO' data-type='llvm::MachineOperand &amp;' data-ref="206DefMO">DefMO</dfn> = <a class="local col4 ref" href="#204NewMI" title='NewMI' data-ref="204NewMI">NewMI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>);</td></tr>
<tr><th id="1286">1286</th><td>    <b>if</b> (<a class="local col6 ref" href="#206DefMO" title='DefMO' data-ref="206DefMO">DefMO</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand9getSubRegEv" title='llvm::MachineOperand::getSubReg' data-ref="_ZNK4llvm14MachineOperand9getSubRegEv">getSubReg</a>() == <a class="local col9 ref" href="#189DstIdx" title='DstIdx' data-ref="189DstIdx">DstIdx</a>) {</td></tr>
<tr><th id="1287">1287</th><td>      <a class="macro" href="../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (SrcIdx == 0 &amp;&amp; CP.isFlipped() &amp;&amp; &quot;Shouldn&apos;t have SrcIdx+DstIdx at this point&quot;) ? void (0) : __assert_fail (&quot;SrcIdx == 0 &amp;&amp; CP.isFlipped() &amp;&amp; \&quot;Shouldn&apos;t have SrcIdx+DstIdx at this point\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/RegisterCoalescer.cpp&quot;, 1288, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col7 ref" href="#187SrcIdx" title='SrcIdx' data-ref="187SrcIdx">SrcIdx</a> == <var>0</var> &amp;&amp; <a class="local col3 ref" href="#183CP" title='CP' data-ref="183CP">CP</a>.<a class="ref" href="RegisterCoalescer.h.html#_ZNK4llvm13CoalescerPair9isFlippedEv" title='llvm::CoalescerPair::isFlipped' data-ref="_ZNK4llvm13CoalescerPair9isFlippedEv">isFlipped</a>()</td></tr>
<tr><th id="1288">1288</th><td>             &amp;&amp; <q>"Shouldn't have SrcIdx+DstIdx at this point"</q>);</td></tr>
<tr><th id="1289">1289</th><td>      <em>const</em> <a class="type" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col7 decl" id="207DstRC" title='DstRC' data-type='const llvm::TargetRegisterClass *' data-ref="207DstRC">DstRC</dfn> = <a class="tu member" href="#(anonymousnamespace)::RegisterCoalescer::MRI" title='(anonymous namespace)::RegisterCoalescer::MRI' data-use='r' data-ref="(anonymousnamespace)::RegisterCoalescer::MRI">MRI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo11getRegClassEj" title='llvm::MachineRegisterInfo::getRegClass' data-ref="_ZNK4llvm19MachineRegisterInfo11getRegClassEj">getRegClass</a>(<a class="local col8 ref" href="#188DstReg" title='DstReg' data-ref="188DstReg">DstReg</a>);</td></tr>
<tr><th id="1290">1290</th><td>      <em>const</em> <a class="type" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col8 decl" id="208CommonRC" title='CommonRC' data-type='const llvm::TargetRegisterClass *' data-ref="208CommonRC">CommonRC</dfn> =</td></tr>
<tr><th id="1291">1291</th><td>        <a class="tu member" href="#(anonymousnamespace)::RegisterCoalescer::TRI" title='(anonymous namespace)::RegisterCoalescer::TRI' data-use='r' data-ref="(anonymousnamespace)::RegisterCoalescer::TRI">TRI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm18TargetRegisterInfo17getCommonSubClassEPKNS_19TargetRegisterClassES3_NS_3MVT15SimpleValueTypeE" title='llvm::TargetRegisterInfo::getCommonSubClass' data-ref="_ZNK4llvm18TargetRegisterInfo17getCommonSubClassEPKNS_19TargetRegisterClassES3_NS_3MVT15SimpleValueTypeE">getCommonSubClass</a>(<a class="local col8 ref" href="#198DefRC" title='DefRC' data-ref="198DefRC">DefRC</a>, <a class="local col7 ref" href="#207DstRC" title='DstRC' data-ref="207DstRC">DstRC</a>);</td></tr>
<tr><th id="1292">1292</th><td>      <b>if</b> (<a class="local col8 ref" href="#208CommonRC" title='CommonRC' data-ref="208CommonRC">CommonRC</a> != <b>nullptr</b>) {</td></tr>
<tr><th id="1293">1293</th><td>        <a class="local col5 ref" href="#205NewRC" title='NewRC' data-ref="205NewRC">NewRC</a> = <a class="local col8 ref" href="#208CommonRC" title='CommonRC' data-ref="208CommonRC">CommonRC</a>;</td></tr>
<tr><th id="1294">1294</th><td>        <a class="local col9 ref" href="#189DstIdx" title='DstIdx' data-ref="189DstIdx">DstIdx</a> = <var>0</var>;</td></tr>
<tr><th id="1295">1295</th><td>        <a class="local col6 ref" href="#206DefMO" title='DefMO' data-ref="206DefMO">DefMO</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand9setSubRegEj" title='llvm::MachineOperand::setSubReg' data-ref="_ZN4llvm14MachineOperand9setSubRegEj">setSubReg</a>(<var>0</var>);</td></tr>
<tr><th id="1296">1296</th><td>        <a class="local col6 ref" href="#206DefMO" title='DefMO' data-ref="206DefMO">DefMO</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand10setIsUndefEb" title='llvm::MachineOperand::setIsUndef' data-ref="_ZN4llvm14MachineOperand10setIsUndefEb">setIsUndef</a>(<b>false</b>); <i>// Only subregs can have def+undef.</i></td></tr>
<tr><th id="1297">1297</th><td>      }</td></tr>
<tr><th id="1298">1298</th><td>    }</td></tr>
<tr><th id="1299">1299</th><td>  }</td></tr>
<tr><th id="1300">1300</th><td></td></tr>
<tr><th id="1301">1301</th><td>  <i>// CopyMI may have implicit operands, save them so that we can transfer them</i></td></tr>
<tr><th id="1302">1302</th><td><i>  // over to the newly materialized instruction after CopyMI is removed.</i></td></tr>
<tr><th id="1303">1303</th><td>  <a class="type" href="../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector">SmallVector</a>&lt;<a class="type" href="../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a>, <var>4</var>&gt; <a class="ref fake" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1Ev" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-ref="_ZN4llvm11SmallVectorC1Ev"></a><dfn class="local col9 decl" id="209ImplicitOps" title='ImplicitOps' data-type='SmallVector&lt;llvm::MachineOperand, 4&gt;' data-ref="209ImplicitOps">ImplicitOps</dfn>;</td></tr>
<tr><th id="1304">1304</th><td>  <a class="local col9 ref" href="#209ImplicitOps" title='ImplicitOps' data-ref="209ImplicitOps">ImplicitOps</a>.<a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm15SmallVectorImpl7reserveENS_23SmallVectorTemplateBaseIT_Xsr21is_trivially_copyableIS2_EE5valueEE9size_typeE" title='llvm::SmallVectorImpl::reserve' data-ref="_ZN4llvm15SmallVectorImpl7reserveENS_23SmallVectorTemplateBaseIT_Xsr21is_trivially_copyableIS2_EE5valueEE9size_typeE">reserve</a>(<a class="local col4 ref" href="#184CopyMI" title='CopyMI' data-ref="184CopyMI">CopyMI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr14getNumOperandsEv" title='llvm::MachineInstr::getNumOperands' data-ref="_ZNK4llvm12MachineInstr14getNumOperandsEv">getNumOperands</a>() -</td></tr>
<tr><th id="1305">1305</th><td>                      <a class="local col4 ref" href="#184CopyMI" title='CopyMI' data-ref="184CopyMI">CopyMI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr7getDescEv" title='llvm::MachineInstr::getDesc' data-ref="_ZNK4llvm12MachineInstr7getDescEv">getDesc</a>().<a class="ref" href="../../include/llvm/MC/MCInstrDesc.h.html#_ZNK4llvm11MCInstrDesc14getNumOperandsEv" title='llvm::MCInstrDesc::getNumOperands' data-ref="_ZNK4llvm11MCInstrDesc14getNumOperandsEv">getNumOperands</a>());</td></tr>
<tr><th id="1306">1306</th><td>  <b>for</b> (<em>unsigned</em> <dfn class="local col0 decl" id="210I" title='I' data-type='unsigned int' data-ref="210I">I</dfn> = <a class="local col4 ref" href="#184CopyMI" title='CopyMI' data-ref="184CopyMI">CopyMI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr7getDescEv" title='llvm::MachineInstr::getDesc' data-ref="_ZNK4llvm12MachineInstr7getDescEv">getDesc</a>().<a class="ref" href="../../include/llvm/MC/MCInstrDesc.h.html#_ZNK4llvm11MCInstrDesc14getNumOperandsEv" title='llvm::MCInstrDesc::getNumOperands' data-ref="_ZNK4llvm11MCInstrDesc14getNumOperandsEv">getNumOperands</a>(),</td></tr>
<tr><th id="1307">1307</th><td>                <dfn class="local col1 decl" id="211E" title='E' data-type='unsigned int' data-ref="211E">E</dfn> = <a class="local col4 ref" href="#184CopyMI" title='CopyMI' data-ref="184CopyMI">CopyMI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr14getNumOperandsEv" title='llvm::MachineInstr::getNumOperands' data-ref="_ZNK4llvm12MachineInstr14getNumOperandsEv">getNumOperands</a>();</td></tr>
<tr><th id="1308">1308</th><td>       <a class="local col0 ref" href="#210I" title='I' data-ref="210I">I</a> != <a class="local col1 ref" href="#211E" title='E' data-ref="211E">E</a>; ++<a class="local col0 ref" href="#210I" title='I' data-ref="210I">I</a>) {</td></tr>
<tr><th id="1309">1309</th><td>    <a class="type" href="../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col2 decl" id="212MO" title='MO' data-type='llvm::MachineOperand &amp;' data-ref="212MO">MO</dfn> = <a class="local col4 ref" href="#184CopyMI" title='CopyMI' data-ref="184CopyMI">CopyMI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col0 ref" href="#210I" title='I' data-ref="210I">I</a>);</td></tr>
<tr><th id="1310">1310</th><td>    <b>if</b> (<a class="local col2 ref" href="#212MO" title='MO' data-ref="212MO">MO</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>()) {</td></tr>
<tr><th id="1311">1311</th><td>      <a class="macro" href="../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (MO.isImplicit() &amp;&amp; &quot;No explicit operands after implicit operands.&quot;) ? void (0) : __assert_fail (&quot;MO.isImplicit() &amp;&amp; \&quot;No explicit operands after implicit operands.\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/RegisterCoalescer.cpp&quot;, 1311, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col2 ref" href="#212MO" title='MO' data-ref="212MO">MO</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand10isImplicitEv" title='llvm::MachineOperand::isImplicit' data-ref="_ZNK4llvm14MachineOperand10isImplicitEv">isImplicit</a>() &amp;&amp; <q>"No explicit operands after implicit operands."</q>);</td></tr>
<tr><th id="1312">1312</th><td>      <i>// Discard VReg implicit defs.</i></td></tr>
<tr><th id="1313">1313</th><td>      <b>if</b> (<a class="type" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a>::<a class="ref" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm18TargetRegisterInfo18isPhysicalRegisterEj" title='llvm::TargetRegisterInfo::isPhysicalRegister' data-ref="_ZN4llvm18TargetRegisterInfo18isPhysicalRegisterEj">isPhysicalRegister</a>(<a class="local col2 ref" href="#212MO" title='MO' data-ref="212MO">MO</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>()))</td></tr>
<tr><th id="1314">1314</th><td>        <a class="local col9 ref" href="#209ImplicitOps" title='ImplicitOps' data-ref="209ImplicitOps">ImplicitOps</a>.<a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_">push_back</a>(<a class="local col2 ref" href="#212MO" title='MO' data-ref="212MO">MO</a>);</td></tr>
<tr><th id="1315">1315</th><td>    }</td></tr>
<tr><th id="1316">1316</th><td>  }</td></tr>
<tr><th id="1317">1317</th><td></td></tr>
<tr><th id="1318">1318</th><td>  <a class="tu member" href="#(anonymousnamespace)::RegisterCoalescer::LIS" title='(anonymous namespace)::RegisterCoalescer::LIS' data-use='r' data-ref="(anonymousnamespace)::RegisterCoalescer::LIS">LIS</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/LiveIntervals.h.html#_ZN4llvm13LiveIntervals25ReplaceMachineInstrInMapsERNS_12MachineInstrES2_" title='llvm::LiveIntervals::ReplaceMachineInstrInMaps' data-ref="_ZN4llvm13LiveIntervals25ReplaceMachineInstrInMapsERNS_12MachineInstrES2_">ReplaceMachineInstrInMaps</a>(<span class='refarg'>*<a class="local col4 ref" href="#184CopyMI" title='CopyMI' data-ref="184CopyMI">CopyMI</a></span>, <span class='refarg'><a class="local col4 ref" href="#204NewMI" title='NewMI' data-ref="204NewMI">NewMI</a></span>);</td></tr>
<tr><th id="1319">1319</th><td>  <a class="local col4 ref" href="#184CopyMI" title='CopyMI' data-ref="184CopyMI">CopyMI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr15eraseFromParentEv" title='llvm::MachineInstr::eraseFromParent' data-ref="_ZN4llvm12MachineInstr15eraseFromParentEv">eraseFromParent</a>();</td></tr>
<tr><th id="1320">1320</th><td>  <a class="tu member" href="#(anonymousnamespace)::RegisterCoalescer::ErasedInstrs" title='(anonymous namespace)::RegisterCoalescer::ErasedInstrs' data-use='m' data-ref="(anonymousnamespace)::RegisterCoalescer::ErasedInstrs">ErasedInstrs</a>.<a class="ref" href="../../include/llvm/ADT/SmallPtrSet.h.html#_ZN4llvm15SmallPtrSetImpl6insertET_" title='llvm::SmallPtrSetImpl::insert' data-ref="_ZN4llvm15SmallPtrSetImpl6insertET_">insert</a>(<a class="local col4 ref" href="#184CopyMI" title='CopyMI' data-ref="184CopyMI">CopyMI</a>);</td></tr>
<tr><th id="1321">1321</th><td></td></tr>
<tr><th id="1322">1322</th><td>  <i>// NewMI may have dead implicit defs (E.g. EFLAGS for MOV&lt;bits&gt;r0 on X86).</i></td></tr>
<tr><th id="1323">1323</th><td><i>  // We need to remember these so we can add intervals once we insert</i></td></tr>
<tr><th id="1324">1324</th><td><i>  // NewMI into SlotIndexes.</i></td></tr>
<tr><th id="1325">1325</th><td>  <a class="type" href="../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector">SmallVector</a>&lt;<em>unsigned</em>, <var>4</var>&gt; <a class="ref fake" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1Ev" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-ref="_ZN4llvm11SmallVectorC1Ev"></a><dfn class="local col3 decl" id="213NewMIImplDefs" title='NewMIImplDefs' data-type='SmallVector&lt;unsigned int, 4&gt;' data-ref="213NewMIImplDefs">NewMIImplDefs</dfn>;</td></tr>
<tr><th id="1326">1326</th><td>  <b>for</b> (<em>unsigned</em> <dfn class="local col4 decl" id="214i" title='i' data-type='unsigned int' data-ref="214i">i</dfn> = <a class="local col4 ref" href="#204NewMI" title='NewMI' data-ref="204NewMI">NewMI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr7getDescEv" title='llvm::MachineInstr::getDesc' data-ref="_ZNK4llvm12MachineInstr7getDescEv">getDesc</a>().<a class="ref" href="../../include/llvm/MC/MCInstrDesc.h.html#_ZNK4llvm11MCInstrDesc14getNumOperandsEv" title='llvm::MCInstrDesc::getNumOperands' data-ref="_ZNK4llvm11MCInstrDesc14getNumOperandsEv">getNumOperands</a>(),</td></tr>
<tr><th id="1327">1327</th><td>                <dfn class="local col5 decl" id="215e" title='e' data-type='unsigned int' data-ref="215e">e</dfn> = <a class="local col4 ref" href="#204NewMI" title='NewMI' data-ref="204NewMI">NewMI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr14getNumOperandsEv" title='llvm::MachineInstr::getNumOperands' data-ref="_ZNK4llvm12MachineInstr14getNumOperandsEv">getNumOperands</a>();</td></tr>
<tr><th id="1328">1328</th><td>       <a class="local col4 ref" href="#214i" title='i' data-ref="214i">i</a> != <a class="local col5 ref" href="#215e" title='e' data-ref="215e">e</a>; ++<a class="local col4 ref" href="#214i" title='i' data-ref="214i">i</a>) {</td></tr>
<tr><th id="1329">1329</th><td>    <a class="type" href="../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col6 decl" id="216MO" title='MO' data-type='llvm::MachineOperand &amp;' data-ref="216MO">MO</dfn> = <a class="local col4 ref" href="#204NewMI" title='NewMI' data-ref="204NewMI">NewMI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col4 ref" href="#214i" title='i' data-ref="214i">i</a>);</td></tr>
<tr><th id="1330">1330</th><td>    <b>if</b> (<a class="local col6 ref" href="#216MO" title='MO' data-ref="216MO">MO</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>() &amp;&amp; <a class="local col6 ref" href="#216MO" title='MO' data-ref="216MO">MO</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isDefEv" title='llvm::MachineOperand::isDef' data-ref="_ZNK4llvm14MachineOperand5isDefEv">isDef</a>()) {</td></tr>
<tr><th id="1331">1331</th><td>      <a class="macro" href="../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (MO.isImplicit() &amp;&amp; MO.isDead() &amp;&amp; TargetRegisterInfo::isPhysicalRegister(MO.getReg())) ? void (0) : __assert_fail (&quot;MO.isImplicit() &amp;&amp; MO.isDead() &amp;&amp; TargetRegisterInfo::isPhysicalRegister(MO.getReg())&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/RegisterCoalescer.cpp&quot;, 1332, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col6 ref" href="#216MO" title='MO' data-ref="216MO">MO</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand10isImplicitEv" title='llvm::MachineOperand::isImplicit' data-ref="_ZNK4llvm14MachineOperand10isImplicitEv">isImplicit</a>() &amp;&amp; <a class="local col6 ref" href="#216MO" title='MO' data-ref="216MO">MO</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6isDeadEv" title='llvm::MachineOperand::isDead' data-ref="_ZNK4llvm14MachineOperand6isDeadEv">isDead</a>() &amp;&amp;</td></tr>
<tr><th id="1332">1332</th><td>             <a class="type" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a>::<a class="ref" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm18TargetRegisterInfo18isPhysicalRegisterEj" title='llvm::TargetRegisterInfo::isPhysicalRegister' data-ref="_ZN4llvm18TargetRegisterInfo18isPhysicalRegisterEj">isPhysicalRegister</a>(<a class="local col6 ref" href="#216MO" title='MO' data-ref="216MO">MO</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>()));</td></tr>
<tr><th id="1333">1333</th><td>      <a class="local col3 ref" href="#213NewMIImplDefs" title='NewMIImplDefs' data-ref="213NewMIImplDefs">NewMIImplDefs</a>.<a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_">push_back</a>(<a class="local col6 ref" href="#216MO" title='MO' data-ref="216MO">MO</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>());</td></tr>
<tr><th id="1334">1334</th><td>    }</td></tr>
<tr><th id="1335">1335</th><td>  }</td></tr>
<tr><th id="1336">1336</th><td></td></tr>
<tr><th id="1337">1337</th><td>  <b>if</b> (<a class="type" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a>::<a class="ref" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm18TargetRegisterInfo17isVirtualRegisterEj" title='llvm::TargetRegisterInfo::isVirtualRegister' data-ref="_ZN4llvm18TargetRegisterInfo17isVirtualRegisterEj">isVirtualRegister</a>(<a class="local col8 ref" href="#188DstReg" title='DstReg' data-ref="188DstReg">DstReg</a>)) {</td></tr>
<tr><th id="1338">1338</th><td>    <em>unsigned</em> <dfn class="local col7 decl" id="217NewIdx" title='NewIdx' data-type='unsigned int' data-ref="217NewIdx">NewIdx</dfn> = <a class="local col4 ref" href="#204NewMI" title='NewMI' data-ref="204NewMI">NewMI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand9getSubRegEv" title='llvm::MachineOperand::getSubReg' data-ref="_ZNK4llvm14MachineOperand9getSubRegEv">getSubReg</a>();</td></tr>
<tr><th id="1339">1339</th><td></td></tr>
<tr><th id="1340">1340</th><td>    <b>if</b> (<a class="local col8 ref" href="#198DefRC" title='DefRC' data-ref="198DefRC">DefRC</a> != <b>nullptr</b>) {</td></tr>
<tr><th id="1341">1341</th><td>      <b>if</b> (<a class="local col7 ref" href="#217NewIdx" title='NewIdx' data-ref="217NewIdx">NewIdx</a>)</td></tr>
<tr><th id="1342">1342</th><td>        <a class="local col5 ref" href="#205NewRC" title='NewRC' data-ref="205NewRC">NewRC</a> = <a class="tu member" href="#(anonymousnamespace)::RegisterCoalescer::TRI" title='(anonymous namespace)::RegisterCoalescer::TRI' data-use='r' data-ref="(anonymousnamespace)::RegisterCoalescer::TRI">TRI</a>-&gt;<a class="virtual ref" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm18TargetRegisterInfo24getMatchingSuperRegClassEPKNS_19TargetRegisterClassES3_j" title='llvm::TargetRegisterInfo::getMatchingSuperRegClass' data-ref="_ZNK4llvm18TargetRegisterInfo24getMatchingSuperRegClassEPKNS_19TargetRegisterClassES3_j">getMatchingSuperRegClass</a>(<a class="local col5 ref" href="#205NewRC" title='NewRC' data-ref="205NewRC">NewRC</a>, <a class="local col8 ref" href="#198DefRC" title='DefRC' data-ref="198DefRC">DefRC</a>, <a class="local col7 ref" href="#217NewIdx" title='NewIdx' data-ref="217NewIdx">NewIdx</a>);</td></tr>
<tr><th id="1343">1343</th><td>      <b>else</b></td></tr>
<tr><th id="1344">1344</th><td>        <a class="local col5 ref" href="#205NewRC" title='NewRC' data-ref="205NewRC">NewRC</a> = <a class="tu member" href="#(anonymousnamespace)::RegisterCoalescer::TRI" title='(anonymous namespace)::RegisterCoalescer::TRI' data-use='r' data-ref="(anonymousnamespace)::RegisterCoalescer::TRI">TRI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm18TargetRegisterInfo17getCommonSubClassEPKNS_19TargetRegisterClassES3_NS_3MVT15SimpleValueTypeE" title='llvm::TargetRegisterInfo::getCommonSubClass' data-ref="_ZNK4llvm18TargetRegisterInfo17getCommonSubClassEPKNS_19TargetRegisterClassES3_NS_3MVT15SimpleValueTypeE">getCommonSubClass</a>(<a class="local col5 ref" href="#205NewRC" title='NewRC' data-ref="205NewRC">NewRC</a>, <a class="local col8 ref" href="#198DefRC" title='DefRC' data-ref="198DefRC">DefRC</a>);</td></tr>
<tr><th id="1345">1345</th><td>      <a class="macro" href="../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (NewRC &amp;&amp; &quot;subreg chosen for remat incompatible with instruction&quot;) ? void (0) : __assert_fail (&quot;NewRC &amp;&amp; \&quot;subreg chosen for remat incompatible with instruction\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/RegisterCoalescer.cpp&quot;, 1345, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col5 ref" href="#205NewRC" title='NewRC' data-ref="205NewRC">NewRC</a> &amp;&amp; <q>"subreg chosen for remat incompatible with instruction"</q>);</td></tr>
<tr><th id="1346">1346</th><td>    }</td></tr>
<tr><th id="1347">1347</th><td>    <i>// Remap subranges to new lanemask and change register class.</i></td></tr>
<tr><th id="1348">1348</th><td>    <a class="type" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveInterval" title='llvm::LiveInterval' data-ref="llvm::LiveInterval">LiveInterval</a> &amp;<dfn class="local col8 decl" id="218DstInt" title='DstInt' data-type='llvm::LiveInterval &amp;' data-ref="218DstInt">DstInt</dfn> = <a class="tu member" href="#(anonymousnamespace)::RegisterCoalescer::LIS" title='(anonymous namespace)::RegisterCoalescer::LIS' data-use='r' data-ref="(anonymousnamespace)::RegisterCoalescer::LIS">LIS</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/LiveIntervals.h.html#_ZN4llvm13LiveIntervals11getIntervalEj" title='llvm::LiveIntervals::getInterval' data-ref="_ZN4llvm13LiveIntervals11getIntervalEj">getInterval</a>(<a class="local col8 ref" href="#188DstReg" title='DstReg' data-ref="188DstReg">DstReg</a>);</td></tr>
<tr><th id="1349">1349</th><td>    <b>for</b> (<a class="type" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveInterval" title='llvm::LiveInterval' data-ref="llvm::LiveInterval">LiveInterval</a>::<a class="type" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveInterval::SubRange" title='llvm::LiveInterval::SubRange' data-ref="llvm::LiveInterval::SubRange">SubRange</a> &amp;<dfn class="local col9 decl" id="219SR" title='SR' data-type='LiveInterval::SubRange &amp;' data-ref="219SR">SR</dfn> : <a class="local col8 ref" href="#218DstInt" title='DstInt' data-ref="218DstInt">DstInt</a>.<a class="ref" href="../../include/llvm/CodeGen/LiveInterval.h.html#_ZN4llvm12LiveInterval9subrangesEv" title='llvm::LiveInterval::subranges' data-ref="_ZN4llvm12LiveInterval9subrangesEv">subranges</a>()) {</td></tr>
<tr><th id="1350">1350</th><td>      <a class="local col9 ref" href="#219SR" title='SR' data-ref="219SR">SR</a>.<a class="ref" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveInterval::SubRange::LaneMask" title='llvm::LiveInterval::SubRange::LaneMask' data-ref="llvm::LiveInterval::SubRange::LaneMask">LaneMask</a> <a class="ref" href="../../include/llvm/MC/LaneBitmask.h.html#39" title='llvm::LaneBitmask::operator=' data-ref="_ZN4llvm11LaneBitmaskaSEOS0_">=</a> <a class="tu member" href="#(anonymousnamespace)::RegisterCoalescer::TRI" title='(anonymous namespace)::RegisterCoalescer::TRI' data-use='r' data-ref="(anonymousnamespace)::RegisterCoalescer::TRI">TRI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm18TargetRegisterInfo26composeSubRegIndexLaneMaskEjNS_11LaneBitmaskE" title='llvm::TargetRegisterInfo::composeSubRegIndexLaneMask' data-ref="_ZNK4llvm18TargetRegisterInfo26composeSubRegIndexLaneMaskEjNS_11LaneBitmaskE">composeSubRegIndexLaneMask</a>(<a class="local col9 ref" href="#189DstIdx" title='DstIdx' data-ref="189DstIdx">DstIdx</a>, <a class="ref fake" href="../../include/llvm/MC/LaneBitmask.h.html#39" title='llvm::LaneBitmask::LaneBitmask' data-ref="_ZN4llvm11LaneBitmaskC1ERKS0_"></a><a class="local col9 ref" href="#219SR" title='SR' data-ref="219SR">SR</a>.<a class="ref" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveInterval::SubRange::LaneMask" title='llvm::LiveInterval::SubRange::LaneMask' data-ref="llvm::LiveInterval::SubRange::LaneMask">LaneMask</a>);</td></tr>
<tr><th id="1351">1351</th><td>    }</td></tr>
<tr><th id="1352">1352</th><td>    <a class="tu member" href="#(anonymousnamespace)::RegisterCoalescer::MRI" title='(anonymous namespace)::RegisterCoalescer::MRI' data-use='r' data-ref="(anonymousnamespace)::RegisterCoalescer::MRI">MRI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo11setRegClassEjPKNS_19TargetRegisterClassE" title='llvm::MachineRegisterInfo::setRegClass' data-ref="_ZN4llvm19MachineRegisterInfo11setRegClassEjPKNS_19TargetRegisterClassE">setRegClass</a>(<a class="local col8 ref" href="#188DstReg" title='DstReg' data-ref="188DstReg">DstReg</a>, <a class="local col5 ref" href="#205NewRC" title='NewRC' data-ref="205NewRC">NewRC</a>);</td></tr>
<tr><th id="1353">1353</th><td></td></tr>
<tr><th id="1354">1354</th><td>    <i>// Update machine operands and add flags.</i></td></tr>
<tr><th id="1355">1355</th><td>    <a class="tu member" href="#_ZN12_GLOBAL__N_117RegisterCoalescer17updateRegDefsUsesEjjj" title='(anonymous namespace)::RegisterCoalescer::updateRegDefsUses' data-use='c' data-ref="_ZN12_GLOBAL__N_117RegisterCoalescer17updateRegDefsUsesEjjj">updateRegDefsUses</a>(<a class="local col8 ref" href="#188DstReg" title='DstReg' data-ref="188DstReg">DstReg</a>, <a class="local col8 ref" href="#188DstReg" title='DstReg' data-ref="188DstReg">DstReg</a>, <a class="local col9 ref" href="#189DstIdx" title='DstIdx' data-ref="189DstIdx">DstIdx</a>);</td></tr>
<tr><th id="1356">1356</th><td>    <a class="local col4 ref" href="#204NewMI" title='NewMI' data-ref="204NewMI">NewMI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand9setSubRegEj" title='llvm::MachineOperand::setSubReg' data-ref="_ZN4llvm14MachineOperand9setSubRegEj">setSubReg</a>(<a class="local col7 ref" href="#217NewIdx" title='NewIdx' data-ref="217NewIdx">NewIdx</a>);</td></tr>
<tr><th id="1357">1357</th><td>    <i>// updateRegDefUses can add an "undef" flag to the definition, since</i></td></tr>
<tr><th id="1358">1358</th><td><i>    // it will replace DstReg with DstReg.DstIdx. If NewIdx is 0, make</i></td></tr>
<tr><th id="1359">1359</th><td><i>    // sure that "undef" is not set.</i></td></tr>
<tr><th id="1360">1360</th><td>    <b>if</b> (<a class="local col7 ref" href="#217NewIdx" title='NewIdx' data-ref="217NewIdx">NewIdx</a> == <var>0</var>)</td></tr>
<tr><th id="1361">1361</th><td>      <a class="local col4 ref" href="#204NewMI" title='NewMI' data-ref="204NewMI">NewMI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand10setIsUndefEb" title='llvm::MachineOperand::setIsUndef' data-ref="_ZN4llvm14MachineOperand10setIsUndefEb">setIsUndef</a>(<b>false</b>);</td></tr>
<tr><th id="1362">1362</th><td>    <i>// Add dead subregister definitions if we are defining the whole register</i></td></tr>
<tr><th id="1363">1363</th><td><i>    // but only part of it is live.</i></td></tr>
<tr><th id="1364">1364</th><td><i>    // This could happen if the rematerialization instruction is rematerializing</i></td></tr>
<tr><th id="1365">1365</th><td><i>    // more than actually is used in the register.</i></td></tr>
<tr><th id="1366">1366</th><td><i>    // An example would be:</i></td></tr>
<tr><th id="1367">1367</th><td><i>    // %1 = LOAD CONSTANTS 5, 8 ; Loading both 5 and 8 in different subregs</i></td></tr>
<tr><th id="1368">1368</th><td><i>    // ; Copying only part of the register here, but the rest is undef.</i></td></tr>
<tr><th id="1369">1369</th><td><i>    // %2:sub_16bit&lt;def, read-undef&gt; = COPY %1:sub_16bit</i></td></tr>
<tr><th id="1370">1370</th><td><i>    // ==&gt;</i></td></tr>
<tr><th id="1371">1371</th><td><i>    // ; Materialize all the constants but only using one</i></td></tr>
<tr><th id="1372">1372</th><td><i>    // %2 = LOAD_CONSTANTS 5, 8</i></td></tr>
<tr><th id="1373">1373</th><td><i>    //</i></td></tr>
<tr><th id="1374">1374</th><td><i>    // at this point for the part that wasn't defined before we could have</i></td></tr>
<tr><th id="1375">1375</th><td><i>    // subranges missing the definition.</i></td></tr>
<tr><th id="1376">1376</th><td>    <b>if</b> (<a class="local col7 ref" href="#217NewIdx" title='NewIdx' data-ref="217NewIdx">NewIdx</a> == <var>0</var> &amp;&amp; <a class="local col8 ref" href="#218DstInt" title='DstInt' data-ref="218DstInt">DstInt</a>.<a class="ref" href="../../include/llvm/CodeGen/LiveInterval.h.html#_ZNK4llvm12LiveInterval12hasSubRangesEv" title='llvm::LiveInterval::hasSubRanges' data-ref="_ZNK4llvm12LiveInterval12hasSubRangesEv">hasSubRanges</a>()) {</td></tr>
<tr><th id="1377">1377</th><td>      <a class="type" href="../../include/llvm/CodeGen/SlotIndexes.h.html#llvm::SlotIndex" title='llvm::SlotIndex' data-ref="llvm::SlotIndex">SlotIndex</a> <dfn class="local col0 decl" id="220CurrIdx" title='CurrIdx' data-type='llvm::SlotIndex' data-ref="220CurrIdx">CurrIdx</dfn> = <a class="tu member" href="#(anonymousnamespace)::RegisterCoalescer::LIS" title='(anonymous namespace)::RegisterCoalescer::LIS' data-use='r' data-ref="(anonymousnamespace)::RegisterCoalescer::LIS">LIS</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/LiveIntervals.h.html#_ZNK4llvm13LiveIntervals19getInstructionIndexERKNS_12MachineInstrE" title='llvm::LiveIntervals::getInstructionIndex' data-ref="_ZNK4llvm13LiveIntervals19getInstructionIndexERKNS_12MachineInstrE">getInstructionIndex</a>(<a class="local col4 ref" href="#204NewMI" title='NewMI' data-ref="204NewMI">NewMI</a>);</td></tr>
<tr><th id="1378">1378</th><td>      <a class="type" href="../../include/llvm/CodeGen/SlotIndexes.h.html#llvm::SlotIndex" title='llvm::SlotIndex' data-ref="llvm::SlotIndex">SlotIndex</a> <dfn class="local col1 decl" id="221DefIndex" title='DefIndex' data-type='llvm::SlotIndex' data-ref="221DefIndex">DefIndex</dfn> =</td></tr>
<tr><th id="1379">1379</th><td>          <a class="local col0 ref" href="#220CurrIdx" title='CurrIdx' data-ref="220CurrIdx">CurrIdx</a>.<a class="ref" href="../../include/llvm/CodeGen/SlotIndexes.h.html#_ZNK4llvm9SlotIndex10getRegSlotEb" title='llvm::SlotIndex::getRegSlot' data-ref="_ZNK4llvm9SlotIndex10getRegSlotEb">getRegSlot</a>(<a class="local col4 ref" href="#204NewMI" title='NewMI' data-ref="204NewMI">NewMI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand14isEarlyClobberEv" title='llvm::MachineOperand::isEarlyClobber' data-ref="_ZNK4llvm14MachineOperand14isEarlyClobberEv">isEarlyClobber</a>());</td></tr>
<tr><th id="1380">1380</th><td>      <a class="type" href="../../include/llvm/MC/LaneBitmask.h.html#llvm::LaneBitmask" title='llvm::LaneBitmask' data-ref="llvm::LaneBitmask">LaneBitmask</a> <dfn class="local col2 decl" id="222MaxMask" title='MaxMask' data-type='llvm::LaneBitmask' data-ref="222MaxMask">MaxMask</dfn> = <a class="tu member" href="#(anonymousnamespace)::RegisterCoalescer::MRI" title='(anonymous namespace)::RegisterCoalescer::MRI' data-use='r' data-ref="(anonymousnamespace)::RegisterCoalescer::MRI">MRI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo21getMaxLaneMaskForVRegEj" title='llvm::MachineRegisterInfo::getMaxLaneMaskForVReg' data-ref="_ZNK4llvm19MachineRegisterInfo21getMaxLaneMaskForVRegEj">getMaxLaneMaskForVReg</a>(<a class="local col8 ref" href="#188DstReg" title='DstReg' data-ref="188DstReg">DstReg</a>);</td></tr>
<tr><th id="1381">1381</th><td>      <a class="type" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::VNInfo" title='llvm::VNInfo' data-ref="llvm::VNInfo">VNInfo</a>::<a class="typedef" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::VNInfo::Allocator" title='llvm::VNInfo::Allocator' data-type='BumpPtrAllocator' data-ref="llvm::VNInfo::Allocator">Allocator</a>&amp; <dfn class="local col3 decl" id="223Alloc" title='Alloc' data-type='VNInfo::Allocator &amp;' data-ref="223Alloc">Alloc</dfn> = <a class="tu member" href="#(anonymousnamespace)::RegisterCoalescer::LIS" title='(anonymous namespace)::RegisterCoalescer::LIS' data-use='r' data-ref="(anonymousnamespace)::RegisterCoalescer::LIS">LIS</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/LiveIntervals.h.html#_ZN4llvm13LiveIntervals18getVNInfoAllocatorEv" title='llvm::LiveIntervals::getVNInfoAllocator' data-ref="_ZN4llvm13LiveIntervals18getVNInfoAllocatorEv">getVNInfoAllocator</a>();</td></tr>
<tr><th id="1382">1382</th><td>      <b>for</b> (<a class="type" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveInterval" title='llvm::LiveInterval' data-ref="llvm::LiveInterval">LiveInterval</a>::<a class="type" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveInterval::SubRange" title='llvm::LiveInterval::SubRange' data-ref="llvm::LiveInterval::SubRange">SubRange</a> &amp;<dfn class="local col4 decl" id="224SR" title='SR' data-type='LiveInterval::SubRange &amp;' data-ref="224SR">SR</dfn> : <a class="local col8 ref" href="#218DstInt" title='DstInt' data-ref="218DstInt">DstInt</a>.<a class="ref" href="../../include/llvm/CodeGen/LiveInterval.h.html#_ZN4llvm12LiveInterval9subrangesEv" title='llvm::LiveInterval::subranges' data-ref="_ZN4llvm12LiveInterval9subrangesEv">subranges</a>()) {</td></tr>
<tr><th id="1383">1383</th><td>        <b>if</b> (!<a class="local col4 ref" href="#224SR" title='SR' data-ref="224SR">SR</a>.<a class="ref" href="../../include/llvm/CodeGen/LiveInterval.h.html#_ZNK4llvm9LiveRange6liveAtENS_9SlotIndexE" title='llvm::LiveRange::liveAt' data-ref="_ZNK4llvm9LiveRange6liveAtENS_9SlotIndexE">liveAt</a>(<a class="ref fake" href="../../include/llvm/CodeGen/SlotIndexes.h.html#83" title='llvm::SlotIndex::SlotIndex' data-ref="_ZN4llvm9SlotIndexC1ERKS0_"></a><a class="local col1 ref" href="#221DefIndex" title='DefIndex' data-ref="221DefIndex">DefIndex</a>))</td></tr>
<tr><th id="1384">1384</th><td>          <a class="local col4 ref" href="#224SR" title='SR' data-ref="224SR">SR</a>.<a class="ref" href="../../include/llvm/CodeGen/LiveInterval.h.html#_ZN4llvm9LiveRange13createDeadDefENS_9SlotIndexERNS_20BumpPtrAllocatorImplINS_15MallocAllocatorELm4096ELm4096EEE" title='llvm::LiveRange::createDeadDef' data-ref="_ZN4llvm9LiveRange13createDeadDefENS_9SlotIndexERNS_20BumpPtrAllocatorImplINS_15MallocAllocatorELm4096ELm4096EEE">createDeadDef</a>(<a class="ref fake" href="../../include/llvm/CodeGen/SlotIndexes.h.html#83" title='llvm::SlotIndex::SlotIndex' data-ref="_ZN4llvm9SlotIndexC1ERKS0_"></a><a class="local col1 ref" href="#221DefIndex" title='DefIndex' data-ref="221DefIndex">DefIndex</a>, <span class='refarg'><a class="local col3 ref" href="#223Alloc" title='Alloc' data-ref="223Alloc">Alloc</a></span>);</td></tr>
<tr><th id="1385">1385</th><td>        <a class="local col2 ref" href="#222MaxMask" title='MaxMask' data-ref="222MaxMask">MaxMask</a> <a class="ref" href="../../include/llvm/MC/LaneBitmask.h.html#_ZN4llvm11LaneBitmaskaNES0_" title='llvm::LaneBitmask::operator&amp;=' data-ref="_ZN4llvm11LaneBitmaskaNES0_">&amp;=</a> <a class="ref" href="../../include/llvm/MC/LaneBitmask.h.html#_ZNK4llvm11LaneBitmaskcoEv" title='llvm::LaneBitmask::operator~' data-ref="_ZNK4llvm11LaneBitmaskcoEv">~</a><a class="local col4 ref" href="#224SR" title='SR' data-ref="224SR">SR</a>.<a class="ref" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveInterval::SubRange::LaneMask" title='llvm::LiveInterval::SubRange::LaneMask' data-ref="llvm::LiveInterval::SubRange::LaneMask">LaneMask</a>;</td></tr>
<tr><th id="1386">1386</th><td>      }</td></tr>
<tr><th id="1387">1387</th><td>      <b>if</b> (<a class="local col2 ref" href="#222MaxMask" title='MaxMask' data-ref="222MaxMask">MaxMask</a>.<a class="ref" href="../../include/llvm/MC/LaneBitmask.h.html#_ZNK4llvm11LaneBitmask3anyEv" title='llvm::LaneBitmask::any' data-ref="_ZNK4llvm11LaneBitmask3anyEv">any</a>()) {</td></tr>
<tr><th id="1388">1388</th><td>        <a class="type" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveInterval" title='llvm::LiveInterval' data-ref="llvm::LiveInterval">LiveInterval</a>::<a class="type" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveInterval::SubRange" title='llvm::LiveInterval::SubRange' data-ref="llvm::LiveInterval::SubRange">SubRange</a> *<dfn class="local col5 decl" id="225SR" title='SR' data-type='LiveInterval::SubRange *' data-ref="225SR">SR</dfn> = <a class="local col8 ref" href="#218DstInt" title='DstInt' data-ref="218DstInt">DstInt</a>.<a class="ref" href="../../include/llvm/CodeGen/LiveInterval.h.html#_ZN4llvm12LiveInterval14createSubRangeERNS_20BumpPtrAllocatorImplINS_15MallocAllocatorELm4096ELm4096EEENS_11LaneBitmaskE" title='llvm::LiveInterval::createSubRange' data-ref="_ZN4llvm12LiveInterval14createSubRangeERNS_20BumpPtrAllocatorImplINS_15MallocAllocatorELm4096ELm4096EEENS_11LaneBitmaskE">createSubRange</a>(<span class='refarg'><a class="local col3 ref" href="#223Alloc" title='Alloc' data-ref="223Alloc">Alloc</a></span>, <a class="ref fake" href="../../include/llvm/MC/LaneBitmask.h.html#39" title='llvm::LaneBitmask::LaneBitmask' data-ref="_ZN4llvm11LaneBitmaskC1ERKS0_"></a><a class="local col2 ref" href="#222MaxMask" title='MaxMask' data-ref="222MaxMask">MaxMask</a>);</td></tr>
<tr><th id="1389">1389</th><td>        <a class="local col5 ref" href="#225SR" title='SR' data-ref="225SR">SR</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/LiveInterval.h.html#_ZN4llvm9LiveRange13createDeadDefENS_9SlotIndexERNS_20BumpPtrAllocatorImplINS_15MallocAllocatorELm4096ELm4096EEE" title='llvm::LiveRange::createDeadDef' data-ref="_ZN4llvm9LiveRange13createDeadDefENS_9SlotIndexERNS_20BumpPtrAllocatorImplINS_15MallocAllocatorELm4096ELm4096EEE">createDeadDef</a>(<a class="ref fake" href="../../include/llvm/CodeGen/SlotIndexes.h.html#83" title='llvm::SlotIndex::SlotIndex' data-ref="_ZN4llvm9SlotIndexC1ERKS0_"></a><a class="local col1 ref" href="#221DefIndex" title='DefIndex' data-ref="221DefIndex">DefIndex</a>, <span class='refarg'><a class="local col3 ref" href="#223Alloc" title='Alloc' data-ref="223Alloc">Alloc</a></span>);</td></tr>
<tr><th id="1390">1390</th><td>      }</td></tr>
<tr><th id="1391">1391</th><td>    }</td></tr>
<tr><th id="1392">1392</th><td></td></tr>
<tr><th id="1393">1393</th><td>    <i>// Make sure that the subrange for resultant undef is removed</i></td></tr>
<tr><th id="1394">1394</th><td><i>    // For example:</i></td></tr>
<tr><th id="1395">1395</th><td><i>    //   %1:sub1&lt;def,read-undef&gt; = LOAD CONSTANT 1</i></td></tr>
<tr><th id="1396">1396</th><td><i>    //   %2 = COPY %1</i></td></tr>
<tr><th id="1397">1397</th><td><i>    // ==&gt;</i></td></tr>
<tr><th id="1398">1398</th><td><i>    //   %2:sub1&lt;def, read-undef&gt; = LOAD CONSTANT 1</i></td></tr>
<tr><th id="1399">1399</th><td><i>    //     ; Correct but need to remove the subrange for %2:sub0</i></td></tr>
<tr><th id="1400">1400</th><td><i>    //     ; as it is now undef</i></td></tr>
<tr><th id="1401">1401</th><td>    <b>if</b> (<a class="local col7 ref" href="#217NewIdx" title='NewIdx' data-ref="217NewIdx">NewIdx</a> != <var>0</var> &amp;&amp; <a class="local col8 ref" href="#218DstInt" title='DstInt' data-ref="218DstInt">DstInt</a>.<a class="ref" href="../../include/llvm/CodeGen/LiveInterval.h.html#_ZNK4llvm12LiveInterval12hasSubRangesEv" title='llvm::LiveInterval::hasSubRanges' data-ref="_ZNK4llvm12LiveInterval12hasSubRangesEv">hasSubRanges</a>()) {</td></tr>
<tr><th id="1402">1402</th><td>      <i>// The affected subregister segments can be removed.</i></td></tr>
<tr><th id="1403">1403</th><td>      <a class="type" href="../../include/llvm/CodeGen/SlotIndexes.h.html#llvm::SlotIndex" title='llvm::SlotIndex' data-ref="llvm::SlotIndex">SlotIndex</a> <dfn class="local col6 decl" id="226CurrIdx" title='CurrIdx' data-type='llvm::SlotIndex' data-ref="226CurrIdx">CurrIdx</dfn> = <a class="tu member" href="#(anonymousnamespace)::RegisterCoalescer::LIS" title='(anonymous namespace)::RegisterCoalescer::LIS' data-use='r' data-ref="(anonymousnamespace)::RegisterCoalescer::LIS">LIS</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/LiveIntervals.h.html#_ZNK4llvm13LiveIntervals19getInstructionIndexERKNS_12MachineInstrE" title='llvm::LiveIntervals::getInstructionIndex' data-ref="_ZNK4llvm13LiveIntervals19getInstructionIndexERKNS_12MachineInstrE">getInstructionIndex</a>(<a class="local col4 ref" href="#204NewMI" title='NewMI' data-ref="204NewMI">NewMI</a>);</td></tr>
<tr><th id="1404">1404</th><td>      <a class="type" href="../../include/llvm/MC/LaneBitmask.h.html#llvm::LaneBitmask" title='llvm::LaneBitmask' data-ref="llvm::LaneBitmask">LaneBitmask</a> <dfn class="local col7 decl" id="227DstMask" title='DstMask' data-type='llvm::LaneBitmask' data-ref="227DstMask">DstMask</dfn> = <a class="tu member" href="#(anonymousnamespace)::RegisterCoalescer::TRI" title='(anonymous namespace)::RegisterCoalescer::TRI' data-use='r' data-ref="(anonymousnamespace)::RegisterCoalescer::TRI">TRI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm18TargetRegisterInfo22getSubRegIndexLaneMaskEj" title='llvm::TargetRegisterInfo::getSubRegIndexLaneMask' data-ref="_ZNK4llvm18TargetRegisterInfo22getSubRegIndexLaneMaskEj">getSubRegIndexLaneMask</a>(<a class="local col7 ref" href="#217NewIdx" title='NewIdx' data-ref="217NewIdx">NewIdx</a>);</td></tr>
<tr><th id="1405">1405</th><td>      <em>bool</em> <dfn class="local col8 decl" id="228UpdatedSubRanges" title='UpdatedSubRanges' data-type='bool' data-ref="228UpdatedSubRanges">UpdatedSubRanges</dfn> = <b>false</b>;</td></tr>
<tr><th id="1406">1406</th><td>      <b>for</b> (<a class="type" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveInterval" title='llvm::LiveInterval' data-ref="llvm::LiveInterval">LiveInterval</a>::<a class="type" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveInterval::SubRange" title='llvm::LiveInterval::SubRange' data-ref="llvm::LiveInterval::SubRange">SubRange</a> &amp;<dfn class="local col9 decl" id="229SR" title='SR' data-type='LiveInterval::SubRange &amp;' data-ref="229SR">SR</dfn> : <a class="local col8 ref" href="#218DstInt" title='DstInt' data-ref="218DstInt">DstInt</a>.<a class="ref" href="../../include/llvm/CodeGen/LiveInterval.h.html#_ZN4llvm12LiveInterval9subrangesEv" title='llvm::LiveInterval::subranges' data-ref="_ZN4llvm12LiveInterval9subrangesEv">subranges</a>()) {</td></tr>
<tr><th id="1407">1407</th><td>        <b>if</b> ((<a class="local col9 ref" href="#229SR" title='SR' data-ref="229SR">SR</a>.<a class="ref" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveInterval::SubRange::LaneMask" title='llvm::LiveInterval::SubRange::LaneMask' data-ref="llvm::LiveInterval::SubRange::LaneMask">LaneMask</a> <a class="ref" href="../../include/llvm/MC/LaneBitmask.h.html#_ZNK4llvm11LaneBitmaskanES0_" title='llvm::LaneBitmask::operator&amp;' data-ref="_ZNK4llvm11LaneBitmaskanES0_">&amp;</a> <a class="ref fake" href="../../include/llvm/MC/LaneBitmask.h.html#39" title='llvm::LaneBitmask::LaneBitmask' data-ref="_ZN4llvm11LaneBitmaskC1ERKS0_"></a><a class="local col7 ref" href="#227DstMask" title='DstMask' data-ref="227DstMask">DstMask</a>).<a class="ref" href="../../include/llvm/MC/LaneBitmask.h.html#_ZNK4llvm11LaneBitmask4noneEv" title='llvm::LaneBitmask::none' data-ref="_ZNK4llvm11LaneBitmask4noneEv">none</a>()) {</td></tr>
<tr><th id="1408">1408</th><td>          <a class="macro" href="../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;regalloc&quot;)) { dbgs() &lt;&lt; &quot;Removing undefined SubRange &quot; &lt;&lt; PrintLaneMask(SR.LaneMask) &lt;&lt; &quot; : &quot; &lt;&lt; SR &lt;&lt; &quot;\n&quot;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>()</td></tr>
<tr><th id="1409">1409</th><td>                     <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"Removing undefined SubRange "</q></td></tr>
<tr><th id="1410">1410</th><td>                     <a class="ref" href="../../include/llvm/Support/Printable.h.html#_ZN4llvmlsERNS_11raw_ostreamERKNS_9PrintableE" title='llvm::operator&lt;&lt;' data-ref="_ZN4llvmlsERNS_11raw_ostreamERKNS_9PrintableE">&lt;&lt;</a> <a class="ref" href="../../include/llvm/MC/LaneBitmask.h.html#_ZN4llvm13PrintLaneMaskENS_11LaneBitmaskE" title='llvm::PrintLaneMask' data-ref="_ZN4llvm13PrintLaneMaskENS_11LaneBitmaskE">PrintLaneMask</a>(<a class="ref fake" href="../../include/llvm/MC/LaneBitmask.h.html#39" title='llvm::LaneBitmask::LaneBitmask' data-ref="_ZN4llvm11LaneBitmaskC1ERKS0_"></a><a class="local col9 ref" href="#229SR" title='SR' data-ref="229SR">SR</a>.<a class="ref" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveInterval::SubRange::LaneMask" title='llvm::LiveInterval::SubRange::LaneMask' data-ref="llvm::LiveInterval::SubRange::LaneMask">LaneMask</a>) <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>" : "</q> <a class="ref" href="../../include/llvm/CodeGen/LiveInterval.h.html#_ZN4llvmlsERNS_11raw_ostreamERKNS_12LiveInterval8SubRangeE" title='llvm::operator&lt;&lt;' data-ref="_ZN4llvmlsERNS_11raw_ostreamERKNS_12LiveInterval8SubRangeE">&lt;&lt;</a> <a class="local col9 ref" href="#229SR" title='SR' data-ref="229SR">SR</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"\n"</q>);</td></tr>
<tr><th id="1411">1411</th><td>          <i>// VNI is in ValNo - remove any segments in this SubRange that have this ValNo</i></td></tr>
<tr><th id="1412">1412</th><td>          <b>if</b> (<a class="type" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::VNInfo" title='llvm::VNInfo' data-ref="llvm::VNInfo">VNInfo</a> *<dfn class="local col0 decl" id="230RmValNo" title='RmValNo' data-type='llvm::VNInfo *' data-ref="230RmValNo"><a class="local col0 ref" href="#230RmValNo" title='RmValNo' data-ref="230RmValNo">RmValNo</a></dfn> = <a class="local col9 ref" href="#229SR" title='SR' data-ref="229SR">SR</a>.<a class="ref" href="../../include/llvm/CodeGen/LiveInterval.h.html#_ZNK4llvm9LiveRange11getVNInfoAtENS_9SlotIndexE" title='llvm::LiveRange::getVNInfoAt' data-ref="_ZNK4llvm9LiveRange11getVNInfoAtENS_9SlotIndexE">getVNInfoAt</a>(<a class="local col6 ref" href="#226CurrIdx" title='CurrIdx' data-ref="226CurrIdx">CurrIdx</a>.<a class="ref" href="../../include/llvm/CodeGen/SlotIndexes.h.html#_ZNK4llvm9SlotIndex10getRegSlotEb" title='llvm::SlotIndex::getRegSlot' data-ref="_ZNK4llvm9SlotIndex10getRegSlotEb">getRegSlot</a>())) {</td></tr>
<tr><th id="1413">1413</th><td>            <a class="local col9 ref" href="#229SR" title='SR' data-ref="229SR">SR</a>.<a class="ref" href="../../include/llvm/CodeGen/LiveInterval.h.html#_ZN4llvm9LiveRange11removeValNoEPNS_6VNInfoE" title='llvm::LiveRange::removeValNo' data-ref="_ZN4llvm9LiveRange11removeValNoEPNS_6VNInfoE">removeValNo</a>(<a class="local col0 ref" href="#230RmValNo" title='RmValNo' data-ref="230RmValNo">RmValNo</a>);</td></tr>
<tr><th id="1414">1414</th><td>            <a class="local col8 ref" href="#228UpdatedSubRanges" title='UpdatedSubRanges' data-ref="228UpdatedSubRanges">UpdatedSubRanges</a> = <b>true</b>;</td></tr>
<tr><th id="1415">1415</th><td>          }</td></tr>
<tr><th id="1416">1416</th><td>        }</td></tr>
<tr><th id="1417">1417</th><td>      }</td></tr>
<tr><th id="1418">1418</th><td>      <b>if</b> (<a class="local col8 ref" href="#228UpdatedSubRanges" title='UpdatedSubRanges' data-ref="228UpdatedSubRanges">UpdatedSubRanges</a>)</td></tr>
<tr><th id="1419">1419</th><td>        <a class="local col8 ref" href="#218DstInt" title='DstInt' data-ref="218DstInt">DstInt</a>.<a class="ref" href="../../include/llvm/CodeGen/LiveInterval.h.html#_ZN4llvm12LiveInterval20removeEmptySubRangesEv" title='llvm::LiveInterval::removeEmptySubRanges' data-ref="_ZN4llvm12LiveInterval20removeEmptySubRangesEv">removeEmptySubRanges</a>();</td></tr>
<tr><th id="1420">1420</th><td>    }</td></tr>
<tr><th id="1421">1421</th><td>  } <b>else</b> <b>if</b> (<a class="local col4 ref" href="#204NewMI" title='NewMI' data-ref="204NewMI">NewMI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>() != <a class="local col7 ref" href="#197CopyDstReg" title='CopyDstReg' data-ref="197CopyDstReg">CopyDstReg</a>) {</td></tr>
<tr><th id="1422">1422</th><td>    <i>// The New instruction may be defining a sub-register of what's actually</i></td></tr>
<tr><th id="1423">1423</th><td><i>    // been asked for. If so it must implicitly define the whole thing.</i></td></tr>
<tr><th id="1424">1424</th><td>    <a class="macro" href="../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (TargetRegisterInfo::isPhysicalRegister(DstReg) &amp;&amp; &quot;Only expect virtual or physical registers in remat&quot;) ? void (0) : __assert_fail (&quot;TargetRegisterInfo::isPhysicalRegister(DstReg) &amp;&amp; \&quot;Only expect virtual or physical registers in remat\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/RegisterCoalescer.cpp&quot;, 1425, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="type" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a>::<a class="ref" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm18TargetRegisterInfo18isPhysicalRegisterEj" title='llvm::TargetRegisterInfo::isPhysicalRegister' data-ref="_ZN4llvm18TargetRegisterInfo18isPhysicalRegisterEj">isPhysicalRegister</a>(<a class="local col8 ref" href="#188DstReg" title='DstReg' data-ref="188DstReg">DstReg</a>) &amp;&amp;</td></tr>
<tr><th id="1425">1425</th><td>           <q>"Only expect virtual or physical registers in remat"</q>);</td></tr>
<tr><th id="1426">1426</th><td>    <a class="local col4 ref" href="#204NewMI" title='NewMI' data-ref="204NewMI">NewMI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand9setIsDeadEb" title='llvm::MachineOperand::setIsDead' data-ref="_ZN4llvm14MachineOperand9setIsDeadEb">setIsDead</a>(<b>true</b>);</td></tr>
<tr><th id="1427">1427</th><td>    <a class="local col4 ref" href="#204NewMI" title='NewMI' data-ref="204NewMI">NewMI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10addOperandERKNS_14MachineOperandE" title='llvm::MachineInstr::addOperand' data-ref="_ZN4llvm12MachineInstr10addOperandERKNS_14MachineOperandE">addOperand</a>(<a class="type" href="../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a>::<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand9CreateRegEjbbbbbbjbbb" title='llvm::MachineOperand::CreateReg' data-ref="_ZN4llvm14MachineOperand9CreateRegEjbbbbbbjbbb">CreateReg</a>(</td></tr>
<tr><th id="1428">1428</th><td>        <a class="local col7 ref" href="#197CopyDstReg" title='CopyDstReg' data-ref="197CopyDstReg">CopyDstReg</a>, <b>true</b> <i>/*IsDef*/</i>, <b>true</b> <i>/*IsImp*/</i>, <b>false</b> <i>/*IsKill*/</i>));</td></tr>
<tr><th id="1429">1429</th><td>    <i>// Record small dead def live-ranges for all the subregisters</i></td></tr>
<tr><th id="1430">1430</th><td><i>    // of the destination register.</i></td></tr>
<tr><th id="1431">1431</th><td><i>    // Otherwise, variables that live through may miss some</i></td></tr>
<tr><th id="1432">1432</th><td><i>    // interferences, thus creating invalid allocation.</i></td></tr>
<tr><th id="1433">1433</th><td><i>    // E.g., i386 code:</i></td></tr>
<tr><th id="1434">1434</th><td><i>    // %1 = somedef ; %1 GR8</i></td></tr>
<tr><th id="1435">1435</th><td><i>    // %2 = remat ; %2 GR32</i></td></tr>
<tr><th id="1436">1436</th><td><i>    // CL = COPY %2.sub_8bit</i></td></tr>
<tr><th id="1437">1437</th><td><i>    // = somedef %1 ; %1 GR8</i></td></tr>
<tr><th id="1438">1438</th><td><i>    // =&gt;</i></td></tr>
<tr><th id="1439">1439</th><td><i>    // %1 = somedef ; %1 GR8</i></td></tr>
<tr><th id="1440">1440</th><td><i>    // dead ECX = remat ; implicit-def CL</i></td></tr>
<tr><th id="1441">1441</th><td><i>    // = somedef %1 ; %1 GR8</i></td></tr>
<tr><th id="1442">1442</th><td><i>    // %1 will see the interferences with CL but not with CH since</i></td></tr>
<tr><th id="1443">1443</th><td><i>    // no live-ranges would have been created for ECX.</i></td></tr>
<tr><th id="1444">1444</th><td><i>    // Fix that!</i></td></tr>
<tr><th id="1445">1445</th><td>    <a class="type" href="../../include/llvm/CodeGen/SlotIndexes.h.html#llvm::SlotIndex" title='llvm::SlotIndex' data-ref="llvm::SlotIndex">SlotIndex</a> <dfn class="local col1 decl" id="231NewMIIdx" title='NewMIIdx' data-type='llvm::SlotIndex' data-ref="231NewMIIdx">NewMIIdx</dfn> = <a class="tu member" href="#(anonymousnamespace)::RegisterCoalescer::LIS" title='(anonymous namespace)::RegisterCoalescer::LIS' data-use='r' data-ref="(anonymousnamespace)::RegisterCoalescer::LIS">LIS</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/LiveIntervals.h.html#_ZNK4llvm13LiveIntervals19getInstructionIndexERKNS_12MachineInstrE" title='llvm::LiveIntervals::getInstructionIndex' data-ref="_ZNK4llvm13LiveIntervals19getInstructionIndexERKNS_12MachineInstrE">getInstructionIndex</a>(<a class="local col4 ref" href="#204NewMI" title='NewMI' data-ref="204NewMI">NewMI</a>);</td></tr>
<tr><th id="1446">1446</th><td>    <b>for</b> (<a class="type" href="../../include/llvm/MC/MCRegisterInfo.h.html#llvm::MCRegUnitIterator" title='llvm::MCRegUnitIterator' data-ref="llvm::MCRegUnitIterator">MCRegUnitIterator</a> <dfn class="local col2 decl" id="232Units" title='Units' data-type='llvm::MCRegUnitIterator' data-ref="232Units">Units</dfn><a class="ref" href="../../include/llvm/MC/MCRegisterInfo.h.html#_ZN4llvm17MCRegUnitIteratorC1EjPKNS_14MCRegisterInfoE" title='llvm::MCRegUnitIterator::MCRegUnitIterator' data-ref="_ZN4llvm17MCRegUnitIteratorC1EjPKNS_14MCRegisterInfoE">(</a><a class="local col4 ref" href="#204NewMI" title='NewMI' data-ref="204NewMI">NewMI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>(), <a class="tu member" href="#(anonymousnamespace)::RegisterCoalescer::TRI" title='(anonymous namespace)::RegisterCoalescer::TRI' data-use='r' data-ref="(anonymousnamespace)::RegisterCoalescer::TRI">TRI</a>);</td></tr>
<tr><th id="1447">1447</th><td>         <a class="local col2 ref" href="#232Units" title='Units' data-ref="232Units">Units</a>.<a class="ref" href="../../include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm14MCRegisterInfo16DiffListIterator7isValidEv" title='llvm::MCRegisterInfo::DiffListIterator::isValid' data-ref="_ZNK4llvm14MCRegisterInfo16DiffListIterator7isValidEv">isValid</a>(); <a class="ref" href="../../include/llvm/MC/MCRegisterInfo.h.html#_ZN4llvm14MCRegisterInfo16DiffListIteratorppEv" title='llvm::MCRegisterInfo::DiffListIterator::operator++' data-ref="_ZN4llvm14MCRegisterInfo16DiffListIteratorppEv">++</a><a class="local col2 ref" href="#232Units" title='Units' data-ref="232Units">Units</a>)</td></tr>
<tr><th id="1448">1448</th><td>      <b>if</b> (<a class="type" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveRange" title='llvm::LiveRange' data-ref="llvm::LiveRange">LiveRange</a> *<dfn class="local col3 decl" id="233LR" title='LR' data-type='llvm::LiveRange *' data-ref="233LR"><a class="local col3 ref" href="#233LR" title='LR' data-ref="233LR">LR</a></dfn> = <a class="tu member" href="#(anonymousnamespace)::RegisterCoalescer::LIS" title='(anonymous namespace)::RegisterCoalescer::LIS' data-use='r' data-ref="(anonymousnamespace)::RegisterCoalescer::LIS">LIS</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/LiveIntervals.h.html#_ZN4llvm13LiveIntervals16getCachedRegUnitEj" title='llvm::LiveIntervals::getCachedRegUnit' data-ref="_ZN4llvm13LiveIntervals16getCachedRegUnitEj">getCachedRegUnit</a>(<a class="ref" href="../../include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm14MCRegisterInfo16DiffListIteratordeEv" title='llvm::MCRegisterInfo::DiffListIterator::operator*' data-ref="_ZNK4llvm14MCRegisterInfo16DiffListIteratordeEv">*</a><a class="local col2 ref" href="#232Units" title='Units' data-ref="232Units">Units</a>))</td></tr>
<tr><th id="1449">1449</th><td>        <a class="local col3 ref" href="#233LR" title='LR' data-ref="233LR">LR</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/LiveInterval.h.html#_ZN4llvm9LiveRange13createDeadDefENS_9SlotIndexERNS_20BumpPtrAllocatorImplINS_15MallocAllocatorELm4096ELm4096EEE" title='llvm::LiveRange::createDeadDef' data-ref="_ZN4llvm9LiveRange13createDeadDefENS_9SlotIndexERNS_20BumpPtrAllocatorImplINS_15MallocAllocatorELm4096ELm4096EEE">createDeadDef</a>(<a class="local col1 ref" href="#231NewMIIdx" title='NewMIIdx' data-ref="231NewMIIdx">NewMIIdx</a>.<a class="ref" href="../../include/llvm/CodeGen/SlotIndexes.h.html#_ZNK4llvm9SlotIndex10getRegSlotEb" title='llvm::SlotIndex::getRegSlot' data-ref="_ZNK4llvm9SlotIndex10getRegSlotEb">getRegSlot</a>(), <span class='refarg'><a class="tu member" href="#(anonymousnamespace)::RegisterCoalescer::LIS" title='(anonymous namespace)::RegisterCoalescer::LIS' data-use='r' data-ref="(anonymousnamespace)::RegisterCoalescer::LIS">LIS</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/LiveIntervals.h.html#_ZN4llvm13LiveIntervals18getVNInfoAllocatorEv" title='llvm::LiveIntervals::getVNInfoAllocator' data-ref="_ZN4llvm13LiveIntervals18getVNInfoAllocatorEv">getVNInfoAllocator</a>()</span>);</td></tr>
<tr><th id="1450">1450</th><td>  }</td></tr>
<tr><th id="1451">1451</th><td></td></tr>
<tr><th id="1452">1452</th><td>  <b>if</b> (<a class="local col4 ref" href="#204NewMI" title='NewMI' data-ref="204NewMI">NewMI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand9getSubRegEv" title='llvm::MachineOperand::getSubReg' data-ref="_ZNK4llvm14MachineOperand9getSubRegEv">getSubReg</a>())</td></tr>
<tr><th id="1453">1453</th><td>    <a class="local col4 ref" href="#204NewMI" title='NewMI' data-ref="204NewMI">NewMI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand10setIsUndefEb" title='llvm::MachineOperand::setIsUndef' data-ref="_ZN4llvm14MachineOperand10setIsUndefEb">setIsUndef</a>();</td></tr>
<tr><th id="1454">1454</th><td></td></tr>
<tr><th id="1455">1455</th><td>  <i>// Transfer over implicit operands to the rematerialized instruction.</i></td></tr>
<tr><th id="1456">1456</th><td>  <b>for</b> (<a class="type" href="../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col4 decl" id="234MO" title='MO' data-type='llvm::MachineOperand &amp;' data-ref="234MO">MO</dfn> : <a class="local col9 ref" href="#209ImplicitOps" title='ImplicitOps' data-ref="209ImplicitOps">ImplicitOps</a>)</td></tr>
<tr><th id="1457">1457</th><td>    <a class="local col4 ref" href="#204NewMI" title='NewMI' data-ref="204NewMI">NewMI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10addOperandERKNS_14MachineOperandE" title='llvm::MachineInstr::addOperand' data-ref="_ZN4llvm12MachineInstr10addOperandERKNS_14MachineOperandE">addOperand</a>(<a class="local col4 ref" href="#234MO" title='MO' data-ref="234MO">MO</a>);</td></tr>
<tr><th id="1458">1458</th><td></td></tr>
<tr><th id="1459">1459</th><td>  <a class="type" href="../../include/llvm/CodeGen/SlotIndexes.h.html#llvm::SlotIndex" title='llvm::SlotIndex' data-ref="llvm::SlotIndex">SlotIndex</a> <dfn class="local col5 decl" id="235NewMIIdx" title='NewMIIdx' data-type='llvm::SlotIndex' data-ref="235NewMIIdx">NewMIIdx</dfn> = <a class="tu member" href="#(anonymousnamespace)::RegisterCoalescer::LIS" title='(anonymous namespace)::RegisterCoalescer::LIS' data-use='r' data-ref="(anonymousnamespace)::RegisterCoalescer::LIS">LIS</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/LiveIntervals.h.html#_ZNK4llvm13LiveIntervals19getInstructionIndexERKNS_12MachineInstrE" title='llvm::LiveIntervals::getInstructionIndex' data-ref="_ZNK4llvm13LiveIntervals19getInstructionIndexERKNS_12MachineInstrE">getInstructionIndex</a>(<a class="local col4 ref" href="#204NewMI" title='NewMI' data-ref="204NewMI">NewMI</a>);</td></tr>
<tr><th id="1460">1460</th><td>  <b>for</b> (<em>unsigned</em> <dfn class="local col6 decl" id="236i" title='i' data-type='unsigned int' data-ref="236i">i</dfn> = <var>0</var>, <dfn class="local col7 decl" id="237e" title='e' data-type='unsigned int' data-ref="237e">e</dfn> = <a class="local col3 ref" href="#213NewMIImplDefs" title='NewMIImplDefs' data-ref="213NewMIImplDefs">NewMIImplDefs</a>.<a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZNK4llvm15SmallVectorBase4sizeEv" title='llvm::SmallVectorBase::size' data-ref="_ZNK4llvm15SmallVectorBase4sizeEv">size</a>(); <a class="local col6 ref" href="#236i" title='i' data-ref="236i">i</a> != <a class="local col7 ref" href="#237e" title='e' data-ref="237e">e</a>; ++<a class="local col6 ref" href="#236i" title='i' data-ref="236i">i</a>) {</td></tr>
<tr><th id="1461">1461</th><td>    <em>unsigned</em> <dfn class="local col8 decl" id="238Reg" title='Reg' data-type='unsigned int' data-ref="238Reg">Reg</dfn> = <a class="local col3 ref" href="#213NewMIImplDefs" title='NewMIImplDefs' data-ref="213NewMIImplDefs">NewMIImplDefs</a><a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm">[<a class="local col6 ref" href="#236i" title='i' data-ref="236i">i</a>]</a>;</td></tr>
<tr><th id="1462">1462</th><td>    <b>for</b> (<a class="type" href="../../include/llvm/MC/MCRegisterInfo.h.html#llvm::MCRegUnitIterator" title='llvm::MCRegUnitIterator' data-ref="llvm::MCRegUnitIterator">MCRegUnitIterator</a> <dfn class="local col9 decl" id="239Units" title='Units' data-type='llvm::MCRegUnitIterator' data-ref="239Units">Units</dfn><a class="ref" href="../../include/llvm/MC/MCRegisterInfo.h.html#_ZN4llvm17MCRegUnitIteratorC1EjPKNS_14MCRegisterInfoE" title='llvm::MCRegUnitIterator::MCRegUnitIterator' data-ref="_ZN4llvm17MCRegUnitIteratorC1EjPKNS_14MCRegisterInfoE">(</a><a class="local col8 ref" href="#238Reg" title='Reg' data-ref="238Reg">Reg</a>, <a class="tu member" href="#(anonymousnamespace)::RegisterCoalescer::TRI" title='(anonymous namespace)::RegisterCoalescer::TRI' data-use='r' data-ref="(anonymousnamespace)::RegisterCoalescer::TRI">TRI</a>); <a class="local col9 ref" href="#239Units" title='Units' data-ref="239Units">Units</a>.<a class="ref" href="../../include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm14MCRegisterInfo16DiffListIterator7isValidEv" title='llvm::MCRegisterInfo::DiffListIterator::isValid' data-ref="_ZNK4llvm14MCRegisterInfo16DiffListIterator7isValidEv">isValid</a>(); <a class="ref" href="../../include/llvm/MC/MCRegisterInfo.h.html#_ZN4llvm14MCRegisterInfo16DiffListIteratorppEv" title='llvm::MCRegisterInfo::DiffListIterator::operator++' data-ref="_ZN4llvm14MCRegisterInfo16DiffListIteratorppEv">++</a><a class="local col9 ref" href="#239Units" title='Units' data-ref="239Units">Units</a>)</td></tr>
<tr><th id="1463">1463</th><td>      <b>if</b> (<a class="type" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveRange" title='llvm::LiveRange' data-ref="llvm::LiveRange">LiveRange</a> *<dfn class="local col0 decl" id="240LR" title='LR' data-type='llvm::LiveRange *' data-ref="240LR"><a class="local col0 ref" href="#240LR" title='LR' data-ref="240LR">LR</a></dfn> = <a class="tu member" href="#(anonymousnamespace)::RegisterCoalescer::LIS" title='(anonymous namespace)::RegisterCoalescer::LIS' data-use='r' data-ref="(anonymousnamespace)::RegisterCoalescer::LIS">LIS</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/LiveIntervals.h.html#_ZN4llvm13LiveIntervals16getCachedRegUnitEj" title='llvm::LiveIntervals::getCachedRegUnit' data-ref="_ZN4llvm13LiveIntervals16getCachedRegUnitEj">getCachedRegUnit</a>(<a class="ref" href="../../include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm14MCRegisterInfo16DiffListIteratordeEv" title='llvm::MCRegisterInfo::DiffListIterator::operator*' data-ref="_ZNK4llvm14MCRegisterInfo16DiffListIteratordeEv">*</a><a class="local col9 ref" href="#239Units" title='Units' data-ref="239Units">Units</a>))</td></tr>
<tr><th id="1464">1464</th><td>        <a class="local col0 ref" href="#240LR" title='LR' data-ref="240LR">LR</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/LiveInterval.h.html#_ZN4llvm9LiveRange13createDeadDefENS_9SlotIndexERNS_20BumpPtrAllocatorImplINS_15MallocAllocatorELm4096ELm4096EEE" title='llvm::LiveRange::createDeadDef' data-ref="_ZN4llvm9LiveRange13createDeadDefENS_9SlotIndexERNS_20BumpPtrAllocatorImplINS_15MallocAllocatorELm4096ELm4096EEE">createDeadDef</a>(<a class="local col5 ref" href="#235NewMIIdx" title='NewMIIdx' data-ref="235NewMIIdx">NewMIIdx</a>.<a class="ref" href="../../include/llvm/CodeGen/SlotIndexes.h.html#_ZNK4llvm9SlotIndex10getRegSlotEb" title='llvm::SlotIndex::getRegSlot' data-ref="_ZNK4llvm9SlotIndex10getRegSlotEb">getRegSlot</a>(), <span class='refarg'><a class="tu member" href="#(anonymousnamespace)::RegisterCoalescer::LIS" title='(anonymous namespace)::RegisterCoalescer::LIS' data-use='r' data-ref="(anonymousnamespace)::RegisterCoalescer::LIS">LIS</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/LiveIntervals.h.html#_ZN4llvm13LiveIntervals18getVNInfoAllocatorEv" title='llvm::LiveIntervals::getVNInfoAllocator' data-ref="_ZN4llvm13LiveIntervals18getVNInfoAllocatorEv">getVNInfoAllocator</a>()</span>);</td></tr>
<tr><th id="1465">1465</th><td>  }</td></tr>
<tr><th id="1466">1466</th><td></td></tr>
<tr><th id="1467">1467</th><td>  <a class="macro" href="../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;regalloc&quot;)) { dbgs() &lt;&lt; &quot;Remat: &quot; &lt;&lt; NewMI; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"Remat: "</q> <a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvmlsERNS_11raw_ostreamERKNS_12MachineInstrE" title='llvm::operator&lt;&lt;' data-ref="_ZN4llvmlsERNS_11raw_ostreamERKNS_12MachineInstrE">&lt;&lt;</a> <a class="local col4 ref" href="#204NewMI" title='NewMI' data-ref="204NewMI">NewMI</a>);</td></tr>
<tr><th id="1468">1468</th><td>  <a class="ref" href="../../include/llvm/ADT/Statistic.h.html#_ZN4llvm9StatisticppEv" title='llvm::Statistic::operator++' data-ref="_ZN4llvm9StatisticppEv">++</a><a class="ref" href="#68" title='NumReMats' data-ref="NumReMats">NumReMats</a>;</td></tr>
<tr><th id="1469">1469</th><td></td></tr>
<tr><th id="1470">1470</th><td>  <i>// If the virtual SrcReg is completely eliminated, update all DBG_VALUEs</i></td></tr>
<tr><th id="1471">1471</th><td><i>  // to describe DstReg instead.</i></td></tr>
<tr><th id="1472">1472</th><td>  <b>if</b> (<a class="tu member" href="#(anonymousnamespace)::RegisterCoalescer::MRI" title='(anonymous namespace)::RegisterCoalescer::MRI' data-use='r' data-ref="(anonymousnamespace)::RegisterCoalescer::MRI">MRI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo15use_nodbg_emptyEj" title='llvm::MachineRegisterInfo::use_nodbg_empty' data-ref="_ZNK4llvm19MachineRegisterInfo15use_nodbg_emptyEj">use_nodbg_empty</a>(<a class="local col6 ref" href="#186SrcReg" title='SrcReg' data-ref="186SrcReg">SrcReg</a>)) {</td></tr>
<tr><th id="1473">1473</th><td>    <b>for</b> (<a class="type" href="../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col1 decl" id="241UseMO" title='UseMO' data-type='llvm::MachineOperand &amp;' data-ref="241UseMO">UseMO</dfn> : <a class="tu member" href="#(anonymousnamespace)::RegisterCoalescer::MRI" title='(anonymous namespace)::RegisterCoalescer::MRI' data-use='r' data-ref="(anonymousnamespace)::RegisterCoalescer::MRI">MRI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo12use_operandsEj" title='llvm::MachineRegisterInfo::use_operands' data-ref="_ZNK4llvm19MachineRegisterInfo12use_operandsEj">use_operands</a>(<a class="local col6 ref" href="#186SrcReg" title='SrcReg' data-ref="186SrcReg">SrcReg</a>)) {</td></tr>
<tr><th id="1474">1474</th><td>      <a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col2 decl" id="242UseMI" title='UseMI' data-type='llvm::MachineInstr *' data-ref="242UseMI">UseMI</dfn> = <a class="local col1 ref" href="#241UseMO" title='UseMO' data-ref="241UseMO">UseMO</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand9getParentEv" title='llvm::MachineOperand::getParent' data-ref="_ZN4llvm14MachineOperand9getParentEv">getParent</a>();</td></tr>
<tr><th id="1475">1475</th><td>      <b>if</b> (<a class="local col2 ref" href="#242UseMI" title='UseMI' data-ref="242UseMI">UseMI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr12isDebugValueEv" title='llvm::MachineInstr::isDebugValue' data-ref="_ZNK4llvm12MachineInstr12isDebugValueEv">isDebugValue</a>()) {</td></tr>
<tr><th id="1476">1476</th><td>        <b>if</b> (<a class="type" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a>::<a class="ref" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm18TargetRegisterInfo18isPhysicalRegisterEj" title='llvm::TargetRegisterInfo::isPhysicalRegister' data-ref="_ZN4llvm18TargetRegisterInfo18isPhysicalRegisterEj">isPhysicalRegister</a>(<a class="local col8 ref" href="#188DstReg" title='DstReg' data-ref="188DstReg">DstReg</a>))</td></tr>
<tr><th id="1477">1477</th><td>          <a class="local col1 ref" href="#241UseMO" title='UseMO' data-ref="241UseMO">UseMO</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand12substPhysRegEjRKNS_18TargetRegisterInfoE" title='llvm::MachineOperand::substPhysReg' data-ref="_ZN4llvm14MachineOperand12substPhysRegEjRKNS_18TargetRegisterInfoE">substPhysReg</a>(<a class="local col8 ref" href="#188DstReg" title='DstReg' data-ref="188DstReg">DstReg</a>, *<a class="tu member" href="#(anonymousnamespace)::RegisterCoalescer::TRI" title='(anonymous namespace)::RegisterCoalescer::TRI' data-use='r' data-ref="(anonymousnamespace)::RegisterCoalescer::TRI">TRI</a>);</td></tr>
<tr><th id="1478">1478</th><td>        <b>else</b></td></tr>
<tr><th id="1479">1479</th><td>          <a class="local col1 ref" href="#241UseMO" title='UseMO' data-ref="241UseMO">UseMO</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand6setRegEj" title='llvm::MachineOperand::setReg' data-ref="_ZN4llvm14MachineOperand6setRegEj">setReg</a>(<a class="local col8 ref" href="#188DstReg" title='DstReg' data-ref="188DstReg">DstReg</a>);</td></tr>
<tr><th id="1480">1480</th><td>        <i>// Move the debug value directly after the def of the rematerialized</i></td></tr>
<tr><th id="1481">1481</th><td><i>        // value in DstReg.</i></td></tr>
<tr><th id="1482">1482</th><td>        <a class="local col2 ref" href="#202MBB" title='MBB' data-ref="202MBB">MBB</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock6spliceENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEPS0_S3_" title='llvm::MachineBasicBlock::splice' data-ref="_ZN4llvm17MachineBasicBlock6spliceENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEPS0_S3_">splice</a>(<a class="ref fake" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iteratorE" title='llvm::MachineInstrBundleIterator::MachineInstrBundleIterator&lt;Ty, IsReverse&gt;' data-ref="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iteratorE"></a><span class="namespace">std::</span><a class="ref" href="../../../../include/c++/7/bits/stl_iterator_base_funcs.h.html#_ZSt4nextT_NSt15iterator_traitsIS_E15difference_typeE" title='std::next' data-ref="_ZSt4nextT_NSt15iterator_traitsIS_E15difference_typeE">next</a>(<a class="local col4 ref" href="#204NewMI" title='NewMI' data-ref="204NewMI">NewMI</a>.<a class="ref" href="../../include/llvm/ADT/ilist_node.h.html#_ZN4llvm15ilist_node_impl11getIteratorEv" title='llvm::ilist_node_impl::getIterator' data-ref="_ZN4llvm15ilist_node_impl11getIteratorEv">getIterator</a>()), <a class="local col2 ref" href="#242UseMI" title='UseMI' data-ref="242UseMI">UseMI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv">getParent</a>(), <a class="ref fake" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator7pointerE" title='llvm::MachineInstrBundleIterator::MachineInstrBundleIterator&lt;Ty, IsReverse&gt;' data-ref="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator7pointerE"></a><a class="local col2 ref" href="#242UseMI" title='UseMI' data-ref="242UseMI">UseMI</a>);</td></tr>
<tr><th id="1483">1483</th><td>        <a class="macro" href="../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;regalloc&quot;)) { dbgs() &lt;&lt; &quot;\t\tupdated: &quot; &lt;&lt; *UseMI; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"\t\tupdated: "</q> <a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvmlsERNS_11raw_ostreamERKNS_12MachineInstrE" title='llvm::operator&lt;&lt;' data-ref="_ZN4llvmlsERNS_11raw_ostreamERKNS_12MachineInstrE">&lt;&lt;</a> *<a class="local col2 ref" href="#242UseMI" title='UseMI' data-ref="242UseMI">UseMI</a>);</td></tr>
<tr><th id="1484">1484</th><td>      }</td></tr>
<tr><th id="1485">1485</th><td>    }</td></tr>
<tr><th id="1486">1486</th><td>  }</td></tr>
<tr><th id="1487">1487</th><td></td></tr>
<tr><th id="1488">1488</th><td>  <b>if</b> (<a class="tu member" href="#(anonymousnamespace)::RegisterCoalescer::ToBeUpdated" title='(anonymous namespace)::RegisterCoalescer::ToBeUpdated' data-use='m' data-ref="(anonymousnamespace)::RegisterCoalescer::ToBeUpdated">ToBeUpdated</a>.<a class="ref" href="../../include/llvm/ADT/DenseSet.h.html#_ZNK4llvm6detail12DenseSetImpl5countENS_26const_pointer_or_const_refIT_vE4typeE" title='llvm::detail::DenseSetImpl::count' data-ref="_ZNK4llvm6detail12DenseSetImpl5countENS_26const_pointer_or_const_refIT_vE4typeE">count</a>(<a class="local col6 ref" href="#186SrcReg" title='SrcReg' data-ref="186SrcReg">SrcReg</a>))</td></tr>
<tr><th id="1489">1489</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1490">1490</th><td></td></tr>
<tr><th id="1491">1491</th><td>  <em>unsigned</em> <dfn class="local col3 decl" id="243NumCopyUses" title='NumCopyUses' data-type='unsigned int' data-ref="243NumCopyUses">NumCopyUses</dfn> = <var>0</var>;</td></tr>
<tr><th id="1492">1492</th><td>  <b>for</b> (<a class="type" href="../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col4 decl" id="244UseMO" title='UseMO' data-type='llvm::MachineOperand &amp;' data-ref="244UseMO">UseMO</dfn> : <a class="tu member" href="#(anonymousnamespace)::RegisterCoalescer::MRI" title='(anonymous namespace)::RegisterCoalescer::MRI' data-use='r' data-ref="(anonymousnamespace)::RegisterCoalescer::MRI">MRI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo18use_nodbg_operandsEj" title='llvm::MachineRegisterInfo::use_nodbg_operands' data-ref="_ZNK4llvm19MachineRegisterInfo18use_nodbg_operandsEj">use_nodbg_operands</a>(<a class="local col6 ref" href="#186SrcReg" title='SrcReg' data-ref="186SrcReg">SrcReg</a>)) {</td></tr>
<tr><th id="1493">1493</th><td>    <b>if</b> (<a class="local col4 ref" href="#244UseMO" title='UseMO' data-ref="244UseMO">UseMO</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand9getParentEv" title='llvm::MachineOperand::getParent' data-ref="_ZN4llvm14MachineOperand9getParentEv">getParent</a>()-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10isCopyLikeEv" title='llvm::MachineInstr::isCopyLike' data-ref="_ZNK4llvm12MachineInstr10isCopyLikeEv">isCopyLike</a>())</td></tr>
<tr><th id="1494">1494</th><td>      <a class="local col3 ref" href="#243NumCopyUses" title='NumCopyUses' data-ref="243NumCopyUses">NumCopyUses</a>++;</td></tr>
<tr><th id="1495">1495</th><td>  }</td></tr>
<tr><th id="1496">1496</th><td>  <b>if</b> (<a class="local col3 ref" href="#243NumCopyUses" title='NumCopyUses' data-ref="243NumCopyUses">NumCopyUses</a> &lt; <a class="ref fake" href="../../include/llvm/Support/CommandLine.h.html#_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev" title='llvm::cl::opt_storage&lt;type-parameter-0-0, false, false&gt;::operator type-parameter-0-0' data-ref="_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev"></a><a class="tu ref" href="#LateRematUpdateThreshold" title='LateRematUpdateThreshold' data-use='m' data-ref="LateRematUpdateThreshold">LateRematUpdateThreshold</a>) {</td></tr>
<tr><th id="1497">1497</th><td>    <i>// The source interval can become smaller because we removed a use.</i></td></tr>
<tr><th id="1498">1498</th><td>    <a class="tu member" href="#_ZN12_GLOBAL__N_117RegisterCoalescer12shrinkToUsesEPN4llvm12LiveIntervalEPNS1_15SmallVectorImplIPNS1_12MachineInstrEEE" title='(anonymous namespace)::RegisterCoalescer::shrinkToUses' data-use='c' data-ref="_ZN12_GLOBAL__N_117RegisterCoalescer12shrinkToUsesEPN4llvm12LiveIntervalEPNS1_15SmallVectorImplIPNS1_12MachineInstrEEE">shrinkToUses</a>(&amp;<a class="local col0 ref" href="#190SrcInt" title='SrcInt' data-ref="190SrcInt">SrcInt</a>, &amp;<a class="tu member" href="#(anonymousnamespace)::RegisterCoalescer::DeadDefs" title='(anonymous namespace)::RegisterCoalescer::DeadDefs' data-use='a' data-ref="(anonymousnamespace)::RegisterCoalescer::DeadDefs">DeadDefs</a>);</td></tr>
<tr><th id="1499">1499</th><td>    <b>if</b> (!<a class="tu member" href="#(anonymousnamespace)::RegisterCoalescer::DeadDefs" title='(anonymous namespace)::RegisterCoalescer::DeadDefs' data-use='m' data-ref="(anonymousnamespace)::RegisterCoalescer::DeadDefs">DeadDefs</a>.<a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZNK4llvm15SmallVectorBase5emptyEv" title='llvm::SmallVectorBase::empty' data-ref="_ZNK4llvm15SmallVectorBase5emptyEv">empty</a>())</td></tr>
<tr><th id="1500">1500</th><td>      <a class="tu member" href="#_ZN12_GLOBAL__N_117RegisterCoalescer17eliminateDeadDefsEv" title='(anonymous namespace)::RegisterCoalescer::eliminateDeadDefs' data-use='c' data-ref="_ZN12_GLOBAL__N_117RegisterCoalescer17eliminateDeadDefsEv">eliminateDeadDefs</a>();</td></tr>
<tr><th id="1501">1501</th><td>  } <b>else</b> {</td></tr>
<tr><th id="1502">1502</th><td>    <a class="tu member" href="#(anonymousnamespace)::RegisterCoalescer::ToBeUpdated" title='(anonymous namespace)::RegisterCoalescer::ToBeUpdated' data-use='m' data-ref="(anonymousnamespace)::RegisterCoalescer::ToBeUpdated">ToBeUpdated</a>.<a class="ref" href="../../include/llvm/ADT/DenseSet.h.html#_ZN4llvm6detail12DenseSetImpl6insertERKT_" title='llvm::detail::DenseSetImpl::insert' data-ref="_ZN4llvm6detail12DenseSetImpl6insertERKT_">insert</a>(<a class="local col6 ref" href="#186SrcReg" title='SrcReg' data-ref="186SrcReg">SrcReg</a>);</td></tr>
<tr><th id="1503">1503</th><td>  }</td></tr>
<tr><th id="1504">1504</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1505">1505</th><td>}</td></tr>
<tr><th id="1506">1506</th><td></td></tr>
<tr><th id="1507">1507</th><td><a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<a class="tu type" href="#(anonymousnamespace)::RegisterCoalescer" title='(anonymous namespace)::RegisterCoalescer' data-ref="(anonymousnamespace)::RegisterCoalescer">RegisterCoalescer</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_117RegisterCoalescer18eliminateUndefCopyEPN4llvm12MachineInstrE" title='(anonymous namespace)::RegisterCoalescer::eliminateUndefCopy' data-type='llvm::MachineInstr * (anonymous namespace)::RegisterCoalescer::eliminateUndefCopy(llvm::MachineInstr * CopyMI)' data-ref="_ZN12_GLOBAL__N_117RegisterCoalescer18eliminateUndefCopyEPN4llvm12MachineInstrE">eliminateUndefCopy</dfn>(<a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col5 decl" id="245CopyMI" title='CopyMI' data-type='llvm::MachineInstr *' data-ref="245CopyMI">CopyMI</dfn>) {</td></tr>
<tr><th id="1508">1508</th><td>  <i>// ProcessImplicitDefs may leave some copies of &lt;undef&gt; values, it only</i></td></tr>
<tr><th id="1509">1509</th><td><i>  // removes local variables. When we have a copy like:</i></td></tr>
<tr><th id="1510">1510</th><td><i>  //</i></td></tr>
<tr><th id="1511">1511</th><td><i>  //   %1 = COPY undef %2</i></td></tr>
<tr><th id="1512">1512</th><td><i>  //</i></td></tr>
<tr><th id="1513">1513</th><td><i>  // We delete the copy and remove the corresponding value number from %1.</i></td></tr>
<tr><th id="1514">1514</th><td><i>  // Any uses of that value number are marked as &lt;undef&gt;.</i></td></tr>
<tr><th id="1515">1515</th><td><i></i></td></tr>
<tr><th id="1516">1516</th><td><i>  // Note that we do not query CoalescerPair here but redo isMoveInstr as the</i></td></tr>
<tr><th id="1517">1517</th><td><i>  // CoalescerPair may have a new register class with adjusted subreg indices</i></td></tr>
<tr><th id="1518">1518</th><td><i>  // at this point.</i></td></tr>
<tr><th id="1519">1519</th><td>  <em>unsigned</em> <dfn class="local col6 decl" id="246SrcReg" title='SrcReg' data-type='unsigned int' data-ref="246SrcReg">SrcReg</dfn>, <dfn class="local col7 decl" id="247DstReg" title='DstReg' data-type='unsigned int' data-ref="247DstReg">DstReg</dfn>, <dfn class="local col8 decl" id="248SrcSubIdx" title='SrcSubIdx' data-type='unsigned int' data-ref="248SrcSubIdx">SrcSubIdx</dfn>, <dfn class="local col9 decl" id="249DstSubIdx" title='DstSubIdx' data-type='unsigned int' data-ref="249DstSubIdx">DstSubIdx</dfn>;</td></tr>
<tr><th id="1520">1520</th><td>  <b>if</b>(!<a class="tu ref" href="#_ZL11isMoveInstrRKN4llvm18TargetRegisterInfoEPKNS_12MachineInstrERjS6_S6_S6_" title='isMoveInstr' data-use='c' data-ref="_ZL11isMoveInstrRKN4llvm18TargetRegisterInfoEPKNS_12MachineInstrERjS6_S6_S6_">isMoveInstr</a>(*<a class="tu member" href="#(anonymousnamespace)::RegisterCoalescer::TRI" title='(anonymous namespace)::RegisterCoalescer::TRI' data-use='r' data-ref="(anonymousnamespace)::RegisterCoalescer::TRI">TRI</a>, <a class="local col5 ref" href="#245CopyMI" title='CopyMI' data-ref="245CopyMI">CopyMI</a>, <span class='refarg'><a class="local col6 ref" href="#246SrcReg" title='SrcReg' data-ref="246SrcReg">SrcReg</a></span>, <span class='refarg'><a class="local col7 ref" href="#247DstReg" title='DstReg' data-ref="247DstReg">DstReg</a></span>, <span class='refarg'><a class="local col8 ref" href="#248SrcSubIdx" title='SrcSubIdx' data-ref="248SrcSubIdx">SrcSubIdx</a></span>, <span class='refarg'><a class="local col9 ref" href="#249DstSubIdx" title='DstSubIdx' data-ref="249DstSubIdx">DstSubIdx</a></span>))</td></tr>
<tr><th id="1521">1521</th><td>    <b>return</b> <b>nullptr</b>;</td></tr>
<tr><th id="1522">1522</th><td></td></tr>
<tr><th id="1523">1523</th><td>  <a class="type" href="../../include/llvm/CodeGen/SlotIndexes.h.html#llvm::SlotIndex" title='llvm::SlotIndex' data-ref="llvm::SlotIndex">SlotIndex</a> <dfn class="local col0 decl" id="250Idx" title='Idx' data-type='llvm::SlotIndex' data-ref="250Idx">Idx</dfn> = <a class="tu member" href="#(anonymousnamespace)::RegisterCoalescer::LIS" title='(anonymous namespace)::RegisterCoalescer::LIS' data-use='r' data-ref="(anonymousnamespace)::RegisterCoalescer::LIS">LIS</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/LiveIntervals.h.html#_ZNK4llvm13LiveIntervals19getInstructionIndexERKNS_12MachineInstrE" title='llvm::LiveIntervals::getInstructionIndex' data-ref="_ZNK4llvm13LiveIntervals19getInstructionIndexERKNS_12MachineInstrE">getInstructionIndex</a>(*<a class="local col5 ref" href="#245CopyMI" title='CopyMI' data-ref="245CopyMI">CopyMI</a>);</td></tr>
<tr><th id="1524">1524</th><td>  <em>const</em> <a class="type" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveInterval" title='llvm::LiveInterval' data-ref="llvm::LiveInterval">LiveInterval</a> &amp;<dfn class="local col1 decl" id="251SrcLI" title='SrcLI' data-type='const llvm::LiveInterval &amp;' data-ref="251SrcLI">SrcLI</dfn> = <a class="tu member" href="#(anonymousnamespace)::RegisterCoalescer::LIS" title='(anonymous namespace)::RegisterCoalescer::LIS' data-use='r' data-ref="(anonymousnamespace)::RegisterCoalescer::LIS">LIS</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/LiveIntervals.h.html#_ZN4llvm13LiveIntervals11getIntervalEj" title='llvm::LiveIntervals::getInterval' data-ref="_ZN4llvm13LiveIntervals11getIntervalEj">getInterval</a>(<a class="local col6 ref" href="#246SrcReg" title='SrcReg' data-ref="246SrcReg">SrcReg</a>);</td></tr>
<tr><th id="1525">1525</th><td>  <i>// CopyMI is undef iff SrcReg is not live before the instruction.</i></td></tr>
<tr><th id="1526">1526</th><td>  <b>if</b> (<a class="local col8 ref" href="#248SrcSubIdx" title='SrcSubIdx' data-ref="248SrcSubIdx">SrcSubIdx</a> != <var>0</var> &amp;&amp; <a class="local col1 ref" href="#251SrcLI" title='SrcLI' data-ref="251SrcLI">SrcLI</a>.<a class="ref" href="../../include/llvm/CodeGen/LiveInterval.h.html#_ZNK4llvm12LiveInterval12hasSubRangesEv" title='llvm::LiveInterval::hasSubRanges' data-ref="_ZNK4llvm12LiveInterval12hasSubRangesEv">hasSubRanges</a>()) {</td></tr>
<tr><th id="1527">1527</th><td>    <a class="type" href="../../include/llvm/MC/LaneBitmask.h.html#llvm::LaneBitmask" title='llvm::LaneBitmask' data-ref="llvm::LaneBitmask">LaneBitmask</a> <dfn class="local col2 decl" id="252SrcMask" title='SrcMask' data-type='llvm::LaneBitmask' data-ref="252SrcMask">SrcMask</dfn> = <a class="tu member" href="#(anonymousnamespace)::RegisterCoalescer::TRI" title='(anonymous namespace)::RegisterCoalescer::TRI' data-use='r' data-ref="(anonymousnamespace)::RegisterCoalescer::TRI">TRI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm18TargetRegisterInfo22getSubRegIndexLaneMaskEj" title='llvm::TargetRegisterInfo::getSubRegIndexLaneMask' data-ref="_ZNK4llvm18TargetRegisterInfo22getSubRegIndexLaneMaskEj">getSubRegIndexLaneMask</a>(<a class="local col8 ref" href="#248SrcSubIdx" title='SrcSubIdx' data-ref="248SrcSubIdx">SrcSubIdx</a>);</td></tr>
<tr><th id="1528">1528</th><td>    <b>for</b> (<em>const</em> <a class="type" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveInterval" title='llvm::LiveInterval' data-ref="llvm::LiveInterval">LiveInterval</a>::<a class="type" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveInterval::SubRange" title='llvm::LiveInterval::SubRange' data-ref="llvm::LiveInterval::SubRange">SubRange</a> &amp;<dfn class="local col3 decl" id="253SR" title='SR' data-type='const LiveInterval::SubRange &amp;' data-ref="253SR">SR</dfn> : <a class="local col1 ref" href="#251SrcLI" title='SrcLI' data-ref="251SrcLI">SrcLI</a>.<a class="ref" href="../../include/llvm/CodeGen/LiveInterval.h.html#_ZNK4llvm12LiveInterval9subrangesEv" title='llvm::LiveInterval::subranges' data-ref="_ZNK4llvm12LiveInterval9subrangesEv">subranges</a>()) {</td></tr>
<tr><th id="1529">1529</th><td>      <b>if</b> ((<a class="local col3 ref" href="#253SR" title='SR' data-ref="253SR">SR</a>.<a class="ref" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveInterval::SubRange::LaneMask" title='llvm::LiveInterval::SubRange::LaneMask' data-ref="llvm::LiveInterval::SubRange::LaneMask">LaneMask</a> <a class="ref" href="../../include/llvm/MC/LaneBitmask.h.html#_ZNK4llvm11LaneBitmaskanES0_" title='llvm::LaneBitmask::operator&amp;' data-ref="_ZNK4llvm11LaneBitmaskanES0_">&amp;</a> <a class="ref fake" href="../../include/llvm/MC/LaneBitmask.h.html#39" title='llvm::LaneBitmask::LaneBitmask' data-ref="_ZN4llvm11LaneBitmaskC1ERKS0_"></a><a class="local col2 ref" href="#252SrcMask" title='SrcMask' data-ref="252SrcMask">SrcMask</a>).<a class="ref" href="../../include/llvm/MC/LaneBitmask.h.html#_ZNK4llvm11LaneBitmask4noneEv" title='llvm::LaneBitmask::none' data-ref="_ZNK4llvm11LaneBitmask4noneEv">none</a>())</td></tr>
<tr><th id="1530">1530</th><td>        <b>continue</b>;</td></tr>
<tr><th id="1531">1531</th><td>      <b>if</b> (<a class="local col3 ref" href="#253SR" title='SR' data-ref="253SR">SR</a>.<a class="ref" href="../../include/llvm/CodeGen/LiveInterval.h.html#_ZNK4llvm9LiveRange6liveAtENS_9SlotIndexE" title='llvm::LiveRange::liveAt' data-ref="_ZNK4llvm9LiveRange6liveAtENS_9SlotIndexE">liveAt</a>(<a class="ref fake" href="../../include/llvm/CodeGen/SlotIndexes.h.html#83" title='llvm::SlotIndex::SlotIndex' data-ref="_ZN4llvm9SlotIndexC1ERKS0_"></a><a class="local col0 ref" href="#250Idx" title='Idx' data-ref="250Idx">Idx</a>))</td></tr>
<tr><th id="1532">1532</th><td>        <b>return</b> <b>nullptr</b>;</td></tr>
<tr><th id="1533">1533</th><td>    }</td></tr>
<tr><th id="1534">1534</th><td>  } <b>else</b> <b>if</b> (<a class="local col1 ref" href="#251SrcLI" title='SrcLI' data-ref="251SrcLI">SrcLI</a>.<a class="ref" href="../../include/llvm/CodeGen/LiveInterval.h.html#_ZNK4llvm9LiveRange6liveAtENS_9SlotIndexE" title='llvm::LiveRange::liveAt' data-ref="_ZNK4llvm9LiveRange6liveAtENS_9SlotIndexE">liveAt</a>(<a class="ref fake" href="../../include/llvm/CodeGen/SlotIndexes.h.html#83" title='llvm::SlotIndex::SlotIndex' data-ref="_ZN4llvm9SlotIndexC1ERKS0_"></a><a class="local col0 ref" href="#250Idx" title='Idx' data-ref="250Idx">Idx</a>))</td></tr>
<tr><th id="1535">1535</th><td>    <b>return</b> <b>nullptr</b>;</td></tr>
<tr><th id="1536">1536</th><td></td></tr>
<tr><th id="1537">1537</th><td>  <i>// If the undef copy defines a live-out value (i.e. an input to a PHI def),</i></td></tr>
<tr><th id="1538">1538</th><td><i>  // then replace it with an IMPLICIT_DEF.</i></td></tr>
<tr><th id="1539">1539</th><td>  <a class="type" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveInterval" title='llvm::LiveInterval' data-ref="llvm::LiveInterval">LiveInterval</a> &amp;<dfn class="local col4 decl" id="254DstLI" title='DstLI' data-type='llvm::LiveInterval &amp;' data-ref="254DstLI">DstLI</dfn> = <a class="tu member" href="#(anonymousnamespace)::RegisterCoalescer::LIS" title='(anonymous namespace)::RegisterCoalescer::LIS' data-use='r' data-ref="(anonymousnamespace)::RegisterCoalescer::LIS">LIS</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/LiveIntervals.h.html#_ZN4llvm13LiveIntervals11getIntervalEj" title='llvm::LiveIntervals::getInterval' data-ref="_ZN4llvm13LiveIntervals11getIntervalEj">getInterval</a>(<a class="local col7 ref" href="#247DstReg" title='DstReg' data-ref="247DstReg">DstReg</a>);</td></tr>
<tr><th id="1540">1540</th><td>  <a class="type" href="../../include/llvm/CodeGen/SlotIndexes.h.html#llvm::SlotIndex" title='llvm::SlotIndex' data-ref="llvm::SlotIndex">SlotIndex</a> <dfn class="local col5 decl" id="255RegIndex" title='RegIndex' data-type='llvm::SlotIndex' data-ref="255RegIndex">RegIndex</dfn> = <a class="local col0 ref" href="#250Idx" title='Idx' data-ref="250Idx">Idx</a>.<a class="ref" href="../../include/llvm/CodeGen/SlotIndexes.h.html#_ZNK4llvm9SlotIndex10getRegSlotEb" title='llvm::SlotIndex::getRegSlot' data-ref="_ZNK4llvm9SlotIndex10getRegSlotEb">getRegSlot</a>();</td></tr>
<tr><th id="1541">1541</th><td>  <a class="type" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveRange" title='llvm::LiveRange' data-ref="llvm::LiveRange">LiveRange</a>::<a class="type" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveRange::Segment" title='llvm::LiveRange::Segment' data-ref="llvm::LiveRange::Segment">Segment</a> *<dfn class="local col6 decl" id="256Seg" title='Seg' data-type='LiveRange::Segment *' data-ref="256Seg">Seg</dfn> = <a class="local col4 ref" href="#254DstLI" title='DstLI' data-ref="254DstLI">DstLI</a>.<a class="ref" href="../../include/llvm/CodeGen/LiveInterval.h.html#_ZN4llvm9LiveRange20getSegmentContainingENS_9SlotIndexE" title='llvm::LiveRange::getSegmentContaining' data-ref="_ZN4llvm9LiveRange20getSegmentContainingENS_9SlotIndexE">getSegmentContaining</a>(<a class="ref fake" href="../../include/llvm/CodeGen/SlotIndexes.h.html#83" title='llvm::SlotIndex::SlotIndex' data-ref="_ZN4llvm9SlotIndexC1ERKS0_"></a><a class="local col5 ref" href="#255RegIndex" title='RegIndex' data-ref="255RegIndex">RegIndex</a>);</td></tr>
<tr><th id="1542">1542</th><td>  <a class="macro" href="../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (Seg != nullptr &amp;&amp; &quot;No segment for defining instruction&quot;) ? void (0) : __assert_fail (&quot;Seg != nullptr &amp;&amp; \&quot;No segment for defining instruction\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/RegisterCoalescer.cpp&quot;, 1542, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col6 ref" href="#256Seg" title='Seg' data-ref="256Seg">Seg</a> != <b>nullptr</b> &amp;&amp; <q>"No segment for defining instruction"</q>);</td></tr>
<tr><th id="1543">1543</th><td>  <b>if</b> (<a class="type" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::VNInfo" title='llvm::VNInfo' data-ref="llvm::VNInfo">VNInfo</a> *<dfn class="local col7 decl" id="257V" title='V' data-type='llvm::VNInfo *' data-ref="257V"><a class="local col7 ref" href="#257V" title='V' data-ref="257V">V</a></dfn> = <a class="local col4 ref" href="#254DstLI" title='DstLI' data-ref="254DstLI">DstLI</a>.<a class="ref" href="../../include/llvm/CodeGen/LiveInterval.h.html#_ZNK4llvm9LiveRange11getVNInfoAtENS_9SlotIndexE" title='llvm::LiveRange::getVNInfoAt' data-ref="_ZNK4llvm9LiveRange11getVNInfoAtENS_9SlotIndexE">getVNInfoAt</a>(<a class="ref fake" href="../../include/llvm/CodeGen/SlotIndexes.h.html#83" title='llvm::SlotIndex::SlotIndex' data-ref="_ZN4llvm9SlotIndexC1ERKS0_"></a><a class="local col6 ref" href="#256Seg" title='Seg' data-ref="256Seg">Seg</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveRange::Segment::end" title='llvm::LiveRange::Segment::end' data-ref="llvm::LiveRange::Segment::end">end</a>)) {</td></tr>
<tr><th id="1544">1544</th><td>    <b>if</b> (<a class="local col7 ref" href="#257V" title='V' data-ref="257V">V</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/LiveInterval.h.html#_ZNK4llvm6VNInfo8isPHIDefEv" title='llvm::VNInfo::isPHIDef' data-ref="_ZNK4llvm6VNInfo8isPHIDefEv">isPHIDef</a>()) {</td></tr>
<tr><th id="1545">1545</th><td>      <a class="local col5 ref" href="#245CopyMI" title='CopyMI' data-ref="245CopyMI">CopyMI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr7setDescERKNS_11MCInstrDescE" title='llvm::MachineInstr::setDesc' data-ref="_ZN4llvm12MachineInstr7setDescERKNS_11MCInstrDescE">setDesc</a>(<a class="tu member" href="#(anonymousnamespace)::RegisterCoalescer::TII" title='(anonymous namespace)::RegisterCoalescer::TII' data-use='r' data-ref="(anonymousnamespace)::RegisterCoalescer::TII">TII</a>-&gt;<a class="ref" href="../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">TargetOpcode::</span><a class="enum" href="../../include/llvm/Support/TargetOpcodes.def.html#57" title='llvm::TargetOpcode::IMPLICIT_DEF' data-ref="llvm::TargetOpcode::IMPLICIT_DEF">IMPLICIT_DEF</a>));</td></tr>
<tr><th id="1546">1546</th><td>      <b>for</b> (<em>unsigned</em> <dfn class="local col8 decl" id="258i" title='i' data-type='unsigned int' data-ref="258i">i</dfn> = <a class="local col5 ref" href="#245CopyMI" title='CopyMI' data-ref="245CopyMI">CopyMI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr14getNumOperandsEv" title='llvm::MachineInstr::getNumOperands' data-ref="_ZNK4llvm12MachineInstr14getNumOperandsEv">getNumOperands</a>(); <a class="local col8 ref" href="#258i" title='i' data-ref="258i">i</a> != <var>0</var>; --<a class="local col8 ref" href="#258i" title='i' data-ref="258i">i</a>) {</td></tr>
<tr><th id="1547">1547</th><td>        <a class="type" href="../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col9 decl" id="259MO" title='MO' data-type='llvm::MachineOperand &amp;' data-ref="259MO">MO</dfn> = <a class="local col5 ref" href="#245CopyMI" title='CopyMI' data-ref="245CopyMI">CopyMI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col8 ref" href="#258i" title='i' data-ref="258i">i</a>-<var>1</var>);</td></tr>
<tr><th id="1548">1548</th><td>        <b>if</b> (<a class="local col9 ref" href="#259MO" title='MO' data-ref="259MO">MO</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>() &amp;&amp; <a class="local col9 ref" href="#259MO" title='MO' data-ref="259MO">MO</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isUseEv" title='llvm::MachineOperand::isUse' data-ref="_ZNK4llvm14MachineOperand5isUseEv">isUse</a>())</td></tr>
<tr><th id="1549">1549</th><td>          <a class="local col5 ref" href="#245CopyMI" title='CopyMI' data-ref="245CopyMI">CopyMI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr13RemoveOperandEj" title='llvm::MachineInstr::RemoveOperand' data-ref="_ZN4llvm12MachineInstr13RemoveOperandEj">RemoveOperand</a>(<a class="local col8 ref" href="#258i" title='i' data-ref="258i">i</a>-<var>1</var>);</td></tr>
<tr><th id="1550">1550</th><td>      }</td></tr>
<tr><th id="1551">1551</th><td>      <a class="macro" href="../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;regalloc&quot;)) { dbgs() &lt;&lt; &quot;\tReplaced copy of &lt;undef&gt; value with an &quot; &quot;implicit def\n&quot;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"\tReplaced copy of &lt;undef&gt; value with an "</q></td></tr>
<tr><th id="1552">1552</th><td>                           <q>"implicit def\n"</q>);</td></tr>
<tr><th id="1553">1553</th><td>      <b>return</b> <a class="local col5 ref" href="#245CopyMI" title='CopyMI' data-ref="245CopyMI">CopyMI</a>;</td></tr>
<tr><th id="1554">1554</th><td>    }</td></tr>
<tr><th id="1555">1555</th><td>  }</td></tr>
<tr><th id="1556">1556</th><td></td></tr>
<tr><th id="1557">1557</th><td>  <i>// Remove any DstReg segments starting at the instruction.</i></td></tr>
<tr><th id="1558">1558</th><td>  <a class="macro" href="../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;regalloc&quot;)) { dbgs() &lt;&lt; &quot;\tEliminating copy of &lt;undef&gt; value\n&quot;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"\tEliminating copy of &lt;undef&gt; value\n"</q>);</td></tr>
<tr><th id="1559">1559</th><td></td></tr>
<tr><th id="1560">1560</th><td>  <i>// Remove value or merge with previous one in case of a subregister def.</i></td></tr>
<tr><th id="1561">1561</th><td>  <b>if</b> (<a class="type" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::VNInfo" title='llvm::VNInfo' data-ref="llvm::VNInfo">VNInfo</a> *<dfn class="local col0 decl" id="260PrevVNI" title='PrevVNI' data-type='llvm::VNInfo *' data-ref="260PrevVNI"><a class="local col0 ref" href="#260PrevVNI" title='PrevVNI' data-ref="260PrevVNI">PrevVNI</a></dfn> = <a class="local col4 ref" href="#254DstLI" title='DstLI' data-ref="254DstLI">DstLI</a>.<a class="ref" href="../../include/llvm/CodeGen/LiveInterval.h.html#_ZNK4llvm9LiveRange11getVNInfoAtENS_9SlotIndexE" title='llvm::LiveRange::getVNInfoAt' data-ref="_ZNK4llvm9LiveRange11getVNInfoAtENS_9SlotIndexE">getVNInfoAt</a>(<a class="ref fake" href="../../include/llvm/CodeGen/SlotIndexes.h.html#83" title='llvm::SlotIndex::SlotIndex' data-ref="_ZN4llvm9SlotIndexC1ERKS0_"></a><a class="local col0 ref" href="#250Idx" title='Idx' data-ref="250Idx">Idx</a>)) {</td></tr>
<tr><th id="1562">1562</th><td>    <a class="type" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::VNInfo" title='llvm::VNInfo' data-ref="llvm::VNInfo">VNInfo</a> *<dfn class="local col1 decl" id="261VNI" title='VNI' data-type='llvm::VNInfo *' data-ref="261VNI">VNI</dfn> = <a class="local col4 ref" href="#254DstLI" title='DstLI' data-ref="254DstLI">DstLI</a>.<a class="ref" href="../../include/llvm/CodeGen/LiveInterval.h.html#_ZNK4llvm9LiveRange11getVNInfoAtENS_9SlotIndexE" title='llvm::LiveRange::getVNInfoAt' data-ref="_ZNK4llvm9LiveRange11getVNInfoAtENS_9SlotIndexE">getVNInfoAt</a>(<a class="ref fake" href="../../include/llvm/CodeGen/SlotIndexes.h.html#83" title='llvm::SlotIndex::SlotIndex' data-ref="_ZN4llvm9SlotIndexC1ERKS0_"></a><a class="local col5 ref" href="#255RegIndex" title='RegIndex' data-ref="255RegIndex">RegIndex</a>);</td></tr>
<tr><th id="1563">1563</th><td>    <a class="local col4 ref" href="#254DstLI" title='DstLI' data-ref="254DstLI">DstLI</a>.<a class="ref" href="../../include/llvm/CodeGen/LiveInterval.h.html#_ZN4llvm9LiveRange20MergeValueNumberIntoEPNS_6VNInfoES2_" title='llvm::LiveRange::MergeValueNumberInto' data-ref="_ZN4llvm9LiveRange20MergeValueNumberIntoEPNS_6VNInfoES2_">MergeValueNumberInto</a>(<a class="local col1 ref" href="#261VNI" title='VNI' data-ref="261VNI">VNI</a>, <a class="local col0 ref" href="#260PrevVNI" title='PrevVNI' data-ref="260PrevVNI">PrevVNI</a>);</td></tr>
<tr><th id="1564">1564</th><td></td></tr>
<tr><th id="1565">1565</th><td>    <i>// The affected subregister segments can be removed.</i></td></tr>
<tr><th id="1566">1566</th><td>    <a class="type" href="../../include/llvm/MC/LaneBitmask.h.html#llvm::LaneBitmask" title='llvm::LaneBitmask' data-ref="llvm::LaneBitmask">LaneBitmask</a> <dfn class="local col2 decl" id="262DstMask" title='DstMask' data-type='llvm::LaneBitmask' data-ref="262DstMask">DstMask</dfn> = <a class="tu member" href="#(anonymousnamespace)::RegisterCoalescer::TRI" title='(anonymous namespace)::RegisterCoalescer::TRI' data-use='r' data-ref="(anonymousnamespace)::RegisterCoalescer::TRI">TRI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm18TargetRegisterInfo22getSubRegIndexLaneMaskEj" title='llvm::TargetRegisterInfo::getSubRegIndexLaneMask' data-ref="_ZNK4llvm18TargetRegisterInfo22getSubRegIndexLaneMaskEj">getSubRegIndexLaneMask</a>(<a class="local col9 ref" href="#249DstSubIdx" title='DstSubIdx' data-ref="249DstSubIdx">DstSubIdx</a>);</td></tr>
<tr><th id="1567">1567</th><td>    <b>for</b> (<a class="type" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveInterval" title='llvm::LiveInterval' data-ref="llvm::LiveInterval">LiveInterval</a>::<a class="type" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveInterval::SubRange" title='llvm::LiveInterval::SubRange' data-ref="llvm::LiveInterval::SubRange">SubRange</a> &amp;<dfn class="local col3 decl" id="263SR" title='SR' data-type='LiveInterval::SubRange &amp;' data-ref="263SR">SR</dfn> : <a class="local col4 ref" href="#254DstLI" title='DstLI' data-ref="254DstLI">DstLI</a>.<a class="ref" href="../../include/llvm/CodeGen/LiveInterval.h.html#_ZN4llvm12LiveInterval9subrangesEv" title='llvm::LiveInterval::subranges' data-ref="_ZN4llvm12LiveInterval9subrangesEv">subranges</a>()) {</td></tr>
<tr><th id="1568">1568</th><td>      <b>if</b> ((<a class="local col3 ref" href="#263SR" title='SR' data-ref="263SR">SR</a>.<a class="ref" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveInterval::SubRange::LaneMask" title='llvm::LiveInterval::SubRange::LaneMask' data-ref="llvm::LiveInterval::SubRange::LaneMask">LaneMask</a> <a class="ref" href="../../include/llvm/MC/LaneBitmask.h.html#_ZNK4llvm11LaneBitmaskanES0_" title='llvm::LaneBitmask::operator&amp;' data-ref="_ZNK4llvm11LaneBitmaskanES0_">&amp;</a> <a class="ref fake" href="../../include/llvm/MC/LaneBitmask.h.html#39" title='llvm::LaneBitmask::LaneBitmask' data-ref="_ZN4llvm11LaneBitmaskC1ERKS0_"></a><a class="local col2 ref" href="#262DstMask" title='DstMask' data-ref="262DstMask">DstMask</a>).<a class="ref" href="../../include/llvm/MC/LaneBitmask.h.html#_ZNK4llvm11LaneBitmask4noneEv" title='llvm::LaneBitmask::none' data-ref="_ZNK4llvm11LaneBitmask4noneEv">none</a>())</td></tr>
<tr><th id="1569">1569</th><td>        <b>continue</b>;</td></tr>
<tr><th id="1570">1570</th><td></td></tr>
<tr><th id="1571">1571</th><td>      <a class="type" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::VNInfo" title='llvm::VNInfo' data-ref="llvm::VNInfo">VNInfo</a> *<dfn class="local col4 decl" id="264SVNI" title='SVNI' data-type='llvm::VNInfo *' data-ref="264SVNI">SVNI</dfn> = <a class="local col3 ref" href="#263SR" title='SR' data-ref="263SR">SR</a>.<a class="ref" href="../../include/llvm/CodeGen/LiveInterval.h.html#_ZNK4llvm9LiveRange11getVNInfoAtENS_9SlotIndexE" title='llvm::LiveRange::getVNInfoAt' data-ref="_ZNK4llvm9LiveRange11getVNInfoAtENS_9SlotIndexE">getVNInfoAt</a>(<a class="ref fake" href="../../include/llvm/CodeGen/SlotIndexes.h.html#83" title='llvm::SlotIndex::SlotIndex' data-ref="_ZN4llvm9SlotIndexC1ERKS0_"></a><a class="local col5 ref" href="#255RegIndex" title='RegIndex' data-ref="255RegIndex">RegIndex</a>);</td></tr>
<tr><th id="1572">1572</th><td>      <a class="macro" href="../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (SVNI != nullptr &amp;&amp; SlotIndex::isSameInstr(SVNI-&gt;def, RegIndex)) ? void (0) : __assert_fail (&quot;SVNI != nullptr &amp;&amp; SlotIndex::isSameInstr(SVNI-&gt;def, RegIndex)&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/RegisterCoalescer.cpp&quot;, 1572, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col4 ref" href="#264SVNI" title='SVNI' data-ref="264SVNI">SVNI</a> != <b>nullptr</b> &amp;&amp; <a class="type" href="../../include/llvm/CodeGen/SlotIndexes.h.html#llvm::SlotIndex" title='llvm::SlotIndex' data-ref="llvm::SlotIndex">SlotIndex</a>::<a class="ref" href="../../include/llvm/CodeGen/SlotIndexes.h.html#_ZN4llvm9SlotIndex11isSameInstrES0_S0_" title='llvm::SlotIndex::isSameInstr' data-ref="_ZN4llvm9SlotIndex11isSameInstrES0_S0_">isSameInstr</a>(<a class="ref fake" href="../../include/llvm/CodeGen/SlotIndexes.h.html#83" title='llvm::SlotIndex::SlotIndex' data-ref="_ZN4llvm9SlotIndexC1ERKS0_"></a><a class="local col4 ref" href="#264SVNI" title='SVNI' data-ref="264SVNI">SVNI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::VNInfo::def" title='llvm::VNInfo::def' data-ref="llvm::VNInfo::def">def</a>, <a class="ref fake" href="../../include/llvm/CodeGen/SlotIndexes.h.html#83" title='llvm::SlotIndex::SlotIndex' data-ref="_ZN4llvm9SlotIndexC1ERKS0_"></a><a class="local col5 ref" href="#255RegIndex" title='RegIndex' data-ref="255RegIndex">RegIndex</a>));</td></tr>
<tr><th id="1573">1573</th><td>      <a class="local col3 ref" href="#263SR" title='SR' data-ref="263SR">SR</a>.<a class="ref" href="../../include/llvm/CodeGen/LiveInterval.h.html#_ZN4llvm9LiveRange11removeValNoEPNS_6VNInfoE" title='llvm::LiveRange::removeValNo' data-ref="_ZN4llvm9LiveRange11removeValNoEPNS_6VNInfoE">removeValNo</a>(<a class="local col4 ref" href="#264SVNI" title='SVNI' data-ref="264SVNI">SVNI</a>);</td></tr>
<tr><th id="1574">1574</th><td>    }</td></tr>
<tr><th id="1575">1575</th><td>    <a class="local col4 ref" href="#254DstLI" title='DstLI' data-ref="254DstLI">DstLI</a>.<a class="ref" href="../../include/llvm/CodeGen/LiveInterval.h.html#_ZN4llvm12LiveInterval20removeEmptySubRangesEv" title='llvm::LiveInterval::removeEmptySubRanges' data-ref="_ZN4llvm12LiveInterval20removeEmptySubRangesEv">removeEmptySubRanges</a>();</td></tr>
<tr><th id="1576">1576</th><td>  } <b>else</b></td></tr>
<tr><th id="1577">1577</th><td>    <a class="tu member" href="#(anonymousnamespace)::RegisterCoalescer::LIS" title='(anonymous namespace)::RegisterCoalescer::LIS' data-use='r' data-ref="(anonymousnamespace)::RegisterCoalescer::LIS">LIS</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/LiveIntervals.h.html#_ZN4llvm13LiveIntervals15removeVRegDefAtERNS_12LiveIntervalENS_9SlotIndexE" title='llvm::LiveIntervals::removeVRegDefAt' data-ref="_ZN4llvm13LiveIntervals15removeVRegDefAtERNS_12LiveIntervalENS_9SlotIndexE">removeVRegDefAt</a>(<span class='refarg'><a class="local col4 ref" href="#254DstLI" title='DstLI' data-ref="254DstLI">DstLI</a></span>, <a class="ref fake" href="../../include/llvm/CodeGen/SlotIndexes.h.html#83" title='llvm::SlotIndex::SlotIndex' data-ref="_ZN4llvm9SlotIndexC1ERKS0_"></a><a class="local col5 ref" href="#255RegIndex" title='RegIndex' data-ref="255RegIndex">RegIndex</a>);</td></tr>
<tr><th id="1578">1578</th><td></td></tr>
<tr><th id="1579">1579</th><td>  <i>// Mark uses as undef.</i></td></tr>
<tr><th id="1580">1580</th><td>  <b>for</b> (<a class="type" href="../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col5 decl" id="265MO" title='MO' data-type='llvm::MachineOperand &amp;' data-ref="265MO">MO</dfn> : <a class="tu member" href="#(anonymousnamespace)::RegisterCoalescer::MRI" title='(anonymous namespace)::RegisterCoalescer::MRI' data-use='r' data-ref="(anonymousnamespace)::RegisterCoalescer::MRI">MRI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo18reg_nodbg_operandsEj" title='llvm::MachineRegisterInfo::reg_nodbg_operands' data-ref="_ZNK4llvm19MachineRegisterInfo18reg_nodbg_operandsEj">reg_nodbg_operands</a>(<a class="local col7 ref" href="#247DstReg" title='DstReg' data-ref="247DstReg">DstReg</a>)) {</td></tr>
<tr><th id="1581">1581</th><td>    <b>if</b> (<a class="local col5 ref" href="#265MO" title='MO' data-ref="265MO">MO</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isDefEv" title='llvm::MachineOperand::isDef' data-ref="_ZNK4llvm14MachineOperand5isDefEv">isDef</a>() <i>/*|| MO.isUndef()*/</i>)</td></tr>
<tr><th id="1582">1582</th><td>      <b>continue</b>;</td></tr>
<tr><th id="1583">1583</th><td>    <em>const</em> <a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col6 decl" id="266MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="266MI">MI</dfn> = *<a class="local col5 ref" href="#265MO" title='MO' data-ref="265MO">MO</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand9getParentEv" title='llvm::MachineOperand::getParent' data-ref="_ZN4llvm14MachineOperand9getParentEv">getParent</a>();</td></tr>
<tr><th id="1584">1584</th><td>    <a class="type" href="../../include/llvm/CodeGen/SlotIndexes.h.html#llvm::SlotIndex" title='llvm::SlotIndex' data-ref="llvm::SlotIndex">SlotIndex</a> <dfn class="local col7 decl" id="267UseIdx" title='UseIdx' data-type='llvm::SlotIndex' data-ref="267UseIdx">UseIdx</dfn> = <a class="tu member" href="#(anonymousnamespace)::RegisterCoalescer::LIS" title='(anonymous namespace)::RegisterCoalescer::LIS' data-use='r' data-ref="(anonymousnamespace)::RegisterCoalescer::LIS">LIS</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/LiveIntervals.h.html#_ZNK4llvm13LiveIntervals19getInstructionIndexERKNS_12MachineInstrE" title='llvm::LiveIntervals::getInstructionIndex' data-ref="_ZNK4llvm13LiveIntervals19getInstructionIndexERKNS_12MachineInstrE">getInstructionIndex</a>(<a class="local col6 ref" href="#266MI" title='MI' data-ref="266MI">MI</a>);</td></tr>
<tr><th id="1585">1585</th><td>    <a class="type" href="../../include/llvm/MC/LaneBitmask.h.html#llvm::LaneBitmask" title='llvm::LaneBitmask' data-ref="llvm::LaneBitmask">LaneBitmask</a> <dfn class="local col8 decl" id="268UseMask" title='UseMask' data-type='llvm::LaneBitmask' data-ref="268UseMask">UseMask</dfn> = <a class="tu member" href="#(anonymousnamespace)::RegisterCoalescer::TRI" title='(anonymous namespace)::RegisterCoalescer::TRI' data-use='r' data-ref="(anonymousnamespace)::RegisterCoalescer::TRI">TRI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm18TargetRegisterInfo22getSubRegIndexLaneMaskEj" title='llvm::TargetRegisterInfo::getSubRegIndexLaneMask' data-ref="_ZNK4llvm18TargetRegisterInfo22getSubRegIndexLaneMaskEj">getSubRegIndexLaneMask</a>(<a class="local col5 ref" href="#265MO" title='MO' data-ref="265MO">MO</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand9getSubRegEv" title='llvm::MachineOperand::getSubReg' data-ref="_ZNK4llvm14MachineOperand9getSubRegEv">getSubReg</a>());</td></tr>
<tr><th id="1586">1586</th><td>    <em>bool</em> <dfn class="local col9 decl" id="269isLive" title='isLive' data-type='bool' data-ref="269isLive">isLive</dfn>;</td></tr>
<tr><th id="1587">1587</th><td>    <b>if</b> (!<a class="local col8 ref" href="#268UseMask" title='UseMask' data-ref="268UseMask">UseMask</a>.<a class="ref" href="../../include/llvm/MC/LaneBitmask.h.html#_ZNK4llvm11LaneBitmask3allEv" title='llvm::LaneBitmask::all' data-ref="_ZNK4llvm11LaneBitmask3allEv">all</a>() &amp;&amp; <a class="local col4 ref" href="#254DstLI" title='DstLI' data-ref="254DstLI">DstLI</a>.<a class="ref" href="../../include/llvm/CodeGen/LiveInterval.h.html#_ZNK4llvm12LiveInterval12hasSubRangesEv" title='llvm::LiveInterval::hasSubRanges' data-ref="_ZNK4llvm12LiveInterval12hasSubRangesEv">hasSubRanges</a>()) {</td></tr>
<tr><th id="1588">1588</th><td>      <a class="local col9 ref" href="#269isLive" title='isLive' data-ref="269isLive">isLive</a> = <b>false</b>;</td></tr>
<tr><th id="1589">1589</th><td>      <b>for</b> (<em>const</em> <a class="type" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveInterval" title='llvm::LiveInterval' data-ref="llvm::LiveInterval">LiveInterval</a>::<a class="type" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveInterval::SubRange" title='llvm::LiveInterval::SubRange' data-ref="llvm::LiveInterval::SubRange">SubRange</a> &amp;<dfn class="local col0 decl" id="270SR" title='SR' data-type='const LiveInterval::SubRange &amp;' data-ref="270SR">SR</dfn> : <a class="local col4 ref" href="#254DstLI" title='DstLI' data-ref="254DstLI">DstLI</a>.<a class="ref" href="../../include/llvm/CodeGen/LiveInterval.h.html#_ZN4llvm12LiveInterval9subrangesEv" title='llvm::LiveInterval::subranges' data-ref="_ZN4llvm12LiveInterval9subrangesEv">subranges</a>()) {</td></tr>
<tr><th id="1590">1590</th><td>        <b>if</b> ((<a class="local col0 ref" href="#270SR" title='SR' data-ref="270SR">SR</a>.<a class="ref" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveInterval::SubRange::LaneMask" title='llvm::LiveInterval::SubRange::LaneMask' data-ref="llvm::LiveInterval::SubRange::LaneMask">LaneMask</a> <a class="ref" href="../../include/llvm/MC/LaneBitmask.h.html#_ZNK4llvm11LaneBitmaskanES0_" title='llvm::LaneBitmask::operator&amp;' data-ref="_ZNK4llvm11LaneBitmaskanES0_">&amp;</a> <a class="ref fake" href="../../include/llvm/MC/LaneBitmask.h.html#39" title='llvm::LaneBitmask::LaneBitmask' data-ref="_ZN4llvm11LaneBitmaskC1ERKS0_"></a><a class="local col8 ref" href="#268UseMask" title='UseMask' data-ref="268UseMask">UseMask</a>).<a class="ref" href="../../include/llvm/MC/LaneBitmask.h.html#_ZNK4llvm11LaneBitmask4noneEv" title='llvm::LaneBitmask::none' data-ref="_ZNK4llvm11LaneBitmask4noneEv">none</a>())</td></tr>
<tr><th id="1591">1591</th><td>          <b>continue</b>;</td></tr>
<tr><th id="1592">1592</th><td>        <b>if</b> (<a class="local col0 ref" href="#270SR" title='SR' data-ref="270SR">SR</a>.<a class="ref" href="../../include/llvm/CodeGen/LiveInterval.h.html#_ZNK4llvm9LiveRange6liveAtENS_9SlotIndexE" title='llvm::LiveRange::liveAt' data-ref="_ZNK4llvm9LiveRange6liveAtENS_9SlotIndexE">liveAt</a>(<a class="ref fake" href="../../include/llvm/CodeGen/SlotIndexes.h.html#83" title='llvm::SlotIndex::SlotIndex' data-ref="_ZN4llvm9SlotIndexC1ERKS0_"></a><a class="local col7 ref" href="#267UseIdx" title='UseIdx' data-ref="267UseIdx">UseIdx</a>)) {</td></tr>
<tr><th id="1593">1593</th><td>          <a class="local col9 ref" href="#269isLive" title='isLive' data-ref="269isLive">isLive</a> = <b>true</b>;</td></tr>
<tr><th id="1594">1594</th><td>          <b>break</b>;</td></tr>
<tr><th id="1595">1595</th><td>        }</td></tr>
<tr><th id="1596">1596</th><td>      }</td></tr>
<tr><th id="1597">1597</th><td>    } <b>else</b></td></tr>
<tr><th id="1598">1598</th><td>      <a class="local col9 ref" href="#269isLive" title='isLive' data-ref="269isLive">isLive</a> = <a class="local col4 ref" href="#254DstLI" title='DstLI' data-ref="254DstLI">DstLI</a>.<a class="ref" href="../../include/llvm/CodeGen/LiveInterval.h.html#_ZNK4llvm9LiveRange6liveAtENS_9SlotIndexE" title='llvm::LiveRange::liveAt' data-ref="_ZNK4llvm9LiveRange6liveAtENS_9SlotIndexE">liveAt</a>(<a class="ref fake" href="../../include/llvm/CodeGen/SlotIndexes.h.html#83" title='llvm::SlotIndex::SlotIndex' data-ref="_ZN4llvm9SlotIndexC1ERKS0_"></a><a class="local col7 ref" href="#267UseIdx" title='UseIdx' data-ref="267UseIdx">UseIdx</a>);</td></tr>
<tr><th id="1599">1599</th><td>    <b>if</b> (<a class="local col9 ref" href="#269isLive" title='isLive' data-ref="269isLive">isLive</a>)</td></tr>
<tr><th id="1600">1600</th><td>      <b>continue</b>;</td></tr>
<tr><th id="1601">1601</th><td>    <a class="local col5 ref" href="#265MO" title='MO' data-ref="265MO">MO</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand10setIsUndefEb" title='llvm::MachineOperand::setIsUndef' data-ref="_ZN4llvm14MachineOperand10setIsUndefEb">setIsUndef</a>(<b>true</b>);</td></tr>
<tr><th id="1602">1602</th><td>    <a class="macro" href="../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;regalloc&quot;)) { dbgs() &lt;&lt; &quot;\tnew undef: &quot; &lt;&lt; UseIdx &lt;&lt; &apos;\t&apos; &lt;&lt; MI; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"\tnew undef: "</q> <a class="ref" href="../../include/llvm/CodeGen/SlotIndexes.h.html#_ZN4llvmlsERNS_11raw_ostreamENS_9SlotIndexE" title='llvm::operator&lt;&lt;' data-ref="_ZN4llvmlsERNS_11raw_ostreamENS_9SlotIndexE">&lt;&lt;</a> <a class="ref fake" href="../../include/llvm/CodeGen/SlotIndexes.h.html#83" title='llvm::SlotIndex::SlotIndex' data-ref="_ZN4llvm9SlotIndexC1ERKS0_"></a><a class="local col7 ref" href="#267UseIdx" title='UseIdx' data-ref="267UseIdx">UseIdx</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEc">&lt;&lt;</a> <kbd>'\t'</kbd> <a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvmlsERNS_11raw_ostreamERKNS_12MachineInstrE" title='llvm::operator&lt;&lt;' data-ref="_ZN4llvmlsERNS_11raw_ostreamERKNS_12MachineInstrE">&lt;&lt;</a> <a class="local col6 ref" href="#266MI" title='MI' data-ref="266MI">MI</a>);</td></tr>
<tr><th id="1603">1603</th><td>  }</td></tr>
<tr><th id="1604">1604</th><td></td></tr>
<tr><th id="1605">1605</th><td>  <i>// A def of a subregister may be a use of the other subregisters, so</i></td></tr>
<tr><th id="1606">1606</th><td><i>  // deleting a def of a subregister may also remove uses. Since CopyMI</i></td></tr>
<tr><th id="1607">1607</th><td><i>  // is still part of the function (but about to be erased), mark all</i></td></tr>
<tr><th id="1608">1608</th><td><i>  // defs of DstReg in it as &lt;undef&gt;, so that shrinkToUses would</i></td></tr>
<tr><th id="1609">1609</th><td><i>  // ignore them.</i></td></tr>
<tr><th id="1610">1610</th><td>  <b>for</b> (<a class="type" href="../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col1 decl" id="271MO" title='MO' data-type='llvm::MachineOperand &amp;' data-ref="271MO">MO</dfn> : <a class="local col5 ref" href="#245CopyMI" title='CopyMI' data-ref="245CopyMI">CopyMI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr8operandsEv" title='llvm::MachineInstr::operands' data-ref="_ZN4llvm12MachineInstr8operandsEv">operands</a>())</td></tr>
<tr><th id="1611">1611</th><td>    <b>if</b> (<a class="local col1 ref" href="#271MO" title='MO' data-ref="271MO">MO</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>() &amp;&amp; <a class="local col1 ref" href="#271MO" title='MO' data-ref="271MO">MO</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isDefEv" title='llvm::MachineOperand::isDef' data-ref="_ZNK4llvm14MachineOperand5isDefEv">isDef</a>() &amp;&amp; <a class="local col1 ref" href="#271MO" title='MO' data-ref="271MO">MO</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>() == <a class="local col7 ref" href="#247DstReg" title='DstReg' data-ref="247DstReg">DstReg</a>)</td></tr>
<tr><th id="1612">1612</th><td>      <a class="local col1 ref" href="#271MO" title='MO' data-ref="271MO">MO</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand10setIsUndefEb" title='llvm::MachineOperand::setIsUndef' data-ref="_ZN4llvm14MachineOperand10setIsUndefEb">setIsUndef</a>(<b>true</b>);</td></tr>
<tr><th id="1613">1613</th><td>  <a class="tu member" href="#(anonymousnamespace)::RegisterCoalescer::LIS" title='(anonymous namespace)::RegisterCoalescer::LIS' data-use='r' data-ref="(anonymousnamespace)::RegisterCoalescer::LIS">LIS</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/LiveIntervals.h.html#_ZN4llvm13LiveIntervals12shrinkToUsesEPNS_12LiveIntervalEPNS_15SmallVectorImplIPNS_12MachineInstrEEE" title='llvm::LiveIntervals::shrinkToUses' data-ref="_ZN4llvm13LiveIntervals12shrinkToUsesEPNS_12LiveIntervalEPNS_15SmallVectorImplIPNS_12MachineInstrEEE">shrinkToUses</a>(&amp;<a class="local col4 ref" href="#254DstLI" title='DstLI' data-ref="254DstLI">DstLI</a>);</td></tr>
<tr><th id="1614">1614</th><td></td></tr>
<tr><th id="1615">1615</th><td>  <b>return</b> <a class="local col5 ref" href="#245CopyMI" title='CopyMI' data-ref="245CopyMI">CopyMI</a>;</td></tr>
<tr><th id="1616">1616</th><td>}</td></tr>
<tr><th id="1617">1617</th><td></td></tr>
<tr><th id="1618">1618</th><td><em>void</em> <a class="tu type" href="#(anonymousnamespace)::RegisterCoalescer" title='(anonymous namespace)::RegisterCoalescer' data-ref="(anonymousnamespace)::RegisterCoalescer">RegisterCoalescer</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_117RegisterCoalescer12addUndefFlagERKN4llvm12LiveIntervalENS1_9SlotIndexERNS1_14MachineOperandEj" title='(anonymous namespace)::RegisterCoalescer::addUndefFlag' data-type='void (anonymous namespace)::RegisterCoalescer::addUndefFlag(const llvm::LiveInterval &amp; Int, llvm::SlotIndex UseIdx, llvm::MachineOperand &amp; MO, unsigned int SubRegIdx)' data-ref="_ZN12_GLOBAL__N_117RegisterCoalescer12addUndefFlagERKN4llvm12LiveIntervalENS1_9SlotIndexERNS1_14MachineOperandEj">addUndefFlag</dfn>(<em>const</em> <a class="type" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveInterval" title='llvm::LiveInterval' data-ref="llvm::LiveInterval">LiveInterval</a> &amp;<dfn class="local col2 decl" id="272Int" title='Int' data-type='const llvm::LiveInterval &amp;' data-ref="272Int">Int</dfn>, <a class="type" href="../../include/llvm/CodeGen/SlotIndexes.h.html#llvm::SlotIndex" title='llvm::SlotIndex' data-ref="llvm::SlotIndex">SlotIndex</a> <dfn class="local col3 decl" id="273UseIdx" title='UseIdx' data-type='llvm::SlotIndex' data-ref="273UseIdx">UseIdx</dfn>,</td></tr>
<tr><th id="1619">1619</th><td>                                     <a class="type" href="../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col4 decl" id="274MO" title='MO' data-type='llvm::MachineOperand &amp;' data-ref="274MO">MO</dfn>, <em>unsigned</em> <dfn class="local col5 decl" id="275SubRegIdx" title='SubRegIdx' data-type='unsigned int' data-ref="275SubRegIdx">SubRegIdx</dfn>) {</td></tr>
<tr><th id="1620">1620</th><td>  <a class="type" href="../../include/llvm/MC/LaneBitmask.h.html#llvm::LaneBitmask" title='llvm::LaneBitmask' data-ref="llvm::LaneBitmask">LaneBitmask</a> <dfn class="local col6 decl" id="276Mask" title='Mask' data-type='llvm::LaneBitmask' data-ref="276Mask">Mask</dfn> = <a class="tu member" href="#(anonymousnamespace)::RegisterCoalescer::TRI" title='(anonymous namespace)::RegisterCoalescer::TRI' data-use='r' data-ref="(anonymousnamespace)::RegisterCoalescer::TRI">TRI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm18TargetRegisterInfo22getSubRegIndexLaneMaskEj" title='llvm::TargetRegisterInfo::getSubRegIndexLaneMask' data-ref="_ZNK4llvm18TargetRegisterInfo22getSubRegIndexLaneMaskEj">getSubRegIndexLaneMask</a>(<a class="local col5 ref" href="#275SubRegIdx" title='SubRegIdx' data-ref="275SubRegIdx">SubRegIdx</a>);</td></tr>
<tr><th id="1621">1621</th><td>  <b>if</b> (<a class="local col4 ref" href="#274MO" title='MO' data-ref="274MO">MO</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isDefEv" title='llvm::MachineOperand::isDef' data-ref="_ZNK4llvm14MachineOperand5isDefEv">isDef</a>())</td></tr>
<tr><th id="1622">1622</th><td>    <a class="local col6 ref" href="#276Mask" title='Mask' data-ref="276Mask">Mask</a> <a class="ref" href="../../include/llvm/MC/LaneBitmask.h.html#39" title='llvm::LaneBitmask::operator=' data-ref="_ZN4llvm11LaneBitmaskaSEOS0_">=</a> <a class="ref" href="../../include/llvm/MC/LaneBitmask.h.html#_ZNK4llvm11LaneBitmaskcoEv" title='llvm::LaneBitmask::operator~' data-ref="_ZNK4llvm11LaneBitmaskcoEv">~</a><a class="local col6 ref" href="#276Mask" title='Mask' data-ref="276Mask">Mask</a>;</td></tr>
<tr><th id="1623">1623</th><td>  <em>bool</em> <dfn class="local col7 decl" id="277IsUndef" title='IsUndef' data-type='bool' data-ref="277IsUndef">IsUndef</dfn> = <b>true</b>;</td></tr>
<tr><th id="1624">1624</th><td>  <b>for</b> (<em>const</em> <a class="type" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveInterval" title='llvm::LiveInterval' data-ref="llvm::LiveInterval">LiveInterval</a>::<a class="type" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveInterval::SubRange" title='llvm::LiveInterval::SubRange' data-ref="llvm::LiveInterval::SubRange">SubRange</a> &amp;<dfn class="local col8 decl" id="278S" title='S' data-type='const LiveInterval::SubRange &amp;' data-ref="278S">S</dfn> : <a class="local col2 ref" href="#272Int" title='Int' data-ref="272Int">Int</a>.<a class="ref" href="../../include/llvm/CodeGen/LiveInterval.h.html#_ZNK4llvm12LiveInterval9subrangesEv" title='llvm::LiveInterval::subranges' data-ref="_ZNK4llvm12LiveInterval9subrangesEv">subranges</a>()) {</td></tr>
<tr><th id="1625">1625</th><td>    <b>if</b> ((<a class="local col8 ref" href="#278S" title='S' data-ref="278S">S</a>.<a class="ref" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveInterval::SubRange::LaneMask" title='llvm::LiveInterval::SubRange::LaneMask' data-ref="llvm::LiveInterval::SubRange::LaneMask">LaneMask</a> <a class="ref" href="../../include/llvm/MC/LaneBitmask.h.html#_ZNK4llvm11LaneBitmaskanES0_" title='llvm::LaneBitmask::operator&amp;' data-ref="_ZNK4llvm11LaneBitmaskanES0_">&amp;</a> <a class="ref fake" href="../../include/llvm/MC/LaneBitmask.h.html#39" title='llvm::LaneBitmask::LaneBitmask' data-ref="_ZN4llvm11LaneBitmaskC1ERKS0_"></a><a class="local col6 ref" href="#276Mask" title='Mask' data-ref="276Mask">Mask</a>).<a class="ref" href="../../include/llvm/MC/LaneBitmask.h.html#_ZNK4llvm11LaneBitmask4noneEv" title='llvm::LaneBitmask::none' data-ref="_ZNK4llvm11LaneBitmask4noneEv">none</a>())</td></tr>
<tr><th id="1626">1626</th><td>      <b>continue</b>;</td></tr>
<tr><th id="1627">1627</th><td>    <b>if</b> (<a class="local col8 ref" href="#278S" title='S' data-ref="278S">S</a>.<a class="ref" href="../../include/llvm/CodeGen/LiveInterval.h.html#_ZNK4llvm9LiveRange6liveAtENS_9SlotIndexE" title='llvm::LiveRange::liveAt' data-ref="_ZNK4llvm9LiveRange6liveAtENS_9SlotIndexE">liveAt</a>(<a class="ref fake" href="../../include/llvm/CodeGen/SlotIndexes.h.html#83" title='llvm::SlotIndex::SlotIndex' data-ref="_ZN4llvm9SlotIndexC1ERKS0_"></a><a class="local col3 ref" href="#273UseIdx" title='UseIdx' data-ref="273UseIdx">UseIdx</a>)) {</td></tr>
<tr><th id="1628">1628</th><td>      <a class="local col7 ref" href="#277IsUndef" title='IsUndef' data-ref="277IsUndef">IsUndef</a> = <b>false</b>;</td></tr>
<tr><th id="1629">1629</th><td>      <b>break</b>;</td></tr>
<tr><th id="1630">1630</th><td>    }</td></tr>
<tr><th id="1631">1631</th><td>  }</td></tr>
<tr><th id="1632">1632</th><td>  <b>if</b> (<a class="local col7 ref" href="#277IsUndef" title='IsUndef' data-ref="277IsUndef">IsUndef</a>) {</td></tr>
<tr><th id="1633">1633</th><td>    <a class="local col4 ref" href="#274MO" title='MO' data-ref="274MO">MO</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand10setIsUndefEb" title='llvm::MachineOperand::setIsUndef' data-ref="_ZN4llvm14MachineOperand10setIsUndefEb">setIsUndef</a>(<b>true</b>);</td></tr>
<tr><th id="1634">1634</th><td>    <i>// We found out some subregister use is actually reading an undefined</i></td></tr>
<tr><th id="1635">1635</th><td><i>    // value. In some cases the whole vreg has become undefined at this</i></td></tr>
<tr><th id="1636">1636</th><td><i>    // point so we have to potentially shrink the main range if the</i></td></tr>
<tr><th id="1637">1637</th><td><i>    // use was ending a live segment there.</i></td></tr>
<tr><th id="1638">1638</th><td>    <a class="type" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveQueryResult" title='llvm::LiveQueryResult' data-ref="llvm::LiveQueryResult">LiveQueryResult</a> <dfn class="local col9 decl" id="279Q" title='Q' data-type='llvm::LiveQueryResult' data-ref="279Q">Q</dfn> = <a class="local col2 ref" href="#272Int" title='Int' data-ref="272Int">Int</a>.<a class="ref" href="../../include/llvm/CodeGen/LiveInterval.h.html#_ZNK4llvm9LiveRange5QueryENS_9SlotIndexE" title='llvm::LiveRange::Query' data-ref="_ZNK4llvm9LiveRange5QueryENS_9SlotIndexE">Query</a>(<a class="ref fake" href="../../include/llvm/CodeGen/SlotIndexes.h.html#83" title='llvm::SlotIndex::SlotIndex' data-ref="_ZN4llvm9SlotIndexC1ERKS0_"></a><a class="local col3 ref" href="#273UseIdx" title='UseIdx' data-ref="273UseIdx">UseIdx</a>);</td></tr>
<tr><th id="1639">1639</th><td>    <b>if</b> (<a class="local col9 ref" href="#279Q" title='Q' data-ref="279Q">Q</a>.<a class="ref" href="../../include/llvm/CodeGen/LiveInterval.h.html#_ZNK4llvm15LiveQueryResult8valueOutEv" title='llvm::LiveQueryResult::valueOut' data-ref="_ZNK4llvm15LiveQueryResult8valueOutEv">valueOut</a>() == <b>nullptr</b>)</td></tr>
<tr><th id="1640">1640</th><td>      <a class="tu member" href="#(anonymousnamespace)::RegisterCoalescer::ShrinkMainRange" title='(anonymous namespace)::RegisterCoalescer::ShrinkMainRange' data-use='w' data-ref="(anonymousnamespace)::RegisterCoalescer::ShrinkMainRange">ShrinkMainRange</a> = <b>true</b>;</td></tr>
<tr><th id="1641">1641</th><td>  }</td></tr>
<tr><th id="1642">1642</th><td>}</td></tr>
<tr><th id="1643">1643</th><td></td></tr>
<tr><th id="1644">1644</th><td><em>void</em> <a class="tu type" href="#(anonymousnamespace)::RegisterCoalescer" title='(anonymous namespace)::RegisterCoalescer' data-ref="(anonymousnamespace)::RegisterCoalescer">RegisterCoalescer</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_117RegisterCoalescer17updateRegDefsUsesEjjj" title='(anonymous namespace)::RegisterCoalescer::updateRegDefsUses' data-type='void (anonymous namespace)::RegisterCoalescer::updateRegDefsUses(unsigned int SrcReg, unsigned int DstReg, unsigned int SubIdx)' data-ref="_ZN12_GLOBAL__N_117RegisterCoalescer17updateRegDefsUsesEjjj">updateRegDefsUses</dfn>(<em>unsigned</em> <dfn class="local col0 decl" id="280SrcReg" title='SrcReg' data-type='unsigned int' data-ref="280SrcReg">SrcReg</dfn>,</td></tr>
<tr><th id="1645">1645</th><td>                                          <em>unsigned</em> <dfn class="local col1 decl" id="281DstReg" title='DstReg' data-type='unsigned int' data-ref="281DstReg">DstReg</dfn>,</td></tr>
<tr><th id="1646">1646</th><td>                                          <em>unsigned</em> <dfn class="local col2 decl" id="282SubIdx" title='SubIdx' data-type='unsigned int' data-ref="282SubIdx">SubIdx</dfn>) {</td></tr>
<tr><th id="1647">1647</th><td>  <em>bool</em> <dfn class="local col3 decl" id="283DstIsPhys" title='DstIsPhys' data-type='bool' data-ref="283DstIsPhys">DstIsPhys</dfn> = <a class="type" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a>::<a class="ref" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm18TargetRegisterInfo18isPhysicalRegisterEj" title='llvm::TargetRegisterInfo::isPhysicalRegister' data-ref="_ZN4llvm18TargetRegisterInfo18isPhysicalRegisterEj">isPhysicalRegister</a>(<a class="local col1 ref" href="#281DstReg" title='DstReg' data-ref="281DstReg">DstReg</a>);</td></tr>
<tr><th id="1648">1648</th><td>  <a class="type" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveInterval" title='llvm::LiveInterval' data-ref="llvm::LiveInterval">LiveInterval</a> *<dfn class="local col4 decl" id="284DstInt" title='DstInt' data-type='llvm::LiveInterval *' data-ref="284DstInt">DstInt</dfn> = <a class="local col3 ref" href="#283DstIsPhys" title='DstIsPhys' data-ref="283DstIsPhys">DstIsPhys</a> ? <b>nullptr</b> : &amp;<a class="tu member" href="#(anonymousnamespace)::RegisterCoalescer::LIS" title='(anonymous namespace)::RegisterCoalescer::LIS' data-use='r' data-ref="(anonymousnamespace)::RegisterCoalescer::LIS">LIS</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/LiveIntervals.h.html#_ZN4llvm13LiveIntervals11getIntervalEj" title='llvm::LiveIntervals::getInterval' data-ref="_ZN4llvm13LiveIntervals11getIntervalEj">getInterval</a>(<a class="local col1 ref" href="#281DstReg" title='DstReg' data-ref="281DstReg">DstReg</a>);</td></tr>
<tr><th id="1649">1649</th><td></td></tr>
<tr><th id="1650">1650</th><td>  <b>if</b> (<a class="local col4 ref" href="#284DstInt" title='DstInt' data-ref="284DstInt">DstInt</a> &amp;&amp; <a class="local col4 ref" href="#284DstInt" title='DstInt' data-ref="284DstInt">DstInt</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/LiveInterval.h.html#_ZNK4llvm12LiveInterval12hasSubRangesEv" title='llvm::LiveInterval::hasSubRanges' data-ref="_ZNK4llvm12LiveInterval12hasSubRangesEv">hasSubRanges</a>() &amp;&amp; <a class="local col1 ref" href="#281DstReg" title='DstReg' data-ref="281DstReg">DstReg</a> != <a class="local col0 ref" href="#280SrcReg" title='SrcReg' data-ref="280SrcReg">SrcReg</a>) {</td></tr>
<tr><th id="1651">1651</th><td>    <b>for</b> (<a class="type" href="../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col5 decl" id="285MO" title='MO' data-type='llvm::MachineOperand &amp;' data-ref="285MO">MO</dfn> : <a class="tu member" href="#(anonymousnamespace)::RegisterCoalescer::MRI" title='(anonymous namespace)::RegisterCoalescer::MRI' data-use='r' data-ref="(anonymousnamespace)::RegisterCoalescer::MRI">MRI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo12reg_operandsEj" title='llvm::MachineRegisterInfo::reg_operands' data-ref="_ZNK4llvm19MachineRegisterInfo12reg_operandsEj">reg_operands</a>(<a class="local col1 ref" href="#281DstReg" title='DstReg' data-ref="281DstReg">DstReg</a>)) {</td></tr>
<tr><th id="1652">1652</th><td>      <em>unsigned</em> <dfn class="local col6 decl" id="286SubReg" title='SubReg' data-type='unsigned int' data-ref="286SubReg">SubReg</dfn> = <a class="local col5 ref" href="#285MO" title='MO' data-ref="285MO">MO</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand9getSubRegEv" title='llvm::MachineOperand::getSubReg' data-ref="_ZNK4llvm14MachineOperand9getSubRegEv">getSubReg</a>();</td></tr>
<tr><th id="1653">1653</th><td>      <b>if</b> (<a class="local col6 ref" href="#286SubReg" title='SubReg' data-ref="286SubReg">SubReg</a> == <var>0</var> || <a class="local col5 ref" href="#285MO" title='MO' data-ref="285MO">MO</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand7isUndefEv" title='llvm::MachineOperand::isUndef' data-ref="_ZNK4llvm14MachineOperand7isUndefEv">isUndef</a>())</td></tr>
<tr><th id="1654">1654</th><td>        <b>continue</b>;</td></tr>
<tr><th id="1655">1655</th><td>      <a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col7 decl" id="287MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="287MI">MI</dfn> = *<a class="local col5 ref" href="#285MO" title='MO' data-ref="285MO">MO</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand9getParentEv" title='llvm::MachineOperand::getParent' data-ref="_ZN4llvm14MachineOperand9getParentEv">getParent</a>();</td></tr>
<tr><th id="1656">1656</th><td>      <b>if</b> (<a class="local col7 ref" href="#287MI" title='MI' data-ref="287MI">MI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr12isDebugValueEv" title='llvm::MachineInstr::isDebugValue' data-ref="_ZNK4llvm12MachineInstr12isDebugValueEv">isDebugValue</a>())</td></tr>
<tr><th id="1657">1657</th><td>        <b>continue</b>;</td></tr>
<tr><th id="1658">1658</th><td>      <a class="type" href="../../include/llvm/CodeGen/SlotIndexes.h.html#llvm::SlotIndex" title='llvm::SlotIndex' data-ref="llvm::SlotIndex">SlotIndex</a> <dfn class="local col8 decl" id="288UseIdx" title='UseIdx' data-type='llvm::SlotIndex' data-ref="288UseIdx">UseIdx</dfn> = <a class="tu member" href="#(anonymousnamespace)::RegisterCoalescer::LIS" title='(anonymous namespace)::RegisterCoalescer::LIS' data-use='r' data-ref="(anonymousnamespace)::RegisterCoalescer::LIS">LIS</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/LiveIntervals.h.html#_ZNK4llvm13LiveIntervals19getInstructionIndexERKNS_12MachineInstrE" title='llvm::LiveIntervals::getInstructionIndex' data-ref="_ZNK4llvm13LiveIntervals19getInstructionIndexERKNS_12MachineInstrE">getInstructionIndex</a>(<a class="local col7 ref" href="#287MI" title='MI' data-ref="287MI">MI</a>).<a class="ref" href="../../include/llvm/CodeGen/SlotIndexes.h.html#_ZNK4llvm9SlotIndex10getRegSlotEb" title='llvm::SlotIndex::getRegSlot' data-ref="_ZNK4llvm9SlotIndex10getRegSlotEb">getRegSlot</a>(<b>true</b>);</td></tr>
<tr><th id="1659">1659</th><td>      <a class="tu member" href="#_ZN12_GLOBAL__N_117RegisterCoalescer12addUndefFlagERKN4llvm12LiveIntervalENS1_9SlotIndexERNS1_14MachineOperandEj" title='(anonymous namespace)::RegisterCoalescer::addUndefFlag' data-use='c' data-ref="_ZN12_GLOBAL__N_117RegisterCoalescer12addUndefFlagERKN4llvm12LiveIntervalENS1_9SlotIndexERNS1_14MachineOperandEj">addUndefFlag</a>(*<a class="local col4 ref" href="#284DstInt" title='DstInt' data-ref="284DstInt">DstInt</a>, <a class="ref fake" href="../../include/llvm/CodeGen/SlotIndexes.h.html#83" title='llvm::SlotIndex::SlotIndex' data-ref="_ZN4llvm9SlotIndexC1ERKS0_"></a><a class="local col8 ref" href="#288UseIdx" title='UseIdx' data-ref="288UseIdx">UseIdx</a>, <span class='refarg'><a class="local col5 ref" href="#285MO" title='MO' data-ref="285MO">MO</a></span>, <a class="local col6 ref" href="#286SubReg" title='SubReg' data-ref="286SubReg">SubReg</a>);</td></tr>
<tr><th id="1660">1660</th><td>    }</td></tr>
<tr><th id="1661">1661</th><td>  }</td></tr>
<tr><th id="1662">1662</th><td></td></tr>
<tr><th id="1663">1663</th><td>  <a class="type" href="../../include/llvm/ADT/SmallPtrSet.h.html#llvm::SmallPtrSet" title='llvm::SmallPtrSet' data-ref="llvm::SmallPtrSet">SmallPtrSet</a>&lt;<a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a>*, <var>8</var>&gt; <a class="ref fake" href="../../include/llvm/ADT/SmallPtrSet.h.html#_ZN4llvm11SmallPtrSetC1Ev" title='llvm::SmallPtrSet::SmallPtrSet&lt;PtrType, SmallSize&gt;' data-ref="_ZN4llvm11SmallPtrSetC1Ev"></a><dfn class="local col9 decl" id="289Visited" title='Visited' data-type='SmallPtrSet&lt;llvm::MachineInstr *, 8&gt;' data-ref="289Visited">Visited</dfn>;</td></tr>
<tr><th id="1664">1664</th><td>  <b>for</b> (<a class="type" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a>::<a class="typedef" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo::reg_instr_iterator" title='llvm::MachineRegisterInfo::reg_instr_iterator' data-type='defusechain_instr_iterator&lt;true, true, false, false, true, false&gt;' data-ref="llvm::MachineRegisterInfo::reg_instr_iterator">reg_instr_iterator</a></td></tr>
<tr><th id="1665">1665</th><td>       <dfn class="local col0 decl" id="290I" title='I' data-type='MachineRegisterInfo::reg_instr_iterator' data-ref="290I">I</dfn> = <a class="tu member" href="#(anonymousnamespace)::RegisterCoalescer::MRI" title='(anonymous namespace)::RegisterCoalescer::MRI' data-use='r' data-ref="(anonymousnamespace)::RegisterCoalescer::MRI">MRI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo15reg_instr_beginEj" title='llvm::MachineRegisterInfo::reg_instr_begin' data-ref="_ZNK4llvm19MachineRegisterInfo15reg_instr_beginEj">reg_instr_begin</a>(<a class="local col0 ref" href="#280SrcReg" title='SrcReg' data-ref="280SrcReg">SrcReg</a>), <dfn class="local col1 decl" id="291E" title='E' data-type='MachineRegisterInfo::reg_instr_iterator' data-ref="291E">E</dfn> = <a class="tu member" href="#(anonymousnamespace)::RegisterCoalescer::MRI" title='(anonymous namespace)::RegisterCoalescer::MRI' data-use='r' data-ref="(anonymousnamespace)::RegisterCoalescer::MRI">MRI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo13reg_instr_endEv" title='llvm::MachineRegisterInfo::reg_instr_end' data-ref="_ZN4llvm19MachineRegisterInfo13reg_instr_endEv">reg_instr_end</a>();</td></tr>
<tr><th id="1666">1666</th><td>       <a class="local col0 ref" href="#290I" title='I' data-ref="290I">I</a> <a class="ref" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo26defusechain_instr_iteratorneERKNS0_26defusechain_instr_iteratorIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEE" title='llvm::MachineRegisterInfo::defusechain_instr_iterator::operator!=' data-ref="_ZNK4llvm19MachineRegisterInfo26defusechain_instr_iteratorneERKNS0_26defusechain_instr_iteratorIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEE">!=</a> <a class="local col1 ref" href="#291E" title='E' data-ref="291E">E</a>; ) {</td></tr>
<tr><th id="1667">1667</th><td>    <a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col2 decl" id="292UseMI" title='UseMI' data-type='llvm::MachineInstr *' data-ref="292UseMI">UseMI</dfn> = &amp;<a class="ref" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo26defusechain_instr_iteratordeEv" title='llvm::MachineRegisterInfo::defusechain_instr_iterator::operator*' data-ref="_ZNK4llvm19MachineRegisterInfo26defusechain_instr_iteratordeEv">*</a>(<a class="local col0 ref" href="#290I" title='I' data-ref="290I">I</a><a class="ref" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo26defusechain_instr_iteratorppEi" title='llvm::MachineRegisterInfo::defusechain_instr_iterator::operator++' data-ref="_ZN4llvm19MachineRegisterInfo26defusechain_instr_iteratorppEi">++</a>);</td></tr>
<tr><th id="1668">1668</th><td></td></tr>
<tr><th id="1669">1669</th><td>    <i>// Each instruction can only be rewritten once because sub-register</i></td></tr>
<tr><th id="1670">1670</th><td><i>    // composition is not always idempotent. When SrcReg != DstReg, rewriting</i></td></tr>
<tr><th id="1671">1671</th><td><i>    // the UseMI operands removes them from the SrcReg use-def chain, but when</i></td></tr>
<tr><th id="1672">1672</th><td><i>    // SrcReg is DstReg we could encounter UseMI twice if it has multiple</i></td></tr>
<tr><th id="1673">1673</th><td><i>    // operands mentioning the virtual register.</i></td></tr>
<tr><th id="1674">1674</th><td>    <b>if</b> (<a class="local col0 ref" href="#280SrcReg" title='SrcReg' data-ref="280SrcReg">SrcReg</a> == <a class="local col1 ref" href="#281DstReg" title='DstReg' data-ref="281DstReg">DstReg</a> &amp;&amp; !<a class="local col9 ref" href="#289Visited" title='Visited' data-ref="289Visited">Visited</a>.<a class="ref" href="../../include/llvm/ADT/SmallPtrSet.h.html#_ZN4llvm15SmallPtrSetImpl6insertET_" title='llvm::SmallPtrSetImpl::insert' data-ref="_ZN4llvm15SmallPtrSetImpl6insertET_">insert</a>(<a class="local col2 ref" href="#292UseMI" title='UseMI' data-ref="292UseMI">UseMI</a>).<a class="ref" href="../../../../include/c++/7/bits/stl_pair.h.html#std::pair::second" title='std::pair&lt;llvm::SmallPtrSetIterator&lt;llvm::MachineInstr *&gt;, bool&gt;::second' data-ref="std::pair::second">second</a>)</td></tr>
<tr><th id="1675">1675</th><td>      <b>continue</b>;</td></tr>
<tr><th id="1676">1676</th><td></td></tr>
<tr><th id="1677">1677</th><td>    <a class="type" href="../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector">SmallVector</a>&lt;<em>unsigned</em>,<var>8</var>&gt; <a class="ref fake" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1Ev" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-ref="_ZN4llvm11SmallVectorC1Ev"></a><dfn class="local col3 decl" id="293Ops" title='Ops' data-type='SmallVector&lt;unsigned int, 8&gt;' data-ref="293Ops">Ops</dfn>;</td></tr>
<tr><th id="1678">1678</th><td>    <em>bool</em> <dfn class="local col4 decl" id="294Reads" title='Reads' data-type='bool' data-ref="294Reads">Reads</dfn>, <dfn class="local col5 decl" id="295Writes" title='Writes' data-type='bool' data-ref="295Writes">Writes</dfn>;</td></tr>
<tr><th id="1679">1679</th><td>    <span class="namespace">std::</span><a class="ref" href="../../../../include/c++/7/tuple.html#_ZSt3tieDpRT_" title='std::tie' data-ref="_ZSt3tieDpRT_">tie</a>(<span class='refarg'><a class="local col4 ref" href="#294Reads" title='Reads' data-ref="294Reads">Reads</a></span>, <span class='refarg'><a class="local col5 ref" href="#295Writes" title='Writes' data-ref="295Writes">Writes</a></span>) <a class="ref" href="../../../../include/c++/7/tuple.html#_ZNSt5tupleIJT_T0_EEaSEOSt4pairIT_T0_E" title='std::tuple&lt;type-parameter-0-0, type-parameter-0-1&gt;::operator=' data-ref="_ZNSt5tupleIJT_T0_EEaSEOSt4pairIT_T0_E">=</a> <a class="local col2 ref" href="#292UseMI" title='UseMI' data-ref="292UseMI">UseMI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr26readsWritesVirtualRegisterEjPNS_15SmallVectorImplIjEE" title='llvm::MachineInstr::readsWritesVirtualRegister' data-ref="_ZNK4llvm12MachineInstr26readsWritesVirtualRegisterEjPNS_15SmallVectorImplIjEE">readsWritesVirtualRegister</a>(<a class="local col0 ref" href="#280SrcReg" title='SrcReg' data-ref="280SrcReg">SrcReg</a>, &amp;<a class="local col3 ref" href="#293Ops" title='Ops' data-ref="293Ops">Ops</a>);</td></tr>
<tr><th id="1680">1680</th><td></td></tr>
<tr><th id="1681">1681</th><td>    <i>// If SrcReg wasn't read, it may still be the case that DstReg is live-in</i></td></tr>
<tr><th id="1682">1682</th><td><i>    // because SrcReg is a sub-register.</i></td></tr>
<tr><th id="1683">1683</th><td>    <b>if</b> (<a class="local col4 ref" href="#284DstInt" title='DstInt' data-ref="284DstInt">DstInt</a> &amp;&amp; !<a class="local col4 ref" href="#294Reads" title='Reads' data-ref="294Reads">Reads</a> &amp;&amp; <a class="local col2 ref" href="#282SubIdx" title='SubIdx' data-ref="282SubIdx">SubIdx</a> &amp;&amp; !<a class="local col2 ref" href="#292UseMI" title='UseMI' data-ref="292UseMI">UseMI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr12isDebugValueEv" title='llvm::MachineInstr::isDebugValue' data-ref="_ZNK4llvm12MachineInstr12isDebugValueEv">isDebugValue</a>())</td></tr>
<tr><th id="1684">1684</th><td>      <a class="local col4 ref" href="#294Reads" title='Reads' data-ref="294Reads">Reads</a> = <a class="local col4 ref" href="#284DstInt" title='DstInt' data-ref="284DstInt">DstInt</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/LiveInterval.h.html#_ZNK4llvm9LiveRange6liveAtENS_9SlotIndexE" title='llvm::LiveRange::liveAt' data-ref="_ZNK4llvm9LiveRange6liveAtENS_9SlotIndexE">liveAt</a>(<a class="tu member" href="#(anonymousnamespace)::RegisterCoalescer::LIS" title='(anonymous namespace)::RegisterCoalescer::LIS' data-use='r' data-ref="(anonymousnamespace)::RegisterCoalescer::LIS">LIS</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/LiveIntervals.h.html#_ZNK4llvm13LiveIntervals19getInstructionIndexERKNS_12MachineInstrE" title='llvm::LiveIntervals::getInstructionIndex' data-ref="_ZNK4llvm13LiveIntervals19getInstructionIndexERKNS_12MachineInstrE">getInstructionIndex</a>(*<a class="local col2 ref" href="#292UseMI" title='UseMI' data-ref="292UseMI">UseMI</a>));</td></tr>
<tr><th id="1685">1685</th><td></td></tr>
<tr><th id="1686">1686</th><td>    <i>// Replace SrcReg with DstReg in all UseMI operands.</i></td></tr>
<tr><th id="1687">1687</th><td>    <b>for</b> (<em>unsigned</em> <dfn class="local col6 decl" id="296i" title='i' data-type='unsigned int' data-ref="296i">i</dfn> = <var>0</var>, <dfn class="local col7 decl" id="297e" title='e' data-type='unsigned int' data-ref="297e">e</dfn> = <a class="local col3 ref" href="#293Ops" title='Ops' data-ref="293Ops">Ops</a>.<a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZNK4llvm15SmallVectorBase4sizeEv" title='llvm::SmallVectorBase::size' data-ref="_ZNK4llvm15SmallVectorBase4sizeEv">size</a>(); <a class="local col6 ref" href="#296i" title='i' data-ref="296i">i</a> != <a class="local col7 ref" href="#297e" title='e' data-ref="297e">e</a>; ++<a class="local col6 ref" href="#296i" title='i' data-ref="296i">i</a>) {</td></tr>
<tr><th id="1688">1688</th><td>      <a class="type" href="../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col8 decl" id="298MO" title='MO' data-type='llvm::MachineOperand &amp;' data-ref="298MO">MO</dfn> = <a class="local col2 ref" href="#292UseMI" title='UseMI' data-ref="292UseMI">UseMI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col3 ref" href="#293Ops" title='Ops' data-ref="293Ops">Ops</a><a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm">[<a class="local col6 ref" href="#296i" title='i' data-ref="296i">i</a>]</a>);</td></tr>
<tr><th id="1689">1689</th><td></td></tr>
<tr><th id="1690">1690</th><td>      <i>// Adjust &lt;undef&gt; flags in case of sub-register joins. We don't want to</i></td></tr>
<tr><th id="1691">1691</th><td><i>      // turn a full def into a read-modify-write sub-register def and vice</i></td></tr>
<tr><th id="1692">1692</th><td><i>      // versa.</i></td></tr>
<tr><th id="1693">1693</th><td>      <b>if</b> (<a class="local col2 ref" href="#282SubIdx" title='SubIdx' data-ref="282SubIdx">SubIdx</a> &amp;&amp; <a class="local col8 ref" href="#298MO" title='MO' data-ref="298MO">MO</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isDefEv" title='llvm::MachineOperand::isDef' data-ref="_ZNK4llvm14MachineOperand5isDefEv">isDef</a>())</td></tr>
<tr><th id="1694">1694</th><td>        <a class="local col8 ref" href="#298MO" title='MO' data-ref="298MO">MO</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand10setIsUndefEb" title='llvm::MachineOperand::setIsUndef' data-ref="_ZN4llvm14MachineOperand10setIsUndefEb">setIsUndef</a>(!<a class="local col4 ref" href="#294Reads" title='Reads' data-ref="294Reads">Reads</a>);</td></tr>
<tr><th id="1695">1695</th><td></td></tr>
<tr><th id="1696">1696</th><td>      <i>// A subreg use of a partially undef (super) register may be a complete</i></td></tr>
<tr><th id="1697">1697</th><td><i>      // undef use now and then has to be marked that way.</i></td></tr>
<tr><th id="1698">1698</th><td>      <b>if</b> (<a class="local col2 ref" href="#282SubIdx" title='SubIdx' data-ref="282SubIdx">SubIdx</a> != <var>0</var> &amp;&amp; <a class="local col8 ref" href="#298MO" title='MO' data-ref="298MO">MO</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isUseEv" title='llvm::MachineOperand::isUse' data-ref="_ZNK4llvm14MachineOperand5isUseEv">isUse</a>() &amp;&amp; <a class="tu member" href="#(anonymousnamespace)::RegisterCoalescer::MRI" title='(anonymous namespace)::RegisterCoalescer::MRI' data-use='r' data-ref="(anonymousnamespace)::RegisterCoalescer::MRI">MRI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo25shouldTrackSubRegLivenessEj" title='llvm::MachineRegisterInfo::shouldTrackSubRegLiveness' data-ref="_ZNK4llvm19MachineRegisterInfo25shouldTrackSubRegLivenessEj">shouldTrackSubRegLiveness</a>(<a class="local col1 ref" href="#281DstReg" title='DstReg' data-ref="281DstReg">DstReg</a>)) {</td></tr>
<tr><th id="1699">1699</th><td>        <b>if</b> (!<a class="local col4 ref" href="#284DstInt" title='DstInt' data-ref="284DstInt">DstInt</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/LiveInterval.h.html#_ZNK4llvm12LiveInterval12hasSubRangesEv" title='llvm::LiveInterval::hasSubRanges' data-ref="_ZNK4llvm12LiveInterval12hasSubRangesEv">hasSubRanges</a>()) {</td></tr>
<tr><th id="1700">1700</th><td>          <a class="typedef" href="../../include/llvm/Support/Allocator.h.html#llvm::BumpPtrAllocator" title='llvm::BumpPtrAllocator' data-type='BumpPtrAllocatorImpl&lt;&gt;' data-ref="llvm::BumpPtrAllocator">BumpPtrAllocator</a> &amp;<dfn class="local col9 decl" id="299Allocator" title='Allocator' data-type='BumpPtrAllocator &amp;' data-ref="299Allocator">Allocator</dfn> = <a class="tu member" href="#(anonymousnamespace)::RegisterCoalescer::LIS" title='(anonymous namespace)::RegisterCoalescer::LIS' data-use='r' data-ref="(anonymousnamespace)::RegisterCoalescer::LIS">LIS</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/LiveIntervals.h.html#_ZN4llvm13LiveIntervals18getVNInfoAllocatorEv" title='llvm::LiveIntervals::getVNInfoAllocator' data-ref="_ZN4llvm13LiveIntervals18getVNInfoAllocatorEv">getVNInfoAllocator</a>();</td></tr>
<tr><th id="1701">1701</th><td>          <a class="type" href="../../include/llvm/MC/LaneBitmask.h.html#llvm::LaneBitmask" title='llvm::LaneBitmask' data-ref="llvm::LaneBitmask">LaneBitmask</a> <dfn class="local col0 decl" id="300Mask" title='Mask' data-type='llvm::LaneBitmask' data-ref="300Mask">Mask</dfn> = <a class="tu member" href="#(anonymousnamespace)::RegisterCoalescer::MRI" title='(anonymous namespace)::RegisterCoalescer::MRI' data-use='r' data-ref="(anonymousnamespace)::RegisterCoalescer::MRI">MRI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo21getMaxLaneMaskForVRegEj" title='llvm::MachineRegisterInfo::getMaxLaneMaskForVReg' data-ref="_ZNK4llvm19MachineRegisterInfo21getMaxLaneMaskForVRegEj">getMaxLaneMaskForVReg</a>(<a class="local col4 ref" href="#284DstInt" title='DstInt' data-ref="284DstInt">DstInt</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveInterval::reg" title='llvm::LiveInterval::reg' data-ref="llvm::LiveInterval::reg">reg</a>);</td></tr>
<tr><th id="1702">1702</th><td>          <a class="local col4 ref" href="#284DstInt" title='DstInt' data-ref="284DstInt">DstInt</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/LiveInterval.h.html#_ZN4llvm12LiveInterval18createSubRangeFromERNS_20BumpPtrAllocatorImplINS_15MallocAllocatorELm4096ELm4096EEENS_11LaneBitmaskERKNS_9LiveRangeE" title='llvm::LiveInterval::createSubRangeFrom' data-ref="_ZN4llvm12LiveInterval18createSubRangeFromERNS_20BumpPtrAllocatorImplINS_15MallocAllocatorELm4096ELm4096EEENS_11LaneBitmaskERKNS_9LiveRangeE">createSubRangeFrom</a>(<span class='refarg'><a class="local col9 ref" href="#299Allocator" title='Allocator' data-ref="299Allocator">Allocator</a></span>, <a class="ref fake" href="../../include/llvm/MC/LaneBitmask.h.html#39" title='llvm::LaneBitmask::LaneBitmask' data-ref="_ZN4llvm11LaneBitmaskC1ERKS0_"></a><a class="local col0 ref" href="#300Mask" title='Mask' data-ref="300Mask">Mask</a>, *<a class="local col4 ref" href="#284DstInt" title='DstInt' data-ref="284DstInt">DstInt</a>);</td></tr>
<tr><th id="1703">1703</th><td>        }</td></tr>
<tr><th id="1704">1704</th><td>        <a class="type" href="../../include/llvm/CodeGen/SlotIndexes.h.html#llvm::SlotIndex" title='llvm::SlotIndex' data-ref="llvm::SlotIndex">SlotIndex</a> <dfn class="local col1 decl" id="301MIIdx" title='MIIdx' data-type='llvm::SlotIndex' data-ref="301MIIdx">MIIdx</dfn> = <a class="local col2 ref" href="#292UseMI" title='UseMI' data-ref="292UseMI">UseMI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr12isDebugValueEv" title='llvm::MachineInstr::isDebugValue' data-ref="_ZNK4llvm12MachineInstr12isDebugValueEv">isDebugValue</a>()</td></tr>
<tr><th id="1705">1705</th><td>                              ? <a class="tu member" href="#(anonymousnamespace)::RegisterCoalescer::LIS" title='(anonymous namespace)::RegisterCoalescer::LIS' data-use='r' data-ref="(anonymousnamespace)::RegisterCoalescer::LIS">LIS</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/LiveIntervals.h.html#_ZNK4llvm13LiveIntervals14getSlotIndexesEv" title='llvm::LiveIntervals::getSlotIndexes' data-ref="_ZNK4llvm13LiveIntervals14getSlotIndexesEv">getSlotIndexes</a>()-&gt;<a class="ref" href="../../include/llvm/CodeGen/SlotIndexes.h.html#_ZNK4llvm11SlotIndexes14getIndexBeforeERKNS_12MachineInstrE" title='llvm::SlotIndexes::getIndexBefore' data-ref="_ZNK4llvm11SlotIndexes14getIndexBeforeERKNS_12MachineInstrE">getIndexBefore</a>(*<a class="local col2 ref" href="#292UseMI" title='UseMI' data-ref="292UseMI">UseMI</a>)</td></tr>
<tr><th id="1706">1706</th><td>                              : <a class="tu member" href="#(anonymousnamespace)::RegisterCoalescer::LIS" title='(anonymous namespace)::RegisterCoalescer::LIS' data-use='r' data-ref="(anonymousnamespace)::RegisterCoalescer::LIS">LIS</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/LiveIntervals.h.html#_ZNK4llvm13LiveIntervals19getInstructionIndexERKNS_12MachineInstrE" title='llvm::LiveIntervals::getInstructionIndex' data-ref="_ZNK4llvm13LiveIntervals19getInstructionIndexERKNS_12MachineInstrE">getInstructionIndex</a>(*<a class="local col2 ref" href="#292UseMI" title='UseMI' data-ref="292UseMI">UseMI</a>);</td></tr>
<tr><th id="1707">1707</th><td>        <a class="type" href="../../include/llvm/CodeGen/SlotIndexes.h.html#llvm::SlotIndex" title='llvm::SlotIndex' data-ref="llvm::SlotIndex">SlotIndex</a> <dfn class="local col2 decl" id="302UseIdx" title='UseIdx' data-type='llvm::SlotIndex' data-ref="302UseIdx">UseIdx</dfn> = <a class="local col1 ref" href="#301MIIdx" title='MIIdx' data-ref="301MIIdx">MIIdx</a>.<a class="ref" href="../../include/llvm/CodeGen/SlotIndexes.h.html#_ZNK4llvm9SlotIndex10getRegSlotEb" title='llvm::SlotIndex::getRegSlot' data-ref="_ZNK4llvm9SlotIndex10getRegSlotEb">getRegSlot</a>(<b>true</b>);</td></tr>
<tr><th id="1708">1708</th><td>        <a class="tu member" href="#_ZN12_GLOBAL__N_117RegisterCoalescer12addUndefFlagERKN4llvm12LiveIntervalENS1_9SlotIndexERNS1_14MachineOperandEj" title='(anonymous namespace)::RegisterCoalescer::addUndefFlag' data-use='c' data-ref="_ZN12_GLOBAL__N_117RegisterCoalescer12addUndefFlagERKN4llvm12LiveIntervalENS1_9SlotIndexERNS1_14MachineOperandEj">addUndefFlag</a>(*<a class="local col4 ref" href="#284DstInt" title='DstInt' data-ref="284DstInt">DstInt</a>, <a class="ref fake" href="../../include/llvm/CodeGen/SlotIndexes.h.html#83" title='llvm::SlotIndex::SlotIndex' data-ref="_ZN4llvm9SlotIndexC1ERKS0_"></a><a class="local col2 ref" href="#302UseIdx" title='UseIdx' data-ref="302UseIdx">UseIdx</a>, <span class='refarg'><a class="local col8 ref" href="#298MO" title='MO' data-ref="298MO">MO</a></span>, <a class="local col2 ref" href="#282SubIdx" title='SubIdx' data-ref="282SubIdx">SubIdx</a>);</td></tr>
<tr><th id="1709">1709</th><td>      }</td></tr>
<tr><th id="1710">1710</th><td></td></tr>
<tr><th id="1711">1711</th><td>      <b>if</b> (<a class="local col3 ref" href="#283DstIsPhys" title='DstIsPhys' data-ref="283DstIsPhys">DstIsPhys</a>)</td></tr>
<tr><th id="1712">1712</th><td>        <a class="local col8 ref" href="#298MO" title='MO' data-ref="298MO">MO</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand12substPhysRegEjRKNS_18TargetRegisterInfoE" title='llvm::MachineOperand::substPhysReg' data-ref="_ZN4llvm14MachineOperand12substPhysRegEjRKNS_18TargetRegisterInfoE">substPhysReg</a>(<a class="local col1 ref" href="#281DstReg" title='DstReg' data-ref="281DstReg">DstReg</a>, *<a class="tu member" href="#(anonymousnamespace)::RegisterCoalescer::TRI" title='(anonymous namespace)::RegisterCoalescer::TRI' data-use='r' data-ref="(anonymousnamespace)::RegisterCoalescer::TRI">TRI</a>);</td></tr>
<tr><th id="1713">1713</th><td>      <b>else</b></td></tr>
<tr><th id="1714">1714</th><td>        <a class="local col8 ref" href="#298MO" title='MO' data-ref="298MO">MO</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand12substVirtRegEjjRKNS_18TargetRegisterInfoE" title='llvm::MachineOperand::substVirtReg' data-ref="_ZN4llvm14MachineOperand12substVirtRegEjjRKNS_18TargetRegisterInfoE">substVirtReg</a>(<a class="local col1 ref" href="#281DstReg" title='DstReg' data-ref="281DstReg">DstReg</a>, <a class="local col2 ref" href="#282SubIdx" title='SubIdx' data-ref="282SubIdx">SubIdx</a>, *<a class="tu member" href="#(anonymousnamespace)::RegisterCoalescer::TRI" title='(anonymous namespace)::RegisterCoalescer::TRI' data-use='r' data-ref="(anonymousnamespace)::RegisterCoalescer::TRI">TRI</a>);</td></tr>
<tr><th id="1715">1715</th><td>    }</td></tr>
<tr><th id="1716">1716</th><td></td></tr>
<tr><th id="1717">1717</th><td>    <a class="macro" href="../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;regalloc&quot;)) { { dbgs() &lt;&lt; &quot;\t\tupdated: &quot;; if (!UseMI-&gt;isDebugValue()) dbgs() &lt;&lt; LIS-&gt;getInstructionIndex(*UseMI) &lt;&lt; &quot;\t&quot;; dbgs() &lt;&lt; *UseMI; }; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>({</td></tr>
<tr><th id="1718">1718</th><td>      <a class="ref" href="../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"\t\tupdated: "</q>;</td></tr>
<tr><th id="1719">1719</th><td>      <b>if</b> (!<a class="local col2 ref" href="#292UseMI" title='UseMI' data-ref="292UseMI">UseMI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr12isDebugValueEv" title='llvm::MachineInstr::isDebugValue' data-ref="_ZNK4llvm12MachineInstr12isDebugValueEv">isDebugValue</a>())</td></tr>
<tr><th id="1720">1720</th><td>        <a class="ref" href="../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../include/llvm/CodeGen/SlotIndexes.h.html#_ZN4llvmlsERNS_11raw_ostreamENS_9SlotIndexE" title='llvm::operator&lt;&lt;' data-ref="_ZN4llvmlsERNS_11raw_ostreamENS_9SlotIndexE">&lt;&lt;</a> <a class="tu member" href="#(anonymousnamespace)::RegisterCoalescer::LIS" title='(anonymous namespace)::RegisterCoalescer::LIS' data-use='r' data-ref="(anonymousnamespace)::RegisterCoalescer::LIS">LIS</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/LiveIntervals.h.html#_ZNK4llvm13LiveIntervals19getInstructionIndexERKNS_12MachineInstrE" title='llvm::LiveIntervals::getInstructionIndex' data-ref="_ZNK4llvm13LiveIntervals19getInstructionIndexERKNS_12MachineInstrE">getInstructionIndex</a>(*<a class="local col2 ref" href="#292UseMI" title='UseMI' data-ref="292UseMI">UseMI</a>) <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"\t"</q>;</td></tr>
<tr><th id="1721">1721</th><td>      <a class="ref" href="../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvmlsERNS_11raw_ostreamERKNS_12MachineInstrE" title='llvm::operator&lt;&lt;' data-ref="_ZN4llvmlsERNS_11raw_ostreamERKNS_12MachineInstrE">&lt;&lt;</a> *<a class="local col2 ref" href="#292UseMI" title='UseMI' data-ref="292UseMI">UseMI</a>;</td></tr>
<tr><th id="1722">1722</th><td>    });</td></tr>
<tr><th id="1723">1723</th><td>  }</td></tr>
<tr><th id="1724">1724</th><td>}</td></tr>
<tr><th id="1725">1725</th><td></td></tr>
<tr><th id="1726">1726</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::RegisterCoalescer" title='(anonymous namespace)::RegisterCoalescer' data-ref="(anonymousnamespace)::RegisterCoalescer">RegisterCoalescer</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_117RegisterCoalescer11canJoinPhysERKN4llvm13CoalescerPairE" title='(anonymous namespace)::RegisterCoalescer::canJoinPhys' data-type='bool (anonymous namespace)::RegisterCoalescer::canJoinPhys(const llvm::CoalescerPair &amp; CP)' data-ref="_ZN12_GLOBAL__N_117RegisterCoalescer11canJoinPhysERKN4llvm13CoalescerPairE">canJoinPhys</dfn>(<em>const</em> <a class="type" href="RegisterCoalescer.h.html#llvm::CoalescerPair" title='llvm::CoalescerPair' data-ref="llvm::CoalescerPair">CoalescerPair</a> &amp;<dfn class="local col3 decl" id="303CP" title='CP' data-type='const llvm::CoalescerPair &amp;' data-ref="303CP">CP</dfn>) {</td></tr>
<tr><th id="1727">1727</th><td>  <i>// Always join simple intervals that are defined by a single copy from a</i></td></tr>
<tr><th id="1728">1728</th><td><i>  // reserved register. This doesn't increase register pressure, so it is</i></td></tr>
<tr><th id="1729">1729</th><td><i>  // always beneficial.</i></td></tr>
<tr><th id="1730">1730</th><td>  <b>if</b> (!<a class="tu member" href="#(anonymousnamespace)::RegisterCoalescer::MRI" title='(anonymous namespace)::RegisterCoalescer::MRI' data-use='r' data-ref="(anonymousnamespace)::RegisterCoalescer::MRI">MRI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo10isReservedEj" title='llvm::MachineRegisterInfo::isReserved' data-ref="_ZNK4llvm19MachineRegisterInfo10isReservedEj">isReserved</a>(<a class="local col3 ref" href="#303CP" title='CP' data-ref="303CP">CP</a>.<a class="ref" href="RegisterCoalescer.h.html#_ZNK4llvm13CoalescerPair9getDstRegEv" title='llvm::CoalescerPair::getDstReg' data-ref="_ZNK4llvm13CoalescerPair9getDstRegEv">getDstReg</a>())) {</td></tr>
<tr><th id="1731">1731</th><td>    <a class="macro" href="../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;regalloc&quot;)) { dbgs() &lt;&lt; &quot;\tCan only merge into reserved registers.\n&quot;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"\tCan only merge into reserved registers.\n"</q>);</td></tr>
<tr><th id="1732">1732</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1733">1733</th><td>  }</td></tr>
<tr><th id="1734">1734</th><td></td></tr>
<tr><th id="1735">1735</th><td>  <a class="type" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveInterval" title='llvm::LiveInterval' data-ref="llvm::LiveInterval">LiveInterval</a> &amp;<dfn class="local col4 decl" id="304JoinVInt" title='JoinVInt' data-type='llvm::LiveInterval &amp;' data-ref="304JoinVInt">JoinVInt</dfn> = <a class="tu member" href="#(anonymousnamespace)::RegisterCoalescer::LIS" title='(anonymous namespace)::RegisterCoalescer::LIS' data-use='r' data-ref="(anonymousnamespace)::RegisterCoalescer::LIS">LIS</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/LiveIntervals.h.html#_ZN4llvm13LiveIntervals11getIntervalEj" title='llvm::LiveIntervals::getInterval' data-ref="_ZN4llvm13LiveIntervals11getIntervalEj">getInterval</a>(<a class="local col3 ref" href="#303CP" title='CP' data-ref="303CP">CP</a>.<a class="ref" href="RegisterCoalescer.h.html#_ZNK4llvm13CoalescerPair9getSrcRegEv" title='llvm::CoalescerPair::getSrcReg' data-ref="_ZNK4llvm13CoalescerPair9getSrcRegEv">getSrcReg</a>());</td></tr>
<tr><th id="1736">1736</th><td>  <b>if</b> (<a class="local col4 ref" href="#304JoinVInt" title='JoinVInt' data-ref="304JoinVInt">JoinVInt</a>.<a class="ref" href="../../include/llvm/CodeGen/LiveInterval.h.html#_ZNK4llvm9LiveRange16containsOneValueEv" title='llvm::LiveRange::containsOneValue' data-ref="_ZNK4llvm9LiveRange16containsOneValueEv">containsOneValue</a>())</td></tr>
<tr><th id="1737">1737</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1738">1738</th><td></td></tr>
<tr><th id="1739">1739</th><td>  <a class="macro" href="../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;regalloc&quot;)) { dbgs() &lt;&lt; &quot;\tCannot join complex intervals into reserved register.\n&quot;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(</td></tr>
<tr><th id="1740">1740</th><td>      <a class="ref" href="../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"\tCannot join complex intervals into reserved register.\n"</q>);</td></tr>
<tr><th id="1741">1741</th><td>  <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1742">1742</th><td>}</td></tr>
<tr><th id="1743">1743</th><td></td></tr>
<tr><th id="1744">1744</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::RegisterCoalescer" title='(anonymous namespace)::RegisterCoalescer' data-ref="(anonymousnamespace)::RegisterCoalescer">RegisterCoalescer</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_117RegisterCoalescer8joinCopyEPN4llvm12MachineInstrERb" title='(anonymous namespace)::RegisterCoalescer::joinCopy' data-type='bool (anonymous namespace)::RegisterCoalescer::joinCopy(llvm::MachineInstr * CopyMI, bool &amp; Again)' data-ref="_ZN12_GLOBAL__N_117RegisterCoalescer8joinCopyEPN4llvm12MachineInstrERb">joinCopy</dfn>(<a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col5 decl" id="305CopyMI" title='CopyMI' data-type='llvm::MachineInstr *' data-ref="305CopyMI">CopyMI</dfn>, <em>bool</em> &amp;<dfn class="local col6 decl" id="306Again" title='Again' data-type='bool &amp;' data-ref="306Again">Again</dfn>) {</td></tr>
<tr><th id="1745">1745</th><td>  <a class="local col6 ref" href="#306Again" title='Again' data-ref="306Again">Again</a> = <b>false</b>;</td></tr>
<tr><th id="1746">1746</th><td>  <a class="macro" href="../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;regalloc&quot;)) { dbgs() &lt;&lt; LIS-&gt;getInstructionIndex(*CopyMI) &lt;&lt; &apos;\t&apos; &lt;&lt; *CopyMI; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../include/llvm/CodeGen/SlotIndexes.h.html#_ZN4llvmlsERNS_11raw_ostreamENS_9SlotIndexE" title='llvm::operator&lt;&lt;' data-ref="_ZN4llvmlsERNS_11raw_ostreamENS_9SlotIndexE">&lt;&lt;</a> <a class="tu member" href="#(anonymousnamespace)::RegisterCoalescer::LIS" title='(anonymous namespace)::RegisterCoalescer::LIS' data-use='r' data-ref="(anonymousnamespace)::RegisterCoalescer::LIS">LIS</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/LiveIntervals.h.html#_ZNK4llvm13LiveIntervals19getInstructionIndexERKNS_12MachineInstrE" title='llvm::LiveIntervals::getInstructionIndex' data-ref="_ZNK4llvm13LiveIntervals19getInstructionIndexERKNS_12MachineInstrE">getInstructionIndex</a>(*<a class="local col5 ref" href="#305CopyMI" title='CopyMI' data-ref="305CopyMI">CopyMI</a>) <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEc">&lt;&lt;</a> <kbd>'\t'</kbd> <a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvmlsERNS_11raw_ostreamERKNS_12MachineInstrE" title='llvm::operator&lt;&lt;' data-ref="_ZN4llvmlsERNS_11raw_ostreamERKNS_12MachineInstrE">&lt;&lt;</a> *<a class="local col5 ref" href="#305CopyMI" title='CopyMI' data-ref="305CopyMI">CopyMI</a>);</td></tr>
<tr><th id="1747">1747</th><td></td></tr>
<tr><th id="1748">1748</th><td>  <a class="type" href="RegisterCoalescer.h.html#llvm::CoalescerPair" title='llvm::CoalescerPair' data-ref="llvm::CoalescerPair">CoalescerPair</a> <dfn class="local col7 decl" id="307CP" title='CP' data-type='llvm::CoalescerPair' data-ref="307CP">CP</dfn><a class="ref" href="RegisterCoalescer.h.html#_ZN4llvm13CoalescerPairC1ERKNS_18TargetRegisterInfoE" title='llvm::CoalescerPair::CoalescerPair' data-ref="_ZN4llvm13CoalescerPairC1ERKNS_18TargetRegisterInfoE">(</a>*<a class="tu member" href="#(anonymousnamespace)::RegisterCoalescer::TRI" title='(anonymous namespace)::RegisterCoalescer::TRI' data-use='r' data-ref="(anonymousnamespace)::RegisterCoalescer::TRI">TRI</a>);</td></tr>
<tr><th id="1749">1749</th><td>  <b>if</b> (!<a class="local col7 ref" href="#307CP" title='CP' data-ref="307CP">CP</a>.<a class="ref" href="#_ZN4llvm13CoalescerPair12setRegistersEPKNS_12MachineInstrE" title='llvm::CoalescerPair::setRegisters' data-ref="_ZN4llvm13CoalescerPair12setRegistersEPKNS_12MachineInstrE">setRegisters</a>(<a class="local col5 ref" href="#305CopyMI" title='CopyMI' data-ref="305CopyMI">CopyMI</a>)) {</td></tr>
<tr><th id="1750">1750</th><td>    <a class="macro" href="../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;regalloc&quot;)) { dbgs() &lt;&lt; &quot;\tNot coalescable.\n&quot;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"\tNot coalescable.\n"</q>);</td></tr>
<tr><th id="1751">1751</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1752">1752</th><td>  }</td></tr>
<tr><th id="1753">1753</th><td></td></tr>
<tr><th id="1754">1754</th><td>  <b>if</b> (<a class="local col7 ref" href="#307CP" title='CP' data-ref="307CP">CP</a>.<a class="ref" href="RegisterCoalescer.h.html#_ZNK4llvm13CoalescerPair8getNewRCEv" title='llvm::CoalescerPair::getNewRC' data-ref="_ZNK4llvm13CoalescerPair8getNewRCEv">getNewRC</a>()) {</td></tr>
<tr><th id="1755">1755</th><td>    <em>auto</em> <dfn class="local col8 decl" id="308SrcRC" title='SrcRC' data-type='const llvm::TargetRegisterClass *' data-ref="308SrcRC">SrcRC</dfn> = <a class="tu member" href="#(anonymousnamespace)::RegisterCoalescer::MRI" title='(anonymous namespace)::RegisterCoalescer::MRI' data-use='r' data-ref="(anonymousnamespace)::RegisterCoalescer::MRI">MRI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo11getRegClassEj" title='llvm::MachineRegisterInfo::getRegClass' data-ref="_ZNK4llvm19MachineRegisterInfo11getRegClassEj">getRegClass</a>(<a class="local col7 ref" href="#307CP" title='CP' data-ref="307CP">CP</a>.<a class="ref" href="RegisterCoalescer.h.html#_ZNK4llvm13CoalescerPair9getSrcRegEv" title='llvm::CoalescerPair::getSrcReg' data-ref="_ZNK4llvm13CoalescerPair9getSrcRegEv">getSrcReg</a>());</td></tr>
<tr><th id="1756">1756</th><td>    <em>auto</em> <dfn class="local col9 decl" id="309DstRC" title='DstRC' data-type='const llvm::TargetRegisterClass *' data-ref="309DstRC">DstRC</dfn> = <a class="tu member" href="#(anonymousnamespace)::RegisterCoalescer::MRI" title='(anonymous namespace)::RegisterCoalescer::MRI' data-use='r' data-ref="(anonymousnamespace)::RegisterCoalescer::MRI">MRI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo11getRegClassEj" title='llvm::MachineRegisterInfo::getRegClass' data-ref="_ZNK4llvm19MachineRegisterInfo11getRegClassEj">getRegClass</a>(<a class="local col7 ref" href="#307CP" title='CP' data-ref="307CP">CP</a>.<a class="ref" href="RegisterCoalescer.h.html#_ZNK4llvm13CoalescerPair9getDstRegEv" title='llvm::CoalescerPair::getDstReg' data-ref="_ZNK4llvm13CoalescerPair9getDstRegEv">getDstReg</a>());</td></tr>
<tr><th id="1757">1757</th><td>    <em>unsigned</em> <dfn class="local col0 decl" id="310SrcIdx" title='SrcIdx' data-type='unsigned int' data-ref="310SrcIdx">SrcIdx</dfn> = <a class="local col7 ref" href="#307CP" title='CP' data-ref="307CP">CP</a>.<a class="ref" href="RegisterCoalescer.h.html#_ZNK4llvm13CoalescerPair9getSrcIdxEv" title='llvm::CoalescerPair::getSrcIdx' data-ref="_ZNK4llvm13CoalescerPair9getSrcIdxEv">getSrcIdx</a>();</td></tr>
<tr><th id="1758">1758</th><td>    <em>unsigned</em> <dfn class="local col1 decl" id="311DstIdx" title='DstIdx' data-type='unsigned int' data-ref="311DstIdx">DstIdx</dfn> = <a class="local col7 ref" href="#307CP" title='CP' data-ref="307CP">CP</a>.<a class="ref" href="RegisterCoalescer.h.html#_ZNK4llvm13CoalescerPair9getDstIdxEv" title='llvm::CoalescerPair::getDstIdx' data-ref="_ZNK4llvm13CoalescerPair9getDstIdxEv">getDstIdx</a>();</td></tr>
<tr><th id="1759">1759</th><td>    <b>if</b> (<a class="local col7 ref" href="#307CP" title='CP' data-ref="307CP">CP</a>.<a class="ref" href="RegisterCoalescer.h.html#_ZNK4llvm13CoalescerPair9isFlippedEv" title='llvm::CoalescerPair::isFlipped' data-ref="_ZNK4llvm13CoalescerPair9isFlippedEv">isFlipped</a>()) {</td></tr>
<tr><th id="1760">1760</th><td>      <span class="namespace">std::</span><a class="ref" href="../../../../include/c++/7/bits/move.h.html#_ZSt4swapRT_S0_" title='std::swap' data-ref="_ZSt4swapRT_S0_">swap</a>(<span class='refarg'><a class="local col0 ref" href="#310SrcIdx" title='SrcIdx' data-ref="310SrcIdx">SrcIdx</a></span>, <span class='refarg'><a class="local col1 ref" href="#311DstIdx" title='DstIdx' data-ref="311DstIdx">DstIdx</a></span>);</td></tr>
<tr><th id="1761">1761</th><td>      <span class="namespace">std::</span><a class="ref" href="../../../../include/c++/7/bits/move.h.html#_ZSt4swapRT_S0_" title='std::swap' data-ref="_ZSt4swapRT_S0_">swap</a>(<span class='refarg'><a class="local col8 ref" href="#308SrcRC" title='SrcRC' data-ref="308SrcRC">SrcRC</a></span>, <span class='refarg'><a class="local col9 ref" href="#309DstRC" title='DstRC' data-ref="309DstRC">DstRC</a></span>);</td></tr>
<tr><th id="1762">1762</th><td>    }</td></tr>
<tr><th id="1763">1763</th><td>    <b>if</b> (!<a class="tu member" href="#(anonymousnamespace)::RegisterCoalescer::TRI" title='(anonymous namespace)::RegisterCoalescer::TRI' data-use='r' data-ref="(anonymousnamespace)::RegisterCoalescer::TRI">TRI</a>-&gt;<a class="virtual ref" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm18TargetRegisterInfo14shouldCoalesceEPNS_12MachineInstrEPKNS_19TargetRegisterClassEjS5_jS5_RNS_13LiveIntervalsE" title='llvm::TargetRegisterInfo::shouldCoalesce' data-ref="_ZNK4llvm18TargetRegisterInfo14shouldCoalesceEPNS_12MachineInstrEPKNS_19TargetRegisterClassEjS5_jS5_RNS_13LiveIntervalsE">shouldCoalesce</a>(<a class="local col5 ref" href="#305CopyMI" title='CopyMI' data-ref="305CopyMI">CopyMI</a>, <a class="local col8 ref" href="#308SrcRC" title='SrcRC' data-ref="308SrcRC">SrcRC</a>, <a class="local col0 ref" href="#310SrcIdx" title='SrcIdx' data-ref="310SrcIdx">SrcIdx</a>, <a class="local col9 ref" href="#309DstRC" title='DstRC' data-ref="309DstRC">DstRC</a>, <a class="local col1 ref" href="#311DstIdx" title='DstIdx' data-ref="311DstIdx">DstIdx</a>,</td></tr>
<tr><th id="1764">1764</th><td>                             <a class="local col7 ref" href="#307CP" title='CP' data-ref="307CP">CP</a>.<a class="ref" href="RegisterCoalescer.h.html#_ZNK4llvm13CoalescerPair8getNewRCEv" title='llvm::CoalescerPair::getNewRC' data-ref="_ZNK4llvm13CoalescerPair8getNewRCEv">getNewRC</a>(), <span class='refarg'>*<a class="tu member" href="#(anonymousnamespace)::RegisterCoalescer::LIS" title='(anonymous namespace)::RegisterCoalescer::LIS' data-use='r' data-ref="(anonymousnamespace)::RegisterCoalescer::LIS">LIS</a></span>)) {</td></tr>
<tr><th id="1765">1765</th><td>      <a class="macro" href="../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;regalloc&quot;)) { dbgs() &lt;&lt; &quot;\tSubtarget bailed on coalescing.\n&quot;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"\tSubtarget bailed on coalescing.\n"</q>);</td></tr>
<tr><th id="1766">1766</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1767">1767</th><td>    }</td></tr>
<tr><th id="1768">1768</th><td>  }</td></tr>
<tr><th id="1769">1769</th><td></td></tr>
<tr><th id="1770">1770</th><td>  <i>// Dead code elimination. This really should be handled by MachineDCE, but</i></td></tr>
<tr><th id="1771">1771</th><td><i>  // sometimes dead copies slip through, and we can't generate invalid live</i></td></tr>
<tr><th id="1772">1772</th><td><i>  // ranges.</i></td></tr>
<tr><th id="1773">1773</th><td>  <b>if</b> (!<a class="local col7 ref" href="#307CP" title='CP' data-ref="307CP">CP</a>.<a class="ref" href="RegisterCoalescer.h.html#_ZNK4llvm13CoalescerPair6isPhysEv" title='llvm::CoalescerPair::isPhys' data-ref="_ZNK4llvm13CoalescerPair6isPhysEv">isPhys</a>() &amp;&amp; <a class="local col5 ref" href="#305CopyMI" title='CopyMI' data-ref="305CopyMI">CopyMI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr14allDefsAreDeadEv" title='llvm::MachineInstr::allDefsAreDead' data-ref="_ZNK4llvm12MachineInstr14allDefsAreDeadEv">allDefsAreDead</a>()) {</td></tr>
<tr><th id="1774">1774</th><td>    <a class="macro" href="../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;regalloc&quot;)) { dbgs() &lt;&lt; &quot;\tCopy is dead.\n&quot;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"\tCopy is dead.\n"</q>);</td></tr>
<tr><th id="1775">1775</th><td>    <a class="tu member" href="#(anonymousnamespace)::RegisterCoalescer::DeadDefs" title='(anonymous namespace)::RegisterCoalescer::DeadDefs' data-use='m' data-ref="(anonymousnamespace)::RegisterCoalescer::DeadDefs">DeadDefs</a>.<a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_">push_back</a>(<a class="local col5 ref" href="#305CopyMI" title='CopyMI' data-ref="305CopyMI">CopyMI</a>);</td></tr>
<tr><th id="1776">1776</th><td>    <a class="tu member" href="#_ZN12_GLOBAL__N_117RegisterCoalescer17eliminateDeadDefsEv" title='(anonymous namespace)::RegisterCoalescer::eliminateDeadDefs' data-use='c' data-ref="_ZN12_GLOBAL__N_117RegisterCoalescer17eliminateDeadDefsEv">eliminateDeadDefs</a>();</td></tr>
<tr><th id="1777">1777</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1778">1778</th><td>  }</td></tr>
<tr><th id="1779">1779</th><td></td></tr>
<tr><th id="1780">1780</th><td>  <i>// Eliminate undefs.</i></td></tr>
<tr><th id="1781">1781</th><td>  <b>if</b> (!<a class="local col7 ref" href="#307CP" title='CP' data-ref="307CP">CP</a>.<a class="ref" href="RegisterCoalescer.h.html#_ZNK4llvm13CoalescerPair6isPhysEv" title='llvm::CoalescerPair::isPhys' data-ref="_ZNK4llvm13CoalescerPair6isPhysEv">isPhys</a>()) {</td></tr>
<tr><th id="1782">1782</th><td>    <i>// If this is an IMPLICIT_DEF, leave it alone, but don't try to coalesce.</i></td></tr>
<tr><th id="1783">1783</th><td>    <b>if</b> (<a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col2 decl" id="312UndefMI" title='UndefMI' data-type='llvm::MachineInstr *' data-ref="312UndefMI"><a class="local col2 ref" href="#312UndefMI" title='UndefMI' data-ref="312UndefMI">UndefMI</a></dfn> = <a class="tu member" href="#_ZN12_GLOBAL__N_117RegisterCoalescer18eliminateUndefCopyEPN4llvm12MachineInstrE" title='(anonymous namespace)::RegisterCoalescer::eliminateUndefCopy' data-use='c' data-ref="_ZN12_GLOBAL__N_117RegisterCoalescer18eliminateUndefCopyEPN4llvm12MachineInstrE">eliminateUndefCopy</a>(<a class="local col5 ref" href="#305CopyMI" title='CopyMI' data-ref="305CopyMI">CopyMI</a>)) {</td></tr>
<tr><th id="1784">1784</th><td>      <b>if</b> (<a class="local col2 ref" href="#312UndefMI" title='UndefMI' data-ref="312UndefMI">UndefMI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr13isImplicitDefEv" title='llvm::MachineInstr::isImplicitDef' data-ref="_ZNK4llvm12MachineInstr13isImplicitDefEv">isImplicitDef</a>())</td></tr>
<tr><th id="1785">1785</th><td>        <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1786">1786</th><td>      <a class="tu member" href="#_ZN12_GLOBAL__N_117RegisterCoalescer11deleteInstrEPN4llvm12MachineInstrE" title='(anonymous namespace)::RegisterCoalescer::deleteInstr' data-use='c' data-ref="_ZN12_GLOBAL__N_117RegisterCoalescer11deleteInstrEPN4llvm12MachineInstrE">deleteInstr</a>(<a class="local col5 ref" href="#305CopyMI" title='CopyMI' data-ref="305CopyMI">CopyMI</a>);</td></tr>
<tr><th id="1787">1787</th><td>      <b>return</b> <b>false</b>;  <i>// Not coalescable.</i></td></tr>
<tr><th id="1788">1788</th><td>    }</td></tr>
<tr><th id="1789">1789</th><td>  }</td></tr>
<tr><th id="1790">1790</th><td></td></tr>
<tr><th id="1791">1791</th><td>  <i>// Coalesced copies are normally removed immediately, but transformations</i></td></tr>
<tr><th id="1792">1792</th><td><i>  // like removeCopyByCommutingDef() can inadvertently create identity copies.</i></td></tr>
<tr><th id="1793">1793</th><td><i>  // When that happens, just join the values and remove the copy.</i></td></tr>
<tr><th id="1794">1794</th><td>  <b>if</b> (<a class="local col7 ref" href="#307CP" title='CP' data-ref="307CP">CP</a>.<a class="ref" href="RegisterCoalescer.h.html#_ZNK4llvm13CoalescerPair9getSrcRegEv" title='llvm::CoalescerPair::getSrcReg' data-ref="_ZNK4llvm13CoalescerPair9getSrcRegEv">getSrcReg</a>() == <a class="local col7 ref" href="#307CP" title='CP' data-ref="307CP">CP</a>.<a class="ref" href="RegisterCoalescer.h.html#_ZNK4llvm13CoalescerPair9getDstRegEv" title='llvm::CoalescerPair::getDstReg' data-ref="_ZNK4llvm13CoalescerPair9getDstRegEv">getDstReg</a>()) {</td></tr>
<tr><th id="1795">1795</th><td>    <a class="type" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveInterval" title='llvm::LiveInterval' data-ref="llvm::LiveInterval">LiveInterval</a> &amp;<dfn class="local col3 decl" id="313LI" title='LI' data-type='llvm::LiveInterval &amp;' data-ref="313LI">LI</dfn> = <a class="tu member" href="#(anonymousnamespace)::RegisterCoalescer::LIS" title='(anonymous namespace)::RegisterCoalescer::LIS' data-use='r' data-ref="(anonymousnamespace)::RegisterCoalescer::LIS">LIS</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/LiveIntervals.h.html#_ZN4llvm13LiveIntervals11getIntervalEj" title='llvm::LiveIntervals::getInterval' data-ref="_ZN4llvm13LiveIntervals11getIntervalEj">getInterval</a>(<a class="local col7 ref" href="#307CP" title='CP' data-ref="307CP">CP</a>.<a class="ref" href="RegisterCoalescer.h.html#_ZNK4llvm13CoalescerPair9getSrcRegEv" title='llvm::CoalescerPair::getSrcReg' data-ref="_ZNK4llvm13CoalescerPair9getSrcRegEv">getSrcReg</a>());</td></tr>
<tr><th id="1796">1796</th><td>    <a class="macro" href="../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;regalloc&quot;)) { dbgs() &lt;&lt; &quot;\tCopy already coalesced: &quot; &lt;&lt; LI &lt;&lt; &apos;\n&apos;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"\tCopy already coalesced: "</q> <a class="ref" href="../../include/llvm/CodeGen/LiveInterval.h.html#_ZN4llvmlsERNS_11raw_ostreamERKNS_12LiveIntervalE" title='llvm::operator&lt;&lt;' data-ref="_ZN4llvmlsERNS_11raw_ostreamERKNS_12LiveIntervalE">&lt;&lt;</a> <a class="local col3 ref" href="#313LI" title='LI' data-ref="313LI">LI</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEc">&lt;&lt;</a> <kbd>'\n'</kbd>);</td></tr>
<tr><th id="1797">1797</th><td>    <em>const</em> <a class="type" href="../../include/llvm/CodeGen/SlotIndexes.h.html#llvm::SlotIndex" title='llvm::SlotIndex' data-ref="llvm::SlotIndex">SlotIndex</a> <dfn class="local col4 decl" id="314CopyIdx" title='CopyIdx' data-type='const llvm::SlotIndex' data-ref="314CopyIdx">CopyIdx</dfn> = <a class="tu member" href="#(anonymousnamespace)::RegisterCoalescer::LIS" title='(anonymous namespace)::RegisterCoalescer::LIS' data-use='r' data-ref="(anonymousnamespace)::RegisterCoalescer::LIS">LIS</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/LiveIntervals.h.html#_ZNK4llvm13LiveIntervals19getInstructionIndexERKNS_12MachineInstrE" title='llvm::LiveIntervals::getInstructionIndex' data-ref="_ZNK4llvm13LiveIntervals19getInstructionIndexERKNS_12MachineInstrE">getInstructionIndex</a>(*<a class="local col5 ref" href="#305CopyMI" title='CopyMI' data-ref="305CopyMI">CopyMI</a>);</td></tr>
<tr><th id="1798">1798</th><td>    <a class="type" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveQueryResult" title='llvm::LiveQueryResult' data-ref="llvm::LiveQueryResult">LiveQueryResult</a> <dfn class="local col5 decl" id="315LRQ" title='LRQ' data-type='llvm::LiveQueryResult' data-ref="315LRQ">LRQ</dfn> = <a class="local col3 ref" href="#313LI" title='LI' data-ref="313LI">LI</a>.<a class="ref" href="../../include/llvm/CodeGen/LiveInterval.h.html#_ZNK4llvm9LiveRange5QueryENS_9SlotIndexE" title='llvm::LiveRange::Query' data-ref="_ZNK4llvm9LiveRange5QueryENS_9SlotIndexE">Query</a>(<a class="ref fake" href="../../include/llvm/CodeGen/SlotIndexes.h.html#83" title='llvm::SlotIndex::SlotIndex' data-ref="_ZN4llvm9SlotIndexC1ERKS0_"></a><a class="local col4 ref" href="#314CopyIdx" title='CopyIdx' data-ref="314CopyIdx">CopyIdx</a>);</td></tr>
<tr><th id="1799">1799</th><td>    <b>if</b> (<a class="type" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::VNInfo" title='llvm::VNInfo' data-ref="llvm::VNInfo">VNInfo</a> *<dfn class="local col6 decl" id="316DefVNI" title='DefVNI' data-type='llvm::VNInfo *' data-ref="316DefVNI"><a class="local col6 ref" href="#316DefVNI" title='DefVNI' data-ref="316DefVNI">DefVNI</a></dfn> = <a class="local col5 ref" href="#315LRQ" title='LRQ' data-ref="315LRQ">LRQ</a>.<a class="ref" href="../../include/llvm/CodeGen/LiveInterval.h.html#_ZNK4llvm15LiveQueryResult12valueDefinedEv" title='llvm::LiveQueryResult::valueDefined' data-ref="_ZNK4llvm15LiveQueryResult12valueDefinedEv">valueDefined</a>()) {</td></tr>
<tr><th id="1800">1800</th><td>      <a class="type" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::VNInfo" title='llvm::VNInfo' data-ref="llvm::VNInfo">VNInfo</a> *<dfn class="local col7 decl" id="317ReadVNI" title='ReadVNI' data-type='llvm::VNInfo *' data-ref="317ReadVNI">ReadVNI</dfn> = <a class="local col5 ref" href="#315LRQ" title='LRQ' data-ref="315LRQ">LRQ</a>.<a class="ref" href="../../include/llvm/CodeGen/LiveInterval.h.html#_ZNK4llvm15LiveQueryResult7valueInEv" title='llvm::LiveQueryResult::valueIn' data-ref="_ZNK4llvm15LiveQueryResult7valueInEv">valueIn</a>();</td></tr>
<tr><th id="1801">1801</th><td>      <a class="macro" href="../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (ReadVNI &amp;&amp; &quot;No value before copy and no &lt;undef&gt; flag.&quot;) ? void (0) : __assert_fail (&quot;ReadVNI &amp;&amp; \&quot;No value before copy and no &lt;undef&gt; flag.\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/RegisterCoalescer.cpp&quot;, 1801, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col7 ref" href="#317ReadVNI" title='ReadVNI' data-ref="317ReadVNI">ReadVNI</a> &amp;&amp; <q>"No value before copy and no &lt;undef&gt; flag."</q>);</td></tr>
<tr><th id="1802">1802</th><td>      <a class="macro" href="../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (ReadVNI != DefVNI &amp;&amp; &quot;Cannot read and define the same value.&quot;) ? void (0) : __assert_fail (&quot;ReadVNI != DefVNI &amp;&amp; \&quot;Cannot read and define the same value.\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/RegisterCoalescer.cpp&quot;, 1802, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col7 ref" href="#317ReadVNI" title='ReadVNI' data-ref="317ReadVNI">ReadVNI</a> != <a class="local col6 ref" href="#316DefVNI" title='DefVNI' data-ref="316DefVNI">DefVNI</a> &amp;&amp; <q>"Cannot read and define the same value."</q>);</td></tr>
<tr><th id="1803">1803</th><td>      <a class="local col3 ref" href="#313LI" title='LI' data-ref="313LI">LI</a>.<a class="ref" href="../../include/llvm/CodeGen/LiveInterval.h.html#_ZN4llvm9LiveRange20MergeValueNumberIntoEPNS_6VNInfoES2_" title='llvm::LiveRange::MergeValueNumberInto' data-ref="_ZN4llvm9LiveRange20MergeValueNumberIntoEPNS_6VNInfoES2_">MergeValueNumberInto</a>(<a class="local col6 ref" href="#316DefVNI" title='DefVNI' data-ref="316DefVNI">DefVNI</a>, <a class="local col7 ref" href="#317ReadVNI" title='ReadVNI' data-ref="317ReadVNI">ReadVNI</a>);</td></tr>
<tr><th id="1804">1804</th><td></td></tr>
<tr><th id="1805">1805</th><td>      <i>// Process subregister liveranges.</i></td></tr>
<tr><th id="1806">1806</th><td>      <b>for</b> (<a class="type" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveInterval" title='llvm::LiveInterval' data-ref="llvm::LiveInterval">LiveInterval</a>::<a class="type" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveInterval::SubRange" title='llvm::LiveInterval::SubRange' data-ref="llvm::LiveInterval::SubRange">SubRange</a> &amp;<dfn class="local col8 decl" id="318S" title='S' data-type='LiveInterval::SubRange &amp;' data-ref="318S">S</dfn> : <a class="local col3 ref" href="#313LI" title='LI' data-ref="313LI">LI</a>.<a class="ref" href="../../include/llvm/CodeGen/LiveInterval.h.html#_ZN4llvm12LiveInterval9subrangesEv" title='llvm::LiveInterval::subranges' data-ref="_ZN4llvm12LiveInterval9subrangesEv">subranges</a>()) {</td></tr>
<tr><th id="1807">1807</th><td>        <a class="type" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveQueryResult" title='llvm::LiveQueryResult' data-ref="llvm::LiveQueryResult">LiveQueryResult</a> <dfn class="local col9 decl" id="319SLRQ" title='SLRQ' data-type='llvm::LiveQueryResult' data-ref="319SLRQ">SLRQ</dfn> = <a class="local col8 ref" href="#318S" title='S' data-ref="318S">S</a>.<a class="ref" href="../../include/llvm/CodeGen/LiveInterval.h.html#_ZNK4llvm9LiveRange5QueryENS_9SlotIndexE" title='llvm::LiveRange::Query' data-ref="_ZNK4llvm9LiveRange5QueryENS_9SlotIndexE">Query</a>(<a class="ref fake" href="../../include/llvm/CodeGen/SlotIndexes.h.html#83" title='llvm::SlotIndex::SlotIndex' data-ref="_ZN4llvm9SlotIndexC1ERKS0_"></a><a class="local col4 ref" href="#314CopyIdx" title='CopyIdx' data-ref="314CopyIdx">CopyIdx</a>);</td></tr>
<tr><th id="1808">1808</th><td>        <b>if</b> (<a class="type" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::VNInfo" title='llvm::VNInfo' data-ref="llvm::VNInfo">VNInfo</a> *<dfn class="local col0 decl" id="320SDefVNI" title='SDefVNI' data-type='llvm::VNInfo *' data-ref="320SDefVNI"><a class="local col0 ref" href="#320SDefVNI" title='SDefVNI' data-ref="320SDefVNI">SDefVNI</a></dfn> = <a class="local col9 ref" href="#319SLRQ" title='SLRQ' data-ref="319SLRQ">SLRQ</a>.<a class="ref" href="../../include/llvm/CodeGen/LiveInterval.h.html#_ZNK4llvm15LiveQueryResult12valueDefinedEv" title='llvm::LiveQueryResult::valueDefined' data-ref="_ZNK4llvm15LiveQueryResult12valueDefinedEv">valueDefined</a>()) {</td></tr>
<tr><th id="1809">1809</th><td>          <a class="type" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::VNInfo" title='llvm::VNInfo' data-ref="llvm::VNInfo">VNInfo</a> *<dfn class="local col1 decl" id="321SReadVNI" title='SReadVNI' data-type='llvm::VNInfo *' data-ref="321SReadVNI">SReadVNI</dfn> = <a class="local col9 ref" href="#319SLRQ" title='SLRQ' data-ref="319SLRQ">SLRQ</a>.<a class="ref" href="../../include/llvm/CodeGen/LiveInterval.h.html#_ZNK4llvm15LiveQueryResult7valueInEv" title='llvm::LiveQueryResult::valueIn' data-ref="_ZNK4llvm15LiveQueryResult7valueInEv">valueIn</a>();</td></tr>
<tr><th id="1810">1810</th><td>          <a class="local col8 ref" href="#318S" title='S' data-ref="318S">S</a>.<a class="ref" href="../../include/llvm/CodeGen/LiveInterval.h.html#_ZN4llvm9LiveRange20MergeValueNumberIntoEPNS_6VNInfoES2_" title='llvm::LiveRange::MergeValueNumberInto' data-ref="_ZN4llvm9LiveRange20MergeValueNumberIntoEPNS_6VNInfoES2_">MergeValueNumberInto</a>(<a class="local col0 ref" href="#320SDefVNI" title='SDefVNI' data-ref="320SDefVNI">SDefVNI</a>, <a class="local col1 ref" href="#321SReadVNI" title='SReadVNI' data-ref="321SReadVNI">SReadVNI</a>);</td></tr>
<tr><th id="1811">1811</th><td>        }</td></tr>
<tr><th id="1812">1812</th><td>      }</td></tr>
<tr><th id="1813">1813</th><td>      <a class="macro" href="../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;regalloc&quot;)) { dbgs() &lt;&lt; &quot;\tMerged values:          &quot; &lt;&lt; LI &lt;&lt; &apos;\n&apos;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"\tMerged values:          "</q> <a class="ref" href="../../include/llvm/CodeGen/LiveInterval.h.html#_ZN4llvmlsERNS_11raw_ostreamERKNS_12LiveIntervalE" title='llvm::operator&lt;&lt;' data-ref="_ZN4llvmlsERNS_11raw_ostreamERKNS_12LiveIntervalE">&lt;&lt;</a> <a class="local col3 ref" href="#313LI" title='LI' data-ref="313LI">LI</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEc">&lt;&lt;</a> <kbd>'\n'</kbd>);</td></tr>
<tr><th id="1814">1814</th><td>    }</td></tr>
<tr><th id="1815">1815</th><td>    <a class="tu member" href="#_ZN12_GLOBAL__N_117RegisterCoalescer11deleteInstrEPN4llvm12MachineInstrE" title='(anonymous namespace)::RegisterCoalescer::deleteInstr' data-use='c' data-ref="_ZN12_GLOBAL__N_117RegisterCoalescer11deleteInstrEPN4llvm12MachineInstrE">deleteInstr</a>(<a class="local col5 ref" href="#305CopyMI" title='CopyMI' data-ref="305CopyMI">CopyMI</a>);</td></tr>
<tr><th id="1816">1816</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1817">1817</th><td>  }</td></tr>
<tr><th id="1818">1818</th><td></td></tr>
<tr><th id="1819">1819</th><td>  <i>// Enforce policies.</i></td></tr>
<tr><th id="1820">1820</th><td>  <b>if</b> (<a class="local col7 ref" href="#307CP" title='CP' data-ref="307CP">CP</a>.<a class="ref" href="RegisterCoalescer.h.html#_ZNK4llvm13CoalescerPair6isPhysEv" title='llvm::CoalescerPair::isPhys' data-ref="_ZNK4llvm13CoalescerPair6isPhysEv">isPhys</a>()) {</td></tr>
<tr><th id="1821">1821</th><td>    <a class="macro" href="../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;regalloc&quot;)) { dbgs() &lt;&lt; &quot;\tConsidering merging &quot; &lt;&lt; printReg(CP.getSrcReg(), TRI) &lt;&lt; &quot; with &quot; &lt;&lt; printReg(CP.getDstReg(), TRI, CP.getSrcIdx()) &lt;&lt; &apos;\n&apos;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"\tConsidering merging "</q></td></tr>
<tr><th id="1822">1822</th><td>                      <a class="ref" href="../../include/llvm/Support/Printable.h.html#_ZN4llvmlsERNS_11raw_ostreamERKNS_9PrintableE" title='llvm::operator&lt;&lt;' data-ref="_ZN4llvmlsERNS_11raw_ostreamERKNS_9PrintableE">&lt;&lt;</a> <a class="ref" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm8printRegEjPKNS_18TargetRegisterInfoEjPKNS_19MachineRegisterInfoE" title='llvm::printReg' data-ref="_ZN4llvm8printRegEjPKNS_18TargetRegisterInfoEjPKNS_19MachineRegisterInfoE">printReg</a>(<a class="local col7 ref" href="#307CP" title='CP' data-ref="307CP">CP</a>.<a class="ref" href="RegisterCoalescer.h.html#_ZNK4llvm13CoalescerPair9getSrcRegEv" title='llvm::CoalescerPair::getSrcReg' data-ref="_ZNK4llvm13CoalescerPair9getSrcRegEv">getSrcReg</a>(), <a class="tu member" href="#(anonymousnamespace)::RegisterCoalescer::TRI" title='(anonymous namespace)::RegisterCoalescer::TRI' data-use='r' data-ref="(anonymousnamespace)::RegisterCoalescer::TRI">TRI</a>) <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>" with "</q></td></tr>
<tr><th id="1823">1823</th><td>                      <a class="ref" href="../../include/llvm/Support/Printable.h.html#_ZN4llvmlsERNS_11raw_ostreamERKNS_9PrintableE" title='llvm::operator&lt;&lt;' data-ref="_ZN4llvmlsERNS_11raw_ostreamERKNS_9PrintableE">&lt;&lt;</a> <a class="ref" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm8printRegEjPKNS_18TargetRegisterInfoEjPKNS_19MachineRegisterInfoE" title='llvm::printReg' data-ref="_ZN4llvm8printRegEjPKNS_18TargetRegisterInfoEjPKNS_19MachineRegisterInfoE">printReg</a>(<a class="local col7 ref" href="#307CP" title='CP' data-ref="307CP">CP</a>.<a class="ref" href="RegisterCoalescer.h.html#_ZNK4llvm13CoalescerPair9getDstRegEv" title='llvm::CoalescerPair::getDstReg' data-ref="_ZNK4llvm13CoalescerPair9getDstRegEv">getDstReg</a>(), <a class="tu member" href="#(anonymousnamespace)::RegisterCoalescer::TRI" title='(anonymous namespace)::RegisterCoalescer::TRI' data-use='r' data-ref="(anonymousnamespace)::RegisterCoalescer::TRI">TRI</a>, <a class="local col7 ref" href="#307CP" title='CP' data-ref="307CP">CP</a>.<a class="ref" href="RegisterCoalescer.h.html#_ZNK4llvm13CoalescerPair9getSrcIdxEv" title='llvm::CoalescerPair::getSrcIdx' data-ref="_ZNK4llvm13CoalescerPair9getSrcIdxEv">getSrcIdx</a>()) <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEc">&lt;&lt;</a> <kbd>'\n'</kbd>);</td></tr>
<tr><th id="1824">1824</th><td>    <b>if</b> (!<a class="tu member" href="#_ZN12_GLOBAL__N_117RegisterCoalescer11canJoinPhysERKN4llvm13CoalescerPairE" title='(anonymous namespace)::RegisterCoalescer::canJoinPhys' data-use='c' data-ref="_ZN12_GLOBAL__N_117RegisterCoalescer11canJoinPhysERKN4llvm13CoalescerPairE">canJoinPhys</a>(<a class="local col7 ref" href="#307CP" title='CP' data-ref="307CP">CP</a>)) {</td></tr>
<tr><th id="1825">1825</th><td>      <i>// Before giving up coalescing, if definition of source is defined by</i></td></tr>
<tr><th id="1826">1826</th><td><i>      // trivial computation, try rematerializing it.</i></td></tr>
<tr><th id="1827">1827</th><td>      <em>bool</em> <dfn class="local col2 decl" id="322IsDefCopy" title='IsDefCopy' data-type='bool' data-ref="322IsDefCopy">IsDefCopy</dfn>;</td></tr>
<tr><th id="1828">1828</th><td>      <b>if</b> (<a class="tu member" href="#_ZN12_GLOBAL__N_117RegisterCoalescer23reMaterializeTrivialDefERKN4llvm13CoalescerPairEPNS1_12MachineInstrERb" title='(anonymous namespace)::RegisterCoalescer::reMaterializeTrivialDef' data-use='c' data-ref="_ZN12_GLOBAL__N_117RegisterCoalescer23reMaterializeTrivialDefERKN4llvm13CoalescerPairEPNS1_12MachineInstrERb">reMaterializeTrivialDef</a>(<a class="local col7 ref" href="#307CP" title='CP' data-ref="307CP">CP</a>, <a class="local col5 ref" href="#305CopyMI" title='CopyMI' data-ref="305CopyMI">CopyMI</a>, <span class='refarg'><a class="local col2 ref" href="#322IsDefCopy" title='IsDefCopy' data-ref="322IsDefCopy">IsDefCopy</a></span>))</td></tr>
<tr><th id="1829">1829</th><td>        <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1830">1830</th><td>      <b>if</b> (<a class="local col2 ref" href="#322IsDefCopy" title='IsDefCopy' data-ref="322IsDefCopy">IsDefCopy</a>)</td></tr>
<tr><th id="1831">1831</th><td>        <a class="local col6 ref" href="#306Again" title='Again' data-ref="306Again">Again</a> = <b>true</b>;  <i>// May be possible to coalesce later.</i></td></tr>
<tr><th id="1832">1832</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1833">1833</th><td>    }</td></tr>
<tr><th id="1834">1834</th><td>  } <b>else</b> {</td></tr>
<tr><th id="1835">1835</th><td>    <i>// When possible, let DstReg be the larger interval.</i></td></tr>
<tr><th id="1836">1836</th><td>    <b>if</b> (!<a class="local col7 ref" href="#307CP" title='CP' data-ref="307CP">CP</a>.<a class="ref" href="RegisterCoalescer.h.html#_ZNK4llvm13CoalescerPair9isPartialEv" title='llvm::CoalescerPair::isPartial' data-ref="_ZNK4llvm13CoalescerPair9isPartialEv">isPartial</a>() &amp;&amp; <a class="tu member" href="#(anonymousnamespace)::RegisterCoalescer::LIS" title='(anonymous namespace)::RegisterCoalescer::LIS' data-use='r' data-ref="(anonymousnamespace)::RegisterCoalescer::LIS">LIS</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/LiveIntervals.h.html#_ZN4llvm13LiveIntervals11getIntervalEj" title='llvm::LiveIntervals::getInterval' data-ref="_ZN4llvm13LiveIntervals11getIntervalEj">getInterval</a>(<a class="local col7 ref" href="#307CP" title='CP' data-ref="307CP">CP</a>.<a class="ref" href="RegisterCoalescer.h.html#_ZNK4llvm13CoalescerPair9getSrcRegEv" title='llvm::CoalescerPair::getSrcReg' data-ref="_ZNK4llvm13CoalescerPair9getSrcRegEv">getSrcReg</a>()).<a class="ref" href="../../include/llvm/CodeGen/LiveInterval.h.html#_ZNK4llvm9LiveRange4sizeEv" title='llvm::LiveRange::size' data-ref="_ZNK4llvm9LiveRange4sizeEv">size</a>() &gt;</td></tr>
<tr><th id="1837">1837</th><td>                           <a class="tu member" href="#(anonymousnamespace)::RegisterCoalescer::LIS" title='(anonymous namespace)::RegisterCoalescer::LIS' data-use='r' data-ref="(anonymousnamespace)::RegisterCoalescer::LIS">LIS</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/LiveIntervals.h.html#_ZN4llvm13LiveIntervals11getIntervalEj" title='llvm::LiveIntervals::getInterval' data-ref="_ZN4llvm13LiveIntervals11getIntervalEj">getInterval</a>(<a class="local col7 ref" href="#307CP" title='CP' data-ref="307CP">CP</a>.<a class="ref" href="RegisterCoalescer.h.html#_ZNK4llvm13CoalescerPair9getDstRegEv" title='llvm::CoalescerPair::getDstReg' data-ref="_ZNK4llvm13CoalescerPair9getDstRegEv">getDstReg</a>()).<a class="ref" href="../../include/llvm/CodeGen/LiveInterval.h.html#_ZNK4llvm9LiveRange4sizeEv" title='llvm::LiveRange::size' data-ref="_ZNK4llvm9LiveRange4sizeEv">size</a>())</td></tr>
<tr><th id="1838">1838</th><td>      <a class="local col7 ref" href="#307CP" title='CP' data-ref="307CP">CP</a>.<a class="ref" href="#_ZN4llvm13CoalescerPair4flipEv" title='llvm::CoalescerPair::flip' data-ref="_ZN4llvm13CoalescerPair4flipEv">flip</a>();</td></tr>
<tr><th id="1839">1839</th><td></td></tr>
<tr><th id="1840">1840</th><td>    <a class="macro" href="../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;regalloc&quot;)) { { dbgs() &lt;&lt; &quot;\tConsidering merging to &quot; &lt;&lt; TRI-&gt;getRegClassName(CP.getNewRC()) &lt;&lt; &quot; with &quot;; if (CP.getDstIdx() &amp;&amp; CP.getSrcIdx()) dbgs() &lt;&lt; printReg(CP.getDstReg()) &lt;&lt; &quot; in &quot; &lt;&lt; TRI-&gt;getSubRegIndexName(CP.getDstIdx()) &lt;&lt; &quot; and &quot; &lt;&lt; printReg(CP.getSrcReg()) &lt;&lt; &quot; in &quot; &lt;&lt; TRI-&gt;getSubRegIndexName(CP.getSrcIdx()) &lt;&lt; &apos;\n&apos;; else dbgs() &lt;&lt; printReg(CP.getSrcReg(), TRI) &lt;&lt; &quot; in &quot; &lt;&lt; printReg(CP.getDstReg(), TRI, CP.getSrcIdx()) &lt;&lt; &apos;\n&apos;; }; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>({</td></tr>
<tr><th id="1841">1841</th><td>      <a class="ref" href="../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"\tConsidering merging to "</q></td></tr>
<tr><th id="1842">1842</th><td>             <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <a class="tu member" href="#(anonymousnamespace)::RegisterCoalescer::TRI" title='(anonymous namespace)::RegisterCoalescer::TRI' data-use='r' data-ref="(anonymousnamespace)::RegisterCoalescer::TRI">TRI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm18TargetRegisterInfo15getRegClassNameEPKNS_19TargetRegisterClassE" title='llvm::TargetRegisterInfo::getRegClassName' data-ref="_ZNK4llvm18TargetRegisterInfo15getRegClassNameEPKNS_19TargetRegisterClassE">getRegClassName</a>(<a class="local col7 ref" href="#307CP" title='CP' data-ref="307CP">CP</a>.<a class="ref" href="RegisterCoalescer.h.html#_ZNK4llvm13CoalescerPair8getNewRCEv" title='llvm::CoalescerPair::getNewRC' data-ref="_ZNK4llvm13CoalescerPair8getNewRCEv">getNewRC</a>()) <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>" with "</q>;</td></tr>
<tr><th id="1843">1843</th><td>      <b>if</b> (<a class="local col7 ref" href="#307CP" title='CP' data-ref="307CP">CP</a>.<a class="ref" href="RegisterCoalescer.h.html#_ZNK4llvm13CoalescerPair9getDstIdxEv" title='llvm::CoalescerPair::getDstIdx' data-ref="_ZNK4llvm13CoalescerPair9getDstIdxEv">getDstIdx</a>() &amp;&amp; <a class="local col7 ref" href="#307CP" title='CP' data-ref="307CP">CP</a>.<a class="ref" href="RegisterCoalescer.h.html#_ZNK4llvm13CoalescerPair9getSrcIdxEv" title='llvm::CoalescerPair::getSrcIdx' data-ref="_ZNK4llvm13CoalescerPair9getSrcIdxEv">getSrcIdx</a>())</td></tr>
<tr><th id="1844">1844</th><td>        <a class="ref" href="../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../include/llvm/Support/Printable.h.html#_ZN4llvmlsERNS_11raw_ostreamERKNS_9PrintableE" title='llvm::operator&lt;&lt;' data-ref="_ZN4llvmlsERNS_11raw_ostreamERKNS_9PrintableE">&lt;&lt;</a> <a class="ref" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm8printRegEjPKNS_18TargetRegisterInfoEjPKNS_19MachineRegisterInfoE" title='llvm::printReg' data-ref="_ZN4llvm8printRegEjPKNS_18TargetRegisterInfoEjPKNS_19MachineRegisterInfoE">printReg</a>(<a class="local col7 ref" href="#307CP" title='CP' data-ref="307CP">CP</a>.<a class="ref" href="RegisterCoalescer.h.html#_ZNK4llvm13CoalescerPair9getDstRegEv" title='llvm::CoalescerPair::getDstReg' data-ref="_ZNK4llvm13CoalescerPair9getDstRegEv">getDstReg</a>()) <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>" in "</q></td></tr>
<tr><th id="1845">1845</th><td>               <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <a class="tu member" href="#(anonymousnamespace)::RegisterCoalescer::TRI" title='(anonymous namespace)::RegisterCoalescer::TRI' data-use='r' data-ref="(anonymousnamespace)::RegisterCoalescer::TRI">TRI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm18TargetRegisterInfo18getSubRegIndexNameEj" title='llvm::TargetRegisterInfo::getSubRegIndexName' data-ref="_ZNK4llvm18TargetRegisterInfo18getSubRegIndexNameEj">getSubRegIndexName</a>(<a class="local col7 ref" href="#307CP" title='CP' data-ref="307CP">CP</a>.<a class="ref" href="RegisterCoalescer.h.html#_ZNK4llvm13CoalescerPair9getDstIdxEv" title='llvm::CoalescerPair::getDstIdx' data-ref="_ZNK4llvm13CoalescerPair9getDstIdxEv">getDstIdx</a>()) <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>" and "</q></td></tr>
<tr><th id="1846">1846</th><td>               <a class="ref" href="../../include/llvm/Support/Printable.h.html#_ZN4llvmlsERNS_11raw_ostreamERKNS_9PrintableE" title='llvm::operator&lt;&lt;' data-ref="_ZN4llvmlsERNS_11raw_ostreamERKNS_9PrintableE">&lt;&lt;</a> <a class="ref" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm8printRegEjPKNS_18TargetRegisterInfoEjPKNS_19MachineRegisterInfoE" title='llvm::printReg' data-ref="_ZN4llvm8printRegEjPKNS_18TargetRegisterInfoEjPKNS_19MachineRegisterInfoE">printReg</a>(<a class="local col7 ref" href="#307CP" title='CP' data-ref="307CP">CP</a>.<a class="ref" href="RegisterCoalescer.h.html#_ZNK4llvm13CoalescerPair9getSrcRegEv" title='llvm::CoalescerPair::getSrcReg' data-ref="_ZNK4llvm13CoalescerPair9getSrcRegEv">getSrcReg</a>()) <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>" in "</q></td></tr>
<tr><th id="1847">1847</th><td>               <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <a class="tu member" href="#(anonymousnamespace)::RegisterCoalescer::TRI" title='(anonymous namespace)::RegisterCoalescer::TRI' data-use='r' data-ref="(anonymousnamespace)::RegisterCoalescer::TRI">TRI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm18TargetRegisterInfo18getSubRegIndexNameEj" title='llvm::TargetRegisterInfo::getSubRegIndexName' data-ref="_ZNK4llvm18TargetRegisterInfo18getSubRegIndexNameEj">getSubRegIndexName</a>(<a class="local col7 ref" href="#307CP" title='CP' data-ref="307CP">CP</a>.<a class="ref" href="RegisterCoalescer.h.html#_ZNK4llvm13CoalescerPair9getSrcIdxEv" title='llvm::CoalescerPair::getSrcIdx' data-ref="_ZNK4llvm13CoalescerPair9getSrcIdxEv">getSrcIdx</a>()) <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEc">&lt;&lt;</a> <kbd>'\n'</kbd>;</td></tr>
<tr><th id="1848">1848</th><td>      <b>else</b></td></tr>
<tr><th id="1849">1849</th><td>        <a class="ref" href="../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../include/llvm/Support/Printable.h.html#_ZN4llvmlsERNS_11raw_ostreamERKNS_9PrintableE" title='llvm::operator&lt;&lt;' data-ref="_ZN4llvmlsERNS_11raw_ostreamERKNS_9PrintableE">&lt;&lt;</a> <a class="ref" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm8printRegEjPKNS_18TargetRegisterInfoEjPKNS_19MachineRegisterInfoE" title='llvm::printReg' data-ref="_ZN4llvm8printRegEjPKNS_18TargetRegisterInfoEjPKNS_19MachineRegisterInfoE">printReg</a>(<a class="local col7 ref" href="#307CP" title='CP' data-ref="307CP">CP</a>.<a class="ref" href="RegisterCoalescer.h.html#_ZNK4llvm13CoalescerPair9getSrcRegEv" title='llvm::CoalescerPair::getSrcReg' data-ref="_ZNK4llvm13CoalescerPair9getSrcRegEv">getSrcReg</a>(), <a class="tu member" href="#(anonymousnamespace)::RegisterCoalescer::TRI" title='(anonymous namespace)::RegisterCoalescer::TRI' data-use='r' data-ref="(anonymousnamespace)::RegisterCoalescer::TRI">TRI</a>) <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>" in "</q></td></tr>
<tr><th id="1850">1850</th><td>               <a class="ref" href="../../include/llvm/Support/Printable.h.html#_ZN4llvmlsERNS_11raw_ostreamERKNS_9PrintableE" title='llvm::operator&lt;&lt;' data-ref="_ZN4llvmlsERNS_11raw_ostreamERKNS_9PrintableE">&lt;&lt;</a> <a class="ref" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm8printRegEjPKNS_18TargetRegisterInfoEjPKNS_19MachineRegisterInfoE" title='llvm::printReg' data-ref="_ZN4llvm8printRegEjPKNS_18TargetRegisterInfoEjPKNS_19MachineRegisterInfoE">printReg</a>(<a class="local col7 ref" href="#307CP" title='CP' data-ref="307CP">CP</a>.<a class="ref" href="RegisterCoalescer.h.html#_ZNK4llvm13CoalescerPair9getDstRegEv" title='llvm::CoalescerPair::getDstReg' data-ref="_ZNK4llvm13CoalescerPair9getDstRegEv">getDstReg</a>(), <a class="tu member" href="#(anonymousnamespace)::RegisterCoalescer::TRI" title='(anonymous namespace)::RegisterCoalescer::TRI' data-use='r' data-ref="(anonymousnamespace)::RegisterCoalescer::TRI">TRI</a>, <a class="local col7 ref" href="#307CP" title='CP' data-ref="307CP">CP</a>.<a class="ref" href="RegisterCoalescer.h.html#_ZNK4llvm13CoalescerPair9getSrcIdxEv" title='llvm::CoalescerPair::getSrcIdx' data-ref="_ZNK4llvm13CoalescerPair9getSrcIdxEv">getSrcIdx</a>()) <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEc">&lt;&lt;</a> <kbd>'\n'</kbd>;</td></tr>
<tr><th id="1851">1851</th><td>    });</td></tr>
<tr><th id="1852">1852</th><td>  }</td></tr>
<tr><th id="1853">1853</th><td></td></tr>
<tr><th id="1854">1854</th><td>  <a class="tu member" href="#(anonymousnamespace)::RegisterCoalescer::ShrinkMask" title='(anonymous namespace)::RegisterCoalescer::ShrinkMask' data-use='w' data-ref="(anonymousnamespace)::RegisterCoalescer::ShrinkMask">ShrinkMask</a> <a class="ref" href="../../include/llvm/MC/LaneBitmask.h.html#39" title='llvm::LaneBitmask::operator=' data-ref="_ZN4llvm11LaneBitmaskaSEOS0_">=</a> <a class="type" href="../../include/llvm/MC/LaneBitmask.h.html#llvm::LaneBitmask" title='llvm::LaneBitmask' data-ref="llvm::LaneBitmask">LaneBitmask</a>::<a class="ref" href="../../include/llvm/MC/LaneBitmask.h.html#_ZN4llvm11LaneBitmask7getNoneEv" title='llvm::LaneBitmask::getNone' data-ref="_ZN4llvm11LaneBitmask7getNoneEv">getNone</a>();</td></tr>
<tr><th id="1855">1855</th><td>  <a class="tu member" href="#(anonymousnamespace)::RegisterCoalescer::ShrinkMainRange" title='(anonymous namespace)::RegisterCoalescer::ShrinkMainRange' data-use='w' data-ref="(anonymousnamespace)::RegisterCoalescer::ShrinkMainRange">ShrinkMainRange</a> = <b>false</b>;</td></tr>
<tr><th id="1856">1856</th><td></td></tr>
<tr><th id="1857">1857</th><td>  <i>// Okay, attempt to join these two intervals.  On failure, this returns false.</i></td></tr>
<tr><th id="1858">1858</th><td><i>  // Otherwise, if one of the intervals being joined is a physreg, this method</i></td></tr>
<tr><th id="1859">1859</th><td><i>  // always canonicalizes DstInt to be it.  The output "SrcInt" will not have</i></td></tr>
<tr><th id="1860">1860</th><td><i>  // been modified, so we can use this information below to update aliases.</i></td></tr>
<tr><th id="1861">1861</th><td>  <b>if</b> (!<a class="tu member" href="#_ZN12_GLOBAL__N_117RegisterCoalescer13joinIntervalsERN4llvm13CoalescerPairE" title='(anonymous namespace)::RegisterCoalescer::joinIntervals' data-use='c' data-ref="_ZN12_GLOBAL__N_117RegisterCoalescer13joinIntervalsERN4llvm13CoalescerPairE">joinIntervals</a>(<span class='refarg'><a class="local col7 ref" href="#307CP" title='CP' data-ref="307CP">CP</a></span>)) {</td></tr>
<tr><th id="1862">1862</th><td>    <i>// Coalescing failed.</i></td></tr>
<tr><th id="1863">1863</th><td><i></i></td></tr>
<tr><th id="1864">1864</th><td><i>    // If definition of source is defined by trivial computation, try</i></td></tr>
<tr><th id="1865">1865</th><td><i>    // rematerializing it.</i></td></tr>
<tr><th id="1866">1866</th><td>    <em>bool</em> <dfn class="local col3 decl" id="323IsDefCopy" title='IsDefCopy' data-type='bool' data-ref="323IsDefCopy">IsDefCopy</dfn>;</td></tr>
<tr><th id="1867">1867</th><td>    <b>if</b> (<a class="tu member" href="#_ZN12_GLOBAL__N_117RegisterCoalescer23reMaterializeTrivialDefERKN4llvm13CoalescerPairEPNS1_12MachineInstrERb" title='(anonymous namespace)::RegisterCoalescer::reMaterializeTrivialDef' data-use='c' data-ref="_ZN12_GLOBAL__N_117RegisterCoalescer23reMaterializeTrivialDefERKN4llvm13CoalescerPairEPNS1_12MachineInstrERb">reMaterializeTrivialDef</a>(<a class="local col7 ref" href="#307CP" title='CP' data-ref="307CP">CP</a>, <a class="local col5 ref" href="#305CopyMI" title='CopyMI' data-ref="305CopyMI">CopyMI</a>, <span class='refarg'><a class="local col3 ref" href="#323IsDefCopy" title='IsDefCopy' data-ref="323IsDefCopy">IsDefCopy</a></span>))</td></tr>
<tr><th id="1868">1868</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1869">1869</th><td></td></tr>
<tr><th id="1870">1870</th><td>    <i>// If we can eliminate the copy without merging the live segments, do so</i></td></tr>
<tr><th id="1871">1871</th><td><i>    // now.</i></td></tr>
<tr><th id="1872">1872</th><td>    <b>if</b> (!<a class="local col7 ref" href="#307CP" title='CP' data-ref="307CP">CP</a>.<a class="ref" href="RegisterCoalescer.h.html#_ZNK4llvm13CoalescerPair9isPartialEv" title='llvm::CoalescerPair::isPartial' data-ref="_ZNK4llvm13CoalescerPair9isPartialEv">isPartial</a>() &amp;&amp; !<a class="local col7 ref" href="#307CP" title='CP' data-ref="307CP">CP</a>.<a class="ref" href="RegisterCoalescer.h.html#_ZNK4llvm13CoalescerPair6isPhysEv" title='llvm::CoalescerPair::isPhys' data-ref="_ZNK4llvm13CoalescerPair6isPhysEv">isPhys</a>()) {</td></tr>
<tr><th id="1873">1873</th><td>      <em>bool</em> <dfn class="local col4 decl" id="324Changed" title='Changed' data-type='bool' data-ref="324Changed">Changed</dfn> = <a class="tu member" href="#_ZN12_GLOBAL__N_117RegisterCoalescer20adjustCopiesBackFromERKN4llvm13CoalescerPairEPNS1_12MachineInstrE" title='(anonymous namespace)::RegisterCoalescer::adjustCopiesBackFrom' data-use='c' data-ref="_ZN12_GLOBAL__N_117RegisterCoalescer20adjustCopiesBackFromERKN4llvm13CoalescerPairEPNS1_12MachineInstrE">adjustCopiesBackFrom</a>(<a class="local col7 ref" href="#307CP" title='CP' data-ref="307CP">CP</a>, <a class="local col5 ref" href="#305CopyMI" title='CopyMI' data-ref="305CopyMI">CopyMI</a>);</td></tr>
<tr><th id="1874">1874</th><td>      <em>bool</em> <dfn class="local col5 decl" id="325Shrink" title='Shrink' data-type='bool' data-ref="325Shrink">Shrink</dfn> = <b>false</b>;</td></tr>
<tr><th id="1875">1875</th><td>      <b>if</b> (!<a class="local col4 ref" href="#324Changed" title='Changed' data-ref="324Changed">Changed</a>)</td></tr>
<tr><th id="1876">1876</th><td>        <span class="namespace">std::</span><a class="ref" href="../../../../include/c++/7/tuple.html#_ZSt3tieDpRT_" title='std::tie' data-ref="_ZSt3tieDpRT_">tie</a>(<span class='refarg'><a class="local col4 ref" href="#324Changed" title='Changed' data-ref="324Changed">Changed</a></span>, <span class='refarg'><a class="local col5 ref" href="#325Shrink" title='Shrink' data-ref="325Shrink">Shrink</a></span>) <a class="ref" href="../../../../include/c++/7/tuple.html#_ZNSt5tupleIJT_T0_EEaSEOSt4pairIT_T0_E" title='std::tuple&lt;type-parameter-0-0, type-parameter-0-1&gt;::operator=' data-ref="_ZNSt5tupleIJT_T0_EEaSEOSt4pairIT_T0_E">=</a> <a class="tu member" href="#_ZN12_GLOBAL__N_117RegisterCoalescer24removeCopyByCommutingDefERKN4llvm13CoalescerPairEPNS1_12MachineInstrE" title='(anonymous namespace)::RegisterCoalescer::removeCopyByCommutingDef' data-use='c' data-ref="_ZN12_GLOBAL__N_117RegisterCoalescer24removeCopyByCommutingDefERKN4llvm13CoalescerPairEPNS1_12MachineInstrE">removeCopyByCommutingDef</a>(<a class="local col7 ref" href="#307CP" title='CP' data-ref="307CP">CP</a>, <a class="local col5 ref" href="#305CopyMI" title='CopyMI' data-ref="305CopyMI">CopyMI</a>);</td></tr>
<tr><th id="1877">1877</th><td>      <b>if</b> (<a class="local col4 ref" href="#324Changed" title='Changed' data-ref="324Changed">Changed</a>) {</td></tr>
<tr><th id="1878">1878</th><td>        <a class="tu member" href="#_ZN12_GLOBAL__N_117RegisterCoalescer11deleteInstrEPN4llvm12MachineInstrE" title='(anonymous namespace)::RegisterCoalescer::deleteInstr' data-use='c' data-ref="_ZN12_GLOBAL__N_117RegisterCoalescer11deleteInstrEPN4llvm12MachineInstrE">deleteInstr</a>(<a class="local col5 ref" href="#305CopyMI" title='CopyMI' data-ref="305CopyMI">CopyMI</a>);</td></tr>
<tr><th id="1879">1879</th><td>        <b>if</b> (<a class="local col5 ref" href="#325Shrink" title='Shrink' data-ref="325Shrink">Shrink</a>) {</td></tr>
<tr><th id="1880">1880</th><td>          <em>unsigned</em> <dfn class="local col6 decl" id="326DstReg" title='DstReg' data-type='unsigned int' data-ref="326DstReg">DstReg</dfn> = <a class="local col7 ref" href="#307CP" title='CP' data-ref="307CP">CP</a>.<a class="ref" href="RegisterCoalescer.h.html#_ZNK4llvm13CoalescerPair9isFlippedEv" title='llvm::CoalescerPair::isFlipped' data-ref="_ZNK4llvm13CoalescerPair9isFlippedEv">isFlipped</a>() ? <a class="local col7 ref" href="#307CP" title='CP' data-ref="307CP">CP</a>.<a class="ref" href="RegisterCoalescer.h.html#_ZNK4llvm13CoalescerPair9getSrcRegEv" title='llvm::CoalescerPair::getSrcReg' data-ref="_ZNK4llvm13CoalescerPair9getSrcRegEv">getSrcReg</a>() : <a class="local col7 ref" href="#307CP" title='CP' data-ref="307CP">CP</a>.<a class="ref" href="RegisterCoalescer.h.html#_ZNK4llvm13CoalescerPair9getDstRegEv" title='llvm::CoalescerPair::getDstReg' data-ref="_ZNK4llvm13CoalescerPair9getDstRegEv">getDstReg</a>();</td></tr>
<tr><th id="1881">1881</th><td>          <a class="type" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveInterval" title='llvm::LiveInterval' data-ref="llvm::LiveInterval">LiveInterval</a> &amp;<dfn class="local col7 decl" id="327DstLI" title='DstLI' data-type='llvm::LiveInterval &amp;' data-ref="327DstLI">DstLI</dfn> = <a class="tu member" href="#(anonymousnamespace)::RegisterCoalescer::LIS" title='(anonymous namespace)::RegisterCoalescer::LIS' data-use='r' data-ref="(anonymousnamespace)::RegisterCoalescer::LIS">LIS</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/LiveIntervals.h.html#_ZN4llvm13LiveIntervals11getIntervalEj" title='llvm::LiveIntervals::getInterval' data-ref="_ZN4llvm13LiveIntervals11getIntervalEj">getInterval</a>(<a class="local col6 ref" href="#326DstReg" title='DstReg' data-ref="326DstReg">DstReg</a>);</td></tr>
<tr><th id="1882">1882</th><td>          <a class="tu member" href="#_ZN12_GLOBAL__N_117RegisterCoalescer12shrinkToUsesEPN4llvm12LiveIntervalEPNS1_15SmallVectorImplIPNS1_12MachineInstrEEE" title='(anonymous namespace)::RegisterCoalescer::shrinkToUses' data-use='c' data-ref="_ZN12_GLOBAL__N_117RegisterCoalescer12shrinkToUsesEPN4llvm12LiveIntervalEPNS1_15SmallVectorImplIPNS1_12MachineInstrEEE">shrinkToUses</a>(&amp;<a class="local col7 ref" href="#327DstLI" title='DstLI' data-ref="327DstLI">DstLI</a>);</td></tr>
<tr><th id="1883">1883</th><td>          <a class="macro" href="../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;regalloc&quot;)) { dbgs() &lt;&lt; &quot;\t\tshrunk:   &quot; &lt;&lt; DstLI &lt;&lt; &apos;\n&apos;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"\t\tshrunk:   "</q> <a class="ref" href="../../include/llvm/CodeGen/LiveInterval.h.html#_ZN4llvmlsERNS_11raw_ostreamERKNS_12LiveIntervalE" title='llvm::operator&lt;&lt;' data-ref="_ZN4llvmlsERNS_11raw_ostreamERKNS_12LiveIntervalE">&lt;&lt;</a> <a class="local col7 ref" href="#327DstLI" title='DstLI' data-ref="327DstLI">DstLI</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEc">&lt;&lt;</a> <kbd>'\n'</kbd>);</td></tr>
<tr><th id="1884">1884</th><td>        }</td></tr>
<tr><th id="1885">1885</th><td>        <a class="macro" href="../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;regalloc&quot;)) { dbgs() &lt;&lt; &quot;\tTrivial!\n&quot;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"\tTrivial!\n"</q>);</td></tr>
<tr><th id="1886">1886</th><td>        <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1887">1887</th><td>      }</td></tr>
<tr><th id="1888">1888</th><td>    }</td></tr>
<tr><th id="1889">1889</th><td></td></tr>
<tr><th id="1890">1890</th><td>    <i>// Try and see if we can partially eliminate the copy by moving the copy to</i></td></tr>
<tr><th id="1891">1891</th><td><i>    // its predecessor.</i></td></tr>
<tr><th id="1892">1892</th><td>    <b>if</b> (!<a class="local col7 ref" href="#307CP" title='CP' data-ref="307CP">CP</a>.<a class="ref" href="RegisterCoalescer.h.html#_ZNK4llvm13CoalescerPair9isPartialEv" title='llvm::CoalescerPair::isPartial' data-ref="_ZNK4llvm13CoalescerPair9isPartialEv">isPartial</a>() &amp;&amp; !<a class="local col7 ref" href="#307CP" title='CP' data-ref="307CP">CP</a>.<a class="ref" href="RegisterCoalescer.h.html#_ZNK4llvm13CoalescerPair6isPhysEv" title='llvm::CoalescerPair::isPhys' data-ref="_ZNK4llvm13CoalescerPair6isPhysEv">isPhys</a>())</td></tr>
<tr><th id="1893">1893</th><td>      <b>if</b> (<a class="tu member" href="#_ZN12_GLOBAL__N_117RegisterCoalescer23removePartialRedundancyERKN4llvm13CoalescerPairERNS1_12MachineInstrE" title='(anonymous namespace)::RegisterCoalescer::removePartialRedundancy' data-use='c' data-ref="_ZN12_GLOBAL__N_117RegisterCoalescer23removePartialRedundancyERKN4llvm13CoalescerPairERNS1_12MachineInstrE">removePartialRedundancy</a>(<a class="local col7 ref" href="#307CP" title='CP' data-ref="307CP">CP</a>, <span class='refarg'>*<a class="local col5 ref" href="#305CopyMI" title='CopyMI' data-ref="305CopyMI">CopyMI</a></span>))</td></tr>
<tr><th id="1894">1894</th><td>        <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1895">1895</th><td></td></tr>
<tr><th id="1896">1896</th><td>    <i>// Otherwise, we are unable to join the intervals.</i></td></tr>
<tr><th id="1897">1897</th><td>    <a class="macro" href="../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;regalloc&quot;)) { dbgs() &lt;&lt; &quot;\tInterference!\n&quot;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"\tInterference!\n"</q>);</td></tr>
<tr><th id="1898">1898</th><td>    <a class="local col6 ref" href="#306Again" title='Again' data-ref="306Again">Again</a> = <b>true</b>;  <i>// May be possible to coalesce later.</i></td></tr>
<tr><th id="1899">1899</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1900">1900</th><td>  }</td></tr>
<tr><th id="1901">1901</th><td></td></tr>
<tr><th id="1902">1902</th><td>  <i>// Coalescing to a virtual register that is of a sub-register class of the</i></td></tr>
<tr><th id="1903">1903</th><td><i>  // other. Make sure the resulting register is set to the right register class.</i></td></tr>
<tr><th id="1904">1904</th><td>  <b>if</b> (<a class="local col7 ref" href="#307CP" title='CP' data-ref="307CP">CP</a>.<a class="ref" href="RegisterCoalescer.h.html#_ZNK4llvm13CoalescerPair12isCrossClassEv" title='llvm::CoalescerPair::isCrossClass' data-ref="_ZNK4llvm13CoalescerPair12isCrossClassEv">isCrossClass</a>()) {</td></tr>
<tr><th id="1905">1905</th><td>    <a class="ref" href="../../include/llvm/ADT/Statistic.h.html#_ZN4llvm9StatisticppEv" title='llvm::Statistic::operator++' data-ref="_ZN4llvm9StatisticppEv">++</a><a class="ref" href="#65" title='numCrossRCs' data-ref="numCrossRCs">numCrossRCs</a>;</td></tr>
<tr><th id="1906">1906</th><td>    <a class="tu member" href="#(anonymousnamespace)::RegisterCoalescer::MRI" title='(anonymous namespace)::RegisterCoalescer::MRI' data-use='r' data-ref="(anonymousnamespace)::RegisterCoalescer::MRI">MRI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo11setRegClassEjPKNS_19TargetRegisterClassE" title='llvm::MachineRegisterInfo::setRegClass' data-ref="_ZN4llvm19MachineRegisterInfo11setRegClassEjPKNS_19TargetRegisterClassE">setRegClass</a>(<a class="local col7 ref" href="#307CP" title='CP' data-ref="307CP">CP</a>.<a class="ref" href="RegisterCoalescer.h.html#_ZNK4llvm13CoalescerPair9getDstRegEv" title='llvm::CoalescerPair::getDstReg' data-ref="_ZNK4llvm13CoalescerPair9getDstRegEv">getDstReg</a>(), <a class="local col7 ref" href="#307CP" title='CP' data-ref="307CP">CP</a>.<a class="ref" href="RegisterCoalescer.h.html#_ZNK4llvm13CoalescerPair8getNewRCEv" title='llvm::CoalescerPair::getNewRC' data-ref="_ZNK4llvm13CoalescerPair8getNewRCEv">getNewRC</a>());</td></tr>
<tr><th id="1907">1907</th><td>  }</td></tr>
<tr><th id="1908">1908</th><td></td></tr>
<tr><th id="1909">1909</th><td>  <i>// Removing sub-register copies can ease the register class constraints.</i></td></tr>
<tr><th id="1910">1910</th><td><i>  // Make sure we attempt to inflate the register class of DstReg.</i></td></tr>
<tr><th id="1911">1911</th><td>  <b>if</b> (!<a class="local col7 ref" href="#307CP" title='CP' data-ref="307CP">CP</a>.<a class="ref" href="RegisterCoalescer.h.html#_ZNK4llvm13CoalescerPair6isPhysEv" title='llvm::CoalescerPair::isPhys' data-ref="_ZNK4llvm13CoalescerPair6isPhysEv">isPhys</a>() &amp;&amp; <a class="tu member" href="#(anonymousnamespace)::RegisterCoalescer::RegClassInfo" title='(anonymous namespace)::RegisterCoalescer::RegClassInfo' data-use='m' data-ref="(anonymousnamespace)::RegisterCoalescer::RegClassInfo">RegClassInfo</a>.<a class="ref" href="../../include/llvm/CodeGen/RegisterClassInfo.h.html#_ZNK4llvm17RegisterClassInfo16isProperSubClassEPKNS_19TargetRegisterClassE" title='llvm::RegisterClassInfo::isProperSubClass' data-ref="_ZNK4llvm17RegisterClassInfo16isProperSubClassEPKNS_19TargetRegisterClassE">isProperSubClass</a>(<a class="local col7 ref" href="#307CP" title='CP' data-ref="307CP">CP</a>.<a class="ref" href="RegisterCoalescer.h.html#_ZNK4llvm13CoalescerPair8getNewRCEv" title='llvm::CoalescerPair::getNewRC' data-ref="_ZNK4llvm13CoalescerPair8getNewRCEv">getNewRC</a>()))</td></tr>
<tr><th id="1912">1912</th><td>    <a class="tu member" href="#(anonymousnamespace)::RegisterCoalescer::InflateRegs" title='(anonymous namespace)::RegisterCoalescer::InflateRegs' data-use='m' data-ref="(anonymousnamespace)::RegisterCoalescer::InflateRegs">InflateRegs</a>.<a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_">push_back</a>(<a class="local col7 ref" href="#307CP" title='CP' data-ref="307CP">CP</a>.<a class="ref" href="RegisterCoalescer.h.html#_ZNK4llvm13CoalescerPair9getDstRegEv" title='llvm::CoalescerPair::getDstReg' data-ref="_ZNK4llvm13CoalescerPair9getDstRegEv">getDstReg</a>());</td></tr>
<tr><th id="1913">1913</th><td></td></tr>
<tr><th id="1914">1914</th><td>  <i>// CopyMI has been erased by joinIntervals at this point. Remove it from</i></td></tr>
<tr><th id="1915">1915</th><td><i>  // ErasedInstrs since copyCoalesceWorkList() won't add a successful join back</i></td></tr>
<tr><th id="1916">1916</th><td><i>  // to the work list. This keeps ErasedInstrs from growing needlessly.</i></td></tr>
<tr><th id="1917">1917</th><td>  <a class="tu member" href="#(anonymousnamespace)::RegisterCoalescer::ErasedInstrs" title='(anonymous namespace)::RegisterCoalescer::ErasedInstrs' data-use='m' data-ref="(anonymousnamespace)::RegisterCoalescer::ErasedInstrs">ErasedInstrs</a>.<a class="ref" href="../../include/llvm/ADT/SmallPtrSet.h.html#_ZN4llvm15SmallPtrSetImpl5eraseET_" title='llvm::SmallPtrSetImpl::erase' data-ref="_ZN4llvm15SmallPtrSetImpl5eraseET_">erase</a>(<a class="local col5 ref" href="#305CopyMI" title='CopyMI' data-ref="305CopyMI">CopyMI</a>);</td></tr>
<tr><th id="1918">1918</th><td></td></tr>
<tr><th id="1919">1919</th><td>  <i>// Rewrite all SrcReg operands to DstReg.</i></td></tr>
<tr><th id="1920">1920</th><td><i>  // Also update DstReg operands to include DstIdx if it is set.</i></td></tr>
<tr><th id="1921">1921</th><td>  <b>if</b> (<a class="local col7 ref" href="#307CP" title='CP' data-ref="307CP">CP</a>.<a class="ref" href="RegisterCoalescer.h.html#_ZNK4llvm13CoalescerPair9getDstIdxEv" title='llvm::CoalescerPair::getDstIdx' data-ref="_ZNK4llvm13CoalescerPair9getDstIdxEv">getDstIdx</a>())</td></tr>
<tr><th id="1922">1922</th><td>    <a class="tu member" href="#_ZN12_GLOBAL__N_117RegisterCoalescer17updateRegDefsUsesEjjj" title='(anonymous namespace)::RegisterCoalescer::updateRegDefsUses' data-use='c' data-ref="_ZN12_GLOBAL__N_117RegisterCoalescer17updateRegDefsUsesEjjj">updateRegDefsUses</a>(<a class="local col7 ref" href="#307CP" title='CP' data-ref="307CP">CP</a>.<a class="ref" href="RegisterCoalescer.h.html#_ZNK4llvm13CoalescerPair9getDstRegEv" title='llvm::CoalescerPair::getDstReg' data-ref="_ZNK4llvm13CoalescerPair9getDstRegEv">getDstReg</a>(), <a class="local col7 ref" href="#307CP" title='CP' data-ref="307CP">CP</a>.<a class="ref" href="RegisterCoalescer.h.html#_ZNK4llvm13CoalescerPair9getDstRegEv" title='llvm::CoalescerPair::getDstReg' data-ref="_ZNK4llvm13CoalescerPair9getDstRegEv">getDstReg</a>(), <a class="local col7 ref" href="#307CP" title='CP' data-ref="307CP">CP</a>.<a class="ref" href="RegisterCoalescer.h.html#_ZNK4llvm13CoalescerPair9getDstIdxEv" title='llvm::CoalescerPair::getDstIdx' data-ref="_ZNK4llvm13CoalescerPair9getDstIdxEv">getDstIdx</a>());</td></tr>
<tr><th id="1923">1923</th><td>  <a class="tu member" href="#_ZN12_GLOBAL__N_117RegisterCoalescer17updateRegDefsUsesEjjj" title='(anonymous namespace)::RegisterCoalescer::updateRegDefsUses' data-use='c' data-ref="_ZN12_GLOBAL__N_117RegisterCoalescer17updateRegDefsUsesEjjj">updateRegDefsUses</a>(<a class="local col7 ref" href="#307CP" title='CP' data-ref="307CP">CP</a>.<a class="ref" href="RegisterCoalescer.h.html#_ZNK4llvm13CoalescerPair9getSrcRegEv" title='llvm::CoalescerPair::getSrcReg' data-ref="_ZNK4llvm13CoalescerPair9getSrcRegEv">getSrcReg</a>(), <a class="local col7 ref" href="#307CP" title='CP' data-ref="307CP">CP</a>.<a class="ref" href="RegisterCoalescer.h.html#_ZNK4llvm13CoalescerPair9getDstRegEv" title='llvm::CoalescerPair::getDstReg' data-ref="_ZNK4llvm13CoalescerPair9getDstRegEv">getDstReg</a>(), <a class="local col7 ref" href="#307CP" title='CP' data-ref="307CP">CP</a>.<a class="ref" href="RegisterCoalescer.h.html#_ZNK4llvm13CoalescerPair9getSrcIdxEv" title='llvm::CoalescerPair::getSrcIdx' data-ref="_ZNK4llvm13CoalescerPair9getSrcIdxEv">getSrcIdx</a>());</td></tr>
<tr><th id="1924">1924</th><td></td></tr>
<tr><th id="1925">1925</th><td>  <i>// Shrink subregister ranges if necessary.</i></td></tr>
<tr><th id="1926">1926</th><td>  <b>if</b> (<a class="tu member" href="#(anonymousnamespace)::RegisterCoalescer::ShrinkMask" title='(anonymous namespace)::RegisterCoalescer::ShrinkMask' data-use='m' data-ref="(anonymousnamespace)::RegisterCoalescer::ShrinkMask">ShrinkMask</a>.<a class="ref" href="../../include/llvm/MC/LaneBitmask.h.html#_ZNK4llvm11LaneBitmask3anyEv" title='llvm::LaneBitmask::any' data-ref="_ZNK4llvm11LaneBitmask3anyEv">any</a>()) {</td></tr>
<tr><th id="1927">1927</th><td>    <a class="type" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveInterval" title='llvm::LiveInterval' data-ref="llvm::LiveInterval">LiveInterval</a> &amp;<dfn class="local col8 decl" id="328LI" title='LI' data-type='llvm::LiveInterval &amp;' data-ref="328LI">LI</dfn> = <a class="tu member" href="#(anonymousnamespace)::RegisterCoalescer::LIS" title='(anonymous namespace)::RegisterCoalescer::LIS' data-use='r' data-ref="(anonymousnamespace)::RegisterCoalescer::LIS">LIS</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/LiveIntervals.h.html#_ZN4llvm13LiveIntervals11getIntervalEj" title='llvm::LiveIntervals::getInterval' data-ref="_ZN4llvm13LiveIntervals11getIntervalEj">getInterval</a>(<a class="local col7 ref" href="#307CP" title='CP' data-ref="307CP">CP</a>.<a class="ref" href="RegisterCoalescer.h.html#_ZNK4llvm13CoalescerPair9getDstRegEv" title='llvm::CoalescerPair::getDstReg' data-ref="_ZNK4llvm13CoalescerPair9getDstRegEv">getDstReg</a>());</td></tr>
<tr><th id="1928">1928</th><td>    <b>for</b> (<a class="type" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveInterval" title='llvm::LiveInterval' data-ref="llvm::LiveInterval">LiveInterval</a>::<a class="type" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveInterval::SubRange" title='llvm::LiveInterval::SubRange' data-ref="llvm::LiveInterval::SubRange">SubRange</a> &amp;<dfn class="local col9 decl" id="329S" title='S' data-type='LiveInterval::SubRange &amp;' data-ref="329S">S</dfn> : <a class="local col8 ref" href="#328LI" title='LI' data-ref="328LI">LI</a>.<a class="ref" href="../../include/llvm/CodeGen/LiveInterval.h.html#_ZN4llvm12LiveInterval9subrangesEv" title='llvm::LiveInterval::subranges' data-ref="_ZN4llvm12LiveInterval9subrangesEv">subranges</a>()) {</td></tr>
<tr><th id="1929">1929</th><td>      <b>if</b> ((<a class="local col9 ref" href="#329S" title='S' data-ref="329S">S</a>.<a class="ref" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveInterval::SubRange::LaneMask" title='llvm::LiveInterval::SubRange::LaneMask' data-ref="llvm::LiveInterval::SubRange::LaneMask">LaneMask</a> <a class="ref" href="../../include/llvm/MC/LaneBitmask.h.html#_ZNK4llvm11LaneBitmaskanES0_" title='llvm::LaneBitmask::operator&amp;' data-ref="_ZNK4llvm11LaneBitmaskanES0_">&amp;</a> <a class="ref fake" href="../../include/llvm/MC/LaneBitmask.h.html#39" title='llvm::LaneBitmask::LaneBitmask' data-ref="_ZN4llvm11LaneBitmaskC1ERKS0_"></a><a class="tu member" href="#(anonymousnamespace)::RegisterCoalescer::ShrinkMask" title='(anonymous namespace)::RegisterCoalescer::ShrinkMask' data-use='r' data-ref="(anonymousnamespace)::RegisterCoalescer::ShrinkMask">ShrinkMask</a>).<a class="ref" href="../../include/llvm/MC/LaneBitmask.h.html#_ZNK4llvm11LaneBitmask4noneEv" title='llvm::LaneBitmask::none' data-ref="_ZNK4llvm11LaneBitmask4noneEv">none</a>())</td></tr>
<tr><th id="1930">1930</th><td>        <b>continue</b>;</td></tr>
<tr><th id="1931">1931</th><td>      <a class="macro" href="../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;regalloc&quot;)) { dbgs() &lt;&lt; &quot;Shrink LaneUses (Lane &quot; &lt;&lt; PrintLaneMask(S.LaneMask) &lt;&lt; &quot;)\n&quot;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"Shrink LaneUses (Lane "</q> <a class="ref" href="../../include/llvm/Support/Printable.h.html#_ZN4llvmlsERNS_11raw_ostreamERKNS_9PrintableE" title='llvm::operator&lt;&lt;' data-ref="_ZN4llvmlsERNS_11raw_ostreamERKNS_9PrintableE">&lt;&lt;</a> <a class="ref" href="../../include/llvm/MC/LaneBitmask.h.html#_ZN4llvm13PrintLaneMaskENS_11LaneBitmaskE" title='llvm::PrintLaneMask' data-ref="_ZN4llvm13PrintLaneMaskENS_11LaneBitmaskE">PrintLaneMask</a>(<a class="ref fake" href="../../include/llvm/MC/LaneBitmask.h.html#39" title='llvm::LaneBitmask::LaneBitmask' data-ref="_ZN4llvm11LaneBitmaskC1ERKS0_"></a><a class="local col9 ref" href="#329S" title='S' data-ref="329S">S</a>.<a class="ref" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveInterval::SubRange::LaneMask" title='llvm::LiveInterval::SubRange::LaneMask' data-ref="llvm::LiveInterval::SubRange::LaneMask">LaneMask</a>)</td></tr>
<tr><th id="1932">1932</th><td>                        <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>")\n"</q>);</td></tr>
<tr><th id="1933">1933</th><td>      <a class="tu member" href="#(anonymousnamespace)::RegisterCoalescer::LIS" title='(anonymous namespace)::RegisterCoalescer::LIS' data-use='r' data-ref="(anonymousnamespace)::RegisterCoalescer::LIS">LIS</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/LiveIntervals.h.html#_ZN4llvm13LiveIntervals12shrinkToUsesERNS_12LiveInterval8SubRangeEj" title='llvm::LiveIntervals::shrinkToUses' data-ref="_ZN4llvm13LiveIntervals12shrinkToUsesERNS_12LiveInterval8SubRangeEj">shrinkToUses</a>(<span class='refarg'><a class="local col9 ref" href="#329S" title='S' data-ref="329S">S</a></span>, <a class="local col8 ref" href="#328LI" title='LI' data-ref="328LI">LI</a>.<a class="ref" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveInterval::reg" title='llvm::LiveInterval::reg' data-ref="llvm::LiveInterval::reg">reg</a>);</td></tr>
<tr><th id="1934">1934</th><td>    }</td></tr>
<tr><th id="1935">1935</th><td>    <a class="local col8 ref" href="#328LI" title='LI' data-ref="328LI">LI</a>.<a class="ref" href="../../include/llvm/CodeGen/LiveInterval.h.html#_ZN4llvm12LiveInterval20removeEmptySubRangesEv" title='llvm::LiveInterval::removeEmptySubRanges' data-ref="_ZN4llvm12LiveInterval20removeEmptySubRangesEv">removeEmptySubRanges</a>();</td></tr>
<tr><th id="1936">1936</th><td>  }</td></tr>
<tr><th id="1937">1937</th><td></td></tr>
<tr><th id="1938">1938</th><td>  <i>// CP.getSrcReg()'s live interval has been merged into CP.getDstReg's live</i></td></tr>
<tr><th id="1939">1939</th><td><i>  // interval. Since CP.getSrcReg() is in ToBeUpdated set and its live interval</i></td></tr>
<tr><th id="1940">1940</th><td><i>  // is not up-to-date, need to update the merged live interval here.</i></td></tr>
<tr><th id="1941">1941</th><td>  <b>if</b> (<a class="tu member" href="#(anonymousnamespace)::RegisterCoalescer::ToBeUpdated" title='(anonymous namespace)::RegisterCoalescer::ToBeUpdated' data-use='m' data-ref="(anonymousnamespace)::RegisterCoalescer::ToBeUpdated">ToBeUpdated</a>.<a class="ref" href="../../include/llvm/ADT/DenseSet.h.html#_ZNK4llvm6detail12DenseSetImpl5countENS_26const_pointer_or_const_refIT_vE4typeE" title='llvm::detail::DenseSetImpl::count' data-ref="_ZNK4llvm6detail12DenseSetImpl5countENS_26const_pointer_or_const_refIT_vE4typeE">count</a>(<a class="local col7 ref" href="#307CP" title='CP' data-ref="307CP">CP</a>.<a class="ref" href="RegisterCoalescer.h.html#_ZNK4llvm13CoalescerPair9getSrcRegEv" title='llvm::CoalescerPair::getSrcReg' data-ref="_ZNK4llvm13CoalescerPair9getSrcRegEv">getSrcReg</a>()))</td></tr>
<tr><th id="1942">1942</th><td>    <a class="tu member" href="#(anonymousnamespace)::RegisterCoalescer::ShrinkMainRange" title='(anonymous namespace)::RegisterCoalescer::ShrinkMainRange' data-use='w' data-ref="(anonymousnamespace)::RegisterCoalescer::ShrinkMainRange">ShrinkMainRange</a> = <b>true</b>;</td></tr>
<tr><th id="1943">1943</th><td></td></tr>
<tr><th id="1944">1944</th><td>  <b>if</b> (<a class="tu member" href="#(anonymousnamespace)::RegisterCoalescer::ShrinkMainRange" title='(anonymous namespace)::RegisterCoalescer::ShrinkMainRange' data-use='r' data-ref="(anonymousnamespace)::RegisterCoalescer::ShrinkMainRange">ShrinkMainRange</a>) {</td></tr>
<tr><th id="1945">1945</th><td>    <a class="type" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveInterval" title='llvm::LiveInterval' data-ref="llvm::LiveInterval">LiveInterval</a> &amp;<dfn class="local col0 decl" id="330LI" title='LI' data-type='llvm::LiveInterval &amp;' data-ref="330LI">LI</dfn> = <a class="tu member" href="#(anonymousnamespace)::RegisterCoalescer::LIS" title='(anonymous namespace)::RegisterCoalescer::LIS' data-use='r' data-ref="(anonymousnamespace)::RegisterCoalescer::LIS">LIS</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/LiveIntervals.h.html#_ZN4llvm13LiveIntervals11getIntervalEj" title='llvm::LiveIntervals::getInterval' data-ref="_ZN4llvm13LiveIntervals11getIntervalEj">getInterval</a>(<a class="local col7 ref" href="#307CP" title='CP' data-ref="307CP">CP</a>.<a class="ref" href="RegisterCoalescer.h.html#_ZNK4llvm13CoalescerPair9getDstRegEv" title='llvm::CoalescerPair::getDstReg' data-ref="_ZNK4llvm13CoalescerPair9getDstRegEv">getDstReg</a>());</td></tr>
<tr><th id="1946">1946</th><td>    <a class="tu member" href="#_ZN12_GLOBAL__N_117RegisterCoalescer12shrinkToUsesEPN4llvm12LiveIntervalEPNS1_15SmallVectorImplIPNS1_12MachineInstrEEE" title='(anonymous namespace)::RegisterCoalescer::shrinkToUses' data-use='c' data-ref="_ZN12_GLOBAL__N_117RegisterCoalescer12shrinkToUsesEPN4llvm12LiveIntervalEPNS1_15SmallVectorImplIPNS1_12MachineInstrEEE">shrinkToUses</a>(&amp;<a class="local col0 ref" href="#330LI" title='LI' data-ref="330LI">LI</a>);</td></tr>
<tr><th id="1947">1947</th><td>  }</td></tr>
<tr><th id="1948">1948</th><td></td></tr>
<tr><th id="1949">1949</th><td>  <i>// SrcReg is guaranteed to be the register whose live interval that is</i></td></tr>
<tr><th id="1950">1950</th><td><i>  // being merged.</i></td></tr>
<tr><th id="1951">1951</th><td>  <a class="tu member" href="#(anonymousnamespace)::RegisterCoalescer::LIS" title='(anonymous namespace)::RegisterCoalescer::LIS' data-use='r' data-ref="(anonymousnamespace)::RegisterCoalescer::LIS">LIS</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/LiveIntervals.h.html#_ZN4llvm13LiveIntervals14removeIntervalEj" title='llvm::LiveIntervals::removeInterval' data-ref="_ZN4llvm13LiveIntervals14removeIntervalEj">removeInterval</a>(<a class="local col7 ref" href="#307CP" title='CP' data-ref="307CP">CP</a>.<a class="ref" href="RegisterCoalescer.h.html#_ZNK4llvm13CoalescerPair9getSrcRegEv" title='llvm::CoalescerPair::getSrcReg' data-ref="_ZNK4llvm13CoalescerPair9getSrcRegEv">getSrcReg</a>());</td></tr>
<tr><th id="1952">1952</th><td></td></tr>
<tr><th id="1953">1953</th><td>  <i>// Update regalloc hint.</i></td></tr>
<tr><th id="1954">1954</th><td>  <a class="tu member" href="#(anonymousnamespace)::RegisterCoalescer::TRI" title='(anonymous namespace)::RegisterCoalescer::TRI' data-use='r' data-ref="(anonymousnamespace)::RegisterCoalescer::TRI">TRI</a>-&gt;<a class="virtual ref" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm18TargetRegisterInfo18updateRegAllocHintEjjRNS_15MachineFunctionE" title='llvm::TargetRegisterInfo::updateRegAllocHint' data-ref="_ZNK4llvm18TargetRegisterInfo18updateRegAllocHintEjjRNS_15MachineFunctionE">updateRegAllocHint</a>(<a class="local col7 ref" href="#307CP" title='CP' data-ref="307CP">CP</a>.<a class="ref" href="RegisterCoalescer.h.html#_ZNK4llvm13CoalescerPair9getSrcRegEv" title='llvm::CoalescerPair::getSrcReg' data-ref="_ZNK4llvm13CoalescerPair9getSrcRegEv">getSrcReg</a>(), <a class="local col7 ref" href="#307CP" title='CP' data-ref="307CP">CP</a>.<a class="ref" href="RegisterCoalescer.h.html#_ZNK4llvm13CoalescerPair9getDstRegEv" title='llvm::CoalescerPair::getDstReg' data-ref="_ZNK4llvm13CoalescerPair9getDstRegEv">getDstReg</a>(), <span class='refarg'>*<a class="tu member" href="#(anonymousnamespace)::RegisterCoalescer::MF" title='(anonymous namespace)::RegisterCoalescer::MF' data-use='r' data-ref="(anonymousnamespace)::RegisterCoalescer::MF">MF</a></span>);</td></tr>
<tr><th id="1955">1955</th><td></td></tr>
<tr><th id="1956">1956</th><td>  <a class="macro" href="../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;regalloc&quot;)) { { dbgs() &lt;&lt; &quot;\tSuccess: &quot; &lt;&lt; printReg(CP.getSrcReg(), TRI, CP.getSrcIdx()) &lt;&lt; &quot; -&gt; &quot; &lt;&lt; printReg(CP.getDstReg(), TRI, CP.getDstIdx()) &lt;&lt; &apos;\n&apos;; dbgs() &lt;&lt; &quot;\tResult = &quot;; if (CP.isPhys()) dbgs() &lt;&lt; printReg(CP.getDstReg(), TRI); else dbgs() &lt;&lt; LIS-&gt;getInterval(CP.getDstReg()); dbgs() &lt;&lt; &apos;\n&apos;; }; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>({</td></tr>
<tr><th id="1957">1957</th><td>    <a class="ref" href="../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"\tSuccess: "</q> <a class="ref" href="../../include/llvm/Support/Printable.h.html#_ZN4llvmlsERNS_11raw_ostreamERKNS_9PrintableE" title='llvm::operator&lt;&lt;' data-ref="_ZN4llvmlsERNS_11raw_ostreamERKNS_9PrintableE">&lt;&lt;</a> <a class="ref" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm8printRegEjPKNS_18TargetRegisterInfoEjPKNS_19MachineRegisterInfoE" title='llvm::printReg' data-ref="_ZN4llvm8printRegEjPKNS_18TargetRegisterInfoEjPKNS_19MachineRegisterInfoE">printReg</a>(<a class="local col7 ref" href="#307CP" title='CP' data-ref="307CP">CP</a>.<a class="ref" href="RegisterCoalescer.h.html#_ZNK4llvm13CoalescerPair9getSrcRegEv" title='llvm::CoalescerPair::getSrcReg' data-ref="_ZNK4llvm13CoalescerPair9getSrcRegEv">getSrcReg</a>(), <a class="tu member" href="#(anonymousnamespace)::RegisterCoalescer::TRI" title='(anonymous namespace)::RegisterCoalescer::TRI' data-use='r' data-ref="(anonymousnamespace)::RegisterCoalescer::TRI">TRI</a>, <a class="local col7 ref" href="#307CP" title='CP' data-ref="307CP">CP</a>.<a class="ref" href="RegisterCoalescer.h.html#_ZNK4llvm13CoalescerPair9getSrcIdxEv" title='llvm::CoalescerPair::getSrcIdx' data-ref="_ZNK4llvm13CoalescerPair9getSrcIdxEv">getSrcIdx</a>())</td></tr>
<tr><th id="1958">1958</th><td>           <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>" -&gt; "</q> <a class="ref" href="../../include/llvm/Support/Printable.h.html#_ZN4llvmlsERNS_11raw_ostreamERKNS_9PrintableE" title='llvm::operator&lt;&lt;' data-ref="_ZN4llvmlsERNS_11raw_ostreamERKNS_9PrintableE">&lt;&lt;</a> <a class="ref" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm8printRegEjPKNS_18TargetRegisterInfoEjPKNS_19MachineRegisterInfoE" title='llvm::printReg' data-ref="_ZN4llvm8printRegEjPKNS_18TargetRegisterInfoEjPKNS_19MachineRegisterInfoE">printReg</a>(<a class="local col7 ref" href="#307CP" title='CP' data-ref="307CP">CP</a>.<a class="ref" href="RegisterCoalescer.h.html#_ZNK4llvm13CoalescerPair9getDstRegEv" title='llvm::CoalescerPair::getDstReg' data-ref="_ZNK4llvm13CoalescerPair9getDstRegEv">getDstReg</a>(), <a class="tu member" href="#(anonymousnamespace)::RegisterCoalescer::TRI" title='(anonymous namespace)::RegisterCoalescer::TRI' data-use='r' data-ref="(anonymousnamespace)::RegisterCoalescer::TRI">TRI</a>, <a class="local col7 ref" href="#307CP" title='CP' data-ref="307CP">CP</a>.<a class="ref" href="RegisterCoalescer.h.html#_ZNK4llvm13CoalescerPair9getDstIdxEv" title='llvm::CoalescerPair::getDstIdx' data-ref="_ZNK4llvm13CoalescerPair9getDstIdxEv">getDstIdx</a>()) <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEc">&lt;&lt;</a> <kbd>'\n'</kbd>;</td></tr>
<tr><th id="1959">1959</th><td>    <a class="ref" href="../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"\tResult = "</q>;</td></tr>
<tr><th id="1960">1960</th><td>    <b>if</b> (<a class="local col7 ref" href="#307CP" title='CP' data-ref="307CP">CP</a>.<a class="ref" href="RegisterCoalescer.h.html#_ZNK4llvm13CoalescerPair6isPhysEv" title='llvm::CoalescerPair::isPhys' data-ref="_ZNK4llvm13CoalescerPair6isPhysEv">isPhys</a>())</td></tr>
<tr><th id="1961">1961</th><td>      <a class="ref" href="../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../include/llvm/Support/Printable.h.html#_ZN4llvmlsERNS_11raw_ostreamERKNS_9PrintableE" title='llvm::operator&lt;&lt;' data-ref="_ZN4llvmlsERNS_11raw_ostreamERKNS_9PrintableE">&lt;&lt;</a> <a class="ref" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm8printRegEjPKNS_18TargetRegisterInfoEjPKNS_19MachineRegisterInfoE" title='llvm::printReg' data-ref="_ZN4llvm8printRegEjPKNS_18TargetRegisterInfoEjPKNS_19MachineRegisterInfoE">printReg</a>(<a class="local col7 ref" href="#307CP" title='CP' data-ref="307CP">CP</a>.<a class="ref" href="RegisterCoalescer.h.html#_ZNK4llvm13CoalescerPair9getDstRegEv" title='llvm::CoalescerPair::getDstReg' data-ref="_ZNK4llvm13CoalescerPair9getDstRegEv">getDstReg</a>(), <a class="tu member" href="#(anonymousnamespace)::RegisterCoalescer::TRI" title='(anonymous namespace)::RegisterCoalescer::TRI' data-use='r' data-ref="(anonymousnamespace)::RegisterCoalescer::TRI">TRI</a>);</td></tr>
<tr><th id="1962">1962</th><td>    <b>else</b></td></tr>
<tr><th id="1963">1963</th><td>      <a class="ref" href="../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../include/llvm/CodeGen/LiveInterval.h.html#_ZN4llvmlsERNS_11raw_ostreamERKNS_12LiveIntervalE" title='llvm::operator&lt;&lt;' data-ref="_ZN4llvmlsERNS_11raw_ostreamERKNS_12LiveIntervalE">&lt;&lt;</a> <a class="tu member" href="#(anonymousnamespace)::RegisterCoalescer::LIS" title='(anonymous namespace)::RegisterCoalescer::LIS' data-use='r' data-ref="(anonymousnamespace)::RegisterCoalescer::LIS">LIS</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/LiveIntervals.h.html#_ZN4llvm13LiveIntervals11getIntervalEj" title='llvm::LiveIntervals::getInterval' data-ref="_ZN4llvm13LiveIntervals11getIntervalEj">getInterval</a>(<a class="local col7 ref" href="#307CP" title='CP' data-ref="307CP">CP</a>.<a class="ref" href="RegisterCoalescer.h.html#_ZNK4llvm13CoalescerPair9getDstRegEv" title='llvm::CoalescerPair::getDstReg' data-ref="_ZNK4llvm13CoalescerPair9getDstRegEv">getDstReg</a>());</td></tr>
<tr><th id="1964">1964</th><td>    <a class="ref" href="../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEc">&lt;&lt;</a> <kbd>'\n'</kbd>;</td></tr>
<tr><th id="1965">1965</th><td>  });</td></tr>
<tr><th id="1966">1966</th><td></td></tr>
<tr><th id="1967">1967</th><td>  <a class="ref" href="../../include/llvm/ADT/Statistic.h.html#_ZN4llvm9StatisticppEv" title='llvm::Statistic::operator++' data-ref="_ZN4llvm9StatisticppEv">++</a><a class="ref" href="#64" title='numJoins' data-ref="numJoins">numJoins</a>;</td></tr>
<tr><th id="1968">1968</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1969">1969</th><td>}</td></tr>
<tr><th id="1970">1970</th><td></td></tr>
<tr><th id="1971">1971</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::RegisterCoalescer" title='(anonymous namespace)::RegisterCoalescer' data-ref="(anonymousnamespace)::RegisterCoalescer">RegisterCoalescer</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_117RegisterCoalescer19joinReservedPhysRegERN4llvm13CoalescerPairE" title='(anonymous namespace)::RegisterCoalescer::joinReservedPhysReg' data-type='bool (anonymous namespace)::RegisterCoalescer::joinReservedPhysReg(llvm::CoalescerPair &amp; CP)' data-ref="_ZN12_GLOBAL__N_117RegisterCoalescer19joinReservedPhysRegERN4llvm13CoalescerPairE">joinReservedPhysReg</dfn>(<a class="type" href="RegisterCoalescer.h.html#llvm::CoalescerPair" title='llvm::CoalescerPair' data-ref="llvm::CoalescerPair">CoalescerPair</a> &amp;<dfn class="local col1 decl" id="331CP" title='CP' data-type='llvm::CoalescerPair &amp;' data-ref="331CP">CP</dfn>) {</td></tr>
<tr><th id="1972">1972</th><td>  <em>unsigned</em> <dfn class="local col2 decl" id="332DstReg" title='DstReg' data-type='unsigned int' data-ref="332DstReg">DstReg</dfn> = <a class="local col1 ref" href="#331CP" title='CP' data-ref="331CP">CP</a>.<a class="ref" href="RegisterCoalescer.h.html#_ZNK4llvm13CoalescerPair9getDstRegEv" title='llvm::CoalescerPair::getDstReg' data-ref="_ZNK4llvm13CoalescerPair9getDstRegEv">getDstReg</a>();</td></tr>
<tr><th id="1973">1973</th><td>  <em>unsigned</em> <dfn class="local col3 decl" id="333SrcReg" title='SrcReg' data-type='unsigned int' data-ref="333SrcReg">SrcReg</dfn> = <a class="local col1 ref" href="#331CP" title='CP' data-ref="331CP">CP</a>.<a class="ref" href="RegisterCoalescer.h.html#_ZNK4llvm13CoalescerPair9getSrcRegEv" title='llvm::CoalescerPair::getSrcReg' data-ref="_ZNK4llvm13CoalescerPair9getSrcRegEv">getSrcReg</a>();</td></tr>
<tr><th id="1974">1974</th><td>  <a class="macro" href="../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (CP.isPhys() &amp;&amp; &quot;Must be a physreg copy&quot;) ? void (0) : __assert_fail (&quot;CP.isPhys() &amp;&amp; \&quot;Must be a physreg copy\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/RegisterCoalescer.cpp&quot;, 1974, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col1 ref" href="#331CP" title='CP' data-ref="331CP">CP</a>.<a class="ref" href="RegisterCoalescer.h.html#_ZNK4llvm13CoalescerPair6isPhysEv" title='llvm::CoalescerPair::isPhys' data-ref="_ZNK4llvm13CoalescerPair6isPhysEv">isPhys</a>() &amp;&amp; <q>"Must be a physreg copy"</q>);</td></tr>
<tr><th id="1975">1975</th><td>  <a class="macro" href="../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (MRI-&gt;isReserved(DstReg) &amp;&amp; &quot;Not a reserved register&quot;) ? void (0) : __assert_fail (&quot;MRI-&gt;isReserved(DstReg) &amp;&amp; \&quot;Not a reserved register\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/RegisterCoalescer.cpp&quot;, 1975, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="tu member" href="#(anonymousnamespace)::RegisterCoalescer::MRI" title='(anonymous namespace)::RegisterCoalescer::MRI' data-use='r' data-ref="(anonymousnamespace)::RegisterCoalescer::MRI">MRI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo10isReservedEj" title='llvm::MachineRegisterInfo::isReserved' data-ref="_ZNK4llvm19MachineRegisterInfo10isReservedEj">isReserved</a>(<a class="local col2 ref" href="#332DstReg" title='DstReg' data-ref="332DstReg">DstReg</a>) &amp;&amp; <q>"Not a reserved register"</q>);</td></tr>
<tr><th id="1976">1976</th><td>  <a class="type" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveInterval" title='llvm::LiveInterval' data-ref="llvm::LiveInterval">LiveInterval</a> &amp;<dfn class="local col4 decl" id="334RHS" title='RHS' data-type='llvm::LiveInterval &amp;' data-ref="334RHS">RHS</dfn> = <a class="tu member" href="#(anonymousnamespace)::RegisterCoalescer::LIS" title='(anonymous namespace)::RegisterCoalescer::LIS' data-use='r' data-ref="(anonymousnamespace)::RegisterCoalescer::LIS">LIS</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/LiveIntervals.h.html#_ZN4llvm13LiveIntervals11getIntervalEj" title='llvm::LiveIntervals::getInterval' data-ref="_ZN4llvm13LiveIntervals11getIntervalEj">getInterval</a>(<a class="local col3 ref" href="#333SrcReg" title='SrcReg' data-ref="333SrcReg">SrcReg</a>);</td></tr>
<tr><th id="1977">1977</th><td>  <a class="macro" href="../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;regalloc&quot;)) { dbgs() &lt;&lt; &quot;\t\tRHS = &quot; &lt;&lt; RHS &lt;&lt; &apos;\n&apos;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"\t\tRHS = "</q> <a class="ref" href="../../include/llvm/CodeGen/LiveInterval.h.html#_ZN4llvmlsERNS_11raw_ostreamERKNS_12LiveIntervalE" title='llvm::operator&lt;&lt;' data-ref="_ZN4llvmlsERNS_11raw_ostreamERKNS_12LiveIntervalE">&lt;&lt;</a> <a class="local col4 ref" href="#334RHS" title='RHS' data-ref="334RHS">RHS</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEc">&lt;&lt;</a> <kbd>'\n'</kbd>);</td></tr>
<tr><th id="1978">1978</th><td></td></tr>
<tr><th id="1979">1979</th><td>  <a class="macro" href="../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (RHS.containsOneValue() &amp;&amp; &quot;Invalid join with reserved register&quot;) ? void (0) : __assert_fail (&quot;RHS.containsOneValue() &amp;&amp; \&quot;Invalid join with reserved register\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/RegisterCoalescer.cpp&quot;, 1979, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col4 ref" href="#334RHS" title='RHS' data-ref="334RHS">RHS</a>.<a class="ref" href="../../include/llvm/CodeGen/LiveInterval.h.html#_ZNK4llvm9LiveRange16containsOneValueEv" title='llvm::LiveRange::containsOneValue' data-ref="_ZNK4llvm9LiveRange16containsOneValueEv">containsOneValue</a>() &amp;&amp; <q>"Invalid join with reserved register"</q>);</td></tr>
<tr><th id="1980">1980</th><td></td></tr>
<tr><th id="1981">1981</th><td>  <i>// Optimization for reserved registers like ESP. We can only merge with a</i></td></tr>
<tr><th id="1982">1982</th><td><i>  // reserved physreg if RHS has a single value that is a copy of DstReg.</i></td></tr>
<tr><th id="1983">1983</th><td><i>  // The live range of the reserved register will look like a set of dead defs</i></td></tr>
<tr><th id="1984">1984</th><td><i>  // - we don't properly track the live range of reserved registers.</i></td></tr>
<tr><th id="1985">1985</th><td><i></i></td></tr>
<tr><th id="1986">1986</th><td><i>  // Deny any overlapping intervals.  This depends on all the reserved</i></td></tr>
<tr><th id="1987">1987</th><td><i>  // register live ranges to look like dead defs.</i></td></tr>
<tr><th id="1988">1988</th><td>  <b>if</b> (!<a class="tu member" href="#(anonymousnamespace)::RegisterCoalescer::MRI" title='(anonymous namespace)::RegisterCoalescer::MRI' data-use='r' data-ref="(anonymousnamespace)::RegisterCoalescer::MRI">MRI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo17isConstantPhysRegEj" title='llvm::MachineRegisterInfo::isConstantPhysReg' data-ref="_ZNK4llvm19MachineRegisterInfo17isConstantPhysRegEj">isConstantPhysReg</a>(<a class="local col2 ref" href="#332DstReg" title='DstReg' data-ref="332DstReg">DstReg</a>)) {</td></tr>
<tr><th id="1989">1989</th><td>    <b>for</b> (<a class="type" href="../../include/llvm/MC/MCRegisterInfo.h.html#llvm::MCRegUnitIterator" title='llvm::MCRegUnitIterator' data-ref="llvm::MCRegUnitIterator">MCRegUnitIterator</a> <dfn class="local col5 decl" id="335UI" title='UI' data-type='llvm::MCRegUnitIterator' data-ref="335UI">UI</dfn><a class="ref" href="../../include/llvm/MC/MCRegisterInfo.h.html#_ZN4llvm17MCRegUnitIteratorC1EjPKNS_14MCRegisterInfoE" title='llvm::MCRegUnitIterator::MCRegUnitIterator' data-ref="_ZN4llvm17MCRegUnitIteratorC1EjPKNS_14MCRegisterInfoE">(</a><a class="local col2 ref" href="#332DstReg" title='DstReg' data-ref="332DstReg">DstReg</a>, <a class="tu member" href="#(anonymousnamespace)::RegisterCoalescer::TRI" title='(anonymous namespace)::RegisterCoalescer::TRI' data-use='r' data-ref="(anonymousnamespace)::RegisterCoalescer::TRI">TRI</a>); <a class="local col5 ref" href="#335UI" title='UI' data-ref="335UI">UI</a>.<a class="ref" href="../../include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm14MCRegisterInfo16DiffListIterator7isValidEv" title='llvm::MCRegisterInfo::DiffListIterator::isValid' data-ref="_ZNK4llvm14MCRegisterInfo16DiffListIterator7isValidEv">isValid</a>(); <a class="ref" href="../../include/llvm/MC/MCRegisterInfo.h.html#_ZN4llvm14MCRegisterInfo16DiffListIteratorppEv" title='llvm::MCRegisterInfo::DiffListIterator::operator++' data-ref="_ZN4llvm14MCRegisterInfo16DiffListIteratorppEv">++</a><a class="local col5 ref" href="#335UI" title='UI' data-ref="335UI">UI</a>) {</td></tr>
<tr><th id="1990">1990</th><td>      <i>// Abort if not all the regunits are reserved.</i></td></tr>
<tr><th id="1991">1991</th><td>      <b>for</b> (<a class="type" href="../../include/llvm/MC/MCRegisterInfo.h.html#llvm::MCRegUnitRootIterator" title='llvm::MCRegUnitRootIterator' data-ref="llvm::MCRegUnitRootIterator">MCRegUnitRootIterator</a> <dfn class="local col6 decl" id="336RI" title='RI' data-type='llvm::MCRegUnitRootIterator' data-ref="336RI">RI</dfn><a class="ref" href="../../include/llvm/MC/MCRegisterInfo.h.html#_ZN4llvm21MCRegUnitRootIteratorC1EjPKNS_14MCRegisterInfoE" title='llvm::MCRegUnitRootIterator::MCRegUnitRootIterator' data-ref="_ZN4llvm21MCRegUnitRootIteratorC1EjPKNS_14MCRegisterInfoE">(</a><a class="ref" href="../../include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm14MCRegisterInfo16DiffListIteratordeEv" title='llvm::MCRegisterInfo::DiffListIterator::operator*' data-ref="_ZNK4llvm14MCRegisterInfo16DiffListIteratordeEv">*</a><a class="local col5 ref" href="#335UI" title='UI' data-ref="335UI">UI</a>, <a class="tu member" href="#(anonymousnamespace)::RegisterCoalescer::TRI" title='(anonymous namespace)::RegisterCoalescer::TRI' data-use='r' data-ref="(anonymousnamespace)::RegisterCoalescer::TRI">TRI</a>); <a class="local col6 ref" href="#336RI" title='RI' data-ref="336RI">RI</a>.<a class="ref" href="../../include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm21MCRegUnitRootIterator7isValidEv" title='llvm::MCRegUnitRootIterator::isValid' data-ref="_ZNK4llvm21MCRegUnitRootIterator7isValidEv">isValid</a>(); <a class="ref" href="../../include/llvm/MC/MCRegisterInfo.h.html#_ZN4llvm21MCRegUnitRootIteratorppEv" title='llvm::MCRegUnitRootIterator::operator++' data-ref="_ZN4llvm21MCRegUnitRootIteratorppEv">++</a><a class="local col6 ref" href="#336RI" title='RI' data-ref="336RI">RI</a>) {</td></tr>
<tr><th id="1992">1992</th><td>        <b>if</b> (!<a class="tu member" href="#(anonymousnamespace)::RegisterCoalescer::MRI" title='(anonymous namespace)::RegisterCoalescer::MRI' data-use='r' data-ref="(anonymousnamespace)::RegisterCoalescer::MRI">MRI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo10isReservedEj" title='llvm::MachineRegisterInfo::isReserved' data-ref="_ZNK4llvm19MachineRegisterInfo10isReservedEj">isReserved</a>(<a class="ref" href="../../include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm21MCRegUnitRootIteratordeEv" title='llvm::MCRegUnitRootIterator::operator*' data-ref="_ZNK4llvm21MCRegUnitRootIteratordeEv">*</a><a class="local col6 ref" href="#336RI" title='RI' data-ref="336RI">RI</a>))</td></tr>
<tr><th id="1993">1993</th><td>          <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1994">1994</th><td>      }</td></tr>
<tr><th id="1995">1995</th><td>      <b>if</b> (<a class="local col4 ref" href="#334RHS" title='RHS' data-ref="334RHS">RHS</a>.<a class="ref" href="../../include/llvm/CodeGen/LiveInterval.h.html#_ZNK4llvm9LiveRange8overlapsERKS0_" title='llvm::LiveRange::overlaps' data-ref="_ZNK4llvm9LiveRange8overlapsERKS0_">overlaps</a>(<a class="tu member" href="#(anonymousnamespace)::RegisterCoalescer::LIS" title='(anonymous namespace)::RegisterCoalescer::LIS' data-use='r' data-ref="(anonymousnamespace)::RegisterCoalescer::LIS">LIS</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/LiveIntervals.h.html#_ZN4llvm13LiveIntervals10getRegUnitEj" title='llvm::LiveIntervals::getRegUnit' data-ref="_ZN4llvm13LiveIntervals10getRegUnitEj">getRegUnit</a>(<a class="ref" href="../../include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm14MCRegisterInfo16DiffListIteratordeEv" title='llvm::MCRegisterInfo::DiffListIterator::operator*' data-ref="_ZNK4llvm14MCRegisterInfo16DiffListIteratordeEv">*</a><a class="local col5 ref" href="#335UI" title='UI' data-ref="335UI">UI</a>))) {</td></tr>
<tr><th id="1996">1996</th><td>        <a class="macro" href="../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;regalloc&quot;)) { dbgs() &lt;&lt; &quot;\t\tInterference: &quot; &lt;&lt; printRegUnit(*UI, TRI) &lt;&lt; &apos;\n&apos;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"\t\tInterference: "</q> <a class="ref" href="../../include/llvm/Support/Printable.h.html#_ZN4llvmlsERNS_11raw_ostreamERKNS_9PrintableE" title='llvm::operator&lt;&lt;' data-ref="_ZN4llvmlsERNS_11raw_ostreamERKNS_9PrintableE">&lt;&lt;</a> <a class="ref" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm12printRegUnitEjPKNS_18TargetRegisterInfoE" title='llvm::printRegUnit' data-ref="_ZN4llvm12printRegUnitEjPKNS_18TargetRegisterInfoE">printRegUnit</a>(<a class="ref" href="../../include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm14MCRegisterInfo16DiffListIteratordeEv" title='llvm::MCRegisterInfo::DiffListIterator::operator*' data-ref="_ZNK4llvm14MCRegisterInfo16DiffListIteratordeEv">*</a><a class="local col5 ref" href="#335UI" title='UI' data-ref="335UI">UI</a>, <a class="tu member" href="#(anonymousnamespace)::RegisterCoalescer::TRI" title='(anonymous namespace)::RegisterCoalescer::TRI' data-use='r' data-ref="(anonymousnamespace)::RegisterCoalescer::TRI">TRI</a>)</td></tr>
<tr><th id="1997">1997</th><td>                          <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEc">&lt;&lt;</a> <kbd>'\n'</kbd>);</td></tr>
<tr><th id="1998">1998</th><td>        <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1999">1999</th><td>      }</td></tr>
<tr><th id="2000">2000</th><td>    }</td></tr>
<tr><th id="2001">2001</th><td></td></tr>
<tr><th id="2002">2002</th><td>    <i>// We must also check for overlaps with regmask clobbers.</i></td></tr>
<tr><th id="2003">2003</th><td>    <a class="type" href="../../include/llvm/ADT/BitVector.h.html#llvm::BitVector" title='llvm::BitVector' data-ref="llvm::BitVector">BitVector</a> <a class="ref fake" href="../../include/llvm/ADT/BitVector.h.html#_ZN4llvm9BitVectorC1Ev" title='llvm::BitVector::BitVector' data-ref="_ZN4llvm9BitVectorC1Ev"></a><dfn class="local col7 decl" id="337RegMaskUsable" title='RegMaskUsable' data-type='llvm::BitVector' data-ref="337RegMaskUsable">RegMaskUsable</dfn>;</td></tr>
<tr><th id="2004">2004</th><td>    <b>if</b> (<a class="tu member" href="#(anonymousnamespace)::RegisterCoalescer::LIS" title='(anonymous namespace)::RegisterCoalescer::LIS' data-use='r' data-ref="(anonymousnamespace)::RegisterCoalescer::LIS">LIS</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/LiveIntervals.h.html#_ZN4llvm13LiveIntervals24checkRegMaskInterferenceERNS_12LiveIntervalERNS_9BitVectorE" title='llvm::LiveIntervals::checkRegMaskInterference' data-ref="_ZN4llvm13LiveIntervals24checkRegMaskInterferenceERNS_12LiveIntervalERNS_9BitVectorE">checkRegMaskInterference</a>(<span class='refarg'><a class="local col4 ref" href="#334RHS" title='RHS' data-ref="334RHS">RHS</a></span>, <span class='refarg'><a class="local col7 ref" href="#337RegMaskUsable" title='RegMaskUsable' data-ref="337RegMaskUsable">RegMaskUsable</a></span>) &amp;&amp;</td></tr>
<tr><th id="2005">2005</th><td>        !<a class="local col7 ref" href="#337RegMaskUsable" title='RegMaskUsable' data-ref="337RegMaskUsable">RegMaskUsable</a>.<a class="ref" href="../../include/llvm/ADT/BitVector.h.html#_ZNK4llvm9BitVector4testEj" title='llvm::BitVector::test' data-ref="_ZNK4llvm9BitVector4testEj">test</a>(<a class="local col2 ref" href="#332DstReg" title='DstReg' data-ref="332DstReg">DstReg</a>)) {</td></tr>
<tr><th id="2006">2006</th><td>      <a class="macro" href="../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;regalloc&quot;)) { dbgs() &lt;&lt; &quot;\t\tRegMask interference\n&quot;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"\t\tRegMask interference\n"</q>);</td></tr>
<tr><th id="2007">2007</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2008">2008</th><td>    }</td></tr>
<tr><th id="2009">2009</th><td>  }</td></tr>
<tr><th id="2010">2010</th><td></td></tr>
<tr><th id="2011">2011</th><td>  <i>// Skip any value computations, we are not adding new values to the</i></td></tr>
<tr><th id="2012">2012</th><td><i>  // reserved register.  Also skip merging the live ranges, the reserved</i></td></tr>
<tr><th id="2013">2013</th><td><i>  // register live range doesn't need to be accurate as long as all the</i></td></tr>
<tr><th id="2014">2014</th><td><i>  // defs are there.</i></td></tr>
<tr><th id="2015">2015</th><td><i></i></td></tr>
<tr><th id="2016">2016</th><td><i>  // Delete the identity copy.</i></td></tr>
<tr><th id="2017">2017</th><td>  <a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col8 decl" id="338CopyMI" title='CopyMI' data-type='llvm::MachineInstr *' data-ref="338CopyMI">CopyMI</dfn>;</td></tr>
<tr><th id="2018">2018</th><td>  <b>if</b> (<a class="local col1 ref" href="#331CP" title='CP' data-ref="331CP">CP</a>.<a class="ref" href="RegisterCoalescer.h.html#_ZNK4llvm13CoalescerPair9isFlippedEv" title='llvm::CoalescerPair::isFlipped' data-ref="_ZNK4llvm13CoalescerPair9isFlippedEv">isFlipped</a>()) {</td></tr>
<tr><th id="2019">2019</th><td>    <i>// Physreg is copied into vreg</i></td></tr>
<tr><th id="2020">2020</th><td><i>    //   %y = COPY %physreg_x</i></td></tr>
<tr><th id="2021">2021</th><td><i>    //   ...  //&lt; no other def of %physreg_x here</i></td></tr>
<tr><th id="2022">2022</th><td><i>    //   use %y</i></td></tr>
<tr><th id="2023">2023</th><td><i>    // =&gt;</i></td></tr>
<tr><th id="2024">2024</th><td><i>    //   ...</i></td></tr>
<tr><th id="2025">2025</th><td><i>    //   use %physreg_x</i></td></tr>
<tr><th id="2026">2026</th><td>    <a class="local col8 ref" href="#338CopyMI" title='CopyMI' data-ref="338CopyMI">CopyMI</a> = <a class="tu member" href="#(anonymousnamespace)::RegisterCoalescer::MRI" title='(anonymous namespace)::RegisterCoalescer::MRI' data-use='r' data-ref="(anonymousnamespace)::RegisterCoalescer::MRI">MRI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo10getVRegDefEj" title='llvm::MachineRegisterInfo::getVRegDef' data-ref="_ZNK4llvm19MachineRegisterInfo10getVRegDefEj">getVRegDef</a>(<a class="local col3 ref" href="#333SrcReg" title='SrcReg' data-ref="333SrcReg">SrcReg</a>);</td></tr>
<tr><th id="2027">2027</th><td>  } <b>else</b> {</td></tr>
<tr><th id="2028">2028</th><td>    <i>// VReg is copied into physreg:</i></td></tr>
<tr><th id="2029">2029</th><td><i>    //   %y = def</i></td></tr>
<tr><th id="2030">2030</th><td><i>    //   ... //&lt; no other def or use of %physreg_x here</i></td></tr>
<tr><th id="2031">2031</th><td><i>    //   %physreg_x = COPY %y</i></td></tr>
<tr><th id="2032">2032</th><td><i>    // =&gt;</i></td></tr>
<tr><th id="2033">2033</th><td><i>    //   %physreg_x = def</i></td></tr>
<tr><th id="2034">2034</th><td><i>    //   ...</i></td></tr>
<tr><th id="2035">2035</th><td>    <b>if</b> (!<a class="tu member" href="#(anonymousnamespace)::RegisterCoalescer::MRI" title='(anonymous namespace)::RegisterCoalescer::MRI' data-use='r' data-ref="(anonymousnamespace)::RegisterCoalescer::MRI">MRI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo15hasOneNonDBGUseEj" title='llvm::MachineRegisterInfo::hasOneNonDBGUse' data-ref="_ZNK4llvm19MachineRegisterInfo15hasOneNonDBGUseEj">hasOneNonDBGUse</a>(<a class="local col3 ref" href="#333SrcReg" title='SrcReg' data-ref="333SrcReg">SrcReg</a>)) {</td></tr>
<tr><th id="2036">2036</th><td>      <a class="macro" href="../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;regalloc&quot;)) { dbgs() &lt;&lt; &quot;\t\tMultiple vreg uses!\n&quot;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"\t\tMultiple vreg uses!\n"</q>);</td></tr>
<tr><th id="2037">2037</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2038">2038</th><td>    }</td></tr>
<tr><th id="2039">2039</th><td></td></tr>
<tr><th id="2040">2040</th><td>    <b>if</b> (!<a class="tu member" href="#(anonymousnamespace)::RegisterCoalescer::LIS" title='(anonymous namespace)::RegisterCoalescer::LIS' data-use='r' data-ref="(anonymousnamespace)::RegisterCoalescer::LIS">LIS</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/LiveIntervals.h.html#_ZNK4llvm13LiveIntervals18intervalIsInOneMBBERKNS_12LiveIntervalE" title='llvm::LiveIntervals::intervalIsInOneMBB' data-ref="_ZNK4llvm13LiveIntervals18intervalIsInOneMBBERKNS_12LiveIntervalE">intervalIsInOneMBB</a>(<a class="local col4 ref" href="#334RHS" title='RHS' data-ref="334RHS">RHS</a>)) {</td></tr>
<tr><th id="2041">2041</th><td>      <a class="macro" href="../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;regalloc&quot;)) { dbgs() &lt;&lt; &quot;\t\tComplex control flow!\n&quot;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"\t\tComplex control flow!\n"</q>);</td></tr>
<tr><th id="2042">2042</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2043">2043</th><td>    }</td></tr>
<tr><th id="2044">2044</th><td></td></tr>
<tr><th id="2045">2045</th><td>    <a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col9 decl" id="339DestMI" title='DestMI' data-type='llvm::MachineInstr &amp;' data-ref="339DestMI">DestMI</dfn> = *<a class="tu member" href="#(anonymousnamespace)::RegisterCoalescer::MRI" title='(anonymous namespace)::RegisterCoalescer::MRI' data-use='r' data-ref="(anonymousnamespace)::RegisterCoalescer::MRI">MRI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo10getVRegDefEj" title='llvm::MachineRegisterInfo::getVRegDef' data-ref="_ZNK4llvm19MachineRegisterInfo10getVRegDefEj">getVRegDef</a>(<a class="local col3 ref" href="#333SrcReg" title='SrcReg' data-ref="333SrcReg">SrcReg</a>);</td></tr>
<tr><th id="2046">2046</th><td>    <a class="local col8 ref" href="#338CopyMI" title='CopyMI' data-ref="338CopyMI">CopyMI</a> = &amp;<a class="ref" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo26defusechain_instr_iteratordeEv" title='llvm::MachineRegisterInfo::defusechain_instr_iterator::operator*' data-ref="_ZNK4llvm19MachineRegisterInfo26defusechain_instr_iteratordeEv">*</a><a class="tu member" href="#(anonymousnamespace)::RegisterCoalescer::MRI" title='(anonymous namespace)::RegisterCoalescer::MRI' data-use='r' data-ref="(anonymousnamespace)::RegisterCoalescer::MRI">MRI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo21use_instr_nodbg_beginEj" title='llvm::MachineRegisterInfo::use_instr_nodbg_begin' data-ref="_ZNK4llvm19MachineRegisterInfo21use_instr_nodbg_beginEj">use_instr_nodbg_begin</a>(<a class="local col3 ref" href="#333SrcReg" title='SrcReg' data-ref="333SrcReg">SrcReg</a>);</td></tr>
<tr><th id="2047">2047</th><td>    <a class="type" href="../../include/llvm/CodeGen/SlotIndexes.h.html#llvm::SlotIndex" title='llvm::SlotIndex' data-ref="llvm::SlotIndex">SlotIndex</a> <dfn class="local col0 decl" id="340CopyRegIdx" title='CopyRegIdx' data-type='llvm::SlotIndex' data-ref="340CopyRegIdx">CopyRegIdx</dfn> = <a class="tu member" href="#(anonymousnamespace)::RegisterCoalescer::LIS" title='(anonymous namespace)::RegisterCoalescer::LIS' data-use='r' data-ref="(anonymousnamespace)::RegisterCoalescer::LIS">LIS</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/LiveIntervals.h.html#_ZNK4llvm13LiveIntervals19getInstructionIndexERKNS_12MachineInstrE" title='llvm::LiveIntervals::getInstructionIndex' data-ref="_ZNK4llvm13LiveIntervals19getInstructionIndexERKNS_12MachineInstrE">getInstructionIndex</a>(*<a class="local col8 ref" href="#338CopyMI" title='CopyMI' data-ref="338CopyMI">CopyMI</a>).<a class="ref" href="../../include/llvm/CodeGen/SlotIndexes.h.html#_ZNK4llvm9SlotIndex10getRegSlotEb" title='llvm::SlotIndex::getRegSlot' data-ref="_ZNK4llvm9SlotIndex10getRegSlotEb">getRegSlot</a>();</td></tr>
<tr><th id="2048">2048</th><td>    <a class="type" href="../../include/llvm/CodeGen/SlotIndexes.h.html#llvm::SlotIndex" title='llvm::SlotIndex' data-ref="llvm::SlotIndex">SlotIndex</a> <dfn class="local col1 decl" id="341DestRegIdx" title='DestRegIdx' data-type='llvm::SlotIndex' data-ref="341DestRegIdx">DestRegIdx</dfn> = <a class="tu member" href="#(anonymousnamespace)::RegisterCoalescer::LIS" title='(anonymous namespace)::RegisterCoalescer::LIS' data-use='r' data-ref="(anonymousnamespace)::RegisterCoalescer::LIS">LIS</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/LiveIntervals.h.html#_ZNK4llvm13LiveIntervals19getInstructionIndexERKNS_12MachineInstrE" title='llvm::LiveIntervals::getInstructionIndex' data-ref="_ZNK4llvm13LiveIntervals19getInstructionIndexERKNS_12MachineInstrE">getInstructionIndex</a>(<a class="local col9 ref" href="#339DestMI" title='DestMI' data-ref="339DestMI">DestMI</a>).<a class="ref" href="../../include/llvm/CodeGen/SlotIndexes.h.html#_ZNK4llvm9SlotIndex10getRegSlotEb" title='llvm::SlotIndex::getRegSlot' data-ref="_ZNK4llvm9SlotIndex10getRegSlotEb">getRegSlot</a>();</td></tr>
<tr><th id="2049">2049</th><td></td></tr>
<tr><th id="2050">2050</th><td>    <b>if</b> (!<a class="tu member" href="#(anonymousnamespace)::RegisterCoalescer::MRI" title='(anonymous namespace)::RegisterCoalescer::MRI' data-use='r' data-ref="(anonymousnamespace)::RegisterCoalescer::MRI">MRI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo17isConstantPhysRegEj" title='llvm::MachineRegisterInfo::isConstantPhysReg' data-ref="_ZNK4llvm19MachineRegisterInfo17isConstantPhysRegEj">isConstantPhysReg</a>(<a class="local col2 ref" href="#332DstReg" title='DstReg' data-ref="332DstReg">DstReg</a>)) {</td></tr>
<tr><th id="2051">2051</th><td>      <i>// We checked above that there are no interfering defs of the physical</i></td></tr>
<tr><th id="2052">2052</th><td><i>      // register. However, for this case, where we intend to move up the def of</i></td></tr>
<tr><th id="2053">2053</th><td><i>      // the physical register, we also need to check for interfering uses.</i></td></tr>
<tr><th id="2054">2054</th><td>      <a class="type" href="../../include/llvm/CodeGen/SlotIndexes.h.html#llvm::SlotIndexes" title='llvm::SlotIndexes' data-ref="llvm::SlotIndexes">SlotIndexes</a> *<dfn class="local col2 decl" id="342Indexes" title='Indexes' data-type='llvm::SlotIndexes *' data-ref="342Indexes">Indexes</dfn> = <a class="tu member" href="#(anonymousnamespace)::RegisterCoalescer::LIS" title='(anonymous namespace)::RegisterCoalescer::LIS' data-use='r' data-ref="(anonymousnamespace)::RegisterCoalescer::LIS">LIS</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/LiveIntervals.h.html#_ZNK4llvm13LiveIntervals14getSlotIndexesEv" title='llvm::LiveIntervals::getSlotIndexes' data-ref="_ZNK4llvm13LiveIntervals14getSlotIndexesEv">getSlotIndexes</a>();</td></tr>
<tr><th id="2055">2055</th><td>      <b>for</b> (<a class="type" href="../../include/llvm/CodeGen/SlotIndexes.h.html#llvm::SlotIndex" title='llvm::SlotIndex' data-ref="llvm::SlotIndex">SlotIndex</a> <dfn class="local col3 decl" id="343SI" title='SI' data-type='llvm::SlotIndex' data-ref="343SI">SI</dfn> = <a class="local col2 ref" href="#342Indexes" title='Indexes' data-ref="342Indexes">Indexes</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/SlotIndexes.h.html#_ZN4llvm11SlotIndexes19getNextNonNullIndexENS_9SlotIndexE" title='llvm::SlotIndexes::getNextNonNullIndex' data-ref="_ZN4llvm11SlotIndexes19getNextNonNullIndexENS_9SlotIndexE">getNextNonNullIndex</a>(<a class="ref fake" href="../../include/llvm/CodeGen/SlotIndexes.h.html#83" title='llvm::SlotIndex::SlotIndex' data-ref="_ZN4llvm9SlotIndexC1ERKS0_"></a><a class="local col1 ref" href="#341DestRegIdx" title='DestRegIdx' data-ref="341DestRegIdx">DestRegIdx</a>);</td></tr>
<tr><th id="2056">2056</th><td>           <a class="local col3 ref" href="#343SI" title='SI' data-ref="343SI">SI</a> <a class="ref" href="../../include/llvm/CodeGen/SlotIndexes.h.html#_ZNK4llvm9SlotIndexneES0_" title='llvm::SlotIndex::operator!=' data-ref="_ZNK4llvm9SlotIndexneES0_">!=</a> <a class="ref fake" href="../../include/llvm/CodeGen/SlotIndexes.h.html#83" title='llvm::SlotIndex::SlotIndex' data-ref="_ZN4llvm9SlotIndexC1ERKS0_"></a><a class="local col0 ref" href="#340CopyRegIdx" title='CopyRegIdx' data-ref="340CopyRegIdx">CopyRegIdx</a>; <a class="local col3 ref" href="#343SI" title='SI' data-ref="343SI">SI</a> <a class="ref" href="../../include/llvm/CodeGen/SlotIndexes.h.html#83" title='llvm::SlotIndex::operator=' data-ref="_ZN4llvm9SlotIndexaSEOS0_">=</a> <a class="local col2 ref" href="#342Indexes" title='Indexes' data-ref="342Indexes">Indexes</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/SlotIndexes.h.html#_ZN4llvm11SlotIndexes19getNextNonNullIndexENS_9SlotIndexE" title='llvm::SlotIndexes::getNextNonNullIndex' data-ref="_ZN4llvm11SlotIndexes19getNextNonNullIndexENS_9SlotIndexE">getNextNonNullIndex</a>(<a class="ref fake" href="../../include/llvm/CodeGen/SlotIndexes.h.html#83" title='llvm::SlotIndex::SlotIndex' data-ref="_ZN4llvm9SlotIndexC1ERKS0_"></a><a class="local col3 ref" href="#343SI" title='SI' data-ref="343SI">SI</a>)) {</td></tr>
<tr><th id="2057">2057</th><td>        <a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col4 decl" id="344MI" title='MI' data-type='llvm::MachineInstr *' data-ref="344MI">MI</dfn> = <a class="tu member" href="#(anonymousnamespace)::RegisterCoalescer::LIS" title='(anonymous namespace)::RegisterCoalescer::LIS' data-use='r' data-ref="(anonymousnamespace)::RegisterCoalescer::LIS">LIS</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/LiveIntervals.h.html#_ZNK4llvm13LiveIntervals23getInstructionFromIndexENS_9SlotIndexE" title='llvm::LiveIntervals::getInstructionFromIndex' data-ref="_ZNK4llvm13LiveIntervals23getInstructionFromIndexENS_9SlotIndexE">getInstructionFromIndex</a>(<a class="ref fake" href="../../include/llvm/CodeGen/SlotIndexes.h.html#83" title='llvm::SlotIndex::SlotIndex' data-ref="_ZN4llvm9SlotIndexC1ERKS0_"></a><a class="local col3 ref" href="#343SI" title='SI' data-ref="343SI">SI</a>);</td></tr>
<tr><th id="2058">2058</th><td>        <b>if</b> (<a class="local col4 ref" href="#344MI" title='MI' data-ref="344MI">MI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr13readsRegisterEjPKNS_18TargetRegisterInfoE" title='llvm::MachineInstr::readsRegister' data-ref="_ZNK4llvm12MachineInstr13readsRegisterEjPKNS_18TargetRegisterInfoE">readsRegister</a>(<a class="local col2 ref" href="#332DstReg" title='DstReg' data-ref="332DstReg">DstReg</a>, <a class="tu member" href="#(anonymousnamespace)::RegisterCoalescer::TRI" title='(anonymous namespace)::RegisterCoalescer::TRI' data-use='r' data-ref="(anonymousnamespace)::RegisterCoalescer::TRI">TRI</a>)) {</td></tr>
<tr><th id="2059">2059</th><td>          <a class="macro" href="../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;regalloc&quot;)) { dbgs() &lt;&lt; &quot;\t\tInterference (read): &quot; &lt;&lt; *MI; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"\t\tInterference (read): "</q> <a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvmlsERNS_11raw_ostreamERKNS_12MachineInstrE" title='llvm::operator&lt;&lt;' data-ref="_ZN4llvmlsERNS_11raw_ostreamERKNS_12MachineInstrE">&lt;&lt;</a> *<a class="local col4 ref" href="#344MI" title='MI' data-ref="344MI">MI</a>);</td></tr>
<tr><th id="2060">2060</th><td>          <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2061">2061</th><td>        }</td></tr>
<tr><th id="2062">2062</th><td>      }</td></tr>
<tr><th id="2063">2063</th><td>    }</td></tr>
<tr><th id="2064">2064</th><td></td></tr>
<tr><th id="2065">2065</th><td>    <i>// We're going to remove the copy which defines a physical reserved</i></td></tr>
<tr><th id="2066">2066</th><td><i>    // register, so remove its valno, etc.</i></td></tr>
<tr><th id="2067">2067</th><td>    <a class="macro" href="../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;regalloc&quot;)) { dbgs() &lt;&lt; &quot;\t\tRemoving phys reg def of &quot; &lt;&lt; printReg(DstReg, TRI) &lt;&lt; &quot; at &quot; &lt;&lt; CopyRegIdx &lt;&lt; &quot;\n&quot;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"\t\tRemoving phys reg def of "</q></td></tr>
<tr><th id="2068">2068</th><td>                      <a class="ref" href="../../include/llvm/Support/Printable.h.html#_ZN4llvmlsERNS_11raw_ostreamERKNS_9PrintableE" title='llvm::operator&lt;&lt;' data-ref="_ZN4llvmlsERNS_11raw_ostreamERKNS_9PrintableE">&lt;&lt;</a> <a class="ref" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm8printRegEjPKNS_18TargetRegisterInfoEjPKNS_19MachineRegisterInfoE" title='llvm::printReg' data-ref="_ZN4llvm8printRegEjPKNS_18TargetRegisterInfoEjPKNS_19MachineRegisterInfoE">printReg</a>(<a class="local col2 ref" href="#332DstReg" title='DstReg' data-ref="332DstReg">DstReg</a>, <a class="tu member" href="#(anonymousnamespace)::RegisterCoalescer::TRI" title='(anonymous namespace)::RegisterCoalescer::TRI' data-use='r' data-ref="(anonymousnamespace)::RegisterCoalescer::TRI">TRI</a>) <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>" at "</q> <a class="ref" href="../../include/llvm/CodeGen/SlotIndexes.h.html#_ZN4llvmlsERNS_11raw_ostreamENS_9SlotIndexE" title='llvm::operator&lt;&lt;' data-ref="_ZN4llvmlsERNS_11raw_ostreamENS_9SlotIndexE">&lt;&lt;</a> <a class="ref fake" href="../../include/llvm/CodeGen/SlotIndexes.h.html#83" title='llvm::SlotIndex::SlotIndex' data-ref="_ZN4llvm9SlotIndexC1ERKS0_"></a><a class="local col0 ref" href="#340CopyRegIdx" title='CopyRegIdx' data-ref="340CopyRegIdx">CopyRegIdx</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"\n"</q>);</td></tr>
<tr><th id="2069">2069</th><td></td></tr>
<tr><th id="2070">2070</th><td>    <a class="tu member" href="#(anonymousnamespace)::RegisterCoalescer::LIS" title='(anonymous namespace)::RegisterCoalescer::LIS' data-use='r' data-ref="(anonymousnamespace)::RegisterCoalescer::LIS">LIS</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/LiveIntervals.h.html#_ZN4llvm13LiveIntervals18removePhysRegDefAtEjNS_9SlotIndexE" title='llvm::LiveIntervals::removePhysRegDefAt' data-ref="_ZN4llvm13LiveIntervals18removePhysRegDefAtEjNS_9SlotIndexE">removePhysRegDefAt</a>(<a class="local col2 ref" href="#332DstReg" title='DstReg' data-ref="332DstReg">DstReg</a>, <a class="ref fake" href="../../include/llvm/CodeGen/SlotIndexes.h.html#83" title='llvm::SlotIndex::SlotIndex' data-ref="_ZN4llvm9SlotIndexC1ERKS0_"></a><a class="local col0 ref" href="#340CopyRegIdx" title='CopyRegIdx' data-ref="340CopyRegIdx">CopyRegIdx</a>);</td></tr>
<tr><th id="2071">2071</th><td>    <i>// Create a new dead def at the new def location.</i></td></tr>
<tr><th id="2072">2072</th><td>    <b>for</b> (<a class="type" href="../../include/llvm/MC/MCRegisterInfo.h.html#llvm::MCRegUnitIterator" title='llvm::MCRegUnitIterator' data-ref="llvm::MCRegUnitIterator">MCRegUnitIterator</a> <dfn class="local col5 decl" id="345UI" title='UI' data-type='llvm::MCRegUnitIterator' data-ref="345UI">UI</dfn><a class="ref" href="../../include/llvm/MC/MCRegisterInfo.h.html#_ZN4llvm17MCRegUnitIteratorC1EjPKNS_14MCRegisterInfoE" title='llvm::MCRegUnitIterator::MCRegUnitIterator' data-ref="_ZN4llvm17MCRegUnitIteratorC1EjPKNS_14MCRegisterInfoE">(</a><a class="local col2 ref" href="#332DstReg" title='DstReg' data-ref="332DstReg">DstReg</a>, <a class="tu member" href="#(anonymousnamespace)::RegisterCoalescer::TRI" title='(anonymous namespace)::RegisterCoalescer::TRI' data-use='r' data-ref="(anonymousnamespace)::RegisterCoalescer::TRI">TRI</a>); <a class="local col5 ref" href="#345UI" title='UI' data-ref="345UI">UI</a>.<a class="ref" href="../../include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm14MCRegisterInfo16DiffListIterator7isValidEv" title='llvm::MCRegisterInfo::DiffListIterator::isValid' data-ref="_ZNK4llvm14MCRegisterInfo16DiffListIterator7isValidEv">isValid</a>(); <a class="ref" href="../../include/llvm/MC/MCRegisterInfo.h.html#_ZN4llvm14MCRegisterInfo16DiffListIteratorppEv" title='llvm::MCRegisterInfo::DiffListIterator::operator++' data-ref="_ZN4llvm14MCRegisterInfo16DiffListIteratorppEv">++</a><a class="local col5 ref" href="#345UI" title='UI' data-ref="345UI">UI</a>) {</td></tr>
<tr><th id="2073">2073</th><td>      <a class="type" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveRange" title='llvm::LiveRange' data-ref="llvm::LiveRange">LiveRange</a> &amp;<dfn class="local col6 decl" id="346LR" title='LR' data-type='llvm::LiveRange &amp;' data-ref="346LR">LR</dfn> = <a class="tu member" href="#(anonymousnamespace)::RegisterCoalescer::LIS" title='(anonymous namespace)::RegisterCoalescer::LIS' data-use='r' data-ref="(anonymousnamespace)::RegisterCoalescer::LIS">LIS</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/LiveIntervals.h.html#_ZN4llvm13LiveIntervals10getRegUnitEj" title='llvm::LiveIntervals::getRegUnit' data-ref="_ZN4llvm13LiveIntervals10getRegUnitEj">getRegUnit</a>(<a class="ref" href="../../include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm14MCRegisterInfo16DiffListIteratordeEv" title='llvm::MCRegisterInfo::DiffListIterator::operator*' data-ref="_ZNK4llvm14MCRegisterInfo16DiffListIteratordeEv">*</a><a class="local col5 ref" href="#345UI" title='UI' data-ref="345UI">UI</a>);</td></tr>
<tr><th id="2074">2074</th><td>      <a class="local col6 ref" href="#346LR" title='LR' data-ref="346LR">LR</a>.<a class="ref" href="../../include/llvm/CodeGen/LiveInterval.h.html#_ZN4llvm9LiveRange13createDeadDefENS_9SlotIndexERNS_20BumpPtrAllocatorImplINS_15MallocAllocatorELm4096ELm4096EEE" title='llvm::LiveRange::createDeadDef' data-ref="_ZN4llvm9LiveRange13createDeadDefENS_9SlotIndexERNS_20BumpPtrAllocatorImplINS_15MallocAllocatorELm4096ELm4096EEE">createDeadDef</a>(<a class="ref fake" href="../../include/llvm/CodeGen/SlotIndexes.h.html#83" title='llvm::SlotIndex::SlotIndex' data-ref="_ZN4llvm9SlotIndexC1ERKS0_"></a><a class="local col1 ref" href="#341DestRegIdx" title='DestRegIdx' data-ref="341DestRegIdx">DestRegIdx</a>, <span class='refarg'><a class="tu member" href="#(anonymousnamespace)::RegisterCoalescer::LIS" title='(anonymous namespace)::RegisterCoalescer::LIS' data-use='r' data-ref="(anonymousnamespace)::RegisterCoalescer::LIS">LIS</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/LiveIntervals.h.html#_ZN4llvm13LiveIntervals18getVNInfoAllocatorEv" title='llvm::LiveIntervals::getVNInfoAllocator' data-ref="_ZN4llvm13LiveIntervals18getVNInfoAllocatorEv">getVNInfoAllocator</a>()</span>);</td></tr>
<tr><th id="2075">2075</th><td>    }</td></tr>
<tr><th id="2076">2076</th><td>  }</td></tr>
<tr><th id="2077">2077</th><td></td></tr>
<tr><th id="2078">2078</th><td>  <a class="tu member" href="#_ZN12_GLOBAL__N_117RegisterCoalescer11deleteInstrEPN4llvm12MachineInstrE" title='(anonymous namespace)::RegisterCoalescer::deleteInstr' data-use='c' data-ref="_ZN12_GLOBAL__N_117RegisterCoalescer11deleteInstrEPN4llvm12MachineInstrE">deleteInstr</a>(<a class="local col8 ref" href="#338CopyMI" title='CopyMI' data-ref="338CopyMI">CopyMI</a>);</td></tr>
<tr><th id="2079">2079</th><td></td></tr>
<tr><th id="2080">2080</th><td>  <i>// We don't track kills for reserved registers.</i></td></tr>
<tr><th id="2081">2081</th><td>  <a class="tu member" href="#(anonymousnamespace)::RegisterCoalescer::MRI" title='(anonymous namespace)::RegisterCoalescer::MRI' data-use='r' data-ref="(anonymousnamespace)::RegisterCoalescer::MRI">MRI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo14clearKillFlagsEj" title='llvm::MachineRegisterInfo::clearKillFlags' data-ref="_ZNK4llvm19MachineRegisterInfo14clearKillFlagsEj">clearKillFlags</a>(<a class="local col1 ref" href="#331CP" title='CP' data-ref="331CP">CP</a>.<a class="ref" href="RegisterCoalescer.h.html#_ZNK4llvm13CoalescerPair9getSrcRegEv" title='llvm::CoalescerPair::getSrcReg' data-ref="_ZNK4llvm13CoalescerPair9getSrcRegEv">getSrcReg</a>());</td></tr>
<tr><th id="2082">2082</th><td></td></tr>
<tr><th id="2083">2083</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2084">2084</th><td>}</td></tr>
<tr><th id="2085">2085</th><td></td></tr>
<tr><th id="2086">2086</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="2087">2087</th><td><i>//                 Interference checking and interval joining</i></td></tr>
<tr><th id="2088">2088</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="2089">2089</th><td><i>//</i></td></tr>
<tr><th id="2090">2090</th><td><i>// In the easiest case, the two live ranges being joined are disjoint, and</i></td></tr>
<tr><th id="2091">2091</th><td><i>// there is no interference to consider. It is quite common, though, to have</i></td></tr>
<tr><th id="2092">2092</th><td><i>// overlapping live ranges, and we need to check if the interference can be</i></td></tr>
<tr><th id="2093">2093</th><td><i>// resolved.</i></td></tr>
<tr><th id="2094">2094</th><td><i>//</i></td></tr>
<tr><th id="2095">2095</th><td><i>// The live range of a single SSA value forms a sub-tree of the dominator tree.</i></td></tr>
<tr><th id="2096">2096</th><td><i>// This means that two SSA values overlap if and only if the def of one value</i></td></tr>
<tr><th id="2097">2097</th><td><i>// is contained in the live range of the other value. As a special case, the</i></td></tr>
<tr><th id="2098">2098</th><td><i>// overlapping values can be defined at the same index.</i></td></tr>
<tr><th id="2099">2099</th><td><i>//</i></td></tr>
<tr><th id="2100">2100</th><td><i>// The interference from an overlapping def can be resolved in these cases:</i></td></tr>
<tr><th id="2101">2101</th><td><i>//</i></td></tr>
<tr><th id="2102">2102</th><td><i>// 1. Coalescable copies. The value is defined by a copy that would become an</i></td></tr>
<tr><th id="2103">2103</th><td><i>//    identity copy after joining SrcReg and DstReg. The copy instruction will</i></td></tr>
<tr><th id="2104">2104</th><td><i>//    be removed, and the value will be merged with the source value.</i></td></tr>
<tr><th id="2105">2105</th><td><i>//</i></td></tr>
<tr><th id="2106">2106</th><td><i>//    There can be several copies back and forth, causing many values to be</i></td></tr>
<tr><th id="2107">2107</th><td><i>//    merged into one. We compute a list of ultimate values in the joined live</i></td></tr>
<tr><th id="2108">2108</th><td><i>//    range as well as a mappings from the old value numbers.</i></td></tr>
<tr><th id="2109">2109</th><td><i>//</i></td></tr>
<tr><th id="2110">2110</th><td><i>// 2. IMPLICIT_DEF. This instruction is only inserted to ensure all PHI</i></td></tr>
<tr><th id="2111">2111</th><td><i>//    predecessors have a live out value. It doesn't cause real interference,</i></td></tr>
<tr><th id="2112">2112</th><td><i>//    and can be merged into the value it overlaps. Like a coalescable copy, it</i></td></tr>
<tr><th id="2113">2113</th><td><i>//    can be erased after joining.</i></td></tr>
<tr><th id="2114">2114</th><td><i>//</i></td></tr>
<tr><th id="2115">2115</th><td><i>// 3. Copy of external value. The overlapping def may be a copy of a value that</i></td></tr>
<tr><th id="2116">2116</th><td><i>//    is already in the other register. This is like a coalescable copy, but</i></td></tr>
<tr><th id="2117">2117</th><td><i>//    the live range of the source register must be trimmed after erasing the</i></td></tr>
<tr><th id="2118">2118</th><td><i>//    copy instruction:</i></td></tr>
<tr><th id="2119">2119</th><td><i>//</i></td></tr>
<tr><th id="2120">2120</th><td><i>//      %src = COPY %ext</i></td></tr>
<tr><th id="2121">2121</th><td><i>//      %dst = COPY %ext  &lt;-- Remove this COPY, trim the live range of %ext.</i></td></tr>
<tr><th id="2122">2122</th><td><i>//</i></td></tr>
<tr><th id="2123">2123</th><td><i>// 4. Clobbering undefined lanes. Vector registers are sometimes built by</i></td></tr>
<tr><th id="2124">2124</th><td><i>//    defining one lane at a time:</i></td></tr>
<tr><th id="2125">2125</th><td><i>//</i></td></tr>
<tr><th id="2126">2126</th><td><i>//      %dst:ssub0&lt;def,read-undef&gt; = FOO</i></td></tr>
<tr><th id="2127">2127</th><td><i>//      %src = BAR</i></td></tr>
<tr><th id="2128">2128</th><td><i>//      %dst:ssub1 = COPY %src</i></td></tr>
<tr><th id="2129">2129</th><td><i>//</i></td></tr>
<tr><th id="2130">2130</th><td><i>//    The live range of %src overlaps the %dst value defined by FOO, but</i></td></tr>
<tr><th id="2131">2131</th><td><i>//    merging %src into %dst:ssub1 is only going to clobber the ssub1 lane</i></td></tr>
<tr><th id="2132">2132</th><td><i>//    which was undef anyway.</i></td></tr>
<tr><th id="2133">2133</th><td><i>//</i></td></tr>
<tr><th id="2134">2134</th><td><i>//    The value mapping is more complicated in this case. The final live range</i></td></tr>
<tr><th id="2135">2135</th><td><i>//    will have different value numbers for both FOO and BAR, but there is no</i></td></tr>
<tr><th id="2136">2136</th><td><i>//    simple mapping from old to new values. It may even be necessary to add</i></td></tr>
<tr><th id="2137">2137</th><td><i>//    new PHI values.</i></td></tr>
<tr><th id="2138">2138</th><td><i>//</i></td></tr>
<tr><th id="2139">2139</th><td><i>// 5. Clobbering dead lanes. A def may clobber a lane of a vector register that</i></td></tr>
<tr><th id="2140">2140</th><td><i>//    is live, but never read. This can happen because we don't compute</i></td></tr>
<tr><th id="2141">2141</th><td><i>//    individual live ranges per lane.</i></td></tr>
<tr><th id="2142">2142</th><td><i>//</i></td></tr>
<tr><th id="2143">2143</th><td><i>//      %dst = FOO</i></td></tr>
<tr><th id="2144">2144</th><td><i>//      %src = BAR</i></td></tr>
<tr><th id="2145">2145</th><td><i>//      %dst:ssub1 = COPY %src</i></td></tr>
<tr><th id="2146">2146</th><td><i>//</i></td></tr>
<tr><th id="2147">2147</th><td><i>//    This kind of interference is only resolved locally. If the clobbered</i></td></tr>
<tr><th id="2148">2148</th><td><i>//    lane value escapes the block, the join is aborted.</i></td></tr>
<tr><th id="2149">2149</th><td></td></tr>
<tr><th id="2150">2150</th><td><b>namespace</b> {</td></tr>
<tr><th id="2151">2151</th><td></td></tr>
<tr><th id="2152">2152</th><td><i class="doc" data-doc="(anonymousnamespace)::JoinVals">/// Track information about values in a single virtual register about to be</i></td></tr>
<tr><th id="2153">2153</th><td><i class="doc" data-doc="(anonymousnamespace)::JoinVals">/// joined. Objects of this class are always created in pairs - one for each</i></td></tr>
<tr><th id="2154">2154</th><td><i class="doc" data-doc="(anonymousnamespace)::JoinVals">/// side of the CoalescerPair (or one for each lane of a side of the coalescer</i></td></tr>
<tr><th id="2155">2155</th><td><i class="doc" data-doc="(anonymousnamespace)::JoinVals">/// pair)</i></td></tr>
<tr><th id="2156">2156</th><td><b>class</b> <dfn class="tu type def" id="(anonymousnamespace)::JoinVals" title='(anonymous namespace)::JoinVals' data-ref="(anonymousnamespace)::JoinVals">JoinVals</dfn> {</td></tr>
<tr><th id="2157">2157</th><td>  <i class="doc" data-doc="(anonymousnamespace)::JoinVals::LR">/// Live range we work on.</i></td></tr>
<tr><th id="2158">2158</th><td>  <a class="type" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveRange" title='llvm::LiveRange' data-ref="llvm::LiveRange">LiveRange</a> &amp;<dfn class="tu decl" id="(anonymousnamespace)::JoinVals::LR" title='(anonymous namespace)::JoinVals::LR' data-type='llvm::LiveRange &amp;' data-ref="(anonymousnamespace)::JoinVals::LR">LR</dfn>;</td></tr>
<tr><th id="2159">2159</th><td></td></tr>
<tr><th id="2160">2160</th><td>  <i class="doc" data-doc="(anonymousnamespace)::JoinVals::Reg">/// (Main) register we work on.</i></td></tr>
<tr><th id="2161">2161</th><td>  <em>const</em> <em>unsigned</em> <dfn class="tu decl" id="(anonymousnamespace)::JoinVals::Reg" title='(anonymous namespace)::JoinVals::Reg' data-type='const unsigned int' data-ref="(anonymousnamespace)::JoinVals::Reg">Reg</dfn>;</td></tr>
<tr><th id="2162">2162</th><td></td></tr>
<tr><th id="2163">2163</th><td>  <i class="doc" data-doc="(anonymousnamespace)::JoinVals::SubIdx">/// Reg (and therefore the values in this liverange) will end up as</i></td></tr>
<tr><th id="2164">2164</th><td><i class="doc" data-doc="(anonymousnamespace)::JoinVals::SubIdx">  /// subregister SubIdx in the coalesced register. Either CP.DstIdx or</i></td></tr>
<tr><th id="2165">2165</th><td><i class="doc" data-doc="(anonymousnamespace)::JoinVals::SubIdx">  /// CP.SrcIdx.</i></td></tr>
<tr><th id="2166">2166</th><td>  <em>const</em> <em>unsigned</em> <dfn class="tu decl" id="(anonymousnamespace)::JoinVals::SubIdx" title='(anonymous namespace)::JoinVals::SubIdx' data-type='const unsigned int' data-ref="(anonymousnamespace)::JoinVals::SubIdx">SubIdx</dfn>;</td></tr>
<tr><th id="2167">2167</th><td></td></tr>
<tr><th id="2168">2168</th><td>  <i class="doc" data-doc="(anonymousnamespace)::JoinVals::LaneMask">/// The LaneMask that this liverange will occupy the coalesced register. May</i></td></tr>
<tr><th id="2169">2169</th><td><i class="doc" data-doc="(anonymousnamespace)::JoinVals::LaneMask">  /// be smaller than the lanemask produced by SubIdx when merging subranges.</i></td></tr>
<tr><th id="2170">2170</th><td>  <em>const</em> <a class="type" href="../../include/llvm/MC/LaneBitmask.h.html#llvm::LaneBitmask" title='llvm::LaneBitmask' data-ref="llvm::LaneBitmask">LaneBitmask</a> <dfn class="tu decl" id="(anonymousnamespace)::JoinVals::LaneMask" title='(anonymous namespace)::JoinVals::LaneMask' data-type='const llvm::LaneBitmask' data-ref="(anonymousnamespace)::JoinVals::LaneMask">LaneMask</dfn>;</td></tr>
<tr><th id="2171">2171</th><td></td></tr>
<tr><th id="2172">2172</th><td>  <i class="doc" data-doc="(anonymousnamespace)::JoinVals::SubRangeJoin">/// This is true when joining sub register ranges, false when joining main</i></td></tr>
<tr><th id="2173">2173</th><td><i class="doc" data-doc="(anonymousnamespace)::JoinVals::SubRangeJoin">  /// ranges.</i></td></tr>
<tr><th id="2174">2174</th><td>  <em>const</em> <em>bool</em> <dfn class="tu decl" id="(anonymousnamespace)::JoinVals::SubRangeJoin" title='(anonymous namespace)::JoinVals::SubRangeJoin' data-type='const bool' data-ref="(anonymousnamespace)::JoinVals::SubRangeJoin">SubRangeJoin</dfn>;</td></tr>
<tr><th id="2175">2175</th><td></td></tr>
<tr><th id="2176">2176</th><td>  <i class="doc" data-doc="(anonymousnamespace)::JoinVals::TrackSubRegLiveness">/// Whether the current LiveInterval tracks subregister liveness.</i></td></tr>
<tr><th id="2177">2177</th><td>  <em>const</em> <em>bool</em> <dfn class="tu decl" id="(anonymousnamespace)::JoinVals::TrackSubRegLiveness" title='(anonymous namespace)::JoinVals::TrackSubRegLiveness' data-type='const bool' data-ref="(anonymousnamespace)::JoinVals::TrackSubRegLiveness">TrackSubRegLiveness</dfn>;</td></tr>
<tr><th id="2178">2178</th><td></td></tr>
<tr><th id="2179">2179</th><td>  <i class="doc" data-doc="(anonymousnamespace)::JoinVals::NewVNInfo">/// Values that will be present in the final live range.</i></td></tr>
<tr><th id="2180">2180</th><td>  <a class="type" href="../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="type" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::VNInfo" title='llvm::VNInfo' data-ref="llvm::VNInfo">VNInfo</a>*&gt; &amp;<dfn class="tu decl" id="(anonymousnamespace)::JoinVals::NewVNInfo" title='(anonymous namespace)::JoinVals::NewVNInfo' data-type='SmallVectorImpl&lt;llvm::VNInfo *&gt; &amp;' data-ref="(anonymousnamespace)::JoinVals::NewVNInfo">NewVNInfo</dfn>;</td></tr>
<tr><th id="2181">2181</th><td></td></tr>
<tr><th id="2182">2182</th><td>  <em>const</em> <a class="type" href="RegisterCoalescer.h.html#llvm::CoalescerPair" title='llvm::CoalescerPair' data-ref="llvm::CoalescerPair">CoalescerPair</a> &amp;<dfn class="tu decl" id="(anonymousnamespace)::JoinVals::CP" title='(anonymous namespace)::JoinVals::CP' data-type='const llvm::CoalescerPair &amp;' data-ref="(anonymousnamespace)::JoinVals::CP">CP</dfn>;</td></tr>
<tr><th id="2183">2183</th><td>  <a class="type" href="../../include/llvm/CodeGen/LiveIntervals.h.html#llvm::LiveIntervals" title='llvm::LiveIntervals' data-ref="llvm::LiveIntervals">LiveIntervals</a> *<dfn class="tu decl" id="(anonymousnamespace)::JoinVals::LIS" title='(anonymous namespace)::JoinVals::LIS' data-type='llvm::LiveIntervals *' data-ref="(anonymousnamespace)::JoinVals::LIS">LIS</dfn>;</td></tr>
<tr><th id="2184">2184</th><td>  <a class="type" href="../../include/llvm/CodeGen/SlotIndexes.h.html#llvm::SlotIndexes" title='llvm::SlotIndexes' data-ref="llvm::SlotIndexes">SlotIndexes</a> *<dfn class="tu decl" id="(anonymousnamespace)::JoinVals::Indexes" title='(anonymous namespace)::JoinVals::Indexes' data-type='llvm::SlotIndexes *' data-ref="(anonymousnamespace)::JoinVals::Indexes">Indexes</dfn>;</td></tr>
<tr><th id="2185">2185</th><td>  <em>const</em> <a class="type" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a> *<dfn class="tu decl" id="(anonymousnamespace)::JoinVals::TRI" title='(anonymous namespace)::JoinVals::TRI' data-type='const llvm::TargetRegisterInfo *' data-ref="(anonymousnamespace)::JoinVals::TRI">TRI</dfn>;</td></tr>
<tr><th id="2186">2186</th><td></td></tr>
<tr><th id="2187">2187</th><td>  <i class="doc" data-doc="(anonymousnamespace)::JoinVals::Assignments">/// Value number assignments. Maps value numbers in LI to entries in</i></td></tr>
<tr><th id="2188">2188</th><td><i class="doc" data-doc="(anonymousnamespace)::JoinVals::Assignments">  /// NewVNInfo. This is suitable for passing to LiveInterval::join().</i></td></tr>
<tr><th id="2189">2189</th><td>  <a class="type" href="../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector">SmallVector</a>&lt;<em>int</em>, <var>8</var>&gt; <dfn class="tu decl" id="(anonymousnamespace)::JoinVals::Assignments" title='(anonymous namespace)::JoinVals::Assignments' data-type='SmallVector&lt;int, 8&gt;' data-ref="(anonymousnamespace)::JoinVals::Assignments">Assignments</dfn>;</td></tr>
<tr><th id="2190">2190</th><td></td></tr>
<tr><th id="2191">2191</th><td>  <i class="doc" data-doc="(anonymousnamespace)::JoinVals::ConflictResolution">/// Conflict resolution for overlapping values.</i></td></tr>
<tr><th id="2192">2192</th><td>  <b>enum</b> <dfn class="tu type def" id="(anonymousnamespace)::JoinVals::ConflictResolution" title='(anonymous namespace)::JoinVals::ConflictResolution' data-ref="(anonymousnamespace)::JoinVals::ConflictResolution">ConflictResolution</dfn> {</td></tr>
<tr><th id="2193">2193</th><td>    <i class="doc" data-doc="(anonymousnamespace)::JoinVals::ConflictResolution::CR_Keep">/// No overlap, simply keep this value.</i></td></tr>
<tr><th id="2194">2194</th><td>    <dfn class="tu enum" id="(anonymousnamespace)::JoinVals::ConflictResolution::CR_Keep" title='(anonymous namespace)::JoinVals::ConflictResolution::CR_Keep' data-type='0' data-ref="(anonymousnamespace)::JoinVals::ConflictResolution::CR_Keep">CR_Keep</dfn>,</td></tr>
<tr><th id="2195">2195</th><td></td></tr>
<tr><th id="2196">2196</th><td>    <i class="doc" data-doc="(anonymousnamespace)::JoinVals::ConflictResolution::CR_Erase">/// Merge this value into OtherVNI and erase the defining instruction.</i></td></tr>
<tr><th id="2197">2197</th><td><i class="doc" data-doc="(anonymousnamespace)::JoinVals::ConflictResolution::CR_Erase">    /// Used for IMPLICIT_DEF, coalescable copies, and copies from external</i></td></tr>
<tr><th id="2198">2198</th><td><i class="doc" data-doc="(anonymousnamespace)::JoinVals::ConflictResolution::CR_Erase">    /// values.</i></td></tr>
<tr><th id="2199">2199</th><td>    <dfn class="tu enum" id="(anonymousnamespace)::JoinVals::ConflictResolution::CR_Erase" title='(anonymous namespace)::JoinVals::ConflictResolution::CR_Erase' data-type='1' data-ref="(anonymousnamespace)::JoinVals::ConflictResolution::CR_Erase">CR_Erase</dfn>,</td></tr>
<tr><th id="2200">2200</th><td></td></tr>
<tr><th id="2201">2201</th><td>    <i class="doc" data-doc="(anonymousnamespace)::JoinVals::ConflictResolution::CR_Merge">/// Merge this value into OtherVNI but keep the defining instruction.</i></td></tr>
<tr><th id="2202">2202</th><td><i class="doc" data-doc="(anonymousnamespace)::JoinVals::ConflictResolution::CR_Merge">    /// This is for the special case where OtherVNI is defined by the same</i></td></tr>
<tr><th id="2203">2203</th><td><i class="doc" data-doc="(anonymousnamespace)::JoinVals::ConflictResolution::CR_Merge">    /// instruction.</i></td></tr>
<tr><th id="2204">2204</th><td>    <dfn class="tu enum" id="(anonymousnamespace)::JoinVals::ConflictResolution::CR_Merge" title='(anonymous namespace)::JoinVals::ConflictResolution::CR_Merge' data-type='2' data-ref="(anonymousnamespace)::JoinVals::ConflictResolution::CR_Merge">CR_Merge</dfn>,</td></tr>
<tr><th id="2205">2205</th><td></td></tr>
<tr><th id="2206">2206</th><td>    <i class="doc" data-doc="(anonymousnamespace)::JoinVals::ConflictResolution::CR_Replace">/// Keep this value, and have it replace OtherVNI where possible. This</i></td></tr>
<tr><th id="2207">2207</th><td><i class="doc" data-doc="(anonymousnamespace)::JoinVals::ConflictResolution::CR_Replace">    /// complicates value mapping since OtherVNI maps to two different values</i></td></tr>
<tr><th id="2208">2208</th><td><i class="doc" data-doc="(anonymousnamespace)::JoinVals::ConflictResolution::CR_Replace">    /// before and after this def.</i></td></tr>
<tr><th id="2209">2209</th><td><i class="doc" data-doc="(anonymousnamespace)::JoinVals::ConflictResolution::CR_Replace">    /// Used when clobbering undefined or dead lanes.</i></td></tr>
<tr><th id="2210">2210</th><td>    <dfn class="tu enum" id="(anonymousnamespace)::JoinVals::ConflictResolution::CR_Replace" title='(anonymous namespace)::JoinVals::ConflictResolution::CR_Replace' data-type='3' data-ref="(anonymousnamespace)::JoinVals::ConflictResolution::CR_Replace">CR_Replace</dfn>,</td></tr>
<tr><th id="2211">2211</th><td></td></tr>
<tr><th id="2212">2212</th><td>    <i class="doc" data-doc="(anonymousnamespace)::JoinVals::ConflictResolution::CR_Unresolved">/// Unresolved conflict. Visit later when all values have been mapped.</i></td></tr>
<tr><th id="2213">2213</th><td>    <dfn class="tu enum" id="(anonymousnamespace)::JoinVals::ConflictResolution::CR_Unresolved" title='(anonymous namespace)::JoinVals::ConflictResolution::CR_Unresolved' data-type='4' data-ref="(anonymousnamespace)::JoinVals::ConflictResolution::CR_Unresolved">CR_Unresolved</dfn>,</td></tr>
<tr><th id="2214">2214</th><td></td></tr>
<tr><th id="2215">2215</th><td>    <i class="doc" data-doc="(anonymousnamespace)::JoinVals::ConflictResolution::CR_Impossible">/// Unresolvable conflict. Abort the join.</i></td></tr>
<tr><th id="2216">2216</th><td>    <dfn class="tu enum" id="(anonymousnamespace)::JoinVals::ConflictResolution::CR_Impossible" title='(anonymous namespace)::JoinVals::ConflictResolution::CR_Impossible' data-type='5' data-ref="(anonymousnamespace)::JoinVals::ConflictResolution::CR_Impossible">CR_Impossible</dfn></td></tr>
<tr><th id="2217">2217</th><td>  };</td></tr>
<tr><th id="2218">2218</th><td></td></tr>
<tr><th id="2219">2219</th><td>  <i class="doc" data-doc="(anonymousnamespace)::JoinVals::Val">/// Per-value info for LI. The lane bit masks are all relative to the final</i></td></tr>
<tr><th id="2220">2220</th><td><i class="doc" data-doc="(anonymousnamespace)::JoinVals::Val">  /// joined register, so they can be compared directly between SrcReg and</i></td></tr>
<tr><th id="2221">2221</th><td><i class="doc" data-doc="(anonymousnamespace)::JoinVals::Val">  /// DstReg.</i></td></tr>
<tr><th id="2222">2222</th><td>  <b>struct</b> <dfn class="tu type def" id="(anonymousnamespace)::JoinVals::Val" title='(anonymous namespace)::JoinVals::Val' data-ref="(anonymousnamespace)::JoinVals::Val">Val</dfn> {</td></tr>
<tr><th id="2223">2223</th><td>    <a class="tu type" href="#(anonymousnamespace)::JoinVals::ConflictResolution" title='(anonymous namespace)::JoinVals::ConflictResolution' data-ref="(anonymousnamespace)::JoinVals::ConflictResolution">ConflictResolution</a> <dfn class="tu decl" id="(anonymousnamespace)::JoinVals::Val::Resolution" title='(anonymous namespace)::JoinVals::Val::Resolution' data-type='(anonymous namespace)::JoinVals::ConflictResolution' data-ref="(anonymousnamespace)::JoinVals::Val::Resolution">Resolution</dfn> = <a class="tu enum" href="#(anonymousnamespace)::JoinVals::ConflictResolution::CR_Keep" title='(anonymous namespace)::JoinVals::ConflictResolution::CR_Keep' data-ref="(anonymousnamespace)::JoinVals::ConflictResolution::CR_Keep">CR_Keep</a>;</td></tr>
<tr><th id="2224">2224</th><td></td></tr>
<tr><th id="2225">2225</th><td>    <i class="doc" data-doc="(anonymousnamespace)::JoinVals::Val::WriteLanes">/// Lanes written by this def, 0 for unanalyzed values.</i></td></tr>
<tr><th id="2226">2226</th><td>    <a class="type" href="../../include/llvm/MC/LaneBitmask.h.html#llvm::LaneBitmask" title='llvm::LaneBitmask' data-ref="llvm::LaneBitmask">LaneBitmask</a> <dfn class="tu decl" id="(anonymousnamespace)::JoinVals::Val::WriteLanes" title='(anonymous namespace)::JoinVals::Val::WriteLanes' data-type='llvm::LaneBitmask' data-ref="(anonymousnamespace)::JoinVals::Val::WriteLanes">WriteLanes</dfn>;</td></tr>
<tr><th id="2227">2227</th><td></td></tr>
<tr><th id="2228">2228</th><td>    <i class="doc" data-doc="(anonymousnamespace)::JoinVals::Val::ValidLanes">/// Lanes with defined values in this register. Other lanes are undef and</i></td></tr>
<tr><th id="2229">2229</th><td><i class="doc" data-doc="(anonymousnamespace)::JoinVals::Val::ValidLanes">    /// safe to clobber.</i></td></tr>
<tr><th id="2230">2230</th><td>    <a class="type" href="../../include/llvm/MC/LaneBitmask.h.html#llvm::LaneBitmask" title='llvm::LaneBitmask' data-ref="llvm::LaneBitmask">LaneBitmask</a> <dfn class="tu decl" id="(anonymousnamespace)::JoinVals::Val::ValidLanes" title='(anonymous namespace)::JoinVals::Val::ValidLanes' data-type='llvm::LaneBitmask' data-ref="(anonymousnamespace)::JoinVals::Val::ValidLanes">ValidLanes</dfn>;</td></tr>
<tr><th id="2231">2231</th><td></td></tr>
<tr><th id="2232">2232</th><td>    <i class="doc" data-doc="(anonymousnamespace)::JoinVals::Val::RedefVNI">/// Value in LI being redefined by this def.</i></td></tr>
<tr><th id="2233">2233</th><td>    <a class="type" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::VNInfo" title='llvm::VNInfo' data-ref="llvm::VNInfo">VNInfo</a> *<dfn class="tu decl" id="(anonymousnamespace)::JoinVals::Val::RedefVNI" title='(anonymous namespace)::JoinVals::Val::RedefVNI' data-type='llvm::VNInfo *' data-ref="(anonymousnamespace)::JoinVals::Val::RedefVNI">RedefVNI</dfn> = <b>nullptr</b>;</td></tr>
<tr><th id="2234">2234</th><td></td></tr>
<tr><th id="2235">2235</th><td>    <i class="doc" data-doc="(anonymousnamespace)::JoinVals::Val::OtherVNI">/// Value in the other live range that overlaps this def, if any.</i></td></tr>
<tr><th id="2236">2236</th><td>    <a class="type" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::VNInfo" title='llvm::VNInfo' data-ref="llvm::VNInfo">VNInfo</a> *<dfn class="tu decl" id="(anonymousnamespace)::JoinVals::Val::OtherVNI" title='(anonymous namespace)::JoinVals::Val::OtherVNI' data-type='llvm::VNInfo *' data-ref="(anonymousnamespace)::JoinVals::Val::OtherVNI">OtherVNI</dfn> = <b>nullptr</b>;</td></tr>
<tr><th id="2237">2237</th><td></td></tr>
<tr><th id="2238">2238</th><td>    <i class="doc" data-doc="(anonymousnamespace)::JoinVals::Val::ErasableImplicitDef">/// Is this value an IMPLICIT_DEF that can be erased?</i></td></tr>
<tr><th id="2239">2239</th><td><i class="doc" data-doc="(anonymousnamespace)::JoinVals::Val::ErasableImplicitDef">    ///</i></td></tr>
<tr><th id="2240">2240</th><td><i class="doc" data-doc="(anonymousnamespace)::JoinVals::Val::ErasableImplicitDef">    /// IMPLICIT_DEF values should only exist at the end of a basic block that</i></td></tr>
<tr><th id="2241">2241</th><td><i class="doc" data-doc="(anonymousnamespace)::JoinVals::Val::ErasableImplicitDef">    /// is a predecessor to a phi-value. These IMPLICIT_DEF instructions can be</i></td></tr>
<tr><th id="2242">2242</th><td><i class="doc" data-doc="(anonymousnamespace)::JoinVals::Val::ErasableImplicitDef">    /// safely erased if they are overlapping a live value in the other live</i></td></tr>
<tr><th id="2243">2243</th><td><i class="doc" data-doc="(anonymousnamespace)::JoinVals::Val::ErasableImplicitDef">    /// interval.</i></td></tr>
<tr><th id="2244">2244</th><td><i class="doc" data-doc="(anonymousnamespace)::JoinVals::Val::ErasableImplicitDef">    ///</i></td></tr>
<tr><th id="2245">2245</th><td><i class="doc" data-doc="(anonymousnamespace)::JoinVals::Val::ErasableImplicitDef">    /// Weird control flow graphs and incomplete PHI handling in</i></td></tr>
<tr><th id="2246">2246</th><td><i class="doc" data-doc="(anonymousnamespace)::JoinVals::Val::ErasableImplicitDef">    /// ProcessImplicitDefs can very rarely create IMPLICIT_DEF values with</i></td></tr>
<tr><th id="2247">2247</th><td><i class="doc" data-doc="(anonymousnamespace)::JoinVals::Val::ErasableImplicitDef">    /// longer live ranges. Such IMPLICIT_DEF values should be treated like</i></td></tr>
<tr><th id="2248">2248</th><td><i class="doc" data-doc="(anonymousnamespace)::JoinVals::Val::ErasableImplicitDef">    /// normal values.</i></td></tr>
<tr><th id="2249">2249</th><td>    <em>bool</em> <dfn class="tu decl" id="(anonymousnamespace)::JoinVals::Val::ErasableImplicitDef" title='(anonymous namespace)::JoinVals::Val::ErasableImplicitDef' data-type='bool' data-ref="(anonymousnamespace)::JoinVals::Val::ErasableImplicitDef">ErasableImplicitDef</dfn> = <b>false</b>;</td></tr>
<tr><th id="2250">2250</th><td></td></tr>
<tr><th id="2251">2251</th><td>    <i class="doc" data-doc="(anonymousnamespace)::JoinVals::Val::Pruned">/// True when the live range of this value will be pruned because of an</i></td></tr>
<tr><th id="2252">2252</th><td><i class="doc" data-doc="(anonymousnamespace)::JoinVals::Val::Pruned">    /// overlapping CR_Replace value in the other live range.</i></td></tr>
<tr><th id="2253">2253</th><td>    <em>bool</em> <dfn class="tu decl" id="(anonymousnamespace)::JoinVals::Val::Pruned" title='(anonymous namespace)::JoinVals::Val::Pruned' data-type='bool' data-ref="(anonymousnamespace)::JoinVals::Val::Pruned">Pruned</dfn> = <b>false</b>;</td></tr>
<tr><th id="2254">2254</th><td></td></tr>
<tr><th id="2255">2255</th><td>    <i class="doc" data-doc="(anonymousnamespace)::JoinVals::Val::PrunedComputed">/// True once Pruned above has been computed.</i></td></tr>
<tr><th id="2256">2256</th><td>    <em>bool</em> <dfn class="tu decl" id="(anonymousnamespace)::JoinVals::Val::PrunedComputed" title='(anonymous namespace)::JoinVals::Val::PrunedComputed' data-type='bool' data-ref="(anonymousnamespace)::JoinVals::Val::PrunedComputed">PrunedComputed</dfn> = <b>false</b>;</td></tr>
<tr><th id="2257">2257</th><td></td></tr>
<tr><th id="2258">2258</th><td>    <i class="doc" data-doc="(anonymousnamespace)::JoinVals::Val::Identical">/// True if this value is determined to be identical to OtherVNI</i></td></tr>
<tr><th id="2259">2259</th><td><i class="doc" data-doc="(anonymousnamespace)::JoinVals::Val::Identical">    /// (in valuesIdentical). This is used with CR_Erase where the erased</i></td></tr>
<tr><th id="2260">2260</th><td><i class="doc" data-doc="(anonymousnamespace)::JoinVals::Val::Identical">    /// copy is redundant, i.e. the source value is already the same as</i></td></tr>
<tr><th id="2261">2261</th><td><i class="doc" data-doc="(anonymousnamespace)::JoinVals::Val::Identical">    /// the destination. In such cases the subranges need to be updated</i></td></tr>
<tr><th id="2262">2262</th><td><i class="doc" data-doc="(anonymousnamespace)::JoinVals::Val::Identical">    /// properly. See comment at pruneSubRegValues for more info.</i></td></tr>
<tr><th id="2263">2263</th><td>    <em>bool</em> <dfn class="tu decl" id="(anonymousnamespace)::JoinVals::Val::Identical" title='(anonymous namespace)::JoinVals::Val::Identical' data-type='bool' data-ref="(anonymousnamespace)::JoinVals::Val::Identical">Identical</dfn> = <b>false</b>;</td></tr>
<tr><th id="2264">2264</th><td></td></tr>
<tr><th id="2265">2265</th><td>    <dfn class="tu decl def" id="_ZN12_GLOBAL__N_18JoinVals3ValC1Ev" title='(anonymous namespace)::JoinVals::Val::Val' data-type='void (anonymous namespace)::JoinVals::Val::Val()' data-ref="_ZN12_GLOBAL__N_18JoinVals3ValC1Ev">Val</dfn>() = <b>default</b>;</td></tr>
<tr><th id="2266">2266</th><td></td></tr>
<tr><th id="2267">2267</th><td>    <em>bool</em> <dfn class="tu decl def" id="_ZNK12_GLOBAL__N_18JoinVals3Val10isAnalyzedEv" title='(anonymous namespace)::JoinVals::Val::isAnalyzed' data-type='bool (anonymous namespace)::JoinVals::Val::isAnalyzed() const' data-ref="_ZNK12_GLOBAL__N_18JoinVals3Val10isAnalyzedEv">isAnalyzed</dfn>() <em>const</em> { <b>return</b> <a class="tu member" href="#(anonymousnamespace)::JoinVals::Val::WriteLanes" title='(anonymous namespace)::JoinVals::Val::WriteLanes' data-use='m' data-ref="(anonymousnamespace)::JoinVals::Val::WriteLanes">WriteLanes</a>.<a class="ref" href="../../include/llvm/MC/LaneBitmask.h.html#_ZNK4llvm11LaneBitmask3anyEv" title='llvm::LaneBitmask::any' data-ref="_ZNK4llvm11LaneBitmask3anyEv">any</a>(); }</td></tr>
<tr><th id="2268">2268</th><td>  };</td></tr>
<tr><th id="2269">2269</th><td></td></tr>
<tr><th id="2270">2270</th><td>  <i class="doc" data-doc="(anonymousnamespace)::JoinVals::Vals">/// One entry per value number in LI.</i></td></tr>
<tr><th id="2271">2271</th><td>  <a class="type" href="../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector">SmallVector</a>&lt;<a class="tu type" href="#(anonymousnamespace)::JoinVals::Val" title='(anonymous namespace)::JoinVals::Val' data-ref="(anonymousnamespace)::JoinVals::Val">Val</a>, <var>8</var>&gt; <dfn class="tu decl" id="(anonymousnamespace)::JoinVals::Vals" title='(anonymous namespace)::JoinVals::Vals' data-type='SmallVector&lt;(anonymous namespace)::JoinVals::Val, 8&gt;' data-ref="(anonymousnamespace)::JoinVals::Vals">Vals</dfn>;</td></tr>
<tr><th id="2272">2272</th><td></td></tr>
<tr><th id="2273">2273</th><td>  <i class="doc" data-doc="_ZNK12_GLOBAL__N_18JoinVals17computeWriteLanesEPKN4llvm12MachineInstrERb">/// Compute the bitmask of lanes actually written by DefMI.</i></td></tr>
<tr><th id="2274">2274</th><td><i class="doc" data-doc="_ZNK12_GLOBAL__N_18JoinVals17computeWriteLanesEPKN4llvm12MachineInstrERb">  /// Set Redef if there are any partial register definitions that depend on the</i></td></tr>
<tr><th id="2275">2275</th><td><i class="doc" data-doc="_ZNK12_GLOBAL__N_18JoinVals17computeWriteLanesEPKN4llvm12MachineInstrERb">  /// previous value of the register.</i></td></tr>
<tr><th id="2276">2276</th><td>  <a class="type" href="../../include/llvm/MC/LaneBitmask.h.html#llvm::LaneBitmask" title='llvm::LaneBitmask' data-ref="llvm::LaneBitmask">LaneBitmask</a> <a class="tu decl" href="#_ZNK12_GLOBAL__N_18JoinVals17computeWriteLanesEPKN4llvm12MachineInstrERb" title='(anonymous namespace)::JoinVals::computeWriteLanes' data-type='llvm::LaneBitmask (anonymous namespace)::JoinVals::computeWriteLanes(const llvm::MachineInstr * DefMI, bool &amp; Redef) const' data-ref="_ZNK12_GLOBAL__N_18JoinVals17computeWriteLanesEPKN4llvm12MachineInstrERb">computeWriteLanes</a>(<em>const</em> <a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col7 decl" id="347DefMI" title='DefMI' data-type='const llvm::MachineInstr *' data-ref="347DefMI">DefMI</dfn>, <em>bool</em> &amp;<dfn class="local col8 decl" id="348Redef" title='Redef' data-type='bool &amp;' data-ref="348Redef">Redef</dfn>) <em>const</em>;</td></tr>
<tr><th id="2277">2277</th><td></td></tr>
<tr><th id="2278">2278</th><td>  <i class="doc" data-doc="_ZNK12_GLOBAL__N_18JoinVals15followCopyChainEPKN4llvm6VNInfoE">/// Find the ultimate value that VNI was copied from.</i></td></tr>
<tr><th id="2279">2279</th><td>  <span class="namespace">std::</span><a class="type" href="../../../../include/c++/7/bits/stl_pair.h.html#std::pair" title='std::pair' data-ref="std::pair">pair</a>&lt;<em>const</em> <a class="type" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::VNInfo" title='llvm::VNInfo' data-ref="llvm::VNInfo">VNInfo</a>*,<em>unsigned</em>&gt; <a class="tu decl" href="#_ZNK12_GLOBAL__N_18JoinVals15followCopyChainEPKN4llvm6VNInfoE" title='(anonymous namespace)::JoinVals::followCopyChain' data-type='std::pair&lt;const VNInfo *, unsigned int&gt; (anonymous namespace)::JoinVals::followCopyChain(const llvm::VNInfo * VNI) const' data-ref="_ZNK12_GLOBAL__N_18JoinVals15followCopyChainEPKN4llvm6VNInfoE">followCopyChain</a>(<em>const</em> <a class="type" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::VNInfo" title='llvm::VNInfo' data-ref="llvm::VNInfo">VNInfo</a> *<dfn class="local col9 decl" id="349VNI" title='VNI' data-type='const llvm::VNInfo *' data-ref="349VNI">VNI</dfn>) <em>const</em>;</td></tr>
<tr><th id="2280">2280</th><td></td></tr>
<tr><th id="2281">2281</th><td>  <em>bool</em> <a class="tu decl" href="#_ZNK12_GLOBAL__N_18JoinVals15valuesIdenticalEPN4llvm6VNInfoES3_RKS0_" title='(anonymous namespace)::JoinVals::valuesIdentical' data-type='bool (anonymous namespace)::JoinVals::valuesIdentical(llvm::VNInfo * Value0, llvm::VNInfo * Value1, const (anonymous namespace)::JoinVals &amp; Other) const' data-ref="_ZNK12_GLOBAL__N_18JoinVals15valuesIdenticalEPN4llvm6VNInfoES3_RKS0_">valuesIdentical</a>(<a class="type" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::VNInfo" title='llvm::VNInfo' data-ref="llvm::VNInfo">VNInfo</a> *<dfn class="local col0 decl" id="350Value0" title='Value0' data-type='llvm::VNInfo *' data-ref="350Value0">Value0</dfn>, <a class="type" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::VNInfo" title='llvm::VNInfo' data-ref="llvm::VNInfo">VNInfo</a> *<dfn class="local col1 decl" id="351Value1" title='Value1' data-type='llvm::VNInfo *' data-ref="351Value1">Value1</dfn>, <em>const</em> <a class="tu type" href="#(anonymousnamespace)::JoinVals" title='(anonymous namespace)::JoinVals' data-ref="(anonymousnamespace)::JoinVals">JoinVals</a> &amp;<dfn class="local col2 decl" id="352Other" title='Other' data-type='const (anonymous namespace)::JoinVals &amp;' data-ref="352Other">Other</dfn>) <em>const</em>;</td></tr>
<tr><th id="2282">2282</th><td></td></tr>
<tr><th id="2283">2283</th><td>  <i class="doc" data-doc="_ZN12_GLOBAL__N_18JoinVals12analyzeValueEjRS0_">/// Analyze ValNo in this live range, and set all fields of Vals[ValNo].</i></td></tr>
<tr><th id="2284">2284</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_18JoinVals12analyzeValueEjRS0_">  /// Return a conflict resolution when possible, but leave the hard cases as</i></td></tr>
<tr><th id="2285">2285</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_18JoinVals12analyzeValueEjRS0_">  /// CR_Unresolved.</i></td></tr>
<tr><th id="2286">2286</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_18JoinVals12analyzeValueEjRS0_">  /// Recursively calls computeAssignment() on this and Other, guaranteeing that</i></td></tr>
<tr><th id="2287">2287</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_18JoinVals12analyzeValueEjRS0_">  /// both OtherVNI and RedefVNI have been analyzed and mapped before returning.</i></td></tr>
<tr><th id="2288">2288</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_18JoinVals12analyzeValueEjRS0_">  /// The recursion always goes upwards in the dominator tree, making loops</i></td></tr>
<tr><th id="2289">2289</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_18JoinVals12analyzeValueEjRS0_">  /// impossible.</i></td></tr>
<tr><th id="2290">2290</th><td>  <a class="tu type" href="#(anonymousnamespace)::JoinVals::ConflictResolution" title='(anonymous namespace)::JoinVals::ConflictResolution' data-ref="(anonymousnamespace)::JoinVals::ConflictResolution">ConflictResolution</a> <a class="tu decl" href="#_ZN12_GLOBAL__N_18JoinVals12analyzeValueEjRS0_" title='(anonymous namespace)::JoinVals::analyzeValue' data-type='(anonymous namespace)::JoinVals::ConflictResolution (anonymous namespace)::JoinVals::analyzeValue(unsigned int ValNo, (anonymous namespace)::JoinVals &amp; Other)' data-ref="_ZN12_GLOBAL__N_18JoinVals12analyzeValueEjRS0_">analyzeValue</a>(<em>unsigned</em> <dfn class="local col3 decl" id="353ValNo" title='ValNo' data-type='unsigned int' data-ref="353ValNo">ValNo</dfn>, <a class="tu type" href="#(anonymousnamespace)::JoinVals" title='(anonymous namespace)::JoinVals' data-ref="(anonymousnamespace)::JoinVals">JoinVals</a> &amp;<dfn class="local col4 decl" id="354Other" title='Other' data-type='(anonymous namespace)::JoinVals &amp;' data-ref="354Other">Other</dfn>);</td></tr>
<tr><th id="2291">2291</th><td></td></tr>
<tr><th id="2292">2292</th><td>  <i class="doc" data-doc="_ZN12_GLOBAL__N_18JoinVals17computeAssignmentEjRS0_">/// Compute the value assignment for ValNo in RI.</i></td></tr>
<tr><th id="2293">2293</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_18JoinVals17computeAssignmentEjRS0_">  /// This may be called recursively by analyzeValue(), but never for a ValNo on</i></td></tr>
<tr><th id="2294">2294</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_18JoinVals17computeAssignmentEjRS0_">  /// the stack.</i></td></tr>
<tr><th id="2295">2295</th><td>  <em>void</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_18JoinVals17computeAssignmentEjRS0_" title='(anonymous namespace)::JoinVals::computeAssignment' data-type='void (anonymous namespace)::JoinVals::computeAssignment(unsigned int ValNo, (anonymous namespace)::JoinVals &amp; Other)' data-ref="_ZN12_GLOBAL__N_18JoinVals17computeAssignmentEjRS0_">computeAssignment</a>(<em>unsigned</em> <dfn class="local col5 decl" id="355ValNo" title='ValNo' data-type='unsigned int' data-ref="355ValNo">ValNo</dfn>, <a class="tu type" href="#(anonymousnamespace)::JoinVals" title='(anonymous namespace)::JoinVals' data-ref="(anonymousnamespace)::JoinVals">JoinVals</a> &amp;<dfn class="local col6 decl" id="356Other" title='Other' data-type='(anonymous namespace)::JoinVals &amp;' data-ref="356Other">Other</dfn>);</td></tr>
<tr><th id="2296">2296</th><td></td></tr>
<tr><th id="2297">2297</th><td>  <i class="doc" data-doc="_ZN12_GLOBAL__N_18JoinVals11taintExtentEjN4llvm11LaneBitmaskERS0_RNS1_15SmallVectorImplISt4pairINS1_9SlotIndexES2_EEE">/// Assuming ValNo is going to clobber some valid lanes in Other.LR, compute</i></td></tr>
<tr><th id="2298">2298</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_18JoinVals11taintExtentEjN4llvm11LaneBitmaskERS0_RNS1_15SmallVectorImplISt4pairINS1_9SlotIndexES2_EEE">  /// the extent of the tainted lanes in the block.</i></td></tr>
<tr><th id="2299">2299</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_18JoinVals11taintExtentEjN4llvm11LaneBitmaskERS0_RNS1_15SmallVectorImplISt4pairINS1_9SlotIndexES2_EEE">  ///</i></td></tr>
<tr><th id="2300">2300</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_18JoinVals11taintExtentEjN4llvm11LaneBitmaskERS0_RNS1_15SmallVectorImplISt4pairINS1_9SlotIndexES2_EEE">  /// Multiple values in Other.LR can be affected since partial redefinitions</i></td></tr>
<tr><th id="2301">2301</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_18JoinVals11taintExtentEjN4llvm11LaneBitmaskERS0_RNS1_15SmallVectorImplISt4pairINS1_9SlotIndexES2_EEE">  /// can preserve previously tainted lanes.</i></td></tr>
<tr><th id="2302">2302</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_18JoinVals11taintExtentEjN4llvm11LaneBitmaskERS0_RNS1_15SmallVectorImplISt4pairINS1_9SlotIndexES2_EEE">  ///</i></td></tr>
<tr><th id="2303">2303</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_18JoinVals11taintExtentEjN4llvm11LaneBitmaskERS0_RNS1_15SmallVectorImplISt4pairINS1_9SlotIndexES2_EEE">  ///   1 %dst = VLOAD           &lt;-- Define all lanes in %dst</i></td></tr>
<tr><th id="2304">2304</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_18JoinVals11taintExtentEjN4llvm11LaneBitmaskERS0_RNS1_15SmallVectorImplISt4pairINS1_9SlotIndexES2_EEE">  ///   2 %src = FOO             &lt;-- ValNo to be joined with %dst:ssub0</i></td></tr>
<tr><th id="2305">2305</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_18JoinVals11taintExtentEjN4llvm11LaneBitmaskERS0_RNS1_15SmallVectorImplISt4pairINS1_9SlotIndexES2_EEE">  ///   3 %dst:ssub1 = BAR       &lt;-- Partial redef doesn't clear taint in ssub0</i></td></tr>
<tr><th id="2306">2306</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_18JoinVals11taintExtentEjN4llvm11LaneBitmaskERS0_RNS1_15SmallVectorImplISt4pairINS1_9SlotIndexES2_EEE">  ///   4 %dst:ssub0 = COPY %src &lt;-- Conflict resolved, ssub0 wasn't read</i></td></tr>
<tr><th id="2307">2307</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_18JoinVals11taintExtentEjN4llvm11LaneBitmaskERS0_RNS1_15SmallVectorImplISt4pairINS1_9SlotIndexES2_EEE">  ///</i></td></tr>
<tr><th id="2308">2308</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_18JoinVals11taintExtentEjN4llvm11LaneBitmaskERS0_RNS1_15SmallVectorImplISt4pairINS1_9SlotIndexES2_EEE">  /// For each ValNo in Other that is affected, add an (EndIndex, TaintedLanes)</i></td></tr>
<tr><th id="2309">2309</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_18JoinVals11taintExtentEjN4llvm11LaneBitmaskERS0_RNS1_15SmallVectorImplISt4pairINS1_9SlotIndexES2_EEE">  /// entry to TaintedVals.</i></td></tr>
<tr><th id="2310">2310</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_18JoinVals11taintExtentEjN4llvm11LaneBitmaskERS0_RNS1_15SmallVectorImplISt4pairINS1_9SlotIndexES2_EEE">  ///</i></td></tr>
<tr><th id="2311">2311</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_18JoinVals11taintExtentEjN4llvm11LaneBitmaskERS0_RNS1_15SmallVectorImplISt4pairINS1_9SlotIndexES2_EEE">  /// Returns false if the tainted lanes extend beyond the basic block.</i></td></tr>
<tr><th id="2312">2312</th><td>  <em>bool</em></td></tr>
<tr><th id="2313">2313</th><td>  <a class="tu decl" href="#_ZN12_GLOBAL__N_18JoinVals11taintExtentEjN4llvm11LaneBitmaskERS0_RNS1_15SmallVectorImplISt4pairINS1_9SlotIndexES2_EEE" title='(anonymous namespace)::JoinVals::taintExtent' data-type='bool (anonymous namespace)::JoinVals::taintExtent(unsigned int ValNo, llvm::LaneBitmask TaintedLanes, (anonymous namespace)::JoinVals &amp; Other, SmallVectorImpl&lt;std::pair&lt;SlotIndex, LaneBitmask&gt; &gt; &amp; TaintExtent)' data-ref="_ZN12_GLOBAL__N_18JoinVals11taintExtentEjN4llvm11LaneBitmaskERS0_RNS1_15SmallVectorImplISt4pairINS1_9SlotIndexES2_EEE">taintExtent</a>(<em>unsigned</em> <dfn class="local col7 decl" id="357ValNo" title='ValNo' data-type='unsigned int' data-ref="357ValNo">ValNo</dfn>, <a class="type" href="../../include/llvm/MC/LaneBitmask.h.html#llvm::LaneBitmask" title='llvm::LaneBitmask' data-ref="llvm::LaneBitmask">LaneBitmask</a> <dfn class="local col8 decl" id="358TaintedLanes" title='TaintedLanes' data-type='llvm::LaneBitmask' data-ref="358TaintedLanes">TaintedLanes</dfn>, <a class="tu type" href="#(anonymousnamespace)::JoinVals" title='(anonymous namespace)::JoinVals' data-ref="(anonymousnamespace)::JoinVals">JoinVals</a> &amp;<dfn class="local col9 decl" id="359Other" title='Other' data-type='(anonymous namespace)::JoinVals &amp;' data-ref="359Other">Other</dfn>,</td></tr>
<tr><th id="2314">2314</th><td>              <a class="type" href="../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<span class="namespace">std::</span><a class="type" href="../../../../include/c++/7/bits/stl_pair.h.html#std::pair" title='std::pair' data-ref="std::pair">pair</a>&lt;<a class="type" href="../../include/llvm/CodeGen/SlotIndexes.h.html#llvm::SlotIndex" title='llvm::SlotIndex' data-ref="llvm::SlotIndex">SlotIndex</a>, <a class="type" href="../../include/llvm/MC/LaneBitmask.h.html#llvm::LaneBitmask" title='llvm::LaneBitmask' data-ref="llvm::LaneBitmask">LaneBitmask</a>&gt;&gt; &amp;<dfn class="local col0 decl" id="360TaintExtent" title='TaintExtent' data-type='SmallVectorImpl&lt;std::pair&lt;SlotIndex, LaneBitmask&gt; &gt; &amp;' data-ref="360TaintExtent">TaintExtent</dfn>);</td></tr>
<tr><th id="2315">2315</th><td></td></tr>
<tr><th id="2316">2316</th><td>  <i class="doc" data-doc="_ZNK12_GLOBAL__N_18JoinVals9usesLanesERKN4llvm12MachineInstrEjjNS1_11LaneBitmaskE">/// Return true if MI uses any of the given Lanes from Reg.</i></td></tr>
<tr><th id="2317">2317</th><td><i class="doc" data-doc="_ZNK12_GLOBAL__N_18JoinVals9usesLanesERKN4llvm12MachineInstrEjjNS1_11LaneBitmaskE">  /// This does not include partial redefinitions of Reg.</i></td></tr>
<tr><th id="2318">2318</th><td>  <em>bool</em> <a class="tu decl" href="#_ZNK12_GLOBAL__N_18JoinVals9usesLanesERKN4llvm12MachineInstrEjjNS1_11LaneBitmaskE" title='(anonymous namespace)::JoinVals::usesLanes' data-type='bool (anonymous namespace)::JoinVals::usesLanes(const llvm::MachineInstr &amp; MI, unsigned int , unsigned int , llvm::LaneBitmask ) const' data-ref="_ZNK12_GLOBAL__N_18JoinVals9usesLanesERKN4llvm12MachineInstrEjjNS1_11LaneBitmaskE">usesLanes</a>(<em>const</em> <a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col1 decl" id="361MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="361MI">MI</dfn>, <em>unsigned</em>, <em>unsigned</em>, <a class="type" href="../../include/llvm/MC/LaneBitmask.h.html#llvm::LaneBitmask" title='llvm::LaneBitmask' data-ref="llvm::LaneBitmask">LaneBitmask</a>) <em>const</em>;</td></tr>
<tr><th id="2319">2319</th><td></td></tr>
<tr><th id="2320">2320</th><td>  <i class="doc" data-doc="_ZN12_GLOBAL__N_18JoinVals13isPrunedValueEjRS0_">/// Determine if ValNo is a copy of a value number in LR or Other.LR that will</i></td></tr>
<tr><th id="2321">2321</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_18JoinVals13isPrunedValueEjRS0_">  /// be pruned:</i></td></tr>
<tr><th id="2322">2322</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_18JoinVals13isPrunedValueEjRS0_">  ///</i></td></tr>
<tr><th id="2323">2323</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_18JoinVals13isPrunedValueEjRS0_">  ///   %dst = COPY %src</i></td></tr>
<tr><th id="2324">2324</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_18JoinVals13isPrunedValueEjRS0_">  ///   %src = COPY %dst  &lt;-- This value to be pruned.</i></td></tr>
<tr><th id="2325">2325</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_18JoinVals13isPrunedValueEjRS0_">  ///   %dst = COPY %src  &lt;-- This value is a copy of a pruned value.</i></td></tr>
<tr><th id="2326">2326</th><td>  <em>bool</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_18JoinVals13isPrunedValueEjRS0_" title='(anonymous namespace)::JoinVals::isPrunedValue' data-type='bool (anonymous namespace)::JoinVals::isPrunedValue(unsigned int ValNo, (anonymous namespace)::JoinVals &amp; Other)' data-ref="_ZN12_GLOBAL__N_18JoinVals13isPrunedValueEjRS0_">isPrunedValue</a>(<em>unsigned</em> <dfn class="local col2 decl" id="362ValNo" title='ValNo' data-type='unsigned int' data-ref="362ValNo">ValNo</dfn>, <a class="tu type" href="#(anonymousnamespace)::JoinVals" title='(anonymous namespace)::JoinVals' data-ref="(anonymousnamespace)::JoinVals">JoinVals</a> &amp;<dfn class="local col3 decl" id="363Other" title='Other' data-type='(anonymous namespace)::JoinVals &amp;' data-ref="363Other">Other</dfn>);</td></tr>
<tr><th id="2327">2327</th><td></td></tr>
<tr><th id="2328">2328</th><td><b>public</b>:</td></tr>
<tr><th id="2329">2329</th><td>  <dfn class="tu decl def" id="_ZN12_GLOBAL__N_18JoinValsC1ERN4llvm9LiveRangeEjjNS1_11LaneBitmaskERNS1_15SmallVectorImplIPNS1_6VNInfoEEERKNS1_13CoalescerPairEPNS1_13LiveIntervalsEPK11370826" title='(anonymous namespace)::JoinVals::JoinVals' data-type='void (anonymous namespace)::JoinVals::JoinVals(llvm::LiveRange &amp; LR, unsigned int Reg, unsigned int SubIdx, llvm::LaneBitmask LaneMask, SmallVectorImpl&lt;llvm::VNInfo *&gt; &amp; newVNInfo, const llvm::CoalescerPair &amp; cp, llvm::LiveIntervals * lis, const llvm::TargetRegisterInfo * TRI, bool SubRangeJoin, bool TrackSubRegLiveness)' data-ref="_ZN12_GLOBAL__N_18JoinValsC1ERN4llvm9LiveRangeEjjNS1_11LaneBitmaskERNS1_15SmallVectorImplIPNS1_6VNInfoEEERKNS1_13CoalescerPairEPNS1_13LiveIntervalsEPK11370826">JoinVals</dfn>(<a class="type" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveRange" title='llvm::LiveRange' data-ref="llvm::LiveRange">LiveRange</a> &amp;<dfn class="local col4 decl" id="364LR" title='LR' data-type='llvm::LiveRange &amp;' data-ref="364LR">LR</dfn>, <em>unsigned</em> <dfn class="local col5 decl" id="365Reg" title='Reg' data-type='unsigned int' data-ref="365Reg">Reg</dfn>, <em>unsigned</em> <dfn class="local col6 decl" id="366SubIdx" title='SubIdx' data-type='unsigned int' data-ref="366SubIdx">SubIdx</dfn>, <a class="type" href="../../include/llvm/MC/LaneBitmask.h.html#llvm::LaneBitmask" title='llvm::LaneBitmask' data-ref="llvm::LaneBitmask">LaneBitmask</a> <dfn class="local col7 decl" id="367LaneMask" title='LaneMask' data-type='llvm::LaneBitmask' data-ref="367LaneMask">LaneMask</dfn>,</td></tr>
<tr><th id="2330">2330</th><td>           <a class="type" href="../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="type" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::VNInfo" title='llvm::VNInfo' data-ref="llvm::VNInfo">VNInfo</a>*&gt; &amp;<dfn class="local col8 decl" id="368newVNInfo" title='newVNInfo' data-type='SmallVectorImpl&lt;llvm::VNInfo *&gt; &amp;' data-ref="368newVNInfo">newVNInfo</dfn>, <em>const</em> <a class="type" href="RegisterCoalescer.h.html#llvm::CoalescerPair" title='llvm::CoalescerPair' data-ref="llvm::CoalescerPair">CoalescerPair</a> &amp;<dfn class="local col9 decl" id="369cp" title='cp' data-type='const llvm::CoalescerPair &amp;' data-ref="369cp">cp</dfn>,</td></tr>
<tr><th id="2331">2331</th><td>           <a class="type" href="../../include/llvm/CodeGen/LiveIntervals.h.html#llvm::LiveIntervals" title='llvm::LiveIntervals' data-ref="llvm::LiveIntervals">LiveIntervals</a> *<dfn class="local col0 decl" id="370lis" title='lis' data-type='llvm::LiveIntervals *' data-ref="370lis">lis</dfn>, <em>const</em> <a class="type" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a> *<dfn class="local col1 decl" id="371TRI" title='TRI' data-type='const llvm::TargetRegisterInfo *' data-ref="371TRI">TRI</dfn>, <em>bool</em> <dfn class="local col2 decl" id="372SubRangeJoin" title='SubRangeJoin' data-type='bool' data-ref="372SubRangeJoin">SubRangeJoin</dfn>,</td></tr>
<tr><th id="2332">2332</th><td>           <em>bool</em> <dfn class="local col3 decl" id="373TrackSubRegLiveness" title='TrackSubRegLiveness' data-type='bool' data-ref="373TrackSubRegLiveness">TrackSubRegLiveness</dfn>)</td></tr>
<tr><th id="2333">2333</th><td>    : <a class="tu member" href="#(anonymousnamespace)::JoinVals::LR" title='(anonymous namespace)::JoinVals::LR' data-use='w' data-ref="(anonymousnamespace)::JoinVals::LR">LR</a>(<a class="local col4 ref" href="#364LR" title='LR' data-ref="364LR">LR</a>), <a class="tu member" href="#(anonymousnamespace)::JoinVals::Reg" title='(anonymous namespace)::JoinVals::Reg' data-use='w' data-ref="(anonymousnamespace)::JoinVals::Reg">Reg</a>(<a class="local col5 ref" href="#365Reg" title='Reg' data-ref="365Reg">Reg</a>), <a class="tu member" href="#(anonymousnamespace)::JoinVals::SubIdx" title='(anonymous namespace)::JoinVals::SubIdx' data-use='w' data-ref="(anonymousnamespace)::JoinVals::SubIdx">SubIdx</a>(<a class="local col6 ref" href="#366SubIdx" title='SubIdx' data-ref="366SubIdx">SubIdx</a>), <a class="tu member" href="#(anonymousnamespace)::JoinVals::LaneMask" title='(anonymous namespace)::JoinVals::LaneMask' data-use='w' data-ref="(anonymousnamespace)::JoinVals::LaneMask">LaneMask</a><a class="ref" href="../../include/llvm/MC/LaneBitmask.h.html#39" title='llvm::LaneBitmask::LaneBitmask' data-ref="_ZN4llvm11LaneBitmaskC1ERKS0_">(</a><a class="local col7 ref" href="#367LaneMask" title='LaneMask' data-ref="367LaneMask">LaneMask</a>),</td></tr>
<tr><th id="2334">2334</th><td>      <a class="tu member" href="#(anonymousnamespace)::JoinVals::SubRangeJoin" title='(anonymous namespace)::JoinVals::SubRangeJoin' data-use='w' data-ref="(anonymousnamespace)::JoinVals::SubRangeJoin">SubRangeJoin</a>(<a class="local col2 ref" href="#372SubRangeJoin" title='SubRangeJoin' data-ref="372SubRangeJoin">SubRangeJoin</a>), <a class="tu member" href="#(anonymousnamespace)::JoinVals::TrackSubRegLiveness" title='(anonymous namespace)::JoinVals::TrackSubRegLiveness' data-use='w' data-ref="(anonymousnamespace)::JoinVals::TrackSubRegLiveness">TrackSubRegLiveness</a>(<a class="local col3 ref" href="#373TrackSubRegLiveness" title='TrackSubRegLiveness' data-ref="373TrackSubRegLiveness">TrackSubRegLiveness</a>),</td></tr>
<tr><th id="2335">2335</th><td>      <a class="tu member" href="#(anonymousnamespace)::JoinVals::NewVNInfo" title='(anonymous namespace)::JoinVals::NewVNInfo' data-use='w' data-ref="(anonymousnamespace)::JoinVals::NewVNInfo">NewVNInfo</a>(<a class="local col8 ref" href="#368newVNInfo" title='newVNInfo' data-ref="368newVNInfo">newVNInfo</a>), <a class="tu member" href="#(anonymousnamespace)::JoinVals::CP" title='(anonymous namespace)::JoinVals::CP' data-use='w' data-ref="(anonymousnamespace)::JoinVals::CP">CP</a>(<a class="local col9 ref" href="#369cp" title='cp' data-ref="369cp">cp</a>), <a class="tu member" href="#(anonymousnamespace)::JoinVals::LIS" title='(anonymous namespace)::JoinVals::LIS' data-use='w' data-ref="(anonymousnamespace)::JoinVals::LIS">LIS</a>(<a class="local col0 ref" href="#370lis" title='lis' data-ref="370lis">lis</a>), <a class="tu member" href="#(anonymousnamespace)::JoinVals::Indexes" title='(anonymous namespace)::JoinVals::Indexes' data-use='w' data-ref="(anonymousnamespace)::JoinVals::Indexes">Indexes</a>(<a class="tu member" href="#(anonymousnamespace)::JoinVals::LIS" title='(anonymous namespace)::JoinVals::LIS' data-use='r' data-ref="(anonymousnamespace)::JoinVals::LIS">LIS</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/LiveIntervals.h.html#_ZNK4llvm13LiveIntervals14getSlotIndexesEv" title='llvm::LiveIntervals::getSlotIndexes' data-ref="_ZNK4llvm13LiveIntervals14getSlotIndexesEv">getSlotIndexes</a>()),</td></tr>
<tr><th id="2336">2336</th><td>      <a class="tu member" href="#(anonymousnamespace)::JoinVals::TRI" title='(anonymous namespace)::JoinVals::TRI' data-use='w' data-ref="(anonymousnamespace)::JoinVals::TRI">TRI</a>(<a class="local col1 ref" href="#371TRI" title='TRI' data-ref="371TRI">TRI</a>), <a class="tu member" href="#(anonymousnamespace)::JoinVals::Assignments" title='(anonymous namespace)::JoinVals::Assignments' data-use='w' data-ref="(anonymousnamespace)::JoinVals::Assignments">Assignments</a><a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1EmRKT_" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-ref="_ZN4llvm11SmallVectorC1EmRKT_">(</a><a class="local col4 ref" href="#364LR" title='LR' data-ref="364LR">LR</a>.<a class="ref" href="../../include/llvm/CodeGen/LiveInterval.h.html#_ZNK4llvm9LiveRange13getNumValNumsEv" title='llvm::LiveRange::getNumValNums' data-ref="_ZNK4llvm9LiveRange13getNumValNumsEv">getNumValNums</a>(), -<var>1</var>), <a class="tu member" href="#(anonymousnamespace)::JoinVals::Vals" title='(anonymous namespace)::JoinVals::Vals' data-use='w' data-ref="(anonymousnamespace)::JoinVals::Vals">Vals</a><a class="tu ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1EmRKT_" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-use='c' data-ref="_ZN4llvm11SmallVectorC1EmRKT_">(</a><a class="local col4 ref" href="#364LR" title='LR' data-ref="364LR">LR</a>.<a class="ref" href="../../include/llvm/CodeGen/LiveInterval.h.html#_ZNK4llvm9LiveRange13getNumValNumsEv" title='llvm::LiveRange::getNumValNums' data-ref="_ZNK4llvm9LiveRange13getNumValNumsEv">getNumValNums</a>()) {}</td></tr>
<tr><th id="2337">2337</th><td></td></tr>
<tr><th id="2338">2338</th><td>  <i class="doc" data-doc="_ZN12_GLOBAL__N_18JoinVals9mapValuesERS0_">/// Analyze defs in LR and compute a value mapping in NewVNInfo.</i></td></tr>
<tr><th id="2339">2339</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_18JoinVals9mapValuesERS0_">  /// Returns false if any conflicts were impossible to resolve.</i></td></tr>
<tr><th id="2340">2340</th><td>  <em>bool</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_18JoinVals9mapValuesERS0_" title='(anonymous namespace)::JoinVals::mapValues' data-type='bool (anonymous namespace)::JoinVals::mapValues((anonymous namespace)::JoinVals &amp; Other)' data-ref="_ZN12_GLOBAL__N_18JoinVals9mapValuesERS0_">mapValues</a>(<a class="tu type" href="#(anonymousnamespace)::JoinVals" title='(anonymous namespace)::JoinVals' data-ref="(anonymousnamespace)::JoinVals">JoinVals</a> &amp;<dfn class="local col4 decl" id="374Other" title='Other' data-type='(anonymous namespace)::JoinVals &amp;' data-ref="374Other">Other</dfn>);</td></tr>
<tr><th id="2341">2341</th><td></td></tr>
<tr><th id="2342">2342</th><td>  <i class="doc" data-doc="_ZN12_GLOBAL__N_18JoinVals16resolveConflictsERS0_">/// Try to resolve conflicts that require all values to be mapped.</i></td></tr>
<tr><th id="2343">2343</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_18JoinVals16resolveConflictsERS0_">  /// Returns false if any conflicts were impossible to resolve.</i></td></tr>
<tr><th id="2344">2344</th><td>  <em>bool</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_18JoinVals16resolveConflictsERS0_" title='(anonymous namespace)::JoinVals::resolveConflicts' data-type='bool (anonymous namespace)::JoinVals::resolveConflicts((anonymous namespace)::JoinVals &amp; Other)' data-ref="_ZN12_GLOBAL__N_18JoinVals16resolveConflictsERS0_">resolveConflicts</a>(<a class="tu type" href="#(anonymousnamespace)::JoinVals" title='(anonymous namespace)::JoinVals' data-ref="(anonymousnamespace)::JoinVals">JoinVals</a> &amp;<dfn class="local col5 decl" id="375Other" title='Other' data-type='(anonymous namespace)::JoinVals &amp;' data-ref="375Other">Other</dfn>);</td></tr>
<tr><th id="2345">2345</th><td></td></tr>
<tr><th id="2346">2346</th><td>  <i class="doc" data-doc="_ZN12_GLOBAL__N_18JoinVals11pruneValuesERS0_RN4llvm15SmallVectorImplINS2_9SlotIndexEEEb">/// Prune the live range of values in Other.LR where they would conflict with</i></td></tr>
<tr><th id="2347">2347</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_18JoinVals11pruneValuesERS0_RN4llvm15SmallVectorImplINS2_9SlotIndexEEEb">  /// CR_Replace values in LR. Collect end points for restoring the live range</i></td></tr>
<tr><th id="2348">2348</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_18JoinVals11pruneValuesERS0_RN4llvm15SmallVectorImplINS2_9SlotIndexEEEb">  /// after joining.</i></td></tr>
<tr><th id="2349">2349</th><td>  <em>void</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_18JoinVals11pruneValuesERS0_RN4llvm15SmallVectorImplINS2_9SlotIndexEEEb" title='(anonymous namespace)::JoinVals::pruneValues' data-type='void (anonymous namespace)::JoinVals::pruneValues((anonymous namespace)::JoinVals &amp; Other, SmallVectorImpl&lt;llvm::SlotIndex&gt; &amp; EndPoints, bool changeInstrs)' data-ref="_ZN12_GLOBAL__N_18JoinVals11pruneValuesERS0_RN4llvm15SmallVectorImplINS2_9SlotIndexEEEb">pruneValues</a>(<a class="tu type" href="#(anonymousnamespace)::JoinVals" title='(anonymous namespace)::JoinVals' data-ref="(anonymousnamespace)::JoinVals">JoinVals</a> &amp;<dfn class="local col6 decl" id="376Other" title='Other' data-type='(anonymous namespace)::JoinVals &amp;' data-ref="376Other">Other</dfn>, <a class="type" href="../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="type" href="../../include/llvm/CodeGen/SlotIndexes.h.html#llvm::SlotIndex" title='llvm::SlotIndex' data-ref="llvm::SlotIndex">SlotIndex</a>&gt; &amp;<dfn class="local col7 decl" id="377EndPoints" title='EndPoints' data-type='SmallVectorImpl&lt;llvm::SlotIndex&gt; &amp;' data-ref="377EndPoints">EndPoints</dfn>,</td></tr>
<tr><th id="2350">2350</th><td>                   <em>bool</em> <dfn class="local col8 decl" id="378changeInstrs" title='changeInstrs' data-type='bool' data-ref="378changeInstrs">changeInstrs</dfn>);</td></tr>
<tr><th id="2351">2351</th><td></td></tr>
<tr><th id="2352">2352</th><td>  <i class="doc" data-doc="_ZN12_GLOBAL__N_18JoinVals17pruneSubRegValuesERN4llvm12LiveIntervalERNS1_11LaneBitmaskE">/// Removes subranges starting at copies that get removed. This sometimes</i></td></tr>
<tr><th id="2353">2353</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_18JoinVals17pruneSubRegValuesERN4llvm12LiveIntervalERNS1_11LaneBitmaskE">  /// happens when undefined subranges are copied around. These ranges contain</i></td></tr>
<tr><th id="2354">2354</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_18JoinVals17pruneSubRegValuesERN4llvm12LiveIntervalERNS1_11LaneBitmaskE">  /// no useful information and can be removed.</i></td></tr>
<tr><th id="2355">2355</th><td>  <em>void</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_18JoinVals17pruneSubRegValuesERN4llvm12LiveIntervalERNS1_11LaneBitmaskE" title='(anonymous namespace)::JoinVals::pruneSubRegValues' data-type='void (anonymous namespace)::JoinVals::pruneSubRegValues(llvm::LiveInterval &amp; LI, llvm::LaneBitmask &amp; ShrinkMask)' data-ref="_ZN12_GLOBAL__N_18JoinVals17pruneSubRegValuesERN4llvm12LiveIntervalERNS1_11LaneBitmaskE">pruneSubRegValues</a>(<a class="type" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveInterval" title='llvm::LiveInterval' data-ref="llvm::LiveInterval">LiveInterval</a> &amp;<dfn class="local col9 decl" id="379LI" title='LI' data-type='llvm::LiveInterval &amp;' data-ref="379LI">LI</dfn>, <a class="type" href="../../include/llvm/MC/LaneBitmask.h.html#llvm::LaneBitmask" title='llvm::LaneBitmask' data-ref="llvm::LaneBitmask">LaneBitmask</a> &amp;<dfn class="local col0 decl" id="380ShrinkMask" title='ShrinkMask' data-type='llvm::LaneBitmask &amp;' data-ref="380ShrinkMask">ShrinkMask</dfn>);</td></tr>
<tr><th id="2356">2356</th><td></td></tr>
<tr><th id="2357">2357</th><td>  <i class="doc" data-doc="_ZN12_GLOBAL__N_18JoinVals17pruneMainSegmentsERN4llvm12LiveIntervalERb">/// Pruning values in subranges can lead to removing segments in these</i></td></tr>
<tr><th id="2358">2358</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_18JoinVals17pruneMainSegmentsERN4llvm12LiveIntervalERb">  /// subranges started by IMPLICIT_DEFs. The corresponding segments in</i></td></tr>
<tr><th id="2359">2359</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_18JoinVals17pruneMainSegmentsERN4llvm12LiveIntervalERb">  /// the main range also need to be removed. This function will mark</i></td></tr>
<tr><th id="2360">2360</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_18JoinVals17pruneMainSegmentsERN4llvm12LiveIntervalERb">  /// the corresponding values in the main range as pruned, so that</i></td></tr>
<tr><th id="2361">2361</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_18JoinVals17pruneMainSegmentsERN4llvm12LiveIntervalERb">  /// eraseInstrs can do the final cleanup.</i></td></tr>
<tr><th id="2362">2362</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_18JoinVals17pruneMainSegmentsERN4llvm12LiveIntervalERb">  /// The parameter<span class="command"> @p</span> <span class="arg">LI</span> must be the interval whose main range is the</i></td></tr>
<tr><th id="2363">2363</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_18JoinVals17pruneMainSegmentsERN4llvm12LiveIntervalERb">  /// live range LR.</i></td></tr>
<tr><th id="2364">2364</th><td>  <em>void</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_18JoinVals17pruneMainSegmentsERN4llvm12LiveIntervalERb" title='(anonymous namespace)::JoinVals::pruneMainSegments' data-type='void (anonymous namespace)::JoinVals::pruneMainSegments(llvm::LiveInterval &amp; LI, bool &amp; ShrinkMainRange)' data-ref="_ZN12_GLOBAL__N_18JoinVals17pruneMainSegmentsERN4llvm12LiveIntervalERb">pruneMainSegments</a>(<a class="type" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveInterval" title='llvm::LiveInterval' data-ref="llvm::LiveInterval">LiveInterval</a> &amp;<dfn class="local col1 decl" id="381LI" title='LI' data-type='llvm::LiveInterval &amp;' data-ref="381LI">LI</dfn>, <em>bool</em> &amp;<dfn class="local col2 decl" id="382ShrinkMainRange" title='ShrinkMainRange' data-type='bool &amp;' data-ref="382ShrinkMainRange">ShrinkMainRange</dfn>);</td></tr>
<tr><th id="2365">2365</th><td></td></tr>
<tr><th id="2366">2366</th><td>  <i class="doc" data-doc="_ZN12_GLOBAL__N_18JoinVals11eraseInstrsERN4llvm15SmallPtrSetImplIPNS1_12MachineInstrEEERNS1_15SmallVectorImplIjEEPNS1_12LiveIntervalE">/// Erase any machine instructions that have been coalesced away.</i></td></tr>
<tr><th id="2367">2367</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_18JoinVals11eraseInstrsERN4llvm15SmallPtrSetImplIPNS1_12MachineInstrEEERNS1_15SmallVectorImplIjEEPNS1_12LiveIntervalE">  /// Add erased instructions to ErasedInstrs.</i></td></tr>
<tr><th id="2368">2368</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_18JoinVals11eraseInstrsERN4llvm15SmallPtrSetImplIPNS1_12MachineInstrEEERNS1_15SmallVectorImplIjEEPNS1_12LiveIntervalE">  /// Add foreign virtual registers to ShrinkRegs if their live range ended at</i></td></tr>
<tr><th id="2369">2369</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_18JoinVals11eraseInstrsERN4llvm15SmallPtrSetImplIPNS1_12MachineInstrEEERNS1_15SmallVectorImplIjEEPNS1_12LiveIntervalE">  /// the erased instrs.</i></td></tr>
<tr><th id="2370">2370</th><td>  <em>void</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_18JoinVals11eraseInstrsERN4llvm15SmallPtrSetImplIPNS1_12MachineInstrEEERNS1_15SmallVectorImplIjEEPNS1_12LiveIntervalE" title='(anonymous namespace)::JoinVals::eraseInstrs' data-type='void (anonymous namespace)::JoinVals::eraseInstrs(SmallPtrSetImpl&lt;llvm::MachineInstr *&gt; &amp; ErasedInstrs, SmallVectorImpl&lt;unsigned int&gt; &amp; ShrinkRegs, llvm::LiveInterval * LI = nullptr)' data-ref="_ZN12_GLOBAL__N_18JoinVals11eraseInstrsERN4llvm15SmallPtrSetImplIPNS1_12MachineInstrEEERNS1_15SmallVectorImplIjEEPNS1_12LiveIntervalE">eraseInstrs</a>(<a class="type" href="../../include/llvm/ADT/SmallPtrSet.h.html#llvm::SmallPtrSetImpl" title='llvm::SmallPtrSetImpl' data-ref="llvm::SmallPtrSetImpl">SmallPtrSetImpl</a>&lt;<a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a>*&gt; &amp;<dfn class="local col3 decl" id="383ErasedInstrs" title='ErasedInstrs' data-type='SmallPtrSetImpl&lt;llvm::MachineInstr *&gt; &amp;' data-ref="383ErasedInstrs">ErasedInstrs</dfn>,</td></tr>
<tr><th id="2371">2371</th><td>                   <a class="type" href="../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<em>unsigned</em>&gt; &amp;<dfn class="local col4 decl" id="384ShrinkRegs" title='ShrinkRegs' data-type='SmallVectorImpl&lt;unsigned int&gt; &amp;' data-ref="384ShrinkRegs">ShrinkRegs</dfn>,</td></tr>
<tr><th id="2372">2372</th><td>                   <a class="type" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveInterval" title='llvm::LiveInterval' data-ref="llvm::LiveInterval">LiveInterval</a> *<dfn class="local col5 decl" id="385LI" title='LI' data-type='llvm::LiveInterval *' data-ref="385LI">LI</dfn> = <b>nullptr</b>);</td></tr>
<tr><th id="2373">2373</th><td></td></tr>
<tr><th id="2374">2374</th><td>  <i class="doc" data-doc="_ZN12_GLOBAL__N_18JoinVals18removeImplicitDefsEv">/// Remove liverange defs at places where implicit defs will be removed.</i></td></tr>
<tr><th id="2375">2375</th><td>  <em>void</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_18JoinVals18removeImplicitDefsEv" title='(anonymous namespace)::JoinVals::removeImplicitDefs' data-type='void (anonymous namespace)::JoinVals::removeImplicitDefs()' data-ref="_ZN12_GLOBAL__N_18JoinVals18removeImplicitDefsEv">removeImplicitDefs</a>();</td></tr>
<tr><th id="2376">2376</th><td></td></tr>
<tr><th id="2377">2377</th><td>  <i class="doc" data-doc="_ZNK12_GLOBAL__N_18JoinVals14getAssignmentsEv">/// Get the value assignments suitable for passing to LiveInterval::join.</i></td></tr>
<tr><th id="2378">2378</th><td>  <em>const</em> <em>int</em> *<dfn class="tu decl def" id="_ZNK12_GLOBAL__N_18JoinVals14getAssignmentsEv" title='(anonymous namespace)::JoinVals::getAssignments' data-type='const int * (anonymous namespace)::JoinVals::getAssignments() const' data-ref="_ZNK12_GLOBAL__N_18JoinVals14getAssignmentsEv">getAssignments</dfn>() <em>const</em> { <b>return</b> <a class="tu member" href="#(anonymousnamespace)::JoinVals::Assignments" title='(anonymous namespace)::JoinVals::Assignments' data-use='m' data-ref="(anonymousnamespace)::JoinVals::Assignments">Assignments</a>.<a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZNK4llvm25SmallVectorTemplateCommon4dataEv" title='llvm::SmallVectorTemplateCommon::data' data-ref="_ZNK4llvm25SmallVectorTemplateCommon4dataEv">data</a>(); }</td></tr>
<tr><th id="2379">2379</th><td>};</td></tr>
<tr><th id="2380">2380</th><td></td></tr>
<tr><th id="2381">2381</th><td>} <i>// end anonymous namespace</i></td></tr>
<tr><th id="2382">2382</th><td></td></tr>
<tr><th id="2383">2383</th><td><a class="type" href="../../include/llvm/MC/LaneBitmask.h.html#llvm::LaneBitmask" title='llvm::LaneBitmask' data-ref="llvm::LaneBitmask">LaneBitmask</a> <a class="tu type" href="#(anonymousnamespace)::JoinVals" title='(anonymous namespace)::JoinVals' data-ref="(anonymousnamespace)::JoinVals">JoinVals</a>::<dfn class="tu decl def" id="_ZNK12_GLOBAL__N_18JoinVals17computeWriteLanesEPKN4llvm12MachineInstrERb" title='(anonymous namespace)::JoinVals::computeWriteLanes' data-type='llvm::LaneBitmask (anonymous namespace)::JoinVals::computeWriteLanes(const llvm::MachineInstr * DefMI, bool &amp; Redef) const' data-ref="_ZNK12_GLOBAL__N_18JoinVals17computeWriteLanesEPKN4llvm12MachineInstrERb">computeWriteLanes</dfn>(<em>const</em> <a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col6 decl" id="386DefMI" title='DefMI' data-type='const llvm::MachineInstr *' data-ref="386DefMI">DefMI</dfn>, <em>bool</em> &amp;<dfn class="local col7 decl" id="387Redef" title='Redef' data-type='bool &amp;' data-ref="387Redef">Redef</dfn>)</td></tr>
<tr><th id="2384">2384</th><td>  <em>const</em> {</td></tr>
<tr><th id="2385">2385</th><td>  <a class="type" href="../../include/llvm/MC/LaneBitmask.h.html#llvm::LaneBitmask" title='llvm::LaneBitmask' data-ref="llvm::LaneBitmask">LaneBitmask</a> <a class="ref fake" href="../../include/llvm/MC/LaneBitmask.h.html#_ZN4llvm11LaneBitmaskC1Ev" title='llvm::LaneBitmask::LaneBitmask' data-ref="_ZN4llvm11LaneBitmaskC1Ev"></a><dfn class="local col8 decl" id="388L" title='L' data-type='llvm::LaneBitmask' data-ref="388L">L</dfn>;</td></tr>
<tr><th id="2386">2386</th><td>  <b>for</b> (<em>const</em> <a class="type" href="../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col9 decl" id="389MO" title='MO' data-type='const llvm::MachineOperand &amp;' data-ref="389MO">MO</dfn> : <a class="local col6 ref" href="#386DefMI" title='DefMI' data-ref="386DefMI">DefMI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr8operandsEv" title='llvm::MachineInstr::operands' data-ref="_ZNK4llvm12MachineInstr8operandsEv">operands</a>()) {</td></tr>
<tr><th id="2387">2387</th><td>    <b>if</b> (!<a class="local col9 ref" href="#389MO" title='MO' data-ref="389MO">MO</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>() || <a class="local col9 ref" href="#389MO" title='MO' data-ref="389MO">MO</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>() != <a class="tu member" href="#(anonymousnamespace)::JoinVals::Reg" title='(anonymous namespace)::JoinVals::Reg' data-use='r' data-ref="(anonymousnamespace)::JoinVals::Reg">Reg</a> || !<a class="local col9 ref" href="#389MO" title='MO' data-ref="389MO">MO</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isDefEv" title='llvm::MachineOperand::isDef' data-ref="_ZNK4llvm14MachineOperand5isDefEv">isDef</a>())</td></tr>
<tr><th id="2388">2388</th><td>      <b>continue</b>;</td></tr>
<tr><th id="2389">2389</th><td>    <a class="local col8 ref" href="#388L" title='L' data-ref="388L">L</a> <a class="ref" href="../../include/llvm/MC/LaneBitmask.h.html#_ZN4llvm11LaneBitmaskoRES0_" title='llvm::LaneBitmask::operator|=' data-ref="_ZN4llvm11LaneBitmaskoRES0_">|=</a> <a class="tu member" href="#(anonymousnamespace)::JoinVals::TRI" title='(anonymous namespace)::JoinVals::TRI' data-use='r' data-ref="(anonymousnamespace)::JoinVals::TRI">TRI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm18TargetRegisterInfo22getSubRegIndexLaneMaskEj" title='llvm::TargetRegisterInfo::getSubRegIndexLaneMask' data-ref="_ZNK4llvm18TargetRegisterInfo22getSubRegIndexLaneMaskEj">getSubRegIndexLaneMask</a>(</td></tr>
<tr><th id="2390">2390</th><td>           <a class="tu member" href="#(anonymousnamespace)::JoinVals::TRI" title='(anonymous namespace)::JoinVals::TRI' data-use='r' data-ref="(anonymousnamespace)::JoinVals::TRI">TRI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm18TargetRegisterInfo20composeSubRegIndicesEjj" title='llvm::TargetRegisterInfo::composeSubRegIndices' data-ref="_ZNK4llvm18TargetRegisterInfo20composeSubRegIndicesEjj">composeSubRegIndices</a>(<a class="tu member" href="#(anonymousnamespace)::JoinVals::SubIdx" title='(anonymous namespace)::JoinVals::SubIdx' data-use='r' data-ref="(anonymousnamespace)::JoinVals::SubIdx">SubIdx</a>, <a class="local col9 ref" href="#389MO" title='MO' data-ref="389MO">MO</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand9getSubRegEv" title='llvm::MachineOperand::getSubReg' data-ref="_ZNK4llvm14MachineOperand9getSubRegEv">getSubReg</a>()));</td></tr>
<tr><th id="2391">2391</th><td>    <b>if</b> (<a class="local col9 ref" href="#389MO" title='MO' data-ref="389MO">MO</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand8readsRegEv" title='llvm::MachineOperand::readsReg' data-ref="_ZNK4llvm14MachineOperand8readsRegEv">readsReg</a>())</td></tr>
<tr><th id="2392">2392</th><td>      <a class="local col7 ref" href="#387Redef" title='Redef' data-ref="387Redef">Redef</a> = <b>true</b>;</td></tr>
<tr><th id="2393">2393</th><td>  }</td></tr>
<tr><th id="2394">2394</th><td>  <b>return</b> <a class="local col8 ref" href="#388L" title='L' data-ref="388L">L</a>;</td></tr>
<tr><th id="2395">2395</th><td>}</td></tr>
<tr><th id="2396">2396</th><td></td></tr>
<tr><th id="2397">2397</th><td><span class="namespace">std::</span><a class="type" href="../../../../include/c++/7/bits/stl_pair.h.html#std::pair" title='std::pair' data-ref="std::pair">pair</a>&lt;<em>const</em> <a class="type" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::VNInfo" title='llvm::VNInfo' data-ref="llvm::VNInfo">VNInfo</a>*, <em>unsigned</em>&gt; <a class="tu type" href="#(anonymousnamespace)::JoinVals" title='(anonymous namespace)::JoinVals' data-ref="(anonymousnamespace)::JoinVals">JoinVals</a>::<dfn class="tu decl def" id="_ZNK12_GLOBAL__N_18JoinVals15followCopyChainEPKN4llvm6VNInfoE" title='(anonymous namespace)::JoinVals::followCopyChain' data-type='std::pair&lt;const VNInfo *, unsigned int&gt; (anonymous namespace)::JoinVals::followCopyChain(const llvm::VNInfo * VNI) const' data-ref="_ZNK12_GLOBAL__N_18JoinVals15followCopyChainEPKN4llvm6VNInfoE">followCopyChain</dfn>(</td></tr>
<tr><th id="2398">2398</th><td>    <em>const</em> <a class="type" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::VNInfo" title='llvm::VNInfo' data-ref="llvm::VNInfo">VNInfo</a> *<dfn class="local col0 decl" id="390VNI" title='VNI' data-type='const llvm::VNInfo *' data-ref="390VNI">VNI</dfn>) <em>const</em> {</td></tr>
<tr><th id="2399">2399</th><td>  <em>unsigned</em> <dfn class="local col1 decl" id="391TrackReg" title='TrackReg' data-type='unsigned int' data-ref="391TrackReg">TrackReg</dfn> = <a class="tu member" href="#(anonymousnamespace)::JoinVals::Reg" title='(anonymous namespace)::JoinVals::Reg' data-use='r' data-ref="(anonymousnamespace)::JoinVals::Reg">Reg</a>;</td></tr>
<tr><th id="2400">2400</th><td></td></tr>
<tr><th id="2401">2401</th><td>  <b>while</b> (!<a class="local col0 ref" href="#390VNI" title='VNI' data-ref="390VNI">VNI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/LiveInterval.h.html#_ZNK4llvm6VNInfo8isPHIDefEv" title='llvm::VNInfo::isPHIDef' data-ref="_ZNK4llvm6VNInfo8isPHIDefEv">isPHIDef</a>()) {</td></tr>
<tr><th id="2402">2402</th><td>    <a class="type" href="../../include/llvm/CodeGen/SlotIndexes.h.html#llvm::SlotIndex" title='llvm::SlotIndex' data-ref="llvm::SlotIndex">SlotIndex</a> <dfn class="local col2 decl" id="392Def" title='Def' data-type='llvm::SlotIndex' data-ref="392Def">Def</dfn> = <a class="ref fake" href="../../include/llvm/CodeGen/SlotIndexes.h.html#83" title='llvm::SlotIndex::SlotIndex' data-ref="_ZN4llvm9SlotIndexC1ERKS0_"></a><a class="local col0 ref" href="#390VNI" title='VNI' data-ref="390VNI">VNI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::VNInfo::def" title='llvm::VNInfo::def' data-ref="llvm::VNInfo::def">def</a>;</td></tr>
<tr><th id="2403">2403</th><td>    <a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col3 decl" id="393MI" title='MI' data-type='llvm::MachineInstr *' data-ref="393MI">MI</dfn> = <a class="tu member" href="#(anonymousnamespace)::JoinVals::Indexes" title='(anonymous namespace)::JoinVals::Indexes' data-use='r' data-ref="(anonymousnamespace)::JoinVals::Indexes">Indexes</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/SlotIndexes.h.html#_ZNK4llvm11SlotIndexes23getInstructionFromIndexENS_9SlotIndexE" title='llvm::SlotIndexes::getInstructionFromIndex' data-ref="_ZNK4llvm11SlotIndexes23getInstructionFromIndexENS_9SlotIndexE">getInstructionFromIndex</a>(<a class="ref fake" href="../../include/llvm/CodeGen/SlotIndexes.h.html#83" title='llvm::SlotIndex::SlotIndex' data-ref="_ZN4llvm9SlotIndexC1ERKS0_"></a><a class="local col2 ref" href="#392Def" title='Def' data-ref="392Def">Def</a>);</td></tr>
<tr><th id="2404">2404</th><td>    <a class="macro" href="../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (MI &amp;&amp; &quot;No defining instruction&quot;) ? void (0) : __assert_fail (&quot;MI &amp;&amp; \&quot;No defining instruction\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/RegisterCoalescer.cpp&quot;, 2404, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col3 ref" href="#393MI" title='MI' data-ref="393MI">MI</a> &amp;&amp; <q>"No defining instruction"</q>);</td></tr>
<tr><th id="2405">2405</th><td>    <b>if</b> (!<a class="local col3 ref" href="#393MI" title='MI' data-ref="393MI">MI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10isFullCopyEv" title='llvm::MachineInstr::isFullCopy' data-ref="_ZNK4llvm12MachineInstr10isFullCopyEv">isFullCopy</a>())</td></tr>
<tr><th id="2406">2406</th><td>      <b>return</b> <span class="namespace">std::</span><a class="ref" href="../../../../include/c++/7/bits/stl_pair.h.html#_ZSt9make_pairOT_OT0_" title='std::make_pair' data-ref="_ZSt9make_pairOT_OT0_">make_pair</a>(<span class='refarg'><a class="local col0 ref" href="#390VNI" title='VNI' data-ref="390VNI">VNI</a></span>, <span class='refarg'><a class="local col1 ref" href="#391TrackReg" title='TrackReg' data-ref="391TrackReg">TrackReg</a></span>);</td></tr>
<tr><th id="2407">2407</th><td>    <em>unsigned</em> <dfn class="local col4 decl" id="394SrcReg" title='SrcReg' data-type='unsigned int' data-ref="394SrcReg">SrcReg</dfn> = <a class="local col3 ref" href="#393MI" title='MI' data-ref="393MI">MI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="2408">2408</th><td>    <b>if</b> (!<a class="type" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a>::<a class="ref" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm18TargetRegisterInfo17isVirtualRegisterEj" title='llvm::TargetRegisterInfo::isVirtualRegister' data-ref="_ZN4llvm18TargetRegisterInfo17isVirtualRegisterEj">isVirtualRegister</a>(<a class="local col4 ref" href="#394SrcReg" title='SrcReg' data-ref="394SrcReg">SrcReg</a>))</td></tr>
<tr><th id="2409">2409</th><td>      <b>return</b> <span class="namespace">std::</span><a class="ref" href="../../../../include/c++/7/bits/stl_pair.h.html#_ZSt9make_pairOT_OT0_" title='std::make_pair' data-ref="_ZSt9make_pairOT_OT0_">make_pair</a>(<span class='refarg'><a class="local col0 ref" href="#390VNI" title='VNI' data-ref="390VNI">VNI</a></span>, <span class='refarg'><a class="local col1 ref" href="#391TrackReg" title='TrackReg' data-ref="391TrackReg">TrackReg</a></span>);</td></tr>
<tr><th id="2410">2410</th><td></td></tr>
<tr><th id="2411">2411</th><td>    <em>const</em> <a class="type" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveInterval" title='llvm::LiveInterval' data-ref="llvm::LiveInterval">LiveInterval</a> &amp;<dfn class="local col5 decl" id="395LI" title='LI' data-type='const llvm::LiveInterval &amp;' data-ref="395LI">LI</dfn> = <a class="tu member" href="#(anonymousnamespace)::JoinVals::LIS" title='(anonymous namespace)::JoinVals::LIS' data-use='r' data-ref="(anonymousnamespace)::JoinVals::LIS">LIS</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/LiveIntervals.h.html#_ZN4llvm13LiveIntervals11getIntervalEj" title='llvm::LiveIntervals::getInterval' data-ref="_ZN4llvm13LiveIntervals11getIntervalEj">getInterval</a>(<a class="local col4 ref" href="#394SrcReg" title='SrcReg' data-ref="394SrcReg">SrcReg</a>);</td></tr>
<tr><th id="2412">2412</th><td>    <em>const</em> <a class="type" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::VNInfo" title='llvm::VNInfo' data-ref="llvm::VNInfo">VNInfo</a> *<dfn class="local col6 decl" id="396ValueIn" title='ValueIn' data-type='const llvm::VNInfo *' data-ref="396ValueIn">ValueIn</dfn>;</td></tr>
<tr><th id="2413">2413</th><td>    <i>// No subrange involved.</i></td></tr>
<tr><th id="2414">2414</th><td>    <b>if</b> (!<a class="tu member" href="#(anonymousnamespace)::JoinVals::SubRangeJoin" title='(anonymous namespace)::JoinVals::SubRangeJoin' data-use='r' data-ref="(anonymousnamespace)::JoinVals::SubRangeJoin">SubRangeJoin</a> || !<a class="local col5 ref" href="#395LI" title='LI' data-ref="395LI">LI</a>.<a class="ref" href="../../include/llvm/CodeGen/LiveInterval.h.html#_ZNK4llvm12LiveInterval12hasSubRangesEv" title='llvm::LiveInterval::hasSubRanges' data-ref="_ZNK4llvm12LiveInterval12hasSubRangesEv">hasSubRanges</a>()) {</td></tr>
<tr><th id="2415">2415</th><td>      <a class="type" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveQueryResult" title='llvm::LiveQueryResult' data-ref="llvm::LiveQueryResult">LiveQueryResult</a> <dfn class="local col7 decl" id="397LRQ" title='LRQ' data-type='llvm::LiveQueryResult' data-ref="397LRQ">LRQ</dfn> = <a class="local col5 ref" href="#395LI" title='LI' data-ref="395LI">LI</a>.<a class="ref" href="../../include/llvm/CodeGen/LiveInterval.h.html#_ZNK4llvm9LiveRange5QueryENS_9SlotIndexE" title='llvm::LiveRange::Query' data-ref="_ZNK4llvm9LiveRange5QueryENS_9SlotIndexE">Query</a>(<a class="ref fake" href="../../include/llvm/CodeGen/SlotIndexes.h.html#83" title='llvm::SlotIndex::SlotIndex' data-ref="_ZN4llvm9SlotIndexC1ERKS0_"></a><a class="local col2 ref" href="#392Def" title='Def' data-ref="392Def">Def</a>);</td></tr>
<tr><th id="2416">2416</th><td>      <a class="local col6 ref" href="#396ValueIn" title='ValueIn' data-ref="396ValueIn">ValueIn</a> = <a class="local col7 ref" href="#397LRQ" title='LRQ' data-ref="397LRQ">LRQ</a>.<a class="ref" href="../../include/llvm/CodeGen/LiveInterval.h.html#_ZNK4llvm15LiveQueryResult7valueInEv" title='llvm::LiveQueryResult::valueIn' data-ref="_ZNK4llvm15LiveQueryResult7valueInEv">valueIn</a>();</td></tr>
<tr><th id="2417">2417</th><td>    } <b>else</b> {</td></tr>
<tr><th id="2418">2418</th><td>      <i>// Query subranges. Ensure that all matching ones take us to the same def</i></td></tr>
<tr><th id="2419">2419</th><td><i>      // (allowing some of them to be undef).</i></td></tr>
<tr><th id="2420">2420</th><td>      <a class="local col6 ref" href="#396ValueIn" title='ValueIn' data-ref="396ValueIn">ValueIn</a> = <b>nullptr</b>;</td></tr>
<tr><th id="2421">2421</th><td>      <b>for</b> (<em>const</em> <a class="type" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveInterval" title='llvm::LiveInterval' data-ref="llvm::LiveInterval">LiveInterval</a>::<a class="type" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveInterval::SubRange" title='llvm::LiveInterval::SubRange' data-ref="llvm::LiveInterval::SubRange">SubRange</a> &amp;<dfn class="local col8 decl" id="398S" title='S' data-type='const LiveInterval::SubRange &amp;' data-ref="398S">S</dfn> : <a class="local col5 ref" href="#395LI" title='LI' data-ref="395LI">LI</a>.<a class="ref" href="../../include/llvm/CodeGen/LiveInterval.h.html#_ZNK4llvm12LiveInterval9subrangesEv" title='llvm::LiveInterval::subranges' data-ref="_ZNK4llvm12LiveInterval9subrangesEv">subranges</a>()) {</td></tr>
<tr><th id="2422">2422</th><td>        <i>// Transform lanemask to a mask in the joined live interval.</i></td></tr>
<tr><th id="2423">2423</th><td>        <a class="type" href="../../include/llvm/MC/LaneBitmask.h.html#llvm::LaneBitmask" title='llvm::LaneBitmask' data-ref="llvm::LaneBitmask">LaneBitmask</a> <dfn class="local col9 decl" id="399SMask" title='SMask' data-type='llvm::LaneBitmask' data-ref="399SMask">SMask</dfn> = <a class="tu member" href="#(anonymousnamespace)::JoinVals::TRI" title='(anonymous namespace)::JoinVals::TRI' data-use='r' data-ref="(anonymousnamespace)::JoinVals::TRI">TRI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm18TargetRegisterInfo26composeSubRegIndexLaneMaskEjNS_11LaneBitmaskE" title='llvm::TargetRegisterInfo::composeSubRegIndexLaneMask' data-ref="_ZNK4llvm18TargetRegisterInfo26composeSubRegIndexLaneMaskEjNS_11LaneBitmaskE">composeSubRegIndexLaneMask</a>(<a class="tu member" href="#(anonymousnamespace)::JoinVals::SubIdx" title='(anonymous namespace)::JoinVals::SubIdx' data-use='r' data-ref="(anonymousnamespace)::JoinVals::SubIdx">SubIdx</a>, <a class="ref fake" href="../../include/llvm/MC/LaneBitmask.h.html#39" title='llvm::LaneBitmask::LaneBitmask' data-ref="_ZN4llvm11LaneBitmaskC1ERKS0_"></a><a class="local col8 ref" href="#398S" title='S' data-ref="398S">S</a>.<a class="ref" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveInterval::SubRange::LaneMask" title='llvm::LiveInterval::SubRange::LaneMask' data-ref="llvm::LiveInterval::SubRange::LaneMask">LaneMask</a>);</td></tr>
<tr><th id="2424">2424</th><td>        <b>if</b> ((<a class="local col9 ref" href="#399SMask" title='SMask' data-ref="399SMask">SMask</a> <a class="ref" href="../../include/llvm/MC/LaneBitmask.h.html#_ZNK4llvm11LaneBitmaskanES0_" title='llvm::LaneBitmask::operator&amp;' data-ref="_ZNK4llvm11LaneBitmaskanES0_">&amp;</a> <a class="ref fake" href="../../include/llvm/MC/LaneBitmask.h.html#39" title='llvm::LaneBitmask::LaneBitmask' data-ref="_ZN4llvm11LaneBitmaskC1ERKS0_"></a><a class="tu member" href="#(anonymousnamespace)::JoinVals::LaneMask" title='(anonymous namespace)::JoinVals::LaneMask' data-use='r' data-ref="(anonymousnamespace)::JoinVals::LaneMask">LaneMask</a>).<a class="ref" href="../../include/llvm/MC/LaneBitmask.h.html#_ZNK4llvm11LaneBitmask4noneEv" title='llvm::LaneBitmask::none' data-ref="_ZNK4llvm11LaneBitmask4noneEv">none</a>())</td></tr>
<tr><th id="2425">2425</th><td>          <b>continue</b>;</td></tr>
<tr><th id="2426">2426</th><td>        <a class="type" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveQueryResult" title='llvm::LiveQueryResult' data-ref="llvm::LiveQueryResult">LiveQueryResult</a> <dfn class="local col0 decl" id="400LRQ" title='LRQ' data-type='llvm::LiveQueryResult' data-ref="400LRQ">LRQ</dfn> = <a class="local col8 ref" href="#398S" title='S' data-ref="398S">S</a>.<a class="ref" href="../../include/llvm/CodeGen/LiveInterval.h.html#_ZNK4llvm9LiveRange5QueryENS_9SlotIndexE" title='llvm::LiveRange::Query' data-ref="_ZNK4llvm9LiveRange5QueryENS_9SlotIndexE">Query</a>(<a class="ref fake" href="../../include/llvm/CodeGen/SlotIndexes.h.html#83" title='llvm::SlotIndex::SlotIndex' data-ref="_ZN4llvm9SlotIndexC1ERKS0_"></a><a class="local col2 ref" href="#392Def" title='Def' data-ref="392Def">Def</a>);</td></tr>
<tr><th id="2427">2427</th><td>        <b>if</b> (!<a class="local col6 ref" href="#396ValueIn" title='ValueIn' data-ref="396ValueIn">ValueIn</a>) {</td></tr>
<tr><th id="2428">2428</th><td>          <a class="local col6 ref" href="#396ValueIn" title='ValueIn' data-ref="396ValueIn">ValueIn</a> = <a class="local col0 ref" href="#400LRQ" title='LRQ' data-ref="400LRQ">LRQ</a>.<a class="ref" href="../../include/llvm/CodeGen/LiveInterval.h.html#_ZNK4llvm15LiveQueryResult7valueInEv" title='llvm::LiveQueryResult::valueIn' data-ref="_ZNK4llvm15LiveQueryResult7valueInEv">valueIn</a>();</td></tr>
<tr><th id="2429">2429</th><td>          <b>continue</b>;</td></tr>
<tr><th id="2430">2430</th><td>        }</td></tr>
<tr><th id="2431">2431</th><td>        <b>if</b> (<a class="local col0 ref" href="#400LRQ" title='LRQ' data-ref="400LRQ">LRQ</a>.<a class="ref" href="../../include/llvm/CodeGen/LiveInterval.h.html#_ZNK4llvm15LiveQueryResult7valueInEv" title='llvm::LiveQueryResult::valueIn' data-ref="_ZNK4llvm15LiveQueryResult7valueInEv">valueIn</a>() &amp;&amp; <a class="local col6 ref" href="#396ValueIn" title='ValueIn' data-ref="396ValueIn">ValueIn</a> != <a class="local col0 ref" href="#400LRQ" title='LRQ' data-ref="400LRQ">LRQ</a>.<a class="ref" href="../../include/llvm/CodeGen/LiveInterval.h.html#_ZNK4llvm15LiveQueryResult7valueInEv" title='llvm::LiveQueryResult::valueIn' data-ref="_ZNK4llvm15LiveQueryResult7valueInEv">valueIn</a>())</td></tr>
<tr><th id="2432">2432</th><td>          <b>return</b> <span class="namespace">std::</span><a class="ref" href="../../../../include/c++/7/bits/stl_pair.h.html#_ZSt9make_pairOT_OT0_" title='std::make_pair' data-ref="_ZSt9make_pairOT_OT0_">make_pair</a>(<span class='refarg'><a class="local col0 ref" href="#390VNI" title='VNI' data-ref="390VNI">VNI</a></span>, <span class='refarg'><a class="local col1 ref" href="#391TrackReg" title='TrackReg' data-ref="391TrackReg">TrackReg</a></span>);</td></tr>
<tr><th id="2433">2433</th><td>      }</td></tr>
<tr><th id="2434">2434</th><td>    }</td></tr>
<tr><th id="2435">2435</th><td>    <b>if</b> (<a class="local col6 ref" href="#396ValueIn" title='ValueIn' data-ref="396ValueIn">ValueIn</a> == <b>nullptr</b>) {</td></tr>
<tr><th id="2436">2436</th><td>      <i>// Reaching an undefined value is legitimate, for example:</i></td></tr>
<tr><th id="2437">2437</th><td><i>      //</i></td></tr>
<tr><th id="2438">2438</th><td><i>      // 1   undef %0.sub1 = ...  ;; %0.sub0 == undef</i></td></tr>
<tr><th id="2439">2439</th><td><i>      // 2   %1 = COPY %0         ;; %1 is defined here.</i></td></tr>
<tr><th id="2440">2440</th><td><i>      // 3   %0 = COPY %1         ;; Now %0.sub0 has a definition,</i></td></tr>
<tr><th id="2441">2441</th><td><i>      //                          ;; but it's equivalent to "undef".</i></td></tr>
<tr><th id="2442">2442</th><td>      <b>return</b> <a class="ref fake" href="../../../../include/c++/7/bits/stl_pair.h.html#_ZNSt4pairC1EOSt4pairIT_T0_E" title='std::pair::pair&lt;_T1, _T2&gt;' data-ref="_ZNSt4pairC1EOSt4pairIT_T0_E"></a><span class="namespace">std::</span><a class="ref" href="../../../../include/c++/7/bits/stl_pair.h.html#_ZSt9make_pairOT_OT0_" title='std::make_pair' data-ref="_ZSt9make_pairOT_OT0_">make_pair</a>(<b>nullptr</b>, <span class='refarg'><a class="local col4 ref" href="#394SrcReg" title='SrcReg' data-ref="394SrcReg">SrcReg</a></span>);</td></tr>
<tr><th id="2443">2443</th><td>    }</td></tr>
<tr><th id="2444">2444</th><td>    <a class="local col0 ref" href="#390VNI" title='VNI' data-ref="390VNI">VNI</a> = <a class="local col6 ref" href="#396ValueIn" title='ValueIn' data-ref="396ValueIn">ValueIn</a>;</td></tr>
<tr><th id="2445">2445</th><td>    <a class="local col1 ref" href="#391TrackReg" title='TrackReg' data-ref="391TrackReg">TrackReg</a> = <a class="local col4 ref" href="#394SrcReg" title='SrcReg' data-ref="394SrcReg">SrcReg</a>;</td></tr>
<tr><th id="2446">2446</th><td>  }</td></tr>
<tr><th id="2447">2447</th><td>  <b>return</b> <span class="namespace">std::</span><a class="ref" href="../../../../include/c++/7/bits/stl_pair.h.html#_ZSt9make_pairOT_OT0_" title='std::make_pair' data-ref="_ZSt9make_pairOT_OT0_">make_pair</a>(<span class='refarg'><a class="local col0 ref" href="#390VNI" title='VNI' data-ref="390VNI">VNI</a></span>, <span class='refarg'><a class="local col1 ref" href="#391TrackReg" title='TrackReg' data-ref="391TrackReg">TrackReg</a></span>);</td></tr>
<tr><th id="2448">2448</th><td>}</td></tr>
<tr><th id="2449">2449</th><td></td></tr>
<tr><th id="2450">2450</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::JoinVals" title='(anonymous namespace)::JoinVals' data-ref="(anonymousnamespace)::JoinVals">JoinVals</a>::<dfn class="tu decl def" id="_ZNK12_GLOBAL__N_18JoinVals15valuesIdenticalEPN4llvm6VNInfoES3_RKS0_" title='(anonymous namespace)::JoinVals::valuesIdentical' data-type='bool (anonymous namespace)::JoinVals::valuesIdentical(llvm::VNInfo * Value0, llvm::VNInfo * Value1, const (anonymous namespace)::JoinVals &amp; Other) const' data-ref="_ZNK12_GLOBAL__N_18JoinVals15valuesIdenticalEPN4llvm6VNInfoES3_RKS0_">valuesIdentical</dfn>(<a class="type" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::VNInfo" title='llvm::VNInfo' data-ref="llvm::VNInfo">VNInfo</a> *<dfn class="local col1 decl" id="401Value0" title='Value0' data-type='llvm::VNInfo *' data-ref="401Value0">Value0</dfn>, <a class="type" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::VNInfo" title='llvm::VNInfo' data-ref="llvm::VNInfo">VNInfo</a> *<dfn class="local col2 decl" id="402Value1" title='Value1' data-type='llvm::VNInfo *' data-ref="402Value1">Value1</dfn>,</td></tr>
<tr><th id="2451">2451</th><td>                               <em>const</em> <a class="tu type" href="#(anonymousnamespace)::JoinVals" title='(anonymous namespace)::JoinVals' data-ref="(anonymousnamespace)::JoinVals">JoinVals</a> &amp;<dfn class="local col3 decl" id="403Other" title='Other' data-type='const (anonymous namespace)::JoinVals &amp;' data-ref="403Other">Other</dfn>) <em>const</em> {</td></tr>
<tr><th id="2452">2452</th><td>  <em>const</em> <a class="type" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::VNInfo" title='llvm::VNInfo' data-ref="llvm::VNInfo">VNInfo</a> *<dfn class="local col4 decl" id="404Orig0" title='Orig0' data-type='const llvm::VNInfo *' data-ref="404Orig0">Orig0</dfn>;</td></tr>
<tr><th id="2453">2453</th><td>  <em>unsigned</em> <dfn class="local col5 decl" id="405Reg0" title='Reg0' data-type='unsigned int' data-ref="405Reg0">Reg0</dfn>;</td></tr>
<tr><th id="2454">2454</th><td>  <span class="namespace">std::</span><a class="ref" href="../../../../include/c++/7/tuple.html#_ZSt3tieDpRT_" title='std::tie' data-ref="_ZSt3tieDpRT_">tie</a>(<span class='refarg'><a class="local col4 ref" href="#404Orig0" title='Orig0' data-ref="404Orig0">Orig0</a></span>, <span class='refarg'><a class="local col5 ref" href="#405Reg0" title='Reg0' data-ref="405Reg0">Reg0</a></span>) <a class="ref" href="../../../../include/c++/7/tuple.html#_ZNSt5tupleIJT_T0_EEaSEOSt4pairIT_T0_E" title='std::tuple&lt;type-parameter-0-0, type-parameter-0-1&gt;::operator=' data-ref="_ZNSt5tupleIJT_T0_EEaSEOSt4pairIT_T0_E">=</a> <a class="tu member" href="#_ZNK12_GLOBAL__N_18JoinVals15followCopyChainEPKN4llvm6VNInfoE" title='(anonymous namespace)::JoinVals::followCopyChain' data-use='c' data-ref="_ZNK12_GLOBAL__N_18JoinVals15followCopyChainEPKN4llvm6VNInfoE">followCopyChain</a>(<a class="local col1 ref" href="#401Value0" title='Value0' data-ref="401Value0">Value0</a>);</td></tr>
<tr><th id="2455">2455</th><td>  <b>if</b> (<a class="local col4 ref" href="#404Orig0" title='Orig0' data-ref="404Orig0">Orig0</a> == <a class="local col2 ref" href="#402Value1" title='Value1' data-ref="402Value1">Value1</a> &amp;&amp; <a class="local col5 ref" href="#405Reg0" title='Reg0' data-ref="405Reg0">Reg0</a> == <a class="local col3 ref" href="#403Other" title='Other' data-ref="403Other">Other</a>.<a class="tu member" href="#(anonymousnamespace)::JoinVals::Reg" title='(anonymous namespace)::JoinVals::Reg' data-use='r' data-ref="(anonymousnamespace)::JoinVals::Reg">Reg</a>)</td></tr>
<tr><th id="2456">2456</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2457">2457</th><td></td></tr>
<tr><th id="2458">2458</th><td>  <em>const</em> <a class="type" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::VNInfo" title='llvm::VNInfo' data-ref="llvm::VNInfo">VNInfo</a> *<dfn class="local col6 decl" id="406Orig1" title='Orig1' data-type='const llvm::VNInfo *' data-ref="406Orig1">Orig1</dfn>;</td></tr>
<tr><th id="2459">2459</th><td>  <em>unsigned</em> <dfn class="local col7 decl" id="407Reg1" title='Reg1' data-type='unsigned int' data-ref="407Reg1">Reg1</dfn>;</td></tr>
<tr><th id="2460">2460</th><td>  <span class="namespace">std::</span><a class="ref" href="../../../../include/c++/7/tuple.html#_ZSt3tieDpRT_" title='std::tie' data-ref="_ZSt3tieDpRT_">tie</a>(<span class='refarg'><a class="local col6 ref" href="#406Orig1" title='Orig1' data-ref="406Orig1">Orig1</a></span>, <span class='refarg'><a class="local col7 ref" href="#407Reg1" title='Reg1' data-ref="407Reg1">Reg1</a></span>) <a class="ref" href="../../../../include/c++/7/tuple.html#_ZNSt5tupleIJT_T0_EEaSEOSt4pairIT_T0_E" title='std::tuple&lt;type-parameter-0-0, type-parameter-0-1&gt;::operator=' data-ref="_ZNSt5tupleIJT_T0_EEaSEOSt4pairIT_T0_E">=</a> <a class="local col3 ref" href="#403Other" title='Other' data-ref="403Other">Other</a>.<a class="tu member" href="#_ZNK12_GLOBAL__N_18JoinVals15followCopyChainEPKN4llvm6VNInfoE" title='(anonymous namespace)::JoinVals::followCopyChain' data-use='c' data-ref="_ZNK12_GLOBAL__N_18JoinVals15followCopyChainEPKN4llvm6VNInfoE">followCopyChain</a>(<a class="local col2 ref" href="#402Value1" title='Value1' data-ref="402Value1">Value1</a>);</td></tr>
<tr><th id="2461">2461</th><td>  <i>// If both values are undefined, and the source registers are the same</i></td></tr>
<tr><th id="2462">2462</th><td><i>  // register, the values are identical. Filter out cases where only one</i></td></tr>
<tr><th id="2463">2463</th><td><i>  // value is defined.</i></td></tr>
<tr><th id="2464">2464</th><td>  <b>if</b> (<a class="local col4 ref" href="#404Orig0" title='Orig0' data-ref="404Orig0">Orig0</a> == <b>nullptr</b> || <a class="local col6 ref" href="#406Orig1" title='Orig1' data-ref="406Orig1">Orig1</a> == <b>nullptr</b>)</td></tr>
<tr><th id="2465">2465</th><td>    <b>return</b> <a class="local col4 ref" href="#404Orig0" title='Orig0' data-ref="404Orig0">Orig0</a> == <a class="local col6 ref" href="#406Orig1" title='Orig1' data-ref="406Orig1">Orig1</a> &amp;&amp; <a class="local col5 ref" href="#405Reg0" title='Reg0' data-ref="405Reg0">Reg0</a> == <a class="local col7 ref" href="#407Reg1" title='Reg1' data-ref="407Reg1">Reg1</a>;</td></tr>
<tr><th id="2466">2466</th><td></td></tr>
<tr><th id="2467">2467</th><td>  <i>// The values are equal if they are defined at the same place and use the</i></td></tr>
<tr><th id="2468">2468</th><td><i>  // same register. Note that we cannot compare VNInfos directly as some of</i></td></tr>
<tr><th id="2469">2469</th><td><i>  // them might be from a copy created in mergeSubRangeInto()  while the other</i></td></tr>
<tr><th id="2470">2470</th><td><i>  // is from the original LiveInterval.</i></td></tr>
<tr><th id="2471">2471</th><td>  <b>return</b> <a class="local col4 ref" href="#404Orig0" title='Orig0' data-ref="404Orig0">Orig0</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::VNInfo::def" title='llvm::VNInfo::def' data-ref="llvm::VNInfo::def">def</a> <a class="ref" href="../../include/llvm/CodeGen/SlotIndexes.h.html#_ZNK4llvm9SlotIndexeqES0_" title='llvm::SlotIndex::operator==' data-ref="_ZNK4llvm9SlotIndexeqES0_">==</a> <a class="ref fake" href="../../include/llvm/CodeGen/SlotIndexes.h.html#83" title='llvm::SlotIndex::SlotIndex' data-ref="_ZN4llvm9SlotIndexC1ERKS0_"></a><a class="local col6 ref" href="#406Orig1" title='Orig1' data-ref="406Orig1">Orig1</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::VNInfo::def" title='llvm::VNInfo::def' data-ref="llvm::VNInfo::def">def</a> &amp;&amp; <a class="local col5 ref" href="#405Reg0" title='Reg0' data-ref="405Reg0">Reg0</a> == <a class="local col7 ref" href="#407Reg1" title='Reg1' data-ref="407Reg1">Reg1</a>;</td></tr>
<tr><th id="2472">2472</th><td>}</td></tr>
<tr><th id="2473">2473</th><td></td></tr>
<tr><th id="2474">2474</th><td><a class="tu type" href="#(anonymousnamespace)::JoinVals" title='(anonymous namespace)::JoinVals' data-ref="(anonymousnamespace)::JoinVals">JoinVals</a>::<a class="tu type" href="#(anonymousnamespace)::JoinVals::ConflictResolution" title='(anonymous namespace)::JoinVals::ConflictResolution' data-ref="(anonymousnamespace)::JoinVals::ConflictResolution">ConflictResolution</a></td></tr>
<tr><th id="2475">2475</th><td><a class="tu type" href="#(anonymousnamespace)::JoinVals" title='(anonymous namespace)::JoinVals' data-ref="(anonymousnamespace)::JoinVals">JoinVals</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_18JoinVals12analyzeValueEjRS0_" title='(anonymous namespace)::JoinVals::analyzeValue' data-type='JoinVals::ConflictResolution (anonymous namespace)::JoinVals::analyzeValue(unsigned int ValNo, (anonymous namespace)::JoinVals &amp; Other)' data-ref="_ZN12_GLOBAL__N_18JoinVals12analyzeValueEjRS0_">analyzeValue</dfn>(<em>unsigned</em> <dfn class="local col8 decl" id="408ValNo" title='ValNo' data-type='unsigned int' data-ref="408ValNo">ValNo</dfn>, <a class="tu type" href="#(anonymousnamespace)::JoinVals" title='(anonymous namespace)::JoinVals' data-ref="(anonymousnamespace)::JoinVals">JoinVals</a> &amp;<dfn class="local col9 decl" id="409Other" title='Other' data-type='(anonymous namespace)::JoinVals &amp;' data-ref="409Other">Other</dfn>) {</td></tr>
<tr><th id="2476">2476</th><td>  <a class="tu type" href="#(anonymousnamespace)::JoinVals::Val" title='(anonymous namespace)::JoinVals::Val' data-ref="(anonymousnamespace)::JoinVals::Val">Val</a> &amp;<dfn class="local col0 decl" id="410V" title='V' data-type='(anonymous namespace)::JoinVals::Val &amp;' data-ref="410V">V</dfn> = <a class="tu member" href="#(anonymousnamespace)::JoinVals::Vals" title='(anonymous namespace)::JoinVals::Vals' data-use='m' data-ref="(anonymousnamespace)::JoinVals::Vals">Vals</a><a class="tu ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-use='c' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm">[<a class="local col8 ref" href="#408ValNo" title='ValNo' data-ref="408ValNo">ValNo</a>]</a>;</td></tr>
<tr><th id="2477">2477</th><td>  <a class="macro" href="../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (!V.isAnalyzed() &amp;&amp; &quot;Value has already been analyzed!&quot;) ? void (0) : __assert_fail (&quot;!V.isAnalyzed() &amp;&amp; \&quot;Value has already been analyzed!\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/RegisterCoalescer.cpp&quot;, 2477, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(!<a class="local col0 ref" href="#410V" title='V' data-ref="410V">V</a>.<a class="tu ref" href="#_ZNK12_GLOBAL__N_18JoinVals3Val10isAnalyzedEv" title='(anonymous namespace)::JoinVals::Val::isAnalyzed' data-use='c' data-ref="_ZNK12_GLOBAL__N_18JoinVals3Val10isAnalyzedEv">isAnalyzed</a>() &amp;&amp; <q>"Value has already been analyzed!"</q>);</td></tr>
<tr><th id="2478">2478</th><td>  <a class="type" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::VNInfo" title='llvm::VNInfo' data-ref="llvm::VNInfo">VNInfo</a> *<dfn class="local col1 decl" id="411VNI" title='VNI' data-type='llvm::VNInfo *' data-ref="411VNI">VNI</dfn> = <a class="tu member" href="#(anonymousnamespace)::JoinVals::LR" title='(anonymous namespace)::JoinVals::LR' data-use='m' data-ref="(anonymousnamespace)::JoinVals::LR">LR</a>.<a class="ref" href="../../include/llvm/CodeGen/LiveInterval.h.html#_ZN4llvm9LiveRange13getValNumInfoEj" title='llvm::LiveRange::getValNumInfo' data-ref="_ZN4llvm9LiveRange13getValNumInfoEj">getValNumInfo</a>(<a class="local col8 ref" href="#408ValNo" title='ValNo' data-ref="408ValNo">ValNo</a>);</td></tr>
<tr><th id="2479">2479</th><td>  <b>if</b> (<a class="local col1 ref" href="#411VNI" title='VNI' data-ref="411VNI">VNI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/LiveInterval.h.html#_ZNK4llvm6VNInfo8isUnusedEv" title='llvm::VNInfo::isUnused' data-ref="_ZNK4llvm6VNInfo8isUnusedEv">isUnused</a>()) {</td></tr>
<tr><th id="2480">2480</th><td>    <a class="local col0 ref" href="#410V" title='V' data-ref="410V">V</a>.<a class="tu ref" href="#(anonymousnamespace)::JoinVals::Val::WriteLanes" title='(anonymous namespace)::JoinVals::Val::WriteLanes' data-use='w' data-ref="(anonymousnamespace)::JoinVals::Val::WriteLanes">WriteLanes</a> <a class="ref" href="../../include/llvm/MC/LaneBitmask.h.html#39" title='llvm::LaneBitmask::operator=' data-ref="_ZN4llvm11LaneBitmaskaSEOS0_">=</a> <a class="type" href="../../include/llvm/MC/LaneBitmask.h.html#llvm::LaneBitmask" title='llvm::LaneBitmask' data-ref="llvm::LaneBitmask">LaneBitmask</a>::<a class="ref" href="../../include/llvm/MC/LaneBitmask.h.html#_ZN4llvm11LaneBitmask6getAllEv" title='llvm::LaneBitmask::getAll' data-ref="_ZN4llvm11LaneBitmask6getAllEv">getAll</a>();</td></tr>
<tr><th id="2481">2481</th><td>    <b>return</b> <a class="tu enum" href="#(anonymousnamespace)::JoinVals::ConflictResolution::CR_Keep" title='(anonymous namespace)::JoinVals::ConflictResolution::CR_Keep' data-use='r' data-ref="(anonymousnamespace)::JoinVals::ConflictResolution::CR_Keep">CR_Keep</a>;</td></tr>
<tr><th id="2482">2482</th><td>  }</td></tr>
<tr><th id="2483">2483</th><td></td></tr>
<tr><th id="2484">2484</th><td>  <i>// Get the instruction defining this value, compute the lanes written.</i></td></tr>
<tr><th id="2485">2485</th><td>  <em>const</em> <a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col2 decl" id="412DefMI" title='DefMI' data-type='const llvm::MachineInstr *' data-ref="412DefMI">DefMI</dfn> = <b>nullptr</b>;</td></tr>
<tr><th id="2486">2486</th><td>  <b>if</b> (<a class="local col1 ref" href="#411VNI" title='VNI' data-ref="411VNI">VNI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/LiveInterval.h.html#_ZNK4llvm6VNInfo8isPHIDefEv" title='llvm::VNInfo::isPHIDef' data-ref="_ZNK4llvm6VNInfo8isPHIDefEv">isPHIDef</a>()) {</td></tr>
<tr><th id="2487">2487</th><td>    <i>// Conservatively assume that all lanes in a PHI are valid.</i></td></tr>
<tr><th id="2488">2488</th><td>    <a class="type" href="../../include/llvm/MC/LaneBitmask.h.html#llvm::LaneBitmask" title='llvm::LaneBitmask' data-ref="llvm::LaneBitmask">LaneBitmask</a> <dfn class="local col3 decl" id="413Lanes" title='Lanes' data-type='llvm::LaneBitmask' data-ref="413Lanes">Lanes</dfn> = <a class="tu member" href="#(anonymousnamespace)::JoinVals::SubRangeJoin" title='(anonymous namespace)::JoinVals::SubRangeJoin' data-use='r' data-ref="(anonymousnamespace)::JoinVals::SubRangeJoin">SubRangeJoin</a> ? <a class="type" href="../../include/llvm/MC/LaneBitmask.h.html#llvm::LaneBitmask" title='llvm::LaneBitmask' data-ref="llvm::LaneBitmask">LaneBitmask</a>::<a class="ref" href="../../include/llvm/MC/LaneBitmask.h.html#_ZN4llvm11LaneBitmask7getLaneEj" title='llvm::LaneBitmask::getLane' data-ref="_ZN4llvm11LaneBitmask7getLaneEj">getLane</a>(<var>0</var>)</td></tr>
<tr><th id="2489">2489</th><td>                                     : <a class="tu member" href="#(anonymousnamespace)::JoinVals::TRI" title='(anonymous namespace)::JoinVals::TRI' data-use='r' data-ref="(anonymousnamespace)::JoinVals::TRI">TRI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm18TargetRegisterInfo22getSubRegIndexLaneMaskEj" title='llvm::TargetRegisterInfo::getSubRegIndexLaneMask' data-ref="_ZNK4llvm18TargetRegisterInfo22getSubRegIndexLaneMaskEj">getSubRegIndexLaneMask</a>(<a class="tu member" href="#(anonymousnamespace)::JoinVals::SubIdx" title='(anonymous namespace)::JoinVals::SubIdx' data-use='r' data-ref="(anonymousnamespace)::JoinVals::SubIdx">SubIdx</a>);</td></tr>
<tr><th id="2490">2490</th><td>    <a class="local col0 ref" href="#410V" title='V' data-ref="410V">V</a>.<a class="tu ref" href="#(anonymousnamespace)::JoinVals::Val::ValidLanes" title='(anonymous namespace)::JoinVals::Val::ValidLanes' data-use='w' data-ref="(anonymousnamespace)::JoinVals::Val::ValidLanes">ValidLanes</a> <a class="ref" href="../../include/llvm/MC/LaneBitmask.h.html#39" title='llvm::LaneBitmask::operator=' data-ref="_ZN4llvm11LaneBitmaskaSERKS0_">=</a> <a class="local col0 ref" href="#410V" title='V' data-ref="410V">V</a>.<a class="tu ref" href="#(anonymousnamespace)::JoinVals::Val::WriteLanes" title='(anonymous namespace)::JoinVals::Val::WriteLanes' data-use='w' data-ref="(anonymousnamespace)::JoinVals::Val::WriteLanes">WriteLanes</a> <a class="ref" href="../../include/llvm/MC/LaneBitmask.h.html#39" title='llvm::LaneBitmask::operator=' data-ref="_ZN4llvm11LaneBitmaskaSERKS0_">=</a> <a class="local col3 ref" href="#413Lanes" title='Lanes' data-ref="413Lanes">Lanes</a>;</td></tr>
<tr><th id="2491">2491</th><td>  } <b>else</b> {</td></tr>
<tr><th id="2492">2492</th><td>    <a class="local col2 ref" href="#412DefMI" title='DefMI' data-ref="412DefMI">DefMI</a> = <a class="tu member" href="#(anonymousnamespace)::JoinVals::Indexes" title='(anonymous namespace)::JoinVals::Indexes' data-use='r' data-ref="(anonymousnamespace)::JoinVals::Indexes">Indexes</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/SlotIndexes.h.html#_ZNK4llvm11SlotIndexes23getInstructionFromIndexENS_9SlotIndexE" title='llvm::SlotIndexes::getInstructionFromIndex' data-ref="_ZNK4llvm11SlotIndexes23getInstructionFromIndexENS_9SlotIndexE">getInstructionFromIndex</a>(<a class="ref fake" href="../../include/llvm/CodeGen/SlotIndexes.h.html#83" title='llvm::SlotIndex::SlotIndex' data-ref="_ZN4llvm9SlotIndexC1ERKS0_"></a><a class="local col1 ref" href="#411VNI" title='VNI' data-ref="411VNI">VNI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::VNInfo::def" title='llvm::VNInfo::def' data-ref="llvm::VNInfo::def">def</a>);</td></tr>
<tr><th id="2493">2493</th><td>    <a class="macro" href="../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (DefMI != nullptr) ? void (0) : __assert_fail (&quot;DefMI != nullptr&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/RegisterCoalescer.cpp&quot;, 2493, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col2 ref" href="#412DefMI" title='DefMI' data-ref="412DefMI">DefMI</a> != <b>nullptr</b>);</td></tr>
<tr><th id="2494">2494</th><td>    <b>if</b> (<a class="tu member" href="#(anonymousnamespace)::JoinVals::SubRangeJoin" title='(anonymous namespace)::JoinVals::SubRangeJoin' data-use='r' data-ref="(anonymousnamespace)::JoinVals::SubRangeJoin">SubRangeJoin</a>) {</td></tr>
<tr><th id="2495">2495</th><td>      <i>// We don't care about the lanes when joining subregister ranges.</i></td></tr>
<tr><th id="2496">2496</th><td>      <a class="local col0 ref" href="#410V" title='V' data-ref="410V">V</a>.<a class="tu ref" href="#(anonymousnamespace)::JoinVals::Val::WriteLanes" title='(anonymous namespace)::JoinVals::Val::WriteLanes' data-use='w' data-ref="(anonymousnamespace)::JoinVals::Val::WriteLanes">WriteLanes</a> <a class="ref" href="../../include/llvm/MC/LaneBitmask.h.html#39" title='llvm::LaneBitmask::operator=' data-ref="_ZN4llvm11LaneBitmaskaSERKS0_">=</a> <a class="local col0 ref" href="#410V" title='V' data-ref="410V">V</a>.<a class="tu ref" href="#(anonymousnamespace)::JoinVals::Val::ValidLanes" title='(anonymous namespace)::JoinVals::Val::ValidLanes' data-use='w' data-ref="(anonymousnamespace)::JoinVals::Val::ValidLanes">ValidLanes</a> <a class="ref" href="../../include/llvm/MC/LaneBitmask.h.html#39" title='llvm::LaneBitmask::operator=' data-ref="_ZN4llvm11LaneBitmaskaSEOS0_">=</a> <a class="type" href="../../include/llvm/MC/LaneBitmask.h.html#llvm::LaneBitmask" title='llvm::LaneBitmask' data-ref="llvm::LaneBitmask">LaneBitmask</a>::<a class="ref" href="../../include/llvm/MC/LaneBitmask.h.html#_ZN4llvm11LaneBitmask7getLaneEj" title='llvm::LaneBitmask::getLane' data-ref="_ZN4llvm11LaneBitmask7getLaneEj">getLane</a>(<var>0</var>);</td></tr>
<tr><th id="2497">2497</th><td>      <b>if</b> (<a class="local col2 ref" href="#412DefMI" title='DefMI' data-ref="412DefMI">DefMI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr13isImplicitDefEv" title='llvm::MachineInstr::isImplicitDef' data-ref="_ZNK4llvm12MachineInstr13isImplicitDefEv">isImplicitDef</a>()) {</td></tr>
<tr><th id="2498">2498</th><td>        <a class="local col0 ref" href="#410V" title='V' data-ref="410V">V</a>.<a class="tu ref" href="#(anonymousnamespace)::JoinVals::Val::ValidLanes" title='(anonymous namespace)::JoinVals::Val::ValidLanes' data-use='w' data-ref="(anonymousnamespace)::JoinVals::Val::ValidLanes">ValidLanes</a> <a class="ref" href="../../include/llvm/MC/LaneBitmask.h.html#39" title='llvm::LaneBitmask::operator=' data-ref="_ZN4llvm11LaneBitmaskaSEOS0_">=</a> <a class="type" href="../../include/llvm/MC/LaneBitmask.h.html#llvm::LaneBitmask" title='llvm::LaneBitmask' data-ref="llvm::LaneBitmask">LaneBitmask</a>::<a class="ref" href="../../include/llvm/MC/LaneBitmask.h.html#_ZN4llvm11LaneBitmask7getNoneEv" title='llvm::LaneBitmask::getNone' data-ref="_ZN4llvm11LaneBitmask7getNoneEv">getNone</a>();</td></tr>
<tr><th id="2499">2499</th><td>        <a class="local col0 ref" href="#410V" title='V' data-ref="410V">V</a>.<a class="tu ref" href="#(anonymousnamespace)::JoinVals::Val::ErasableImplicitDef" title='(anonymous namespace)::JoinVals::Val::ErasableImplicitDef' data-use='w' data-ref="(anonymousnamespace)::JoinVals::Val::ErasableImplicitDef">ErasableImplicitDef</a> = <b>true</b>;</td></tr>
<tr><th id="2500">2500</th><td>      }</td></tr>
<tr><th id="2501">2501</th><td>    } <b>else</b> {</td></tr>
<tr><th id="2502">2502</th><td>      <em>bool</em> <dfn class="local col4 decl" id="414Redef" title='Redef' data-type='bool' data-ref="414Redef">Redef</dfn> = <b>false</b>;</td></tr>
<tr><th id="2503">2503</th><td>      <a class="local col0 ref" href="#410V" title='V' data-ref="410V">V</a>.<a class="tu ref" href="#(anonymousnamespace)::JoinVals::Val::ValidLanes" title='(anonymous namespace)::JoinVals::Val::ValidLanes' data-use='w' data-ref="(anonymousnamespace)::JoinVals::Val::ValidLanes">ValidLanes</a> <a class="ref" href="../../include/llvm/MC/LaneBitmask.h.html#39" title='llvm::LaneBitmask::operator=' data-ref="_ZN4llvm11LaneBitmaskaSERKS0_">=</a> <a class="local col0 ref" href="#410V" title='V' data-ref="410V">V</a>.<a class="tu ref" href="#(anonymousnamespace)::JoinVals::Val::WriteLanes" title='(anonymous namespace)::JoinVals::Val::WriteLanes' data-use='w' data-ref="(anonymousnamespace)::JoinVals::Val::WriteLanes">WriteLanes</a> <a class="ref" href="../../include/llvm/MC/LaneBitmask.h.html#39" title='llvm::LaneBitmask::operator=' data-ref="_ZN4llvm11LaneBitmaskaSEOS0_">=</a> <a class="tu member" href="#_ZNK12_GLOBAL__N_18JoinVals17computeWriteLanesEPKN4llvm12MachineInstrERb" title='(anonymous namespace)::JoinVals::computeWriteLanes' data-use='c' data-ref="_ZNK12_GLOBAL__N_18JoinVals17computeWriteLanesEPKN4llvm12MachineInstrERb">computeWriteLanes</a>(<a class="local col2 ref" href="#412DefMI" title='DefMI' data-ref="412DefMI">DefMI</a>, <span class='refarg'><a class="local col4 ref" href="#414Redef" title='Redef' data-ref="414Redef">Redef</a></span>);</td></tr>
<tr><th id="2504">2504</th><td></td></tr>
<tr><th id="2505">2505</th><td>      <i>// If this is a read-modify-write instruction, there may be more valid</i></td></tr>
<tr><th id="2506">2506</th><td><i>      // lanes than the ones written by this instruction.</i></td></tr>
<tr><th id="2507">2507</th><td><i>      // This only covers partial redef operands. DefMI may have normal use</i></td></tr>
<tr><th id="2508">2508</th><td><i>      // operands reading the register. They don't contribute valid lanes.</i></td></tr>
<tr><th id="2509">2509</th><td><i>      //</i></td></tr>
<tr><th id="2510">2510</th><td><i>      // This adds ssub1 to the set of valid lanes in %src:</i></td></tr>
<tr><th id="2511">2511</th><td><i>      //</i></td></tr>
<tr><th id="2512">2512</th><td><i>      //   %src:ssub1 = FOO</i></td></tr>
<tr><th id="2513">2513</th><td><i>      //</i></td></tr>
<tr><th id="2514">2514</th><td><i>      // This leaves only ssub1 valid, making any other lanes undef:</i></td></tr>
<tr><th id="2515">2515</th><td><i>      //</i></td></tr>
<tr><th id="2516">2516</th><td><i>      //   %src:ssub1&lt;def,read-undef&gt; = FOO %src:ssub2</i></td></tr>
<tr><th id="2517">2517</th><td><i>      //</i></td></tr>
<tr><th id="2518">2518</th><td><i>      // The &lt;read-undef&gt; flag on the def operand means that old lane values are</i></td></tr>
<tr><th id="2519">2519</th><td><i>      // not important.</i></td></tr>
<tr><th id="2520">2520</th><td>      <b>if</b> (<a class="local col4 ref" href="#414Redef" title='Redef' data-ref="414Redef">Redef</a>) {</td></tr>
<tr><th id="2521">2521</th><td>        <a class="local col0 ref" href="#410V" title='V' data-ref="410V">V</a>.<a class="tu ref" href="#(anonymousnamespace)::JoinVals::Val::RedefVNI" title='(anonymous namespace)::JoinVals::Val::RedefVNI' data-use='w' data-ref="(anonymousnamespace)::JoinVals::Val::RedefVNI">RedefVNI</a> = <a class="tu member" href="#(anonymousnamespace)::JoinVals::LR" title='(anonymous namespace)::JoinVals::LR' data-use='m' data-ref="(anonymousnamespace)::JoinVals::LR">LR</a>.<a class="ref" href="../../include/llvm/CodeGen/LiveInterval.h.html#_ZNK4llvm9LiveRange5QueryENS_9SlotIndexE" title='llvm::LiveRange::Query' data-ref="_ZNK4llvm9LiveRange5QueryENS_9SlotIndexE">Query</a>(<a class="ref fake" href="../../include/llvm/CodeGen/SlotIndexes.h.html#83" title='llvm::SlotIndex::SlotIndex' data-ref="_ZN4llvm9SlotIndexC1ERKS0_"></a><a class="local col1 ref" href="#411VNI" title='VNI' data-ref="411VNI">VNI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::VNInfo::def" title='llvm::VNInfo::def' data-ref="llvm::VNInfo::def">def</a>).<a class="ref" href="../../include/llvm/CodeGen/LiveInterval.h.html#_ZNK4llvm15LiveQueryResult7valueInEv" title='llvm::LiveQueryResult::valueIn' data-ref="_ZNK4llvm15LiveQueryResult7valueInEv">valueIn</a>();</td></tr>
<tr><th id="2522">2522</th><td>        <a class="macro" href="../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; ((TrackSubRegLiveness || V.RedefVNI) &amp;&amp; &quot;Instruction is reading nonexistent value&quot;) ? void (0) : __assert_fail (&quot;(TrackSubRegLiveness || V.RedefVNI) &amp;&amp; \&quot;Instruction is reading nonexistent value\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/RegisterCoalescer.cpp&quot;, 2523, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>((<a class="tu member" href="#(anonymousnamespace)::JoinVals::TrackSubRegLiveness" title='(anonymous namespace)::JoinVals::TrackSubRegLiveness' data-use='r' data-ref="(anonymousnamespace)::JoinVals::TrackSubRegLiveness">TrackSubRegLiveness</a> || <a class="local col0 ref" href="#410V" title='V' data-ref="410V">V</a>.<a class="tu ref" href="#(anonymousnamespace)::JoinVals::Val::RedefVNI" title='(anonymous namespace)::JoinVals::Val::RedefVNI' data-use='r' data-ref="(anonymousnamespace)::JoinVals::Val::RedefVNI">RedefVNI</a>) &amp;&amp;</td></tr>
<tr><th id="2523">2523</th><td>               <q>"Instruction is reading nonexistent value"</q>);</td></tr>
<tr><th id="2524">2524</th><td>        <b>if</b> (<a class="local col0 ref" href="#410V" title='V' data-ref="410V">V</a>.<a class="tu ref" href="#(anonymousnamespace)::JoinVals::Val::RedefVNI" title='(anonymous namespace)::JoinVals::Val::RedefVNI' data-use='r' data-ref="(anonymousnamespace)::JoinVals::Val::RedefVNI">RedefVNI</a> != <b>nullptr</b>) {</td></tr>
<tr><th id="2525">2525</th><td>          <a class="tu member" href="#_ZN12_GLOBAL__N_18JoinVals17computeAssignmentEjRS0_" title='(anonymous namespace)::JoinVals::computeAssignment' data-use='c' data-ref="_ZN12_GLOBAL__N_18JoinVals17computeAssignmentEjRS0_">computeAssignment</a>(<a class="local col0 ref" href="#410V" title='V' data-ref="410V">V</a>.<a class="tu ref" href="#(anonymousnamespace)::JoinVals::Val::RedefVNI" title='(anonymous namespace)::JoinVals::Val::RedefVNI' data-use='r' data-ref="(anonymousnamespace)::JoinVals::Val::RedefVNI">RedefVNI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::VNInfo::id" title='llvm::VNInfo::id' data-ref="llvm::VNInfo::id">id</a>, <span class='refarg'><a class="local col9 ref" href="#409Other" title='Other' data-ref="409Other">Other</a></span>);</td></tr>
<tr><th id="2526">2526</th><td>          <a class="local col0 ref" href="#410V" title='V' data-ref="410V">V</a>.<a class="tu ref" href="#(anonymousnamespace)::JoinVals::Val::ValidLanes" title='(anonymous namespace)::JoinVals::Val::ValidLanes' data-use='w' data-ref="(anonymousnamespace)::JoinVals::Val::ValidLanes">ValidLanes</a> <a class="ref" href="../../include/llvm/MC/LaneBitmask.h.html#_ZN4llvm11LaneBitmaskoRES0_" title='llvm::LaneBitmask::operator|=' data-ref="_ZN4llvm11LaneBitmaskoRES0_">|=</a> <a class="ref fake" href="../../include/llvm/MC/LaneBitmask.h.html#39" title='llvm::LaneBitmask::LaneBitmask' data-ref="_ZN4llvm11LaneBitmaskC1ERKS0_"></a><a class="tu member" href="#(anonymousnamespace)::JoinVals::Vals" title='(anonymous namespace)::JoinVals::Vals' data-use='m' data-ref="(anonymousnamespace)::JoinVals::Vals">Vals</a><a class="tu ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-use='c' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm">[<a class="local col0 ref" href="#410V" title='V' data-ref="410V">V</a>.<a class="tu ref" href="#(anonymousnamespace)::JoinVals::Val::RedefVNI" title='(anonymous namespace)::JoinVals::Val::RedefVNI' data-use='r' data-ref="(anonymousnamespace)::JoinVals::Val::RedefVNI">RedefVNI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::VNInfo::id" title='llvm::VNInfo::id' data-ref="llvm::VNInfo::id">id</a>]</a>.<a class="tu ref" href="#(anonymousnamespace)::JoinVals::Val::ValidLanes" title='(anonymous namespace)::JoinVals::Val::ValidLanes' data-use='r' data-ref="(anonymousnamespace)::JoinVals::Val::ValidLanes">ValidLanes</a>;</td></tr>
<tr><th id="2527">2527</th><td>        }</td></tr>
<tr><th id="2528">2528</th><td>      }</td></tr>
<tr><th id="2529">2529</th><td></td></tr>
<tr><th id="2530">2530</th><td>      <i>// An IMPLICIT_DEF writes undef values.</i></td></tr>
<tr><th id="2531">2531</th><td>      <b>if</b> (<a class="local col2 ref" href="#412DefMI" title='DefMI' data-ref="412DefMI">DefMI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr13isImplicitDefEv" title='llvm::MachineInstr::isImplicitDef' data-ref="_ZNK4llvm12MachineInstr13isImplicitDefEv">isImplicitDef</a>()) {</td></tr>
<tr><th id="2532">2532</th><td>        <i>// We normally expect IMPLICIT_DEF values to be live only until the end</i></td></tr>
<tr><th id="2533">2533</th><td><i>        // of their block. If the value is really live longer and gets pruned in</i></td></tr>
<tr><th id="2534">2534</th><td><i>        // another block, this flag is cleared again.</i></td></tr>
<tr><th id="2535">2535</th><td><i>        //</i></td></tr>
<tr><th id="2536">2536</th><td><i>        // Clearing the valid lanes is deferred until it is sure this can be</i></td></tr>
<tr><th id="2537">2537</th><td><i>        // erased.</i></td></tr>
<tr><th id="2538">2538</th><td>        <a class="local col0 ref" href="#410V" title='V' data-ref="410V">V</a>.<a class="tu ref" href="#(anonymousnamespace)::JoinVals::Val::ErasableImplicitDef" title='(anonymous namespace)::JoinVals::Val::ErasableImplicitDef' data-use='w' data-ref="(anonymousnamespace)::JoinVals::Val::ErasableImplicitDef">ErasableImplicitDef</a> = <b>true</b>;</td></tr>
<tr><th id="2539">2539</th><td>      }</td></tr>
<tr><th id="2540">2540</th><td>    }</td></tr>
<tr><th id="2541">2541</th><td>  }</td></tr>
<tr><th id="2542">2542</th><td></td></tr>
<tr><th id="2543">2543</th><td>  <i>// Find the value in Other that overlaps VNI-&gt;def, if any.</i></td></tr>
<tr><th id="2544">2544</th><td>  <a class="type" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveQueryResult" title='llvm::LiveQueryResult' data-ref="llvm::LiveQueryResult">LiveQueryResult</a> <dfn class="local col5 decl" id="415OtherLRQ" title='OtherLRQ' data-type='llvm::LiveQueryResult' data-ref="415OtherLRQ">OtherLRQ</dfn> = <a class="local col9 ref" href="#409Other" title='Other' data-ref="409Other">Other</a>.<a class="tu member" href="#(anonymousnamespace)::JoinVals::LR" title='(anonymous namespace)::JoinVals::LR' data-use='m' data-ref="(anonymousnamespace)::JoinVals::LR">LR</a>.<a class="ref" href="../../include/llvm/CodeGen/LiveInterval.h.html#_ZNK4llvm9LiveRange5QueryENS_9SlotIndexE" title='llvm::LiveRange::Query' data-ref="_ZNK4llvm9LiveRange5QueryENS_9SlotIndexE">Query</a>(<a class="ref fake" href="../../include/llvm/CodeGen/SlotIndexes.h.html#83" title='llvm::SlotIndex::SlotIndex' data-ref="_ZN4llvm9SlotIndexC1ERKS0_"></a><a class="local col1 ref" href="#411VNI" title='VNI' data-ref="411VNI">VNI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::VNInfo::def" title='llvm::VNInfo::def' data-ref="llvm::VNInfo::def">def</a>);</td></tr>
<tr><th id="2545">2545</th><td></td></tr>
<tr><th id="2546">2546</th><td>  <i>// It is possible that both values are defined by the same instruction, or</i></td></tr>
<tr><th id="2547">2547</th><td><i>  // the values are PHIs defined in the same block. When that happens, the two</i></td></tr>
<tr><th id="2548">2548</th><td><i>  // values should be merged into one, but not into any preceding value.</i></td></tr>
<tr><th id="2549">2549</th><td><i>  // The first value defined or visited gets CR_Keep, the other gets CR_Merge.</i></td></tr>
<tr><th id="2550">2550</th><td>  <b>if</b> (<a class="type" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::VNInfo" title='llvm::VNInfo' data-ref="llvm::VNInfo">VNInfo</a> *<dfn class="local col6 decl" id="416OtherVNI" title='OtherVNI' data-type='llvm::VNInfo *' data-ref="416OtherVNI"><a class="local col6 ref" href="#416OtherVNI" title='OtherVNI' data-ref="416OtherVNI">OtherVNI</a></dfn> = <a class="local col5 ref" href="#415OtherLRQ" title='OtherLRQ' data-ref="415OtherLRQ">OtherLRQ</a>.<a class="ref" href="../../include/llvm/CodeGen/LiveInterval.h.html#_ZNK4llvm15LiveQueryResult12valueDefinedEv" title='llvm::LiveQueryResult::valueDefined' data-ref="_ZNK4llvm15LiveQueryResult12valueDefinedEv">valueDefined</a>()) {</td></tr>
<tr><th id="2551">2551</th><td>    <a class="macro" href="../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (SlotIndex::isSameInstr(VNI-&gt;def, OtherVNI-&gt;def) &amp;&amp; &quot;Broken LRQ&quot;) ? void (0) : __assert_fail (&quot;SlotIndex::isSameInstr(VNI-&gt;def, OtherVNI-&gt;def) &amp;&amp; \&quot;Broken LRQ\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/RegisterCoalescer.cpp&quot;, 2551, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="type" href="../../include/llvm/CodeGen/SlotIndexes.h.html#llvm::SlotIndex" title='llvm::SlotIndex' data-ref="llvm::SlotIndex">SlotIndex</a>::<a class="ref" href="../../include/llvm/CodeGen/SlotIndexes.h.html#_ZN4llvm9SlotIndex11isSameInstrES0_S0_" title='llvm::SlotIndex::isSameInstr' data-ref="_ZN4llvm9SlotIndex11isSameInstrES0_S0_">isSameInstr</a>(<a class="ref fake" href="../../include/llvm/CodeGen/SlotIndexes.h.html#83" title='llvm::SlotIndex::SlotIndex' data-ref="_ZN4llvm9SlotIndexC1ERKS0_"></a><a class="local col1 ref" href="#411VNI" title='VNI' data-ref="411VNI">VNI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::VNInfo::def" title='llvm::VNInfo::def' data-ref="llvm::VNInfo::def">def</a>, <a class="ref fake" href="../../include/llvm/CodeGen/SlotIndexes.h.html#83" title='llvm::SlotIndex::SlotIndex' data-ref="_ZN4llvm9SlotIndexC1ERKS0_"></a><a class="local col6 ref" href="#416OtherVNI" title='OtherVNI' data-ref="416OtherVNI">OtherVNI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::VNInfo::def" title='llvm::VNInfo::def' data-ref="llvm::VNInfo::def">def</a>) &amp;&amp; <q>"Broken LRQ"</q>);</td></tr>
<tr><th id="2552">2552</th><td></td></tr>
<tr><th id="2553">2553</th><td>    <i>// One value stays, the other is merged. Keep the earlier one, or the first</i></td></tr>
<tr><th id="2554">2554</th><td><i>    // one we see.</i></td></tr>
<tr><th id="2555">2555</th><td>    <b>if</b> (<a class="local col6 ref" href="#416OtherVNI" title='OtherVNI' data-ref="416OtherVNI">OtherVNI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::VNInfo::def" title='llvm::VNInfo::def' data-ref="llvm::VNInfo::def">def</a> <a class="ref" href="../../include/llvm/CodeGen/SlotIndexes.h.html#_ZNK4llvm9SlotIndexltES0_" title='llvm::SlotIndex::operator&lt;' data-ref="_ZNK4llvm9SlotIndexltES0_">&lt;</a> <a class="ref fake" href="../../include/llvm/CodeGen/SlotIndexes.h.html#83" title='llvm::SlotIndex::SlotIndex' data-ref="_ZN4llvm9SlotIndexC1ERKS0_"></a><a class="local col1 ref" href="#411VNI" title='VNI' data-ref="411VNI">VNI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::VNInfo::def" title='llvm::VNInfo::def' data-ref="llvm::VNInfo::def">def</a>)</td></tr>
<tr><th id="2556">2556</th><td>      <a class="local col9 ref" href="#409Other" title='Other' data-ref="409Other">Other</a>.<a class="tu member" href="#_ZN12_GLOBAL__N_18JoinVals17computeAssignmentEjRS0_" title='(anonymous namespace)::JoinVals::computeAssignment' data-use='c' data-ref="_ZN12_GLOBAL__N_18JoinVals17computeAssignmentEjRS0_">computeAssignment</a>(<a class="local col6 ref" href="#416OtherVNI" title='OtherVNI' data-ref="416OtherVNI">OtherVNI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::VNInfo::id" title='llvm::VNInfo::id' data-ref="llvm::VNInfo::id">id</a>, <span class='refarg'>*<b>this</b></span>);</td></tr>
<tr><th id="2557">2557</th><td>    <b>else</b> <b>if</b> (<a class="local col1 ref" href="#411VNI" title='VNI' data-ref="411VNI">VNI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::VNInfo::def" title='llvm::VNInfo::def' data-ref="llvm::VNInfo::def">def</a> <a class="ref" href="../../include/llvm/CodeGen/SlotIndexes.h.html#_ZNK4llvm9SlotIndexltES0_" title='llvm::SlotIndex::operator&lt;' data-ref="_ZNK4llvm9SlotIndexltES0_">&lt;</a> <a class="ref fake" href="../../include/llvm/CodeGen/SlotIndexes.h.html#83" title='llvm::SlotIndex::SlotIndex' data-ref="_ZN4llvm9SlotIndexC1ERKS0_"></a><a class="local col6 ref" href="#416OtherVNI" title='OtherVNI' data-ref="416OtherVNI">OtherVNI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::VNInfo::def" title='llvm::VNInfo::def' data-ref="llvm::VNInfo::def">def</a> &amp;&amp; <a class="local col5 ref" href="#415OtherLRQ" title='OtherLRQ' data-ref="415OtherLRQ">OtherLRQ</a>.<a class="ref" href="../../include/llvm/CodeGen/LiveInterval.h.html#_ZNK4llvm15LiveQueryResult7valueInEv" title='llvm::LiveQueryResult::valueIn' data-ref="_ZNK4llvm15LiveQueryResult7valueInEv">valueIn</a>()) {</td></tr>
<tr><th id="2558">2558</th><td>      <i>// This is an early-clobber def overlapping a live-in value in the other</i></td></tr>
<tr><th id="2559">2559</th><td><i>      // register. Not mergeable.</i></td></tr>
<tr><th id="2560">2560</th><td>      <a class="local col0 ref" href="#410V" title='V' data-ref="410V">V</a>.<a class="tu ref" href="#(anonymousnamespace)::JoinVals::Val::OtherVNI" title='(anonymous namespace)::JoinVals::Val::OtherVNI' data-use='w' data-ref="(anonymousnamespace)::JoinVals::Val::OtherVNI">OtherVNI</a> = <a class="local col5 ref" href="#415OtherLRQ" title='OtherLRQ' data-ref="415OtherLRQ">OtherLRQ</a>.<a class="ref" href="../../include/llvm/CodeGen/LiveInterval.h.html#_ZNK4llvm15LiveQueryResult7valueInEv" title='llvm::LiveQueryResult::valueIn' data-ref="_ZNK4llvm15LiveQueryResult7valueInEv">valueIn</a>();</td></tr>
<tr><th id="2561">2561</th><td>      <b>return</b> <a class="tu enum" href="#(anonymousnamespace)::JoinVals::ConflictResolution::CR_Impossible" title='(anonymous namespace)::JoinVals::ConflictResolution::CR_Impossible' data-use='r' data-ref="(anonymousnamespace)::JoinVals::ConflictResolution::CR_Impossible">CR_Impossible</a>;</td></tr>
<tr><th id="2562">2562</th><td>    }</td></tr>
<tr><th id="2563">2563</th><td>    <a class="local col0 ref" href="#410V" title='V' data-ref="410V">V</a>.<a class="tu ref" href="#(anonymousnamespace)::JoinVals::Val::OtherVNI" title='(anonymous namespace)::JoinVals::Val::OtherVNI' data-use='w' data-ref="(anonymousnamespace)::JoinVals::Val::OtherVNI">OtherVNI</a> = <a class="local col6 ref" href="#416OtherVNI" title='OtherVNI' data-ref="416OtherVNI">OtherVNI</a>;</td></tr>
<tr><th id="2564">2564</th><td>    <a class="tu type" href="#(anonymousnamespace)::JoinVals::Val" title='(anonymous namespace)::JoinVals::Val' data-ref="(anonymousnamespace)::JoinVals::Val">Val</a> &amp;<dfn class="local col7 decl" id="417OtherV" title='OtherV' data-type='(anonymous namespace)::JoinVals::Val &amp;' data-ref="417OtherV">OtherV</dfn> = <a class="local col9 ref" href="#409Other" title='Other' data-ref="409Other">Other</a>.<a class="tu member" href="#(anonymousnamespace)::JoinVals::Vals" title='(anonymous namespace)::JoinVals::Vals' data-use='m' data-ref="(anonymousnamespace)::JoinVals::Vals">Vals</a><a class="tu ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-use='c' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm">[<a class="local col6 ref" href="#416OtherVNI" title='OtherVNI' data-ref="416OtherVNI">OtherVNI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::VNInfo::id" title='llvm::VNInfo::id' data-ref="llvm::VNInfo::id">id</a>]</a>;</td></tr>
<tr><th id="2565">2565</th><td>    <i>// Keep this value, check for conflicts when analyzing OtherVNI.</i></td></tr>
<tr><th id="2566">2566</th><td>    <b>if</b> (!<a class="local col7 ref" href="#417OtherV" title='OtherV' data-ref="417OtherV">OtherV</a>.<a class="tu ref" href="#_ZNK12_GLOBAL__N_18JoinVals3Val10isAnalyzedEv" title='(anonymous namespace)::JoinVals::Val::isAnalyzed' data-use='c' data-ref="_ZNK12_GLOBAL__N_18JoinVals3Val10isAnalyzedEv">isAnalyzed</a>())</td></tr>
<tr><th id="2567">2567</th><td>      <b>return</b> <a class="tu enum" href="#(anonymousnamespace)::JoinVals::ConflictResolution::CR_Keep" title='(anonymous namespace)::JoinVals::ConflictResolution::CR_Keep' data-use='r' data-ref="(anonymousnamespace)::JoinVals::ConflictResolution::CR_Keep">CR_Keep</a>;</td></tr>
<tr><th id="2568">2568</th><td>    <i>// Both sides have been analyzed now.</i></td></tr>
<tr><th id="2569">2569</th><td><i>    // Allow overlapping PHI values. Any real interference would show up in a</i></td></tr>
<tr><th id="2570">2570</th><td><i>    // predecessor, the PHI itself can't introduce any conflicts.</i></td></tr>
<tr><th id="2571">2571</th><td>    <b>if</b> (<a class="local col1 ref" href="#411VNI" title='VNI' data-ref="411VNI">VNI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/LiveInterval.h.html#_ZNK4llvm6VNInfo8isPHIDefEv" title='llvm::VNInfo::isPHIDef' data-ref="_ZNK4llvm6VNInfo8isPHIDefEv">isPHIDef</a>())</td></tr>
<tr><th id="2572">2572</th><td>      <b>return</b> <a class="tu enum" href="#(anonymousnamespace)::JoinVals::ConflictResolution::CR_Merge" title='(anonymous namespace)::JoinVals::ConflictResolution::CR_Merge' data-use='r' data-ref="(anonymousnamespace)::JoinVals::ConflictResolution::CR_Merge">CR_Merge</a>;</td></tr>
<tr><th id="2573">2573</th><td>    <b>if</b> ((<a class="local col0 ref" href="#410V" title='V' data-ref="410V">V</a>.<a class="tu ref" href="#(anonymousnamespace)::JoinVals::Val::ValidLanes" title='(anonymous namespace)::JoinVals::Val::ValidLanes' data-use='m' data-ref="(anonymousnamespace)::JoinVals::Val::ValidLanes">ValidLanes</a> <a class="ref" href="../../include/llvm/MC/LaneBitmask.h.html#_ZNK4llvm11LaneBitmaskanES0_" title='llvm::LaneBitmask::operator&amp;' data-ref="_ZNK4llvm11LaneBitmaskanES0_">&amp;</a> <a class="ref fake" href="../../include/llvm/MC/LaneBitmask.h.html#39" title='llvm::LaneBitmask::LaneBitmask' data-ref="_ZN4llvm11LaneBitmaskC1ERKS0_"></a><a class="local col7 ref" href="#417OtherV" title='OtherV' data-ref="417OtherV">OtherV</a>.<a class="tu ref" href="#(anonymousnamespace)::JoinVals::Val::ValidLanes" title='(anonymous namespace)::JoinVals::Val::ValidLanes' data-use='r' data-ref="(anonymousnamespace)::JoinVals::Val::ValidLanes">ValidLanes</a>).<a class="ref" href="../../include/llvm/MC/LaneBitmask.h.html#_ZNK4llvm11LaneBitmask3anyEv" title='llvm::LaneBitmask::any' data-ref="_ZNK4llvm11LaneBitmask3anyEv">any</a>())</td></tr>
<tr><th id="2574">2574</th><td>      <i>// Overlapping lanes can't be resolved.</i></td></tr>
<tr><th id="2575">2575</th><td>      <b>return</b> <a class="tu enum" href="#(anonymousnamespace)::JoinVals::ConflictResolution::CR_Impossible" title='(anonymous namespace)::JoinVals::ConflictResolution::CR_Impossible' data-use='r' data-ref="(anonymousnamespace)::JoinVals::ConflictResolution::CR_Impossible">CR_Impossible</a>;</td></tr>
<tr><th id="2576">2576</th><td>    <b>else</b></td></tr>
<tr><th id="2577">2577</th><td>      <b>return</b> <a class="tu enum" href="#(anonymousnamespace)::JoinVals::ConflictResolution::CR_Merge" title='(anonymous namespace)::JoinVals::ConflictResolution::CR_Merge' data-use='r' data-ref="(anonymousnamespace)::JoinVals::ConflictResolution::CR_Merge">CR_Merge</a>;</td></tr>
<tr><th id="2578">2578</th><td>  }</td></tr>
<tr><th id="2579">2579</th><td></td></tr>
<tr><th id="2580">2580</th><td>  <i>// No simultaneous def. Is Other live at the def?</i></td></tr>
<tr><th id="2581">2581</th><td>  <a class="local col0 ref" href="#410V" title='V' data-ref="410V">V</a>.<a class="tu ref" href="#(anonymousnamespace)::JoinVals::Val::OtherVNI" title='(anonymous namespace)::JoinVals::Val::OtherVNI' data-use='w' data-ref="(anonymousnamespace)::JoinVals::Val::OtherVNI">OtherVNI</a> = <a class="local col5 ref" href="#415OtherLRQ" title='OtherLRQ' data-ref="415OtherLRQ">OtherLRQ</a>.<a class="ref" href="../../include/llvm/CodeGen/LiveInterval.h.html#_ZNK4llvm15LiveQueryResult7valueInEv" title='llvm::LiveQueryResult::valueIn' data-ref="_ZNK4llvm15LiveQueryResult7valueInEv">valueIn</a>();</td></tr>
<tr><th id="2582">2582</th><td>  <b>if</b> (!<a class="local col0 ref" href="#410V" title='V' data-ref="410V">V</a>.<a class="tu ref" href="#(anonymousnamespace)::JoinVals::Val::OtherVNI" title='(anonymous namespace)::JoinVals::Val::OtherVNI' data-use='r' data-ref="(anonymousnamespace)::JoinVals::Val::OtherVNI">OtherVNI</a>)</td></tr>
<tr><th id="2583">2583</th><td>    <i>// No overlap, no conflict.</i></td></tr>
<tr><th id="2584">2584</th><td>    <b>return</b> <a class="tu enum" href="#(anonymousnamespace)::JoinVals::ConflictResolution::CR_Keep" title='(anonymous namespace)::JoinVals::ConflictResolution::CR_Keep' data-use='r' data-ref="(anonymousnamespace)::JoinVals::ConflictResolution::CR_Keep">CR_Keep</a>;</td></tr>
<tr><th id="2585">2585</th><td></td></tr>
<tr><th id="2586">2586</th><td>  <a class="macro" href="../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (!SlotIndex::isSameInstr(VNI-&gt;def, V.OtherVNI-&gt;def) &amp;&amp; &quot;Broken LRQ&quot;) ? void (0) : __assert_fail (&quot;!SlotIndex::isSameInstr(VNI-&gt;def, V.OtherVNI-&gt;def) &amp;&amp; \&quot;Broken LRQ\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/RegisterCoalescer.cpp&quot;, 2586, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(!<a class="type" href="../../include/llvm/CodeGen/SlotIndexes.h.html#llvm::SlotIndex" title='llvm::SlotIndex' data-ref="llvm::SlotIndex">SlotIndex</a>::<a class="ref" href="../../include/llvm/CodeGen/SlotIndexes.h.html#_ZN4llvm9SlotIndex11isSameInstrES0_S0_" title='llvm::SlotIndex::isSameInstr' data-ref="_ZN4llvm9SlotIndex11isSameInstrES0_S0_">isSameInstr</a>(<a class="ref fake" href="../../include/llvm/CodeGen/SlotIndexes.h.html#83" title='llvm::SlotIndex::SlotIndex' data-ref="_ZN4llvm9SlotIndexC1ERKS0_"></a><a class="local col1 ref" href="#411VNI" title='VNI' data-ref="411VNI">VNI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::VNInfo::def" title='llvm::VNInfo::def' data-ref="llvm::VNInfo::def">def</a>, <a class="ref fake" href="../../include/llvm/CodeGen/SlotIndexes.h.html#83" title='llvm::SlotIndex::SlotIndex' data-ref="_ZN4llvm9SlotIndexC1ERKS0_"></a><a class="local col0 ref" href="#410V" title='V' data-ref="410V">V</a>.<a class="tu ref" href="#(anonymousnamespace)::JoinVals::Val::OtherVNI" title='(anonymous namespace)::JoinVals::Val::OtherVNI' data-use='r' data-ref="(anonymousnamespace)::JoinVals::Val::OtherVNI">OtherVNI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::VNInfo::def" title='llvm::VNInfo::def' data-ref="llvm::VNInfo::def">def</a>) &amp;&amp; <q>"Broken LRQ"</q>);</td></tr>
<tr><th id="2587">2587</th><td></td></tr>
<tr><th id="2588">2588</th><td>  <i>// We have overlapping values, or possibly a kill of Other.</i></td></tr>
<tr><th id="2589">2589</th><td><i>  // Recursively compute assignments up the dominator tree.</i></td></tr>
<tr><th id="2590">2590</th><td>  <a class="local col9 ref" href="#409Other" title='Other' data-ref="409Other">Other</a>.<a class="tu member" href="#_ZN12_GLOBAL__N_18JoinVals17computeAssignmentEjRS0_" title='(anonymous namespace)::JoinVals::computeAssignment' data-use='c' data-ref="_ZN12_GLOBAL__N_18JoinVals17computeAssignmentEjRS0_">computeAssignment</a>(<a class="local col0 ref" href="#410V" title='V' data-ref="410V">V</a>.<a class="tu ref" href="#(anonymousnamespace)::JoinVals::Val::OtherVNI" title='(anonymous namespace)::JoinVals::Val::OtherVNI' data-use='r' data-ref="(anonymousnamespace)::JoinVals::Val::OtherVNI">OtherVNI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::VNInfo::id" title='llvm::VNInfo::id' data-ref="llvm::VNInfo::id">id</a>, <span class='refarg'>*<b>this</b></span>);</td></tr>
<tr><th id="2591">2591</th><td>  <a class="tu type" href="#(anonymousnamespace)::JoinVals::Val" title='(anonymous namespace)::JoinVals::Val' data-ref="(anonymousnamespace)::JoinVals::Val">Val</a> &amp;<dfn class="local col8 decl" id="418OtherV" title='OtherV' data-type='(anonymous namespace)::JoinVals::Val &amp;' data-ref="418OtherV">OtherV</dfn> = <a class="local col9 ref" href="#409Other" title='Other' data-ref="409Other">Other</a>.<a class="tu member" href="#(anonymousnamespace)::JoinVals::Vals" title='(anonymous namespace)::JoinVals::Vals' data-use='m' data-ref="(anonymousnamespace)::JoinVals::Vals">Vals</a><a class="tu ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-use='c' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm">[<a class="local col0 ref" href="#410V" title='V' data-ref="410V">V</a>.<a class="tu ref" href="#(anonymousnamespace)::JoinVals::Val::OtherVNI" title='(anonymous namespace)::JoinVals::Val::OtherVNI' data-use='r' data-ref="(anonymousnamespace)::JoinVals::Val::OtherVNI">OtherVNI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::VNInfo::id" title='llvm::VNInfo::id' data-ref="llvm::VNInfo::id">id</a>]</a>;</td></tr>
<tr><th id="2592">2592</th><td></td></tr>
<tr><th id="2593">2593</th><td>  <b>if</b> (<a class="local col8 ref" href="#418OtherV" title='OtherV' data-ref="418OtherV">OtherV</a>.<a class="tu ref" href="#(anonymousnamespace)::JoinVals::Val::ErasableImplicitDef" title='(anonymous namespace)::JoinVals::Val::ErasableImplicitDef' data-use='r' data-ref="(anonymousnamespace)::JoinVals::Val::ErasableImplicitDef">ErasableImplicitDef</a>) {</td></tr>
<tr><th id="2594">2594</th><td>    <i>// Check if OtherV is an IMPLICIT_DEF that extends beyond its basic block.</i></td></tr>
<tr><th id="2595">2595</th><td><i>    // This shouldn't normally happen, but ProcessImplicitDefs can leave such</i></td></tr>
<tr><th id="2596">2596</th><td><i>    // IMPLICIT_DEF instructions behind, and there is nothing wrong with it</i></td></tr>
<tr><th id="2597">2597</th><td><i>    // technically.</i></td></tr>
<tr><th id="2598">2598</th><td><i>    //</i></td></tr>
<tr><th id="2599">2599</th><td><i>    // When it happens, treat that IMPLICIT_DEF as a normal value, and don't try</i></td></tr>
<tr><th id="2600">2600</th><td><i>    // to erase the IMPLICIT_DEF instruction.</i></td></tr>
<tr><th id="2601">2601</th><td>    <b>if</b> (<a class="local col2 ref" href="#412DefMI" title='DefMI' data-ref="412DefMI">DefMI</a> &amp;&amp;</td></tr>
<tr><th id="2602">2602</th><td>        <a class="local col2 ref" href="#412DefMI" title='DefMI' data-ref="412DefMI">DefMI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZNK4llvm12MachineInstr9getParentEv">getParent</a>() != <a class="tu member" href="#(anonymousnamespace)::JoinVals::Indexes" title='(anonymous namespace)::JoinVals::Indexes' data-use='r' data-ref="(anonymousnamespace)::JoinVals::Indexes">Indexes</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/SlotIndexes.h.html#_ZNK4llvm11SlotIndexes15getMBBFromIndexENS_9SlotIndexE" title='llvm::SlotIndexes::getMBBFromIndex' data-ref="_ZNK4llvm11SlotIndexes15getMBBFromIndexENS_9SlotIndexE">getMBBFromIndex</a>(<a class="ref fake" href="../../include/llvm/CodeGen/SlotIndexes.h.html#83" title='llvm::SlotIndex::SlotIndex' data-ref="_ZN4llvm9SlotIndexC1ERKS0_"></a><a class="local col0 ref" href="#410V" title='V' data-ref="410V">V</a>.<a class="tu ref" href="#(anonymousnamespace)::JoinVals::Val::OtherVNI" title='(anonymous namespace)::JoinVals::Val::OtherVNI' data-use='r' data-ref="(anonymousnamespace)::JoinVals::Val::OtherVNI">OtherVNI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::VNInfo::def" title='llvm::VNInfo::def' data-ref="llvm::VNInfo::def">def</a>)) {</td></tr>
<tr><th id="2603">2603</th><td>      <a class="macro" href="../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;regalloc&quot;)) { dbgs() &lt;&lt; &quot;IMPLICIT_DEF defined at &quot; &lt;&lt; V.OtherVNI-&gt;def &lt;&lt; &quot; extends into &quot; &lt;&lt; printMBBReference(*DefMI-&gt;getParent()) &lt;&lt; &quot;, keeping it.\n&quot;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"IMPLICIT_DEF defined at "</q> <a class="ref" href="../../include/llvm/CodeGen/SlotIndexes.h.html#_ZN4llvmlsERNS_11raw_ostreamENS_9SlotIndexE" title='llvm::operator&lt;&lt;' data-ref="_ZN4llvmlsERNS_11raw_ostreamENS_9SlotIndexE">&lt;&lt;</a> <a class="ref fake" href="../../include/llvm/CodeGen/SlotIndexes.h.html#83" title='llvm::SlotIndex::SlotIndex' data-ref="_ZN4llvm9SlotIndexC1ERKS0_"></a><a class="local col0 ref" href="#410V" title='V' data-ref="410V">V</a>.<a class="tu ref" href="#(anonymousnamespace)::JoinVals::Val::OtherVNI" title='(anonymous namespace)::JoinVals::Val::OtherVNI' data-use='r' data-ref="(anonymousnamespace)::JoinVals::Val::OtherVNI">OtherVNI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::VNInfo::def" title='llvm::VNInfo::def' data-ref="llvm::VNInfo::def">def</a></td></tr>
<tr><th id="2604">2604</th><td>                 <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>" extends into "</q></td></tr>
<tr><th id="2605">2605</th><td>                 <a class="ref" href="../../include/llvm/Support/Printable.h.html#_ZN4llvmlsERNS_11raw_ostreamERKNS_9PrintableE" title='llvm::operator&lt;&lt;' data-ref="_ZN4llvmlsERNS_11raw_ostreamERKNS_9PrintableE">&lt;&lt;</a> <a class="ref" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17printMBBReferenceERKNS_17MachineBasicBlockE" title='llvm::printMBBReference' data-ref="_ZN4llvm17printMBBReferenceERKNS_17MachineBasicBlockE">printMBBReference</a>(*<a class="local col2 ref" href="#412DefMI" title='DefMI' data-ref="412DefMI">DefMI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZNK4llvm12MachineInstr9getParentEv">getParent</a>())</td></tr>
<tr><th id="2606">2606</th><td>                 <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>", keeping it.\n"</q>);</td></tr>
<tr><th id="2607">2607</th><td>      <a class="local col8 ref" href="#418OtherV" title='OtherV' data-ref="418OtherV">OtherV</a>.<a class="tu ref" href="#(anonymousnamespace)::JoinVals::Val::ErasableImplicitDef" title='(anonymous namespace)::JoinVals::Val::ErasableImplicitDef' data-use='w' data-ref="(anonymousnamespace)::JoinVals::Val::ErasableImplicitDef">ErasableImplicitDef</a> = <b>false</b>;</td></tr>
<tr><th id="2608">2608</th><td>    } <b>else</b> {</td></tr>
<tr><th id="2609">2609</th><td>      <i>// We deferred clearing these lanes in case we needed to save them</i></td></tr>
<tr><th id="2610">2610</th><td>      <a class="local col8 ref" href="#418OtherV" title='OtherV' data-ref="418OtherV">OtherV</a>.<a class="tu ref" href="#(anonymousnamespace)::JoinVals::Val::ValidLanes" title='(anonymous namespace)::JoinVals::Val::ValidLanes' data-use='w' data-ref="(anonymousnamespace)::JoinVals::Val::ValidLanes">ValidLanes</a> <a class="ref" href="../../include/llvm/MC/LaneBitmask.h.html#_ZN4llvm11LaneBitmaskaNES0_" title='llvm::LaneBitmask::operator&amp;=' data-ref="_ZN4llvm11LaneBitmaskaNES0_">&amp;=</a> <a class="ref" href="../../include/llvm/MC/LaneBitmask.h.html#_ZNK4llvm11LaneBitmaskcoEv" title='llvm::LaneBitmask::operator~' data-ref="_ZNK4llvm11LaneBitmaskcoEv">~</a><a class="local col8 ref" href="#418OtherV" title='OtherV' data-ref="418OtherV">OtherV</a>.<a class="tu ref" href="#(anonymousnamespace)::JoinVals::Val::WriteLanes" title='(anonymous namespace)::JoinVals::Val::WriteLanes' data-use='m' data-ref="(anonymousnamespace)::JoinVals::Val::WriteLanes">WriteLanes</a>;</td></tr>
<tr><th id="2611">2611</th><td>    }</td></tr>
<tr><th id="2612">2612</th><td>  }</td></tr>
<tr><th id="2613">2613</th><td></td></tr>
<tr><th id="2614">2614</th><td>  <i>// Allow overlapping PHI values. Any real interference would show up in a</i></td></tr>
<tr><th id="2615">2615</th><td><i>  // predecessor, the PHI itself can't introduce any conflicts.</i></td></tr>
<tr><th id="2616">2616</th><td>  <b>if</b> (<a class="local col1 ref" href="#411VNI" title='VNI' data-ref="411VNI">VNI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/LiveInterval.h.html#_ZNK4llvm6VNInfo8isPHIDefEv" title='llvm::VNInfo::isPHIDef' data-ref="_ZNK4llvm6VNInfo8isPHIDefEv">isPHIDef</a>())</td></tr>
<tr><th id="2617">2617</th><td>    <b>return</b> <a class="tu enum" href="#(anonymousnamespace)::JoinVals::ConflictResolution::CR_Replace" title='(anonymous namespace)::JoinVals::ConflictResolution::CR_Replace' data-use='r' data-ref="(anonymousnamespace)::JoinVals::ConflictResolution::CR_Replace">CR_Replace</a>;</td></tr>
<tr><th id="2618">2618</th><td></td></tr>
<tr><th id="2619">2619</th><td>  <i>// Check for simple erasable conflicts.</i></td></tr>
<tr><th id="2620">2620</th><td>  <b>if</b> (<a class="local col2 ref" href="#412DefMI" title='DefMI' data-ref="412DefMI">DefMI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr13isImplicitDefEv" title='llvm::MachineInstr::isImplicitDef' data-ref="_ZNK4llvm12MachineInstr13isImplicitDefEv">isImplicitDef</a>()) {</td></tr>
<tr><th id="2621">2621</th><td>    <i>// We need the def for the subregister if there is nothing else live at the</i></td></tr>
<tr><th id="2622">2622</th><td><i>    // subrange at this point.</i></td></tr>
<tr><th id="2623">2623</th><td>    <b>if</b> (<a class="tu member" href="#(anonymousnamespace)::JoinVals::TrackSubRegLiveness" title='(anonymous namespace)::JoinVals::TrackSubRegLiveness' data-use='r' data-ref="(anonymousnamespace)::JoinVals::TrackSubRegLiveness">TrackSubRegLiveness</a></td></tr>
<tr><th id="2624">2624</th><td>        &amp;&amp; (<a class="local col0 ref" href="#410V" title='V' data-ref="410V">V</a>.<a class="tu ref" href="#(anonymousnamespace)::JoinVals::Val::WriteLanes" title='(anonymous namespace)::JoinVals::Val::WriteLanes' data-use='m' data-ref="(anonymousnamespace)::JoinVals::Val::WriteLanes">WriteLanes</a> <a class="ref" href="../../include/llvm/MC/LaneBitmask.h.html#_ZNK4llvm11LaneBitmaskanES0_" title='llvm::LaneBitmask::operator&amp;' data-ref="_ZNK4llvm11LaneBitmaskanES0_">&amp;</a> (<a class="local col8 ref" href="#418OtherV" title='OtherV' data-ref="418OtherV">OtherV</a>.<a class="tu ref" href="#(anonymousnamespace)::JoinVals::Val::ValidLanes" title='(anonymous namespace)::JoinVals::Val::ValidLanes' data-use='m' data-ref="(anonymousnamespace)::JoinVals::Val::ValidLanes">ValidLanes</a> <a class="ref" href="../../include/llvm/MC/LaneBitmask.h.html#_ZNK4llvm11LaneBitmaskorES0_" title='llvm::LaneBitmask::operator|' data-ref="_ZNK4llvm11LaneBitmaskorES0_">|</a> <a class="ref fake" href="../../include/llvm/MC/LaneBitmask.h.html#39" title='llvm::LaneBitmask::LaneBitmask' data-ref="_ZN4llvm11LaneBitmaskC1ERKS0_"></a><a class="local col8 ref" href="#418OtherV" title='OtherV' data-ref="418OtherV">OtherV</a>.<a class="tu ref" href="#(anonymousnamespace)::JoinVals::Val::WriteLanes" title='(anonymous namespace)::JoinVals::Val::WriteLanes' data-use='r' data-ref="(anonymousnamespace)::JoinVals::Val::WriteLanes">WriteLanes</a>)).<a class="ref" href="../../include/llvm/MC/LaneBitmask.h.html#_ZNK4llvm11LaneBitmask4noneEv" title='llvm::LaneBitmask::none' data-ref="_ZNK4llvm11LaneBitmask4noneEv">none</a>())</td></tr>
<tr><th id="2625">2625</th><td>      <b>return</b> <a class="tu enum" href="#(anonymousnamespace)::JoinVals::ConflictResolution::CR_Replace" title='(anonymous namespace)::JoinVals::ConflictResolution::CR_Replace' data-use='r' data-ref="(anonymousnamespace)::JoinVals::ConflictResolution::CR_Replace">CR_Replace</a>;</td></tr>
<tr><th id="2626">2626</th><td>    <b>return</b> <a class="tu enum" href="#(anonymousnamespace)::JoinVals::ConflictResolution::CR_Erase" title='(anonymous namespace)::JoinVals::ConflictResolution::CR_Erase' data-use='r' data-ref="(anonymousnamespace)::JoinVals::ConflictResolution::CR_Erase">CR_Erase</a>;</td></tr>
<tr><th id="2627">2627</th><td>  }</td></tr>
<tr><th id="2628">2628</th><td></td></tr>
<tr><th id="2629">2629</th><td>  <i>// Include the non-conflict where DefMI is a coalescable copy that kills</i></td></tr>
<tr><th id="2630">2630</th><td><i>  // OtherVNI. We still want the copy erased and value numbers merged.</i></td></tr>
<tr><th id="2631">2631</th><td>  <b>if</b> (<a class="tu member" href="#(anonymousnamespace)::JoinVals::CP" title='(anonymous namespace)::JoinVals::CP' data-use='m' data-ref="(anonymousnamespace)::JoinVals::CP">CP</a>.<a class="ref" href="#_ZNK4llvm13CoalescerPair13isCoalescableEPKNS_12MachineInstrE" title='llvm::CoalescerPair::isCoalescable' data-ref="_ZNK4llvm13CoalescerPair13isCoalescableEPKNS_12MachineInstrE">isCoalescable</a>(<a class="local col2 ref" href="#412DefMI" title='DefMI' data-ref="412DefMI">DefMI</a>)) {</td></tr>
<tr><th id="2632">2632</th><td>    <i>// Some of the lanes copied from OtherVNI may be undef, making them undef</i></td></tr>
<tr><th id="2633">2633</th><td><i>    // here too.</i></td></tr>
<tr><th id="2634">2634</th><td>    <a class="local col0 ref" href="#410V" title='V' data-ref="410V">V</a>.<a class="tu ref" href="#(anonymousnamespace)::JoinVals::Val::ValidLanes" title='(anonymous namespace)::JoinVals::Val::ValidLanes' data-use='w' data-ref="(anonymousnamespace)::JoinVals::Val::ValidLanes">ValidLanes</a> <a class="ref" href="../../include/llvm/MC/LaneBitmask.h.html#_ZN4llvm11LaneBitmaskaNES0_" title='llvm::LaneBitmask::operator&amp;=' data-ref="_ZN4llvm11LaneBitmaskaNES0_">&amp;=</a> <a class="ref" href="../../include/llvm/MC/LaneBitmask.h.html#_ZNK4llvm11LaneBitmaskcoEv" title='llvm::LaneBitmask::operator~' data-ref="_ZNK4llvm11LaneBitmaskcoEv">~</a><a class="local col0 ref" href="#410V" title='V' data-ref="410V">V</a>.<a class="tu ref" href="#(anonymousnamespace)::JoinVals::Val::WriteLanes" title='(anonymous namespace)::JoinVals::Val::WriteLanes' data-use='m' data-ref="(anonymousnamespace)::JoinVals::Val::WriteLanes">WriteLanes</a> <a class="ref" href="../../include/llvm/MC/LaneBitmask.h.html#_ZNK4llvm11LaneBitmaskorES0_" title='llvm::LaneBitmask::operator|' data-ref="_ZNK4llvm11LaneBitmaskorES0_">|</a> <a class="ref fake" href="../../include/llvm/MC/LaneBitmask.h.html#39" title='llvm::LaneBitmask::LaneBitmask' data-ref="_ZN4llvm11LaneBitmaskC1ERKS0_"></a><a class="local col8 ref" href="#418OtherV" title='OtherV' data-ref="418OtherV">OtherV</a>.<a class="tu ref" href="#(anonymousnamespace)::JoinVals::Val::ValidLanes" title='(anonymous namespace)::JoinVals::Val::ValidLanes' data-use='r' data-ref="(anonymousnamespace)::JoinVals::Val::ValidLanes">ValidLanes</a>;</td></tr>
<tr><th id="2635">2635</th><td>    <b>return</b> <a class="tu enum" href="#(anonymousnamespace)::JoinVals::ConflictResolution::CR_Erase" title='(anonymous namespace)::JoinVals::ConflictResolution::CR_Erase' data-use='r' data-ref="(anonymousnamespace)::JoinVals::ConflictResolution::CR_Erase">CR_Erase</a>;</td></tr>
<tr><th id="2636">2636</th><td>  }</td></tr>
<tr><th id="2637">2637</th><td></td></tr>
<tr><th id="2638">2638</th><td>  <i>// This may not be a real conflict if DefMI simply kills Other and defines</i></td></tr>
<tr><th id="2639">2639</th><td><i>  // VNI.</i></td></tr>
<tr><th id="2640">2640</th><td>  <b>if</b> (<a class="local col5 ref" href="#415OtherLRQ" title='OtherLRQ' data-ref="415OtherLRQ">OtherLRQ</a>.<a class="ref" href="../../include/llvm/CodeGen/LiveInterval.h.html#_ZNK4llvm15LiveQueryResult6isKillEv" title='llvm::LiveQueryResult::isKill' data-ref="_ZNK4llvm15LiveQueryResult6isKillEv">isKill</a>() &amp;&amp; <a class="local col5 ref" href="#415OtherLRQ" title='OtherLRQ' data-ref="415OtherLRQ">OtherLRQ</a>.<a class="ref" href="../../include/llvm/CodeGen/LiveInterval.h.html#_ZNK4llvm15LiveQueryResult8endPointEv" title='llvm::LiveQueryResult::endPoint' data-ref="_ZNK4llvm15LiveQueryResult8endPointEv">endPoint</a>() <a class="ref" href="../../include/llvm/CodeGen/SlotIndexes.h.html#_ZNK4llvm9SlotIndexleES0_" title='llvm::SlotIndex::operator&lt;=' data-ref="_ZNK4llvm9SlotIndexleES0_">&lt;=</a> <a class="ref fake" href="../../include/llvm/CodeGen/SlotIndexes.h.html#83" title='llvm::SlotIndex::SlotIndex' data-ref="_ZN4llvm9SlotIndexC1ERKS0_"></a><a class="local col1 ref" href="#411VNI" title='VNI' data-ref="411VNI">VNI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::VNInfo::def" title='llvm::VNInfo::def' data-ref="llvm::VNInfo::def">def</a>)</td></tr>
<tr><th id="2641">2641</th><td>    <b>return</b> <a class="tu enum" href="#(anonymousnamespace)::JoinVals::ConflictResolution::CR_Keep" title='(anonymous namespace)::JoinVals::ConflictResolution::CR_Keep' data-use='r' data-ref="(anonymousnamespace)::JoinVals::ConflictResolution::CR_Keep">CR_Keep</a>;</td></tr>
<tr><th id="2642">2642</th><td></td></tr>
<tr><th id="2643">2643</th><td>  <i>// Handle the case where VNI and OtherVNI can be proven to be identical:</i></td></tr>
<tr><th id="2644">2644</th><td><i>  //</i></td></tr>
<tr><th id="2645">2645</th><td><i>  //   %other = COPY %ext</i></td></tr>
<tr><th id="2646">2646</th><td><i>  //   %this  = COPY %ext &lt;-- Erase this copy</i></td></tr>
<tr><th id="2647">2647</th><td><i>  //</i></td></tr>
<tr><th id="2648">2648</th><td>  <b>if</b> (<a class="local col2 ref" href="#412DefMI" title='DefMI' data-ref="412DefMI">DefMI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10isFullCopyEv" title='llvm::MachineInstr::isFullCopy' data-ref="_ZNK4llvm12MachineInstr10isFullCopyEv">isFullCopy</a>() &amp;&amp; !<a class="tu member" href="#(anonymousnamespace)::JoinVals::CP" title='(anonymous namespace)::JoinVals::CP' data-use='m' data-ref="(anonymousnamespace)::JoinVals::CP">CP</a>.<a class="ref" href="RegisterCoalescer.h.html#_ZNK4llvm13CoalescerPair9isPartialEv" title='llvm::CoalescerPair::isPartial' data-ref="_ZNK4llvm13CoalescerPair9isPartialEv">isPartial</a>() &amp;&amp;</td></tr>
<tr><th id="2649">2649</th><td>      <a class="tu member" href="#_ZNK12_GLOBAL__N_18JoinVals15valuesIdenticalEPN4llvm6VNInfoES3_RKS0_" title='(anonymous namespace)::JoinVals::valuesIdentical' data-use='c' data-ref="_ZNK12_GLOBAL__N_18JoinVals15valuesIdenticalEPN4llvm6VNInfoES3_RKS0_">valuesIdentical</a>(<a class="local col1 ref" href="#411VNI" title='VNI' data-ref="411VNI">VNI</a>, <a class="local col0 ref" href="#410V" title='V' data-ref="410V">V</a>.<a class="tu ref" href="#(anonymousnamespace)::JoinVals::Val::OtherVNI" title='(anonymous namespace)::JoinVals::Val::OtherVNI' data-use='r' data-ref="(anonymousnamespace)::JoinVals::Val::OtherVNI">OtherVNI</a>, <a class="local col9 ref" href="#409Other" title='Other' data-ref="409Other">Other</a>)) {</td></tr>
<tr><th id="2650">2650</th><td>    <a class="local col0 ref" href="#410V" title='V' data-ref="410V">V</a>.<a class="tu ref" href="#(anonymousnamespace)::JoinVals::Val::Identical" title='(anonymous namespace)::JoinVals::Val::Identical' data-use='w' data-ref="(anonymousnamespace)::JoinVals::Val::Identical">Identical</a> = <b>true</b>;</td></tr>
<tr><th id="2651">2651</th><td>    <b>return</b> <a class="tu enum" href="#(anonymousnamespace)::JoinVals::ConflictResolution::CR_Erase" title='(anonymous namespace)::JoinVals::ConflictResolution::CR_Erase' data-use='r' data-ref="(anonymousnamespace)::JoinVals::ConflictResolution::CR_Erase">CR_Erase</a>;</td></tr>
<tr><th id="2652">2652</th><td>  }</td></tr>
<tr><th id="2653">2653</th><td></td></tr>
<tr><th id="2654">2654</th><td>  <i>// The remaining checks apply to the lanes, which aren't tracked here.  This</i></td></tr>
<tr><th id="2655">2655</th><td><i>  // was already decided to be OK via the following CR_Replace condition.</i></td></tr>
<tr><th id="2656">2656</th><td><i>  // CR_Replace.</i></td></tr>
<tr><th id="2657">2657</th><td>  <b>if</b> (<a class="tu member" href="#(anonymousnamespace)::JoinVals::SubRangeJoin" title='(anonymous namespace)::JoinVals::SubRangeJoin' data-use='r' data-ref="(anonymousnamespace)::JoinVals::SubRangeJoin">SubRangeJoin</a>)</td></tr>
<tr><th id="2658">2658</th><td>    <b>return</b> <a class="tu enum" href="#(anonymousnamespace)::JoinVals::ConflictResolution::CR_Replace" title='(anonymous namespace)::JoinVals::ConflictResolution::CR_Replace' data-use='r' data-ref="(anonymousnamespace)::JoinVals::ConflictResolution::CR_Replace">CR_Replace</a>;</td></tr>
<tr><th id="2659">2659</th><td></td></tr>
<tr><th id="2660">2660</th><td>  <i>// If the lanes written by this instruction were all undef in OtherVNI, it is</i></td></tr>
<tr><th id="2661">2661</th><td><i>  // still safe to join the live ranges. This can't be done with a simple value</i></td></tr>
<tr><th id="2662">2662</th><td><i>  // mapping, though - OtherVNI will map to multiple values:</i></td></tr>
<tr><th id="2663">2663</th><td><i>  //</i></td></tr>
<tr><th id="2664">2664</th><td><i>  //   1 %dst:ssub0 = FOO                &lt;-- OtherVNI</i></td></tr>
<tr><th id="2665">2665</th><td><i>  //   2 %src = BAR                      &lt;-- VNI</i></td></tr>
<tr><th id="2666">2666</th><td><i>  //   3 %dst:ssub1 = COPY killed %src    &lt;-- Eliminate this copy.</i></td></tr>
<tr><th id="2667">2667</th><td><i>  //   4 BAZ killed %dst</i></td></tr>
<tr><th id="2668">2668</th><td><i>  //   5 QUUX killed %src</i></td></tr>
<tr><th id="2669">2669</th><td><i>  //</i></td></tr>
<tr><th id="2670">2670</th><td><i>  // Here OtherVNI will map to itself in [1;2), but to VNI in [2;5). CR_Replace</i></td></tr>
<tr><th id="2671">2671</th><td><i>  // handles this complex value mapping.</i></td></tr>
<tr><th id="2672">2672</th><td>  <b>if</b> ((<a class="local col0 ref" href="#410V" title='V' data-ref="410V">V</a>.<a class="tu ref" href="#(anonymousnamespace)::JoinVals::Val::WriteLanes" title='(anonymous namespace)::JoinVals::Val::WriteLanes' data-use='m' data-ref="(anonymousnamespace)::JoinVals::Val::WriteLanes">WriteLanes</a> <a class="ref" href="../../include/llvm/MC/LaneBitmask.h.html#_ZNK4llvm11LaneBitmaskanES0_" title='llvm::LaneBitmask::operator&amp;' data-ref="_ZNK4llvm11LaneBitmaskanES0_">&amp;</a> <a class="ref fake" href="../../include/llvm/MC/LaneBitmask.h.html#39" title='llvm::LaneBitmask::LaneBitmask' data-ref="_ZN4llvm11LaneBitmaskC1ERKS0_"></a><a class="local col8 ref" href="#418OtherV" title='OtherV' data-ref="418OtherV">OtherV</a>.<a class="tu ref" href="#(anonymousnamespace)::JoinVals::Val::ValidLanes" title='(anonymous namespace)::JoinVals::Val::ValidLanes' data-use='r' data-ref="(anonymousnamespace)::JoinVals::Val::ValidLanes">ValidLanes</a>).<a class="ref" href="../../include/llvm/MC/LaneBitmask.h.html#_ZNK4llvm11LaneBitmask4noneEv" title='llvm::LaneBitmask::none' data-ref="_ZNK4llvm11LaneBitmask4noneEv">none</a>())</td></tr>
<tr><th id="2673">2673</th><td>    <b>return</b> <a class="tu enum" href="#(anonymousnamespace)::JoinVals::ConflictResolution::CR_Replace" title='(anonymous namespace)::JoinVals::ConflictResolution::CR_Replace' data-use='r' data-ref="(anonymousnamespace)::JoinVals::ConflictResolution::CR_Replace">CR_Replace</a>;</td></tr>
<tr><th id="2674">2674</th><td></td></tr>
<tr><th id="2675">2675</th><td>  <i>// If the other live range is killed by DefMI and the live ranges are still</i></td></tr>
<tr><th id="2676">2676</th><td><i>  // overlapping, it must be because we're looking at an early clobber def:</i></td></tr>
<tr><th id="2677">2677</th><td><i>  //</i></td></tr>
<tr><th id="2678">2678</th><td><i>  //   %dst&lt;def,early-clobber&gt; = ASM killed %src</i></td></tr>
<tr><th id="2679">2679</th><td><i>  //</i></td></tr>
<tr><th id="2680">2680</th><td><i>  // In this case, it is illegal to merge the two live ranges since the early</i></td></tr>
<tr><th id="2681">2681</th><td><i>  // clobber def would clobber %src before it was read.</i></td></tr>
<tr><th id="2682">2682</th><td>  <b>if</b> (<a class="local col5 ref" href="#415OtherLRQ" title='OtherLRQ' data-ref="415OtherLRQ">OtherLRQ</a>.<a class="ref" href="../../include/llvm/CodeGen/LiveInterval.h.html#_ZNK4llvm15LiveQueryResult6isKillEv" title='llvm::LiveQueryResult::isKill' data-ref="_ZNK4llvm15LiveQueryResult6isKillEv">isKill</a>()) {</td></tr>
<tr><th id="2683">2683</th><td>    <i>// This case where the def doesn't overlap the kill is handled above.</i></td></tr>
<tr><th id="2684">2684</th><td>    <a class="macro" href="../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (VNI-&gt;def.isEarlyClobber() &amp;&amp; &quot;Only early clobber defs can overlap a kill&quot;) ? void (0) : __assert_fail (&quot;VNI-&gt;def.isEarlyClobber() &amp;&amp; \&quot;Only early clobber defs can overlap a kill\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/RegisterCoalescer.cpp&quot;, 2685, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col1 ref" href="#411VNI" title='VNI' data-ref="411VNI">VNI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::VNInfo::def" title='llvm::VNInfo::def' data-ref="llvm::VNInfo::def">def</a>.<a class="ref" href="../../include/llvm/CodeGen/SlotIndexes.h.html#_ZNK4llvm9SlotIndex14isEarlyClobberEv" title='llvm::SlotIndex::isEarlyClobber' data-ref="_ZNK4llvm9SlotIndex14isEarlyClobberEv">isEarlyClobber</a>() &amp;&amp;</td></tr>
<tr><th id="2685">2685</th><td>           <q>"Only early clobber defs can overlap a kill"</q>);</td></tr>
<tr><th id="2686">2686</th><td>    <b>return</b> <a class="tu enum" href="#(anonymousnamespace)::JoinVals::ConflictResolution::CR_Impossible" title='(anonymous namespace)::JoinVals::ConflictResolution::CR_Impossible' data-use='r' data-ref="(anonymousnamespace)::JoinVals::ConflictResolution::CR_Impossible">CR_Impossible</a>;</td></tr>
<tr><th id="2687">2687</th><td>  }</td></tr>
<tr><th id="2688">2688</th><td></td></tr>
<tr><th id="2689">2689</th><td>  <i>// VNI is clobbering live lanes in OtherVNI, but there is still the</i></td></tr>
<tr><th id="2690">2690</th><td><i>  // possibility that no instructions actually read the clobbered lanes.</i></td></tr>
<tr><th id="2691">2691</th><td><i>  // If we're clobbering all the lanes in OtherVNI, at least one must be read.</i></td></tr>
<tr><th id="2692">2692</th><td><i>  // Otherwise Other.RI wouldn't be live here.</i></td></tr>
<tr><th id="2693">2693</th><td>  <b>if</b> ((<a class="tu member" href="#(anonymousnamespace)::JoinVals::TRI" title='(anonymous namespace)::JoinVals::TRI' data-use='r' data-ref="(anonymousnamespace)::JoinVals::TRI">TRI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm18TargetRegisterInfo22getSubRegIndexLaneMaskEj" title='llvm::TargetRegisterInfo::getSubRegIndexLaneMask' data-ref="_ZNK4llvm18TargetRegisterInfo22getSubRegIndexLaneMaskEj">getSubRegIndexLaneMask</a>(<a class="local col9 ref" href="#409Other" title='Other' data-ref="409Other">Other</a>.<a class="tu member" href="#(anonymousnamespace)::JoinVals::SubIdx" title='(anonymous namespace)::JoinVals::SubIdx' data-use='r' data-ref="(anonymousnamespace)::JoinVals::SubIdx">SubIdx</a>) <a class="ref" href="../../include/llvm/MC/LaneBitmask.h.html#_ZNK4llvm11LaneBitmaskanES0_" title='llvm::LaneBitmask::operator&amp;' data-ref="_ZNK4llvm11LaneBitmaskanES0_">&amp;</a> <a class="ref" href="../../include/llvm/MC/LaneBitmask.h.html#_ZNK4llvm11LaneBitmaskcoEv" title='llvm::LaneBitmask::operator~' data-ref="_ZNK4llvm11LaneBitmaskcoEv">~</a><a class="local col0 ref" href="#410V" title='V' data-ref="410V">V</a>.<a class="tu ref" href="#(anonymousnamespace)::JoinVals::Val::WriteLanes" title='(anonymous namespace)::JoinVals::Val::WriteLanes' data-use='m' data-ref="(anonymousnamespace)::JoinVals::Val::WriteLanes">WriteLanes</a>).<a class="ref" href="../../include/llvm/MC/LaneBitmask.h.html#_ZNK4llvm11LaneBitmask4noneEv" title='llvm::LaneBitmask::none' data-ref="_ZNK4llvm11LaneBitmask4noneEv">none</a>())</td></tr>
<tr><th id="2694">2694</th><td>    <b>return</b> <a class="tu enum" href="#(anonymousnamespace)::JoinVals::ConflictResolution::CR_Impossible" title='(anonymous namespace)::JoinVals::ConflictResolution::CR_Impossible' data-use='r' data-ref="(anonymousnamespace)::JoinVals::ConflictResolution::CR_Impossible">CR_Impossible</a>;</td></tr>
<tr><th id="2695">2695</th><td></td></tr>
<tr><th id="2696">2696</th><td>  <i>// We need to verify that no instructions are reading the clobbered lanes. To</i></td></tr>
<tr><th id="2697">2697</th><td><i>  // save compile time, we'll only check that locally. Don't allow the tainted</i></td></tr>
<tr><th id="2698">2698</th><td><i>  // value to escape the basic block.</i></td></tr>
<tr><th id="2699">2699</th><td>  <a class="type" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col9 decl" id="419MBB" title='MBB' data-type='llvm::MachineBasicBlock *' data-ref="419MBB">MBB</dfn> = <a class="tu member" href="#(anonymousnamespace)::JoinVals::Indexes" title='(anonymous namespace)::JoinVals::Indexes' data-use='r' data-ref="(anonymousnamespace)::JoinVals::Indexes">Indexes</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/SlotIndexes.h.html#_ZNK4llvm11SlotIndexes15getMBBFromIndexENS_9SlotIndexE" title='llvm::SlotIndexes::getMBBFromIndex' data-ref="_ZNK4llvm11SlotIndexes15getMBBFromIndexENS_9SlotIndexE">getMBBFromIndex</a>(<a class="ref fake" href="../../include/llvm/CodeGen/SlotIndexes.h.html#83" title='llvm::SlotIndex::SlotIndex' data-ref="_ZN4llvm9SlotIndexC1ERKS0_"></a><a class="local col1 ref" href="#411VNI" title='VNI' data-ref="411VNI">VNI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::VNInfo::def" title='llvm::VNInfo::def' data-ref="llvm::VNInfo::def">def</a>);</td></tr>
<tr><th id="2700">2700</th><td>  <b>if</b> (<a class="local col5 ref" href="#415OtherLRQ" title='OtherLRQ' data-ref="415OtherLRQ">OtherLRQ</a>.<a class="ref" href="../../include/llvm/CodeGen/LiveInterval.h.html#_ZNK4llvm15LiveQueryResult8endPointEv" title='llvm::LiveQueryResult::endPoint' data-ref="_ZNK4llvm15LiveQueryResult8endPointEv">endPoint</a>() <a class="ref" href="../../include/llvm/CodeGen/SlotIndexes.h.html#_ZNK4llvm9SlotIndexgeES0_" title='llvm::SlotIndex::operator&gt;=' data-ref="_ZNK4llvm9SlotIndexgeES0_">&gt;=</a> <a class="tu member" href="#(anonymousnamespace)::JoinVals::Indexes" title='(anonymous namespace)::JoinVals::Indexes' data-use='r' data-ref="(anonymousnamespace)::JoinVals::Indexes">Indexes</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/SlotIndexes.h.html#_ZNK4llvm11SlotIndexes12getMBBEndIdxEPKNS_17MachineBasicBlockE" title='llvm::SlotIndexes::getMBBEndIdx' data-ref="_ZNK4llvm11SlotIndexes12getMBBEndIdxEPKNS_17MachineBasicBlockE">getMBBEndIdx</a>(<a class="local col9 ref" href="#419MBB" title='MBB' data-ref="419MBB">MBB</a>))</td></tr>
<tr><th id="2701">2701</th><td>    <b>return</b> <a class="tu enum" href="#(anonymousnamespace)::JoinVals::ConflictResolution::CR_Impossible" title='(anonymous namespace)::JoinVals::ConflictResolution::CR_Impossible' data-use='r' data-ref="(anonymousnamespace)::JoinVals::ConflictResolution::CR_Impossible">CR_Impossible</a>;</td></tr>
<tr><th id="2702">2702</th><td></td></tr>
<tr><th id="2703">2703</th><td>  <i>// There are still some things that could go wrong besides clobbered lanes</i></td></tr>
<tr><th id="2704">2704</th><td><i>  // being read, for example OtherVNI may be only partially redefined in MBB,</i></td></tr>
<tr><th id="2705">2705</th><td><i>  // and some clobbered lanes could escape the block. Save this analysis for</i></td></tr>
<tr><th id="2706">2706</th><td><i>  // resolveConflicts() when all values have been mapped. We need to know</i></td></tr>
<tr><th id="2707">2707</th><td><i>  // RedefVNI and WriteLanes for any later defs in MBB, and we can't compute</i></td></tr>
<tr><th id="2708">2708</th><td><i>  // that now - the recursive analyzeValue() calls must go upwards in the</i></td></tr>
<tr><th id="2709">2709</th><td><i>  // dominator tree.</i></td></tr>
<tr><th id="2710">2710</th><td>  <b>return</b> <a class="tu enum" href="#(anonymousnamespace)::JoinVals::ConflictResolution::CR_Unresolved" title='(anonymous namespace)::JoinVals::ConflictResolution::CR_Unresolved' data-use='r' data-ref="(anonymousnamespace)::JoinVals::ConflictResolution::CR_Unresolved">CR_Unresolved</a>;</td></tr>
<tr><th id="2711">2711</th><td>}</td></tr>
<tr><th id="2712">2712</th><td></td></tr>
<tr><th id="2713">2713</th><td><em>void</em> <a class="tu type" href="#(anonymousnamespace)::JoinVals" title='(anonymous namespace)::JoinVals' data-ref="(anonymousnamespace)::JoinVals">JoinVals</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_18JoinVals17computeAssignmentEjRS0_" title='(anonymous namespace)::JoinVals::computeAssignment' data-type='void (anonymous namespace)::JoinVals::computeAssignment(unsigned int ValNo, (anonymous namespace)::JoinVals &amp; Other)' data-ref="_ZN12_GLOBAL__N_18JoinVals17computeAssignmentEjRS0_">computeAssignment</dfn>(<em>unsigned</em> <dfn class="local col0 decl" id="420ValNo" title='ValNo' data-type='unsigned int' data-ref="420ValNo">ValNo</dfn>, <a class="tu type" href="#(anonymousnamespace)::JoinVals" title='(anonymous namespace)::JoinVals' data-ref="(anonymousnamespace)::JoinVals">JoinVals</a> &amp;<dfn class="local col1 decl" id="421Other" title='Other' data-type='(anonymous namespace)::JoinVals &amp;' data-ref="421Other">Other</dfn>) {</td></tr>
<tr><th id="2714">2714</th><td>  <a class="tu type" href="#(anonymousnamespace)::JoinVals::Val" title='(anonymous namespace)::JoinVals::Val' data-ref="(anonymousnamespace)::JoinVals::Val">Val</a> &amp;<dfn class="local col2 decl" id="422V" title='V' data-type='(anonymous namespace)::JoinVals::Val &amp;' data-ref="422V">V</dfn> = <a class="tu member" href="#(anonymousnamespace)::JoinVals::Vals" title='(anonymous namespace)::JoinVals::Vals' data-use='m' data-ref="(anonymousnamespace)::JoinVals::Vals">Vals</a><a class="tu ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-use='c' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm">[<a class="local col0 ref" href="#420ValNo" title='ValNo' data-ref="420ValNo">ValNo</a>]</a>;</td></tr>
<tr><th id="2715">2715</th><td>  <b>if</b> (<a class="local col2 ref" href="#422V" title='V' data-ref="422V">V</a>.<a class="tu ref" href="#_ZNK12_GLOBAL__N_18JoinVals3Val10isAnalyzedEv" title='(anonymous namespace)::JoinVals::Val::isAnalyzed' data-use='c' data-ref="_ZNK12_GLOBAL__N_18JoinVals3Val10isAnalyzedEv">isAnalyzed</a>()) {</td></tr>
<tr><th id="2716">2716</th><td>    <i>// Recursion should always move up the dominator tree, so ValNo is not</i></td></tr>
<tr><th id="2717">2717</th><td><i>    // supposed to reappear before it has been assigned.</i></td></tr>
<tr><th id="2718">2718</th><td>    <a class="macro" href="../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (Assignments[ValNo] != -1 &amp;&amp; &quot;Bad recursion?&quot;) ? void (0) : __assert_fail (&quot;Assignments[ValNo] != -1 &amp;&amp; \&quot;Bad recursion?\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/RegisterCoalescer.cpp&quot;, 2718, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="tu member" href="#(anonymousnamespace)::JoinVals::Assignments" title='(anonymous namespace)::JoinVals::Assignments' data-use='m' data-ref="(anonymousnamespace)::JoinVals::Assignments">Assignments</a>[<a class="local col0 ref" href="#420ValNo" title='ValNo' data-ref="420ValNo">ValNo</a>] != -<var>1</var> &amp;&amp; <q>"Bad recursion?"</q>);</td></tr>
<tr><th id="2719">2719</th><td>    <b>return</b>;</td></tr>
<tr><th id="2720">2720</th><td>  }</td></tr>
<tr><th id="2721">2721</th><td>  <b>switch</b> ((<a class="local col2 ref" href="#422V" title='V' data-ref="422V">V</a>.<a class="tu ref" href="#(anonymousnamespace)::JoinVals::Val::Resolution" title='(anonymous namespace)::JoinVals::Val::Resolution' data-use='w' data-ref="(anonymousnamespace)::JoinVals::Val::Resolution">Resolution</a> = <a class="tu member" href="#_ZN12_GLOBAL__N_18JoinVals12analyzeValueEjRS0_" title='(anonymous namespace)::JoinVals::analyzeValue' data-use='c' data-ref="_ZN12_GLOBAL__N_18JoinVals12analyzeValueEjRS0_">analyzeValue</a>(<a class="local col0 ref" href="#420ValNo" title='ValNo' data-ref="420ValNo">ValNo</a>, <span class='refarg'><a class="local col1 ref" href="#421Other" title='Other' data-ref="421Other">Other</a></span>))) {</td></tr>
<tr><th id="2722">2722</th><td>  <b>case</b> <a class="tu enum" href="#(anonymousnamespace)::JoinVals::ConflictResolution::CR_Erase" title='(anonymous namespace)::JoinVals::ConflictResolution::CR_Erase' data-ref="(anonymousnamespace)::JoinVals::ConflictResolution::CR_Erase">CR_Erase</a>:</td></tr>
<tr><th id="2723">2723</th><td>  <b>case</b> <a class="tu enum" href="#(anonymousnamespace)::JoinVals::ConflictResolution::CR_Merge" title='(anonymous namespace)::JoinVals::ConflictResolution::CR_Merge' data-ref="(anonymousnamespace)::JoinVals::ConflictResolution::CR_Merge">CR_Merge</a>:</td></tr>
<tr><th id="2724">2724</th><td>    <i>// Merge this ValNo into OtherVNI.</i></td></tr>
<tr><th id="2725">2725</th><td>    <a class="macro" href="../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (V.OtherVNI &amp;&amp; &quot;OtherVNI not assigned, can&apos;t merge.&quot;) ? void (0) : __assert_fail (&quot;V.OtherVNI &amp;&amp; \&quot;OtherVNI not assigned, can&apos;t merge.\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/RegisterCoalescer.cpp&quot;, 2725, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col2 ref" href="#422V" title='V' data-ref="422V">V</a>.<a class="tu ref" href="#(anonymousnamespace)::JoinVals::Val::OtherVNI" title='(anonymous namespace)::JoinVals::Val::OtherVNI' data-use='r' data-ref="(anonymousnamespace)::JoinVals::Val::OtherVNI">OtherVNI</a> &amp;&amp; <q>"OtherVNI not assigned, can't merge."</q>);</td></tr>
<tr><th id="2726">2726</th><td>    <a class="macro" href="../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (Other.Vals[V.OtherVNI-&gt;id].isAnalyzed() &amp;&amp; &quot;Missing recursion&quot;) ? void (0) : __assert_fail (&quot;Other.Vals[V.OtherVNI-&gt;id].isAnalyzed() &amp;&amp; \&quot;Missing recursion\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/RegisterCoalescer.cpp&quot;, 2726, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col1 ref" href="#421Other" title='Other' data-ref="421Other">Other</a>.<a class="tu member" href="#(anonymousnamespace)::JoinVals::Vals" title='(anonymous namespace)::JoinVals::Vals' data-use='m' data-ref="(anonymousnamespace)::JoinVals::Vals">Vals</a>[<a class="local col2 ref" href="#422V" title='V' data-ref="422V">V</a>.<a class="tu ref" href="#(anonymousnamespace)::JoinVals::Val::OtherVNI" title='(anonymous namespace)::JoinVals::Val::OtherVNI' data-use='r' data-ref="(anonymousnamespace)::JoinVals::Val::OtherVNI">OtherVNI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::VNInfo::id" title='llvm::VNInfo::id' data-ref="llvm::VNInfo::id">id</a>].<a class="tu ref" href="#_ZNK12_GLOBAL__N_18JoinVals3Val10isAnalyzedEv" title='(anonymous namespace)::JoinVals::Val::isAnalyzed' data-use='c' data-ref="_ZNK12_GLOBAL__N_18JoinVals3Val10isAnalyzedEv">isAnalyzed</a>() &amp;&amp; <q>"Missing recursion"</q>);</td></tr>
<tr><th id="2727">2727</th><td>    <a class="tu member" href="#(anonymousnamespace)::JoinVals::Assignments" title='(anonymous namespace)::JoinVals::Assignments' data-use='m' data-ref="(anonymousnamespace)::JoinVals::Assignments">Assignments</a><a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm">[<a class="local col0 ref" href="#420ValNo" title='ValNo' data-ref="420ValNo">ValNo</a>]</a> = <a class="local col1 ref" href="#421Other" title='Other' data-ref="421Other">Other</a>.<a class="tu member" href="#(anonymousnamespace)::JoinVals::Assignments" title='(anonymous namespace)::JoinVals::Assignments' data-use='m' data-ref="(anonymousnamespace)::JoinVals::Assignments">Assignments</a><a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm">[<a class="local col2 ref" href="#422V" title='V' data-ref="422V">V</a>.<a class="tu ref" href="#(anonymousnamespace)::JoinVals::Val::OtherVNI" title='(anonymous namespace)::JoinVals::Val::OtherVNI' data-use='r' data-ref="(anonymousnamespace)::JoinVals::Val::OtherVNI">OtherVNI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::VNInfo::id" title='llvm::VNInfo::id' data-ref="llvm::VNInfo::id">id</a>]</a>;</td></tr>
<tr><th id="2728">2728</th><td>    <a class="macro" href="../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;regalloc&quot;)) { dbgs() &lt;&lt; &quot;\t\tmerge &quot; &lt;&lt; printReg(Reg) &lt;&lt; &apos;:&apos; &lt;&lt; ValNo &lt;&lt; &apos;@&apos; &lt;&lt; LR.getValNumInfo(ValNo)-&gt;def &lt;&lt; &quot; into &quot; &lt;&lt; printReg(Other.Reg) &lt;&lt; &apos;:&apos; &lt;&lt; V.OtherVNI-&gt;id &lt;&lt; &apos;@&apos; &lt;&lt; V.OtherVNI-&gt;def &lt;&lt; &quot; --&gt; @&quot; &lt;&lt; NewVNInfo[Assignments[ValNo]]-&gt;def &lt;&lt; &apos;\n&apos;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"\t\tmerge "</q> <a class="ref" href="../../include/llvm/Support/Printable.h.html#_ZN4llvmlsERNS_11raw_ostreamERKNS_9PrintableE" title='llvm::operator&lt;&lt;' data-ref="_ZN4llvmlsERNS_11raw_ostreamERKNS_9PrintableE">&lt;&lt;</a> <a class="ref" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm8printRegEjPKNS_18TargetRegisterInfoEjPKNS_19MachineRegisterInfoE" title='llvm::printReg' data-ref="_ZN4llvm8printRegEjPKNS_18TargetRegisterInfoEjPKNS_19MachineRegisterInfoE">printReg</a>(<a class="tu member" href="#(anonymousnamespace)::JoinVals::Reg" title='(anonymous namespace)::JoinVals::Reg' data-use='r' data-ref="(anonymousnamespace)::JoinVals::Reg">Reg</a>) <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEc">&lt;&lt;</a> <kbd>':'</kbd> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEj" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEj">&lt;&lt;</a> <a class="local col0 ref" href="#420ValNo" title='ValNo' data-ref="420ValNo">ValNo</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEc">&lt;&lt;</a> <kbd>'@'</kbd></td></tr>
<tr><th id="2729">2729</th><td>                      <a class="ref" href="../../include/llvm/CodeGen/SlotIndexes.h.html#_ZN4llvmlsERNS_11raw_ostreamENS_9SlotIndexE" title='llvm::operator&lt;&lt;' data-ref="_ZN4llvmlsERNS_11raw_ostreamENS_9SlotIndexE">&lt;&lt;</a> <a class="ref fake" href="../../include/llvm/CodeGen/SlotIndexes.h.html#83" title='llvm::SlotIndex::SlotIndex' data-ref="_ZN4llvm9SlotIndexC1ERKS0_"></a><a class="tu member" href="#(anonymousnamespace)::JoinVals::LR" title='(anonymous namespace)::JoinVals::LR' data-use='m' data-ref="(anonymousnamespace)::JoinVals::LR">LR</a>.<a class="ref" href="../../include/llvm/CodeGen/LiveInterval.h.html#_ZN4llvm9LiveRange13getValNumInfoEj" title='llvm::LiveRange::getValNumInfo' data-ref="_ZN4llvm9LiveRange13getValNumInfoEj">getValNumInfo</a>(<a class="local col0 ref" href="#420ValNo" title='ValNo' data-ref="420ValNo">ValNo</a>)-&gt;<a class="ref" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::VNInfo::def" title='llvm::VNInfo::def' data-ref="llvm::VNInfo::def">def</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>" into "</q></td></tr>
<tr><th id="2730">2730</th><td>                      <a class="ref" href="../../include/llvm/Support/Printable.h.html#_ZN4llvmlsERNS_11raw_ostreamERKNS_9PrintableE" title='llvm::operator&lt;&lt;' data-ref="_ZN4llvmlsERNS_11raw_ostreamERKNS_9PrintableE">&lt;&lt;</a> <a class="ref" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm8printRegEjPKNS_18TargetRegisterInfoEjPKNS_19MachineRegisterInfoE" title='llvm::printReg' data-ref="_ZN4llvm8printRegEjPKNS_18TargetRegisterInfoEjPKNS_19MachineRegisterInfoE">printReg</a>(<a class="local col1 ref" href="#421Other" title='Other' data-ref="421Other">Other</a>.<a class="tu member" href="#(anonymousnamespace)::JoinVals::Reg" title='(anonymous namespace)::JoinVals::Reg' data-use='r' data-ref="(anonymousnamespace)::JoinVals::Reg">Reg</a>) <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEc">&lt;&lt;</a> <kbd>':'</kbd> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEj" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEj">&lt;&lt;</a> <a class="local col2 ref" href="#422V" title='V' data-ref="422V">V</a>.<a class="tu ref" href="#(anonymousnamespace)::JoinVals::Val::OtherVNI" title='(anonymous namespace)::JoinVals::Val::OtherVNI' data-use='r' data-ref="(anonymousnamespace)::JoinVals::Val::OtherVNI">OtherVNI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::VNInfo::id" title='llvm::VNInfo::id' data-ref="llvm::VNInfo::id">id</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEc">&lt;&lt;</a> <kbd>'@'</kbd></td></tr>
<tr><th id="2731">2731</th><td>                      <a class="ref" href="../../include/llvm/CodeGen/SlotIndexes.h.html#_ZN4llvmlsERNS_11raw_ostreamENS_9SlotIndexE" title='llvm::operator&lt;&lt;' data-ref="_ZN4llvmlsERNS_11raw_ostreamENS_9SlotIndexE">&lt;&lt;</a> <a class="ref fake" href="../../include/llvm/CodeGen/SlotIndexes.h.html#83" title='llvm::SlotIndex::SlotIndex' data-ref="_ZN4llvm9SlotIndexC1ERKS0_"></a><a class="local col2 ref" href="#422V" title='V' data-ref="422V">V</a>.<a class="tu ref" href="#(anonymousnamespace)::JoinVals::Val::OtherVNI" title='(anonymous namespace)::JoinVals::Val::OtherVNI' data-use='r' data-ref="(anonymousnamespace)::JoinVals::Val::OtherVNI">OtherVNI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::VNInfo::def" title='llvm::VNInfo::def' data-ref="llvm::VNInfo::def">def</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>" --&gt; @"</q></td></tr>
<tr><th id="2732">2732</th><td>                      <a class="ref" href="../../include/llvm/CodeGen/SlotIndexes.h.html#_ZN4llvmlsERNS_11raw_ostreamENS_9SlotIndexE" title='llvm::operator&lt;&lt;' data-ref="_ZN4llvmlsERNS_11raw_ostreamENS_9SlotIndexE">&lt;&lt;</a> <a class="ref fake" href="../../include/llvm/CodeGen/SlotIndexes.h.html#83" title='llvm::SlotIndex::SlotIndex' data-ref="_ZN4llvm9SlotIndexC1ERKS0_"></a><a class="tu member" href="#(anonymousnamespace)::JoinVals::NewVNInfo" title='(anonymous namespace)::JoinVals::NewVNInfo' data-use='m' data-ref="(anonymousnamespace)::JoinVals::NewVNInfo">NewVNInfo</a>[<a class="tu member" href="#(anonymousnamespace)::JoinVals::Assignments" title='(anonymous namespace)::JoinVals::Assignments' data-use='m' data-ref="(anonymousnamespace)::JoinVals::Assignments">Assignments</a>[<a class="local col0 ref" href="#420ValNo" title='ValNo' data-ref="420ValNo">ValNo</a>]]-&gt;<a class="ref" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::VNInfo::def" title='llvm::VNInfo::def' data-ref="llvm::VNInfo::def">def</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEc">&lt;&lt;</a> <kbd>'\n'</kbd>);</td></tr>
<tr><th id="2733">2733</th><td>    <b>break</b>;</td></tr>
<tr><th id="2734">2734</th><td>  <b>case</b> <a class="tu enum" href="#(anonymousnamespace)::JoinVals::ConflictResolution::CR_Replace" title='(anonymous namespace)::JoinVals::ConflictResolution::CR_Replace' data-ref="(anonymousnamespace)::JoinVals::ConflictResolution::CR_Replace">CR_Replace</a>:</td></tr>
<tr><th id="2735">2735</th><td>  <b>case</b> <a class="tu enum" href="#(anonymousnamespace)::JoinVals::ConflictResolution::CR_Unresolved" title='(anonymous namespace)::JoinVals::ConflictResolution::CR_Unresolved' data-ref="(anonymousnamespace)::JoinVals::ConflictResolution::CR_Unresolved">CR_Unresolved</a>: {</td></tr>
<tr><th id="2736">2736</th><td>    <i>// The other value is going to be pruned if this join is successful.</i></td></tr>
<tr><th id="2737">2737</th><td>    <a class="macro" href="../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (V.OtherVNI &amp;&amp; &quot;OtherVNI not assigned, can&apos;t prune&quot;) ? void (0) : __assert_fail (&quot;V.OtherVNI &amp;&amp; \&quot;OtherVNI not assigned, can&apos;t prune\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/RegisterCoalescer.cpp&quot;, 2737, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col2 ref" href="#422V" title='V' data-ref="422V">V</a>.<a class="tu ref" href="#(anonymousnamespace)::JoinVals::Val::OtherVNI" title='(anonymous namespace)::JoinVals::Val::OtherVNI' data-use='r' data-ref="(anonymousnamespace)::JoinVals::Val::OtherVNI">OtherVNI</a> &amp;&amp; <q>"OtherVNI not assigned, can't prune"</q>);</td></tr>
<tr><th id="2738">2738</th><td>    <a class="tu type" href="#(anonymousnamespace)::JoinVals::Val" title='(anonymous namespace)::JoinVals::Val' data-ref="(anonymousnamespace)::JoinVals::Val">Val</a> &amp;<dfn class="local col3 decl" id="423OtherV" title='OtherV' data-type='(anonymous namespace)::JoinVals::Val &amp;' data-ref="423OtherV">OtherV</dfn> = <a class="local col1 ref" href="#421Other" title='Other' data-ref="421Other">Other</a>.<a class="tu member" href="#(anonymousnamespace)::JoinVals::Vals" title='(anonymous namespace)::JoinVals::Vals' data-use='m' data-ref="(anonymousnamespace)::JoinVals::Vals">Vals</a><a class="tu ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-use='c' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm">[<a class="local col2 ref" href="#422V" title='V' data-ref="422V">V</a>.<a class="tu ref" href="#(anonymousnamespace)::JoinVals::Val::OtherVNI" title='(anonymous namespace)::JoinVals::Val::OtherVNI' data-use='r' data-ref="(anonymousnamespace)::JoinVals::Val::OtherVNI">OtherVNI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::VNInfo::id" title='llvm::VNInfo::id' data-ref="llvm::VNInfo::id">id</a>]</a>;</td></tr>
<tr><th id="2739">2739</th><td>    <i>// We cannot erase an IMPLICIT_DEF if we don't have valid values for all</i></td></tr>
<tr><th id="2740">2740</th><td><i>    // its lanes.</i></td></tr>
<tr><th id="2741">2741</th><td>    <b>if</b> (<a class="local col3 ref" href="#423OtherV" title='OtherV' data-ref="423OtherV">OtherV</a>.<a class="tu ref" href="#(anonymousnamespace)::JoinVals::Val::ErasableImplicitDef" title='(anonymous namespace)::JoinVals::Val::ErasableImplicitDef' data-use='r' data-ref="(anonymousnamespace)::JoinVals::Val::ErasableImplicitDef">ErasableImplicitDef</a> &amp;&amp;</td></tr>
<tr><th id="2742">2742</th><td>        <a class="tu member" href="#(anonymousnamespace)::JoinVals::TrackSubRegLiveness" title='(anonymous namespace)::JoinVals::TrackSubRegLiveness' data-use='r' data-ref="(anonymousnamespace)::JoinVals::TrackSubRegLiveness">TrackSubRegLiveness</a> &amp;&amp;</td></tr>
<tr><th id="2743">2743</th><td>        (<a class="local col3 ref" href="#423OtherV" title='OtherV' data-ref="423OtherV">OtherV</a>.<a class="tu ref" href="#(anonymousnamespace)::JoinVals::Val::WriteLanes" title='(anonymous namespace)::JoinVals::Val::WriteLanes' data-use='m' data-ref="(anonymousnamespace)::JoinVals::Val::WriteLanes">WriteLanes</a> <a class="ref" href="../../include/llvm/MC/LaneBitmask.h.html#_ZNK4llvm11LaneBitmaskanES0_" title='llvm::LaneBitmask::operator&amp;' data-ref="_ZNK4llvm11LaneBitmaskanES0_">&amp;</a> <a class="ref" href="../../include/llvm/MC/LaneBitmask.h.html#_ZNK4llvm11LaneBitmaskcoEv" title='llvm::LaneBitmask::operator~' data-ref="_ZNK4llvm11LaneBitmaskcoEv">~</a><a class="local col2 ref" href="#422V" title='V' data-ref="422V">V</a>.<a class="tu ref" href="#(anonymousnamespace)::JoinVals::Val::ValidLanes" title='(anonymous namespace)::JoinVals::Val::ValidLanes' data-use='m' data-ref="(anonymousnamespace)::JoinVals::Val::ValidLanes">ValidLanes</a>).<a class="ref" href="../../include/llvm/MC/LaneBitmask.h.html#_ZNK4llvm11LaneBitmask3anyEv" title='llvm::LaneBitmask::any' data-ref="_ZNK4llvm11LaneBitmask3anyEv">any</a>()) {</td></tr>
<tr><th id="2744">2744</th><td>      <a class="macro" href="../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;regalloc&quot;)) { dbgs() &lt;&lt; &quot;Cannot erase implicit_def with missing values\n&quot;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"Cannot erase implicit_def with missing values\n"</q>);</td></tr>
<tr><th id="2745">2745</th><td></td></tr>
<tr><th id="2746">2746</th><td>      <a class="local col3 ref" href="#423OtherV" title='OtherV' data-ref="423OtherV">OtherV</a>.<a class="tu ref" href="#(anonymousnamespace)::JoinVals::Val::ErasableImplicitDef" title='(anonymous namespace)::JoinVals::Val::ErasableImplicitDef' data-use='w' data-ref="(anonymousnamespace)::JoinVals::Val::ErasableImplicitDef">ErasableImplicitDef</a> = <b>false</b>;</td></tr>
<tr><th id="2747">2747</th><td>      <i>// The valid lanes written by the implicit_def were speculatively cleared</i></td></tr>
<tr><th id="2748">2748</th><td><i>      // before, so make this more conservative. It may be better to track this,</i></td></tr>
<tr><th id="2749">2749</th><td><i>      // I haven't found a testcase where it matters.</i></td></tr>
<tr><th id="2750">2750</th><td>      <a class="local col3 ref" href="#423OtherV" title='OtherV' data-ref="423OtherV">OtherV</a>.<a class="tu ref" href="#(anonymousnamespace)::JoinVals::Val::ValidLanes" title='(anonymous namespace)::JoinVals::Val::ValidLanes' data-use='w' data-ref="(anonymousnamespace)::JoinVals::Val::ValidLanes">ValidLanes</a> <a class="ref" href="../../include/llvm/MC/LaneBitmask.h.html#39" title='llvm::LaneBitmask::operator=' data-ref="_ZN4llvm11LaneBitmaskaSEOS0_">=</a> <a class="type" href="../../include/llvm/MC/LaneBitmask.h.html#llvm::LaneBitmask" title='llvm::LaneBitmask' data-ref="llvm::LaneBitmask">LaneBitmask</a>::<a class="ref" href="../../include/llvm/MC/LaneBitmask.h.html#_ZN4llvm11LaneBitmask6getAllEv" title='llvm::LaneBitmask::getAll' data-ref="_ZN4llvm11LaneBitmask6getAllEv">getAll</a>();</td></tr>
<tr><th id="2751">2751</th><td>    }</td></tr>
<tr><th id="2752">2752</th><td></td></tr>
<tr><th id="2753">2753</th><td>    <a class="local col3 ref" href="#423OtherV" title='OtherV' data-ref="423OtherV">OtherV</a>.<a class="tu ref" href="#(anonymousnamespace)::JoinVals::Val::Pruned" title='(anonymous namespace)::JoinVals::Val::Pruned' data-use='w' data-ref="(anonymousnamespace)::JoinVals::Val::Pruned">Pruned</a> = <b>true</b>;</td></tr>
<tr><th id="2754">2754</th><td>    <a class="macro" href="../../include/llvm/Support/Compiler.h.html#252" title="[[clang::fallthrough]]" data-ref="_M/LLVM_FALLTHROUGH">LLVM_FALLTHROUGH</a>;</td></tr>
<tr><th id="2755">2755</th><td>  }</td></tr>
<tr><th id="2756">2756</th><td>  <b>default</b>:</td></tr>
<tr><th id="2757">2757</th><td>    <i>// This value number needs to go in the final joined live range.</i></td></tr>
<tr><th id="2758">2758</th><td>    <a class="tu member" href="#(anonymousnamespace)::JoinVals::Assignments" title='(anonymous namespace)::JoinVals::Assignments' data-use='m' data-ref="(anonymousnamespace)::JoinVals::Assignments">Assignments</a><a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm">[<a class="local col0 ref" href="#420ValNo" title='ValNo' data-ref="420ValNo">ValNo</a>]</a> = <a class="tu member" href="#(anonymousnamespace)::JoinVals::NewVNInfo" title='(anonymous namespace)::JoinVals::NewVNInfo' data-use='m' data-ref="(anonymousnamespace)::JoinVals::NewVNInfo">NewVNInfo</a>.<a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZNK4llvm15SmallVectorBase4sizeEv" title='llvm::SmallVectorBase::size' data-ref="_ZNK4llvm15SmallVectorBase4sizeEv">size</a>();</td></tr>
<tr><th id="2759">2759</th><td>    <a class="tu member" href="#(anonymousnamespace)::JoinVals::NewVNInfo" title='(anonymous namespace)::JoinVals::NewVNInfo' data-use='m' data-ref="(anonymousnamespace)::JoinVals::NewVNInfo">NewVNInfo</a>.<a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_">push_back</a>(<a class="tu member" href="#(anonymousnamespace)::JoinVals::LR" title='(anonymous namespace)::JoinVals::LR' data-use='m' data-ref="(anonymousnamespace)::JoinVals::LR">LR</a>.<a class="ref" href="../../include/llvm/CodeGen/LiveInterval.h.html#_ZN4llvm9LiveRange13getValNumInfoEj" title='llvm::LiveRange::getValNumInfo' data-ref="_ZN4llvm9LiveRange13getValNumInfoEj">getValNumInfo</a>(<a class="local col0 ref" href="#420ValNo" title='ValNo' data-ref="420ValNo">ValNo</a>));</td></tr>
<tr><th id="2760">2760</th><td>    <b>break</b>;</td></tr>
<tr><th id="2761">2761</th><td>  }</td></tr>
<tr><th id="2762">2762</th><td>}</td></tr>
<tr><th id="2763">2763</th><td></td></tr>
<tr><th id="2764">2764</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::JoinVals" title='(anonymous namespace)::JoinVals' data-ref="(anonymousnamespace)::JoinVals">JoinVals</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_18JoinVals9mapValuesERS0_" title='(anonymous namespace)::JoinVals::mapValues' data-type='bool (anonymous namespace)::JoinVals::mapValues((anonymous namespace)::JoinVals &amp; Other)' data-ref="_ZN12_GLOBAL__N_18JoinVals9mapValuesERS0_">mapValues</dfn>(<a class="tu type" href="#(anonymousnamespace)::JoinVals" title='(anonymous namespace)::JoinVals' data-ref="(anonymousnamespace)::JoinVals">JoinVals</a> &amp;<dfn class="local col4 decl" id="424Other" title='Other' data-type='(anonymous namespace)::JoinVals &amp;' data-ref="424Other">Other</dfn>) {</td></tr>
<tr><th id="2765">2765</th><td>  <b>for</b> (<em>unsigned</em> <dfn class="local col5 decl" id="425i" title='i' data-type='unsigned int' data-ref="425i">i</dfn> = <var>0</var>, <dfn class="local col6 decl" id="426e" title='e' data-type='unsigned int' data-ref="426e">e</dfn> = <a class="tu member" href="#(anonymousnamespace)::JoinVals::LR" title='(anonymous namespace)::JoinVals::LR' data-use='m' data-ref="(anonymousnamespace)::JoinVals::LR">LR</a>.<a class="ref" href="../../include/llvm/CodeGen/LiveInterval.h.html#_ZNK4llvm9LiveRange13getNumValNumsEv" title='llvm::LiveRange::getNumValNums' data-ref="_ZNK4llvm9LiveRange13getNumValNumsEv">getNumValNums</a>(); <a class="local col5 ref" href="#425i" title='i' data-ref="425i">i</a> != <a class="local col6 ref" href="#426e" title='e' data-ref="426e">e</a>; ++<a class="local col5 ref" href="#425i" title='i' data-ref="425i">i</a>) {</td></tr>
<tr><th id="2766">2766</th><td>    <a class="tu member" href="#_ZN12_GLOBAL__N_18JoinVals17computeAssignmentEjRS0_" title='(anonymous namespace)::JoinVals::computeAssignment' data-use='c' data-ref="_ZN12_GLOBAL__N_18JoinVals17computeAssignmentEjRS0_">computeAssignment</a>(<a class="local col5 ref" href="#425i" title='i' data-ref="425i">i</a>, <span class='refarg'><a class="local col4 ref" href="#424Other" title='Other' data-ref="424Other">Other</a></span>);</td></tr>
<tr><th id="2767">2767</th><td>    <b>if</b> (<a class="tu member" href="#(anonymousnamespace)::JoinVals::Vals" title='(anonymous namespace)::JoinVals::Vals' data-use='m' data-ref="(anonymousnamespace)::JoinVals::Vals">Vals</a><a class="tu ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-use='c' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm">[<a class="local col5 ref" href="#425i" title='i' data-ref="425i">i</a>]</a>.<a class="tu ref" href="#(anonymousnamespace)::JoinVals::Val::Resolution" title='(anonymous namespace)::JoinVals::Val::Resolution' data-use='r' data-ref="(anonymousnamespace)::JoinVals::Val::Resolution">Resolution</a> == <a class="tu enum" href="#(anonymousnamespace)::JoinVals::ConflictResolution::CR_Impossible" title='(anonymous namespace)::JoinVals::ConflictResolution::CR_Impossible' data-use='r' data-ref="(anonymousnamespace)::JoinVals::ConflictResolution::CR_Impossible">CR_Impossible</a>) {</td></tr>
<tr><th id="2768">2768</th><td>      <a class="macro" href="../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;regalloc&quot;)) { dbgs() &lt;&lt; &quot;\t\tinterference at &quot; &lt;&lt; printReg(Reg) &lt;&lt; &apos;:&apos; &lt;&lt; i &lt;&lt; &apos;@&apos; &lt;&lt; LR.getValNumInfo(i)-&gt;def &lt;&lt; &apos;\n&apos;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"\t\tinterference at "</q> <a class="ref" href="../../include/llvm/Support/Printable.h.html#_ZN4llvmlsERNS_11raw_ostreamERKNS_9PrintableE" title='llvm::operator&lt;&lt;' data-ref="_ZN4llvmlsERNS_11raw_ostreamERKNS_9PrintableE">&lt;&lt;</a> <a class="ref" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm8printRegEjPKNS_18TargetRegisterInfoEjPKNS_19MachineRegisterInfoE" title='llvm::printReg' data-ref="_ZN4llvm8printRegEjPKNS_18TargetRegisterInfoEjPKNS_19MachineRegisterInfoE">printReg</a>(<a class="tu member" href="#(anonymousnamespace)::JoinVals::Reg" title='(anonymous namespace)::JoinVals::Reg' data-use='r' data-ref="(anonymousnamespace)::JoinVals::Reg">Reg</a>) <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEc">&lt;&lt;</a> <kbd>':'</kbd> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEj" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEj">&lt;&lt;</a> <a class="local col5 ref" href="#425i" title='i' data-ref="425i">i</a></td></tr>
<tr><th id="2769">2769</th><td>                        <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEc">&lt;&lt;</a> <kbd>'@'</kbd> <a class="ref" href="../../include/llvm/CodeGen/SlotIndexes.h.html#_ZN4llvmlsERNS_11raw_ostreamENS_9SlotIndexE" title='llvm::operator&lt;&lt;' data-ref="_ZN4llvmlsERNS_11raw_ostreamENS_9SlotIndexE">&lt;&lt;</a> <a class="ref fake" href="../../include/llvm/CodeGen/SlotIndexes.h.html#83" title='llvm::SlotIndex::SlotIndex' data-ref="_ZN4llvm9SlotIndexC1ERKS0_"></a><a class="tu member" href="#(anonymousnamespace)::JoinVals::LR" title='(anonymous namespace)::JoinVals::LR' data-use='m' data-ref="(anonymousnamespace)::JoinVals::LR">LR</a>.<a class="ref" href="../../include/llvm/CodeGen/LiveInterval.h.html#_ZN4llvm9LiveRange13getValNumInfoEj" title='llvm::LiveRange::getValNumInfo' data-ref="_ZN4llvm9LiveRange13getValNumInfoEj">getValNumInfo</a>(<a class="local col5 ref" href="#425i" title='i' data-ref="425i">i</a>)-&gt;<a class="ref" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::VNInfo::def" title='llvm::VNInfo::def' data-ref="llvm::VNInfo::def">def</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEc">&lt;&lt;</a> <kbd>'\n'</kbd>);</td></tr>
<tr><th id="2770">2770</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2771">2771</th><td>    }</td></tr>
<tr><th id="2772">2772</th><td>  }</td></tr>
<tr><th id="2773">2773</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2774">2774</th><td>}</td></tr>
<tr><th id="2775">2775</th><td></td></tr>
<tr><th id="2776">2776</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::JoinVals" title='(anonymous namespace)::JoinVals' data-ref="(anonymousnamespace)::JoinVals">JoinVals</a>::</td></tr>
<tr><th id="2777">2777</th><td><dfn class="tu decl def" id="_ZN12_GLOBAL__N_18JoinVals11taintExtentEjN4llvm11LaneBitmaskERS0_RNS1_15SmallVectorImplISt4pairINS1_9SlotIndexES2_EEE" title='(anonymous namespace)::JoinVals::taintExtent' data-type='bool (anonymous namespace)::JoinVals::taintExtent(unsigned int ValNo, llvm::LaneBitmask TaintedLanes, (anonymous namespace)::JoinVals &amp; Other, SmallVectorImpl&lt;std::pair&lt;SlotIndex, LaneBitmask&gt; &gt; &amp; TaintExtent)' data-ref="_ZN12_GLOBAL__N_18JoinVals11taintExtentEjN4llvm11LaneBitmaskERS0_RNS1_15SmallVectorImplISt4pairINS1_9SlotIndexES2_EEE">taintExtent</dfn>(<em>unsigned</em> <dfn class="local col7 decl" id="427ValNo" title='ValNo' data-type='unsigned int' data-ref="427ValNo">ValNo</dfn>, <a class="type" href="../../include/llvm/MC/LaneBitmask.h.html#llvm::LaneBitmask" title='llvm::LaneBitmask' data-ref="llvm::LaneBitmask">LaneBitmask</a> <dfn class="local col8 decl" id="428TaintedLanes" title='TaintedLanes' data-type='llvm::LaneBitmask' data-ref="428TaintedLanes">TaintedLanes</dfn>, <a class="tu type" href="#(anonymousnamespace)::JoinVals" title='(anonymous namespace)::JoinVals' data-ref="(anonymousnamespace)::JoinVals">JoinVals</a> &amp;<dfn class="local col9 decl" id="429Other" title='Other' data-type='(anonymous namespace)::JoinVals &amp;' data-ref="429Other">Other</dfn>,</td></tr>
<tr><th id="2778">2778</th><td>            <a class="type" href="../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<span class="namespace">std::</span><a class="type" href="../../../../include/c++/7/bits/stl_pair.h.html#std::pair" title='std::pair' data-ref="std::pair">pair</a>&lt;<a class="type" href="../../include/llvm/CodeGen/SlotIndexes.h.html#llvm::SlotIndex" title='llvm::SlotIndex' data-ref="llvm::SlotIndex">SlotIndex</a>, <a class="type" href="../../include/llvm/MC/LaneBitmask.h.html#llvm::LaneBitmask" title='llvm::LaneBitmask' data-ref="llvm::LaneBitmask">LaneBitmask</a>&gt;&gt; &amp;<dfn class="local col0 decl" id="430TaintExtent" title='TaintExtent' data-type='SmallVectorImpl&lt;std::pair&lt;SlotIndex, LaneBitmask&gt; &gt; &amp;' data-ref="430TaintExtent">TaintExtent</dfn>) {</td></tr>
<tr><th id="2779">2779</th><td>  <a class="type" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::VNInfo" title='llvm::VNInfo' data-ref="llvm::VNInfo">VNInfo</a> *<dfn class="local col1 decl" id="431VNI" title='VNI' data-type='llvm::VNInfo *' data-ref="431VNI">VNI</dfn> = <a class="tu member" href="#(anonymousnamespace)::JoinVals::LR" title='(anonymous namespace)::JoinVals::LR' data-use='m' data-ref="(anonymousnamespace)::JoinVals::LR">LR</a>.<a class="ref" href="../../include/llvm/CodeGen/LiveInterval.h.html#_ZN4llvm9LiveRange13getValNumInfoEj" title='llvm::LiveRange::getValNumInfo' data-ref="_ZN4llvm9LiveRange13getValNumInfoEj">getValNumInfo</a>(<a class="local col7 ref" href="#427ValNo" title='ValNo' data-ref="427ValNo">ValNo</a>);</td></tr>
<tr><th id="2780">2780</th><td>  <a class="type" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col2 decl" id="432MBB" title='MBB' data-type='llvm::MachineBasicBlock *' data-ref="432MBB">MBB</dfn> = <a class="tu member" href="#(anonymousnamespace)::JoinVals::Indexes" title='(anonymous namespace)::JoinVals::Indexes' data-use='r' data-ref="(anonymousnamespace)::JoinVals::Indexes">Indexes</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/SlotIndexes.h.html#_ZNK4llvm11SlotIndexes15getMBBFromIndexENS_9SlotIndexE" title='llvm::SlotIndexes::getMBBFromIndex' data-ref="_ZNK4llvm11SlotIndexes15getMBBFromIndexENS_9SlotIndexE">getMBBFromIndex</a>(<a class="ref fake" href="../../include/llvm/CodeGen/SlotIndexes.h.html#83" title='llvm::SlotIndex::SlotIndex' data-ref="_ZN4llvm9SlotIndexC1ERKS0_"></a><a class="local col1 ref" href="#431VNI" title='VNI' data-ref="431VNI">VNI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::VNInfo::def" title='llvm::VNInfo::def' data-ref="llvm::VNInfo::def">def</a>);</td></tr>
<tr><th id="2781">2781</th><td>  <a class="type" href="../../include/llvm/CodeGen/SlotIndexes.h.html#llvm::SlotIndex" title='llvm::SlotIndex' data-ref="llvm::SlotIndex">SlotIndex</a> <dfn class="local col3 decl" id="433MBBEnd" title='MBBEnd' data-type='llvm::SlotIndex' data-ref="433MBBEnd">MBBEnd</dfn> = <a class="tu member" href="#(anonymousnamespace)::JoinVals::Indexes" title='(anonymous namespace)::JoinVals::Indexes' data-use='r' data-ref="(anonymousnamespace)::JoinVals::Indexes">Indexes</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/SlotIndexes.h.html#_ZNK4llvm11SlotIndexes12getMBBEndIdxEPKNS_17MachineBasicBlockE" title='llvm::SlotIndexes::getMBBEndIdx' data-ref="_ZNK4llvm11SlotIndexes12getMBBEndIdxEPKNS_17MachineBasicBlockE">getMBBEndIdx</a>(<a class="local col2 ref" href="#432MBB" title='MBB' data-ref="432MBB">MBB</a>);</td></tr>
<tr><th id="2782">2782</th><td></td></tr>
<tr><th id="2783">2783</th><td>  <i>// Scan Other.LR from VNI.def to MBBEnd.</i></td></tr>
<tr><th id="2784">2784</th><td>  <a class="type" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveInterval" title='llvm::LiveInterval' data-ref="llvm::LiveInterval">LiveInterval</a>::<a class="typedef" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveRange::iterator" title='llvm::LiveRange::iterator' data-type='Segments::iterator' data-ref="llvm::LiveRange::iterator">iterator</a> <dfn class="local col4 decl" id="434OtherI" title='OtherI' data-type='LiveInterval::iterator' data-ref="434OtherI">OtherI</dfn> = <a class="local col9 ref" href="#429Other" title='Other' data-ref="429Other">Other</a>.<a class="tu member" href="#(anonymousnamespace)::JoinVals::LR" title='(anonymous namespace)::JoinVals::LR' data-use='m' data-ref="(anonymousnamespace)::JoinVals::LR">LR</a>.<a class="ref" href="../../include/llvm/CodeGen/LiveInterval.h.html#_ZN4llvm9LiveRange4findENS_9SlotIndexE" title='llvm::LiveRange::find' data-ref="_ZN4llvm9LiveRange4findENS_9SlotIndexE">find</a>(<a class="ref fake" href="../../include/llvm/CodeGen/SlotIndexes.h.html#83" title='llvm::SlotIndex::SlotIndex' data-ref="_ZN4llvm9SlotIndexC1ERKS0_"></a><a class="local col1 ref" href="#431VNI" title='VNI' data-ref="431VNI">VNI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::VNInfo::def" title='llvm::VNInfo::def' data-ref="llvm::VNInfo::def">def</a>);</td></tr>
<tr><th id="2785">2785</th><td>  <a class="macro" href="../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (OtherI != Other.LR.end() &amp;&amp; &quot;No conflict?&quot;) ? void (0) : __assert_fail (&quot;OtherI != Other.LR.end() &amp;&amp; \&quot;No conflict?\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/RegisterCoalescer.cpp&quot;, 2785, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col4 ref" href="#434OtherI" title='OtherI' data-ref="434OtherI">OtherI</a> != <a class="local col9 ref" href="#429Other" title='Other' data-ref="429Other">Other</a>.<a class="tu member" href="#(anonymousnamespace)::JoinVals::LR" title='(anonymous namespace)::JoinVals::LR' data-use='m' data-ref="(anonymousnamespace)::JoinVals::LR">LR</a>.<a class="ref" href="../../include/llvm/CodeGen/LiveInterval.h.html#_ZN4llvm9LiveRange3endEv" title='llvm::LiveRange::end' data-ref="_ZN4llvm9LiveRange3endEv">end</a>() &amp;&amp; <q>"No conflict?"</q>);</td></tr>
<tr><th id="2786">2786</th><td>  <b>do</b> {</td></tr>
<tr><th id="2787">2787</th><td>    <i>// OtherI is pointing to a tainted value. Abort the join if the tainted</i></td></tr>
<tr><th id="2788">2788</th><td><i>    // lanes escape the block.</i></td></tr>
<tr><th id="2789">2789</th><td>    <a class="type" href="../../include/llvm/CodeGen/SlotIndexes.h.html#llvm::SlotIndex" title='llvm::SlotIndex' data-ref="llvm::SlotIndex">SlotIndex</a> <dfn class="local col5 decl" id="435End" title='End' data-type='llvm::SlotIndex' data-ref="435End">End</dfn> = <a class="ref fake" href="../../include/llvm/CodeGen/SlotIndexes.h.html#83" title='llvm::SlotIndex::SlotIndex' data-ref="_ZN4llvm9SlotIndexC1ERKS0_"></a><a class="local col4 ref" href="#434OtherI" title='OtherI' data-ref="434OtherI">OtherI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveRange::Segment::end" title='llvm::LiveRange::Segment::end' data-ref="llvm::LiveRange::Segment::end">end</a>;</td></tr>
<tr><th id="2790">2790</th><td>    <b>if</b> (<a class="local col5 ref" href="#435End" title='End' data-ref="435End">End</a> <a class="ref" href="../../include/llvm/CodeGen/SlotIndexes.h.html#_ZNK4llvm9SlotIndexgeES0_" title='llvm::SlotIndex::operator&gt;=' data-ref="_ZNK4llvm9SlotIndexgeES0_">&gt;=</a> <a class="ref fake" href="../../include/llvm/CodeGen/SlotIndexes.h.html#83" title='llvm::SlotIndex::SlotIndex' data-ref="_ZN4llvm9SlotIndexC1ERKS0_"></a><a class="local col3 ref" href="#433MBBEnd" title='MBBEnd' data-ref="433MBBEnd">MBBEnd</a>) {</td></tr>
<tr><th id="2791">2791</th><td>      <a class="macro" href="../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;regalloc&quot;)) { dbgs() &lt;&lt; &quot;\t\ttaints global &quot; &lt;&lt; printReg(Other.Reg) &lt;&lt; &apos;:&apos; &lt;&lt; OtherI-&gt;valno-&gt;id &lt;&lt; &apos;@&apos; &lt;&lt; OtherI-&gt;start &lt;&lt; &apos;\n&apos;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"\t\ttaints global "</q> <a class="ref" href="../../include/llvm/Support/Printable.h.html#_ZN4llvmlsERNS_11raw_ostreamERKNS_9PrintableE" title='llvm::operator&lt;&lt;' data-ref="_ZN4llvmlsERNS_11raw_ostreamERKNS_9PrintableE">&lt;&lt;</a> <a class="ref" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm8printRegEjPKNS_18TargetRegisterInfoEjPKNS_19MachineRegisterInfoE" title='llvm::printReg' data-ref="_ZN4llvm8printRegEjPKNS_18TargetRegisterInfoEjPKNS_19MachineRegisterInfoE">printReg</a>(<a class="local col9 ref" href="#429Other" title='Other' data-ref="429Other">Other</a>.<a class="tu member" href="#(anonymousnamespace)::JoinVals::Reg" title='(anonymous namespace)::JoinVals::Reg' data-use='r' data-ref="(anonymousnamespace)::JoinVals::Reg">Reg</a>) <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEc">&lt;&lt;</a> <kbd>':'</kbd></td></tr>
<tr><th id="2792">2792</th><td>                        <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEj" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEj">&lt;&lt;</a> <a class="local col4 ref" href="#434OtherI" title='OtherI' data-ref="434OtherI">OtherI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveRange::Segment::valno" title='llvm::LiveRange::Segment::valno' data-ref="llvm::LiveRange::Segment::valno">valno</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::VNInfo::id" title='llvm::VNInfo::id' data-ref="llvm::VNInfo::id">id</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEc">&lt;&lt;</a> <kbd>'@'</kbd> <a class="ref" href="../../include/llvm/CodeGen/SlotIndexes.h.html#_ZN4llvmlsERNS_11raw_ostreamENS_9SlotIndexE" title='llvm::operator&lt;&lt;' data-ref="_ZN4llvmlsERNS_11raw_ostreamENS_9SlotIndexE">&lt;&lt;</a> <a class="ref fake" href="../../include/llvm/CodeGen/SlotIndexes.h.html#83" title='llvm::SlotIndex::SlotIndex' data-ref="_ZN4llvm9SlotIndexC1ERKS0_"></a><a class="local col4 ref" href="#434OtherI" title='OtherI' data-ref="434OtherI">OtherI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveRange::Segment::start" title='llvm::LiveRange::Segment::start' data-ref="llvm::LiveRange::Segment::start">start</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEc">&lt;&lt;</a> <kbd>'\n'</kbd>);</td></tr>
<tr><th id="2793">2793</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2794">2794</th><td>    }</td></tr>
<tr><th id="2795">2795</th><td>    <a class="macro" href="../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;regalloc&quot;)) { dbgs() &lt;&lt; &quot;\t\ttaints local &quot; &lt;&lt; printReg(Other.Reg) &lt;&lt; &apos;:&apos; &lt;&lt; OtherI-&gt;valno-&gt;id &lt;&lt; &apos;@&apos; &lt;&lt; OtherI-&gt;start &lt;&lt; &quot; to &quot; &lt;&lt; End &lt;&lt; &apos;\n&apos;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"\t\ttaints local "</q> <a class="ref" href="../../include/llvm/Support/Printable.h.html#_ZN4llvmlsERNS_11raw_ostreamERKNS_9PrintableE" title='llvm::operator&lt;&lt;' data-ref="_ZN4llvmlsERNS_11raw_ostreamERKNS_9PrintableE">&lt;&lt;</a> <a class="ref" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm8printRegEjPKNS_18TargetRegisterInfoEjPKNS_19MachineRegisterInfoE" title='llvm::printReg' data-ref="_ZN4llvm8printRegEjPKNS_18TargetRegisterInfoEjPKNS_19MachineRegisterInfoE">printReg</a>(<a class="local col9 ref" href="#429Other" title='Other' data-ref="429Other">Other</a>.<a class="tu member" href="#(anonymousnamespace)::JoinVals::Reg" title='(anonymous namespace)::JoinVals::Reg' data-use='r' data-ref="(anonymousnamespace)::JoinVals::Reg">Reg</a>) <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEc">&lt;&lt;</a> <kbd>':'</kbd></td></tr>
<tr><th id="2796">2796</th><td>                      <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEj" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEj">&lt;&lt;</a> <a class="local col4 ref" href="#434OtherI" title='OtherI' data-ref="434OtherI">OtherI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveRange::Segment::valno" title='llvm::LiveRange::Segment::valno' data-ref="llvm::LiveRange::Segment::valno">valno</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::VNInfo::id" title='llvm::VNInfo::id' data-ref="llvm::VNInfo::id">id</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEc">&lt;&lt;</a> <kbd>'@'</kbd> <a class="ref" href="../../include/llvm/CodeGen/SlotIndexes.h.html#_ZN4llvmlsERNS_11raw_ostreamENS_9SlotIndexE" title='llvm::operator&lt;&lt;' data-ref="_ZN4llvmlsERNS_11raw_ostreamENS_9SlotIndexE">&lt;&lt;</a> <a class="ref fake" href="../../include/llvm/CodeGen/SlotIndexes.h.html#83" title='llvm::SlotIndex::SlotIndex' data-ref="_ZN4llvm9SlotIndexC1ERKS0_"></a><a class="local col4 ref" href="#434OtherI" title='OtherI' data-ref="434OtherI">OtherI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveRange::Segment::start" title='llvm::LiveRange::Segment::start' data-ref="llvm::LiveRange::Segment::start">start</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>" to "</q></td></tr>
<tr><th id="2797">2797</th><td>                      <a class="ref" href="../../include/llvm/CodeGen/SlotIndexes.h.html#_ZN4llvmlsERNS_11raw_ostreamENS_9SlotIndexE" title='llvm::operator&lt;&lt;' data-ref="_ZN4llvmlsERNS_11raw_ostreamENS_9SlotIndexE">&lt;&lt;</a> <a class="ref fake" href="../../include/llvm/CodeGen/SlotIndexes.h.html#83" title='llvm::SlotIndex::SlotIndex' data-ref="_ZN4llvm9SlotIndexC1ERKS0_"></a><a class="local col5 ref" href="#435End" title='End' data-ref="435End">End</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEc">&lt;&lt;</a> <kbd>'\n'</kbd>);</td></tr>
<tr><th id="2798">2798</th><td>    <i>// A dead def is not a problem.</i></td></tr>
<tr><th id="2799">2799</th><td>    <b>if</b> (<a class="local col5 ref" href="#435End" title='End' data-ref="435End">End</a>.<a class="ref" href="../../include/llvm/CodeGen/SlotIndexes.h.html#_ZNK4llvm9SlotIndex6isDeadEv" title='llvm::SlotIndex::isDead' data-ref="_ZNK4llvm9SlotIndex6isDeadEv">isDead</a>())</td></tr>
<tr><th id="2800">2800</th><td>      <b>break</b>;</td></tr>
<tr><th id="2801">2801</th><td>    <a class="local col0 ref" href="#430TaintExtent" title='TaintExtent' data-ref="430TaintExtent">TaintExtent</a>.<a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBase9push_backEOT_" title='llvm::SmallVectorTemplateBase::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBase9push_backEOT_">push_back</a>(<span class="namespace">std::</span><a class="ref" href="../../../../include/c++/7/bits/stl_pair.h.html#_ZSt9make_pairOT_OT0_" title='std::make_pair' data-ref="_ZSt9make_pairOT_OT0_">make_pair</a>(<span class='refarg'><a class="local col5 ref" href="#435End" title='End' data-ref="435End">End</a></span>, <span class='refarg'><a class="local col8 ref" href="#428TaintedLanes" title='TaintedLanes' data-ref="428TaintedLanes">TaintedLanes</a></span>));</td></tr>
<tr><th id="2802">2802</th><td></td></tr>
<tr><th id="2803">2803</th><td>    <i>// Check for another def in the MBB.</i></td></tr>
<tr><th id="2804">2804</th><td>    <b>if</b> (++<a class="local col4 ref" href="#434OtherI" title='OtherI' data-ref="434OtherI">OtherI</a> == <a class="local col9 ref" href="#429Other" title='Other' data-ref="429Other">Other</a>.<a class="tu member" href="#(anonymousnamespace)::JoinVals::LR" title='(anonymous namespace)::JoinVals::LR' data-use='m' data-ref="(anonymousnamespace)::JoinVals::LR">LR</a>.<a class="ref" href="../../include/llvm/CodeGen/LiveInterval.h.html#_ZN4llvm9LiveRange3endEv" title='llvm::LiveRange::end' data-ref="_ZN4llvm9LiveRange3endEv">end</a>() || <a class="local col4 ref" href="#434OtherI" title='OtherI' data-ref="434OtherI">OtherI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveRange::Segment::start" title='llvm::LiveRange::Segment::start' data-ref="llvm::LiveRange::Segment::start">start</a> <a class="ref" href="../../include/llvm/CodeGen/SlotIndexes.h.html#_ZNK4llvm9SlotIndexgeES0_" title='llvm::SlotIndex::operator&gt;=' data-ref="_ZNK4llvm9SlotIndexgeES0_">&gt;=</a> <a class="ref fake" href="../../include/llvm/CodeGen/SlotIndexes.h.html#83" title='llvm::SlotIndex::SlotIndex' data-ref="_ZN4llvm9SlotIndexC1ERKS0_"></a><a class="local col3 ref" href="#433MBBEnd" title='MBBEnd' data-ref="433MBBEnd">MBBEnd</a>)</td></tr>
<tr><th id="2805">2805</th><td>      <b>break</b>;</td></tr>
<tr><th id="2806">2806</th><td></td></tr>
<tr><th id="2807">2807</th><td>    <i>// Lanes written by the new def are no longer tainted.</i></td></tr>
<tr><th id="2808">2808</th><td>    <em>const</em> <a class="tu type" href="#(anonymousnamespace)::JoinVals::Val" title='(anonymous namespace)::JoinVals::Val' data-ref="(anonymousnamespace)::JoinVals::Val">Val</a> &amp;<dfn class="local col6 decl" id="436OV" title='OV' data-type='const (anonymous namespace)::JoinVals::Val &amp;' data-ref="436OV">OV</dfn> = <a class="local col9 ref" href="#429Other" title='Other' data-ref="429Other">Other</a>.<a class="tu member" href="#(anonymousnamespace)::JoinVals::Vals" title='(anonymous namespace)::JoinVals::Vals' data-use='m' data-ref="(anonymousnamespace)::JoinVals::Vals">Vals</a><a class="tu ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-use='c' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm">[<a class="local col4 ref" href="#434OtherI" title='OtherI' data-ref="434OtherI">OtherI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveRange::Segment::valno" title='llvm::LiveRange::Segment::valno' data-ref="llvm::LiveRange::Segment::valno">valno</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::VNInfo::id" title='llvm::VNInfo::id' data-ref="llvm::VNInfo::id">id</a>]</a>;</td></tr>
<tr><th id="2809">2809</th><td>    <a class="local col8 ref" href="#428TaintedLanes" title='TaintedLanes' data-ref="428TaintedLanes">TaintedLanes</a> <a class="ref" href="../../include/llvm/MC/LaneBitmask.h.html#_ZN4llvm11LaneBitmaskaNES0_" title='llvm::LaneBitmask::operator&amp;=' data-ref="_ZN4llvm11LaneBitmaskaNES0_">&amp;=</a> <a class="ref" href="../../include/llvm/MC/LaneBitmask.h.html#_ZNK4llvm11LaneBitmaskcoEv" title='llvm::LaneBitmask::operator~' data-ref="_ZNK4llvm11LaneBitmaskcoEv">~</a><a class="local col6 ref" href="#436OV" title='OV' data-ref="436OV">OV</a>.<a class="tu ref" href="#(anonymousnamespace)::JoinVals::Val::WriteLanes" title='(anonymous namespace)::JoinVals::Val::WriteLanes' data-use='m' data-ref="(anonymousnamespace)::JoinVals::Val::WriteLanes">WriteLanes</a>;</td></tr>
<tr><th id="2810">2810</th><td>    <b>if</b> (!<a class="local col6 ref" href="#436OV" title='OV' data-ref="436OV">OV</a>.<a class="tu ref" href="#(anonymousnamespace)::JoinVals::Val::RedefVNI" title='(anonymous namespace)::JoinVals::Val::RedefVNI' data-use='r' data-ref="(anonymousnamespace)::JoinVals::Val::RedefVNI">RedefVNI</a>)</td></tr>
<tr><th id="2811">2811</th><td>      <b>break</b>;</td></tr>
<tr><th id="2812">2812</th><td>  } <b>while</b> (<a class="local col8 ref" href="#428TaintedLanes" title='TaintedLanes' data-ref="428TaintedLanes">TaintedLanes</a>.<a class="ref" href="../../include/llvm/MC/LaneBitmask.h.html#_ZNK4llvm11LaneBitmask3anyEv" title='llvm::LaneBitmask::any' data-ref="_ZNK4llvm11LaneBitmask3anyEv">any</a>());</td></tr>
<tr><th id="2813">2813</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2814">2814</th><td>}</td></tr>
<tr><th id="2815">2815</th><td></td></tr>
<tr><th id="2816">2816</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::JoinVals" title='(anonymous namespace)::JoinVals' data-ref="(anonymousnamespace)::JoinVals">JoinVals</a>::<dfn class="tu decl def" id="_ZNK12_GLOBAL__N_18JoinVals9usesLanesERKN4llvm12MachineInstrEjjNS1_11LaneBitmaskE" title='(anonymous namespace)::JoinVals::usesLanes' data-type='bool (anonymous namespace)::JoinVals::usesLanes(const llvm::MachineInstr &amp; MI, unsigned int Reg, unsigned int SubIdx, llvm::LaneBitmask Lanes) const' data-ref="_ZNK12_GLOBAL__N_18JoinVals9usesLanesERKN4llvm12MachineInstrEjjNS1_11LaneBitmaskE">usesLanes</dfn>(<em>const</em> <a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col7 decl" id="437MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="437MI">MI</dfn>, <em>unsigned</em> <dfn class="local col8 decl" id="438Reg" title='Reg' data-type='unsigned int' data-ref="438Reg">Reg</dfn>, <em>unsigned</em> <dfn class="local col9 decl" id="439SubIdx" title='SubIdx' data-type='unsigned int' data-ref="439SubIdx">SubIdx</dfn>,</td></tr>
<tr><th id="2817">2817</th><td>                         <a class="type" href="../../include/llvm/MC/LaneBitmask.h.html#llvm::LaneBitmask" title='llvm::LaneBitmask' data-ref="llvm::LaneBitmask">LaneBitmask</a> <dfn class="local col0 decl" id="440Lanes" title='Lanes' data-type='llvm::LaneBitmask' data-ref="440Lanes">Lanes</dfn>) <em>const</em> {</td></tr>
<tr><th id="2818">2818</th><td>  <b>if</b> (<a class="local col7 ref" href="#437MI" title='MI' data-ref="437MI">MI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr12isDebugInstrEv" title='llvm::MachineInstr::isDebugInstr' data-ref="_ZNK4llvm12MachineInstr12isDebugInstrEv">isDebugInstr</a>())</td></tr>
<tr><th id="2819">2819</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2820">2820</th><td>  <b>for</b> (<em>const</em> <a class="type" href="../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col1 decl" id="441MO" title='MO' data-type='const llvm::MachineOperand &amp;' data-ref="441MO">MO</dfn> : <a class="local col7 ref" href="#437MI" title='MI' data-ref="437MI">MI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr8operandsEv" title='llvm::MachineInstr::operands' data-ref="_ZNK4llvm12MachineInstr8operandsEv">operands</a>()) {</td></tr>
<tr><th id="2821">2821</th><td>    <b>if</b> (!<a class="local col1 ref" href="#441MO" title='MO' data-ref="441MO">MO</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>() || <a class="local col1 ref" href="#441MO" title='MO' data-ref="441MO">MO</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isDefEv" title='llvm::MachineOperand::isDef' data-ref="_ZNK4llvm14MachineOperand5isDefEv">isDef</a>() || <a class="local col1 ref" href="#441MO" title='MO' data-ref="441MO">MO</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>() != <a class="local col8 ref" href="#438Reg" title='Reg' data-ref="438Reg">Reg</a>)</td></tr>
<tr><th id="2822">2822</th><td>      <b>continue</b>;</td></tr>
<tr><th id="2823">2823</th><td>    <b>if</b> (!<a class="local col1 ref" href="#441MO" title='MO' data-ref="441MO">MO</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand8readsRegEv" title='llvm::MachineOperand::readsReg' data-ref="_ZNK4llvm14MachineOperand8readsRegEv">readsReg</a>())</td></tr>
<tr><th id="2824">2824</th><td>      <b>continue</b>;</td></tr>
<tr><th id="2825">2825</th><td>    <em>unsigned</em> <dfn class="local col2 decl" id="442S" title='S' data-type='unsigned int' data-ref="442S">S</dfn> = <a class="tu member" href="#(anonymousnamespace)::JoinVals::TRI" title='(anonymous namespace)::JoinVals::TRI' data-use='r' data-ref="(anonymousnamespace)::JoinVals::TRI">TRI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm18TargetRegisterInfo20composeSubRegIndicesEjj" title='llvm::TargetRegisterInfo::composeSubRegIndices' data-ref="_ZNK4llvm18TargetRegisterInfo20composeSubRegIndicesEjj">composeSubRegIndices</a>(<a class="local col9 ref" href="#439SubIdx" title='SubIdx' data-ref="439SubIdx">SubIdx</a>, <a class="local col1 ref" href="#441MO" title='MO' data-ref="441MO">MO</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand9getSubRegEv" title='llvm::MachineOperand::getSubReg' data-ref="_ZNK4llvm14MachineOperand9getSubRegEv">getSubReg</a>());</td></tr>
<tr><th id="2826">2826</th><td>    <b>if</b> ((<a class="local col0 ref" href="#440Lanes" title='Lanes' data-ref="440Lanes">Lanes</a> <a class="ref" href="../../include/llvm/MC/LaneBitmask.h.html#_ZNK4llvm11LaneBitmaskanES0_" title='llvm::LaneBitmask::operator&amp;' data-ref="_ZNK4llvm11LaneBitmaskanES0_">&amp;</a> <a class="tu member" href="#(anonymousnamespace)::JoinVals::TRI" title='(anonymous namespace)::JoinVals::TRI' data-use='r' data-ref="(anonymousnamespace)::JoinVals::TRI">TRI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm18TargetRegisterInfo22getSubRegIndexLaneMaskEj" title='llvm::TargetRegisterInfo::getSubRegIndexLaneMask' data-ref="_ZNK4llvm18TargetRegisterInfo22getSubRegIndexLaneMaskEj">getSubRegIndexLaneMask</a>(<a class="local col2 ref" href="#442S" title='S' data-ref="442S">S</a>)).<a class="ref" href="../../include/llvm/MC/LaneBitmask.h.html#_ZNK4llvm11LaneBitmask3anyEv" title='llvm::LaneBitmask::any' data-ref="_ZNK4llvm11LaneBitmask3anyEv">any</a>())</td></tr>
<tr><th id="2827">2827</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2828">2828</th><td>  }</td></tr>
<tr><th id="2829">2829</th><td>  <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2830">2830</th><td>}</td></tr>
<tr><th id="2831">2831</th><td></td></tr>
<tr><th id="2832">2832</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::JoinVals" title='(anonymous namespace)::JoinVals' data-ref="(anonymousnamespace)::JoinVals">JoinVals</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_18JoinVals16resolveConflictsERS0_" title='(anonymous namespace)::JoinVals::resolveConflicts' data-type='bool (anonymous namespace)::JoinVals::resolveConflicts((anonymous namespace)::JoinVals &amp; Other)' data-ref="_ZN12_GLOBAL__N_18JoinVals16resolveConflictsERS0_">resolveConflicts</dfn>(<a class="tu type" href="#(anonymousnamespace)::JoinVals" title='(anonymous namespace)::JoinVals' data-ref="(anonymousnamespace)::JoinVals">JoinVals</a> &amp;<dfn class="local col3 decl" id="443Other" title='Other' data-type='(anonymous namespace)::JoinVals &amp;' data-ref="443Other">Other</dfn>) {</td></tr>
<tr><th id="2833">2833</th><td>  <b>for</b> (<em>unsigned</em> <dfn class="local col4 decl" id="444i" title='i' data-type='unsigned int' data-ref="444i">i</dfn> = <var>0</var>, <dfn class="local col5 decl" id="445e" title='e' data-type='unsigned int' data-ref="445e">e</dfn> = <a class="tu member" href="#(anonymousnamespace)::JoinVals::LR" title='(anonymous namespace)::JoinVals::LR' data-use='m' data-ref="(anonymousnamespace)::JoinVals::LR">LR</a>.<a class="ref" href="../../include/llvm/CodeGen/LiveInterval.h.html#_ZNK4llvm9LiveRange13getNumValNumsEv" title='llvm::LiveRange::getNumValNums' data-ref="_ZNK4llvm9LiveRange13getNumValNumsEv">getNumValNums</a>(); <a class="local col4 ref" href="#444i" title='i' data-ref="444i">i</a> != <a class="local col5 ref" href="#445e" title='e' data-ref="445e">e</a>; ++<a class="local col4 ref" href="#444i" title='i' data-ref="444i">i</a>) {</td></tr>
<tr><th id="2834">2834</th><td>    <a class="tu type" href="#(anonymousnamespace)::JoinVals::Val" title='(anonymous namespace)::JoinVals::Val' data-ref="(anonymousnamespace)::JoinVals::Val">Val</a> &amp;<dfn class="local col6 decl" id="446V" title='V' data-type='(anonymous namespace)::JoinVals::Val &amp;' data-ref="446V">V</dfn> = <a class="tu member" href="#(anonymousnamespace)::JoinVals::Vals" title='(anonymous namespace)::JoinVals::Vals' data-use='m' data-ref="(anonymousnamespace)::JoinVals::Vals">Vals</a><a class="tu ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-use='c' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm">[<a class="local col4 ref" href="#444i" title='i' data-ref="444i">i</a>]</a>;</td></tr>
<tr><th id="2835">2835</th><td>    <a class="macro" href="../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (V.Resolution != CR_Impossible &amp;&amp; &quot;Unresolvable conflict&quot;) ? void (0) : __assert_fail (&quot;V.Resolution != CR_Impossible &amp;&amp; \&quot;Unresolvable conflict\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/RegisterCoalescer.cpp&quot;, 2835, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col6 ref" href="#446V" title='V' data-ref="446V">V</a>.<a class="tu ref" href="#(anonymousnamespace)::JoinVals::Val::Resolution" title='(anonymous namespace)::JoinVals::Val::Resolution' data-use='r' data-ref="(anonymousnamespace)::JoinVals::Val::Resolution">Resolution</a> != <a class="tu enum" href="#(anonymousnamespace)::JoinVals::ConflictResolution::CR_Impossible" title='(anonymous namespace)::JoinVals::ConflictResolution::CR_Impossible' data-use='r' data-ref="(anonymousnamespace)::JoinVals::ConflictResolution::CR_Impossible">CR_Impossible</a> &amp;&amp; <q>"Unresolvable conflict"</q>);</td></tr>
<tr><th id="2836">2836</th><td>    <b>if</b> (<a class="local col6 ref" href="#446V" title='V' data-ref="446V">V</a>.<a class="tu ref" href="#(anonymousnamespace)::JoinVals::Val::Resolution" title='(anonymous namespace)::JoinVals::Val::Resolution' data-use='r' data-ref="(anonymousnamespace)::JoinVals::Val::Resolution">Resolution</a> != <a class="tu enum" href="#(anonymousnamespace)::JoinVals::ConflictResolution::CR_Unresolved" title='(anonymous namespace)::JoinVals::ConflictResolution::CR_Unresolved' data-use='r' data-ref="(anonymousnamespace)::JoinVals::ConflictResolution::CR_Unresolved">CR_Unresolved</a>)</td></tr>
<tr><th id="2837">2837</th><td>      <b>continue</b>;</td></tr>
<tr><th id="2838">2838</th><td>    <a class="macro" href="../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;regalloc&quot;)) { dbgs() &lt;&lt; &quot;\t\tconflict at &quot; &lt;&lt; printReg(Reg) &lt;&lt; &apos;:&apos; &lt;&lt; i &lt;&lt; &apos;@&apos; &lt;&lt; LR.getValNumInfo(i)-&gt;def &lt;&lt; &apos;\n&apos;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"\t\tconflict at "</q> <a class="ref" href="../../include/llvm/Support/Printable.h.html#_ZN4llvmlsERNS_11raw_ostreamERKNS_9PrintableE" title='llvm::operator&lt;&lt;' data-ref="_ZN4llvmlsERNS_11raw_ostreamERKNS_9PrintableE">&lt;&lt;</a> <a class="ref" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm8printRegEjPKNS_18TargetRegisterInfoEjPKNS_19MachineRegisterInfoE" title='llvm::printReg' data-ref="_ZN4llvm8printRegEjPKNS_18TargetRegisterInfoEjPKNS_19MachineRegisterInfoE">printReg</a>(<a class="tu member" href="#(anonymousnamespace)::JoinVals::Reg" title='(anonymous namespace)::JoinVals::Reg' data-use='r' data-ref="(anonymousnamespace)::JoinVals::Reg">Reg</a>) <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEc">&lt;&lt;</a> <kbd>':'</kbd> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEj" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEj">&lt;&lt;</a> <a class="local col4 ref" href="#444i" title='i' data-ref="444i">i</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEc">&lt;&lt;</a> <kbd>'@'</kbd></td></tr>
<tr><th id="2839">2839</th><td>                      <a class="ref" href="../../include/llvm/CodeGen/SlotIndexes.h.html#_ZN4llvmlsERNS_11raw_ostreamENS_9SlotIndexE" title='llvm::operator&lt;&lt;' data-ref="_ZN4llvmlsERNS_11raw_ostreamENS_9SlotIndexE">&lt;&lt;</a> <a class="ref fake" href="../../include/llvm/CodeGen/SlotIndexes.h.html#83" title='llvm::SlotIndex::SlotIndex' data-ref="_ZN4llvm9SlotIndexC1ERKS0_"></a><a class="tu member" href="#(anonymousnamespace)::JoinVals::LR" title='(anonymous namespace)::JoinVals::LR' data-use='m' data-ref="(anonymousnamespace)::JoinVals::LR">LR</a>.<a class="ref" href="../../include/llvm/CodeGen/LiveInterval.h.html#_ZN4llvm9LiveRange13getValNumInfoEj" title='llvm::LiveRange::getValNumInfo' data-ref="_ZN4llvm9LiveRange13getValNumInfoEj">getValNumInfo</a>(<a class="local col4 ref" href="#444i" title='i' data-ref="444i">i</a>)-&gt;<a class="ref" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::VNInfo::def" title='llvm::VNInfo::def' data-ref="llvm::VNInfo::def">def</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEc">&lt;&lt;</a> <kbd>'\n'</kbd>);</td></tr>
<tr><th id="2840">2840</th><td>    <b>if</b> (<a class="tu member" href="#(anonymousnamespace)::JoinVals::SubRangeJoin" title='(anonymous namespace)::JoinVals::SubRangeJoin' data-use='r' data-ref="(anonymousnamespace)::JoinVals::SubRangeJoin">SubRangeJoin</a>)</td></tr>
<tr><th id="2841">2841</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2842">2842</th><td></td></tr>
<tr><th id="2843">2843</th><td>    <a class="ref" href="../../include/llvm/ADT/Statistic.h.html#_ZN4llvm9StatisticppEv" title='llvm::Statistic::operator++' data-ref="_ZN4llvm9StatisticppEv">++</a><a class="ref" href="#70" title='NumLaneConflicts' data-ref="NumLaneConflicts">NumLaneConflicts</a>;</td></tr>
<tr><th id="2844">2844</th><td>    <a class="macro" href="../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (V.OtherVNI &amp;&amp; &quot;Inconsistent conflict resolution.&quot;) ? void (0) : __assert_fail (&quot;V.OtherVNI &amp;&amp; \&quot;Inconsistent conflict resolution.\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/RegisterCoalescer.cpp&quot;, 2844, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col6 ref" href="#446V" title='V' data-ref="446V">V</a>.<a class="tu ref" href="#(anonymousnamespace)::JoinVals::Val::OtherVNI" title='(anonymous namespace)::JoinVals::Val::OtherVNI' data-use='r' data-ref="(anonymousnamespace)::JoinVals::Val::OtherVNI">OtherVNI</a> &amp;&amp; <q>"Inconsistent conflict resolution."</q>);</td></tr>
<tr><th id="2845">2845</th><td>    <a class="type" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::VNInfo" title='llvm::VNInfo' data-ref="llvm::VNInfo">VNInfo</a> *<dfn class="local col7 decl" id="447VNI" title='VNI' data-type='llvm::VNInfo *' data-ref="447VNI">VNI</dfn> = <a class="tu member" href="#(anonymousnamespace)::JoinVals::LR" title='(anonymous namespace)::JoinVals::LR' data-use='m' data-ref="(anonymousnamespace)::JoinVals::LR">LR</a>.<a class="ref" href="../../include/llvm/CodeGen/LiveInterval.h.html#_ZN4llvm9LiveRange13getValNumInfoEj" title='llvm::LiveRange::getValNumInfo' data-ref="_ZN4llvm9LiveRange13getValNumInfoEj">getValNumInfo</a>(<a class="local col4 ref" href="#444i" title='i' data-ref="444i">i</a>);</td></tr>
<tr><th id="2846">2846</th><td>    <em>const</em> <a class="tu type" href="#(anonymousnamespace)::JoinVals::Val" title='(anonymous namespace)::JoinVals::Val' data-ref="(anonymousnamespace)::JoinVals::Val">Val</a> &amp;<dfn class="local col8 decl" id="448OtherV" title='OtherV' data-type='const (anonymous namespace)::JoinVals::Val &amp;' data-ref="448OtherV">OtherV</dfn> = <a class="local col3 ref" href="#443Other" title='Other' data-ref="443Other">Other</a>.<a class="tu member" href="#(anonymousnamespace)::JoinVals::Vals" title='(anonymous namespace)::JoinVals::Vals' data-use='m' data-ref="(anonymousnamespace)::JoinVals::Vals">Vals</a><a class="tu ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-use='c' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm">[<a class="local col6 ref" href="#446V" title='V' data-ref="446V">V</a>.<a class="tu ref" href="#(anonymousnamespace)::JoinVals::Val::OtherVNI" title='(anonymous namespace)::JoinVals::Val::OtherVNI' data-use='r' data-ref="(anonymousnamespace)::JoinVals::Val::OtherVNI">OtherVNI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::VNInfo::id" title='llvm::VNInfo::id' data-ref="llvm::VNInfo::id">id</a>]</a>;</td></tr>
<tr><th id="2847">2847</th><td></td></tr>
<tr><th id="2848">2848</th><td>    <i>// VNI is known to clobber some lanes in OtherVNI. If we go ahead with the</i></td></tr>
<tr><th id="2849">2849</th><td><i>    // join, those lanes will be tainted with a wrong value. Get the extent of</i></td></tr>
<tr><th id="2850">2850</th><td><i>    // the tainted lanes.</i></td></tr>
<tr><th id="2851">2851</th><td>    <a class="type" href="../../include/llvm/MC/LaneBitmask.h.html#llvm::LaneBitmask" title='llvm::LaneBitmask' data-ref="llvm::LaneBitmask">LaneBitmask</a> <dfn class="local col9 decl" id="449TaintedLanes" title='TaintedLanes' data-type='llvm::LaneBitmask' data-ref="449TaintedLanes">TaintedLanes</dfn> = <a class="local col6 ref" href="#446V" title='V' data-ref="446V">V</a>.<a class="tu ref" href="#(anonymousnamespace)::JoinVals::Val::WriteLanes" title='(anonymous namespace)::JoinVals::Val::WriteLanes' data-use='m' data-ref="(anonymousnamespace)::JoinVals::Val::WriteLanes">WriteLanes</a> <a class="ref" href="../../include/llvm/MC/LaneBitmask.h.html#_ZNK4llvm11LaneBitmaskanES0_" title='llvm::LaneBitmask::operator&amp;' data-ref="_ZNK4llvm11LaneBitmaskanES0_">&amp;</a> <a class="ref fake" href="../../include/llvm/MC/LaneBitmask.h.html#39" title='llvm::LaneBitmask::LaneBitmask' data-ref="_ZN4llvm11LaneBitmaskC1ERKS0_"></a><a class="local col8 ref" href="#448OtherV" title='OtherV' data-ref="448OtherV">OtherV</a>.<a class="tu ref" href="#(anonymousnamespace)::JoinVals::Val::ValidLanes" title='(anonymous namespace)::JoinVals::Val::ValidLanes' data-use='r' data-ref="(anonymousnamespace)::JoinVals::Val::ValidLanes">ValidLanes</a>;</td></tr>
<tr><th id="2852">2852</th><td>    <a class="type" href="../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector">SmallVector</a>&lt;<span class="namespace">std::</span><a class="type" href="../../../../include/c++/7/bits/stl_pair.h.html#std::pair" title='std::pair' data-ref="std::pair">pair</a>&lt;<a class="type" href="../../include/llvm/CodeGen/SlotIndexes.h.html#llvm::SlotIndex" title='llvm::SlotIndex' data-ref="llvm::SlotIndex">SlotIndex</a>, <a class="type" href="../../include/llvm/MC/LaneBitmask.h.html#llvm::LaneBitmask" title='llvm::LaneBitmask' data-ref="llvm::LaneBitmask">LaneBitmask</a>&gt;, <var>8</var>&gt; <a class="ref fake" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1Ev" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-ref="_ZN4llvm11SmallVectorC1Ev"></a><dfn class="local col0 decl" id="450TaintExtent" title='TaintExtent' data-type='SmallVector&lt;std::pair&lt;SlotIndex, LaneBitmask&gt;, 8&gt;' data-ref="450TaintExtent">TaintExtent</dfn>;</td></tr>
<tr><th id="2853">2853</th><td>    <b>if</b> (!<a class="tu member" href="#_ZN12_GLOBAL__N_18JoinVals11taintExtentEjN4llvm11LaneBitmaskERS0_RNS1_15SmallVectorImplISt4pairINS1_9SlotIndexES2_EEE" title='(anonymous namespace)::JoinVals::taintExtent' data-use='c' data-ref="_ZN12_GLOBAL__N_18JoinVals11taintExtentEjN4llvm11LaneBitmaskERS0_RNS1_15SmallVectorImplISt4pairINS1_9SlotIndexES2_EEE">taintExtent</a>(<a class="local col4 ref" href="#444i" title='i' data-ref="444i">i</a>, <a class="ref fake" href="../../include/llvm/MC/LaneBitmask.h.html#39" title='llvm::LaneBitmask::LaneBitmask' data-ref="_ZN4llvm11LaneBitmaskC1ERKS0_"></a><a class="local col9 ref" href="#449TaintedLanes" title='TaintedLanes' data-ref="449TaintedLanes">TaintedLanes</a>, <span class='refarg'><a class="local col3 ref" href="#443Other" title='Other' data-ref="443Other">Other</a></span>, <span class='refarg'><a class="local col0 ref" href="#450TaintExtent" title='TaintExtent' data-ref="450TaintExtent">TaintExtent</a></span>))</td></tr>
<tr><th id="2854">2854</th><td>      <i>// Tainted lanes would extend beyond the basic block.</i></td></tr>
<tr><th id="2855">2855</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2856">2856</th><td></td></tr>
<tr><th id="2857">2857</th><td>    <a class="macro" href="../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (!TaintExtent.empty() &amp;&amp; &quot;There should be at least one conflict.&quot;) ? void (0) : __assert_fail (&quot;!TaintExtent.empty() &amp;&amp; \&quot;There should be at least one conflict.\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/RegisterCoalescer.cpp&quot;, 2857, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(!<a class="local col0 ref" href="#450TaintExtent" title='TaintExtent' data-ref="450TaintExtent">TaintExtent</a>.<a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZNK4llvm15SmallVectorBase5emptyEv" title='llvm::SmallVectorBase::empty' data-ref="_ZNK4llvm15SmallVectorBase5emptyEv">empty</a>() &amp;&amp; <q>"There should be at least one conflict."</q>);</td></tr>
<tr><th id="2858">2858</th><td></td></tr>
<tr><th id="2859">2859</th><td>    <i>// Now look at the instructions from VNI-&gt;def to TaintExtent (inclusive).</i></td></tr>
<tr><th id="2860">2860</th><td>    <a class="type" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col1 decl" id="451MBB" title='MBB' data-type='llvm::MachineBasicBlock *' data-ref="451MBB">MBB</dfn> = <a class="tu member" href="#(anonymousnamespace)::JoinVals::Indexes" title='(anonymous namespace)::JoinVals::Indexes' data-use='r' data-ref="(anonymousnamespace)::JoinVals::Indexes">Indexes</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/SlotIndexes.h.html#_ZNK4llvm11SlotIndexes15getMBBFromIndexENS_9SlotIndexE" title='llvm::SlotIndexes::getMBBFromIndex' data-ref="_ZNK4llvm11SlotIndexes15getMBBFromIndexENS_9SlotIndexE">getMBBFromIndex</a>(<a class="ref fake" href="../../include/llvm/CodeGen/SlotIndexes.h.html#83" title='llvm::SlotIndex::SlotIndex' data-ref="_ZN4llvm9SlotIndexC1ERKS0_"></a><a class="local col7 ref" href="#447VNI" title='VNI' data-ref="447VNI">VNI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::VNInfo::def" title='llvm::VNInfo::def' data-ref="llvm::VNInfo::def">def</a>);</td></tr>
<tr><th id="2861">2861</th><td>    <a class="type" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col2 decl" id="452MI" title='MI' data-type='MachineBasicBlock::iterator' data-ref="452MI">MI</dfn> = <a class="local col1 ref" href="#451MBB" title='MBB' data-ref="451MBB">MBB</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock5beginEv" title='llvm::MachineBasicBlock::begin' data-ref="_ZN4llvm17MachineBasicBlock5beginEv">begin</a>();</td></tr>
<tr><th id="2862">2862</th><td>    <b>if</b> (!<a class="local col7 ref" href="#447VNI" title='VNI' data-ref="447VNI">VNI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/LiveInterval.h.html#_ZNK4llvm6VNInfo8isPHIDefEv" title='llvm::VNInfo::isPHIDef' data-ref="_ZNK4llvm6VNInfo8isPHIDefEv">isPHIDef</a>()) {</td></tr>
<tr><th id="2863">2863</th><td>      <a class="local col2 ref" href="#452MI" title='MI' data-ref="452MI">MI</a> <a class="ref" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::operator=' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEaSEOS2_">=</a> <a class="ref fake" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator7pointerE" title='llvm::MachineInstrBundleIterator::MachineInstrBundleIterator&lt;Ty, IsReverse&gt;' data-ref="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator7pointerE"></a><a class="tu member" href="#(anonymousnamespace)::JoinVals::Indexes" title='(anonymous namespace)::JoinVals::Indexes' data-use='r' data-ref="(anonymousnamespace)::JoinVals::Indexes">Indexes</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/SlotIndexes.h.html#_ZNK4llvm11SlotIndexes23getInstructionFromIndexENS_9SlotIndexE" title='llvm::SlotIndexes::getInstructionFromIndex' data-ref="_ZNK4llvm11SlotIndexes23getInstructionFromIndexENS_9SlotIndexE">getInstructionFromIndex</a>(<a class="ref fake" href="../../include/llvm/CodeGen/SlotIndexes.h.html#83" title='llvm::SlotIndex::SlotIndex' data-ref="_ZN4llvm9SlotIndexC1ERKS0_"></a><a class="local col7 ref" href="#447VNI" title='VNI' data-ref="447VNI">VNI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::VNInfo::def" title='llvm::VNInfo::def' data-ref="llvm::VNInfo::def">def</a>);</td></tr>
<tr><th id="2864">2864</th><td>      <i>// No need to check the instruction defining VNI for reads.</i></td></tr>
<tr><th id="2865">2865</th><td>      <a class="ref" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorppEv" title='llvm::MachineInstrBundleIterator::operator++' data-ref="_ZN4llvm26MachineInstrBundleIteratorppEv">++</a><a class="local col2 ref" href="#452MI" title='MI' data-ref="452MI">MI</a>;</td></tr>
<tr><th id="2866">2866</th><td>    }</td></tr>
<tr><th id="2867">2867</th><td>    <a class="macro" href="../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (!SlotIndex::isSameInstr(VNI-&gt;def, TaintExtent.front().first) &amp;&amp; &quot;Interference ends on VNI-&gt;def. Should have been handled earlier&quot;) ? void (0) : __assert_fail (&quot;!SlotIndex::isSameInstr(VNI-&gt;def, TaintExtent.front().first) &amp;&amp; \&quot;Interference ends on VNI-&gt;def. Should have been handled earlier\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/RegisterCoalescer.cpp&quot;, 2868, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(!<a class="type" href="../../include/llvm/CodeGen/SlotIndexes.h.html#llvm::SlotIndex" title='llvm::SlotIndex' data-ref="llvm::SlotIndex">SlotIndex</a>::<a class="ref" href="../../include/llvm/CodeGen/SlotIndexes.h.html#_ZN4llvm9SlotIndex11isSameInstrES0_S0_" title='llvm::SlotIndex::isSameInstr' data-ref="_ZN4llvm9SlotIndex11isSameInstrES0_S0_">isSameInstr</a>(<a class="ref fake" href="../../include/llvm/CodeGen/SlotIndexes.h.html#83" title='llvm::SlotIndex::SlotIndex' data-ref="_ZN4llvm9SlotIndexC1ERKS0_"></a><a class="local col7 ref" href="#447VNI" title='VNI' data-ref="447VNI">VNI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::VNInfo::def" title='llvm::VNInfo::def' data-ref="llvm::VNInfo::def">def</a>, <a class="ref fake" href="../../include/llvm/CodeGen/SlotIndexes.h.html#83" title='llvm::SlotIndex::SlotIndex' data-ref="_ZN4llvm9SlotIndexC1ERKS0_"></a><a class="local col0 ref" href="#450TaintExtent" title='TaintExtent' data-ref="450TaintExtent">TaintExtent</a>.<a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommon5frontEv" title='llvm::SmallVectorTemplateCommon::front' data-ref="_ZN4llvm25SmallVectorTemplateCommon5frontEv">front</a>().<a class="ref" href="../../../../include/c++/7/bits/stl_pair.h.html#std::pair::first" title='std::pair&lt;llvm::SlotIndex, llvm::LaneBitmask&gt;::first' data-ref="std::pair::first">first</a>) &amp;&amp;</td></tr>
<tr><th id="2868">2868</th><td>           <q>"Interference ends on VNI-&gt;def. Should have been handled earlier"</q>);</td></tr>
<tr><th id="2869">2869</th><td>    <a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col3 decl" id="453LastMI" title='LastMI' data-type='llvm::MachineInstr *' data-ref="453LastMI">LastMI</dfn> =</td></tr>
<tr><th id="2870">2870</th><td>      <a class="tu member" href="#(anonymousnamespace)::JoinVals::Indexes" title='(anonymous namespace)::JoinVals::Indexes' data-use='r' data-ref="(anonymousnamespace)::JoinVals::Indexes">Indexes</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/SlotIndexes.h.html#_ZNK4llvm11SlotIndexes23getInstructionFromIndexENS_9SlotIndexE" title='llvm::SlotIndexes::getInstructionFromIndex' data-ref="_ZNK4llvm11SlotIndexes23getInstructionFromIndexENS_9SlotIndexE">getInstructionFromIndex</a>(<a class="ref fake" href="../../include/llvm/CodeGen/SlotIndexes.h.html#83" title='llvm::SlotIndex::SlotIndex' data-ref="_ZN4llvm9SlotIndexC1ERKS0_"></a><a class="local col0 ref" href="#450TaintExtent" title='TaintExtent' data-ref="450TaintExtent">TaintExtent</a>.<a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommon5frontEv" title='llvm::SmallVectorTemplateCommon::front' data-ref="_ZN4llvm25SmallVectorTemplateCommon5frontEv">front</a>().<a class="ref" href="../../../../include/c++/7/bits/stl_pair.h.html#std::pair::first" title='std::pair&lt;llvm::SlotIndex, llvm::LaneBitmask&gt;::first' data-ref="std::pair::first">first</a>);</td></tr>
<tr><th id="2871">2871</th><td>    <a class="macro" href="../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (LastMI &amp;&amp; &quot;Range must end at a proper instruction&quot;) ? void (0) : __assert_fail (&quot;LastMI &amp;&amp; \&quot;Range must end at a proper instruction\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/RegisterCoalescer.cpp&quot;, 2871, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col3 ref" href="#453LastMI" title='LastMI' data-ref="453LastMI">LastMI</a> &amp;&amp; <q>"Range must end at a proper instruction"</q>);</td></tr>
<tr><th id="2872">2872</th><td>    <em>unsigned</em> <dfn class="local col4 decl" id="454TaintNum" title='TaintNum' data-type='unsigned int' data-ref="454TaintNum">TaintNum</dfn> = <var>0</var>;</td></tr>
<tr><th id="2873">2873</th><td>    <b>while</b> (<b>true</b>) {</td></tr>
<tr><th id="2874">2874</th><td>      <a class="macro" href="../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (MI != MBB-&gt;end() &amp;&amp; &quot;Bad LastMI&quot;) ? void (0) : __assert_fail (&quot;MI != MBB-&gt;end() &amp;&amp; \&quot;Bad LastMI\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/RegisterCoalescer.cpp&quot;, 2874, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col2 ref" href="#452MI" title='MI' data-ref="452MI">MI</a> <a class="ref" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" title='llvm::operator!=' data-ref="_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_">!=</a> <a class="local col1 ref" href="#451MBB" title='MBB' data-ref="451MBB">MBB</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock3endEv" title='llvm::MachineBasicBlock::end' data-ref="_ZN4llvm17MachineBasicBlock3endEv">end</a>() &amp;&amp; <q>"Bad LastMI"</q>);</td></tr>
<tr><th id="2875">2875</th><td>      <b>if</b> (<a class="tu member" href="#_ZNK12_GLOBAL__N_18JoinVals9usesLanesERKN4llvm12MachineInstrEjjNS1_11LaneBitmaskE" title='(anonymous namespace)::JoinVals::usesLanes' data-use='c' data-ref="_ZNK12_GLOBAL__N_18JoinVals9usesLanesERKN4llvm12MachineInstrEjjNS1_11LaneBitmaskE">usesLanes</a>(<a class="ref" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="local col2 ref" href="#452MI" title='MI' data-ref="452MI">MI</a>, <a class="local col3 ref" href="#443Other" title='Other' data-ref="443Other">Other</a>.<a class="tu member" href="#(anonymousnamespace)::JoinVals::Reg" title='(anonymous namespace)::JoinVals::Reg' data-use='r' data-ref="(anonymousnamespace)::JoinVals::Reg">Reg</a>, <a class="local col3 ref" href="#443Other" title='Other' data-ref="443Other">Other</a>.<a class="tu member" href="#(anonymousnamespace)::JoinVals::SubIdx" title='(anonymous namespace)::JoinVals::SubIdx' data-use='r' data-ref="(anonymousnamespace)::JoinVals::SubIdx">SubIdx</a>, <a class="ref fake" href="../../include/llvm/MC/LaneBitmask.h.html#39" title='llvm::LaneBitmask::LaneBitmask' data-ref="_ZN4llvm11LaneBitmaskC1ERKS0_"></a><a class="local col9 ref" href="#449TaintedLanes" title='TaintedLanes' data-ref="449TaintedLanes">TaintedLanes</a>)) {</td></tr>
<tr><th id="2876">2876</th><td>        <a class="macro" href="../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;regalloc&quot;)) { dbgs() &lt;&lt; &quot;\t\ttainted lanes used by: &quot; &lt;&lt; *MI; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"\t\ttainted lanes used by: "</q> <a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvmlsERNS_11raw_ostreamERKNS_12MachineInstrE" title='llvm::operator&lt;&lt;' data-ref="_ZN4llvmlsERNS_11raw_ostreamERKNS_12MachineInstrE">&lt;&lt;</a> <a class="ref" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="local col2 ref" href="#452MI" title='MI' data-ref="452MI">MI</a>);</td></tr>
<tr><th id="2877">2877</th><td>        <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2878">2878</th><td>      }</td></tr>
<tr><th id="2879">2879</th><td>      <i>// LastMI is the last instruction to use the current value.</i></td></tr>
<tr><th id="2880">2880</th><td>      <b>if</b> (&amp;<a class="ref" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="local col2 ref" href="#452MI" title='MI' data-ref="452MI">MI</a> == <a class="local col3 ref" href="#453LastMI" title='LastMI' data-ref="453LastMI">LastMI</a>) {</td></tr>
<tr><th id="2881">2881</th><td>        <b>if</b> (++<a class="local col4 ref" href="#454TaintNum" title='TaintNum' data-ref="454TaintNum">TaintNum</a> == <a class="local col0 ref" href="#450TaintExtent" title='TaintExtent' data-ref="450TaintExtent">TaintExtent</a>.<a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZNK4llvm15SmallVectorBase4sizeEv" title='llvm::SmallVectorBase::size' data-ref="_ZNK4llvm15SmallVectorBase4sizeEv">size</a>())</td></tr>
<tr><th id="2882">2882</th><td>          <b>break</b>;</td></tr>
<tr><th id="2883">2883</th><td>        <a class="local col3 ref" href="#453LastMI" title='LastMI' data-ref="453LastMI">LastMI</a> = <a class="tu member" href="#(anonymousnamespace)::JoinVals::Indexes" title='(anonymous namespace)::JoinVals::Indexes' data-use='r' data-ref="(anonymousnamespace)::JoinVals::Indexes">Indexes</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/SlotIndexes.h.html#_ZNK4llvm11SlotIndexes23getInstructionFromIndexENS_9SlotIndexE" title='llvm::SlotIndexes::getInstructionFromIndex' data-ref="_ZNK4llvm11SlotIndexes23getInstructionFromIndexENS_9SlotIndexE">getInstructionFromIndex</a>(<a class="ref fake" href="../../include/llvm/CodeGen/SlotIndexes.h.html#83" title='llvm::SlotIndex::SlotIndex' data-ref="_ZN4llvm9SlotIndexC1ERKS0_"></a><a class="local col0 ref" href="#450TaintExtent" title='TaintExtent' data-ref="450TaintExtent">TaintExtent</a><a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm">[<a class="local col4 ref" href="#454TaintNum" title='TaintNum' data-ref="454TaintNum">TaintNum</a>]</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_pair.h.html#std::pair::first" title='std::pair&lt;llvm::SlotIndex, llvm::LaneBitmask&gt;::first' data-ref="std::pair::first">first</a>);</td></tr>
<tr><th id="2884">2884</th><td>        <a class="macro" href="../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (LastMI &amp;&amp; &quot;Range must end at a proper instruction&quot;) ? void (0) : __assert_fail (&quot;LastMI &amp;&amp; \&quot;Range must end at a proper instruction\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/RegisterCoalescer.cpp&quot;, 2884, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col3 ref" href="#453LastMI" title='LastMI' data-ref="453LastMI">LastMI</a> &amp;&amp; <q>"Range must end at a proper instruction"</q>);</td></tr>
<tr><th id="2885">2885</th><td>        <a class="local col9 ref" href="#449TaintedLanes" title='TaintedLanes' data-ref="449TaintedLanes">TaintedLanes</a> <a class="ref" href="../../include/llvm/MC/LaneBitmask.h.html#39" title='llvm::LaneBitmask::operator=' data-ref="_ZN4llvm11LaneBitmaskaSERKS0_">=</a> <a class="local col0 ref" href="#450TaintExtent" title='TaintExtent' data-ref="450TaintExtent">TaintExtent</a><a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm">[<a class="local col4 ref" href="#454TaintNum" title='TaintNum' data-ref="454TaintNum">TaintNum</a>]</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_pair.h.html#std::pair::second" title='std::pair&lt;llvm::SlotIndex, llvm::LaneBitmask&gt;::second' data-ref="std::pair::second">second</a>;</td></tr>
<tr><th id="2886">2886</th><td>      }</td></tr>
<tr><th id="2887">2887</th><td>      <a class="ref" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorppEv" title='llvm::MachineInstrBundleIterator::operator++' data-ref="_ZN4llvm26MachineInstrBundleIteratorppEv">++</a><a class="local col2 ref" href="#452MI" title='MI' data-ref="452MI">MI</a>;</td></tr>
<tr><th id="2888">2888</th><td>    }</td></tr>
<tr><th id="2889">2889</th><td></td></tr>
<tr><th id="2890">2890</th><td>    <i>// The tainted lanes are unused.</i></td></tr>
<tr><th id="2891">2891</th><td>    <a class="local col6 ref" href="#446V" title='V' data-ref="446V">V</a>.<a class="tu ref" href="#(anonymousnamespace)::JoinVals::Val::Resolution" title='(anonymous namespace)::JoinVals::Val::Resolution' data-use='w' data-ref="(anonymousnamespace)::JoinVals::Val::Resolution">Resolution</a> = <a class="tu enum" href="#(anonymousnamespace)::JoinVals::ConflictResolution::CR_Replace" title='(anonymous namespace)::JoinVals::ConflictResolution::CR_Replace' data-use='r' data-ref="(anonymousnamespace)::JoinVals::ConflictResolution::CR_Replace">CR_Replace</a>;</td></tr>
<tr><th id="2892">2892</th><td>    <a class="ref" href="../../include/llvm/ADT/Statistic.h.html#_ZN4llvm9StatisticppEv" title='llvm::Statistic::operator++' data-ref="_ZN4llvm9StatisticppEv">++</a><a class="ref" href="#71" title='NumLaneResolves' data-ref="NumLaneResolves">NumLaneResolves</a>;</td></tr>
<tr><th id="2893">2893</th><td>  }</td></tr>
<tr><th id="2894">2894</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2895">2895</th><td>}</td></tr>
<tr><th id="2896">2896</th><td></td></tr>
<tr><th id="2897">2897</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::JoinVals" title='(anonymous namespace)::JoinVals' data-ref="(anonymousnamespace)::JoinVals">JoinVals</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_18JoinVals13isPrunedValueEjRS0_" title='(anonymous namespace)::JoinVals::isPrunedValue' data-type='bool (anonymous namespace)::JoinVals::isPrunedValue(unsigned int ValNo, (anonymous namespace)::JoinVals &amp; Other)' data-ref="_ZN12_GLOBAL__N_18JoinVals13isPrunedValueEjRS0_">isPrunedValue</dfn>(<em>unsigned</em> <dfn class="local col5 decl" id="455ValNo" title='ValNo' data-type='unsigned int' data-ref="455ValNo">ValNo</dfn>, <a class="tu type" href="#(anonymousnamespace)::JoinVals" title='(anonymous namespace)::JoinVals' data-ref="(anonymousnamespace)::JoinVals">JoinVals</a> &amp;<dfn class="local col6 decl" id="456Other" title='Other' data-type='(anonymous namespace)::JoinVals &amp;' data-ref="456Other">Other</dfn>) {</td></tr>
<tr><th id="2898">2898</th><td>  <a class="tu type" href="#(anonymousnamespace)::JoinVals::Val" title='(anonymous namespace)::JoinVals::Val' data-ref="(anonymousnamespace)::JoinVals::Val">Val</a> &amp;<dfn class="local col7 decl" id="457V" title='V' data-type='(anonymous namespace)::JoinVals::Val &amp;' data-ref="457V">V</dfn> = <a class="tu member" href="#(anonymousnamespace)::JoinVals::Vals" title='(anonymous namespace)::JoinVals::Vals' data-use='m' data-ref="(anonymousnamespace)::JoinVals::Vals">Vals</a><a class="tu ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-use='c' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm">[<a class="local col5 ref" href="#455ValNo" title='ValNo' data-ref="455ValNo">ValNo</a>]</a>;</td></tr>
<tr><th id="2899">2899</th><td>  <b>if</b> (<a class="local col7 ref" href="#457V" title='V' data-ref="457V">V</a>.<a class="tu ref" href="#(anonymousnamespace)::JoinVals::Val::Pruned" title='(anonymous namespace)::JoinVals::Val::Pruned' data-use='r' data-ref="(anonymousnamespace)::JoinVals::Val::Pruned">Pruned</a> || <a class="local col7 ref" href="#457V" title='V' data-ref="457V">V</a>.<a class="tu ref" href="#(anonymousnamespace)::JoinVals::Val::PrunedComputed" title='(anonymous namespace)::JoinVals::Val::PrunedComputed' data-use='r' data-ref="(anonymousnamespace)::JoinVals::Val::PrunedComputed">PrunedComputed</a>)</td></tr>
<tr><th id="2900">2900</th><td>    <b>return</b> <a class="local col7 ref" href="#457V" title='V' data-ref="457V">V</a>.<a class="tu ref" href="#(anonymousnamespace)::JoinVals::Val::Pruned" title='(anonymous namespace)::JoinVals::Val::Pruned' data-use='r' data-ref="(anonymousnamespace)::JoinVals::Val::Pruned">Pruned</a>;</td></tr>
<tr><th id="2901">2901</th><td></td></tr>
<tr><th id="2902">2902</th><td>  <b>if</b> (<a class="local col7 ref" href="#457V" title='V' data-ref="457V">V</a>.<a class="tu ref" href="#(anonymousnamespace)::JoinVals::Val::Resolution" title='(anonymous namespace)::JoinVals::Val::Resolution' data-use='r' data-ref="(anonymousnamespace)::JoinVals::Val::Resolution">Resolution</a> != <a class="tu enum" href="#(anonymousnamespace)::JoinVals::ConflictResolution::CR_Erase" title='(anonymous namespace)::JoinVals::ConflictResolution::CR_Erase' data-use='r' data-ref="(anonymousnamespace)::JoinVals::ConflictResolution::CR_Erase">CR_Erase</a> &amp;&amp; <a class="local col7 ref" href="#457V" title='V' data-ref="457V">V</a>.<a class="tu ref" href="#(anonymousnamespace)::JoinVals::Val::Resolution" title='(anonymous namespace)::JoinVals::Val::Resolution' data-use='r' data-ref="(anonymousnamespace)::JoinVals::Val::Resolution">Resolution</a> != <a class="tu enum" href="#(anonymousnamespace)::JoinVals::ConflictResolution::CR_Merge" title='(anonymous namespace)::JoinVals::ConflictResolution::CR_Merge' data-use='r' data-ref="(anonymousnamespace)::JoinVals::ConflictResolution::CR_Merge">CR_Merge</a>)</td></tr>
<tr><th id="2903">2903</th><td>    <b>return</b> <a class="local col7 ref" href="#457V" title='V' data-ref="457V">V</a>.<a class="tu ref" href="#(anonymousnamespace)::JoinVals::Val::Pruned" title='(anonymous namespace)::JoinVals::Val::Pruned' data-use='r' data-ref="(anonymousnamespace)::JoinVals::Val::Pruned">Pruned</a>;</td></tr>
<tr><th id="2904">2904</th><td></td></tr>
<tr><th id="2905">2905</th><td>  <i>// Follow copies up the dominator tree and check if any intermediate value</i></td></tr>
<tr><th id="2906">2906</th><td><i>  // has been pruned.</i></td></tr>
<tr><th id="2907">2907</th><td>  <a class="local col7 ref" href="#457V" title='V' data-ref="457V">V</a>.<a class="tu ref" href="#(anonymousnamespace)::JoinVals::Val::PrunedComputed" title='(anonymous namespace)::JoinVals::Val::PrunedComputed' data-use='w' data-ref="(anonymousnamespace)::JoinVals::Val::PrunedComputed">PrunedComputed</a> = <b>true</b>;</td></tr>
<tr><th id="2908">2908</th><td>  <a class="local col7 ref" href="#457V" title='V' data-ref="457V">V</a>.<a class="tu ref" href="#(anonymousnamespace)::JoinVals::Val::Pruned" title='(anonymous namespace)::JoinVals::Val::Pruned' data-use='w' data-ref="(anonymousnamespace)::JoinVals::Val::Pruned">Pruned</a> = <a class="local col6 ref" href="#456Other" title='Other' data-ref="456Other">Other</a>.<a class="tu member" href="#_ZN12_GLOBAL__N_18JoinVals13isPrunedValueEjRS0_" title='(anonymous namespace)::JoinVals::isPrunedValue' data-use='c' data-ref="_ZN12_GLOBAL__N_18JoinVals13isPrunedValueEjRS0_">isPrunedValue</a>(<a class="local col7 ref" href="#457V" title='V' data-ref="457V">V</a>.<a class="tu ref" href="#(anonymousnamespace)::JoinVals::Val::OtherVNI" title='(anonymous namespace)::JoinVals::Val::OtherVNI' data-use='r' data-ref="(anonymousnamespace)::JoinVals::Val::OtherVNI">OtherVNI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::VNInfo::id" title='llvm::VNInfo::id' data-ref="llvm::VNInfo::id">id</a>, <span class='refarg'>*<b>this</b></span>);</td></tr>
<tr><th id="2909">2909</th><td>  <b>return</b> <a class="local col7 ref" href="#457V" title='V' data-ref="457V">V</a>.<a class="tu ref" href="#(anonymousnamespace)::JoinVals::Val::Pruned" title='(anonymous namespace)::JoinVals::Val::Pruned' data-use='r' data-ref="(anonymousnamespace)::JoinVals::Val::Pruned">Pruned</a>;</td></tr>
<tr><th id="2910">2910</th><td>}</td></tr>
<tr><th id="2911">2911</th><td></td></tr>
<tr><th id="2912">2912</th><td><em>void</em> <a class="tu type" href="#(anonymousnamespace)::JoinVals" title='(anonymous namespace)::JoinVals' data-ref="(anonymousnamespace)::JoinVals">JoinVals</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_18JoinVals11pruneValuesERS0_RN4llvm15SmallVectorImplINS2_9SlotIndexEEEb" title='(anonymous namespace)::JoinVals::pruneValues' data-type='void (anonymous namespace)::JoinVals::pruneValues((anonymous namespace)::JoinVals &amp; Other, SmallVectorImpl&lt;llvm::SlotIndex&gt; &amp; EndPoints, bool changeInstrs)' data-ref="_ZN12_GLOBAL__N_18JoinVals11pruneValuesERS0_RN4llvm15SmallVectorImplINS2_9SlotIndexEEEb">pruneValues</dfn>(<a class="tu type" href="#(anonymousnamespace)::JoinVals" title='(anonymous namespace)::JoinVals' data-ref="(anonymousnamespace)::JoinVals">JoinVals</a> &amp;<dfn class="local col8 decl" id="458Other" title='Other' data-type='(anonymous namespace)::JoinVals &amp;' data-ref="458Other">Other</dfn>,</td></tr>
<tr><th id="2913">2913</th><td>                           <a class="type" href="../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="type" href="../../include/llvm/CodeGen/SlotIndexes.h.html#llvm::SlotIndex" title='llvm::SlotIndex' data-ref="llvm::SlotIndex">SlotIndex</a>&gt; &amp;<dfn class="local col9 decl" id="459EndPoints" title='EndPoints' data-type='SmallVectorImpl&lt;llvm::SlotIndex&gt; &amp;' data-ref="459EndPoints">EndPoints</dfn>,</td></tr>
<tr><th id="2914">2914</th><td>                           <em>bool</em> <dfn class="local col0 decl" id="460changeInstrs" title='changeInstrs' data-type='bool' data-ref="460changeInstrs">changeInstrs</dfn>) {</td></tr>
<tr><th id="2915">2915</th><td>  <b>for</b> (<em>unsigned</em> <dfn class="local col1 decl" id="461i" title='i' data-type='unsigned int' data-ref="461i">i</dfn> = <var>0</var>, <dfn class="local col2 decl" id="462e" title='e' data-type='unsigned int' data-ref="462e">e</dfn> = <a class="tu member" href="#(anonymousnamespace)::JoinVals::LR" title='(anonymous namespace)::JoinVals::LR' data-use='m' data-ref="(anonymousnamespace)::JoinVals::LR">LR</a>.<a class="ref" href="../../include/llvm/CodeGen/LiveInterval.h.html#_ZNK4llvm9LiveRange13getNumValNumsEv" title='llvm::LiveRange::getNumValNums' data-ref="_ZNK4llvm9LiveRange13getNumValNumsEv">getNumValNums</a>(); <a class="local col1 ref" href="#461i" title='i' data-ref="461i">i</a> != <a class="local col2 ref" href="#462e" title='e' data-ref="462e">e</a>; ++<a class="local col1 ref" href="#461i" title='i' data-ref="461i">i</a>) {</td></tr>
<tr><th id="2916">2916</th><td>    <a class="type" href="../../include/llvm/CodeGen/SlotIndexes.h.html#llvm::SlotIndex" title='llvm::SlotIndex' data-ref="llvm::SlotIndex">SlotIndex</a> <dfn class="local col3 decl" id="463Def" title='Def' data-type='llvm::SlotIndex' data-ref="463Def">Def</dfn> = <a class="ref fake" href="../../include/llvm/CodeGen/SlotIndexes.h.html#83" title='llvm::SlotIndex::SlotIndex' data-ref="_ZN4llvm9SlotIndexC1ERKS0_"></a><a class="tu member" href="#(anonymousnamespace)::JoinVals::LR" title='(anonymous namespace)::JoinVals::LR' data-use='m' data-ref="(anonymousnamespace)::JoinVals::LR">LR</a>.<a class="ref" href="../../include/llvm/CodeGen/LiveInterval.h.html#_ZN4llvm9LiveRange13getValNumInfoEj" title='llvm::LiveRange::getValNumInfo' data-ref="_ZN4llvm9LiveRange13getValNumInfoEj">getValNumInfo</a>(<a class="local col1 ref" href="#461i" title='i' data-ref="461i">i</a>)-&gt;<a class="ref" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::VNInfo::def" title='llvm::VNInfo::def' data-ref="llvm::VNInfo::def">def</a>;</td></tr>
<tr><th id="2917">2917</th><td>    <b>switch</b> (<a class="tu member" href="#(anonymousnamespace)::JoinVals::Vals" title='(anonymous namespace)::JoinVals::Vals' data-use='m' data-ref="(anonymousnamespace)::JoinVals::Vals">Vals</a><a class="tu ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-use='c' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm">[<a class="local col1 ref" href="#461i" title='i' data-ref="461i">i</a>]</a>.<a class="tu ref" href="#(anonymousnamespace)::JoinVals::Val::Resolution" title='(anonymous namespace)::JoinVals::Val::Resolution' data-use='r' data-ref="(anonymousnamespace)::JoinVals::Val::Resolution">Resolution</a>) {</td></tr>
<tr><th id="2918">2918</th><td>    <b>case</b> <a class="tu enum" href="#(anonymousnamespace)::JoinVals::ConflictResolution::CR_Keep" title='(anonymous namespace)::JoinVals::ConflictResolution::CR_Keep' data-ref="(anonymousnamespace)::JoinVals::ConflictResolution::CR_Keep">CR_Keep</a>:</td></tr>
<tr><th id="2919">2919</th><td>      <b>break</b>;</td></tr>
<tr><th id="2920">2920</th><td>    <b>case</b> <a class="tu enum" href="#(anonymousnamespace)::JoinVals::ConflictResolution::CR_Replace" title='(anonymous namespace)::JoinVals::ConflictResolution::CR_Replace' data-ref="(anonymousnamespace)::JoinVals::ConflictResolution::CR_Replace">CR_Replace</a>: {</td></tr>
<tr><th id="2921">2921</th><td>      <i>// This value takes precedence over the value in Other.LR.</i></td></tr>
<tr><th id="2922">2922</th><td>      <a class="tu member" href="#(anonymousnamespace)::JoinVals::LIS" title='(anonymous namespace)::JoinVals::LIS' data-use='r' data-ref="(anonymousnamespace)::JoinVals::LIS">LIS</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/LiveIntervals.h.html#_ZN4llvm13LiveIntervals10pruneValueERNS_9LiveRangeENS_9SlotIndexEPNS_15SmallVectorImplIS3_EE" title='llvm::LiveIntervals::pruneValue' data-ref="_ZN4llvm13LiveIntervals10pruneValueERNS_9LiveRangeENS_9SlotIndexEPNS_15SmallVectorImplIS3_EE">pruneValue</a>(<span class='refarg'><a class="local col8 ref" href="#458Other" title='Other' data-ref="458Other">Other</a>.<a class="tu member" href="#(anonymousnamespace)::JoinVals::LR" title='(anonymous namespace)::JoinVals::LR' data-use='a' data-ref="(anonymousnamespace)::JoinVals::LR">LR</a></span>, <a class="ref fake" href="../../include/llvm/CodeGen/SlotIndexes.h.html#83" title='llvm::SlotIndex::SlotIndex' data-ref="_ZN4llvm9SlotIndexC1ERKS0_"></a><a class="local col3 ref" href="#463Def" title='Def' data-ref="463Def">Def</a>, &amp;<a class="local col9 ref" href="#459EndPoints" title='EndPoints' data-ref="459EndPoints">EndPoints</a>);</td></tr>
<tr><th id="2923">2923</th><td>      <i>// Check if we're replacing an IMPLICIT_DEF value. The IMPLICIT_DEF</i></td></tr>
<tr><th id="2924">2924</th><td><i>      // instructions are only inserted to provide a live-out value for PHI</i></td></tr>
<tr><th id="2925">2925</th><td><i>      // predecessors, so the instruction should simply go away once its value</i></td></tr>
<tr><th id="2926">2926</th><td><i>      // has been replaced.</i></td></tr>
<tr><th id="2927">2927</th><td>      <a class="tu type" href="#(anonymousnamespace)::JoinVals::Val" title='(anonymous namespace)::JoinVals::Val' data-ref="(anonymousnamespace)::JoinVals::Val">Val</a> &amp;<dfn class="local col4 decl" id="464OtherV" title='OtherV' data-type='(anonymous namespace)::JoinVals::Val &amp;' data-ref="464OtherV">OtherV</dfn> = <a class="local col8 ref" href="#458Other" title='Other' data-ref="458Other">Other</a>.<a class="tu member" href="#(anonymousnamespace)::JoinVals::Vals" title='(anonymous namespace)::JoinVals::Vals' data-use='m' data-ref="(anonymousnamespace)::JoinVals::Vals">Vals</a><a class="tu ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-use='c' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm">[<a class="tu member" href="#(anonymousnamespace)::JoinVals::Vals" title='(anonymous namespace)::JoinVals::Vals' data-use='m' data-ref="(anonymousnamespace)::JoinVals::Vals">Vals</a><a class="tu ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-use='c' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm">[<a class="local col1 ref" href="#461i" title='i' data-ref="461i">i</a>]</a>.<a class="tu ref" href="#(anonymousnamespace)::JoinVals::Val::OtherVNI" title='(anonymous namespace)::JoinVals::Val::OtherVNI' data-use='r' data-ref="(anonymousnamespace)::JoinVals::Val::OtherVNI">OtherVNI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::VNInfo::id" title='llvm::VNInfo::id' data-ref="llvm::VNInfo::id">id</a>]</a>;</td></tr>
<tr><th id="2928">2928</th><td>      <em>bool</em> <dfn class="local col5 decl" id="465EraseImpDef" title='EraseImpDef' data-type='bool' data-ref="465EraseImpDef">EraseImpDef</dfn> = <a class="local col4 ref" href="#464OtherV" title='OtherV' data-ref="464OtherV">OtherV</a>.<a class="tu ref" href="#(anonymousnamespace)::JoinVals::Val::ErasableImplicitDef" title='(anonymous namespace)::JoinVals::Val::ErasableImplicitDef' data-use='r' data-ref="(anonymousnamespace)::JoinVals::Val::ErasableImplicitDef">ErasableImplicitDef</a> &amp;&amp;</td></tr>
<tr><th id="2929">2929</th><td>                         <a class="local col4 ref" href="#464OtherV" title='OtherV' data-ref="464OtherV">OtherV</a>.<a class="tu ref" href="#(anonymousnamespace)::JoinVals::Val::Resolution" title='(anonymous namespace)::JoinVals::Val::Resolution' data-use='r' data-ref="(anonymousnamespace)::JoinVals::Val::Resolution">Resolution</a> == <a class="tu enum" href="#(anonymousnamespace)::JoinVals::ConflictResolution::CR_Keep" title='(anonymous namespace)::JoinVals::ConflictResolution::CR_Keep' data-use='r' data-ref="(anonymousnamespace)::JoinVals::ConflictResolution::CR_Keep">CR_Keep</a>;</td></tr>
<tr><th id="2930">2930</th><td>      <b>if</b> (!<a class="local col3 ref" href="#463Def" title='Def' data-ref="463Def">Def</a>.<a class="ref" href="../../include/llvm/CodeGen/SlotIndexes.h.html#_ZNK4llvm9SlotIndex7isBlockEv" title='llvm::SlotIndex::isBlock' data-ref="_ZNK4llvm9SlotIndex7isBlockEv">isBlock</a>()) {</td></tr>
<tr><th id="2931">2931</th><td>        <b>if</b> (<a class="local col0 ref" href="#460changeInstrs" title='changeInstrs' data-ref="460changeInstrs">changeInstrs</a>) {</td></tr>
<tr><th id="2932">2932</th><td>          <i>// Remove &lt;def,read-undef&gt; flags. This def is now a partial redef.</i></td></tr>
<tr><th id="2933">2933</th><td><i>          // Also remove dead flags since the joined live range will</i></td></tr>
<tr><th id="2934">2934</th><td><i>          // continue past this instruction.</i></td></tr>
<tr><th id="2935">2935</th><td>          <b>for</b> (<a class="type" href="../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col6 decl" id="466MO" title='MO' data-type='llvm::MachineOperand &amp;' data-ref="466MO">MO</dfn> :</td></tr>
<tr><th id="2936">2936</th><td>               <a class="tu member" href="#(anonymousnamespace)::JoinVals::Indexes" title='(anonymous namespace)::JoinVals::Indexes' data-use='r' data-ref="(anonymousnamespace)::JoinVals::Indexes">Indexes</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/SlotIndexes.h.html#_ZNK4llvm11SlotIndexes23getInstructionFromIndexENS_9SlotIndexE" title='llvm::SlotIndexes::getInstructionFromIndex' data-ref="_ZNK4llvm11SlotIndexes23getInstructionFromIndexENS_9SlotIndexE">getInstructionFromIndex</a>(<a class="ref fake" href="../../include/llvm/CodeGen/SlotIndexes.h.html#83" title='llvm::SlotIndex::SlotIndex' data-ref="_ZN4llvm9SlotIndexC1ERKS0_"></a><a class="local col3 ref" href="#463Def" title='Def' data-ref="463Def">Def</a>)-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr8operandsEv" title='llvm::MachineInstr::operands' data-ref="_ZN4llvm12MachineInstr8operandsEv">operands</a>()) {</td></tr>
<tr><th id="2937">2937</th><td>            <b>if</b> (<a class="local col6 ref" href="#466MO" title='MO' data-ref="466MO">MO</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>() &amp;&amp; <a class="local col6 ref" href="#466MO" title='MO' data-ref="466MO">MO</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isDefEv" title='llvm::MachineOperand::isDef' data-ref="_ZNK4llvm14MachineOperand5isDefEv">isDef</a>() &amp;&amp; <a class="local col6 ref" href="#466MO" title='MO' data-ref="466MO">MO</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>() == <a class="tu member" href="#(anonymousnamespace)::JoinVals::Reg" title='(anonymous namespace)::JoinVals::Reg' data-use='r' data-ref="(anonymousnamespace)::JoinVals::Reg">Reg</a>) {</td></tr>
<tr><th id="2938">2938</th><td>              <b>if</b> (<a class="local col6 ref" href="#466MO" title='MO' data-ref="466MO">MO</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand9getSubRegEv" title='llvm::MachineOperand::getSubReg' data-ref="_ZNK4llvm14MachineOperand9getSubRegEv">getSubReg</a>() != <var>0</var> &amp;&amp; <a class="local col6 ref" href="#466MO" title='MO' data-ref="466MO">MO</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand7isUndefEv" title='llvm::MachineOperand::isUndef' data-ref="_ZNK4llvm14MachineOperand7isUndefEv">isUndef</a>() &amp;&amp; !<a class="local col5 ref" href="#465EraseImpDef" title='EraseImpDef' data-ref="465EraseImpDef">EraseImpDef</a>)</td></tr>
<tr><th id="2939">2939</th><td>                <a class="local col6 ref" href="#466MO" title='MO' data-ref="466MO">MO</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand10setIsUndefEb" title='llvm::MachineOperand::setIsUndef' data-ref="_ZN4llvm14MachineOperand10setIsUndefEb">setIsUndef</a>(<b>false</b>);</td></tr>
<tr><th id="2940">2940</th><td>              <a class="local col6 ref" href="#466MO" title='MO' data-ref="466MO">MO</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand9setIsDeadEb" title='llvm::MachineOperand::setIsDead' data-ref="_ZN4llvm14MachineOperand9setIsDeadEb">setIsDead</a>(<b>false</b>);</td></tr>
<tr><th id="2941">2941</th><td>            }</td></tr>
<tr><th id="2942">2942</th><td>          }</td></tr>
<tr><th id="2943">2943</th><td>        }</td></tr>
<tr><th id="2944">2944</th><td>        <i>// This value will reach instructions below, but we need to make sure</i></td></tr>
<tr><th id="2945">2945</th><td><i>        // the live range also reaches the instruction at Def.</i></td></tr>
<tr><th id="2946">2946</th><td>        <b>if</b> (!<a class="local col5 ref" href="#465EraseImpDef" title='EraseImpDef' data-ref="465EraseImpDef">EraseImpDef</a>)</td></tr>
<tr><th id="2947">2947</th><td>          <a class="local col9 ref" href="#459EndPoints" title='EndPoints' data-ref="459EndPoints">EndPoints</a>.<a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_">push_back</a>(<a class="local col3 ref" href="#463Def" title='Def' data-ref="463Def">Def</a>);</td></tr>
<tr><th id="2948">2948</th><td>      }</td></tr>
<tr><th id="2949">2949</th><td>      <a class="macro" href="../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;regalloc&quot;)) { dbgs() &lt;&lt; &quot;\t\tpruned &quot; &lt;&lt; printReg(Other.Reg) &lt;&lt; &quot; at &quot; &lt;&lt; Def &lt;&lt; &quot;: &quot; &lt;&lt; Other.LR &lt;&lt; &apos;\n&apos;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"\t\tpruned "</q> <a class="ref" href="../../include/llvm/Support/Printable.h.html#_ZN4llvmlsERNS_11raw_ostreamERKNS_9PrintableE" title='llvm::operator&lt;&lt;' data-ref="_ZN4llvmlsERNS_11raw_ostreamERKNS_9PrintableE">&lt;&lt;</a> <a class="ref" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm8printRegEjPKNS_18TargetRegisterInfoEjPKNS_19MachineRegisterInfoE" title='llvm::printReg' data-ref="_ZN4llvm8printRegEjPKNS_18TargetRegisterInfoEjPKNS_19MachineRegisterInfoE">printReg</a>(<a class="local col8 ref" href="#458Other" title='Other' data-ref="458Other">Other</a>.<a class="tu member" href="#(anonymousnamespace)::JoinVals::Reg" title='(anonymous namespace)::JoinVals::Reg' data-use='r' data-ref="(anonymousnamespace)::JoinVals::Reg">Reg</a>) <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>" at "</q> <a class="ref" href="../../include/llvm/CodeGen/SlotIndexes.h.html#_ZN4llvmlsERNS_11raw_ostreamENS_9SlotIndexE" title='llvm::operator&lt;&lt;' data-ref="_ZN4llvmlsERNS_11raw_ostreamENS_9SlotIndexE">&lt;&lt;</a> <a class="ref fake" href="../../include/llvm/CodeGen/SlotIndexes.h.html#83" title='llvm::SlotIndex::SlotIndex' data-ref="_ZN4llvm9SlotIndexC1ERKS0_"></a><a class="local col3 ref" href="#463Def" title='Def' data-ref="463Def">Def</a></td></tr>
<tr><th id="2950">2950</th><td>                        <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>": "</q> <a class="ref" href="../../include/llvm/CodeGen/LiveInterval.h.html#_ZN4llvmlsERNS_11raw_ostreamERKNS_9LiveRangeE" title='llvm::operator&lt;&lt;' data-ref="_ZN4llvmlsERNS_11raw_ostreamERKNS_9LiveRangeE">&lt;&lt;</a> <a class="local col8 ref" href="#458Other" title='Other' data-ref="458Other">Other</a>.<a class="tu member" href="#(anonymousnamespace)::JoinVals::LR" title='(anonymous namespace)::JoinVals::LR' data-use='r' data-ref="(anonymousnamespace)::JoinVals::LR">LR</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEc">&lt;&lt;</a> <kbd>'\n'</kbd>);</td></tr>
<tr><th id="2951">2951</th><td>      <b>break</b>;</td></tr>
<tr><th id="2952">2952</th><td>    }</td></tr>
<tr><th id="2953">2953</th><td>    <b>case</b> <a class="tu enum" href="#(anonymousnamespace)::JoinVals::ConflictResolution::CR_Erase" title='(anonymous namespace)::JoinVals::ConflictResolution::CR_Erase' data-ref="(anonymousnamespace)::JoinVals::ConflictResolution::CR_Erase">CR_Erase</a>:</td></tr>
<tr><th id="2954">2954</th><td>    <b>case</b> <a class="tu enum" href="#(anonymousnamespace)::JoinVals::ConflictResolution::CR_Merge" title='(anonymous namespace)::JoinVals::ConflictResolution::CR_Merge' data-ref="(anonymousnamespace)::JoinVals::ConflictResolution::CR_Merge">CR_Merge</a>:</td></tr>
<tr><th id="2955">2955</th><td>      <b>if</b> (<a class="tu member" href="#_ZN12_GLOBAL__N_18JoinVals13isPrunedValueEjRS0_" title='(anonymous namespace)::JoinVals::isPrunedValue' data-use='c' data-ref="_ZN12_GLOBAL__N_18JoinVals13isPrunedValueEjRS0_">isPrunedValue</a>(<a class="local col1 ref" href="#461i" title='i' data-ref="461i">i</a>, <span class='refarg'><a class="local col8 ref" href="#458Other" title='Other' data-ref="458Other">Other</a></span>)) {</td></tr>
<tr><th id="2956">2956</th><td>        <i>// This value is ultimately a copy of a pruned value in LR or Other.LR.</i></td></tr>
<tr><th id="2957">2957</th><td><i>        // We can no longer trust the value mapping computed by</i></td></tr>
<tr><th id="2958">2958</th><td><i>        // computeAssignment(), the value that was originally copied could have</i></td></tr>
<tr><th id="2959">2959</th><td><i>        // been replaced.</i></td></tr>
<tr><th id="2960">2960</th><td>        <a class="tu member" href="#(anonymousnamespace)::JoinVals::LIS" title='(anonymous namespace)::JoinVals::LIS' data-use='r' data-ref="(anonymousnamespace)::JoinVals::LIS">LIS</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/LiveIntervals.h.html#_ZN4llvm13LiveIntervals10pruneValueERNS_9LiveRangeENS_9SlotIndexEPNS_15SmallVectorImplIS3_EE" title='llvm::LiveIntervals::pruneValue' data-ref="_ZN4llvm13LiveIntervals10pruneValueERNS_9LiveRangeENS_9SlotIndexEPNS_15SmallVectorImplIS3_EE">pruneValue</a>(<span class='refarg'><a class="tu member" href="#(anonymousnamespace)::JoinVals::LR" title='(anonymous namespace)::JoinVals::LR' data-use='a' data-ref="(anonymousnamespace)::JoinVals::LR">LR</a></span>, <a class="ref fake" href="../../include/llvm/CodeGen/SlotIndexes.h.html#83" title='llvm::SlotIndex::SlotIndex' data-ref="_ZN4llvm9SlotIndexC1ERKS0_"></a><a class="local col3 ref" href="#463Def" title='Def' data-ref="463Def">Def</a>, &amp;<a class="local col9 ref" href="#459EndPoints" title='EndPoints' data-ref="459EndPoints">EndPoints</a>);</td></tr>
<tr><th id="2961">2961</th><td>        <a class="macro" href="../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;regalloc&quot;)) { dbgs() &lt;&lt; &quot;\t\tpruned all of &quot; &lt;&lt; printReg(Reg) &lt;&lt; &quot; at &quot; &lt;&lt; Def &lt;&lt; &quot;: &quot; &lt;&lt; LR &lt;&lt; &apos;\n&apos;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"\t\tpruned all of "</q> <a class="ref" href="../../include/llvm/Support/Printable.h.html#_ZN4llvmlsERNS_11raw_ostreamERKNS_9PrintableE" title='llvm::operator&lt;&lt;' data-ref="_ZN4llvmlsERNS_11raw_ostreamERKNS_9PrintableE">&lt;&lt;</a> <a class="ref" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm8printRegEjPKNS_18TargetRegisterInfoEjPKNS_19MachineRegisterInfoE" title='llvm::printReg' data-ref="_ZN4llvm8printRegEjPKNS_18TargetRegisterInfoEjPKNS_19MachineRegisterInfoE">printReg</a>(<a class="tu member" href="#(anonymousnamespace)::JoinVals::Reg" title='(anonymous namespace)::JoinVals::Reg' data-use='r' data-ref="(anonymousnamespace)::JoinVals::Reg">Reg</a>) <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>" at "</q></td></tr>
<tr><th id="2962">2962</th><td>                          <a class="ref" href="../../include/llvm/CodeGen/SlotIndexes.h.html#_ZN4llvmlsERNS_11raw_ostreamENS_9SlotIndexE" title='llvm::operator&lt;&lt;' data-ref="_ZN4llvmlsERNS_11raw_ostreamENS_9SlotIndexE">&lt;&lt;</a> <a class="ref fake" href="../../include/llvm/CodeGen/SlotIndexes.h.html#83" title='llvm::SlotIndex::SlotIndex' data-ref="_ZN4llvm9SlotIndexC1ERKS0_"></a><a class="local col3 ref" href="#463Def" title='Def' data-ref="463Def">Def</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>": "</q> <a class="ref" href="../../include/llvm/CodeGen/LiveInterval.h.html#_ZN4llvmlsERNS_11raw_ostreamERKNS_9LiveRangeE" title='llvm::operator&lt;&lt;' data-ref="_ZN4llvmlsERNS_11raw_ostreamERKNS_9LiveRangeE">&lt;&lt;</a> <a class="tu member" href="#(anonymousnamespace)::JoinVals::LR" title='(anonymous namespace)::JoinVals::LR' data-use='r' data-ref="(anonymousnamespace)::JoinVals::LR">LR</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEc">&lt;&lt;</a> <kbd>'\n'</kbd>);</td></tr>
<tr><th id="2963">2963</th><td>      }</td></tr>
<tr><th id="2964">2964</th><td>      <b>break</b>;</td></tr>
<tr><th id="2965">2965</th><td>    <b>case</b> <a class="tu enum" href="#(anonymousnamespace)::JoinVals::ConflictResolution::CR_Unresolved" title='(anonymous namespace)::JoinVals::ConflictResolution::CR_Unresolved' data-ref="(anonymousnamespace)::JoinVals::ConflictResolution::CR_Unresolved">CR_Unresolved</a>:</td></tr>
<tr><th id="2966">2966</th><td>    <b>case</b> <a class="tu enum" href="#(anonymousnamespace)::JoinVals::ConflictResolution::CR_Impossible" title='(anonymous namespace)::JoinVals::ConflictResolution::CR_Impossible' data-ref="(anonymousnamespace)::JoinVals::ConflictResolution::CR_Impossible">CR_Impossible</a>:</td></tr>
<tr><th id="2967">2967</th><td>      <a class="macro" href="../../include/llvm/Support/ErrorHandling.h.html#135" title="::llvm::llvm_unreachable_internal(&quot;Unresolved conflicts&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/RegisterCoalescer.cpp&quot;, 2967)" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"Unresolved conflicts"</q>);</td></tr>
<tr><th id="2968">2968</th><td>    }</td></tr>
<tr><th id="2969">2969</th><td>  }</td></tr>
<tr><th id="2970">2970</th><td>}</td></tr>
<tr><th id="2971">2971</th><td></td></tr>
<tr><th id="2972">2972</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_18JoinVals17pruneSubRegValuesERN4llvm12LiveIntervalERNS1_11LaneBitmaskE">/// Consider the following situation when coalescing the copy between</i></td></tr>
<tr><th id="2973">2973</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_18JoinVals17pruneSubRegValuesERN4llvm12LiveIntervalERNS1_11LaneBitmaskE">/// %31 and %45 at 800. (The vertical lines represent live range segments.)</i></td></tr>
<tr><th id="2974">2974</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_18JoinVals17pruneSubRegValuesERN4llvm12LiveIntervalERNS1_11LaneBitmaskE">///</i></td></tr>
<tr><th id="2975">2975</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_18JoinVals17pruneSubRegValuesERN4llvm12LiveIntervalERNS1_11LaneBitmaskE">///                              Main range         Subrange 0004 (sub2)</i></td></tr>
<tr><th id="2976">2976</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_18JoinVals17pruneSubRegValuesERN4llvm12LiveIntervalERNS1_11LaneBitmaskE">///                              %31    %45           %31    %45</i></td></tr>
<tr><th id="2977">2977</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_18JoinVals17pruneSubRegValuesERN4llvm12LiveIntervalERNS1_11LaneBitmaskE">///  544    %45 = COPY %28               +                    +</i></td></tr>
<tr><th id="2978">2978</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_18JoinVals17pruneSubRegValuesERN4llvm12LiveIntervalERNS1_11LaneBitmaskE">///                                      | v1                 | v1</i></td></tr>
<tr><th id="2979">2979</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_18JoinVals17pruneSubRegValuesERN4llvm12LiveIntervalERNS1_11LaneBitmaskE">///  560B bb.1:                          +                    +</i></td></tr>
<tr><th id="2980">2980</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_18JoinVals17pruneSubRegValuesERN4llvm12LiveIntervalERNS1_11LaneBitmaskE">///  624        = %45.sub2               | v2                 | v2</i></td></tr>
<tr><th id="2981">2981</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_18JoinVals17pruneSubRegValuesERN4llvm12LiveIntervalERNS1_11LaneBitmaskE">///  800    %31 = COPY %45        +      +             +      +</i></td></tr>
<tr><th id="2982">2982</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_18JoinVals17pruneSubRegValuesERN4llvm12LiveIntervalERNS1_11LaneBitmaskE">///                               | v0                 | v0</i></td></tr>
<tr><th id="2983">2983</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_18JoinVals17pruneSubRegValuesERN4llvm12LiveIntervalERNS1_11LaneBitmaskE">///  816    %31.sub1 = ...        +                    |</i></td></tr>
<tr><th id="2984">2984</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_18JoinVals17pruneSubRegValuesERN4llvm12LiveIntervalERNS1_11LaneBitmaskE">///  880    %30 = COPY %31        | v1                 +</i></td></tr>
<tr><th id="2985">2985</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_18JoinVals17pruneSubRegValuesERN4llvm12LiveIntervalERNS1_11LaneBitmaskE">///  928    %45 = COPY %30        |      +                    +</i></td></tr>
<tr><th id="2986">2986</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_18JoinVals17pruneSubRegValuesERN4llvm12LiveIntervalERNS1_11LaneBitmaskE">///                               |      | v0                 | v0  &lt;--+</i></td></tr>
<tr><th id="2987">2987</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_18JoinVals17pruneSubRegValuesERN4llvm12LiveIntervalERNS1_11LaneBitmaskE">///  992B   ; backedge -&gt; bb.1    |      +                    +        |</i></td></tr>
<tr><th id="2988">2988</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_18JoinVals17pruneSubRegValuesERN4llvm12LiveIntervalERNS1_11LaneBitmaskE">/// 1040        = %31.sub0        +                                    |</i></td></tr>
<tr><th id="2989">2989</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_18JoinVals17pruneSubRegValuesERN4llvm12LiveIntervalERNS1_11LaneBitmaskE">///                                                 This value must remain</i></td></tr>
<tr><th id="2990">2990</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_18JoinVals17pruneSubRegValuesERN4llvm12LiveIntervalERNS1_11LaneBitmaskE">///                                                 live-out!</i></td></tr>
<tr><th id="2991">2991</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_18JoinVals17pruneSubRegValuesERN4llvm12LiveIntervalERNS1_11LaneBitmaskE">///</i></td></tr>
<tr><th id="2992">2992</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_18JoinVals17pruneSubRegValuesERN4llvm12LiveIntervalERNS1_11LaneBitmaskE">/// Assuming that %31 is coalesced into %45, the copy at 928 becomes</i></td></tr>
<tr><th id="2993">2993</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_18JoinVals17pruneSubRegValuesERN4llvm12LiveIntervalERNS1_11LaneBitmaskE">/// redundant, since it copies the value from %45 back into it. The</i></td></tr>
<tr><th id="2994">2994</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_18JoinVals17pruneSubRegValuesERN4llvm12LiveIntervalERNS1_11LaneBitmaskE">/// conflict resolution for the main range determines that %45.v0 is</i></td></tr>
<tr><th id="2995">2995</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_18JoinVals17pruneSubRegValuesERN4llvm12LiveIntervalERNS1_11LaneBitmaskE">/// to be erased, which is ok since %31.v1 is identical to it.</i></td></tr>
<tr><th id="2996">2996</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_18JoinVals17pruneSubRegValuesERN4llvm12LiveIntervalERNS1_11LaneBitmaskE">/// The problem happens with the subrange for sub2: it has to be live</i></td></tr>
<tr><th id="2997">2997</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_18JoinVals17pruneSubRegValuesERN4llvm12LiveIntervalERNS1_11LaneBitmaskE">/// on exit from the block, but since 928 was actually a point of</i></td></tr>
<tr><th id="2998">2998</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_18JoinVals17pruneSubRegValuesERN4llvm12LiveIntervalERNS1_11LaneBitmaskE">/// definition of %45.sub2, %45.sub2 was not live immediately prior</i></td></tr>
<tr><th id="2999">2999</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_18JoinVals17pruneSubRegValuesERN4llvm12LiveIntervalERNS1_11LaneBitmaskE">/// to that definition. As a result, when 928 was erased, the value v0</i></td></tr>
<tr><th id="3000">3000</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_18JoinVals17pruneSubRegValuesERN4llvm12LiveIntervalERNS1_11LaneBitmaskE">/// for %45.sub2 was pruned in pruneSubRegValues. Consequently, an</i></td></tr>
<tr><th id="3001">3001</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_18JoinVals17pruneSubRegValuesERN4llvm12LiveIntervalERNS1_11LaneBitmaskE">/// IMPLICIT_DEF was inserted as a "backedge" definition for %45.sub2,</i></td></tr>
<tr><th id="3002">3002</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_18JoinVals17pruneSubRegValuesERN4llvm12LiveIntervalERNS1_11LaneBitmaskE">/// providing an incorrect value to the use at 624.</i></td></tr>
<tr><th id="3003">3003</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_18JoinVals17pruneSubRegValuesERN4llvm12LiveIntervalERNS1_11LaneBitmaskE">///</i></td></tr>
<tr><th id="3004">3004</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_18JoinVals17pruneSubRegValuesERN4llvm12LiveIntervalERNS1_11LaneBitmaskE">/// Since the main-range values %31.v1 and %45.v0 were proved to be</i></td></tr>
<tr><th id="3005">3005</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_18JoinVals17pruneSubRegValuesERN4llvm12LiveIntervalERNS1_11LaneBitmaskE">/// identical, the corresponding values in subranges must also be the</i></td></tr>
<tr><th id="3006">3006</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_18JoinVals17pruneSubRegValuesERN4llvm12LiveIntervalERNS1_11LaneBitmaskE">/// same. A redundant copy is removed because it's not needed, and not</i></td></tr>
<tr><th id="3007">3007</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_18JoinVals17pruneSubRegValuesERN4llvm12LiveIntervalERNS1_11LaneBitmaskE">/// because it copied an undefined value, so any liveness that originated</i></td></tr>
<tr><th id="3008">3008</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_18JoinVals17pruneSubRegValuesERN4llvm12LiveIntervalERNS1_11LaneBitmaskE">/// from that copy cannot disappear. When pruning a value that started</i></td></tr>
<tr><th id="3009">3009</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_18JoinVals17pruneSubRegValuesERN4llvm12LiveIntervalERNS1_11LaneBitmaskE">/// at the removed copy, the corresponding identical value must be</i></td></tr>
<tr><th id="3010">3010</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_18JoinVals17pruneSubRegValuesERN4llvm12LiveIntervalERNS1_11LaneBitmaskE">/// extended to replace it.</i></td></tr>
<tr><th id="3011">3011</th><td><em>void</em> <a class="tu type" href="#(anonymousnamespace)::JoinVals" title='(anonymous namespace)::JoinVals' data-ref="(anonymousnamespace)::JoinVals">JoinVals</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_18JoinVals17pruneSubRegValuesERN4llvm12LiveIntervalERNS1_11LaneBitmaskE" title='(anonymous namespace)::JoinVals::pruneSubRegValues' data-type='void (anonymous namespace)::JoinVals::pruneSubRegValues(llvm::LiveInterval &amp; LI, llvm::LaneBitmask &amp; ShrinkMask)' data-ref="_ZN12_GLOBAL__N_18JoinVals17pruneSubRegValuesERN4llvm12LiveIntervalERNS1_11LaneBitmaskE">pruneSubRegValues</dfn>(<a class="type" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveInterval" title='llvm::LiveInterval' data-ref="llvm::LiveInterval">LiveInterval</a> &amp;<dfn class="local col7 decl" id="467LI" title='LI' data-type='llvm::LiveInterval &amp;' data-ref="467LI">LI</dfn>, <a class="type" href="../../include/llvm/MC/LaneBitmask.h.html#llvm::LaneBitmask" title='llvm::LaneBitmask' data-ref="llvm::LaneBitmask">LaneBitmask</a> &amp;<dfn class="local col8 decl" id="468ShrinkMask" title='ShrinkMask' data-type='llvm::LaneBitmask &amp;' data-ref="468ShrinkMask">ShrinkMask</dfn>) {</td></tr>
<tr><th id="3012">3012</th><td>  <i>// Look for values being erased.</i></td></tr>
<tr><th id="3013">3013</th><td>  <em>bool</em> <dfn class="local col9 decl" id="469DidPrune" title='DidPrune' data-type='bool' data-ref="469DidPrune">DidPrune</dfn> = <b>false</b>;</td></tr>
<tr><th id="3014">3014</th><td>  <b>for</b> (<em>unsigned</em> <dfn class="local col0 decl" id="470i" title='i' data-type='unsigned int' data-ref="470i">i</dfn> = <var>0</var>, <dfn class="local col1 decl" id="471e" title='e' data-type='unsigned int' data-ref="471e">e</dfn> = <a class="tu member" href="#(anonymousnamespace)::JoinVals::LR" title='(anonymous namespace)::JoinVals::LR' data-use='m' data-ref="(anonymousnamespace)::JoinVals::LR">LR</a>.<a class="ref" href="../../include/llvm/CodeGen/LiveInterval.h.html#_ZNK4llvm9LiveRange13getNumValNumsEv" title='llvm::LiveRange::getNumValNums' data-ref="_ZNK4llvm9LiveRange13getNumValNumsEv">getNumValNums</a>(); <a class="local col0 ref" href="#470i" title='i' data-ref="470i">i</a> != <a class="local col1 ref" href="#471e" title='e' data-ref="471e">e</a>; ++<a class="local col0 ref" href="#470i" title='i' data-ref="470i">i</a>) {</td></tr>
<tr><th id="3015">3015</th><td>    <a class="tu type" href="#(anonymousnamespace)::JoinVals::Val" title='(anonymous namespace)::JoinVals::Val' data-ref="(anonymousnamespace)::JoinVals::Val">Val</a> &amp;<dfn class="local col2 decl" id="472V" title='V' data-type='(anonymous namespace)::JoinVals::Val &amp;' data-ref="472V">V</dfn> = <a class="tu member" href="#(anonymousnamespace)::JoinVals::Vals" title='(anonymous namespace)::JoinVals::Vals' data-use='m' data-ref="(anonymousnamespace)::JoinVals::Vals">Vals</a><a class="tu ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-use='c' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm">[<a class="local col0 ref" href="#470i" title='i' data-ref="470i">i</a>]</a>;</td></tr>
<tr><th id="3016">3016</th><td>    <i>// We should trigger in all cases in which eraseInstrs() does something.</i></td></tr>
<tr><th id="3017">3017</th><td><i>    // match what eraseInstrs() is doing, print a message so</i></td></tr>
<tr><th id="3018">3018</th><td>    <b>if</b> (<a class="local col2 ref" href="#472V" title='V' data-ref="472V">V</a>.<a class="tu ref" href="#(anonymousnamespace)::JoinVals::Val::Resolution" title='(anonymous namespace)::JoinVals::Val::Resolution' data-use='r' data-ref="(anonymousnamespace)::JoinVals::Val::Resolution">Resolution</a> != <a class="tu enum" href="#(anonymousnamespace)::JoinVals::ConflictResolution::CR_Erase" title='(anonymous namespace)::JoinVals::ConflictResolution::CR_Erase' data-use='r' data-ref="(anonymousnamespace)::JoinVals::ConflictResolution::CR_Erase">CR_Erase</a> &amp;&amp;</td></tr>
<tr><th id="3019">3019</th><td>        (<a class="local col2 ref" href="#472V" title='V' data-ref="472V">V</a>.<a class="tu ref" href="#(anonymousnamespace)::JoinVals::Val::Resolution" title='(anonymous namespace)::JoinVals::Val::Resolution' data-use='r' data-ref="(anonymousnamespace)::JoinVals::Val::Resolution">Resolution</a> != <a class="tu enum" href="#(anonymousnamespace)::JoinVals::ConflictResolution::CR_Keep" title='(anonymous namespace)::JoinVals::ConflictResolution::CR_Keep' data-use='r' data-ref="(anonymousnamespace)::JoinVals::ConflictResolution::CR_Keep">CR_Keep</a> || !<a class="local col2 ref" href="#472V" title='V' data-ref="472V">V</a>.<a class="tu ref" href="#(anonymousnamespace)::JoinVals::Val::ErasableImplicitDef" title='(anonymous namespace)::JoinVals::Val::ErasableImplicitDef' data-use='r' data-ref="(anonymousnamespace)::JoinVals::Val::ErasableImplicitDef">ErasableImplicitDef</a> || !<a class="local col2 ref" href="#472V" title='V' data-ref="472V">V</a>.<a class="tu ref" href="#(anonymousnamespace)::JoinVals::Val::Pruned" title='(anonymous namespace)::JoinVals::Val::Pruned' data-use='r' data-ref="(anonymousnamespace)::JoinVals::Val::Pruned">Pruned</a>))</td></tr>
<tr><th id="3020">3020</th><td>      <b>continue</b>;</td></tr>
<tr><th id="3021">3021</th><td></td></tr>
<tr><th id="3022">3022</th><td>    <i>// Check subranges at the point where the copy will be removed.</i></td></tr>
<tr><th id="3023">3023</th><td>    <a class="type" href="../../include/llvm/CodeGen/SlotIndexes.h.html#llvm::SlotIndex" title='llvm::SlotIndex' data-ref="llvm::SlotIndex">SlotIndex</a> <dfn class="local col3 decl" id="473Def" title='Def' data-type='llvm::SlotIndex' data-ref="473Def">Def</dfn> = <a class="ref fake" href="../../include/llvm/CodeGen/SlotIndexes.h.html#83" title='llvm::SlotIndex::SlotIndex' data-ref="_ZN4llvm9SlotIndexC1ERKS0_"></a><a class="tu member" href="#(anonymousnamespace)::JoinVals::LR" title='(anonymous namespace)::JoinVals::LR' data-use='m' data-ref="(anonymousnamespace)::JoinVals::LR">LR</a>.<a class="ref" href="../../include/llvm/CodeGen/LiveInterval.h.html#_ZN4llvm9LiveRange13getValNumInfoEj" title='llvm::LiveRange::getValNumInfo' data-ref="_ZN4llvm9LiveRange13getValNumInfoEj">getValNumInfo</a>(<a class="local col0 ref" href="#470i" title='i' data-ref="470i">i</a>)-&gt;<a class="ref" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::VNInfo::def" title='llvm::VNInfo::def' data-ref="llvm::VNInfo::def">def</a>;</td></tr>
<tr><th id="3024">3024</th><td>    <a class="type" href="../../include/llvm/CodeGen/SlotIndexes.h.html#llvm::SlotIndex" title='llvm::SlotIndex' data-ref="llvm::SlotIndex">SlotIndex</a> <a class="ref fake" href="../../include/llvm/CodeGen/SlotIndexes.h.html#_ZN4llvm9SlotIndexC1Ev" title='llvm::SlotIndex::SlotIndex' data-ref="_ZN4llvm9SlotIndexC1Ev"></a><dfn class="local col4 decl" id="474OtherDef" title='OtherDef' data-type='llvm::SlotIndex' data-ref="474OtherDef">OtherDef</dfn>;</td></tr>
<tr><th id="3025">3025</th><td>    <b>if</b> (<a class="local col2 ref" href="#472V" title='V' data-ref="472V">V</a>.<a class="tu ref" href="#(anonymousnamespace)::JoinVals::Val::Identical" title='(anonymous namespace)::JoinVals::Val::Identical' data-use='r' data-ref="(anonymousnamespace)::JoinVals::Val::Identical">Identical</a>)</td></tr>
<tr><th id="3026">3026</th><td>      <a class="local col4 ref" href="#474OtherDef" title='OtherDef' data-ref="474OtherDef">OtherDef</a> <a class="ref" href="../../include/llvm/CodeGen/SlotIndexes.h.html#83" title='llvm::SlotIndex::operator=' data-ref="_ZN4llvm9SlotIndexaSERKS0_">=</a> <a class="local col2 ref" href="#472V" title='V' data-ref="472V">V</a>.<a class="tu ref" href="#(anonymousnamespace)::JoinVals::Val::OtherVNI" title='(anonymous namespace)::JoinVals::Val::OtherVNI' data-use='r' data-ref="(anonymousnamespace)::JoinVals::Val::OtherVNI">OtherVNI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::VNInfo::def" title='llvm::VNInfo::def' data-ref="llvm::VNInfo::def">def</a>;</td></tr>
<tr><th id="3027">3027</th><td></td></tr>
<tr><th id="3028">3028</th><td>    <i>// Print message so mismatches with eraseInstrs() can be diagnosed.</i></td></tr>
<tr><th id="3029">3029</th><td>    <a class="macro" href="../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;regalloc&quot;)) { dbgs() &lt;&lt; &quot;\t\tExpecting instruction removal at &quot; &lt;&lt; Def &lt;&lt; &apos;\n&apos;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"\t\tExpecting instruction removal at "</q> <a class="ref" href="../../include/llvm/CodeGen/SlotIndexes.h.html#_ZN4llvmlsERNS_11raw_ostreamENS_9SlotIndexE" title='llvm::operator&lt;&lt;' data-ref="_ZN4llvmlsERNS_11raw_ostreamENS_9SlotIndexE">&lt;&lt;</a> <a class="ref fake" href="../../include/llvm/CodeGen/SlotIndexes.h.html#83" title='llvm::SlotIndex::SlotIndex' data-ref="_ZN4llvm9SlotIndexC1ERKS0_"></a><a class="local col3 ref" href="#473Def" title='Def' data-ref="473Def">Def</a></td></tr>
<tr><th id="3030">3030</th><td>                      <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEc">&lt;&lt;</a> <kbd>'\n'</kbd>);</td></tr>
<tr><th id="3031">3031</th><td>    <b>for</b> (<a class="type" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveInterval" title='llvm::LiveInterval' data-ref="llvm::LiveInterval">LiveInterval</a>::<a class="type" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveInterval::SubRange" title='llvm::LiveInterval::SubRange' data-ref="llvm::LiveInterval::SubRange">SubRange</a> &amp;<dfn class="local col5 decl" id="475S" title='S' data-type='LiveInterval::SubRange &amp;' data-ref="475S">S</dfn> : <a class="local col7 ref" href="#467LI" title='LI' data-ref="467LI">LI</a>.<a class="ref" href="../../include/llvm/CodeGen/LiveInterval.h.html#_ZN4llvm12LiveInterval9subrangesEv" title='llvm::LiveInterval::subranges' data-ref="_ZN4llvm12LiveInterval9subrangesEv">subranges</a>()) {</td></tr>
<tr><th id="3032">3032</th><td>      <a class="type" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveQueryResult" title='llvm::LiveQueryResult' data-ref="llvm::LiveQueryResult">LiveQueryResult</a> <dfn class="local col6 decl" id="476Q" title='Q' data-type='llvm::LiveQueryResult' data-ref="476Q">Q</dfn> = <a class="local col5 ref" href="#475S" title='S' data-ref="475S">S</a>.<a class="ref" href="../../include/llvm/CodeGen/LiveInterval.h.html#_ZNK4llvm9LiveRange5QueryENS_9SlotIndexE" title='llvm::LiveRange::Query' data-ref="_ZNK4llvm9LiveRange5QueryENS_9SlotIndexE">Query</a>(<a class="ref fake" href="../../include/llvm/CodeGen/SlotIndexes.h.html#83" title='llvm::SlotIndex::SlotIndex' data-ref="_ZN4llvm9SlotIndexC1ERKS0_"></a><a class="local col3 ref" href="#473Def" title='Def' data-ref="473Def">Def</a>);</td></tr>
<tr><th id="3033">3033</th><td></td></tr>
<tr><th id="3034">3034</th><td>      <i>// If a subrange starts at the copy then an undefined value has been</i></td></tr>
<tr><th id="3035">3035</th><td><i>      // copied and we must remove that subrange value as well.</i></td></tr>
<tr><th id="3036">3036</th><td>      <a class="type" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::VNInfo" title='llvm::VNInfo' data-ref="llvm::VNInfo">VNInfo</a> *<dfn class="local col7 decl" id="477ValueOut" title='ValueOut' data-type='llvm::VNInfo *' data-ref="477ValueOut">ValueOut</dfn> = <a class="local col6 ref" href="#476Q" title='Q' data-ref="476Q">Q</a>.<a class="ref" href="../../include/llvm/CodeGen/LiveInterval.h.html#_ZNK4llvm15LiveQueryResult14valueOutOrDeadEv" title='llvm::LiveQueryResult::valueOutOrDead' data-ref="_ZNK4llvm15LiveQueryResult14valueOutOrDeadEv">valueOutOrDead</a>();</td></tr>
<tr><th id="3037">3037</th><td>      <b>if</b> (<a class="local col7 ref" href="#477ValueOut" title='ValueOut' data-ref="477ValueOut">ValueOut</a> != <b>nullptr</b> &amp;&amp; (<a class="local col6 ref" href="#476Q" title='Q' data-ref="476Q">Q</a>.<a class="ref" href="../../include/llvm/CodeGen/LiveInterval.h.html#_ZNK4llvm15LiveQueryResult7valueInEv" title='llvm::LiveQueryResult::valueIn' data-ref="_ZNK4llvm15LiveQueryResult7valueInEv">valueIn</a>() == <b>nullptr</b> ||</td></tr>
<tr><th id="3038">3038</th><td>                                  (<a class="local col2 ref" href="#472V" title='V' data-ref="472V">V</a>.<a class="tu ref" href="#(anonymousnamespace)::JoinVals::Val::Identical" title='(anonymous namespace)::JoinVals::Val::Identical' data-use='r' data-ref="(anonymousnamespace)::JoinVals::Val::Identical">Identical</a> &amp;&amp; <a class="local col2 ref" href="#472V" title='V' data-ref="472V">V</a>.<a class="tu ref" href="#(anonymousnamespace)::JoinVals::Val::Resolution" title='(anonymous namespace)::JoinVals::Val::Resolution' data-use='r' data-ref="(anonymousnamespace)::JoinVals::Val::Resolution">Resolution</a> == <a class="tu enum" href="#(anonymousnamespace)::JoinVals::ConflictResolution::CR_Erase" title='(anonymous namespace)::JoinVals::ConflictResolution::CR_Erase' data-use='r' data-ref="(anonymousnamespace)::JoinVals::ConflictResolution::CR_Erase">CR_Erase</a> &amp;&amp;</td></tr>
<tr><th id="3039">3039</th><td>                                   <a class="local col7 ref" href="#477ValueOut" title='ValueOut' data-ref="477ValueOut">ValueOut</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::VNInfo::def" title='llvm::VNInfo::def' data-ref="llvm::VNInfo::def">def</a> <a class="ref" href="../../include/llvm/CodeGen/SlotIndexes.h.html#_ZNK4llvm9SlotIndexeqES0_" title='llvm::SlotIndex::operator==' data-ref="_ZNK4llvm9SlotIndexeqES0_">==</a> <a class="ref fake" href="../../include/llvm/CodeGen/SlotIndexes.h.html#83" title='llvm::SlotIndex::SlotIndex' data-ref="_ZN4llvm9SlotIndexC1ERKS0_"></a><a class="local col3 ref" href="#473Def" title='Def' data-ref="473Def">Def</a>))) {</td></tr>
<tr><th id="3040">3040</th><td>        <a class="macro" href="../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;regalloc&quot;)) { dbgs() &lt;&lt; &quot;\t\tPrune sublane &quot; &lt;&lt; PrintLaneMask(S.LaneMask) &lt;&lt; &quot; at &quot; &lt;&lt; Def &lt;&lt; &quot;\n&quot;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"\t\tPrune sublane "</q> <a class="ref" href="../../include/llvm/Support/Printable.h.html#_ZN4llvmlsERNS_11raw_ostreamERKNS_9PrintableE" title='llvm::operator&lt;&lt;' data-ref="_ZN4llvmlsERNS_11raw_ostreamERKNS_9PrintableE">&lt;&lt;</a> <a class="ref" href="../../include/llvm/MC/LaneBitmask.h.html#_ZN4llvm13PrintLaneMaskENS_11LaneBitmaskE" title='llvm::PrintLaneMask' data-ref="_ZN4llvm13PrintLaneMaskENS_11LaneBitmaskE">PrintLaneMask</a>(<a class="ref fake" href="../../include/llvm/MC/LaneBitmask.h.html#39" title='llvm::LaneBitmask::LaneBitmask' data-ref="_ZN4llvm11LaneBitmaskC1ERKS0_"></a><a class="local col5 ref" href="#475S" title='S' data-ref="475S">S</a>.<a class="ref" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveInterval::SubRange::LaneMask" title='llvm::LiveInterval::SubRange::LaneMask' data-ref="llvm::LiveInterval::SubRange::LaneMask">LaneMask</a>)</td></tr>
<tr><th id="3041">3041</th><td>                          <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>" at "</q> <a class="ref" href="../../include/llvm/CodeGen/SlotIndexes.h.html#_ZN4llvmlsERNS_11raw_ostreamENS_9SlotIndexE" title='llvm::operator&lt;&lt;' data-ref="_ZN4llvmlsERNS_11raw_ostreamENS_9SlotIndexE">&lt;&lt;</a> <a class="ref fake" href="../../include/llvm/CodeGen/SlotIndexes.h.html#83" title='llvm::SlotIndex::SlotIndex' data-ref="_ZN4llvm9SlotIndexC1ERKS0_"></a><a class="local col3 ref" href="#473Def" title='Def' data-ref="473Def">Def</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"\n"</q>);</td></tr>
<tr><th id="3042">3042</th><td>        <a class="type" href="../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector">SmallVector</a>&lt;<a class="type" href="../../include/llvm/CodeGen/SlotIndexes.h.html#llvm::SlotIndex" title='llvm::SlotIndex' data-ref="llvm::SlotIndex">SlotIndex</a>,<var>8</var>&gt; <a class="ref fake" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1Ev" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-ref="_ZN4llvm11SmallVectorC1Ev"></a><dfn class="local col8 decl" id="478EndPoints" title='EndPoints' data-type='SmallVector&lt;llvm::SlotIndex, 8&gt;' data-ref="478EndPoints">EndPoints</dfn>;</td></tr>
<tr><th id="3043">3043</th><td>        <a class="tu member" href="#(anonymousnamespace)::JoinVals::LIS" title='(anonymous namespace)::JoinVals::LIS' data-use='r' data-ref="(anonymousnamespace)::JoinVals::LIS">LIS</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/LiveIntervals.h.html#_ZN4llvm13LiveIntervals10pruneValueERNS_9LiveRangeENS_9SlotIndexEPNS_15SmallVectorImplIS3_EE" title='llvm::LiveIntervals::pruneValue' data-ref="_ZN4llvm13LiveIntervals10pruneValueERNS_9LiveRangeENS_9SlotIndexEPNS_15SmallVectorImplIS3_EE">pruneValue</a>(<span class='refarg'><a class="local col5 ref" href="#475S" title='S' data-ref="475S">S</a></span>, <a class="ref fake" href="../../include/llvm/CodeGen/SlotIndexes.h.html#83" title='llvm::SlotIndex::SlotIndex' data-ref="_ZN4llvm9SlotIndexC1ERKS0_"></a><a class="local col3 ref" href="#473Def" title='Def' data-ref="473Def">Def</a>, &amp;<a class="local col8 ref" href="#478EndPoints" title='EndPoints' data-ref="478EndPoints">EndPoints</a>);</td></tr>
<tr><th id="3044">3044</th><td>        <a class="local col9 ref" href="#469DidPrune" title='DidPrune' data-ref="469DidPrune">DidPrune</a> = <b>true</b>;</td></tr>
<tr><th id="3045">3045</th><td>        <i>// Mark value number as unused.</i></td></tr>
<tr><th id="3046">3046</th><td>        <a class="local col7 ref" href="#477ValueOut" title='ValueOut' data-ref="477ValueOut">ValueOut</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/LiveInterval.h.html#_ZN4llvm6VNInfo10markUnusedEv" title='llvm::VNInfo::markUnused' data-ref="_ZN4llvm6VNInfo10markUnusedEv">markUnused</a>();</td></tr>
<tr><th id="3047">3047</th><td></td></tr>
<tr><th id="3048">3048</th><td>        <b>if</b> (<a class="local col2 ref" href="#472V" title='V' data-ref="472V">V</a>.<a class="tu ref" href="#(anonymousnamespace)::JoinVals::Val::Identical" title='(anonymous namespace)::JoinVals::Val::Identical' data-use='r' data-ref="(anonymousnamespace)::JoinVals::Val::Identical">Identical</a> &amp;&amp; <a class="local col5 ref" href="#475S" title='S' data-ref="475S">S</a>.<a class="ref" href="../../include/llvm/CodeGen/LiveInterval.h.html#_ZNK4llvm9LiveRange5QueryENS_9SlotIndexE" title='llvm::LiveRange::Query' data-ref="_ZNK4llvm9LiveRange5QueryENS_9SlotIndexE">Query</a>(<a class="ref fake" href="../../include/llvm/CodeGen/SlotIndexes.h.html#83" title='llvm::SlotIndex::SlotIndex' data-ref="_ZN4llvm9SlotIndexC1ERKS0_"></a><a class="local col4 ref" href="#474OtherDef" title='OtherDef' data-ref="474OtherDef">OtherDef</a>).<a class="ref" href="../../include/llvm/CodeGen/LiveInterval.h.html#_ZNK4llvm15LiveQueryResult14valueOutOrDeadEv" title='llvm::LiveQueryResult::valueOutOrDead' data-ref="_ZNK4llvm15LiveQueryResult14valueOutOrDeadEv">valueOutOrDead</a>()) {</td></tr>
<tr><th id="3049">3049</th><td>          <i>// If V is identical to V.OtherVNI (and S was live at OtherDef),</i></td></tr>
<tr><th id="3050">3050</th><td><i>          // then we can't simply prune V from S. V needs to be replaced</i></td></tr>
<tr><th id="3051">3051</th><td><i>          // with V.OtherVNI.</i></td></tr>
<tr><th id="3052">3052</th><td>          <a class="tu member" href="#(anonymousnamespace)::JoinVals::LIS" title='(anonymous namespace)::JoinVals::LIS' data-use='r' data-ref="(anonymousnamespace)::JoinVals::LIS">LIS</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/LiveIntervals.h.html#_ZN4llvm13LiveIntervals15extendToIndicesERNS_9LiveRangeENS_8ArrayRefINS_9SlotIndexEEE" title='llvm::LiveIntervals::extendToIndices' data-ref="_ZN4llvm13LiveIntervals15extendToIndicesERNS_9LiveRangeENS_8ArrayRefINS_9SlotIndexEEE">extendToIndices</a>(<span class='refarg'><a class="local col5 ref" href="#475S" title='S' data-ref="475S">S</a></span>, <a class="ref fake" href="../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKNS_25SmallVectorTemplateCommonIT_T_EE" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKNS_25SmallVectorTemplateCommonIT_T_EE"></a><a class="local col8 ref" href="#478EndPoints" title='EndPoints' data-ref="478EndPoints">EndPoints</a>);</td></tr>
<tr><th id="3053">3053</th><td>        }</td></tr>
<tr><th id="3054">3054</th><td>        <b>continue</b>;</td></tr>
<tr><th id="3055">3055</th><td>      }</td></tr>
<tr><th id="3056">3056</th><td>      <i>// If a subrange ends at the copy, then a value was copied but only</i></td></tr>
<tr><th id="3057">3057</th><td><i>      // partially used later. Shrink the subregister range appropriately.</i></td></tr>
<tr><th id="3058">3058</th><td>      <b>if</b> (<a class="local col6 ref" href="#476Q" title='Q' data-ref="476Q">Q</a>.<a class="ref" href="../../include/llvm/CodeGen/LiveInterval.h.html#_ZNK4llvm15LiveQueryResult7valueInEv" title='llvm::LiveQueryResult::valueIn' data-ref="_ZNK4llvm15LiveQueryResult7valueInEv">valueIn</a>() != <b>nullptr</b> &amp;&amp; <a class="local col6 ref" href="#476Q" title='Q' data-ref="476Q">Q</a>.<a class="ref" href="../../include/llvm/CodeGen/LiveInterval.h.html#_ZNK4llvm15LiveQueryResult8valueOutEv" title='llvm::LiveQueryResult::valueOut' data-ref="_ZNK4llvm15LiveQueryResult8valueOutEv">valueOut</a>() == <b>nullptr</b>) {</td></tr>
<tr><th id="3059">3059</th><td>        <a class="macro" href="../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;regalloc&quot;)) { dbgs() &lt;&lt; &quot;\t\tDead uses at sublane &quot; &lt;&lt; PrintLaneMask(S.LaneMask) &lt;&lt; &quot; at &quot; &lt;&lt; Def &lt;&lt; &quot;\n&quot;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"\t\tDead uses at sublane "</q></td></tr>
<tr><th id="3060">3060</th><td>                          <a class="ref" href="../../include/llvm/Support/Printable.h.html#_ZN4llvmlsERNS_11raw_ostreamERKNS_9PrintableE" title='llvm::operator&lt;&lt;' data-ref="_ZN4llvmlsERNS_11raw_ostreamERKNS_9PrintableE">&lt;&lt;</a> <a class="ref" href="../../include/llvm/MC/LaneBitmask.h.html#_ZN4llvm13PrintLaneMaskENS_11LaneBitmaskE" title='llvm::PrintLaneMask' data-ref="_ZN4llvm13PrintLaneMaskENS_11LaneBitmaskE">PrintLaneMask</a>(<a class="ref fake" href="../../include/llvm/MC/LaneBitmask.h.html#39" title='llvm::LaneBitmask::LaneBitmask' data-ref="_ZN4llvm11LaneBitmaskC1ERKS0_"></a><a class="local col5 ref" href="#475S" title='S' data-ref="475S">S</a>.<a class="ref" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveInterval::SubRange::LaneMask" title='llvm::LiveInterval::SubRange::LaneMask' data-ref="llvm::LiveInterval::SubRange::LaneMask">LaneMask</a>) <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>" at "</q> <a class="ref" href="../../include/llvm/CodeGen/SlotIndexes.h.html#_ZN4llvmlsERNS_11raw_ostreamENS_9SlotIndexE" title='llvm::operator&lt;&lt;' data-ref="_ZN4llvmlsERNS_11raw_ostreamENS_9SlotIndexE">&lt;&lt;</a> <a class="ref fake" href="../../include/llvm/CodeGen/SlotIndexes.h.html#83" title='llvm::SlotIndex::SlotIndex' data-ref="_ZN4llvm9SlotIndexC1ERKS0_"></a><a class="local col3 ref" href="#473Def" title='Def' data-ref="473Def">Def</a></td></tr>
<tr><th id="3061">3061</th><td>                          <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"\n"</q>);</td></tr>
<tr><th id="3062">3062</th><td>        <a class="local col8 ref" href="#468ShrinkMask" title='ShrinkMask' data-ref="468ShrinkMask">ShrinkMask</a> <a class="ref" href="../../include/llvm/MC/LaneBitmask.h.html#_ZN4llvm11LaneBitmaskoRES0_" title='llvm::LaneBitmask::operator|=' data-ref="_ZN4llvm11LaneBitmaskoRES0_">|=</a> <a class="ref fake" href="../../include/llvm/MC/LaneBitmask.h.html#39" title='llvm::LaneBitmask::LaneBitmask' data-ref="_ZN4llvm11LaneBitmaskC1ERKS0_"></a><a class="local col5 ref" href="#475S" title='S' data-ref="475S">S</a>.<a class="ref" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveInterval::SubRange::LaneMask" title='llvm::LiveInterval::SubRange::LaneMask' data-ref="llvm::LiveInterval::SubRange::LaneMask">LaneMask</a>;</td></tr>
<tr><th id="3063">3063</th><td>      }</td></tr>
<tr><th id="3064">3064</th><td>    }</td></tr>
<tr><th id="3065">3065</th><td>  }</td></tr>
<tr><th id="3066">3066</th><td>  <b>if</b> (<a class="local col9 ref" href="#469DidPrune" title='DidPrune' data-ref="469DidPrune">DidPrune</a>)</td></tr>
<tr><th id="3067">3067</th><td>    <a class="local col7 ref" href="#467LI" title='LI' data-ref="467LI">LI</a>.<a class="ref" href="../../include/llvm/CodeGen/LiveInterval.h.html#_ZN4llvm12LiveInterval20removeEmptySubRangesEv" title='llvm::LiveInterval::removeEmptySubRanges' data-ref="_ZN4llvm12LiveInterval20removeEmptySubRangesEv">removeEmptySubRanges</a>();</td></tr>
<tr><th id="3068">3068</th><td>}</td></tr>
<tr><th id="3069">3069</th><td></td></tr>
<tr><th id="3070">3070</th><td><i class="doc" data-doc="_ZL15isDefInSubRangeRN4llvm12LiveIntervalENS_9SlotIndexE">/// Check if any of the subranges of<span class="command"> @p</span> <span class="arg">LI</span> contain a definition at<span class="command"> @p</span> <span class="arg">Def.</span></i></td></tr>
<tr><th id="3071">3071</th><td><em>static</em> <em>bool</em> <dfn class="tu decl def" id="_ZL15isDefInSubRangeRN4llvm12LiveIntervalENS_9SlotIndexE" title='isDefInSubRange' data-type='bool isDefInSubRange(llvm::LiveInterval &amp; LI, llvm::SlotIndex Def)' data-ref="_ZL15isDefInSubRangeRN4llvm12LiveIntervalENS_9SlotIndexE">isDefInSubRange</dfn>(<a class="type" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveInterval" title='llvm::LiveInterval' data-ref="llvm::LiveInterval">LiveInterval</a> &amp;<dfn class="local col9 decl" id="479LI" title='LI' data-type='llvm::LiveInterval &amp;' data-ref="479LI">LI</dfn>, <a class="type" href="../../include/llvm/CodeGen/SlotIndexes.h.html#llvm::SlotIndex" title='llvm::SlotIndex' data-ref="llvm::SlotIndex">SlotIndex</a> <dfn class="local col0 decl" id="480Def" title='Def' data-type='llvm::SlotIndex' data-ref="480Def">Def</dfn>) {</td></tr>
<tr><th id="3072">3072</th><td>  <b>for</b> (<a class="type" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveInterval" title='llvm::LiveInterval' data-ref="llvm::LiveInterval">LiveInterval</a>::<a class="type" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveInterval::SubRange" title='llvm::LiveInterval::SubRange' data-ref="llvm::LiveInterval::SubRange">SubRange</a> &amp;<dfn class="local col1 decl" id="481SR" title='SR' data-type='LiveInterval::SubRange &amp;' data-ref="481SR">SR</dfn> : <a class="local col9 ref" href="#479LI" title='LI' data-ref="479LI">LI</a>.<a class="ref" href="../../include/llvm/CodeGen/LiveInterval.h.html#_ZN4llvm12LiveInterval9subrangesEv" title='llvm::LiveInterval::subranges' data-ref="_ZN4llvm12LiveInterval9subrangesEv">subranges</a>()) {</td></tr>
<tr><th id="3073">3073</th><td>    <b>if</b> (<a class="type" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::VNInfo" title='llvm::VNInfo' data-ref="llvm::VNInfo">VNInfo</a> *<dfn class="local col2 decl" id="482VNI" title='VNI' data-type='llvm::VNInfo *' data-ref="482VNI"><a class="local col2 ref" href="#482VNI" title='VNI' data-ref="482VNI">VNI</a></dfn> = <a class="local col1 ref" href="#481SR" title='SR' data-ref="481SR">SR</a>.<a class="ref" href="../../include/llvm/CodeGen/LiveInterval.h.html#_ZNK4llvm9LiveRange5QueryENS_9SlotIndexE" title='llvm::LiveRange::Query' data-ref="_ZNK4llvm9LiveRange5QueryENS_9SlotIndexE">Query</a>(<a class="ref fake" href="../../include/llvm/CodeGen/SlotIndexes.h.html#83" title='llvm::SlotIndex::SlotIndex' data-ref="_ZN4llvm9SlotIndexC1ERKS0_"></a><a class="local col0 ref" href="#480Def" title='Def' data-ref="480Def">Def</a>).<a class="ref" href="../../include/llvm/CodeGen/LiveInterval.h.html#_ZNK4llvm15LiveQueryResult14valueOutOrDeadEv" title='llvm::LiveQueryResult::valueOutOrDead' data-ref="_ZNK4llvm15LiveQueryResult14valueOutOrDeadEv">valueOutOrDead</a>())</td></tr>
<tr><th id="3074">3074</th><td>      <b>if</b> (<a class="local col2 ref" href="#482VNI" title='VNI' data-ref="482VNI">VNI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::VNInfo::def" title='llvm::VNInfo::def' data-ref="llvm::VNInfo::def">def</a> <a class="ref" href="../../include/llvm/CodeGen/SlotIndexes.h.html#_ZNK4llvm9SlotIndexeqES0_" title='llvm::SlotIndex::operator==' data-ref="_ZNK4llvm9SlotIndexeqES0_">==</a> <a class="ref fake" href="../../include/llvm/CodeGen/SlotIndexes.h.html#83" title='llvm::SlotIndex::SlotIndex' data-ref="_ZN4llvm9SlotIndexC1ERKS0_"></a><a class="local col0 ref" href="#480Def" title='Def' data-ref="480Def">Def</a>)</td></tr>
<tr><th id="3075">3075</th><td>        <b>return</b> <b>true</b>;</td></tr>
<tr><th id="3076">3076</th><td>  }</td></tr>
<tr><th id="3077">3077</th><td>  <b>return</b> <b>false</b>;</td></tr>
<tr><th id="3078">3078</th><td>}</td></tr>
<tr><th id="3079">3079</th><td></td></tr>
<tr><th id="3080">3080</th><td><em>void</em> <a class="tu type" href="#(anonymousnamespace)::JoinVals" title='(anonymous namespace)::JoinVals' data-ref="(anonymousnamespace)::JoinVals">JoinVals</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_18JoinVals17pruneMainSegmentsERN4llvm12LiveIntervalERb" title='(anonymous namespace)::JoinVals::pruneMainSegments' data-type='void (anonymous namespace)::JoinVals::pruneMainSegments(llvm::LiveInterval &amp; LI, bool &amp; ShrinkMainRange)' data-ref="_ZN12_GLOBAL__N_18JoinVals17pruneMainSegmentsERN4llvm12LiveIntervalERb">pruneMainSegments</dfn>(<a class="type" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveInterval" title='llvm::LiveInterval' data-ref="llvm::LiveInterval">LiveInterval</a> &amp;<dfn class="local col3 decl" id="483LI" title='LI' data-type='llvm::LiveInterval &amp;' data-ref="483LI">LI</dfn>, <em>bool</em> &amp;<dfn class="local col4 decl" id="484ShrinkMainRange" title='ShrinkMainRange' data-type='bool &amp;' data-ref="484ShrinkMainRange">ShrinkMainRange</dfn>) {</td></tr>
<tr><th id="3081">3081</th><td>  <a class="macro" href="../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (&amp;static_cast&lt;LiveRange&amp;&gt;(LI) == &amp;LR) ? void (0) : __assert_fail (&quot;&amp;static_cast&lt;LiveRange&amp;&gt;(LI) == &amp;LR&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/RegisterCoalescer.cpp&quot;, 3081, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(&amp;<b>static_cast</b>&lt;<a class="type" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveRange" title='llvm::LiveRange' data-ref="llvm::LiveRange">LiveRange</a>&amp;&gt;(<a class="local col3 ref" href="#483LI" title='LI' data-ref="483LI">LI</a>) == &amp;<a class="tu member" href="#(anonymousnamespace)::JoinVals::LR" title='(anonymous namespace)::JoinVals::LR' data-use='a' data-ref="(anonymousnamespace)::JoinVals::LR">LR</a>);</td></tr>
<tr><th id="3082">3082</th><td></td></tr>
<tr><th id="3083">3083</th><td>  <b>for</b> (<em>unsigned</em> <dfn class="local col5 decl" id="485i" title='i' data-type='unsigned int' data-ref="485i">i</dfn> = <var>0</var>, <dfn class="local col6 decl" id="486e" title='e' data-type='unsigned int' data-ref="486e">e</dfn> = <a class="tu member" href="#(anonymousnamespace)::JoinVals::LR" title='(anonymous namespace)::JoinVals::LR' data-use='m' data-ref="(anonymousnamespace)::JoinVals::LR">LR</a>.<a class="ref" href="../../include/llvm/CodeGen/LiveInterval.h.html#_ZNK4llvm9LiveRange13getNumValNumsEv" title='llvm::LiveRange::getNumValNums' data-ref="_ZNK4llvm9LiveRange13getNumValNumsEv">getNumValNums</a>(); <a class="local col5 ref" href="#485i" title='i' data-ref="485i">i</a> != <a class="local col6 ref" href="#486e" title='e' data-ref="486e">e</a>; ++<a class="local col5 ref" href="#485i" title='i' data-ref="485i">i</a>) {</td></tr>
<tr><th id="3084">3084</th><td>    <b>if</b> (<a class="tu member" href="#(anonymousnamespace)::JoinVals::Vals" title='(anonymous namespace)::JoinVals::Vals' data-use='m' data-ref="(anonymousnamespace)::JoinVals::Vals">Vals</a><a class="tu ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-use='c' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm">[<a class="local col5 ref" href="#485i" title='i' data-ref="485i">i</a>]</a>.<a class="tu ref" href="#(anonymousnamespace)::JoinVals::Val::Resolution" title='(anonymous namespace)::JoinVals::Val::Resolution' data-use='r' data-ref="(anonymousnamespace)::JoinVals::Val::Resolution">Resolution</a> != <a class="tu enum" href="#(anonymousnamespace)::JoinVals::ConflictResolution::CR_Keep" title='(anonymous namespace)::JoinVals::ConflictResolution::CR_Keep' data-use='r' data-ref="(anonymousnamespace)::JoinVals::ConflictResolution::CR_Keep">CR_Keep</a>)</td></tr>
<tr><th id="3085">3085</th><td>      <b>continue</b>;</td></tr>
<tr><th id="3086">3086</th><td>    <a class="type" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::VNInfo" title='llvm::VNInfo' data-ref="llvm::VNInfo">VNInfo</a> *<dfn class="local col7 decl" id="487VNI" title='VNI' data-type='llvm::VNInfo *' data-ref="487VNI">VNI</dfn> = <a class="tu member" href="#(anonymousnamespace)::JoinVals::LR" title='(anonymous namespace)::JoinVals::LR' data-use='m' data-ref="(anonymousnamespace)::JoinVals::LR">LR</a>.<a class="ref" href="../../include/llvm/CodeGen/LiveInterval.h.html#_ZN4llvm9LiveRange13getValNumInfoEj" title='llvm::LiveRange::getValNumInfo' data-ref="_ZN4llvm9LiveRange13getValNumInfoEj">getValNumInfo</a>(<a class="local col5 ref" href="#485i" title='i' data-ref="485i">i</a>);</td></tr>
<tr><th id="3087">3087</th><td>    <b>if</b> (<a class="local col7 ref" href="#487VNI" title='VNI' data-ref="487VNI">VNI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/LiveInterval.h.html#_ZNK4llvm6VNInfo8isUnusedEv" title='llvm::VNInfo::isUnused' data-ref="_ZNK4llvm6VNInfo8isUnusedEv">isUnused</a>() || <a class="local col7 ref" href="#487VNI" title='VNI' data-ref="487VNI">VNI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/LiveInterval.h.html#_ZNK4llvm6VNInfo8isPHIDefEv" title='llvm::VNInfo::isPHIDef' data-ref="_ZNK4llvm6VNInfo8isPHIDefEv">isPHIDef</a>() || <a class="tu ref" href="#_ZL15isDefInSubRangeRN4llvm12LiveIntervalENS_9SlotIndexE" title='isDefInSubRange' data-use='c' data-ref="_ZL15isDefInSubRangeRN4llvm12LiveIntervalENS_9SlotIndexE">isDefInSubRange</a>(<span class='refarg'><a class="local col3 ref" href="#483LI" title='LI' data-ref="483LI">LI</a></span>, <a class="ref fake" href="../../include/llvm/CodeGen/SlotIndexes.h.html#83" title='llvm::SlotIndex::SlotIndex' data-ref="_ZN4llvm9SlotIndexC1ERKS0_"></a><a class="local col7 ref" href="#487VNI" title='VNI' data-ref="487VNI">VNI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::VNInfo::def" title='llvm::VNInfo::def' data-ref="llvm::VNInfo::def">def</a>))</td></tr>
<tr><th id="3088">3088</th><td>      <b>continue</b>;</td></tr>
<tr><th id="3089">3089</th><td>    <a class="tu member" href="#(anonymousnamespace)::JoinVals::Vals" title='(anonymous namespace)::JoinVals::Vals' data-use='m' data-ref="(anonymousnamespace)::JoinVals::Vals">Vals</a><a class="tu ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-use='c' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm">[<a class="local col5 ref" href="#485i" title='i' data-ref="485i">i</a>]</a>.<a class="tu ref" href="#(anonymousnamespace)::JoinVals::Val::Pruned" title='(anonymous namespace)::JoinVals::Val::Pruned' data-use='w' data-ref="(anonymousnamespace)::JoinVals::Val::Pruned">Pruned</a> = <b>true</b>;</td></tr>
<tr><th id="3090">3090</th><td>    <a class="local col4 ref" href="#484ShrinkMainRange" title='ShrinkMainRange' data-ref="484ShrinkMainRange">ShrinkMainRange</a> = <b>true</b>;</td></tr>
<tr><th id="3091">3091</th><td>  }</td></tr>
<tr><th id="3092">3092</th><td>}</td></tr>
<tr><th id="3093">3093</th><td></td></tr>
<tr><th id="3094">3094</th><td><em>void</em> <a class="tu type" href="#(anonymousnamespace)::JoinVals" title='(anonymous namespace)::JoinVals' data-ref="(anonymousnamespace)::JoinVals">JoinVals</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_18JoinVals18removeImplicitDefsEv" title='(anonymous namespace)::JoinVals::removeImplicitDefs' data-type='void (anonymous namespace)::JoinVals::removeImplicitDefs()' data-ref="_ZN12_GLOBAL__N_18JoinVals18removeImplicitDefsEv">removeImplicitDefs</dfn>() {</td></tr>
<tr><th id="3095">3095</th><td>  <b>for</b> (<em>unsigned</em> <dfn class="local col8 decl" id="488i" title='i' data-type='unsigned int' data-ref="488i">i</dfn> = <var>0</var>, <dfn class="local col9 decl" id="489e" title='e' data-type='unsigned int' data-ref="489e">e</dfn> = <a class="tu member" href="#(anonymousnamespace)::JoinVals::LR" title='(anonymous namespace)::JoinVals::LR' data-use='m' data-ref="(anonymousnamespace)::JoinVals::LR">LR</a>.<a class="ref" href="../../include/llvm/CodeGen/LiveInterval.h.html#_ZNK4llvm9LiveRange13getNumValNumsEv" title='llvm::LiveRange::getNumValNums' data-ref="_ZNK4llvm9LiveRange13getNumValNumsEv">getNumValNums</a>(); <a class="local col8 ref" href="#488i" title='i' data-ref="488i">i</a> != <a class="local col9 ref" href="#489e" title='e' data-ref="489e">e</a>; ++<a class="local col8 ref" href="#488i" title='i' data-ref="488i">i</a>) {</td></tr>
<tr><th id="3096">3096</th><td>    <a class="tu type" href="#(anonymousnamespace)::JoinVals::Val" title='(anonymous namespace)::JoinVals::Val' data-ref="(anonymousnamespace)::JoinVals::Val">Val</a> &amp;<dfn class="local col0 decl" id="490V" title='V' data-type='(anonymous namespace)::JoinVals::Val &amp;' data-ref="490V">V</dfn> = <a class="tu member" href="#(anonymousnamespace)::JoinVals::Vals" title='(anonymous namespace)::JoinVals::Vals' data-use='m' data-ref="(anonymousnamespace)::JoinVals::Vals">Vals</a><a class="tu ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-use='c' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm">[<a class="local col8 ref" href="#488i" title='i' data-ref="488i">i</a>]</a>;</td></tr>
<tr><th id="3097">3097</th><td>    <b>if</b> (<a class="local col0 ref" href="#490V" title='V' data-ref="490V">V</a>.<a class="tu ref" href="#(anonymousnamespace)::JoinVals::Val::Resolution" title='(anonymous namespace)::JoinVals::Val::Resolution' data-use='r' data-ref="(anonymousnamespace)::JoinVals::Val::Resolution">Resolution</a> != <a class="tu enum" href="#(anonymousnamespace)::JoinVals::ConflictResolution::CR_Keep" title='(anonymous namespace)::JoinVals::ConflictResolution::CR_Keep' data-use='r' data-ref="(anonymousnamespace)::JoinVals::ConflictResolution::CR_Keep">CR_Keep</a> || !<a class="local col0 ref" href="#490V" title='V' data-ref="490V">V</a>.<a class="tu ref" href="#(anonymousnamespace)::JoinVals::Val::ErasableImplicitDef" title='(anonymous namespace)::JoinVals::Val::ErasableImplicitDef' data-use='r' data-ref="(anonymousnamespace)::JoinVals::Val::ErasableImplicitDef">ErasableImplicitDef</a> || !<a class="local col0 ref" href="#490V" title='V' data-ref="490V">V</a>.<a class="tu ref" href="#(anonymousnamespace)::JoinVals::Val::Pruned" title='(anonymous namespace)::JoinVals::Val::Pruned' data-use='r' data-ref="(anonymousnamespace)::JoinVals::Val::Pruned">Pruned</a>)</td></tr>
<tr><th id="3098">3098</th><td>      <b>continue</b>;</td></tr>
<tr><th id="3099">3099</th><td></td></tr>
<tr><th id="3100">3100</th><td>    <a class="type" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::VNInfo" title='llvm::VNInfo' data-ref="llvm::VNInfo">VNInfo</a> *<dfn class="local col1 decl" id="491VNI" title='VNI' data-type='llvm::VNInfo *' data-ref="491VNI">VNI</dfn> = <a class="tu member" href="#(anonymousnamespace)::JoinVals::LR" title='(anonymous namespace)::JoinVals::LR' data-use='m' data-ref="(anonymousnamespace)::JoinVals::LR">LR</a>.<a class="ref" href="../../include/llvm/CodeGen/LiveInterval.h.html#_ZN4llvm9LiveRange13getValNumInfoEj" title='llvm::LiveRange::getValNumInfo' data-ref="_ZN4llvm9LiveRange13getValNumInfoEj">getValNumInfo</a>(<a class="local col8 ref" href="#488i" title='i' data-ref="488i">i</a>);</td></tr>
<tr><th id="3101">3101</th><td>    <a class="local col1 ref" href="#491VNI" title='VNI' data-ref="491VNI">VNI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/LiveInterval.h.html#_ZN4llvm6VNInfo10markUnusedEv" title='llvm::VNInfo::markUnused' data-ref="_ZN4llvm6VNInfo10markUnusedEv">markUnused</a>();</td></tr>
<tr><th id="3102">3102</th><td>    <a class="tu member" href="#(anonymousnamespace)::JoinVals::LR" title='(anonymous namespace)::JoinVals::LR' data-use='m' data-ref="(anonymousnamespace)::JoinVals::LR">LR</a>.<a class="ref" href="../../include/llvm/CodeGen/LiveInterval.h.html#_ZN4llvm9LiveRange11removeValNoEPNS_6VNInfoE" title='llvm::LiveRange::removeValNo' data-ref="_ZN4llvm9LiveRange11removeValNoEPNS_6VNInfoE">removeValNo</a>(<a class="local col1 ref" href="#491VNI" title='VNI' data-ref="491VNI">VNI</a>);</td></tr>
<tr><th id="3103">3103</th><td>  }</td></tr>
<tr><th id="3104">3104</th><td>}</td></tr>
<tr><th id="3105">3105</th><td></td></tr>
<tr><th id="3106">3106</th><td><em>void</em> <a class="tu type" href="#(anonymousnamespace)::JoinVals" title='(anonymous namespace)::JoinVals' data-ref="(anonymousnamespace)::JoinVals">JoinVals</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_18JoinVals11eraseInstrsERN4llvm15SmallPtrSetImplIPNS1_12MachineInstrEEERNS1_15SmallVectorImplIjEEPNS1_12LiveIntervalE" title='(anonymous namespace)::JoinVals::eraseInstrs' data-type='void (anonymous namespace)::JoinVals::eraseInstrs(SmallPtrSetImpl&lt;llvm::MachineInstr *&gt; &amp; ErasedInstrs, SmallVectorImpl&lt;unsigned int&gt; &amp; ShrinkRegs, llvm::LiveInterval * LI = nullptr)' data-ref="_ZN12_GLOBAL__N_18JoinVals11eraseInstrsERN4llvm15SmallPtrSetImplIPNS1_12MachineInstrEEERNS1_15SmallVectorImplIjEEPNS1_12LiveIntervalE">eraseInstrs</dfn>(<a class="type" href="../../include/llvm/ADT/SmallPtrSet.h.html#llvm::SmallPtrSetImpl" title='llvm::SmallPtrSetImpl' data-ref="llvm::SmallPtrSetImpl">SmallPtrSetImpl</a>&lt;<a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a>*&gt; &amp;<dfn class="local col2 decl" id="492ErasedInstrs" title='ErasedInstrs' data-type='SmallPtrSetImpl&lt;llvm::MachineInstr *&gt; &amp;' data-ref="492ErasedInstrs">ErasedInstrs</dfn>,</td></tr>
<tr><th id="3107">3107</th><td>                           <a class="type" href="../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<em>unsigned</em>&gt; &amp;<dfn class="local col3 decl" id="493ShrinkRegs" title='ShrinkRegs' data-type='SmallVectorImpl&lt;unsigned int&gt; &amp;' data-ref="493ShrinkRegs">ShrinkRegs</dfn>,</td></tr>
<tr><th id="3108">3108</th><td>                           <a class="type" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveInterval" title='llvm::LiveInterval' data-ref="llvm::LiveInterval">LiveInterval</a> *<dfn class="local col4 decl" id="494LI" title='LI' data-type='llvm::LiveInterval *' data-ref="494LI">LI</dfn>) {</td></tr>
<tr><th id="3109">3109</th><td>  <b>for</b> (<em>unsigned</em> <dfn class="local col5 decl" id="495i" title='i' data-type='unsigned int' data-ref="495i">i</dfn> = <var>0</var>, <dfn class="local col6 decl" id="496e" title='e' data-type='unsigned int' data-ref="496e">e</dfn> = <a class="tu member" href="#(anonymousnamespace)::JoinVals::LR" title='(anonymous namespace)::JoinVals::LR' data-use='m' data-ref="(anonymousnamespace)::JoinVals::LR">LR</a>.<a class="ref" href="../../include/llvm/CodeGen/LiveInterval.h.html#_ZNK4llvm9LiveRange13getNumValNumsEv" title='llvm::LiveRange::getNumValNums' data-ref="_ZNK4llvm9LiveRange13getNumValNumsEv">getNumValNums</a>(); <a class="local col5 ref" href="#495i" title='i' data-ref="495i">i</a> != <a class="local col6 ref" href="#496e" title='e' data-ref="496e">e</a>; ++<a class="local col5 ref" href="#495i" title='i' data-ref="495i">i</a>) {</td></tr>
<tr><th id="3110">3110</th><td>    <i>// Get the def location before markUnused() below invalidates it.</i></td></tr>
<tr><th id="3111">3111</th><td>    <a class="type" href="../../include/llvm/CodeGen/SlotIndexes.h.html#llvm::SlotIndex" title='llvm::SlotIndex' data-ref="llvm::SlotIndex">SlotIndex</a> <dfn class="local col7 decl" id="497Def" title='Def' data-type='llvm::SlotIndex' data-ref="497Def">Def</dfn> = <a class="ref fake" href="../../include/llvm/CodeGen/SlotIndexes.h.html#83" title='llvm::SlotIndex::SlotIndex' data-ref="_ZN4llvm9SlotIndexC1ERKS0_"></a><a class="tu member" href="#(anonymousnamespace)::JoinVals::LR" title='(anonymous namespace)::JoinVals::LR' data-use='m' data-ref="(anonymousnamespace)::JoinVals::LR">LR</a>.<a class="ref" href="../../include/llvm/CodeGen/LiveInterval.h.html#_ZN4llvm9LiveRange13getValNumInfoEj" title='llvm::LiveRange::getValNumInfo' data-ref="_ZN4llvm9LiveRange13getValNumInfoEj">getValNumInfo</a>(<a class="local col5 ref" href="#495i" title='i' data-ref="495i">i</a>)-&gt;<a class="ref" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::VNInfo::def" title='llvm::VNInfo::def' data-ref="llvm::VNInfo::def">def</a>;</td></tr>
<tr><th id="3112">3112</th><td>    <b>switch</b> (<a class="tu member" href="#(anonymousnamespace)::JoinVals::Vals" title='(anonymous namespace)::JoinVals::Vals' data-use='m' data-ref="(anonymousnamespace)::JoinVals::Vals">Vals</a><a class="tu ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-use='c' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm">[<a class="local col5 ref" href="#495i" title='i' data-ref="495i">i</a>]</a>.<a class="tu ref" href="#(anonymousnamespace)::JoinVals::Val::Resolution" title='(anonymous namespace)::JoinVals::Val::Resolution' data-use='r' data-ref="(anonymousnamespace)::JoinVals::Val::Resolution">Resolution</a>) {</td></tr>
<tr><th id="3113">3113</th><td>    <b>case</b> <a class="tu enum" href="#(anonymousnamespace)::JoinVals::ConflictResolution::CR_Keep" title='(anonymous namespace)::JoinVals::ConflictResolution::CR_Keep' data-ref="(anonymousnamespace)::JoinVals::ConflictResolution::CR_Keep">CR_Keep</a>: {</td></tr>
<tr><th id="3114">3114</th><td>      <i>// If an IMPLICIT_DEF value is pruned, it doesn't serve a purpose any</i></td></tr>
<tr><th id="3115">3115</th><td><i>      // longer. The IMPLICIT_DEF instructions are only inserted by</i></td></tr>
<tr><th id="3116">3116</th><td><i>      // PHIElimination to guarantee that all PHI predecessors have a value.</i></td></tr>
<tr><th id="3117">3117</th><td>      <b>if</b> (!<a class="tu member" href="#(anonymousnamespace)::JoinVals::Vals" title='(anonymous namespace)::JoinVals::Vals' data-use='m' data-ref="(anonymousnamespace)::JoinVals::Vals">Vals</a><a class="tu ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-use='c' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm">[<a class="local col5 ref" href="#495i" title='i' data-ref="495i">i</a>]</a>.<a class="tu ref" href="#(anonymousnamespace)::JoinVals::Val::ErasableImplicitDef" title='(anonymous namespace)::JoinVals::Val::ErasableImplicitDef' data-use='r' data-ref="(anonymousnamespace)::JoinVals::Val::ErasableImplicitDef">ErasableImplicitDef</a> || !<a class="tu member" href="#(anonymousnamespace)::JoinVals::Vals" title='(anonymous namespace)::JoinVals::Vals' data-use='m' data-ref="(anonymousnamespace)::JoinVals::Vals">Vals</a><a class="tu ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-use='c' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm">[<a class="local col5 ref" href="#495i" title='i' data-ref="495i">i</a>]</a>.<a class="tu ref" href="#(anonymousnamespace)::JoinVals::Val::Pruned" title='(anonymous namespace)::JoinVals::Val::Pruned' data-use='r' data-ref="(anonymousnamespace)::JoinVals::Val::Pruned">Pruned</a>)</td></tr>
<tr><th id="3118">3118</th><td>        <b>break</b>;</td></tr>
<tr><th id="3119">3119</th><td>      <i>// Remove value number i from LR.</i></td></tr>
<tr><th id="3120">3120</th><td><i>      // For intervals with subranges, removing a segment from the main range</i></td></tr>
<tr><th id="3121">3121</th><td><i>      // may require extending the previous segment: for each definition of</i></td></tr>
<tr><th id="3122">3122</th><td><i>      // a subregister, there will be a corresponding def in the main range.</i></td></tr>
<tr><th id="3123">3123</th><td><i>      // That def may fall in the middle of a segment from another subrange.</i></td></tr>
<tr><th id="3124">3124</th><td><i>      // In such cases, removing this def from the main range must be</i></td></tr>
<tr><th id="3125">3125</th><td><i>      // complemented by extending the main range to account for the liveness</i></td></tr>
<tr><th id="3126">3126</th><td><i>      // of the other subrange.</i></td></tr>
<tr><th id="3127">3127</th><td>      <a class="type" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::VNInfo" title='llvm::VNInfo' data-ref="llvm::VNInfo">VNInfo</a> *<dfn class="local col8 decl" id="498VNI" title='VNI' data-type='llvm::VNInfo *' data-ref="498VNI">VNI</dfn> = <a class="tu member" href="#(anonymousnamespace)::JoinVals::LR" title='(anonymous namespace)::JoinVals::LR' data-use='m' data-ref="(anonymousnamespace)::JoinVals::LR">LR</a>.<a class="ref" href="../../include/llvm/CodeGen/LiveInterval.h.html#_ZN4llvm9LiveRange13getValNumInfoEj" title='llvm::LiveRange::getValNumInfo' data-ref="_ZN4llvm9LiveRange13getValNumInfoEj">getValNumInfo</a>(<a class="local col5 ref" href="#495i" title='i' data-ref="495i">i</a>);</td></tr>
<tr><th id="3128">3128</th><td>      <a class="type" href="../../include/llvm/CodeGen/SlotIndexes.h.html#llvm::SlotIndex" title='llvm::SlotIndex' data-ref="llvm::SlotIndex">SlotIndex</a> <dfn class="local col9 decl" id="499Def" title='Def' data-type='llvm::SlotIndex' data-ref="499Def">Def</dfn> = <a class="ref fake" href="../../include/llvm/CodeGen/SlotIndexes.h.html#83" title='llvm::SlotIndex::SlotIndex' data-ref="_ZN4llvm9SlotIndexC1ERKS0_"></a><a class="local col8 ref" href="#498VNI" title='VNI' data-ref="498VNI">VNI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::VNInfo::def" title='llvm::VNInfo::def' data-ref="llvm::VNInfo::def">def</a>;</td></tr>
<tr><th id="3129">3129</th><td>      <i>// The new end point of the main range segment to be extended.</i></td></tr>
<tr><th id="3130">3130</th><td>      <a class="type" href="../../include/llvm/CodeGen/SlotIndexes.h.html#llvm::SlotIndex" title='llvm::SlotIndex' data-ref="llvm::SlotIndex">SlotIndex</a> <a class="ref fake" href="../../include/llvm/CodeGen/SlotIndexes.h.html#_ZN4llvm9SlotIndexC1Ev" title='llvm::SlotIndex::SlotIndex' data-ref="_ZN4llvm9SlotIndexC1Ev"></a><dfn class="local col0 decl" id="500NewEnd" title='NewEnd' data-type='llvm::SlotIndex' data-ref="500NewEnd">NewEnd</dfn>;</td></tr>
<tr><th id="3131">3131</th><td>      <b>if</b> (<a class="local col4 ref" href="#494LI" title='LI' data-ref="494LI">LI</a> != <b>nullptr</b>) {</td></tr>
<tr><th id="3132">3132</th><td>        <a class="type" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveRange" title='llvm::LiveRange' data-ref="llvm::LiveRange">LiveRange</a>::<a class="typedef" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveRange::iterator" title='llvm::LiveRange::iterator' data-type='Segments::iterator' data-ref="llvm::LiveRange::iterator">iterator</a> <dfn class="local col1 decl" id="501I" title='I' data-type='LiveRange::iterator' data-ref="501I">I</dfn> = <a class="tu member" href="#(anonymousnamespace)::JoinVals::LR" title='(anonymous namespace)::JoinVals::LR' data-use='m' data-ref="(anonymousnamespace)::JoinVals::LR">LR</a>.<a class="ref" href="../../include/llvm/CodeGen/LiveInterval.h.html#_ZN4llvm9LiveRange21FindSegmentContainingENS_9SlotIndexE" title='llvm::LiveRange::FindSegmentContaining' data-ref="_ZN4llvm9LiveRange21FindSegmentContainingENS_9SlotIndexE">FindSegmentContaining</a>(<a class="ref fake" href="../../include/llvm/CodeGen/SlotIndexes.h.html#83" title='llvm::SlotIndex::SlotIndex' data-ref="_ZN4llvm9SlotIndexC1ERKS0_"></a><a class="local col9 ref" href="#499Def" title='Def' data-ref="499Def">Def</a>);</td></tr>
<tr><th id="3133">3133</th><td>        <a class="macro" href="../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (I != LR.end()) ? void (0) : __assert_fail (&quot;I != LR.end()&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/RegisterCoalescer.cpp&quot;, 3133, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col1 ref" href="#501I" title='I' data-ref="501I">I</a> != <a class="tu member" href="#(anonymousnamespace)::JoinVals::LR" title='(anonymous namespace)::JoinVals::LR' data-use='m' data-ref="(anonymousnamespace)::JoinVals::LR">LR</a>.<a class="ref" href="../../include/llvm/CodeGen/LiveInterval.h.html#_ZN4llvm9LiveRange3endEv" title='llvm::LiveRange::end' data-ref="_ZN4llvm9LiveRange3endEv">end</a>());</td></tr>
<tr><th id="3134">3134</th><td>        <i>// Do not extend beyond the end of the segment being removed.</i></td></tr>
<tr><th id="3135">3135</th><td><i>        // The segment may have been pruned in preparation for joining</i></td></tr>
<tr><th id="3136">3136</th><td><i>        // live ranges.</i></td></tr>
<tr><th id="3137">3137</th><td>        <a class="local col0 ref" href="#500NewEnd" title='NewEnd' data-ref="500NewEnd">NewEnd</a> <a class="ref" href="../../include/llvm/CodeGen/SlotIndexes.h.html#83" title='llvm::SlotIndex::operator=' data-ref="_ZN4llvm9SlotIndexaSERKS0_">=</a> <a class="local col1 ref" href="#501I" title='I' data-ref="501I">I</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveRange::Segment::end" title='llvm::LiveRange::Segment::end' data-ref="llvm::LiveRange::Segment::end">end</a>;</td></tr>
<tr><th id="3138">3138</th><td>      }</td></tr>
<tr><th id="3139">3139</th><td></td></tr>
<tr><th id="3140">3140</th><td>      <a class="tu member" href="#(anonymousnamespace)::JoinVals::LR" title='(anonymous namespace)::JoinVals::LR' data-use='m' data-ref="(anonymousnamespace)::JoinVals::LR">LR</a>.<a class="ref" href="../../include/llvm/CodeGen/LiveInterval.h.html#_ZN4llvm9LiveRange11removeValNoEPNS_6VNInfoE" title='llvm::LiveRange::removeValNo' data-ref="_ZN4llvm9LiveRange11removeValNoEPNS_6VNInfoE">removeValNo</a>(<a class="local col8 ref" href="#498VNI" title='VNI' data-ref="498VNI">VNI</a>);</td></tr>
<tr><th id="3141">3141</th><td>      <i>// Note that this VNInfo is reused and still referenced in NewVNInfo,</i></td></tr>
<tr><th id="3142">3142</th><td><i>      // make it appear like an unused value number.</i></td></tr>
<tr><th id="3143">3143</th><td>      <a class="local col8 ref" href="#498VNI" title='VNI' data-ref="498VNI">VNI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/LiveInterval.h.html#_ZN4llvm6VNInfo10markUnusedEv" title='llvm::VNInfo::markUnused' data-ref="_ZN4llvm6VNInfo10markUnusedEv">markUnused</a>();</td></tr>
<tr><th id="3144">3144</th><td></td></tr>
<tr><th id="3145">3145</th><td>      <b>if</b> (<a class="local col4 ref" href="#494LI" title='LI' data-ref="494LI">LI</a> != <b>nullptr</b> &amp;&amp; <a class="local col4 ref" href="#494LI" title='LI' data-ref="494LI">LI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/LiveInterval.h.html#_ZNK4llvm12LiveInterval12hasSubRangesEv" title='llvm::LiveInterval::hasSubRanges' data-ref="_ZNK4llvm12LiveInterval12hasSubRangesEv">hasSubRanges</a>()) {</td></tr>
<tr><th id="3146">3146</th><td>        <a class="macro" href="../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (static_cast&lt;LiveRange*&gt;(LI) == &amp;LR) ? void (0) : __assert_fail (&quot;static_cast&lt;LiveRange*&gt;(LI) == &amp;LR&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/RegisterCoalescer.cpp&quot;, 3146, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<b>static_cast</b>&lt;<a class="type" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveRange" title='llvm::LiveRange' data-ref="llvm::LiveRange">LiveRange</a>*&gt;(<a class="local col4 ref" href="#494LI" title='LI' data-ref="494LI">LI</a>) == &amp;<a class="tu member" href="#(anonymousnamespace)::JoinVals::LR" title='(anonymous namespace)::JoinVals::LR' data-use='a' data-ref="(anonymousnamespace)::JoinVals::LR">LR</a>);</td></tr>
<tr><th id="3147">3147</th><td>        <i>// Determine the end point based on the subrange information:</i></td></tr>
<tr><th id="3148">3148</th><td><i>        // minimum of (earliest def of next segment,</i></td></tr>
<tr><th id="3149">3149</th><td><i>        //             latest end point of containing segment)</i></td></tr>
<tr><th id="3150">3150</th><td>        <a class="type" href="../../include/llvm/CodeGen/SlotIndexes.h.html#llvm::SlotIndex" title='llvm::SlotIndex' data-ref="llvm::SlotIndex">SlotIndex</a> <a class="ref fake" href="../../include/llvm/CodeGen/SlotIndexes.h.html#_ZN4llvm9SlotIndexC1Ev" title='llvm::SlotIndex::SlotIndex' data-ref="_ZN4llvm9SlotIndexC1Ev"></a><dfn class="local col2 decl" id="502ED" title='ED' data-type='llvm::SlotIndex' data-ref="502ED">ED</dfn>, <a class="ref fake" href="../../include/llvm/CodeGen/SlotIndexes.h.html#_ZN4llvm9SlotIndexC1Ev" title='llvm::SlotIndex::SlotIndex' data-ref="_ZN4llvm9SlotIndexC1Ev"></a><dfn class="local col3 decl" id="503LE" title='LE' data-type='llvm::SlotIndex' data-ref="503LE">LE</dfn>;</td></tr>
<tr><th id="3151">3151</th><td>        <b>for</b> (<a class="type" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveInterval" title='llvm::LiveInterval' data-ref="llvm::LiveInterval">LiveInterval</a>::<a class="type" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveInterval::SubRange" title='llvm::LiveInterval::SubRange' data-ref="llvm::LiveInterval::SubRange">SubRange</a> &amp;<dfn class="local col4 decl" id="504SR" title='SR' data-type='LiveInterval::SubRange &amp;' data-ref="504SR">SR</dfn> : <a class="local col4 ref" href="#494LI" title='LI' data-ref="494LI">LI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/LiveInterval.h.html#_ZN4llvm12LiveInterval9subrangesEv" title='llvm::LiveInterval::subranges' data-ref="_ZN4llvm12LiveInterval9subrangesEv">subranges</a>()) {</td></tr>
<tr><th id="3152">3152</th><td>          <a class="type" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveRange" title='llvm::LiveRange' data-ref="llvm::LiveRange">LiveRange</a>::<a class="typedef" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveRange::iterator" title='llvm::LiveRange::iterator' data-type='Segments::iterator' data-ref="llvm::LiveRange::iterator">iterator</a> <dfn class="local col5 decl" id="505I" title='I' data-type='LiveRange::iterator' data-ref="505I">I</dfn> = <a class="local col4 ref" href="#504SR" title='SR' data-ref="504SR">SR</a>.<a class="ref" href="../../include/llvm/CodeGen/LiveInterval.h.html#_ZN4llvm9LiveRange4findENS_9SlotIndexE" title='llvm::LiveRange::find' data-ref="_ZN4llvm9LiveRange4findENS_9SlotIndexE">find</a>(<a class="ref fake" href="../../include/llvm/CodeGen/SlotIndexes.h.html#83" title='llvm::SlotIndex::SlotIndex' data-ref="_ZN4llvm9SlotIndexC1ERKS0_"></a><a class="local col9 ref" href="#499Def" title='Def' data-ref="499Def">Def</a>);</td></tr>
<tr><th id="3153">3153</th><td>          <b>if</b> (<a class="local col5 ref" href="#505I" title='I' data-ref="505I">I</a> == <a class="local col4 ref" href="#504SR" title='SR' data-ref="504SR">SR</a>.<a class="ref" href="../../include/llvm/CodeGen/LiveInterval.h.html#_ZN4llvm9LiveRange3endEv" title='llvm::LiveRange::end' data-ref="_ZN4llvm9LiveRange3endEv">end</a>())</td></tr>
<tr><th id="3154">3154</th><td>            <b>continue</b>;</td></tr>
<tr><th id="3155">3155</th><td>          <b>if</b> (<a class="local col5 ref" href="#505I" title='I' data-ref="505I">I</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveRange::Segment::start" title='llvm::LiveRange::Segment::start' data-ref="llvm::LiveRange::Segment::start">start</a> <a class="ref" href="../../include/llvm/CodeGen/SlotIndexes.h.html#_ZNK4llvm9SlotIndexgtES0_" title='llvm::SlotIndex::operator&gt;' data-ref="_ZNK4llvm9SlotIndexgtES0_">&gt;</a> <a class="ref fake" href="../../include/llvm/CodeGen/SlotIndexes.h.html#83" title='llvm::SlotIndex::SlotIndex' data-ref="_ZN4llvm9SlotIndexC1ERKS0_"></a><a class="local col9 ref" href="#499Def" title='Def' data-ref="499Def">Def</a>)</td></tr>
<tr><th id="3156">3156</th><td>            <a class="local col2 ref" href="#502ED" title='ED' data-ref="502ED">ED</a> <a class="ref" href="../../include/llvm/CodeGen/SlotIndexes.h.html#83" title='llvm::SlotIndex::operator=' data-ref="_ZN4llvm9SlotIndexaSERKS0_">=</a> <a class="local col2 ref" href="#502ED" title='ED' data-ref="502ED">ED</a>.<a class="ref" href="../../include/llvm/CodeGen/SlotIndexes.h.html#_ZNK4llvm9SlotIndex7isValidEv" title='llvm::SlotIndex::isValid' data-ref="_ZNK4llvm9SlotIndex7isValidEv">isValid</a>() ? <span class="namespace">std::</span><a class="ref" href="../../../../include/c++/7/bits/algorithmfwd.h.html#_ZSt3minRKT_S1_" title='std::min' data-ref="_ZSt3minRKT_S1_">min</a>(<a class="local col2 ref" href="#502ED" title='ED' data-ref="502ED">ED</a>, <a class="local col5 ref" href="#505I" title='I' data-ref="505I">I</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveRange::Segment::start" title='llvm::LiveRange::Segment::start' data-ref="llvm::LiveRange::Segment::start">start</a>) : <a class="local col5 ref" href="#505I" title='I' data-ref="505I">I</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveRange::Segment::start" title='llvm::LiveRange::Segment::start' data-ref="llvm::LiveRange::Segment::start">start</a>;</td></tr>
<tr><th id="3157">3157</th><td>          <b>else</b></td></tr>
<tr><th id="3158">3158</th><td>            <a class="local col3 ref" href="#503LE" title='LE' data-ref="503LE">LE</a> <a class="ref" href="../../include/llvm/CodeGen/SlotIndexes.h.html#83" title='llvm::SlotIndex::operator=' data-ref="_ZN4llvm9SlotIndexaSERKS0_">=</a> <a class="local col3 ref" href="#503LE" title='LE' data-ref="503LE">LE</a>.<a class="ref" href="../../include/llvm/CodeGen/SlotIndexes.h.html#_ZNK4llvm9SlotIndex7isValidEv" title='llvm::SlotIndex::isValid' data-ref="_ZNK4llvm9SlotIndex7isValidEv">isValid</a>() ? <span class="namespace">std::</span><a class="ref" href="../../../../include/c++/7/bits/algorithmfwd.h.html#_ZSt3maxRKT_S1_" title='std::max' data-ref="_ZSt3maxRKT_S1_">max</a>(<a class="local col3 ref" href="#503LE" title='LE' data-ref="503LE">LE</a>, <a class="local col5 ref" href="#505I" title='I' data-ref="505I">I</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveRange::Segment::end" title='llvm::LiveRange::Segment::end' data-ref="llvm::LiveRange::Segment::end">end</a>) : <a class="local col5 ref" href="#505I" title='I' data-ref="505I">I</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveRange::Segment::end" title='llvm::LiveRange::Segment::end' data-ref="llvm::LiveRange::Segment::end">end</a>;</td></tr>
<tr><th id="3159">3159</th><td>        }</td></tr>
<tr><th id="3160">3160</th><td>        <b>if</b> (<a class="local col3 ref" href="#503LE" title='LE' data-ref="503LE">LE</a>.<a class="ref" href="../../include/llvm/CodeGen/SlotIndexes.h.html#_ZNK4llvm9SlotIndex7isValidEv" title='llvm::SlotIndex::isValid' data-ref="_ZNK4llvm9SlotIndex7isValidEv">isValid</a>())</td></tr>
<tr><th id="3161">3161</th><td>          <a class="local col0 ref" href="#500NewEnd" title='NewEnd' data-ref="500NewEnd">NewEnd</a> <a class="ref" href="../../include/llvm/CodeGen/SlotIndexes.h.html#83" title='llvm::SlotIndex::operator=' data-ref="_ZN4llvm9SlotIndexaSERKS0_">=</a> <span class="namespace">std::</span><a class="ref" href="../../../../include/c++/7/bits/algorithmfwd.h.html#_ZSt3minRKT_S1_" title='std::min' data-ref="_ZSt3minRKT_S1_">min</a>(<a class="local col0 ref" href="#500NewEnd" title='NewEnd' data-ref="500NewEnd">NewEnd</a>, <a class="local col3 ref" href="#503LE" title='LE' data-ref="503LE">LE</a>);</td></tr>
<tr><th id="3162">3162</th><td>        <b>if</b> (<a class="local col2 ref" href="#502ED" title='ED' data-ref="502ED">ED</a>.<a class="ref" href="../../include/llvm/CodeGen/SlotIndexes.h.html#_ZNK4llvm9SlotIndex7isValidEv" title='llvm::SlotIndex::isValid' data-ref="_ZNK4llvm9SlotIndex7isValidEv">isValid</a>())</td></tr>
<tr><th id="3163">3163</th><td>          <a class="local col0 ref" href="#500NewEnd" title='NewEnd' data-ref="500NewEnd">NewEnd</a> <a class="ref" href="../../include/llvm/CodeGen/SlotIndexes.h.html#83" title='llvm::SlotIndex::operator=' data-ref="_ZN4llvm9SlotIndexaSERKS0_">=</a> <span class="namespace">std::</span><a class="ref" href="../../../../include/c++/7/bits/algorithmfwd.h.html#_ZSt3minRKT_S1_" title='std::min' data-ref="_ZSt3minRKT_S1_">min</a>(<a class="local col0 ref" href="#500NewEnd" title='NewEnd' data-ref="500NewEnd">NewEnd</a>, <a class="local col2 ref" href="#502ED" title='ED' data-ref="502ED">ED</a>);</td></tr>
<tr><th id="3164">3164</th><td></td></tr>
<tr><th id="3165">3165</th><td>        <i>// We only want to do the extension if there was a subrange that</i></td></tr>
<tr><th id="3166">3166</th><td><i>        // was live across Def.</i></td></tr>
<tr><th id="3167">3167</th><td>        <b>if</b> (<a class="local col3 ref" href="#503LE" title='LE' data-ref="503LE">LE</a>.<a class="ref" href="../../include/llvm/CodeGen/SlotIndexes.h.html#_ZNK4llvm9SlotIndex7isValidEv" title='llvm::SlotIndex::isValid' data-ref="_ZNK4llvm9SlotIndex7isValidEv">isValid</a>()) {</td></tr>
<tr><th id="3168">3168</th><td>          <a class="type" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveRange" title='llvm::LiveRange' data-ref="llvm::LiveRange">LiveRange</a>::<a class="typedef" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveRange::iterator" title='llvm::LiveRange::iterator' data-type='Segments::iterator' data-ref="llvm::LiveRange::iterator">iterator</a> <dfn class="local col6 decl" id="506S" title='S' data-type='LiveRange::iterator' data-ref="506S">S</dfn> = <a class="tu member" href="#(anonymousnamespace)::JoinVals::LR" title='(anonymous namespace)::JoinVals::LR' data-use='m' data-ref="(anonymousnamespace)::JoinVals::LR">LR</a>.<a class="ref" href="../../include/llvm/CodeGen/LiveInterval.h.html#_ZN4llvm9LiveRange4findENS_9SlotIndexE" title='llvm::LiveRange::find' data-ref="_ZN4llvm9LiveRange4findENS_9SlotIndexE">find</a>(<a class="ref fake" href="../../include/llvm/CodeGen/SlotIndexes.h.html#83" title='llvm::SlotIndex::SlotIndex' data-ref="_ZN4llvm9SlotIndexC1ERKS0_"></a><a class="local col9 ref" href="#499Def" title='Def' data-ref="499Def">Def</a>);</td></tr>
<tr><th id="3169">3169</th><td>          <b>if</b> (<a class="local col6 ref" href="#506S" title='S' data-ref="506S">S</a> != <a class="tu member" href="#(anonymousnamespace)::JoinVals::LR" title='(anonymous namespace)::JoinVals::LR' data-use='m' data-ref="(anonymousnamespace)::JoinVals::LR">LR</a>.<a class="ref" href="../../include/llvm/CodeGen/LiveInterval.h.html#_ZN4llvm9LiveRange5beginEv" title='llvm::LiveRange::begin' data-ref="_ZN4llvm9LiveRange5beginEv">begin</a>())</td></tr>
<tr><th id="3170">3170</th><td>            <span class="namespace">std::</span><a class="ref" href="../../../../include/c++/7/bits/stl_iterator_base_funcs.h.html#_ZSt4prevT_NSt15iterator_traitsIS_E15difference_typeE" title='std::prev' data-ref="_ZSt4prevT_NSt15iterator_traitsIS_E15difference_typeE">prev</a>(<a class="local col6 ref" href="#506S" title='S' data-ref="506S">S</a>)-&gt;<a class="ref" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveRange::Segment::end" title='llvm::LiveRange::Segment::end' data-ref="llvm::LiveRange::Segment::end">end</a> <a class="ref" href="../../include/llvm/CodeGen/SlotIndexes.h.html#83" title='llvm::SlotIndex::operator=' data-ref="_ZN4llvm9SlotIndexaSERKS0_">=</a> <a class="local col0 ref" href="#500NewEnd" title='NewEnd' data-ref="500NewEnd">NewEnd</a>;</td></tr>
<tr><th id="3171">3171</th><td>        }</td></tr>
<tr><th id="3172">3172</th><td>      }</td></tr>
<tr><th id="3173">3173</th><td>      <a class="macro" href="../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;regalloc&quot;)) { { dbgs() &lt;&lt; &quot;\t\tremoved &quot; &lt;&lt; i &lt;&lt; &apos;@&apos; &lt;&lt; Def &lt;&lt; &quot;: &quot; &lt;&lt; LR &lt;&lt; &apos;\n&apos;; if (LI != nullptr) dbgs() &lt;&lt; &quot;\t\t  LHS = &quot; &lt;&lt; *LI &lt;&lt; &apos;\n&apos;; }; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>({</td></tr>
<tr><th id="3174">3174</th><td>        <a class="ref" href="../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"\t\tremoved "</q> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEj" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEj">&lt;&lt;</a> <a class="local col5 ref" href="#495i" title='i' data-ref="495i">i</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEc">&lt;&lt;</a> <kbd>'@'</kbd> <a class="ref" href="../../include/llvm/CodeGen/SlotIndexes.h.html#_ZN4llvmlsERNS_11raw_ostreamENS_9SlotIndexE" title='llvm::operator&lt;&lt;' data-ref="_ZN4llvmlsERNS_11raw_ostreamENS_9SlotIndexE">&lt;&lt;</a> <a class="ref fake" href="../../include/llvm/CodeGen/SlotIndexes.h.html#83" title='llvm::SlotIndex::SlotIndex' data-ref="_ZN4llvm9SlotIndexC1ERKS0_"></a><a class="local col9 ref" href="#499Def" title='Def' data-ref="499Def">Def</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>": "</q> <a class="ref" href="../../include/llvm/CodeGen/LiveInterval.h.html#_ZN4llvmlsERNS_11raw_ostreamERKNS_9LiveRangeE" title='llvm::operator&lt;&lt;' data-ref="_ZN4llvmlsERNS_11raw_ostreamERKNS_9LiveRangeE">&lt;&lt;</a> <a class="tu member" href="#(anonymousnamespace)::JoinVals::LR" title='(anonymous namespace)::JoinVals::LR' data-use='r' data-ref="(anonymousnamespace)::JoinVals::LR">LR</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEc">&lt;&lt;</a> <kbd>'\n'</kbd>;</td></tr>
<tr><th id="3175">3175</th><td>        <b>if</b> (<a class="local col4 ref" href="#494LI" title='LI' data-ref="494LI">LI</a> != <b>nullptr</b>)</td></tr>
<tr><th id="3176">3176</th><td>          <a class="ref" href="../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"\t\t  LHS = "</q> <a class="ref" href="../../include/llvm/CodeGen/LiveInterval.h.html#_ZN4llvmlsERNS_11raw_ostreamERKNS_12LiveIntervalE" title='llvm::operator&lt;&lt;' data-ref="_ZN4llvmlsERNS_11raw_ostreamERKNS_12LiveIntervalE">&lt;&lt;</a> *<a class="local col4 ref" href="#494LI" title='LI' data-ref="494LI">LI</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEc">&lt;&lt;</a> <kbd>'\n'</kbd>;</td></tr>
<tr><th id="3177">3177</th><td>      });</td></tr>
<tr><th id="3178">3178</th><td>      <a class="macro" href="../../include/llvm/Support/Compiler.h.html#252" title="[[clang::fallthrough]]" data-ref="_M/LLVM_FALLTHROUGH">LLVM_FALLTHROUGH</a>;</td></tr>
<tr><th id="3179">3179</th><td>    }</td></tr>
<tr><th id="3180">3180</th><td></td></tr>
<tr><th id="3181">3181</th><td>    <b>case</b> <a class="tu enum" href="#(anonymousnamespace)::JoinVals::ConflictResolution::CR_Erase" title='(anonymous namespace)::JoinVals::ConflictResolution::CR_Erase' data-ref="(anonymousnamespace)::JoinVals::ConflictResolution::CR_Erase">CR_Erase</a>: {</td></tr>
<tr><th id="3182">3182</th><td>      <a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col7 decl" id="507MI" title='MI' data-type='llvm::MachineInstr *' data-ref="507MI">MI</dfn> = <a class="tu member" href="#(anonymousnamespace)::JoinVals::Indexes" title='(anonymous namespace)::JoinVals::Indexes' data-use='r' data-ref="(anonymousnamespace)::JoinVals::Indexes">Indexes</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/SlotIndexes.h.html#_ZNK4llvm11SlotIndexes23getInstructionFromIndexENS_9SlotIndexE" title='llvm::SlotIndexes::getInstructionFromIndex' data-ref="_ZNK4llvm11SlotIndexes23getInstructionFromIndexENS_9SlotIndexE">getInstructionFromIndex</a>(<a class="ref fake" href="../../include/llvm/CodeGen/SlotIndexes.h.html#83" title='llvm::SlotIndex::SlotIndex' data-ref="_ZN4llvm9SlotIndexC1ERKS0_"></a><a class="local col7 ref" href="#497Def" title='Def' data-ref="497Def">Def</a>);</td></tr>
<tr><th id="3183">3183</th><td>      <a class="macro" href="../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (MI &amp;&amp; &quot;No instruction to erase&quot;) ? void (0) : __assert_fail (&quot;MI &amp;&amp; \&quot;No instruction to erase\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/RegisterCoalescer.cpp&quot;, 3183, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col7 ref" href="#507MI" title='MI' data-ref="507MI">MI</a> &amp;&amp; <q>"No instruction to erase"</q>);</td></tr>
<tr><th id="3184">3184</th><td>      <b>if</b> (<a class="local col7 ref" href="#507MI" title='MI' data-ref="507MI">MI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr6isCopyEv" title='llvm::MachineInstr::isCopy' data-ref="_ZNK4llvm12MachineInstr6isCopyEv">isCopy</a>()) {</td></tr>
<tr><th id="3185">3185</th><td>        <em>unsigned</em> <dfn class="local col8 decl" id="508Reg" title='Reg' data-type='unsigned int' data-ref="508Reg">Reg</dfn> = <a class="local col7 ref" href="#507MI" title='MI' data-ref="507MI">MI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="3186">3186</th><td>        <b>if</b> (<a class="type" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a>::<a class="ref" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm18TargetRegisterInfo17isVirtualRegisterEj" title='llvm::TargetRegisterInfo::isVirtualRegister' data-ref="_ZN4llvm18TargetRegisterInfo17isVirtualRegisterEj">isVirtualRegister</a>(<a class="local col8 ref" href="#508Reg" title='Reg' data-ref="508Reg">Reg</a>) &amp;&amp;</td></tr>
<tr><th id="3187">3187</th><td>            <a class="local col8 ref" href="#508Reg" title='Reg' data-ref="508Reg">Reg</a> != <a class="tu member" href="#(anonymousnamespace)::JoinVals::CP" title='(anonymous namespace)::JoinVals::CP' data-use='m' data-ref="(anonymousnamespace)::JoinVals::CP">CP</a>.<a class="ref" href="RegisterCoalescer.h.html#_ZNK4llvm13CoalescerPair9getSrcRegEv" title='llvm::CoalescerPair::getSrcReg' data-ref="_ZNK4llvm13CoalescerPair9getSrcRegEv">getSrcReg</a>() &amp;&amp; <a class="local col8 ref" href="#508Reg" title='Reg' data-ref="508Reg">Reg</a> != <a class="tu member" href="#(anonymousnamespace)::JoinVals::CP" title='(anonymous namespace)::JoinVals::CP' data-use='m' data-ref="(anonymousnamespace)::JoinVals::CP">CP</a>.<a class="ref" href="RegisterCoalescer.h.html#_ZNK4llvm13CoalescerPair9getDstRegEv" title='llvm::CoalescerPair::getDstReg' data-ref="_ZNK4llvm13CoalescerPair9getDstRegEv">getDstReg</a>())</td></tr>
<tr><th id="3188">3188</th><td>          <a class="local col3 ref" href="#493ShrinkRegs" title='ShrinkRegs' data-ref="493ShrinkRegs">ShrinkRegs</a>.<a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_">push_back</a>(<a class="local col8 ref" href="#508Reg" title='Reg' data-ref="508Reg">Reg</a>);</td></tr>
<tr><th id="3189">3189</th><td>      }</td></tr>
<tr><th id="3190">3190</th><td>      <a class="local col2 ref" href="#492ErasedInstrs" title='ErasedInstrs' data-ref="492ErasedInstrs">ErasedInstrs</a>.<a class="ref" href="../../include/llvm/ADT/SmallPtrSet.h.html#_ZN4llvm15SmallPtrSetImpl6insertET_" title='llvm::SmallPtrSetImpl::insert' data-ref="_ZN4llvm15SmallPtrSetImpl6insertET_">insert</a>(<a class="local col7 ref" href="#507MI" title='MI' data-ref="507MI">MI</a>);</td></tr>
<tr><th id="3191">3191</th><td>      <a class="macro" href="../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;regalloc&quot;)) { dbgs() &lt;&lt; &quot;\t\terased:\t&quot; &lt;&lt; Def &lt;&lt; &apos;\t&apos; &lt;&lt; *MI; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"\t\terased:\t"</q> <a class="ref" href="../../include/llvm/CodeGen/SlotIndexes.h.html#_ZN4llvmlsERNS_11raw_ostreamENS_9SlotIndexE" title='llvm::operator&lt;&lt;' data-ref="_ZN4llvmlsERNS_11raw_ostreamENS_9SlotIndexE">&lt;&lt;</a> <a class="ref fake" href="../../include/llvm/CodeGen/SlotIndexes.h.html#83" title='llvm::SlotIndex::SlotIndex' data-ref="_ZN4llvm9SlotIndexC1ERKS0_"></a><a class="local col7 ref" href="#497Def" title='Def' data-ref="497Def">Def</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEc">&lt;&lt;</a> <kbd>'\t'</kbd> <a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvmlsERNS_11raw_ostreamERKNS_12MachineInstrE" title='llvm::operator&lt;&lt;' data-ref="_ZN4llvmlsERNS_11raw_ostreamERKNS_12MachineInstrE">&lt;&lt;</a> *<a class="local col7 ref" href="#507MI" title='MI' data-ref="507MI">MI</a>);</td></tr>
<tr><th id="3192">3192</th><td>      <a class="tu member" href="#(anonymousnamespace)::JoinVals::LIS" title='(anonymous namespace)::JoinVals::LIS' data-use='r' data-ref="(anonymousnamespace)::JoinVals::LIS">LIS</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/LiveIntervals.h.html#_ZN4llvm13LiveIntervals26RemoveMachineInstrFromMapsERNS_12MachineInstrE" title='llvm::LiveIntervals::RemoveMachineInstrFromMaps' data-ref="_ZN4llvm13LiveIntervals26RemoveMachineInstrFromMapsERNS_12MachineInstrE">RemoveMachineInstrFromMaps</a>(<span class='refarg'>*<a class="local col7 ref" href="#507MI" title='MI' data-ref="507MI">MI</a></span>);</td></tr>
<tr><th id="3193">3193</th><td>      <a class="local col7 ref" href="#507MI" title='MI' data-ref="507MI">MI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr15eraseFromParentEv" title='llvm::MachineInstr::eraseFromParent' data-ref="_ZN4llvm12MachineInstr15eraseFromParentEv">eraseFromParent</a>();</td></tr>
<tr><th id="3194">3194</th><td>      <b>break</b>;</td></tr>
<tr><th id="3195">3195</th><td>    }</td></tr>
<tr><th id="3196">3196</th><td>    <b>default</b>:</td></tr>
<tr><th id="3197">3197</th><td>      <b>break</b>;</td></tr>
<tr><th id="3198">3198</th><td>    }</td></tr>
<tr><th id="3199">3199</th><td>  }</td></tr>
<tr><th id="3200">3200</th><td>}</td></tr>
<tr><th id="3201">3201</th><td></td></tr>
<tr><th id="3202">3202</th><td><em>void</em> <a class="tu type" href="#(anonymousnamespace)::RegisterCoalescer" title='(anonymous namespace)::RegisterCoalescer' data-ref="(anonymousnamespace)::RegisterCoalescer">RegisterCoalescer</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_117RegisterCoalescer16joinSubRegRangesERN4llvm9LiveRangeES3_NS1_11LaneBitmaskERKNS1_13CoalescerPairE" title='(anonymous namespace)::RegisterCoalescer::joinSubRegRanges' data-type='void (anonymous namespace)::RegisterCoalescer::joinSubRegRanges(llvm::LiveRange &amp; LRange, llvm::LiveRange &amp; RRange, llvm::LaneBitmask LaneMask, const llvm::CoalescerPair &amp; CP)' data-ref="_ZN12_GLOBAL__N_117RegisterCoalescer16joinSubRegRangesERN4llvm9LiveRangeES3_NS1_11LaneBitmaskERKNS1_13CoalescerPairE">joinSubRegRanges</dfn>(<a class="type" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveRange" title='llvm::LiveRange' data-ref="llvm::LiveRange">LiveRange</a> &amp;<dfn class="local col9 decl" id="509LRange" title='LRange' data-type='llvm::LiveRange &amp;' data-ref="509LRange">LRange</dfn>, <a class="type" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveRange" title='llvm::LiveRange' data-ref="llvm::LiveRange">LiveRange</a> &amp;<dfn class="local col0 decl" id="510RRange" title='RRange' data-type='llvm::LiveRange &amp;' data-ref="510RRange">RRange</dfn>,</td></tr>
<tr><th id="3203">3203</th><td>                                         <a class="type" href="../../include/llvm/MC/LaneBitmask.h.html#llvm::LaneBitmask" title='llvm::LaneBitmask' data-ref="llvm::LaneBitmask">LaneBitmask</a> <dfn class="local col1 decl" id="511LaneMask" title='LaneMask' data-type='llvm::LaneBitmask' data-ref="511LaneMask">LaneMask</dfn>,</td></tr>
<tr><th id="3204">3204</th><td>                                         <em>const</em> <a class="type" href="RegisterCoalescer.h.html#llvm::CoalescerPair" title='llvm::CoalescerPair' data-ref="llvm::CoalescerPair">CoalescerPair</a> &amp;<dfn class="local col2 decl" id="512CP" title='CP' data-type='const llvm::CoalescerPair &amp;' data-ref="512CP">CP</dfn>) {</td></tr>
<tr><th id="3205">3205</th><td>  <a class="type" href="../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector">SmallVector</a>&lt;<a class="type" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::VNInfo" title='llvm::VNInfo' data-ref="llvm::VNInfo">VNInfo</a>*, <var>16</var>&gt; <a class="ref fake" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1Ev" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-ref="_ZN4llvm11SmallVectorC1Ev"></a><dfn class="local col3 decl" id="513NewVNInfo" title='NewVNInfo' data-type='SmallVector&lt;llvm::VNInfo *, 16&gt;' data-ref="513NewVNInfo">NewVNInfo</dfn>;</td></tr>
<tr><th id="3206">3206</th><td>  <a class="tu type" href="#(anonymousnamespace)::JoinVals" title='(anonymous namespace)::JoinVals' data-ref="(anonymousnamespace)::JoinVals">JoinVals</a> <dfn class="local col4 decl" id="514RHSVals" title='RHSVals' data-type='(anonymous namespace)::JoinVals' data-ref="514RHSVals">RHSVals</dfn><a class="tu ref" href="#_ZN12_GLOBAL__N_18JoinValsC1ERN4llvm9LiveRangeEjjNS1_11LaneBitmaskERNS1_15SmallVectorImplIPNS1_6VNInfoEEERKNS1_13CoalescerPairEPNS1_13LiveIntervalsEPK11370826" title='(anonymous namespace)::JoinVals::JoinVals' data-use='c' data-ref="_ZN12_GLOBAL__N_18JoinValsC1ERN4llvm9LiveRangeEjjNS1_11LaneBitmaskERNS1_15SmallVectorImplIPNS1_6VNInfoEEERKNS1_13CoalescerPairEPNS1_13LiveIntervalsEPK11370826">(</a><a class="local col0 ref" href="#510RRange" title='RRange' data-ref="510RRange">RRange</a>, <a class="local col2 ref" href="#512CP" title='CP' data-ref="512CP">CP</a>.<a class="ref" href="RegisterCoalescer.h.html#_ZNK4llvm13CoalescerPair9getSrcRegEv" title='llvm::CoalescerPair::getSrcReg' data-ref="_ZNK4llvm13CoalescerPair9getSrcRegEv">getSrcReg</a>(), <a class="local col2 ref" href="#512CP" title='CP' data-ref="512CP">CP</a>.<a class="ref" href="RegisterCoalescer.h.html#_ZNK4llvm13CoalescerPair9getSrcIdxEv" title='llvm::CoalescerPair::getSrcIdx' data-ref="_ZNK4llvm13CoalescerPair9getSrcIdxEv">getSrcIdx</a>(), <a class="ref fake" href="../../include/llvm/MC/LaneBitmask.h.html#39" title='llvm::LaneBitmask::LaneBitmask' data-ref="_ZN4llvm11LaneBitmaskC1ERKS0_"></a><a class="local col1 ref" href="#511LaneMask" title='LaneMask' data-ref="511LaneMask">LaneMask</a>,</td></tr>
<tr><th id="3207">3207</th><td>                   <a class="local col3 ref" href="#513NewVNInfo" title='NewVNInfo' data-ref="513NewVNInfo">NewVNInfo</a>, <a class="local col2 ref" href="#512CP" title='CP' data-ref="512CP">CP</a>, <a class="tu member" href="#(anonymousnamespace)::RegisterCoalescer::LIS" title='(anonymous namespace)::RegisterCoalescer::LIS' data-use='r' data-ref="(anonymousnamespace)::RegisterCoalescer::LIS">LIS</a>, <a class="tu member" href="#(anonymousnamespace)::RegisterCoalescer::TRI" title='(anonymous namespace)::RegisterCoalescer::TRI' data-use='r' data-ref="(anonymousnamespace)::RegisterCoalescer::TRI">TRI</a>, <b>true</b>, <b>true</b>);</td></tr>
<tr><th id="3208">3208</th><td>  <a class="tu type" href="#(anonymousnamespace)::JoinVals" title='(anonymous namespace)::JoinVals' data-ref="(anonymousnamespace)::JoinVals">JoinVals</a> <dfn class="local col5 decl" id="515LHSVals" title='LHSVals' data-type='(anonymous namespace)::JoinVals' data-ref="515LHSVals">LHSVals</dfn><a class="tu ref" href="#_ZN12_GLOBAL__N_18JoinValsC1ERN4llvm9LiveRangeEjjNS1_11LaneBitmaskERNS1_15SmallVectorImplIPNS1_6VNInfoEEERKNS1_13CoalescerPairEPNS1_13LiveIntervalsEPK11370826" title='(anonymous namespace)::JoinVals::JoinVals' data-use='c' data-ref="_ZN12_GLOBAL__N_18JoinValsC1ERN4llvm9LiveRangeEjjNS1_11LaneBitmaskERNS1_15SmallVectorImplIPNS1_6VNInfoEEERKNS1_13CoalescerPairEPNS1_13LiveIntervalsEPK11370826">(</a><a class="local col9 ref" href="#509LRange" title='LRange' data-ref="509LRange">LRange</a>, <a class="local col2 ref" href="#512CP" title='CP' data-ref="512CP">CP</a>.<a class="ref" href="RegisterCoalescer.h.html#_ZNK4llvm13CoalescerPair9getDstRegEv" title='llvm::CoalescerPair::getDstReg' data-ref="_ZNK4llvm13CoalescerPair9getDstRegEv">getDstReg</a>(), <a class="local col2 ref" href="#512CP" title='CP' data-ref="512CP">CP</a>.<a class="ref" href="RegisterCoalescer.h.html#_ZNK4llvm13CoalescerPair9getDstIdxEv" title='llvm::CoalescerPair::getDstIdx' data-ref="_ZNK4llvm13CoalescerPair9getDstIdxEv">getDstIdx</a>(), <a class="ref fake" href="../../include/llvm/MC/LaneBitmask.h.html#39" title='llvm::LaneBitmask::LaneBitmask' data-ref="_ZN4llvm11LaneBitmaskC1ERKS0_"></a><a class="local col1 ref" href="#511LaneMask" title='LaneMask' data-ref="511LaneMask">LaneMask</a>,</td></tr>
<tr><th id="3209">3209</th><td>                   <a class="local col3 ref" href="#513NewVNInfo" title='NewVNInfo' data-ref="513NewVNInfo">NewVNInfo</a>, <a class="local col2 ref" href="#512CP" title='CP' data-ref="512CP">CP</a>, <a class="tu member" href="#(anonymousnamespace)::RegisterCoalescer::LIS" title='(anonymous namespace)::RegisterCoalescer::LIS' data-use='r' data-ref="(anonymousnamespace)::RegisterCoalescer::LIS">LIS</a>, <a class="tu member" href="#(anonymousnamespace)::RegisterCoalescer::TRI" title='(anonymous namespace)::RegisterCoalescer::TRI' data-use='r' data-ref="(anonymousnamespace)::RegisterCoalescer::TRI">TRI</a>, <b>true</b>, <b>true</b>);</td></tr>
<tr><th id="3210">3210</th><td></td></tr>
<tr><th id="3211">3211</th><td>  <i>// Compute NewVNInfo and resolve conflicts (see also joinVirtRegs())</i></td></tr>
<tr><th id="3212">3212</th><td><i>  // We should be able to resolve all conflicts here as we could successfully do</i></td></tr>
<tr><th id="3213">3213</th><td><i>  // it on the mainrange already. There is however a problem when multiple</i></td></tr>
<tr><th id="3214">3214</th><td><i>  // ranges get mapped to the "overflow" lane mask bit which creates unexpected</i></td></tr>
<tr><th id="3215">3215</th><td><i>  // interferences.</i></td></tr>
<tr><th id="3216">3216</th><td>  <b>if</b> (!<a class="local col5 ref" href="#515LHSVals" title='LHSVals' data-ref="515LHSVals">LHSVals</a>.<a class="tu ref" href="#_ZN12_GLOBAL__N_18JoinVals9mapValuesERS0_" title='(anonymous namespace)::JoinVals::mapValues' data-use='c' data-ref="_ZN12_GLOBAL__N_18JoinVals9mapValuesERS0_">mapValues</a>(<span class='refarg'><a class="local col4 ref" href="#514RHSVals" title='RHSVals' data-ref="514RHSVals">RHSVals</a></span>) || !<a class="local col4 ref" href="#514RHSVals" title='RHSVals' data-ref="514RHSVals">RHSVals</a>.<a class="tu ref" href="#_ZN12_GLOBAL__N_18JoinVals9mapValuesERS0_" title='(anonymous namespace)::JoinVals::mapValues' data-use='c' data-ref="_ZN12_GLOBAL__N_18JoinVals9mapValuesERS0_">mapValues</a>(<span class='refarg'><a class="local col5 ref" href="#515LHSVals" title='LHSVals' data-ref="515LHSVals">LHSVals</a></span>)) {</td></tr>
<tr><th id="3217">3217</th><td>    <i>// We already determined that it is legal to merge the intervals, so this</i></td></tr>
<tr><th id="3218">3218</th><td><i>    // should never fail.</i></td></tr>
<tr><th id="3219">3219</th><td>    <a class="macro" href="../../include/llvm/Support/ErrorHandling.h.html#135" title="::llvm::llvm_unreachable_internal(&quot;*** Couldn&apos;t join subrange!\n&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/RegisterCoalescer.cpp&quot;, 3219)" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"*** Couldn't join subrange!\n"</q>);</td></tr>
<tr><th id="3220">3220</th><td>  }</td></tr>
<tr><th id="3221">3221</th><td>  <b>if</b> (!<a class="local col5 ref" href="#515LHSVals" title='LHSVals' data-ref="515LHSVals">LHSVals</a>.<a class="tu ref" href="#_ZN12_GLOBAL__N_18JoinVals16resolveConflictsERS0_" title='(anonymous namespace)::JoinVals::resolveConflicts' data-use='c' data-ref="_ZN12_GLOBAL__N_18JoinVals16resolveConflictsERS0_">resolveConflicts</a>(<span class='refarg'><a class="local col4 ref" href="#514RHSVals" title='RHSVals' data-ref="514RHSVals">RHSVals</a></span>) ||</td></tr>
<tr><th id="3222">3222</th><td>      !<a class="local col4 ref" href="#514RHSVals" title='RHSVals' data-ref="514RHSVals">RHSVals</a>.<a class="tu ref" href="#_ZN12_GLOBAL__N_18JoinVals16resolveConflictsERS0_" title='(anonymous namespace)::JoinVals::resolveConflicts' data-use='c' data-ref="_ZN12_GLOBAL__N_18JoinVals16resolveConflictsERS0_">resolveConflicts</a>(<span class='refarg'><a class="local col5 ref" href="#515LHSVals" title='LHSVals' data-ref="515LHSVals">LHSVals</a></span>)) {</td></tr>
<tr><th id="3223">3223</th><td>    <i>// We already determined that it is legal to merge the intervals, so this</i></td></tr>
<tr><th id="3224">3224</th><td><i>    // should never fail.</i></td></tr>
<tr><th id="3225">3225</th><td>    <a class="macro" href="../../include/llvm/Support/ErrorHandling.h.html#135" title="::llvm::llvm_unreachable_internal(&quot;*** Couldn&apos;t join subrange!\n&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/RegisterCoalescer.cpp&quot;, 3225)" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"*** Couldn't join subrange!\n"</q>);</td></tr>
<tr><th id="3226">3226</th><td>  }</td></tr>
<tr><th id="3227">3227</th><td></td></tr>
<tr><th id="3228">3228</th><td>  <i>// The merging algorithm in LiveInterval::join() can't handle conflicting</i></td></tr>
<tr><th id="3229">3229</th><td><i>  // value mappings, so we need to remove any live ranges that overlap a</i></td></tr>
<tr><th id="3230">3230</th><td><i>  // CR_Replace resolution. Collect a set of end points that can be used to</i></td></tr>
<tr><th id="3231">3231</th><td><i>  // restore the live range after joining.</i></td></tr>
<tr><th id="3232">3232</th><td>  <a class="type" href="../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector">SmallVector</a>&lt;<a class="type" href="../../include/llvm/CodeGen/SlotIndexes.h.html#llvm::SlotIndex" title='llvm::SlotIndex' data-ref="llvm::SlotIndex">SlotIndex</a>, <var>8</var>&gt; <a class="ref fake" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1Ev" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-ref="_ZN4llvm11SmallVectorC1Ev"></a><dfn class="local col6 decl" id="516EndPoints" title='EndPoints' data-type='SmallVector&lt;llvm::SlotIndex, 8&gt;' data-ref="516EndPoints">EndPoints</dfn>;</td></tr>
<tr><th id="3233">3233</th><td>  <a class="local col5 ref" href="#515LHSVals" title='LHSVals' data-ref="515LHSVals">LHSVals</a>.<a class="tu ref" href="#_ZN12_GLOBAL__N_18JoinVals11pruneValuesERS0_RN4llvm15SmallVectorImplINS2_9SlotIndexEEEb" title='(anonymous namespace)::JoinVals::pruneValues' data-use='c' data-ref="_ZN12_GLOBAL__N_18JoinVals11pruneValuesERS0_RN4llvm15SmallVectorImplINS2_9SlotIndexEEEb">pruneValues</a>(<span class='refarg'><a class="local col4 ref" href="#514RHSVals" title='RHSVals' data-ref="514RHSVals">RHSVals</a></span>, <span class='refarg'><a class="local col6 ref" href="#516EndPoints" title='EndPoints' data-ref="516EndPoints">EndPoints</a></span>, <b>false</b>);</td></tr>
<tr><th id="3234">3234</th><td>  <a class="local col4 ref" href="#514RHSVals" title='RHSVals' data-ref="514RHSVals">RHSVals</a>.<a class="tu ref" href="#_ZN12_GLOBAL__N_18JoinVals11pruneValuesERS0_RN4llvm15SmallVectorImplINS2_9SlotIndexEEEb" title='(anonymous namespace)::JoinVals::pruneValues' data-use='c' data-ref="_ZN12_GLOBAL__N_18JoinVals11pruneValuesERS0_RN4llvm15SmallVectorImplINS2_9SlotIndexEEEb">pruneValues</a>(<span class='refarg'><a class="local col5 ref" href="#515LHSVals" title='LHSVals' data-ref="515LHSVals">LHSVals</a></span>, <span class='refarg'><a class="local col6 ref" href="#516EndPoints" title='EndPoints' data-ref="516EndPoints">EndPoints</a></span>, <b>false</b>);</td></tr>
<tr><th id="3235">3235</th><td></td></tr>
<tr><th id="3236">3236</th><td>  <a class="local col5 ref" href="#515LHSVals" title='LHSVals' data-ref="515LHSVals">LHSVals</a>.<a class="tu ref" href="#_ZN12_GLOBAL__N_18JoinVals18removeImplicitDefsEv" title='(anonymous namespace)::JoinVals::removeImplicitDefs' data-use='c' data-ref="_ZN12_GLOBAL__N_18JoinVals18removeImplicitDefsEv">removeImplicitDefs</a>();</td></tr>
<tr><th id="3237">3237</th><td>  <a class="local col4 ref" href="#514RHSVals" title='RHSVals' data-ref="514RHSVals">RHSVals</a>.<a class="tu ref" href="#_ZN12_GLOBAL__N_18JoinVals18removeImplicitDefsEv" title='(anonymous namespace)::JoinVals::removeImplicitDefs' data-use='c' data-ref="_ZN12_GLOBAL__N_18JoinVals18removeImplicitDefsEv">removeImplicitDefs</a>();</td></tr>
<tr><th id="3238">3238</th><td></td></tr>
<tr><th id="3239">3239</th><td>  <a class="local col9 ref" href="#509LRange" title='LRange' data-ref="509LRange">LRange</a>.<a class="ref" href="../../include/llvm/CodeGen/LiveInterval.h.html#_ZNK4llvm9LiveRange6verifyEv" title='llvm::LiveRange::verify' data-ref="_ZNK4llvm9LiveRange6verifyEv">verify</a>();</td></tr>
<tr><th id="3240">3240</th><td>  <a class="local col0 ref" href="#510RRange" title='RRange' data-ref="510RRange">RRange</a>.<a class="ref" href="../../include/llvm/CodeGen/LiveInterval.h.html#_ZNK4llvm9LiveRange6verifyEv" title='llvm::LiveRange::verify' data-ref="_ZNK4llvm9LiveRange6verifyEv">verify</a>();</td></tr>
<tr><th id="3241">3241</th><td></td></tr>
<tr><th id="3242">3242</th><td>  <i>// Join RRange into LHS.</i></td></tr>
<tr><th id="3243">3243</th><td>  <a class="local col9 ref" href="#509LRange" title='LRange' data-ref="509LRange">LRange</a>.<a class="ref" href="../../include/llvm/CodeGen/LiveInterval.h.html#_ZN4llvm9LiveRange4joinERS0_PKiS3_RNS_15SmallVectorImplIPNS_6VNInfoEEE" title='llvm::LiveRange::join' data-ref="_ZN4llvm9LiveRange4joinERS0_PKiS3_RNS_15SmallVectorImplIPNS_6VNInfoEEE">join</a>(<span class='refarg'><a class="local col0 ref" href="#510RRange" title='RRange' data-ref="510RRange">RRange</a></span>, <a class="local col5 ref" href="#515LHSVals" title='LHSVals' data-ref="515LHSVals">LHSVals</a>.<a class="tu ref" href="#_ZNK12_GLOBAL__N_18JoinVals14getAssignmentsEv" title='(anonymous namespace)::JoinVals::getAssignments' data-use='c' data-ref="_ZNK12_GLOBAL__N_18JoinVals14getAssignmentsEv">getAssignments</a>(), <a class="local col4 ref" href="#514RHSVals" title='RHSVals' data-ref="514RHSVals">RHSVals</a>.<a class="tu ref" href="#_ZNK12_GLOBAL__N_18JoinVals14getAssignmentsEv" title='(anonymous namespace)::JoinVals::getAssignments' data-use='c' data-ref="_ZNK12_GLOBAL__N_18JoinVals14getAssignmentsEv">getAssignments</a>(),</td></tr>
<tr><th id="3244">3244</th><td>              <span class='refarg'><a class="local col3 ref" href="#513NewVNInfo" title='NewVNInfo' data-ref="513NewVNInfo">NewVNInfo</a></span>);</td></tr>
<tr><th id="3245">3245</th><td></td></tr>
<tr><th id="3246">3246</th><td>  <a class="macro" href="../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;regalloc&quot;)) { dbgs() &lt;&lt; &quot;\t\tjoined lanes: &quot; &lt;&lt; PrintLaneMask(LaneMask) &lt;&lt; &apos; &apos; &lt;&lt; LRange &lt;&lt; &quot;\n&quot;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"\t\tjoined lanes: "</q> <a class="ref" href="../../include/llvm/Support/Printable.h.html#_ZN4llvmlsERNS_11raw_ostreamERKNS_9PrintableE" title='llvm::operator&lt;&lt;' data-ref="_ZN4llvmlsERNS_11raw_ostreamERKNS_9PrintableE">&lt;&lt;</a> <a class="ref" href="../../include/llvm/MC/LaneBitmask.h.html#_ZN4llvm13PrintLaneMaskENS_11LaneBitmaskE" title='llvm::PrintLaneMask' data-ref="_ZN4llvm13PrintLaneMaskENS_11LaneBitmaskE">PrintLaneMask</a>(<a class="ref fake" href="../../include/llvm/MC/LaneBitmask.h.html#39" title='llvm::LaneBitmask::LaneBitmask' data-ref="_ZN4llvm11LaneBitmaskC1ERKS0_"></a><a class="local col1 ref" href="#511LaneMask" title='LaneMask' data-ref="511LaneMask">LaneMask</a>)</td></tr>
<tr><th id="3247">3247</th><td>                    <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEc">&lt;&lt;</a> <kbd>' '</kbd> <a class="ref" href="../../include/llvm/CodeGen/LiveInterval.h.html#_ZN4llvmlsERNS_11raw_ostreamERKNS_9LiveRangeE" title='llvm::operator&lt;&lt;' data-ref="_ZN4llvmlsERNS_11raw_ostreamERKNS_9LiveRangeE">&lt;&lt;</a> <a class="local col9 ref" href="#509LRange" title='LRange' data-ref="509LRange">LRange</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"\n"</q>);</td></tr>
<tr><th id="3248">3248</th><td>  <b>if</b> (<a class="local col6 ref" href="#516EndPoints" title='EndPoints' data-ref="516EndPoints">EndPoints</a>.<a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZNK4llvm15SmallVectorBase5emptyEv" title='llvm::SmallVectorBase::empty' data-ref="_ZNK4llvm15SmallVectorBase5emptyEv">empty</a>())</td></tr>
<tr><th id="3249">3249</th><td>    <b>return</b>;</td></tr>
<tr><th id="3250">3250</th><td></td></tr>
<tr><th id="3251">3251</th><td>  <i>// Recompute the parts of the live range we had to remove because of</i></td></tr>
<tr><th id="3252">3252</th><td><i>  // CR_Replace conflicts.</i></td></tr>
<tr><th id="3253">3253</th><td>  <a class="macro" href="../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;regalloc&quot;)) { { dbgs() &lt;&lt; &quot;\t\trestoring liveness to &quot; &lt;&lt; EndPoints.size() &lt;&lt; &quot; points: &quot;; for (unsigned i = 0, n = EndPoints.size(); i != n; ++i) { dbgs() &lt;&lt; EndPoints[i]; if (i != n-1) dbgs() &lt;&lt; &apos;,&apos;; } dbgs() &lt;&lt; &quot;:  &quot; &lt;&lt; LRange &lt;&lt; &apos;\n&apos;; }; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>({</td></tr>
<tr><th id="3254">3254</th><td>    <a class="ref" href="../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"\t\trestoring liveness to "</q> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEm" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEm">&lt;&lt;</a> <a class="local col6 ref" href="#516EndPoints" title='EndPoints' data-ref="516EndPoints">EndPoints</a>.<a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZNK4llvm15SmallVectorBase4sizeEv" title='llvm::SmallVectorBase::size' data-ref="_ZNK4llvm15SmallVectorBase4sizeEv">size</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>" points: "</q>;</td></tr>
<tr><th id="3255">3255</th><td>    <b>for</b> (<em>unsigned</em> <dfn class="local col7 decl" id="517i" title='i' data-type='unsigned int' data-ref="517i">i</dfn> = <var>0</var>, <dfn class="local col8 decl" id="518n" title='n' data-type='unsigned int' data-ref="518n">n</dfn> = <a class="local col6 ref" href="#516EndPoints" title='EndPoints' data-ref="516EndPoints">EndPoints</a>.<a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZNK4llvm15SmallVectorBase4sizeEv" title='llvm::SmallVectorBase::size' data-ref="_ZNK4llvm15SmallVectorBase4sizeEv">size</a>(); <a class="local col7 ref" href="#3253" title='i' data-ref="517i">i</a> != <a class="local col8 ref" href="#3253" title='n' data-ref="518n">n</a>; ++<a class="local col7 ref" href="#3253" title='i' data-ref="517i">i</a>) {</td></tr>
<tr><th id="3256">3256</th><td>      <a class="ref" href="../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../include/llvm/CodeGen/SlotIndexes.h.html#_ZN4llvmlsERNS_11raw_ostreamENS_9SlotIndexE" title='llvm::operator&lt;&lt;' data-ref="_ZN4llvmlsERNS_11raw_ostreamENS_9SlotIndexE">&lt;&lt;</a> <a class="ref fake" href="../../include/llvm/CodeGen/SlotIndexes.h.html#83" title='llvm::SlotIndex::SlotIndex' data-ref="_ZN4llvm9SlotIndexC1ERKS0_"></a><a class="local col6 ref" href="#516EndPoints" title='EndPoints' data-ref="516EndPoints">EndPoints</a>[<a class="local col7 ref" href="#3253" title='i' data-ref="517i">i</a>];</td></tr>
<tr><th id="3257">3257</th><td>      <b>if</b> (<a class="local col7 ref" href="#3253" title='i' data-ref="517i">i</a> != <a class="local col8 ref" href="#3253" title='n' data-ref="518n">n</a>-<var>1</var>)</td></tr>
<tr><th id="3258">3258</th><td>        <a class="ref" href="../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEc">&lt;&lt;</a> <kbd>','</kbd>;</td></tr>
<tr><th id="3259">3259</th><td>    }</td></tr>
<tr><th id="3260">3260</th><td>    <a class="ref" href="../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>":  "</q> <a class="ref" href="../../include/llvm/CodeGen/LiveInterval.h.html#_ZN4llvmlsERNS_11raw_ostreamERKNS_9LiveRangeE" title='llvm::operator&lt;&lt;' data-ref="_ZN4llvmlsERNS_11raw_ostreamERKNS_9LiveRangeE">&lt;&lt;</a> <a class="local col9 ref" href="#509LRange" title='LRange' data-ref="509LRange">LRange</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEc">&lt;&lt;</a> <kbd>'\n'</kbd>;</td></tr>
<tr><th id="3261">3261</th><td>  });</td></tr>
<tr><th id="3262">3262</th><td>  <a class="tu member" href="#(anonymousnamespace)::RegisterCoalescer::LIS" title='(anonymous namespace)::RegisterCoalescer::LIS' data-use='r' data-ref="(anonymousnamespace)::RegisterCoalescer::LIS">LIS</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/LiveIntervals.h.html#_ZN4llvm13LiveIntervals15extendToIndicesERNS_9LiveRangeENS_8ArrayRefINS_9SlotIndexEEE" title='llvm::LiveIntervals::extendToIndices' data-ref="_ZN4llvm13LiveIntervals15extendToIndicesERNS_9LiveRangeENS_8ArrayRefINS_9SlotIndexEEE">extendToIndices</a>(<span class='refarg'><a class="local col9 ref" href="#509LRange" title='LRange' data-ref="509LRange">LRange</a></span>, <a class="ref fake" href="../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKNS_25SmallVectorTemplateCommonIT_T_EE" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKNS_25SmallVectorTemplateCommonIT_T_EE"></a><a class="local col6 ref" href="#516EndPoints" title='EndPoints' data-ref="516EndPoints">EndPoints</a>);</td></tr>
<tr><th id="3263">3263</th><td>}</td></tr>
<tr><th id="3264">3264</th><td></td></tr>
<tr><th id="3265">3265</th><td><em>void</em> <a class="tu type" href="#(anonymousnamespace)::RegisterCoalescer" title='(anonymous namespace)::RegisterCoalescer' data-ref="(anonymousnamespace)::RegisterCoalescer">RegisterCoalescer</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_117RegisterCoalescer17mergeSubRangeIntoERN4llvm12LiveIntervalERKNS1_9LiveRangeENS1_11LaneBitmaskERNS1_13CoalescerPairE" title='(anonymous namespace)::RegisterCoalescer::mergeSubRangeInto' data-type='void (anonymous namespace)::RegisterCoalescer::mergeSubRangeInto(llvm::LiveInterval &amp; LI, const llvm::LiveRange &amp; ToMerge, llvm::LaneBitmask LaneMask, llvm::CoalescerPair &amp; CP)' data-ref="_ZN12_GLOBAL__N_117RegisterCoalescer17mergeSubRangeIntoERN4llvm12LiveIntervalERKNS1_9LiveRangeENS1_11LaneBitmaskERNS1_13CoalescerPairE">mergeSubRangeInto</dfn>(<a class="type" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveInterval" title='llvm::LiveInterval' data-ref="llvm::LiveInterval">LiveInterval</a> &amp;<dfn class="local col9 decl" id="519LI" title='LI' data-type='llvm::LiveInterval &amp;' data-ref="519LI">LI</dfn>,</td></tr>
<tr><th id="3266">3266</th><td>                                          <em>const</em> <a class="type" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveRange" title='llvm::LiveRange' data-ref="llvm::LiveRange">LiveRange</a> &amp;<dfn class="local col0 decl" id="520ToMerge" title='ToMerge' data-type='const llvm::LiveRange &amp;' data-ref="520ToMerge">ToMerge</dfn>,</td></tr>
<tr><th id="3267">3267</th><td>                                          <a class="type" href="../../include/llvm/MC/LaneBitmask.h.html#llvm::LaneBitmask" title='llvm::LaneBitmask' data-ref="llvm::LaneBitmask">LaneBitmask</a> <dfn class="local col1 decl" id="521LaneMask" title='LaneMask' data-type='llvm::LaneBitmask' data-ref="521LaneMask">LaneMask</dfn>,</td></tr>
<tr><th id="3268">3268</th><td>                                          <a class="type" href="RegisterCoalescer.h.html#llvm::CoalescerPair" title='llvm::CoalescerPair' data-ref="llvm::CoalescerPair">CoalescerPair</a> &amp;<dfn class="local col2 decl" id="522CP" title='CP' data-type='llvm::CoalescerPair &amp;' data-ref="522CP">CP</dfn>) {</td></tr>
<tr><th id="3269">3269</th><td>  <a class="typedef" href="../../include/llvm/Support/Allocator.h.html#llvm::BumpPtrAllocator" title='llvm::BumpPtrAllocator' data-type='BumpPtrAllocatorImpl&lt;&gt;' data-ref="llvm::BumpPtrAllocator">BumpPtrAllocator</a> &amp;<dfn class="local col3 decl" id="523Allocator" title='Allocator' data-type='BumpPtrAllocator &amp;' data-ref="523Allocator">Allocator</dfn> = <a class="tu member" href="#(anonymousnamespace)::RegisterCoalescer::LIS" title='(anonymous namespace)::RegisterCoalescer::LIS' data-use='r' data-ref="(anonymousnamespace)::RegisterCoalescer::LIS">LIS</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/LiveIntervals.h.html#_ZN4llvm13LiveIntervals18getVNInfoAllocatorEv" title='llvm::LiveIntervals::getVNInfoAllocator' data-ref="_ZN4llvm13LiveIntervals18getVNInfoAllocatorEv">getVNInfoAllocator</a>();</td></tr>
<tr><th id="3270">3270</th><td>  <a class="local col9 ref" href="#519LI" title='LI' data-ref="519LI">LI</a>.<a class="ref" href="../../include/llvm/CodeGen/LiveInterval.h.html#_ZN4llvm12LiveInterval15refineSubRangesERNS_20BumpPtrAllocatorImplINS_15MallocAllocatorELm4096ELm4096EEENS_11LaneBitmaskESt8functionIFvRNS0_8SubRangeE7910524" title='llvm::LiveInterval::refineSubRanges' data-ref="_ZN4llvm12LiveInterval15refineSubRangesERNS_20BumpPtrAllocatorImplINS_15MallocAllocatorELm4096ELm4096EEENS_11LaneBitmaskESt8functionIFvRNS0_8SubRangeE7910524">refineSubRanges</a>(</td></tr>
<tr><th id="3271">3271</th><td>      <span class='refarg'><a class="local col3 ref" href="#523Allocator" title='Allocator' data-ref="523Allocator">Allocator</a></span>, <a class="ref fake" href="../../include/llvm/MC/LaneBitmask.h.html#39" title='llvm::LaneBitmask::LaneBitmask' data-ref="_ZN4llvm11LaneBitmaskC1ERKS0_"></a><a class="local col1 ref" href="#521LaneMask" title='LaneMask' data-ref="521LaneMask">LaneMask</a>,</td></tr>
<tr><th id="3272">3272</th><td>      <a class="ref fake" href="../../../../include/c++/7/bits/std_function.h.html#_ZNSt8functionIFT_DpT0_EEC1ET_" title='std::function&lt;type-parameter-0-0 (type-parameter-0-1...)&gt;::function&lt;type-parameter-0-0 (type-parameter-0-1...)&gt;' data-ref="_ZNSt8functionIFT_DpT0_EEC1ET_"></a>[<b>this</b>, &amp;Allocator, &amp;ToMerge, &amp;CP](<a class="type" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveInterval" title='llvm::LiveInterval' data-ref="llvm::LiveInterval">LiveInterval</a>::<a class="type" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveInterval::SubRange" title='llvm::LiveInterval::SubRange' data-ref="llvm::LiveInterval::SubRange">SubRange</a> &amp;<dfn class="local col4 decl" id="524SR" title='SR' data-type='LiveInterval::SubRange &amp;' data-ref="524SR">SR</dfn>) {</td></tr>
<tr><th id="3273">3273</th><td>        <b>if</b> (<a class="local col4 ref" href="#524SR" title='SR' data-ref="524SR">SR</a>.<a class="ref" href="../../include/llvm/CodeGen/LiveInterval.h.html#_ZNK4llvm9LiveRange5emptyEv" title='llvm::LiveRange::empty' data-ref="_ZNK4llvm9LiveRange5emptyEv">empty</a>()) {</td></tr>
<tr><th id="3274">3274</th><td>          <a class="local col4 ref" href="#524SR" title='SR' data-ref="524SR">SR</a>.<a class="ref" href="../../include/llvm/CodeGen/LiveInterval.h.html#_ZN4llvm9LiveRange6assignERKS0_RNS_20BumpPtrAllocatorImplINS_15MallocAllocatorELm4096ELm4096EEE" title='llvm::LiveRange::assign' data-ref="_ZN4llvm9LiveRange6assignERKS0_RNS_20BumpPtrAllocatorImplINS_15MallocAllocatorELm4096ELm4096EEE">assign</a>(<a class="local col0 ref" href="#520ToMerge" title='ToMerge' data-ref="520ToMerge">ToMerge</a>, <span class='refarg'><a class="local col3 ref" href="#523Allocator" title='Allocator' data-ref="523Allocator">Allocator</a></span>);</td></tr>
<tr><th id="3275">3275</th><td>        } <b>else</b> {</td></tr>
<tr><th id="3276">3276</th><td>          <i>// joinSubRegRange() destroys the merged range, so we need a copy.</i></td></tr>
<tr><th id="3277">3277</th><td>          <a class="type" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveRange" title='llvm::LiveRange' data-ref="llvm::LiveRange">LiveRange</a> <dfn class="local col5 decl" id="525RangeCopy" title='RangeCopy' data-type='llvm::LiveRange' data-ref="525RangeCopy">RangeCopy</dfn><a class="ref" href="../../include/llvm/CodeGen/LiveInterval.h.html#_ZN4llvm9LiveRangeC1ERKS0_RNS_20BumpPtrAllocatorImplINS_15MallocAllocatorELm4096ELm4096EEE" title='llvm::LiveRange::LiveRange' data-ref="_ZN4llvm9LiveRangeC1ERKS0_RNS_20BumpPtrAllocatorImplINS_15MallocAllocatorELm4096ELm4096EEE">(</a><a class="local col0 ref" href="#520ToMerge" title='ToMerge' data-ref="520ToMerge">ToMerge</a>, <a class="local col3 ref" href="#523Allocator" title='Allocator' data-ref="523Allocator">Allocator</a>);</td></tr>
<tr><th id="3278">3278</th><td>          <a class="tu member" href="#_ZN12_GLOBAL__N_117RegisterCoalescer16joinSubRegRangesERN4llvm9LiveRangeES3_NS1_11LaneBitmaskERKNS1_13CoalescerPairE" title='(anonymous namespace)::RegisterCoalescer::joinSubRegRanges' data-use='c' data-ref="_ZN12_GLOBAL__N_117RegisterCoalescer16joinSubRegRangesERN4llvm9LiveRangeES3_NS1_11LaneBitmaskERKNS1_13CoalescerPairE">joinSubRegRanges</a>(<span class='refarg'><a class="local col4 ref" href="#524SR" title='SR' data-ref="524SR">SR</a></span>, <span class='refarg'><a class="local col5 ref" href="#525RangeCopy" title='RangeCopy' data-ref="525RangeCopy">RangeCopy</a></span>, <a class="ref fake" href="../../include/llvm/MC/LaneBitmask.h.html#39" title='llvm::LaneBitmask::LaneBitmask' data-ref="_ZN4llvm11LaneBitmaskC1ERKS0_"></a><a class="local col4 ref" href="#524SR" title='SR' data-ref="524SR">SR</a>.<a class="ref" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveInterval::SubRange::LaneMask" title='llvm::LiveInterval::SubRange::LaneMask' data-ref="llvm::LiveInterval::SubRange::LaneMask">LaneMask</a>, <a class="local col2 ref" href="#522CP" title='CP' data-ref="522CP">CP</a>);</td></tr>
<tr><th id="3279">3279</th><td>        }</td></tr>
<tr><th id="3280">3280</th><td>      },</td></tr>
<tr><th id="3281">3281</th><td>      *<a class="tu member" href="#(anonymousnamespace)::RegisterCoalescer::LIS" title='(anonymous namespace)::RegisterCoalescer::LIS' data-use='r' data-ref="(anonymousnamespace)::RegisterCoalescer::LIS">LIS</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/LiveIntervals.h.html#_ZNK4llvm13LiveIntervals14getSlotIndexesEv" title='llvm::LiveIntervals::getSlotIndexes' data-ref="_ZNK4llvm13LiveIntervals14getSlotIndexesEv">getSlotIndexes</a>(), *<a class="tu member" href="#(anonymousnamespace)::RegisterCoalescer::TRI" title='(anonymous namespace)::RegisterCoalescer::TRI' data-use='r' data-ref="(anonymousnamespace)::RegisterCoalescer::TRI">TRI</a>);</td></tr>
<tr><th id="3282">3282</th><td>}</td></tr>
<tr><th id="3283">3283</th><td></td></tr>
<tr><th id="3284">3284</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::RegisterCoalescer" title='(anonymous namespace)::RegisterCoalescer' data-ref="(anonymousnamespace)::RegisterCoalescer">RegisterCoalescer</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_117RegisterCoalescer22isHighCostLiveIntervalERN4llvm12LiveIntervalE" title='(anonymous namespace)::RegisterCoalescer::isHighCostLiveInterval' data-type='bool (anonymous namespace)::RegisterCoalescer::isHighCostLiveInterval(llvm::LiveInterval &amp; LI)' data-ref="_ZN12_GLOBAL__N_117RegisterCoalescer22isHighCostLiveIntervalERN4llvm12LiveIntervalE">isHighCostLiveInterval</dfn>(<a class="type" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveInterval" title='llvm::LiveInterval' data-ref="llvm::LiveInterval">LiveInterval</a> &amp;<dfn class="local col6 decl" id="526LI" title='LI' data-type='llvm::LiveInterval &amp;' data-ref="526LI">LI</dfn>) {</td></tr>
<tr><th id="3285">3285</th><td>  <b>if</b> (<a class="local col6 ref" href="#526LI" title='LI' data-ref="526LI">LI</a>.<a class="ref" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveRange::valnos" title='llvm::LiveRange::valnos' data-ref="llvm::LiveRange::valnos">valnos</a>.<a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZNK4llvm15SmallVectorBase4sizeEv" title='llvm::SmallVectorBase::size' data-ref="_ZNK4llvm15SmallVectorBase4sizeEv">size</a>() &lt; <a class="ref fake" href="../../include/llvm/Support/CommandLine.h.html#_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev" title='llvm::cl::opt_storage&lt;type-parameter-0-0, false, false&gt;::operator type-parameter-0-0' data-ref="_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev"></a><a class="tu ref" href="#LargeIntervalSizeThreshold" title='LargeIntervalSizeThreshold' data-use='m' data-ref="LargeIntervalSizeThreshold">LargeIntervalSizeThreshold</a>)</td></tr>
<tr><th id="3286">3286</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="3287">3287</th><td>  <em>auto</em> &amp;<dfn class="local col7 decl" id="527Counter" title='Counter' data-type='unsigned long &amp;' data-ref="527Counter">Counter</dfn> = <a class="tu member" href="#(anonymousnamespace)::RegisterCoalescer::LargeLIVisitCounter" title='(anonymous namespace)::RegisterCoalescer::LargeLIVisitCounter' data-use='m' data-ref="(anonymousnamespace)::RegisterCoalescer::LargeLIVisitCounter">LargeLIVisitCounter</a><a class="ref" href="../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm12DenseMapBaseixERKT0_" title='llvm::DenseMapBase::operator[]' data-ref="_ZN4llvm12DenseMapBaseixERKT0_">[<a class="local col6 ref" href="#526LI" title='LI' data-ref="526LI">LI</a>.<a class="ref" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveInterval::reg" title='llvm::LiveInterval::reg' data-ref="llvm::LiveInterval::reg">reg</a>]</a>;</td></tr>
<tr><th id="3288">3288</th><td>  <b>if</b> (<a class="local col7 ref" href="#527Counter" title='Counter' data-ref="527Counter">Counter</a> &lt; <a class="ref fake" href="../../include/llvm/Support/CommandLine.h.html#_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev" title='llvm::cl::opt_storage&lt;type-parameter-0-0, false, false&gt;::operator type-parameter-0-0' data-ref="_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev"></a><a class="tu ref" href="#LargeIntervalFreqThreshold" title='LargeIntervalFreqThreshold' data-use='m' data-ref="LargeIntervalFreqThreshold">LargeIntervalFreqThreshold</a>) {</td></tr>
<tr><th id="3289">3289</th><td>    <a class="local col7 ref" href="#527Counter" title='Counter' data-ref="527Counter">Counter</a>++;</td></tr>
<tr><th id="3290">3290</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="3291">3291</th><td>  }</td></tr>
<tr><th id="3292">3292</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="3293">3293</th><td>}</td></tr>
<tr><th id="3294">3294</th><td></td></tr>
<tr><th id="3295">3295</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::RegisterCoalescer" title='(anonymous namespace)::RegisterCoalescer' data-ref="(anonymousnamespace)::RegisterCoalescer">RegisterCoalescer</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_117RegisterCoalescer12joinVirtRegsERN4llvm13CoalescerPairE" title='(anonymous namespace)::RegisterCoalescer::joinVirtRegs' data-type='bool (anonymous namespace)::RegisterCoalescer::joinVirtRegs(llvm::CoalescerPair &amp; CP)' data-ref="_ZN12_GLOBAL__N_117RegisterCoalescer12joinVirtRegsERN4llvm13CoalescerPairE">joinVirtRegs</dfn>(<a class="type" href="RegisterCoalescer.h.html#llvm::CoalescerPair" title='llvm::CoalescerPair' data-ref="llvm::CoalescerPair">CoalescerPair</a> &amp;<dfn class="local col8 decl" id="528CP" title='CP' data-type='llvm::CoalescerPair &amp;' data-ref="528CP">CP</dfn>) {</td></tr>
<tr><th id="3296">3296</th><td>  <a class="type" href="../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector">SmallVector</a>&lt;<a class="type" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::VNInfo" title='llvm::VNInfo' data-ref="llvm::VNInfo">VNInfo</a>*, <var>16</var>&gt; <a class="ref fake" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1Ev" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-ref="_ZN4llvm11SmallVectorC1Ev"></a><dfn class="local col9 decl" id="529NewVNInfo" title='NewVNInfo' data-type='SmallVector&lt;llvm::VNInfo *, 16&gt;' data-ref="529NewVNInfo">NewVNInfo</dfn>;</td></tr>
<tr><th id="3297">3297</th><td>  <a class="type" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveInterval" title='llvm::LiveInterval' data-ref="llvm::LiveInterval">LiveInterval</a> &amp;<dfn class="local col0 decl" id="530RHS" title='RHS' data-type='llvm::LiveInterval &amp;' data-ref="530RHS">RHS</dfn> = <a class="tu member" href="#(anonymousnamespace)::RegisterCoalescer::LIS" title='(anonymous namespace)::RegisterCoalescer::LIS' data-use='r' data-ref="(anonymousnamespace)::RegisterCoalescer::LIS">LIS</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/LiveIntervals.h.html#_ZN4llvm13LiveIntervals11getIntervalEj" title='llvm::LiveIntervals::getInterval' data-ref="_ZN4llvm13LiveIntervals11getIntervalEj">getInterval</a>(<a class="local col8 ref" href="#528CP" title='CP' data-ref="528CP">CP</a>.<a class="ref" href="RegisterCoalescer.h.html#_ZNK4llvm13CoalescerPair9getSrcRegEv" title='llvm::CoalescerPair::getSrcReg' data-ref="_ZNK4llvm13CoalescerPair9getSrcRegEv">getSrcReg</a>());</td></tr>
<tr><th id="3298">3298</th><td>  <a class="type" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveInterval" title='llvm::LiveInterval' data-ref="llvm::LiveInterval">LiveInterval</a> &amp;<dfn class="local col1 decl" id="531LHS" title='LHS' data-type='llvm::LiveInterval &amp;' data-ref="531LHS">LHS</dfn> = <a class="tu member" href="#(anonymousnamespace)::RegisterCoalescer::LIS" title='(anonymous namespace)::RegisterCoalescer::LIS' data-use='r' data-ref="(anonymousnamespace)::RegisterCoalescer::LIS">LIS</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/LiveIntervals.h.html#_ZN4llvm13LiveIntervals11getIntervalEj" title='llvm::LiveIntervals::getInterval' data-ref="_ZN4llvm13LiveIntervals11getIntervalEj">getInterval</a>(<a class="local col8 ref" href="#528CP" title='CP' data-ref="528CP">CP</a>.<a class="ref" href="RegisterCoalescer.h.html#_ZNK4llvm13CoalescerPair9getDstRegEv" title='llvm::CoalescerPair::getDstReg' data-ref="_ZNK4llvm13CoalescerPair9getDstRegEv">getDstReg</a>());</td></tr>
<tr><th id="3299">3299</th><td>  <em>bool</em> <dfn class="local col2 decl" id="532TrackSubRegLiveness" title='TrackSubRegLiveness' data-type='bool' data-ref="532TrackSubRegLiveness">TrackSubRegLiveness</dfn> = <a class="tu member" href="#(anonymousnamespace)::RegisterCoalescer::MRI" title='(anonymous namespace)::RegisterCoalescer::MRI' data-use='r' data-ref="(anonymousnamespace)::RegisterCoalescer::MRI">MRI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo25shouldTrackSubRegLivenessERKNS_19TargetRegisterClassE" title='llvm::MachineRegisterInfo::shouldTrackSubRegLiveness' data-ref="_ZNK4llvm19MachineRegisterInfo25shouldTrackSubRegLivenessERKNS_19TargetRegisterClassE">shouldTrackSubRegLiveness</a>(*<a class="local col8 ref" href="#528CP" title='CP' data-ref="528CP">CP</a>.<a class="ref" href="RegisterCoalescer.h.html#_ZNK4llvm13CoalescerPair8getNewRCEv" title='llvm::CoalescerPair::getNewRC' data-ref="_ZNK4llvm13CoalescerPair8getNewRCEv">getNewRC</a>());</td></tr>
<tr><th id="3300">3300</th><td>  <a class="tu type" href="#(anonymousnamespace)::JoinVals" title='(anonymous namespace)::JoinVals' data-ref="(anonymousnamespace)::JoinVals">JoinVals</a> <dfn class="local col3 decl" id="533RHSVals" title='RHSVals' data-type='(anonymous namespace)::JoinVals' data-ref="533RHSVals">RHSVals</dfn><a class="tu ref" href="#_ZN12_GLOBAL__N_18JoinValsC1ERN4llvm9LiveRangeEjjNS1_11LaneBitmaskERNS1_15SmallVectorImplIPNS1_6VNInfoEEERKNS1_13CoalescerPairEPNS1_13LiveIntervalsEPK11370826" title='(anonymous namespace)::JoinVals::JoinVals' data-use='c' data-ref="_ZN12_GLOBAL__N_18JoinValsC1ERN4llvm9LiveRangeEjjNS1_11LaneBitmaskERNS1_15SmallVectorImplIPNS1_6VNInfoEEERKNS1_13CoalescerPairEPNS1_13LiveIntervalsEPK11370826">(</a><a class="local col0 ref" href="#530RHS" title='RHS' data-ref="530RHS">RHS</a>, <a class="local col8 ref" href="#528CP" title='CP' data-ref="528CP">CP</a>.<a class="ref" href="RegisterCoalescer.h.html#_ZNK4llvm13CoalescerPair9getSrcRegEv" title='llvm::CoalescerPair::getSrcReg' data-ref="_ZNK4llvm13CoalescerPair9getSrcRegEv">getSrcReg</a>(), <a class="local col8 ref" href="#528CP" title='CP' data-ref="528CP">CP</a>.<a class="ref" href="RegisterCoalescer.h.html#_ZNK4llvm13CoalescerPair9getSrcIdxEv" title='llvm::CoalescerPair::getSrcIdx' data-ref="_ZNK4llvm13CoalescerPair9getSrcIdxEv">getSrcIdx</a>(), <a class="type" href="../../include/llvm/MC/LaneBitmask.h.html#llvm::LaneBitmask" title='llvm::LaneBitmask' data-ref="llvm::LaneBitmask">LaneBitmask</a>::<a class="ref" href="../../include/llvm/MC/LaneBitmask.h.html#_ZN4llvm11LaneBitmask7getNoneEv" title='llvm::LaneBitmask::getNone' data-ref="_ZN4llvm11LaneBitmask7getNoneEv">getNone</a>(),</td></tr>
<tr><th id="3301">3301</th><td>                   <a class="local col9 ref" href="#529NewVNInfo" title='NewVNInfo' data-ref="529NewVNInfo">NewVNInfo</a>, <a class="local col8 ref" href="#528CP" title='CP' data-ref="528CP">CP</a>, <a class="tu member" href="#(anonymousnamespace)::RegisterCoalescer::LIS" title='(anonymous namespace)::RegisterCoalescer::LIS' data-use='r' data-ref="(anonymousnamespace)::RegisterCoalescer::LIS">LIS</a>, <a class="tu member" href="#(anonymousnamespace)::RegisterCoalescer::TRI" title='(anonymous namespace)::RegisterCoalescer::TRI' data-use='r' data-ref="(anonymousnamespace)::RegisterCoalescer::TRI">TRI</a>, <b>false</b>, <a class="local col2 ref" href="#532TrackSubRegLiveness" title='TrackSubRegLiveness' data-ref="532TrackSubRegLiveness">TrackSubRegLiveness</a>);</td></tr>
<tr><th id="3302">3302</th><td>  <a class="tu type" href="#(anonymousnamespace)::JoinVals" title='(anonymous namespace)::JoinVals' data-ref="(anonymousnamespace)::JoinVals">JoinVals</a> <dfn class="local col4 decl" id="534LHSVals" title='LHSVals' data-type='(anonymous namespace)::JoinVals' data-ref="534LHSVals">LHSVals</dfn><a class="tu ref" href="#_ZN12_GLOBAL__N_18JoinValsC1ERN4llvm9LiveRangeEjjNS1_11LaneBitmaskERNS1_15SmallVectorImplIPNS1_6VNInfoEEERKNS1_13CoalescerPairEPNS1_13LiveIntervalsEPK11370826" title='(anonymous namespace)::JoinVals::JoinVals' data-use='c' data-ref="_ZN12_GLOBAL__N_18JoinValsC1ERN4llvm9LiveRangeEjjNS1_11LaneBitmaskERNS1_15SmallVectorImplIPNS1_6VNInfoEEERKNS1_13CoalescerPairEPNS1_13LiveIntervalsEPK11370826">(</a><a class="local col1 ref" href="#531LHS" title='LHS' data-ref="531LHS">LHS</a>, <a class="local col8 ref" href="#528CP" title='CP' data-ref="528CP">CP</a>.<a class="ref" href="RegisterCoalescer.h.html#_ZNK4llvm13CoalescerPair9getDstRegEv" title='llvm::CoalescerPair::getDstReg' data-ref="_ZNK4llvm13CoalescerPair9getDstRegEv">getDstReg</a>(), <a class="local col8 ref" href="#528CP" title='CP' data-ref="528CP">CP</a>.<a class="ref" href="RegisterCoalescer.h.html#_ZNK4llvm13CoalescerPair9getDstIdxEv" title='llvm::CoalescerPair::getDstIdx' data-ref="_ZNK4llvm13CoalescerPair9getDstIdxEv">getDstIdx</a>(), <a class="type" href="../../include/llvm/MC/LaneBitmask.h.html#llvm::LaneBitmask" title='llvm::LaneBitmask' data-ref="llvm::LaneBitmask">LaneBitmask</a>::<a class="ref" href="../../include/llvm/MC/LaneBitmask.h.html#_ZN4llvm11LaneBitmask7getNoneEv" title='llvm::LaneBitmask::getNone' data-ref="_ZN4llvm11LaneBitmask7getNoneEv">getNone</a>(),</td></tr>
<tr><th id="3303">3303</th><td>                   <a class="local col9 ref" href="#529NewVNInfo" title='NewVNInfo' data-ref="529NewVNInfo">NewVNInfo</a>, <a class="local col8 ref" href="#528CP" title='CP' data-ref="528CP">CP</a>, <a class="tu member" href="#(anonymousnamespace)::RegisterCoalescer::LIS" title='(anonymous namespace)::RegisterCoalescer::LIS' data-use='r' data-ref="(anonymousnamespace)::RegisterCoalescer::LIS">LIS</a>, <a class="tu member" href="#(anonymousnamespace)::RegisterCoalescer::TRI" title='(anonymous namespace)::RegisterCoalescer::TRI' data-use='r' data-ref="(anonymousnamespace)::RegisterCoalescer::TRI">TRI</a>, <b>false</b>, <a class="local col2 ref" href="#532TrackSubRegLiveness" title='TrackSubRegLiveness' data-ref="532TrackSubRegLiveness">TrackSubRegLiveness</a>);</td></tr>
<tr><th id="3304">3304</th><td></td></tr>
<tr><th id="3305">3305</th><td>  <a class="macro" href="../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;regalloc&quot;)) { dbgs() &lt;&lt; &quot;\t\tRHS = &quot; &lt;&lt; RHS &lt;&lt; &quot;\n\t\tLHS = &quot; &lt;&lt; LHS &lt;&lt; &apos;\n&apos;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"\t\tRHS = "</q> <a class="ref" href="../../include/llvm/CodeGen/LiveInterval.h.html#_ZN4llvmlsERNS_11raw_ostreamERKNS_12LiveIntervalE" title='llvm::operator&lt;&lt;' data-ref="_ZN4llvmlsERNS_11raw_ostreamERKNS_12LiveIntervalE">&lt;&lt;</a> <a class="local col0 ref" href="#530RHS" title='RHS' data-ref="530RHS">RHS</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"\n\t\tLHS = "</q> <a class="ref" href="../../include/llvm/CodeGen/LiveInterval.h.html#_ZN4llvmlsERNS_11raw_ostreamERKNS_12LiveIntervalE" title='llvm::operator&lt;&lt;' data-ref="_ZN4llvmlsERNS_11raw_ostreamERKNS_12LiveIntervalE">&lt;&lt;</a> <a class="local col1 ref" href="#531LHS" title='LHS' data-ref="531LHS">LHS</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEc">&lt;&lt;</a> <kbd>'\n'</kbd>);</td></tr>
<tr><th id="3306">3306</th><td></td></tr>
<tr><th id="3307">3307</th><td>  <b>if</b> (<a class="tu member" href="#_ZN12_GLOBAL__N_117RegisterCoalescer22isHighCostLiveIntervalERN4llvm12LiveIntervalE" title='(anonymous namespace)::RegisterCoalescer::isHighCostLiveInterval' data-use='c' data-ref="_ZN12_GLOBAL__N_117RegisterCoalescer22isHighCostLiveIntervalERN4llvm12LiveIntervalE">isHighCostLiveInterval</a>(<span class='refarg'><a class="local col1 ref" href="#531LHS" title='LHS' data-ref="531LHS">LHS</a></span>) || <a class="tu member" href="#_ZN12_GLOBAL__N_117RegisterCoalescer22isHighCostLiveIntervalERN4llvm12LiveIntervalE" title='(anonymous namespace)::RegisterCoalescer::isHighCostLiveInterval' data-use='c' data-ref="_ZN12_GLOBAL__N_117RegisterCoalescer22isHighCostLiveIntervalERN4llvm12LiveIntervalE">isHighCostLiveInterval</a>(<span class='refarg'><a class="local col0 ref" href="#530RHS" title='RHS' data-ref="530RHS">RHS</a></span>))</td></tr>
<tr><th id="3308">3308</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="3309">3309</th><td></td></tr>
<tr><th id="3310">3310</th><td>  <i>// First compute NewVNInfo and the simple value mappings.</i></td></tr>
<tr><th id="3311">3311</th><td><i>  // Detect impossible conflicts early.</i></td></tr>
<tr><th id="3312">3312</th><td>  <b>if</b> (!<a class="local col4 ref" href="#534LHSVals" title='LHSVals' data-ref="534LHSVals">LHSVals</a>.<a class="tu ref" href="#_ZN12_GLOBAL__N_18JoinVals9mapValuesERS0_" title='(anonymous namespace)::JoinVals::mapValues' data-use='c' data-ref="_ZN12_GLOBAL__N_18JoinVals9mapValuesERS0_">mapValues</a>(<span class='refarg'><a class="local col3 ref" href="#533RHSVals" title='RHSVals' data-ref="533RHSVals">RHSVals</a></span>) || !<a class="local col3 ref" href="#533RHSVals" title='RHSVals' data-ref="533RHSVals">RHSVals</a>.<a class="tu ref" href="#_ZN12_GLOBAL__N_18JoinVals9mapValuesERS0_" title='(anonymous namespace)::JoinVals::mapValues' data-use='c' data-ref="_ZN12_GLOBAL__N_18JoinVals9mapValuesERS0_">mapValues</a>(<span class='refarg'><a class="local col4 ref" href="#534LHSVals" title='LHSVals' data-ref="534LHSVals">LHSVals</a></span>))</td></tr>
<tr><th id="3313">3313</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="3314">3314</th><td></td></tr>
<tr><th id="3315">3315</th><td>  <i>// Some conflicts can only be resolved after all values have been mapped.</i></td></tr>
<tr><th id="3316">3316</th><td>  <b>if</b> (!<a class="local col4 ref" href="#534LHSVals" title='LHSVals' data-ref="534LHSVals">LHSVals</a>.<a class="tu ref" href="#_ZN12_GLOBAL__N_18JoinVals16resolveConflictsERS0_" title='(anonymous namespace)::JoinVals::resolveConflicts' data-use='c' data-ref="_ZN12_GLOBAL__N_18JoinVals16resolveConflictsERS0_">resolveConflicts</a>(<span class='refarg'><a class="local col3 ref" href="#533RHSVals" title='RHSVals' data-ref="533RHSVals">RHSVals</a></span>) || !<a class="local col3 ref" href="#533RHSVals" title='RHSVals' data-ref="533RHSVals">RHSVals</a>.<a class="tu ref" href="#_ZN12_GLOBAL__N_18JoinVals16resolveConflictsERS0_" title='(anonymous namespace)::JoinVals::resolveConflicts' data-use='c' data-ref="_ZN12_GLOBAL__N_18JoinVals16resolveConflictsERS0_">resolveConflicts</a>(<span class='refarg'><a class="local col4 ref" href="#534LHSVals" title='LHSVals' data-ref="534LHSVals">LHSVals</a></span>))</td></tr>
<tr><th id="3317">3317</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="3318">3318</th><td></td></tr>
<tr><th id="3319">3319</th><td>  <i>// All clear, the live ranges can be merged.</i></td></tr>
<tr><th id="3320">3320</th><td>  <b>if</b> (<a class="local col0 ref" href="#530RHS" title='RHS' data-ref="530RHS">RHS</a>.<a class="ref" href="../../include/llvm/CodeGen/LiveInterval.h.html#_ZNK4llvm12LiveInterval12hasSubRangesEv" title='llvm::LiveInterval::hasSubRanges' data-ref="_ZNK4llvm12LiveInterval12hasSubRangesEv">hasSubRanges</a>() || <a class="local col1 ref" href="#531LHS" title='LHS' data-ref="531LHS">LHS</a>.<a class="ref" href="../../include/llvm/CodeGen/LiveInterval.h.html#_ZNK4llvm12LiveInterval12hasSubRangesEv" title='llvm::LiveInterval::hasSubRanges' data-ref="_ZNK4llvm12LiveInterval12hasSubRangesEv">hasSubRanges</a>()) {</td></tr>
<tr><th id="3321">3321</th><td>    <a class="typedef" href="../../include/llvm/Support/Allocator.h.html#llvm::BumpPtrAllocator" title='llvm::BumpPtrAllocator' data-type='BumpPtrAllocatorImpl&lt;&gt;' data-ref="llvm::BumpPtrAllocator">BumpPtrAllocator</a> &amp;<dfn class="local col5 decl" id="535Allocator" title='Allocator' data-type='BumpPtrAllocator &amp;' data-ref="535Allocator">Allocator</dfn> = <a class="tu member" href="#(anonymousnamespace)::RegisterCoalescer::LIS" title='(anonymous namespace)::RegisterCoalescer::LIS' data-use='r' data-ref="(anonymousnamespace)::RegisterCoalescer::LIS">LIS</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/LiveIntervals.h.html#_ZN4llvm13LiveIntervals18getVNInfoAllocatorEv" title='llvm::LiveIntervals::getVNInfoAllocator' data-ref="_ZN4llvm13LiveIntervals18getVNInfoAllocatorEv">getVNInfoAllocator</a>();</td></tr>
<tr><th id="3322">3322</th><td></td></tr>
<tr><th id="3323">3323</th><td>    <i>// Transform lanemasks from the LHS to masks in the coalesced register and</i></td></tr>
<tr><th id="3324">3324</th><td><i>    // create initial subranges if necessary.</i></td></tr>
<tr><th id="3325">3325</th><td>    <em>unsigned</em> <dfn class="local col6 decl" id="536DstIdx" title='DstIdx' data-type='unsigned int' data-ref="536DstIdx">DstIdx</dfn> = <a class="local col8 ref" href="#528CP" title='CP' data-ref="528CP">CP</a>.<a class="ref" href="RegisterCoalescer.h.html#_ZNK4llvm13CoalescerPair9getDstIdxEv" title='llvm::CoalescerPair::getDstIdx' data-ref="_ZNK4llvm13CoalescerPair9getDstIdxEv">getDstIdx</a>();</td></tr>
<tr><th id="3326">3326</th><td>    <b>if</b> (!<a class="local col1 ref" href="#531LHS" title='LHS' data-ref="531LHS">LHS</a>.<a class="ref" href="../../include/llvm/CodeGen/LiveInterval.h.html#_ZNK4llvm12LiveInterval12hasSubRangesEv" title='llvm::LiveInterval::hasSubRanges' data-ref="_ZNK4llvm12LiveInterval12hasSubRangesEv">hasSubRanges</a>()) {</td></tr>
<tr><th id="3327">3327</th><td>      <a class="type" href="../../include/llvm/MC/LaneBitmask.h.html#llvm::LaneBitmask" title='llvm::LaneBitmask' data-ref="llvm::LaneBitmask">LaneBitmask</a> <dfn class="local col7 decl" id="537Mask" title='Mask' data-type='llvm::LaneBitmask' data-ref="537Mask">Mask</dfn> = <a class="local col6 ref" href="#536DstIdx" title='DstIdx' data-ref="536DstIdx">DstIdx</a> == <var>0</var> ? <a class="local col8 ref" href="#528CP" title='CP' data-ref="528CP">CP</a>.<a class="ref" href="RegisterCoalescer.h.html#_ZNK4llvm13CoalescerPair8getNewRCEv" title='llvm::CoalescerPair::getNewRC' data-ref="_ZNK4llvm13CoalescerPair8getNewRCEv">getNewRC</a>()-&gt;<a class="ref" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm19TargetRegisterClass11getLaneMaskEv" title='llvm::TargetRegisterClass::getLaneMask' data-ref="_ZNK4llvm19TargetRegisterClass11getLaneMaskEv">getLaneMask</a>()</td></tr>
<tr><th id="3328">3328</th><td>                                     : <a class="tu member" href="#(anonymousnamespace)::RegisterCoalescer::TRI" title='(anonymous namespace)::RegisterCoalescer::TRI' data-use='r' data-ref="(anonymousnamespace)::RegisterCoalescer::TRI">TRI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm18TargetRegisterInfo22getSubRegIndexLaneMaskEj" title='llvm::TargetRegisterInfo::getSubRegIndexLaneMask' data-ref="_ZNK4llvm18TargetRegisterInfo22getSubRegIndexLaneMaskEj">getSubRegIndexLaneMask</a>(<a class="local col6 ref" href="#536DstIdx" title='DstIdx' data-ref="536DstIdx">DstIdx</a>);</td></tr>
<tr><th id="3329">3329</th><td>      <i>// LHS must support subregs or we wouldn't be in this codepath.</i></td></tr>
<tr><th id="3330">3330</th><td>      <a class="macro" href="../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (Mask.any()) ? void (0) : __assert_fail (&quot;Mask.any()&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/RegisterCoalescer.cpp&quot;, 3330, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col7 ref" href="#537Mask" title='Mask' data-ref="537Mask">Mask</a>.<a class="ref" href="../../include/llvm/MC/LaneBitmask.h.html#_ZNK4llvm11LaneBitmask3anyEv" title='llvm::LaneBitmask::any' data-ref="_ZNK4llvm11LaneBitmask3anyEv">any</a>());</td></tr>
<tr><th id="3331">3331</th><td>      <a class="local col1 ref" href="#531LHS" title='LHS' data-ref="531LHS">LHS</a>.<a class="ref" href="../../include/llvm/CodeGen/LiveInterval.h.html#_ZN4llvm12LiveInterval18createSubRangeFromERNS_20BumpPtrAllocatorImplINS_15MallocAllocatorELm4096ELm4096EEENS_11LaneBitmaskERKNS_9LiveRangeE" title='llvm::LiveInterval::createSubRangeFrom' data-ref="_ZN4llvm12LiveInterval18createSubRangeFromERNS_20BumpPtrAllocatorImplINS_15MallocAllocatorELm4096ELm4096EEENS_11LaneBitmaskERKNS_9LiveRangeE">createSubRangeFrom</a>(<span class='refarg'><a class="local col5 ref" href="#535Allocator" title='Allocator' data-ref="535Allocator">Allocator</a></span>, <a class="ref fake" href="../../include/llvm/MC/LaneBitmask.h.html#39" title='llvm::LaneBitmask::LaneBitmask' data-ref="_ZN4llvm11LaneBitmaskC1ERKS0_"></a><a class="local col7 ref" href="#537Mask" title='Mask' data-ref="537Mask">Mask</a>, <a class="local col1 ref" href="#531LHS" title='LHS' data-ref="531LHS">LHS</a>);</td></tr>
<tr><th id="3332">3332</th><td>    } <b>else</b> <b>if</b> (<a class="local col6 ref" href="#536DstIdx" title='DstIdx' data-ref="536DstIdx">DstIdx</a> != <var>0</var>) {</td></tr>
<tr><th id="3333">3333</th><td>      <i>// Transform LHS lanemasks to new register class if necessary.</i></td></tr>
<tr><th id="3334">3334</th><td>      <b>for</b> (<a class="type" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveInterval" title='llvm::LiveInterval' data-ref="llvm::LiveInterval">LiveInterval</a>::<a class="type" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveInterval::SubRange" title='llvm::LiveInterval::SubRange' data-ref="llvm::LiveInterval::SubRange">SubRange</a> &amp;<dfn class="local col8 decl" id="538R" title='R' data-type='LiveInterval::SubRange &amp;' data-ref="538R">R</dfn> : <a class="local col1 ref" href="#531LHS" title='LHS' data-ref="531LHS">LHS</a>.<a class="ref" href="../../include/llvm/CodeGen/LiveInterval.h.html#_ZN4llvm12LiveInterval9subrangesEv" title='llvm::LiveInterval::subranges' data-ref="_ZN4llvm12LiveInterval9subrangesEv">subranges</a>()) {</td></tr>
<tr><th id="3335">3335</th><td>        <a class="type" href="../../include/llvm/MC/LaneBitmask.h.html#llvm::LaneBitmask" title='llvm::LaneBitmask' data-ref="llvm::LaneBitmask">LaneBitmask</a> <dfn class="local col9 decl" id="539Mask" title='Mask' data-type='llvm::LaneBitmask' data-ref="539Mask">Mask</dfn> = <a class="tu member" href="#(anonymousnamespace)::RegisterCoalescer::TRI" title='(anonymous namespace)::RegisterCoalescer::TRI' data-use='r' data-ref="(anonymousnamespace)::RegisterCoalescer::TRI">TRI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm18TargetRegisterInfo26composeSubRegIndexLaneMaskEjNS_11LaneBitmaskE" title='llvm::TargetRegisterInfo::composeSubRegIndexLaneMask' data-ref="_ZNK4llvm18TargetRegisterInfo26composeSubRegIndexLaneMaskEjNS_11LaneBitmaskE">composeSubRegIndexLaneMask</a>(<a class="local col6 ref" href="#536DstIdx" title='DstIdx' data-ref="536DstIdx">DstIdx</a>, <a class="ref fake" href="../../include/llvm/MC/LaneBitmask.h.html#39" title='llvm::LaneBitmask::LaneBitmask' data-ref="_ZN4llvm11LaneBitmaskC1ERKS0_"></a><a class="local col8 ref" href="#538R" title='R' data-ref="538R">R</a>.<a class="ref" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveInterval::SubRange::LaneMask" title='llvm::LiveInterval::SubRange::LaneMask' data-ref="llvm::LiveInterval::SubRange::LaneMask">LaneMask</a>);</td></tr>
<tr><th id="3336">3336</th><td>        <a class="local col8 ref" href="#538R" title='R' data-ref="538R">R</a>.<a class="ref" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveInterval::SubRange::LaneMask" title='llvm::LiveInterval::SubRange::LaneMask' data-ref="llvm::LiveInterval::SubRange::LaneMask">LaneMask</a> <a class="ref" href="../../include/llvm/MC/LaneBitmask.h.html#39" title='llvm::LaneBitmask::operator=' data-ref="_ZN4llvm11LaneBitmaskaSERKS0_">=</a> <a class="local col9 ref" href="#539Mask" title='Mask' data-ref="539Mask">Mask</a>;</td></tr>
<tr><th id="3337">3337</th><td>      }</td></tr>
<tr><th id="3338">3338</th><td>    }</td></tr>
<tr><th id="3339">3339</th><td>    <a class="macro" href="../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;regalloc&quot;)) { dbgs() &lt;&lt; &quot;\t\tLHST = &quot; &lt;&lt; printReg(CP.getDstReg()) &lt;&lt; &apos; &apos; &lt;&lt; LHS &lt;&lt; &apos;\n&apos;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"\t\tLHST = "</q> <a class="ref" href="../../include/llvm/Support/Printable.h.html#_ZN4llvmlsERNS_11raw_ostreamERKNS_9PrintableE" title='llvm::operator&lt;&lt;' data-ref="_ZN4llvmlsERNS_11raw_ostreamERKNS_9PrintableE">&lt;&lt;</a> <a class="ref" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm8printRegEjPKNS_18TargetRegisterInfoEjPKNS_19MachineRegisterInfoE" title='llvm::printReg' data-ref="_ZN4llvm8printRegEjPKNS_18TargetRegisterInfoEjPKNS_19MachineRegisterInfoE">printReg</a>(<a class="local col8 ref" href="#528CP" title='CP' data-ref="528CP">CP</a>.<a class="ref" href="RegisterCoalescer.h.html#_ZNK4llvm13CoalescerPair9getDstRegEv" title='llvm::CoalescerPair::getDstReg' data-ref="_ZNK4llvm13CoalescerPair9getDstRegEv">getDstReg</a>()) <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEc">&lt;&lt;</a> <kbd>' '</kbd> <a class="ref" href="../../include/llvm/CodeGen/LiveInterval.h.html#_ZN4llvmlsERNS_11raw_ostreamERKNS_12LiveIntervalE" title='llvm::operator&lt;&lt;' data-ref="_ZN4llvmlsERNS_11raw_ostreamERKNS_12LiveIntervalE">&lt;&lt;</a> <a class="local col1 ref" href="#531LHS" title='LHS' data-ref="531LHS">LHS</a></td></tr>
<tr><th id="3340">3340</th><td>                      <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEc">&lt;&lt;</a> <kbd>'\n'</kbd>);</td></tr>
<tr><th id="3341">3341</th><td></td></tr>
<tr><th id="3342">3342</th><td>    <i>// Determine lanemasks of RHS in the coalesced register and merge subranges.</i></td></tr>
<tr><th id="3343">3343</th><td>    <em>unsigned</em> <dfn class="local col0 decl" id="540SrcIdx" title='SrcIdx' data-type='unsigned int' data-ref="540SrcIdx">SrcIdx</dfn> = <a class="local col8 ref" href="#528CP" title='CP' data-ref="528CP">CP</a>.<a class="ref" href="RegisterCoalescer.h.html#_ZNK4llvm13CoalescerPair9getSrcIdxEv" title='llvm::CoalescerPair::getSrcIdx' data-ref="_ZNK4llvm13CoalescerPair9getSrcIdxEv">getSrcIdx</a>();</td></tr>
<tr><th id="3344">3344</th><td>    <b>if</b> (!<a class="local col0 ref" href="#530RHS" title='RHS' data-ref="530RHS">RHS</a>.<a class="ref" href="../../include/llvm/CodeGen/LiveInterval.h.html#_ZNK4llvm12LiveInterval12hasSubRangesEv" title='llvm::LiveInterval::hasSubRanges' data-ref="_ZNK4llvm12LiveInterval12hasSubRangesEv">hasSubRanges</a>()) {</td></tr>
<tr><th id="3345">3345</th><td>      <a class="type" href="../../include/llvm/MC/LaneBitmask.h.html#llvm::LaneBitmask" title='llvm::LaneBitmask' data-ref="llvm::LaneBitmask">LaneBitmask</a> <dfn class="local col1 decl" id="541Mask" title='Mask' data-type='llvm::LaneBitmask' data-ref="541Mask">Mask</dfn> = <a class="local col0 ref" href="#540SrcIdx" title='SrcIdx' data-ref="540SrcIdx">SrcIdx</a> == <var>0</var> ? <a class="local col8 ref" href="#528CP" title='CP' data-ref="528CP">CP</a>.<a class="ref" href="RegisterCoalescer.h.html#_ZNK4llvm13CoalescerPair8getNewRCEv" title='llvm::CoalescerPair::getNewRC' data-ref="_ZNK4llvm13CoalescerPair8getNewRCEv">getNewRC</a>()-&gt;<a class="ref" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm19TargetRegisterClass11getLaneMaskEv" title='llvm::TargetRegisterClass::getLaneMask' data-ref="_ZNK4llvm19TargetRegisterClass11getLaneMaskEv">getLaneMask</a>()</td></tr>
<tr><th id="3346">3346</th><td>                                     : <a class="tu member" href="#(anonymousnamespace)::RegisterCoalescer::TRI" title='(anonymous namespace)::RegisterCoalescer::TRI' data-use='r' data-ref="(anonymousnamespace)::RegisterCoalescer::TRI">TRI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm18TargetRegisterInfo22getSubRegIndexLaneMaskEj" title='llvm::TargetRegisterInfo::getSubRegIndexLaneMask' data-ref="_ZNK4llvm18TargetRegisterInfo22getSubRegIndexLaneMaskEj">getSubRegIndexLaneMask</a>(<a class="local col0 ref" href="#540SrcIdx" title='SrcIdx' data-ref="540SrcIdx">SrcIdx</a>);</td></tr>
<tr><th id="3347">3347</th><td>      <a class="tu member" href="#_ZN12_GLOBAL__N_117RegisterCoalescer17mergeSubRangeIntoERN4llvm12LiveIntervalERKNS1_9LiveRangeENS1_11LaneBitmaskERNS1_13CoalescerPairE" title='(anonymous namespace)::RegisterCoalescer::mergeSubRangeInto' data-use='c' data-ref="_ZN12_GLOBAL__N_117RegisterCoalescer17mergeSubRangeIntoERN4llvm12LiveIntervalERKNS1_9LiveRangeENS1_11LaneBitmaskERNS1_13CoalescerPairE">mergeSubRangeInto</a>(<span class='refarg'><a class="local col1 ref" href="#531LHS" title='LHS' data-ref="531LHS">LHS</a></span>, <a class="local col0 ref" href="#530RHS" title='RHS' data-ref="530RHS">RHS</a>, <a class="ref fake" href="../../include/llvm/MC/LaneBitmask.h.html#39" title='llvm::LaneBitmask::LaneBitmask' data-ref="_ZN4llvm11LaneBitmaskC1ERKS0_"></a><a class="local col1 ref" href="#541Mask" title='Mask' data-ref="541Mask">Mask</a>, <span class='refarg'><a class="local col8 ref" href="#528CP" title='CP' data-ref="528CP">CP</a></span>);</td></tr>
<tr><th id="3348">3348</th><td>    } <b>else</b> {</td></tr>
<tr><th id="3349">3349</th><td>      <i>// Pair up subranges and merge.</i></td></tr>
<tr><th id="3350">3350</th><td>      <b>for</b> (<a class="type" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveInterval" title='llvm::LiveInterval' data-ref="llvm::LiveInterval">LiveInterval</a>::<a class="type" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveInterval::SubRange" title='llvm::LiveInterval::SubRange' data-ref="llvm::LiveInterval::SubRange">SubRange</a> &amp;<dfn class="local col2 decl" id="542R" title='R' data-type='LiveInterval::SubRange &amp;' data-ref="542R">R</dfn> : <a class="local col0 ref" href="#530RHS" title='RHS' data-ref="530RHS">RHS</a>.<a class="ref" href="../../include/llvm/CodeGen/LiveInterval.h.html#_ZN4llvm12LiveInterval9subrangesEv" title='llvm::LiveInterval::subranges' data-ref="_ZN4llvm12LiveInterval9subrangesEv">subranges</a>()) {</td></tr>
<tr><th id="3351">3351</th><td>        <a class="type" href="../../include/llvm/MC/LaneBitmask.h.html#llvm::LaneBitmask" title='llvm::LaneBitmask' data-ref="llvm::LaneBitmask">LaneBitmask</a> <dfn class="local col3 decl" id="543Mask" title='Mask' data-type='llvm::LaneBitmask' data-ref="543Mask">Mask</dfn> = <a class="tu member" href="#(anonymousnamespace)::RegisterCoalescer::TRI" title='(anonymous namespace)::RegisterCoalescer::TRI' data-use='r' data-ref="(anonymousnamespace)::RegisterCoalescer::TRI">TRI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm18TargetRegisterInfo26composeSubRegIndexLaneMaskEjNS_11LaneBitmaskE" title='llvm::TargetRegisterInfo::composeSubRegIndexLaneMask' data-ref="_ZNK4llvm18TargetRegisterInfo26composeSubRegIndexLaneMaskEjNS_11LaneBitmaskE">composeSubRegIndexLaneMask</a>(<a class="local col0 ref" href="#540SrcIdx" title='SrcIdx' data-ref="540SrcIdx">SrcIdx</a>, <a class="ref fake" href="../../include/llvm/MC/LaneBitmask.h.html#39" title='llvm::LaneBitmask::LaneBitmask' data-ref="_ZN4llvm11LaneBitmaskC1ERKS0_"></a><a class="local col2 ref" href="#542R" title='R' data-ref="542R">R</a>.<a class="ref" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveInterval::SubRange::LaneMask" title='llvm::LiveInterval::SubRange::LaneMask' data-ref="llvm::LiveInterval::SubRange::LaneMask">LaneMask</a>);</td></tr>
<tr><th id="3352">3352</th><td>        <a class="tu member" href="#_ZN12_GLOBAL__N_117RegisterCoalescer17mergeSubRangeIntoERN4llvm12LiveIntervalERKNS1_9LiveRangeENS1_11LaneBitmaskERNS1_13CoalescerPairE" title='(anonymous namespace)::RegisterCoalescer::mergeSubRangeInto' data-use='c' data-ref="_ZN12_GLOBAL__N_117RegisterCoalescer17mergeSubRangeIntoERN4llvm12LiveIntervalERKNS1_9LiveRangeENS1_11LaneBitmaskERNS1_13CoalescerPairE">mergeSubRangeInto</a>(<span class='refarg'><a class="local col1 ref" href="#531LHS" title='LHS' data-ref="531LHS">LHS</a></span>, <a class="local col2 ref" href="#542R" title='R' data-ref="542R">R</a>, <a class="ref fake" href="../../include/llvm/MC/LaneBitmask.h.html#39" title='llvm::LaneBitmask::LaneBitmask' data-ref="_ZN4llvm11LaneBitmaskC1ERKS0_"></a><a class="local col3 ref" href="#543Mask" title='Mask' data-ref="543Mask">Mask</a>, <span class='refarg'><a class="local col8 ref" href="#528CP" title='CP' data-ref="528CP">CP</a></span>);</td></tr>
<tr><th id="3353">3353</th><td>      }</td></tr>
<tr><th id="3354">3354</th><td>    }</td></tr>
<tr><th id="3355">3355</th><td>    <a class="macro" href="../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;regalloc&quot;)) { dbgs() &lt;&lt; &quot;\tJoined SubRanges &quot; &lt;&lt; LHS &lt;&lt; &quot;\n&quot;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"\tJoined SubRanges "</q> <a class="ref" href="../../include/llvm/CodeGen/LiveInterval.h.html#_ZN4llvmlsERNS_11raw_ostreamERKNS_12LiveIntervalE" title='llvm::operator&lt;&lt;' data-ref="_ZN4llvmlsERNS_11raw_ostreamERKNS_12LiveIntervalE">&lt;&lt;</a> <a class="local col1 ref" href="#531LHS" title='LHS' data-ref="531LHS">LHS</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"\n"</q>);</td></tr>
<tr><th id="3356">3356</th><td></td></tr>
<tr><th id="3357">3357</th><td>    <i>// Pruning implicit defs from subranges may result in the main range</i></td></tr>
<tr><th id="3358">3358</th><td><i>    // having stale segments.</i></td></tr>
<tr><th id="3359">3359</th><td>    <a class="local col4 ref" href="#534LHSVals" title='LHSVals' data-ref="534LHSVals">LHSVals</a>.<a class="tu ref" href="#_ZN12_GLOBAL__N_18JoinVals17pruneMainSegmentsERN4llvm12LiveIntervalERb" title='(anonymous namespace)::JoinVals::pruneMainSegments' data-use='c' data-ref="_ZN12_GLOBAL__N_18JoinVals17pruneMainSegmentsERN4llvm12LiveIntervalERb">pruneMainSegments</a>(<span class='refarg'><a class="local col1 ref" href="#531LHS" title='LHS' data-ref="531LHS">LHS</a></span>, <span class='refarg'><a class="tu member" href="#(anonymousnamespace)::RegisterCoalescer::ShrinkMainRange" title='(anonymous namespace)::RegisterCoalescer::ShrinkMainRange' data-use='a' data-ref="(anonymousnamespace)::RegisterCoalescer::ShrinkMainRange">ShrinkMainRange</a></span>);</td></tr>
<tr><th id="3360">3360</th><td></td></tr>
<tr><th id="3361">3361</th><td>    <a class="local col4 ref" href="#534LHSVals" title='LHSVals' data-ref="534LHSVals">LHSVals</a>.<a class="tu ref" href="#_ZN12_GLOBAL__N_18JoinVals17pruneSubRegValuesERN4llvm12LiveIntervalERNS1_11LaneBitmaskE" title='(anonymous namespace)::JoinVals::pruneSubRegValues' data-use='c' data-ref="_ZN12_GLOBAL__N_18JoinVals17pruneSubRegValuesERN4llvm12LiveIntervalERNS1_11LaneBitmaskE">pruneSubRegValues</a>(<span class='refarg'><a class="local col1 ref" href="#531LHS" title='LHS' data-ref="531LHS">LHS</a></span>, <span class='refarg'><a class="tu member" href="#(anonymousnamespace)::RegisterCoalescer::ShrinkMask" title='(anonymous namespace)::RegisterCoalescer::ShrinkMask' data-use='a' data-ref="(anonymousnamespace)::RegisterCoalescer::ShrinkMask">ShrinkMask</a></span>);</td></tr>
<tr><th id="3362">3362</th><td>    <a class="local col3 ref" href="#533RHSVals" title='RHSVals' data-ref="533RHSVals">RHSVals</a>.<a class="tu ref" href="#_ZN12_GLOBAL__N_18JoinVals17pruneSubRegValuesERN4llvm12LiveIntervalERNS1_11LaneBitmaskE" title='(anonymous namespace)::JoinVals::pruneSubRegValues' data-use='c' data-ref="_ZN12_GLOBAL__N_18JoinVals17pruneSubRegValuesERN4llvm12LiveIntervalERNS1_11LaneBitmaskE">pruneSubRegValues</a>(<span class='refarg'><a class="local col1 ref" href="#531LHS" title='LHS' data-ref="531LHS">LHS</a></span>, <span class='refarg'><a class="tu member" href="#(anonymousnamespace)::RegisterCoalescer::ShrinkMask" title='(anonymous namespace)::RegisterCoalescer::ShrinkMask' data-use='a' data-ref="(anonymousnamespace)::RegisterCoalescer::ShrinkMask">ShrinkMask</a></span>);</td></tr>
<tr><th id="3363">3363</th><td>  }</td></tr>
<tr><th id="3364">3364</th><td></td></tr>
<tr><th id="3365">3365</th><td>  <i>// The merging algorithm in LiveInterval::join() can't handle conflicting</i></td></tr>
<tr><th id="3366">3366</th><td><i>  // value mappings, so we need to remove any live ranges that overlap a</i></td></tr>
<tr><th id="3367">3367</th><td><i>  // CR_Replace resolution. Collect a set of end points that can be used to</i></td></tr>
<tr><th id="3368">3368</th><td><i>  // restore the live range after joining.</i></td></tr>
<tr><th id="3369">3369</th><td>  <a class="type" href="../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector">SmallVector</a>&lt;<a class="type" href="../../include/llvm/CodeGen/SlotIndexes.h.html#llvm::SlotIndex" title='llvm::SlotIndex' data-ref="llvm::SlotIndex">SlotIndex</a>, <var>8</var>&gt; <a class="ref fake" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1Ev" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-ref="_ZN4llvm11SmallVectorC1Ev"></a><dfn class="local col4 decl" id="544EndPoints" title='EndPoints' data-type='SmallVector&lt;llvm::SlotIndex, 8&gt;' data-ref="544EndPoints">EndPoints</dfn>;</td></tr>
<tr><th id="3370">3370</th><td>  <a class="local col4 ref" href="#534LHSVals" title='LHSVals' data-ref="534LHSVals">LHSVals</a>.<a class="tu ref" href="#_ZN12_GLOBAL__N_18JoinVals11pruneValuesERS0_RN4llvm15SmallVectorImplINS2_9SlotIndexEEEb" title='(anonymous namespace)::JoinVals::pruneValues' data-use='c' data-ref="_ZN12_GLOBAL__N_18JoinVals11pruneValuesERS0_RN4llvm15SmallVectorImplINS2_9SlotIndexEEEb">pruneValues</a>(<span class='refarg'><a class="local col3 ref" href="#533RHSVals" title='RHSVals' data-ref="533RHSVals">RHSVals</a></span>, <span class='refarg'><a class="local col4 ref" href="#544EndPoints" title='EndPoints' data-ref="544EndPoints">EndPoints</a></span>, <b>true</b>);</td></tr>
<tr><th id="3371">3371</th><td>  <a class="local col3 ref" href="#533RHSVals" title='RHSVals' data-ref="533RHSVals">RHSVals</a>.<a class="tu ref" href="#_ZN12_GLOBAL__N_18JoinVals11pruneValuesERS0_RN4llvm15SmallVectorImplINS2_9SlotIndexEEEb" title='(anonymous namespace)::JoinVals::pruneValues' data-use='c' data-ref="_ZN12_GLOBAL__N_18JoinVals11pruneValuesERS0_RN4llvm15SmallVectorImplINS2_9SlotIndexEEEb">pruneValues</a>(<span class='refarg'><a class="local col4 ref" href="#534LHSVals" title='LHSVals' data-ref="534LHSVals">LHSVals</a></span>, <span class='refarg'><a class="local col4 ref" href="#544EndPoints" title='EndPoints' data-ref="544EndPoints">EndPoints</a></span>, <b>true</b>);</td></tr>
<tr><th id="3372">3372</th><td></td></tr>
<tr><th id="3373">3373</th><td>  <i>// Erase COPY and IMPLICIT_DEF instructions. This may cause some external</i></td></tr>
<tr><th id="3374">3374</th><td><i>  // registers to require trimming.</i></td></tr>
<tr><th id="3375">3375</th><td>  <a class="type" href="../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector">SmallVector</a>&lt;<em>unsigned</em>, <var>8</var>&gt; <a class="ref fake" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1Ev" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-ref="_ZN4llvm11SmallVectorC1Ev"></a><dfn class="local col5 decl" id="545ShrinkRegs" title='ShrinkRegs' data-type='SmallVector&lt;unsigned int, 8&gt;' data-ref="545ShrinkRegs">ShrinkRegs</dfn>;</td></tr>
<tr><th id="3376">3376</th><td>  <a class="local col4 ref" href="#534LHSVals" title='LHSVals' data-ref="534LHSVals">LHSVals</a>.<a class="tu ref" href="#_ZN12_GLOBAL__N_18JoinVals11eraseInstrsERN4llvm15SmallPtrSetImplIPNS1_12MachineInstrEEERNS1_15SmallVectorImplIjEEPNS1_12LiveIntervalE" title='(anonymous namespace)::JoinVals::eraseInstrs' data-use='c' data-ref="_ZN12_GLOBAL__N_18JoinVals11eraseInstrsERN4llvm15SmallPtrSetImplIPNS1_12MachineInstrEEERNS1_15SmallVectorImplIjEEPNS1_12LiveIntervalE">eraseInstrs</a>(<span class='refarg'><a class="tu member" href="#(anonymousnamespace)::RegisterCoalescer::ErasedInstrs" title='(anonymous namespace)::RegisterCoalescer::ErasedInstrs' data-use='a' data-ref="(anonymousnamespace)::RegisterCoalescer::ErasedInstrs">ErasedInstrs</a></span>, <span class='refarg'><a class="local col5 ref" href="#545ShrinkRegs" title='ShrinkRegs' data-ref="545ShrinkRegs">ShrinkRegs</a></span>, &amp;<a class="local col1 ref" href="#531LHS" title='LHS' data-ref="531LHS">LHS</a>);</td></tr>
<tr><th id="3377">3377</th><td>  <a class="local col3 ref" href="#533RHSVals" title='RHSVals' data-ref="533RHSVals">RHSVals</a>.<a class="tu ref" href="#_ZN12_GLOBAL__N_18JoinVals11eraseInstrsERN4llvm15SmallPtrSetImplIPNS1_12MachineInstrEEERNS1_15SmallVectorImplIjEEPNS1_12LiveIntervalE" title='(anonymous namespace)::JoinVals::eraseInstrs' data-use='c' data-ref="_ZN12_GLOBAL__N_18JoinVals11eraseInstrsERN4llvm15SmallPtrSetImplIPNS1_12MachineInstrEEERNS1_15SmallVectorImplIjEEPNS1_12LiveIntervalE">eraseInstrs</a>(<span class='refarg'><a class="tu member" href="#(anonymousnamespace)::RegisterCoalescer::ErasedInstrs" title='(anonymous namespace)::RegisterCoalescer::ErasedInstrs' data-use='a' data-ref="(anonymousnamespace)::RegisterCoalescer::ErasedInstrs">ErasedInstrs</a></span>, <span class='refarg'><a class="local col5 ref" href="#545ShrinkRegs" title='ShrinkRegs' data-ref="545ShrinkRegs">ShrinkRegs</a></span>);</td></tr>
<tr><th id="3378">3378</th><td>  <b>while</b> (!<a class="local col5 ref" href="#545ShrinkRegs" title='ShrinkRegs' data-ref="545ShrinkRegs">ShrinkRegs</a>.<a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZNK4llvm15SmallVectorBase5emptyEv" title='llvm::SmallVectorBase::empty' data-ref="_ZNK4llvm15SmallVectorBase5emptyEv">empty</a>())</td></tr>
<tr><th id="3379">3379</th><td>    <a class="tu member" href="#_ZN12_GLOBAL__N_117RegisterCoalescer12shrinkToUsesEPN4llvm12LiveIntervalEPNS1_15SmallVectorImplIPNS1_12MachineInstrEEE" title='(anonymous namespace)::RegisterCoalescer::shrinkToUses' data-use='c' data-ref="_ZN12_GLOBAL__N_117RegisterCoalescer12shrinkToUsesEPN4llvm12LiveIntervalEPNS1_15SmallVectorImplIPNS1_12MachineInstrEEE">shrinkToUses</a>(&amp;<a class="tu member" href="#(anonymousnamespace)::RegisterCoalescer::LIS" title='(anonymous namespace)::RegisterCoalescer::LIS' data-use='r' data-ref="(anonymousnamespace)::RegisterCoalescer::LIS">LIS</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/LiveIntervals.h.html#_ZN4llvm13LiveIntervals11getIntervalEj" title='llvm::LiveIntervals::getInterval' data-ref="_ZN4llvm13LiveIntervals11getIntervalEj">getInterval</a>(<a class="local col5 ref" href="#545ShrinkRegs" title='ShrinkRegs' data-ref="545ShrinkRegs">ShrinkRegs</a>.<a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm15SmallVectorImpl12pop_back_valEv" title='llvm::SmallVectorImpl::pop_back_val' data-ref="_ZN4llvm15SmallVectorImpl12pop_back_valEv">pop_back_val</a>()));</td></tr>
<tr><th id="3380">3380</th><td></td></tr>
<tr><th id="3381">3381</th><td>  <i>// Join RHS into LHS.</i></td></tr>
<tr><th id="3382">3382</th><td>  <a class="local col1 ref" href="#531LHS" title='LHS' data-ref="531LHS">LHS</a>.<a class="ref" href="../../include/llvm/CodeGen/LiveInterval.h.html#_ZN4llvm9LiveRange4joinERS0_PKiS3_RNS_15SmallVectorImplIPNS_6VNInfoEEE" title='llvm::LiveRange::join' data-ref="_ZN4llvm9LiveRange4joinERS0_PKiS3_RNS_15SmallVectorImplIPNS_6VNInfoEEE">join</a>(<span class='refarg'><a class="local col0 ref" href="#530RHS" title='RHS' data-ref="530RHS">RHS</a></span>, <a class="local col4 ref" href="#534LHSVals" title='LHSVals' data-ref="534LHSVals">LHSVals</a>.<a class="tu ref" href="#_ZNK12_GLOBAL__N_18JoinVals14getAssignmentsEv" title='(anonymous namespace)::JoinVals::getAssignments' data-use='c' data-ref="_ZNK12_GLOBAL__N_18JoinVals14getAssignmentsEv">getAssignments</a>(), <a class="local col3 ref" href="#533RHSVals" title='RHSVals' data-ref="533RHSVals">RHSVals</a>.<a class="tu ref" href="#_ZNK12_GLOBAL__N_18JoinVals14getAssignmentsEv" title='(anonymous namespace)::JoinVals::getAssignments' data-use='c' data-ref="_ZNK12_GLOBAL__N_18JoinVals14getAssignmentsEv">getAssignments</a>(), <span class='refarg'><a class="local col9 ref" href="#529NewVNInfo" title='NewVNInfo' data-ref="529NewVNInfo">NewVNInfo</a></span>);</td></tr>
<tr><th id="3383">3383</th><td></td></tr>
<tr><th id="3384">3384</th><td>  <i>// Kill flags are going to be wrong if the live ranges were overlapping.</i></td></tr>
<tr><th id="3385">3385</th><td><i>  // Eventually, we should simply clear all kill flags when computing live</i></td></tr>
<tr><th id="3386">3386</th><td><i>  // ranges. They are reinserted after register allocation.</i></td></tr>
<tr><th id="3387">3387</th><td>  <a class="tu member" href="#(anonymousnamespace)::RegisterCoalescer::MRI" title='(anonymous namespace)::RegisterCoalescer::MRI' data-use='r' data-ref="(anonymousnamespace)::RegisterCoalescer::MRI">MRI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo14clearKillFlagsEj" title='llvm::MachineRegisterInfo::clearKillFlags' data-ref="_ZNK4llvm19MachineRegisterInfo14clearKillFlagsEj">clearKillFlags</a>(<a class="local col1 ref" href="#531LHS" title='LHS' data-ref="531LHS">LHS</a>.<a class="ref" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveInterval::reg" title='llvm::LiveInterval::reg' data-ref="llvm::LiveInterval::reg">reg</a>);</td></tr>
<tr><th id="3388">3388</th><td>  <a class="tu member" href="#(anonymousnamespace)::RegisterCoalescer::MRI" title='(anonymous namespace)::RegisterCoalescer::MRI' data-use='r' data-ref="(anonymousnamespace)::RegisterCoalescer::MRI">MRI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo14clearKillFlagsEj" title='llvm::MachineRegisterInfo::clearKillFlags' data-ref="_ZNK4llvm19MachineRegisterInfo14clearKillFlagsEj">clearKillFlags</a>(<a class="local col0 ref" href="#530RHS" title='RHS' data-ref="530RHS">RHS</a>.<a class="ref" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveInterval::reg" title='llvm::LiveInterval::reg' data-ref="llvm::LiveInterval::reg">reg</a>);</td></tr>
<tr><th id="3389">3389</th><td></td></tr>
<tr><th id="3390">3390</th><td>  <b>if</b> (!<a class="local col4 ref" href="#544EndPoints" title='EndPoints' data-ref="544EndPoints">EndPoints</a>.<a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZNK4llvm15SmallVectorBase5emptyEv" title='llvm::SmallVectorBase::empty' data-ref="_ZNK4llvm15SmallVectorBase5emptyEv">empty</a>()) {</td></tr>
<tr><th id="3391">3391</th><td>    <i>// Recompute the parts of the live range we had to remove because of</i></td></tr>
<tr><th id="3392">3392</th><td><i>    // CR_Replace conflicts.</i></td></tr>
<tr><th id="3393">3393</th><td>    <a class="macro" href="../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;regalloc&quot;)) { { dbgs() &lt;&lt; &quot;\t\trestoring liveness to &quot; &lt;&lt; EndPoints.size() &lt;&lt; &quot; points: &quot;; for (unsigned i = 0, n = EndPoints.size(); i != n; ++i) { dbgs() &lt;&lt; EndPoints[i]; if (i != n-1) dbgs() &lt;&lt; &apos;,&apos;; } dbgs() &lt;&lt; &quot;:  &quot; &lt;&lt; LHS &lt;&lt; &apos;\n&apos;; }; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>({</td></tr>
<tr><th id="3394">3394</th><td>      <a class="ref" href="../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"\t\trestoring liveness to "</q> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEm" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEm">&lt;&lt;</a> <a class="local col4 ref" href="#544EndPoints" title='EndPoints' data-ref="544EndPoints">EndPoints</a>.<a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZNK4llvm15SmallVectorBase4sizeEv" title='llvm::SmallVectorBase::size' data-ref="_ZNK4llvm15SmallVectorBase4sizeEv">size</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>" points: "</q>;</td></tr>
<tr><th id="3395">3395</th><td>      <b>for</b> (<em>unsigned</em> <dfn class="local col6 decl" id="546i" title='i' data-type='unsigned int' data-ref="546i">i</dfn> = <var>0</var>, <dfn class="local col7 decl" id="547n" title='n' data-type='unsigned int' data-ref="547n">n</dfn> = <a class="local col4 ref" href="#544EndPoints" title='EndPoints' data-ref="544EndPoints">EndPoints</a>.<a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZNK4llvm15SmallVectorBase4sizeEv" title='llvm::SmallVectorBase::size' data-ref="_ZNK4llvm15SmallVectorBase4sizeEv">size</a>(); <a class="local col6 ref" href="#3393" title='i' data-ref="546i">i</a> != <a class="local col7 ref" href="#3393" title='n' data-ref="547n">n</a>; ++<a class="local col6 ref" href="#3393" title='i' data-ref="546i">i</a>) {</td></tr>
<tr><th id="3396">3396</th><td>        <a class="ref" href="../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../include/llvm/CodeGen/SlotIndexes.h.html#_ZN4llvmlsERNS_11raw_ostreamENS_9SlotIndexE" title='llvm::operator&lt;&lt;' data-ref="_ZN4llvmlsERNS_11raw_ostreamENS_9SlotIndexE">&lt;&lt;</a> <a class="ref fake" href="../../include/llvm/CodeGen/SlotIndexes.h.html#83" title='llvm::SlotIndex::SlotIndex' data-ref="_ZN4llvm9SlotIndexC1ERKS0_"></a><a class="local col4 ref" href="#544EndPoints" title='EndPoints' data-ref="544EndPoints">EndPoints</a>[<a class="local col6 ref" href="#3393" title='i' data-ref="546i">i</a>];</td></tr>
<tr><th id="3397">3397</th><td>        <b>if</b> (<a class="local col6 ref" href="#3393" title='i' data-ref="546i">i</a> != <a class="local col7 ref" href="#3393" title='n' data-ref="547n">n</a>-<var>1</var>)</td></tr>
<tr><th id="3398">3398</th><td>          <a class="ref" href="../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEc">&lt;&lt;</a> <kbd>','</kbd>;</td></tr>
<tr><th id="3399">3399</th><td>      }</td></tr>
<tr><th id="3400">3400</th><td>      <a class="ref" href="../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>":  "</q> <a class="ref" href="../../include/llvm/CodeGen/LiveInterval.h.html#_ZN4llvmlsERNS_11raw_ostreamERKNS_12LiveIntervalE" title='llvm::operator&lt;&lt;' data-ref="_ZN4llvmlsERNS_11raw_ostreamERKNS_12LiveIntervalE">&lt;&lt;</a> <a class="local col1 ref" href="#531LHS" title='LHS' data-ref="531LHS">LHS</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEc">&lt;&lt;</a> <kbd>'\n'</kbd>;</td></tr>
<tr><th id="3401">3401</th><td>    });</td></tr>
<tr><th id="3402">3402</th><td>    <a class="tu member" href="#(anonymousnamespace)::RegisterCoalescer::LIS" title='(anonymous namespace)::RegisterCoalescer::LIS' data-use='r' data-ref="(anonymousnamespace)::RegisterCoalescer::LIS">LIS</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/LiveIntervals.h.html#_ZN4llvm13LiveIntervals15extendToIndicesERNS_9LiveRangeENS_8ArrayRefINS_9SlotIndexEEE" title='llvm::LiveIntervals::extendToIndices' data-ref="_ZN4llvm13LiveIntervals15extendToIndicesERNS_9LiveRangeENS_8ArrayRefINS_9SlotIndexEEE">extendToIndices</a>(<span class='refarg'>(<a class="type" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveRange" title='llvm::LiveRange' data-ref="llvm::LiveRange">LiveRange</a>&amp;)<a class="local col1 ref" href="#531LHS" title='LHS' data-ref="531LHS">LHS</a></span>, <a class="ref fake" href="../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKNS_25SmallVectorTemplateCommonIT_T_EE" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKNS_25SmallVectorTemplateCommonIT_T_EE"></a><a class="local col4 ref" href="#544EndPoints" title='EndPoints' data-ref="544EndPoints">EndPoints</a>);</td></tr>
<tr><th id="3403">3403</th><td>  }</td></tr>
<tr><th id="3404">3404</th><td></td></tr>
<tr><th id="3405">3405</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="3406">3406</th><td>}</td></tr>
<tr><th id="3407">3407</th><td></td></tr>
<tr><th id="3408">3408</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::RegisterCoalescer" title='(anonymous namespace)::RegisterCoalescer' data-ref="(anonymousnamespace)::RegisterCoalescer">RegisterCoalescer</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_117RegisterCoalescer13joinIntervalsERN4llvm13CoalescerPairE" title='(anonymous namespace)::RegisterCoalescer::joinIntervals' data-type='bool (anonymous namespace)::RegisterCoalescer::joinIntervals(llvm::CoalescerPair &amp; CP)' data-ref="_ZN12_GLOBAL__N_117RegisterCoalescer13joinIntervalsERN4llvm13CoalescerPairE">joinIntervals</dfn>(<a class="type" href="RegisterCoalescer.h.html#llvm::CoalescerPair" title='llvm::CoalescerPair' data-ref="llvm::CoalescerPair">CoalescerPair</a> &amp;<dfn class="local col8 decl" id="548CP" title='CP' data-type='llvm::CoalescerPair &amp;' data-ref="548CP">CP</dfn>) {</td></tr>
<tr><th id="3409">3409</th><td>  <b>return</b> <a class="local col8 ref" href="#548CP" title='CP' data-ref="548CP">CP</a>.<a class="ref" href="RegisterCoalescer.h.html#_ZNK4llvm13CoalescerPair6isPhysEv" title='llvm::CoalescerPair::isPhys' data-ref="_ZNK4llvm13CoalescerPair6isPhysEv">isPhys</a>() ? <a class="tu member" href="#_ZN12_GLOBAL__N_117RegisterCoalescer19joinReservedPhysRegERN4llvm13CoalescerPairE" title='(anonymous namespace)::RegisterCoalescer::joinReservedPhysReg' data-use='c' data-ref="_ZN12_GLOBAL__N_117RegisterCoalescer19joinReservedPhysRegERN4llvm13CoalescerPairE">joinReservedPhysReg</a>(<span class='refarg'><a class="local col8 ref" href="#548CP" title='CP' data-ref="548CP">CP</a></span>) : <a class="tu member" href="#_ZN12_GLOBAL__N_117RegisterCoalescer12joinVirtRegsERN4llvm13CoalescerPairE" title='(anonymous namespace)::RegisterCoalescer::joinVirtRegs' data-use='c' data-ref="_ZN12_GLOBAL__N_117RegisterCoalescer12joinVirtRegsERN4llvm13CoalescerPairE">joinVirtRegs</a>(<span class='refarg'><a class="local col8 ref" href="#548CP" title='CP' data-ref="548CP">CP</a></span>);</td></tr>
<tr><th id="3410">3410</th><td>}</td></tr>
<tr><th id="3411">3411</th><td></td></tr>
<tr><th id="3412">3412</th><td><b>namespace</b> {</td></tr>
<tr><th id="3413">3413</th><td></td></tr>
<tr><th id="3414">3414</th><td><i class="doc" data-doc="(anonymousnamespace)::MBBPriorityInfo">/// Information concerning MBB coalescing priority.</i></td></tr>
<tr><th id="3415">3415</th><td><b>struct</b> <dfn class="tu type def" id="(anonymousnamespace)::MBBPriorityInfo" title='(anonymous namespace)::MBBPriorityInfo' data-ref="(anonymousnamespace)::MBBPriorityInfo">MBBPriorityInfo</dfn> {</td></tr>
<tr><th id="3416">3416</th><td>  <a class="type" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="tu decl" id="(anonymousnamespace)::MBBPriorityInfo::MBB" title='(anonymous namespace)::MBBPriorityInfo::MBB' data-type='llvm::MachineBasicBlock *' data-ref="(anonymousnamespace)::MBBPriorityInfo::MBB">MBB</dfn>;</td></tr>
<tr><th id="3417">3417</th><td>  <em>unsigned</em> <dfn class="tu decl" id="(anonymousnamespace)::MBBPriorityInfo::Depth" title='(anonymous namespace)::MBBPriorityInfo::Depth' data-type='unsigned int' data-ref="(anonymousnamespace)::MBBPriorityInfo::Depth">Depth</dfn>;</td></tr>
<tr><th id="3418">3418</th><td>  <em>bool</em> <dfn class="tu decl" id="(anonymousnamespace)::MBBPriorityInfo::IsSplit" title='(anonymous namespace)::MBBPriorityInfo::IsSplit' data-type='bool' data-ref="(anonymousnamespace)::MBBPriorityInfo::IsSplit">IsSplit</dfn>;</td></tr>
<tr><th id="3419">3419</th><td></td></tr>
<tr><th id="3420">3420</th><td>  <dfn class="tu decl def" id="_ZN12_GLOBAL__N_115MBBPriorityInfoC1EPN4llvm17MachineBasicBlockEjb" title='(anonymous namespace)::MBBPriorityInfo::MBBPriorityInfo' data-type='void (anonymous namespace)::MBBPriorityInfo::MBBPriorityInfo(llvm::MachineBasicBlock * mbb, unsigned int depth, bool issplit)' data-ref="_ZN12_GLOBAL__N_115MBBPriorityInfoC1EPN4llvm17MachineBasicBlockEjb">MBBPriorityInfo</dfn>(<a class="type" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col9 decl" id="549mbb" title='mbb' data-type='llvm::MachineBasicBlock *' data-ref="549mbb">mbb</dfn>, <em>unsigned</em> <dfn class="local col0 decl" id="550depth" title='depth' data-type='unsigned int' data-ref="550depth">depth</dfn>, <em>bool</em> <dfn class="local col1 decl" id="551issplit" title='issplit' data-type='bool' data-ref="551issplit">issplit</dfn>)</td></tr>
<tr><th id="3421">3421</th><td>    : <a class="tu member" href="#(anonymousnamespace)::MBBPriorityInfo::MBB" title='(anonymous namespace)::MBBPriorityInfo::MBB' data-use='w' data-ref="(anonymousnamespace)::MBBPriorityInfo::MBB">MBB</a>(<a class="local col9 ref" href="#549mbb" title='mbb' data-ref="549mbb">mbb</a>), <a class="tu member" href="#(anonymousnamespace)::MBBPriorityInfo::Depth" title='(anonymous namespace)::MBBPriorityInfo::Depth' data-use='w' data-ref="(anonymousnamespace)::MBBPriorityInfo::Depth">Depth</a>(<a class="local col0 ref" href="#550depth" title='depth' data-ref="550depth">depth</a>), <a class="tu member" href="#(anonymousnamespace)::MBBPriorityInfo::IsSplit" title='(anonymous namespace)::MBBPriorityInfo::IsSplit' data-use='w' data-ref="(anonymousnamespace)::MBBPriorityInfo::IsSplit">IsSplit</a>(<a class="local col1 ref" href="#551issplit" title='issplit' data-ref="551issplit">issplit</a>) {}</td></tr>
<tr><th id="3422">3422</th><td>};</td></tr>
<tr><th id="3423">3423</th><td></td></tr>
<tr><th id="3424">3424</th><td>} <i>// end anonymous namespace</i></td></tr>
<tr><th id="3425">3425</th><td></td></tr>
<tr><th id="3426">3426</th><td><i class="doc" data-doc="_ZL18compareMBBPriorityPKN12_GLOBAL__N_115MBBPriorityInfoES2_">/// C-style comparator that sorts first based on the loop depth of the basic</i></td></tr>
<tr><th id="3427">3427</th><td><i class="doc" data-doc="_ZL18compareMBBPriorityPKN12_GLOBAL__N_115MBBPriorityInfoES2_">/// block (the unsigned), and then on the MBB number.</i></td></tr>
<tr><th id="3428">3428</th><td><i class="doc" data-doc="_ZL18compareMBBPriorityPKN12_GLOBAL__N_115MBBPriorityInfoES2_">///</i></td></tr>
<tr><th id="3429">3429</th><td><i class="doc" data-doc="_ZL18compareMBBPriorityPKN12_GLOBAL__N_115MBBPriorityInfoES2_">/// EnableGlobalCopies assumes that the primary sort key is loop depth.</i></td></tr>
<tr><th id="3430">3430</th><td><em>static</em> <em>int</em> <dfn class="tu decl def" id="_ZL18compareMBBPriorityPKN12_GLOBAL__N_115MBBPriorityInfoES2_" title='compareMBBPriority' data-type='int compareMBBPriority(const (anonymous namespace)::MBBPriorityInfo * LHS, const (anonymous namespace)::MBBPriorityInfo * RHS)' data-ref="_ZL18compareMBBPriorityPKN12_GLOBAL__N_115MBBPriorityInfoES2_">compareMBBPriority</dfn>(<em>const</em> <a class="tu type" href="#(anonymousnamespace)::MBBPriorityInfo" title='(anonymous namespace)::MBBPriorityInfo' data-ref="(anonymousnamespace)::MBBPriorityInfo">MBBPriorityInfo</a> *<dfn class="local col2 decl" id="552LHS" title='LHS' data-type='const (anonymous namespace)::MBBPriorityInfo *' data-ref="552LHS">LHS</dfn>,</td></tr>
<tr><th id="3431">3431</th><td>                              <em>const</em> <a class="tu type" href="#(anonymousnamespace)::MBBPriorityInfo" title='(anonymous namespace)::MBBPriorityInfo' data-ref="(anonymousnamespace)::MBBPriorityInfo">MBBPriorityInfo</a> *<dfn class="local col3 decl" id="553RHS" title='RHS' data-type='const (anonymous namespace)::MBBPriorityInfo *' data-ref="553RHS">RHS</dfn>) {</td></tr>
<tr><th id="3432">3432</th><td>  <i>// Deeper loops first</i></td></tr>
<tr><th id="3433">3433</th><td>  <b>if</b> (<a class="local col2 ref" href="#552LHS" title='LHS' data-ref="552LHS">LHS</a>-&gt;<a class="tu ref" href="#(anonymousnamespace)::MBBPriorityInfo::Depth" title='(anonymous namespace)::MBBPriorityInfo::Depth' data-use='r' data-ref="(anonymousnamespace)::MBBPriorityInfo::Depth">Depth</a> != <a class="local col3 ref" href="#553RHS" title='RHS' data-ref="553RHS">RHS</a>-&gt;<a class="tu ref" href="#(anonymousnamespace)::MBBPriorityInfo::Depth" title='(anonymous namespace)::MBBPriorityInfo::Depth' data-use='r' data-ref="(anonymousnamespace)::MBBPriorityInfo::Depth">Depth</a>)</td></tr>
<tr><th id="3434">3434</th><td>    <b>return</b> <a class="local col2 ref" href="#552LHS" title='LHS' data-ref="552LHS">LHS</a>-&gt;<a class="tu ref" href="#(anonymousnamespace)::MBBPriorityInfo::Depth" title='(anonymous namespace)::MBBPriorityInfo::Depth' data-use='r' data-ref="(anonymousnamespace)::MBBPriorityInfo::Depth">Depth</a> &gt; <a class="local col3 ref" href="#553RHS" title='RHS' data-ref="553RHS">RHS</a>-&gt;<a class="tu ref" href="#(anonymousnamespace)::MBBPriorityInfo::Depth" title='(anonymous namespace)::MBBPriorityInfo::Depth' data-use='r' data-ref="(anonymousnamespace)::MBBPriorityInfo::Depth">Depth</a> ? -<var>1</var> : <var>1</var>;</td></tr>
<tr><th id="3435">3435</th><td></td></tr>
<tr><th id="3436">3436</th><td>  <i>// Try to unsplit critical edges next.</i></td></tr>
<tr><th id="3437">3437</th><td>  <b>if</b> (<a class="local col2 ref" href="#552LHS" title='LHS' data-ref="552LHS">LHS</a>-&gt;<a class="tu ref" href="#(anonymousnamespace)::MBBPriorityInfo::IsSplit" title='(anonymous namespace)::MBBPriorityInfo::IsSplit' data-use='r' data-ref="(anonymousnamespace)::MBBPriorityInfo::IsSplit">IsSplit</a> != <a class="local col3 ref" href="#553RHS" title='RHS' data-ref="553RHS">RHS</a>-&gt;<a class="tu ref" href="#(anonymousnamespace)::MBBPriorityInfo::IsSplit" title='(anonymous namespace)::MBBPriorityInfo::IsSplit' data-use='r' data-ref="(anonymousnamespace)::MBBPriorityInfo::IsSplit">IsSplit</a>)</td></tr>
<tr><th id="3438">3438</th><td>    <b>return</b> <a class="local col2 ref" href="#552LHS" title='LHS' data-ref="552LHS">LHS</a>-&gt;<a class="tu ref" href="#(anonymousnamespace)::MBBPriorityInfo::IsSplit" title='(anonymous namespace)::MBBPriorityInfo::IsSplit' data-use='r' data-ref="(anonymousnamespace)::MBBPriorityInfo::IsSplit">IsSplit</a> ? -<var>1</var> : <var>1</var>;</td></tr>
<tr><th id="3439">3439</th><td></td></tr>
<tr><th id="3440">3440</th><td>  <i>// Prefer blocks that are more connected in the CFG. This takes care of</i></td></tr>
<tr><th id="3441">3441</th><td><i>  // the most difficult copies first while intervals are short.</i></td></tr>
<tr><th id="3442">3442</th><td>  <em>unsigned</em> <dfn class="local col4 decl" id="554cl" title='cl' data-type='unsigned int' data-ref="554cl">cl</dfn> = <a class="local col2 ref" href="#552LHS" title='LHS' data-ref="552LHS">LHS</a>-&gt;<a class="tu ref" href="#(anonymousnamespace)::MBBPriorityInfo::MBB" title='(anonymous namespace)::MBBPriorityInfo::MBB' data-use='r' data-ref="(anonymousnamespace)::MBBPriorityInfo::MBB">MBB</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZNK4llvm17MachineBasicBlock9pred_sizeEv" title='llvm::MachineBasicBlock::pred_size' data-ref="_ZNK4llvm17MachineBasicBlock9pred_sizeEv">pred_size</a>() + <a class="local col2 ref" href="#552LHS" title='LHS' data-ref="552LHS">LHS</a>-&gt;<a class="tu ref" href="#(anonymousnamespace)::MBBPriorityInfo::MBB" title='(anonymous namespace)::MBBPriorityInfo::MBB' data-use='r' data-ref="(anonymousnamespace)::MBBPriorityInfo::MBB">MBB</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZNK4llvm17MachineBasicBlock9succ_sizeEv" title='llvm::MachineBasicBlock::succ_size' data-ref="_ZNK4llvm17MachineBasicBlock9succ_sizeEv">succ_size</a>();</td></tr>
<tr><th id="3443">3443</th><td>  <em>unsigned</em> <dfn class="local col5 decl" id="555cr" title='cr' data-type='unsigned int' data-ref="555cr">cr</dfn> = <a class="local col3 ref" href="#553RHS" title='RHS' data-ref="553RHS">RHS</a>-&gt;<a class="tu ref" href="#(anonymousnamespace)::MBBPriorityInfo::MBB" title='(anonymous namespace)::MBBPriorityInfo::MBB' data-use='r' data-ref="(anonymousnamespace)::MBBPriorityInfo::MBB">MBB</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZNK4llvm17MachineBasicBlock9pred_sizeEv" title='llvm::MachineBasicBlock::pred_size' data-ref="_ZNK4llvm17MachineBasicBlock9pred_sizeEv">pred_size</a>() + <a class="local col3 ref" href="#553RHS" title='RHS' data-ref="553RHS">RHS</a>-&gt;<a class="tu ref" href="#(anonymousnamespace)::MBBPriorityInfo::MBB" title='(anonymous namespace)::MBBPriorityInfo::MBB' data-use='r' data-ref="(anonymousnamespace)::MBBPriorityInfo::MBB">MBB</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZNK4llvm17MachineBasicBlock9succ_sizeEv" title='llvm::MachineBasicBlock::succ_size' data-ref="_ZNK4llvm17MachineBasicBlock9succ_sizeEv">succ_size</a>();</td></tr>
<tr><th id="3444">3444</th><td>  <b>if</b> (<a class="local col4 ref" href="#554cl" title='cl' data-ref="554cl">cl</a> != <a class="local col5 ref" href="#555cr" title='cr' data-ref="555cr">cr</a>)</td></tr>
<tr><th id="3445">3445</th><td>    <b>return</b> <a class="local col4 ref" href="#554cl" title='cl' data-ref="554cl">cl</a> &gt; <a class="local col5 ref" href="#555cr" title='cr' data-ref="555cr">cr</a> ? -<var>1</var> : <var>1</var>;</td></tr>
<tr><th id="3446">3446</th><td></td></tr>
<tr><th id="3447">3447</th><td>  <i>// As a last resort, sort by block number.</i></td></tr>
<tr><th id="3448">3448</th><td>  <b>return</b> <a class="local col2 ref" href="#552LHS" title='LHS' data-ref="552LHS">LHS</a>-&gt;<a class="tu ref" href="#(anonymousnamespace)::MBBPriorityInfo::MBB" title='(anonymous namespace)::MBBPriorityInfo::MBB' data-use='r' data-ref="(anonymousnamespace)::MBBPriorityInfo::MBB">MBB</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZNK4llvm17MachineBasicBlock9getNumberEv" title='llvm::MachineBasicBlock::getNumber' data-ref="_ZNK4llvm17MachineBasicBlock9getNumberEv">getNumber</a>() &lt; <a class="local col3 ref" href="#553RHS" title='RHS' data-ref="553RHS">RHS</a>-&gt;<a class="tu ref" href="#(anonymousnamespace)::MBBPriorityInfo::MBB" title='(anonymous namespace)::MBBPriorityInfo::MBB' data-use='r' data-ref="(anonymousnamespace)::MBBPriorityInfo::MBB">MBB</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZNK4llvm17MachineBasicBlock9getNumberEv" title='llvm::MachineBasicBlock::getNumber' data-ref="_ZNK4llvm17MachineBasicBlock9getNumberEv">getNumber</a>() ? -<var>1</var> : <var>1</var>;</td></tr>
<tr><th id="3449">3449</th><td>}</td></tr>
<tr><th id="3450">3450</th><td></td></tr>
<tr><th id="3451">3451</th><td><i class="doc" data-doc="_ZL11isLocalCopyPN4llvm12MachineInstrEPKNS_13LiveIntervalsE">/// <span class="command">\returns</span> true if the given copy uses or defines a local live range.</i></td></tr>
<tr><th id="3452">3452</th><td><em>static</em> <em>bool</em> <dfn class="tu decl def" id="_ZL11isLocalCopyPN4llvm12MachineInstrEPKNS_13LiveIntervalsE" title='isLocalCopy' data-type='bool isLocalCopy(llvm::MachineInstr * Copy, const llvm::LiveIntervals * LIS)' data-ref="_ZL11isLocalCopyPN4llvm12MachineInstrEPKNS_13LiveIntervalsE">isLocalCopy</dfn>(<a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col6 decl" id="556Copy" title='Copy' data-type='llvm::MachineInstr *' data-ref="556Copy">Copy</dfn>, <em>const</em> <a class="type" href="../../include/llvm/CodeGen/LiveIntervals.h.html#llvm::LiveIntervals" title='llvm::LiveIntervals' data-ref="llvm::LiveIntervals">LiveIntervals</a> *<dfn class="local col7 decl" id="557LIS" title='LIS' data-type='const llvm::LiveIntervals *' data-ref="557LIS">LIS</dfn>) {</td></tr>
<tr><th id="3453">3453</th><td>  <b>if</b> (!<a class="local col6 ref" href="#556Copy" title='Copy' data-ref="556Copy">Copy</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr6isCopyEv" title='llvm::MachineInstr::isCopy' data-ref="_ZNK4llvm12MachineInstr6isCopyEv">isCopy</a>())</td></tr>
<tr><th id="3454">3454</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="3455">3455</th><td></td></tr>
<tr><th id="3456">3456</th><td>  <b>if</b> (<a class="local col6 ref" href="#556Copy" title='Copy' data-ref="556Copy">Copy</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand7isUndefEv" title='llvm::MachineOperand::isUndef' data-ref="_ZNK4llvm14MachineOperand7isUndefEv">isUndef</a>())</td></tr>
<tr><th id="3457">3457</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="3458">3458</th><td></td></tr>
<tr><th id="3459">3459</th><td>  <em>unsigned</em> <dfn class="local col8 decl" id="558SrcReg" title='SrcReg' data-type='unsigned int' data-ref="558SrcReg">SrcReg</dfn> = <a class="local col6 ref" href="#556Copy" title='Copy' data-ref="556Copy">Copy</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="3460">3460</th><td>  <em>unsigned</em> <dfn class="local col9 decl" id="559DstReg" title='DstReg' data-type='unsigned int' data-ref="559DstReg">DstReg</dfn> = <a class="local col6 ref" href="#556Copy" title='Copy' data-ref="556Copy">Copy</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="3461">3461</th><td>  <b>if</b> (<a class="type" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a>::<a class="ref" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm18TargetRegisterInfo18isPhysicalRegisterEj" title='llvm::TargetRegisterInfo::isPhysicalRegister' data-ref="_ZN4llvm18TargetRegisterInfo18isPhysicalRegisterEj">isPhysicalRegister</a>(<a class="local col8 ref" href="#558SrcReg" title='SrcReg' data-ref="558SrcReg">SrcReg</a>)</td></tr>
<tr><th id="3462">3462</th><td>      || <a class="type" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a>::<a class="ref" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm18TargetRegisterInfo18isPhysicalRegisterEj" title='llvm::TargetRegisterInfo::isPhysicalRegister' data-ref="_ZN4llvm18TargetRegisterInfo18isPhysicalRegisterEj">isPhysicalRegister</a>(<a class="local col9 ref" href="#559DstReg" title='DstReg' data-ref="559DstReg">DstReg</a>))</td></tr>
<tr><th id="3463">3463</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="3464">3464</th><td></td></tr>
<tr><th id="3465">3465</th><td>  <b>return</b> <a class="local col7 ref" href="#557LIS" title='LIS' data-ref="557LIS">LIS</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/LiveIntervals.h.html#_ZNK4llvm13LiveIntervals18intervalIsInOneMBBERKNS_12LiveIntervalE" title='llvm::LiveIntervals::intervalIsInOneMBB' data-ref="_ZNK4llvm13LiveIntervals18intervalIsInOneMBBERKNS_12LiveIntervalE">intervalIsInOneMBB</a>(<a class="local col7 ref" href="#557LIS" title='LIS' data-ref="557LIS">LIS</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/LiveIntervals.h.html#_ZNK4llvm13LiveIntervals11getIntervalEj" title='llvm::LiveIntervals::getInterval' data-ref="_ZNK4llvm13LiveIntervals11getIntervalEj">getInterval</a>(<a class="local col8 ref" href="#558SrcReg" title='SrcReg' data-ref="558SrcReg">SrcReg</a>))</td></tr>
<tr><th id="3466">3466</th><td>    || <a class="local col7 ref" href="#557LIS" title='LIS' data-ref="557LIS">LIS</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/LiveIntervals.h.html#_ZNK4llvm13LiveIntervals18intervalIsInOneMBBERKNS_12LiveIntervalE" title='llvm::LiveIntervals::intervalIsInOneMBB' data-ref="_ZNK4llvm13LiveIntervals18intervalIsInOneMBBERKNS_12LiveIntervalE">intervalIsInOneMBB</a>(<a class="local col7 ref" href="#557LIS" title='LIS' data-ref="557LIS">LIS</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/LiveIntervals.h.html#_ZNK4llvm13LiveIntervals11getIntervalEj" title='llvm::LiveIntervals::getInterval' data-ref="_ZNK4llvm13LiveIntervals11getIntervalEj">getInterval</a>(<a class="local col9 ref" href="#559DstReg" title='DstReg' data-ref="559DstReg">DstReg</a>));</td></tr>
<tr><th id="3467">3467</th><td>}</td></tr>
<tr><th id="3468">3468</th><td></td></tr>
<tr><th id="3469">3469</th><td><em>void</em> <a class="tu type" href="#(anonymousnamespace)::RegisterCoalescer" title='(anonymous namespace)::RegisterCoalescer' data-ref="(anonymousnamespace)::RegisterCoalescer">RegisterCoalescer</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_117RegisterCoalescer22lateLiveIntervalUpdateEv" title='(anonymous namespace)::RegisterCoalescer::lateLiveIntervalUpdate' data-type='void (anonymous namespace)::RegisterCoalescer::lateLiveIntervalUpdate()' data-ref="_ZN12_GLOBAL__N_117RegisterCoalescer22lateLiveIntervalUpdateEv">lateLiveIntervalUpdate</dfn>() {</td></tr>
<tr><th id="3470">3470</th><td>  <b>for</b> (<em>unsigned</em> <dfn class="local col0 decl" id="560reg" title='reg' data-type='unsigned int' data-ref="560reg">reg</dfn> : <a class="tu member" href="#(anonymousnamespace)::RegisterCoalescer::ToBeUpdated" title='(anonymous namespace)::RegisterCoalescer::ToBeUpdated' data-ref="(anonymousnamespace)::RegisterCoalescer::ToBeUpdated">ToBeUpdated</a>) {</td></tr>
<tr><th id="3471">3471</th><td>    <b>if</b> (!<a class="tu member" href="#(anonymousnamespace)::RegisterCoalescer::LIS" title='(anonymous namespace)::RegisterCoalescer::LIS' data-use='r' data-ref="(anonymousnamespace)::RegisterCoalescer::LIS">LIS</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/LiveIntervals.h.html#_ZNK4llvm13LiveIntervals11hasIntervalEj" title='llvm::LiveIntervals::hasInterval' data-ref="_ZNK4llvm13LiveIntervals11hasIntervalEj">hasInterval</a>(<a class="local col0 ref" href="#560reg" title='reg' data-ref="560reg">reg</a>))</td></tr>
<tr><th id="3472">3472</th><td>      <b>continue</b>;</td></tr>
<tr><th id="3473">3473</th><td>    <a class="type" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveInterval" title='llvm::LiveInterval' data-ref="llvm::LiveInterval">LiveInterval</a> &amp;<dfn class="local col1 decl" id="561LI" title='LI' data-type='llvm::LiveInterval &amp;' data-ref="561LI">LI</dfn> = <a class="tu member" href="#(anonymousnamespace)::RegisterCoalescer::LIS" title='(anonymous namespace)::RegisterCoalescer::LIS' data-use='r' data-ref="(anonymousnamespace)::RegisterCoalescer::LIS">LIS</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/LiveIntervals.h.html#_ZN4llvm13LiveIntervals11getIntervalEj" title='llvm::LiveIntervals::getInterval' data-ref="_ZN4llvm13LiveIntervals11getIntervalEj">getInterval</a>(<a class="local col0 ref" href="#560reg" title='reg' data-ref="560reg">reg</a>);</td></tr>
<tr><th id="3474">3474</th><td>    <a class="tu member" href="#_ZN12_GLOBAL__N_117RegisterCoalescer12shrinkToUsesEPN4llvm12LiveIntervalEPNS1_15SmallVectorImplIPNS1_12MachineInstrEEE" title='(anonymous namespace)::RegisterCoalescer::shrinkToUses' data-use='c' data-ref="_ZN12_GLOBAL__N_117RegisterCoalescer12shrinkToUsesEPN4llvm12LiveIntervalEPNS1_15SmallVectorImplIPNS1_12MachineInstrEEE">shrinkToUses</a>(&amp;<a class="local col1 ref" href="#561LI" title='LI' data-ref="561LI">LI</a>, &amp;<a class="tu member" href="#(anonymousnamespace)::RegisterCoalescer::DeadDefs" title='(anonymous namespace)::RegisterCoalescer::DeadDefs' data-use='a' data-ref="(anonymousnamespace)::RegisterCoalescer::DeadDefs">DeadDefs</a>);</td></tr>
<tr><th id="3475">3475</th><td>    <b>if</b> (!<a class="tu member" href="#(anonymousnamespace)::RegisterCoalescer::DeadDefs" title='(anonymous namespace)::RegisterCoalescer::DeadDefs' data-use='m' data-ref="(anonymousnamespace)::RegisterCoalescer::DeadDefs">DeadDefs</a>.<a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZNK4llvm15SmallVectorBase5emptyEv" title='llvm::SmallVectorBase::empty' data-ref="_ZNK4llvm15SmallVectorBase5emptyEv">empty</a>())</td></tr>
<tr><th id="3476">3476</th><td>      <a class="tu member" href="#_ZN12_GLOBAL__N_117RegisterCoalescer17eliminateDeadDefsEv" title='(anonymous namespace)::RegisterCoalescer::eliminateDeadDefs' data-use='c' data-ref="_ZN12_GLOBAL__N_117RegisterCoalescer17eliminateDeadDefsEv">eliminateDeadDefs</a>();</td></tr>
<tr><th id="3477">3477</th><td>  }</td></tr>
<tr><th id="3478">3478</th><td>  <a class="tu member" href="#(anonymousnamespace)::RegisterCoalescer::ToBeUpdated" title='(anonymous namespace)::RegisterCoalescer::ToBeUpdated' data-use='m' data-ref="(anonymousnamespace)::RegisterCoalescer::ToBeUpdated">ToBeUpdated</a>.<a class="ref" href="../../include/llvm/ADT/DenseSet.h.html#_ZN4llvm6detail12DenseSetImpl5clearEv" title='llvm::detail::DenseSetImpl::clear' data-ref="_ZN4llvm6detail12DenseSetImpl5clearEv">clear</a>();</td></tr>
<tr><th id="3479">3479</th><td>}</td></tr>
<tr><th id="3480">3480</th><td></td></tr>
<tr><th id="3481">3481</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::RegisterCoalescer" title='(anonymous namespace)::RegisterCoalescer' data-ref="(anonymousnamespace)::RegisterCoalescer">RegisterCoalescer</a>::</td></tr>
<tr><th id="3482">3482</th><td><dfn class="tu decl def" id="_ZN12_GLOBAL__N_117RegisterCoalescer20copyCoalesceWorkListEN4llvm15MutableArrayRefIPNS1_12MachineInstrEEE" title='(anonymous namespace)::RegisterCoalescer::copyCoalesceWorkList' data-type='bool (anonymous namespace)::RegisterCoalescer::copyCoalesceWorkList(MutableArrayRef&lt;llvm::MachineInstr *&gt; CurrList)' data-ref="_ZN12_GLOBAL__N_117RegisterCoalescer20copyCoalesceWorkListEN4llvm15MutableArrayRefIPNS1_12MachineInstrEEE">copyCoalesceWorkList</dfn>(<a class="type" href="../../include/llvm/ADT/ArrayRef.h.html#llvm::MutableArrayRef" title='llvm::MutableArrayRef' data-ref="llvm::MutableArrayRef">MutableArrayRef</a>&lt;<a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a>*&gt; <dfn class="local col2 decl" id="562CurrList" title='CurrList' data-type='MutableArrayRef&lt;llvm::MachineInstr *&gt;' data-ref="562CurrList">CurrList</dfn>) {</td></tr>
<tr><th id="3483">3483</th><td>  <em>bool</em> <dfn class="local col3 decl" id="563Progress" title='Progress' data-type='bool' data-ref="563Progress">Progress</dfn> = <b>false</b>;</td></tr>
<tr><th id="3484">3484</th><td>  <b>for</b> (<em>unsigned</em> <dfn class="local col4 decl" id="564i" title='i' data-type='unsigned int' data-ref="564i">i</dfn> = <var>0</var>, <dfn class="local col5 decl" id="565e" title='e' data-type='unsigned int' data-ref="565e">e</dfn> = <a class="local col2 ref" href="#562CurrList" title='CurrList' data-ref="562CurrList">CurrList</a>.<a class="ref" href="../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRef4sizeEv" title='llvm::ArrayRef::size' data-ref="_ZNK4llvm8ArrayRef4sizeEv">size</a>(); <a class="local col4 ref" href="#564i" title='i' data-ref="564i">i</a> != <a class="local col5 ref" href="#565e" title='e' data-ref="565e">e</a>; ++<a class="local col4 ref" href="#564i" title='i' data-ref="564i">i</a>) {</td></tr>
<tr><th id="3485">3485</th><td>    <b>if</b> (!<a class="local col2 ref" href="#562CurrList" title='CurrList' data-ref="562CurrList">CurrList</a><a class="ref" href="../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm15MutableArrayRefixEm" title='llvm::MutableArrayRef::operator[]' data-ref="_ZNK4llvm15MutableArrayRefixEm">[<a class="local col4 ref" href="#564i" title='i' data-ref="564i">i</a>]</a>)</td></tr>
<tr><th id="3486">3486</th><td>      <b>continue</b>;</td></tr>
<tr><th id="3487">3487</th><td>    <i>// Skip instruction pointers that have already been erased, for example by</i></td></tr>
<tr><th id="3488">3488</th><td><i>    // dead code elimination.</i></td></tr>
<tr><th id="3489">3489</th><td>    <b>if</b> (<a class="tu member" href="#(anonymousnamespace)::RegisterCoalescer::ErasedInstrs" title='(anonymous namespace)::RegisterCoalescer::ErasedInstrs' data-use='m' data-ref="(anonymousnamespace)::RegisterCoalescer::ErasedInstrs">ErasedInstrs</a>.<a class="ref" href="../../include/llvm/ADT/SmallPtrSet.h.html#_ZNK4llvm15SmallPtrSetImpl5countENS_22add_const_past_pointerIT_vE4typeE" title='llvm::SmallPtrSetImpl::count' data-ref="_ZNK4llvm15SmallPtrSetImpl5countENS_22add_const_past_pointerIT_vE4typeE">count</a>(<a class="local col2 ref" href="#562CurrList" title='CurrList' data-ref="562CurrList">CurrList</a><a class="ref" href="../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm15MutableArrayRefixEm" title='llvm::MutableArrayRef::operator[]' data-ref="_ZNK4llvm15MutableArrayRefixEm">[<a class="local col4 ref" href="#564i" title='i' data-ref="564i">i</a>]</a>)) {</td></tr>
<tr><th id="3490">3490</th><td>      <a class="local col2 ref" href="#562CurrList" title='CurrList' data-ref="562CurrList">CurrList</a><a class="ref" href="../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm15MutableArrayRefixEm" title='llvm::MutableArrayRef::operator[]' data-ref="_ZNK4llvm15MutableArrayRefixEm">[<a class="local col4 ref" href="#564i" title='i' data-ref="564i">i</a>]</a> = <b>nullptr</b>;</td></tr>
<tr><th id="3491">3491</th><td>      <b>continue</b>;</td></tr>
<tr><th id="3492">3492</th><td>    }</td></tr>
<tr><th id="3493">3493</th><td>    <em>bool</em> <dfn class="local col6 decl" id="566Again" title='Again' data-type='bool' data-ref="566Again">Again</dfn> = <b>false</b>;</td></tr>
<tr><th id="3494">3494</th><td>    <em>bool</em> <dfn class="local col7 decl" id="567Success" title='Success' data-type='bool' data-ref="567Success">Success</dfn> = <a class="tu member" href="#_ZN12_GLOBAL__N_117RegisterCoalescer8joinCopyEPN4llvm12MachineInstrERb" title='(anonymous namespace)::RegisterCoalescer::joinCopy' data-use='c' data-ref="_ZN12_GLOBAL__N_117RegisterCoalescer8joinCopyEPN4llvm12MachineInstrERb">joinCopy</a>(<a class="local col2 ref" href="#562CurrList" title='CurrList' data-ref="562CurrList">CurrList</a><a class="ref" href="../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm15MutableArrayRefixEm" title='llvm::MutableArrayRef::operator[]' data-ref="_ZNK4llvm15MutableArrayRefixEm">[<a class="local col4 ref" href="#564i" title='i' data-ref="564i">i</a>]</a>, <span class='refarg'><a class="local col6 ref" href="#566Again" title='Again' data-ref="566Again">Again</a></span>);</td></tr>
<tr><th id="3495">3495</th><td>    <a class="local col3 ref" href="#563Progress" title='Progress' data-ref="563Progress">Progress</a> |= <a class="local col7 ref" href="#567Success" title='Success' data-ref="567Success">Success</a>;</td></tr>
<tr><th id="3496">3496</th><td>    <b>if</b> (<a class="local col7 ref" href="#567Success" title='Success' data-ref="567Success">Success</a> || !<a class="local col6 ref" href="#566Again" title='Again' data-ref="566Again">Again</a>)</td></tr>
<tr><th id="3497">3497</th><td>      <a class="local col2 ref" href="#562CurrList" title='CurrList' data-ref="562CurrList">CurrList</a><a class="ref" href="../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm15MutableArrayRefixEm" title='llvm::MutableArrayRef::operator[]' data-ref="_ZNK4llvm15MutableArrayRefixEm">[<a class="local col4 ref" href="#564i" title='i' data-ref="564i">i</a>]</a> = <b>nullptr</b>;</td></tr>
<tr><th id="3498">3498</th><td>  }</td></tr>
<tr><th id="3499">3499</th><td>  <b>return</b> <a class="local col3 ref" href="#563Progress" title='Progress' data-ref="563Progress">Progress</a>;</td></tr>
<tr><th id="3500">3500</th><td>}</td></tr>
<tr><th id="3501">3501</th><td></td></tr>
<tr><th id="3502">3502</th><td><i class="doc" data-doc="_ZL13isTerminalRegjRKN4llvm12MachineInstrEPKNS_19MachineRegisterInfoE">/// Check if DstReg is a terminal node.</i></td></tr>
<tr><th id="3503">3503</th><td><i class="doc" data-doc="_ZL13isTerminalRegjRKN4llvm12MachineInstrEPKNS_19MachineRegisterInfoE">/// I.e., it does not have any affinity other than<span class="command"> \p</span> <span class="arg">Copy.</span></i></td></tr>
<tr><th id="3504">3504</th><td><em>static</em> <em>bool</em> <dfn class="tu decl def" id="_ZL13isTerminalRegjRKN4llvm12MachineInstrEPKNS_19MachineRegisterInfoE" title='isTerminalReg' data-type='bool isTerminalReg(unsigned int DstReg, const llvm::MachineInstr &amp; Copy, const llvm::MachineRegisterInfo * MRI)' data-ref="_ZL13isTerminalRegjRKN4llvm12MachineInstrEPKNS_19MachineRegisterInfoE">isTerminalReg</dfn>(<em>unsigned</em> <dfn class="local col8 decl" id="568DstReg" title='DstReg' data-type='unsigned int' data-ref="568DstReg">DstReg</dfn>, <em>const</em> <a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col9 decl" id="569Copy" title='Copy' data-type='const llvm::MachineInstr &amp;' data-ref="569Copy">Copy</dfn>,</td></tr>
<tr><th id="3505">3505</th><td>                          <em>const</em> <a class="type" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a> *<dfn class="local col0 decl" id="570MRI" title='MRI' data-type='const llvm::MachineRegisterInfo *' data-ref="570MRI">MRI</dfn>) {</td></tr>
<tr><th id="3506">3506</th><td>  <a class="macro" href="../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (Copy.isCopyLike()) ? void (0) : __assert_fail (&quot;Copy.isCopyLike()&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/RegisterCoalescer.cpp&quot;, 3506, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col9 ref" href="#569Copy" title='Copy' data-ref="569Copy">Copy</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10isCopyLikeEv" title='llvm::MachineInstr::isCopyLike' data-ref="_ZNK4llvm12MachineInstr10isCopyLikeEv">isCopyLike</a>());</td></tr>
<tr><th id="3507">3507</th><td>  <i>// Check if the destination of this copy as any other affinity.</i></td></tr>
<tr><th id="3508">3508</th><td>  <b>for</b> (<em>const</em> <a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col1 decl" id="571MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="571MI">MI</dfn> : <a class="local col0 ref" href="#570MRI" title='MRI' data-ref="570MRI">MRI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo22reg_nodbg_instructionsEj" title='llvm::MachineRegisterInfo::reg_nodbg_instructions' data-ref="_ZNK4llvm19MachineRegisterInfo22reg_nodbg_instructionsEj">reg_nodbg_instructions</a>(<a class="local col8 ref" href="#568DstReg" title='DstReg' data-ref="568DstReg">DstReg</a>))</td></tr>
<tr><th id="3509">3509</th><td>    <b>if</b> (&amp;<a class="local col1 ref" href="#571MI" title='MI' data-ref="571MI">MI</a> != &amp;<a class="local col9 ref" href="#569Copy" title='Copy' data-ref="569Copy">Copy</a> &amp;&amp; <a class="local col1 ref" href="#571MI" title='MI' data-ref="571MI">MI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10isCopyLikeEv" title='llvm::MachineInstr::isCopyLike' data-ref="_ZNK4llvm12MachineInstr10isCopyLikeEv">isCopyLike</a>())</td></tr>
<tr><th id="3510">3510</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="3511">3511</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="3512">3512</th><td>}</td></tr>
<tr><th id="3513">3513</th><td></td></tr>
<tr><th id="3514">3514</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::RegisterCoalescer" title='(anonymous namespace)::RegisterCoalescer' data-ref="(anonymousnamespace)::RegisterCoalescer">RegisterCoalescer</a>::<dfn class="tu decl def" id="_ZNK12_GLOBAL__N_117RegisterCoalescer17applyTerminalRuleERKN4llvm12MachineInstrE" title='(anonymous namespace)::RegisterCoalescer::applyTerminalRule' data-type='bool (anonymous namespace)::RegisterCoalescer::applyTerminalRule(const llvm::MachineInstr &amp; Copy) const' data-ref="_ZNK12_GLOBAL__N_117RegisterCoalescer17applyTerminalRuleERKN4llvm12MachineInstrE">applyTerminalRule</dfn>(<em>const</em> <a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col2 decl" id="572Copy" title='Copy' data-type='const llvm::MachineInstr &amp;' data-ref="572Copy">Copy</dfn>) <em>const</em> {</td></tr>
<tr><th id="3515">3515</th><td>  <a class="macro" href="../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (Copy.isCopyLike()) ? void (0) : __assert_fail (&quot;Copy.isCopyLike()&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/RegisterCoalescer.cpp&quot;, 3515, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col2 ref" href="#572Copy" title='Copy' data-ref="572Copy">Copy</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10isCopyLikeEv" title='llvm::MachineInstr::isCopyLike' data-ref="_ZNK4llvm12MachineInstr10isCopyLikeEv">isCopyLike</a>());</td></tr>
<tr><th id="3516">3516</th><td>  <b>if</b> (!<a class="ref fake" href="../../include/llvm/Support/CommandLine.h.html#_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev" title='llvm::cl::opt_storage&lt;type-parameter-0-0, false, false&gt;::operator type-parameter-0-0' data-ref="_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev"></a><a class="tu ref" href="#UseTerminalRule" title='UseTerminalRule' data-use='m' data-ref="UseTerminalRule">UseTerminalRule</a>)</td></tr>
<tr><th id="3517">3517</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="3518">3518</th><td>  <em>unsigned</em> <dfn class="local col3 decl" id="573DstReg" title='DstReg' data-type='unsigned int' data-ref="573DstReg">DstReg</dfn>, <dfn class="local col4 decl" id="574DstSubReg" title='DstSubReg' data-type='unsigned int' data-ref="574DstSubReg">DstSubReg</dfn>, <dfn class="local col5 decl" id="575SrcReg" title='SrcReg' data-type='unsigned int' data-ref="575SrcReg">SrcReg</dfn>, <dfn class="local col6 decl" id="576SrcSubReg" title='SrcSubReg' data-type='unsigned int' data-ref="576SrcSubReg">SrcSubReg</dfn>;</td></tr>
<tr><th id="3519">3519</th><td>  <b>if</b> (!<a class="tu ref" href="#_ZL11isMoveInstrRKN4llvm18TargetRegisterInfoEPKNS_12MachineInstrERjS6_S6_S6_" title='isMoveInstr' data-use='c' data-ref="_ZL11isMoveInstrRKN4llvm18TargetRegisterInfoEPKNS_12MachineInstrERjS6_S6_S6_">isMoveInstr</a>(*<a class="tu member" href="#(anonymousnamespace)::RegisterCoalescer::TRI" title='(anonymous namespace)::RegisterCoalescer::TRI' data-use='r' data-ref="(anonymousnamespace)::RegisterCoalescer::TRI">TRI</a>, &amp;<a class="local col2 ref" href="#572Copy" title='Copy' data-ref="572Copy">Copy</a>, <span class='refarg'><a class="local col5 ref" href="#575SrcReg" title='SrcReg' data-ref="575SrcReg">SrcReg</a></span>, <span class='refarg'><a class="local col3 ref" href="#573DstReg" title='DstReg' data-ref="573DstReg">DstReg</a></span>, <span class='refarg'><a class="local col6 ref" href="#576SrcSubReg" title='SrcSubReg' data-ref="576SrcSubReg">SrcSubReg</a></span>, <span class='refarg'><a class="local col4 ref" href="#574DstSubReg" title='DstSubReg' data-ref="574DstSubReg">DstSubReg</a></span>))</td></tr>
<tr><th id="3520">3520</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="3521">3521</th><td>  <i>// Check if the destination of this copy has any other affinity.</i></td></tr>
<tr><th id="3522">3522</th><td>  <b>if</b> (<a class="type" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a>::<a class="ref" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm18TargetRegisterInfo18isPhysicalRegisterEj" title='llvm::TargetRegisterInfo::isPhysicalRegister' data-ref="_ZN4llvm18TargetRegisterInfo18isPhysicalRegisterEj">isPhysicalRegister</a>(<a class="local col3 ref" href="#573DstReg" title='DstReg' data-ref="573DstReg">DstReg</a>) ||</td></tr>
<tr><th id="3523">3523</th><td>      <i>// If SrcReg is a physical register, the copy won't be coalesced.</i></td></tr>
<tr><th id="3524">3524</th><td><i>      // Ignoring it may have other side effect (like missing</i></td></tr>
<tr><th id="3525">3525</th><td><i>      // rematerialization). So keep it.</i></td></tr>
<tr><th id="3526">3526</th><td>      <a class="type" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a>::<a class="ref" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm18TargetRegisterInfo18isPhysicalRegisterEj" title='llvm::TargetRegisterInfo::isPhysicalRegister' data-ref="_ZN4llvm18TargetRegisterInfo18isPhysicalRegisterEj">isPhysicalRegister</a>(<a class="local col5 ref" href="#575SrcReg" title='SrcReg' data-ref="575SrcReg">SrcReg</a>) ||</td></tr>
<tr><th id="3527">3527</th><td>      !<a class="tu ref" href="#_ZL13isTerminalRegjRKN4llvm12MachineInstrEPKNS_19MachineRegisterInfoE" title='isTerminalReg' data-use='c' data-ref="_ZL13isTerminalRegjRKN4llvm12MachineInstrEPKNS_19MachineRegisterInfoE">isTerminalReg</a>(<a class="local col3 ref" href="#573DstReg" title='DstReg' data-ref="573DstReg">DstReg</a>, <a class="local col2 ref" href="#572Copy" title='Copy' data-ref="572Copy">Copy</a>, <a class="tu member" href="#(anonymousnamespace)::RegisterCoalescer::MRI" title='(anonymous namespace)::RegisterCoalescer::MRI' data-use='r' data-ref="(anonymousnamespace)::RegisterCoalescer::MRI">MRI</a>))</td></tr>
<tr><th id="3528">3528</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="3529">3529</th><td></td></tr>
<tr><th id="3530">3530</th><td>  <i>// DstReg is a terminal node. Check if it interferes with any other</i></td></tr>
<tr><th id="3531">3531</th><td><i>  // copy involving SrcReg.</i></td></tr>
<tr><th id="3532">3532</th><td>  <em>const</em> <a class="type" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col7 decl" id="577OrigBB" title='OrigBB' data-type='const llvm::MachineBasicBlock *' data-ref="577OrigBB">OrigBB</dfn> = <a class="local col2 ref" href="#572Copy" title='Copy' data-ref="572Copy">Copy</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZNK4llvm12MachineInstr9getParentEv">getParent</a>();</td></tr>
<tr><th id="3533">3533</th><td>  <em>const</em> <a class="type" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveInterval" title='llvm::LiveInterval' data-ref="llvm::LiveInterval">LiveInterval</a> &amp;<dfn class="local col8 decl" id="578DstLI" title='DstLI' data-type='const llvm::LiveInterval &amp;' data-ref="578DstLI">DstLI</dfn> = <a class="tu member" href="#(anonymousnamespace)::RegisterCoalescer::LIS" title='(anonymous namespace)::RegisterCoalescer::LIS' data-use='r' data-ref="(anonymousnamespace)::RegisterCoalescer::LIS">LIS</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/LiveIntervals.h.html#_ZN4llvm13LiveIntervals11getIntervalEj" title='llvm::LiveIntervals::getInterval' data-ref="_ZN4llvm13LiveIntervals11getIntervalEj">getInterval</a>(<a class="local col3 ref" href="#573DstReg" title='DstReg' data-ref="573DstReg">DstReg</a>);</td></tr>
<tr><th id="3534">3534</th><td>  <b>for</b> (<em>const</em> <a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col9 decl" id="579MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="579MI">MI</dfn> : <a class="tu member" href="#(anonymousnamespace)::RegisterCoalescer::MRI" title='(anonymous namespace)::RegisterCoalescer::MRI' data-use='r' data-ref="(anonymousnamespace)::RegisterCoalescer::MRI">MRI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo22reg_nodbg_instructionsEj" title='llvm::MachineRegisterInfo::reg_nodbg_instructions' data-ref="_ZNK4llvm19MachineRegisterInfo22reg_nodbg_instructionsEj">reg_nodbg_instructions</a>(<a class="local col5 ref" href="#575SrcReg" title='SrcReg' data-ref="575SrcReg">SrcReg</a>)) {</td></tr>
<tr><th id="3535">3535</th><td>    <i>// Technically we should check if the weight of the new copy is</i></td></tr>
<tr><th id="3536">3536</th><td><i>    // interesting compared to the other one and update the weight</i></td></tr>
<tr><th id="3537">3537</th><td><i>    // of the copies accordingly. However, this would only work if</i></td></tr>
<tr><th id="3538">3538</th><td><i>    // we would gather all the copies first then coalesce, whereas</i></td></tr>
<tr><th id="3539">3539</th><td><i>    // right now we interleave both actions.</i></td></tr>
<tr><th id="3540">3540</th><td><i>    // For now, just consider the copies that are in the same block.</i></td></tr>
<tr><th id="3541">3541</th><td>    <b>if</b> (&amp;<a class="local col9 ref" href="#579MI" title='MI' data-ref="579MI">MI</a> == &amp;<a class="local col2 ref" href="#572Copy" title='Copy' data-ref="572Copy">Copy</a> || !<a class="local col9 ref" href="#579MI" title='MI' data-ref="579MI">MI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10isCopyLikeEv" title='llvm::MachineInstr::isCopyLike' data-ref="_ZNK4llvm12MachineInstr10isCopyLikeEv">isCopyLike</a>() || <a class="local col9 ref" href="#579MI" title='MI' data-ref="579MI">MI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZNK4llvm12MachineInstr9getParentEv">getParent</a>() != <a class="local col7 ref" href="#577OrigBB" title='OrigBB' data-ref="577OrigBB">OrigBB</a>)</td></tr>
<tr><th id="3542">3542</th><td>      <b>continue</b>;</td></tr>
<tr><th id="3543">3543</th><td>    <em>unsigned</em> <dfn class="local col0 decl" id="580OtherReg" title='OtherReg' data-type='unsigned int' data-ref="580OtherReg">OtherReg</dfn>, <dfn class="local col1 decl" id="581OtherSubReg" title='OtherSubReg' data-type='unsigned int' data-ref="581OtherSubReg">OtherSubReg</dfn>, <dfn class="local col2 decl" id="582OtherSrcReg" title='OtherSrcReg' data-type='unsigned int' data-ref="582OtherSrcReg">OtherSrcReg</dfn>, <dfn class="local col3 decl" id="583OtherSrcSubReg" title='OtherSrcSubReg' data-type='unsigned int' data-ref="583OtherSrcSubReg">OtherSrcSubReg</dfn>;</td></tr>
<tr><th id="3544">3544</th><td>    <b>if</b> (!<a class="tu ref" href="#_ZL11isMoveInstrRKN4llvm18TargetRegisterInfoEPKNS_12MachineInstrERjS6_S6_S6_" title='isMoveInstr' data-use='c' data-ref="_ZL11isMoveInstrRKN4llvm18TargetRegisterInfoEPKNS_12MachineInstrERjS6_S6_S6_">isMoveInstr</a>(*<a class="tu member" href="#(anonymousnamespace)::RegisterCoalescer::TRI" title='(anonymous namespace)::RegisterCoalescer::TRI' data-use='r' data-ref="(anonymousnamespace)::RegisterCoalescer::TRI">TRI</a>, &amp;<a class="local col2 ref" href="#572Copy" title='Copy' data-ref="572Copy">Copy</a>, <span class='refarg'><a class="local col2 ref" href="#582OtherSrcReg" title='OtherSrcReg' data-ref="582OtherSrcReg">OtherSrcReg</a></span>, <span class='refarg'><a class="local col0 ref" href="#580OtherReg" title='OtherReg' data-ref="580OtherReg">OtherReg</a></span>, <span class='refarg'><a class="local col3 ref" href="#583OtherSrcSubReg" title='OtherSrcSubReg' data-ref="583OtherSrcSubReg">OtherSrcSubReg</a></span>,</td></tr>
<tr><th id="3545">3545</th><td>                <span class='refarg'><a class="local col1 ref" href="#581OtherSubReg" title='OtherSubReg' data-ref="581OtherSubReg">OtherSubReg</a></span>))</td></tr>
<tr><th id="3546">3546</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="3547">3547</th><td>    <b>if</b> (<a class="local col0 ref" href="#580OtherReg" title='OtherReg' data-ref="580OtherReg">OtherReg</a> == <a class="local col5 ref" href="#575SrcReg" title='SrcReg' data-ref="575SrcReg">SrcReg</a>)</td></tr>
<tr><th id="3548">3548</th><td>      <a class="local col0 ref" href="#580OtherReg" title='OtherReg' data-ref="580OtherReg">OtherReg</a> = <a class="local col2 ref" href="#582OtherSrcReg" title='OtherSrcReg' data-ref="582OtherSrcReg">OtherSrcReg</a>;</td></tr>
<tr><th id="3549">3549</th><td>    <i>// Check if OtherReg is a non-terminal.</i></td></tr>
<tr><th id="3550">3550</th><td>    <b>if</b> (<a class="type" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a>::<a class="ref" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm18TargetRegisterInfo18isPhysicalRegisterEj" title='llvm::TargetRegisterInfo::isPhysicalRegister' data-ref="_ZN4llvm18TargetRegisterInfo18isPhysicalRegisterEj">isPhysicalRegister</a>(<a class="local col0 ref" href="#580OtherReg" title='OtherReg' data-ref="580OtherReg">OtherReg</a>) ||</td></tr>
<tr><th id="3551">3551</th><td>        <a class="tu ref" href="#_ZL13isTerminalRegjRKN4llvm12MachineInstrEPKNS_19MachineRegisterInfoE" title='isTerminalReg' data-use='c' data-ref="_ZL13isTerminalRegjRKN4llvm12MachineInstrEPKNS_19MachineRegisterInfoE">isTerminalReg</a>(<a class="local col0 ref" href="#580OtherReg" title='OtherReg' data-ref="580OtherReg">OtherReg</a>, <a class="local col9 ref" href="#579MI" title='MI' data-ref="579MI">MI</a>, <a class="tu member" href="#(anonymousnamespace)::RegisterCoalescer::MRI" title='(anonymous namespace)::RegisterCoalescer::MRI' data-use='r' data-ref="(anonymousnamespace)::RegisterCoalescer::MRI">MRI</a>))</td></tr>
<tr><th id="3552">3552</th><td>      <b>continue</b>;</td></tr>
<tr><th id="3553">3553</th><td>    <i>// Check that OtherReg interfere with DstReg.</i></td></tr>
<tr><th id="3554">3554</th><td>    <b>if</b> (<a class="tu member" href="#(anonymousnamespace)::RegisterCoalescer::LIS" title='(anonymous namespace)::RegisterCoalescer::LIS' data-use='r' data-ref="(anonymousnamespace)::RegisterCoalescer::LIS">LIS</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/LiveIntervals.h.html#_ZN4llvm13LiveIntervals11getIntervalEj" title='llvm::LiveIntervals::getInterval' data-ref="_ZN4llvm13LiveIntervals11getIntervalEj">getInterval</a>(<a class="local col0 ref" href="#580OtherReg" title='OtherReg' data-ref="580OtherReg">OtherReg</a>).<a class="ref" href="../../include/llvm/CodeGen/LiveInterval.h.html#_ZNK4llvm9LiveRange8overlapsERKS0_" title='llvm::LiveRange::overlaps' data-ref="_ZNK4llvm9LiveRange8overlapsERKS0_">overlaps</a>(<a class="local col8 ref" href="#578DstLI" title='DstLI' data-ref="578DstLI">DstLI</a>)) {</td></tr>
<tr><th id="3555">3555</th><td>      <a class="macro" href="../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;regalloc&quot;)) { dbgs() &lt;&lt; &quot;Apply terminal rule for: &quot; &lt;&lt; printReg(DstReg) &lt;&lt; &apos;\n&apos;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"Apply terminal rule for: "</q> <a class="ref" href="../../include/llvm/Support/Printable.h.html#_ZN4llvmlsERNS_11raw_ostreamERKNS_9PrintableE" title='llvm::operator&lt;&lt;' data-ref="_ZN4llvmlsERNS_11raw_ostreamERKNS_9PrintableE">&lt;&lt;</a> <a class="ref" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm8printRegEjPKNS_18TargetRegisterInfoEjPKNS_19MachineRegisterInfoE" title='llvm::printReg' data-ref="_ZN4llvm8printRegEjPKNS_18TargetRegisterInfoEjPKNS_19MachineRegisterInfoE">printReg</a>(<a class="local col3 ref" href="#573DstReg" title='DstReg' data-ref="573DstReg">DstReg</a>)</td></tr>
<tr><th id="3556">3556</th><td>                        <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEc">&lt;&lt;</a> <kbd>'\n'</kbd>);</td></tr>
<tr><th id="3557">3557</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="3558">3558</th><td>    }</td></tr>
<tr><th id="3559">3559</th><td>  }</td></tr>
<tr><th id="3560">3560</th><td>  <b>return</b> <b>false</b>;</td></tr>
<tr><th id="3561">3561</th><td>}</td></tr>
<tr><th id="3562">3562</th><td></td></tr>
<tr><th id="3563">3563</th><td><em>void</em></td></tr>
<tr><th id="3564">3564</th><td><a class="tu type" href="#(anonymousnamespace)::RegisterCoalescer" title='(anonymous namespace)::RegisterCoalescer' data-ref="(anonymousnamespace)::RegisterCoalescer">RegisterCoalescer</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_117RegisterCoalescer17copyCoalesceInMBBEPN4llvm17MachineBasicBlockE" title='(anonymous namespace)::RegisterCoalescer::copyCoalesceInMBB' data-type='void (anonymous namespace)::RegisterCoalescer::copyCoalesceInMBB(llvm::MachineBasicBlock * MBB)' data-ref="_ZN12_GLOBAL__N_117RegisterCoalescer17copyCoalesceInMBBEPN4llvm17MachineBasicBlockE">copyCoalesceInMBB</dfn>(<a class="type" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col4 decl" id="584MBB" title='MBB' data-type='llvm::MachineBasicBlock *' data-ref="584MBB">MBB</dfn>) {</td></tr>
<tr><th id="3565">3565</th><td>  <a class="macro" href="../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;regalloc&quot;)) { dbgs() &lt;&lt; MBB-&gt;getName() &lt;&lt; &quot;:\n&quot;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsENS_9StringRefE" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsENS_9StringRefE">&lt;&lt;</a> <a class="local col4 ref" href="#584MBB" title='MBB' data-ref="584MBB">MBB</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZNK4llvm17MachineBasicBlock7getNameEv" title='llvm::MachineBasicBlock::getName' data-ref="_ZNK4llvm17MachineBasicBlock7getNameEv">getName</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>":\n"</q>);</td></tr>
<tr><th id="3566">3566</th><td></td></tr>
<tr><th id="3567">3567</th><td>  <i>// Collect all copy-like instructions in MBB. Don't start coalescing anything</i></td></tr>
<tr><th id="3568">3568</th><td><i>  // yet, it might invalidate the iterator.</i></td></tr>
<tr><th id="3569">3569</th><td>  <em>const</em> <em>unsigned</em> <dfn class="local col5 decl" id="585PrevSize" title='PrevSize' data-type='const unsigned int' data-ref="585PrevSize">PrevSize</dfn> = <a class="tu member" href="#(anonymousnamespace)::RegisterCoalescer::WorkList" title='(anonymous namespace)::RegisterCoalescer::WorkList' data-use='m' data-ref="(anonymousnamespace)::RegisterCoalescer::WorkList">WorkList</a>.<a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZNK4llvm15SmallVectorBase4sizeEv" title='llvm::SmallVectorBase::size' data-ref="_ZNK4llvm15SmallVectorBase4sizeEv">size</a>();</td></tr>
<tr><th id="3570">3570</th><td>  <b>if</b> (<a class="tu member" href="#(anonymousnamespace)::RegisterCoalescer::JoinGlobalCopies" title='(anonymous namespace)::RegisterCoalescer::JoinGlobalCopies' data-use='r' data-ref="(anonymousnamespace)::RegisterCoalescer::JoinGlobalCopies">JoinGlobalCopies</a>) {</td></tr>
<tr><th id="3571">3571</th><td>    <a class="type" href="../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector">SmallVector</a>&lt;<a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a>*, <var>2</var>&gt; <a class="ref fake" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1Ev" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-ref="_ZN4llvm11SmallVectorC1Ev"></a><dfn class="local col6 decl" id="586LocalTerminals" title='LocalTerminals' data-type='SmallVector&lt;llvm::MachineInstr *, 2&gt;' data-ref="586LocalTerminals">LocalTerminals</dfn>;</td></tr>
<tr><th id="3572">3572</th><td>    <a class="type" href="../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector">SmallVector</a>&lt;<a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a>*, <var>2</var>&gt; <a class="ref fake" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1Ev" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-ref="_ZN4llvm11SmallVectorC1Ev"></a><dfn class="local col7 decl" id="587GlobalTerminals" title='GlobalTerminals' data-type='SmallVector&lt;llvm::MachineInstr *, 2&gt;' data-ref="587GlobalTerminals">GlobalTerminals</dfn>;</td></tr>
<tr><th id="3573">3573</th><td>    <i>// Coalesce copies bottom-up to coalesce local defs before local uses. They</i></td></tr>
<tr><th id="3574">3574</th><td><i>    // are not inherently easier to resolve, but slightly preferable until we</i></td></tr>
<tr><th id="3575">3575</th><td><i>    // have local live range splitting. In particular this is required by</i></td></tr>
<tr><th id="3576">3576</th><td><i>    // cmp+jmp macro fusion.</i></td></tr>
<tr><th id="3577">3577</th><td>    <b>for</b> (<a class="type" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col8 decl" id="588MII" title='MII' data-type='MachineBasicBlock::iterator' data-ref="588MII">MII</dfn> = <a class="local col4 ref" href="#584MBB" title='MBB' data-ref="584MBB">MBB</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock5beginEv" title='llvm::MachineBasicBlock::begin' data-ref="_ZN4llvm17MachineBasicBlock5beginEv">begin</a>(), <dfn class="local col9 decl" id="589E" title='E' data-type='MachineBasicBlock::iterator' data-ref="589E">E</dfn> = <a class="local col4 ref" href="#584MBB" title='MBB' data-ref="584MBB">MBB</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock3endEv" title='llvm::MachineBasicBlock::end' data-ref="_ZN4llvm17MachineBasicBlock3endEv">end</a>();</td></tr>
<tr><th id="3578">3578</th><td>         <a class="local col8 ref" href="#588MII" title='MII' data-ref="588MII">MII</a> <a class="ref" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" title='llvm::operator!=' data-ref="_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_">!=</a> <a class="local col9 ref" href="#589E" title='E' data-ref="589E">E</a>; <a class="ref" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorppEv" title='llvm::MachineInstrBundleIterator::operator++' data-ref="_ZN4llvm26MachineInstrBundleIteratorppEv">++</a><a class="local col8 ref" href="#588MII" title='MII' data-ref="588MII">MII</a>) {</td></tr>
<tr><th id="3579">3579</th><td>      <b>if</b> (!<a class="local col8 ref" href="#588MII" title='MII' data-ref="588MII">MII</a><a class="ref" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10isCopyLikeEv" title='llvm::MachineInstr::isCopyLike' data-ref="_ZNK4llvm12MachineInstr10isCopyLikeEv">isCopyLike</a>())</td></tr>
<tr><th id="3580">3580</th><td>        <b>continue</b>;</td></tr>
<tr><th id="3581">3581</th><td>      <em>bool</em> <dfn class="local col0 decl" id="590ApplyTerminalRule" title='ApplyTerminalRule' data-type='bool' data-ref="590ApplyTerminalRule">ApplyTerminalRule</dfn> = <a class="tu member" href="#_ZNK12_GLOBAL__N_117RegisterCoalescer17applyTerminalRuleERKN4llvm12MachineInstrE" title='(anonymous namespace)::RegisterCoalescer::applyTerminalRule' data-use='c' data-ref="_ZNK12_GLOBAL__N_117RegisterCoalescer17applyTerminalRuleERKN4llvm12MachineInstrE">applyTerminalRule</a>(<a class="ref" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="local col8 ref" href="#588MII" title='MII' data-ref="588MII">MII</a>);</td></tr>
<tr><th id="3582">3582</th><td>      <b>if</b> (<a class="tu ref" href="#_ZL11isLocalCopyPN4llvm12MachineInstrEPKNS_13LiveIntervalsE" title='isLocalCopy' data-use='c' data-ref="_ZL11isLocalCopyPN4llvm12MachineInstrEPKNS_13LiveIntervalsE">isLocalCopy</a>(&amp;(<a class="ref" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="local col8 ref" href="#588MII" title='MII' data-ref="588MII">MII</a>), <a class="tu member" href="#(anonymousnamespace)::RegisterCoalescer::LIS" title='(anonymous namespace)::RegisterCoalescer::LIS' data-use='r' data-ref="(anonymousnamespace)::RegisterCoalescer::LIS">LIS</a>)) {</td></tr>
<tr><th id="3583">3583</th><td>        <b>if</b> (<a class="local col0 ref" href="#590ApplyTerminalRule" title='ApplyTerminalRule' data-ref="590ApplyTerminalRule">ApplyTerminalRule</a>)</td></tr>
<tr><th id="3584">3584</th><td>          <a class="local col6 ref" href="#586LocalTerminals" title='LocalTerminals' data-ref="586LocalTerminals">LocalTerminals</a>.<a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_">push_back</a>(&amp;(<a class="ref" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="local col8 ref" href="#588MII" title='MII' data-ref="588MII">MII</a>));</td></tr>
<tr><th id="3585">3585</th><td>        <b>else</b></td></tr>
<tr><th id="3586">3586</th><td>          <a class="tu member" href="#(anonymousnamespace)::RegisterCoalescer::LocalWorkList" title='(anonymous namespace)::RegisterCoalescer::LocalWorkList' data-use='m' data-ref="(anonymousnamespace)::RegisterCoalescer::LocalWorkList">LocalWorkList</a>.<a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_">push_back</a>(&amp;(<a class="ref" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="local col8 ref" href="#588MII" title='MII' data-ref="588MII">MII</a>));</td></tr>
<tr><th id="3587">3587</th><td>      } <b>else</b> {</td></tr>
<tr><th id="3588">3588</th><td>        <b>if</b> (<a class="local col0 ref" href="#590ApplyTerminalRule" title='ApplyTerminalRule' data-ref="590ApplyTerminalRule">ApplyTerminalRule</a>)</td></tr>
<tr><th id="3589">3589</th><td>          <a class="local col7 ref" href="#587GlobalTerminals" title='GlobalTerminals' data-ref="587GlobalTerminals">GlobalTerminals</a>.<a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_">push_back</a>(&amp;(<a class="ref" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="local col8 ref" href="#588MII" title='MII' data-ref="588MII">MII</a>));</td></tr>
<tr><th id="3590">3590</th><td>        <b>else</b></td></tr>
<tr><th id="3591">3591</th><td>          <a class="tu member" href="#(anonymousnamespace)::RegisterCoalescer::WorkList" title='(anonymous namespace)::RegisterCoalescer::WorkList' data-use='m' data-ref="(anonymousnamespace)::RegisterCoalescer::WorkList">WorkList</a>.<a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_">push_back</a>(&amp;(<a class="ref" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="local col8 ref" href="#588MII" title='MII' data-ref="588MII">MII</a>));</td></tr>
<tr><th id="3592">3592</th><td>      }</td></tr>
<tr><th id="3593">3593</th><td>    }</td></tr>
<tr><th id="3594">3594</th><td>    <i>// Append the copies evicted by the terminal rule at the end of the list.</i></td></tr>
<tr><th id="3595">3595</th><td>    <a class="tu member" href="#(anonymousnamespace)::RegisterCoalescer::LocalWorkList" title='(anonymous namespace)::RegisterCoalescer::LocalWorkList' data-use='m' data-ref="(anonymousnamespace)::RegisterCoalescer::LocalWorkList">LocalWorkList</a>.<a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm15SmallVectorImpl6appendET_S1_" title='llvm::SmallVectorImpl::append' data-ref="_ZN4llvm15SmallVectorImpl6appendET_S1_">append</a>(<a class="local col6 ref" href="#586LocalTerminals" title='LocalTerminals' data-ref="586LocalTerminals">LocalTerminals</a>.<a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommon5beginEv" title='llvm::SmallVectorTemplateCommon::begin' data-ref="_ZN4llvm25SmallVectorTemplateCommon5beginEv">begin</a>(), <a class="local col6 ref" href="#586LocalTerminals" title='LocalTerminals' data-ref="586LocalTerminals">LocalTerminals</a>.<a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommon3endEv" title='llvm::SmallVectorTemplateCommon::end' data-ref="_ZN4llvm25SmallVectorTemplateCommon3endEv">end</a>());</td></tr>
<tr><th id="3596">3596</th><td>    <a class="tu member" href="#(anonymousnamespace)::RegisterCoalescer::WorkList" title='(anonymous namespace)::RegisterCoalescer::WorkList' data-use='m' data-ref="(anonymousnamespace)::RegisterCoalescer::WorkList">WorkList</a>.<a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm15SmallVectorImpl6appendET_S1_" title='llvm::SmallVectorImpl::append' data-ref="_ZN4llvm15SmallVectorImpl6appendET_S1_">append</a>(<a class="local col7 ref" href="#587GlobalTerminals" title='GlobalTerminals' data-ref="587GlobalTerminals">GlobalTerminals</a>.<a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommon5beginEv" title='llvm::SmallVectorTemplateCommon::begin' data-ref="_ZN4llvm25SmallVectorTemplateCommon5beginEv">begin</a>(), <a class="local col7 ref" href="#587GlobalTerminals" title='GlobalTerminals' data-ref="587GlobalTerminals">GlobalTerminals</a>.<a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommon3endEv" title='llvm::SmallVectorTemplateCommon::end' data-ref="_ZN4llvm25SmallVectorTemplateCommon3endEv">end</a>());</td></tr>
<tr><th id="3597">3597</th><td>  }</td></tr>
<tr><th id="3598">3598</th><td>  <b>else</b> {</td></tr>
<tr><th id="3599">3599</th><td>    <a class="type" href="../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector">SmallVector</a>&lt;<a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a>*, <var>2</var>&gt; <a class="ref fake" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1Ev" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-ref="_ZN4llvm11SmallVectorC1Ev"></a><dfn class="local col1 decl" id="591Terminals" title='Terminals' data-type='SmallVector&lt;llvm::MachineInstr *, 2&gt;' data-ref="591Terminals">Terminals</dfn>;</td></tr>
<tr><th id="3600">3600</th><td>    <b>for</b> (<a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col2 decl" id="592MII" title='MII' data-type='llvm::MachineInstr &amp;' data-ref="592MII">MII</dfn> : *<a class="local col4 ref" href="#584MBB" title='MBB' data-ref="584MBB">MBB</a>)</td></tr>
<tr><th id="3601">3601</th><td>      <b>if</b> (<a class="local col2 ref" href="#592MII" title='MII' data-ref="592MII">MII</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10isCopyLikeEv" title='llvm::MachineInstr::isCopyLike' data-ref="_ZNK4llvm12MachineInstr10isCopyLikeEv">isCopyLike</a>()) {</td></tr>
<tr><th id="3602">3602</th><td>        <b>if</b> (<a class="tu member" href="#_ZNK12_GLOBAL__N_117RegisterCoalescer17applyTerminalRuleERKN4llvm12MachineInstrE" title='(anonymous namespace)::RegisterCoalescer::applyTerminalRule' data-use='c' data-ref="_ZNK12_GLOBAL__N_117RegisterCoalescer17applyTerminalRuleERKN4llvm12MachineInstrE">applyTerminalRule</a>(<a class="local col2 ref" href="#592MII" title='MII' data-ref="592MII">MII</a>))</td></tr>
<tr><th id="3603">3603</th><td>          <a class="local col1 ref" href="#591Terminals" title='Terminals' data-ref="591Terminals">Terminals</a>.<a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_">push_back</a>(&amp;<a class="local col2 ref" href="#592MII" title='MII' data-ref="592MII">MII</a>);</td></tr>
<tr><th id="3604">3604</th><td>        <b>else</b></td></tr>
<tr><th id="3605">3605</th><td>          <a class="tu member" href="#(anonymousnamespace)::RegisterCoalescer::WorkList" title='(anonymous namespace)::RegisterCoalescer::WorkList' data-use='m' data-ref="(anonymousnamespace)::RegisterCoalescer::WorkList">WorkList</a>.<a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_">push_back</a>(&amp;<a class="local col2 ref" href="#592MII" title='MII' data-ref="592MII">MII</a>);</td></tr>
<tr><th id="3606">3606</th><td>      }</td></tr>
<tr><th id="3607">3607</th><td>    <i>// Append the copies evicted by the terminal rule at the end of the list.</i></td></tr>
<tr><th id="3608">3608</th><td>    <a class="tu member" href="#(anonymousnamespace)::RegisterCoalescer::WorkList" title='(anonymous namespace)::RegisterCoalescer::WorkList' data-use='m' data-ref="(anonymousnamespace)::RegisterCoalescer::WorkList">WorkList</a>.<a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm15SmallVectorImpl6appendET_S1_" title='llvm::SmallVectorImpl::append' data-ref="_ZN4llvm15SmallVectorImpl6appendET_S1_">append</a>(<a class="local col1 ref" href="#591Terminals" title='Terminals' data-ref="591Terminals">Terminals</a>.<a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommon5beginEv" title='llvm::SmallVectorTemplateCommon::begin' data-ref="_ZN4llvm25SmallVectorTemplateCommon5beginEv">begin</a>(), <a class="local col1 ref" href="#591Terminals" title='Terminals' data-ref="591Terminals">Terminals</a>.<a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommon3endEv" title='llvm::SmallVectorTemplateCommon::end' data-ref="_ZN4llvm25SmallVectorTemplateCommon3endEv">end</a>());</td></tr>
<tr><th id="3609">3609</th><td>  }</td></tr>
<tr><th id="3610">3610</th><td>  <i>// Try coalescing the collected copies immediately, and remove the nulls.</i></td></tr>
<tr><th id="3611">3611</th><td><i>  // This prevents the WorkList from getting too large since most copies are</i></td></tr>
<tr><th id="3612">3612</th><td><i>  // joinable on the first attempt.</i></td></tr>
<tr><th id="3613">3613</th><td>  <a class="type" href="../../include/llvm/ADT/ArrayRef.h.html#llvm::MutableArrayRef" title='llvm::MutableArrayRef' data-ref="llvm::MutableArrayRef">MutableArrayRef</a>&lt;<a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a>*&gt;</td></tr>
<tr><th id="3614">3614</th><td>    <dfn class="local col3 decl" id="593CurrList" title='CurrList' data-type='MutableArrayRef&lt;llvm::MachineInstr *&gt;' data-ref="593CurrList">CurrList</dfn><a class="ref" href="../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm15MutableArrayRefC1EPT_S2_" title='llvm::MutableArrayRef::MutableArrayRef&lt;T&gt;' data-ref="_ZN4llvm15MutableArrayRefC1EPT_S2_">(</a><a class="tu member" href="#(anonymousnamespace)::RegisterCoalescer::WorkList" title='(anonymous namespace)::RegisterCoalescer::WorkList' data-use='m' data-ref="(anonymousnamespace)::RegisterCoalescer::WorkList">WorkList</a>.<a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommon5beginEv" title='llvm::SmallVectorTemplateCommon::begin' data-ref="_ZN4llvm25SmallVectorTemplateCommon5beginEv">begin</a>() + <a class="local col5 ref" href="#585PrevSize" title='PrevSize' data-ref="585PrevSize">PrevSize</a>, <a class="tu member" href="#(anonymousnamespace)::RegisterCoalescer::WorkList" title='(anonymous namespace)::RegisterCoalescer::WorkList' data-use='m' data-ref="(anonymousnamespace)::RegisterCoalescer::WorkList">WorkList</a>.<a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommon3endEv" title='llvm::SmallVectorTemplateCommon::end' data-ref="_ZN4llvm25SmallVectorTemplateCommon3endEv">end</a>());</td></tr>
<tr><th id="3615">3615</th><td>  <b>if</b> (<a class="tu member" href="#_ZN12_GLOBAL__N_117RegisterCoalescer20copyCoalesceWorkListEN4llvm15MutableArrayRefIPNS1_12MachineInstrEEE" title='(anonymous namespace)::RegisterCoalescer::copyCoalesceWorkList' data-use='c' data-ref="_ZN12_GLOBAL__N_117RegisterCoalescer20copyCoalesceWorkListEN4llvm15MutableArrayRefIPNS1_12MachineInstrEEE">copyCoalesceWorkList</a>(<a class="ref fake" href="../../include/llvm/ADT/ArrayRef.h.html#290" title='llvm::MutableArrayRef&lt;llvm::MachineInstr *&gt;::MutableArrayRef' data-ref="_ZN4llvm15MutableArrayRefIPNS_12MachineInstrEEC1ERKS3_"></a><a class="local col3 ref" href="#593CurrList" title='CurrList' data-ref="593CurrList">CurrList</a>))</td></tr>
<tr><th id="3616">3616</th><td>    <a class="tu member" href="#(anonymousnamespace)::RegisterCoalescer::WorkList" title='(anonymous namespace)::RegisterCoalescer::WorkList' data-use='m' data-ref="(anonymousnamespace)::RegisterCoalescer::WorkList">WorkList</a>.<a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm15SmallVectorImpl5eraseENS_23SmallVectorTemplateBaseIT_Xsr21is_trivially_copyableIS2_EE5valueEE14const_iteratorES4_" title='llvm::SmallVectorImpl::erase' data-ref="_ZN4llvm15SmallVectorImpl5eraseENS_23SmallVectorTemplateBaseIT_Xsr21is_trivially_copyableIS2_EE5valueEE14const_iteratorES4_">erase</a>(<span class="namespace">std::</span><a class="ref" href="../../../../include/c++/7/bits/stl_algo.h.html#_ZSt6removeT_S_RKT0_" title='std::remove' data-ref="_ZSt6removeT_S_RKT0_">remove</a>(<a class="tu member" href="#(anonymousnamespace)::RegisterCoalescer::WorkList" title='(anonymous namespace)::RegisterCoalescer::WorkList' data-use='m' data-ref="(anonymousnamespace)::RegisterCoalescer::WorkList">WorkList</a>.<a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommon5beginEv" title='llvm::SmallVectorTemplateCommon::begin' data-ref="_ZN4llvm25SmallVectorTemplateCommon5beginEv">begin</a>() + <a class="local col5 ref" href="#585PrevSize" title='PrevSize' data-ref="585PrevSize">PrevSize</a>, <a class="tu member" href="#(anonymousnamespace)::RegisterCoalescer::WorkList" title='(anonymous namespace)::RegisterCoalescer::WorkList' data-use='m' data-ref="(anonymousnamespace)::RegisterCoalescer::WorkList">WorkList</a>.<a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommon3endEv" title='llvm::SmallVectorTemplateCommon::end' data-ref="_ZN4llvm25SmallVectorTemplateCommon3endEv">end</a>(),</td></tr>
<tr><th id="3617">3617</th><td>                               <b>nullptr</b>), <a class="tu member" href="#(anonymousnamespace)::RegisterCoalescer::WorkList" title='(anonymous namespace)::RegisterCoalescer::WorkList' data-use='m' data-ref="(anonymousnamespace)::RegisterCoalescer::WorkList">WorkList</a>.<a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommon3endEv" title='llvm::SmallVectorTemplateCommon::end' data-ref="_ZN4llvm25SmallVectorTemplateCommon3endEv">end</a>());</td></tr>
<tr><th id="3618">3618</th><td>}</td></tr>
<tr><th id="3619">3619</th><td></td></tr>
<tr><th id="3620">3620</th><td><em>void</em> <a class="tu type" href="#(anonymousnamespace)::RegisterCoalescer" title='(anonymous namespace)::RegisterCoalescer' data-ref="(anonymousnamespace)::RegisterCoalescer">RegisterCoalescer</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_117RegisterCoalescer14coalesceLocalsEv" title='(anonymous namespace)::RegisterCoalescer::coalesceLocals' data-type='void (anonymous namespace)::RegisterCoalescer::coalesceLocals()' data-ref="_ZN12_GLOBAL__N_117RegisterCoalescer14coalesceLocalsEv">coalesceLocals</dfn>() {</td></tr>
<tr><th id="3621">3621</th><td>  <a class="tu member" href="#_ZN12_GLOBAL__N_117RegisterCoalescer20copyCoalesceWorkListEN4llvm15MutableArrayRefIPNS1_12MachineInstrEEE" title='(anonymous namespace)::RegisterCoalescer::copyCoalesceWorkList' data-use='c' data-ref="_ZN12_GLOBAL__N_117RegisterCoalescer20copyCoalesceWorkListEN4llvm15MutableArrayRefIPNS1_12MachineInstrEEE">copyCoalesceWorkList</a>(<a class="ref fake" href="../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm15MutableArrayRefC1ERNS_15SmallVectorImplIT_EE" title='llvm::MutableArrayRef::MutableArrayRef&lt;T&gt;' data-ref="_ZN4llvm15MutableArrayRefC1ERNS_15SmallVectorImplIT_EE"></a><a class="tu member" href="#(anonymousnamespace)::RegisterCoalescer::LocalWorkList" title='(anonymous namespace)::RegisterCoalescer::LocalWorkList' data-use='a' data-ref="(anonymousnamespace)::RegisterCoalescer::LocalWorkList">LocalWorkList</a>);</td></tr>
<tr><th id="3622">3622</th><td>  <b>for</b> (<em>unsigned</em> <dfn class="local col4 decl" id="594j" title='j' data-type='unsigned int' data-ref="594j">j</dfn> = <var>0</var>, <dfn class="local col5 decl" id="595je" title='je' data-type='unsigned int' data-ref="595je">je</dfn> = <a class="tu member" href="#(anonymousnamespace)::RegisterCoalescer::LocalWorkList" title='(anonymous namespace)::RegisterCoalescer::LocalWorkList' data-use='m' data-ref="(anonymousnamespace)::RegisterCoalescer::LocalWorkList">LocalWorkList</a>.<a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZNK4llvm15SmallVectorBase4sizeEv" title='llvm::SmallVectorBase::size' data-ref="_ZNK4llvm15SmallVectorBase4sizeEv">size</a>(); <a class="local col4 ref" href="#594j" title='j' data-ref="594j">j</a> != <a class="local col5 ref" href="#595je" title='je' data-ref="595je">je</a>; ++<a class="local col4 ref" href="#594j" title='j' data-ref="594j">j</a>) {</td></tr>
<tr><th id="3623">3623</th><td>    <b>if</b> (<a class="tu member" href="#(anonymousnamespace)::RegisterCoalescer::LocalWorkList" title='(anonymous namespace)::RegisterCoalescer::LocalWorkList' data-use='m' data-ref="(anonymousnamespace)::RegisterCoalescer::LocalWorkList">LocalWorkList</a><a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm">[<a class="local col4 ref" href="#594j" title='j' data-ref="594j">j</a>]</a>)</td></tr>
<tr><th id="3624">3624</th><td>      <a class="tu member" href="#(anonymousnamespace)::RegisterCoalescer::WorkList" title='(anonymous namespace)::RegisterCoalescer::WorkList' data-use='m' data-ref="(anonymousnamespace)::RegisterCoalescer::WorkList">WorkList</a>.<a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_">push_back</a>(<a class="tu member" href="#(anonymousnamespace)::RegisterCoalescer::LocalWorkList" title='(anonymous namespace)::RegisterCoalescer::LocalWorkList' data-use='m' data-ref="(anonymousnamespace)::RegisterCoalescer::LocalWorkList">LocalWorkList</a><a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm">[<a class="local col4 ref" href="#594j" title='j' data-ref="594j">j</a>]</a>);</td></tr>
<tr><th id="3625">3625</th><td>  }</td></tr>
<tr><th id="3626">3626</th><td>  <a class="tu member" href="#(anonymousnamespace)::RegisterCoalescer::LocalWorkList" title='(anonymous namespace)::RegisterCoalescer::LocalWorkList' data-use='m' data-ref="(anonymousnamespace)::RegisterCoalescer::LocalWorkList">LocalWorkList</a>.<a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm15SmallVectorImpl5clearEv" title='llvm::SmallVectorImpl::clear' data-ref="_ZN4llvm15SmallVectorImpl5clearEv">clear</a>();</td></tr>
<tr><th id="3627">3627</th><td>}</td></tr>
<tr><th id="3628">3628</th><td></td></tr>
<tr><th id="3629">3629</th><td><em>void</em> <a class="tu type" href="#(anonymousnamespace)::RegisterCoalescer" title='(anonymous namespace)::RegisterCoalescer' data-ref="(anonymousnamespace)::RegisterCoalescer">RegisterCoalescer</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_117RegisterCoalescer16joinAllIntervalsEv" title='(anonymous namespace)::RegisterCoalescer::joinAllIntervals' data-type='void (anonymous namespace)::RegisterCoalescer::joinAllIntervals()' data-ref="_ZN12_GLOBAL__N_117RegisterCoalescer16joinAllIntervalsEv">joinAllIntervals</dfn>() {</td></tr>
<tr><th id="3630">3630</th><td>  <a class="macro" href="../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;regalloc&quot;)) { dbgs() &lt;&lt; &quot;********** JOINING INTERVALS ***********\n&quot;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"********** JOINING INTERVALS ***********\n"</q>);</td></tr>
<tr><th id="3631">3631</th><td>  <a class="macro" href="../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (WorkList.empty() &amp;&amp; LocalWorkList.empty() &amp;&amp; &quot;Old data still around.&quot;) ? void (0) : __assert_fail (&quot;WorkList.empty() &amp;&amp; LocalWorkList.empty() &amp;&amp; \&quot;Old data still around.\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/RegisterCoalescer.cpp&quot;, 3631, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="tu member" href="#(anonymousnamespace)::RegisterCoalescer::WorkList" title='(anonymous namespace)::RegisterCoalescer::WorkList' data-use='m' data-ref="(anonymousnamespace)::RegisterCoalescer::WorkList">WorkList</a>.<a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZNK4llvm15SmallVectorBase5emptyEv" title='llvm::SmallVectorBase::empty' data-ref="_ZNK4llvm15SmallVectorBase5emptyEv">empty</a>() &amp;&amp; <a class="tu member" href="#(anonymousnamespace)::RegisterCoalescer::LocalWorkList" title='(anonymous namespace)::RegisterCoalescer::LocalWorkList' data-use='m' data-ref="(anonymousnamespace)::RegisterCoalescer::LocalWorkList">LocalWorkList</a>.<a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZNK4llvm15SmallVectorBase5emptyEv" title='llvm::SmallVectorBase::empty' data-ref="_ZNK4llvm15SmallVectorBase5emptyEv">empty</a>() &amp;&amp; <q>"Old data still around."</q>);</td></tr>
<tr><th id="3632">3632</th><td></td></tr>
<tr><th id="3633">3633</th><td>  <span class="namespace">std::</span><a class="type" href="../../../../include/c++/7/bits/stl_vector.h.html#std::vector" title='std::vector' data-ref="std::vector">vector</a>&lt;<a class="tu type" href="#(anonymousnamespace)::MBBPriorityInfo" title='(anonymous namespace)::MBBPriorityInfo' data-ref="(anonymousnamespace)::MBBPriorityInfo">MBBPriorityInfo</a>&gt; <a class="tu ref fake" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorC1Ev" title='std::vector::vector&lt;_Tp, _Alloc&gt;' data-use='c' data-ref="_ZNSt6vectorC1Ev"></a><dfn class="local col6 decl" id="596MBBs" title='MBBs' data-type='std::vector&lt;MBBPriorityInfo&gt;' data-ref="596MBBs">MBBs</dfn>;</td></tr>
<tr><th id="3634">3634</th><td>  <a class="local col6 ref" href="#596MBBs" title='MBBs' data-ref="596MBBs">MBBs</a>.<a class="tu ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vector7reserveEm" title='std::vector::reserve' data-use='c' data-ref="_ZNSt6vector7reserveEm">reserve</a>(<a class="tu member" href="#(anonymousnamespace)::RegisterCoalescer::MF" title='(anonymous namespace)::RegisterCoalescer::MF' data-use='r' data-ref="(anonymousnamespace)::RegisterCoalescer::MF">MF</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction4sizeEv" title='llvm::MachineFunction::size' data-ref="_ZNK4llvm15MachineFunction4sizeEv">size</a>());</td></tr>
<tr><th id="3635">3635</th><td>  <b>for</b> (<a class="type" href="../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a>::<a class="typedef" href="../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction::iterator" title='llvm::MachineFunction::iterator' data-type='BasicBlockListType::iterator' data-ref="llvm::MachineFunction::iterator">iterator</a> <dfn class="local col7 decl" id="597I" title='I' data-type='MachineFunction::iterator' data-ref="597I">I</dfn> = <a class="tu member" href="#(anonymousnamespace)::RegisterCoalescer::MF" title='(anonymous namespace)::RegisterCoalescer::MF' data-use='r' data-ref="(anonymousnamespace)::RegisterCoalescer::MF">MF</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction5beginEv" title='llvm::MachineFunction::begin' data-ref="_ZN4llvm15MachineFunction5beginEv">begin</a>(), <dfn class="local col8 decl" id="598E" title='E' data-type='MachineFunction::iterator' data-ref="598E">E</dfn> = <a class="tu member" href="#(anonymousnamespace)::RegisterCoalescer::MF" title='(anonymous namespace)::RegisterCoalescer::MF' data-use='r' data-ref="(anonymousnamespace)::RegisterCoalescer::MF">MF</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction3endEv" title='llvm::MachineFunction::end' data-ref="_ZN4llvm15MachineFunction3endEv">end</a>(); <a class="local col7 ref" href="#597I" title='I' data-ref="597I">I</a> <a class="ref" href="../../include/llvm/ADT/ilist_iterator.h.html#_ZN4llvmneERKNS_14ilist_iteratorIT_XT0_EXT1_EEES5_" title='llvm::operator!=' data-ref="_ZN4llvmneERKNS_14ilist_iteratorIT_XT0_EXT1_EEES5_">!=</a> <a class="local col8 ref" href="#598E" title='E' data-ref="598E">E</a>; <a class="ref" href="../../include/llvm/ADT/ilist_iterator.h.html#_ZN4llvm14ilist_iteratorppEv" title='llvm::ilist_iterator::operator++' data-ref="_ZN4llvm14ilist_iteratorppEv">++</a><a class="local col7 ref" href="#597I" title='I' data-ref="597I">I</a>) {</td></tr>
<tr><th id="3636">3636</th><td>    <a class="type" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col9 decl" id="599MBB" title='MBB' data-type='llvm::MachineBasicBlock *' data-ref="599MBB">MBB</dfn> = &amp;<a class="ref" href="../../include/llvm/ADT/ilist_iterator.h.html#_ZNK4llvm14ilist_iteratordeEv" title='llvm::ilist_iterator::operator*' data-ref="_ZNK4llvm14ilist_iteratordeEv">*</a><a class="local col7 ref" href="#597I" title='I' data-ref="597I">I</a>;</td></tr>
<tr><th id="3637">3637</th><td>    <a class="local col6 ref" href="#596MBBs" title='MBBs' data-ref="596MBBs">MBBs</a>.<a class="tu ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vector9push_backEOT_" title='std::vector::push_back' data-use='c' data-ref="_ZNSt6vector9push_backEOT_">push_back</a>(<a class="tu type" href="#(anonymousnamespace)::MBBPriorityInfo" title='(anonymous namespace)::MBBPriorityInfo' data-ref="(anonymousnamespace)::MBBPriorityInfo">MBBPriorityInfo</a><a class="tu ref" href="#_ZN12_GLOBAL__N_115MBBPriorityInfoC1EPN4llvm17MachineBasicBlockEjb" title='(anonymous namespace)::MBBPriorityInfo::MBBPriorityInfo' data-use='c' data-ref="_ZN12_GLOBAL__N_115MBBPriorityInfoC1EPN4llvm17MachineBasicBlockEjb">(</a><a class="local col9 ref" href="#599MBB" title='MBB' data-ref="599MBB">MBB</a>, <a class="tu member" href="#(anonymousnamespace)::RegisterCoalescer::Loops" title='(anonymous namespace)::RegisterCoalescer::Loops' data-use='r' data-ref="(anonymousnamespace)::RegisterCoalescer::Loops">Loops</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineLoopInfo.h.html#_ZNK4llvm15MachineLoopInfo12getLoopDepthEPKNS_17MachineBasicBlockE" title='llvm::MachineLoopInfo::getLoopDepth' data-ref="_ZNK4llvm15MachineLoopInfo12getLoopDepthEPKNS_17MachineBasicBlockE">getLoopDepth</a>(<a class="local col9 ref" href="#599MBB" title='MBB' data-ref="599MBB">MBB</a>),</td></tr>
<tr><th id="3638">3638</th><td>                                   <a class="tu member" href="#(anonymousnamespace)::RegisterCoalescer::JoinSplitEdges" title='(anonymous namespace)::RegisterCoalescer::JoinSplitEdges' data-use='r' data-ref="(anonymousnamespace)::RegisterCoalescer::JoinSplitEdges">JoinSplitEdges</a> &amp;&amp; <a class="tu ref" href="#_ZL11isSplitEdgePKN4llvm17MachineBasicBlockE" title='isSplitEdge' data-use='c' data-ref="_ZL11isSplitEdgePKN4llvm17MachineBasicBlockE">isSplitEdge</a>(<a class="local col9 ref" href="#599MBB" title='MBB' data-ref="599MBB">MBB</a>)));</td></tr>
<tr><th id="3639">3639</th><td>  }</td></tr>
<tr><th id="3640">3640</th><td>  <a class="tu ref" href="../../include/llvm/ADT/STLExtras.h.html#_ZN4llvm14array_pod_sortET_S0_PFiPKNSt15iterator_traitsIS0_E10value_typeES5_E" title='llvm::array_pod_sort' data-use='c' data-ref="_ZN4llvm14array_pod_sortET_S0_PFiPKNSt15iterator_traitsIS0_E10value_typeES5_E">array_pod_sort</a>(<a class="local col6 ref" href="#596MBBs" title='MBBs' data-ref="596MBBs">MBBs</a>.<a class="tu ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vector5beginEv" title='std::vector::begin' data-use='c' data-ref="_ZNSt6vector5beginEv">begin</a>(), <a class="local col6 ref" href="#596MBBs" title='MBBs' data-ref="596MBBs">MBBs</a>.<a class="tu ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vector3endEv" title='std::vector::end' data-use='c' data-ref="_ZNSt6vector3endEv">end</a>(), <a class="tu ref" href="#_ZL18compareMBBPriorityPKN12_GLOBAL__N_115MBBPriorityInfoES2_" title='compareMBBPriority' data-use='r' data-ref="_ZL18compareMBBPriorityPKN12_GLOBAL__N_115MBBPriorityInfoES2_">compareMBBPriority</a>);</td></tr>
<tr><th id="3641">3641</th><td></td></tr>
<tr><th id="3642">3642</th><td>  <i>// Coalesce intervals in MBB priority order.</i></td></tr>
<tr><th id="3643">3643</th><td>  <em>unsigned</em> <dfn class="local col0 decl" id="600CurrDepth" title='CurrDepth' data-type='unsigned int' data-ref="600CurrDepth">CurrDepth</dfn> = <span class="namespace">std::</span><a class="type" href="../../../../include/c++/7/limits.html#std::numeric_limits" title='std::numeric_limits' data-ref="std::numeric_limits">numeric_limits</a>&lt;<em>unsigned</em>&gt;::<a class="ref" href="../../../../include/c++/7/limits.html#_ZNSt14numeric_limitsIjE3maxEv" title='std::numeric_limits&lt;unsigned int&gt;::max' data-ref="_ZNSt14numeric_limitsIjE3maxEv">max</a>();</td></tr>
<tr><th id="3644">3644</th><td>  <b>for</b> (<em>unsigned</em> <dfn class="local col1 decl" id="601i" title='i' data-type='unsigned int' data-ref="601i">i</dfn> = <var>0</var>, <dfn class="local col2 decl" id="602e" title='e' data-type='unsigned int' data-ref="602e">e</dfn> = <a class="local col6 ref" href="#596MBBs" title='MBBs' data-ref="596MBBs">MBBs</a>.<a class="tu ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNKSt6vector4sizeEv" title='std::vector::size' data-use='c' data-ref="_ZNKSt6vector4sizeEv">size</a>(); <a class="local col1 ref" href="#601i" title='i' data-ref="601i">i</a> != <a class="local col2 ref" href="#602e" title='e' data-ref="602e">e</a>; ++<a class="local col1 ref" href="#601i" title='i' data-ref="601i">i</a>) {</td></tr>
<tr><th id="3645">3645</th><td>    <i>// Try coalescing the collected local copies for deeper loops.</i></td></tr>
<tr><th id="3646">3646</th><td>    <b>if</b> (<a class="tu member" href="#(anonymousnamespace)::RegisterCoalescer::JoinGlobalCopies" title='(anonymous namespace)::RegisterCoalescer::JoinGlobalCopies' data-use='r' data-ref="(anonymousnamespace)::RegisterCoalescer::JoinGlobalCopies">JoinGlobalCopies</a> &amp;&amp; <a class="local col6 ref" href="#596MBBs" title='MBBs' data-ref="596MBBs">MBBs</a><a class="tu ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorixEm" title='std::vector::operator[]' data-use='c' data-ref="_ZNSt6vectorixEm">[<a class="local col1 ref" href="#601i" title='i' data-ref="601i">i</a>]</a>.<a class="tu ref" href="#(anonymousnamespace)::MBBPriorityInfo::Depth" title='(anonymous namespace)::MBBPriorityInfo::Depth' data-use='r' data-ref="(anonymousnamespace)::MBBPriorityInfo::Depth">Depth</a> &lt; <a class="local col0 ref" href="#600CurrDepth" title='CurrDepth' data-ref="600CurrDepth">CurrDepth</a>) {</td></tr>
<tr><th id="3647">3647</th><td>      <a class="tu member" href="#_ZN12_GLOBAL__N_117RegisterCoalescer14coalesceLocalsEv" title='(anonymous namespace)::RegisterCoalescer::coalesceLocals' data-use='c' data-ref="_ZN12_GLOBAL__N_117RegisterCoalescer14coalesceLocalsEv">coalesceLocals</a>();</td></tr>
<tr><th id="3648">3648</th><td>      <a class="local col0 ref" href="#600CurrDepth" title='CurrDepth' data-ref="600CurrDepth">CurrDepth</a> = <a class="local col6 ref" href="#596MBBs" title='MBBs' data-ref="596MBBs">MBBs</a><a class="tu ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorixEm" title='std::vector::operator[]' data-use='c' data-ref="_ZNSt6vectorixEm">[<a class="local col1 ref" href="#601i" title='i' data-ref="601i">i</a>]</a>.<a class="tu ref" href="#(anonymousnamespace)::MBBPriorityInfo::Depth" title='(anonymous namespace)::MBBPriorityInfo::Depth' data-use='r' data-ref="(anonymousnamespace)::MBBPriorityInfo::Depth">Depth</a>;</td></tr>
<tr><th id="3649">3649</th><td>    }</td></tr>
<tr><th id="3650">3650</th><td>    <a class="tu member" href="#_ZN12_GLOBAL__N_117RegisterCoalescer17copyCoalesceInMBBEPN4llvm17MachineBasicBlockE" title='(anonymous namespace)::RegisterCoalescer::copyCoalesceInMBB' data-use='c' data-ref="_ZN12_GLOBAL__N_117RegisterCoalescer17copyCoalesceInMBBEPN4llvm17MachineBasicBlockE">copyCoalesceInMBB</a>(<a class="local col6 ref" href="#596MBBs" title='MBBs' data-ref="596MBBs">MBBs</a><a class="tu ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorixEm" title='std::vector::operator[]' data-use='c' data-ref="_ZNSt6vectorixEm">[<a class="local col1 ref" href="#601i" title='i' data-ref="601i">i</a>]</a>.<a class="tu ref" href="#(anonymousnamespace)::MBBPriorityInfo::MBB" title='(anonymous namespace)::MBBPriorityInfo::MBB' data-use='r' data-ref="(anonymousnamespace)::MBBPriorityInfo::MBB">MBB</a>);</td></tr>
<tr><th id="3651">3651</th><td>  }</td></tr>
<tr><th id="3652">3652</th><td>  <a class="tu member" href="#_ZN12_GLOBAL__N_117RegisterCoalescer22lateLiveIntervalUpdateEv" title='(anonymous namespace)::RegisterCoalescer::lateLiveIntervalUpdate' data-use='c' data-ref="_ZN12_GLOBAL__N_117RegisterCoalescer22lateLiveIntervalUpdateEv">lateLiveIntervalUpdate</a>();</td></tr>
<tr><th id="3653">3653</th><td>  <a class="tu member" href="#_ZN12_GLOBAL__N_117RegisterCoalescer14coalesceLocalsEv" title='(anonymous namespace)::RegisterCoalescer::coalesceLocals' data-use='c' data-ref="_ZN12_GLOBAL__N_117RegisterCoalescer14coalesceLocalsEv">coalesceLocals</a>();</td></tr>
<tr><th id="3654">3654</th><td></td></tr>
<tr><th id="3655">3655</th><td>  <i>// Joining intervals can allow other intervals to be joined.  Iteratively join</i></td></tr>
<tr><th id="3656">3656</th><td><i>  // until we make no progress.</i></td></tr>
<tr><th id="3657">3657</th><td>  <b>while</b> (<a class="tu member" href="#_ZN12_GLOBAL__N_117RegisterCoalescer20copyCoalesceWorkListEN4llvm15MutableArrayRefIPNS1_12MachineInstrEEE" title='(anonymous namespace)::RegisterCoalescer::copyCoalesceWorkList' data-use='c' data-ref="_ZN12_GLOBAL__N_117RegisterCoalescer20copyCoalesceWorkListEN4llvm15MutableArrayRefIPNS1_12MachineInstrEEE">copyCoalesceWorkList</a>(<a class="ref fake" href="../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm15MutableArrayRefC1ERNS_15SmallVectorImplIT_EE" title='llvm::MutableArrayRef::MutableArrayRef&lt;T&gt;' data-ref="_ZN4llvm15MutableArrayRefC1ERNS_15SmallVectorImplIT_EE"></a><a class="tu member" href="#(anonymousnamespace)::RegisterCoalescer::WorkList" title='(anonymous namespace)::RegisterCoalescer::WorkList' data-use='a' data-ref="(anonymousnamespace)::RegisterCoalescer::WorkList">WorkList</a>))</td></tr>
<tr><th id="3658">3658</th><td>    <i>/* empty */</i> ;</td></tr>
<tr><th id="3659">3659</th><td>  <a class="tu member" href="#_ZN12_GLOBAL__N_117RegisterCoalescer22lateLiveIntervalUpdateEv" title='(anonymous namespace)::RegisterCoalescer::lateLiveIntervalUpdate' data-use='c' data-ref="_ZN12_GLOBAL__N_117RegisterCoalescer22lateLiveIntervalUpdateEv">lateLiveIntervalUpdate</a>();</td></tr>
<tr><th id="3660">3660</th><td>}</td></tr>
<tr><th id="3661">3661</th><td></td></tr>
<tr><th id="3662">3662</th><td><em>void</em> <a class="tu type" href="#(anonymousnamespace)::RegisterCoalescer" title='(anonymous namespace)::RegisterCoalescer' data-ref="(anonymousnamespace)::RegisterCoalescer">RegisterCoalescer</a>::<dfn class="virtual tu decl def" id="_ZN12_GLOBAL__N_117RegisterCoalescer13releaseMemoryEv" title='(anonymous namespace)::RegisterCoalescer::releaseMemory' data-type='void (anonymous namespace)::RegisterCoalescer::releaseMemory()' data-ref="_ZN12_GLOBAL__N_117RegisterCoalescer13releaseMemoryEv">releaseMemory</dfn>() {</td></tr>
<tr><th id="3663">3663</th><td>  <a class="tu member" href="#(anonymousnamespace)::RegisterCoalescer::ErasedInstrs" title='(anonymous namespace)::RegisterCoalescer::ErasedInstrs' data-use='m' data-ref="(anonymousnamespace)::RegisterCoalescer::ErasedInstrs">ErasedInstrs</a>.<a class="ref" href="../../include/llvm/ADT/SmallPtrSet.h.html#_ZN4llvm19SmallPtrSetImplBase5clearEv" title='llvm::SmallPtrSetImplBase::clear' data-ref="_ZN4llvm19SmallPtrSetImplBase5clearEv">clear</a>();</td></tr>
<tr><th id="3664">3664</th><td>  <a class="tu member" href="#(anonymousnamespace)::RegisterCoalescer::WorkList" title='(anonymous namespace)::RegisterCoalescer::WorkList' data-use='m' data-ref="(anonymousnamespace)::RegisterCoalescer::WorkList">WorkList</a>.<a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm15SmallVectorImpl5clearEv" title='llvm::SmallVectorImpl::clear' data-ref="_ZN4llvm15SmallVectorImpl5clearEv">clear</a>();</td></tr>
<tr><th id="3665">3665</th><td>  <a class="tu member" href="#(anonymousnamespace)::RegisterCoalescer::DeadDefs" title='(anonymous namespace)::RegisterCoalescer::DeadDefs' data-use='m' data-ref="(anonymousnamespace)::RegisterCoalescer::DeadDefs">DeadDefs</a>.<a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm15SmallVectorImpl5clearEv" title='llvm::SmallVectorImpl::clear' data-ref="_ZN4llvm15SmallVectorImpl5clearEv">clear</a>();</td></tr>
<tr><th id="3666">3666</th><td>  <a class="tu member" href="#(anonymousnamespace)::RegisterCoalescer::InflateRegs" title='(anonymous namespace)::RegisterCoalescer::InflateRegs' data-use='m' data-ref="(anonymousnamespace)::RegisterCoalescer::InflateRegs">InflateRegs</a>.<a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm15SmallVectorImpl5clearEv" title='llvm::SmallVectorImpl::clear' data-ref="_ZN4llvm15SmallVectorImpl5clearEv">clear</a>();</td></tr>
<tr><th id="3667">3667</th><td>  <a class="tu member" href="#(anonymousnamespace)::RegisterCoalescer::LargeLIVisitCounter" title='(anonymous namespace)::RegisterCoalescer::LargeLIVisitCounter' data-use='m' data-ref="(anonymousnamespace)::RegisterCoalescer::LargeLIVisitCounter">LargeLIVisitCounter</a>.<a class="ref" href="../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm12DenseMapBase5clearEv" title='llvm::DenseMapBase::clear' data-ref="_ZN4llvm12DenseMapBase5clearEv">clear</a>();</td></tr>
<tr><th id="3668">3668</th><td>}</td></tr>
<tr><th id="3669">3669</th><td></td></tr>
<tr><th id="3670">3670</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::RegisterCoalescer" title='(anonymous namespace)::RegisterCoalescer' data-ref="(anonymousnamespace)::RegisterCoalescer">RegisterCoalescer</a>::<dfn class="virtual tu decl def" id="_ZN12_GLOBAL__N_117RegisterCoalescer20runOnMachineFunctionERN4llvm15MachineFunctionE" title='(anonymous namespace)::RegisterCoalescer::runOnMachineFunction' data-type='bool (anonymous namespace)::RegisterCoalescer::runOnMachineFunction(llvm::MachineFunction &amp; fn)' data-ref="_ZN12_GLOBAL__N_117RegisterCoalescer20runOnMachineFunctionERN4llvm15MachineFunctionE">runOnMachineFunction</dfn>(<a class="type" href="../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col3 decl" id="603fn" title='fn' data-type='llvm::MachineFunction &amp;' data-ref="603fn">fn</dfn>) {</td></tr>
<tr><th id="3671">3671</th><td>  <a class="tu member" href="#(anonymousnamespace)::RegisterCoalescer::MF" title='(anonymous namespace)::RegisterCoalescer::MF' data-use='w' data-ref="(anonymousnamespace)::RegisterCoalescer::MF">MF</a> = &amp;<a class="local col3 ref" href="#603fn" title='fn' data-ref="603fn">fn</a>;</td></tr>
<tr><th id="3672">3672</th><td>  <a class="tu member" href="#(anonymousnamespace)::RegisterCoalescer::MRI" title='(anonymous namespace)::RegisterCoalescer::MRI' data-use='w' data-ref="(anonymousnamespace)::RegisterCoalescer::MRI">MRI</a> = &amp;<a class="local col3 ref" href="#603fn" title='fn' data-ref="603fn">fn</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction10getRegInfoEv" title='llvm::MachineFunction::getRegInfo' data-ref="_ZN4llvm15MachineFunction10getRegInfoEv">getRegInfo</a>();</td></tr>
<tr><th id="3673">3673</th><td>  <em>const</em> <a class="type" href="../../include/llvm/CodeGen/TargetSubtargetInfo.h.html#llvm::TargetSubtargetInfo" title='llvm::TargetSubtargetInfo' data-ref="llvm::TargetSubtargetInfo">TargetSubtargetInfo</a> &amp;<dfn class="local col4 decl" id="604STI" title='STI' data-type='const llvm::TargetSubtargetInfo &amp;' data-ref="604STI">STI</dfn> = <a class="local col3 ref" href="#603fn" title='fn' data-ref="603fn">fn</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction12getSubtargetEv" title='llvm::MachineFunction::getSubtarget' data-ref="_ZNK4llvm15MachineFunction12getSubtargetEv">getSubtarget</a>();</td></tr>
<tr><th id="3674">3674</th><td>  <a class="tu member" href="#(anonymousnamespace)::RegisterCoalescer::TRI" title='(anonymous namespace)::RegisterCoalescer::TRI' data-use='w' data-ref="(anonymousnamespace)::RegisterCoalescer::TRI">TRI</a> = <a class="local col4 ref" href="#604STI" title='STI' data-ref="604STI">STI</a>.<a class="virtual ref" href="../../include/llvm/CodeGen/TargetSubtargetInfo.h.html#_ZNK4llvm19TargetSubtargetInfo15getRegisterInfoEv" title='llvm::TargetSubtargetInfo::getRegisterInfo' data-ref="_ZNK4llvm19TargetSubtargetInfo15getRegisterInfoEv">getRegisterInfo</a>();</td></tr>
<tr><th id="3675">3675</th><td>  <a class="tu member" href="#(anonymousnamespace)::RegisterCoalescer::TII" title='(anonymous namespace)::RegisterCoalescer::TII' data-use='w' data-ref="(anonymousnamespace)::RegisterCoalescer::TII">TII</a> = <a class="local col4 ref" href="#604STI" title='STI' data-ref="604STI">STI</a>.<a class="virtual ref" href="../../include/llvm/CodeGen/TargetSubtargetInfo.h.html#_ZNK4llvm19TargetSubtargetInfo12getInstrInfoEv" title='llvm::TargetSubtargetInfo::getInstrInfo' data-ref="_ZNK4llvm19TargetSubtargetInfo12getInstrInfoEv">getInstrInfo</a>();</td></tr>
<tr><th id="3676">3676</th><td>  <a class="tu member" href="#(anonymousnamespace)::RegisterCoalescer::LIS" title='(anonymous namespace)::RegisterCoalescer::LIS' data-use='w' data-ref="(anonymousnamespace)::RegisterCoalescer::LIS">LIS</a> = &amp;<a class="member" href="../../include/llvm/PassAnalysisSupport.h.html#_ZNK4llvm4Pass11getAnalysisEv" title='llvm::Pass::getAnalysis' data-ref="_ZNK4llvm4Pass11getAnalysisEv">getAnalysis</a>&lt;<a class="type" href="../../include/llvm/CodeGen/LiveIntervals.h.html#llvm::LiveIntervals" title='llvm::LiveIntervals' data-ref="llvm::LiveIntervals">LiveIntervals</a>&gt;();</td></tr>
<tr><th id="3677">3677</th><td>  <a class="tu member" href="#(anonymousnamespace)::RegisterCoalescer::AA" title='(anonymous namespace)::RegisterCoalescer::AA' data-use='w' data-ref="(anonymousnamespace)::RegisterCoalescer::AA">AA</a> = &amp;<a class="member" href="../../include/llvm/PassAnalysisSupport.h.html#_ZNK4llvm4Pass11getAnalysisEv" title='llvm::Pass::getAnalysis' data-ref="_ZNK4llvm4Pass11getAnalysisEv">getAnalysis</a>&lt;<a class="type" href="../../include/llvm/Analysis/AliasAnalysis.h.html#llvm::AAResultsWrapperPass" title='llvm::AAResultsWrapperPass' data-ref="llvm::AAResultsWrapperPass">AAResultsWrapperPass</a>&gt;().<a class="ref" href="../../include/llvm/Analysis/AliasAnalysis.h.html#_ZN4llvm20AAResultsWrapperPass12getAAResultsEv" title='llvm::AAResultsWrapperPass::getAAResults' data-ref="_ZN4llvm20AAResultsWrapperPass12getAAResultsEv">getAAResults</a>();</td></tr>
<tr><th id="3678">3678</th><td>  <a class="tu member" href="#(anonymousnamespace)::RegisterCoalescer::Loops" title='(anonymous namespace)::RegisterCoalescer::Loops' data-use='w' data-ref="(anonymousnamespace)::RegisterCoalescer::Loops">Loops</a> = &amp;<a class="member" href="../../include/llvm/PassAnalysisSupport.h.html#_ZNK4llvm4Pass11getAnalysisEv" title='llvm::Pass::getAnalysis' data-ref="_ZNK4llvm4Pass11getAnalysisEv">getAnalysis</a>&lt;<a class="type" href="../../include/llvm/CodeGen/MachineLoopInfo.h.html#llvm::MachineLoopInfo" title='llvm::MachineLoopInfo' data-ref="llvm::MachineLoopInfo">MachineLoopInfo</a>&gt;();</td></tr>
<tr><th id="3679">3679</th><td>  <b>if</b> (<a class="ref fake" href="../../include/llvm/Support/CommandLine.h.html#_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev" title='llvm::cl::opt_storage&lt;type-parameter-0-0, false, false&gt;::operator type-parameter-0-0' data-ref="_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev"></a><a class="tu ref" href="#EnableGlobalCopies" title='EnableGlobalCopies' data-use='m' data-ref="EnableGlobalCopies">EnableGlobalCopies</a> == <span class="namespace">cl::</span><a class="enum" href="../../include/llvm/Support/CommandLine.h.html#llvm::cl::boolOrDefault::BOU_UNSET" title='llvm::cl::boolOrDefault::BOU_UNSET' data-ref="llvm::cl::boolOrDefault::BOU_UNSET">BOU_UNSET</a>)</td></tr>
<tr><th id="3680">3680</th><td>    <a class="tu member" href="#(anonymousnamespace)::RegisterCoalescer::JoinGlobalCopies" title='(anonymous namespace)::RegisterCoalescer::JoinGlobalCopies' data-use='w' data-ref="(anonymousnamespace)::RegisterCoalescer::JoinGlobalCopies">JoinGlobalCopies</a> = <a class="local col4 ref" href="#604STI" title='STI' data-ref="604STI">STI</a>.<a class="virtual ref" href="../../include/llvm/CodeGen/TargetSubtargetInfo.h.html#_ZNK4llvm19TargetSubtargetInfo22enableJoinGlobalCopiesEv" title='llvm::TargetSubtargetInfo::enableJoinGlobalCopies' data-ref="_ZNK4llvm19TargetSubtargetInfo22enableJoinGlobalCopiesEv">enableJoinGlobalCopies</a>();</td></tr>
<tr><th id="3681">3681</th><td>  <b>else</b></td></tr>
<tr><th id="3682">3682</th><td>    <a class="tu member" href="#(anonymousnamespace)::RegisterCoalescer::JoinGlobalCopies" title='(anonymous namespace)::RegisterCoalescer::JoinGlobalCopies' data-use='w' data-ref="(anonymousnamespace)::RegisterCoalescer::JoinGlobalCopies">JoinGlobalCopies</a> = (<a class="ref fake" href="../../include/llvm/Support/CommandLine.h.html#_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev" title='llvm::cl::opt_storage&lt;type-parameter-0-0, false, false&gt;::operator type-parameter-0-0' data-ref="_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev"></a><a class="tu ref" href="#EnableGlobalCopies" title='EnableGlobalCopies' data-use='m' data-ref="EnableGlobalCopies">EnableGlobalCopies</a> == <span class="namespace">cl::</span><a class="enum" href="../../include/llvm/Support/CommandLine.h.html#llvm::cl::boolOrDefault::BOU_TRUE" title='llvm::cl::boolOrDefault::BOU_TRUE' data-ref="llvm::cl::boolOrDefault::BOU_TRUE">BOU_TRUE</a>);</td></tr>
<tr><th id="3683">3683</th><td></td></tr>
<tr><th id="3684">3684</th><td>  <i>// The MachineScheduler does not currently require JoinSplitEdges. This will</i></td></tr>
<tr><th id="3685">3685</th><td><i>  // either be enabled unconditionally or replaced by a more general live range</i></td></tr>
<tr><th id="3686">3686</th><td><i>  // splitting optimization.</i></td></tr>
<tr><th id="3687">3687</th><td>  <a class="tu member" href="#(anonymousnamespace)::RegisterCoalescer::JoinSplitEdges" title='(anonymous namespace)::RegisterCoalescer::JoinSplitEdges' data-use='w' data-ref="(anonymousnamespace)::RegisterCoalescer::JoinSplitEdges">JoinSplitEdges</a> = <a class="ref fake" href="../../include/llvm/Support/CommandLine.h.html#_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev" title='llvm::cl::opt_storage&lt;type-parameter-0-0, false, false&gt;::operator type-parameter-0-0' data-ref="_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev"></a><a class="tu ref" href="#EnableJoinSplits" title='EnableJoinSplits' data-use='m' data-ref="EnableJoinSplits">EnableJoinSplits</a>;</td></tr>
<tr><th id="3688">3688</th><td></td></tr>
<tr><th id="3689">3689</th><td>  <a class="macro" href="../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;regalloc&quot;)) { dbgs() &lt;&lt; &quot;********** SIMPLE REGISTER COALESCING **********\n&quot; &lt;&lt; &quot;********** Function: &quot; &lt;&lt; MF-&gt;getName() &lt;&lt; &apos;\n&apos;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"********** SIMPLE REGISTER COALESCING **********\n"</q></td></tr>
<tr><th id="3690">3690</th><td>                    <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"********** Function: "</q> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsENS_9StringRefE" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsENS_9StringRefE">&lt;&lt;</a> <a class="tu member" href="#(anonymousnamespace)::RegisterCoalescer::MF" title='(anonymous namespace)::RegisterCoalescer::MF' data-use='r' data-ref="(anonymousnamespace)::RegisterCoalescer::MF">MF</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction7getNameEv" title='llvm::MachineFunction::getName' data-ref="_ZNK4llvm15MachineFunction7getNameEv">getName</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEc">&lt;&lt;</a> <kbd>'\n'</kbd>);</td></tr>
<tr><th id="3691">3691</th><td></td></tr>
<tr><th id="3692">3692</th><td>  <b>if</b> (<a class="ref fake" href="../../include/llvm/Support/CommandLine.h.html#_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev" title='llvm::cl::opt_storage&lt;type-parameter-0-0, false, false&gt;::operator type-parameter-0-0' data-ref="_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev"></a><a class="tu ref" href="#VerifyCoalescing" title='VerifyCoalescing' data-use='m' data-ref="VerifyCoalescing">VerifyCoalescing</a>)</td></tr>
<tr><th id="3693">3693</th><td>    <a class="tu member" href="#(anonymousnamespace)::RegisterCoalescer::MF" title='(anonymous namespace)::RegisterCoalescer::MF' data-use='r' data-ref="(anonymousnamespace)::RegisterCoalescer::MF">MF</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction6verifyEPNS_4PassEPKcb" title='llvm::MachineFunction::verify' data-ref="_ZNK4llvm15MachineFunction6verifyEPNS_4PassEPKcb">verify</a>(<b>this</b>, <q>"Before register coalescing"</q>);</td></tr>
<tr><th id="3694">3694</th><td></td></tr>
<tr><th id="3695">3695</th><td>  <a class="tu member" href="#(anonymousnamespace)::RegisterCoalescer::RegClassInfo" title='(anonymous namespace)::RegisterCoalescer::RegClassInfo' data-use='m' data-ref="(anonymousnamespace)::RegisterCoalescer::RegClassInfo">RegClassInfo</a>.<a class="ref" href="../../include/llvm/CodeGen/RegisterClassInfo.h.html#_ZN4llvm17RegisterClassInfo20runOnMachineFunctionERKNS_15MachineFunctionE" title='llvm::RegisterClassInfo::runOnMachineFunction' data-ref="_ZN4llvm17RegisterClassInfo20runOnMachineFunctionERKNS_15MachineFunctionE">runOnMachineFunction</a>(<a class="local col3 ref" href="#603fn" title='fn' data-ref="603fn">fn</a>);</td></tr>
<tr><th id="3696">3696</th><td></td></tr>
<tr><th id="3697">3697</th><td>  <i>// Join (coalesce) intervals if requested.</i></td></tr>
<tr><th id="3698">3698</th><td>  <b>if</b> (<a class="ref fake" href="../../include/llvm/Support/CommandLine.h.html#_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev" title='llvm::cl::opt_storage&lt;type-parameter-0-0, false, false&gt;::operator type-parameter-0-0' data-ref="_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev"></a><a class="tu ref" href="#EnableJoining" title='EnableJoining' data-use='m' data-ref="EnableJoining">EnableJoining</a>)</td></tr>
<tr><th id="3699">3699</th><td>    <a class="tu member" href="#_ZN12_GLOBAL__N_117RegisterCoalescer16joinAllIntervalsEv" title='(anonymous namespace)::RegisterCoalescer::joinAllIntervals' data-use='c' data-ref="_ZN12_GLOBAL__N_117RegisterCoalescer16joinAllIntervalsEv">joinAllIntervals</a>();</td></tr>
<tr><th id="3700">3700</th><td></td></tr>
<tr><th id="3701">3701</th><td>  <i>// After deleting a lot of copies, register classes may be less constrained.</i></td></tr>
<tr><th id="3702">3702</th><td><i>  // Removing sub-register operands may allow GR32_ABCD -&gt; GR32 and DPR_VFP2 -&gt;</i></td></tr>
<tr><th id="3703">3703</th><td><i>  // DPR inflation.</i></td></tr>
<tr><th id="3704">3704</th><td>  <a class="ref" href="../../include/llvm/ADT/STLExtras.h.html#_ZN4llvm14array_pod_sortET_S0_" title='llvm::array_pod_sort' data-ref="_ZN4llvm14array_pod_sortET_S0_">array_pod_sort</a>(<a class="tu member" href="#(anonymousnamespace)::RegisterCoalescer::InflateRegs" title='(anonymous namespace)::RegisterCoalescer::InflateRegs' data-use='m' data-ref="(anonymousnamespace)::RegisterCoalescer::InflateRegs">InflateRegs</a>.<a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommon5beginEv" title='llvm::SmallVectorTemplateCommon::begin' data-ref="_ZN4llvm25SmallVectorTemplateCommon5beginEv">begin</a>(), <a class="tu member" href="#(anonymousnamespace)::RegisterCoalescer::InflateRegs" title='(anonymous namespace)::RegisterCoalescer::InflateRegs' data-use='m' data-ref="(anonymousnamespace)::RegisterCoalescer::InflateRegs">InflateRegs</a>.<a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommon3endEv" title='llvm::SmallVectorTemplateCommon::end' data-ref="_ZN4llvm25SmallVectorTemplateCommon3endEv">end</a>());</td></tr>
<tr><th id="3705">3705</th><td>  <a class="tu member" href="#(anonymousnamespace)::RegisterCoalescer::InflateRegs" title='(anonymous namespace)::RegisterCoalescer::InflateRegs' data-use='m' data-ref="(anonymousnamespace)::RegisterCoalescer::InflateRegs">InflateRegs</a>.<a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm15SmallVectorImpl5eraseENS_23SmallVectorTemplateBaseIT_Xsr21is_trivially_copyableIS2_EE5valueEE14const_iteratorES4_" title='llvm::SmallVectorImpl::erase' data-ref="_ZN4llvm15SmallVectorImpl5eraseENS_23SmallVectorTemplateBaseIT_Xsr21is_trivially_copyableIS2_EE5valueEE14const_iteratorES4_">erase</a>(<span class="namespace">std::</span><a class="ref" href="../../../../include/c++/7/bits/stl_algo.h.html#_ZSt6uniqueT_S_" title='std::unique' data-ref="_ZSt6uniqueT_S_">unique</a>(<a class="tu member" href="#(anonymousnamespace)::RegisterCoalescer::InflateRegs" title='(anonymous namespace)::RegisterCoalescer::InflateRegs' data-use='m' data-ref="(anonymousnamespace)::RegisterCoalescer::InflateRegs">InflateRegs</a>.<a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommon5beginEv" title='llvm::SmallVectorTemplateCommon::begin' data-ref="_ZN4llvm25SmallVectorTemplateCommon5beginEv">begin</a>(), <a class="tu member" href="#(anonymousnamespace)::RegisterCoalescer::InflateRegs" title='(anonymous namespace)::RegisterCoalescer::InflateRegs' data-use='m' data-ref="(anonymousnamespace)::RegisterCoalescer::InflateRegs">InflateRegs</a>.<a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommon3endEv" title='llvm::SmallVectorTemplateCommon::end' data-ref="_ZN4llvm25SmallVectorTemplateCommon3endEv">end</a>()),</td></tr>
<tr><th id="3706">3706</th><td>                    <a class="tu member" href="#(anonymousnamespace)::RegisterCoalescer::InflateRegs" title='(anonymous namespace)::RegisterCoalescer::InflateRegs' data-use='m' data-ref="(anonymousnamespace)::RegisterCoalescer::InflateRegs">InflateRegs</a>.<a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommon3endEv" title='llvm::SmallVectorTemplateCommon::end' data-ref="_ZN4llvm25SmallVectorTemplateCommon3endEv">end</a>());</td></tr>
<tr><th id="3707">3707</th><td>  <a class="macro" href="../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;regalloc&quot;)) { dbgs() &lt;&lt; &quot;Trying to inflate &quot; &lt;&lt; InflateRegs.size() &lt;&lt; &quot; regs.\n&quot;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"Trying to inflate "</q> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEm" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEm">&lt;&lt;</a> <a class="tu member" href="#(anonymousnamespace)::RegisterCoalescer::InflateRegs" title='(anonymous namespace)::RegisterCoalescer::InflateRegs' data-use='m' data-ref="(anonymousnamespace)::RegisterCoalescer::InflateRegs">InflateRegs</a>.<a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZNK4llvm15SmallVectorBase4sizeEv" title='llvm::SmallVectorBase::size' data-ref="_ZNK4llvm15SmallVectorBase4sizeEv">size</a>()</td></tr>
<tr><th id="3708">3708</th><td>                    <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>" regs.\n"</q>);</td></tr>
<tr><th id="3709">3709</th><td>  <b>for</b> (<em>unsigned</em> <dfn class="local col5 decl" id="605i" title='i' data-type='unsigned int' data-ref="605i">i</dfn> = <var>0</var>, <dfn class="local col6 decl" id="606e" title='e' data-type='unsigned int' data-ref="606e">e</dfn> = <a class="tu member" href="#(anonymousnamespace)::RegisterCoalescer::InflateRegs" title='(anonymous namespace)::RegisterCoalescer::InflateRegs' data-use='m' data-ref="(anonymousnamespace)::RegisterCoalescer::InflateRegs">InflateRegs</a>.<a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZNK4llvm15SmallVectorBase4sizeEv" title='llvm::SmallVectorBase::size' data-ref="_ZNK4llvm15SmallVectorBase4sizeEv">size</a>(); <a class="local col5 ref" href="#605i" title='i' data-ref="605i">i</a> != <a class="local col6 ref" href="#606e" title='e' data-ref="606e">e</a>; ++<a class="local col5 ref" href="#605i" title='i' data-ref="605i">i</a>) {</td></tr>
<tr><th id="3710">3710</th><td>    <em>unsigned</em> <dfn class="local col7 decl" id="607Reg" title='Reg' data-type='unsigned int' data-ref="607Reg">Reg</dfn> = <a class="tu member" href="#(anonymousnamespace)::RegisterCoalescer::InflateRegs" title='(anonymous namespace)::RegisterCoalescer::InflateRegs' data-use='m' data-ref="(anonymousnamespace)::RegisterCoalescer::InflateRegs">InflateRegs</a><a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm">[<a class="local col5 ref" href="#605i" title='i' data-ref="605i">i</a>]</a>;</td></tr>
<tr><th id="3711">3711</th><td>    <b>if</b> (<a class="tu member" href="#(anonymousnamespace)::RegisterCoalescer::MRI" title='(anonymous namespace)::RegisterCoalescer::MRI' data-use='r' data-ref="(anonymousnamespace)::RegisterCoalescer::MRI">MRI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo15reg_nodbg_emptyEj" title='llvm::MachineRegisterInfo::reg_nodbg_empty' data-ref="_ZNK4llvm19MachineRegisterInfo15reg_nodbg_emptyEj">reg_nodbg_empty</a>(<a class="local col7 ref" href="#607Reg" title='Reg' data-ref="607Reg">Reg</a>))</td></tr>
<tr><th id="3712">3712</th><td>      <b>continue</b>;</td></tr>
<tr><th id="3713">3713</th><td>    <b>if</b> (<a class="tu member" href="#(anonymousnamespace)::RegisterCoalescer::MRI" title='(anonymous namespace)::RegisterCoalescer::MRI' data-use='r' data-ref="(anonymousnamespace)::RegisterCoalescer::MRI">MRI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo17recomputeRegClassEj" title='llvm::MachineRegisterInfo::recomputeRegClass' data-ref="_ZN4llvm19MachineRegisterInfo17recomputeRegClassEj">recomputeRegClass</a>(<a class="local col7 ref" href="#607Reg" title='Reg' data-ref="607Reg">Reg</a>)) {</td></tr>
<tr><th id="3714">3714</th><td>      <a class="macro" href="../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;regalloc&quot;)) { dbgs() &lt;&lt; printReg(Reg) &lt;&lt; &quot; inflated to &quot; &lt;&lt; TRI-&gt;getRegClassName(MRI-&gt;getRegClass(Reg)) &lt;&lt; &apos;\n&apos;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../include/llvm/Support/Printable.h.html#_ZN4llvmlsERNS_11raw_ostreamERKNS_9PrintableE" title='llvm::operator&lt;&lt;' data-ref="_ZN4llvmlsERNS_11raw_ostreamERKNS_9PrintableE">&lt;&lt;</a> <a class="ref" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm8printRegEjPKNS_18TargetRegisterInfoEjPKNS_19MachineRegisterInfoE" title='llvm::printReg' data-ref="_ZN4llvm8printRegEjPKNS_18TargetRegisterInfoEjPKNS_19MachineRegisterInfoE">printReg</a>(<a class="local col7 ref" href="#607Reg" title='Reg' data-ref="607Reg">Reg</a>) <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>" inflated to "</q></td></tr>
<tr><th id="3715">3715</th><td>                        <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <a class="tu member" href="#(anonymousnamespace)::RegisterCoalescer::TRI" title='(anonymous namespace)::RegisterCoalescer::TRI' data-use='r' data-ref="(anonymousnamespace)::RegisterCoalescer::TRI">TRI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm18TargetRegisterInfo15getRegClassNameEPKNS_19TargetRegisterClassE" title='llvm::TargetRegisterInfo::getRegClassName' data-ref="_ZNK4llvm18TargetRegisterInfo15getRegClassNameEPKNS_19TargetRegisterClassE">getRegClassName</a>(<a class="tu member" href="#(anonymousnamespace)::RegisterCoalescer::MRI" title='(anonymous namespace)::RegisterCoalescer::MRI' data-use='r' data-ref="(anonymousnamespace)::RegisterCoalescer::MRI">MRI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo11getRegClassEj" title='llvm::MachineRegisterInfo::getRegClass' data-ref="_ZNK4llvm19MachineRegisterInfo11getRegClassEj">getRegClass</a>(<a class="local col7 ref" href="#607Reg" title='Reg' data-ref="607Reg">Reg</a>)) <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEc">&lt;&lt;</a> <kbd>'\n'</kbd>);</td></tr>
<tr><th id="3716">3716</th><td>      <a class="ref" href="../../include/llvm/ADT/Statistic.h.html#_ZN4llvm9StatisticppEv" title='llvm::Statistic::operator++' data-ref="_ZN4llvm9StatisticppEv">++</a><a class="ref" href="#69" title='NumInflated' data-ref="NumInflated">NumInflated</a>;</td></tr>
<tr><th id="3717">3717</th><td></td></tr>
<tr><th id="3718">3718</th><td>      <a class="type" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveInterval" title='llvm::LiveInterval' data-ref="llvm::LiveInterval">LiveInterval</a> &amp;<dfn class="local col8 decl" id="608LI" title='LI' data-type='llvm::LiveInterval &amp;' data-ref="608LI">LI</dfn> = <a class="tu member" href="#(anonymousnamespace)::RegisterCoalescer::LIS" title='(anonymous namespace)::RegisterCoalescer::LIS' data-use='r' data-ref="(anonymousnamespace)::RegisterCoalescer::LIS">LIS</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/LiveIntervals.h.html#_ZN4llvm13LiveIntervals11getIntervalEj" title='llvm::LiveIntervals::getInterval' data-ref="_ZN4llvm13LiveIntervals11getIntervalEj">getInterval</a>(<a class="local col7 ref" href="#607Reg" title='Reg' data-ref="607Reg">Reg</a>);</td></tr>
<tr><th id="3719">3719</th><td>      <b>if</b> (<a class="local col8 ref" href="#608LI" title='LI' data-ref="608LI">LI</a>.<a class="ref" href="../../include/llvm/CodeGen/LiveInterval.h.html#_ZNK4llvm12LiveInterval12hasSubRangesEv" title='llvm::LiveInterval::hasSubRanges' data-ref="_ZNK4llvm12LiveInterval12hasSubRangesEv">hasSubRanges</a>()) {</td></tr>
<tr><th id="3720">3720</th><td>        <i>// If the inflated register class does not support subregisters anymore</i></td></tr>
<tr><th id="3721">3721</th><td><i>        // remove the subranges.</i></td></tr>
<tr><th id="3722">3722</th><td>        <b>if</b> (!<a class="tu member" href="#(anonymousnamespace)::RegisterCoalescer::MRI" title='(anonymous namespace)::RegisterCoalescer::MRI' data-use='r' data-ref="(anonymousnamespace)::RegisterCoalescer::MRI">MRI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo25shouldTrackSubRegLivenessEj" title='llvm::MachineRegisterInfo::shouldTrackSubRegLiveness' data-ref="_ZNK4llvm19MachineRegisterInfo25shouldTrackSubRegLivenessEj">shouldTrackSubRegLiveness</a>(<a class="local col7 ref" href="#607Reg" title='Reg' data-ref="607Reg">Reg</a>)) {</td></tr>
<tr><th id="3723">3723</th><td>          <a class="local col8 ref" href="#608LI" title='LI' data-ref="608LI">LI</a>.<a class="ref" href="../../include/llvm/CodeGen/LiveInterval.h.html#_ZN4llvm12LiveInterval14clearSubRangesEv" title='llvm::LiveInterval::clearSubRanges' data-ref="_ZN4llvm12LiveInterval14clearSubRangesEv">clearSubRanges</a>();</td></tr>
<tr><th id="3724">3724</th><td>        } <b>else</b> {</td></tr>
<tr><th id="3725">3725</th><td><u>#<span data-ppcond="3725">ifndef</span> <span class="macro" data-ref="_M/NDEBUG">NDEBUG</span></u></td></tr>
<tr><th id="3726">3726</th><td>          <a class="type" href="../../include/llvm/MC/LaneBitmask.h.html#llvm::LaneBitmask" title='llvm::LaneBitmask' data-ref="llvm::LaneBitmask">LaneBitmask</a> <dfn class="local col9 decl" id="609MaxMask" title='MaxMask' data-type='llvm::LaneBitmask' data-ref="609MaxMask">MaxMask</dfn> = <a class="tu member" href="#(anonymousnamespace)::RegisterCoalescer::MRI" title='(anonymous namespace)::RegisterCoalescer::MRI' data-use='r' data-ref="(anonymousnamespace)::RegisterCoalescer::MRI">MRI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo21getMaxLaneMaskForVRegEj" title='llvm::MachineRegisterInfo::getMaxLaneMaskForVReg' data-ref="_ZNK4llvm19MachineRegisterInfo21getMaxLaneMaskForVRegEj">getMaxLaneMaskForVReg</a>(<a class="local col7 ref" href="#607Reg" title='Reg' data-ref="607Reg">Reg</a>);</td></tr>
<tr><th id="3727">3727</th><td>          <i>// If subranges are still supported, then the same subregs</i></td></tr>
<tr><th id="3728">3728</th><td><i>          // should still be supported.</i></td></tr>
<tr><th id="3729">3729</th><td>          <b>for</b> (<a class="type" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveInterval" title='llvm::LiveInterval' data-ref="llvm::LiveInterval">LiveInterval</a>::<a class="type" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveInterval::SubRange" title='llvm::LiveInterval::SubRange' data-ref="llvm::LiveInterval::SubRange">SubRange</a> &amp;<dfn class="local col0 decl" id="610S" title='S' data-type='LiveInterval::SubRange &amp;' data-ref="610S">S</dfn> : <a class="local col8 ref" href="#608LI" title='LI' data-ref="608LI">LI</a>.<a class="ref" href="../../include/llvm/CodeGen/LiveInterval.h.html#_ZN4llvm12LiveInterval9subrangesEv" title='llvm::LiveInterval::subranges' data-ref="_ZN4llvm12LiveInterval9subrangesEv">subranges</a>()) {</td></tr>
<tr><th id="3730">3730</th><td>            <a class="macro" href="../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; ((S.LaneMask &amp; ~MaxMask).none()) ? void (0) : __assert_fail (&quot;(S.LaneMask &amp; ~MaxMask).none()&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/RegisterCoalescer.cpp&quot;, 3730, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>((<a class="local col0 ref" href="#610S" title='S' data-ref="610S">S</a>.<a class="ref" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveInterval::SubRange::LaneMask" title='llvm::LiveInterval::SubRange::LaneMask' data-ref="llvm::LiveInterval::SubRange::LaneMask">LaneMask</a> <a class="ref" href="../../include/llvm/MC/LaneBitmask.h.html#_ZNK4llvm11LaneBitmaskanES0_" title='llvm::LaneBitmask::operator&amp;' data-ref="_ZNK4llvm11LaneBitmaskanES0_">&amp;</a> <a class="ref" href="../../include/llvm/MC/LaneBitmask.h.html#_ZNK4llvm11LaneBitmaskcoEv" title='llvm::LaneBitmask::operator~' data-ref="_ZNK4llvm11LaneBitmaskcoEv">~</a><a class="local col9 ref" href="#609MaxMask" title='MaxMask' data-ref="609MaxMask">MaxMask</a>).<a class="ref" href="../../include/llvm/MC/LaneBitmask.h.html#_ZNK4llvm11LaneBitmask4noneEv" title='llvm::LaneBitmask::none' data-ref="_ZNK4llvm11LaneBitmask4noneEv">none</a>());</td></tr>
<tr><th id="3731">3731</th><td>          }</td></tr>
<tr><th id="3732">3732</th><td><u>#<span data-ppcond="3725">endif</span></u></td></tr>
<tr><th id="3733">3733</th><td>        }</td></tr>
<tr><th id="3734">3734</th><td>      }</td></tr>
<tr><th id="3735">3735</th><td>    }</td></tr>
<tr><th id="3736">3736</th><td>  }</td></tr>
<tr><th id="3737">3737</th><td></td></tr>
<tr><th id="3738">3738</th><td>  <a class="macro" href="../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;regalloc&quot;)) { dump(); } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="member" href="../../include/llvm/Pass.h.html#_ZNK4llvm4Pass4dumpEv" title='llvm::Pass::dump' data-ref="_ZNK4llvm4Pass4dumpEv">dump</a>());</td></tr>
<tr><th id="3739">3739</th><td>  <b>if</b> (<a class="ref fake" href="../../include/llvm/Support/CommandLine.h.html#_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev" title='llvm::cl::opt_storage&lt;type-parameter-0-0, false, false&gt;::operator type-parameter-0-0' data-ref="_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev"></a><a class="tu ref" href="#VerifyCoalescing" title='VerifyCoalescing' data-use='m' data-ref="VerifyCoalescing">VerifyCoalescing</a>)</td></tr>
<tr><th id="3740">3740</th><td>    <a class="tu member" href="#(anonymousnamespace)::RegisterCoalescer::MF" title='(anonymous namespace)::RegisterCoalescer::MF' data-use='r' data-ref="(anonymousnamespace)::RegisterCoalescer::MF">MF</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction6verifyEPNS_4PassEPKcb" title='llvm::MachineFunction::verify' data-ref="_ZNK4llvm15MachineFunction6verifyEPNS_4PassEPKcb">verify</a>(<b>this</b>, <q>"After register coalescing"</q>);</td></tr>
<tr><th id="3741">3741</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="3742">3742</th><td>}</td></tr>
<tr><th id="3743">3743</th><td></td></tr>
<tr><th id="3744">3744</th><td><em>void</em> <a class="tu type" href="#(anonymousnamespace)::RegisterCoalescer" title='(anonymous namespace)::RegisterCoalescer' data-ref="(anonymousnamespace)::RegisterCoalescer">RegisterCoalescer</a>::<dfn class="virtual tu decl def" id="_ZNK12_GLOBAL__N_117RegisterCoalescer5printERN4llvm11raw_ostreamEPKNS1_6ModuleE" title='(anonymous namespace)::RegisterCoalescer::print' data-type='void (anonymous namespace)::RegisterCoalescer::print(llvm::raw_ostream &amp; O, const llvm::Module * m = nullptr) const' data-ref="_ZNK12_GLOBAL__N_117RegisterCoalescer5printERN4llvm11raw_ostreamEPKNS1_6ModuleE">print</dfn>(<a class="type" href="../../include/llvm/Support/raw_ostream.h.html#llvm::raw_ostream" title='llvm::raw_ostream' data-ref="llvm::raw_ostream">raw_ostream</a> &amp;<dfn class="local col1 decl" id="611O" title='O' data-type='llvm::raw_ostream &amp;' data-ref="611O">O</dfn>, <em>const</em> <a class="type" href="../../include/llvm/IR/Module.h.html#llvm::Module" title='llvm::Module' data-ref="llvm::Module">Module</a>* <dfn class="local col2 decl" id="612m" title='m' data-type='const llvm::Module *' data-ref="612m">m</dfn>) <em>const</em> {</td></tr>
<tr><th id="3745">3745</th><td>   <a class="tu member" href="#(anonymousnamespace)::RegisterCoalescer::LIS" title='(anonymous namespace)::RegisterCoalescer::LIS' data-use='r' data-ref="(anonymousnamespace)::RegisterCoalescer::LIS">LIS</a>-&gt;<a class="virtual ref" href="../../include/llvm/CodeGen/LiveIntervals.h.html#_ZNK4llvm13LiveIntervals5printERNS_11raw_ostreamEPKNS_6ModuleE" title='llvm::LiveIntervals::print' data-ref="_ZNK4llvm13LiveIntervals5printERNS_11raw_ostreamEPKNS_6ModuleE">print</a>(<span class='refarg'><a class="local col1 ref" href="#611O" title='O' data-ref="611O">O</a></span>, <a class="local col2 ref" href="#612m" title='m' data-ref="612m">m</a>);</td></tr>
<tr><th id="3746">3746</th><td>}</td></tr>
<tr><th id="3747">3747</th><td></td></tr>
</table><hr/><p id='footer'>
Generated on <em>2019-Jul-08</em> from project llvm revision <em>2cdaed95cde</em><br />Powered by <a href='https://woboq.com'><img alt='Woboq' src='https://code.woboq.org/woboq-16.png' width='41' height='16' /></a> <a href='https://code.woboq.org'>Code Browser</a> 2.1
<br/>Generator usage only permitted with license.</p>
</div></body></html>
