from stdcell import StdCell, Wire, Via, Device

flexlib = [
    StdCell(
        name='a2_x2', width=10000, height=20000,
        nets={
            '_net0': [
                Wire('METAL1', 3800, (4200, 16000), 600, False),
                Via('PDIF', 'METAL1', 3400, 16000, 200),
                Wire('METAL1', (1600, 3600), 4000, 600, False),
                Via('POLY', 'METAL1', 4000, 8000, 200),
                Wire('POLY', (4000, 7200), 8000, 400, False),
                Wire('POLY', 7200, (5600, 10400), 400, False),
                Device('pmos', 7200, 15000, 400, 8000, 'vertical', source_net='vdd', drain_net='q'),
                Device('nmos', 7200, 3100, 400, 3800, 'vertical', source_net='vss', drain_net='q'),
                Via('NDIF', 'METAL1', 1600, 4000, 200),
                Wire('NDIF', 1600, (1600, 4600), 1200, False),
                Wire('PDIF', 3600, (13400, 16600), 1200, False),
            ],
            '_net1': [
                Wire('NDIF', 3600, (1600, 4600), 1200, False),
            ],
            'i0': [
                Wire('METAL1', 2000, (6200, 13800), 600, True),
                Via('POLY', 'METAL1', 2000, 12000, 200),
                Via('POLY', 'METAL1', 2000, 8000, 200),
                Wire('POLY', 2400, (5400, 8200), 400, False),
                Device('nmos', 2400, 3100, 400, 3800, 'vertical', source_net='_net0', drain_net='_net1'),
                Wire('POLY', 2400, (11800, 12600), 400, False),
                Device('pmos', 2400, 15000, 400, 4000, 'vertical', source_net='vdd', drain_net='_net0'),
            ],
            'i1': [
                Wire('METAL1', 6000, (4200, 15800), 600, True),
                Via('POLY', 'METAL1', 6000, 10000, 200),
                Via('POLY', 'METAL1', 6000, 6000, 200),
                Wire('POLY', (4800, 6000), 6000, 400, False),
                Wire('POLY', 4800, (5400, 6000), 400, False),
                Device('nmos', 4800, 3100, 400, 3800, 'vertical', source_net='_net1', drain_net='vss'),
                Wire('POLY', (4800, 6000), 10000, 400, False),
                Wire('POLY', 4800, (10000, 12400), 400, False),
                Device('pmos', 4800, 15000, 400, 4000, 'vertical', source_net='_net0', drain_net='vdd'),
            ],
            'q': [
                Wire('METAL1', 8000, (4000, 16000), 600, True),
                Via('PDIF', 'METAL1', 8000, 16000, 200),
                Via('PDIF', 'METAL1', 8000, 14000, 200),
                Via('NDIF', 'METAL1', 8000, 4000, 200),
                Via('PDIF', 'METAL1', 8000, 12000, 200),
                Wire('NDIF', 8200, (1600, 4600), 1200, False),
                Wire('PDIF', 8400, (11400, 18600), 1200, False),
            ],
            'vdd': [
                Wire('METAL1', 1600, (16200, 17800), 600, False),
                Via('PDIF', 'METAL1', 1600, 16000, 200),
                Wire('PDIF', 1400, (13400, 16600), 1200, False),
                Wire('PDIF', 6000, (11400, 18600), 1000, False),
                Via('PDIF', 'METAL1', 6400, 18200, 200),
            ],
            'vss': [
                Via('NDIF', 'METAL1', 6000, 1800, 200),
                Wire('NDIF', 6000, (1600, 4600), 1200, False),
            ],
        },
        finalize=True,
    ),
    StdCell(
        name='a2_x4', width=12000, height=20000,
        nets={
            '_net0': [
                Wire('NDIF', 3600, (1600, 4600), 1200, False),
            ],
            '_net1': [
                Wire('METAL1', (1600, 3600), 4000, 600, False),
                Via('NDIF', 'METAL1', 1600, 4000, 200),
                Wire('METAL1', 3800, (4200, 15800), 600, False),
                Via('PDIF', 'METAL1', 3600, 16000, 200),
                Via('POLY', 'METAL1', 4000, 8000, 200),
                Wire('POLY', (4000, 9600), 8000, 400, False),
                Wire('POLY', 7200, (5600, 10400), 400, False),
                Wire('POLY', 9600, (5600, 10400), 400, False),
                Device('nmos', 9600, 3100, 400, 3800, 'vertical', source_net='q', drain_net='vss'),
                Device('pmos', 9600, 15000, 400, 8000, 'vertical', source_net='q', drain_net='vdd'),
                Device('nmos', 7200, 3100, 400, 3800, 'vertical', source_net='vss', drain_net='q'),
                Device('pmos', 7200, 15000, 400, 8000, 'vertical', source_net='vdd', drain_net='q'),
                Wire('PDIF', 3600, (13400, 16600), 1200, False),
                Wire('NDIF', 1600, (1600, 4600), 1200, False),
            ],
            'i0': [
                Wire('METAL1', 2000, (6000, 14000), 600, True),
                Via('POLY', 'METAL1', 2000, 12000, 200),
                Via('POLY', 'METAL1', 2000, 6000, 200),
                Wire('POLY', 2400, (5600, 6200), 400, False),
                Device('nmos', 2400, 3100, 400, 3800, 'vertical', source_net='_net1', drain_net='_net0'),
                Device('pmos', 2400, 15000, 400, 4000, 'vertical', source_net='vdd', drain_net='_net1'),
                Wire('POLY', 2400, (11800, 12400), 400, False),
            ],
            'i1': [
                Wire('METAL1', 6000, (4200, 15800), 600, True),
                Via('POLY', 'METAL1', 6000, 6000, 200),
                Via('POLY', 'METAL1', 6000, 10000, 200),
                Wire('POLY', (4400, 5600), 10000, 400, False),
                Wire('POLY', 4400, (10000, 12400), 400, False),
                Device('pmos', 4400, 15000, 400, 4000, 'vertical', source_net='_net1', drain_net='vdd'),
                Wire('POLY', (4800, 6000), 6000, 400, False),
                Wire('POLY', 4800, (5400, 6000), 400, False),
                Device('nmos', 4800, 3100, 400, 3800, 'vertical', source_net='_net0', drain_net='vss'),
            ],
            'q': [
                Wire('METAL1', 8000, (4000, 16000), 600, True),
                Via('PDIF', 'METAL1', 8000, 16000, 200),
                Via('NDIF', 'METAL1', 8000, 4000, 200),
                Via('PDIF', 'METAL1', 8000, 14000, 200),
                Via('PDIF', 'METAL1', 8000, 12000, 200),
                Wire('NDIF', 8400, (1600, 4600), 1200, False),
                Wire('PDIF', 8400, (11400, 18600), 1200, False),
            ],
            'vdd': [
                Wire('METAL1', 10800, (12200, 17800), 600, False),
                Via('PDIF', 'METAL1', 10800, 14000, 200),
                Via('PDIF', 'METAL1', 10800, 16000, 200),
                Via('PDIF', 'METAL1', 10800, 18200, 200),
                Via('PDIF', 'METAL1', 10800, 12000, 200),
                Wire('PDIF', 10800, (11400, 18600), 1200, False),
                Wire('METAL1', 1600, (16200, 17800), 600, False),
                Via('PDIF', 'METAL1', 1600, 16000, 200),
                Wire('PDIF', 1200, (13400, 16600), 800, False),
                Wire('PDIF', 5800, (11400, 18600), 1200, False),
                Via('PDIF', 'METAL1', 6200, 18200, 200),
            ],
            'vss': [
                Wire('METAL1', 10800, (2200, 3800), 600, False),
                Via('NDIF', 'METAL1', 10800, 2000, 200),
                Via('NDIF', 'METAL1', 10800, 4000, 200),
                Wire('NDIF', 10800, (1600, 4600), 1200, False),
                Via('NDIF', 'METAL1', 6000, 1800, 200),
                Wire('NDIF', 6000, (1600, 4600), 1200, False),
            ],
        },
        finalize=True,
    ),
    StdCell(
        name='a3_x2', width=12000, height=20000,
        nets={
            '_net1': [
                Wire('METAL1', 8000, (4200, 14600), 600, False),
                Wire('METAL1', (1600, 7800), 14800, 600, False),
                Via('POLY', 'METAL1', 8000, 8000, 200),
                Wire('METAL1', (1600, 7800), 4000, 600, False),
                Via('NDIF', 'METAL1', 1600, 4000, 200),
                Wire('NDIF', 1400, (3400, 6600), 800, False),
                Wire('POLY', (8200, 9200), 8000, 400, False),
                Wire('POLY', 9200, (5600, 10400), 400, False),
                Device('pmos', 9200, 15000, 400, 8000, 'vertical', source_net='vdd', drain_net='q'),
                Device('nmos', 9200, 3100, 400, 3800, 'vertical', source_net='vss', drain_net='q'),
                Via('PDIF', 'METAL1', 6000, 14800, 200),
                Via('PDIF', 'METAL1', 1600, 14800, 200),
                Wire('PDIF', 1200, (13400, 16600), 800, False),
                Wire('PDIF', 6000, (13400, 16600), 1200, False),
            ],
            'i0': [
                Wire('METAL1', 2000, (6200, 12000), 600, True),
                Via('POLY', 'METAL1', 2000, 8000, 200),
                Device('nmos', 2400, 5000, 400, 4000, 'vertical', source_net='_net1', drain_net='_net0'),
                Wire('POLY', 2400, (7600, 12400), 400, False),
                Device('pmos', 2400, 15000, 400, 4000, 'vertical', source_net='_net1', drain_net='vdd'),
            ],
            'i1': [
                Wire('METAL1', 4000, (6200, 12000), 600, True),
                Via('POLY', 'METAL1', 4000, 10000, 200),
                Wire('POLY', 4000, (7600, 12200), 400, False),
                Device('nmos', 4000, 5000, 400, 4000, 'vertical', source_net='_net0', drain_net='_net2'),
                Wire('POLY', (4000, 4800), 12200, 400, False),
                Wire('POLY', 4800, (12200, 12800), 400, False),
                Device('pmos', 4800, 15000, 400, 4000, 'vertical', source_net='vdd', drain_net='_net1'),
            ],
            'i2': [
                Wire('METAL1', 6000, (6200, 12000), 600, True),
                Via('POLY', 'METAL1', 6000, 10000, 200),
                Wire('POLY', 6800, (10400, 12400), 400, False),
                Wire('POLY', (5600, 6800), 10400, 400, False),
                Wire('POLY', 5600, (7600, 10400), 400, False),
                Device('nmos', 5600, 5000, 400, 4000, 'vertical', source_net='_net2', drain_net='vss'),
                Device('pmos', 6800, 15000, 400, 4000, 'vertical', source_net='_net1', drain_net='vdd'),
            ],
            'q': [
                Wire('METAL1', 10000, (4200, 16000), 600, True),
                Via('PDIF', 'METAL1', 10000, 14000, 200),
                Via('NDIF', 'METAL1', 10000, 4000, 200),
                Via('PDIF', 'METAL1', 10000, 16000, 200),
                Via('PDIF', 'METAL1', 10000, 12000, 200),
                Wire('NDIF', 10400, (1600, 4600), 800, False),
                Wire('PDIF', 10400, (11400, 18600), 800, False),
            ],
            'vdd': [
                Wire('METAL1', 3600, (16400, 17600), 800, False),
                Via('PDIF', 'METAL1', 3600, 16400, 200),
                Wire('PDIF', 3600, (13400, 16600), 800, False),
                Wire('METAL1', 8200, (16400, 17600), 800, False),
                Via('PDIF', 'METAL1', 8200, 16400, 200),
                Wire('PDIF', 8200, (11400, 18600), 800, False),
            ],
            'vss': [
                Via('PTIE', 'METAL1', 4600, 1400, 200),
                Wire('PTIE', (1600, 4800), 1400, 1200, False),
                Via('PTIE', 'METAL1', 1400, 1400, 200),
                Via('PTIE', 'METAL1', 3000, 1400, 200),
                Via('NDIF', 'METAL1', 7200, 1800, 200),
                Via('NDIF', 'METAL1', 8400, 1800, 200),
                Wire('NDIF', 7000, (1600, 6600), 800, False),
                Wire('NDIF', 8000, (1600, 4600), 1600, False),
            ],
        },
        finalize=True,
    ),
    StdCell(
        name='a3_x4', width=14000, height=20000,
        nets={
            '_net1': [
                Wire('METAL1', (1600, 7800), 4000, 600, False),
                Wire('METAL1', 8000, (4200, 13600), 600, False),
                Via('NDIF', 'METAL1', 1600, 4000, 200),
                Wire('NDIF', 1400, (1600, 4600), 600, False),
                Via('POLY', 'METAL1', 8000, 8000, 200),
                Wire('METAL1', (1400, 7800), 13800, 600, False),
                Via('PDIF', 'METAL1', 1600, 14000, 200),
                Via('PDIF', 'METAL1', 6000, 14000, 200),
                Wire('PDIF', 6000, (12600, 15800), 1200, False),
                Wire('PDIF', 1200, (12600, 15800), 1200, False),
                Wire('POLY', (8000, 11600), 8000, 800, False),
                Wire('POLY', 9200, (5600, 10400), 400, False),
                Wire('POLY', 11600, (5600, 10400), 400, False),
                Device('nmos', 11600, 3100, 400, 3800, 'vertical', source_net='q', drain_net='vss'),
                Device('pmos', 11600, 15000, 400, 8000, 'vertical', source_net='q', drain_net='vdd'),
                Device('nmos', 9200, 3100, 400, 3800, 'vertical', source_net='vss', drain_net='q'),
                Device('pmos', 9200, 15000, 400, 8000, 'vertical', source_net='vdd', drain_net='q'),
            ],
            'i0': [
                Wire('METAL1', 2000, (6200, 12000), 600, True),
                Via('POLY', 'METAL1', 2000, 6000, 200),
                Device('nmos', 2400, 3100, 400, 3800, 'vertical', source_net='_net1', drain_net='_net2'),
                Wire('POLY', 2400, (5600, 11600), 400, False),
                Device('pmos', 2400, 14200, 400, 4000, 'vertical', source_net='_net1', drain_net='vdd'),
            ],
            'i1': [
                Wire('METAL1', 4000, (6200, 12000), 600, True),
                Via('POLY', 'METAL1', 4000, 10000, 200),
                Wire('POLY', (4000, 4800), 10400, 400, False),
                Wire('POLY', 4000, (5600, 9800), 400, False),
                Wire('POLY', 4800, (10400, 11600), 400, False),
                Device('pmos', 4800, 14200, 400, 4000, 'vertical', source_net='vdd', drain_net='_net1'),
                Device('nmos', 4000, 3100, 400, 3800, 'vertical', source_net='_net2', drain_net='_net0'),
            ],
            'i2': [
                Wire('METAL1', 6000, (6200, 12000), 600, True),
                Via('POLY', 'METAL1', 6000, 8000, 200),
                Wire('POLY', 5600, (5600, 8000), 400, False),
                Wire('POLY', 6400, (8000, 11200), 400, False),
                Wire('POLY', (6400, 7000), 11200, 400, False),
                Wire('POLY', 7000, (11200, 12000), 400, False),
                Device('pmos', 7000, 14200, 400, 4000, 'vertical', source_net='_net1', drain_net='vdd'),
                Device('nmos', 5600, 3100, 400, 3800, 'vertical', source_net='_net0', drain_net='vss'),
            ],
            'q': [
                Wire('METAL1', 10000, (4000, 16000), 600, True),
                Via('NDIF', 'METAL1', 10000, 4000, 200),
                Via('PDIF', 'METAL1', 10000, 12000, 200),
                Via('PDIF', 'METAL1', 10000, 14000, 200),
                Via('PDIF', 'METAL1', 10000, 16000, 200),
                Wire('PDIF', 10400, (11400, 18600), 1200, False),
                Wire('NDIF', 10400, (1600, 4600), 1200, False),
            ],
            'vdd': [
                Wire('METAL1', 3600, (15600, 17600), 800, False),
                Via('PDIF', 'METAL1', 3600, 15600, 200),
                Wire('PDIF', 3600, (12600, 15800), 1200, False),
                Wire('METAL1', 12400, (12200, 17800), 600, False),
                Via('PDIF', 'METAL1', 12400, 18200, 200),
                Via('PDIF', 'METAL1', 12400, 14000, 200),
                Via('PDIF', 'METAL1', 12400, 12000, 200),
                Via('PDIF', 'METAL1', 12400, 16000, 200),
                Wire('PDIF', 12800, (11400, 18600), 800, False),
                Wire('PDIF', 8200, (11400, 18600), 800, False),
                Via('PDIF', 'METAL1', 8400, 18400, 200),
            ],
            'vss': [
                Wire('METAL1', 12400, (2200, 3800), 600, False),
                Via('NDIF', 'METAL1', 12400, 4000, 200),
                Via('NDIF', 'METAL1', 12400, 1800, 200),
                Wire('NDIF', 12600, (1600, 4600), 600, False),
                Via('NDIF', 'METAL1', 8000, 1800, 200),
                Wire('NDIF', 6800, (1600, 4600), 1200, False),
                Wire('NDIF', 7600, (1600, 4600), 1200, False),
                Wire('NDIF', 8400, (1600, 4600), 400, False),
            ],
        },
        finalize=True,
    ),
    StdCell(
        name='a4_x2', width=14000, height=20000,
        nets={
            '_net0': [
                Wire('NDIF', 4800, (3400, 6600), 800, False),
            ],
            '_net1': [
                Wire('METAL1', (8600, 10000), 4000, 600, False),
                Wire('METAL1', 10200, (4200, 13800), 600, False),
                Via('NDIF', 'METAL1', 8400, 4000, 200),
                Wire('NDIF', 8600, (3400, 6600), 800, False),
                Wire('METAL1', (3800, 10000), 14000, 600, False),
                Via('POLY', 'METAL1', 10000, 9000, 200),
                Wire('POLY', (9800, 11200), 9000, 800, False),
                Wire('POLY', 11200, (5600, 10000), 400, False),
                Wire('POLY', 10800, (10200, 10600), 400, False),
                Device('nmos', 11200, 3100, 400, 3800, 'vertical', source_net='vss', drain_net='q'),
                Wire('POLY', (10800, 11200), 10200, 400, False),
                Device('pmos', 10800, 15000, 400, 8000, 'vertical', source_net='vdd', drain_net='q'),
                Via('PDIF', 'METAL1', 7600, 14000, 200),
                Via('PDIF', 'METAL1', 3200, 14000, 200),
                Wire('PDIF', 3000, (13400, 16600), 400, False),
                Wire('PDIF', 7400, (13400, 16600), 400, False),
            ],
            '_net2': [
                Wire('NDIF', 6600, (3400, 6600), 800, False),
            ],
            '_net3': [
                Wire('NDIF', 3000, (3400, 6600), 800, False),
            ],
            'i0': [
                Wire('METAL1', 2000, (6000, 11800), 600, True),
                Via('POLY', 'METAL1', 2000, 10000, 200),
                Wire('POLY', 2200, (7600, 12400), 400, False),
                Device('pmos', 2200, 15000, 400, 4000, 'vertical', source_net='vdd', drain_net='_net1'),
                Device('nmos', 2200, 5000, 400, 4000, 'vertical', source_net='vss', drain_net='_net3'),
            ],
            'i1': [
                Wire('METAL1', 4000, (4200, 11800), 600, True),
                Via('POLY', 'METAL1', 4000, 10000, 200),
                Wire('POLY', 4000, (7600, 12400), 400, False),
                Device('pmos', 4000, 15000, 400, 4000, 'vertical', source_net='_net1', drain_net='vdd'),
                Device('nmos', 4000, 5000, 400, 4000, 'vertical', source_net='_net3', drain_net='_net0'),
            ],
            'i2': [
                Wire('METAL1', 6000, (4200, 11800), 600, True),
                Via('POLY', 'METAL1', 6000, 10000, 200),
                Wire('POLY', 5800, (7600, 10200), 400, False),
                Wire('POLY', 6400, (9800, 12400), 400, False),
                Device('pmos', 6400, 15000, 400, 4000, 'vertical', source_net='vdd', drain_net='_net1'),
                Device('nmos', 5800, 5000, 400, 4000, 'vertical', source_net='_net0', drain_net='_net2'),
            ],
            'i3': [
                Wire('METAL1', 8000, (6200, 11800), 600, True),
                Via('POLY', 'METAL1', 8000, 8000, 200),
                Wire('POLY', 7600, (7600, 8000), 400, False),
                Device('nmos', 7600, 5000, 400, 4000, 'vertical', source_net='_net2', drain_net='_net1'),
                Wire('POLY', 8400, (8000, 12400), 400, False),
                Device('pmos', 8400, 15000, 400, 4000, 'vertical', source_net='_net1', drain_net='vdd'),
            ],
            'q': [
                Wire('METAL1', 12000, (4000, 16000), 600, True),
                Via('PDIF', 'METAL1', 12000, 14000, 200),
                Via('PDIF', 'METAL1', 12000, 12000, 200),
                Via('PDIF', 'METAL1', 12000, 16000, 200),
                Via('NDIF', 'METAL1', 12000, 4000, 200),
                Wire('NDIF', 11800, (1600, 4600), 800, False),
                Wire('PDIF', 12000, (11400, 18600), 1200, False),
            ],
            'vdd': [
                Wire('METAL1', 9800, (16200, 17600), 800, False),
                Via('PDIF', 'METAL1', 9800, 16200, 200),
                Wire('PDIF', 9800, (11400, 18600), 1200, False),
                Wire('METAL1', 1200, (16200, 17800), 800, False),
                Via('PDIF', 'METAL1', 1200, 16000, 200),
                Wire('PDIF', 1200, (13400, 16600), 1200, False),
                Wire('METAL1', 5200, (16000, 17600), 800, False),
                Via('PDIF', 'METAL1', 5200, 16000, 200),
                Wire('PDIF', 5200, (13400, 16600), 800, False),
            ],
            'vss': [
                Wire('METAL1', 1400, (2600, 4400), 600, False),
                Via('NDIF', 'METAL1', 1400, 4400, 200),
                Wire('NDIF', 1200, (3400, 6600), 800, False),
                Via('PTIE', 'METAL1', 4000, 1200, 200),
                Wire('PTIE', (3400, 7800), 1200, 1200, False),
                Via('PTIE', 'METAL1', 7200, 1200, 200),
                Via('NDIF', 'METAL1', 10400, 1800, 200),
                Wire('NDIF', 10400, (2400, 4600), 800, False),
            ],
        },
        finalize=True,
    ),
    StdCell(
        name='a4_x4', width=16000, height=20000,
        nets={
            '_net0': [
                Wire('NDIF', 4800, (3400, 6600), 800, False),
            ],
            '_net1': [
                Wire('NDIF', 3000, (3400, 6600), 800, False),
            ],
            '_net2': [
                Wire('NDIF', 6600, (3400, 6600), 800, False),
            ],
            '_net3': [
                Wire('METAL1', 10200, (4200, 13800), 600, False),
                Via('POLY', 'METAL1', 9800, 9000, 200),
                Wire('METAL1', (3800, 10000), 14000, 600, False),
                Wire('METAL1', (8600, 10000), 4000, 600, False),
                Via('NDIF', 'METAL1', 8400, 4000, 200),
                Via('PDIF', 'METAL1', 4000, 14000, 200),
                Via('PDIF', 'METAL1', 8000, 14000, 200),
                Wire('PDIF', 7800, (13400, 16600), 400, False),
                Wire('PDIF', 3600, (13400, 16600), 1200, False),
                Wire('POLY', (9800, 11000), 9000, 400, False),
                Wire('POLY', 11000, (5600, 10600), 400, False),
                Device('pmos', 11000, 15000, 400, 8000, 'vertical', source_net='vdd', drain_net='q'),
                Wire('POLY', (11000, 12600), 10000, 800, False),
                Wire('POLY', (11000, 11200), 5600, 400, False),
                Device('nmos', 11200, 3100, 400, 3800, 'vertical', source_net='vss', drain_net='q'),
                Wire('POLY', 12800, (5600, 10600), 400, False),
                Device('pmos', 12800, 15000, 400, 8000, 'vertical', source_net='q', drain_net='vdd'),
                Wire('POLY', (12800, 13000), 5600, 400, False),
                Device('nmos', 13000, 3100, 400, 3800, 'vertical', source_net='q', drain_net='vss'),
            ],
            'i0': [
                Wire('METAL1', 2000, (6200, 14000), 600, True),
                Via('POLY', 'METAL1', 2000, 10000, 200),
                Wire('POLY', 2400, (10000, 12600), 400, False),
                Wire('POLY', 2200, (7600, 10000), 400, False),
                Device('nmos', 2200, 5000, 400, 4000, 'vertical', source_net='vss', drain_net='_net1'),
                Device('pmos', 2400, 15000, 400, 4000, 'vertical', source_net='vdd', drain_net='_net3'),
            ],
            'i1': [
                Wire('METAL1', 4000, (4200, 11800), 600, True),
                Via('POLY', 'METAL1', 4000, 10000, 200),
                Wire('POLY', 4000, (7600, 12000), 400, False),
                Device('nmos', 4000, 5000, 400, 4000, 'vertical', source_net='_net1', drain_net='_net0'),
                Wire('POLY', (4000, 4800), 12200, 400, False),
                Wire('POLY', 4800, (12200, 12800), 400, False),
                Device('pmos', 4800, 15000, 400, 4000, 'vertical', source_net='_net3', drain_net='vdd'),
            ],
            'i2': [
                Wire('METAL1', 6000, (4200, 11800), 600, True),
                Via('POLY', 'METAL1', 6000, 10000, 200),
                Wire('POLY', 6400, (10000, 12000), 400, False),
                Wire('POLY', 5800, (7600, 10200), 400, False),
                Device('nmos', 5800, 5000, 400, 4000, 'vertical', source_net='_net0', drain_net='_net2'),
                Wire('POLY', 6800, (12200, 12800), 400, False),
                Wire('POLY', (6400, 6800), 12200, 400, False),
                Device('pmos', 6800, 15000, 400, 4000, 'vertical', source_net='vdd', drain_net='_net3'),
            ],
            'i3': [
                Wire('METAL1', 8000, (6200, 11800), 600, True),
                Via('POLY', 'METAL1', 8000, 8000, 200),
                Wire('POLY', 8400, (8000, 12000), 400, False),
                Wire('POLY', 7600, (7600, 8000), 400, False),
                Device('nmos', 7600, 5000, 400, 4000, 'vertical', source_net='_net2', drain_net='_net3'),
                Wire('POLY', 8800, (12200, 12800), 400, False),
                Wire('POLY', (8400, 8800), 12200, 400, False),
                Device('pmos', 8800, 15000, 400, 4000, 'vertical', source_net='_net3', drain_net='vdd'),
            ],
            'q': [
                Wire('METAL1', 12000, (4000, 15800), 600, True),
                Via('PDIF', 'METAL1', 12000, 16000, 200),
                Via('NDIF', 'METAL1', 12000, 4000, 200),
                Via('PDIF', 'METAL1', 12000, 14000, 200),
                Via('PDIF', 'METAL1', 12000, 12000, 200),
                Wire('NDIF', 12000, (1600, 4600), 400, False),
                Wire('PDIF', 12000, (11400, 18600), 800, False),
            ],
            'vdd': [
                Wire('METAL1', 5800, (16200, 17600), 800, False),
                Via('PDIF', 'METAL1', 5800, 16200, 200),
                Wire('PDIF', 5800, (13400, 16600), 800, False),
                Wire('METAL1', 13600, (12200, 17800), 600, False),
                Via('PDIF', 'METAL1', 13800, 14000, 200),
                Via('PDIF', 'METAL1', 13600, 18200, 200),
                Via('PDIF', 'METAL1', 13800, 16000, 200),
                Via('PDIF', 'METAL1', 13800, 12000, 200),
                Wire('PDIF', 13800, (11400, 18600), 800, False),
                Wire('METAL1', 1200, (16200, 17800), 600, False),
                Via('PDIF', 'METAL1', 1200, 16000, 200),
                Wire('PDIF', 1200, (13400, 16600), 1200, False),
                Wire('PDIF', 10000, (11400, 18600), 800, False),
                Via('PDIF', 'METAL1', 10200, 18400, 200),
            ],
            'vss': [
                Wire('METAL1', 13600, (2200, 3800), 600, False),
                Via('NDIF', 'METAL1', 13800, 4000, 200),
                Via('NDIF', 'METAL1', 13800, 1800, 200),
                Wire('NDIF', 13800, (1600, 4600), 1200, False),
                Wire('METAL1', 1400, (2400, 4000), 800, False),
                Via('NDIF', 'METAL1', 1400, 4000, 200),
                Wire('NDIF', 1400, (3400, 6600), 1200, False),
                Via('NDIF', 'METAL1', 10400, 1800, 200),
                Via('PTIE', 'METAL1', 7200, 1200, 200),
                Wire('PTIE', (3400, 7800), 1200, 1200, False),
                Via('PTIE', 'METAL1', 4000, 1200, 200),
            ],
        },
        finalize=True,
    ),
    StdCell(
        name='an12_x1', width=10000, height=20000,
        nets={
            '_net0': [
                Wire('METAL1', 8600, (4200, 13800), 600, False),
                Via('PDIF', 'METAL1', 8400, 14000, 200),
                Via('PDIF', 'METAL1', 8400, 12000, 200),
                Via('NDIF', 'METAL1', 8400, 4000, 200),
                Via('POLY', 'METAL1', 8400, 8000, 200),
                Wire('POLY', (5200, 8200), 8000, 400, False),
                Wire('POLY', 5200, (5600, 8000), 400, False),
                Wire('POLY', 5200, (8200, 10400), 400, False),
                Device('pmos', 5200, 15000, 400, 8000, 'vertical', source_net='_net1', drain_net='vdd'),
                Device('nmos', 5200, 4000, 400, 2000, 'vertical', source_net='q', drain_net='vss'),
                Wire('NDIF', 8600, (3400, 4600), 800, False),
                Wire('PDIF', 8600, (11400, 14600), 800, False),
            ],
            'i0': [
                Wire('METAL1', 4000, (8200, 15800), 600, True),
                Wire('METAL1', (3000, 4000), 8000, 800, False),
                Via('POLY', 'METAL1', 2800, 8000, 200),
                Wire('POLY', 2800, (5600, 9200), 400, False),
                Wire('POLY', (2800, 3600), 9200, 400, False),
                Device('nmos', 2800, 4000, 400, 2000, 'vertical', source_net='vss', drain_net='q'),
                Wire('POLY', 3600, (9400, 10400), 400, False),
                Device('pmos', 3600, 15000, 400, 8000, 'vertical', source_net='q', drain_net='_net1'),
            ],
            'i1': [
                Wire('METAL1', 6000, (6200, 15800), 600, True),
                Wire('METAL1', (6200, 6600), 6000, 800, False),
                Wire('METAL1', (6200, 6600), 10000, 600, False),
                Via('POLY', 'METAL1', 7000, 10000, 200),
                Wire('POLY', (7200, 7600), 10400, 400, False),
                Device('pmos', 7600, 13000, 400, 4000, 'vertical', source_net='vdd', drain_net='_net0'),
                Via('POLY', 'METAL1', 7000, 6000, 200),
                Device('nmos', 7600, 4000, 400, 2000, 'vertical', source_net='vss', drain_net='_net0'),
                Wire('POLY', (7200, 7600), 5600, 400, False),
            ],
            'q': [
                Wire('METAL1', 2000, (10200, 16000), 600, True),
                Via('PDIF', 'METAL1', 2000, 16000, 200),
                Via('PDIF', 'METAL1', 2000, 14000, 200),
                Via('PDIF', 'METAL1', 2000, 12000, 200),
                Wire('METAL1', (1400, 1600), 10000, 600, False),
                Wire('METAL1', 1200, (6000, 9800), 600, False),
                Wire('METAL1', (1200, 1800), 6000, 600, False),
                Wire('METAL1', (2000, 3800), 6000, 600, False),
                Wire('METAL1', 4000, (4200, 6000), 600, False),
                Via('NDIF', 'METAL1', 4000, 4000, 200),
                Wire('NDIF', 4000, (3400, 4600), 1200, False),
                Wire('PDIF', 2400, (11400, 16600), 1200, False),
                Wire('PDIF', 1600, (11400, 16600), 1200, False),
            ],
            'vdd': [
                Via('NTIE', 'METAL1', 8200, 18200, 200),
                Wire('NTIE', 8200, (16400, 18600), 1200, False),
                Via('PDIF', 'METAL1', 6000, 18200, 200),
                Wire('PDIF', 6400, (11400, 18600), 800, False),
            ],
            'vss': [
                Wire('METAL1', 2000, (2400, 3800), 800, False),
                Via('NDIF', 'METAL1', 2000, 3800, 200),
                Wire('NDIF', 1600, (3400, 4600), 1200, False),
                Wire('METAL1', 6400, (2400, 4000), 800, False),
                Via('NDIF', 'METAL1', 6400, 4000, 200),
                Wire('NDIF', 6400, (3400, 4600), 1200, False),
            ],
        },
        finalize=True,
    ),
    StdCell(
        name='an12_x4', width=16000, height=20000,
        nets={
            '_net0': [
                Wire('METAL1', (6200, 7600), 4000, 600, False),
                Wire('METAL1', 7800, (4200, 15800), 600, False),
                Via('NDIF', 'METAL1', 6000, 4000, 200),
                Wire('NDIF', 6000, (1600, 4600), 1200, False),
                Via('PDIF', 'METAL1', 7600, 16000, 200),
                Via('PDIF', 'METAL1', 7600, 14000, 200),
                Via('POLY', 'METAL1', 8000, 8000, 200),
                Wire('POLY', (8000, 13200), 8000, 400, False),
                Wire('POLY', 13200, (5600, 10400), 400, False),
                Wire('POLY', 11200, (5600, 10400), 400, False),
                Device('nmos', 11200, 3100, 400, 3800, 'vertical', source_net='vss', drain_net='q'),
                Device('pmos', 11200, 15000, 400, 8000, 'vertical', source_net='vdd', drain_net='q'),
                Device('nmos', 13200, 3100, 400, 3800, 'vertical', source_net='q', drain_net='vss'),
                Device('pmos', 13200, 15000, 400, 8000, 'vertical', source_net='q', drain_net='vdd'),
                Wire('PDIF', 7600, (13400, 16600), 1200, False),
            ],
            '_net1': [
                Wire('METAL1', 1600, (5400, 15800), 600, False),
                Via('PDIF', 'METAL1', 1600, 16000, 200),
                Via('POLY', 'METAL1', 1600, 10000, 200),
                Via('PDIF', 'METAL1', 1600, 14000, 200),
                Via('NDIF', 'METAL1', 1600, 5200, 200),
                Wire('NDIF', 1400, (3400, 5200), 800, False),
                Wire('NDIF', 1600, (2200, 3400), 1200, False),
                Wire('POLY', (1400, 6400), 10000, 400, False),
                Wire('POLY', 6400, (6000, 12400), 400, False),
                Device('pmos', 6400, 15000, 400, 4000, 'vertical', source_net='vdd', drain_net='_net0'),
                Wire('POLY', (6400, 7200), 5800, 400, False),
                Wire('POLY', 7200, (5200, 5800), 400, False),
                Device('nmos', 7200, 3100, 400, 3800, 'vertical', source_net='_net0', drain_net='_net2'),
                Wire('PDIF', 1400, (13400, 16600), 800, False),
            ],
            '_net2': [
                Wire('NDIF', 8200, (1600, 4600), 800, False),
            ],
            'i0': [
                Wire('METAL1', 4000, (6200, 13800), 600, True),
                Via('POLY', 'METAL1', 4000, 6000, 200),
                Via('POLY', 'METAL1', 4000, 12000, 200),
                Wire('POLY', (2400, 4200), 12200, 400, False),
                Wire('POLY', 2400, (12400, 12800), 400, False),
                Device('pmos', 2400, 15000, 400, 4000, 'vertical', source_net='_net1', drain_net='vdd'),
                Wire('POLY', 3600, (4800, 6200), 400, False),
                Wire('POLY', (2800, 3600), 4600, 400, False),
                Wire('POLY', 2800, (4000, 4400), 400, False),
                Device('nmos', 2800, 2800, 400, 2000, 'vertical', source_net='_net1', drain_net='vss'),
            ],
            'i1': [
                Wire('METAL1', 10000, (4200, 15800), 600, True),
                Via('POLY', 'METAL1', 10000, 6800, 200),
                Via('POLY', 'METAL1', 10000, 10000, 200),
                Wire('POLY', (8800, 10000), 10200, 400, False),
                Wire('POLY', 8800, (10200, 12400), 400, False),
                Device('pmos', 8800, 15000, 400, 4000, 'vertical', source_net='_net0', drain_net='vdd'),
                Wire('POLY', 9200, (5800, 6200), 400, False),
                Wire('POLY', (9200, 10000), 6400, 400, False),
                Wire('POLY', 9200, (5400, 5600), 400, False),
                Device('nmos', 9200, 3100, 400, 3800, 'vertical', source_net='_net2', drain_net='vss'),
            ],
            'q': [
                Wire('METAL1', 12000, (4200, 15800), 600, True),
                Via('PDIF', 'METAL1', 12000, 16000, 200),
                Via('PDIF', 'METAL1', 12000, 14000, 200),
                Via('PDIF', 'METAL1', 12000, 12000, 200),
                Via('NDIF', 'METAL1', 12000, 4000, 200),
                Wire('NDIF', 12400, (1600, 4600), 1200, False),
                Wire('PDIF', 12400, (11400, 18600), 1200, False),
            ],
            'vdd': [
                Wire('METAL1', 4400, (16000, 17600), 800, False),
                Via('PDIF', 'METAL1', 4400, 16000, 200),
                Wire('PDIF', 4400, (13400, 16600), 2800, False),
                Wire('METAL1', 14000, (12200, 17800), 600, False),
                Via('PDIF', 'METAL1', 14000, 16000, 200),
                Via('PDIF', 'METAL1', 14000, 12000, 200),
                Via('PDIF', 'METAL1', 14000, 18200, 200),
                Via('PDIF', 'METAL1', 14000, 14000, 200),
                Wire('PDIF', 14400, (11400, 18600), 800, False),
                Via('PDIF', 'METAL1', 10400, 18200, 200),
                Wire('PDIF', 10000, (11400, 18600), 800, False),
            ],
            'vss': [
                Wire('METAL1', 3800, (2600, 3200), 800, False),
                Via('NDIF', 'METAL1', 3800, 3200, 200),
                Wire('NDIF', 4000, (2200, 3400), 800, False),
                Wire('METAL1', 14000, (2200, 3800), 600, False),
                Via('NDIF', 'METAL1', 14000, 1800, 200),
                Via('NDIF', 'METAL1', 14000, 4000, 200),
                Wire('NDIF', 14400, (1600, 4600), 800, False),
                Wire('NDIF', 10000, (1600, 4600), 1200, False),
                Via('NDIF', 'METAL1', 10000, 1800, 200),
            ],
        },
        finalize=True,
    ),
    StdCell(
        name='ao22_x2', width=12000, height=20000,
        nets={
            '_net0': [
                Wire('METAL1', (3800, 5800), 6400, 600, False),
                Wire('METAL1', 6000, (6200, 15800), 600, False),
                Via('NDIF', 'METAL1', 3800, 6200, 200),
                Wire('NDIF', 3800, (3400, 6000), 1200, False),
                Via('PDIF', 'METAL1', 6000, 13600, 200),
                Via('PDIF', 'METAL1', 6000, 15600, 200),
                Via('POLY', 'METAL1', 6000, 8800, 200),
                Wire('POLY', (5800, 9200), 8800, 400, False),
                Wire('POLY', 9200, (5600, 10400), 400, False),
                Device('nmos', 9200, 3100, 400, 3800, 'vertical', source_net='vss', drain_net='q'),
                Device('pmos', 9200, 15000, 400, 8000, 'vertical', source_net='vdd', drain_net='q'),
                Wire('PDIF', 6000, (13000, 16200), 1200, False),
            ],
            '_net1': [
                Wire('PDIF', 3600, (13000, 16200), 1200, False),
            ],
            '_net2': [
                Wire('METAL1', (1800, 5800), 4000, 600, False),
                Via('NDIF', 'METAL1', 6000, 4000, 200),
                Via('NDIF', 'METAL1', 1600, 4000, 200),
                Wire('NDIF', 1400, (3400, 4600), 800, False),
                Wire('NDIF', 6000, (3400, 4600), 1200, False),
            ],
            'i0': [
                Wire('METAL1', 2000, (8200, 13800), 600, True),
                Via('POLY', 'METAL1', 2000, 8000, 200),
                Wire('POLY', 2400, (5600, 12400), 400, False),
                Device('nmos', 2400, 4000, 400, 2000, 'vertical', source_net='_net2', drain_net='_net0'),
                Device('pmos', 2400, 14600, 400, 4000, 'vertical', source_net='vdd', drain_net='_net1'),
            ],
            'i1': [
                Wire('METAL1', 4000, (8200, 15800), 600, True),
                Via('POLY', 'METAL1', 4000, 10000, 200),
                Via('POLY', 'METAL1', 4000, 8000, 200),
                Wire('POLY', (4000, 5200), 7600, 400, False),
                Wire('POLY', 5200, (5600, 7200), 400, False),
                Device('nmos', 5200, 4000, 400, 2000, 'vertical', source_net='_net0', drain_net='_net2'),
                Wire('POLY', (4000, 4800), 10400, 400, False),
                Wire('POLY', 4800, (10400, 12200), 400, False),
                Device('pmos', 4800, 14600, 400, 4000, 'vertical', source_net='_net1', drain_net='_net0'),
            ],
            'i2': [
                Wire('METAL1', 8000, (6200, 15800), 600, True),
                Via('POLY', 'METAL1', 8000, 10000, 200),
                Via('POLY', 'METAL1', 8000, 6000, 200),
                Wire('POLY', (7000, 8000), 5600, 400, False),
                Wire('POLY', 7000, (5200, 5600), 400, False),
                Device('nmos', 7000, 4000, 400, 2000, 'vertical', source_net='_net2', drain_net='vss'),
                Wire('POLY', (7000, 8000), 10400, 400, False),
                Wire('POLY', 7000, (10400, 12400), 400, False),
                Device('pmos', 7000, 14600, 400, 4000, 'vertical', source_net='_net0', drain_net='vdd'),
            ],
            'q': [
                Wire('METAL1', 10000, (4200, 16000), 600, True),
                Via('PDIF', 'METAL1', 10000, 12000, 200),
                Via('PDIF', 'METAL1', 10000, 14000, 200),
                Via('NDIF', 'METAL1', 10000, 4000, 200),
                Via('PDIF', 'METAL1', 10000, 16000, 200),
                Wire('NDIF', 10400, (1600, 4600), 800, False),
                Wire('PDIF', 10400, (11400, 18600), 800, False),
            ],
            'vdd': [
                Wire('METAL1', 1600, (16000, 17600), 800, False),
                Via('PDIF', 'METAL1', 1600, 16000, 200),
                Wire('PDIF', 1400, (13000, 16200), 800, False),
                Via('PDIF', 'METAL1', 8400, 18400, 200),
                Wire('PDIF', 8200, (11400, 18600), 800, False),
                Via('NTIE', 'METAL1', 6000, 18200, 200),
                Wire('NTIE', (3000, 6600), 18400, 800, False),
                Via('NTIE', 'METAL1', 3600, 18200, 200),
            ],
            'vss': [
                Wire('METAL1', 8400, (2200, 4000), 600, False),
                Via('NDIF', 'METAL1', 8200, 4000, 200),
                Wire('NDIF', 8200, (1600, 4600), 800, False),
            ],
        },
        finalize=True,
    ),
    StdCell(
        name='ao22_x4', width=16000, height=20000,
        nets={
            '_net0': [
                Wire('METAL1', (3800, 5800), 6200, 600, False),
                Via('NDIF', 'METAL1', 4000, 6200, 200),
                Wire('METAL1', 6000, (6200, 15800), 600, False),
                Via('PDIF', 'METAL1', 6000, 15600, 200),
                Via('PDIF', 'METAL1', 6000, 13600, 200),
                Via('POLY', 'METAL1', 6000, 8800, 200),
                Wire('POLY', (6000, 13200), 8400, 400, False),
                Wire('POLY', 13200, (5600, 10400), 400, False),
                Wire('POLY', 10800, (5600, 10400), 400, False),
                Device('pmos', 10800, 15000, 400, 8000, 'vertical', source_net='vdd', drain_net='q'),
                Device('nmos', 10800, 3100, 400, 3800, 'vertical', source_net='vss', drain_net='q'),
                Device('nmos', 13200, 3100, 400, 3800, 'vertical', source_net='q', drain_net='vss'),
                Device('pmos', 13200, 15000, 400, 8000, 'vertical', source_net='q', drain_net='vdd'),
                Wire('PDIF', 6000, (13000, 16200), 1200, False),
                Wire('NDIF', 4000, (3200, 6000), 800, False),
                Wire('NDIF', 3400, (3200, 4400), 400, False),
                Wire('NDIF', 4600, (3200, 4400), 400, False),
            ],
            '_net1': [
                Wire('PDIF', 3600, (13000, 16200), 1200, False),
            ],
            '_net2': [
                Wire('METAL1', (1800, 6600), 4000, 600, False),
                Via('NDIF', 'METAL1', 6800, 4000, 200),
                Via('NDIF', 'METAL1', 1600, 4000, 200),
                Wire('NDIF', 1400, (3200, 4400), 800, False),
                Wire('NDIF', 6800, (3200, 4400), 400, False),
            ],
            'i0': [
                Wire('METAL1', 2000, (8200, 13800), 600, True),
                Via('POLY', 'METAL1', 2000, 8000, 200),
                Wire('POLY', 2400, (5400, 12400), 400, False),
                Device('pmos', 2400, 14600, 400, 4000, 'vertical', source_net='vdd', drain_net='_net1'),
                Device('nmos', 2400, 3800, 400, 2000, 'vertical', source_net='_net2', drain_net='_net0'),
            ],
            'i1': [
                Wire('METAL1', 4000, (8200, 15800), 600, True),
                Via('POLY', 'METAL1', 4000, 10000, 200),
                Via('POLY', 'METAL1', 4000, 8000, 200),
                Wire('POLY', (4000, 5800), 7400, 400, False),
                Wire('POLY', 5800, (5000, 7400), 400, False),
                Device('nmos', 5800, 3800, 400, 2000, 'vertical', source_net='_net0', drain_net='_net2'),
                Wire('POLY', 4800, (10800, 12000), 400, False),
                Wire('POLY', (4000, 4800), 10400, 400, False),
                Device('pmos', 4800, 14600, 400, 4000, 'vertical', source_net='_net1', drain_net='_net0'),
            ],
            'i2': [
                Wire('METAL1', 8000, (6200, 15800), 600, True),
                Via('POLY', 'METAL1', 8000, 6000, 200),
                Via('POLY', 'METAL1', 8000, 10000, 200),
                Wire('POLY', (7200, 8000), 10400, 400, False),
                Wire('POLY', 7200, (10400, 12400), 400, False),
                Device('pmos', 7200, 14600, 400, 4000, 'vertical', source_net='_net0', drain_net='vdd'),
                Wire('POLY', 7600, (5400, 6200), 400, False),
                Device('nmos', 7600, 3800, 400, 2000, 'vertical', source_net='_net2', drain_net='vss'),
            ],
            'q': [
                Wire('METAL1', 12000, (4200, 15800), 600, True),
                Via('PDIF', 'METAL1', 12000, 14000, 200),
                Via('PDIF', 'METAL1', 12000, 16000, 200),
                Via('NDIF', 'METAL1', 12000, 4000, 200),
                Via('PDIF', 'METAL1', 12000, 12000, 200),
                Wire('NDIF', 12000, (1600, 4600), 1200, False),
                Wire('PDIF', 12000, (11400, 18600), 1200, False),
            ],
            'vdd': [
                Wire('METAL1', 14400, (12200, 17800), 600, False),
                Via('PDIF', 'METAL1', 14400, 16000, 200),
                Via('PDIF', 'METAL1', 14400, 14000, 200),
                Via('PDIF', 'METAL1', 14400, 12000, 200),
                Via('PDIF', 'METAL1', 14400, 18200, 200),
                Wire('PDIF', 14400, (11400, 18600), 1200, False),
                Wire('METAL1', 1600, (16000, 17400), 800, False),
                Via('PDIF', 'METAL1', 1600, 16000, 200),
                Wire('PDIF', 1400, (13000, 16200), 800, False),
                Wire('PDIF', 9600, (11400, 18600), 1600, False),
                Wire('PDIF', 9000, (11400, 18600), 1200, False),
                Wire('PDIF', 8400, (13000, 16200), 400, False),
                Via('PDIF', 'METAL1', 9200, 18200, 200),
                Wire('NTIE', (3000, 6600), 18400, 800, False),
                Via('NTIE', 'METAL1', 6000, 18200, 200),
                Via('NTIE', 'METAL1', 3600, 18200, 200),
            ],
            'vss': [
                Wire('METAL1', 14400, (2200, 3800), 600, False),
                Via('NDIF', 'METAL1', 14400, 1800, 200),
                Via('NDIF', 'METAL1', 14400, 4000, 200),
                Wire('NDIF', 14400, (1600, 4600), 1200, False),
                Via('NDIF', 'METAL1', 9800, 1800, 200),
                Wire('NDIF', 9600, (1600, 4600), 800, False),
                Wire('NDIF', 9400, (1600, 4400), 1200, False),
                Wire('NDIF', 8800, (3200, 4400), 800, False),
            ],
        },
        finalize=True,
    ),
    StdCell(
        name='ao2o22_x2', width=18000, height=20000,
        nets={
            '_net0': [
                Wire('METAL1', (1800, 10600), 4000, 600, False),
                Via('NDIF', 'METAL1', 1600, 4000, 200),
                Via('NDIF', 'METAL1', 10800, 4000, 200),
                Via('NDIF', 'METAL1', 6000, 4000, 200),
                Wire('NDIF', 6000, (3400, 4600), 1200, False),
                Wire('NDIF', 10800, (3400, 4600), 1200, False),
                Wire('NDIF', 1400, (3400, 4600), 800, False),
            ],
            '_net1': [
                Wire('PDIF', 8400, (13000, 16200), 1200, False),
            ],
            '_net2': [
                Wire('METAL1', 6000, (6400, 15800), 600, False),
                Via('PDIF', 'METAL1', 6000, 15600, 200),
                Wire('METAL1', (3800, 5800), 6400, 600, False),
                Via('PDIF', 'METAL1', 6000, 13600, 200),
                Via('NDIF', 'METAL1', 3800, 6400, 200),
                Wire('NDIF', 3800, (3400, 6200), 800, False),
                Wire('PDIF', 6000, (13000, 16200), 1200, False),
                Wire('METAL1', (6600, 11800), 15600, 600, False),
                Wire('METAL1', 12000, (8200, 15400), 600, False),
                Wire('METAL1', (12000, 13600), 8000, 600, False),
                Via('POLY', 'METAL1', 13600, 8000, 200),
                Wire('POLY', (14000, 14600), 8000, 800, False),
                Wire('POLY', 14800, (5600, 10400), 400, False),
                Device('pmos', 14800, 15000, 400, 8000, 'vertical', source_net='vdd', drain_net='q'),
                Device('nmos', 14800, 3100, 400, 3800, 'vertical', source_net='vss', drain_net='q'),
            ],
            '_net3': [
                Wire('PDIF', 3600, (13000, 16200), 1200, False),
            ],
            'i0': [
                Wire('METAL1', 2000, (8200, 13800), 600, True),
                Via('POLY', 'METAL1', 2000, 8000, 200),
                Wire('POLY', 2400, (5600, 12400), 400, False),
                Device('pmos', 2400, 14600, 400, 4000, 'vertical', source_net='vdd', drain_net='_net3'),
                Device('nmos', 2400, 4000, 400, 2000, 'vertical', source_net='_net0', drain_net='_net2'),
            ],
            'i1': [
                Wire('METAL1', 4000, (8200, 15800), 600, True),
                Via('POLY', 'METAL1', 4000, 8000, 200),
                Wire('POLY', (4000, 5200), 8400, 400, False),
                Wire('POLY', 4800, (8600, 12200), 400, False),
                Device('pmos', 4800, 14600, 400, 4000, 'vertical', source_net='_net3', drain_net='_net2'),
                Wire('POLY', 5200, (5600, 8200), 400, False),
                Device('nmos', 5200, 4000, 400, 2000, 'vertical', source_net='_net2', drain_net='_net0'),
            ],
            'i2': [
                Wire('METAL1', 8000, (6200, 13800), 600, True),
                Via('POLY', 'METAL1', 8000, 8000, 200),
                Wire('POLY', (7000, 8000), 8400, 400, False),
                Wire('POLY', 6800, (6200, 11800), 400, False),
                Wire('POLY', (6800, 7000), 12000, 400, False),
                Wire('POLY', 7000, (5400, 6000), 400, False),
                Wire('POLY', (6800, 7000), 6000, 400, False),
                Device('nmos', 7000, 4000, 400, 2000, 'vertical', source_net='_net0', drain_net='vss'),
                Device('pmos', 7000, 14600, 400, 4000, 'vertical', source_net='_net2', drain_net='_net1'),
            ],
            'i3': [
                Wire('METAL1', 10000, (6200, 13800), 600, True),
                Via('POLY', 'METAL1', 10000, 8000, 200),
                Wire('POLY', 9800, (5600, 12400), 400, False),
                Device('pmos', 9800, 14600, 400, 4000, 'vertical', source_net='_net1', drain_net='vdd'),
                Device('nmos', 9800, 4000, 400, 2000, 'vertical', source_net='vss', drain_net='_net0'),
            ],
            'q': [
                Wire('METAL1', 16000, (4000, 16000), 600, True),
                Via('PDIF', 'METAL1', 16000, 14000, 200),
                Via('PDIF', 'METAL1', 16000, 12000, 200),
                Via('NDIF', 'METAL1', 16000, 4000, 200),
                Via('PDIF', 'METAL1', 16000, 16000, 200),
                Wire('NDIF', 16000, (1600, 4600), 1200, False),
                Wire('PDIF', 16000, (11400, 18600), 1200, False),
            ],
            'vdd': [
                Wire('METAL1', 1600, (16000, 17600), 800, False),
                Via('PDIF', 'METAL1', 1600, 16000, 200),
                Wire('PDIF', 1400, (13000, 16200), 800, False),
                Via('NTIE', 'METAL1', 3600, 18200, 200),
                Wire('NTIE', (3000, 9000), 18400, 800, False),
                Via('NTIE', 'METAL1', 8400, 18200, 200),
                Via('NTIE', 'METAL1', 6000, 18200, 200),
                Via('PDIF', 'METAL1', 13600, 18400, 200),
                Wire('PDIF', 13600, (11400, 18600), 1200, False),
                Via('PDIF', 'METAL1', 11400, 18400, 200),
                Wire('PDIF', 11400, (13000, 18600), 1200, False),
            ],
            'vss': [
                Wire('METAL1', 13600, (2200, 3800), 600, False),
                Via('NDIF', 'METAL1', 13600, 4000, 200),
                Via('NDIF', 'METAL1', 13600, 1800, 200),
                Wire('NDIF', 13600, (1600, 4600), 1200, False),
                Via('NDIF', 'METAL1', 8400, 1600, 200),
                Wire('NDIF', 8400, (2000, 4600), 800, False),
            ],
        },
        finalize=True,
    ),
    StdCell(
        name='ao2o22_x4', width=20000, height=20000,
        nets={
            '_net0': [
                Wire('PDIF', 8400, (13400, 16600), 1200, False),
            ],
            '_net1': [
                Wire('METAL1', (1600, 10600), 4000, 600, False),
                Via('NDIF', 'METAL1', 10800, 4000, 200),
                Via('NDIF', 'METAL1', 6000, 4000, 200),
                Via('NDIF', 'METAL1', 1600, 4000, 200),
                Wire('NDIF', 1400, (3400, 4600), 800, False),
                Wire('NDIF', 6000, (3400, 4600), 1200, False),
                Wire('NDIF', 10800, (3400, 4600), 1200, False),
            ],
            '_net2': [
                Wire('METAL1', 6000, (6200, 15800), 600, False),
                Via('PDIF', 'METAL1', 6000, 16000, 200),
                Via('PDIF', 'METAL1', 6000, 14000, 200),
                Wire('METAL1', (3800, 5800), 6000, 600, False),
                Via('NDIF', 'METAL1', 3600, 6400, 200),
                Wire('NDIF', 3600, (3400, 6200), 800, False),
                Wire('METAL1', (6600, 11800), 16000, 600, False),
                Wire('PDIF', 6000, (13400, 16600), 1200, False),
                Wire('METAL1', 12000, (8200, 15800), 600, False),
                Wire('METAL1', (12000, 13400), 8000, 600, False),
                Via('POLY', 'METAL1', 13400, 8000, 200),
                Wire('POLY', (14000, 17200), 8000, 800, False),
                Wire('POLY', 17200, (5600, 10400), 400, False),
                Wire('POLY', 14800, (5600, 10400), 400, False),
                Device('nmos', 14800, 3100, 400, 3800, 'vertical', source_net='vss', drain_net='q'),
                Device('pmos', 14800, 15000, 400, 8000, 'vertical', source_net='vdd', drain_net='q'),
                Device('nmos', 17200, 3100, 400, 3800, 'vertical', source_net='q', drain_net='vss'),
                Device('pmos', 17200, 15000, 400, 8000, 'vertical', source_net='q', drain_net='vdd'),
            ],
            '_net3': [
                Wire('PDIF', 3600, (13400, 16600), 1200, False),
            ],
            'i0': [
                Wire('METAL1', 2000, (8200, 13800), 600, True),
                Via('POLY', 'METAL1', 2000, 10000, 200),
                Wire('POLY', 2400, (5600, 12400), 400, False),
                Device('nmos', 2400, 4000, 400, 2000, 'vertical', source_net='_net1', drain_net='_net2'),
                Device('pmos', 2400, 15000, 400, 4000, 'vertical', source_net='vdd', drain_net='_net3'),
            ],
            'i1': [
                Wire('METAL1', 4000, (8200, 15800), 600, True),
                Via('POLY', 'METAL1', 4000, 10000, 200),
                Wire('POLY', 4000, (10400, 12000), 400, False),
                Wire('POLY', (4000, 4800), 9600, 400, False),
                Wire('POLY', 4800, (5600, 9200), 400, False),
                Device('nmos', 4800, 4000, 400, 2000, 'vertical', source_net='_net2', drain_net='_net1'),
                Wire('POLY', (4000, 4800), 12200, 400, False),
                Wire('POLY', 4800, (12200, 12800), 400, False),
                Device('pmos', 4800, 15000, 400, 4000, 'vertical', source_net='_net3', drain_net='_net2'),
            ],
            'i2': [
                Wire('METAL1', 8000, (6200, 13800), 600, True),
                Via('POLY', 'METAL1', 8000, 8000, 200),
                Wire('POLY', 7200, (5600, 7400), 400, False),
                Wire('POLY', (7200, 8000), 7600, 400, False),
                Wire('POLY', 8000, (8600, 12000), 400, False),
                Wire('POLY', (7200, 8000), 12200, 400, False),
                Wire('POLY', 7200, (12200, 12600), 400, False),
                Device('pmos', 7200, 15000, 400, 4000, 'vertical', source_net='_net2', drain_net='_net0'),
                Device('nmos', 7200, 4000, 400, 2000, 'vertical', source_net='_net1', drain_net='vss'),
            ],
            'i3': [
                Wire('METAL1', 10000, (6200, 13800), 600, True),
                Via('POLY', 'METAL1', 10000, 8000, 200),
                Wire('POLY', 10000, (5600, 12000), 400, False),
                Wire('POLY', (9600, 10000), 12000, 400, False),
                Device('nmos', 10000, 4000, 400, 2000, 'vertical', source_net='vss', drain_net='_net1'),
                Wire('POLY', 9600, (12000, 12800), 400, False),
                Device('pmos', 9600, 15000, 400, 4000, 'vertical', source_net='_net0', drain_net='vdd'),
            ],
            'q': [
                Wire('METAL1', 16000, (4200, 15800), 600, True),
                Via('PDIF', 'METAL1', 16000, 14000, 200),
                Via('NDIF', 'METAL1', 16000, 4000, 200),
                Via('PDIF', 'METAL1', 16000, 12000, 200),
                Via('PDIF', 'METAL1', 16000, 16000, 200),
                Wire('NDIF', 16000, (1600, 4600), 1200, False),
                Wire('PDIF', 16000, (11400, 18600), 1200, False),
            ],
            'vdd': [
                Wire('METAL1', 18000, (12200, 17800), 600, False),
                Via('PDIF', 'METAL1', 18000, 16000, 200),
                Via('PDIF', 'METAL1', 18000, 12000, 200),
                Via('PDIF', 'METAL1', 18000, 14000, 200),
                Via('PDIF', 'METAL1', 18000, 18200, 200),
                Wire('PDIF', 18400, (11400, 18600), 800, False),
                Wire('METAL1', 1600, (16000, 17600), 800, False),
                Via('PDIF', 'METAL1', 1600, 16000, 200),
                Wire('PDIF', 1400, (13400, 16600), 800, False),
                Via('PDIF', 'METAL1', 11400, 18200, 200),
                Wire('PDIF', 11400, (13400, 18200), 1200, False),
                Wire('PDIF', 10600, (13400, 16600), 800, False),
                Wire('PDIF', 13600, (11400, 18600), 1200, False),
                Via('PDIF', 'METAL1', 13600, 18200, 200),
            ],
            'vss': [
                Wire('METAL1', 14000, (2200, 3800), 600, False),
                Via('NDIF', 'METAL1', 14000, 4000, 200),
                Via('NDIF', 'METAL1', 13800, 1800, 200),
                Wire('NDIF', 13600, (1800, 4600), 800, False),
                Wire('METAL1', 18000, (2200, 3800), 600, False),
                Via('NDIF', 'METAL1', 18000, 1800, 200),
                Via('NDIF', 'METAL1', 18000, 4000, 200),
                Wire('NDIF', 18400, (1600, 4600), 800, False),
                Via('NDIF', 'METAL1', 8600, 1600, 200),
                Wire('NDIF', 8600, (1800, 4600), 800, False),
                Via('PTIE', 'METAL1', 11800, 1600, 200),
            ],
        },
        finalize=True,
    ),
    StdCell(
        name='buf_x2', width=8000, height=20000,
        nets={
            '_net0': [
                Wire('METAL1', 1600, (4600, 11800), 600, False),
                Via('NDIF', 'METAL1', 1600, 4400, 200),
                Via('PDIF', 'METAL1', 1600, 12000, 200),
                Via('POLY', 'METAL1', 1600, 8000, 200),
                Wire('POLY', (1400, 5000), 8000, 800, False),
                Wire('POLY', 5000, (5600, 10400), 400, False),
                Device('pmos', 5000, 15000, 400, 8000, 'vertical', source_net='vdd', drain_net='q'),
                Device('nmos', 5000, 3100, 400, 3800, 'vertical', source_net='vss', drain_net='q'),
                Wire('PDIF', 1400, (11400, 13000), 800, False),
                Wire('NDIF', 1400, (4200, 4600), 800, False),
            ],
            'i': [
                Wire('METAL1', 4000, (4200, 15800), 600, True),
                Via('POLY', 'METAL1', 3200, 6000, 200),
                Via('POLY', 'METAL1', 3200, 10000, 200),
                Device('pmos', 2400, 12200, 400, 2400, 'vertical', source_net='_net0', drain_net='vdd'),
                Wire('POLY', 2400, (10400, 11000), 400, False),
                Wire('POLY', (2400, 3200), 10400, 400, False),
                Device('nmos', 2400, 4400, 400, 1200, 'vertical', source_net='_net0', drain_net='vss'),
                Wire('POLY', 2400, (5200, 5400), 400, False),
                Wire('POLY', (2400, 3200), 5600, 400, False),
            ],
            'q': [
                Wire('METAL1', 6000, (4200, 15800), 600, True),
                Via('PDIF', 'METAL1', 6000, 16000, 200),
                Via('PDIF', 'METAL1', 6000, 12000, 200),
                Via('PDIF', 'METAL1', 6000, 14000, 200),
                Via('NDIF', 'METAL1', 6000, 4000, 200),
                Wire('NDIF', 6000, (1600, 4600), 1200, False),
                Wire('PDIF', 6000, (11400, 18600), 1200, False),
            ],
            'vdd': [
                Wire('METAL1', 1800, (16800, 18400), 600, False),
                Via('NTIE', 'METAL1', 1800, 16600, 200),
                Via('NTIE', 'METAL1', 1800, 18200, 200),
                Wire('NTIE', 1800, (16400, 18400), 1200, False),
                Wire('PDIF', 3800, (11400, 18600), 800, False),
                Wire('PDIF', 3200, (11400, 13000), 400, False),
                Via('PDIF', 'METAL1', 4000, 18200, 200),
            ],
            'vss': [
                Via('NDIF', 'METAL1', 4000, 1800, 200),
                Wire('NDIF', 3800, (1600, 4600), 800, False),
                Wire('NDIF', 3200, (4200, 4600), 400, False),
            ],
        },
        finalize=True,
    ),
    StdCell(
        name='buf_x4', width=10000, height=20000,
        nets={
            '_net0': [
                Wire('METAL1', 1600, (4200, 13800), 600, False),
                Via('NDIF', 'METAL1', 1600, 4000, 200),
                Via('PDIF', 'METAL1', 1600, 12000, 200),
                Via('PDIF', 'METAL1', 1600, 14000, 200),
                Via('POLY', 'METAL1', 1600, 8000, 200),
                Wire('POLY', (1200, 7200), 8000, 800, False),
                Wire('POLY', 7200, (5600, 10400), 400, False),
                Wire('POLY', 4800, (5600, 10400), 400, False),
                Device('pmos', 4800, 15000, 400, 8000, 'vertical', source_net='vdd', drain_net='q'),
                Device('nmos', 4800, 3100, 400, 3800, 'vertical', source_net='vss', drain_net='q'),
                Device('pmos', 7200, 15000, 400, 8000, 'vertical', source_net='q', drain_net='vdd'),
                Device('nmos', 7200, 3100, 400, 3800, 'vertical', source_net='q', drain_net='vss'),
                Wire('PDIF', 1400, (11400, 14600), 800, False),
                Wire('NDIF', 1400, (3400, 4600), 800, False),
            ],
            'i': [
                Wire('METAL1', 4000, (4200, 15800), 600, True),
                Via('POLY', 'METAL1', 3200, 10000, 200),
                Wire('METAL1', (3400, 3800), 10000, 600, False),
                Via('POLY', 'METAL1', 3200, 6000, 200),
                Wire('METAL1', (3400, 3800), 6000, 600, False),
                Device('nmos', 2400, 4000, 400, 2000, 'vertical', source_net='_net0', drain_net='vss'),
                Wire('POLY', 2400, (5200, 5600), 400, False),
                Wire('POLY', (2400, 3200), 5600, 400, False),
                Wire('POLY', 2400, (10400, 10800), 400, False),
                Device('pmos', 2400, 13000, 400, 4000, 'vertical', source_net='_net0', drain_net='vdd'),
                Wire('POLY', (2400, 3200), 10400, 400, False),
            ],
            'q': [
                Wire('METAL1', 6000, (4200, 15800), 600, True),
                Via('PDIF', 'METAL1', 6000, 16000, 200),
                Via('PDIF', 'METAL1', 6000, 14000, 200),
                Via('PDIF', 'METAL1', 6000, 12000, 200),
                Via('NDIF', 'METAL1', 6000, 4000, 200),
                Wire('NDIF', 6000, (1600, 4600), 1200, False),
                Wire('PDIF', 6000, (11400, 18600), 1200, False),
            ],
            'vdd': [
                Wire('METAL1', 8400, (12200, 17800), 600, False),
                Via('PDIF', 'METAL1', 8400, 16000, 200),
                Via('PDIF', 'METAL1', 8400, 12000, 200),
                Via('PDIF', 'METAL1', 8400, 14000, 200),
                Via('PDIF', 'METAL1', 8400, 18200, 200),
                Wire('PDIF', 8400, (11400, 18600), 1200, False),
                Via('PDIF', 'METAL1', 4000, 18200, 200),
                Wire('PDIF', 3800, (11400, 18600), 800, False),
                Wire('PDIF', 3400, (11400, 14600), 800, False),
                Wire('NTIE', 1800, (17000, 18400), 1200, False),
                Via('NTIE', 'METAL1', 1800, 18200, 200),
            ],
            'vss': [
                Wire('METAL1', 8200, (1600, 3200), 600, False),
                Via('NDIF', 'METAL1', 8200, 1800, 200),
                Wire('NDIF', 8400, (1600, 4600), 800, False),
                Via('NDIF', 'METAL1', 8200, 4000, 200),
                Wire('NDIF', 3400, (3400, 4600), 400, False),
                Wire('NDIF', 3800, (1600, 4600), 800, False),
                Via('NDIF', 'METAL1', 4000, 1800, 200),
            ],
        },
        finalize=True,
    ),
    StdCell(
        name='buf_x8', width=16000, height=20000,
        nets={
            '_net0': [
                Wire('METAL1', 1600, (4200, 15800), 600, False),
                Via('PDIF', 'METAL1', 1600, 16000, 200),
                Via('POLY', 'METAL1', 1600, 8000, 200),
                Via('NDIF', 'METAL1', 1600, 4000, 200),
                Via('PDIF', 'METAL1', 1600, 12000, 200),
                Via('PDIF', 'METAL1', 1600, 14000, 200),
                Wire('NDIF', 1400, (1600, 4600), 800, False),
                Wire('POLY', (1200, 11600), 8000, 800, False),
                Wire('POLY', 7200, (5600, 10400), 400, False),
                Wire('POLY', 11600, (5600, 10400), 400, False),
                Wire('POLY', 9600, (5600, 10400), 400, False),
                Wire('POLY', 4800, (5600, 10400), 400, False),
                Device('nmos', 4800, 3100, 400, 3800, 'vertical', source_net='vss', drain_net='q'),
                Device('pmos', 4800, 15000, 400, 8000, 'vertical', source_net='vdd', drain_net='q'),
                Device('nmos', 9600, 3100, 400, 3800, 'vertical', source_net='vss', drain_net='q'),
                Device('pmos', 9600, 15000, 400, 8000, 'vertical', source_net='vdd', drain_net='q'),
                Device('nmos', 11600, 3100, 400, 3800, 'vertical', source_net='q', drain_net='vss'),
                Device('pmos', 11600, 15000, 400, 8000, 'vertical', source_net='q', drain_net='vdd'),
                Device('nmos', 7200, 3100, 400, 3800, 'vertical', source_net='q', drain_net='vss'),
                Device('pmos', 7200, 15000, 400, 8000, 'vertical', source_net='q', drain_net='vdd'),
                Wire('PDIF', 1400, (11400, 18600), 800, False),
            ],
            'i': [
                Wire('METAL1', 4000, (4200, 15800), 600, True),
                Wire('METAL1', (3400, 3800), 6000, 600, False),
                Via('POLY', 'METAL1', 3200, 10000, 200),
                Wire('METAL1', (3400, 3800), 10000, 600, False),
                Via('POLY', 'METAL1', 3200, 6000, 200),
                Device('nmos', 2400, 3100, 400, 3800, 'vertical', source_net='_net0', drain_net='vss'),
                Wire('POLY', 2400, (5200, 5600), 400, False),
                Wire('POLY', (2400, 3200), 5600, 400, False),
                Wire('POLY', 2400, (10400, 10800), 400, False),
                Wire('POLY', (2400, 3200), 10400, 400, False),
                Device('pmos', 2400, 15000, 400, 8000, 'vertical', source_net='_net0', drain_net='vdd'),
            ],
            'q': [
                Wire('METAL1', 6000, (4200, 15800), 600, True),
                Via('PDIF', 'METAL1', 6000, 16000, 200),
                Via('PDIF', 'METAL1', 6000, 14000, 200),
                Wire('METAL1', (6200, 10600), 8000, 600, False),
                Via('PDIF', 'METAL1', 6000, 12000, 200),
                Via('NDIF', 'METAL1', 6000, 4000, 200),
                Wire('NDIF', 6000, (1600, 4600), 1200, False),
                Wire('METAL1', 10800, (4200, 15800), 600, False),
                Via('NDIF', 'METAL1', 10800, 4000, 200),
                Via('PDIF', 'METAL1', 10800, 12000, 200),
                Via('PDIF', 'METAL1', 10800, 16000, 200),
                Via('PDIF', 'METAL1', 10800, 14000, 200),
                Wire('PDIF', 10800, (11400, 18600), 800, False),
                Wire('NDIF', 10800, (1600, 4600), 1200, False),
                Wire('PDIF', 6000, (11400, 18600), 1200, False),
            ],
            'vdd': [
                Wire('METAL1', 8400, (12200, 17800), 600, False),
                Via('PDIF', 'METAL1', 8400, 14000, 200),
                Via('PDIF', 'METAL1', 8400, 12000, 200),
                Via('PDIF', 'METAL1', 8400, 18400, 200),
                Via('PDIF', 'METAL1', 8400, 16000, 200),
                Wire('PDIF', 8400, (11400, 18600), 1200, False),
                Wire('METAL1', 14400, (11800, 13400), 600, False),
                Via('NTIE', 'METAL1', 14400, 13600, 200),
                Via('NTIE', 'METAL1', 14400, 11600, 200),
                Wire('METAL1', (13200, 14400), 13600, 600, False),
                Wire('NTIE', 14400, (11400, 13800), 1200, False),
                Wire('METAL1', 12600, (13600, 17800), 600, False),
                Via('PDIF', 'METAL1', 12600, 18400, 200),
                Via('PDIF', 'METAL1', 12600, 16000, 200),
                Wire('PDIF', 12800, (16000, 18600), 1200, False),
                Wire('PDIF', 3600, (11400, 18600), 1200, False),
                Via('PDIF', 'METAL1', 3600, 18400, 200),
            ],
            'vss': [
                Wire('METAL1', (13400, 14600), 6800, 600, False),
                Via('PTIE', 'METAL1', 14400, 6800, 200),
                Via('PTIE', 'METAL1', 13200, 6800, 200),
                Wire('METAL1', 13200, (2200, 6600), 600, False),
                Via('NDIF', 'METAL1', 13200, 4000, 200),
                Via('NDIF', 'METAL1', 13200, 1800, 200),
                Wire('NDIF', 13000, (1600, 4600), 1200, False),
                Wire('PTIE', (13200, 14400), 6800, 1200, False),
                Wire('METAL1', 8400, (2200, 3800), 600, False),
                Via('NDIF', 'METAL1', 8400, 1800, 200),
                Via('NDIF', 'METAL1', 8400, 4000, 200),
                Wire('NDIF', 8400, (1600, 4600), 1200, False),
                Wire('NDIF', 3600, (1600, 4600), 1200, False),
                Via('NDIF', 'METAL1', 3600, 1800, 200),
            ],
        },
        finalize=True,
    ),
    StdCell(
        name='inv_x1', width=6000, height=20000,
        nets={
            'i': [
                Wire('METAL1', 2000, (6200, 15800), 600, True),
                Via('POLY', 'METAL1', 2400, 8000, 200),
                Wire('POLY', 3000, (5600, 10400), 400, False),
                Device('nmos', 3000, 4000, 400, 2000, 'vertical', source_net='vss', drain_net='nq'),
                Device('pmos', 3000, 13000, 400, 4000, 'vertical', source_net='vdd', drain_net='nq'),
            ],
            'nq': [
                Wire('METAL1', 4000, (4200, 15800), 600, True),
                Via('NDIF', 'METAL1', 4000, 4000, 200),
                Via('PDIF', 'METAL1', 4000, 12000, 200),
                Via('PDIF', 'METAL1', 4000, 14000, 200),
                Wire('PDIF', 4000, (11400, 14600), 1200, False),
                Wire('NDIF', 4000, (3400, 4600), 1200, False),
            ],
            'vdd': [
                Wire('PDIF', 2000, (11400, 18800), 1000, False),
                Via('PDIF', 'METAL1', 2000, 18800, 200),
                Via('NTIE', 'METAL1', 4000, 18200, 200),
                Wire('NTIE', 4000, (16800, 18600), 1200, False),
            ],
            'vss': [
                Wire('METAL1', 2000, (2400, 4000), 600, False),
                Via('NDIF', 'METAL1', 2000, 4000, 200),
                Wire('NDIF', 2000, (3400, 4600), 1000, False),
                Via('PTIE', 'METAL1', 4000, 1400, 200),
                Via('PTIE', 'METAL1', 2000, 1400, 200),
            ],
        },
        finalize=True,
    ),
    StdCell(
        name='inv_x1m2', width=8000, height=20000,
        nets={
            'i': [
                Wire('METAL1', 4000, (10200, 15800), 600, True),
                Via('POLY', 'METAL1', 4400, 10000, 200),
                Wire('POLY', 5000, (7600, 10400), 400, False),
                Device('nmos', 5000, 6000, 400, 2000, 'vertical', source_net='vss', drain_net='nq'),
                Device('pmos', 5000, 13000, 400, 4000, 'vertical', source_net='vdd', drain_net='nq'),
            ],
            'i2': [
                Wire('METAL1', 4000, (4200, 7800), 600, True),
                Via('POLY', 'METAL1', 3600, 8000, 200),
                Wire('POLY', 3000, (7600, 10400), 400, False),
                Device('nmos', 3000, 6000, 400, 2000, 'vertical', source_net='nq2', drain_net='vss'),
                Device('pmos', 3000, 13000, 400, 4000, 'vertical', source_net='nq2', drain_net='vdd'),
            ],
            'nq': [
                Wire('METAL1', 6000, (4200, 15800), 600, True),
                Via('NDIF', 'METAL1', 6000, 6000, 200),
                Via('PDIF', 'METAL1', 6000, 12000, 200),
                Via('PDIF', 'METAL1', 6000, 14000, 200),
                Wire('PDIF', 6000, (11400, 14600), 1200, False),
                Wire('NDIF', 6000, (5400, 6600), 1200, False),
            ],
            'nq2': [
                Wire('METAL1', 2000, (4200, 15800), 600, True),
                Via('NDIF', 'METAL1', 2000, 6000, 200),
                Via('PDIF', 'METAL1', 2000, 12000, 200),
                Via('PDIF', 'METAL1', 2000, 14000, 200),
                Wire('PDIF', 2000, (11400, 14600), 1200, False),
                Wire('NDIF', 2000, (5400, 6600), 1200, False),
            ],
            'vdd': [
                Via('NTIE', 'METAL1', 2000, 18600, 200),
                Wire('PDIF', 4000, (11400, 18600), 1000, False),
                Via('PDIF', 'METAL1', 4000, 18600, 200),
                Via('NTIE', 'METAL1', 6000, 18600, 200),
            ],
            'vss': [
                Via('PTIE', 'METAL1', 2000, 1400, 200),
                Via('NDIF', 'METAL1', 4000, 1400, 200),
                Wire('NDIF', 4000, (1400, 4600), 1000, False),
                Via('PTIE', 'METAL1', 6000, 1400, 200),
            ],
        },
        finalize=True,
    ),
    StdCell(
        name='inv_x2', width=6000, height=20000,
        nets={
            'i': [
                Wire('METAL1', 2000, (6200, 13800), 600, True),
                Via('POLY', 'METAL1', 2000, 8000, 200),
                Wire('POLY', 2600, (7600, 8400), 600, False),
                Wire('POLY', 3000, (7600, 10400), 400, False),
                Device('nmos', 3000, 5000, 400, 4000, 'vertical', source_net='vss', drain_net='nq'),
                Device('pmos', 3000, 14000, 400, 6000, 'vertical', source_net='vdd', drain_net='nq'),
            ],
            'nq': [
                Wire('METAL1', 4000, (4200, 15800), 600, True),
                Via('NDIF', 'METAL1', 4000, 4000, 200),
                Via('PDIF', 'METAL1', 4000, 12000, 200),
                Via('PDIF', 'METAL1', 4000, 16000, 200),
                Via('NDIF', 'METAL1', 4000, 6000, 200),
                Via('PDIF', 'METAL1', 4000, 14000, 200),
                Wire('PDIF', 4000, (11400, 16600), 1200, False),
                Wire('NDIF', 4000, (3400, 6600), 1200, False),
            ],
            'vdd': [
                Wire('METAL1', 2000, (16000, 17400), 800, False),
                Via('PDIF', 'METAL1', 2000, 16000, 200),
                Wire('PDIF', 1600, (11400, 16600), 800, False),
            ],
            'vss': [
                Wire('METAL1', 2000, (2200, 4000), 800, False),
                Via('NDIF', 'METAL1', 2000, 4000, 200),
                Wire('NDIF', 1600, (3400, 6600), 800, False),
            ],
        },
        finalize=True,
    ),
    StdCell(
        name='inv_x4', width=8000, height=20000,
        nets={
            'i': [
                Wire('METAL1', 2000, (4200, 15800), 600, True),
                Via('POLY', 'METAL1', 2400, 8000, 200),
                Wire('POLY', 3000, (5600, 10400), 400, False),
                Device('nmos', 3000, 3100, 400, 3800, 'vertical', source_net='vss', drain_net='nq'),
                Wire('POLY', (3000, 5000), 8000, 800, False),
                Device('pmos', 3000, 15000, 400, 8000, 'vertical', source_net='vdd', drain_net='nq'),
                Wire('POLY', 5000, (5600, 12800), 400, False),
                Device('nmos', 5000, 3100, 400, 3800, 'vertical', source_net='nq', drain_net='vss'),
                Device('pmos', 5000, 15000, 400, 8000, 'vertical', source_net='nq', drain_net='vdd'),
            ],
            'nq': [
                Wire('METAL1', 4000, (4200, 15800), 600, True),
                Via('NDIF', 'METAL1', 4000, 4000, 200),
                Via('PDIF', 'METAL1', 4000, 14000, 200),
                Via('PDIF', 'METAL1', 4000, 16000, 200),
                Via('PDIF', 'METAL1', 4000, 12000, 200),
                Wire('PDIF', 4000, (11400, 18600), 1200, False),
                Wire('NDIF', 4000, (1600, 4600), 1200, False),
            ],
            'vdd': [
                Wire('METAL1', 6000, (12200, 17800), 600, False),
                Via('PDIF', 'METAL1', 6000, 16000, 200),
                Via('PDIF', 'METAL1', 6000, 18400, 200),
                Via('PDIF', 'METAL1', 6000, 14000, 200),
                Via('PDIF', 'METAL1', 6000, 12000, 200),
                Wire('PDIF', 6000, (11400, 18600), 1200, False),
                Via('PDIF', 'METAL1', 2000, 18400, 200),
                Wire('PDIF', 2000, (11400, 18600), 1200, False),
            ],
            'vss': [
                Wire('METAL1', 6000, (2200, 3800), 600, False),
                Via('NDIF', 'METAL1', 6000, 1800, 200),
                Via('NDIF', 'METAL1', 6000, 4000, 200),
                Wire('NDIF', 6000, (1600, 4600), 1200, False),
                Wire('NDIF', 2000, (1600, 4600), 1200, False),
                Via('NDIF', 'METAL1', 2000, 1800, 200),
            ],
        },
        finalize=True,
    ),
    StdCell(
        name='inv_x4m2', width=12000, height=20000,
        nets={
            'i': [
                Wire('METAL1', 2000, (4200, 15800), 600, True),
                Via('POLY', 'METAL1', 2400, 9000, 200),
                Wire('POLY', 3000, (5600, 10400), 400, False),
                Device('nmos', 3000, 5000, 400, 3800, 'vertical', source_net='vss', drain_net='nq'),
                Wire('POLY', (3000, 5000), 9000, 800, False),
                Device('pmos', 3000, 15000, 400, 8000, 'vertical', source_net='vdd', drain_net='nq'),
                Wire('POLY', 5000, (5600, 12800), 400, False),
                Device('nmos', 5000, 5000, 400, 3800, 'vertical', source_net='nq', drain_net='vss'),
                Device('pmos', 5000, 15000, 400, 8000, 'vertical', source_net='nq', drain_net='vdd'),
            ],
            'i2': [
                Wire('METAL1', 10000, (4200, 15800), 600, True),
                Via('POLY', 'METAL1', 9600, 9000, 200),
                Wire('POLY', 9000, (5600, 10400), 400, False),
                Device('nmos', 9000, 5000, 400, 3800, 'vertical', source_net='nq2', drain_net='vss'),
                Wire('POLY', (7000, 9000), 9000, 800, False),
                Device('pmos', 9000, 15000, 400, 8000, 'vertical', source_net='nq2', drain_net='vdd'),
                Wire('POLY', 7000, (5600, 12800), 400, False),
                Device('nmos', 7000, 5000, 400, 3800, 'vertical', source_net='vss', drain_net='nq2'),
                Device('pmos', 7000, 15000, 400, 8000, 'vertical', source_net='vdd', drain_net='nq2'),
            ],
            'nq': [
                Wire('METAL1', 4000, (4200, 15800), 600, True),
                Via('NDIF', 'METAL1', 4000, 4000, 200),
                Via('NDIF', 'METAL1', 4000, 6000, 200),
                Via('PDIF', 'METAL1', 4000, 14000, 200),
                Via('PDIF', 'METAL1', 4000, 16000, 200),
                Via('PDIF', 'METAL1', 4000, 12000, 200),
                Wire('PDIF', 4000, (11400, 18600), 1200, False),
                Wire('NDIF', 4000, (3500, 6500), 1200, False),
            ],
            'nq2': [
                Wire('METAL1', 8000, (4200, 15800), 600, True),
                Via('NDIF', 'METAL1', 8000, 4000, 200),
                Via('NDIF', 'METAL1', 8000, 6000, 200),
                Via('PDIF', 'METAL1', 8000, 14000, 200),
                Via('PDIF', 'METAL1', 8000, 16000, 200),
                Via('PDIF', 'METAL1', 8000, 12000, 200),
                Wire('PDIF', 8000, (11400, 18600), 1200, False),
                Wire('NDIF', 8000, (3500, 6500), 1200, False),
            ],
            'vdd': [
                Wire('METAL1', 6000, (12200, 17800), 600, False),
                Via('PDIF', 'METAL1', 6000, 16000, 200),
                Via('PDIF', 'METAL1', 6000, 18400, 200),
                Via('PDIF', 'METAL1', 6000, 14000, 200),
                Via('PDIF', 'METAL1', 6000, 12000, 200),
                Wire('PDIF', 6000, (11400, 18600), 1200, False),
                Via('PDIF', 'METAL1', 2000, 18400, 200),
                Wire('PDIF', 2000, (11400, 18600), 1200, False),
                Via('PDIF', 'METAL1', 10000, 18400, 200),
                Wire('PDIF', 10000, (11400, 18600), 1200, False),
            ],
            'vss': [
                Wire('METAL1', 6000, (2200, 5800), 600, False),
                Via('NDIF', 'METAL1', 6000, 1400, 200),
                Via('NDIF', 'METAL1', 6000, 4000, 200),
                Via('NDIF', 'METAL1', 6000, 6000, 200),
                Wire('NDIF', 2000, (1400, 6500), 1000, False),
                Via('NDIF', 'METAL1', 2000, 1400, 200),
                Via('PTIE', 'METAL1', 4000, 1400, 200),
                Wire('NDIF', 6000, (1400, 6500), 1000, False),
                Via('PTIE', 'METAL1', 8000, 1400, 200),
                Wire('NDIF', 10000, (1400, 6500), 1000, False),
                Via('NDIF', 'METAL1', 10000, 1400, 200),
            ],
        },
        finalize=True,
    ),
    StdCell(
        name='inv_x8', width=14000, height=20000,
        nets={
            'i': [
                Wire('METAL1', 2000, (4200, 15800), 600, True),
                Via('POLY', 'METAL1', 2000, 8000, 200),
                Wire('POLY', 2600, (7600, 8400), 600, False),
                Wire('POLY', 2800, (5600, 10400), 400, False),
                Device('pmos', 2800, 15000, 400, 8000, 'vertical', source_net='vdd', drain_net='nq'),
                Wire('POLY', (3000, 9800), 6000, 800, False),
                Device('nmos', 2800, 3100, 400, 3800, 'vertical', source_net='vss', drain_net='nq'),
                Wire('POLY', 9800, (5600, 10400), 400, False),
                Wire('POLY', 5200, (5600, 10400), 400, False),
                Wire('POLY', 7600, (5600, 10400), 400, False),
                Device('pmos', 7600, 15000, 400, 8000, 'vertical', source_net='vdd', drain_net='nq'),
                Device('nmos', 7600, 3100, 400, 3800, 'vertical', source_net='vss', drain_net='nq'),
                Device('pmos', 5200, 15000, 400, 8000, 'vertical', source_net='nq', drain_net='vdd'),
                Device('nmos', 5200, 3100, 400, 3800, 'vertical', source_net='nq', drain_net='vss'),
                Device('nmos', 9800, 3100, 400, 3800, 'vertical', source_net='nq', drain_net='vss'),
                Device('pmos', 9800, 15000, 400, 8000, 'vertical', source_net='nq', drain_net='vdd'),
            ],
            'nq': [
                Wire('METAL1', 4000, (4200, 15800), 600, True),
                Wire('METAL1', (4200, 8600), 8000, 600, False),
                Via('PDIF', 'METAL1', 4000, 14000, 200),
                Via('NDIF', 'METAL1', 4000, 4000, 200),
                Via('PDIF', 'METAL1', 4000, 16000, 200),
                Via('PDIF', 'METAL1', 4000, 12000, 200),
                Wire('NDIF', 4000, (1600, 4600), 1200, False),
                Wire('PDIF', 4000, (11400, 18600), 1200, False),
                Wire('METAL1', 8800, (4200, 15800), 600, False),
                Via('PDIF', 'METAL1', 8800, 16000, 200),
                Via('NDIF', 'METAL1', 8800, 4000, 200),
                Via('PDIF', 'METAL1', 8800, 14000, 200),
                Via('PDIF', 'METAL1', 8800, 12000, 200),
                Wire('NDIF', 8800, (1600, 4600), 1200, False),
                Wire('PDIF', 8800, (11400, 18600), 1200, False),
            ],
            'vdd': [
                Wire('METAL1', 11200, (13800, 17800), 600, False),
                Wire('METAL1', (11400, 12400), 13600, 600, False),
                Via('PDIF', 'METAL1', 11200, 18400, 200),
                Via('PDIF', 'METAL1', 11200, 16000, 200),
                Wire('PDIF', 11200, (15800, 18600), 1200, False),
                Wire('METAL1', 12400, (11800, 13400), 600, False),
                Via('NTIE', 'METAL1', 12400, 13600, 200),
                Via('NTIE', 'METAL1', 12400, 11600, 200),
                Wire('NTIE', 12400, (11000, 14200), 1200, False),
                Wire('METAL1', 6400, (12200, 17800), 600, False),
                Via('PDIF', 'METAL1', 6400, 12000, 200),
                Via('PDIF', 'METAL1', 6400, 18400, 200),
                Via('PDIF', 'METAL1', 6400, 16000, 200),
                Via('PDIF', 'METAL1', 6400, 14000, 200),
                Wire('PDIF', 6400, (11400, 18600), 1200, False),
                Wire('PDIF', 1600, (11400, 18600), 800, False),
                Via('PDIF', 'METAL1', 1800, 18400, 200),
            ],
            'vss': [
                Wire('METAL1', 6400, (2200, 3800), 600, False),
                Via('NDIF', 'METAL1', 6400, 1800, 200),
                Via('NDIF', 'METAL1', 6400, 4000, 200),
                Wire('NDIF', 6400, (1600, 4600), 1200, False),
                Wire('METAL1', 11200, (2200, 6600), 600, False),
                Via('NDIF', 'METAL1', 11200, 4000, 200),
                Wire('METAL1', (11200, 12400), 6800, 600, False),
                Via('NDIF', 'METAL1', 11200, 1800, 200),
                Via('PTIE', 'METAL1', 11200, 6800, 200),
                Via('PTIE', 'METAL1', 12400, 6800, 200),
                Wire('PTIE', (10600, 12000), 6800, 1200, False),
                Wire('NDIF', 11200, (1600, 4600), 1200, False),
                Wire('NDIF', 1600, (1600, 4600), 800, False),
                Via('NDIF', 'METAL1', 1800, 1800, 200),
            ],
        },
        finalize=True,
    ),
    StdCell(
        name='mx2_x2', width=18000, height=20000,
        nets={
            '_net1': [
                Wire('METAL1', 8000, (6200, 15800), 600, False),
                Via('NDIF', 'METAL1', 8000, 6000, 200),
                Via('PDIF', 'METAL1', 8000, 16000, 200),
                Via('POLY', 'METAL1', 8000, 9600, 200),
                Via('PDIF', 'METAL1', 8000, 14000, 200),
                Wire('POLY', (7800, 15200), 9200, 400, False),
                Wire('POLY', 15200, (5600, 10400), 400, False),
                Device('pmos', 15200, 15000, 400, 8000, 'vertical', source_net='vdd', drain_net='q'),
                Device('nmos', 15200, 3100, 400, 3800, 'vertical', source_net='vss', drain_net='q'),
                Wire('PDIF', 8000, (13400, 16600), 800, False),
                Wire('NDIF', 8000, (1600, 6200), 800, False),
                Wire('NDIF', 8000, (1600, 2600), 2000, False),
            ],
            '_net3': [
                Wire('PDIF', 6000, (13400, 16600), 400, False),
            ],
            '_net4': [
                Wire('PDIF', 10000, (13400, 16600), 400, False),
            ],
            '_net5': [
                Wire('METAL1', 1400, (4200, 15800), 600, False),
                Via('NDIF', 'METAL1', 1600, 4400, 200),
                Via('PDIF', 'METAL1', 1600, 14000, 200),
                Via('PDIF', 'METAL1', 1600, 16000, 200),
                Wire('METAL1', (1400, 9800), 4000, 600, False),
                Via('POLY', 'METAL1', 6400, 4000, 200),
                Wire('METAL1', 10000, (4200, 10600), 600, False),
                Via('POLY', 'METAL1', 10000, 10800, 200),
                Wire('POLY', 9400, (10600, 12200), 400, False),
                Wire('POLY', (8800, 9200), 12200, 400, False),
                Wire('POLY', 8800, (12200, 12600), 400, False),
                Device('pmos', 8800, 15000, 400, 4000, 'vertical', source_net='_net1', drain_net='_net4'),
                Wire('POLY', 6600, (3200, 3800), 400, False),
                Device('nmos', 6600, 2100, 400, 1800, 'vertical', source_net='_net2', drain_net='_net1'),
                Wire('PDIF', 1400, (13400, 16600), 800, False),
                Wire('NDIF', 1600, (1600, 4000), 800, False),
            ],
            'cmd': [
                Wire('METAL1', 6000, (6200, 15800), 600, True),
                Via('POLY', 'METAL1', 6000, 8000, 200),
                Wire('POLY', 6400, (8000, 12200), 400, False),
                Wire('POLY', (2800, 9600), 8000, 400, False),
                Wire('POLY', 2800, (5200, 12400), 400, False),
                Wire('POLY', 9600, (3600, 8000), 400, False),
                Device('nmos', 9600, 2100, 400, 1800, 'vertical', source_net='_net1', drain_net='_net0'),
                Device('pmos', 2800, 15000, 400, 4000, 'vertical', source_net='_net5', drain_net='vdd'),
                Wire('POLY', (2800, 3000), 4800, 400, False),
                Wire('POLY', 3000, (3200, 4800), 400, False),
                Device('nmos', 3000, 2100, 400, 1800, 'vertical', source_net='_net5', drain_net='vss'),
                Wire('POLY', (6600, 7200), 12200, 400, False),
                Wire('POLY', 7200, (12200, 12600), 400, False),
                Device('pmos', 7200, 15000, 400, 4000, 'vertical', source_net='_net3', drain_net='_net1'),
            ],
            'i0': [
                Wire('METAL1', 4000, (6200, 13800), 600, True),
                Via('POLY', 'METAL1', 4000, 12000, 200),
                Via('POLY', 'METAL1', 4000, 6000, 200),
                Wire('POLY', 4800, (3400, 5600), 400, False),
                Wire('POLY', (3800, 4800), 5600, 400, False),
                Device('nmos', 4800, 2100, 400, 1800, 'vertical', source_net='vss', drain_net='_net2'),
                Wire('POLY', 4800, (12600, 13000), 400, False),
                Device('pmos', 4800, 15000, 400, 4000, 'vertical', source_net='vdd', drain_net='_net3'),
                Wire('POLY', (3800, 4800), 12400, 400, False),
            ],
            'i1': [
                Wire('METAL1', 12000, (4200, 15800), 600, True),
                Via('POLY', 'METAL1', 12000, 6000, 200),
                Via('POLY', 'METAL1', 12000, 12000, 200),
                Wire('POLY', (11200, 12200), 12400, 400, False),
                Device('pmos', 11200, 15000, 400, 4000, 'vertical', source_net='_net4', drain_net='vdd'),
                Wire('POLY', 11200, (12400, 12800), 400, False),
                Wire('POLY', (11400, 12200), 5800, 400, False),
                Wire('POLY', 11400, (3600, 5600), 400, False),
                Device('nmos', 11400, 2100, 400, 1800, 'vertical', source_net='_net0', drain_net='vss'),
            ],
            'q': [
                Wire('METAL1', 16000, (4200, 16000), 600, True),
                Via('NDIF', 'METAL1', 16000, 4000, 200),
                Via('PDIF', 'METAL1', 16000, 12000, 200),
                Via('PDIF', 'METAL1', 16000, 14000, 200),
                Via('PDIF', 'METAL1', 16000, 16000, 200),
                Wire('PDIF', 16400, (11400, 18600), 800, False),
                Wire('NDIF', 16400, (1600, 4600), 800, False),
            ],
            'vdd': [
                Wire('METAL1', 14000, (12200, 17800), 600, False),
                Via('PDIF', 'METAL1', 14000, 16000, 200),
                Via('PDIF', 'METAL1', 14000, 12000, 200),
                Via('PDIF', 'METAL1', 14000, 14000, 200),
                Via('PDIF', 'METAL1', 14000, 18200, 200),
                Wire('PDIF', 13600, (13400, 18600), 1200, False),
                Wire('PDIF', 14000, (11400, 13000), 1200, False),
                Wire('PDIF', 12600, (13400, 18600), 800, False),
                Wire('METAL1', 4000, (16000, 18000), 800, False),
                Via('PDIF', 'METAL1', 4000, 16000, 200),
                Wire('PDIF', 3600, (13400, 16600), 600, False),
            ],
            'vss': [
                Wire('METAL1', 14000, (2200, 3800), 600, False),
                Via('NDIF', 'METAL1', 14000, 1800, 200),
                Via('NDIF', 'METAL1', 14000, 4000, 200),
                Wire('NDIF', 13000, (1600, 2600), 1200, False),
                Wire('NDIF', 13800, (1600, 4600), 800, False),
                Wire('NDIF', 4000, (1600, 2600), 800, False),
                Via('NDIF', 'METAL1', 4000, 1800, 200),
            ],
        },
        finalize=True,
    ),
    StdCell(
        name='mx2_x4', width=20000, height=20000,
        nets={
            '_net1': [
                Wire('METAL1', 8000, (6200, 15800), 600, False),
                Via('NDIF', 'METAL1', 8000, 6000, 200),
                Via('POLY', 'METAL1', 8000, 9600, 200),
                Via('PDIF', 'METAL1', 8000, 14000, 200),
                Via('PDIF', 'METAL1', 8000, 16000, 200),
                Wire('PDIF', 8000, (13400, 16600), 2000, False),
                Wire('POLY', (7800, 17000), 9200, 400, False),
                Wire('POLY', 17000, (5600, 10400), 400, False),
                Wire('POLY', 15200, (5600, 10400), 400, False),
                Device('pmos', 15200, 15000, 400, 8000, 'vertical', source_net='vdd', drain_net='q'),
                Device('nmos', 15200, 3100, 400, 3800, 'vertical', source_net='vss', drain_net='q'),
                Device('pmos', 17000, 15000, 400, 8000, 'vertical', source_net='q', drain_net='vdd'),
                Device('nmos', 17000, 3100, 400, 3800, 'vertical', source_net='q', drain_net='vss'),
                Wire('NDIF', 8000, (1600, 6200), 600, False),
                Wire('NDIF', 8000, (1600, 2600), 2000, False),
            ],
            '_net4': [
                Wire('METAL1', 10000, (4200, 10600), 600, False),
                Wire('METAL1', (1600, 9800), 4000, 600, False),
                Via('POLY', 'METAL1', 10000, 10800, 200),
                Wire('POLY', 9400, (10600, 12400), 400, False),
                Device('pmos', 9400, 15000, 400, 4000, 'vertical', source_net='_net1', drain_net='_net0'),
                Wire('METAL1', 1600, (4200, 15800), 600, False),
                Via('POLY', 'METAL1', 6400, 4000, 200),
                Via('NDIF', 'METAL1', 1400, 4600, 200),
                Wire('NDIF', 1400, (1600, 4200), 800, False),
                Wire('POLY', 6600, (3200, 3600), 400, False),
                Device('nmos', 6600, 2100, 400, 1800, 'vertical', source_net='_net2', drain_net='_net1'),
                Via('PDIF', 'METAL1', 1800, 14000, 200),
                Via('PDIF', 'METAL1', 1800, 16000, 200),
                Wire('PDIF', 1400, (13400, 16600), 800, False),
            ],
            'cmd': [
                Wire('METAL1', 6000, (6200, 15800), 600, True),
                Via('POLY', 'METAL1', 6000, 8000, 200),
                Wire('POLY', (2800, 9400), 8000, 400, False),
                Wire('POLY', 6600, (8000, 12400), 400, False),
                Device('pmos', 6600, 15000, 400, 4000, 'vertical', source_net='_net5', drain_net='_net1'),
                Wire('POLY', 9400, (3600, 8000), 400, False),
                Wire('POLY', 2800, (3400, 12400), 400, False),
                Device('pmos', 2800, 15000, 400, 4000, 'vertical', source_net='_net4', drain_net='vdd'),
                Device('nmos', 2800, 2100, 400, 1800, 'vertical', source_net='_net4', drain_net='vss'),
                Device('nmos', 9400, 2100, 400, 1800, 'vertical', source_net='_net1', drain_net='_net3'),
            ],
            'i0': [
                Wire('METAL1', 4000, (6200, 13800), 600, True),
                Via('POLY', 'METAL1', 4000, 6000, 200),
                Via('POLY', 'METAL1', 4000, 12000, 200),
                Wire('POLY', 4800, (12400, 13000), 400, False),
                Wire('POLY', (3800, 4800), 12400, 400, False),
                Device('pmos', 4800, 15000, 400, 4000, 'vertical', source_net='vdd', drain_net='_net5'),
                Wire('POLY', 4800, (3200, 5600), 400, False),
                Wire('POLY', (3800, 4800), 5600, 400, False),
                Device('nmos', 4800, 2100, 400, 1800, 'vertical', source_net='vss', drain_net='_net2'),
            ],
            'i1': [
                Wire('METAL1', 12000, (4200, 15800), 600, True),
                Via('POLY', 'METAL1', 12000, 6000, 200),
                Via('POLY', 'METAL1', 12000, 12000, 200),
                Wire('POLY', (11200, 12200), 12400, 400, False),
                Wire('POLY', 11200, (12400, 13000), 400, False),
                Device('pmos', 11200, 15000, 400, 4000, 'vertical', source_net='_net0', drain_net='vdd'),
                Wire('POLY', (11200, 12200), 5600, 400, False),
                Wire('POLY', 11200, (3600, 5600), 400, False),
                Device('nmos', 11200, 2100, 400, 1800, 'vertical', source_net='_net3', drain_net='vss'),
            ],
            'q': [
                Wire('METAL1', 16000, (4200, 15800), 600, True),
                Via('PDIF', 'METAL1', 16000, 14000, 200),
                Via('PDIF', 'METAL1', 16000, 12000, 200),
                Via('NDIF', 'METAL1', 16000, 4000, 200),
                Via('PDIF', 'METAL1', 16000, 16000, 200),
                Wire('NDIF', 16400, (1600, 4600), 800, False),
                Wire('PDIF', 16400, (11400, 18600), 800, False),
            ],
            'vdd': [
                Wire('METAL1', 17800, (12200, 17800), 600, False),
                Via('PDIF', 'METAL1', 17800, 14000, 200),
                Via('PDIF', 'METAL1', 17800, 16000, 200),
                Via('PDIF', 'METAL1', 17800, 12000, 200),
                Via('PDIF', 'METAL1', 17800, 18200, 200),
                Wire('PDIF', 18400, (11400, 18600), 800, False),
                Wire('METAL1', 4000, (16000, 17600), 800, False),
                Via('PDIF', 'METAL1', 4000, 16000, 200),
                Wire('PDIF', 3600, (13400, 16600), 1200, False),
                Wire('METAL1', 14000, (12200, 17800), 600, False),
                Via('PDIF', 'METAL1', 14000, 16000, 200),
                Via('PDIF', 'METAL1', 14000, 18200, 200),
                Via('PDIF', 'METAL1', 14000, 12000, 200),
                Via('PDIF', 'METAL1', 14000, 14000, 200),
                Wire('PDIF', 13400, (13400, 18600), 1600, False),
                Wire('PDIF', 12400, (13400, 16600), 400, False),
                Wire('PDIF', 14000, (11400, 13000), 1200, False),
            ],
            'vss': [
                Wire('METAL1', 17800, (2200, 3800), 600, False),
                Via('NDIF', 'METAL1', 17800, 4000, 200),
                Via('NDIF', 'METAL1', 17800, 2000, 200),
                Wire('NDIF', 18400, (1600, 4600), 800, False),
                Wire('METAL1', 14000, (2200, 3800), 600, False),
                Via('NDIF', 'METAL1', 14000, 2000, 200),
                Via('NDIF', 'METAL1', 14000, 4000, 200),
                Wire('NDIF', 13400, (1600, 4600), 1600, False),
                Wire('NDIF', 12400, (1600, 2600), 400, False),
                Wire('NDIF', 3600, (1600, 2600), 1200, False),
                Via('NDIF', 'METAL1', 3800, 1800, 200),
            ],
        },
        finalize=True,
    ),
    StdCell(
        name='mx3_x2', width=26000, height=20000,
        nets={
            '_net0': [
                Wire('METAL1', (5200, 13000), 16000, 600, False),
                Via('PDIF', 'METAL1', 13200, 16000, 200),
                Via('PDIF', 'METAL1', 5000, 16000, 200),
                Wire('PDIF', 4800, (15400, 18600), 800, False),
                Wire('PDIF', 13200, (15400, 18600), 800, False),
            ],
            '_net1': [
                Wire('METAL1', (4600, 12800), 4000, 600, False),
                Via('NDIF', 'METAL1', 4400, 4000, 200),
                Via('NDIF', 'METAL1', 13000, 4000, 200),
                Wire('NDIF', 13200, (2600, 4200), 800, False),
                Wire('NDIF', 4400, (2600, 3800), 1200, False),
            ],
            '_net3': [
                Wire('METAL1', (4600, 7000), 6000, 600, False),
                Via('NDIF', 'METAL1', 4400, 6400, 200),
                Via('POLY', 'METAL1', 7200, 6000, 200),
                Wire('POLY', 7600, (5200, 6000), 400, False),
                Wire('POLY', (6800, 7600), 6000, 800, False),
                Device('nmos', 7600, 3400, 400, 2400, 'vertical', source_net='_net9', drain_net='_net5'),
                Wire('NDIF', 4400, (6200, 7000), 1200, False),
                Wire('METAL1', 4200, (6600, 11800), 600, False),
                Wire('METAL1', (4600, 9800), 12000, 600, False),
                Via('PDIF', 'METAL1', 4400, 12000, 200),
                Wire('PDIF', 4400, (11400, 13400), 800, False),
                Via('POLY', 'METAL1', 10000, 12000, 200),
                Wire('POLY', 10600, (11800, 14400), 400, False),
                Device('pmos', 10600, 17000, 400, 4000, 'vertical', source_net='_net5', drain_net='_net6'),
            ],
            '_net4': [
                Wire('METAL1', (13800, 19800), 6000, 600, False),
                Via('POLY', 'METAL1', 16800, 6000, 200),
                Via('POLY', 'METAL1', 13600, 6000, 200),
                Wire('METAL1', 20000, (6200, 11800), 600, False),
                Via('NDIF', 'METAL1', 19600, 6400, 200),
                Wire('NDIF', 19600, (6200, 6600), 1200, False),
                Via('PDIF', 'METAL1', 19600, 12000, 200),
                Wire('PDIF', 19600, (11400, 13400), 1200, False),
                Wire('POLY', 14000, (5800, 14000), 400, False),
                Wire('POLY', (13400, 13600), 6000, 400, False),
                Wire('POLY', (14000, 14400), 14200, 400, False),
                Wire('POLY', 14400, (14200, 14600), 400, False),
                Device('pmos', 14400, 17000, 400, 4000, 'vertical', source_net='_net0', drain_net='vdd'),
                Wire('POLY', 16400, (4400, 6200), 400, False),
                Device('nmos', 16400, 2600, 400, 2400, 'vertical', source_net='vss', drain_net='_net7'),
            ],
            '_net5': [
                Wire('METAL1', 11200, (6200, 7800), 600, False),
                Wire('METAL1', (11400, 11800), 8000, 600, False),
                Wire('METAL1', (9400, 11000), 6000, 600, False),
                Via('NDIF', 'METAL1', 9000, 6000, 200),
                Wire('NDIF', 9000, (2600, 6000), 800, False),
                Wire('METAL1', 12000, (8200, 13800), 600, False),
                Wire('METAL1', (9400, 21800), 14000, 600, False),
                Wire('METAL1', 22000, (4200, 13800), 600, False),
                Via('PDIF', 'METAL1', 9200, 14000, 200),
                Wire('METAL1', 19600, (14200, 15800), 600, False),
                Via('PDIF', 'METAL1', 19600, 16000, 200),
                Wire('PDIF', 19600, (15400, 18600), 1200, False),
                Wire('PDIF', 9200, (14200, 18600), 1200, False),
                Via('POLY', 'METAL1', 22000, 8000, 200),
                Wire('METAL1', (19800, 22000), 4000, 600, False),
                Via('NDIF', 'METAL1', 19800, 4000, 200),
                Wire('NDIF', 19600, (1800, 4000), 800, False),
                Wire('POLY', (22000, 23200), 8000, 400, False),
                Wire('POLY', 23200, (7600, 10400), 400, False),
                Device('pmos', 23200, 15000, 400, 8000, 'vertical', source_net='vdd', drain_net='q'),
                Device('nmos', 23200, 5000, 400, 4000, 'vertical', source_net='vss', drain_net='q'),
            ],
            '_net8': [
                Wire('PDIF', 6800, (15400, 18600), 800, False),
            ],
            '_net9': [
                Wire('NDIF', 6800, (2600, 4200), 800, False),
            ],
            'cmd0': [
                Wire('METAL1', 14000, (8200, 11800), 600, True),
                Wire('METAL1', (14200, 15400), 10000, 600, False),
                Via('POLY', 'METAL1', 16000, 10000, 200),
                Wire('POLY', 16000, (7600, 14000), 400, False),
                Wire('POLY', (16000, 20400), 10000, 400, False),
                Wire('POLY', 20400, (7600, 10400), 400, False),
                Device('pmos', 20400, 12400, 400, 2800, 'vertical', source_net='_net4', drain_net='vdd'),
                Device('nmos', 20400, 6400, 400, 1200, 'vertical', source_net='_net4', drain_net='vss'),
                Wire('POLY', (16000, 16600), 14200, 400, False),
                Wire('POLY', (15200, 16000), 7600, 400, False),
                Wire('POLY', 15200, (4800, 7600), 400, False),
                Wire('POLY', (14600, 15200), 4600, 400, False),
                Wire('POLY', 14600, (4000, 4600), 400, False),
                Device('nmos', 14600, 2600, 400, 2400, 'vertical', source_net='_net1', drain_net='vss'),
                Wire('POLY', 16600, (14200, 14800), 400, False),
                Device('pmos', 16600, 17000, 400, 4000, 'vertical', source_net='vdd', drain_net='_net2'),
            ],
            'cmd1': [
                Wire('METAL1', 2000, (6200, 14000), 600, True),
                Wire('METAL1', (2200, 7000), 14000, 600, False),
                Via('POLY', 'METAL1', 2000, 10000, 200),
                Wire('POLY', (2000, 3200), 10000, 800, False),
                Wire('POLY', 3600, (8000, 10400), 400, False),
                Device('pmos', 3600, 12400, 400, 2800, 'vertical', source_net='vdd', drain_net='_net3'),
                Device('nmos', 3600, 6600, 400, 1600, 'vertical', source_net='vss', drain_net='_net3'),
                Via('POLY', 'METAL1', 7200, 14000, 200),
                Wire('POLY', 7600, (14200, 14600), 400, False),
                Wire('POLY', 7600, (8000, 14000), 400, False),
                Device('pmos', 7600, 17000, 400, 4000, 'vertical', source_net='_net8', drain_net='_net5'),
                Wire('POLY', (8000, 10400), 8000, 400, False),
                Wire('POLY', 10400, (5200, 8000), 400, False),
                Device('nmos', 10400, 3400, 400, 2400, 'vertical', source_net='_net5', drain_net='_net10'),
            ],
            'i0': [
                Wire('METAL1', (16000, 16000), 12000, 600, True),
                Wire('METAL1', (16200, 17400), 12000, 600, False),
                Via('POLY', 'METAL1', 17800, 12000, 200),
                Wire('POLY', 18200, (11800, 14600), 400, False),
                Wire('METAL1', 18000, (8000, 12000), 600, True),
                Via('POLY', 'METAL1', 18000, 8200, 200),
                Wire('METAL1', (16200, 17400), 8000, 600, True),
                Wire('POLY', 18200, (4400, 8000), 400, False),
                Device('nmos', 18200, 2600, 400, 2400, 'vertical', source_net='_net7', drain_net='_net5'),
                Device('pmos', 18200, 17000, 400, 4000, 'vertical', source_net='_net2', drain_net='_net5'),
            ],
            'i1': [
                Wire('METAL1', (10000, 10000), 10000, 600, True),
                Via('POLY', 'METAL1', 10000, 10000, 200),
                Wire('METAL1', (8200, 9800), 10000, 600, False),
                Wire('POLY', (10000, 12000), 10000, 400, False),
                Wire('POLY', 12200, (5200, 14400), 400, False),
                Device('pmos', 12200, 17000, 400, 4000, 'vertical', source_net='_net6', drain_net='_net0'),
                Device('nmos', 12200, 3400, 400, 2400, 'vertical', source_net='_net10', drain_net='_net1'),
            ],
            'i2': [
                Wire('METAL1', (6000, 6000), 10000, 600, True),
                Wire('METAL1', 6000, (8600, 9800), 600, False),
                Via('POLY', 'METAL1', 6000, 10000, 200),
                Wire('POLY', 5800, (5200, 14400), 400, False),
                Device('nmos', 5800, 3400, 400, 2400, 'vertical', source_net='_net1', drain_net='_net9'),
                Device('pmos', 5800, 17000, 400, 4000, 'vertical', source_net='_net0', drain_net='_net8'),
            ],
            'q': [
                Wire('METAL1', 24000, (6400, 16000), 600, True),
                Via('PDIF', 'METAL1', 24000, 16000, 200),
                Via('PDIF', 'METAL1', 24000, 12000, 200),
                Via('PDIF', 'METAL1', 24000, 14000, 200),
                Via('NDIF', 'METAL1', 24000, 6000, 200),
                Wire('METAL1', 24000, (4000, 6000), 600, True),
                Wire('NDIF', 24400, (3400, 6600), 800, False),
                Via('NDIF', 'METAL1', 24000, 4000, 200),
                Wire('PDIF', 24400, (11400, 18600), 800, False),
            ],
            'vdd': [
                Wire('METAL1', 2000, (16200, 18200), 600, False),
                Via('PDIF', 'METAL1', 2000, 16000, 200),
                Wire('PDIF', 2000, (11400, 15800), 1200, False),
                Wire('METAL1', 15600, (16000, 18000), 800, False),
                Via('PDIF', 'METAL1', 15600, 16000, 200),
                Wire('PDIF', 15600, (15400, 18600), 800, False),
                Wire('METAL1', 22200, (16000, 18000), 800, False),
                Via('PDIF', 'METAL1', 22200, 16000, 200),
                Wire('PDIF', 22000, (11400, 18600), 1200, False),
            ],
            'vss': [
                Wire('METAL1', 15600, (1600, 3000), 800, False),
                Via('NDIF', 'METAL1', 15600, 3000, 200),
                Wire('NDIF', 15600, (1800, 3400), 800, False),
                Wire('METAL1', 2000, (1800, 3800), 600, False),
                Via('NDIF', 'METAL1', 2000, 4000, 200),
                Wire('NDIF', 2000, (3800, 7000), 1200, False),
                Via('NDIF', 'METAL1', 21800, 1600, 200),
                Wire('NDIF', 21800, (2200, 6600), 800, False),
            ],
        },
        finalize=True,
    ),
    StdCell(
        name='mx3_x4', width=28000, height=20000,
        nets={
            '_net0': [
                Wire('PDIF', 6400, (15400, 18600), 800, False),
            ],
            '_net3': [
                Wire('NDIF', 6400, (2600, 4200), 800, False),
            ],
            '_net5': [
                Wire('METAL1', (4200, 12600), 4000, 600, False),
                Via('NDIF', 'METAL1', 4400, 4000, 200),
                Via('NDIF', 'METAL1', 12800, 4000, 200),
                Wire('NDIF', 13000, (1800, 4200), 800, False),
                Wire('NDIF', 4000, (2600, 4200), 800, False),
            ],
            '_net6': [
                Wire('METAL1', 4000, (6600, 11800), 600, False),
                Wire('METAL1', (4200, 9400), 12000, 600, False),
                Via('PDIF', 'METAL1', 4000, 12000, 200),
                Via('NDIF', 'METAL1', 4000, 6400, 200),
                Wire('NDIF', 4000, (6200, 7000), 1200, False),
                Wire('METAL1', (4200, 6600), 6000, 600, False),
                Via('POLY', 'METAL1', 6600, 6000, 200),
                Wire('POLY', (6600, 7000), 6000, 800, False),
                Wire('POLY', 7000, (5200, 6000), 400, False),
                Device('nmos', 7000, 3400, 400, 2400, 'vertical', source_net='_net3', drain_net='_net9'),
                Wire('PDIF', 4000, (11400, 13400), 1200, False),
                Via('POLY', 'METAL1', 9600, 12000, 200),
                Wire('POLY', 10000, (11800, 14400), 400, False),
                Device('pmos', 10000, 17000, 400, 4000, 'vertical', source_net='_net9', drain_net='_net4'),
            ],
            '_net7': [
                Wire('METAL1', 19600, (6200, 12000), 600, False),
                Wire('METAL1', (13400, 19400), 6000, 600, False),
                Via('PDIF', 'METAL1', 19600, 12000, 200),
                Via('NDIF', 'METAL1', 19600, 6400, 200),
                Wire('PDIF', 19400, (11400, 13400), 800, False),
                Via('POLY', 'METAL1', 13200, 6000, 200),
                Via('POLY', 'METAL1', 16400, 6000, 200),
                Wire('POLY', 16200, (4400, 6000), 400, False),
                Device('nmos', 16200, 2600, 400, 2400, 'vertical', source_net='vss', drain_net='_net1'),
                Wire('POLY', 13600, (5800, 14000), 400, False),
                Wire('POLY', (13000, 13200), 6000, 400, False),
                Wire('POLY', 14000, (14200, 14800), 400, False),
                Wire('POLY', (13600, 14000), 14200, 400, False),
                Device('pmos', 14000, 17000, 400, 4000, 'vertical', source_net='_net8', drain_net='vdd'),
            ],
            '_net8': [
                Wire('METAL1', (4200, 12600), 16000, 600, False),
                Via('PDIF', 'METAL1', 4000, 16000, 200),
                Via('PDIF', 'METAL1', 12800, 16000, 200),
                Wire('PDIF', 12800, (15400, 18600), 800, False),
                Wire('PDIF', 4000, (15400, 18600), 1200, False),
            ],
            '_net9': [
                Wire('METAL1', (9000, 10600), 6000, 600, False),
                Wire('METAL1', 10800, (6200, 7800), 600, False),
                Via('NDIF', 'METAL1', 8400, 6000, 200),
                Wire('NDIF', 8400, (2600, 6200), 800, False),
                Wire('METAL1', (11000, 11800), 8000, 600, False),
                Wire('METAL1', 12000, (8200, 13800), 600, False),
                Wire('METAL1', (9000, 21800), 14000, 600, False),
                Wire('METAL1', 19200, (14200, 15800), 600, False),
                Via('PDIF', 'METAL1', 8600, 14000, 200),
                Wire('METAL1', 22000, (4200, 13800), 600, False),
                Via('POLY', 'METAL1', 22000, 8000, 200),
                Wire('METAL1', (19400, 21800), 4000, 600, False),
                Wire('METAL1', (22200, 22200), 8000, 600, False),
                Via('NDIF', 'METAL1', 19600, 4000, 200),
                Wire('NDIF', 19400, (1800, 4000), 800, False),
                Wire('POLY', (22400, 25200), 8000, 800, False),
                Wire('POLY', 25200, (7600, 10400), 400, False),
                Wire('POLY', 23200, (7600, 10400), 400, False),
                Device('pmos', 23200, 15000, 400, 8000, 'vertical', source_net='vdd', drain_net='q'),
                Device('nmos', 23200, 5000, 400, 4000, 'vertical', source_net='vss', drain_net='q'),
                Device('nmos', 25200, 5000, 400, 4000, 'vertical', source_net='q', drain_net='vss'),
                Device('pmos', 25200, 15000, 400, 8000, 'vertical', source_net='q', drain_net='vdd'),
                Wire('PDIF', 8600, (14200, 18600), 1200, False),
                Via('PDIF', 'METAL1', 19200, 16000, 200),
                Wire('PDIF', 19200, (15400, 18600), 1200, False),
            ],
            'cmd0': [
                Wire('METAL1', 14000, (8000, 11800), 600, True),
                Wire('METAL1', (14200, 15400), 10000, 1200, False),
                Via('POLY', 'METAL1', 15200, 10000, 200),
                Wire('POLY', 15600, (7600, 14000), 400, False),
                Wire('POLY', (15600, 20400), 10000, 400, False),
                Wire('POLY', 20400, (7600, 10400), 400, False),
                Device('nmos', 20400, 6400, 400, 1200, 'vertical', source_net='_net7', drain_net='vss'),
                Device('pmos', 20400, 12400, 400, 2800, 'vertical', source_net='_net7', drain_net='vdd'),
                Wire('POLY', (14800, 15600), 7600, 400, False),
                Wire('POLY', (15600, 16400), 14200, 400, False),
                Wire('POLY', 16400, (14200, 14800), 400, False),
                Device('pmos', 16400, 17000, 400, 4000, 'vertical', source_net='vdd', drain_net='_net2'),
                Wire('POLY', 14800, (4800, 7600), 400, False),
                Wire('POLY', (14400, 14800), 4600, 400, False),
                Wire('POLY', 14400, (4000, 4600), 400, False),
                Device('nmos', 14400, 2600, 400, 2400, 'vertical', source_net='_net5', drain_net='vss'),
            ],
            'cmd1': [
                Wire('METAL1', 2000, (6200, 14000), 600, True),
                Wire('METAL1', (2200, 6600), 14000, 600, False),
                Via('POLY', 'METAL1', 2000, 10000, 200),
                Wire('POLY', (1600, 2800), 10000, 800, False),
                Wire('POLY', 3200, (8000, 10400), 400, False),
                Device('nmos', 3200, 6600, 400, 1600, 'vertical', source_net='vss', drain_net='_net6'),
                Device('pmos', 3200, 12400, 400, 2800, 'vertical', source_net='vdd', drain_net='_net6'),
                Via('POLY', 'METAL1', 6800, 14000, 200),
                Device('pmos', 7200, 17000, 400, 4000, 'vertical', source_net='_net0', drain_net='_net9'),
                Wire('POLY', 7200, (8000, 14400), 400, False),
                Wire('POLY', (6800, 7000), 14000, 800, False),
                Wire('POLY', (7400, 9800), 8000, 400, False),
                Wire('POLY', 9800, (5200, 7800), 400, False),
                Device('nmos', 9800, 3400, 400, 2400, 'vertical', source_net='_net9', drain_net='_net10'),
            ],
            'i0': [
                Wire('METAL1', (18000, 18000), 10000, 600, True),
                Wire('METAL1', (17400, 17800), 10000, 600, False),
                Wire('METAL1', 17200, (8200, 11800), 600, False),
                Wire('METAL1', (16200, 17000), 8000, 600, False),
                Via('POLY', 'METAL1', 17200, 12000, 200),
                Via('POLY', 'METAL1', 17200, 8000, 200),
                Wire('METAL1', (16200, 17000), 12000, 600, False),
                Wire('METAL1', (16000, 16000), 12000, 600, True),
                Wire('POLY', (17400, 18000), 7600, 400, False),
                Wire('POLY', 18000, (4000, 7600), 400, False),
                Device('nmos', 18000, 2600, 400, 2400, 'vertical', source_net='_net1', drain_net='_net9'),
                Wire('POLY', (17200, 18000), 12400, 400, False),
                Wire('POLY', 18200, (12400, 14600), 400, False),
                Device('pmos', 18200, 17000, 400, 4000, 'vertical', source_net='_net2', drain_net='_net9'),
                Wire('METAL1', (16000, 16000), 8000, 600, True),
            ],
            'i1': [
                Wire('METAL1', (10000, 10000), 10000, 600, True),
                Wire('METAL1', (8200, 9800), 10000, 600, False),
                Via('POLY', 'METAL1', 10000, 10000, 200),
                Wire('POLY', (9800, 11600), 10000, 800, False),
                Wire('POLY', 11600, (5200, 14000), 400, False),
                Wire('POLY', 12000, (14200, 14600), 400, False),
                Wire('POLY', (11600, 12000), 14200, 400, False),
                Device('nmos', 11600, 3400, 400, 2400, 'vertical', source_net='_net10', drain_net='_net5'),
                Device('pmos', 12000, 17000, 400, 4000, 'vertical', source_net='_net4', drain_net='_net8'),
            ],
            'i2': [
                Wire('METAL1', (6000, 6000), 10000, 600, True),
                Wire('METAL1', 6000, (8600, 9800), 600, False),
                Via('POLY', 'METAL1', 6000, 10000, 200),
                Wire('POLY', (5200, 6000), 10000, 800, False),
                Wire('POLY', 5200, (5200, 14400), 400, False),
                Wire('POLY', 5400, (9600, 10400), 600, False),
                Device('nmos', 5200, 3400, 400, 2400, 'vertical', source_net='_net5', drain_net='_net3'),
                Device('pmos', 5200, 17000, 400, 4000, 'vertical', source_net='_net8', drain_net='_net0'),
            ],
            'q': [
                Wire('METAL1', 24000, (10000, 16000), 600, True),
                Via('PDIF', 'METAL1', 24000, 14000, 200),
                Via('PDIF', 'METAL1', 24000, 12000, 200),
                Via('PDIF', 'METAL1', 24000, 16000, 200),
                Wire('METAL1', (24000, 24400), 10000, 600, False),
                Wire('METAL1', 24400, (6000, 10000), 600, False),
                Wire('METAL1', (24600, 25800), 8000, 600, False),
                Via('NDIF', 'METAL1', 24000, 6000, 200),
                Wire('METAL1', 24000, (4200, 6000), 600, True),
                Wire('NDIF', 24000, (3400, 6600), 800, False),
                Via('NDIF', 'METAL1', 24000, 4000, 200),
                Wire('METAL1', (26000, 26000), 8000, 600, True),
                Wire('PDIF', 24000, (11400, 18600), 800, False),
            ],
            'vdd': [
                Wire('METAL1', 22200, (16000, 17600), 800, False),
                Via('PDIF', 'METAL1', 22200, 16000, 200),
                Wire('PDIF', 21800, (11400, 18600), 800, False),
                Wire('METAL1', 1600, (16200, 18200), 600, False),
                Via('PDIF', 'METAL1', 1600, 16000, 200),
                Wire('PDIF', 1600, (11400, 15800), 1200, False),
                Wire('METAL1', 26000, (12200, 18200), 800, False),
                Via('PDIF', 'METAL1', 26000, 12000, 200),
                Via('PDIF', 'METAL1', 26000, 18400, 200),
                Via('PDIF', 'METAL1', 26000, 16000, 200),
                Via('PDIF', 'METAL1', 26000, 14000, 200),
                Wire('PDIF', 26400, (11400, 18600), 800, False),
                Wire('PDIF', 15200, (15400, 18600), 800, False),
                Via('PDIF', 'METAL1', 15200, 18400, 200),
            ],
            'vss': [
                Wire('METAL1', 1600, (1800, 3800), 600, False),
                Via('NDIF', 'METAL1', 1600, 4000, 200),
                Wire('NDIF', 1600, (3800, 7000), 1200, False),
                Wire('METAL1', 26000, (1400, 5800), 600, False),
                Via('NDIF', 'METAL1', 26000, 6000, 200),
                Via('NDIF', 'METAL1', 26000, 4000, 200),
                Wire('NDIF', 26400, (3400, 6600), 800, False),
                Wire('METAL1', 15400, (2600, 3200), 800, False),
                Via('NDIF', 'METAL1', 15400, 3200, 200),
                Wire('NDIF', 15200, (1800, 3400), 800, False),
                Via('PTIE', 'METAL1', 24000, 1400, 200),
                Wire('PTIE', (23400, 25800), 1400, 1200, False),
                Wire('NDIF', 21800, (2200, 6600), 800, False),
                Via('NDIF', 'METAL1', 21800, 1600, 200),
            ],
        },
        finalize=True,
    ),
    StdCell(
        name='na2_x1', width=8000, height=20000,
        nets={
            'i0': [
                Wire('METAL1', 2000, (6200, 13800), 600, True),
                Via('POLY', 'METAL1', 2000, 10000, 200),
                Wire('POLY', (2000, 2800), 10000, 400, False),
                Wire('POLY', 2600, (9600, 10400), 600, False),
                Wire('POLY', 2800, (7600, 13000), 400, False),
                Device('nmos', 2800, 5000, 400, 4000, 'vertical', source_net='vss', drain_net='_net0'),
                Device('pmos', 2800, 15000, 400, 4000, 'vertical', source_net='vdd', drain_net='nq'),
            ],
            'i1': [
                Wire('METAL1', 6000, (6200, 13800), 600, True),
                Via('POLY', 'METAL1', 6000, 8000, 200),
                Wire('POLY', (5200, 6000), 8200, 800, False),
                Wire('POLY', 5200, (8000, 12400), 400, False),
                Wire('POLY', (4600, 6000), 7800, 400, False),
                Wire('POLY', 4600, (7400, 7800), 400, False),
                Device('nmos', 4600, 5000, 400, 4000, 'vertical', source_net='_net0', drain_net='nq'),
                Device('pmos', 5200, 15000, 400, 4000, 'vertical', source_net='nq', drain_net='vdd'),
            ],
            'nq': [
                Wire('METAL1', 4000, (4000, 15800), 600, True),
                Via('PDIF', 'METAL1', 4000, 14000, 200),
                Wire('METAL1', (4200, 5400), 4000, 600, False),
                Via('PDIF', 'METAL1', 4000, 16000, 200),
                Via('NDIF', 'METAL1', 5600, 4000, 200),
                Wire('NDIF', 5600, (3400, 6600), 1200, False),
                Wire('PDIF', 4000, (13400, 16600), 1200, False),
            ],
            'vdd': [
                Wire('METAL1', 2000, (16000, 17400), 800, False),
                Via('PDIF', 'METAL1', 2000, 16000, 200),
                Wire('PDIF', 1600, (13400, 16600), 800, False),
                Wire('METAL1', 6000, (16000, 17400), 800, False),
                Via('PDIF', 'METAL1', 6000, 16000, 200),
                Wire('PDIF', 6400, (13400, 16600), 800, False),
            ],
            'vss': [
                Wire('METAL1', 2000, (2600, 4000), 800, False),
                Via('NDIF', 'METAL1', 2000, 4000, 200),
                Wire('NDIF', 1600, (3400, 6600), 800, False),
                Wire('PTIE', (4600, 6400), 1400, 1200, False),
                Via('PTIE', 'METAL1', 5000, 1400, 200),
            ],
        },
        finalize=True,
    ),
    StdCell(
        name='na2_x4', width=14000, height=20000,
        nets={
            '_net0': [
                Wire('NDIF', 3600, (3400, 6600), 1200, False),
            ],
            '_net1': [
                Wire('METAL1', 6000, (4200, 15800), 600, False),
                Wire('METAL1', (4000, 11800), 16000, 600, False),
                Wire('METAL1', (1800, 5800), 4000, 600, False),
                Via('NDIF', 'METAL1', 1800, 4000, 200),
                Wire('NDIF', 1400, (3400, 6600), 800, False),
                Via('POLY', 'METAL1', 11600, 16000, 200),
                Via('PDIF', 'METAL1', 4000, 16000, 200),
                Wire('PDIF', 3600, (13400, 16600), 800, False),
                Device('pmos', 11400, 13000, 400, 4000, 'vertical', source_net='vdd', drain_net='_net2'),
                Wire('POLY', 11400, (15400, 15800), 400, False),
                Wire('POLY', 11400, (5600, 10400), 400, False),
                Device('nmos', 11400, 4000, 400, 2000, 'vertical', source_net='vss', drain_net='_net2'),
            ],
            '_net2': [
                Wire('METAL1', (10200, 12200), 8000, 600, False),
                Via('POLY', 'METAL1', 10200, 8000, 200),
                Wire('METAL1', 12200, (4200, 13800), 600, False),
                Via('PDIF', 'METAL1', 12200, 12000, 200),
                Via('PDIF', 'METAL1', 12200, 14000, 200),
                Via('NDIF', 'METAL1', 12200, 4000, 200),
                Wire('NDIF', 12600, (3400, 4600), 800, False),
                Wire('PDIF', 12400, (11400, 14600), 1200, False),
                Wire('POLY', (7400, 9800), 8000, 800, False),
                Wire('POLY', 7200, (5600, 10400), 400, False),
                Wire('POLY', 9000, (5600, 10400), 400, False),
                Device('pmos', 9000, 15000, 400, 8000, 'vertical', source_net='nq', drain_net='vdd'),
                Device('nmos', 9000, 3100, 400, 3800, 'vertical', source_net='nq', drain_net='vss'),
                Device('pmos', 7200, 15000, 400, 8000, 'vertical', source_net='vdd', drain_net='nq'),
                Device('nmos', 7200, 3100, 400, 3800, 'vertical', source_net='vss', drain_net='nq'),
            ],
            'i0': [
                Wire('METAL1', 2000, (6200, 13800), 600, True),
                Via('POLY', 'METAL1', 2000, 8000, 200),
                Wire('POLY', 2600, (7600, 12000), 400, False),
                Device('nmos', 2600, 5000, 400, 4000, 'vertical', source_net='_net1', drain_net='_net0'),
                Wire('POLY', 3000, (12200, 12800), 400, False),
                Wire('POLY', (2600, 3000), 12200, 400, False),
                Device('pmos', 3000, 15000, 400, 4000, 'vertical', source_net='vdd', drain_net='_net1'),
            ],
            'i1': [
                Wire('METAL1', 4000, (6200, 13800), 600, True),
                Via('POLY', 'METAL1', 4000, 8000, 200),
                Wire('POLY', 4800, (8800, 12400), 400, False),
                Device('nmos', 4400, 5000, 400, 4000, 'vertical', source_net='_net0', drain_net='vss'),
                Wire('POLY', (4400, 4800), 8800, 400, False),
                Wire('POLY', 4400, (7400, 8600), 400, False),
                Device('pmos', 4800, 15000, 400, 4000, 'vertical', source_net='_net1', drain_net='vdd'),
            ],
            'nq': [
                Wire('METAL1', 8000, (4200, 14000), 600, True),
                Via('PDIF', 'METAL1', 8000, 14000, 200),
                Via('PDIF', 'METAL1', 8000, 12000, 200),
                Via('NDIF', 'METAL1', 8000, 4000, 200),
                Wire('NDIF', 8000, (1600, 4600), 1200, False),
                Wire('PDIF', 8400, (11400, 18600), 800, False),
            ],
            'vdd': [
                Wire('METAL1', 2000, (16200, 17800), 600, False),
                Via('PDIF', 'METAL1', 2000, 16000, 200),
                Wire('PDIF', 1600, (13400, 16600), 1200, False),
                Wire('PDIF', 10000, (11400, 18600), 800, False),
                Via('PDIF', 'METAL1', 9800, 18200, 200),
                Via('PDIF', 'METAL1', 6400, 18200, 200),
                Wire('PDIF', 6200, (11400, 18600), 800, False),
            ],
            'vss': [
                Wire('METAL1', 9800, (2400, 3600), 800, False),
                Via('NDIF', 'METAL1', 9800, 3800, 200),
                Wire('NDIF', 10000, (1600, 4600), 800, False),
                Via('PTIE', 'METAL1', 1600, 1400, 200),
                Wire('PTIE', (1600, 4000), 1400, 1200, False),
                Via('PTIE', 'METAL1', 3600, 1400, 200),
                Wire('NDIF', 5800, (1600, 6600), 800, False),
                Via('NDIF', 'METAL1', 6200, 1800, 200),
            ],
        },
        finalize=True,
    ),
    StdCell(
        name='na3_x1', width=10000, height=20000,
        nets={
            'i0': [
                Wire('METAL1', 2000, (4200, 13800), 600, True),
                Via('POLY', 'METAL1', 2000, 8000, 200),
                Wire('POLY', 2800, (5600, 12400), 400, False),
                Wire('POLY', 2600, (7600, 8400), 600, False),
                Device('nmos', 2800, 3100, 400, 3800, 'vertical', source_net='vss', drain_net='_net0'),
                Device('pmos', 2800, 15000, 400, 4000, 'vertical', source_net='vdd', drain_net='nq'),
            ],
            'i1': [
                Wire('METAL1', 4000, (4200, 11800), 600, True),
                Via('POLY', 'METAL1', 4000, 8000, 200),
                Wire('POLY', 4600, (5600, 8200), 400, False),
                Wire('POLY', (4600, 5200), 8200, 400, False),
                Wire('POLY', 5200, (8400, 12400), 400, False),
                Device('pmos', 5200, 15000, 400, 4000, 'vertical', source_net='nq', drain_net='vdd'),
                Device('nmos', 4600, 3100, 400, 3800, 'vertical', source_net='_net0', drain_net='_net1'),
            ],
            'i2': [
                Wire('METAL1', 6000, (4200, 11800), 600, True),
                Via('POLY', 'METAL1', 6000, 6000, 200),
                Device('nmos', 6400, 3100, 400, 3800, 'vertical', source_net='_net1', drain_net='nq'),
                Wire('POLY', (5800, 7200), 6400, 400, False),
                Wire('POLY', 6400, (5400, 6200), 400, False),
                Wire('POLY', 7200, (6400, 12400), 400, False),
                Device('pmos', 7200, 15000, 400, 4000, 'vertical', source_net='vdd', drain_net='nq'),
            ],
            'nq': [
                Wire('METAL1', 8000, (4200, 15800), 600, True),
                Wire('METAL1', (4200, 8000), 14000, 600, False),
                Via('PDIF', 'METAL1', 8000, 14000, 200),
                Via('NDIF', 'METAL1', 8000, 4000, 200),
                Wire('NDIF', 7600, (3400, 4600), 2000, False),
                Wire('PDIF', 8600, (13400, 16600), 800, False),
                Via('PDIF', 'METAL1', 4000, 14000, 200),
                Wire('PDIF', 4000, (13400, 16600), 1200, False),
            ],
            'vdd': [
                Wire('METAL1', 6200, (16000, 18000), 800, False),
                Via('PDIF', 'METAL1', 6200, 16000, 200),
                Wire('PDIF', 6400, (13400, 16600), 800, False),
                Wire('METAL1', 2000, (16000, 17800), 800, False),
                Via('PDIF', 'METAL1', 2000, 16000, 200),
                Wire('PDIF', 1600, (13400, 16600), 1200, False),
            ],
            'vss': [
                Wire('NDIF', 1400, (1600, 4600), 800, False),
                Via('NDIF', 'METAL1', 2000, 1800, 200),
            ],
        },
        finalize=True,
    ),
    StdCell(
        name='na3_x4', width=16000, height=20000,
        nets={
            '_net0': [
                Wire('METAL1', (1800, 7800), 4000, 600, False),
                Via('NDIF', 'METAL1', 1600, 4000, 200),
                Wire('METAL1', 8000, (4200, 15800), 600, False),
                Wire('METAL1', (1400, 13800), 16000, 600, False),
                Via('PDIF', 'METAL1', 6000, 16000, 200),
                Via('PDIF', 'METAL1', 1200, 16000, 200),
                Via('POLY', 'METAL1', 13600, 16000, 200),
                Wire('POLY', 13600, (15200, 16000), 400, False),
                Device('pmos', 13600, 13000, 400, 4000, 'vertical', source_net='vdd', drain_net='_net3'),
                Wire('POLY', 13600, (5600, 10400), 400, False),
                Device('nmos', 13600, 4000, 400, 2000, 'vertical', source_net='vss', drain_net='_net3'),
                Wire('PDIF', 1000, (13000, 16200), 800, False),
                Wire('PDIF', 6000, (13000, 16200), 800, False),
                Wire('NDIF', 1400, (3400, 6600), 800, False),
            ],
            '_net3': [
                Wire('METAL1', 14400, (4200, 13800), 600, False),
                Via('PDIF', 'METAL1', 14400, 12000, 200),
                Via('NDIF', 'METAL1', 14400, 4000, 200),
                Via('PDIF', 'METAL1', 14400, 14000, 200),
                Wire('METAL1', (12200, 14200), 8000, 600, False),
                Via('POLY', 'METAL1', 12000, 8000, 200),
                Wire('POLY', (9200, 11800), 8000, 800, False),
                Wire('POLY', 11400, (5600, 10400), 400, False),
                Device('nmos', 11400, 3100, 400, 3800, 'vertical', source_net='nq', drain_net='vss'),
                Device('pmos', 11400, 15000, 400, 8000, 'vertical', source_net='nq', drain_net='vdd'),
                Wire('POLY', 9200, (5600, 10400), 400, False),
                Device('nmos', 9200, 3100, 400, 3800, 'vertical', source_net='vss', drain_net='nq'),
                Device('pmos', 9200, 15000, 400, 8000, 'vertical', source_net='vdd', drain_net='nq'),
                Wire('NDIF', 14600, (3400, 4600), 800, False),
                Wire('PDIF', 14600, (11400, 14600), 800, False),
            ],
            'i0': [
                Wire('METAL1', 2000, (6200, 13800), 600, True),
                Via('POLY', 'METAL1', 2000, 8000, 200),
                Device('nmos', 2400, 5000, 400, 4000, 'vertical', source_net='_net0', drain_net='_net2'),
                Wire('POLY', (2000, 2400), 8000, 800, False),
                Wire('POLY', 2400, (7600, 11600), 400, False),
                Wire('POLY', 2000, (11800, 12400), 400, False),
                Wire('POLY', (2000, 2400), 11800, 400, False),
                Device('pmos', 2000, 14600, 400, 4000, 'vertical', source_net='_net0', drain_net='vdd'),
            ],
            'i1': [
                Wire('METAL1', 6000, (6200, 13800), 600, True),
                Via('POLY', 'METAL1', 6000, 8000, 200),
                Wire('POLY', (5800, 7000), 8400, 400, False),
                Device('nmos', 6000, 5000, 400, 4000, 'vertical', source_net='_net1', drain_net='vss'),
                Wire('POLY', 6000, (7200, 7800), 400, False),
                Wire('POLY', 7000, (8400, 12000), 400, False),
                Device('pmos', 7000, 14600, 400, 4000, 'vertical', source_net='_net0', drain_net='vdd'),
            ],
            'i2': [
                Wire('METAL1', 4000, (6200, 13800), 600, True),
                Via('POLY', 'METAL1', 4000, 10000, 200),
                Wire('POLY', (4400, 5200), 10400, 400, False),
                Wire('POLY', 4200, (7600, 10400), 400, False),
                Device('nmos', 4200, 5000, 400, 4000, 'vertical', source_net='_net2', drain_net='_net1'),
                Wire('POLY', 5200, (10400, 12200), 400, False),
                Device('pmos', 5200, 14600, 400, 4000, 'vertical', source_net='vdd', drain_net='_net0'),
            ],
            'nq': [
                Wire('METAL1', 10000, (4200, 14000), 600, True),
                Via('PDIF', 'METAL1', 10000, 12000, 200),
                Via('PDIF', 'METAL1', 10000, 14000, 200),
                Via('NDIF', 'METAL1', 10000, 4000, 200),
                Wire('NDIF', 10000, (1600, 4600), 800, False),
                Wire('PDIF', 10400, (11400, 18600), 1200, False),
            ],
            'vdd': [
                Via('PDIF', 'METAL1', 8000, 18400, 200),
                Wire('PDIF', 8400, (11400, 18600), 800, False),
                Via('PDIF', 'METAL1', 3600, 18400, 200),
                Wire('PDIF', 3600, (13000, 18600), 1200, False),
                Wire('PDIF', 12400, (11400, 18000), 400, False),
                Via('PDIF', 'METAL1', 12400, 18400, 200),
            ],
            'vss': [
                Wire('METAL1', 12400, (2600, 3800), 800, False),
                Via('NDIF', 'METAL1', 12400, 3800, 200),
                Wire('NDIF', 12200, (1600, 4600), 800, False),
                Via('PTIE', 'METAL1', 1800, 1400, 200),
                Wire('PTIE', (2000, 5600), 1400, 1200, False),
                Via('PTIE', 'METAL1', 5000, 1400, 200),
                Via('PTIE', 'METAL1', 3400, 1400, 200),
                Wire('NDIF', 7400, (1600, 6600), 800, False),
                Via('NDIF', 'METAL1', 7800, 1800, 200),
                Wire('NDIF', 7800, (1600, 6600), 800, False),
            ],
        },
        finalize=True,
    ),
    StdCell(
        name='na4_x1', width=12000, height=20000,
        nets={
            'i0': [
                Wire('METAL1', 2000, (4200, 13800), 600, True),
                Via('POLY', 'METAL1', 2000, 6000, 200),
                Wire('POLY', 2800, (5600, 12400), 400, False),
                Wire('POLY', 2600, (5600, 6400), 600, False),
                Device('nmos', 2800, 3100, 400, 3800, 'vertical', source_net='vss', drain_net='_net0'),
                Wire('POLY', (2000, 2800), 6000, 800, False),
                Device('pmos', 2800, 15000, 400, 4000, 'vertical', source_net='vdd', drain_net='nq'),
            ],
            'i1': [
                Wire('METAL1', 4000, (4200, 13800), 600, True),
                Via('POLY', 'METAL1', 4000, 8000, 200),
                Wire('POLY', 4600, (5600, 12400), 400, False),
                Device('nmos', 4600, 3100, 400, 3800, 'vertical', source_net='_net0', drain_net='_net1'),
                Device('pmos', 4600, 15000, 400, 4000, 'vertical', source_net='nq', drain_net='vdd'),
            ],
            'i2': [
                Wire('METAL1', 6000, (4200, 13800), 600, True),
                Via('POLY', 'METAL1', 6000, 10000, 200),
                Wire('POLY', 6400, (5600, 10000), 400, False),
                Wire('POLY', (5800, 7200), 10200, 400, False),
                Wire('POLY', 7400, (10200, 12400), 400, False),
                Device('pmos', 7400, 15000, 400, 4000, 'vertical', source_net='vdd', drain_net='nq'),
                Device('nmos', 6400, 3100, 400, 3800, 'vertical', source_net='_net1', drain_net='_net2'),
            ],
            'i3': [
                Wire('METAL1', 8000, (4200, 13800), 600, True),
                Via('POLY', 'METAL1', 8000, 8000, 200),
                Wire('POLY', (7800, 9200), 8400, 400, False),
                Wire('POLY', 8200, (5600, 7600), 400, False),
                Device('nmos', 8200, 3100, 400, 3800, 'vertical', source_net='_net2', drain_net='nq'),
                Wire('POLY', 9200, (8400, 12400), 400, False),
                Device('pmos', 9200, 15000, 400, 4000, 'vertical', source_net='nq', drain_net='vdd'),
            ],
            'nq': [
                Wire('METAL1', 10000, (4200, 15800), 600, True),
                Wire('METAL1', (3800, 10000), 16000, 600, False),
                Via('NDIF', 'METAL1', 10000, 4000, 200),
                Wire('NDIF', 10000, (3400, 4600), 1600, False),
                Via('PDIF', 'METAL1', 8400, 16000, 200),
                Via('PDIF', 'METAL1', 3800, 16000, 200),
                Wire('PDIF', 3600, (13400, 16600), 800, False),
                Wire('PDIF', 8400, (13400, 16600), 800, False),
            ],
            'vdd': [
                Wire('METAL1', 1800, (16200, 17800), 600, False),
                Via('PDIF', 'METAL1', 2000, 16000, 200),
                Wire('PDIF', 1400, (13400, 16600), 800, False),
                Via('PDIF', 'METAL1', 10600, 18600, 200),
                Wire('PDIF', 10600, (13400, 18200), 800, False),
                Wire('PDIF', 6000, (13400, 18200), 800, False),
                Via('PDIF', 'METAL1', 6000, 18600, 200),
            ],
            'vss': [
                Via('NDIF', 'METAL1', 2000, 1800, 200),
                Wire('NDIF', 1400, (1600, 4600), 800, False),
            ],
        },
        finalize=True,
    ),
    StdCell(
        name='na4_x4', width=20000, height=20000,
        nets={
            '_net2': [
                Wire('METAL1', 1600, (12200, 13800), 600, False),
                Via('PDIF', 'METAL1', 1600, 14000, 200),
                Via('PDIF', 'METAL1', 1600, 12000, 200),
                Wire('METAL1', 1600, (4200, 11800), 600, False),
                Wire('METAL1', (1800, 2200), 8000, 800, False),
                Wire('METAL1', (1800, 2400), 4000, 600, False),
                Via('POLY', 'METAL1', 2200, 8000, 200),
                Via('NDIF', 'METAL1', 2400, 4000, 200),
                Wire('NDIF', 2200, (3400, 4600), 800, False),
                Wire('POLY', (2400, 7200), 8000, 800, False),
                Wire('POLY', 7200, (5600, 10400), 400, False),
                Wire('POLY', 5200, (5600, 10000), 400, False),
                Wire('POLY', 4800, (10200, 10800), 400, False),
                Wire('POLY', (4800, 5200), 10200, 400, False),
                Device('nmos', 5200, 3100, 400, 3800, 'vertical', source_net='vss', drain_net='nq'),
                Device('pmos', 4800, 15000, 400, 8000, 'vertical', source_net='vdd', drain_net='nq'),
                Device('pmos', 7200, 15000, 400, 8000, 'vertical', source_net='nq', drain_net='vdd'),
                Device('nmos', 7200, 3100, 400, 3800, 'vertical', source_net='nq', drain_net='vss'),
                Wire('PDIF', 1400, (11400, 14600), 800, False),
            ],
            '_net3': [
                Wire('METAL1', (4400, 18000), 16000, 600, False),
                Wire('METAL1', 4000, (6000, 16000), 600, False),
                Via('PDIF', 'METAL1', 16400, 16000, 200),
                Via('PDIF', 'METAL1', 11800, 16000, 200),
                Wire('METAL1', 18000, (4200, 15800), 600, False),
                Via('NDIF', 'METAL1', 18000, 4000, 200),
                Wire('NDIF', 18000, (3400, 4600), 800, False),
                Wire('NDIF', 17200, (1600, 4600), 800, False),
                Wire('PDIF', 11600, (13400, 16600), 800, False),
                Wire('PDIF', 16400, (13400, 16600), 800, False),
                Wire('METAL1', (3200, 3800), 6000, 800, False),
                Via('POLY', 'METAL1', 3600, 10000, 200),
                Wire('METAL1', (3200, 3800), 10000, 800, False),
                Via('POLY', 'METAL1', 3200, 6000, 200),
                Wire('POLY', 3400, (5400, 5800), 400, False),
                Device('nmos', 3400, 3100, 400, 3800, 'vertical', source_net='_net2', drain_net='vss'),
                Wire('POLY', (2400, 3200), 10000, 800, False),
                Wire('POLY', 2400, (10200, 10600), 400, False),
                Device('pmos', 2400, 13000, 400, 4000, 'vertical', source_net='_net2', drain_net='vdd'),
            ],
            'i0': [
                Wire('METAL1', 10000, (4200, 13800), 600, True),
                Via('POLY', 'METAL1', 10000, 6000, 200),
                Wire('POLY', 10400, (5600, 6200), 400, False),
                Device('nmos', 10400, 3100, 400, 3800, 'vertical', source_net='vss', drain_net='_net4'),
                Wire('POLY', 10600, (6200, 12400), 400, False),
                Device('pmos', 10600, 15000, 400, 4000, 'vertical', source_net='vdd', drain_net='_net3'),
            ],
            'i1': [
                Wire('METAL1', 12000, (4200, 13800), 600, True),
                Via('POLY', 'METAL1', 12000, 8000, 200),
                Wire('POLY', 12200, (5600, 12000), 400, False),
                Device('nmos', 12200, 3100, 400, 3800, 'vertical', source_net='_net4', drain_net='_net1'),
                Wire('POLY', (12200, 12600), 12200, 400, False),
                Wire('POLY', 12600, (12200, 12800), 400, False),
                Device('pmos', 12600, 15000, 400, 4000, 'vertical', source_net='_net3', drain_net='vdd'),
            ],
            'i2': [
                Wire('METAL1', 14000, (4200, 13800), 600, True),
                Via('POLY', 'METAL1', 14000, 10000, 200),
                Wire('POLY', (13800, 15200), 10400, 400, False),
                Wire('POLY', 14000, (5600, 10400), 400, False),
                Device('nmos', 14000, 3100, 400, 3800, 'vertical', source_net='_net1', drain_net='_net0'),
                Wire('POLY', 15400, (10400, 12400), 400, False),
                Device('pmos', 15400, 15000, 400, 4000, 'vertical', source_net='vdd', drain_net='_net3'),
            ],
            'i3': [
                Wire('METAL1', 16000, (4200, 13800), 600, True),
                Via('POLY', 'METAL1', 16000, 8000, 200),
                Wire('POLY', 15800, (5600, 7600), 400, False),
                Wire('POLY', (15800, 17200), 8200, 400, False),
                Wire('POLY', 17200, (8400, 12400), 400, False),
                Device('pmos', 17200, 15000, 400, 4000, 'vertical', source_net='_net3', drain_net='vdd'),
                Device('nmos', 15800, 3100, 400, 3800, 'vertical', source_net='_net0', drain_net='_net3'),
            ],
            'nq': [
                Wire('METAL1', 6000, (4200, 13800), 600, True),
                Via('PDIF', 'METAL1', 6000, 12000, 200),
                Via('PDIF', 'METAL1', 6000, 14000, 200),
                Via('NDIF', 'METAL1', 6000, 4000, 200),
                Wire('NDIF', 6000, (1600, 4600), 1200, False),
                Wire('PDIF', 6000, (11400, 18600), 1200, False),
            ],
            'vdd': [
                Wire('PDIF', 9200, (13400, 18600), 800, False),
                Wire('PDIF', 8400, (11400, 18600), 1200, False),
                Via('PDIF', 'METAL1', 8400, 18400, 200),
                Wire('NTIE', 1800, (16400, 18400), 1200, False),
                Via('NTIE', 'METAL1', 1800, 18200, 200),
                Via('PDIF', 'METAL1', 4000, 18400, 200),
                Wire('PDIF', 3800, (11400, 18600), 800, False),
                Wire('PDIF', 14000, (13400, 18200), 800, False),
                Via('PDIF', 'METAL1', 14000, 18800, 200),
                Via('PDIF', 'METAL1', 18600, 18800, 200),
                Wire('PDIF', 18600, (13400, 18200), 800, False),
            ],
            'vss': [
                Via('NDIF', 'METAL1', 4200, 1800, 200),
                Wire('NDIF', 4000, (1600, 4600), 800, False),
                Wire('NDIF', 8400, (1600, 4600), 1200, False),
                Wire('NDIF', 9200, (1600, 4600), 1200, False),
                Via('NDIF', 'METAL1', 8800, 1800, 200),
            ],
        },
        finalize=True,
    ),
    StdCell(
        name='nao22_x1', width=12000, height=20000,
        nets={
            '_net0': [
                Wire('METAL1', (1800, 5800), 4000, 600, False),
                Via('NDIF', 'METAL1', 1600, 4000, 200),
                Via('NDIF', 'METAL1', 6400, 4000, 200),
                Wire('NDIF', 6200, (1600, 4600), 800, False),
                Wire('NDIF', 1400, (1600, 4600), 800, False),
            ],
            '_net1': [
                Wire('PDIF', 3600, (11400, 18600), 1200, False),
            ],
            'i0': [
                Wire('METAL1', 2000, (8200, 15800), 600, True),
                Via('POLY', 'METAL1', 2000, 8000, 200),
                Wire('POLY', 2400, (5600, 10400), 400, False),
                Device('pmos', 2400, 15000, 400, 8000, 'vertical', source_net='vdd', drain_net='_net1'),
                Device('nmos', 2400, 3100, 400, 3800, 'vertical', source_net='_net0', drain_net='nq'),
            ],
            'i1': [
                Wire('METAL1', 4000, (8200, 15800), 600, True),
                Via('POLY', 'METAL1', 4000, 8000, 200),
                Wire('POLY', (4000, 5400), 8000, 800, False),
                Wire('POLY', 5600, (5600, 10000), 400, False),
                Wire('POLY', 5200, (10200, 10800), 400, False),
                Wire('POLY', (5200, 5600), 10200, 400, False),
                Device('nmos', 5600, 3100, 400, 3800, 'vertical', source_net='nq', drain_net='_net0'),
                Device('pmos', 5200, 15000, 400, 8000, 'vertical', source_net='_net1', drain_net='nq'),
            ],
            'i2': [
                Wire('METAL1', 8000, (4200, 15800), 600, True),
                Via('POLY', 'METAL1', 8000, 8000, 200),
                Wire('POLY', 7400, (5600, 10400), 400, False),
                Wire('POLY', (7400, 8000), 8000, 800, False),
                Device('pmos', 7400, 15000, 400, 8000, 'vertical', source_net='nq', drain_net='vdd'),
                Device('nmos', 7400, 3100, 400, 3800, 'vertical', source_net='_net0', drain_net='vss'),
            ],
            'nq': [
                Wire('METAL1', 6000, (6200, 15800), 600, True),
                Wire('METAL1', (3800, 6000), 6000, 600, False),
                Via('PDIF', 'METAL1', 6000, 16000, 200),
                Via('PDIF', 'METAL1', 6000, 14000, 200),
                Via('PDIF', 'METAL1', 6000, 12000, 200),
                Wire('PDIF', 6000, (11400, 18600), 800, False),
                Via('NDIF', 'METAL1', 4000, 6000, 200),
                Wire('NDIF', 4000, (1600, 6200), 1200, False),
            ],
            'vdd': [
                Wire('METAL1', 10400, (11800, 17800), 600, False),
                Via('NTIE', 'METAL1', 10400, 18200, 200),
                Via('NTIE', 'METAL1', 10400, 11600, 200),
                Wire('NTIE', 10400, (11000, 13400), 1200, False),
                Wire('NTIE', 10400, (16400, 18400), 1200, False),
                Via('PDIF', 'METAL1', 1600, 18400, 200),
                Wire('PDIF', 1400, (11400, 18600), 800, False),
                Via('PDIF', 'METAL1', 8200, 18400, 200),
                Wire('PDIF', 8400, (11400, 18600), 1200, False),
            ],
            'vss': [
                Wire('METAL1', 10400, (2200, 6600), 600, False),
                Via('PTIE', 'METAL1', 10400, 6800, 200),
                Via('PTIE', 'METAL1', 10400, 1800, 200),
                Wire('PTIE', 10400, (1800, 3400), 1200, False),
                Wire('PTIE', 10400, (4800, 7000), 1200, False),
                Via('NDIF', 'METAL1', 8200, 1800, 200),
                Wire('NDIF', 8400, (1600, 4600), 1200, False),
            ],
        },
        finalize=True,
    ),
    StdCell(
        name='nao22_x4', width=20000, height=20000,
        nets={
            '_net0': [
                Wire('PDIF', 6400, (13400, 16600), 800, False),
            ],
            '_net1': [
                Wire('METAL1', (11400, 13000), 14000, 600, False),
                Wire('METAL1', 13200, (10200, 13800), 600, False),
                Wire('METAL1', 11200, (14200, 15800), 600, False),
                Wire('METAL1', (4600, 11000), 16000, 600, False),
                Via('PDIF', 'METAL1', 4000, 16000, 200),
                Wire('PDIF', 4000, (13400, 16600), 800, False),
                Wire('METAL1', 4000, (6200, 15800), 600, False),
                Wire('METAL1', (4200, 6200), 6000, 600, False),
                Via('NDIF', 'METAL1', 6400, 6000, 200),
                Wire('NDIF', 6400, (3400, 6200), 1200, False),
                Via('PDIF', 'METAL1', 4000, 14000, 200),
                Via('POLY', 'METAL1', 13600, 10000, 200),
                Wire('POLY', (12400, 13200), 10000, 800, False),
                Wire('POLY', 12400, (5600, 10400), 400, False),
                Device('nmos', 12400, 4000, 400, 2000, 'vertical', source_net='_net3', drain_net='vss'),
                Device('pmos', 12400, 13000, 400, 4000, 'vertical', source_net='_net3', drain_net='vdd'),
            ],
            '_net2': [
                Wire('METAL1', (4200, 8600), 4000, 600, False),
                Via('NDIF', 'METAL1', 4000, 4000, 200),
                Via('NDIF', 'METAL1', 8800, 4000, 200),
                Wire('NDIF', 8800, (3400, 4600), 1200, False),
                Wire('NDIF', 4000, (3400, 4600), 1200, False),
            ],
            '_net3': [
                Wire('METAL1', 14000, (4200, 7800), 600, False),
                Via('POLY', 'METAL1', 13600, 8000, 200),
                Wire('METAL1', (11400, 13800), 4000, 600, False),
                Wire('METAL1', (11400, 13800), 8000, 600, False),
                Wire('METAL1', 11200, (8200, 11800), 600, False),
                Via('PDIF', 'METAL1', 11200, 12000, 200),
                Wire('PDIF', 11200, (11400, 14600), 1200, False),
                Via('NDIF', 'METAL1', 11200, 4000, 200),
                Wire('NDIF', 11200, (3400, 4600), 1200, False),
                Wire('POLY', (14000, 17200), 8000, 800, False),
                Wire('POLY', 14800, (5600, 10000), 400, False),
                Wire('POLY', 17200, (5600, 10400), 400, False),
                Device('nmos', 17200, 3100, 400, 3800, 'vertical', source_net='nq', drain_net='vss'),
                Device('pmos', 17200, 15000, 400, 8000, 'vertical', source_net='nq', drain_net='vdd'),
                Wire('POLY', (14800, 15200), 10200, 400, False),
                Wire('POLY', 15200, (10200, 10800), 400, False),
                Device('nmos', 14800, 3100, 400, 3800, 'vertical', source_net='vss', drain_net='nq'),
                Device('pmos', 15200, 15000, 400, 8000, 'vertical', source_net='vdd', drain_net='nq'),
            ],
            'i0': [
                Wire('METAL1', 8000, (8200, 13800), 600, True),
                Via('POLY', 'METAL1', 8000, 8000, 200),
                Wire('POLY', 8000, (5600, 12000), 400, False),
                Wire('POLY', (7200, 8000), 12200, 400, False),
                Device('nmos', 8000, 4000, 400, 2000, 'vertical', source_net='_net1', drain_net='_net2'),
                Wire('POLY', 7200, (12200, 12800), 400, False),
                Device('pmos', 7200, 15000, 400, 4000, 'vertical', source_net='_net0', drain_net='vdd'),
            ],
            'i1': [
                Wire('METAL1', 6000, (8200, 13800), 600, True),
                Via('POLY', 'METAL1', 6000, 8000, 200),
                Wire('POLY', (5200, 6000), 8000, 800, False),
                Wire('POLY', 4800, (5600, 11800), 400, False),
                Wire('POLY', (4800, 5200), 12200, 400, False),
                Wire('POLY', 5200, (12200, 12800), 400, False),
                Device('nmos', 4800, 4000, 400, 2000, 'vertical', source_net='_net2', drain_net='_net1'),
                Device('pmos', 5200, 15000, 400, 4000, 'vertical', source_net='_net1', drain_net='_net0'),
            ],
            'i2': [
                Wire('METAL1', 2000, (4200, 15800), 600, True),
                Via('POLY', 'METAL1', 2000, 8000, 200),
                Wire('POLY', 2800, (5600, 12000), 400, False),
                Wire('POLY', (2000, 2800), 8000, 800, False),
                Wire('POLY', 2600, (7600, 8400), 600, False),
                Device('nmos', 2800, 4000, 400, 2000, 'vertical', source_net='vss', drain_net='_net2'),
                Wire('POLY', 3200, (12200, 12800), 400, False),
                Wire('POLY', (2800, 3200), 12200, 400, False),
                Device('pmos', 3200, 15000, 400, 4000, 'vertical', source_net='vdd', drain_net='_net1'),
            ],
            'nq': [
                Wire('METAL1', 16000, (4200, 15800), 600, True),
                Via('PDIF', 'METAL1', 16000, 14000, 200),
                Via('PDIF', 'METAL1', 16000, 12000, 200),
                Via('NDIF', 'METAL1', 16000, 4000, 200),
                Via('PDIF', 'METAL1', 16000, 16000, 200),
                Wire('NDIF', 16000, (1600, 4600), 1200, False),
                Wire('PDIF', 16000, (11400, 18600), 800, False),
            ],
            'vdd': [
                Wire('METAL1', 14400, (16200, 17800), 600, False),
                Via('PDIF', 'METAL1', 14400, 18400, 200),
                Via('PDIF', 'METAL1', 14200, 16000, 200),
                Wire('PDIF', 13800, (11400, 18600), 800, False),
                Wire('METAL1', 18000, (12200, 17800), 600, False),
                Via('PDIF', 'METAL1', 18000, 14000, 200),
                Via('PDIF', 'METAL1', 18000, 12000, 200),
                Via('PDIF', 'METAL1', 18000, 16000, 200),
                Wire('PDIF', 18400, (11400, 18600), 800, False),
                Wire('NTIE', 11200, (16600, 18800), 1200, False),
                Via('NTIE', 'METAL1', 11200, 18200, 200),
                Via('PDIF', 'METAL1', 8800, 18400, 200),
                Wire('PDIF', 8800, (13400, 18200), 1200, False),
                Via('PDIF', 'METAL1', 1600, 18400, 200),
                Wire('PDIF', 1600, (13400, 18200), 1200, False),
            ],
            'vss': [
                Wire('METAL1', 18000, (2200, 3800), 600, False),
                Via('NDIF', 'METAL1', 18000, 4000, 200),
                Via('NDIF', 'METAL1', 18000, 1800, 200),
                Wire('NDIF', 18400, (1600, 4600), 800, False),
                Via('NDIF', 'METAL1', 14000, 1800, 200),
                Wire('NDIF', 13800, (1600, 4600), 800, False),
                Via('PTIE', 'METAL1', 10000, 1600, 200),
                Wire('NDIF', 1400, (1800, 4600), 800, False),
                Via('NDIF', 'METAL1', 1400, 1600, 200),
            ],
        },
        finalize=True,
    ),
    StdCell(
        name='nao2o22_x1', width=14000, height=20000,
        nets={
            '_net0': [
                Wire('PDIF', 3600, (11400, 18600), 1200, False),
            ],
            '_net1': [
                Wire('METAL1', (1600, 10600), 4000, 600, False),
                Via('NDIF', 'METAL1', 6400, 4000, 200),
                Via('NDIF', 'METAL1', 1600, 4000, 200),
                Via('NDIF', 'METAL1', 10800, 4000, 200),
                Wire('NDIF', 10800, (1600, 4600), 1200, False),
                Wire('NDIF', 1400, (1600, 4600), 800, False),
            ],
            '_net2': [
                Wire('PDIF', 8400, (11400, 18600), 1200, False),
            ],
            'i0': [
                Wire('METAL1', 2000, (8200, 15800), 600, True),
                Via('POLY', 'METAL1', 2000, 8000, 200),
                Wire('POLY', 2400, (5600, 10400), 400, False),
                Device('pmos', 2400, 15000, 400, 8000, 'vertical', source_net='vdd', drain_net='_net0'),
                Device('nmos', 2400, 3100, 400, 3800, 'vertical', source_net='_net1', drain_net='nq'),
            ],
            'i1': [
                Wire('METAL1', 4000, (8200, 15800), 600, True),
                Via('POLY', 'METAL1', 4000, 8000, 200),
                Wire('POLY', (4000, 5600), 8000, 800, False),
                Wire('POLY', 5600, (5600, 10200), 400, False),
                Wire('POLY', (4800, 5400), 10200, 400, False),
                Device('nmos', 5600, 3100, 400, 3800, 'vertical', source_net='nq', drain_net='_net1'),
                Wire('POLY', 4800, (10200, 10800), 400, False),
                Device('pmos', 4800, 15000, 400, 8000, 'vertical', source_net='_net0', drain_net='nq'),
            ],
            'i2': [
                Wire('METAL1', 10000, (6200, 15800), 600, True),
                Via('POLY', 'METAL1', 10000, 8000, 200),
                Wire('POLY', 9600, (5600, 10400), 400, False),
                Device('nmos', 9600, 3100, 400, 3800, 'vertical', source_net='vss', drain_net='_net1'),
                Device('pmos', 9600, 15000, 400, 8000, 'vertical', source_net='_net2', drain_net='vdd'),
            ],
            'i3': [
                Wire('METAL1', 8000, (6200, 15800), 600, True),
                Via('POLY', 'METAL1', 8000, 8000, 200),
                Wire('POLY', 7400, (5600, 10000), 400, False),
                Wire('POLY', (7400, 8000), 8000, 800, False),
                Wire('POLY', (7200, 7400), 10200, 400, False),
                Device('nmos', 7400, 3100, 400, 3800, 'vertical', source_net='_net1', drain_net='vss'),
                Wire('POLY', 7200, (10200, 10800), 400, False),
                Device('pmos', 7200, 15000, 400, 8000, 'vertical', source_net='nq', drain_net='_net2'),
            ],
            'nq': [
                Wire('METAL1', 6000, (6200, 15800), 600, True),
                Via('PDIF', 'METAL1', 6000, 16000, 200),
                Wire('METAL1', (3800, 6000), 6000, 600, False),
                Via('PDIF', 'METAL1', 6000, 14000, 200),
                Via('PDIF', 'METAL1', 6000, 12000, 200),
                Via('NDIF', 'METAL1', 4000, 6000, 200),
                Wire('NDIF', 4000, (1600, 6200), 1200, False),
                Wire('PDIF', 6000, (11400, 18600), 1200, False),
            ],
            'vdd': [
                Wire('METAL1', 12400, (11800, 17800), 600, False),
                Via('NTIE', 'METAL1', 12400, 11600, 200),
                Wire('NTIE', 12400, (11000, 13400), 1200, False),
                Wire('PDIF', 1400, (11400, 18600), 800, False),
                Via('PDIF', 'METAL1', 1600, 18400, 200),
                Wire('PDIF', 10800, (15000, 18600), 1200, False),
                Via('PDIF', 'METAL1', 10800, 18400, 200),
                Wire('PDIF', 10400, (11400, 14600), 1200, False),
            ],
            'vss': [
                Wire('NDIF', 8400, (1600, 4600), 1200, False),
                Via('NDIF', 'METAL1', 8600, 1800, 200),
            ],
        },
        finalize=True,
    ),
    StdCell(
        name='nao2o22_x4', width=22000, height=20000,
        nets={
            '_net0': [
                Wire('METAL1', (1800, 10600), 4000, 600, False),
                Via('NDIF', 'METAL1', 10800, 4000, 200),
                Via('NDIF', 'METAL1', 6200, 4000, 200),
                Via('NDIF', 'METAL1', 1600, 4000, 200),
                Wire('NDIF', 1400, (3400, 4600), 800, False),
                Wire('NDIF', 6000, (3400, 4600), 1200, False),
                Wire('NDIF', 10800, (3400, 4600), 1200, False),
            ],
            '_net1': [
                Wire('METAL1', (13400, 15800), 8000, 600, False),
                Wire('METAL1', 13200, (4200, 11800), 600, False),
                Via('POLY', 'METAL1', 15600, 8000, 200),
                Wire('POLY', (16000, 19200), 8000, 800, False),
                Wire('POLY', 16800, (5600, 10400), 400, False),
                Wire('POLY', 19200, (5600, 10400), 400, False),
                Device('nmos', 19200, 3100, 400, 3800, 'vertical', source_net='nq', drain_net='vss'),
                Device('pmos', 19200, 15000, 400, 8000, 'vertical', source_net='nq', drain_net='vdd'),
                Device('pmos', 16800, 15000, 400, 8000, 'vertical', source_net='vdd', drain_net='nq'),
                Device('nmos', 16800, 3100, 400, 3800, 'vertical', source_net='vss', drain_net='nq'),
                Via('NDIF', 'METAL1', 13200, 4000, 200),
                Via('PDIF', 'METAL1', 13200, 12000, 200),
                Wire('PDIF', 13200, (11400, 14600), 1200, False),
                Wire('NDIF', 13200, (3400, 4600), 1200, False),
            ],
            '_net2': [
                Wire('PDIF', 8400, (13400, 16600), 800, False),
            ],
            '_net3': [
                Wire('PDIF', 3600, (13400, 16600), 800, False),
            ],
            '_net4': [
                Wire('METAL1', 15200, (10200, 13800), 600, False),
                Via('POLY', 'METAL1', 15600, 10000, 200),
                Wire('METAL1', (13400, 15000), 14000, 600, False),
                Wire('METAL1', 13200, (14200, 15800), 600, False),
                Wire('METAL1', (6600, 13000), 16000, 600, False),
                Via('PDIF', 'METAL1', 6000, 16000, 200),
                Wire('METAL1', 6000, (6200, 15800), 600, False),
                Wire('PDIF', 6000, (13400, 16600), 1200, False),
                Via('PDIF', 'METAL1', 6000, 14000, 200),
                Wire('METAL1', (3800, 5800), 6000, 600, False),
                Via('NDIF', 'METAL1', 3800, 6000, 200),
                Wire('NDIF', 3800, (3400, 6200), 1200, False),
                Wire('POLY', (14400, 15200), 10000, 800, False),
                Wire('POLY', 14400, (5600, 10400), 400, False),
                Device('pmos', 14400, 13000, 400, 4000, 'vertical', source_net='_net1', drain_net='vdd'),
                Device('nmos', 14400, 4000, 400, 2000, 'vertical', source_net='_net1', drain_net='vss'),
            ],
            'i0': [
                Wire('METAL1', 2000, (8200, 15800), 600, True),
                Via('POLY', 'METAL1', 2000, 8000, 200),
                Wire('POLY', 2400, (5600, 12000), 400, False),
                Wire('POLY', (2400, 2800), 12200, 400, False),
                Wire('POLY', 2800, (12200, 12800), 400, False),
                Device('nmos', 2400, 4000, 400, 2000, 'vertical', source_net='_net0', drain_net='_net4'),
                Device('pmos', 2800, 15000, 400, 4000, 'vertical', source_net='vdd', drain_net='_net3'),
            ],
            'i1': [
                Wire('METAL1', 4000, (8200, 16000), 600, True),
                Via('POLY', 'METAL1', 4000, 8000, 200),
                Wire('POLY', (4400, 5200), 8000, 800, False),
                Wire('POLY', 5200, (5600, 12000), 400, False),
                Device('nmos', 5200, 4000, 400, 2000, 'vertical', source_net='_net4', drain_net='_net0'),
                Wire('POLY', 4800, (12200, 12800), 400, False),
                Wire('POLY', (4800, 5200), 12200, 400, False),
                Device('pmos', 4800, 15000, 400, 4000, 'vertical', source_net='_net3', drain_net='_net4'),
            ],
            'i2': [
                Wire('METAL1', 10000, (6200, 13800), 600, True),
                Via('POLY', 'METAL1', 10000, 8000, 200),
                Wire('POLY', 9800, (5600, 12000), 400, False),
                Wire('POLY', (9200, 9800), 12200, 400, False),
                Device('nmos', 9800, 4000, 400, 2000, 'vertical', source_net='vss', drain_net='_net0'),
                Wire('POLY', 9200, (12200, 12800), 400, False),
                Device('pmos', 9200, 15000, 400, 4000, 'vertical', source_net='_net2', drain_net='vdd'),
            ],
            'i3': [
                Wire('METAL1', 8000, (6200, 13800), 600, True),
                Via('POLY', 'METAL1', 8000, 8000, 200),
                Wire('POLY', 7400, (7600, 8400), 600, False),
                Wire('POLY', (7200, 8000), 8000, 800, False),
                Wire('POLY', 7000, (5600, 12000), 400, False),
                Wire('POLY', (7000, 7200), 12200, 400, False),
                Device('nmos', 7000, 4000, 400, 2000, 'vertical', source_net='_net0', drain_net='vss'),
                Wire('POLY', 7200, (12200, 12800), 400, False),
                Device('pmos', 7200, 15000, 400, 4000, 'vertical', source_net='_net4', drain_net='_net2'),
            ],
            'nq': [
                Wire('METAL1', 18000, (4200, 15800), 600, True),
                Via('PDIF', 'METAL1', 18000, 14000, 200),
                Via('PDIF', 'METAL1', 18000, 16000, 200),
                Via('PDIF', 'METAL1', 18000, 12000, 200),
                Via('NDIF', 'METAL1', 18000, 4000, 200),
                Wire('NDIF', 18000, (1600, 4600), 1200, False),
                Wire('PDIF', 18000, (11400, 18600), 1200, False),
            ],
            'vdd': [
                Wire('METAL1', 16000, (16200, 17800), 600, False),
                Via('PDIF', 'METAL1', 16000, 18400, 200),
                Via('PDIF', 'METAL1', 16000, 16000, 200),
                Wire('PDIF', 15800, (11400, 18600), 800, False),
                Wire('METAL1', 20000, (12200, 17800), 600, False),
                Via('PDIF', 'METAL1', 20000, 18400, 200),
                Via('PDIF', 'METAL1', 20000, 16000, 200),
                Via('PDIF', 'METAL1', 20000, 12000, 200),
                Via('PDIF', 'METAL1', 20000, 14000, 200),
                Wire('PDIF', 20400, (11400, 18600), 800, False),
                Via('PDIF', 'METAL1', 10800, 18600, 200),
                Wire('PDIF', 10800, (13400, 18200), 1200, False),
                Via('NTIE', 'METAL1', 13200, 18200, 200),
                Wire('NTIE', 13200, (17000, 18400), 1200, False),
                Via('PDIF', 'METAL1', 1400, 18400, 200),
                Wire('PDIF', 1400, (13400, 18200), 800, False),
            ],
            'vss': [
                Wire('METAL1', 20000, (2200, 3800), 600, False),
                Via('NDIF', 'METAL1', 20000, 1800, 200),
                Via('NDIF', 'METAL1', 20000, 4000, 200),
                Wire('NDIF', 20400, (1600, 4600), 800, False),
                Wire('METAL1', 16000, (2200, 3800), 600, False),
                Via('NDIF', 'METAL1', 16000, 1800, 200),
                Via('NDIF', 'METAL1', 16000, 4000, 200),
                Wire('NDIF', 15800, (1600, 4600), 800, False),
                Via('PTIE', 'METAL1', 12000, 1600, 200),
                Wire('NDIF', 8400, (1800, 4600), 800, False),
                Via('NDIF', 'METAL1', 8400, 1600, 200),
            ],
        },
        finalize=True,
    ),
    StdCell(
        name='nmx2_x1', width=14000, height=20000,
        nets={
            '_net0': [
                Wire('NDIF', 5800, (1600, 4600), 400, False),
            ],
            '_net1': [
                Wire('NDIF', 10400, (1600, 4600), 800, False),
            ],
            '_net2': [
                Wire('PDIF', 10400, (11400, 18600), 800, False),
            ],
            '_net3': [
                Wire('PDIF', 5800, (11400, 18600), 400, False),
            ],
            'cmd': [
                Wire('METAL1', 6000, (8200, 13800), 600, True),
                Via('POLY', 'METAL1', 6000, 8000, 200),
                Wire('POLY', (2400, 9200), 8000, 400, False),
                Wire('POLY', 6400, (8000, 10000), 400, False),
                Wire('POLY', (6400, 6800), 10200, 400, False),
                Wire('POLY', 6800, (10200, 10800), 400, False),
                Device('pmos', 6800, 15000, 400, 8000, 'vertical', source_net='_net3', drain_net='nq'),
                Wire('POLY', 2400, (5600, 12400), 400, False),
                Wire('POLY', 9200, (5600, 8000), 400, False),
                Device('nmos', 9200, 3100, 400, 3800, 'vertical', source_net='nq', drain_net='_net1'),
                Device('nmos', 2400, 4000, 400, 2000, 'vertical', source_net='q', drain_net='vss'),
                Device('pmos', 2400, 15000, 400, 4000, 'vertical', source_net='q', drain_net='vdd'),
            ],
            'i0': [
                Wire('METAL1', 4000, (6200, 13800), 600, True),
                Via('POLY', 'METAL1', 4000, 6000, 200),
                Via('POLY', 'METAL1', 4000, 10000, 200),
                Wire('POLY', 4800, (10400, 11000), 400, False),
                Wire('POLY', (3800, 4800), 10400, 400, False),
                Device('pmos', 4800, 15000, 400, 8000, 'vertical', source_net='vdd', drain_net='_net3'),
                Device('nmos', 4800, 3100, 400, 3800, 'vertical', source_net='vss', drain_net='_net0'),
                Wire('POLY', (4000, 4800), 5600, 400, False),
                Wire('POLY', 4800, (5000, 5600), 400, False),
            ],
            'i1': [
                Wire('METAL1', 12000, (4200, 15800), 600, True),
                Via('POLY', 'METAL1', 12000, 6000, 200),
                Via('POLY', 'METAL1', 12000, 10000, 200),
                Device('pmos', 11600, 15000, 400, 8000, 'vertical', source_net='_net2', drain_net='vdd'),
                Wire('POLY', 11600, (9800, 10600), 400, False),
                Device('nmos', 11600, 3100, 400, 3800, 'vertical', source_net='_net1', drain_net='vss'),
                Wire('POLY', 11600, (5400, 6200), 400, False),
            ],
            'nq': [
                Wire('METAL1', 8000, (4200, 13800), 600, True),
                Via('PDIF', 'METAL1', 8000, 14000, 200),
                Via('NDIF', 'METAL1', 8000, 4000, 200),
                Via('PDIF', 'METAL1', 8000, 12000, 200),
                Wire('NDIF', 8000, (1600, 4600), 2000, False),
                Wire('PDIF', 8000, (11400, 18600), 2000, False),
            ],
            'q': [
                Wire('METAL1', 1600, (4200, 15800), 600, False),
                Via('PDIF', 'METAL1', 1600, 16000, 200),
                Wire('METAL1', (1400, 6000), 4000, 600, False),
                Via('NDIF', 'METAL1', 1600, 4000, 200),
                Via('PDIF', 'METAL1', 1600, 14000, 200),
                Wire('METAL1', (1800, 9800), 16000, 600, False),
                Wire('METAL1', 10000, (10200, 15800), 600, False),
                Via('POLY', 'METAL1', 10000, 10000, 200),
                Wire('POLY', (9200, 10200), 10400, 400, False),
                Wire('POLY', 9200, (10600, 10800), 400, False),
                Device('pmos', 9200, 15000, 400, 8000, 'vertical', source_net='nq', drain_net='_net2'),
                Wire('NDIF', 1400, (3400, 4600), 800, False),
                Wire('METAL1', 6000, (4200, 5800), 600, False),
                Via('POLY', 'METAL1', 6000, 6000, 200),
                Device('nmos', 6800, 3100, 400, 3800, 'vertical', source_net='_net0', drain_net='nq'),
                Wire('POLY', (6000, 6800), 5600, 400, False),
                Wire('POLY', 6800, (5200, 5600), 400, False),
                Wire('PDIF', 1400, (13400, 16600), 800, False),
            ],
            'vdd': [
                Via('PDIF', 'METAL1', 4000, 18400, 200),
                Wire('PDIF', 3800, (11400, 18600), 800, False),
                Wire('PDIF', 12600, (11400, 18600), 800, False),
                Via('PDIF', 'METAL1', 12400, 18400, 200),
            ],
            'vss': [
                Wire('NDIF', 12600, (1600, 4600), 800, False),
                Via('NDIF', 'METAL1', 12400, 1800, 200),
                Via('NDIF', 'METAL1', 4000, 1800, 200),
                Wire('NDIF', 3800, (1600, 4600), 800, False),
            ],
        },
        finalize=True,
    ),
    StdCell(
        name='nmx2_x4', width=24000, height=20000,
        nets={
            '_net1': [
                Wire('METAL1', 14800, (4200, 15800), 600, False),
                Via('PDIF', 'METAL1', 14800, 13600, 200),
                Via('NDIF', 'METAL1', 14800, 4000, 200),
                Via('POLY', 'METAL1', 15200, 10000, 200),
                Via('PDIF', 'METAL1', 14800, 16000, 200),
                Wire('POLY', (15200, 21200), 10000, 400, False),
                Wire('POLY', 18800, (5600, 10400), 400, False),
                Wire('POLY', 21200, (5600, 10400), 400, False),
                Device('nmos', 21200, 3000, 400, 4000, 'vertical', source_net='nq', drain_net='vss'),
                Device('pmos', 21200, 15000, 400, 8000, 'vertical', source_net='nq', drain_net='vdd'),
                Device('nmos', 18800, 3000, 400, 4000, 'vertical', source_net='vss', drain_net='nq'),
                Device('pmos', 18800, 15000, 400, 8000, 'vertical', source_net='vdd', drain_net='nq'),
                Wire('NDIF', 14800, (1600, 4200), 1200, False),
                Wire('PDIF', 14800, (13400, 16600), 1200, False),
            ],
            '_net2': [
                Wire('METAL1', 8000, (6200, 15800), 600, False),
                Via('NDIF', 'METAL1', 8000, 6000, 200),
                Via('PDIF', 'METAL1', 8000, 14000, 200),
                Via('POLY', 'METAL1', 8000, 9600, 200),
                Via('PDIF', 'METAL1', 8000, 16000, 200),
                Wire('POLY', (7800, 13600), 9200, 400, False),
                Wire('POLY', 13600, (4000, 12000), 400, False),
                Wire('POLY', 14000, (12200, 12800), 400, False),
                Wire('POLY', 13200, (3200, 3800), 400, False),
                Wire('POLY', (13600, 14000), 12200, 400, False),
                Wire('POLY', (13200, 13600), 3800, 400, False),
                Device('nmos', 13200, 2100, 400, 1800, 'vertical', source_net='vss', drain_net='_net1'),
                Device('pmos', 14000, 15000, 400, 4000, 'vertical', source_net='vdd', drain_net='_net1'),
                Wire('PDIF', 8000, (13400, 16600), 2000, False),
                Wire('NDIF', 8000, (1600, 6200), 1200, False),
                Wire('NDIF', 8000, (1800, 2600), 2000, False),
            ],
            '_net5': [
                Wire('METAL1', 1200, (4200, 15800), 600, False),
                Wire('METAL1', (1400, 9800), 4000, 600, False),
                Via('PDIF', 'METAL1', 1200, 16000, 200),
                Via('PDIF', 'METAL1', 1200, 14000, 200),
                Via('NDIF', 'METAL1', 1200, 4000, 200),
                Wire('NDIF', 1200, (1600, 4200), 1200, False),
                Wire('PDIF', 1200, (13400, 16600), 1200, False),
                Via('POLY', 'METAL1', 6400, 4000, 200),
                Wire('METAL1', 10000, (4200, 10600), 600, False),
                Via('POLY', 'METAL1', 10000, 10800, 200),
                Wire('POLY', 9400, (10600, 12400), 400, False),
                Device('pmos', 9400, 15000, 400, 4000, 'vertical', source_net='_net2', drain_net='_net0'),
                Device('nmos', 6400, 2100, 400, 1800, 'vertical', source_net='_net4', drain_net='_net2'),
                Wire('POLY', 6400, (3400, 3800), 400, False),
            ],
            'cmd': [
                Wire('METAL1', 6000, (6200, 15800), 600, True),
                Via('POLY', 'METAL1', 6000, 8000, 200),
                Wire('POLY', 6600, (8000, 12000), 400, False),
                Wire('POLY', (2600, 9600), 8000, 400, False),
                Wire('POLY', 9600, (3600, 8000), 400, False),
                Wire('POLY', 2600, (4000, 12400), 400, False),
                Wire('POLY', (2600, 2800), 3800, 400, False),
                Device('pmos', 2600, 15000, 400, 4000, 'vertical', source_net='_net5', drain_net='vdd'),
                Wire('POLY', 2800, (3200, 3800), 400, False),
                Device('nmos', 2800, 2100, 400, 1800, 'vertical', source_net='_net5', drain_net='vss'),
                Device('nmos', 9600, 2100, 400, 1800, 'vertical', source_net='_net2', drain_net='_net3'),
                Wire('POLY', (6600, 7200), 12200, 400, False),
                Wire('POLY', 7200, (12200, 12800), 400, False),
                Device('pmos', 7200, 15000, 400, 4000, 'vertical', source_net='_net2', drain_net='_net2'),
            ],
            'i0': [
                Wire('METAL1', 4000, (6200, 15800), 600, True),
                Via('POLY', 'METAL1', 4000, 6000, 200),
                Via('POLY', 'METAL1', 4000, 12000, 200),
                Wire('POLY', (3800, 5400), 12200, 400, False),
                Wire('POLY', 5400, (12200, 12800), 400, False),
                Device('pmos', 5400, 15000, 400, 4000, 'vertical', source_net='vdd', drain_net='_net2'),
                Wire('POLY', 4600, (3600, 5600), 400, False),
                Wire('POLY', (3800, 4600), 5600, 400, False),
                Device('nmos', 4600, 2100, 400, 1800, 'vertical', source_net='vss', drain_net='_net4'),
            ],
            'i1': [
                Wire('METAL1', 12000, (4200, 15800), 600, True),
                Via('POLY', 'METAL1', 12000, 6000, 200),
                Via('POLY', 'METAL1', 12000, 12000, 200),
                Wire('POLY', 11200, (12400, 13000), 400, False),
                Device('pmos', 11200, 15000, 400, 4000, 'vertical', source_net='_net0', drain_net='vdd'),
                Wire('POLY', (11200, 12200), 12400, 400, False),
                Wire('POLY', 11400, (3600, 5600), 400, False),
                Wire('POLY', (11400, 12200), 5600, 400, False),
                Device('nmos', 11400, 2100, 400, 1800, 'vertical', source_net='_net3', drain_net='vss'),
            ],
            'nq': [
                Wire('METAL1', 20000, (4200, 15800), 600, True),
                Via('PDIF', 'METAL1', 20000, 12000, 200),
                Via('PDIF', 'METAL1', 20000, 16000, 200),
                Via('PDIF', 'METAL1', 20000, 14000, 200),
                Via('NDIF', 'METAL1', 20000, 4000, 200),
                Wire('NDIF', 20000, (1400, 4600), 1200, False),
                Wire('PDIF', 20000, (11400, 18600), 1200, False),
            ],
            'vdd': [
                Wire('METAL1', 17600, (12200, 17800), 600, False),
                Via('PDIF', 'METAL1', 17600, 16000, 200),
                Via('PDIF', 'METAL1', 17600, 12000, 200),
                Via('PDIF', 'METAL1', 17600, 14000, 200),
                Via('PDIF', 'METAL1', 17600, 18200, 200),
                Wire('PDIF', 17600, (11400, 18600), 1200, False),
                Wire('METAL1', 22000, (12200, 17800), 600, False),
                Via('PDIF', 'METAL1', 22000, 16000, 200),
                Via('PDIF', 'METAL1', 22000, 12000, 200),
                Via('PDIF', 'METAL1', 22000, 14000, 200),
                Via('PDIF', 'METAL1', 22000, 18400, 200),
                Wire('PDIF', 22400, (11400, 18600), 800, False),
                Wire('PDIF', 12600, (13400, 18200), 800, False),
                Via('PDIF', 'METAL1', 12600, 18600, 200),
                Via('PDIF', 'METAL1', 4000, 18600, 200),
                Wire('PDIF', 4000, (13400, 18200), 800, False),
            ],
            'vss': [
                Wire('METAL1', 22000, (2200, 3800), 600, False),
                Via('NDIF', 'METAL1', 22000, 1600, 200),
                Via('NDIF', 'METAL1', 22000, 4000, 200),
                Wire('NDIF', 22400, (1400, 4600), 800, False),
                Wire('METAL1', 17600, (2200, 3800), 600, False),
                Via('NDIF', 'METAL1', 17600, 1800, 200),
                Via('NDIF', 'METAL1', 17600, 4000, 200),
                Wire('NDIF', 17600, (1400, 4600), 1200, False),
                Via('NDIF', 'METAL1', 12400, 1800, 200),
                Wire('NDIF', 12400, (1600, 2600), 1200, False),
                Wire('NDIF', 3600, (1600, 2600), 1200, False),
                Via('NDIF', 'METAL1', 3600, 1800, 200),
            ],
        },
        finalize=True,
    ),
    StdCell(
        name='nmx3_x1', width=24000, height=20000,
        nets={
            '_net1': [
                Wire('METAL1', (4600, 13000), 4000, 600, False),
                Via('NDIF', 'METAL1', 4400, 4000, 200),
                Via('NDIF', 'METAL1', 12800, 4000, 200),
                Wire('NDIF', 13000, (2600, 4200), 800, False),
                Wire('NDIF', 4400, (3000, 4200), 1200, False),
            ],
            '_net10': [
                Wire('METAL1', 4000, (6200, 11800), 600, False),
                Wire('METAL1', (4200, 9800), 12000, 600, False),
                Via('NDIF', 'METAL1', 4400, 6400, 200),
                Wire('METAL1', (4200, 7000), 6000, 600, False),
                Via('PDIF', 'METAL1', 4400, 12000, 200),
                Wire('PDIF', 4400, (11400, 13400), 1200, False),
                Via('POLY', 'METAL1', 7200, 6000, 200),
                Wire('POLY', 7400, (5200, 6000), 400, False),
                Device('nmos', 7400, 3400, 400, 2400, 'vertical', source_net='_net2', drain_net='nq'),
                Wire('NDIF', 4400, (6200, 7000), 1200, False),
                Via('POLY', 'METAL1', 10000, 12000, 200),
                Wire('POLY', 10400, (11800, 14200), 400, False),
                Wire('POLY', 10800, (14200, 14800), 400, False),
                Wire('POLY', (10400, 10800), 14200, 400, False),
                Device('pmos', 10800, 17000, 400, 4000, 'vertical', source_net='nq', drain_net='_net5'),
            ],
            '_net3': [
                Wire('METAL1', (4600, 13000), 16000, 600, False),
                Via('PDIF', 'METAL1', 4400, 16000, 200),
                Via('PDIF', 'METAL1', 13600, 16000, 200),
                Wire('PDIF', 4400, (15400, 18600), 1200, False),
            ],
            '_net4': [
                Wire('METAL1', (13800, 19800), 6000, 600, False),
                Wire('METAL1', 20000, (6200, 11800), 600, False),
                Via('NDIF', 'METAL1', 19600, 6400, 200),
                Via('POLY', 'METAL1', 13600, 6000, 200),
                Via('POLY', 'METAL1', 16800, 6000, 200),
                Wire('POLY', 16200, (4400, 6000), 400, False),
                Device('nmos', 16200, 2600, 400, 2400, 'vertical', source_net='vss', drain_net='_net7'),
                Wire('POLY', 14000, (6000, 14000), 400, False),
                Wire('POLY', (14000, 14800), 14200, 400, False),
                Wire('POLY', 14800, (14200, 14800), 400, False),
                Device('pmos', 14800, 17000, 400, 4000, 'vertical', source_net='_net3', drain_net='vdd'),
                Wire('NDIF', 19600, (6200, 7000), 1200, False),
                Via('PDIF', 'METAL1', 20000, 11800, 200),
                Wire('PDIF', 19600, (11400, 13400), 1200, False),
            ],
            '_net6': [
                Via('POLY', 'METAL1', 18000, 8000, 200),
                Wire('POLY', 18000, (4400, 8000), 400, False),
                Device('nmos', 18000, 2600, 400, 2400, 'vertical', source_net='_net7', drain_net='nq'),
            ],
            '_net9': [
                Wire('PDIF', 6800, (15400, 18600), 800, False),
            ],
            'cmd0': [
                Wire('METAL1', 14000, (8200, 12000), 600, True),
                Wire('METAL1', (14200, 15400), 10000, 600, False),
                Via('POLY', 'METAL1', 15600, 10000, 200),
                Wire('POLY', 16000, (7600, 14000), 400, False),
                Wire('POLY', (16000, 20600), 10000, 400, False),
                Wire('POLY', 20400, (8000, 10000), 400, False),
                Wire('POLY', 20800, (10000, 10800), 400, False),
                Device('pmos', 20800, 12400, 400, 2800, 'vertical', source_net='_net4', drain_net='vdd'),
                Device('nmos', 20400, 6600, 400, 1600, 'vertical', source_net='_net4', drain_net='vss'),
                Wire('POLY', (15200, 16000), 7600, 400, False),
                Wire('POLY', (16000, 16600), 14200, 400, False),
                Wire('POLY', 16600, (14200, 14800), 400, False),
                Device('pmos', 16600, 17000, 400, 4000, 'vertical', source_net='vdd', drain_net='_net8'),
                Wire('POLY', 15200, (4800, 7600), 400, False),
                Wire('POLY', (14400, 15200), 4600, 400, False),
                Wire('POLY', 14400, (4000, 4600), 400, False),
                Device('nmos', 14400, 2600, 400, 2400, 'vertical', source_net='_net1', drain_net='vss'),
            ],
            'cmd1': [
                Wire('METAL1', 2000, (6000, 14000), 600, True),
                Wire('METAL1', (2200, 7000), 14000, 600, False),
                Via('POLY', 'METAL1', 2000, 10000, 200),
                Wire('POLY', (2000, 3200), 10000, 800, False),
                Wire('POLY', 3600, (8000, 10400), 400, False),
                Device('pmos', 3600, 12400, 400, 2800, 'vertical', source_net='vdd', drain_net='_net10'),
                Device('nmos', 3600, 6600, 400, 1600, 'vertical', source_net='vss', drain_net='_net10'),
                Via('POLY', 'METAL1', 7200, 14000, 200),
                Device('pmos', 7600, 17000, 400, 4000, 'vertical', source_net='_net9', drain_net='nq'),
                Wire('POLY', 7600, (8000, 14000), 400, False),
                Wire('POLY', 7600, (14200, 14800), 400, False),
                Wire('POLY', (8000, 10200), 8000, 400, False),
                Wire('POLY', 10400, (5200, 8000), 400, False),
                Device('nmos', 10400, 3400, 400, 2400, 'vertical', source_net='nq', drain_net='_net0'),
            ],
            'i0': [
                Wire('METAL1', 18000, (10000, 12000), 800, True),
                Via('POLY', 'METAL1', 18000, 12000, 200),
                Wire('METAL1', 18000, (8800, 12000), 600, True),
                Wire('POLY', 17800, (12000, 14000), 400, False),
                Wire('POLY', (17800, 18400), 14200, 400, False),
                Wire('POLY', 18400, (14200, 14800), 400, False),
                Device('pmos', 18400, 17000, 400, 4000, 'vertical', source_net='_net8', drain_net='nq'),
            ],
            'i1': [
                Wire('METAL1', (10000, 10000), 10000, 600, True),
                Wire('METAL1', (8200, 9800), 10000, 600, False),
                Via('POLY', 'METAL1', 10000, 10000, 200),
                Wire('POLY', (10000, 12000), 10000, 400, False),
                Wire('POLY', 12000, (5200, 14000), 400, False),
                Device('nmos', 12000, 3400, 400, 2400, 'vertical', source_net='_net0', drain_net='_net1'),
                Wire('POLY', (12000, 12800), 14200, 400, False),
                Wire('POLY', 12800, (14200, 14800), 400, False),
                Device('pmos', 12800, 17000, 400, 4000, 'vertical', source_net='_net5', drain_net='_net3'),
            ],
            'i2': [
                Wire('METAL1', (6000, 6000), 10000, 600, True),
                Via('POLY', 'METAL1', 6000, 10000, 200),
                Wire('METAL1', 6000, (8600, 9800), 600, False),
                Wire('POLY', 6000, (10200, 14000), 400, False),
                Wire('POLY', 5800, (5200, 9400), 400, False),
                Device('nmos', 5800, 3400, 400, 2400, 'vertical', source_net='_net1', drain_net='_net2'),
                Wire('POLY', (5600, 6000), 14200, 400, False),
                Wire('POLY', 5600, (14200, 14800), 400, False),
                Device('pmos', 5600, 17000, 400, 4000, 'vertical', source_net='_net3', drain_net='_net9'),
            ],
            'nq': [
                Wire('METAL1', 22000, (4000, 14000), 600, True),
                Wire('METAL1', (19800, 21800), 4000, 600, False),
                Wire('METAL1', (9400, 21800), 14000, 600, False),
                Wire('METAL1', 12000, (8200, 13800), 600, False),
                Via('PDIF', 'METAL1', 9200, 14000, 200),
                Wire('METAL1', 19600, (14200, 15800), 600, False),
                Via('PDIF', 'METAL1', 19600, 16000, 200),
                Wire('PDIF', 19600, (15400, 18600), 1200, False),
                Wire('PDIF', 9200, (14200, 18600), 1200, False),
                Wire('METAL1', (9400, 11800), 8000, 600, False),
                Wire('METAL1', 9200, (6200, 7800), 600, False),
                Via('NDIF', 'METAL1', 9000, 6000, 200),
                Wire('NDIF', 9000, (2600, 6200), 1200, False),
                Via('NDIF', 'METAL1', 19600, 4000, 200),
                Wire('NDIF', 19600, (1800, 3800), 1200, False),
            ],
            'vdd': [
                Wire('METAL1', 2000, (16200, 18200), 600, False),
                Via('PDIF', 'METAL1', 2000, 16000, 200),
                Wire('PDIF', 2000, (11400, 15800), 1200, False),
                Wire('METAL1', 22200, (16200, 18600), 600, False),
                Via('PDIF', 'METAL1', 22200, 16000, 200),
                Wire('PDIF', 22200, (11400, 15800), 800, False),
                Via('PDIF', 'METAL1', 15600, 18400, 200),
                Wire('PDIF', 15600, (15400, 18600), 800, False),
            ],
            'vss': [
                Wire('METAL1', 15400, (2400, 3200), 800, False),
                Via('NDIF', 'METAL1', 15400, 3200, 200),
                Wire('NDIF', 15600, (1800, 3400), 800, False),
                Wire('METAL1', 2000, (1800, 3800), 600, False),
                Via('NDIF', 'METAL1', 2000, 4000, 200),
                Wire('NDIF', 2000, (4200, 7000), 1200, False),
                Via('NDIF', 'METAL1', 22000, 1800, 200),
                Wire('NDIF', 22000, (2200, 7000), 1200, False),
            ],
        },
        finalize=True,
    ),
    StdCell(
        name='no2_x1', width=8000, height=20000,
        nets={
            'i0': [
                Wire('METAL1', 6000, (6200, 15800), 600, True),
                Via('POLY', 'METAL1', 6000, 8000, 200),
                Wire('POLY', 5400, (5600, 10600), 400, False),
                Device('pmos', 5400, 15000, 400, 8000, 'vertical', source_net='_net0', drain_net='vdd'),
                Device('nmos', 5400, 4000, 400, 2000, 'vertical', source_net='nq', drain_net='vss'),
            ],
            'i1': [
                Wire('METAL1', 4000, (6200, 15800), 600, True),
                Via('POLY', 'METAL1', 4000, 10000, 200),
                Wire('POLY', 3400, (5600, 10400), 400, False),
                Device('pmos', 3400, 15000, 400, 8000, 'vertical', source_net='nq', drain_net='_net0'),
                Device('nmos', 3400, 4000, 400, 2000, 'vertical', source_net='vss', drain_net='nq'),
            ],
            'nq': [
                Wire('METAL1', 2000, (4200, 15800), 600, True),
                Via('PDIF', 'METAL1', 2000, 12000, 200),
                Via('PDIF', 'METAL1', 2000, 14000, 200),
                Via('PDIF', 'METAL1', 2000, 16000, 200),
                Wire('METAL1', (2200, 4400), 4000, 600, False),
                Via('NDIF', 'METAL1', 4200, 4000, 200),
                Wire('PDIF', 2800, (11400, 16600), 800, False),
                Wire('PDIF', 2000, (11400, 16600), 1200, False),
            ],
            'vdd': [
                Via('PDIF', 'METAL1', 6400, 18400, 200),
                Wire('PDIF', 6600, (11400, 18600), 800, False),
            ],
            'vss': [
                Wire('METAL1', 6400, (2400, 4000), 600, False),
                Via('NDIF', 'METAL1', 6400, 4000, 200),
                Wire('NDIF', 6600, (3400, 4600), 800, False),
                Wire('NDIF', 2000, (2200, 4600), 800, False),
                Via('NDIF', 'METAL1', 2000, 1600, 200),
            ],
        },
        finalize=True,
    ),
    StdCell(
        name='no2_x4', width=14000, height=20000,
        nets={
            '_net1': [
                Wire('METAL1', (3800, 5800), 4000, 600, False),
                Wire('METAL1', 6000, (4200, 15800), 600, False),
                Via('NDIF', 'METAL1', 3800, 4000, 200),
                Wire('METAL1', (1400, 10600), 16000, 600, False),
                Via('PDIF', 'METAL1', 1600, 16000, 200),
                Wire('METAL1', 10800, (10200, 15800), 600, False),
                Via('POLY', 'METAL1', 10400, 10000, 200),
                Wire('POLY', (10400, 11600), 10000, 800, False),
                Wire('POLY', 11600, (5600, 10400), 400, False),
                Device('pmos', 11600, 13000, 400, 4000, 'vertical', source_net='vdd', drain_net='_net2'),
                Device('nmos', 11600, 4000, 400, 2000, 'vertical', source_net='vss', drain_net='_net2'),
                Wire('PDIF', 1200, (11400, 18600), 800, False),
            ],
            '_net2': [
                Wire('METAL1', (10200, 12400), 8000, 600, False),
                Wire('METAL1', 12400, (4200, 11800), 600, False),
                Via('POLY', 'METAL1', 10400, 8000, 200),
                Wire('POLY', (6800, 10400), 8000, 400, False),
                Wire('POLY', 6800, (8200, 10400), 400, False),
                Wire('POLY', 9200, (6800, 8000), 400, False),
                Wire('POLY', 9200, (8200, 10400), 400, False),
                Wire('POLY', 7600, (5600, 7800), 400, False),
                Device('nmos', 7600, 3100, 400, 3800, 'vertical', source_net='vss', drain_net='nq'),
                Device('pmos', 9200, 15000, 400, 8000, 'vertical', source_net='nq', drain_net='vdd'),
                Wire('POLY', (9200, 9400), 6600, 400, False),
                Wire('POLY', 9400, (5400, 6600), 400, False),
                Device('nmos', 9400, 3100, 400, 3800, 'vertical', source_net='nq', drain_net='vss'),
                Device('pmos', 6800, 15000, 400, 8000, 'vertical', source_net='vdd', drain_net='nq'),
                Wire('METAL1', 12400, (12200, 13800), 600, False),
                Via('PDIF', 'METAL1', 12400, 12000, 200),
                Via('NDIF', 'METAL1', 12400, 4000, 200),
                Wire('NDIF', 12600, (3400, 4600), 800, False),
                Via('PDIF', 'METAL1', 12400, 14000, 200),
                Wire('PDIF', 12800, (11400, 14600), 800, False),
            ],
            'i0': [
                Wire('METAL1', 4000, (6200, 13800), 600, True),
                Via('POLY', 'METAL1', 4000, 10000, 200),
                Device('pmos', 4200, 15000, 400, 8000, 'vertical', source_net='_net0', drain_net='vdd'),
                Wire('POLY', 4800, (5600, 9600), 400, False),
                Wire('POLY', 4200, (10200, 10600), 400, False),
                Wire('POLY', (3800, 4800), 9600, 400, False),
                Device('nmos', 4800, 4000, 400, 2000, 'vertical', source_net='_net1', drain_net='vss'),
            ],
            'i1': [
                Wire('METAL1', 2000, (6200, 13800), 600, True),
                Via('POLY', 'METAL1', 2000, 8000, 200),
                Wire('POLY', 2400, (5800, 10600), 400, False),
                Wire('POLY', (2800, 3000), 5800, 400, False),
                Device('pmos', 2400, 15000, 400, 8000, 'vertical', source_net='_net1', drain_net='_net0'),
                Wire('POLY', 3000, (4800, 5600), 400, False),
                Device('nmos', 3000, 4000, 400, 2000, 'vertical', source_net='vss', drain_net='_net1'),
            ],
            'nq': [
                Wire('METAL1', 8000, (4200, 13800), 600, True),
                Via('PDIF', 'METAL1', 8000, 14000, 200),
                Via('PDIF', 'METAL1', 8000, 12000, 200),
                Via('NDIF', 'METAL1', 8400, 4000, 200),
                Wire('NDIF', 8400, (1600, 4600), 800, False),
                Wire('PDIF', 8000, (11400, 18600), 1200, False),
            ],
            'vdd': [
                Wire('PDIF', 5600, (11400, 18600), 800, False),
                Wire('PDIF', 5200, (11400, 18600), 1200, False),
                Via('PDIF', 'METAL1', 5600, 18200, 200),
                Wire('PDIF', 10200, (11400, 18600), 800, False),
                Via('PDIF', 'METAL1', 10000, 18200, 200),
                Wire('NTIE', 12400, (16400, 18400), 1200, False),
                Via('NTIE', 'METAL1', 12400, 18200, 200),
            ],
            'vss': [
                Wire('METAL1', 2000, (2200, 3800), 600, False),
                Via('NDIF', 'METAL1', 1400, 1600, 200),
                Via('NDIF', 'METAL1', 2000, 4000, 200),
                Wire('NDIF', 1600, (1600, 4600), 800, False),
                Wire('METAL1', 10400, (2400, 4000), 800, False),
                Via('NDIF', 'METAL1', 10400, 4000, 200),
                Wire('NDIF', 10200, (1600, 4600), 800, False),
                Via('NDIF', 'METAL1', 6600, 1800, 200),
                Wire('NDIF', 6400, (1600, 4600), 1200, False),
            ],
        },
        finalize=True,
    ),
    StdCell(
        name='no3_x1', width=10000, height=20000,
        nets={
            'i0': [
                Wire('METAL1', 6000, (8200, 15800), 600, True),
                Via('POLY', 'METAL1', 6000, 8000, 200),
                Wire('POLY', 5600, (8000, 10400), 400, False),
                Wire('POLY', (5200, 6200), 7600, 400, False),
                Wire('POLY', 5200, (5600, 7600), 400, False),
                Device('nmos', 5200, 4000, 400, 2000, 'vertical', source_net='vss', drain_net='nq'),
                Device('pmos', 5600, 15000, 400, 8000, 'vertical', source_net='_net0', drain_net='_net1'),
            ],
            'i1': [
                Wire('METAL1', 4000, (8200, 15800), 600, True),
                Via('POLY', 'METAL1', 4000, 10000, 200),
                Wire('POLY', 3800, (10200, 10600), 400, False),
                Wire('POLY', (2800, 4200), 9800, 400, False),
                Device('pmos', 3800, 15000, 400, 8000, 'vertical', source_net='nq', drain_net='_net0'),
                Wire('POLY', 2800, (5600, 9600), 400, False),
                Device('nmos', 2800, 4000, 400, 2000, 'vertical', source_net='nq', drain_net='vss'),
            ],
            'i2': [
                Wire('METAL1', 8000, (4200, 15800), 600, True),
                Via('POLY', 'METAL1', 8000, 6000, 200),
                Wire('POLY', 7200, (5000, 5400), 400, False),
                Device('nmos', 7200, 4000, 400, 2000, 'vertical', source_net='nq', drain_net='vss'),
                Wire('POLY', (7200, 8200), 5600, 400, False),
                Wire('POLY', 7400, (6000, 10400), 400, False),
                Device('pmos', 7400, 15000, 400, 8000, 'vertical', source_net='_net1', drain_net='vdd'),
            ],
            'nq': [
                Wire('METAL1', 2000, (4200, 15800), 600, True),
                Via('PDIF', 'METAL1', 2000, 12000, 200),
                Wire('METAL1', (2000, 6000), 6000, 600, False),
                Via('PDIF', 'METAL1', 2000, 16000, 200),
                Via('PDIF', 'METAL1', 2000, 14000, 200),
                Via('NDIF', 'METAL1', 2000, 4000, 200),
                Wire('NDIF', 1400, (3400, 4600), 800, False),
                Wire('METAL1', 6200, (4000, 6000), 600, False),
                Via('NDIF', 'METAL1', 6200, 4000, 200),
                Wire('NDIF', 6200, (3400, 4600), 1200, False),
                Wire('PDIF', 2800, (11400, 16600), 800, False),
                Wire('PDIF', 2000, (11400, 16600), 1200, False),
            ],
            'vdd': [
                Via('PDIF', 'METAL1', 8200, 18400, 200),
                Wire('PDIF', 8400, (11400, 18600), 800, False),
            ],
            'vss': [
                Wire('METAL1', 4000, (2400, 3800), 600, False),
                Via('NDIF', 'METAL1', 4000, 4000, 200),
                Wire('NDIF', 3800, (3400, 4600), 800, False),
                Wire('NDIF', 8600, (1600, 4600), 800, False),
                Via('NDIF', 'METAL1', 8400, 1600, 200),
            ],
        },
        finalize=True,
    ),
    StdCell(
        name='no3_x4', width=16000, height=20000,
        nets={
            '_net1': [
                Wire('METAL1', 12800, (10200, 15800), 600, False),
                Via('POLY', 'METAL1', 12400, 10000, 200),
                Wire('METAL1', (1400, 12600), 16000, 600, False),
                Via('PDIF', 'METAL1', 1200, 16000, 200),
                Wire('METAL1', 7600, (4200, 15800), 600, False),
                Wire('METAL1', (1400, 7600), 4000, 600, False),
                Via('NDIF', 'METAL1', 1400, 4000, 200),
                Via('NDIF', 'METAL1', 6000, 4000, 200),
                Wire('NDIF', 6000, (3400, 4600), 1200, False),
                Wire('NDIF', 1200, (3400, 4600), 800, False),
                Wire('PDIF', 1200, (11400, 18600), 1200, False),
                Wire('POLY', (12400, 13600), 10000, 800, False),
                Wire('POLY', 13600, (5600, 10400), 400, False),
                Device('nmos', 13600, 4000, 400, 2000, 'vertical', source_net='_net3', drain_net='_net2'),
                Device('pmos', 13600, 13000, 400, 4000, 'vertical', source_net='vdd', drain_net='_net2'),
            ],
            '_net2': [
                Wire('METAL1', (12200, 14200), 8000, 600, False),
                Wire('METAL1', 14400, (4200, 11800), 600, False),
                Via('POLY', 'METAL1', 12400, 8000, 200),
                Wire('POLY', (8800, 12400), 8000, 800, False),
                Wire('POLY', 11200, (5600, 7800), 400, False),
                Wire('POLY', 9600, (5600, 7800), 400, False),
                Wire('POLY', 8800, (8200, 10400), 400, False),
                Wire('POLY', 11200, (8000, 10400), 400, False),
                Device('pmos', 11200, 15000, 400, 8000, 'vertical', source_net='nq', drain_net='vdd'),
                Device('pmos', 8800, 15000, 400, 8000, 'vertical', source_net='vdd', drain_net='nq'),
                Device('nmos', 9600, 3100, 400, 3800, 'vertical', source_net='vss', drain_net='nq'),
                Device('nmos', 11400, 3100, 400, 3800, 'vertical', source_net='nq', drain_net='_net3'),
                Wire('POLY', (11200, 11400), 5600, 400, False),
                Via('NDIF', 'METAL1', 14400, 4000, 200),
                Via('PDIF', 'METAL1', 14400, 12000, 200),
                Wire('PDIF', 14800, (11400, 14600), 800, False),
                Wire('NDIF', 14600, (3400, 4600), 800, False),
            ],
            '_net3': [
                Wire('NDIF', 12200, (1600, 4600), 800, False),
                Via('NDIF', 'METAL1', 12400, 4000, 200),
            ],
            'i0': [
                Wire('METAL1', 6000, (6200, 13800), 600, True),
                Via('POLY', 'METAL1', 6000, 10000, 200),
                Device('pmos', 6000, 15000, 400, 8000, 'vertical', source_net='_net0', drain_net='vdd'),
                Wire('POLY', 6000, (10200, 10600), 400, False),
                Wire('POLY', (5800, 7200), 9600, 400, False),
                Wire('POLY', 7200, (5600, 9600), 400, False),
                Device('nmos', 7200, 4000, 400, 2000, 'vertical', source_net='_net1', drain_net='vss'),
            ],
            'i1': [
                Wire('METAL1', 4000, (6200, 13800), 600, True),
                Via('POLY', 'METAL1', 4000, 8000, 200),
                Wire('POLY', 4000, (6000, 10400), 400, False),
                Device('pmos', 4000, 15000, 400, 8000, 'vertical', source_net='_net4', drain_net='_net0'),
                Wire('POLY', (4000, 5200), 5800, 400, False),
                Wire('POLY', 5200, (5200, 5800), 400, False),
                Device('nmos', 5200, 4000, 400, 2000, 'vertical', source_net='vss', drain_net='_net1'),
            ],
            'i2': [
                Wire('METAL1', 2000, (6200, 13800), 600, True),
                Via('POLY', 'METAL1', 2000, 6000, 200),
                Device('nmos', 2200, 4000, 400, 2000, 'vertical', source_net='_net1', drain_net='vss'),
                Wire('POLY', 2200, (5400, 10400), 400, False),
                Device('pmos', 2200, 15000, 400, 8000, 'vertical', source_net='_net1', drain_net='_net4'),
            ],
            'nq': [
                Wire('METAL1', 10000, (4000, 13800), 600, True),
                Via('PDIF', 'METAL1', 10000, 12000, 200),
                Via('NDIF', 'METAL1', 10400, 4000, 200),
                Via('PDIF', 'METAL1', 10000, 14000, 200),
                Wire('NDIF', 10400, (1600, 4600), 800, False),
                Wire('PDIF', 10000, (11400, 18600), 1200, False),
            ],
            'vdd': [
                Wire('PDIF', 12200, (11400, 18600), 800, False),
                Via('PDIF', 'METAL1', 12000, 18200, 200),
                Via('PDIF', 'METAL1', 7600, 18200, 200),
                Wire('PDIF', 6800, (11400, 18600), 1200, False),
                Wire('PDIF', 7600, (11400, 18600), 1200, False),
                Wire('NTIE', 14400, (16800, 18000), 1200, False),
                Via('NTIE', 'METAL1', 14400, 18200, 200),
            ],
            'vss': [
                Wire('METAL1', 12200, (1600, 3200), 600, False),
                Wire('NDIF', 3400, (3400, 4600), 800, False),
                Wire('NDIF', 3800, (1800, 4600), 800, False),
                Via('NDIF', 'METAL1', 3800, 1600, 200),
                Wire('NDIF', 8600, (1600, 4600), 800, False),
                Via('NDIF', 'METAL1', 8800, 1800, 200),
            ],
        },
        finalize=True,
    ),
    StdCell(
        name='no4_x1', width=12000, height=20000,
        nets={
            'i0': [
                Wire('METAL1', 6000, (8200, 15800), 600, True),
                Via('POLY', 'METAL1', 6000, 8000, 200),
                Wire('POLY', 5200, (5600, 7600), 400, False),
                Wire('POLY', (5200, 6200), 7600, 400, False),
                Wire('POLY', 5400, (8000, 10400), 400, False),
                Device('pmos', 5400, 15000, 400, 8000, 'vertical', source_net='_net0', drain_net='_net1'),
                Device('nmos', 5200, 4000, 400, 2000, 'vertical', source_net='nq', drain_net='vss'),
            ],
            'i1': [
                Wire('METAL1', 4000, (8200, 15800), 600, True),
                Via('POLY', 'METAL1', 4000, 10000, 200),
                Device('pmos', 3800, 15000, 400, 8000, 'vertical', source_net='nq', drain_net='_net0'),
                Wire('POLY', (2800, 4000), 9600, 400, False),
                Wire('POLY', 3800, (10200, 10600), 400, False),
                Wire('POLY', 2800, (5600, 9600), 400, False),
                Device('nmos', 2800, 4000, 400, 2000, 'vertical', source_net='vss', drain_net='nq'),
            ],
            'i2': [
                Wire('METAL1', 8000, (8200, 15800), 600, True),
                Via('POLY', 'METAL1', 8000, 8000, 200),
                Wire('POLY', 7400, (5400, 10200), 400, False),
                Wire('POLY', (7200, 7400), 10200, 400, False),
                Device('nmos', 7400, 4000, 400, 2000, 'vertical', source_net='vss', drain_net='nq'),
                Wire('POLY', 7200, (10200, 10800), 400, False),
                Device('pmos', 7200, 15000, 400, 8000, 'vertical', source_net='_net1', drain_net='_net2'),
            ],
            'i3': [
                Wire('METAL1', 10000, (6200, 15800), 600, True),
                Via('POLY', 'METAL1', 10000, 8000, 200),
                Wire('POLY', 9600, (5600, 10000), 400, False),
                Device('nmos', 9600, 4000, 400, 2000, 'vertical', source_net='nq', drain_net='vss'),
                Wire('POLY', (9000, 9600), 10200, 400, False),
                Wire('POLY', 9000, (10200, 10800), 400, False),
                Device('pmos', 9000, 15000, 400, 8000, 'vertical', source_net='_net2', drain_net='vdd'),
            ],
            'nq': [
                Wire('METAL1', 2000, (6200, 15800), 600, True),
                Via('PDIF', 'METAL1', 2000, 16000, 200),
                Via('PDIF', 'METAL1', 2000, 14000, 200),
                Wire('METAL1', (2000, 3200), 6000, 600, False),
                Via('PDIF', 'METAL1', 2000, 12000, 200),
                Wire('METAL1', (3600, 8200), 6000, 600, False),
                Wire('METAL1', 8400, (4000, 6000), 600, False),
                Wire('METAL1', 4000, (4000, 6000), 600, False),
                Via('NDIF', 'METAL1', 4000, 4000, 200),
                Wire('NDIF', 3600, (3400, 4600), 1200, False),
                Via('NDIF', 'METAL1', 8400, 4000, 200),
                Wire('NDIF', 8400, (3400, 4600), 1200, False),
                Wire('PDIF', 2800, (11400, 16600), 1200, False),
                Wire('PDIF', 2000, (11400, 16600), 1200, False),
            ],
            'vdd': [
                Wire('PDIF', 10000, (11400, 18600), 1200, False),
                Via('PDIF', 'METAL1', 10000, 18200, 200),
            ],
            'vss': [
                Wire('METAL1', 2000, (2400, 4000), 600, False),
                Via('NDIF', 'METAL1', 2000, 4000, 200),
                Wire('METAL1', 10400, (2400, 3800), 800, False),
                Via('NDIF', 'METAL1', 10400, 3800, 200),
                Wire('NDIF', 10600, (3400, 4600), 800, False),
                Wire('METAL1', 6400, (2600, 4000), 600, False),
                Via('NDIF', 'METAL1', 6400, 4000, 200),
                Wire('NDIF', 6400, (3400, 4600), 800, False),
            ],
        },
        finalize=True,
    ),
    StdCell(
        name='no4_x4', width=20000, height=20000,
        nets={
            '_net2': [
                Wire('METAL1', 2000, (12200, 15800), 600, False),
                Via('PDIF', 'METAL1', 2000, 14000, 200),
                Via('PDIF', 'METAL1', 2000, 12000, 200),
                Via('PDIF', 'METAL1', 2000, 16000, 200),
                Wire('METAL1', 2000, (4200, 11800), 600, False),
                Wire('METAL1', (2200, 15800), 4000, 600, False),
                Via('NDIF', 'METAL1', 9000, 4000, 200),
                Via('NDIF', 'METAL1', 4000, 4000, 200),
                Wire('METAL1', 16000, (4200, 9800), 600, False),
                Via('POLY', 'METAL1', 16800, 10000, 200),
                Wire('METAL1', (16200, 16600), 10000, 600, False),
                Wire('METAL1', (16200, 16600), 6000, 600, False),
                Via('POLY', 'METAL1', 16800, 6000, 200),
                Wire('POLY', (16800, 17600), 5600, 400, False),
                Device('nmos', 17600, 4000, 400, 2000, 'vertical', source_net='vss', drain_net='_net4'),
                Wire('POLY', 17600, (5400, 5600), 400, False),
                Wire('POLY', 17600, (10200, 10600), 400, False),
                Device('pmos', 17600, 13000, 400, 4000, 'vertical', source_net='vdd', drain_net='_net4'),
                Wire('POLY', (16800, 17600), 10200, 800, False),
                Wire('PDIF', 2800, (11400, 16600), 1200, False),
                Wire('PDIF', 2000, (11400, 16600), 1200, False),
            ],
            '_net4': [
                Wire('METAL1', 18400, (4200, 11800), 600, False),
                Via('POLY', 'METAL1', 18400, 8000, 200),
                Via('PDIF', 'METAL1', 18400, 12000, 200),
                Wire('METAL1', 18400, (12200, 13800), 600, False),
                Via('NDIF', 'METAL1', 18400, 4000, 200),
                Wire('NDIF', 18600, (3400, 4600), 800, False),
                Wire('PDIF', 18600, (11400, 14600), 800, False),
                Via('PDIF', 'METAL1', 18400, 14000, 200),
                Wire('POLY', (12800, 18800), 8000, 800, False),
                Wire('POLY', 15200, (5000, 10400), 400, False),
                Wire('POLY', 12400, (5000, 10400), 400, False),
                Device('nmos', 12400, 2900, 400, 3400, 'vertical', source_net='vss', drain_net='nq'),
                Device('pmos', 12800, 15000, 400, 8000, 'vertical', source_net='vdd', drain_net='nq'),
                Wire('POLY', (12400, 12800), 10400, 400, False),
                Device('nmos', 15200, 2900, 400, 3400, 'vertical', source_net='nq', drain_net='vss'),
                Device('pmos', 15200, 15000, 400, 8000, 'vertical', source_net='nq', drain_net='vdd'),
            ],
            'i0': [
                Wire('METAL1', 6000, (6200, 15800), 600, True),
                Via('POLY', 'METAL1', 6000, 8000, 200),
                Wire('POLY', (5200, 6000), 7600, 400, False),
                Wire('POLY', 5600, (8000, 10400), 400, False),
                Device('pmos', 5600, 15000, 400, 8000, 'vertical', source_net='_net0', drain_net='_net1'),
                Wire('POLY', 5000, (5600, 7600), 400, False),
                Device('nmos', 5000, 4000, 400, 2000, 'vertical', source_net='_net2', drain_net='vss'),
            ],
            'i1': [
                Wire('METAL1', 4000, (6200, 15800), 600, True),
                Via('POLY', 'METAL1', 4000, 10000, 200),
                Wire('POLY', 4000, (10200, 10600), 400, False),
                Wire('POLY', 3200, (5600, 9600), 400, False),
                Device('pmos', 4000, 15000, 400, 8000, 'vertical', source_net='_net2', drain_net='_net0'),
                Wire('POLY', (3400, 4200), 9600, 400, False),
                Device('nmos', 3200, 4000, 400, 2000, 'vertical', source_net='vss', drain_net='_net2'),
            ],
            'i2': [
                Wire('METAL1', 8000, (6200, 15800), 600, True),
                Via('POLY', 'METAL1', 8000, 6000, 200),
                Device('nmos', 8200, 4000, 400, 2000, 'vertical', source_net='vss', drain_net='_net2'),
                Wire('POLY', 8200, (5400, 5800), 400, False),
                Wire('POLY', 7600, (6000, 10000), 400, False),
                Wire('POLY', 7200, (10200, 10800), 400, False),
                Wire('POLY', (7200, 7600), 10200, 400, False),
                Device('pmos', 7200, 15000, 400, 8000, 'vertical', source_net='_net1', drain_net='_net3'),
            ],
            'i3': [
                Wire('METAL1', 10000, (6200, 15800), 600, True),
                Via('POLY', 'METAL1', 10000, 8000, 200),
                Wire('POLY', 9600, (6000, 10000), 400, False),
                Wire('POLY', 10000, (5200, 5800), 400, False),
                Wire('POLY', (8800, 9600), 10200, 400, False),
                Wire('POLY', (9600, 10000), 5800, 400, False),
                Wire('POLY', 8800, (10200, 10800), 400, False),
                Device('pmos', 8800, 15000, 400, 8000, 'vertical', source_net='_net3', drain_net='vdd'),
                Device('nmos', 10000, 4000, 400, 2000, 'vertical', source_net='_net2', drain_net='vss'),
            ],
            'nq': [
                Wire('METAL1', 14000, (6200, 15800), 600, True),
                Via('PDIF', 'METAL1', 14000, 14000, 200),
                Via('NDIF', 'METAL1', 14000, 6000, 200),
                Via('PDIF', 'METAL1', 14000, 16000, 200),
                Via('PDIF', 'METAL1', 14000, 12000, 200),
                Wire('NDIF', 13800, (1600, 6200), 800, False),
                Wire('PDIF', 14000, (11400, 18600), 1200, False),
            ],
            'vdd': [
                Wire('METAL1', 16000, (12200, 17800), 600, False),
                Via('PDIF', 'METAL1', 16000, 18400, 200),
                Via('PDIF', 'METAL1', 16000, 16000, 200),
                Via('PDIF', 'METAL1', 16000, 12000, 200),
                Via('PDIF', 'METAL1', 16000, 14000, 200),
                Wire('PDIF', 16200, (11400, 18600), 800, False),
                Wire('PDIF', 11600, (11400, 18600), 1200, False),
                Wire('PDIF', 11200, (11400, 18600), 1600, False),
                Via('PDIF', 'METAL1', 11600, 18200, 200),
                Wire('PDIF', 10000, (11400, 18600), 1200, False),
                Via('PDIF', 'METAL1', 10000, 18200, 200),
                Via('NTIE', 'METAL1', 18400, 18200, 200),
                Wire('NTIE', 18400, (16600, 18400), 1200, False),
            ],
            'vss': [
                Wire('NDIF', 6600, (1600, 4600), 1200, False),
                Via('NDIF', 'METAL1', 6600, 1800, 200),
                Wire('NDIF', 16200, (1600, 4200), 800, False),
                Via('NDIF', 'METAL1', 16000, 1800, 200),
                Wire('NDIF', 1800, (1800, 4600), 800, False),
                Via('NDIF', 'METAL1', 1600, 1800, 200),
                Wire('NDIF', 11400, (1600, 4200), 800, False),
                Via('NDIF', 'METAL1', 11600, 1800, 200),
            ],
        },
        finalize=True,
    ),
    StdCell(
        name='noa22_x1', width=12000, height=20000,
        nets={
            '_net0': [
                Wire('NDIF', 3600, (1600, 4600), 1200, False),
            ],
            '_net1': [
                Wire('METAL1', 1600, (14200, 15800), 600, False),
                Via('PDIF', 'METAL1', 1600, 14000, 200),
                Via('PDIF', 'METAL1', 1600, 16000, 200),
                Wire('METAL1', (1800, 5800), 16000, 600, False),
                Via('PDIF', 'METAL1', 6000, 16000, 200),
                Wire('PDIF', 6000, (11400, 18600), 1200, False),
                Wire('PDIF', 1400, (11400, 18600), 800, False),
            ],
            'i0': [
                Wire('METAL1', 2000, (4200, 11800), 600, True),
                Via('POLY', 'METAL1', 2000, 8000, 200),
                Wire('POLY', 2400, (5600, 10400), 400, False),
                Device('nmos', 2400, 3100, 400, 3800, 'vertical', source_net='vss', drain_net='_net0'),
                Device('pmos', 2400, 15000, 400, 8000, 'vertical', source_net='_net1', drain_net='nq'),
            ],
            'i1': [
                Wire('METAL1', 4000, (4200, 11800), 600, True),
                Via('POLY', 'METAL1', 4000, 8000, 200),
                Wire('POLY', 4000, (5600, 10400), 400, False),
                Wire('POLY', (4000, 4800), 10400, 400, False),
                Wire('POLY', (4000, 4800), 5600, 400, False),
                Device('nmos', 4800, 3100, 400, 3800, 'vertical', source_net='_net0', drain_net='nq'),
                Device('pmos', 4800, 15000, 400, 8000, 'vertical', source_net='nq', drain_net='_net1'),
            ],
            'i2': [
                Wire('METAL1', 8000, (4200, 15800), 600, True),
                Via('POLY', 'METAL1', 8000, 8000, 200),
                Wire('POLY', 8000, (5600, 10400), 400, False),
                Wire('POLY', (7200, 8000), 10400, 400, False),
                Wire('POLY', (7200, 8000), 5600, 400, False),
                Device('nmos', 7200, 3100, 400, 3800, 'vertical', source_net='nq', drain_net='vss'),
                Device('pmos', 7200, 15000, 400, 8000, 'vertical', source_net='_net1', drain_net='vdd'),
            ],
            'nq': [
                Wire('METAL1', 6000, (4200, 13800), 600, True),
                Via('NDIF', 'METAL1', 6000, 4000, 200),
                Via('NDIF', 'METAL1', 6000, 4000, 200),
                Wire('METAL1', (3800, 5800), 14000, 600, False),
                Via('PDIF', 'METAL1', 3600, 14000, 200),
                Wire('PDIF', 3600, (11400, 18600), 1200, False),
                Wire('NDIF', 6000, (1600, 4600), 1200, False),
            ],
            'vdd': [
                Wire('METAL1', 10400, (11400, 17400), 600, False),
                Via('NTIE', 'METAL1', 10400, 16000, 200),
                Via('NTIE', 'METAL1', 10400, 11800, 200),
                Wire('NTIE', 10400, (11200, 13600), 1200, False),
                Wire('NTIE', 10400, (14600, 16600), 1200, False),
                Via('PDIF', 'METAL1', 8400, 18200, 200),
                Wire('PDIF', 8400, (11400, 18600), 800, False),
            ],
            'vss': [
                Wire('METAL1', 10400, (2200, 6600), 600, False),
                Via('PTIE', 'METAL1', 10400, 7000, 200),
                Via('PTIE', 'METAL1', 10400, 1800, 200),
                Wire('PTIE', 10400, (2000, 3400), 1200, False),
                Wire('PTIE', 10400, (4200, 6600), 1200, False),
                Wire('NDIF', 1400, (1600, 4600), 800, False),
                Via('NDIF', 'METAL1', 1600, 1800, 200),
                Via('NDIF', 'METAL1', 8000, 1800, 200),
                Wire('NDIF', 8400, (1600, 4600), 800, False),
            ],
        },
        finalize=True,
    ),
    StdCell(
        name='noa22_x4', width=20000, height=20000,
        nets={
            '_net0': [
                Wire('METAL1', (4200, 13000), 14000, 600, False),
                Via('PDIF', 'METAL1', 6400, 14000, 200),
                Wire('METAL1', 13200, (10200, 13800), 600, False),
                Wire('METAL1', 4000, (4200, 13800), 600, False),
                Via('NDIF', 'METAL1', 4000, 4000, 200),
                Wire('NDIF', 4000, (3400, 4600), 1200, False),
                Via('POLY', 'METAL1', 13200, 10000, 200),
                Device('pmos', 12400, 13000, 400, 4000, 'vertical', source_net='_net3', drain_net='vdd'),
                Wire('POLY', 12800, (5600, 10400), 400, False),
                Wire('POLY', (12400, 12800), 10400, 400, False),
                Device('nmos', 12400, 4000, 400, 2000, 'vertical', source_net='_net3', drain_net='vss'),
                Wire('POLY', (12400, 12800), 5600, 400, False),
                Wire('PDIF', 6400, (13400, 16600), 800, False),
            ],
            '_net1': [
                Wire('METAL1', (4200, 8600), 16000, 600, False),
                Via('PDIF', 'METAL1', 4000, 16000, 200),
                Via('PDIF', 'METAL1', 8800, 16000, 200),
                Wire('PDIF', 8800, (13400, 16600), 1200, False),
                Wire('PDIF', 4000, (13400, 16600), 800, False),
            ],
            '_net2': [
                Wire('NDIF', 6400, (3400, 4600), 1200, False),
            ],
            '_net3': [
                Wire('METAL1', (11400, 13800), 8000, 600, False),
                Via('POLY', 'METAL1', 14000, 8000, 200),
                Wire('METAL1', 11200, (4200, 11800), 600, False),
                Via('NDIF', 'METAL1', 11200, 4000, 200),
                Via('PDIF', 'METAL1', 11200, 12000, 200),
                Wire('PDIF', 11200, (11400, 14600), 1200, False),
                Wire('NDIF', 11200, (3400, 4600), 1200, False),
                Wire('POLY', (14000, 17200), 8000, 800, False),
                Wire('POLY', 15200, (5600, 10400), 400, False),
                Wire('POLY', 17200, (5600, 10400), 400, False),
                Device('nmos', 17200, 3100, 400, 3800, 'vertical', source_net='nq', drain_net='vss'),
                Device('pmos', 17200, 15000, 400, 8000, 'vertical', source_net='nq', drain_net='vdd'),
                Wire('POLY', (14800, 15200), 10400, 400, False),
                Wire('POLY', (14800, 15200), 5600, 400, False),
                Device('pmos', 14800, 15000, 400, 8000, 'vertical', source_net='vdd', drain_net='nq'),
                Device('nmos', 14800, 3100, 400, 3800, 'vertical', source_net='vss', drain_net='nq'),
            ],
            'i0': [
                Wire('METAL1', 8000, (4200, 11800), 600, True),
                Via('POLY', 'METAL1', 8000, 8000, 200),
                Wire('POLY', 8000, (5600, 12400), 400, False),
                Wire('POLY', (7200, 8000), 5600, 400, False),
                Wire('POLY', (7200, 8000), 12400, 400, False),
                Device('pmos', 7200, 15000, 400, 4000, 'vertical', source_net='_net0', drain_net='_net1'),
                Device('nmos', 7200, 4000, 400, 2000, 'vertical', source_net='_net2', drain_net='vss'),
            ],
            'i1': [
                Wire('METAL1', 6000, (4200, 11800), 600, True),
                Via('POLY', 'METAL1', 6000, 8000, 200),
                Wire('POLY', 6000, (5600, 12400), 400, False),
                Wire('POLY', (5200, 6000), 12400, 400, False),
                Wire('POLY', (5200, 6000), 5600, 400, False),
                Device('nmos', 5200, 4000, 400, 2000, 'vertical', source_net='_net0', drain_net='_net2'),
                Device('pmos', 5200, 15000, 400, 4000, 'vertical', source_net='_net1', drain_net='_net0'),
            ],
            'i2': [
                Wire('METAL1', 2000, (4200, 15800), 600, True),
                Via('POLY', 'METAL1', 2000, 8000, 200),
                Wire('POLY', (2000, 2800), 8000, 800, False),
                Wire('POLY', 3200, (5600, 12400), 400, False),
                Device('nmos', 3200, 4000, 400, 2000, 'vertical', source_net='vss', drain_net='_net0'),
                Device('pmos', 3200, 15000, 400, 4000, 'vertical', source_net='vdd', drain_net='_net1'),
            ],
            'nq': [
                Wire('METAL1', 16000, (4200, 15800), 600, True),
                Via('PDIF', 'METAL1', 16000, 14000, 200),
                Via('PDIF', 'METAL1', 16000, 16000, 200),
                Via('NDIF', 'METAL1', 16000, 4000, 200),
                Via('PDIF', 'METAL1', 16000, 12000, 200),
                Wire('NDIF', 16000, (1600, 4600), 1200, False),
                Wire('PDIF', 16000, (11400, 18600), 1200, False),
            ],
            'vdd': [
                Wire('METAL1', 18000, (12200, 17800), 600, False),
                Via('PDIF', 'METAL1', 18000, 16000, 200),
                Via('PDIF', 'METAL1', 18000, 14000, 200),
                Via('PDIF', 'METAL1', 18000, 12000, 200),
                Via('PDIF', 'METAL1', 18000, 18400, 200),
                Wire('PDIF', 18400, (11400, 18600), 800, False),
                Wire('METAL1', 14000, (16200, 17800), 600, False),
                Via('PDIF', 'METAL1', 14000, 18400, 200),
                Via('PDIF', 'METAL1', 14000, 16000, 200),
                Wire('PDIF', 13800, (11400, 18600), 800, False),
                Wire('NTIE', (9000, 11400), 18400, 1200, False),
                Via('NTIE', 'METAL1', 11200, 18400, 200),
                Via('NTIE', 'METAL1', 9200, 18400, 200),
                Wire('PDIF', 1800, (13400, 17800), 800, False),
                Via('PDIF', 'METAL1', 1800, 18600, 200),
            ],
            'vss': [
                Wire('METAL1', 14000, (2200, 3800), 600, False),
                Via('NDIF', 'METAL1', 14000, 1800, 200),
                Via('NDIF', 'METAL1', 14000, 4000, 200),
                Wire('NDIF', 13800, (1600, 4600), 800, False),
                Wire('METAL1', 18000, (2200, 3800), 600, False),
                Via('NDIF', 'METAL1', 18000, 4000, 200),
                Via('NDIF', 'METAL1', 18000, 1800, 200),
                Wire('NDIF', 18400, (1600, 4600), 800, False),
                Via('NDIF', 'METAL1', 1600, 1800, 200),
                Wire('NDIF', 1600, (2600, 4600), 1200, False),
                Via('NDIF', 'METAL1', 8800, 1800, 200),
                Wire('NDIF', 8800, (2600, 4600), 1200, False),
            ],
        },
        finalize=True,
    ),
    StdCell(
        name='noa2a22_x1', width=14000, height=20000,
        nets={
            '_net0': [
                Wire('METAL1', (2000, 10600), 16000, 600, False),
                Via('PDIF', 'METAL1', 1600, 16000, 200),
                Via('PDIF', 'METAL1', 10800, 16000, 200),
                Via('PDIF', 'METAL1', 6000, 16000, 200),
                Wire('PDIF', 6000, (11400, 18600), 1200, False),
                Wire('PDIF', 10800, (15000, 18600), 1200, False),
                Wire('PDIF', 10400, (11400, 14600), 800, False),
                Wire('PDIF', 1400, (11400, 18600), 800, False),
            ],
            '_net1': [
                Wire('NDIF', 3600, (1600, 4600), 1200, False),
            ],
            '_net2': [
                Wire('NDIF', 8400, (1600, 4600), 1200, False),
            ],
            'i0': [
                Wire('METAL1', 2000, (4200, 11800), 600, True),
                Via('POLY', 'METAL1', 2000, 8000, 200),
                Wire('POLY', 2400, (5600, 10400), 400, False),
                Device('pmos', 2400, 15000, 400, 8000, 'vertical', source_net='_net0', drain_net='nq'),
                Device('nmos', 2400, 3100, 400, 3800, 'vertical', source_net='vss', drain_net='_net1'),
            ],
            'i1': [
                Wire('METAL1', 4000, (4200, 11800), 600, True),
                Via('POLY', 'METAL1', 4000, 8000, 200),
                Wire('POLY', 4000, (5600, 10400), 400, False),
                Wire('POLY', (4000, 4800), 10400, 400, False),
                Wire('POLY', (4000, 4800), 5600, 400, False),
                Device('nmos', 4800, 3100, 400, 3800, 'vertical', source_net='_net1', drain_net='nq'),
                Device('pmos', 4800, 15000, 400, 8000, 'vertical', source_net='nq', drain_net='_net0'),
            ],
            'i2': [
                Wire('METAL1', 10000, (4200, 13800), 600, True),
                Via('POLY', 'METAL1', 10000, 8000, 200),
                Wire('POLY', 9600, (5600, 10400), 400, False),
                Device('pmos', 9600, 15000, 400, 8000, 'vertical', source_net='vdd', drain_net='_net0'),
                Device('nmos', 9600, 3100, 400, 3800, 'vertical', source_net='_net2', drain_net='vss'),
            ],
            'i3': [
                Wire('METAL1', 8000, (4200, 13800), 600, True),
                Via('POLY', 'METAL1', 8000, 8000, 200),
                Wire('POLY', 8000, (5600, 10400), 400, False),
                Wire('POLY', (7200, 8000), 5600, 400, False),
                Wire('POLY', (7200, 8000), 10400, 400, False),
                Device('pmos', 7200, 15000, 400, 8000, 'vertical', source_net='_net0', drain_net='vdd'),
                Device('nmos', 7200, 3100, 400, 3800, 'vertical', source_net='nq', drain_net='_net2'),
            ],
            'nq': [
                Wire('METAL1', 6000, (4200, 13800), 600, True),
                Via('NDIF', 'METAL1', 6000, 4000, 200),
                Via('NDIF', 'METAL1', 6000, 4000, 200),
                Wire('METAL1', (3800, 6000), 14000, 600, False),
                Via('PDIF', 'METAL1', 3600, 14000, 200),
                Wire('PDIF', 3600, (11400, 18600), 1200, False),
                Wire('NDIF', 6000, (1600, 4600), 1200, False),
            ],
            'vdd': [
                Wire('METAL1', 12400, (11800, 17800), 600, False),
                Via('NTIE', 'METAL1', 12400, 13200, 200),
                Via('NTIE', 'METAL1', 12400, 11600, 200),
                Wire('NTIE', 12400, (11400, 13400), 1200, False),
                Via('PDIF', 'METAL1', 8400, 18200, 200),
                Wire('PDIF', 8400, (11400, 18600), 1200, False),
            ],
            'vss': [
                Wire('NDIF', 1400, (1600, 4600), 800, False),
                Via('NDIF', 'METAL1', 1600, 1800, 200),
                Via('NDIF', 'METAL1', 10800, 1800, 200),
                Wire('NDIF', 10800, (1600, 4600), 1200, False),
            ],
        },
        finalize=True,
    ),
    StdCell(
        name='noa2a22_x4', width=22000, height=20000,
        nets={
            '_net0': [
                Wire('METAL1', (3800, 15000), 14000, 600, False),
                Via('PDIF', 'METAL1', 3600, 14000, 200),
                Wire('METAL1', 15200, (10200, 13800), 600, False),
                Wire('METAL1', 6000, (4200, 13800), 600, False),
                Via('NDIF', 'METAL1', 6000, 4000, 200),
                Wire('NDIF', 6000, (3400, 4600), 1200, False),
                Via('POLY', 'METAL1', 15600, 10000, 200),
                Wire('POLY', (14400, 15200), 10000, 800, False),
                Wire('POLY', 14400, (5600, 10400), 400, False),
                Device('pmos', 14400, 13000, 400, 4000, 'vertical', source_net='_net2', drain_net='vdd'),
                Device('nmos', 14400, 4000, 400, 2000, 'vertical', source_net='_net2', drain_net='vss'),
                Wire('PDIF', 3800, (13400, 16600), 400, False),
            ],
            '_net1': [
                Wire('METAL1', (1600, 10600), 16000, 600, False),
                Via('PDIF', 'METAL1', 6000, 16000, 200),
                Via('PDIF', 'METAL1', 10800, 16000, 200),
                Via('PDIF', 'METAL1', 1600, 16000, 200),
                Wire('PDIF', 1400, (13400, 16600), 800, False),
            ],
            '_net2': [
                Wire('METAL1', (13400, 15800), 8000, 600, False),
                Via('POLY', 'METAL1', 15600, 8000, 200),
                Wire('METAL1', 13200, (4200, 11800), 600, False),
                Via('NDIF', 'METAL1', 13200, 4000, 200),
                Via('PDIF', 'METAL1', 13200, 12000, 200),
                Wire('PDIF', 13200, (11400, 14600), 1200, False),
                Wire('NDIF', 13200, (3400, 4600), 1200, False),
                Wire('POLY', (16000, 19200), 8000, 800, False),
                Wire('POLY', 16800, (5600, 10400), 400, False),
                Wire('POLY', 19200, (5600, 10400), 400, False),
                Device('pmos', 19200, 15000, 400, 8000, 'vertical', source_net='nq', drain_net='vdd'),
                Device('nmos', 19200, 3100, 400, 3800, 'vertical', source_net='nq', drain_net='vss'),
                Device('nmos', 16800, 3100, 400, 3800, 'vertical', source_net='vss', drain_net='nq'),
                Device('pmos', 16800, 15000, 400, 8000, 'vertical', source_net='vdd', drain_net='nq'),
            ],
            '_net3': [
                Wire('NDIF', 3600, (3400, 4600), 1200, False),
            ],
            '_net4': [
                Wire('NDIF', 8400, (3400, 4600), 1200, False),
            ],
            'i0': [
                Wire('METAL1', 2000, (6000, 11800), 600, True),
                Via('POLY', 'METAL1', 2000, 8000, 200),
                Wire('POLY', 2600, (5600, 12400), 400, False),
                Device('nmos', 2600, 4000, 400, 2000, 'vertical', source_net='vss', drain_net='_net3'),
                Device('pmos', 2600, 15000, 400, 4000, 'vertical', source_net='_net1', drain_net='_net0'),
            ],
            'i1': [
                Wire('METAL1', 4000, (4200, 11800), 600, True),
                Via('POLY', 'METAL1', 4000, 8000, 200),
                Wire('POLY', 4000, (5600, 12400), 400, False),
                Wire('POLY', (4000, 4800), 12400, 400, False),
                Wire('POLY', (4000, 4800), 5600, 400, False),
                Device('nmos', 4800, 4000, 400, 2000, 'vertical', source_net='_net3', drain_net='_net0'),
                Device('pmos', 4800, 15000, 400, 4000, 'vertical', source_net='_net0', drain_net='_net1'),
            ],
            'i2': [
                Wire('METAL1', 10000, (4200, 11800), 600, True),
                Via('POLY', 'METAL1', 10000, 8000, 200),
                Wire('POLY', 10000, (5600, 12800), 400, False),
                Wire('POLY', (9200, 10000), 5600, 400, False),
                Device('pmos', 10000, 15000, 400, 4000, 'vertical', source_net='vdd', drain_net='_net1'),
                Device('nmos', 9200, 4000, 400, 2000, 'vertical', source_net='_net4', drain_net='vss'),
            ],
            'i3': [
                Wire('METAL1', 8000, (4200, 11800), 600, True),
                Via('POLY', 'METAL1', 8000, 8000, 200),
                Wire('POLY', 8000, (5600, 12000), 400, False),
                Wire('POLY', (6800, 8000), 12200, 400, False),
                Wire('POLY', (7200, 8000), 5600, 400, False),
                Device('nmos', 7200, 4000, 400, 2000, 'vertical', source_net='_net0', drain_net='_net4'),
                Wire('POLY', 6800, (12200, 12800), 400, False),
                Device('pmos', 6800, 15000, 400, 4000, 'vertical', source_net='_net1', drain_net='vdd'),
            ],
            'nq': [
                Wire('METAL1', 18000, (4200, 15800), 600, True),
                Via('PDIF', 'METAL1', 18000, 16000, 200),
                Via('NDIF', 'METAL1', 18000, 4000, 200),
                Via('PDIF', 'METAL1', 18000, 12000, 200),
                Via('PDIF', 'METAL1', 18000, 14000, 200),
                Wire('NDIF', 18000, (1600, 4600), 1200, False),
                Wire('PDIF', 18000, (11400, 18600), 1200, False),
            ],
            'vdd': [
                Wire('METAL1', 16000, (16200, 17800), 600, False),
                Via('PDIF', 'METAL1', 16000, 18400, 200),
                Via('PDIF', 'METAL1', 16000, 16000, 200),
                Wire('PDIF', 15800, (11400, 18600), 800, False),
                Wire('METAL1', 20000, (12200, 17800), 600, False),
                Via('PDIF', 'METAL1', 20000, 12000, 200),
                Via('PDIF', 'METAL1', 20000, 16000, 200),
                Via('PDIF', 'METAL1', 20000, 14000, 200),
                Via('PDIF', 'METAL1', 20000, 18400, 200),
                Wire('PDIF', 20400, (11400, 18600), 800, False),
                Via('NTIE', 'METAL1', 13600, 18200, 200),
                Wire('NTIE', (12400, 14200), 18400, 800, False),
                Wire('PDIF', 8400, (13400, 18200), 1200, False),
                Via('PDIF', 'METAL1', 8400, 18600, 200),
            ],
            'vss': [
                Wire('METAL1', 1800, (2000, 3800), 800, False),
                Via('NDIF', 'METAL1', 1800, 3800, 200),
                Wire('METAL1', 20400, (2200, 3800), 600, False),
                Via('NDIF', 'METAL1', 20400, 4000, 200),
                Via('NDIF', 'METAL1', 20400, 1800, 200),
                Wire('NDIF', 20400, (1600, 4600), 1200, False),
                Wire('METAL1', 16000, (2200, 3800), 600, False),
                Via('NDIF', 'METAL1', 16000, 1800, 200),
                Via('NDIF', 'METAL1', 16000, 4000, 200),
                Wire('NDIF', 15800, (1600, 4600), 800, False),
                Via('NDIF', 'METAL1', 10800, 1800, 200),
                Wire('NDIF', 10800, (1800, 4600), 1200, False),
            ],
        },
        finalize=True,
    ),
    StdCell(
        name='noa2a2a23_x1', width=20000, height=20000,
        nets={
            '_net1': [
                Wire('METAL1', (1600, 10600), 16000, 600, False),
                Via('PDIF', 'METAL1', 1600, 16000, 200),
                Via('PDIF', 'METAL1', 10800, 16000, 200),
                Via('PDIF', 'METAL1', 6000, 16000, 200),
                Wire('PDIF', 6000, (11400, 18600), 1200, False),
                Wire('PDIF', 10800, (11400, 18600), 1200, False),
                Wire('PDIF', 1400, (11400, 18600), 800, False),
            ],
            '_net2': [
                Wire('METAL1', (8600, 16200), 14000, 600, False),
                Wire('METAL1', 16400, (14200, 15800), 600, False),
                Via('PDIF', 'METAL1', 8400, 14000, 200),
                Wire('PDIF', 8400, (11400, 18600), 1200, False),
                Via('PDIF', 'METAL1', 16400, 16000, 200),
                Wire('PDIF', 16400, (11400, 18600), 1200, False),
            ],
            'i0': [
                Wire('METAL1', 18000, (6200, 11800), 600, True),
                Via('POLY', 'METAL1', 18000, 10000, 200),
                Device('pmos', 17600, 15000, 400, 8000, 'vertical', source_net='_net2', drain_net='vdd'),
                Wire('POLY', 17600, (5600, 10400), 400, False),
                Device('nmos', 17600, 3100, 400, 3800, 'vertical', source_net='_net3', drain_net='vss'),
            ],
            'i1': [
                Wire('METAL1', 16000, (6200, 11800), 600, True),
                Via('POLY', 'METAL1', 16000, 10000, 200),
                Wire('POLY', 15800, (5600, 10000), 400, False),
                Wire('POLY', (15200, 16200), 10400, 400, False),
                Device('pmos', 15200, 15000, 400, 8000, 'vertical', source_net='vdd', drain_net='_net2'),
                Wire('POLY', 15200, (10400, 11000), 400, False),
                Device('nmos', 15800, 3100, 400, 3800, 'vertical', source_net='nq', drain_net='_net3'),
            ],
            'i2': [
                Wire('METAL1', 10000, (6200, 11800), 600, True),
                Via('POLY', 'METAL1', 10000, 10000, 200),
                Wire('POLY', 9600, (6000, 10400), 400, False),
                Device('pmos', 9600, 15000, 400, 8000, 'vertical', source_net='_net2', drain_net='_net1'),
                Wire('POLY', (9000, 9600), 5800, 400, False),
                Wire('POLY', 9000, (5200, 5800), 400, False),
                Device('nmos', 9000, 3100, 400, 3800, 'vertical', source_net='_net0', drain_net='vss'),
            ],
            'i3': [
                Wire('METAL1', 8000, (6200, 11800), 600, True),
                Via('POLY', 'METAL1', 8000, 10000, 200),
                Wire('POLY', 7600, (6000, 10200), 400, False),
                Wire('POLY', (7200, 8200), 10400, 400, False),
                Device('pmos', 7200, 15000, 400, 8000, 'vertical', source_net='_net1', drain_net='_net2'),
                Wire('POLY', 7200, (10400, 11000), 400, False),
                Wire('POLY', (7200, 7600), 5800, 400, False),
                Wire('POLY', 7200, (5200, 5800), 400, False),
                Device('nmos', 7200, 3100, 400, 3800, 'vertical', source_net='nq', drain_net='_net0'),
            ],
            'i4': [
                Wire('METAL1', 6000, (6200, 13800), 600, True),
                Via('POLY', 'METAL1', 6000, 8000, 200),
                Wire('POLY', 5600, (6000, 10000), 400, False),
                Wire('POLY', (5000, 5600), 5800, 400, False),
                Wire('POLY', (4800, 5600), 10200, 400, False),
                Wire('POLY', 4800, (10200, 10800), 400, False),
                Device('pmos', 4800, 15000, 400, 8000, 'vertical', source_net='nq', drain_net='_net1'),
                Wire('POLY', 5000, (5200, 5800), 400, False),
                Device('nmos', 5000, 3100, 400, 3800, 'vertical', source_net='_net4', drain_net='nq'),
            ],
            'i5': [
                Wire('METAL1', 4000, (6200, 11800), 600, True),
                Via('POLY', 'METAL1', 4000, 8000, 200),
                Wire('POLY', 3600, (6000, 10000), 400, False),
                Wire('POLY', (2400, 3600), 10200, 400, False),
                Wire('POLY', 3200, (5400, 5800), 400, False),
                Wire('POLY', (3200, 3600), 5800, 400, False),
                Device('nmos', 3200, 3100, 400, 3800, 'vertical', source_net='vss', drain_net='_net4'),
                Wire('POLY', 2400, (10200, 10800), 400, False),
                Device('pmos', 2400, 15000, 400, 8000, 'vertical', source_net='_net1', drain_net='nq'),
            ],
            'nq': [
                Wire('METAL1', 2000, (4200, 13800), 600, True),
                Wire('METAL1', (2000, 14600), 4000, 600, False),
                Wire('METAL1', (2000, 3400), 14000, 600, False),
                Via('PDIF', 'METAL1', 3600, 14000, 200),
                Wire('PDIF', 3600, (11400, 18600), 1200, False),
                Via('NDIF', 'METAL1', 14800, 4000, 200),
                Via('NDIF', 'METAL1', 6000, 4000, 200),
                Wire('NDIF', 6000, (1600, 4600), 1200, False),
                Wire('NDIF', 14800, (1600, 4600), 1200, False),
            ],
            'vdd': [
                Wire('METAL1', 18400, (14200, 18200), 600, False),
                Via('PDIF', 'METAL1', 18400, 16000, 200),
                Via('PDIF', 'METAL1', 18400, 18400, 200),
                Via('PDIF', 'METAL1', 18400, 14000, 200),
                Wire('PDIF', 18600, (11400, 18600), 800, False),
                Wire('METAL1', 14000, (16200, 18600), 600, False),
                Via('PDIF', 'METAL1', 14000, 16000, 200),
                Wire('PDIF', 14000, (11400, 18600), 1200, False),
            ],
            'vss': [
                Wire('METAL1', 18400, (1400, 3800), 600, False),
                Via('NDIF', 'METAL1', 18400, 1800, 200),
                Via('NDIF', 'METAL1', 18400, 4000, 200),
                Wire('NDIF', 18600, (1600, 4600), 800, False),
                Wire('NDIF', 10000, (1600, 4600), 1200, False),
                Via('NDIF', 'METAL1', 10000, 1800, 200),
                Via('NDIF', 'METAL1', 2400, 1800, 200),
                Wire('NDIF', 2000, (1600, 4600), 800, False),
                Via('PTIE', 'METAL1', 12400, 1600, 200),
                Wire('PTIE', 12400, (2000, 3400), 1200, False),
            ],
        },
        finalize=True,
    ),
    StdCell(
        name='noa2a2a23_x4', width=26000, height=20000,
        nets={
            '_net0': [
                Wire('METAL1', (1400, 10600), 16000, 600, False),
                Via('PDIF', 'METAL1', 6000, 16000, 200),
                Via('PDIF', 'METAL1', 1200, 16000, 200),
                Via('PDIF', 'METAL1', 10800, 16000, 200),
                Wire('PDIF', 10800, (11400, 16000), 1200, False),
                Wire('PDIF', 1200, (11400, 18600), 1200, False),
                Wire('PDIF', 6000, (11400, 18600), 1200, False),
            ],
            '_net1': [
                Wire('METAL1', (8600, 15000), 14000, 600, False),
                Via('PDIF', 'METAL1', 8400, 14000, 200),
                Wire('METAL1', 15200, (14200, 15800), 600, False),
                Via('PDIF', 'METAL1', 15200, 16000, 200),
                Wire('PDIF', 15200, (11400, 18600), 1200, False),
                Wire('PDIF', 8400, (11400, 18600), 1200, False),
            ],
            '_net3': [
                Wire('METAL1', 22800, (4200, 5800), 600, False),
                Via('POLY', 'METAL1', 22800, 6000, 200),
                Wire('METAL1', (2200, 22600), 4000, 600, False),
                Via('NDIF', 'METAL1', 6000, 4000, 200),
                Wire('METAL1', 2000, (4200, 13600), 600, False),
                Via('NDIF', 'METAL1', 13600, 4000, 200),
                Wire('NDIF', 13600, (1600, 4600), 1200, False),
                Wire('METAL1', (2200, 3400), 13800, 600, False),
                Via('PDIF', 'METAL1', 3600, 14000, 200),
                Wire('PDIF', 3600, (11400, 18600), 1200, False),
                Wire('NDIF', 6000, (1600, 4600), 1200, False),
                Wire('POLY', (22800, 23600), 6000, 800, False),
                Wire('POLY', 24000, (5600, 10400), 400, False),
                Device('nmos', 24000, 4000, 400, 2000, 'vertical', source_net='vss', drain_net='_net6'),
                Device('pmos', 24000, 13000, 400, 4000, 'vertical', source_net='vdd', drain_net='_net6'),
            ],
            '_net6': [
                Wire('METAL1', (22200, 24600), 8000, 600, False),
                Wire('METAL1', 24800, (4200, 13800), 600, False),
                Via('POLY', 'METAL1', 22000, 8000, 200),
                Wire('POLY', (21600, 22000), 8000, 800, False),
                Wire('POLY', 21600, (5600, 10400), 400, False),
                Wire('POLY', (18800, 21200), 8000, 400, False),
                Wire('POLY', 18400, (5600, 10400), 400, False),
                Device('pmos', 18400, 15000, 400, 8000, 'vertical', source_net='vdd', drain_net='nq'),
                Device('nmos', 18400, 3100, 400, 3800, 'vertical', source_net='vss', drain_net='nq'),
                Device('pmos', 21600, 15000, 400, 8000, 'vertical', source_net='nq', drain_net='vdd'),
                Device('nmos', 21600, 3100, 400, 3800, 'vertical', source_net='nq', drain_net='vss'),
                Via('PDIF', 'METAL1', 24800, 14000, 200),
                Via('PDIF', 'METAL1', 24800, 12000, 200),
                Via('NDIF', 'METAL1', 24800, 4000, 200),
                Wire('NDIF', 25000, (3400, 4600), 800, False),
                Wire('PDIF', 25000, (11400, 14600), 800, False),
            ],
            'i0': [
                Wire('METAL1', 16000, (6200, 11800), 600, True),
                Via('POLY', 'METAL1', 16000, 10000, 200),
                Device('pmos', 16400, 15000, 400, 8000, 'vertical', source_net='_net1', drain_net='vdd'),
                Wire('POLY', 16400, (10000, 10800), 400, False),
                Wire('POLY', 16600, (5600, 10200), 400, False),
                Device('nmos', 16600, 3100, 400, 3800, 'vertical', source_net='_net5', drain_net='vss'),
            ],
            'i1': [
                Wire('METAL1', 14000, (6200, 11800), 600, True),
                Via('POLY', 'METAL1', 14000, 10000, 200),
                Device('pmos', 14000, 15000, 400, 8000, 'vertical', source_net='vdd', drain_net='_net1'),
                Wire('POLY', 14000, (6000, 10800), 400, False),
                Wire('POLY', (14000, 14800), 5800, 400, False),
                Wire('POLY', 14800, (5200, 5800), 400, False),
                Device('nmos', 14800, 3100, 400, 3800, 'vertical', source_net='_net3', drain_net='_net5'),
            ],
            'i2': [
                Wire('METAL1', 10000, (6200, 11800), 600, True),
                Via('POLY', 'METAL1', 10000, 10000, 200),
                Device('pmos', 9600, 15000, 400, 8000, 'vertical', source_net='_net1', drain_net='_net0'),
                Wire('POLY', 9600, (6000, 10400), 400, False),
                Wire('POLY', (9000, 9600), 5800, 400, False),
                Wire('POLY', 9000, (5200, 5800), 400, False),
                Device('nmos', 9000, 3100, 400, 3800, 'vertical', source_net='_net2', drain_net='vss'),
            ],
            'i3': [
                Wire('METAL1', 8000, (6200, 11800), 600, True),
                Via('POLY', 'METAL1', 8000, 8000, 200),
                Wire('POLY', 7600, (6000, 10200), 400, False),
                Wire('POLY', (7200, 7600), 10200, 400, False),
                Wire('POLY', 7200, (5200, 5800), 400, False),
                Wire('POLY', (7200, 7600), 5800, 400, False),
                Wire('POLY', 7200, (10200, 10800), 400, False),
                Device('pmos', 7200, 15000, 400, 8000, 'vertical', source_net='_net0', drain_net='_net1'),
                Device('nmos', 7200, 3100, 400, 3800, 'vertical', source_net='_net3', drain_net='_net2'),
            ],
            'i4': [
                Wire('METAL1', 6000, (6200, 13800), 600, True),
                Via('POLY', 'METAL1', 6000, 8000, 200),
                Wire('POLY', 5600, (6000, 10200), 400, False),
                Wire('POLY', (4800, 5600), 5800, 400, False),
                Wire('POLY', (4800, 5600), 10200, 400, False),
                Wire('POLY', 4800, (10200, 10800), 400, False),
                Device('pmos', 4800, 15000, 400, 8000, 'vertical', source_net='_net3', drain_net='_net0'),
                Wire('POLY', 4800, (5200, 5800), 400, False),
                Device('nmos', 4800, 3100, 400, 3800, 'vertical', source_net='_net4', drain_net='_net3'),
            ],
            'i5': [
                Wire('METAL1', 4000, (6200, 11800), 600, True),
                Via('POLY', 'METAL1', 4000, 8000, 200),
                Wire('POLY', 3600, (6000, 10200), 400, False),
                Wire('POLY', (3000, 3600), 5800, 400, False),
                Wire('POLY', (2400, 3600), 10200, 400, False),
                Wire('POLY', 2400, (10200, 10800), 400, False),
                Device('pmos', 2400, 15000, 400, 8000, 'vertical', source_net='_net0', drain_net='_net3'),
                Wire('POLY', 3000, (5200, 5800), 400, False),
                Device('nmos', 3000, 3100, 400, 3800, 'vertical', source_net='vss', drain_net='_net4'),
            ],
            'nq': [
                Wire('METAL1', 20000, (6200, 15800), 600, True),
                Via('PDIF', 'METAL1', 20000, 12000, 200),
                Via('PDIF', 'METAL1', 20000, 16000, 200),
                Via('NDIF', 'METAL1', 20000, 6000, 200),
                Via('PDIF', 'METAL1', 20000, 14000, 200),
                Wire('NDIF', 20000, (1600, 5800), 1200, False),
                Wire('PDIF', 20000, (11400, 18600), 1200, False),
            ],
            'vdd': [
                Wire('METAL1', 17600, (14200, 18200), 600, False),
                Via('PDIF', 'METAL1', 17600, 14000, 200),
                Via('PDIF', 'METAL1', 17600, 18400, 200),
                Via('PDIF', 'METAL1', 17600, 16000, 200),
                Wire('PDIF', 17600, (11400, 18600), 1200, False),
                Wire('METAL1', 22400, (14200, 18200), 600, False),
                Via('PDIF', 'METAL1', 22400, 14000, 200),
                Via('PDIF', 'METAL1', 22400, 18400, 200),
                Via('PDIF', 'METAL1', 22400, 16000, 200),
                Wire('PDIF', 22400, (11400, 18600), 1200, False),
                Wire('NTIE', 24400, (16600, 18400), 1200, False),
                Via('NTIE', 'METAL1', 24400, 18400, 200),
                Via('PDIF', 'METAL1', 12400, 18400, 200),
                Wire('PDIF', 12800, (11400, 18600), 800, False),
            ],
            'vss': [
                Via('NDIF', 'METAL1', 2000, 1800, 200),
                Wire('NDIF', 2000, (1600, 4600), 1200, False),
                Via('NDIF', 'METAL1', 22400, 1800, 200),
                Wire('NDIF', 22400, (1600, 4600), 1200, False),
                Via('NDIF', 'METAL1', 17600, 1800, 200),
                Wire('NDIF', 17600, (1600, 4600), 1200, False),
                Via('NDIF', 'METAL1', 10000, 1800, 200),
                Wire('NDIF', 10000, (1600, 4600), 1200, False),
            ],
        },
        finalize=True,
    ),
    StdCell(
        name='noa2a2a2a24_x1', width=28000, height=20000,
        nets={
            '_net0': [
                Wire('METAL1', (6200, 10600), 14000, 600, False),
                Via('PDIF', 'METAL1', 6000, 14000, 200),
                Wire('METAL1', 6000, (14200, 15800), 600, False),
                Via('PDIF', 'METAL1', 10800, 14000, 200),
                Wire('PDIF', 10800, (11400, 18600), 1200, False),
                Wire('PDIF', 6000, (11400, 18600), 1200, False),
                Via('PDIF', 'METAL1', 6000, 16000, 200),
                Wire('METAL1', (1400, 5800), 16000, 600, False),
                Via('PDIF', 'METAL1', 1600, 16000, 200),
                Wire('METAL1', 1600, (14200, 15800), 600, False),
                Wire('PDIF', 1400, (11400, 18600), 800, False),
                Via('PDIF', 'METAL1', 1600, 14000, 200),
            ],
            '_net1': [
                Wire('METAL1', (20200, 22600), 16000, 600, False),
                Via('PDIF', 'METAL1', 22800, 16000, 200),
                Wire('METAL1', 20000, (14200, 15800), 600, False),
                Wire('METAL1', (15800, 19800), 14000, 600, False),
                Via('PDIF', 'METAL1', 15600, 14000, 200),
                Wire('PDIF', 15600, (11400, 18600), 1200, False),
                Wire('PDIF', 22800, (11400, 18600), 1200, False),
            ],
            '_net2': [
                Wire('METAL1', (8600, 17800), 16000, 600, False),
                Via('PDIF', 'METAL1', 13200, 16000, 200),
                Wire('METAL1', 13200, (14200, 15800), 600, False),
                Via('PDIF', 'METAL1', 18000, 16000, 200),
                Via('PDIF', 'METAL1', 8400, 16000, 200),
                Wire('PDIF', 8400, (11400, 18600), 1200, False),
                Wire('PDIF', 18000, (11400, 18600), 1200, False),
                Wire('PDIF', 13200, (11400, 18600), 1200, False),
                Via('PDIF', 'METAL1', 13200, 14000, 200),
            ],
            '_net3': [
                Wire('NDIF', 3800, (1800, 4600), 1200, False),
            ],
            '_net4': [
                Wire('NDIF', 15600, (1800, 4600), 1200, False),
            ],
            '_net5': [
                Wire('NDIF', 10800, (1800, 4600), 1200, False),
            ],
            '_net6': [
                Wire('NDIF', 22800, (1800, 4600), 1200, False),
            ],
            'i0': [
                Wire('METAL1', 24000, (6200, 13800), 600, True),
                Via('POLY', 'METAL1', 24000, 10000, 200),
                Device('pmos', 24000, 15000, 400, 8000, 'vertical', source_net='_net1', drain_net='vdd'),
                Wire('POLY', 24000, (5600, 10400), 400, False),
                Device('nmos', 24000, 3200, 400, 3600, 'vertical', source_net='_net6', drain_net='vss'),
            ],
            'i1': [
                Wire('METAL1', 22000, (6200, 13800), 600, True),
                Via('POLY', 'METAL1', 22000, 10000, 200),
                Device('pmos', 21600, 15000, 400, 8000, 'vertical', source_net='vdd', drain_net='_net1'),
                Wire('POLY', 21600, (5600, 10400), 400, False),
                Device('nmos', 21600, 3200, 400, 3600, 'vertical', source_net='nq', drain_net='_net6'),
            ],
            'i2': [
                Wire('METAL1', 16000, (6200, 11800), 600, True),
                Via('POLY', 'METAL1', 16000, 10000, 200),
                Device('pmos', 16800, 15000, 400, 8000, 'vertical', source_net='_net1', drain_net='_net2'),
                Wire('POLY', 16000, (5600, 10400), 400, False),
                Wire('POLY', (16000, 16800), 10400, 400, False),
                Wire('POLY', (16000, 16800), 5600, 400, False),
                Device('nmos', 16800, 3200, 400, 3600, 'vertical', source_net='_net4', drain_net='vss'),
            ],
            'i3': [
                Wire('METAL1', 14000, (6200, 11800), 600, True),
                Via('POLY', 'METAL1', 14000, 10000, 200),
                Device('pmos', 14400, 15000, 400, 8000, 'vertical', source_net='_net2', drain_net='_net1'),
                Wire('POLY', 14400, (5600, 10400), 400, False),
                Device('nmos', 14400, 3200, 400, 3600, 'vertical', source_net='nq', drain_net='_net4'),
            ],
            'i4': [
                Wire('METAL1', 12000, (6200, 11800), 600, True),
                Via('POLY', 'METAL1', 12000, 10000, 200),
                Device('pmos', 12000, 15000, 400, 8000, 'vertical', source_net='_net0', drain_net='_net2'),
                Wire('POLY', 12000, (5600, 10400), 400, False),
                Device('nmos', 12000, 3200, 400, 3600, 'vertical', source_net='_net5', drain_net='nq'),
            ],
            'i5': [
                Wire('METAL1', 10000, (6200, 11800), 600, True),
                Via('POLY', 'METAL1', 10000, 10000, 200),
                Device('pmos', 9600, 15000, 400, 8000, 'vertical', source_net='_net2', drain_net='_net0'),
                Wire('POLY', 9600, (5600, 10400), 400, False),
                Device('nmos', 9600, 3200, 400, 3600, 'vertical', source_net='vss', drain_net='_net5'),
            ],
            'i6': [
                Wire('METAL1', 6000, (6200, 11800), 600, True),
                Via('POLY', 'METAL1', 6000, 10000, 200),
                Wire('POLY', (4800, 6000), 10000, 800, False),
                Wire('POLY', 4800, (5600, 10400), 400, False),
                Device('pmos', 4800, 15000, 400, 8000, 'vertical', source_net='nq', drain_net='_net0'),
                Device('nmos', 4800, 3200, 400, 3600, 'vertical', source_net='_net3', drain_net='nq'),
            ],
            'i7': [
                Wire('METAL1', 2000, (4200, 11800), 600, True),
                Via('POLY', 'METAL1', 2000, 10000, 200),
                Device('pmos', 2400, 15000, 400, 8000, 'vertical', source_net='_net0', drain_net='nq'),
                Wire('POLY', 2400, (6000, 10400), 400, False),
                Wire('POLY', (2400, 3000), 5800, 400, False),
                Wire('POLY', 3000, (5200, 5800), 400, False),
                Device('nmos', 3000, 3200, 400, 3600, 'vertical', source_net='vss', drain_net='_net3'),
            ],
            'nq': [
                Wire('METAL1', 4000, (4200, 13800), 600, True),
                Via('PDIF', 'METAL1', 4000, 14000, 200),
                Wire('METAL1', (4000, 20200), 4000, 600, False),
                Via('NDIF', 'METAL1', 20400, 4000, 200),
                Via('NDIF', 'METAL1', 6000, 4000, 200),
                Via('NDIF', 'METAL1', 13200, 4000, 200),
                Wire('NDIF', 13200, (1800, 4600), 1200, False),
                Wire('NDIF', 6000, (1800, 4600), 1200, False),
                Wire('NDIF', 20400, (1800, 4600), 1200, False),
                Wire('PDIF', 3600, (11400, 18600), 1200, False),
            ],
            'vdd': [
                Wire('METAL1', 25200, (16200, 18200), 600, False),
                Via('PDIF', 'METAL1', 25200, 16000, 200),
                Wire('PDIF', 25200, (11400, 18600), 1200, False),
                Wire('PDIF', 20400, (11400, 18600), 1200, False),
                Via('PDIF', 'METAL1', 20800, 18200, 200),
            ],
            'vss': [
                Wire('METAL1', 25200, (1400, 3800), 600, False),
                Via('NDIF', 'METAL1', 25200, 4000, 200),
                Wire('NDIF', 25200, (1800, 4600), 1200, False),
                Via('NDIF', 'METAL1', 18200, 1800, 200),
                Wire('NDIF', 18000, (1800, 4600), 1200, False),
                Wire('NDIF', 1600, (1800, 4600), 800, False),
                Via('NDIF', 'METAL1', 1600, 1800, 200),
                Wire('NDIF', 8400, (2200, 4600), 1200, False),
                Via('NDIF', 'METAL1', 8200, 1800, 200),
            ],
        },
        finalize=True,
    ),
    StdCell(
        name='noa2a2a2a24_x4', width=34000, height=20000,
        nets={
            '_net1': [
                Wire('METAL1', (6200, 10600), 14000, 600, False),
                Via('PDIF', 'METAL1', 6000, 14000, 200),
                Via('PDIF', 'METAL1', 10800, 14000, 200),
                Wire('METAL1', 6000, (14200, 15800), 600, False),
                Wire('PDIF', 10800, (11400, 18600), 1200, False),
                Wire('PDIF', 6000, (11400, 18600), 1200, False),
                Via('PDIF', 'METAL1', 6000, 16000, 200),
                Wire('METAL1', (1600, 5800), 16000, 600, False),
                Wire('METAL1', 1600, (14200, 15800), 600, False),
                Via('PDIF', 'METAL1', 1600, 16000, 200),
                Via('PDIF', 'METAL1', 1600, 14000, 200),
                Wire('PDIF', 1400, (11400, 18600), 800, False),
            ],
            '_net2': [
                Wire('NDIF', 3600, (1600, 4600), 1200, False),
            ],
            '_net3': [
                Wire('METAL1', (21800, 30600), 4000, 600, False),
                Wire('METAL1', (4200, 21400), 4000, 600, False),
                Wire('METAL1', 30800, (4200, 5800), 600, False),
                Via('NDIF', 'METAL1', 21600, 4000, 200),
                Wire('NDIF', 21600, (1600, 4600), 1200, False),
                Via('POLY', 'METAL1', 30800, 6000, 200),
                Device('nmos', 31600, 3100, 400, 3800, 'vertical', source_net='vss', drain_net='_net7'),
                Wire('POLY', 31400, (5600, 6400), 600, False),
                Wire('POLY', 31600, (5600, 10400), 400, False),
                Device('pmos', 31600, 13000, 400, 4000, 'vertical', source_net='vdd', drain_net='_net7'),
                Wire('METAL1', 4000, (4200, 13800), 600, False),
                Via('NDIF', 'METAL1', 13200, 4000, 200),
                Via('NDIF', 'METAL1', 5600, 4000, 200),
                Wire('NDIF', 6000, (1600, 4600), 1200, False),
                Wire('NDIF', 13200, (1600, 4600), 1200, False),
                Wire('METAL1', (3800, 3800), 14000, 600, False),
                Via('PDIF', 'METAL1', 3600, 14000, 200),
                Wire('PDIF', 3600, (11400, 18600), 1200, False),
            ],
            '_net4': [
                Wire('METAL1', 13200, (14200, 15800), 600, False),
                Wire('METAL1', (8600, 17800), 16000, 600, False),
                Via('PDIF', 'METAL1', 13200, 14000, 200),
                Via('PDIF', 'METAL1', 13200, 16000, 200),
                Wire('PDIF', 13200, (11400, 18600), 1200, False),
                Via('PDIF', 'METAL1', 8400, 16000, 200),
                Via('PDIF', 'METAL1', 18000, 16000, 200),
                Wire('PDIF', 18000, (11400, 18600), 1200, False),
                Wire('PDIF', 8400, (11400, 18600), 1200, False),
            ],
            '_net6': [
                Wire('METAL1', (15800, 23000), 14000, 600, False),
                Wire('METAL1', 23200, (14200, 15800), 600, False),
                Via('PDIF', 'METAL1', 15600, 14000, 200),
                Wire('PDIF', 15600, (11400, 18600), 1200, False),
                Via('PDIF', 'METAL1', 23200, 16000, 200),
                Wire('PDIF', 23200, (11400, 18600), 1200, False),
            ],
            '_net7': [
                Wire('METAL1', 32400, (4200, 13800), 600, False),
                Via('PDIF', 'METAL1', 32400, 14000, 200),
                Via('NDIF', 'METAL1', 32400, 4000, 200),
                Wire('METAL1', (30200, 32600), 8000, 600, False),
                Via('PDIF', 'METAL1', 32400, 11600, 200),
                Via('POLY', 'METAL1', 30400, 8000, 200),
                Wire('POLY', (29600, 30000), 8000, 800, False),
                Wire('POLY', (26800, 30000), 8000, 400, False),
                Wire('POLY', 26600, (5600, 10400), 400, False),
                Device('pmos', 26600, 15000, 400, 8000, 'vertical', source_net='vdd', drain_net='nq'),
                Device('nmos', 26600, 3100, 400, 3800, 'vertical', source_net='vss', drain_net='nq'),
                Wire('POLY', 29200, (8200, 10600), 400, False),
                Wire('POLY', 29200, (5600, 8000), 400, False),
                Device('nmos', 29400, 3100, 400, 3800, 'vertical', source_net='nq', drain_net='vss'),
                Wire('POLY', (29200, 29400), 5600, 400, False),
                Device('pmos', 29200, 15000, 400, 8000, 'vertical', source_net='nq', drain_net='vdd'),
                Wire('NDIF', 32600, (3400, 4600), 800, False),
                Wire('PDIF', 32600, (11400, 14600), 800, False),
            ],
            '_net9': [
                Via('POLY', 'METAL1', 24000, 8000, 200),
                Wire('POLY', 24400, (5600, 10400), 400, False),
                Device('pmos', 24400, 15000, 400, 8000, 'vertical', source_net='_net6', drain_net='vdd'),
                Device('nmos', 24400, 3100, 400, 3800, 'vertical', source_net='_net5', drain_net='vss'),
            ],
            'i0': [
                Wire('METAL1', 26000, (6200, 14000), 600, True),
                Wire('METAL1', (24800, 25600), 8000, 800, False),
            ],
            'i1': [
                Wire('METAL1', 22000, (6200, 11800), 600, True),
                Via('POLY', 'METAL1', 22000, 8000, 200),
                Wire('POLY', 22000, (5800, 10400), 400, False),
                Device('pmos', 22000, 15000, 400, 8000, 'vertical', source_net='vdd', drain_net='_net6'),
                Wire('POLY', (22000, 22600), 5800, 400, False),
                Wire('POLY', 22600, (5400, 5800), 400, False),
                Device('nmos', 22600, 3100, 400, 3800, 'vertical', source_net='_net3', drain_net='_net5'),
            ],
            'i2': [
                Wire('METAL1', 16000, (6200, 11800), 600, True),
                Via('POLY', 'METAL1', 16000, 10000, 200),
                Wire('POLY', 16200, (5600, 10200), 400, False),
                Wire('POLY', 16800, (10400, 11000), 400, False),
                Device('pmos', 16800, 15000, 400, 8000, 'vertical', source_net='_net6', drain_net='_net4'),
                Wire('POLY', (16000, 16800), 10400, 400, False),
                Device('nmos', 16200, 3100, 400, 3800, 'vertical', source_net='_net8', drain_net='vss'),
            ],
            'i3': [
                Wire('METAL1', 14000, (6200, 11800), 600, True),
                Via('POLY', 'METAL1', 14000, 10000, 200),
                Device('pmos', 14400, 15000, 400, 8000, 'vertical', source_net='_net4', drain_net='_net6'),
                Wire('POLY', 14400, (5600, 10400), 400, False),
                Device('nmos', 14400, 3100, 400, 3800, 'vertical', source_net='_net3', drain_net='_net8'),
            ],
            'i4': [
                Wire('METAL1', 12000, (6200, 11800), 600, True),
                Via('POLY', 'METAL1', 12000, 10000, 200),
                Device('pmos', 12000, 15000, 400, 8000, 'vertical', source_net='_net1', drain_net='_net4'),
                Wire('POLY', 12000, (10200, 10600), 400, False),
                Wire('POLY', 12200, (5600, 10200), 400, False),
                Device('nmos', 12200, 3100, 400, 3800, 'vertical', source_net='_net0', drain_net='_net3'),
            ],
            'i5': [
                Wire('METAL1', 10000, (6200, 11800), 600, True),
                Via('POLY', 'METAL1', 10000, 10000, 200),
                Wire('POLY', 10400, (5600, 10200), 400, False),
                Device('pmos', 9600, 15000, 400, 8000, 'vertical', source_net='_net4', drain_net='_net1'),
                Wire('POLY', 9600, (10200, 10800), 400, False),
                Wire('POLY', (9600, 10400), 10200, 400, False),
                Device('nmos', 10400, 3100, 400, 3800, 'vertical', source_net='vss', drain_net='_net0'),
            ],
            'i6': [
                Wire('METAL1', 6000, (6200, 11800), 600, True),
                Via('POLY', 'METAL1', 6000, 10000, 200),
                Wire('POLY', (4800, 6000), 10000, 800, False),
                Wire('POLY', 4800, (5600, 10400), 400, False),
                Device('nmos', 4800, 3100, 400, 3800, 'vertical', source_net='_net2', drain_net='_net3'),
                Device('pmos', 4800, 15000, 400, 8000, 'vertical', source_net='_net3', drain_net='_net1'),
            ],
            'i7': [
                Wire('METAL1', 2000, (4200, 11800), 600, True),
                Via('POLY', 'METAL1', 2000, 10000, 200),
                Device('pmos', 2400, 15000, 400, 8000, 'vertical', source_net='_net1', drain_net='_net3'),
                Wire('POLY', 2400, (5600, 10400), 400, False),
                Device('nmos', 2400, 3100, 400, 3800, 'vertical', source_net='vss', drain_net='_net2'),
            ],
            'nq': [
                Wire('METAL1', 28000, (6000, 15800), 600, True),
                Via('PDIF', 'METAL1', 28000, 14000, 200),
                Via('PDIF', 'METAL1', 28000, 12000, 200),
                Via('PDIF', 'METAL1', 28000, 16000, 200),
                Via('NDIF', 'METAL1', 28000, 5400, 200),
                Wire('NDIF', 28000, (1600, 5600), 800, False),
                Wire('PDIF', 28000, (11400, 18600), 1200, False),
            ],
            'vdd': [
                Wire('METAL1', 20800, (16200, 18200), 600, False),
                Via('PDIF', 'METAL1', 20800, 16000, 200),
                Via('PDIF', 'METAL1', 20800, 18400, 200),
                Wire('PDIF', 20800, (11400, 18600), 1200, False),
                Wire('METAL1', 30000, (14200, 18200), 600, False),
                Via('PDIF', 'METAL1', 30000, 14000, 200),
                Via('PDIF', 'METAL1', 30000, 16000, 200),
                Via('PDIF', 'METAL1', 30000, 18400, 200),
                Wire('PDIF', 30200, (11400, 18600), 800, False),
                Wire('METAL1', 25600, (16200, 18200), 600, False),
                Via('PDIF', 'METAL1', 25600, 16000, 200),
                Via('PDIF', 'METAL1', 25600, 18400, 200),
                Wire('PDIF', 25600, (11400, 18600), 1200, False),
                Via('NTIE', 'METAL1', 32400, 18400, 200),
                Wire('NTIE', 32400, (16600, 18400), 1200, False),
            ],
            'vss': [
                Via('NDIF', 'METAL1', 9600, 1800, 200),
                Wire('NDIF', 9200, (1600, 4600), 1200, False),
                Wire('NDIF', 25600, (1600, 4600), 1200, False),
                Via('NDIF', 'METAL1', 25600, 1800, 200),
                Wire('NDIF', 1400, (1600, 4600), 800, False),
                Via('NDIF', 'METAL1', 1600, 1800, 200),
                Via('NDIF', 'METAL1', 30600, 1800, 200),
                Wire('NDIF', 30200, (1600, 4600), 800, False),
                Wire('NDIF', 17200, (1600, 4600), 1200, False),
                Via('NDIF', 'METAL1', 17000, 1800, 200),
            ],
        },
        finalize=True,
    ),
    StdCell(
        name='noa2ao222_x1', width=14000, height=20000,
        nets={
            '_net0': [
                Wire('METAL1', (1400, 12200), 16000, 600, False),
                Via('PDIF', 'METAL1', 12400, 16000, 200),
                Via('PDIF', 'METAL1', 1200, 16000, 200),
                Via('PDIF', 'METAL1', 6000, 16000, 200),
                Wire('PDIF', 6000, (11400, 16400), 800, False),
                Wire('PDIF', 1200, (11400, 16400), 800, False),
                Wire('PDIF', 12600, (11400, 18600), 800, False),
            ],
            '_net1': [
                Wire('METAL1', (8200, 12200), 4000, 600, False),
                Via('NDIF', 'METAL1', 12400, 4000, 200),
                Via('NDIF', 'METAL1', 8000, 4000, 200),
                Wire('NDIF', 8000, (3800, 6600), 800, False),
                Wire('NDIF', 12600, (3800, 6600), 800, False),
            ],
            '_net2': [
                Wire('NDIF', 3400, (3800, 6600), 400, False),
            ],
            '_net3': [
                Wire('PDIF', 10800, (11400, 18600), 800, False),
            ],
            'i0': [
                Wire('METAL1', 2000, (6200, 13800), 600, True),
                Via('POLY', 'METAL1', 2000, 8000, 200),
                Wire('POLY', 2200, (7400, 7800), 400, False),
                Device('nmos', 2200, 5200, 400, 3600, 'vertical', source_net='vss', drain_net='_net2'),
                Wire('POLY', 2000, (8000, 10400), 400, False),
                Device('pmos', 2000, 13900, 400, 5800, 'vertical', source_net='_net0', drain_net='vdd'),
            ],
            'i1': [
                Wire('METAL1', 4000, (6200, 13800), 600, True),
                Via('POLY', 'METAL1', 4000, 8000, 200),
                Wire('POLY', 4400, (7600, 10000), 400, False),
                Device('nmos', 4400, 5200, 400, 3600, 'vertical', source_net='_net2', drain_net='nq'),
                Wire('POLY', (4400, 5200), 10200, 400, False),
                Wire('POLY', 5200, (10200, 10800), 400, False),
                Device('pmos', 5200, 13900, 400, 5800, 'vertical', source_net='vdd', drain_net='_net0'),
            ],
            'i2': [
                Wire('METAL1', 10000, (6200, 12400), 600, True),
                Via('POLY', 'METAL1', 10000, 8000, 200),
                Wire('POLY', (8800, 9600), 7800, 400, False),
                Wire('POLY', 9600, (7800, 10400), 400, False),
                Device('pmos', 9600, 15000, 400, 8000, 'vertical', source_net='nq', drain_net='_net3'),
                Wire('POLY', 8800, (7200, 7800), 400, False),
                Device('nmos', 8800, 5200, 400, 3600, 'vertical', source_net='_net1', drain_net='vss'),
            ],
            'i3': [
                Wire('METAL1', 12000, (6200, 13800), 600, True),
                Via('POLY', 'METAL1', 12000, 8000, 200),
                Device('nmos', 11600, 5200, 400, 3600, 'vertical', source_net='vss', drain_net='_net1'),
                Wire('POLY', 11600, (7400, 10400), 400, False),
                Device('pmos', 11600, 15000, 400, 8000, 'vertical', source_net='_net3', drain_net='_net0'),
            ],
            'i4': [
                Wire('METAL1', 6000, (8000, 13800), 600, True),
                Via('POLY', 'METAL1', 6000, 8000, 200),
                Device('nmos', 6800, 5200, 400, 3600, 'vertical', source_net='nq', drain_net='_net1'),
                Wire('POLY', 6600, (7600, 8400), 600, False),
                Wire('POLY', 6800, (7400, 8600), 400, False),
                Wire('POLY', (6800, 7400), 8600, 400, False),
                Wire('POLY', 7400, (8800, 10000), 400, False),
                Wire('POLY', 7400, (10200, 10800), 400, False),
                Device('pmos', 7400, 15000, 400, 8000, 'vertical', source_net='_net0', drain_net='nq'),
            ],
            'nq': [
                Wire('METAL1', 8000, (6200, 14000), 600, True),
                Via('PDIF', 'METAL1', 8400, 14000, 200),
                Wire('METAL1', (6000, 8000), 6000, 600, False),
                Wire('METAL1', 6000, (4000, 6000), 600, True),
                Via('NDIF', 'METAL1', 5600, 4000, 200),
                Wire('NDIF', 5600, (3800, 6600), 800, False),
                Wire('PDIF', 8400, (11400, 18600), 800, False),
            ],
            'vdd': [
                Wire('PDIF', 3600, (11400, 18400), 1200, False),
                Via('PDIF', 'METAL1', 3600, 18800, 200),
            ],
            'vss': [
                Wire('METAL1', 1400, (2000, 4000), 800, False),
                Via('NDIF', 'METAL1', 1400, 4000, 200),
                Wire('NDIF', 1200, (3800, 6600), 800, False),
                Via('PTIE', 'METAL1', 6400, 1600, 200),
                Wire('PTIE', (4600, 8200), 1600, 1200, False),
                Via('PTIE', 'METAL1', 8000, 1600, 200),
                Via('PTIE', 'METAL1', 4800, 1600, 200),
                Via('NDIF', 'METAL1', 10200, 1800, 200),
                Wire('NDIF', 10200, (2200, 6600), 800, False),
            ],
        },
        finalize=True,
    ),
    StdCell(
        name='noa2ao222_x4', width=24000, height=20000,
        nets={
            '_net0': [
                Wire('METAL1', (15800, 17800), 8000, 600, False),
                Wire('METAL1', 15600, (6200, 11800), 600, False),
                Via('POLY', 'METAL1', 17600, 8000, 200),
                Wire('POLY', (18000, 21200), 8000, 800, False),
                Wire('POLY', 19200, (7400, 7800), 400, False),
                Wire('POLY', 18800, (8000, 10400), 400, False),
                Wire('POLY', 21200, (7600, 10400), 400, False),
                Device('pmos', 21200, 15000, 400, 8000, 'vertical', source_net='nq', drain_net='vdd'),
                Device('nmos', 21200, 5000, 400, 4000, 'vertical', source_net='nq', drain_net='vss'),
                Device('pmos', 18800, 15000, 400, 8000, 'vertical', source_net='vdd', drain_net='nq'),
                Device('nmos', 19200, 5000, 400, 4000, 'vertical', source_net='vss', drain_net='nq'),
                Via('PDIF', 'METAL1', 15600, 12000, 200),
                Via('NDIF', 'METAL1', 15600, 6000, 200),
                Wire('NDIF', 15600, (5400, 6600), 1200, False),
                Wire('PDIF', 15200, (11400, 14600), 1200, False),
            ],
            '_net1': [
                Wire('METAL1', 17200, (10200, 13800), 600, False),
                Wire('METAL1', (8600, 17000), 14000, 600, False),
                Via('POLY', 'METAL1', 17200, 10000, 200),
                Device('pmos', 16400, 13000, 400, 4000, 'vertical', source_net='_net0', drain_net='vdd'),
                Wire('POLY', 16400, (7600, 10800), 400, False),
                Wire('POLY', 16600, (9600, 10400), 600, False),
                Device('nmos', 16400, 6000, 400, 2000, 'vertical', source_net='_net0', drain_net='vss'),
                Wire('METAL1', (8200, 8200), 14000, 600, False),
                Via('PDIF', 'METAL1', 8400, 14000, 200),
                Wire('PDIF', 8400, (11400, 18600), 800, False),
                Wire('METAL1', 8000, (6200, 13800), 600, False),
                Wire('METAL1', (6200, 7800), 6000, 600, False),
                Wire('METAL1', 5800, (4200, 5800), 600, False),
                Wire('METAL1', (5400, 5600), 4000, 600, False),
            ],
            '_net2': [
                Wire('METAL1', (1400, 12600), 16000, 600, False),
                Via('PDIF', 'METAL1', 1200, 16000, 200),
                Via('PDIF', 'METAL1', 6000, 16000, 200),
                Via('PDIF', 'METAL1', 12800, 16000, 200),
                Wire('PDIF', 12800, (11400, 18600), 1200, False),
                Wire('PDIF', 6000, (11400, 16400), 800, False),
                Wire('PDIF', 1200, (11400, 16400), 1200, False),
            ],
            '_net3': [
                Wire('NDIF', 3400, (3800, 6600), 400, False),
            ],
            '_net4': [
                Wire('PDIF', 10800, (11400, 18600), 800, False),
            ],
            '_net5': [
                Wire('METAL1', (8200, 13000), 4000, 600, False),
                Wire('METAL1', 13200, (4200, 6000), 600, False),
                Via('NDIF', 'METAL1', 7800, 4000, 200),
                Wire('NDIF', 7800, (3800, 6600), 1200, False),
                Via('NDIF', 'METAL1', 13000, 6000, 200),
                Wire('NDIF', 13400, (5000, 6600), 800, False),
            ],
            '_net6': [
                Via('NDIF', 'METAL1', 4600, 4000, 200),
                Wire('NDIF', 4800, (3800, 6600), 800, False),
            ],
            'i0': [
                Wire('METAL1', 2000, (6200, 13800), 600, True),
                Via('POLY', 'METAL1', 2000, 8000, 200),
                Wire('POLY', 2200, (7600, 9400), 400, False),
                Device('nmos', 2200, 5200, 400, 3600, 'vertical', source_net='vss', drain_net='_net3'),
                Wire('POLY', (2000, 2200), 9400, 400, False),
                Wire('POLY', 2000, (9400, 10800), 400, False),
                Device('pmos', 2000, 13900, 400, 5800, 'vertical', source_net='_net2', drain_net='vdd'),
            ],
            'i1': [
                Wire('METAL1', 4000, (6200, 13800), 600, True),
                Via('POLY', 'METAL1', 4000, 8000, 200),
                Device('nmos', 3800, 5200, 400, 3600, 'vertical', source_net='_net3', drain_net='_net6'),
                Wire('POLY', 3800, (7200, 10200), 400, False),
                Wire('POLY', (4000, 5200), 10200, 400, False),
                Wire('POLY', 5200, (10200, 10800), 400, False),
                Device('pmos', 5200, 13900, 400, 5800, 'vertical', source_net='vdd', drain_net='_net2'),
            ],
            'i2': [
                Wire('METAL1', 10000, (6200, 11800), 600, True),
                Via('POLY', 'METAL1', 10000, 8000, 200),
                Wire('POLY', 9600, (8200, 10400), 400, False),
                Wire('POLY', 9400, (7400, 8200), 400, False),
                Device('nmos', 9400, 5800, 400, 2400, 'vertical', source_net='_net5', drain_net='vss'),
                Device('pmos', 9600, 15000, 400, 8000, 'vertical', source_net='_net1', drain_net='_net4'),
            ],
            'i3': [
                Wire('METAL1', 12000, (8200, 11800), 600, True),
                Via('POLY', 'METAL1', 12000, 8000, 200),
                Device('nmos', 12200, 5800, 400, 2400, 'vertical', source_net='vss', drain_net='_net5'),
                Wire('POLY', 12200, (7200, 8000), 400, False),
                Wire('POLY', 11600, (7800, 10400), 400, False),
                Device('pmos', 11600, 15000, 400, 8000, 'vertical', source_net='_net4', drain_net='_net2'),
            ],
            'i4': [
                Wire('METAL1', 6000, (8200, 13800), 600, True),
                Via('POLY', 'METAL1', 6000, 8000, 200),
                Wire('POLY', (6000, 6800), 8600, 400, False),
                Wire('POLY', 6800, (8800, 10000), 400, False),
                Device('nmos', 6200, 5800, 400, 2400, 'vertical', source_net='_net6', drain_net='_net5'),
                Wire('POLY', 6200, (7200, 8000), 400, False),
                Wire('POLY', (6800, 7400), 10200, 400, False),
                Wire('POLY', 7400, (10200, 10800), 400, False),
                Device('pmos', 7400, 15000, 400, 8000, 'vertical', source_net='_net2', drain_net='_net1'),
            ],
            'nq': [
                Wire('METAL1', 20000, (4200, 15800), 600, True),
                Via('PDIF', 'METAL1', 20000, 16000, 200),
                Via('NDIF', 'METAL1', 20000, 4000, 200),
                Via('NDIF', 'METAL1', 20000, 6000, 200),
                Via('PDIF', 'METAL1', 20000, 14000, 200),
                Via('PDIF', 'METAL1', 20000, 12000, 200),
                Wire('NDIF', 20200, (3400, 6600), 1200, False),
                Wire('PDIF', 20000, (11400, 18600), 1200, False),
            ],
            'vdd': [
                Wire('METAL1', 18000, (16200, 18600), 600, False),
                Via('PDIF', 'METAL1', 18000, 18400, 200),
                Via('PDIF', 'METAL1', 18000, 16000, 200),
                Wire('PDIF', 17800, (11400, 18600), 800, False),
                Wire('METAL1', 22000, (12200, 18600), 600, False),
                Via('PDIF', 'METAL1', 22000, 16000, 200),
                Via('PDIF', 'METAL1', 22000, 12000, 200),
                Via('PDIF', 'METAL1', 22000, 14000, 200),
                Via('PDIF', 'METAL1', 22000, 18400, 200),
                Wire('PDIF', 22200, (11400, 18600), 800, False),
                Wire('NTIE', 15200, (16600, 18200), 1200, False),
                Via('NTIE', 'METAL1', 15200, 18400, 200),
                Via('PDIF', 'METAL1', 3600, 18800, 200),
                Wire('PDIF', 3600, (11400, 18600), 1200, False),
            ],
            'vss': [
                Wire('METAL1', 1200, (2200, 4000), 800, False),
                Via('NDIF', 'METAL1', 1400, 4000, 200),
                Wire('NDIF', 1200, (3800, 6600), 800, False),
                Wire('METAL1', 18000, (1400, 5800), 600, False),
                Via('NDIF', 'METAL1', 18000, 4000, 200),
                Via('NDIF', 'METAL1', 18000, 6000, 200),
                Via('PTIE', 'METAL1', 17200, 1600, 200),
                Wire('PTIE', (12600, 17800), 1600, 1200, False),
                Via('PTIE', 'METAL1', 13200, 1600, 200),
                Via('PTIE', 'METAL1', 15200, 1600, 200),
                Wire('NDIF', 17800, (3400, 6600), 800, False),
                Wire('METAL1', 22000, (1400, 5800), 600, False),
                Via('NDIF', 'METAL1', 22000, 4000, 200),
                Via('NDIF', 'METAL1', 22000, 6000, 200),
                Wire('NDIF', 22400, (3400, 6600), 800, False),
                Wire('PTIE', (4600, 8200), 1600, 1200, False),
                Via('PTIE', 'METAL1', 8000, 1600, 200),
                Via('PTIE', 'METAL1', 4800, 1600, 200),
                Via('PTIE', 'METAL1', 6400, 1600, 200),
                Wire('NDIF', 10800, (2200, 6600), 800, False),
                Via('NDIF', 'METAL1', 10800, 1600, 200),
            ],
        },
        finalize=True,
    ),
    StdCell(
        name='noa3ao322_x1', width=18000, height=20000,
        nets={
            '_net0': [
                Wire('PDIF', 12800, (11400, 18600), 800, False),
            ],
            '_net1': [
                Wire('PDIF', 14600, (11400, 18600), 400, False),
            ],
            '_net2': [
                Wire('NDIF', 5400, (2600, 6600), 400, False),
            ],
            '_net3': [
                Wire('NDIF', 3400, (2600, 6600), 400, False),
            ],
            '_net4': [
                Wire('METAL1', (10200, 14200), 4000, 600, False),
                Via('NDIF', 'METAL1', 14400, 4000, 200),
                Via('NDIF', 'METAL1', 10000, 4000, 200),
                Wire('NDIF', 10000, (3800, 6600), 800, False),
                Wire('NDIF', 14400, (3800, 6600), 1200, False),
            ],
            '_net5': [
                Wire('METAL1', (3800, 16600), 16000, 600, False),
                Via('PDIF', 'METAL1', 3200, 16000, 200),
                Via('PDIF', 'METAL1', 16800, 16000, 200),
                Via('PDIF', 'METAL1', 8000, 16000, 200),
                Wire('PDIF', 8200, (11400, 16600), 800, False),
                Wire('PDIF', 16800, (11400, 18600), 1200, False),
            ],
            'i0': [
                Wire('METAL1', 2000, (6200, 13800), 600, True),
                Via('POLY', 'METAL1', 2000, 8000, 200),
                Device('nmos', 2400, 4600, 400, 4800, 'vertical', source_net='vss', drain_net='_net3'),
                Wire('POLY', 2400, (7600, 10400), 400, False),
                Device('pmos', 2400, 14000, 400, 6000, 'vertical', source_net='vdd', drain_net='_net5'),
            ],
            'i1': [
                Wire('METAL1', 4000, (4200, 13800), 600, True),
                Via('POLY', 'METAL1', 4000, 8000, 200),
                Device('nmos', 4400, 4600, 400, 4800, 'vertical', source_net='_net3', drain_net='_net2'),
                Wire('POLY', 4400, (7600, 10000), 400, False),
                Wire('POLY', 4200, (10200, 10800), 400, False),
                Wire('POLY', (4200, 4400), 10200, 400, False),
                Device('pmos', 4200, 14000, 400, 6000, 'vertical', source_net='_net5', drain_net='vdd'),
            ],
            'i2': [
                Wire('METAL1', 6000, (6200, 13800), 600, True),
                Via('POLY', 'METAL1', 6000, 8000, 200),
                Device('nmos', 6400, 4600, 400, 4800, 'vertical', source_net='_net2', drain_net='nq'),
                Wire('POLY', 6400, (7600, 10200), 400, False),
                Wire('POLY', (6400, 7200), 10200, 400, False),
                Wire('POLY', 7200, (10200, 10800), 400, False),
                Device('pmos', 7200, 14000, 400, 6000, 'vertical', source_net='vdd', drain_net='_net5'),
            ],
            'i3': [
                Wire('METAL1', 12000, (6200, 11800), 600, True),
                Via('POLY', 'METAL1', 12000, 10000, 200),
                Device('pmos', 11600, 15000, 400, 8000, 'vertical', source_net='nq', drain_net='_net0'),
                Wire('POLY', 11600, (7800, 10600), 400, False),
                Wire('POLY', (10800, 11200), 7800, 400, False),
                Wire('POLY', 10800, (7200, 7800), 400, False),
                Device('nmos', 10800, 5200, 400, 3600, 'vertical', source_net='_net4', drain_net='vss'),
            ],
            'i4': [
                Wire('METAL1', 14000, (6200, 13800), 600, True),
                Via('POLY', 'METAL1', 14000, 10000, 200),
                Device('pmos', 13600, 15000, 400, 8000, 'vertical', source_net='_net0', drain_net='_net1'),
                Wire('POLY', 13600, (7600, 10400), 400, False),
                Device('nmos', 13600, 5200, 400, 3600, 'vertical', source_net='vss', drain_net='_net4'),
            ],
            'i5': [
                Wire('METAL1', 16000, (6200, 13800), 600, True),
                Via('POLY', 'METAL1', 16000, 8000, 200),
                Device('nmos', 15600, 5200, 400, 3600, 'vertical', source_net='_net4', drain_net='vss'),
                Wire('POLY', 15600, (7600, 10400), 400, False),
                Device('pmos', 15600, 15000, 400, 8000, 'vertical', source_net='_net1', drain_net='_net5'),
            ],
            'i6': [
                Wire('METAL1', 8000, (8000, 13800), 600, True),
                Via('POLY', 'METAL1', 8000, 8000, 200),
                Device('nmos', 8800, 5200, 400, 3600, 'vertical', source_net='nq', drain_net='_net4'),
                Wire('POLY', (8000, 9600), 7800, 400, False),
                Wire('POLY', (8000, 8800), 7600, 400, False),
                Wire('POLY', 9600, (8000, 10800), 400, False),
                Device('pmos', 9600, 15000, 400, 8000, 'vertical', source_net='_net5', drain_net='nq'),
            ],
            'nq': [
                Wire('METAL1', 10000, (6200, 13800), 600, True),
                Via('PDIF', 'METAL1', 10400, 14000, 200),
                Wire('METAL1', (8000, 10000), 6000, 600, False),
                Wire('METAL1', 8000, (4000, 5800), 600, False),
                Via('NDIF', 'METAL1', 7600, 4000, 200),
                Wire('NDIF', 7400, (2600, 6600), 800, False),
                Wire('PDIF', 10400, (11400, 18600), 800, False),
            ],
            'vdd': [
                Wire('METAL1', 1200, (16200, 18600), 600, False),
                Via('PDIF', 'METAL1', 1200, 16000, 200),
                Wire('PDIF', 1200, (11400, 16600), 1200, False),
                Wire('PDIF', 5400, (11400, 16600), 1200, False),
                Wire('PDIF', 5800, (11400, 18400), 800, False),
                Via('PDIF', 'METAL1', 5800, 18800, 200),
            ],
            'vss': [
                Wire('METAL1', 16800, (1400, 3800), 600, False),
                Via('NDIF', 'METAL1', 16800, 4000, 200),
                Via('PTIE', 'METAL1', 16400, 1600, 200),
                Wire('PTIE', (14600, 16600), 1600, 1200, False),
                Via('PTIE', 'METAL1', 14800, 1600, 200),
                Wire('NDIF', 16800, (3800, 6600), 1200, False),
                Wire('METAL1', 1600, (2600, 3800), 600, False),
                Via('NDIF', 'METAL1', 1600, 3800, 200),
                Wire('NDIF', 1400, (2600, 6600), 800, False),
                Via('NDIF', 'METAL1', 12200, 1800, 200),
                Wire('NDIF', 12200, (2000, 6600), 800, False),
            ],
        },
        finalize=True,
    ),
    StdCell(
        name='noa3ao322_x4', width=26000, height=20000,
        nets={
            '_net0': [
                Wire('METAL1', (11000, 24600), 16000, 600, False),
                Via('PDIF', 'METAL1', 10800, 16000, 200),
                Via('PDIF', 'METAL1', 24400, 16000, 200),
                Via('PDIF', 'METAL1', 15600, 16000, 200),
                Wire('PDIF', 15800, (12600, 16600), 800, False),
                Wire('PDIF', 24600, (11400, 16600), 800, False),
                Wire('PDIF', 10800, (13000, 16600), 1200, False),
            ],
            '_net1': [
                Wire('METAL1', (1400, 3800), 10000, 600, False),
                Via('POLY', 'METAL1', 4000, 10000, 200),
                Wire('METAL1', 1400, (5000, 13800), 600, False),
                Via('NDIF', 'METAL1', 1600, 4800, 200),
                Via('PDIF', 'METAL1', 1600, 12000, 200),
                Wire('METAL1', (1400, 3800), 6800, 600, False),
                Via('PDIF', 'METAL1', 1600, 14000, 200),
                Via('POLY', 'METAL1', 4000, 6800, 200),
                Wire('POLY', 4800, (6000, 6400), 400, False),
                Device('nmos', 4800, 3800, 400, 4000, 'vertical', source_net='vss', drain_net='nq'),
                Wire('POLY', (4000, 7200), 6400, 400, False),
                Device('nmos', 7200, 3800, 400, 4000, 'vertical', source_net='nq', drain_net='vss'),
                Wire('POLY', 7200, (6000, 6200), 400, False),
                Wire('PDIF', 1400, (11400, 15400), 800, False),
                Wire('NDIF', 1400, (3400, 5400), 800, False),
                Device('pmos', 4800, 15000, 400, 8000, 'vertical', source_net='vdd', drain_net='nq'),
                Wire('POLY', (4000, 7200), 10400, 400, False),
                Wire('POLY', 4800, (10400, 10600), 400, False),
                Device('pmos', 7200, 15000, 400, 8000, 'vertical', source_net='nq', drain_net='vdd'),
                Wire('POLY', 7200, (10400, 10800), 400, False),
            ],
            '_net2': [
                Wire('NDIF', 13000, (3800, 6200), 400, False),
            ],
            '_net3': [
                Wire('NDIF', 11000, (3800, 6200), 400, False),
            ],
            '_net4': [
                Wire('METAL1', (17800, 22200), 4000, 600, False),
                Via('NDIF', 'METAL1', 22600, 4000, 200),
                Via('NDIF', 'METAL1', 17600, 4000, 200),
                Wire('NDIF', 17600, (3800, 4600), 1200, False),
                Wire('NDIF', 17000, (3800, 5400), 800, False),
            ],
            '_net5': [
                Wire('METAL1', 18000, (6200, 13800), 600, False),
                Via('PDIF', 'METAL1', 18000, 12000, 200),
                Wire('METAL1', (15400, 17800), 6000, 600, False),
                Via('PDIF', 'METAL1', 18000, 14000, 200),
                Wire('METAL1', 15200, (4200, 5800), 600, False),
                Via('NDIF', 'METAL1', 15200, 4000, 200),
                Wire('METAL1', (8200, 15000), 4000, 600, False),
                Wire('METAL1', 8000, (4200, 7800), 600, False),
                Via('POLY', 'METAL1', 8000, 8200, 200),
                Wire('POLY', (2400, 8000), 8400, 400, False),
                Wire('POLY', 2400, (6400, 10400), 400, False),
                Device('pmos', 2400, 13400, 400, 4800, 'vertical', source_net='_net1', drain_net='vdd'),
                Device('nmos', 2400, 4400, 400, 2800, 'vertical', source_net='_net1', drain_net='vss'),
                Wire('NDIF', 15200, (3800, 5400), 800, False),
                Wire('PDIF', 18800, (11400, 16600), 400, False),
                Wire('PDIF', 18200, (11400, 16600), 800, False),
            ],
            '_net6': [
                Wire('PDIF', 20600, (11400, 16600), 400, False),
            ],
            '_net7': [
                Wire('PDIF', 22600, (11400, 16600), 400, False),
            ],
            'i0': [
                Wire('METAL1', 10000, (6200, 13800), 600, True),
                Via('POLY', 'METAL1', 10000, 8000, 200),
                Wire('POLY', 9600, (7600, 12000), 400, False),
                Wire('POLY', (9600, 10000), 7600, 400, False),
                Wire('POLY', 10400, (7200, 8000), 400, False),
                Device('nmos', 10400, 5000, 400, 3200, 'vertical', source_net='vss', drain_net='_net3'),
                Device('pmos', 9600, 14800, 400, 4400, 'vertical', source_net='vdd', drain_net='_net0'),
            ],
            'i1': [
                Wire('METAL1', 12000, (6200, 13800), 600, True),
                Via('POLY', 'METAL1', 12000, 8000, 200),
                Wire('POLY', 12200, (7200, 8000), 400, False),
                Wire('POLY', 12000, (8200, 12000), 400, False),
                Device('pmos', 12000, 14800, 400, 4400, 'vertical', source_net='_net0', drain_net='vdd'),
                Device('nmos', 12200, 5000, 400, 3200, 'vertical', source_net='_net3', drain_net='_net2'),
            ],
            'i2': [
                Wire('METAL1', 14000, (8200, 13800), 600, True),
                Via('POLY', 'METAL1', 14000, 8000, 200),
                Wire('POLY', 14000, (7200, 8000), 400, False),
                Wire('POLY', 14400, (8000, 11400), 400, False),
                Wire('POLY', (14400, 14800), 11400, 400, False),
                Wire('POLY', 14800, (11400, 11800), 400, False),
                Device('pmos', 14800, 14600, 400, 4800, 'vertical', source_net='vdd', drain_net='_net0'),
                Device('nmos', 14000, 5000, 400, 3200, 'vertical', source_net='_net2', drain_net='_net5'),
            ],
            'i3': [
                Wire('METAL1', 20000, (6200, 13800), 600, True),
                Via('POLY', 'METAL1', 20000, 10000, 200),
                Device('pmos', 19600, 14000, 400, 6000, 'vertical', source_net='_net5', drain_net='_net6'),
                Wire('POLY', 19600, (7600, 10400), 400, False),
                Wire('POLY', (18800, 19600), 7600, 400, False),
                Wire('POLY', 18600, (5600, 7600), 400, False),
                Device('nmos', 18600, 4200, 400, 1600, 'vertical', source_net='_net4', drain_net='vss'),
            ],
            'i4': [
                Wire('METAL1', 22000, (6200, 13800), 600, True),
                Via('POLY', 'METAL1', 22000, 10000, 200),
                Device('pmos', 21800, 14000, 400, 6000, 'vertical', source_net='_net6', drain_net='_net7'),
                Wire('POLY', 21800, (5600, 9200), 400, False),
                Wire('POLY', 21800, (9600, 10400), 400, False),
                Device('nmos', 21800, 4200, 400, 1600, 'vertical', source_net='vss', drain_net='_net4'),
            ],
            'i5': [
                Wire('METAL1', 24000, (6200, 13800), 600, True),
                Via('POLY', 'METAL1', 24000, 8000, 200),
                Wire('POLY', 23600, (5600, 10400), 400, False),
                Device('pmos', 23600, 14000, 400, 6000, 'vertical', source_net='_net7', drain_net='_net0'),
                Device('nmos', 23600, 4200, 400, 1600, 'vertical', source_net='_net4', drain_net='vss'),
            ],
            'i6': [
                Wire('METAL1', 16000, (8200, 13800), 600, True),
                Via('POLY', 'METAL1', 16000, 8000, 200),
                Wire('POLY', 16400, (6400, 7600), 400, False),
                Wire('POLY', 16800, (8000, 11600), 400, False),
                Wire('POLY', (16000, 16800), 8200, 800, False),
                Device('pmos', 16800, 14000, 400, 6000, 'vertical', source_net='_net0', drain_net='_net5'),
                Device('nmos', 16400, 4600, 400, 2400, 'vertical', source_net='_net5', drain_net='_net4'),
            ],
            'nq': [
                Wire('METAL1', 6000, (4200, 15800), 600, True),
                Via('PDIF', 'METAL1', 6000, 12000, 200),
                Via('PDIF', 'METAL1', 6000, 14000, 200),
                Via('NDIF', 'METAL1', 6000, 4000, 200),
                Via('PDIF', 'METAL1', 6000, 16000, 200),
                Wire('NDIF', 6000, (2200, 5400), 1200, False),
                Wire('PDIF', 6000, (11400, 18600), 1200, False),
            ],
            'vdd': [
                Wire('METAL1', 8400, (16200, 18600), 600, False),
                Via('PDIF', 'METAL1', 8400, 16000, 200),
                Wire('PDIF', 8200, (11400, 18600), 800, False),
                Wire('METAL1', 4000, (12200, 17800), 600, False),
                Via('PDIF', 'METAL1', 4000, 12000, 200),
                Via('PDIF', 'METAL1', 4000, 14000, 200),
                Via('PDIF', 'METAL1', 4000, 18400, 200),
                Via('PDIF', 'METAL1', 4000, 16000, 200),
                Wire('PDIF', 3800, (11400, 18600), 800, False),
                Via('PDIF', 'METAL1', 13400, 18600, 200),
                Wire('PDIF', 13400, (13000, 17800), 800, False),
                Wire('NTIE', 1400, (17200, 18000), 1200, False),
                Via('NTIE', 'METAL1', 1400, 18200, 200),
            ],
            'vss': [
                Wire('METAL1', 24800, (1400, 3800), 600, False),
                Via('NDIF', 'METAL1', 24400, 4000, 200),
                Wire('NDIF', 24600, (3800, 4600), 800, False),
                Wire('METAL1', 4000, (2600, 4600), 600, False),
                Via('NDIF', 'METAL1', 4000, 4800, 200),
                Via('NDIF', 'METAL1', 4000, 2800, 200),
                Wire('NDIF', 4000, (2200, 5400), 1200, False),
                Wire('NDIF', 8800, (1800, 6200), 1200, False),
                Via('NDIF', 'METAL1', 8800, 1600, 200),
                Wire('NDIF', 8000, (2200, 5400), 400, False),
                Wire('PTIE', (11000, 17400), 1600, 1200, False),
                Via('PTIE', 'METAL1', 15200, 1600, 200),
                Via('NDIF', 'METAL1', 20200, 1600, 200),
                Wire('NDIF', 20200, (1800, 4600), 1200, False),
            ],
        },
        finalize=True,
    ),
    StdCell(
        name='nsnrlatch_x1', width=12000, height=20000,
        nets={
            '_net0': [
                Wire('NDIF', 4000, (3400, 6600), 1200, False),
            ],
            '_net1': [
                Wire('NDIF', 8000, (3400, 6600), 1200, False),
            ],
            'nq': [
                Via('POLY', 'METAL1', 5400, 9000, 200),
                Wire('POLY', 5000, (7600, 13000), 400, False),
                Device('nmos', 5000, 5000, 400, 4000, 'vertical', source_net='_net0', drain_net='vss'),
                Device('pmos', 5000, 15000, 400, 4000, 'vertical', source_net='q', drain_net='vdd'),
                Wire("METAL1", (5400, 8000), 9000, 600, False),
                Wire('METAL1', 8000, (4000, 15800), 600, True),
                Wire('METAL1', (8200, 10000), 4000, 600, False),
                Via('PDIF', 'METAL1', 8000, 14000, 200),
                Via('PDIF', 'METAL1', 8000, 16000, 200),
                Wire('PDIF', 8000, (13400, 16600), 1200, False),
                Via('NDIF', 'METAL1', 10200, 4000, 200),
                Wire('NDIF', 10200, (3400, 6600), 1200, False),
            ],
            'nrst': [
                Wire('METAL1', 10000, (6200, 13800), 600, True),
                Via('POLY', 'METAL1', 9800, 11000, 200),
                Wire('POLY', 9200, (7400, 12400), 400, False),
                Device('pmos', 9200, 15000, 400, 4000, 'vertical', source_net='nq', drain_net='vdd'),
                Device('nmos', 9200, 5000, 400, 4000, 'vertical', source_net='_net1', drain_net='nq'),
            ],
            'nset': [
                Wire('METAL1', 2000, (6200, 13800), 600, True),
                Via('POLY', 'METAL1', 2200, 9000, 200),
                Wire('POLY', 2800, (7400, 12400), 400, False),
                Device('pmos', 2800, 15000, 400, 4000, 'vertical', source_net='vdd', drain_net='q'),
                Device('nmos', 2800, 5000, 400, 4000, 'vertical', source_net='q', drain_net='_net0'),
            ],
            'q': [
                Wire('METAL1', 4000, (4000, 15800), 600, True),
                Wire('METAL1', (2000, 3800), 4000, 600, False),
                Via('PDIF', 'METAL1', 4000, 14000, 200),
                Via('PDIF', 'METAL1', 4000, 16000, 200),
                Wire('PDIF', 4000, (13400, 16600), 1200, False),
                Via('NDIF', 'METAL1', 1800, 4000, 200),
                Wire('NDIF', 1800, (3400, 6600), 1200, False),
                Wire('METAL1', (4000, 6600), 11000, 600, False),
                Via('POLY', 'METAL1', 6600, 11000, 200),
                Wire('POLY', 7000, (7600, 13000), 400, False),
                Device('nmos', 7000, 5000, 400, 4000, 'vertical', source_net='vss', drain_net='_net1'),
                Device('pmos', 7000, 15000, 400, 4000, 'vertical', source_net='vdd', drain_net='nq'),
            ],
            'vdd': [
                Wire('METAL1', 2000, (16000, 17400), 800, False),
                Via('PDIF', 'METAL1', 2000, 16000, 200),
                Wire('PDIF', 1600, (13400, 16600), 800, False),
                Wire('METAL1', 6000, (16000, 17400), 800, False),
                Via('PDIF', 'METAL1', 6000, 16000, 200),
                Wire('PDIF', 6000, (13400, 16600), 1200, False),
                Via('NTIE', 'METAL1', 2000, 18600, 200),
                Wire('NTIE', (2000, 10000), 18600, 1200, False),
                Via('NTIE', 'METAL1', 6000, 18600, 200),
                Wire('METAL1', 10000, (16000, 17400), 800, False),
                Via('PDIF', 'METAL1', 10000, 16000, 200),
                Wire('PDIF', 10400, (13400, 16600), 800, False),
                Via('NTIE', 'METAL1', 10000, 18600, 200),
            ],
            'vss': [
                Wire('METAL1', 6000, (2600, 4000), 800, False),
                Via('NDIF', 'METAL1', 6000, 4000, 200),
                Via('PTIE', 'METAL1', 2000, 1400, 200),
                Wire('PTIE', (2000, 10000), 1400, 1200, False),
                Via('PTIE', 'METAL1', 6000, 1400, 200),
                Wire('NDIF', 6000, (3400, 6600), 1200, False),
                Via('PTIE', 'METAL1', 10000, 1400, 200),
            ],
        },
        finalize=True,
    ),
    StdCell(
        name='nsnrlatch_x4', width=22000, height=20000,
        nets={
            '_net0': [
                Wire('NDIF', 4000, (3400, 6600), 1200, False),
            ],
            '_net1': [
                Wire('NDIF', 8000, (3400, 6600), 1200, False),
            ],
            'nq_i': [
                Via('POLY', 'METAL1', 5400, 9000, 200),
                Wire('POLY', 5000, (7600, 13000), 400, False),
                Device('nmos', 5000, 5000, 400, 4000, 'vertical', source_net='_net0', drain_net='vss'),
                Device('pmos', 5000, 15000, 400, 4000, 'vertical', source_net='q_i', drain_net='vdd'),
                Wire("METAL1", (5400, 8000), 9000, 600, False),
                Wire('METAL1', 8000, (6000, 15800), 600, False),
                Wire('METAL1', (8200, 12000), 6000, 600, False),
                Via('PDIF', 'METAL1', 8000, 14000, 200),
                Via('PDIF', 'METAL1', 8000, 16000, 200),
                Wire('PDIF', 8000, (13400, 16600), 1200, False),
                Via('NDIF', 'METAL1', 9800, 6000, 200),
                Wire('NDIF', 10000, (3400, 6600), 800, False),
                Wire('METAL1', 12000, (6200, 9000), 600, False),
                Via('POLY', 'METAL1', 12400, 9000, 200),
                Wire('POLY', 13000, (5600, 10400), 400, False),
                Device('nmos', 13000, 5000, 400, 3800, 'vertical', source_net='vss', drain_net='q'),
                Wire('POLY', (13000, 15000), 9000, 800, False),
                Device('pmos', 13000, 15000, 400, 8000, 'vertical', source_net='vdd', drain_net='q'),
                Wire('POLY', 15000, (5600, 12800), 400, False),
                Device('nmos', 15000, 5000, 400, 3800, 'vertical', source_net='q', drain_net='vss'),
                Device('pmos', 15000, 15000, 400, 8000, 'vertical', source_net='q', drain_net='vdd'),
            ],
            'nq': [
                Wire('METAL1', 18000, (6200, 15800), 600, True),
                Via('NDIF', 'METAL1', 18000, 6000, 200),
                Via('PDIF', 'METAL1', 18000, 14000, 200),
                Via('PDIF', 'METAL1', 18000, 16000, 200),
                Via('PDIF', 'METAL1', 18000, 12000, 200),
                Wire('PDIF', 18000, (11400, 18600), 1200, False),
                Wire('NDIF', 18000, (3500, 6500), 1200, False),
            ],
            'nrst': [
                Wire('METAL1', 10000, (8200, 13800), 600, True),
                Via('POLY', 'METAL1', 9600, 11000, 200),
                Wire('POLY', 9000, (7400, 12400), 400, False),
                Device('pmos', 9000, 15000, 400, 4000, 'vertical', source_net='nq_i', drain_net='vdd'),
                Device('nmos', 9000, 5000, 400, 4000, 'vertical', source_net='_net1', drain_net='nq_i'),
            ],
            'nset': [
                Wire('METAL1', 2000, (6200, 13800), 600, True),
                Via('POLY', 'METAL1', 2200, 9000, 200),
                Wire('POLY', 2800, (7400, 12400), 400, False),
                Device('pmos', 2800, 15000, 400, 4000, 'vertical', source_net='vdd', drain_net='q_i'),
                Device('nmos', 2800, 5000, 400, 4000, 'vertical', source_net='q_i', drain_net='_net0'),
            ],
            'q_i': [
                Wire('METAL1', 4000, (4000, 15800), 600, False),
                Wire('METAL1', (2000, 20000), 4000, 600, False),
                Via('PDIF', 'METAL1', 4000, 14000, 200),
                Via('PDIF', 'METAL1', 4000, 16000, 200),
                Wire('PDIF', 4000, (13400, 16600), 1200, False),
                Via('NDIF', 'METAL1', 1800, 4000, 200),
                Wire('NDIF', 1800, (3400, 6600), 1200, False),
                Wire('METAL1', (4000, 6600), 11000, 600, False),
                Via('POLY', 'METAL1', 6600, 11000, 200),
                Wire('POLY', 7000, (7600, 13000), 400, False),
                Device('nmos', 7000, 5000, 400, 4000, 'vertical', source_net='vss', drain_net='_net1'),
                Device('pmos', 7000, 15000, 400, 4000, 'vertical', source_net='vdd', drain_net='nq_i'),
                Wire('METAL1', 20000, (4000, 9000), 600, False),
                Via('POLY', 'METAL1', 19600, 9000, 200),
                Wire('POLY', 19000, (5600, 10400), 400, False),
                Device('nmos', 19000, 5000, 400, 3800, 'vertical', source_net='nq', drain_net='vss'),
                Wire('POLY', (17000, 19000), 9000, 800, False),
                Device('pmos', 19000, 15000, 400, 8000, 'vertical', source_net='nq', drain_net='vdd'),
                Wire('POLY', 17000, (5600, 12800), 400, False),
                Device('nmos', 17000, 5000, 400, 3800, 'vertical', source_net='vss', drain_net='nq'),
                Device('pmos', 17000, 15000, 400, 8000, 'vertical', source_net='vdd', drain_net='nq'),
            ],
            'q': [
                Wire('METAL1', 14000, (6200, 15800), 600, True),
                Via('NDIF', 'METAL1', 14000, 6000, 200),
                Via('PDIF', 'METAL1', 14000, 14000, 200),
                Via('PDIF', 'METAL1', 14000, 16000, 200),
                Via('PDIF', 'METAL1', 14000, 12000, 200),
                Wire('PDIF', 14000, (11400, 18600), 1200, False),
                Wire('NDIF', 14000, (3500, 6500), 1200, False),
            ],
            'vdd': [
                Wire('METAL1', 2000, (16000, 17400), 800, False),
                Via('PDIF', 'METAL1', 2000, 16000, 200),
                Wire('PDIF', 1600, (13400, 16600), 800, False),
                Wire('METAL1', 6000, (16000, 17400), 800, False),
                Via('PDIF', 'METAL1', 6000, 16000, 200),
                Wire('PDIF', 6000, (13400, 16600), 1200, False),
                Via('NTIE', 'METAL1', 2000, 18600, 200),
                Wire('NTIE', (2000, 10000), 18600, 1200, False),
                Via('NTIE', 'METAL1', 6000, 18600, 200),
                Wire('METAL1', 10000, (16000, 17400), 800, False),
                Via('PDIF', 'METAL1', 10000, 16000, 200),
                Wire('PDIF', 11000, (13400, 16600), 3200, False),
                Via('NTIE', 'METAL1', 10000, 18600, 200),
                Wire('METAL1', 16000, (12200, 17800), 600, False),
                Via('PDIF', 'METAL1', 16000, 16000, 200),
                Via('PDIF', 'METAL1', 16000, 18400, 200),
                Via('PDIF', 'METAL1', 16000, 14000, 200),
                Via('PDIF', 'METAL1', 16000, 12000, 200),
                Wire('PDIF', 16000, (11400, 18600), 1200, False),
                Via('PDIF', 'METAL1', 12000, 18400, 200),
                Wire('PDIF', 12000, (11400, 18600), 1200, False),
                Via('PDIF', 'METAL1', 20000, 18400, 200),
                Wire('PDIF', 20000, (11400, 18600), 1200, False),
            ],
            'vss': [
                Via('PTIE', 'METAL1', 3000, 1400, 200),
                Via('NDIF', 'METAL1', 6000, 1400, 200),
                Wire('NDIF', 6000, (1400, 6600), 1000, False),
                Via('PTIE', 'METAL1', 9000, 1400, 200),
                Via('NDIF', 'METAL1', 16000, 1400, 200),
                Wire('NDIF', 16000, (1400, 6500), 1000, False),
                Wire('NDIF', 12000, (1400, 6500), 1000, False),
                Via('NDIF', 'METAL1', 12000, 1400, 200),
                Wire('NDIF', 20000, (1400, 6500), 1000, False),
                Via('NDIF', 'METAL1', 20000, 1400, 200),
            ],
        },
        finalize=True,
    ),
    StdCell(
        name='nts_x1', width=12000, height=20000,
        nets={
            '_net0': [
                Wire('PDIF', 3600, (11400, 18600), 1200, False),
            ],
            '_net1': [
                Wire('NDIF', 3600, (1600, 4600), 1200, False),
            ],
            '_net2': [
                Wire('METAL1', 8400, (4200, 13800), 600, False),
                Via('PDIF', 'METAL1', 8400, 14000, 200),
                Via('NDIF', 'METAL1', 8400, 4000, 200),
                Via('PDIF', 'METAL1', 8400, 12000, 200),
                Via('POLY', 'METAL1', 8400, 10200, 200),
                Wire('POLY', (4800, 8000), 10200, 400, False),
                Wire('POLY', 4800, (10400, 10800), 400, False),
                Device('pmos', 4800, 15000, 400, 8000, 'vertical', source_net='_net0', drain_net='nq'),
                Wire('NDIF', 8400, (3400, 4600), 1200, False),
                Wire('PDIF', 8400, (11400, 14600), 1200, False),
            ],
            'cmd': [
                Wire('METAL1', 4000, (4200, 15800), 600, True),
                Via('POLY', 'METAL1', 4000, 8000, 200),
                Wire('POLY', (4000, 9600), 8000, 400, False),
                Wire('POLY', 4600, (5600, 8000), 400, False),
                Device('nmos', 4600, 3100, 400, 3800, 'vertical', source_net='_net1', drain_net='nq'),
                Wire('POLY', 9600, (5600, 10400), 400, False),
                Device('nmos', 9600, 4000, 400, 2000, 'vertical', source_net='_net2', drain_net='vss'),
                Device('pmos', 9600, 13000, 400, 4000, 'vertical', source_net='_net2', drain_net='vdd'),
            ],
            'i': [
                Wire('METAL1', 2000, (4200, 15800), 600, True),
                Via('POLY', 'METAL1', 2000, 8000, 200),
                Wire('POLY', 2400, (5600, 10400), 400, False),
                Device('pmos', 2400, 15000, 400, 8000, 'vertical', source_net='vdd', drain_net='_net0'),
                Device('nmos', 2400, 3100, 400, 3800, 'vertical', source_net='vss', drain_net='_net1'),
            ],
            'nq': [
                Wire('METAL1', 6000, (4200, 15800), 600, True),
                Via('PDIF', 'METAL1', 6000, 16000, 200),
                Via('PDIF', 'METAL1', 6000, 12000, 200),
                Via('PDIF', 'METAL1', 6000, 14000, 200),
                Via('NDIF', 'METAL1', 6000, 4000, 200),
                Wire('NDIF', 6000, (1600, 4600), 1200, False),
                Wire('PDIF', 6000, (11400, 18600), 1200, False),
            ],
            'vdd': [
                Wire('METAL1', 10400, (12200, 18600), 600, False),
                Via('PDIF', 'METAL1', 10400, 14000, 200),
                Via('NTIE', 'METAL1', 10200, 18400, 200),
                Via('PDIF', 'METAL1', 10400, 12000, 200),
                Wire('NTIE', (7800, 10200), 18400, 1200, False),
                Via('NTIE', 'METAL1', 8600, 18400, 200),
                Wire('PDIF', 10600, (11400, 14600), 800, False),
                Via('PDIF', 'METAL1', 1600, 18400, 200),
                Wire('PDIF', 1400, (11400, 18600), 800, False),
            ],
            'vss': [
                Wire('METAL1', 10400, (1400, 3800), 600, False),
                Via('NDIF', 'METAL1', 10400, 4000, 200),
                Wire('NDIF', 10600, (3400, 4600), 800, False),
                Via('NDIF', 'METAL1', 1600, 1800, 200),
                Wire('NDIF', 1400, (1600, 4600), 800, False),
            ],
        },
        finalize=True,
    ),
    StdCell(
        name='nts_x2', width=16000, height=20000,
        nets={
            '_net0': [
                Wire('PDIF', 3600, (11400, 18600), 1200, False),
            ],
            '_net1': [
                Wire('METAL1', (8200, 14600), 16000, 600, False),
                Wire('METAL1', 8000, (10200, 15800), 600, False),
                Wire('METAL1', 14600, (4200, 15800), 600, False),
                Via('PDIF', 'METAL1', 14000, 12000, 200),
                Via('NDIF', 'METAL1', 14200, 4000, 200),
                Via('PDIF', 'METAL1', 14000, 14000, 200),
                Wire('NDIF', 14200, (3400, 4600), 800, False),
                Wire('PDIF', 14600, (11400, 14600), 800, False),
                Via('POLY', 'METAL1', 8000, 9800, 200),
                Wire('POLY', 7200, (10200, 10800), 400, False),
                Wire('POLY', (4800, 8000), 10200, 400, False),
                Wire('POLY', 4800, (10200, 10800), 400, False),
                Device('pmos', 4800, 15000, 400, 8000, 'vertical', source_net='_net0', drain_net='nq'),
                Device('pmos', 7200, 15000, 400, 8000, 'vertical', source_net='nq', drain_net='_net3'),
            ],
            '_net2': [
                Wire('NDIF', 8400, (1600, 4600), 1200, False),
            ],
            '_net3': [
                Wire('PDIF', 8400, (11400, 18600), 1200, False),
            ],
            '_net4': [
                Wire('NDIF', 3600, (1600, 4600), 1200, False),
            ],
            'cmd': [
                Wire('METAL1', 12000, (4200, 13800), 600, True),
                Via('POLY', 'METAL1', 12000, 8000, 200),
                Wire('METAL1', (8200, 11800), 6000, 600, False),
                Via('POLY', 'METAL1', 8400, 6000, 200),
                Wire('POLY', (4800, 8000), 5800, 400, False),
                Wire('POLY', 4800, (5000, 5800), 400, False),
                Wire('POLY', 7200, (5200, 5800), 400, False),
                Device('nmos', 7200, 3100, 400, 3800, 'vertical', source_net='nq', drain_net='_net2'),
                Device('nmos', 4800, 3100, 400, 3800, 'vertical', source_net='_net4', drain_net='nq'),
                Wire('POLY', (12000, 13200), 8000, 800, False),
                Wire('POLY', 13200, (6000, 10400), 400, False),
                Device('pmos', 13200, 13000, 400, 4000, 'vertical', source_net='vdd', drain_net='_net1'),
                Wire('POLY', 12800, (5400, 5800), 400, False),
                Wire('POLY', (12800, 13200), 5800, 400, False),
                Device('nmos', 12800, 4000, 400, 2000, 'vertical', source_net='vss', drain_net='_net1'),
            ],
            'i': [
                Wire('METAL1', 4000, (4200, 15800), 600, True),
                Via('POLY', 'METAL1', 4000, 8000, 200),
                Wire('POLY', (2400, 9600), 8000, 400, False),
                Wire('POLY', 9600, (5600, 10400), 400, False),
                Wire('POLY', 2400, (5600, 10400), 400, False),
                Device('pmos', 2400, 15000, 400, 8000, 'vertical', source_net='vdd', drain_net='_net0'),
                Device('nmos', 2400, 3100, 400, 3800, 'vertical', source_net='vss', drain_net='_net4'),
                Device('pmos', 9600, 15000, 400, 8000, 'vertical', source_net='_net3', drain_net='vdd'),
                Device('nmos', 9600, 3100, 400, 3800, 'vertical', source_net='_net2', drain_net='vss'),
            ],
            'nq': [
                Wire('METAL1', 6000, (4200, 15800), 600, True),
                Via('PDIF', 'METAL1', 6000, 14000, 200),
                Via('PDIF', 'METAL1', 6000, 16000, 200),
                Via('NDIF', 'METAL1', 6000, 4000, 200),
                Via('PDIF', 'METAL1', 6000, 12000, 200),
                Wire('NDIF', 6000, (1600, 4600), 1200, False),
                Wire('PDIF', 6000, (11400, 18600), 1200, False),
            ],
            'vdd': [
                Wire('METAL1', 1600, (12200, 17800), 600, False),
                Via('PDIF', 'METAL1', 1600, 14000, 200),
                Via('PDIF', 'METAL1', 1600, 16000, 200),
                Via('PDIF', 'METAL1', 1600, 12000, 200),
                Via('PDIF', 'METAL1', 1600, 18400, 200),
                Wire('PDIF', 1400, (11400, 18600), 800, False),
                Via('PDIF', 'METAL1', 10400, 18400, 200),
                Wire('PDIF', 10800, (11400, 18600), 1200, False),
                Wire('PDIF', 11800, (11400, 18600), 800, False),
                Via('PDIF', 'METAL1', 12000, 18400, 200),
                Via('NTIE', 'METAL1', 14400, 18400, 200),
                Wire('NTIE', 14400, (16600, 18000), 1200, False),
            ],
            'vss': [
                Wire('METAL1', 1600, (2200, 3800), 600, False),
                Via('NDIF', 'METAL1', 1600, 4000, 200),
                Via('NDIF', 'METAL1', 1600, 1800, 200),
                Wire('NDIF', 1400, (1600, 4600), 800, False),
                Wire('NDIF', 11200, (1600, 4600), 1200, False),
                Via('NDIF', 'METAL1', 10800, 1800, 200),
            ],
        },
        finalize=True,
    ),
    StdCell(
        name='nxr2_x1', width=18000, height=20000,
        nets={
            '_net0': [
                Wire('METAL1', 1600, (4200, 13800), 600, False),
                Via('PDIF', 'METAL1', 1600, 14000, 200),
                Wire('METAL1', 1600, (14200, 15800), 600, False),
                Via('POLY', 'METAL1', 1200, 8000, 200),
                Via('NDIF', 'METAL1', 1600, 4000, 200),
                Wire('NDIF', 1400, (3400, 4600), 800, False),
                Wire('POLY', (1200, 9600), 8000, 400, False),
                Wire('POLY', 9600, (5600, 10400), 400, False),
                Device('nmos', 9600, 3100, 400, 3800, 'vertical', source_net='nq', drain_net='_net2'),
                Device('pmos', 9600, 15000, 400, 8000, 'vertical', source_net='nq', drain_net='_net1'),
                Wire('PDIF', 1400, (13400, 16600), 800, False),
                Via('PDIF', 'METAL1', 1600, 16000, 200),
            ],
            '_net1': [
                Wire('METAL1', (6200, 10600), 16000, 600, False),
                Via('PDIF', 'METAL1', 6000, 16000, 200),
                Wire('METAL1', 10800, (12200, 15800), 600, False),
                Via('PDIF', 'METAL1', 10800, 16000, 200),
                Via('PDIF', 'METAL1', 10800, 12000, 200),
                Via('PDIF', 'METAL1', 10800, 14000, 200),
                Wire('PDIF', 10800, (11400, 18600), 1200, False),
                Wire('PDIF', 6000, (11400, 18600), 1200, False),
            ],
            '_net2': [
                Wire('NDIF', 10800, (1600, 4600), 1200, False),
            ],
            '_net3': [
                Wire('METAL1', (8200, 9800), 6000, 600, False),
                Via('POLY', 'METAL1', 8400, 6000, 200),
                Wire('METAL1', 10000, (6200, 7800), 600, False),
                Wire('METAL1', (10200, 11800), 8000, 600, False),
                Via('POLY', 'METAL1', 12000, 8000, 200),
                Wire('POLY', 12000, (8000, 10400), 400, False),
                Wire('POLY', (12000, 16000), 8000, 400, False),
                Via('POLY', 'METAL1', 16000, 8000, 200),
                Wire('METAL1', 16000, (4200, 13800), 600, False),
                Via('NDIF', 'METAL1', 16000, 4000, 200),
                Via('PDIF', 'METAL1', 16000, 14000, 200),
                Wire('METAL1', 16000, (14200, 15800), 600, False),
                Wire('PDIF', 16000, (13400, 16600), 1200, False),
                Wire('PDIF', 15200, (13400, 16600), 400, False),
                Via('PDIF', 'METAL1', 16000, 16000, 200),
                Wire('NDIF', 16000, (3400, 4600), 1200, False),
                Wire('NDIF', 15200, (3400, 4600), 400, False),
                Device('pmos', 12000, 15000, 400, 8000, 'vertical', source_net='_net1', drain_net='vdd'),
                Wire('POLY', (7200, 8200), 5800, 400, False),
                Wire('POLY', 7200, (5200, 5800), 400, False),
                Device('nmos', 7200, 3100, 400, 3800, 'vertical', source_net='_net4', drain_net='nq'),
            ],
            '_net4': [
                Wire('NDIF', 6000, (1600, 4600), 1200, False),
            ],
            'i0': [
                Wire('METAL1', 4000, (4200, 15800), 600, True),
                Via('POLY', 'METAL1', 4000, 6000, 200),
                Via('POLY', 'METAL1', 4000, 10000, 200),
                Wire('POLY', 4800, (10400, 11000), 400, False),
                Device('pmos', 4800, 15000, 400, 8000, 'vertical', source_net='vdd', drain_net='_net1'),
                Wire('POLY', (2400, 4800), 10400, 400, False),
                Wire('POLY', 2400, (10400, 12400), 400, False),
                Device('pmos', 2400, 15000, 400, 4000, 'vertical', source_net='_net0', drain_net='vdd'),
                Wire('POLY', (2400, 4800), 5600, 400, False),
                Device('nmos', 4800, 3100, 400, 3800, 'vertical', source_net='vss', drain_net='_net4'),
                Wire('POLY', 4800, (5000, 5600), 400, False),
                Wire('POLY', 2400, (5000, 5600), 400, False),
                Device('nmos', 2400, 4000, 400, 2000, 'vertical', source_net='_net0', drain_net='vss'),
            ],
            'i1': [
                Wire('METAL1', 14000, (4200, 15800), 600, True),
                Via('POLY', 'METAL1', 14000, 6000, 200),
                Via('POLY', 'METAL1', 14000, 10000, 200),
                Wire('METAL1', (8200, 13800), 10000, 600, False),
                Via('POLY', 'METAL1', 8400, 10000, 200),
                Wire('POLY', (7200, 8200), 10200, 400, False),
                Wire('POLY', 7200, (10200, 10800), 400, False),
                Device('pmos', 7200, 15000, 400, 8000, 'vertical', source_net='_net1', drain_net='nq'),
                Wire('POLY', (13800, 14800), 10400, 400, False),
                Wire('POLY', 14800, (10400, 12400), 400, False),
                Device('pmos', 14800, 15000, 400, 4000, 'vertical', source_net='vdd', drain_net='_net3'),
                Wire('POLY', (12000, 14800), 5600, 400, False),
                Device('nmos', 14800, 4000, 400, 2000, 'vertical', source_net='vss', drain_net='_net3'),
                Wire('POLY', 14800, (5200, 5400), 400, False),
                Wire('POLY', 12000, (5400, 5600), 400, False),
                Device('nmos', 12000, 3100, 400, 3800, 'vertical', source_net='_net2', drain_net='vss'),
            ],
            'nq': [
                Wire('METAL1', 6000, (4200, 13800), 600, True),
                Wire('METAL1', (6000, 8200), 4000, 600, False),
                Wire('METAL1', (6000, 8200), 14000, 600, False),
                Via('PDIF', 'METAL1', 8400, 14000, 200),
                Wire('PDIF', 8400, (11400, 18600), 1200, False),
                Via('NDIF', 'METAL1', 8400, 4000, 200),
                Wire('NDIF', 8400, (1600, 4600), 1200, False),
            ],
            'vdd': [
                Via('PDIF', 'METAL1', 13200, 18400, 200),
                Wire('PDIF', 13200, (11400, 18600), 1200, False),
                Via('PDIF', 'METAL1', 4000, 18400, 200),
                Wire('PDIF', 3800, (11400, 18600), 800, False),
            ],
            'vss': [
                Via('NDIF', 'METAL1', 13200, 1800, 200),
                Wire('NDIF', 13200, (1600, 4600), 1200, False),
                Via('NDIF', 'METAL1', 4000, 1800, 200),
                Wire('NDIF', 3800, (1600, 4600), 800, False),
            ],
        },
        finalize=True,
    ),
    StdCell(
        name='nxr2_x4', width=24000, height=20000,
        nets={
            '_net0': [
                Wire('NDIF', 6000, (1600, 4600), 1200, False),
            ],
            '_net1': [
                Wire('METAL1', (6200, 10600), 16000, 600, False),
                Via('PDIF', 'METAL1', 6000, 16000, 200),
                Via('PDIF', 'METAL1', 10800, 16000, 200),
                Wire('PDIF', 10800, (11400, 18600), 1200, False),
                Wire('PDIF', 6000, (11400, 18600), 1200, False),
            ],
            '_net2': [
                Wire('METAL1', 1600, (4200, 11800), 600, False),
                Via('NDIF', 'METAL1', 1600, 4000, 200),
                Via('POLY', 'METAL1', 1600, 8000, 200),
                Via('PDIF', 'METAL1', 1600, 12000, 200),
                Wire('PDIF', 1400, (11400, 14600), 800, False),
                Wire('POLY', (1400, 9600), 8000, 400, False),
                Wire('POLY', 9600, (5600, 10400), 400, False),
                Device('pmos', 9600, 15000, 400, 8000, 'vertical', source_net='_net3', drain_net='_net1'),
                Device('nmos', 9600, 3100, 400, 3800, 'vertical', source_net='_net3', drain_net='_net5'),
                Wire('NDIF', 1400, (3400, 4600), 800, False),
            ],
            '_net3': [
                Wire('METAL1', (6200, 8200), 14000, 600, False),
                Wire('METAL1', 6000, (4200, 13800), 600, False),
                Via('PDIF', 'METAL1', 8400, 14000, 200),
                Wire('PDIF', 8400, (11400, 18600), 1200, False),
                Wire('METAL1', (6200, 17800), 4000, 600, False),
                Wire('METAL1', 18000, (4200, 7800), 600, False),
                Via('NDIF', 'METAL1', 8400, 4000, 200),
                Wire('NDIF', 8400, (1600, 4600), 1200, False),
                Via('POLY', 'METAL1', 18000, 8000, 200),
                Wire('POLY', (18000, 21600), 8000, 800, False),
                Wire('POLY', 19200, (5600, 10400), 400, False),
                Wire('POLY', 21600, (5600, 10400), 400, False),
                Device('pmos', 21600, 15000, 400, 8000, 'vertical', source_net='nq', drain_net='vdd'),
                Device('nmos', 21600, 3100, 400, 3800, 'vertical', source_net='nq', drain_net='vss'),
                Device('pmos', 19200, 15000, 400, 8000, 'vertical', source_net='vdd', drain_net='nq'),
                Device('nmos', 19200, 3100, 400, 3800, 'vertical', source_net='vss', drain_net='nq'),
            ],
            '_net4': [
                Wire('METAL1', 16000, (6200, 11400), 600, False),
                Via('NDIF', 'METAL1', 16000, 6000, 200),
                Via('PDIF', 'METAL1', 16000, 11600, 200),
                Via('POLY', 'METAL1', 16000, 8000, 200),
                Wire('POLY', (12000, 16000), 8000, 400, False),
                Wire('POLY', 12000, (5600, 8000), 400, False),
                Via('POLY', 'METAL1', 12000, 8000, 200),
                Wire('METAL1', (10200, 11800), 8000, 600, False),
                Wire('METAL1', 10000, (8200, 9800), 600, False),
                Wire('METAL1', (8200, 9800), 10000, 600, False),
                Via('POLY', 'METAL1', 8400, 10000, 200),
                Wire('POLY', (7200, 8200), 10200, 400, False),
                Wire('POLY', 7200, (10400, 10600), 400, False),
                Device('pmos', 7200, 15000, 400, 8000, 'vertical', source_net='_net1', drain_net='_net3'),
                Device('nmos', 12000, 3100, 400, 3800, 'vertical', source_net='_net5', drain_net='vss'),
                Wire('PDIF', 15600, (11400, 14600), 1200, False),
                Wire('NDIF', 15800, (3400, 6200), 800, False),
            ],
            '_net5': [
                Wire('NDIF', 10800, (1600, 4600), 1200, False),
            ],
            'i0': [
                Wire('METAL1', 4000, (4200, 15800), 600, True),
                Via('POLY', 'METAL1', 4000, 6000, 200),
                Via('POLY', 'METAL1', 4000, 10000, 200),
                Device('pmos', 4800, 15000, 400, 8000, 'vertical', source_net='vdd', drain_net='_net1'),
                Wire('POLY', (2400, 4800), 10400, 400, False),
                Wire('POLY', 4800, (10400, 11000), 400, False),
                Wire('POLY', 2400, (10400, 11000), 400, False),
                Device('pmos', 2400, 13000, 400, 4000, 'vertical', source_net='_net2', drain_net='vdd'),
                Wire('POLY', (2400, 4800), 5600, 400, False),
                Device('nmos', 4800, 3100, 400, 3800, 'vertical', source_net='vss', drain_net='_net0'),
                Wire('POLY', 4800, (5000, 5600), 400, False),
                Wire('POLY', 2400, (5000, 5600), 400, False),
                Device('nmos', 2400, 4000, 400, 2000, 'vertical', source_net='_net2', drain_net='vss'),
            ],
            'i1': [
                Wire('METAL1', 14000, (6200, 15800), 600, True),
                Wire('METAL1', (8200, 13800), 6000, 600, False),
                Via('POLY', 'METAL1', 14000, 6000, 200),
                Via('POLY', 'METAL1', 14000, 10000, 200),
                Device('pmos', 14400, 13000, 400, 4000, 'vertical', source_net='vdd', drain_net='_net4'),
                Wire('POLY', 14400, (10400, 10800), 400, False),
                Wire('POLY', (12000, 14400), 10200, 400, False),
                Wire('POLY', 12000, (10400, 10800), 400, False),
                Device('pmos', 12000, 15000, 400, 8000, 'vertical', source_net='_net1', drain_net='vdd'),
                Wire('POLY', 14400, (5400, 6200), 400, False),
                Device('nmos', 14400, 4000, 400, 2000, 'vertical', source_net='vss', drain_net='_net4'),
                Via('POLY', 'METAL1', 8400, 6000, 200),
                Wire('POLY', (7200, 8200), 5800, 400, False),
                Wire('POLY', 7200, (5200, 5800), 400, False),
                Device('nmos', 7200, 3100, 400, 3800, 'vertical', source_net='_net0', drain_net='_net3'),
            ],
            'nq': [
                Wire('METAL1', 20000, (4200, 15800), 600, True),
                Via('PDIF', 'METAL1', 20000, 14000, 200),
                Via('NDIF', 'METAL1', 20000, 4000, 200),
                Via('PDIF', 'METAL1', 20000, 16000, 200),
                Via('PDIF', 'METAL1', 20000, 12000, 200),
                Wire('NDIF', 20400, (1600, 4600), 1200, False),
                Wire('PDIF', 20400, (11400, 18600), 1200, False),
            ],
            'vdd': [
                Wire('METAL1', 22400, (12200, 17800), 600, False),
                Via('PDIF', 'METAL1', 22400, 16000, 200),
                Via('PDIF', 'METAL1', 22400, 18400, 200),
                Via('PDIF', 'METAL1', 22400, 14000, 200),
                Via('PDIF', 'METAL1', 22400, 12000, 200),
                Wire('PDIF', 22600, (11400, 18600), 800, False),
                Wire('METAL1', 18000, (14200, 17800), 600, False),
                Via('PDIF', 'METAL1', 18000, 18400, 200),
                Via('PDIF', 'METAL1', 18000, 16000, 200),
                Via('PDIF', 'METAL1', 18000, 14000, 200),
                Wire('PDIF', 18000, (13800, 18600), 1200, False),
                Via('PDIF', 'METAL1', 12800, 18400, 200),
                Wire('PDIF', 13000, (11400, 18600), 800, False),
                Wire('PDIF', 3800, (11400, 18600), 800, False),
                Via('PDIF', 'METAL1', 4000, 18400, 200),
                Via('NTIE', 'METAL1', 15600, 18200, 200),
                Wire('NTIE', 15600, (16600, 18200), 1200, False),
                Via('NTIE', 'METAL1', 1600, 18400, 200),
                Wire('NTIE', 1600, (16600, 18200), 1200, False),
            ],
            'vss': [
                Wire('METAL1', 22400, (2200, 3800), 600, False),
                Via('NDIF', 'METAL1', 22400, 1800, 200),
                Via('NDIF', 'METAL1', 22400, 4000, 200),
                Wire('NDIF', 22600, (1600, 4600), 800, False),
                Wire('NDIF', 13000, (1600, 4600), 800, False),
                Via('NDIF', 'METAL1', 12800, 1800, 200),
                Wire('NDIF', 3800, (1600, 4600), 800, False),
                Via('NDIF', 'METAL1', 4000, 1800, 200),
                Via('NDIF', 'METAL1', 18000, 1800, 200),
                Wire('NDIF', 18000, (1600, 3800), 1200, False),
            ],
        },
        finalize=True,
    ),
    StdCell(
        name='o2_x2', width=10000, height=20000,
        nets={
            '_net1': [
                Wire('METAL1', (2000, 3600), 16000, 600, False),
                Wire('METAL1', 3800, (4200, 15800), 600, False),
                Via('PDIF', 'METAL1', 2000, 16000, 200),
                Wire('PDIF', 1400, (11400, 16600), 800, False),
                Wire('PDIF', 2000, (11400, 16600), 1200, False),
                Via('POLY', 'METAL1', 4000, 8000, 200),
                Via('NDIF', 'METAL1', 3800, 4000, 200),
                Wire('NDIF', 3600, (3400, 4600), 1200, False),
                Wire('POLY', (4000, 7200), 8000, 400, False),
                Wire('POLY', 7200, (5600, 10400), 400, False),
                Device('pmos', 7200, 15000, 400, 8000, 'vertical', source_net='vdd', drain_net='q'),
                Device('nmos', 7200, 3100, 400, 3800, 'vertical', source_net='vss', drain_net='q'),
            ],
            'i0': [
                Wire('METAL1', 6000, (4200, 16000), 600, True),
                Via('POLY', 'METAL1', 6000, 6000, 200),
                Via('POLY', 'METAL1', 6000, 10000, 200),
                Wire('POLY', (4600, 5800), 10200, 400, False),
                Wire('POLY', 4600, (10200, 10600), 400, False),
                Device('pmos', 4600, 14000, 400, 6000, 'vertical', source_net='_net0', drain_net='vdd'),
                Wire('POLY', (4800, 5400), 5800, 400, False),
                Wire('POLY', 4800, (5400, 5800), 400, False),
                Device('nmos', 4800, 4000, 400, 2000, 'vertical', source_net='_net1', drain_net='vss'),
            ],
            'i1': [
                Wire('METAL1', 2000, (6000, 14000), 600, True),
                Via('POLY', 'METAL1', 2000, 8000, 200),
                Wire('POLY', 2800, (5600, 10400), 400, False),
                Wire('POLY', 2600, (7600, 8400), 400, False),
                Device('nmos', 2800, 4000, 400, 2000, 'vertical', source_net='vss', drain_net='_net1'),
                Device('pmos', 2800, 14000, 400, 6000, 'vertical', source_net='_net1', drain_net='_net0'),
            ],
            'q': [
                Wire('METAL1', 8000, (4000, 16000), 600, True),
                Via('PDIF', 'METAL1', 8000, 14000, 200),
                Via('PDIF', 'METAL1', 8000, 12000, 200),
                Via('NDIF', 'METAL1', 8000, 4000, 200),
                Via('PDIF', 'METAL1', 8000, 16000, 200),
                Wire('NDIF', 8400, (1600, 4600), 800, False),
                Wire('PDIF', 8400, (11400, 18600), 800, False),
            ],
            'vdd': [
                Via('PDIF', 'METAL1', 6400, 18200, 200),
                Wire('PDIF', 6000, (11400, 18600), 800, False),
            ],
            'vss': [
                Wire('METAL1', 2000, (2400, 3800), 600, False),
                Via('NDIF', 'METAL1', 2000, 3800, 200),
                Wire('NDIF', 1400, (3400, 4600), 800, False),
                Wire('NDIF', 6000, (1600, 4600), 800, False),
                Via('NDIF', 'METAL1', 6400, 1800, 200),
            ],
        },
        finalize=True,
    ),
    StdCell(
        name='o2_x4', width=12000, height=20000,
        nets={
            '_net0': [
                Wire('METAL1', 3800, (4200, 15800), 600, False),
                Via('NDIF', 'METAL1', 4000, 4000, 200),
                Via('POLY', 'METAL1', 4000, 8000, 200),
                Wire('METAL1', (2200, 3600), 16000, 600, False),
                Via('PDIF', 'METAL1', 2000, 16000, 200),
                Wire('PDIF', 2000, (11400, 16600), 1200, False),
                Wire('POLY', (4000, 9600), 8000, 400, False),
                Wire('POLY', 7200, (5600, 10400), 400, False),
                Wire('POLY', 9600, (5600, 10400), 400, False),
                Device('pmos', 9600, 15000, 400, 8000, 'vertical', source_net='q', drain_net='vdd'),
                Device('nmos', 9600, 3100, 400, 3800, 'vertical', source_net='q', drain_net='vss'),
                Device('pmos', 7200, 15000, 400, 8000, 'vertical', source_net='vdd', drain_net='q'),
                Device('nmos', 7200, 3100, 400, 3800, 'vertical', source_net='vss', drain_net='q'),
                Wire('NDIF', 3600, (3400, 4600), 1200, False),
            ],
            'i0': [
                Wire('METAL1', 6000, (4000, 16000), 600, True),
                Via('POLY', 'METAL1', 6000, 6000, 200),
                Via('POLY', 'METAL1', 6000, 10000, 200),
                Wire('POLY', (4800, 6000), 10200, 800, False),
                Wire('POLY', 4800, (10200, 10600), 400, False),
                Device('pmos', 4800, 14000, 400, 6000, 'vertical', source_net='_net1', drain_net='vdd'),
                Wire('POLY', (4800, 6000), 6000, 800, False),
                Wire('POLY', 4800, (5400, 5800), 400, False),
                Device('nmos', 4800, 4000, 400, 2000, 'vertical', source_net='_net0', drain_net='vss'),
            ],
            'i1': [
                Wire('METAL1', 2000, (6000, 14000), 600, True),
                Via('POLY', 'METAL1', 2000, 8000, 200),
                Wire('POLY', 2000, (5600, 10200), 400, False),
                Wire('POLY', (2000, 3000), 10200, 400, False),
                Wire('POLY', (2000, 2800), 5600, 400, False),
                Device('nmos', 2800, 4000, 400, 2000, 'vertical', source_net='vss', drain_net='_net0'),
                Wire('POLY', 3000, (10200, 10800), 400, False),
                Device('pmos', 3000, 14000, 400, 6000, 'vertical', source_net='_net0', drain_net='_net1'),
            ],
            'q': [
                Wire('METAL1', 8000, (4000, 16000), 600, True),
                Via('NDIF', 'METAL1', 8000, 4000, 200),
                Via('PDIF', 'METAL1', 8000, 14000, 200),
                Via('PDIF', 'METAL1', 8000, 16000, 200),
                Via('PDIF', 'METAL1', 8000, 12000, 200),
                Wire('PDIF', 8400, (11400, 18600), 1200, False),
                Wire('NDIF', 8400, (1600, 4600), 1200, False),
            ],
            'vdd': [
                Wire('METAL1', 10400, (12200, 17800), 600, False),
                Via('PDIF', 'METAL1', 10400, 18400, 200),
                Via('PDIF', 'METAL1', 10400, 14000, 200),
                Via('PDIF', 'METAL1', 10400, 12000, 200),
                Via('PDIF', 'METAL1', 10400, 16000, 200),
                Wire('PDIF', 10600, (11400, 18600), 800, False),
                Via('PDIF', 'METAL1', 6400, 18400, 200),
                Wire('PDIF', 6200, (11400, 18600), 800, False),
            ],
            'vss': [
                Wire('METAL1', 2000, (2200, 4000), 600, False),
                Via('NDIF', 'METAL1', 2000, 4000, 200),
                Wire('NDIF', 1400, (3400, 4600), 800, False),
                Wire('METAL1', 10400, (2200, 3800), 600, False),
                Via('NDIF', 'METAL1', 10400, 4000, 200),
                Via('NDIF', 'METAL1', 10400, 1800, 200),
                Wire('NDIF', 10600, (1600, 4600), 800, False),
                Wire('NDIF', 6200, (1600, 4600), 800, False),
                Via('NDIF', 'METAL1', 6400, 1800, 200),
            ],
        },
        finalize=True,
    ),
    StdCell(
        name='o3_x2', width=12000, height=20000,
        nets={
            '_net1': [
                Wire('METAL1', 1600, (4000, 5800), 600, False),
                Via('NDIF', 'METAL1', 1600, 4000, 200),
                Wire('METAL1', (1800, 7800), 6000, 600, False),
                Wire('METAL1', 5200, (4000, 6000), 600, False),
                Wire('METAL1', 8000, (6200, 15800), 600, False),
                Via('POLY', 'METAL1', 8000, 8000, 200),
                Wire('METAL1', (1400, 7800), 16000, 600, False),
                Via('PDIF', 'METAL1', 1600, 16000, 200),
                Wire('PDIF', 1400, (11400, 16600), 800, False),
                Wire('POLY', (8000, 9000), 8000, 800, False),
                Wire('POLY', 9200, (5600, 10400), 400, False),
                Device('nmos', 9200, 3100, 400, 3800, 'vertical', source_net='vss', drain_net='q'),
                Device('pmos', 9200, 15000, 400, 8000, 'vertical', source_net='vdd', drain_net='q'),
                Via('NDIF', 'METAL1', 5200, 4000, 200),
                Wire('NDIF', 5400, (3400, 4600), 400, False),
                Wire('NDIF', 1400, (3400, 4600), 800, False),
            ],
            'i0': [
                Wire('METAL1', 6000, (8000, 14000), 600, True),
                Via('POLY', 'METAL1', 6000, 10000, 200),
                Wire('POLY', 6000, (10200, 10600), 400, False),
                Device('pmos', 6000, 14000, 400, 6000, 'vertical', source_net='_net2', drain_net='vdd'),
                Wire('POLY', 6400, (5600, 9800), 400, False),
                Device('nmos', 6400, 4000, 400, 2000, 'vertical', source_net='_net1', drain_net='vss'),
            ],
            'i1': [
                Wire('METAL1', 4000, (8000, 14000), 600, True),
                Via('POLY', 'METAL1', 4000, 8000, 200),
                Wire('POLY', 4200, (5600, 10400), 400, False),
                Device('nmos', 4200, 4000, 400, 2000, 'vertical', source_net='vss', drain_net='_net1'),
                Device('pmos', 4200, 14000, 400, 6000, 'vertical', source_net='_net0', drain_net='_net2'),
            ],
            'i2': [
                Wire('METAL1', 2000, (8000, 14000), 600, True),
                Via('POLY', 'METAL1', 2000, 8000, 200),
                Wire('POLY', 2400, (5600, 10400), 400, False),
                Device('nmos', 2400, 4000, 400, 2000, 'vertical', source_net='_net1', drain_net='vss'),
                Device('pmos', 2400, 14000, 400, 6000, 'vertical', source_net='_net1', drain_net='_net0'),
            ],
            'q': [
                Wire('METAL1', 10000, (4000, 16000), 600, True),
                Via('NDIF', 'METAL1', 10000, 4000, 200),
                Via('PDIF', 'METAL1', 10000, 14000, 200),
                Via('PDIF', 'METAL1', 10000, 12000, 200),
                Via('PDIF', 'METAL1', 10000, 16000, 200),
                Wire('PDIF', 10600, (11400, 18600), 800, False),
                Wire('NDIF', 10600, (1600, 4600), 800, False),
            ],
            'vdd': [
                Via('PDIF', 'METAL1', 8400, 18400, 200),
                Wire('PDIF', 8200, (11400, 18600), 800, False),
                Wire('PDIF', 7400, (11400, 18600), 800, False),
            ],
            'vss': [
                Wire('METAL1', 3400, (2400, 4000), 600, False),
                Via('NDIF', 'METAL1', 3400, 4000, 200),
                Wire('NDIF', 3600, (3400, 4600), 800, False),
                Wire('METAL1', 7600, (2400, 4000), 600, False),
                Via('NDIF', 'METAL1', 7600, 4000, 200),
                Wire('NDIF', 7600, (3400, 4600), 600, False),
                Wire('NDIF', 8200, (1600, 4600), 800, False),
            ],
        },
        finalize=True,
    ),
    StdCell(
        name='o3_x4', width=14000, height=20000,
        nets={
            '_net2': [
                Wire('METAL1', (1800, 7800), 4000, 600, False),
                Via('NDIF', 'METAL1', 6000, 4000, 200),
                Wire('METAL1', 8000, (4200, 15800), 600, False),
                Via('NDIF', 'METAL1', 1600, 4000, 200),
                Wire('NDIF', 1400, (3400, 4600), 800, False),
                Via('POLY', 'METAL1', 8000, 8000, 200),
                Wire('METAL1', (1400, 7800), 16000, 600, False),
                Via('PDIF', 'METAL1', 1600, 16000, 200),
                Wire('PDIF', 1400, (11400, 16600), 800, False),
                Wire('POLY', (8200, 11600), 8000, 800, False),
                Wire('POLY', 9200, (5600, 10400), 400, False),
                Wire('POLY', 11600, (5600, 10400), 400, False),
                Device('nmos', 11600, 3100, 400, 3800, 'vertical', source_net='q', drain_net='vss'),
                Device('pmos', 11600, 15000, 400, 8000, 'vertical', source_net='q', drain_net='vdd'),
                Device('pmos', 9200, 15000, 400, 8000, 'vertical', source_net='vdd', drain_net='q'),
                Device('nmos', 9200, 3100, 400, 3800, 'vertical', source_net='vss', drain_net='q'),
                Wire('NDIF', 6000, (3400, 4600), 1200, False),
            ],
            'i0': [
                Wire('METAL1', 6000, (6200, 13800), 600, True),
                Via('POLY', 'METAL1', 6000, 10000, 200),
                Device('pmos', 6200, 14000, 400, 6000, 'vertical', source_net='_net0', drain_net='vdd'),
                Wire('POLY', 6200, (10000, 10600), 400, False),
                Wire('POLY', 6400, (6000, 10000), 400, False),
                Wire('POLY', (6400, 7000), 5800, 400, False),
                Wire('POLY', 7000, (5200, 5800), 400, False),
                Device('nmos', 7000, 3100, 400, 3800, 'vertical', source_net='_net2', drain_net='vss'),
            ],
            'i1': [
                Wire('METAL1', 4000, (6200, 13800), 600, True),
                Via('POLY', 'METAL1', 4000, 8000, 200),
                Wire('POLY', 4400, (6000, 10400), 400, False),
                Device('pmos', 4400, 14000, 400, 6000, 'vertical', source_net='_net1', drain_net='_net0'),
                Wire('POLY', (4400, 5200), 5800, 400, False),
                Wire('POLY', 5200, (5200, 5800), 400, False),
                Device('nmos', 5200, 3100, 400, 3800, 'vertical', source_net='vss', drain_net='_net2'),
            ],
            'i2': [
                Wire('METAL1', 2000, (6200, 13800), 600, True),
                Via('POLY', 'METAL1', 2000, 6000, 200),
                Wire('POLY', 2400, (5600, 10400), 400, False),
                Device('nmos', 2400, 3100, 400, 3800, 'vertical', source_net='_net2', drain_net='vss'),
                Device('pmos', 2400, 14000, 400, 6000, 'vertical', source_net='_net2', drain_net='_net1'),
            ],
            'q': [
                Wire('METAL1', 10000, (4200, 15800), 600, True),
                Via('NDIF', 'METAL1', 10000, 4000, 200),
                Via('PDIF', 'METAL1', 10000, 16000, 200),
                Via('PDIF', 'METAL1', 10000, 14000, 200),
                Via('PDIF', 'METAL1', 10000, 12000, 200),
                Wire('PDIF', 10400, (11400, 18600), 1200, False),
                Wire('NDIF', 10400, (1600, 4600), 1200, False),
            ],
            'vdd': [
                Wire('METAL1', 12400, (12200, 17800), 600, False),
                Via('PDIF', 'METAL1', 12400, 18400, 200),
                Via('PDIF', 'METAL1', 12400, 12000, 200),
                Via('PDIF', 'METAL1', 12400, 16000, 200),
                Via('PDIF', 'METAL1', 12400, 14000, 200),
                Wire('PDIF', 12600, (11400, 18600), 800, False),
                Wire('PDIF', 7600, (11400, 18600), 800, False),
                Wire('PDIF', 8400, (11400, 18600), 800, False),
                Via('PDIF', 'METAL1', 8000, 18400, 200),
            ],
            'vss': [
                Wire('METAL1', 12400, (2200, 3800), 600, False),
                Via('NDIF', 'METAL1', 12400, 1800, 200),
                Via('NDIF', 'METAL1', 12400, 4000, 200),
                Wire('NDIF', 12600, (1600, 4600), 800, False),
                Via('NDIF', 'METAL1', 8400, 1800, 200),
                Wire('NDIF', 8400, (1600, 4600), 800, False),
                Wire('NDIF', 3800, (1600, 4600), 800, False),
                Via('NDIF', 'METAL1', 3800, 1800, 200),
            ],
        },
        finalize=True,
    ),
    StdCell(
        name='o4_x2', width=14000, height=20000,
        nets={
            '_net2': [
                Wire('METAL1', 8200, (4000, 6000), 600, False),
                Via('NDIF', 'METAL1', 8200, 4000, 200),
                Wire('METAL1', (4000, 10000), 6000, 600, False),
                Wire('METAL1', 10200, (6200, 15800), 600, False),
                Wire('METAL1', 4000, (4000, 5800), 600, False),
                Via('NDIF', 'METAL1', 4000, 4000, 200),
                Wire('NDIF', 3600, (3400, 4600), 800, False),
                Via('POLY', 'METAL1', 10000, 8000, 200),
                Wire('METAL1', (1800, 10000), 16000, 600, False),
                Via('PDIF', 'METAL1', 1800, 16000, 200),
                Wire('PDIF', 1400, (11400, 16600), 800, False),
                Wire('POLY', (9600, 11200), 8000, 800, False),
                Wire('POLY', 11200, (5600, 10400), 400, False),
                Device('nmos', 11200, 3100, 400, 3800, 'vertical', source_net='vss', drain_net='q'),
                Device('pmos', 11200, 15000, 400, 8000, 'vertical', source_net='vdd', drain_net='q'),
                Wire('NDIF', 8400, (3400, 4600), 800, False),
            ],
            'i0': [
                Wire('METAL1', 6000, (8200, 13800), 600, True),
                Via('POLY', 'METAL1', 6000, 8000, 200),
                Wire('POLY', 6400, (6000, 8200), 400, False),
                Wire('POLY', 6200, (7800, 10400), 400, False),
                Device('pmos', 6200, 14000, 400, 6000, 'vertical', source_net='_net3', drain_net='_net0'),
                Wire('POLY', (6400, 7200), 5800, 400, False),
                Wire('POLY', 7200, (5200, 5800), 400, False),
                Device('nmos', 7200, 4000, 400, 2000, 'vertical', source_net='vss', drain_net='_net2'),
            ],
            'i1': [
                Wire('METAL1', 4000, (8200, 13800), 600, True),
                Via('POLY', 'METAL1', 4000, 8000, 200),
                Wire('POLY', 4000, (6000, 10000), 400, False),
                Wire('POLY', 4400, (10200, 10800), 400, False),
                Wire('POLY', (4000, 4400), 10200, 400, False),
                Wire('POLY', (4000, 4800), 5800, 400, False),
                Wire('POLY', 4800, (5200, 5800), 400, False),
                Device('nmos', 4800, 4000, 400, 2000, 'vertical', source_net='_net2', drain_net='vss'),
                Device('pmos', 4400, 14000, 400, 6000, 'vertical', source_net='_net1', drain_net='_net3'),
            ],
            'i2': [
                Wire('METAL1', 8000, (8200, 13800), 600, True),
                Via('POLY', 'METAL1', 8000, 8000, 200),
                Wire('POLY', 8400, (6000, 10000), 400, False),
                Wire('POLY', 8000, (10200, 10800), 400, False),
                Wire('POLY', (8400, 9000), 5800, 400, False),
                Wire('POLY', (8000, 8400), 10200, 400, False),
                Wire('POLY', 9000, (5200, 5800), 400, False),
                Device('nmos', 9000, 4000, 400, 2000, 'vertical', source_net='_net2', drain_net='vss'),
                Device('pmos', 8000, 14000, 400, 6000, 'vertical', source_net='_net0', drain_net='vdd'),
            ],
            'i3': [
                Wire('METAL1', 2000, (6200, 13800), 600, True),
                Via('POLY', 'METAL1', 2000, 8000, 200),
                Wire('POLY', 2400, (6000, 10200), 400, False),
                Wire('POLY', 2600, (10200, 10800), 400, False),
                Wire('POLY', (2400, 2600), 5800, 400, False),
                Wire('POLY', (2400, 2600), 10200, 400, False),
                Wire('POLY', 2600, (5200, 5800), 400, False),
                Device('nmos', 2600, 4000, 400, 2000, 'vertical', source_net='vss', drain_net='_net2'),
                Device('pmos', 2600, 14000, 400, 6000, 'vertical', source_net='_net2', drain_net='_net1'),
            ],
            'q': [
                Wire('METAL1', 12000, (4200, 15800), 600, True),
                Via('NDIF', 'METAL1', 12000, 4000, 200),
                Via('PDIF', 'METAL1', 12000, 16000, 200),
                Via('PDIF', 'METAL1', 12000, 12000, 200),
                Via('PDIF', 'METAL1', 12000, 14000, 200),
                Wire('PDIF', 12600, (11400, 18600), 800, False),
                Wire('NDIF', 12600, (1600, 4600), 800, False),
            ],
            'vdd': [
                Wire('PDIF', 10000, (11400, 18600), 1200, False),
                Wire('PDIF', 9400, (11400, 18600), 800, False),
                Via('PDIF', 'METAL1', 10400, 18400, 200),
                Wire('PDIF', 10600, (11400, 18600), 400, False),
            ],
            'vss': [
                Wire('METAL1', 10000, (2400, 4000), 600, False),
                Via('NDIF', 'METAL1', 10000, 4000, 200),
                Wire('NDIF', 10200, (3400, 4600), 400, False),
                Wire('METAL1', 6000, (2600, 4000), 600, False),
                Via('NDIF', 'METAL1', 6000, 4000, 200),
                Wire('NDIF', 5800, (3400, 4600), 800, False),
                Wire('METAL1', 1800, (2400, 3800), 600, False),
                Via('NDIF', 'METAL1', 1800, 3800, 200),
                Wire('NDIF', 1400, (3400, 4600), 800, False),
            ],
        },
        finalize=True,
    ),
    StdCell(
        name='o4_x4', width=16000, height=20000,
        nets={
            '_net1': [
                Wire('METAL1', 12400, (6200, 9800), 600, False),
                Via('POLY', 'METAL1', 12400, 6000, 200),
                Via('POLY', 'METAL1', 12400, 10000, 200),
                Wire('POLY', (11200, 13600), 10200, 400, False),
                Wire('POLY', 13600, (10200, 10800), 400, False),
                Wire('POLY', 11200, (10200, 10800), 400, False),
                Device('pmos', 11200, 15000, 400, 8000, 'vertical', source_net='vdd', drain_net='q'),
                Device('pmos', 13600, 15000, 400, 8000, 'vertical', source_net='q', drain_net='vdd'),
                Wire('POLY', (11200, 11600), 5800, 400, False),
                Wire('METAL1', (10200, 11800), 6000, 600, False),
                Wire('POLY', (11800, 13600), 5800, 400, False),
                Wire('POLY', 13600, (5200, 5800), 400, False),
                Device('nmos', 13600, 3100, 400, 3800, 'vertical', source_net='q', drain_net='vss'),
                Wire('METAL1', 10000, (4200, 5800), 600, False),
                Wire('METAL1', (2200, 9800), 4000, 600, False),
                Via('NDIF', 'METAL1', 8400, 4000, 200),
                Via('NDIF', 'METAL1', 3600, 4000, 200),
                Wire('METAL1', 2000, (4200, 11800), 600, False),
                Via('PDIF', 'METAL1', 2000, 12000, 200),
                Wire('METAL1', 2000, (12200, 15800), 600, False),
                Wire('PDIF', 2000, (11400, 16600), 1200, False),
                Wire('PDIF', 2800, (11400, 18600), 1200, False),
                Via('PDIF', 'METAL1', 2000, 16000, 200),
                Via('PDIF', 'METAL1', 2000, 14000, 200),
                Wire('NDIF', 3600, (3400, 4600), 800, False),
                Wire('NDIF', 8400, (3400, 4600), 800, False),
                Wire('POLY', 11200, (5200, 5800), 400, False),
                Device('nmos', 11200, 3100, 400, 3800, 'vertical', source_net='vss', drain_net='q'),
            ],
            'i0': [
                Wire('METAL1', 6000, (6200, 15800), 600, True),
                Via('POLY', 'METAL1', 6000, 8000, 200),
                Wire('POLY', (4800, 6000), 7600, 400, False),
                Wire('POLY', 5600, (8000, 10000), 400, False),
                Wire('POLY', 5800, (10200, 10800), 400, False),
                Wire('POLY', (5600, 5800), 10200, 400, False),
                Device('pmos', 5800, 15000, 400, 8000, 'vertical', source_net='_net2', drain_net='_net0'),
                Wire('POLY', 4600, (5600, 7600), 400, False),
                Device('nmos', 4600, 3100, 400, 3800, 'vertical', source_net='_net1', drain_net='vss'),
            ],
            'i1': [
                Wire('METAL1', 4000, (6200, 15800), 600, True),
                Via('POLY', 'METAL1', 4000, 10000, 200),
                Wire('POLY', 4000, (10000, 10800), 400, False),
                Wire('POLY', (2800, 4000), 9600, 400, False),
                Device('pmos', 4000, 15000, 400, 8000, 'vertical', source_net='_net1', drain_net='_net2'),
                Wire('POLY', 2800, (5600, 9600), 400, False),
                Device('nmos', 2800, 3100, 400, 3800, 'vertical', source_net='vss', drain_net='_net1'),
            ],
            'i2': [
                Wire('METAL1', 8000, (6200, 15800), 600, True),
                Via('POLY', 'METAL1', 8000, 8000, 200),
                Wire('POLY', 7600, (6000, 10400), 400, False),
                Device('pmos', 7600, 15000, 400, 8000, 'vertical', source_net='_net0', drain_net='_net3'),
                Wire('POLY', (7400, 7600), 5800, 400, False),
                Wire('POLY', 7400, (5200, 5800), 400, False),
                Device('nmos', 7400, 3100, 400, 3800, 'vertical', source_net='vss', drain_net='_net1'),
            ],
            'i3': [
                Wire('METAL1', 10000, (8200, 15800), 600, True),
                Via('POLY', 'METAL1', 10000, 8000, 200),
                Wire('POLY', 9600, (6000, 10000), 400, False),
                Wire('POLY', (9200, 9600), 5800, 400, False),
                Wire('POLY', (9400, 9600), 10200, 400, False),
                Wire('POLY', 9400, (10200, 10800), 400, False),
                Wire('POLY', 9200, (5200, 5800), 400, False),
                Device('nmos', 9200, 3100, 400, 3800, 'vertical', source_net='_net1', drain_net='vss'),
                Device('pmos', 9400, 15000, 400, 8000, 'vertical', source_net='_net3', drain_net='vdd'),
            ],
            'q': [
                Wire('METAL1', 14000, (4200, 12000), 600, True),
                Wire('METAL1', (12600, 13800), 4000, 600, False),
                Wire('METAL1', (12600, 13800), 12000, 600, False),
                Via('PDIF', 'METAL1', 12000, 12000, 200),
                Wire('PDIF', 12400, (11400, 18600), 1200, False),
                Wire('METAL1', 12000, (12200, 15800), 600, False),
                Via('PDIF', 'METAL1', 12000, 16000, 200),
                Via('PDIF', 'METAL1', 12000, 14000, 200),
                Via('NDIF', 'METAL1', 12000, 4000, 200),
                Wire('NDIF', 12600, (1600, 4600), 800, False),
            ],
            'vdd': [
                Wire('METAL1', 14400, (14200, 17800), 600, False),
                Via('PDIF', 'METAL1', 14400, 18400, 200),
                Via('PDIF', 'METAL1', 14400, 16000, 200),
                Via('PDIF', 'METAL1', 14400, 14000, 200),
                Wire('PDIF', 14600, (11400, 18600), 800, False),
                Via('PDIF', 'METAL1', 10200, 18400, 200),
                Wire('PDIF', 10000, (11400, 18600), 800, False),
            ],
            'vss': [
                Wire('NDIF', 6000, (1600, 4600), 800, False),
                Via('NDIF', 'METAL1', 6000, 1800, 200),
                Wire('NDIF', 1400, (1600, 4600), 800, False),
                Via('NDIF', 'METAL1', 1600, 1800, 200),
                Via('NDIF', 'METAL1', 10400, 1800, 200),
                Wire('NDIF', 10600, (1600, 4600), 800, False),
                Wire('NDIF', 14600, (1600, 4600), 800, False),
                Via('NDIF', 'METAL1', 14400, 1800, 200),
            ],
        },
        finalize=True,
    ),
    StdCell(
        name='oa22_x2', width=12000, height=20000,
        nets={
            '_net0': [
                Wire('METAL1', 6000, (4200, 13800), 600, False),
                Via('NDIF', 'METAL1', 6000, 4000, 200),
                Wire('METAL1', (3800, 5800), 14000, 600, False),
                Via('POLY', 'METAL1', 6000, 8000, 200),
                Wire('POLY', (6000, 9200), 8000, 400, False),
                Wire('POLY', 9200, (5600, 10400), 400, False),
                Device('nmos', 9200, 3100, 400, 3800, 'vertical', source_net='vss', drain_net='q'),
                Device('pmos', 9200, 15000, 400, 8000, 'vertical', source_net='vdd', drain_net='q'),
                Via('PDIF', 'METAL1', 3800, 14000, 200),
                Wire('PDIF', 3600, (13400, 16600), 800, False),
                Wire('NDIF', 6000, (3400, 4600), 800, False),
            ],
            '_net1': [
                Wire('METAL1', 2000, (14200, 15800), 600, False),
                Wire('METAL1', (1400, 5800), 16000, 600, False),
                Via('PDIF', 'METAL1', 2000, 16000, 200),
                Via('PDIF', 'METAL1', 2000, 14000, 200),
                Wire('PDIF', 1800, (13400, 16600), 1200, False),
                Via('PDIF', 'METAL1', 6000, 16000, 200),
                Wire('PDIF', 6000, (13400, 16600), 800, False),
            ],
            '_net2': [
                Wire('NDIF', 3600, (1600, 4600), 800, False),
            ],
            'i0': [
                Wire('METAL1', 2000, (4200, 11800), 600, True),
                Via('POLY', 'METAL1', 2000, 8000, 200),
                Wire('POLY', 2000, (5600, 12400), 400, False),
                Wire('POLY', (2000, 2800), 12400, 400, False),
                Wire('POLY', (2000, 2800), 5600, 400, False),
                Device('nmos', 2800, 3100, 400, 3800, 'vertical', source_net='vss', drain_net='_net2'),
                Device('pmos', 2800, 15000, 400, 4000, 'vertical', source_net='_net1', drain_net='_net0'),
            ],
            'i1': [
                Wire('METAL1', 4000, (4200, 11800), 600, True),
                Via('POLY', 'METAL1', 4000, 6000, 200),
                Via('POLY', 'METAL1', 4000, 12000, 200),
                Wire('POLY', (4000, 4800), 12400, 400, False),
                Device('pmos', 4800, 15000, 400, 4000, 'vertical', source_net='_net0', drain_net='_net1'),
                Wire('POLY', (4000, 5000), 5600, 400, False),
                Device('nmos', 5000, 3100, 400, 3800, 'vertical', source_net='_net2', drain_net='_net0'),
            ],
            'i2': [
                Wire('METAL1', 8000, (4200, 15800), 600, True),
                Via('POLY', 'METAL1', 8000, 6000, 200),
                Via('POLY', 'METAL1', 8000, 10000, 200),
                Wire('POLY', (7200, 8000), 10000, 800, False),
                Wire('POLY', 6800, (10000, 12400), 400, False),
                Device('pmos', 6800, 15000, 400, 4000, 'vertical', source_net='_net1', drain_net='vdd'),
                Wire('POLY', (6800, 7600), 6000, 800, False),
                Wire('POLY', 6800, (5400, 5800), 400, False),
                Device('nmos', 6800, 3100, 400, 3800, 'vertical', source_net='_net0', drain_net='vss'),
            ],
            'q': [
                Wire('METAL1', 10000, (4200, 15800), 600, True),
                Via('PDIF', 'METAL1', 10000, 16000, 200),
                Via('PDIF', 'METAL1', 10000, 14000, 200),
                Via('NDIF', 'METAL1', 10000, 4000, 200),
                Via('PDIF', 'METAL1', 10000, 12000, 200),
                Wire('NDIF', 10400, (1600, 4600), 1200, False),
                Wire('PDIF', 10400, (11400, 18600), 1200, False),
            ],
            'vdd': [
                Via('PDIF', 'METAL1', 8400, 18400, 200),
                Wire('PDIF', 8200, (11400, 18600), 800, False),
            ],
            'vss': [
                Via('NDIF', 'METAL1', 8400, 1800, 200),
                Wire('NDIF', 8400, (1600, 4600), 1200, False),
                Wire('NDIF', 1400, (1600, 4600), 800, False),
                Via('NDIF', 'METAL1', 1800, 1800, 200),
            ],
        },
        finalize=True,
    ),
    StdCell(
        name='oa22_x4', width=16000, height=20000,
        nets={
            '_net0': [
                Wire('METAL1', 6000, (4200, 13800), 600, False),
                Via('POLY', 'METAL1', 6000, 8000, 200),
                Via('NDIF', 'METAL1', 6000, 4000, 200),
                Wire('METAL1', (3800, 5800), 14000, 600, False),
                Via('PDIF', 'METAL1', 3600, 14000, 200),
                Wire('PDIF', 3600, (13400, 16600), 800, False),
                Wire('NDIF', 6000, (1600, 4600), 1200, False),
                Wire('POLY', (6000, 13200), 8000, 600, False),
                Wire('POLY', 13200, (5600, 10400), 400, False),
                Wire('POLY', 10800, (5600, 10400), 400, False),
                Device('nmos', 10800, 3100, 400, 3800, 'vertical', source_net='vss', drain_net='q'),
                Device('pmos', 10800, 15000, 400, 8000, 'vertical', source_net='vdd', drain_net='q'),
                Device('pmos', 13200, 15000, 400, 8000, 'vertical', source_net='q', drain_net='vdd'),
                Device('nmos', 13200, 3100, 400, 3800, 'vertical', source_net='q', drain_net='vss'),
            ],
            '_net1': [
                Wire('METAL1', (1400, 5800), 16000, 600, False),
                Via('PDIF', 'METAL1', 1600, 16000, 200),
                Via('PDIF', 'METAL1', 6000, 16000, 200),
                Wire('PDIF', 6000, (13400, 16600), 1200, False),
                Wire('PDIF', 1600, (13400, 16600), 1200, False),
            ],
            '_net2': [
                Wire('NDIF', 3600, (3400, 4600), 1200, False),
            ],
            'i0': [
                Wire('METAL1', 2000, (4200, 11800), 600, True),
                Via('POLY', 'METAL1', 2000, 8000, 200),
                Wire('POLY', 2000, (5600, 12400), 400, False),
                Wire('POLY', (2000, 2800), 5600, 400, False),
                Wire('POLY', (2000, 2800), 12400, 400, False),
                Device('pmos', 2800, 15000, 400, 4000, 'vertical', source_net='_net1', drain_net='_net0'),
                Device('nmos', 2800, 3100, 400, 3800, 'vertical', source_net='vss', drain_net='_net2'),
            ],
            'i1': [
                Wire('METAL1', 4000, (4200, 11800), 600, True),
                Via('POLY', 'METAL1', 4000, 6000, 200),
                Via('POLY', 'METAL1', 4000, 12000, 200),
                Wire('POLY', (4000, 4800), 12400, 400, False),
                Device('pmos', 4800, 15000, 400, 4000, 'vertical', source_net='_net0', drain_net='_net1'),
                Wire('POLY', (4000, 4800), 5600, 400, False),
                Device('nmos', 4800, 3100, 400, 3800, 'vertical', source_net='_net2', drain_net='_net0'),
            ],
            'i2': [
                Wire('METAL1', 8000, (4200, 15800), 600, True),
                Via('POLY', 'METAL1', 8000, 6000, 200),
                Via('POLY', 'METAL1', 8000, 10000, 200),
                Wire('POLY', 7200, (10600, 12400), 400, False),
                Wire('POLY', (7200, 8000), 10400, 400, False),
                Device('pmos', 7200, 15000, 400, 4000, 'vertical', source_net='_net1', drain_net='vdd'),
                Device('nmos', 7200, 3100, 400, 3800, 'vertical', source_net='_net0', drain_net='vss'),
                Wire('POLY', (7200, 8000), 5600, 400, False),
            ],
            'q': [
                Wire('METAL1', 12000, (4200, 15800), 600, True),
                Via('PDIF', 'METAL1', 12000, 14000, 200),
                Via('NDIF', 'METAL1', 12000, 4000, 200),
                Via('PDIF', 'METAL1', 12000, 16000, 200),
                Via('PDIF', 'METAL1', 12000, 12000, 200),
                Wire('NDIF', 12000, (1600, 4600), 1200, False),
                Wire('PDIF', 12000, (11400, 18600), 1200, False),
            ],
            'vdd': [
                Wire('METAL1', 14400, (12200, 17800), 600, False),
                Via('PDIF', 'METAL1', 14000, 12000, 200),
                Via('PDIF', 'METAL1', 14200, 16000, 200),
                Via('PDIF', 'METAL1', 14200, 18400, 200),
                Via('PDIF', 'METAL1', 14000, 14000, 200),
                Wire('PDIF', 14200, (11400, 18600), 1200, False),
                Wire('PDIF', 9200, (11400, 18600), 1200, False),
                Wire('PDIF', 10000, (11400, 18600), 400, False),
                Via('PDIF', 'METAL1', 9200, 18400, 200),
                Wire('PDIF', 8800, (11400, 18600), 1200, False),
            ],
            'vss': [
                Wire('METAL1', 14000, (2200, 3800), 600, False),
                Via('NDIF', 'METAL1', 14000, 4000, 200),
                Via('NDIF', 'METAL1', 14000, 1800, 200),
                Wire('NDIF', 14200, (1600, 4600), 1200, False),
                Wire('NDIF', 9200, (1600, 4600), 1200, False),
                Wire('NDIF', 8800, (1600, 4600), 1200, False),
                Via('NDIF', 'METAL1', 9200, 1800, 200),
                Wire('NDIF', 10000, (1600, 4600), 400, False),
                Wire('NDIF', 1400, (1800, 4600), 800, False),
                Via('NDIF', 'METAL1', 1800, 1800, 200),
            ],
        },
        finalize=True,
    ),
    StdCell(
        name='oa2a22_x2', width=18000, height=20000,
        nets={
            '_net0': [
                Wire('NDIF', 3600, (3400, 4600), 1200, False),
            ],
            '_net1': [
                Wire('NDIF', 8400, (3400, 4600), 1200, False),
            ],
            '_net2': [
                Wire('METAL1', 6000, (4200, 13800), 600, False),
                Wire('METAL1', (3800, 13800), 14000, 600, False),
                Via('NDIF', 'METAL1', 6000, 4000, 200),
                Wire('NDIF', 6000, (3400, 4600), 1200, False),
                Via('PDIF', 'METAL1', 3800, 14000, 200),
                Wire('METAL1', 14000, (8200, 13800), 600, False),
                Via('POLY', 'METAL1', 14000, 8000, 200),
                Wire('POLY', 14000, (5600, 10400), 400, False),
                Wire('POLY', (14000, 14800), 10400, 400, False),
                Wire('POLY', (14000, 14800), 5600, 400, False),
                Device('nmos', 14800, 3100, 400, 3800, 'vertical', source_net='vss', drain_net='q'),
                Device('pmos', 14800, 15000, 400, 8000, 'vertical', source_net='vdd', drain_net='q'),
                Wire('PDIF', 3600, (13000, 16200), 800, False),
            ],
            '_net3': [
                Wire('METAL1', (2200, 10600), 15600, 600, False),
                Via('PDIF', 'METAL1', 6000, 15600, 200),
                Via('PDIF', 'METAL1', 10800, 15600, 200),
                Via('PDIF', 'METAL1', 2000, 15600, 200),
                Wire('PDIF', 1400, (13000, 16200), 800, False),
                Wire('PDIF', 10800, (13000, 16200), 800, False),
                Wire('PDIF', 6000, (13000, 16200), 800, False),
            ],
            'i0': [
                Wire('METAL1', 2000, (6200, 11800), 600, True),
                Via('POLY', 'METAL1', 2000, 8000, 200),
                Wire('POLY', 2000, (5600, 11800), 400, False),
                Wire('POLY', (2000, 2800), 5600, 400, False),
                Wire('POLY', (2000, 2800), 12000, 400, False),
                Device('pmos', 2800, 14600, 400, 4000, 'vertical', source_net='_net3', drain_net='_net2'),
                Device('nmos', 2800, 4000, 400, 2000, 'vertical', source_net='vss', drain_net='_net0'),
            ],
            'i1': [
                Wire('METAL1', 4000, (4200, 11800), 600, True),
                Via('POLY', 'METAL1', 4000, 8000, 200),
                Wire('POLY', 4000, (5600, 11800), 400, False),
                Wire('POLY', (4000, 4800), 5600, 400, False),
                Wire('POLY', (4000, 4800), 12000, 400, False),
                Device('pmos', 4800, 14600, 400, 4000, 'vertical', source_net='_net2', drain_net='_net3'),
                Device('nmos', 4800, 4000, 400, 2000, 'vertical', source_net='_net0', drain_net='_net2'),
            ],
            'i2': [
                Wire('METAL1', 8000, (4200, 11800), 600, True),
                Via('POLY', 'METAL1', 8000, 8000, 200),
                Wire('POLY', (7200, 8000), 8000, 800, False),
                Wire('POLY', 6800, (5600, 11400), 400, False),
                Device('nmos', 7200, 4000, 400, 2000, 'vertical', source_net='_net2', drain_net='_net1'),
                Wire('POLY', (6800, 7200), 5600, 400, False),
                Wire('POLY', 6800, (11600, 12200), 400, False),
                Device('pmos', 6800, 14600, 400, 4000, 'vertical', source_net='_net3', drain_net='vdd'),
            ],
            'i3': [
                Wire('METAL1', 10000, (4200, 11800), 600, True),
                Via('POLY', 'METAL1', 10000, 8000, 200),
                Wire('POLY', 10000, (6000, 12400), 400, False),
                Device('pmos', 10000, 14600, 400, 4000, 'vertical', source_net='vdd', drain_net='_net3'),
                Wire('POLY', (9600, 10000), 5800, 400, False),
                Wire('POLY', 9600, (5200, 5800), 400, False),
                Device('nmos', 9600, 4000, 400, 2000, 'vertical', source_net='_net1', drain_net='vss'),
            ],
            'q': [
                Wire('METAL1', 16000, (4200, 15800), 600, True),
                Via('PDIF', 'METAL1', 16000, 16000, 200),
                Via('PDIF', 'METAL1', 16000, 12000, 200),
                Via('NDIF', 'METAL1', 16000, 4000, 200),
                Via('PDIF', 'METAL1', 16000, 14000, 200),
                Wire('NDIF', 16000, (1600, 4600), 1200, False),
                Wire('PDIF', 16000, (11400, 18600), 1200, False),
            ],
            'vdd': [
                Wire('METAL1', 13600, (16200, 17800), 600, False),
                Via('PDIF', 'METAL1', 13600, 18400, 200),
                Via('PDIF', 'METAL1', 13600, 16000, 200),
                Wire('PDIF', 13600, (11400, 18600), 1200, False),
                Wire('PDIF', 8400, (13000, 17800), 1200, False),
                Via('PDIF', 'METAL1', 8400, 18200, 200),
            ],
            'vss': [
                Wire('METAL1', 13600, (2200, 3800), 600, False),
                Via('NDIF', 'METAL1', 13600, 4000, 200),
                Via('NDIF', 'METAL1', 13600, 1800, 200),
                Wire('NDIF', 13600, (1600, 4600), 1200, False),
                Wire('METAL1', 2000, (2200, 4000), 600, False),
                Via('NDIF', 'METAL1', 2000, 4000, 200),
                Wire('NDIF', 1400, (3400, 4600), 800, False),
                Wire('NDIF', 11200, (1800, 4600), 1200, False),
                Via('NDIF', 'METAL1', 11200, 1800, 200),
            ],
        },
        finalize=True,
    ),
    StdCell(
        name='oa2a22_x4', width=20000, height=20000,
        nets={
            '_net0': [
                Wire('METAL1', 6000, (4200, 13800), 600, False),
                Wire('METAL1', (3800, 13800), 14000, 600, False),
                Via('NDIF', 'METAL1', 6000, 4000, 200),
                Wire('NDIF', 6000, (3400, 4600), 1200, False),
                Wire('METAL1', 14000, (8200, 13800), 600, False),
                Via('PDIF', 'METAL1', 3600, 14000, 200),
                Wire('PDIF', 3600, (13400, 16600), 1200, False),
                Via('POLY', 'METAL1', 14200, 8200, 200),
                Wire('POLY', 14800, (5600, 10400), 400, False),
                Wire('POLY', (14000, 17200), 8200, 800, False),
                Wire('POLY', 17200, (5600, 10400), 400, False),
                Device('pmos', 17200, 15000, 400, 8000, 'vertical', source_net='q', drain_net='vdd'),
                Device('nmos', 17200, 3100, 400, 3800, 'vertical', source_net='q', drain_net='vss'),
                Device('pmos', 14800, 15000, 400, 8000, 'vertical', source_net='vdd', drain_net='q'),
                Device('nmos', 14800, 3100, 400, 3800, 'vertical', source_net='vss', drain_net='q'),
            ],
            '_net1': [
                Wire('NDIF', 8400, (3400, 4600), 1200, False),
            ],
            '_net2': [
                Wire('NDIF', 4000, (3400, 4600), 1200, False),
            ],
            '_net3': [
                Wire('METAL1', (1400, 10600), 16000, 600, False),
                Via('PDIF', 'METAL1', 10800, 16000, 200),
                Via('PDIF', 'METAL1', 1600, 16000, 200),
                Via('PDIF', 'METAL1', 6000, 16000, 200),
                Wire('PDIF', 6000, (13400, 16600), 1200, False),
                Wire('PDIF', 1400, (13400, 16600), 800, False),
                Wire('PDIF', 10800, (13400, 16600), 1200, False),
            ],
            'i0': [
                Wire('METAL1', 2000, (4200, 11800), 600, True),
                Via('POLY', 'METAL1', 2000, 8000, 200),
                Wire('POLY', 2400, (6000, 12400), 400, False),
                Device('pmos', 2400, 15000, 400, 4000, 'vertical', source_net='_net3', drain_net='_net0'),
                Wire('POLY', (2400, 3000), 5800, 400, False),
                Wire('POLY', 3000, (5200, 5800), 400, False),
                Device('nmos', 3000, 4000, 400, 2000, 'vertical', source_net='vss', drain_net='_net2'),
            ],
            'i1': [
                Wire('METAL1', 4000, (4200, 11800), 600, True),
                Via('POLY', 'METAL1', 4000, 8000, 200),
                Wire('POLY', 4000, (6000, 12400), 400, False),
                Wire('POLY', (4000, 5200), 5800, 400, False),
                Wire('POLY', (4000, 4800), 12400, 400, False),
                Device('pmos', 4800, 15000, 400, 4000, 'vertical', source_net='_net0', drain_net='_net3'),
                Wire('POLY', 5200, (5200, 5800), 400, False),
                Device('nmos', 5200, 4000, 400, 2000, 'vertical', source_net='_net2', drain_net='_net0'),
            ],
            'i2': [
                Wire('METAL1', 8000, (4200, 11800), 600, True),
                Via('POLY', 'METAL1', 8000, 8000, 200),
                Wire('POLY', 8000, (6000, 12000), 400, False),
                Wire('POLY', (6800, 8000), 12400, 400, False),
                Wire('POLY', (7400, 8000), 5600, 400, False),
                Device('nmos', 7400, 4000, 400, 2000, 'vertical', source_net='_net0', drain_net='_net1'),
                Device('pmos', 6800, 15000, 400, 4000, 'vertical', source_net='_net3', drain_net='vdd'),
            ],
            'i3': [
                Wire('METAL1', 10000, (4200, 11800), 600, True),
                Via('POLY', 'METAL1', 10000, 8000, 200),
                Wire('POLY', 9600, (6000, 12000), 400, False),
                Wire('POLY', (9200, 9600), 5800, 400, False),
                Wire('POLY', (9600, 10000), 12200, 400, False),
                Wire('POLY', 10000, (12200, 12800), 400, False),
                Wire('POLY', 9200, (5200, 5800), 400, False),
                Device('nmos', 9200, 4000, 400, 2000, 'vertical', source_net='_net1', drain_net='vss'),
                Device('pmos', 10000, 15000, 400, 4000, 'vertical', source_net='vdd', drain_net='_net3'),
            ],
            'q': [
                Wire('METAL1', 16000, (4200, 15800), 600, True),
                Via('NDIF', 'METAL1', 16000, 4000, 200),
                Via('PDIF', 'METAL1', 16000, 12000, 200),
                Via('PDIF', 'METAL1', 16000, 16000, 200),
                Via('PDIF', 'METAL1', 16000, 14000, 200),
                Wire('PDIF', 16000, (11400, 18600), 1200, False),
                Wire('NDIF', 16000, (1600, 4600), 1200, False),
            ],
            'vdd': [
                Wire('METAL1', 18000, (12200, 17800), 600, False),
                Via('PDIF', 'METAL1', 18000, 16000, 200),
                Via('PDIF', 'METAL1', 18000, 14000, 200),
                Via('PDIF', 'METAL1', 18000, 18400, 200),
                Via('PDIF', 'METAL1', 18000, 12000, 200),
                Wire('PDIF', 18200, (11400, 18600), 1200, False),
                Wire('METAL1', 13600, (16200, 17800), 600, False),
                Via('PDIF', 'METAL1', 13600, 16000, 200),
                Via('PDIF', 'METAL1', 13600, 18400, 200),
                Wire('PDIF', 13600, (11400, 18600), 1200, False),
                Wire('PDIF', 8400, (13400, 18200), 1200, False),
                Via('PDIF', 'METAL1', 8400, 18400, 200),
            ],
            'vss': [
                Wire('METAL1', 18000, (2200, 3800), 600, False),
                Via('NDIF', 'METAL1', 18000, 1800, 200),
                Via('NDIF', 'METAL1', 18000, 4000, 200),
                Wire('NDIF', 18200, (1600, 4600), 1200, False),
                Wire('METAL1', 13600, (2200, 3800), 600, False),
                Via('NDIF', 'METAL1', 13600, 4000, 200),
                Via('NDIF', 'METAL1', 13600, 1800, 200),
                Wire('NDIF', 13600, (1600, 4600), 1200, False),
                Wire('NDIF', 10800, (1800, 4600), 1200, False),
                Via('NDIF', 'METAL1', 10800, 1800, 200),
                Wire('NDIF', 1600, (1600, 4600), 800, False),
                Via('NDIF', 'METAL1', 1600, 1600, 200),
            ],
        },
        finalize=True,
    ),
    StdCell(
        name='oa2a2a23_x2', width=24000, height=20000,
        nets={
            '_net0': [
                Wire('METAL1', (1800, 10600), 16000, 600, False),
                Via('PDIF', 'METAL1', 1600, 16000, 200),
                Via('PDIF', 'METAL1', 10800, 16000, 200),
                Via('PDIF', 'METAL1', 6000, 16000, 200),
                Wire('PDIF', 6000, (11400, 18600), 1200, False),
                Wire('PDIF', 10800, (11400, 18600), 1200, False),
                Wire('PDIF', 1600, (11400, 18600), 1200, False),
            ],
            '_net1': [
                Wire('METAL1', 19600, (4200, 7800), 600, False),
                Wire('METAL1', (2200, 19800), 4000, 600, False),
                Via('POLY', 'METAL1', 19600, 8000, 200),
                Wire('POLY', (20000, 20800), 8000, 800, False),
                Wire('POLY', 20800, (5600, 10400), 400, False),
                Device('nmos', 20800, 3100, 400, 3800, 'vertical', source_net='vss', drain_net='q'),
                Device('pmos', 20800, 15000, 400, 8000, 'vertical', source_net='vdd', drain_net='q'),
                Wire('METAL1', 2000, (4200, 13600), 600, False),
                Via('NDIF', 'METAL1', 15600, 4000, 200),
                Via('NDIF', 'METAL1', 6000, 4000, 200),
                Wire('NDIF', 6000, (1600, 4600), 1200, False),
                Wire('NDIF', 15600, (1600, 4600), 1200, False),
                Wire('METAL1', (2200, 3400), 13800, 600, False),
                Via('PDIF', 'METAL1', 3600, 14000, 200),
                Wire('PDIF', 3600, (11400, 18600), 1200, False),
            ],
            '_net2': [
                Wire('METAL1', 17200, (14200, 15800), 600, False),
                Wire('METAL1', (8600, 17000), 14000, 600, False),
                Via('PDIF', 'METAL1', 17200, 16000, 200),
                Wire('PDIF', 17200, (11400, 18600), 1200, False),
                Via('PDIF', 'METAL1', 8400, 14000, 200),
                Wire('PDIF', 8400, (11400, 18600), 1200, False),
            ],
            'i0': [
                Wire('METAL1', 18000, (6200, 11800), 600, True),
                Via('POLY', 'METAL1', 18000, 10000, 200),
                Device('pmos', 18400, 15000, 400, 8000, 'vertical', source_net='_net2', drain_net='vdd'),
                Wire('POLY', 18400, (5600, 10400), 400, False),
                Device('nmos', 18400, 3100, 400, 3800, 'vertical', source_net='_net4', drain_net='vss'),
            ],
            'i1': [
                Wire('METAL1', 16000, (6200, 11800), 600, True),
                Via('POLY', 'METAL1', 16000, 10000, 200),
                Wire('POLY', 16000, (6000, 10000), 400, False),
                Device('pmos', 16000, 15000, 400, 8000, 'vertical', source_net='vdd', drain_net='_net2'),
                Wire('POLY', 16000, (10200, 10600), 400, False),
                Wire('POLY', (16000, 16600), 5800, 400, False),
                Wire('POLY', 16600, (5200, 5800), 400, False),
                Device('nmos', 16600, 3100, 400, 3800, 'vertical', source_net='_net1', drain_net='_net4'),
            ],
            'i2': [
                Wire('METAL1', 10000, (6200, 11800), 600, True),
                Via('POLY', 'METAL1', 10000, 10000, 200),
                Wire('POLY', 9600, (6000, 10400), 400, False),
                Device('pmos', 9600, 15000, 400, 8000, 'vertical', source_net='_net2', drain_net='_net0'),
                Wire('POLY', (9000, 9600), 5800, 400, False),
                Wire('POLY', 9000, (5400, 5800), 400, False),
                Device('nmos', 9000, 3100, 400, 3800, 'vertical', source_net='_net3', drain_net='vss'),
            ],
            'i3': [
                Wire('METAL1', 8000, (6200, 11800), 600, True),
                Via('POLY', 'METAL1', 8000, 10000, 200),
                Device('pmos', 7200, 15000, 400, 8000, 'vertical', source_net='_net0', drain_net='_net2'),
                Wire('POLY', (7200, 8000), 10400, 400, False),
                Wire('POLY', 7600, (6000, 10200), 400, False),
                Wire('POLY', 7200, (5200, 5800), 400, False),
                Wire('POLY', (7200, 7600), 5800, 400, False),
                Device('nmos', 7200, 3100, 400, 3800, 'vertical', source_net='_net1', drain_net='_net3'),
            ],
            'i4': [
                Wire('METAL1', 6000, (6200, 13800), 600, True),
                Via('POLY', 'METAL1', 6000, 8000, 200),
                Wire('POLY', 5600, (6000, 10000), 400, False),
                Wire('POLY', (4800, 5600), 10200, 400, False),
                Wire('POLY', (4800, 5600), 5800, 400, False),
                Wire('POLY', 4800, (5400, 5800), 400, False),
                Device('nmos', 4800, 3100, 400, 3800, 'vertical', source_net='_net5', drain_net='_net1'),
                Wire('POLY', 4800, (10200, 10800), 400, False),
                Device('pmos', 4800, 15000, 400, 8000, 'vertical', source_net='_net1', drain_net='_net0'),
            ],
            'i5': [
                Wire('METAL1', 4000, (6200, 11800), 600, True),
                Via('POLY', 'METAL1', 4000, 8000, 200),
                Wire('POLY', 3600, (6000, 10000), 400, False),
                Wire('POLY', (3200, 3600), 5800, 400, False),
                Wire('POLY', 3200, (5400, 5800), 400, False),
                Wire('POLY', (2400, 3600), 10200, 400, False),
                Wire('POLY', 2400, (10200, 10800), 400, False),
                Device('pmos', 2400, 15000, 400, 8000, 'vertical', source_net='_net0', drain_net='_net1'),
                Device('nmos', 3200, 3100, 400, 3800, 'vertical', source_net='vss', drain_net='_net5'),
            ],
            'q': [
                Wire('METAL1', 22000, (4200, 15800), 600, True),
                Via('NDIF', 'METAL1', 22000, 4000, 200),
                Via('PDIF', 'METAL1', 22000, 12000, 200),
                Via('PDIF', 'METAL1', 22000, 14000, 200),
                Via('PDIF', 'METAL1', 22000, 16000, 200),
                Wire('PDIF', 22000, (11400, 18600), 1200, False),
                Wire('NDIF', 22000, (1600, 4600), 1200, False),
            ],
            'vdd': [
                Wire('METAL1', 14800, (16200, 18200), 600, False),
                Via('PDIF', 'METAL1', 14800, 18400, 200),
                Via('PDIF', 'METAL1', 14800, 16000, 200),
                Wire('PDIF', 14800, (11400, 18600), 1200, False),
                Wire('METAL1', 19600, (14200, 18200), 600, False),
                Via('PDIF', 'METAL1', 19600, 18400, 200),
                Via('PDIF', 'METAL1', 19600, 16000, 200),
                Via('PDIF', 'METAL1', 19600, 14000, 200),
                Wire('PDIF', 19600, (11400, 18600), 1200, False),
            ],
            'vss': [
                Via('NDIF', 'METAL1', 19600, 1800, 200),
                Wire('NDIF', 19600, (1600, 4600), 1200, False),
                Via('NDIF', 'METAL1', 2000, 1800, 200),
                Wire('NDIF', 2000, (1600, 4600), 1200, False),
                Wire('NDIF', 10000, (1600, 4600), 1200, False),
                Via('NDIF', 'METAL1', 10000, 1800, 200),
                Via('PTIE', 'METAL1', 12800, 1600, 200),
                Wire('PTIE', 12800, (2000, 3400), 1200, False),
            ],
        },
        finalize=True,
    ),
    StdCell(
        name='oa2a2a23_x4', width=26000, height=20000,
        nets={
            '_net0': [
                Wire('METAL1', (1400, 10600), 16000, 600, False),
                Via('PDIF', 'METAL1', 10800, 16000, 200),
                Via('PDIF', 'METAL1', 6000, 16000, 200),
                Via('PDIF', 'METAL1', 1600, 16000, 200),
                Wire('PDIF', 1400, (11400, 18600), 800, False),
                Wire('PDIF', 6000, (11400, 18600), 1200, False),
                Wire('PDIF', 10800, (11400, 18600), 1200, False),
            ],
            '_net1': [
                Wire('METAL1', 17200, (14200, 15800), 600, False),
                Via('PDIF', 'METAL1', 17200, 16000, 200),
                Wire('METAL1', (8600, 17000), 14000, 600, False),
                Via('PDIF', 'METAL1', 8400, 14000, 200),
                Wire('PDIF', 8400, (11400, 18600), 1200, False),
                Wire('PDIF', 17200, (11400, 18600), 1200, False),
            ],
            '_net2': [
                Wire('METAL1', 2000, (4200, 13600), 600, False),
                Wire('METAL1', (2200, 3400), 13800, 600, False),
                Wire('METAL1', (2200, 19800), 4000, 600, False),
                Via('NDIF', 'METAL1', 6000, 4000, 200),
                Via('NDIF', 'METAL1', 15600, 4000, 200),
                Wire('METAL1', 19800, (4200, 7800), 600, False),
                Via('POLY', 'METAL1', 20000, 7800, 200),
                Wire('POLY', (20000, 23200), 8000, 400, False),
                Wire('POLY', 20600, (5600, 10400), 400, False),
                Device('nmos', 20600, 3100, 400, 3800, 'vertical', source_net='vss', drain_net='q'),
                Device('pmos', 20600, 15000, 400, 8000, 'vertical', source_net='vdd', drain_net='q'),
                Wire('POLY', 23200, (5600, 10400), 400, False),
                Device('nmos', 23200, 3100, 400, 3800, 'vertical', source_net='q', drain_net='vss'),
                Device('pmos', 23200, 15000, 400, 8000, 'vertical', source_net='q', drain_net='vdd'),
                Wire('NDIF', 15600, (1600, 4600), 1200, False),
                Wire('NDIF', 6000, (1600, 4600), 1200, False),
                Via('PDIF', 'METAL1', 3600, 14000, 200),
                Wire('PDIF', 3600, (11400, 18600), 1200, False),
            ],
            'i0': [
                Wire('METAL1', 18000, (6200, 11800), 600, True),
                Via('POLY', 'METAL1', 18000, 10000, 200),
                Wire('POLY', 18400, (5600, 10400), 400, False),
                Device('pmos', 18400, 15000, 400, 8000, 'vertical', source_net='_net1', drain_net='vdd'),
                Device('nmos', 18400, 3100, 400, 3800, 'vertical', source_net='_net4', drain_net='vss'),
            ],
            'i1': [
                Wire('METAL1', 16000, (6200, 11800), 600, True),
                Via('POLY', 'METAL1', 16000, 10000, 200),
                Device('pmos', 16000, 15000, 400, 8000, 'vertical', source_net='vdd', drain_net='_net1'),
                Wire('POLY', 16000, (6000, 11400), 400, False),
                Wire('POLY', (16000, 16600), 5800, 400, False),
                Wire('POLY', 16600, (5400, 5800), 400, False),
                Device('nmos', 16600, 3100, 400, 3800, 'vertical', source_net='_net2', drain_net='_net4'),
            ],
            'i2': [
                Wire('METAL1', 10000, (6200, 11800), 600, True),
                Via('POLY', 'METAL1', 10000, 10000, 200),
                Device('pmos', 9600, 15000, 400, 8000, 'vertical', source_net='_net1', drain_net='_net0'),
                Wire('POLY', 9600, (6000, 10400), 400, False),
                Wire('POLY', (8800, 9600), 5800, 400, False),
                Wire('POLY', 8800, (5200, 5800), 400, False),
                Device('nmos', 8800, 3100, 400, 3800, 'vertical', source_net='_net3', drain_net='vss'),
            ],
            'i3': [
                Wire('METAL1', 8000, (6200, 11800), 600, True),
                Via('POLY', 'METAL1', 8000, 8000, 200),
                Wire('POLY', 7600, (6200, 10000), 400, False),
                Wire('POLY', (7200, 7600), 10200, 400, False),
                Wire('POLY', 7200, (10200, 10800), 400, False),
                Wire('POLY', (7000, 7600), 5800, 400, False),
                Wire('POLY', 7000, (5400, 5800), 400, False),
                Device('nmos', 7000, 3100, 400, 3800, 'vertical', source_net='_net2', drain_net='_net3'),
                Device('pmos', 7200, 15000, 400, 8000, 'vertical', source_net='_net0', drain_net='_net1'),
            ],
            'i4': [
                Wire('METAL1', 6000, (6200, 13800), 600, True),
                Via('POLY', 'METAL1', 6000, 8000, 200),
                Wire('POLY', 5600, (6000, 10000), 400, False),
                Wire('POLY', (4800, 5600), 10200, 400, False),
                Wire('POLY', (5000, 5600), 5800, 400, False),
                Wire('POLY', 5000, (5200, 5800), 400, False),
                Device('nmos', 5000, 3100, 400, 3800, 'vertical', source_net='_net5', drain_net='_net2'),
                Wire('POLY', 4800, (10200, 10800), 400, False),
                Device('pmos', 4800, 15000, 400, 8000, 'vertical', source_net='_net2', drain_net='_net0'),
            ],
            'i5': [
                Wire('METAL1', 4000, (6200, 11800), 600, True),
                Via('POLY', 'METAL1', 4000, 8000, 200),
                Wire('POLY', 3600, (6000, 10000), 400, False),
                Wire('POLY', 3200, (5200, 5800), 400, False),
                Wire('POLY', (2400, 3600), 10200, 400, False),
                Wire('POLY', (3200, 3600), 5800, 400, False),
                Wire('POLY', 2400, (10200, 10800), 400, False),
                Device('pmos', 2400, 15000, 400, 8000, 'vertical', source_net='_net0', drain_net='_net2'),
                Device('nmos', 3200, 3100, 400, 3800, 'vertical', source_net='vss', drain_net='_net5'),
            ],
            'q': [
                Wire('METAL1', 22000, (4200, 15800), 600, True),
                Via('PDIF', 'METAL1', 22000, 16000, 200),
                Via('NDIF', 'METAL1', 22000, 4000, 200),
                Via('PDIF', 'METAL1', 22000, 14000, 200),
                Via('PDIF', 'METAL1', 22000, 12000, 200),
                Wire('NDIF', 22000, (1600, 4600), 1200, False),
                Wire('PDIF', 22000, (11400, 18600), 1200, False),
            ],
            'vdd': [
                Wire('METAL1', 19600, (14200, 18200), 600, False),
                Via('PDIF', 'METAL1', 19600, 16000, 200),
                Via('PDIF', 'METAL1', 19600, 14000, 200),
                Via('PDIF', 'METAL1', 19600, 18400, 200),
                Wire('PDIF', 19600, (11400, 18600), 1200, False),
                Wire('METAL1', 14800, (16200, 18200), 600, False),
                Via('PDIF', 'METAL1', 14800, 18400, 200),
                Via('PDIF', 'METAL1', 14800, 16000, 200),
                Wire('PDIF', 14800, (11400, 18600), 1200, False),
                Wire('METAL1', 24000, (14200, 18200), 600, False),
                Via('PDIF', 'METAL1', 24000, 18400, 200),
                Via('PDIF', 'METAL1', 24000, 16000, 200),
                Via('PDIF', 'METAL1', 24000, 14000, 200),
                Wire('PDIF', 24200, (11400, 18600), 1200, False),
            ],
            'vss': [
                Wire('METAL1', 24000, (1400, 3800), 600, False),
                Via('NDIF', 'METAL1', 24000, 1800, 200),
                Via('NDIF', 'METAL1', 24000, 4000, 200),
                Wire('NDIF', 24400, (1600, 4600), 1200, False),
                Wire('NDIF', 10000, (1600, 4600), 1200, False),
                Via('NDIF', 'METAL1', 10000, 1800, 200),
                Via('NDIF', 'METAL1', 2400, 1800, 200),
                Wire('NDIF', 2000, (1600, 4600), 1200, False),
                Via('PTIE', 'METAL1', 12800, 1600, 200),
                Wire('PTIE', 12800, (1800, 3400), 1200, False),
                Wire('NDIF', 19600, (1600, 4600), 1200, False),
                Via('NDIF', 'METAL1', 19600, 1800, 200),
            ],
        },
        finalize=True,
    ),
    StdCell(
        name='oa2a2a2a24_x2', width=30000, height=20000,
        nets={
            '_net0': [
                Wire('METAL1', 1600, (14200, 15800), 600, False),
                Wire('METAL1', (1400, 5800), 16000, 600, False),
                Via('PDIF', 'METAL1', 1600, 14000, 200),
                Via('PDIF', 'METAL1', 1600, 16000, 200),
                Wire('PDIF', 1400, (11400, 18600), 800, False),
                Wire('METAL1', 6000, (14200, 15800), 600, False),
                Via('PDIF', 'METAL1', 6000, 16000, 200),
                Via('PDIF', 'METAL1', 6000, 14000, 200),
                Wire('METAL1', (6200, 10600), 14000, 600, False),
                Via('PDIF', 'METAL1', 10800, 14000, 200),
                Wire('PDIF', 10800, (11400, 18600), 1200, False),
                Wire('PDIF', 6000, (11400, 18600), 1200, False),
            ],
            '_net1': [
                Wire('METAL1', (4200, 21800), 4000, 600, False),
                Wire('METAL1', 4000, (4200, 13800), 600, False),
                Via('NDIF', 'METAL1', 13200, 4000, 200),
                Via('NDIF', 'METAL1', 22000, 4000, 200),
                Via('NDIF', 'METAL1', 6000, 4000, 200),
                Wire('METAL1', 19200, (4200, 7800), 600, False),
                Via('POLY', 'METAL1', 19200, 8000, 200),
                Wire('POLY', (19200, 27200), 8000, 800, False),
                Wire('POLY', 27200, (5600, 10400), 400, False),
                Device('nmos', 27200, 3100, 400, 3800, 'vertical', source_net='vss', drain_net='q'),
                Device('pmos', 27200, 15000, 400, 8000, 'vertical', source_net='vdd', drain_net='q'),
                Wire('NDIF', 6000, (1600, 4600), 1200, False),
                Wire('NDIF', 22000, (1600, 4600), 1200, False),
                Wire('NDIF', 13200, (1600, 4600), 1200, False),
                Wire('METAL1', (3800, 3800), 14000, 600, False),
                Via('PDIF', 'METAL1', 3600, 14000, 200),
                Wire('PDIF', 3600, (11400, 18600), 1200, False),
            ],
            '_net2': [
                Wire('METAL1', (8600, 17800), 16000, 600, False),
                Via('PDIF', 'METAL1', 8400, 16000, 200),
                Wire('METAL1', 13200, (14200, 15800), 600, False),
                Via('PDIF', 'METAL1', 13200, 16000, 200),
                Via('PDIF', 'METAL1', 18000, 16000, 200),
                Wire('PDIF', 18000, (11400, 18600), 1200, False),
                Via('PDIF', 'METAL1', 13200, 14000, 200),
                Wire('PDIF', 13200, (11400, 18600), 1200, False),
                Wire('PDIF', 8400, (11400, 18600), 1200, False),
            ],
            '_net3': [
                Wire('METAL1', (15800, 23400), 14000, 600, False),
                Via('PDIF', 'METAL1', 15600, 14000, 200),
                Wire('METAL1', 23600, (14200, 15800), 600, False),
                Via('PDIF', 'METAL1', 23600, 16000, 200),
                Wire('PDIF', 23600, (11400, 18600), 1200, False),
                Wire('PDIF', 15600, (11400, 18600), 1200, False),
            ],
            '_net5': [
                Wire('NDIF', 3600, (1600, 4600), 1200, False),
            ],
            'i0': [
                Wire('METAL1', 26000, (6200, 13800), 600, True),
                Wire('METAL1', (25400, 25800), 6000, 600, False),
                Via('POLY', 'METAL1', 26000, 6000, 200),
                Via('POLY', 'METAL1', 26000, 10000, 200),
                Wire('METAL1', (25400, 25800), 10000, 600, False),
                Wire('POLY', (24800, 26000), 10400, 400, False),
                Wire('POLY', 24800, (10400, 10800), 400, False),
                Device('pmos', 24800, 15000, 400, 8000, 'vertical', source_net='_net3', drain_net='vdd'),
                Wire('POLY', (24800, 26000), 5600, 400, False),
                Device('nmos', 24800, 3100, 400, 3800, 'vertical', source_net='_net4', drain_net='vss'),
                Wire('POLY', 24800, (5200, 5600), 400, False),
            ],
            'i1': [
                Wire('METAL1', 22000, (6200, 11800), 600, True),
                Via('POLY', 'METAL1', 22000, 6000, 200),
                Via('POLY', 'METAL1', 22000, 10000, 200),
                Wire('METAL1', (22200, 22600), 6000, 600, False),
                Wire('POLY', 22400, (9800, 10600), 400, False),
                Device('pmos', 22400, 15000, 400, 8000, 'vertical', source_net='vdd', drain_net='_net3'),
                Wire('POLY', (22000, 23000), 5600, 400, False),
                Device('nmos', 23000, 3100, 400, 3800, 'vertical', source_net='_net1', drain_net='_net4'),
                Wire('POLY', 23000, (5000, 5600), 400, False),
            ],
            'i2': [
                Wire('METAL1', 16000, (6200, 11800), 600, True),
                Via('POLY', 'METAL1', 16000, 10000, 200),
                Wire('POLY', 16200, (5600, 10200), 400, False),
                Wire('POLY', 16800, (10400, 11000), 400, False),
                Device('pmos', 16800, 15000, 400, 8000, 'vertical', source_net='_net3', drain_net='_net2'),
                Wire('POLY', (16000, 16800), 10400, 400, False),
                Device('nmos', 16200, 3100, 400, 3800, 'vertical', source_net='_net7', drain_net='vss'),
            ],
            'i3': [
                Wire('METAL1', 14000, (6200, 11800), 600, True),
                Via('POLY', 'METAL1', 14000, 10000, 200),
                Wire('POLY', 14400, (5600, 10400), 400, False),
                Device('pmos', 14400, 15000, 400, 8000, 'vertical', source_net='_net2', drain_net='_net3'),
                Device('nmos', 14400, 3100, 400, 3800, 'vertical', source_net='_net1', drain_net='_net7'),
            ],
            'i4': [
                Wire('METAL1', 12000, (6200, 11800), 600, True),
                Via('POLY', 'METAL1', 12000, 10000, 200),
                Wire('POLY', 12000, (10200, 10800), 400, False),
                Device('pmos', 12000, 15000, 400, 8000, 'vertical', source_net='_net0', drain_net='_net2'),
                Wire('POLY', 12200, (5600, 10000), 400, False),
                Device('nmos', 12200, 3100, 400, 3800, 'vertical', source_net='_net6', drain_net='_net1'),
            ],
            'i5': [
                Wire('METAL1', 10000, (6200, 11800), 600, True),
                Via('POLY', 'METAL1', 10000, 10000, 200),
                Wire('POLY', (9600, 10400), 10200, 400, False),
                Device('pmos', 9600, 15000, 400, 8000, 'vertical', source_net='_net2', drain_net='_net0'),
                Wire('POLY', 10400, (5600, 10200), 400, False),
                Wire('POLY', 9600, (10200, 10800), 400, False),
                Device('nmos', 10400, 3100, 400, 3800, 'vertical', source_net='vss', drain_net='_net6'),
            ],
            'i6': [
                Wire('METAL1', 6000, (6200, 11800), 600, True),
                Via('POLY', 'METAL1', 6000, 10000, 200),
                Wire('POLY', (4800, 6000), 10000, 800, False),
                Wire('POLY', 4800, (5600, 10400), 400, False),
                Device('nmos', 4800, 3100, 400, 3800, 'vertical', source_net='_net5', drain_net='_net1'),
                Device('pmos', 4800, 15000, 400, 8000, 'vertical', source_net='_net1', drain_net='_net0'),
            ],
            'i7': [
                Wire('METAL1', 2000, (4200, 11800), 600, True),
                Via('POLY', 'METAL1', 2000, 10000, 200),
                Wire('POLY', 2400, (5600, 10400), 400, False),
                Device('pmos', 2400, 15000, 400, 8000, 'vertical', source_net='_net0', drain_net='_net1'),
                Device('nmos', 2400, 3100, 400, 3800, 'vertical', source_net='vss', drain_net='_net5'),
            ],
            'q': [
                Wire('METAL1', 28000, (4200, 15800), 600, True),
                Via('PDIF', 'METAL1', 28000, 14000, 200),
                Via('PDIF', 'METAL1', 28000, 16000, 200),
                Via('NDIF', 'METAL1', 28000, 4000, 200),
                Via('PDIF', 'METAL1', 28000, 12000, 200),
                Wire('NDIF', 28400, (1600, 4600), 1200, False),
                Wire('PDIF', 28400, (11400, 18600), 1200, False),
            ],
            'vdd': [
                Wire('METAL1', 26000, (16200, 18200), 600, False),
                Via('PDIF', 'METAL1', 26000, 18400, 200),
                Via('PDIF', 'METAL1', 26000, 16000, 200),
                Wire('PDIF', 26000, (11400, 18600), 1200, False),
                Wire('METAL1', 21200, (16200, 18200), 600, False),
                Via('PDIF', 'METAL1', 21200, 16000, 200),
                Via('PDIF', 'METAL1', 21200, 18400, 200),
                Wire('PDIF', 21200, (11400, 18600), 1200, False),
            ],
            'vss': [
                Wire('NDIF', 9200, (1600, 4600), 1200, False),
                Via('NDIF', 'METAL1', 9200, 1800, 200),
                Wire('NDIF', 26000, (1600, 4600), 1200, False),
                Via('NDIF', 'METAL1', 26000, 1800, 200),
                Wire('NDIF', 17200, (1600, 4600), 1200, False),
                Via('NDIF', 'METAL1', 17200, 1800, 200),
                Via('PTIE', 'METAL1', 19600, 1600, 200),
                Wire('PTIE', 19600, (2000, 3400), 1200, False),
                Via('NDIF', 'METAL1', 1600, 1800, 200),
                Wire('NDIF', 1400, (1600, 4600), 800, False),
            ],
        },
        finalize=True,
    ),
    StdCell(
        name='oa2a2a2a24_x4', width=32000, height=20000,
        nets={
            '_net0': [
                Wire('METAL1', (4200, 21800), 4000, 600, False),
                Via('NDIF', 'METAL1', 6000, 4000, 200),
                Wire('METAL1', 19200, (4200, 7800), 600, False),
                Wire('METAL1', 4000, (4200, 13800), 600, False),
                Via('NDIF', 'METAL1', 13200, 4000, 200),
                Via('NDIF', 'METAL1', 22000, 4000, 200),
                Wire('NDIF', 22000, (1600, 4600), 1200, False),
                Wire('NDIF', 13200, (1600, 4600), 1200, False),
                Wire('METAL1', (3800, 3800), 14000, 600, False),
                Via('PDIF', 'METAL1', 3600, 14000, 200),
                Wire('PDIF', 3600, (11400, 18600), 1200, False),
                Via('POLY', 'METAL1', 19200, 8000, 200),
                Wire('POLY', (19200, 29600), 8000, 800, False),
                Wire('POLY', 29600, (5600, 10400), 400, False),
                Wire('POLY', 27200, (5600, 10400), 400, False),
                Device('pmos', 27200, 15000, 400, 8000, 'vertical', source_net='vdd', drain_net='q'),
                Device('nmos', 27200, 3100, 400, 3800, 'vertical', source_net='vss', drain_net='q'),
                Device('nmos', 29600, 3100, 400, 3800, 'vertical', source_net='q', drain_net='vss'),
                Device('pmos', 29600, 15000, 400, 8000, 'vertical', source_net='q', drain_net='vdd'),
                Wire('NDIF', 6000, (1600, 4600), 1200, False),
            ],
            '_net1': [
                Wire('METAL1', (15800, 23400), 14000, 600, False),
                Wire('METAL1', 23600, (14200, 15800), 600, False),
                Via('PDIF', 'METAL1', 15600, 14000, 200),
                Wire('PDIF', 15600, (11400, 18600), 1200, False),
                Via('PDIF', 'METAL1', 23600, 16000, 200),
                Wire('PDIF', 23600, (11400, 18600), 1200, False),
            ],
            '_net2': [
                Wire('METAL1', 13200, (14200, 15800), 600, False),
                Via('PDIF', 'METAL1', 13200, 14000, 200),
                Wire('METAL1', (8600, 17800), 16000, 600, False),
                Via('PDIF', 'METAL1', 13200, 16000, 200),
                Via('PDIF', 'METAL1', 18000, 16000, 200),
                Via('PDIF', 'METAL1', 8400, 16000, 200),
                Wire('PDIF', 8400, (11400, 18600), 1200, False),
                Wire('PDIF', 18000, (11400, 18600), 1200, False),
                Wire('PDIF', 13200, (11400, 18600), 1200, False),
            ],
            '_net3': [
                Wire('METAL1', 1600, (14200, 15800), 600, False),
                Via('PDIF', 'METAL1', 1600, 16000, 200),
                Via('PDIF', 'METAL1', 1600, 14000, 200),
                Wire('METAL1', (1400, 5800), 16000, 600, False),
                Via('PDIF', 'METAL1', 6000, 16000, 200),
                Wire('METAL1', 6000, (14200, 15800), 600, False),
                Wire('PDIF', 6000, (11400, 18600), 1200, False),
                Via('PDIF', 'METAL1', 6000, 14000, 200),
                Wire('METAL1', (6200, 10600), 14000, 600, False),
                Via('PDIF', 'METAL1', 10800, 14000, 200),
                Wire('PDIF', 10800, (11400, 18600), 1200, False),
                Wire('PDIF', 1400, (11400, 18600), 800, False),
            ],
            '_net7': [
                Wire('NDIF', 3600, (1600, 4600), 1200, False),
            ],
            'i0': [
                Wire('METAL1', 26000, (6200, 13800), 600, True),
                Via('POLY', 'METAL1', 26000, 6000, 200),
                Via('POLY', 'METAL1', 26000, 10000, 200),
                Wire('POLY', (24800, 26000), 10400, 400, False),
                Wire('POLY', 24800, (10400, 10600), 400, False),
                Device('pmos', 24800, 15000, 400, 8000, 'vertical', source_net='_net1', drain_net='vdd'),
                Wire('POLY', (25000, 26000), 5600, 400, False),
                Wire('POLY', 25000, (5400, 5600), 400, False),
                Device('nmos', 25000, 3100, 400, 3800, 'vertical', source_net='_net5', drain_net='vss'),
            ],
            'i1': [
                Wire('METAL1', 22000, (6200, 11800), 600, True),
                Via('POLY', 'METAL1', 22000, 10000, 200),
                Via('POLY', 'METAL1', 22000, 6000, 200),
                Wire('POLY', (22000, 23200), 5600, 400, False),
                Device('nmos', 23200, 3100, 400, 3800, 'vertical', source_net='_net0', drain_net='_net5'),
                Wire('POLY', 23200, (5400, 5600), 400, False),
                Wire('POLY', 22400, (9800, 10600), 400, False),
                Device('pmos', 22400, 15000, 400, 8000, 'vertical', source_net='vdd', drain_net='_net1'),
            ],
            'i2': [
                Wire('METAL1', 16000, (6200, 11800), 600, True),
                Via('POLY', 'METAL1', 16000, 10000, 200),
                Wire('POLY', (16000, 16800), 10400, 400, False),
                Wire('POLY', 16800, (10400, 10800), 400, False),
                Device('pmos', 16800, 15000, 400, 8000, 'vertical', source_net='_net1', drain_net='_net2'),
                Wire('POLY', 16200, (5600, 9800), 400, False),
                Device('nmos', 16200, 3100, 400, 3800, 'vertical', source_net='_net4', drain_net='vss'),
            ],
            'i3': [
                Wire('METAL1', 14000, (6200, 11800), 600, True),
                Via('POLY', 'METAL1', 14000, 10000, 200),
                Wire('POLY', 14400, (5600, 10400), 400, False),
                Device('pmos', 14400, 15000, 400, 8000, 'vertical', source_net='_net2', drain_net='_net1'),
                Device('nmos', 14400, 3100, 400, 3800, 'vertical', source_net='_net0', drain_net='_net4'),
            ],
            'i4': [
                Wire('METAL1', 12000, (6200, 11800), 600, True),
                Via('POLY', 'METAL1', 12000, 10000, 200),
                Wire('POLY', 12000, (10000, 10600), 400, False),
                Device('pmos', 12000, 15000, 400, 8000, 'vertical', source_net='_net3', drain_net='_net2'),
                Wire('POLY', 12200, (5600, 10200), 400, False),
                Device('nmos', 12200, 3100, 400, 3800, 'vertical', source_net='_net6', drain_net='_net0'),
            ],
            'i5': [
                Wire('METAL1', 10000, (6200, 11800), 600, True),
                Via('POLY', 'METAL1', 10000, 10000, 200),
                Wire('POLY', 10400, (5600, 10200), 400, False),
                Device('pmos', 9600, 15000, 400, 8000, 'vertical', source_net='_net2', drain_net='_net3'),
                Wire('POLY', 9600, (9800, 10600), 400, False),
                Device('nmos', 10400, 3100, 400, 3800, 'vertical', source_net='vss', drain_net='_net6'),
            ],
            'i6': [
                Wire('METAL1', 6000, (6200, 11800), 600, True),
                Via('POLY', 'METAL1', 6000, 10000, 200),
                Wire('POLY', (4800, 6000), 10000, 800, False),
                Wire('POLY', 4800, (5600, 10400), 400, False),
                Device('nmos', 4800, 3100, 400, 3800, 'vertical', source_net='_net7', drain_net='_net0'),
                Device('pmos', 4800, 15000, 400, 8000, 'vertical', source_net='_net0', drain_net='_net3'),
            ],
            'i7': [
                Wire('METAL1', 2000, (4200, 11800), 600, True),
                Via('POLY', 'METAL1', 2000, 10000, 200),
                Wire('POLY', 2400, (5600, 10400), 400, False),
                Device('pmos', 2400, 15000, 400, 8000, 'vertical', source_net='_net3', drain_net='_net0'),
                Device('nmos', 2400, 3100, 400, 3800, 'vertical', source_net='vss', drain_net='_net7'),
            ],
            'q': [
                Wire('METAL1', 28000, (4200, 15800), 600, True),
                Via('PDIF', 'METAL1', 28000, 16000, 200),
                Via('NDIF', 'METAL1', 28000, 4000, 200),
                Via('PDIF', 'METAL1', 28000, 14000, 200),
                Via('PDIF', 'METAL1', 28000, 12000, 200),
                Wire('NDIF', 28400, (1600, 4600), 1200, False),
                Wire('PDIF', 28400, (11400, 18600), 1200, False),
            ],
            'vdd': [
                Wire('METAL1', 30400, (14200, 18200), 600, False),
                Via('PDIF', 'METAL1', 30400, 14000, 200),
                Via('PDIF', 'METAL1', 30400, 16000, 200),
                Via('PDIF', 'METAL1', 30400, 18400, 200),
                Wire('PDIF', 30600, (11400, 18600), 800, False),
                Wire('METAL1', 26000, (16200, 18200), 600, False),
                Via('PDIF', 'METAL1', 26000, 16000, 200),
                Via('PDIF', 'METAL1', 26000, 18400, 200),
                Wire('PDIF', 26000, (11400, 18600), 1200, False),
                Wire('METAL1', 21200, (16200, 18200), 600, False),
                Via('PDIF', 'METAL1', 21200, 18400, 200),
                Via('PDIF', 'METAL1', 21200, 16000, 200),
                Wire('PDIF', 21200, (11400, 18600), 1200, False),
            ],
            'vss': [
                Wire('METAL1', 30400, (1400, 3800), 600, False),
                Via('NDIF', 'METAL1', 30400, 4000, 200),
                Via('NDIF', 'METAL1', 30400, 1800, 200),
                Wire('NDIF', 30600, (1600, 4600), 800, False),
                Via('NDIF', 'METAL1', 1600, 1800, 200),
                Wire('NDIF', 1400, (1600, 4600), 800, False),
                Via('NDIF', 'METAL1', 26200, 1800, 200),
                Wire('NDIF', 26000, (1600, 4600), 1200, False),
                Via('NDIF', 'METAL1', 17200, 1800, 200),
                Wire('NDIF', 17200, (1600, 4600), 1200, False),
                Wire('NDIF', 9200, (1600, 4600), 1200, False),
                Via('NDIF', 'METAL1', 9200, 1800, 200),
                Via('PTIE', 'METAL1', 19600, 1600, 200),
                Wire('PTIE', 19600, (2000, 3400), 1200, False),
            ],
        },
        finalize=True,
    ),
    StdCell(
        name='oa2ao222_x2', width=20000, height=20000,
        nets={
            '_net0': [
                Wire('METAL1', 15600, (10200, 13800), 600, False),
                Wire('METAL1', (8600, 15400), 14000, 600, False),
                Via('POLY', 'METAL1', 15600, 9800, 200),
                Wire('POLY', 15600, (8000, 10400), 400, False),
                Wire('POLY', (15600, 16400), 10400, 400, False),
                Device('pmos', 16400, 15000, 400, 8000, 'vertical', source_net='vdd', drain_net='q'),
                Wire('POLY', (15600, 17000), 7800, 400, False),
                Wire('POLY', 17000, (7200, 7800), 400, False),
                Device('nmos', 17000, 5000, 400, 4000, 'vertical', source_net='vss', drain_net='q'),
                Wire('METAL1', (8200, 8200), 14000, 600, False),
                Via('PDIF', 'METAL1', 8400, 14000, 200),
                Wire('PDIF', 8400, (11400, 18600), 800, False),
                Wire('METAL1', 8000, (6200, 13800), 600, False),
            ],
            '_net1': [
                Wire('PDIF', 10800, (11400, 18600), 800, False),
            ],
            '_net2': [
                Wire('METAL1', (5800, 7400), 6000, 600, False),
                Via('NDIF', 'METAL1', 5800, 6000, 200),
            ],
            '_net3': [
                Wire('METAL1', (8200, 13400), 4000, 600, False),
                Via('NDIF', 'METAL1', 8000, 4000, 200),
                Via('NDIF', 'METAL1', 13600, 4200, 200),
                Wire('NDIF', 13800, (3800, 6600), 800, False),
                Wire('NDIF', 8000, (3800, 6600), 1200, False),
            ],
            '_net5': [
                Wire('METAL1', (1400, 12600), 16000, 600, False),
                Via('PDIF', 'METAL1', 12800, 16000, 200),
                Via('PDIF', 'METAL1', 6000, 16000, 200),
                Via('PDIF', 'METAL1', 1600, 16000, 200),
                Wire('PDIF', 1400, (11400, 16400), 800, False),
                Wire('PDIF', 6000, (11400, 18600), 800, False),
                Wire('PDIF', 12800, (11400, 18600), 1200, False),
            ],
            'i0': [
                Wire('METAL1', 2000, (4200, 13800), 600, True),
                Via('POLY', 'METAL1', 2000, 8000, 200),
                Wire('POLY', (2600, 3200), 7800, 400, False),
                Wire('POLY', 2400, (8000, 10400), 400, False),
                Device('pmos', 2400, 15000, 400, 8000, 'vertical', source_net='_net5', drain_net='vdd'),
                Wire('POLY', 3200, (7200, 7800), 400, False),
                Device('nmos', 3200, 5200, 400, 3600, 'vertical', source_net='vss', drain_net='_net4'),
            ],
            'i1': [
                Wire('METAL1', 4000, (6200, 13800), 600, True),
                Via('POLY', 'METAL1', 4000, 10000, 200),
                Wire('POLY', 4000, (7600, 10400), 400, False),
                Device('pmos', 4800, 15000, 400, 8000, 'vertical', source_net='vdd', drain_net='_net5'),
                Wire('POLY', (4000, 4800), 10400, 400, False),
                Wire('POLY', (4000, 4800), 7600, 400, False),
                Device('nmos', 4800, 5200, 400, 3600, 'vertical', source_net='_net4', drain_net='_net2'),
            ],
            'i2': [
                Wire('METAL1', 10000, (6200, 11800), 600, True),
                Via('POLY', 'METAL1', 10000, 8000, 200),
                Wire('POLY', 9400, (7400, 8200), 400, False),
                Device('nmos', 9400, 5200, 400, 3600, 'vertical', source_net='_net3', drain_net='vss'),
                Wire('POLY', 9600, (8200, 10400), 400, False),
                Device('pmos', 9600, 15000, 400, 8000, 'vertical', source_net='_net0', drain_net='_net1'),
            ],
            'i3': [
                Wire('METAL1', 12000, (6200, 11800), 600, True),
                Via('POLY', 'METAL1', 12000, 8000, 200),
                Wire('POLY', 12400, (7400, 8200), 400, False),
                Wire('POLY', 11600, (7800, 10400), 400, False),
                Device('nmos', 12400, 5200, 400, 3600, 'vertical', source_net='vss', drain_net='_net3'),
                Device('pmos', 11600, 15000, 400, 8000, 'vertical', source_net='_net1', drain_net='_net5'),
            ],
            'i4': [
                Wire('METAL1', 6000, (8200, 13800), 600, True),
                Via('POLY', 'METAL1', 6000, 10000, 200),
                Wire('POLY', 6600, (7600, 9800), 400, False),
                Wire('POLY', (6400, 7200), 10200, 400, False),
                Wire('POLY', 7200, (10200, 10600), 400, False),
                Device('pmos', 7200, 15000, 400, 8000, 'vertical', source_net='_net5', drain_net='_net0'),
                Device('nmos', 6600, 5200, 400, 3600, 'vertical', source_net='_net2', drain_net='_net3'),
            ],
            'q': [
                Wire('METAL1', 18000, (4200, 15800), 600, True),
                Via('PDIF', 'METAL1', 18000, 14000, 200),
                Via('PDIF', 'METAL1', 18000, 12000, 200),
                Via('PDIF', 'METAL1', 18000, 16000, 200),
                Via('NDIF', 'METAL1', 18000, 6000, 200),
                Via('NDIF', 'METAL1', 18000, 4000, 200),
                Wire('NDIF', 18000, (3400, 6600), 1200, False),
                Wire('PDIF', 17800, (11400, 18600), 1200, False),
            ],
            'vdd': [
                Wire('METAL1', 15600, (16200, 18600), 600, False),
                Via('PDIF', 'METAL1', 15600, 18400, 200),
                Via('PDIF', 'METAL1', 15600, 16000, 200),
                Wire('PDIF', 15600, (11400, 18600), 1200, False),
                Via('PDIF', 'METAL1', 3600, 18400, 200),
                Wire('PDIF', 3600, (11400, 18600), 1200, False),
            ],
            'vss': [
                Wire('METAL1', 16200, (1400, 5800), 600, False),
                Via('NDIF', 'METAL1', 16200, 4000, 200),
                Via('PTIE', 'METAL1', 17000, 1400, 200),
                Via('NDIF', 'METAL1', 16200, 6000, 200),
                Via('PTIE', 'METAL1', 18400, 1400, 200),
                Wire('PTIE', (16200, 18400), 1400, 1200, False),
                Wire('NDIF', 16000, (3400, 6600), 1200, False),
                Via('PTIE', 'METAL1', 8000, 1600, 200),
                Wire('PTIE', (4600, 8200), 1600, 1200, False),
                Via('PTIE', 'METAL1', 4800, 1600, 200),
                Via('PTIE', 'METAL1', 6400, 1600, 200),
                Via('NDIF', 'METAL1', 10800, 1800, 200),
                Wire('NDIF', 10800, (2200, 6600), 1200, False),
                Wire('NDIF', 1600, (1800, 6600), 1200, False),
                Via('NDIF', 'METAL1', 1600, 1800, 200),
            ],
        },
        finalize=True,
    ),
    StdCell(
        name='oa2ao222_x4', width=22000, height=20000,
        nets={
            '_net0': [
                Wire('METAL1', 8000, (6200, 13800), 600, False),
                Wire('METAL1', (8200, 8200), 14000, 600, False),
                Via('PDIF', 'METAL1', 8400, 14000, 200),
                Wire('METAL1', (6200, 7800), 6000, 600, False),
                Wire('METAL1', 5800, (4400, 6000), 600, False),
                Via('NDIF', 'METAL1', 5800, 4000, 200),
                Wire('METAL1', (5800, 5800), 4000, 600, False),
                Wire('NDIF', 5600, (3800, 6600), 1200, False),
                Wire('PDIF', 8400, (11400, 18600), 800, False),
                Wire('METAL1', (8600, 15400), 14000, 600, False),
                Wire('METAL1', 15600, (10200, 13800), 600, False),
                Via('POLY', 'METAL1', 15600, 9800, 200),
                Wire('POLY', (15600, 18800), 10000, 800, False),
                Wire('POLY', (15200, 16400), 9800, 1200, False),
                Wire('POLY', 16400, (7600, 10400), 400, False),
                Device('nmos', 16400, 5000, 400, 4000, 'vertical', source_net='vss', drain_net='q'),
                Device('pmos', 16400, 15000, 400, 8000, 'vertical', source_net='vdd', drain_net='q'),
                Wire('POLY', 19200, (7600, 10400), 400, False),
                Device('pmos', 19200, 15000, 400, 8000, 'vertical', source_net='q', drain_net='vdd'),
                Device('nmos', 19200, 5000, 400, 4000, 'vertical', source_net='q', drain_net='vss'),
            ],
            '_net1': [
                Wire('NDIF', 3400, (3800, 6600), 400, False),
            ],
            '_net2': [
                Wire('METAL1', (8200, 12600), 4000, 600, False),
                Via('NDIF', 'METAL1', 12800, 4000, 200),
                Via('NDIF', 'METAL1', 8000, 4000, 200),
                Wire('NDIF', 8000, (3800, 6600), 1200, False),
                Wire('NDIF', 12800, (3800, 6600), 1200, False),
            ],
            '_net3': [
                Wire('PDIF', 10800, (11400, 18600), 800, False),
            ],
            '_net4': [
                Wire('METAL1', (1400, 12600), 16000, 600, False),
                Via('PDIF', 'METAL1', 12800, 16000, 200),
                Via('PDIF', 'METAL1', 1200, 16000, 200),
                Via('PDIF', 'METAL1', 6000, 16000, 200),
                Wire('PDIF', 6000, (11400, 18600), 800, False),
                Wire('PDIF', 1200, (11400, 16400), 1200, False),
                Wire('PDIF', 12800, (11400, 18600), 1200, False),
            ],
            'i0': [
                Wire('METAL1', 2000, (6200, 13800), 600, True),
                Via('POLY', 'METAL1', 2000, 8000, 200),
                Wire('POLY', (1800, 2600), 7800, 800, False),
                Wire('POLY', 2400, (8400, 10800), 400, False),
                Wire('POLY', 2800, (7400, 8000), 400, False),
                Device('nmos', 2800, 5200, 400, 3600, 'vertical', source_net='vss', drain_net='_net1'),
                Device('pmos', 2400, 15000, 400, 8000, 'vertical', source_net='_net4', drain_net='vdd'),
            ],
            'i1': [
                Wire('METAL1', 4000, (6200, 13800), 600, True),
                Via('POLY', 'METAL1', 4000, 8000, 200),
                Wire('POLY', (4000, 4800), 7600, 400, False),
                Device('nmos', 4800, 5200, 400, 3600, 'vertical', source_net='_net1', drain_net='_net0'),
                Wire('POLY', 4000, (8000, 10400), 400, False),
                Wire('POLY', (4000, 4800), 10400, 400, False),
                Device('pmos', 4800, 15000, 400, 8000, 'vertical', source_net='vdd', drain_net='_net4'),
            ],
            'i2': [
                Wire('METAL1', 10000, (6200, 11800), 600, True),
                Via('POLY', 'METAL1', 10000, 8000, 200),
                Wire('POLY', (9200, 9600), 7800, 400, False),
                Wire('POLY', 9600, (7800, 10600), 400, False),
                Device('pmos', 9600, 15000, 400, 8000, 'vertical', source_net='_net0', drain_net='_net3'),
                Wire('POLY', 8800, (7400, 7800), 400, False),
                Wire('POLY', (8800, 9000), 7800, 400, False),
                Device('nmos', 8800, 5200, 400, 3600, 'vertical', source_net='_net2', drain_net='vss'),
            ],
            'i3': [
                Wire('METAL1', 12000, (6200, 11800), 600, True),
                Via('POLY', 'METAL1', 12000, 8000, 200),
                Wire('POLY', 12000, (7200, 8000), 400, False),
                Device('nmos', 12000, 5200, 400, 3600, 'vertical', source_net='vss', drain_net='_net2'),
                Wire('POLY', 11600, (7800, 10400), 400, False),
                Device('pmos', 11600, 15000, 400, 8000, 'vertical', source_net='_net3', drain_net='_net4'),
            ],
            'i4': [
                Wire('METAL1', 6000, (8200, 13800), 600, True),
                Via('POLY', 'METAL1', 6000, 8000, 200),
                Wire('POLY', 6000, (8000, 10200), 400, False),
                Device('nmos', 6800, 5200, 400, 3600, 'vertical', source_net='_net0', drain_net='_net2'),
                Wire('POLY', (6000, 6800), 7600, 400, False),
                Wire('POLY', (6200, 7200), 10200, 400, False),
                Wire('POLY', 7200, (10200, 10800), 400, False),
                Device('pmos', 7200, 15000, 400, 8000, 'vertical', source_net='_net4', drain_net='_net0'),
            ],
            'q': [
                Wire('METAL1', 18000, (4000, 16000), 600, True),
                Via('PDIF', 'METAL1', 18000, 16000, 200),
                Via('PDIF', 'METAL1', 18000, 14000, 200),
                Via('NDIF', 'METAL1', 18000, 6000, 200),
                Via('PDIF', 'METAL1', 18000, 12000, 200),
                Via('NDIF', 'METAL1', 18000, 4000, 200),
                Wire('NDIF', 17600, (3400, 6600), 1200, False),
                Wire('PDIF', 17600, (11400, 18600), 1200, False),
            ],
            'vdd': [
                Wire('METAL1', 15200, (16200, 18600), 600, False),
                Via('PDIF', 'METAL1', 15200, 16000, 200),
                Via('PDIF', 'METAL1', 15200, 18400, 200),
                Wire('PDIF', 15200, (11400, 18600), 1200, False),
                Wire('METAL1', 20000, (12200, 18600), 600, False),
                Via('PDIF', 'METAL1', 20000, 12000, 200),
                Via('PDIF', 'METAL1', 20000, 14000, 200),
                Via('PDIF', 'METAL1', 20000, 18400, 200),
                Via('PDIF', 'METAL1', 20000, 16000, 200),
                Wire('PDIF', 20400, (11400, 18600), 1200, False),
                Via('PDIF', 'METAL1', 3600, 18400, 200),
                Wire('PDIF', 3600, (11400, 18600), 1200, False),
            ],
            'vss': [
                Wire('METAL1', 20000, (1400, 5800), 600, False),
                Via('PTIE', 'METAL1', 20000, 1400, 200),
                Via('NDIF', 'METAL1', 20000, 4000, 200),
                Via('NDIF', 'METAL1', 20000, 6000, 200),
                Wire('NDIF', 20400, (3400, 6600), 1200, False),
                Wire('PTIE', (12200, 19800), 1400, 1200, False),
                Via('PTIE', 'METAL1', 12800, 1400, 200),
                Via('PTIE', 'METAL1', 15200, 1400, 200),
                Via('PTIE', 'METAL1', 17600, 1400, 200),
                Wire('METAL1', 15200, (1400, 5800), 600, False),
                Via('NDIF', 'METAL1', 15200, 6000, 200),
                Via('NDIF', 'METAL1', 15200, 4000, 200),
                Wire('NDIF', 15200, (3400, 6600), 1200, False),
                Wire('METAL1', 2000, (2000, 4000), 800, False),
                Via('NDIF', 'METAL1', 2000, 4000, 200),
                Wire('NDIF', 1400, (3800, 6600), 800, False),
                Via('NDIF', 'METAL1', 10400, 1600, 200),
                Wire('NDIF', 10400, (2200, 6600), 1200, False),
                Via('PTIE', 'METAL1', 4800, 1600, 200),
                Wire('PTIE', (4600, 8200), 1600, 1200, False),
                Via('PTIE', 'METAL1', 8000, 1600, 200),
                Via('PTIE', 'METAL1', 6400, 1600, 200),
            ],
        },
        finalize=True,
    ),
    StdCell(
        name='oa3ao322_x2', width=22000, height=20000,
        nets={
            '_net0': [
                Wire('PDIF', 16600, (11400, 16600), 400, False),
            ],
            '_net1': [
                Wire('METAL1', (13800, 18200), 4000, 600, False),
                Via('NDIF', 'METAL1', 13600, 4000, 200),
                Via('NDIF', 'METAL1', 18600, 4000, 200),
                Wire('NDIF', 18400, (3800, 4600), 800, False),
                Wire('NDIF', 13600, (3800, 5400), 800, False),
            ],
            '_net2': [
                Wire('METAL1', (7000, 20400), 16000, 600, False),
                Via('PDIF', 'METAL1', 6800, 16000, 200),
                Via('PDIF', 'METAL1', 11600, 16000, 200),
                Via('PDIF', 'METAL1', 20400, 16000, 200),
                Wire('PDIF', 20600, (11400, 16600), 800, False),
                Wire('PDIF', 11600, (12600, 16600), 800, False),
                Wire('PDIF', 6800, (13000, 16600), 800, False),
            ],
            '_net3': [
                Wire('METAL1', (4200, 11000), 4000, 600, False),
                Wire('METAL1', 4000, (4200, 7800), 600, False),
                Wire('METAL1', 11200, (4200, 5800), 600, False),
                Via('NDIF', 'METAL1', 11200, 4000, 200),
                Wire('NDIF', 11200, (3800, 5400), 800, False),
                Wire('METAL1', (11400, 13800), 6000, 600, False),
                Wire('METAL1', 14000, (6200, 13800), 600, False),
                Via('PDIF', 'METAL1', 14000, 12000, 200),
                Via('PDIF', 'METAL1', 14000, 14000, 200),
                Wire('PDIF', 14000, (11400, 16600), 800, False),
                Wire('PDIF', 14800, (11400, 11800), 400, False),
                Via('POLY', 'METAL1', 4000, 8000, 200),
                Wire('POLY', 4000, (7600, 10400), 400, False),
                Device('nmos', 3200, 5000, 400, 4000, 'vertical', source_net='q', drain_net='vss'),
                Wire('POLY', (3200, 4000), 7600, 400, False),
                Wire('POLY', (3200, 4000), 10400, 400, False),
                Device('pmos', 3200, 15000, 400, 8000, 'vertical', source_net='q', drain_net='vdd'),
            ],
            '_net4': [
                Wire('PDIF', 18600, (11400, 16600), 400, False),
            ],
            '_net5': [
                Wire('NDIF', 9000, (3800, 6200), 400, False),
            ],
            '_net6': [
                Wire('NDIF', 7000, (3800, 6200), 400, False),
            ],
            'i0': [
                Wire('METAL1', 6000, (6200, 13800), 600, True),
                Via('POLY', 'METAL1', 6000, 8000, 200),
                Wire('POLY', 6400, (7200, 8200), 400, False),
                Wire('POLY', 6000, (8200, 12000), 400, False),
                Device('pmos', 6000, 14800, 400, 4400, 'vertical', source_net='vdd', drain_net='_net2'),
                Device('nmos', 6400, 5000, 400, 3200, 'vertical', source_net='vss', drain_net='_net6'),
            ],
            'i1': [
                Wire('METAL1', 8000, (6200, 13800), 600, True),
                Via('POLY', 'METAL1', 8000, 8000, 200),
                Wire('POLY', 7800, (7600, 12000), 400, False),
                Wire('POLY', 8200, (7200, 8000), 400, False),
                Device('nmos', 8200, 5000, 400, 3200, 'vertical', source_net='_net6', drain_net='_net5'),
                Device('pmos', 7800, 14800, 400, 4400, 'vertical', source_net='_net2', drain_net='vdd'),
            ],
            'i2': [
                Wire('METAL1', 10000, (8200, 13800), 600, True),
                Via('POLY', 'METAL1', 10000, 8000, 200),
                Wire('POLY', 10000, (7200, 8000), 400, False),
                Wire('POLY', 10600, (7800, 12000), 400, False),
                Device('pmos', 10600, 14600, 400, 4800, 'vertical', source_net='vdd', drain_net='_net2'),
                Device('nmos', 10000, 5000, 400, 3200, 'vertical', source_net='_net5', drain_net='_net3'),
            ],
            'i3': [
                Wire('METAL1', 16000, (6200, 13800), 600, True),
                Via('POLY', 'METAL1', 16000, 10000, 200),
                Device('pmos', 15600, 14000, 400, 6000, 'vertical', source_net='_net3', drain_net='_net0'),
                Wire('POLY', 15600, (7600, 10400), 400, False),
                Wire('POLY', (14800, 15600), 7600, 400, False),
                Wire('POLY', 14600, (6200, 7600), 400, False),
                Device('nmos', 14600, 4600, 400, 2400, 'vertical', source_net='_net1', drain_net='vss'),
            ],
            'i4': [
                Wire('METAL1', 18000, (6200, 13800), 600, True),
                Via('POLY', 'METAL1', 18000, 10000, 200),
                Wire('POLY', 17800, (5600, 9400), 400, False),
                Wire('POLY', 17600, (9800, 10400), 400, False),
                Device('pmos', 17600, 14000, 400, 6000, 'vertical', source_net='_net0', drain_net='_net4'),
                Device('nmos', 17800, 4200, 400, 1600, 'vertical', source_net='vss', drain_net='_net1'),
            ],
            'i5': [
                Wire('METAL1', 20000, (6200, 13800), 600, True),
                Via('POLY', 'METAL1', 20000, 8000, 200),
                Wire('POLY', 19600, (5600, 10400), 400, False),
                Device('pmos', 19600, 14000, 400, 6000, 'vertical', source_net='_net4', drain_net='_net2'),
                Device('nmos', 19600, 4200, 400, 1600, 'vertical', source_net='_net1', drain_net='vss'),
            ],
            'i6': [
                Wire('METAL1', 12000, (8200, 13800), 600, True),
                Via('POLY', 'METAL1', 12000, 8000, 200),
                Wire('POLY', 12400, (6400, 11600), 400, False),
                Device('pmos', 12400, 14600, 400, 4800, 'vertical', source_net='_net2', drain_net='_net3'),
                Device('nmos', 12400, 4600, 400, 2400, 'vertical', source_net='_net3', drain_net='_net1'),
            ],
            'q': [
                Wire('METAL1', 2000, (4200, 15800), 600, True),
                Via('PDIF', 'METAL1', 2000, 16000, 200),
                Via('NDIF', 'METAL1', 2000, 6000, 200),
                Via('PDIF', 'METAL1', 2000, 12000, 200),
                Via('PDIF', 'METAL1', 2000, 14000, 200),
                Wire('NDIF', 2000, (3400, 6600), 1200, False),
                Wire('PDIF', 2000, (11400, 18600), 1200, False),
            ],
            'vdd': [
                Wire('METAL1', 4400, (16200, 18600), 600, False),
                Via('PDIF', 'METAL1', 4400, 16000, 200),
                Wire('PDIF', 4600, (11400, 18600), 800, False),
                Wire('PDIF', 9200, (13000, 17800), 800, False),
                Via('PDIF', 'METAL1', 9200, 18400, 200),
            ],
            'vss': [
                Wire('METAL1', 20400, (1400, 3800), 600, False),
                Via('NDIF', 'METAL1', 20400, 4000, 200),
                Wire('NDIF', 20600, (3800, 4600), 800, False),
                Via('NDIF', 'METAL1', 16200, 1800, 200),
                Wire('NDIF', 16200, (1800, 4600), 1200, False),
                Wire('NDIF', 4800, (2200, 6600), 1200, False),
                Via('NDIF', 'METAL1', 4800, 1800, 200),
                Wire('NDIF', 4200, (3400, 6600), 400, False),
            ],
        },
        finalize=True,
    ),
    StdCell(
        name='oa3ao322_x4', width=24000, height=20000,
        nets={
            '_net0': [
                Wire('METAL1', (15800, 20200), 4000, 600, False),
                Via('NDIF', 'METAL1', 15600, 4000, 200),
                Via('NDIF', 'METAL1', 20400, 4000, 200),
                Wire('NDIF', 20400, (3800, 4600), 1200, False),
                Wire('NDIF', 15600, (3800, 5400), 800, False),
            ],
            '_net1': [
                Wire('PDIF', 20600, (11400, 16600), 400, False),
            ],
            '_net2': [
                Wire('PDIF', 18600, (11400, 16600), 400, False),
            ],
            '_net3': [
                Wire('METAL1', (9000, 22400), 16000, 600, False),
                Via('PDIF', 'METAL1', 8800, 16000, 200),
                Via('PDIF', 'METAL1', 13600, 16000, 200),
                Via('PDIF', 'METAL1', 22400, 16000, 200),
                Wire('PDIF', 22600, (11400, 16600), 800, False),
                Wire('PDIF', 13600, (12600, 16600), 800, False),
                Wire('PDIF', 8800, (13000, 16600), 1200, False),
            ],
            '_net4': [
                Wire('METAL1', 13200, (4200, 5800), 600, False),
                Wire('METAL1', (13400, 15800), 6000, 600, False),
                Via('NDIF', 'METAL1', 13200, 4000, 200),
                Wire('METAL1', (6200, 13000), 4000, 600, False),
                Wire('METAL1', 6400, (4200, 7800), 600, False),
                Via('POLY', 'METAL1', 6400, 8000, 200),
                Wire('POLY', (2800, 6000), 8000, 800, False),
                Wire('POLY', 2800, (7600, 10400), 400, False),
                Wire('POLY', 5200, (7600, 10400), 400, False),
                Device('pmos', 5200, 15000, 400, 8000, 'vertical', source_net='q', drain_net='vdd'),
                Device('nmos', 5200, 5000, 400, 4000, 'vertical', source_net='q', drain_net='vss'),
                Device('pmos', 2800, 15000, 400, 8000, 'vertical', source_net='vdd', drain_net='q'),
                Device('nmos', 2800, 5000, 400, 4000, 'vertical', source_net='vss', drain_net='q'),
                Wire('NDIF', 13200, (3800, 5400), 800, False),
                Wire('METAL1', 16000, (6200, 13800), 600, False),
                Via('PDIF', 'METAL1', 16000, 12000, 200),
                Via('PDIF', 'METAL1', 16000, 14000, 200),
                Wire('PDIF', 16000, (11400, 16600), 1200, False),
                Wire('PDIF', 16800, (11400, 16600), 400, False),
            ],
            '_net5': [
                Wire('NDIF', 11000, (3800, 6200), 400, False),
            ],
            '_net6': [
                Wire('NDIF', 9000, (3800, 6200), 400, False),
            ],
            'i0': [
                Wire('METAL1', 8000, (6200, 13800), 600, True),
                Via('POLY', 'METAL1', 8000, 8000, 200),
                Wire('POLY', 7800, (7800, 12000), 400, False),
                Wire('POLY', 8400, (7200, 8200), 400, False),
                Device('nmos', 8400, 5000, 400, 3200, 'vertical', source_net='vss', drain_net='_net6'),
                Device('pmos', 7800, 14000, 400, 6000, 'vertical', source_net='vdd', drain_net='_net3'),
            ],
            'i1': [
                Wire('METAL1', 10000, (6200, 13800), 600, True),
                Via('POLY', 'METAL1', 10000, 8000, 200),
                Wire('POLY', 10200, (7200, 8000), 400, False),
                Wire('POLY', 9600, (7800, 12000), 400, False),
                Device('pmos', 9600, 14000, 400, 6000, 'vertical', source_net='_net3', drain_net='vdd'),
                Device('nmos', 10200, 5000, 400, 3200, 'vertical', source_net='_net6', drain_net='_net5'),
            ],
            'i2': [
                Wire('METAL1', 12000, (8000, 13800), 600, True),
                Via('POLY', 'METAL1', 12000, 8000, 200),
                Wire('POLY', 12000, (7200, 10400), 400, False),
                Wire('POLY', (12000, 12800), 10400, 400, False),
                Device('nmos', 12000, 5000, 400, 3200, 'vertical', source_net='_net5', drain_net='_net4'),
                Device('pmos', 12800, 14000, 400, 6000, 'vertical', source_net='vdd', drain_net='_net3'),
            ],
            'i3': [
                Wire('METAL1', 18000, (6200, 13800), 600, True),
                Via('POLY', 'METAL1', 18000, 10000, 200),
                Wire('POLY', 17600, (7600, 10400), 400, False),
                Device('pmos', 17600, 14000, 400, 6000, 'vertical', source_net='_net4', drain_net='_net2'),
                Wire('POLY', (16800, 17600), 7600, 400, False),
                Wire('POLY', 16400, (6200, 7600), 400, False),
                Device('nmos', 16400, 4600, 400, 2400, 'vertical', source_net='_net0', drain_net='vss'),
            ],
            'i4': [
                Wire('METAL1', 20000, (6200, 13800), 600, True),
                Via('POLY', 'METAL1', 20000, 10000, 200),
                Wire('POLY', 19600, (5600, 10400), 400, False),
                Device('pmos', 19600, 14000, 400, 6000, 'vertical', source_net='_net2', drain_net='_net1'),
                Device('nmos', 19600, 4200, 400, 1600, 'vertical', source_net='vss', drain_net='_net0'),
            ],
            'i5': [
                Wire('METAL1', 22000, (6200, 13800), 600, True),
                Via('POLY', 'METAL1', 22000, 8000, 200),
                Wire('POLY', 21600, (5600, 10400), 400, False),
                Device('pmos', 21600, 14000, 400, 6000, 'vertical', source_net='_net1', drain_net='_net3'),
                Device('nmos', 21600, 4200, 400, 1600, 'vertical', source_net='_net0', drain_net='vss'),
            ],
            'i6': [
                Wire('METAL1', 14000, (8000, 13800), 600, True),
                Via('POLY', 'METAL1', 14000, 8000, 200),
                Wire('POLY', 14400, (8000, 10200), 400, False),
                Wire('POLY', 14400, (6400, 7600), 400, False),
                Device('nmos', 14400, 4600, 400, 2400, 'vertical', source_net='_net4', drain_net='_net0'),
                Wire('POLY', (14400, 14800), 10400, 400, False),
                Device('pmos', 14800, 14000, 400, 6000, 'vertical', source_net='_net3', drain_net='_net4'),
            ],
            'q': [
                Wire('METAL1', 4000, (4200, 15800), 600, True),
                Via('NDIF', 'METAL1', 4000, 6000, 200),
                Via('PDIF', 'METAL1', 4000, 12000, 200),
                Via('PDIF', 'METAL1', 4000, 14000, 200),
                Via('PDIF', 'METAL1', 4000, 16000, 200),
                Wire('PDIF', 4000, (11400, 18600), 1200, False),
                Wire('NDIF', 4000, (3400, 6600), 1200, False),
            ],
            'vdd': [
                Wire('METAL1', 2000, (12200, 17800), 600, False),
                Via('PDIF', 'METAL1', 2000, 18400, 200),
                Via('PDIF', 'METAL1', 2000, 14000, 200),
                Via('PDIF', 'METAL1', 2000, 12000, 200),
                Via('PDIF', 'METAL1', 2000, 16000, 200),
                Wire('PDIF', 1800, (11400, 18600), 1200, False),
                Wire('METAL1', 6400, (16200, 18600), 600, False),
                Via('PDIF', 'METAL1', 6400, 16000, 200),
                Wire('PDIF', 6400, (11400, 18600), 800, False),
                Via('PDIF', 'METAL1', 11200, 18600, 200),
                Wire('PDIF', 11200, (11400, 18400), 1200, False),
            ],
            'vss': [
                Wire('METAL1', 2000, (1800, 5800), 600, False),
                Via('NDIF', 'METAL1', 2000, 4000, 200),
                Via('NDIF', 'METAL1', 2000, 6000, 200),
                Wire('NDIF', 1800, (3400, 6600), 800, False),
                Wire('METAL1', 22400, (1400, 3800), 600, False),
                Via('PTIE', 'METAL1', 22400, 1600, 200),
                Via('NDIF', 'METAL1', 22400, 4000, 200),
                Wire('NDIF', 22600, (3800, 4600), 800, False),
                Wire('PTIE', (20600, 22200), 1600, 1200, False),
                Via('PTIE', 'METAL1', 20800, 1600, 200),
                Via('NDIF', 'METAL1', 6800, 1800, 200),
                Wire('NDIF', 6800, (2200, 6600), 1200, False),
                Wire('NDIF', 6000, (3400, 6600), 400, False),
                Via('NDIF', 'METAL1', 18000, 1600, 200),
                Wire('NDIF', 18000, (1800, 4600), 1200, False),
            ],
        },
        finalize=True,
    ),
    StdCell(
        name='on12_x1', width=10000, height=20000,
        nets={
            '_net0': [
                Wire('METAL1', 1600, (6200, 15800), 600, False),
                Via('POLY', 'METAL1', 1600, 10000, 200),
                Via('PDIF', 'METAL1', 1600, 16000, 200),
                Via('NDIF', 'METAL1', 1600, 6000, 200),
                Via('PDIF', 'METAL1', 1600, 14000, 200),
                Wire('NDIF', 1400, (5400, 6600), 800, False),
                Wire('PDIF', 1400, (13400, 16600), 800, False),
                Wire('POLY', (1800, 4800), 10000, 400, False),
                Wire('POLY', 5200, (7600, 12400), 400, False),
                Device('nmos', 5200, 5000, 400, 4000, 'vertical', source_net='vss', drain_net='_net1'),
                Device('pmos', 5200, 15000, 400, 4000, 'vertical', source_net='vdd', drain_net='q'),
            ],
            'i0': [
                Wire('METAL1', 8000, (6200, 15800), 600, True),
                Via('POLY', 'METAL1', 8000, 8000, 200),
                Wire('POLY', 8000, (7600, 12400), 400, False),
                Wire('POLY', (7000, 8000), 7600, 400, False),
                Device('nmos', 7000, 5000, 400, 4000, 'vertical', source_net='_net1', drain_net='q'),
                Wire('POLY', (7000, 8000), 12400, 400, False),
                Device('pmos', 7000, 15000, 400, 4000, 'vertical', source_net='q', drain_net='vdd'),
            ],
            'i1': [
                Wire('METAL1', 4000, (6200, 15800), 600, True),
                Via('POLY', 'METAL1', 4000, 8000, 200),
                Via('POLY', 'METAL1', 4000, 12000, 200),
                Wire('POLY', (2400, 3800), 12000, 800, False),
                Wire('POLY', 2400, (12400, 12600), 400, False),
                Device('pmos', 2400, 15000, 400, 4000, 'vertical', source_net='_net0', drain_net='vdd'),
                Wire('POLY', (2400, 3800), 8000, 800, False),
                Wire('POLY', 2400, (7400, 7800), 400, False),
                Device('nmos', 2400, 6000, 400, 2000, 'vertical', source_net='_net0', drain_net='vss'),
            ],
            'q': [
                Wire('METAL1', 6000, (4200, 15800), 600, True),
                Via('PDIF', 'METAL1', 6000, 16000, 200),
                Via('PDIF', 'METAL1', 6000, 14000, 200),
                Wire('METAL1', (6200, 7400), 4000, 600, False),
                Via('NDIF', 'METAL1', 7800, 4000, 200),
                Wire('NDIF', 7600, (3400, 6600), 800, False),
                Wire('PDIF', 6000, (13400, 16600), 1200, False),
            ],
            'vdd': [
                Via('PDIF', 'METAL1', 8400, 18400, 200),
                Wire('PDIF', 8400, (13400, 18200), 800, False),
                Wire('PDIF', 3800, (13400, 18200), 800, False),
                Via('PDIF', 'METAL1', 3800, 18400, 200),
            ],
            'vss': [
                Wire('METAL1', 4000, (2200, 4000), 800, False),
                Via('NDIF', 'METAL1', 4000, 4000, 200),
                Wire('NDIF', 3800, (3400, 6600), 800, False),
                Via('PTIE', 'METAL1', 8400, 1400, 200),
                Wire('PTIE', (5600, 8200), 1400, 1200, False),
                Via('PTIE', 'METAL1', 6200, 1400, 200),
                Via('PTIE', 'METAL1', 1400, 1600, 200),
                Wire('PTIE', 1400, (1800, 3400), 1200, False),
            ],
        },
        finalize=True,
    ),
    StdCell(
        name='on12_x4', width=16000, height=20000,
        nets={
            '_net0': [
                Wire('METAL1', 6000, (11800, 15800), 600, False),
                Via('PDIF', 'METAL1', 6000, 12000, 200),
                Via('PDIF', 'METAL1', 6000, 14000, 200),
                Via('PDIF', 'METAL1', 6000, 16000, 200),
                Wire('METAL1', (6200, 7400), 11600, 600, False),
                Wire('METAL1', 7600, (4200, 11400), 600, False),
                Via('POLY', 'METAL1', 8000, 8000, 200),
                Via('NDIF', 'METAL1', 7600, 4000, 200),
                Wire('NDIF', 7600, (1600, 4600), 1200, False),
                Wire('POLY', (8000, 13600), 8000, 800, False),
                Wire('POLY', 11200, (5600, 10400), 400, False),
                Wire('POLY', 13600, (5600, 10400), 400, False),
                Device('nmos', 13600, 3100, 400, 3800, 'vertical', source_net='q', drain_net='vss'),
                Device('pmos', 13600, 15000, 400, 8000, 'vertical', source_net='q', drain_net='vdd'),
                Device('pmos', 11200, 15000, 400, 8000, 'vertical', source_net='vdd', drain_net='q'),
                Device('nmos', 11200, 3100, 400, 3800, 'vertical', source_net='vss', drain_net='q'),
                Wire('PDIF', 6000, (11400, 16600), 800, False),
            ],
            '_net1': [
                Wire('METAL1', 1600, (4200, 15800), 600, False),
                Via('NDIF', 'METAL1', 1600, 4000, 200),
                Via('POLY', 'METAL1', 1600, 8000, 200),
                Via('PDIF', 'METAL1', 1600, 16000, 200),
                Wire('PDIF', 1400, (15400, 18600), 800, False),
                Wire('POLY', (1400, 6400), 8000, 800, False),
                Wire('POLY', 6400, (5600, 10200), 400, False),
                Device('nmos', 6400, 3100, 400, 3800, 'vertical', source_net='vss', drain_net='_net0'),
                Wire('POLY', (6400, 6800), 10200, 400, False),
                Wire('POLY', 6800, (10200, 10800), 400, False),
                Device('pmos', 6800, 14000, 400, 6000, 'vertical', source_net='_net0', drain_net='_net2'),
                Wire('NDIF', 1400, (3400, 4600), 800, False),
            ],
            'i0': [
                Wire('METAL1', 4000, (4200, 15800), 600, True),
                Via('POLY', 'METAL1', 4000, 14000, 200),
                Via('POLY', 'METAL1', 4000, 6000, 200),
                Wire('POLY', (2400, 3800), 6000, 800, False),
                Wire('POLY', 2400, (5600, 6000), 400, False),
                Device('nmos', 2400, 3100, 400, 3800, 'vertical', source_net='_net1', drain_net='vss'),
                Wire('POLY', (2400, 3800), 14000, 800, False),
                Wire('POLY', 2400, (13800, 14400), 400, False),
                Device('pmos', 2400, 17000, 400, 4000, 'vertical', source_net='_net1', drain_net='vdd'),
            ],
            'i1': [
                Wire('METAL1', 10000, (4200, 15800), 600, True),
                Via('POLY', 'METAL1', 10000, 6000, 200),
                Via('POLY', 'METAL1', 10000, 10000, 200),
                Wire('POLY', (8600, 9800), 10000, 800, False),
                Wire('POLY', 8600, (10000, 10600), 400, False),
                Device('pmos', 8600, 14000, 400, 6000, 'vertical', source_net='_net2', drain_net='vdd'),
                Wire('POLY', (8800, 10000), 6000, 800, False),
                Wire('POLY', 8800, (5400, 5800), 400, False),
                Device('nmos', 8800, 3100, 400, 3800, 'vertical', source_net='_net0', drain_net='vss'),
            ],
            'q': [
                Wire('METAL1', 12000, (4200, 15800), 600, True),
                Via('NDIF', 'METAL1', 12000, 4000, 200),
                Via('PDIF', 'METAL1', 12000, 16000, 200),
                Via('PDIF', 'METAL1', 12000, 14000, 200),
                Via('PDIF', 'METAL1', 12000, 12000, 200),
                Wire('PDIF', 12400, (11400, 18600), 1200, False),
                Wire('NDIF', 12400, (1600, 4600), 1200, False),
            ],
            'vdd': [
                Wire('METAL1', 14400, (12200, 17800), 600, False),
                Via('PDIF', 'METAL1', 14400, 18400, 200),
                Via('PDIF', 'METAL1', 14400, 12000, 200),
                Via('PDIF', 'METAL1', 14400, 14000, 200),
                Via('PDIF', 'METAL1', 14400, 16000, 200),
                Wire('PDIF', 14600, (11400, 18600), 800, False),
                Wire('PDIF', 3600, (15400, 18600), 1200, False),
                Via('PDIF', 'METAL1', 3600, 18400, 200),
                Via('PDIF', 'METAL1', 10400, 18400, 200),
                Wire('PDIF', 10000, (11400, 18600), 800, False),
            ],
            'vss': [
                Wire('METAL1', 14400, (2200, 3800), 600, False),
                Via('NDIF', 'METAL1', 14400, 1800, 200),
                Via('NDIF', 'METAL1', 14400, 4000, 200),
                Wire('NDIF', 14600, (1600, 4600), 800, False),
                Wire('NDIF', 10000, (1600, 4600), 1200, False),
                Via('NDIF', 'METAL1', 10000, 1800, 200),
                Via('NDIF', 'METAL1', 3600, 1800, 200),
                Wire('NDIF', 4400, (1600, 4600), 2800, False),
                Via('NDIF', 'METAL1', 5400, 1800, 200),
            ],
        },
        finalize=True,
    ),
    StdCell(
        name='one_x0', width=6000, height=20000,
        nets={
            'q': [
                Wire('METAL1', 4000, (4200, 15800), 600, True),
                Via('PDIF', 'METAL1', 4000, 12000, 200),
                Via('PDIF', 'METAL1', 4000, 14000, 200),
                Wire('PDIF', 4000, (11400, 14600), 1200, False),
            ],
            'vdd': [
                Wire('METAL1', 1600, (12200, 18600), 600, False),
                Via('PDIF', 'METAL1', 1600, 14000, 200),
                Via('PDIF', 'METAL1', 1600, 12000, 200),
                Via('NTIE', 'METAL1', 2000, 18400, 200),
                Wire('NTIE', (1400, 4600), 18200, 1200, False),
                Via('NTIE', 'METAL1', 4000, 18400, 200),
                Wire('PDIF', 1400, (11400, 14600), 1600, False),
            ],
            'vss': [
                Wire('METAL1', 2000, (1400, 9800), 600, False),
                Wire('METAL1', (2000, 4000), 2400, 800, False),
                Via('PTIE', 'METAL1', 2000, 2000, 200),
                Via('PTIE', 'METAL1', 2000, 4000, 200),
                Via('PTIE', 'METAL1', 2000, 6000, 200),
                Via('POLY', 'METAL1', 2000, 10000, 200),
                Wire('POLY', (2000, 2800), 10200, 800, False),
                Device('pmos', 2800, 13000, 400, 4000, 'vertical', source_net='vdd', drain_net='q'),
                Via('PTIE', 'METAL1', 4000, 2000, 200),
                Wire('PTIE', (1800, 4200), 2000, 1200, False),
                Wire('PTIE', 2000, (1800, 6200), 1200, False),
            ],
        },
        finalize=True,
    ),
    StdCell(
        name='powmid_x0', width=14000, height=20000,
        nets={
            'vdd': [
                Wire('METAL3', 4000, (0, 20000), 4800, True),
                Wire('METAL1', (2000, 6000), 20000, 600, False),
            ],
            'vss': [
                Wire('METAL3', 10000, (0, 20000), 4800, True),
                Wire('METAL1', (8000, 12000), 0, 600, False),
            ],
        },
        finalize=True,
    ),
    StdCell(
        name='rowend_x0', width=2000, height=20000,
        nets={
            'vdd': [
            ],
            'vss': [
            ],
        },
        finalize=True,
    ),
    StdCell(
        name='sff1_x4', width=36000, height=20000,
        nets={
            '_net0': [
                Wire('PDIF', 27600, (15400, 18600), 800, False),
            ],
            '_net1': [
                Wire('PDIF', 13200, (15400, 18600), 400, False),
                Wire('PDIF', 13600, (13400, 18600), 800, False),
            ],
            '_net2': [
                Wire('NDIF', 13200, (3400, 4600), 800, False),
            ],
            '_net3': [
                Via('POLY', 'METAL1', 29000, 6000, 200),
                Wire('POLY', (28400, 29000), 5800, 400, False),
                Wire('POLY', 28400, (5400, 5800), 400, False),
                Device('nmos', 28400, 4000, 400, 2000, 'vertical', source_net='_net6', drain_net='vss'),
            ],
            '_net4': [
                Wire('NDIF', 18000, (1600, 4600), 1200, False),
            ],
            '_net5': [
                Wire('PDIF', 18200, (13400, 18600), 800, False),
            ],
            '_net6': [
                Wire('NDIF', 27600, (3400, 4600), 1200, False),
            ],
            'ck': [
                Wire('METAL1', 4000, (4200, 15800), 600, True),
                Via('POLY', 'METAL1', 4000, 6000, 200),
                Via('POLY', 'METAL1', 4000, 12000, 200),
                Wire('POLY', (2400, 4000), 12200, 400, False),
                Wire('POLY', 2400, (12200, 12800), 400, False),
                Device('pmos', 2400, 15000, 400, 4000, 'vertical', source_net='nckr', drain_net='vdd'),
                Wire('POLY', (2400, 3800), 5800, 400, False),
                Wire('POLY', 2400, (5400, 5800), 400, False),
                Device('nmos', 2400, 4000, 400, 2000, 'vertical', source_net='nckr', drain_net='vss'),
            ],
            'ckr': [
                Wire('METAL1', 16000, (8200, 11800), 600, False),
                Via('POLY', 'METAL1', 16000, 8000, 200),
                Wire('METAL1', (14200, 15800), 12000, 600, False),
                Via('POLY', 'METAL1', 14000, 12000, 200),
                Wire('POLY', (14000, 15000), 12400, 400, False),
                Device('pmos', 15000, 15000, 400, 4000, 'vertical', source_net='_net1', drain_net='sff_m'),
                Wire('POLY', 15000, (12400, 12600), 400, False),
                Wire('POLY', (6400, 24800), 8000, 400, False),
                Wire('POLY', 16400, (5600, 8000), 400, False),
                Device('nmos', 16400, 4000, 400, 2000, 'vertical', source_net='sff_m', drain_net='_net4'),
                Wire('POLY', 24800, (5600, 8000), 400, False),
                Via('POLY', 'METAL1', 24800, 8000, 200),
                Via('POLY', 'METAL1', 6400, 8000, 200),
                Wire('METAL1', 6000, (4200, 13800), 600, False),
                Via('NDIF', 'METAL1', 6000, 4000, 200),
                Via('PDIF', 'METAL1', 6000, 14000, 200),
                Wire('PDIF', 6000, (13400, 16600), 800, False),
                Wire('NDIF', 6000, (3400, 4600), 1200, False),
                Wire('METAL1', 25200, (8200, 13800), 600, False),
                Via('POLY', 'METAL1', 25200, 14000, 200),
                Wire('POLY', (25400, 26400), 14200, 400, False),
                Wire('POLY', 26400, (14200, 14600), 400, False),
                Device('pmos', 26400, 17000, 400, 4000, 'vertical', source_net='sff_s', drain_net='_net0'),
                Device('nmos', 24800, 4000, 400, 2000, 'vertical', source_net='y', drain_net='sff_s'),
            ],
            'i': [
                Wire('METAL1', (12000, 12000), 4000, 600, True),
                Wire('METAL1', (10400, 11800), 4000, 600, False),
                Wire('METAL1', 10000, (4200, 15800), 600, True),
                Via('POLY', 'METAL1', 10000, 6000, 200),
                Via('POLY', 'METAL1', 10000, 14000, 200),
                Wire('METAL1', (10400, 11800), 16000, 600, False),
                Wire('METAL1', (12000, 12000), 16000, 600, True),
                Wire('POLY', 9600, (13800, 14600), 400, False),
                Device('pmos', 9600, 17000, 400, 4000, 'vertical', source_net='u', drain_net='vdd'),
                Device('nmos', 9600, 4000, 400, 2000, 'vertical', source_net='u', drain_net='vss'),
                Wire('POLY', 9600, (5400, 6000), 400, False),
            ],
            'nckr': [
                Wire('METAL1', 1600, (4200, 13800), 600, False),
                Via('NDIF', 'METAL1', 1600, 4000, 200),
                Via('PDIF', 'METAL1', 1600, 14000, 200),
                Wire('METAL1', 1600, (14200, 15800), 600, False),
                Via('POLY', 'METAL1', 1600, 10000, 200),
                Wire('POLY', (1600, 26400), 10000, 400, False),
                Via('POLY', 'METAL1', 14000, 10000, 200),
                Wire('POLY', 5200, (5600, 12400), 400, False),
                Wire('POLY', 16800, (10000, 12400), 400, False),
                Wire('POLY', 24000, (10000, 14400), 400, False),
                Wire('POLY', 26600, (5600, 10000), 400, False),
                Device('nmos', 26600, 4000, 400, 2000, 'vertical', source_net='sff_s', drain_net='_net6'),
                Device('pmos', 24000, 17000, 400, 4000, 'vertical', source_net='y', drain_net='sff_s'),
                Device('pmos', 16800, 15000, 400, 4000, 'vertical', source_net='sff_m', drain_net='_net5'),
                Device('pmos', 5200, 15000, 400, 4000, 'vertical', source_net='vdd', drain_net='ckr'),
                Device('nmos', 5200, 4000, 400, 2000, 'vertical', source_net='vss', drain_net='ckr'),
                Wire('METAL1', 14000, (6200, 9800), 600, False),
                Via('POLY', 'METAL1', 14200, 6000, 200),
                Wire('POLY', 14400, (5200, 6000), 400, False),
                Device('nmos', 14400, 4000, 400, 2000, 'vertical', source_net='_net2', drain_net='sff_m'),
                Wire('PDIF', 1400, (13400, 16600), 800, False),
                Via('PDIF', 'METAL1', 1600, 16000, 200),
                Wire('NDIF', 1400, (3400, 4600), 800, False),
            ],
            'q': [
                Wire('METAL1', 32000, (4200, 15800), 600, True),
                Via('PDIF', 'METAL1', 32000, 14000, 200),
                Wire('METAL1', (29800, 32000), 6000, 600, False),
                Via('PDIF', 'METAL1', 32000, 12000, 200),
                Wire('METAL1', (29800, 32000), 10000, 600, False),
                Via('PDIF', 'METAL1', 32000, 16000, 200),
                Via('NDIF', 'METAL1', 32000, 4000, 200),
                Wire('NDIF', 32400, (1600, 4600), 1200, False),
                Via('POLY', 'METAL1', 29600, 10000, 200),
                Wire('POLY', (28400, 29200), 10200, 400, False),
                Wire('POLY', 28400, (10200, 14400), 400, False),
                Device('pmos', 28400, 17000, 400, 4000, 'vertical', source_net='_net0', drain_net='vdd'),
                Wire('PDIF', 32400, (11400, 18600), 1200, False),
            ],
            'sff_m': [
                Wire('METAL1', (18200, 20600), 6000, 600, False),
                Via('POLY', 'METAL1', 20400, 6000, 200),
                Wire('METAL1', 18000, (4200, 13800), 600, False),
                Wire('METAL1', (18200, 20600), 12000, 600, False),
                Wire('METAL1', (15800, 17800), 14000, 600, False),
                Wire('METAL1', (15800, 17800), 4000, 600, False),
                Via('NDIF', 'METAL1', 15400, 4000, 200),
                Wire('NDIF', 15600, (3400, 4600), 1200, False),
                Via('PDIF', 'METAL1', 16000, 14000, 200),
                Wire('PDIF', 15600, (13400, 16600), 800, False),
                Via('POLY', 'METAL1', 20400, 12000, 200),
                Wire('POLY', (20800, 21600), 12200, 400, False),
                Wire('POLY', 21600, (12200, 14600), 400, False),
                Device('pmos', 21600, 17000, 400, 4000, 'vertical', source_net='vdd', drain_net='y'),
                Wire('POLY', (20800, 21600), 5800, 400, False),
                Wire('POLY', 21600, (3600, 5800), 400, False),
                Device('nmos', 21600, 2100, 400, 1800, 'vertical', source_net='vss', drain_net='y'),
            ],
            'sff_s': [
                Wire('METAL1', (25400, 27400), 16000, 600, False),
                Wire('METAL1', 27400, (4200, 15800), 600, False),
                Via('PDIF', 'METAL1', 25200, 16000, 200),
                Wire('PDIF', 25200, (15400, 18600), 1200, False),
                Wire('METAL1', (25400, 27400), 4000, 600, False),
                Wire('METAL1', (27800, 29400), 8000, 600, False),
                Via('POLY', 'METAL1', 29600, 8000, 200),
                Wire('POLY', (29600, 33600), 8000, 400, False),
                Wire('POLY', 31200, (5600, 10400), 400, False),
                Wire('POLY', 33600, (5600, 10400), 400, False),
                Device('pmos', 33600, 15000, 400, 8000, 'vertical', source_net='q', drain_net='vdd'),
                Device('nmos', 33600, 3100, 400, 3800, 'vertical', source_net='q', drain_net='vss'),
                Device('pmos', 31200, 15000, 400, 8000, 'vertical', source_net='vdd', drain_net='q'),
                Device('nmos', 31200, 3100, 400, 3800, 'vertical', source_net='vss', drain_net='q'),
                Via('NDIF', 'METAL1', 25600, 4000, 200),
            ],
            'u': [
                Wire('METAL1', 8200, (4200, 15800), 600, False),
                Via('PDIF', 'METAL1', 8400, 16000, 200),
                Via('NDIF', 'METAL1', 8400, 4000, 200),
                Via('POLY', 'METAL1', 8000, 12000, 200),
                Wire('POLY', (8000, 12000), 12000, 400, False),
                Wire('POLY', 12000, (12400, 14400), 400, False),
                Via('POLY', 'METAL1', 12000, 12000, 200),
                Wire('METAL1', 12000, (6200, 11800), 600, False),
                Via('POLY', 'METAL1', 12200, 6000, 200),
                Wire('POLY', 12400, (5400, 6000), 400, False),
                Device('nmos', 12400, 4000, 400, 2000, 'vertical', source_net='vss', drain_net='_net2'),
                Device('pmos', 12000, 17000, 400, 4000, 'vertical', source_net='vdd', drain_net='_net1'),
                Wire('NDIF', 8400, (3400, 4600), 1200, False),
                Wire('PDIF', 8400, (15400, 18600), 1200, False),
            ],
            'vdd': [
                Wire('METAL1', 30200, (12200, 17800), 600, False),
                Via('PDIF', 'METAL1', 30000, 16000, 200),
                Via('PDIF', 'METAL1', 30000, 14000, 200),
                Via('PDIF', 'METAL1', 30400, 18400, 200),
                Via('PDIF', 'METAL1', 30000, 12000, 200),
                Wire('PDIF', 29800, (11400, 18600), 800, False),
                Wire('METAL1', 34400, (12200, 17800), 600, False),
                Via('PDIF', 'METAL1', 34400, 14000, 200),
                Via('PDIF', 'METAL1', 34400, 16000, 200),
                Via('PDIF', 'METAL1', 34400, 12000, 200),
                Via('PDIF', 'METAL1', 34400, 18400, 200),
                Wire('PDIF', 34600, (11400, 18600), 800, False),
                Via('PDIF', 'METAL1', 10800, 18400, 200),
                Wire('PDIF', 10800, (15400, 18600), 1200, False),
                Via('PDIF', 'METAL1', 3800, 18400, 200),
                Wire('PDIF', 3800, (13400, 18200), 800, False),
                Wire('PDIF', 20800, (15400, 18600), 400, False),
                Wire('PDIF', 20400, (15400, 18600), 800, False),
                Via('PDIF', 'METAL1', 20800, 18400, 200),
            ],
            'vss': [
                Wire('METAL1', 30400, (2400, 4000), 600, False),
                Via('NDIF', 'METAL1', 30400, 1800, 200),
                Via('NDIF', 'METAL1', 30200, 4200, 200),
                Wire('NDIF', 29800, (1600, 4600), 800, False),
                Wire('METAL1', 34400, (2200, 3800), 600, False),
                Via('NDIF', 'METAL1', 34400, 4000, 200),
                Via('NDIF', 'METAL1', 34400, 1800, 200),
                Wire('NDIF', 34600, (1600, 4600), 800, False),
                Wire('PTIE', (25000, 27800), 1400, 1200, False),
                Via('PTIE', 'METAL1', 27400, 1400, 200),
                Via('PTIE', 'METAL1', 25200, 1400, 200),
                Via('PTIE', 'METAL1', 6000, 1400, 200),
                Wire('PTIE', (5800, 8600), 1400, 1200, False),
                Via('PTIE', 'METAL1', 8400, 1400, 200),
                Via('NDIF', 'METAL1', 3800, 1600, 200),
                Wire('NDIF', 3800, (1800, 4600), 800, False),
                Via('PTIE', 'METAL1', 15600, 1400, 200),
                Wire('PTIE', (13000, 15800), 1400, 1200, False),
                Via('PTIE', 'METAL1', 13200, 1400, 200),
                Wire('NDIF', 20400, (1600, 2600), 1200, False),
                Via('NDIF', 'METAL1', 20600, 1800, 200),
                Wire('NDIF', 11000, (1800, 4600), 800, False),
                Via('NDIF', 'METAL1', 11000, 1600, 200),
            ],
            'y': [
                Wire('METAL1', (20200, 22600), 14000, 600, False),
                Wire('METAL1', 22800, (4200, 15800), 600, False),
                Via('POLY', 'METAL1', 20000, 14000, 200),
                Wire('POLY', 19600, (14000, 14600), 400, False),
                Device('pmos', 19600, 17000, 400, 4000, 'vertical', source_net='_net5', drain_net='vdd'),
                Wire('POLY', (19600, 20200), 13800, 400, False),
                Via('NDIF', 'METAL1', 23200, 4000, 200),
                Via('PDIF', 'METAL1', 22800, 16000, 200),
                Wire('METAL1', (20200, 22600), 4000, 600, False),
                Via('POLY', 'METAL1', 20000, 4000, 200),
                Device('nmos', 19600, 2100, 400, 1800, 'vertical', source_net='_net4', drain_net='vss'),
                Wire('POLY', 19600, (3400, 4000), 400, False),
                Wire('POLY', (19600, 20200), 4200, 400, False),
                Wire('PDIF', 23000, (15400, 18600), 400, False),
                Wire('PDIF', 22400, (15400, 18600), 800, False),
                Wire('NDIF', 23200, (1600, 4600), 1200, False),
                Wire('NDIF', 22800, (1600, 2600), 1200, False),
            ],
        },
        finalize=True,
    ),
    StdCell(
        name='sff1r_x4', width=42000, height=20000,
        nets={
            '_net0': [
                Wire('PDIF', 13200, (15400, 18600), 400, False),
                Wire('PDIF', 13600, (13400, 18600), 800, False),
            ],
            '_net1': [
                Via('POLY', 'METAL1', 35200, 6000, 200),
                Wire('POLY', 34600, (5400, 5800), 400, False),
                Device('nmos', 34600, 4000, 400, 2000, 'vertical', source_net='_net5', drain_net='vss'),
                Wire('POLY', (34600, 35200), 5800, 400, False),
            ],
            '_net2': [
                Wire('PDIF', 18200, (13400, 18600), 800, False),
            ],
            '_net3': [
                Wire('METAL1', (26600, 33600), 16000, 600, False),
                Via('PDIF', 'METAL1', 26000, 16000, 200),
                Via('PDIF', 'METAL1', 33600, 16000, 200),
                Wire('PDIF', 26400, (15400, 18600), 1200, False),
            ],
            '_net4': [
                Wire('NDIF', 22800, (1600, 2600), 400, False),
            ],
            '_net5': [
                Wire('NDIF', 33200, (3400, 4600), 800, False),
            ],
            '_net6': [
                Wire('NDIF', 18000, (1600, 4600), 1200, False),
            ],
            'ck': [
                Wire('METAL1', 4000, (4000, 15800), 600, True),
                Via('POLY', 'METAL1', 4000, 6000, 200),
                Via('POLY', 'METAL1', 4000, 12000, 200),
                Wire('POLY', (2400, 4000), 12200, 400, False),
                Wire('POLY', 2400, (12200, 12800), 400, False),
                Device('pmos', 2400, 15000, 400, 4000, 'vertical', source_net='nckr', drain_net='vdd'),
                Wire('POLY', (2400, 3800), 5800, 400, False),
                Wire('POLY', 2400, (5400, 5800), 400, False),
                Device('nmos', 2400, 4000, 400, 2000, 'vertical', source_net='nckr', drain_net='vss'),
            ],
            'ckr': [
                Wire('METAL1', 16000, (8200, 11800), 600, False),
                Via('POLY', 'METAL1', 16000, 8000, 200),
                Wire('METAL1', (14800, 15800), 12000, 600, False),
                Via('POLY', 'METAL1', 14600, 12000, 200),
                Wire('POLY', 15000, (11800, 12600), 400, False),
                Device('pmos', 15000, 15000, 400, 4000, 'vertical', source_net='_net0', drain_net='sff_m'),
                Wire('POLY', 16400, (5600, 8000), 400, False),
                Wire('POLY', (6400, 28200), 8000, 400, False),
                Via('POLY', 'METAL1', 6400, 8000, 200),
                Via('POLY', 'METAL1', 28600, 8000, 200),
                Wire('POLY', 29000, (5600, 8000), 400, False),
                Wire('METAL1', (29200, 31600), 8000, 600, False),
                Wire('METAL1', 31800, (8200, 12200), 600, False),
                Via('POLY', 'METAL1', 31800, 12200, 200),
                Wire('POLY', 32600, (12400, 14400), 400, False),
                Wire('POLY', (31600, 32600), 12400, 400, False),
                Device('pmos', 32600, 17000, 400, 4000, 'vertical', source_net='sff_s', drain_net='_net3'),
                Device('nmos', 29000, 4000, 400, 2000, 'vertical', source_net='y', drain_net='sff_s'),
                Wire('METAL1', 6000, (4200, 13800), 600, False),
                Via('NDIF', 'METAL1', 6000, 4000, 200),
                Via('PDIF', 'METAL1', 6000, 14000, 200),
                Wire('PDIF', 6000, (13400, 16600), 800, False),
                Wire('NDIF', 6000, (3400, 4600), 1200, False),
                Device('nmos', 16400, 4000, 400, 2000, 'vertical', source_net='sff_m', drain_net='_net6'),
            ],
            'i': [
                Wire('METAL1', (12000, 12000), 16000, 600, True),
                Wire('METAL1', (10400, 11800), 16000, 600, False),
                Wire('METAL1', 10000, (4200, 15800), 600, True),
                Via('POLY', 'METAL1', 10000, 14000, 200),
                Via('POLY', 'METAL1', 10000, 6000, 200),
                Wire('METAL1', (10400, 11800), 4000, 600, False),
                Wire('METAL1', (12000, 12000), 4000, 600, True),
                Wire('POLY', 9600, (5400, 6000), 400, False),
                Device('nmos', 9600, 4000, 400, 2000, 'vertical', source_net='u', drain_net='vss'),
                Wire('POLY', 9600, (13800, 14600), 400, False),
                Device('pmos', 9600, 17000, 400, 4000, 'vertical', source_net='u', drain_net='vdd'),
            ],
            'nckr': [
                Wire('METAL1', 1600, (4200, 13800), 600, False),
                Via('POLY', 'METAL1', 1600, 10000, 200),
                Wire('METAL1', 1600, (14200, 15800), 600, False),
                Via('PDIF', 'METAL1', 1600, 14000, 200),
                Via('NDIF', 'METAL1', 1600, 4000, 200),
                Wire('NDIF', 1400, (3400, 4600), 800, False),
                Via('PDIF', 'METAL1', 1600, 16000, 200),
                Wire('PDIF', 1400, (13400, 16600), 800, False),
                Wire('POLY', (1600, 30400), 10000, 400, False),
                Wire('POLY', 30200, (10000, 14400), 400, False),
                Via('POLY', 'METAL1', 14000, 10000, 200),
                Wire('POLY', 5200, (5600, 12400), 400, False),
                Wire('POLY', 30600, (5600, 10000), 400, False),
                Wire('POLY', 16800, (10000, 12400), 400, False),
                Device('pmos', 16800, 15000, 400, 4000, 'vertical', source_net='sff_m', drain_net='_net2'),
                Device('nmos', 30600, 4000, 400, 2000, 'vertical', source_net='sff_s', drain_net='_net8'),
                Device('nmos', 5200, 4000, 400, 2000, 'vertical', source_net='vss', drain_net='ckr'),
                Device('pmos', 5200, 15000, 400, 4000, 'vertical', source_net='vdd', drain_net='ckr'),
                Wire('METAL1', 14000, (6200, 9800), 600, False),
                Via('POLY', 'METAL1', 14200, 6000, 200),
                Wire('POLY', 14400, (5200, 6000), 400, False),
                Device('nmos', 14400, 4000, 400, 2000, 'vertical', source_net='_net7', drain_net='sff_m'),
                Device('pmos', 30200, 17000, 400, 4000, 'vertical', source_net='y', drain_net='sff_s'),
            ],
            'nrst': [
                Wire('METAL1', 26000, (6200, 11800), 600, True),
                Via('POLY', 'METAL1', 26000, 6000, 200),
                Via('POLY', 'METAL1', 26000, 12000, 200),
                Wire('METAL1', (26200, 30000), 12000, 600, True),
                Wire('POLY', 26000, (12400, 13600), 800, False),
                Wire('POLY', (23600, 25800), 13800, 400, False),
                Wire('POLY', 23600, (14000, 14600), 400, False),
                Wire('POLY', 25200, (14000, 14600), 400, False),
                Device('pmos', 25200, 17000, 400, 4000, 'vertical', source_net='vdd', drain_net='_net3'),
                Device('pmos', 23600, 17000, 400, 4000, 'vertical', source_net='y', drain_net='vdd'),
                Wire('POLY', (24000, 25600), 5800, 400, False),
                Wire('METAL1', (26600, 31400), 6000, 600, False),
                Wire('METAL1', 28000, (4000, 5800), 600, True),
                Via('POLY', 'METAL1', 32000, 6000, 200),
                Wire('POLY', 32200, (5400, 5800), 400, False),
                Wire('METAL1', (32000, 32000), 6000, 600, True),
                Device('nmos', 32200, 4000, 400, 2000, 'vertical', source_net='_net8', drain_net='_net5'),
                Wire('POLY', 23800, (3600, 5800), 400, False),
                Device('nmos', 23800, 2100, 400, 1800, 'vertical', source_net='_net4', drain_net='y'),
            ],
            'q': [
                Wire('METAL1', 38000, (4200, 15800), 600, True),
                Via('PDIF', 'METAL1', 38000, 14000, 200),
                Via('NDIF', 'METAL1', 38000, 4000, 200),
                Wire('METAL1', (36000, 38200), 6000, 600, False),
                Via('PDIF', 'METAL1', 38000, 12000, 200),
                Via('PDIF', 'METAL1', 38000, 16000, 200),
                Wire('METAL1', (36000, 38200), 10000, 600, False),
                Via('POLY', 'METAL1', 35400, 10000, 200),
                Wire('POLY', 34600, (10200, 14400), 400, False),
                Wire('POLY', (34600, 35400), 10200, 600, False),
                Device('pmos', 34600, 17000, 400, 4000, 'vertical', source_net='_net3', drain_net='vdd'),
                Wire('NDIF', 38400, (1600, 4600), 1200, False),
                Wire('PDIF', 38400, (11400, 18600), 1200, False),
            ],
            'sff_m': [
                Wire('METAL1', (15800, 17800), 4000, 600, False),
                Wire('METAL1', 18000, (4200, 13800), 600, False),
                Via('NDIF', 'METAL1', 15400, 4000, 200),
                Wire('METAL1', (18200, 20600), 12000, 600, False),
                Wire('METAL1', (15800, 17800), 14000, 600, False),
                Wire('METAL1', (18200, 20600), 6000, 600, False),
                Via('POLY', 'METAL1', 20800, 6000, 200),
                Wire('POLY', (20800, 21600), 5800, 400, False),
                Wire('POLY', 21600, (3600, 5800), 400, False),
                Device('nmos', 21600, 2100, 400, 1800, 'vertical', source_net='vss', drain_net='_net4'),
                Via('PDIF', 'METAL1', 16000, 14000, 200),
                Via('POLY', 'METAL1', 20800, 12000, 200),
                Wire('POLY', 21600, (12200, 14600), 400, False),
                Wire('POLY', (20800, 21600), 12200, 400, False),
                Device('pmos', 21600, 17000, 400, 4000, 'vertical', source_net='vdd', drain_net='y'),
            ],
            'sff_s': [
                Wire('METAL1', (30400, 33400), 4000, 600, False),
                Wire('METAL1', 33600, (4200, 13800), 600, False),
                Via('NDIF', 'METAL1', 29800, 4000, 200),
                Wire('METAL1', (34000, 35600), 8000, 600, False),
                Wire('METAL1', (31800, 33400), 14200, 600, False),
                Via('PDIF', 'METAL1', 31400, 14200, 200),
                Wire('PDIF', 31400, (15000, 18600), 1200, False),
                Via('POLY', 'METAL1', 35800, 8000, 200),
                Wire('POLY', (35800, 39800), 8000, 400, False),
                Wire('POLY', 37200, (5600, 10400), 400, False),
                Wire('POLY', 39600, (5600, 10400), 400, False),
                Device('pmos', 39600, 15000, 400, 8000, 'vertical', source_net='q', drain_net='vdd'),
                Device('nmos', 39600, 3100, 400, 3800, 'vertical', source_net='q', drain_net='vss'),
                Device('pmos', 37200, 15000, 400, 8000, 'vertical', source_net='vdd', drain_net='q'),
                Device('nmos', 37200, 3100, 400, 3800, 'vertical', source_net='vss', drain_net='q'),
            ],
            'u': [
                Wire('METAL1', 8200, (4200, 15800), 600, False),
                Via('POLY', 'METAL1', 8000, 12000, 200),
                Via('NDIF', 'METAL1', 8400, 4000, 200),
                Via('PDIF', 'METAL1', 8400, 16000, 200),
                Wire('PDIF', 8400, (15400, 18600), 1200, False),
                Wire('NDIF', 8400, (3400, 4600), 1200, False),
                Wire('POLY', (8000, 12000), 12000, 400, False),
                Wire('POLY', 12000, (12400, 14400), 400, False),
                Via('POLY', 'METAL1', 12000, 12000, 200),
                Wire('METAL1', 12000, (6200, 11800), 600, False),
                Via('POLY', 'METAL1', 12200, 6000, 200),
                Wire('POLY', 12400, (5400, 6000), 400, False),
                Device('nmos', 12400, 4000, 400, 2000, 'vertical', source_net='vss', drain_net='_net7'),
                Device('pmos', 12000, 17000, 400, 4000, 'vertical', source_net='vdd', drain_net='_net0'),
            ],
            'vdd': [
                Wire('METAL1', 36200, (12200, 17800), 600, False),
                Via('PDIF', 'METAL1', 36200, 18400, 200),
                Via('PDIF', 'METAL1', 36200, 16000, 200),
                Via('PDIF', 'METAL1', 36200, 12000, 200),
                Via('PDIF', 'METAL1', 36200, 14000, 200),
                Wire('PDIF', 36000, (11400, 18600), 800, False),
                Wire('METAL1', 40400, (12200, 17800), 600, False),
                Via('PDIF', 'METAL1', 40400, 12000, 200),
                Via('PDIF', 'METAL1', 40400, 14000, 200),
                Via('PDIF', 'METAL1', 40400, 16000, 200),
                Via('PDIF', 'METAL1', 40400, 18400, 200),
                Wire('PDIF', 40600, (11400, 18600), 800, False),
                Via('PDIF', 'METAL1', 10800, 18400, 200),
                Wire('PDIF', 10800, (15400, 18600), 1200, False),
                Via('NTIE', 'METAL1', 6000, 18600, 200),
                Via('NTIE', 'METAL1', 1600, 18600, 200),
                Via('NTIE', 'METAL1', 16000, 18600, 200),
                Via('PDIF', 'METAL1', 20800, 18400, 200),
                Wire('PDIF', 20800, (15400, 18600), 400, False),
                Wire('PDIF', 24200, (15400, 18600), 800, False),
                Via('PDIF', 'METAL1', 24400, 18400, 200),
                Via('PDIF', 'METAL1', 3800, 18400, 200),
                Wire('PDIF', 3800, (13400, 18200), 800, False),
            ],
            'vss': [
                Wire('METAL1', 36200, (2200, 3800), 600, False),
                Via('NDIF', 'METAL1', 36200, 4200, 200),
                Via('NDIF', 'METAL1', 36400, 1800, 200),
                Wire('NDIF', 36000, (1600, 4600), 800, False),
                Wire('METAL1', 40400, (2200, 3800), 600, False),
                Via('NDIF', 'METAL1', 40400, 4000, 200),
                Via('NDIF', 'METAL1', 40400, 1800, 200),
                Wire('NDIF', 40600, (1600, 4600), 800, False),
                Via('NDIF', 'METAL1', 20600, 1800, 200),
                Wire('NDIF', 20400, (1600, 2600), 1200, False),
                Via('NDIF', 'METAL1', 11000, 1600, 200),
                Wire('NDIF', 11000, (1800, 4600), 800, False),
                Wire('NDIF', 3800, (1800, 4600), 800, False),
                Via('NDIF', 'METAL1', 3800, 1600, 200),
                Wire('PTIE', (31400, 33800), 1400, 1200, False),
                Via('PTIE', 'METAL1', 33800, 1400, 200),
                Via('PTIE', 'METAL1', 31400, 1400, 200),
                Wire('PTIE', (13200, 15600), 1400, 1200, False),
                Via('PTIE', 'METAL1', 13200, 1400, 200),
                Via('PTIE', 'METAL1', 15600, 1400, 200),
                Wire('PTIE', (6000, 8400), 1400, 1200, False),
                Via('PTIE', 'METAL1', 6000, 1400, 200),
                Via('PTIE', 'METAL1', 8400, 1400, 200),
            ],
            'y': [
                Wire('METAL1', (20200, 25200), 4000, 600, False),
                Via('NDIF', 'METAL1', 25400, 4000, 200),
                Via('POLY', 'METAL1', 20000, 4000, 200),
                Wire('METAL1', 22800, (4200, 15800), 600, False),
                Via('PDIF', 'METAL1', 22800, 16000, 200),
                Wire('METAL1', (20200, 28400), 14000, 600, False),
                Via('PDIF', 'METAL1', 28600, 14000, 200),
                Via('POLY', 'METAL1', 20000, 14000, 200),
                Wire('POLY', (19600, 20200), 13800, 400, False),
                Device('pmos', 19600, 17000, 400, 4000, 'vertical', source_net='_net2', drain_net='vdd'),
                Wire('POLY', 19600, (14000, 14600), 400, False),
                Wire('PDIF', 29000, (14000, 18600), 1200, False),
                Device('nmos', 19600, 2100, 400, 1800, 'vertical', source_net='_net6', drain_net='vss'),
                Wire('POLY', 19600, (3400, 4000), 400, False),
                Wire('POLY', (19600, 20200), 4200, 400, False),
                Wire('NDIF', 26400, (1600, 4600), 3200, False),
            ],
        },
        finalize=True,
    ),
    StdCell(
        name='sff2_x4', width=48000, height=20000,
        nets={
            '_net0': [
                Wire('NDIF', 25400, (3400, 4600), 1200, False),
                Wire('NDIF', 26400, (3400, 4600), 800, False),
            ],
            '_net2': [
                Wire('METAL1', 6000, (4200, 7800), 600, False),
                Via('POLY', 'METAL1', 6200, 8000, 200),
                Wire('METAL1', (1400, 9800), 4000, 600, False),
                Via('NDIF', 'METAL1', 1400, 4000, 200),
                Wire('METAL1', 10000, (4200, 11800), 600, False),
                Wire('METAL1', 1200, (4200, 13800), 600, False),
                Via('PDIF', 'METAL1', 1400, 14000, 200),
                Wire('PDIF', 1200, (13400, 16600), 800, False),
                Via('POLY', 'METAL1', 9800, 12000, 200),
                Wire('POLY', 9400, (12200, 12600), 400, False),
                Device('pmos', 9400, 15000, 400, 4000, 'vertical', source_net='u', drain_net='_net9'),
                Wire('NDIF', 1200, (3400, 4600), 800, False),
                Wire('POLY', 6800, (5600, 8000), 400, False),
                Device('nmos', 6800, 4000, 400, 2000, 'vertical', source_net='_net1', drain_net='u'),
            ],
            '_net5': [
                Wire('PDIF', 39600, (15400, 18600), 1200, False),
            ],
            '_net6': [
                Wire('NDIF', 30200, (1600, 4600), 800, False),
                Wire('NDIF', 30800, (1600, 2600), 1200, False),
            ],
            '_net8': [
                Wire('PDIF', 25000, (13400, 18600), 800, False),
            ],
            'ck': [
                Wire('METAL1', 18000, (4200, 13800), 600, True),
                Via('POLY', 'METAL1', 18000, 6000, 200),
                Via('POLY', 'METAL1', 18000, 12000, 200),
                Wire('POLY', (16400, 17400), 12200, 400, False),
                Wire('POLY', 16400, (12200, 12800), 400, False),
                Device('pmos', 16400, 15000, 400, 4000, 'vertical', source_net='nckr', drain_net='vdd'),
                Wire('POLY', (16400, 17600), 5800, 400, False),
                Wire('POLY', 16400, (5400, 5800), 400, False),
                Device('nmos', 16400, 4000, 400, 2000, 'vertical', source_net='nckr', drain_net='vss'),
            ],
            'ckr': [
                Wire('METAL1', 37200, (8200, 13800), 600, False),
                Via('POLY', 'METAL1', 36800, 8000, 200),
                Via('POLY', 'METAL1', 37200, 14000, 200),
                Wire('POLY', (37200, 38400), 14000, 800, False),
                Wire('POLY', 38400, (14200, 14400), 400, False),
                Device('pmos', 38400, 17000, 400, 4000, 'vertical', source_net='sff_s', drain_net='_net5'),
                Wire('POLY', 36400, (6000, 8200), 400, False),
                Wire('POLY', (36600, 37000), 8000, 800, False),
                Wire('POLY', (20800, 36400), 8000, 1000, False),
                Via('POLY', 'METAL1', 20800, 8000, 200),
                Wire('POLY', 28800, (5600, 8000), 400, False),
                Via('POLY', 'METAL1', 28000, 8000, 200),
                Wire('METAL1', 28000, (8200, 11800), 600, False),
                Wire('METAL1', (26200, 27800), 12000, 600, False),
                Via('POLY', 'METAL1', 26200, 12000, 200),
                Device('pmos', 26400, 15000, 400, 4000, 'vertical', source_net='_net8', drain_net='sff_m'),
                Wire('POLY', 26400, (12000, 12800), 400, False),
                Device('nmos', 28800, 4000, 400, 2000, 'vertical', source_net='sff_m', drain_net='_net6'),
                Wire('METAL1', 20400, (4200, 13800), 600, False),
                Via('NDIF', 'METAL1', 20400, 4000, 200),
                Via('PDIF', 'METAL1', 20400, 14000, 200),
                Wire('PDIF', 20600, (13400, 16600), 800, False),
                Wire('NDIF', 20400, (3400, 4600), 1200, False),
                Wire('POLY', (36400, 37200), 5800, 400, False),
                Wire('POLY', 37200, (5200, 5800), 400, False),
                Device('nmos', 37200, 4000, 400, 2000, 'vertical', source_net='y', drain_net='sff_s'),
            ],
            'cmd': [
                Wire('METAL1', 6000, (10000, 15800), 600, True),
                Via('POLY', 'METAL1', 6000, 10000, 200),
                Wire('POLY', (2400, 10000), 10400, 400, False),
                Wire('POLY', 10000, (5600, 10000), 400, False),
                Wire('POLY', 2200, (5600, 12400), 400, False),
                Wire('POLY', 7000, (10600, 12600), 400, False),
                Device('pmos', 7000, 15000, 400, 4000, 'vertical', source_net='_net7', drain_net='u'),
                Device('nmos', 2200, 4000, 400, 2000, 'vertical', source_net='_net2', drain_net='vss'),
                Device('pmos', 2200, 15000, 400, 4000, 'vertical', source_net='_net2', drain_net='vdd'),
                Device('nmos', 10000, 4000, 400, 2000, 'vertical', source_net='u', drain_net='_net3'),
            ],
            'i0': [
                Wire('METAL1', 4000, (6200, 15800), 600, True),
                Via('POLY', 'METAL1', 4000, 12000, 200),
                Via('POLY', 'METAL1', 4000, 6000, 200),
                Wire('POLY', (3800, 5000), 5800, 800, False),
                Device('nmos', 5000, 4000, 400, 2000, 'vertical', source_net='vss', drain_net='_net1'),
                Wire('POLY', 5000, (5200, 5800), 400, False),
                Wire('POLY', (3800, 5000), 12200, 800, False),
                Device('pmos', 5000, 15000, 400, 4000, 'vertical', source_net='vdd', drain_net='_net7'),
                Wire('POLY', 5000, (12000, 12600), 400, False),
            ],
            'i1': [
                Wire('METAL1', 12000, (4200, 14000), 600, True),
                Via('POLY', 'METAL1', 12000, 6000, 200),
                Via('POLY', 'METAL1', 12000, 12000, 200),
                Wire('POLY', 11200, (12000, 12800), 400, False),
                Device('pmos', 11200, 15000, 400, 4000, 'vertical', source_net='_net9', drain_net='vdd'),
                Wire('POLY', (11400, 12000), 12200, 800, False),
                Device('nmos', 11800, 4000, 400, 2000, 'vertical', source_net='_net3', drain_net='vss'),
                Wire('POLY', 11800, (5400, 5800), 400, False),
            ],
            'nckr': [
                Wire('METAL1', 15600, (4200, 13800), 600, False),
                Via('NDIF', 'METAL1', 15600, 4000, 200),
                Via('POLY', 'METAL1', 16000, 10000, 200),
                Via('PDIF', 'METAL1', 15600, 14000, 200),
                Wire('PDIF', 15400, (13400, 16600), 800, False),
                Wire('POLY', (16000, 38400), 10000, 400, False),
                Wire('POLY', 36000, (10000, 14400), 400, False),
                Wire('POLY', 28800, (10000, 12400), 400, False),
                Wire('POLY', 38400, (6000, 10000), 400, False),
                Via('POLY', 'METAL1', 26000, 10000, 200),
                Wire('POLY', 19600, (5600, 12400), 400, False),
                Device('nmos', 19600, 4000, 400, 2000, 'vertical', source_net='vss', drain_net='ckr'),
                Device('pmos', 19600, 15000, 400, 4000, 'vertical', source_net='vdd', drain_net='ckr'),
                Wire('METAL1', 26000, (6200, 9800), 600, False),
                Via('POLY', 'METAL1', 26000, 6000, 200),
                Wire('POLY', (25800, 27000), 5600, 400, False),
                Wire('POLY', 27000, (5200, 5600), 400, False),
                Device('nmos', 27000, 4000, 400, 2000, 'vertical', source_net='_net0', drain_net='sff_m'),
                Wire('POLY', (38400, 39000), 5800, 400, False),
                Wire('POLY', 39000, (5200, 5800), 400, False),
                Device('nmos', 39000, 4000, 400, 2000, 'vertical', source_net='sff_s', drain_net='_net4'),
                Device('pmos', 28800, 15000, 400, 4000, 'vertical', source_net='sff_m', drain_net='vdd'),
                Device('pmos', 36000, 17000, 400, 4000, 'vertical', source_net='y', drain_net='sff_s'),
                Wire('NDIF', 15400, (3400, 4600), 800, False),
            ],
            'q': [
                Wire('METAL1', 44000, (4200, 15800), 600, True),
                Via('PDIF', 'METAL1', 44000, 14000, 200),
                Wire('METAL1', (41800, 44000), 6000, 600, False),
                Via('NDIF', 'METAL1', 44000, 4000, 200),
                Via('PDIF', 'METAL1', 44000, 16000, 200),
                Via('PDIF', 'METAL1', 44000, 12000, 200),
                Wire('METAL1', (41800, 44000), 10000, 600, False),
                Via('POLY', 'METAL1', 41600, 10000, 200),
                Wire('POLY', (40800, 42000), 10000, 800, False),
                Wire('POLY', 40400, (9800, 14400), 400, False),
                Device('pmos', 40400, 17000, 400, 4000, 'vertical', source_net='_net5', drain_net='vdd'),
                Wire('NDIF', 44400, (1600, 4600), 1200, False),
                Via('POLY', 'METAL1', 42000, 6000, 200),
                Wire('POLY', (40800, 42000), 6000, 800, False),
                Wire('POLY', 40800, (5400, 5600), 400, False),
                Device('nmos', 40800, 4000, 400, 2000, 'vertical', source_net='_net4', drain_net='vss'),
                Wire('PDIF', 44400, (11400, 18600), 1200, False),
            ],
            'sff_m': [
                Wire('METAL1', (30200, 32600), 6000, 600, False),
                Wire('METAL1', 30000, (4200, 13800), 600, False),
                Via('POLY', 'METAL1', 32800, 6000, 200),
                Wire('POLY', (32800, 33800), 6000, 800, False),
                Wire('POLY', 34000, (3600, 6200), 400, False),
                Device('nmos', 34000, 2100, 400, 1800, 'vertical', source_net='vss', drain_net='y'),
                Wire('METAL1', (30200, 32600), 12000, 600, False),
                Wire('METAL1', (27800, 29800), 4000, 600, False),
                Wire('METAL1', (27800, 29800), 14000, 600, False),
                Via('PDIF', 'METAL1', 27600, 14000, 200),
                Wire('PDIF', 27600, (13400, 16600), 1200, False),
                Via('NDIF', 'METAL1', 28000, 4000, 200),
                Via('POLY', 'METAL1', 32400, 12000, 200),
                Wire('POLY', (32400, 33600), 12000, 1000, False),
                Wire('POLY', 33600, (12000, 14400), 400, False),
                Device('pmos', 33600, 17000, 400, 4000, 'vertical', source_net='vdd', drain_net='y'),
            ],
            'sff_s': [
                Wire('METAL1', (37400, 39400), 16000, 600, False),
                Via('PDIF', 'METAL1', 37200, 16000, 200),
                Wire('METAL1', 39600, (4200, 15800), 600, False),
                Wire('METAL1', (39800, 41400), 8000, 600, False),
                Wire('METAL1', (38400, 39400), 4000, 600, False),
                Via('NDIF', 'METAL1', 38200, 4000, 200),
                Via('POLY', 'METAL1', 41600, 8000, 200),
                Wire('POLY', (41600, 45600), 8000, 800, False),
                Wire('POLY', 45600, (5600, 10400), 400, False),
                Wire('POLY', 43200, (5600, 10400), 400, False),
                Device('nmos', 43200, 3100, 400, 3800, 'vertical', source_net='vss', drain_net='q'),
                Device('pmos', 43200, 15000, 400, 8000, 'vertical', source_net='vdd', drain_net='q'),
                Device('nmos', 45600, 3100, 400, 3800, 'vertical', source_net='q', drain_net='vss'),
                Device('pmos', 45600, 15000, 400, 8000, 'vertical', source_net='q', drain_net='vdd'),
                Wire('PDIF', 37200, (15400, 18600), 1200, False),
            ],
            'u': [
                Wire('METAL1', 8000, (6200, 15800), 600, False),
                Wire('METAL1', (8200, 23800), 16000, 600, False),
                Via('NDIF', 'METAL1', 8400, 6200, 200),
                Via('PDIF', 'METAL1', 8000, 14000, 200),
                Wire('PDIF', 9000, (13400, 16600), 400, False),
                Wire('PDIF', 8400, (13400, 16600), 800, False),
                Wire('NDIF', 8400, (3400, 6200), 1200, False),
                Wire('NDIF', 7600, (3400, 4600), 1200, False),
                Wire('METAL1', 24000, (6200, 15800), 600, False),
                Via('POLY', 'METAL1', 23600, 14000, 200),
                Via('POLY', 'METAL1', 24200, 6000, 200),
                Wire('POLY', 24400, (5400, 5800), 400, False),
                Device('nmos', 24400, 4000, 400, 2000, 'vertical', source_net='vss', drain_net='_net0'),
                Wire('POLY', 23600, (14000, 14600), 400, False),
                Device('pmos', 23600, 17000, 400, 4000, 'vertical', source_net='vdd', drain_net='_net8'),
            ],
            'vdd': [
                Wire('METAL1', 42000, (12200, 17800), 600, False),
                Via('PDIF', 'METAL1', 42000, 16000, 200),
                Via('PDIF', 'METAL1', 42000, 12000, 200),
                Via('PDIF', 'METAL1', 42000, 18400, 200),
                Via('PDIF', 'METAL1', 42000, 14000, 200),
                Wire('PDIF', 42000, (11400, 18600), 1200, False),
                Wire('METAL1', 46400, (12200, 17800), 600, False),
                Via('PDIF', 'METAL1', 46400, 16000, 200),
                Via('PDIF', 'METAL1', 46400, 14000, 200),
                Via('PDIF', 'METAL1', 46400, 12000, 200),
                Via('PDIF', 'METAL1', 46400, 18400, 200),
                Wire('PDIF', 46600, (11400, 18600), 800, False),
                Wire('PDIF', 18000, (13400, 18200), 1200, False),
                Via('PDIF', 'METAL1', 18000, 18400, 200),
                Via('PDIF', 'METAL1', 22800, 18400, 200),
                Wire('PDIF', 22600, (15400, 18600), 800, False),
                Wire('PDIF', 12800, (13400, 18200), 1200, False),
                Via('PDIF', 'METAL1', 12800, 18600, 200),
                Wire('PDIF', 32800, (15400, 18600), 400, False),
                Wire('PDIF', 32000, (15400, 18600), 1200, False),
                Via('PDIF', 'METAL1', 32400, 18400, 200),
                Wire('PDIF', 30400, (15400, 18600), 1200, False),
                Wire('PDIF', 3600, (13400, 18200), 800, False),
                Via('PDIF', 'METAL1', 3600, 18400, 200),
            ],
            'vss': [
                Wire('METAL1', 42400, (2200, 3800), 600, False),
                Via('NDIF', 'METAL1', 42400, 4000, 200),
                Via('NDIF', 'METAL1', 42400, 1800, 200),
                Wire('NDIF', 42200, (1600, 4600), 800, False),
                Wire('METAL1', 46400, (2200, 3800), 600, False),
                Via('NDIF', 'METAL1', 46400, 1800, 200),
                Via('NDIF', 'METAL1', 46400, 4000, 200),
                Wire('NDIF', 46600, (1600, 4600), 800, False),
                Via('NDIF', 'METAL1', 33200, 1800, 200),
                Via('NDIF', 'METAL1', 3600, 1600, 200),
                Wire('NDIF', 3600, (1800, 4600), 800, False),
                Wire('NDIF', 13200, (1800, 4600), 800, False),
                Via('NDIF', 'METAL1', 13400, 1800, 200),
                Wire('NDIF', 18000, (1800, 4600), 1200, False),
                Via('NDIF', 'METAL1', 18000, 1800, 200),
                Wire('NDIF', 22800, (1800, 4600), 1200, False),
                Via('NDIF', 'METAL1', 22800, 1800, 200),
            ],
            'y': [
                Wire('METAL1', (32200, 34600), 14000, 600, False),
                Via('POLY', 'METAL1', 32400, 14000, 200),
                Wire('METAL1', 34800, (4200, 15800), 600, False),
                Via('NDIF', 'METAL1', 35600, 4000, 200),
                Wire('METAL1', (32200, 35200), 4000, 600, False),
                Via('PDIF', 'METAL1', 34800, 16000, 200),
                Wire('PDIF', 34400, (15400, 18600), 1200, False),
                Wire('PDIF', 35200, (15400, 18600), 400, False),
                Via('POLY', 'METAL1', 32000, 4000, 200),
                Wire('POLY', 32200, (3400, 3800), 400, False),
                Wire('POLY', (31800, 32200), 4000, 800, False),
                Device('nmos', 32200, 2100, 400, 1800, 'vertical', source_net='_net6', drain_net='vss'),
                Wire('NDIF', 35600, (1600, 4600), 1200, False),
                Wire('NDIF', 34800, (1600, 2600), 800, False),
                Wire('POLY', (31200, 32400), 14000, 800, False),
                Wire('POLY', 31200, (14400, 14600), 400, False),
                Device('pmos', 31200, 17000, 400, 4000, 'vertical', source_net='vdd', drain_net='vdd'),
            ],
        },
        finalize=True,
    ),
    StdCell(
        name='srlatch_x1', width=12000, height=20000,
        nets={
            'nq': [
                Wire('METAL1', 4000, (4200, 15800), 600, True),
                Wire('METAL1', 3000, (14000, 16000), 2400, False),
                Via('PDIF', 'METAL1', 2200, 16000, 200),
                Via('PDIF', 'METAL1', 2200, 14000, 200),
                Via('NDIF', 'METAL1', 4000, 4000, 200),
                Wire('PDIF', 2000, (11400, 18600), 800, False),
                Wire('METAL1', (4000, 6400), 7000, 600, False),
                Via('POLY', 'METAL1', 6400, 7000, 200),
                Wire('POLY', 7000, (5600, 10600), 400, False),
                Device('pmos', 7000, 15000, 400, 8000, 'vertical', source_net='vdd', drain_net='_net3'),
                Device('nmos', 7000, 4000, 400, 2000, 'vertical', source_net='vss', drain_net='q'),
            ],
            'q': [
                Wire('METAL1', 8000, (4200, 15800), 600, True),
                Wire('METAL1', 9000, (14000, 16000), 2400, False),
                Via('PDIF', 'METAL1', 9800, 16000, 200),
                Via('PDIF', 'METAL1', 9800, 14000, 200),
                Via('NDIF', 'METAL1', 8000, 4000, 200),
                Wire('PDIF', 10000, (11400, 18600), 800, False),
                Wire('METAL1', (5600, 8000), 9000, 600, False),
                Via('POLY', 'METAL1', 5400, 9000, 200),
                Wire('POLY', 5000, (5600, 10600), 400, False),
                Device('pmos', 5000, 15000, 400, 8000, 'vertical', source_net='_net1', drain_net='vdd'),
                Device('nmos', 5000, 4000, 400, 2000, 'vertical', source_net='nq', drain_net='vss'),
            ],
            'rst': [
                Wire('METAL1', 10000, (4200, 11800), 600, True),
                Via('POLY', 'METAL1', 9600, 8000, 200),
                Device('pmos', 9000, 15000, 400, 8000, 'vertical', source_net='_net2', drain_net='q'),
                Wire('POLY', 9000, (5600, 10400), 400, False),
                Device('nmos', 9000, 4000, 400, 2000, 'vertical', source_net='q', drain_net='vss'),
            ],
            'set': [
                Wire('METAL1', 2000, (4200, 11800), 600, True),
                Via('POLY', 'METAL1', 2400, 8000, 200),
                Device('pmos', 3000, 15000, 400, 8000, 'vertical', source_net='nq', drain_net='_net0'),
                Wire('POLY', 3000, (5600, 10400), 400, False),
                Device('nmos', 3000, 4000, 400, 2000, 'vertical', source_net='vss', drain_net='nq'),
            ],
            'vdd': [
                Via('PDIF', 'METAL1', 6000, 18400, 200),
                Wire('PDIF', 6200, (11400, 18600), 800, False),
            ],
            'vss': [
                Wire('METAL1', 6000, (2400, 4000), 600, False),
                Via('NDIF', 'METAL1', 6000, 4000, 200),
                Wire('NDIF', 6200, (3400, 4600), 800, False),
                Via('PTIE', 'METAL1', 4000, 1400, 200),
                Via('PTIE', 'METAL1', 6000, 1400, 200),
                Via('PTIE', 'METAL1', 8000, 1400, 200),
                Via('NDIF', 'METAL1', 2000, 1600, 200),
                Wire('NDIF', 2000, (2200, 4600), 800, False),
                Via('NDIF', 'METAL1', 10000, 1600, 200),
                Wire('NDIF', 10000, (2200, 4600), 800, False),
            ],
        },
        finalize=True,
    ),
    StdCell(
        name='srlatch_x4', width=22000, height=20000,
        nets={
            "_net0": [
                Wire('PDIF', 3600, (11400, 18600), 600, False),
            ],
            "_net1": [
                Wire('PDIF', 7800, (11400, 18600), 800, False),
            ],
            'nq_i': [
                Wire('METAL1', 3600, (4200, 15800), 600, False),
                Wire('METAL1', 2600, (14000, 16000), 2400, False),
                Via('PDIF', 'METAL1', 1800, 16000, 200),
                Via('PDIF', 'METAL1', 1800, 14000, 200),
                Wire('PDIF', 1600, (11400, 18600), 800, False),
                Via('NDIF', 'METAL1', 3600, 4000, 200),
                Wire('METAL1', (3600, 20000), 4000, 600, False),
                Wire('METAL1', (3600, 6000), 7000, 600, False),
                Via('POLY', 'METAL1', 6000, 7000, 200),
                Wire('POLY', 6600, (5600, 10600), 400, False),
                Device('pmos', 6600, 15000, 400, 8000, 'vertical', source_net='vdd', drain_net='_net1'),
                Device('nmos', 6600, 4000, 400, 2000, 'vertical', source_net='vss', drain_net='q_i'),
                Wire('METAL1', 20000, (4200, 8800), 600, False),
                Via('POLY', 'METAL1', 19600, 9000, 200),
                Wire('POLY', 19000, (5600, 10400), 400, False),
                Device('nmos', 19000, 5000, 400, 3800, 'vertical', source_net='q', drain_net='vss'),
                Wire('POLY', (17000, 19000), 9000, 800, False),
                Device('pmos', 19000, 15000, 400, 8000, 'vertical', source_net='q', drain_net='vdd'),
                Wire('POLY', 17000, (5600, 12800), 400, False),
                Device('nmos', 17000, 5000, 400, 3800, 'vertical', source_net='vss', drain_net='q'),
                Device('pmos', 17000, 15000, 400, 8000, 'vertical', source_net='vdd', drain_net='q'),
            ],
            'nq': [
                Wire('METAL1', 14000, (6200, 15800), 600, True),
                Via('NDIF', 'METAL1', 14000, 6000, 200),
                Via('PDIF', 'METAL1', 14000, 14000, 200),
                Via('PDIF', 'METAL1', 14000, 16000, 200),
                Via('PDIF', 'METAL1', 14000, 12000, 200),
                Wire('PDIF', 14000, (11400, 18600), 1200, False),
                Wire('NDIF', 14000, (3500, 6500), 1200, False),
            ],
            'q_i': [
                Wire('METAL1', 7800, (6000, 15800), 600, False),
                Wire('METAL1', 10000, (14000, 16000), 4000, False),
                Via('PDIF', 'METAL1', 9800, 16000, 200),
                Via('PDIF', 'METAL1', 9800, 14000, 200),
                Via('NDIF', 'METAL1', 7800, 6000, 200),
                Wire('NDIF', 7800, (3400, 6000), 800, False),
                Wire('PDIF', 10000, (11400, 18600), 800, False),
                Wire('METAL1', (5000, 7800), 9000, 600, False),
                Via('POLY', 'METAL1', 5000, 9000, 200),
                Wire('POLY', 4600, (5600, 10600), 400, False),
                Device('pmos', 4600, 15000, 400, 8000, 'vertical', source_net='_net0', drain_net='vdd'),
                Device('nmos', 4600, 4000, 400, 2000, 'vertical', source_net='nq_i', drain_net='vss'),
                Wire('METAL1', 12000, (9000, 15800), 600, False),
                Via('POLY', 'METAL1', 12400, 9000, 200),
                Wire('POLY', 13000, (5600, 10400), 400, False),
                Device('nmos', 13000, 5000, 400, 3800, 'vertical', source_net='vss', drain_net='nq'),
                Wire('POLY', (13000, 15000), 9000, 800, False),
                Device('pmos', 13000, 15000, 400, 8000, 'vertical', source_net='vdd', drain_net='nq'),
                Wire('POLY', 15000, (5600, 12800), 400, False),
                Device('nmos', 15000, 5000, 400, 3800, 'vertical', source_net='nq', drain_net='vss'),
                Device('pmos', 15000, 15000, 400, 8000, 'vertical', source_net='nq', drain_net='vdd'),
            ],
            'q': [
                Wire('METAL1', 18000, (6200, 15800), 600, True),
                Via('NDIF', 'METAL1', 18000, 6000, 200),
                Via('PDIF', 'METAL1', 18000, 14000, 200),
                Via('PDIF', 'METAL1', 18000, 16000, 200),
                Via('PDIF', 'METAL1', 18000, 12000, 200),
                Wire('PDIF', 18000, (11400, 18600), 1200, False),
                Wire('NDIF', 18000, (3500, 6500), 1200, False),
            ],
            'rst': [
                Wire('METAL1', 10000, (6200, 11800), 600, True),
                Via('POLY', 'METAL1', 9600, 8000, 200),
                Device('pmos', 9000, 15000, 400, 8000, 'vertical', source_net='_net1', drain_net='q_i'),
                Wire('POLY', 9000, (5600, 10400), 400, False),
                Device('nmos', 9000, 4000, 400, 2000, 'vertical', source_net='q_i', drain_net='vss'),
            ],
            'set': [
                Wire('METAL1', 2000, (4200, 11800), 600, True),
                Via('POLY', 'METAL1', 2000, 8000, 200),
                Device('pmos', 2600, 15000, 400, 8000, 'vertical', source_net='nq_i', drain_net='_net0'),
                Wire('POLY', 2600, (5600, 10400), 400, False),
                Device('nmos', 2600, 4000, 400, 2000, 'vertical', source_net='vss', drain_net='nq_i'),
            ],
            'vdd': [
                Via('PDIF', 'METAL1', 5600, 18400, 200),
                Wire('PDIF', 5600, (11400, 18600), 800, False),
                Wire('METAL1', 5600, (12200, 17800), 600, False),
                Via('PDIF', 'METAL1', 5600, 16000, 200),
                Via('PDIF', 'METAL1', 5600, 14000, 200),
                Via('PDIF', 'METAL1', 5600, 12000, 200),
                Wire('PDIF', 5600, (11400, 18600), 1200, False),
                Wire('METAL1', 16000, (12200, 17800), 600, False),
                Via('PDIF', 'METAL1', 16000, 18400, 200),
                Via('PDIF', 'METAL1', 16000, 16000, 200),
                Via('PDIF', 'METAL1', 16000, 14000, 200),
                Via('PDIF', 'METAL1', 16000, 12000, 200),
                Wire('PDIF', 16000, (11400, 18600), 1200, False),
                Via('PDIF', 'METAL1', 12000, 18400, 200),
                Wire('PDIF', 12000, (11400, 18600), 1200, False),
                Via('PDIF', 'METAL1', 20000, 18400, 200),
                Wire('PDIF', 20000, (11400, 18600), 1200, False),
            ],
            'vss': [
                Via('NDIF', 'METAL1', 2000, 1400, 200),
                Wire('NDIF', 2000, (1400, 4600), 800, False),
                Wire('NDIF', 5600, (3400, 4600), 800, False),
                Via('NDIF', 'METAL1', 5600, 1400, 200),
                Wire('NDIF', 5600, (1400, 4600), 800, False),
                Via('PTIE', 'METAL1', 7800, 1400, 200),
                Via('NDIF', 'METAL1', 10000, 1400, 200),
                Wire('NDIF', 11000, (1200, 4600), 3000, False),
                Via('NDIF', 'METAL1', 16000, 1400, 200),
                Wire('NDIF', 12000, (1400, 6500), 1000, False),
                Via('NDIF', 'METAL1', 12000, 1400, 200),
                Via('PTIE', 'METAL1', 14000, 1400, 200),
                Wire('NDIF', 16000, (1400, 6500), 1000, False),
                Via('PTIE', 'METAL1', 18000, 1400, 200),
                Wire('NDIF', 20000, (1400, 6500), 1000, False),
                Via('NDIF', 'METAL1', 20000, 1400, 200),
            ],
        },
        finalize=True,
    ),
    StdCell(
        name='tie_x0', width=4000, height=20000,
        nets={
            'vdd': [
                Wire('METAL1', 2000, (12800, 18400), 600, False),
                Via('NTIE', 'METAL1', 2000, 16000, 200),
                Via('NTIE', 'METAL1', 2000, 18000, 200),
                Via('NTIE', 'METAL1', 2000, 14000, 200),
                Wire('NTIE', 2000, (12200, 18000), 1200, False),
                Via('NTIE', 'METAL1', 2000, 12000, 200),
            ],
            'vss': [
                Wire('METAL1', 2000, (1800, 5400), 600, False),
                Via('PTIE', 'METAL1', 2000, 2000, 200),
                Via('PTIE', 'METAL1', 2000, 6000, 200),
                Via('PTIE', 'METAL1', 2000, 4000, 200),
                Wire('PTIE', 2000, (2200, 5800), 1200, False),
            ],
        },
        finalize=True,
    ),
    StdCell(
        name='ts_x4', width=20000, height=20000,
        nets={
            '4': [
                Wire('METAL1', (8600, 9400), 4200, 600, False),
                Via('NDIF', 'METAL1', 8400, 4200, 200),
                Wire('METAL1', 9600, (4400, 15800), 600, False),
                Via('POLY', 'METAL1', 10000, 12800, 200),
                Wire('METAL1', (8600, 9400), 16000, 800, False),
                Via('POLY', 'METAL1', 10000, 6000, 200),
                Wire('POLY', (10000, 12800), 5800, 400, False),
                Wire('POLY', 12800, (5200, 5800), 400, False),
                Device('nmos', 12800, 4000, 400, 2000, 'vertical', source_net='_net1', drain_net='vss'),
                Via('PDIF', 'METAL1', 8400, 16000, 200),
                Wire('PDIF', 8400, (15400, 18600), 1200, False),
                Wire('POLY', (10000, 12800), 12200, 400, False),
                Wire('POLY', 12800, (12200, 12800), 400, False),
                Device('pmos', 12800, 15000, 400, 4000, 'vertical', source_net='_net1', drain_net='_net0'),
                Wire('NDIF', 8400, (3400, 4600), 1200, False),
            ],
            '_net0': [
                Wire('METAL1', 18400, (4200, 15800), 600, False),
                Via('NDIF', 'METAL1', 18400, 4000, 200),
                Wire('METAL1', (14200, 18000), 16000, 600, False),
                Via('POLY', 'METAL1', 18400, 9200, 200),
                Via('PDIF', 'METAL1', 18400, 16000, 200),
                Via('PDIF', 'METAL1', 18400, 14000, 200),
                Wire('PDIF', 18600, (13400, 16600), 800, False),
                Wire('POLY', (2400, 18600), 9200, 400, False),
                Wire('POLY', 2400, (9200, 10400), 400, False),
                Wire('POLY', 4800, (9200, 10400), 400, False),
                Device('pmos', 4800, 15000, 400, 8000, 'vertical', source_net='q', drain_net='vdd'),
                Device('pmos', 2400, 15000, 400, 8000, 'vertical', source_net='vdd', drain_net='q'),
                Via('PDIF', 'METAL1', 14000, 16000, 200),
                Wire('METAL1', 14000, (14200, 15800), 600, False),
                Wire('PDIF', 14000, (13400, 16600), 800, False),
                Via('PDIF', 'METAL1', 14000, 14000, 200),
                Wire('NDIF', 18600, (3400, 4600), 800, False),
            ],
            '_net1': [
                Wire('METAL1', (11800, 16200), 4000, 600, False),
                Via('NDIF', 'METAL1', 12000, 4000, 200),
                Via('NDIF', 'METAL1', 16600, 4000, 200),
                Wire('METAL1', 12000, (4200, 15800), 600, False),
                Via('POLY', 'METAL1', 12000, 7200, 200),
                Via('PDIF', 'METAL1', 12000, 14000, 200),
                Via('PDIF', 'METAL1', 12000, 16000, 200),
                Wire('PDIF', 12000, (13400, 16600), 1200, False),
                Wire('POLY', (2400, 12200), 7600, 400, False),
                Wire('POLY', 4800, (5600, 7600), 400, False),
                Wire('POLY', 2400, (5600, 7600), 400, False),
                Device('nmos', 2400, 3100, 400, 3800, 'vertical', source_net='vss', drain_net='q'),
                Device('nmos', 4800, 3100, 400, 3800, 'vertical', source_net='q', drain_net='vss'),
                Wire('NDIF', 16800, (3400, 4600), 800, False),
                Wire('NDIF', 11600, (3400, 4600), 1200, False),
            ],
            'cmd': [
                Wire('METAL1', 6000, (4200, 15800), 600, True),
                Via('POLY', 'METAL1', 6000, 6000, 200),
                Wire('METAL1', (6200, 7400), 11600, 1000, False),
                Via('POLY', 'METAL1', 8000, 11600, 200),
                Wire('POLY', 7600, (11400, 14400), 400, False),
                Wire('POLY', (7600, 14800), 11200, 400, False),
                Wire('POLY', 14800, (11400, 12400), 400, False),
                Via('POLY', 'METAL1', 14000, 10800, 200),
                Wire('METAL1', 14000, (7400, 10600), 600, False),
                Via('POLY', 'METAL1', 14000, 7200, 200),
                Wire('POLY', (14000, 17600), 7600, 400, False),
                Wire('POLY', 17600, (5600, 7600), 400, False),
                Device('nmos', 17600, 4000, 400, 2000, 'vertical', source_net='_net1', drain_net='_net0'),
                Device('pmos', 14800, 15000, 400, 4000, 'vertical', source_net='_net0', drain_net='vdd'),
                Device('pmos', 7600, 17000, 400, 4000, 'vertical', source_net='vdd', drain_net='4'),
                Wire('POLY', (6000, 7600), 5800, 400, False),
                Wire('POLY', 7600, (5200, 5800), 400, False),
                Device('nmos', 7600, 4000, 400, 2000, 'vertical', source_net='vss', drain_net='4'),
            ],
            'i': [
                Wire('METAL1', 16000, (6200, 13800), 600, True),
                Via('POLY', 'METAL1', 16000, 12000, 200),
                Via('POLY', 'METAL1', 16000, 6000, 200),
                Wire('POLY', 15800, (5200, 5800), 400, False),
                Device('nmos', 15800, 4000, 400, 2000, 'vertical', source_net='vss', drain_net='_net1'),
                Wire('POLY', (16400, 17600), 12200, 400, False),
                Wire('POLY', 17600, (12200, 12800), 400, False),
                Device('pmos', 17600, 15000, 400, 4000, 'vertical', source_net='vdd', drain_net='_net0'),
            ],
            'q': [
                Wire('METAL1', 4000, (4200, 15800), 600, True),
                Via('NDIF', 'METAL1', 4000, 4000, 200),
                Via('PDIF', 'METAL1', 4000, 16000, 200),
                Via('PDIF', 'METAL1', 4000, 12000, 200),
                Via('PDIF', 'METAL1', 4000, 14000, 200),
                Wire('PDIF', 3600, (11400, 18600), 1200, False),
                Wire('NDIF', 3600, (1600, 4600), 1200, False),
            ],
            'vdd': [
                Wire('METAL1', 1600, (12200, 17800), 600, False),
                Via('PDIF', 'METAL1', 1600, 14000, 200),
                Via('PDIF', 'METAL1', 1600, 16000, 200),
                Via('PDIF', 'METAL1', 1600, 18400, 200),
                Via('PDIF', 'METAL1', 1600, 12000, 200),
                Wire('PDIF', 1400, (11400, 18600), 800, False),
                Via('NTIE', 'METAL1', 10800, 18400, 200),
                Wire('PDIF', 16200, (13400, 18600), 800, False),
                Via('PDIF', 'METAL1', 16200, 18400, 200),
                Wire('PDIF', 6000, (11400, 18600), 1200, False),
                Via('PDIF', 'METAL1', 6000, 18400, 200),
            ],
            'vss': [
                Wire('METAL1', 1600, (2200, 3800), 600, False),
                Via('NDIF', 'METAL1', 1600, 1800, 200),
                Via('NDIF', 'METAL1', 1600, 4000, 200),
                Wire('NDIF', 1400, (1600, 4600), 800, False),
                Via('NDIF', 'METAL1', 6000, 1800, 200),
                Wire('NDIF', 6000, (1600, 4600), 1200, False),
                Wire('NDIF', 14400, (1800, 4600), 800, False),
                Wire('NDIF', 14000, (3400, 4600), 400, False),
                Via('NDIF', 'METAL1', 14400, 1600, 200),
                Via('PTIE', 'METAL1', 10000, 1600, 200),
            ],
        },
        finalize=True,
    ),
    StdCell(
        name='ts_x8', width=26000, height=20000,
        nets={
            '_net0': [
                Wire('METAL1', (14600, 15400), 4000, 600, False),
                Via('NDIF', 'METAL1', 14400, 4000, 200),
                Wire('METAL1', 15800, (4200, 15800), 600, False),
                Via('POLY', 'METAL1', 16000, 12800, 200),
                Via('POLY', 'METAL1', 15600, 6000, 200),
                Wire('METAL1', (14600, 15400), 16000, 800, False),
                Via('PDIF', 'METAL1', 14400, 16000, 200),
                Wire('PDIF', 14400, (15400, 18600), 1200, False),
                Wire('POLY', (15400, 18800), 5800, 400, False),
                Wire('POLY', 18800, (5200, 5800), 400, False),
                Device('nmos', 18800, 4000, 400, 2000, 'vertical', source_net='_net2', drain_net='vss'),
                Wire('POLY', (15800, 18800), 12200, 400, False),
                Wire('POLY', 18800, (12200, 12800), 400, False),
                Device('pmos', 18800, 15000, 400, 4000, 'vertical', source_net='_net2', drain_net='_net1'),
                Wire('NDIF', 14400, (3400, 4600), 1200, False),
            ],
            '_net1': [
                Wire('METAL1', 20000, (14200, 15800), 600, False),
                Via('PDIF', 'METAL1', 20000, 16000, 200),
                Via('PDIF', 'METAL1', 20000, 14000, 200),
                Wire('METAL1', (20200, 24600), 16000, 600, False),
                Via('PDIF', 'METAL1', 24400, 16000, 200),
                Wire('METAL1', 24400, (4200, 15800), 600, False),
                Via('NDIF', 'METAL1', 24600, 4000, 200),
                Via('POLY', 'METAL1', 24400, 9200, 200),
                Wire('POLY', (3600, 24600), 9200, 400, False),
                Wire('POLY', 8400, (9200, 10400), 400, False),
                Wire('POLY', 3600, (9200, 10400), 400, False),
                Wire('POLY', 6000, (9200, 10400), 400, False),
                Wire('POLY', 10800, (9200, 10400), 400, False),
                Device('pmos', 10800, 15000, 400, 8000, 'vertical', source_net='q', drain_net='vdd'),
                Device('pmos', 6000, 15000, 400, 8000, 'vertical', source_net='q', drain_net='vdd'),
                Device('pmos', 3600, 15000, 400, 8000, 'vertical', source_net='vdd', drain_net='q'),
                Device('pmos', 8400, 15000, 400, 8000, 'vertical', source_net='vdd', drain_net='q'),
                Wire('NDIF', 24600, (3400, 4600), 800, False),
                Wire('PDIF', 24600, (13400, 16600), 800, False),
                Via('PDIF', 'METAL1', 24400, 14000, 200),
                Wire('PDIF', 20000, (13400, 16600), 800, False),
            ],
            '_net2': [
                Wire('METAL1', 17600, (4200, 15800), 600, False),
                Via('NDIF', 'METAL1', 17600, 4000, 200),
                Via('POLY', 'METAL1', 17600, 7200, 200),
                Via('PDIF', 'METAL1', 18000, 16000, 200),
                Via('PDIF', 'METAL1', 18000, 14000, 200),
                Wire('METAL1', (17800, 22200), 4000, 600, False),
                Via('NDIF', 'METAL1', 22800, 4000, 200),
                Wire('PDIF', 18000, (13400, 16600), 1200, False),
                Wire('POLY', (3600, 17800), 7600, 400, False),
                Wire('POLY', 10800, (5600, 7600), 400, False),
                Wire('POLY', 6000, (5600, 7600), 400, False),
                Wire('POLY', 3600, (5600, 7600), 400, False),
                Wire('POLY', 8400, (5600, 7600), 400, False),
                Device('nmos', 8400, 3100, 400, 3800, 'vertical', source_net='vss', drain_net='q'),
                Device('nmos', 3600, 3100, 400, 3800, 'vertical', source_net='vss', drain_net='q'),
                Device('nmos', 6000, 3100, 400, 3800, 'vertical', source_net='q', drain_net='vss'),
                Device('nmos', 10800, 3100, 400, 3800, 'vertical', source_net='q', drain_net='vss'),
                Wire('NDIF', 17600, (3400, 4600), 1200, False),
            ],
            'cmd': [
                Wire('METAL1', 12000, (4200, 15800), 600, True),
                Wire('METAL1', 12400, (5600, 6400), 600, False),
                Wire('METAL1', (12200, 13400), 12000, 600, False),
                Via('POLY', 'METAL1', 14000, 12000, 200),
                Wire('POLY', 13600, (11000, 14400), 400, False),
                Device('pmos', 13600, 17000, 400, 4000, 'vertical', source_net='vdd', drain_net='_net0'),
                Wire('POLY', (13600, 20800), 10800, 400, False),
                Via('POLY', 'METAL1', 19600, 10800, 200),
                Wire('POLY', 20800, (10800, 12400), 400, False),
                Device('pmos', 20800, 15000, 400, 4000, 'vertical', source_net='_net1', drain_net='vdd'),
                Wire('METAL1', 19600, (7400, 10600), 600, False),
                Via('POLY', 'METAL1', 19600, 7200, 200),
                Wire('POLY', (19400, 23600), 7600, 400, False),
                Wire('POLY', 23600, (5600, 7600), 400, False),
                Device('nmos', 23600, 4000, 400, 2000, 'vertical', source_net='_net2', drain_net='_net1'),
                Via('POLY', 'METAL1', 13000, 6000, 200),
                Device('nmos', 13200, 4000, 400, 2000, 'vertical', source_net='vss', drain_net='_net0'),
                Wire('POLY', (12800, 13200), 5800, 400, False),
                Wire('POLY', 13200, (5200, 5800), 400, False),
            ],
            'i': [
                Wire('METAL1', 22000, (6200, 13800), 600, True),
                Via('POLY', 'METAL1', 22000, 6000, 200),
                Via('POLY', 'METAL1', 22000, 12000, 200),
                Wire('POLY', (22000, 23600), 12200, 400, False),
                Wire('POLY', 23600, (12200, 12800), 400, False),
                Device('pmos', 23600, 15000, 400, 4000, 'vertical', source_net='vdd', drain_net='_net1'),
                Wire('POLY', 22000, (5200, 6000), 400, False),
                Device('nmos', 22000, 4000, 400, 2000, 'vertical', source_net='vss', drain_net='_net2'),
            ],
            'q': [
                Wire('METAL1', 10000, (4200, 15800), 600, True),
                Via('NDIF', 'METAL1', 10000, 4000, 200),
                Via('PDIF', 'METAL1', 10000, 12000, 200),
                Via('PDIF', 'METAL1', 10000, 16000, 200),
                Wire('METAL1', (5000, 9800), 8400, 600, False),
                Via('PDIF', 'METAL1', 10000, 14000, 200),
                Wire('METAL1', 4800, (4200, 15800), 600, False),
                Via('PDIF', 'METAL1', 4800, 16000, 200),
                Via('PDIF', 'METAL1', 4800, 12000, 200),
                Via('PDIF', 'METAL1', 4800, 14000, 200),
                Via('NDIF', 'METAL1', 4800, 4000, 200),
                Wire('NDIF', 4800, (1600, 4600), 1200, False),
                Wire('PDIF', 4800, (11400, 18600), 1200, False),
                Wire('PDIF', 9600, (11400, 18600), 1200, False),
                Wire('NDIF', 9600, (1600, 4600), 1200, False),
            ],
            'vdd': [
                Wire('METAL1', 2400, (12200, 17800), 600, False),
                Via('PDIF', 'METAL1', 2400, 14000, 200),
                Via('PDIF', 'METAL1', 2400, 12000, 200),
                Via('PDIF', 'METAL1', 2400, 18400, 200),
                Via('PDIF', 'METAL1', 2400, 16000, 200),
                Wire('PDIF', 2400, (11400, 18600), 1200, False),
                Wire('METAL1', 7200, (12200, 17800), 600, False),
                Via('PDIF', 'METAL1', 7200, 18400, 200),
                Via('PDIF', 'METAL1', 7200, 12000, 200),
                Via('PDIF', 'METAL1', 7200, 16000, 200),
                Via('PDIF', 'METAL1', 7200, 14000, 200),
                Wire('PDIF', 7200, (11400, 18600), 1200, False),
                Via('PDIF', 'METAL1', 12400, 18400, 200),
                Wire('PDIF', 12000, (11400, 18600), 1200, False),
                Via('PDIF', 'METAL1', 22200, 18400, 200),
                Wire('PDIF', 22200, (13400, 18000), 800, False),
                Via('NTIE', 'METAL1', 16800, 18400, 200),
            ],
            'vss': [
                Wire('METAL1', 2800, (2200, 3800), 600, False),
                Via('NDIF', 'METAL1', 2800, 4000, 200),
                Via('NDIF', 'METAL1', 2800, 1800, 200),
                Wire('NDIF', 2600, (1600, 4600), 1200, False),
                Wire('METAL1', 7200, (2200, 3800), 600, False),
                Via('NDIF', 'METAL1', 7200, 1800, 200),
                Via('NDIF', 'METAL1', 7200, 4000, 200),
                Wire('NDIF', 7200, (1600, 4600), 1200, False),
                Via('NDIF', 'METAL1', 11600, 1800, 200),
                Wire('NDIF', 11800, (1600, 4600), 800, False),
                Wire('NDIF', 20400, (1800, 4600), 1200, False),
                Via('NDIF', 'METAL1', 20400, 1800, 200),
                Via('PTIE', 'METAL1', 16600, 1600, 200),
                Wire('PTIE', (15800, 17800), 1400, 800, False),
            ],
        },
        finalize=True,
    ),
    StdCell(
        name='xr2_x1', width=18000, height=20000,
        nets={
            '_net0': [
                Wire('METAL1', 1600, (14200, 15800), 600, False),
                Via('PDIF', 'METAL1', 1600, 16000, 200),
                Wire('METAL1', 1600, (4200, 13800), 600, False),
                Via('PDIF', 'METAL1', 1600, 14000, 200),
                Via('POLY', 'METAL1', 1600, 8000, 200),
                Via('NDIF', 'METAL1', 1600, 4000, 200),
                Wire('NDIF', 1400, (3400, 4600), 800, False),
                Wire('POLY', (1400, 9600), 8000, 400, False),
                Wire('POLY', 9600, (5600, 10400), 400, False),
                Device('pmos', 9600, 15000, 400, 8000, 'vertical', source_net='q', drain_net='_net2'),
                Device('nmos', 9600, 3100, 400, 3800, 'vertical', source_net='q', drain_net='_net4'),
                Wire('PDIF', 1400, (13400, 16600), 800, False),
            ],
            '_net1': [
                Wire('NDIF', 6000, (1600, 4600), 1200, False),
            ],
            '_net2': [
                Wire('METAL1', (6200, 10600), 16000, 600, False),
                Via('PDIF', 'METAL1', 10800, 16000, 200),
                Wire('METAL1', 6000, (14200, 15800), 600, False),
                Via('PDIF', 'METAL1', 6000, 16000, 200),
                Wire('METAL1', 10800, (12200, 15800), 600, False),
                Via('PDIF', 'METAL1', 6000, 14000, 200),
                Wire('PDIF', 6000, (11400, 18600), 1200, False),
                Wire('PDIF', 10800, (11400, 18600), 1200, False),
                Via('PDIF', 'METAL1', 10800, 14000, 200),
                Via('PDIF', 'METAL1', 10800, 12000, 200),
            ],
            '_net3': [
                Wire('METAL1', 16000, (14200, 15800), 600, False),
                Via('PDIF', 'METAL1', 16000, 16000, 200),
                Via('PDIF', 'METAL1', 16000, 14000, 200),
                Wire('METAL1', 16000, (4200, 13800), 600, False),
                Via('NDIF', 'METAL1', 16000, 4000, 200),
                Via('POLY', 'METAL1', 16000, 8000, 200),
                Wire('POLY', (12000, 16000), 8000, 400, False),
                Via('POLY', 'METAL1', 12000, 8000, 200),
                Wire('POLY', 12000, (5600, 8000), 400, False),
                Device('nmos', 12000, 3100, 400, 3800, 'vertical', source_net='_net4', drain_net='vss'),
                Wire('METAL1', (10200, 11800), 8000, 600, False),
                Wire('METAL1', 10000, (8200, 9800), 600, False),
                Wire('METAL1', (8200, 9800), 10000, 600, False),
                Via('POLY', 'METAL1', 8400, 10000, 200),
                Wire('POLY', (7200, 8200), 10400, 400, False),
                Wire('POLY', 7200, (10600, 11200), 400, False),
                Device('pmos', 7200, 15000, 400, 8000, 'vertical', source_net='_net2', drain_net='q'),
                Wire('NDIF', 15200, (3400, 4600), 400, False),
                Wire('NDIF', 16000, (3400, 4600), 1200, False),
                Wire('PDIF', 15200, (13400, 16600), 400, False),
                Wire('PDIF', 16000, (13400, 16600), 1200, False),
            ],
            '_net4': [
                Wire('NDIF', 10800, (1600, 4600), 1200, False),
            ],
            'i0': [
                Wire('METAL1', 4000, (4200, 15800), 600, True),
                Via('POLY', 'METAL1', 4000, 6000, 200),
                Via('POLY', 'METAL1', 4000, 10000, 200),
                Device('pmos', 4800, 15000, 400, 8000, 'vertical', source_net='vdd', drain_net='_net2'),
                Wire('POLY', (2400, 4800), 10400, 400, False),
                Wire('POLY', 4800, (10400, 11000), 400, False),
                Wire('POLY', 2400, (10400, 12400), 400, False),
                Device('pmos', 2400, 15000, 400, 4000, 'vertical', source_net='_net0', drain_net='vdd'),
                Device('nmos', 4800, 3100, 400, 3800, 'vertical', source_net='vss', drain_net='_net1'),
                Wire('POLY', 4800, (5200, 5600), 400, False),
                Wire('POLY', (2400, 4800), 5600, 400, False),
                Device('nmos', 2400, 4000, 400, 2000, 'vertical', source_net='_net0', drain_net='vss'),
                Wire('POLY', 2400, (5000, 5600), 400, False),
            ],
            'i1': [
                Wire('METAL1', 14000, (4200, 15800), 600, True),
                Via('POLY', 'METAL1', 14000, 6000, 200),
                Wire('METAL1', (8200, 13800), 6000, 600, False),
                Via('POLY', 'METAL1', 14000, 10000, 200),
                Wire('POLY', (12000, 14400), 10200, 400, False),
                Wire('POLY', 14400, (10400, 12400), 400, False),
                Device('pmos', 14400, 15000, 400, 4000, 'vertical', source_net='vdd', drain_net='_net3'),
                Wire('POLY', 12000, (10200, 10800), 400, False),
                Device('pmos', 12000, 15000, 400, 8000, 'vertical', source_net='_net2', drain_net='vdd'),
                Via('POLY', 'METAL1', 8400, 6000, 200),
                Wire('POLY', (7200, 8200), 5800, 400, False),
                Wire('POLY', 7200, (5200, 5800), 400, False),
                Device('nmos', 7200, 3100, 400, 3800, 'vertical', source_net='_net1', drain_net='q'),
                Device('nmos', 14400, 4000, 400, 2000, 'vertical', source_net='vss', drain_net='_net3'),
                Wire('POLY', 14400, (5400, 6200), 400, False),
            ],
            'q': [
                Wire('METAL1', 6000, (4200, 11800), 600, True),
                Wire('METAL1', (6200, 8200), 4000, 600, False),
                Wire('METAL1', (6200, 7800), 12000, 600, False),
                Wire('METAL1', 8000, (12200, 13800), 600, False),
                Via('PDIF', 'METAL1', 8000, 14000, 200),
                Wire('PDIF', 8400, (11400, 18600), 1200, False),
                Via('NDIF', 'METAL1', 8000, 4000, 200),
                Wire('NDIF', 8400, (1600, 4600), 1200, False),
            ],
            'vdd': [
                Wire('PDIF', 13000, (11400, 18600), 800, False),
                Via('PDIF', 'METAL1', 12800, 18400, 200),
                Via('NTIE', 'METAL1', 16200, 18400, 200),
                Wire('NTIE', (16000, 16600), 18400, 1200, False),
                Via('PDIF', 'METAL1', 4000, 18400, 200),
                Wire('PDIF', 3800, (11400, 18600), 800, False),
            ],
            'vss': [
                Wire('NDIF', 13000, (1600, 4600), 800, False),
                Via('NDIF', 'METAL1', 12800, 1800, 200),
                Wire('NDIF', 3800, (1600, 4600), 800, False),
                Via('NDIF', 'METAL1', 4000, 1800, 200),
                Via('PTIE', 'METAL1', 15800, 1400, 200),
            ],
        },
        finalize=True,
    ),
    StdCell(
        name='xr2_x4', width=24000, height=20000,
        nets={
            '_net0': [
                Wire('METAL1', 10800, (12200, 15800), 600, False),
                Wire('METAL1', (6200, 10600), 16000, 600, False),
                Via('PDIF', 'METAL1', 10800, 16000, 200),
                Via('PDIF', 'METAL1', 10800, 12000, 200),
                Via('PDIF', 'METAL1', 10800, 14000, 200),
                Wire('PDIF', 10800, (11400, 18600), 1200, False),
                Via('PDIF', 'METAL1', 6000, 16000, 200),
                Wire('METAL1', 6000, (14200, 15800), 600, False),
                Wire('PDIF', 6000, (11400, 18600), 1200, False),
                Via('PDIF', 'METAL1', 6000, 14000, 200),
            ],
            '_net1': [
                Wire('NDIF', 6000, (1600, 4600), 1200, False),
            ],
            '_net2': [
                Wire('NDIF', 10800, (1600, 4600), 1200, False),
            ],
            '_net3': [
                Wire('METAL1', 1600, (4200, 11800), 600, False),
                Via('PDIF', 'METAL1', 1600, 12000, 200),
                Wire('METAL1', 1600, (12200, 13800), 600, False),
                Via('POLY', 'METAL1', 1600, 8000, 200),
                Via('NDIF', 'METAL1', 1600, 4000, 200),
                Wire('NDIF', 1600, (3400, 4600), 1200, False),
                Wire('POLY', (1600, 9600), 8000, 400, False),
                Wire('POLY', 9600, (5600, 10400), 400, False),
                Device('nmos', 9600, 3100, 400, 3800, 'vertical', source_net='_net5', drain_net='_net2'),
                Device('pmos', 9600, 15000, 400, 8000, 'vertical', source_net='_net5', drain_net='_net0'),
                Wire('PDIF', 1600, (11400, 14600), 1200, False),
                Via('PDIF', 'METAL1', 1600, 14000, 200),
            ],
            '_net4': [
                Wire('METAL1', (10200, 11800), 8000, 600, False),
                Via('POLY', 'METAL1', 12000, 8000, 200),
                Wire('METAL1', 10000, (6200, 7800), 600, False),
                Wire('METAL1', (8200, 9800), 6000, 600, False),
                Via('POLY', 'METAL1', 8400, 6000, 200),
                Wire('POLY', (7200, 8200), 5800, 400, False),
                Wire('POLY', 7200, (5200, 5800), 400, False),
                Device('nmos', 7200, 3100, 400, 3800, 'vertical', source_net='_net1', drain_net='_net5'),
                Wire('POLY', (12000, 16000), 8000, 400, False),
                Wire('POLY', 12000, (8000, 10400), 400, False),
                Device('pmos', 12000, 15000, 400, 8000, 'vertical', source_net='_net0', drain_net='vdd'),
                Via('POLY', 'METAL1', 16000, 8000, 200),
                Wire('METAL1', 16000, (6200, 11400), 600, False),
                Via('PDIF', 'METAL1', 16000, 11600, 200),
                Via('NDIF', 'METAL1', 16000, 6000, 200),
                Wire('NDIF', 15800, (3400, 6200), 800, False),
                Wire('PDIF', 15600, (11400, 14600), 1200, False),
            ],
            '_net5': [
                Wire('METAL1', 6000, (4200, 11800), 600, False),
                Wire('METAL1', (6200, 8200), 12000, 600, False),
                Wire('METAL1', (6200, 17800), 4000, 600, False),
                Wire('METAL1', 18000, (4200, 7800), 600, False),
                Via('NDIF', 'METAL1', 8400, 4000, 200),
                Wire('NDIF', 8400, (1600, 4600), 1200, False),
                Via('POLY', 'METAL1', 18000, 8000, 200),
                Wire('POLY', (18000, 21200), 8000, 800, False),
                Wire('POLY', 19200, (5600, 10400), 400, False),
                Wire('POLY', 21200, (5600, 10400), 400, False),
                Device('pmos', 21200, 15000, 400, 8000, 'vertical', source_net='q', drain_net='vdd'),
                Device('nmos', 21200, 3100, 400, 3800, 'vertical', source_net='q', drain_net='vss'),
                Device('pmos', 19200, 15000, 400, 8000, 'vertical', source_net='vdd', drain_net='q'),
                Device('nmos', 19200, 3100, 400, 3800, 'vertical', source_net='vss', drain_net='q'),
                Wire('METAL1', 8400, (12200, 13800), 600, False),
                Via('PDIF', 'METAL1', 8400, 14000, 200),
                Wire('PDIF', 8400, (11400, 18600), 1200, False),
            ],
            'i0': [
                Wire('METAL1', 4000, (4200, 15800), 600, True),
                Via('POLY', 'METAL1', 4000, 6000, 200),
                Via('POLY', 'METAL1', 4000, 10000, 200),
                Wire('POLY', 4800, (10400, 11000), 400, False),
                Device('pmos', 4800, 15000, 400, 8000, 'vertical', source_net='vdd', drain_net='_net0'),
                Wire('POLY', (2400, 4800), 10400, 400, False),
                Device('pmos', 2400, 13000, 400, 4000, 'vertical', source_net='_net3', drain_net='vdd'),
                Wire('POLY', 2400, (10600, 11200), 400, False),
                Wire('POLY', (2400, 4800), 5600, 400, False),
                Device('nmos', 4800, 3100, 400, 3800, 'vertical', source_net='vss', drain_net='_net1'),
                Wire('POLY', 4800, (5000, 5600), 400, False),
                Wire('POLY', 2400, (5000, 5600), 400, False),
                Device('nmos', 2400, 4000, 400, 2000, 'vertical', source_net='_net3', drain_net='vss'),
            ],
            'i1': [
                Wire('METAL1', 14000, (6200, 15800), 600, True),
                Via('POLY', 'METAL1', 14000, 6000, 200),
                Via('POLY', 'METAL1', 14000, 10000, 200),
                Wire('METAL1', (8200, 13800), 10000, 600, False),
                Via('POLY', 'METAL1', 8400, 10000, 200),
                Wire('POLY', (7200, 8200), 10200, 400, False),
                Wire('POLY', 7200, (10200, 10800), 400, False),
                Device('pmos', 7200, 15000, 400, 8000, 'vertical', source_net='_net0', drain_net='_net5'),
                Device('pmos', 14400, 13000, 400, 4000, 'vertical', source_net='vdd', drain_net='_net4'),
                Wire('POLY', 14400, (9800, 10600), 400, False),
                Wire('POLY', 14400, (5200, 5800), 400, False),
                Device('nmos', 14400, 4000, 400, 2000, 'vertical', source_net='vss', drain_net='_net4'),
                Wire('POLY', (12000, 14400), 5800, 400, False),
                Wire('POLY', 12000, (5200, 5800), 400, False),
                Device('nmos', 12000, 3100, 400, 3800, 'vertical', source_net='_net2', drain_net='vss'),
            ],
            'q': [
                Wire('METAL1', 20000, (4200, 15800), 600, True),
                Via('NDIF', 'METAL1', 20000, 4000, 200),
                Via('PDIF', 'METAL1', 20000, 16000, 200),
                Via('PDIF', 'METAL1', 20000, 14000, 200),
                Via('PDIF', 'METAL1', 20000, 12000, 200),
                Wire('PDIF', 20400, (11400, 18600), 1200, False),
                Wire('NDIF', 20400, (1600, 4600), 1200, False),
            ],
            'vdd': [
                Wire('METAL1', 18000, (12200, 17800), 600, False),
                Via('PDIF', 'METAL1', 18000, 14000, 200),
                Via('PDIF', 'METAL1', 18000, 12000, 200),
                Via('PDIF', 'METAL1', 18000, 18400, 200),
                Via('PDIF', 'METAL1', 18000, 16000, 200),
                Wire('PDIF', 17600, (11400, 13200), 400, False),
                Wire('PDIF', 18000, (11400, 13400), 400, False),
                Wire('PDIF', 18000, (13800, 18600), 1200, False),
                Wire('PDIF', 18400, (11400, 13200), 400, False),
                Wire('METAL1', 22400, (12200, 17800), 600, False),
                Via('PDIF', 'METAL1', 22400, 16000, 200),
                Via('PDIF', 'METAL1', 22400, 12000, 200),
                Via('PDIF', 'METAL1', 22400, 18400, 200),
                Via('PDIF', 'METAL1', 22400, 14000, 200),
                Wire('PDIF', 22600, (11400, 18600), 800, False),
                Wire('NTIE', 15600, (16600, 18200), 1200, False),
                Via('NTIE', 'METAL1', 15600, 18400, 200),
                Via('PDIF', 'METAL1', 4000, 18400, 200),
                Wire('PDIF', 4000, (11400, 18600), 1200, False),
                Via('PDIF', 'METAL1', 12800, 18400, 200),
                Wire('PDIF', 12800, (11400, 18600), 1200, False),
                Wire('NTIE', 2000, (16600, 18200), 1200, False),
                Via('NTIE', 'METAL1', 2000, 18400, 200),
            ],
            'vss': [
                Wire('METAL1', 22400, (2200, 3800), 600, False),
                Via('NDIF', 'METAL1', 22400, 4000, 200),
                Via('NDIF', 'METAL1', 22400, 1800, 200),
                Wire('NDIF', 22600, (1600, 4600), 800, False),
                Wire('NDIF', 18000, (1600, 3800), 1200, False),
                Via('NDIF', 'METAL1', 18000, 1800, 200),
                Wire('NDIF', 3800, (1600, 4600), 800, False),
                Via('NDIF', 'METAL1', 4000, 1800, 200),
                Via('NDIF', 'METAL1', 12800, 1800, 200),
                Wire('NDIF', 13000, (1600, 4600), 800, False),
            ],
        },
        finalize=True,
    ),
    StdCell(
        name='zero_x0', width=6000, height=20000,
        nets={
            'nq': [
                Wire('METAL1', 4000, (4200, 15800), 600, True),
                Via('NDIF', 'METAL1', 4000, 6000, 200),
                Wire('NDIF', 4000, (5400, 6600), 1200, False),
            ],
            'vdd': [
                Wire('METAL1', 2000, (8200, 18600), 600, False),
                Via('NTIE', 'METAL1', 2000, 16000, 200),
                Via('NTIE', 'METAL1', 2000, 12000, 200),
                Via('NTIE', 'METAL1', 2000, 14000, 200),
                Via('NTIE', 'METAL1', 2000, 18000, 200),
                Via('POLY', 'METAL1', 2000, 8000, 200),
                Device('nmos', 2800, 6000, 400, 2000, 'vertical', source_net='vss', drain_net='nq'),
                Wire('POLY', (1600, 2800), 7800, 800, False),
                Wire('POLY', 2800, (7200, 8000), 400, False),
                Wire('NTIE', 2000, (11800, 18200), 1200, False),
                Wire('NTIE', (1800, 4200), 18000, 1200, False),
                Via('NTIE', 'METAL1', 4000, 18200, 200),
            ],
            'vss': [
                Wire('METAL1', 1600, (1400, 5800), 600, False),
                Via('NDIF', 'METAL1', 1600, 6000, 200),
                Via('PTIE', 'METAL1', 1600, 1800, 200),
                Wire('PTIE', (1400, 4200), 2000, 1200, False),
                Via('PTIE', 'METAL1', 4000, 1800, 200),
                Wire('NDIF', 1400, (5400, 6600), 800, False),
            ],
        },
        finalize=True,
    ),
]
