//
// Generated by NVIDIA NVVM Compiler
//
// Compiler Build ID: CL-29920130
// Cuda compilation tools, release 11.3, V11.3.109
// Based on NVVM 7.0.1
//

.version 7.3
.target sm_52
.address_size 64

	// .globl	_Z17rusonov_update_p2PdPKdS1_ddi

.visible .entry _Z17rusonov_update_p2PdPKdS1_ddi(
	.param .u64 _Z17rusonov_update_p2PdPKdS1_ddi_param_0,
	.param .u64 _Z17rusonov_update_p2PdPKdS1_ddi_param_1,
	.param .u64 _Z17rusonov_update_p2PdPKdS1_ddi_param_2,
	.param .f64 _Z17rusonov_update_p2PdPKdS1_ddi_param_3,
	.param .f64 _Z17rusonov_update_p2PdPKdS1_ddi_param_4,
	.param .u32 _Z17rusonov_update_p2PdPKdS1_ddi_param_5
)
{
	.reg .pred 	%p<6>;
	.reg .b32 	%r<16>;
	.reg .f64 	%fd<32>;
	.reg .b64 	%rd<20>;


	ld.param.u64 	%rd1, [_Z17rusonov_update_p2PdPKdS1_ddi_param_0];
	ld.param.u64 	%rd2, [_Z17rusonov_update_p2PdPKdS1_ddi_param_1];
	ld.param.u64 	%rd3, [_Z17rusonov_update_p2PdPKdS1_ddi_param_2];
	ld.param.f64 	%fd1, [_Z17rusonov_update_p2PdPKdS1_ddi_param_3];
	ld.param.f64 	%fd2, [_Z17rusonov_update_p2PdPKdS1_ddi_param_4];
	ld.param.u32 	%r2, [_Z17rusonov_update_p2PdPKdS1_ddi_param_5];
	mov.u32 	%r3, %ntid.x;
	mov.u32 	%r4, %ctaid.x;
	mov.u32 	%r5, %tid.x;
	mad.lo.s32 	%r1, %r4, %r3, %r5;
	setp.ge.s32 	%p1, %r1, %r2;
	@%p1 bra 	$L__BB0_2;

	cvta.to.global.u64 	%rd4, %rd3;
	cvta.to.global.u64 	%rd5, %rd2;
	cvta.to.global.u64 	%rd6, %rd1;
	add.s32 	%r6, %r1, 1;
	setp.eq.s32 	%p2, %r6, %r2;
	selp.b32 	%r7, 0, %r6, %p2;
	add.s32 	%r8, %r1, 2;
	selp.b32 	%r9, 1, %r8, %p2;
	setp.eq.s32 	%p3, %r9, %r2;
	selp.b32 	%r10, 0, %r9, %p3;
	setp.eq.s32 	%p4, %r1, 0;
	selp.b32 	%r11, %r2, %r1, %p4;
	add.s32 	%r12, %r11, -1;
	add.s32 	%r13, %r11, -2;
	setp.eq.s32 	%p5, %r13, -1;
	add.s32 	%r14, %r2, -1;
	selp.b32 	%r15, %r14, %r13, %p5;
	mul.wide.s32 	%rd7, %r1, 8;
	add.s64 	%rd8, %rd5, %rd7;
	mul.wide.s32 	%rd9, %r10, 8;
	add.s64 	%rd10, %rd5, %rd9;
	ld.global.f64 	%fd3, [%rd10];
	add.f64 	%fd4, %fd3, %fd3;
	mul.wide.s32 	%rd11, %r7, 8;
	add.s64 	%rd12, %rd5, %rd11;
	ld.global.f64 	%fd5, [%rd12];
	mul.f64 	%fd6, %fd5, 0d401C000000000000;
	sub.f64 	%fd7, %fd6, %fd4;
	mul.wide.s32 	%rd13, %r12, 8;
	add.s64 	%rd14, %rd5, %rd13;
	ld.global.f64 	%fd8, [%rd14];
	mul.f64 	%fd9, %fd8, 0d401C000000000000;
	sub.f64 	%fd10, %fd7, %fd9;
	mul.wide.s32 	%rd15, %r15, 8;
	add.s64 	%rd16, %rd5, %rd15;
	ld.global.f64 	%fd11, [%rd16];
	fma.rn.f64 	%fd12, %fd11, 0d4000000000000000, %fd10;
	div.rn.f64 	%fd13, %fd2, 0d4038000000000000;
	mul.f64 	%fd14, %fd13, %fd12;
	ld.global.f64 	%fd15, [%rd8];
	sub.f64 	%fd16, %fd15, %fd14;
	mul.f64 	%fd17, %fd2, 0dC008000000000000;
	mul.f64 	%fd18, %fd17, 0d3FC0000000000000;
	add.s64 	%rd17, %rd4, %rd11;
	add.s64 	%rd18, %rd4, %rd13;
	ld.global.f64 	%fd19, [%rd18];
	ld.global.f64 	%fd20, [%rd17];
	sub.f64 	%fd21, %fd20, %fd19;
	fma.rn.f64 	%fd22, %fd18, %fd21, %fd16;
	mul.f64 	%fd23, %fd5, 0d4010000000000000;
	sub.f64 	%fd24, %fd3, %fd23;
	fma.rn.f64 	%fd25, %fd15, 0d4018000000000000, %fd24;
	mul.f64 	%fd26, %fd8, 0d4010000000000000;
	sub.f64 	%fd27, %fd25, %fd26;
	add.f64 	%fd28, %fd11, %fd27;
	div.rn.f64 	%fd29, %fd1, 0d4038000000000000;
	mul.f64 	%fd30, %fd29, %fd28;
	sub.f64 	%fd31, %fd22, %fd30;
	add.s64 	%rd19, %rd6, %rd7;
	st.global.f64 	[%rd19], %fd31;

$L__BB0_2:
	ret;

}

