# fifo-verification-systemverilog
*In this project, I developed a SystemVerilog testbench to verify the behavior of a given FIFO module design ('fifo.sv').*
