# ðŸ”¥ 150 Days of RTL Challenge

[![verilog](https://img.shields.io/badge/verilog-100.0%25-blue)]()
![Stars](https://img.shields.io/badge/stars-4-lightgrey)


ðŸ˜Š Welcome to my **100 Days of RTL challenge** repository!

In this project, I will be coding ðŸ’» various **digital designs using Verilog and RTL design** techniques as part of a 100-day challenge to improve my **Hardware Description Language (HDL)** skills ðŸ˜Š

---

## Progress ðŸ“…

- **Day 1:** Full Adder  
- **Day 2:** Carry Lookahead Adder  
- **Day 3:** 16:1 Multiplexer  
- **Day 4:** 3:8 Decoder
