# Sucharith Devaram

## Entry-Level Physical Design & Verification Engineer

I am a graduate Electrical & Computer Engineering student with a strong interest in
**Physical Design and Digital Verification** for semiconductor systems.

My academic and project experience focuses on understanding the complete digital
design flow â€” from RTL development and functional verification to synthesis,
timing analysis, and testability-aware design.

---

## ðŸ”§ Technical Focus Areas

- RTL Design using Verilog and SystemVerilog
- Functional verification using simulation-based workflows
- Scan-based Design-for-Testability (DFT) and ATPG
- Timing analysis and PPA trade-offs
- Low-power digital design techniques

---

## ðŸ§ª Tools & Technologies

- **HDL:** Verilog, SystemVerilog, VHDL
- **EDA Tools:** Synopsys Design Compiler, TetraMAX, ModelSim, Cadence Virtuoso
- **Languages:** MATLAB, Python

---

## ðŸ“Œ Representative Projects

- **Scan-Based Shift Register Design**
  - RTL-to-gate flow with scan insertion and 98.72% fault coverage using ATPG

- **Low-Power Fault-Tolerant D Flip-Flop**
  - SVL-based leakage reduction with timing and power analysis

- **Multi-Arm Robotic Optimization**
  - Performance optimization using MATLAB-based linear programming

(Project repositories available on request or under active development.)

---

## ðŸŽ“ Education

- **M.S. Electrical & Computer Engineering**  
  California State University, Fresno (Expected 2026)

- **B.Tech Electronics & Communication Engineering**  
  Kakatiya Institute of Technology & Science (2024)

---

## ðŸ“« Contact

- Email: devaramsucharith@mail.fresnostate.edu  
- LinkedIn: *(add your LinkedIn URL here)*  
- Portfolio: https://devaramsucharith-cyber.github.io/sucharithdevaram-portfolio/

---

> Open to entry-level opportunities and internships in **Physical Design** and
> **Verification Engineering**.
