{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1524997869282 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1524997869300 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Apr 29 12:31:08 2018 " "Processing started: Sun Apr 29 12:31:08 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1524997869300 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524997869300 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off FFT128 -c FFT128 " "Command: quartus_map --read_settings_files=on --write_settings_files=off FFT128 -c FFT128" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524997869301 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1524997871267 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1524997871267 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft128.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft128.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FFT128-rtl " "Found design unit 1: FFT128-rtl" {  } { { "FFT128.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT128.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524997899780 ""} { "Info" "ISGN_ENTITY_NAME" "1 FFT128 " "Found entity 1: FFT128" {  } { { "FFT128.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT128.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524997899780 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524997899780 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/fft.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft/synthesis/fft.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FFT-rtl " "Found design unit 1: FFT-rtl" {  } { { "FFT/synthesis/FFT.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/FFT.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524997899784 ""} { "Info" "ISGN_ENTITY_NAME" "1 FFT " "Found entity 1: FFT" {  } { { "FFT/synthesis/FFT.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/FFT.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524997899784 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524997899784 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/auk_dspip_text_pkg.vhd 2 0 " "Found 2 design units, including 0 entities, in source file fft/synthesis/submodules/auk_dspip_text_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_text_pkg (fft) " "Found design unit 1: auk_dspip_text_pkg (fft)" {  } { { "FFT/synthesis/submodules/auk_dspip_text_pkg.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/auk_dspip_text_pkg.vhd" 60 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524997899790 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 auk_dspip_text_pkg-body " "Found design unit 2: auk_dspip_text_pkg-body" {  } { { "FFT/synthesis/submodules/auk_dspip_text_pkg.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/auk_dspip_text_pkg.vhd" 76 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524997899790 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524997899790 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/auk_dspip_math_pkg.vhd 2 0 " "Found 2 design units, including 0 entities, in source file fft/synthesis/submodules/auk_dspip_math_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_math_pkg (fft) " "Found design unit 1: auk_dspip_math_pkg (fft)" {  } { { "FFT/synthesis/submodules/auk_dspip_math_pkg.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/auk_dspip_math_pkg.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524997899796 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 auk_dspip_math_pkg-body " "Found design unit 2: auk_dspip_math_pkg-body" {  } { { "FFT/synthesis/submodules/auk_dspip_math_pkg.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/auk_dspip_math_pkg.vhd" 128 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524997899796 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524997899796 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/auk_dspip_lib_pkg.vhd 1 0 " "Found 1 design units, including 0 entities, in source file fft/synthesis/submodules/auk_dspip_lib_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_lib_pkg (fft) " "Found design unit 1: auk_dspip_lib_pkg (fft)" {  } { { "FFT/synthesis/submodules/auk_dspip_lib_pkg.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/auk_dspip_lib_pkg.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524997899806 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524997899806 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/auk_dspip_avalon_streaming_block_sink.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/auk_dspip_avalon_streaming_block_sink.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_avalon_streaming_block_sink-rtl " "Found design unit 1: auk_dspip_avalon_streaming_block_sink-rtl" {  } { { "FFT/synthesis/submodules/auk_dspip_avalon_streaming_block_sink.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/auk_dspip_avalon_streaming_block_sink.vhd" 59 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524997900203 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_avalon_streaming_block_sink " "Found entity 1: auk_dspip_avalon_streaming_block_sink" {  } { { "FFT/synthesis/submodules/auk_dspip_avalon_streaming_block_sink.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/auk_dspip_avalon_streaming_block_sink.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524997900203 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524997900203 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/auk_dspip_avalon_streaming_block_source.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/auk_dspip_avalon_streaming_block_source.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_avalon_streaming_block_source-rtl " "Found design unit 1: auk_dspip_avalon_streaming_block_source-rtl" {  } { { "FFT/synthesis/submodules/auk_dspip_avalon_streaming_block_source.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/auk_dspip_avalon_streaming_block_source.vhd" 47 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524997900564 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_avalon_streaming_block_source " "Found entity 1: auk_dspip_avalon_streaming_block_source" {  } { { "FFT/synthesis/submodules/auk_dspip_avalon_streaming_block_source.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/auk_dspip_avalon_streaming_block_source.vhd" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524997900564 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524997900564 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/auk_dspip_roundsat.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/auk_dspip_roundsat.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_roundsat-beh " "Found design unit 1: auk_dspip_roundsat-beh" {  } { { "FFT/synthesis/submodules/auk_dspip_roundsat.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/auk_dspip_roundsat.vhd" 61 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524997900574 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_roundsat " "Found entity 1: auk_dspip_roundsat" {  } { { "FFT/synthesis/submodules/auk_dspip_roundsat.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/auk_dspip_roundsat.vhd" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524997900574 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524997900574 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_avalon_streaming_sink-rtl " "Found design unit 1: auk_dspip_avalon_streaming_sink-rtl" {  } { { "FFT/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd" 106 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524997900586 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_avalon_streaming_sink " "Found entity 1: auk_dspip_avalon_streaming_sink" {  } { { "FFT/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd" 60 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524997900586 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524997900586 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/auk_dspip_avalon_streaming_source.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/auk_dspip_avalon_streaming_source.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_avalon_streaming_source-rtl " "Found design unit 1: auk_dspip_avalon_streaming_source-rtl" {  } { { "FFT/synthesis/submodules/auk_dspip_avalon_streaming_source.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/auk_dspip_avalon_streaming_source.vhd" 105 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524997900598 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_avalon_streaming_source " "Found entity 1: auk_dspip_avalon_streaming_source" {  } { { "FFT/synthesis/submodules/auk_dspip_avalon_streaming_source.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/auk_dspip_avalon_streaming_source.vhd" 72 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524997900598 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524997900598 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/auk_dspip_avalon_streaming_controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/auk_dspip_avalon_streaming_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_avalon_streaming_controller-struct " "Found design unit 1: auk_dspip_avalon_streaming_controller-struct" {  } { { "FFT/synthesis/submodules/auk_dspip_avalon_streaming_controller.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/auk_dspip_avalon_streaming_controller.vhd" 80 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524997900604 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_avalon_streaming_controller " "Found entity 1: auk_dspip_avalon_streaming_controller" {  } { { "FFT/synthesis/submodules/auk_dspip_avalon_streaming_controller.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/auk_dspip_avalon_streaming_controller.vhd" 57 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524997900604 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524997900604 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/altera_fft_dual_port_ram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/altera_fft_dual_port_ram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 altera_fft_dual_port_ram-rtl " "Found design unit 1: altera_fft_dual_port_ram-rtl" {  } { { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 58 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524997900973 ""} { "Info" "ISGN_ENTITY_NAME" "1 altera_fft_dual_port_ram " "Found entity 1: altera_fft_dual_port_ram" {  } { { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524997900973 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524997900973 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/altera_fft_dual_port_rom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/altera_fft_dual_port_rom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 altera_fft_dual_port_rom-rtl " "Found design unit 1: altera_fft_dual_port_rom-rtl" {  } { { "FFT/synthesis/submodules/altera_fft_dual_port_rom.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/altera_fft_dual_port_rom.vhd" 43 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524997901314 ""} { "Info" "ISGN_ENTITY_NAME" "1 altera_fft_dual_port_rom " "Found entity 1: altera_fft_dual_port_rom" {  } { { "FFT/synthesis/submodules/altera_fft_dual_port_rom.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/altera_fft_dual_port_rom.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524997901314 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524997901314 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/altera_fft_mult_add.vhd 6 3 " "Found 6 design units, including 3 entities, in source file fft/synthesis/submodules/altera_fft_mult_add.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 altera_fft_mult_add-rtl " "Found design unit 1: altera_fft_mult_add-rtl" {  } { { "FFT/synthesis/submodules/altera_fft_mult_add.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/altera_fft_mult_add.vhd" 42 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524997901791 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 altera_fft_mult_add_new-rtl " "Found design unit 2: altera_fft_mult_add_new-rtl" {  } { { "FFT/synthesis/submodules/altera_fft_mult_add.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/altera_fft_mult_add.vhd" 158 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524997901791 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 altera_fft_mult_add_old-rtl " "Found design unit 3: altera_fft_mult_add_old-rtl" {  } { { "FFT/synthesis/submodules/altera_fft_mult_add.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/altera_fft_mult_add.vhd" 414 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524997901791 ""} { "Info" "ISGN_ENTITY_NAME" "1 altera_fft_mult_add " "Found entity 1: altera_fft_mult_add" {  } { { "FFT/synthesis/submodules/altera_fft_mult_add.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/altera_fft_mult_add.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524997901791 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_fft_mult_add_new " "Found entity 2: altera_fft_mult_add_new" {  } { { "FFT/synthesis/submodules/altera_fft_mult_add.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/altera_fft_mult_add.vhd" 139 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524997901791 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_fft_mult_add_old " "Found entity 3: altera_fft_mult_add_old" {  } { { "FFT/synthesis/submodules/altera_fft_mult_add.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/altera_fft_mult_add.vhd" 395 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524997901791 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524997901791 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/altera_fft_single_port_rom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/altera_fft_single_port_rom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 altera_fft_single_port_rom-rtl " "Found design unit 1: altera_fft_single_port_rom-rtl" {  } { { "FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524997902126 ""} { "Info" "ISGN_ENTITY_NAME" "1 altera_fft_single_port_rom " "Found entity 1: altera_fft_single_port_rom" {  } { { "FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524997902126 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524997902126 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/auk_fft_pkg.vhd 2 0 " "Found 2 design units, including 0 entities, in source file fft/synthesis/submodules/auk_fft_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_fft_pkg (fft) " "Found design unit 1: auk_fft_pkg (fft)" {  } { { "FFT/synthesis/submodules/auk_fft_pkg.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/auk_fft_pkg.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524997902446 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 auk_fft_pkg-body " "Found design unit 2: auk_fft_pkg-body" {  } { { "FFT/synthesis/submodules/auk_fft_pkg.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/auk_fft_pkg.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524997902446 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524997902446 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/hyper_pipeline_interface.v 1 1 " "Found 1 design units, including 1 entities, in source file fft/synthesis/submodules/hyper_pipeline_interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 hyper_pipeline_interface " "Found entity 1: hyper_pipeline_interface" {  } { { "FFT/synthesis/submodules/hyper_pipeline_interface.v" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/hyper_pipeline_interface.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524997902775 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524997902775 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/counter_module.sv 1 1 " "Found 1 design units, including 1 entities, in source file fft/synthesis/submodules/counter_module.sv" { { "Info" "ISGN_ENTITY_NAME" "1 counter_module " "Found entity 1: counter_module" {  } { { "FFT/synthesis/submodules/counter_module.sv" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/counter_module.sv" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524997903164 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524997903164 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/fft_pack.vhd 2 0 " "Found 2 design units, including 0 entities, in source file fft/synthesis/submodules/fft_pack.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fft_pack (fft) " "Found design unit 1: fft_pack (fft)" {  } { { "FFT/synthesis/submodules/fft_pack.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/fft_pack.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524997904132 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 fft_pack-body " "Found design unit 2: fft_pack-body" {  } { { "FFT/synthesis/submodules/fft_pack.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/fft_pack.vhd" 2136 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524997904132 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524997904132 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/apn_fft_cmult_cpx.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/apn_fft_cmult_cpx.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 apn_fft_cmult_cpx-model " "Found design unit 1: apn_fft_cmult_cpx-model" {  } { { "FFT/synthesis/submodules/apn_fft_cmult_cpx.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/apn_fft_cmult_cpx.vhd" 58 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524997904461 ""} { "Info" "ISGN_ENTITY_NAME" "1 apn_fft_cmult_cpx " "Found entity 1: apn_fft_cmult_cpx" {  } { { "FFT/synthesis/submodules/apn_fft_cmult_cpx.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/apn_fft_cmult_cpx.vhd" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524997904461 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524997904461 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/apn_fft_cmult_cpx2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/apn_fft_cmult_cpx2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 apn_fft_cmult_cpx2-model " "Found design unit 1: apn_fft_cmult_cpx2-model" {  } { { "FFT/synthesis/submodules/apn_fft_cmult_cpx2.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/apn_fft_cmult_cpx2.vhd" 57 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524997904780 ""} { "Info" "ISGN_ENTITY_NAME" "1 apn_fft_cmult_cpx2 " "Found entity 1: apn_fft_cmult_cpx2" {  } { { "FFT/synthesis/submodules/apn_fft_cmult_cpx2.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/apn_fft_cmult_cpx2.vhd" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524997904780 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524997904780 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/apn_fft_mult_can.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/apn_fft_mult_can.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 apn_fft_mult_can-rtl " "Found design unit 1: apn_fft_mult_can-rtl" {  } { { "FFT/synthesis/submodules/apn_fft_mult_can.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/apn_fft_mult_can.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524997905098 ""} { "Info" "ISGN_ENTITY_NAME" "1 apn_fft_mult_can " "Found entity 1: apn_fft_mult_can" {  } { { "FFT/synthesis/submodules/apn_fft_mult_can.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/apn_fft_mult_can.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524997905098 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524997905098 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/apn_fft_mult_cpx.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/apn_fft_mult_cpx.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 apn_fft_mult_cpx-rtl " "Found design unit 1: apn_fft_mult_cpx-rtl" {  } { { "FFT/synthesis/submodules/apn_fft_mult_cpx.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/apn_fft_mult_cpx.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524997905412 ""} { "Info" "ISGN_ENTITY_NAME" "1 apn_fft_mult_cpx " "Found entity 1: apn_fft_mult_cpx" {  } { { "FFT/synthesis/submodules/apn_fft_mult_cpx.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/apn_fft_mult_cpx.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524997905412 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524997905412 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/asj_fft_1dp_ram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/asj_fft_1dp_ram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_1dp_ram-syn " "Found design unit 1: asj_fft_1dp_ram-syn" {  } { { "FFT/synthesis/submodules/asj_fft_1dp_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_1dp_ram.vhd" 64 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524997905732 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_1dp_ram " "Found entity 1: asj_fft_1dp_ram" {  } { { "FFT/synthesis/submodules/asj_fft_1dp_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_1dp_ram.vhd" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524997905732 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524997905732 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/asj_fft_1tdp_rom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/asj_fft_1tdp_rom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_1tdp_rom-syn " "Found design unit 1: asj_fft_1tdp_rom-syn" {  } { { "FFT/synthesis/submodules/asj_fft_1tdp_rom.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_1tdp_rom.vhd" 69 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524997906064 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_1tdp_rom " "Found entity 1: asj_fft_1tdp_rom" {  } { { "FFT/synthesis/submodules/asj_fft_1tdp_rom.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_1tdp_rom.vhd" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524997906064 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524997906064 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/asj_fft_3dp_rom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/asj_fft_3dp_rom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_3dp_rom-syn " "Found design unit 1: asj_fft_3dp_rom-syn" {  } { { "FFT/synthesis/submodules/asj_fft_3dp_rom.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_3dp_rom.vhd" 73 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524997906416 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_3dp_rom " "Found entity 1: asj_fft_3dp_rom" {  } { { "FFT/synthesis/submodules/asj_fft_3dp_rom.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_3dp_rom.vhd" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524997906416 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524997906416 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/asj_fft_3pi_mram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/asj_fft_3pi_mram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_3pi_mram-syn " "Found design unit 1: asj_fft_3pi_mram-syn" {  } { { "FFT/synthesis/submodules/asj_fft_3pi_mram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_3pi_mram.vhd" 100 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524997906821 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_3pi_mram " "Found entity 1: asj_fft_3pi_mram" {  } { { "FFT/synthesis/submodules/asj_fft_3pi_mram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_3pi_mram.vhd" 75 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524997906821 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524997906821 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/asj_fft_3tdp_rom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/asj_fft_3tdp_rom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_3tdp_rom-syn " "Found design unit 1: asj_fft_3tdp_rom-syn" {  } { { "FFT/synthesis/submodules/asj_fft_3tdp_rom.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_3tdp_rom.vhd" 87 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524997907265 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_3tdp_rom " "Found entity 1: asj_fft_3tdp_rom" {  } { { "FFT/synthesis/submodules/asj_fft_3tdp_rom.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_3tdp_rom.vhd" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524997907265 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524997907265 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/asj_fft_4dp_ram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/asj_fft_4dp_ram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_4dp_ram-syn " "Found design unit 1: asj_fft_4dp_ram-syn" {  } { { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 68 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524997907583 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_4dp_ram " "Found entity 1: asj_fft_4dp_ram" {  } { { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524997907583 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524997907583 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/asj_fft_6tdp_rom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/asj_fft_6tdp_rom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_6tdp_rom-syn " "Found design unit 1: asj_fft_6tdp_rom-syn" {  } { { "FFT/synthesis/submodules/asj_fft_6tdp_rom.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_6tdp_rom.vhd" 96 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524997908150 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_6tdp_rom " "Found entity 1: asj_fft_6tdp_rom" {  } { { "FFT/synthesis/submodules/asj_fft_6tdp_rom.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_6tdp_rom.vhd" 56 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524997908150 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524997908150 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/asj_fft_alt_shift_tdl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/asj_fft_alt_shift_tdl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_alt_shift_tdl-SYN " "Found design unit 1: asj_fft_alt_shift_tdl-SYN" {  } { { "FFT/synthesis/submodules/asj_fft_alt_shift_tdl.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_alt_shift_tdl.vhd" 100 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524997908467 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_alt_shift_tdl " "Found entity 1: asj_fft_alt_shift_tdl" {  } { { "FFT/synthesis/submodules/asj_fft_alt_shift_tdl.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_alt_shift_tdl.vhd" 82 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524997908467 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524997908467 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/asj_fft_bfp_ctrl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/asj_fft_bfp_ctrl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_bfp_ctrl-syn " "Found design unit 1: asj_fft_bfp_ctrl-syn" {  } { { "FFT/synthesis/submodules/asj_fft_bfp_ctrl.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_bfp_ctrl.vhd" 62 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524997908946 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_bfp_ctrl " "Found entity 1: asj_fft_bfp_ctrl" {  } { { "FFT/synthesis/submodules/asj_fft_bfp_ctrl.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_bfp_ctrl.vhd" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524997908946 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524997908946 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/asj_fft_bfp_i.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/asj_fft_bfp_i.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_bfp_i-input_bfp " "Found design unit 1: asj_fft_bfp_i-input_bfp" {  } { { "FFT/synthesis/submodules/asj_fft_bfp_i.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_bfp_i.vhd" 70 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524997909270 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_bfp_i " "Found entity 1: asj_fft_bfp_i" {  } { { "FFT/synthesis/submodules/asj_fft_bfp_i.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_bfp_i.vhd" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524997909270 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524997909270 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/asj_fft_bfp_i_1pt.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/asj_fft_bfp_i_1pt.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_bfp_i_1pt-input_bfp " "Found design unit 1: asj_fft_bfp_i_1pt-input_bfp" {  } { { "FFT/synthesis/submodules/asj_fft_bfp_i_1pt.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_bfp_i_1pt.vhd" 69 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524997909573 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_bfp_i_1pt " "Found entity 1: asj_fft_bfp_i_1pt" {  } { { "FFT/synthesis/submodules/asj_fft_bfp_i_1pt.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_bfp_i_1pt.vhd" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524997909573 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524997909573 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/asj_fft_bfp_o.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/asj_fft_bfp_o.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_bfp_o-output_bfp " "Found design unit 1: asj_fft_bfp_o-output_bfp" {  } { { "FFT/synthesis/submodules/asj_fft_bfp_o.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_bfp_o.vhd" 76 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524997910179 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_bfp_o " "Found entity 1: asj_fft_bfp_o" {  } { { "FFT/synthesis/submodules/asj_fft_bfp_o.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_bfp_o.vhd" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524997910179 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524997910179 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/asj_fft_bfp_o_1pt.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/asj_fft_bfp_o_1pt.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_bfp_o_1pt-output_bfp " "Found design unit 1: asj_fft_bfp_o_1pt-output_bfp" {  } { { "FFT/synthesis/submodules/asj_fft_bfp_o_1pt.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_bfp_o_1pt.vhd" 60 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524997910487 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_bfp_o_1pt " "Found entity 1: asj_fft_bfp_o_1pt" {  } { { "FFT/synthesis/submodules/asj_fft_bfp_o_1pt.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_bfp_o_1pt.vhd" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524997910487 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524997910487 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/asj_fft_burst_ctrl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/asj_fft_burst_ctrl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_burst_ctrl-burst_sw " "Found design unit 1: asj_fft_burst_ctrl-burst_sw" {  } { { "FFT/synthesis/submodules/asj_fft_burst_ctrl.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_burst_ctrl.vhd" 92 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524997910806 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_burst_ctrl " "Found entity 1: asj_fft_burst_ctrl" {  } { { "FFT/synthesis/submodules/asj_fft_burst_ctrl.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_burst_ctrl.vhd" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524997910806 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524997910806 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/asj_fft_burst_ctrl_de.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/asj_fft_burst_ctrl_de.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_burst_ctrl_de-cnt_sw " "Found design unit 1: asj_fft_burst_ctrl_de-cnt_sw" {  } { { "FFT/synthesis/submodules/asj_fft_burst_ctrl_de.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_burst_ctrl_de.vhd" 101 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524997911135 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_burst_ctrl_de " "Found entity 1: asj_fft_burst_ctrl_de" {  } { { "FFT/synthesis/submodules/asj_fft_burst_ctrl_de.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_burst_ctrl_de.vhd" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524997911135 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524997911135 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/asj_fft_burst_ctrl_qe.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/asj_fft_burst_ctrl_qe.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_burst_ctrl_qe-cnt_sw " "Found design unit 1: asj_fft_burst_ctrl_qe-cnt_sw" {  } { { "FFT/synthesis/submodules/asj_fft_burst_ctrl_qe.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_burst_ctrl_qe.vhd" 126 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524997911551 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_burst_ctrl_qe " "Found entity 1: asj_fft_burst_ctrl_qe" {  } { { "FFT/synthesis/submodules/asj_fft_burst_ctrl_qe.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_burst_ctrl_qe.vhd" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524997911551 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524997911551 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/asj_fft_cmult_can.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/asj_fft_cmult_can.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_cmult_can-model " "Found design unit 1: asj_fft_cmult_can-model" {  } { { "FFT/synthesis/submodules/asj_fft_cmult_can.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_cmult_can.vhd" 65 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524997911938 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_cmult_can " "Found entity 1: asj_fft_cmult_can" {  } { { "FFT/synthesis/submodules/asj_fft_cmult_can.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_cmult_can.vhd" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524997911938 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524997911938 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/asj_fft_cmult_std.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/asj_fft_cmult_std.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_cmult_std-model " "Found design unit 1: asj_fft_cmult_std-model" {  } { { "FFT/synthesis/submodules/asj_fft_cmult_std.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_cmult_std.vhd" 62 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524997912449 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_cmult_std " "Found entity 1: asj_fft_cmult_std" {  } { { "FFT/synthesis/submodules/asj_fft_cmult_std.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_cmult_std.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524997912449 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524997912449 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/asj_fft_cnt_ctrl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/asj_fft_cnt_ctrl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_cnt_ctrl-cnt_sw " "Found design unit 1: asj_fft_cnt_ctrl-cnt_sw" {  } { { "FFT/synthesis/submodules/asj_fft_cnt_ctrl.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_cnt_ctrl.vhd" 86 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524997912758 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_cnt_ctrl " "Found entity 1: asj_fft_cnt_ctrl" {  } { { "FFT/synthesis/submodules/asj_fft_cnt_ctrl.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_cnt_ctrl.vhd" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524997912758 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524997912758 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/asj_fft_cnt_ctrl_de.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/asj_fft_cnt_ctrl_de.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_cnt_ctrl_de-cnt_sw " "Found design unit 1: asj_fft_cnt_ctrl_de-cnt_sw" {  } { { "FFT/synthesis/submodules/asj_fft_cnt_ctrl_de.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_cnt_ctrl_de.vhd" 98 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524997913086 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_cnt_ctrl_de " "Found entity 1: asj_fft_cnt_ctrl_de" {  } { { "FFT/synthesis/submodules/asj_fft_cnt_ctrl_de.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_cnt_ctrl_de.vhd" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524997913086 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524997913086 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/asj_fft_cxb_addr.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/asj_fft_cxb_addr.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_cxb_addr-syn " "Found design unit 1: asj_fft_cxb_addr-syn" {  } { { "FFT/synthesis/submodules/asj_fft_cxb_addr.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_cxb_addr.vhd" 60 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524997913379 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_cxb_addr " "Found entity 1: asj_fft_cxb_addr" {  } { { "FFT/synthesis/submodules/asj_fft_cxb_addr.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_cxb_addr.vhd" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524997913379 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524997913379 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/asj_fft_cxb_data.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/asj_fft_cxb_data.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_cxb_data-syn " "Found design unit 1: asj_fft_cxb_data-syn" {  } { { "FFT/synthesis/submodules/asj_fft_cxb_data.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_cxb_data.vhd" 66 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524997913695 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_cxb_data " "Found entity 1: asj_fft_cxb_data" {  } { { "FFT/synthesis/submodules/asj_fft_cxb_data.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_cxb_data.vhd" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524997913695 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524997913695 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/asj_fft_cxb_data_mram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/asj_fft_cxb_data_mram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_cxb_data_mram-syn " "Found design unit 1: asj_fft_cxb_data_mram-syn" {  } { { "FFT/synthesis/submodules/asj_fft_cxb_data_mram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_cxb_data_mram.vhd" 67 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524997914003 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_cxb_data_mram " "Found entity 1: asj_fft_cxb_data_mram" {  } { { "FFT/synthesis/submodules/asj_fft_cxb_data_mram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_cxb_data_mram.vhd" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524997914003 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524997914003 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/asj_fft_cxb_data_r.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/asj_fft_cxb_data_r.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_cxb_data_r-syn " "Found design unit 1: asj_fft_cxb_data_r-syn" {  } { { "FFT/synthesis/submodules/asj_fft_cxb_data_r.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_cxb_data_r.vhd" 66 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524997914322 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_cxb_data_r " "Found entity 1: asj_fft_cxb_data_r" {  } { { "FFT/synthesis/submodules/asj_fft_cxb_data_r.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_cxb_data_r.vhd" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524997914322 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524997914322 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/asj_fft_dataadgen.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/asj_fft_dataadgen.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_dataadgen-gen_all " "Found design unit 1: asj_fft_dataadgen-gen_all" {  } { { "FFT/synthesis/submodules/asj_fft_dataadgen.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_dataadgen.vhd" 60 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524997915857 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_dataadgen " "Found entity 1: asj_fft_dataadgen" {  } { { "FFT/synthesis/submodules/asj_fft_dataadgen.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_dataadgen.vhd" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524997915857 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524997915857 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/asj_fft_data_ram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/asj_fft_data_ram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_data_ram-SYN " "Found design unit 1: asj_fft_data_ram-SYN" {  } { { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 61 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524997916218 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_data_ram " "Found entity 1: asj_fft_data_ram" {  } { { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524997916218 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524997916218 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/asj_fft_data_ram_dp.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/asj_fft_data_ram_dp.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_data_ram_dp-SYN " "Found design unit 1: asj_fft_data_ram_dp-SYN" {  } { { "FFT/synthesis/submodules/asj_fft_data_ram_dp.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_data_ram_dp.vhd" 63 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524997916603 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_data_ram_dp " "Found entity 1: asj_fft_data_ram_dp" {  } { { "FFT/synthesis/submodules/asj_fft_data_ram_dp.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_data_ram_dp.vhd" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524997916603 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524997916603 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/asj_fft_dft_bfp.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/asj_fft_dft_bfp.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_dft_bfp-dft_r4 " "Found design unit 1: asj_fft_dft_bfp-dft_r4" {  } { { "FFT/synthesis/submodules/asj_fft_dft_bfp.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_dft_bfp.vhd" 95 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524997917202 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_dft_bfp " "Found entity 1: asj_fft_dft_bfp" {  } { { "FFT/synthesis/submodules/asj_fft_dft_bfp.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_dft_bfp.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524997917202 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524997917202 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/asj_fft_dft_bfp_sgl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/asj_fft_dft_bfp_sgl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_dft_bfp_sgl-dft_r4 " "Found design unit 1: asj_fft_dft_bfp_sgl-dft_r4" {  } { { "FFT/synthesis/submodules/asj_fft_dft_bfp_sgl.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_dft_bfp_sgl.vhd" 80 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524997917848 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_dft_bfp_sgl " "Found entity 1: asj_fft_dft_bfp_sgl" {  } { { "FFT/synthesis/submodules/asj_fft_dft_bfp_sgl.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_dft_bfp_sgl.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524997917848 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524997917848 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/asj_fft_dpi_mram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/asj_fft_dpi_mram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_dpi_mram-syn " "Found design unit 1: asj_fft_dpi_mram-syn" {  } { { "FFT/synthesis/submodules/asj_fft_dpi_mram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_dpi_mram.vhd" 98 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524997918210 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_dpi_mram " "Found entity 1: asj_fft_dpi_mram" {  } { { "FFT/synthesis/submodules/asj_fft_dpi_mram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_dpi_mram.vhd" 76 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524997918210 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524997918210 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/asj_fft_dp_mram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/asj_fft_dp_mram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_dp_mram-syn " "Found design unit 1: asj_fft_dp_mram-syn" {  } { { "FFT/synthesis/submodules/asj_fft_dp_mram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_dp_mram.vhd" 92 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524997918574 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_dp_mram " "Found entity 1: asj_fft_dp_mram" {  } { { "FFT/synthesis/submodules/asj_fft_dp_mram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_dp_mram.vhd" 73 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524997918574 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524997918574 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/asj_fft_dualstream.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/asj_fft_dualstream.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_dualstream-transform " "Found design unit 1: asj_fft_dualstream-transform" {  } { { "FFT/synthesis/submodules/asj_fft_dualstream.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_dualstream.vhd" 88 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524997919779 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_dualstream " "Found entity 1: asj_fft_dualstream" {  } { { "FFT/synthesis/submodules/asj_fft_dualstream.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_dualstream.vhd" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524997919779 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524997919779 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/asj_fft_in_write_sgl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/asj_fft_in_write_sgl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_in_write_sgl-writer " "Found design unit 1: asj_fft_in_write_sgl-writer" {  } { { "FFT/synthesis/submodules/asj_fft_in_write_sgl.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_in_write_sgl.vhd" 66 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524997920564 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_in_write_sgl " "Found entity 1: asj_fft_in_write_sgl" {  } { { "FFT/synthesis/submodules/asj_fft_in_write_sgl.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_in_write_sgl.vhd" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524997920564 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524997920564 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/asj_fft_lcm_mult.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/asj_fft_lcm_mult.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_lcm_mult-mult " "Found design unit 1: asj_fft_lcm_mult-mult" {  } { { "FFT/synthesis/submodules/asj_fft_lcm_mult.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_lcm_mult.vhd" 62 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524997920984 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_lcm_mult " "Found entity 1: asj_fft_lcm_mult" {  } { { "FFT/synthesis/submodules/asj_fft_lcm_mult.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_lcm_mult.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524997920984 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524997920984 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/asj_fft_lcm_mult_2m.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/asj_fft_lcm_mult_2m.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_lcm_mult_2m-mult " "Found design unit 1: asj_fft_lcm_mult_2m-mult" {  } { { "FFT/synthesis/submodules/asj_fft_lcm_mult_2m.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_lcm_mult_2m.vhd" 64 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524997921322 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_lcm_mult_2m " "Found entity 1: asj_fft_lcm_mult_2m" {  } { { "FFT/synthesis/submodules/asj_fft_lcm_mult_2m.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_lcm_mult_2m.vhd" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524997921322 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524997921322 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/asj_fft_lpp.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/asj_fft_lpp.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_lpp-dft " "Found design unit 1: asj_fft_lpp-dft" {  } { { "FFT/synthesis/submodules/asj_fft_lpp.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_lpp.vhd" 67 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524997921677 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_lpp " "Found entity 1: asj_fft_lpp" {  } { { "FFT/synthesis/submodules/asj_fft_lpp.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_lpp.vhd" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524997921677 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524997921677 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/asj_fft_lpprdadgen.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/asj_fft_lpprdadgen.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_lpprdadgen-gen_all " "Found design unit 1: asj_fft_lpprdadgen-gen_all" {  } { { "FFT/synthesis/submodules/asj_fft_lpprdadgen.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_lpprdadgen.vhd" 63 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524997922180 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_lpprdadgen " "Found entity 1: asj_fft_lpprdadgen" {  } { { "FFT/synthesis/submodules/asj_fft_lpprdadgen.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_lpprdadgen.vhd" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524997922180 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524997922180 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/asj_fft_lpprdadr2gen.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/asj_fft_lpprdadr2gen.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_lpprdadr2gen-gen_all " "Found design unit 1: asj_fft_lpprdadr2gen-gen_all" {  } { { "FFT/synthesis/submodules/asj_fft_lpprdadr2gen.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_lpprdadr2gen.vhd" 63 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524997922704 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_lpprdadr2gen " "Found entity 1: asj_fft_lpprdadr2gen" {  } { { "FFT/synthesis/submodules/asj_fft_lpprdadr2gen.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_lpprdadr2gen.vhd" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524997922704 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524997922704 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/asj_fft_lpp_serial.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/asj_fft_lpp_serial.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_lpp_serial-lp " "Found design unit 1: asj_fft_lpp_serial-lp" {  } { { "FFT/synthesis/submodules/asj_fft_lpp_serial.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_lpp_serial.vhd" 65 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524997923164 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_lpp_serial " "Found entity 1: asj_fft_lpp_serial" {  } { { "FFT/synthesis/submodules/asj_fft_lpp_serial.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_lpp_serial.vhd" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524997923164 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524997923164 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/asj_fft_lpp_serial_r2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/asj_fft_lpp_serial_r2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_lpp_serial_r2-lp " "Found design unit 1: asj_fft_lpp_serial_r2-lp" {  } { { "FFT/synthesis/submodules/asj_fft_lpp_serial_r2.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_lpp_serial_r2.vhd" 63 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524997923511 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_lpp_serial_r2 " "Found entity 1: asj_fft_lpp_serial_r2" {  } { { "FFT/synthesis/submodules/asj_fft_lpp_serial_r2.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_lpp_serial_r2.vhd" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524997923511 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524997923511 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/asj_fft_mult_add.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/asj_fft_mult_add.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_mult_add-syn " "Found design unit 1: asj_fft_mult_add-syn" {  } { { "FFT/synthesis/submodules/asj_fft_mult_add.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_mult_add.vhd" 97 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524997923897 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_mult_add " "Found entity 1: asj_fft_mult_add" {  } { { "FFT/synthesis/submodules/asj_fft_mult_add.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_mult_add.vhd" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524997923897 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524997923897 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/asj_fft_m_k_counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/asj_fft_m_k_counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_m_k_counter-gen_all " "Found design unit 1: asj_fft_m_k_counter-gen_all" {  } { { "FFT/synthesis/submodules/asj_fft_m_k_counter.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_m_k_counter.vhd" 59 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524997924380 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_m_k_counter " "Found entity 1: asj_fft_m_k_counter" {  } { { "FFT/synthesis/submodules/asj_fft_m_k_counter.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_m_k_counter.vhd" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524997924380 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524997924380 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/asj_fft_pround.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/asj_fft_pround.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_pround-AROUNDPIPE_SYNTH " "Found design unit 1: asj_fft_pround-AROUNDPIPE_SYNTH" {  } { { "FFT/synthesis/submodules/asj_fft_pround.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_pround.vhd" 57 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524997924706 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_pround " "Found entity 1: asj_fft_pround" {  } { { "FFT/synthesis/submodules/asj_fft_pround.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_pround.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524997924706 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524997924706 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/asj_fft_sglstream.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/asj_fft_sglstream.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_sglstream-transform " "Found design unit 1: asj_fft_sglstream-transform" {  } { { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 90 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524997925705 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_sglstream " "Found entity 1: asj_fft_sglstream" {  } { { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524997925705 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524997925705 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/asj_fft_si_de_so_b.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/asj_fft_si_de_so_b.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_si_de_so_b-transform " "Found design unit 1: asj_fft_si_de_so_b-transform" {  } { { "FFT/synthesis/submodules/asj_fft_si_de_so_b.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_si_de_so_b.vhd" 89 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524997926557 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_si_de_so_b " "Found entity 1: asj_fft_si_de_so_b" {  } { { "FFT/synthesis/submodules/asj_fft_si_de_so_b.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_si_de_so_b.vhd" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524997926557 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524997926557 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/asj_fft_si_de_so_bb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/asj_fft_si_de_so_bb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_si_de_so_bb-transform " "Found design unit 1: asj_fft_si_de_so_bb-transform" {  } { { "FFT/synthesis/submodules/asj_fft_si_de_so_bb.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_si_de_so_bb.vhd" 90 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524997927505 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_si_de_so_bb " "Found entity 1: asj_fft_si_de_so_bb" {  } { { "FFT/synthesis/submodules/asj_fft_si_de_so_bb.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_si_de_so_bb.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524997927505 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524997927505 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/asj_fft_si_qe_so_b.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/asj_fft_si_qe_so_b.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_si_qe_so_b-transform " "Found design unit 1: asj_fft_si_qe_so_b-transform" {  } { { "FFT/synthesis/submodules/asj_fft_si_qe_so_b.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_si_qe_so_b.vhd" 96 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524997928537 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_si_qe_so_b " "Found entity 1: asj_fft_si_qe_so_b" {  } { { "FFT/synthesis/submodules/asj_fft_si_qe_so_b.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_si_qe_so_b.vhd" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524997928537 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524997928537 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/asj_fft_si_qe_so_bb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/asj_fft_si_qe_so_bb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_si_qe_so_bb-transform " "Found design unit 1: asj_fft_si_qe_so_bb-transform" {  } { { "FFT/synthesis/submodules/asj_fft_si_qe_so_bb.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_si_qe_so_bb.vhd" 97 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524997929687 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_si_qe_so_bb " "Found entity 1: asj_fft_si_qe_so_bb" {  } { { "FFT/synthesis/submodules/asj_fft_si_qe_so_bb.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_si_qe_so_bb.vhd" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524997929687 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524997929687 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/asj_fft_si_se_so_b.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/asj_fft_si_se_so_b.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_si_se_so_b-transform " "Found design unit 1: asj_fft_si_se_so_b-transform" {  } { { "FFT/synthesis/submodules/asj_fft_si_se_so_b.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_si_se_so_b.vhd" 85 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524997930546 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_si_se_so_b " "Found entity 1: asj_fft_si_se_so_b" {  } { { "FFT/synthesis/submodules/asj_fft_si_se_so_b.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_si_se_so_b.vhd" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524997930546 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524997930546 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/asj_fft_si_se_so_bb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/asj_fft_si_se_so_bb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_si_se_so_bb-transform " "Found design unit 1: asj_fft_si_se_so_bb-transform" {  } { { "FFT/synthesis/submodules/asj_fft_si_se_so_bb.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_si_se_so_bb.vhd" 88 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524997931467 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_si_se_so_bb " "Found entity 1: asj_fft_si_se_so_bb" {  } { { "FFT/synthesis/submodules/asj_fft_si_se_so_bb.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_si_se_so_bb.vhd" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524997931467 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524997931467 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/asj_fft_si_sose_so_b.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/asj_fft_si_sose_so_b.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_si_sose_so_b-transform " "Found design unit 1: asj_fft_si_sose_so_b-transform" {  } { { "FFT/synthesis/submodules/asj_fft_si_sose_so_b.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_si_sose_so_b.vhd" 85 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524997932389 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_si_sose_so_b " "Found entity 1: asj_fft_si_sose_so_b" {  } { { "FFT/synthesis/submodules/asj_fft_si_sose_so_b.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_si_sose_so_b.vhd" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524997932389 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524997932389 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/asj_fft_tdl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/asj_fft_tdl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_tdl-syn " "Found design unit 1: asj_fft_tdl-syn" {  } { { "FFT/synthesis/submodules/asj_fft_tdl.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_tdl.vhd" 58 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524997932672 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_tdl " "Found entity 1: asj_fft_tdl" {  } { { "FFT/synthesis/submodules/asj_fft_tdl.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_tdl.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524997932672 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524997932672 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/asj_fft_tdl_bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/asj_fft_tdl_bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_tdl_bit-syn " "Found design unit 1: asj_fft_tdl_bit-syn" {  } { { "FFT/synthesis/submodules/asj_fft_tdl_bit.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_tdl_bit.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524997932978 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_tdl_bit " "Found entity 1: asj_fft_tdl_bit" {  } { { "FFT/synthesis/submodules/asj_fft_tdl_bit.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_tdl_bit.vhd" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524997932978 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524997932978 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/asj_fft_tdl_bit_rst.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/asj_fft_tdl_bit_rst.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_tdl_bit_rst-syn " "Found design unit 1: asj_fft_tdl_bit_rst-syn" {  } { { "FFT/synthesis/submodules/asj_fft_tdl_bit_rst.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_tdl_bit_rst.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524997933280 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_tdl_bit_rst " "Found entity 1: asj_fft_tdl_bit_rst" {  } { { "FFT/synthesis/submodules/asj_fft_tdl_bit_rst.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_tdl_bit_rst.vhd" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524997933280 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524997933280 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/asj_fft_tdl_rst.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/asj_fft_tdl_rst.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_tdl_rst-syn " "Found design unit 1: asj_fft_tdl_rst-syn" {  } { { "FFT/synthesis/submodules/asj_fft_tdl_rst.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_tdl_rst.vhd" 57 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524997933560 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_tdl_rst " "Found entity 1: asj_fft_tdl_rst" {  } { { "FFT/synthesis/submodules/asj_fft_tdl_rst.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_tdl_rst.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524997933560 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524997933560 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/asj_fft_twadgen.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/asj_fft_twadgen.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_twadgen-gen_all " "Found design unit 1: asj_fft_twadgen-gen_all" {  } { { "FFT/synthesis/submodules/asj_fft_twadgen.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_twadgen.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524997933998 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_twadgen " "Found entity 1: asj_fft_twadgen" {  } { { "FFT/synthesis/submodules/asj_fft_twadgen.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_twadgen.vhd" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524997933998 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524997933998 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/asj_fft_twadgen_dual.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/asj_fft_twadgen_dual.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_twadgen_dual-gen_all " "Found design unit 1: asj_fft_twadgen_dual-gen_all" {  } { { "FFT/synthesis/submodules/asj_fft_twadgen_dual.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_twadgen_dual.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524997934630 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_twadgen_dual " "Found entity 1: asj_fft_twadgen_dual" {  } { { "FFT/synthesis/submodules/asj_fft_twadgen_dual.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_twadgen_dual.vhd" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524997934630 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524997934630 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/asj_fft_twadsogen.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/asj_fft_twadsogen.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_twadsogen-gen_all " "Found design unit 1: asj_fft_twadsogen-gen_all" {  } { { "FFT/synthesis/submodules/asj_fft_twadsogen.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_twadsogen.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524997935179 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_twadsogen " "Found entity 1: asj_fft_twadsogen" {  } { { "FFT/synthesis/submodules/asj_fft_twadsogen.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_twadsogen.vhd" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524997935179 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524997935179 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/asj_fft_twadsogen_q.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/asj_fft_twadsogen_q.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_twadsogen_q-gen_all " "Found design unit 1: asj_fft_twadsogen_q-gen_all" {  } { { "FFT/synthesis/submodules/asj_fft_twadsogen_q.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_twadsogen_q.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524997935766 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_twadsogen_q " "Found entity 1: asj_fft_twadsogen_q" {  } { { "FFT/synthesis/submodules/asj_fft_twadsogen_q.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_twadsogen_q.vhd" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524997935766 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524997935766 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/asj_fft_twiddle_ctrl_qe.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/asj_fft_twiddle_ctrl_qe.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_twiddle_ctrl_qe-cnt_sw " "Found design unit 1: asj_fft_twiddle_ctrl_qe-cnt_sw" {  } { { "FFT/synthesis/submodules/asj_fft_twiddle_ctrl_qe.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_twiddle_ctrl_qe.vhd" 86 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524997936595 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_twiddle_ctrl_qe " "Found entity 1: asj_fft_twiddle_ctrl_qe" {  } { { "FFT/synthesis/submodules/asj_fft_twiddle_ctrl_qe.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_twiddle_ctrl_qe.vhd" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524997936595 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524997936595 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/asj_fft_twid_rom_tdp.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/asj_fft_twid_rom_tdp.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_twid_rom_tdp-SYN " "Found design unit 1: asj_fft_twid_rom_tdp-SYN" {  } { { "FFT/synthesis/submodules/asj_fft_twid_rom_tdp.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_twid_rom_tdp.vhd" 59 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524997936972 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_twid_rom_tdp " "Found entity 1: asj_fft_twid_rom_tdp" {  } { { "FFT/synthesis/submodules/asj_fft_twid_rom_tdp.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_twid_rom_tdp.vhd" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524997936972 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524997936972 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/asj_fft_unbburst_ctrl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/asj_fft_unbburst_ctrl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_unbburst_ctrl-burst_sw " "Found design unit 1: asj_fft_unbburst_ctrl-burst_sw" {  } { { "FFT/synthesis/submodules/asj_fft_unbburst_ctrl.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_unbburst_ctrl.vhd" 85 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524997937300 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_unbburst_ctrl " "Found entity 1: asj_fft_unbburst_ctrl" {  } { { "FFT/synthesis/submodules/asj_fft_unbburst_ctrl.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_unbburst_ctrl.vhd" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524997937300 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524997937300 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/asj_fft_unbburst_ctrl_de.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/asj_fft_unbburst_ctrl_de.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_unbburst_ctrl_de-cnt_sw " "Found design unit 1: asj_fft_unbburst_ctrl_de-cnt_sw" {  } { { "FFT/synthesis/submodules/asj_fft_unbburst_ctrl_de.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_unbburst_ctrl_de.vhd" 94 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524997937643 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_unbburst_ctrl_de " "Found entity 1: asj_fft_unbburst_ctrl_de" {  } { { "FFT/synthesis/submodules/asj_fft_unbburst_ctrl_de.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_unbburst_ctrl_de.vhd" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524997937643 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524997937643 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/asj_fft_unbburst_ctrl_qe.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/asj_fft_unbburst_ctrl_qe.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_unbburst_ctrl_qe-cnt_sw " "Found design unit 1: asj_fft_unbburst_ctrl_qe-cnt_sw" {  } { { "FFT/synthesis/submodules/asj_fft_unbburst_ctrl_qe.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_unbburst_ctrl_qe.vhd" 119 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524997938053 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_unbburst_ctrl_qe " "Found entity 1: asj_fft_unbburst_ctrl_qe" {  } { { "FFT/synthesis/submodules/asj_fft_unbburst_ctrl_qe.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_unbburst_ctrl_qe.vhd" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524997938053 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524997938053 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/asj_fft_unbburst_sose_ctrl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/asj_fft_unbburst_sose_ctrl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_unbburst_sose_ctrl-burst_sw " "Found design unit 1: asj_fft_unbburst_sose_ctrl-burst_sw" {  } { { "FFT/synthesis/submodules/asj_fft_unbburst_sose_ctrl.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_unbburst_sose_ctrl.vhd" 72 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524997938388 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_unbburst_sose_ctrl " "Found entity 1: asj_fft_unbburst_sose_ctrl" {  } { { "FFT/synthesis/submodules/asj_fft_unbburst_sose_ctrl.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_unbburst_sose_ctrl.vhd" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524997938388 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524997938388 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/asj_fft_wrengen.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/asj_fft_wrengen.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_wrengen-gen_all " "Found design unit 1: asj_fft_wrengen-gen_all" {  } { { "FFT/synthesis/submodules/asj_fft_wrengen.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_wrengen.vhd" 58 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524997938738 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_wrengen " "Found entity 1: asj_fft_wrengen" {  } { { "FFT/synthesis/submodules/asj_fft_wrengen.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_wrengen.vhd" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524997938738 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524997938738 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/asj_fft_wrswgen.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/asj_fft_wrswgen.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_wrswgen-gen_all " "Found design unit 1: asj_fft_wrswgen-gen_all" {  } { { "FFT/synthesis/submodules/asj_fft_wrswgen.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_wrswgen.vhd" 57 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524997939628 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_wrswgen " "Found entity 1: asj_fft_wrswgen" {  } { { "FFT/synthesis/submodules/asj_fft_wrswgen.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_wrswgen.vhd" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524997939628 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524997939628 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/twid_rom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/twid_rom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 twid_rom-SYN " "Found design unit 1: twid_rom-SYN" {  } { { "FFT/synthesis/submodules/twid_rom.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/twid_rom.vhd" 77 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524997940026 ""} { "Info" "ISGN_ENTITY_NAME" "1 twid_rom " "Found entity 1: twid_rom" {  } { { "FFT/synthesis/submodules/twid_rom.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/twid_rom.vhd" 59 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524997940026 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524997940026 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/apn_fft_mult_cpx_1825.v 1 1 " "Found 1 design units, including 1 entities, in source file fft/synthesis/submodules/apn_fft_mult_cpx_1825.v" { { "Info" "ISGN_ENTITY_NAME" "1 apn_fft_mult_cpx_1825 " "Found entity 1: apn_fft_mult_cpx_1825" {  } { { "FFT/synthesis/submodules/apn_fft_mult_cpx_1825.v" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/apn_fft_mult_cpx_1825.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524997940378 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524997940378 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/fft_fft_ii_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file fft/synthesis/submodules/fft_fft_ii_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 FFT_fft_ii_0 " "Found entity 1: FFT_fft_ii_0" {  } { { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524997940383 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524997940383 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "real_input.vhd 2 1 " "Found 2 design units, including 1 entities, in source file real_input.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 real_input-SYN " "Found design unit 1: real_input-SYN" {  } { { "Real_input.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/Real_input.vhd" 56 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524997940390 ""} { "Info" "ISGN_ENTITY_NAME" "1 Real_input " "Found entity 1: Real_input" {  } { { "Real_input.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/Real_input.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524997940390 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524997940390 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "img_input.vhd 2 1 " "Found 2 design units, including 1 entities, in source file img_input.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 img_input-SYN " "Found design unit 1: img_input-SYN" {  } { { "Img_input.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/Img_input.vhd" 56 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524997940398 ""} { "Info" "ISGN_ENTITY_NAME" "1 Img_input " "Found entity 1: Img_input" {  } { { "Img_input.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/Img_input.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524997940398 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524997940398 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "FFT128 " "Elaborating entity \"FFT128\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1524997942031 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "data_sig_img FFT128.vhd(59) " "VHDL Signal Declaration warning at FFT128.vhd(59): used implicit default value for signal \"data_sig_img\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "FFT128.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT128.vhd" 59 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1524997942036 "|FFT128"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "data_sig_real FFT128.vhd(60) " "VHDL Signal Declaration warning at FFT128.vhd(60): used implicit default value for signal \"data_sig_real\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "FFT128.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT128.vhd" 60 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1524997942036 "|FFT128"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "wren_sig FFT128.vhd(62) " "VHDL Signal Declaration warning at FFT128.vhd(62): used implicit default value for signal \"wren_sig\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "FFT128.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT128.vhd" 62 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1524997942036 "|FFT128"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "source_imag FFT128.vhd(72) " "Verilog HDL or VHDL warning at FFT128.vhd(72): object \"source_imag\" assigned a value but never read" {  } { { "FFT128.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT128.vhd" 72 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1524997942037 "|FFT128"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "source_real FFT128.vhd(73) " "Verilog HDL or VHDL warning at FFT128.vhd(73): object \"source_real\" assigned a value but never read" {  } { { "FFT128.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT128.vhd" 73 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1524997942038 "|FFT128"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "source_sop FFT128.vhd(75) " "Verilog HDL or VHDL warning at FFT128.vhd(75): object \"source_sop\" assigned a value but never read" {  } { { "FFT128.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT128.vhd" 75 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1524997942038 "|FFT128"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "source_eop FFT128.vhd(76) " "Verilog HDL or VHDL warning at FFT128.vhd(76): object \"source_eop\" assigned a value but never read" {  } { { "FFT128.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT128.vhd" 76 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1524997942038 "|FFT128"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "source_exp FFT128.vhd(78) " "Verilog HDL or VHDL warning at FFT128.vhd(78): object \"source_exp\" assigned a value but never read" {  } { { "FFT128.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT128.vhd" 78 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1524997942038 "|FFT128"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "source_error FFT128.vhd(79) " "Verilog HDL or VHDL warning at FFT128.vhd(79): object \"source_error\" assigned a value but never read" {  } { { "FFT128.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT128.vhd" 79 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1524997942039 "|FFT128"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FFT FFT:fft_inst " "Elaborating entity \"FFT\" for hierarchy \"FFT:fft_inst\"" {  } { { "FFT128.vhd" "fft_inst" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT128.vhd" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524997942090 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FFT_fft_ii_0 FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0 " "Elaborating entity \"FFT_fft_ii_0\" for hierarchy \"FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\"" {  } { { "FFT/synthesis/FFT.vhd" "fft_ii_0" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/FFT.vhd" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524997942119 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_fft_sglstream FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst " "Elaborating entity \"asj_fft_sglstream\" for hierarchy \"FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\"" {  } { { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "asj_fft_sglstream_inst" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524997942290 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "data_in_bfp " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"data_in_bfp\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1524997942911 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "twiddle_data " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"twiddle_data\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1524997942911 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_avalon_streaming_sink FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1 " "Elaborating entity \"auk_dspip_avalon_streaming_sink\" for hierarchy \"FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1\"" {  } { { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "auk_dsp_atlantic_sink_1" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 466 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524997943471 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo " "Elaborating entity \"scfifo\" for hierarchy \"FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\"" {  } { { "FFT/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd" "\\normal_fifo:fifo_eab_on:in_fifo" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd" 635 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524997944737 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_b9p1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_b9p1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_b9p1 " "Found entity 1: scfifo_b9p1" {  } { { "db/scfifo_b9p1.tdf" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/db/scfifo_b9p1.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524997945038 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524997945038 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_b9p1 FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_b9p1:auto_generated " "Elaborating entity \"scfifo_b9p1\" for hierarchy \"FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_b9p1:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524997945041 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_vie1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_vie1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_vie1 " "Found entity 1: a_dpfifo_vie1" {  } { { "db/a_dpfifo_vie1.tdf" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/db/a_dpfifo_vie1.tdf" 33 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524997945108 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524997945108 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_vie1 FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_b9p1:auto_generated\|a_dpfifo_vie1:dpfifo " "Elaborating entity \"a_dpfifo_vie1\" for hierarchy \"FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_b9p1:auto_generated\|a_dpfifo_vie1:dpfifo\"" {  } { { "db/scfifo_b9p1.tdf" "dpfifo" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/db/scfifo_b9p1.tdf" 39 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524997945112 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_6fp1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_6fp1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_6fp1 " "Found entity 1: altsyncram_6fp1" {  } { { "db/altsyncram_6fp1.tdf" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/db/altsyncram_6fp1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524997945406 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524997945406 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_6fp1 FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_b9p1:auto_generated\|a_dpfifo_vie1:dpfifo\|altsyncram_6fp1:FIFOram " "Elaborating entity \"altsyncram_6fp1\" for hierarchy \"FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_b9p1:auto_generated\|a_dpfifo_vie1:dpfifo\|altsyncram_6fp1:FIFOram\"" {  } { { "db/a_dpfifo_vie1.tdf" "FIFOram" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/db/a_dpfifo_vie1.tdf" 46 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524997945410 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_2l8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_2l8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_2l8 " "Found entity 1: cmpr_2l8" {  } { { "db/cmpr_2l8.tdf" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/db/cmpr_2l8.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524997945775 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524997945775 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_2l8 FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_b9p1:auto_generated\|a_dpfifo_vie1:dpfifo\|cmpr_2l8:almost_full_comparer " "Elaborating entity \"cmpr_2l8\" for hierarchy \"FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_b9p1:auto_generated\|a_dpfifo_vie1:dpfifo\|cmpr_2l8:almost_full_comparer\"" {  } { { "db/a_dpfifo_vie1.tdf" "almost_full_comparer" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/db/a_dpfifo_vie1.tdf" 54 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524997945779 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_2l8 FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_b9p1:auto_generated\|a_dpfifo_vie1:dpfifo\|cmpr_2l8:two_comparison " "Elaborating entity \"cmpr_2l8\" for hierarchy \"FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_b9p1:auto_generated\|a_dpfifo_vie1:dpfifo\|cmpr_2l8:two_comparison\"" {  } { { "db/a_dpfifo_vie1.tdf" "two_comparison" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/db/a_dpfifo_vie1.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524997945807 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_fgb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_fgb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_fgb " "Found entity 1: cntr_fgb" {  } { { "db/cntr_fgb.tdf" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/db/cntr_fgb.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524997946097 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524997946097 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_fgb FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_b9p1:auto_generated\|a_dpfifo_vie1:dpfifo\|cntr_fgb:rd_ptr_msb " "Elaborating entity \"cntr_fgb\" for hierarchy \"FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_b9p1:auto_generated\|a_dpfifo_vie1:dpfifo\|cntr_fgb:rd_ptr_msb\"" {  } { { "db/a_dpfifo_vie1.tdf" "rd_ptr_msb" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/db/a_dpfifo_vie1.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524997946101 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_sg7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_sg7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_sg7 " "Found entity 1: cntr_sg7" {  } { { "db/cntr_sg7.tdf" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/db/cntr_sg7.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524997946351 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524997946351 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_sg7 FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_b9p1:auto_generated\|a_dpfifo_vie1:dpfifo\|cntr_sg7:usedw_counter " "Elaborating entity \"cntr_sg7\" for hierarchy \"FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_b9p1:auto_generated\|a_dpfifo_vie1:dpfifo\|cntr_sg7:usedw_counter\"" {  } { { "db/a_dpfifo_vie1.tdf" "usedw_counter" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/db/a_dpfifo_vie1.tdf" 57 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524997946353 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_ggb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_ggb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_ggb " "Found entity 1: cntr_ggb" {  } { { "db/cntr_ggb.tdf" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/db/cntr_ggb.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524997946599 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524997946599 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_ggb FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_b9p1:auto_generated\|a_dpfifo_vie1:dpfifo\|cntr_ggb:wr_ptr " "Elaborating entity \"cntr_ggb\" for hierarchy \"FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_b9p1:auto_generated\|a_dpfifo_vie1:dpfifo\|cntr_ggb:wr_ptr\"" {  } { { "db/a_dpfifo_vie1.tdf" "wr_ptr" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/db/a_dpfifo_vie1.tdf" 58 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524997946603 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_avalon_streaming_source FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|auk_dspip_avalon_streaming_source:auk_dsp_atlantic_source_1 " "Elaborating entity \"auk_dspip_avalon_streaming_source\" for hierarchy \"FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|auk_dspip_avalon_streaming_source:auk_dsp_atlantic_source_1\"" {  } { { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "auk_dsp_atlantic_source_1" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 496 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524997946639 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_avalon_streaming_controller FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|auk_dspip_avalon_streaming_controller:auk_dsp_interface_controller_1 " "Elaborating entity \"auk_dspip_avalon_streaming_controller\" for hierarchy \"FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|auk_dspip_avalon_streaming_controller:auk_dsp_interface_controller_1\"" {  } { { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "auk_dsp_interface_controller_1" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 541 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524997946773 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_fft_m_k_counter FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_m_k_counter:\\gen_le256_mk:ctrl " "Elaborating entity \"asj_fft_m_k_counter\" for hierarchy \"FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_m_k_counter:\\gen_le256_mk:ctrl\"" {  } { { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "\\gen_le256_mk:ctrl" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 636 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524997946954 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_fft_tdl_bit_rst FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_tdl_bit_rst:delay_ctrl_np " "Elaborating entity \"asj_fft_tdl_bit_rst\" for hierarchy \"FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_tdl_bit_rst:delay_ctrl_np\"" {  } { { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "delay_ctrl_np" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 705 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524997947326 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_fft_tdl_bit_rst FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_tdl_bit_rst:delay_npd " "Elaborating entity \"asj_fft_tdl_bit_rst\" for hierarchy \"FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_tdl_bit_rst:delay_npd\"" {  } { { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "delay_npd" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 720 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524997947631 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_fft_wrengen FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_wrengen:sel_we " "Elaborating entity \"asj_fft_wrengen\" for hierarchy \"FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_wrengen:sel_we\"" {  } { { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "sel_we" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 808 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524997947929 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_fft_in_write_sgl FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_in_write_sgl:writer " "Elaborating entity \"asj_fft_in_write_sgl\" for hierarchy \"FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_in_write_sgl:writer\"" {  } { { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "writer" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 905 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524997948203 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_fft_cnt_ctrl FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_cnt_ctrl:ccc " "Elaborating entity \"asj_fft_cnt_ctrl\" for hierarchy \"FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_cnt_ctrl:ccc\"" {  } { { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "ccc" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 943 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524997948509 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_fft_4dp_ram FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_A " "Elaborating entity \"asj_fft_4dp_ram\" for hierarchy \"FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_A\"" {  } { { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "dat_A" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1028 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524997948988 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_fft_data_ram FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_A\|asj_fft_data_ram:\\gen_rams:0:dat_A " "Elaborating entity \"asj_fft_data_ram\" for hierarchy \"FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_A\|asj_fft_data_ram:\\gen_rams:0:dat_A\"" {  } { { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "\\gen_rams:0:dat_A" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524997949275 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_fft_dual_port_ram FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_A\|asj_fft_data_ram:\\gen_rams:0:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component " "Elaborating entity \"altera_fft_dual_port_ram\" for hierarchy \"FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_A\|asj_fft_data_ram:\\gen_rams:0:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\"" {  } { { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "\\gen_M4K:ram_component" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524997949510 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_A\|asj_fft_data_ram:\\gen_rams:0:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component " "Elaborating entity \"altsyncram\" for hierarchy \"FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_A\|asj_fft_data_ram:\\gen_rams:0:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\"" {  } { { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "\\old_ram_gen:old_ram_component" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524997949758 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_d304.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_d304.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_d304 " "Found entity 1: altsyncram_d304" {  } { { "db/altsyncram_d304.tdf" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/db/altsyncram_d304.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524997949967 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524997949967 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_d304 FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_A\|asj_fft_data_ram:\\gen_rams:0:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated " "Elaborating entity \"altsyncram_d304\" for hierarchy \"FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_A\|asj_fft_data_ram:\\gen_rams:0:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524997949969 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_fft_dataadgen FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_dataadgen:rd_adgen " "Elaborating entity \"asj_fft_dataadgen\" for hierarchy \"FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_dataadgen:rd_adgen\"" {  } { { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "rd_adgen" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524997952980 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_fft_cxb_addr FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_cxb_addr:ram_cxb_rd " "Elaborating entity \"asj_fft_cxb_addr\" for hierarchy \"FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_cxb_addr:ram_cxb_rd\"" {  } { { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "ram_cxb_rd" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1224 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524997953122 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_fft_wrswgen FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_wrswgen:\\gen_wrsw_1:get_wr_swtiches " "Elaborating entity \"asj_fft_wrswgen\" for hierarchy \"FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_wrswgen:\\gen_wrsw_1:get_wr_swtiches\"" {  } { { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "\\gen_wrsw_1:get_wr_swtiches" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1247 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524997953262 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_fft_cxb_addr FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_cxb_addr:\\gen_wrsw_1:ram_cxb_wr " "Elaborating entity \"asj_fft_cxb_addr\" for hierarchy \"FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_cxb_addr:\\gen_wrsw_1:ram_cxb_wr\"" {  } { { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "\\gen_wrsw_1:ram_cxb_wr" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1269 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524997953416 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_fft_cxb_data FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_cxb_data:ram_cxb_wr_data " "Elaborating entity \"asj_fft_cxb_data\" for hierarchy \"FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_cxb_data:ram_cxb_wr_data\"" {  } { { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "ram_cxb_wr_data" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1392 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524997953536 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_fft_cxb_data_r FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_cxb_data_r:ram_cxb_bfp_data " "Elaborating entity \"asj_fft_cxb_data_r\" for hierarchy \"FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_cxb_data_r:ram_cxb_bfp_data\"" {  } { { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "ram_cxb_bfp_data" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1424 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524997953721 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_fft_dft_bfp FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_dft_bfp:\\gen_dft_1:bfpdft " "Elaborating entity \"asj_fft_dft_bfp\" for hierarchy \"FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_dft_bfp:\\gen_dft_1:bfpdft\"" {  } { { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "\\gen_dft_1:bfpdft" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1486 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524997953901 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "data_in " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"data_in\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1524997954040 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "data_in_sc " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"data_in_sc\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1524997954040 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "butterfly_st1 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"butterfly_st1\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1524997954040 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "butterfly_st2 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"butterfly_st2\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1524997954040 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "butterfly_out " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"butterfly_out\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1524997954040 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "butterfly_rnd " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"butterfly_rnd\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1524997954040 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "reg_no_twiddle " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"reg_no_twiddle\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1524997954041 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_fft_pround FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_dft_bfp:\\gen_dft_1:bfpdft\|asj_fft_pround:\\gen_full_rnd:gen_rounding_blk:0:u0 " "Elaborating entity \"asj_fft_pround\" for hierarchy \"FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_dft_bfp:\\gen_dft_1:bfpdft\|asj_fft_pround:\\gen_full_rnd:gen_rounding_blk:0:u0\"" {  } { { "FFT/synthesis/submodules/asj_fft_dft_bfp.vhd" "\\gen_full_rnd:gen_rounding_blk:0:u0" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_dft_bfp.vhd" 282 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524997954212 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_ADD_SUB FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_dft_bfp:\\gen_dft_1:bfpdft\|asj_fft_pround:\\gen_full_rnd:gen_rounding_blk:0:u0\|LPM_ADD_SUB:\\gbrnd:nev:gp:lpm_add_sub_component " "Elaborating entity \"LPM_ADD_SUB\" for hierarchy \"FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_dft_bfp:\\gen_dft_1:bfpdft\|asj_fft_pround:\\gen_full_rnd:gen_rounding_blk:0:u0\|LPM_ADD_SUB:\\gbrnd:nev:gp:lpm_add_sub_component\"" {  } { { "FFT/synthesis/submodules/asj_fft_pround.vhd" "\\gbrnd:nev:gp:lpm_add_sub_component" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_pround.vhd" 146 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524997954338 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_agj.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_agj.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_agj " "Found entity 1: add_sub_agj" {  } { { "db/add_sub_agj.tdf" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/db/add_sub_agj.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524997954449 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524997954449 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_agj FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_dft_bfp:\\gen_dft_1:bfpdft\|asj_fft_pround:\\gen_full_rnd:gen_rounding_blk:0:u0\|LPM_ADD_SUB:\\gbrnd:nev:gp:lpm_add_sub_component\|add_sub_agj:auto_generated " "Elaborating entity \"add_sub_agj\" for hierarchy \"FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_dft_bfp:\\gen_dft_1:bfpdft\|asj_fft_pround:\\gen_full_rnd:gen_rounding_blk:0:u0\|LPM_ADD_SUB:\\gbrnd:nev:gp:lpm_add_sub_component\|add_sub_agj:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524997954451 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_fft_tdl_bit FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_dft_bfp:\\gen_dft_1:bfpdft\|asj_fft_tdl_bit:\\gen_disc:delay_next_pass " "Elaborating entity \"asj_fft_tdl_bit\" for hierarchy \"FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_dft_bfp:\\gen_dft_1:bfpdft\|asj_fft_tdl_bit:\\gen_disc:delay_next_pass\"" {  } { { "FFT/synthesis/submodules/asj_fft_dft_bfp.vhd" "\\gen_disc:delay_next_pass" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_dft_bfp.vhd" 352 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524997955095 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_fft_bfp_o FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_dft_bfp:\\gen_dft_1:bfpdft\|asj_fft_bfp_o:\\gen_disc:bfp_detect " "Elaborating entity \"asj_fft_bfp_o\" for hierarchy \"FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_dft_bfp:\\gen_dft_1:bfpdft\|asj_fft_bfp_o:\\gen_disc:bfp_detect\"" {  } { { "FFT/synthesis/submodules/asj_fft_dft_bfp.vhd" "\\gen_disc:bfp_detect" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_dft_bfp.vhd" 365 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524997955232 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_fft_tdl_bit_rst FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_dft_bfp:\\gen_dft_1:bfpdft\|asj_fft_bfp_o:\\gen_disc:bfp_detect\|asj_fft_tdl_bit_rst:\\gen_blk_float:gen_streaming:gen_disc:delay_next_blk " "Elaborating entity \"asj_fft_tdl_bit_rst\" for hierarchy \"FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_dft_bfp:\\gen_dft_1:bfpdft\|asj_fft_bfp_o:\\gen_disc:bfp_detect\|asj_fft_tdl_bit_rst:\\gen_blk_float:gen_streaming:gen_disc:delay_next_blk\"" {  } { { "FFT/synthesis/submodules/asj_fft_bfp_o.vhd" "\\gen_blk_float:gen_streaming:gen_disc:delay_next_blk" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_bfp_o.vhd" 395 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524997955399 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_fft_tdl_bit FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_dft_bfp:\\gen_dft_1:bfpdft\|asj_fft_bfp_o:\\gen_disc:bfp_detect\|asj_fft_tdl_bit:\\gen_blk_float:gen_streaming:gen_disc:delay_next_pass3 " "Elaborating entity \"asj_fft_tdl_bit\" for hierarchy \"FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_dft_bfp:\\gen_dft_1:bfpdft\|asj_fft_bfp_o:\\gen_disc:bfp_detect\|asj_fft_tdl_bit:\\gen_blk_float:gen_streaming:gen_disc:delay_next_pass3\"" {  } { { "FFT/synthesis/submodules/asj_fft_bfp_o.vhd" "\\gen_blk_float:gen_streaming:gen_disc:delay_next_pass3" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_bfp_o.vhd" 409 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524997955477 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_fft_tdl_bit_rst FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_dft_bfp:\\gen_dft_1:bfpdft\|asj_fft_bfp_o:\\gen_disc:bfp_detect\|asj_fft_tdl_bit_rst:\\gen_blk_float:gen_streaming:gen_disc:gen_consts_256:delay_next_pass " "Elaborating entity \"asj_fft_tdl_bit_rst\" for hierarchy \"FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_dft_bfp:\\gen_dft_1:bfpdft\|asj_fft_bfp_o:\\gen_disc:bfp_detect\|asj_fft_tdl_bit_rst:\\gen_blk_float:gen_streaming:gen_disc:gen_consts_256:delay_next_pass\"" {  } { { "FFT/synthesis/submodules/asj_fft_bfp_o.vhd" "\\gen_blk_float:gen_streaming:gen_disc:gen_consts_256:delay_next_pass" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_bfp_o.vhd" 459 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524997955549 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_fft_bfp_i FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_dft_bfp:\\gen_dft_1:bfpdft\|asj_fft_bfp_i:\\gen_disc:bfp_scale " "Elaborating entity \"asj_fft_bfp_i\" for hierarchy \"FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_dft_bfp:\\gen_dft_1:bfpdft\|asj_fft_bfp_i:\\gen_disc:bfp_scale\"" {  } { { "FFT/synthesis/submodules/asj_fft_dft_bfp.vhd" "\\gen_disc:bfp_scale" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_dft_bfp.vhd" 396 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524997955619 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "apn_fft_cmult_cpx2 FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_dft_bfp:\\gen_dft_1:bfpdft\|apn_fft_cmult_cpx2:\\gen_da2:cm1 " "Elaborating entity \"apn_fft_cmult_cpx2\" for hierarchy \"FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_dft_bfp:\\gen_dft_1:bfpdft\|apn_fft_cmult_cpx2:\\gen_da2:cm1\"" {  } { { "FFT/synthesis/submodules/asj_fft_dft_bfp.vhd" "\\gen_da2:cm1" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_dft_bfp.vhd" 1100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524997955778 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "apn_fft_mult_cpx FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_dft_bfp:\\gen_dft_1:bfpdft\|apn_fft_cmult_cpx2:\\gen_da2:cm1\|apn_fft_mult_cpx:\\gen_infr_4cpx:calc_mult_4cpx " "Elaborating entity \"apn_fft_mult_cpx\" for hierarchy \"FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_dft_bfp:\\gen_dft_1:bfpdft\|apn_fft_cmult_cpx2:\\gen_da2:cm1\|apn_fft_mult_cpx:\\gen_infr_4cpx:calc_mult_4cpx\"" {  } { { "FFT/synthesis/submodules/apn_fft_cmult_cpx2.vhd" "\\gen_infr_4cpx:calc_mult_4cpx" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/apn_fft_cmult_cpx2.vhd" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524997955925 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_fft_pround FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_dft_bfp:\\gen_dft_1:bfpdft\|apn_fft_cmult_cpx2:\\gen_da2:cm1\|asj_fft_pround:u0 " "Elaborating entity \"asj_fft_pround\" for hierarchy \"FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_dft_bfp:\\gen_dft_1:bfpdft\|apn_fft_cmult_cpx2:\\gen_da2:cm1\|asj_fft_pround:u0\"" {  } { { "FFT/synthesis/submodules/apn_fft_cmult_cpx2.vhd" "u0" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/apn_fft_cmult_cpx2.vhd" 122 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524997956078 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_ADD_SUB FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_dft_bfp:\\gen_dft_1:bfpdft\|apn_fft_cmult_cpx2:\\gen_da2:cm1\|asj_fft_pround:u0\|LPM_ADD_SUB:\\gbrnd:nev:gp:lpm_add_sub_component " "Elaborating entity \"LPM_ADD_SUB\" for hierarchy \"FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_dft_bfp:\\gen_dft_1:bfpdft\|apn_fft_cmult_cpx2:\\gen_da2:cm1\|asj_fft_pround:u0\|LPM_ADD_SUB:\\gbrnd:nev:gp:lpm_add_sub_component\"" {  } { { "FFT/synthesis/submodules/asj_fft_pround.vhd" "\\gbrnd:nev:gp:lpm_add_sub_component" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_pround.vhd" 146 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524997956097 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_6gj.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_6gj.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_6gj " "Found entity 1: add_sub_6gj" {  } { { "db/add_sub_6gj.tdf" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/db/add_sub_6gj.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524997956169 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524997956169 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_6gj FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_dft_bfp:\\gen_dft_1:bfpdft\|apn_fft_cmult_cpx2:\\gen_da2:cm1\|asj_fft_pround:u0\|LPM_ADD_SUB:\\gbrnd:nev:gp:lpm_add_sub_component\|add_sub_6gj:auto_generated " "Elaborating entity \"add_sub_6gj\" for hierarchy \"FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_dft_bfp:\\gen_dft_1:bfpdft\|apn_fft_cmult_cpx2:\\gen_da2:cm1\|asj_fft_pround:u0\|LPM_ADD_SUB:\\gbrnd:nev:gp:lpm_add_sub_component\|add_sub_6gj:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524997956170 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_fft_tdl FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_dft_bfp:\\gen_dft_1:bfpdft\|apn_fft_cmult_cpx2:\\gen_da2:cm1\|asj_fft_tdl:real_delay " "Elaborating entity \"asj_fft_tdl\" for hierarchy \"FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_dft_bfp:\\gen_dft_1:bfpdft\|apn_fft_cmult_cpx2:\\gen_da2:cm1\|asj_fft_tdl:real_delay\"" {  } { { "FFT/synthesis/submodules/apn_fft_cmult_cpx2.vhd" "real_delay" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/apn_fft_cmult_cpx2.vhd" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524997956326 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_fft_tdl_bit_rst FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_tdl_bit_rst:\\gen_dft_1:delay_blk_done " "Elaborating entity \"asj_fft_tdl_bit_rst\" for hierarchy \"FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_tdl_bit_rst:\\gen_dft_1:delay_blk_done\"" {  } { { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "\\gen_dft_1:delay_blk_done" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1549 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524997957332 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_fft_bfp_ctrl FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_bfp_ctrl:\\gen_dft_1:bfpc " "Elaborating entity \"asj_fft_bfp_ctrl\" for hierarchy \"FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_bfp_ctrl:\\gen_dft_1:bfpc\"" {  } { { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "\\gen_dft_1:bfpc" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1578 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524997957409 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_fft_tdl_bit_rst FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_bfp_ctrl:\\gen_dft_1:bfpc\|asj_fft_tdl_bit_rst:\\gen_quad_str_ctrl:gen_se_bfp:gen_4bit_accum:gen_disc:delay_next_pass " "Elaborating entity \"asj_fft_tdl_bit_rst\" for hierarchy \"FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_bfp_ctrl:\\gen_dft_1:bfpc\|asj_fft_tdl_bit_rst:\\gen_quad_str_ctrl:gen_se_bfp:gen_4bit_accum:gen_disc:delay_next_pass\"" {  } { { "FFT/synthesis/submodules/asj_fft_bfp_ctrl.vhd" "\\gen_quad_str_ctrl:gen_se_bfp:gen_4bit_accum:gen_disc:delay_next_pass" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_bfp_ctrl.vhd" 202 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524997957597 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_fft_tdl_bit_rst FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_tdl_bit_rst:\\gen_dft_1:delay_blk_done2 " "Elaborating entity \"asj_fft_tdl_bit_rst\" for hierarchy \"FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_tdl_bit_rst:\\gen_dft_1:delay_blk_done2\"" {  } { { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "\\gen_dft_1:delay_blk_done2" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1601 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524997957759 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_fft_twadgen FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_twadgen:twid_factors " "Elaborating entity \"asj_fft_twadgen\" for hierarchy \"FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_twadgen:twid_factors\"" {  } { { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "twid_factors" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1745 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524997957835 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_fft_3dp_rom FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_3dp_rom:twrom " "Elaborating entity \"asj_fft_3dp_rom\" for hierarchy \"FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_3dp_rom:twrom\"" {  } { { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "twrom" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1761 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524997958008 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "twid_rom FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:sin_1n " "Elaborating entity \"twid_rom\" for hierarchy \"FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:sin_1n\"" {  } { { "FFT/synthesis/submodules/asj_fft_3dp_rom.vhd" "\\gen_M4K:sin_1n" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_3dp_rom.vhd" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524997958171 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_fft_single_port_rom FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:sin_1n\|altera_fft_single_port_rom:\\gen_auto:rom_component " "Elaborating entity \"altera_fft_single_port_rom\" for hierarchy \"FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:sin_1n\|altera_fft_single_port_rom:\\gen_auto:rom_component\"" {  } { { "FFT/synthesis/submodules/twid_rom.vhd" "\\gen_auto:rom_component" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/twid_rom.vhd" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524997958331 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:sin_1n\|altera_fft_single_port_rom:\\gen_auto:rom_component\|altsyncram:\\old_ram_gen:old_ram_component " "Elaborating entity \"altsyncram\" for hierarchy \"FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:sin_1n\|altera_fft_single_port_rom:\\gen_auto:rom_component\|altsyncram:\\old_ram_gen:old_ram_component\"" {  } { { "FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" "\\old_ram_gen:old_ram_component" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524997958427 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_vd34.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_vd34.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_vd34 " "Found entity 1: altsyncram_vd34" {  } { { "db/altsyncram_vd34.tdf" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/db/altsyncram_vd34.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524997958543 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524997958543 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_vd34 FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:sin_1n\|altera_fft_single_port_rom:\\gen_auto:rom_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_vd34:auto_generated " "Elaborating entity \"altsyncram_vd34\" for hierarchy \"FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:sin_1n\|altera_fft_single_port_rom:\\gen_auto:rom_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_vd34:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524997958544 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "twid_rom FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:sin_2n " "Elaborating entity \"twid_rom\" for hierarchy \"FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:sin_2n\"" {  } { { "FFT/synthesis/submodules/asj_fft_3dp_rom.vhd" "\\gen_M4K:sin_2n" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_3dp_rom.vhd" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524997958677 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_fft_single_port_rom FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:sin_2n\|altera_fft_single_port_rom:\\gen_auto:rom_component " "Elaborating entity \"altera_fft_single_port_rom\" for hierarchy \"FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:sin_2n\|altera_fft_single_port_rom:\\gen_auto:rom_component\"" {  } { { "FFT/synthesis/submodules/twid_rom.vhd" "\\gen_auto:rom_component" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/twid_rom.vhd" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524997958764 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:sin_2n\|altera_fft_single_port_rom:\\gen_auto:rom_component\|altsyncram:\\old_ram_gen:old_ram_component " "Elaborating entity \"altsyncram\" for hierarchy \"FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:sin_2n\|altera_fft_single_port_rom:\\gen_auto:rom_component\|altsyncram:\\old_ram_gen:old_ram_component\"" {  } { { "FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" "\\old_ram_gen:old_ram_component" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524997958793 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_0e34.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_0e34.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_0e34 " "Found entity 1: altsyncram_0e34" {  } { { "db/altsyncram_0e34.tdf" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/db/altsyncram_0e34.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524997958891 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524997958891 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_0e34 FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:sin_2n\|altera_fft_single_port_rom:\\gen_auto:rom_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_0e34:auto_generated " "Elaborating entity \"altsyncram_0e34\" for hierarchy \"FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:sin_2n\|altera_fft_single_port_rom:\\gen_auto:rom_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_0e34:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524997958891 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "twid_rom FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:sin_3n " "Elaborating entity \"twid_rom\" for hierarchy \"FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:sin_3n\"" {  } { { "FFT/synthesis/submodules/asj_fft_3dp_rom.vhd" "\\gen_M4K:sin_3n" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_3dp_rom.vhd" 109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524997959031 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_fft_single_port_rom FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:sin_3n\|altera_fft_single_port_rom:\\gen_auto:rom_component " "Elaborating entity \"altera_fft_single_port_rom\" for hierarchy \"FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:sin_3n\|altera_fft_single_port_rom:\\gen_auto:rom_component\"" {  } { { "FFT/synthesis/submodules/twid_rom.vhd" "\\gen_auto:rom_component" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/twid_rom.vhd" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524997959097 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:sin_3n\|altera_fft_single_port_rom:\\gen_auto:rom_component\|altsyncram:\\old_ram_gen:old_ram_component " "Elaborating entity \"altsyncram\" for hierarchy \"FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:sin_3n\|altera_fft_single_port_rom:\\gen_auto:rom_component\|altsyncram:\\old_ram_gen:old_ram_component\"" {  } { { "FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" "\\old_ram_gen:old_ram_component" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524997959115 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_1e34.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_1e34.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_1e34 " "Found entity 1: altsyncram_1e34" {  } { { "db/altsyncram_1e34.tdf" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/db/altsyncram_1e34.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524997959210 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524997959210 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_1e34 FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:sin_3n\|altera_fft_single_port_rom:\\gen_auto:rom_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_1e34:auto_generated " "Elaborating entity \"altsyncram_1e34\" for hierarchy \"FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:sin_3n\|altera_fft_single_port_rom:\\gen_auto:rom_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_1e34:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524997959211 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "twid_rom FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:cos_1n " "Elaborating entity \"twid_rom\" for hierarchy \"FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:cos_1n\"" {  } { { "FFT/synthesis/submodules/asj_fft_3dp_rom.vhd" "\\gen_M4K:cos_1n" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_3dp_rom.vhd" 124 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524997959370 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_fft_single_port_rom FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:cos_1n\|altera_fft_single_port_rom:\\gen_auto:rom_component " "Elaborating entity \"altera_fft_single_port_rom\" for hierarchy \"FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:cos_1n\|altera_fft_single_port_rom:\\gen_auto:rom_component\"" {  } { { "FFT/synthesis/submodules/twid_rom.vhd" "\\gen_auto:rom_component" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/twid_rom.vhd" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524997959449 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:cos_1n\|altera_fft_single_port_rom:\\gen_auto:rom_component\|altsyncram:\\old_ram_gen:old_ram_component " "Elaborating entity \"altsyncram\" for hierarchy \"FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:cos_1n\|altera_fft_single_port_rom:\\gen_auto:rom_component\|altsyncram:\\old_ram_gen:old_ram_component\"" {  } { { "FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" "\\old_ram_gen:old_ram_component" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524997959477 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_qd34.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_qd34.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_qd34 " "Found entity 1: altsyncram_qd34" {  } { { "db/altsyncram_qd34.tdf" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/db/altsyncram_qd34.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524997959582 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524997959582 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_qd34 FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:cos_1n\|altera_fft_single_port_rom:\\gen_auto:rom_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_qd34:auto_generated " "Elaborating entity \"altsyncram_qd34\" for hierarchy \"FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:cos_1n\|altera_fft_single_port_rom:\\gen_auto:rom_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_qd34:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524997959583 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "twid_rom FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:cos_2n " "Elaborating entity \"twid_rom\" for hierarchy \"FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:cos_2n\"" {  } { { "FFT/synthesis/submodules/asj_fft_3dp_rom.vhd" "\\gen_M4K:cos_2n" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_3dp_rom.vhd" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524997959736 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_fft_single_port_rom FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:cos_2n\|altera_fft_single_port_rom:\\gen_auto:rom_component " "Elaborating entity \"altera_fft_single_port_rom\" for hierarchy \"FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:cos_2n\|altera_fft_single_port_rom:\\gen_auto:rom_component\"" {  } { { "FFT/synthesis/submodules/twid_rom.vhd" "\\gen_auto:rom_component" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/twid_rom.vhd" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524997959821 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:cos_2n\|altera_fft_single_port_rom:\\gen_auto:rom_component\|altsyncram:\\old_ram_gen:old_ram_component " "Elaborating entity \"altsyncram\" for hierarchy \"FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:cos_2n\|altera_fft_single_port_rom:\\gen_auto:rom_component\|altsyncram:\\old_ram_gen:old_ram_component\"" {  } { { "FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" "\\old_ram_gen:old_ram_component" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524997959851 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_rd34.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_rd34.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_rd34 " "Found entity 1: altsyncram_rd34" {  } { { "db/altsyncram_rd34.tdf" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/db/altsyncram_rd34.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524997959972 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524997959972 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_rd34 FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:cos_2n\|altera_fft_single_port_rom:\\gen_auto:rom_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_rd34:auto_generated " "Elaborating entity \"altsyncram_rd34\" for hierarchy \"FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:cos_2n\|altera_fft_single_port_rom:\\gen_auto:rom_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_rd34:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524997959973 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "twid_rom FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:cos_3n " "Elaborating entity \"twid_rom\" for hierarchy \"FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:cos_3n\"" {  } { { "FFT/synthesis/submodules/asj_fft_3dp_rom.vhd" "\\gen_M4K:cos_3n" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_3dp_rom.vhd" 154 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524997960117 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_fft_single_port_rom FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:cos_3n\|altera_fft_single_port_rom:\\gen_auto:rom_component " "Elaborating entity \"altera_fft_single_port_rom\" for hierarchy \"FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:cos_3n\|altera_fft_single_port_rom:\\gen_auto:rom_component\"" {  } { { "FFT/synthesis/submodules/twid_rom.vhd" "\\gen_auto:rom_component" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/twid_rom.vhd" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524997960251 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:cos_3n\|altera_fft_single_port_rom:\\gen_auto:rom_component\|altsyncram:\\old_ram_gen:old_ram_component " "Elaborating entity \"altsyncram\" for hierarchy \"FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:cos_3n\|altera_fft_single_port_rom:\\gen_auto:rom_component\|altsyncram:\\old_ram_gen:old_ram_component\"" {  } { { "FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" "\\old_ram_gen:old_ram_component" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524997960285 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_sd34.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_sd34.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_sd34 " "Found entity 1: altsyncram_sd34" {  } { { "db/altsyncram_sd34.tdf" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/db/altsyncram_sd34.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524997960402 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524997960402 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_sd34 FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:cos_3n\|altera_fft_single_port_rom:\\gen_auto:rom_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_sd34:auto_generated " "Elaborating entity \"altsyncram_sd34\" for hierarchy \"FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:cos_3n\|altera_fft_single_port_rom:\\gen_auto:rom_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_sd34:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524997960402 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_fft_lpprdadr2gen FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_lpprdadr2gen:\\gen_radix_2_last_pass:gen_lpp_addr " "Elaborating entity \"asj_fft_lpprdadr2gen\" for hierarchy \"FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_lpprdadr2gen:\\gen_radix_2_last_pass:gen_lpp_addr\"" {  } { { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "\\gen_radix_2_last_pass:gen_lpp_addr" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 2015 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524997960647 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_fft_tdl_bit_rst FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_lpprdadr2gen:\\gen_radix_2_last_pass:gen_lpp_addr\|asj_fft_tdl_bit_rst:delay_en " "Elaborating entity \"asj_fft_tdl_bit_rst\" for hierarchy \"FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_lpprdadr2gen:\\gen_radix_2_last_pass:gen_lpp_addr\|asj_fft_tdl_bit_rst:delay_en\"" {  } { { "FFT/synthesis/submodules/asj_fft_lpprdadr2gen.vhd" "delay_en" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_lpprdadr2gen.vhd" 108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524997960790 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_fft_tdl_rst FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_lpprdadr2gen:\\gen_radix_2_last_pass:gen_lpp_addr\|asj_fft_tdl_rst:\\gen_M4K:delay_swd " "Elaborating entity \"asj_fft_tdl_rst\" for hierarchy \"FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_lpprdadr2gen:\\gen_radix_2_last_pass:gen_lpp_addr\|asj_fft_tdl_rst:\\gen_M4K:delay_swd\"" {  } { { "FFT/synthesis/submodules/asj_fft_lpprdadr2gen.vhd" "\\gen_M4K:delay_swd" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_lpprdadr2gen.vhd" 159 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524997960857 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_fft_tdl_bit FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_tdl_bit:\\gen_radix_2_last_pass:delay_mid " "Elaborating entity \"asj_fft_tdl_bit\" for hierarchy \"FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_tdl_bit:\\gen_radix_2_last_pass:delay_mid\"" {  } { { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "\\gen_radix_2_last_pass:delay_mid" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 2169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524997961059 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_fft_lpp_serial_r2 FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_lpp_serial_r2:\\gen_radix_2_last_pass:lpp_r2 " "Elaborating entity \"asj_fft_lpp_serial_r2\" for hierarchy \"FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_lpp_serial_r2:\\gen_radix_2_last_pass:lpp_r2\"" {  } { { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "\\gen_radix_2_last_pass:lpp_r2" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 2221 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524997961183 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_fft_tdl_bit FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_lpp_serial_r2:\\gen_radix_2_last_pass:lpp_r2\|asj_fft_tdl_bit:\\gen_str_val:delay_val " "Elaborating entity \"asj_fft_tdl_bit\" for hierarchy \"FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_lpp_serial_r2:\\gen_radix_2_last_pass:lpp_r2\|asj_fft_tdl_bit:\\gen_str_val:delay_val\"" {  } { { "FFT/synthesis/submodules/asj_fft_lpp_serial_r2.vhd" "\\gen_str_val:delay_val" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_lpp_serial_r2.vhd" 159 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524997961528 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_fft_pround FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_lpp_serial_r2:\\gen_radix_2_last_pass:lpp_r2\|asj_fft_pround:\\gen_full_rnd:u0 " "Elaborating entity \"asj_fft_pround\" for hierarchy \"FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_lpp_serial_r2:\\gen_radix_2_last_pass:lpp_r2\|asj_fft_pround:\\gen_full_rnd:u0\"" {  } { { "FFT/synthesis/submodules/asj_fft_lpp_serial_r2.vhd" "\\gen_full_rnd:u0" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_lpp_serial_r2.vhd" 351 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524997961746 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_ADD_SUB FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_lpp_serial_r2:\\gen_radix_2_last_pass:lpp_r2\|asj_fft_pround:\\gen_full_rnd:u0\|LPM_ADD_SUB:\\gbrnd:nev:gp:lpm_add_sub_component " "Elaborating entity \"LPM_ADD_SUB\" for hierarchy \"FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_lpp_serial_r2:\\gen_radix_2_last_pass:lpp_r2\|asj_fft_pround:\\gen_full_rnd:u0\|LPM_ADD_SUB:\\gbrnd:nev:gp:lpm_add_sub_component\"" {  } { { "FFT/synthesis/submodules/asj_fft_pround.vhd" "\\gbrnd:nev:gp:lpm_add_sub_component" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_pround.vhd" 146 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524997961796 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_jsj.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_jsj.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_jsj " "Found entity 1: add_sub_jsj" {  } { { "db/add_sub_jsj.tdf" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/db/add_sub_jsj.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524997962111 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524997962111 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_jsj FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_lpp_serial_r2:\\gen_radix_2_last_pass:lpp_r2\|asj_fft_pround:\\gen_full_rnd:u0\|LPM_ADD_SUB:\\gbrnd:nev:gp:lpm_add_sub_component\|add_sub_jsj:auto_generated " "Elaborating entity \"add_sub_jsj\" for hierarchy \"FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_lpp_serial_r2:\\gen_radix_2_last_pass:lpp_r2\|asj_fft_pround:\\gen_full_rnd:u0\|LPM_ADD_SUB:\\gbrnd:nev:gp:lpm_add_sub_component\|add_sub_jsj:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524997962115 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_fft_tdl_bit_rst FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_tdl_bit_rst:delay_lpp_en " "Elaborating entity \"asj_fft_tdl_bit_rst\" for hierarchy \"FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_tdl_bit_rst:delay_lpp_en\"" {  } { { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "delay_lpp_en" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 2385 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524997962547 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Img_input Img_input:Img_input_inst " "Elaborating entity \"Img_input\" for hierarchy \"Img_input:Img_input_inst\"" {  } { { "FFT128.vhd" "Img_input_inst" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT128.vhd" 109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524997962629 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Img_input:Img_input_inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"Img_input:Img_input_inst\|altsyncram:altsyncram_component\"" {  } { { "Img_input.vhd" "altsyncram_component" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/Img_input.vhd" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524997962708 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Img_input:Img_input_inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"Img_input:Img_input_inst\|altsyncram:altsyncram_component\"" {  } { { "Img_input.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/Img_input.vhd" 63 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524997962769 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Img_input:Img_input_inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"Img_input:Img_input_inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a UNUSED " "Parameter \"address_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524997962771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524997962771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524997962771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524997962771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_a UNUSED " "Parameter \"byteena_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524997962771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_b NONE " "Parameter \"byteena_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524997962771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524997962771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_a USE_INPUT_CLKEN " "Parameter \"clock_enable_core_a\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524997962771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_b USE_INPUT_CLKEN " "Parameter \"clock_enable_core_b\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524997962771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524997962771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b NORMAL " "Parameter \"clock_enable_input_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524997962771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524997962771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b NORMAL " "Parameter \"clock_enable_output_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524997962771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524997962771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ecc_pipeline_stage_enabled FALSE " "Parameter \"ecc_pipeline_stage_enabled\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524997962771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524997962771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_in_les OFF " "Parameter \"implement_in_les\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524997962771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a UNUSED " "Parameter \"indata_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524997962771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524997962771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524997962771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file Img_input.mif " "Parameter \"init_file\" = \"Img_input.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524997962771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_A " "Parameter \"init_file_layout\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524997962771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524997962771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 128 " "Parameter \"numwords_a\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524997962771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 0 " "Parameter \"numwords_b\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524997962771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524997962771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524997962771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524997962771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524997962771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524997962771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524997962771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524997962771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr_b NONE " "Parameter \"rdcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524997962771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK1 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524997962771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524997962771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524997962771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524997962771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "stratixiv_m144k_allow_dual_clocks ON " "Parameter \"stratixiv_m144k_allow_dual_clocks\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524997962771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524997962771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 1 " "Parameter \"width_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524997962771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524997962771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524997962771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_eccstatus 3 " "Parameter \"width_eccstatus\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524997962771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 7 " "Parameter \"widthad_a\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524997962771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 1 " "Parameter \"widthad_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524997962771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a UNUSED " "Parameter \"wrcontrol_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524997962771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524997962771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524997962771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524997962771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524997962771 ""}  } { { "Img_input.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/Img_input.vhd" 63 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1524997962771 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_qg24.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_qg24.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_qg24 " "Found entity 1: altsyncram_qg24" {  } { { "db/altsyncram_qg24.tdf" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/db/altsyncram_qg24.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524997963058 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524997963058 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_qg24 Img_input:Img_input_inst\|altsyncram:altsyncram_component\|altsyncram_qg24:auto_generated " "Elaborating entity \"altsyncram_qg24\" for hierarchy \"Img_input:Img_input_inst\|altsyncram:altsyncram_component\|altsyncram_qg24:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524997963061 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Real_input Real_input:Real_input_inst " "Elaborating entity \"Real_input\" for hierarchy \"Real_input:Real_input_inst\"" {  } { { "FFT128.vhd" "Real_input_inst" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT128.vhd" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524997963212 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Real_input:Real_input_inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"Real_input:Real_input_inst\|altsyncram:altsyncram_component\"" {  } { { "Real_input.vhd" "altsyncram_component" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/Real_input.vhd" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524997963284 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Real_input:Real_input_inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"Real_input:Real_input_inst\|altsyncram:altsyncram_component\"" {  } { { "Real_input.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/Real_input.vhd" 63 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524997963336 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Real_input:Real_input_inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"Real_input:Real_input_inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a UNUSED " "Parameter \"address_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524997963338 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524997963338 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524997963338 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524997963338 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_a UNUSED " "Parameter \"byteena_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524997963338 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_b NONE " "Parameter \"byteena_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524997963338 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524997963338 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_a USE_INPUT_CLKEN " "Parameter \"clock_enable_core_a\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524997963338 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_b USE_INPUT_CLKEN " "Parameter \"clock_enable_core_b\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524997963338 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524997963338 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b NORMAL " "Parameter \"clock_enable_input_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524997963338 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524997963338 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b NORMAL " "Parameter \"clock_enable_output_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524997963338 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524997963338 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ecc_pipeline_stage_enabled FALSE " "Parameter \"ecc_pipeline_stage_enabled\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524997963338 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524997963338 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_in_les OFF " "Parameter \"implement_in_les\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524997963338 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a UNUSED " "Parameter \"indata_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524997963338 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524997963338 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524997963338 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file Real_input.mif " "Parameter \"init_file\" = \"Real_input.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524997963338 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_A " "Parameter \"init_file_layout\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524997963338 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524997963338 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 128 " "Parameter \"numwords_a\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524997963338 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 0 " "Parameter \"numwords_b\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524997963338 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524997963338 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524997963338 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524997963338 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524997963338 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524997963338 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524997963338 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524997963338 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr_b NONE " "Parameter \"rdcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524997963338 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK1 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524997963338 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524997963338 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524997963338 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524997963338 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "stratixiv_m144k_allow_dual_clocks ON " "Parameter \"stratixiv_m144k_allow_dual_clocks\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524997963338 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524997963338 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 1 " "Parameter \"width_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524997963338 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524997963338 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524997963338 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_eccstatus 3 " "Parameter \"width_eccstatus\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524997963338 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 7 " "Parameter \"widthad_a\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524997963338 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 1 " "Parameter \"widthad_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524997963338 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a UNUSED " "Parameter \"wrcontrol_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524997963338 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524997963338 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524997963338 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524997963338 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524997963338 ""}  } { { "Real_input.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/Real_input.vhd" 63 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1524997963338 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_1k24.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_1k24.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_1k24 " "Found entity 1: altsyncram_1k24" {  } { { "db/altsyncram_1k24.tdf" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/db/altsyncram_1k24.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524997963577 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524997963577 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_1k24 Real_input:Real_input_inst\|altsyncram:altsyncram_component\|altsyncram_1k24:auto_generated " "Elaborating entity \"altsyncram_1k24\" for hierarchy \"Real_input:Real_input_inst\|altsyncram:altsyncram_component\|altsyncram_1k24:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524997963579 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1524997966625 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2018.04.29.12:32:55 Progress: Loading sld00f2e8f8/alt_sld_fab_wrapper_hw.tcl " "2018.04.29.12:32:55 Progress: Loading sld00f2e8f8/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524997975267 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524997980147 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524997980476 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524997983902 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524997984137 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524997984396 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524997984704 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524997984714 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524997984715 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1524997985538 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld00f2e8f8/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld00f2e8f8/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld00f2e8f8/alt_sld_fab.v" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/db/ip/sld00f2e8f8/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524997986915 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524997986915 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld00f2e8f8/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld00f2e8f8/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld00f2e8f8/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/db/ip/sld00f2e8f8/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524997987303 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524997987303 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld00f2e8f8/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld00f2e8f8/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld00f2e8f8/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/db/ip/sld00f2e8f8/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524997987312 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524997987312 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld00f2e8f8/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld00f2e8f8/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld00f2e8f8/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/db/ip/sld00f2e8f8/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524997987580 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524997987580 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld00f2e8f8/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld00f2e8f8/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld00f2e8f8/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/db/ip/sld00f2e8f8/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 102 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524997987940 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld00f2e8f8/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/db/ip/sld00f2e8f8/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524997987940 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524997987940 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld00f2e8f8/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld00f2e8f8/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld00f2e8f8/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/db/ip/sld00f2e8f8/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524997988225 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524997988225 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_D\|asj_fft_data_ram:\\gen_rams:3:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[0\] " "Synthesized away node \"FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_D\|asj_fft_data_ram:\\gen_rams:3:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[0\]\"" {  } { { "db/altsyncram_d304.tdf" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/db/altsyncram_d304.tdf" 41 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1097 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/FFT.vhd" 58 0 0 } } { "FFT128.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT128.vhd" 87 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524997992134 "|FFT128|FFT:fft_inst|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_D|asj_fft_data_ram:\gen_rams:3:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_d304:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_D\|asj_fft_data_ram:\\gen_rams:3:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[1\] " "Synthesized away node \"FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_D\|asj_fft_data_ram:\\gen_rams:3:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[1\]\"" {  } { { "db/altsyncram_d304.tdf" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/db/altsyncram_d304.tdf" 72 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1097 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/FFT.vhd" 58 0 0 } } { "FFT128.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT128.vhd" 87 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524997992134 "|FFT128|FFT:fft_inst|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_D|asj_fft_data_ram:\gen_rams:3:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_d304:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_D\|asj_fft_data_ram:\\gen_rams:3:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[2\] " "Synthesized away node \"FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_D\|asj_fft_data_ram:\\gen_rams:3:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[2\]\"" {  } { { "db/altsyncram_d304.tdf" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/db/altsyncram_d304.tdf" 103 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1097 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/FFT.vhd" 58 0 0 } } { "FFT128.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT128.vhd" 87 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524997992134 "|FFT128|FFT:fft_inst|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_D|asj_fft_data_ram:\gen_rams:3:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_d304:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_D\|asj_fft_data_ram:\\gen_rams:3:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[3\] " "Synthesized away node \"FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_D\|asj_fft_data_ram:\\gen_rams:3:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[3\]\"" {  } { { "db/altsyncram_d304.tdf" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/db/altsyncram_d304.tdf" 134 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1097 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/FFT.vhd" 58 0 0 } } { "FFT128.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT128.vhd" 87 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524997992134 "|FFT128|FFT:fft_inst|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_D|asj_fft_data_ram:\gen_rams:3:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_d304:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_D\|asj_fft_data_ram:\\gen_rams:3:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[4\] " "Synthesized away node \"FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_D\|asj_fft_data_ram:\\gen_rams:3:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[4\]\"" {  } { { "db/altsyncram_d304.tdf" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/db/altsyncram_d304.tdf" 165 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1097 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/FFT.vhd" 58 0 0 } } { "FFT128.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT128.vhd" 87 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524997992134 "|FFT128|FFT:fft_inst|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_D|asj_fft_data_ram:\gen_rams:3:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_d304:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_D\|asj_fft_data_ram:\\gen_rams:3:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[5\] " "Synthesized away node \"FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_D\|asj_fft_data_ram:\\gen_rams:3:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[5\]\"" {  } { { "db/altsyncram_d304.tdf" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/db/altsyncram_d304.tdf" 196 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1097 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/FFT.vhd" 58 0 0 } } { "FFT128.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT128.vhd" 87 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524997992134 "|FFT128|FFT:fft_inst|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_D|asj_fft_data_ram:\gen_rams:3:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_d304:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_D\|asj_fft_data_ram:\\gen_rams:3:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[6\] " "Synthesized away node \"FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_D\|asj_fft_data_ram:\\gen_rams:3:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[6\]\"" {  } { { "db/altsyncram_d304.tdf" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/db/altsyncram_d304.tdf" 227 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1097 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/FFT.vhd" 58 0 0 } } { "FFT128.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT128.vhd" 87 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524997992134 "|FFT128|FFT:fft_inst|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_D|asj_fft_data_ram:\gen_rams:3:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_d304:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_D\|asj_fft_data_ram:\\gen_rams:3:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[7\] " "Synthesized away node \"FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_D\|asj_fft_data_ram:\\gen_rams:3:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[7\]\"" {  } { { "db/altsyncram_d304.tdf" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/db/altsyncram_d304.tdf" 258 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1097 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/FFT.vhd" 58 0 0 } } { "FFT128.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT128.vhd" 87 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524997992134 "|FFT128|FFT:fft_inst|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_D|asj_fft_data_ram:\gen_rams:3:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_d304:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_D\|asj_fft_data_ram:\\gen_rams:3:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[8\] " "Synthesized away node \"FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_D\|asj_fft_data_ram:\\gen_rams:3:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[8\]\"" {  } { { "db/altsyncram_d304.tdf" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/db/altsyncram_d304.tdf" 289 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1097 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/FFT.vhd" 58 0 0 } } { "FFT128.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT128.vhd" 87 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524997992134 "|FFT128|FFT:fft_inst|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_D|asj_fft_data_ram:\gen_rams:3:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_d304:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_D\|asj_fft_data_ram:\\gen_rams:3:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[9\] " "Synthesized away node \"FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_D\|asj_fft_data_ram:\\gen_rams:3:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[9\]\"" {  } { { "db/altsyncram_d304.tdf" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/db/altsyncram_d304.tdf" 320 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1097 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/FFT.vhd" 58 0 0 } } { "FFT128.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT128.vhd" 87 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524997992134 "|FFT128|FFT:fft_inst|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_D|asj_fft_data_ram:\gen_rams:3:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_d304:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_D\|asj_fft_data_ram:\\gen_rams:3:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[10\] " "Synthesized away node \"FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_D\|asj_fft_data_ram:\\gen_rams:3:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[10\]\"" {  } { { "db/altsyncram_d304.tdf" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/db/altsyncram_d304.tdf" 351 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1097 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/FFT.vhd" 58 0 0 } } { "FFT128.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT128.vhd" 87 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524997992134 "|FFT128|FFT:fft_inst|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_D|asj_fft_data_ram:\gen_rams:3:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_d304:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_D\|asj_fft_data_ram:\\gen_rams:3:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[11\] " "Synthesized away node \"FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_D\|asj_fft_data_ram:\\gen_rams:3:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[11\]\"" {  } { { "db/altsyncram_d304.tdf" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/db/altsyncram_d304.tdf" 382 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1097 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/FFT.vhd" 58 0 0 } } { "FFT128.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT128.vhd" 87 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524997992134 "|FFT128|FFT:fft_inst|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_D|asj_fft_data_ram:\gen_rams:3:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_d304:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_D\|asj_fft_data_ram:\\gen_rams:3:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[12\] " "Synthesized away node \"FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_D\|asj_fft_data_ram:\\gen_rams:3:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[12\]\"" {  } { { "db/altsyncram_d304.tdf" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/db/altsyncram_d304.tdf" 413 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1097 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/FFT.vhd" 58 0 0 } } { "FFT128.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT128.vhd" 87 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524997992134 "|FFT128|FFT:fft_inst|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_D|asj_fft_data_ram:\gen_rams:3:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_d304:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_D\|asj_fft_data_ram:\\gen_rams:3:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[13\] " "Synthesized away node \"FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_D\|asj_fft_data_ram:\\gen_rams:3:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[13\]\"" {  } { { "db/altsyncram_d304.tdf" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/db/altsyncram_d304.tdf" 444 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1097 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/FFT.vhd" 58 0 0 } } { "FFT128.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT128.vhd" 87 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524997992134 "|FFT128|FFT:fft_inst|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_D|asj_fft_data_ram:\gen_rams:3:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_d304:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_D\|asj_fft_data_ram:\\gen_rams:3:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[14\] " "Synthesized away node \"FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_D\|asj_fft_data_ram:\\gen_rams:3:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[14\]\"" {  } { { "db/altsyncram_d304.tdf" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/db/altsyncram_d304.tdf" 475 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1097 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/FFT.vhd" 58 0 0 } } { "FFT128.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT128.vhd" 87 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524997992134 "|FFT128|FFT:fft_inst|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_D|asj_fft_data_ram:\gen_rams:3:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_d304:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_D\|asj_fft_data_ram:\\gen_rams:3:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[15\] " "Synthesized away node \"FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_D\|asj_fft_data_ram:\\gen_rams:3:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[15\]\"" {  } { { "db/altsyncram_d304.tdf" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/db/altsyncram_d304.tdf" 506 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1097 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/FFT.vhd" 58 0 0 } } { "FFT128.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT128.vhd" 87 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524997992134 "|FFT128|FFT:fft_inst|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_D|asj_fft_data_ram:\gen_rams:3:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_d304:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_D\|asj_fft_data_ram:\\gen_rams:3:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[16\] " "Synthesized away node \"FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_D\|asj_fft_data_ram:\\gen_rams:3:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[16\]\"" {  } { { "db/altsyncram_d304.tdf" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/db/altsyncram_d304.tdf" 537 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1097 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/FFT.vhd" 58 0 0 } } { "FFT128.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT128.vhd" 87 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524997992134 "|FFT128|FFT:fft_inst|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_D|asj_fft_data_ram:\gen_rams:3:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_d304:auto_generated|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_D\|asj_fft_data_ram:\\gen_rams:3:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[17\] " "Synthesized away node \"FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_D\|asj_fft_data_ram:\\gen_rams:3:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[17\]\"" {  } { { "db/altsyncram_d304.tdf" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/db/altsyncram_d304.tdf" 568 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1097 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/FFT.vhd" 58 0 0 } } { "FFT128.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT128.vhd" 87 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524997992134 "|FFT128|FFT:fft_inst|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_D|asj_fft_data_ram:\gen_rams:3:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_d304:auto_generated|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_D\|asj_fft_data_ram:\\gen_rams:3:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[18\] " "Synthesized away node \"FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_D\|asj_fft_data_ram:\\gen_rams:3:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[18\]\"" {  } { { "db/altsyncram_d304.tdf" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/db/altsyncram_d304.tdf" 599 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1097 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/FFT.vhd" 58 0 0 } } { "FFT128.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT128.vhd" 87 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524997992134 "|FFT128|FFT:fft_inst|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_D|asj_fft_data_ram:\gen_rams:3:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_d304:auto_generated|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_D\|asj_fft_data_ram:\\gen_rams:3:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[19\] " "Synthesized away node \"FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_D\|asj_fft_data_ram:\\gen_rams:3:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[19\]\"" {  } { { "db/altsyncram_d304.tdf" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/db/altsyncram_d304.tdf" 630 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1097 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/FFT.vhd" 58 0 0 } } { "FFT128.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT128.vhd" 87 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524997992134 "|FFT128|FFT:fft_inst|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_D|asj_fft_data_ram:\gen_rams:3:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_d304:auto_generated|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_D\|asj_fft_data_ram:\\gen_rams:3:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[20\] " "Synthesized away node \"FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_D\|asj_fft_data_ram:\\gen_rams:3:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[20\]\"" {  } { { "db/altsyncram_d304.tdf" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/db/altsyncram_d304.tdf" 661 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1097 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/FFT.vhd" 58 0 0 } } { "FFT128.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT128.vhd" 87 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524997992134 "|FFT128|FFT:fft_inst|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_D|asj_fft_data_ram:\gen_rams:3:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_d304:auto_generated|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_D\|asj_fft_data_ram:\\gen_rams:3:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[21\] " "Synthesized away node \"FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_D\|asj_fft_data_ram:\\gen_rams:3:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[21\]\"" {  } { { "db/altsyncram_d304.tdf" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/db/altsyncram_d304.tdf" 692 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1097 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/FFT.vhd" 58 0 0 } } { "FFT128.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT128.vhd" 87 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524997992134 "|FFT128|FFT:fft_inst|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_D|asj_fft_data_ram:\gen_rams:3:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_d304:auto_generated|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_D\|asj_fft_data_ram:\\gen_rams:3:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[22\] " "Synthesized away node \"FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_D\|asj_fft_data_ram:\\gen_rams:3:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[22\]\"" {  } { { "db/altsyncram_d304.tdf" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/db/altsyncram_d304.tdf" 723 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1097 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/FFT.vhd" 58 0 0 } } { "FFT128.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT128.vhd" 87 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524997992134 "|FFT128|FFT:fft_inst|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_D|asj_fft_data_ram:\gen_rams:3:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_d304:auto_generated|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_D\|asj_fft_data_ram:\\gen_rams:3:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[23\] " "Synthesized away node \"FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_D\|asj_fft_data_ram:\\gen_rams:3:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[23\]\"" {  } { { "db/altsyncram_d304.tdf" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/db/altsyncram_d304.tdf" 754 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1097 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/FFT.vhd" 58 0 0 } } { "FFT128.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT128.vhd" 87 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524997992134 "|FFT128|FFT:fft_inst|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_D|asj_fft_data_ram:\gen_rams:3:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_d304:auto_generated|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_D\|asj_fft_data_ram:\\gen_rams:3:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[24\] " "Synthesized away node \"FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_D\|asj_fft_data_ram:\\gen_rams:3:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[24\]\"" {  } { { "db/altsyncram_d304.tdf" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/db/altsyncram_d304.tdf" 785 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1097 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/FFT.vhd" 58 0 0 } } { "FFT128.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT128.vhd" 87 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524997992134 "|FFT128|FFT:fft_inst|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_D|asj_fft_data_ram:\gen_rams:3:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_d304:auto_generated|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_D\|asj_fft_data_ram:\\gen_rams:3:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[25\] " "Synthesized away node \"FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_D\|asj_fft_data_ram:\\gen_rams:3:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[25\]\"" {  } { { "db/altsyncram_d304.tdf" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/db/altsyncram_d304.tdf" 816 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1097 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/FFT.vhd" 58 0 0 } } { "FFT128.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT128.vhd" 87 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524997992134 "|FFT128|FFT:fft_inst|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_D|asj_fft_data_ram:\gen_rams:3:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_d304:auto_generated|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_D\|asj_fft_data_ram:\\gen_rams:3:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[26\] " "Synthesized away node \"FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_D\|asj_fft_data_ram:\\gen_rams:3:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[26\]\"" {  } { { "db/altsyncram_d304.tdf" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/db/altsyncram_d304.tdf" 847 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1097 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/FFT.vhd" 58 0 0 } } { "FFT128.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT128.vhd" 87 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524997992134 "|FFT128|FFT:fft_inst|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_D|asj_fft_data_ram:\gen_rams:3:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_d304:auto_generated|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_D\|asj_fft_data_ram:\\gen_rams:3:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[27\] " "Synthesized away node \"FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_D\|asj_fft_data_ram:\\gen_rams:3:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[27\]\"" {  } { { "db/altsyncram_d304.tdf" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/db/altsyncram_d304.tdf" 878 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1097 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/FFT.vhd" 58 0 0 } } { "FFT128.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT128.vhd" 87 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524997992134 "|FFT128|FFT:fft_inst|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_D|asj_fft_data_ram:\gen_rams:3:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_d304:auto_generated|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_D\|asj_fft_data_ram:\\gen_rams:3:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[28\] " "Synthesized away node \"FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_D\|asj_fft_data_ram:\\gen_rams:3:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[28\]\"" {  } { { "db/altsyncram_d304.tdf" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/db/altsyncram_d304.tdf" 909 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1097 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/FFT.vhd" 58 0 0 } } { "FFT128.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT128.vhd" 87 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524997992134 "|FFT128|FFT:fft_inst|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_D|asj_fft_data_ram:\gen_rams:3:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_d304:auto_generated|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_D\|asj_fft_data_ram:\\gen_rams:3:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[29\] " "Synthesized away node \"FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_D\|asj_fft_data_ram:\\gen_rams:3:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[29\]\"" {  } { { "db/altsyncram_d304.tdf" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/db/altsyncram_d304.tdf" 940 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1097 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/FFT.vhd" 58 0 0 } } { "FFT128.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT128.vhd" 87 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524997992134 "|FFT128|FFT:fft_inst|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_D|asj_fft_data_ram:\gen_rams:3:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_d304:auto_generated|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_D\|asj_fft_data_ram:\\gen_rams:3:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[30\] " "Synthesized away node \"FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_D\|asj_fft_data_ram:\\gen_rams:3:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[30\]\"" {  } { { "db/altsyncram_d304.tdf" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/db/altsyncram_d304.tdf" 971 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1097 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/FFT.vhd" 58 0 0 } } { "FFT128.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT128.vhd" 87 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524997992134 "|FFT128|FFT:fft_inst|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_D|asj_fft_data_ram:\gen_rams:3:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_d304:auto_generated|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_D\|asj_fft_data_ram:\\gen_rams:3:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[31\] " "Synthesized away node \"FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_D\|asj_fft_data_ram:\\gen_rams:3:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[31\]\"" {  } { { "db/altsyncram_d304.tdf" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/db/altsyncram_d304.tdf" 1002 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1097 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/FFT.vhd" 58 0 0 } } { "FFT128.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT128.vhd" 87 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524997992134 "|FFT128|FFT:fft_inst|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_D|asj_fft_data_ram:\gen_rams:3:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_d304:auto_generated|ram_block1a31"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_D\|asj_fft_data_ram:\\gen_rams:2:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[0\] " "Synthesized away node \"FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_D\|asj_fft_data_ram:\\gen_rams:2:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[0\]\"" {  } { { "db/altsyncram_d304.tdf" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/db/altsyncram_d304.tdf" 41 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1097 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/FFT.vhd" 58 0 0 } } { "FFT128.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT128.vhd" 87 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524997992134 "|FFT128|FFT:fft_inst|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_D|asj_fft_data_ram:\gen_rams:2:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_d304:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_D\|asj_fft_data_ram:\\gen_rams:2:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[1\] " "Synthesized away node \"FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_D\|asj_fft_data_ram:\\gen_rams:2:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[1\]\"" {  } { { "db/altsyncram_d304.tdf" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/db/altsyncram_d304.tdf" 72 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1097 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/FFT.vhd" 58 0 0 } } { "FFT128.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT128.vhd" 87 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524997992134 "|FFT128|FFT:fft_inst|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_D|asj_fft_data_ram:\gen_rams:2:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_d304:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_D\|asj_fft_data_ram:\\gen_rams:2:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[2\] " "Synthesized away node \"FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_D\|asj_fft_data_ram:\\gen_rams:2:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[2\]\"" {  } { { "db/altsyncram_d304.tdf" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/db/altsyncram_d304.tdf" 103 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1097 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/FFT.vhd" 58 0 0 } } { "FFT128.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT128.vhd" 87 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524997992134 "|FFT128|FFT:fft_inst|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_D|asj_fft_data_ram:\gen_rams:2:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_d304:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_D\|asj_fft_data_ram:\\gen_rams:2:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[3\] " "Synthesized away node \"FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_D\|asj_fft_data_ram:\\gen_rams:2:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[3\]\"" {  } { { "db/altsyncram_d304.tdf" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/db/altsyncram_d304.tdf" 134 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1097 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/FFT.vhd" 58 0 0 } } { "FFT128.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT128.vhd" 87 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524997992134 "|FFT128|FFT:fft_inst|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_D|asj_fft_data_ram:\gen_rams:2:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_d304:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_D\|asj_fft_data_ram:\\gen_rams:2:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[4\] " "Synthesized away node \"FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_D\|asj_fft_data_ram:\\gen_rams:2:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[4\]\"" {  } { { "db/altsyncram_d304.tdf" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/db/altsyncram_d304.tdf" 165 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1097 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/FFT.vhd" 58 0 0 } } { "FFT128.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT128.vhd" 87 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524997992134 "|FFT128|FFT:fft_inst|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_D|asj_fft_data_ram:\gen_rams:2:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_d304:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_D\|asj_fft_data_ram:\\gen_rams:2:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[5\] " "Synthesized away node \"FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_D\|asj_fft_data_ram:\\gen_rams:2:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[5\]\"" {  } { { "db/altsyncram_d304.tdf" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/db/altsyncram_d304.tdf" 196 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1097 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/FFT.vhd" 58 0 0 } } { "FFT128.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT128.vhd" 87 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524997992134 "|FFT128|FFT:fft_inst|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_D|asj_fft_data_ram:\gen_rams:2:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_d304:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_D\|asj_fft_data_ram:\\gen_rams:2:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[6\] " "Synthesized away node \"FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_D\|asj_fft_data_ram:\\gen_rams:2:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[6\]\"" {  } { { "db/altsyncram_d304.tdf" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/db/altsyncram_d304.tdf" 227 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1097 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/FFT.vhd" 58 0 0 } } { "FFT128.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT128.vhd" 87 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524997992134 "|FFT128|FFT:fft_inst|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_D|asj_fft_data_ram:\gen_rams:2:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_d304:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_D\|asj_fft_data_ram:\\gen_rams:2:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[7\] " "Synthesized away node \"FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_D\|asj_fft_data_ram:\\gen_rams:2:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[7\]\"" {  } { { "db/altsyncram_d304.tdf" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/db/altsyncram_d304.tdf" 258 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1097 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/FFT.vhd" 58 0 0 } } { "FFT128.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT128.vhd" 87 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524997992134 "|FFT128|FFT:fft_inst|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_D|asj_fft_data_ram:\gen_rams:2:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_d304:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_D\|asj_fft_data_ram:\\gen_rams:2:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[8\] " "Synthesized away node \"FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_D\|asj_fft_data_ram:\\gen_rams:2:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[8\]\"" {  } { { "db/altsyncram_d304.tdf" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/db/altsyncram_d304.tdf" 289 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1097 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/FFT.vhd" 58 0 0 } } { "FFT128.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT128.vhd" 87 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524997992134 "|FFT128|FFT:fft_inst|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_D|asj_fft_data_ram:\gen_rams:2:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_d304:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_D\|asj_fft_data_ram:\\gen_rams:2:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[9\] " "Synthesized away node \"FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_D\|asj_fft_data_ram:\\gen_rams:2:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[9\]\"" {  } { { "db/altsyncram_d304.tdf" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/db/altsyncram_d304.tdf" 320 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1097 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/FFT.vhd" 58 0 0 } } { "FFT128.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT128.vhd" 87 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524997992134 "|FFT128|FFT:fft_inst|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_D|asj_fft_data_ram:\gen_rams:2:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_d304:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_D\|asj_fft_data_ram:\\gen_rams:2:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[10\] " "Synthesized away node \"FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_D\|asj_fft_data_ram:\\gen_rams:2:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[10\]\"" {  } { { "db/altsyncram_d304.tdf" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/db/altsyncram_d304.tdf" 351 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1097 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/FFT.vhd" 58 0 0 } } { "FFT128.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT128.vhd" 87 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524997992134 "|FFT128|FFT:fft_inst|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_D|asj_fft_data_ram:\gen_rams:2:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_d304:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_D\|asj_fft_data_ram:\\gen_rams:2:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[11\] " "Synthesized away node \"FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_D\|asj_fft_data_ram:\\gen_rams:2:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[11\]\"" {  } { { "db/altsyncram_d304.tdf" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/db/altsyncram_d304.tdf" 382 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1097 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/FFT.vhd" 58 0 0 } } { "FFT128.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT128.vhd" 87 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524997992134 "|FFT128|FFT:fft_inst|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_D|asj_fft_data_ram:\gen_rams:2:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_d304:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_D\|asj_fft_data_ram:\\gen_rams:2:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[12\] " "Synthesized away node \"FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_D\|asj_fft_data_ram:\\gen_rams:2:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[12\]\"" {  } { { "db/altsyncram_d304.tdf" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/db/altsyncram_d304.tdf" 413 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1097 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/FFT.vhd" 58 0 0 } } { "FFT128.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT128.vhd" 87 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524997992134 "|FFT128|FFT:fft_inst|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_D|asj_fft_data_ram:\gen_rams:2:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_d304:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_D\|asj_fft_data_ram:\\gen_rams:2:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[13\] " "Synthesized away node \"FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_D\|asj_fft_data_ram:\\gen_rams:2:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[13\]\"" {  } { { "db/altsyncram_d304.tdf" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/db/altsyncram_d304.tdf" 444 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1097 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/FFT.vhd" 58 0 0 } } { "FFT128.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT128.vhd" 87 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524997992134 "|FFT128|FFT:fft_inst|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_D|asj_fft_data_ram:\gen_rams:2:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_d304:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_D\|asj_fft_data_ram:\\gen_rams:2:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[14\] " "Synthesized away node \"FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_D\|asj_fft_data_ram:\\gen_rams:2:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[14\]\"" {  } { { "db/altsyncram_d304.tdf" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/db/altsyncram_d304.tdf" 475 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1097 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/FFT.vhd" 58 0 0 } } { "FFT128.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT128.vhd" 87 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524997992134 "|FFT128|FFT:fft_inst|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_D|asj_fft_data_ram:\gen_rams:2:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_d304:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_D\|asj_fft_data_ram:\\gen_rams:2:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[15\] " "Synthesized away node \"FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_D\|asj_fft_data_ram:\\gen_rams:2:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[15\]\"" {  } { { "db/altsyncram_d304.tdf" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/db/altsyncram_d304.tdf" 506 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1097 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/FFT.vhd" 58 0 0 } } { "FFT128.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT128.vhd" 87 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524997992134 "|FFT128|FFT:fft_inst|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_D|asj_fft_data_ram:\gen_rams:2:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_d304:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_D\|asj_fft_data_ram:\\gen_rams:2:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[16\] " "Synthesized away node \"FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_D\|asj_fft_data_ram:\\gen_rams:2:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[16\]\"" {  } { { "db/altsyncram_d304.tdf" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/db/altsyncram_d304.tdf" 537 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1097 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/FFT.vhd" 58 0 0 } } { "FFT128.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT128.vhd" 87 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524997992134 "|FFT128|FFT:fft_inst|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_D|asj_fft_data_ram:\gen_rams:2:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_d304:auto_generated|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_D\|asj_fft_data_ram:\\gen_rams:2:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[17\] " "Synthesized away node \"FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_D\|asj_fft_data_ram:\\gen_rams:2:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[17\]\"" {  } { { "db/altsyncram_d304.tdf" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/db/altsyncram_d304.tdf" 568 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1097 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/FFT.vhd" 58 0 0 } } { "FFT128.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT128.vhd" 87 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524997992134 "|FFT128|FFT:fft_inst|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_D|asj_fft_data_ram:\gen_rams:2:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_d304:auto_generated|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_D\|asj_fft_data_ram:\\gen_rams:2:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[18\] " "Synthesized away node \"FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_D\|asj_fft_data_ram:\\gen_rams:2:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[18\]\"" {  } { { "db/altsyncram_d304.tdf" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/db/altsyncram_d304.tdf" 599 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1097 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/FFT.vhd" 58 0 0 } } { "FFT128.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT128.vhd" 87 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524997992134 "|FFT128|FFT:fft_inst|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_D|asj_fft_data_ram:\gen_rams:2:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_d304:auto_generated|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_D\|asj_fft_data_ram:\\gen_rams:2:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[19\] " "Synthesized away node \"FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_D\|asj_fft_data_ram:\\gen_rams:2:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[19\]\"" {  } { { "db/altsyncram_d304.tdf" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/db/altsyncram_d304.tdf" 630 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1097 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/FFT.vhd" 58 0 0 } } { "FFT128.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT128.vhd" 87 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524997992134 "|FFT128|FFT:fft_inst|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_D|asj_fft_data_ram:\gen_rams:2:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_d304:auto_generated|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_D\|asj_fft_data_ram:\\gen_rams:2:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[20\] " "Synthesized away node \"FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_D\|asj_fft_data_ram:\\gen_rams:2:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[20\]\"" {  } { { "db/altsyncram_d304.tdf" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/db/altsyncram_d304.tdf" 661 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1097 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/FFT.vhd" 58 0 0 } } { "FFT128.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT128.vhd" 87 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524997992134 "|FFT128|FFT:fft_inst|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_D|asj_fft_data_ram:\gen_rams:2:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_d304:auto_generated|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_D\|asj_fft_data_ram:\\gen_rams:2:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[21\] " "Synthesized away node \"FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_D\|asj_fft_data_ram:\\gen_rams:2:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[21\]\"" {  } { { "db/altsyncram_d304.tdf" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/db/altsyncram_d304.tdf" 692 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1097 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/FFT.vhd" 58 0 0 } } { "FFT128.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT128.vhd" 87 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524997992134 "|FFT128|FFT:fft_inst|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_D|asj_fft_data_ram:\gen_rams:2:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_d304:auto_generated|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_D\|asj_fft_data_ram:\\gen_rams:2:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[22\] " "Synthesized away node \"FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_D\|asj_fft_data_ram:\\gen_rams:2:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[22\]\"" {  } { { "db/altsyncram_d304.tdf" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/db/altsyncram_d304.tdf" 723 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1097 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/FFT.vhd" 58 0 0 } } { "FFT128.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT128.vhd" 87 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524997992134 "|FFT128|FFT:fft_inst|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_D|asj_fft_data_ram:\gen_rams:2:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_d304:auto_generated|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_D\|asj_fft_data_ram:\\gen_rams:2:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[23\] " "Synthesized away node \"FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_D\|asj_fft_data_ram:\\gen_rams:2:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[23\]\"" {  } { { "db/altsyncram_d304.tdf" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/db/altsyncram_d304.tdf" 754 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1097 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/FFT.vhd" 58 0 0 } } { "FFT128.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT128.vhd" 87 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524997992134 "|FFT128|FFT:fft_inst|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_D|asj_fft_data_ram:\gen_rams:2:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_d304:auto_generated|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_D\|asj_fft_data_ram:\\gen_rams:2:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[24\] " "Synthesized away node \"FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_D\|asj_fft_data_ram:\\gen_rams:2:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[24\]\"" {  } { { "db/altsyncram_d304.tdf" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/db/altsyncram_d304.tdf" 785 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1097 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/FFT.vhd" 58 0 0 } } { "FFT128.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT128.vhd" 87 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524997992134 "|FFT128|FFT:fft_inst|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_D|asj_fft_data_ram:\gen_rams:2:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_d304:auto_generated|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_D\|asj_fft_data_ram:\\gen_rams:2:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[25\] " "Synthesized away node \"FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_D\|asj_fft_data_ram:\\gen_rams:2:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[25\]\"" {  } { { "db/altsyncram_d304.tdf" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/db/altsyncram_d304.tdf" 816 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1097 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/FFT.vhd" 58 0 0 } } { "FFT128.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT128.vhd" 87 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524997992134 "|FFT128|FFT:fft_inst|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_D|asj_fft_data_ram:\gen_rams:2:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_d304:auto_generated|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_D\|asj_fft_data_ram:\\gen_rams:2:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[26\] " "Synthesized away node \"FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_D\|asj_fft_data_ram:\\gen_rams:2:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[26\]\"" {  } { { "db/altsyncram_d304.tdf" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/db/altsyncram_d304.tdf" 847 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1097 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/FFT.vhd" 58 0 0 } } { "FFT128.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT128.vhd" 87 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524997992134 "|FFT128|FFT:fft_inst|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_D|asj_fft_data_ram:\gen_rams:2:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_d304:auto_generated|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_D\|asj_fft_data_ram:\\gen_rams:2:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[27\] " "Synthesized away node \"FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_D\|asj_fft_data_ram:\\gen_rams:2:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[27\]\"" {  } { { "db/altsyncram_d304.tdf" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/db/altsyncram_d304.tdf" 878 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1097 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/FFT.vhd" 58 0 0 } } { "FFT128.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT128.vhd" 87 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524997992134 "|FFT128|FFT:fft_inst|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_D|asj_fft_data_ram:\gen_rams:2:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_d304:auto_generated|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_D\|asj_fft_data_ram:\\gen_rams:2:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[28\] " "Synthesized away node \"FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_D\|asj_fft_data_ram:\\gen_rams:2:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[28\]\"" {  } { { "db/altsyncram_d304.tdf" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/db/altsyncram_d304.tdf" 909 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1097 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/FFT.vhd" 58 0 0 } } { "FFT128.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT128.vhd" 87 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524997992134 "|FFT128|FFT:fft_inst|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_D|asj_fft_data_ram:\gen_rams:2:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_d304:auto_generated|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_D\|asj_fft_data_ram:\\gen_rams:2:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[29\] " "Synthesized away node \"FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_D\|asj_fft_data_ram:\\gen_rams:2:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[29\]\"" {  } { { "db/altsyncram_d304.tdf" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/db/altsyncram_d304.tdf" 940 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1097 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/FFT.vhd" 58 0 0 } } { "FFT128.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT128.vhd" 87 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524997992134 "|FFT128|FFT:fft_inst|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_D|asj_fft_data_ram:\gen_rams:2:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_d304:auto_generated|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_D\|asj_fft_data_ram:\\gen_rams:2:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[30\] " "Synthesized away node \"FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_D\|asj_fft_data_ram:\\gen_rams:2:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[30\]\"" {  } { { "db/altsyncram_d304.tdf" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/db/altsyncram_d304.tdf" 971 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1097 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/FFT.vhd" 58 0 0 } } { "FFT128.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT128.vhd" 87 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524997992134 "|FFT128|FFT:fft_inst|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_D|asj_fft_data_ram:\gen_rams:2:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_d304:auto_generated|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_D\|asj_fft_data_ram:\\gen_rams:2:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[31\] " "Synthesized away node \"FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_D\|asj_fft_data_ram:\\gen_rams:2:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[31\]\"" {  } { { "db/altsyncram_d304.tdf" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/db/altsyncram_d304.tdf" 1002 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1097 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/FFT.vhd" 58 0 0 } } { "FFT128.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT128.vhd" 87 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524997992134 "|FFT128|FFT:fft_inst|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_D|asj_fft_data_ram:\gen_rams:2:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_d304:auto_generated|ram_block1a31"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_D\|asj_fft_data_ram:\\gen_rams:1:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[0\] " "Synthesized away node \"FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_D\|asj_fft_data_ram:\\gen_rams:1:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[0\]\"" {  } { { "db/altsyncram_d304.tdf" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/db/altsyncram_d304.tdf" 41 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1097 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/FFT.vhd" 58 0 0 } } { "FFT128.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT128.vhd" 87 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524997992134 "|FFT128|FFT:fft_inst|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_D|asj_fft_data_ram:\gen_rams:1:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_d304:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_D\|asj_fft_data_ram:\\gen_rams:1:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[1\] " "Synthesized away node \"FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_D\|asj_fft_data_ram:\\gen_rams:1:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[1\]\"" {  } { { "db/altsyncram_d304.tdf" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/db/altsyncram_d304.tdf" 72 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1097 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/FFT.vhd" 58 0 0 } } { "FFT128.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT128.vhd" 87 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524997992134 "|FFT128|FFT:fft_inst|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_D|asj_fft_data_ram:\gen_rams:1:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_d304:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_D\|asj_fft_data_ram:\\gen_rams:1:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[2\] " "Synthesized away node \"FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_D\|asj_fft_data_ram:\\gen_rams:1:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[2\]\"" {  } { { "db/altsyncram_d304.tdf" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/db/altsyncram_d304.tdf" 103 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1097 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/FFT.vhd" 58 0 0 } } { "FFT128.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT128.vhd" 87 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524997992134 "|FFT128|FFT:fft_inst|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_D|asj_fft_data_ram:\gen_rams:1:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_d304:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_D\|asj_fft_data_ram:\\gen_rams:1:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[3\] " "Synthesized away node \"FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_D\|asj_fft_data_ram:\\gen_rams:1:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[3\]\"" {  } { { "db/altsyncram_d304.tdf" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/db/altsyncram_d304.tdf" 134 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1097 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/FFT.vhd" 58 0 0 } } { "FFT128.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT128.vhd" 87 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524997992134 "|FFT128|FFT:fft_inst|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_D|asj_fft_data_ram:\gen_rams:1:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_d304:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_D\|asj_fft_data_ram:\\gen_rams:1:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[4\] " "Synthesized away node \"FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_D\|asj_fft_data_ram:\\gen_rams:1:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[4\]\"" {  } { { "db/altsyncram_d304.tdf" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/db/altsyncram_d304.tdf" 165 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1097 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/FFT.vhd" 58 0 0 } } { "FFT128.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT128.vhd" 87 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524997992134 "|FFT128|FFT:fft_inst|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_D|asj_fft_data_ram:\gen_rams:1:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_d304:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_D\|asj_fft_data_ram:\\gen_rams:1:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[5\] " "Synthesized away node \"FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_D\|asj_fft_data_ram:\\gen_rams:1:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[5\]\"" {  } { { "db/altsyncram_d304.tdf" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/db/altsyncram_d304.tdf" 196 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1097 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/FFT.vhd" 58 0 0 } } { "FFT128.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT128.vhd" 87 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524997992134 "|FFT128|FFT:fft_inst|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_D|asj_fft_data_ram:\gen_rams:1:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_d304:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_D\|asj_fft_data_ram:\\gen_rams:1:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[6\] " "Synthesized away node \"FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_D\|asj_fft_data_ram:\\gen_rams:1:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[6\]\"" {  } { { "db/altsyncram_d304.tdf" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/db/altsyncram_d304.tdf" 227 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1097 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/FFT.vhd" 58 0 0 } } { "FFT128.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT128.vhd" 87 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524997992134 "|FFT128|FFT:fft_inst|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_D|asj_fft_data_ram:\gen_rams:1:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_d304:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_D\|asj_fft_data_ram:\\gen_rams:1:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[7\] " "Synthesized away node \"FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_D\|asj_fft_data_ram:\\gen_rams:1:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[7\]\"" {  } { { "db/altsyncram_d304.tdf" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/db/altsyncram_d304.tdf" 258 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1097 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/FFT.vhd" 58 0 0 } } { "FFT128.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT128.vhd" 87 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524997992134 "|FFT128|FFT:fft_inst|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_D|asj_fft_data_ram:\gen_rams:1:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_d304:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_D\|asj_fft_data_ram:\\gen_rams:1:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[8\] " "Synthesized away node \"FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_D\|asj_fft_data_ram:\\gen_rams:1:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[8\]\"" {  } { { "db/altsyncram_d304.tdf" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/db/altsyncram_d304.tdf" 289 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1097 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/FFT.vhd" 58 0 0 } } { "FFT128.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT128.vhd" 87 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524997992134 "|FFT128|FFT:fft_inst|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_D|asj_fft_data_ram:\gen_rams:1:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_d304:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_D\|asj_fft_data_ram:\\gen_rams:1:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[9\] " "Synthesized away node \"FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_D\|asj_fft_data_ram:\\gen_rams:1:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[9\]\"" {  } { { "db/altsyncram_d304.tdf" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/db/altsyncram_d304.tdf" 320 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1097 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/FFT.vhd" 58 0 0 } } { "FFT128.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT128.vhd" 87 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524997992134 "|FFT128|FFT:fft_inst|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_D|asj_fft_data_ram:\gen_rams:1:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_d304:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_D\|asj_fft_data_ram:\\gen_rams:1:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[10\] " "Synthesized away node \"FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_D\|asj_fft_data_ram:\\gen_rams:1:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[10\]\"" {  } { { "db/altsyncram_d304.tdf" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/db/altsyncram_d304.tdf" 351 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1097 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/FFT.vhd" 58 0 0 } } { "FFT128.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT128.vhd" 87 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524997992134 "|FFT128|FFT:fft_inst|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_D|asj_fft_data_ram:\gen_rams:1:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_d304:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_D\|asj_fft_data_ram:\\gen_rams:1:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[11\] " "Synthesized away node \"FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_D\|asj_fft_data_ram:\\gen_rams:1:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[11\]\"" {  } { { "db/altsyncram_d304.tdf" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/db/altsyncram_d304.tdf" 382 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1097 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/FFT.vhd" 58 0 0 } } { "FFT128.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT128.vhd" 87 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524997992134 "|FFT128|FFT:fft_inst|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_D|asj_fft_data_ram:\gen_rams:1:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_d304:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_D\|asj_fft_data_ram:\\gen_rams:1:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[12\] " "Synthesized away node \"FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_D\|asj_fft_data_ram:\\gen_rams:1:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[12\]\"" {  } { { "db/altsyncram_d304.tdf" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/db/altsyncram_d304.tdf" 413 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1097 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/FFT.vhd" 58 0 0 } } { "FFT128.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT128.vhd" 87 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524997992134 "|FFT128|FFT:fft_inst|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_D|asj_fft_data_ram:\gen_rams:1:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_d304:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_D\|asj_fft_data_ram:\\gen_rams:1:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[13\] " "Synthesized away node \"FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_D\|asj_fft_data_ram:\\gen_rams:1:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[13\]\"" {  } { { "db/altsyncram_d304.tdf" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/db/altsyncram_d304.tdf" 444 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1097 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/FFT.vhd" 58 0 0 } } { "FFT128.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT128.vhd" 87 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524997992134 "|FFT128|FFT:fft_inst|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_D|asj_fft_data_ram:\gen_rams:1:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_d304:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_D\|asj_fft_data_ram:\\gen_rams:1:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[14\] " "Synthesized away node \"FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_D\|asj_fft_data_ram:\\gen_rams:1:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[14\]\"" {  } { { "db/altsyncram_d304.tdf" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/db/altsyncram_d304.tdf" 475 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1097 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/FFT.vhd" 58 0 0 } } { "FFT128.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT128.vhd" 87 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524997992134 "|FFT128|FFT:fft_inst|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_D|asj_fft_data_ram:\gen_rams:1:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_d304:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_D\|asj_fft_data_ram:\\gen_rams:1:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[15\] " "Synthesized away node \"FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_D\|asj_fft_data_ram:\\gen_rams:1:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[15\]\"" {  } { { "db/altsyncram_d304.tdf" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/db/altsyncram_d304.tdf" 506 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1097 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/FFT.vhd" 58 0 0 } } { "FFT128.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT128.vhd" 87 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524997992134 "|FFT128|FFT:fft_inst|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_D|asj_fft_data_ram:\gen_rams:1:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_d304:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_D\|asj_fft_data_ram:\\gen_rams:1:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[16\] " "Synthesized away node \"FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_D\|asj_fft_data_ram:\\gen_rams:1:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[16\]\"" {  } { { "db/altsyncram_d304.tdf" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/db/altsyncram_d304.tdf" 537 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1097 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/FFT.vhd" 58 0 0 } } { "FFT128.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT128.vhd" 87 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524997992134 "|FFT128|FFT:fft_inst|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_D|asj_fft_data_ram:\gen_rams:1:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_d304:auto_generated|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_D\|asj_fft_data_ram:\\gen_rams:1:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[17\] " "Synthesized away node \"FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_D\|asj_fft_data_ram:\\gen_rams:1:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[17\]\"" {  } { { "db/altsyncram_d304.tdf" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/db/altsyncram_d304.tdf" 568 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1097 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/FFT.vhd" 58 0 0 } } { "FFT128.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT128.vhd" 87 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524997992134 "|FFT128|FFT:fft_inst|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_D|asj_fft_data_ram:\gen_rams:1:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_d304:auto_generated|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_D\|asj_fft_data_ram:\\gen_rams:1:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[18\] " "Synthesized away node \"FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_D\|asj_fft_data_ram:\\gen_rams:1:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[18\]\"" {  } { { "db/altsyncram_d304.tdf" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/db/altsyncram_d304.tdf" 599 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1097 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/FFT.vhd" 58 0 0 } } { "FFT128.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT128.vhd" 87 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524997992134 "|FFT128|FFT:fft_inst|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_D|asj_fft_data_ram:\gen_rams:1:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_d304:auto_generated|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_D\|asj_fft_data_ram:\\gen_rams:1:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[19\] " "Synthesized away node \"FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_D\|asj_fft_data_ram:\\gen_rams:1:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[19\]\"" {  } { { "db/altsyncram_d304.tdf" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/db/altsyncram_d304.tdf" 630 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1097 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/FFT.vhd" 58 0 0 } } { "FFT128.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT128.vhd" 87 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524997992134 "|FFT128|FFT:fft_inst|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_D|asj_fft_data_ram:\gen_rams:1:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_d304:auto_generated|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_D\|asj_fft_data_ram:\\gen_rams:1:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[20\] " "Synthesized away node \"FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_D\|asj_fft_data_ram:\\gen_rams:1:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[20\]\"" {  } { { "db/altsyncram_d304.tdf" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/db/altsyncram_d304.tdf" 661 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1097 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/FFT.vhd" 58 0 0 } } { "FFT128.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT128.vhd" 87 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524997992134 "|FFT128|FFT:fft_inst|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_D|asj_fft_data_ram:\gen_rams:1:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_d304:auto_generated|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_D\|asj_fft_data_ram:\\gen_rams:1:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[21\] " "Synthesized away node \"FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_D\|asj_fft_data_ram:\\gen_rams:1:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[21\]\"" {  } { { "db/altsyncram_d304.tdf" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/db/altsyncram_d304.tdf" 692 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1097 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/FFT.vhd" 58 0 0 } } { "FFT128.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT128.vhd" 87 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524997992134 "|FFT128|FFT:fft_inst|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_D|asj_fft_data_ram:\gen_rams:1:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_d304:auto_generated|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_D\|asj_fft_data_ram:\\gen_rams:1:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[22\] " "Synthesized away node \"FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_D\|asj_fft_data_ram:\\gen_rams:1:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[22\]\"" {  } { { "db/altsyncram_d304.tdf" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/db/altsyncram_d304.tdf" 723 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1097 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/FFT.vhd" 58 0 0 } } { "FFT128.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT128.vhd" 87 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524997992134 "|FFT128|FFT:fft_inst|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_D|asj_fft_data_ram:\gen_rams:1:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_d304:auto_generated|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_D\|asj_fft_data_ram:\\gen_rams:1:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[23\] " "Synthesized away node \"FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_D\|asj_fft_data_ram:\\gen_rams:1:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[23\]\"" {  } { { "db/altsyncram_d304.tdf" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/db/altsyncram_d304.tdf" 754 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1097 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/FFT.vhd" 58 0 0 } } { "FFT128.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT128.vhd" 87 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524997992134 "|FFT128|FFT:fft_inst|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_D|asj_fft_data_ram:\gen_rams:1:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_d304:auto_generated|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_D\|asj_fft_data_ram:\\gen_rams:1:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[24\] " "Synthesized away node \"FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_D\|asj_fft_data_ram:\\gen_rams:1:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[24\]\"" {  } { { "db/altsyncram_d304.tdf" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/db/altsyncram_d304.tdf" 785 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1097 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/FFT.vhd" 58 0 0 } } { "FFT128.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT128.vhd" 87 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524997992134 "|FFT128|FFT:fft_inst|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_D|asj_fft_data_ram:\gen_rams:1:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_d304:auto_generated|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_D\|asj_fft_data_ram:\\gen_rams:1:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[25\] " "Synthesized away node \"FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_D\|asj_fft_data_ram:\\gen_rams:1:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[25\]\"" {  } { { "db/altsyncram_d304.tdf" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/db/altsyncram_d304.tdf" 816 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1097 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/FFT.vhd" 58 0 0 } } { "FFT128.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT128.vhd" 87 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524997992134 "|FFT128|FFT:fft_inst|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_D|asj_fft_data_ram:\gen_rams:1:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_d304:auto_generated|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_D\|asj_fft_data_ram:\\gen_rams:1:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[26\] " "Synthesized away node \"FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_D\|asj_fft_data_ram:\\gen_rams:1:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[26\]\"" {  } { { "db/altsyncram_d304.tdf" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/db/altsyncram_d304.tdf" 847 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1097 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/FFT.vhd" 58 0 0 } } { "FFT128.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT128.vhd" 87 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524997992134 "|FFT128|FFT:fft_inst|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_D|asj_fft_data_ram:\gen_rams:1:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_d304:auto_generated|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_D\|asj_fft_data_ram:\\gen_rams:1:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[27\] " "Synthesized away node \"FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_D\|asj_fft_data_ram:\\gen_rams:1:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[27\]\"" {  } { { "db/altsyncram_d304.tdf" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/db/altsyncram_d304.tdf" 878 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1097 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/FFT.vhd" 58 0 0 } } { "FFT128.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT128.vhd" 87 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524997992134 "|FFT128|FFT:fft_inst|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_D|asj_fft_data_ram:\gen_rams:1:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_d304:auto_generated|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_D\|asj_fft_data_ram:\\gen_rams:1:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[28\] " "Synthesized away node \"FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_D\|asj_fft_data_ram:\\gen_rams:1:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[28\]\"" {  } { { "db/altsyncram_d304.tdf" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/db/altsyncram_d304.tdf" 909 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1097 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/FFT.vhd" 58 0 0 } } { "FFT128.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT128.vhd" 87 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524997992134 "|FFT128|FFT:fft_inst|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_D|asj_fft_data_ram:\gen_rams:1:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_d304:auto_generated|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_D\|asj_fft_data_ram:\\gen_rams:1:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[29\] " "Synthesized away node \"FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_D\|asj_fft_data_ram:\\gen_rams:1:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[29\]\"" {  } { { "db/altsyncram_d304.tdf" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/db/altsyncram_d304.tdf" 940 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1097 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/FFT.vhd" 58 0 0 } } { "FFT128.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT128.vhd" 87 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524997992134 "|FFT128|FFT:fft_inst|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_D|asj_fft_data_ram:\gen_rams:1:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_d304:auto_generated|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_D\|asj_fft_data_ram:\\gen_rams:1:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[30\] " "Synthesized away node \"FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_D\|asj_fft_data_ram:\\gen_rams:1:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[30\]\"" {  } { { "db/altsyncram_d304.tdf" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/db/altsyncram_d304.tdf" 971 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1097 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/FFT.vhd" 58 0 0 } } { "FFT128.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT128.vhd" 87 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524997992134 "|FFT128|FFT:fft_inst|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_D|asj_fft_data_ram:\gen_rams:1:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_d304:auto_generated|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_D\|asj_fft_data_ram:\\gen_rams:1:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[31\] " "Synthesized away node \"FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_D\|asj_fft_data_ram:\\gen_rams:1:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[31\]\"" {  } { { "db/altsyncram_d304.tdf" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/db/altsyncram_d304.tdf" 1002 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1097 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/FFT.vhd" 58 0 0 } } { "FFT128.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT128.vhd" 87 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524997992134 "|FFT128|FFT:fft_inst|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_D|asj_fft_data_ram:\gen_rams:1:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_d304:auto_generated|ram_block1a31"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_D\|asj_fft_data_ram:\\gen_rams:0:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[0\] " "Synthesized away node \"FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_D\|asj_fft_data_ram:\\gen_rams:0:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[0\]\"" {  } { { "db/altsyncram_d304.tdf" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/db/altsyncram_d304.tdf" 41 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1097 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/FFT.vhd" 58 0 0 } } { "FFT128.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT128.vhd" 87 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524997992134 "|FFT128|FFT:fft_inst|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_D|asj_fft_data_ram:\gen_rams:0:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_d304:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_D\|asj_fft_data_ram:\\gen_rams:0:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[1\] " "Synthesized away node \"FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_D\|asj_fft_data_ram:\\gen_rams:0:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[1\]\"" {  } { { "db/altsyncram_d304.tdf" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/db/altsyncram_d304.tdf" 72 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1097 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/FFT.vhd" 58 0 0 } } { "FFT128.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT128.vhd" 87 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524997992134 "|FFT128|FFT:fft_inst|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_D|asj_fft_data_ram:\gen_rams:0:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_d304:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_D\|asj_fft_data_ram:\\gen_rams:0:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[2\] " "Synthesized away node \"FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_D\|asj_fft_data_ram:\\gen_rams:0:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[2\]\"" {  } { { "db/altsyncram_d304.tdf" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/db/altsyncram_d304.tdf" 103 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1097 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/FFT.vhd" 58 0 0 } } { "FFT128.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT128.vhd" 87 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524997992134 "|FFT128|FFT:fft_inst|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_D|asj_fft_data_ram:\gen_rams:0:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_d304:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_D\|asj_fft_data_ram:\\gen_rams:0:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[3\] " "Synthesized away node \"FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_D\|asj_fft_data_ram:\\gen_rams:0:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[3\]\"" {  } { { "db/altsyncram_d304.tdf" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/db/altsyncram_d304.tdf" 134 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1097 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/FFT.vhd" 58 0 0 } } { "FFT128.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT128.vhd" 87 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524997992134 "|FFT128|FFT:fft_inst|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_D|asj_fft_data_ram:\gen_rams:0:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_d304:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_D\|asj_fft_data_ram:\\gen_rams:0:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[4\] " "Synthesized away node \"FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_D\|asj_fft_data_ram:\\gen_rams:0:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[4\]\"" {  } { { "db/altsyncram_d304.tdf" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/db/altsyncram_d304.tdf" 165 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1097 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/FFT.vhd" 58 0 0 } } { "FFT128.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT128.vhd" 87 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524997992134 "|FFT128|FFT:fft_inst|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_D|asj_fft_data_ram:\gen_rams:0:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_d304:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_D\|asj_fft_data_ram:\\gen_rams:0:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[5\] " "Synthesized away node \"FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_D\|asj_fft_data_ram:\\gen_rams:0:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[5\]\"" {  } { { "db/altsyncram_d304.tdf" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/db/altsyncram_d304.tdf" 196 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1097 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/FFT.vhd" 58 0 0 } } { "FFT128.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT128.vhd" 87 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524997992134 "|FFT128|FFT:fft_inst|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_D|asj_fft_data_ram:\gen_rams:0:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_d304:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_D\|asj_fft_data_ram:\\gen_rams:0:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[6\] " "Synthesized away node \"FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_D\|asj_fft_data_ram:\\gen_rams:0:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[6\]\"" {  } { { "db/altsyncram_d304.tdf" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/db/altsyncram_d304.tdf" 227 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1097 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/FFT.vhd" 58 0 0 } } { "FFT128.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT128.vhd" 87 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524997992134 "|FFT128|FFT:fft_inst|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_D|asj_fft_data_ram:\gen_rams:0:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_d304:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_D\|asj_fft_data_ram:\\gen_rams:0:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[7\] " "Synthesized away node \"FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_D\|asj_fft_data_ram:\\gen_rams:0:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[7\]\"" {  } { { "db/altsyncram_d304.tdf" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/db/altsyncram_d304.tdf" 258 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1097 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/FFT.vhd" 58 0 0 } } { "FFT128.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT128.vhd" 87 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524997992134 "|FFT128|FFT:fft_inst|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_D|asj_fft_data_ram:\gen_rams:0:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_d304:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_D\|asj_fft_data_ram:\\gen_rams:0:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[8\] " "Synthesized away node \"FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_D\|asj_fft_data_ram:\\gen_rams:0:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[8\]\"" {  } { { "db/altsyncram_d304.tdf" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/db/altsyncram_d304.tdf" 289 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1097 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/FFT.vhd" 58 0 0 } } { "FFT128.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT128.vhd" 87 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524997992134 "|FFT128|FFT:fft_inst|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_D|asj_fft_data_ram:\gen_rams:0:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_d304:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_D\|asj_fft_data_ram:\\gen_rams:0:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[9\] " "Synthesized away node \"FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_D\|asj_fft_data_ram:\\gen_rams:0:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[9\]\"" {  } { { "db/altsyncram_d304.tdf" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/db/altsyncram_d304.tdf" 320 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1097 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/FFT.vhd" 58 0 0 } } { "FFT128.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT128.vhd" 87 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524997992134 "|FFT128|FFT:fft_inst|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_D|asj_fft_data_ram:\gen_rams:0:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_d304:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_D\|asj_fft_data_ram:\\gen_rams:0:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[10\] " "Synthesized away node \"FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_D\|asj_fft_data_ram:\\gen_rams:0:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[10\]\"" {  } { { "db/altsyncram_d304.tdf" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/db/altsyncram_d304.tdf" 351 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1097 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/FFT.vhd" 58 0 0 } } { "FFT128.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT128.vhd" 87 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524997992134 "|FFT128|FFT:fft_inst|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_D|asj_fft_data_ram:\gen_rams:0:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_d304:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_D\|asj_fft_data_ram:\\gen_rams:0:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[11\] " "Synthesized away node \"FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_D\|asj_fft_data_ram:\\gen_rams:0:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[11\]\"" {  } { { "db/altsyncram_d304.tdf" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/db/altsyncram_d304.tdf" 382 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1097 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/FFT.vhd" 58 0 0 } } { "FFT128.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT128.vhd" 87 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524997992134 "|FFT128|FFT:fft_inst|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_D|asj_fft_data_ram:\gen_rams:0:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_d304:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_D\|asj_fft_data_ram:\\gen_rams:0:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[12\] " "Synthesized away node \"FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_D\|asj_fft_data_ram:\\gen_rams:0:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[12\]\"" {  } { { "db/altsyncram_d304.tdf" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/db/altsyncram_d304.tdf" 413 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1097 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/FFT.vhd" 58 0 0 } } { "FFT128.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT128.vhd" 87 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524997992134 "|FFT128|FFT:fft_inst|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_D|asj_fft_data_ram:\gen_rams:0:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_d304:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_D\|asj_fft_data_ram:\\gen_rams:0:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[13\] " "Synthesized away node \"FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_D\|asj_fft_data_ram:\\gen_rams:0:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[13\]\"" {  } { { "db/altsyncram_d304.tdf" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/db/altsyncram_d304.tdf" 444 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1097 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/FFT.vhd" 58 0 0 } } { "FFT128.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT128.vhd" 87 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524997992134 "|FFT128|FFT:fft_inst|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_D|asj_fft_data_ram:\gen_rams:0:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_d304:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_D\|asj_fft_data_ram:\\gen_rams:0:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[14\] " "Synthesized away node \"FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_D\|asj_fft_data_ram:\\gen_rams:0:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[14\]\"" {  } { { "db/altsyncram_d304.tdf" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/db/altsyncram_d304.tdf" 475 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1097 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/FFT.vhd" 58 0 0 } } { "FFT128.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT128.vhd" 87 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524997992134 "|FFT128|FFT:fft_inst|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_D|asj_fft_data_ram:\gen_rams:0:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_d304:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_D\|asj_fft_data_ram:\\gen_rams:0:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[15\] " "Synthesized away node \"FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_D\|asj_fft_data_ram:\\gen_rams:0:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[15\]\"" {  } { { "db/altsyncram_d304.tdf" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/db/altsyncram_d304.tdf" 506 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1097 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/FFT.vhd" 58 0 0 } } { "FFT128.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT128.vhd" 87 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524997992134 "|FFT128|FFT:fft_inst|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_D|asj_fft_data_ram:\gen_rams:0:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_d304:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_D\|asj_fft_data_ram:\\gen_rams:0:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[16\] " "Synthesized away node \"FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_D\|asj_fft_data_ram:\\gen_rams:0:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[16\]\"" {  } { { "db/altsyncram_d304.tdf" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/db/altsyncram_d304.tdf" 537 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1097 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/FFT.vhd" 58 0 0 } } { "FFT128.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT128.vhd" 87 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524997992134 "|FFT128|FFT:fft_inst|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_D|asj_fft_data_ram:\gen_rams:0:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_d304:auto_generated|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_D\|asj_fft_data_ram:\\gen_rams:0:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[17\] " "Synthesized away node \"FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_D\|asj_fft_data_ram:\\gen_rams:0:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[17\]\"" {  } { { "db/altsyncram_d304.tdf" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/db/altsyncram_d304.tdf" 568 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1097 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/FFT.vhd" 58 0 0 } } { "FFT128.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT128.vhd" 87 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524997992134 "|FFT128|FFT:fft_inst|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_D|asj_fft_data_ram:\gen_rams:0:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_d304:auto_generated|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_D\|asj_fft_data_ram:\\gen_rams:0:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[18\] " "Synthesized away node \"FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_D\|asj_fft_data_ram:\\gen_rams:0:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[18\]\"" {  } { { "db/altsyncram_d304.tdf" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/db/altsyncram_d304.tdf" 599 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1097 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/FFT.vhd" 58 0 0 } } { "FFT128.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT128.vhd" 87 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524997992134 "|FFT128|FFT:fft_inst|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_D|asj_fft_data_ram:\gen_rams:0:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_d304:auto_generated|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_D\|asj_fft_data_ram:\\gen_rams:0:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[19\] " "Synthesized away node \"FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_D\|asj_fft_data_ram:\\gen_rams:0:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[19\]\"" {  } { { "db/altsyncram_d304.tdf" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/db/altsyncram_d304.tdf" 630 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1097 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/FFT.vhd" 58 0 0 } } { "FFT128.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT128.vhd" 87 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524997992134 "|FFT128|FFT:fft_inst|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_D|asj_fft_data_ram:\gen_rams:0:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_d304:auto_generated|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_D\|asj_fft_data_ram:\\gen_rams:0:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[20\] " "Synthesized away node \"FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_D\|asj_fft_data_ram:\\gen_rams:0:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[20\]\"" {  } { { "db/altsyncram_d304.tdf" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/db/altsyncram_d304.tdf" 661 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1097 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/FFT.vhd" 58 0 0 } } { "FFT128.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT128.vhd" 87 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524997992134 "|FFT128|FFT:fft_inst|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_D|asj_fft_data_ram:\gen_rams:0:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_d304:auto_generated|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_D\|asj_fft_data_ram:\\gen_rams:0:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[21\] " "Synthesized away node \"FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_D\|asj_fft_data_ram:\\gen_rams:0:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[21\]\"" {  } { { "db/altsyncram_d304.tdf" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/db/altsyncram_d304.tdf" 692 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1097 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/FFT.vhd" 58 0 0 } } { "FFT128.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT128.vhd" 87 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524997992134 "|FFT128|FFT:fft_inst|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_D|asj_fft_data_ram:\gen_rams:0:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_d304:auto_generated|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_D\|asj_fft_data_ram:\\gen_rams:0:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[22\] " "Synthesized away node \"FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_D\|asj_fft_data_ram:\\gen_rams:0:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[22\]\"" {  } { { "db/altsyncram_d304.tdf" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/db/altsyncram_d304.tdf" 723 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1097 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/FFT.vhd" 58 0 0 } } { "FFT128.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT128.vhd" 87 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524997992134 "|FFT128|FFT:fft_inst|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_D|asj_fft_data_ram:\gen_rams:0:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_d304:auto_generated|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_D\|asj_fft_data_ram:\\gen_rams:0:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[23\] " "Synthesized away node \"FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_D\|asj_fft_data_ram:\\gen_rams:0:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[23\]\"" {  } { { "db/altsyncram_d304.tdf" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/db/altsyncram_d304.tdf" 754 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1097 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/FFT.vhd" 58 0 0 } } { "FFT128.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT128.vhd" 87 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524997992134 "|FFT128|FFT:fft_inst|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_D|asj_fft_data_ram:\gen_rams:0:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_d304:auto_generated|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_D\|asj_fft_data_ram:\\gen_rams:0:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[24\] " "Synthesized away node \"FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_D\|asj_fft_data_ram:\\gen_rams:0:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[24\]\"" {  } { { "db/altsyncram_d304.tdf" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/db/altsyncram_d304.tdf" 785 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1097 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/FFT.vhd" 58 0 0 } } { "FFT128.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT128.vhd" 87 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524997992134 "|FFT128|FFT:fft_inst|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_D|asj_fft_data_ram:\gen_rams:0:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_d304:auto_generated|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_D\|asj_fft_data_ram:\\gen_rams:0:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[25\] " "Synthesized away node \"FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_D\|asj_fft_data_ram:\\gen_rams:0:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[25\]\"" {  } { { "db/altsyncram_d304.tdf" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/db/altsyncram_d304.tdf" 816 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1097 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/FFT.vhd" 58 0 0 } } { "FFT128.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT128.vhd" 87 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524997992134 "|FFT128|FFT:fft_inst|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_D|asj_fft_data_ram:\gen_rams:0:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_d304:auto_generated|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_D\|asj_fft_data_ram:\\gen_rams:0:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[26\] " "Synthesized away node \"FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_D\|asj_fft_data_ram:\\gen_rams:0:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[26\]\"" {  } { { "db/altsyncram_d304.tdf" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/db/altsyncram_d304.tdf" 847 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1097 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/FFT.vhd" 58 0 0 } } { "FFT128.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT128.vhd" 87 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524997992134 "|FFT128|FFT:fft_inst|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_D|asj_fft_data_ram:\gen_rams:0:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_d304:auto_generated|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_D\|asj_fft_data_ram:\\gen_rams:0:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[27\] " "Synthesized away node \"FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_D\|asj_fft_data_ram:\\gen_rams:0:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[27\]\"" {  } { { "db/altsyncram_d304.tdf" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/db/altsyncram_d304.tdf" 878 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1097 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/FFT.vhd" 58 0 0 } } { "FFT128.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT128.vhd" 87 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524997992134 "|FFT128|FFT:fft_inst|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_D|asj_fft_data_ram:\gen_rams:0:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_d304:auto_generated|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_D\|asj_fft_data_ram:\\gen_rams:0:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[28\] " "Synthesized away node \"FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_D\|asj_fft_data_ram:\\gen_rams:0:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[28\]\"" {  } { { "db/altsyncram_d304.tdf" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/db/altsyncram_d304.tdf" 909 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1097 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/FFT.vhd" 58 0 0 } } { "FFT128.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT128.vhd" 87 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524997992134 "|FFT128|FFT:fft_inst|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_D|asj_fft_data_ram:\gen_rams:0:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_d304:auto_generated|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_D\|asj_fft_data_ram:\\gen_rams:0:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[29\] " "Synthesized away node \"FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_D\|asj_fft_data_ram:\\gen_rams:0:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[29\]\"" {  } { { "db/altsyncram_d304.tdf" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/db/altsyncram_d304.tdf" 940 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1097 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/FFT.vhd" 58 0 0 } } { "FFT128.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT128.vhd" 87 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524997992134 "|FFT128|FFT:fft_inst|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_D|asj_fft_data_ram:\gen_rams:0:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_d304:auto_generated|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_D\|asj_fft_data_ram:\\gen_rams:0:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[30\] " "Synthesized away node \"FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_D\|asj_fft_data_ram:\\gen_rams:0:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[30\]\"" {  } { { "db/altsyncram_d304.tdf" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/db/altsyncram_d304.tdf" 971 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1097 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/FFT.vhd" 58 0 0 } } { "FFT128.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT128.vhd" 87 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524997992134 "|FFT128|FFT:fft_inst|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_D|asj_fft_data_ram:\gen_rams:0:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_d304:auto_generated|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_D\|asj_fft_data_ram:\\gen_rams:0:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[31\] " "Synthesized away node \"FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_D\|asj_fft_data_ram:\\gen_rams:0:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[31\]\"" {  } { { "db/altsyncram_d304.tdf" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/db/altsyncram_d304.tdf" 1002 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1097 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/FFT.vhd" 58 0 0 } } { "FFT128.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT128.vhd" 87 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524997992134 "|FFT128|FFT:fft_inst|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_D|asj_fft_data_ram:\gen_rams:0:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_d304:auto_generated|ram_block1a31"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_C\|asj_fft_data_ram:\\gen_rams:3:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[0\] " "Synthesized away node \"FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_C\|asj_fft_data_ram:\\gen_rams:3:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[0\]\"" {  } { { "db/altsyncram_d304.tdf" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/db/altsyncram_d304.tdf" 41 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1077 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/FFT.vhd" 58 0 0 } } { "FFT128.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT128.vhd" 87 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524997992134 "|FFT128|FFT:fft_inst|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_C|asj_fft_data_ram:\gen_rams:3:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_d304:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_C\|asj_fft_data_ram:\\gen_rams:3:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[1\] " "Synthesized away node \"FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_C\|asj_fft_data_ram:\\gen_rams:3:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[1\]\"" {  } { { "db/altsyncram_d304.tdf" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/db/altsyncram_d304.tdf" 72 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1077 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/FFT.vhd" 58 0 0 } } { "FFT128.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT128.vhd" 87 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524997992134 "|FFT128|FFT:fft_inst|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_C|asj_fft_data_ram:\gen_rams:3:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_d304:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_C\|asj_fft_data_ram:\\gen_rams:3:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[2\] " "Synthesized away node \"FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_C\|asj_fft_data_ram:\\gen_rams:3:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[2\]\"" {  } { { "db/altsyncram_d304.tdf" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/db/altsyncram_d304.tdf" 103 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1077 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/FFT.vhd" 58 0 0 } } { "FFT128.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT128.vhd" 87 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524997992134 "|FFT128|FFT:fft_inst|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_C|asj_fft_data_ram:\gen_rams:3:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_d304:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_C\|asj_fft_data_ram:\\gen_rams:3:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[3\] " "Synthesized away node \"FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_C\|asj_fft_data_ram:\\gen_rams:3:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[3\]\"" {  } { { "db/altsyncram_d304.tdf" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/db/altsyncram_d304.tdf" 134 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1077 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/FFT.vhd" 58 0 0 } } { "FFT128.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT128.vhd" 87 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524997992134 "|FFT128|FFT:fft_inst|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_C|asj_fft_data_ram:\gen_rams:3:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_d304:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_C\|asj_fft_data_ram:\\gen_rams:3:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[4\] " "Synthesized away node \"FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_C\|asj_fft_data_ram:\\gen_rams:3:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[4\]\"" {  } { { "db/altsyncram_d304.tdf" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/db/altsyncram_d304.tdf" 165 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1077 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/FFT.vhd" 58 0 0 } } { "FFT128.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT128.vhd" 87 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524997992134 "|FFT128|FFT:fft_inst|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_C|asj_fft_data_ram:\gen_rams:3:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_d304:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_C\|asj_fft_data_ram:\\gen_rams:3:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[5\] " "Synthesized away node \"FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_C\|asj_fft_data_ram:\\gen_rams:3:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[5\]\"" {  } { { "db/altsyncram_d304.tdf" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/db/altsyncram_d304.tdf" 196 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1077 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/FFT.vhd" 58 0 0 } } { "FFT128.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT128.vhd" 87 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524997992134 "|FFT128|FFT:fft_inst|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_C|asj_fft_data_ram:\gen_rams:3:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_d304:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_C\|asj_fft_data_ram:\\gen_rams:3:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[6\] " "Synthesized away node \"FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_C\|asj_fft_data_ram:\\gen_rams:3:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[6\]\"" {  } { { "db/altsyncram_d304.tdf" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/db/altsyncram_d304.tdf" 227 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1077 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/FFT.vhd" 58 0 0 } } { "FFT128.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT128.vhd" 87 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524997992134 "|FFT128|FFT:fft_inst|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_C|asj_fft_data_ram:\gen_rams:3:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_d304:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_C\|asj_fft_data_ram:\\gen_rams:3:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[7\] " "Synthesized away node \"FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_C\|asj_fft_data_ram:\\gen_rams:3:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[7\]\"" {  } { { "db/altsyncram_d304.tdf" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/db/altsyncram_d304.tdf" 258 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1077 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/FFT.vhd" 58 0 0 } } { "FFT128.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT128.vhd" 87 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524997992134 "|FFT128|FFT:fft_inst|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_C|asj_fft_data_ram:\gen_rams:3:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_d304:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_C\|asj_fft_data_ram:\\gen_rams:3:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[8\] " "Synthesized away node \"FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_C\|asj_fft_data_ram:\\gen_rams:3:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[8\]\"" {  } { { "db/altsyncram_d304.tdf" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/db/altsyncram_d304.tdf" 289 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1077 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/FFT.vhd" 58 0 0 } } { "FFT128.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT128.vhd" 87 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524997992134 "|FFT128|FFT:fft_inst|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_C|asj_fft_data_ram:\gen_rams:3:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_d304:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_C\|asj_fft_data_ram:\\gen_rams:3:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[9\] " "Synthesized away node \"FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_C\|asj_fft_data_ram:\\gen_rams:3:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[9\]\"" {  } { { "db/altsyncram_d304.tdf" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/db/altsyncram_d304.tdf" 320 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1077 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/FFT.vhd" 58 0 0 } } { "FFT128.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT128.vhd" 87 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524997992134 "|FFT128|FFT:fft_inst|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_C|asj_fft_data_ram:\gen_rams:3:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_d304:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_C\|asj_fft_data_ram:\\gen_rams:3:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[10\] " "Synthesized away node \"FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_C\|asj_fft_data_ram:\\gen_rams:3:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[10\]\"" {  } { { "db/altsyncram_d304.tdf" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/db/altsyncram_d304.tdf" 351 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1077 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/FFT.vhd" 58 0 0 } } { "FFT128.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT128.vhd" 87 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524997992134 "|FFT128|FFT:fft_inst|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_C|asj_fft_data_ram:\gen_rams:3:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_d304:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_C\|asj_fft_data_ram:\\gen_rams:3:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[11\] " "Synthesized away node \"FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_C\|asj_fft_data_ram:\\gen_rams:3:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[11\]\"" {  } { { "db/altsyncram_d304.tdf" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/db/altsyncram_d304.tdf" 382 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1077 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/FFT.vhd" 58 0 0 } } { "FFT128.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT128.vhd" 87 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524997992134 "|FFT128|FFT:fft_inst|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_C|asj_fft_data_ram:\gen_rams:3:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_d304:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_C\|asj_fft_data_ram:\\gen_rams:3:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[12\] " "Synthesized away node \"FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_C\|asj_fft_data_ram:\\gen_rams:3:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[12\]\"" {  } { { "db/altsyncram_d304.tdf" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/db/altsyncram_d304.tdf" 413 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1077 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/FFT.vhd" 58 0 0 } } { "FFT128.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT128.vhd" 87 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524997992134 "|FFT128|FFT:fft_inst|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_C|asj_fft_data_ram:\gen_rams:3:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_d304:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_C\|asj_fft_data_ram:\\gen_rams:3:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[13\] " "Synthesized away node \"FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_C\|asj_fft_data_ram:\\gen_rams:3:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[13\]\"" {  } { { "db/altsyncram_d304.tdf" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/db/altsyncram_d304.tdf" 444 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1077 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/FFT.vhd" 58 0 0 } } { "FFT128.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT128.vhd" 87 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524997992134 "|FFT128|FFT:fft_inst|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_C|asj_fft_data_ram:\gen_rams:3:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_d304:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_C\|asj_fft_data_ram:\\gen_rams:3:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[14\] " "Synthesized away node \"FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_C\|asj_fft_data_ram:\\gen_rams:3:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[14\]\"" {  } { { "db/altsyncram_d304.tdf" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/db/altsyncram_d304.tdf" 475 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1077 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/FFT.vhd" 58 0 0 } } { "FFT128.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT128.vhd" 87 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524997992134 "|FFT128|FFT:fft_inst|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_C|asj_fft_data_ram:\gen_rams:3:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_d304:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_C\|asj_fft_data_ram:\\gen_rams:3:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[15\] " "Synthesized away node \"FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_C\|asj_fft_data_ram:\\gen_rams:3:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[15\]\"" {  } { { "db/altsyncram_d304.tdf" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/db/altsyncram_d304.tdf" 506 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1077 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/FFT.vhd" 58 0 0 } } { "FFT128.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT128.vhd" 87 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524997992134 "|FFT128|FFT:fft_inst|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_C|asj_fft_data_ram:\gen_rams:3:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_d304:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_C\|asj_fft_data_ram:\\gen_rams:3:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[16\] " "Synthesized away node \"FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_C\|asj_fft_data_ram:\\gen_rams:3:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[16\]\"" {  } { { "db/altsyncram_d304.tdf" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/db/altsyncram_d304.tdf" 537 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1077 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/FFT.vhd" 58 0 0 } } { "FFT128.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT128.vhd" 87 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524997992134 "|FFT128|FFT:fft_inst|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_C|asj_fft_data_ram:\gen_rams:3:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_d304:auto_generated|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_C\|asj_fft_data_ram:\\gen_rams:3:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[17\] " "Synthesized away node \"FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_C\|asj_fft_data_ram:\\gen_rams:3:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[17\]\"" {  } { { "db/altsyncram_d304.tdf" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/db/altsyncram_d304.tdf" 568 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1077 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/FFT.vhd" 58 0 0 } } { "FFT128.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT128.vhd" 87 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524997992134 "|FFT128|FFT:fft_inst|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_C|asj_fft_data_ram:\gen_rams:3:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_d304:auto_generated|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_C\|asj_fft_data_ram:\\gen_rams:3:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[18\] " "Synthesized away node \"FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_C\|asj_fft_data_ram:\\gen_rams:3:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[18\]\"" {  } { { "db/altsyncram_d304.tdf" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/db/altsyncram_d304.tdf" 599 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1077 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/FFT.vhd" 58 0 0 } } { "FFT128.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT128.vhd" 87 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524997992134 "|FFT128|FFT:fft_inst|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_C|asj_fft_data_ram:\gen_rams:3:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_d304:auto_generated|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_C\|asj_fft_data_ram:\\gen_rams:3:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[19\] " "Synthesized away node \"FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_C\|asj_fft_data_ram:\\gen_rams:3:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[19\]\"" {  } { { "db/altsyncram_d304.tdf" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/db/altsyncram_d304.tdf" 630 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1077 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/FFT.vhd" 58 0 0 } } { "FFT128.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT128.vhd" 87 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524997992134 "|FFT128|FFT:fft_inst|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_C|asj_fft_data_ram:\gen_rams:3:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_d304:auto_generated|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_C\|asj_fft_data_ram:\\gen_rams:3:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[20\] " "Synthesized away node \"FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_C\|asj_fft_data_ram:\\gen_rams:3:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[20\]\"" {  } { { "db/altsyncram_d304.tdf" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/db/altsyncram_d304.tdf" 661 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1077 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/FFT.vhd" 58 0 0 } } { "FFT128.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT128.vhd" 87 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524997992134 "|FFT128|FFT:fft_inst|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_C|asj_fft_data_ram:\gen_rams:3:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_d304:auto_generated|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_C\|asj_fft_data_ram:\\gen_rams:3:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[21\] " "Synthesized away node \"FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_C\|asj_fft_data_ram:\\gen_rams:3:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[21\]\"" {  } { { "db/altsyncram_d304.tdf" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/db/altsyncram_d304.tdf" 692 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1077 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/FFT.vhd" 58 0 0 } } { "FFT128.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT128.vhd" 87 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524997992134 "|FFT128|FFT:fft_inst|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_C|asj_fft_data_ram:\gen_rams:3:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_d304:auto_generated|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_C\|asj_fft_data_ram:\\gen_rams:3:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[22\] " "Synthesized away node \"FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_C\|asj_fft_data_ram:\\gen_rams:3:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[22\]\"" {  } { { "db/altsyncram_d304.tdf" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/db/altsyncram_d304.tdf" 723 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1077 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/FFT.vhd" 58 0 0 } } { "FFT128.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT128.vhd" 87 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524997992134 "|FFT128|FFT:fft_inst|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_C|asj_fft_data_ram:\gen_rams:3:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_d304:auto_generated|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_C\|asj_fft_data_ram:\\gen_rams:3:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[23\] " "Synthesized away node \"FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_C\|asj_fft_data_ram:\\gen_rams:3:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[23\]\"" {  } { { "db/altsyncram_d304.tdf" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/db/altsyncram_d304.tdf" 754 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1077 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/FFT.vhd" 58 0 0 } } { "FFT128.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT128.vhd" 87 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524997992134 "|FFT128|FFT:fft_inst|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_C|asj_fft_data_ram:\gen_rams:3:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_d304:auto_generated|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_C\|asj_fft_data_ram:\\gen_rams:3:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[24\] " "Synthesized away node \"FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_C\|asj_fft_data_ram:\\gen_rams:3:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[24\]\"" {  } { { "db/altsyncram_d304.tdf" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/db/altsyncram_d304.tdf" 785 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1077 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/FFT.vhd" 58 0 0 } } { "FFT128.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT128.vhd" 87 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524997992134 "|FFT128|FFT:fft_inst|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_C|asj_fft_data_ram:\gen_rams:3:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_d304:auto_generated|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_C\|asj_fft_data_ram:\\gen_rams:3:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[25\] " "Synthesized away node \"FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_C\|asj_fft_data_ram:\\gen_rams:3:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[25\]\"" {  } { { "db/altsyncram_d304.tdf" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/db/altsyncram_d304.tdf" 816 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1077 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/FFT.vhd" 58 0 0 } } { "FFT128.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT128.vhd" 87 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524997992134 "|FFT128|FFT:fft_inst|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_C|asj_fft_data_ram:\gen_rams:3:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_d304:auto_generated|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_C\|asj_fft_data_ram:\\gen_rams:3:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[26\] " "Synthesized away node \"FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_C\|asj_fft_data_ram:\\gen_rams:3:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[26\]\"" {  } { { "db/altsyncram_d304.tdf" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/db/altsyncram_d304.tdf" 847 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1077 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/FFT.vhd" 58 0 0 } } { "FFT128.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT128.vhd" 87 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524997992134 "|FFT128|FFT:fft_inst|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_C|asj_fft_data_ram:\gen_rams:3:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_d304:auto_generated|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_C\|asj_fft_data_ram:\\gen_rams:3:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[27\] " "Synthesized away node \"FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_C\|asj_fft_data_ram:\\gen_rams:3:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[27\]\"" {  } { { "db/altsyncram_d304.tdf" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/db/altsyncram_d304.tdf" 878 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1077 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/FFT.vhd" 58 0 0 } } { "FFT128.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT128.vhd" 87 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524997992134 "|FFT128|FFT:fft_inst|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_C|asj_fft_data_ram:\gen_rams:3:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_d304:auto_generated|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_C\|asj_fft_data_ram:\\gen_rams:3:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[28\] " "Synthesized away node \"FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_C\|asj_fft_data_ram:\\gen_rams:3:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[28\]\"" {  } { { "db/altsyncram_d304.tdf" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/db/altsyncram_d304.tdf" 909 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1077 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/FFT.vhd" 58 0 0 } } { "FFT128.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT128.vhd" 87 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524997992134 "|FFT128|FFT:fft_inst|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_C|asj_fft_data_ram:\gen_rams:3:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_d304:auto_generated|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_C\|asj_fft_data_ram:\\gen_rams:3:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[29\] " "Synthesized away node \"FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_C\|asj_fft_data_ram:\\gen_rams:3:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[29\]\"" {  } { { "db/altsyncram_d304.tdf" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/db/altsyncram_d304.tdf" 940 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1077 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/FFT.vhd" 58 0 0 } } { "FFT128.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT128.vhd" 87 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524997992134 "|FFT128|FFT:fft_inst|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_C|asj_fft_data_ram:\gen_rams:3:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_d304:auto_generated|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_C\|asj_fft_data_ram:\\gen_rams:3:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[30\] " "Synthesized away node \"FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_C\|asj_fft_data_ram:\\gen_rams:3:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[30\]\"" {  } { { "db/altsyncram_d304.tdf" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/db/altsyncram_d304.tdf" 971 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1077 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/FFT.vhd" 58 0 0 } } { "FFT128.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT128.vhd" 87 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524997992134 "|FFT128|FFT:fft_inst|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_C|asj_fft_data_ram:\gen_rams:3:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_d304:auto_generated|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_C\|asj_fft_data_ram:\\gen_rams:3:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[31\] " "Synthesized away node \"FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_C\|asj_fft_data_ram:\\gen_rams:3:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[31\]\"" {  } { { "db/altsyncram_d304.tdf" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/db/altsyncram_d304.tdf" 1002 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1077 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/FFT.vhd" 58 0 0 } } { "FFT128.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT128.vhd" 87 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524997992134 "|FFT128|FFT:fft_inst|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_C|asj_fft_data_ram:\gen_rams:3:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_d304:auto_generated|ram_block1a31"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_C\|asj_fft_data_ram:\\gen_rams:2:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[0\] " "Synthesized away node \"FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_C\|asj_fft_data_ram:\\gen_rams:2:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[0\]\"" {  } { { "db/altsyncram_d304.tdf" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/db/altsyncram_d304.tdf" 41 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1077 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/FFT.vhd" 58 0 0 } } { "FFT128.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT128.vhd" 87 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524997992134 "|FFT128|FFT:fft_inst|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_C|asj_fft_data_ram:\gen_rams:2:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_d304:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_C\|asj_fft_data_ram:\\gen_rams:2:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[1\] " "Synthesized away node \"FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_C\|asj_fft_data_ram:\\gen_rams:2:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[1\]\"" {  } { { "db/altsyncram_d304.tdf" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/db/altsyncram_d304.tdf" 72 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1077 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/FFT.vhd" 58 0 0 } } { "FFT128.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT128.vhd" 87 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524997992134 "|FFT128|FFT:fft_inst|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_C|asj_fft_data_ram:\gen_rams:2:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_d304:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_C\|asj_fft_data_ram:\\gen_rams:2:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[2\] " "Synthesized away node \"FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_C\|asj_fft_data_ram:\\gen_rams:2:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[2\]\"" {  } { { "db/altsyncram_d304.tdf" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/db/altsyncram_d304.tdf" 103 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1077 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/FFT.vhd" 58 0 0 } } { "FFT128.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT128.vhd" 87 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524997992134 "|FFT128|FFT:fft_inst|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_C|asj_fft_data_ram:\gen_rams:2:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_d304:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_C\|asj_fft_data_ram:\\gen_rams:2:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[3\] " "Synthesized away node \"FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_C\|asj_fft_data_ram:\\gen_rams:2:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[3\]\"" {  } { { "db/altsyncram_d304.tdf" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/db/altsyncram_d304.tdf" 134 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1077 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/FFT.vhd" 58 0 0 } } { "FFT128.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT128.vhd" 87 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524997992134 "|FFT128|FFT:fft_inst|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_C|asj_fft_data_ram:\gen_rams:2:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_d304:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_C\|asj_fft_data_ram:\\gen_rams:2:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[4\] " "Synthesized away node \"FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_C\|asj_fft_data_ram:\\gen_rams:2:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[4\]\"" {  } { { "db/altsyncram_d304.tdf" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/db/altsyncram_d304.tdf" 165 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1077 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/FFT.vhd" 58 0 0 } } { "FFT128.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT128.vhd" 87 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524997992134 "|FFT128|FFT:fft_inst|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_C|asj_fft_data_ram:\gen_rams:2:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_d304:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_C\|asj_fft_data_ram:\\gen_rams:2:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[5\] " "Synthesized away node \"FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_C\|asj_fft_data_ram:\\gen_rams:2:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[5\]\"" {  } { { "db/altsyncram_d304.tdf" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/db/altsyncram_d304.tdf" 196 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1077 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/FFT.vhd" 58 0 0 } } { "FFT128.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT128.vhd" 87 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524997992134 "|FFT128|FFT:fft_inst|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_C|asj_fft_data_ram:\gen_rams:2:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_d304:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_C\|asj_fft_data_ram:\\gen_rams:2:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[6\] " "Synthesized away node \"FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_C\|asj_fft_data_ram:\\gen_rams:2:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[6\]\"" {  } { { "db/altsyncram_d304.tdf" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/db/altsyncram_d304.tdf" 227 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1077 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/FFT.vhd" 58 0 0 } } { "FFT128.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT128.vhd" 87 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524997992134 "|FFT128|FFT:fft_inst|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_C|asj_fft_data_ram:\gen_rams:2:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_d304:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_C\|asj_fft_data_ram:\\gen_rams:2:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[7\] " "Synthesized away node \"FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_C\|asj_fft_data_ram:\\gen_rams:2:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[7\]\"" {  } { { "db/altsyncram_d304.tdf" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/db/altsyncram_d304.tdf" 258 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1077 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/FFT.vhd" 58 0 0 } } { "FFT128.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT128.vhd" 87 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524997992134 "|FFT128|FFT:fft_inst|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_C|asj_fft_data_ram:\gen_rams:2:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_d304:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_C\|asj_fft_data_ram:\\gen_rams:2:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[8\] " "Synthesized away node \"FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_C\|asj_fft_data_ram:\\gen_rams:2:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[8\]\"" {  } { { "db/altsyncram_d304.tdf" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/db/altsyncram_d304.tdf" 289 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1077 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/FFT.vhd" 58 0 0 } } { "FFT128.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT128.vhd" 87 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524997992134 "|FFT128|FFT:fft_inst|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_C|asj_fft_data_ram:\gen_rams:2:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_d304:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_C\|asj_fft_data_ram:\\gen_rams:2:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[9\] " "Synthesized away node \"FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_C\|asj_fft_data_ram:\\gen_rams:2:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[9\]\"" {  } { { "db/altsyncram_d304.tdf" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/db/altsyncram_d304.tdf" 320 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1077 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/FFT.vhd" 58 0 0 } } { "FFT128.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT128.vhd" 87 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524997992134 "|FFT128|FFT:fft_inst|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_C|asj_fft_data_ram:\gen_rams:2:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_d304:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_C\|asj_fft_data_ram:\\gen_rams:2:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[10\] " "Synthesized away node \"FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_C\|asj_fft_data_ram:\\gen_rams:2:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[10\]\"" {  } { { "db/altsyncram_d304.tdf" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/db/altsyncram_d304.tdf" 351 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1077 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/FFT.vhd" 58 0 0 } } { "FFT128.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT128.vhd" 87 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524997992134 "|FFT128|FFT:fft_inst|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_C|asj_fft_data_ram:\gen_rams:2:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_d304:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_C\|asj_fft_data_ram:\\gen_rams:2:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[11\] " "Synthesized away node \"FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_C\|asj_fft_data_ram:\\gen_rams:2:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[11\]\"" {  } { { "db/altsyncram_d304.tdf" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/db/altsyncram_d304.tdf" 382 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1077 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/FFT.vhd" 58 0 0 } } { "FFT128.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT128.vhd" 87 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524997992134 "|FFT128|FFT:fft_inst|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_C|asj_fft_data_ram:\gen_rams:2:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_d304:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_C\|asj_fft_data_ram:\\gen_rams:2:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[12\] " "Synthesized away node \"FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_C\|asj_fft_data_ram:\\gen_rams:2:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[12\]\"" {  } { { "db/altsyncram_d304.tdf" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/db/altsyncram_d304.tdf" 413 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1077 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/FFT.vhd" 58 0 0 } } { "FFT128.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT128.vhd" 87 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524997992134 "|FFT128|FFT:fft_inst|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_C|asj_fft_data_ram:\gen_rams:2:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_d304:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_C\|asj_fft_data_ram:\\gen_rams:2:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[13\] " "Synthesized away node \"FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_C\|asj_fft_data_ram:\\gen_rams:2:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[13\]\"" {  } { { "db/altsyncram_d304.tdf" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/db/altsyncram_d304.tdf" 444 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1077 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/FFT.vhd" 58 0 0 } } { "FFT128.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT128.vhd" 87 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524997992134 "|FFT128|FFT:fft_inst|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_C|asj_fft_data_ram:\gen_rams:2:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_d304:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_C\|asj_fft_data_ram:\\gen_rams:2:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[14\] " "Synthesized away node \"FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_C\|asj_fft_data_ram:\\gen_rams:2:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[14\]\"" {  } { { "db/altsyncram_d304.tdf" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/db/altsyncram_d304.tdf" 475 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1077 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/FFT.vhd" 58 0 0 } } { "FFT128.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT128.vhd" 87 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524997992134 "|FFT128|FFT:fft_inst|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_C|asj_fft_data_ram:\gen_rams:2:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_d304:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_C\|asj_fft_data_ram:\\gen_rams:2:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[15\] " "Synthesized away node \"FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_C\|asj_fft_data_ram:\\gen_rams:2:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[15\]\"" {  } { { "db/altsyncram_d304.tdf" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/db/altsyncram_d304.tdf" 506 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1077 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/FFT.vhd" 58 0 0 } } { "FFT128.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT128.vhd" 87 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524997992134 "|FFT128|FFT:fft_inst|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_C|asj_fft_data_ram:\gen_rams:2:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_d304:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_C\|asj_fft_data_ram:\\gen_rams:2:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[16\] " "Synthesized away node \"FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_C\|asj_fft_data_ram:\\gen_rams:2:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[16\]\"" {  } { { "db/altsyncram_d304.tdf" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/db/altsyncram_d304.tdf" 537 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1077 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/FFT.vhd" 58 0 0 } } { "FFT128.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT128.vhd" 87 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524997992134 "|FFT128|FFT:fft_inst|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_C|asj_fft_data_ram:\gen_rams:2:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_d304:auto_generated|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_C\|asj_fft_data_ram:\\gen_rams:2:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[17\] " "Synthesized away node \"FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_C\|asj_fft_data_ram:\\gen_rams:2:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[17\]\"" {  } { { "db/altsyncram_d304.tdf" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/db/altsyncram_d304.tdf" 568 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1077 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/FFT.vhd" 58 0 0 } } { "FFT128.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT128.vhd" 87 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524997992134 "|FFT128|FFT:fft_inst|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_C|asj_fft_data_ram:\gen_rams:2:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_d304:auto_generated|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_C\|asj_fft_data_ram:\\gen_rams:2:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[18\] " "Synthesized away node \"FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_C\|asj_fft_data_ram:\\gen_rams:2:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[18\]\"" {  } { { "db/altsyncram_d304.tdf" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/db/altsyncram_d304.tdf" 599 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1077 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/FFT.vhd" 58 0 0 } } { "FFT128.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT128.vhd" 87 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524997992134 "|FFT128|FFT:fft_inst|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_C|asj_fft_data_ram:\gen_rams:2:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_d304:auto_generated|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_C\|asj_fft_data_ram:\\gen_rams:2:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[19\] " "Synthesized away node \"FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_C\|asj_fft_data_ram:\\gen_rams:2:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[19\]\"" {  } { { "db/altsyncram_d304.tdf" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/db/altsyncram_d304.tdf" 630 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1077 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/FFT.vhd" 58 0 0 } } { "FFT128.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT128.vhd" 87 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524997992134 "|FFT128|FFT:fft_inst|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_C|asj_fft_data_ram:\gen_rams:2:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_d304:auto_generated|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_C\|asj_fft_data_ram:\\gen_rams:2:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[20\] " "Synthesized away node \"FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_C\|asj_fft_data_ram:\\gen_rams:2:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[20\]\"" {  } { { "db/altsyncram_d304.tdf" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/db/altsyncram_d304.tdf" 661 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1077 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/FFT.vhd" 58 0 0 } } { "FFT128.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT128.vhd" 87 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524997992134 "|FFT128|FFT:fft_inst|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_C|asj_fft_data_ram:\gen_rams:2:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_d304:auto_generated|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_C\|asj_fft_data_ram:\\gen_rams:2:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[21\] " "Synthesized away node \"FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_C\|asj_fft_data_ram:\\gen_rams:2:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[21\]\"" {  } { { "db/altsyncram_d304.tdf" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/db/altsyncram_d304.tdf" 692 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1077 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/FFT.vhd" 58 0 0 } } { "FFT128.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT128.vhd" 87 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524997992134 "|FFT128|FFT:fft_inst|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_C|asj_fft_data_ram:\gen_rams:2:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_d304:auto_generated|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_C\|asj_fft_data_ram:\\gen_rams:2:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[22\] " "Synthesized away node \"FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_C\|asj_fft_data_ram:\\gen_rams:2:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[22\]\"" {  } { { "db/altsyncram_d304.tdf" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/db/altsyncram_d304.tdf" 723 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1077 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/FFT.vhd" 58 0 0 } } { "FFT128.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT128.vhd" 87 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524997992134 "|FFT128|FFT:fft_inst|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_C|asj_fft_data_ram:\gen_rams:2:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_d304:auto_generated|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_C\|asj_fft_data_ram:\\gen_rams:2:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[23\] " "Synthesized away node \"FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_C\|asj_fft_data_ram:\\gen_rams:2:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[23\]\"" {  } { { "db/altsyncram_d304.tdf" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/db/altsyncram_d304.tdf" 754 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1077 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/FFT.vhd" 58 0 0 } } { "FFT128.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT128.vhd" 87 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524997992134 "|FFT128|FFT:fft_inst|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_C|asj_fft_data_ram:\gen_rams:2:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_d304:auto_generated|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_C\|asj_fft_data_ram:\\gen_rams:2:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[24\] " "Synthesized away node \"FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_C\|asj_fft_data_ram:\\gen_rams:2:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[24\]\"" {  } { { "db/altsyncram_d304.tdf" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/db/altsyncram_d304.tdf" 785 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1077 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/FFT.vhd" 58 0 0 } } { "FFT128.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT128.vhd" 87 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524997992134 "|FFT128|FFT:fft_inst|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_C|asj_fft_data_ram:\gen_rams:2:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_d304:auto_generated|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_C\|asj_fft_data_ram:\\gen_rams:2:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[25\] " "Synthesized away node \"FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_C\|asj_fft_data_ram:\\gen_rams:2:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[25\]\"" {  } { { "db/altsyncram_d304.tdf" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/db/altsyncram_d304.tdf" 816 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1077 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/FFT.vhd" 58 0 0 } } { "FFT128.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT128.vhd" 87 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524997992134 "|FFT128|FFT:fft_inst|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_C|asj_fft_data_ram:\gen_rams:2:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_d304:auto_generated|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_C\|asj_fft_data_ram:\\gen_rams:2:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[26\] " "Synthesized away node \"FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_C\|asj_fft_data_ram:\\gen_rams:2:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[26\]\"" {  } { { "db/altsyncram_d304.tdf" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/db/altsyncram_d304.tdf" 847 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1077 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/FFT.vhd" 58 0 0 } } { "FFT128.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT128.vhd" 87 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524997992134 "|FFT128|FFT:fft_inst|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_C|asj_fft_data_ram:\gen_rams:2:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_d304:auto_generated|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_C\|asj_fft_data_ram:\\gen_rams:2:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[27\] " "Synthesized away node \"FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_C\|asj_fft_data_ram:\\gen_rams:2:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[27\]\"" {  } { { "db/altsyncram_d304.tdf" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/db/altsyncram_d304.tdf" 878 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1077 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/FFT.vhd" 58 0 0 } } { "FFT128.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT128.vhd" 87 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524997992134 "|FFT128|FFT:fft_inst|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_C|asj_fft_data_ram:\gen_rams:2:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_d304:auto_generated|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_C\|asj_fft_data_ram:\\gen_rams:2:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[28\] " "Synthesized away node \"FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_C\|asj_fft_data_ram:\\gen_rams:2:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[28\]\"" {  } { { "db/altsyncram_d304.tdf" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/db/altsyncram_d304.tdf" 909 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1077 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/FFT.vhd" 58 0 0 } } { "FFT128.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT128.vhd" 87 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524997992134 "|FFT128|FFT:fft_inst|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_C|asj_fft_data_ram:\gen_rams:2:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_d304:auto_generated|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_C\|asj_fft_data_ram:\\gen_rams:2:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[29\] " "Synthesized away node \"FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_C\|asj_fft_data_ram:\\gen_rams:2:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[29\]\"" {  } { { "db/altsyncram_d304.tdf" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/db/altsyncram_d304.tdf" 940 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1077 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/FFT.vhd" 58 0 0 } } { "FFT128.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT128.vhd" 87 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524997992134 "|FFT128|FFT:fft_inst|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_C|asj_fft_data_ram:\gen_rams:2:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_d304:auto_generated|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_C\|asj_fft_data_ram:\\gen_rams:2:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[30\] " "Synthesized away node \"FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_C\|asj_fft_data_ram:\\gen_rams:2:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[30\]\"" {  } { { "db/altsyncram_d304.tdf" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/db/altsyncram_d304.tdf" 971 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1077 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/FFT.vhd" 58 0 0 } } { "FFT128.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT128.vhd" 87 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524997992134 "|FFT128|FFT:fft_inst|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_C|asj_fft_data_ram:\gen_rams:2:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_d304:auto_generated|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_C\|asj_fft_data_ram:\\gen_rams:2:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[31\] " "Synthesized away node \"FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_C\|asj_fft_data_ram:\\gen_rams:2:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[31\]\"" {  } { { "db/altsyncram_d304.tdf" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/db/altsyncram_d304.tdf" 1002 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1077 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/FFT.vhd" 58 0 0 } } { "FFT128.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT128.vhd" 87 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524997992134 "|FFT128|FFT:fft_inst|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_C|asj_fft_data_ram:\gen_rams:2:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_d304:auto_generated|ram_block1a31"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_C\|asj_fft_data_ram:\\gen_rams:1:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[0\] " "Synthesized away node \"FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_C\|asj_fft_data_ram:\\gen_rams:1:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[0\]\"" {  } { { "db/altsyncram_d304.tdf" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/db/altsyncram_d304.tdf" 41 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1077 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/FFT.vhd" 58 0 0 } } { "FFT128.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT128.vhd" 87 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524997992134 "|FFT128|FFT:fft_inst|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_C|asj_fft_data_ram:\gen_rams:1:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_d304:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_C\|asj_fft_data_ram:\\gen_rams:1:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[1\] " "Synthesized away node \"FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_C\|asj_fft_data_ram:\\gen_rams:1:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[1\]\"" {  } { { "db/altsyncram_d304.tdf" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/db/altsyncram_d304.tdf" 72 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1077 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/FFT.vhd" 58 0 0 } } { "FFT128.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT128.vhd" 87 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524997992134 "|FFT128|FFT:fft_inst|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_C|asj_fft_data_ram:\gen_rams:1:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_d304:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_C\|asj_fft_data_ram:\\gen_rams:1:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[2\] " "Synthesized away node \"FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_C\|asj_fft_data_ram:\\gen_rams:1:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[2\]\"" {  } { { "db/altsyncram_d304.tdf" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/db/altsyncram_d304.tdf" 103 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1077 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/FFT.vhd" 58 0 0 } } { "FFT128.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT128.vhd" 87 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524997992134 "|FFT128|FFT:fft_inst|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_C|asj_fft_data_ram:\gen_rams:1:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_d304:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_C\|asj_fft_data_ram:\\gen_rams:1:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[3\] " "Synthesized away node \"FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_C\|asj_fft_data_ram:\\gen_rams:1:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[3\]\"" {  } { { "db/altsyncram_d304.tdf" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/db/altsyncram_d304.tdf" 134 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1077 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/FFT.vhd" 58 0 0 } } { "FFT128.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT128.vhd" 87 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524997992134 "|FFT128|FFT:fft_inst|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_C|asj_fft_data_ram:\gen_rams:1:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_d304:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_C\|asj_fft_data_ram:\\gen_rams:1:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[4\] " "Synthesized away node \"FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_C\|asj_fft_data_ram:\\gen_rams:1:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[4\]\"" {  } { { "db/altsyncram_d304.tdf" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/db/altsyncram_d304.tdf" 165 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1077 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/FFT.vhd" 58 0 0 } } { "FFT128.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT128.vhd" 87 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524997992134 "|FFT128|FFT:fft_inst|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_C|asj_fft_data_ram:\gen_rams:1:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_d304:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_C\|asj_fft_data_ram:\\gen_rams:1:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[5\] " "Synthesized away node \"FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_C\|asj_fft_data_ram:\\gen_rams:1:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[5\]\"" {  } { { "db/altsyncram_d304.tdf" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/db/altsyncram_d304.tdf" 196 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1077 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/FFT.vhd" 58 0 0 } } { "FFT128.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT128.vhd" 87 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524997992134 "|FFT128|FFT:fft_inst|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_C|asj_fft_data_ram:\gen_rams:1:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_d304:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_C\|asj_fft_data_ram:\\gen_rams:1:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[6\] " "Synthesized away node \"FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_C\|asj_fft_data_ram:\\gen_rams:1:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[6\]\"" {  } { { "db/altsyncram_d304.tdf" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/db/altsyncram_d304.tdf" 227 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1077 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/FFT.vhd" 58 0 0 } } { "FFT128.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT128.vhd" 87 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524997992134 "|FFT128|FFT:fft_inst|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_C|asj_fft_data_ram:\gen_rams:1:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_d304:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_C\|asj_fft_data_ram:\\gen_rams:1:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[7\] " "Synthesized away node \"FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_C\|asj_fft_data_ram:\\gen_rams:1:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[7\]\"" {  } { { "db/altsyncram_d304.tdf" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/db/altsyncram_d304.tdf" 258 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1077 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/FFT.vhd" 58 0 0 } } { "FFT128.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT128.vhd" 87 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524997992134 "|FFT128|FFT:fft_inst|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_C|asj_fft_data_ram:\gen_rams:1:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_d304:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_C\|asj_fft_data_ram:\\gen_rams:1:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[8\] " "Synthesized away node \"FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_C\|asj_fft_data_ram:\\gen_rams:1:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[8\]\"" {  } { { "db/altsyncram_d304.tdf" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/db/altsyncram_d304.tdf" 289 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1077 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/FFT.vhd" 58 0 0 } } { "FFT128.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT128.vhd" 87 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524997992134 "|FFT128|FFT:fft_inst|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_C|asj_fft_data_ram:\gen_rams:1:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_d304:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_C\|asj_fft_data_ram:\\gen_rams:1:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[9\] " "Synthesized away node \"FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_C\|asj_fft_data_ram:\\gen_rams:1:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[9\]\"" {  } { { "db/altsyncram_d304.tdf" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/db/altsyncram_d304.tdf" 320 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1077 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/FFT.vhd" 58 0 0 } } { "FFT128.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT128.vhd" 87 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524997992134 "|FFT128|FFT:fft_inst|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_C|asj_fft_data_ram:\gen_rams:1:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_d304:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_C\|asj_fft_data_ram:\\gen_rams:1:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[10\] " "Synthesized away node \"FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_C\|asj_fft_data_ram:\\gen_rams:1:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[10\]\"" {  } { { "db/altsyncram_d304.tdf" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/db/altsyncram_d304.tdf" 351 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1077 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/FFT.vhd" 58 0 0 } } { "FFT128.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT128.vhd" 87 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524997992134 "|FFT128|FFT:fft_inst|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_C|asj_fft_data_ram:\gen_rams:1:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_d304:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_C\|asj_fft_data_ram:\\gen_rams:1:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[11\] " "Synthesized away node \"FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_C\|asj_fft_data_ram:\\gen_rams:1:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[11\]\"" {  } { { "db/altsyncram_d304.tdf" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/db/altsyncram_d304.tdf" 382 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1077 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/FFT.vhd" 58 0 0 } } { "FFT128.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT128.vhd" 87 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524997992134 "|FFT128|FFT:fft_inst|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_C|asj_fft_data_ram:\gen_rams:1:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_d304:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_C\|asj_fft_data_ram:\\gen_rams:1:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[12\] " "Synthesized away node \"FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_C\|asj_fft_data_ram:\\gen_rams:1:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[12\]\"" {  } { { "db/altsyncram_d304.tdf" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/db/altsyncram_d304.tdf" 413 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1077 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/FFT.vhd" 58 0 0 } } { "FFT128.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT128.vhd" 87 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524997992134 "|FFT128|FFT:fft_inst|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_C|asj_fft_data_ram:\gen_rams:1:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_d304:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_C\|asj_fft_data_ram:\\gen_rams:1:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[13\] " "Synthesized away node \"FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_C\|asj_fft_data_ram:\\gen_rams:1:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[13\]\"" {  } { { "db/altsyncram_d304.tdf" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/db/altsyncram_d304.tdf" 444 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1077 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/FFT.vhd" 58 0 0 } } { "FFT128.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT128.vhd" 87 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524997992134 "|FFT128|FFT:fft_inst|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_C|asj_fft_data_ram:\gen_rams:1:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_d304:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_C\|asj_fft_data_ram:\\gen_rams:1:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[14\] " "Synthesized away node \"FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_C\|asj_fft_data_ram:\\gen_rams:1:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[14\]\"" {  } { { "db/altsyncram_d304.tdf" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/db/altsyncram_d304.tdf" 475 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1077 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/FFT.vhd" 58 0 0 } } { "FFT128.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT128.vhd" 87 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524997992134 "|FFT128|FFT:fft_inst|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_C|asj_fft_data_ram:\gen_rams:1:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_d304:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_C\|asj_fft_data_ram:\\gen_rams:1:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[15\] " "Synthesized away node \"FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_C\|asj_fft_data_ram:\\gen_rams:1:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[15\]\"" {  } { { "db/altsyncram_d304.tdf" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/db/altsyncram_d304.tdf" 506 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1077 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/FFT.vhd" 58 0 0 } } { "FFT128.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT128.vhd" 87 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524997992134 "|FFT128|FFT:fft_inst|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_C|asj_fft_data_ram:\gen_rams:1:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_d304:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_C\|asj_fft_data_ram:\\gen_rams:1:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[16\] " "Synthesized away node \"FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_C\|asj_fft_data_ram:\\gen_rams:1:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[16\]\"" {  } { { "db/altsyncram_d304.tdf" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/db/altsyncram_d304.tdf" 537 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1077 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/FFT.vhd" 58 0 0 } } { "FFT128.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT128.vhd" 87 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524997992134 "|FFT128|FFT:fft_inst|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_C|asj_fft_data_ram:\gen_rams:1:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_d304:auto_generated|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_C\|asj_fft_data_ram:\\gen_rams:1:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[17\] " "Synthesized away node \"FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_C\|asj_fft_data_ram:\\gen_rams:1:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[17\]\"" {  } { { "db/altsyncram_d304.tdf" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/db/altsyncram_d304.tdf" 568 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1077 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/FFT.vhd" 58 0 0 } } { "FFT128.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT128.vhd" 87 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524997992134 "|FFT128|FFT:fft_inst|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_C|asj_fft_data_ram:\gen_rams:1:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_d304:auto_generated|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_C\|asj_fft_data_ram:\\gen_rams:1:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[18\] " "Synthesized away node \"FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_C\|asj_fft_data_ram:\\gen_rams:1:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[18\]\"" {  } { { "db/altsyncram_d304.tdf" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/db/altsyncram_d304.tdf" 599 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1077 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/FFT.vhd" 58 0 0 } } { "FFT128.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT128.vhd" 87 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524997992134 "|FFT128|FFT:fft_inst|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_C|asj_fft_data_ram:\gen_rams:1:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_d304:auto_generated|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_C\|asj_fft_data_ram:\\gen_rams:1:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[19\] " "Synthesized away node \"FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_C\|asj_fft_data_ram:\\gen_rams:1:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[19\]\"" {  } { { "db/altsyncram_d304.tdf" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/db/altsyncram_d304.tdf" 630 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1077 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/FFT.vhd" 58 0 0 } } { "FFT128.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT128.vhd" 87 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524997992134 "|FFT128|FFT:fft_inst|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_C|asj_fft_data_ram:\gen_rams:1:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_d304:auto_generated|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_C\|asj_fft_data_ram:\\gen_rams:1:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[20\] " "Synthesized away node \"FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_C\|asj_fft_data_ram:\\gen_rams:1:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[20\]\"" {  } { { "db/altsyncram_d304.tdf" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/db/altsyncram_d304.tdf" 661 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1077 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/FFT.vhd" 58 0 0 } } { "FFT128.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT128.vhd" 87 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524997992134 "|FFT128|FFT:fft_inst|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_C|asj_fft_data_ram:\gen_rams:1:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_d304:auto_generated|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_C\|asj_fft_data_ram:\\gen_rams:1:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[21\] " "Synthesized away node \"FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_C\|asj_fft_data_ram:\\gen_rams:1:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[21\]\"" {  } { { "db/altsyncram_d304.tdf" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/db/altsyncram_d304.tdf" 692 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1077 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/FFT.vhd" 58 0 0 } } { "FFT128.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT128.vhd" 87 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524997992134 "|FFT128|FFT:fft_inst|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_C|asj_fft_data_ram:\gen_rams:1:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_d304:auto_generated|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_C\|asj_fft_data_ram:\\gen_rams:1:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[22\] " "Synthesized away node \"FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_C\|asj_fft_data_ram:\\gen_rams:1:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[22\]\"" {  } { { "db/altsyncram_d304.tdf" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/db/altsyncram_d304.tdf" 723 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1077 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/FFT.vhd" 58 0 0 } } { "FFT128.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT128.vhd" 87 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524997992134 "|FFT128|FFT:fft_inst|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_C|asj_fft_data_ram:\gen_rams:1:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_d304:auto_generated|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_C\|asj_fft_data_ram:\\gen_rams:1:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[23\] " "Synthesized away node \"FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_C\|asj_fft_data_ram:\\gen_rams:1:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[23\]\"" {  } { { "db/altsyncram_d304.tdf" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/db/altsyncram_d304.tdf" 754 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1077 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/FFT.vhd" 58 0 0 } } { "FFT128.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT128.vhd" 87 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524997992134 "|FFT128|FFT:fft_inst|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_C|asj_fft_data_ram:\gen_rams:1:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_d304:auto_generated|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_C\|asj_fft_data_ram:\\gen_rams:1:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[24\] " "Synthesized away node \"FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_C\|asj_fft_data_ram:\\gen_rams:1:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[24\]\"" {  } { { "db/altsyncram_d304.tdf" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/db/altsyncram_d304.tdf" 785 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1077 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/FFT.vhd" 58 0 0 } } { "FFT128.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT128.vhd" 87 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524997992134 "|FFT128|FFT:fft_inst|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_C|asj_fft_data_ram:\gen_rams:1:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_d304:auto_generated|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_C\|asj_fft_data_ram:\\gen_rams:1:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[25\] " "Synthesized away node \"FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_C\|asj_fft_data_ram:\\gen_rams:1:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[25\]\"" {  } { { "db/altsyncram_d304.tdf" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/db/altsyncram_d304.tdf" 816 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1077 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/FFT.vhd" 58 0 0 } } { "FFT128.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT128.vhd" 87 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524997992134 "|FFT128|FFT:fft_inst|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_C|asj_fft_data_ram:\gen_rams:1:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_d304:auto_generated|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_C\|asj_fft_data_ram:\\gen_rams:1:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[26\] " "Synthesized away node \"FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_C\|asj_fft_data_ram:\\gen_rams:1:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[26\]\"" {  } { { "db/altsyncram_d304.tdf" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/db/altsyncram_d304.tdf" 847 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1077 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/FFT.vhd" 58 0 0 } } { "FFT128.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT128.vhd" 87 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524997992134 "|FFT128|FFT:fft_inst|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_C|asj_fft_data_ram:\gen_rams:1:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_d304:auto_generated|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_C\|asj_fft_data_ram:\\gen_rams:1:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[27\] " "Synthesized away node \"FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_C\|asj_fft_data_ram:\\gen_rams:1:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[27\]\"" {  } { { "db/altsyncram_d304.tdf" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/db/altsyncram_d304.tdf" 878 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1077 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/FFT.vhd" 58 0 0 } } { "FFT128.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT128.vhd" 87 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524997992134 "|FFT128|FFT:fft_inst|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_C|asj_fft_data_ram:\gen_rams:1:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_d304:auto_generated|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_C\|asj_fft_data_ram:\\gen_rams:1:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[28\] " "Synthesized away node \"FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_C\|asj_fft_data_ram:\\gen_rams:1:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[28\]\"" {  } { { "db/altsyncram_d304.tdf" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/db/altsyncram_d304.tdf" 909 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1077 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/FFT.vhd" 58 0 0 } } { "FFT128.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT128.vhd" 87 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524997992134 "|FFT128|FFT:fft_inst|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_C|asj_fft_data_ram:\gen_rams:1:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_d304:auto_generated|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_C\|asj_fft_data_ram:\\gen_rams:1:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[29\] " "Synthesized away node \"FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_C\|asj_fft_data_ram:\\gen_rams:1:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[29\]\"" {  } { { "db/altsyncram_d304.tdf" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/db/altsyncram_d304.tdf" 940 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1077 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/FFT.vhd" 58 0 0 } } { "FFT128.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT128.vhd" 87 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524997992134 "|FFT128|FFT:fft_inst|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_C|asj_fft_data_ram:\gen_rams:1:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_d304:auto_generated|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_C\|asj_fft_data_ram:\\gen_rams:1:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[30\] " "Synthesized away node \"FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_C\|asj_fft_data_ram:\\gen_rams:1:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[30\]\"" {  } { { "db/altsyncram_d304.tdf" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/db/altsyncram_d304.tdf" 971 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1077 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/FFT.vhd" 58 0 0 } } { "FFT128.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT128.vhd" 87 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524997992134 "|FFT128|FFT:fft_inst|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_C|asj_fft_data_ram:\gen_rams:1:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_d304:auto_generated|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_C\|asj_fft_data_ram:\\gen_rams:1:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[31\] " "Synthesized away node \"FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_C\|asj_fft_data_ram:\\gen_rams:1:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[31\]\"" {  } { { "db/altsyncram_d304.tdf" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/db/altsyncram_d304.tdf" 1002 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1077 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/FFT.vhd" 58 0 0 } } { "FFT128.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT128.vhd" 87 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524997992134 "|FFT128|FFT:fft_inst|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_C|asj_fft_data_ram:\gen_rams:1:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_d304:auto_generated|ram_block1a31"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_C\|asj_fft_data_ram:\\gen_rams:0:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[0\] " "Synthesized away node \"FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_C\|asj_fft_data_ram:\\gen_rams:0:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[0\]\"" {  } { { "db/altsyncram_d304.tdf" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/db/altsyncram_d304.tdf" 41 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1077 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/FFT.vhd" 58 0 0 } } { "FFT128.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT128.vhd" 87 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524997992134 "|FFT128|FFT:fft_inst|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_C|asj_fft_data_ram:\gen_rams:0:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_d304:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_C\|asj_fft_data_ram:\\gen_rams:0:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[1\] " "Synthesized away node \"FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_C\|asj_fft_data_ram:\\gen_rams:0:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[1\]\"" {  } { { "db/altsyncram_d304.tdf" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/db/altsyncram_d304.tdf" 72 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1077 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/FFT.vhd" 58 0 0 } } { "FFT128.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT128.vhd" 87 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524997992134 "|FFT128|FFT:fft_inst|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_C|asj_fft_data_ram:\gen_rams:0:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_d304:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_C\|asj_fft_data_ram:\\gen_rams:0:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[2\] " "Synthesized away node \"FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_C\|asj_fft_data_ram:\\gen_rams:0:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[2\]\"" {  } { { "db/altsyncram_d304.tdf" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/db/altsyncram_d304.tdf" 103 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1077 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/FFT.vhd" 58 0 0 } } { "FFT128.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT128.vhd" 87 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524997992134 "|FFT128|FFT:fft_inst|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_C|asj_fft_data_ram:\gen_rams:0:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_d304:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_C\|asj_fft_data_ram:\\gen_rams:0:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[3\] " "Synthesized away node \"FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_C\|asj_fft_data_ram:\\gen_rams:0:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[3\]\"" {  } { { "db/altsyncram_d304.tdf" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/db/altsyncram_d304.tdf" 134 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1077 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/FFT.vhd" 58 0 0 } } { "FFT128.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT128.vhd" 87 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524997992134 "|FFT128|FFT:fft_inst|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_C|asj_fft_data_ram:\gen_rams:0:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_d304:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_C\|asj_fft_data_ram:\\gen_rams:0:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[4\] " "Synthesized away node \"FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_C\|asj_fft_data_ram:\\gen_rams:0:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[4\]\"" {  } { { "db/altsyncram_d304.tdf" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/db/altsyncram_d304.tdf" 165 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1077 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/FFT.vhd" 58 0 0 } } { "FFT128.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT128.vhd" 87 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524997992134 "|FFT128|FFT:fft_inst|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_C|asj_fft_data_ram:\gen_rams:0:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_d304:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_C\|asj_fft_data_ram:\\gen_rams:0:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[5\] " "Synthesized away node \"FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_C\|asj_fft_data_ram:\\gen_rams:0:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[5\]\"" {  } { { "db/altsyncram_d304.tdf" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/db/altsyncram_d304.tdf" 196 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1077 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/FFT.vhd" 58 0 0 } } { "FFT128.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT128.vhd" 87 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524997992134 "|FFT128|FFT:fft_inst|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_C|asj_fft_data_ram:\gen_rams:0:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_d304:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_C\|asj_fft_data_ram:\\gen_rams:0:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[6\] " "Synthesized away node \"FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_C\|asj_fft_data_ram:\\gen_rams:0:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[6\]\"" {  } { { "db/altsyncram_d304.tdf" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/db/altsyncram_d304.tdf" 227 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1077 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/FFT.vhd" 58 0 0 } } { "FFT128.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT128.vhd" 87 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524997992134 "|FFT128|FFT:fft_inst|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_C|asj_fft_data_ram:\gen_rams:0:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_d304:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_C\|asj_fft_data_ram:\\gen_rams:0:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[7\] " "Synthesized away node \"FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_C\|asj_fft_data_ram:\\gen_rams:0:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[7\]\"" {  } { { "db/altsyncram_d304.tdf" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/db/altsyncram_d304.tdf" 258 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1077 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/FFT.vhd" 58 0 0 } } { "FFT128.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT128.vhd" 87 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524997992134 "|FFT128|FFT:fft_inst|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_C|asj_fft_data_ram:\gen_rams:0:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_d304:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_C\|asj_fft_data_ram:\\gen_rams:0:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[8\] " "Synthesized away node \"FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_C\|asj_fft_data_ram:\\gen_rams:0:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[8\]\"" {  } { { "db/altsyncram_d304.tdf" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/db/altsyncram_d304.tdf" 289 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1077 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/FFT.vhd" 58 0 0 } } { "FFT128.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT128.vhd" 87 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524997992134 "|FFT128|FFT:fft_inst|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_C|asj_fft_data_ram:\gen_rams:0:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_d304:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_C\|asj_fft_data_ram:\\gen_rams:0:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[9\] " "Synthesized away node \"FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_C\|asj_fft_data_ram:\\gen_rams:0:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[9\]\"" {  } { { "db/altsyncram_d304.tdf" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/db/altsyncram_d304.tdf" 320 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1077 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/FFT.vhd" 58 0 0 } } { "FFT128.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT128.vhd" 87 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524997992134 "|FFT128|FFT:fft_inst|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_C|asj_fft_data_ram:\gen_rams:0:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_d304:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_C\|asj_fft_data_ram:\\gen_rams:0:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[10\] " "Synthesized away node \"FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_C\|asj_fft_data_ram:\\gen_rams:0:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[10\]\"" {  } { { "db/altsyncram_d304.tdf" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/db/altsyncram_d304.tdf" 351 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1077 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/FFT.vhd" 58 0 0 } } { "FFT128.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT128.vhd" 87 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524997992134 "|FFT128|FFT:fft_inst|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_C|asj_fft_data_ram:\gen_rams:0:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_d304:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_C\|asj_fft_data_ram:\\gen_rams:0:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[11\] " "Synthesized away node \"FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_C\|asj_fft_data_ram:\\gen_rams:0:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[11\]\"" {  } { { "db/altsyncram_d304.tdf" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/db/altsyncram_d304.tdf" 382 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1077 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/FFT.vhd" 58 0 0 } } { "FFT128.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT128.vhd" 87 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524997992134 "|FFT128|FFT:fft_inst|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_C|asj_fft_data_ram:\gen_rams:0:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_d304:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_C\|asj_fft_data_ram:\\gen_rams:0:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[12\] " "Synthesized away node \"FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_C\|asj_fft_data_ram:\\gen_rams:0:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[12\]\"" {  } { { "db/altsyncram_d304.tdf" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/db/altsyncram_d304.tdf" 413 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1077 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/FFT.vhd" 58 0 0 } } { "FFT128.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT128.vhd" 87 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524997992134 "|FFT128|FFT:fft_inst|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_C|asj_fft_data_ram:\gen_rams:0:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_d304:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_C\|asj_fft_data_ram:\\gen_rams:0:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[13\] " "Synthesized away node \"FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_C\|asj_fft_data_ram:\\gen_rams:0:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[13\]\"" {  } { { "db/altsyncram_d304.tdf" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/db/altsyncram_d304.tdf" 444 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1077 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/FFT.vhd" 58 0 0 } } { "FFT128.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT128.vhd" 87 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524997992134 "|FFT128|FFT:fft_inst|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_C|asj_fft_data_ram:\gen_rams:0:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_d304:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_C\|asj_fft_data_ram:\\gen_rams:0:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[14\] " "Synthesized away node \"FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_C\|asj_fft_data_ram:\\gen_rams:0:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[14\]\"" {  } { { "db/altsyncram_d304.tdf" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/db/altsyncram_d304.tdf" 475 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1077 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/FFT.vhd" 58 0 0 } } { "FFT128.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT128.vhd" 87 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524997992134 "|FFT128|FFT:fft_inst|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_C|asj_fft_data_ram:\gen_rams:0:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_d304:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_C\|asj_fft_data_ram:\\gen_rams:0:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[15\] " "Synthesized away node \"FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_C\|asj_fft_data_ram:\\gen_rams:0:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[15\]\"" {  } { { "db/altsyncram_d304.tdf" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/db/altsyncram_d304.tdf" 506 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1077 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/FFT.vhd" 58 0 0 } } { "FFT128.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT128.vhd" 87 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524997992134 "|FFT128|FFT:fft_inst|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_C|asj_fft_data_ram:\gen_rams:0:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_d304:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_C\|asj_fft_data_ram:\\gen_rams:0:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[16\] " "Synthesized away node \"FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_C\|asj_fft_data_ram:\\gen_rams:0:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[16\]\"" {  } { { "db/altsyncram_d304.tdf" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/db/altsyncram_d304.tdf" 537 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1077 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/FFT.vhd" 58 0 0 } } { "FFT128.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT128.vhd" 87 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524997992134 "|FFT128|FFT:fft_inst|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_C|asj_fft_data_ram:\gen_rams:0:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_d304:auto_generated|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_C\|asj_fft_data_ram:\\gen_rams:0:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[17\] " "Synthesized away node \"FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_C\|asj_fft_data_ram:\\gen_rams:0:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[17\]\"" {  } { { "db/altsyncram_d304.tdf" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/db/altsyncram_d304.tdf" 568 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1077 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/FFT.vhd" 58 0 0 } } { "FFT128.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT128.vhd" 87 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524997992134 "|FFT128|FFT:fft_inst|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_C|asj_fft_data_ram:\gen_rams:0:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_d304:auto_generated|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_C\|asj_fft_data_ram:\\gen_rams:0:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[18\] " "Synthesized away node \"FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_C\|asj_fft_data_ram:\\gen_rams:0:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[18\]\"" {  } { { "db/altsyncram_d304.tdf" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/db/altsyncram_d304.tdf" 599 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1077 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/FFT.vhd" 58 0 0 } } { "FFT128.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT128.vhd" 87 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524997992134 "|FFT128|FFT:fft_inst|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_C|asj_fft_data_ram:\gen_rams:0:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_d304:auto_generated|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_C\|asj_fft_data_ram:\\gen_rams:0:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[19\] " "Synthesized away node \"FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_C\|asj_fft_data_ram:\\gen_rams:0:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[19\]\"" {  } { { "db/altsyncram_d304.tdf" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/db/altsyncram_d304.tdf" 630 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1077 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/FFT.vhd" 58 0 0 } } { "FFT128.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT128.vhd" 87 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524997992134 "|FFT128|FFT:fft_inst|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_C|asj_fft_data_ram:\gen_rams:0:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_d304:auto_generated|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_C\|asj_fft_data_ram:\\gen_rams:0:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[20\] " "Synthesized away node \"FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_C\|asj_fft_data_ram:\\gen_rams:0:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[20\]\"" {  } { { "db/altsyncram_d304.tdf" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/db/altsyncram_d304.tdf" 661 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1077 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/FFT.vhd" 58 0 0 } } { "FFT128.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT128.vhd" 87 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524997992134 "|FFT128|FFT:fft_inst|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_C|asj_fft_data_ram:\gen_rams:0:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_d304:auto_generated|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_C\|asj_fft_data_ram:\\gen_rams:0:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[21\] " "Synthesized away node \"FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_C\|asj_fft_data_ram:\\gen_rams:0:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[21\]\"" {  } { { "db/altsyncram_d304.tdf" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/db/altsyncram_d304.tdf" 692 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1077 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/FFT.vhd" 58 0 0 } } { "FFT128.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT128.vhd" 87 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524997992134 "|FFT128|FFT:fft_inst|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_C|asj_fft_data_ram:\gen_rams:0:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_d304:auto_generated|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_C\|asj_fft_data_ram:\\gen_rams:0:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[22\] " "Synthesized away node \"FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_C\|asj_fft_data_ram:\\gen_rams:0:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[22\]\"" {  } { { "db/altsyncram_d304.tdf" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/db/altsyncram_d304.tdf" 723 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1077 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/FFT.vhd" 58 0 0 } } { "FFT128.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT128.vhd" 87 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524997992134 "|FFT128|FFT:fft_inst|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_C|asj_fft_data_ram:\gen_rams:0:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_d304:auto_generated|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_C\|asj_fft_data_ram:\\gen_rams:0:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[23\] " "Synthesized away node \"FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_C\|asj_fft_data_ram:\\gen_rams:0:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[23\]\"" {  } { { "db/altsyncram_d304.tdf" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/db/altsyncram_d304.tdf" 754 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1077 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/FFT.vhd" 58 0 0 } } { "FFT128.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT128.vhd" 87 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524997992134 "|FFT128|FFT:fft_inst|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_C|asj_fft_data_ram:\gen_rams:0:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_d304:auto_generated|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_C\|asj_fft_data_ram:\\gen_rams:0:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[24\] " "Synthesized away node \"FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_C\|asj_fft_data_ram:\\gen_rams:0:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[24\]\"" {  } { { "db/altsyncram_d304.tdf" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/db/altsyncram_d304.tdf" 785 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1077 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/FFT.vhd" 58 0 0 } } { "FFT128.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT128.vhd" 87 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524997992134 "|FFT128|FFT:fft_inst|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_C|asj_fft_data_ram:\gen_rams:0:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_d304:auto_generated|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_C\|asj_fft_data_ram:\\gen_rams:0:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[25\] " "Synthesized away node \"FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_C\|asj_fft_data_ram:\\gen_rams:0:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[25\]\"" {  } { { "db/altsyncram_d304.tdf" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/db/altsyncram_d304.tdf" 816 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1077 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/FFT.vhd" 58 0 0 } } { "FFT128.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT128.vhd" 87 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524997992134 "|FFT128|FFT:fft_inst|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_C|asj_fft_data_ram:\gen_rams:0:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_d304:auto_generated|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_C\|asj_fft_data_ram:\\gen_rams:0:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[26\] " "Synthesized away node \"FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_C\|asj_fft_data_ram:\\gen_rams:0:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[26\]\"" {  } { { "db/altsyncram_d304.tdf" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/db/altsyncram_d304.tdf" 847 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1077 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/FFT.vhd" 58 0 0 } } { "FFT128.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT128.vhd" 87 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524997992134 "|FFT128|FFT:fft_inst|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_C|asj_fft_data_ram:\gen_rams:0:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_d304:auto_generated|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_C\|asj_fft_data_ram:\\gen_rams:0:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[27\] " "Synthesized away node \"FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_C\|asj_fft_data_ram:\\gen_rams:0:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[27\]\"" {  } { { "db/altsyncram_d304.tdf" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/db/altsyncram_d304.tdf" 878 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1077 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/FFT.vhd" 58 0 0 } } { "FFT128.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT128.vhd" 87 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524997992134 "|FFT128|FFT:fft_inst|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_C|asj_fft_data_ram:\gen_rams:0:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_d304:auto_generated|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_C\|asj_fft_data_ram:\\gen_rams:0:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[28\] " "Synthesized away node \"FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_C\|asj_fft_data_ram:\\gen_rams:0:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[28\]\"" {  } { { "db/altsyncram_d304.tdf" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/db/altsyncram_d304.tdf" 909 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1077 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/FFT.vhd" 58 0 0 } } { "FFT128.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT128.vhd" 87 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524997992134 "|FFT128|FFT:fft_inst|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_C|asj_fft_data_ram:\gen_rams:0:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_d304:auto_generated|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_C\|asj_fft_data_ram:\\gen_rams:0:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[29\] " "Synthesized away node \"FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_C\|asj_fft_data_ram:\\gen_rams:0:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[29\]\"" {  } { { "db/altsyncram_d304.tdf" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/db/altsyncram_d304.tdf" 940 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1077 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/FFT.vhd" 58 0 0 } } { "FFT128.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT128.vhd" 87 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524997992134 "|FFT128|FFT:fft_inst|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_C|asj_fft_data_ram:\gen_rams:0:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_d304:auto_generated|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_C\|asj_fft_data_ram:\\gen_rams:0:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[30\] " "Synthesized away node \"FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_C\|asj_fft_data_ram:\\gen_rams:0:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[30\]\"" {  } { { "db/altsyncram_d304.tdf" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/db/altsyncram_d304.tdf" 971 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1077 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/FFT.vhd" 58 0 0 } } { "FFT128.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT128.vhd" 87 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524997992134 "|FFT128|FFT:fft_inst|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_C|asj_fft_data_ram:\gen_rams:0:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_d304:auto_generated|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_C\|asj_fft_data_ram:\\gen_rams:0:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[31\] " "Synthesized away node \"FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:\\gen_M4K_Output:dat_C\|asj_fft_data_ram:\\gen_rams:0:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[31\]\"" {  } { { "db/altsyncram_d304.tdf" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/db/altsyncram_d304.tdf" 1002 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1077 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/FFT.vhd" 58 0 0 } } { "FFT128.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT128.vhd" 87 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524997992134 "|FFT128|FFT:fft_inst|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_C|asj_fft_data_ram:\gen_rams:0:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_d304:auto_generated|ram_block1a31"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_b9p1:auto_generated\|a_dpfifo_vie1:dpfifo\|altsyncram_6fp1:FIFOram\|q_b\[32\] " "Synthesized away node \"FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_b9p1:auto_generated\|a_dpfifo_vie1:dpfifo\|altsyncram_6fp1:FIFOram\|q_b\[32\]\"" {  } { { "db/altsyncram_6fp1.tdf" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/db/altsyncram_6fp1.tdf" 1064 2 0 } } { "db/a_dpfifo_vie1.tdf" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/db/a_dpfifo_vie1.tdf" 46 2 0 } } { "db/scfifo_b9p1.tdf" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/db/scfifo_b9p1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "FFT/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd" 635 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 466 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/FFT.vhd" 58 0 0 } } { "FFT128.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT128.vhd" 87 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524997992134 "|FFT128|FFT:fft_inst|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_b9p1:auto_generated|a_dpfifo_vie1:dpfifo|altsyncram_6fp1:FIFOram|ram_block1a32"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_b9p1:auto_generated\|a_dpfifo_vie1:dpfifo\|altsyncram_6fp1:FIFOram\|q_b\[33\] " "Synthesized away node \"FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_b9p1:auto_generated\|a_dpfifo_vie1:dpfifo\|altsyncram_6fp1:FIFOram\|q_b\[33\]\"" {  } { { "db/altsyncram_6fp1.tdf" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/db/altsyncram_6fp1.tdf" 1096 2 0 } } { "db/a_dpfifo_vie1.tdf" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/db/a_dpfifo_vie1.tdf" 46 2 0 } } { "db/scfifo_b9p1.tdf" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/db/scfifo_b9p1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "FFT/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd" 635 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 466 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/FFT.vhd" 58 0 0 } } { "FFT128.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT128.vhd" 87 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524997992134 "|FFT128|FFT:fft_inst|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_b9p1:auto_generated|a_dpfifo_vie1:dpfifo|altsyncram_6fp1:FIFOram|ram_block1a33"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1524997992134 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1524997992134 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Real_input:Real_input_inst\|altsyncram:altsyncram_component\|altsyncram_1k24:auto_generated\|q_a\[0\] " "Synthesized away node \"Real_input:Real_input_inst\|altsyncram:altsyncram_component\|altsyncram_1k24:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_1k24.tdf" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/db/altsyncram_1k24.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Real_input.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/Real_input.vhd" 63 0 0 } } { "FFT128.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT128.vhd" 118 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524997992590 "|FFT128|Real_input:Real_input_inst|altsyncram:altsyncram_component|altsyncram_1k24:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Real_input:Real_input_inst\|altsyncram:altsyncram_component\|altsyncram_1k24:auto_generated\|q_a\[1\] " "Synthesized away node \"Real_input:Real_input_inst\|altsyncram:altsyncram_component\|altsyncram_1k24:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_1k24.tdf" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/db/altsyncram_1k24.tdf" 63 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Real_input.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/Real_input.vhd" 63 0 0 } } { "FFT128.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT128.vhd" 118 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524997992590 "|FFT128|Real_input:Real_input_inst|altsyncram:altsyncram_component|altsyncram_1k24:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Real_input:Real_input_inst\|altsyncram:altsyncram_component\|altsyncram_1k24:auto_generated\|q_a\[2\] " "Synthesized away node \"Real_input:Real_input_inst\|altsyncram:altsyncram_component\|altsyncram_1k24:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_1k24.tdf" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/db/altsyncram_1k24.tdf" 88 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Real_input.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/Real_input.vhd" 63 0 0 } } { "FFT128.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT128.vhd" 118 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524997992590 "|FFT128|Real_input:Real_input_inst|altsyncram:altsyncram_component|altsyncram_1k24:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Real_input:Real_input_inst\|altsyncram:altsyncram_component\|altsyncram_1k24:auto_generated\|q_a\[3\] " "Synthesized away node \"Real_input:Real_input_inst\|altsyncram:altsyncram_component\|altsyncram_1k24:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_1k24.tdf" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/db/altsyncram_1k24.tdf" 113 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Real_input.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/Real_input.vhd" 63 0 0 } } { "FFT128.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT128.vhd" 118 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524997992590 "|FFT128|Real_input:Real_input_inst|altsyncram:altsyncram_component|altsyncram_1k24:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Real_input:Real_input_inst\|altsyncram:altsyncram_component\|altsyncram_1k24:auto_generated\|q_a\[4\] " "Synthesized away node \"Real_input:Real_input_inst\|altsyncram:altsyncram_component\|altsyncram_1k24:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_1k24.tdf" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/db/altsyncram_1k24.tdf" 138 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Real_input.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/Real_input.vhd" 63 0 0 } } { "FFT128.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT128.vhd" 118 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524997992590 "|FFT128|Real_input:Real_input_inst|altsyncram:altsyncram_component|altsyncram_1k24:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Real_input:Real_input_inst\|altsyncram:altsyncram_component\|altsyncram_1k24:auto_generated\|q_a\[5\] " "Synthesized away node \"Real_input:Real_input_inst\|altsyncram:altsyncram_component\|altsyncram_1k24:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_1k24.tdf" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/db/altsyncram_1k24.tdf" 163 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Real_input.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/Real_input.vhd" 63 0 0 } } { "FFT128.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT128.vhd" 118 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524997992590 "|FFT128|Real_input:Real_input_inst|altsyncram:altsyncram_component|altsyncram_1k24:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Real_input:Real_input_inst\|altsyncram:altsyncram_component\|altsyncram_1k24:auto_generated\|q_a\[6\] " "Synthesized away node \"Real_input:Real_input_inst\|altsyncram:altsyncram_component\|altsyncram_1k24:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_1k24.tdf" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/db/altsyncram_1k24.tdf" 188 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Real_input.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/Real_input.vhd" 63 0 0 } } { "FFT128.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT128.vhd" 118 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524997992590 "|FFT128|Real_input:Real_input_inst|altsyncram:altsyncram_component|altsyncram_1k24:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Real_input:Real_input_inst\|altsyncram:altsyncram_component\|altsyncram_1k24:auto_generated\|q_a\[7\] " "Synthesized away node \"Real_input:Real_input_inst\|altsyncram:altsyncram_component\|altsyncram_1k24:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_1k24.tdf" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/db/altsyncram_1k24.tdf" 213 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Real_input.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/Real_input.vhd" 63 0 0 } } { "FFT128.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT128.vhd" 118 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524997992590 "|FFT128|Real_input:Real_input_inst|altsyncram:altsyncram_component|altsyncram_1k24:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Real_input:Real_input_inst\|altsyncram:altsyncram_component\|altsyncram_1k24:auto_generated\|q_a\[8\] " "Synthesized away node \"Real_input:Real_input_inst\|altsyncram:altsyncram_component\|altsyncram_1k24:auto_generated\|q_a\[8\]\"" {  } { { "db/altsyncram_1k24.tdf" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/db/altsyncram_1k24.tdf" 238 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Real_input.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/Real_input.vhd" 63 0 0 } } { "FFT128.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT128.vhd" 118 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524997992590 "|FFT128|Real_input:Real_input_inst|altsyncram:altsyncram_component|altsyncram_1k24:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Real_input:Real_input_inst\|altsyncram:altsyncram_component\|altsyncram_1k24:auto_generated\|q_a\[9\] " "Synthesized away node \"Real_input:Real_input_inst\|altsyncram:altsyncram_component\|altsyncram_1k24:auto_generated\|q_a\[9\]\"" {  } { { "db/altsyncram_1k24.tdf" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/db/altsyncram_1k24.tdf" 263 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Real_input.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/Real_input.vhd" 63 0 0 } } { "FFT128.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT128.vhd" 118 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524997992590 "|FFT128|Real_input:Real_input_inst|altsyncram:altsyncram_component|altsyncram_1k24:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Real_input:Real_input_inst\|altsyncram:altsyncram_component\|altsyncram_1k24:auto_generated\|q_a\[10\] " "Synthesized away node \"Real_input:Real_input_inst\|altsyncram:altsyncram_component\|altsyncram_1k24:auto_generated\|q_a\[10\]\"" {  } { { "db/altsyncram_1k24.tdf" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/db/altsyncram_1k24.tdf" 288 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Real_input.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/Real_input.vhd" 63 0 0 } } { "FFT128.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT128.vhd" 118 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524997992590 "|FFT128|Real_input:Real_input_inst|altsyncram:altsyncram_component|altsyncram_1k24:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Real_input:Real_input_inst\|altsyncram:altsyncram_component\|altsyncram_1k24:auto_generated\|q_a\[11\] " "Synthesized away node \"Real_input:Real_input_inst\|altsyncram:altsyncram_component\|altsyncram_1k24:auto_generated\|q_a\[11\]\"" {  } { { "db/altsyncram_1k24.tdf" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/db/altsyncram_1k24.tdf" 313 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Real_input.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/Real_input.vhd" 63 0 0 } } { "FFT128.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT128.vhd" 118 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524997992590 "|FFT128|Real_input:Real_input_inst|altsyncram:altsyncram_component|altsyncram_1k24:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Real_input:Real_input_inst\|altsyncram:altsyncram_component\|altsyncram_1k24:auto_generated\|q_a\[12\] " "Synthesized away node \"Real_input:Real_input_inst\|altsyncram:altsyncram_component\|altsyncram_1k24:auto_generated\|q_a\[12\]\"" {  } { { "db/altsyncram_1k24.tdf" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/db/altsyncram_1k24.tdf" 338 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Real_input.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/Real_input.vhd" 63 0 0 } } { "FFT128.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT128.vhd" 118 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524997992590 "|FFT128|Real_input:Real_input_inst|altsyncram:altsyncram_component|altsyncram_1k24:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Real_input:Real_input_inst\|altsyncram:altsyncram_component\|altsyncram_1k24:auto_generated\|q_a\[13\] " "Synthesized away node \"Real_input:Real_input_inst\|altsyncram:altsyncram_component\|altsyncram_1k24:auto_generated\|q_a\[13\]\"" {  } { { "db/altsyncram_1k24.tdf" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/db/altsyncram_1k24.tdf" 363 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Real_input.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/Real_input.vhd" 63 0 0 } } { "FFT128.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT128.vhd" 118 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524997992590 "|FFT128|Real_input:Real_input_inst|altsyncram:altsyncram_component|altsyncram_1k24:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Real_input:Real_input_inst\|altsyncram:altsyncram_component\|altsyncram_1k24:auto_generated\|q_a\[14\] " "Synthesized away node \"Real_input:Real_input_inst\|altsyncram:altsyncram_component\|altsyncram_1k24:auto_generated\|q_a\[14\]\"" {  } { { "db/altsyncram_1k24.tdf" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/db/altsyncram_1k24.tdf" 388 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Real_input.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/Real_input.vhd" 63 0 0 } } { "FFT128.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT128.vhd" 118 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524997992590 "|FFT128|Real_input:Real_input_inst|altsyncram:altsyncram_component|altsyncram_1k24:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Real_input:Real_input_inst\|altsyncram:altsyncram_component\|altsyncram_1k24:auto_generated\|q_a\[15\] " "Synthesized away node \"Real_input:Real_input_inst\|altsyncram:altsyncram_component\|altsyncram_1k24:auto_generated\|q_a\[15\]\"" {  } { { "db/altsyncram_1k24.tdf" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/db/altsyncram_1k24.tdf" 413 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Real_input.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/Real_input.vhd" 63 0 0 } } { "FFT128.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT128.vhd" 118 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524997992590 "|FFT128|Real_input:Real_input_inst|altsyncram:altsyncram_component|altsyncram_1k24:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Img_input:Img_input_inst\|altsyncram:altsyncram_component\|altsyncram_qg24:auto_generated\|q_a\[0\] " "Synthesized away node \"Img_input:Img_input_inst\|altsyncram:altsyncram_component\|altsyncram_qg24:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_qg24.tdf" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/db/altsyncram_qg24.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Img_input.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/Img_input.vhd" 63 0 0 } } { "FFT128.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT128.vhd" 109 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524997992590 "|FFT128|Img_input:Img_input_inst|altsyncram:altsyncram_component|altsyncram_qg24:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Img_input:Img_input_inst\|altsyncram:altsyncram_component\|altsyncram_qg24:auto_generated\|q_a\[1\] " "Synthesized away node \"Img_input:Img_input_inst\|altsyncram:altsyncram_component\|altsyncram_qg24:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_qg24.tdf" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/db/altsyncram_qg24.tdf" 63 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Img_input.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/Img_input.vhd" 63 0 0 } } { "FFT128.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT128.vhd" 109 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524997992590 "|FFT128|Img_input:Img_input_inst|altsyncram:altsyncram_component|altsyncram_qg24:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Img_input:Img_input_inst\|altsyncram:altsyncram_component\|altsyncram_qg24:auto_generated\|q_a\[2\] " "Synthesized away node \"Img_input:Img_input_inst\|altsyncram:altsyncram_component\|altsyncram_qg24:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_qg24.tdf" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/db/altsyncram_qg24.tdf" 88 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Img_input.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/Img_input.vhd" 63 0 0 } } { "FFT128.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT128.vhd" 109 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524997992590 "|FFT128|Img_input:Img_input_inst|altsyncram:altsyncram_component|altsyncram_qg24:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Img_input:Img_input_inst\|altsyncram:altsyncram_component\|altsyncram_qg24:auto_generated\|q_a\[3\] " "Synthesized away node \"Img_input:Img_input_inst\|altsyncram:altsyncram_component\|altsyncram_qg24:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_qg24.tdf" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/db/altsyncram_qg24.tdf" 113 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Img_input.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/Img_input.vhd" 63 0 0 } } { "FFT128.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT128.vhd" 109 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524997992590 "|FFT128|Img_input:Img_input_inst|altsyncram:altsyncram_component|altsyncram_qg24:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Img_input:Img_input_inst\|altsyncram:altsyncram_component\|altsyncram_qg24:auto_generated\|q_a\[4\] " "Synthesized away node \"Img_input:Img_input_inst\|altsyncram:altsyncram_component\|altsyncram_qg24:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_qg24.tdf" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/db/altsyncram_qg24.tdf" 138 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Img_input.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/Img_input.vhd" 63 0 0 } } { "FFT128.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT128.vhd" 109 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524997992590 "|FFT128|Img_input:Img_input_inst|altsyncram:altsyncram_component|altsyncram_qg24:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Img_input:Img_input_inst\|altsyncram:altsyncram_component\|altsyncram_qg24:auto_generated\|q_a\[5\] " "Synthesized away node \"Img_input:Img_input_inst\|altsyncram:altsyncram_component\|altsyncram_qg24:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_qg24.tdf" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/db/altsyncram_qg24.tdf" 163 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Img_input.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/Img_input.vhd" 63 0 0 } } { "FFT128.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT128.vhd" 109 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524997992590 "|FFT128|Img_input:Img_input_inst|altsyncram:altsyncram_component|altsyncram_qg24:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Img_input:Img_input_inst\|altsyncram:altsyncram_component\|altsyncram_qg24:auto_generated\|q_a\[6\] " "Synthesized away node \"Img_input:Img_input_inst\|altsyncram:altsyncram_component\|altsyncram_qg24:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_qg24.tdf" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/db/altsyncram_qg24.tdf" 188 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Img_input.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/Img_input.vhd" 63 0 0 } } { "FFT128.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT128.vhd" 109 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524997992590 "|FFT128|Img_input:Img_input_inst|altsyncram:altsyncram_component|altsyncram_qg24:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Img_input:Img_input_inst\|altsyncram:altsyncram_component\|altsyncram_qg24:auto_generated\|q_a\[7\] " "Synthesized away node \"Img_input:Img_input_inst\|altsyncram:altsyncram_component\|altsyncram_qg24:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_qg24.tdf" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/db/altsyncram_qg24.tdf" 213 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Img_input.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/Img_input.vhd" 63 0 0 } } { "FFT128.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT128.vhd" 109 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524997992590 "|FFT128|Img_input:Img_input_inst|altsyncram:altsyncram_component|altsyncram_qg24:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Img_input:Img_input_inst\|altsyncram:altsyncram_component\|altsyncram_qg24:auto_generated\|q_a\[8\] " "Synthesized away node \"Img_input:Img_input_inst\|altsyncram:altsyncram_component\|altsyncram_qg24:auto_generated\|q_a\[8\]\"" {  } { { "db/altsyncram_qg24.tdf" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/db/altsyncram_qg24.tdf" 238 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Img_input.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/Img_input.vhd" 63 0 0 } } { "FFT128.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT128.vhd" 109 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524997992590 "|FFT128|Img_input:Img_input_inst|altsyncram:altsyncram_component|altsyncram_qg24:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Img_input:Img_input_inst\|altsyncram:altsyncram_component\|altsyncram_qg24:auto_generated\|q_a\[9\] " "Synthesized away node \"Img_input:Img_input_inst\|altsyncram:altsyncram_component\|altsyncram_qg24:auto_generated\|q_a\[9\]\"" {  } { { "db/altsyncram_qg24.tdf" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/db/altsyncram_qg24.tdf" 263 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Img_input.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/Img_input.vhd" 63 0 0 } } { "FFT128.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT128.vhd" 109 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524997992590 "|FFT128|Img_input:Img_input_inst|altsyncram:altsyncram_component|altsyncram_qg24:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Img_input:Img_input_inst\|altsyncram:altsyncram_component\|altsyncram_qg24:auto_generated\|q_a\[10\] " "Synthesized away node \"Img_input:Img_input_inst\|altsyncram:altsyncram_component\|altsyncram_qg24:auto_generated\|q_a\[10\]\"" {  } { { "db/altsyncram_qg24.tdf" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/db/altsyncram_qg24.tdf" 288 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Img_input.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/Img_input.vhd" 63 0 0 } } { "FFT128.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT128.vhd" 109 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524997992590 "|FFT128|Img_input:Img_input_inst|altsyncram:altsyncram_component|altsyncram_qg24:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Img_input:Img_input_inst\|altsyncram:altsyncram_component\|altsyncram_qg24:auto_generated\|q_a\[11\] " "Synthesized away node \"Img_input:Img_input_inst\|altsyncram:altsyncram_component\|altsyncram_qg24:auto_generated\|q_a\[11\]\"" {  } { { "db/altsyncram_qg24.tdf" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/db/altsyncram_qg24.tdf" 313 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Img_input.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/Img_input.vhd" 63 0 0 } } { "FFT128.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT128.vhd" 109 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524997992590 "|FFT128|Img_input:Img_input_inst|altsyncram:altsyncram_component|altsyncram_qg24:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Img_input:Img_input_inst\|altsyncram:altsyncram_component\|altsyncram_qg24:auto_generated\|q_a\[12\] " "Synthesized away node \"Img_input:Img_input_inst\|altsyncram:altsyncram_component\|altsyncram_qg24:auto_generated\|q_a\[12\]\"" {  } { { "db/altsyncram_qg24.tdf" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/db/altsyncram_qg24.tdf" 338 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Img_input.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/Img_input.vhd" 63 0 0 } } { "FFT128.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT128.vhd" 109 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524997992590 "|FFT128|Img_input:Img_input_inst|altsyncram:altsyncram_component|altsyncram_qg24:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Img_input:Img_input_inst\|altsyncram:altsyncram_component\|altsyncram_qg24:auto_generated\|q_a\[13\] " "Synthesized away node \"Img_input:Img_input_inst\|altsyncram:altsyncram_component\|altsyncram_qg24:auto_generated\|q_a\[13\]\"" {  } { { "db/altsyncram_qg24.tdf" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/db/altsyncram_qg24.tdf" 363 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Img_input.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/Img_input.vhd" 63 0 0 } } { "FFT128.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT128.vhd" 109 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524997992590 "|FFT128|Img_input:Img_input_inst|altsyncram:altsyncram_component|altsyncram_qg24:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Img_input:Img_input_inst\|altsyncram:altsyncram_component\|altsyncram_qg24:auto_generated\|q_a\[14\] " "Synthesized away node \"Img_input:Img_input_inst\|altsyncram:altsyncram_component\|altsyncram_qg24:auto_generated\|q_a\[14\]\"" {  } { { "db/altsyncram_qg24.tdf" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/db/altsyncram_qg24.tdf" 388 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Img_input.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/Img_input.vhd" 63 0 0 } } { "FFT128.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT128.vhd" 109 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524997992590 "|FFT128|Img_input:Img_input_inst|altsyncram:altsyncram_component|altsyncram_qg24:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Img_input:Img_input_inst\|altsyncram:altsyncram_component\|altsyncram_qg24:auto_generated\|q_a\[15\] " "Synthesized away node \"Img_input:Img_input_inst\|altsyncram:altsyncram_component\|altsyncram_qg24:auto_generated\|q_a\[15\]\"" {  } { { "db/altsyncram_qg24.tdf" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/db/altsyncram_qg24.tdf" 413 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Img_input.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/Img_input.vhd" 63 0 0 } } { "FFT128.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT128.vhd" 109 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524997992590 "|FFT128|Img_input:Img_input_inst|altsyncram:altsyncram_component|altsyncram_qg24:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:cos_3n\|altera_fft_single_port_rom:\\gen_auto:rom_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_sd34:auto_generated\|q_a\[0\] " "Synthesized away node \"FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:cos_3n\|altera_fft_single_port_rom:\\gen_auto:rom_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_sd34:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_sd34.tdf" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/db/altsyncram_sd34.tdf" 36 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" 54 0 0 } } { "FFT/synthesis/submodules/twid_rom.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/twid_rom.vhd" 103 0 0 } } { "FFT/synthesis/submodules/asj_fft_3dp_rom.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_3dp_rom.vhd" 154 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1761 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/FFT.vhd" 58 0 0 } } { "FFT128.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT128.vhd" 87 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524997992590 "|FFT128|FFT:fft_inst|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_3dp_rom:twrom|twid_rom:\gen_M4K:cos_3n|altera_fft_single_port_rom:\gen_auto:rom_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_sd34:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:cos_3n\|altera_fft_single_port_rom:\\gen_auto:rom_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_sd34:auto_generated\|q_a\[1\] " "Synthesized away node \"FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:cos_3n\|altera_fft_single_port_rom:\\gen_auto:rom_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_sd34:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_sd34.tdf" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/db/altsyncram_sd34.tdf" 59 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" 54 0 0 } } { "FFT/synthesis/submodules/twid_rom.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/twid_rom.vhd" 103 0 0 } } { "FFT/synthesis/submodules/asj_fft_3dp_rom.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_3dp_rom.vhd" 154 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1761 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/FFT.vhd" 58 0 0 } } { "FFT128.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT128.vhd" 87 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524997992590 "|FFT128|FFT:fft_inst|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_3dp_rom:twrom|twid_rom:\gen_M4K:cos_3n|altera_fft_single_port_rom:\gen_auto:rom_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_sd34:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:cos_3n\|altera_fft_single_port_rom:\\gen_auto:rom_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_sd34:auto_generated\|q_a\[2\] " "Synthesized away node \"FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:cos_3n\|altera_fft_single_port_rom:\\gen_auto:rom_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_sd34:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_sd34.tdf" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/db/altsyncram_sd34.tdf" 82 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" 54 0 0 } } { "FFT/synthesis/submodules/twid_rom.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/twid_rom.vhd" 103 0 0 } } { "FFT/synthesis/submodules/asj_fft_3dp_rom.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_3dp_rom.vhd" 154 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1761 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/FFT.vhd" 58 0 0 } } { "FFT128.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT128.vhd" 87 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524997992590 "|FFT128|FFT:fft_inst|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_3dp_rom:twrom|twid_rom:\gen_M4K:cos_3n|altera_fft_single_port_rom:\gen_auto:rom_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_sd34:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:cos_3n\|altera_fft_single_port_rom:\\gen_auto:rom_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_sd34:auto_generated\|q_a\[3\] " "Synthesized away node \"FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:cos_3n\|altera_fft_single_port_rom:\\gen_auto:rom_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_sd34:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_sd34.tdf" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/db/altsyncram_sd34.tdf" 105 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" 54 0 0 } } { "FFT/synthesis/submodules/twid_rom.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/twid_rom.vhd" 103 0 0 } } { "FFT/synthesis/submodules/asj_fft_3dp_rom.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_3dp_rom.vhd" 154 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1761 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/FFT.vhd" 58 0 0 } } { "FFT128.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT128.vhd" 87 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524997992590 "|FFT128|FFT:fft_inst|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_3dp_rom:twrom|twid_rom:\gen_M4K:cos_3n|altera_fft_single_port_rom:\gen_auto:rom_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_sd34:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:cos_3n\|altera_fft_single_port_rom:\\gen_auto:rom_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_sd34:auto_generated\|q_a\[4\] " "Synthesized away node \"FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:cos_3n\|altera_fft_single_port_rom:\\gen_auto:rom_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_sd34:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_sd34.tdf" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/db/altsyncram_sd34.tdf" 128 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" 54 0 0 } } { "FFT/synthesis/submodules/twid_rom.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/twid_rom.vhd" 103 0 0 } } { "FFT/synthesis/submodules/asj_fft_3dp_rom.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_3dp_rom.vhd" 154 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1761 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/FFT.vhd" 58 0 0 } } { "FFT128.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT128.vhd" 87 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524997992590 "|FFT128|FFT:fft_inst|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_3dp_rom:twrom|twid_rom:\gen_M4K:cos_3n|altera_fft_single_port_rom:\gen_auto:rom_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_sd34:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:cos_3n\|altera_fft_single_port_rom:\\gen_auto:rom_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_sd34:auto_generated\|q_a\[5\] " "Synthesized away node \"FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:cos_3n\|altera_fft_single_port_rom:\\gen_auto:rom_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_sd34:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_sd34.tdf" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/db/altsyncram_sd34.tdf" 151 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" 54 0 0 } } { "FFT/synthesis/submodules/twid_rom.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/twid_rom.vhd" 103 0 0 } } { "FFT/synthesis/submodules/asj_fft_3dp_rom.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_3dp_rom.vhd" 154 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1761 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/FFT.vhd" 58 0 0 } } { "FFT128.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT128.vhd" 87 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524997992590 "|FFT128|FFT:fft_inst|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_3dp_rom:twrom|twid_rom:\gen_M4K:cos_3n|altera_fft_single_port_rom:\gen_auto:rom_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_sd34:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:cos_3n\|altera_fft_single_port_rom:\\gen_auto:rom_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_sd34:auto_generated\|q_a\[6\] " "Synthesized away node \"FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:cos_3n\|altera_fft_single_port_rom:\\gen_auto:rom_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_sd34:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_sd34.tdf" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/db/altsyncram_sd34.tdf" 174 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" 54 0 0 } } { "FFT/synthesis/submodules/twid_rom.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/twid_rom.vhd" 103 0 0 } } { "FFT/synthesis/submodules/asj_fft_3dp_rom.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_3dp_rom.vhd" 154 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1761 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/FFT.vhd" 58 0 0 } } { "FFT128.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT128.vhd" 87 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524997992590 "|FFT128|FFT:fft_inst|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_3dp_rom:twrom|twid_rom:\gen_M4K:cos_3n|altera_fft_single_port_rom:\gen_auto:rom_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_sd34:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:cos_3n\|altera_fft_single_port_rom:\\gen_auto:rom_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_sd34:auto_generated\|q_a\[7\] " "Synthesized away node \"FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:cos_3n\|altera_fft_single_port_rom:\\gen_auto:rom_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_sd34:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_sd34.tdf" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/db/altsyncram_sd34.tdf" 197 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" 54 0 0 } } { "FFT/synthesis/submodules/twid_rom.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/twid_rom.vhd" 103 0 0 } } { "FFT/synthesis/submodules/asj_fft_3dp_rom.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_3dp_rom.vhd" 154 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1761 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/FFT.vhd" 58 0 0 } } { "FFT128.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT128.vhd" 87 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524997992590 "|FFT128|FFT:fft_inst|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_3dp_rom:twrom|twid_rom:\gen_M4K:cos_3n|altera_fft_single_port_rom:\gen_auto:rom_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_sd34:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:cos_3n\|altera_fft_single_port_rom:\\gen_auto:rom_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_sd34:auto_generated\|q_a\[8\] " "Synthesized away node \"FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:cos_3n\|altera_fft_single_port_rom:\\gen_auto:rom_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_sd34:auto_generated\|q_a\[8\]\"" {  } { { "db/altsyncram_sd34.tdf" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/db/altsyncram_sd34.tdf" 220 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" 54 0 0 } } { "FFT/synthesis/submodules/twid_rom.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/twid_rom.vhd" 103 0 0 } } { "FFT/synthesis/submodules/asj_fft_3dp_rom.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_3dp_rom.vhd" 154 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1761 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/FFT.vhd" 58 0 0 } } { "FFT128.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT128.vhd" 87 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524997992590 "|FFT128|FFT:fft_inst|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_3dp_rom:twrom|twid_rom:\gen_M4K:cos_3n|altera_fft_single_port_rom:\gen_auto:rom_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_sd34:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:cos_3n\|altera_fft_single_port_rom:\\gen_auto:rom_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_sd34:auto_generated\|q_a\[9\] " "Synthesized away node \"FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:cos_3n\|altera_fft_single_port_rom:\\gen_auto:rom_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_sd34:auto_generated\|q_a\[9\]\"" {  } { { "db/altsyncram_sd34.tdf" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/db/altsyncram_sd34.tdf" 243 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" 54 0 0 } } { "FFT/synthesis/submodules/twid_rom.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/twid_rom.vhd" 103 0 0 } } { "FFT/synthesis/submodules/asj_fft_3dp_rom.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_3dp_rom.vhd" 154 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1761 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/FFT.vhd" 58 0 0 } } { "FFT128.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT128.vhd" 87 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524997992590 "|FFT128|FFT:fft_inst|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_3dp_rom:twrom|twid_rom:\gen_M4K:cos_3n|altera_fft_single_port_rom:\gen_auto:rom_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_sd34:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:cos_3n\|altera_fft_single_port_rom:\\gen_auto:rom_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_sd34:auto_generated\|q_a\[10\] " "Synthesized away node \"FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:cos_3n\|altera_fft_single_port_rom:\\gen_auto:rom_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_sd34:auto_generated\|q_a\[10\]\"" {  } { { "db/altsyncram_sd34.tdf" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/db/altsyncram_sd34.tdf" 266 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" 54 0 0 } } { "FFT/synthesis/submodules/twid_rom.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/twid_rom.vhd" 103 0 0 } } { "FFT/synthesis/submodules/asj_fft_3dp_rom.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_3dp_rom.vhd" 154 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1761 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/FFT.vhd" 58 0 0 } } { "FFT128.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT128.vhd" 87 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524997992590 "|FFT128|FFT:fft_inst|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_3dp_rom:twrom|twid_rom:\gen_M4K:cos_3n|altera_fft_single_port_rom:\gen_auto:rom_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_sd34:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:cos_3n\|altera_fft_single_port_rom:\\gen_auto:rom_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_sd34:auto_generated\|q_a\[11\] " "Synthesized away node \"FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:cos_3n\|altera_fft_single_port_rom:\\gen_auto:rom_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_sd34:auto_generated\|q_a\[11\]\"" {  } { { "db/altsyncram_sd34.tdf" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/db/altsyncram_sd34.tdf" 289 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" 54 0 0 } } { "FFT/synthesis/submodules/twid_rom.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/twid_rom.vhd" 103 0 0 } } { "FFT/synthesis/submodules/asj_fft_3dp_rom.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_3dp_rom.vhd" 154 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1761 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/FFT.vhd" 58 0 0 } } { "FFT128.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT128.vhd" 87 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524997992590 "|FFT128|FFT:fft_inst|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_3dp_rom:twrom|twid_rom:\gen_M4K:cos_3n|altera_fft_single_port_rom:\gen_auto:rom_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_sd34:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:cos_3n\|altera_fft_single_port_rom:\\gen_auto:rom_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_sd34:auto_generated\|q_a\[12\] " "Synthesized away node \"FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:cos_3n\|altera_fft_single_port_rom:\\gen_auto:rom_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_sd34:auto_generated\|q_a\[12\]\"" {  } { { "db/altsyncram_sd34.tdf" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/db/altsyncram_sd34.tdf" 312 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" 54 0 0 } } { "FFT/synthesis/submodules/twid_rom.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/twid_rom.vhd" 103 0 0 } } { "FFT/synthesis/submodules/asj_fft_3dp_rom.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_3dp_rom.vhd" 154 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1761 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/FFT.vhd" 58 0 0 } } { "FFT128.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT128.vhd" 87 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524997992590 "|FFT128|FFT:fft_inst|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_3dp_rom:twrom|twid_rom:\gen_M4K:cos_3n|altera_fft_single_port_rom:\gen_auto:rom_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_sd34:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:cos_3n\|altera_fft_single_port_rom:\\gen_auto:rom_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_sd34:auto_generated\|q_a\[13\] " "Synthesized away node \"FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:cos_3n\|altera_fft_single_port_rom:\\gen_auto:rom_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_sd34:auto_generated\|q_a\[13\]\"" {  } { { "db/altsyncram_sd34.tdf" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/db/altsyncram_sd34.tdf" 335 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" 54 0 0 } } { "FFT/synthesis/submodules/twid_rom.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/twid_rom.vhd" 103 0 0 } } { "FFT/synthesis/submodules/asj_fft_3dp_rom.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_3dp_rom.vhd" 154 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1761 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/FFT.vhd" 58 0 0 } } { "FFT128.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT128.vhd" 87 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524997992590 "|FFT128|FFT:fft_inst|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_3dp_rom:twrom|twid_rom:\gen_M4K:cos_3n|altera_fft_single_port_rom:\gen_auto:rom_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_sd34:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:cos_3n\|altera_fft_single_port_rom:\\gen_auto:rom_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_sd34:auto_generated\|q_a\[14\] " "Synthesized away node \"FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:cos_3n\|altera_fft_single_port_rom:\\gen_auto:rom_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_sd34:auto_generated\|q_a\[14\]\"" {  } { { "db/altsyncram_sd34.tdf" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/db/altsyncram_sd34.tdf" 358 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" 54 0 0 } } { "FFT/synthesis/submodules/twid_rom.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/twid_rom.vhd" 103 0 0 } } { "FFT/synthesis/submodules/asj_fft_3dp_rom.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_3dp_rom.vhd" 154 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1761 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/FFT.vhd" 58 0 0 } } { "FFT128.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT128.vhd" 87 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524997992590 "|FFT128|FFT:fft_inst|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_3dp_rom:twrom|twid_rom:\gen_M4K:cos_3n|altera_fft_single_port_rom:\gen_auto:rom_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_sd34:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:cos_3n\|altera_fft_single_port_rom:\\gen_auto:rom_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_sd34:auto_generated\|q_a\[15\] " "Synthesized away node \"FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:cos_3n\|altera_fft_single_port_rom:\\gen_auto:rom_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_sd34:auto_generated\|q_a\[15\]\"" {  } { { "db/altsyncram_sd34.tdf" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/db/altsyncram_sd34.tdf" 381 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" 54 0 0 } } { "FFT/synthesis/submodules/twid_rom.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/twid_rom.vhd" 103 0 0 } } { "FFT/synthesis/submodules/asj_fft_3dp_rom.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_3dp_rom.vhd" 154 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1761 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/FFT.vhd" 58 0 0 } } { "FFT128.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT128.vhd" 87 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524997992590 "|FFT128|FFT:fft_inst|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_3dp_rom:twrom|twid_rom:\gen_M4K:cos_3n|altera_fft_single_port_rom:\gen_auto:rom_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_sd34:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:cos_2n\|altera_fft_single_port_rom:\\gen_auto:rom_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_rd34:auto_generated\|q_a\[0\] " "Synthesized away node \"FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:cos_2n\|altera_fft_single_port_rom:\\gen_auto:rom_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_rd34:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_rd34.tdf" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/db/altsyncram_rd34.tdf" 36 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" 54 0 0 } } { "FFT/synthesis/submodules/twid_rom.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/twid_rom.vhd" 103 0 0 } } { "FFT/synthesis/submodules/asj_fft_3dp_rom.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_3dp_rom.vhd" 139 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1761 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/FFT.vhd" 58 0 0 } } { "FFT128.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT128.vhd" 87 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524997992590 "|FFT128|FFT:fft_inst|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_3dp_rom:twrom|twid_rom:\gen_M4K:cos_2n|altera_fft_single_port_rom:\gen_auto:rom_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_rd34:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:cos_2n\|altera_fft_single_port_rom:\\gen_auto:rom_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_rd34:auto_generated\|q_a\[1\] " "Synthesized away node \"FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:cos_2n\|altera_fft_single_port_rom:\\gen_auto:rom_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_rd34:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_rd34.tdf" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/db/altsyncram_rd34.tdf" 59 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" 54 0 0 } } { "FFT/synthesis/submodules/twid_rom.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/twid_rom.vhd" 103 0 0 } } { "FFT/synthesis/submodules/asj_fft_3dp_rom.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_3dp_rom.vhd" 139 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1761 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/FFT.vhd" 58 0 0 } } { "FFT128.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT128.vhd" 87 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524997992590 "|FFT128|FFT:fft_inst|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_3dp_rom:twrom|twid_rom:\gen_M4K:cos_2n|altera_fft_single_port_rom:\gen_auto:rom_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_rd34:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:cos_2n\|altera_fft_single_port_rom:\\gen_auto:rom_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_rd34:auto_generated\|q_a\[2\] " "Synthesized away node \"FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:cos_2n\|altera_fft_single_port_rom:\\gen_auto:rom_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_rd34:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_rd34.tdf" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/db/altsyncram_rd34.tdf" 82 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" 54 0 0 } } { "FFT/synthesis/submodules/twid_rom.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/twid_rom.vhd" 103 0 0 } } { "FFT/synthesis/submodules/asj_fft_3dp_rom.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_3dp_rom.vhd" 139 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1761 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/FFT.vhd" 58 0 0 } } { "FFT128.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT128.vhd" 87 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524997992590 "|FFT128|FFT:fft_inst|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_3dp_rom:twrom|twid_rom:\gen_M4K:cos_2n|altera_fft_single_port_rom:\gen_auto:rom_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_rd34:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:cos_2n\|altera_fft_single_port_rom:\\gen_auto:rom_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_rd34:auto_generated\|q_a\[3\] " "Synthesized away node \"FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:cos_2n\|altera_fft_single_port_rom:\\gen_auto:rom_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_rd34:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_rd34.tdf" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/db/altsyncram_rd34.tdf" 105 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" 54 0 0 } } { "FFT/synthesis/submodules/twid_rom.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/twid_rom.vhd" 103 0 0 } } { "FFT/synthesis/submodules/asj_fft_3dp_rom.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_3dp_rom.vhd" 139 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1761 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/FFT.vhd" 58 0 0 } } { "FFT128.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT128.vhd" 87 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524997992590 "|FFT128|FFT:fft_inst|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_3dp_rom:twrom|twid_rom:\gen_M4K:cos_2n|altera_fft_single_port_rom:\gen_auto:rom_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_rd34:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:cos_2n\|altera_fft_single_port_rom:\\gen_auto:rom_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_rd34:auto_generated\|q_a\[4\] " "Synthesized away node \"FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:cos_2n\|altera_fft_single_port_rom:\\gen_auto:rom_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_rd34:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_rd34.tdf" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/db/altsyncram_rd34.tdf" 128 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" 54 0 0 } } { "FFT/synthesis/submodules/twid_rom.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/twid_rom.vhd" 103 0 0 } } { "FFT/synthesis/submodules/asj_fft_3dp_rom.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_3dp_rom.vhd" 139 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1761 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/FFT.vhd" 58 0 0 } } { "FFT128.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT128.vhd" 87 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524997992590 "|FFT128|FFT:fft_inst|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_3dp_rom:twrom|twid_rom:\gen_M4K:cos_2n|altera_fft_single_port_rom:\gen_auto:rom_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_rd34:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:cos_2n\|altera_fft_single_port_rom:\\gen_auto:rom_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_rd34:auto_generated\|q_a\[5\] " "Synthesized away node \"FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:cos_2n\|altera_fft_single_port_rom:\\gen_auto:rom_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_rd34:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_rd34.tdf" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/db/altsyncram_rd34.tdf" 151 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" 54 0 0 } } { "FFT/synthesis/submodules/twid_rom.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/twid_rom.vhd" 103 0 0 } } { "FFT/synthesis/submodules/asj_fft_3dp_rom.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_3dp_rom.vhd" 139 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1761 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/FFT.vhd" 58 0 0 } } { "FFT128.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT128.vhd" 87 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524997992590 "|FFT128|FFT:fft_inst|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_3dp_rom:twrom|twid_rom:\gen_M4K:cos_2n|altera_fft_single_port_rom:\gen_auto:rom_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_rd34:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:cos_2n\|altera_fft_single_port_rom:\\gen_auto:rom_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_rd34:auto_generated\|q_a\[6\] " "Synthesized away node \"FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:cos_2n\|altera_fft_single_port_rom:\\gen_auto:rom_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_rd34:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_rd34.tdf" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/db/altsyncram_rd34.tdf" 174 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" 54 0 0 } } { "FFT/synthesis/submodules/twid_rom.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/twid_rom.vhd" 103 0 0 } } { "FFT/synthesis/submodules/asj_fft_3dp_rom.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_3dp_rom.vhd" 139 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1761 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/FFT.vhd" 58 0 0 } } { "FFT128.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT128.vhd" 87 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524997992590 "|FFT128|FFT:fft_inst|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_3dp_rom:twrom|twid_rom:\gen_M4K:cos_2n|altera_fft_single_port_rom:\gen_auto:rom_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_rd34:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:cos_2n\|altera_fft_single_port_rom:\\gen_auto:rom_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_rd34:auto_generated\|q_a\[7\] " "Synthesized away node \"FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:cos_2n\|altera_fft_single_port_rom:\\gen_auto:rom_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_rd34:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_rd34.tdf" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/db/altsyncram_rd34.tdf" 197 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" 54 0 0 } } { "FFT/synthesis/submodules/twid_rom.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/twid_rom.vhd" 103 0 0 } } { "FFT/synthesis/submodules/asj_fft_3dp_rom.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_3dp_rom.vhd" 139 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1761 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/FFT.vhd" 58 0 0 } } { "FFT128.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT128.vhd" 87 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524997992590 "|FFT128|FFT:fft_inst|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_3dp_rom:twrom|twid_rom:\gen_M4K:cos_2n|altera_fft_single_port_rom:\gen_auto:rom_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_rd34:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:cos_2n\|altera_fft_single_port_rom:\\gen_auto:rom_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_rd34:auto_generated\|q_a\[8\] " "Synthesized away node \"FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:cos_2n\|altera_fft_single_port_rom:\\gen_auto:rom_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_rd34:auto_generated\|q_a\[8\]\"" {  } { { "db/altsyncram_rd34.tdf" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/db/altsyncram_rd34.tdf" 220 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" 54 0 0 } } { "FFT/synthesis/submodules/twid_rom.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/twid_rom.vhd" 103 0 0 } } { "FFT/synthesis/submodules/asj_fft_3dp_rom.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_3dp_rom.vhd" 139 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1761 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/FFT.vhd" 58 0 0 } } { "FFT128.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT128.vhd" 87 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524997992590 "|FFT128|FFT:fft_inst|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_3dp_rom:twrom|twid_rom:\gen_M4K:cos_2n|altera_fft_single_port_rom:\gen_auto:rom_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_rd34:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:cos_2n\|altera_fft_single_port_rom:\\gen_auto:rom_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_rd34:auto_generated\|q_a\[9\] " "Synthesized away node \"FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:cos_2n\|altera_fft_single_port_rom:\\gen_auto:rom_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_rd34:auto_generated\|q_a\[9\]\"" {  } { { "db/altsyncram_rd34.tdf" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/db/altsyncram_rd34.tdf" 243 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" 54 0 0 } } { "FFT/synthesis/submodules/twid_rom.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/twid_rom.vhd" 103 0 0 } } { "FFT/synthesis/submodules/asj_fft_3dp_rom.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_3dp_rom.vhd" 139 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1761 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/FFT.vhd" 58 0 0 } } { "FFT128.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT128.vhd" 87 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524997992590 "|FFT128|FFT:fft_inst|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_3dp_rom:twrom|twid_rom:\gen_M4K:cos_2n|altera_fft_single_port_rom:\gen_auto:rom_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_rd34:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:cos_2n\|altera_fft_single_port_rom:\\gen_auto:rom_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_rd34:auto_generated\|q_a\[10\] " "Synthesized away node \"FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:cos_2n\|altera_fft_single_port_rom:\\gen_auto:rom_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_rd34:auto_generated\|q_a\[10\]\"" {  } { { "db/altsyncram_rd34.tdf" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/db/altsyncram_rd34.tdf" 266 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" 54 0 0 } } { "FFT/synthesis/submodules/twid_rom.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/twid_rom.vhd" 103 0 0 } } { "FFT/synthesis/submodules/asj_fft_3dp_rom.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_3dp_rom.vhd" 139 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1761 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/FFT.vhd" 58 0 0 } } { "FFT128.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT128.vhd" 87 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524997992590 "|FFT128|FFT:fft_inst|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_3dp_rom:twrom|twid_rom:\gen_M4K:cos_2n|altera_fft_single_port_rom:\gen_auto:rom_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_rd34:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:cos_2n\|altera_fft_single_port_rom:\\gen_auto:rom_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_rd34:auto_generated\|q_a\[11\] " "Synthesized away node \"FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:cos_2n\|altera_fft_single_port_rom:\\gen_auto:rom_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_rd34:auto_generated\|q_a\[11\]\"" {  } { { "db/altsyncram_rd34.tdf" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/db/altsyncram_rd34.tdf" 289 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" 54 0 0 } } { "FFT/synthesis/submodules/twid_rom.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/twid_rom.vhd" 103 0 0 } } { "FFT/synthesis/submodules/asj_fft_3dp_rom.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_3dp_rom.vhd" 139 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1761 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/FFT.vhd" 58 0 0 } } { "FFT128.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT128.vhd" 87 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524997992590 "|FFT128|FFT:fft_inst|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_3dp_rom:twrom|twid_rom:\gen_M4K:cos_2n|altera_fft_single_port_rom:\gen_auto:rom_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_rd34:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:cos_2n\|altera_fft_single_port_rom:\\gen_auto:rom_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_rd34:auto_generated\|q_a\[12\] " "Synthesized away node \"FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:cos_2n\|altera_fft_single_port_rom:\\gen_auto:rom_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_rd34:auto_generated\|q_a\[12\]\"" {  } { { "db/altsyncram_rd34.tdf" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/db/altsyncram_rd34.tdf" 312 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" 54 0 0 } } { "FFT/synthesis/submodules/twid_rom.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/twid_rom.vhd" 103 0 0 } } { "FFT/synthesis/submodules/asj_fft_3dp_rom.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_3dp_rom.vhd" 139 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1761 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/FFT.vhd" 58 0 0 } } { "FFT128.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT128.vhd" 87 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524997992590 "|FFT128|FFT:fft_inst|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_3dp_rom:twrom|twid_rom:\gen_M4K:cos_2n|altera_fft_single_port_rom:\gen_auto:rom_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_rd34:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:cos_2n\|altera_fft_single_port_rom:\\gen_auto:rom_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_rd34:auto_generated\|q_a\[13\] " "Synthesized away node \"FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:cos_2n\|altera_fft_single_port_rom:\\gen_auto:rom_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_rd34:auto_generated\|q_a\[13\]\"" {  } { { "db/altsyncram_rd34.tdf" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/db/altsyncram_rd34.tdf" 335 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" 54 0 0 } } { "FFT/synthesis/submodules/twid_rom.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/twid_rom.vhd" 103 0 0 } } { "FFT/synthesis/submodules/asj_fft_3dp_rom.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_3dp_rom.vhd" 139 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1761 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/FFT.vhd" 58 0 0 } } { "FFT128.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT128.vhd" 87 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524997992590 "|FFT128|FFT:fft_inst|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_3dp_rom:twrom|twid_rom:\gen_M4K:cos_2n|altera_fft_single_port_rom:\gen_auto:rom_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_rd34:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:cos_2n\|altera_fft_single_port_rom:\\gen_auto:rom_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_rd34:auto_generated\|q_a\[14\] " "Synthesized away node \"FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:cos_2n\|altera_fft_single_port_rom:\\gen_auto:rom_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_rd34:auto_generated\|q_a\[14\]\"" {  } { { "db/altsyncram_rd34.tdf" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/db/altsyncram_rd34.tdf" 358 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" 54 0 0 } } { "FFT/synthesis/submodules/twid_rom.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/twid_rom.vhd" 103 0 0 } } { "FFT/synthesis/submodules/asj_fft_3dp_rom.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_3dp_rom.vhd" 139 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1761 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/FFT.vhd" 58 0 0 } } { "FFT128.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT128.vhd" 87 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524997992590 "|FFT128|FFT:fft_inst|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_3dp_rom:twrom|twid_rom:\gen_M4K:cos_2n|altera_fft_single_port_rom:\gen_auto:rom_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_rd34:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:cos_2n\|altera_fft_single_port_rom:\\gen_auto:rom_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_rd34:auto_generated\|q_a\[15\] " "Synthesized away node \"FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:cos_2n\|altera_fft_single_port_rom:\\gen_auto:rom_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_rd34:auto_generated\|q_a\[15\]\"" {  } { { "db/altsyncram_rd34.tdf" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/db/altsyncram_rd34.tdf" 381 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" 54 0 0 } } { "FFT/synthesis/submodules/twid_rom.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/twid_rom.vhd" 103 0 0 } } { "FFT/synthesis/submodules/asj_fft_3dp_rom.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_3dp_rom.vhd" 139 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1761 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/FFT.vhd" 58 0 0 } } { "FFT128.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT128.vhd" 87 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524997992590 "|FFT128|FFT:fft_inst|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_3dp_rom:twrom|twid_rom:\gen_M4K:cos_2n|altera_fft_single_port_rom:\gen_auto:rom_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_rd34:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:cos_1n\|altera_fft_single_port_rom:\\gen_auto:rom_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_qd34:auto_generated\|q_a\[0\] " "Synthesized away node \"FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:cos_1n\|altera_fft_single_port_rom:\\gen_auto:rom_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_qd34:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_qd34.tdf" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/db/altsyncram_qd34.tdf" 36 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" 54 0 0 } } { "FFT/synthesis/submodules/twid_rom.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/twid_rom.vhd" 103 0 0 } } { "FFT/synthesis/submodules/asj_fft_3dp_rom.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_3dp_rom.vhd" 124 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1761 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/FFT.vhd" 58 0 0 } } { "FFT128.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT128.vhd" 87 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524997992590 "|FFT128|FFT:fft_inst|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_3dp_rom:twrom|twid_rom:\gen_M4K:cos_1n|altera_fft_single_port_rom:\gen_auto:rom_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_qd34:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:cos_1n\|altera_fft_single_port_rom:\\gen_auto:rom_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_qd34:auto_generated\|q_a\[1\] " "Synthesized away node \"FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:cos_1n\|altera_fft_single_port_rom:\\gen_auto:rom_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_qd34:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_qd34.tdf" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/db/altsyncram_qd34.tdf" 59 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" 54 0 0 } } { "FFT/synthesis/submodules/twid_rom.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/twid_rom.vhd" 103 0 0 } } { "FFT/synthesis/submodules/asj_fft_3dp_rom.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_3dp_rom.vhd" 124 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1761 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/FFT.vhd" 58 0 0 } } { "FFT128.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT128.vhd" 87 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524997992590 "|FFT128|FFT:fft_inst|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_3dp_rom:twrom|twid_rom:\gen_M4K:cos_1n|altera_fft_single_port_rom:\gen_auto:rom_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_qd34:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:cos_1n\|altera_fft_single_port_rom:\\gen_auto:rom_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_qd34:auto_generated\|q_a\[2\] " "Synthesized away node \"FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:cos_1n\|altera_fft_single_port_rom:\\gen_auto:rom_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_qd34:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_qd34.tdf" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/db/altsyncram_qd34.tdf" 82 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" 54 0 0 } } { "FFT/synthesis/submodules/twid_rom.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/twid_rom.vhd" 103 0 0 } } { "FFT/synthesis/submodules/asj_fft_3dp_rom.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_3dp_rom.vhd" 124 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1761 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/FFT.vhd" 58 0 0 } } { "FFT128.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT128.vhd" 87 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524997992590 "|FFT128|FFT:fft_inst|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_3dp_rom:twrom|twid_rom:\gen_M4K:cos_1n|altera_fft_single_port_rom:\gen_auto:rom_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_qd34:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:cos_1n\|altera_fft_single_port_rom:\\gen_auto:rom_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_qd34:auto_generated\|q_a\[3\] " "Synthesized away node \"FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:cos_1n\|altera_fft_single_port_rom:\\gen_auto:rom_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_qd34:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_qd34.tdf" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/db/altsyncram_qd34.tdf" 105 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" 54 0 0 } } { "FFT/synthesis/submodules/twid_rom.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/twid_rom.vhd" 103 0 0 } } { "FFT/synthesis/submodules/asj_fft_3dp_rom.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_3dp_rom.vhd" 124 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1761 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/FFT.vhd" 58 0 0 } } { "FFT128.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT128.vhd" 87 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524997992590 "|FFT128|FFT:fft_inst|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_3dp_rom:twrom|twid_rom:\gen_M4K:cos_1n|altera_fft_single_port_rom:\gen_auto:rom_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_qd34:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:cos_1n\|altera_fft_single_port_rom:\\gen_auto:rom_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_qd34:auto_generated\|q_a\[4\] " "Synthesized away node \"FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:cos_1n\|altera_fft_single_port_rom:\\gen_auto:rom_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_qd34:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_qd34.tdf" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/db/altsyncram_qd34.tdf" 128 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" 54 0 0 } } { "FFT/synthesis/submodules/twid_rom.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/twid_rom.vhd" 103 0 0 } } { "FFT/synthesis/submodules/asj_fft_3dp_rom.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_3dp_rom.vhd" 124 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1761 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/FFT.vhd" 58 0 0 } } { "FFT128.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT128.vhd" 87 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524997992590 "|FFT128|FFT:fft_inst|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_3dp_rom:twrom|twid_rom:\gen_M4K:cos_1n|altera_fft_single_port_rom:\gen_auto:rom_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_qd34:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:cos_1n\|altera_fft_single_port_rom:\\gen_auto:rom_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_qd34:auto_generated\|q_a\[5\] " "Synthesized away node \"FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:cos_1n\|altera_fft_single_port_rom:\\gen_auto:rom_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_qd34:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_qd34.tdf" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/db/altsyncram_qd34.tdf" 151 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" 54 0 0 } } { "FFT/synthesis/submodules/twid_rom.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/twid_rom.vhd" 103 0 0 } } { "FFT/synthesis/submodules/asj_fft_3dp_rom.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_3dp_rom.vhd" 124 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1761 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/FFT.vhd" 58 0 0 } } { "FFT128.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT128.vhd" 87 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524997992590 "|FFT128|FFT:fft_inst|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_3dp_rom:twrom|twid_rom:\gen_M4K:cos_1n|altera_fft_single_port_rom:\gen_auto:rom_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_qd34:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:cos_1n\|altera_fft_single_port_rom:\\gen_auto:rom_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_qd34:auto_generated\|q_a\[6\] " "Synthesized away node \"FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:cos_1n\|altera_fft_single_port_rom:\\gen_auto:rom_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_qd34:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_qd34.tdf" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/db/altsyncram_qd34.tdf" 174 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" 54 0 0 } } { "FFT/synthesis/submodules/twid_rom.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/twid_rom.vhd" 103 0 0 } } { "FFT/synthesis/submodules/asj_fft_3dp_rom.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_3dp_rom.vhd" 124 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1761 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/FFT.vhd" 58 0 0 } } { "FFT128.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT128.vhd" 87 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524997992590 "|FFT128|FFT:fft_inst|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_3dp_rom:twrom|twid_rom:\gen_M4K:cos_1n|altera_fft_single_port_rom:\gen_auto:rom_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_qd34:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:cos_1n\|altera_fft_single_port_rom:\\gen_auto:rom_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_qd34:auto_generated\|q_a\[7\] " "Synthesized away node \"FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:cos_1n\|altera_fft_single_port_rom:\\gen_auto:rom_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_qd34:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_qd34.tdf" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/db/altsyncram_qd34.tdf" 197 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" 54 0 0 } } { "FFT/synthesis/submodules/twid_rom.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/twid_rom.vhd" 103 0 0 } } { "FFT/synthesis/submodules/asj_fft_3dp_rom.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_3dp_rom.vhd" 124 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1761 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/FFT.vhd" 58 0 0 } } { "FFT128.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT128.vhd" 87 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524997992590 "|FFT128|FFT:fft_inst|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_3dp_rom:twrom|twid_rom:\gen_M4K:cos_1n|altera_fft_single_port_rom:\gen_auto:rom_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_qd34:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:cos_1n\|altera_fft_single_port_rom:\\gen_auto:rom_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_qd34:auto_generated\|q_a\[8\] " "Synthesized away node \"FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:cos_1n\|altera_fft_single_port_rom:\\gen_auto:rom_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_qd34:auto_generated\|q_a\[8\]\"" {  } { { "db/altsyncram_qd34.tdf" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/db/altsyncram_qd34.tdf" 220 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" 54 0 0 } } { "FFT/synthesis/submodules/twid_rom.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/twid_rom.vhd" 103 0 0 } } { "FFT/synthesis/submodules/asj_fft_3dp_rom.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_3dp_rom.vhd" 124 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1761 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/FFT.vhd" 58 0 0 } } { "FFT128.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT128.vhd" 87 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524997992590 "|FFT128|FFT:fft_inst|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_3dp_rom:twrom|twid_rom:\gen_M4K:cos_1n|altera_fft_single_port_rom:\gen_auto:rom_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_qd34:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:cos_1n\|altera_fft_single_port_rom:\\gen_auto:rom_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_qd34:auto_generated\|q_a\[9\] " "Synthesized away node \"FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:cos_1n\|altera_fft_single_port_rom:\\gen_auto:rom_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_qd34:auto_generated\|q_a\[9\]\"" {  } { { "db/altsyncram_qd34.tdf" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/db/altsyncram_qd34.tdf" 243 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" 54 0 0 } } { "FFT/synthesis/submodules/twid_rom.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/twid_rom.vhd" 103 0 0 } } { "FFT/synthesis/submodules/asj_fft_3dp_rom.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_3dp_rom.vhd" 124 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1761 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/FFT.vhd" 58 0 0 } } { "FFT128.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT128.vhd" 87 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524997992590 "|FFT128|FFT:fft_inst|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_3dp_rom:twrom|twid_rom:\gen_M4K:cos_1n|altera_fft_single_port_rom:\gen_auto:rom_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_qd34:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:cos_1n\|altera_fft_single_port_rom:\\gen_auto:rom_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_qd34:auto_generated\|q_a\[10\] " "Synthesized away node \"FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:cos_1n\|altera_fft_single_port_rom:\\gen_auto:rom_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_qd34:auto_generated\|q_a\[10\]\"" {  } { { "db/altsyncram_qd34.tdf" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/db/altsyncram_qd34.tdf" 266 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" 54 0 0 } } { "FFT/synthesis/submodules/twid_rom.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/twid_rom.vhd" 103 0 0 } } { "FFT/synthesis/submodules/asj_fft_3dp_rom.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_3dp_rom.vhd" 124 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1761 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/FFT.vhd" 58 0 0 } } { "FFT128.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT128.vhd" 87 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524997992590 "|FFT128|FFT:fft_inst|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_3dp_rom:twrom|twid_rom:\gen_M4K:cos_1n|altera_fft_single_port_rom:\gen_auto:rom_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_qd34:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:cos_1n\|altera_fft_single_port_rom:\\gen_auto:rom_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_qd34:auto_generated\|q_a\[11\] " "Synthesized away node \"FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:cos_1n\|altera_fft_single_port_rom:\\gen_auto:rom_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_qd34:auto_generated\|q_a\[11\]\"" {  } { { "db/altsyncram_qd34.tdf" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/db/altsyncram_qd34.tdf" 289 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" 54 0 0 } } { "FFT/synthesis/submodules/twid_rom.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/twid_rom.vhd" 103 0 0 } } { "FFT/synthesis/submodules/asj_fft_3dp_rom.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_3dp_rom.vhd" 124 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1761 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/FFT.vhd" 58 0 0 } } { "FFT128.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT128.vhd" 87 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524997992590 "|FFT128|FFT:fft_inst|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_3dp_rom:twrom|twid_rom:\gen_M4K:cos_1n|altera_fft_single_port_rom:\gen_auto:rom_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_qd34:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:cos_1n\|altera_fft_single_port_rom:\\gen_auto:rom_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_qd34:auto_generated\|q_a\[12\] " "Synthesized away node \"FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:cos_1n\|altera_fft_single_port_rom:\\gen_auto:rom_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_qd34:auto_generated\|q_a\[12\]\"" {  } { { "db/altsyncram_qd34.tdf" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/db/altsyncram_qd34.tdf" 312 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" 54 0 0 } } { "FFT/synthesis/submodules/twid_rom.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/twid_rom.vhd" 103 0 0 } } { "FFT/synthesis/submodules/asj_fft_3dp_rom.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_3dp_rom.vhd" 124 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1761 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/FFT.vhd" 58 0 0 } } { "FFT128.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT128.vhd" 87 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524997992590 "|FFT128|FFT:fft_inst|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_3dp_rom:twrom|twid_rom:\gen_M4K:cos_1n|altera_fft_single_port_rom:\gen_auto:rom_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_qd34:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:cos_1n\|altera_fft_single_port_rom:\\gen_auto:rom_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_qd34:auto_generated\|q_a\[13\] " "Synthesized away node \"FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:cos_1n\|altera_fft_single_port_rom:\\gen_auto:rom_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_qd34:auto_generated\|q_a\[13\]\"" {  } { { "db/altsyncram_qd34.tdf" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/db/altsyncram_qd34.tdf" 335 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" 54 0 0 } } { "FFT/synthesis/submodules/twid_rom.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/twid_rom.vhd" 103 0 0 } } { "FFT/synthesis/submodules/asj_fft_3dp_rom.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_3dp_rom.vhd" 124 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1761 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/FFT.vhd" 58 0 0 } } { "FFT128.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT128.vhd" 87 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524997992590 "|FFT128|FFT:fft_inst|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_3dp_rom:twrom|twid_rom:\gen_M4K:cos_1n|altera_fft_single_port_rom:\gen_auto:rom_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_qd34:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:cos_1n\|altera_fft_single_port_rom:\\gen_auto:rom_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_qd34:auto_generated\|q_a\[14\] " "Synthesized away node \"FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:cos_1n\|altera_fft_single_port_rom:\\gen_auto:rom_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_qd34:auto_generated\|q_a\[14\]\"" {  } { { "db/altsyncram_qd34.tdf" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/db/altsyncram_qd34.tdf" 358 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" 54 0 0 } } { "FFT/synthesis/submodules/twid_rom.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/twid_rom.vhd" 103 0 0 } } { "FFT/synthesis/submodules/asj_fft_3dp_rom.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_3dp_rom.vhd" 124 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1761 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/FFT.vhd" 58 0 0 } } { "FFT128.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT128.vhd" 87 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524997992590 "|FFT128|FFT:fft_inst|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_3dp_rom:twrom|twid_rom:\gen_M4K:cos_1n|altera_fft_single_port_rom:\gen_auto:rom_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_qd34:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:cos_1n\|altera_fft_single_port_rom:\\gen_auto:rom_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_qd34:auto_generated\|q_a\[15\] " "Synthesized away node \"FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:cos_1n\|altera_fft_single_port_rom:\\gen_auto:rom_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_qd34:auto_generated\|q_a\[15\]\"" {  } { { "db/altsyncram_qd34.tdf" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/db/altsyncram_qd34.tdf" 381 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" 54 0 0 } } { "FFT/synthesis/submodules/twid_rom.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/twid_rom.vhd" 103 0 0 } } { "FFT/synthesis/submodules/asj_fft_3dp_rom.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_3dp_rom.vhd" 124 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1761 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/FFT.vhd" 58 0 0 } } { "FFT128.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT128.vhd" 87 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524997992590 "|FFT128|FFT:fft_inst|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_3dp_rom:twrom|twid_rom:\gen_M4K:cos_1n|altera_fft_single_port_rom:\gen_auto:rom_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_qd34:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:sin_3n\|altera_fft_single_port_rom:\\gen_auto:rom_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_1e34:auto_generated\|q_a\[0\] " "Synthesized away node \"FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:sin_3n\|altera_fft_single_port_rom:\\gen_auto:rom_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_1e34:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_1e34.tdf" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/db/altsyncram_1e34.tdf" 36 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" 54 0 0 } } { "FFT/synthesis/submodules/twid_rom.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/twid_rom.vhd" 103 0 0 } } { "FFT/synthesis/submodules/asj_fft_3dp_rom.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_3dp_rom.vhd" 109 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1761 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/FFT.vhd" 58 0 0 } } { "FFT128.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT128.vhd" 87 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524997992590 "|FFT128|FFT:fft_inst|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_3dp_rom:twrom|twid_rom:\gen_M4K:sin_3n|altera_fft_single_port_rom:\gen_auto:rom_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_1e34:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:sin_3n\|altera_fft_single_port_rom:\\gen_auto:rom_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_1e34:auto_generated\|q_a\[1\] " "Synthesized away node \"FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:sin_3n\|altera_fft_single_port_rom:\\gen_auto:rom_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_1e34:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_1e34.tdf" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/db/altsyncram_1e34.tdf" 59 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" 54 0 0 } } { "FFT/synthesis/submodules/twid_rom.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/twid_rom.vhd" 103 0 0 } } { "FFT/synthesis/submodules/asj_fft_3dp_rom.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_3dp_rom.vhd" 109 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1761 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/FFT.vhd" 58 0 0 } } { "FFT128.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT128.vhd" 87 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524997992590 "|FFT128|FFT:fft_inst|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_3dp_rom:twrom|twid_rom:\gen_M4K:sin_3n|altera_fft_single_port_rom:\gen_auto:rom_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_1e34:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:sin_3n\|altera_fft_single_port_rom:\\gen_auto:rom_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_1e34:auto_generated\|q_a\[2\] " "Synthesized away node \"FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:sin_3n\|altera_fft_single_port_rom:\\gen_auto:rom_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_1e34:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_1e34.tdf" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/db/altsyncram_1e34.tdf" 82 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" 54 0 0 } } { "FFT/synthesis/submodules/twid_rom.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/twid_rom.vhd" 103 0 0 } } { "FFT/synthesis/submodules/asj_fft_3dp_rom.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_3dp_rom.vhd" 109 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1761 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/FFT.vhd" 58 0 0 } } { "FFT128.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT128.vhd" 87 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524997992590 "|FFT128|FFT:fft_inst|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_3dp_rom:twrom|twid_rom:\gen_M4K:sin_3n|altera_fft_single_port_rom:\gen_auto:rom_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_1e34:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:sin_3n\|altera_fft_single_port_rom:\\gen_auto:rom_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_1e34:auto_generated\|q_a\[3\] " "Synthesized away node \"FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:sin_3n\|altera_fft_single_port_rom:\\gen_auto:rom_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_1e34:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_1e34.tdf" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/db/altsyncram_1e34.tdf" 105 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" 54 0 0 } } { "FFT/synthesis/submodules/twid_rom.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/twid_rom.vhd" 103 0 0 } } { "FFT/synthesis/submodules/asj_fft_3dp_rom.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_3dp_rom.vhd" 109 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1761 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/FFT.vhd" 58 0 0 } } { "FFT128.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT128.vhd" 87 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524997992590 "|FFT128|FFT:fft_inst|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_3dp_rom:twrom|twid_rom:\gen_M4K:sin_3n|altera_fft_single_port_rom:\gen_auto:rom_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_1e34:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:sin_3n\|altera_fft_single_port_rom:\\gen_auto:rom_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_1e34:auto_generated\|q_a\[4\] " "Synthesized away node \"FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:sin_3n\|altera_fft_single_port_rom:\\gen_auto:rom_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_1e34:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_1e34.tdf" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/db/altsyncram_1e34.tdf" 128 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" 54 0 0 } } { "FFT/synthesis/submodules/twid_rom.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/twid_rom.vhd" 103 0 0 } } { "FFT/synthesis/submodules/asj_fft_3dp_rom.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_3dp_rom.vhd" 109 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1761 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/FFT.vhd" 58 0 0 } } { "FFT128.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT128.vhd" 87 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524997992590 "|FFT128|FFT:fft_inst|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_3dp_rom:twrom|twid_rom:\gen_M4K:sin_3n|altera_fft_single_port_rom:\gen_auto:rom_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_1e34:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:sin_3n\|altera_fft_single_port_rom:\\gen_auto:rom_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_1e34:auto_generated\|q_a\[5\] " "Synthesized away node \"FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:sin_3n\|altera_fft_single_port_rom:\\gen_auto:rom_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_1e34:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_1e34.tdf" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/db/altsyncram_1e34.tdf" 151 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" 54 0 0 } } { "FFT/synthesis/submodules/twid_rom.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/twid_rom.vhd" 103 0 0 } } { "FFT/synthesis/submodules/asj_fft_3dp_rom.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_3dp_rom.vhd" 109 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1761 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/FFT.vhd" 58 0 0 } } { "FFT128.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT128.vhd" 87 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524997992590 "|FFT128|FFT:fft_inst|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_3dp_rom:twrom|twid_rom:\gen_M4K:sin_3n|altera_fft_single_port_rom:\gen_auto:rom_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_1e34:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:sin_3n\|altera_fft_single_port_rom:\\gen_auto:rom_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_1e34:auto_generated\|q_a\[6\] " "Synthesized away node \"FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:sin_3n\|altera_fft_single_port_rom:\\gen_auto:rom_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_1e34:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_1e34.tdf" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/db/altsyncram_1e34.tdf" 174 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" 54 0 0 } } { "FFT/synthesis/submodules/twid_rom.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/twid_rom.vhd" 103 0 0 } } { "FFT/synthesis/submodules/asj_fft_3dp_rom.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_3dp_rom.vhd" 109 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1761 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/FFT.vhd" 58 0 0 } } { "FFT128.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT128.vhd" 87 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524997992590 "|FFT128|FFT:fft_inst|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_3dp_rom:twrom|twid_rom:\gen_M4K:sin_3n|altera_fft_single_port_rom:\gen_auto:rom_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_1e34:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:sin_3n\|altera_fft_single_port_rom:\\gen_auto:rom_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_1e34:auto_generated\|q_a\[7\] " "Synthesized away node \"FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:sin_3n\|altera_fft_single_port_rom:\\gen_auto:rom_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_1e34:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_1e34.tdf" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/db/altsyncram_1e34.tdf" 197 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" 54 0 0 } } { "FFT/synthesis/submodules/twid_rom.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/twid_rom.vhd" 103 0 0 } } { "FFT/synthesis/submodules/asj_fft_3dp_rom.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_3dp_rom.vhd" 109 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1761 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/FFT.vhd" 58 0 0 } } { "FFT128.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT128.vhd" 87 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524997992590 "|FFT128|FFT:fft_inst|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_3dp_rom:twrom|twid_rom:\gen_M4K:sin_3n|altera_fft_single_port_rom:\gen_auto:rom_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_1e34:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:sin_3n\|altera_fft_single_port_rom:\\gen_auto:rom_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_1e34:auto_generated\|q_a\[8\] " "Synthesized away node \"FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:sin_3n\|altera_fft_single_port_rom:\\gen_auto:rom_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_1e34:auto_generated\|q_a\[8\]\"" {  } { { "db/altsyncram_1e34.tdf" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/db/altsyncram_1e34.tdf" 220 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" 54 0 0 } } { "FFT/synthesis/submodules/twid_rom.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/twid_rom.vhd" 103 0 0 } } { "FFT/synthesis/submodules/asj_fft_3dp_rom.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_3dp_rom.vhd" 109 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1761 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/FFT.vhd" 58 0 0 } } { "FFT128.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT128.vhd" 87 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524997992590 "|FFT128|FFT:fft_inst|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_3dp_rom:twrom|twid_rom:\gen_M4K:sin_3n|altera_fft_single_port_rom:\gen_auto:rom_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_1e34:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:sin_3n\|altera_fft_single_port_rom:\\gen_auto:rom_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_1e34:auto_generated\|q_a\[9\] " "Synthesized away node \"FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:sin_3n\|altera_fft_single_port_rom:\\gen_auto:rom_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_1e34:auto_generated\|q_a\[9\]\"" {  } { { "db/altsyncram_1e34.tdf" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/db/altsyncram_1e34.tdf" 243 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" 54 0 0 } } { "FFT/synthesis/submodules/twid_rom.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/twid_rom.vhd" 103 0 0 } } { "FFT/synthesis/submodules/asj_fft_3dp_rom.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_3dp_rom.vhd" 109 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1761 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/FFT.vhd" 58 0 0 } } { "FFT128.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT128.vhd" 87 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524997992590 "|FFT128|FFT:fft_inst|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_3dp_rom:twrom|twid_rom:\gen_M4K:sin_3n|altera_fft_single_port_rom:\gen_auto:rom_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_1e34:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:sin_3n\|altera_fft_single_port_rom:\\gen_auto:rom_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_1e34:auto_generated\|q_a\[10\] " "Synthesized away node \"FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:sin_3n\|altera_fft_single_port_rom:\\gen_auto:rom_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_1e34:auto_generated\|q_a\[10\]\"" {  } { { "db/altsyncram_1e34.tdf" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/db/altsyncram_1e34.tdf" 266 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" 54 0 0 } } { "FFT/synthesis/submodules/twid_rom.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/twid_rom.vhd" 103 0 0 } } { "FFT/synthesis/submodules/asj_fft_3dp_rom.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_3dp_rom.vhd" 109 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1761 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/FFT.vhd" 58 0 0 } } { "FFT128.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT128.vhd" 87 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524997992590 "|FFT128|FFT:fft_inst|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_3dp_rom:twrom|twid_rom:\gen_M4K:sin_3n|altera_fft_single_port_rom:\gen_auto:rom_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_1e34:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:sin_3n\|altera_fft_single_port_rom:\\gen_auto:rom_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_1e34:auto_generated\|q_a\[11\] " "Synthesized away node \"FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:sin_3n\|altera_fft_single_port_rom:\\gen_auto:rom_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_1e34:auto_generated\|q_a\[11\]\"" {  } { { "db/altsyncram_1e34.tdf" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/db/altsyncram_1e34.tdf" 289 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" 54 0 0 } } { "FFT/synthesis/submodules/twid_rom.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/twid_rom.vhd" 103 0 0 } } { "FFT/synthesis/submodules/asj_fft_3dp_rom.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_3dp_rom.vhd" 109 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1761 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/FFT.vhd" 58 0 0 } } { "FFT128.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT128.vhd" 87 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524997992590 "|FFT128|FFT:fft_inst|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_3dp_rom:twrom|twid_rom:\gen_M4K:sin_3n|altera_fft_single_port_rom:\gen_auto:rom_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_1e34:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:sin_3n\|altera_fft_single_port_rom:\\gen_auto:rom_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_1e34:auto_generated\|q_a\[12\] " "Synthesized away node \"FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:sin_3n\|altera_fft_single_port_rom:\\gen_auto:rom_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_1e34:auto_generated\|q_a\[12\]\"" {  } { { "db/altsyncram_1e34.tdf" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/db/altsyncram_1e34.tdf" 312 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" 54 0 0 } } { "FFT/synthesis/submodules/twid_rom.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/twid_rom.vhd" 103 0 0 } } { "FFT/synthesis/submodules/asj_fft_3dp_rom.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_3dp_rom.vhd" 109 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1761 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/FFT.vhd" 58 0 0 } } { "FFT128.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT128.vhd" 87 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524997992590 "|FFT128|FFT:fft_inst|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_3dp_rom:twrom|twid_rom:\gen_M4K:sin_3n|altera_fft_single_port_rom:\gen_auto:rom_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_1e34:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:sin_3n\|altera_fft_single_port_rom:\\gen_auto:rom_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_1e34:auto_generated\|q_a\[13\] " "Synthesized away node \"FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:sin_3n\|altera_fft_single_port_rom:\\gen_auto:rom_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_1e34:auto_generated\|q_a\[13\]\"" {  } { { "db/altsyncram_1e34.tdf" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/db/altsyncram_1e34.tdf" 335 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" 54 0 0 } } { "FFT/synthesis/submodules/twid_rom.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/twid_rom.vhd" 103 0 0 } } { "FFT/synthesis/submodules/asj_fft_3dp_rom.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_3dp_rom.vhd" 109 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1761 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/FFT.vhd" 58 0 0 } } { "FFT128.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT128.vhd" 87 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524997992590 "|FFT128|FFT:fft_inst|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_3dp_rom:twrom|twid_rom:\gen_M4K:sin_3n|altera_fft_single_port_rom:\gen_auto:rom_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_1e34:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:sin_3n\|altera_fft_single_port_rom:\\gen_auto:rom_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_1e34:auto_generated\|q_a\[14\] " "Synthesized away node \"FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:sin_3n\|altera_fft_single_port_rom:\\gen_auto:rom_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_1e34:auto_generated\|q_a\[14\]\"" {  } { { "db/altsyncram_1e34.tdf" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/db/altsyncram_1e34.tdf" 358 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" 54 0 0 } } { "FFT/synthesis/submodules/twid_rom.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/twid_rom.vhd" 103 0 0 } } { "FFT/synthesis/submodules/asj_fft_3dp_rom.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_3dp_rom.vhd" 109 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1761 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/FFT.vhd" 58 0 0 } } { "FFT128.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT128.vhd" 87 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524997992590 "|FFT128|FFT:fft_inst|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_3dp_rom:twrom|twid_rom:\gen_M4K:sin_3n|altera_fft_single_port_rom:\gen_auto:rom_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_1e34:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:sin_3n\|altera_fft_single_port_rom:\\gen_auto:rom_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_1e34:auto_generated\|q_a\[15\] " "Synthesized away node \"FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:sin_3n\|altera_fft_single_port_rom:\\gen_auto:rom_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_1e34:auto_generated\|q_a\[15\]\"" {  } { { "db/altsyncram_1e34.tdf" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/db/altsyncram_1e34.tdf" 381 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" 54 0 0 } } { "FFT/synthesis/submodules/twid_rom.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/twid_rom.vhd" 103 0 0 } } { "FFT/synthesis/submodules/asj_fft_3dp_rom.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_3dp_rom.vhd" 109 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1761 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/FFT.vhd" 58 0 0 } } { "FFT128.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT128.vhd" 87 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524997992590 "|FFT128|FFT:fft_inst|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_3dp_rom:twrom|twid_rom:\gen_M4K:sin_3n|altera_fft_single_port_rom:\gen_auto:rom_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_1e34:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:sin_2n\|altera_fft_single_port_rom:\\gen_auto:rom_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_0e34:auto_generated\|q_a\[0\] " "Synthesized away node \"FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:sin_2n\|altera_fft_single_port_rom:\\gen_auto:rom_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_0e34:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_0e34.tdf" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/db/altsyncram_0e34.tdf" 36 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" 54 0 0 } } { "FFT/synthesis/submodules/twid_rom.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/twid_rom.vhd" 103 0 0 } } { "FFT/synthesis/submodules/asj_fft_3dp_rom.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_3dp_rom.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1761 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/FFT.vhd" 58 0 0 } } { "FFT128.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT128.vhd" 87 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524997992590 "|FFT128|FFT:fft_inst|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_3dp_rom:twrom|twid_rom:\gen_M4K:sin_2n|altera_fft_single_port_rom:\gen_auto:rom_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_0e34:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:sin_2n\|altera_fft_single_port_rom:\\gen_auto:rom_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_0e34:auto_generated\|q_a\[1\] " "Synthesized away node \"FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:sin_2n\|altera_fft_single_port_rom:\\gen_auto:rom_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_0e34:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_0e34.tdf" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/db/altsyncram_0e34.tdf" 59 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" 54 0 0 } } { "FFT/synthesis/submodules/twid_rom.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/twid_rom.vhd" 103 0 0 } } { "FFT/synthesis/submodules/asj_fft_3dp_rom.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_3dp_rom.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1761 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/FFT.vhd" 58 0 0 } } { "FFT128.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT128.vhd" 87 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524997992590 "|FFT128|FFT:fft_inst|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_3dp_rom:twrom|twid_rom:\gen_M4K:sin_2n|altera_fft_single_port_rom:\gen_auto:rom_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_0e34:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:sin_2n\|altera_fft_single_port_rom:\\gen_auto:rom_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_0e34:auto_generated\|q_a\[2\] " "Synthesized away node \"FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:sin_2n\|altera_fft_single_port_rom:\\gen_auto:rom_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_0e34:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_0e34.tdf" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/db/altsyncram_0e34.tdf" 82 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" 54 0 0 } } { "FFT/synthesis/submodules/twid_rom.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/twid_rom.vhd" 103 0 0 } } { "FFT/synthesis/submodules/asj_fft_3dp_rom.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_3dp_rom.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1761 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/FFT.vhd" 58 0 0 } } { "FFT128.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT128.vhd" 87 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524997992590 "|FFT128|FFT:fft_inst|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_3dp_rom:twrom|twid_rom:\gen_M4K:sin_2n|altera_fft_single_port_rom:\gen_auto:rom_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_0e34:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:sin_2n\|altera_fft_single_port_rom:\\gen_auto:rom_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_0e34:auto_generated\|q_a\[3\] " "Synthesized away node \"FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:sin_2n\|altera_fft_single_port_rom:\\gen_auto:rom_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_0e34:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_0e34.tdf" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/db/altsyncram_0e34.tdf" 105 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" 54 0 0 } } { "FFT/synthesis/submodules/twid_rom.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/twid_rom.vhd" 103 0 0 } } { "FFT/synthesis/submodules/asj_fft_3dp_rom.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_3dp_rom.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1761 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/FFT.vhd" 58 0 0 } } { "FFT128.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT128.vhd" 87 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524997992590 "|FFT128|FFT:fft_inst|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_3dp_rom:twrom|twid_rom:\gen_M4K:sin_2n|altera_fft_single_port_rom:\gen_auto:rom_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_0e34:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:sin_2n\|altera_fft_single_port_rom:\\gen_auto:rom_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_0e34:auto_generated\|q_a\[4\] " "Synthesized away node \"FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:sin_2n\|altera_fft_single_port_rom:\\gen_auto:rom_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_0e34:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_0e34.tdf" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/db/altsyncram_0e34.tdf" 128 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" 54 0 0 } } { "FFT/synthesis/submodules/twid_rom.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/twid_rom.vhd" 103 0 0 } } { "FFT/synthesis/submodules/asj_fft_3dp_rom.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_3dp_rom.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1761 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/FFT.vhd" 58 0 0 } } { "FFT128.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT128.vhd" 87 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524997992590 "|FFT128|FFT:fft_inst|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_3dp_rom:twrom|twid_rom:\gen_M4K:sin_2n|altera_fft_single_port_rom:\gen_auto:rom_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_0e34:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:sin_2n\|altera_fft_single_port_rom:\\gen_auto:rom_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_0e34:auto_generated\|q_a\[5\] " "Synthesized away node \"FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:sin_2n\|altera_fft_single_port_rom:\\gen_auto:rom_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_0e34:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_0e34.tdf" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/db/altsyncram_0e34.tdf" 151 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" 54 0 0 } } { "FFT/synthesis/submodules/twid_rom.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/twid_rom.vhd" 103 0 0 } } { "FFT/synthesis/submodules/asj_fft_3dp_rom.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_3dp_rom.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1761 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/FFT.vhd" 58 0 0 } } { "FFT128.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT128.vhd" 87 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524997992590 "|FFT128|FFT:fft_inst|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_3dp_rom:twrom|twid_rom:\gen_M4K:sin_2n|altera_fft_single_port_rom:\gen_auto:rom_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_0e34:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:sin_2n\|altera_fft_single_port_rom:\\gen_auto:rom_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_0e34:auto_generated\|q_a\[6\] " "Synthesized away node \"FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:sin_2n\|altera_fft_single_port_rom:\\gen_auto:rom_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_0e34:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_0e34.tdf" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/db/altsyncram_0e34.tdf" 174 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" 54 0 0 } } { "FFT/synthesis/submodules/twid_rom.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/twid_rom.vhd" 103 0 0 } } { "FFT/synthesis/submodules/asj_fft_3dp_rom.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_3dp_rom.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1761 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/FFT.vhd" 58 0 0 } } { "FFT128.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT128.vhd" 87 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524997992590 "|FFT128|FFT:fft_inst|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_3dp_rom:twrom|twid_rom:\gen_M4K:sin_2n|altera_fft_single_port_rom:\gen_auto:rom_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_0e34:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:sin_2n\|altera_fft_single_port_rom:\\gen_auto:rom_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_0e34:auto_generated\|q_a\[7\] " "Synthesized away node \"FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:sin_2n\|altera_fft_single_port_rom:\\gen_auto:rom_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_0e34:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_0e34.tdf" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/db/altsyncram_0e34.tdf" 197 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" 54 0 0 } } { "FFT/synthesis/submodules/twid_rom.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/twid_rom.vhd" 103 0 0 } } { "FFT/synthesis/submodules/asj_fft_3dp_rom.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_3dp_rom.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1761 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/FFT.vhd" 58 0 0 } } { "FFT128.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT128.vhd" 87 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524997992590 "|FFT128|FFT:fft_inst|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_3dp_rom:twrom|twid_rom:\gen_M4K:sin_2n|altera_fft_single_port_rom:\gen_auto:rom_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_0e34:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:sin_2n\|altera_fft_single_port_rom:\\gen_auto:rom_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_0e34:auto_generated\|q_a\[8\] " "Synthesized away node \"FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:sin_2n\|altera_fft_single_port_rom:\\gen_auto:rom_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_0e34:auto_generated\|q_a\[8\]\"" {  } { { "db/altsyncram_0e34.tdf" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/db/altsyncram_0e34.tdf" 220 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" 54 0 0 } } { "FFT/synthesis/submodules/twid_rom.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/twid_rom.vhd" 103 0 0 } } { "FFT/synthesis/submodules/asj_fft_3dp_rom.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_3dp_rom.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1761 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/FFT.vhd" 58 0 0 } } { "FFT128.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT128.vhd" 87 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524997992590 "|FFT128|FFT:fft_inst|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_3dp_rom:twrom|twid_rom:\gen_M4K:sin_2n|altera_fft_single_port_rom:\gen_auto:rom_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_0e34:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:sin_2n\|altera_fft_single_port_rom:\\gen_auto:rom_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_0e34:auto_generated\|q_a\[9\] " "Synthesized away node \"FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:sin_2n\|altera_fft_single_port_rom:\\gen_auto:rom_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_0e34:auto_generated\|q_a\[9\]\"" {  } { { "db/altsyncram_0e34.tdf" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/db/altsyncram_0e34.tdf" 243 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" 54 0 0 } } { "FFT/synthesis/submodules/twid_rom.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/twid_rom.vhd" 103 0 0 } } { "FFT/synthesis/submodules/asj_fft_3dp_rom.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_3dp_rom.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1761 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/FFT.vhd" 58 0 0 } } { "FFT128.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT128.vhd" 87 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524997992590 "|FFT128|FFT:fft_inst|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_3dp_rom:twrom|twid_rom:\gen_M4K:sin_2n|altera_fft_single_port_rom:\gen_auto:rom_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_0e34:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:sin_2n\|altera_fft_single_port_rom:\\gen_auto:rom_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_0e34:auto_generated\|q_a\[10\] " "Synthesized away node \"FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:sin_2n\|altera_fft_single_port_rom:\\gen_auto:rom_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_0e34:auto_generated\|q_a\[10\]\"" {  } { { "db/altsyncram_0e34.tdf" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/db/altsyncram_0e34.tdf" 266 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" 54 0 0 } } { "FFT/synthesis/submodules/twid_rom.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/twid_rom.vhd" 103 0 0 } } { "FFT/synthesis/submodules/asj_fft_3dp_rom.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_3dp_rom.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1761 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/FFT.vhd" 58 0 0 } } { "FFT128.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT128.vhd" 87 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524997992590 "|FFT128|FFT:fft_inst|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_3dp_rom:twrom|twid_rom:\gen_M4K:sin_2n|altera_fft_single_port_rom:\gen_auto:rom_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_0e34:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:sin_2n\|altera_fft_single_port_rom:\\gen_auto:rom_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_0e34:auto_generated\|q_a\[11\] " "Synthesized away node \"FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:sin_2n\|altera_fft_single_port_rom:\\gen_auto:rom_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_0e34:auto_generated\|q_a\[11\]\"" {  } { { "db/altsyncram_0e34.tdf" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/db/altsyncram_0e34.tdf" 289 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" 54 0 0 } } { "FFT/synthesis/submodules/twid_rom.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/twid_rom.vhd" 103 0 0 } } { "FFT/synthesis/submodules/asj_fft_3dp_rom.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_3dp_rom.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1761 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/FFT.vhd" 58 0 0 } } { "FFT128.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT128.vhd" 87 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524997992590 "|FFT128|FFT:fft_inst|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_3dp_rom:twrom|twid_rom:\gen_M4K:sin_2n|altera_fft_single_port_rom:\gen_auto:rom_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_0e34:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:sin_2n\|altera_fft_single_port_rom:\\gen_auto:rom_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_0e34:auto_generated\|q_a\[12\] " "Synthesized away node \"FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:sin_2n\|altera_fft_single_port_rom:\\gen_auto:rom_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_0e34:auto_generated\|q_a\[12\]\"" {  } { { "db/altsyncram_0e34.tdf" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/db/altsyncram_0e34.tdf" 312 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" 54 0 0 } } { "FFT/synthesis/submodules/twid_rom.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/twid_rom.vhd" 103 0 0 } } { "FFT/synthesis/submodules/asj_fft_3dp_rom.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_3dp_rom.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1761 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/FFT.vhd" 58 0 0 } } { "FFT128.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT128.vhd" 87 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524997992590 "|FFT128|FFT:fft_inst|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_3dp_rom:twrom|twid_rom:\gen_M4K:sin_2n|altera_fft_single_port_rom:\gen_auto:rom_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_0e34:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:sin_2n\|altera_fft_single_port_rom:\\gen_auto:rom_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_0e34:auto_generated\|q_a\[13\] " "Synthesized away node \"FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:sin_2n\|altera_fft_single_port_rom:\\gen_auto:rom_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_0e34:auto_generated\|q_a\[13\]\"" {  } { { "db/altsyncram_0e34.tdf" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/db/altsyncram_0e34.tdf" 335 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" 54 0 0 } } { "FFT/synthesis/submodules/twid_rom.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/twid_rom.vhd" 103 0 0 } } { "FFT/synthesis/submodules/asj_fft_3dp_rom.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_3dp_rom.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1761 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/FFT.vhd" 58 0 0 } } { "FFT128.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT128.vhd" 87 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524997992590 "|FFT128|FFT:fft_inst|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_3dp_rom:twrom|twid_rom:\gen_M4K:sin_2n|altera_fft_single_port_rom:\gen_auto:rom_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_0e34:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:sin_2n\|altera_fft_single_port_rom:\\gen_auto:rom_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_0e34:auto_generated\|q_a\[14\] " "Synthesized away node \"FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:sin_2n\|altera_fft_single_port_rom:\\gen_auto:rom_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_0e34:auto_generated\|q_a\[14\]\"" {  } { { "db/altsyncram_0e34.tdf" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/db/altsyncram_0e34.tdf" 358 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" 54 0 0 } } { "FFT/synthesis/submodules/twid_rom.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/twid_rom.vhd" 103 0 0 } } { "FFT/synthesis/submodules/asj_fft_3dp_rom.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_3dp_rom.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1761 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/FFT.vhd" 58 0 0 } } { "FFT128.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT128.vhd" 87 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524997992590 "|FFT128|FFT:fft_inst|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_3dp_rom:twrom|twid_rom:\gen_M4K:sin_2n|altera_fft_single_port_rom:\gen_auto:rom_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_0e34:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:sin_2n\|altera_fft_single_port_rom:\\gen_auto:rom_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_0e34:auto_generated\|q_a\[15\] " "Synthesized away node \"FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:sin_2n\|altera_fft_single_port_rom:\\gen_auto:rom_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_0e34:auto_generated\|q_a\[15\]\"" {  } { { "db/altsyncram_0e34.tdf" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/db/altsyncram_0e34.tdf" 381 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" 54 0 0 } } { "FFT/synthesis/submodules/twid_rom.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/twid_rom.vhd" 103 0 0 } } { "FFT/synthesis/submodules/asj_fft_3dp_rom.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_3dp_rom.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1761 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/FFT.vhd" 58 0 0 } } { "FFT128.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT128.vhd" 87 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524997992590 "|FFT128|FFT:fft_inst|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_3dp_rom:twrom|twid_rom:\gen_M4K:sin_2n|altera_fft_single_port_rom:\gen_auto:rom_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_0e34:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:sin_1n\|altera_fft_single_port_rom:\\gen_auto:rom_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_vd34:auto_generated\|q_a\[0\] " "Synthesized away node \"FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:sin_1n\|altera_fft_single_port_rom:\\gen_auto:rom_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_vd34:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_vd34.tdf" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/db/altsyncram_vd34.tdf" 36 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" 54 0 0 } } { "FFT/synthesis/submodules/twid_rom.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/twid_rom.vhd" 103 0 0 } } { "FFT/synthesis/submodules/asj_fft_3dp_rom.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_3dp_rom.vhd" 79 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1761 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/FFT.vhd" 58 0 0 } } { "FFT128.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT128.vhd" 87 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524997992590 "|FFT128|FFT:fft_inst|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_3dp_rom:twrom|twid_rom:\gen_M4K:sin_1n|altera_fft_single_port_rom:\gen_auto:rom_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_vd34:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:sin_1n\|altera_fft_single_port_rom:\\gen_auto:rom_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_vd34:auto_generated\|q_a\[1\] " "Synthesized away node \"FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:sin_1n\|altera_fft_single_port_rom:\\gen_auto:rom_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_vd34:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_vd34.tdf" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/db/altsyncram_vd34.tdf" 59 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" 54 0 0 } } { "FFT/synthesis/submodules/twid_rom.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/twid_rom.vhd" 103 0 0 } } { "FFT/synthesis/submodules/asj_fft_3dp_rom.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_3dp_rom.vhd" 79 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1761 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/FFT.vhd" 58 0 0 } } { "FFT128.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT128.vhd" 87 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524997992590 "|FFT128|FFT:fft_inst|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_3dp_rom:twrom|twid_rom:\gen_M4K:sin_1n|altera_fft_single_port_rom:\gen_auto:rom_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_vd34:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:sin_1n\|altera_fft_single_port_rom:\\gen_auto:rom_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_vd34:auto_generated\|q_a\[2\] " "Synthesized away node \"FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:sin_1n\|altera_fft_single_port_rom:\\gen_auto:rom_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_vd34:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_vd34.tdf" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/db/altsyncram_vd34.tdf" 82 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" 54 0 0 } } { "FFT/synthesis/submodules/twid_rom.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/twid_rom.vhd" 103 0 0 } } { "FFT/synthesis/submodules/asj_fft_3dp_rom.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_3dp_rom.vhd" 79 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1761 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/FFT.vhd" 58 0 0 } } { "FFT128.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT128.vhd" 87 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524997992590 "|FFT128|FFT:fft_inst|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_3dp_rom:twrom|twid_rom:\gen_M4K:sin_1n|altera_fft_single_port_rom:\gen_auto:rom_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_vd34:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:sin_1n\|altera_fft_single_port_rom:\\gen_auto:rom_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_vd34:auto_generated\|q_a\[3\] " "Synthesized away node \"FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:sin_1n\|altera_fft_single_port_rom:\\gen_auto:rom_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_vd34:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_vd34.tdf" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/db/altsyncram_vd34.tdf" 105 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" 54 0 0 } } { "FFT/synthesis/submodules/twid_rom.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/twid_rom.vhd" 103 0 0 } } { "FFT/synthesis/submodules/asj_fft_3dp_rom.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_3dp_rom.vhd" 79 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1761 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/FFT.vhd" 58 0 0 } } { "FFT128.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT128.vhd" 87 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524997992590 "|FFT128|FFT:fft_inst|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_3dp_rom:twrom|twid_rom:\gen_M4K:sin_1n|altera_fft_single_port_rom:\gen_auto:rom_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_vd34:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:sin_1n\|altera_fft_single_port_rom:\\gen_auto:rom_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_vd34:auto_generated\|q_a\[4\] " "Synthesized away node \"FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:sin_1n\|altera_fft_single_port_rom:\\gen_auto:rom_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_vd34:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_vd34.tdf" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/db/altsyncram_vd34.tdf" 128 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" 54 0 0 } } { "FFT/synthesis/submodules/twid_rom.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/twid_rom.vhd" 103 0 0 } } { "FFT/synthesis/submodules/asj_fft_3dp_rom.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_3dp_rom.vhd" 79 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1761 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/FFT.vhd" 58 0 0 } } { "FFT128.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT128.vhd" 87 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524997992590 "|FFT128|FFT:fft_inst|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_3dp_rom:twrom|twid_rom:\gen_M4K:sin_1n|altera_fft_single_port_rom:\gen_auto:rom_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_vd34:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:sin_1n\|altera_fft_single_port_rom:\\gen_auto:rom_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_vd34:auto_generated\|q_a\[5\] " "Synthesized away node \"FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:sin_1n\|altera_fft_single_port_rom:\\gen_auto:rom_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_vd34:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_vd34.tdf" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/db/altsyncram_vd34.tdf" 151 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" 54 0 0 } } { "FFT/synthesis/submodules/twid_rom.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/twid_rom.vhd" 103 0 0 } } { "FFT/synthesis/submodules/asj_fft_3dp_rom.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_3dp_rom.vhd" 79 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1761 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/FFT.vhd" 58 0 0 } } { "FFT128.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT128.vhd" 87 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524997992590 "|FFT128|FFT:fft_inst|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_3dp_rom:twrom|twid_rom:\gen_M4K:sin_1n|altera_fft_single_port_rom:\gen_auto:rom_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_vd34:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:sin_1n\|altera_fft_single_port_rom:\\gen_auto:rom_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_vd34:auto_generated\|q_a\[6\] " "Synthesized away node \"FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:sin_1n\|altera_fft_single_port_rom:\\gen_auto:rom_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_vd34:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_vd34.tdf" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/db/altsyncram_vd34.tdf" 174 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" 54 0 0 } } { "FFT/synthesis/submodules/twid_rom.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/twid_rom.vhd" 103 0 0 } } { "FFT/synthesis/submodules/asj_fft_3dp_rom.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_3dp_rom.vhd" 79 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1761 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/FFT.vhd" 58 0 0 } } { "FFT128.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT128.vhd" 87 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524997992590 "|FFT128|FFT:fft_inst|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_3dp_rom:twrom|twid_rom:\gen_M4K:sin_1n|altera_fft_single_port_rom:\gen_auto:rom_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_vd34:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:sin_1n\|altera_fft_single_port_rom:\\gen_auto:rom_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_vd34:auto_generated\|q_a\[7\] " "Synthesized away node \"FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:sin_1n\|altera_fft_single_port_rom:\\gen_auto:rom_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_vd34:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_vd34.tdf" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/db/altsyncram_vd34.tdf" 197 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" 54 0 0 } } { "FFT/synthesis/submodules/twid_rom.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/twid_rom.vhd" 103 0 0 } } { "FFT/synthesis/submodules/asj_fft_3dp_rom.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_3dp_rom.vhd" 79 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1761 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/FFT.vhd" 58 0 0 } } { "FFT128.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT128.vhd" 87 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524997992590 "|FFT128|FFT:fft_inst|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_3dp_rom:twrom|twid_rom:\gen_M4K:sin_1n|altera_fft_single_port_rom:\gen_auto:rom_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_vd34:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:sin_1n\|altera_fft_single_port_rom:\\gen_auto:rom_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_vd34:auto_generated\|q_a\[8\] " "Synthesized away node \"FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:sin_1n\|altera_fft_single_port_rom:\\gen_auto:rom_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_vd34:auto_generated\|q_a\[8\]\"" {  } { { "db/altsyncram_vd34.tdf" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/db/altsyncram_vd34.tdf" 220 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" 54 0 0 } } { "FFT/synthesis/submodules/twid_rom.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/twid_rom.vhd" 103 0 0 } } { "FFT/synthesis/submodules/asj_fft_3dp_rom.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_3dp_rom.vhd" 79 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1761 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/FFT.vhd" 58 0 0 } } { "FFT128.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT128.vhd" 87 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524997992590 "|FFT128|FFT:fft_inst|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_3dp_rom:twrom|twid_rom:\gen_M4K:sin_1n|altera_fft_single_port_rom:\gen_auto:rom_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_vd34:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:sin_1n\|altera_fft_single_port_rom:\\gen_auto:rom_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_vd34:auto_generated\|q_a\[9\] " "Synthesized away node \"FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:sin_1n\|altera_fft_single_port_rom:\\gen_auto:rom_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_vd34:auto_generated\|q_a\[9\]\"" {  } { { "db/altsyncram_vd34.tdf" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/db/altsyncram_vd34.tdf" 243 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" 54 0 0 } } { "FFT/synthesis/submodules/twid_rom.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/twid_rom.vhd" 103 0 0 } } { "FFT/synthesis/submodules/asj_fft_3dp_rom.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_3dp_rom.vhd" 79 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1761 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/FFT.vhd" 58 0 0 } } { "FFT128.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT128.vhd" 87 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524997992590 "|FFT128|FFT:fft_inst|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_3dp_rom:twrom|twid_rom:\gen_M4K:sin_1n|altera_fft_single_port_rom:\gen_auto:rom_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_vd34:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:sin_1n\|altera_fft_single_port_rom:\\gen_auto:rom_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_vd34:auto_generated\|q_a\[10\] " "Synthesized away node \"FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:sin_1n\|altera_fft_single_port_rom:\\gen_auto:rom_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_vd34:auto_generated\|q_a\[10\]\"" {  } { { "db/altsyncram_vd34.tdf" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/db/altsyncram_vd34.tdf" 266 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" 54 0 0 } } { "FFT/synthesis/submodules/twid_rom.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/twid_rom.vhd" 103 0 0 } } { "FFT/synthesis/submodules/asj_fft_3dp_rom.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_3dp_rom.vhd" 79 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1761 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/FFT.vhd" 58 0 0 } } { "FFT128.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT128.vhd" 87 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524997992590 "|FFT128|FFT:fft_inst|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_3dp_rom:twrom|twid_rom:\gen_M4K:sin_1n|altera_fft_single_port_rom:\gen_auto:rom_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_vd34:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:sin_1n\|altera_fft_single_port_rom:\\gen_auto:rom_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_vd34:auto_generated\|q_a\[11\] " "Synthesized away node \"FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:sin_1n\|altera_fft_single_port_rom:\\gen_auto:rom_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_vd34:auto_generated\|q_a\[11\]\"" {  } { { "db/altsyncram_vd34.tdf" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/db/altsyncram_vd34.tdf" 289 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" 54 0 0 } } { "FFT/synthesis/submodules/twid_rom.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/twid_rom.vhd" 103 0 0 } } { "FFT/synthesis/submodules/asj_fft_3dp_rom.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_3dp_rom.vhd" 79 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1761 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/FFT.vhd" 58 0 0 } } { "FFT128.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT128.vhd" 87 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524997992590 "|FFT128|FFT:fft_inst|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_3dp_rom:twrom|twid_rom:\gen_M4K:sin_1n|altera_fft_single_port_rom:\gen_auto:rom_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_vd34:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:sin_1n\|altera_fft_single_port_rom:\\gen_auto:rom_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_vd34:auto_generated\|q_a\[12\] " "Synthesized away node \"FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:sin_1n\|altera_fft_single_port_rom:\\gen_auto:rom_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_vd34:auto_generated\|q_a\[12\]\"" {  } { { "db/altsyncram_vd34.tdf" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/db/altsyncram_vd34.tdf" 312 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" 54 0 0 } } { "FFT/synthesis/submodules/twid_rom.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/twid_rom.vhd" 103 0 0 } } { "FFT/synthesis/submodules/asj_fft_3dp_rom.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_3dp_rom.vhd" 79 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1761 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/FFT.vhd" 58 0 0 } } { "FFT128.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT128.vhd" 87 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524997992590 "|FFT128|FFT:fft_inst|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_3dp_rom:twrom|twid_rom:\gen_M4K:sin_1n|altera_fft_single_port_rom:\gen_auto:rom_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_vd34:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:sin_1n\|altera_fft_single_port_rom:\\gen_auto:rom_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_vd34:auto_generated\|q_a\[13\] " "Synthesized away node \"FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:sin_1n\|altera_fft_single_port_rom:\\gen_auto:rom_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_vd34:auto_generated\|q_a\[13\]\"" {  } { { "db/altsyncram_vd34.tdf" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/db/altsyncram_vd34.tdf" 335 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" 54 0 0 } } { "FFT/synthesis/submodules/twid_rom.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/twid_rom.vhd" 103 0 0 } } { "FFT/synthesis/submodules/asj_fft_3dp_rom.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_3dp_rom.vhd" 79 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1761 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/FFT.vhd" 58 0 0 } } { "FFT128.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT128.vhd" 87 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524997992590 "|FFT128|FFT:fft_inst|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_3dp_rom:twrom|twid_rom:\gen_M4K:sin_1n|altera_fft_single_port_rom:\gen_auto:rom_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_vd34:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:sin_1n\|altera_fft_single_port_rom:\\gen_auto:rom_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_vd34:auto_generated\|q_a\[14\] " "Synthesized away node \"FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:sin_1n\|altera_fft_single_port_rom:\\gen_auto:rom_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_vd34:auto_generated\|q_a\[14\]\"" {  } { { "db/altsyncram_vd34.tdf" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/db/altsyncram_vd34.tdf" 358 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" 54 0 0 } } { "FFT/synthesis/submodules/twid_rom.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/twid_rom.vhd" 103 0 0 } } { "FFT/synthesis/submodules/asj_fft_3dp_rom.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_3dp_rom.vhd" 79 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1761 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/FFT.vhd" 58 0 0 } } { "FFT128.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT128.vhd" 87 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524997992590 "|FFT128|FFT:fft_inst|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_3dp_rom:twrom|twid_rom:\gen_M4K:sin_1n|altera_fft_single_port_rom:\gen_auto:rom_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_vd34:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:sin_1n\|altera_fft_single_port_rom:\\gen_auto:rom_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_vd34:auto_generated\|q_a\[15\] " "Synthesized away node \"FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_3dp_rom:twrom\|twid_rom:\\gen_M4K:sin_1n\|altera_fft_single_port_rom:\\gen_auto:rom_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_vd34:auto_generated\|q_a\[15\]\"" {  } { { "db/altsyncram_vd34.tdf" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/db/altsyncram_vd34.tdf" 381 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" 54 0 0 } } { "FFT/synthesis/submodules/twid_rom.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/twid_rom.vhd" 103 0 0 } } { "FFT/synthesis/submodules/asj_fft_3dp_rom.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_3dp_rom.vhd" 79 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1761 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/FFT.vhd" 58 0 0 } } { "FFT128.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT128.vhd" 87 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524997992590 "|FFT128|FFT:fft_inst|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_3dp_rom:twrom|twid_rom:\gen_M4K:sin_1n|altera_fft_single_port_rom:\gen_auto:rom_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_vd34:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_B\|asj_fft_data_ram:\\gen_rams:3:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[0\] " "Synthesized away node \"FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_B\|asj_fft_data_ram:\\gen_rams:3:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[0\]\"" {  } { { "db/altsyncram_d304.tdf" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/db/altsyncram_d304.tdf" 41 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1049 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/FFT.vhd" 58 0 0 } } { "FFT128.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT128.vhd" 87 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524997992590 "|FFT128|FFT:fft_inst|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_B|asj_fft_data_ram:\gen_rams:3:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_d304:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_B\|asj_fft_data_ram:\\gen_rams:3:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[1\] " "Synthesized away node \"FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_B\|asj_fft_data_ram:\\gen_rams:3:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[1\]\"" {  } { { "db/altsyncram_d304.tdf" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/db/altsyncram_d304.tdf" 72 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1049 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/FFT.vhd" 58 0 0 } } { "FFT128.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT128.vhd" 87 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524997992590 "|FFT128|FFT:fft_inst|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_B|asj_fft_data_ram:\gen_rams:3:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_d304:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_B\|asj_fft_data_ram:\\gen_rams:3:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[2\] " "Synthesized away node \"FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_B\|asj_fft_data_ram:\\gen_rams:3:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[2\]\"" {  } { { "db/altsyncram_d304.tdf" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/db/altsyncram_d304.tdf" 103 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1049 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/FFT.vhd" 58 0 0 } } { "FFT128.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT128.vhd" 87 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524997992590 "|FFT128|FFT:fft_inst|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_B|asj_fft_data_ram:\gen_rams:3:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_d304:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_B\|asj_fft_data_ram:\\gen_rams:3:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[3\] " "Synthesized away node \"FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_B\|asj_fft_data_ram:\\gen_rams:3:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[3\]\"" {  } { { "db/altsyncram_d304.tdf" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/db/altsyncram_d304.tdf" 134 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1049 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/FFT.vhd" 58 0 0 } } { "FFT128.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT128.vhd" 87 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524997992590 "|FFT128|FFT:fft_inst|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_B|asj_fft_data_ram:\gen_rams:3:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_d304:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_B\|asj_fft_data_ram:\\gen_rams:3:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[4\] " "Synthesized away node \"FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_B\|asj_fft_data_ram:\\gen_rams:3:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[4\]\"" {  } { { "db/altsyncram_d304.tdf" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/db/altsyncram_d304.tdf" 165 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1049 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/FFT.vhd" 58 0 0 } } { "FFT128.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT128.vhd" 87 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524997992590 "|FFT128|FFT:fft_inst|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_B|asj_fft_data_ram:\gen_rams:3:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_d304:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_B\|asj_fft_data_ram:\\gen_rams:3:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[5\] " "Synthesized away node \"FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_B\|asj_fft_data_ram:\\gen_rams:3:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[5\]\"" {  } { { "db/altsyncram_d304.tdf" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/db/altsyncram_d304.tdf" 196 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1049 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/FFT.vhd" 58 0 0 } } { "FFT128.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT128.vhd" 87 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524997992590 "|FFT128|FFT:fft_inst|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_B|asj_fft_data_ram:\gen_rams:3:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_d304:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_B\|asj_fft_data_ram:\\gen_rams:3:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[6\] " "Synthesized away node \"FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_B\|asj_fft_data_ram:\\gen_rams:3:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[6\]\"" {  } { { "db/altsyncram_d304.tdf" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/db/altsyncram_d304.tdf" 227 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1049 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/FFT.vhd" 58 0 0 } } { "FFT128.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT128.vhd" 87 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524997992590 "|FFT128|FFT:fft_inst|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_B|asj_fft_data_ram:\gen_rams:3:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_d304:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_B\|asj_fft_data_ram:\\gen_rams:3:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[7\] " "Synthesized away node \"FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_B\|asj_fft_data_ram:\\gen_rams:3:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[7\]\"" {  } { { "db/altsyncram_d304.tdf" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/db/altsyncram_d304.tdf" 258 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1049 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/FFT.vhd" 58 0 0 } } { "FFT128.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT128.vhd" 87 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524997992590 "|FFT128|FFT:fft_inst|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_B|asj_fft_data_ram:\gen_rams:3:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_d304:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_B\|asj_fft_data_ram:\\gen_rams:3:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[8\] " "Synthesized away node \"FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_B\|asj_fft_data_ram:\\gen_rams:3:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[8\]\"" {  } { { "db/altsyncram_d304.tdf" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/db/altsyncram_d304.tdf" 289 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1049 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/FFT.vhd" 58 0 0 } } { "FFT128.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT128.vhd" 87 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524997992590 "|FFT128|FFT:fft_inst|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_B|asj_fft_data_ram:\gen_rams:3:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_d304:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_B\|asj_fft_data_ram:\\gen_rams:3:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[9\] " "Synthesized away node \"FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_B\|asj_fft_data_ram:\\gen_rams:3:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[9\]\"" {  } { { "db/altsyncram_d304.tdf" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/db/altsyncram_d304.tdf" 320 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1049 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/FFT.vhd" 58 0 0 } } { "FFT128.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT128.vhd" 87 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524997992590 "|FFT128|FFT:fft_inst|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_B|asj_fft_data_ram:\gen_rams:3:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_d304:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_B\|asj_fft_data_ram:\\gen_rams:3:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[10\] " "Synthesized away node \"FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_B\|asj_fft_data_ram:\\gen_rams:3:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[10\]\"" {  } { { "db/altsyncram_d304.tdf" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/db/altsyncram_d304.tdf" 351 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1049 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/FFT.vhd" 58 0 0 } } { "FFT128.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT128.vhd" 87 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524997992590 "|FFT128|FFT:fft_inst|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_B|asj_fft_data_ram:\gen_rams:3:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_d304:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_B\|asj_fft_data_ram:\\gen_rams:3:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[11\] " "Synthesized away node \"FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_B\|asj_fft_data_ram:\\gen_rams:3:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[11\]\"" {  } { { "db/altsyncram_d304.tdf" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/db/altsyncram_d304.tdf" 382 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1049 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/FFT.vhd" 58 0 0 } } { "FFT128.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT128.vhd" 87 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524997992590 "|FFT128|FFT:fft_inst|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_B|asj_fft_data_ram:\gen_rams:3:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_d304:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_B\|asj_fft_data_ram:\\gen_rams:3:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[12\] " "Synthesized away node \"FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_B\|asj_fft_data_ram:\\gen_rams:3:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[12\]\"" {  } { { "db/altsyncram_d304.tdf" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/db/altsyncram_d304.tdf" 413 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1049 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/FFT.vhd" 58 0 0 } } { "FFT128.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT128.vhd" 87 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524997992590 "|FFT128|FFT:fft_inst|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_B|asj_fft_data_ram:\gen_rams:3:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_d304:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_B\|asj_fft_data_ram:\\gen_rams:3:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[13\] " "Synthesized away node \"FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_B\|asj_fft_data_ram:\\gen_rams:3:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[13\]\"" {  } { { "db/altsyncram_d304.tdf" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/db/altsyncram_d304.tdf" 444 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1049 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/FFT.vhd" 58 0 0 } } { "FFT128.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT128.vhd" 87 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524997992590 "|FFT128|FFT:fft_inst|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_B|asj_fft_data_ram:\gen_rams:3:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_d304:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_B\|asj_fft_data_ram:\\gen_rams:3:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[14\] " "Synthesized away node \"FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_B\|asj_fft_data_ram:\\gen_rams:3:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[14\]\"" {  } { { "db/altsyncram_d304.tdf" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/db/altsyncram_d304.tdf" 475 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1049 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/FFT.vhd" 58 0 0 } } { "FFT128.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT128.vhd" 87 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524997992590 "|FFT128|FFT:fft_inst|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_B|asj_fft_data_ram:\gen_rams:3:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_d304:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_B\|asj_fft_data_ram:\\gen_rams:3:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[15\] " "Synthesized away node \"FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_B\|asj_fft_data_ram:\\gen_rams:3:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[15\]\"" {  } { { "db/altsyncram_d304.tdf" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/db/altsyncram_d304.tdf" 506 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1049 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/FFT.vhd" 58 0 0 } } { "FFT128.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT128.vhd" 87 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524997992590 "|FFT128|FFT:fft_inst|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_B|asj_fft_data_ram:\gen_rams:3:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_d304:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_B\|asj_fft_data_ram:\\gen_rams:3:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[16\] " "Synthesized away node \"FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_B\|asj_fft_data_ram:\\gen_rams:3:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[16\]\"" {  } { { "db/altsyncram_d304.tdf" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/db/altsyncram_d304.tdf" 537 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1049 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/FFT.vhd" 58 0 0 } } { "FFT128.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT128.vhd" 87 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524997992590 "|FFT128|FFT:fft_inst|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_B|asj_fft_data_ram:\gen_rams:3:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_d304:auto_generated|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_B\|asj_fft_data_ram:\\gen_rams:3:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[17\] " "Synthesized away node \"FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_B\|asj_fft_data_ram:\\gen_rams:3:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[17\]\"" {  } { { "db/altsyncram_d304.tdf" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/db/altsyncram_d304.tdf" 568 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1049 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/FFT.vhd" 58 0 0 } } { "FFT128.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT128.vhd" 87 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524997992590 "|FFT128|FFT:fft_inst|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_B|asj_fft_data_ram:\gen_rams:3:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_d304:auto_generated|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_B\|asj_fft_data_ram:\\gen_rams:3:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[18\] " "Synthesized away node \"FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_B\|asj_fft_data_ram:\\gen_rams:3:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[18\]\"" {  } { { "db/altsyncram_d304.tdf" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/db/altsyncram_d304.tdf" 599 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1049 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/FFT.vhd" 58 0 0 } } { "FFT128.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT128.vhd" 87 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524997992590 "|FFT128|FFT:fft_inst|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_B|asj_fft_data_ram:\gen_rams:3:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_d304:auto_generated|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_B\|asj_fft_data_ram:\\gen_rams:3:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[19\] " "Synthesized away node \"FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_B\|asj_fft_data_ram:\\gen_rams:3:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[19\]\"" {  } { { "db/altsyncram_d304.tdf" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/db/altsyncram_d304.tdf" 630 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1049 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/FFT.vhd" 58 0 0 } } { "FFT128.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT128.vhd" 87 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524997992590 "|FFT128|FFT:fft_inst|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_B|asj_fft_data_ram:\gen_rams:3:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_d304:auto_generated|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_B\|asj_fft_data_ram:\\gen_rams:3:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[20\] " "Synthesized away node \"FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_B\|asj_fft_data_ram:\\gen_rams:3:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[20\]\"" {  } { { "db/altsyncram_d304.tdf" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/db/altsyncram_d304.tdf" 661 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1049 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/FFT.vhd" 58 0 0 } } { "FFT128.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT128.vhd" 87 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524997992590 "|FFT128|FFT:fft_inst|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_B|asj_fft_data_ram:\gen_rams:3:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_d304:auto_generated|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_B\|asj_fft_data_ram:\\gen_rams:3:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[21\] " "Synthesized away node \"FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_B\|asj_fft_data_ram:\\gen_rams:3:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[21\]\"" {  } { { "db/altsyncram_d304.tdf" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/db/altsyncram_d304.tdf" 692 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1049 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/FFT.vhd" 58 0 0 } } { "FFT128.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT128.vhd" 87 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524997992590 "|FFT128|FFT:fft_inst|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_B|asj_fft_data_ram:\gen_rams:3:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_d304:auto_generated|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_B\|asj_fft_data_ram:\\gen_rams:3:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[22\] " "Synthesized away node \"FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_B\|asj_fft_data_ram:\\gen_rams:3:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[22\]\"" {  } { { "db/altsyncram_d304.tdf" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/db/altsyncram_d304.tdf" 723 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1049 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/FFT.vhd" 58 0 0 } } { "FFT128.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT128.vhd" 87 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524997992590 "|FFT128|FFT:fft_inst|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_B|asj_fft_data_ram:\gen_rams:3:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_d304:auto_generated|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_B\|asj_fft_data_ram:\\gen_rams:3:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[23\] " "Synthesized away node \"FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_B\|asj_fft_data_ram:\\gen_rams:3:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[23\]\"" {  } { { "db/altsyncram_d304.tdf" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/db/altsyncram_d304.tdf" 754 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1049 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/FFT.vhd" 58 0 0 } } { "FFT128.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT128.vhd" 87 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524997992590 "|FFT128|FFT:fft_inst|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_B|asj_fft_data_ram:\gen_rams:3:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_d304:auto_generated|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_B\|asj_fft_data_ram:\\gen_rams:3:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[24\] " "Synthesized away node \"FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_B\|asj_fft_data_ram:\\gen_rams:3:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[24\]\"" {  } { { "db/altsyncram_d304.tdf" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/db/altsyncram_d304.tdf" 785 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1049 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/FFT.vhd" 58 0 0 } } { "FFT128.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT128.vhd" 87 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524997992590 "|FFT128|FFT:fft_inst|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_B|asj_fft_data_ram:\gen_rams:3:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_d304:auto_generated|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_B\|asj_fft_data_ram:\\gen_rams:3:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[25\] " "Synthesized away node \"FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_B\|asj_fft_data_ram:\\gen_rams:3:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[25\]\"" {  } { { "db/altsyncram_d304.tdf" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/db/altsyncram_d304.tdf" 816 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1049 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/FFT.vhd" 58 0 0 } } { "FFT128.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT128.vhd" 87 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524997992590 "|FFT128|FFT:fft_inst|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_B|asj_fft_data_ram:\gen_rams:3:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_d304:auto_generated|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_B\|asj_fft_data_ram:\\gen_rams:3:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[26\] " "Synthesized away node \"FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_B\|asj_fft_data_ram:\\gen_rams:3:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[26\]\"" {  } { { "db/altsyncram_d304.tdf" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/db/altsyncram_d304.tdf" 847 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1049 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/FFT.vhd" 58 0 0 } } { "FFT128.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT128.vhd" 87 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524997992590 "|FFT128|FFT:fft_inst|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_B|asj_fft_data_ram:\gen_rams:3:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_d304:auto_generated|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_B\|asj_fft_data_ram:\\gen_rams:3:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[27\] " "Synthesized away node \"FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_B\|asj_fft_data_ram:\\gen_rams:3:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[27\]\"" {  } { { "db/altsyncram_d304.tdf" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/db/altsyncram_d304.tdf" 878 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1049 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/FFT.vhd" 58 0 0 } } { "FFT128.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT128.vhd" 87 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524997992590 "|FFT128|FFT:fft_inst|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_B|asj_fft_data_ram:\gen_rams:3:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_d304:auto_generated|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_B\|asj_fft_data_ram:\\gen_rams:3:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[28\] " "Synthesized away node \"FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_B\|asj_fft_data_ram:\\gen_rams:3:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[28\]\"" {  } { { "db/altsyncram_d304.tdf" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/db/altsyncram_d304.tdf" 909 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1049 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/FFT.vhd" 58 0 0 } } { "FFT128.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT128.vhd" 87 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524997992590 "|FFT128|FFT:fft_inst|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_B|asj_fft_data_ram:\gen_rams:3:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_d304:auto_generated|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_B\|asj_fft_data_ram:\\gen_rams:3:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[29\] " "Synthesized away node \"FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_B\|asj_fft_data_ram:\\gen_rams:3:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[29\]\"" {  } { { "db/altsyncram_d304.tdf" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/db/altsyncram_d304.tdf" 940 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1049 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/FFT.vhd" 58 0 0 } } { "FFT128.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT128.vhd" 87 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524997992590 "|FFT128|FFT:fft_inst|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_B|asj_fft_data_ram:\gen_rams:3:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_d304:auto_generated|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_B\|asj_fft_data_ram:\\gen_rams:3:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[30\] " "Synthesized away node \"FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_B\|asj_fft_data_ram:\\gen_rams:3:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[30\]\"" {  } { { "db/altsyncram_d304.tdf" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/db/altsyncram_d304.tdf" 971 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1049 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/FFT.vhd" 58 0 0 } } { "FFT128.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT128.vhd" 87 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524997992590 "|FFT128|FFT:fft_inst|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_B|asj_fft_data_ram:\gen_rams:3:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_d304:auto_generated|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_B\|asj_fft_data_ram:\\gen_rams:3:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[31\] " "Synthesized away node \"FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_B\|asj_fft_data_ram:\\gen_rams:3:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[31\]\"" {  } { { "db/altsyncram_d304.tdf" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/db/altsyncram_d304.tdf" 1002 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1049 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/FFT.vhd" 58 0 0 } } { "FFT128.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT128.vhd" 87 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524997992590 "|FFT128|FFT:fft_inst|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_B|asj_fft_data_ram:\gen_rams:3:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_d304:auto_generated|ram_block1a31"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_B\|asj_fft_data_ram:\\gen_rams:2:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[0\] " "Synthesized away node \"FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_B\|asj_fft_data_ram:\\gen_rams:2:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[0\]\"" {  } { { "db/altsyncram_d304.tdf" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/db/altsyncram_d304.tdf" 41 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1049 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/FFT.vhd" 58 0 0 } } { "FFT128.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT128.vhd" 87 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524997992590 "|FFT128|FFT:fft_inst|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_B|asj_fft_data_ram:\gen_rams:2:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_d304:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_B\|asj_fft_data_ram:\\gen_rams:2:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[1\] " "Synthesized away node \"FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_B\|asj_fft_data_ram:\\gen_rams:2:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[1\]\"" {  } { { "db/altsyncram_d304.tdf" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/db/altsyncram_d304.tdf" 72 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1049 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/FFT.vhd" 58 0 0 } } { "FFT128.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT128.vhd" 87 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524997992590 "|FFT128|FFT:fft_inst|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_B|asj_fft_data_ram:\gen_rams:2:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_d304:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_B\|asj_fft_data_ram:\\gen_rams:2:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[2\] " "Synthesized away node \"FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_B\|asj_fft_data_ram:\\gen_rams:2:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[2\]\"" {  } { { "db/altsyncram_d304.tdf" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/db/altsyncram_d304.tdf" 103 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1049 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/FFT.vhd" 58 0 0 } } { "FFT128.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT128.vhd" 87 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524997992590 "|FFT128|FFT:fft_inst|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_B|asj_fft_data_ram:\gen_rams:2:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_d304:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_B\|asj_fft_data_ram:\\gen_rams:2:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[3\] " "Synthesized away node \"FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_B\|asj_fft_data_ram:\\gen_rams:2:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[3\]\"" {  } { { "db/altsyncram_d304.tdf" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/db/altsyncram_d304.tdf" 134 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1049 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/FFT.vhd" 58 0 0 } } { "FFT128.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT128.vhd" 87 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524997992590 "|FFT128|FFT:fft_inst|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_B|asj_fft_data_ram:\gen_rams:2:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_d304:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_B\|asj_fft_data_ram:\\gen_rams:2:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[4\] " "Synthesized away node \"FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_B\|asj_fft_data_ram:\\gen_rams:2:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[4\]\"" {  } { { "db/altsyncram_d304.tdf" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/db/altsyncram_d304.tdf" 165 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1049 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/FFT.vhd" 58 0 0 } } { "FFT128.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT128.vhd" 87 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524997992590 "|FFT128|FFT:fft_inst|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_B|asj_fft_data_ram:\gen_rams:2:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_d304:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_B\|asj_fft_data_ram:\\gen_rams:2:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[5\] " "Synthesized away node \"FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_B\|asj_fft_data_ram:\\gen_rams:2:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[5\]\"" {  } { { "db/altsyncram_d304.tdf" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/db/altsyncram_d304.tdf" 196 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1049 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/FFT.vhd" 58 0 0 } } { "FFT128.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT128.vhd" 87 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524997992590 "|FFT128|FFT:fft_inst|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_B|asj_fft_data_ram:\gen_rams:2:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_d304:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_B\|asj_fft_data_ram:\\gen_rams:2:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[6\] " "Synthesized away node \"FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_B\|asj_fft_data_ram:\\gen_rams:2:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[6\]\"" {  } { { "db/altsyncram_d304.tdf" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/db/altsyncram_d304.tdf" 227 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1049 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/FFT.vhd" 58 0 0 } } { "FFT128.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT128.vhd" 87 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524997992590 "|FFT128|FFT:fft_inst|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_B|asj_fft_data_ram:\gen_rams:2:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_d304:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_B\|asj_fft_data_ram:\\gen_rams:2:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[7\] " "Synthesized away node \"FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_B\|asj_fft_data_ram:\\gen_rams:2:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[7\]\"" {  } { { "db/altsyncram_d304.tdf" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/db/altsyncram_d304.tdf" 258 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1049 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/FFT.vhd" 58 0 0 } } { "FFT128.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT128.vhd" 87 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524997992590 "|FFT128|FFT:fft_inst|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_B|asj_fft_data_ram:\gen_rams:2:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_d304:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_B\|asj_fft_data_ram:\\gen_rams:2:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[8\] " "Synthesized away node \"FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_B\|asj_fft_data_ram:\\gen_rams:2:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[8\]\"" {  } { { "db/altsyncram_d304.tdf" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/db/altsyncram_d304.tdf" 289 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1049 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/FFT.vhd" 58 0 0 } } { "FFT128.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT128.vhd" 87 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524997992590 "|FFT128|FFT:fft_inst|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_B|asj_fft_data_ram:\gen_rams:2:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_d304:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_B\|asj_fft_data_ram:\\gen_rams:2:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[9\] " "Synthesized away node \"FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_B\|asj_fft_data_ram:\\gen_rams:2:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[9\]\"" {  } { { "db/altsyncram_d304.tdf" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/db/altsyncram_d304.tdf" 320 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1049 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/FFT.vhd" 58 0 0 } } { "FFT128.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT128.vhd" 87 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524997992590 "|FFT128|FFT:fft_inst|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_B|asj_fft_data_ram:\gen_rams:2:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_d304:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_B\|asj_fft_data_ram:\\gen_rams:2:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[10\] " "Synthesized away node \"FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_B\|asj_fft_data_ram:\\gen_rams:2:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[10\]\"" {  } { { "db/altsyncram_d304.tdf" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/db/altsyncram_d304.tdf" 351 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1049 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/FFT.vhd" 58 0 0 } } { "FFT128.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT128.vhd" 87 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524997992590 "|FFT128|FFT:fft_inst|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_B|asj_fft_data_ram:\gen_rams:2:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_d304:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_B\|asj_fft_data_ram:\\gen_rams:2:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[11\] " "Synthesized away node \"FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_B\|asj_fft_data_ram:\\gen_rams:2:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[11\]\"" {  } { { "db/altsyncram_d304.tdf" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/db/altsyncram_d304.tdf" 382 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1049 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/FFT.vhd" 58 0 0 } } { "FFT128.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT128.vhd" 87 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524997992590 "|FFT128|FFT:fft_inst|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_B|asj_fft_data_ram:\gen_rams:2:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_d304:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_B\|asj_fft_data_ram:\\gen_rams:2:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[12\] " "Synthesized away node \"FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_B\|asj_fft_data_ram:\\gen_rams:2:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[12\]\"" {  } { { "db/altsyncram_d304.tdf" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/db/altsyncram_d304.tdf" 413 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1049 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/FFT.vhd" 58 0 0 } } { "FFT128.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT128.vhd" 87 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524997992590 "|FFT128|FFT:fft_inst|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_B|asj_fft_data_ram:\gen_rams:2:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_d304:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_B\|asj_fft_data_ram:\\gen_rams:2:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[13\] " "Synthesized away node \"FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_B\|asj_fft_data_ram:\\gen_rams:2:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[13\]\"" {  } { { "db/altsyncram_d304.tdf" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/db/altsyncram_d304.tdf" 444 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1049 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/FFT.vhd" 58 0 0 } } { "FFT128.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT128.vhd" 87 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524997992590 "|FFT128|FFT:fft_inst|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_B|asj_fft_data_ram:\gen_rams:2:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_d304:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_B\|asj_fft_data_ram:\\gen_rams:2:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[14\] " "Synthesized away node \"FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_B\|asj_fft_data_ram:\\gen_rams:2:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[14\]\"" {  } { { "db/altsyncram_d304.tdf" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/db/altsyncram_d304.tdf" 475 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1049 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/FFT.vhd" 58 0 0 } } { "FFT128.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT128.vhd" 87 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524997992590 "|FFT128|FFT:fft_inst|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_B|asj_fft_data_ram:\gen_rams:2:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_d304:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_B\|asj_fft_data_ram:\\gen_rams:2:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[15\] " "Synthesized away node \"FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_B\|asj_fft_data_ram:\\gen_rams:2:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[15\]\"" {  } { { "db/altsyncram_d304.tdf" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/db/altsyncram_d304.tdf" 506 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1049 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/FFT.vhd" 58 0 0 } } { "FFT128.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT128.vhd" 87 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524997992590 "|FFT128|FFT:fft_inst|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_B|asj_fft_data_ram:\gen_rams:2:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_d304:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_B\|asj_fft_data_ram:\\gen_rams:2:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[16\] " "Synthesized away node \"FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_B\|asj_fft_data_ram:\\gen_rams:2:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[16\]\"" {  } { { "db/altsyncram_d304.tdf" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/db/altsyncram_d304.tdf" 537 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1049 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/FFT.vhd" 58 0 0 } } { "FFT128.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT128.vhd" 87 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524997992590 "|FFT128|FFT:fft_inst|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_B|asj_fft_data_ram:\gen_rams:2:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_d304:auto_generated|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_B\|asj_fft_data_ram:\\gen_rams:2:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[17\] " "Synthesized away node \"FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_B\|asj_fft_data_ram:\\gen_rams:2:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[17\]\"" {  } { { "db/altsyncram_d304.tdf" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/db/altsyncram_d304.tdf" 568 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1049 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/FFT.vhd" 58 0 0 } } { "FFT128.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT128.vhd" 87 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524997992590 "|FFT128|FFT:fft_inst|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_B|asj_fft_data_ram:\gen_rams:2:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_d304:auto_generated|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_B\|asj_fft_data_ram:\\gen_rams:2:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[18\] " "Synthesized away node \"FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_B\|asj_fft_data_ram:\\gen_rams:2:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[18\]\"" {  } { { "db/altsyncram_d304.tdf" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/db/altsyncram_d304.tdf" 599 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1049 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/FFT.vhd" 58 0 0 } } { "FFT128.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT128.vhd" 87 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524997992590 "|FFT128|FFT:fft_inst|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_B|asj_fft_data_ram:\gen_rams:2:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_d304:auto_generated|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_B\|asj_fft_data_ram:\\gen_rams:2:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[19\] " "Synthesized away node \"FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_B\|asj_fft_data_ram:\\gen_rams:2:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[19\]\"" {  } { { "db/altsyncram_d304.tdf" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/db/altsyncram_d304.tdf" 630 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1049 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/FFT.vhd" 58 0 0 } } { "FFT128.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT128.vhd" 87 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524997992590 "|FFT128|FFT:fft_inst|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_B|asj_fft_data_ram:\gen_rams:2:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_d304:auto_generated|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_B\|asj_fft_data_ram:\\gen_rams:2:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[20\] " "Synthesized away node \"FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_B\|asj_fft_data_ram:\\gen_rams:2:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[20\]\"" {  } { { "db/altsyncram_d304.tdf" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/db/altsyncram_d304.tdf" 661 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1049 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/FFT.vhd" 58 0 0 } } { "FFT128.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT128.vhd" 87 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524997992590 "|FFT128|FFT:fft_inst|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_B|asj_fft_data_ram:\gen_rams:2:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_d304:auto_generated|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_B\|asj_fft_data_ram:\\gen_rams:2:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[21\] " "Synthesized away node \"FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_B\|asj_fft_data_ram:\\gen_rams:2:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[21\]\"" {  } { { "db/altsyncram_d304.tdf" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/db/altsyncram_d304.tdf" 692 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1049 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/FFT.vhd" 58 0 0 } } { "FFT128.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT128.vhd" 87 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524997992590 "|FFT128|FFT:fft_inst|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_B|asj_fft_data_ram:\gen_rams:2:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_d304:auto_generated|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_B\|asj_fft_data_ram:\\gen_rams:2:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[22\] " "Synthesized away node \"FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_B\|asj_fft_data_ram:\\gen_rams:2:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[22\]\"" {  } { { "db/altsyncram_d304.tdf" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/db/altsyncram_d304.tdf" 723 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1049 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/FFT.vhd" 58 0 0 } } { "FFT128.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT128.vhd" 87 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524997992590 "|FFT128|FFT:fft_inst|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_B|asj_fft_data_ram:\gen_rams:2:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_d304:auto_generated|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_B\|asj_fft_data_ram:\\gen_rams:2:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[23\] " "Synthesized away node \"FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_B\|asj_fft_data_ram:\\gen_rams:2:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[23\]\"" {  } { { "db/altsyncram_d304.tdf" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/db/altsyncram_d304.tdf" 754 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1049 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/FFT.vhd" 58 0 0 } } { "FFT128.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT128.vhd" 87 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524997992590 "|FFT128|FFT:fft_inst|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_B|asj_fft_data_ram:\gen_rams:2:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_d304:auto_generated|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_B\|asj_fft_data_ram:\\gen_rams:2:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[24\] " "Synthesized away node \"FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_B\|asj_fft_data_ram:\\gen_rams:2:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[24\]\"" {  } { { "db/altsyncram_d304.tdf" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/db/altsyncram_d304.tdf" 785 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1049 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/FFT.vhd" 58 0 0 } } { "FFT128.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT128.vhd" 87 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524997992590 "|FFT128|FFT:fft_inst|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_B|asj_fft_data_ram:\gen_rams:2:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_d304:auto_generated|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_B\|asj_fft_data_ram:\\gen_rams:2:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[25\] " "Synthesized away node \"FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_B\|asj_fft_data_ram:\\gen_rams:2:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[25\]\"" {  } { { "db/altsyncram_d304.tdf" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/db/altsyncram_d304.tdf" 816 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1049 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/FFT.vhd" 58 0 0 } } { "FFT128.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT128.vhd" 87 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524997992590 "|FFT128|FFT:fft_inst|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_B|asj_fft_data_ram:\gen_rams:2:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_d304:auto_generated|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_B\|asj_fft_data_ram:\\gen_rams:2:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[26\] " "Synthesized away node \"FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_B\|asj_fft_data_ram:\\gen_rams:2:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[26\]\"" {  } { { "db/altsyncram_d304.tdf" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/db/altsyncram_d304.tdf" 847 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1049 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/FFT.vhd" 58 0 0 } } { "FFT128.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT128.vhd" 87 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524997992590 "|FFT128|FFT:fft_inst|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_B|asj_fft_data_ram:\gen_rams:2:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_d304:auto_generated|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_B\|asj_fft_data_ram:\\gen_rams:2:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[27\] " "Synthesized away node \"FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_B\|asj_fft_data_ram:\\gen_rams:2:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[27\]\"" {  } { { "db/altsyncram_d304.tdf" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/db/altsyncram_d304.tdf" 878 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1049 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/FFT.vhd" 58 0 0 } } { "FFT128.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT128.vhd" 87 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524997992590 "|FFT128|FFT:fft_inst|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_B|asj_fft_data_ram:\gen_rams:2:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_d304:auto_generated|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_B\|asj_fft_data_ram:\\gen_rams:2:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[28\] " "Synthesized away node \"FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_B\|asj_fft_data_ram:\\gen_rams:2:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[28\]\"" {  } { { "db/altsyncram_d304.tdf" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/db/altsyncram_d304.tdf" 909 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1049 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/FFT.vhd" 58 0 0 } } { "FFT128.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT128.vhd" 87 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524997992590 "|FFT128|FFT:fft_inst|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_B|asj_fft_data_ram:\gen_rams:2:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_d304:auto_generated|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_B\|asj_fft_data_ram:\\gen_rams:2:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[29\] " "Synthesized away node \"FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_B\|asj_fft_data_ram:\\gen_rams:2:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[29\]\"" {  } { { "db/altsyncram_d304.tdf" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/db/altsyncram_d304.tdf" 940 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1049 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/FFT.vhd" 58 0 0 } } { "FFT128.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT128.vhd" 87 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524997992590 "|FFT128|FFT:fft_inst|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_B|asj_fft_data_ram:\gen_rams:2:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_d304:auto_generated|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_B\|asj_fft_data_ram:\\gen_rams:2:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[30\] " "Synthesized away node \"FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_B\|asj_fft_data_ram:\\gen_rams:2:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[30\]\"" {  } { { "db/altsyncram_d304.tdf" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/db/altsyncram_d304.tdf" 971 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1049 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/FFT.vhd" 58 0 0 } } { "FFT128.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT128.vhd" 87 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524997992590 "|FFT128|FFT:fft_inst|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_B|asj_fft_data_ram:\gen_rams:2:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_d304:auto_generated|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_B\|asj_fft_data_ram:\\gen_rams:2:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[31\] " "Synthesized away node \"FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_B\|asj_fft_data_ram:\\gen_rams:2:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[31\]\"" {  } { { "db/altsyncram_d304.tdf" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/db/altsyncram_d304.tdf" 1002 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1049 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/FFT.vhd" 58 0 0 } } { "FFT128.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT128.vhd" 87 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524997992590 "|FFT128|FFT:fft_inst|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_B|asj_fft_data_ram:\gen_rams:2:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_d304:auto_generated|ram_block1a31"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_B\|asj_fft_data_ram:\\gen_rams:1:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[0\] " "Synthesized away node \"FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_B\|asj_fft_data_ram:\\gen_rams:1:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[0\]\"" {  } { { "db/altsyncram_d304.tdf" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/db/altsyncram_d304.tdf" 41 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1049 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/FFT.vhd" 58 0 0 } } { "FFT128.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT128.vhd" 87 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524997992590 "|FFT128|FFT:fft_inst|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_B|asj_fft_data_ram:\gen_rams:1:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_d304:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_B\|asj_fft_data_ram:\\gen_rams:1:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[1\] " "Synthesized away node \"FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_B\|asj_fft_data_ram:\\gen_rams:1:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[1\]\"" {  } { { "db/altsyncram_d304.tdf" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/db/altsyncram_d304.tdf" 72 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1049 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/FFT.vhd" 58 0 0 } } { "FFT128.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT128.vhd" 87 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524997992590 "|FFT128|FFT:fft_inst|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_B|asj_fft_data_ram:\gen_rams:1:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_d304:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_B\|asj_fft_data_ram:\\gen_rams:1:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[2\] " "Synthesized away node \"FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_B\|asj_fft_data_ram:\\gen_rams:1:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[2\]\"" {  } { { "db/altsyncram_d304.tdf" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/db/altsyncram_d304.tdf" 103 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1049 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/FFT.vhd" 58 0 0 } } { "FFT128.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT128.vhd" 87 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524997992590 "|FFT128|FFT:fft_inst|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_B|asj_fft_data_ram:\gen_rams:1:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_d304:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_B\|asj_fft_data_ram:\\gen_rams:1:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[3\] " "Synthesized away node \"FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_B\|asj_fft_data_ram:\\gen_rams:1:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[3\]\"" {  } { { "db/altsyncram_d304.tdf" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/db/altsyncram_d304.tdf" 134 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1049 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/FFT.vhd" 58 0 0 } } { "FFT128.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT128.vhd" 87 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524997992590 "|FFT128|FFT:fft_inst|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_B|asj_fft_data_ram:\gen_rams:1:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_d304:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_B\|asj_fft_data_ram:\\gen_rams:1:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[4\] " "Synthesized away node \"FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_B\|asj_fft_data_ram:\\gen_rams:1:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[4\]\"" {  } { { "db/altsyncram_d304.tdf" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/db/altsyncram_d304.tdf" 165 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1049 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/FFT.vhd" 58 0 0 } } { "FFT128.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT128.vhd" 87 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524997992590 "|FFT128|FFT:fft_inst|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_B|asj_fft_data_ram:\gen_rams:1:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_d304:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_B\|asj_fft_data_ram:\\gen_rams:1:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[5\] " "Synthesized away node \"FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_B\|asj_fft_data_ram:\\gen_rams:1:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[5\]\"" {  } { { "db/altsyncram_d304.tdf" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/db/altsyncram_d304.tdf" 196 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1049 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/FFT.vhd" 58 0 0 } } { "FFT128.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT128.vhd" 87 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524997992590 "|FFT128|FFT:fft_inst|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_B|asj_fft_data_ram:\gen_rams:1:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_d304:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_B\|asj_fft_data_ram:\\gen_rams:1:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[6\] " "Synthesized away node \"FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_B\|asj_fft_data_ram:\\gen_rams:1:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[6\]\"" {  } { { "db/altsyncram_d304.tdf" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/db/altsyncram_d304.tdf" 227 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1049 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/FFT.vhd" 58 0 0 } } { "FFT128.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT128.vhd" 87 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524997992590 "|FFT128|FFT:fft_inst|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_B|asj_fft_data_ram:\gen_rams:1:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_d304:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_B\|asj_fft_data_ram:\\gen_rams:1:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[7\] " "Synthesized away node \"FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_B\|asj_fft_data_ram:\\gen_rams:1:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[7\]\"" {  } { { "db/altsyncram_d304.tdf" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/db/altsyncram_d304.tdf" 258 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1049 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/FFT.vhd" 58 0 0 } } { "FFT128.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT128.vhd" 87 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524997992590 "|FFT128|FFT:fft_inst|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_B|asj_fft_data_ram:\gen_rams:1:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_d304:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_B\|asj_fft_data_ram:\\gen_rams:1:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[8\] " "Synthesized away node \"FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_B\|asj_fft_data_ram:\\gen_rams:1:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[8\]\"" {  } { { "db/altsyncram_d304.tdf" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/db/altsyncram_d304.tdf" 289 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1049 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/FFT.vhd" 58 0 0 } } { "FFT128.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT128.vhd" 87 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524997992590 "|FFT128|FFT:fft_inst|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_B|asj_fft_data_ram:\gen_rams:1:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_d304:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_B\|asj_fft_data_ram:\\gen_rams:1:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[9\] " "Synthesized away node \"FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_B\|asj_fft_data_ram:\\gen_rams:1:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[9\]\"" {  } { { "db/altsyncram_d304.tdf" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/db/altsyncram_d304.tdf" 320 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1049 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/FFT.vhd" 58 0 0 } } { "FFT128.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT128.vhd" 87 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524997992590 "|FFT128|FFT:fft_inst|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_B|asj_fft_data_ram:\gen_rams:1:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_d304:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_B\|asj_fft_data_ram:\\gen_rams:1:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[10\] " "Synthesized away node \"FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_B\|asj_fft_data_ram:\\gen_rams:1:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[10\]\"" {  } { { "db/altsyncram_d304.tdf" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/db/altsyncram_d304.tdf" 351 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1049 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/FFT.vhd" 58 0 0 } } { "FFT128.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT128.vhd" 87 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524997992590 "|FFT128|FFT:fft_inst|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_B|asj_fft_data_ram:\gen_rams:1:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_d304:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_B\|asj_fft_data_ram:\\gen_rams:1:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[11\] " "Synthesized away node \"FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_B\|asj_fft_data_ram:\\gen_rams:1:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[11\]\"" {  } { { "db/altsyncram_d304.tdf" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/db/altsyncram_d304.tdf" 382 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1049 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/FFT.vhd" 58 0 0 } } { "FFT128.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT128.vhd" 87 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524997992590 "|FFT128|FFT:fft_inst|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_B|asj_fft_data_ram:\gen_rams:1:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_d304:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_B\|asj_fft_data_ram:\\gen_rams:1:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[12\] " "Synthesized away node \"FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_B\|asj_fft_data_ram:\\gen_rams:1:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[12\]\"" {  } { { "db/altsyncram_d304.tdf" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/db/altsyncram_d304.tdf" 413 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1049 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/FFT.vhd" 58 0 0 } } { "FFT128.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT128.vhd" 87 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524997992590 "|FFT128|FFT:fft_inst|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_B|asj_fft_data_ram:\gen_rams:1:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_d304:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_B\|asj_fft_data_ram:\\gen_rams:1:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[13\] " "Synthesized away node \"FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_B\|asj_fft_data_ram:\\gen_rams:1:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[13\]\"" {  } { { "db/altsyncram_d304.tdf" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/db/altsyncram_d304.tdf" 444 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1049 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/FFT.vhd" 58 0 0 } } { "FFT128.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT128.vhd" 87 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524997992590 "|FFT128|FFT:fft_inst|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_B|asj_fft_data_ram:\gen_rams:1:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_d304:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_B\|asj_fft_data_ram:\\gen_rams:1:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[14\] " "Synthesized away node \"FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_B\|asj_fft_data_ram:\\gen_rams:1:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[14\]\"" {  } { { "db/altsyncram_d304.tdf" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/db/altsyncram_d304.tdf" 475 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1049 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/FFT.vhd" 58 0 0 } } { "FFT128.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT128.vhd" 87 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524997992590 "|FFT128|FFT:fft_inst|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_B|asj_fft_data_ram:\gen_rams:1:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_d304:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_B\|asj_fft_data_ram:\\gen_rams:1:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[15\] " "Synthesized away node \"FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_B\|asj_fft_data_ram:\\gen_rams:1:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[15\]\"" {  } { { "db/altsyncram_d304.tdf" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/db/altsyncram_d304.tdf" 506 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1049 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/FFT.vhd" 58 0 0 } } { "FFT128.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT128.vhd" 87 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524997992590 "|FFT128|FFT:fft_inst|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_B|asj_fft_data_ram:\gen_rams:1:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_d304:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_B\|asj_fft_data_ram:\\gen_rams:1:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[16\] " "Synthesized away node \"FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_B\|asj_fft_data_ram:\\gen_rams:1:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[16\]\"" {  } { { "db/altsyncram_d304.tdf" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/db/altsyncram_d304.tdf" 537 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1049 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/FFT.vhd" 58 0 0 } } { "FFT128.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT128.vhd" 87 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524997992590 "|FFT128|FFT:fft_inst|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_B|asj_fft_data_ram:\gen_rams:1:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_d304:auto_generated|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_B\|asj_fft_data_ram:\\gen_rams:1:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[17\] " "Synthesized away node \"FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_B\|asj_fft_data_ram:\\gen_rams:1:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[17\]\"" {  } { { "db/altsyncram_d304.tdf" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/db/altsyncram_d304.tdf" 568 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1049 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/FFT.vhd" 58 0 0 } } { "FFT128.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT128.vhd" 87 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524997992590 "|FFT128|FFT:fft_inst|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_B|asj_fft_data_ram:\gen_rams:1:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_d304:auto_generated|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_B\|asj_fft_data_ram:\\gen_rams:1:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[18\] " "Synthesized away node \"FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_B\|asj_fft_data_ram:\\gen_rams:1:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[18\]\"" {  } { { "db/altsyncram_d304.tdf" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/db/altsyncram_d304.tdf" 599 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1049 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/FFT.vhd" 58 0 0 } } { "FFT128.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT128.vhd" 87 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524997992590 "|FFT128|FFT:fft_inst|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_B|asj_fft_data_ram:\gen_rams:1:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_d304:auto_generated|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_B\|asj_fft_data_ram:\\gen_rams:1:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[19\] " "Synthesized away node \"FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_B\|asj_fft_data_ram:\\gen_rams:1:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[19\]\"" {  } { { "db/altsyncram_d304.tdf" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/db/altsyncram_d304.tdf" 630 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1049 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/FFT.vhd" 58 0 0 } } { "FFT128.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT128.vhd" 87 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524997992590 "|FFT128|FFT:fft_inst|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_B|asj_fft_data_ram:\gen_rams:1:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_d304:auto_generated|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_B\|asj_fft_data_ram:\\gen_rams:1:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[20\] " "Synthesized away node \"FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_B\|asj_fft_data_ram:\\gen_rams:1:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[20\]\"" {  } { { "db/altsyncram_d304.tdf" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/db/altsyncram_d304.tdf" 661 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1049 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/FFT.vhd" 58 0 0 } } { "FFT128.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT128.vhd" 87 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524997992590 "|FFT128|FFT:fft_inst|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_B|asj_fft_data_ram:\gen_rams:1:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_d304:auto_generated|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_B\|asj_fft_data_ram:\\gen_rams:1:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[21\] " "Synthesized away node \"FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_B\|asj_fft_data_ram:\\gen_rams:1:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[21\]\"" {  } { { "db/altsyncram_d304.tdf" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/db/altsyncram_d304.tdf" 692 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1049 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/FFT.vhd" 58 0 0 } } { "FFT128.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT128.vhd" 87 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524997992590 "|FFT128|FFT:fft_inst|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_B|asj_fft_data_ram:\gen_rams:1:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_d304:auto_generated|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_B\|asj_fft_data_ram:\\gen_rams:1:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[22\] " "Synthesized away node \"FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_B\|asj_fft_data_ram:\\gen_rams:1:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[22\]\"" {  } { { "db/altsyncram_d304.tdf" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/db/altsyncram_d304.tdf" 723 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1049 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/FFT.vhd" 58 0 0 } } { "FFT128.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT128.vhd" 87 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524997992590 "|FFT128|FFT:fft_inst|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_B|asj_fft_data_ram:\gen_rams:1:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_d304:auto_generated|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_B\|asj_fft_data_ram:\\gen_rams:1:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[23\] " "Synthesized away node \"FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_B\|asj_fft_data_ram:\\gen_rams:1:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[23\]\"" {  } { { "db/altsyncram_d304.tdf" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/db/altsyncram_d304.tdf" 754 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1049 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/FFT.vhd" 58 0 0 } } { "FFT128.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT128.vhd" 87 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524997992590 "|FFT128|FFT:fft_inst|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_B|asj_fft_data_ram:\gen_rams:1:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_d304:auto_generated|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_B\|asj_fft_data_ram:\\gen_rams:1:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[24\] " "Synthesized away node \"FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_B\|asj_fft_data_ram:\\gen_rams:1:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[24\]\"" {  } { { "db/altsyncram_d304.tdf" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/db/altsyncram_d304.tdf" 785 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1049 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/FFT.vhd" 58 0 0 } } { "FFT128.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT128.vhd" 87 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524997992590 "|FFT128|FFT:fft_inst|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_B|asj_fft_data_ram:\gen_rams:1:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_d304:auto_generated|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_B\|asj_fft_data_ram:\\gen_rams:1:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[25\] " "Synthesized away node \"FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_B\|asj_fft_data_ram:\\gen_rams:1:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[25\]\"" {  } { { "db/altsyncram_d304.tdf" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/db/altsyncram_d304.tdf" 816 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1049 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/FFT.vhd" 58 0 0 } } { "FFT128.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT128.vhd" 87 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524997992590 "|FFT128|FFT:fft_inst|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_B|asj_fft_data_ram:\gen_rams:1:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_d304:auto_generated|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_B\|asj_fft_data_ram:\\gen_rams:1:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[26\] " "Synthesized away node \"FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_B\|asj_fft_data_ram:\\gen_rams:1:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[26\]\"" {  } { { "db/altsyncram_d304.tdf" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/db/altsyncram_d304.tdf" 847 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1049 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/FFT.vhd" 58 0 0 } } { "FFT128.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT128.vhd" 87 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524997992590 "|FFT128|FFT:fft_inst|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_B|asj_fft_data_ram:\gen_rams:1:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_d304:auto_generated|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_B\|asj_fft_data_ram:\\gen_rams:1:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[27\] " "Synthesized away node \"FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_B\|asj_fft_data_ram:\\gen_rams:1:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[27\]\"" {  } { { "db/altsyncram_d304.tdf" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/db/altsyncram_d304.tdf" 878 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1049 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/FFT.vhd" 58 0 0 } } { "FFT128.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT128.vhd" 87 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524997992590 "|FFT128|FFT:fft_inst|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_B|asj_fft_data_ram:\gen_rams:1:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_d304:auto_generated|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_B\|asj_fft_data_ram:\\gen_rams:1:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[28\] " "Synthesized away node \"FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_B\|asj_fft_data_ram:\\gen_rams:1:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[28\]\"" {  } { { "db/altsyncram_d304.tdf" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/db/altsyncram_d304.tdf" 909 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1049 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/FFT.vhd" 58 0 0 } } { "FFT128.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT128.vhd" 87 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524997992590 "|FFT128|FFT:fft_inst|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_B|asj_fft_data_ram:\gen_rams:1:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_d304:auto_generated|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_B\|asj_fft_data_ram:\\gen_rams:1:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[29\] " "Synthesized away node \"FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_B\|asj_fft_data_ram:\\gen_rams:1:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[29\]\"" {  } { { "db/altsyncram_d304.tdf" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/db/altsyncram_d304.tdf" 940 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1049 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/FFT.vhd" 58 0 0 } } { "FFT128.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT128.vhd" 87 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524997992590 "|FFT128|FFT:fft_inst|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_B|asj_fft_data_ram:\gen_rams:1:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_d304:auto_generated|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_B\|asj_fft_data_ram:\\gen_rams:1:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[30\] " "Synthesized away node \"FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_B\|asj_fft_data_ram:\\gen_rams:1:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[30\]\"" {  } { { "db/altsyncram_d304.tdf" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/db/altsyncram_d304.tdf" 971 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1049 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/FFT.vhd" 58 0 0 } } { "FFT128.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT128.vhd" 87 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524997992590 "|FFT128|FFT:fft_inst|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_B|asj_fft_data_ram:\gen_rams:1:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_d304:auto_generated|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_B\|asj_fft_data_ram:\\gen_rams:1:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[31\] " "Synthesized away node \"FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_B\|asj_fft_data_ram:\\gen_rams:1:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[31\]\"" {  } { { "db/altsyncram_d304.tdf" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/db/altsyncram_d304.tdf" 1002 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1049 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/FFT.vhd" 58 0 0 } } { "FFT128.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT128.vhd" 87 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524997992590 "|FFT128|FFT:fft_inst|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_B|asj_fft_data_ram:\gen_rams:1:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_d304:auto_generated|ram_block1a31"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_B\|asj_fft_data_ram:\\gen_rams:0:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[0\] " "Synthesized away node \"FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_B\|asj_fft_data_ram:\\gen_rams:0:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[0\]\"" {  } { { "db/altsyncram_d304.tdf" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/db/altsyncram_d304.tdf" 41 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1049 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/FFT.vhd" 58 0 0 } } { "FFT128.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT128.vhd" 87 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524997992590 "|FFT128|FFT:fft_inst|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_B|asj_fft_data_ram:\gen_rams:0:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_d304:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_B\|asj_fft_data_ram:\\gen_rams:0:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[1\] " "Synthesized away node \"FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_B\|asj_fft_data_ram:\\gen_rams:0:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[1\]\"" {  } { { "db/altsyncram_d304.tdf" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/db/altsyncram_d304.tdf" 72 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1049 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/FFT.vhd" 58 0 0 } } { "FFT128.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT128.vhd" 87 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524997992590 "|FFT128|FFT:fft_inst|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_B|asj_fft_data_ram:\gen_rams:0:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_d304:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_B\|asj_fft_data_ram:\\gen_rams:0:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[2\] " "Synthesized away node \"FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_B\|asj_fft_data_ram:\\gen_rams:0:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[2\]\"" {  } { { "db/altsyncram_d304.tdf" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/db/altsyncram_d304.tdf" 103 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1049 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/FFT.vhd" 58 0 0 } } { "FFT128.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT128.vhd" 87 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524997992590 "|FFT128|FFT:fft_inst|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_B|asj_fft_data_ram:\gen_rams:0:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_d304:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_B\|asj_fft_data_ram:\\gen_rams:0:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[3\] " "Synthesized away node \"FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_B\|asj_fft_data_ram:\\gen_rams:0:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[3\]\"" {  } { { "db/altsyncram_d304.tdf" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/db/altsyncram_d304.tdf" 134 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1049 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/FFT.vhd" 58 0 0 } } { "FFT128.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT128.vhd" 87 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524997992590 "|FFT128|FFT:fft_inst|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_B|asj_fft_data_ram:\gen_rams:0:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_d304:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_B\|asj_fft_data_ram:\\gen_rams:0:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[4\] " "Synthesized away node \"FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_B\|asj_fft_data_ram:\\gen_rams:0:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[4\]\"" {  } { { "db/altsyncram_d304.tdf" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/db/altsyncram_d304.tdf" 165 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1049 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/FFT.vhd" 58 0 0 } } { "FFT128.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT128.vhd" 87 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524997992590 "|FFT128|FFT:fft_inst|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_B|asj_fft_data_ram:\gen_rams:0:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_d304:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_B\|asj_fft_data_ram:\\gen_rams:0:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[5\] " "Synthesized away node \"FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_B\|asj_fft_data_ram:\\gen_rams:0:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[5\]\"" {  } { { "db/altsyncram_d304.tdf" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/db/altsyncram_d304.tdf" 196 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1049 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/FFT.vhd" 58 0 0 } } { "FFT128.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT128.vhd" 87 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524997992590 "|FFT128|FFT:fft_inst|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_B|asj_fft_data_ram:\gen_rams:0:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_d304:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_B\|asj_fft_data_ram:\\gen_rams:0:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[6\] " "Synthesized away node \"FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_B\|asj_fft_data_ram:\\gen_rams:0:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[6\]\"" {  } { { "db/altsyncram_d304.tdf" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/db/altsyncram_d304.tdf" 227 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1049 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/FFT.vhd" 58 0 0 } } { "FFT128.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT128.vhd" 87 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524997992590 "|FFT128|FFT:fft_inst|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_B|asj_fft_data_ram:\gen_rams:0:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_d304:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_B\|asj_fft_data_ram:\\gen_rams:0:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[7\] " "Synthesized away node \"FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_B\|asj_fft_data_ram:\\gen_rams:0:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[7\]\"" {  } { { "db/altsyncram_d304.tdf" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/db/altsyncram_d304.tdf" 258 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1049 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/FFT.vhd" 58 0 0 } } { "FFT128.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT128.vhd" 87 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524997992590 "|FFT128|FFT:fft_inst|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_B|asj_fft_data_ram:\gen_rams:0:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_d304:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_B\|asj_fft_data_ram:\\gen_rams:0:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[8\] " "Synthesized away node \"FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_B\|asj_fft_data_ram:\\gen_rams:0:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[8\]\"" {  } { { "db/altsyncram_d304.tdf" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/db/altsyncram_d304.tdf" 289 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1049 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/FFT.vhd" 58 0 0 } } { "FFT128.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT128.vhd" 87 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524997992590 "|FFT128|FFT:fft_inst|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_B|asj_fft_data_ram:\gen_rams:0:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_d304:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_B\|asj_fft_data_ram:\\gen_rams:0:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[9\] " "Synthesized away node \"FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_B\|asj_fft_data_ram:\\gen_rams:0:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[9\]\"" {  } { { "db/altsyncram_d304.tdf" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/db/altsyncram_d304.tdf" 320 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1049 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/FFT.vhd" 58 0 0 } } { "FFT128.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT128.vhd" 87 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524997992590 "|FFT128|FFT:fft_inst|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_B|asj_fft_data_ram:\gen_rams:0:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_d304:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_B\|asj_fft_data_ram:\\gen_rams:0:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[10\] " "Synthesized away node \"FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_B\|asj_fft_data_ram:\\gen_rams:0:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[10\]\"" {  } { { "db/altsyncram_d304.tdf" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/db/altsyncram_d304.tdf" 351 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1049 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/FFT.vhd" 58 0 0 } } { "FFT128.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT128.vhd" 87 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524997992590 "|FFT128|FFT:fft_inst|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_B|asj_fft_data_ram:\gen_rams:0:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_d304:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_B\|asj_fft_data_ram:\\gen_rams:0:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[11\] " "Synthesized away node \"FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_B\|asj_fft_data_ram:\\gen_rams:0:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[11\]\"" {  } { { "db/altsyncram_d304.tdf" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/db/altsyncram_d304.tdf" 382 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1049 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/FFT.vhd" 58 0 0 } } { "FFT128.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT128.vhd" 87 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524997992590 "|FFT128|FFT:fft_inst|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_B|asj_fft_data_ram:\gen_rams:0:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_d304:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_B\|asj_fft_data_ram:\\gen_rams:0:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[12\] " "Synthesized away node \"FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_B\|asj_fft_data_ram:\\gen_rams:0:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[12\]\"" {  } { { "db/altsyncram_d304.tdf" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/db/altsyncram_d304.tdf" 413 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1049 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/FFT.vhd" 58 0 0 } } { "FFT128.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT128.vhd" 87 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524997992590 "|FFT128|FFT:fft_inst|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_B|asj_fft_data_ram:\gen_rams:0:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_d304:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_B\|asj_fft_data_ram:\\gen_rams:0:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[13\] " "Synthesized away node \"FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_B\|asj_fft_data_ram:\\gen_rams:0:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[13\]\"" {  } { { "db/altsyncram_d304.tdf" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/db/altsyncram_d304.tdf" 444 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1049 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/FFT.vhd" 58 0 0 } } { "FFT128.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT128.vhd" 87 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524997992590 "|FFT128|FFT:fft_inst|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_B|asj_fft_data_ram:\gen_rams:0:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_d304:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_B\|asj_fft_data_ram:\\gen_rams:0:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[14\] " "Synthesized away node \"FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_B\|asj_fft_data_ram:\\gen_rams:0:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[14\]\"" {  } { { "db/altsyncram_d304.tdf" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/db/altsyncram_d304.tdf" 475 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1049 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/FFT.vhd" 58 0 0 } } { "FFT128.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT128.vhd" 87 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524997992590 "|FFT128|FFT:fft_inst|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_B|asj_fft_data_ram:\gen_rams:0:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_d304:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_B\|asj_fft_data_ram:\\gen_rams:0:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[15\] " "Synthesized away node \"FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_B\|asj_fft_data_ram:\\gen_rams:0:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[15\]\"" {  } { { "db/altsyncram_d304.tdf" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/db/altsyncram_d304.tdf" 506 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1049 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/FFT.vhd" 58 0 0 } } { "FFT128.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT128.vhd" 87 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524997992590 "|FFT128|FFT:fft_inst|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_B|asj_fft_data_ram:\gen_rams:0:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_d304:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_B\|asj_fft_data_ram:\\gen_rams:0:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[16\] " "Synthesized away node \"FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_B\|asj_fft_data_ram:\\gen_rams:0:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[16\]\"" {  } { { "db/altsyncram_d304.tdf" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/db/altsyncram_d304.tdf" 537 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1049 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/FFT.vhd" 58 0 0 } } { "FFT128.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT128.vhd" 87 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524997992590 "|FFT128|FFT:fft_inst|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_B|asj_fft_data_ram:\gen_rams:0:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_d304:auto_generated|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_B\|asj_fft_data_ram:\\gen_rams:0:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[17\] " "Synthesized away node \"FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_B\|asj_fft_data_ram:\\gen_rams:0:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[17\]\"" {  } { { "db/altsyncram_d304.tdf" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/db/altsyncram_d304.tdf" 568 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1049 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/FFT.vhd" 58 0 0 } } { "FFT128.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT128.vhd" 87 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524997992590 "|FFT128|FFT:fft_inst|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_B|asj_fft_data_ram:\gen_rams:0:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_d304:auto_generated|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_B\|asj_fft_data_ram:\\gen_rams:0:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[18\] " "Synthesized away node \"FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_B\|asj_fft_data_ram:\\gen_rams:0:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[18\]\"" {  } { { "db/altsyncram_d304.tdf" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/db/altsyncram_d304.tdf" 599 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1049 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/FFT.vhd" 58 0 0 } } { "FFT128.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT128.vhd" 87 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524997992590 "|FFT128|FFT:fft_inst|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_B|asj_fft_data_ram:\gen_rams:0:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_d304:auto_generated|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_B\|asj_fft_data_ram:\\gen_rams:0:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[19\] " "Synthesized away node \"FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_B\|asj_fft_data_ram:\\gen_rams:0:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[19\]\"" {  } { { "db/altsyncram_d304.tdf" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/db/altsyncram_d304.tdf" 630 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1049 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/FFT.vhd" 58 0 0 } } { "FFT128.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT128.vhd" 87 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524997992590 "|FFT128|FFT:fft_inst|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_B|asj_fft_data_ram:\gen_rams:0:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_d304:auto_generated|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_B\|asj_fft_data_ram:\\gen_rams:0:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[20\] " "Synthesized away node \"FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_B\|asj_fft_data_ram:\\gen_rams:0:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[20\]\"" {  } { { "db/altsyncram_d304.tdf" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/db/altsyncram_d304.tdf" 661 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1049 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/FFT.vhd" 58 0 0 } } { "FFT128.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT128.vhd" 87 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524997992590 "|FFT128|FFT:fft_inst|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_B|asj_fft_data_ram:\gen_rams:0:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_d304:auto_generated|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_B\|asj_fft_data_ram:\\gen_rams:0:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[21\] " "Synthesized away node \"FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_B\|asj_fft_data_ram:\\gen_rams:0:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[21\]\"" {  } { { "db/altsyncram_d304.tdf" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/db/altsyncram_d304.tdf" 692 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1049 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/FFT.vhd" 58 0 0 } } { "FFT128.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT128.vhd" 87 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524997992590 "|FFT128|FFT:fft_inst|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_B|asj_fft_data_ram:\gen_rams:0:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_d304:auto_generated|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_B\|asj_fft_data_ram:\\gen_rams:0:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[22\] " "Synthesized away node \"FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_B\|asj_fft_data_ram:\\gen_rams:0:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[22\]\"" {  } { { "db/altsyncram_d304.tdf" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/db/altsyncram_d304.tdf" 723 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1049 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/FFT.vhd" 58 0 0 } } { "FFT128.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT128.vhd" 87 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524997992590 "|FFT128|FFT:fft_inst|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_B|asj_fft_data_ram:\gen_rams:0:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_d304:auto_generated|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_B\|asj_fft_data_ram:\\gen_rams:0:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[23\] " "Synthesized away node \"FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_B\|asj_fft_data_ram:\\gen_rams:0:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[23\]\"" {  } { { "db/altsyncram_d304.tdf" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/db/altsyncram_d304.tdf" 754 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1049 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/FFT.vhd" 58 0 0 } } { "FFT128.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT128.vhd" 87 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524997992590 "|FFT128|FFT:fft_inst|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_B|asj_fft_data_ram:\gen_rams:0:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_d304:auto_generated|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_B\|asj_fft_data_ram:\\gen_rams:0:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[24\] " "Synthesized away node \"FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_B\|asj_fft_data_ram:\\gen_rams:0:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[24\]\"" {  } { { "db/altsyncram_d304.tdf" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/db/altsyncram_d304.tdf" 785 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1049 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/FFT.vhd" 58 0 0 } } { "FFT128.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT128.vhd" 87 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524997992590 "|FFT128|FFT:fft_inst|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_B|asj_fft_data_ram:\gen_rams:0:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_d304:auto_generated|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_B\|asj_fft_data_ram:\\gen_rams:0:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[25\] " "Synthesized away node \"FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_B\|asj_fft_data_ram:\\gen_rams:0:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[25\]\"" {  } { { "db/altsyncram_d304.tdf" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/db/altsyncram_d304.tdf" 816 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1049 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/FFT.vhd" 58 0 0 } } { "FFT128.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT128.vhd" 87 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524997992590 "|FFT128|FFT:fft_inst|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_B|asj_fft_data_ram:\gen_rams:0:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_d304:auto_generated|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_B\|asj_fft_data_ram:\\gen_rams:0:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[26\] " "Synthesized away node \"FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_B\|asj_fft_data_ram:\\gen_rams:0:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[26\]\"" {  } { { "db/altsyncram_d304.tdf" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/db/altsyncram_d304.tdf" 847 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1049 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/FFT.vhd" 58 0 0 } } { "FFT128.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT128.vhd" 87 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524997992590 "|FFT128|FFT:fft_inst|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_B|asj_fft_data_ram:\gen_rams:0:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_d304:auto_generated|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_B\|asj_fft_data_ram:\\gen_rams:0:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[27\] " "Synthesized away node \"FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_B\|asj_fft_data_ram:\\gen_rams:0:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[27\]\"" {  } { { "db/altsyncram_d304.tdf" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/db/altsyncram_d304.tdf" 878 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1049 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/FFT.vhd" 58 0 0 } } { "FFT128.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT128.vhd" 87 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524997992590 "|FFT128|FFT:fft_inst|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_B|asj_fft_data_ram:\gen_rams:0:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_d304:auto_generated|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_B\|asj_fft_data_ram:\\gen_rams:0:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[28\] " "Synthesized away node \"FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_B\|asj_fft_data_ram:\\gen_rams:0:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[28\]\"" {  } { { "db/altsyncram_d304.tdf" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/db/altsyncram_d304.tdf" 909 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1049 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/FFT.vhd" 58 0 0 } } { "FFT128.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT128.vhd" 87 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524997992590 "|FFT128|FFT:fft_inst|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_B|asj_fft_data_ram:\gen_rams:0:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_d304:auto_generated|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_B\|asj_fft_data_ram:\\gen_rams:0:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[29\] " "Synthesized away node \"FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_B\|asj_fft_data_ram:\\gen_rams:0:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[29\]\"" {  } { { "db/altsyncram_d304.tdf" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/db/altsyncram_d304.tdf" 940 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1049 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/FFT.vhd" 58 0 0 } } { "FFT128.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT128.vhd" 87 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524997992590 "|FFT128|FFT:fft_inst|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_B|asj_fft_data_ram:\gen_rams:0:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_d304:auto_generated|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_B\|asj_fft_data_ram:\\gen_rams:0:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[30\] " "Synthesized away node \"FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_B\|asj_fft_data_ram:\\gen_rams:0:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[30\]\"" {  } { { "db/altsyncram_d304.tdf" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/db/altsyncram_d304.tdf" 971 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1049 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/FFT.vhd" 58 0 0 } } { "FFT128.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT128.vhd" 87 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524997992590 "|FFT128|FFT:fft_inst|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_B|asj_fft_data_ram:\gen_rams:0:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_d304:auto_generated|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_B\|asj_fft_data_ram:\\gen_rams:0:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[31\] " "Synthesized away node \"FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_B\|asj_fft_data_ram:\\gen_rams:0:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[31\]\"" {  } { { "db/altsyncram_d304.tdf" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/db/altsyncram_d304.tdf" 1002 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1049 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/FFT.vhd" 58 0 0 } } { "FFT128.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT128.vhd" 87 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524997992590 "|FFT128|FFT:fft_inst|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_B|asj_fft_data_ram:\gen_rams:0:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_d304:auto_generated|ram_block1a31"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_A\|asj_fft_data_ram:\\gen_rams:3:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[0\] " "Synthesized away node \"FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_A\|asj_fft_data_ram:\\gen_rams:3:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[0\]\"" {  } { { "db/altsyncram_d304.tdf" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/db/altsyncram_d304.tdf" 41 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1028 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/FFT.vhd" 58 0 0 } } { "FFT128.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT128.vhd" 87 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524997992590 "|FFT128|FFT:fft_inst|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_A|asj_fft_data_ram:\gen_rams:3:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_d304:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_A\|asj_fft_data_ram:\\gen_rams:3:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[1\] " "Synthesized away node \"FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_A\|asj_fft_data_ram:\\gen_rams:3:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[1\]\"" {  } { { "db/altsyncram_d304.tdf" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/db/altsyncram_d304.tdf" 72 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1028 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/FFT.vhd" 58 0 0 } } { "FFT128.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT128.vhd" 87 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524997992590 "|FFT128|FFT:fft_inst|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_A|asj_fft_data_ram:\gen_rams:3:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_d304:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_A\|asj_fft_data_ram:\\gen_rams:3:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[2\] " "Synthesized away node \"FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_A\|asj_fft_data_ram:\\gen_rams:3:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[2\]\"" {  } { { "db/altsyncram_d304.tdf" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/db/altsyncram_d304.tdf" 103 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1028 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/FFT.vhd" 58 0 0 } } { "FFT128.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT128.vhd" 87 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524997992590 "|FFT128|FFT:fft_inst|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_A|asj_fft_data_ram:\gen_rams:3:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_d304:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_A\|asj_fft_data_ram:\\gen_rams:3:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[3\] " "Synthesized away node \"FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_A\|asj_fft_data_ram:\\gen_rams:3:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[3\]\"" {  } { { "db/altsyncram_d304.tdf" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/db/altsyncram_d304.tdf" 134 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1028 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/FFT.vhd" 58 0 0 } } { "FFT128.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT128.vhd" 87 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524997992590 "|FFT128|FFT:fft_inst|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_A|asj_fft_data_ram:\gen_rams:3:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_d304:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_A\|asj_fft_data_ram:\\gen_rams:3:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[4\] " "Synthesized away node \"FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_A\|asj_fft_data_ram:\\gen_rams:3:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[4\]\"" {  } { { "db/altsyncram_d304.tdf" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/db/altsyncram_d304.tdf" 165 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1028 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/FFT.vhd" 58 0 0 } } { "FFT128.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT128.vhd" 87 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524997992590 "|FFT128|FFT:fft_inst|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_A|asj_fft_data_ram:\gen_rams:3:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_d304:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_A\|asj_fft_data_ram:\\gen_rams:3:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[5\] " "Synthesized away node \"FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_A\|asj_fft_data_ram:\\gen_rams:3:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[5\]\"" {  } { { "db/altsyncram_d304.tdf" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/db/altsyncram_d304.tdf" 196 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1028 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/FFT.vhd" 58 0 0 } } { "FFT128.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT128.vhd" 87 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524997992590 "|FFT128|FFT:fft_inst|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_A|asj_fft_data_ram:\gen_rams:3:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_d304:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_A\|asj_fft_data_ram:\\gen_rams:3:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[6\] " "Synthesized away node \"FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_A\|asj_fft_data_ram:\\gen_rams:3:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[6\]\"" {  } { { "db/altsyncram_d304.tdf" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/db/altsyncram_d304.tdf" 227 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1028 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/FFT.vhd" 58 0 0 } } { "FFT128.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT128.vhd" 87 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524997992590 "|FFT128|FFT:fft_inst|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_A|asj_fft_data_ram:\gen_rams:3:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_d304:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_A\|asj_fft_data_ram:\\gen_rams:3:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[7\] " "Synthesized away node \"FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_A\|asj_fft_data_ram:\\gen_rams:3:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[7\]\"" {  } { { "db/altsyncram_d304.tdf" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/db/altsyncram_d304.tdf" 258 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1028 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/FFT.vhd" 58 0 0 } } { "FFT128.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT128.vhd" 87 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524997992590 "|FFT128|FFT:fft_inst|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_A|asj_fft_data_ram:\gen_rams:3:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_d304:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_A\|asj_fft_data_ram:\\gen_rams:3:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[8\] " "Synthesized away node \"FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_A\|asj_fft_data_ram:\\gen_rams:3:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[8\]\"" {  } { { "db/altsyncram_d304.tdf" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/db/altsyncram_d304.tdf" 289 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1028 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/FFT.vhd" 58 0 0 } } { "FFT128.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT128.vhd" 87 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524997992590 "|FFT128|FFT:fft_inst|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_A|asj_fft_data_ram:\gen_rams:3:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_d304:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_A\|asj_fft_data_ram:\\gen_rams:3:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[9\] " "Synthesized away node \"FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_A\|asj_fft_data_ram:\\gen_rams:3:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[9\]\"" {  } { { "db/altsyncram_d304.tdf" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/db/altsyncram_d304.tdf" 320 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1028 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/FFT.vhd" 58 0 0 } } { "FFT128.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT128.vhd" 87 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524997992590 "|FFT128|FFT:fft_inst|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_A|asj_fft_data_ram:\gen_rams:3:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_d304:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_A\|asj_fft_data_ram:\\gen_rams:3:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[10\] " "Synthesized away node \"FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_A\|asj_fft_data_ram:\\gen_rams:3:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[10\]\"" {  } { { "db/altsyncram_d304.tdf" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/db/altsyncram_d304.tdf" 351 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1028 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/FFT.vhd" 58 0 0 } } { "FFT128.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT128.vhd" 87 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524997992590 "|FFT128|FFT:fft_inst|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_A|asj_fft_data_ram:\gen_rams:3:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_d304:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_A\|asj_fft_data_ram:\\gen_rams:3:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[11\] " "Synthesized away node \"FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_A\|asj_fft_data_ram:\\gen_rams:3:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[11\]\"" {  } { { "db/altsyncram_d304.tdf" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/db/altsyncram_d304.tdf" 382 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1028 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/FFT.vhd" 58 0 0 } } { "FFT128.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT128.vhd" 87 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524997992590 "|FFT128|FFT:fft_inst|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_A|asj_fft_data_ram:\gen_rams:3:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_d304:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_A\|asj_fft_data_ram:\\gen_rams:3:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[12\] " "Synthesized away node \"FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_A\|asj_fft_data_ram:\\gen_rams:3:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[12\]\"" {  } { { "db/altsyncram_d304.tdf" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/db/altsyncram_d304.tdf" 413 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1028 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/FFT.vhd" 58 0 0 } } { "FFT128.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT128.vhd" 87 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524997992590 "|FFT128|FFT:fft_inst|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_A|asj_fft_data_ram:\gen_rams:3:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_d304:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_A\|asj_fft_data_ram:\\gen_rams:3:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[13\] " "Synthesized away node \"FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_A\|asj_fft_data_ram:\\gen_rams:3:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[13\]\"" {  } { { "db/altsyncram_d304.tdf" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/db/altsyncram_d304.tdf" 444 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1028 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/FFT.vhd" 58 0 0 } } { "FFT128.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT128.vhd" 87 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524997992590 "|FFT128|FFT:fft_inst|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_A|asj_fft_data_ram:\gen_rams:3:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_d304:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_A\|asj_fft_data_ram:\\gen_rams:3:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[14\] " "Synthesized away node \"FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_A\|asj_fft_data_ram:\\gen_rams:3:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[14\]\"" {  } { { "db/altsyncram_d304.tdf" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/db/altsyncram_d304.tdf" 475 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1028 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/FFT.vhd" 58 0 0 } } { "FFT128.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT128.vhd" 87 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524997992590 "|FFT128|FFT:fft_inst|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_A|asj_fft_data_ram:\gen_rams:3:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_d304:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_A\|asj_fft_data_ram:\\gen_rams:3:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[15\] " "Synthesized away node \"FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_A\|asj_fft_data_ram:\\gen_rams:3:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[15\]\"" {  } { { "db/altsyncram_d304.tdf" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/db/altsyncram_d304.tdf" 506 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1028 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/FFT.vhd" 58 0 0 } } { "FFT128.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT128.vhd" 87 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524997992590 "|FFT128|FFT:fft_inst|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_A|asj_fft_data_ram:\gen_rams:3:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_d304:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_A\|asj_fft_data_ram:\\gen_rams:3:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[16\] " "Synthesized away node \"FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_A\|asj_fft_data_ram:\\gen_rams:3:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[16\]\"" {  } { { "db/altsyncram_d304.tdf" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/db/altsyncram_d304.tdf" 537 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1028 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/FFT.vhd" 58 0 0 } } { "FFT128.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT128.vhd" 87 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524997992590 "|FFT128|FFT:fft_inst|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_A|asj_fft_data_ram:\gen_rams:3:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_d304:auto_generated|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_A\|asj_fft_data_ram:\\gen_rams:3:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[17\] " "Synthesized away node \"FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_A\|asj_fft_data_ram:\\gen_rams:3:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[17\]\"" {  } { { "db/altsyncram_d304.tdf" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/db/altsyncram_d304.tdf" 568 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1028 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/FFT.vhd" 58 0 0 } } { "FFT128.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT128.vhd" 87 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524997992590 "|FFT128|FFT:fft_inst|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_A|asj_fft_data_ram:\gen_rams:3:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_d304:auto_generated|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_A\|asj_fft_data_ram:\\gen_rams:3:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[18\] " "Synthesized away node \"FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_A\|asj_fft_data_ram:\\gen_rams:3:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[18\]\"" {  } { { "db/altsyncram_d304.tdf" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/db/altsyncram_d304.tdf" 599 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1028 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/FFT.vhd" 58 0 0 } } { "FFT128.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT128.vhd" 87 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524997992590 "|FFT128|FFT:fft_inst|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_A|asj_fft_data_ram:\gen_rams:3:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_d304:auto_generated|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_A\|asj_fft_data_ram:\\gen_rams:3:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[19\] " "Synthesized away node \"FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_A\|asj_fft_data_ram:\\gen_rams:3:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[19\]\"" {  } { { "db/altsyncram_d304.tdf" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/db/altsyncram_d304.tdf" 630 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1028 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/FFT.vhd" 58 0 0 } } { "FFT128.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT128.vhd" 87 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524997992590 "|FFT128|FFT:fft_inst|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_A|asj_fft_data_ram:\gen_rams:3:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_d304:auto_generated|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_A\|asj_fft_data_ram:\\gen_rams:3:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[20\] " "Synthesized away node \"FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_A\|asj_fft_data_ram:\\gen_rams:3:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[20\]\"" {  } { { "db/altsyncram_d304.tdf" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/db/altsyncram_d304.tdf" 661 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1028 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/FFT.vhd" 58 0 0 } } { "FFT128.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT128.vhd" 87 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524997992590 "|FFT128|FFT:fft_inst|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_A|asj_fft_data_ram:\gen_rams:3:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_d304:auto_generated|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_A\|asj_fft_data_ram:\\gen_rams:3:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[21\] " "Synthesized away node \"FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_A\|asj_fft_data_ram:\\gen_rams:3:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[21\]\"" {  } { { "db/altsyncram_d304.tdf" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/db/altsyncram_d304.tdf" 692 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1028 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/FFT.vhd" 58 0 0 } } { "FFT128.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT128.vhd" 87 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524997992590 "|FFT128|FFT:fft_inst|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_A|asj_fft_data_ram:\gen_rams:3:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_d304:auto_generated|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_A\|asj_fft_data_ram:\\gen_rams:3:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[22\] " "Synthesized away node \"FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_A\|asj_fft_data_ram:\\gen_rams:3:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[22\]\"" {  } { { "db/altsyncram_d304.tdf" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/db/altsyncram_d304.tdf" 723 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1028 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/FFT.vhd" 58 0 0 } } { "FFT128.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT128.vhd" 87 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524997992590 "|FFT128|FFT:fft_inst|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_A|asj_fft_data_ram:\gen_rams:3:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_d304:auto_generated|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_A\|asj_fft_data_ram:\\gen_rams:3:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[23\] " "Synthesized away node \"FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_A\|asj_fft_data_ram:\\gen_rams:3:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[23\]\"" {  } { { "db/altsyncram_d304.tdf" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/db/altsyncram_d304.tdf" 754 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1028 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/FFT.vhd" 58 0 0 } } { "FFT128.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT128.vhd" 87 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524997992590 "|FFT128|FFT:fft_inst|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_A|asj_fft_data_ram:\gen_rams:3:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_d304:auto_generated|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_A\|asj_fft_data_ram:\\gen_rams:3:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[24\] " "Synthesized away node \"FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_A\|asj_fft_data_ram:\\gen_rams:3:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[24\]\"" {  } { { "db/altsyncram_d304.tdf" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/db/altsyncram_d304.tdf" 785 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1028 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/FFT.vhd" 58 0 0 } } { "FFT128.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT128.vhd" 87 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524997992590 "|FFT128|FFT:fft_inst|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_A|asj_fft_data_ram:\gen_rams:3:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_d304:auto_generated|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_A\|asj_fft_data_ram:\\gen_rams:3:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[25\] " "Synthesized away node \"FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_A\|asj_fft_data_ram:\\gen_rams:3:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[25\]\"" {  } { { "db/altsyncram_d304.tdf" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/db/altsyncram_d304.tdf" 816 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1028 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/FFT.vhd" 58 0 0 } } { "FFT128.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT128.vhd" 87 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524997992590 "|FFT128|FFT:fft_inst|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_A|asj_fft_data_ram:\gen_rams:3:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_d304:auto_generated|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_A\|asj_fft_data_ram:\\gen_rams:3:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[26\] " "Synthesized away node \"FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_A\|asj_fft_data_ram:\\gen_rams:3:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[26\]\"" {  } { { "db/altsyncram_d304.tdf" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/db/altsyncram_d304.tdf" 847 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1028 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/FFT.vhd" 58 0 0 } } { "FFT128.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT128.vhd" 87 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524997992590 "|FFT128|FFT:fft_inst|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_A|asj_fft_data_ram:\gen_rams:3:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_d304:auto_generated|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_A\|asj_fft_data_ram:\\gen_rams:3:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[27\] " "Synthesized away node \"FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_A\|asj_fft_data_ram:\\gen_rams:3:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[27\]\"" {  } { { "db/altsyncram_d304.tdf" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/db/altsyncram_d304.tdf" 878 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1028 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/FFT.vhd" 58 0 0 } } { "FFT128.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT128.vhd" 87 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524997992590 "|FFT128|FFT:fft_inst|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_A|asj_fft_data_ram:\gen_rams:3:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_d304:auto_generated|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_A\|asj_fft_data_ram:\\gen_rams:3:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[28\] " "Synthesized away node \"FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_A\|asj_fft_data_ram:\\gen_rams:3:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[28\]\"" {  } { { "db/altsyncram_d304.tdf" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/db/altsyncram_d304.tdf" 909 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1028 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/FFT.vhd" 58 0 0 } } { "FFT128.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT128.vhd" 87 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524997992590 "|FFT128|FFT:fft_inst|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_A|asj_fft_data_ram:\gen_rams:3:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_d304:auto_generated|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_A\|asj_fft_data_ram:\\gen_rams:3:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[29\] " "Synthesized away node \"FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_A\|asj_fft_data_ram:\\gen_rams:3:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[29\]\"" {  } { { "db/altsyncram_d304.tdf" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/db/altsyncram_d304.tdf" 940 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1028 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/FFT.vhd" 58 0 0 } } { "FFT128.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT128.vhd" 87 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524997992590 "|FFT128|FFT:fft_inst|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_A|asj_fft_data_ram:\gen_rams:3:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_d304:auto_generated|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_A\|asj_fft_data_ram:\\gen_rams:3:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[30\] " "Synthesized away node \"FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_A\|asj_fft_data_ram:\\gen_rams:3:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[30\]\"" {  } { { "db/altsyncram_d304.tdf" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/db/altsyncram_d304.tdf" 971 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1028 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/FFT.vhd" 58 0 0 } } { "FFT128.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT128.vhd" 87 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524997992590 "|FFT128|FFT:fft_inst|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_A|asj_fft_data_ram:\gen_rams:3:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_d304:auto_generated|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_A\|asj_fft_data_ram:\\gen_rams:3:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[31\] " "Synthesized away node \"FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_A\|asj_fft_data_ram:\\gen_rams:3:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[31\]\"" {  } { { "db/altsyncram_d304.tdf" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/db/altsyncram_d304.tdf" 1002 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1028 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/FFT.vhd" 58 0 0 } } { "FFT128.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT128.vhd" 87 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524997992590 "|FFT128|FFT:fft_inst|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_A|asj_fft_data_ram:\gen_rams:3:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_d304:auto_generated|ram_block1a31"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_A\|asj_fft_data_ram:\\gen_rams:2:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[0\] " "Synthesized away node \"FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_A\|asj_fft_data_ram:\\gen_rams:2:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[0\]\"" {  } { { "db/altsyncram_d304.tdf" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/db/altsyncram_d304.tdf" 41 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1028 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/FFT.vhd" 58 0 0 } } { "FFT128.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT128.vhd" 87 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524997992590 "|FFT128|FFT:fft_inst|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_A|asj_fft_data_ram:\gen_rams:2:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_d304:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_A\|asj_fft_data_ram:\\gen_rams:2:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[1\] " "Synthesized away node \"FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_A\|asj_fft_data_ram:\\gen_rams:2:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[1\]\"" {  } { { "db/altsyncram_d304.tdf" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/db/altsyncram_d304.tdf" 72 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1028 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/FFT.vhd" 58 0 0 } } { "FFT128.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT128.vhd" 87 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524997992590 "|FFT128|FFT:fft_inst|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_A|asj_fft_data_ram:\gen_rams:2:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_d304:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_A\|asj_fft_data_ram:\\gen_rams:2:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[2\] " "Synthesized away node \"FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_A\|asj_fft_data_ram:\\gen_rams:2:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[2\]\"" {  } { { "db/altsyncram_d304.tdf" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/db/altsyncram_d304.tdf" 103 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1028 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/FFT.vhd" 58 0 0 } } { "FFT128.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT128.vhd" 87 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524997992590 "|FFT128|FFT:fft_inst|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_A|asj_fft_data_ram:\gen_rams:2:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_d304:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_A\|asj_fft_data_ram:\\gen_rams:2:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[3\] " "Synthesized away node \"FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_A\|asj_fft_data_ram:\\gen_rams:2:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[3\]\"" {  } { { "db/altsyncram_d304.tdf" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/db/altsyncram_d304.tdf" 134 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1028 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/FFT.vhd" 58 0 0 } } { "FFT128.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT128.vhd" 87 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524997992590 "|FFT128|FFT:fft_inst|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_A|asj_fft_data_ram:\gen_rams:2:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_d304:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_A\|asj_fft_data_ram:\\gen_rams:2:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[4\] " "Synthesized away node \"FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_A\|asj_fft_data_ram:\\gen_rams:2:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[4\]\"" {  } { { "db/altsyncram_d304.tdf" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/db/altsyncram_d304.tdf" 165 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1028 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/FFT.vhd" 58 0 0 } } { "FFT128.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT128.vhd" 87 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524997992590 "|FFT128|FFT:fft_inst|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_A|asj_fft_data_ram:\gen_rams:2:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_d304:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_A\|asj_fft_data_ram:\\gen_rams:2:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[5\] " "Synthesized away node \"FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_A\|asj_fft_data_ram:\\gen_rams:2:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[5\]\"" {  } { { "db/altsyncram_d304.tdf" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/db/altsyncram_d304.tdf" 196 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1028 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/FFT.vhd" 58 0 0 } } { "FFT128.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT128.vhd" 87 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524997992590 "|FFT128|FFT:fft_inst|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_A|asj_fft_data_ram:\gen_rams:2:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_d304:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_A\|asj_fft_data_ram:\\gen_rams:2:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[6\] " "Synthesized away node \"FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_A\|asj_fft_data_ram:\\gen_rams:2:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[6\]\"" {  } { { "db/altsyncram_d304.tdf" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/db/altsyncram_d304.tdf" 227 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1028 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/FFT.vhd" 58 0 0 } } { "FFT128.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT128.vhd" 87 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524997992590 "|FFT128|FFT:fft_inst|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_A|asj_fft_data_ram:\gen_rams:2:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_d304:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_A\|asj_fft_data_ram:\\gen_rams:2:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[7\] " "Synthesized away node \"FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_A\|asj_fft_data_ram:\\gen_rams:2:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[7\]\"" {  } { { "db/altsyncram_d304.tdf" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/db/altsyncram_d304.tdf" 258 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1028 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/FFT.vhd" 58 0 0 } } { "FFT128.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT128.vhd" 87 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524997992590 "|FFT128|FFT:fft_inst|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_A|asj_fft_data_ram:\gen_rams:2:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_d304:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_A\|asj_fft_data_ram:\\gen_rams:2:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[8\] " "Synthesized away node \"FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_A\|asj_fft_data_ram:\\gen_rams:2:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[8\]\"" {  } { { "db/altsyncram_d304.tdf" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/db/altsyncram_d304.tdf" 289 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1028 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/FFT.vhd" 58 0 0 } } { "FFT128.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT128.vhd" 87 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524997992590 "|FFT128|FFT:fft_inst|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_A|asj_fft_data_ram:\gen_rams:2:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_d304:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_A\|asj_fft_data_ram:\\gen_rams:2:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[9\] " "Synthesized away node \"FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_A\|asj_fft_data_ram:\\gen_rams:2:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[9\]\"" {  } { { "db/altsyncram_d304.tdf" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/db/altsyncram_d304.tdf" 320 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1028 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/FFT.vhd" 58 0 0 } } { "FFT128.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT128.vhd" 87 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524997992590 "|FFT128|FFT:fft_inst|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_A|asj_fft_data_ram:\gen_rams:2:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_d304:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_A\|asj_fft_data_ram:\\gen_rams:2:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[10\] " "Synthesized away node \"FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_A\|asj_fft_data_ram:\\gen_rams:2:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[10\]\"" {  } { { "db/altsyncram_d304.tdf" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/db/altsyncram_d304.tdf" 351 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1028 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/FFT.vhd" 58 0 0 } } { "FFT128.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT128.vhd" 87 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524997992590 "|FFT128|FFT:fft_inst|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_A|asj_fft_data_ram:\gen_rams:2:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_d304:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_A\|asj_fft_data_ram:\\gen_rams:2:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[11\] " "Synthesized away node \"FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_A\|asj_fft_data_ram:\\gen_rams:2:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[11\]\"" {  } { { "db/altsyncram_d304.tdf" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/db/altsyncram_d304.tdf" 382 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1028 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/FFT.vhd" 58 0 0 } } { "FFT128.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT128.vhd" 87 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524997992590 "|FFT128|FFT:fft_inst|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_A|asj_fft_data_ram:\gen_rams:2:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_d304:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_A\|asj_fft_data_ram:\\gen_rams:2:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[12\] " "Synthesized away node \"FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_A\|asj_fft_data_ram:\\gen_rams:2:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[12\]\"" {  } { { "db/altsyncram_d304.tdf" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/db/altsyncram_d304.tdf" 413 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1028 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/FFT.vhd" 58 0 0 } } { "FFT128.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT128.vhd" 87 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524997992590 "|FFT128|FFT:fft_inst|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_A|asj_fft_data_ram:\gen_rams:2:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_d304:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_A\|asj_fft_data_ram:\\gen_rams:2:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[13\] " "Synthesized away node \"FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_A\|asj_fft_data_ram:\\gen_rams:2:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[13\]\"" {  } { { "db/altsyncram_d304.tdf" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/db/altsyncram_d304.tdf" 444 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1028 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/FFT.vhd" 58 0 0 } } { "FFT128.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT128.vhd" 87 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524997992590 "|FFT128|FFT:fft_inst|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_A|asj_fft_data_ram:\gen_rams:2:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_d304:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_A\|asj_fft_data_ram:\\gen_rams:2:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[14\] " "Synthesized away node \"FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_A\|asj_fft_data_ram:\\gen_rams:2:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[14\]\"" {  } { { "db/altsyncram_d304.tdf" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/db/altsyncram_d304.tdf" 475 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1028 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/FFT.vhd" 58 0 0 } } { "FFT128.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT128.vhd" 87 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524997992590 "|FFT128|FFT:fft_inst|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_A|asj_fft_data_ram:\gen_rams:2:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_d304:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_A\|asj_fft_data_ram:\\gen_rams:2:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[15\] " "Synthesized away node \"FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_A\|asj_fft_data_ram:\\gen_rams:2:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[15\]\"" {  } { { "db/altsyncram_d304.tdf" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/db/altsyncram_d304.tdf" 506 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1028 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/FFT.vhd" 58 0 0 } } { "FFT128.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT128.vhd" 87 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524997992590 "|FFT128|FFT:fft_inst|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_A|asj_fft_data_ram:\gen_rams:2:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_d304:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_A\|asj_fft_data_ram:\\gen_rams:2:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[16\] " "Synthesized away node \"FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_A\|asj_fft_data_ram:\\gen_rams:2:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[16\]\"" {  } { { "db/altsyncram_d304.tdf" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/db/altsyncram_d304.tdf" 537 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1028 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/FFT.vhd" 58 0 0 } } { "FFT128.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT128.vhd" 87 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524997992590 "|FFT128|FFT:fft_inst|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_A|asj_fft_data_ram:\gen_rams:2:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_d304:auto_generated|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_A\|asj_fft_data_ram:\\gen_rams:2:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[17\] " "Synthesized away node \"FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_A\|asj_fft_data_ram:\\gen_rams:2:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[17\]\"" {  } { { "db/altsyncram_d304.tdf" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/db/altsyncram_d304.tdf" 568 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1028 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/FFT.vhd" 58 0 0 } } { "FFT128.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT128.vhd" 87 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524997992590 "|FFT128|FFT:fft_inst|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_A|asj_fft_data_ram:\gen_rams:2:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_d304:auto_generated|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_A\|asj_fft_data_ram:\\gen_rams:2:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[18\] " "Synthesized away node \"FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_A\|asj_fft_data_ram:\\gen_rams:2:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[18\]\"" {  } { { "db/altsyncram_d304.tdf" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/db/altsyncram_d304.tdf" 599 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1028 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/FFT.vhd" 58 0 0 } } { "FFT128.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT128.vhd" 87 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524997992590 "|FFT128|FFT:fft_inst|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_A|asj_fft_data_ram:\gen_rams:2:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_d304:auto_generated|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_A\|asj_fft_data_ram:\\gen_rams:2:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[19\] " "Synthesized away node \"FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_A\|asj_fft_data_ram:\\gen_rams:2:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[19\]\"" {  } { { "db/altsyncram_d304.tdf" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/db/altsyncram_d304.tdf" 630 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1028 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/FFT.vhd" 58 0 0 } } { "FFT128.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT128.vhd" 87 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524997992590 "|FFT128|FFT:fft_inst|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_A|asj_fft_data_ram:\gen_rams:2:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_d304:auto_generated|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_A\|asj_fft_data_ram:\\gen_rams:2:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[20\] " "Synthesized away node \"FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_A\|asj_fft_data_ram:\\gen_rams:2:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[20\]\"" {  } { { "db/altsyncram_d304.tdf" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/db/altsyncram_d304.tdf" 661 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1028 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/FFT.vhd" 58 0 0 } } { "FFT128.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT128.vhd" 87 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524997992590 "|FFT128|FFT:fft_inst|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_A|asj_fft_data_ram:\gen_rams:2:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_d304:auto_generated|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_A\|asj_fft_data_ram:\\gen_rams:2:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[21\] " "Synthesized away node \"FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_A\|asj_fft_data_ram:\\gen_rams:2:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[21\]\"" {  } { { "db/altsyncram_d304.tdf" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/db/altsyncram_d304.tdf" 692 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1028 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/FFT.vhd" 58 0 0 } } { "FFT128.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT128.vhd" 87 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524997992590 "|FFT128|FFT:fft_inst|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_A|asj_fft_data_ram:\gen_rams:2:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_d304:auto_generated|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_A\|asj_fft_data_ram:\\gen_rams:2:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[22\] " "Synthesized away node \"FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_A\|asj_fft_data_ram:\\gen_rams:2:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[22\]\"" {  } { { "db/altsyncram_d304.tdf" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/db/altsyncram_d304.tdf" 723 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1028 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/FFT.vhd" 58 0 0 } } { "FFT128.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT128.vhd" 87 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524997992590 "|FFT128|FFT:fft_inst|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_A|asj_fft_data_ram:\gen_rams:2:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_d304:auto_generated|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_A\|asj_fft_data_ram:\\gen_rams:2:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[23\] " "Synthesized away node \"FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_A\|asj_fft_data_ram:\\gen_rams:2:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[23\]\"" {  } { { "db/altsyncram_d304.tdf" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/db/altsyncram_d304.tdf" 754 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1028 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/FFT.vhd" 58 0 0 } } { "FFT128.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT128.vhd" 87 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524997992590 "|FFT128|FFT:fft_inst|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_A|asj_fft_data_ram:\gen_rams:2:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_d304:auto_generated|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_A\|asj_fft_data_ram:\\gen_rams:2:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[24\] " "Synthesized away node \"FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_A\|asj_fft_data_ram:\\gen_rams:2:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[24\]\"" {  } { { "db/altsyncram_d304.tdf" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/db/altsyncram_d304.tdf" 785 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1028 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/FFT.vhd" 58 0 0 } } { "FFT128.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT128.vhd" 87 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524997992590 "|FFT128|FFT:fft_inst|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_A|asj_fft_data_ram:\gen_rams:2:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_d304:auto_generated|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_A\|asj_fft_data_ram:\\gen_rams:2:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[25\] " "Synthesized away node \"FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_A\|asj_fft_data_ram:\\gen_rams:2:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[25\]\"" {  } { { "db/altsyncram_d304.tdf" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/db/altsyncram_d304.tdf" 816 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1028 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/FFT.vhd" 58 0 0 } } { "FFT128.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT128.vhd" 87 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524997992590 "|FFT128|FFT:fft_inst|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_A|asj_fft_data_ram:\gen_rams:2:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_d304:auto_generated|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_A\|asj_fft_data_ram:\\gen_rams:2:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[26\] " "Synthesized away node \"FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_A\|asj_fft_data_ram:\\gen_rams:2:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[26\]\"" {  } { { "db/altsyncram_d304.tdf" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/db/altsyncram_d304.tdf" 847 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1028 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/FFT.vhd" 58 0 0 } } { "FFT128.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT128.vhd" 87 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524997992590 "|FFT128|FFT:fft_inst|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_A|asj_fft_data_ram:\gen_rams:2:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_d304:auto_generated|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_A\|asj_fft_data_ram:\\gen_rams:2:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[27\] " "Synthesized away node \"FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_A\|asj_fft_data_ram:\\gen_rams:2:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[27\]\"" {  } { { "db/altsyncram_d304.tdf" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/db/altsyncram_d304.tdf" 878 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1028 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/FFT.vhd" 58 0 0 } } { "FFT128.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT128.vhd" 87 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524997992590 "|FFT128|FFT:fft_inst|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_A|asj_fft_data_ram:\gen_rams:2:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_d304:auto_generated|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_A\|asj_fft_data_ram:\\gen_rams:2:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[28\] " "Synthesized away node \"FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_A\|asj_fft_data_ram:\\gen_rams:2:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[28\]\"" {  } { { "db/altsyncram_d304.tdf" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/db/altsyncram_d304.tdf" 909 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1028 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/FFT.vhd" 58 0 0 } } { "FFT128.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT128.vhd" 87 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524997992590 "|FFT128|FFT:fft_inst|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_A|asj_fft_data_ram:\gen_rams:2:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_d304:auto_generated|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_A\|asj_fft_data_ram:\\gen_rams:2:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[29\] " "Synthesized away node \"FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_A\|asj_fft_data_ram:\\gen_rams:2:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[29\]\"" {  } { { "db/altsyncram_d304.tdf" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/db/altsyncram_d304.tdf" 940 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1028 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/FFT.vhd" 58 0 0 } } { "FFT128.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT128.vhd" 87 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524997992590 "|FFT128|FFT:fft_inst|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_A|asj_fft_data_ram:\gen_rams:2:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_d304:auto_generated|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_A\|asj_fft_data_ram:\\gen_rams:2:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[30\] " "Synthesized away node \"FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_A\|asj_fft_data_ram:\\gen_rams:2:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[30\]\"" {  } { { "db/altsyncram_d304.tdf" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/db/altsyncram_d304.tdf" 971 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1028 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/FFT.vhd" 58 0 0 } } { "FFT128.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT128.vhd" 87 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524997992590 "|FFT128|FFT:fft_inst|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_A|asj_fft_data_ram:\gen_rams:2:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_d304:auto_generated|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_A\|asj_fft_data_ram:\\gen_rams:2:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[31\] " "Synthesized away node \"FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_A\|asj_fft_data_ram:\\gen_rams:2:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[31\]\"" {  } { { "db/altsyncram_d304.tdf" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/db/altsyncram_d304.tdf" 1002 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1028 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/FFT.vhd" 58 0 0 } } { "FFT128.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT128.vhd" 87 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524997992590 "|FFT128|FFT:fft_inst|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_A|asj_fft_data_ram:\gen_rams:2:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_d304:auto_generated|ram_block1a31"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_A\|asj_fft_data_ram:\\gen_rams:1:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[0\] " "Synthesized away node \"FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_A\|asj_fft_data_ram:\\gen_rams:1:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[0\]\"" {  } { { "db/altsyncram_d304.tdf" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/db/altsyncram_d304.tdf" 41 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1028 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/FFT.vhd" 58 0 0 } } { "FFT128.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT128.vhd" 87 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524997992590 "|FFT128|FFT:fft_inst|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_A|asj_fft_data_ram:\gen_rams:1:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_d304:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_A\|asj_fft_data_ram:\\gen_rams:1:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[1\] " "Synthesized away node \"FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_A\|asj_fft_data_ram:\\gen_rams:1:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[1\]\"" {  } { { "db/altsyncram_d304.tdf" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/db/altsyncram_d304.tdf" 72 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1028 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/FFT.vhd" 58 0 0 } } { "FFT128.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT128.vhd" 87 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524997992590 "|FFT128|FFT:fft_inst|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_A|asj_fft_data_ram:\gen_rams:1:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_d304:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_A\|asj_fft_data_ram:\\gen_rams:1:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[2\] " "Synthesized away node \"FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_A\|asj_fft_data_ram:\\gen_rams:1:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[2\]\"" {  } { { "db/altsyncram_d304.tdf" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/db/altsyncram_d304.tdf" 103 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1028 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/FFT.vhd" 58 0 0 } } { "FFT128.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT128.vhd" 87 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524997992590 "|FFT128|FFT:fft_inst|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_A|asj_fft_data_ram:\gen_rams:1:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_d304:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_A\|asj_fft_data_ram:\\gen_rams:1:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[3\] " "Synthesized away node \"FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_A\|asj_fft_data_ram:\\gen_rams:1:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[3\]\"" {  } { { "db/altsyncram_d304.tdf" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/db/altsyncram_d304.tdf" 134 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1028 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/FFT.vhd" 58 0 0 } } { "FFT128.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT128.vhd" 87 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524997992590 "|FFT128|FFT:fft_inst|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_A|asj_fft_data_ram:\gen_rams:1:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_d304:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_A\|asj_fft_data_ram:\\gen_rams:1:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[4\] " "Synthesized away node \"FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_A\|asj_fft_data_ram:\\gen_rams:1:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[4\]\"" {  } { { "db/altsyncram_d304.tdf" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/db/altsyncram_d304.tdf" 165 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1028 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/FFT.vhd" 58 0 0 } } { "FFT128.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT128.vhd" 87 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524997992590 "|FFT128|FFT:fft_inst|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_A|asj_fft_data_ram:\gen_rams:1:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_d304:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_A\|asj_fft_data_ram:\\gen_rams:1:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[5\] " "Synthesized away node \"FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_A\|asj_fft_data_ram:\\gen_rams:1:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[5\]\"" {  } { { "db/altsyncram_d304.tdf" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/db/altsyncram_d304.tdf" 196 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1028 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/FFT.vhd" 58 0 0 } } { "FFT128.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT128.vhd" 87 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524997992590 "|FFT128|FFT:fft_inst|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_A|asj_fft_data_ram:\gen_rams:1:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_d304:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_A\|asj_fft_data_ram:\\gen_rams:1:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[6\] " "Synthesized away node \"FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_A\|asj_fft_data_ram:\\gen_rams:1:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[6\]\"" {  } { { "db/altsyncram_d304.tdf" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/db/altsyncram_d304.tdf" 227 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1028 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/FFT.vhd" 58 0 0 } } { "FFT128.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT128.vhd" 87 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524997992590 "|FFT128|FFT:fft_inst|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_A|asj_fft_data_ram:\gen_rams:1:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_d304:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_A\|asj_fft_data_ram:\\gen_rams:1:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[7\] " "Synthesized away node \"FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_A\|asj_fft_data_ram:\\gen_rams:1:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[7\]\"" {  } { { "db/altsyncram_d304.tdf" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/db/altsyncram_d304.tdf" 258 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1028 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/FFT.vhd" 58 0 0 } } { "FFT128.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT128.vhd" 87 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524997992590 "|FFT128|FFT:fft_inst|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_A|asj_fft_data_ram:\gen_rams:1:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_d304:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_A\|asj_fft_data_ram:\\gen_rams:1:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[8\] " "Synthesized away node \"FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_A\|asj_fft_data_ram:\\gen_rams:1:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[8\]\"" {  } { { "db/altsyncram_d304.tdf" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/db/altsyncram_d304.tdf" 289 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1028 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/FFT.vhd" 58 0 0 } } { "FFT128.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT128.vhd" 87 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524997992590 "|FFT128|FFT:fft_inst|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_A|asj_fft_data_ram:\gen_rams:1:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_d304:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_A\|asj_fft_data_ram:\\gen_rams:1:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[9\] " "Synthesized away node \"FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_A\|asj_fft_data_ram:\\gen_rams:1:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[9\]\"" {  } { { "db/altsyncram_d304.tdf" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/db/altsyncram_d304.tdf" 320 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1028 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/FFT.vhd" 58 0 0 } } { "FFT128.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT128.vhd" 87 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524997992590 "|FFT128|FFT:fft_inst|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_A|asj_fft_data_ram:\gen_rams:1:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_d304:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_A\|asj_fft_data_ram:\\gen_rams:1:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[10\] " "Synthesized away node \"FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_A\|asj_fft_data_ram:\\gen_rams:1:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[10\]\"" {  } { { "db/altsyncram_d304.tdf" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/db/altsyncram_d304.tdf" 351 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1028 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/FFT.vhd" 58 0 0 } } { "FFT128.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT128.vhd" 87 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524997992590 "|FFT128|FFT:fft_inst|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_A|asj_fft_data_ram:\gen_rams:1:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_d304:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_A\|asj_fft_data_ram:\\gen_rams:1:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[11\] " "Synthesized away node \"FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_A\|asj_fft_data_ram:\\gen_rams:1:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[11\]\"" {  } { { "db/altsyncram_d304.tdf" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/db/altsyncram_d304.tdf" 382 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1028 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/FFT.vhd" 58 0 0 } } { "FFT128.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT128.vhd" 87 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524997992590 "|FFT128|FFT:fft_inst|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_A|asj_fft_data_ram:\gen_rams:1:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_d304:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_A\|asj_fft_data_ram:\\gen_rams:1:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[12\] " "Synthesized away node \"FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_A\|asj_fft_data_ram:\\gen_rams:1:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[12\]\"" {  } { { "db/altsyncram_d304.tdf" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/db/altsyncram_d304.tdf" 413 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1028 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/FFT.vhd" 58 0 0 } } { "FFT128.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT128.vhd" 87 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524997992590 "|FFT128|FFT:fft_inst|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_A|asj_fft_data_ram:\gen_rams:1:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_d304:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_A\|asj_fft_data_ram:\\gen_rams:1:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[13\] " "Synthesized away node \"FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_A\|asj_fft_data_ram:\\gen_rams:1:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[13\]\"" {  } { { "db/altsyncram_d304.tdf" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/db/altsyncram_d304.tdf" 444 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1028 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/FFT.vhd" 58 0 0 } } { "FFT128.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT128.vhd" 87 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524997992590 "|FFT128|FFT:fft_inst|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_A|asj_fft_data_ram:\gen_rams:1:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_d304:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_A\|asj_fft_data_ram:\\gen_rams:1:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[14\] " "Synthesized away node \"FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_A\|asj_fft_data_ram:\\gen_rams:1:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[14\]\"" {  } { { "db/altsyncram_d304.tdf" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/db/altsyncram_d304.tdf" 475 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1028 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/FFT.vhd" 58 0 0 } } { "FFT128.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT128.vhd" 87 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524997992590 "|FFT128|FFT:fft_inst|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_A|asj_fft_data_ram:\gen_rams:1:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_d304:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_A\|asj_fft_data_ram:\\gen_rams:1:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[15\] " "Synthesized away node \"FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_A\|asj_fft_data_ram:\\gen_rams:1:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[15\]\"" {  } { { "db/altsyncram_d304.tdf" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/db/altsyncram_d304.tdf" 506 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1028 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/FFT.vhd" 58 0 0 } } { "FFT128.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT128.vhd" 87 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524997992590 "|FFT128|FFT:fft_inst|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_A|asj_fft_data_ram:\gen_rams:1:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_d304:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_A\|asj_fft_data_ram:\\gen_rams:1:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[16\] " "Synthesized away node \"FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_A\|asj_fft_data_ram:\\gen_rams:1:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[16\]\"" {  } { { "db/altsyncram_d304.tdf" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/db/altsyncram_d304.tdf" 537 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1028 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/FFT.vhd" 58 0 0 } } { "FFT128.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT128.vhd" 87 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524997992590 "|FFT128|FFT:fft_inst|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_A|asj_fft_data_ram:\gen_rams:1:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_d304:auto_generated|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_A\|asj_fft_data_ram:\\gen_rams:1:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[17\] " "Synthesized away node \"FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_A\|asj_fft_data_ram:\\gen_rams:1:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[17\]\"" {  } { { "db/altsyncram_d304.tdf" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/db/altsyncram_d304.tdf" 568 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1028 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/FFT.vhd" 58 0 0 } } { "FFT128.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT128.vhd" 87 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524997992590 "|FFT128|FFT:fft_inst|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_A|asj_fft_data_ram:\gen_rams:1:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_d304:auto_generated|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_A\|asj_fft_data_ram:\\gen_rams:1:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[18\] " "Synthesized away node \"FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_A\|asj_fft_data_ram:\\gen_rams:1:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[18\]\"" {  } { { "db/altsyncram_d304.tdf" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/db/altsyncram_d304.tdf" 599 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1028 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/FFT.vhd" 58 0 0 } } { "FFT128.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT128.vhd" 87 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524997992590 "|FFT128|FFT:fft_inst|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_A|asj_fft_data_ram:\gen_rams:1:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_d304:auto_generated|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_A\|asj_fft_data_ram:\\gen_rams:1:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[19\] " "Synthesized away node \"FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_A\|asj_fft_data_ram:\\gen_rams:1:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[19\]\"" {  } { { "db/altsyncram_d304.tdf" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/db/altsyncram_d304.tdf" 630 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1028 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/FFT.vhd" 58 0 0 } } { "FFT128.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT128.vhd" 87 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524997992590 "|FFT128|FFT:fft_inst|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_A|asj_fft_data_ram:\gen_rams:1:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_d304:auto_generated|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_A\|asj_fft_data_ram:\\gen_rams:1:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[20\] " "Synthesized away node \"FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_A\|asj_fft_data_ram:\\gen_rams:1:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[20\]\"" {  } { { "db/altsyncram_d304.tdf" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/db/altsyncram_d304.tdf" 661 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1028 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/FFT.vhd" 58 0 0 } } { "FFT128.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT128.vhd" 87 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524997992590 "|FFT128|FFT:fft_inst|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_A|asj_fft_data_ram:\gen_rams:1:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_d304:auto_generated|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_A\|asj_fft_data_ram:\\gen_rams:1:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[21\] " "Synthesized away node \"FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_A\|asj_fft_data_ram:\\gen_rams:1:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[21\]\"" {  } { { "db/altsyncram_d304.tdf" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/db/altsyncram_d304.tdf" 692 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1028 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/FFT.vhd" 58 0 0 } } { "FFT128.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT128.vhd" 87 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524997992590 "|FFT128|FFT:fft_inst|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_A|asj_fft_data_ram:\gen_rams:1:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_d304:auto_generated|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_A\|asj_fft_data_ram:\\gen_rams:1:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[22\] " "Synthesized away node \"FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_A\|asj_fft_data_ram:\\gen_rams:1:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[22\]\"" {  } { { "db/altsyncram_d304.tdf" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/db/altsyncram_d304.tdf" 723 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1028 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/FFT.vhd" 58 0 0 } } { "FFT128.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT128.vhd" 87 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524997992590 "|FFT128|FFT:fft_inst|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_A|asj_fft_data_ram:\gen_rams:1:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_d304:auto_generated|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_A\|asj_fft_data_ram:\\gen_rams:1:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[23\] " "Synthesized away node \"FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_A\|asj_fft_data_ram:\\gen_rams:1:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[23\]\"" {  } { { "db/altsyncram_d304.tdf" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/db/altsyncram_d304.tdf" 754 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1028 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/FFT.vhd" 58 0 0 } } { "FFT128.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT128.vhd" 87 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524997992590 "|FFT128|FFT:fft_inst|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_A|asj_fft_data_ram:\gen_rams:1:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_d304:auto_generated|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_A\|asj_fft_data_ram:\\gen_rams:1:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[24\] " "Synthesized away node \"FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_A\|asj_fft_data_ram:\\gen_rams:1:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[24\]\"" {  } { { "db/altsyncram_d304.tdf" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/db/altsyncram_d304.tdf" 785 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1028 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/FFT.vhd" 58 0 0 } } { "FFT128.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT128.vhd" 87 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524997992590 "|FFT128|FFT:fft_inst|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_A|asj_fft_data_ram:\gen_rams:1:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_d304:auto_generated|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_A\|asj_fft_data_ram:\\gen_rams:1:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[25\] " "Synthesized away node \"FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_A\|asj_fft_data_ram:\\gen_rams:1:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[25\]\"" {  } { { "db/altsyncram_d304.tdf" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/db/altsyncram_d304.tdf" 816 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1028 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/FFT.vhd" 58 0 0 } } { "FFT128.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT128.vhd" 87 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524997992590 "|FFT128|FFT:fft_inst|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_A|asj_fft_data_ram:\gen_rams:1:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_d304:auto_generated|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_A\|asj_fft_data_ram:\\gen_rams:1:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[26\] " "Synthesized away node \"FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_A\|asj_fft_data_ram:\\gen_rams:1:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[26\]\"" {  } { { "db/altsyncram_d304.tdf" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/db/altsyncram_d304.tdf" 847 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1028 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/FFT.vhd" 58 0 0 } } { "FFT128.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT128.vhd" 87 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524997992590 "|FFT128|FFT:fft_inst|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_A|asj_fft_data_ram:\gen_rams:1:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_d304:auto_generated|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_A\|asj_fft_data_ram:\\gen_rams:1:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[27\] " "Synthesized away node \"FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_A\|asj_fft_data_ram:\\gen_rams:1:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[27\]\"" {  } { { "db/altsyncram_d304.tdf" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/db/altsyncram_d304.tdf" 878 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1028 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/FFT.vhd" 58 0 0 } } { "FFT128.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT128.vhd" 87 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524997992590 "|FFT128|FFT:fft_inst|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_A|asj_fft_data_ram:\gen_rams:1:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_d304:auto_generated|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_A\|asj_fft_data_ram:\\gen_rams:1:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[28\] " "Synthesized away node \"FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_A\|asj_fft_data_ram:\\gen_rams:1:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[28\]\"" {  } { { "db/altsyncram_d304.tdf" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/db/altsyncram_d304.tdf" 909 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1028 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/FFT.vhd" 58 0 0 } } { "FFT128.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT128.vhd" 87 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524997992590 "|FFT128|FFT:fft_inst|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_A|asj_fft_data_ram:\gen_rams:1:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_d304:auto_generated|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_A\|asj_fft_data_ram:\\gen_rams:1:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[29\] " "Synthesized away node \"FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_A\|asj_fft_data_ram:\\gen_rams:1:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[29\]\"" {  } { { "db/altsyncram_d304.tdf" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/db/altsyncram_d304.tdf" 940 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1028 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/FFT.vhd" 58 0 0 } } { "FFT128.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT128.vhd" 87 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524997992590 "|FFT128|FFT:fft_inst|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_A|asj_fft_data_ram:\gen_rams:1:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_d304:auto_generated|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_A\|asj_fft_data_ram:\\gen_rams:1:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[30\] " "Synthesized away node \"FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_A\|asj_fft_data_ram:\\gen_rams:1:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[30\]\"" {  } { { "db/altsyncram_d304.tdf" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/db/altsyncram_d304.tdf" 971 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1028 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/FFT.vhd" 58 0 0 } } { "FFT128.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT128.vhd" 87 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524997992590 "|FFT128|FFT:fft_inst|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_A|asj_fft_data_ram:\gen_rams:1:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_d304:auto_generated|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_A\|asj_fft_data_ram:\\gen_rams:1:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[31\] " "Synthesized away node \"FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_A\|asj_fft_data_ram:\\gen_rams:1:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[31\]\"" {  } { { "db/altsyncram_d304.tdf" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/db/altsyncram_d304.tdf" 1002 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1028 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/FFT.vhd" 58 0 0 } } { "FFT128.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT128.vhd" 87 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524997992590 "|FFT128|FFT:fft_inst|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_A|asj_fft_data_ram:\gen_rams:1:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_d304:auto_generated|ram_block1a31"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_A\|asj_fft_data_ram:\\gen_rams:0:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[0\] " "Synthesized away node \"FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_A\|asj_fft_data_ram:\\gen_rams:0:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[0\]\"" {  } { { "db/altsyncram_d304.tdf" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/db/altsyncram_d304.tdf" 41 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1028 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/FFT.vhd" 58 0 0 } } { "FFT128.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT128.vhd" 87 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524997992590 "|FFT128|FFT:fft_inst|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_A|asj_fft_data_ram:\gen_rams:0:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_d304:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_A\|asj_fft_data_ram:\\gen_rams:0:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[1\] " "Synthesized away node \"FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_A\|asj_fft_data_ram:\\gen_rams:0:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[1\]\"" {  } { { "db/altsyncram_d304.tdf" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/db/altsyncram_d304.tdf" 72 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1028 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/FFT.vhd" 58 0 0 } } { "FFT128.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT128.vhd" 87 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524997992590 "|FFT128|FFT:fft_inst|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_A|asj_fft_data_ram:\gen_rams:0:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_d304:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_A\|asj_fft_data_ram:\\gen_rams:0:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[2\] " "Synthesized away node \"FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_A\|asj_fft_data_ram:\\gen_rams:0:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[2\]\"" {  } { { "db/altsyncram_d304.tdf" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/db/altsyncram_d304.tdf" 103 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1028 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/FFT.vhd" 58 0 0 } } { "FFT128.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT128.vhd" 87 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524997992590 "|FFT128|FFT:fft_inst|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_A|asj_fft_data_ram:\gen_rams:0:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_d304:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_A\|asj_fft_data_ram:\\gen_rams:0:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[3\] " "Synthesized away node \"FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_A\|asj_fft_data_ram:\\gen_rams:0:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[3\]\"" {  } { { "db/altsyncram_d304.tdf" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/db/altsyncram_d304.tdf" 134 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1028 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/FFT.vhd" 58 0 0 } } { "FFT128.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT128.vhd" 87 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524997992590 "|FFT128|FFT:fft_inst|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_A|asj_fft_data_ram:\gen_rams:0:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_d304:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_A\|asj_fft_data_ram:\\gen_rams:0:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[4\] " "Synthesized away node \"FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_A\|asj_fft_data_ram:\\gen_rams:0:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[4\]\"" {  } { { "db/altsyncram_d304.tdf" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/db/altsyncram_d304.tdf" 165 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1028 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/FFT.vhd" 58 0 0 } } { "FFT128.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT128.vhd" 87 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524997992590 "|FFT128|FFT:fft_inst|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_A|asj_fft_data_ram:\gen_rams:0:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_d304:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_A\|asj_fft_data_ram:\\gen_rams:0:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[5\] " "Synthesized away node \"FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_A\|asj_fft_data_ram:\\gen_rams:0:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[5\]\"" {  } { { "db/altsyncram_d304.tdf" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/db/altsyncram_d304.tdf" 196 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1028 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/FFT.vhd" 58 0 0 } } { "FFT128.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT128.vhd" 87 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524997992590 "|FFT128|FFT:fft_inst|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_A|asj_fft_data_ram:\gen_rams:0:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_d304:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_A\|asj_fft_data_ram:\\gen_rams:0:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[6\] " "Synthesized away node \"FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_A\|asj_fft_data_ram:\\gen_rams:0:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[6\]\"" {  } { { "db/altsyncram_d304.tdf" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/db/altsyncram_d304.tdf" 227 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1028 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/FFT.vhd" 58 0 0 } } { "FFT128.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT128.vhd" 87 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524997992590 "|FFT128|FFT:fft_inst|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_A|asj_fft_data_ram:\gen_rams:0:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_d304:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_A\|asj_fft_data_ram:\\gen_rams:0:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[7\] " "Synthesized away node \"FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_A\|asj_fft_data_ram:\\gen_rams:0:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[7\]\"" {  } { { "db/altsyncram_d304.tdf" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/db/altsyncram_d304.tdf" 258 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1028 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/FFT.vhd" 58 0 0 } } { "FFT128.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT128.vhd" 87 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524997992590 "|FFT128|FFT:fft_inst|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_A|asj_fft_data_ram:\gen_rams:0:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_d304:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_A\|asj_fft_data_ram:\\gen_rams:0:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[8\] " "Synthesized away node \"FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_A\|asj_fft_data_ram:\\gen_rams:0:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[8\]\"" {  } { { "db/altsyncram_d304.tdf" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/db/altsyncram_d304.tdf" 289 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1028 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/FFT.vhd" 58 0 0 } } { "FFT128.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT128.vhd" 87 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524997992590 "|FFT128|FFT:fft_inst|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_A|asj_fft_data_ram:\gen_rams:0:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_d304:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_A\|asj_fft_data_ram:\\gen_rams:0:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[9\] " "Synthesized away node \"FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_A\|asj_fft_data_ram:\\gen_rams:0:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[9\]\"" {  } { { "db/altsyncram_d304.tdf" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/db/altsyncram_d304.tdf" 320 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1028 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/FFT.vhd" 58 0 0 } } { "FFT128.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT128.vhd" 87 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524997992590 "|FFT128|FFT:fft_inst|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_A|asj_fft_data_ram:\gen_rams:0:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_d304:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_A\|asj_fft_data_ram:\\gen_rams:0:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[10\] " "Synthesized away node \"FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_A\|asj_fft_data_ram:\\gen_rams:0:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[10\]\"" {  } { { "db/altsyncram_d304.tdf" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/db/altsyncram_d304.tdf" 351 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1028 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/FFT.vhd" 58 0 0 } } { "FFT128.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT128.vhd" 87 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524997992590 "|FFT128|FFT:fft_inst|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_A|asj_fft_data_ram:\gen_rams:0:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_d304:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_A\|asj_fft_data_ram:\\gen_rams:0:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[11\] " "Synthesized away node \"FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_A\|asj_fft_data_ram:\\gen_rams:0:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[11\]\"" {  } { { "db/altsyncram_d304.tdf" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/db/altsyncram_d304.tdf" 382 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1028 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/FFT.vhd" 58 0 0 } } { "FFT128.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT128.vhd" 87 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524997992590 "|FFT128|FFT:fft_inst|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_A|asj_fft_data_ram:\gen_rams:0:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_d304:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_A\|asj_fft_data_ram:\\gen_rams:0:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[12\] " "Synthesized away node \"FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_A\|asj_fft_data_ram:\\gen_rams:0:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[12\]\"" {  } { { "db/altsyncram_d304.tdf" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/db/altsyncram_d304.tdf" 413 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1028 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/FFT.vhd" 58 0 0 } } { "FFT128.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT128.vhd" 87 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524997992590 "|FFT128|FFT:fft_inst|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_A|asj_fft_data_ram:\gen_rams:0:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_d304:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_A\|asj_fft_data_ram:\\gen_rams:0:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[13\] " "Synthesized away node \"FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_A\|asj_fft_data_ram:\\gen_rams:0:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[13\]\"" {  } { { "db/altsyncram_d304.tdf" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/db/altsyncram_d304.tdf" 444 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1028 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/FFT.vhd" 58 0 0 } } { "FFT128.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT128.vhd" 87 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524997992590 "|FFT128|FFT:fft_inst|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_A|asj_fft_data_ram:\gen_rams:0:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_d304:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_A\|asj_fft_data_ram:\\gen_rams:0:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[14\] " "Synthesized away node \"FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_A\|asj_fft_data_ram:\\gen_rams:0:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[14\]\"" {  } { { "db/altsyncram_d304.tdf" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/db/altsyncram_d304.tdf" 475 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1028 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/FFT.vhd" 58 0 0 } } { "FFT128.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT128.vhd" 87 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524997992590 "|FFT128|FFT:fft_inst|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_A|asj_fft_data_ram:\gen_rams:0:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_d304:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_A\|asj_fft_data_ram:\\gen_rams:0:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[15\] " "Synthesized away node \"FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_A\|asj_fft_data_ram:\\gen_rams:0:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[15\]\"" {  } { { "db/altsyncram_d304.tdf" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/db/altsyncram_d304.tdf" 506 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1028 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/FFT.vhd" 58 0 0 } } { "FFT128.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT128.vhd" 87 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524997992590 "|FFT128|FFT:fft_inst|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_A|asj_fft_data_ram:\gen_rams:0:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_d304:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_A\|asj_fft_data_ram:\\gen_rams:0:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[16\] " "Synthesized away node \"FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_A\|asj_fft_data_ram:\\gen_rams:0:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[16\]\"" {  } { { "db/altsyncram_d304.tdf" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/db/altsyncram_d304.tdf" 537 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1028 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/FFT.vhd" 58 0 0 } } { "FFT128.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT128.vhd" 87 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524997992590 "|FFT128|FFT:fft_inst|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_A|asj_fft_data_ram:\gen_rams:0:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_d304:auto_generated|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_A\|asj_fft_data_ram:\\gen_rams:0:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[17\] " "Synthesized away node \"FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_A\|asj_fft_data_ram:\\gen_rams:0:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[17\]\"" {  } { { "db/altsyncram_d304.tdf" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/db/altsyncram_d304.tdf" 568 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1028 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/FFT.vhd" 58 0 0 } } { "FFT128.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT128.vhd" 87 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524997992590 "|FFT128|FFT:fft_inst|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_A|asj_fft_data_ram:\gen_rams:0:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_d304:auto_generated|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_A\|asj_fft_data_ram:\\gen_rams:0:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[18\] " "Synthesized away node \"FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_A\|asj_fft_data_ram:\\gen_rams:0:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[18\]\"" {  } { { "db/altsyncram_d304.tdf" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/db/altsyncram_d304.tdf" 599 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1028 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/FFT.vhd" 58 0 0 } } { "FFT128.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT128.vhd" 87 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524997992590 "|FFT128|FFT:fft_inst|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_A|asj_fft_data_ram:\gen_rams:0:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_d304:auto_generated|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_A\|asj_fft_data_ram:\\gen_rams:0:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[19\] " "Synthesized away node \"FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_A\|asj_fft_data_ram:\\gen_rams:0:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[19\]\"" {  } { { "db/altsyncram_d304.tdf" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/db/altsyncram_d304.tdf" 630 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1028 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/FFT.vhd" 58 0 0 } } { "FFT128.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT128.vhd" 87 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524997992590 "|FFT128|FFT:fft_inst|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_A|asj_fft_data_ram:\gen_rams:0:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_d304:auto_generated|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_A\|asj_fft_data_ram:\\gen_rams:0:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[20\] " "Synthesized away node \"FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_A\|asj_fft_data_ram:\\gen_rams:0:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[20\]\"" {  } { { "db/altsyncram_d304.tdf" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/db/altsyncram_d304.tdf" 661 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1028 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/FFT.vhd" 58 0 0 } } { "FFT128.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT128.vhd" 87 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524997992590 "|FFT128|FFT:fft_inst|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_A|asj_fft_data_ram:\gen_rams:0:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_d304:auto_generated|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_A\|asj_fft_data_ram:\\gen_rams:0:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[21\] " "Synthesized away node \"FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_A\|asj_fft_data_ram:\\gen_rams:0:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[21\]\"" {  } { { "db/altsyncram_d304.tdf" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/db/altsyncram_d304.tdf" 692 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1028 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/FFT.vhd" 58 0 0 } } { "FFT128.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT128.vhd" 87 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524997992590 "|FFT128|FFT:fft_inst|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_A|asj_fft_data_ram:\gen_rams:0:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_d304:auto_generated|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_A\|asj_fft_data_ram:\\gen_rams:0:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[22\] " "Synthesized away node \"FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_A\|asj_fft_data_ram:\\gen_rams:0:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[22\]\"" {  } { { "db/altsyncram_d304.tdf" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/db/altsyncram_d304.tdf" 723 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1028 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/FFT.vhd" 58 0 0 } } { "FFT128.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT128.vhd" 87 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524997992590 "|FFT128|FFT:fft_inst|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_A|asj_fft_data_ram:\gen_rams:0:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_d304:auto_generated|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_A\|asj_fft_data_ram:\\gen_rams:0:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[23\] " "Synthesized away node \"FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_A\|asj_fft_data_ram:\\gen_rams:0:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[23\]\"" {  } { { "db/altsyncram_d304.tdf" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/db/altsyncram_d304.tdf" 754 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1028 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/FFT.vhd" 58 0 0 } } { "FFT128.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT128.vhd" 87 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524997992590 "|FFT128|FFT:fft_inst|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_A|asj_fft_data_ram:\gen_rams:0:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_d304:auto_generated|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_A\|asj_fft_data_ram:\\gen_rams:0:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[24\] " "Synthesized away node \"FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_A\|asj_fft_data_ram:\\gen_rams:0:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[24\]\"" {  } { { "db/altsyncram_d304.tdf" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/db/altsyncram_d304.tdf" 785 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1028 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/FFT.vhd" 58 0 0 } } { "FFT128.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT128.vhd" 87 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524997992590 "|FFT128|FFT:fft_inst|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_A|asj_fft_data_ram:\gen_rams:0:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_d304:auto_generated|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_A\|asj_fft_data_ram:\\gen_rams:0:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[25\] " "Synthesized away node \"FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_A\|asj_fft_data_ram:\\gen_rams:0:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[25\]\"" {  } { { "db/altsyncram_d304.tdf" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/db/altsyncram_d304.tdf" 816 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1028 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/FFT.vhd" 58 0 0 } } { "FFT128.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT128.vhd" 87 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524997992590 "|FFT128|FFT:fft_inst|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_A|asj_fft_data_ram:\gen_rams:0:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_d304:auto_generated|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_A\|asj_fft_data_ram:\\gen_rams:0:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[26\] " "Synthesized away node \"FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_A\|asj_fft_data_ram:\\gen_rams:0:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[26\]\"" {  } { { "db/altsyncram_d304.tdf" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/db/altsyncram_d304.tdf" 847 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1028 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/FFT.vhd" 58 0 0 } } { "FFT128.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT128.vhd" 87 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524997992590 "|FFT128|FFT:fft_inst|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_A|asj_fft_data_ram:\gen_rams:0:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_d304:auto_generated|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_A\|asj_fft_data_ram:\\gen_rams:0:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[27\] " "Synthesized away node \"FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_A\|asj_fft_data_ram:\\gen_rams:0:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[27\]\"" {  } { { "db/altsyncram_d304.tdf" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/db/altsyncram_d304.tdf" 878 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1028 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/FFT.vhd" 58 0 0 } } { "FFT128.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT128.vhd" 87 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524997992590 "|FFT128|FFT:fft_inst|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_A|asj_fft_data_ram:\gen_rams:0:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_d304:auto_generated|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_A\|asj_fft_data_ram:\\gen_rams:0:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[28\] " "Synthesized away node \"FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_A\|asj_fft_data_ram:\\gen_rams:0:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[28\]\"" {  } { { "db/altsyncram_d304.tdf" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/db/altsyncram_d304.tdf" 909 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1028 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/FFT.vhd" 58 0 0 } } { "FFT128.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT128.vhd" 87 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524997992590 "|FFT128|FFT:fft_inst|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_A|asj_fft_data_ram:\gen_rams:0:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_d304:auto_generated|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_A\|asj_fft_data_ram:\\gen_rams:0:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[29\] " "Synthesized away node \"FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_A\|asj_fft_data_ram:\\gen_rams:0:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[29\]\"" {  } { { "db/altsyncram_d304.tdf" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/db/altsyncram_d304.tdf" 940 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1028 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/FFT.vhd" 58 0 0 } } { "FFT128.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT128.vhd" 87 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524997992590 "|FFT128|FFT:fft_inst|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_A|asj_fft_data_ram:\gen_rams:0:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_d304:auto_generated|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_A\|asj_fft_data_ram:\\gen_rams:0:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[30\] " "Synthesized away node \"FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_A\|asj_fft_data_ram:\\gen_rams:0:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[30\]\"" {  } { { "db/altsyncram_d304.tdf" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/db/altsyncram_d304.tdf" 971 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1028 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/FFT.vhd" 58 0 0 } } { "FFT128.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT128.vhd" 87 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524997992590 "|FFT128|FFT:fft_inst|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_A|asj_fft_data_ram:\gen_rams:0:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_d304:auto_generated|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_A\|asj_fft_data_ram:\\gen_rams:0:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[31\] " "Synthesized away node \"FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|asj_fft_4dp_ram:dat_A\|asj_fft_data_ram:\\gen_rams:0:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_d304:auto_generated\|q_b\[31\]\"" {  } { { "db/altsyncram_d304.tdf" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/db/altsyncram_d304.tdf" 1002 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 73 0 0 } } { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } } { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 89 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 1028 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/FFT.vhd" 58 0 0 } } { "FFT128.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT128.vhd" 87 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524997992590 "|FFT128|FFT:fft_inst|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_A|asj_fft_data_ram:\gen_rams:0:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_d304:auto_generated|ram_block1a31"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_b9p1:auto_generated\|a_dpfifo_vie1:dpfifo\|altsyncram_6fp1:FIFOram\|q_b\[0\] " "Synthesized away node \"FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_b9p1:auto_generated\|a_dpfifo_vie1:dpfifo\|altsyncram_6fp1:FIFOram\|q_b\[0\]\"" {  } { { "db/altsyncram_6fp1.tdf" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/db/altsyncram_6fp1.tdf" 40 2 0 } } { "db/a_dpfifo_vie1.tdf" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/db/a_dpfifo_vie1.tdf" 46 2 0 } } { "db/scfifo_b9p1.tdf" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/db/scfifo_b9p1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "FFT/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd" 635 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 466 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/FFT.vhd" 58 0 0 } } { "FFT128.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT128.vhd" 87 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524997992590 "|FFT128|FFT:fft_inst|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_b9p1:auto_generated|a_dpfifo_vie1:dpfifo|altsyncram_6fp1:FIFOram|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_b9p1:auto_generated\|a_dpfifo_vie1:dpfifo\|altsyncram_6fp1:FIFOram\|q_b\[1\] " "Synthesized away node \"FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_b9p1:auto_generated\|a_dpfifo_vie1:dpfifo\|altsyncram_6fp1:FIFOram\|q_b\[1\]\"" {  } { { "db/altsyncram_6fp1.tdf" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/db/altsyncram_6fp1.tdf" 72 2 0 } } { "db/a_dpfifo_vie1.tdf" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/db/a_dpfifo_vie1.tdf" 46 2 0 } } { "db/scfifo_b9p1.tdf" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/db/scfifo_b9p1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "FFT/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd" 635 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 466 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/FFT.vhd" 58 0 0 } } { "FFT128.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT128.vhd" 87 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524997992590 "|FFT128|FFT:fft_inst|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_b9p1:auto_generated|a_dpfifo_vie1:dpfifo|altsyncram_6fp1:FIFOram|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_b9p1:auto_generated\|a_dpfifo_vie1:dpfifo\|altsyncram_6fp1:FIFOram\|q_b\[2\] " "Synthesized away node \"FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_b9p1:auto_generated\|a_dpfifo_vie1:dpfifo\|altsyncram_6fp1:FIFOram\|q_b\[2\]\"" {  } { { "db/altsyncram_6fp1.tdf" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/db/altsyncram_6fp1.tdf" 104 2 0 } } { "db/a_dpfifo_vie1.tdf" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/db/a_dpfifo_vie1.tdf" 46 2 0 } } { "db/scfifo_b9p1.tdf" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/db/scfifo_b9p1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "FFT/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd" 635 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 466 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/FFT.vhd" 58 0 0 } } { "FFT128.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT128.vhd" 87 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524997992590 "|FFT128|FFT:fft_inst|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_b9p1:auto_generated|a_dpfifo_vie1:dpfifo|altsyncram_6fp1:FIFOram|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_b9p1:auto_generated\|a_dpfifo_vie1:dpfifo\|altsyncram_6fp1:FIFOram\|q_b\[3\] " "Synthesized away node \"FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_b9p1:auto_generated\|a_dpfifo_vie1:dpfifo\|altsyncram_6fp1:FIFOram\|q_b\[3\]\"" {  } { { "db/altsyncram_6fp1.tdf" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/db/altsyncram_6fp1.tdf" 136 2 0 } } { "db/a_dpfifo_vie1.tdf" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/db/a_dpfifo_vie1.tdf" 46 2 0 } } { "db/scfifo_b9p1.tdf" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/db/scfifo_b9p1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "FFT/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd" 635 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 466 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/FFT.vhd" 58 0 0 } } { "FFT128.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT128.vhd" 87 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524997992590 "|FFT128|FFT:fft_inst|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_b9p1:auto_generated|a_dpfifo_vie1:dpfifo|altsyncram_6fp1:FIFOram|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_b9p1:auto_generated\|a_dpfifo_vie1:dpfifo\|altsyncram_6fp1:FIFOram\|q_b\[4\] " "Synthesized away node \"FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_b9p1:auto_generated\|a_dpfifo_vie1:dpfifo\|altsyncram_6fp1:FIFOram\|q_b\[4\]\"" {  } { { "db/altsyncram_6fp1.tdf" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/db/altsyncram_6fp1.tdf" 168 2 0 } } { "db/a_dpfifo_vie1.tdf" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/db/a_dpfifo_vie1.tdf" 46 2 0 } } { "db/scfifo_b9p1.tdf" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/db/scfifo_b9p1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "FFT/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd" 635 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 466 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/FFT.vhd" 58 0 0 } } { "FFT128.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT128.vhd" 87 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524997992590 "|FFT128|FFT:fft_inst|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_b9p1:auto_generated|a_dpfifo_vie1:dpfifo|altsyncram_6fp1:FIFOram|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_b9p1:auto_generated\|a_dpfifo_vie1:dpfifo\|altsyncram_6fp1:FIFOram\|q_b\[5\] " "Synthesized away node \"FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_b9p1:auto_generated\|a_dpfifo_vie1:dpfifo\|altsyncram_6fp1:FIFOram\|q_b\[5\]\"" {  } { { "db/altsyncram_6fp1.tdf" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/db/altsyncram_6fp1.tdf" 200 2 0 } } { "db/a_dpfifo_vie1.tdf" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/db/a_dpfifo_vie1.tdf" 46 2 0 } } { "db/scfifo_b9p1.tdf" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/db/scfifo_b9p1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "FFT/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd" 635 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 466 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/FFT.vhd" 58 0 0 } } { "FFT128.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT128.vhd" 87 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524997992590 "|FFT128|FFT:fft_inst|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_b9p1:auto_generated|a_dpfifo_vie1:dpfifo|altsyncram_6fp1:FIFOram|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_b9p1:auto_generated\|a_dpfifo_vie1:dpfifo\|altsyncram_6fp1:FIFOram\|q_b\[6\] " "Synthesized away node \"FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_b9p1:auto_generated\|a_dpfifo_vie1:dpfifo\|altsyncram_6fp1:FIFOram\|q_b\[6\]\"" {  } { { "db/altsyncram_6fp1.tdf" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/db/altsyncram_6fp1.tdf" 232 2 0 } } { "db/a_dpfifo_vie1.tdf" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/db/a_dpfifo_vie1.tdf" 46 2 0 } } { "db/scfifo_b9p1.tdf" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/db/scfifo_b9p1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "FFT/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd" 635 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 466 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/FFT.vhd" 58 0 0 } } { "FFT128.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT128.vhd" 87 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524997992590 "|FFT128|FFT:fft_inst|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_b9p1:auto_generated|a_dpfifo_vie1:dpfifo|altsyncram_6fp1:FIFOram|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_b9p1:auto_generated\|a_dpfifo_vie1:dpfifo\|altsyncram_6fp1:FIFOram\|q_b\[7\] " "Synthesized away node \"FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_b9p1:auto_generated\|a_dpfifo_vie1:dpfifo\|altsyncram_6fp1:FIFOram\|q_b\[7\]\"" {  } { { "db/altsyncram_6fp1.tdf" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/db/altsyncram_6fp1.tdf" 264 2 0 } } { "db/a_dpfifo_vie1.tdf" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/db/a_dpfifo_vie1.tdf" 46 2 0 } } { "db/scfifo_b9p1.tdf" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/db/scfifo_b9p1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "FFT/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd" 635 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 466 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/FFT.vhd" 58 0 0 } } { "FFT128.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT128.vhd" 87 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524997992590 "|FFT128|FFT:fft_inst|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_b9p1:auto_generated|a_dpfifo_vie1:dpfifo|altsyncram_6fp1:FIFOram|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_b9p1:auto_generated\|a_dpfifo_vie1:dpfifo\|altsyncram_6fp1:FIFOram\|q_b\[8\] " "Synthesized away node \"FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_b9p1:auto_generated\|a_dpfifo_vie1:dpfifo\|altsyncram_6fp1:FIFOram\|q_b\[8\]\"" {  } { { "db/altsyncram_6fp1.tdf" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/db/altsyncram_6fp1.tdf" 296 2 0 } } { "db/a_dpfifo_vie1.tdf" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/db/a_dpfifo_vie1.tdf" 46 2 0 } } { "db/scfifo_b9p1.tdf" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/db/scfifo_b9p1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "FFT/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd" 635 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 466 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/FFT.vhd" 58 0 0 } } { "FFT128.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT128.vhd" 87 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524997992590 "|FFT128|FFT:fft_inst|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_b9p1:auto_generated|a_dpfifo_vie1:dpfifo|altsyncram_6fp1:FIFOram|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_b9p1:auto_generated\|a_dpfifo_vie1:dpfifo\|altsyncram_6fp1:FIFOram\|q_b\[9\] " "Synthesized away node \"FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_b9p1:auto_generated\|a_dpfifo_vie1:dpfifo\|altsyncram_6fp1:FIFOram\|q_b\[9\]\"" {  } { { "db/altsyncram_6fp1.tdf" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/db/altsyncram_6fp1.tdf" 328 2 0 } } { "db/a_dpfifo_vie1.tdf" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/db/a_dpfifo_vie1.tdf" 46 2 0 } } { "db/scfifo_b9p1.tdf" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/db/scfifo_b9p1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "FFT/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd" 635 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 466 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/FFT.vhd" 58 0 0 } } { "FFT128.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT128.vhd" 87 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524997992590 "|FFT128|FFT:fft_inst|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_b9p1:auto_generated|a_dpfifo_vie1:dpfifo|altsyncram_6fp1:FIFOram|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_b9p1:auto_generated\|a_dpfifo_vie1:dpfifo\|altsyncram_6fp1:FIFOram\|q_b\[10\] " "Synthesized away node \"FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_b9p1:auto_generated\|a_dpfifo_vie1:dpfifo\|altsyncram_6fp1:FIFOram\|q_b\[10\]\"" {  } { { "db/altsyncram_6fp1.tdf" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/db/altsyncram_6fp1.tdf" 360 2 0 } } { "db/a_dpfifo_vie1.tdf" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/db/a_dpfifo_vie1.tdf" 46 2 0 } } { "db/scfifo_b9p1.tdf" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/db/scfifo_b9p1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "FFT/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd" 635 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 466 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/FFT.vhd" 58 0 0 } } { "FFT128.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT128.vhd" 87 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524997992590 "|FFT128|FFT:fft_inst|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_b9p1:auto_generated|a_dpfifo_vie1:dpfifo|altsyncram_6fp1:FIFOram|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_b9p1:auto_generated\|a_dpfifo_vie1:dpfifo\|altsyncram_6fp1:FIFOram\|q_b\[11\] " "Synthesized away node \"FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_b9p1:auto_generated\|a_dpfifo_vie1:dpfifo\|altsyncram_6fp1:FIFOram\|q_b\[11\]\"" {  } { { "db/altsyncram_6fp1.tdf" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/db/altsyncram_6fp1.tdf" 392 2 0 } } { "db/a_dpfifo_vie1.tdf" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/db/a_dpfifo_vie1.tdf" 46 2 0 } } { "db/scfifo_b9p1.tdf" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/db/scfifo_b9p1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "FFT/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd" 635 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 466 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/FFT.vhd" 58 0 0 } } { "FFT128.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT128.vhd" 87 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524997992590 "|FFT128|FFT:fft_inst|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_b9p1:auto_generated|a_dpfifo_vie1:dpfifo|altsyncram_6fp1:FIFOram|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_b9p1:auto_generated\|a_dpfifo_vie1:dpfifo\|altsyncram_6fp1:FIFOram\|q_b\[12\] " "Synthesized away node \"FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_b9p1:auto_generated\|a_dpfifo_vie1:dpfifo\|altsyncram_6fp1:FIFOram\|q_b\[12\]\"" {  } { { "db/altsyncram_6fp1.tdf" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/db/altsyncram_6fp1.tdf" 424 2 0 } } { "db/a_dpfifo_vie1.tdf" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/db/a_dpfifo_vie1.tdf" 46 2 0 } } { "db/scfifo_b9p1.tdf" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/db/scfifo_b9p1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "FFT/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd" 635 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 466 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/FFT.vhd" 58 0 0 } } { "FFT128.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT128.vhd" 87 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524997992590 "|FFT128|FFT:fft_inst|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_b9p1:auto_generated|a_dpfifo_vie1:dpfifo|altsyncram_6fp1:FIFOram|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_b9p1:auto_generated\|a_dpfifo_vie1:dpfifo\|altsyncram_6fp1:FIFOram\|q_b\[13\] " "Synthesized away node \"FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_b9p1:auto_generated\|a_dpfifo_vie1:dpfifo\|altsyncram_6fp1:FIFOram\|q_b\[13\]\"" {  } { { "db/altsyncram_6fp1.tdf" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/db/altsyncram_6fp1.tdf" 456 2 0 } } { "db/a_dpfifo_vie1.tdf" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/db/a_dpfifo_vie1.tdf" 46 2 0 } } { "db/scfifo_b9p1.tdf" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/db/scfifo_b9p1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "FFT/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd" 635 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 466 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/FFT.vhd" 58 0 0 } } { "FFT128.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT128.vhd" 87 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524997992590 "|FFT128|FFT:fft_inst|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_b9p1:auto_generated|a_dpfifo_vie1:dpfifo|altsyncram_6fp1:FIFOram|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_b9p1:auto_generated\|a_dpfifo_vie1:dpfifo\|altsyncram_6fp1:FIFOram\|q_b\[14\] " "Synthesized away node \"FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_b9p1:auto_generated\|a_dpfifo_vie1:dpfifo\|altsyncram_6fp1:FIFOram\|q_b\[14\]\"" {  } { { "db/altsyncram_6fp1.tdf" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/db/altsyncram_6fp1.tdf" 488 2 0 } } { "db/a_dpfifo_vie1.tdf" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/db/a_dpfifo_vie1.tdf" 46 2 0 } } { "db/scfifo_b9p1.tdf" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/db/scfifo_b9p1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "FFT/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd" 635 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 466 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/FFT.vhd" 58 0 0 } } { "FFT128.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT128.vhd" 87 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524997992590 "|FFT128|FFT:fft_inst|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_b9p1:auto_generated|a_dpfifo_vie1:dpfifo|altsyncram_6fp1:FIFOram|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_b9p1:auto_generated\|a_dpfifo_vie1:dpfifo\|altsyncram_6fp1:FIFOram\|q_b\[15\] " "Synthesized away node \"FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_b9p1:auto_generated\|a_dpfifo_vie1:dpfifo\|altsyncram_6fp1:FIFOram\|q_b\[15\]\"" {  } { { "db/altsyncram_6fp1.tdf" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/db/altsyncram_6fp1.tdf" 520 2 0 } } { "db/a_dpfifo_vie1.tdf" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/db/a_dpfifo_vie1.tdf" 46 2 0 } } { "db/scfifo_b9p1.tdf" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/db/scfifo_b9p1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "FFT/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd" 635 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 466 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/FFT.vhd" 58 0 0 } } { "FFT128.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT128.vhd" 87 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524997992590 "|FFT128|FFT:fft_inst|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_b9p1:auto_generated|a_dpfifo_vie1:dpfifo|altsyncram_6fp1:FIFOram|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_b9p1:auto_generated\|a_dpfifo_vie1:dpfifo\|altsyncram_6fp1:FIFOram\|q_b\[16\] " "Synthesized away node \"FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_b9p1:auto_generated\|a_dpfifo_vie1:dpfifo\|altsyncram_6fp1:FIFOram\|q_b\[16\]\"" {  } { { "db/altsyncram_6fp1.tdf" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/db/altsyncram_6fp1.tdf" 552 2 0 } } { "db/a_dpfifo_vie1.tdf" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/db/a_dpfifo_vie1.tdf" 46 2 0 } } { "db/scfifo_b9p1.tdf" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/db/scfifo_b9p1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "FFT/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd" 635 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 466 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/FFT.vhd" 58 0 0 } } { "FFT128.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT128.vhd" 87 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524997992590 "|FFT128|FFT:fft_inst|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_b9p1:auto_generated|a_dpfifo_vie1:dpfifo|altsyncram_6fp1:FIFOram|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_b9p1:auto_generated\|a_dpfifo_vie1:dpfifo\|altsyncram_6fp1:FIFOram\|q_b\[17\] " "Synthesized away node \"FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_b9p1:auto_generated\|a_dpfifo_vie1:dpfifo\|altsyncram_6fp1:FIFOram\|q_b\[17\]\"" {  } { { "db/altsyncram_6fp1.tdf" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/db/altsyncram_6fp1.tdf" 584 2 0 } } { "db/a_dpfifo_vie1.tdf" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/db/a_dpfifo_vie1.tdf" 46 2 0 } } { "db/scfifo_b9p1.tdf" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/db/scfifo_b9p1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "FFT/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd" 635 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 466 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/FFT.vhd" 58 0 0 } } { "FFT128.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT128.vhd" 87 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524997992590 "|FFT128|FFT:fft_inst|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_b9p1:auto_generated|a_dpfifo_vie1:dpfifo|altsyncram_6fp1:FIFOram|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_b9p1:auto_generated\|a_dpfifo_vie1:dpfifo\|altsyncram_6fp1:FIFOram\|q_b\[18\] " "Synthesized away node \"FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_b9p1:auto_generated\|a_dpfifo_vie1:dpfifo\|altsyncram_6fp1:FIFOram\|q_b\[18\]\"" {  } { { "db/altsyncram_6fp1.tdf" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/db/altsyncram_6fp1.tdf" 616 2 0 } } { "db/a_dpfifo_vie1.tdf" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/db/a_dpfifo_vie1.tdf" 46 2 0 } } { "db/scfifo_b9p1.tdf" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/db/scfifo_b9p1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "FFT/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd" 635 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 466 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/FFT.vhd" 58 0 0 } } { "FFT128.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT128.vhd" 87 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524997992590 "|FFT128|FFT:fft_inst|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_b9p1:auto_generated|a_dpfifo_vie1:dpfifo|altsyncram_6fp1:FIFOram|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_b9p1:auto_generated\|a_dpfifo_vie1:dpfifo\|altsyncram_6fp1:FIFOram\|q_b\[19\] " "Synthesized away node \"FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_b9p1:auto_generated\|a_dpfifo_vie1:dpfifo\|altsyncram_6fp1:FIFOram\|q_b\[19\]\"" {  } { { "db/altsyncram_6fp1.tdf" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/db/altsyncram_6fp1.tdf" 648 2 0 } } { "db/a_dpfifo_vie1.tdf" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/db/a_dpfifo_vie1.tdf" 46 2 0 } } { "db/scfifo_b9p1.tdf" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/db/scfifo_b9p1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "FFT/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd" 635 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 466 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/FFT.vhd" 58 0 0 } } { "FFT128.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT128.vhd" 87 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524997992590 "|FFT128|FFT:fft_inst|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_b9p1:auto_generated|a_dpfifo_vie1:dpfifo|altsyncram_6fp1:FIFOram|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_b9p1:auto_generated\|a_dpfifo_vie1:dpfifo\|altsyncram_6fp1:FIFOram\|q_b\[20\] " "Synthesized away node \"FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_b9p1:auto_generated\|a_dpfifo_vie1:dpfifo\|altsyncram_6fp1:FIFOram\|q_b\[20\]\"" {  } { { "db/altsyncram_6fp1.tdf" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/db/altsyncram_6fp1.tdf" 680 2 0 } } { "db/a_dpfifo_vie1.tdf" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/db/a_dpfifo_vie1.tdf" 46 2 0 } } { "db/scfifo_b9p1.tdf" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/db/scfifo_b9p1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "FFT/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd" 635 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 466 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/FFT.vhd" 58 0 0 } } { "FFT128.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT128.vhd" 87 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524997992590 "|FFT128|FFT:fft_inst|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_b9p1:auto_generated|a_dpfifo_vie1:dpfifo|altsyncram_6fp1:FIFOram|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_b9p1:auto_generated\|a_dpfifo_vie1:dpfifo\|altsyncram_6fp1:FIFOram\|q_b\[21\] " "Synthesized away node \"FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_b9p1:auto_generated\|a_dpfifo_vie1:dpfifo\|altsyncram_6fp1:FIFOram\|q_b\[21\]\"" {  } { { "db/altsyncram_6fp1.tdf" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/db/altsyncram_6fp1.tdf" 712 2 0 } } { "db/a_dpfifo_vie1.tdf" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/db/a_dpfifo_vie1.tdf" 46 2 0 } } { "db/scfifo_b9p1.tdf" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/db/scfifo_b9p1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "FFT/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd" 635 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 466 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/FFT.vhd" 58 0 0 } } { "FFT128.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT128.vhd" 87 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524997992590 "|FFT128|FFT:fft_inst|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_b9p1:auto_generated|a_dpfifo_vie1:dpfifo|altsyncram_6fp1:FIFOram|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_b9p1:auto_generated\|a_dpfifo_vie1:dpfifo\|altsyncram_6fp1:FIFOram\|q_b\[22\] " "Synthesized away node \"FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_b9p1:auto_generated\|a_dpfifo_vie1:dpfifo\|altsyncram_6fp1:FIFOram\|q_b\[22\]\"" {  } { { "db/altsyncram_6fp1.tdf" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/db/altsyncram_6fp1.tdf" 744 2 0 } } { "db/a_dpfifo_vie1.tdf" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/db/a_dpfifo_vie1.tdf" 46 2 0 } } { "db/scfifo_b9p1.tdf" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/db/scfifo_b9p1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "FFT/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd" 635 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 466 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/FFT.vhd" 58 0 0 } } { "FFT128.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT128.vhd" 87 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524997992590 "|FFT128|FFT:fft_inst|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_b9p1:auto_generated|a_dpfifo_vie1:dpfifo|altsyncram_6fp1:FIFOram|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_b9p1:auto_generated\|a_dpfifo_vie1:dpfifo\|altsyncram_6fp1:FIFOram\|q_b\[23\] " "Synthesized away node \"FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_b9p1:auto_generated\|a_dpfifo_vie1:dpfifo\|altsyncram_6fp1:FIFOram\|q_b\[23\]\"" {  } { { "db/altsyncram_6fp1.tdf" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/db/altsyncram_6fp1.tdf" 776 2 0 } } { "db/a_dpfifo_vie1.tdf" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/db/a_dpfifo_vie1.tdf" 46 2 0 } } { "db/scfifo_b9p1.tdf" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/db/scfifo_b9p1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "FFT/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd" 635 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 466 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/FFT.vhd" 58 0 0 } } { "FFT128.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT128.vhd" 87 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524997992590 "|FFT128|FFT:fft_inst|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_b9p1:auto_generated|a_dpfifo_vie1:dpfifo|altsyncram_6fp1:FIFOram|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_b9p1:auto_generated\|a_dpfifo_vie1:dpfifo\|altsyncram_6fp1:FIFOram\|q_b\[24\] " "Synthesized away node \"FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_b9p1:auto_generated\|a_dpfifo_vie1:dpfifo\|altsyncram_6fp1:FIFOram\|q_b\[24\]\"" {  } { { "db/altsyncram_6fp1.tdf" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/db/altsyncram_6fp1.tdf" 808 2 0 } } { "db/a_dpfifo_vie1.tdf" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/db/a_dpfifo_vie1.tdf" 46 2 0 } } { "db/scfifo_b9p1.tdf" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/db/scfifo_b9p1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "FFT/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd" 635 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 466 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/FFT.vhd" 58 0 0 } } { "FFT128.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT128.vhd" 87 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524997992590 "|FFT128|FFT:fft_inst|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_b9p1:auto_generated|a_dpfifo_vie1:dpfifo|altsyncram_6fp1:FIFOram|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_b9p1:auto_generated\|a_dpfifo_vie1:dpfifo\|altsyncram_6fp1:FIFOram\|q_b\[25\] " "Synthesized away node \"FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_b9p1:auto_generated\|a_dpfifo_vie1:dpfifo\|altsyncram_6fp1:FIFOram\|q_b\[25\]\"" {  } { { "db/altsyncram_6fp1.tdf" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/db/altsyncram_6fp1.tdf" 840 2 0 } } { "db/a_dpfifo_vie1.tdf" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/db/a_dpfifo_vie1.tdf" 46 2 0 } } { "db/scfifo_b9p1.tdf" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/db/scfifo_b9p1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "FFT/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd" 635 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 466 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/FFT.vhd" 58 0 0 } } { "FFT128.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT128.vhd" 87 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524997992590 "|FFT128|FFT:fft_inst|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_b9p1:auto_generated|a_dpfifo_vie1:dpfifo|altsyncram_6fp1:FIFOram|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_b9p1:auto_generated\|a_dpfifo_vie1:dpfifo\|altsyncram_6fp1:FIFOram\|q_b\[26\] " "Synthesized away node \"FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_b9p1:auto_generated\|a_dpfifo_vie1:dpfifo\|altsyncram_6fp1:FIFOram\|q_b\[26\]\"" {  } { { "db/altsyncram_6fp1.tdf" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/db/altsyncram_6fp1.tdf" 872 2 0 } } { "db/a_dpfifo_vie1.tdf" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/db/a_dpfifo_vie1.tdf" 46 2 0 } } { "db/scfifo_b9p1.tdf" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/db/scfifo_b9p1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "FFT/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd" 635 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 466 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/FFT.vhd" 58 0 0 } } { "FFT128.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT128.vhd" 87 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524997992590 "|FFT128|FFT:fft_inst|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_b9p1:auto_generated|a_dpfifo_vie1:dpfifo|altsyncram_6fp1:FIFOram|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_b9p1:auto_generated\|a_dpfifo_vie1:dpfifo\|altsyncram_6fp1:FIFOram\|q_b\[27\] " "Synthesized away node \"FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_b9p1:auto_generated\|a_dpfifo_vie1:dpfifo\|altsyncram_6fp1:FIFOram\|q_b\[27\]\"" {  } { { "db/altsyncram_6fp1.tdf" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/db/altsyncram_6fp1.tdf" 904 2 0 } } { "db/a_dpfifo_vie1.tdf" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/db/a_dpfifo_vie1.tdf" 46 2 0 } } { "db/scfifo_b9p1.tdf" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/db/scfifo_b9p1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "FFT/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd" 635 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 466 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/FFT.vhd" 58 0 0 } } { "FFT128.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT128.vhd" 87 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524997992590 "|FFT128|FFT:fft_inst|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_b9p1:auto_generated|a_dpfifo_vie1:dpfifo|altsyncram_6fp1:FIFOram|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_b9p1:auto_generated\|a_dpfifo_vie1:dpfifo\|altsyncram_6fp1:FIFOram\|q_b\[28\] " "Synthesized away node \"FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_b9p1:auto_generated\|a_dpfifo_vie1:dpfifo\|altsyncram_6fp1:FIFOram\|q_b\[28\]\"" {  } { { "db/altsyncram_6fp1.tdf" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/db/altsyncram_6fp1.tdf" 936 2 0 } } { "db/a_dpfifo_vie1.tdf" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/db/a_dpfifo_vie1.tdf" 46 2 0 } } { "db/scfifo_b9p1.tdf" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/db/scfifo_b9p1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "FFT/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd" 635 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 466 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/FFT.vhd" 58 0 0 } } { "FFT128.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT128.vhd" 87 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524997992590 "|FFT128|FFT:fft_inst|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_b9p1:auto_generated|a_dpfifo_vie1:dpfifo|altsyncram_6fp1:FIFOram|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_b9p1:auto_generated\|a_dpfifo_vie1:dpfifo\|altsyncram_6fp1:FIFOram\|q_b\[29\] " "Synthesized away node \"FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_b9p1:auto_generated\|a_dpfifo_vie1:dpfifo\|altsyncram_6fp1:FIFOram\|q_b\[29\]\"" {  } { { "db/altsyncram_6fp1.tdf" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/db/altsyncram_6fp1.tdf" 968 2 0 } } { "db/a_dpfifo_vie1.tdf" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/db/a_dpfifo_vie1.tdf" 46 2 0 } } { "db/scfifo_b9p1.tdf" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/db/scfifo_b9p1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "FFT/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd" 635 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 466 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/FFT.vhd" 58 0 0 } } { "FFT128.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT128.vhd" 87 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524997992590 "|FFT128|FFT:fft_inst|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_b9p1:auto_generated|a_dpfifo_vie1:dpfifo|altsyncram_6fp1:FIFOram|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_b9p1:auto_generated\|a_dpfifo_vie1:dpfifo\|altsyncram_6fp1:FIFOram\|q_b\[30\] " "Synthesized away node \"FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_b9p1:auto_generated\|a_dpfifo_vie1:dpfifo\|altsyncram_6fp1:FIFOram\|q_b\[30\]\"" {  } { { "db/altsyncram_6fp1.tdf" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/db/altsyncram_6fp1.tdf" 1000 2 0 } } { "db/a_dpfifo_vie1.tdf" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/db/a_dpfifo_vie1.tdf" 46 2 0 } } { "db/scfifo_b9p1.tdf" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/db/scfifo_b9p1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "FFT/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd" 635 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 466 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/FFT.vhd" 58 0 0 } } { "FFT128.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT128.vhd" 87 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524997992590 "|FFT128|FFT:fft_inst|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_b9p1:auto_generated|a_dpfifo_vie1:dpfifo|altsyncram_6fp1:FIFOram|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_b9p1:auto_generated\|a_dpfifo_vie1:dpfifo\|altsyncram_6fp1:FIFOram\|q_b\[31\] " "Synthesized away node \"FFT:fft_inst\|FFT_fft_ii_0:fft_ii_0\|asj_fft_sglstream:asj_fft_sglstream_inst\|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_b9p1:auto_generated\|a_dpfifo_vie1:dpfifo\|altsyncram_6fp1:FIFOram\|q_b\[31\]\"" {  } { { "db/altsyncram_6fp1.tdf" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/db/altsyncram_6fp1.tdf" 1032 2 0 } } { "db/a_dpfifo_vie1.tdf" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/db/a_dpfifo_vie1.tdf" 46 2 0 } } { "db/scfifo_b9p1.tdf" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/db/scfifo_b9p1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "FFT/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd" 635 0 0 } } { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 466 0 0 } } { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 79 0 0 } } { "FFT/synthesis/FFT.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT/synthesis/FFT.vhd" 58 0 0 } } { "FFT128.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT128.vhd" 87 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524997992590 "|FFT128|FFT:fft_inst|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_b9p1:auto_generated|a_dpfifo_vie1:dpfifo|altsyncram_6fp1:FIFOram|ram_block1a31"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1524997992590 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1524997992590 ""}
{ "Warning" "WSGN_USE_OPENCORE_PLUS" "" "OpenCore Plus Hardware Evaluation feature is turned on for the following cores" { { "Warning" "WSGN_FOUND_OCP_CORE" "FFT/IFFT " "\"FFT/IFFT\" will use the OpenCore Plus Hardware Evaluation feature" {  } {  } 0 12190 "\"%1!s!\" will use the OpenCore Plus Hardware Evaluation feature" 0 0 "Design Software" 0 -1 1524997998878 ""}  } {  } 0 12188 "OpenCore Plus Hardware Evaluation feature is turned on for the following cores" 0 0 "Analysis & Synthesis" 0 -1 1524997998878 ""}
{ "Warning" "WSCI_OPENCORE_USER_MSG_ROOT" "" "Messages from megafunction that supports OpenCore Plus feature" { { "Warning" "WSCI_OPENCORE_USER_MSG_CORE_ROOT" "altera_fft_ii " "Messages from megafunction that supports OpenCore Plus feature altera_fft_ii" { { "Warning" "WSCI_OPENCORE_USER_MSG_SUB" "The output signals source_real, source_imag and source_exp are forced low when the evaluation time expires " "The output signals source_real, source_imag and source_exp are forced low when the evaluation time expires" {  } {  } 0 265074 "%1!s!" 0 0 "Design Software" 0 -1 1524997998941 ""}  } {  } 0 265073 "Messages from megafunction that supports OpenCore Plus feature %1!s!" 0 0 "Design Software" 0 -1 1524997998941 ""}  } {  } 0 265072 "Messages from megafunction that supports OpenCore Plus feature" 0 0 "Analysis & Synthesis" 0 -1 1524997998941 ""}
{ "Warning" "WSCI_OPENCORE_HARD_TIMEOUT_INFO" "1 hour " "Megafunction that supports OpenCore Plus feature will stop functioning in 1 hour after device is programmed" {  } {  } 0 265069 "Megafunction that supports OpenCore Plus feature will stop functioning in %1!s! after device is programmed" 0 0 "Analysis & Synthesis" 0 -1 1524997998942 ""}
{ "Info" "ISCI_OPENCORE_SOFT_TIMEOUT_INF_INFO" "" "Evaluation period of megafunction that supports OpenCore Plus feature can be extended indefinitely by using tethered operation" {  } {  } 0 265071 "Evaluation period of megafunction that supports OpenCore Plus feature can be extended indefinitely by using tethered operation" 0 0 "Analysis & Synthesis" 0 -1 1524997998942 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "3693 " "3693 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1524997999370 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "pzdyqx:nabboc " "Timing-Driven Synthesis is running on partition \"pzdyqx:nabboc\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524998000184 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "9 0 0 0 0 " "Adding 9 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1524998013954 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524998013954 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Clk " "No output dependent on input pin \"Clk\"" {  } { { "FFT128.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT128.vhd" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1524998014536 "|FFT128|Clk"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Rst " "No output dependent on input pin \"Rst\"" {  } { { "FFT128.vhd" "" { Text "E:/Kolya/logic2/Spring2018_CMPN111/IP_Catalog/FFT_test/FFT128.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1524998014536 "|FFT128|Rst"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1524998014536 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "225 " "Implemented 225 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1524998014543 ""} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Implemented 1 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1524998014543 ""} { "Info" "ICUT_CUT_TM_LCELLS" "218 " "Implemented 218 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1524998014543 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1524998014543 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 697 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 697 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "891 " "Peak virtual memory: 891 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1524998015392 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Apr 29 12:33:35 2018 " "Processing ended: Sun Apr 29 12:33:35 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1524998015392 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:02:27 " "Elapsed time: 00:02:27" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1524998015392 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:03:28 " "Total CPU time (on all processors): 00:03:28" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1524998015392 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1524998015392 ""}
