{"design__lint_error__count": 0, "design__lint_timing_construct__count": 0, "design__lint_warning__count": 456, "design__inferred_latch__count": 0, "design__instance__count": 13275, "design__instance__area": 140556, "design__instance_unmapped__count": 0, "synthesis__check_error__count": 0, "design__max_slew_violation__count__corner:nom_tt_025C_1v80": 6, "design__max_fanout_violation__count__corner:nom_tt_025C_1v80": 170, "design__max_cap_violation__count__corner:nom_tt_025C_1v80": 3, "power__internal__total": 0.015038962475955486, "power__switching__total": 0.006412590853869915, "power__leakage__total": 1.6056780793860526e-07, "power__total": 0.021451713517308235, "clock__skew__worst_hold__corner:nom_tt_025C_1v80": -0.31804867972829287, "clock__skew__worst_setup__corner:nom_tt_025C_1v80": 0.30794043187010745, "timing__hold__ws__corner:nom_tt_025C_1v80": 0.33734715975521357, "timing__setup__ws__corner:nom_tt_025C_1v80": 1.866057139405935, "timing__hold__tns__corner:nom_tt_025C_1v80": 0, "timing__setup__tns__corner:nom_tt_025C_1v80": 0, "timing__hold__wns__corner:nom_tt_025C_1v80": 0, "timing__setup__wns__corner:nom_tt_025C_1v80": 0, "timing__hold_vio__count__corner:nom_tt_025C_1v80": 0, "timing__hold_r2r__ws__corner:nom_tt_025C_1v80": Infinity, "timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80": 0, "timing__setup_vio__count__corner:nom_tt_025C_1v80": 0, "timing__setup_r2r__ws__corner:nom_tt_025C_1v80": Infinity, "timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80": 0, "design__max_slew_violation__count__corner:nom_ss_100C_1v60": 188, "design__max_fanout_violation__count__corner:nom_ss_100C_1v60": 170, "design__max_cap_violation__count__corner:nom_ss_100C_1v60": 3, "clock__skew__worst_hold__corner:nom_ss_100C_1v60": -0.35549783567566345, "clock__skew__worst_setup__corner:nom_ss_100C_1v60": 0.3372917318691416, "timing__hold__ws__corner:nom_ss_100C_1v60": -0.42083249187677546, "timing__setup__ws__corner:nom_ss_100C_1v60": -3.056423645130967, "timing__hold__tns__corner:nom_ss_100C_1v60": -1.2622876434727377, "timing__setup__tns__corner:nom_ss_100C_1v60": -76.68329477343623, "timing__hold__wns__corner:nom_ss_100C_1v60": -0.42083249187677546, "timing__setup__wns__corner:nom_ss_100C_1v60": -3.056423645130967, "timing__hold_vio__count__corner:nom_ss_100C_1v60": 3, "timing__hold_r2r__ws__corner:nom_ss_100C_1v60": Infinity, "timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60": 0, "timing__setup_vio__count__corner:nom_ss_100C_1v60": 47, "timing__setup_r2r__ws__corner:nom_ss_100C_1v60": Infinity, "timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60": 0, "design__max_slew_violation__count__corner:nom_ff_n40C_1v95": 0, "design__max_fanout_violation__count__corner:nom_ff_n40C_1v95": 170, "design__max_cap_violation__count__corner:nom_ff_n40C_1v95": 3, "clock__skew__worst_hold__corner:nom_ff_n40C_1v95": -0.2980945852312134, "clock__skew__worst_setup__corner:nom_ff_n40C_1v95": 0.29211531242953553, "timing__hold__ws__corner:nom_ff_n40C_1v95": 0.1199650412964119, "timing__setup__ws__corner:nom_ff_n40C_1v95": 3.8634403436628855, "timing__hold__tns__corner:nom_ff_n40C_1v95": 0, "timing__setup__tns__corner:nom_ff_n40C_1v95": 0, "timing__hold__wns__corner:nom_ff_n40C_1v95": 0, "timing__setup__wns__corner:nom_ff_n40C_1v95": 0, "timing__hold_vio__count__corner:nom_ff_n40C_1v95": 0, "timing__hold_r2r__ws__corner:nom_ff_n40C_1v95": Infinity, "timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95": 0, "timing__setup_vio__count__corner:nom_ff_n40C_1v95": 0, "timing__setup_r2r__ws__corner:nom_ff_n40C_1v95": Infinity, "timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95": 0, "design__max_slew_violation__count": 233, "design__max_fanout_violation__count": 170, "design__max_cap_violation__count": 9, "clock__skew__worst_hold": -0.2928063152596051, "clock__skew__worst_setup": 0.2871555019490521, "timing__hold__ws": -0.4960842987925547, "timing__setup__ws": -3.5394612687029565, "timing__hold__tns": -1.487749743288674, "timing__setup__tns": -92.65377349828731, "timing__hold__wns": -0.4960842987925547, "timing__setup__wns": -3.5394612687029565, "timing__hold_vio__count": 9, "timing__hold_r2r__ws": Infinity, "timing__hold_r2r_vio__count": 0, "timing__setup_vio__count": 146, "timing__setup_r2r__ws": Infinity, "timing__setup_r2r_vio__count": 0, "design__die__bbox": "0.0 0.0 446.395 457.115", "design__core__bbox": "5.52 10.88 440.68 446.08", "design__io": 78, "design__die__area": 204054, "design__core__area": 189382, "design__instance__count__stdcell": 13275, "design__instance__area__stdcell": 140556, "design__instance__count__macros": 0, "design__instance__area__macros": 0, "design__instance__utilization": 0.742184, "design__instance__utilization__stdcell": 0.742184, "design__instance__count__class:inverter": 19, "design__instance__count__class:sequential_cell": 2510, "design__instance__count__class:multi_input_combinational_cell": 4170, "flow__warnings__count": 1, "flow__errors__count": 0, "design__instance__count__class:fill_cell": 7470, "design__instance__count__class:tap_cell": 2673, "design__power_grid_violation__count__net:VPWR": 0, "design__power_grid_violation__count__net:VGND": 0, "design__power_grid_violation__count": 0, "floorplan__design__io": 76, "design__io__hpwl": 9341041, "timing__drv__floating__nets": 0, "timing__drv__floating__pins": 0, "design__instance__displacement__total": 0, "design__instance__displacement__mean": 0, "design__instance__displacement__max": 0, "route__wirelength__estimated": 367512, "design__violations": 0, "design__instance__count__class:timing_repair_buffer": 3366, "design__instance__count__class:clock_buffer": 189, "design__instance__count__class:clock_inverter": 130, "design__instance__count__setup_buffer": 0, "design__instance__count__hold_buffer": 2376, "antenna__violating__nets": 1, "antenna__violating__pins": 1, "route__antenna_violation__count": 1, "antenna_diodes_count": 60, "design__instance__count__class:antenna_cell": 218, "route__net": 10276, "route__net__special": 2, "route__drc_errors__iter:1": 1765, "route__wirelength__iter:1": 445545, "route__drc_errors__iter:2": 557, "route__wirelength__iter:2": 445289, "route__drc_errors__iter:3": 431, "route__wirelength__iter:3": 445174, "route__drc_errors__iter:4": 72, "route__wirelength__iter:4": 445177, "route__drc_errors__iter:5": 28, "route__wirelength__iter:5": 445150, "route__drc_errors__iter:6": 4, "route__wirelength__iter:6": 445135, "route__drc_errors": 0, "route__wirelength": 445118, "route__vias": 84153, "route__vias__singlecut": 84153, "route__vias__multicut": 0, "route__drc_errors__iter:7": 0, "route__wirelength__iter:7": 445118, "design__disconnected_pin__count": 12, "design__critical_disconnected_pin__count": 0, "route__wirelength__max": 1162.95, "timing__unannotated_net__count__corner:nom_tt_025C_1v80": 160, "timing__unannotated_net_filtered__count__corner:nom_tt_025C_1v80": 0, "timing__unannotated_net__count__corner:nom_ss_100C_1v60": 160, "timing__unannotated_net_filtered__count__corner:nom_ss_100C_1v60": 0, "timing__unannotated_net__count__corner:nom_ff_n40C_1v95": 160, "timing__unannotated_net_filtered__count__corner:nom_ff_n40C_1v95": 0, "design__max_slew_violation__count__corner:min_tt_025C_1v80": 0, "design__max_fanout_violation__count__corner:min_tt_025C_1v80": 170, "design__max_cap_violation__count__corner:min_tt_025C_1v80": 1, "clock__skew__worst_hold__corner:min_tt_025C_1v80": -0.31069200869215835, "clock__skew__worst_setup__corner:min_tt_025C_1v80": 0.30042710836076786, "timing__hold__ws__corner:min_tt_025C_1v80": 0.33226522473856746, "timing__setup__ws__corner:min_tt_025C_1v80": 2.175857777761988, "timing__hold__tns__corner:min_tt_025C_1v80": 0, "timing__setup__tns__corner:min_tt_025C_1v80": 0, "timing__hold__wns__corner:min_tt_025C_1v80": 0, "timing__setup__wns__corner:min_tt_025C_1v80": 0, "timing__hold_vio__count__corner:min_tt_025C_1v80": 0, "timing__hold_r2r__ws__corner:min_tt_025C_1v80": Infinity, "timing__hold_r2r_vio__count__corner:min_tt_025C_1v80": 0, "timing__setup_vio__count__corner:min_tt_025C_1v80": 0, "timing__setup_r2r__ws__corner:min_tt_025C_1v80": Infinity, "timing__setup_r2r_vio__count__corner:min_tt_025C_1v80": 0, "timing__unannotated_net__count__corner:min_tt_025C_1v80": 160, "timing__unannotated_net_filtered__count__corner:min_tt_025C_1v80": 0, "design__max_slew_violation__count__corner:min_ss_100C_1v60": 144, "design__max_fanout_violation__count__corner:min_ss_100C_1v60": 170, "design__max_cap_violation__count__corner:min_ss_100C_1v60": 1, "clock__skew__worst_hold__corner:min_ss_100C_1v60": -0.34376788499954314, "clock__skew__worst_setup__corner:min_ss_100C_1v60": 0.32687117826529644, "timing__hold__ws__corner:min_ss_100C_1v60": -0.3283544640237215, "timing__setup__ws__corner:min_ss_100C_1v60": -2.4701628108804967, "timing__hold__tns__corner:min_ss_100C_1v60": -0.9849337180182207, "timing__setup__tns__corner:min_ss_100C_1v60": -59.433249337557655, "timing__hold__wns__corner:min_ss_100C_1v60": -0.3283544640237215, "timing__setup__wns__corner:min_ss_100C_1v60": -2.4701628108804967, "timing__hold_vio__count__corner:min_ss_100C_1v60": 3, "timing__hold_r2r__ws__corner:min_ss_100C_1v60": Infinity, "timing__hold_r2r_vio__count__corner:min_ss_100C_1v60": 0, "timing__setup_vio__count__corner:min_ss_100C_1v60": 47, "timing__setup_r2r__ws__corner:min_ss_100C_1v60": Infinity, "timing__setup_r2r_vio__count__corner:min_ss_100C_1v60": 0, "timing__unannotated_net__count__corner:min_ss_100C_1v60": 160, "timing__unannotated_net_filtered__count__corner:min_ss_100C_1v60": 0, "design__max_slew_violation__count__corner:min_ff_n40C_1v95": 0, "design__max_fanout_violation__count__corner:min_ff_n40C_1v95": 170, "design__max_cap_violation__count__corner:min_ff_n40C_1v95": 1, "clock__skew__worst_hold__corner:min_ff_n40C_1v95": -0.2928063152596051, "clock__skew__worst_setup__corner:min_ff_n40C_1v95": 0.2871555019490521, "timing__hold__ws__corner:min_ff_n40C_1v95": 0.11654733064074636, "timing__setup__ws__corner:min_ff_n40C_1v95": 4.078032693626509, "timing__hold__tns__corner:min_ff_n40C_1v95": 0, "timing__setup__tns__corner:min_ff_n40C_1v95": 0, "timing__hold__wns__corner:min_ff_n40C_1v95": 0, "timing__setup__wns__corner:min_ff_n40C_1v95": 0, "timing__hold_vio__count__corner:min_ff_n40C_1v95": 0, "timing__hold_r2r__ws__corner:min_ff_n40C_1v95": Infinity, "timing__hold_r2r_vio__count__corner:min_ff_n40C_1v95": 0, "timing__setup_vio__count__corner:min_ff_n40C_1v95": 0, "timing__setup_r2r__ws__corner:min_ff_n40C_1v95": Infinity, "timing__setup_r2r_vio__count__corner:min_ff_n40C_1v95": 0, "timing__unannotated_net__count__corner:min_ff_n40C_1v95": 160, "timing__unannotated_net_filtered__count__corner:min_ff_n40C_1v95": 0, "design__max_slew_violation__count__corner:max_tt_025C_1v80": 9, "design__max_fanout_violation__count__corner:max_tt_025C_1v80": 170, "design__max_cap_violation__count__corner:max_tt_025C_1v80": 9, "clock__skew__worst_hold__corner:max_tt_025C_1v80": -0.3253357397788147, "clock__skew__worst_setup__corner:max_tt_025C_1v80": 0.31809131229364423, "timing__hold__ws__corner:max_tt_025C_1v80": 0.34241732640746586, "timing__setup__ws__corner:max_tt_025C_1v80": 1.5970669683216725, "timing__hold__tns__corner:max_tt_025C_1v80": 0, "timing__setup__tns__corner:max_tt_025C_1v80": 0, "timing__hold__wns__corner:max_tt_025C_1v80": 0, "timing__setup__wns__corner:max_tt_025C_1v80": 0, "timing__hold_vio__count__corner:max_tt_025C_1v80": 0, "timing__hold_r2r__ws__corner:max_tt_025C_1v80": Infinity, "timing__hold_r2r_vio__count__corner:max_tt_025C_1v80": 0, "timing__setup_vio__count__corner:max_tt_025C_1v80": 0, "timing__setup_r2r__ws__corner:max_tt_025C_1v80": Infinity, "timing__setup_r2r_vio__count__corner:max_tt_025C_1v80": 0, "timing__unannotated_net__count__corner:max_tt_025C_1v80": 160, "timing__unannotated_net_filtered__count__corner:max_tt_025C_1v80": 0, "design__max_slew_violation__count__corner:max_ss_100C_1v60": 233, "design__max_fanout_violation__count__corner:max_ss_100C_1v60": 170, "design__max_cap_violation__count__corner:max_ss_100C_1v60": 9, "clock__skew__worst_hold__corner:max_ss_100C_1v60": -0.3665403362354934, "clock__skew__worst_setup__corner:max_ss_100C_1v60": 0.3518491986243448, "timing__hold__ws__corner:max_ss_100C_1v60": -0.4960842987925547, "timing__setup__ws__corner:max_ss_100C_1v60": -3.5394612687029565, "timing__hold__tns__corner:max_ss_100C_1v60": -1.487749743288674, "timing__setup__tns__corner:max_ss_100C_1v60": -92.65377349828731, "timing__hold__wns__corner:max_ss_100C_1v60": -0.4960842987925547, "timing__setup__wns__corner:max_ss_100C_1v60": -3.5394612687029565, "timing__hold_vio__count__corner:max_ss_100C_1v60": 3, "timing__hold_r2r__ws__corner:max_ss_100C_1v60": Infinity, "timing__hold_r2r_vio__count__corner:max_ss_100C_1v60": 0, "timing__setup_vio__count__corner:max_ss_100C_1v60": 52, "timing__setup_r2r__ws__corner:max_ss_100C_1v60": Infinity, "timing__setup_r2r_vio__count__corner:max_ss_100C_1v60": 0, "timing__unannotated_net__count__corner:max_ss_100C_1v60": 160, "timing__unannotated_net_filtered__count__corner:max_ss_100C_1v60": 0, "design__max_slew_violation__count__corner:max_ff_n40C_1v95": 0, "design__max_fanout_violation__count__corner:max_ff_n40C_1v95": 170, "design__max_cap_violation__count__corner:max_ff_n40C_1v95": 9, "clock__skew__worst_hold__corner:max_ff_n40C_1v95": -0.30363287743503836, "clock__skew__worst_setup__corner:max_ff_n40C_1v95": 0.30046824212499357, "timing__hold__ws__corner:max_ff_n40C_1v95": 0.12375745223348568, "timing__setup__ws__corner:max_ff_n40C_1v95": 3.6815143087212796, "timing__hold__tns__corner:max_ff_n40C_1v95": 0, "timing__setup__tns__corner:max_ff_n40C_1v95": 0, "timing__hold__wns__corner:max_ff_n40C_1v95": 0, "timing__setup__wns__corner:max_ff_n40C_1v95": 0, "timing__hold_vio__count__corner:max_ff_n40C_1v95": 0, "timing__hold_r2r__ws__corner:max_ff_n40C_1v95": Infinity, "timing__hold_r2r_vio__count__corner:max_ff_n40C_1v95": 0, "timing__setup_vio__count__corner:max_ff_n40C_1v95": 0, "timing__setup_r2r__ws__corner:max_ff_n40C_1v95": Infinity, "timing__setup_r2r_vio__count__corner:max_ff_n40C_1v95": 0, "timing__unannotated_net__count__corner:max_ff_n40C_1v95": 160, "timing__unannotated_net_filtered__count__corner:max_ff_n40C_1v95": 0, "timing__unannotated_net__count": 160, "timing__unannotated_net_filtered__count": 0, "design_powergrid__voltage__worst__net:VPWR__corner:nom_tt_025C_1v80": 1.79897, "design_powergrid__drop__average__net:VPWR__corner:nom_tt_025C_1v80": 1.79975, "design_powergrid__drop__worst__net:VPWR__corner:nom_tt_025C_1v80": 0.0010294, "design_powergrid__voltage__worst__net:VGND__corner:nom_tt_025C_1v80": 0.00101418, "design_powergrid__drop__average__net:VGND__corner:nom_tt_025C_1v80": 0.000246058, "design_powergrid__drop__worst__net:VGND__corner:nom_tt_025C_1v80": 0.00101418, "design_powergrid__voltage__worst": 0.00101418, "design_powergrid__voltage__worst__net:VPWR": 1.79897, "design_powergrid__drop__worst": 0.0010294, "design_powergrid__drop__worst__net:VPWR": 0.0010294, "design_powergrid__voltage__worst__net:VGND": 0.00101418, "design_powergrid__drop__worst__net:VGND": 0.00101418, "ir__voltage__worst": 1.8, "ir__drop__avg": 0.000251, "ir__drop__worst": 0.00103, "design__xor_difference__count": 0, "magic__drc_error__count": 0, "klayout__drc_error__count": 0, "magic__illegal_overlap__count": 0, "design__lvs_device_difference__count": 0, "design__lvs_net_difference__count": 0, "design__lvs_property_fail__count": 0, "design__lvs_error__count": 0, "design__lvs_unmatched_device__count": 0, "design__lvs_unmatched_net__count": 0, "design__lvs_unmatched_pin__count": 0}