/*
 * Copyright (C) 2018  Nexell Co., Ltd.
 * Author: deoks <truevirtue@nexell.co.kr>
 *
 * Nexell informs that this code and information is provided "as Is" base
 * and without warranty of any kind, either expressed or implied, including,
 * but not limited to the implied warranties of merchantabulity and/or
 * fitness for a aparticular purpose.
 *
 * This program is copyrighted by Nexell and does not allow modification or
 * distribution. In addition to the author (person in charge), the modifier
 * is responsible for the modification.
 */
#ifndef __SIP_S31NX_IO_MUX_H__
#define __SIP_S31NX_IO_MUX_H__

#define PAD_INDEX_GPIOA_GPIO_0				((1 << 16) | (0 << 8) | ( 0 << 3) | 0)
#define PAD_INDEX_GPIOA_GPIO_1				((1 << 16) | (0 << 8) | ( 1 << 3) | 0)
#define PAD_INDEX_GPIOA_GPIO_2				((1 << 16) | (0 << 8) | ( 2 << 3) | 0)
#define PAD_INDEX_GPIOA_GPIO_3				((1 << 16) | (0 << 8) | ( 3 << 3) | 0)
#define PAD_INDEX_GPIOA_GPIO_4				((1 << 16) | (0 << 8) | ( 4 << 3) | 0)
#define PAD_INDEX_GPIOA_GPIO_5				((1 << 16) | (0 << 8) | ( 5 << 3) | 0)
#define PAD_INDEX_GPIOA_GPIO_6				((1 << 16) | (0 << 8) | ( 6 << 3) | 0)
#define PAD_INDEX_GPIOA_GPIO_7				((1 << 16) | (0 << 8) | ( 7 << 3) | 0)
#define PAD_INDEX_GPIOA_GPIO_8				((1 << 16) | (0 << 8) | ( 8 << 3) | 0)
#define PAD_INDEX_GPIOA_GPIO_9				((1 << 16) | (0 << 8) | ( 9 << 3) | 0)
#define PAD_INDEX_GPIOA_GPIO_10				((1 << 16) | (0 << 8) | (10 << 3) | 0)
#define PAD_INDEX_GPIOA_GPIO_11				((1 << 16) | (0 << 8) | (11 << 3) | 0)
#define PAD_INDEX_GPIOA_GPIO_12				((1 << 16) | (0 << 8) | (12 << 3) | 0)
#define PAD_INDEX_GPIOA_GPIO_13				((1 << 16) | (0 << 8) | (13 << 3) | 0)
#define PAD_INDEX_GPIOA_GPIO_14				((1 << 16) | (0 << 8) | (14 << 3) | 0)
#define PAD_INDEX_GPIOA_GPIO_15				((1 << 16) | (0 << 8) | (15 << 3) | 0)
#define PAD_INDEX_GPIOA_GPIO_16				((1 << 16) | (0 << 8) | (16 << 3) | 0)
#define PAD_INDEX_GPIOA_GPIO_17				((1 << 16) | (0 << 8) | (17 << 3) | 0)
#define PAD_INDEX_GPIOA_GPIO_18				((1 << 16) | (0 << 8) | (18 << 3) | 0)
#define PAD_INDEX_GPIOA_GPIO_19				((1 << 16) | (0 << 8) | (19 << 3) | 0)
#define PAD_INDEX_GPIOA_GPIO_20				((1 << 16) | (0 << 8) | (20 << 3) | 0)
#define PAD_INDEX_GPIOA_GPIO_21				((1 << 16) | (0 << 8) | (21 << 3) | 0)
#define PAD_INDEX_GPIOA_GPIO_22				((1 << 16) | (0 << 8) | (22 << 3) | 0)
#define PAD_INDEX_GPIOA_GPIO_23				((1 << 16) | (0 << 8) | (23 << 3) | 0)
#define PAD_INDEX_GPIOA_GPIO_24				((1 << 16) | (0 << 8) | (24 << 3) | 0)
#define PAD_INDEX_GPIOA_GPIO_25				((1 << 16) | (0 << 8) | (25 << 3) | 0)
#define PAD_INDEX_GPIOA_GPIO_26				((1 << 16) | (0 << 8) | (26 << 3) | 0)
#define PAD_INDEX_GPIOA_GPIO_27				((1 << 16) | (0 << 8) | (27 << 3) | 0)
#define PAD_INDEX_GPIOA_GPIO_28				((1 << 16) | (0 << 8) | (28 << 3) | 0)
#define PAD_INDEX_GPIOA_GPIO_29				((1 << 16) | (0 << 8) | (29 << 3) | 0)
#define PAD_INDEX_GPIOA_GPIO_30				((1 << 16) | (0 << 8) | (30 << 3) | 0)
#define PAD_INDEX_GPIOA_GPIO_31				((1 << 16) | (0 << 8) | (31 << 3) | 0)
#define PAD_INDEX_I2C2_SDA				((1 << 16) | (0 << 8) | ( 0 << 3) | 1)
#define PAD_INDEX_DPC_DATA24_0				((1 << 16) | (0 << 8) | ( 0 << 3) | 2)
#define PAD_INDEX_DPC_DATA24_1				((1 << 16) | (0 << 8) | ( 1 << 3) | 2)
#define PAD_INDEX_DPC_DATA24_2				((1 << 16) | (0 << 8) | ( 2 << 3) | 2)
#define PAD_INDEX_DPC_DATA24_3				((1 << 16) | (0 << 8) | ( 3 << 3) | 2)
#define PAD_INDEX_DPC_DATA24_4				((1 << 16) | (0 << 8) | ( 4 << 3) | 2)
#define PAD_INDEX_DPC_DATA24_5				((1 << 16) | (0 << 8) | ( 5 << 3) | 2)
#define PAD_INDEX_DPC_DATA24_6				((1 << 16) | (0 << 8) | ( 6 << 3) | 2)
#define PAD_INDEX_DPC_DATA24_7				((1 << 16) | (0 << 8) | ( 7 << 3) | 2)
#define PAD_INDEX_DPC_DATA24_8				((1 << 16) | (0 << 8) | ( 8 << 3) | 2)
#define PAD_INDEX_DPC_DATA24_9				((1 << 16) | (0 << 8) | ( 9 << 3) | 2)
#define PAD_INDEX_DPC_DATA24_10				((1 << 16) | (0 << 8) | (10 << 3) | 2)
#define PAD_INDEX_DPC_DATA24_11				((1 << 16) | (0 << 8) | (11 << 3) | 2)
#define PAD_INDEX_DPC_DATA24_12				((1 << 16) | (0 << 8) | (12 << 3) | 2)
#define PAD_INDEX_DPC_DATA24_13				((1 << 16) | (3 << 8) | ( 0 << 3) | 2)
#define PAD_INDEX_DPC_DATA24_14				((1 << 16) | (3 << 8) | ( 1 << 3) | 2)
#define PAD_INDEX_DPC_DATA24_15				((1 << 16) | (3 << 8) | ( 2 << 3) | 2)
#define PAD_INDEX_DPC_DATA24_16				((1 << 16) | (3 << 8) | ( 3 << 3) | 2)
#define PAD_INDEX_DPC_DATA24_17				((1 << 16) | (3 << 8) | ( 4 << 3) | 2)
#define PAD_INDEX_DPC_DATA24_18				((1 << 16) | (3 << 8) | ( 5 << 3) | 2)
#define PAD_INDEX_DPC_DATA24_19				((1 << 16) | (3 << 8) | ( 9 << 3) | 2)
#define PAD_INDEX_DPC_DATA24_20				((1 << 16) | (3 << 8) | ( 6 << 3) | 2)
#define PAD_INDEX_DPC_DATA24_21				((1 << 16) | (3 << 8) | ( 7 << 3) | 2)
#define PAD_INDEX_DPC_DATA24_22				((1 << 16) | (3 << 8) | ( 8 << 3) | 2)
#define PAD_INDEX_DPC_DATA24_23				((1 << 16) | (0 << 8) | (18 << 3) | 2)
#define PAD_INDEX_VIP_FIELD1				((1 << 16) | (0 << 8) | ( 0 << 3) | 3)
#define PAD_INDEX_I2C2_SCL				((1 << 16) | (0 << 8) | ( 1 << 3) | 1)
#define PAD_INDEX_VIP_PADOUT_CLK1			((1 << 16) | (0 << 8) | ( 1 << 3) | 3)
#define PAD_INDEX_I2C3_SDA				((1 << 16) | (0 << 8) | ( 2 << 3) | 1)
#define PAD_INDEX_VIP_VD1_0				((1 << 16) | (0 << 8) | ( 2 << 3) | 3)
#define PAD_INDEX_VIP_VD1_1				((1 << 16) | (0 << 8) | ( 3 << 3) | 3)
#define PAD_INDEX_VIP_VD1_2				((1 << 16) | (0 << 8) | ( 4 << 3) | 3)
#define PAD_INDEX_VIP_VD1_3				((1 << 16) | (0 << 8) | ( 5 << 3) | 3)
#define PAD_INDEX_VIP_VD1_4				((1 << 16) | (0 << 8) | ( 6 << 3) | 3)
#define PAD_INDEX_VIP_VD1_5				((1 << 16) | (0 << 8) | ( 7 << 3) | 3)
#define PAD_INDEX_VIP_VD1_6				((1 << 16) | (0 << 8) | ( 8 << 3) | 3)
#define PAD_INDEX_VIP_VD1_7				((1 << 16) | (0 << 8) | ( 9 << 3) | 3)
#define PAD_INDEX_VIP_VD1_8				((1 << 16) | (4 << 8) | ( 2 << 3) | 2)
#define PAD_INDEX_VIP_VD1_9				((1 << 16) | (4 << 8) | ( 3 << 3) | 2)
#define PAD_INDEX_VIP_VD1_10				((1 << 16) | (4 << 8) | ( 4 << 3) | 2)
#define PAD_INDEX_VIP_VD1_11				((1 << 16) | (4 << 8) | ( 5 << 3) | 2)
#define PAD_INDEX_VIP_VD1_12				((1 << 16) | (4 << 8) | ( 6 << 3) | 2)
#define PAD_INDEX_VIP_VD1_13				((1 << 16) | (4 << 8) | ( 7 << 3) | 2)
#define PAD_INDEX_VIP_VD1_14				((1 << 16) | (4 << 8) | ( 8 << 3) | 2)
#define PAD_INDEX_VIP_VD1_15				((1 << 16) | (4 << 8) | ( 9 << 3) | 2)
#define PAD_INDEX_VIP_VD0_0				((1 << 16) | (4 << 8) | ( 2 << 3) | 1)
#define PAD_INDEX_VIP_VD0_1				((1 << 16) | (4 << 8) | ( 3 << 3) | 1)
#define PAD_INDEX_VIP_VD0_2				((1 << 16) | (4 << 8) | ( 4 << 3) | 1)
#define PAD_INDEX_VIP_VD0_3				((1 << 16) | (4 << 8) | ( 5 << 3) | 1)
#define PAD_INDEX_VIP_VD0_4				((1 << 16) | (4 << 8) | ( 6 << 3) | 1)
#define PAD_INDEX_VIP_VD0_5				((1 << 16) | (4 << 8) | ( 7 << 3) | 1)
#define PAD_INDEX_VIP_VD0_6				((1 << 16) | (4 << 8) | ( 8 << 3) | 1)
#define PAD_INDEX_VIP_VD0_7				((1 << 16) | (4 << 8) | ( 9 << 3) | 1)
#define PAD_INDEX_VIP_VD0_8				((1 << 16) | (0 << 8) | ( 2 << 3) | 4)
#define PAD_INDEX_VIP_VD0_9				((1 << 16) | (0 << 8) | ( 3 << 3) | 4)
#define PAD_INDEX_VIP_VD0_10				((1 << 16) | (0 << 8) | ( 4 << 3) | 4)
#define PAD_INDEX_VIP_VD0_11				((1 << 16) | (0 << 8) | ( 5 << 3) | 4)
#define PAD_INDEX_VIP_VD0_12				((1 << 16) | (0 << 8) | ( 6 << 3) | 4)
#define PAD_INDEX_VIP_VD0_13				((1 << 16) | (0 << 8) | ( 7 << 3) | 4)
#define PAD_INDEX_VIP_VD0_14				((1 << 16) | (0 << 8) | ( 8 << 3) | 4)
#define PAD_INDEX_VIP_VD0_15				((1 << 16) | (0 << 8) | ( 9 << 3) | 4)
#define PAD_INDEX_I2C3_SCL				((1 << 16) | (0 << 8) | ( 3 << 3) | 1)
#define PAD_INDEX_I2C4_SDA				((1 << 16) | (0 << 8) | ( 4 << 3) | 1)
#define PAD_INDEX_I2C4_SCL				((1 << 16) | (0 << 8) | ( 5 << 3) | 1)
#define PAD_INDEX_SPI1_MISO				((1 << 16) | (0 << 8) | ( 6 << 3) | 1)
#define PAD_INDEX_SPI1_MOSI				((1 << 16) | (0 << 8) | ( 7 << 3) | 1)
#define PAD_INDEX_SPI1_SCLK				((1 << 16) | (0 << 8) | ( 8 << 3) | 1)
#define PAD_INDEX_SPI1_SS				((1 << 16) | (0 << 8) | ( 9 << 3) | 1)
#define PAD_INDEX_SPI2_MISO				((1 << 16) | (0 << 8) | (10 << 3) | 1)
#define PAD_INDEX_VIP_CLK1				((1 << 16) | (0 << 8) | (10 << 3) | 3)
#define PAD_INDEX_SPI2_MOSI				((1 << 16) | (0 << 8) | (11 << 3) | 1)
#define PAD_INDEX_VIP_HSYNC1				((1 << 16) | (0 << 8) | (11 << 3) | 3)
#define PAD_INDEX_SPI2_SCLK				((1 << 16) | (0 << 8) | (12 << 3) | 1)
#define PAD_INDEX_VIP_VSYNC1				((1 << 16) | (0 << 8) | (12 << 3) | 3)
#define PAD_INDEX_SPI2_SS				((1 << 16) | (0 << 8) | (13 << 3) | 1)
#define PAD_INDEX_VIP_VDE1				((1 << 16) | (0 << 8) | (13 << 3) | 3)
#define PAD_INDEX_I2S2_I2SSDO				((1 << 16) | (0 << 8) | (14 << 3) | 1)
#define PAD_INDEX_DPC_nHSync				((1 << 16) | (0 << 8) | (14 << 3) | 2)
#define PAD_INDEX_I2S2_I2SSDI				((1 << 16) | (0 << 8) | (15 << 3) | 1)
#define PAD_INDEX_DPC_nVSync				((1 << 16) | (0 << 8) | (15 << 3) | 2)
#define PAD_INDEX_I2S2_I2SBCLK				((1 << 16) | (0 << 8) | (16 << 3) | 1)
#define PAD_INDEX_DPC_DE				((1 << 16) | (0 << 8) | (16 << 3) | 2)
#define PAD_INDEX_I2S2_I2SCODCLK			((1 << 16) | (0 << 8) | (17 << 3) | 1)
#define PAD_INDEX_DPC_VCLK				((1 << 16) | (0 << 8) | (17 << 3) | 2)
#define PAD_INDEX_I2S2_I2SLRCLK				((1 << 16) | (0 << 8) | (18 << 3) | 1)
#define PAD_INDEX_I2S_I2SSDO				((1 << 16) | (0 << 8) | (19 << 3) | 1)
#define PAD_INDEX_I2S_I2SSDI				((1 << 16) | (0 << 8) | (20 << 3) | 1)
#define PAD_INDEX_I2S_I2SBCLK				((1 << 16) | (0 << 8) | (21 << 3) | 1)
#define PAD_INDEX_I2S_I2SCODCLK				((1 << 16) | (0 << 8) | (22 << 3) | 1)
#define PAD_INDEX_I2S_I2SLRCLK				((1 << 16) | (0 << 8) | (23 << 3) | 1)
#define PAD_INDEX_I2S1_I2SSDO				((1 << 16) | (0 << 8) | (24 << 3) | 1)
#define PAD_INDEX_I2S1_I2SSDI				((1 << 16) | (0 << 8) | (25 << 3) | 1)
#define PAD_INDEX_I2S1_I2SBCLK				((1 << 16) | (0 << 8) | (26 << 3) | 1)
#define PAD_INDEX_I2S1_I2SCODCLK			((1 << 16) | (0 << 8) | (27 << 3) | 1)
#define PAD_INDEX_I2S1_I2SLRCLK				((1 << 16) | (0 << 8) | (28 << 3) | 1)
#define PAD_INDEX_USB20OTG_i_IdPin			((0 << 16) | (0 << 8) | ( 0 << 3) | 0)
#define PAD_INDEX_USB20OTG_io_VBUS			((0 << 16) | (0 << 8) | ( 0 << 3) | 0)
#define PAD_INDEX_USB20OTG_io_DP			((0 << 16) | (0 << 8) | ( 0 << 3) | 0)
#define PAD_INDEX_USB20OTG_io_DM			((0 << 16) | (0 << 8) | ( 0 << 3) | 0)
#define PAD_INDEX_USB20OTG_io_RKELVIN			((0 << 16) | (0 << 8) | ( 0 << 3) | 0)
#define PAD_INDEX_USB20HOST_HOST0_DP			((0 << 16) | (0 << 8) | ( 0 << 3) | 0)
#define PAD_INDEX_USB20HOST_HOST0_DM			((0 << 16) | (0 << 8) | ( 0 << 3) | 0)
#define PAD_INDEX_USB20HOST_HOST0_RKELVIN		((0 << 16) | (0 << 8) | ( 0 << 3) | 0)
#define PAD_INDEX_USB20HOST_HOST1_DP			((0 << 16) | (0 << 8) | ( 0 << 3) | 0)
#define PAD_INDEX_USB20HOST_HOST1_DM			((0 << 16) | (0 << 8) | ( 0 << 3) | 0)
#define PAD_INDEX_USB20HOST_HOST1_RKELVIN		((0 << 16) | (0 << 8) | ( 0 << 3) | 0)
#define PAD_INDEX_ALIVE_XTI_PADI_PADI			((0 << 16) | (0 << 8) | ( 0 << 3) | 0)
#define PAD_INDEX_ALIVE_XTI_PADO_PADO			((0 << 16) | (0 << 8) | ( 0 << 3) | 0)
#define PAD_INDEX_ALIVE_XTIRTC_PADI_PADI		((0 << 16) | (0 << 8) | ( 0 << 3) | 0)
#define PAD_INDEX_ALIVE_XTIRTC_PADO_PADO		((0 << 16) | (0 << 8) | ( 0 << 3) | 0)
#define PAD_INDEX_ALIVE_ALIVEGPIO_0			((0 << 16) | (0 << 8) | ( 0 << 3) | 0)
#define PAD_INDEX_ALIVE_ALIVEGPIO_1			((0 << 16) | (0 << 8) | ( 0 << 3) | 0)
#define PAD_INDEX_ALIVE_ALIVEGPIO_2			((0 << 16) | (0 << 8) | ( 0 << 3) | 0)
#define PAD_INDEX_ALIVE_ALIVEGPIO_3			((0 << 16) | (0 << 8) | ( 0 << 3) | 0)
#define PAD_INDEX_ALIVE_ALIVEGPIO_4			((0 << 16) | (0 << 8) | ( 0 << 3) | 0)
#define PAD_INDEX_ALIVE_ALIVEGPIO_5			((0 << 16) | (0 << 8) | ( 0 << 3) | 0)
#define PAD_INDEX_ALIVE_ALIVEGPIO_6			((0 << 16) | (0 << 8) | ( 0 << 3) | 0)
#define PAD_INDEX_ALIVE_ALIVEGPIO_7			((0 << 16) | (0 << 8) | ( 0 << 3) | 0)
#define PAD_INDEX_ALIVE_ALIVEGPIO_8			((0 << 16) | (0 << 8) | ( 0 << 3) | 0)
#define PAD_INDEX_ALIVE_ALIVEGPIO_9			((0 << 16) | (0 << 8) | ( 0 << 3) | 0)
#define PAD_INDEX_ALIVE_HRESETO				((0 << 16) | (0 << 8) | ( 0 << 3) | 0)
#define PAD_INDEX_ALIVE_VDDPWRON_DDR			((0 << 16) | (0 << 8) | ( 0 << 3) | 0)
#define PAD_INDEX_ALIVE_RTCOUT				((0 << 16) | (0 << 8) | ( 0 << 3) | 0)
#define PAD_INDEX_ALIVE_OSCOUT				((0 << 16) | (0 << 8) | ( 0 << 3) | 0)
#define PAD_INDEX_ALIVE_nRESET				((0 << 16) | (0 << 8) | ( 0 << 3) | 0)
#define PAD_INDEX_ALIVE_TEST_EN				((0 << 16) | (0 << 8) | ( 0 << 3) | 0)
#define PAD_INDEX_ALIVE_TEST_EN1			((0 << 16) | (0 << 8) | ( 0 << 3) | 0)
#define PAD_INDEX_ALIVE_VDDPWRON			((0 << 16) | (0 << 8) | ( 0 << 3) | 0)
#define PAD_INDEX_ECID_EFUSE_FSOURCE0			((0 << 16) | (0 << 8) | ( 0 << 3) | 0)
#define PAD_INDEX_ECID_EFUSE_FSOURCE1			((0 << 16) | (0 << 8) | ( 0 << 3) | 0)
#define PAD_INDEX_ECID_EFUSE_FSOURCE2			((0 << 16) | (0 << 8) | ( 0 << 3) | 0)
#define PAD_INDEX_ECID_EFUSE_FSOURCE3			((0 << 16) | (0 << 8) | ( 0 << 3) | 0)
#define PAD_INDEX_ECID_EFUSE_FSOURCE4			((0 << 16) | (0 << 8) | ( 0 << 3) | 0)
#define PAD_INDEX_ECID_EFUSE_FSOURCE5			((0 << 16) | (0 << 8) | ( 0 << 3) | 0)
#define PAD_INDEX_ECID_EFUSE_FSOURCE6			((0 << 16) | (0 << 8) | ( 0 << 3) | 0)
#define PAD_INDEX_ECID_EFUSE_FSOURCE7			((0 << 16) | (0 << 8) | ( 0 << 3) | 0)
#define PAD_INDEX_ECID_EFUSE_FSOURCE8			((0 << 16) | (0 << 8) | ( 0 << 3) | 0)
#define PAD_INDEX_SDMMC1_CDATA_0			((1 << 16) | (0 << 8) | (29 << 3) | 1)
#define PAD_INDEX_SDMMC1_CDATA_1			((1 << 16) | (0 << 8) | (30 << 3) | 1)
#define PAD_INDEX_SDMMC1_CDATA_2			((1 << 16) | (0 << 8) | (31 << 3) | 1)
#define PAD_INDEX_SDMMC1_CDATA_3			((1 << 16) | (1 << 8) | ( 0 << 3) | 1)
#define PAD_INDEX_CMU_SYS_0__PADOUT_0__CLK_AXI_CLK	((1 << 16) | (0 << 8) | (31 << 3) | 4)
#define PAD_INDEX_GPIOB_GPIO_0				((1 << 16) | (1 << 8) | ( 0 << 3) | 0)
#define PAD_INDEX_GPIOB_GPIO_1				((1 << 16) | (1 << 8) | ( 1 << 3) | 0)
#define PAD_INDEX_GPIOB_GPIO_2				((1 << 16) | (1 << 8) | ( 2 << 3) | 0)
#define PAD_INDEX_GPIOB_GPIO_3				((1 << 16) | (1 << 8) | ( 3 << 3) | 0)
#define PAD_INDEX_GPIOB_GPIO_4				((1 << 16) | (1 << 8) | ( 4 << 3) | 0)
#define PAD_INDEX_GPIOB_GPIO_5				((1 << 16) | (1 << 8) | ( 5 << 3) | 0)
#define PAD_INDEX_GPIOB_GPIO_6				((1 << 16) | (1 << 8) | ( 6 << 3) | 0)
#define PAD_INDEX_GPIOB_GPIO_7				((1 << 16) | (1 << 8) | ( 7 << 3) | 0)
#define PAD_INDEX_GPIOB_GPIO_8				((1 << 16) | (1 << 8) | ( 8 << 3) | 0)
#define PAD_INDEX_GPIOB_GPIO_9				((1 << 16) | (1 << 8) | ( 9 << 3) | 0)
#define PAD_INDEX_GPIOB_GPIO_10				((1 << 16) | (1 << 8) | (10 << 3) | 0)
#define PAD_INDEX_GPIOB_GPIO_11				((1 << 16) | (1 << 8) | (11 << 3) | 0)
#define PAD_INDEX_GPIOB_GPIO_12				((1 << 16) | (1 << 8) | (12 << 3) | 0)
#define PAD_INDEX_GPIOB_GPIO_13				((1 << 16) | (1 << 8) | (13 << 3) | 0)
#define PAD_INDEX_GPIOB_GPIO_14				((1 << 16) | (1 << 8) | (14 << 3) | 0)
#define PAD_INDEX_GPIOB_GPIO_15				((1 << 16) | (1 << 8) | (15 << 3) | 0)
#define PAD_INDEX_GPIOB_GPIO_16				((1 << 16) | (1 << 8) | (16 << 3) | 0)
#define PAD_INDEX_GPIOB_GPIO_17				((1 << 16) | (1 << 8) | (17 << 3) | 0)
#define PAD_INDEX_GPIOB_GPIO_18				((1 << 16) | (1 << 8) | (18 << 3) | 0)
#define PAD_INDEX_GPIOB_GPIO_19				((1 << 16) | (1 << 8) | (19 << 3) | 0)
#define PAD_INDEX_GPIOB_GPIO_20				((1 << 16) | (1 << 8) | (20 << 3) | 0)
#define PAD_INDEX_GPIOB_GPIO_21				((1 << 16) | (1 << 8) | (21 << 3) | 0)
#define PAD_INDEX_GPIOB_GPIO_22				((1 << 16) | (1 << 8) | (22 << 3) | 0)
#define PAD_INDEX_GPIOB_GPIO_22				((1 << 16) | (1 << 8) | (22 << 3) | 0)
#define PAD_INDEX_GPIOB_GPIO_23				((1 << 16) | (1 << 8) | (23 << 3) | 0)
#define PAD_INDEX_GPIOB_GPIO_23				((1 << 16) | (1 << 8) | (23 << 3) | 0)
#define PAD_INDEX_GPIOB_GPIO_24				((1 << 16) | (1 << 8) | (24 << 3) | 0)
#define PAD_INDEX_GPIOB_GPIO_24				((1 << 16) | (1 << 8) | (24 << 3) | 0)
#define PAD_INDEX_GPIOB_GPIO_25				((1 << 16) | (1 << 8) | (25 << 3) | 0)
#define PAD_INDEX_GPIOB_GPIO_25				((1 << 16) | (1 << 8) | (25 << 3) | 0)
#define PAD_INDEX_GPIOB_GPIO_26				((1 << 16) | (1 << 8) | (26 << 3) | 0)
#define PAD_INDEX_GPIOB_GPIO_26				((1 << 16) | (1 << 8) | (26 << 3) | 0)
#define PAD_INDEX_GPIOB_GPIO_27				((1 << 16) | (1 << 8) | (27 << 3) | 0)
#define PAD_INDEX_GPIOB_GPIO_27				((1 << 16) | (1 << 8) | (27 << 3) | 0)
#define PAD_INDEX_GPIOB_GPIO_28				((1 << 16) | (1 << 8) | (28 << 3) | 0)
#define PAD_INDEX_GPIOB_GPIO_28				((1 << 16) | (1 << 8) | (28 << 3) | 0)
#define PAD_INDEX_GPIOB_GPIO_29				((1 << 16) | (1 << 8) | (29 << 3) | 0)
#define PAD_INDEX_GPIOB_GPIO_29				((1 << 16) | (1 << 8) | (29 << 3) | 0)
#define PAD_INDEX_GPIOB_GPIO_30				((1 << 16) | (1 << 8) | (30 << 3) | 0)
#define PAD_INDEX_GPIOB_GPIO_30				((1 << 16) | (1 << 8) | (30 << 3) | 0)
#define PAD_INDEX_GPIOB_GPIO_31				((1 << 16) | (1 << 8) | (31 << 3) | 0)
#define PAD_INDEX_GPIOB_GPIO_31				((1 << 16) | (1 << 8) | (31 << 3) | 0)
#define PAD_INDEX_SDMMC1_CCLK				((1 << 16) | (1 << 8) | ( 1 << 3) | 1)
#define PAD_INDEX_SDMMC1_CMD				((1 << 16) | (1 << 8) | ( 2 << 3) | 1)
#define PAD_INDEX_SDMMC2_CDATA_0_			((1 << 16) | (1 << 8) | ( 3 << 3) | 1)
#define PAD_INDEX_SDMMC2_CDATA_1_			((1 << 16) | (1 << 8) | ( 4 << 3) | 1)
#define PAD_INDEX_SDMMC2_CDATA_2_			((1 << 16) | (1 << 8) | ( 5 << 3) | 1)
#define PAD_INDEX_SDMMC2_CDATA_3_			((1 << 16) | (1 << 8) | ( 6 << 3) | 1)
#define PAD_INDEX_SDMMC2_CCLK				((1 << 16) | (1 << 8) | ( 7 << 3) | 1)
#define PAD_INDEX_SDMMC2_CMD				((1 << 16) | (1 << 8) | ( 8 << 3) | 1)
#define PAD_INDEX_NANDC_SD_0_				((1 << 16) | (1 << 8) | ( 9 << 3) | 1)
#define PAD_INDEX_NANDC_SD_1_				((1 << 16) | (1 << 8) | (10 << 3) | 1)
#define PAD_INDEX_NANDC_SD_2_				((1 << 16) | (1 << 8) | (11 << 3) | 1)
#define PAD_INDEX_NANDC_SD_3_				((1 << 16) | (1 << 8) | (12 << 3) | 1)
#define PAD_INDEX_NANDC_SD_4_				((1 << 16) | (1 << 8) | (13 << 3) | 1)
#define PAD_INDEX_NANDC_SD_5_				((1 << 16) | (1 << 8) | (14 << 3) | 1)
#define PAD_INDEX_NANDC_SD_6_				((1 << 16) | (1 << 8) | (15 << 3) | 1)
#define PAD_INDEX_NANDC_SD_7_				((1 << 16) | (1 << 8) | (16 << 3) | 1)
#define PAD_INDEX_SDMMC0_CDATA_0_			((1 << 16) | (1 << 8) | ( 9 << 3) | 2)
#define PAD_INDEX_SDMMC0_CDATA_1_			((1 << 16) | (1 << 8) | (10 << 3) | 2)
#define PAD_INDEX_SDMMC0_CDATA_2_			((1 << 16) | (1 << 8) | (11 << 3) | 2)
#define PAD_INDEX_SDMMC0_CDATA_3_			((1 << 16) | (1 << 8) | (12 << 3) | 2)
#define PAD_INDEX_SDMMC0_CDATA_4_			((1 << 16) | (1 << 8) | (13 << 3) | 2)
#define PAD_INDEX_SDMMC0_CDATA_5_			((1 << 16) | (1 << 8) | (14 << 3) | 2)
#define PAD_INDEX_SDMMC0_CDATA_6_			((1 << 16) | (1 << 8) | (15 << 3) | 2)
#define PAD_INDEX_SDMMC0_CDATA_7_			((1 << 16) | (1 << 8) | (16 << 3) | 2)
#define PAD_INDEX_NANDC_nWE				((1 << 16) | (1 << 8) | (17 << 3) | 1)
#define PAD_INDEX_NANDC_RnB				((1 << 16) | (1 << 8) | (18 << 3) | 1)
#define PAD_INDEX_SDMMC0_nRST				((1 << 16) | (1 << 8) | (18 << 3) | 2)
#define PAD_INDEX_NANDC_nCS_0_				((1 << 16) | (1 << 8) | (19 << 3) | 1)
#define PAD_INDEX_NANDC_nCS_1_				((1 << 16) | (1 << 8) | (20 << 3) | 1)
#define PAD_INDEX_SDMMC0_CARD_nInt			((1 << 16) | (1 << 8) | (19 << 3) | 2)
#define PAD_INDEX_SDMMC0_CCLK				((1 << 16) | (1 << 8) | (20 << 3) | 2)
#define PAD_INDEX_NANDC_ALE				((1 << 16) | (1 << 8) | (21 << 3) | 1)
#define PAD_INDEX_SDMMC0_CMD				((1 << 16) | (1 << 8) | (21 << 3) | 2)
#define PAD_INDEX_NANDC_CLE				((1 << 16) | (1 << 8) | (22 << 3) | 1)
#define PAD_INDEX_SDMMC0_CDATASTROBE			((1 << 16) | (1 << 8) | (22 << 3) | 2)
#define PAD_INDEX_NANDC_nOE				((1 << 16) | (1 << 8) | (23 << 3) | 1)
#define PAD_INDEX_SDMMC0_CARD_nDetect			((1 << 16) | (1 << 8) | (23 << 3) | 2)
#define PAD_INDEX_NANDC_DQS				((1 << 16) | (1 << 8) | (24 << 3) | 1)
#define PAD_INDEX_SDMMC0_CARD_WritePrt			((1 << 16) | (1 << 8) | (24 << 3) | 2)
#define PAD_INDEX_SPDIFRX_SPDIF_IN			((1 << 16) | (1 << 8) | (25 << 3) | 1)
#define PAD_INDEX_SPDIFTX_SPDIF_OUT			((1 << 16) | (1 << 8) | (26 << 3) | 1)
#define PAD_INDEX_I2C_SDA				((1 << 16) | (1 << 8) | (27 << 3) | 1)
#define PAD_INDEX_I2C_SCL				((1 << 16) | (1 << 8) | (28 << 3) | 1)
#define PAD_INDEX_I2C1_SDA				((1 << 16) | (1 << 8) | (29 << 3) | 1)
#define PAD_INDEX_I2C1_SCL				((1 << 16) | (1 << 8) | (30 << 3) | 1)
#define PAD_INDEX_SPI0_MO_IO0				((1 << 16) | (1 << 8) | (31 << 3) | 1)
#define PAD_INDEX_GPIOC_GPIO_0_				((1 << 16) | (2 << 8) | ( 0 << 3) | 0)
#define PAD_INDEX_GPIOC_GPIO_1_				((1 << 16) | (2 << 8) | ( 1 << 3) | 0)
#define PAD_INDEX_GPIOC_GPIO_2_				((1 << 16) | (2 << 8) | ( 2 << 3) | 0)
#define PAD_INDEX_GPIOC_GPIO_3_				((1 << 16) | (2 << 8) | ( 3 << 3) | 0)
#define PAD_INDEX_GPIOC_GPIO_4_				((1 << 16) | (2 << 8) | ( 4 << 3) | 0)
#define PAD_INDEX_GPIOC_GPIO_5_				((1 << 16) | (2 << 8) | ( 5 << 3) | 0)
#define PAD_INDEX_GPIOC_GPIO_6_				((1 << 16) | (2 << 8) | ( 6 << 3) | 0)
#define PAD_INDEX_GPIOC_GPIO_7_				((1 << 16) | (2 << 8) | ( 7 << 3) | 0)
#define PAD_INDEX_GPIOC_GPIO_8_				((1 << 16) | (2 << 8) | ( 8 << 3) | 0)
#define PAD_INDEX_GPIOC_GPIO_9_				((1 << 16) | (2 << 8) | ( 9 << 3) | 0)
#define PAD_INDEX_GPIOC_GPIO_10_			((1 << 16) | (2 << 8) | (10 << 3) | 0)
#define PAD_INDEX_GPIOC_GPIO_11_			((1 << 16) | (2 << 8) | (11 << 3) | 0)
#define PAD_INDEX_GPIOC_GPIO_12_			((1 << 16) | (2 << 8) | (12 << 3) | 0)
#define PAD_INDEX_GPIOC_GPIO_13_			((1 << 16) | (2 << 8) | (13 << 3) | 0)
#define PAD_INDEX_GPIOC_GPIO_14_			((1 << 16) | (2 << 8) | (14 << 3) | 0)
#define PAD_INDEX_GPIOC_GPIO_15_			((1 << 16) | (2 << 8) | (15 << 3) | 0)
#define PAD_INDEX_GPIOC_GPIO_16_			((1 << 16) | (2 << 8) | (16 << 3) | 0)
#define PAD_INDEX_GPIOC_GPIO_17_			((1 << 16) | (2 << 8) | (17 << 3) | 0)
#define PAD_INDEX_GPIOC_GPIO_18_			((1 << 16) | (2 << 8) | (18 << 3) | 0)
#define PAD_INDEX_GPIOC_GPIO_19_			((1 << 16) | (2 << 8) | (19 << 3) | 0)
#define PAD_INDEX_GPIOC_GPIO_20_			((1 << 16) | (2 << 8) | (20 << 3) | 0)
#define PAD_INDEX_GPIOC_GPIO_21_			((1 << 16) | (2 << 8) | (21 << 3) | 0)
#define PAD_INDEX_GPIOC_GPIO_22_			((1 << 16) | (2 << 8) | (22 << 3) | 0)
#define PAD_INDEX_GPIOC_GPIO_23_			((1 << 16) | (2 << 8) | (23 << 3) | 0)
#define PAD_INDEX_GPIOC_GPIO_24_			((1 << 16) | (2 << 8) | (24 << 3) | 0)
#define PAD_INDEX_GPIOC_GPIO_25_			((1 << 16) | (2 << 8) | (25 << 3) | 0)
#define PAD_INDEX_GPIOC_GPIO_26_			((1 << 16) | (2 << 8) | (26 << 3) | 0)
#define PAD_INDEX_GPIOC_GPIO_27_			((1 << 16) | (2 << 8) | (27 << 3) | 0)
#define PAD_INDEX_GPIOC_GPIO_28_			((1 << 16) | (2 << 8) | (28 << 3) | 0)
#define PAD_INDEX_GPIOC_GPIO_29_			((1 << 16) | (2 << 8) | (29 << 3) | 0)
#define PAD_INDEX_GPIOC_GPIO_30_			((1 << 16) | (2 << 8) | (30 << 3) | 0)
#define PAD_INDEX_GPIOC_GPIO_31_			((1 << 16) | (2 << 8) | (31 << 3) | 0)
#define PAD_INDEX_SPI0_MI_IO1				((1 << 16) | (2 << 8) | ( 0 << 3) | 1)
#define PAD_INDEX_SPI0_IO2				((1 << 16) | (2 << 8) | ( 1 << 3) | 1)
#define PAD_INDEX_PWM_TOUT0				((1 << 16) | (2 << 8) | ( 6 << 3) | 1)
#define PAD_INDEX_SECURE_TIMER_TOUT0			((1 << 16) | (2 << 8) | ( 6 << 3) | 2)
#define PAD_INDEX_SPI0_IO3				((1 << 16) | (2 << 8) | ( 2 << 3) | 1)
#define PAD_INDEX_PWM_TOUT1				((1 << 16) | (2 << 8) | ( 7 << 3) | 1)
#define PAD_INDEX_SECURE_TIMER_TOUT1			((1 << 16) | (2 << 8) | ( 7 << 3) | 2)
#define PAD_INDEX_SPI0_SCLK				((1 << 16) | (2 << 8) | ( 3 << 3) | 1)
#define PAD_INDEX_SPI0_SS				((1 << 16) | (2 << 8) | ( 4 << 3) | 1)
#define PAD_INDEX_PWM_TOUT2				((1 << 16) | (2 << 8) | ( 4 << 3) | 2)
#define PAD_INDEX_SECURE_TIMER_TOUT2			((1 << 16) | (2 << 8) | ( 4 << 3) | 3)
#define PAD_INDEX_PWM_TOUT3				((1 << 16) | (2 << 8) | ( 5 << 3) | 2)
#define PAD_INDEX_SECURE_TIMER_TOUT3			((1 << 16) | (2 << 8) | ( 5 << 3) | 3)
#define PAD_INDEX_CMU_SYS_0__PADOUT_1__CLK_AXI_CLK	((1 << 16) | (2 << 8) | ( 6 << 3) | 4)
#define PAD_INDEX_CMU_SYS_0__PADOUT_2__CLK_AXI_CLK	((1 << 16) | (2 << 8) | ( 7 << 3) | 4)
#define PAD_INDEX_SYSCTRLTOP_nGRESETOUT			((0 << 16) | (0 << 8) | ( 0 << 3) | 0)
#define PAD_INDEX_SDMMC1_nRST				((1 << 16) | (2 << 8) | ( 8 << 3) | 1)
#define PAD_INDEX_I2S3_I2SSDO				((1 << 16) | (2 << 8) | ( 8 << 3) | 3)
#define PAD_INDEX_UART_BAUDOUT_n			((1 << 16) | (2 << 8) | ( 8 << 3) | 4)
#define PAD_INDEX_SDMMC1_CARD_nDetect			((1 << 16) | (2 << 8) | ( 9 << 3) | 1)
#define PAD_INDEX_PDM_DATA0				((1 << 16) | (2 << 8) | ( 9 << 3) | 2)
#define PAD_INDEX_PDM_DATA1				((1 << 16) | (2 << 8) | (10 << 3) | 2)
#define PAD_INDEX_PDM_STROBE				((1 << 16) | (2 << 8) | (11 << 3) | 2)
#define PAD_INDEX_I2S3_I2SSDI				((1 << 16) | (2 << 8) | ( 9 << 3) | 3)
#define PAD_INDEX_UART1_BAUDOUT_n			((1 << 16) | (2 << 8) | ( 9 << 3) | 4)
#define PAD_INDEX_SDMMC1_CARD_WritePrt			((1 << 16) | (2 << 8) | (10 << 3) | 1)
#define PAD_INDEX_I2S3_I2SBCLK				((1 << 16) | (2 << 8) | (10 << 3) | 3)
#define PAD_INDEX_UART2_BAUDOUT_n			((1 << 16) | (2 << 8) | (10 << 3) | 4)
#define PAD_INDEX_SDMMC2_nRST				((1 << 16) | (2 << 8) | (11 << 3) | 1)
#define PAD_INDEX_I2S3_I2SCODCLK			((1 << 16) | (2 << 8) | (11 << 3) | 3)
#define PAD_INDEX_UART3_BAUDOUT_n			((1 << 16) | (2 << 8) | (11 << 3) | 4)
#define PAD_INDEX_SDMMC2_CARD_nDetect			((1 << 16) | (2 << 8) | (12 << 3) | 1)
#define PAD_INDEX_CMU_SRC_EXT_SRC_CLK0			((1 << 16) | (2 << 8) | (12 << 3) | 2)
#define PAD_INDEX_I2S3_I2SLRCLK				((1 << 16) | (2 << 8) | (12 << 3) | 3)
#define PAD_INDEX_UART4_BAUDOUT_n			((1 << 16) | (2 << 8) | (12 << 3) | 4)
#define PAD_INDEX_SDMMC2_CARD_WritePrt			((1 << 16) | (2 << 8) | (13 << 3) | 1)
#define PAD_INDEX_UART5_BAUDOUT_n			((1 << 16) | (2 << 8) | (13 << 3) | 4)
#define PAD_INDEX_GMAC_RGMII_aux_ts_trig		((1 << 16) | (2 << 8) | (14 << 3) | 1)
#define PAD_INDEX_USB20OTG_i_VBUSVLDEXT			((1 << 16) | (2 << 8) | (14 << 3) | 2)
#define PAD_INDEX_UART6_BAUDOUT_n			((1 << 16) | (2 << 8) | (14 << 3) | 4)
#define PAD_INDEX_GMAC_RMII_aux_ts_trig			((1 << 16) | (2 << 8) | (15 << 3) | 1)
#define PAD_INDEX_USB20OTG_DRVVBUS			((1 << 16) | (2 << 8) | (15 << 3) | 2)
#define PAD_INDEX_GMAC_RGMII_phy_intr			((1 << 16) | (2 << 8) | (16 << 3) | 1)
#define PAD_INDEX_SDMMC1_CARD_nInt			((1 << 16) | (2 << 8) | (16 << 3) | 2)
#define PAD_INDEX_GMAC_RMII_phy_intr			((1 << 16) | (2 << 8) | (17 << 3) | 1)
#define PAD_INDEX_SDMMC2_CARD_nInt			((1 << 16) | (2 << 8) | (17 << 3) | 2)
#define PAD_INDEX_CSSYS_NTRST				((0 << 16) | (0 << 8) | ( 0 << 3) | 0)
#define PAD_INDEX_CSSYS_TMS				((0 << 16) | (0 << 8) | ( 0 << 3) | 0)
#define PAD_INDEX_CSSYS_TDI				((0 << 16) | (0 << 8) | ( 0 << 3) | 0)
#define PAD_INDEX_CSSYS_TCK				((0 << 16) | (0 << 8) | ( 0 << 3) | 0)
#define PAD_INDEX_CSSYS_TDO				((0 << 16) | (0 << 8) | ( 0 << 3) | 0)
#define PAD_INDEX_ADC_PHYWRAPPER_AGND			((0 << 16) | (0 << 8) | ( 0 << 3) | 0)
#define PAD_INDEX_ADC_PHYWRAPPER_VREF			((0 << 16) | (0 << 8) | ( 0 << 3) | 0)
#define PAD_INDEX_ADC_PHYWRAPPER_AIN_0_			((0 << 16) | (0 << 8) | ( 0 << 3) | 0)
#define PAD_INDEX_ADC_PHYWRAPPER_AIN_1_			((0 << 16) | (0 << 8) | ( 0 << 3) | 0)
#define PAD_INDEX_ADC_PHYWRAPPER_AIN_2_			((0 << 16) | (0 << 8) | ( 0 << 3) | 0)
#define PAD_INDEX_ADC_PHYWRAPPER_AIN_3_			((0 << 16) | (0 << 8) | ( 0 << 3) | 0)
#define PAD_INDEX_ADC_PHYWRAPPER_AIN_TS_0_		((0 << 16) | (0 << 8) | ( 0 << 3) | 0)
#define PAD_INDEX_ADC_PHYWRAPPER_AIN_TS_1_		((0 << 16) | (0 << 8) | ( 0 << 3) | 0)
#define PAD_INDEX_ADC_PHYWRAPPER_AIN_TS_2_		((0 << 16) | (0 << 8) | ( 0 << 3) | 0)
#define PAD_INDEX_ADC_PHYWRAPPER_AIN_TS_3_		((0 << 16) | (0 << 8) | ( 0 << 3) | 0)
#define PAD_INDEX_TEM2803X_WRP_RES_EXT			((0 << 16) | (0 << 8) | ( 0 << 3) | 0)
#define PAD_INDEX_TEM2803X_WRP_TEST_OUT			((0 << 16) | (0 << 8) | ( 0 << 3) | 0)
#define PAD_INDEX_DDR_DDR_DQ_0_				((0 << 16) | (0 << 8) | ( 0 << 3) | 0)
#define PAD_INDEX_DDR_DDR_DQ_1_				((0 << 16) | (0 << 8) | ( 0 << 3) | 0)
#define PAD_INDEX_DDR_DDR_DQ_2_				((0 << 16) | (0 << 8) | ( 0 << 3) | 0)
#define PAD_INDEX_DDR_DDR_DQ_3_				((0 << 16) | (0 << 8) | ( 0 << 3) | 0)
#define PAD_INDEX_DDR_DDR_DQ_4_				((0 << 16) | (0 << 8) | ( 0 << 3) | 0)
#define PAD_INDEX_DDR_DDR_DQ_5_				((0 << 16) | (0 << 8) | ( 0 << 3) | 0)
#define PAD_INDEX_DDR_DDR_DQ_6_				((0 << 16) | (0 << 8) | ( 0 << 3) | 0)
#define PAD_INDEX_DDR_DDR_DQ_7_				((0 << 16) | (0 << 8) | ( 0 << 3) | 0)
#define PAD_INDEX_DDR_DDR_DQ_8_				((0 << 16) | (0 << 8) | ( 0 << 3) | 0)
#define PAD_INDEX_DDR_DDR_DQ_9_				((0 << 16) | (0 << 8) | ( 0 << 3) | 0)
#define PAD_INDEX_DDR_DDR_DQ_10_			((0 << 16) | (0 << 8) | ( 0 << 3) | 0)
#define PAD_INDEX_DDR_DDR_DQ_11_			((0 << 16) | (0 << 8) | ( 0 << 3) | 0)
#define PAD_INDEX_DDR_DDR_DQ_12_			((0 << 16) | (0 << 8) | ( 0 << 3) | 0)
#define PAD_INDEX_DDR_DDR_DQ_13_			((0 << 16) | (0 << 8) | ( 0 << 3) | 0)
#define PAD_INDEX_DDR_DDR_DQ_14_			((0 << 16) | (0 << 8) | ( 0 << 3) | 0)
#define PAD_INDEX_DDR_DDR_DQ_15_			((0 << 16) | (0 << 8) | ( 0 << 3) | 0)
#define PAD_INDEX_DDR_DDR_DM_0_				((0 << 16) | (0 << 8) | ( 0 << 3) | 0)
#define PAD_INDEX_DDR_DDR_DM_1_				((0 << 16) | (0 << 8) | ( 0 << 3) | 0)
#define PAD_INDEX_DDR_DDR_DQSP_0_			((0 << 16) | (0 << 8) | ( 0 << 3) | 0)
#define PAD_INDEX_DDR_DDR_DQSP_1_			((0 << 16) | (0 << 8) | ( 0 << 3) | 0)
#define PAD_INDEX_DDR_DDR_DQSN_0_			((0 << 16) | (0 << 8) | ( 0 << 3) | 0)
#define PAD_INDEX_DDR_DDR_DQSN_1_			((0 << 16) | (0 << 8) | ( 0 << 3) | 0)
#define PAD_INDEX_DDR_DDR_VREF1				((0 << 16) | (0 << 8) | ( 0 << 3) | 0)
#define PAD_INDEX_DDR_DDR_ZQ				((0 << 16) | (0 << 8) | ( 0 << 3) | 0)
#define PAD_INDEX_DDR_DDR_ADR_0_			((0 << 16) | (0 << 8) | ( 0 << 3) | 0)
#define PAD_INDEX_DDR_DDR_ADR_1_			((0 << 16) | (0 << 8) | ( 0 << 3) | 0)
#define PAD_INDEX_DDR_DDR_ADR_2_			((0 << 16) | (0 << 8) | ( 0 << 3) | 0)
#define PAD_INDEX_DDR_DDR_ADR_3_			((0 << 16) | (0 << 8) | ( 0 << 3) | 0)
#define PAD_INDEX_DDR_DDR_ADR_4_			((0 << 16) | (0 << 8) | ( 0 << 3) | 0)
#define PAD_INDEX_DDR_DDR_ADR_5_			((0 << 16) | (0 << 8) | ( 0 << 3) | 0)
#define PAD_INDEX_DDR_DDR_ADR_6_			((0 << 16) | (0 << 8) | ( 0 << 3) | 0)
#define PAD_INDEX_DDR_DDR_ADR_7_			((0 << 16) | (0 << 8) | ( 0 << 3) | 0)
#define PAD_INDEX_DDR_DDR_ADR_8_			((0 << 16) | (0 << 8) | ( 0 << 3) | 0)
#define PAD_INDEX_DDR_DDR_ADR_9_			((0 << 16) | (0 << 8) | ( 0 << 3) | 0)
#define PAD_INDEX_DDR_DDR_ADR_10_			((0 << 16) | (0 << 8) | ( 0 << 3) | 0)
#define PAD_INDEX_DDR_DDR_ADR_11_			((0 << 16) | (0 << 8) | ( 0 << 3) | 0)
#define PAD_INDEX_DDR_DDR_ADR_12_			((0 << 16) | (0 << 8) | ( 0 << 3) | 0)
#define PAD_INDEX_DDR_DDR_ADR_13_			((0 << 16) | (0 << 8) | ( 0 << 3) | 0)
#define PAD_INDEX_DDR_DDR_ADR_14_			((0 << 16) | (0 << 8) | ( 0 << 3) | 0)
#define PAD_INDEX_DDR_DDR_ADR_15_			((0 << 16) | (0 << 8) | ( 0 << 3) | 0)
#define PAD_INDEX_DDR_DDR_CLKP				((0 << 16) | (0 << 8) | ( 0 << 3) | 0)
#define PAD_INDEX_DDR_DDR_CLKN				((0 << 16) | (0 << 8) | ( 0 << 3) | 0)
#define PAD_INDEX_DDR_DDR_ODT_0_			((0 << 16) | (0 << 8) | ( 0 << 3) | 0)
#define PAD_INDEX_DDR_DDR_ODT_1_			((0 << 16) | (0 << 8) | ( 0 << 3) | 0)
#define PAD_INDEX_DDR_DDR_WEN				((0 << 16) | (0 << 8) | ( 0 << 3) | 0)
#define PAD_INDEX_DDR_DDR_CSN_0_			((0 << 16) | (0 << 8) | ( 0 << 3) | 0)
#define PAD_INDEX_DDR_DDR_CSN_1_			((0 << 16) | (0 << 8) | ( 0 << 3) | 0)
#define PAD_INDEX_DDR_DDR_CASN				((0 << 16) | (0 << 8) | ( 0 << 3) | 0)
#define PAD_INDEX_DDR_DDR_RASN				((0 << 16) | (0 << 8) | ( 0 << 3) | 0)
#define PAD_INDEX_DDR_DDR_BA_0_				((0 << 16) | (0 << 8) | ( 0 << 3) | 0)
#define PAD_INDEX_DDR_DDR_BA_1_				((0 << 16) | (0 << 8) | ( 0 << 3) | 0)
#define PAD_INDEX_DDR_DDR_BA_2_				((0 << 16) | (0 << 8) | ( 0 << 3) | 0)
#define PAD_INDEX_DDR_DDR_CKE				((0 << 16) | (0 << 8) | ( 0 << 3) | 0)
#define PAD_INDEX_DDR_DDR_RSTN				((0 << 16) | (0 << 8) | ( 0 << 3) | 0)
#define PAD_INDEX_DDR_DDR_RETEN_N			((0 << 16) | (0 << 8) | ( 0 << 3) | 0)
#define PAD_INDEX_DDR_DDR_VREFA				((0 << 16) | (0 << 8) | ( 0 << 3) | 0)
#define PAD_INDEX_DDR_DDR_VREF0				((0 << 16) | (0 << 8) | ( 0 << 3) | 0)
#define PAD_INDEX_GMAC_RGMII_phy_txd_0_			((1 << 16) | (2 << 8) | (18 << 3) | 1)
#define PAD_INDEX_GMAC_RGMII_phy_txd_1_			((1 << 16) | (2 << 8) | (19 << 3) | 1)
#define PAD_INDEX_GMAC_RGMII_phy_txd_2_			((1 << 16) | (2 << 8) | (20 << 3) | 1)
#define PAD_INDEX_GMAC_RGMII_phy_txd_3_			((1 << 16) | (2 << 8) | (21 << 3) | 1)
#define PAD_INDEX_GMAC_RGMII_phy_txen			((1 << 16) | (2 << 8) | (22 << 3) | 1)
#define PAD_INDEX_GMAC_RGMII_clk_tx			((1 << 16) | (2 << 8) | (23 << 3) | 1)
#define PAD_INDEX_GMAC_RGMII_phy_rxd_0_			((1 << 16) | (2 << 8) | (24 << 3) | 1)
#define PAD_INDEX_GMAC_RGMII_phy_rxd_1_			((1 << 16) | (2 << 8) | (25 << 3) | 1)
#define PAD_INDEX_GMAC_RGMII_phy_rxd_2_			((1 << 16) | (2 << 8) | (26 << 3) | 1)
#define PAD_INDEX_GMAC_RGMII_phy_rxd_3_			((1 << 16) | (2 << 8) | (27 << 3) | 1)
#define PAD_INDEX_GMAC_RGMII_phy_rxdv			((1 << 16) | (2 << 8) | (28 << 3) | 1)
#define PAD_INDEX_GMAC_RGMII_clk_rx			((1 << 16) | (2 << 8) | (29 << 3) | 1)
#define PAD_INDEX_GMAC_RGMII_gmii_mdio			((1 << 16) | (2 << 8) | (30 << 3) | 1)
#define PAD_INDEX_GMAC_RGMII_gmii_mdc			((1 << 16) | (2 << 8) | (31 << 3) | 1)
#define PAD_INDEX_GPIOD_GPIO_0_				((1 << 16) | (3 << 8) | ( 0 << 3) | 0)
#define PAD_INDEX_GPIOD_GPIO_1_				((1 << 16) | (3 << 8) | ( 1 << 3) | 0)
#define PAD_INDEX_GPIOD_GPIO_2_				((1 << 16) | (3 << 8) | ( 2 << 3) | 0)
#define PAD_INDEX_GPIOD_GPIO_3_				((1 << 16) | (3 << 8) | ( 3 << 3) | 0)
#define PAD_INDEX_GPIOD_GPIO_4_				((1 << 16) | (3 << 8) | ( 4 << 3) | 0)
#define PAD_INDEX_GPIOD_GPIO_5_				((1 << 16) | (3 << 8) | ( 5 << 3) | 0)
#define PAD_INDEX_GPIOD_GPIO_6_				((1 << 16) | (3 << 8) | ( 6 << 3) | 0)
#define PAD_INDEX_GPIOD_GPIO_7_				((1 << 16) | (3 << 8) | ( 7 << 3) | 0)
#define PAD_INDEX_GPIOD_GPIO_8_				((1 << 16) | (3 << 8) | ( 8 << 3) | 0)
#define PAD_INDEX_GPIOD_GPIO_9_				((1 << 16) | (3 << 8) | ( 9 << 3) | 0)
#define PAD_INDEX_GPIOD_GPIO_10_			((1 << 16) | (3 << 8) | (10 << 3) | 0)
#define PAD_INDEX_GPIOD_GPIO_11_			((1 << 16) | (3 << 8) | (11 << 3) | 0)
#define PAD_INDEX_GPIOD_GPIO_12_			((1 << 16) | (3 << 8) | (12 << 3) | 0)
#define PAD_INDEX_GPIOD_GPIO_13_			((1 << 16) | (3 << 8) | (13 << 3) | 0)
#define PAD_INDEX_GPIOD_GPIO_14_			((1 << 16) | (3 << 8) | (14 << 3) | 0)
#define PAD_INDEX_GPIOD_GPIO_15_			((1 << 16) | (3 << 8) | (15 << 3) | 0)
#define PAD_INDEX_GPIOD_GPIO_16_			((1 << 16) | (3 << 8) | (16 << 3) | 0)
#define PAD_INDEX_GPIOD_GPIO_17_			((1 << 16) | (3 << 8) | (17 << 3) | 0)
#define PAD_INDEX_GPIOD_GPIO_18_			((1 << 16) | (3 << 8) | (18 << 3) | 0)
#define PAD_INDEX_GPIOD_GPIO_19_			((1 << 16) | (3 << 8) | (19 << 3) | 0)
#define PAD_INDEX_GPIOD_GPIO_20_			((1 << 16) | (3 << 8) | (20 << 3) | 0)
#define PAD_INDEX_GPIOD_GPIO_21_			((1 << 16) | (3 << 8) | (21 << 3) | 0)
#define PAD_INDEX_GPIOD_GPIO_22_			((1 << 16) | (3 << 8) | (22 << 3) | 0)
#define PAD_INDEX_GPIOD_GPIO_23_			((1 << 16) | (3 << 8) | (23 << 3) | 0)
#define PAD_INDEX_GPIOD_GPIO_24_			((1 << 16) | (3 << 8) | (24 << 3) | 0)
#define PAD_INDEX_GPIOD_GPIO_25_			((1 << 16) | (3 << 8) | (25 << 3) | 0)
#define PAD_INDEX_GPIOD_GPIO_26_			((1 << 16) | (3 << 8) | (26 << 3) | 0)
#define PAD_INDEX_GPIOD_GPIO_27_			((1 << 16) | (3 << 8) | (27 << 3) | 0)
#define PAD_INDEX_GPIOD_GPIO_28_			((1 << 16) | (3 << 8) | (28 << 3) | 0)
#define PAD_INDEX_GPIOD_GPIO_29_			((1 << 16) | (3 << 8) | (29 << 3) | 0)
#define PAD_INDEX_GPIOD_GPIO_30_			((1 << 16) | (3 << 8) | (30 << 3) | 0)
#define PAD_INDEX_GPIOD_GPIO_31_			((1 << 16) | (3 << 8) | (31 << 3) | 0)
#define PAD_INDEX_GMAC_RMII_clk_rmii			((1 << 16) | (3 << 8) | ( 0 << 3) | 1)
#define PAD_INDEX_MP2TSI_TDATA0				((1 << 16) | (3 << 8) | ( 0 << 3) | 4)
#define PAD_INDEX_GMAC_RMII_phy_txd_0_			((1 << 16) | (3 << 8) | ( 1 << 3) | 1)
#define PAD_INDEX_GMAC_RMII_phy_txd_1_			((1 << 16) | (3 << 8) | ( 2 << 3) | 1)
#define PAD_INDEX_MP2TSI_TSCLK0				((1 << 16) | (3 << 8) | ( 1 << 3) | 4)
#define PAD_INDEX_MP2TSI_TSYNC0				((1 << 16) | (3 << 8) | ( 2 << 3) | 4)
#define PAD_INDEX_GMAC_RMII_phy_txen			((1 << 16) | (3 << 8) | ( 3 << 3) | 1)
#define PAD_INDEX_MP2TSI_TDP0				((1 << 16) | (3 << 8) | ( 3 << 3) | 4)
#define PAD_INDEX_GMAC_RMII_phy_rxd_0_			((1 << 16) | (3 << 8) | ( 4 << 3) | 1)
#define PAD_INDEX_GMAC_RMII_phy_rxd_1_			((1 << 16) | (3 << 8) | ( 5 << 3) | 1)
#define PAD_INDEX_PDM_DATA2				((1 << 16) | (3 << 8) | ( 4 << 3) | 3)
#define PAD_INDEX_MP2TSI_TERR0				((1 << 16) | (3 << 8) | ( 4 << 3) | 4)
#define PAD_INDEX_PDM_DATA3				((1 << 16) | (3 << 8) | ( 5 << 3) | 3)
#define PAD_INDEX_MP2TSI1_TDATA0			((1 << 16) | (3 << 8) | ( 5 << 3) | 4)
#define PAD_INDEX_GMAC_RMII_phy_rxdv			((1 << 16) | (3 << 8) | ( 6 << 3) | 1)
#define PAD_INDEX_MP2TSI1_TSYNC0			((1 << 16) | (3 << 8) | ( 6 << 3) | 4)
#define PAD_INDEX_GMAC_RMII_gmii_mdio			((1 << 16) | (3 << 8) | ( 7 << 3) | 1)
#define PAD_INDEX_MP2TSI1_TDP0				((1 << 16) | (3 << 8) | ( 7 << 3) | 4)
#define PAD_INDEX_GMAC_RMII_gmii_mdc			((1 << 16) | (3 << 8) | ( 8 << 3) | 1)
#define PAD_INDEX_MP2TSI1_TERR0				((1 << 16) | (3 << 8) | ( 8 << 3) | 4)
#define PAD_INDEX_MP2TSI1_TSCLK0			((1 << 16) | (3 << 8) | ( 9 << 3) | 4)
#define PAD_INDEX_UART0_TXD				((1 << 16) | (3 << 8) | (10 << 3) | 1)
#define PAD_INDEX_UART0_RXD_SMC				((1 << 16) | (3 << 8) | (11 << 3) | 1)
#define PAD_INDEX_UART1_TXD				((1 << 16) | (3 << 8) | (12 << 3) | 1)
#define PAD_INDEX_UART1_RXD_SMC				((1 << 16) | (3 << 8) | (13 << 3) | 1)
#define PAD_INDEX_UART2_TXD				((1 << 16) | (3 << 8) | (14 << 3) | 1)
#define PAD_INDEX_UART2_RXD_SMC				((1 << 16) | (3 << 8) | (15 << 3) | 1)
#define PAD_INDEX_UART3_TXD				((1 << 16) | (3 << 8) | (16 << 3) | 1)
#define PAD_INDEX_UART3_RXD_SMC				((1 << 16) | (3 << 8) | (17 << 3) | 1)
#define PAD_INDEX_UART4_TXD				((1 << 16) | (3 << 8) | (18 << 3) | 1)
#define PAD_INDEX_UART4_RXD_SMC				((1 << 16) | (3 << 8) | (19 << 3) | 1)
#define PAD_INDEX_UART4_nCTS				((1 << 16) | (3 << 8) | (20 << 3) | 1)
#define PAD_INDEX_UART4_DE				((1 << 16) | (3 << 8) | (20 << 3) | 2)
#define PAD_INDEX_UART4_nRTS				((1 << 16) | (3 << 8) | (21 << 3) | 1)
#define PAD_INDEX_UART4_RE				((1 << 16) | (3 << 8) | (21 << 3) | 2)
#define PAD_INDEX_UART5_TXD				((1 << 16) | (3 << 8) | (22 << 3) | 1)
#define PAD_INDEX_UART5_RXD_SMC				((1 << 16) | (3 << 8) | (23 << 3) | 1)
#define PAD_INDEX_UART5_nCTS				((1 << 16) | (3 << 8) | (24 << 3) | 1)
#define PAD_INDEX_UART5_DE				((1 << 16) | (3 << 8) | (24 << 3) | 2)
#define PAD_INDEX_UART5_nRTS				((1 << 16) | (3 << 8) | (25 << 3) | 1)
#define PAD_INDEX_UART5_RE				((1 << 16) | (3 << 8) | (25 << 3) | 2)
#define PAD_INDEX_UART6_TXD				((1 << 16) | (3 << 8) | (26 << 3) | 1)
#define PAD_INDEX_UART6_RXD_SMC				((1 << 16) | (3 << 8) | (27 << 3) | 1)
#define PAD_INDEX_UART6_nCTS				((1 << 16) | (3 << 8) | (28 << 3) | 1)
#define PAD_INDEX_UART6_SIR_IN				((1 << 16) | (3 << 8) | (28 << 3) | 2)
#define PAD_INDEX_UART6_nRTS				((1 << 16) | (3 << 8) | (29 << 3) | 1)
#define PAD_INDEX_UART6_SIR_OUT_n			((1 << 16) | (3 << 8) | (29 << 3) | 2)
#define PAD_INDEX_CAN_CAN_TX				((1 << 16) | (3 << 8) | (30 << 3) | 1)
#define PAD_INDEX_UART_DE				((1 << 16) | (3 << 8) | (30 << 3) | 2)
#define PAD_INDEX_CMU_SYS_0__PADOUT_3__CLK_AXI_CLK	((1 << 16) | (3 << 8) | (30 << 3) | 4)
#define PAD_INDEX_CAN_CAN_RX				((1 << 16) | (3 << 8) | (31 << 3) | 1)
#define PAD_INDEX_UART_RE				((1 << 16) | (3 << 8) | (31 << 3) | 2)
#define PAD_INDEX_CMU_SYS_0__PADOUT_4__CLK_AXI_CLK	((1 << 16) | (3 << 8) | (31 << 3) | 4)
#define PAD_INDEX_GPIOE_GPIO_0_				((1 << 16) | (4 << 8) | ( 0 << 3) | 0)
#define PAD_INDEX_GPIOE_GPIO_1_				((1 << 16) | (4 << 8) | ( 1 << 3) | 0)
#define PAD_INDEX_GPIOE_GPIO_2_				((1 << 16) | (4 << 8) | ( 2 << 3) | 0)
#define PAD_INDEX_GPIOE_GPIO_3_				((1 << 16) | (4 << 8) | ( 3 << 3) | 0)
#define PAD_INDEX_GPIOE_GPIO_4_				((1 << 16) | (4 << 8) | ( 4 << 3) | 0)
#define PAD_INDEX_GPIOE_GPIO_5_				((1 << 16) | (4 << 8) | ( 5 << 3) | 0)
#define PAD_INDEX_GPIOE_GPIO_6_				((1 << 16) | (4 << 8) | ( 6 << 3) | 0)
#define PAD_INDEX_GPIOE_GPIO_7_				((1 << 16) | (4 << 8) | ( 7 << 3) | 0)
#define PAD_INDEX_GPIOE_GPIO_8_				((1 << 16) | (4 << 8) | ( 8 << 3) | 0)
#define PAD_INDEX_GPIOE_GPIO_9_				((1 << 16) | (4 << 8) | ( 9 << 3) | 0)
#define PAD_INDEX_GPIOE_GPIO_10_			((1 << 16) | (4 << 8) | (10 << 3) | 0)
#define PAD_INDEX_GPIOE_GPIO_11_			((1 << 16) | (4 << 8) | (11 << 3) | 0)
#define PAD_INDEX_GPIOE_GPIO_12_			((1 << 16) | (4 << 8) | (12 << 3) | 0)
#define PAD_INDEX_GPIOE_GPIO_13_			((1 << 16) | (4 << 8) | (13 << 3) | 0)
#define PAD_INDEX_GPIOE_GPIO_14_			((1 << 16) | (4 << 8) | (14 << 3) | 0)
#define PAD_INDEX_GPIOE_GPIO_15_			((1 << 16) | (4 << 8) | (15 << 3) | 0)
#define PAD_INDEX_CAN1_CAN_TX				((1 << 16) | (4 << 8) | ( 0 << 3) | 1)
#define PAD_INDEX_UART1_DE				((1 << 16) | (4 << 8) | ( 0 << 3) | 2)
#define PAD_INDEX_CAN1_CAN_RX				((1 << 16) | (4 << 8) | ( 1 << 3) | 1)
#define PAD_INDEX_UART1_RE				((1 << 16) | (4 << 8) | ( 1 << 3) | 2)
#define PAD_INDEX_CMU_CPU_CLKMUXOUT			((1 << 16) | (4 << 8) | ( 2 << 3) | 4)
#define PAD_INDEX_CMU_DDR_CLKMUXOUT			((1 << 16) | (4 << 8) | ( 3 << 3) | 4)
#define PAD_INDEX_CMU_USB_CLKMUXOUT			((1 << 16) | (4 << 8) | ( 4 << 3) | 4)
#define PAD_INDEX_CMU_MM_CLKMUXOUT			((1 << 16) | (4 << 8) | ( 6 << 3) | 4)
#define PAD_INDEX_CMU_SRC_CLKMUXOUT			((1 << 16) | (4 << 8) | ( 7 << 3) | 4)
#define PAD_INDEX_CMU_SYS_CLKMUXOUT			((1 << 16) | (4 << 8) | ( 8 << 3) | 4)
#define PAD_INDEX_VIP_CLK0				((1 << 16) | (4 << 8) | (10 << 3) | 1)
#define PAD_INDEX_VIP_VDE0				((1 << 16) | (4 << 8) | (11 << 3) | 1)
#define PAD_INDEX_VIP_HSYNC0				((1 << 16) | (4 << 8) | (12 << 3) | 1)
#define PAD_INDEX_VIP_VSYNC0				((1 << 16) | (4 << 8) | (13 << 3) | 1)
#define PAD_INDEX_VIP_FIELD0				((1 << 16) | (4 << 8) | (14 << 3) | 1)
#define PAD_INDEX_VIP_PADOUT_CLK0			((1 << 16) | (4 << 8) | (15 << 3) | 1)
#define PAD_INDEX_LVDS_ROUT				((0 << 16) | (0 << 8) | ( 0 << 3) | 0)
#define PAD_INDEX_LVDS_TAN				((0 << 16) | (0 << 8) | ( 0 << 3) | 0)
#define PAD_INDEX_LVDS_TAP				((0 << 16) | (0 << 8) | ( 0 << 3) | 0)
#define PAD_INDEX_LVDS_TBN				((0 << 16) | (0 << 8) | ( 0 << 3) | 0)
#define PAD_INDEX_LVDS_TBP				((0 << 16) | (0 << 8) | ( 0 << 3) | 0)
#define PAD_INDEX_LVDS_TCN				((0 << 16) | (0 << 8) | ( 0 << 3) | 0)
#define PAD_INDEX_LVDS_TCP				((0 << 16) | (0 << 8) | ( 0 << 3) | 0)
#define PAD_INDEX_LVDS_TCLKN				((0 << 16) | (0 << 8) | ( 0 << 3) | 0)
#define PAD_INDEX_LVDS_TCLKP				((0 << 16) | (0 << 8) | ( 0 << 3) | 0)
#define PAD_INDEX_LVDS_TDN				((0 << 16) | (0 << 8) | ( 0 << 3) | 0)
#define PAD_INDEX_LVDS_TDP				((0 << 16) | (0 << 8) | ( 0 << 3) | 0)

#define PAD_INDEX_GPIOE_GPIO_16_			0
#define PAD_INDEX_GPIOE_GPIO_17_			0
#define PAD_INDEX_GPIOE_GPIO_18_			0
#define PAD_INDEX_GPIOE_GPIO_19_			0
#define PAD_INDEX_GPIOE_GPIO_20_			0
#define PAD_INDEX_GPIOE_GPIO_21_			0
#define PAD_INDEX_GPIOE_GPIO_22_			0
#define PAD_INDEX_GPIOE_GPIO_23_			0
#define PAD_INDEX_GPIOE_GPIO_24_			0
#define PAD_INDEX_GPIOE_GPIO_25_			0
#define PAD_INDEX_GPIOE_GPIO_26_			0
#define PAD_INDEX_GPIOE_GPIO_27_			0
#define PAD_INDEX_GPIOE_GPIO_28_			0
#define PAD_INDEX_GPIOE_GPIO_29_			0
#define PAD_INDEX_GPIOE_GPIO_30_			0
#define PAD_INDEX_GPIOE_GPIO_31_			0
#define PAD_INDEX_SPI0_MISO				0
#define PAD_INDEX_SPI0_MOSI				0
#define PAD_INDEX_SPI1_MO_IO0				0
#define PAD_INDEX_SPI1_MI_IO1				0
#define PAD_INDEX_SPI1_IO2				0
#define PAD_INDEX_SPI1_IO3				0
#define PAD_INDEX_SPI2_MO_IO0				0
#define PAD_INDEX_SPI2_MI_IO1				0
#define PAD_INDEX_SPI2_IO2				0
#define PAD_INDEX_SPI2_IO3				0
#define PAD_INDEX_SDMMC1_CDATA_4_			0
#define PAD_INDEX_SDMMC1_CDATA_5_			0
#define PAD_INDEX_SDMMC1_CDATA_6_			0
#define PAD_INDEX_SDMMC1_CDATA_7_			0
#define PAD_INDEX_SDMMC1_CDATASTROBE			0
#define PAD_INDEX_SDMMC2_CDATA_4_			0
#define PAD_INDEX_SDMMC2_CDATA_5_			0
#define PAD_INDEX_SDMMC2_CDATA_6_			0
#define PAD_INDEX_SDMMC2_CDATA_7_			0
#define PAD_INDEX_SDMMC2_CDATASTROBE			0
#define PAD_INDEX_UART0_nCTS				0
#define PAD_INDEX_UART0_nRTS				0
#define PAD_INDEX_UART0_SIR_IN				0
#define PAD_INDEX_UART0_SIR_OUT_n			0
#define PAD_INDEX_UART1_nCTS				0
#define PAD_INDEX_UART1_nRTS				0
#define PAD_INDEX_UART1_SIR_IN				0
#define PAD_INDEX_UART1_SIR_OUT_n			0
#define PAD_INDEX_UART2_nCTS				0
#define PAD_INDEX_UART2_DE				0
#define PAD_INDEX_UART2_nRTS				0
#define PAD_INDEX_UART2_RE				0
#define PAD_INDEX_UART2_SIR_IN				0
#define PAD_INDEX_UART2_SIR_OUT_n			0
#define PAD_INDEX_UART3_nCTS				0
#define PAD_INDEX_UART3_DE				0
#define PAD_INDEX_UART3_nRTS				0
#define PAD_INDEX_UART3_RE				0
#define PAD_INDEX_UART3_SIR_IN				0
#define PAD_INDEX_UART3_SIR_OUT_n			0
#define PAD_INDEX_UART4_SIR_IN				0
#define PAD_INDEX_UART4_SIR_OUT_n			0
#define PAD_INDEX_UART5_SIR_IN				0
#define PAD_INDEX_UART5_SIR_OUT_n			0
#define PAD_INDEX_UART6_DE				0
#define PAD_INDEX_UART6_RE				0

#endif // #define __SIP_S31NX_IO_MUX_H__
