INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Computer_Programming/Logic_Designer/LogicDesignLAB/lab3/Lab3_AQ1/Lab3_AQ1.srcs/sources_1/imports/Ad_Sources/Lab3_TeamX_LFSR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LFSR
INFO: [VRFC 10-311] analyzing module LFSR_lookinside
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Computer_Programming/Logic_Designer/LogicDesignLAB/lab3/Lab3_AQ1/Lab3_AQ1.srcs/sources_1/new/Lab3_AQ1_LSFR_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Lab3_AQ1_LSFR_tb
