Warning (10268): Verilog HDL information at Lab4.v(16): always construct contains both blocking and non-blocking assignments File: C:/Users/Reuben/Github/EECS3201/Lab4/Lab4.v Line: 16
