

================================================================
== Vitis HLS Report for 'pu_kernel_2'
================================================================
* Date:           Mon Sep  1 15:55:13 2025

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        spmm_prj
* Solution:       sol1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  2.920 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +--------------------------------------------------------+---------------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |                                                        |                                             |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
        |                        Instance                        |                    Module                   |   min   |   max   |    min    |    max    | min | max |   Type  |
        +--------------------------------------------------------+---------------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |grp_pu_kernel_2_Pipeline_pu_save_stream_into_pu_fu_379  |pu_kernel_2_Pipeline_pu_save_stream_into_pu  |        6|        6|  24.000 ns|  24.000 ns|    6|    6|       no|
        |grp_pu_kernel_2_Pipeline_VITIS_LOOP_164_1_fu_389        |pu_kernel_2_Pipeline_VITIS_LOOP_164_1        |        ?|        ?|          ?|          ?|    ?|    ?|       no|
        +--------------------------------------------------------+---------------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+

        * Loop: 
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                     |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name      |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- move_B_to_BRAM     |        ?|        ?|         ?|          -|          -|     4|        no|
        | + VITIS_LOOP_114_1  |        ?|        ?|         3|          -|          -|     ?|        no|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 21
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 21 
6 --> 7 18 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 5 
19 --> 20 
20 --> 18 
21 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.93>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 22 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%Dlen = alloca i32 1"   --->   Operation 23 'alloca' 'Dlen' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (1.24ns)   --->   "%Dbuf = alloca i64 1" [src/spmm_device_fpga.cpp:143->src/spmm_device_fpga.cpp:224]   --->   Operation 24 'alloca' 'Dbuf' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 61278> <RAM>
ST_1 : Operation 25 [1/1] (0.69ns)   --->   "%tile_value = alloca i64 1" [src/spmm_device_fpga.cpp:148->src/spmm_device_fpga.cpp:224]   --->   Operation 25 'alloca' 'tile_value' <Predicate = true> <Delay = 0.69>
ST_1 : Operation 26 [1/1] (0.69ns)   --->   "%tile_y = alloca i64 1" [src/spmm_device_fpga.cpp:148->src/spmm_device_fpga.cpp:224]   --->   Operation 26 'alloca' 'tile_y' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_1 : Operation 27 [1/1] (0.63ns)   --->   "%tile_ref = alloca i64 1" [src/spmm_device_fpga.cpp:149->src/spmm_device_fpga.cpp:224]   --->   Operation 27 'alloca' 'tile_ref' <Predicate = true> <Delay = 0.63> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 4> <RAM>
ST_1 : Operation 28 [1/1] (0.69ns)   --->   "%p_v_value = alloca i64 1" [src/spmm_device_fpga.cpp:151->src/spmm_device_fpga.cpp:224]   --->   Operation 28 'alloca' 'p_v_value' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_1 : Operation 29 [1/1] (0.69ns)   --->   "%p_v_y = alloca i64 1" [src/spmm_device_fpga.cpp:151->src/spmm_device_fpga.cpp:224]   --->   Operation 29 'alloca' 'p_v_y' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_1 : Operation 30 [1/1] (0.63ns)   --->   "%p_ref = alloca i64 1" [src/spmm_device_fpga.cpp:151->src/spmm_device_fpga.cpp:224]   --->   Operation 30 'alloca' 'p_ref' <Predicate = true> <Delay = 0.63> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 4> <RAM>
ST_1 : Operation 31 [1/1] (1.23ns)   --->   "%s_23_read = read i388 @_ssdm_op_Read.ap_fifo.volatile.i388P0A, i388 %s_23" [src/spmm_device_fpga.cpp:151->src/spmm_device_fpga.cpp:224]   --->   Operation 31 'read' 's_23_read' <Predicate = true> <Delay = 1.23> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 388> <Depth = 16> <FIFO>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%trunc_ln151 = trunc i388 %s_23_read" [src/spmm_device_fpga.cpp:151->src/spmm_device_fpga.cpp:224]   --->   Operation 32 'trunc' 'trunc_ln151' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%trunc_ln151_s = partselect i32 @_ssdm_op_PartSelect.i32.i388.i32.i32, i388 %s_23_read, i32 64, i32 95" [src/spmm_device_fpga.cpp:151->src/spmm_device_fpga.cpp:224]   --->   Operation 33 'partselect' 'trunc_ln151_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%trunc_ln151_1 = partselect i32 @_ssdm_op_PartSelect.i32.i388.i32.i32, i388 %s_23_read, i32 160, i32 191" [src/spmm_device_fpga.cpp:151->src/spmm_device_fpga.cpp:224]   --->   Operation 34 'partselect' 'trunc_ln151_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%trunc_ln151_2 = partselect i32 @_ssdm_op_PartSelect.i32.i388.i32.i32, i388 %s_23_read, i32 192, i32 223" [src/spmm_device_fpga.cpp:151->src/spmm_device_fpga.cpp:224]   --->   Operation 35 'partselect' 'trunc_ln151_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%trunc_ln151_3 = partselect i32 @_ssdm_op_PartSelect.i32.i388.i32.i32, i388 %s_23_read, i32 256, i32 287" [src/spmm_device_fpga.cpp:151->src/spmm_device_fpga.cpp:224]   --->   Operation 36 'partselect' 'trunc_ln151_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%trunc_ln151_4 = partselect i32 @_ssdm_op_PartSelect.i32.i388.i32.i32, i388 %s_23_read, i32 288, i32 319" [src/spmm_device_fpga.cpp:151->src/spmm_device_fpga.cpp:224]   --->   Operation 37 'partselect' 'trunc_ln151_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%trunc_ln151_5 = partselect i32 @_ssdm_op_PartSelect.i32.i388.i32.i32, i388 %s_23_read, i32 352, i32 383" [src/spmm_device_fpga.cpp:151->src/spmm_device_fpga.cpp:224]   --->   Operation 38 'partselect' 'trunc_ln151_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i388.i32, i388 %s_23_read, i32 384" [src/spmm_device_fpga.cpp:151->src/spmm_device_fpga.cpp:224]   --->   Operation 39 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%tmp_4 = bitselect i1 @_ssdm_op_BitSelect.i1.i388.i32, i388 %s_23_read, i32 385" [src/spmm_device_fpga.cpp:151->src/spmm_device_fpga.cpp:224]   --->   Operation 40 'bitselect' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%tmp_5 = bitselect i1 @_ssdm_op_BitSelect.i1.i388.i32, i388 %s_23_read, i32 386" [src/spmm_device_fpga.cpp:151->src/spmm_device_fpga.cpp:224]   --->   Operation 41 'bitselect' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%tmp_6 = bitselect i1 @_ssdm_op_BitSelect.i1.i388.i32, i388 %s_23_read, i32 387" [src/spmm_device_fpga.cpp:151->src/spmm_device_fpga.cpp:224]   --->   Operation 42 'bitselect' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%bitcast_ln151 = bitcast i32 %trunc_ln151" [src/spmm_device_fpga.cpp:151->src/spmm_device_fpga.cpp:224]   --->   Operation 43 'bitcast' 'bitcast_ln151' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%p_v_value_addr = getelementptr i32 %p_v_value, i64 0, i64 0" [src/spmm_device_fpga.cpp:151->src/spmm_device_fpga.cpp:224]   --->   Operation 44 'getelementptr' 'p_v_value_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.69ns)   --->   "%store_ln151 = store i32 %bitcast_ln151, i2 %p_v_value_addr" [src/spmm_device_fpga.cpp:151->src/spmm_device_fpga.cpp:224]   --->   Operation 45 'store' 'store_ln151' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%p_v_y_addr = getelementptr i32 %p_v_y, i64 0, i64 0" [src/spmm_device_fpga.cpp:151->src/spmm_device_fpga.cpp:224]   --->   Operation 46 'getelementptr' 'p_v_y_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.69ns)   --->   "%store_ln151 = store i32 %trunc_ln151_s, i2 %p_v_y_addr" [src/spmm_device_fpga.cpp:151->src/spmm_device_fpga.cpp:224]   --->   Operation 47 'store' 'store_ln151' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%tmp_7_i = partselect i32 @_ssdm_op_PartSelect.i32.i388.i32.i32, i388 %s_23_read, i32 96, i32 127" [src/spmm_device_fpga.cpp:151->src/spmm_device_fpga.cpp:224]   --->   Operation 48 'partselect' 'tmp_7_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%bitcast_ln151_4 = bitcast i32 %tmp_7_i" [src/spmm_device_fpga.cpp:151->src/spmm_device_fpga.cpp:224]   --->   Operation 49 'bitcast' 'bitcast_ln151_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%p_v_value_addr_4 = getelementptr i32 %p_v_value, i64 0, i64 1" [src/spmm_device_fpga.cpp:151->src/spmm_device_fpga.cpp:224]   --->   Operation 50 'getelementptr' 'p_v_value_addr_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.69ns)   --->   "%store_ln151 = store i32 %bitcast_ln151_4, i2 %p_v_value_addr_4" [src/spmm_device_fpga.cpp:151->src/spmm_device_fpga.cpp:224]   --->   Operation 51 'store' 'store_ln151' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%p_v_y_addr_4 = getelementptr i32 %p_v_y, i64 0, i64 1" [src/spmm_device_fpga.cpp:151->src/spmm_device_fpga.cpp:224]   --->   Operation 52 'getelementptr' 'p_v_y_addr_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.69ns)   --->   "%store_ln151 = store i32 %trunc_ln151_1, i2 %p_v_y_addr_4" [src/spmm_device_fpga.cpp:151->src/spmm_device_fpga.cpp:224]   --->   Operation 53 'store' 'store_ln151' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%p_ref_addr = getelementptr i1 %p_ref, i64 0, i64 0" [src/spmm_device_fpga.cpp:151->src/spmm_device_fpga.cpp:224]   --->   Operation 54 'getelementptr' 'p_ref_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.63ns)   --->   "%store_ln151 = store i1 %tmp, i2 %p_ref_addr" [src/spmm_device_fpga.cpp:151->src/spmm_device_fpga.cpp:224]   --->   Operation 55 'store' 'store_ln151' <Predicate = true> <Delay = 0.63> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 4> <RAM>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%p_ref_addr_4 = getelementptr i1 %p_ref, i64 0, i64 1" [src/spmm_device_fpga.cpp:151->src/spmm_device_fpga.cpp:224]   --->   Operation 56 'getelementptr' 'p_ref_addr_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.63ns)   --->   "%store_ln151 = store i1 %tmp_4, i2 %p_ref_addr_4" [src/spmm_device_fpga.cpp:151->src/spmm_device_fpga.cpp:224]   --->   Operation 57 'store' 'store_ln151' <Predicate = true> <Delay = 0.63> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 4> <RAM>
ST_1 : Operation 58 [1/1] (0.38ns)   --->   "%store_ln111 = store i32 0, i32 %Dlen" [src/spmm_device_fpga.cpp:111]   --->   Operation 58 'store' 'store_ln111' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 59 [1/1] (0.38ns)   --->   "%store_ln111 = store i3 0, i3 %i" [src/spmm_device_fpga.cpp:111]   --->   Operation 59 'store' 'store_ln111' <Predicate = true> <Delay = 0.38>

State 2 <SV = 1> <Delay = 0.69>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%bitcast_ln151_5 = bitcast i32 %trunc_ln151_2" [src/spmm_device_fpga.cpp:151->src/spmm_device_fpga.cpp:224]   --->   Operation 60 'bitcast' 'bitcast_ln151_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%p_v_value_addr_5 = getelementptr i32 %p_v_value, i64 0, i64 2" [src/spmm_device_fpga.cpp:151->src/spmm_device_fpga.cpp:224]   --->   Operation 61 'getelementptr' 'p_v_value_addr_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (0.69ns)   --->   "%store_ln151 = store i32 %bitcast_ln151_5, i2 %p_v_value_addr_5" [src/spmm_device_fpga.cpp:151->src/spmm_device_fpga.cpp:224]   --->   Operation 62 'store' 'store_ln151' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%p_v_y_addr_5 = getelementptr i32 %p_v_y, i64 0, i64 2" [src/spmm_device_fpga.cpp:151->src/spmm_device_fpga.cpp:224]   --->   Operation 63 'getelementptr' 'p_v_y_addr_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 64 [1/1] (0.69ns)   --->   "%store_ln151 = store i32 %trunc_ln151_3, i2 %p_v_y_addr_5" [src/spmm_device_fpga.cpp:151->src/spmm_device_fpga.cpp:224]   --->   Operation 64 'store' 'store_ln151' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%bitcast_ln151_6 = bitcast i32 %trunc_ln151_4" [src/spmm_device_fpga.cpp:151->src/spmm_device_fpga.cpp:224]   --->   Operation 65 'bitcast' 'bitcast_ln151_6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "%p_v_value_addr_6 = getelementptr i32 %p_v_value, i64 0, i64 3" [src/spmm_device_fpga.cpp:151->src/spmm_device_fpga.cpp:224]   --->   Operation 66 'getelementptr' 'p_v_value_addr_6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 67 [1/1] (0.69ns)   --->   "%store_ln151 = store i32 %bitcast_ln151_6, i2 %p_v_value_addr_6" [src/spmm_device_fpga.cpp:151->src/spmm_device_fpga.cpp:224]   --->   Operation 67 'store' 'store_ln151' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_2 : Operation 68 [1/1] (0.00ns)   --->   "%p_v_y_addr_6 = getelementptr i32 %p_v_y, i64 0, i64 3" [src/spmm_device_fpga.cpp:151->src/spmm_device_fpga.cpp:224]   --->   Operation 68 'getelementptr' 'p_v_y_addr_6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 69 [1/1] (0.69ns)   --->   "%store_ln151 = store i32 %trunc_ln151_5, i2 %p_v_y_addr_6" [src/spmm_device_fpga.cpp:151->src/spmm_device_fpga.cpp:224]   --->   Operation 69 'store' 'store_ln151' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_2 : Operation 70 [1/1] (0.00ns)   --->   "%p_ref_addr_5 = getelementptr i1 %p_ref, i64 0, i64 2" [src/spmm_device_fpga.cpp:151->src/spmm_device_fpga.cpp:224]   --->   Operation 70 'getelementptr' 'p_ref_addr_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 71 [1/1] (0.63ns)   --->   "%store_ln151 = store i1 %tmp_5, i2 %p_ref_addr_5" [src/spmm_device_fpga.cpp:151->src/spmm_device_fpga.cpp:224]   --->   Operation 71 'store' 'store_ln151' <Predicate = true> <Delay = 0.63> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 4> <RAM>
ST_2 : Operation 72 [1/1] (0.00ns)   --->   "%p_ref_addr_6 = getelementptr i1 %p_ref, i64 0, i64 3" [src/spmm_device_fpga.cpp:151->src/spmm_device_fpga.cpp:224]   --->   Operation 72 'getelementptr' 'p_ref_addr_6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 73 [1/1] (0.63ns)   --->   "%store_ln151 = store i1 %tmp_6, i2 %p_ref_addr_6" [src/spmm_device_fpga.cpp:151->src/spmm_device_fpga.cpp:224]   --->   Operation 73 'store' 'store_ln151' <Predicate = true> <Delay = 0.63> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 4> <RAM>

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 74 [2/2] (0.00ns)   --->   "%call_ln0 = call void @pu_kernel.2_Pipeline_pu_save_stream_into_pu, i32 %p_v_value, i32 %p_v_y, i32 %tile_value, i32 %tile_y, i1 %p_ref, i1 %tile_ref"   --->   Operation 74 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 75 [1/1] (0.00ns)   --->   "%K_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %K"   --->   Operation 75 'read' 'K_read' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 76 [1/1] (0.00ns)   --->   "%B3_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %B3"   --->   Operation 76 'read' 'B3_read' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 77 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i30 @_ssdm_op_PartSelect.i30.i32.i32.i32, i32 %K_read, i32 2, i32 31" [src/spmm_device_fpga.cpp:219]   --->   Operation 77 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 78 [1/1] (0.00ns)   --->   "%K_cast10_i = zext i30 %trunc_ln" [src/spmm_device_fpga.cpp:219]   --->   Operation 78 'zext' 'K_cast10_i' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 79 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i388 %s_23, void @empty_23, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 79 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 80 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem5, void @empty_34, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_33, void @empty_13, void @empty_14, i32 16, i32 16, i32 16, i32 16, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 80 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 81 [1/1] (0.00ns)   --->   "%specmemcore_ln145 = specmemcore void @_ssdm_op_SpecMemCore, i32 %Dbuf, i64 666, i64 22, i64 18446744073709551615" [src/spmm_device_fpga.cpp:145->src/spmm_device_fpga.cpp:224]   --->   Operation 81 'specmemcore' 'specmemcore_ln145' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 82 [1/2] (0.00ns)   --->   "%call_ln0 = call void @pu_kernel.2_Pipeline_pu_save_stream_into_pu, i32 %p_v_value, i32 %p_v_y, i32 %tile_value, i32 %tile_y, i1 %p_ref, i1 %tile_ref"   --->   Operation 82 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 83 [1/1] (0.00ns)   --->   "%br_ln111 = br void %for.body.i.i" [src/spmm_device_fpga.cpp:111]   --->   Operation 83 'br' 'br_ln111' <Predicate = true> <Delay = 0.00>

State 5 <SV = 4> <Delay = 0.63>
ST_5 : Operation 84 [1/1] (0.00ns)   --->   "%i_7 = load i3 %i" [src/spmm_device_fpga.cpp:111]   --->   Operation 84 'load' 'i_7' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 85 [1/1] (0.49ns)   --->   "%icmp_ln111 = icmp_eq  i3 %i_7, i3 4" [src/spmm_device_fpga.cpp:111]   --->   Operation 85 'icmp' 'icmp_ln111' <Predicate = true> <Delay = 0.49> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 86 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4"   --->   Operation 86 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 87 [1/1] (0.57ns)   --->   "%add_ln111 = add i3 %i_7, i3 1" [src/spmm_device_fpga.cpp:111]   --->   Operation 87 'add' 'add_ln111' <Predicate = true> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 88 [1/1] (0.00ns)   --->   "%br_ln111 = br i1 %icmp_ln111, void %for.body.i.split.i, void %for.inc22.i.preheader" [src/spmm_device_fpga.cpp:111]   --->   Operation 88 'br' 'br_ln111' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 89 [1/1] (0.00ns)   --->   "%zext_ln111 = zext i3 %i_7" [src/spmm_device_fpga.cpp:111]   --->   Operation 89 'zext' 'zext_ln111' <Predicate = (!icmp_ln111)> <Delay = 0.00>
ST_5 : Operation 90 [1/1] (0.00ns)   --->   "%tile_ref_addr = getelementptr i1 %tile_ref, i64 0, i64 %zext_ln111" [src/spmm_device_fpga.cpp:113]   --->   Operation 90 'getelementptr' 'tile_ref_addr' <Predicate = (!icmp_ln111)> <Delay = 0.00>
ST_5 : Operation 91 [2/2] (0.63ns)   --->   "%tile_ref_load = load i2 %tile_ref_addr" [src/spmm_device_fpga.cpp:113]   --->   Operation 91 'load' 'tile_ref_load' <Predicate = (!icmp_ln111)> <Delay = 0.63> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 4> <RAM>
ST_5 : Operation 92 [2/2] (0.00ns)   --->   "%call_ln219 = call void @pu_kernel.2_Pipeline_VITIS_LOOP_164_1, i32 %tile_value, i32 %tile_y, i32 %Dbuf, i30 %trunc_ln" [src/spmm_device_fpga.cpp:219]   --->   Operation 92 'call' 'call_ln219' <Predicate = (icmp_ln111)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 0.69>
ST_6 : Operation 93 [1/1] (0.00ns)   --->   "%Dlen_load = load i32 %Dlen" [src/spmm_device_fpga.cpp:111]   --->   Operation 93 'load' 'Dlen_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 94 [1/1] (0.00ns)   --->   "%trunc_ln111 = trunc i32 %Dlen_load" [src/spmm_device_fpga.cpp:111]   --->   Operation 94 'trunc' 'trunc_ln111' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 95 [1/1] (0.00ns)   --->   "%specpipeline_ln112 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_14" [src/spmm_device_fpga.cpp:112]   --->   Operation 95 'specpipeline' 'specpipeline_ln112' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 96 [1/1] (0.00ns)   --->   "%specloopname_ln146 = specloopname void @_ssdm_op_SpecLoopName, void @empty_31" [src/spmm_device_fpga.cpp:146->src/spmm_device_fpga.cpp:224]   --->   Operation 96 'specloopname' 'specloopname_ln146' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 97 [1/2] (0.63ns)   --->   "%tile_ref_load = load i2 %tile_ref_addr" [src/spmm_device_fpga.cpp:113]   --->   Operation 97 'load' 'tile_ref_load' <Predicate = true> <Delay = 0.63> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 4> <RAM>
ST_6 : Operation 98 [1/1] (0.00ns)   --->   "%br_ln113 = br i1 %tile_ref_load, void %VITIS_LOOP_114_1.i.i, void %for.inc14.i.i" [src/spmm_device_fpga.cpp:113]   --->   Operation 98 'br' 'br_ln113' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 99 [1/1] (0.00ns)   --->   "%tile_y_addr = getelementptr i32 %tile_y, i64 0, i64 %zext_ln111" [src/spmm_device_fpga.cpp:111]   --->   Operation 99 'getelementptr' 'tile_y_addr' <Predicate = (!tile_ref_load)> <Delay = 0.00>
ST_6 : Operation 100 [2/2] (0.69ns)   --->   "%tile_y_load = load i2 %tile_y_addr" [src/spmm_device_fpga.cpp:111]   --->   Operation 100 'load' 'tile_y_load' <Predicate = (!tile_ref_load)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>

State 7 <SV = 6> <Delay = 0.69>
ST_7 : Operation 101 [1/2] (0.69ns)   --->   "%tile_y_load = load i2 %tile_y_addr" [src/spmm_device_fpga.cpp:111]   --->   Operation 101 'load' 'tile_y_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>

State 8 <SV = 7> <Delay = 2.29>
ST_8 : Operation 102 [2/2] (2.29ns)   --->   "%mul_i_i = mul i32 %tile_y_load, i32 %K_cast10_i" [src/spmm_device_fpga.cpp:111]   --->   Operation 102 'mul' 'mul_i_i' <Predicate = true> <Delay = 2.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 2.29>
ST_9 : Operation 103 [1/2] (2.29ns)   --->   "%mul_i_i = mul i32 %tile_y_load, i32 %K_cast10_i" [src/spmm_device_fpga.cpp:111]   --->   Operation 103 'mul' 'mul_i_i' <Predicate = true> <Delay = 2.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 1.14>
ST_10 : Operation 104 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %mul_i_i, i2 0" [src/spmm_device_fpga.cpp:114]   --->   Operation 104 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 105 [1/1] (0.00ns)   --->   "%zext_ln114 = zext i34 %shl_ln" [src/spmm_device_fpga.cpp:114]   --->   Operation 105 'zext' 'zext_ln114' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 106 [1/1] (1.14ns)   --->   "%add_ln114 = add i64 %zext_ln114, i64 %B3_read" [src/spmm_device_fpga.cpp:114]   --->   Operation 106 'add' 'add_ln114' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 107 [1/1] (0.00ns)   --->   "%trunc_ln9 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln114, i32 2, i32 63" [src/spmm_device_fpga.cpp:114]   --->   Operation 107 'partselect' 'trunc_ln9' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 108 [1/1] (0.00ns)   --->   "%sext_ln114 = sext i62 %trunc_ln9" [src/spmm_device_fpga.cpp:114]   --->   Operation 108 'sext' 'sext_ln114' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 109 [1/1] (0.00ns)   --->   "%gmem5_addr = getelementptr i32 %gmem5, i64 %sext_ln114" [src/spmm_device_fpga.cpp:114]   --->   Operation 109 'getelementptr' 'gmem5_addr' <Predicate = true> <Delay = 0.00>

State 11 <SV = 10> <Delay = 2.92>
ST_11 : Operation 110 [7/7] (2.92ns)   --->   "%empty_50 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem5_addr, i32 %K_cast10_i" [src/spmm_device_fpga.cpp:114]   --->   Operation 110 'readreq' 'empty_50' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 12 <SV = 11> <Delay = 2.92>
ST_12 : Operation 111 [6/7] (2.92ns)   --->   "%empty_50 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem5_addr, i32 %K_cast10_i" [src/spmm_device_fpga.cpp:114]   --->   Operation 111 'readreq' 'empty_50' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 13 <SV = 12> <Delay = 2.92>
ST_13 : Operation 112 [5/7] (2.92ns)   --->   "%empty_50 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem5_addr, i32 %K_cast10_i" [src/spmm_device_fpga.cpp:114]   --->   Operation 112 'readreq' 'empty_50' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 14 <SV = 13> <Delay = 2.92>
ST_14 : Operation 113 [4/7] (2.92ns)   --->   "%empty_50 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem5_addr, i32 %K_cast10_i" [src/spmm_device_fpga.cpp:114]   --->   Operation 113 'readreq' 'empty_50' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 15 <SV = 14> <Delay = 2.92>
ST_15 : Operation 114 [3/7] (2.92ns)   --->   "%empty_50 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem5_addr, i32 %K_cast10_i" [src/spmm_device_fpga.cpp:114]   --->   Operation 114 'readreq' 'empty_50' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 16 <SV = 15> <Delay = 2.92>
ST_16 : Operation 115 [2/7] (2.92ns)   --->   "%empty_50 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem5_addr, i32 %K_cast10_i" [src/spmm_device_fpga.cpp:114]   --->   Operation 115 'readreq' 'empty_50' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 17 <SV = 16> <Delay = 2.92>
ST_17 : Operation 116 [1/7] (2.92ns)   --->   "%empty_50 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem5_addr, i32 %K_cast10_i" [src/spmm_device_fpga.cpp:114]   --->   Operation 116 'readreq' 'empty_50' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_17 : Operation 117 [1/1] (0.38ns)   --->   "%br_ln114 = br void %for.inc.i.i" [src/spmm_device_fpga.cpp:114]   --->   Operation 117 'br' 'br_ln114' <Predicate = true> <Delay = 0.38>

State 18 <SV = 17> <Delay = 1.26>
ST_18 : Operation 118 [1/1] (0.00ns)   --->   "%j = phi i30 %add_ln114_2, void %for.inc.i.split.i, i30 0, void %VITIS_LOOP_114_1.i.i" [src/spmm_device_fpga.cpp:114]   --->   Operation 118 'phi' 'j' <Predicate = (!tile_ref_load)> <Delay = 0.00>
ST_18 : Operation 119 [1/1] (0.83ns)   --->   "%icmp_ln114 = icmp_eq  i30 %j, i30 %trunc_ln" [src/spmm_device_fpga.cpp:114]   --->   Operation 119 'icmp' 'icmp_ln114' <Predicate = (!tile_ref_load)> <Delay = 0.83> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 120 [1/1] (0.86ns)   --->   "%add_ln114_2 = add i30 %j, i30 1" [src/spmm_device_fpga.cpp:114]   --->   Operation 120 'add' 'add_ln114_2' <Predicate = (!tile_ref_load)> <Delay = 0.86> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 121 [1/1] (0.00ns)   --->   "%br_ln114 = br i1 %icmp_ln114, void %for.inc.i.split.i, void %for.end.i.loopexit.i" [src/spmm_device_fpga.cpp:114]   --->   Operation 121 'br' 'br_ln114' <Predicate = (!tile_ref_load)> <Delay = 0.00>
ST_18 : Operation 122 [1/1] (0.00ns)   --->   "%trunc_ln116 = trunc i30 %j" [src/spmm_device_fpga.cpp:116]   --->   Operation 122 'trunc' 'trunc_ln116' <Predicate = (!tile_ref_load & !icmp_ln114)> <Delay = 0.00>
ST_18 : Operation 123 [1/1] (0.78ns)   --->   "%add_ln116 = add i16 %trunc_ln116, i16 %trunc_ln111" [src/spmm_device_fpga.cpp:116]   --->   Operation 123 'add' 'add_ln116' <Predicate = (!tile_ref_load & !icmp_ln114)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 124 [1/1] (0.00ns)   --->   "%Dlen_load_2 = load i32 %Dlen" [src/spmm_device_fpga.cpp:118]   --->   Operation 124 'load' 'Dlen_load_2' <Predicate = (!tile_ref_load & icmp_ln114)> <Delay = 0.00>
ST_18 : Operation 125 [1/1] (0.88ns)   --->   "%Dlen_2 = add i32 %Dlen_load_2, i32 %K_cast10_i" [src/spmm_device_fpga.cpp:118]   --->   Operation 125 'add' 'Dlen_2' <Predicate = (!tile_ref_load & icmp_ln114)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 126 [1/1] (0.38ns)   --->   "%store_ln119 = store i32 %Dlen_2, i32 %Dlen" [src/spmm_device_fpga.cpp:119]   --->   Operation 126 'store' 'store_ln119' <Predicate = (!tile_ref_load & icmp_ln114)> <Delay = 0.38>
ST_18 : Operation 127 [1/1] (0.00ns)   --->   "%br_ln119 = br void %for.inc14.i.i" [src/spmm_device_fpga.cpp:119]   --->   Operation 127 'br' 'br_ln119' <Predicate = (!tile_ref_load & icmp_ln114)> <Delay = 0.00>
ST_18 : Operation 128 [1/1] (0.38ns)   --->   "%store_ln111 = store i3 %add_ln111, i3 %i" [src/spmm_device_fpga.cpp:111]   --->   Operation 128 'store' 'store_ln111' <Predicate = (icmp_ln114) | (tile_ref_load)> <Delay = 0.38>
ST_18 : Operation 129 [1/1] (0.00ns)   --->   "%br_ln111 = br void %for.body.i.i" [src/spmm_device_fpga.cpp:111]   --->   Operation 129 'br' 'br_ln111' <Predicate = (icmp_ln114) | (tile_ref_load)> <Delay = 0.00>

State 19 <SV = 18> <Delay = 2.92>
ST_19 : Operation 130 [1/1] (2.92ns)   --->   "%gmem5_addr_read = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem5_addr" [src/spmm_device_fpga.cpp:116]   --->   Operation 130 'read' 'gmem5_addr_read' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 20 <SV = 19> <Delay = 1.24>
ST_20 : Operation 131 [1/1] (0.00ns)   --->   "%specloopname_ln114 = specloopname void @_ssdm_op_SpecLoopName, void @empty_30" [src/spmm_device_fpga.cpp:114]   --->   Operation 131 'specloopname' 'specloopname_ln114' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 132 [1/1] (0.00ns)   --->   "%bitcast_ln116 = bitcast i32 %gmem5_addr_read" [src/spmm_device_fpga.cpp:116]   --->   Operation 132 'bitcast' 'bitcast_ln116' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 133 [1/1] (0.00ns)   --->   "%zext_ln116 = zext i16 %add_ln116" [src/spmm_device_fpga.cpp:116]   --->   Operation 133 'zext' 'zext_ln116' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 134 [1/1] (0.00ns)   --->   "%Dbuf_addr = getelementptr i32 %Dbuf, i64 0, i64 %zext_ln116" [src/spmm_device_fpga.cpp:116]   --->   Operation 134 'getelementptr' 'Dbuf_addr' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 135 [1/1] (1.24ns)   --->   "%store_ln116 = store i32 %bitcast_ln116, i16 %Dbuf_addr" [src/spmm_device_fpga.cpp:116]   --->   Operation 135 'store' 'store_ln116' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 61278> <RAM>
ST_20 : Operation 136 [1/1] (0.00ns)   --->   "%br_ln114 = br void %for.inc.i.i" [src/spmm_device_fpga.cpp:114]   --->   Operation 136 'br' 'br_ln114' <Predicate = true> <Delay = 0.00>

State 21 <SV = 5> <Delay = 0.00>
ST_21 : Operation 137 [1/2] (0.00ns)   --->   "%call_ln219 = call void @pu_kernel.2_Pipeline_VITIS_LOOP_164_1, i32 %tile_value, i32 %tile_y, i32 %Dbuf, i30 %trunc_ln" [src/spmm_device_fpga.cpp:219]   --->   Operation 137 'call' 'call_ln219' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_21 : Operation 138 [1/1] (0.00ns)   --->   "%ret_ln224 = ret" [src/spmm_device_fpga.cpp:224]   --->   Operation 138 'ret' 'ret_ln224' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ s_23]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ gmem5]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ B3]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ K]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i                  (alloca           ) [ 0111111111111111111110]
Dlen               (alloca           ) [ 0111111111111111111110]
Dbuf               (alloca           ) [ 0011111111111111111111]
tile_value         (alloca           ) [ 0011111111111111111111]
tile_y             (alloca           ) [ 0011111111111111111111]
tile_ref           (alloca           ) [ 0011111111111111111110]
p_v_value          (alloca           ) [ 0011100000000000000000]
p_v_y              (alloca           ) [ 0011100000000000000000]
p_ref              (alloca           ) [ 0011100000000000000000]
s_23_read          (read             ) [ 0000000000000000000000]
trunc_ln151        (trunc            ) [ 0000000000000000000000]
trunc_ln151_s      (partselect       ) [ 0000000000000000000000]
trunc_ln151_1      (partselect       ) [ 0000000000000000000000]
trunc_ln151_2      (partselect       ) [ 0010000000000000000000]
trunc_ln151_3      (partselect       ) [ 0010000000000000000000]
trunc_ln151_4      (partselect       ) [ 0010000000000000000000]
trunc_ln151_5      (partselect       ) [ 0010000000000000000000]
tmp                (bitselect        ) [ 0000000000000000000000]
tmp_4              (bitselect        ) [ 0000000000000000000000]
tmp_5              (bitselect        ) [ 0010000000000000000000]
tmp_6              (bitselect        ) [ 0010000000000000000000]
bitcast_ln151      (bitcast          ) [ 0000000000000000000000]
p_v_value_addr     (getelementptr    ) [ 0000000000000000000000]
store_ln151        (store            ) [ 0000000000000000000000]
p_v_y_addr         (getelementptr    ) [ 0000000000000000000000]
store_ln151        (store            ) [ 0000000000000000000000]
tmp_7_i            (partselect       ) [ 0000000000000000000000]
bitcast_ln151_4    (bitcast          ) [ 0000000000000000000000]
p_v_value_addr_4   (getelementptr    ) [ 0000000000000000000000]
store_ln151        (store            ) [ 0000000000000000000000]
p_v_y_addr_4       (getelementptr    ) [ 0000000000000000000000]
store_ln151        (store            ) [ 0000000000000000000000]
p_ref_addr         (getelementptr    ) [ 0000000000000000000000]
store_ln151        (store            ) [ 0000000000000000000000]
p_ref_addr_4       (getelementptr    ) [ 0000000000000000000000]
store_ln151        (store            ) [ 0000000000000000000000]
store_ln111        (store            ) [ 0000000000000000000000]
store_ln111        (store            ) [ 0000000000000000000000]
bitcast_ln151_5    (bitcast          ) [ 0000000000000000000000]
p_v_value_addr_5   (getelementptr    ) [ 0000000000000000000000]
store_ln151        (store            ) [ 0000000000000000000000]
p_v_y_addr_5       (getelementptr    ) [ 0000000000000000000000]
store_ln151        (store            ) [ 0000000000000000000000]
bitcast_ln151_6    (bitcast          ) [ 0000000000000000000000]
p_v_value_addr_6   (getelementptr    ) [ 0000000000000000000000]
store_ln151        (store            ) [ 0000000000000000000000]
p_v_y_addr_6       (getelementptr    ) [ 0000000000000000000000]
store_ln151        (store            ) [ 0000000000000000000000]
p_ref_addr_5       (getelementptr    ) [ 0000000000000000000000]
store_ln151        (store            ) [ 0000000000000000000000]
p_ref_addr_6       (getelementptr    ) [ 0000000000000000000000]
store_ln151        (store            ) [ 0000000000000000000000]
K_read             (read             ) [ 0000000000000000000000]
B3_read            (read             ) [ 0000011111111111111110]
trunc_ln           (partselect       ) [ 0000011111111111111111]
K_cast10_i         (zext             ) [ 0000011111111111111110]
specinterface_ln0  (specinterface    ) [ 0000000000000000000000]
specinterface_ln0  (specinterface    ) [ 0000000000000000000000]
specmemcore_ln145  (specmemcore      ) [ 0000000000000000000000]
call_ln0           (call             ) [ 0000000000000000000000]
br_ln111           (br               ) [ 0000000000000000000000]
i_7                (load             ) [ 0000000000000000000000]
icmp_ln111         (icmp             ) [ 0000011111111111111110]
empty              (speclooptripcount) [ 0000000000000000000000]
add_ln111          (add              ) [ 0000001111111111111110]
br_ln111           (br               ) [ 0000000000000000000000]
zext_ln111         (zext             ) [ 0000001000000000000000]
tile_ref_addr      (getelementptr    ) [ 0000001000000000000000]
Dlen_load          (load             ) [ 0000000000000000000000]
trunc_ln111        (trunc            ) [ 0000000111111111111110]
specpipeline_ln112 (specpipeline     ) [ 0000000000000000000000]
specloopname_ln146 (specloopname     ) [ 0000000000000000000000]
tile_ref_load      (load             ) [ 0000011111111111111110]
br_ln113           (br               ) [ 0000000000000000000000]
tile_y_addr        (getelementptr    ) [ 0000000100000000000000]
tile_y_load        (load             ) [ 0000000011000000000000]
mul_i_i            (mul              ) [ 0000000000100000000000]
shl_ln             (bitconcatenate   ) [ 0000000000000000000000]
zext_ln114         (zext             ) [ 0000000000000000000000]
add_ln114          (add              ) [ 0000000000000000000000]
trunc_ln9          (partselect       ) [ 0000000000000000000000]
sext_ln114         (sext             ) [ 0000000000000000000000]
gmem5_addr         (getelementptr    ) [ 0000011000011111111110]
empty_50           (readreq          ) [ 0000000000000000000000]
br_ln114           (br               ) [ 0000011111111111111110]
j                  (phi              ) [ 0000000000000000001000]
icmp_ln114         (icmp             ) [ 0000011111111111111110]
add_ln114_2        (add              ) [ 0000011111111111111110]
br_ln114           (br               ) [ 0000000000000000000000]
trunc_ln116        (trunc            ) [ 0000000000000000000000]
add_ln116          (add              ) [ 0000000000000000000110]
Dlen_load_2        (load             ) [ 0000000000000000000000]
Dlen_2             (add              ) [ 0000000000000000000000]
store_ln119        (store            ) [ 0000000000000000000000]
br_ln119           (br               ) [ 0000000000000000000000]
store_ln111        (store            ) [ 0000000000000000000000]
br_ln111           (br               ) [ 0000000000000000000000]
gmem5_addr_read    (read             ) [ 0000000000000000000010]
specloopname_ln114 (specloopname     ) [ 0000000000000000000000]
bitcast_ln116      (bitcast          ) [ 0000000000000000000000]
zext_ln116         (zext             ) [ 0000000000000000000000]
Dbuf_addr          (getelementptr    ) [ 0000000000000000000000]
store_ln116        (store            ) [ 0000000000000000000000]
br_ln114           (br               ) [ 0000011111111111111110]
call_ln219         (call             ) [ 0000000000000000000000]
ret_ln224          (ret              ) [ 0000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="s_23">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="s_23"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="gmem5">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem5"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="B3">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B3"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="K">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="K"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i388P0A"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i32.i388.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i388.i32"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pu_kernel.2_Pipeline_pu_save_stream_into_pu"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i64"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i30.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_23"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_14"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_34"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_33"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_13"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pu_kernel.2_Pipeline_VITIS_LOOP_164_1"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_31"/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i34.i32.i2"/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i62.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_ReadReq.m_axi.p1i32"/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.m_axi.p1i32"/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_30"/></StgValue>
</bind>
</comp>

<comp id="134" class="1004" name="i_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="1" slack="0"/>
<pin id="136" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="138" class="1004" name="Dlen_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="1" slack="0"/>
<pin id="140" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="Dlen/1 "/>
</bind>
</comp>

<comp id="142" class="1004" name="Dbuf_alloca_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="1" slack="0"/>
<pin id="144" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="Dbuf/1 "/>
</bind>
</comp>

<comp id="146" class="1004" name="tile_value_alloca_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="1" slack="0"/>
<pin id="148" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tile_value/1 "/>
</bind>
</comp>

<comp id="150" class="1004" name="tile_y_alloca_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="1" slack="0"/>
<pin id="152" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tile_y/1 "/>
</bind>
</comp>

<comp id="154" class="1004" name="tile_ref_alloca_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="1" slack="0"/>
<pin id="156" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tile_ref/1 "/>
</bind>
</comp>

<comp id="158" class="1004" name="p_v_value_alloca_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="1" slack="0"/>
<pin id="160" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="p_v_value/1 "/>
</bind>
</comp>

<comp id="162" class="1004" name="p_v_y_alloca_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="1" slack="0"/>
<pin id="164" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="p_v_y/1 "/>
</bind>
</comp>

<comp id="166" class="1004" name="p_ref_alloca_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="1" slack="0"/>
<pin id="168" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="p_ref/1 "/>
</bind>
</comp>

<comp id="170" class="1004" name="s_23_read_read_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="388" slack="0"/>
<pin id="172" dir="0" index="1" bw="388" slack="0"/>
<pin id="173" dir="1" index="2" bw="388" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="s_23_read/1 "/>
</bind>
</comp>

<comp id="176" class="1004" name="K_read_read_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="32" slack="0"/>
<pin id="178" dir="0" index="1" bw="32" slack="0"/>
<pin id="179" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="K_read/4 "/>
</bind>
</comp>

<comp id="182" class="1004" name="B3_read_read_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="64" slack="0"/>
<pin id="184" dir="0" index="1" bw="64" slack="0"/>
<pin id="185" dir="1" index="2" bw="64" slack="6"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="B3_read/4 "/>
</bind>
</comp>

<comp id="188" class="1004" name="grp_readreq_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="1" slack="0"/>
<pin id="190" dir="0" index="1" bw="32" slack="1"/>
<pin id="191" dir="0" index="2" bw="30" slack="7"/>
<pin id="192" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="empty_50/11 "/>
</bind>
</comp>

<comp id="194" class="1004" name="gmem5_addr_read_read_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="32" slack="0"/>
<pin id="196" dir="0" index="1" bw="32" slack="9"/>
<pin id="197" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="gmem5_addr_read/19 "/>
</bind>
</comp>

<comp id="199" class="1004" name="p_v_value_addr_gep_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="32" slack="0"/>
<pin id="201" dir="0" index="1" bw="1" slack="0"/>
<pin id="202" dir="0" index="2" bw="1" slack="0"/>
<pin id="203" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_v_value_addr/1 "/>
</bind>
</comp>

<comp id="207" class="1004" name="grp_access_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="2" slack="0"/>
<pin id="209" dir="0" index="1" bw="32" slack="0"/>
<pin id="210" dir="0" index="2" bw="0" slack="0"/>
<pin id="212" dir="0" index="4" bw="2" slack="0"/>
<pin id="213" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="214" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="211" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="215" dir="1" index="7" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln151/1 store_ln151/1 store_ln151/2 store_ln151/2 "/>
</bind>
</comp>

<comp id="217" class="1004" name="p_v_y_addr_gep_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="32" slack="0"/>
<pin id="219" dir="0" index="1" bw="1" slack="0"/>
<pin id="220" dir="0" index="2" bw="1" slack="0"/>
<pin id="221" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_v_y_addr/1 "/>
</bind>
</comp>

<comp id="225" class="1004" name="grp_access_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="2" slack="0"/>
<pin id="227" dir="0" index="1" bw="32" slack="0"/>
<pin id="228" dir="0" index="2" bw="0" slack="0"/>
<pin id="230" dir="0" index="4" bw="2" slack="0"/>
<pin id="231" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="232" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="229" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="233" dir="1" index="7" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln151/1 store_ln151/1 store_ln151/2 store_ln151/2 "/>
</bind>
</comp>

<comp id="235" class="1004" name="p_v_value_addr_4_gep_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="32" slack="0"/>
<pin id="237" dir="0" index="1" bw="1" slack="0"/>
<pin id="238" dir="0" index="2" bw="1" slack="0"/>
<pin id="239" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_v_value_addr_4/1 "/>
</bind>
</comp>

<comp id="244" class="1004" name="p_v_y_addr_4_gep_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="32" slack="0"/>
<pin id="246" dir="0" index="1" bw="1" slack="0"/>
<pin id="247" dir="0" index="2" bw="1" slack="0"/>
<pin id="248" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_v_y_addr_4/1 "/>
</bind>
</comp>

<comp id="253" class="1004" name="p_ref_addr_gep_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="1" slack="0"/>
<pin id="255" dir="0" index="1" bw="1" slack="0"/>
<pin id="256" dir="0" index="2" bw="1" slack="0"/>
<pin id="257" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_ref_addr/1 "/>
</bind>
</comp>

<comp id="261" class="1004" name="grp_access_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="2" slack="0"/>
<pin id="263" dir="0" index="1" bw="1" slack="0"/>
<pin id="264" dir="0" index="2" bw="0" slack="0"/>
<pin id="266" dir="0" index="4" bw="2" slack="0"/>
<pin id="267" dir="0" index="5" bw="1" slack="2147483647"/>
<pin id="268" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="265" dir="1" index="3" bw="1" slack="2147483647"/>
<pin id="269" dir="1" index="7" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln151/1 store_ln151/1 store_ln151/2 store_ln151/2 "/>
</bind>
</comp>

<comp id="271" class="1004" name="p_ref_addr_4_gep_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="1" slack="0"/>
<pin id="273" dir="0" index="1" bw="1" slack="0"/>
<pin id="274" dir="0" index="2" bw="1" slack="0"/>
<pin id="275" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_ref_addr_4/1 "/>
</bind>
</comp>

<comp id="280" class="1004" name="p_v_value_addr_5_gep_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="282" dir="0" index="1" bw="1" slack="0"/>
<pin id="283" dir="0" index="2" bw="3" slack="0"/>
<pin id="284" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_v_value_addr_5/2 "/>
</bind>
</comp>

<comp id="288" class="1004" name="p_v_y_addr_5_gep_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="290" dir="0" index="1" bw="1" slack="0"/>
<pin id="291" dir="0" index="2" bw="3" slack="0"/>
<pin id="292" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_v_y_addr_5/2 "/>
</bind>
</comp>

<comp id="296" class="1004" name="p_v_value_addr_6_gep_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="298" dir="0" index="1" bw="1" slack="0"/>
<pin id="299" dir="0" index="2" bw="3" slack="0"/>
<pin id="300" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_v_value_addr_6/2 "/>
</bind>
</comp>

<comp id="304" class="1004" name="p_v_y_addr_6_gep_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="306" dir="0" index="1" bw="1" slack="0"/>
<pin id="307" dir="0" index="2" bw="3" slack="0"/>
<pin id="308" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_v_y_addr_6/2 "/>
</bind>
</comp>

<comp id="312" class="1004" name="p_ref_addr_5_gep_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="1" slack="2147483647"/>
<pin id="314" dir="0" index="1" bw="1" slack="0"/>
<pin id="315" dir="0" index="2" bw="3" slack="0"/>
<pin id="316" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_ref_addr_5/2 "/>
</bind>
</comp>

<comp id="320" class="1004" name="p_ref_addr_6_gep_fu_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="1" slack="2147483647"/>
<pin id="322" dir="0" index="1" bw="1" slack="0"/>
<pin id="323" dir="0" index="2" bw="3" slack="0"/>
<pin id="324" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_ref_addr_6/2 "/>
</bind>
</comp>

<comp id="328" class="1004" name="tile_ref_addr_gep_fu_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="1" slack="2147483647"/>
<pin id="330" dir="0" index="1" bw="1" slack="0"/>
<pin id="331" dir="0" index="2" bw="3" slack="0"/>
<pin id="332" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="tile_ref_addr/5 "/>
</bind>
</comp>

<comp id="334" class="1004" name="grp_access_fu_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="2" slack="0"/>
<pin id="336" dir="0" index="1" bw="1" slack="2147483647"/>
<pin id="337" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="338" dir="1" index="3" bw="1" slack="12"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="tile_ref_load/5 "/>
</bind>
</comp>

<comp id="340" class="1004" name="tile_y_addr_gep_fu_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="342" dir="0" index="1" bw="1" slack="0"/>
<pin id="343" dir="0" index="2" bw="3" slack="1"/>
<pin id="344" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="tile_y_addr/6 "/>
</bind>
</comp>

<comp id="346" class="1004" name="grp_access_fu_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="2" slack="0"/>
<pin id="348" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="349" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="350" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="tile_y_load/6 "/>
</bind>
</comp>

<comp id="352" class="1004" name="Dbuf_addr_gep_fu_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="354" dir="0" index="1" bw="1" slack="0"/>
<pin id="355" dir="0" index="2" bw="16" slack="0"/>
<pin id="356" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Dbuf_addr/20 "/>
</bind>
</comp>

<comp id="358" class="1004" name="store_ln116_access_fu_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="360" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="361" dir="0" index="2" bw="0" slack="0"/>
<pin id="363" dir="0" index="4" bw="16" slack="0"/>
<pin id="364" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="365" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="362" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="366" dir="1" index="7" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln116/20 "/>
</bind>
</comp>

<comp id="368" class="1005" name="j_reg_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="30" slack="1"/>
<pin id="370" dir="1" index="1" bw="30" slack="1"/>
</pin_list>
<bind>
<opset="j (phireg) "/>
</bind>
</comp>

<comp id="372" class="1004" name="j_phi_fu_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="30" slack="0"/>
<pin id="374" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="375" dir="0" index="2" bw="1" slack="1"/>
<pin id="376" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="377" dir="1" index="4" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j/18 "/>
</bind>
</comp>

<comp id="379" class="1004" name="grp_pu_kernel_2_Pipeline_pu_save_stream_into_pu_fu_379">
<pin_list>
<pin id="380" dir="0" index="0" bw="0" slack="0"/>
<pin id="381" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="382" dir="0" index="2" bw="32" slack="2147483647"/>
<pin id="383" dir="0" index="3" bw="32" slack="2147483647"/>
<pin id="384" dir="0" index="4" bw="32" slack="2147483647"/>
<pin id="385" dir="0" index="5" bw="1" slack="2147483647"/>
<pin id="386" dir="0" index="6" bw="1" slack="2147483647"/>
<pin id="387" dir="1" index="7" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/3 "/>
</bind>
</comp>

<comp id="389" class="1004" name="grp_pu_kernel_2_Pipeline_VITIS_LOOP_164_1_fu_389">
<pin_list>
<pin id="390" dir="0" index="0" bw="0" slack="0"/>
<pin id="391" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="392" dir="0" index="2" bw="32" slack="2147483647"/>
<pin id="393" dir="0" index="3" bw="32" slack="2147483647"/>
<pin id="394" dir="0" index="4" bw="30" slack="1"/>
<pin id="395" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln219/5 "/>
</bind>
</comp>

<comp id="397" class="1004" name="grp_load_fu_397">
<pin_list>
<pin id="398" dir="0" index="0" bw="32" slack="5"/>
<pin id="399" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="Dlen_load/6 Dlen_load_2/18 "/>
</bind>
</comp>

<comp id="400" class="1004" name="trunc_ln151_fu_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="388" slack="0"/>
<pin id="402" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln151/1 "/>
</bind>
</comp>

<comp id="404" class="1004" name="trunc_ln151_s_fu_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="32" slack="0"/>
<pin id="406" dir="0" index="1" bw="388" slack="0"/>
<pin id="407" dir="0" index="2" bw="8" slack="0"/>
<pin id="408" dir="0" index="3" bw="8" slack="0"/>
<pin id="409" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln151_s/1 "/>
</bind>
</comp>

<comp id="415" class="1004" name="trunc_ln151_1_fu_415">
<pin_list>
<pin id="416" dir="0" index="0" bw="32" slack="0"/>
<pin id="417" dir="0" index="1" bw="388" slack="0"/>
<pin id="418" dir="0" index="2" bw="9" slack="0"/>
<pin id="419" dir="0" index="3" bw="9" slack="0"/>
<pin id="420" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln151_1/1 "/>
</bind>
</comp>

<comp id="426" class="1004" name="trunc_ln151_2_fu_426">
<pin_list>
<pin id="427" dir="0" index="0" bw="32" slack="0"/>
<pin id="428" dir="0" index="1" bw="388" slack="0"/>
<pin id="429" dir="0" index="2" bw="9" slack="0"/>
<pin id="430" dir="0" index="3" bw="9" slack="0"/>
<pin id="431" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln151_2/1 "/>
</bind>
</comp>

<comp id="436" class="1004" name="trunc_ln151_3_fu_436">
<pin_list>
<pin id="437" dir="0" index="0" bw="32" slack="0"/>
<pin id="438" dir="0" index="1" bw="388" slack="0"/>
<pin id="439" dir="0" index="2" bw="10" slack="0"/>
<pin id="440" dir="0" index="3" bw="10" slack="0"/>
<pin id="441" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln151_3/1 "/>
</bind>
</comp>

<comp id="446" class="1004" name="trunc_ln151_4_fu_446">
<pin_list>
<pin id="447" dir="0" index="0" bw="32" slack="0"/>
<pin id="448" dir="0" index="1" bw="388" slack="0"/>
<pin id="449" dir="0" index="2" bw="10" slack="0"/>
<pin id="450" dir="0" index="3" bw="10" slack="0"/>
<pin id="451" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln151_4/1 "/>
</bind>
</comp>

<comp id="456" class="1004" name="trunc_ln151_5_fu_456">
<pin_list>
<pin id="457" dir="0" index="0" bw="32" slack="0"/>
<pin id="458" dir="0" index="1" bw="388" slack="0"/>
<pin id="459" dir="0" index="2" bw="10" slack="0"/>
<pin id="460" dir="0" index="3" bw="10" slack="0"/>
<pin id="461" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln151_5/1 "/>
</bind>
</comp>

<comp id="466" class="1004" name="tmp_fu_466">
<pin_list>
<pin id="467" dir="0" index="0" bw="1" slack="0"/>
<pin id="468" dir="0" index="1" bw="388" slack="0"/>
<pin id="469" dir="0" index="2" bw="10" slack="0"/>
<pin id="470" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="475" class="1004" name="tmp_4_fu_475">
<pin_list>
<pin id="476" dir="0" index="0" bw="1" slack="0"/>
<pin id="477" dir="0" index="1" bw="388" slack="0"/>
<pin id="478" dir="0" index="2" bw="10" slack="0"/>
<pin id="479" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_4/1 "/>
</bind>
</comp>

<comp id="484" class="1004" name="tmp_5_fu_484">
<pin_list>
<pin id="485" dir="0" index="0" bw="1" slack="0"/>
<pin id="486" dir="0" index="1" bw="388" slack="0"/>
<pin id="487" dir="0" index="2" bw="10" slack="0"/>
<pin id="488" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_5/1 "/>
</bind>
</comp>

<comp id="492" class="1004" name="tmp_6_fu_492">
<pin_list>
<pin id="493" dir="0" index="0" bw="1" slack="0"/>
<pin id="494" dir="0" index="1" bw="388" slack="0"/>
<pin id="495" dir="0" index="2" bw="10" slack="0"/>
<pin id="496" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_6/1 "/>
</bind>
</comp>

<comp id="500" class="1004" name="bitcast_ln151_fu_500">
<pin_list>
<pin id="501" dir="0" index="0" bw="32" slack="0"/>
<pin id="502" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln151/1 "/>
</bind>
</comp>

<comp id="505" class="1004" name="tmp_7_i_fu_505">
<pin_list>
<pin id="506" dir="0" index="0" bw="32" slack="0"/>
<pin id="507" dir="0" index="1" bw="388" slack="0"/>
<pin id="508" dir="0" index="2" bw="8" slack="0"/>
<pin id="509" dir="0" index="3" bw="8" slack="0"/>
<pin id="510" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_7_i/1 "/>
</bind>
</comp>

<comp id="515" class="1004" name="bitcast_ln151_4_fu_515">
<pin_list>
<pin id="516" dir="0" index="0" bw="32" slack="0"/>
<pin id="517" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln151_4/1 "/>
</bind>
</comp>

<comp id="520" class="1004" name="store_ln111_store_fu_520">
<pin_list>
<pin id="521" dir="0" index="0" bw="1" slack="0"/>
<pin id="522" dir="0" index="1" bw="32" slack="0"/>
<pin id="523" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln111/1 "/>
</bind>
</comp>

<comp id="525" class="1004" name="store_ln111_store_fu_525">
<pin_list>
<pin id="526" dir="0" index="0" bw="1" slack="0"/>
<pin id="527" dir="0" index="1" bw="3" slack="0"/>
<pin id="528" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln111/1 "/>
</bind>
</comp>

<comp id="530" class="1004" name="bitcast_ln151_5_fu_530">
<pin_list>
<pin id="531" dir="0" index="0" bw="32" slack="1"/>
<pin id="532" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln151_5/2 "/>
</bind>
</comp>

<comp id="534" class="1004" name="bitcast_ln151_6_fu_534">
<pin_list>
<pin id="535" dir="0" index="0" bw="32" slack="1"/>
<pin id="536" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln151_6/2 "/>
</bind>
</comp>

<comp id="538" class="1004" name="trunc_ln_fu_538">
<pin_list>
<pin id="539" dir="0" index="0" bw="30" slack="0"/>
<pin id="540" dir="0" index="1" bw="32" slack="0"/>
<pin id="541" dir="0" index="2" bw="3" slack="0"/>
<pin id="542" dir="0" index="3" bw="6" slack="0"/>
<pin id="543" dir="1" index="4" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/4 "/>
</bind>
</comp>

<comp id="548" class="1004" name="K_cast10_i_fu_548">
<pin_list>
<pin id="549" dir="0" index="0" bw="30" slack="0"/>
<pin id="550" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="K_cast10_i/4 "/>
</bind>
</comp>

<comp id="552" class="1004" name="i_7_load_fu_552">
<pin_list>
<pin id="553" dir="0" index="0" bw="3" slack="4"/>
<pin id="554" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_7/5 "/>
</bind>
</comp>

<comp id="555" class="1004" name="icmp_ln111_fu_555">
<pin_list>
<pin id="556" dir="0" index="0" bw="3" slack="0"/>
<pin id="557" dir="0" index="1" bw="3" slack="0"/>
<pin id="558" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln111/5 "/>
</bind>
</comp>

<comp id="561" class="1004" name="add_ln111_fu_561">
<pin_list>
<pin id="562" dir="0" index="0" bw="3" slack="0"/>
<pin id="563" dir="0" index="1" bw="1" slack="0"/>
<pin id="564" dir="1" index="2" bw="3" slack="13"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln111/5 "/>
</bind>
</comp>

<comp id="567" class="1004" name="zext_ln111_fu_567">
<pin_list>
<pin id="568" dir="0" index="0" bw="3" slack="0"/>
<pin id="569" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln111/5 "/>
</bind>
</comp>

<comp id="572" class="1004" name="trunc_ln111_fu_572">
<pin_list>
<pin id="573" dir="0" index="0" bw="32" slack="0"/>
<pin id="574" dir="1" index="1" bw="16" slack="12"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln111/6 "/>
</bind>
</comp>

<comp id="576" class="1004" name="grp_fu_576">
<pin_list>
<pin id="577" dir="0" index="0" bw="32" slack="1"/>
<pin id="578" dir="0" index="1" bw="30" slack="4"/>
<pin id="579" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_i_i/8 "/>
</bind>
</comp>

<comp id="580" class="1004" name="shl_ln_fu_580">
<pin_list>
<pin id="581" dir="0" index="0" bw="34" slack="0"/>
<pin id="582" dir="0" index="1" bw="32" slack="1"/>
<pin id="583" dir="0" index="2" bw="1" slack="0"/>
<pin id="584" dir="1" index="3" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/10 "/>
</bind>
</comp>

<comp id="587" class="1004" name="zext_ln114_fu_587">
<pin_list>
<pin id="588" dir="0" index="0" bw="34" slack="0"/>
<pin id="589" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln114/10 "/>
</bind>
</comp>

<comp id="591" class="1004" name="add_ln114_fu_591">
<pin_list>
<pin id="592" dir="0" index="0" bw="34" slack="0"/>
<pin id="593" dir="0" index="1" bw="64" slack="6"/>
<pin id="594" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln114/10 "/>
</bind>
</comp>

<comp id="596" class="1004" name="trunc_ln9_fu_596">
<pin_list>
<pin id="597" dir="0" index="0" bw="62" slack="0"/>
<pin id="598" dir="0" index="1" bw="64" slack="0"/>
<pin id="599" dir="0" index="2" bw="3" slack="0"/>
<pin id="600" dir="0" index="3" bw="7" slack="0"/>
<pin id="601" dir="1" index="4" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln9/10 "/>
</bind>
</comp>

<comp id="606" class="1004" name="sext_ln114_fu_606">
<pin_list>
<pin id="607" dir="0" index="0" bw="62" slack="0"/>
<pin id="608" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln114/10 "/>
</bind>
</comp>

<comp id="610" class="1004" name="gmem5_addr_fu_610">
<pin_list>
<pin id="611" dir="0" index="0" bw="32" slack="0"/>
<pin id="612" dir="0" index="1" bw="62" slack="0"/>
<pin id="613" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem5_addr/10 "/>
</bind>
</comp>

<comp id="616" class="1004" name="icmp_ln114_fu_616">
<pin_list>
<pin id="617" dir="0" index="0" bw="30" slack="0"/>
<pin id="618" dir="0" index="1" bw="30" slack="14"/>
<pin id="619" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln114/18 "/>
</bind>
</comp>

<comp id="621" class="1004" name="add_ln114_2_fu_621">
<pin_list>
<pin id="622" dir="0" index="0" bw="30" slack="0"/>
<pin id="623" dir="0" index="1" bw="1" slack="0"/>
<pin id="624" dir="1" index="2" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln114_2/18 "/>
</bind>
</comp>

<comp id="627" class="1004" name="trunc_ln116_fu_627">
<pin_list>
<pin id="628" dir="0" index="0" bw="30" slack="0"/>
<pin id="629" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln116/18 "/>
</bind>
</comp>

<comp id="631" class="1004" name="add_ln116_fu_631">
<pin_list>
<pin id="632" dir="0" index="0" bw="16" slack="0"/>
<pin id="633" dir="0" index="1" bw="16" slack="12"/>
<pin id="634" dir="1" index="2" bw="16" slack="2"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln116/18 "/>
</bind>
</comp>

<comp id="636" class="1004" name="Dlen_2_fu_636">
<pin_list>
<pin id="637" dir="0" index="0" bw="32" slack="0"/>
<pin id="638" dir="0" index="1" bw="30" slack="14"/>
<pin id="639" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="Dlen_2/18 "/>
</bind>
</comp>

<comp id="641" class="1004" name="store_ln119_store_fu_641">
<pin_list>
<pin id="642" dir="0" index="0" bw="32" slack="0"/>
<pin id="643" dir="0" index="1" bw="32" slack="17"/>
<pin id="644" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln119/18 "/>
</bind>
</comp>

<comp id="646" class="1004" name="store_ln111_store_fu_646">
<pin_list>
<pin id="647" dir="0" index="0" bw="3" slack="13"/>
<pin id="648" dir="0" index="1" bw="3" slack="17"/>
<pin id="649" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln111/18 "/>
</bind>
</comp>

<comp id="650" class="1004" name="bitcast_ln116_fu_650">
<pin_list>
<pin id="651" dir="0" index="0" bw="32" slack="1"/>
<pin id="652" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln116/20 "/>
</bind>
</comp>

<comp id="654" class="1004" name="zext_ln116_fu_654">
<pin_list>
<pin id="655" dir="0" index="0" bw="16" slack="2"/>
<pin id="656" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln116/20 "/>
</bind>
</comp>

<comp id="658" class="1005" name="i_reg_658">
<pin_list>
<pin id="659" dir="0" index="0" bw="3" slack="0"/>
<pin id="660" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="665" class="1005" name="Dlen_reg_665">
<pin_list>
<pin id="666" dir="0" index="0" bw="32" slack="0"/>
<pin id="667" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="Dlen "/>
</bind>
</comp>

<comp id="672" class="1005" name="trunc_ln151_2_reg_672">
<pin_list>
<pin id="673" dir="0" index="0" bw="32" slack="1"/>
<pin id="674" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln151_2 "/>
</bind>
</comp>

<comp id="677" class="1005" name="trunc_ln151_3_reg_677">
<pin_list>
<pin id="678" dir="0" index="0" bw="32" slack="1"/>
<pin id="679" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln151_3 "/>
</bind>
</comp>

<comp id="682" class="1005" name="trunc_ln151_4_reg_682">
<pin_list>
<pin id="683" dir="0" index="0" bw="32" slack="1"/>
<pin id="684" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln151_4 "/>
</bind>
</comp>

<comp id="687" class="1005" name="trunc_ln151_5_reg_687">
<pin_list>
<pin id="688" dir="0" index="0" bw="32" slack="1"/>
<pin id="689" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln151_5 "/>
</bind>
</comp>

<comp id="692" class="1005" name="tmp_5_reg_692">
<pin_list>
<pin id="693" dir="0" index="0" bw="1" slack="1"/>
<pin id="694" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_5 "/>
</bind>
</comp>

<comp id="697" class="1005" name="tmp_6_reg_697">
<pin_list>
<pin id="698" dir="0" index="0" bw="1" slack="1"/>
<pin id="699" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_6 "/>
</bind>
</comp>

<comp id="702" class="1005" name="B3_read_reg_702">
<pin_list>
<pin id="703" dir="0" index="0" bw="64" slack="6"/>
<pin id="704" dir="1" index="1" bw="64" slack="6"/>
</pin_list>
<bind>
<opset="B3_read "/>
</bind>
</comp>

<comp id="707" class="1005" name="trunc_ln_reg_707">
<pin_list>
<pin id="708" dir="0" index="0" bw="30" slack="1"/>
<pin id="709" dir="1" index="1" bw="30" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln "/>
</bind>
</comp>

<comp id="713" class="1005" name="K_cast10_i_reg_713">
<pin_list>
<pin id="714" dir="0" index="0" bw="32" slack="4"/>
<pin id="715" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="K_cast10_i "/>
</bind>
</comp>

<comp id="723" class="1005" name="add_ln111_reg_723">
<pin_list>
<pin id="724" dir="0" index="0" bw="3" slack="13"/>
<pin id="725" dir="1" index="1" bw="3" slack="13"/>
</pin_list>
<bind>
<opset="add_ln111 "/>
</bind>
</comp>

<comp id="728" class="1005" name="zext_ln111_reg_728">
<pin_list>
<pin id="729" dir="0" index="0" bw="64" slack="1"/>
<pin id="730" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln111 "/>
</bind>
</comp>

<comp id="733" class="1005" name="tile_ref_addr_reg_733">
<pin_list>
<pin id="734" dir="0" index="0" bw="2" slack="1"/>
<pin id="735" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="tile_ref_addr "/>
</bind>
</comp>

<comp id="738" class="1005" name="trunc_ln111_reg_738">
<pin_list>
<pin id="739" dir="0" index="0" bw="16" slack="12"/>
<pin id="740" dir="1" index="1" bw="16" slack="12"/>
</pin_list>
<bind>
<opset="trunc_ln111 "/>
</bind>
</comp>

<comp id="743" class="1005" name="tile_ref_load_reg_743">
<pin_list>
<pin id="744" dir="0" index="0" bw="1" slack="12"/>
<pin id="745" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tile_ref_load "/>
</bind>
</comp>

<comp id="747" class="1005" name="tile_y_addr_reg_747">
<pin_list>
<pin id="748" dir="0" index="0" bw="2" slack="1"/>
<pin id="749" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="tile_y_addr "/>
</bind>
</comp>

<comp id="752" class="1005" name="tile_y_load_reg_752">
<pin_list>
<pin id="753" dir="0" index="0" bw="32" slack="1"/>
<pin id="754" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tile_y_load "/>
</bind>
</comp>

<comp id="757" class="1005" name="mul_i_i_reg_757">
<pin_list>
<pin id="758" dir="0" index="0" bw="32" slack="1"/>
<pin id="759" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_i_i "/>
</bind>
</comp>

<comp id="762" class="1005" name="gmem5_addr_reg_762">
<pin_list>
<pin id="763" dir="0" index="0" bw="32" slack="1"/>
<pin id="764" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gmem5_addr "/>
</bind>
</comp>

<comp id="771" class="1005" name="add_ln114_2_reg_771">
<pin_list>
<pin id="772" dir="0" index="0" bw="30" slack="0"/>
<pin id="773" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opset="add_ln114_2 "/>
</bind>
</comp>

<comp id="776" class="1005" name="add_ln116_reg_776">
<pin_list>
<pin id="777" dir="0" index="0" bw="16" slack="2"/>
<pin id="778" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="add_ln116 "/>
</bind>
</comp>

<comp id="781" class="1005" name="gmem5_addr_read_reg_781">
<pin_list>
<pin id="782" dir="0" index="0" bw="32" slack="1"/>
<pin id="783" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gmem5_addr_read "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="137"><net_src comp="8" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="141"><net_src comp="8" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="145"><net_src comp="10" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="149"><net_src comp="10" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="153"><net_src comp="10" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="157"><net_src comp="10" pin="0"/><net_sink comp="154" pin=0"/></net>

<net id="161"><net_src comp="10" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="165"><net_src comp="10" pin="0"/><net_sink comp="162" pin=0"/></net>

<net id="169"><net_src comp="10" pin="0"/><net_sink comp="166" pin=0"/></net>

<net id="174"><net_src comp="12" pin="0"/><net_sink comp="170" pin=0"/></net>

<net id="175"><net_src comp="0" pin="0"/><net_sink comp="170" pin=1"/></net>

<net id="180"><net_src comp="66" pin="0"/><net_sink comp="176" pin=0"/></net>

<net id="181"><net_src comp="6" pin="0"/><net_sink comp="176" pin=1"/></net>

<net id="186"><net_src comp="68" pin="0"/><net_sink comp="182" pin=0"/></net>

<net id="187"><net_src comp="4" pin="0"/><net_sink comp="182" pin=1"/></net>

<net id="193"><net_src comp="124" pin="0"/><net_sink comp="188" pin=0"/></net>

<net id="198"><net_src comp="130" pin="0"/><net_sink comp="194" pin=0"/></net>

<net id="204"><net_src comp="158" pin="1"/><net_sink comp="199" pin=0"/></net>

<net id="205"><net_src comp="50" pin="0"/><net_sink comp="199" pin=1"/></net>

<net id="206"><net_src comp="50" pin="0"/><net_sink comp="199" pin=2"/></net>

<net id="216"><net_src comp="199" pin="3"/><net_sink comp="207" pin=2"/></net>

<net id="222"><net_src comp="162" pin="1"/><net_sink comp="217" pin=0"/></net>

<net id="223"><net_src comp="50" pin="0"/><net_sink comp="217" pin=1"/></net>

<net id="224"><net_src comp="50" pin="0"/><net_sink comp="217" pin=2"/></net>

<net id="234"><net_src comp="217" pin="3"/><net_sink comp="225" pin=2"/></net>

<net id="240"><net_src comp="158" pin="1"/><net_sink comp="235" pin=0"/></net>

<net id="241"><net_src comp="50" pin="0"/><net_sink comp="235" pin=1"/></net>

<net id="242"><net_src comp="10" pin="0"/><net_sink comp="235" pin=2"/></net>

<net id="243"><net_src comp="235" pin="3"/><net_sink comp="207" pin=0"/></net>

<net id="249"><net_src comp="162" pin="1"/><net_sink comp="244" pin=0"/></net>

<net id="250"><net_src comp="50" pin="0"/><net_sink comp="244" pin=1"/></net>

<net id="251"><net_src comp="10" pin="0"/><net_sink comp="244" pin=2"/></net>

<net id="252"><net_src comp="244" pin="3"/><net_sink comp="225" pin=0"/></net>

<net id="258"><net_src comp="166" pin="1"/><net_sink comp="253" pin=0"/></net>

<net id="259"><net_src comp="50" pin="0"/><net_sink comp="253" pin=1"/></net>

<net id="260"><net_src comp="50" pin="0"/><net_sink comp="253" pin=2"/></net>

<net id="270"><net_src comp="253" pin="3"/><net_sink comp="261" pin=2"/></net>

<net id="276"><net_src comp="166" pin="1"/><net_sink comp="271" pin=0"/></net>

<net id="277"><net_src comp="50" pin="0"/><net_sink comp="271" pin=1"/></net>

<net id="278"><net_src comp="10" pin="0"/><net_sink comp="271" pin=2"/></net>

<net id="279"><net_src comp="271" pin="3"/><net_sink comp="261" pin=0"/></net>

<net id="285"><net_src comp="50" pin="0"/><net_sink comp="280" pin=1"/></net>

<net id="286"><net_src comp="60" pin="0"/><net_sink comp="280" pin=2"/></net>

<net id="287"><net_src comp="280" pin="3"/><net_sink comp="207" pin=2"/></net>

<net id="293"><net_src comp="50" pin="0"/><net_sink comp="288" pin=1"/></net>

<net id="294"><net_src comp="60" pin="0"/><net_sink comp="288" pin=2"/></net>

<net id="295"><net_src comp="288" pin="3"/><net_sink comp="225" pin=2"/></net>

<net id="301"><net_src comp="50" pin="0"/><net_sink comp="296" pin=1"/></net>

<net id="302"><net_src comp="62" pin="0"/><net_sink comp="296" pin=2"/></net>

<net id="303"><net_src comp="296" pin="3"/><net_sink comp="207" pin=0"/></net>

<net id="309"><net_src comp="50" pin="0"/><net_sink comp="304" pin=1"/></net>

<net id="310"><net_src comp="62" pin="0"/><net_sink comp="304" pin=2"/></net>

<net id="311"><net_src comp="304" pin="3"/><net_sink comp="225" pin=0"/></net>

<net id="317"><net_src comp="50" pin="0"/><net_sink comp="312" pin=1"/></net>

<net id="318"><net_src comp="60" pin="0"/><net_sink comp="312" pin=2"/></net>

<net id="319"><net_src comp="312" pin="3"/><net_sink comp="261" pin=2"/></net>

<net id="325"><net_src comp="50" pin="0"/><net_sink comp="320" pin=1"/></net>

<net id="326"><net_src comp="62" pin="0"/><net_sink comp="320" pin=2"/></net>

<net id="327"><net_src comp="320" pin="3"/><net_sink comp="261" pin=0"/></net>

<net id="333"><net_src comp="50" pin="0"/><net_sink comp="328" pin=1"/></net>

<net id="339"><net_src comp="328" pin="3"/><net_sink comp="334" pin=0"/></net>

<net id="345"><net_src comp="50" pin="0"/><net_sink comp="340" pin=1"/></net>

<net id="351"><net_src comp="340" pin="3"/><net_sink comp="346" pin=0"/></net>

<net id="357"><net_src comp="50" pin="0"/><net_sink comp="352" pin=1"/></net>

<net id="367"><net_src comp="352" pin="3"/><net_sink comp="358" pin=2"/></net>

<net id="371"><net_src comp="126" pin="0"/><net_sink comp="368" pin=0"/></net>

<net id="378"><net_src comp="368" pin="1"/><net_sink comp="372" pin=2"/></net>

<net id="388"><net_src comp="64" pin="0"/><net_sink comp="379" pin=0"/></net>

<net id="396"><net_src comp="108" pin="0"/><net_sink comp="389" pin=0"/></net>

<net id="403"><net_src comp="170" pin="2"/><net_sink comp="400" pin=0"/></net>

<net id="410"><net_src comp="14" pin="0"/><net_sink comp="404" pin=0"/></net>

<net id="411"><net_src comp="170" pin="2"/><net_sink comp="404" pin=1"/></net>

<net id="412"><net_src comp="16" pin="0"/><net_sink comp="404" pin=2"/></net>

<net id="413"><net_src comp="18" pin="0"/><net_sink comp="404" pin=3"/></net>

<net id="414"><net_src comp="404" pin="4"/><net_sink comp="225" pin=4"/></net>

<net id="421"><net_src comp="14" pin="0"/><net_sink comp="415" pin=0"/></net>

<net id="422"><net_src comp="170" pin="2"/><net_sink comp="415" pin=1"/></net>

<net id="423"><net_src comp="20" pin="0"/><net_sink comp="415" pin=2"/></net>

<net id="424"><net_src comp="22" pin="0"/><net_sink comp="415" pin=3"/></net>

<net id="425"><net_src comp="415" pin="4"/><net_sink comp="225" pin=1"/></net>

<net id="432"><net_src comp="14" pin="0"/><net_sink comp="426" pin=0"/></net>

<net id="433"><net_src comp="170" pin="2"/><net_sink comp="426" pin=1"/></net>

<net id="434"><net_src comp="24" pin="0"/><net_sink comp="426" pin=2"/></net>

<net id="435"><net_src comp="26" pin="0"/><net_sink comp="426" pin=3"/></net>

<net id="442"><net_src comp="14" pin="0"/><net_sink comp="436" pin=0"/></net>

<net id="443"><net_src comp="170" pin="2"/><net_sink comp="436" pin=1"/></net>

<net id="444"><net_src comp="28" pin="0"/><net_sink comp="436" pin=2"/></net>

<net id="445"><net_src comp="30" pin="0"/><net_sink comp="436" pin=3"/></net>

<net id="452"><net_src comp="14" pin="0"/><net_sink comp="446" pin=0"/></net>

<net id="453"><net_src comp="170" pin="2"/><net_sink comp="446" pin=1"/></net>

<net id="454"><net_src comp="32" pin="0"/><net_sink comp="446" pin=2"/></net>

<net id="455"><net_src comp="34" pin="0"/><net_sink comp="446" pin=3"/></net>

<net id="462"><net_src comp="14" pin="0"/><net_sink comp="456" pin=0"/></net>

<net id="463"><net_src comp="170" pin="2"/><net_sink comp="456" pin=1"/></net>

<net id="464"><net_src comp="36" pin="0"/><net_sink comp="456" pin=2"/></net>

<net id="465"><net_src comp="38" pin="0"/><net_sink comp="456" pin=3"/></net>

<net id="471"><net_src comp="40" pin="0"/><net_sink comp="466" pin=0"/></net>

<net id="472"><net_src comp="170" pin="2"/><net_sink comp="466" pin=1"/></net>

<net id="473"><net_src comp="42" pin="0"/><net_sink comp="466" pin=2"/></net>

<net id="474"><net_src comp="466" pin="3"/><net_sink comp="261" pin=4"/></net>

<net id="480"><net_src comp="40" pin="0"/><net_sink comp="475" pin=0"/></net>

<net id="481"><net_src comp="170" pin="2"/><net_sink comp="475" pin=1"/></net>

<net id="482"><net_src comp="44" pin="0"/><net_sink comp="475" pin=2"/></net>

<net id="483"><net_src comp="475" pin="3"/><net_sink comp="261" pin=1"/></net>

<net id="489"><net_src comp="40" pin="0"/><net_sink comp="484" pin=0"/></net>

<net id="490"><net_src comp="170" pin="2"/><net_sink comp="484" pin=1"/></net>

<net id="491"><net_src comp="46" pin="0"/><net_sink comp="484" pin=2"/></net>

<net id="497"><net_src comp="40" pin="0"/><net_sink comp="492" pin=0"/></net>

<net id="498"><net_src comp="170" pin="2"/><net_sink comp="492" pin=1"/></net>

<net id="499"><net_src comp="48" pin="0"/><net_sink comp="492" pin=2"/></net>

<net id="503"><net_src comp="400" pin="1"/><net_sink comp="500" pin=0"/></net>

<net id="504"><net_src comp="500" pin="1"/><net_sink comp="207" pin=4"/></net>

<net id="511"><net_src comp="14" pin="0"/><net_sink comp="505" pin=0"/></net>

<net id="512"><net_src comp="170" pin="2"/><net_sink comp="505" pin=1"/></net>

<net id="513"><net_src comp="52" pin="0"/><net_sink comp="505" pin=2"/></net>

<net id="514"><net_src comp="54" pin="0"/><net_sink comp="505" pin=3"/></net>

<net id="518"><net_src comp="505" pin="4"/><net_sink comp="515" pin=0"/></net>

<net id="519"><net_src comp="515" pin="1"/><net_sink comp="207" pin=1"/></net>

<net id="524"><net_src comp="56" pin="0"/><net_sink comp="520" pin=0"/></net>

<net id="529"><net_src comp="58" pin="0"/><net_sink comp="525" pin=0"/></net>

<net id="533"><net_src comp="530" pin="1"/><net_sink comp="207" pin=4"/></net>

<net id="537"><net_src comp="534" pin="1"/><net_sink comp="207" pin=1"/></net>

<net id="544"><net_src comp="70" pin="0"/><net_sink comp="538" pin=0"/></net>

<net id="545"><net_src comp="176" pin="2"/><net_sink comp="538" pin=1"/></net>

<net id="546"><net_src comp="72" pin="0"/><net_sink comp="538" pin=2"/></net>

<net id="547"><net_src comp="74" pin="0"/><net_sink comp="538" pin=3"/></net>

<net id="551"><net_src comp="538" pin="4"/><net_sink comp="548" pin=0"/></net>

<net id="559"><net_src comp="552" pin="1"/><net_sink comp="555" pin=0"/></net>

<net id="560"><net_src comp="100" pin="0"/><net_sink comp="555" pin=1"/></net>

<net id="565"><net_src comp="552" pin="1"/><net_sink comp="561" pin=0"/></net>

<net id="566"><net_src comp="106" pin="0"/><net_sink comp="561" pin=1"/></net>

<net id="570"><net_src comp="552" pin="1"/><net_sink comp="567" pin=0"/></net>

<net id="571"><net_src comp="567" pin="1"/><net_sink comp="328" pin=2"/></net>

<net id="575"><net_src comp="397" pin="1"/><net_sink comp="572" pin=0"/></net>

<net id="585"><net_src comp="116" pin="0"/><net_sink comp="580" pin=0"/></net>

<net id="586"><net_src comp="118" pin="0"/><net_sink comp="580" pin=2"/></net>

<net id="590"><net_src comp="580" pin="3"/><net_sink comp="587" pin=0"/></net>

<net id="595"><net_src comp="587" pin="1"/><net_sink comp="591" pin=0"/></net>

<net id="602"><net_src comp="120" pin="0"/><net_sink comp="596" pin=0"/></net>

<net id="603"><net_src comp="591" pin="2"/><net_sink comp="596" pin=1"/></net>

<net id="604"><net_src comp="72" pin="0"/><net_sink comp="596" pin=2"/></net>

<net id="605"><net_src comp="122" pin="0"/><net_sink comp="596" pin=3"/></net>

<net id="609"><net_src comp="596" pin="4"/><net_sink comp="606" pin=0"/></net>

<net id="614"><net_src comp="2" pin="0"/><net_sink comp="610" pin=0"/></net>

<net id="615"><net_src comp="606" pin="1"/><net_sink comp="610" pin=1"/></net>

<net id="620"><net_src comp="372" pin="4"/><net_sink comp="616" pin=0"/></net>

<net id="625"><net_src comp="372" pin="4"/><net_sink comp="621" pin=0"/></net>

<net id="626"><net_src comp="128" pin="0"/><net_sink comp="621" pin=1"/></net>

<net id="630"><net_src comp="372" pin="4"/><net_sink comp="627" pin=0"/></net>

<net id="635"><net_src comp="627" pin="1"/><net_sink comp="631" pin=0"/></net>

<net id="640"><net_src comp="397" pin="1"/><net_sink comp="636" pin=0"/></net>

<net id="645"><net_src comp="636" pin="2"/><net_sink comp="641" pin=0"/></net>

<net id="653"><net_src comp="650" pin="1"/><net_sink comp="358" pin=4"/></net>

<net id="657"><net_src comp="654" pin="1"/><net_sink comp="352" pin=2"/></net>

<net id="661"><net_src comp="134" pin="1"/><net_sink comp="658" pin=0"/></net>

<net id="662"><net_src comp="658" pin="1"/><net_sink comp="525" pin=1"/></net>

<net id="663"><net_src comp="658" pin="1"/><net_sink comp="552" pin=0"/></net>

<net id="664"><net_src comp="658" pin="1"/><net_sink comp="646" pin=1"/></net>

<net id="668"><net_src comp="138" pin="1"/><net_sink comp="665" pin=0"/></net>

<net id="669"><net_src comp="665" pin="1"/><net_sink comp="520" pin=1"/></net>

<net id="670"><net_src comp="665" pin="1"/><net_sink comp="397" pin=0"/></net>

<net id="671"><net_src comp="665" pin="1"/><net_sink comp="641" pin=1"/></net>

<net id="675"><net_src comp="426" pin="4"/><net_sink comp="672" pin=0"/></net>

<net id="676"><net_src comp="672" pin="1"/><net_sink comp="530" pin=0"/></net>

<net id="680"><net_src comp="436" pin="4"/><net_sink comp="677" pin=0"/></net>

<net id="681"><net_src comp="677" pin="1"/><net_sink comp="225" pin=4"/></net>

<net id="685"><net_src comp="446" pin="4"/><net_sink comp="682" pin=0"/></net>

<net id="686"><net_src comp="682" pin="1"/><net_sink comp="534" pin=0"/></net>

<net id="690"><net_src comp="456" pin="4"/><net_sink comp="687" pin=0"/></net>

<net id="691"><net_src comp="687" pin="1"/><net_sink comp="225" pin=1"/></net>

<net id="695"><net_src comp="484" pin="3"/><net_sink comp="692" pin=0"/></net>

<net id="696"><net_src comp="692" pin="1"/><net_sink comp="261" pin=4"/></net>

<net id="700"><net_src comp="492" pin="3"/><net_sink comp="697" pin=0"/></net>

<net id="701"><net_src comp="697" pin="1"/><net_sink comp="261" pin=1"/></net>

<net id="705"><net_src comp="182" pin="2"/><net_sink comp="702" pin=0"/></net>

<net id="706"><net_src comp="702" pin="1"/><net_sink comp="591" pin=1"/></net>

<net id="710"><net_src comp="538" pin="4"/><net_sink comp="707" pin=0"/></net>

<net id="711"><net_src comp="707" pin="1"/><net_sink comp="389" pin=4"/></net>

<net id="712"><net_src comp="707" pin="1"/><net_sink comp="616" pin=1"/></net>

<net id="716"><net_src comp="548" pin="1"/><net_sink comp="713" pin=0"/></net>

<net id="717"><net_src comp="713" pin="1"/><net_sink comp="576" pin=1"/></net>

<net id="718"><net_src comp="713" pin="1"/><net_sink comp="188" pin=2"/></net>

<net id="719"><net_src comp="713" pin="1"/><net_sink comp="636" pin=1"/></net>

<net id="726"><net_src comp="561" pin="2"/><net_sink comp="723" pin=0"/></net>

<net id="727"><net_src comp="723" pin="1"/><net_sink comp="646" pin=0"/></net>

<net id="731"><net_src comp="567" pin="1"/><net_sink comp="728" pin=0"/></net>

<net id="732"><net_src comp="728" pin="1"/><net_sink comp="340" pin=2"/></net>

<net id="736"><net_src comp="328" pin="3"/><net_sink comp="733" pin=0"/></net>

<net id="737"><net_src comp="733" pin="1"/><net_sink comp="334" pin=0"/></net>

<net id="741"><net_src comp="572" pin="1"/><net_sink comp="738" pin=0"/></net>

<net id="742"><net_src comp="738" pin="1"/><net_sink comp="631" pin=1"/></net>

<net id="746"><net_src comp="334" pin="3"/><net_sink comp="743" pin=0"/></net>

<net id="750"><net_src comp="340" pin="3"/><net_sink comp="747" pin=0"/></net>

<net id="751"><net_src comp="747" pin="1"/><net_sink comp="346" pin=0"/></net>

<net id="755"><net_src comp="346" pin="3"/><net_sink comp="752" pin=0"/></net>

<net id="756"><net_src comp="752" pin="1"/><net_sink comp="576" pin=0"/></net>

<net id="760"><net_src comp="576" pin="2"/><net_sink comp="757" pin=0"/></net>

<net id="761"><net_src comp="757" pin="1"/><net_sink comp="580" pin=1"/></net>

<net id="765"><net_src comp="610" pin="2"/><net_sink comp="762" pin=0"/></net>

<net id="766"><net_src comp="762" pin="1"/><net_sink comp="188" pin=1"/></net>

<net id="767"><net_src comp="762" pin="1"/><net_sink comp="194" pin=1"/></net>

<net id="774"><net_src comp="621" pin="2"/><net_sink comp="771" pin=0"/></net>

<net id="775"><net_src comp="771" pin="1"/><net_sink comp="372" pin=0"/></net>

<net id="779"><net_src comp="631" pin="2"/><net_sink comp="776" pin=0"/></net>

<net id="780"><net_src comp="776" pin="1"/><net_sink comp="654" pin=0"/></net>

<net id="784"><net_src comp="194" pin="2"/><net_sink comp="781" pin=0"/></net>

<net id="785"><net_src comp="781" pin="1"/><net_sink comp="650" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: pu_kernel.2 : s_23 | {1 }
	Port: pu_kernel.2 : gmem5 | {11 12 13 14 15 16 17 19 }
	Port: pu_kernel.2 : B3 | {4 }
	Port: pu_kernel.2 : K | {4 }
  - Chain level:
	State 1
		bitcast_ln151 : 1
		p_v_value_addr : 1
		store_ln151 : 2
		p_v_y_addr : 1
		store_ln151 : 1
		bitcast_ln151_4 : 1
		p_v_value_addr_4 : 1
		store_ln151 : 2
		p_v_y_addr_4 : 1
		store_ln151 : 1
		p_ref_addr : 1
		store_ln151 : 1
		p_ref_addr_4 : 1
		store_ln151 : 1
		store_ln111 : 1
		store_ln111 : 1
	State 2
		store_ln151 : 1
		store_ln151 : 1
		store_ln151 : 1
		store_ln151 : 1
		store_ln151 : 1
		store_ln151 : 1
	State 3
	State 4
		K_cast10_i : 1
	State 5
		icmp_ln111 : 1
		add_ln111 : 1
		br_ln111 : 2
		zext_ln111 : 1
		tile_ref_addr : 2
		tile_ref_load : 3
	State 6
		trunc_ln111 : 1
		br_ln113 : 1
		tile_y_load : 1
	State 7
	State 8
	State 9
	State 10
		zext_ln114 : 1
		add_ln114 : 2
		trunc_ln9 : 3
		sext_ln114 : 4
		gmem5_addr : 5
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
		icmp_ln114 : 1
		add_ln114_2 : 1
		br_ln114 : 2
		trunc_ln116 : 1
		add_ln116 : 2
		Dlen_2 : 1
		store_ln119 : 2
	State 19
	State 20
		Dbuf_addr : 1
		store_ln116 : 2
	State 21


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------------------------------------|---------|---------|---------|---------|---------|---------|
| Operation|                     Functional Unit                    |   BRAM  |   DSP   |  Delay  |    FF   |   LUT   |   URAM  |
|----------|--------------------------------------------------------|---------|---------|---------|---------|---------|---------|
|   call   | grp_pu_kernel_2_Pipeline_pu_save_stream_into_pu_fu_379 |    0    |    0    |  1.161  |    73   |    45   |    0    |
|          |    grp_pu_kernel_2_Pipeline_VITIS_LOOP_164_1_fu_389    |    32   |    4    |  2.709  |   511   |   237   |    0    |
|----------|--------------------------------------------------------|---------|---------|---------|---------|---------|---------|
|    mul   |                       grp_fu_576                       |    0    |    3    |    0    |   165   |    49   |    0    |
|----------|--------------------------------------------------------|---------|---------|---------|---------|---------|---------|
|          |                    add_ln111_fu_561                    |    0    |    0    |    0    |    0    |    10   |    0    |
|          |                    add_ln114_fu_591                    |    0    |    0    |    0    |    0    |    71   |    0    |
|    add   |                   add_ln114_2_fu_621                   |    0    |    0    |    0    |    0    |    37   |    0    |
|          |                    add_ln116_fu_631                    |    0    |    0    |    0    |    0    |    23   |    0    |
|          |                      Dlen_2_fu_636                     |    0    |    0    |    0    |    0    |    39   |    0    |
|----------|--------------------------------------------------------|---------|---------|---------|---------|---------|---------|
|   icmp   |                    icmp_ln111_fu_555                   |    0    |    0    |    0    |    0    |    8    |    0    |
|          |                    icmp_ln114_fu_616                   |    0    |    0    |    0    |    0    |    19   |    0    |
|----------|--------------------------------------------------------|---------|---------|---------|---------|---------|---------|
|          |                  s_23_read_read_fu_170                 |    0    |    0    |    0    |    0    |    0    |    0    |
|   read   |                   K_read_read_fu_176                   |    0    |    0    |    0    |    0    |    0    |    0    |
|          |                   B3_read_read_fu_182                  |    0    |    0    |    0    |    0    |    0    |    0    |
|          |               gmem5_addr_read_read_fu_194              |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|--------------------------------------------------------|---------|---------|---------|---------|---------|---------|
|  readreq |                   grp_readreq_fu_188                   |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|--------------------------------------------------------|---------|---------|---------|---------|---------|---------|
|          |                   trunc_ln151_fu_400                   |    0    |    0    |    0    |    0    |    0    |    0    |
|   trunc  |                   trunc_ln111_fu_572                   |    0    |    0    |    0    |    0    |    0    |    0    |
|          |                   trunc_ln116_fu_627                   |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|--------------------------------------------------------|---------|---------|---------|---------|---------|---------|
|          |                  trunc_ln151_s_fu_404                  |    0    |    0    |    0    |    0    |    0    |    0    |
|          |                  trunc_ln151_1_fu_415                  |    0    |    0    |    0    |    0    |    0    |    0    |
|          |                  trunc_ln151_2_fu_426                  |    0    |    0    |    0    |    0    |    0    |    0    |
|          |                  trunc_ln151_3_fu_436                  |    0    |    0    |    0    |    0    |    0    |    0    |
|partselect|                  trunc_ln151_4_fu_446                  |    0    |    0    |    0    |    0    |    0    |    0    |
|          |                  trunc_ln151_5_fu_456                  |    0    |    0    |    0    |    0    |    0    |    0    |
|          |                     tmp_7_i_fu_505                     |    0    |    0    |    0    |    0    |    0    |    0    |
|          |                     trunc_ln_fu_538                    |    0    |    0    |    0    |    0    |    0    |    0    |
|          |                    trunc_ln9_fu_596                    |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|--------------------------------------------------------|---------|---------|---------|---------|---------|---------|
|          |                       tmp_fu_466                       |    0    |    0    |    0    |    0    |    0    |    0    |
| bitselect|                      tmp_4_fu_475                      |    0    |    0    |    0    |    0    |    0    |    0    |
|          |                      tmp_5_fu_484                      |    0    |    0    |    0    |    0    |    0    |    0    |
|          |                      tmp_6_fu_492                      |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|--------------------------------------------------------|---------|---------|---------|---------|---------|---------|
|          |                    K_cast10_i_fu_548                   |    0    |    0    |    0    |    0    |    0    |    0    |
|   zext   |                    zext_ln111_fu_567                   |    0    |    0    |    0    |    0    |    0    |    0    |
|          |                    zext_ln114_fu_587                   |    0    |    0    |    0    |    0    |    0    |    0    |
|          |                    zext_ln116_fu_654                   |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|--------------------------------------------------------|---------|---------|---------|---------|---------|---------|
|bitconcatenate|                      shl_ln_fu_580                     |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|--------------------------------------------------------|---------|---------|---------|---------|---------|---------|
|   sext   |                    sext_ln114_fu_606                   |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|--------------------------------------------------------|---------|---------|---------|---------|---------|---------|
|   Total  |                                                        |    32   |    7    |   3.87  |   749   |   538   |    0    |
|----------|--------------------------------------------------------|---------|---------|---------|---------|---------|---------|

Memories:
+----------+--------+--------+--------+--------+
|          |  BRAM  |   FF   |   LUT  |  URAM  |
+----------+--------+--------+--------+--------+
|   Dbuf   |   16   |    0   |    0   |    -   |
|   p_ref  |    0   |    2   |    3   |    0   |
| p_v_value|    0   |   32   |   33   |    0   |
|   p_v_y  |    0   |   32   |   33   |    0   |
| tile_ref |    0   |    2   |    3   |    0   |
|tile_value|    0   |   32   |   33   |    0   |
|  tile_y  |    0   |   32   |   33   |    0   |
+----------+--------+--------+--------+--------+
|   Total  |   16   |   132  |   138  |    0   |
+----------+--------+--------+--------+--------+

* Register list:
+-----------------------+--------+
|                       |   FF   |
+-----------------------+--------+
|    B3_read_reg_702    |   64   |
|      Dlen_reg_665     |   32   |
|   K_cast10_i_reg_713  |   32   |
|   add_ln111_reg_723   |    3   |
|  add_ln114_2_reg_771  |   30   |
|   add_ln116_reg_776   |   16   |
|gmem5_addr_read_reg_781|   32   |
|   gmem5_addr_reg_762  |   32   |
|       i_reg_658       |    3   |
|       j_reg_368       |   30   |
|    mul_i_i_reg_757    |   32   |
| tile_ref_addr_reg_733 |    2   |
| tile_ref_load_reg_743 |    1   |
|  tile_y_addr_reg_747  |    2   |
|  tile_y_load_reg_752  |   32   |
|     tmp_5_reg_692     |    1   |
|     tmp_6_reg_697     |    1   |
|  trunc_ln111_reg_738  |   16   |
| trunc_ln151_2_reg_672 |   32   |
| trunc_ln151_3_reg_677 |   32   |
| trunc_ln151_4_reg_682 |   32   |
| trunc_ln151_5_reg_687 |   32   |
|    trunc_ln_reg_707   |   30   |
|   zext_ln111_reg_728  |   64   |
+-----------------------+--------+
|         Total         |   583  |
+-----------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_207 |  p0  |   2  |   2  |    4   ||    9    |
| grp_access_fu_207 |  p1  |   2  |  32  |   64   ||    9    |
| grp_access_fu_207 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_207 |  p4  |   2  |   2  |    4   ||    9    |
| grp_access_fu_225 |  p0  |   2  |   2  |    4   ||    9    |
| grp_access_fu_225 |  p1  |   2  |  32  |   64   ||    9    |
| grp_access_fu_225 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_225 |  p4  |   2  |   2  |    4   ||    9    |
| grp_access_fu_261 |  p0  |   2  |   2  |    4   ||    9    |
| grp_access_fu_261 |  p1  |   2  |   1  |    2   ||    9    |
| grp_access_fu_261 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_261 |  p4  |   2  |   2  |    4   ||    9    |
| grp_access_fu_334 |  p0  |   2  |   2  |    4   ||    9    |
| grp_access_fu_346 |  p0  |   2  |   2  |    4   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   162  ||  5.418  ||   126   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+--------+
|           |  BRAM  |   DSP  |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+--------+
|  Function |   32   |    7   |    3   |   749  |   538  |    0   |
|   Memory  |   16   |    -   |    -   |   132  |   138  |    0   |
|Multiplexer|    -   |    -   |    5   |    -   |   126  |    -   |
|  Register |    -   |    -   |    -   |   583  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+--------+
|   Total   |   48   |    7   |    9   |  1464  |   802  |    0   |
+-----------+--------+--------+--------+--------+--------+--------+
