#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x1b88a90 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1b92950 .scope module, "tb" "tb" 3 84;
 .timescale -12 -12;
L_0x1b7a270 .functor NOT 1, L_0x1bce2d0, C4<0>, C4<0>, C4<0>;
L_0x1bcdfe0 .functor XOR 2, L_0x1bcddf0, L_0x1bcdf40, C4<00>, C4<00>;
L_0x1bce1c0 .functor XOR 2, L_0x1bcdfe0, L_0x1bce0f0, C4<00>, C4<00>;
v0x1bcbbc0_0 .net *"_ivl_10", 1 0, L_0x1bce0f0;  1 drivers
v0x1bcbcc0_0 .net *"_ivl_12", 1 0, L_0x1bce1c0;  1 drivers
v0x1bcbda0_0 .net *"_ivl_2", 1 0, L_0x1bcdd30;  1 drivers
v0x1bcbe60_0 .net *"_ivl_4", 1 0, L_0x1bcddf0;  1 drivers
v0x1bcbf40_0 .net *"_ivl_6", 1 0, L_0x1bcdf40;  1 drivers
v0x1bcc070_0 .net *"_ivl_8", 1 0, L_0x1bcdfe0;  1 drivers
v0x1bcc150_0 .net "a", 0 0, v0x1bca990_0;  1 drivers
v0x1bcc1f0_0 .net "b", 0 0, v0x1bcaa30_0;  1 drivers
v0x1bcc290_0 .net "c", 0 0, v0x1bcaad0_0;  1 drivers
v0x1bcc330_0 .var "clk", 0 0;
v0x1bcc3d0_0 .net "d", 0 0, v0x1bcac10_0;  1 drivers
v0x1bcc470_0 .net "out_pos_dut", 0 0, v0x1bcb750_0;  1 drivers
v0x1bcc510_0 .net "out_pos_ref", 0 0, L_0x1bcdb80;  1 drivers
v0x1bcc5b0_0 .net "out_sop_dut", 0 0, v0x1bcb840_0;  1 drivers
v0x1bcc650_0 .net "out_sop_ref", 0 0, L_0x1ba4ea0;  1 drivers
v0x1bcc720_0 .var/2u "stats1", 223 0;
v0x1bcc7c0_0 .var/2u "strobe", 0 0;
v0x1bcc970_0 .net "tb_match", 0 0, L_0x1bce2d0;  1 drivers
v0x1bcca40_0 .net "tb_mismatch", 0 0, L_0x1b7a270;  1 drivers
v0x1bccae0_0 .net "wavedrom_enable", 0 0, v0x1bcaee0_0;  1 drivers
v0x1bccbb0_0 .net "wavedrom_title", 511 0, v0x1bcaf80_0;  1 drivers
L_0x1bcdd30 .concat [ 1 1 0 0], L_0x1bcdb80, L_0x1ba4ea0;
L_0x1bcddf0 .concat [ 1 1 0 0], L_0x1bcdb80, L_0x1ba4ea0;
L_0x1bcdf40 .concat [ 1 1 0 0], v0x1bcb750_0, v0x1bcb840_0;
L_0x1bce0f0 .concat [ 1 1 0 0], L_0x1bcdb80, L_0x1ba4ea0;
L_0x1bce2d0 .cmp/eeq 2, L_0x1bcdd30, L_0x1bce1c0;
S_0x1b92ae0 .scope module, "good1" "reference_module" 3 133, 3 4 0, S_0x1b92950;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x1b7a650 .functor AND 1, v0x1bcaad0_0, v0x1bcac10_0, C4<1>, C4<1>;
L_0x1b7aa30 .functor NOT 1, v0x1bca990_0, C4<0>, C4<0>, C4<0>;
L_0x1b7ae10 .functor NOT 1, v0x1bcaa30_0, C4<0>, C4<0>, C4<0>;
L_0x1b7b090 .functor AND 1, L_0x1b7aa30, L_0x1b7ae10, C4<1>, C4<1>;
L_0x1b93630 .functor AND 1, L_0x1b7b090, v0x1bcaad0_0, C4<1>, C4<1>;
L_0x1ba4ea0 .functor OR 1, L_0x1b7a650, L_0x1b93630, C4<0>, C4<0>;
L_0x1bcd000 .functor NOT 1, v0x1bcaa30_0, C4<0>, C4<0>, C4<0>;
L_0x1bcd070 .functor OR 1, L_0x1bcd000, v0x1bcac10_0, C4<0>, C4<0>;
L_0x1bcd180 .functor AND 1, v0x1bcaad0_0, L_0x1bcd070, C4<1>, C4<1>;
L_0x1bcd240 .functor NOT 1, v0x1bca990_0, C4<0>, C4<0>, C4<0>;
L_0x1bcd310 .functor OR 1, L_0x1bcd240, v0x1bcaa30_0, C4<0>, C4<0>;
L_0x1bcd380 .functor AND 1, L_0x1bcd180, L_0x1bcd310, C4<1>, C4<1>;
L_0x1bcd500 .functor NOT 1, v0x1bcaa30_0, C4<0>, C4<0>, C4<0>;
L_0x1bcd570 .functor OR 1, L_0x1bcd500, v0x1bcac10_0, C4<0>, C4<0>;
L_0x1bcd490 .functor AND 1, v0x1bcaad0_0, L_0x1bcd570, C4<1>, C4<1>;
L_0x1bcd700 .functor NOT 1, v0x1bca990_0, C4<0>, C4<0>, C4<0>;
L_0x1bcd800 .functor OR 1, L_0x1bcd700, v0x1bcac10_0, C4<0>, C4<0>;
L_0x1bcd8c0 .functor AND 1, L_0x1bcd490, L_0x1bcd800, C4<1>, C4<1>;
L_0x1bcda70 .functor XNOR 1, L_0x1bcd380, L_0x1bcd8c0, C4<0>, C4<0>;
v0x1b79ba0_0 .net *"_ivl_0", 0 0, L_0x1b7a650;  1 drivers
v0x1b79fa0_0 .net *"_ivl_12", 0 0, L_0x1bcd000;  1 drivers
v0x1b7a380_0 .net *"_ivl_14", 0 0, L_0x1bcd070;  1 drivers
v0x1b7a760_0 .net *"_ivl_16", 0 0, L_0x1bcd180;  1 drivers
v0x1b7ab40_0 .net *"_ivl_18", 0 0, L_0x1bcd240;  1 drivers
v0x1b7af20_0 .net *"_ivl_2", 0 0, L_0x1b7aa30;  1 drivers
v0x1b7b1a0_0 .net *"_ivl_20", 0 0, L_0x1bcd310;  1 drivers
v0x1bc8f00_0 .net *"_ivl_24", 0 0, L_0x1bcd500;  1 drivers
v0x1bc8fe0_0 .net *"_ivl_26", 0 0, L_0x1bcd570;  1 drivers
v0x1bc90c0_0 .net *"_ivl_28", 0 0, L_0x1bcd490;  1 drivers
v0x1bc91a0_0 .net *"_ivl_30", 0 0, L_0x1bcd700;  1 drivers
v0x1bc9280_0 .net *"_ivl_32", 0 0, L_0x1bcd800;  1 drivers
v0x1bc9360_0 .net *"_ivl_36", 0 0, L_0x1bcda70;  1 drivers
L_0x7f3e2ba0c018 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x1bc9420_0 .net *"_ivl_38", 0 0, L_0x7f3e2ba0c018;  1 drivers
v0x1bc9500_0 .net *"_ivl_4", 0 0, L_0x1b7ae10;  1 drivers
v0x1bc95e0_0 .net *"_ivl_6", 0 0, L_0x1b7b090;  1 drivers
v0x1bc96c0_0 .net *"_ivl_8", 0 0, L_0x1b93630;  1 drivers
v0x1bc97a0_0 .net "a", 0 0, v0x1bca990_0;  alias, 1 drivers
v0x1bc9860_0 .net "b", 0 0, v0x1bcaa30_0;  alias, 1 drivers
v0x1bc9920_0 .net "c", 0 0, v0x1bcaad0_0;  alias, 1 drivers
v0x1bc99e0_0 .net "d", 0 0, v0x1bcac10_0;  alias, 1 drivers
v0x1bc9aa0_0 .net "out_pos", 0 0, L_0x1bcdb80;  alias, 1 drivers
v0x1bc9b60_0 .net "out_sop", 0 0, L_0x1ba4ea0;  alias, 1 drivers
v0x1bc9c20_0 .net "pos0", 0 0, L_0x1bcd380;  1 drivers
v0x1bc9ce0_0 .net "pos1", 0 0, L_0x1bcd8c0;  1 drivers
L_0x1bcdb80 .functor MUXZ 1, L_0x7f3e2ba0c018, L_0x1bcd380, L_0x1bcda70, C4<>;
S_0x1bc9e60 .scope module, "stim1" "stimulus_gen" 3 126, 3 22 0, S_0x1b92950;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
    .port_info 7 /INPUT 1 "tb_match";
v0x1bca990_0 .var "a", 0 0;
v0x1bcaa30_0 .var "b", 0 0;
v0x1bcaad0_0 .var "c", 0 0;
v0x1bcab70_0 .net "clk", 0 0, v0x1bcc330_0;  1 drivers
v0x1bcac10_0 .var "d", 0 0;
v0x1bcad00_0 .var/2u "fail", 0 0;
v0x1bcada0_0 .var/2u "fail1", 0 0;
v0x1bcae40_0 .net "tb_match", 0 0, L_0x1bce2d0;  alias, 1 drivers
v0x1bcaee0_0 .var "wavedrom_enable", 0 0;
v0x1bcaf80_0 .var "wavedrom_title", 511 0;
E_0x1b871b0/0 .event negedge, v0x1bcab70_0;
E_0x1b871b0/1 .event posedge, v0x1bcab70_0;
E_0x1b871b0 .event/or E_0x1b871b0/0, E_0x1b871b0/1;
S_0x1bca190 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 68, 3 68 0, S_0x1bc9e60;
 .timescale -12 -12;
v0x1bca3d0_0 .var/2s "i", 31 0;
E_0x1b87050 .event posedge, v0x1bcab70_0;
S_0x1bca4d0 .scope task, "wavedrom_start" "wavedrom_start" 3 34, 3 34 0, S_0x1bc9e60;
 .timescale -12 -12;
v0x1bca6d0_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x1bca7b0 .scope task, "wavedrom_stop" "wavedrom_stop" 3 37, 3 37 0, S_0x1bc9e60;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x1bcb160 .scope module, "top_module1" "top_module" 3 141, 4 1 0, S_0x1b92950;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
v0x1bcb350_0 .net "a", 0 0, v0x1bca990_0;  alias, 1 drivers
v0x1bcb460_0 .net "b", 0 0, v0x1bcaa30_0;  alias, 1 drivers
v0x1bcb570_0 .net "c", 0 0, v0x1bcaad0_0;  alias, 1 drivers
v0x1bcb660_0 .net "d", 0 0, v0x1bcac10_0;  alias, 1 drivers
v0x1bcb750_0 .var "out_pos", 0 0;
v0x1bcb840_0 .var "out_sop", 0 0;
E_0x1bab350 .event anyedge, v0x1bc97a0_0, v0x1bc9860_0, v0x1bc9920_0, v0x1bc99e0_0;
S_0x1bcb9a0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 151, 3 151 0, S_0x1b92950;
 .timescale -12 -12;
E_0x1b6f9f0 .event anyedge, v0x1bcc7c0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x1bcc7c0_0;
    %nor/r;
    %assign/vec4 v0x1bcc7c0_0, 0;
    %wait E_0x1b6f9f0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x1bc9e60;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1bcad00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1bcada0_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0x1bc9e60;
T_4 ;
    %wait E_0x1b871b0;
    %load/vec4 v0x1bcae40_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1bcad00_0, 0, 1;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x1bc9e60;
T_5 ;
    %wait E_0x1b87050;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1bcac10_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1bcaad0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1bcaa30_0, 0;
    %assign/vec4 v0x1bca990_0, 0;
    %wait E_0x1b87050;
    %pushi/vec4 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1bcac10_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1bcaad0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1bcaa30_0, 0;
    %assign/vec4 v0x1bca990_0, 0;
    %wait E_0x1b87050;
    %pushi/vec4 2, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1bcac10_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1bcaad0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1bcaa30_0, 0;
    %assign/vec4 v0x1bca990_0, 0;
    %wait E_0x1b87050;
    %pushi/vec4 4, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1bcac10_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1bcaad0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1bcaa30_0, 0;
    %assign/vec4 v0x1bca990_0, 0;
    %wait E_0x1b87050;
    %pushi/vec4 5, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1bcac10_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1bcaad0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1bcaa30_0, 0;
    %assign/vec4 v0x1bca990_0, 0;
    %wait E_0x1b87050;
    %pushi/vec4 6, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1bcac10_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1bcaad0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1bcaa30_0, 0;
    %assign/vec4 v0x1bca990_0, 0;
    %wait E_0x1b87050;
    %pushi/vec4 7, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1bcac10_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1bcaad0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1bcaa30_0, 0;
    %assign/vec4 v0x1bca990_0, 0;
    %wait E_0x1b87050;
    %pushi/vec4 9, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1bcac10_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1bcaad0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1bcaa30_0, 0;
    %assign/vec4 v0x1bca990_0, 0;
    %wait E_0x1b87050;
    %pushi/vec4 10, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1bcac10_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1bcaad0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1bcaa30_0, 0;
    %assign/vec4 v0x1bca990_0, 0;
    %wait E_0x1b87050;
    %pushi/vec4 13, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1bcac10_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1bcaad0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1bcaa30_0, 0;
    %assign/vec4 v0x1bca990_0, 0;
    %wait E_0x1b87050;
    %pushi/vec4 14, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1bcac10_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1bcaad0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1bcaa30_0, 0;
    %assign/vec4 v0x1bca990_0, 0;
    %wait E_0x1b87050;
    %pushi/vec4 15, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1bcac10_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1bcaad0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1bcaa30_0, 0;
    %assign/vec4 v0x1bca990_0, 0;
    %wait E_0x1b87050;
    %load/vec4 v0x1bcad00_0;
    %store/vec4 v0x1bcada0_0, 0, 1;
    %fork t_1, S_0x1bca190;
    %jmp t_0;
    .scope S_0x1bca190;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1bca3d0_0, 0, 32;
T_5.0 ; Top of for-loop 
    %load/vec4 v0x1bca3d0_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_5.1, 5;
    %wait E_0x1b87050;
    %load/vec4 v0x1bca3d0_0;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x1bcac10_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1bcaad0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1bcaa30_0, 0;
    %assign/vec4 v0x1bca990_0, 0;
T_5.2 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1bca3d0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x1bca3d0_0, 0, 32;
    %jmp T_5.0;
T_5.1 ; for-loop exit label
    %end;
    .scope S_0x1bc9e60;
t_0 %join;
    %pushi/vec4 50, 0, 32;
T_5.3 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.4, 5;
    %jmp/1 T_5.4, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1b871b0;
    %vpi_func 3 74 "$random" 32 {0 0 0};
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x1bcac10_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1bcaad0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1bcaa30_0, 0;
    %assign/vec4 v0x1bca990_0, 0;
    %jmp T_5.3;
T_5.4 ;
    %pop/vec4 1;
    %load/vec4 v0x1bcad00_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.7, 9;
    %load/vec4 v0x1bcada0_0;
    %inv;
    %and;
T_5.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.5, 8;
    %vpi_call/w 3 77 "$display", "Hint: Your circuit passes on the 12 required input combinations, but doesn't match the don't-care cases. Are you using minimal SOP and POS?" {0 0 0};
T_5.5 ;
    %vpi_call/w 3 79 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x1bcb160;
T_6 ;
    %wait E_0x1bab350;
    %load/vec4 v0x1bcb350_0;
    %load/vec4 v0x1bcb460_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x1bcb570_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x1bcb660_0;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_6.7, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_6.8, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_6.9, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_6.10, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_6.11, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1bcb840_0, 0, 1;
    %jmp T_6.13;
T_6.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1bcb840_0, 0, 1;
    %jmp T_6.13;
T_6.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1bcb840_0, 0, 1;
    %jmp T_6.13;
T_6.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1bcb840_0, 0, 1;
    %jmp T_6.13;
T_6.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1bcb840_0, 0, 1;
    %jmp T_6.13;
T_6.4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1bcb840_0, 0, 1;
    %jmp T_6.13;
T_6.5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1bcb840_0, 0, 1;
    %jmp T_6.13;
T_6.6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1bcb840_0, 0, 1;
    %jmp T_6.13;
T_6.7 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1bcb840_0, 0, 1;
    %jmp T_6.13;
T_6.8 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1bcb840_0, 0, 1;
    %jmp T_6.13;
T_6.9 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1bcb840_0, 0, 1;
    %jmp T_6.13;
T_6.10 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1bcb840_0, 0, 1;
    %jmp T_6.13;
T_6.11 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1bcb840_0, 0, 1;
    %jmp T_6.13;
T_6.13 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x1bcb160;
T_7 ;
    %wait E_0x1bab350;
    %load/vec4 v0x1bcb350_0;
    %load/vec4 v0x1bcb460_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x1bcb570_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x1bcb660_0;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_7.0, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_7.1, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_7.2, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_7.3, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_7.4, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_7.5, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_7.6, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_7.7, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_7.8, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_7.9, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_7.10, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_7.11, 6;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1bcb750_0, 0, 1;
    %jmp T_7.13;
T_7.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1bcb750_0, 0, 1;
    %jmp T_7.13;
T_7.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1bcb750_0, 0, 1;
    %jmp T_7.13;
T_7.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1bcb750_0, 0, 1;
    %jmp T_7.13;
T_7.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1bcb750_0, 0, 1;
    %jmp T_7.13;
T_7.4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1bcb750_0, 0, 1;
    %jmp T_7.13;
T_7.5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1bcb750_0, 0, 1;
    %jmp T_7.13;
T_7.6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1bcb750_0, 0, 1;
    %jmp T_7.13;
T_7.7 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1bcb750_0, 0, 1;
    %jmp T_7.13;
T_7.8 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1bcb750_0, 0, 1;
    %jmp T_7.13;
T_7.9 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1bcb750_0, 0, 1;
    %jmp T_7.13;
T_7.10 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1bcb750_0, 0, 1;
    %jmp T_7.13;
T_7.11 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1bcb750_0, 0, 1;
    %jmp T_7.13;
T_7.13 ;
    %pop/vec4 1;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x1b92950;
T_8 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1bcc330_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1bcc7c0_0, 0, 1;
    %end;
    .thread T_8, $init;
    .scope S_0x1b92950;
T_9 ;
T_9.0 ;
    %delay 5, 0;
    %load/vec4 v0x1bcc330_0;
    %inv;
    %store/vec4 v0x1bcc330_0, 0, 1;
    %jmp T_9.0;
T_9.1 ;
    %end;
    .thread T_9;
    .scope S_0x1b92950;
T_10 ;
    %vpi_call/w 3 118 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 119 "$dumpvars", 32'sb00000000000000000000000000000001, v0x1bcab70_0, v0x1bcca40_0, v0x1bcc150_0, v0x1bcc1f0_0, v0x1bcc290_0, v0x1bcc3d0_0, v0x1bcc650_0, v0x1bcc5b0_0, v0x1bcc510_0, v0x1bcc470_0 {0 0 0};
    %end;
    .thread T_10;
    .scope S_0x1b92950;
T_11 ;
    %load/vec4 v0x1bcc720_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_11.0, 4;
    %load/vec4 v0x1bcc720_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1bcc720_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 160 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_sop", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_11.1;
T_11.0 ;
    %vpi_call/w 3 161 "$display", "Hint: Output '%s' has no mismatches.", "out_sop" {0 0 0};
T_11.1 ;
    %load/vec4 v0x1bcc720_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_11.2, 4;
    %load/vec4 v0x1bcc720_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x1bcc720_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 162 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_pos", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_11.3;
T_11.2 ;
    %vpi_call/w 3 163 "$display", "Hint: Output '%s' has no mismatches.", "out_pos" {0 0 0};
T_11.3 ;
    %load/vec4 v0x1bcc720_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x1bcc720_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 165 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 166 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x1bcc720_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x1bcc720_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 167 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_11, $final;
    .scope S_0x1b92950;
T_12 ;
    %wait E_0x1b871b0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1bcc720_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1bcc720_0, 4, 32;
    %load/vec4 v0x1bcc970_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %load/vec4 v0x1bcc720_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_12.2, 4;
    %vpi_func 3 178 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1bcc720_0, 4, 32;
T_12.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1bcc720_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1bcc720_0, 4, 32;
T_12.0 ;
    %load/vec4 v0x1bcc650_0;
    %load/vec4 v0x1bcc650_0;
    %load/vec4 v0x1bcc5b0_0;
    %xor;
    %load/vec4 v0x1bcc650_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_12.4, 6;
    %load/vec4 v0x1bcc720_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_12.6, 4;
    %vpi_func 3 182 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1bcc720_0, 4, 32;
T_12.6 ;
    %load/vec4 v0x1bcc720_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1bcc720_0, 4, 32;
T_12.4 ;
    %load/vec4 v0x1bcc510_0;
    %load/vec4 v0x1bcc510_0;
    %load/vec4 v0x1bcc470_0;
    %xor;
    %load/vec4 v0x1bcc510_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_12.8, 6;
    %load/vec4 v0x1bcc720_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_12.10, 4;
    %vpi_func 3 185 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1bcc720_0, 4, 32;
T_12.10 ;
    %load/vec4 v0x1bcc720_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1bcc720_0, 4, 32;
T_12.8 ;
    %jmp T_12;
    .thread T_12;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/ece241_2013_q2/ece241_2013_q2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3.5_turbo_16k/can1_depth10/human/ece241_2013_q2/iter9/response0/top_module.sv";
