# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../Assignment5.srcs/sources_1/new/SoC_reg.v" \
"../../../../Assignment5.srcs/sources_1/new/SoC_top.v" \
"../../../../Assignment5.srcs/sources_1/new/ad.v" \
"../../../../../Desktop/lab5_processor_design_1/single_cycle_mips_source_initial/datapath/adder.v" \
"../../../../../Desktop/lab5_processor_design_1/single_cycle_mips_source_initial/datapath/alu.v" \
"../../../../../Desktop/lab5_processor_design_1/single_cycle_mips_source_initial/control_unit/auxdec.v" \
"../../../../../Desktop/factorial/check_error.v" \
"../../../../../Desktop/factorial/cmp.v" \
"../../../../../Desktop/factorial/cnt.v" \
"../../../../../Desktop/lab5_processor_design_1/single_cycle_mips_source_initial/control_unit/controlunit.v" \
"../../../../../Desktop/lab5_processor_design_1/single_cycle_mips_source_initial/datapath/datapath.v" \
"../../../../../Desktop/lab5_processor_design_1/single_cycle_mips_source_initial/memory/dmem.v" \
"../../../../../Desktop/lab5_processor_design_1/single_cycle_mips_source_initial/datapath/dreg.v" \
"../../../../Assignment5.srcs/sources_1/new/fact_ad.v" \
"../../../../../Desktop/factorial/fact_cu.v" \
"../../../../../Desktop/factorial/fact_datapath.v" \
"../../../../Assignment5.srcs/sources_1/new/fact_top.v" \
"../../../../../Desktop/factorial/factorial.v" \
"../../../../Assignment5.srcs/sources_1/new/gpio_ad.v" \
"../../../../Assignment5.srcs/sources_1/new/gpio_top.v" \
"../../../../../Desktop/lab5_processor_design_1/single_cycle_mips_source_initial/memory/imem.v" \
"../../../../../Desktop/lab5_processor_design_1/single_cycle_mips_source_initial/control_unit/maindec.v" \
"../../../../../Desktop/lab5_processor_design_1/single_cycle_mips_source_initial/mips/mips.v" \
"../../../../../Desktop/factorial/mul.v" \
"../../../../Assignment5.srcs/sources_1/new/multiply.v" \
"../../../../../Desktop/factorial/mux1to2.v" \
"../../../../../Desktop/lab5_processor_design_1/single_cycle_mips_source_initial/datapath/mux2.v" \
"../../../../../Desktop/factorial/mux2to1.v" \
"../../../../Assignment5.srcs/sources_1/new/mux4to1.v" \
"../../../../../Desktop/lab5_processor_design_1/single_cycle_mips_source_initial/datapath/regfile.v" \
"../../../../../Desktop/factorial/register.v" \
"../../../../../Desktop/lab5_processor_design_1/single_cycle_mips_source_initial/datapath/signext.v" \
"../../../../Assignment5.srcs/sim_1/new/tb_lab8.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
