#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Sat Feb 27 18:33:51 2021
# Process ID: 15540
# Current directory: C:/Prueba_TP_ED1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent4692 C:\Prueba_TP_ED1\Prueba_TP_ED1.xpr
# Log file: C:/Prueba_TP_ED1/vivado.log
# Journal file: C:/Prueba_TP_ED1\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Prueba_TP_ED1/Prueba_TP_ED1.xpr
INFO: [Project 1-313] Project file moved from 'C:/Users/Nicoleta Piruleta/Prueba_TP_ED1' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.2/data/ip'.
open_project: Time (s): cpu = 00:00:24 ; elapsed = 00:00:11 . Memory (MB): peak = 818.129 ; gain = 182.398
update_compile_order -fileset sources_1
ereset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Sat Feb 27 18:34:34 2021] Launched impl_1...
Run output will be captured here: C:/Prueba_TP_ED1/Prueba_TP_ED1.runs/impl_1/runme.log
export_ip_user_files -of_objects  [get_files C:/Prueba_TP_ED1/Prueba_TP_ED1.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci] -no_script -reset -force -quiet
remove_files  -fileset clk_wiz_0 C:/Prueba_TP_ED1/Prueba_TP_ED1.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci
INFO: [Project 1-386] Moving file 'C:/Prueba_TP_ED1/Prueba_TP_ED1.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci' from fileset 'clk_wiz_0' to fileset 'sources_1'.
reset_run synth_1
launch_runs impl_1 -jobs 4
[Sat Feb 27 18:37:33 2021] Launched synth_1...
Run output will be captured here: C:/Prueba_TP_ED1/Prueba_TP_ED1.runs/synth_1/runme.log
[Sat Feb 27 18:37:33 2021] Launched impl_1...
Run output will be captured here: C:/Prueba_TP_ED1/Prueba_TP_ED1.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -jobs 4
[Sat Feb 27 18:38:00 2021] Launched synth_1...
Run output will be captured here: C:/Prueba_TP_ED1/Prueba_TP_ED1.runs/synth_1/runme.log
[Sat Feb 27 18:38:00 2021] Launched impl_1...
Run output will be captured here: C:/Prueba_TP_ED1/Prueba_TP_ED1.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Sat Feb 27 18:40:19 2021] Launched impl_1...
Run output will be captured here: C:/Prueba_TP_ED1/Prueba_TP_ED1.runs/impl_1/runme.log
open_run impl_1
INFO: [Device 21-403] Loading part xc7a35ticsg324-1L
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1130.539 ; gain = 0.000
INFO: [Project 1-479] Netlist was created with Vivado 2019.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.033 . Memory (MB): peak = 1732.035 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.033 . Memory (MB): peak = 1732.035 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1732.035 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:27 ; elapsed = 00:00:19 . Memory (MB): peak = 1857.504 ; gain = 971.184
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
reset_run synth_1
launch_runs impl_1 -jobs 4
[Sat Feb 27 18:44:07 2021] Launched synth_1...
Run output will be captured here: C:/Prueba_TP_ED1/Prueba_TP_ED1.runs/synth_1/runme.log
[Sat Feb 27 18:44:07 2021] Launched impl_1...
Run output will be captured here: C:/Prueba_TP_ED1/Prueba_TP_ED1.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Sat Feb 27 18:45:49 2021] Launched impl_1...
Run output will be captured here: C:/Prueba_TP_ED1/Prueba_TP_ED1.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2019.2
  **** Build date : Nov  6 2019 at 22:12:23
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


****** Xilinx cs_server v2019.2.0
  **** Build date : Nov 07 2019-02:28:22
    ** Copyright 2017-2019 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 3088.363 ; gain = 0.000
disconnect_hw_server localhost:3121
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3414] Connected to existing cs_server.
disconnect_hw_server localhost:3121
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3414] Connected to existing cs_server.
disconnect_hw_server localhost:3121
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3414] Connected to existing cs_server.
disconnect_hw_server localhost:3121
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3414] Connected to existing cs_server.
close_hw_manager
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3414] Connected to existing cs_server.
close_hw_manager
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3414] Connected to existing cs_server.
disconnect_hw_server localhost:3121
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3414] Connected to existing cs_server.
close_hw_manager
open_hw_manager
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3414] Connected to existing cs_server.
ERROR: [Labtools 27-3097] Unable to open xvc server local:2542.
ERROR: [Labtoolstcl 44-142] There is no current hw_target and no option value given for 'hw_target'.
ERROR: [Labtools 27-3097] Unable to open xvc server local:3042.
ERROR: [Labtoolstcl 44-142] There is no current hw_target and no option value given for 'hw_target'.
ERROR: [Labtools 27-3097] Unable to open xvc server local:3121.
ERROR: [Labtoolstcl 44-142] There is no current hw_target and no option value given for 'hw_target'.
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2019.2
  **** Build date : Nov  6 2019 at 22:12:23
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


****** Xilinx cs_server v2019.2.0
  **** Build date : Nov 07 2019-02:28:22
    ** Copyright 2017-2019 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 3088.363 ; gain = 0.000
disconnect_hw_server localhost:3121
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3414] Connected to existing cs_server.
disconnect_hw_server localhost:3121
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3414] Connected to existing cs_server.
disconnect_hw_server localhost:3121
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3414] Connected to existing cs_server.
close_hw_manager
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3414] Connected to existing cs_server.
close_hw_manager
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3414] Connected to existing cs_server.
disconnect_hw_server localhost:3121
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3414] Connected to existing cs_server.
disconnect_hw_server localhost:3121
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3414] Connected to existing cs_server.
create_ip -name clk_wiz -vendor xilinx.com -library ip -version 6.0 -module_name clk_wiz_0 -dir c:/Prueba_TP_ED1/Prueba_TP_ED1.srcs/sources_1/ip
set_property -dict [list CONFIG.PRIM_IN_FREQ {125.000} CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {50.000} CONFIG.USE_LOCKED {false} CONFIG.USE_RESET {false} CONFIG.CLKIN1_JITTER_PS {80.0} CONFIG.MMCM_CLKFBOUT_MULT_F {8.000} CONFIG.MMCM_CLKIN1_PERIOD {8.000} CONFIG.MMCM_CLKOUT0_DIVIDE_F {20.000} CONFIG.CLKOUT1_JITTER {143.688} CONFIG.CLKOUT1_PHASE_ERROR {96.948}] [get_ips clk_wiz_0]
generate_target {instantiation_template} [get_files c:/Prueba_TP_ED1/Prueba_TP_ED1.srcs/sources_1/ip/clk_wiz_0_1/clk_wiz_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'clk_wiz_0'...
generate_target all [get_files  c:/Prueba_TP_ED1/Prueba_TP_ED1.srcs/sources_1/ip/clk_wiz_0_1/clk_wiz_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'clk_wiz_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'clk_wiz_0'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'clk_wiz_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'clk_wiz_0'...
catch { config_ip_cache -export [get_ips -all clk_wiz_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP clk_wiz_0, cache-ID = e8a6e23ec7bdd7ca; cache size = 0.062 MB.
export_ip_user_files -of_objects [get_files c:/Prueba_TP_ED1/Prueba_TP_ED1.srcs/sources_1/ip/clk_wiz_0_1/clk_wiz_0.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] c:/Prueba_TP_ED1/Prueba_TP_ED1.srcs/sources_1/ip/clk_wiz_0_1/clk_wiz_0.xci]
INFO: [Vivado 12-3453] The given sub-design is up-to-date, no action was taken.  If a run is still desired, use the '-force' option for the file:'c:/Prueba_TP_ED1/Prueba_TP_ED1.srcs/sources_1/ip/clk_wiz_0_1/clk_wiz_0.xci'
export_simulation -of_objects [get_files c:/Prueba_TP_ED1/Prueba_TP_ED1.srcs/sources_1/ip/clk_wiz_0_1/clk_wiz_0.xci] -directory C:/Prueba_TP_ED1/Prueba_TP_ED1.ip_user_files/sim_scripts -ip_user_files_dir C:/Prueba_TP_ED1/Prueba_TP_ED1.ip_user_files -ipstatic_source_dir C:/Prueba_TP_ED1/Prueba_TP_ED1.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Prueba_TP_ED1/Prueba_TP_ED1.cache/compile_simlib/modelsim} {questa=C:/Prueba_TP_ED1/Prueba_TP_ED1.cache/compile_simlib/questa} {riviera=C:/Prueba_TP_ED1/Prueba_TP_ED1.cache/compile_simlib/riviera} {activehdl=C:/Prueba_TP_ED1/Prueba_TP_ED1.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -jobs 4
[Sat Feb 27 19:09:38 2021] Launched synth_1...
Run output will be captured here: C:/Prueba_TP_ED1/Prueba_TP_ED1.runs/synth_1/runme.log
[Sat Feb 27 19:09:39 2021] Launched impl_1...
Run output will be captured here: C:/Prueba_TP_ED1/Prueba_TP_ED1.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Sat Feb 27 19:11:32 2021] Launched impl_1...
Run output will be captured here: C:/Prueba_TP_ED1/Prueba_TP_ED1.runs/impl_1/runme.log
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -jobs 4
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'c:/Prueba_TP_ED1/Prueba_TP_ED1.srcs/sources_1/ip/clk_wiz_0_1/clk_wiz_0.xci' is already up-to-date
[Sat Feb 27 19:15:04 2021] Launched synth_1...
Run output will be captured here: C:/Prueba_TP_ED1/Prueba_TP_ED1.runs/synth_1/runme.log
[Sat Feb 27 19:15:04 2021] Launched impl_1...
Run output will be captured here: C:/Prueba_TP_ED1/Prueba_TP_ED1.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 4
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'c:/Prueba_TP_ED1/Prueba_TP_ED1.srcs/sources_1/ip/clk_wiz_0_1/clk_wiz_0.xci' is already up-to-date
[Sat Feb 27 19:17:26 2021] Launched impl_1...
Run output will be captured here: C:/Prueba_TP_ED1/Prueba_TP_ED1.runs/impl_1/runme.log
disconnect_hw_server localhost:3121
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3414] Connected to existing cs_server.
disconnect_hw_server localhost:3121
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3414] Connected to existing cs_server.
disconnect_hw_server localhost:3121
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3414] Connected to existing cs_server.
disconnect_hw_server localhost:3121
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3414] Connected to existing cs_server.
exit
INFO: [Common 17-206] Exiting Vivado at Sat Feb 27 19:21:28 2021...
