#-----------------------------------------------------------
# Vivado v2015.2 (64-bit)
# SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
# IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
# Start of session at: Tue Mar 07 15:38:04 2017
# Process ID: 3112
# Log file: V:/EECS 700-FPGA/prj1/project_2/vivado.log
# Journal file: V:/EECS 700-FPGA/prj1/project_2\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {V:/EECS 700-FPGA/prj1/project_2/project_2.xpr}
CRITICAL WARNING: [Project 1-19] Could not find the file 'V:/EECS 700-FPGA/Nexys4DDR_Master1.xdc'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2015.2/data/ip'.
open_project: Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 727.129 ; gain = 152.434
remove_files -fileset constrs_1 {{V:/EECS 700-FPGA/Nexys4DDR_Master1.xdc}}
add_files -fileset constrs_1 -norecurse {{V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/constrs_1/new/constr.xdc}}
reset_run synth_2
launch_runs synth_2 -jobs 4
INFO: [HDL 9-1061] Parsing VHDL file "V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/addrcounter.vhd" into library xil_defaultlib [V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/addrcounter.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/addrcounterreal.vhd" into library xil_defaultlib [V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/addrcounterreal.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/counter4.vhd" into library xil_defaultlib [V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/counter4.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/knightrider.vhd" into library xil_defaultlib [V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/knightrider.vhd:1]
[Tue Mar 07 15:48:00 2017] Launched synth_2...
Run output will be captured here: V:/EECS 700-FPGA/prj1/project_2/project_2.runs/synth_2/runme.log
reset_run synth_2
launch_runs synth_2 -jobs 4
INFO: [HDL 9-1061] Parsing VHDL file "V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/addrcounter.vhd" into library xil_defaultlib [V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/addrcounter.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/addrcounterreal.vhd" into library xil_defaultlib [V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/addrcounterreal.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/counter4.vhd" into library xil_defaultlib [V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/counter4.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/knightrider.vhd" into library xil_defaultlib [V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/knightrider.vhd:1]
[Tue Mar 07 15:50:15 2017] Launched synth_2...
Run output will be captured here: V:/EECS 700-FPGA/prj1/project_2/project_2.runs/synth_2/runme.log
open_run synth_2 -name synth_2
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a100tcsg324-1
INFO: [Netlist 29-17] Analyzing 41 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2015.2
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/constrs_1/new/constr.xdc]
WARNING: [Vivado 12-584] No ports matched 'led[14]'. [V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/constrs_1/new/constr.xdc:1]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/constrs_1/new/constr.xdc:1]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[13]'. [V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/constrs_1/new/constr.xdc:2]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/constrs_1/new/constr.xdc:2]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[12]'. [V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/constrs_1/new/constr.xdc:3]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/constrs_1/new/constr.xdc:3]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[15]'. [V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/constrs_1/new/constr.xdc:5]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/constrs_1/new/constr.xdc:5]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[15]'. [V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/constrs_1/new/constr.xdc:17]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/constrs_1/new/constr.xdc:17]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[14]'. [V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/constrs_1/new/constr.xdc:18]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/constrs_1/new/constr.xdc:18]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[13]'. [V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/constrs_1/new/constr.xdc:19]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/constrs_1/new/constr.xdc:19]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[12]'. [V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/constrs_1/new/constr.xdc:20]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/constrs_1/new/constr.xdc:20]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/constrs_1/new/constr.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:16 ; elapsed = 00:00:10 . Memory (MB): peak = 1093.098 ; gain = 346.313
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'tb_knightrider' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'V:/EECS 700-FPGA/prj1/project_2/project_2.sim/sim_1/behav'
"xvhdl -m64 --relax -prj tb_knightrider_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/addrcounter.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity memory_01
INFO: [VRFC 10-163] Analyzing VHDL file "V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/counter4.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ratecounter_source
INFO: [VRFC 10-163] Analyzing VHDL file "V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/addrcounterreal.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity addrcounter_source
INFO: [VRFC 10-163] Analyzing VHDL file "V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/knightrider.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity knightrider
INFO: [VRFC 10-163] Analyzing VHDL file "V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sim_1/new/simfile1111.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_knightrider
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'V:/EECS 700-FPGA/prj1/project_2/project_2.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 954cc1a6a64f4795962528d3e34c615d --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_knightrider_behav xil_defaultlib.tb_knightrider -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package std.textio
Compiling architecture behavioral of entity xil_defaultlib.ratecounter_source [ratecounter_source_default]
Compiling architecture behavioral of entity xil_defaultlib.addrcounter_source [addrcounter_source_default]
Compiling architecture syn of entity xil_defaultlib.memory_01 [memory_01_default]
Compiling architecture behavioral of entity xil_defaultlib.knightrider [knightrider_default]
Compiling architecture tb of entity xil_defaultlib.tb_knightrider
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot tb_knightrider_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source V:/EECS -notrace
couldn't read file "V:/EECS": permission denied
INFO: [Common 17-206] Exiting Webtalk at Tue Mar 07 16:03:00 2017...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1458.363 ; gain = 0.000
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'V:/EECS 700-FPGA/prj1/project_2/project_2.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_knightrider_behav -key {Behavioral:sim_1:Functional:tb_knightrider} -tclbatch {tb_knightrider.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
source tb_knightrider.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_knightrider_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:12 . Memory (MB): peak = 1459.223 ; gain = 0.859
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
close [ open {V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/runmodule.vhd} w ]
add_files {{V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/runmodule.vhd}}
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
reset_run synth_2
launch_runs synth_2 -jobs 4
INFO: [HDL 9-1061] Parsing VHDL file "V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/addrcounter.vhd" into library xil_defaultlib [V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/addrcounter.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/addrcounterreal.vhd" into library xil_defaultlib [V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/addrcounterreal.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/counter4.vhd" into library xil_defaultlib [V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/counter4.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/knightrider.vhd" into library xil_defaultlib [V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/knightrider.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/runmodule.vhd" into library xil_defaultlib [V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/runmodule.vhd:1]
[Tue Mar 07 19:08:47 2017] Launched synth_2...
Run output will be captured here: V:/EECS 700-FPGA/prj1/project_2/project_2.runs/synth_2/runme.log
reset_run synth_2
launch_runs synth_2 -jobs 4
INFO: [HDL 9-1061] Parsing VHDL file "V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/addrcounter.vhd" into library xil_defaultlib [V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/addrcounter.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/addrcounterreal.vhd" into library xil_defaultlib [V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/addrcounterreal.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/counter4.vhd" into library xil_defaultlib [V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/counter4.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/knightrider.vhd" into library xil_defaultlib [V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/knightrider.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/runmodule.vhd" into library xil_defaultlib [V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/runmodule.vhd:1]
[Tue Mar 07 19:09:35 2017] Launched synth_2...
Run output will be captured here: V:/EECS 700-FPGA/prj1/project_2/project_2.runs/synth_2/runme.log
reset_run synth_2
launch_runs synth_2 -jobs 4
INFO: [HDL 9-1061] Parsing VHDL file "V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/addrcounter.vhd" into library xil_defaultlib [V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/addrcounter.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/addrcounterreal.vhd" into library xil_defaultlib [V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/addrcounterreal.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/counter4.vhd" into library xil_defaultlib [V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/counter4.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/knightrider.vhd" into library xil_defaultlib [V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/knightrider.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/runmodule.vhd" into library xil_defaultlib [V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/runmodule.vhd:1]
[Tue Mar 07 19:12:09 2017] Launched synth_2...
Run output will be captured here: V:/EECS 700-FPGA/prj1/project_2/project_2.runs/synth_2/runme.log
reset_run synth_2
launch_runs synth_2 -jobs 4
INFO: [HDL 9-1061] Parsing VHDL file "V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/addrcounter.vhd" into library xil_defaultlib [V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/addrcounter.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/addrcounterreal.vhd" into library xil_defaultlib [V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/addrcounterreal.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/counter4.vhd" into library xil_defaultlib [V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/counter4.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/knightrider.vhd" into library xil_defaultlib [V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/knightrider.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/runmodule.vhd" into library xil_defaultlib [V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/runmodule.vhd:1]
[Tue Mar 07 19:14:16 2017] Launched synth_2...
Run output will be captured here: V:/EECS 700-FPGA/prj1/project_2/project_2.runs/synth_2/runme.log
reset_run synth_2
launch_runs synth_2 -jobs 4
INFO: [HDL 9-1061] Parsing VHDL file "V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/addrcounter.vhd" into library xil_defaultlib [V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/addrcounter.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/addrcounterreal.vhd" into library xil_defaultlib [V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/addrcounterreal.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/counter4.vhd" into library xil_defaultlib [V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/counter4.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/knightrider.vhd" into library xil_defaultlib [V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/knightrider.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/runmodule.vhd" into library xil_defaultlib [V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/runmodule.vhd:1]
[Tue Mar 07 19:15:04 2017] Launched synth_2...
Run output will be captured here: V:/EECS 700-FPGA/prj1/project_2/project_2.runs/synth_2/runme.log
reset_run synth_2
launch_runs synth_2 -jobs 4
INFO: [HDL 9-1061] Parsing VHDL file "V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/addrcounter.vhd" into library xil_defaultlib [V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/addrcounter.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/addrcounterreal.vhd" into library xil_defaultlib [V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/addrcounterreal.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/counter4.vhd" into library xil_defaultlib [V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/counter4.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/knightrider.vhd" into library xil_defaultlib [V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/knightrider.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/runmodule.vhd" into library xil_defaultlib [V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/runmodule.vhd:1]
[Tue Mar 07 19:15:46 2017] Launched synth_2...
Run output will be captured here: V:/EECS 700-FPGA/prj1/project_2/project_2.runs/synth_2/runme.log
reset_run synth_2
launch_runs synth_2 -jobs 4
INFO: [HDL 9-1061] Parsing VHDL file "V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/addrcounter.vhd" into library xil_defaultlib [V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/addrcounter.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/addrcounterreal.vhd" into library xil_defaultlib [V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/addrcounterreal.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/counter4.vhd" into library xil_defaultlib [V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/counter4.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/knightrider.vhd" into library xil_defaultlib [V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/knightrider.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/runmodule.vhd" into library xil_defaultlib [V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/runmodule.vhd:1]
[Tue Mar 07 19:45:42 2017] Launched synth_2...
Run output will be captured here: V:/EECS 700-FPGA/prj1/project_2/project_2.runs/synth_2/runme.log
reset_run synth_2
launch_runs synth_2 -jobs 4
INFO: [HDL 9-1061] Parsing VHDL file "V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/addrcounter.vhd" into library xil_defaultlib [V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/addrcounter.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/addrcounterreal.vhd" into library xil_defaultlib [V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/addrcounterreal.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/counter4.vhd" into library xil_defaultlib [V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/counter4.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/knightrider.vhd" into library xil_defaultlib [V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/knightrider.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/runmodule.vhd" into library xil_defaultlib [V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/runmodule.vhd:1]
[Tue Mar 07 19:49:36 2017] Launched synth_2...
Run output will be captured here: V:/EECS 700-FPGA/prj1/project_2/project_2.runs/synth_2/runme.log
reset_run synth_2
launch_runs synth_2 -jobs 4
INFO: [HDL 9-1061] Parsing VHDL file "V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/addrcounter.vhd" into library xil_defaultlib [V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/addrcounter.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/addrcounterreal.vhd" into library xil_defaultlib [V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/addrcounterreal.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/counter4.vhd" into library xil_defaultlib [V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/counter4.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/knightrider.vhd" into library xil_defaultlib [V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/knightrider.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/runmodule.vhd" into library xil_defaultlib [V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/runmodule.vhd:1]
[Tue Mar 07 19:50:45 2017] Launched synth_2...
Run output will be captured here: V:/EECS 700-FPGA/prj1/project_2/project_2.runs/synth_2/runme.log
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'tb_knightrider' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'V:/EECS 700-FPGA/prj1/project_2/project_2.sim/sim_1/behav'
"xvhdl -m64 --relax -prj tb_knightrider_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/runmodule.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity runmodule
INFO: [VRFC 10-163] Analyzing VHDL file "V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/counter4.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ratecounter_source
INFO: [VRFC 10-163] Analyzing VHDL file "V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/addrcounterreal.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity addrcounter_source
INFO: [VRFC 10-163] Analyzing VHDL file "V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/addrcounter.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity memory_01
INFO: [VRFC 10-163] Analyzing VHDL file "V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/knightrider.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity knightrider
INFO: [VRFC 10-163] Analyzing VHDL file "V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sim_1/new/simfile1111.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_knightrider
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'V:/EECS 700-FPGA/prj1/project_2/project_2.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 954cc1a6a64f4795962528d3e34c615d --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_knightrider_behav xil_defaultlib.tb_knightrider -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-1307] readline called past the end of file mif_file [V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/addrcounter.vhd:25]
WARNING: [VRFC 10-1306] read failed due to size mismatch [/proj/xhdhdstaff/saikatb/verific_integ/data/vhdl/src/std/textio.vhd:35]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package std.textio
Compiling architecture behavioral of entity xil_defaultlib.runmodule [runmodule_default]
Compiling architecture behavioral of entity xil_defaultlib.ratecounter_source [ratecounter_source_default]
Compiling architecture behavioral of entity xil_defaultlib.addrcounter_source [addrcounter_source_default]
Compiling architecture syn of entity xil_defaultlib.memory_01 [memory_01_default]
Compiling architecture behavioral of entity xil_defaultlib.knightrider [knightrider_default]
Compiling architecture tb of entity xil_defaultlib.tb_knightrider
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot tb_knightrider_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source V:/EECS -notrace
couldn't read file "V:/EECS": permission denied
INFO: [Common 17-206] Exiting Webtalk at Tue Mar 07 19:56:51 2017...
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'V:/EECS 700-FPGA/prj1/project_2/project_2.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_knightrider_behav -key {Behavioral:sim_1:Functional:tb_knightrider} -tclbatch {tb_knightrider.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
source tb_knightrider.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_knightrider_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 1512.418 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'tb_knightrider' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'V:/EECS 700-FPGA/prj1/project_2/project_2.sim/sim_1/behav'
"xvhdl -m64 --relax -prj tb_knightrider_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/runmodule.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity runmodule
INFO: [VRFC 10-163] Analyzing VHDL file "V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/counter4.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ratecounter_source
INFO: [VRFC 10-163] Analyzing VHDL file "V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/addrcounterreal.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity addrcounter_source
INFO: [VRFC 10-163] Analyzing VHDL file "V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/addrcounter.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity memory_01
INFO: [VRFC 10-163] Analyzing VHDL file "V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/knightrider.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity knightrider
INFO: [VRFC 10-163] Analyzing VHDL file "V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sim_1/new/simfile1111.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_knightrider
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'V:/EECS 700-FPGA/prj1/project_2/project_2.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 954cc1a6a64f4795962528d3e34c615d --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_knightrider_behav xil_defaultlib.tb_knightrider -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-1307] readline called past the end of file mif_file [V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/addrcounter.vhd:25]
WARNING: [VRFC 10-1306] read failed due to size mismatch [/proj/xhdhdstaff/saikatb/verific_integ/data/vhdl/src/std/textio.vhd:35]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package std.textio
Compiling architecture behavioral of entity xil_defaultlib.runmodule [runmodule_default]
Compiling architecture behavioral of entity xil_defaultlib.ratecounter_source [ratecounter_source_default]
Compiling architecture behavioral of entity xil_defaultlib.addrcounter_source [addrcounter_source_default]
Compiling architecture syn of entity xil_defaultlib.memory_01 [memory_01_default]
Compiling architecture behavioral of entity xil_defaultlib.knightrider [knightrider_default]
Compiling architecture tb of entity xil_defaultlib.tb_knightrider
Waiting for 1 sub-compilation(s) to finish...
Built simulation snapshot tb_knightrider_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source V:/EECS -notrace
couldn't read file "V:/EECS": permission denied
INFO: [Common 17-206] Exiting Webtalk at Tue Mar 07 20:00:09 2017...
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'V:/EECS 700-FPGA/prj1/project_2/project_2.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_knightrider_behav -key {Behavioral:sim_1:Functional:tb_knightrider} -tclbatch {tb_knightrider.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
source tb_knightrider.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_knightrider_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 1512.418 ; gain = 0.000
reset_run synth_2
launch_runs synth_2 -jobs 4
INFO: [HDL 9-1061] Parsing VHDL file "V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/addrcounter.vhd" into library xil_defaultlib [V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/addrcounter.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/addrcounterreal.vhd" into library xil_defaultlib [V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/addrcounterreal.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/counter4.vhd" into library xil_defaultlib [V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/counter4.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/knightrider.vhd" into library xil_defaultlib [V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/knightrider.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/runmodule.vhd" into library xil_defaultlib [V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/runmodule.vhd:1]
[Tue Mar 07 20:40:00 2017] Launched synth_2...
Run output will be captured here: V:/EECS 700-FPGA/prj1/project_2/project_2.runs/synth_2/runme.log
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'tb_knightrider' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'V:/EECS 700-FPGA/prj1/project_2/project_2.sim/sim_1/behav'
"xvhdl -m64 --relax -prj tb_knightrider_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/runmodule.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity runmodule
INFO: [VRFC 10-163] Analyzing VHDL file "V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/counter4.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ratecounter_source
INFO: [VRFC 10-163] Analyzing VHDL file "V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/addrcounterreal.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity addrcounter_source
INFO: [VRFC 10-163] Analyzing VHDL file "V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/addrcounter.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity memory_01
INFO: [VRFC 10-163] Analyzing VHDL file "V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/knightrider.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity knightrider
INFO: [VRFC 10-163] Analyzing VHDL file "V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sim_1/new/simfile1111.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_knightrider
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'V:/EECS 700-FPGA/prj1/project_2/project_2.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 954cc1a6a64f4795962528d3e34c615d --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_knightrider_behav xil_defaultlib.tb_knightrider -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-1307] readline called past the end of file mif_file [V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/addrcounter.vhd:25]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package std.textio
Compiling architecture behavioral of entity xil_defaultlib.runmodule [runmodule_default]
Compiling architecture behavioral of entity xil_defaultlib.ratecounter_source [ratecounter_source_default]
Compiling architecture behavioral of entity xil_defaultlib.addrcounter_source [addrcounter_source_default]
Compiling architecture syn of entity xil_defaultlib.memory_01 [memory_01_default]
Compiling architecture behavioral of entity xil_defaultlib.knightrider [knightrider_default]
Compiling architecture tb of entity xil_defaultlib.tb_knightrider
Waiting for 1 sub-compilation(s) to finish...
Built simulation snapshot tb_knightrider_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source V:/EECS -notrace
couldn't read file "V:/EECS": permission denied
INFO: [Common 17-206] Exiting Webtalk at Tue Mar 07 20:43:36 2017...
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'V:/EECS 700-FPGA/prj1/project_2/project_2.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_knightrider_behav -key {Behavioral:sim_1:Functional:tb_knightrider} -tclbatch {tb_knightrider.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
source tb_knightrider.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_knightrider_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 1516.285 ; gain = 0.000
reset_run synth_2
launch_runs synth_2 -jobs 4
INFO: [HDL 9-1061] Parsing VHDL file "V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/addrcounter.vhd" into library xil_defaultlib [V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/addrcounter.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/addrcounterreal.vhd" into library xil_defaultlib [V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/addrcounterreal.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/counter4.vhd" into library xil_defaultlib [V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/counter4.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/knightrider.vhd" into library xil_defaultlib [V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/knightrider.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/runmodule.vhd" into library xil_defaultlib [V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/runmodule.vhd:1]
[Tue Mar 07 20:48:54 2017] Launched synth_2...
Run output will be captured here: V:/EECS 700-FPGA/prj1/project_2/project_2.runs/synth_2/runme.log
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'tb_knightrider' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'V:/EECS 700-FPGA/prj1/project_2/project_2.sim/sim_1/behav'
"xvhdl -m64 --relax -prj tb_knightrider_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/runmodule.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity runmodule
INFO: [VRFC 10-163] Analyzing VHDL file "V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/counter4.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ratecounter_source
INFO: [VRFC 10-163] Analyzing VHDL file "V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/addrcounterreal.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity addrcounter_source
INFO: [VRFC 10-163] Analyzing VHDL file "V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/addrcounter.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity memory_01
INFO: [VRFC 10-163] Analyzing VHDL file "V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/knightrider.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity knightrider
INFO: [VRFC 10-163] Analyzing VHDL file "V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sim_1/new/simfile1111.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_knightrider
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'V:/EECS 700-FPGA/prj1/project_2/project_2.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 954cc1a6a64f4795962528d3e34c615d --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_knightrider_behav xil_defaultlib.tb_knightrider -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-1307] readline called past the end of file mif_file [V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/addrcounter.vhd:25]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package std.textio
Compiling architecture behavioral of entity xil_defaultlib.runmodule [runmodule_default]
Compiling architecture behavioral of entity xil_defaultlib.ratecounter_source [ratecounter_source_default]
Compiling architecture behavioral of entity xil_defaultlib.addrcounter_source [addrcounter_source_default]
Compiling architecture syn of entity xil_defaultlib.memory_01 [memory_01_default]
Compiling architecture behavioral of entity xil_defaultlib.knightrider [knightrider_default]
Compiling architecture tb of entity xil_defaultlib.tb_knightrider
Waiting for 1 sub-compilation(s) to finish...
Built simulation snapshot tb_knightrider_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source V:/EECS -notrace
couldn't read file "V:/EECS": permission denied
INFO: [Common 17-206] Exiting Webtalk at Tue Mar 07 20:51:01 2017...
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'V:/EECS 700-FPGA/prj1/project_2/project_2.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_knightrider_behav -key {Behavioral:sim_1:Functional:tb_knightrider} -tclbatch {tb_knightrider.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
source tb_knightrider.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_knightrider_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 1516.285 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'tb_knightrider' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'V:/EECS 700-FPGA/prj1/project_2/project_2.sim/sim_1/behav'
"xvhdl -m64 --relax -prj tb_knightrider_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/runmodule.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity runmodule
INFO: [VRFC 10-163] Analyzing VHDL file "V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/counter4.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ratecounter_source
INFO: [VRFC 10-163] Analyzing VHDL file "V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/addrcounterreal.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity addrcounter_source
INFO: [VRFC 10-163] Analyzing VHDL file "V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/addrcounter.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity memory_01
INFO: [VRFC 10-163] Analyzing VHDL file "V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/knightrider.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity knightrider
INFO: [VRFC 10-163] Analyzing VHDL file "V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sim_1/new/simfile1111.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_knightrider
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'V:/EECS 700-FPGA/prj1/project_2/project_2.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 954cc1a6a64f4795962528d3e34c615d --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_knightrider_behav xil_defaultlib.tb_knightrider -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-1307] readline called past the end of file mif_file [V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/addrcounter.vhd:25]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package std.textio
Compiling architecture behavioral of entity xil_defaultlib.runmodule [runmodule_default]
Compiling architecture behavioral of entity xil_defaultlib.ratecounter_source [ratecounter_source_default]
Compiling architecture behavioral of entity xil_defaultlib.addrcounter_source [addrcounter_source_default]
Compiling architecture syn of entity xil_defaultlib.memory_01 [memory_01_default]
Compiling architecture behavioral of entity xil_defaultlib.knightrider [knightrider_default]
Compiling architecture tb of entity xil_defaultlib.tb_knightrider
Waiting for 1 sub-compilation(s) to finish...
Built simulation snapshot tb_knightrider_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source V:/EECS -notrace
couldn't read file "V:/EECS": permission denied
INFO: [Common 17-206] Exiting Webtalk at Tue Mar 07 20:53:16 2017...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1531.430 ; gain = 0.000
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'V:/EECS 700-FPGA/prj1/project_2/project_2.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_knightrider_behav -key {Behavioral:sim_1:Functional:tb_knightrider} -tclbatch {tb_knightrider.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
source tb_knightrider.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_knightrider_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 1531.430 ; gain = 0.000
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
reset_run synth_2
launch_runs synth_2 -jobs 4
INFO: [HDL 9-1061] Parsing VHDL file "V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/addrcounter.vhd" into library xil_defaultlib [V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/addrcounter.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/addrcounterreal.vhd" into library xil_defaultlib [V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/addrcounterreal.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/counter4.vhd" into library xil_defaultlib [V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/counter4.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/knightrider.vhd" into library xil_defaultlib [V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/knightrider.vhd:1]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/knightrider.vhd:36]
CRITICAL WARNING: [HDL 9-806] Syntax error near "component". [V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/knightrider.vhd:47]
INFO: [HDL 9-1061] Parsing VHDL file "V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/runmodule.vhd" into library xil_defaultlib [V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/runmodule.vhd:1]
[Tue Mar 07 20:56:55 2017] Launched synth_2...
Run output will be captured here: V:/EECS 700-FPGA/prj1/project_2/project_2.runs/synth_2/runme.log
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'tb_knightrider' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'V:/EECS 700-FPGA/prj1/project_2/project_2.sim/sim_1/behav'
"xvhdl -m64 --relax -prj tb_knightrider_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sim_1/new/simfile1111.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_knightrider
ERROR: [VRFC 10-1412] syntax error near wrap_addr [V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sim_1/new/simfile1111.vhd:30]
ERROR: [VRFC 10-91] knightrider is not declared [V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sim_1/new/simfile1111.vhd:40]
ERROR: [VRFC 10-91] tbperiod is not declared [V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sim_1/new/simfile1111.vhd:52]
ERROR: [VRFC 10-2123] 0 definitions of operator "/" match here [V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sim_1/new/simfile1111.vhd:52]
ERROR: [VRFC 10-91] clk1 is not declared [V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sim_1/new/simfile1111.vhd:55]
ERROR: [VRFC 10-91] reset1 is not declared [V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sim_1/new/simfile1111.vhd:60]
ERROR: [VRFC 10-91] play is not declared [V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sim_1/new/simfile1111.vhd:62]
ERROR: [VRFC 10-91] volcontrol is not declared [V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sim_1/new/simfile1111.vhd:63]
ERROR: [VRFC 10-91] volcontrol is not declared [V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sim_1/new/simfile1111.vhd:65]
ERROR: [VRFC 10-91] tbperiod is not declared [V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sim_1/new/simfile1111.vhd:73]
ERROR: [VRFC 10-2123] 0 definitions of operator "*" match here [V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sim_1/new/simfile1111.vhd:73]
ERROR: [VRFC 10-1504] unit tb ignored due to previous errors [V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sim_1/new/simfile1111.vhd:7]
INFO: [VRFC 10-240] VHDL file V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sim_1/new/simfile1111.vhd ignored due to errors
ERROR: [USF-XSim-62] 'compile' step failed with error(s) while executing 'V:/EECS 700-FPGA/prj1/project_2/project_2.sim/sim_1/behav/compile.bat' script. Please check that the file has the correct 'read/write/execute' permissions and the Tcl console output for any other possible errors or warnings.
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
reset_run synth_2
launch_runs synth_2 -jobs 4
INFO: [HDL 9-1061] Parsing VHDL file "V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/addrcounter.vhd" into library xil_defaultlib [V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/addrcounter.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/addrcounterreal.vhd" into library xil_defaultlib [V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/addrcounterreal.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/counter4.vhd" into library xil_defaultlib [V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/counter4.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/knightrider.vhd" into library xil_defaultlib [V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/knightrider.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/runmodule.vhd" into library xil_defaultlib [V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/runmodule.vhd:1]
[Tue Mar 07 20:59:34 2017] Launched synth_2...
Run output will be captured here: V:/EECS 700-FPGA/prj1/project_2/project_2.runs/synth_2/runme.log
reset_run synth_2
launch_runs synth_2 -jobs 4
INFO: [HDL 9-1061] Parsing VHDL file "V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/addrcounter.vhd" into library xil_defaultlib [V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/addrcounter.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/addrcounterreal.vhd" into library xil_defaultlib [V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/addrcounterreal.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/counter4.vhd" into library xil_defaultlib [V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/counter4.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/knightrider.vhd" into library xil_defaultlib [V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/knightrider.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/runmodule.vhd" into library xil_defaultlib [V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/runmodule.vhd:1]
[Tue Mar 07 21:01:03 2017] Launched synth_2...
Run output will be captured here: V:/EECS 700-FPGA/prj1/project_2/project_2.runs/synth_2/runme.log
reset_run synth_2
launch_runs synth_2 -jobs 4
INFO: [HDL 9-1061] Parsing VHDL file "V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/addrcounter.vhd" into library xil_defaultlib [V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/addrcounter.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/addrcounterreal.vhd" into library xil_defaultlib [V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/addrcounterreal.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/counter4.vhd" into library xil_defaultlib [V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/counter4.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/knightrider.vhd" into library xil_defaultlib [V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/knightrider.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/runmodule.vhd" into library xil_defaultlib [V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/runmodule.vhd:1]
[Tue Mar 07 21:02:13 2017] Launched synth_2...
Run output will be captured here: V:/EECS 700-FPGA/prj1/project_2/project_2.runs/synth_2/runme.log
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'tb_knightrider' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'V:/EECS 700-FPGA/prj1/project_2/project_2.sim/sim_1/behav'
"xvhdl -m64 --relax -prj tb_knightrider_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/runmodule.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity runmodule
INFO: [VRFC 10-163] Analyzing VHDL file "V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/counter4.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ratecounter_source
INFO: [VRFC 10-163] Analyzing VHDL file "V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/addrcounter.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity memory_01
INFO: [VRFC 10-163] Analyzing VHDL file "V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/addrcounterreal.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity addrcounter_source
INFO: [VRFC 10-163] Analyzing VHDL file "V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/knightrider.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity knightrider
INFO: [VRFC 10-163] Analyzing VHDL file "V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sim_1/new/simfile1111.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_knightrider
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'V:/EECS 700-FPGA/prj1/project_2/project_2.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 954cc1a6a64f4795962528d3e34c615d --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_knightrider_behav xil_defaultlib.tb_knightrider -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-1307] readline called past the end of file mif_file [V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/addrcounter.vhd:25]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package std.textio
Compiling architecture behavioral of entity xil_defaultlib.runmodule [runmodule_default]
Compiling architecture behavioral of entity xil_defaultlib.ratecounter_source [ratecounter_source_default]
Compiling architecture behavioral of entity xil_defaultlib.addrcounter_source [addrcounter_source_default]
Compiling architecture syn of entity xil_defaultlib.memory_01 [memory_01_default]
Compiling architecture behavioral of entity xil_defaultlib.knightrider [knightrider_default]
Compiling architecture tb of entity xil_defaultlib.tb_knightrider
Waiting for 1 sub-compilation(s) to finish...
Built simulation snapshot tb_knightrider_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source V:/EECS -notrace
couldn't read file "V:/EECS": permission denied
INFO: [Common 17-206] Exiting Webtalk at Tue Mar 07 21:04:56 2017...
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'V:/EECS 700-FPGA/prj1/project_2/project_2.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_knightrider_behav -key {Behavioral:sim_1:Functional:tb_knightrider} -tclbatch {tb_knightrider.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
source tb_knightrider.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_knightrider_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 1531.430 ; gain = 0.000
reset_run synth_2
launch_runs synth_2 -jobs 4
INFO: [HDL 9-1061] Parsing VHDL file "V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/addrcounter.vhd" into library xil_defaultlib [V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/addrcounter.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/addrcounterreal.vhd" into library xil_defaultlib [V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/addrcounterreal.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/counter4.vhd" into library xil_defaultlib [V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/counter4.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/knightrider.vhd" into library xil_defaultlib [V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/knightrider.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/runmodule.vhd" into library xil_defaultlib [V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/runmodule.vhd:1]
[Tue Mar 07 21:07:31 2017] Launched synth_2...
Run output will be captured here: V:/EECS 700-FPGA/prj1/project_2/project_2.runs/synth_2/runme.log
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'tb_knightrider' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'V:/EECS 700-FPGA/prj1/project_2/project_2.sim/sim_1/behav'
"xvhdl -m64 --relax -prj tb_knightrider_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/runmodule.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity runmodule
INFO: [VRFC 10-163] Analyzing VHDL file "V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/counter4.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ratecounter_source
INFO: [VRFC 10-163] Analyzing VHDL file "V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/addrcounter.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity memory_01
INFO: [VRFC 10-163] Analyzing VHDL file "V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/addrcounterreal.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity addrcounter_source
INFO: [VRFC 10-163] Analyzing VHDL file "V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/knightrider.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity knightrider
INFO: [VRFC 10-163] Analyzing VHDL file "V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sim_1/new/simfile1111.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_knightrider
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'V:/EECS 700-FPGA/prj1/project_2/project_2.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 954cc1a6a64f4795962528d3e34c615d --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_knightrider_behav xil_defaultlib.tb_knightrider -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-1307] readline called past the end of file mif_file [V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/addrcounter.vhd:25]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package std.textio
Compiling architecture behavioral of entity xil_defaultlib.runmodule [runmodule_default]
Compiling architecture behavioral of entity xil_defaultlib.ratecounter_source [ratecounter_source_default]
Compiling architecture behavioral of entity xil_defaultlib.addrcounter_source [addrcounter_source_default]
Compiling architecture syn of entity xil_defaultlib.memory_01 [memory_01_default]
Compiling architecture behavioral of entity xil_defaultlib.knightrider [knightrider_default]
Compiling architecture tb of entity xil_defaultlib.tb_knightrider
Waiting for 1 sub-compilation(s) to finish...
Built simulation snapshot tb_knightrider_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source V:/EECS -notrace
couldn't read file "V:/EECS": permission denied
INFO: [Common 17-206] Exiting Webtalk at Tue Mar 07 21:09:32 2017...
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'V:/EECS 700-FPGA/prj1/project_2/project_2.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_knightrider_behav -key {Behavioral:sim_1:Functional:tb_knightrider} -tclbatch {tb_knightrider.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
source tb_knightrider.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_knightrider_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 1531.430 ; gain = 0.000
reset_run synth_2
launch_runs synth_2 -jobs 4
INFO: [HDL 9-1061] Parsing VHDL file "V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/addrcounter.vhd" into library xil_defaultlib [V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/addrcounter.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/addrcounterreal.vhd" into library xil_defaultlib [V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/addrcounterreal.vhd:1]
CRITICAL WARNING: [HDL 9-806] Syntax error near "for". [V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/addrcounterreal.vhd:29]
INFO: [HDL 9-1061] Parsing VHDL file "V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/counter4.vhd" into library xil_defaultlib [V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/counter4.vhd:1]
CRITICAL WARNING: [HDL 9-806] Syntax error near "for". [V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/counter4.vhd:34]
INFO: [HDL 9-1061] Parsing VHDL file "V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/knightrider.vhd" into library xil_defaultlib [V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/knightrider.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/runmodule.vhd" into library xil_defaultlib [V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/runmodule.vhd:1]
[Tue Mar 07 21:16:19 2017] Launched synth_2...
Run output will be captured here: V:/EECS 700-FPGA/prj1/project_2/project_2.runs/synth_2/runme.log
reset_run synth_2
launch_runs synth_2 -jobs 4
INFO: [HDL 9-1061] Parsing VHDL file "V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/addrcounter.vhd" into library xil_defaultlib [V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/addrcounter.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/addrcounterreal.vhd" into library xil_defaultlib [V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/addrcounterreal.vhd:1]
CRITICAL WARNING: [HDL 9-806] Syntax error near "for". [V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/addrcounterreal.vhd:29]
INFO: [HDL 9-1061] Parsing VHDL file "V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/counter4.vhd" into library xil_defaultlib [V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/counter4.vhd:1]
CRITICAL WARNING: [HDL 9-806] Syntax error near "for". [V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/counter4.vhd:34]
INFO: [HDL 9-1061] Parsing VHDL file "V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/knightrider.vhd" into library xil_defaultlib [V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/knightrider.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/runmodule.vhd" into library xil_defaultlib [V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/runmodule.vhd:1]
[Tue Mar 07 21:17:13 2017] Launched synth_2...
Run output will be captured here: V:/EECS 700-FPGA/prj1/project_2/project_2.runs/synth_2/runme.log
reset_run synth_2
launch_runs synth_2 -jobs 4
INFO: [HDL 9-1061] Parsing VHDL file "V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/addrcounter.vhd" into library xil_defaultlib [V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/addrcounter.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/addrcounterreal.vhd" into library xil_defaultlib [V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/addrcounterreal.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/counter4.vhd" into library xil_defaultlib [V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/counter4.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/knightrider.vhd" into library xil_defaultlib [V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/knightrider.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/runmodule.vhd" into library xil_defaultlib [V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/runmodule.vhd:1]
[Tue Mar 07 21:25:13 2017] Launched synth_2...
Run output will be captured here: V:/EECS 700-FPGA/prj1/project_2/project_2.runs/synth_2/runme.log
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'tb_knightrider' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'V:/EECS 700-FPGA/prj1/project_2/project_2.sim/sim_1/behav'
"xvhdl -m64 --relax -prj tb_knightrider_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/runmodule.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity runmodule
INFO: [VRFC 10-163] Analyzing VHDL file "V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/counter4.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ratecounter_source
INFO: [VRFC 10-163] Analyzing VHDL file "V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/addrcounter.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity memory_01
INFO: [VRFC 10-163] Analyzing VHDL file "V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/addrcounterreal.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity addrcounter_source
INFO: [VRFC 10-163] Analyzing VHDL file "V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/knightrider.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity knightrider
INFO: [VRFC 10-163] Analyzing VHDL file "V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sim_1/new/simfile1111.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_knightrider
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'V:/EECS 700-FPGA/prj1/project_2/project_2.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 954cc1a6a64f4795962528d3e34c615d --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_knightrider_behav xil_defaultlib.tb_knightrider -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-1307] readline called past the end of file mif_file [V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/addrcounter.vhd:25]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package std.textio
Compiling architecture behavioral of entity xil_defaultlib.runmodule [runmodule_default]
Compiling architecture behavioral of entity xil_defaultlib.ratecounter_source [ratecounter_source_default]
Compiling architecture behavioral of entity xil_defaultlib.addrcounter_source [addrcounter_source_default]
Compiling architecture syn of entity xil_defaultlib.memory_01 [memory_01_default]
Compiling architecture behavioral of entity xil_defaultlib.knightrider [knightrider_default]
Compiling architecture tb of entity xil_defaultlib.tb_knightrider
Waiting for 1 sub-compilation(s) to finish...
Built simulation snapshot tb_knightrider_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source V:/EECS -notrace
couldn't read file "V:/EECS": permission denied
INFO: [Common 17-206] Exiting Webtalk at Tue Mar 07 21:27:21 2017...
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'V:/EECS 700-FPGA/prj1/project_2/project_2.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_knightrider_behav -key {Behavioral:sim_1:Functional:tb_knightrider} -tclbatch {tb_knightrider.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
source tb_knightrider.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_knightrider_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 1594.340 ; gain = 0.000
reset_run synth_2
launch_runs synth_2 -jobs 4
INFO: [HDL 9-1061] Parsing VHDL file "V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/addrcounter.vhd" into library xil_defaultlib [V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/addrcounter.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/addrcounterreal.vhd" into library xil_defaultlib [V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/addrcounterreal.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/counter4.vhd" into library xil_defaultlib [V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/counter4.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/knightrider.vhd" into library xil_defaultlib [V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/knightrider.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/runmodule.vhd" into library xil_defaultlib [V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/runmodule.vhd:1]
[Tue Mar 07 21:33:44 2017] Launched synth_2...
Run output will be captured here: V:/EECS 700-FPGA/prj1/project_2/project_2.runs/synth_2/runme.log
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'tb_knightrider' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'V:/EECS 700-FPGA/prj1/project_2/project_2.sim/sim_1/behav'
"xvhdl -m64 --relax -prj tb_knightrider_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/runmodule.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity runmodule
INFO: [VRFC 10-163] Analyzing VHDL file "V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/counter4.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ratecounter_source
INFO: [VRFC 10-163] Analyzing VHDL file "V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/addrcounter.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity memory_01
INFO: [VRFC 10-163] Analyzing VHDL file "V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/addrcounterreal.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity addrcounter_source
INFO: [VRFC 10-163] Analyzing VHDL file "V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/knightrider.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity knightrider
INFO: [VRFC 10-163] Analyzing VHDL file "V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sim_1/new/simfile1111.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_knightrider
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'V:/EECS 700-FPGA/prj1/project_2/project_2.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 954cc1a6a64f4795962528d3e34c615d --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_knightrider_behav xil_defaultlib.tb_knightrider -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-1307] readline called past the end of file mif_file [V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/addrcounter.vhd:25]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package std.textio
Compiling architecture behavioral of entity xil_defaultlib.runmodule [runmodule_default]
Compiling architecture behavioral of entity xil_defaultlib.ratecounter_source [ratecounter_source_default]
Compiling architecture behavioral of entity xil_defaultlib.addrcounter_source [addrcounter_source_default]
Compiling architecture syn of entity xil_defaultlib.memory_01 [memory_01_default]
Compiling architecture behavioral of entity xil_defaultlib.knightrider [knightrider_default]
Compiling architecture tb of entity xil_defaultlib.tb_knightrider
Waiting for 1 sub-compilation(s) to finish...
Built simulation snapshot tb_knightrider_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source V:/EECS -notrace
couldn't read file "V:/EECS": permission denied
INFO: [Common 17-206] Exiting Webtalk at Tue Mar 07 21:36:09 2017...
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'V:/EECS 700-FPGA/prj1/project_2/project_2.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_knightrider_behav -key {Behavioral:sim_1:Functional:tb_knightrider} -tclbatch {tb_knightrider.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
source tb_knightrider.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_knightrider_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 1625.320 ; gain = 0.000
reset_run synth_2
launch_runs synth_2 -jobs 4
INFO: [HDL 9-1061] Parsing VHDL file "V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/addrcounter.vhd" into library xil_defaultlib [V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/addrcounter.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/addrcounterreal.vhd" into library xil_defaultlib [V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/addrcounterreal.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/counter4.vhd" into library xil_defaultlib [V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/counter4.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/knightrider.vhd" into library xil_defaultlib [V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/knightrider.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/runmodule.vhd" into library xil_defaultlib [V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/runmodule.vhd:1]
[Tue Mar 07 21:39:25 2017] Launched synth_2...
Run output will be captured here: V:/EECS 700-FPGA/prj1/project_2/project_2.runs/synth_2/runme.log
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'tb_knightrider' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'V:/EECS 700-FPGA/prj1/project_2/project_2.sim/sim_1/behav'
"xvhdl -m64 --relax -prj tb_knightrider_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/runmodule.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity runmodule
INFO: [VRFC 10-163] Analyzing VHDL file "V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/counter4.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ratecounter_source
INFO: [VRFC 10-163] Analyzing VHDL file "V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/addrcounter.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity memory_01
INFO: [VRFC 10-163] Analyzing VHDL file "V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/addrcounterreal.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity addrcounter_source
INFO: [VRFC 10-163] Analyzing VHDL file "V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/knightrider.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity knightrider
INFO: [VRFC 10-163] Analyzing VHDL file "V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sim_1/new/simfile1111.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_knightrider
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'V:/EECS 700-FPGA/prj1/project_2/project_2.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 954cc1a6a64f4795962528d3e34c615d --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_knightrider_behav xil_defaultlib.tb_knightrider -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-1307] readline called past the end of file mif_file [V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/addrcounter.vhd:25]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package std.textio
Compiling architecture behavioral of entity xil_defaultlib.runmodule [runmodule_default]
Compiling architecture behavioral of entity xil_defaultlib.ratecounter_source [ratecounter_source_default]
Compiling architecture behavioral of entity xil_defaultlib.addrcounter_source [addrcounter_source_default]
Compiling architecture syn of entity xil_defaultlib.memory_01 [memory_01_default]
Compiling architecture behavioral of entity xil_defaultlib.knightrider [knightrider_default]
Compiling architecture tb of entity xil_defaultlib.tb_knightrider
Waiting for 1 sub-compilation(s) to finish...
Built simulation snapshot tb_knightrider_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source V:/EECS -notrace
couldn't read file "V:/EECS": permission denied
INFO: [Common 17-206] Exiting Webtalk at Tue Mar 07 21:41:48 2017...
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'V:/EECS 700-FPGA/prj1/project_2/project_2.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_knightrider_behav -key {Behavioral:sim_1:Functional:tb_knightrider} -tclbatch {tb_knightrider.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
source tb_knightrider.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_knightrider_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 1625.320 ; gain = 0.000
reset_run synth_2
launch_runs synth_2 -jobs 4
INFO: [HDL 9-1061] Parsing VHDL file "V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/addrcounter.vhd" into library xil_defaultlib [V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/addrcounter.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/addrcounterreal.vhd" into library xil_defaultlib [V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/addrcounterreal.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/counter4.vhd" into library xil_defaultlib [V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/counter4.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/knightrider.vhd" into library xil_defaultlib [V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/knightrider.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/runmodule.vhd" into library xil_defaultlib [V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/runmodule.vhd:1]
[Tue Mar 07 21:43:55 2017] Launched synth_2...
Run output will be captured here: V:/EECS 700-FPGA/prj1/project_2/project_2.runs/synth_2/runme.log
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'tb_knightrider' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'V:/EECS 700-FPGA/prj1/project_2/project_2.sim/sim_1/behav'
"xvhdl -m64 --relax -prj tb_knightrider_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/runmodule.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity runmodule
INFO: [VRFC 10-163] Analyzing VHDL file "V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/counter4.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ratecounter_source
INFO: [VRFC 10-163] Analyzing VHDL file "V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/addrcounter.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity memory_01
INFO: [VRFC 10-163] Analyzing VHDL file "V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/addrcounterreal.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity addrcounter_source
INFO: [VRFC 10-163] Analyzing VHDL file "V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/knightrider.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity knightrider
INFO: [VRFC 10-163] Analyzing VHDL file "V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sim_1/new/simfile1111.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_knightrider
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'V:/EECS 700-FPGA/prj1/project_2/project_2.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 954cc1a6a64f4795962528d3e34c615d --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_knightrider_behav xil_defaultlib.tb_knightrider -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-1307] readline called past the end of file mif_file [V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/addrcounter.vhd:25]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package std.textio
Compiling architecture behavioral of entity xil_defaultlib.runmodule [runmodule_default]
Compiling architecture behavioral of entity xil_defaultlib.ratecounter_source [ratecounter_source_default]
Compiling architecture behavioral of entity xil_defaultlib.addrcounter_source [addrcounter_source_default]
Compiling architecture syn of entity xil_defaultlib.memory_01 [memory_01_default]
Compiling architecture behavioral of entity xil_defaultlib.knightrider [knightrider_default]
Compiling architecture tb of entity xil_defaultlib.tb_knightrider
Waiting for 1 sub-compilation(s) to finish...
Built simulation snapshot tb_knightrider_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source V:/EECS -notrace
couldn't read file "V:/EECS": permission denied
INFO: [Common 17-206] Exiting Webtalk at Tue Mar 07 21:46:15 2017...
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'V:/EECS 700-FPGA/prj1/project_2/project_2.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_knightrider_behav -key {Behavioral:sim_1:Functional:tb_knightrider} -tclbatch {tb_knightrider.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
source tb_knightrider.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_knightrider_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 1625.320 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'tb_knightrider' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'V:/EECS 700-FPGA/prj1/project_2/project_2.sim/sim_1/behav'
"xvhdl -m64 --relax -prj tb_knightrider_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/runmodule.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity runmodule
INFO: [VRFC 10-163] Analyzing VHDL file "V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/counter4.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ratecounter_source
INFO: [VRFC 10-163] Analyzing VHDL file "V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/addrcounter.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity memory_01
INFO: [VRFC 10-163] Analyzing VHDL file "V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/addrcounterreal.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity addrcounter_source
INFO: [VRFC 10-163] Analyzing VHDL file "V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/knightrider.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity knightrider
INFO: [VRFC 10-163] Analyzing VHDL file "V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sim_1/new/simfile1111.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_knightrider
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'V:/EECS 700-FPGA/prj1/project_2/project_2.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 954cc1a6a64f4795962528d3e34c615d --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_knightrider_behav xil_defaultlib.tb_knightrider -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-1307] readline called past the end of file mif_file [V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/addrcounter.vhd:25]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package std.textio
Compiling architecture behavioral of entity xil_defaultlib.runmodule [runmodule_default]
Compiling architecture behavioral of entity xil_defaultlib.ratecounter_source [ratecounter_source_default]
Compiling architecture behavioral of entity xil_defaultlib.addrcounter_source [addrcounter_source_default]
Compiling architecture syn of entity xil_defaultlib.memory_01 [memory_01_default]
Compiling architecture behavioral of entity xil_defaultlib.knightrider [knightrider_default]
Compiling architecture tb of entity xil_defaultlib.tb_knightrider
Waiting for 1 sub-compilation(s) to finish...
Built simulation snapshot tb_knightrider_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source V:/EECS -notrace
couldn't read file "V:/EECS": permission denied
INFO: [Common 17-206] Exiting Webtalk at Tue Mar 07 21:48:39 2017...
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'V:/EECS 700-FPGA/prj1/project_2/project_2.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_knightrider_behav -key {Behavioral:sim_1:Functional:tb_knightrider} -tclbatch {tb_knightrider.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
source tb_knightrider.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_knightrider_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 1625.320 ; gain = 0.000
reset_run synth_2
launch_runs synth_2 -jobs 4
INFO: [HDL 9-1061] Parsing VHDL file "V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/addrcounter.vhd" into library xil_defaultlib [V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/addrcounter.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/addrcounterreal.vhd" into library xil_defaultlib [V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/addrcounterreal.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/counter4.vhd" into library xil_defaultlib [V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/counter4.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/knightrider.vhd" into library xil_defaultlib [V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/knightrider.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/runmodule.vhd" into library xil_defaultlib [V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/runmodule.vhd:1]
[Tue Mar 07 22:08:49 2017] Launched synth_2...
Run output will be captured here: V:/EECS 700-FPGA/prj1/project_2/project_2.runs/synth_2/runme.log
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'tb_knightrider' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'V:/EECS 700-FPGA/prj1/project_2/project_2.sim/sim_1/behav'
"xvhdl -m64 --relax -prj tb_knightrider_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/runmodule.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity runmodule
INFO: [VRFC 10-163] Analyzing VHDL file "V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/counter4.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ratecounter_source
INFO: [VRFC 10-163] Analyzing VHDL file "V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/addrcounter.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity memory_01
INFO: [VRFC 10-163] Analyzing VHDL file "V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/addrcounterreal.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity addrcounter_source
INFO: [VRFC 10-163] Analyzing VHDL file "V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/knightrider.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity knightrider
INFO: [VRFC 10-163] Analyzing VHDL file "V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sim_1/new/simfile1111.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_knightrider
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'V:/EECS 700-FPGA/prj1/project_2/project_2.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 954cc1a6a64f4795962528d3e34c615d --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_knightrider_behav xil_defaultlib.tb_knightrider -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-1307] readline called past the end of file mif_file [V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/addrcounter.vhd:25]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package std.textio
Compiling architecture behavioral of entity xil_defaultlib.runmodule [runmodule_default]
Compiling architecture behavioral of entity xil_defaultlib.ratecounter_source [ratecounter_source_default]
Compiling architecture behavioral of entity xil_defaultlib.addrcounter_source [addrcounter_source_default]
Compiling architecture syn of entity xil_defaultlib.memory_01 [memory_01_default]
Compiling architecture behavioral of entity xil_defaultlib.knightrider [knightrider_default]
Compiling architecture tb of entity xil_defaultlib.tb_knightrider
Waiting for 1 sub-compilation(s) to finish...
Built simulation snapshot tb_knightrider_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source V:/EECS -notrace
couldn't read file "V:/EECS": permission denied
INFO: [Common 17-206] Exiting Webtalk at Tue Mar 07 22:10:54 2017...
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'V:/EECS 700-FPGA/prj1/project_2/project_2.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_knightrider_behav -key {Behavioral:sim_1:Functional:tb_knightrider} -tclbatch {tb_knightrider.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
source tb_knightrider.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_knightrider_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 1625.320 ; gain = 0.000
reset_run synth_2
launch_runs synth_2 -jobs 4
INFO: [HDL 9-1061] Parsing VHDL file "V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/addrcounter.vhd" into library xil_defaultlib [V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/addrcounter.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/addrcounterreal.vhd" into library xil_defaultlib [V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/addrcounterreal.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/counter4.vhd" into library xil_defaultlib [V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/counter4.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/knightrider.vhd" into library xil_defaultlib [V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/knightrider.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/runmodule.vhd" into library xil_defaultlib [V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/runmodule.vhd:1]
[Tue Mar 07 22:12:17 2017] Launched synth_2...
Run output will be captured here: V:/EECS 700-FPGA/prj1/project_2/project_2.runs/synth_2/runme.log
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'tb_knightrider' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'V:/EECS 700-FPGA/prj1/project_2/project_2.sim/sim_1/behav'
"xvhdl -m64 --relax -prj tb_knightrider_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/runmodule.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity runmodule
INFO: [VRFC 10-163] Analyzing VHDL file "V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/counter4.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ratecounter_source
INFO: [VRFC 10-163] Analyzing VHDL file "V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/addrcounter.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity memory_01
INFO: [VRFC 10-163] Analyzing VHDL file "V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/addrcounterreal.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity addrcounter_source
INFO: [VRFC 10-163] Analyzing VHDL file "V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/knightrider.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity knightrider
INFO: [VRFC 10-163] Analyzing VHDL file "V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sim_1/new/simfile1111.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_knightrider
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'V:/EECS 700-FPGA/prj1/project_2/project_2.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 954cc1a6a64f4795962528d3e34c615d --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_knightrider_behav xil_defaultlib.tb_knightrider -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-1307] readline called past the end of file mif_file [V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/addrcounter.vhd:25]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package std.textio
Compiling architecture behavioral of entity xil_defaultlib.runmodule [runmodule_default]
Compiling architecture behavioral of entity xil_defaultlib.ratecounter_source [ratecounter_source_default]
Compiling architecture behavioral of entity xil_defaultlib.addrcounter_source [addrcounter_source_default]
Compiling architecture syn of entity xil_defaultlib.memory_01 [memory_01_default]
Compiling architecture behavioral of entity xil_defaultlib.knightrider [knightrider_default]
Compiling architecture tb of entity xil_defaultlib.tb_knightrider
Waiting for 1 sub-compilation(s) to finish...
Built simulation snapshot tb_knightrider_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source V:/EECS -notrace
couldn't read file "V:/EECS": permission denied
INFO: [Common 17-206] Exiting Webtalk at Tue Mar 07 22:14:27 2017...
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'V:/EECS 700-FPGA/prj1/project_2/project_2.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_knightrider_behav -key {Behavioral:sim_1:Functional:tb_knightrider} -tclbatch {tb_knightrider.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
source tb_knightrider.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_knightrider_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 1625.320 ; gain = 0.000
close [ open {V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/volume.vhd} w ]
add_files {{V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/volume.vhd}}
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
reset_run synth_2
launch_runs synth_2 -jobs 4
INFO: [HDL 9-1061] Parsing VHDL file "V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/addrcounter.vhd" into library xil_defaultlib [V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/addrcounter.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/addrcounterreal.vhd" into library xil_defaultlib [V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/addrcounterreal.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/counter4.vhd" into library xil_defaultlib [V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/counter4.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/knightrider.vhd" into library xil_defaultlib [V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/knightrider.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/runmodule.vhd" into library xil_defaultlib [V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/runmodule.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/volume.vhd" into library xil_defaultlib [V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/volume.vhd:1]
[Tue Mar 07 22:27:07 2017] Launched synth_2...
Run output will be captured here: V:/EECS 700-FPGA/prj1/project_2/project_2.runs/synth_2/runme.log
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'tb_knightrider' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'V:/EECS 700-FPGA/prj1/project_2/project_2.sim/sim_1/behav'
"xvhdl -m64 --relax -prj tb_knightrider_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/volume.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity volume
INFO: [VRFC 10-163] Analyzing VHDL file "V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/runmodule.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity runmodule
INFO: [VRFC 10-163] Analyzing VHDL file "V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/counter4.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ratecounter_source
INFO: [VRFC 10-163] Analyzing VHDL file "V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/addrcounterreal.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity addrcounter_source
INFO: [VRFC 10-163] Analyzing VHDL file "V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/addrcounter.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity memory_01
INFO: [VRFC 10-163] Analyzing VHDL file "V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/knightrider.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity knightrider
INFO: [VRFC 10-163] Analyzing VHDL file "V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sim_1/new/simfile1111.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_knightrider
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'V:/EECS 700-FPGA/prj1/project_2/project_2.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 954cc1a6a64f4795962528d3e34c615d --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_knightrider_behav xil_defaultlib.tb_knightrider -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-1307] readline called past the end of file mif_file [V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/addrcounter.vhd:25]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package std.textio
Compiling architecture behavioral of entity xil_defaultlib.runmodule [runmodule_default]
Compiling architecture behavioral of entity xil_defaultlib.ratecounter_source [ratecounter_source_default]
Compiling architecture behavioral of entity xil_defaultlib.addrcounter_source [addrcounter_source_default]
Compiling architecture syn of entity xil_defaultlib.memory_01 [memory_01_default]
Compiling architecture behavioral of entity xil_defaultlib.volume [volume_default]
Compiling architecture behavioral of entity xil_defaultlib.knightrider [knightrider_default]
Compiling architecture tb of entity xil_defaultlib.tb_knightrider
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot tb_knightrider_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source V:/EECS -notrace
couldn't read file "V:/EECS": permission denied
INFO: [Common 17-206] Exiting Webtalk at Tue Mar 07 22:29:33 2017...
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'V:/EECS 700-FPGA/prj1/project_2/project_2.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_knightrider_behav -key {Behavioral:sim_1:Functional:tb_knightrider} -tclbatch {tb_knightrider.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
source tb_knightrider.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_knightrider_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 1625.320 ; gain = 0.000
run for 10 us
ERROR: [Common 17-165] Too many positional options when parsing 'us', please type 'run -help' for usage info.
run 10 us
run for 5s
ERROR: [Simtcl 6-18] Time value for is missing the numeric part.
run 5s
run 10s
run 60s
run 600s
run 6000s
update_compile_order -fileset sources_1
reset_run synth_2
launch_runs synth_2 -jobs 4
INFO: [HDL 9-1061] Parsing VHDL file "V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/addrcounter.vhd" into library xil_defaultlib [V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/addrcounter.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/addrcounterreal.vhd" into library xil_defaultlib [V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/addrcounterreal.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/counter4.vhd" into library xil_defaultlib [V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/counter4.vhd:1]
CRITICAL WARNING: [HDL 9-806] Syntax error near "begin". [V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/counter4.vhd:19]
INFO: [HDL 9-1061] Parsing VHDL file "V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/knightrider.vhd" into library xil_defaultlib [V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/knightrider.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/runmodule.vhd" into library xil_defaultlib [V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/runmodule.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/volume.vhd" into library xil_defaultlib [V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/volume.vhd:1]
[Tue Mar 07 22:34:00 2017] Launched synth_2...
Run output will be captured here: V:/EECS 700-FPGA/prj1/project_2/project_2.runs/synth_2/runme.log
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'tb_knightrider' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'V:/EECS 700-FPGA/prj1/project_2/project_2.sim/sim_1/behav'
"xvhdl -m64 --relax -prj tb_knightrider_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/volume.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity volume
INFO: [VRFC 10-163] Analyzing VHDL file "V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/runmodule.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity runmodule
INFO: [VRFC 10-163] Analyzing VHDL file "V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/addrcounterreal.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity addrcounter_source
INFO: [VRFC 10-163] Analyzing VHDL file "V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/addrcounter.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity memory_01
INFO: [VRFC 10-163] Analyzing VHDL file "V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/knightrider.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity knightrider
INFO: [VRFC 10-163] Analyzing VHDL file "V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sim_1/new/simfile1111.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_knightrider
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'V:/EECS 700-FPGA/prj1/project_2/project_2.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 954cc1a6a64f4795962528d3e34c615d --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_knightrider_behav xil_defaultlib.tb_knightrider -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-122] ratecounter_source remains a black-box since it has no binding entity [V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/knightrider.vhd:94]
WARNING: [VRFC 10-1307] readline called past the end of file mif_file [V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/addrcounter.vhd:25]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package std.textio
Compiling architecture behavioral of entity xil_defaultlib.runmodule [runmodule_default]
Compiling architecture behavioral of entity xil_defaultlib.addrcounter_source [addrcounter_source_default]
Compiling architecture syn of entity xil_defaultlib.memory_01 [memory_01_default]
Compiling architecture behavioral of entity xil_defaultlib.volume [volume_default]
Compiling architecture behavioral of entity xil_defaultlib.knightrider [knightrider_default]
Compiling architecture tb of entity xil_defaultlib.tb_knightrider
Waiting for 1 sub-compilation(s) to finish...
Built simulation snapshot tb_knightrider_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source V:/EECS -notrace
couldn't read file "V:/EECS": permission denied
INFO: [Common 17-206] Exiting Webtalk at Tue Mar 07 22:54:51 2017...
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'V:/EECS 700-FPGA/prj1/project_2/project_2.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_knightrider_behav -key {Behavioral:sim_1:Functional:tb_knightrider} -tclbatch {tb_knightrider.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
source tb_knightrider.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_knightrider_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 1625.320 ; gain = 0.000
update_compile_order -fileset sources_1
reset_run synth_2
launch_runs synth_2 -jobs 4
INFO: [HDL 9-1061] Parsing VHDL file "V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/addrcounter.vhd" into library xil_defaultlib [V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/addrcounter.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/addrcounterreal.vhd" into library xil_defaultlib [V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/addrcounterreal.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/counter4.vhd" into library xil_defaultlib [V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/counter4.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/knightrider.vhd" into library xil_defaultlib [V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/knightrider.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/runmodule.vhd" into library xil_defaultlib [V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/runmodule.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/volume.vhd" into library xil_defaultlib [V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/volume.vhd:1]
[Tue Mar 07 22:56:43 2017] Launched synth_2...
Run output will be captured here: V:/EECS 700-FPGA/prj1/project_2/project_2.runs/synth_2/runme.log
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'tb_knightrider' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'V:/EECS 700-FPGA/prj1/project_2/project_2.sim/sim_1/behav'
"xvhdl -m64 --relax -prj tb_knightrider_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/counter4.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ratecounter_source
INFO: [VRFC 10-163] Analyzing VHDL file "V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/volume.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity volume
INFO: [VRFC 10-163] Analyzing VHDL file "V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/runmodule.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity runmodule
INFO: [VRFC 10-163] Analyzing VHDL file "V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/addrcounterreal.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity addrcounter_source
INFO: [VRFC 10-163] Analyzing VHDL file "V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/addrcounter.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity memory_01
INFO: [VRFC 10-163] Analyzing VHDL file "V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/knightrider.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity knightrider
INFO: [VRFC 10-163] Analyzing VHDL file "V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sim_1/new/simfile1111.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_knightrider
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'V:/EECS 700-FPGA/prj1/project_2/project_2.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 954cc1a6a64f4795962528d3e34c615d --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_knightrider_behav xil_defaultlib.tb_knightrider -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-1307] readline called past the end of file mif_file [V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/addrcounter.vhd:25]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package std.textio
Compiling architecture behavioral of entity xil_defaultlib.runmodule [runmodule_default]
Compiling architecture behavioral of entity xil_defaultlib.ratecounter_source [ratecounter_source_default]
Compiling architecture behavioral of entity xil_defaultlib.addrcounter_source [addrcounter_source_default]
Compiling architecture syn of entity xil_defaultlib.memory_01 [memory_01_default]
Compiling architecture behavioral of entity xil_defaultlib.volume [volume_default]
Compiling architecture behavioral of entity xil_defaultlib.knightrider [knightrider_default]
Compiling architecture tb of entity xil_defaultlib.tb_knightrider
Waiting for 1 sub-compilation(s) to finish...
Built simulation snapshot tb_knightrider_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source V:/EECS -notrace
couldn't read file "V:/EECS": permission denied
INFO: [Common 17-206] Exiting Webtalk at Tue Mar 07 22:59:23 2017...
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'V:/EECS 700-FPGA/prj1/project_2/project_2.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_knightrider_behav -key {Behavioral:sim_1:Functional:tb_knightrider} -tclbatch {tb_knightrider.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
source tb_knightrider.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_knightrider_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:11 . Memory (MB): peak = 1625.320 ; gain = 0.000
reset_run synth_2
launch_runs synth_2 -jobs 4
INFO: [HDL 9-1061] Parsing VHDL file "V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/addrcounter.vhd" into library xil_defaultlib [V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/addrcounter.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/addrcounterreal.vhd" into library xil_defaultlib [V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/addrcounterreal.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/counter4.vhd" into library xil_defaultlib [V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/counter4.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/knightrider.vhd" into library xil_defaultlib [V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/knightrider.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/runmodule.vhd" into library xil_defaultlib [V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/runmodule.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/volume.vhd" into library xil_defaultlib [V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/volume.vhd:1]
[Tue Mar 07 23:18:00 2017] Launched synth_2...
Run output will be captured here: V:/EECS 700-FPGA/prj1/project_2/project_2.runs/synth_2/runme.log
update_compile_order -fileset sources_1
reset_run synth_2
launch_runs synth_2 -jobs 4
INFO: [HDL 9-1061] Parsing VHDL file "V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/addrcounter.vhd" into library xil_defaultlib [V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/addrcounter.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/addrcounterreal.vhd" into library xil_defaultlib [V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/addrcounterreal.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/counter4.vhd" into library xil_defaultlib [V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/counter4.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/knightrider.vhd" into library xil_defaultlib [V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/knightrider.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/runmodule.vhd" into library xil_defaultlib [V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/runmodule.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/volume.vhd" into library xil_defaultlib [V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/volume.vhd:1]
[Tue Mar 07 23:22:37 2017] Launched synth_2...
Run output will be captured here: V:/EECS 700-FPGA/prj1/project_2/project_2.runs/synth_2/runme.log
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'tb_knightrider' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'V:/EECS 700-FPGA/prj1/project_2/project_2.sim/sim_1/behav'
"xvhdl -m64 --relax -prj tb_knightrider_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/counter4.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ratecounter_source
INFO: [VRFC 10-163] Analyzing VHDL file "V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/volume.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity volume
INFO: [VRFC 10-163] Analyzing VHDL file "V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/runmodule.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity runmodule
INFO: [VRFC 10-163] Analyzing VHDL file "V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/addrcounterreal.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity addrcounter_source
INFO: [VRFC 10-163] Analyzing VHDL file "V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/addrcounter.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity memory_01
INFO: [VRFC 10-163] Analyzing VHDL file "V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/knightrider.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity awg
INFO: [VRFC 10-163] Analyzing VHDL file "V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sim_1/new/simfile1111.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_knightrider
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'V:/EECS 700-FPGA/prj1/project_2/project_2.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 954cc1a6a64f4795962528d3e34c615d --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_knightrider_behav xil_defaultlib.tb_knightrider -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-1307] readline called past the end of file mif_file [V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/addrcounter.vhd:25]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package std.textio
Compiling architecture behavioral of entity xil_defaultlib.runmodule [runmodule_default]
Compiling architecture behavioral of entity xil_defaultlib.ratecounter_source [ratecounter_source_default]
Compiling architecture behavioral of entity xil_defaultlib.addrcounter_source [addrcounter_source_default]
Compiling architecture syn of entity xil_defaultlib.memory_01 [memory_01_default]
Compiling architecture behavioral of entity xil_defaultlib.volume [volume_default]
Compiling architecture behavioral of entity xil_defaultlib.awg [awg_default]
Compiling architecture tb of entity xil_defaultlib.tb_knightrider
Waiting for 1 sub-compilation(s) to finish...
Built simulation snapshot tb_knightrider_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source V:/EECS -notrace
couldn't read file "V:/EECS": permission denied
INFO: [Common 17-206] Exiting Webtalk at Tue Mar 07 23:25:25 2017...
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'V:/EECS 700-FPGA/prj1/project_2/project_2.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_knightrider_behav -key {Behavioral:sim_1:Functional:tb_knightrider} -tclbatch {tb_knightrider.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
source tb_knightrider.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_knightrider_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 1625.320 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 1625.320 ; gain = 0.000
exit
INFO: [Common 17-206] Exiting Vivado at Tue Mar 07 23:42:25 2017...
