# Benchmark "control_merge" written by ABC on Sun Jul 13 14:40:59 2025
.model control_merge
.inputs clk rst ins[0] ins[1] ins[2] ins[3] ins[4] ins[5] ins[6] ins[7] \
 ins[8] ins[9] ins[10] ins[11] ins[12] ins[13] ins[14] ins_valid[0] \
 ins_valid[1] ins_valid[2] ins_valid[3] ins_valid[4] outs_ready index_ready
.outputs ins_ready[0] ins_ready[1] ins_ready[2] ins_ready[3] ins_ready[4] \
 outs[0] outs[1] outs[2] outs_valid index[0] index[1] index_valid

.latch        n74 control.fork_dataless.regBlock[0].regblock.transmitValue  1
.latch        n79 control.fork_dataless.regBlock[1].regblock.transmitValue  1
.latch        n84 control.tehb.dataReg[0]  0
.latch        n89 control.tehb.dataReg[1]  0
.latch        n94 control.tehb.control.fullReg  0

.names ins_valid[0] control.tehb.control.fullReg ins_ready[0]
10 1
.names ins_valid[0] ins_valid[1] new_n53
01 1
.names control.tehb.control.fullReg new_n53 ins_ready[1]
01 1
.names ins_valid[0] new_n53 new_n55
00 1
.names ins_valid[2] new_n55 new_n56
11 1
.names control.tehb.control.fullReg new_n56 ins_ready[2]
01 1
.names ins_valid[3] new_n55 new_n58
11 1
.names new_n56 new_n58 new_n59
01 1
.names control.tehb.control.fullReg new_n59 ins_ready[3]
01 1
.names new_n56 new_n59 new_n61
00 1
.names new_n55 new_n61 new_n62
11 1
.names ins_valid[4] new_n62 new_n63
11 1
.names control.tehb.control.fullReg new_n63 ins_ready[4]
01 1
.names control.tehb.dataReg[1] control.tehb.control.fullReg new_n65
11 1
.names control.tehb.control.fullReg new_n61 new_n66
00 1
.names new_n65 new_n66 index[1]
00 0
.names control.tehb.dataReg[0] control.tehb.control.fullReg new_n68
11 1
.names new_n53 new_n59 new_n69
00 1
.names new_n63 new_n69 new_n70
00 1
.names control.tehb.control.fullReg new_n70 new_n71
01 1
.names new_n68 new_n71 index[0]
00 0
.names ins[3] index[0] new_n73
01 1
.names ins[0] index[0] new_n74_1
00 1
.names new_n73 new_n74_1 new_n75
00 1
.names index[1] new_n75 new_n76
00 1
.names ins[6] index[0] new_n77
00 1
.names ins[9] index[0] new_n78
01 1
.names new_n77 new_n78 new_n79_1
00 1
.names index[1] new_n79_1 new_n80
10 1
.names new_n76 new_n80 outs[0]
00 1
.names ins[4] index[0] new_n82
01 1
.names ins[1] index[0] new_n83
00 1
.names new_n82 new_n83 new_n84_1
00 1
.names index[1] new_n84_1 new_n85
00 1
.names ins[10] index[0] new_n86
01 1
.names ins[7] index[0] new_n87
00 1
.names new_n86 new_n87 new_n88
00 1
.names index[1] new_n88 new_n89_1
10 1
.names new_n85 new_n89_1 outs[1]
00 1
.names ins[2] index[0] new_n91
10 1
.names ins[5] index[0] new_n92
11 1
.names new_n91 new_n92 new_n93
00 1
.names index[1] new_n93 new_n94_1
00 1
.names ins[8] index[0] new_n95
10 1
.names ins[11] index[0] new_n96
11 1
.names new_n95 new_n96 new_n97
00 1
.names index[1] new_n97 new_n98
10 1
.names new_n94_1 new_n98 outs[2]
00 0
.names new_n62 new_n63 new_n100
10 1
.names control.tehb.control.fullReg new_n100 new_n101
01 1
.names control.fork_dataless.regBlock[0].regblock.transmitValue new_n101 \
 outs_valid
10 1
.names control.fork_dataless.regBlock[1].regblock.transmitValue new_n101 \
 index_valid
10 1
.names outs_ready control.fork_dataless.regBlock[0].regblock.transmitValue \
 new_n104
01 1
.names index_ready control.fork_dataless.regBlock[1].regblock.transmitValue \
 new_n105
01 1
.names new_n104 new_n105 new_n106
00 1
.names rst new_n106 new_n107
00 1
.names new_n101 new_n107 n94
01 1
.names new_n104 n94 n74
01 0
.names new_n105 n94 n79
01 0
.names control.tehb.control.fullReg new_n106 new_n111
00 1
.names new_n100 new_n111 new_n112
01 1
.names control.tehb.dataReg[0] new_n112 new_n113
10 1
.names new_n70 new_n112 new_n114
11 1
.names new_n113 new_n114 new_n115
00 1
.names rst new_n115 n84
00 1
.names control.tehb.dataReg[1] new_n112 new_n117
10 1
.names new_n61 new_n112 new_n118
01 1
.names new_n117 new_n118 new_n119
00 1
.names rst new_n119 n89
00 1
.end
