// Seed: 4017474778
module module_0 (
    id_1,
    id_2
);
  input wire id_2;
  input wire id_1;
  wire id_3;
  ;
endmodule
module module_1 #(
    parameter id_1  = 32'd91,
    parameter id_17 = 32'd53,
    parameter id_20 = 32'd43,
    parameter id_4  = 32'd73
) (
    _id_1,
    id_2,
    id_3,
    _id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    _id_17,
    id_18,
    id_19,
    _id_20,
    id_21,
    id_22,
    id_23,
    id_24
);
  input wire id_24;
  inout wire id_23;
  output tri0 id_22;
  output wire id_21;
  output wire _id_20;
  output wire id_19;
  output wire id_18;
  input wire _id_17;
  output wire id_16;
  inout wire id_15;
  inout wire id_14;
  inout wire id_13;
  input wire id_12;
  inout wire id_11;
  output wire id_10;
  inout wire id_9;
  output wire id_8;
  output wire id_7;
  inout wire id_6;
  module_0 modCall_1 (
      id_23,
      id_11
  );
  input wire id_5;
  inout wire _id_4;
  input wire id_3;
  inout wire id_2;
  input wire _id_1;
  logic [-1  ==  1 : id_20] id_25;
  parameter id_26 = 1;
  localparam id_27 = 1;
  wire id_28;
  wire [id_4 : 1] \id_29 [id_1 : (  -1  )];
  wire [id_17 : 1] id_30;
  assign id_2  = id_28;
  assign id_22 = -1;
endmodule
