Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2014.4 (lin64) Build 1071353 Tue Nov 18 16:48:31 MST 2014
| Date              : Wed Nov  2 15:44:58 2016
| Host              : verratnix.zmk.uni-kl.de running 64-bit CentOS release 6.7 (Final)
| Command           : report_timing_summary -warn_on_violation -max_paths 10 -file zed_wrapper_timing_summary_routed.rpt -rpx zed_wrapper_timing_summary_routed.rpx
| Design            : zed_wrapper
| Device            : 7z020-clg484
| Speed File        : -1  PRODUCTION 1.11 2014-09-11
| Temperature Grade : C
--------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking unexpandable_clocks
13. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking unexpandable_clocks
--------------------------------
 There are 0 unexpandable clock pairs.


13. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.100        0.000                      0                41825        0.018        0.000                      0                41825        2.250        0.000                       0                 18046  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)         Period(ns)      Frequency(MHz)
-----       ------------         ----------      --------------
clk_fpga_0  {0.000 3.000}        6.000           166.667         
clk_fpga_1  {0.000 3.500}        7.000           142.857         
clk_fpga_2  {0.000 5.000}        10.000          100.000         
clk_fpga_3  {0.000 2.500}        5.000           200.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_1          0.100        0.000                      0                41063        0.018        0.000                      0                41063        2.250        0.000                       0                 18046  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_fpga_1         clk_fpga_1               0.901        0.000                      0                  762        0.255        0.000                      0                  762  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_1
  To Clock:  clk_fpga_1

Setup :            0  Failing Endpoints,  Worst Slack        0.100ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.018ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.250ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.100ns  (required time - arrival time)
  Source:                 zed_i/correlation_accel_v2_0/inst/ap_CS_fsm_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            zed_i/correlation_accel_v2_0/inst/sum_weight_returnA_reg_699_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk_fpga_1 rise@7.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        6.302ns  (logic 2.135ns (33.876%)  route 4.167ns (66.124%))
  Logic Levels:           8  (CARRY4=4 LUT3=3 LUT6=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.730ns = ( 9.730 - 7.000 ) 
    Source Clock Delay      (SCD):    3.018ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.210ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    zed_i/ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zed_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=18058, routed)       1.724     3.018    zed_i/correlation_accel_v2_0/inst/ap_clk
    SLICE_X70Y17                                                      r  zed_i/correlation_accel_v2_0/inst/ap_CS_fsm_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y17         FDRE (Prop_fdre_C_Q)         0.419     3.437 r  zed_i/correlation_accel_v2_0/inst/ap_CS_fsm_reg[21]/Q
                         net (fo=359, routed)         0.653     4.090    zed_i/correlation_accel_v2_0/inst/ap_sig_bdd_422
    SLICE_X69Y17         LUT3 (Prop_lut3_I0_O)        0.299     4.389 r  zed_i/correlation_accel_v2_0/inst/tmp_5_reg_651[31]_i_1/O
                         net (fo=193, routed)         0.687     5.076    zed_i/correlation_accel_v2_0/inst/i1_phi_fu_667_p41
    SLICE_X69Y16         LUT3 (Prop_lut3_I1_O)        0.118     5.194 r  zed_i/correlation_accel_v2_0/inst/tmp_4_tmp_5_reg_1405[31]_i_29/O
                         net (fo=3, routed)           0.471     5.664    zed_i/correlation_accel_v2_0/inst/sel0__0[2]
    SLICE_X69Y15         LUT6 (Prop_lut6_I0_O)        0.326     5.990 r  zed_i/correlation_accel_v2_0/inst/tmp_6_reg_1401[0]_i_35/O
                         net (fo=1, routed)           0.482     6.473    zed_i/correlation_accel_v2_0/inst/n_5_tmp_6_reg_1401[0]_i_35
    SLICE_X67Y16         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     6.980 r  zed_i/correlation_accel_v2_0/inst/tmp_6_reg_1401_reg[0]_i_24/CO[3]
                         net (fo=1, routed)           0.000     6.980    zed_i/correlation_accel_v2_0/inst/n_5_tmp_6_reg_1401_reg[0]_i_24
    SLICE_X67Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.094 r  zed_i/correlation_accel_v2_0/inst/tmp_6_reg_1401_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.094    zed_i/correlation_accel_v2_0/inst/n_5_tmp_6_reg_1401_reg[0]_i_11
    SLICE_X67Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.208 r  zed_i/correlation_accel_v2_0/inst/tmp_6_reg_1401_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.208    zed_i/correlation_accel_v2_0/inst/n_5_tmp_6_reg_1401_reg[0]_i_2
    SLICE_X67Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.322 r  zed_i/correlation_accel_v2_0/inst/tmp_6_reg_1401_reg[0]_i_1/CO[3]
                         net (fo=5, routed)           0.902     8.224    zed_i/correlation_accel_v2_0/inst/tmp_6_fu_1048_p2
    SLICE_X71Y19         LUT3 (Prop_lut3_I0_O)        0.124     8.348 r  zed_i/correlation_accel_v2_0/inst/sum_weight_returnSquareA_reg_687[31]_i_1/O
                         net (fo=101, routed)         0.973     9.320    zed_i/correlation_accel_v2_0/inst/ap_reg_ppiten_pp1_it00
    SLICE_X83Y19         FDRE                                         r  zed_i/correlation_accel_v2_0/inst/sum_weight_returnA_reg_699_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      7.000     7.000 r  
    PS7_X0Y0             PS7                          0.000     7.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     8.088    zed_i/ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.179 r  zed_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=18058, routed)       1.551     9.730    zed_i/correlation_accel_v2_0/inst/ap_clk
    SLICE_X83Y19                                                      r  zed_i/correlation_accel_v2_0/inst/sum_weight_returnA_reg_699_reg[0]/C
                         clock pessimism              0.229     9.960    
                         clock uncertainty           -0.111     9.849    
    SLICE_X83Y19         FDRE (Setup_fdre_C_R)       -0.429     9.420    zed_i/correlation_accel_v2_0/inst/sum_weight_returnA_reg_699_reg[0]
  -------------------------------------------------------------------
                         required time                          9.420    
                         arrival time                          -9.320    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.100ns  (required time - arrival time)
  Source:                 zed_i/correlation_accel_v2_0/inst/ap_CS_fsm_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            zed_i/correlation_accel_v2_0/inst/sum_weight_returnA_reg_699_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk_fpga_1 rise@7.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        6.302ns  (logic 2.135ns (33.876%)  route 4.167ns (66.124%))
  Logic Levels:           8  (CARRY4=4 LUT3=3 LUT6=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.730ns = ( 9.730 - 7.000 ) 
    Source Clock Delay      (SCD):    3.018ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.210ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    zed_i/ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zed_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=18058, routed)       1.724     3.018    zed_i/correlation_accel_v2_0/inst/ap_clk
    SLICE_X70Y17                                                      r  zed_i/correlation_accel_v2_0/inst/ap_CS_fsm_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y17         FDRE (Prop_fdre_C_Q)         0.419     3.437 r  zed_i/correlation_accel_v2_0/inst/ap_CS_fsm_reg[21]/Q
                         net (fo=359, routed)         0.653     4.090    zed_i/correlation_accel_v2_0/inst/ap_sig_bdd_422
    SLICE_X69Y17         LUT3 (Prop_lut3_I0_O)        0.299     4.389 r  zed_i/correlation_accel_v2_0/inst/tmp_5_reg_651[31]_i_1/O
                         net (fo=193, routed)         0.687     5.076    zed_i/correlation_accel_v2_0/inst/i1_phi_fu_667_p41
    SLICE_X69Y16         LUT3 (Prop_lut3_I1_O)        0.118     5.194 r  zed_i/correlation_accel_v2_0/inst/tmp_4_tmp_5_reg_1405[31]_i_29/O
                         net (fo=3, routed)           0.471     5.664    zed_i/correlation_accel_v2_0/inst/sel0__0[2]
    SLICE_X69Y15         LUT6 (Prop_lut6_I0_O)        0.326     5.990 r  zed_i/correlation_accel_v2_0/inst/tmp_6_reg_1401[0]_i_35/O
                         net (fo=1, routed)           0.482     6.473    zed_i/correlation_accel_v2_0/inst/n_5_tmp_6_reg_1401[0]_i_35
    SLICE_X67Y16         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     6.980 r  zed_i/correlation_accel_v2_0/inst/tmp_6_reg_1401_reg[0]_i_24/CO[3]
                         net (fo=1, routed)           0.000     6.980    zed_i/correlation_accel_v2_0/inst/n_5_tmp_6_reg_1401_reg[0]_i_24
    SLICE_X67Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.094 r  zed_i/correlation_accel_v2_0/inst/tmp_6_reg_1401_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.094    zed_i/correlation_accel_v2_0/inst/n_5_tmp_6_reg_1401_reg[0]_i_11
    SLICE_X67Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.208 r  zed_i/correlation_accel_v2_0/inst/tmp_6_reg_1401_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.208    zed_i/correlation_accel_v2_0/inst/n_5_tmp_6_reg_1401_reg[0]_i_2
    SLICE_X67Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.322 r  zed_i/correlation_accel_v2_0/inst/tmp_6_reg_1401_reg[0]_i_1/CO[3]
                         net (fo=5, routed)           0.902     8.224    zed_i/correlation_accel_v2_0/inst/tmp_6_fu_1048_p2
    SLICE_X71Y19         LUT3 (Prop_lut3_I0_O)        0.124     8.348 r  zed_i/correlation_accel_v2_0/inst/sum_weight_returnSquareA_reg_687[31]_i_1/O
                         net (fo=101, routed)         0.973     9.320    zed_i/correlation_accel_v2_0/inst/ap_reg_ppiten_pp1_it00
    SLICE_X83Y19         FDRE                                         r  zed_i/correlation_accel_v2_0/inst/sum_weight_returnA_reg_699_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      7.000     7.000 r  
    PS7_X0Y0             PS7                          0.000     7.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     8.088    zed_i/ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.179 r  zed_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=18058, routed)       1.551     9.730    zed_i/correlation_accel_v2_0/inst/ap_clk
    SLICE_X83Y19                                                      r  zed_i/correlation_accel_v2_0/inst/sum_weight_returnA_reg_699_reg[12]/C
                         clock pessimism              0.229     9.960    
                         clock uncertainty           -0.111     9.849    
    SLICE_X83Y19         FDRE (Setup_fdre_C_R)       -0.429     9.420    zed_i/correlation_accel_v2_0/inst/sum_weight_returnA_reg_699_reg[12]
  -------------------------------------------------------------------
                         required time                          9.420    
                         arrival time                          -9.320    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.100ns  (required time - arrival time)
  Source:                 zed_i/correlation_accel_v2_0/inst/ap_CS_fsm_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            zed_i/correlation_accel_v2_0/inst/sum_weight_returnA_reg_699_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk_fpga_1 rise@7.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        6.302ns  (logic 2.135ns (33.876%)  route 4.167ns (66.124%))
  Logic Levels:           8  (CARRY4=4 LUT3=3 LUT6=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.730ns = ( 9.730 - 7.000 ) 
    Source Clock Delay      (SCD):    3.018ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.210ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    zed_i/ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zed_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=18058, routed)       1.724     3.018    zed_i/correlation_accel_v2_0/inst/ap_clk
    SLICE_X70Y17                                                      r  zed_i/correlation_accel_v2_0/inst/ap_CS_fsm_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y17         FDRE (Prop_fdre_C_Q)         0.419     3.437 r  zed_i/correlation_accel_v2_0/inst/ap_CS_fsm_reg[21]/Q
                         net (fo=359, routed)         0.653     4.090    zed_i/correlation_accel_v2_0/inst/ap_sig_bdd_422
    SLICE_X69Y17         LUT3 (Prop_lut3_I0_O)        0.299     4.389 r  zed_i/correlation_accel_v2_0/inst/tmp_5_reg_651[31]_i_1/O
                         net (fo=193, routed)         0.687     5.076    zed_i/correlation_accel_v2_0/inst/i1_phi_fu_667_p41
    SLICE_X69Y16         LUT3 (Prop_lut3_I1_O)        0.118     5.194 r  zed_i/correlation_accel_v2_0/inst/tmp_4_tmp_5_reg_1405[31]_i_29/O
                         net (fo=3, routed)           0.471     5.664    zed_i/correlation_accel_v2_0/inst/sel0__0[2]
    SLICE_X69Y15         LUT6 (Prop_lut6_I0_O)        0.326     5.990 r  zed_i/correlation_accel_v2_0/inst/tmp_6_reg_1401[0]_i_35/O
                         net (fo=1, routed)           0.482     6.473    zed_i/correlation_accel_v2_0/inst/n_5_tmp_6_reg_1401[0]_i_35
    SLICE_X67Y16         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     6.980 r  zed_i/correlation_accel_v2_0/inst/tmp_6_reg_1401_reg[0]_i_24/CO[3]
                         net (fo=1, routed)           0.000     6.980    zed_i/correlation_accel_v2_0/inst/n_5_tmp_6_reg_1401_reg[0]_i_24
    SLICE_X67Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.094 r  zed_i/correlation_accel_v2_0/inst/tmp_6_reg_1401_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.094    zed_i/correlation_accel_v2_0/inst/n_5_tmp_6_reg_1401_reg[0]_i_11
    SLICE_X67Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.208 r  zed_i/correlation_accel_v2_0/inst/tmp_6_reg_1401_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.208    zed_i/correlation_accel_v2_0/inst/n_5_tmp_6_reg_1401_reg[0]_i_2
    SLICE_X67Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.322 r  zed_i/correlation_accel_v2_0/inst/tmp_6_reg_1401_reg[0]_i_1/CO[3]
                         net (fo=5, routed)           0.902     8.224    zed_i/correlation_accel_v2_0/inst/tmp_6_fu_1048_p2
    SLICE_X71Y19         LUT3 (Prop_lut3_I0_O)        0.124     8.348 r  zed_i/correlation_accel_v2_0/inst/sum_weight_returnSquareA_reg_687[31]_i_1/O
                         net (fo=101, routed)         0.973     9.320    zed_i/correlation_accel_v2_0/inst/ap_reg_ppiten_pp1_it00
    SLICE_X83Y19         FDRE                                         r  zed_i/correlation_accel_v2_0/inst/sum_weight_returnA_reg_699_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      7.000     7.000 r  
    PS7_X0Y0             PS7                          0.000     7.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     8.088    zed_i/ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.179 r  zed_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=18058, routed)       1.551     9.730    zed_i/correlation_accel_v2_0/inst/ap_clk
    SLICE_X83Y19                                                      r  zed_i/correlation_accel_v2_0/inst/sum_weight_returnA_reg_699_reg[15]/C
                         clock pessimism              0.229     9.960    
                         clock uncertainty           -0.111     9.849    
    SLICE_X83Y19         FDRE (Setup_fdre_C_R)       -0.429     9.420    zed_i/correlation_accel_v2_0/inst/sum_weight_returnA_reg_699_reg[15]
  -------------------------------------------------------------------
                         required time                          9.420    
                         arrival time                          -9.320    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.100ns  (required time - arrival time)
  Source:                 zed_i/correlation_accel_v2_0/inst/ap_CS_fsm_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            zed_i/correlation_accel_v2_0/inst/sum_weight_returnA_reg_699_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk_fpga_1 rise@7.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        6.302ns  (logic 2.135ns (33.876%)  route 4.167ns (66.124%))
  Logic Levels:           8  (CARRY4=4 LUT3=3 LUT6=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.730ns = ( 9.730 - 7.000 ) 
    Source Clock Delay      (SCD):    3.018ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.210ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    zed_i/ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zed_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=18058, routed)       1.724     3.018    zed_i/correlation_accel_v2_0/inst/ap_clk
    SLICE_X70Y17                                                      r  zed_i/correlation_accel_v2_0/inst/ap_CS_fsm_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y17         FDRE (Prop_fdre_C_Q)         0.419     3.437 r  zed_i/correlation_accel_v2_0/inst/ap_CS_fsm_reg[21]/Q
                         net (fo=359, routed)         0.653     4.090    zed_i/correlation_accel_v2_0/inst/ap_sig_bdd_422
    SLICE_X69Y17         LUT3 (Prop_lut3_I0_O)        0.299     4.389 r  zed_i/correlation_accel_v2_0/inst/tmp_5_reg_651[31]_i_1/O
                         net (fo=193, routed)         0.687     5.076    zed_i/correlation_accel_v2_0/inst/i1_phi_fu_667_p41
    SLICE_X69Y16         LUT3 (Prop_lut3_I1_O)        0.118     5.194 r  zed_i/correlation_accel_v2_0/inst/tmp_4_tmp_5_reg_1405[31]_i_29/O
                         net (fo=3, routed)           0.471     5.664    zed_i/correlation_accel_v2_0/inst/sel0__0[2]
    SLICE_X69Y15         LUT6 (Prop_lut6_I0_O)        0.326     5.990 r  zed_i/correlation_accel_v2_0/inst/tmp_6_reg_1401[0]_i_35/O
                         net (fo=1, routed)           0.482     6.473    zed_i/correlation_accel_v2_0/inst/n_5_tmp_6_reg_1401[0]_i_35
    SLICE_X67Y16         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     6.980 r  zed_i/correlation_accel_v2_0/inst/tmp_6_reg_1401_reg[0]_i_24/CO[3]
                         net (fo=1, routed)           0.000     6.980    zed_i/correlation_accel_v2_0/inst/n_5_tmp_6_reg_1401_reg[0]_i_24
    SLICE_X67Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.094 r  zed_i/correlation_accel_v2_0/inst/tmp_6_reg_1401_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.094    zed_i/correlation_accel_v2_0/inst/n_5_tmp_6_reg_1401_reg[0]_i_11
    SLICE_X67Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.208 r  zed_i/correlation_accel_v2_0/inst/tmp_6_reg_1401_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.208    zed_i/correlation_accel_v2_0/inst/n_5_tmp_6_reg_1401_reg[0]_i_2
    SLICE_X67Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.322 r  zed_i/correlation_accel_v2_0/inst/tmp_6_reg_1401_reg[0]_i_1/CO[3]
                         net (fo=5, routed)           0.902     8.224    zed_i/correlation_accel_v2_0/inst/tmp_6_fu_1048_p2
    SLICE_X71Y19         LUT3 (Prop_lut3_I0_O)        0.124     8.348 r  zed_i/correlation_accel_v2_0/inst/sum_weight_returnSquareA_reg_687[31]_i_1/O
                         net (fo=101, routed)         0.973     9.320    zed_i/correlation_accel_v2_0/inst/ap_reg_ppiten_pp1_it00
    SLICE_X83Y19         FDRE                                         r  zed_i/correlation_accel_v2_0/inst/sum_weight_returnA_reg_699_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      7.000     7.000 r  
    PS7_X0Y0             PS7                          0.000     7.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     8.088    zed_i/ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.179 r  zed_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=18058, routed)       1.551     9.730    zed_i/correlation_accel_v2_0/inst/ap_clk
    SLICE_X83Y19                                                      r  zed_i/correlation_accel_v2_0/inst/sum_weight_returnA_reg_699_reg[22]/C
                         clock pessimism              0.229     9.960    
                         clock uncertainty           -0.111     9.849    
    SLICE_X83Y19         FDRE (Setup_fdre_C_R)       -0.429     9.420    zed_i/correlation_accel_v2_0/inst/sum_weight_returnA_reg_699_reg[22]
  -------------------------------------------------------------------
                         required time                          9.420    
                         arrival time                          -9.320    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.116ns  (required time - arrival time)
  Source:                 zed_i/correlation_accel_v2_0/inst/ap_CS_fsm_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            zed_i/correlation_accel_v2_0/inst/sum_weight_returnA_reg_699_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk_fpga_1 rise@7.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        6.284ns  (logic 2.135ns (33.977%)  route 4.149ns (66.023%))
  Logic Levels:           8  (CARRY4=4 LUT3=3 LUT6=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.727ns = ( 9.727 - 7.000 ) 
    Source Clock Delay      (SCD):    3.018ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.210ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    zed_i/ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zed_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=18058, routed)       1.724     3.018    zed_i/correlation_accel_v2_0/inst/ap_clk
    SLICE_X70Y17                                                      r  zed_i/correlation_accel_v2_0/inst/ap_CS_fsm_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y17         FDRE (Prop_fdre_C_Q)         0.419     3.437 r  zed_i/correlation_accel_v2_0/inst/ap_CS_fsm_reg[21]/Q
                         net (fo=359, routed)         0.653     4.090    zed_i/correlation_accel_v2_0/inst/ap_sig_bdd_422
    SLICE_X69Y17         LUT3 (Prop_lut3_I0_O)        0.299     4.389 r  zed_i/correlation_accel_v2_0/inst/tmp_5_reg_651[31]_i_1/O
                         net (fo=193, routed)         0.687     5.076    zed_i/correlation_accel_v2_0/inst/i1_phi_fu_667_p41
    SLICE_X69Y16         LUT3 (Prop_lut3_I1_O)        0.118     5.194 r  zed_i/correlation_accel_v2_0/inst/tmp_4_tmp_5_reg_1405[31]_i_29/O
                         net (fo=3, routed)           0.471     5.664    zed_i/correlation_accel_v2_0/inst/sel0__0[2]
    SLICE_X69Y15         LUT6 (Prop_lut6_I0_O)        0.326     5.990 r  zed_i/correlation_accel_v2_0/inst/tmp_6_reg_1401[0]_i_35/O
                         net (fo=1, routed)           0.482     6.473    zed_i/correlation_accel_v2_0/inst/n_5_tmp_6_reg_1401[0]_i_35
    SLICE_X67Y16         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     6.980 r  zed_i/correlation_accel_v2_0/inst/tmp_6_reg_1401_reg[0]_i_24/CO[3]
                         net (fo=1, routed)           0.000     6.980    zed_i/correlation_accel_v2_0/inst/n_5_tmp_6_reg_1401_reg[0]_i_24
    SLICE_X67Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.094 r  zed_i/correlation_accel_v2_0/inst/tmp_6_reg_1401_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.094    zed_i/correlation_accel_v2_0/inst/n_5_tmp_6_reg_1401_reg[0]_i_11
    SLICE_X67Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.208 r  zed_i/correlation_accel_v2_0/inst/tmp_6_reg_1401_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.208    zed_i/correlation_accel_v2_0/inst/n_5_tmp_6_reg_1401_reg[0]_i_2
    SLICE_X67Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.322 r  zed_i/correlation_accel_v2_0/inst/tmp_6_reg_1401_reg[0]_i_1/CO[3]
                         net (fo=5, routed)           0.902     8.224    zed_i/correlation_accel_v2_0/inst/tmp_6_fu_1048_p2
    SLICE_X71Y19         LUT3 (Prop_lut3_I0_O)        0.124     8.348 r  zed_i/correlation_accel_v2_0/inst/sum_weight_returnSquareA_reg_687[31]_i_1/O
                         net (fo=101, routed)         0.954     9.302    zed_i/correlation_accel_v2_0/inst/ap_reg_ppiten_pp1_it00
    SLICE_X81Y22         FDRE                                         r  zed_i/correlation_accel_v2_0/inst/sum_weight_returnA_reg_699_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      7.000     7.000 r  
    PS7_X0Y0             PS7                          0.000     7.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     8.088    zed_i/ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.179 r  zed_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=18058, routed)       1.548     9.727    zed_i/correlation_accel_v2_0/inst/ap_clk
    SLICE_X81Y22                                                      r  zed_i/correlation_accel_v2_0/inst/sum_weight_returnA_reg_699_reg[19]/C
                         clock pessimism              0.229     9.957    
                         clock uncertainty           -0.111     9.846    
    SLICE_X81Y22         FDRE (Setup_fdre_C_R)       -0.429     9.417    zed_i/correlation_accel_v2_0/inst/sum_weight_returnA_reg_699_reg[19]
  -------------------------------------------------------------------
                         required time                          9.417    
                         arrival time                          -9.302    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.116ns  (required time - arrival time)
  Source:                 zed_i/correlation_accel_v2_0/inst/ap_CS_fsm_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            zed_i/correlation_accel_v2_0/inst/sum_weight_returnSquareA_reg_687_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk_fpga_1 rise@7.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        6.284ns  (logic 2.135ns (33.977%)  route 4.149ns (66.023%))
  Logic Levels:           8  (CARRY4=4 LUT3=3 LUT6=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.727ns = ( 9.727 - 7.000 ) 
    Source Clock Delay      (SCD):    3.018ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.210ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    zed_i/ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zed_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=18058, routed)       1.724     3.018    zed_i/correlation_accel_v2_0/inst/ap_clk
    SLICE_X70Y17                                                      r  zed_i/correlation_accel_v2_0/inst/ap_CS_fsm_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y17         FDRE (Prop_fdre_C_Q)         0.419     3.437 r  zed_i/correlation_accel_v2_0/inst/ap_CS_fsm_reg[21]/Q
                         net (fo=359, routed)         0.653     4.090    zed_i/correlation_accel_v2_0/inst/ap_sig_bdd_422
    SLICE_X69Y17         LUT3 (Prop_lut3_I0_O)        0.299     4.389 r  zed_i/correlation_accel_v2_0/inst/tmp_5_reg_651[31]_i_1/O
                         net (fo=193, routed)         0.687     5.076    zed_i/correlation_accel_v2_0/inst/i1_phi_fu_667_p41
    SLICE_X69Y16         LUT3 (Prop_lut3_I1_O)        0.118     5.194 r  zed_i/correlation_accel_v2_0/inst/tmp_4_tmp_5_reg_1405[31]_i_29/O
                         net (fo=3, routed)           0.471     5.664    zed_i/correlation_accel_v2_0/inst/sel0__0[2]
    SLICE_X69Y15         LUT6 (Prop_lut6_I0_O)        0.326     5.990 r  zed_i/correlation_accel_v2_0/inst/tmp_6_reg_1401[0]_i_35/O
                         net (fo=1, routed)           0.482     6.473    zed_i/correlation_accel_v2_0/inst/n_5_tmp_6_reg_1401[0]_i_35
    SLICE_X67Y16         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     6.980 r  zed_i/correlation_accel_v2_0/inst/tmp_6_reg_1401_reg[0]_i_24/CO[3]
                         net (fo=1, routed)           0.000     6.980    zed_i/correlation_accel_v2_0/inst/n_5_tmp_6_reg_1401_reg[0]_i_24
    SLICE_X67Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.094 r  zed_i/correlation_accel_v2_0/inst/tmp_6_reg_1401_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.094    zed_i/correlation_accel_v2_0/inst/n_5_tmp_6_reg_1401_reg[0]_i_11
    SLICE_X67Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.208 r  zed_i/correlation_accel_v2_0/inst/tmp_6_reg_1401_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.208    zed_i/correlation_accel_v2_0/inst/n_5_tmp_6_reg_1401_reg[0]_i_2
    SLICE_X67Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.322 r  zed_i/correlation_accel_v2_0/inst/tmp_6_reg_1401_reg[0]_i_1/CO[3]
                         net (fo=5, routed)           0.902     8.224    zed_i/correlation_accel_v2_0/inst/tmp_6_fu_1048_p2
    SLICE_X71Y19         LUT3 (Prop_lut3_I0_O)        0.124     8.348 r  zed_i/correlation_accel_v2_0/inst/sum_weight_returnSquareA_reg_687[31]_i_1/O
                         net (fo=101, routed)         0.954     9.302    zed_i/correlation_accel_v2_0/inst/ap_reg_ppiten_pp1_it00
    SLICE_X81Y22         FDRE                                         r  zed_i/correlation_accel_v2_0/inst/sum_weight_returnSquareA_reg_687_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      7.000     7.000 r  
    PS7_X0Y0             PS7                          0.000     7.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     8.088    zed_i/ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.179 r  zed_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=18058, routed)       1.548     9.727    zed_i/correlation_accel_v2_0/inst/ap_clk
    SLICE_X81Y22                                                      r  zed_i/correlation_accel_v2_0/inst/sum_weight_returnSquareA_reg_687_reg[19]/C
                         clock pessimism              0.229     9.957    
                         clock uncertainty           -0.111     9.846    
    SLICE_X81Y22         FDRE (Setup_fdre_C_R)       -0.429     9.417    zed_i/correlation_accel_v2_0/inst/sum_weight_returnSquareA_reg_687_reg[19]
  -------------------------------------------------------------------
                         required time                          9.417    
                         arrival time                          -9.302    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.191ns  (required time - arrival time)
  Source:                 zed_i/correlation_accel_v2_0/inst/ap_CS_fsm_reg[190]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            zed_i/correlation_accel_v2_0/inst/correlation_accel_v2_fdiv_32ns_32ns_32_30_U6/correlation_accel_v2_ap_fdiv_28_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/OP/RESULT_REG.NORMAL.mant_op_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk_fpga_1 rise@7.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        5.956ns  (logic 1.214ns (20.384%)  route 4.742ns (79.616%))
  Logic Levels:           5  (LUT2=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.219ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.674ns = ( 9.674 - 7.000 ) 
    Source Clock Delay      (SCD):    3.021ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.210ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    zed_i/ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zed_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=18058, routed)       1.727     3.021    zed_i/correlation_accel_v2_0/inst/ap_clk
    SLICE_X72Y15                                                      r  zed_i/correlation_accel_v2_0/inst/ap_CS_fsm_reg[190]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y15         FDRE (Prop_fdre_C_Q)         0.419     3.440 r  zed_i/correlation_accel_v2_0/inst/ap_CS_fsm_reg[190]/Q
                         net (fo=6, routed)           0.859     4.299    zed_i/correlation_accel_v2_0/inst/correlation_accel_v2_fdiv_32ns_32ns_32_30_U6/correlation_accel_v2_ap_fdiv_28_no_dsp_32_u/I2[61]
    SLICE_X70Y11         LUT6 (Prop_lut6_I0_O)        0.299     4.598 r  zed_i/correlation_accel_v2_0/inst/correlation_accel_v2_fdiv_32ns_32ns_32_30_U6/correlation_accel_v2_ap_fdiv_28_no_dsp_32_u/U0_i_34/O
                         net (fo=1, routed)           1.144     5.741    zed_i/correlation_accel_v2_0/inst/correlation_accel_v2_fdiv_32ns_32ns_32_30_U6/correlation_accel_v2_ap_fdiv_28_no_dsp_32_u/n_5_U0_i_34
    SLICE_X54Y6          LUT6 (Prop_lut6_I4_O)        0.124     5.865 r  zed_i/correlation_accel_v2_0/inst/correlation_accel_v2_fdiv_32ns_32ns_32_30_U6/correlation_accel_v2_ap_fdiv_28_no_dsp_32_u/U0_i_9/O
                         net (fo=1, routed)           0.839     6.704    zed_i/correlation_accel_v2_0/inst/correlation_accel_v2_fdiv_32ns_32ns_32_30_U6/correlation_accel_v2_ap_fdiv_28_no_dsp_32_u/n_5_U0_i_9
    SLICE_X48Y5          LUT6 (Prop_lut6_I2_O)        0.124     6.828 r  zed_i/correlation_accel_v2_0/inst/correlation_accel_v2_fdiv_32ns_32ns_32_30_U6/correlation_accel_v2_ap_fdiv_28_no_dsp_32_u/U0_i_3__3/O
                         net (fo=1, routed)           0.302     7.131    zed_i/correlation_accel_v2_0/inst/correlation_accel_v2_fdiv_32ns_32ns_32_30_U6/correlation_accel_v2_ap_fdiv_28_no_dsp_32_u/n_5_U0_i_3__3
    SLICE_X48Y6          LUT5 (Prop_lut5_I1_O)        0.124     7.255 r  zed_i/correlation_accel_v2_0/inst/correlation_accel_v2_fdiv_32ns_32ns_32_30_U6/correlation_accel_v2_ap_fdiv_28_no_dsp_32_u/U0_i_1__2/O
                         net (fo=1455, routed)        1.067     8.322    zed_i/correlation_accel_v2_0/inst/correlation_accel_v2_fdiv_32ns_32ns_32_30_U6/correlation_accel_v2_ap_fdiv_28_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/EXP/STATE_DEC_DELAY/i_pipe/aclken
    SLICE_X34Y7          LUT2 (Prop_lut2_I1_O)        0.124     8.446 r  zed_i/correlation_accel_v2_0/inst/correlation_accel_v2_fdiv_32ns_32ns_32_30_U6/correlation_accel_v2_ap_fdiv_28_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/EXP/STATE_DEC_DELAY/i_pipe/RESULT_REG.NORMAL.mant_op[21]_i_1/O
                         net (fo=22, routed)          0.531     8.977    zed_i/correlation_accel_v2_0/inst/correlation_accel_v2_fdiv_32ns_32ns_32_30_U6/correlation_accel_v2_ap_fdiv_28_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/OP/p_2_out
    SLICE_X32Y8          FDRE                                         r  zed_i/correlation_accel_v2_0/inst/correlation_accel_v2_fdiv_32ns_32ns_32_30_U6/correlation_accel_v2_ap_fdiv_28_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/OP/RESULT_REG.NORMAL.mant_op_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      7.000     7.000 r  
    PS7_X0Y0             PS7                          0.000     7.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     8.088    zed_i/ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.179 r  zed_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=18058, routed)       1.494     9.673    zed_i/correlation_accel_v2_0/inst/correlation_accel_v2_fdiv_32ns_32ns_32_30_U6/correlation_accel_v2_ap_fdiv_28_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/OP/aclk
    SLICE_X32Y8                                                       r  zed_i/correlation_accel_v2_0/inst/correlation_accel_v2_fdiv_32ns_32ns_32_30_U6/correlation_accel_v2_ap_fdiv_28_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/OP/RESULT_REG.NORMAL.mant_op_reg[1]/C
                         clock pessimism              0.129     9.802    
                         clock uncertainty           -0.111     9.692    
    SLICE_X32Y8          FDRE (Setup_fdre_C_R)       -0.524     9.168    zed_i/correlation_accel_v2_0/inst/correlation_accel_v2_fdiv_32ns_32ns_32_30_U6/correlation_accel_v2_ap_fdiv_28_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/OP/RESULT_REG.NORMAL.mant_op_reg[1]
  -------------------------------------------------------------------
                         required time                          9.168    
                         arrival time                          -8.977    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.191ns  (required time - arrival time)
  Source:                 zed_i/correlation_accel_v2_0/inst/ap_CS_fsm_reg[190]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            zed_i/correlation_accel_v2_0/inst/correlation_accel_v2_fdiv_32ns_32ns_32_30_U6/correlation_accel_v2_ap_fdiv_28_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/OP/RESULT_REG.NORMAL.mant_op_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk_fpga_1 rise@7.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        5.956ns  (logic 1.214ns (20.384%)  route 4.742ns (79.616%))
  Logic Levels:           5  (LUT2=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.219ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.674ns = ( 9.674 - 7.000 ) 
    Source Clock Delay      (SCD):    3.021ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.210ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    zed_i/ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zed_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=18058, routed)       1.727     3.021    zed_i/correlation_accel_v2_0/inst/ap_clk
    SLICE_X72Y15                                                      r  zed_i/correlation_accel_v2_0/inst/ap_CS_fsm_reg[190]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y15         FDRE (Prop_fdre_C_Q)         0.419     3.440 r  zed_i/correlation_accel_v2_0/inst/ap_CS_fsm_reg[190]/Q
                         net (fo=6, routed)           0.859     4.299    zed_i/correlation_accel_v2_0/inst/correlation_accel_v2_fdiv_32ns_32ns_32_30_U6/correlation_accel_v2_ap_fdiv_28_no_dsp_32_u/I2[61]
    SLICE_X70Y11         LUT6 (Prop_lut6_I0_O)        0.299     4.598 r  zed_i/correlation_accel_v2_0/inst/correlation_accel_v2_fdiv_32ns_32ns_32_30_U6/correlation_accel_v2_ap_fdiv_28_no_dsp_32_u/U0_i_34/O
                         net (fo=1, routed)           1.144     5.741    zed_i/correlation_accel_v2_0/inst/correlation_accel_v2_fdiv_32ns_32ns_32_30_U6/correlation_accel_v2_ap_fdiv_28_no_dsp_32_u/n_5_U0_i_34
    SLICE_X54Y6          LUT6 (Prop_lut6_I4_O)        0.124     5.865 r  zed_i/correlation_accel_v2_0/inst/correlation_accel_v2_fdiv_32ns_32ns_32_30_U6/correlation_accel_v2_ap_fdiv_28_no_dsp_32_u/U0_i_9/O
                         net (fo=1, routed)           0.839     6.704    zed_i/correlation_accel_v2_0/inst/correlation_accel_v2_fdiv_32ns_32ns_32_30_U6/correlation_accel_v2_ap_fdiv_28_no_dsp_32_u/n_5_U0_i_9
    SLICE_X48Y5          LUT6 (Prop_lut6_I2_O)        0.124     6.828 r  zed_i/correlation_accel_v2_0/inst/correlation_accel_v2_fdiv_32ns_32ns_32_30_U6/correlation_accel_v2_ap_fdiv_28_no_dsp_32_u/U0_i_3__3/O
                         net (fo=1, routed)           0.302     7.131    zed_i/correlation_accel_v2_0/inst/correlation_accel_v2_fdiv_32ns_32ns_32_30_U6/correlation_accel_v2_ap_fdiv_28_no_dsp_32_u/n_5_U0_i_3__3
    SLICE_X48Y6          LUT5 (Prop_lut5_I1_O)        0.124     7.255 r  zed_i/correlation_accel_v2_0/inst/correlation_accel_v2_fdiv_32ns_32ns_32_30_U6/correlation_accel_v2_ap_fdiv_28_no_dsp_32_u/U0_i_1__2/O
                         net (fo=1455, routed)        1.067     8.322    zed_i/correlation_accel_v2_0/inst/correlation_accel_v2_fdiv_32ns_32ns_32_30_U6/correlation_accel_v2_ap_fdiv_28_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/EXP/STATE_DEC_DELAY/i_pipe/aclken
    SLICE_X34Y7          LUT2 (Prop_lut2_I1_O)        0.124     8.446 r  zed_i/correlation_accel_v2_0/inst/correlation_accel_v2_fdiv_32ns_32ns_32_30_U6/correlation_accel_v2_ap_fdiv_28_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/EXP/STATE_DEC_DELAY/i_pipe/RESULT_REG.NORMAL.mant_op[21]_i_1/O
                         net (fo=22, routed)          0.531     8.977    zed_i/correlation_accel_v2_0/inst/correlation_accel_v2_fdiv_32ns_32ns_32_30_U6/correlation_accel_v2_ap_fdiv_28_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/OP/p_2_out
    SLICE_X32Y8          FDRE                                         r  zed_i/correlation_accel_v2_0/inst/correlation_accel_v2_fdiv_32ns_32ns_32_30_U6/correlation_accel_v2_ap_fdiv_28_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/OP/RESULT_REG.NORMAL.mant_op_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      7.000     7.000 r  
    PS7_X0Y0             PS7                          0.000     7.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     8.088    zed_i/ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.179 r  zed_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=18058, routed)       1.494     9.673    zed_i/correlation_accel_v2_0/inst/correlation_accel_v2_fdiv_32ns_32ns_32_30_U6/correlation_accel_v2_ap_fdiv_28_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/OP/aclk
    SLICE_X32Y8                                                       r  zed_i/correlation_accel_v2_0/inst/correlation_accel_v2_fdiv_32ns_32ns_32_30_U6/correlation_accel_v2_ap_fdiv_28_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/OP/RESULT_REG.NORMAL.mant_op_reg[20]/C
                         clock pessimism              0.129     9.802    
                         clock uncertainty           -0.111     9.692    
    SLICE_X32Y8          FDRE (Setup_fdre_C_R)       -0.524     9.168    zed_i/correlation_accel_v2_0/inst/correlation_accel_v2_fdiv_32ns_32ns_32_30_U6/correlation_accel_v2_ap_fdiv_28_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/OP/RESULT_REG.NORMAL.mant_op_reg[20]
  -------------------------------------------------------------------
                         required time                          9.168    
                         arrival time                          -8.977    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.252ns  (required time - arrival time)
  Source:                 zed_i/correlation_accel_v2_0/inst/ap_CS_fsm_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            zed_i/correlation_accel_v2_0/inst/sum_weight_returnSquareA_reg_687_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk_fpga_1 rise@7.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        6.155ns  (logic 2.135ns (34.690%)  route 4.020ns (65.310%))
  Logic Levels:           8  (CARRY4=4 LUT3=3 LUT6=1)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.735ns = ( 9.734 - 7.000 ) 
    Source Clock Delay      (SCD):    3.018ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.210ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    zed_i/ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zed_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=18058, routed)       1.724     3.018    zed_i/correlation_accel_v2_0/inst/ap_clk
    SLICE_X70Y17                                                      r  zed_i/correlation_accel_v2_0/inst/ap_CS_fsm_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y17         FDRE (Prop_fdre_C_Q)         0.419     3.437 r  zed_i/correlation_accel_v2_0/inst/ap_CS_fsm_reg[21]/Q
                         net (fo=359, routed)         0.653     4.090    zed_i/correlation_accel_v2_0/inst/ap_sig_bdd_422
    SLICE_X69Y17         LUT3 (Prop_lut3_I0_O)        0.299     4.389 r  zed_i/correlation_accel_v2_0/inst/tmp_5_reg_651[31]_i_1/O
                         net (fo=193, routed)         0.687     5.076    zed_i/correlation_accel_v2_0/inst/i1_phi_fu_667_p41
    SLICE_X69Y16         LUT3 (Prop_lut3_I1_O)        0.118     5.194 r  zed_i/correlation_accel_v2_0/inst/tmp_4_tmp_5_reg_1405[31]_i_29/O
                         net (fo=3, routed)           0.471     5.664    zed_i/correlation_accel_v2_0/inst/sel0__0[2]
    SLICE_X69Y15         LUT6 (Prop_lut6_I0_O)        0.326     5.990 r  zed_i/correlation_accel_v2_0/inst/tmp_6_reg_1401[0]_i_35/O
                         net (fo=1, routed)           0.482     6.473    zed_i/correlation_accel_v2_0/inst/n_5_tmp_6_reg_1401[0]_i_35
    SLICE_X67Y16         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     6.980 r  zed_i/correlation_accel_v2_0/inst/tmp_6_reg_1401_reg[0]_i_24/CO[3]
                         net (fo=1, routed)           0.000     6.980    zed_i/correlation_accel_v2_0/inst/n_5_tmp_6_reg_1401_reg[0]_i_24
    SLICE_X67Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.094 r  zed_i/correlation_accel_v2_0/inst/tmp_6_reg_1401_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.094    zed_i/correlation_accel_v2_0/inst/n_5_tmp_6_reg_1401_reg[0]_i_11
    SLICE_X67Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.208 r  zed_i/correlation_accel_v2_0/inst/tmp_6_reg_1401_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.208    zed_i/correlation_accel_v2_0/inst/n_5_tmp_6_reg_1401_reg[0]_i_2
    SLICE_X67Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.322 r  zed_i/correlation_accel_v2_0/inst/tmp_6_reg_1401_reg[0]_i_1/CO[3]
                         net (fo=5, routed)           0.902     8.224    zed_i/correlation_accel_v2_0/inst/tmp_6_fu_1048_p2
    SLICE_X71Y19         LUT3 (Prop_lut3_I0_O)        0.124     8.348 r  zed_i/correlation_accel_v2_0/inst/sum_weight_returnSquareA_reg_687[31]_i_1/O
                         net (fo=101, routed)         0.825     9.173    zed_i/correlation_accel_v2_0/inst/ap_reg_ppiten_pp1_it00
    SLICE_X80Y16         FDRE                                         r  zed_i/correlation_accel_v2_0/inst/sum_weight_returnSquareA_reg_687_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      7.000     7.000 r  
    PS7_X0Y0             PS7                          0.000     7.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     8.088    zed_i/ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.179 r  zed_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=18058, routed)       1.555     9.734    zed_i/correlation_accel_v2_0/inst/ap_clk
    SLICE_X80Y16                                                      r  zed_i/correlation_accel_v2_0/inst/sum_weight_returnSquareA_reg_687_reg[16]/C
                         clock pessimism              0.229     9.964    
                         clock uncertainty           -0.111     9.853    
    SLICE_X80Y16         FDRE (Setup_fdre_C_R)       -0.429     9.424    zed_i/correlation_accel_v2_0/inst/sum_weight_returnSquareA_reg_687_reg[16]
  -------------------------------------------------------------------
                         required time                          9.424    
                         arrival time                          -9.173    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.266ns  (required time - arrival time)
  Source:                 zed_i/correlation_accel_v2_0/inst/ap_CS_fsm_reg[190]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            zed_i/correlation_accel_v2_0/inst/correlation_accel_v2_fdiv_32ns_32ns_32_30_U6/correlation_accel_v2_ap_fdiv_28_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/OP/RESULT_REG.NORMAL.mant_op_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk_fpga_1 rise@7.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        5.975ns  (logic 1.214ns (20.317%)  route 4.761ns (79.683%))
  Logic Levels:           5  (LUT2=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.219ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.674ns = ( 9.674 - 7.000 ) 
    Source Clock Delay      (SCD):    3.021ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.210ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    zed_i/ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zed_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=18058, routed)       1.727     3.021    zed_i/correlation_accel_v2_0/inst/ap_clk
    SLICE_X72Y15                                                      r  zed_i/correlation_accel_v2_0/inst/ap_CS_fsm_reg[190]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y15         FDRE (Prop_fdre_C_Q)         0.419     3.440 r  zed_i/correlation_accel_v2_0/inst/ap_CS_fsm_reg[190]/Q
                         net (fo=6, routed)           0.859     4.299    zed_i/correlation_accel_v2_0/inst/correlation_accel_v2_fdiv_32ns_32ns_32_30_U6/correlation_accel_v2_ap_fdiv_28_no_dsp_32_u/I2[61]
    SLICE_X70Y11         LUT6 (Prop_lut6_I0_O)        0.299     4.598 r  zed_i/correlation_accel_v2_0/inst/correlation_accel_v2_fdiv_32ns_32ns_32_30_U6/correlation_accel_v2_ap_fdiv_28_no_dsp_32_u/U0_i_34/O
                         net (fo=1, routed)           1.144     5.741    zed_i/correlation_accel_v2_0/inst/correlation_accel_v2_fdiv_32ns_32ns_32_30_U6/correlation_accel_v2_ap_fdiv_28_no_dsp_32_u/n_5_U0_i_34
    SLICE_X54Y6          LUT6 (Prop_lut6_I4_O)        0.124     5.865 r  zed_i/correlation_accel_v2_0/inst/correlation_accel_v2_fdiv_32ns_32ns_32_30_U6/correlation_accel_v2_ap_fdiv_28_no_dsp_32_u/U0_i_9/O
                         net (fo=1, routed)           0.839     6.704    zed_i/correlation_accel_v2_0/inst/correlation_accel_v2_fdiv_32ns_32ns_32_30_U6/correlation_accel_v2_ap_fdiv_28_no_dsp_32_u/n_5_U0_i_9
    SLICE_X48Y5          LUT6 (Prop_lut6_I2_O)        0.124     6.828 r  zed_i/correlation_accel_v2_0/inst/correlation_accel_v2_fdiv_32ns_32ns_32_30_U6/correlation_accel_v2_ap_fdiv_28_no_dsp_32_u/U0_i_3__3/O
                         net (fo=1, routed)           0.302     7.131    zed_i/correlation_accel_v2_0/inst/correlation_accel_v2_fdiv_32ns_32ns_32_30_U6/correlation_accel_v2_ap_fdiv_28_no_dsp_32_u/n_5_U0_i_3__3
    SLICE_X48Y6          LUT5 (Prop_lut5_I1_O)        0.124     7.255 r  zed_i/correlation_accel_v2_0/inst/correlation_accel_v2_fdiv_32ns_32ns_32_30_U6/correlation_accel_v2_ap_fdiv_28_no_dsp_32_u/U0_i_1__2/O
                         net (fo=1455, routed)        1.067     8.322    zed_i/correlation_accel_v2_0/inst/correlation_accel_v2_fdiv_32ns_32ns_32_30_U6/correlation_accel_v2_ap_fdiv_28_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/EXP/STATE_DEC_DELAY/i_pipe/aclken
    SLICE_X34Y7          LUT2 (Prop_lut2_I1_O)        0.124     8.446 r  zed_i/correlation_accel_v2_0/inst/correlation_accel_v2_fdiv_32ns_32ns_32_30_U6/correlation_accel_v2_ap_fdiv_28_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/EXP/STATE_DEC_DELAY/i_pipe/RESULT_REG.NORMAL.mant_op[21]_i_1/O
                         net (fo=22, routed)          0.550     8.996    zed_i/correlation_accel_v2_0/inst/correlation_accel_v2_fdiv_32ns_32ns_32_30_U6/correlation_accel_v2_ap_fdiv_28_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/OP/p_2_out
    SLICE_X33Y7          FDRE                                         r  zed_i/correlation_accel_v2_0/inst/correlation_accel_v2_fdiv_32ns_32ns_32_30_U6/correlation_accel_v2_ap_fdiv_28_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/OP/RESULT_REG.NORMAL.mant_op_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      7.000     7.000 r  
    PS7_X0Y0             PS7                          0.000     7.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     8.088    zed_i/ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.179 r  zed_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=18058, routed)       1.494     9.673    zed_i/correlation_accel_v2_0/inst/correlation_accel_v2_fdiv_32ns_32ns_32_30_U6/correlation_accel_v2_ap_fdiv_28_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/OP/aclk
    SLICE_X33Y7                                                       r  zed_i/correlation_accel_v2_0/inst/correlation_accel_v2_fdiv_32ns_32ns_32_30_U6/correlation_accel_v2_ap_fdiv_28_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/OP/RESULT_REG.NORMAL.mant_op_reg[0]/C
                         clock pessimism              0.129     9.802    
                         clock uncertainty           -0.111     9.692    
    SLICE_X33Y7          FDRE (Setup_fdre_C_R)       -0.429     9.263    zed_i/correlation_accel_v2_0/inst/correlation_accel_v2_fdiv_32ns_32ns_32_30_U6/correlation_accel_v2_ap_fdiv_28_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/OP/RESULT_REG.NORMAL.mant_op_reg[0]
  -------------------------------------------------------------------
                         required time                          9.263    
                         arrival time                          -8.996    
  -------------------------------------------------------------------
                         slack                                  0.266    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.018ns  (arrival time - required time)
  Source:                 zed_i/correlation_accel_v2_0/inst/correlation_accel_v2_urem_32ns_4ns_32_36_U11/correlation_accel_v2_urem_32ns_4ns_32_36_div_U/correlation_accel_v2_urem_32ns_4ns_32_36_div_u_0/loop[31].remd_tmp_reg[32][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            zed_i/correlation_accel_v2_0/inst/correlation_accel_v2_urem_32ns_4ns_32_36_U11/correlation_accel_v2_urem_32ns_4ns_32_36_div_U/remd_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.293ns  (logic 0.128ns (43.717%)  route 0.165ns (56.282%))
  Logic Levels:           0  
  Clock Path Skew:        0.257ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.187ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    zed_i/ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zed_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=18058, routed)       0.559     0.895    zed_i/correlation_accel_v2_0/inst/correlation_accel_v2_urem_32ns_4ns_32_36_U11/correlation_accel_v2_urem_32ns_4ns_32_36_div_U/correlation_accel_v2_urem_32ns_4ns_32_36_div_u_0/ap_clk
    SLICE_X48Y11                                                      r  zed_i/correlation_accel_v2_0/inst/correlation_accel_v2_urem_32ns_4ns_32_36_U11/correlation_accel_v2_urem_32ns_4ns_32_36_div_U/correlation_accel_v2_urem_32ns_4ns_32_36_div_u_0/loop[31].remd_tmp_reg[32][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y11         FDRE (Prop_fdre_C_Q)         0.128     1.023 r  zed_i/correlation_accel_v2_0/inst/correlation_accel_v2_urem_32ns_4ns_32_36_U11/correlation_accel_v2_urem_32ns_4ns_32_36_div_U/correlation_accel_v2_urem_32ns_4ns_32_36_div_u_0/loop[31].remd_tmp_reg[32][2]/Q
                         net (fo=1, routed)           0.165     1.187    zed_i/correlation_accel_v2_0/inst/correlation_accel_v2_urem_32ns_4ns_32_36_U11/correlation_accel_v2_urem_32ns_4ns_32_36_div_U/n_7_correlation_accel_v2_urem_32ns_4ns_32_36_div_u_0
    SLICE_X53Y12         FDRE                                         r  zed_i/correlation_accel_v2_0/inst/correlation_accel_v2_urem_32ns_4ns_32_36_U11/correlation_accel_v2_urem_32ns_4ns_32_36_div_U/remd_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    zed_i/ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zed_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=18058, routed)       0.821     1.187    zed_i/correlation_accel_v2_0/inst/correlation_accel_v2_urem_32ns_4ns_32_36_U11/correlation_accel_v2_urem_32ns_4ns_32_36_div_U/ap_clk
    SLICE_X53Y12                                                      r  zed_i/correlation_accel_v2_0/inst/correlation_accel_v2_urem_32ns_4ns_32_36_U11/correlation_accel_v2_urem_32ns_4ns_32_36_div_U/remd_reg[2]/C
                         clock pessimism             -0.035     1.152    
    SLICE_X53Y12         FDRE (Hold_fdre_C_D)         0.017     1.169    zed_i/correlation_accel_v2_0/inst/correlation_accel_v2_urem_32ns_4ns_32_36_U11/correlation_accel_v2_urem_32ns_4ns_32_36_div_U/remd_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.169    
                         arrival time                           1.187    
  -------------------------------------------------------------------
                         slack                                  0.018    

Slack (MET) :             0.020ns  (arrival time - required time)
  Source:                 zed_i/correlation_accel_v2_0/inst/column_index_1_reg_1619_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            zed_i/correlation_accel_v2_0/inst/column_index_reg_722_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.141ns (40.560%)  route 0.207ns (59.440%))
  Logic Levels:           0  
  Clock Path Skew:        0.257ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.179ns
    Source Clock Delay      (SCD):    0.887ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    zed_i/ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zed_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=18058, routed)       0.551     0.887    zed_i/correlation_accel_v2_0/inst/ap_clk
    SLICE_X48Y22                                                      r  zed_i/correlation_accel_v2_0/inst/column_index_1_reg_1619_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y22         FDRE (Prop_fdre_C_Q)         0.141     1.028 r  zed_i/correlation_accel_v2_0/inst/column_index_1_reg_1619_reg[11]/Q
                         net (fo=1, routed)           0.207     1.234    zed_i/correlation_accel_v2_0/inst/column_index_1_reg_1619[11]
    SLICE_X52Y21         FDRE                                         r  zed_i/correlation_accel_v2_0/inst/column_index_reg_722_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    zed_i/ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zed_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=18058, routed)       0.813     1.179    zed_i/correlation_accel_v2_0/inst/ap_clk
    SLICE_X52Y21                                                      r  zed_i/correlation_accel_v2_0/inst/column_index_reg_722_reg[11]/C
                         clock pessimism             -0.035     1.144    
    SLICE_X52Y21         FDRE (Hold_fdre_C_D)         0.070     1.214    zed_i/correlation_accel_v2_0/inst/column_index_reg_722_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.214    
                         arrival time                           1.234    
  -------------------------------------------------------------------
                         slack                                  0.020    

Slack (MET) :             0.021ns  (arrival time - required time)
  Source:                 zed_i/correlation_accel_v2_0/inst/column_index_1_reg_1619_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            zed_i/correlation_accel_v2_0/inst/column_index_reg_722_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.141ns (40.974%)  route 0.203ns (59.026%))
  Logic Levels:           0  
  Clock Path Skew:        0.257ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.179ns
    Source Clock Delay      (SCD):    0.887ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    zed_i/ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zed_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=18058, routed)       0.551     0.887    zed_i/correlation_accel_v2_0/inst/ap_clk
    SLICE_X48Y21                                                      r  zed_i/correlation_accel_v2_0/inst/column_index_1_reg_1619_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y21         FDRE (Prop_fdre_C_Q)         0.141     1.028 r  zed_i/correlation_accel_v2_0/inst/column_index_1_reg_1619_reg[7]/Q
                         net (fo=1, routed)           0.203     1.231    zed_i/correlation_accel_v2_0/inst/column_index_1_reg_1619[7]
    SLICE_X52Y21         FDRE                                         r  zed_i/correlation_accel_v2_0/inst/column_index_reg_722_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    zed_i/ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zed_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=18058, routed)       0.813     1.179    zed_i/correlation_accel_v2_0/inst/ap_clk
    SLICE_X52Y21                                                      r  zed_i/correlation_accel_v2_0/inst/column_index_reg_722_reg[7]/C
                         clock pessimism             -0.035     1.144    
    SLICE_X52Y21         FDRE (Hold_fdre_C_D)         0.066     1.210    zed_i/correlation_accel_v2_0/inst/column_index_reg_722_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.210    
                         arrival time                           1.231    
  -------------------------------------------------------------------
                         slack                                  0.021    

Slack (MET) :             0.028ns  (arrival time - required time)
  Source:                 zed_i/correlation_accel_v2_0/inst/correlation_accel_v2_fdiv_32ns_32ns_32_30_U6/correlation_accel_v2_ap_fdiv_28_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[5].MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            zed_i/correlation_accel_v2_0/inst/correlation_accel_v2_fdiv_32ns_32ns_32_30_U6/correlation_accel_v2_ap_fdiv_28_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[6].MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.148ns (46.274%)  route 0.172ns (53.726%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.195ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    zed_i/ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zed_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=18058, routed)       0.558     0.893    zed_i/correlation_accel_v2_0/inst/correlation_accel_v2_fdiv_32ns_32ns_32_30_U6/correlation_accel_v2_ap_fdiv_28_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[5].MANT_DEL/i_pipe/aclk
    SLICE_X50Y6                                                       r  zed_i/correlation_accel_v2_0/inst/correlation_accel_v2_fdiv_32ns_32ns_32_30_U6/correlation_accel_v2_ap_fdiv_28_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[5].MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y6          FDRE (Prop_fdre_C_Q)         0.148     1.041 r  zed_i/correlation_accel_v2_0/inst/correlation_accel_v2_fdiv_32ns_32ns_32_30_U6/correlation_accel_v2_ap_fdiv_28_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[5].MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[19]/Q
                         net (fo=2, routed)           0.172     1.213    zed_i/correlation_accel_v2_0/inst/correlation_accel_v2_fdiv_32ns_32ns_32_30_U6/correlation_accel_v2_ap_fdiv_28_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[6].MANT_DEL/i_pipe/D[19]
    SLICE_X49Y6          FDRE                                         r  zed_i/correlation_accel_v2_0/inst/correlation_accel_v2_fdiv_32ns_32ns_32_30_U6/correlation_accel_v2_ap_fdiv_28_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[6].MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    zed_i/ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zed_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=18058, routed)       0.829     1.195    zed_i/correlation_accel_v2_0/inst/correlation_accel_v2_fdiv_32ns_32ns_32_30_U6/correlation_accel_v2_ap_fdiv_28_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[6].MANT_DEL/i_pipe/aclk
    SLICE_X49Y6                                                       r  zed_i/correlation_accel_v2_0/inst/correlation_accel_v2_fdiv_32ns_32ns_32_30_U6/correlation_accel_v2_ap_fdiv_28_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[6].MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[19]/C
                         clock pessimism             -0.035     1.160    
    SLICE_X49Y6          FDRE (Hold_fdre_C_D)         0.025     1.185    zed_i/correlation_accel_v2_0/inst/correlation_accel_v2_fdiv_32ns_32ns_32_30_U6/correlation_accel_v2_ap_fdiv_28_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[6].MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.185    
                         arrival time                           1.213    
  -------------------------------------------------------------------
                         slack                                  0.028    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 zed_i/axi_interconnect_S_AXI_HP0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.gawvld_pkt_fifo.wach_pkt_reg_slice/gfwd_rev_pipeline1.storage_data1_reg[38]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            zed_i/axi_interconnect_S_AXI_HP0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_arbiter.m_mesg_i_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.192ns (47.940%)  route 0.208ns (52.060%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.192ns
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    zed_i/ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zed_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=18058, routed)       0.564     0.900    zed_i/axi_interconnect_S_AXI_HP0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.gawvld_pkt_fifo.wach_pkt_reg_slice/s_aclk
    SLICE_X33Y46                                                      r  zed_i/axi_interconnect_S_AXI_HP0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.gawvld_pkt_fifo.wach_pkt_reg_slice/gfwd_rev_pipeline1.storage_data1_reg[38]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y46         FDRE (Prop_fdre_C_Q)         0.141     1.041 r  zed_i/axi_interconnect_S_AXI_HP0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.gawvld_pkt_fifo.wach_pkt_reg_slice/gfwd_rev_pipeline1.storage_data1_reg[38]/Q
                         net (fo=1, routed)           0.208     1.249    zed_i/axi_interconnect_S_AXI_HP0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/s_axi_awaddr[8]
    SLICE_X35Y50         LUT2 (Prop_lut2_I1_O)        0.051     1.300 r  zed_i/axi_interconnect_S_AXI_HP0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_arbiter.m_mesg_i[9]_i_1/O
                         net (fo=1, routed)           0.000     1.300    zed_i/axi_interconnect_S_AXI_HP0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/m_mesg_mux[9]
    SLICE_X35Y50         FDRE                                         r  zed_i/axi_interconnect_S_AXI_HP0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_arbiter.m_mesg_i_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    zed_i/ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zed_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=18058, routed)       0.826     1.192    zed_i/axi_interconnect_S_AXI_HP0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/aclk
    SLICE_X35Y50                                                      r  zed_i/axi_interconnect_S_AXI_HP0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_arbiter.m_mesg_i_reg[9]/C
                         clock pessimism             -0.030     1.162    
    SLICE_X35Y50         FDRE (Hold_fdre_C_D)         0.107     1.269    zed_i/axi_interconnect_S_AXI_HP0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_arbiter.m_mesg_i_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.269    
                         arrival time                           1.300    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 zed_i/datamover_0/U0/I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_MM2S_SMPL_SM/GEN_CMD_BTT_EQL_23.cmnd_data_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            zed_i/datamover_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.164ns (43.709%)  route 0.211ns (56.291%))
  Logic Levels:           0  
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.196ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    zed_i/ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zed_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=18058, routed)       0.557     0.893    zed_i/datamover_0/U0/I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_MM2S_SMPL_SM/m_axi_sg_aclk
    SLICE_X38Y52                                                      r  zed_i/datamover_0/U0/I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_MM2S_SMPL_SM/GEN_CMD_BTT_EQL_23.cmnd_data_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y52         FDRE (Prop_fdre_C_Q)         0.164     1.057 r  zed_i/datamover_0/U0/I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_MM2S_SMPL_SM/GEN_CMD_BTT_EQL_23.cmnd_data_reg[21]/Q
                         net (fo=1, routed)           0.211     1.268    zed_i/datamover_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/I23[21]
    SLICE_X37Y49         FDRE                                         r  zed_i/datamover_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    zed_i/ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zed_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=18058, routed)       0.830     1.196    zed_i/datamover_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/m_axi_mm2s_aclk
    SLICE_X37Y49                                                      r  zed_i/datamover_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[21]/C
                         clock pessimism             -0.030     1.166    
    SLICE_X37Y49         FDRE (Hold_fdre_C_D)         0.070     1.236    zed_i/datamover_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.236    
                         arrival time                           1.268    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 zed_i/correlation_accel_v2_0/inst/correlation_accel_v2_fdiv_32ns_32ns_32_30_U6/correlation_accel_v2_ap_fdiv_28_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[4].MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            zed_i/correlation_accel_v2_0/inst/correlation_accel_v2_fdiv_32ns_32ns_32_30_U6/correlation_accel_v2_ap_fdiv_28_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[5].MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.148ns (46.762%)  route 0.168ns (53.238%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.195ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    zed_i/ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zed_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=18058, routed)       0.558     0.893    zed_i/correlation_accel_v2_0/inst/correlation_accel_v2_fdiv_32ns_32ns_32_30_U6/correlation_accel_v2_ap_fdiv_28_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[4].MANT_DEL/i_pipe/aclk
    SLICE_X50Y6                                                       r  zed_i/correlation_accel_v2_0/inst/correlation_accel_v2_fdiv_32ns_32ns_32_30_U6/correlation_accel_v2_ap_fdiv_28_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[4].MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y6          FDRE (Prop_fdre_C_Q)         0.148     1.041 r  zed_i/correlation_accel_v2_0/inst/correlation_accel_v2_fdiv_32ns_32ns_32_30_U6/correlation_accel_v2_ap_fdiv_28_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[4].MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[18]/Q
                         net (fo=2, routed)           0.168     1.210    zed_i/correlation_accel_v2_0/inst/correlation_accel_v2_fdiv_32ns_32ns_32_30_U6/correlation_accel_v2_ap_fdiv_28_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[5].MANT_DEL/i_pipe/D[18]
    SLICE_X49Y6          FDRE                                         r  zed_i/correlation_accel_v2_0/inst/correlation_accel_v2_fdiv_32ns_32ns_32_30_U6/correlation_accel_v2_ap_fdiv_28_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[5].MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    zed_i/ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zed_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=18058, routed)       0.829     1.195    zed_i/correlation_accel_v2_0/inst/correlation_accel_v2_fdiv_32ns_32ns_32_30_U6/correlation_accel_v2_ap_fdiv_28_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[5].MANT_DEL/i_pipe/aclk
    SLICE_X49Y6                                                       r  zed_i/correlation_accel_v2_0/inst/correlation_accel_v2_fdiv_32ns_32ns_32_30_U6/correlation_accel_v2_ap_fdiv_28_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[5].MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[18]/C
                         clock pessimism             -0.035     1.160    
    SLICE_X49Y6          FDRE (Hold_fdre_C_D)         0.018     1.178    zed_i/correlation_accel_v2_0/inst/correlation_accel_v2_fdiv_32ns_32ns_32_30_U6/correlation_accel_v2_ap_fdiv_28_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[5].MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.178    
                         arrival time                           1.210    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 zed_i/correlation_accel_v2_0/inst/correlation_accel_v2_fdiv_32ns_32ns_32_30_U6/correlation_accel_v2_ap_fdiv_28_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[4].MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            zed_i/correlation_accel_v2_0/inst/correlation_accel_v2_fdiv_32ns_32ns_32_30_U6/correlation_accel_v2_ap_fdiv_28_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[5].MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.148ns (46.162%)  route 0.173ns (53.838%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.194ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    zed_i/ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zed_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=18058, routed)       0.557     0.892    zed_i/correlation_accel_v2_0/inst/correlation_accel_v2_fdiv_32ns_32ns_32_30_U6/correlation_accel_v2_ap_fdiv_28_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[4].MANT_DEL/i_pipe/aclk
    SLICE_X50Y7                                                       r  zed_i/correlation_accel_v2_0/inst/correlation_accel_v2_fdiv_32ns_32ns_32_30_U6/correlation_accel_v2_ap_fdiv_28_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[4].MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y7          FDRE (Prop_fdre_C_Q)         0.148     1.040 r  zed_i/correlation_accel_v2_0/inst/correlation_accel_v2_fdiv_32ns_32ns_32_30_U6/correlation_accel_v2_ap_fdiv_28_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[4].MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[20]/Q
                         net (fo=2, routed)           0.173     1.213    zed_i/correlation_accel_v2_0/inst/correlation_accel_v2_fdiv_32ns_32ns_32_30_U6/correlation_accel_v2_ap_fdiv_28_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[5].MANT_DEL/i_pipe/D[20]
    SLICE_X49Y7          FDRE                                         r  zed_i/correlation_accel_v2_0/inst/correlation_accel_v2_fdiv_32ns_32ns_32_30_U6/correlation_accel_v2_ap_fdiv_28_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[5].MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    zed_i/ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zed_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=18058, routed)       0.828     1.194    zed_i/correlation_accel_v2_0/inst/correlation_accel_v2_fdiv_32ns_32ns_32_30_U6/correlation_accel_v2_ap_fdiv_28_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[5].MANT_DEL/i_pipe/aclk
    SLICE_X49Y7                                                       r  zed_i/correlation_accel_v2_0/inst/correlation_accel_v2_fdiv_32ns_32ns_32_30_U6/correlation_accel_v2_ap_fdiv_28_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[5].MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[20]/C
                         clock pessimism             -0.035     1.159    
    SLICE_X49Y7          FDRE (Hold_fdre_C_D)         0.022     1.181    zed_i/correlation_accel_v2_0/inst/correlation_accel_v2_fdiv_32ns_32ns_32_30_U6/correlation_accel_v2_ap_fdiv_28_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[5].MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.181    
                         arrival time                           1.213    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 zed_i/correlation_accel_v2_0/inst/correlation_accel_v2_fdiv_32ns_32ns_32_30_U6/correlation_accel_v2_ap_fdiv_28_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[4].MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            zed_i/correlation_accel_v2_0/inst/correlation_accel_v2_fdiv_32ns_32ns_32_30_U6/correlation_accel_v2_ap_fdiv_28_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[5].MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.148ns (46.162%)  route 0.173ns (53.838%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.195ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    zed_i/ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zed_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=18058, routed)       0.558     0.893    zed_i/correlation_accel_v2_0/inst/correlation_accel_v2_fdiv_32ns_32ns_32_30_U6/correlation_accel_v2_ap_fdiv_28_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[4].MANT_DEL/i_pipe/aclk
    SLICE_X50Y3                                                       r  zed_i/correlation_accel_v2_0/inst/correlation_accel_v2_fdiv_32ns_32ns_32_30_U6/correlation_accel_v2_ap_fdiv_28_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[4].MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y3          FDRE (Prop_fdre_C_Q)         0.148     1.041 r  zed_i/correlation_accel_v2_0/inst/correlation_accel_v2_fdiv_32ns_32ns_32_30_U6/correlation_accel_v2_ap_fdiv_28_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[4].MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[10]/Q
                         net (fo=2, routed)           0.173     1.214    zed_i/correlation_accel_v2_0/inst/correlation_accel_v2_fdiv_32ns_32ns_32_30_U6/correlation_accel_v2_ap_fdiv_28_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[5].MANT_DEL/i_pipe/D[10]
    SLICE_X49Y3          FDRE                                         r  zed_i/correlation_accel_v2_0/inst/correlation_accel_v2_fdiv_32ns_32ns_32_30_U6/correlation_accel_v2_ap_fdiv_28_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[5].MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    zed_i/ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zed_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=18058, routed)       0.829     1.195    zed_i/correlation_accel_v2_0/inst/correlation_accel_v2_fdiv_32ns_32ns_32_30_U6/correlation_accel_v2_ap_fdiv_28_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[5].MANT_DEL/i_pipe/aclk
    SLICE_X49Y3                                                       r  zed_i/correlation_accel_v2_0/inst/correlation_accel_v2_fdiv_32ns_32ns_32_30_U6/correlation_accel_v2_ap_fdiv_28_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[5].MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[10]/C
                         clock pessimism             -0.035     1.160    
    SLICE_X49Y3          FDRE (Hold_fdre_C_D)         0.022     1.182    zed_i/correlation_accel_v2_0/inst/correlation_accel_v2_fdiv_32ns_32ns_32_30_U6/correlation_accel_v2_ap_fdiv_28_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[5].MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.182    
                         arrival time                           1.214    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 zed_i/correlation_accel_v2_0/inst/correlation_accel_v2_fdiv_32ns_32ns_32_30_U6/correlation_accel_v2_ap_fdiv_28_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[4].MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            zed_i/correlation_accel_v2_0/inst/correlation_accel_v2_fdiv_32ns_32ns_32_30_U6/correlation_accel_v2_ap_fdiv_28_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[5].MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.148ns (46.614%)  route 0.169ns (53.386%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.195ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    zed_i/ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zed_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=18058, routed)       0.558     0.893    zed_i/correlation_accel_v2_0/inst/correlation_accel_v2_fdiv_32ns_32ns_32_30_U6/correlation_accel_v2_ap_fdiv_28_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[4].MANT_DEL/i_pipe/aclk
    SLICE_X50Y5                                                       r  zed_i/correlation_accel_v2_0/inst/correlation_accel_v2_fdiv_32ns_32ns_32_30_U6/correlation_accel_v2_ap_fdiv_28_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[4].MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y5          FDRE (Prop_fdre_C_Q)         0.148     1.041 r  zed_i/correlation_accel_v2_0/inst/correlation_accel_v2_fdiv_32ns_32ns_32_30_U6/correlation_accel_v2_ap_fdiv_28_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[4].MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[13]/Q
                         net (fo=2, routed)           0.169     1.211    zed_i/correlation_accel_v2_0/inst/correlation_accel_v2_fdiv_32ns_32ns_32_30_U6/correlation_accel_v2_ap_fdiv_28_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[5].MANT_DEL/i_pipe/D[13]
    SLICE_X49Y5          FDRE                                         r  zed_i/correlation_accel_v2_0/inst/correlation_accel_v2_fdiv_32ns_32ns_32_30_U6/correlation_accel_v2_ap_fdiv_28_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[5].MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    zed_i/ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zed_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=18058, routed)       0.829     1.195    zed_i/correlation_accel_v2_0/inst/correlation_accel_v2_fdiv_32ns_32ns_32_30_U6/correlation_accel_v2_ap_fdiv_28_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[5].MANT_DEL/i_pipe/aclk
    SLICE_X49Y5                                                       r  zed_i/correlation_accel_v2_0/inst/correlation_accel_v2_fdiv_32ns_32ns_32_30_U6/correlation_accel_v2_ap_fdiv_28_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[5].MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[13]/C
                         clock pessimism             -0.035     1.160    
    SLICE_X49Y5          FDRE (Hold_fdre_C_D)         0.018     1.178    zed_i/correlation_accel_v2_0/inst/correlation_accel_v2_fdiv_32ns_32ns_32_30_U6/correlation_accel_v2_ap_fdiv_28_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[5].MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.178    
                         arrival time                           1.211    
  -------------------------------------------------------------------
                         slack                                  0.033    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_1
Waveform:           { 0 3.5 }
Period:             7.000
Sources:            { zed_i/ps7/inst/PS7_i/FCLKCLK[1] }

Check Type        Corner  Lib Pin             Reference Pin  Required  Actual  Slack  Location      Pin                                                                                                                                                                                                                                                                                                                                                              
Min Period        n/a     DSP48E1/CLK         n/a            4.275     7.000   2.725  DSP48_X3Y6    zed_i/correlation_accel_v2_0/inst/correlation_accel_v2_fmul_32ns_32ns_32_5_max_dsp_U3/correlation_accel_v2_ap_fmul_3_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP/CLK                                                                                                                                                          
Min Period        n/a     DSP48E1/CLK         n/a            4.275     7.000   2.725  DSP48_X3Y10   zed_i/correlation_accel_v2_0/inst/correlation_accel_v2_fmul_32ns_32ns_32_5_max_dsp_U4/correlation_accel_v2_ap_fmul_3_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP/CLK                                                                                                                                                          
Min Period        n/a     DSP48E1/CLK         n/a            4.275     7.000   2.725  DSP48_X3Y1    zed_i/correlation_accel_v2_0/inst/correlation_accel_v2_fmul_32ns_32ns_32_5_max_dsp_U5/correlation_accel_v2_ap_fmul_3_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP/CLK                                                                                                                                                          
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944     7.000   4.056  RAMB36_X0Y6   zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK   
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944     7.000   4.056  RAMB36_X0Y6   zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK   
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944     7.000   4.056  RAMB18_X1Y14  zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK         
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944     7.000   4.056  RAMB18_X1Y14  zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK         
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944     7.000   4.056  RAMB36_X1Y8   zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK  
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944     7.000   4.056  RAMB36_X1Y8   zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK  
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944     7.000   4.056  RAMB36_X0Y4   zed_i/axi_interconnect_S_AXI_HP0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK   
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250     3.500   2.250  SLICE_X30Y67  zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_4/RAMA/CLK                                                                                                               
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250     3.500   2.250  SLICE_X30Y67  zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_4/RAMA_D1/CLK                                                                                                            
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250     3.500   2.250  SLICE_X30Y67  zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_4/RAMB/CLK                                                                                                               
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250     3.500   2.250  SLICE_X30Y67  zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_4/RAMB_D1/CLK                                                                                                            
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250     3.500   2.250  SLICE_X30Y67  zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_4/RAMC/CLK                                                                                                               
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250     3.500   2.250  SLICE_X30Y67  zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_4/RAMC_D1/CLK                                                                                                            
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250     3.500   2.250  SLICE_X30Y67  zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_4/RAMD/CLK                                                                                                               
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250     3.500   2.250  SLICE_X30Y67  zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_4/RAMD_D1/CLK                                                                                                            
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250     3.500   2.250  SLICE_X32Y50  zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_5/RAMA/CLK                                                                                                                                                     
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250     3.500   2.250  SLICE_X32Y50  zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_5/RAMA_D1/CLK                                                                                                                                                  
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250     3.500   2.250  SLICE_X10Y41  zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_30_35/RAMA/CLK                                                                                                                                                    
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250     3.500   2.250  SLICE_X10Y41  zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_30_35/RAMA_D1/CLK                                                                                                                                                 
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250     3.500   2.250  SLICE_X10Y41  zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_30_35/RAMB/CLK                                                                                                                                                    
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250     3.500   2.250  SLICE_X10Y41  zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_30_35/RAMB_D1/CLK                                                                                                                                                 
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250     3.500   2.250  SLICE_X10Y41  zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_30_35/RAMC/CLK                                                                                                                                                    
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250     3.500   2.250  SLICE_X10Y41  zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_30_35/RAMC_D1/CLK                                                                                                                                                 
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250     3.500   2.250  SLICE_X10Y41  zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_30_35/RAMD/CLK                                                                                                                                                    
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250     3.500   2.250  SLICE_X10Y41  zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_30_35/RAMD_D1/CLK                                                                                                                                                 
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250     3.500   2.250  SLICE_X8Y43   zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_36_41/RAMA/CLK                                                                                                                                                    
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250     3.500   2.250  SLICE_X8Y43   zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_36_41/RAMA_D1/CLK                                                                                                                                                 



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_1
  To Clock:  clk_fpga_1

Setup :            0  Failing Endpoints,  Worst Slack        0.901ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.255ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.901ns  (required time - arrival time)
  Source:                 zed_i/proc_sys_reset_1/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            zed_i/axi_interconnect_S_AXI_HP0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk_fpga_1 rise@7.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        5.392ns  (logic 0.580ns (10.757%)  route 4.812ns (89.243%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.278ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.746ns = ( 9.745 - 7.000 ) 
    Source Clock Delay      (SCD):    3.138ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.210ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    zed_i/ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zed_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=18058, routed)       1.844     3.138    zed_i/proc_sys_reset_1/U0/slowest_sync_clk
    SLICE_X39Y103                                                     r  zed_i/proc_sys_reset_1/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y103        FDRE (Prop_fdre_C_Q)         0.456     3.594 r  zed_i/proc_sys_reset_1/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/Q
                         net (fo=28, routed)          3.770     7.364    zed_i/axi_interconnect_S_AXI_HP0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/s_aresetn
    SLICE_X24Y35         LUT1 (Prop_lut1_I0_O)        0.124     7.488 f  zed_i/axi_interconnect_S_AXI_HP0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_i_1/O
                         net (fo=19, routed)          1.042     8.530    zed_i/axi_interconnect_S_AXI_HP0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/AR[0]
    SLICE_X16Y27         FDPE                                         f  zed_i/axi_interconnect_S_AXI_HP0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      7.000     7.000 r  
    PS7_X0Y0             PS7                          0.000     7.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     8.088    zed_i/ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.179 r  zed_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=18058, routed)       1.566     9.745    zed_i/axi_interconnect_S_AXI_HP0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/s_aclk
    SLICE_X16Y27                                                      r  zed_i/axi_interconnect_S_AXI_HP0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                         clock pessimism              0.115     9.860    
                         clock uncertainty           -0.111     9.750    
    SLICE_X16Y27         FDPE (Recov_fdpe_C_PRE)     -0.319     9.431    zed_i/axi_interconnect_S_AXI_HP0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                          9.431    
                         arrival time                          -8.530    
  -------------------------------------------------------------------
                         slack                                  0.901    

Slack (MET) :             0.917ns  (required time - arrival time)
  Source:                 zed_i/proc_sys_reset_1/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            zed_i/axi_interconnect_S_AXI_HP0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.gaxi_arvld.rach_pkt_reg_slice/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk_fpga_1 rise@7.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        5.453ns  (logic 0.580ns (10.635%)  route 4.873ns (89.365%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.824ns = ( 9.823 - 7.000 ) 
    Source Clock Delay      (SCD):    3.138ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.210ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    zed_i/ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zed_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=18058, routed)       1.844     3.138    zed_i/proc_sys_reset_1/U0/slowest_sync_clk
    SLICE_X39Y103                                                     r  zed_i/proc_sys_reset_1/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y103        FDRE (Prop_fdre_C_Q)         0.456     3.594 r  zed_i/proc_sys_reset_1/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/Q
                         net (fo=28, routed)          3.714     7.308    zed_i/axi_interconnect_S_AXI_HP0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/s_aresetn
    SLICE_X8Y34          LUT1 (Prop_lut1_I0_O)        0.124     7.432 f  zed_i/axi_interconnect_S_AXI_HP0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_i_1/O
                         net (fo=19, routed)          1.159     8.591    zed_i/axi_interconnect_S_AXI_HP0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.gaxi_arvld.rach_pkt_reg_slice/rstblk/AR[0]
    SLICE_X0Y26          FDPE                                         f  zed_i/axi_interconnect_S_AXI_HP0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.gaxi_arvld.rach_pkt_reg_slice/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      7.000     7.000 r  
    PS7_X0Y0             PS7                          0.000     7.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     8.088    zed_i/ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.179 r  zed_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=18058, routed)       1.644     9.823    zed_i/axi_interconnect_S_AXI_HP0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.gaxi_arvld.rach_pkt_reg_slice/rstblk/s_aclk
    SLICE_X0Y26                                                       r  zed_i/axi_interconnect_S_AXI_HP0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.gaxi_arvld.rach_pkt_reg_slice/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                         clock pessimism              0.115     9.938    
                         clock uncertainty           -0.111     9.828    
    SLICE_X0Y26          FDPE (Recov_fdpe_C_PRE)     -0.319     9.509    zed_i/axi_interconnect_S_AXI_HP0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.gaxi_arvld.rach_pkt_reg_slice/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                          9.509    
                         arrival time                          -8.591    
  -------------------------------------------------------------------
                         slack                                  0.917    

Slack (MET) :             0.990ns  (required time - arrival time)
  Source:                 zed_i/proc_sys_reset_1/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            zed_i/axi_interconnect_S_AXI_HP0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk_fpga_1 rise@7.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        5.338ns  (logic 0.580ns (10.865%)  route 4.758ns (89.135%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.821ns = ( 9.821 - 7.000 ) 
    Source Clock Delay      (SCD):    3.138ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.210ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    zed_i/ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zed_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=18058, routed)       1.844     3.138    zed_i/proc_sys_reset_1/U0/slowest_sync_clk
    SLICE_X39Y103                                                     r  zed_i/proc_sys_reset_1/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y103        FDRE (Prop_fdre_C_Q)         0.456     3.594 r  zed_i/proc_sys_reset_1/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/Q
                         net (fo=28, routed)          3.714     7.308    zed_i/axi_interconnect_S_AXI_HP0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/s_aresetn
    SLICE_X8Y34          LUT1 (Prop_lut1_I0_O)        0.124     7.432 f  zed_i/axi_interconnect_S_AXI_HP0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_i_1/O
                         net (fo=19, routed)          1.044     8.476    zed_i/axi_interconnect_S_AXI_HP0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/AR[0]
    SLICE_X1Y24          FDPE                                         f  zed_i/axi_interconnect_S_AXI_HP0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      7.000     7.000 r  
    PS7_X0Y0             PS7                          0.000     7.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     8.088    zed_i/ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.179 r  zed_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=18058, routed)       1.642     9.821    zed_i/axi_interconnect_S_AXI_HP0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/s_aclk
    SLICE_X1Y24                                                       r  zed_i/axi_interconnect_S_AXI_HP0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                         clock pessimism              0.115     9.936    
                         clock uncertainty           -0.111     9.826    
    SLICE_X1Y24          FDPE (Recov_fdpe_C_PRE)     -0.359     9.467    zed_i/axi_interconnect_S_AXI_HP0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                          9.467    
                         arrival time                          -8.476    
  -------------------------------------------------------------------
                         slack                                  0.990    

Slack (MET) :             1.016ns  (required time - arrival time)
  Source:                 zed_i/proc_sys_reset_1/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            zed_i/axi_interconnect_S_AXI_HP0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gaxi_pkt_fifo_wr.gaxi_mm_cc_pkt_wr.wr_pkt_count_reg[8]/CLR
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk_fpga_1 rise@7.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        5.280ns  (logic 0.580ns (10.985%)  route 4.700ns (89.015%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.275ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.749ns = ( 9.748 - 7.000 ) 
    Source Clock Delay      (SCD):    3.138ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.210ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    zed_i/ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zed_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=18058, routed)       1.844     3.138    zed_i/proc_sys_reset_1/U0/slowest_sync_clk
    SLICE_X39Y103                                                     r  zed_i/proc_sys_reset_1/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y103        FDRE (Prop_fdre_C_Q)         0.456     3.594 r  zed_i/proc_sys_reset_1/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/Q
                         net (fo=28, routed)          3.770     7.364    zed_i/axi_interconnect_S_AXI_HP0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/s_aresetn
    SLICE_X24Y35         LUT1 (Prop_lut1_I0_O)        0.124     7.488 f  zed_i/axi_interconnect_S_AXI_HP0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_i_1/O
                         net (fo=19, routed)          0.930     8.418    zed_i/axi_interconnect_S_AXI_HP0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/clear
    SLICE_X30Y39         FDCE                                         f  zed_i/axi_interconnect_S_AXI_HP0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gaxi_pkt_fifo_wr.gaxi_mm_cc_pkt_wr.wr_pkt_count_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      7.000     7.000 r  
    PS7_X0Y0             PS7                          0.000     7.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     8.088    zed_i/ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.179 r  zed_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=18058, routed)       1.569     9.748    zed_i/axi_interconnect_S_AXI_HP0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/s_aclk
    SLICE_X30Y39                                                      r  zed_i/axi_interconnect_S_AXI_HP0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gaxi_pkt_fifo_wr.gaxi_mm_cc_pkt_wr.wr_pkt_count_reg[8]/C
                         clock pessimism              0.115     9.863    
                         clock uncertainty           -0.111     9.753    
    SLICE_X30Y39         FDCE (Recov_fdce_C_CLR)     -0.319     9.434    zed_i/axi_interconnect_S_AXI_HP0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gaxi_pkt_fifo_wr.gaxi_mm_cc_pkt_wr.wr_pkt_count_reg[8]
  -------------------------------------------------------------------
                         required time                          9.434    
                         arrival time                          -8.418    
  -------------------------------------------------------------------
                         slack                                  1.016    

Slack (MET) :             1.016ns  (required time - arrival time)
  Source:                 zed_i/proc_sys_reset_1/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            zed_i/axi_interconnect_S_AXI_HP0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gaxi_pkt_fifo_wr.gaxi_mm_cc_pkt_wr.wr_pkt_count_reg[9]/CLR
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk_fpga_1 rise@7.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        5.280ns  (logic 0.580ns (10.985%)  route 4.700ns (89.015%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.275ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.749ns = ( 9.748 - 7.000 ) 
    Source Clock Delay      (SCD):    3.138ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.210ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    zed_i/ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zed_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=18058, routed)       1.844     3.138    zed_i/proc_sys_reset_1/U0/slowest_sync_clk
    SLICE_X39Y103                                                     r  zed_i/proc_sys_reset_1/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y103        FDRE (Prop_fdre_C_Q)         0.456     3.594 r  zed_i/proc_sys_reset_1/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/Q
                         net (fo=28, routed)          3.770     7.364    zed_i/axi_interconnect_S_AXI_HP0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/s_aresetn
    SLICE_X24Y35         LUT1 (Prop_lut1_I0_O)        0.124     7.488 f  zed_i/axi_interconnect_S_AXI_HP0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_i_1/O
                         net (fo=19, routed)          0.930     8.418    zed_i/axi_interconnect_S_AXI_HP0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/clear
    SLICE_X30Y39         FDCE                                         f  zed_i/axi_interconnect_S_AXI_HP0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gaxi_pkt_fifo_wr.gaxi_mm_cc_pkt_wr.wr_pkt_count_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      7.000     7.000 r  
    PS7_X0Y0             PS7                          0.000     7.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     8.088    zed_i/ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.179 r  zed_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=18058, routed)       1.569     9.748    zed_i/axi_interconnect_S_AXI_HP0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/s_aclk
    SLICE_X30Y39                                                      r  zed_i/axi_interconnect_S_AXI_HP0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gaxi_pkt_fifo_wr.gaxi_mm_cc_pkt_wr.wr_pkt_count_reg[9]/C
                         clock pessimism              0.115     9.863    
                         clock uncertainty           -0.111     9.753    
    SLICE_X30Y39         FDCE (Recov_fdce_C_CLR)     -0.319     9.434    zed_i/axi_interconnect_S_AXI_HP0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gaxi_pkt_fifo_wr.gaxi_mm_cc_pkt_wr.wr_pkt_count_reg[9]
  -------------------------------------------------------------------
                         required time                          9.434    
                         arrival time                          -8.418    
  -------------------------------------------------------------------
                         slack                                  1.016    

Slack (MET) :             1.020ns  (required time - arrival time)
  Source:                 zed_i/proc_sys_reset_1/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            zed_i/axi_interconnect_S_AXI_HP0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk_fpga_1 rise@7.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        5.237ns  (logic 0.580ns (11.075%)  route 4.657ns (88.925%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.274ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.750ns = ( 9.750 - 7.000 ) 
    Source Clock Delay      (SCD):    3.138ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.210ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    zed_i/ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zed_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=18058, routed)       1.844     3.138    zed_i/proc_sys_reset_1/U0/slowest_sync_clk
    SLICE_X39Y103                                                     r  zed_i/proc_sys_reset_1/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y103        FDRE (Prop_fdre_C_Q)         0.456     3.594 r  zed_i/proc_sys_reset_1/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/Q
                         net (fo=28, routed)          3.770     7.364    zed_i/axi_interconnect_S_AXI_HP0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/s_aresetn
    SLICE_X24Y35         LUT1 (Prop_lut1_I0_O)        0.124     7.488 f  zed_i/axi_interconnect_S_AXI_HP0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_i_1/O
                         net (fo=19, routed)          0.887     8.375    zed_i/axi_interconnect_S_AXI_HP0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/AR[0]
    SLICE_X19Y31         FDPE                                         f  zed_i/axi_interconnect_S_AXI_HP0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      7.000     7.000 r  
    PS7_X0Y0             PS7                          0.000     7.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     8.088    zed_i/ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.179 r  zed_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=18058, routed)       1.570     9.749    zed_i/axi_interconnect_S_AXI_HP0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/s_aclk
    SLICE_X19Y31                                                      r  zed_i/axi_interconnect_S_AXI_HP0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                         clock pessimism              0.115     9.864    
                         clock uncertainty           -0.111     9.754    
    SLICE_X19Y31         FDPE (Recov_fdpe_C_PRE)     -0.359     9.395    zed_i/axi_interconnect_S_AXI_HP0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                          9.395    
                         arrival time                          -8.375    
  -------------------------------------------------------------------
                         slack                                  1.020    

Slack (MET) :             1.030ns  (required time - arrival time)
  Source:                 zed_i/proc_sys_reset_1/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            zed_i/axi_interconnect_S_AXI_HP0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk_fpga_1 rise@7.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        5.338ns  (logic 0.580ns (10.865%)  route 4.758ns (89.135%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.821ns = ( 9.821 - 7.000 ) 
    Source Clock Delay      (SCD):    3.138ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.210ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    zed_i/ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zed_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=18058, routed)       1.844     3.138    zed_i/proc_sys_reset_1/U0/slowest_sync_clk
    SLICE_X39Y103                                                     r  zed_i/proc_sys_reset_1/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y103        FDRE (Prop_fdre_C_Q)         0.456     3.594 r  zed_i/proc_sys_reset_1/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/Q
                         net (fo=28, routed)          3.714     7.308    zed_i/axi_interconnect_S_AXI_HP0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/s_aresetn
    SLICE_X8Y34          LUT1 (Prop_lut1_I0_O)        0.124     7.432 f  zed_i/axi_interconnect_S_AXI_HP0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_i_1/O
                         net (fo=19, routed)          1.044     8.476    zed_i/axi_interconnect_S_AXI_HP0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/AR[0]
    SLICE_X0Y24          FDPE                                         f  zed_i/axi_interconnect_S_AXI_HP0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      7.000     7.000 r  
    PS7_X0Y0             PS7                          0.000     7.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     8.088    zed_i/ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.179 r  zed_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=18058, routed)       1.642     9.821    zed_i/axi_interconnect_S_AXI_HP0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/s_aclk
    SLICE_X0Y24                                                       r  zed_i/axi_interconnect_S_AXI_HP0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                         clock pessimism              0.115     9.936    
                         clock uncertainty           -0.111     9.826    
    SLICE_X0Y24          FDPE (Recov_fdpe_C_PRE)     -0.319     9.507    zed_i/axi_interconnect_S_AXI_HP0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                          9.507    
                         arrival time                          -8.476    
  -------------------------------------------------------------------
                         slack                                  1.030    

Slack (MET) :             1.037ns  (required time - arrival time)
  Source:                 zed_i/proc_sys_reset_1/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            zed_i/axi_interconnect_S_AXI_HP0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk_fpga_1 rise@7.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        5.183ns  (logic 0.580ns (11.190%)  route 4.603ns (88.810%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.350ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.674ns = ( 9.674 - 7.000 ) 
    Source Clock Delay      (SCD):    3.138ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.210ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    zed_i/ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zed_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=18058, routed)       1.844     3.138    zed_i/proc_sys_reset_1/U0/slowest_sync_clk
    SLICE_X39Y103                                                     r  zed_i/proc_sys_reset_1/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y103        FDRE (Prop_fdre_C_Q)         0.456     3.594 r  zed_i/proc_sys_reset_1/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/Q
                         net (fo=28, routed)          3.770     7.364    zed_i/axi_interconnect_S_AXI_HP0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/s_aresetn
    SLICE_X24Y35         LUT1 (Prop_lut1_I0_O)        0.124     7.488 f  zed_i/axi_interconnect_S_AXI_HP0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_i_1/O
                         net (fo=19, routed)          0.833     8.321    zed_i/axi_interconnect_S_AXI_HP0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/O1
    SLICE_X32Y41         FDPE                                         f  zed_i/axi_interconnect_S_AXI_HP0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      7.000     7.000 r  
    PS7_X0Y0             PS7                          0.000     7.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     8.088    zed_i/ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.179 r  zed_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=18058, routed)       1.494     9.673    zed_i/axi_interconnect_S_AXI_HP0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/s_aclk
    SLICE_X32Y41                                                      r  zed_i/axi_interconnect_S_AXI_HP0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                         clock pessimism              0.115     9.788    
                         clock uncertainty           -0.111     9.678    
    SLICE_X32Y41         FDPE (Recov_fdpe_C_PRE)     -0.319     9.359    zed_i/axi_interconnect_S_AXI_HP0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                          9.359    
                         arrival time                          -8.321    
  -------------------------------------------------------------------
                         slack                                  1.037    

Slack (MET) :             1.041ns  (required time - arrival time)
  Source:                 zed_i/proc_sys_reset_1/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            zed_i/axi_interconnect_S_AXI_HP0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full.grst_f.RST_FULL_GEN_reg/CLR
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk_fpga_1 rise@7.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        5.244ns  (logic 0.580ns (11.060%)  route 4.664ns (88.940%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.824ns = ( 9.823 - 7.000 ) 
    Source Clock Delay      (SCD):    3.138ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.210ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    zed_i/ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zed_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=18058, routed)       1.844     3.138    zed_i/proc_sys_reset_1/U0/slowest_sync_clk
    SLICE_X39Y103                                                     r  zed_i/proc_sys_reset_1/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y103        FDRE (Prop_fdre_C_Q)         0.456     3.594 r  zed_i/proc_sys_reset_1/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/Q
                         net (fo=28, routed)          3.714     7.308    zed_i/axi_interconnect_S_AXI_HP0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/s_aresetn
    SLICE_X8Y34          LUT1 (Prop_lut1_I0_O)        0.124     7.432 f  zed_i/axi_interconnect_S_AXI_HP0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_i_1/O
                         net (fo=19, routed)          0.950     8.382    zed_i/axi_interconnect_S_AXI_HP0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/O1
    SLICE_X5Y27          FDCE                                         f  zed_i/axi_interconnect_S_AXI_HP0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full.grst_f.RST_FULL_GEN_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      7.000     7.000 r  
    PS7_X0Y0             PS7                          0.000     7.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     8.088    zed_i/ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.179 r  zed_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=18058, routed)       1.644     9.823    zed_i/axi_interconnect_S_AXI_HP0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/s_aclk
    SLICE_X5Y27                                                       r  zed_i/axi_interconnect_S_AXI_HP0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full.grst_f.RST_FULL_GEN_reg/C
                         clock pessimism              0.115     9.938    
                         clock uncertainty           -0.111     9.828    
    SLICE_X5Y27          FDCE (Recov_fdce_C_CLR)     -0.405     9.423    zed_i/axi_interconnect_S_AXI_HP0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full.grst_f.RST_FULL_GEN_reg
  -------------------------------------------------------------------
                         required time                          9.423    
                         arrival time                          -8.382    
  -------------------------------------------------------------------
                         slack                                  1.041    

Slack (MET) :             1.079ns  (required time - arrival time)
  Source:                 zed_i/proc_sys_reset_1/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.gawvld_pkt_fifo.wach_pkt_reg_slice/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk_fpga_1 rise@7.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        5.220ns  (logic 0.580ns (11.111%)  route 4.640ns (88.889%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.272ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.751ns = ( 9.751 - 7.000 ) 
    Source Clock Delay      (SCD):    3.138ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.210ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    zed_i/ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zed_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=18058, routed)       1.844     3.138    zed_i/proc_sys_reset_1/U0/slowest_sync_clk
    SLICE_X39Y103                                                     r  zed_i/proc_sys_reset_1/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y103        FDRE (Prop_fdre_C_Q)         0.456     3.594 r  zed_i/proc_sys_reset_1/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/Q
                         net (fo=28, routed)          3.300     6.894    zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/s_aresetn
    SLICE_X11Y42         LUT1 (Prop_lut1_I0_O)        0.124     7.018 f  zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_i_1/O
                         net (fo=34, routed)          1.340     8.358    zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.gawvld_pkt_fifo.wach_pkt_reg_slice/rstblk/AR[0]
    SLICE_X26Y45         FDPE                                         f  zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.gawvld_pkt_fifo.wach_pkt_reg_slice/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      7.000     7.000 r  
    PS7_X0Y0             PS7                          0.000     7.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     8.088    zed_i/ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.179 r  zed_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=18058, routed)       1.572     9.751    zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.gawvld_pkt_fifo.wach_pkt_reg_slice/rstblk/s_aclk
    SLICE_X26Y45                                                      r  zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.gawvld_pkt_fifo.wach_pkt_reg_slice/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                         clock pessimism              0.115     9.866    
                         clock uncertainty           -0.111     9.756    
    SLICE_X26Y45         FDPE (Recov_fdpe_C_PRE)     -0.319     9.437    zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.gawvld_pkt_fifo.wach_pkt_reg_slice/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                          9.437    
                         arrival time                          -8.358    
  -------------------------------------------------------------------
                         slack                                  1.079    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 zed_i/correlation_accel_v2_0_if/U0/XD_ADAPTER_CORE_I/XD_RESET_SYNC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d4_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            zed_i/correlation_accel_v2_0_if/U0/XD_ADAPTER_CORE_I/XD_SYNC_I/COMMAND_FIFO/next_rd_cnt_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.429ns  (logic 0.141ns (32.845%)  route 0.288ns (67.155%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.195ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    zed_i/ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zed_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=18058, routed)       0.558     0.893    zed_i/correlation_accel_v2_0_if/U0/XD_ADAPTER_CORE_I/XD_RESET_SYNC/aclk
    SLICE_X51Y45                                                      r  zed_i/correlation_accel_v2_0_if/U0/XD_ADAPTER_CORE_I/XD_RESET_SYNC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y45         FDRE (Prop_fdre_C_Q)         0.141     1.035 f  zed_i/correlation_accel_v2_0_if/U0/XD_ADAPTER_CORE_I/XD_RESET_SYNC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d4_reg/Q
                         net (fo=432, routed)         0.288     1.323    zed_i/correlation_accel_v2_0_if/U0/XD_ADAPTER_CORE_I/XD_SYNC_I/COMMAND_FIFO/AR[0]
    SLICE_X49Y43         FDCE                                         f  zed_i/correlation_accel_v2_0_if/U0/XD_ADAPTER_CORE_I/XD_SYNC_I/COMMAND_FIFO/next_rd_cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    zed_i/ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zed_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=18058, routed)       0.829     1.195    zed_i/correlation_accel_v2_0_if/U0/XD_ADAPTER_CORE_I/XD_SYNC_I/COMMAND_FIFO/aclk
    SLICE_X49Y43                                                      r  zed_i/correlation_accel_v2_0_if/U0/XD_ADAPTER_CORE_I/XD_SYNC_I/COMMAND_FIFO/next_rd_cnt_reg[2]/C
                         clock pessimism             -0.035     1.160    
    SLICE_X49Y43         FDCE (Remov_fdce_C_CLR)     -0.092     1.068    zed_i/correlation_accel_v2_0_if/U0/XD_ADAPTER_CORE_I/XD_SYNC_I/COMMAND_FIFO/next_rd_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.068    
                         arrival time                           1.323    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 zed_i/correlation_accel_v2_0_if/U0/XD_ADAPTER_CORE_I/XD_RESET_SYNC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d4_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            zed_i/correlation_accel_v2_0_if/U0/XD_ADAPTER_CORE_I/XD_SYNC_I/COMMAND_FIFO/next_rd_cnt_reg[3]/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.429ns  (logic 0.141ns (32.845%)  route 0.288ns (67.155%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.195ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    zed_i/ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zed_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=18058, routed)       0.558     0.893    zed_i/correlation_accel_v2_0_if/U0/XD_ADAPTER_CORE_I/XD_RESET_SYNC/aclk
    SLICE_X51Y45                                                      r  zed_i/correlation_accel_v2_0_if/U0/XD_ADAPTER_CORE_I/XD_RESET_SYNC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y45         FDRE (Prop_fdre_C_Q)         0.141     1.035 f  zed_i/correlation_accel_v2_0_if/U0/XD_ADAPTER_CORE_I/XD_RESET_SYNC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d4_reg/Q
                         net (fo=432, routed)         0.288     1.323    zed_i/correlation_accel_v2_0_if/U0/XD_ADAPTER_CORE_I/XD_SYNC_I/COMMAND_FIFO/AR[0]
    SLICE_X49Y43         FDCE                                         f  zed_i/correlation_accel_v2_0_if/U0/XD_ADAPTER_CORE_I/XD_SYNC_I/COMMAND_FIFO/next_rd_cnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    zed_i/ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zed_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=18058, routed)       0.829     1.195    zed_i/correlation_accel_v2_0_if/U0/XD_ADAPTER_CORE_I/XD_SYNC_I/COMMAND_FIFO/aclk
    SLICE_X49Y43                                                      r  zed_i/correlation_accel_v2_0_if/U0/XD_ADAPTER_CORE_I/XD_SYNC_I/COMMAND_FIFO/next_rd_cnt_reg[3]/C
                         clock pessimism             -0.035     1.160    
    SLICE_X49Y43         FDCE (Remov_fdce_C_CLR)     -0.092     1.068    zed_i/correlation_accel_v2_0_if/U0/XD_ADAPTER_CORE_I/XD_SYNC_I/COMMAND_FIFO/next_rd_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.068    
                         arrival time                           1.323    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 zed_i/correlation_accel_v2_0_if/U0/XD_ADAPTER_CORE_I/XD_RESET_SYNC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d4_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            zed_i/correlation_accel_v2_0_if/U0/XD_ADAPTER_CORE_I/XD_SYNC_I/COMMAND_FIFO/prev_rd_cnt_reg[3]/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.429ns  (logic 0.141ns (32.845%)  route 0.288ns (67.155%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.195ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    zed_i/ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zed_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=18058, routed)       0.558     0.893    zed_i/correlation_accel_v2_0_if/U0/XD_ADAPTER_CORE_I/XD_RESET_SYNC/aclk
    SLICE_X51Y45                                                      r  zed_i/correlation_accel_v2_0_if/U0/XD_ADAPTER_CORE_I/XD_RESET_SYNC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y45         FDRE (Prop_fdre_C_Q)         0.141     1.035 f  zed_i/correlation_accel_v2_0_if/U0/XD_ADAPTER_CORE_I/XD_RESET_SYNC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d4_reg/Q
                         net (fo=432, routed)         0.288     1.323    zed_i/correlation_accel_v2_0_if/U0/XD_ADAPTER_CORE_I/XD_SYNC_I/COMMAND_FIFO/AR[0]
    SLICE_X49Y43         FDCE                                         f  zed_i/correlation_accel_v2_0_if/U0/XD_ADAPTER_CORE_I/XD_SYNC_I/COMMAND_FIFO/prev_rd_cnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    zed_i/ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zed_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=18058, routed)       0.829     1.195    zed_i/correlation_accel_v2_0_if/U0/XD_ADAPTER_CORE_I/XD_SYNC_I/COMMAND_FIFO/aclk
    SLICE_X49Y43                                                      r  zed_i/correlation_accel_v2_0_if/U0/XD_ADAPTER_CORE_I/XD_SYNC_I/COMMAND_FIFO/prev_rd_cnt_reg[3]/C
                         clock pessimism             -0.035     1.160    
    SLICE_X49Y43         FDCE (Remov_fdce_C_CLR)     -0.092     1.068    zed_i/correlation_accel_v2_0_if/U0/XD_ADAPTER_CORE_I/XD_SYNC_I/COMMAND_FIFO/prev_rd_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.068    
                         arrival time                           1.323    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 zed_i/correlation_accel_v2_0_if/U0/XD_ADAPTER_CORE_I/XD_RESET_SYNC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d4_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            zed_i/correlation_accel_v2_0_if/U0/XD_ADAPTER_CORE_I/XD_SYNC_I/COMMAND_FIFO/rd_addr_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.429ns  (logic 0.141ns (32.845%)  route 0.288ns (67.155%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.195ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    zed_i/ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zed_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=18058, routed)       0.558     0.893    zed_i/correlation_accel_v2_0_if/U0/XD_ADAPTER_CORE_I/XD_RESET_SYNC/aclk
    SLICE_X51Y45                                                      r  zed_i/correlation_accel_v2_0_if/U0/XD_ADAPTER_CORE_I/XD_RESET_SYNC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y45         FDRE (Prop_fdre_C_Q)         0.141     1.035 f  zed_i/correlation_accel_v2_0_if/U0/XD_ADAPTER_CORE_I/XD_RESET_SYNC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d4_reg/Q
                         net (fo=432, routed)         0.288     1.323    zed_i/correlation_accel_v2_0_if/U0/XD_ADAPTER_CORE_I/XD_SYNC_I/COMMAND_FIFO/AR[0]
    SLICE_X49Y43         FDCE                                         f  zed_i/correlation_accel_v2_0_if/U0/XD_ADAPTER_CORE_I/XD_SYNC_I/COMMAND_FIFO/rd_addr_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    zed_i/ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zed_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=18058, routed)       0.829     1.195    zed_i/correlation_accel_v2_0_if/U0/XD_ADAPTER_CORE_I/XD_SYNC_I/COMMAND_FIFO/aclk
    SLICE_X49Y43                                                      r  zed_i/correlation_accel_v2_0_if/U0/XD_ADAPTER_CORE_I/XD_SYNC_I/COMMAND_FIFO/rd_addr_reg[0]/C
                         clock pessimism             -0.035     1.160    
    SLICE_X49Y43         FDCE (Remov_fdce_C_CLR)     -0.092     1.068    zed_i/correlation_accel_v2_0_if/U0/XD_ADAPTER_CORE_I/XD_SYNC_I/COMMAND_FIFO/rd_addr_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.068    
                         arrival time                           1.323    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 zed_i/correlation_accel_v2_0_if/U0/XD_ADAPTER_CORE_I/XD_RESET_SYNC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d4_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            zed_i/correlation_accel_v2_0_if/U0/XD_ADAPTER_CORE_I/XD_SYNC_I/COMMAND_FIFO/rd_addr_reg[3]/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.429ns  (logic 0.141ns (32.845%)  route 0.288ns (67.155%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.195ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    zed_i/ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zed_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=18058, routed)       0.558     0.893    zed_i/correlation_accel_v2_0_if/U0/XD_ADAPTER_CORE_I/XD_RESET_SYNC/aclk
    SLICE_X51Y45                                                      r  zed_i/correlation_accel_v2_0_if/U0/XD_ADAPTER_CORE_I/XD_RESET_SYNC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y45         FDRE (Prop_fdre_C_Q)         0.141     1.035 f  zed_i/correlation_accel_v2_0_if/U0/XD_ADAPTER_CORE_I/XD_RESET_SYNC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d4_reg/Q
                         net (fo=432, routed)         0.288     1.323    zed_i/correlation_accel_v2_0_if/U0/XD_ADAPTER_CORE_I/XD_SYNC_I/COMMAND_FIFO/AR[0]
    SLICE_X49Y43         FDCE                                         f  zed_i/correlation_accel_v2_0_if/U0/XD_ADAPTER_CORE_I/XD_SYNC_I/COMMAND_FIFO/rd_addr_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    zed_i/ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zed_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=18058, routed)       0.829     1.195    zed_i/correlation_accel_v2_0_if/U0/XD_ADAPTER_CORE_I/XD_SYNC_I/COMMAND_FIFO/aclk
    SLICE_X49Y43                                                      r  zed_i/correlation_accel_v2_0_if/U0/XD_ADAPTER_CORE_I/XD_SYNC_I/COMMAND_FIFO/rd_addr_reg[3]/C
                         clock pessimism             -0.035     1.160    
    SLICE_X49Y43         FDCE (Remov_fdce_C_CLR)     -0.092     1.068    zed_i/correlation_accel_v2_0_if/U0/XD_ADAPTER_CORE_I/XD_SYNC_I/COMMAND_FIFO/rd_addr_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.068    
                         arrival time                           1.323    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 zed_i/correlation_accel_v2_0_if/U0/XD_ADAPTER_CORE_I/XD_RESET_SYNC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d4_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            zed_i/correlation_accel_v2_0_if/U0/XD_ADAPTER_CORE_I/XD_SYNC_I/COMMAND_FIFO/rd_addr_reg[4]/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.429ns  (logic 0.141ns (32.845%)  route 0.288ns (67.155%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.195ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    zed_i/ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zed_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=18058, routed)       0.558     0.893    zed_i/correlation_accel_v2_0_if/U0/XD_ADAPTER_CORE_I/XD_RESET_SYNC/aclk
    SLICE_X51Y45                                                      r  zed_i/correlation_accel_v2_0_if/U0/XD_ADAPTER_CORE_I/XD_RESET_SYNC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y45         FDRE (Prop_fdre_C_Q)         0.141     1.035 f  zed_i/correlation_accel_v2_0_if/U0/XD_ADAPTER_CORE_I/XD_RESET_SYNC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d4_reg/Q
                         net (fo=432, routed)         0.288     1.323    zed_i/correlation_accel_v2_0_if/U0/XD_ADAPTER_CORE_I/XD_SYNC_I/COMMAND_FIFO/AR[0]
    SLICE_X49Y43         FDCE                                         f  zed_i/correlation_accel_v2_0_if/U0/XD_ADAPTER_CORE_I/XD_SYNC_I/COMMAND_FIFO/rd_addr_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    zed_i/ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zed_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=18058, routed)       0.829     1.195    zed_i/correlation_accel_v2_0_if/U0/XD_ADAPTER_CORE_I/XD_SYNC_I/COMMAND_FIFO/aclk
    SLICE_X49Y43                                                      r  zed_i/correlation_accel_v2_0_if/U0/XD_ADAPTER_CORE_I/XD_SYNC_I/COMMAND_FIFO/rd_addr_reg[4]/C
                         clock pessimism             -0.035     1.160    
    SLICE_X49Y43         FDCE (Remov_fdce_C_CLR)     -0.092     1.068    zed_i/correlation_accel_v2_0_if/U0/XD_ADAPTER_CORE_I/XD_SYNC_I/COMMAND_FIFO/rd_addr_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.068    
                         arrival time                           1.323    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.258ns  (arrival time - required time)
  Source:                 zed_i/correlation_accel_v2_0_if/U0/XD_ADAPTER_CORE_I/XD_RESET_SYNC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d4_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            zed_i/correlation_accel_v2_0_if/U0/XD_ADAPTER_CORE_I/XD_SYNC_I/COMMAND_FIFO/prev_rd_cnt_reg[1]/PRE
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.429ns  (logic 0.141ns (32.845%)  route 0.288ns (67.155%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.195ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    zed_i/ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zed_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=18058, routed)       0.558     0.893    zed_i/correlation_accel_v2_0_if/U0/XD_ADAPTER_CORE_I/XD_RESET_SYNC/aclk
    SLICE_X51Y45                                                      r  zed_i/correlation_accel_v2_0_if/U0/XD_ADAPTER_CORE_I/XD_RESET_SYNC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y45         FDRE (Prop_fdre_C_Q)         0.141     1.035 f  zed_i/correlation_accel_v2_0_if/U0/XD_ADAPTER_CORE_I/XD_RESET_SYNC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d4_reg/Q
                         net (fo=432, routed)         0.288     1.323    zed_i/correlation_accel_v2_0_if/U0/XD_ADAPTER_CORE_I/XD_SYNC_I/COMMAND_FIFO/AR[0]
    SLICE_X49Y43         FDPE                                         f  zed_i/correlation_accel_v2_0_if/U0/XD_ADAPTER_CORE_I/XD_SYNC_I/COMMAND_FIFO/prev_rd_cnt_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    zed_i/ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zed_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=18058, routed)       0.829     1.195    zed_i/correlation_accel_v2_0_if/U0/XD_ADAPTER_CORE_I/XD_SYNC_I/COMMAND_FIFO/aclk
    SLICE_X49Y43                                                      r  zed_i/correlation_accel_v2_0_if/U0/XD_ADAPTER_CORE_I/XD_SYNC_I/COMMAND_FIFO/prev_rd_cnt_reg[1]/C
                         clock pessimism             -0.035     1.160    
    SLICE_X49Y43         FDPE (Remov_fdpe_C_PRE)     -0.095     1.065    zed_i/correlation_accel_v2_0_if/U0/XD_ADAPTER_CORE_I/XD_SYNC_I/COMMAND_FIFO/prev_rd_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.065    
                         arrival time                           1.323    
  -------------------------------------------------------------------
                         slack                                  0.258    

Slack (MET) :             0.258ns  (arrival time - required time)
  Source:                 zed_i/correlation_accel_v2_0_if/U0/XD_ADAPTER_CORE_I/XD_RESET_SYNC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d4_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            zed_i/correlation_accel_v2_0_if/U0/XD_ADAPTER_CORE_I/XD_SYNC_I/COMMAND_FIFO/prev_rd_cnt_reg[4]/PRE
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.429ns  (logic 0.141ns (32.845%)  route 0.288ns (67.155%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.195ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    zed_i/ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zed_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=18058, routed)       0.558     0.893    zed_i/correlation_accel_v2_0_if/U0/XD_ADAPTER_CORE_I/XD_RESET_SYNC/aclk
    SLICE_X51Y45                                                      r  zed_i/correlation_accel_v2_0_if/U0/XD_ADAPTER_CORE_I/XD_RESET_SYNC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y45         FDRE (Prop_fdre_C_Q)         0.141     1.035 f  zed_i/correlation_accel_v2_0_if/U0/XD_ADAPTER_CORE_I/XD_RESET_SYNC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d4_reg/Q
                         net (fo=432, routed)         0.288     1.323    zed_i/correlation_accel_v2_0_if/U0/XD_ADAPTER_CORE_I/XD_SYNC_I/COMMAND_FIFO/AR[0]
    SLICE_X49Y43         FDPE                                         f  zed_i/correlation_accel_v2_0_if/U0/XD_ADAPTER_CORE_I/XD_SYNC_I/COMMAND_FIFO/prev_rd_cnt_reg[4]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    zed_i/ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zed_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=18058, routed)       0.829     1.195    zed_i/correlation_accel_v2_0_if/U0/XD_ADAPTER_CORE_I/XD_SYNC_I/COMMAND_FIFO/aclk
    SLICE_X49Y43                                                      r  zed_i/correlation_accel_v2_0_if/U0/XD_ADAPTER_CORE_I/XD_SYNC_I/COMMAND_FIFO/prev_rd_cnt_reg[4]/C
                         clock pessimism             -0.035     1.160    
    SLICE_X49Y43         FDPE (Remov_fdpe_C_PRE)     -0.095     1.065    zed_i/correlation_accel_v2_0_if/U0/XD_ADAPTER_CORE_I/XD_SYNC_I/COMMAND_FIFO/prev_rd_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.065    
                         arrival time                           1.323    
  -------------------------------------------------------------------
                         slack                                  0.258    

Slack (MET) :             0.314ns  (arrival time - required time)
  Source:                 zed_i/correlation_accel_v2_0_if/U0/XD_ADAPTER_CORE_I/XD_RESET_SYNC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d4_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            zed_i/correlation_accel_v2_0_if/U0/XD_ADAPTER_CORE_I/XD_SYNC_I/COMMAND_FIFO/prev_rd_cnt_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.488ns  (logic 0.141ns (28.903%)  route 0.347ns (71.097%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.194ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    zed_i/ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zed_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=18058, routed)       0.558     0.893    zed_i/correlation_accel_v2_0_if/U0/XD_ADAPTER_CORE_I/XD_RESET_SYNC/aclk
    SLICE_X51Y45                                                      r  zed_i/correlation_accel_v2_0_if/U0/XD_ADAPTER_CORE_I/XD_RESET_SYNC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y45         FDRE (Prop_fdre_C_Q)         0.141     1.035 f  zed_i/correlation_accel_v2_0_if/U0/XD_ADAPTER_CORE_I/XD_RESET_SYNC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d4_reg/Q
                         net (fo=432, routed)         0.347     1.381    zed_i/correlation_accel_v2_0_if/U0/XD_ADAPTER_CORE_I/XD_SYNC_I/COMMAND_FIFO/AR[0]
    SLICE_X49Y42         FDCE                                         f  zed_i/correlation_accel_v2_0_if/U0/XD_ADAPTER_CORE_I/XD_SYNC_I/COMMAND_FIFO/prev_rd_cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    zed_i/ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zed_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=18058, routed)       0.828     1.194    zed_i/correlation_accel_v2_0_if/U0/XD_ADAPTER_CORE_I/XD_SYNC_I/COMMAND_FIFO/aclk
    SLICE_X49Y42                                                      r  zed_i/correlation_accel_v2_0_if/U0/XD_ADAPTER_CORE_I/XD_SYNC_I/COMMAND_FIFO/prev_rd_cnt_reg[2]/C
                         clock pessimism             -0.035     1.159    
    SLICE_X49Y42         FDCE (Remov_fdce_C_CLR)     -0.092     1.067    zed_i/correlation_accel_v2_0_if/U0/XD_ADAPTER_CORE_I/XD_SYNC_I/COMMAND_FIFO/prev_rd_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.067    
                         arrival time                           1.381    
  -------------------------------------------------------------------
                         slack                                  0.314    

Slack (MET) :             0.314ns  (arrival time - required time)
  Source:                 zed_i/correlation_accel_v2_0_if/U0/XD_ADAPTER_CORE_I/XD_RESET_SYNC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d4_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            zed_i/correlation_accel_v2_0_if/U0/XD_ADAPTER_CORE_I/XD_SYNC_I/COMMAND_FIFO/rd_cnt_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.488ns  (logic 0.141ns (28.903%)  route 0.347ns (71.097%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.194ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    zed_i/ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zed_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=18058, routed)       0.558     0.893    zed_i/correlation_accel_v2_0_if/U0/XD_ADAPTER_CORE_I/XD_RESET_SYNC/aclk
    SLICE_X51Y45                                                      r  zed_i/correlation_accel_v2_0_if/U0/XD_ADAPTER_CORE_I/XD_RESET_SYNC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y45         FDRE (Prop_fdre_C_Q)         0.141     1.035 f  zed_i/correlation_accel_v2_0_if/U0/XD_ADAPTER_CORE_I/XD_RESET_SYNC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d4_reg/Q
                         net (fo=432, routed)         0.347     1.381    zed_i/correlation_accel_v2_0_if/U0/XD_ADAPTER_CORE_I/XD_SYNC_I/COMMAND_FIFO/AR[0]
    SLICE_X49Y42         FDCE                                         f  zed_i/correlation_accel_v2_0_if/U0/XD_ADAPTER_CORE_I/XD_SYNC_I/COMMAND_FIFO/rd_cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    zed_i/ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zed_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=18058, routed)       0.828     1.194    zed_i/correlation_accel_v2_0_if/U0/XD_ADAPTER_CORE_I/XD_SYNC_I/COMMAND_FIFO/aclk
    SLICE_X49Y42                                                      r  zed_i/correlation_accel_v2_0_if/U0/XD_ADAPTER_CORE_I/XD_SYNC_I/COMMAND_FIFO/rd_cnt_reg[2]/C
                         clock pessimism             -0.035     1.159    
    SLICE_X49Y42         FDCE (Remov_fdce_C_CLR)     -0.092     1.067    zed_i/correlation_accel_v2_0_if/U0/XD_ADAPTER_CORE_I/XD_SYNC_I/COMMAND_FIFO/rd_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.067    
                         arrival time                           1.381    
  -------------------------------------------------------------------
                         slack                                  0.314    





