5 18 1fd81 8 3 ffffffff main
8 /Users/trevorw/projects/covered/diags/verilog 2 -t (foo) 2 -i (main.f) 2 -vcd (race8.vcd) 2 -o (race8.cdd) 2 -v (race8.v) 2 -D (DUMP)
3 0 $root "$root" 0 NA 0 0 1 
15 main 0
3 0 foo "main.f" 0 race8.v 36 50 1 
2 1 48 48 48 c000c 2 1 100c 0 0 1 1 b
2 2 48 48 48 b000c 2 1b 100c 1 0 1 18 0 1 1 1 0 0
2 3 48 48 48 70007 0 1 1410 0 0 1 1 c
2 4 48 48 48 7000c 3 35 e 2 3
1 clock 1 37 8 1 0 0 0 1 17 1 1 0 1 1 0
1 a 2 38 8 1 0 0 0 1 17 1 1 0 1 0 0
1 b 3 41 70005 1 0 0 0 1 17 0 1 0 0 1 0
1 c 4 42 60005 1 0 0 0 1 17 1 1 0 1 0 0
4 4 f 4 4 4
7 0 44 44
