#-----------------------------------------------------------
# Vivado v2017.2_sdx (64-bit)
# SW Build 1972098 on Wed Aug 23 11:34:38 MDT 2017
# IP Build 1971916 on Wed Aug 23 13:11:02 MDT 2017
# Start of session at: Tue Nov 21 01:58:03 2017
# Process ID: 14351
# Current directory: /home/digilent/work/git/Zybo-Z7-20-base-sdsoc/src/others/sdsoc/.Xil
# Command line: vivado -mode batch -notrace -source archive_project.tcl /home/digilent/work/git/Zybo-Z7-20-base-sdsoc/src/others/sdsoc/proj_copy/zybo_z7_20/zybo_z7_20.xpr
# Log file: /home/digilent/work/git/Zybo-Z7-20-base-sdsoc/src/others/sdsoc/.Xil/vivado.log
# Journal file: /home/digilent/work/git/Zybo-Z7-20-base-sdsoc/src/others/sdsoc/.Xil/vivado.jou
#-----------------------------------------------------------
INFO: [Common 17-1460] Use of init.tcl in /opt/Xilinx/SDx/2017.2/Vivado/scripts/init.tcl is deprecated. Please use Vivado_init.tcl 
Sourcing tcl script '/opt/Xilinx/SDx/2017.2/Vivado/scripts/init.tcl'
16 Beta devices matching pattern found, 16 enabled.
Loaded SDSoC Platform Tcl Library
open_project /home/digilent/work/git/Zybo-Z7-20-base-sdsoc/src/others/sdsoc/proj_copy/zybo_z7_20/zybo_z7_20.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/digilent/work/git/Zybo-Z7-20-base-sdsoc/src/others/sdsoc/proj_copy/zybo_z7_20/zybo_z7_20.ipdefs/repo_0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/SDx/2017.2/Vivado/data/ip'.
WARNING: [IP_Flow 19-3664] IP 'zybo_z7_20_processing_system7_0_0' generated file not found '/home/digilent/work/git/Zybo-Z7-20-base-sdsoc/src/others/sdsoc/proj_copy/zybo_z7_20/zybo_z7_20.srcs/sources_1/bd/zybo_z7_20/ip/zybo_z7_20_processing_system7_0_0/sim/libps7.so'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'zybo_z7_20_processing_system7_0_0' generated file not found '/home/digilent/work/git/Zybo-Z7-20-base-sdsoc/src/others/sdsoc/proj_copy/zybo_z7_20/zybo_z7_20.srcs/sources_1/bd/zybo_z7_20/ip/zybo_z7_20_processing_system7_0_0/sim/libps7.dll'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'zybo_z7_20_processing_system7_0_0' generated file not found '/home/digilent/work/git/Zybo-Z7-20-base-sdsoc/src/others/sdsoc/proj_copy/zybo_z7_20/zybo_z7_20.srcs/sources_1/bd/zybo_z7_20/ip/zybo_z7_20_processing_system7_0_0/sim/libremoteport.so'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'zybo_z7_20_processing_system7_0_0' generated file not found '/home/digilent/work/git/Zybo-Z7-20-base-sdsoc/src/others/sdsoc/proj_copy/zybo_z7_20/zybo_z7_20.srcs/sources_1/bd/zybo_z7_20/ip/zybo_z7_20_processing_system7_0_0/sim/libremoteport.dll'. Please regenerate to continue.
source archive_project.tcl -notrace
INFO: [Coretcl 2-137] starting archive...
INFO: [Coretcl 2-1499] Saving project copy to temporary location './.Xil/Vivado-14351-ubuntu' for archiving project
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/digilent/work/git/Zybo-Z7-20-base-sdsoc/src/others/sdsoc/proj_copy/zybo_z7_20/zybo_z7_20.ipdefs/repo_0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/SDx/2017.2/Vivado/data/ip'.
WARNING: [IP_Flow 19-3664] IP 'zybo_z7_20_processing_system7_0_0' generated file not found '/home/digilent/work/git/Zybo-Z7-20-base-sdsoc/src/others/sdsoc/proj_copy/zybo_z7_20/zybo_z7_20.srcs/sources_1/bd/zybo_z7_20/ip/zybo_z7_20_processing_system7_0_0/sim/libps7.so'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'zybo_z7_20_processing_system7_0_0' generated file not found '/home/digilent/work/git/Zybo-Z7-20-base-sdsoc/src/others/sdsoc/proj_copy/zybo_z7_20/zybo_z7_20.srcs/sources_1/bd/zybo_z7_20/ip/zybo_z7_20_processing_system7_0_0/sim/libps7.dll'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'zybo_z7_20_processing_system7_0_0' generated file not found '/home/digilent/work/git/Zybo-Z7-20-base-sdsoc/src/others/sdsoc/proj_copy/zybo_z7_20/zybo_z7_20.srcs/sources_1/bd/zybo_z7_20/ip/zybo_z7_20_processing_system7_0_0/sim/libremoteport.so'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'zybo_z7_20_processing_system7_0_0' generated file not found '/home/digilent/work/git/Zybo-Z7-20-base-sdsoc/src/others/sdsoc/proj_copy/zybo_z7_20/zybo_z7_20.srcs/sources_1/bd/zybo_z7_20/ip/zybo_z7_20_processing_system7_0_0/sim/libremoteport.dll'. Please regenerate to continue.
INFO: [Coretcl 2-1211] Creating project copy for archival...
INFO: [Coretcl 2-1213] Including run results for 'synth_1'
INFO: [Coretcl 2-1213] Including run results for 'zybo_z7_20_xbar_0_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'zybo_z7_20_xbar_1_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'zybo_z7_20_axi_dynclk_0_0_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'zybo_z7_20_pwm_rgb_0_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'zybo_z7_20_axis_subset_converter_in_0_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'zybo_z7_20_axi_vdma_1_0_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'zybo_z7_20_axi_i2s_adi_0_0_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'zybo_z7_20_axis_subset_converter_out_0_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'zybo_z7_20_axi_vdma_0_0_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'zybo_z7_20_xlconstant_1_0_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'zybo_z7_20_v_tc_in_0_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'zybo_z7_20_xlconstant_0_0_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'zybo_z7_20_xlconcat_0_0_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'zybo_z7_20_xadc_wiz_0_0_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'zybo_z7_20_v_tc_out_0_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'zybo_z7_20_v_vid_in_axi4s_0_0_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'zybo_z7_20_v_axi4s_vid_out_0_0_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'zybo_z7_20_proc_sys_reset_1_2_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'zybo_z7_20_s01_regslice_0_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'zybo_z7_20_axi_gpio_led_0_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'zybo_z7_20_axi_gpio_sw_btn_0_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'zybo_z7_20_axi_gpio_video_0_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'zybo_z7_20_clk_wiz_0_0_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'zybo_z7_20_dvi2rgb_1_0_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'zybo_z7_20_proc_sys_reset_0_0_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'zybo_z7_20_processing_system7_0_0_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'zybo_z7_20_rgb2dvi_1_0_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'zybo_z7_20_rst_ps7_0_100M_0_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'zybo_z7_20_rst_ps7_0_133M_0_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'zybo_z7_20_util_ds_buf_fclk1_0_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'zybo_z7_20_proc_sys_reset_1_0_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'zybo_z7_20_proc_sys_reset_1_1_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'zybo_z7_20_auto_pc_1_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'zybo_z7_20_s00_regslice_0_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'zybo_z7_20_auto_pc_0_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'zybo_z7_20_m00_regslice_0_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'impl_1'
INFO: [Coretcl 2-133] re-setting run 'zybo_z7_20_xbar_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'zybo_z7_20_xbar_1_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'zybo_z7_20_axi_dynclk_0_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'zybo_z7_20_pwm_rgb_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'zybo_z7_20_axis_subset_converter_in_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'zybo_z7_20_axi_vdma_1_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'zybo_z7_20_axi_i2s_adi_0_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'zybo_z7_20_axis_subset_converter_out_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'zybo_z7_20_axi_vdma_0_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'zybo_z7_20_xlconstant_1_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'zybo_z7_20_v_tc_in_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'zybo_z7_20_xlconstant_0_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'zybo_z7_20_xlconcat_0_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'zybo_z7_20_xadc_wiz_0_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'zybo_z7_20_v_tc_out_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'zybo_z7_20_v_vid_in_axi4s_0_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'zybo_z7_20_v_axi4s_vid_out_0_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'zybo_z7_20_proc_sys_reset_1_2_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'zybo_z7_20_s01_regslice_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'zybo_z7_20_axi_gpio_led_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'zybo_z7_20_axi_gpio_sw_btn_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'zybo_z7_20_axi_gpio_video_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'zybo_z7_20_clk_wiz_0_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'zybo_z7_20_dvi2rgb_1_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'zybo_z7_20_proc_sys_reset_0_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'zybo_z7_20_processing_system7_0_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'zybo_z7_20_rgb2dvi_1_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'zybo_z7_20_rst_ps7_0_100M_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'zybo_z7_20_rst_ps7_0_133M_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'zybo_z7_20_util_ds_buf_fclk1_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'zybo_z7_20_proc_sys_reset_1_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'zybo_z7_20_proc_sys_reset_1_1_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'zybo_z7_20_auto_pc_1_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'zybo_z7_20_s00_regslice_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'zybo_z7_20_auto_pc_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'zybo_z7_20_m00_regslice_0_impl_1'...
INFO: [Coretcl 2-1212] Importing remotely added design sources and verilog include files (if any)...
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'constrs_1'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'constrs_1'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'sources_1'
INFO: [Coretcl 2-1209] Adding archive summary file to the project...
INFO: [Coretcl 2-1214] Preparing project files for archive...
INFO: [Coretcl 2-1210] Compressing project files and data...
INFO: [Coretcl 2-1215] Project archived (/home/digilent/work/git/Zybo-Z7-20-base-sdsoc/src/others/sdsoc/.Xil/zybo_z7_20.xpr.zip)
INFO: [Coretcl 2-1216] To view the archive summary log in GUI, double click on 'Design Sources->Text->archive_project_summary.txt', or open this file from the archived project directory.
archive_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1234.586 ; gain = 50.305 ; free physical = 5551 ; free virtual = 22824
INFO: [Common 17-206] Exiting Vivado at Tue Nov 21 01:58:18 2017...
