library verilog;
use verilog.vl_types.all;
entity floatAdd16_input3 is
    port(
        clk             : in     vl_logic;
        rst_n           : in     vl_logic;
        floatA          : in     vl_logic_vector(15 downto 0);
        floatB          : in     vl_logic_vector(15 downto 0);
        floatC          : in     vl_logic_vector(15 downto 0);
        sum             : out    vl_logic_vector(15 downto 0)
    );
end floatAdd16_input3;
