<!DOCTYPE html><html lang="zh-CN" data-theme="dark"><head><meta charset="UTF-8"><meta http-equiv="X-UA-Compatible" content="IE=edge"><meta name="viewport" content="width=device-width, initial-scale=1.0,viewport-fit=cover"><title>verilog_模型的不同抽象级别 | YILON</title><meta name="author" content="YILON"><meta name="copyright" content="YILON"><meta name="format-detection" content="telephone=no"><meta name="theme-color" content="#0d0d0d"><meta name="description" content="概述 一个物理电路可以从不同层次来描述（抽象）， 从行为和功能的角度来描述称为行为模块； 从电路结构的角度来描述称为结构模块。 抽象可分为以下五级：  系统级（System-level）： 用Verilog提供的高级结构能够实现所设计模块外部性能的模型； 算法级（algorithm-level）： 用Verilog提供的高级结构能实现算法的模型； 寄存器传输级（RTL）： 描述数据在寄存器之间的流">
<meta property="og:type" content="article">
<meta property="og:title" content="verilog_模型的不同抽象级别">
<meta property="og:url" content="http://example.com/2023/11/26/verilog_%E6%A8%A1%E5%9E%8B%E7%9A%84%E4%B8%8D%E5%90%8C%E6%8A%BD%E8%B1%A1%E7%BA%A7%E5%88%AB/index.html">
<meta property="og:site_name" content="YILON">
<meta property="og:description" content="概述 一个物理电路可以从不同层次来描述（抽象）， 从行为和功能的角度来描述称为行为模块； 从电路结构的角度来描述称为结构模块。 抽象可分为以下五级：  系统级（System-level）： 用Verilog提供的高级结构能够实现所设计模块外部性能的模型； 算法级（algorithm-level）： 用Verilog提供的高级结构能实现算法的模型； 寄存器传输级（RTL）： 描述数据在寄存器之间的流">
<meta property="og:locale" content="zh_CN">
<meta property="og:image" content="http://example.com/private_img/cover.svg">
<meta property="article:published_time" content="2023-11-26T01:00:11.000Z">
<meta property="article:modified_time" content="2023-12-08T05:44:43.971Z">
<meta property="article:author" content="YILON">
<meta property="article:tag" content="FPGA">
<meta property="article:tag" content="verilog">
<meta name="twitter:card" content="summary">
<meta name="twitter:image" content="http://example.com/private_img/cover.svg"><link rel="shortcut icon" href="/img/favicon.png"><link rel="canonical" href="http://example.com/2023/11/26/verilog_%E6%A8%A1%E5%9E%8B%E7%9A%84%E4%B8%8D%E5%90%8C%E6%8A%BD%E8%B1%A1%E7%BA%A7%E5%88%AB/index.html"><link rel="preconnect" href="//cdn.jsdelivr.net"/><link rel="preconnect" href="//busuanzi.ibruce.info"/><link rel="stylesheet" href="/css/index.css"><link rel="stylesheet" href="https://cdn.jsdelivr.net/npm/@fortawesome/fontawesome-free/css/all.min.css"><script>
    (() => {
      
    const saveToLocal = {
      set: (key, value, ttl) => {
        if (!ttl) return
        const expiry = Date.now() + ttl * 86400000
        localStorage.setItem(key, JSON.stringify({ value, expiry }))
      },
      get: key => {
        const itemStr = localStorage.getItem(key)
        if (!itemStr) return undefined
        const { value, expiry } = JSON.parse(itemStr)
        if (Date.now() > expiry) {
          localStorage.removeItem(key)
          return undefined
        }
        return value
      }
    }

    window.btf = {
      saveToLocal,
      getScript: (url, attr = {}) => new Promise((resolve, reject) => {
        const script = document.createElement('script')
        script.src = url
        script.async = true
        Object.entries(attr).forEach(([key, val]) => script.setAttribute(key, val))
        script.onload = script.onreadystatechange = () => {
          if (!script.readyState || /loaded|complete/.test(script.readyState)) resolve()
        }
        script.onerror = reject
        document.head.appendChild(script)
      }),
      getCSS: (url, id) => new Promise((resolve, reject) => {
        const link = document.createElement('link')
        link.rel = 'stylesheet'
        link.href = url
        if (id) link.id = id
        link.onload = link.onreadystatechange = () => {
          if (!link.readyState || /loaded|complete/.test(link.readyState)) resolve()
        }
        link.onerror = reject
        document.head.appendChild(link)
      }),
      addGlobalFn: (key, fn, name = false, parent = window) => {
        if (!false && key.startsWith('pjax')) return
        const globalFn = parent.globalFn || {}
        globalFn[key] = globalFn[key] || {}
        globalFn[key][name || Object.keys(globalFn[key]).length] = fn
        parent.globalFn = globalFn
      }
    }
  
      
      const activateDarkMode = () => {
        document.documentElement.setAttribute('data-theme', 'dark')
        if (document.querySelector('meta[name="theme-color"]') !== null) {
          document.querySelector('meta[name="theme-color"]').setAttribute('content', 'undefined')
        }
      }
      const activateLightMode = () => {
        document.documentElement.setAttribute('data-theme', 'light')
        if (document.querySelector('meta[name="theme-color"]') !== null) {
          document.querySelector('meta[name="theme-color"]').setAttribute('content', 'undefined')
        }
      }

      btf.activateDarkMode = activateDarkMode
      btf.activateLightMode = activateLightMode

      const theme = saveToLocal.get('theme')
    
          theme === 'dark' ? activateDarkMode() : theme === 'light' ? activateLightMode() : null
        
      
      const asideStatus = saveToLocal.get('aside-status')
      if (asideStatus !== undefined) {
        document.documentElement.classList.toggle('hide-aside', asideStatus === 'hide')
      }
    
      
    const detectApple = () => {
      if (/iPad|iPhone|iPod|Macintosh/.test(navigator.userAgent)) {
        document.documentElement.classList.add('apple')
      }
    }
    detectApple()
  
    })()
  </script><script>const GLOBAL_CONFIG = {
  root: '/',
  algolia: undefined,
  localSearch: {"path":"/search.xml","preload":false,"top_n_per_article":1,"unescape":false,"languages":{"hits_empty":"未找到符合您查询的内容：${query}","hits_stats":"共找到 ${hits} 篇文章"}},
  translate: undefined,
  highlight: {"plugin":"highlight.js","highlightCopy":true,"highlightLang":true,"highlightHeightLimit":300,"highlightFullpage":false,"highlightMacStyle":false},
  copy: {
    success: '复制成功',
    error: '复制失败',
    noSupport: '浏览器不支持'
  },
  relativeDate: {
    homepage: false,
    post: false
  },
  runtime: '',
  dateSuffix: {
    just: '刚刚',
    min: '分钟前',
    hour: '小时前',
    day: '天前',
    month: '个月前'
  },
  copyright: undefined,
  lightbox: 'null',
  Snackbar: undefined,
  infinitegrid: {
    js: 'https://cdn.jsdelivr.net/npm/@egjs/infinitegrid/dist/infinitegrid.min.js',
    buttonText: '加载更多'
  },
  isPhotoFigcaption: true,
  islazyload: false,
  isAnchor: false,
  percent: {
    toc: true,
    rightside: false,
  },
  autoDarkmode: false
}</script><script id="config-diff">var GLOBAL_CONFIG_SITE = {
  title: 'verilog_模型的不同抽象级别',
  isPost: true,
  isHome: false,
  isHighlightShrink: false,
  isToc: true,
  isShuoshuo: false
}</script><meta name="generator" content="Hexo 7.3.0"></head><body><div id="web_bg" style="background-color: #4582A0;"></div><div id="sidebar"><div id="menu-mask"></div><div id="sidebar-menus"><div class="avatar-img text-center"><img src="/private_img/avatar.jpg" onerror="onerror=null;src='/img/friend_404.gif'" alt="avatar"/></div><div class="site-data text-center"><a href="/archives/"><div class="headline">文章</div><div class="length-num">92</div></a><a href="/tags/"><div class="headline">标签</div><div class="length-num">91</div></a><a href="/categories/"><div class="headline">分类</div><div class="length-num">23</div></a></div><div class="menus_items"><div class="menus_item"><a class="site-page" href="/"><i class="fa-fw fas fa-home"></i><span> 首页</span></a></div><div class="menus_item"><a class="site-page" href="/archives/"><i class="fa-fw fas fa-archive"></i><span> 时间归档</span></a></div><div class="menus_item"><a class="site-page" href="/tags/"><i class="fa-fw fas fa-tags"></i><span> 标签</span></a></div><div class="menus_item"><a class="site-page" href="/categories/"><i class="fa-fw fas fa-folder-open"></i><span> 分类</span></a></div><div class="menus_item"><a class="site-page" href="/link/"><i class="fa-fw fas fa-link"></i><span> 友情链接</span></a></div></div></div></div><div class="post" id="body-wrap"><header class="post-bg" id="page-header" style="background-image: url(/private_img/cover.svg);"><nav id="nav"><span id="blog-info"><a class="nav-site-title" href="/"><span class="site-name">YILON</span></a><a class="nav-page-title" href="/"><span class="site-name">verilog_模型的不同抽象级别</span></a></span><div id="menus"><div id="search-button"><span class="site-page social-icon search"><i class="fas fa-search fa-fw"></i><span> 搜索</span></span></div><div class="menus_items"><div class="menus_item"><a class="site-page" href="/"><i class="fa-fw fas fa-home"></i><span> 首页</span></a></div><div class="menus_item"><a class="site-page" href="/archives/"><i class="fa-fw fas fa-archive"></i><span> 时间归档</span></a></div><div class="menus_item"><a class="site-page" href="/tags/"><i class="fa-fw fas fa-tags"></i><span> 标签</span></a></div><div class="menus_item"><a class="site-page" href="/categories/"><i class="fa-fw fas fa-folder-open"></i><span> 分类</span></a></div><div class="menus_item"><a class="site-page" href="/link/"><i class="fa-fw fas fa-link"></i><span> 友情链接</span></a></div></div><div id="toggle-menu"><span class="site-page"><i class="fas fa-bars fa-fw"></i></span></div></div></nav><div id="post-info"><h1 class="post-title">verilog_模型的不同抽象级别</h1><div id="post-meta"><div class="meta-firstline"><span class="post-meta-date"><i class="far fa-calendar-alt fa-fw post-meta-icon"></i><span class="post-meta-label">发表于</span><time class="post-meta-date-created" datetime="2023-11-26T01:00:11.000Z" title="发表于 2023-11-26 09:00:11">2023-11-26</time><span class="post-meta-separator">|</span><i class="fas fa-history fa-fw post-meta-icon"></i><span class="post-meta-label">更新于</span><time class="post-meta-date-updated" datetime="2023-12-08T05:44:43.971Z" title="更新于 2023-12-08 13:44:43">2023-12-08</time></span><span class="post-meta-categories"><span class="post-meta-separator">|</span><i class="fas fa-inbox fa-fw post-meta-icon"></i><a class="post-meta-categories" href="/categories/FPGA/">FPGA</a><i class="fas fa-angle-right post-meta-separator"></i><i class="fas fa-inbox fa-fw post-meta-icon"></i><a class="post-meta-categories" href="/categories/FPGA/verilog/">verilog</a></span></div><div class="meta-secondline"><span class="post-meta-separator">|</span><span class="post-meta-pv-cv" id="" data-flag-title=""><i class="far fa-eye fa-fw post-meta-icon"></i><span class="post-meta-label">浏览量:</span><span id="busuanzi_value_page_pv"><i class="fa-solid fa-spinner fa-spin"></i></span></span></div></div></div></header><main class="layout" id="content-inner"><div id="post"><article class="container post-content" id="article-container"><h1>概述</h1>
<p>一个物理电路可以从不同层次来描述（抽象），<br>
从行为和功能的角度来描述称为<code>行为模块</code>；<br>
从电路结构的角度来描述称为<code>结构模块</code>。</p>
<p>抽象可分为以下五级：</p>
<ul>
<li>系统级（System-level）：<br>
用Verilog提供的高级结构能够实现所设计模块<code>外部性能</code>的模型；</li>
<li>算法级（algorithm-level）：<br>
用Verilog提供的高级结构能<code>实现算法</code>的模型；</li>
<li>寄存器传输级（RTL）：<br>
描述数据在寄存器之间的流动和如何处理、控制这些数据流动的模型；</li>
<li>门级（gate-level）：<br>
描述逻辑门以及逻辑门之间连接的模型；</li>
<li>开关级（switch-level）：<br>
描述器件中三极管和存储节点以及它们之间连接的模型。</li>
</ul>
<p>对于数字系统的逻辑设计，需要熟练掌握前四级。</p>
<h1>门级</h1>
<p>Verilog中有关门类型的关键字有26个，最基本的有8个：</p>
<ul>
<li>与and</li>
<li>与非nand</li>
<li>或非nor</li>
<li>或or</li>
<li>异或xor</li>
<li>异或非xnor</li>
<li>缓冲器buf</li>
<li>非not</li>
</ul>
<p>门的定义方法：</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br></pre></td><td class="code"><pre><span class="line">门类型 [驱动能力][延时] 门实例名(输出端口,输入端口<span class="number">1</span>,输入端口<span class="number">2</span>,..);   </span><br><span class="line"><span class="comment">//驱动能力和延时是可选项</span></span><br><span class="line"><span class="comment">//输出端口必须放在第一位</span></span><br></pre></td></tr></table></figure>
<p>以一个例子说明：</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br></pre></td><td class="code"><pre><span class="line"><span class="comment">//描述D触发器</span></span><br><span class="line"><span class="keyword">module</span> flop(data,clock,clear,q,qb);</span><br><span class="line">    <span class="keyword">input</span>  data,clock,clear;</span><br><span class="line">    <span class="keyword">output</span> q,qb;</span><br><span class="line"></span><br><span class="line">    <span class="keyword">nand</span> #<span class="number">10</span> nd1(a,data,clock,clear),</span><br><span class="line">             nd2(b,ndata,clock),</span><br><span class="line">             nd4(d,c,b,clear),</span><br><span class="line">             nd5(e,c,nclock),</span><br><span class="line">             nd6(f,d,nclock),</span><br><span class="line">             nd8(qb,q,f,clear);</span><br><span class="line">    <span class="keyword">nand</span> #<span class="number">9</span>  nd3(c,a,d),</span><br><span class="line">             nd7(q,e,qb);</span><br><span class="line">    <span class="keyword">not</span>  #<span class="number">10</span> iv1(ndata,data),</span><br><span class="line">             iv2(nclock,clock);</span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>
<p>构成的触发器如下：<br>
<img src="./D%E4%B8%BB%E4%BB%8E%E8%A7%A6%E5%8F%91%E5%99%A8%E5%9F%BA%E6%9C%AC%E7%BB%93%E6%9E%84.png" alt="D主从触发器基本结"></p>
<h2 id="由已经设计成的模块构成更高一层的模块">由已经设计成的模块构成更高一层的模块</h2>
<p>例子：</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br></pre></td><td class="code"><pre><span class="line"><span class="comment">//使用上述的D触发器构成带清零端的4位寄存器</span></span><br><span class="line"><span class="meta">`<span class="keyword">include</span>  &quot;flop.v&quot;</span></span><br><span class="line"><span class="keyword">module</span>    hardreg(d,clk,clrb,q);</span><br><span class="line">    <span class="keyword">input</span>         clk,clrb;</span><br><span class="line">    <span class="keyword">input</span> [<span class="number">3</span>:<span class="number">0</span>]   d;</span><br><span class="line">    <span class="keyword">output</span> [<span class="number">3</span>:<span class="number">0</span>]  q;</span><br><span class="line">    flop          f1(<span class="variable">.data</span>(d[<span class="number">0</span>]),<span class="variable">.clock</span>(clrb),<span class="variable">.clear</span>(q[<span class="number">0</span>]),),  <span class="comment">//不使用qb，但逗号需要保留</span></span><br><span class="line">                  f2(<span class="variable">.data</span>(d[<span class="number">1</span>]),<span class="variable">.clock</span>(clrb),<span class="variable">.clear</span>(q[<span class="number">1</span>]),),</span><br><span class="line">                  f3(<span class="variable">.data</span>(d[<span class="number">2</span>]),<span class="variable">.clock</span>(clrb),<span class="variable">.clear</span>(q[<span class="number">2</span>]),)</span><br><span class="line">                  f4(<span class="variable">.data</span>(d[<span class="number">3</span>]),<span class="variable">.clock</span>(clrb),<span class="variable">.clear</span>(q[<span class="number">3</span>]),);</span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>
<p><img src="./4%E4%BD%8D%E5%AF%84%E5%AD%98%E5%99%A8.png" alt="4位寄存器"><br>
这种以结构方式建立的模型不仅是可以仿真的，也是可以<code>综合</code>的，<br>
其本质是标识电路的具体结构。<br>
可以说这也是一种结构网表。</p>
<h1>行为描述建模</h1>
<p>对于上述的4位寄存器，可以用另一种方式描述：</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span>  hardreg(d,clk,clrb,q);</span><br><span class="line">    <span class="keyword">input</span>         clk,clrb;</span><br><span class="line">    <span class="keyword">input</span> [<span class="number">3</span>:<span class="number">0</span>]   d;</span><br><span class="line">    <span class="keyword">output</span> [<span class="number">3</span>:<span class="number">0</span>]  q;</span><br><span class="line"></span><br><span class="line">    <span class="keyword">always</span> @ (<span class="keyword">posedge</span> clk <span class="keyword">or</span> <span class="keyword">posedge</span> clrb)</span><br><span class="line">        <span class="keyword">begin</span></span><br><span class="line">            <span class="keyword">if</span>(clrb)    q&lt;=<span class="number">0</span>;</span><br><span class="line">            <span class="keyword">else</span>        q&lt;=d;</span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>
<p>基于行为描述建立的模型在通过仿真测试验证正确后，<br>
可以使用<code>综合器Synthesis Tool</code>转化为门级结构，<br>
再次经过仿真测试验证后，<br>
便完成了前端的逻辑设计，便可进一步进行后端制造的准备工作。</p>
<h2 id="仅用于产生仿真测试信号的行为描述建模">仅用于产生仿真测试信号的行为描述建模</h2>
<p>前文有提到，用以仿真测试的模块叫<code>测试平台</code>，<br>
一般放在<code>.tf</code>文件中以示区别，当然放在<code>.v</code>也不会报错。</p>
<p>例子：</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br></pre></td><td class="code"><pre><span class="line"><span class="comment">//产生时钟信号</span></span><br><span class="line"><span class="keyword">module</span>  gen_clk(clk,reset);</span><br><span class="line">    <span class="keyword">output</span> clk,reset;</span><br><span class="line">    <span class="keyword">reg</span>    clk,reset;   <span class="comment">//声明两信号是reg型</span></span><br><span class="line"></span><br><span class="line">    <span class="keyword">initial</span></span><br><span class="line">        <span class="keyword">begin</span></span><br><span class="line">            reset = <span class="number">1</span>;</span><br><span class="line">            clk = <span class="number">0</span>;</span><br><span class="line">            #<span class="number">3</span> reset = <span class="number">0</span>;</span><br><span class="line">            #<span class="number">5</span> reset = <span class="number">1</span>;</span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">    <span class="keyword">always</span> #<span class="number">5</span>  clk = ~clk;    <span class="comment">//周期为10的方波信号</span></span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>
<p>再举一个例子，对上面提到的4位寄存器进行测试：</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br><span class="line">28</span><br><span class="line">29</span><br><span class="line">30</span><br><span class="line">31</span><br><span class="line">32</span><br><span class="line">33</span><br><span class="line">34</span><br><span class="line">35</span><br><span class="line">36</span><br><span class="line">37</span><br><span class="line">38</span><br><span class="line">39</span><br><span class="line">40</span><br><span class="line">41</span><br><span class="line">42</span><br><span class="line">43</span><br><span class="line">44</span><br><span class="line">45</span><br><span class="line">46</span><br><span class="line">47</span><br><span class="line">48</span><br></pre></td><td class="code"><pre><span class="line"><span class="meta">`<span class="keyword">include</span>    &quot;flop.v&quot;</span></span><br><span class="line"><span class="meta">`<span class="keyword">include</span>    &quot;hardreg&quot;</span></span><br><span class="line"></span><br><span class="line"><span class="keyword">module</span>  hardreg_test;</span><br><span class="line">    <span class="keyword">reg</span>           clock,clearb;</span><br><span class="line">    <span class="keyword">reg</span>  [<span class="number">3</span>:<span class="number">0</span>]    data;</span><br><span class="line">    <span class="keyword">wire</span> [<span class="number">3</span>:<span class="number">0</span>]    qout;</span><br><span class="line"></span><br><span class="line">    <span class="keyword">event</span>   end_first_pass;   <span class="comment">//定义事件</span></span><br><span class="line">    hardreg     reg_4bit(<span class="variable">.d</span>(data),<span class="variable">.clk</span>(clock),<span class="variable">.clrb</span>(clearb),<span class="variable">.q</span>(qout));</span><br><span class="line"></span><br><span class="line">    <span class="keyword">initial</span></span><br><span class="line">        <span class="keyword">begin</span></span><br><span class="line">            clock  = <span class="number">0</span>;</span><br><span class="line">            clearb = <span class="number">1</span>;</span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line"></span><br><span class="line">    <span class="keyword">always</span> #<span class="number">50</span> clock = ~clock;    <span class="comment">//产生周期为100的方波信号</span></span><br><span class="line">    <span class="keyword">always</span> @ (end_first_pass)  clearb = ~clearb;     <span class="comment">//每当该事件触发，反转clearb电平</span></span><br><span class="line">    <span class="keyword">always</span> @ (<span class="keyword">posedge</span> clock)</span><br><span class="line">        <span class="built_in">$display</span>(<span class="string">&quot;at time %0d clearb = %b data=%d qout = %d&quot;</span>,<span class="built_in">$time</span>,clearb,data,qout);         <span class="comment">//没个时钟沿打印一次信号的值</span></span><br><span class="line"></span><br><span class="line">    <span class="keyword">initial</span></span><br><span class="line">        <span class="keyword">begin</span></span><br><span class="line">            <span class="keyword">repeat</span>(<span class="number">4</span>)</span><br><span class="line">                <span class="keyword">begin</span></span><br><span class="line">                    data = <span class="number">4&#x27;b0000</span>;</span><br><span class="line">                    #<span class="number">100</span>  data = <span class="number">4&#x27;b0001</span>;</span><br><span class="line">                    #<span class="number">100</span>  data = <span class="number">4&#x27;b0010</span>;</span><br><span class="line">                    #<span class="number">100</span>  data = <span class="number">4&#x27;b0011</span>;</span><br><span class="line">                    #<span class="number">100</span>  data = <span class="number">4&#x27;b0100</span>;</span><br><span class="line">                    #<span class="number">100</span>  data = <span class="number">4&#x27;b0101</span>;</span><br><span class="line">                    #<span class="number">100</span>  data = <span class="number">4&#x27;b0110</span>;</span><br><span class="line">                    #<span class="number">100</span>  data = <span class="number">4&#x27;b0111</span>;</span><br><span class="line">                    #<span class="number">100</span>  data = <span class="number">4&#x27;b1000</span>;</span><br><span class="line">                    #<span class="number">100</span>  data = <span class="number">4&#x27;b1001</span>;</span><br><span class="line">                    #<span class="number">100</span>  data = <span class="number">4&#x27;b1010</span>;</span><br><span class="line">                    #<span class="number">100</span>  data = <span class="number">4&#x27;b1011</span>;</span><br><span class="line">                    #<span class="number">100</span>  data = <span class="number">4&#x27;b1100</span>;</span><br><span class="line">                    #<span class="number">100</span>  data = <span class="number">4&#x27;b1101</span>;</span><br><span class="line">                    #<span class="number">100</span>  data = <span class="number">4&#x27;b1110</span>;</span><br><span class="line">                    #<span class="number">100</span>  data = <span class="number">4&#x27;b1111</span>;   <span class="comment">//激活事件</span></span><br><span class="line">                     </span><br><span class="line">                    #<span class="number">200</span> -&gt; end_first_pass;</span><br><span class="line">                <span class="keyword">end</span></span><br><span class="line">            <span class="built_in">$finish</span>;   <span class="comment">//结束仿真</span></span><br><span class="line">        <span class="keyword">end</span>    </span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>
<p>上面例子定义了一个<code>事件event</code>。<br>
格式：</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br></pre></td><td class="code"><pre><span class="line"><span class="comment">//定义</span></span><br><span class="line"><span class="keyword">event</span>  event_name;</span><br><span class="line"></span><br><span class="line"><span class="keyword">parameter</span> event_time = <span class="number">100</span>;</span><br><span class="line"><span class="comment">//激活</span></span><br><span class="line">#event_time -&gt; event_name;   <span class="comment">//等待event_time后激活事件</span></span><br></pre></td></tr></table></figure>
<h1>Verilog HDL建模在Top-Down设计中的作用和行为建模的可综合性问题</h1>
<p>Verilog HDL行为描述建模不仅可用于产生仿真测试信号对已设计的模块进行检测，<br>
也常常用于复杂数字逻辑系统的顶层设计,<br>
也就是通过行为建模把一个复杂的系统分解成可操作的若干个模块，<br>
每个模块之间的逻辑关系通过行为模块的仿真加以验证。</p>
<p>虽然这些子系统在设计的这一阶段还不都是电路逻辑，<br>
也未必能用综合器把它们直接转换成电路逻辑，<br>
但还是能把一个大的系统合理地分解为若干个较小的子系统。</p>
<p>然后，每个子系统再用可综合风格的Verilog HDL模块(门级结构、RTL级、算法级、系统级)或电路图输入的模块加以描述。</p>
<p>当然，这种描述可以分很多个层次来进行，<br>
但最终的目的是要设计出具体的电路来。</p>
<p>所以，在任何系统的设计过程中接近底层的模块往往都是门级或RTL级或电路图输入的模块。</p>
<p>可综合风格的 VHDL和Verilog HDL的语法只是它们各自语法的一个子集。<br>
各厂商的综合器所支持的可综合HDL子集也略有不同。</p>
<p>所谓逻辑综合就其实质而言是设计流程中的一个阶段，<br>
在这一阶段中将较高级抽象层次的描述自动地转换成较低层次描述。<br>
就现在达到的水平而言，所谓逻辑综合就是通过综合器把HDL程序转换成标准的门级结构网表,而并非真实具体的门级电路。<br>
真实具体的电路还需要利用ASIC和FPGA制造厂商的布局布线工具，<br>
根据综合后生成的标准的门级结构网表来产生。</p>
<p>为了能转换成标准的门级结构网表，<br>
<strong>HDL序的编写必须符合特定综合器所要求的风格。</strong><br>
由于门级结构RTL级的HDL程序的综合是很成熟的技术，<br>
所有的综合器都支持这两个级别 HDL程序的综合。</p>
</article><div class="post-copyright"><div class="post-copyright__author"><span class="post-copyright-meta"><i class="fas fa-circle-user fa-fw"></i>文章作者: </span><span class="post-copyright-info"><a href="YILON">YILON</a></span></div><div class="post-copyright__type"><span class="post-copyright-meta"><i class="fas fa-square-arrow-up-right fa-fw"></i>文章链接: </span><span class="post-copyright-info"><a href="http://example.com/2023/11/26/verilog_%E6%A8%A1%E5%9E%8B%E7%9A%84%E4%B8%8D%E5%90%8C%E6%8A%BD%E8%B1%A1%E7%BA%A7%E5%88%AB/">http://example.com/2023/11/26/verilog_%E6%A8%A1%E5%9E%8B%E7%9A%84%E4%B8%8D%E5%90%8C%E6%8A%BD%E8%B1%A1%E7%BA%A7%E5%88%AB/</a></span></div><div class="post-copyright__notice"><span class="post-copyright-meta"><i class="fas fa-circle-exclamation fa-fw"></i>版权声明: </span><span class="post-copyright-info">本博客所有文章除特别声明外，均采用 <a href="https://creativecommons.org/licenses/by-nc-sa/4.0/" target="_blank">CC BY-NC-SA 4.0</a> 许可协议。转载请注明来源 <a href="http://example.com" target="_blank">YILON</a>！</span></div></div><div class="tag_share"><div class="post-meta__tag-list"><a class="post-meta__tags" href="/tags/FPGA/">FPGA</a><a class="post-meta__tags" href="/tags/verilog/">verilog</a></div><div class="post-share"><div class="social-share" data-image="/private_img/cover.svg" data-sites="facebook,twitter,wechat,weibo,qq"></div><link rel="stylesheet" href="https://cdn.jsdelivr.net/npm/butterfly-extsrc/sharejs/dist/css/share.min.css" media="print" onload="this.media='all'"><script src="https://cdn.jsdelivr.net/npm/butterfly-extsrc/sharejs/dist/js/social-share.min.js" defer></script></div></div><nav class="pagination-post" id="pagination"><a class="pagination-related" href="/2023/11/25/verilog_%E8%BF%9B%E9%98%B6%E8%AF%AD%E6%B3%95/" title="verilog_进阶语法"><img class="cover" src="/private_img/cover.svg" onerror="onerror=null;src='/img/404.jpg'" alt="cover of previous post"><div class="info"><div class="info-1"><div class="info-item-1">上一篇</div><div class="info-item-2">verilog_进阶语法</div></div><div class="info-2"><div class="info-item-1">结构说明语句 initial 如名所示，该块一般用于测试文件和虚拟模块的编写， 用来产生仿真测试信号和设置信号记录等仿真环境。 一个程序模块可以有多个initial过程块。 每个initial块在仿真一开始就并行运行， 注意其只执行一次。 格式： 12345initial    begin    //多条语句;    end always 一个程序模块可以有多个always过程块。 每个always语句在仿真一开始就并行运行。 always语句不断地重复执行着，直到仿真过程结束。 而always语句后紧跟着的块是否执行，要视其触发条件是否满足。 格式： 1always 时序控制 语句; always只有和一定的时序控制结合在一起才有用。 比如 12//生成一个周期为100的无限延续的方波信号always #50 var_1 = ~var_1; 最典型的应用是使用边沿信号或电平信号作为时序控制： 12345678910111213141516171819//边沿信号触发//当clk_1或clk_2出现正边沿时执行下面的程序块always @(posedge clk_1 or...</div></div></div></a><a class="pagination-related" href="/2023/11/26/verilog_%E5%8E%9F%E8%AF%ADUDP/" title="verilog_原语UDP"><img class="cover" src="/private_img/cover.svg" onerror="onerror=null;src='/img/404.jpg'" alt="cover of next post"><div class="info text-right"><div class="info-1"><div class="info-item-1">下一篇</div><div class="info-item-2">verilog_原语UDP</div></div><div class="info-2"><div class="info-item-1">用户定义的原语UDP 利用UDP可自定义设计基本逻辑元件的功能。 由于UDP是用查表的方法来确定输出的， 用仿真器进行仿真时对它的处理速度比一般编写的模块要快很多。 UDP只能描述简单的能用真值表描述的组合或时序逻辑。 基本语法 1234567891011121314151617primitive gate_name(out_1,in_1,in_2,in_3,...)     output out_1;    input  in_1,in_2,...;    reg    out_1;    initial        begin            //输出端口寄存器或时序逻辑内部寄存器赋初值(0,1或X)        end    table     //真值表,下面lg表示0，1，或X       in_1          in_2       in_3      ...   :  out_1        lg             lg          lg      ...   :  lg;       lg             lg        ...</div></div></div></a></nav><div class="relatedPosts"><div class="headline"><i class="fas fa-thumbs-up fa-fw"></i><span>相关推荐</span></div><div class="relatedPosts-list"><a class="pagination-related" href="/2023/11/26/verilog_%E5%8E%9F%E8%AF%ADUDP/" title="verilog_原语UDP"><img class="cover" src="/private_img/cover.svg" alt="cover"><div class="info text-center"><div class="info-1"><div class="info-item-1"><i class="far fa-calendar-alt fa-fw"></i> 2023-11-26</div><div class="info-item-2">verilog_原语UDP</div></div><div class="info-2"><div class="info-item-1">用户定义的原语UDP 利用UDP可自定义设计基本逻辑元件的功能。 由于UDP是用查表的方法来确定输出的， 用仿真器进行仿真时对它的处理速度比一般编写的模块要快很多。 UDP只能描述简单的能用真值表描述的组合或时序逻辑。 基本语法 1234567891011121314151617primitive gate_name(out_1,in_1,in_2,in_3,...)     output out_1;    input  in_1,in_2,...;    reg    out_1;    initial        begin            //输出端口寄存器或时序逻辑内部寄存器赋初值(0,1或X)        end    table     //真值表,下面lg表示0，1，或X       in_1          in_2       in_3      ...   :  out_1        lg             lg          lg      ...   :  lg;       lg             lg        ...</div></div></div></a><a class="pagination-related" href="/2023/11/25/verilog_%E5%9F%BA%E6%9C%AC%E6%A6%82%E5%BF%B5/" title="verilog_基本概念"><img class="cover" src="/private_img/cover.svg" alt="cover"><div class="info text-center"><div class="info-1"><div class="info-item-1"><i class="far fa-calendar-alt fa-fw"></i> 2023-11-25</div><div class="info-item-2">verilog_基本概念</div></div><div class="info-2"><div class="info-item-1">HDL的设计流程：Top-Dowm   Verilog HDL基本概念 可以将电路设计抽象为5个层次：  系统级（System-level）： 用Verilog提供的高级结构能够实现所设计模块外部性能的模型； 算法级（algorithm-level）： 用Verilog提供的高级结构能实现算法的模型； 寄存器传输级（RTL）： 描述数据在寄存器之间的流动和如何处理、控制这些数据流动的模型； 门级（gate-level）： 描述逻辑门以及逻辑门之间连接的模型； 开关级（switch-level）： 描述器件中三极管和存储节点以及它们之间连接的模型。  Verilog...</div></div></div></a><a class="pagination-related" href="/2023/11/25/verilog_%E6%95%B0%E6%8D%AE%E7%B1%BB%E5%9E%8B%E4%B8%8E%E5%9F%BA%E6%9C%AC%E8%AF%AD%E6%B3%95/" title="verilog_数据类型与基本语法"><img class="cover" src="/private_img/cover.svg" alt="cover"><div class="info text-center"><div class="info-1"><div class="info-item-1"><i class="far fa-calendar-alt fa-fw"></i> 2023-11-25</div><div class="info-item-2">verilog_数据类型与基本语法</div></div><div class="info-2"><div class="info-item-1">模块的结构 模块（block）由由两部分组成， 一部分描述接口， 一部分描述逻辑功能。 模块的端口 12345678910111213141516//定义模块时要列出所有的输入输出接口module block_1(port_1,port_2,port_3,port_4,port_5);   //没有顺序要求    //声明输入端口    input port_1;       //不声明端口位宽时默认为1bit    input[2:0] port_2;  //声明端口位宽为3        //声明输出端口    output port_3;    output[2:0] port_4    //声明输入输出口    inout[1:0] port_5;    //逻辑部分endmodule 也可以直接在模块声明中直接指明接口类型： 12module block_1(input port_1,input[2:0] port_2,output port_3,output[2:0]port_4,inout[2:0]...</div></div></div></a><a class="pagination-related" href="/2023/12/02/verilog_I2C%E6%80%BB%E7%BA%BF%E6%8E%A5%E5%8F%A3%E6%A8%A1%E5%9D%97%E8%AE%BE%E8%AE%A1/" title="verilog_I2C总线接口模块设计"><img class="cover" src="/private_img/cover.svg" alt="cover"><div class="info text-center"><div class="info-1"><div class="info-item-1"><i class="far fa-calendar-alt fa-fw"></i> 2023-12-02</div><div class="info-item-2">verilog_I2C总线接口模块设计</div></div><div class="info-2"><div class="info-item-1">I2C总线协议  设计对象 本设计计划为使用I2C通信的EEPROM存储器设计对应的读写控制器。 那么首先应确定协议的格式。 EEPROM有多种读写方式，这里为了简化仅考虑其字节读写方式， 即在一个写周期内对一个字节进行写入或读出。 其写入数据的帧格式如下：  对应的，读取指定地址存储单元的数据的帧格式为：  测试结构 要实现仿真，需要对测试进行建模。 建立这样的一个模型：  最左侧的便是测试的顶层模块(Top...</div></div></div></a><a class="pagination-related" href="/2023/11/26/verilog_%E5%90%8C%E6%AD%A5%E7%8A%B6%E6%80%81%E6%9C%BA/" title="verilog_同步状态机"><img class="cover" src="/private_img/cover.svg" alt="cover"><div class="info text-center"><div class="info-1"><div class="info-item-1"><i class="far fa-calendar-alt fa-fw"></i> 2023-11-26</div><div class="info-item-2">verilog_同步状态机</div></div><div class="info-2"><div class="info-item-1">概述 数字逻辑本质上可分为组合逻辑和时序逻辑两大类。 组合逻辑可以用来完成简单的逻辑功能，比如多路器、与或非逻辑、加法乘法器等； 时序逻辑则可以用来产生于运算过程有关的对各控制信号序列。 在复杂运算逻辑系统中， 往往用同步状态机来产生于时钟节拍密切相关的多个控制信号序列， 用它来控制多路器或数据通道的开启/关闭， 来使有限的组合逻辑运算器资源得到充分的运行。 用可综合的Verilog...</div></div></div></a><a class="pagination-related" href="/2023/12/02/verilog_%E7%BB%BC%E5%90%88%E7%9A%84%E5%AE%9E%E4%BE%8B/" title="verilog_综合的实例"><img class="cover" src="/private_img/cover.svg" alt="cover"><div class="info text-center"><div class="info-1"><div class="info-item-1"><i class="far fa-calendar-alt fa-fw"></i> 2023-12-02</div><div class="info-item-2">verilog_综合的实例</div></div><div class="info-2"><div class="info-item-1">可综合的Verilog格式规范   每个always块只能由一个事件控制@(event_expression)，而且要紧跟在always关键字后；   always块可以表示时序逻辑或组合逻辑， 也可以既表示电平敏感的透明锁存器又同时表示组合逻辑，但并不推荐这种描述方法，因为容易产生错误和多余的电平敏感的透明锁存器， 如果要为电平敏感的锁存器建模，可使用连续赋值语句。   每个表示时序的always块只能由一个时钟跳变沿触发，置位或复位最好也由该时钟跳变沿触发；   每个在always块中赋值的信号都必须定义为reg型或整型。 而且对同一个变量赋值只允许在一个always块内进行。   将信号赋值位'bx，综合器就将其解释为无关状态，这样生成的硬件电路最简洁。   Verilog HDL描述的异步状态机是不能综合的，如果一定要设计异步状态机，可以使用电路图输入的方法设计。   always块中应避免组合反馈回路。 每次执行always块时，在生成组合逻辑的always块中赋值表达式右侧都必须有明确的值，即在赋值表达式右侧的信号都必须在 always...</div></div></div></a></div></div></div><div class="aside-content" id="aside-content"><div class="card-widget card-info text-center"><div class="avatar-img"><img src="/private_img/avatar.jpg" onerror="this.onerror=null;this.src='/img/friend_404.gif'" alt="avatar"/></div><div class="author-info-name">YILON</div><div class="author-info-description">YILON的技术小窝</div><div class="site-data"><a href="/archives/"><div class="headline">文章</div><div class="length-num">92</div></a><a href="/tags/"><div class="headline">标签</div><div class="length-num">91</div></a><a href="/categories/"><div class="headline">分类</div><div class="length-num">23</div></a></div><a id="card-info-btn" target="_blank" rel="noopener" href="https://github.com/YILON"><i class="fab fa-github"></i><span>Follow Me</span></a><div class="card-info-social-icons"><a class="social-icon" href="https://github.com/YILON" target="_blank" title="Github"><i class="fab fa-github" style="color: #24292e;"></i></a><a class="social-icon" href="mailto:yilongdyx@163.com" target="_blank" title="Email"><i class="fas fa-envelope" style="color: #4a7dbe;"></i></a></div></div><div class="card-widget card-announcement"><div class="item-headline"><i class="fas fa-bullhorn fa-shake"></i><span>公告</span></div><div class="announcement_content">Welcome</div></div><div class="sticky_layout"><div class="card-widget" id="card-toc"><div class="item-headline"><i class="fas fa-stream"></i><span>目录</span><span class="toc-percentage"></span></div><div class="toc-content is-expand"><ol class="toc"><li class="toc-item toc-level-1"><a class="toc-link"><span class="toc-number">1.</span> <span class="toc-text">概述</span></a></li><li class="toc-item toc-level-1"><a class="toc-link"><span class="toc-number">2.</span> <span class="toc-text">门级</span></a><ol class="toc-child"><li class="toc-item toc-level-2"><a class="toc-link" href="#%E7%94%B1%E5%B7%B2%E7%BB%8F%E8%AE%BE%E8%AE%A1%E6%88%90%E7%9A%84%E6%A8%A1%E5%9D%97%E6%9E%84%E6%88%90%E6%9B%B4%E9%AB%98%E4%B8%80%E5%B1%82%E7%9A%84%E6%A8%A1%E5%9D%97"><span class="toc-number">2.1.</span> <span class="toc-text">由已经设计成的模块构成更高一层的模块</span></a></li></ol></li><li class="toc-item toc-level-1"><a class="toc-link"><span class="toc-number">3.</span> <span class="toc-text">行为描述建模</span></a><ol class="toc-child"><li class="toc-item toc-level-2"><a class="toc-link" href="#%E4%BB%85%E7%94%A8%E4%BA%8E%E4%BA%A7%E7%94%9F%E4%BB%BF%E7%9C%9F%E6%B5%8B%E8%AF%95%E4%BF%A1%E5%8F%B7%E7%9A%84%E8%A1%8C%E4%B8%BA%E6%8F%8F%E8%BF%B0%E5%BB%BA%E6%A8%A1"><span class="toc-number">3.1.</span> <span class="toc-text">仅用于产生仿真测试信号的行为描述建模</span></a></li></ol></li><li class="toc-item toc-level-1"><a class="toc-link"><span class="toc-number">4.</span> <span class="toc-text">Verilog HDL建模在Top-Down设计中的作用和行为建模的可综合性问题</span></a></li></ol></div></div><div class="card-widget card-recent-post"><div class="item-headline"><i class="fas fa-history"></i><span>最新文章</span></div><div class="aside-list"><div class="aside-list-item"><a class="thumbnail" href="/2024/12/16/TI_DSP_TMS320F28377D_EMIF/" title="TI_DSP_TMS320F28377D_EMIF"><img src="/private_img/cover.svg" onerror="this.onerror=null;this.src='/img/404.jpg'" alt="TI_DSP_TMS320F28377D_EMIF"/></a><div class="content"><a class="title" href="/2024/12/16/TI_DSP_TMS320F28377D_EMIF/" title="TI_DSP_TMS320F28377D_EMIF">TI_DSP_TMS320F28377D_EMIF</a><time datetime="2024-12-16T03:10:24.000Z" title="发表于 2024-12-16 11:10:24">2024-12-16</time></div></div><div class="aside-list-item"><a class="thumbnail" href="/2024/12/13/TI_DSP_TMS320F28377D_IPC/" title="TI_DSP_TMS320F28377D_IPC"><img src="/private_img/cover.svg" onerror="this.onerror=null;this.src='/img/404.jpg'" alt="TI_DSP_TMS320F28377D_IPC"/></a><div class="content"><a class="title" href="/2024/12/13/TI_DSP_TMS320F28377D_IPC/" title="TI_DSP_TMS320F28377D_IPC">TI_DSP_TMS320F28377D_IPC</a><time datetime="2024-12-13T07:10:44.000Z" title="发表于 2024-12-13 15:10:44">2024-12-13</time></div></div><div class="aside-list-item"><a class="thumbnail" href="/2024/12/10/FT4222H%E4%BD%BF%E7%94%A8%E8%AF%B4%E6%98%8E/" title="FT4222H使用说明"><img src="/private_img/cover.svg" onerror="this.onerror=null;this.src='/img/404.jpg'" alt="FT4222H使用说明"/></a><div class="content"><a class="title" href="/2024/12/10/FT4222H%E4%BD%BF%E7%94%A8%E8%AF%B4%E6%98%8E/" title="FT4222H使用说明">FT4222H使用说明</a><time datetime="2024-12-10T06:00:44.000Z" title="发表于 2024-12-10 14:00:44">2024-12-10</time></div></div></div></div></div></div></main><footer id="footer" style="background-image: url(/private_img/Top.svg);"><div id="footer-wrap"><div class="copyright">&copy;2022 - 2024 By YILON</div><div class="framework-info"><span>框架 </span><a target="_blank" rel="noopener" href="https://hexo.io">Hexo</a><span class="footer-separator">|</span><span>主题 </span><a target="_blank" rel="noopener" href="https://github.com/jerryc127/hexo-theme-butterfly">Butterfly</a></div></div></footer></div><div id="rightside"><div id="rightside-config-hide"><button id="readmode" type="button" title="阅读模式"><i class="fas fa-book-open"></i></button><button id="darkmode" type="button" title="日间和夜间模式切换"><i class="fas fa-adjust"></i></button><button id="hide-aside-btn" type="button" title="单栏和双栏切换"><i class="fas fa-arrows-alt-h"></i></button></div><div id="rightside-config-show"><button id="rightside-config" type="button" title="设置"><i class="fas fa-cog fa-spin"></i></button><button class="close" id="mobile-toc-button" type="button" title="目录"><i class="fas fa-list-ul"></i></button><button id="go-up" type="button" title="回到顶部"><span class="scroll-percent"></span><i class="fas fa-arrow-up"></i></button></div></div><div><script src="/js/utils.js"></script><script src="/js/main.js"></script><div class="js-pjax"><script>(() => {
  const runMermaid = ele => {
    window.loadMermaid = true
    const theme = document.documentElement.getAttribute('data-theme') === 'dark' ? 'dark' : 'default'

    ele.forEach((item, index) => {
      const mermaidSrc = item.firstElementChild
      const mermaidThemeConfig = `%%{init:{ 'theme':'${theme}'}}%%\n`
      const mermaidID = `mermaid-${index}`
      const mermaidDefinition = mermaidThemeConfig + mermaidSrc.textContent

      const renderFn = mermaid.render(mermaidID, mermaidDefinition)
      const renderMermaid = svg => {
        mermaidSrc.insertAdjacentHTML('afterend', svg)
      }

      // mermaid v9 and v10 compatibility
      typeof renderFn === 'string' ? renderMermaid(renderFn) : renderFn.then(({ svg }) => renderMermaid(svg))
    })
  }

  const codeToMermaid = () => {
    const codeMermaidEle = document.querySelectorAll('pre > code.mermaid')
    if (codeMermaidEle.length === 0) return

    codeMermaidEle.forEach(ele => {
      const preEle = document.createElement('pre')
      preEle.className = 'mermaid-src'
      preEle.hidden = true
      preEle.textContent = ele.textContent
      const newEle = document.createElement('div')
      newEle.className = 'mermaid-wrap'
      newEle.appendChild(preEle)
      ele.parentNode.replaceWith(newEle)
    })
  }

  const loadMermaid = () => {
    if (false) codeToMermaid()
    const $mermaid = document.querySelectorAll('#article-container .mermaid-wrap')
    if ($mermaid.length === 0) return

    const runMermaidFn = () => runMermaid($mermaid)
    btf.addGlobalFn('themeChange', runMermaidFn, 'mermaid')
    window.loadMermaid ? runMermaidFn() : btf.getScript('https://cdn.jsdelivr.net/npm/mermaid/dist/mermaid.min.js').then(runMermaidFn)
  }

  btf.addGlobalFn('encrypt', loadMermaid, 'mermaid')
  window.pjax ? loadMermaid() : document.addEventListener('DOMContentLoaded', loadMermaid)
})()</script></div><script async data-pjax src="//busuanzi.ibruce.info/busuanzi/2.3/busuanzi.pure.mini.js"></script><div id="local-search"><div class="search-dialog"><nav class="search-nav"><span class="search-dialog-title">搜索</span><span id="loading-status"></span><button class="search-close-button"><i class="fas fa-times"></i></button></nav><div class="text-center" id="loading-database"><i class="fas fa-spinner fa-pulse"></i><span>  数据加载中</span></div><div class="search-wrap"><div id="local-search-input"><div class="local-search-box"><input class="local-search-box--input" placeholder="搜索文章" type="text"/></div></div><hr/><div id="local-search-results"></div><div id="local-search-stats-wrap"></div></div></div><div id="search-mask"></div><script src="/js/search/local-search.js"></script></div></div></body></html>