# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../Router.srcs/sources_1/new/Add_in.v" \
"../../../../Router.srcs/sources_1/new/Input_ADDR_Receiver.v" \
"../../../../Router.srcs/sources_1/new/Input_Controller.v" \
"../../../../Router.srcs/sources_1/new/Input_Ports.v" \
"../../../../Router.srcs/sources_1/new/Output_Cell.v" \
"../../../../Router.srcs/sources_1/new/Output_Controller.v" \
"../../../../Router.srcs/sources_1/new/Output_Port.v" \
"../../../../Router.srcs/sources_1/new/Output_Ports.v" \
"../../../../Router.srcs/sources_1/new/Router.v" \

sv xil_defaultlib  \
"../../../../Router.srcs/sim_1/new/Test.sv" \
"../../../../Router.srcs/sim_1/new/router_io.sv" \
"../../../../Router.srcs/sim_1/new/router_test_top.sv" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
