This is a single cycle implementation of MIPS architecture in Verilog.
