

Microchip MPLAB XC8 Assembler V2.31 build 20201012212115 
                                                                                               Fri Jan  8 15:29:04 2021

Microchip MPLAB XC8 C Compiler v2.31 (Free license) build 20201012212115 Og1 
     1                           	processor	18F46K22
     2                           	fnconf	rparam,??,?,0
     3                           	pagewidth 120
     4                           	opt	flic
     5                           	psect	cinit,global,reloc=2,class=CODE,delta=1
     6                           	psect	cstackCOMRAM,global,class=COMRAM,space=1,delta=1,lowdata,noexec
     7                           	psect	text0,global,reloc=2,class=CODE,delta=1
     8                           	psect	text1,global,reloc=2,class=CODE,delta=1
     9                           	psect	intsave_regs,global,class=BIGRAM,space=1,delta=1,noexec
    10                           	psect	rparam,global,class=COMRAM,space=1,delta=1,noexec
    11                           	psect	idloc,global,abs,ovrld,class=IDLOC,space=5,delta=1,noexec
    12                           	psect	config,global,abs,ovrld,class=CONFIG,space=4,delta=1,noexec
    13  0000                     
    14                           ; Version 2.20
    15                           ; Generated 05/05/2020 GMT
    16                           ; 
    17                           ; Copyright Â© 2020, Microchip Technology Inc. and its subsidiaries ("Microchip")
    18                           ; All rights reserved.
    19                           ; 
    20                           ; This software is developed by Microchip Technology Inc. and its subsidiaries ("Microch
      +                          ip").
    21                           ; 
    22                           ; Redistribution and use in source and binary forms, with or without modification, are
    23                           ; permitted provided that the following conditions are met:
    24                           ; 
    25                           ;     1. Redistributions of source code must retain the above copyright notice, this lis
      +                          t of
    26                           ;        conditions and the following disclaimer.
    27                           ; 
    28                           ;     2. Redistributions in binary form must reproduce the above copyright notice, this 
      +                          list
    29                           ;        of conditions and the following disclaimer in the documentation and/or other
    30                           ;        materials provided with the distribution.
    31                           ; 
    32                           ;     3. Microchip's name may not be used to endorse or promote products derived from th
      +                          is
    33                           ;        software without specific prior written permission.
    34                           ; 
    35                           ; THIS SOFTWARE IS PROVIDED BY MICROCHIP "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES,
    36                           ; INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS F
      +                          OR
    37                           ; PURPOSE ARE DISCLAIMED.  IN NO EVENT SHALL MICROCHIP BE LIABLE FOR ANY DIRECT, INDIREC
      +                          T,
    38                           ; INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING BUT NOT LIMITED TO
    39                           ; PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA OR PROFITS; OR BUSINESS
    40                           ; INTERRUPTION) HOWSOEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, ST
      +                          RICT
    41                           ; LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE U
      +                          SE OF
    42                           ; THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
    43                           ; 
    44                           ; 
    45                           ; Code-generator required, PIC18F46K22 Definitions
    46                           ; 
    47                           ; SFR Addresses
    48  0000                     _LATB	set	3978
    49  0000                     _TRISB	set	3987
    50                           
    51                           ; #config settings
    52                           
    53                           	psect	cinit
    54  00FFB2                     __pcinit:
    55                           	callstack 0
    56  00FFB2                     start_initialization:
    57                           	callstack 0
    58  00FFB2                     __initialization:
    59                           	callstack 0
    60  00FFB2                     end_of_initialization:
    61                           	callstack 0
    62  00FFB2                     __end_of__initialization:
    63                           	callstack 0
    64  00FFB2  0100               	movlb	0
    65  00FFB4  EFE9  F07F         	goto	_main	;jump to C main() function
    66                           
    67                           	psect	cstackCOMRAM
    68  000001                     __pcstackCOMRAM:
    69                           	callstack 0
    70  000001                     ??_delay_1sec:
    71  000001                     
    72                           ; 1 bytes @ 0x0
    73  000001                     	ds	2
    74  000003                     
    75                           ; 1 bytes @ 0x2
    76 ;;
    77 ;;Main: autosize = 0, tempsize = 0, incstack = 0, save=0
    78 ;;
    79 ;; *************** function _main *****************
    80 ;; Defined at:
    81 ;;		line 85 in file "main.c"
    82 ;; Parameters:    Size  Location     Type
    83 ;;		None
    84 ;; Auto vars:     Size  Location     Type
    85 ;;		None
    86 ;; Return value:  Size  Location     Type
    87 ;;                  1    wreg      void 
    88 ;; Registers used:
    89 ;;		wreg, status,2, cstack
    90 ;; Tracked objects:
    91 ;;		On entry : 0/0
    92 ;;		On exit  : 0/0
    93 ;;		Unchanged: 0/0
    94 ;; Data sizes:     COMRAM   BANK0   BANK1   BANK2   BANK3   BANK4   BANK5   BANK6   BANK7   BANK8   BANK9  BANK10  BANK1
      +1  BANK12  BANK13  BANK14  BANK15
    95 ;;      Params:         0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
    96 ;;      Locals:         0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
    97 ;;      Temps:          0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
    98 ;;      Totals:         0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
    99 ;;Total ram usage:        0 bytes
   100 ;; Hardware stack levels required when called:    1
   101 ;; This function calls:
   102 ;;		_delay_1sec
   103 ;; This function is called by:
   104 ;;		Startup code after reset
   105 ;; This function uses a non-reentrant model
   106 ;;
   107                           
   108                           	psect	text0
   109  00FFD2                     __ptext0:
   110                           	callstack 0
   111  00FFD2                     _main:
   112                           	callstack 30
   113  00FFD2                     
   114                           ;main.c: 86:     __nop();
   115  00FFD2  F000               	nop	
   116  00FFD4                     
   117                           ;main.c: 87:     TRISB= 0;
   118  00FFD4  0E00               	movlw	0
   119  00FFD6  6E93               	movwf	147,c	;volatile
   120  00FFD8                     l16:
   121                           
   122                           ;main.c: 89:         LATB = 0b0001;
   123  00FFD8  0E01               	movlw	1
   124  00FFDA  6E8A               	movwf	138,c	;volatile
   125  00FFDC                     
   126                           ;main.c: 90:         delay_1sec();
   127  00FFDC  ECDC  F07F         	call	_delay_1sec	;wreg free
   128  00FFE0                     
   129                           ;main.c: 91:         LATB = 0b0010;
   130  00FFE0  0E02               	movlw	2
   131  00FFE2  6E8A               	movwf	138,c	;volatile
   132                           
   133                           ;main.c: 92:         delay_1sec();
   134  00FFE4  ECDC  F07F         	call	_delay_1sec	;wreg free
   135  00FFE8                     
   136                           ;main.c: 93:         LATB = 0b0100;
   137  00FFE8  0E04               	movlw	4
   138  00FFEA  6E8A               	movwf	138,c	;volatile
   139  00FFEC                     
   140                           ;main.c: 94:         delay_1sec();
   141  00FFEC  ECDC  F07F         	call	_delay_1sec	;wreg free
   142                           
   143                           ;main.c: 95:         LATB = 0b1000;
   144  00FFF0  0E08               	movlw	8
   145  00FFF2  6E8A               	movwf	138,c	;volatile
   146  00FFF4                     
   147                           ;main.c: 96:         delay_1sec();
   148  00FFF4  ECDC  F07F         	call	_delay_1sec	;wreg free
   149  00FFF8  EFEC  F07F         	goto	l16
   150  00FFFC  EF00  F000         	goto	start
   151  010000                     __end_of_main:
   152                           	callstack 0
   153                           
   154 ;; *************** function _delay_1sec *****************
   155 ;; Defined at:
   156 ;;		line 82 in file "main.c"
   157 ;; Parameters:    Size  Location     Type
   158 ;;		None
   159 ;; Auto vars:     Size  Location     Type
   160 ;;		None
   161 ;; Return value:  Size  Location     Type
   162 ;;                  1    wreg      void 
   163 ;; Registers used:
   164 ;;		wreg
   165 ;; Tracked objects:
   166 ;;		On entry : 0/0
   167 ;;		On exit  : 0/0
   168 ;;		Unchanged: 0/0
   169 ;; Data sizes:     COMRAM   BANK0   BANK1   BANK2   BANK3   BANK4   BANK5   BANK6   BANK7   BANK8   BANK9  BANK10  BANK1
      +1  BANK12  BANK13  BANK14  BANK15
   170 ;;      Params:         0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
   171 ;;      Locals:         0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
   172 ;;      Temps:          2       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
   173 ;;      Totals:         2       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
   174 ;;Total ram usage:        2 bytes
   175 ;; Hardware stack levels used:    1
   176 ;; This function calls:
   177 ;;		Nothing
   178 ;; This function is called by:
   179 ;;		_main
   180 ;; This function uses a non-reentrant model
   181 ;;
   182                           
   183                           	psect	text1
   184  00FFB8                     __ptext1:
   185                           	callstack 0
   186  00FFB8                     _delay_1sec:
   187                           	callstack 30
   188  00FFB8                     
   189                           ;main.c: 83:     _delay((unsigned long)((999996)*(1000000UL/4000000.0)));
   190  00FFB8  0E02               	movlw	2
   191  00FFBA  6E02               	movwf	(??_delay_1sec+1)^0,c
   192  00FFBC  0E45               	movlw	69
   193  00FFBE  6E01               	movwf	??_delay_1sec^0,c
   194  00FFC0  0EA9               	movlw	169
   195  00FFC2                     u17:
   196  00FFC2  2EE8               	decfsz	wreg,f,c
   197  00FFC4  D7FE               	bra	u17
   198  00FFC6  2E01               	decfsz	??_delay_1sec^0,f,c
   199  00FFC8  D7FC               	bra	u17
   200  00FFCA  2E02               	decfsz	(??_delay_1sec+1)^0,f,c
   201  00FFCC  D7FA               	bra	u17
   202  00FFCE  D000               	nop2	
   203  00FFD0  0012               	return		;funcret
   204  00FFD2                     __end_of_delay_1sec:
   205                           	callstack 0
   206  0000                     
   207                           	psect	rparam
   208  0000                     
   209                           	psect	idloc
   210                           
   211                           ;Config register IDLOC0 @ 0x200000
   212                           ;	unspecified, using default values
   213  200000                     	org	2097152
   214  200000  FF                 	db	255
   215                           
   216                           ;Config register IDLOC1 @ 0x200001
   217                           ;	unspecified, using default values
   218  200001                     	org	2097153
   219  200001  FF                 	db	255
   220                           
   221                           ;Config register IDLOC2 @ 0x200002
   222                           ;	unspecified, using default values
   223  200002                     	org	2097154
   224  200002  FF                 	db	255
   225                           
   226                           ;Config register IDLOC3 @ 0x200003
   227                           ;	unspecified, using default values
   228  200003                     	org	2097155
   229  200003  FF                 	db	255
   230                           
   231                           ;Config register IDLOC4 @ 0x200004
   232                           ;	unspecified, using default values
   233  200004                     	org	2097156
   234  200004  FF                 	db	255
   235                           
   236                           ;Config register IDLOC5 @ 0x200005
   237                           ;	unspecified, using default values
   238  200005                     	org	2097157
   239  200005  FF                 	db	255
   240                           
   241                           ;Config register IDLOC6 @ 0x200006
   242                           ;	unspecified, using default values
   243  200006                     	org	2097158
   244  200006  FF                 	db	255
   245                           
   246                           ;Config register IDLOC7 @ 0x200007
   247                           ;	unspecified, using default values
   248  200007                     	org	2097159
   249  200007  FF                 	db	255
   250                           
   251                           	psect	config
   252                           
   253                           ; Padding undefined space
   254  300000                     	org	3145728
   255  300000  FF                 	db	255
   256                           
   257                           ;Config register CONFIG1H @ 0x300001
   258                           ;	Oscillator Selection bits
   259                           ;	FOSC = INTIO7, Internal oscillator block, CLKOUT function on OSC2
   260                           ;	4X PLL Enable
   261                           ;	PLLCFG = OFF, Oscillator used directly
   262                           ;	Primary clock enable bit
   263                           ;	PRICLKEN = ON, Primary clock is always enabled
   264                           ;	Fail-Safe Clock Monitor Enable bit
   265                           ;	FCMEN = OFF, Fail-Safe Clock Monitor disabled
   266                           ;	Internal/External Oscillator Switchover bit
   267                           ;	IESO = OFF, Oscillator Switchover mode disabled
   268  300001                     	org	3145729
   269  300001  29                 	db	41
   270                           
   271                           ;Config register CONFIG2L @ 0x300002
   272                           ;	Power-up Timer Enable bit
   273                           ;	PWRTEN = OFF, Power up timer disabled
   274                           ;	Brown-out Reset Enable bits
   275                           ;	BOREN = SBORDIS, Brown-out Reset enabled in hardware only (SBOREN is disabled)
   276                           ;	Brown Out Reset Voltage bits
   277                           ;	BORV = 190, VBOR set to 1.90 V nominal
   278  300002                     	org	3145730
   279  300002  1F                 	db	31
   280                           
   281                           ;Config register CONFIG2H @ 0x300003
   282                           ;	Watchdog Timer Enable bits
   283                           ;	WDTEN = OFF, Watch dog timer is always disabled. SWDTEN has no effect.
   284                           ;	Watchdog Timer Postscale Select bits
   285                           ;	WDTPS = 32768, 1:32768
   286  300003                     	org	3145731
   287  300003  3C                 	db	60
   288                           
   289                           ; Padding undefined space
   290  300004                     	org	3145732
   291  300004  FF                 	db	255
   292                           
   293                           ;Config register CONFIG3H @ 0x300005
   294                           ;	CCP2 MUX bit
   295                           ;	CCP2MX = PORTC1, CCP2 input/output is multiplexed with RC1
   296                           ;	PORTB A/D Enable bit
   297                           ;	PBADEN = OFF, PORTB<5:0> pins are configured as digital I/O on Reset
   298                           ;	P3A/CCP3 Mux bit
   299                           ;	CCP3MX = PORTB5, P3A/CCP3 input/output is multiplexed with RB5
   300                           ;	HFINTOSC Fast Start-up
   301                           ;	HFOFST = ON, HFINTOSC output and ready status are not delayed by the oscillator stable
      +                           status
   302                           ;	Timer3 Clock input mux bit
   303                           ;	T3CMX = PORTC0, T3CKI is on RC0
   304                           ;	ECCP2 B output mux bit
   305                           ;	P2BMX = PORTD2, P2B is on RD2
   306                           ;	MCLR Pin Enable bit
   307                           ;	MCLRE = EXTMCLR, MCLR pin enabled, RE3 input pin disabled
   308  300005                     	org	3145733
   309  300005  BD                 	db	189
   310                           
   311                           ;Config register CONFIG4L @ 0x300006
   312                           ;	Stack Full/Underflow Reset Enable bit
   313                           ;	STVREN = ON, Stack full/underflow will cause Reset
   314                           ;	Single-Supply ICSP Enable bit
   315                           ;	LVP = OFF, Single-Supply ICSP disabled
   316                           ;	Extended Instruction Set Enable bit
   317                           ;	XINST = OFF, Instruction set extension and Indexed Addressing mode disabled (Legacy mo
      +                          de)
   318                           ;	Background Debug
   319                           ;	DEBUG = 0x1, unprogrammed default
   320  300006                     	org	3145734
   321  300006  81                 	db	129
   322                           
   323                           ; Padding undefined space
   324  300007                     	org	3145735
   325  300007  FF                 	db	255
   326                           
   327                           ;Config register CONFIG5L @ 0x300008
   328                           ;	Code Protection Block 0
   329                           ;	CP0 = OFF, Block 0 (000800-003FFFh) not code-protected
   330                           ;	Code Protection Block 1
   331                           ;	CP1 = OFF, Block 1 (004000-007FFFh) not code-protected
   332                           ;	Code Protection Block 2
   333                           ;	CP2 = OFF, Block 2 (008000-00BFFFh) not code-protected
   334                           ;	Code Protection Block 3
   335                           ;	CP3 = OFF, Block 3 (00C000-00FFFFh) not code-protected
   336  300008                     	org	3145736
   337  300008  0F                 	db	15
   338                           
   339                           ;Config register CONFIG5H @ 0x300009
   340                           ;	Boot Block Code Protection bit
   341                           ;	CPB = OFF, Boot block (000000-0007FFh) not code-protected
   342                           ;	Data EEPROM Code Protection bit
   343                           ;	CPD = OFF, Data EEPROM not code-protected
   344  300009                     	org	3145737
   345  300009  C0                 	db	192
   346                           
   347                           ;Config register CONFIG6L @ 0x30000A
   348                           ;	Write Protection Block 0
   349                           ;	WRT0 = OFF, Block 0 (000800-003FFFh) not write-protected
   350                           ;	Write Protection Block 1
   351                           ;	WRT1 = OFF, Block 1 (004000-007FFFh) not write-protected
   352                           ;	Write Protection Block 2
   353                           ;	WRT2 = OFF, Block 2 (008000-00BFFFh) not write-protected
   354                           ;	Write Protection Block 3
   355                           ;	WRT3 = OFF, Block 3 (00C000-00FFFFh) not write-protected
   356  30000A                     	org	3145738
   357  30000A  0F                 	db	15
   358                           
   359                           ;Config register CONFIG6H @ 0x30000B
   360                           ;	Configuration Register Write Protection bit
   361                           ;	WRTC = OFF, Configuration registers (300000-3000FFh) not write-protected
   362                           ;	Boot Block Write Protection bit
   363                           ;	WRTB = OFF, Boot Block (000000-0007FFh) not write-protected
   364                           ;	Data EEPROM Write Protection bit
   365                           ;	WRTD = OFF, Data EEPROM not write-protected
   366  30000B                     	org	3145739
   367  30000B  E0                 	db	224
   368                           
   369                           ;Config register CONFIG7L @ 0x30000C
   370                           ;	Table Read Protection Block 0
   371                           ;	EBTR0 = OFF, Block 0 (000800-003FFFh) not protected from table reads executed in other
      +                           blocks
   372                           ;	Table Read Protection Block 1
   373                           ;	EBTR1 = OFF, Block 1 (004000-007FFFh) not protected from table reads executed in other
      +                           blocks
   374                           ;	Table Read Protection Block 2
   375                           ;	EBTR2 = OFF, Block 2 (008000-00BFFFh) not protected from table reads executed in other
      +                           blocks
   376                           ;	Table Read Protection Block 3
   377                           ;	EBTR3 = OFF, Block 3 (00C000-00FFFFh) not protected from table reads executed in other
      +                           blocks
   378  30000C                     	org	3145740
   379  30000C  0F                 	db	15
   380                           
   381                           ;Config register CONFIG7H @ 0x30000D
   382                           ;	Boot Block Table Read Protection bit
   383                           ;	EBTRB = OFF, Boot Block (000000-0007FFh) not protected from table reads executed in ot
      +                          her blocks
   384  30000D                     	org	3145741
   385  30000D  40                 	db	64
   386                           tosu	equ	0xFFF
   387                           tosh	equ	0xFFE
   388                           tosl	equ	0xFFD
   389                           stkptr	equ	0xFFC
   390                           pclatu	equ	0xFFB
   391                           pclath	equ	0xFFA
   392                           pcl	equ	0xFF9
   393                           tblptru	equ	0xFF8
   394                           tblptrh	equ	0xFF7
   395                           tblptrl	equ	0xFF6
   396                           tablat	equ	0xFF5
   397                           prodh	equ	0xFF4
   398                           prodl	equ	0xFF3
   399                           indf0	equ	0xFEF
   400                           postinc0	equ	0xFEE
   401                           postdec0	equ	0xFED
   402                           preinc0	equ	0xFEC
   403                           plusw0	equ	0xFEB
   404                           fsr0h	equ	0xFEA
   405                           fsr0l	equ	0xFE9
   406                           wreg	equ	0xFE8
   407                           indf1	equ	0xFE7
   408                           postinc1	equ	0xFE6
   409                           postdec1	equ	0xFE5
   410                           preinc1	equ	0xFE4
   411                           plusw1	equ	0xFE3
   412                           fsr1h	equ	0xFE2
   413                           fsr1l	equ	0xFE1
   414                           bsr	equ	0xFE0
   415                           indf2	equ	0xFDF
   416                           postinc2	equ	0xFDE
   417                           postdec2	equ	0xFDD
   418                           preinc2	equ	0xFDC
   419                           plusw2	equ	0xFDB
   420                           fsr2h	equ	0xFDA
   421                           fsr2l	equ	0xFD9
   422                           status	equ	0xFD8

Data Sizes:
    Strings     0
    Constant    0
    Data        0
    BSS         0
    Persistent  0
    Stack       0

Auto Spaces:
    Space          Size  Autos    Used
    COMRAM           95      2       2
    BANK0           160      0       0
    BANK1           256      0       0
    BANK2           256      0       0
    BANK3           256      0       0
    BANK4           256      0       0
    BANK5           256      0       0
    BANK6           256      0       0
    BANK7           256      0       0
    BANK8           256      0       0
    BANK9           256      0       0
    BANK10          256      0       0
    BANK11          256      0       0
    BANK12          256      0       0
    BANK13          256      0       0
    BANK14          256      0       0
    BANK15           56      0       0

Pointer List with Targets:

    None.

Critical Paths under _main in COMRAM

    _main->_delay_1sec

Critical Paths under _main in BANK0

    None.

Critical Paths under _main in BANK1

    None.

Critical Paths under _main in BANK2

    None.

Critical Paths under _main in BANK3

    None.

Critical Paths under _main in BANK4

    None.

Critical Paths under _main in BANK5

    None.

Critical Paths under _main in BANK6

    None.

Critical Paths under _main in BANK7

    None.

Critical Paths under _main in BANK8

    None.

Critical Paths under _main in BANK9

    None.

Critical Paths under _main in BANK10

    None.

Critical Paths under _main in BANK11

    None.

Critical Paths under _main in BANK12

    None.

Critical Paths under _main in BANK13

    None.

Critical Paths under _main in BANK14

    None.

Critical Paths under _main in BANK15

    None.

Call Graph Tables:

 ---------------------------------------------------------------------------------
 (Depth) Function   	        Calls       Base Space   Used Autos Params    Refs
 ---------------------------------------------------------------------------------
 (0) _main                                                 0     0      0       0
                         _delay_1sec
 ---------------------------------------------------------------------------------
 (1) _delay_1sec                                           2     2      0       0
                                              0 COMRAM     2     2      0
 ---------------------------------------------------------------------------------
 Estimated maximum stack depth 1
 ---------------------------------------------------------------------------------

 Call Graph Graphs:

 _main (ROOT)
   _delay_1sec

 Address spaces:
Name               Size   Autos  Total    Cost      Usage
BITCOMRAM           5F      0       0       0        0.0%
EEDATA             400      0       0       0        0.0%
NULL                 0      0       0       0        0.0%
CODE                 0      0       0       0        0.0%
COMRAM              5F      2       2       1        2.1%
STACK                0      0       0       2        0.0%
DATA                 0      0       0       3        0.0%
BITBANK0            A0      0       0       4        0.0%
BANK0               A0      0       0       5        0.0%
BITBANK1           100      0       0       6        0.0%
BANK1              100      0       0       7        0.0%
BITBANK2           100      0       0       8        0.0%
BANK2              100      0       0       9        0.0%
BITBANK3           100      0       0      10        0.0%
BANK3              100      0       0      11        0.0%
ABS                  0      0       0      12        0.0%
BITBANK4           100      0       0      13        0.0%
BANK4              100      0       0      14        0.0%
BITBANK5           100      0       0      15        0.0%
BANK5              100      0       0      16        0.0%
BITBANK6           100      0       0      17        0.0%
BANK6              100      0       0      18        0.0%
BITBANK7           100      0       0      19        0.0%
BANK7              100      0       0      20        0.0%
BITBANK8           100      0       0      21        0.0%
BANK8              100      0       0      22        0.0%
BITBANK9           100      0       0      23        0.0%
BANK9              100      0       0      24        0.0%
BITBANK10          100      0       0      25        0.0%
BANK10             100      0       0      26        0.0%
BITBANK11          100      0       0      27        0.0%
BANK11             100      0       0      28        0.0%
BITBANK12          100      0       0      29        0.0%
BANK12             100      0       0      30        0.0%
BITBANK13          100      0       0      31        0.0%
BANK13             100      0       0      32        0.0%
BITBANK14          100      0       0      33        0.0%
BANK14             100      0       0      34        0.0%
BITBANK15           38      0       0      35        0.0%
BANK15              38      0       0      36        0.0%
BIGRAM             F37      0       0      37        0.0%
BITSFR_1             0      0       0     200        0.0%
SFR_1                0      0       0     200        0.0%
BITSFR               0      0       0     200        0.0%
SFR                  0      0       0     200        0.0%


Microchip Technology PIC18 Macro Assembler V2.31 build 20201012212115 
Symbol Table                                                                                   Fri Jan  8 15:29:04 2021

                     l11 FFD0                       l16 FFD8                       u17 FFC2  
                    l701 FFDC                      l703 FFE0                      l705 FFE8  
                    l707 FFEC                      l709 FFF4                      l695 FFB8  
                    l697 FFD2                      l699 FFD4                      wreg 000FE8  
                   _LATB 000F8A                     _main FFD2                     start 0000  
           ___param_bank 000000                    ?_main 0001                    _TRISB 000F93  
        __initialization FFB2             __end_of_main 0000                   ??_main 0003  
          __activetblptr 000000               __accesstop 0060  __end_of__initialization FFB2  
          ___rparam_used 000001           __pcstackCOMRAM 0001               _delay_1sec FFB8  
                __Hparam 0000                  __Lparam 0000                  __pcinit FFB2  
                __ramtop 1000                  __ptext0 FFD2                  __ptext1 FFB8  
   end_of_initialization FFB2              ?_delay_1sec 0001      __size_of_delay_1sec 001A  
    start_initialization FFB2             ??_delay_1sec 0001       __end_of_delay_1sec FFD2  
               __Hrparam 0000                 __Lrparam 0000            __size_of_main 002E  
