

Implementation tool: Xilinx Vivado v.2017.2
Project:             hipacc_project
Solution:            solution1
Device target:       xc7z020clg484-1
Report date:         Sat Apr 14 18:04:41 CEST 2018

#=== Post-Implementation Resource usage ===
SLICE:         1317
LUT:           2600
FF:            3839
DSP:             48
BRAM:            16
SRL:            129
#=== Final timing ===
CP required:    10.000
CP achieved post-synthesis:    6.912
CP achieved post-implementation:    8.448
Timing met
