{
  "constraints__clocks__count": 1,
  "constraints__clocks__details": [
    "clk: 2000.0000"
  ],
  "cts__clock__skew__hold": 4.138,
  "cts__clock__skew__hold__post_repair": 4.6139,
  "cts__clock__skew__hold__pre_repair": 4.6139,
  "cts__clock__skew__setup": 4.138,
  "cts__clock__skew__setup__post_repair": 4.6139,
  "cts__clock__skew__setup__pre_repair": 4.6139,
  "cts__design__instance__area": 227.1856,
  "cts__design__instance__area__macros": 0.0,
  "cts__design__instance__area__macros__post_repair": 0.0,
  "cts__design__instance__area__macros__pre_repair": 0.0,
  "cts__design__instance__area__post_repair": 227.1856,
  "cts__design__instance__area__pre_repair": 227.1856,
  "cts__design__instance__area__stdcell": 227.1856,
  "cts__design__instance__area__stdcell__post_repair": 227.1856,
  "cts__design__instance__area__stdcell__pre_repair": 227.1856,
  "cts__design__instance__count": 339,
  "cts__design__instance__count__hold_buffer": 0,
  "cts__design__instance__count__macros": 0,
  "cts__design__instance__count__macros__post_repair": 0,
  "cts__design__instance__count__macros__pre_repair": 0,
  "cts__design__instance__count__post_repair": 339,
  "cts__design__instance__count__pre_repair": 339,
  "cts__design__instance__count__setup_buffer": 0,
  "cts__design__instance__count__stdcell": 339,
  "cts__design__instance__count__stdcell__post_repair": 339,
  "cts__design__instance__count__stdcell__pre_repair": 339,
  "cts__design__instance__displacement__max": 0.0,
  "cts__design__instance__displacement__mean": 0.0,
  "cts__design__instance__displacement__total": 0.0,
  "cts__design__instance__utilization": 0.1023,
  "cts__design__instance__utilization__post_repair": 0.1023,
  "cts__design__instance__utilization__pre_repair": 0.1023,
  "cts__design__instance__utilization__stdcell": 0.1023,
  "cts__design__instance__utilization__stdcell__post_repair": 0.1023,
  "cts__design__instance__utilization__stdcell__pre_repair": 0.1023,
  "cts__design__io": 54,
  "cts__design__io__post_repair": 54,
  "cts__design__io__pre_repair": 54,
  "cts__design__violations": 0,
  "cts__power__internal__total": 0.0,
  "cts__power__internal__total__post_repair": 0.0,
  "cts__power__internal__total__pre_repair": 0.0,
  "cts__power__leakage__total": 0.0,
  "cts__power__leakage__total__post_repair": 0.0,
  "cts__power__leakage__total__pre_repair": 0.0,
  "cts__power__switching__total": 0.0,
  "cts__power__switching__total__post_repair": 0.0,
  "cts__power__switching__total__pre_repair": 0.0,
  "cts__power__total": 0.0001,
  "cts__power__total__post_repair": 0.0001,
  "cts__power__total__pre_repair": 0.0001,
  "cts__route__wirelength__estimated": 2221.3475,
  "cts__timing__drv__hold_violation_count": 0,
  "cts__timing__drv__hold_violation_count__post_repair": 0,
  "cts__timing__drv__hold_violation_count__pre_repair": 0,
  "cts__timing__drv__max_cap": 0,
  "cts__timing__drv__max_cap__post_repair": 0,
  "cts__timing__drv__max_cap__pre_repair": 0,
  "cts__timing__drv__max_cap_limit": 0.9628,
  "cts__timing__drv__max_cap_limit__post_repair": 0.9643,
  "cts__timing__drv__max_cap_limit__pre_repair": 0.9643,
  "cts__timing__drv__max_fanout": 0,
  "cts__timing__drv__max_fanout__post_repair": 0,
  "cts__timing__drv__max_fanout__pre_repair": 0,
  "cts__timing__drv__max_fanout_limit": 1.0000000150474662e+30,
  "cts__timing__drv__max_fanout_limit__post_repair": 1.0000000150474662e+30,
  "cts__timing__drv__max_fanout_limit__pre_repair": 1.0000000150474662e+30,
  "cts__timing__drv__max_slew": 0,
  "cts__timing__drv__max_slew__post_repair": 0,
  "cts__timing__drv__max_slew__pre_repair": 0,
  "cts__timing__drv__max_slew_limit": 0.9665,
  "cts__timing__drv__max_slew_limit__post_repair": 0.9652,
  "cts__timing__drv__max_slew_limit__pre_repair": 0.9652,
  "cts__timing__drv__setup_violation_count": 0,
  "cts__timing__drv__setup_violation_count__post_repair": 0,
  "cts__timing__drv__setup_violation_count__pre_repair": 0,
  "cts__timing__setup__tns": 0.0,
  "cts__timing__setup__tns__post_repair": 0.0,
  "cts__timing__setup__tns__pre_repair": 0.0,
  "cts__timing__setup__ws": 666.96,
  "cts__timing__setup__ws__post_repair": 666.89,
  "cts__timing__setup__ws__pre_repair": 666.89,
  "detailedplace__cpu__total": 3.15,
  "detailedplace__design__instance__area": 224.1238,
  "detailedplace__design__instance__area__macros": 0.0,
  "detailedplace__design__instance__area__stdcell": 224.1238,
  "detailedplace__design__instance__count": 334,
  "detailedplace__design__instance__count__macros": 0,
  "detailedplace__design__instance__count__stdcell": 334,
  "detailedplace__design__instance__displacement__max": 3.78,
  "detailedplace__design__instance__displacement__mean": 0.5285,
  "detailedplace__design__instance__displacement__total": 235.8385,
  "detailedplace__design__instance__utilization": 0.101,
  "detailedplace__design__instance__utilization__stdcell": 0.101,
  "detailedplace__design__io": 54,
  "detailedplace__design__violations": 0,
  "detailedplace__mem__peak": 292052.0,
  "detailedplace__power__internal__total": 0.0,
  "detailedplace__power__leakage__total": 0.0,
  "detailedplace__power__switching__total": 0.0,
  "detailedplace__power__total": 0.0001,
  "detailedplace__route__wirelength__estimated": 2302.965,
  "detailedplace__runtime__total": "0:03.42",
  "detailedplace__timing__drv__hold_violation_count": 0,
  "detailedplace__timing__drv__max_cap": 0,
  "detailedplace__timing__drv__max_cap_limit": 0.9643,
  "detailedplace__timing__drv__max_fanout": 0,
  "detailedplace__timing__drv__max_fanout_limit": 1.0000000150474662e+30,
  "detailedplace__timing__drv__max_slew": 0,
  "detailedplace__timing__drv__max_slew_limit": 0.7907,
  "detailedplace__timing__drv__setup_violation_count": 0,
  "detailedplace__timing__setup__tns": 0.0,
  "detailedplace__timing__setup__ws": 687.35,
  "detailedroute__route__drc_errors": 0,
  "detailedroute__route__drc_errors__iter:1": 388,
  "detailedroute__route__drc_errors__iter:2": 67,
  "detailedroute__route__drc_errors__iter:3": 51,
  "detailedroute__route__drc_errors__iter:4": 9,
  "detailedroute__route__drc_errors__iter:5": 1,
  "detailedroute__route__drc_errors__iter:6": 0,
  "detailedroute__route__net": 375,
  "detailedroute__route__net__special": 2,
  "detailedroute__route__vias": 2643,
  "detailedroute__route__vias__multicut": 0,
  "detailedroute__route__vias__singlecut": 2643,
  "detailedroute__route__wirelength": 2702,
  "detailedroute__route__wirelength__iter:1": 2739,
  "detailedroute__route__wirelength__iter:2": 2710,
  "detailedroute__route__wirelength__iter:3": 2704,
  "detailedroute__route__wirelength__iter:4": 2704,
  "detailedroute__route__wirelength__iter:5": 2702,
  "detailedroute__route__wirelength__iter:6": 2702,
  "finish__clock__skew__hold": 1.8527,
  "finish__clock__skew__setup": 4.4259,
  "finish__cpu__total": 4.19,
  "finish__design__instance__area": 227.1856,
  "finish__design__instance__area__macros": 0.0,
  "finish__design__instance__area__stdcell": 227.1856,
  "finish__design__instance__count": 339,
  "finish__design__instance__count__macros": 0,
  "finish__design__instance__count__stdcell": 339,
  "finish__design__instance__utilization": 0.1023,
  "finish__design__instance__utilization__stdcell": 0.1023,
  "finish__design__io": 54,
  "finish__mem__peak": 349124.0,
  "finish__power__internal__total": 0.0,
  "finish__power__leakage__total": 0.0,
  "finish__power__switching__total": 0.0,
  "finish__power__total": 0.0001,
  "finish__runtime__total": "0:04.90",
  "finish__timing__drv__hold_violation_count": 0.0,
  "finish__timing__drv__max_cap": 0,
  "finish__timing__drv__max_cap_limit": 0.9776,
  "finish__timing__drv__max_fanout": 0,
  "finish__timing__drv__max_fanout_limit": 1.0000000150474662e+30,
  "finish__timing__drv__max_slew": 0,
  "finish__timing__drv__max_slew_limit": 0.9762,
  "finish__timing__drv__setup_violation_count": 0.0,
  "finish__timing__setup__tns": 0.0,
  "finish__timing__setup__ws": 819.53,
  "finish__timing__wns_percent_delay": 105.003745,
  "floorplan__cpu__total": 3.02,
  "floorplan__design__instance__area": 164.1125,
  "floorplan__design__instance__area__macros": 0.0,
  "floorplan__design__instance__area__stdcell": 164.1125,
  "floorplan__design__instance__count": 281,
  "floorplan__design__instance__count__macros": 0,
  "floorplan__design__instance__count__stdcell": 281,
  "floorplan__design__instance__utilization": 0.0739,
  "floorplan__design__instance__utilization__stdcell": 0.0739,
  "floorplan__design__io": 54,
  "floorplan__mem__peak": 284660.0,
  "floorplan__power__internal__total": 0.0,
  "floorplan__power__leakage__total": 0.0,
  "floorplan__power__switching__total": 0.0,
  "floorplan__power__total": 0.0,
  "floorplan__runtime__total": "0:03.27",
  "floorplan__timing__setup__tns": 0.0,
  "floorplan__timing__setup__ws": 908.46,
  "globalplace__design__instance__area": 164.1125,
  "globalplace__design__instance__area__macros": 0.0,
  "globalplace__design__instance__area__stdcell": 164.1125,
  "globalplace__design__instance__count": 281,
  "globalplace__design__instance__count__macros": 0,
  "globalplace__design__instance__count__stdcell": 281,
  "globalplace__design__instance__utilization": 0.0739,
  "globalplace__design__instance__utilization__stdcell": 0.0739,
  "globalplace__design__io": 54,
  "globalplace__power__internal__total": 0.0,
  "globalplace__power__leakage__total": 0.0,
  "globalplace__power__switching__total": 0.0,
  "globalplace__power__total": 0.0,
  "globalplace__timing__setup__tns": 0.0,
  "globalplace__timing__setup__ws": 107.58,
  "globalroute__clock__skew__hold": 4.0508,
  "globalroute__clock__skew__setup": 4.0508,
  "globalroute__design__instance__area": 227.1856,
  "globalroute__design__instance__area__macros": 0.0,
  "globalroute__design__instance__area__stdcell": 227.1856,
  "globalroute__design__instance__count": 339,
  "globalroute__design__instance__count__macros": 0,
  "globalroute__design__instance__count__stdcell": 339,
  "globalroute__design__instance__utilization": 0.1023,
  "globalroute__design__instance__utilization__stdcell": 0.1023,
  "globalroute__design__io": 54,
  "globalroute__power__internal__total": 0.0,
  "globalroute__power__leakage__total": 0.0,
  "globalroute__power__switching__total": 0.0,
  "globalroute__power__total": 0.0001,
  "globalroute__timing__clock__slack": 604.665,
  "globalroute__timing__drv__hold_violation_count": 0,
  "globalroute__timing__drv__max_cap": 0,
  "globalroute__timing__drv__max_cap_limit": 0.9509,
  "globalroute__timing__drv__max_fanout": 0,
  "globalroute__timing__drv__max_fanout_limit": 1.0000000150474662e+30,
  "globalroute__timing__drv__max_slew": 0,
  "globalroute__timing__drv__max_slew_limit": 0.9638,
  "globalroute__timing__drv__setup_violation_count": 0,
  "globalroute__timing__setup__tns": 0.0,
  "globalroute__timing__setup__ws": 604.67,
  "placeopt__cpu__total": 3.33,
  "placeopt__design__instance__area": 224.1238,
  "placeopt__design__instance__area__macros": 0.0,
  "placeopt__design__instance__area__macros__pre_opt": 0.0,
  "placeopt__design__instance__area__pre_opt": 164.1125,
  "placeopt__design__instance__area__stdcell": 224.1238,
  "placeopt__design__instance__area__stdcell__pre_opt": 164.1125,
  "placeopt__design__instance__count": 334,
  "placeopt__design__instance__count__macros": 0,
  "placeopt__design__instance__count__macros__pre_opt": 0,
  "placeopt__design__instance__count__pre_opt": 281,
  "placeopt__design__instance__count__stdcell": 334,
  "placeopt__design__instance__count__stdcell__pre_opt": 281,
  "placeopt__design__instance__utilization": 0.101,
  "placeopt__design__instance__utilization__pre_opt": 0.0739,
  "placeopt__design__instance__utilization__stdcell": 0.101,
  "placeopt__design__instance__utilization__stdcell__pre_opt": 0.0739,
  "placeopt__design__io": 54,
  "placeopt__design__io__pre_opt": 54,
  "placeopt__mem__peak": 315652.0,
  "placeopt__power__internal__total": 0.0,
  "placeopt__power__internal__total__pre_opt": 0.0,
  "placeopt__power__leakage__total": 0.0,
  "placeopt__power__leakage__total__pre_opt": 0.0,
  "placeopt__power__switching__total": 0.0,
  "placeopt__power__switching__total__pre_opt": 0.0,
  "placeopt__power__total": 0.0001,
  "placeopt__power__total__pre_opt": 0.0,
  "placeopt__runtime__total": "0:03.62",
  "placeopt__timing__drv__hold_violation_count": 0,
  "placeopt__timing__drv__max_cap": 0,
  "placeopt__timing__drv__max_cap_limit": 0.9711,
  "placeopt__timing__drv__max_fanout": 0,
  "placeopt__timing__drv__max_fanout_limit": 1.0000000150474662e+30,
  "placeopt__timing__drv__max_slew": 0,
  "placeopt__timing__drv__max_slew_limit": 0.7804,
  "placeopt__timing__drv__setup_violation_count": 0,
  "placeopt__timing__setup__tns": 0.0,
  "placeopt__timing__setup__tns__pre_opt": 0.0,
  "placeopt__timing__setup__ws": 663.94,
  "placeopt__timing__setup__ws__pre_opt": 107.58,
  "run__flow__design": "gcd",
  "run__flow__generate_date": "2022-09-29 14:41",
  "run__flow__metrics_version": "Metrics_2.1.2",
  "run__flow__openroad_commit": "N/A",
  "run__flow__openroad_version": "v2.0-5083-ga783d1b9c",
  "run__flow__platform": "intel22",
  "run__flow__platform__capacitance_units": "1fF",
  "run__flow__platform__current_units": "1mA",
  "run__flow__platform__distance_units": "1um",
  "run__flow__platform__power_units": "1uW",
  "run__flow__platform__resistance_units": "1ohm",
  "run__flow__platform__time_units": "1ps",
  "run__flow__platform__voltage_units": "1v",
  "run__flow__platform_commit": "d88be9a4f007c5f3a72d22a2aff36fad8b717eae",
  "run__flow__scripts_commit": "97d54ba50c9e1213757524d9bd4e1a40d26c1a17",
  "run__flow__uuid": "4a245308-b702-445c-9e5a-1213098685a8",
  "run__flow__variant": "base",
  "synth__cpu__total": 6.18,
  "synth__design__instance__area__stdcell": 169.89588,
  "synth__design__instance__count__stdcell": 296.0,
  "synth__mem__peak": 263164.0,
  "synth__runtime__total": "0:07.59",
  "total_time": "0:00:22.800000"
}