================================================================
  Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
  Version 2017.2
  Build 1909853 on Thu Jun 15 18:55:24 MDT 2017
  Copyright (C) 1986-2017 Xilinx, Inc. All Rights Reserved.
================================================================
INFO: [HLS 200-10] Running '/local/eda/xilinx/vivado_hls/2017.2/bin/unwrapped/lnx64.o/vivado_hls'
INFO: [HLS 200-10] For user 'oezkan' on host 'codesign89.informatik.uni-erlangen.de' (Linux_x86_64 version 4.4.0-109-generic) on Sun Apr 15 00:22:51 CEST 2018
INFO: [HLS 200-10] On os Ubuntu 14.04.5 LTS
INFO: [HLS 200-10] In directory '/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_nobh_v16'
INFO: [HLS 200-10] Opening project '/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_nobh_v16/hipacc_project'.
INFO: [HLS 200-10] Adding design file 'hipacc_run.cc' to the project
INFO: [HLS 200-10] Adding test bench file 'main.cc' to the project
INFO: [HLS 200-10] Opening solution '/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_nobh_v16/hipacc_project/solution1'.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
WARNING: [HLS 200-40] Resetting target device to 'xc7z100ffg900-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 6.66ns.
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
make[1]: Entering directory `/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_nobh_v16/hipacc_project/solution1/csim/build'
   Compiling ../../../../main.cc in debug mode
   Compiling ../../../../hipacc_run.cc in debug mode
   Generating csim.exe
make[1]: Leaving directory `/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_nobh_v16/hipacc_project/solution1/csim/build'
../../../../main.cc:230:31: warning: extra tokens at end of #ifdef directive [enabled by default]
Calculating reference ...
Comparing results ...
Reference Input 
       103       198       105       115        81       255        74       236        41       205       186       171       242       251       227
        43       140       182       135        27       100       245        97       171        28       231       144        91       144        30
       183       244       136       121        44       240       189       132       254       145        66        77       100        96        68
       193        87       224        48       140         5       221       239       157       125        23       165       188       166        40
       177       212        88        89       218       216       179        90        24        94       159        64       185       100       199
        99       113        35       165       190       240        50       214        36        17       243        33       122       231       182
       162       252       249        18       229       251       244       146       119       213        83        87       107       152        83
        23       168        14       214        11       162       201        56       206       212       233        46        90        82        20
       131       133       213       174       220         8         5       216        22       159       126       193       144       238       209
       115       164       220       248        58        28        37       213         4       188       131       182       227        32       189
       143       133       243       166        95        11        95       160        52       117       215       146       116       240       234
        38        85       237       128       218        43       102       151        61       199       121       116       217        45        79
Reference Output 
4294952195        85        79        81        83        90        95        92        86        86        91        97        99        96        89
     27967       104        95        88        87        97       110       113       106       100        98       100       100        97        91
4294948581       121       110       100       101       112       126       128       117       105       101       103       103       102        99
       122       118       110       103       107       118       126       121       108        95        91        95       100       102       102
       123       116       111       112       120       130       129       115       101        89        88        96       104       109       109
       121       111       109       115       125       135       130       113       101        94        93        98       101       105       106
       122       113       112       118       124       130       124       112       107       105       101       100        99       101       103
       120       116       118       119       113       112       107       107       111       113       111       109       103       102       100
       124       124       127       120       102        91        86        95       106       114       117       119       115       110       106
       119       125       131       122        96        78        72        83        98       110       118       125       124       117       108
       115       123       129       120        94        75        68        77        91       102       112       121       124       118       107
       105       111       115       110        94        81        75        81        91        99       105       109       110       107       101
   Hipacc Output 
        35        32        29        30        33        35        38        41        46        45        37        24        17        22        35
        66        57        51        54        61        65        67        68        76        78        68        52        41        47        63
        93        82        72        75        86        92        93        90        97       103        97        82        70        75        92
       109        97        88        89        98       104       101        94        98       108       111       103        93        94       105
       109       101        96        97       103       106       101        92        92       100       108       108       103       104       113
       112       106       103       101       104       105       102        95        94        95       102       102       103       109       118
       106       106       109       109       110       109       107       102       101        96        99        98       101       111       122
        99       105       113       113       112       111       110       107       105        98       100        97        98       107       116
        92       105       115       113       111       112       116       118       116       110       108        99        95       101       111
        95       112       121       116       109       109       114       120       119       118       115       101        89        89        97
       104       120       125       117       106       106       112       123       126       128       121       104        88        85        92
       116       123       119       108        97        99       108       122       129       130       119       104        91        88        93
Test FAILED, at (2,2): 110 vs. 72
Test PASSED
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-10] Analyzing design file 'hipacc_run.cc' ... 
INFO: [HLS 200-10] Validating synthesis directives ...
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:54 ; elapsed = 00:00:43 . Memory (MB): peak = 342.906 ; gain = 13.043 ; free physical = 12052 ; free virtual = 40761
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:55 ; elapsed = 00:00:43 . Memory (MB): peak = 342.906 ; gain = 13.043 ; free physical = 12045 ; free virtual = 40760
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'getNewCoords' into 'processVECT<1, 1024, 1024, 5, 5, 16, int, 512, 512, ccGaussianFilterGKernelKernel>' (../../include/hipacc_vivado_filter.hpp:4484).
INFO: [XFORM 203-603] Inlining function 'getNewCoords' into 'processVECT<1, 1024, 1024, 5, 5, 16, int, 512, 512, ccGaussianFilterGKernelKernel>' (../../include/hipacc_vivado_filter.hpp:4477).
INFO: [XFORM 203-603] Inlining function 'getWinCoords' into 'processVECT<1, 1024, 1024, 5, 5, 16, int, 512, 512, ccGaussianFilterGKernelKernel>' (../../include/hipacc_vivado_filter.hpp:4502).
INFO: [XFORM 203-603] Inlining function 'getWinCoords' into 'processVECT<1, 1024, 1024, 5, 5, 16, int, 512, 512, ccGaussianFilterGKernelKernel>' (../../include/hipacc_vivado_filter.hpp:4494).
INFO: [XFORM 203-603] Inlining function 'ccGaussianFilterGKernelKernel::operator()' into 'processVECT<1, 1024, 1024, 5, 5, 16, int, 512, 512, ccGaussianFilterGKernelKernel>' (../../include/hipacc_vivado_filter.hpp:4521).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:01:03 ; elapsed = 00:00:52 . Memory (MB): peak = 742.660 ; gain = 412.797 ; free physical = 11674 ; free virtual = 40466
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] ../../include/hipacc_vivado_filter.hpp:4496: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:01:05 ; elapsed = 00:00:54 . Memory (MB): peak = 822.137 ; gain = 492.273 ; free physical = 11520 ; free virtual = 40340
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'IMG_COLS' (../../include/hipacc_vivado_filter.hpp:4427) in function 'processVECT<1, 1024, 1024, 5, 5, 16, int, 512, 512, ccGaussianFilterGKernelKernel>' for pipelining.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1' (../../include/hipacc_vivado_filter.hpp:4443) in function 'processVECT<1, 1024, 1024, 5, 5, 16, int, 512, 512, ccGaussianFilterGKernelKernel>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1.1' (../../include/hipacc_vivado_filter.hpp:4445) in function 'processVECT<1, 1024, 1024, 5, 5, 16, int, 512, 512, ccGaussianFilterGKernelKernel>' completely.
INFO: [XFORM 203-501] Unrolling loop 'LINE_BUFF_1' (../../include/hipacc_vivado_filter.hpp:4455) in function 'processVECT<1, 1024, 1024, 5, 5, 16, int, 512, 512, ccGaussianFilterGKernelKernel>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.3' (../../include/hipacc_vivado_filter.hpp:4475) in function 'processVECT<1, 1024, 1024, 5, 5, 16, int, 512, 512, ccGaussianFilterGKernelKernel>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.3.1' (../../include/hipacc_vivado_filter.hpp:4476) in function 'processVECT<1, 1024, 1024, 5, 5, 16, int, 512, 512, ccGaussianFilterGKernelKernel>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.4' (../../include/hipacc_vivado_filter.hpp:4482) in function 'processVECT<1, 1024, 1024, 5, 5, 16, int, 512, 512, ccGaussianFilterGKernelKernel>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.4.1' (../../include/hipacc_vivado_filter.hpp:4483) in function 'processVECT<1, 1024, 1024, 5, 5, 16, int, 512, 512, ccGaussianFilterGKernelKernel>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.5' (../../include/hipacc_vivado_filter.hpp:4493) in function 'processVECT<1, 1024, 1024, 5, 5, 16, int, 512, 512, ccGaussianFilterGKernelKernel>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.5.1' (../../include/hipacc_vivado_filter.hpp:4495) in function 'processVECT<1, 1024, 1024, 5, 5, 16, int, 512, 512, ccGaussianFilterGKernelKernel>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.6' (../../include/hipacc_vivado_filter.hpp:4501) in function 'processVECT<1, 1024, 1024, 5, 5, 16, int, 512, 512, ccGaussianFilterGKernelKernel>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.6.1' (../../include/hipacc_vivado_filter.hpp:4503) in function 'processVECT<1, 1024, 1024, 5, 5, 16, int, 512, 512, ccGaussianFilterGKernelKernel>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.7' (../../include/hipacc_vivado_filter.hpp:4514) in function 'processVECT<1, 1024, 1024, 5, 5, 16, int, 512, 512, ccGaussianFilterGKernelKernel>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.7.1' (../../include/hipacc_vivado_filter.hpp:4516) in function 'processVECT<1, 1024, 1024, 5, 5, 16, int, 512, 512, ccGaussianFilterGKernelKernel>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.7.1.1' (../../include/hipacc_vivado_filter.hpp:4517) in function 'processVECT<1, 1024, 1024, 5, 5, 16, int, 512, 512, ccGaussianFilterGKernelKernel>' completely.
INFO: [XFORM 203-102] Partitioning array 'win_small' (../../include/hipacc_vivado_filter.hpp:4515) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'win_small.0' (../../include/hipacc_vivado_filter.hpp:4515) automatically.
INFO: [XFORM 203-102] Partitioning array 'win_small.1' (../../include/hipacc_vivado_filter.hpp:4515) automatically.
INFO: [XFORM 203-102] Partitioning array 'win_small.2' (../../include/hipacc_vivado_filter.hpp:4515) automatically.
INFO: [XFORM 203-102] Partitioning array 'win_small.3' (../../include/hipacc_vivado_filter.hpp:4515) automatically.
INFO: [XFORM 203-102] Partitioning array 'win_small.4' (../../include/hipacc_vivado_filter.hpp:4515) automatically.
INFO: [XFORM 203-101] Partitioning array 'lineBuff.V' (../../include/hipacc_vivado_filter.hpp:4409) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'win.V' (../../include/hipacc_vivado_filter.hpp:4411) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'win_tmp.V' (../../include/hipacc_vivado_filter.hpp:4413) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'win_vect' (../../include/hipacc_vivado_filter.hpp:4416) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'win.V.0' (../../include/hipacc_vivado_filter.hpp:4411) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'win.V.1' (../../include/hipacc_vivado_filter.hpp:4411) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'win.V.2' (../../include/hipacc_vivado_filter.hpp:4411) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'win.V.3' (../../include/hipacc_vivado_filter.hpp:4411) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'win.V.4' (../../include/hipacc_vivado_filter.hpp:4411) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'win_tmp.V.0' (../../include/hipacc_vivado_filter.hpp:4413) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'win_tmp.V.1' (../../include/hipacc_vivado_filter.hpp:4413) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'win_tmp.V.2' (../../include/hipacc_vivado_filter.hpp:4413) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'win_tmp.V.3' (../../include/hipacc_vivado_filter.hpp:4413) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'win_tmp.V.4' (../../include/hipacc_vivado_filter.hpp:4413) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'win_vect.0' (../../include/hipacc_vivado_filter.hpp:4416) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'win_vect.1' (../../include/hipacc_vivado_filter.hpp:4416) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'win_vect.2' (../../include/hipacc_vivado_filter.hpp:4416) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'win_vect.3' (../../include/hipacc_vivado_filter.hpp:4416) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'win_vect.4' (../../include/hipacc_vivado_filter.hpp:4416) in dimension 1 completely.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'lineBuff[0].V' in function 'processVECT<1, 1024, 1024, 5, 5, 16, int, 512, 512, ccGaussianFilterGKernelKernel>'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'lineBuff[1].V' in function 'processVECT<1, 1024, 1024, 5, 5, 16, int, 512, 512, ccGaussianFilterGKernelKernel>'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'lineBuff[2].V' in function 'processVECT<1, 1024, 1024, 5, 5, 16, int, 512, 512, ccGaussianFilterGKernelKernel>'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'lineBuff[3].V' in function 'processVECT<1, 1024, 1024, 5, 5, 16, int, 512, 512, ccGaussianFilterGKernelKernel>'.
INFO: [XFORM 203-712] Applying dataflow to function 'hipaccRun' (hipacc_run.cc:14), detected/extracted 1 process function(s):
	 'ccGaussianFilterGKernel'.
INFO: [XFORM 203-11] Balancing expressions in function 'processVECT<1, 1024, 1024, 5, 5, 16, int, 512, 512, ccGaussianFilterGKernelKernel>' (../../include/hipacc_vivado_filter.hpp:4399)...384 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:01:09 ; elapsed = 00:00:58 . Memory (MB): peak = 1142.660 ; gain = 812.797 ; free physical = 11126 ; free virtual = 40074
INFO: [XFORM 203-541] Flattening a loop nest 'IMG_ROWS' (../../include/hipacc_vivado_filter.hpp:4424:59) in function 'processVECT<1, 1024, 1024, 5, 5, 16, int, 512, 512, ccGaussianFilterGKernelKernel>'.
WARNING: [XFORM 203-631] Renaming function 'processVECT<1, 1024, 1024, 5, 5, 16, int, 512, 512, ccGaussianFilterGKernelKernel>' (../../include/hipacc_vivado_filter.hpp:51:63) into processVECT.
WARNING: [XFORM 203-631] Renaming function 'ccGaussianFilterGKernel' (./ccGaussianFilterG.cc:97:1) into ccGaussianFilterGKer.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:01:10 ; elapsed = 00:01:00 . Memory (MB): peak = 1156.547 ; gain = 826.684 ; free physical = 11005 ; free virtual = 39955
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'hipaccRun' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Implementing module 'processVECT' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'IMG_ROWS_IMG_COLS'.
INFO: [SCHED 204-61] Pipelining result: Target II: 1, Final II: 1, Depth: 12.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 60.75 seconds; current allocated memory: 787.310 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-101] Start micro-architecture refinement ...
INFO: [BIND 205-100] Current cost: 70250.4
INFO: [BIND 205-100]  Iter  Moves  Swaps Merges  Swept   Fu     Reg     Cost   
INFO: [BIND 205-100]   0      0      0      0      0    1018    430    70250.4 
INFO: [BIND 205-100]   1     18     18      0      0    1018    430    70250.4 
INFO: [BIND 205-100]   2     18     18      0      0    1018    430    70250.4 
INFO: [BIND 205-100]   3     18     18      0      0    1018    430    70250.4 
INFO: [BIND 205-100] Final cost: 70250.4
INFO: [BIND 205-101] Done micro-architecture refinement; elapsed 3.05138 sec.
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 3.62 seconds; current allocated memory: 792.029 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Implementing module 'ccGaussianFilterGKer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.69 seconds; current allocated memory: 792.364 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-101] Start micro-architecture refinement ...
INFO: [BIND 205-100] Current cost: 69815
INFO: [BIND 205-100]  Iter  Moves  Swaps Merges  Swept   Fu     Reg     Cost   
INFO: [BIND 205-100]   0      0      0      0      0      1      0      69815  
INFO: [BIND 205-100]   1      0      0      0      0      1      0      69815  
INFO: [BIND 205-100]   2      0      0      0      0      1      0      69815  
INFO: [BIND 205-100]   3      0      0      0      0      1      0      69815  
INFO: [BIND 205-100] Final cost: 69815
INFO: [BIND 205-101] Done micro-architecture refinement; elapsed 0.992387 sec.
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.18 seconds; current allocated memory: 792.993 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Implementing module 'hipaccRun' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.52 seconds; current allocated memory: 793.294 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-101] Start micro-architecture refinement ...
INFO: [BIND 205-100] Current cost: 69815
INFO: [BIND 205-100]  Iter  Moves  Swaps Merges  Swept   Fu     Reg     Cost   
INFO: [BIND 205-100]   0      0      0      0      0      1      0      69815  
INFO: [BIND 205-100]   1      0      0      0      0      1      0      69815  
INFO: [BIND 205-100]   2      0      0      0      0      1      0      69815  
INFO: [BIND 205-100]   3      0      0      0      0      1      0      69815  
INFO: [BIND 205-100] Final cost: 69815
INFO: [BIND 205-101] Done micro-architecture refinement; elapsed 0.986712 sec.
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.16 seconds; current allocated memory: 793.958 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'processVECT' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'processVECT_lineBuff_0_V' to 'processVECT_lineBbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'processVECT_lineBuff_1_V' to 'processVECT_lineBcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'processVECT_lineBuff_2_V' to 'processVECT_lineBdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'processVECT_lineBuff_3_V' to 'processVECT_lineBeOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'hipaccRun_mul_32s_14ns_32_3' to 'hipaccRun_mul_32sfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'hipaccRun_mul_32s_13ns_32_3' to 'hipaccRun_mul_32sg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'hipaccRun_mul_32s_12ns_32_3' to 'hipaccRun_mul_32shbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'hipaccRun_mul_32s_11ns_32_3' to 'hipaccRun_mul_32sibs' due to the length limit 20
INFO: [RTGEN 206-104] Estimated max fanout for 'processVECT' is 10884 from HDL expression: ((ap_block_pp0_stage0_flag00011001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == ap_reg_pp0_iter2_tmp_6_reg_6575))
INFO: [RTGEN 206-100] Generating core module 'hipaccRun_mul_32sfYi': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hipaccRun_mul_32sg8j': 32 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hipaccRun_mul_32shbi': 32 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hipaccRun_mul_32sibs': 16 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'processVECT'.
INFO: [HLS 200-111]  Elapsed time: 0.69 seconds; current allocated memory: 801.409 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ccGaussianFilterGKer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ccGaussianFilterGKer'.
INFO: [HLS 200-111]  Elapsed time: 1.86 seconds; current allocated memory: 817.138 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hipaccRun' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'hipaccRun/p_strmOut0_V_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hipaccRun/p_strmIN_V_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on function 'hipaccRun' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'hipaccRun'.
INFO: [HLS 200-111]  Elapsed time: 0.54 seconds; current allocated memory: 817.578 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'hipaccRun_mul_32sfYi_MulnS_0'
INFO: [RTMG 210-282] Generating pipelined core: 'hipaccRun_mul_32sg8j_MulnS_1'
INFO: [RTMG 210-282] Generating pipelined core: 'hipaccRun_mul_32shbi_MulnS_2'
INFO: [RTMG 210-282] Generating pipelined core: 'hipaccRun_mul_32sibs_MulnS_3'
INFO: [RTMG 210-278] Implementing memory 'processVECT_lineBbkb_ram' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:01:20 ; elapsed = 00:01:12 . Memory (MB): peak = 1272.305 ; gain = 942.441 ; free physical = 10970 ; free virtual = 39932
INFO: [SYSC 207-301] Generating SystemC RTL for hipaccRun.
INFO: [VHDL 208-304] Generating VHDL RTL for hipaccRun.
INFO: [VLOG 209-307] Generating Verilog RTL for hipaccRun.
INFO: [IMPL 213-8] Exporting RTL as an IP in IP-XACT.
error reading package index file /local/eda/xilinx/vivado/2017.2/tps/tcl/tcl8.5/pkgIndex.tcl: couldn't read file "/usr/local/eda/xilinx/vivado/tincr/tincr/pkgIndex.tcl": no such file or directory
error reading package index file /local/eda/xilinx/vivado/2017.2/tps/tcl/tcl8.5/pkgIndex.tcl: couldn't read file "/usr/local/eda/xilinx/vivado/tincr/tincr/pkgIndex.tcl": no such file or directory
error reading package index file /local/eda/xilinx/vivado/2017.2/tps/tcl/tcl8.5/pkgIndex.tcl: couldn't read file "/usr/local/eda/xilinx/vivado/tincr/tincr/pkgIndex.tcl": no such file or directory
error reading package index file /local/eda/xilinx/vivado/2017.2/tps/tcl/tcl8.5/pkgIndex.tcl: couldn't read file "/usr/local/eda/xilinx/vivado/tincr/tincr/pkgIndex.tcl": no such file or directory
error reading package index file /local/eda/xilinx/vivado/2017.2/tps/tcl/tcl8.5/pkgIndex.tcl: couldn't read file "/usr/local/eda/xilinx/vivado/tincr/tincr/pkgIndex.tcl": no such file or directory
error reading package index file /local/eda/xilinx/vivado/2017.2/tps/tcl/tcl8.5/pkgIndex.tcl: couldn't read file "/usr/local/eda/xilinx/vivado/tincr/tincr/pkgIndex.tcl": no such file or directory
error reading package index file /local/eda/xilinx/vivado/2017.2/tps/tcl/tcl8.5/pkgIndex.tcl: couldn't read file "/usr/local/eda/xilinx/vivado/tincr/tincr/pkgIndex.tcl": no such file or directory
error reading package index file /local/eda/xilinx/vivado/2017.2/tps/tcl/tcl8.5/pkgIndex.tcl: couldn't read file "/usr/local/eda/xilinx/vivado/tincr/tincr/pkgIndex.tcl": no such file or directory
error reading package index file /local/eda/xilinx/vivado/2017.2/tps/tcl/tcl8.5/pkgIndex.tcl: couldn't read file "/usr/local/eda/xilinx/vivado/tincr/tincr/pkgIndex.tcl": no such file or directory
error reading package index file /local/eda/xilinx/vivado/2017.2/tps/tcl/tcl8.5/pkgIndex.tcl: couldn't read file "/usr/local/eda/xilinx/vivado/tincr/tincr/pkgIndex.tcl": no such file or directory
error reading package index file /local/eda/xilinx/vivado/2017.2/tps/tcl/tcl8.5/pkgIndex.tcl: couldn't read file "/usr/local/eda/xilinx/vivado/tincr/tincr/pkgIndex.tcl": no such file or directory
error reading package index file /local/eda/xilinx/vivado/2017.2/tps/tcl/tcl8.5/pkgIndex.tcl: couldn't read file "/usr/local/eda/xilinx/vivado/tincr/tincr/pkgIndex.tcl": no such file or directory
error reading package index file /local/eda/xilinx/vivado/2017.2/tps/tcl/tcl8.5/pkgIndex.tcl: couldn't read file "/usr/local/eda/xilinx/vivado/tincr/tincr/pkgIndex.tcl": no such file or directory
error reading package index file /local/eda/xilinx/vivado/2017.2/tps/tcl/tcl8.5/pkgIndex.tcl: couldn't read file "/usr/local/eda/xilinx/vivado/tincr/tincr/pkgIndex.tcl": no such file or directory
error reading package index file /local/eda/xilinx/vivado/2017.2/tps/tcl/tcl8.5/pkgIndex.tcl: couldn't read file "/usr/local/eda/xilinx/vivado/tincr/tincr/pkgIndex.tcl": no such file or directory
error reading package index file /local/eda/xilinx/vivado/2017.2/tps/tcl/tcl8.5/pkgIndex.tcl: couldn't read file "/usr/local/eda/xilinx/vivado/tincr/tincr/pkgIndex.tcl": no such file or directory

****** Vivado v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:10 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source run_ippack.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/local/eda/xilinx/vivado/2017.2/data/ip'.
INFO: [Common 17-206] Exiting Vivado at Sun Apr 15 00:24:20 2018...
INFO: [IMPL 213-8] Starting RTL evaluation using Vivado ...
error reading package index file /local/eda/xilinx/vivado/2017.2/tps/tcl/tcl8.5/pkgIndex.tcl: couldn't read file "/usr/local/eda/xilinx/vivado/tincr/tincr/pkgIndex.tcl": no such file or directory
error reading package index file /local/eda/xilinx/vivado/2017.2/tps/tcl/tcl8.5/pkgIndex.tcl: couldn't read file "/usr/local/eda/xilinx/vivado/tincr/tincr/pkgIndex.tcl": no such file or directory
error reading package index file /local/eda/xilinx/vivado/2017.2/tps/tcl/tcl8.5/pkgIndex.tcl: couldn't read file "/usr/local/eda/xilinx/vivado/tincr/tincr/pkgIndex.tcl": no such file or directory
error reading package index file /local/eda/xilinx/vivado/2017.2/tps/tcl/tcl8.5/pkgIndex.tcl: couldn't read file "/usr/local/eda/xilinx/vivado/tincr/tincr/pkgIndex.tcl": no such file or directory
error reading package index file /local/eda/xilinx/vivado/2017.2/tps/tcl/tcl8.5/pkgIndex.tcl: couldn't read file "/usr/local/eda/xilinx/vivado/tincr/tincr/pkgIndex.tcl": no such file or directory
error reading package index file /local/eda/xilinx/vivado/2017.2/tps/tcl/tcl8.5/pkgIndex.tcl: couldn't read file "/usr/local/eda/xilinx/vivado/tincr/tincr/pkgIndex.tcl": no such file or directory
error reading package index file /local/eda/xilinx/vivado/2017.2/tps/tcl/tcl8.5/pkgIndex.tcl: couldn't read file "/usr/local/eda/xilinx/vivado/tincr/tincr/pkgIndex.tcl": no such file or directory
error reading package index file /local/eda/xilinx/vivado/2017.2/tps/tcl/tcl8.5/pkgIndex.tcl: couldn't read file "/usr/local/eda/xilinx/vivado/tincr/tincr/pkgIndex.tcl": no such file or directory
error reading package index file /local/eda/xilinx/vivado/2017.2/tps/tcl/tcl8.5/pkgIndex.tcl: couldn't read file "/usr/local/eda/xilinx/vivado/tincr/tincr/pkgIndex.tcl": no such file or directory
error reading package index file /local/eda/xilinx/vivado/2017.2/tps/tcl/tcl8.5/pkgIndex.tcl: couldn't read file "/usr/local/eda/xilinx/vivado/tincr/tincr/pkgIndex.tcl": no such file or directory
error reading package index file /local/eda/xilinx/vivado/2017.2/tps/tcl/tcl8.5/pkgIndex.tcl: couldn't read file "/usr/local/eda/xilinx/vivado/tincr/tincr/pkgIndex.tcl": no such file or directory
error reading package index file /local/eda/xilinx/vivado/2017.2/tps/tcl/tcl8.5/pkgIndex.tcl: couldn't read file "/usr/local/eda/xilinx/vivado/tincr/tincr/pkgIndex.tcl": no such file or directory
error reading package index file /local/eda/xilinx/vivado/2017.2/tps/tcl/tcl8.5/pkgIndex.tcl: couldn't read file "/usr/local/eda/xilinx/vivado/tincr/tincr/pkgIndex.tcl": no such file or directory
error reading package index file /local/eda/xilinx/vivado/2017.2/tps/tcl/tcl8.5/pkgIndex.tcl: couldn't read file "/usr/local/eda/xilinx/vivado/tincr/tincr/pkgIndex.tcl": no such file or directory
error reading package index file /local/eda/xilinx/vivado/2017.2/tps/tcl/tcl8.5/pkgIndex.tcl: couldn't read file "/usr/local/eda/xilinx/vivado/tincr/tincr/pkgIndex.tcl": no such file or directory
error reading package index file /local/eda/xilinx/vivado/2017.2/tps/tcl/tcl8.5/pkgIndex.tcl: couldn't read file "/usr/local/eda/xilinx/vivado/tincr/tincr/pkgIndex.tcl": no such file or directory

****** Vivado v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:10 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source run_vivado.tcl -notrace
[Sun Apr 15 00:24:32 2018] Launched synth_1...
Run output will be captured here: /scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_nobh_v16/hipacc_project/solution1/impl/verilog/project.runs/synth_1/runme.log
[Sun Apr 15 00:24:32 2018] Waiting for synth_1 to finish...

*** Running vivado
    with args -log hipaccRun.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source hipaccRun.tcl

error reading package index file /local/eda/xilinx/vivado/2017.2/tps/tcl/tcl8.5/pkgIndex.tcl: couldn't read file "/usr/local/eda/xilinx/vivado/tincr/tincr/pkgIndex.tcl": no such file or directory
error reading package index file /local/eda/xilinx/vivado/2017.2/tps/tcl/tcl8.5/pkgIndex.tcl: couldn't read file "/usr/local/eda/xilinx/vivado/tincr/tincr/pkgIndex.tcl": no such file or directory
error reading package index file /local/eda/xilinx/vivado/2017.2/tps/tcl/tcl8.5/pkgIndex.tcl: couldn't read file "/usr/local/eda/xilinx/vivado/tincr/tincr/pkgIndex.tcl": no such file or directory
error reading package index file /local/eda/xilinx/vivado/2017.2/tps/tcl/tcl8.5/pkgIndex.tcl: couldn't read file "/usr/local/eda/xilinx/vivado/tincr/tincr/pkgIndex.tcl": no such file or directory
error reading package index file /local/eda/xilinx/vivado/2017.2/tps/tcl/tcl8.5/pkgIndex.tcl: couldn't read file "/usr/local/eda/xilinx/vivado/tincr/tincr/pkgIndex.tcl": no such file or directory
error reading package index file /local/eda/xilinx/vivado/2017.2/tps/tcl/tcl8.5/pkgIndex.tcl: couldn't read file "/usr/local/eda/xilinx/vivado/tincr/tincr/pkgIndex.tcl": no such file or directory
error reading package index file /local/eda/xilinx/vivado/2017.2/tps/tcl/tcl8.5/pkgIndex.tcl: couldn't read file "/usr/local/eda/xilinx/vivado/tincr/tincr/pkgIndex.tcl": no such file or directory
error reading package index file /local/eda/xilinx/vivado/2017.2/tps/tcl/tcl8.5/pkgIndex.tcl: couldn't read file "/usr/local/eda/xilinx/vivado/tincr/tincr/pkgIndex.tcl": no such file or directory
error reading package index file /local/eda/xilinx/vivado/2017.2/tps/tcl/tcl8.5/pkgIndex.tcl: couldn't read file "/usr/local/eda/xilinx/vivado/tincr/tincr/pkgIndex.tcl": no such file or directory
error reading package index file /local/eda/xilinx/vivado/2017.2/tps/tcl/tcl8.5/pkgIndex.tcl: couldn't read file "/usr/local/eda/xilinx/vivado/tincr/tincr/pkgIndex.tcl": no such file or directory
error reading package index file /local/eda/xilinx/vivado/2017.2/tps/tcl/tcl8.5/pkgIndex.tcl: couldn't read file "/usr/local/eda/xilinx/vivado/tincr/tincr/pkgIndex.tcl": no such file or directory
error reading package index file /local/eda/xilinx/vivado/2017.2/tps/tcl/tcl8.5/pkgIndex.tcl: couldn't read file "/usr/local/eda/xilinx/vivado/tincr/tincr/pkgIndex.tcl": no such file or directory
error reading package index file /local/eda/xilinx/vivado/2017.2/tps/tcl/tcl8.5/pkgIndex.tcl: couldn't read file "/usr/local/eda/xilinx/vivado/tincr/tincr/pkgIndex.tcl": no such file or directory
error reading package index file /local/eda/xilinx/vivado/2017.2/tps/tcl/tcl8.5/pkgIndex.tcl: couldn't read file "/usr/local/eda/xilinx/vivado/tincr/tincr/pkgIndex.tcl": no such file or directory
error reading package index file /local/eda/xilinx/vivado/2017.2/tps/tcl/tcl8.5/pkgIndex.tcl: couldn't read file "/usr/local/eda/xilinx/vivado/tincr/tincr/pkgIndex.tcl": no such file or directory
error reading package index file /local/eda/xilinx/vivado/2017.2/tps/tcl/tcl8.5/pkgIndex.tcl: couldn't read file "/usr/local/eda/xilinx/vivado/tincr/tincr/pkgIndex.tcl": no such file or directory

****** Vivado v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:10 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source hipaccRun.tcl -notrace
Command: synth_design -top hipaccRun -part xc7z100ffg900-1 -no_iobuf -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z100-ffg900'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z100-ffg900'
INFO: [Common 17-1223] The version limit for your license is '2017.12' and will expire in -104 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 18900 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1216.840 ; gain = 79.750 ; free physical = 10492 ; free virtual = 39457
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'hipaccRun' [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_nobh_v16/hipacc_project/solution1/impl/verilog/hipaccRun.v:12]
INFO: [Synth 8-638] synthesizing module 'ccGaussianFilterGKer' [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_nobh_v16/hipacc_project/solution1/impl/verilog/ccGaussianFilterGKer.v:10]
	Parameter ap_ST_fsm_state1 bound to: 2'b01 
	Parameter ap_ST_fsm_state2 bound to: 2'b10 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_nobh_v16/hipacc_project/solution1/impl/verilog/ccGaussianFilterGKer.v:50]
INFO: [Synth 8-638] synthesizing module 'processVECT' [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_nobh_v16/hipacc_project/solution1/impl/verilog/processVECT.v:10]
	Parameter ap_ST_fsm_state1 bound to: 3'b001 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 3'b010 
	Parameter ap_ST_fsm_state14 bound to: 3'b100 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_nobh_v16/hipacc_project/solution1/impl/verilog/processVECT.v:49]
INFO: [Synth 8-638] synthesizing module 'processVECT_lineBbkb' [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_nobh_v16/hipacc_project/solution1/impl/verilog/processVECT_lineBbkb.v:54]
	Parameter DataWidth bound to: 512 - type: integer 
	Parameter AddressRange bound to: 64 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
INFO: [Synth 8-638] synthesizing module 'processVECT_lineBbkb_ram' [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_nobh_v16/hipacc_project/solution1/impl/verilog/processVECT_lineBbkb.v:9]
	Parameter DWIDTH bound to: 512 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 64 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_nobh_v16/hipacc_project/solution1/impl/verilog/processVECT_lineBbkb.v:24]
INFO: [Synth 8-256] done synthesizing module 'processVECT_lineBbkb_ram' (1#1) [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_nobh_v16/hipacc_project/solution1/impl/verilog/processVECT_lineBbkb.v:9]
INFO: [Synth 8-256] done synthesizing module 'processVECT_lineBbkb' (2#1) [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_nobh_v16/hipacc_project/solution1/impl/verilog/processVECT_lineBbkb.v:54]
INFO: [Synth 8-638] synthesizing module 'hipaccRun_mul_32sfYi' [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_nobh_v16/hipacc_project/solution1/impl/verilog/hipaccRun_mul_32sfYi.v:35]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 3 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 14 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'hipaccRun_mul_32sfYi_MulnS_0' [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_nobh_v16/hipacc_project/solution1/impl/verilog/hipaccRun_mul_32sfYi.v:11]
INFO: [Synth 8-256] done synthesizing module 'hipaccRun_mul_32sfYi_MulnS_0' (3#1) [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_nobh_v16/hipacc_project/solution1/impl/verilog/hipaccRun_mul_32sfYi.v:11]
INFO: [Synth 8-256] done synthesizing module 'hipaccRun_mul_32sfYi' (4#1) [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_nobh_v16/hipacc_project/solution1/impl/verilog/hipaccRun_mul_32sfYi.v:35]
INFO: [Synth 8-638] synthesizing module 'hipaccRun_mul_32sg8j' [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_nobh_v16/hipacc_project/solution1/impl/verilog/hipaccRun_mul_32sg8j.v:35]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 3 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 13 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'hipaccRun_mul_32sg8j_MulnS_1' [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_nobh_v16/hipacc_project/solution1/impl/verilog/hipaccRun_mul_32sg8j.v:11]
INFO: [Synth 8-256] done synthesizing module 'hipaccRun_mul_32sg8j_MulnS_1' (5#1) [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_nobh_v16/hipacc_project/solution1/impl/verilog/hipaccRun_mul_32sg8j.v:11]
INFO: [Synth 8-256] done synthesizing module 'hipaccRun_mul_32sg8j' (6#1) [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_nobh_v16/hipacc_project/solution1/impl/verilog/hipaccRun_mul_32sg8j.v:35]
INFO: [Synth 8-638] synthesizing module 'hipaccRun_mul_32shbi' [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_nobh_v16/hipacc_project/solution1/impl/verilog/hipaccRun_mul_32shbi.v:35]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 3 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'hipaccRun_mul_32shbi_MulnS_2' [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_nobh_v16/hipacc_project/solution1/impl/verilog/hipaccRun_mul_32shbi.v:11]
INFO: [Synth 8-256] done synthesizing module 'hipaccRun_mul_32shbi_MulnS_2' (7#1) [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_nobh_v16/hipacc_project/solution1/impl/verilog/hipaccRun_mul_32shbi.v:11]
INFO: [Synth 8-256] done synthesizing module 'hipaccRun_mul_32shbi' (8#1) [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_nobh_v16/hipacc_project/solution1/impl/verilog/hipaccRun_mul_32shbi.v:35]
INFO: [Synth 8-638] synthesizing module 'hipaccRun_mul_32sibs' [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_nobh_v16/hipacc_project/solution1/impl/verilog/hipaccRun_mul_32sibs.v:35]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 3 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 11 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'hipaccRun_mul_32sibs_MulnS_3' [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_nobh_v16/hipacc_project/solution1/impl/verilog/hipaccRun_mul_32sibs.v:11]
INFO: [Synth 8-256] done synthesizing module 'hipaccRun_mul_32sibs_MulnS_3' (9#1) [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_nobh_v16/hipacc_project/solution1/impl/verilog/hipaccRun_mul_32sibs.v:11]
INFO: [Synth 8-256] done synthesizing module 'hipaccRun_mul_32sibs' (10#1) [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_nobh_v16/hipacc_project/solution1/impl/verilog/hipaccRun_mul_32sibs.v:35]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_nobh_v16/hipacc_project/solution1/impl/verilog/processVECT.v:4843]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_nobh_v16/hipacc_project/solution1/impl/verilog/processVECT.v:4845]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_nobh_v16/hipacc_project/solution1/impl/verilog/processVECT.v:4851]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_nobh_v16/hipacc_project/solution1/impl/verilog/processVECT.v:6209]
WARNING: [Synth 8-6014] Unused sequential element ap_idle_pp0_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_nobh_v16/hipacc_project/solution1/impl/verilog/processVECT.v:3832]
WARNING: [Synth 8-6014] Unused sequential element in_s_V_V_blk_n_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_nobh_v16/hipacc_project/solution1/impl/verilog/processVECT.v:4640]
WARNING: [Synth 8-6014] Unused sequential element out_s_V_V_blk_n_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_nobh_v16/hipacc_project/solution1/impl/verilog/processVECT.v:4752]
WARNING: [Synth 8-6014] Unused sequential element ap_block_pp0_stage0_flag00001001_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_nobh_v16/hipacc_project/solution1/impl/verilog/processVECT.v:4802]
WARNING: [Synth 8-6014] Unused sequential element ap_block_state13_pp0_stage0_iter11_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_nobh_v16/hipacc_project/solution1/impl/verilog/processVECT.v:4820]
WARNING: [Synth 8-6014] Unused sequential element ap_block_state4_pp0_stage0_iter2_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_nobh_v16/hipacc_project/solution1/impl/verilog/processVECT.v:4828]
WARNING: [Synth 8-6014] Unused sequential element grp_fu_4460_ce_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_nobh_v16/hipacc_project/solution1/impl/verilog/processVECT.v:1621]
WARNING: [Synth 8-6014] Unused sequential element grp_fu_4465_ce_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_nobh_v16/hipacc_project/solution1/impl/verilog/processVECT.v:1636]
WARNING: [Synth 8-6014] Unused sequential element grp_fu_4479_ce_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_nobh_v16/hipacc_project/solution1/impl/verilog/processVECT.v:1651]
WARNING: [Synth 8-6014] Unused sequential element grp_fu_4484_ce_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_nobh_v16/hipacc_project/solution1/impl/verilog/processVECT.v:1666]
WARNING: [Synth 8-6014] Unused sequential element grp_fu_4498_ce_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_nobh_v16/hipacc_project/solution1/impl/verilog/processVECT.v:1681]
WARNING: [Synth 8-6014] Unused sequential element grp_fu_4503_ce_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_nobh_v16/hipacc_project/solution1/impl/verilog/processVECT.v:1696]
WARNING: [Synth 8-6014] Unused sequential element grp_fu_4517_ce_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_nobh_v16/hipacc_project/solution1/impl/verilog/processVECT.v:1711]
WARNING: [Synth 8-6014] Unused sequential element grp_fu_4522_ce_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_nobh_v16/hipacc_project/solution1/impl/verilog/processVECT.v:1726]
WARNING: [Synth 8-6014] Unused sequential element grp_fu_4536_ce_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_nobh_v16/hipacc_project/solution1/impl/verilog/processVECT.v:1741]
WARNING: [Synth 8-6014] Unused sequential element grp_fu_4541_ce_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_nobh_v16/hipacc_project/solution1/impl/verilog/processVECT.v:1756]
WARNING: [Synth 8-6014] Unused sequential element grp_fu_4555_ce_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_nobh_v16/hipacc_project/solution1/impl/verilog/processVECT.v:1771]
WARNING: [Synth 8-6014] Unused sequential element grp_fu_4560_ce_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_nobh_v16/hipacc_project/solution1/impl/verilog/processVECT.v:1786]
WARNING: [Synth 8-6014] Unused sequential element grp_fu_4574_ce_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_nobh_v16/hipacc_project/solution1/impl/verilog/processVECT.v:1801]
WARNING: [Synth 8-6014] Unused sequential element grp_fu_4579_ce_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_nobh_v16/hipacc_project/solution1/impl/verilog/processVECT.v:1816]
WARNING: [Synth 8-6014] Unused sequential element grp_fu_4593_ce_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_nobh_v16/hipacc_project/solution1/impl/verilog/processVECT.v:1831]
WARNING: [Synth 8-6014] Unused sequential element grp_fu_4598_ce_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_nobh_v16/hipacc_project/solution1/impl/verilog/processVECT.v:1846]
WARNING: [Synth 8-6014] Unused sequential element grp_fu_4612_ce_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_nobh_v16/hipacc_project/solution1/impl/verilog/processVECT.v:1861]
WARNING: [Synth 8-6014] Unused sequential element grp_fu_4617_ce_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_nobh_v16/hipacc_project/solution1/impl/verilog/processVECT.v:1876]
WARNING: [Synth 8-6014] Unused sequential element grp_fu_4631_ce_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_nobh_v16/hipacc_project/solution1/impl/verilog/processVECT.v:1891]
WARNING: [Synth 8-6014] Unused sequential element grp_fu_4636_ce_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_nobh_v16/hipacc_project/solution1/impl/verilog/processVECT.v:1906]
WARNING: [Synth 8-6014] Unused sequential element grp_fu_4650_ce_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_nobh_v16/hipacc_project/solution1/impl/verilog/processVECT.v:1921]
WARNING: [Synth 8-6014] Unused sequential element grp_fu_4655_ce_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_nobh_v16/hipacc_project/solution1/impl/verilog/processVECT.v:1936]
WARNING: [Synth 8-6014] Unused sequential element grp_fu_4669_ce_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_nobh_v16/hipacc_project/solution1/impl/verilog/processVECT.v:1951]
WARNING: [Synth 8-6014] Unused sequential element grp_fu_4674_ce_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_nobh_v16/hipacc_project/solution1/impl/verilog/processVECT.v:1966]
WARNING: [Synth 8-6014] Unused sequential element grp_fu_4688_ce_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_nobh_v16/hipacc_project/solution1/impl/verilog/processVECT.v:1981]
WARNING: [Synth 8-6014] Unused sequential element grp_fu_4693_ce_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_nobh_v16/hipacc_project/solution1/impl/verilog/processVECT.v:1996]
WARNING: [Synth 8-6014] Unused sequential element grp_fu_4707_ce_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_nobh_v16/hipacc_project/solution1/impl/verilog/processVECT.v:2011]
WARNING: [Synth 8-6014] Unused sequential element grp_fu_4712_ce_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_nobh_v16/hipacc_project/solution1/impl/verilog/processVECT.v:2026]
WARNING: [Synth 8-6014] Unused sequential element grp_fu_4726_ce_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_nobh_v16/hipacc_project/solution1/impl/verilog/processVECT.v:2041]
WARNING: [Synth 8-6014] Unused sequential element grp_fu_4731_ce_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_nobh_v16/hipacc_project/solution1/impl/verilog/processVECT.v:2056]
WARNING: [Synth 8-6014] Unused sequential element grp_fu_4745_ce_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_nobh_v16/hipacc_project/solution1/impl/verilog/processVECT.v:2071]
WARNING: [Synth 8-6014] Unused sequential element grp_fu_4750_ce_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_nobh_v16/hipacc_project/solution1/impl/verilog/processVECT.v:2086]
WARNING: [Synth 8-6014] Unused sequential element grp_fu_4755_ce_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_nobh_v16/hipacc_project/solution1/impl/verilog/processVECT.v:2101]
WARNING: [Synth 8-6014] Unused sequential element grp_fu_4760_ce_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_nobh_v16/hipacc_project/solution1/impl/verilog/processVECT.v:2116]
WARNING: [Synth 8-6014] Unused sequential element grp_fu_4765_ce_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_nobh_v16/hipacc_project/solution1/impl/verilog/processVECT.v:2131]
WARNING: [Synth 8-6014] Unused sequential element grp_fu_4770_ce_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_nobh_v16/hipacc_project/solution1/impl/verilog/processVECT.v:2146]
WARNING: [Synth 8-6014] Unused sequential element grp_fu_4775_ce_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_nobh_v16/hipacc_project/solution1/impl/verilog/processVECT.v:2161]
WARNING: [Synth 8-6014] Unused sequential element grp_fu_4780_ce_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_nobh_v16/hipacc_project/solution1/impl/verilog/processVECT.v:2176]
WARNING: [Synth 8-6014] Unused sequential element grp_fu_4785_ce_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_nobh_v16/hipacc_project/solution1/impl/verilog/processVECT.v:2191]
WARNING: [Synth 8-6014] Unused sequential element grp_fu_4790_ce_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_nobh_v16/hipacc_project/solution1/impl/verilog/processVECT.v:2206]
WARNING: [Synth 8-6014] Unused sequential element grp_fu_4795_ce_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_nobh_v16/hipacc_project/solution1/impl/verilog/processVECT.v:2221]
WARNING: [Synth 8-6014] Unused sequential element grp_fu_4800_ce_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_nobh_v16/hipacc_project/solution1/impl/verilog/processVECT.v:2236]
WARNING: [Synth 8-6014] Unused sequential element grp_fu_4805_ce_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_nobh_v16/hipacc_project/solution1/impl/verilog/processVECT.v:2251]
WARNING: [Synth 8-6014] Unused sequential element grp_fu_4810_ce_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_nobh_v16/hipacc_project/solution1/impl/verilog/processVECT.v:2266]
WARNING: [Synth 8-6014] Unused sequential element grp_fu_4815_ce_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_nobh_v16/hipacc_project/solution1/impl/verilog/processVECT.v:2281]
WARNING: [Synth 8-6014] Unused sequential element grp_fu_4820_ce_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_nobh_v16/hipacc_project/solution1/impl/verilog/processVECT.v:2296]
WARNING: [Synth 8-6014] Unused sequential element grp_fu_4825_ce_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_nobh_v16/hipacc_project/solution1/impl/verilog/processVECT.v:2311]
WARNING: [Synth 8-6014] Unused sequential element grp_fu_4830_ce_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_nobh_v16/hipacc_project/solution1/impl/verilog/processVECT.v:2326]
WARNING: [Synth 8-6014] Unused sequential element grp_fu_4835_ce_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_nobh_v16/hipacc_project/solution1/impl/verilog/processVECT.v:2341]
WARNING: [Synth 8-6014] Unused sequential element grp_fu_4840_ce_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_nobh_v16/hipacc_project/solution1/impl/verilog/processVECT.v:2356]
WARNING: [Synth 8-6014] Unused sequential element grp_fu_4845_ce_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_nobh_v16/hipacc_project/solution1/impl/verilog/processVECT.v:2371]
WARNING: [Synth 8-6014] Unused sequential element grp_fu_4850_ce_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_nobh_v16/hipacc_project/solution1/impl/verilog/processVECT.v:2386]
WARNING: [Synth 8-6014] Unused sequential element grp_fu_4855_ce_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_nobh_v16/hipacc_project/solution1/impl/verilog/processVECT.v:2401]
WARNING: [Synth 8-6014] Unused sequential element grp_fu_4860_ce_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_nobh_v16/hipacc_project/solution1/impl/verilog/processVECT.v:2416]
WARNING: [Synth 8-6014] Unused sequential element grp_fu_4865_ce_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_nobh_v16/hipacc_project/solution1/impl/verilog/processVECT.v:2431]
WARNING: [Synth 8-6014] Unused sequential element grp_fu_4870_ce_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_nobh_v16/hipacc_project/solution1/impl/verilog/processVECT.v:2446]
WARNING: [Synth 8-6014] Unused sequential element grp_fu_4875_ce_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_nobh_v16/hipacc_project/solution1/impl/verilog/processVECT.v:2461]
WARNING: [Synth 8-6014] Unused sequential element grp_fu_4880_ce_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_nobh_v16/hipacc_project/solution1/impl/verilog/processVECT.v:2476]
WARNING: [Synth 8-6014] Unused sequential element grp_fu_4885_ce_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_nobh_v16/hipacc_project/solution1/impl/verilog/processVECT.v:2491]
WARNING: [Synth 8-6014] Unused sequential element grp_fu_4890_ce_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_nobh_v16/hipacc_project/solution1/impl/verilog/processVECT.v:2506]
WARNING: [Synth 8-6014] Unused sequential element grp_fu_4895_ce_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_nobh_v16/hipacc_project/solution1/impl/verilog/processVECT.v:2521]
WARNING: [Synth 8-6014] Unused sequential element grp_fu_4900_ce_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_nobh_v16/hipacc_project/solution1/impl/verilog/processVECT.v:2536]
WARNING: [Synth 8-6014] Unused sequential element grp_fu_4905_ce_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_nobh_v16/hipacc_project/solution1/impl/verilog/processVECT.v:2551]
WARNING: [Synth 8-6014] Unused sequential element grp_fu_4910_ce_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_nobh_v16/hipacc_project/solution1/impl/verilog/processVECT.v:2566]
WARNING: [Synth 8-6014] Unused sequential element grp_fu_4915_ce_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_nobh_v16/hipacc_project/solution1/impl/verilog/processVECT.v:2581]
WARNING: [Synth 8-6014] Unused sequential element grp_fu_4920_ce_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_nobh_v16/hipacc_project/solution1/impl/verilog/processVECT.v:2596]
WARNING: [Synth 8-6014] Unused sequential element grp_fu_4925_ce_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_nobh_v16/hipacc_project/solution1/impl/verilog/processVECT.v:2611]
WARNING: [Synth 8-6014] Unused sequential element grp_fu_4930_ce_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_nobh_v16/hipacc_project/solution1/impl/verilog/processVECT.v:2626]
WARNING: [Synth 8-6014] Unused sequential element grp_fu_4935_ce_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_nobh_v16/hipacc_project/solution1/impl/verilog/processVECT.v:2641]
WARNING: [Synth 8-6014] Unused sequential element grp_fu_4940_ce_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_nobh_v16/hipacc_project/solution1/impl/verilog/processVECT.v:2656]
WARNING: [Synth 8-6014] Unused sequential element grp_fu_4945_ce_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_nobh_v16/hipacc_project/solution1/impl/verilog/processVECT.v:2671]
WARNING: [Synth 8-6014] Unused sequential element grp_fu_4950_ce_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_nobh_v16/hipacc_project/solution1/impl/verilog/processVECT.v:2686]
WARNING: [Synth 8-6014] Unused sequential element grp_fu_4955_ce_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_nobh_v16/hipacc_project/solution1/impl/verilog/processVECT.v:2701]
WARNING: [Synth 8-6014] Unused sequential element grp_fu_4960_ce_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_nobh_v16/hipacc_project/solution1/impl/verilog/processVECT.v:2716]
WARNING: [Synth 8-6014] Unused sequential element grp_fu_4965_ce_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_nobh_v16/hipacc_project/solution1/impl/verilog/processVECT.v:2731]
WARNING: [Synth 8-6014] Unused sequential element grp_fu_4970_ce_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_nobh_v16/hipacc_project/solution1/impl/verilog/processVECT.v:2746]
WARNING: [Synth 8-6014] Unused sequential element grp_fu_4975_ce_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_nobh_v16/hipacc_project/solution1/impl/verilog/processVECT.v:2761]
WARNING: [Synth 8-6014] Unused sequential element grp_fu_4980_ce_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_nobh_v16/hipacc_project/solution1/impl/verilog/processVECT.v:2776]
WARNING: [Synth 8-6014] Unused sequential element grp_fu_4985_ce_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_nobh_v16/hipacc_project/solution1/impl/verilog/processVECT.v:2791]
WARNING: [Synth 8-6014] Unused sequential element grp_fu_4990_ce_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_nobh_v16/hipacc_project/solution1/impl/verilog/processVECT.v:2806]
WARNING: [Synth 8-6014] Unused sequential element grp_fu_4995_ce_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_nobh_v16/hipacc_project/solution1/impl/verilog/processVECT.v:2821]
WARNING: [Synth 8-6014] Unused sequential element grp_fu_5000_ce_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_nobh_v16/hipacc_project/solution1/impl/verilog/processVECT.v:2836]
WARNING: [Synth 8-6014] Unused sequential element grp_fu_5005_ce_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_nobh_v16/hipacc_project/solution1/impl/verilog/processVECT.v:2851]
WARNING: [Synth 8-6014] Unused sequential element grp_fu_5010_ce_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_nobh_v16/hipacc_project/solution1/impl/verilog/processVECT.v:2866]
WARNING: [Synth 8-6014] Unused sequential element grp_fu_5015_ce_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_nobh_v16/hipacc_project/solution1/impl/verilog/processVECT.v:2881]
WARNING: [Synth 8-6014] Unused sequential element grp_fu_5020_ce_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_nobh_v16/hipacc_project/solution1/impl/verilog/processVECT.v:2896]
WARNING: [Synth 8-6014] Unused sequential element grp_fu_5025_ce_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_nobh_v16/hipacc_project/solution1/impl/verilog/processVECT.v:2911]
WARNING: [Synth 8-6014] Unused sequential element grp_fu_5030_ce_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_nobh_v16/hipacc_project/solution1/impl/verilog/processVECT.v:2926]
WARNING: [Synth 8-6014] Unused sequential element grp_fu_5035_ce_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_nobh_v16/hipacc_project/solution1/impl/verilog/processVECT.v:2941]
WARNING: [Synth 8-6014] Unused sequential element grp_fu_5040_ce_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_nobh_v16/hipacc_project/solution1/impl/verilog/processVECT.v:2956]
WARNING: [Synth 8-6014] Unused sequential element grp_fu_5045_ce_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_nobh_v16/hipacc_project/solution1/impl/verilog/processVECT.v:2971]
WARNING: [Synth 8-6014] Unused sequential element grp_fu_5050_ce_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_nobh_v16/hipacc_project/solution1/impl/verilog/processVECT.v:2986]
WARNING: [Synth 8-6014] Unused sequential element grp_fu_5055_ce_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_nobh_v16/hipacc_project/solution1/impl/verilog/processVECT.v:3001]
WARNING: [Synth 8-6014] Unused sequential element grp_fu_5060_ce_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_nobh_v16/hipacc_project/solution1/impl/verilog/processVECT.v:3016]
INFO: [Common 17-14] Message 'Synth 8-6014' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-256] done synthesizing module 'processVECT' (11#1) [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_nobh_v16/hipacc_project/solution1/impl/verilog/processVECT.v:10]
INFO: [Synth 8-256] done synthesizing module 'ccGaussianFilterGKer' (12#1) [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_nobh_v16/hipacc_project/solution1/impl/verilog/ccGaussianFilterGKer.v:10]
INFO: [Synth 8-256] done synthesizing module 'hipaccRun' (13#1) [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_nobh_v16/hipacc_project/solution1/impl/verilog/hipaccRun.v:12]
WARNING: [Synth 8-3331] design hipaccRun_mul_32sg8j has unconnected port reset
WARNING: [Synth 8-3331] design hipaccRun_mul_32sibs has unconnected port reset
WARNING: [Synth 8-3331] design hipaccRun_mul_32shbi has unconnected port reset
WARNING: [Synth 8-3331] design hipaccRun_mul_32sfYi has unconnected port reset
WARNING: [Synth 8-3331] design processVECT_lineBbkb has unconnected port reset
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1324.348 ; gain = 187.258 ; free physical = 10363 ; free virtual = 39328
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1324.348 ; gain = 187.258 ; free physical = 10388 ; free virtual = 39353
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z100ffg900-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_nobh_v16/hipacc_project/solution1/impl/verilog/hipaccRun.xdc]
Finished Parsing XDC File [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_nobh_v16/hipacc_project/solution1/impl/verilog/hipaccRun.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.83 ; elapsed = 00:00:00.21 . Memory (MB): peak = 1745.910 ; gain = 13.000 ; free physical = 10051 ; free virtual = 39017
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 1746.160 ; gain = 609.070 ; free physical = 10206 ; free virtual = 39172
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z100ffg900-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 1746.160 ; gain = 609.070 ; free physical = 10206 ; free virtual = 39172
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 1746.160 ; gain = 609.070 ; free physical = 10209 ; free virtual = 39174
---------------------------------------------------------------------------------
INFO: [Synth 8-4471] merging register 'lineBuff_1_V_addr_reg_6589_reg[5:0]' into 'lineBuff_0_V_addr_reg_6583_reg[5:0]' [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_nobh_v16/hipacc_project/solution1/impl/verilog/processVECT.v:3334]
INFO: [Synth 8-4471] merging register 'lineBuff_2_V_addr_reg_6595_reg[5:0]' into 'lineBuff_0_V_addr_reg_6583_reg[5:0]' [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_nobh_v16/hipacc_project/solution1/impl/verilog/processVECT.v:3335]
INFO: [Synth 8-4471] merging register 'lineBuff_3_V_addr_reg_6601_reg[5:0]' into 'lineBuff_0_V_addr_reg_6583_reg[5:0]' [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_nobh_v16/hipacc_project/solution1/impl/verilog/processVECT.v:3336]
INFO: [Synth 8-4471] merging register 'ap_reg_pp0_iter2_lineBuff_1_V_addr_reg_6589_reg[5:0]' into 'ap_reg_pp0_iter2_lineBuff_0_V_addr_reg_6583_reg[5:0]' [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_nobh_v16/hipacc_project/solution1/impl/verilog/processVECT.v:1557]
INFO: [Synth 8-4471] merging register 'ap_reg_pp0_iter2_lineBuff_2_V_addr_reg_6595_reg[5:0]' into 'ap_reg_pp0_iter2_lineBuff_0_V_addr_reg_6583_reg[5:0]' [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_nobh_v16/hipacc_project/solution1/impl/verilog/processVECT.v:1573]
INFO: [Synth 8-4471] merging register 'ap_reg_pp0_iter2_lineBuff_3_V_addr_reg_6601_reg[5:0]' into 'ap_reg_pp0_iter2_lineBuff_0_V_addr_reg_6583_reg[5:0]' [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_nobh_v16/hipacc_project/solution1/impl/verilog/processVECT.v:1589]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "exitcond_flatten_fu_867_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_fu_787_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 1746.160 ; gain = 609.070 ; free physical = 10121 ; free virtual = 39085
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+--------------------------+------------+----------+
|      |RTL Partition             |Replication |Instances |
+------+--------------------------+------------+----------+
|1     |processVECT__GB0          |           1|     34223|
|2     |processVECT__GB1          |           1|      7760|
|3     |processVECT__GB2          |           1|     10112|
|4     |processVECT__GB3          |           1|     12854|
|5     |processVECT__GB4          |           1|     16555|
|6     |ccGaussianFilterGKer__GC0 |           1|        23|
+------+--------------------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     32 Bit       Adders := 80    
	   3 Input     32 Bit       Adders := 48    
	   2 Input     32 Bit       Adders := 48    
	   2 Input     11 Bit       Adders := 2     
	   2 Input      7 Bit       Adders := 2     
+---Registers : 
	              512 Bit    Registers := 18    
	               32 Bit    Registers := 644   
	               16 Bit    Registers := 16    
	               14 Bit    Registers := 16    
	               13 Bit    Registers := 32    
	               12 Bit    Registers := 32    
	               11 Bit    Registers := 20    
	                7 Bit    Registers := 2     
	                6 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 33    
+---Multipliers : 
	                15x32  Multipliers := 16    
	                14x32  Multipliers := 32    
	                13x32  Multipliers := 32    
	                12x32  Multipliers := 16    
+---RAMs : 
	              32K Bit         RAMs := 4     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 3     
	   2 Input      7 Bit        Muxes := 2     
	   4 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 9     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module processVECT_lineBbkb_ram__1 
Detailed RTL Component Info : 
+---Registers : 
	              512 Bit    Registers := 1     
+---RAMs : 
	              32K Bit         RAMs := 1     
Module processVECT_lineBbkb_ram__2 
Detailed RTL Component Info : 
+---Registers : 
	              512 Bit    Registers := 1     
+---RAMs : 
	              32K Bit         RAMs := 1     
Module processVECT_lineBbkb_ram__3 
Detailed RTL Component Info : 
+---Registers : 
	              512 Bit    Registers := 1     
+---RAMs : 
	              32K Bit         RAMs := 1     
Module processVECT_lineBbkb_ram 
Detailed RTL Component Info : 
+---Registers : 
	              512 Bit    Registers := 1     
+---RAMs : 
	              32K Bit         RAMs := 1     
Module hipaccRun_mul_32sfYi_MulnS_0__1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	               14 Bit    Registers := 1     
+---Multipliers : 
	                15x32  Multipliers := 1     
Module hipaccRun_mul_32sg8j_MulnS_1__1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	               13 Bit    Registers := 1     
+---Multipliers : 
	                14x32  Multipliers := 1     
Module hipaccRun_mul_32sfYi_MulnS_0__2 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	               14 Bit    Registers := 1     
+---Multipliers : 
	                15x32  Multipliers := 1     
Module hipaccRun_mul_32sg8j_MulnS_1__2 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	               13 Bit    Registers := 1     
+---Multipliers : 
	                14x32  Multipliers := 1     
Module hipaccRun_mul_32sfYi_MulnS_0__3 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	               14 Bit    Registers := 1     
+---Multipliers : 
	                15x32  Multipliers := 1     
Module hipaccRun_mul_32sg8j_MulnS_1__3 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	               13 Bit    Registers := 1     
+---Multipliers : 
	                14x32  Multipliers := 1     
Module hipaccRun_mul_32sfYi_MulnS_0__4 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	               14 Bit    Registers := 1     
+---Multipliers : 
	                15x32  Multipliers := 1     
Module hipaccRun_mul_32sg8j_MulnS_1__4 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	               13 Bit    Registers := 1     
+---Multipliers : 
	                14x32  Multipliers := 1     
Module hipaccRun_mul_32shbi_MulnS_2__1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	               12 Bit    Registers := 1     
+---Multipliers : 
	                13x32  Multipliers := 1     
Module hipaccRun_mul_32shbi_MulnS_2__2 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	               12 Bit    Registers := 1     
+---Multipliers : 
	                13x32  Multipliers := 1     
Module hipaccRun_mul_32sibs_MulnS_3__1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	               11 Bit    Registers := 1     
+---Multipliers : 
	                12x32  Multipliers := 1     
Module hipaccRun_mul_32shbi_MulnS_2__3 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	               12 Bit    Registers := 1     
+---Multipliers : 
	                13x32  Multipliers := 1     
Module hipaccRun_mul_32shbi_MulnS_2__4 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	               12 Bit    Registers := 1     
+---Multipliers : 
	                13x32  Multipliers := 1     
Module hipaccRun_mul_32sibs_MulnS_3__2 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	               11 Bit    Registers := 1     
+---Multipliers : 
	                12x32  Multipliers := 1     
Module hipaccRun_mul_32shbi_MulnS_2__5 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	               12 Bit    Registers := 1     
+---Multipliers : 
	                13x32  Multipliers := 1     
Module hipaccRun_mul_32sibs_MulnS_3__3 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	               11 Bit    Registers := 1     
+---Multipliers : 
	                12x32  Multipliers := 1     
Module hipaccRun_mul_32shbi_MulnS_2__6 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	               12 Bit    Registers := 1     
+---Multipliers : 
	                13x32  Multipliers := 1     
Module hipaccRun_mul_32shbi_MulnS_2__7 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	               12 Bit    Registers := 1     
+---Multipliers : 
	                13x32  Multipliers := 1     
Module hipaccRun_mul_32sibs_MulnS_3__4 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	               11 Bit    Registers := 1     
+---Multipliers : 
	                12x32  Multipliers := 1     
Module hipaccRun_mul_32shbi_MulnS_2__8 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	               12 Bit    Registers := 1     
+---Multipliers : 
	                13x32  Multipliers := 1     
Module hipaccRun_mul_32sibs_MulnS_3__5 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	               11 Bit    Registers := 1     
+---Multipliers : 
	                12x32  Multipliers := 1     
Module hipaccRun_mul_32sg8j_MulnS_1__5 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	               13 Bit    Registers := 1     
+---Multipliers : 
	                14x32  Multipliers := 1     
Module hipaccRun_mul_32sg8j_MulnS_1__6 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	               13 Bit    Registers := 1     
+---Multipliers : 
	                14x32  Multipliers := 1     
Module hipaccRun_mul_32sg8j_MulnS_1__7 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	               13 Bit    Registers := 1     
+---Multipliers : 
	                14x32  Multipliers := 1     
Module hipaccRun_mul_32sg8j_MulnS_1__8 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	               13 Bit    Registers := 1     
+---Multipliers : 
	                14x32  Multipliers := 1     
Module hipaccRun_mul_32sg8j_MulnS_1__9 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	               13 Bit    Registers := 1     
+---Multipliers : 
	                14x32  Multipliers := 1     
Module hipaccRun_mul_32shbi_MulnS_2__9 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	               12 Bit    Registers := 1     
+---Multipliers : 
	                13x32  Multipliers := 1     
Module hipaccRun_mul_32shbi_MulnS_2__10 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	               12 Bit    Registers := 1     
+---Multipliers : 
	                13x32  Multipliers := 1     
Module hipaccRun_mul_32sibs_MulnS_3__6 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	               11 Bit    Registers := 1     
+---Multipliers : 
	                12x32  Multipliers := 1     
Module hipaccRun_mul_32shbi_MulnS_2__11 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	               12 Bit    Registers := 1     
+---Multipliers : 
	                13x32  Multipliers := 1     
Module hipaccRun_mul_32shbi_MulnS_2__12 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	               12 Bit    Registers := 1     
+---Multipliers : 
	                13x32  Multipliers := 1     
Module hipaccRun_mul_32sibs_MulnS_3__7 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	               11 Bit    Registers := 1     
+---Multipliers : 
	                12x32  Multipliers := 1     
Module hipaccRun_mul_32shbi_MulnS_2__13 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	               12 Bit    Registers := 1     
+---Multipliers : 
	                13x32  Multipliers := 1     
Module hipaccRun_mul_32shbi_MulnS_2__14 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	               12 Bit    Registers := 1     
+---Multipliers : 
	                13x32  Multipliers := 1     
Module hipaccRun_mul_32sg8j_MulnS_1__10 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	               13 Bit    Registers := 1     
+---Multipliers : 
	                14x32  Multipliers := 1     
Module hipaccRun_mul_32sfYi_MulnS_0__5 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	               14 Bit    Registers := 1     
+---Multipliers : 
	                15x32  Multipliers := 1     
Module hipaccRun_mul_32sg8j_MulnS_1__11 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	               13 Bit    Registers := 1     
+---Multipliers : 
	                14x32  Multipliers := 1     
Module hipaccRun_mul_32sfYi_MulnS_0__6 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	               14 Bit    Registers := 1     
+---Multipliers : 
	                15x32  Multipliers := 1     
Module hipaccRun_mul_32sg8j_MulnS_1__12 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	               13 Bit    Registers := 1     
+---Multipliers : 
	                14x32  Multipliers := 1     
Module hipaccRun_mul_32sg8j_MulnS_1__13 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	               13 Bit    Registers := 1     
+---Multipliers : 
	                14x32  Multipliers := 1     
Module hipaccRun_mul_32sibs_MulnS_3__8 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	               11 Bit    Registers := 1     
+---Multipliers : 
	                12x32  Multipliers := 1     
Module hipaccRun_mul_32shbi_MulnS_2__15 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	               12 Bit    Registers := 1     
+---Multipliers : 
	                13x32  Multipliers := 1     
Module hipaccRun_mul_32shbi_MulnS_2__16 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	               12 Bit    Registers := 1     
+---Multipliers : 
	                13x32  Multipliers := 1     
Module hipaccRun_mul_32sibs_MulnS_3__9 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	               11 Bit    Registers := 1     
+---Multipliers : 
	                12x32  Multipliers := 1     
Module hipaccRun_mul_32shbi_MulnS_2__17 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	               12 Bit    Registers := 1     
+---Multipliers : 
	                13x32  Multipliers := 1     
Module hipaccRun_mul_32shbi_MulnS_2__18 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	               12 Bit    Registers := 1     
+---Multipliers : 
	                13x32  Multipliers := 1     
Module hipaccRun_mul_32sg8j_MulnS_1__14 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	               13 Bit    Registers := 1     
+---Multipliers : 
	                14x32  Multipliers := 1     
Module hipaccRun_mul_32sfYi_MulnS_0__7 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	               14 Bit    Registers := 1     
+---Multipliers : 
	                15x32  Multipliers := 1     
Module hipaccRun_mul_32sg8j_MulnS_1__15 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	               13 Bit    Registers := 1     
+---Multipliers : 
	                14x32  Multipliers := 1     
Module hipaccRun_mul_32sfYi_MulnS_0__8 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	               14 Bit    Registers := 1     
+---Multipliers : 
	                15x32  Multipliers := 1     
Module hipaccRun_mul_32sg8j_MulnS_1__16 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	               13 Bit    Registers := 1     
+---Multipliers : 
	                14x32  Multipliers := 1     
Module hipaccRun_mul_32sibs_MulnS_3__10 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	               11 Bit    Registers := 1     
+---Multipliers : 
	                12x32  Multipliers := 1     
Module hipaccRun_mul_32shbi_MulnS_2__19 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	               12 Bit    Registers := 1     
+---Multipliers : 
	                13x32  Multipliers := 1     
Module hipaccRun_mul_32shbi_MulnS_2__20 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	               12 Bit    Registers := 1     
+---Multipliers : 
	                13x32  Multipliers := 1     
Module hipaccRun_mul_32sibs_MulnS_3__11 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	               11 Bit    Registers := 1     
+---Multipliers : 
	                12x32  Multipliers := 1     
Module hipaccRun_mul_32shbi_MulnS_2__21 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	               12 Bit    Registers := 1     
+---Multipliers : 
	                13x32  Multipliers := 1     
Module hipaccRun_mul_32shbi_MulnS_2__22 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	               12 Bit    Registers := 1     
+---Multipliers : 
	                13x32  Multipliers := 1     
Module hipaccRun_mul_32sibs_MulnS_3__12 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	               11 Bit    Registers := 1     
+---Multipliers : 
	                12x32  Multipliers := 1     
Module hipaccRun_mul_32shbi_MulnS_2__23 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	               12 Bit    Registers := 1     
+---Multipliers : 
	                13x32  Multipliers := 1     
Module hipaccRun_mul_32shbi_MulnS_2__24 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	               12 Bit    Registers := 1     
+---Multipliers : 
	                13x32  Multipliers := 1     
Module hipaccRun_mul_32sibs_MulnS_3__13 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	               11 Bit    Registers := 1     
+---Multipliers : 
	                12x32  Multipliers := 1     
Module hipaccRun_mul_32shbi_MulnS_2__25 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	               12 Bit    Registers := 1     
+---Multipliers : 
	                13x32  Multipliers := 1     
Module hipaccRun_mul_32shbi_MulnS_2__26 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	               12 Bit    Registers := 1     
+---Multipliers : 
	                13x32  Multipliers := 1     
Module hipaccRun_mul_32sibs_MulnS_3__14 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	               11 Bit    Registers := 1     
+---Multipliers : 
	                12x32  Multipliers := 1     
Module hipaccRun_mul_32shbi_MulnS_2__27 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	               12 Bit    Registers := 1     
+---Multipliers : 
	                13x32  Multipliers := 1     
Module hipaccRun_mul_32shbi_MulnS_2__28 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	               12 Bit    Registers := 1     
+---Multipliers : 
	                13x32  Multipliers := 1     
Module hipaccRun_mul_32sg8j_MulnS_1__17 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	               13 Bit    Registers := 1     
+---Multipliers : 
	                14x32  Multipliers := 1     
Module hipaccRun_mul_32sg8j_MulnS_1__18 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	               13 Bit    Registers := 1     
+---Multipliers : 
	                14x32  Multipliers := 1     
Module hipaccRun_mul_32sg8j_MulnS_1__19 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	               13 Bit    Registers := 1     
+---Multipliers : 
	                14x32  Multipliers := 1     
Module hipaccRun_mul_32sg8j_MulnS_1__20 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	               13 Bit    Registers := 1     
+---Multipliers : 
	                14x32  Multipliers := 1     
Module hipaccRun_mul_32sg8j_MulnS_1__21 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	               13 Bit    Registers := 1     
+---Multipliers : 
	                14x32  Multipliers := 1     
Module hipaccRun_mul_32sg8j_MulnS_1__22 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	               13 Bit    Registers := 1     
+---Multipliers : 
	                14x32  Multipliers := 1     
Module hipaccRun_mul_32sg8j_MulnS_1__23 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	               13 Bit    Registers := 1     
+---Multipliers : 
	                14x32  Multipliers := 1     
Module hipaccRun_mul_32sg8j_MulnS_1__24 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	               13 Bit    Registers := 1     
+---Multipliers : 
	                14x32  Multipliers := 1     
Module hipaccRun_mul_32sibs_MulnS_3__15 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	               11 Bit    Registers := 1     
+---Multipliers : 
	                12x32  Multipliers := 1     
Module hipaccRun_mul_32shbi_MulnS_2__29 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	               12 Bit    Registers := 1     
+---Multipliers : 
	                13x32  Multipliers := 1     
Module hipaccRun_mul_32shbi_MulnS_2__30 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	               12 Bit    Registers := 1     
+---Multipliers : 
	                13x32  Multipliers := 1     
Module hipaccRun_mul_32sibs_MulnS_3 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	               11 Bit    Registers := 1     
+---Multipliers : 
	                12x32  Multipliers := 1     
Module hipaccRun_mul_32shbi_MulnS_2__31 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	               12 Bit    Registers := 1     
+---Multipliers : 
	                13x32  Multipliers := 1     
Module hipaccRun_mul_32shbi_MulnS_2 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	               12 Bit    Registers := 1     
+---Multipliers : 
	                13x32  Multipliers := 1     
Module hipaccRun_mul_32sg8j_MulnS_1__25 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	               13 Bit    Registers := 1     
+---Multipliers : 
	                14x32  Multipliers := 1     
Module hipaccRun_mul_32sfYi_MulnS_0__9 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	               14 Bit    Registers := 1     
+---Multipliers : 
	                15x32  Multipliers := 1     
Module hipaccRun_mul_32sg8j_MulnS_1__26 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	               13 Bit    Registers := 1     
+---Multipliers : 
	                14x32  Multipliers := 1     
Module hipaccRun_mul_32sfYi_MulnS_0__10 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	               14 Bit    Registers := 1     
+---Multipliers : 
	                15x32  Multipliers := 1     
Module hipaccRun_mul_32sg8j_MulnS_1__27 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	               13 Bit    Registers := 1     
+---Multipliers : 
	                14x32  Multipliers := 1     
Module hipaccRun_mul_32sfYi_MulnS_0__11 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	               14 Bit    Registers := 1     
+---Multipliers : 
	                15x32  Multipliers := 1     
Module hipaccRun_mul_32sg8j_MulnS_1__28 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	               13 Bit    Registers := 1     
+---Multipliers : 
	                14x32  Multipliers := 1     
Module hipaccRun_mul_32sfYi_MulnS_0__12 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	               14 Bit    Registers := 1     
+---Multipliers : 
	                15x32  Multipliers := 1     
Module hipaccRun_mul_32sg8j_MulnS_1__29 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	               13 Bit    Registers := 1     
+---Multipliers : 
	                14x32  Multipliers := 1     
Module hipaccRun_mul_32sfYi_MulnS_0__13 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	               14 Bit    Registers := 1     
+---Multipliers : 
	                15x32  Multipliers := 1     
Module hipaccRun_mul_32sg8j_MulnS_1__30 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	               13 Bit    Registers := 1     
+---Multipliers : 
	                14x32  Multipliers := 1     
Module hipaccRun_mul_32sfYi_MulnS_0__14 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	               14 Bit    Registers := 1     
+---Multipliers : 
	                15x32  Multipliers := 1     
Module hipaccRun_mul_32sg8j_MulnS_1__31 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	               13 Bit    Registers := 1     
+---Multipliers : 
	                14x32  Multipliers := 1     
Module hipaccRun_mul_32sfYi_MulnS_0__15 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	               14 Bit    Registers := 1     
+---Multipliers : 
	                15x32  Multipliers := 1     
Module hipaccRun_mul_32sg8j_MulnS_1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	               13 Bit    Registers := 1     
+---Multipliers : 
	                14x32  Multipliers := 1     
Module hipaccRun_mul_32sfYi_MulnS_0 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	               14 Bit    Registers := 1     
+---Multipliers : 
	                15x32  Multipliers := 1     
Module processVECT 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     32 Bit       Adders := 80    
	   3 Input     32 Bit       Adders := 48    
	   2 Input     32 Bit       Adders := 48    
	   2 Input     11 Bit       Adders := 2     
	   2 Input      7 Bit       Adders := 2     
+---Registers : 
	              512 Bit    Registers := 14    
	               32 Bit    Registers := 452   
	               16 Bit    Registers := 16    
	               11 Bit    Registers := 4     
	                7 Bit    Registers := 2     
	                6 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 31    
+---Muxes : 
	   2 Input     11 Bit        Muxes := 3     
	   2 Input      7 Bit        Muxes := 2     
	   4 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
Module ccGaussianFilterGKer 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 2020 (col length:140)
BRAMs: 1510 (col length: RAMB18 140 RAMB36 70)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_nobh_v16/hipacc_project/solution1/impl/verilog/hipaccRun_mul_32sibs.v:24]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_nobh_v16/hipacc_project/solution1/impl/verilog/hipaccRun_mul_32shbi.v:24]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_nobh_v16/hipacc_project/solution1/impl/verilog/hipaccRun_mul_32shbi.v:24]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_nobh_v16/hipacc_project/solution1/impl/verilog/hipaccRun_mul_32sg8j.v:24]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_nobh_v16/hipacc_project/solution1/impl/verilog/hipaccRun_mul_32sg8j.v:24]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_nobh_v16/hipacc_project/solution1/impl/verilog/hipaccRun_mul_32sfYi.v:24]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_nobh_v16/hipacc_project/solution1/impl/verilog/hipaccRun_mul_32sibs.v:24]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_nobh_v16/hipacc_project/solution1/impl/verilog/hipaccRun_mul_32shbi.v:24]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_nobh_v16/hipacc_project/solution1/impl/verilog/hipaccRun_mul_32sibs.v:24]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_nobh_v16/hipacc_project/solution1/impl/verilog/hipaccRun_mul_32shbi.v:24]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_nobh_v16/hipacc_project/solution1/impl/verilog/hipaccRun_mul_32shbi.v:24]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_nobh_v16/hipacc_project/solution1/impl/verilog/hipaccRun_mul_32sg8j.v:24]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_nobh_v16/hipacc_project/solution1/impl/verilog/hipaccRun_mul_32sg8j.v:24]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_nobh_v16/hipacc_project/solution1/impl/verilog/hipaccRun_mul_32sfYi.v:24]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_nobh_v16/hipacc_project/solution1/impl/verilog/hipaccRun_mul_32sibs.v:24]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_nobh_v16/hipacc_project/solution1/impl/verilog/hipaccRun_mul_32shbi.v:24]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_nobh_v16/hipacc_project/solution1/impl/verilog/hipaccRun_mul_32shbi.v:24]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_nobh_v16/hipacc_project/solution1/impl/verilog/hipaccRun_mul_32sg8j.v:24]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_nobh_v16/hipacc_project/solution1/impl/verilog/hipaccRun_mul_32sfYi.v:24]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_nobh_v16/hipacc_project/solution1/impl/verilog/hipaccRun_mul_32sg8j.v:24]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_nobh_v16/hipacc_project/solution1/impl/verilog/hipaccRun_mul_32sg8j.v:24]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_nobh_v16/hipacc_project/solution1/impl/verilog/hipaccRun_mul_32sfYi.v:24]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_nobh_v16/hipacc_project/solution1/impl/verilog/hipaccRun_mul_32sibs.v:24]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_nobh_v16/hipacc_project/solution1/impl/verilog/hipaccRun_mul_32shbi.v:24]
DSP Report: Generating DSP hipaccRun_mul_32sibs_U65/hipaccRun_mul_32sibs_MulnS_3_U/tmp_product, operation Mode is: A2*B2.
DSP Report: register B is absorbed into DSP hipaccRun_mul_32sibs_U65/hipaccRun_mul_32sibs_MulnS_3_U/tmp_product.
DSP Report: register A is absorbed into DSP hipaccRun_mul_32sibs_U65/hipaccRun_mul_32sibs_MulnS_3_U/tmp_product.
DSP Report: operator hipaccRun_mul_32sibs_U65/hipaccRun_mul_32sibs_MulnS_3_U/tmp_product is absorbed into DSP hipaccRun_mul_32sibs_U65/hipaccRun_mul_32sibs_MulnS_3_U/tmp_product.
DSP Report: operator hipaccRun_mul_32sibs_U65/hipaccRun_mul_32sibs_MulnS_3_U/tmp_product is absorbed into DSP hipaccRun_mul_32sibs_U65/hipaccRun_mul_32sibs_MulnS_3_U/tmp_product.
DSP Report: Generating DSP hipaccRun_mul_32sibs_U65/hipaccRun_mul_32sibs_MulnS_3_U/buff0_reg, operation Mode is: (PCIN>>17)+A*B2.
DSP Report: register B is absorbed into DSP hipaccRun_mul_32sibs_U65/hipaccRun_mul_32sibs_MulnS_3_U/buff0_reg.
DSP Report: register hipaccRun_mul_32sibs_U65/hipaccRun_mul_32sibs_MulnS_3_U/buff0_reg is absorbed into DSP hipaccRun_mul_32sibs_U65/hipaccRun_mul_32sibs_MulnS_3_U/buff0_reg.
DSP Report: operator hipaccRun_mul_32sibs_U65/hipaccRun_mul_32sibs_MulnS_3_U/tmp_product is absorbed into DSP hipaccRun_mul_32sibs_U65/hipaccRun_mul_32sibs_MulnS_3_U/buff0_reg.
DSP Report: operator hipaccRun_mul_32sibs_U65/hipaccRun_mul_32sibs_MulnS_3_U/tmp_product is absorbed into DSP hipaccRun_mul_32sibs_U65/hipaccRun_mul_32sibs_MulnS_3_U/buff0_reg.
DSP Report: Generating DSP hipaccRun_mul_32shbi_U64/hipaccRun_mul_32shbi_MulnS_2_U/tmp_product, operation Mode is: A2*B2.
DSP Report: register B is absorbed into DSP hipaccRun_mul_32shbi_U64/hipaccRun_mul_32shbi_MulnS_2_U/tmp_product.
DSP Report: register A is absorbed into DSP hipaccRun_mul_32shbi_U64/hipaccRun_mul_32shbi_MulnS_2_U/tmp_product.
DSP Report: operator hipaccRun_mul_32shbi_U64/hipaccRun_mul_32shbi_MulnS_2_U/tmp_product is absorbed into DSP hipaccRun_mul_32shbi_U64/hipaccRun_mul_32shbi_MulnS_2_U/tmp_product.
DSP Report: operator hipaccRun_mul_32shbi_U64/hipaccRun_mul_32shbi_MulnS_2_U/tmp_product is absorbed into DSP hipaccRun_mul_32shbi_U64/hipaccRun_mul_32shbi_MulnS_2_U/tmp_product.
DSP Report: Generating DSP hipaccRun_mul_32shbi_U64/hipaccRun_mul_32shbi_MulnS_2_U/buff0_reg, operation Mode is: (PCIN>>17)+A*B2.
DSP Report: register B is absorbed into DSP hipaccRun_mul_32shbi_U64/hipaccRun_mul_32shbi_MulnS_2_U/buff0_reg.
DSP Report: register hipaccRun_mul_32shbi_U64/hipaccRun_mul_32shbi_MulnS_2_U/buff0_reg is absorbed into DSP hipaccRun_mul_32shbi_U64/hipaccRun_mul_32shbi_MulnS_2_U/buff0_reg.
DSP Report: operator hipaccRun_mul_32shbi_U64/hipaccRun_mul_32shbi_MulnS_2_U/tmp_product is absorbed into DSP hipaccRun_mul_32shbi_U64/hipaccRun_mul_32shbi_MulnS_2_U/buff0_reg.
DSP Report: operator hipaccRun_mul_32shbi_U64/hipaccRun_mul_32shbi_MulnS_2_U/tmp_product is absorbed into DSP hipaccRun_mul_32shbi_U64/hipaccRun_mul_32shbi_MulnS_2_U/buff0_reg.
DSP Report: Generating DSP hipaccRun_mul_32shbi_U63/hipaccRun_mul_32shbi_MulnS_2_U/tmp_product, operation Mode is: A2*B2.
DSP Report: register B is absorbed into DSP hipaccRun_mul_32shbi_U63/hipaccRun_mul_32shbi_MulnS_2_U/tmp_product.
DSP Report: register A is absorbed into DSP hipaccRun_mul_32shbi_U63/hipaccRun_mul_32shbi_MulnS_2_U/tmp_product.
DSP Report: operator hipaccRun_mul_32shbi_U63/hipaccRun_mul_32shbi_MulnS_2_U/tmp_product is absorbed into DSP hipaccRun_mul_32shbi_U63/hipaccRun_mul_32shbi_MulnS_2_U/tmp_product.
DSP Report: operator hipaccRun_mul_32shbi_U63/hipaccRun_mul_32shbi_MulnS_2_U/tmp_product is absorbed into DSP hipaccRun_mul_32shbi_U63/hipaccRun_mul_32shbi_MulnS_2_U/tmp_product.
DSP Report: Generating DSP hipaccRun_mul_32shbi_U63/hipaccRun_mul_32shbi_MulnS_2_U/buff0_reg, operation Mode is: (PCIN>>17)+A*B2.
DSP Report: register B is absorbed into DSP hipaccRun_mul_32shbi_U63/hipaccRun_mul_32shbi_MulnS_2_U/buff0_reg.
DSP Report: register hipaccRun_mul_32shbi_U63/hipaccRun_mul_32shbi_MulnS_2_U/buff0_reg is absorbed into DSP hipaccRun_mul_32shbi_U63/hipaccRun_mul_32shbi_MulnS_2_U/buff0_reg.
DSP Report: operator hipaccRun_mul_32shbi_U63/hipaccRun_mul_32shbi_MulnS_2_U/tmp_product is absorbed into DSP hipaccRun_mul_32shbi_U63/hipaccRun_mul_32shbi_MulnS_2_U/buff0_reg.
DSP Report: operator hipaccRun_mul_32shbi_U63/hipaccRun_mul_32shbi_MulnS_2_U/tmp_product is absorbed into DSP hipaccRun_mul_32shbi_U63/hipaccRun_mul_32shbi_MulnS_2_U/buff0_reg.
DSP Report: Generating DSP hipaccRun_mul_32sg8j_U94/hipaccRun_mul_32sg8j_MulnS_1_U/tmp_product, operation Mode is: A2*B2.
DSP Report: register B is absorbed into DSP hipaccRun_mul_32sg8j_U94/hipaccRun_mul_32sg8j_MulnS_1_U/tmp_product.
DSP Report: register A is absorbed into DSP hipaccRun_mul_32sg8j_U94/hipaccRun_mul_32sg8j_MulnS_1_U/tmp_product.
DSP Report: operator hipaccRun_mul_32sg8j_U94/hipaccRun_mul_32sg8j_MulnS_1_U/tmp_product is absorbed into DSP hipaccRun_mul_32sg8j_U94/hipaccRun_mul_32sg8j_MulnS_1_U/tmp_product.
DSP Report: operator hipaccRun_mul_32sg8j_U94/hipaccRun_mul_32sg8j_MulnS_1_U/tmp_product is absorbed into DSP hipaccRun_mul_32sg8j_U94/hipaccRun_mul_32sg8j_MulnS_1_U/tmp_product.
DSP Report: Generating DSP hipaccRun_mul_32sg8j_U94/hipaccRun_mul_32sg8j_MulnS_1_U/buff0_reg, operation Mode is: (PCIN>>17)+A*B2.
DSP Report: register B is absorbed into DSP hipaccRun_mul_32sg8j_U94/hipaccRun_mul_32sg8j_MulnS_1_U/buff0_reg.
DSP Report: register hipaccRun_mul_32sg8j_U94/hipaccRun_mul_32sg8j_MulnS_1_U/buff0_reg is absorbed into DSP hipaccRun_mul_32sg8j_U94/hipaccRun_mul_32sg8j_MulnS_1_U/buff0_reg.
DSP Report: operator hipaccRun_mul_32sg8j_U94/hipaccRun_mul_32sg8j_MulnS_1_U/tmp_product is absorbed into DSP hipaccRun_mul_32sg8j_U94/hipaccRun_mul_32sg8j_MulnS_1_U/buff0_reg.
DSP Report: operator hipaccRun_mul_32sg8j_U94/hipaccRun_mul_32sg8j_MulnS_1_U/tmp_product is absorbed into DSP hipaccRun_mul_32sg8j_U94/hipaccRun_mul_32sg8j_MulnS_1_U/buff0_reg.
DSP Report: Generating DSP hipaccRun_mul_32sg8j_U28/hipaccRun_mul_32sg8j_MulnS_1_U/tmp_product, operation Mode is: A2*B2.
DSP Report: register B is absorbed into DSP hipaccRun_mul_32sg8j_U28/hipaccRun_mul_32sg8j_MulnS_1_U/tmp_product.
DSP Report: register A is absorbed into DSP hipaccRun_mul_32sg8j_U28/hipaccRun_mul_32sg8j_MulnS_1_U/tmp_product.
DSP Report: operator hipaccRun_mul_32sg8j_U28/hipaccRun_mul_32sg8j_MulnS_1_U/tmp_product is absorbed into DSP hipaccRun_mul_32sg8j_U28/hipaccRun_mul_32sg8j_MulnS_1_U/tmp_product.
DSP Report: operator hipaccRun_mul_32sg8j_U28/hipaccRun_mul_32sg8j_MulnS_1_U/tmp_product is absorbed into DSP hipaccRun_mul_32sg8j_U28/hipaccRun_mul_32sg8j_MulnS_1_U/tmp_product.
DSP Report: Generating DSP hipaccRun_mul_32sg8j_U28/hipaccRun_mul_32sg8j_MulnS_1_U/buff0_reg, operation Mode is: (PCIN>>17)+A*B2.
DSP Report: register B is absorbed into DSP hipaccRun_mul_32sg8j_U28/hipaccRun_mul_32sg8j_MulnS_1_U/buff0_reg.
DSP Report: register hipaccRun_mul_32sg8j_U28/hipaccRun_mul_32sg8j_MulnS_1_U/buff0_reg is absorbed into DSP hipaccRun_mul_32sg8j_U28/hipaccRun_mul_32sg8j_MulnS_1_U/buff0_reg.
DSP Report: operator hipaccRun_mul_32sg8j_U28/hipaccRun_mul_32sg8j_MulnS_1_U/tmp_product is absorbed into DSP hipaccRun_mul_32sg8j_U28/hipaccRun_mul_32sg8j_MulnS_1_U/buff0_reg.
DSP Report: operator hipaccRun_mul_32sg8j_U28/hipaccRun_mul_32sg8j_MulnS_1_U/tmp_product is absorbed into DSP hipaccRun_mul_32sg8j_U28/hipaccRun_mul_32sg8j_MulnS_1_U/buff0_reg.
DSP Report: Generating DSP hipaccRun_mul_32sfYi_U27/hipaccRun_mul_32sfYi_MulnS_0_U/tmp_product, operation Mode is: A2*B2.
DSP Report: register B is absorbed into DSP hipaccRun_mul_32sfYi_U27/hipaccRun_mul_32sfYi_MulnS_0_U/tmp_product.
DSP Report: register A is absorbed into DSP hipaccRun_mul_32sfYi_U27/hipaccRun_mul_32sfYi_MulnS_0_U/tmp_product.
DSP Report: operator hipaccRun_mul_32sfYi_U27/hipaccRun_mul_32sfYi_MulnS_0_U/tmp_product is absorbed into DSP hipaccRun_mul_32sfYi_U27/hipaccRun_mul_32sfYi_MulnS_0_U/tmp_product.
DSP Report: operator hipaccRun_mul_32sfYi_U27/hipaccRun_mul_32sfYi_MulnS_0_U/tmp_product is absorbed into DSP hipaccRun_mul_32sfYi_U27/hipaccRun_mul_32sfYi_MulnS_0_U/tmp_product.
DSP Report: Generating DSP hipaccRun_mul_32sfYi_U27/hipaccRun_mul_32sfYi_MulnS_0_U/buff0_reg, operation Mode is: (PCIN>>17)+A*B2.
DSP Report: register B is absorbed into DSP hipaccRun_mul_32sfYi_U27/hipaccRun_mul_32sfYi_MulnS_0_U/buff0_reg.
DSP Report: register hipaccRun_mul_32sfYi_U27/hipaccRun_mul_32sfYi_MulnS_0_U/buff0_reg is absorbed into DSP hipaccRun_mul_32sfYi_U27/hipaccRun_mul_32sfYi_MulnS_0_U/buff0_reg.
DSP Report: operator hipaccRun_mul_32sfYi_U27/hipaccRun_mul_32sfYi_MulnS_0_U/tmp_product is absorbed into DSP hipaccRun_mul_32sfYi_U27/hipaccRun_mul_32sfYi_MulnS_0_U/buff0_reg.
DSP Report: operator hipaccRun_mul_32sfYi_U27/hipaccRun_mul_32sfYi_MulnS_0_U/tmp_product is absorbed into DSP hipaccRun_mul_32sfYi_U27/hipaccRun_mul_32sfYi_MulnS_0_U/buff0_reg.
DSP Report: Generating DSP hipaccRun_mul_32sibs_U74/hipaccRun_mul_32sibs_MulnS_3_U/tmp_product, operation Mode is: A2*B2.
DSP Report: register B is absorbed into DSP hipaccRun_mul_32sibs_U74/hipaccRun_mul_32sibs_MulnS_3_U/tmp_product.
DSP Report: register A is absorbed into DSP hipaccRun_mul_32sibs_U74/hipaccRun_mul_32sibs_MulnS_3_U/tmp_product.
DSP Report: operator hipaccRun_mul_32sibs_U74/hipaccRun_mul_32sibs_MulnS_3_U/tmp_product is absorbed into DSP hipaccRun_mul_32sibs_U74/hipaccRun_mul_32sibs_MulnS_3_U/tmp_product.
DSP Report: operator hipaccRun_mul_32sibs_U74/hipaccRun_mul_32sibs_MulnS_3_U/tmp_product is absorbed into DSP hipaccRun_mul_32sibs_U74/hipaccRun_mul_32sibs_MulnS_3_U/tmp_product.
DSP Report: Generating DSP hipaccRun_mul_32sibs_U74/hipaccRun_mul_32sibs_MulnS_3_U/buff0_reg, operation Mode is: (PCIN>>17)+A*B2.
DSP Report: register B is absorbed into DSP hipaccRun_mul_32sibs_U74/hipaccRun_mul_32sibs_MulnS_3_U/buff0_reg.
DSP Report: register hipaccRun_mul_32sibs_U74/hipaccRun_mul_32sibs_MulnS_3_U/buff0_reg is absorbed into DSP hipaccRun_mul_32sibs_U74/hipaccRun_mul_32sibs_MulnS_3_U/buff0_reg.
DSP Report: operator hipaccRun_mul_32sibs_U74/hipaccRun_mul_32sibs_MulnS_3_U/tmp_product is absorbed into DSP hipaccRun_mul_32sibs_U74/hipaccRun_mul_32sibs_MulnS_3_U/buff0_reg.
DSP Report: operator hipaccRun_mul_32sibs_U74/hipaccRun_mul_32sibs_MulnS_3_U/tmp_product is absorbed into DSP hipaccRun_mul_32sibs_U74/hipaccRun_mul_32sibs_MulnS_3_U/buff0_reg.
DSP Report: Generating DSP hipaccRun_mul_32shbi_U73/hipaccRun_mul_32shbi_MulnS_2_U/tmp_product, operation Mode is: A2*B2.
DSP Report: register B is absorbed into DSP hipaccRun_mul_32shbi_U73/hipaccRun_mul_32shbi_MulnS_2_U/tmp_product.
DSP Report: register A is absorbed into DSP hipaccRun_mul_32shbi_U73/hipaccRun_mul_32shbi_MulnS_2_U/tmp_product.
DSP Report: operator hipaccRun_mul_32shbi_U73/hipaccRun_mul_32shbi_MulnS_2_U/tmp_product is absorbed into DSP hipaccRun_mul_32shbi_U73/hipaccRun_mul_32shbi_MulnS_2_U/tmp_product.
DSP Report: operator hipaccRun_mul_32shbi_U73/hipaccRun_mul_32shbi_MulnS_2_U/tmp_product is absorbed into DSP hipaccRun_mul_32shbi_U73/hipaccRun_mul_32shbi_MulnS_2_U/tmp_product.
DSP Report: Generating DSP hipaccRun_mul_32shbi_U73/hipaccRun_mul_32shbi_MulnS_2_U/buff0_reg, operation Mode is: (PCIN>>17)+A*B2.
DSP Report: register B is absorbed into DSP hipaccRun_mul_32shbi_U73/hipaccRun_mul_32shbi_MulnS_2_U/buff0_reg.
DSP Report: register hipaccRun_mul_32shbi_U73/hipaccRun_mul_32shbi_MulnS_2_U/buff0_reg is absorbed into DSP hipaccRun_mul_32shbi_U73/hipaccRun_mul_32shbi_MulnS_2_U/buff0_reg.
DSP Report: operator hipaccRun_mul_32shbi_U73/hipaccRun_mul_32shbi_MulnS_2_U/tmp_product is absorbed into DSP hipaccRun_mul_32shbi_U73/hipaccRun_mul_32shbi_MulnS_2_U/buff0_reg.
DSP Report: operator hipaccRun_mul_32shbi_U73/hipaccRun_mul_32shbi_MulnS_2_U/tmp_product is absorbed into DSP hipaccRun_mul_32shbi_U73/hipaccRun_mul_32shbi_MulnS_2_U/buff0_reg.
DSP Report: Generating DSP hipaccRun_mul_32sibs_U56/hipaccRun_mul_32sibs_MulnS_3_U/tmp_product, operation Mode is: A2*B2.
DSP Report: register B is absorbed into DSP hipaccRun_mul_32sibs_U56/hipaccRun_mul_32sibs_MulnS_3_U/tmp_product.
DSP Report: register A is absorbed into DSP hipaccRun_mul_32sibs_U56/hipaccRun_mul_32sibs_MulnS_3_U/tmp_product.
DSP Report: operator hipaccRun_mul_32sibs_U56/hipaccRun_mul_32sibs_MulnS_3_U/tmp_product is absorbed into DSP hipaccRun_mul_32sibs_U56/hipaccRun_mul_32sibs_MulnS_3_U/tmp_product.
DSP Report: operator hipaccRun_mul_32sibs_U56/hipaccRun_mul_32sibs_MulnS_3_U/tmp_product is absorbed into DSP hipaccRun_mul_32sibs_U56/hipaccRun_mul_32sibs_MulnS_3_U/tmp_product.
DSP Report: Generating DSP hipaccRun_mul_32sibs_U56/hipaccRun_mul_32sibs_MulnS_3_U/buff0_reg, operation Mode is: (PCIN>>17)+A*B2.
DSP Report: register B is absorbed into DSP hipaccRun_mul_32sibs_U56/hipaccRun_mul_32sibs_MulnS_3_U/buff0_reg.
DSP Report: register hipaccRun_mul_32sibs_U56/hipaccRun_mul_32sibs_MulnS_3_U/buff0_reg is absorbed into DSP hipaccRun_mul_32sibs_U56/hipaccRun_mul_32sibs_MulnS_3_U/buff0_reg.
DSP Report: operator hipaccRun_mul_32sibs_U56/hipaccRun_mul_32sibs_MulnS_3_U/tmp_product is absorbed into DSP hipaccRun_mul_32sibs_U56/hipaccRun_mul_32sibs_MulnS_3_U/buff0_reg.
DSP Report: operator hipaccRun_mul_32sibs_U56/hipaccRun_mul_32sibs_MulnS_3_U/tmp_product is absorbed into DSP hipaccRun_mul_32sibs_U56/hipaccRun_mul_32sibs_MulnS_3_U/buff0_reg.
DSP Report: Generating DSP hipaccRun_mul_32shbi_U55/hipaccRun_mul_32shbi_MulnS_2_U/tmp_product, operation Mode is: A2*B2.
DSP Report: register B is absorbed into DSP hipaccRun_mul_32shbi_U55/hipaccRun_mul_32shbi_MulnS_2_U/tmp_product.
DSP Report: register A is absorbed into DSP hipaccRun_mul_32shbi_U55/hipaccRun_mul_32shbi_MulnS_2_U/tmp_product.
DSP Report: operator hipaccRun_mul_32shbi_U55/hipaccRun_mul_32shbi_MulnS_2_U/tmp_product is absorbed into DSP hipaccRun_mul_32shbi_U55/hipaccRun_mul_32shbi_MulnS_2_U/tmp_product.
DSP Report: operator hipaccRun_mul_32shbi_U55/hipaccRun_mul_32shbi_MulnS_2_U/tmp_product is absorbed into DSP hipaccRun_mul_32shbi_U55/hipaccRun_mul_32shbi_MulnS_2_U/tmp_product.
DSP Report: Generating DSP hipaccRun_mul_32shbi_U55/hipaccRun_mul_32shbi_MulnS_2_U/buff0_reg, operation Mode is: (PCIN>>17)+A*B2.
DSP Report: register B is absorbed into DSP hipaccRun_mul_32shbi_U55/hipaccRun_mul_32shbi_MulnS_2_U/buff0_reg.
DSP Report: register hipaccRun_mul_32shbi_U55/hipaccRun_mul_32shbi_MulnS_2_U/buff0_reg is absorbed into DSP hipaccRun_mul_32shbi_U55/hipaccRun_mul_32shbi_MulnS_2_U/buff0_reg.
DSP Report: operator hipaccRun_mul_32shbi_U55/hipaccRun_mul_32shbi_MulnS_2_U/tmp_product is absorbed into DSP hipaccRun_mul_32shbi_U55/hipaccRun_mul_32shbi_MulnS_2_U/buff0_reg.
DSP Report: operator hipaccRun_mul_32shbi_U55/hipaccRun_mul_32shbi_MulnS_2_U/tmp_product is absorbed into DSP hipaccRun_mul_32shbi_U55/hipaccRun_mul_32shbi_MulnS_2_U/buff0_reg.
DSP Report: Generating DSP hipaccRun_mul_32shbi_U54/hipaccRun_mul_32shbi_MulnS_2_U/tmp_product, operation Mode is: A2*B2.
DSP Report: register B is absorbed into DSP hipaccRun_mul_32shbi_U54/hipaccRun_mul_32shbi_MulnS_2_U/tmp_product.
DSP Report: register A is absorbed into DSP hipaccRun_mul_32shbi_U54/hipaccRun_mul_32shbi_MulnS_2_U/tmp_product.
DSP Report: operator hipaccRun_mul_32shbi_U54/hipaccRun_mul_32shbi_MulnS_2_U/tmp_product is absorbed into DSP hipaccRun_mul_32shbi_U54/hipaccRun_mul_32shbi_MulnS_2_U/tmp_product.
DSP Report: operator hipaccRun_mul_32shbi_U54/hipaccRun_mul_32shbi_MulnS_2_U/tmp_product is absorbed into DSP hipaccRun_mul_32shbi_U54/hipaccRun_mul_32shbi_MulnS_2_U/tmp_product.
DSP Report: Generating DSP hipaccRun_mul_32shbi_U54/hipaccRun_mul_32shbi_MulnS_2_U/buff0_reg, operation Mode is: (PCIN>>17)+A*B2.
DSP Report: register B is absorbed into DSP hipaccRun_mul_32shbi_U54/hipaccRun_mul_32shbi_MulnS_2_U/buff0_reg.
DSP Report: register hipaccRun_mul_32shbi_U54/hipaccRun_mul_32shbi_MulnS_2_U/buff0_reg is absorbed into DSP hipaccRun_mul_32shbi_U54/hipaccRun_mul_32shbi_MulnS_2_U/buff0_reg.
DSP Report: operator hipaccRun_mul_32shbi_U54/hipaccRun_mul_32shbi_MulnS_2_U/tmp_product is absorbed into DSP hipaccRun_mul_32shbi_U54/hipaccRun_mul_32shbi_MulnS_2_U/buff0_reg.
DSP Report: operator hipaccRun_mul_32shbi_U54/hipaccRun_mul_32shbi_MulnS_2_U/tmp_product is absorbed into DSP hipaccRun_mul_32shbi_U54/hipaccRun_mul_32shbi_MulnS_2_U/buff0_reg.
DSP Report: Generating DSP hipaccRun_mul_32sg8j_U95/hipaccRun_mul_32sg8j_MulnS_1_U/tmp_product, operation Mode is: A2*B2.
DSP Report: register B is absorbed into DSP hipaccRun_mul_32sg8j_U95/hipaccRun_mul_32sg8j_MulnS_1_U/tmp_product.
DSP Report: register A is absorbed into DSP hipaccRun_mul_32sg8j_U95/hipaccRun_mul_32sg8j_MulnS_1_U/tmp_product.
DSP Report: operator hipaccRun_mul_32sg8j_U95/hipaccRun_mul_32sg8j_MulnS_1_U/tmp_product is absorbed into DSP hipaccRun_mul_32sg8j_U95/hipaccRun_mul_32sg8j_MulnS_1_U/tmp_product.
DSP Report: operator hipaccRun_mul_32sg8j_U95/hipaccRun_mul_32sg8j_MulnS_1_U/tmp_product is absorbed into DSP hipaccRun_mul_32sg8j_U95/hipaccRun_mul_32sg8j_MulnS_1_U/tmp_product.
DSP Report: Generating DSP hipaccRun_mul_32sg8j_U95/hipaccRun_mul_32sg8j_MulnS_1_U/buff0_reg, operation Mode is: (PCIN>>17)+A*B2.
DSP Report: register B is absorbed into DSP hipaccRun_mul_32sg8j_U95/hipaccRun_mul_32sg8j_MulnS_1_U/buff0_reg.
DSP Report: register hipaccRun_mul_32sg8j_U95/hipaccRun_mul_32sg8j_MulnS_1_U/buff0_reg is absorbed into DSP hipaccRun_mul_32sg8j_U95/hipaccRun_mul_32sg8j_MulnS_1_U/buff0_reg.
DSP Report: operator hipaccRun_mul_32sg8j_U95/hipaccRun_mul_32sg8j_MulnS_1_U/tmp_product is absorbed into DSP hipaccRun_mul_32sg8j_U95/hipaccRun_mul_32sg8j_MulnS_1_U/buff0_reg.
DSP Report: operator hipaccRun_mul_32sg8j_U95/hipaccRun_mul_32sg8j_MulnS_1_U/tmp_product is absorbed into DSP hipaccRun_mul_32sg8j_U95/hipaccRun_mul_32sg8j_MulnS_1_U/buff0_reg.
DSP Report: Generating DSP hipaccRun_mul_32sg8j_U30/hipaccRun_mul_32sg8j_MulnS_1_U/tmp_product, operation Mode is: A2*B2.
DSP Report: register B is absorbed into DSP hipaccRun_mul_32sg8j_U30/hipaccRun_mul_32sg8j_MulnS_1_U/tmp_product.
DSP Report: register A is absorbed into DSP hipaccRun_mul_32sg8j_U30/hipaccRun_mul_32sg8j_MulnS_1_U/tmp_product.
DSP Report: operator hipaccRun_mul_32sg8j_U30/hipaccRun_mul_32sg8j_MulnS_1_U/tmp_product is absorbed into DSP hipaccRun_mul_32sg8j_U30/hipaccRun_mul_32sg8j_MulnS_1_U/tmp_product.
DSP Report: operator hipaccRun_mul_32sg8j_U30/hipaccRun_mul_32sg8j_MulnS_1_U/tmp_product is absorbed into DSP hipaccRun_mul_32sg8j_U30/hipaccRun_mul_32sg8j_MulnS_1_U/tmp_product.
DSP Report: Generating DSP hipaccRun_mul_32sg8j_U30/hipaccRun_mul_32sg8j_MulnS_1_U/buff0_reg, operation Mode is: (PCIN>>17)+A*B2.
DSP Report: register B is absorbed into DSP hipaccRun_mul_32sg8j_U30/hipaccRun_mul_32sg8j_MulnS_1_U/buff0_reg.
DSP Report: register hipaccRun_mul_32sg8j_U30/hipaccRun_mul_32sg8j_MulnS_1_U/buff0_reg is absorbed into DSP hipaccRun_mul_32sg8j_U30/hipaccRun_mul_32sg8j_MulnS_1_U/buff0_reg.
DSP Report: operator hipaccRun_mul_32sg8j_U30/hipaccRun_mul_32sg8j_MulnS_1_U/tmp_product is absorbed into DSP hipaccRun_mul_32sg8j_U30/hipaccRun_mul_32sg8j_MulnS_1_U/buff0_reg.
DSP Report: operator hipaccRun_mul_32sg8j_U30/hipaccRun_mul_32sg8j_MulnS_1_U/tmp_product is absorbed into DSP hipaccRun_mul_32sg8j_U30/hipaccRun_mul_32sg8j_MulnS_1_U/buff0_reg.
DSP Report: Generating DSP hipaccRun_mul_32sfYi_U29/hipaccRun_mul_32sfYi_MulnS_0_U/tmp_product, operation Mode is: A2*B2.
DSP Report: register B is absorbed into DSP hipaccRun_mul_32sfYi_U29/hipaccRun_mul_32sfYi_MulnS_0_U/tmp_product.
DSP Report: register A is absorbed into DSP hipaccRun_mul_32sfYi_U29/hipaccRun_mul_32sfYi_MulnS_0_U/tmp_product.
DSP Report: operator hipaccRun_mul_32sfYi_U29/hipaccRun_mul_32sfYi_MulnS_0_U/tmp_product is absorbed into DSP hipaccRun_mul_32sfYi_U29/hipaccRun_mul_32sfYi_MulnS_0_U/tmp_product.
DSP Report: operator hipaccRun_mul_32sfYi_U29/hipaccRun_mul_32sfYi_MulnS_0_U/tmp_product is absorbed into DSP hipaccRun_mul_32sfYi_U29/hipaccRun_mul_32sfYi_MulnS_0_U/tmp_product.
DSP Report: Generating DSP hipaccRun_mul_32sfYi_U29/hipaccRun_mul_32sfYi_MulnS_0_U/buff0_reg, operation Mode is: (PCIN>>17)+A*B2.
DSP Report: register B is absorbed into DSP hipaccRun_mul_32sfYi_U29/hipaccRun_mul_32sfYi_MulnS_0_U/buff0_reg.
DSP Report: register hipaccRun_mul_32sfYi_U29/hipaccRun_mul_32sfYi_MulnS_0_U/buff0_reg is absorbed into DSP hipaccRun_mul_32sfYi_U29/hipaccRun_mul_32sfYi_MulnS_0_U/buff0_reg.
DSP Report: operator hipaccRun_mul_32sfYi_U29/hipaccRun_mul_32sfYi_MulnS_0_U/tmp_product is absorbed into DSP hipaccRun_mul_32sfYi_U29/hipaccRun_mul_32sfYi_MulnS_0_U/buff0_reg.
DSP Report: operator hipaccRun_mul_32sfYi_U29/hipaccRun_mul_32sfYi_MulnS_0_U/tmp_product is absorbed into DSP hipaccRun_mul_32sfYi_U29/hipaccRun_mul_32sfYi_MulnS_0_U/buff0_reg.
DSP Report: Generating DSP hipaccRun_mul_32sibs_U77/hipaccRun_mul_32sibs_MulnS_3_U/tmp_product, operation Mode is: A2*B2.
DSP Report: register B is absorbed into DSP hipaccRun_mul_32sibs_U77/hipaccRun_mul_32sibs_MulnS_3_U/tmp_product.
DSP Report: register A is absorbed into DSP hipaccRun_mul_32sibs_U77/hipaccRun_mul_32sibs_MulnS_3_U/tmp_product.
DSP Report: operator hipaccRun_mul_32sibs_U77/hipaccRun_mul_32sibs_MulnS_3_U/tmp_product is absorbed into DSP hipaccRun_mul_32sibs_U77/hipaccRun_mul_32sibs_MulnS_3_U/tmp_product.
DSP Report: operator hipaccRun_mul_32sibs_U77/hipaccRun_mul_32sibs_MulnS_3_U/tmp_product is absorbed into DSP hipaccRun_mul_32sibs_U77/hipaccRun_mul_32sibs_MulnS_3_U/tmp_product.
DSP Report: Generating DSP hipaccRun_mul_32sibs_U77/hipaccRun_mul_32sibs_MulnS_3_U/buff0_reg, operation Mode is: (PCIN>>17)+A*B2.
DSP Report: register B is absorbed into DSP hipaccRun_mul_32sibs_U77/hipaccRun_mul_32sibs_MulnS_3_U/buff0_reg.
DSP Report: register hipaccRun_mul_32sibs_U77/hipaccRun_mul_32sibs_MulnS_3_U/buff0_reg is absorbed into DSP hipaccRun_mul_32sibs_U77/hipaccRun_mul_32sibs_MulnS_3_U/buff0_reg.
DSP Report: operator hipaccRun_mul_32sibs_U77/hipaccRun_mul_32sibs_MulnS_3_U/tmp_product is absorbed into DSP hipaccRun_mul_32sibs_U77/hipaccRun_mul_32sibs_MulnS_3_U/buff0_reg.
DSP Report: operator hipaccRun_mul_32sibs_U77/hipaccRun_mul_32sibs_MulnS_3_U/tmp_product is absorbed into DSP hipaccRun_mul_32sibs_U77/hipaccRun_mul_32sibs_MulnS_3_U/buff0_reg.
DSP Report: Generating DSP hipaccRun_mul_32shbi_U76/hipaccRun_mul_32shbi_MulnS_2_U/tmp_product, operation Mode is: A2*B2.
DSP Report: register B is absorbed into DSP hipaccRun_mul_32shbi_U76/hipaccRun_mul_32shbi_MulnS_2_U/tmp_product.
DSP Report: register A is absorbed into DSP hipaccRun_mul_32shbi_U76/hipaccRun_mul_32shbi_MulnS_2_U/tmp_product.
DSP Report: operator hipaccRun_mul_32shbi_U76/hipaccRun_mul_32shbi_MulnS_2_U/tmp_product is absorbed into DSP hipaccRun_mul_32shbi_U76/hipaccRun_mul_32shbi_MulnS_2_U/tmp_product.
DSP Report: operator hipaccRun_mul_32shbi_U76/hipaccRun_mul_32shbi_MulnS_2_U/tmp_product is absorbed into DSP hipaccRun_mul_32shbi_U76/hipaccRun_mul_32shbi_MulnS_2_U/tmp_product.
DSP Report: Generating DSP hipaccRun_mul_32shbi_U76/hipaccRun_mul_32shbi_MulnS_2_U/buff0_reg, operation Mode is: (PCIN>>17)+A*B2.
DSP Report: register B is absorbed into DSP hipaccRun_mul_32shbi_U76/hipaccRun_mul_32shbi_MulnS_2_U/buff0_reg.
DSP Report: register hipaccRun_mul_32shbi_U76/hipaccRun_mul_32shbi_MulnS_2_U/buff0_reg is absorbed into DSP hipaccRun_mul_32shbi_U76/hipaccRun_mul_32shbi_MulnS_2_U/buff0_reg.
DSP Report: operator hipaccRun_mul_32shbi_U76/hipaccRun_mul_32shbi_MulnS_2_U/tmp_product is absorbed into DSP hipaccRun_mul_32shbi_U76/hipaccRun_mul_32shbi_MulnS_2_U/buff0_reg.
DSP Report: operator hipaccRun_mul_32shbi_U76/hipaccRun_mul_32shbi_MulnS_2_U/tmp_product is absorbed into DSP hipaccRun_mul_32shbi_U76/hipaccRun_mul_32shbi_MulnS_2_U/buff0_reg.
DSP Report: Generating DSP hipaccRun_mul_32shbi_U75/hipaccRun_mul_32shbi_MulnS_2_U/tmp_product, operation Mode is: A2*B2.
DSP Report: register B is absorbed into DSP hipaccRun_mul_32shbi_U75/hipaccRun_mul_32shbi_MulnS_2_U/tmp_product.
DSP Report: register A is absorbed into DSP hipaccRun_mul_32shbi_U75/hipaccRun_mul_32shbi_MulnS_2_U/tmp_product.
DSP Report: operator hipaccRun_mul_32shbi_U75/hipaccRun_mul_32shbi_MulnS_2_U/tmp_product is absorbed into DSP hipaccRun_mul_32shbi_U75/hipaccRun_mul_32shbi_MulnS_2_U/tmp_product.
DSP Report: operator hipaccRun_mul_32shbi_U75/hipaccRun_mul_32shbi_MulnS_2_U/tmp_product is absorbed into DSP hipaccRun_mul_32shbi_U75/hipaccRun_mul_32shbi_MulnS_2_U/tmp_product.
DSP Report: Generating DSP hipaccRun_mul_32shbi_U75/hipaccRun_mul_32shbi_MulnS_2_U/buff0_reg, operation Mode is: (PCIN>>17)+A*B2.
DSP Report: register B is absorbed into DSP hipaccRun_mul_32shbi_U75/hipaccRun_mul_32shbi_MulnS_2_U/buff0_reg.
DSP Report: register hipaccRun_mul_32shbi_U75/hipaccRun_mul_32shbi_MulnS_2_U/buff0_reg is absorbed into DSP hipaccRun_mul_32shbi_U75/hipaccRun_mul_32shbi_MulnS_2_U/buff0_reg.
DSP Report: operator hipaccRun_mul_32shbi_U75/hipaccRun_mul_32shbi_MulnS_2_U/tmp_product is absorbed into DSP hipaccRun_mul_32shbi_U75/hipaccRun_mul_32shbi_MulnS_2_U/buff0_reg.
DSP Report: operator hipaccRun_mul_32shbi_U75/hipaccRun_mul_32shbi_MulnS_2_U/tmp_product is absorbed into DSP hipaccRun_mul_32shbi_U75/hipaccRun_mul_32shbi_MulnS_2_U/buff0_reg.
DSP Report: Generating DSP hipaccRun_mul_32sg8j_U2/hipaccRun_mul_32sg8j_MulnS_1_U/tmp_product, operation Mode is: A2*B2.
DSP Report: register B is absorbed into DSP hipaccRun_mul_32sg8j_U2/hipaccRun_mul_32sg8j_MulnS_1_U/tmp_product.
DSP Report: register A is absorbed into DSP hipaccRun_mul_32sg8j_U2/hipaccRun_mul_32sg8j_MulnS_1_U/tmp_product.
DSP Report: operator hipaccRun_mul_32sg8j_U2/hipaccRun_mul_32sg8j_MulnS_1_U/tmp_product is absorbed into DSP hipaccRun_mul_32sg8j_U2/hipaccRun_mul_32sg8j_MulnS_1_U/tmp_product.
DSP Report: operator hipaccRun_mul_32sg8j_U2/hipaccRun_mul_32sg8j_MulnS_1_U/tmp_product is absorbed into DSP hipaccRun_mul_32sg8j_U2/hipaccRun_mul_32sg8j_MulnS_1_U/tmp_product.
DSP Report: Generating DSP hipaccRun_mul_32sg8j_U2/hipaccRun_mul_32sg8j_MulnS_1_U/buff0_reg, operation Mode is: (PCIN>>17)+A*B2.
DSP Report: register B is absorbed into DSP hipaccRun_mul_32sg8j_U2/hipaccRun_mul_32sg8j_MulnS_1_U/buff0_reg.
DSP Report: register hipaccRun_mul_32sg8j_U2/hipaccRun_mul_32sg8j_MulnS_1_U/buff0_reg is absorbed into DSP hipaccRun_mul_32sg8j_U2/hipaccRun_mul_32sg8j_MulnS_1_U/buff0_reg.
DSP Report: operator hipaccRun_mul_32sg8j_U2/hipaccRun_mul_32sg8j_MulnS_1_U/tmp_product is absorbed into DSP hipaccRun_mul_32sg8j_U2/hipaccRun_mul_32sg8j_MulnS_1_U/buff0_reg.
DSP Report: operator hipaccRun_mul_32sg8j_U2/hipaccRun_mul_32sg8j_MulnS_1_U/tmp_product is absorbed into DSP hipaccRun_mul_32sg8j_U2/hipaccRun_mul_32sg8j_MulnS_1_U/buff0_reg.
DSP Report: Generating DSP hipaccRun_mul_32sfYi_U1/hipaccRun_mul_32sfYi_MulnS_0_U/tmp_product, operation Mode is: A2*B2.
DSP Report: register B is absorbed into DSP hipaccRun_mul_32sfYi_U1/hipaccRun_mul_32sfYi_MulnS_0_U/tmp_product.
DSP Report: register A is absorbed into DSP hipaccRun_mul_32sfYi_U1/hipaccRun_mul_32sfYi_MulnS_0_U/tmp_product.
DSP Report: operator hipaccRun_mul_32sfYi_U1/hipaccRun_mul_32sfYi_MulnS_0_U/tmp_product is absorbed into DSP hipaccRun_mul_32sfYi_U1/hipaccRun_mul_32sfYi_MulnS_0_U/tmp_product.
DSP Report: operator hipaccRun_mul_32sfYi_U1/hipaccRun_mul_32sfYi_MulnS_0_U/tmp_product is absorbed into DSP hipaccRun_mul_32sfYi_U1/hipaccRun_mul_32sfYi_MulnS_0_U/tmp_product.
DSP Report: Generating DSP hipaccRun_mul_32sfYi_U1/hipaccRun_mul_32sfYi_MulnS_0_U/buff0_reg, operation Mode is: (PCIN>>17)+A*B2.
DSP Report: register B is absorbed into DSP hipaccRun_mul_32sfYi_U1/hipaccRun_mul_32sfYi_MulnS_0_U/buff0_reg.
DSP Report: register hipaccRun_mul_32sfYi_U1/hipaccRun_mul_32sfYi_MulnS_0_U/buff0_reg is absorbed into DSP hipaccRun_mul_32sfYi_U1/hipaccRun_mul_32sfYi_MulnS_0_U/buff0_reg.
DSP Report: operator hipaccRun_mul_32sfYi_U1/hipaccRun_mul_32sfYi_MulnS_0_U/tmp_product is absorbed into DSP hipaccRun_mul_32sfYi_U1/hipaccRun_mul_32sfYi_MulnS_0_U/buff0_reg.
DSP Report: operator hipaccRun_mul_32sfYi_U1/hipaccRun_mul_32sfYi_MulnS_0_U/tmp_product is absorbed into DSP hipaccRun_mul_32sfYi_U1/hipaccRun_mul_32sfYi_MulnS_0_U/buff0_reg.
DSP Report: Generating DSP hipaccRun_mul_32sg8j_U96/hipaccRun_mul_32sg8j_MulnS_1_U/tmp_product, operation Mode is: A2*B2.
DSP Report: register B is absorbed into DSP hipaccRun_mul_32sg8j_U96/hipaccRun_mul_32sg8j_MulnS_1_U/tmp_product.
DSP Report: register A is absorbed into DSP hipaccRun_mul_32sg8j_U96/hipaccRun_mul_32sg8j_MulnS_1_U/tmp_product.
DSP Report: operator hipaccRun_mul_32sg8j_U96/hipaccRun_mul_32sg8j_MulnS_1_U/tmp_product is absorbed into DSP hipaccRun_mul_32sg8j_U96/hipaccRun_mul_32sg8j_MulnS_1_U/tmp_product.
DSP Report: operator hipaccRun_mul_32sg8j_U96/hipaccRun_mul_32sg8j_MulnS_1_U/tmp_product is absorbed into DSP hipaccRun_mul_32sg8j_U96/hipaccRun_mul_32sg8j_MulnS_1_U/tmp_product.
DSP Report: Generating DSP hipaccRun_mul_32sg8j_U96/hipaccRun_mul_32sg8j_MulnS_1_U/buff0_reg, operation Mode is: (PCIN>>17)+A*B2.
DSP Report: register B is absorbed into DSP hipaccRun_mul_32sg8j_U96/hipaccRun_mul_32sg8j_MulnS_1_U/buff0_reg.
DSP Report: register hipaccRun_mul_32sg8j_U96/hipaccRun_mul_32sg8j_MulnS_1_U/buff0_reg is absorbed into DSP hipaccRun_mul_32sg8j_U96/hipaccRun_mul_32sg8j_MulnS_1_U/buff0_reg.
DSP Report: operator hipaccRun_mul_32sg8j_U96/hipaccRun_mul_32sg8j_MulnS_1_U/tmp_product is absorbed into DSP hipaccRun_mul_32sg8j_U96/hipaccRun_mul_32sg8j_MulnS_1_U/buff0_reg.
DSP Report: operator hipaccRun_mul_32sg8j_U96/hipaccRun_mul_32sg8j_MulnS_1_U/tmp_product is absorbed into DSP hipaccRun_mul_32sg8j_U96/hipaccRun_mul_32sg8j_MulnS_1_U/buff0_reg.
DSP Report: Generating DSP hipaccRun_mul_32sg8j_U32/hipaccRun_mul_32sg8j_MulnS_1_U/tmp_product, operation Mode is: A2*B2.
DSP Report: register B is absorbed into DSP hipaccRun_mul_32sg8j_U32/hipaccRun_mul_32sg8j_MulnS_1_U/tmp_product.
DSP Report: register A is absorbed into DSP hipaccRun_mul_32sg8j_U32/hipaccRun_mul_32sg8j_MulnS_1_U/tmp_product.
DSP Report: operator hipaccRun_mul_32sg8j_U32/hipaccRun_mul_32sg8j_MulnS_1_U/tmp_product is absorbed into DSP hipaccRun_mul_32sg8j_U32/hipaccRun_mul_32sg8j_MulnS_1_U/tmp_product.
DSP Report: operator hipaccRun_mul_32sg8j_U32/hipaccRun_mul_32sg8j_MulnS_1_U/tmp_product is absorbed into DSP hipaccRun_mul_32sg8j_U32/hipaccRun_mul_32sg8j_MulnS_1_U/tmp_product.
DSP Report: Generating DSP hipaccRun_mul_32sg8j_U32/hipaccRun_mul_32sg8j_MulnS_1_U/buff0_reg, operation Mode is: (PCIN>>17)+A*B2.
DSP Report: register B is absorbed into DSP hipaccRun_mul_32sg8j_U32/hipaccRun_mul_32sg8j_MulnS_1_U/buff0_reg.
DSP Report: register hipaccRun_mul_32sg8j_U32/hipaccRun_mul_32sg8j_MulnS_1_U/buff0_reg is absorbed into DSP hipaccRun_mul_32sg8j_U32/hipaccRun_mul_32sg8j_MulnS_1_U/buff0_reg.
DSP Report: operator hipaccRun_mul_32sg8j_U32/hipaccRun_mul_32sg8j_MulnS_1_U/tmp_product is absorbed into DSP hipaccRun_mul_32sg8j_U32/hipaccRun_mul_32sg8j_MulnS_1_U/buff0_reg.
DSP Report: operator hipaccRun_mul_32sg8j_U32/hipaccRun_mul_32sg8j_MulnS_1_U/tmp_product is absorbed into DSP hipaccRun_mul_32sg8j_U32/hipaccRun_mul_32sg8j_MulnS_1_U/buff0_reg.
DSP Report: Generating DSP hipaccRun_mul_32sfYi_U31/hipaccRun_mul_32sfYi_MulnS_0_U/tmp_product, operation Mode is: A2*B2.
DSP Report: register B is absorbed into DSP hipaccRun_mul_32sfYi_U31/hipaccRun_mul_32sfYi_MulnS_0_U/tmp_product.
DSP Report: register A is absorbed into DSP hipaccRun_mul_32sfYi_U31/hipaccRun_mul_32sfYi_MulnS_0_U/tmp_product.
DSP Report: operator hipaccRun_mul_32sfYi_U31/hipaccRun_mul_32sfYi_MulnS_0_U/tmp_product is absorbed into DSP hipaccRun_mul_32sfYi_U31/hipaccRun_mul_32sfYi_MulnS_0_U/tmp_product.
DSP Report: operator hipaccRun_mul_32sfYi_U31/hipaccRun_mul_32sfYi_MulnS_0_U/tmp_product is absorbed into DSP hipaccRun_mul_32sfYi_U31/hipaccRun_mul_32sfYi_MulnS_0_U/tmp_product.
DSP Report: Generating DSP hipaccRun_mul_32sfYi_U31/hipaccRun_mul_32sfYi_MulnS_0_U/buff0_reg, operation Mode is: (PCIN>>17)+A*B2.
DSP Report: register B is absorbed into DSP hipaccRun_mul_32sfYi_U31/hipaccRun_mul_32sfYi_MulnS_0_U/buff0_reg.
DSP Report: register hipaccRun_mul_32sfYi_U31/hipaccRun_mul_32sfYi_MulnS_0_U/buff0_reg is absorbed into DSP hipaccRun_mul_32sfYi_U31/hipaccRun_mul_32sfYi_MulnS_0_U/buff0_reg.
DSP Report: operator hipaccRun_mul_32sfYi_U31/hipaccRun_mul_32sfYi_MulnS_0_U/tmp_product is absorbed into DSP hipaccRun_mul_32sfYi_U31/hipaccRun_mul_32sfYi_MulnS_0_U/buff0_reg.
DSP Report: operator hipaccRun_mul_32sfYi_U31/hipaccRun_mul_32sfYi_MulnS_0_U/tmp_product is absorbed into DSP hipaccRun_mul_32sfYi_U31/hipaccRun_mul_32sfYi_MulnS_0_U/buff0_reg.
DSP Report: Generating DSP hipaccRun_mul_32sibs_U80/hipaccRun_mul_32sibs_MulnS_3_U/tmp_product, operation Mode is: A2*B2.
DSP Report: register B is absorbed into DSP hipaccRun_mul_32sibs_U80/hipaccRun_mul_32sibs_MulnS_3_U/tmp_product.
DSP Report: register A is absorbed into DSP hipaccRun_mul_32sibs_U80/hipaccRun_mul_32sibs_MulnS_3_U/tmp_product.
DSP Report: operator hipaccRun_mul_32sibs_U80/hipaccRun_mul_32sibs_MulnS_3_U/tmp_product is absorbed into DSP hipaccRun_mul_32sibs_U80/hipaccRun_mul_32sibs_MulnS_3_U/tmp_product.
DSP Report: operator hipaccRun_mul_32sibs_U80/hipaccRun_mul_32sibs_MulnS_3_U/tmp_product is absorbed into DSP hipaccRun_mul_32sibs_U80/hipaccRun_mul_32sibs_MulnS_3_U/tmp_product.
DSP Report: Generating DSP hipaccRun_mul_32sibs_U80/hipaccRun_mul_32sibs_MulnS_3_U/buff0_reg, operation Mode is: (PCIN>>17)+A*B2.
DSP Report: register B is absorbed into DSP hipaccRun_mul_32sibs_U80/hipaccRun_mul_32sibs_MulnS_3_U/buff0_reg.
DSP Report: register hipaccRun_mul_32sibs_U80/hipaccRun_mul_32sibs_MulnS_3_U/buff0_reg is absorbed into DSP hipaccRun_mul_32sibs_U80/hipaccRun_mul_32sibs_MulnS_3_U/buff0_reg.
DSP Report: operator hipaccRun_mul_32sibs_U80/hipaccRun_mul_32sibs_MulnS_3_U/tmp_product is absorbed into DSP hipaccRun_mul_32sibs_U80/hipaccRun_mul_32sibs_MulnS_3_U/buff0_reg.
DSP Report: operator hipaccRun_mul_32sibs_U80/hipaccRun_mul_32sibs_MulnS_3_U/tmp_product is absorbed into DSP hipaccRun_mul_32sibs_U80/hipaccRun_mul_32sibs_MulnS_3_U/buff0_reg.
DSP Report: Generating DSP hipaccRun_mul_32shbi_U79/hipaccRun_mul_32shbi_MulnS_2_U/tmp_product, operation Mode is: A2*B2.
DSP Report: register B is absorbed into DSP hipaccRun_mul_32shbi_U79/hipaccRun_mul_32shbi_MulnS_2_U/tmp_product.
DSP Report: register A is absorbed into DSP hipaccRun_mul_32shbi_U79/hipaccRun_mul_32shbi_MulnS_2_U/tmp_product.
DSP Report: operator hipaccRun_mul_32shbi_U79/hipaccRun_mul_32shbi_MulnS_2_U/tmp_product is absorbed into DSP hipaccRun_mul_32shbi_U79/hipaccRun_mul_32shbi_MulnS_2_U/tmp_product.
DSP Report: operator hipaccRun_mul_32shbi_U79/hipaccRun_mul_32shbi_MulnS_2_U/tmp_product is absorbed into DSP hipaccRun_mul_32shbi_U79/hipaccRun_mul_32shbi_MulnS_2_U/tmp_product.
DSP Report: Generating DSP hipaccRun_mul_32shbi_U79/hipaccRun_mul_32shbi_MulnS_2_U/buff0_reg, operation Mode is: (PCIN>>17)+A*B2.
DSP Report: register B is absorbed into DSP hipaccRun_mul_32shbi_U79/hipaccRun_mul_32shbi_MulnS_2_U/buff0_reg.
DSP Report: register hipaccRun_mul_32shbi_U79/hipaccRun_mul_32shbi_MulnS_2_U/buff0_reg is absorbed into DSP hipaccRun_mul_32shbi_U79/hipaccRun_mul_32shbi_MulnS_2_U/buff0_reg.
DSP Report: operator hipaccRun_mul_32shbi_U79/hipaccRun_mul_32shbi_MulnS_2_U/tmp_product is absorbed into DSP hipaccRun_mul_32shbi_U79/hipaccRun_mul_32shbi_MulnS_2_U/buff0_reg.
DSP Report: operator hipaccRun_mul_32shbi_U79/hipaccRun_mul_32shbi_MulnS_2_U/tmp_product is absorbed into DSP hipaccRun_mul_32shbi_U79/hipaccRun_mul_32shbi_MulnS_2_U/buff0_reg.
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_nobh_v16/hipacc_project/solution1/impl/verilog/hipaccRun_mul_32shbi.v:24]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_nobh_v16/hipacc_project/solution1/impl/verilog/hipaccRun_mul_32shbi.v:24]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_nobh_v16/hipacc_project/solution1/impl/verilog/hipaccRun_mul_32sg8j.v:24]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_nobh_v16/hipacc_project/solution1/impl/verilog/hipaccRun_mul_32sg8j.v:24]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_nobh_v16/hipacc_project/solution1/impl/verilog/hipaccRun_mul_32sfYi.v:24]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_nobh_v16/hipacc_project/solution1/impl/verilog/hipaccRun_mul_32sibs.v:24]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_nobh_v16/hipacc_project/solution1/impl/verilog/hipaccRun_mul_32shbi.v:24]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_nobh_v16/hipacc_project/solution1/impl/verilog/hipaccRun_mul_32shbi.v:24]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_nobh_v16/hipacc_project/solution1/impl/verilog/hipaccRun_mul_32sg8j.v:24]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_nobh_v16/hipacc_project/solution1/impl/verilog/hipaccRun_mul_32sg8j.v:24]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_nobh_v16/hipacc_project/solution1/impl/verilog/hipaccRun_mul_32sfYi.v:24]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_nobh_v16/hipacc_project/solution1/impl/verilog/hipaccRun_mul_32sibs.v:24]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_nobh_v16/hipacc_project/solution1/impl/verilog/hipaccRun_mul_32shbi.v:24]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_nobh_v16/hipacc_project/solution1/impl/verilog/hipaccRun_mul_32shbi.v:24]
DSP Report: Generating DSP hipaccRun_mul_32shbi_U78/hipaccRun_mul_32shbi_MulnS_2_U/tmp_product, operation Mode is: A2*B2.
DSP Report: register B is absorbed into DSP hipaccRun_mul_32shbi_U78/hipaccRun_mul_32shbi_MulnS_2_U/tmp_product.
DSP Report: register A is absorbed into DSP hipaccRun_mul_32shbi_U78/hipaccRun_mul_32shbi_MulnS_2_U/tmp_product.
DSP Report: operator hipaccRun_mul_32shbi_U78/hipaccRun_mul_32shbi_MulnS_2_U/tmp_product is absorbed into DSP hipaccRun_mul_32shbi_U78/hipaccRun_mul_32shbi_MulnS_2_U/tmp_product.
DSP Report: operator hipaccRun_mul_32shbi_U78/hipaccRun_mul_32shbi_MulnS_2_U/tmp_product is absorbed into DSP hipaccRun_mul_32shbi_U78/hipaccRun_mul_32shbi_MulnS_2_U/tmp_product.
DSP Report: Generating DSP hipaccRun_mul_32shbi_U78/hipaccRun_mul_32shbi_MulnS_2_U/buff0_reg, operation Mode is: (PCIN>>17)+A*B2.
DSP Report: register B is absorbed into DSP hipaccRun_mul_32shbi_U78/hipaccRun_mul_32shbi_MulnS_2_U/buff0_reg.
DSP Report: register hipaccRun_mul_32shbi_U78/hipaccRun_mul_32shbi_MulnS_2_U/buff0_reg is absorbed into DSP hipaccRun_mul_32shbi_U78/hipaccRun_mul_32shbi_MulnS_2_U/buff0_reg.
DSP Report: operator hipaccRun_mul_32shbi_U78/hipaccRun_mul_32shbi_MulnS_2_U/tmp_product is absorbed into DSP hipaccRun_mul_32shbi_U78/hipaccRun_mul_32shbi_MulnS_2_U/buff0_reg.
DSP Report: operator hipaccRun_mul_32shbi_U78/hipaccRun_mul_32shbi_MulnS_2_U/tmp_product is absorbed into DSP hipaccRun_mul_32shbi_U78/hipaccRun_mul_32shbi_MulnS_2_U/buff0_reg.
DSP Report: Generating DSP hipaccRun_mul_32shbi_U72/hipaccRun_mul_32shbi_MulnS_2_U/tmp_product, operation Mode is: A2*B2.
DSP Report: register B is absorbed into DSP hipaccRun_mul_32shbi_U72/hipaccRun_mul_32shbi_MulnS_2_U/tmp_product.
DSP Report: register A is absorbed into DSP hipaccRun_mul_32shbi_U72/hipaccRun_mul_32shbi_MulnS_2_U/tmp_product.
DSP Report: operator hipaccRun_mul_32shbi_U72/hipaccRun_mul_32shbi_MulnS_2_U/tmp_product is absorbed into DSP hipaccRun_mul_32shbi_U72/hipaccRun_mul_32shbi_MulnS_2_U/tmp_product.
DSP Report: operator hipaccRun_mul_32shbi_U72/hipaccRun_mul_32shbi_MulnS_2_U/tmp_product is absorbed into DSP hipaccRun_mul_32shbi_U72/hipaccRun_mul_32shbi_MulnS_2_U/tmp_product.
DSP Report: Generating DSP hipaccRun_mul_32shbi_U72/hipaccRun_mul_32shbi_MulnS_2_U/buff0_reg, operation Mode is: (PCIN>>17)+A*B2.
DSP Report: register B is absorbed into DSP hipaccRun_mul_32shbi_U72/hipaccRun_mul_32shbi_MulnS_2_U/buff0_reg.
DSP Report: register hipaccRun_mul_32shbi_U72/hipaccRun_mul_32shbi_MulnS_2_U/buff0_reg is absorbed into DSP hipaccRun_mul_32shbi_U72/hipaccRun_mul_32shbi_MulnS_2_U/buff0_reg.
DSP Report: operator hipaccRun_mul_32shbi_U72/hipaccRun_mul_32shbi_MulnS_2_U/tmp_product is absorbed into DSP hipaccRun_mul_32shbi_U72/hipaccRun_mul_32shbi_MulnS_2_U/buff0_reg.
DSP Report: operator hipaccRun_mul_32shbi_U72/hipaccRun_mul_32shbi_MulnS_2_U/tmp_product is absorbed into DSP hipaccRun_mul_32shbi_U72/hipaccRun_mul_32shbi_MulnS_2_U/buff0_reg.
DSP Report: Generating DSP hipaccRun_mul_32sg8j_U93/hipaccRun_mul_32sg8j_MulnS_1_U/tmp_product, operation Mode is: A2*B2.
DSP Report: register B is absorbed into DSP hipaccRun_mul_32sg8j_U93/hipaccRun_mul_32sg8j_MulnS_1_U/tmp_product.
DSP Report: register A is absorbed into DSP hipaccRun_mul_32sg8j_U93/hipaccRun_mul_32sg8j_MulnS_1_U/tmp_product.
DSP Report: operator hipaccRun_mul_32sg8j_U93/hipaccRun_mul_32sg8j_MulnS_1_U/tmp_product is absorbed into DSP hipaccRun_mul_32sg8j_U93/hipaccRun_mul_32sg8j_MulnS_1_U/tmp_product.
DSP Report: operator hipaccRun_mul_32sg8j_U93/hipaccRun_mul_32sg8j_MulnS_1_U/tmp_product is absorbed into DSP hipaccRun_mul_32sg8j_U93/hipaccRun_mul_32sg8j_MulnS_1_U/tmp_product.
DSP Report: Generating DSP hipaccRun_mul_32sg8j_U93/hipaccRun_mul_32sg8j_MulnS_1_U/buff0_reg, operation Mode is: (PCIN>>17)+A*B2.
DSP Report: register B is absorbed into DSP hipaccRun_mul_32sg8j_U93/hipaccRun_mul_32sg8j_MulnS_1_U/buff0_reg.
DSP Report: register hipaccRun_mul_32sg8j_U93/hipaccRun_mul_32sg8j_MulnS_1_U/buff0_reg is absorbed into DSP hipaccRun_mul_32sg8j_U93/hipaccRun_mul_32sg8j_MulnS_1_U/buff0_reg.
DSP Report: operator hipaccRun_mul_32sg8j_U93/hipaccRun_mul_32sg8j_MulnS_1_U/tmp_product is absorbed into DSP hipaccRun_mul_32sg8j_U93/hipaccRun_mul_32sg8j_MulnS_1_U/buff0_reg.
DSP Report: operator hipaccRun_mul_32sg8j_U93/hipaccRun_mul_32sg8j_MulnS_1_U/tmp_product is absorbed into DSP hipaccRun_mul_32sg8j_U93/hipaccRun_mul_32sg8j_MulnS_1_U/buff0_reg.
DSP Report: Generating DSP hipaccRun_mul_32sg8j_U26/hipaccRun_mul_32sg8j_MulnS_1_U/tmp_product, operation Mode is: A2*B2.
DSP Report: register B is absorbed into DSP hipaccRun_mul_32sg8j_U26/hipaccRun_mul_32sg8j_MulnS_1_U/tmp_product.
DSP Report: register A is absorbed into DSP hipaccRun_mul_32sg8j_U26/hipaccRun_mul_32sg8j_MulnS_1_U/tmp_product.
DSP Report: operator hipaccRun_mul_32sg8j_U26/hipaccRun_mul_32sg8j_MulnS_1_U/tmp_product is absorbed into DSP hipaccRun_mul_32sg8j_U26/hipaccRun_mul_32sg8j_MulnS_1_U/tmp_product.
DSP Report: operator hipaccRun_mul_32sg8j_U26/hipaccRun_mul_32sg8j_MulnS_1_U/tmp_product is absorbed into DSP hipaccRun_mul_32sg8j_U26/hipaccRun_mul_32sg8j_MulnS_1_U/tmp_product.
DSP Report: Generating DSP hipaccRun_mul_32sg8j_U26/hipaccRun_mul_32sg8j_MulnS_1_U/buff0_reg, operation Mode is: (PCIN>>17)+A*B2.
DSP Report: register B is absorbed into DSP hipaccRun_mul_32sg8j_U26/hipaccRun_mul_32sg8j_MulnS_1_U/buff0_reg.
DSP Report: register hipaccRun_mul_32sg8j_U26/hipaccRun_mul_32sg8j_MulnS_1_U/buff0_reg is absorbed into DSP hipaccRun_mul_32sg8j_U26/hipaccRun_mul_32sg8j_MulnS_1_U/buff0_reg.
DSP Report: operator hipaccRun_mul_32sg8j_U26/hipaccRun_mul_32sg8j_MulnS_1_U/tmp_product is absorbed into DSP hipaccRun_mul_32sg8j_U26/hipaccRun_mul_32sg8j_MulnS_1_U/buff0_reg.
DSP Report: operator hipaccRun_mul_32sg8j_U26/hipaccRun_mul_32sg8j_MulnS_1_U/tmp_product is absorbed into DSP hipaccRun_mul_32sg8j_U26/hipaccRun_mul_32sg8j_MulnS_1_U/buff0_reg.
DSP Report: Generating DSP hipaccRun_mul_32sfYi_U25/hipaccRun_mul_32sfYi_MulnS_0_U/tmp_product, operation Mode is: A2*B2.
DSP Report: register B is absorbed into DSP hipaccRun_mul_32sfYi_U25/hipaccRun_mul_32sfYi_MulnS_0_U/tmp_product.
DSP Report: register A is absorbed into DSP hipaccRun_mul_32sfYi_U25/hipaccRun_mul_32sfYi_MulnS_0_U/tmp_product.
DSP Report: operator hipaccRun_mul_32sfYi_U25/hipaccRun_mul_32sfYi_MulnS_0_U/tmp_product is absorbed into DSP hipaccRun_mul_32sfYi_U25/hipaccRun_mul_32sfYi_MulnS_0_U/tmp_product.
DSP Report: operator hipaccRun_mul_32sfYi_U25/hipaccRun_mul_32sfYi_MulnS_0_U/tmp_product is absorbed into DSP hipaccRun_mul_32sfYi_U25/hipaccRun_mul_32sfYi_MulnS_0_U/tmp_product.
DSP Report: Generating DSP hipaccRun_mul_32sfYi_U25/hipaccRun_mul_32sfYi_MulnS_0_U/buff0_reg, operation Mode is: (PCIN>>17)+A*B2.
DSP Report: register B is absorbed into DSP hipaccRun_mul_32sfYi_U25/hipaccRun_mul_32sfYi_MulnS_0_U/buff0_reg.
DSP Report: register hipaccRun_mul_32sfYi_U25/hipaccRun_mul_32sfYi_MulnS_0_U/buff0_reg is absorbed into DSP hipaccRun_mul_32sfYi_U25/hipaccRun_mul_32sfYi_MulnS_0_U/buff0_reg.
DSP Report: operator hipaccRun_mul_32sfYi_U25/hipaccRun_mul_32sfYi_MulnS_0_U/tmp_product is absorbed into DSP hipaccRun_mul_32sfYi_U25/hipaccRun_mul_32sfYi_MulnS_0_U/buff0_reg.
DSP Report: operator hipaccRun_mul_32sfYi_U25/hipaccRun_mul_32sfYi_MulnS_0_U/tmp_product is absorbed into DSP hipaccRun_mul_32sfYi_U25/hipaccRun_mul_32sfYi_MulnS_0_U/buff0_reg.
DSP Report: Generating DSP hipaccRun_mul_32sibs_U71/hipaccRun_mul_32sibs_MulnS_3_U/tmp_product, operation Mode is: A2*B2.
DSP Report: register B is absorbed into DSP hipaccRun_mul_32sibs_U71/hipaccRun_mul_32sibs_MulnS_3_U/tmp_product.
DSP Report: register A is absorbed into DSP hipaccRun_mul_32sibs_U71/hipaccRun_mul_32sibs_MulnS_3_U/tmp_product.
DSP Report: operator hipaccRun_mul_32sibs_U71/hipaccRun_mul_32sibs_MulnS_3_U/tmp_product is absorbed into DSP hipaccRun_mul_32sibs_U71/hipaccRun_mul_32sibs_MulnS_3_U/tmp_product.
DSP Report: operator hipaccRun_mul_32sibs_U71/hipaccRun_mul_32sibs_MulnS_3_U/tmp_product is absorbed into DSP hipaccRun_mul_32sibs_U71/hipaccRun_mul_32sibs_MulnS_3_U/tmp_product.
DSP Report: Generating DSP hipaccRun_mul_32sibs_U71/hipaccRun_mul_32sibs_MulnS_3_U/buff0_reg, operation Mode is: (PCIN>>17)+A*B2.
DSP Report: register B is absorbed into DSP hipaccRun_mul_32sibs_U71/hipaccRun_mul_32sibs_MulnS_3_U/buff0_reg.
DSP Report: register hipaccRun_mul_32sibs_U71/hipaccRun_mul_32sibs_MulnS_3_U/buff0_reg is absorbed into DSP hipaccRun_mul_32sibs_U71/hipaccRun_mul_32sibs_MulnS_3_U/buff0_reg.
DSP Report: operator hipaccRun_mul_32sibs_U71/hipaccRun_mul_32sibs_MulnS_3_U/tmp_product is absorbed into DSP hipaccRun_mul_32sibs_U71/hipaccRun_mul_32sibs_MulnS_3_U/buff0_reg.
DSP Report: operator hipaccRun_mul_32sibs_U71/hipaccRun_mul_32sibs_MulnS_3_U/tmp_product is absorbed into DSP hipaccRun_mul_32sibs_U71/hipaccRun_mul_32sibs_MulnS_3_U/buff0_reg.
DSP Report: Generating DSP hipaccRun_mul_32shbi_U70/hipaccRun_mul_32shbi_MulnS_2_U/tmp_product, operation Mode is: A2*B2.
DSP Report: register B is absorbed into DSP hipaccRun_mul_32shbi_U70/hipaccRun_mul_32shbi_MulnS_2_U/tmp_product.
DSP Report: register A is absorbed into DSP hipaccRun_mul_32shbi_U70/hipaccRun_mul_32shbi_MulnS_2_U/tmp_product.
DSP Report: operator hipaccRun_mul_32shbi_U70/hipaccRun_mul_32shbi_MulnS_2_U/tmp_product is absorbed into DSP hipaccRun_mul_32shbi_U70/hipaccRun_mul_32shbi_MulnS_2_U/tmp_product.
DSP Report: operator hipaccRun_mul_32shbi_U70/hipaccRun_mul_32shbi_MulnS_2_U/tmp_product is absorbed into DSP hipaccRun_mul_32shbi_U70/hipaccRun_mul_32shbi_MulnS_2_U/tmp_product.
DSP Report: Generating DSP hipaccRun_mul_32shbi_U70/hipaccRun_mul_32shbi_MulnS_2_U/buff0_reg, operation Mode is: (PCIN>>17)+A*B2.
DSP Report: register B is absorbed into DSP hipaccRun_mul_32shbi_U70/hipaccRun_mul_32shbi_MulnS_2_U/buff0_reg.
DSP Report: register hipaccRun_mul_32shbi_U70/hipaccRun_mul_32shbi_MulnS_2_U/buff0_reg is absorbed into DSP hipaccRun_mul_32shbi_U70/hipaccRun_mul_32shbi_MulnS_2_U/buff0_reg.
DSP Report: operator hipaccRun_mul_32shbi_U70/hipaccRun_mul_32shbi_MulnS_2_U/tmp_product is absorbed into DSP hipaccRun_mul_32shbi_U70/hipaccRun_mul_32shbi_MulnS_2_U/buff0_reg.
DSP Report: operator hipaccRun_mul_32shbi_U70/hipaccRun_mul_32shbi_MulnS_2_U/tmp_product is absorbed into DSP hipaccRun_mul_32shbi_U70/hipaccRun_mul_32shbi_MulnS_2_U/buff0_reg.
DSP Report: Generating DSP hipaccRun_mul_32shbi_U69/hipaccRun_mul_32shbi_MulnS_2_U/tmp_product, operation Mode is: A2*B2.
DSP Report: register B is absorbed into DSP hipaccRun_mul_32shbi_U69/hipaccRun_mul_32shbi_MulnS_2_U/tmp_product.
DSP Report: register A is absorbed into DSP hipaccRun_mul_32shbi_U69/hipaccRun_mul_32shbi_MulnS_2_U/tmp_product.
DSP Report: operator hipaccRun_mul_32shbi_U69/hipaccRun_mul_32shbi_MulnS_2_U/tmp_product is absorbed into DSP hipaccRun_mul_32shbi_U69/hipaccRun_mul_32shbi_MulnS_2_U/tmp_product.
DSP Report: operator hipaccRun_mul_32shbi_U69/hipaccRun_mul_32shbi_MulnS_2_U/tmp_product is absorbed into DSP hipaccRun_mul_32shbi_U69/hipaccRun_mul_32shbi_MulnS_2_U/tmp_product.
DSP Report: Generating DSP hipaccRun_mul_32shbi_U69/hipaccRun_mul_32shbi_MulnS_2_U/buff0_reg, operation Mode is: (PCIN>>17)+A*B2.
DSP Report: register B is absorbed into DSP hipaccRun_mul_32shbi_U69/hipaccRun_mul_32shbi_MulnS_2_U/buff0_reg.
DSP Report: register hipaccRun_mul_32shbi_U69/hipaccRun_mul_32shbi_MulnS_2_U/buff0_reg is absorbed into DSP hipaccRun_mul_32shbi_U69/hipaccRun_mul_32shbi_MulnS_2_U/buff0_reg.
DSP Report: operator hipaccRun_mul_32shbi_U69/hipaccRun_mul_32shbi_MulnS_2_U/tmp_product is absorbed into DSP hipaccRun_mul_32shbi_U69/hipaccRun_mul_32shbi_MulnS_2_U/buff0_reg.
DSP Report: operator hipaccRun_mul_32shbi_U69/hipaccRun_mul_32shbi_MulnS_2_U/tmp_product is absorbed into DSP hipaccRun_mul_32shbi_U69/hipaccRun_mul_32shbi_MulnS_2_U/buff0_reg.
DSP Report: Generating DSP hipaccRun_mul_32sg8j_U92/hipaccRun_mul_32sg8j_MulnS_1_U/tmp_product, operation Mode is: A2*B2.
DSP Report: register B is absorbed into DSP hipaccRun_mul_32sg8j_U92/hipaccRun_mul_32sg8j_MulnS_1_U/tmp_product.
DSP Report: register A is absorbed into DSP hipaccRun_mul_32sg8j_U92/hipaccRun_mul_32sg8j_MulnS_1_U/tmp_product.
DSP Report: operator hipaccRun_mul_32sg8j_U92/hipaccRun_mul_32sg8j_MulnS_1_U/tmp_product is absorbed into DSP hipaccRun_mul_32sg8j_U92/hipaccRun_mul_32sg8j_MulnS_1_U/tmp_product.
DSP Report: operator hipaccRun_mul_32sg8j_U92/hipaccRun_mul_32sg8j_MulnS_1_U/tmp_product is absorbed into DSP hipaccRun_mul_32sg8j_U92/hipaccRun_mul_32sg8j_MulnS_1_U/tmp_product.
DSP Report: Generating DSP hipaccRun_mul_32sg8j_U92/hipaccRun_mul_32sg8j_MulnS_1_U/buff0_reg, operation Mode is: (PCIN>>17)+A*B2.
DSP Report: register B is absorbed into DSP hipaccRun_mul_32sg8j_U92/hipaccRun_mul_32sg8j_MulnS_1_U/buff0_reg.
DSP Report: register hipaccRun_mul_32sg8j_U92/hipaccRun_mul_32sg8j_MulnS_1_U/buff0_reg is absorbed into DSP hipaccRun_mul_32sg8j_U92/hipaccRun_mul_32sg8j_MulnS_1_U/buff0_reg.
DSP Report: operator hipaccRun_mul_32sg8j_U92/hipaccRun_mul_32sg8j_MulnS_1_U/tmp_product is absorbed into DSP hipaccRun_mul_32sg8j_U92/hipaccRun_mul_32sg8j_MulnS_1_U/buff0_reg.
DSP Report: operator hipaccRun_mul_32sg8j_U92/hipaccRun_mul_32sg8j_MulnS_1_U/tmp_product is absorbed into DSP hipaccRun_mul_32sg8j_U92/hipaccRun_mul_32sg8j_MulnS_1_U/buff0_reg.
DSP Report: Generating DSP hipaccRun_mul_32sg8j_U24/hipaccRun_mul_32sg8j_MulnS_1_U/tmp_product, operation Mode is: A2*B2.
DSP Report: register B is absorbed into DSP hipaccRun_mul_32sg8j_U24/hipaccRun_mul_32sg8j_MulnS_1_U/tmp_product.
DSP Report: register A is absorbed into DSP hipaccRun_mul_32sg8j_U24/hipaccRun_mul_32sg8j_MulnS_1_U/tmp_product.
DSP Report: operator hipaccRun_mul_32sg8j_U24/hipaccRun_mul_32sg8j_MulnS_1_U/tmp_product is absorbed into DSP hipaccRun_mul_32sg8j_U24/hipaccRun_mul_32sg8j_MulnS_1_U/tmp_product.
DSP Report: operator hipaccRun_mul_32sg8j_U24/hipaccRun_mul_32sg8j_MulnS_1_U/tmp_product is absorbed into DSP hipaccRun_mul_32sg8j_U24/hipaccRun_mul_32sg8j_MulnS_1_U/tmp_product.
DSP Report: Generating DSP hipaccRun_mul_32sg8j_U24/hipaccRun_mul_32sg8j_MulnS_1_U/buff0_reg, operation Mode is: (PCIN>>17)+A*B2.
DSP Report: register B is absorbed into DSP hipaccRun_mul_32sg8j_U24/hipaccRun_mul_32sg8j_MulnS_1_U/buff0_reg.
DSP Report: register hipaccRun_mul_32sg8j_U24/hipaccRun_mul_32sg8j_MulnS_1_U/buff0_reg is absorbed into DSP hipaccRun_mul_32sg8j_U24/hipaccRun_mul_32sg8j_MulnS_1_U/buff0_reg.
DSP Report: operator hipaccRun_mul_32sg8j_U24/hipaccRun_mul_32sg8j_MulnS_1_U/tmp_product is absorbed into DSP hipaccRun_mul_32sg8j_U24/hipaccRun_mul_32sg8j_MulnS_1_U/buff0_reg.
DSP Report: operator hipaccRun_mul_32sg8j_U24/hipaccRun_mul_32sg8j_MulnS_1_U/tmp_product is absorbed into DSP hipaccRun_mul_32sg8j_U24/hipaccRun_mul_32sg8j_MulnS_1_U/buff0_reg.
DSP Report: Generating DSP hipaccRun_mul_32sfYi_U23/hipaccRun_mul_32sfYi_MulnS_0_U/tmp_product, operation Mode is: A2*B2.
DSP Report: register B is absorbed into DSP hipaccRun_mul_32sfYi_U23/hipaccRun_mul_32sfYi_MulnS_0_U/tmp_product.
DSP Report: register A is absorbed into DSP hipaccRun_mul_32sfYi_U23/hipaccRun_mul_32sfYi_MulnS_0_U/tmp_product.
DSP Report: operator hipaccRun_mul_32sfYi_U23/hipaccRun_mul_32sfYi_MulnS_0_U/tmp_product is absorbed into DSP hipaccRun_mul_32sfYi_U23/hipaccRun_mul_32sfYi_MulnS_0_U/tmp_product.
DSP Report: operator hipaccRun_mul_32sfYi_U23/hipaccRun_mul_32sfYi_MulnS_0_U/tmp_product is absorbed into DSP hipaccRun_mul_32sfYi_U23/hipaccRun_mul_32sfYi_MulnS_0_U/tmp_product.
DSP Report: Generating DSP hipaccRun_mul_32sfYi_U23/hipaccRun_mul_32sfYi_MulnS_0_U/buff0_reg, operation Mode is: (PCIN>>17)+A*B2.
DSP Report: register B is absorbed into DSP hipaccRun_mul_32sfYi_U23/hipaccRun_mul_32sfYi_MulnS_0_U/buff0_reg.
DSP Report: register hipaccRun_mul_32sfYi_U23/hipaccRun_mul_32sfYi_MulnS_0_U/buff0_reg is absorbed into DSP hipaccRun_mul_32sfYi_U23/hipaccRun_mul_32sfYi_MulnS_0_U/buff0_reg.
DSP Report: operator hipaccRun_mul_32sfYi_U23/hipaccRun_mul_32sfYi_MulnS_0_U/tmp_product is absorbed into DSP hipaccRun_mul_32sfYi_U23/hipaccRun_mul_32sfYi_MulnS_0_U/buff0_reg.
DSP Report: operator hipaccRun_mul_32sfYi_U23/hipaccRun_mul_32sfYi_MulnS_0_U/tmp_product is absorbed into DSP hipaccRun_mul_32sfYi_U23/hipaccRun_mul_32sfYi_MulnS_0_U/buff0_reg.
DSP Report: Generating DSP hipaccRun_mul_32sibs_U68/hipaccRun_mul_32sibs_MulnS_3_U/tmp_product, operation Mode is: A2*B2.
DSP Report: register B is absorbed into DSP hipaccRun_mul_32sibs_U68/hipaccRun_mul_32sibs_MulnS_3_U/tmp_product.
DSP Report: register A is absorbed into DSP hipaccRun_mul_32sibs_U68/hipaccRun_mul_32sibs_MulnS_3_U/tmp_product.
DSP Report: operator hipaccRun_mul_32sibs_U68/hipaccRun_mul_32sibs_MulnS_3_U/tmp_product is absorbed into DSP hipaccRun_mul_32sibs_U68/hipaccRun_mul_32sibs_MulnS_3_U/tmp_product.
DSP Report: operator hipaccRun_mul_32sibs_U68/hipaccRun_mul_32sibs_MulnS_3_U/tmp_product is absorbed into DSP hipaccRun_mul_32sibs_U68/hipaccRun_mul_32sibs_MulnS_3_U/tmp_product.
DSP Report: Generating DSP hipaccRun_mul_32sibs_U68/hipaccRun_mul_32sibs_MulnS_3_U/buff0_reg, operation Mode is: (PCIN>>17)+A*B2.
DSP Report: register B is absorbed into DSP hipaccRun_mul_32sibs_U68/hipaccRun_mul_32sibs_MulnS_3_U/buff0_reg.
DSP Report: register hipaccRun_mul_32sibs_U68/hipaccRun_mul_32sibs_MulnS_3_U/buff0_reg is absorbed into DSP hipaccRun_mul_32sibs_U68/hipaccRun_mul_32sibs_MulnS_3_U/buff0_reg.
DSP Report: operator hipaccRun_mul_32sibs_U68/hipaccRun_mul_32sibs_MulnS_3_U/tmp_product is absorbed into DSP hipaccRun_mul_32sibs_U68/hipaccRun_mul_32sibs_MulnS_3_U/buff0_reg.
DSP Report: operator hipaccRun_mul_32sibs_U68/hipaccRun_mul_32sibs_MulnS_3_U/tmp_product is absorbed into DSP hipaccRun_mul_32sibs_U68/hipaccRun_mul_32sibs_MulnS_3_U/buff0_reg.
DSP Report: Generating DSP hipaccRun_mul_32shbi_U67/hipaccRun_mul_32shbi_MulnS_2_U/tmp_product, operation Mode is: A2*B2.
DSP Report: register B is absorbed into DSP hipaccRun_mul_32shbi_U67/hipaccRun_mul_32shbi_MulnS_2_U/tmp_product.
DSP Report: register A is absorbed into DSP hipaccRun_mul_32shbi_U67/hipaccRun_mul_32shbi_MulnS_2_U/tmp_product.
DSP Report: operator hipaccRun_mul_32shbi_U67/hipaccRun_mul_32shbi_MulnS_2_U/tmp_product is absorbed into DSP hipaccRun_mul_32shbi_U67/hipaccRun_mul_32shbi_MulnS_2_U/tmp_product.
DSP Report: operator hipaccRun_mul_32shbi_U67/hipaccRun_mul_32shbi_MulnS_2_U/tmp_product is absorbed into DSP hipaccRun_mul_32shbi_U67/hipaccRun_mul_32shbi_MulnS_2_U/tmp_product.
DSP Report: Generating DSP hipaccRun_mul_32shbi_U67/hipaccRun_mul_32shbi_MulnS_2_U/buff0_reg, operation Mode is: (PCIN>>17)+A*B2.
DSP Report: register B is absorbed into DSP hipaccRun_mul_32shbi_U67/hipaccRun_mul_32shbi_MulnS_2_U/buff0_reg.
DSP Report: register hipaccRun_mul_32shbi_U67/hipaccRun_mul_32shbi_MulnS_2_U/buff0_reg is absorbed into DSP hipaccRun_mul_32shbi_U67/hipaccRun_mul_32shbi_MulnS_2_U/buff0_reg.
DSP Report: operator hipaccRun_mul_32shbi_U67/hipaccRun_mul_32shbi_MulnS_2_U/tmp_product is absorbed into DSP hipaccRun_mul_32shbi_U67/hipaccRun_mul_32shbi_MulnS_2_U/buff0_reg.
DSP Report: operator hipaccRun_mul_32shbi_U67/hipaccRun_mul_32shbi_MulnS_2_U/tmp_product is absorbed into DSP hipaccRun_mul_32shbi_U67/hipaccRun_mul_32shbi_MulnS_2_U/buff0_reg.
DSP Report: Generating DSP hipaccRun_mul_32shbi_U66/hipaccRun_mul_32shbi_MulnS_2_U/tmp_product, operation Mode is: A2*B2.
DSP Report: register B is absorbed into DSP hipaccRun_mul_32shbi_U66/hipaccRun_mul_32shbi_MulnS_2_U/tmp_product.
DSP Report: register A is absorbed into DSP hipaccRun_mul_32shbi_U66/hipaccRun_mul_32shbi_MulnS_2_U/tmp_product.
DSP Report: operator hipaccRun_mul_32shbi_U66/hipaccRun_mul_32shbi_MulnS_2_U/tmp_product is absorbed into DSP hipaccRun_mul_32shbi_U66/hipaccRun_mul_32shbi_MulnS_2_U/tmp_product.
DSP Report: operator hipaccRun_mul_32shbi_U66/hipaccRun_mul_32shbi_MulnS_2_U/tmp_product is absorbed into DSP hipaccRun_mul_32shbi_U66/hipaccRun_mul_32shbi_MulnS_2_U/tmp_product.
DSP Report: Generating DSP hipaccRun_mul_32shbi_U66/hipaccRun_mul_32shbi_MulnS_2_U/buff0_reg, operation Mode is: (PCIN>>17)+A*B2.
DSP Report: register B is absorbed into DSP hipaccRun_mul_32shbi_U66/hipaccRun_mul_32shbi_MulnS_2_U/buff0_reg.
DSP Report: register hipaccRun_mul_32shbi_U66/hipaccRun_mul_32shbi_MulnS_2_U/buff0_reg is absorbed into DSP hipaccRun_mul_32shbi_U66/hipaccRun_mul_32shbi_MulnS_2_U/buff0_reg.
DSP Report: operator hipaccRun_mul_32shbi_U66/hipaccRun_mul_32shbi_MulnS_2_U/tmp_product is absorbed into DSP hipaccRun_mul_32shbi_U66/hipaccRun_mul_32shbi_MulnS_2_U/buff0_reg.
DSP Report: operator hipaccRun_mul_32shbi_U66/hipaccRun_mul_32shbi_MulnS_2_U/tmp_product is absorbed into DSP hipaccRun_mul_32shbi_U66/hipaccRun_mul_32shbi_MulnS_2_U/buff0_reg.
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_nobh_v16/hipacc_project/solution1/impl/verilog/hipaccRun_mul_32sg8j.v:24]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_nobh_v16/hipacc_project/solution1/impl/verilog/hipaccRun_mul_32sg8j.v:24]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_nobh_v16/hipacc_project/solution1/impl/verilog/hipaccRun_mul_32sfYi.v:24]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_nobh_v16/hipacc_project/solution1/impl/verilog/hipaccRun_mul_32sg8j.v:24]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_nobh_v16/hipacc_project/solution1/impl/verilog/hipaccRun_mul_32sg8j.v:24]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_nobh_v16/hipacc_project/solution1/impl/verilog/hipaccRun_mul_32sfYi.v:24]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_nobh_v16/hipacc_project/solution1/impl/verilog/hipaccRun_mul_32sibs.v:24]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_nobh_v16/hipacc_project/solution1/impl/verilog/hipaccRun_mul_32shbi.v:24]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_nobh_v16/hipacc_project/solution1/impl/verilog/hipaccRun_mul_32shbi.v:24]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_nobh_v16/hipacc_project/solution1/impl/verilog/hipaccRun_mul_32sibs.v:24]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_nobh_v16/hipacc_project/solution1/impl/verilog/hipaccRun_mul_32shbi.v:24]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_nobh_v16/hipacc_project/solution1/impl/verilog/hipaccRun_mul_32shbi.v:24]
DSP Report: Generating DSP hipaccRun_mul_32sg8j_U91/hipaccRun_mul_32sg8j_MulnS_1_U/tmp_product, operation Mode is: A2*B2.
DSP Report: register B is absorbed into DSP hipaccRun_mul_32sg8j_U91/hipaccRun_mul_32sg8j_MulnS_1_U/tmp_product.
DSP Report: register A is absorbed into DSP hipaccRun_mul_32sg8j_U91/hipaccRun_mul_32sg8j_MulnS_1_U/tmp_product.
DSP Report: operator hipaccRun_mul_32sg8j_U91/hipaccRun_mul_32sg8j_MulnS_1_U/tmp_product is absorbed into DSP hipaccRun_mul_32sg8j_U91/hipaccRun_mul_32sg8j_MulnS_1_U/tmp_product.
DSP Report: operator hipaccRun_mul_32sg8j_U91/hipaccRun_mul_32sg8j_MulnS_1_U/tmp_product is absorbed into DSP hipaccRun_mul_32sg8j_U91/hipaccRun_mul_32sg8j_MulnS_1_U/tmp_product.
DSP Report: Generating DSP hipaccRun_mul_32sg8j_U91/hipaccRun_mul_32sg8j_MulnS_1_U/buff0_reg, operation Mode is: (PCIN>>17)+A*B2.
DSP Report: register B is absorbed into DSP hipaccRun_mul_32sg8j_U91/hipaccRun_mul_32sg8j_MulnS_1_U/buff0_reg.
DSP Report: register hipaccRun_mul_32sg8j_U91/hipaccRun_mul_32sg8j_MulnS_1_U/buff0_reg is absorbed into DSP hipaccRun_mul_32sg8j_U91/hipaccRun_mul_32sg8j_MulnS_1_U/buff0_reg.
DSP Report: operator hipaccRun_mul_32sg8j_U91/hipaccRun_mul_32sg8j_MulnS_1_U/tmp_product is absorbed into DSP hipaccRun_mul_32sg8j_U91/hipaccRun_mul_32sg8j_MulnS_1_U/buff0_reg.
DSP Report: operator hipaccRun_mul_32sg8j_U91/hipaccRun_mul_32sg8j_MulnS_1_U/tmp_product is absorbed into DSP hipaccRun_mul_32sg8j_U91/hipaccRun_mul_32sg8j_MulnS_1_U/buff0_reg.
DSP Report: Generating DSP hipaccRun_mul_32sg8j_U22/hipaccRun_mul_32sg8j_MulnS_1_U/tmp_product, operation Mode is: A2*B2.
DSP Report: register B is absorbed into DSP hipaccRun_mul_32sg8j_U22/hipaccRun_mul_32sg8j_MulnS_1_U/tmp_product.
DSP Report: register A is absorbed into DSP hipaccRun_mul_32sg8j_U22/hipaccRun_mul_32sg8j_MulnS_1_U/tmp_product.
DSP Report: operator hipaccRun_mul_32sg8j_U22/hipaccRun_mul_32sg8j_MulnS_1_U/tmp_product is absorbed into DSP hipaccRun_mul_32sg8j_U22/hipaccRun_mul_32sg8j_MulnS_1_U/tmp_product.
DSP Report: operator hipaccRun_mul_32sg8j_U22/hipaccRun_mul_32sg8j_MulnS_1_U/tmp_product is absorbed into DSP hipaccRun_mul_32sg8j_U22/hipaccRun_mul_32sg8j_MulnS_1_U/tmp_product.
DSP Report: Generating DSP hipaccRun_mul_32sg8j_U22/hipaccRun_mul_32sg8j_MulnS_1_U/buff0_reg, operation Mode is: (PCIN>>17)+A*B2.
DSP Report: register B is absorbed into DSP hipaccRun_mul_32sg8j_U22/hipaccRun_mul_32sg8j_MulnS_1_U/buff0_reg.
DSP Report: register hipaccRun_mul_32sg8j_U22/hipaccRun_mul_32sg8j_MulnS_1_U/buff0_reg is absorbed into DSP hipaccRun_mul_32sg8j_U22/hipaccRun_mul_32sg8j_MulnS_1_U/buff0_reg.
DSP Report: operator hipaccRun_mul_32sg8j_U22/hipaccRun_mul_32sg8j_MulnS_1_U/tmp_product is absorbed into DSP hipaccRun_mul_32sg8j_U22/hipaccRun_mul_32sg8j_MulnS_1_U/buff0_reg.
DSP Report: operator hipaccRun_mul_32sg8j_U22/hipaccRun_mul_32sg8j_MulnS_1_U/tmp_product is absorbed into DSP hipaccRun_mul_32sg8j_U22/hipaccRun_mul_32sg8j_MulnS_1_U/buff0_reg.
DSP Report: Generating DSP hipaccRun_mul_32sfYi_U21/hipaccRun_mul_32sfYi_MulnS_0_U/tmp_product, operation Mode is: A2*B2.
DSP Report: register B is absorbed into DSP hipaccRun_mul_32sfYi_U21/hipaccRun_mul_32sfYi_MulnS_0_U/tmp_product.
DSP Report: register A is absorbed into DSP hipaccRun_mul_32sfYi_U21/hipaccRun_mul_32sfYi_MulnS_0_U/tmp_product.
DSP Report: operator hipaccRun_mul_32sfYi_U21/hipaccRun_mul_32sfYi_MulnS_0_U/tmp_product is absorbed into DSP hipaccRun_mul_32sfYi_U21/hipaccRun_mul_32sfYi_MulnS_0_U/tmp_product.
DSP Report: operator hipaccRun_mul_32sfYi_U21/hipaccRun_mul_32sfYi_MulnS_0_U/tmp_product is absorbed into DSP hipaccRun_mul_32sfYi_U21/hipaccRun_mul_32sfYi_MulnS_0_U/tmp_product.
DSP Report: Generating DSP hipaccRun_mul_32sfYi_U21/hipaccRun_mul_32sfYi_MulnS_0_U/buff0_reg, operation Mode is: (PCIN>>17)+A*B2.
DSP Report: register B is absorbed into DSP hipaccRun_mul_32sfYi_U21/hipaccRun_mul_32sfYi_MulnS_0_U/buff0_reg.
DSP Report: register hipaccRun_mul_32sfYi_U21/hipaccRun_mul_32sfYi_MulnS_0_U/buff0_reg is absorbed into DSP hipaccRun_mul_32sfYi_U21/hipaccRun_mul_32sfYi_MulnS_0_U/buff0_reg.
DSP Report: operator hipaccRun_mul_32sfYi_U21/hipaccRun_mul_32sfYi_MulnS_0_U/tmp_product is absorbed into DSP hipaccRun_mul_32sfYi_U21/hipaccRun_mul_32sfYi_MulnS_0_U/buff0_reg.
DSP Report: operator hipaccRun_mul_32sfYi_U21/hipaccRun_mul_32sfYi_MulnS_0_U/tmp_product is absorbed into DSP hipaccRun_mul_32sfYi_U21/hipaccRun_mul_32sfYi_MulnS_0_U/buff0_reg.
DSP Report: Generating DSP hipaccRun_mul_32sg8j_U90/hipaccRun_mul_32sg8j_MulnS_1_U/tmp_product, operation Mode is: A2*B2.
DSP Report: register B is absorbed into DSP hipaccRun_mul_32sg8j_U90/hipaccRun_mul_32sg8j_MulnS_1_U/tmp_product.
DSP Report: register A is absorbed into DSP hipaccRun_mul_32sg8j_U90/hipaccRun_mul_32sg8j_MulnS_1_U/tmp_product.
DSP Report: operator hipaccRun_mul_32sg8j_U90/hipaccRun_mul_32sg8j_MulnS_1_U/tmp_product is absorbed into DSP hipaccRun_mul_32sg8j_U90/hipaccRun_mul_32sg8j_MulnS_1_U/tmp_product.
DSP Report: operator hipaccRun_mul_32sg8j_U90/hipaccRun_mul_32sg8j_MulnS_1_U/tmp_product is absorbed into DSP hipaccRun_mul_32sg8j_U90/hipaccRun_mul_32sg8j_MulnS_1_U/tmp_product.
DSP Report: Generating DSP hipaccRun_mul_32sg8j_U90/hipaccRun_mul_32sg8j_MulnS_1_U/buff0_reg, operation Mode is: (PCIN>>17)+A*B2.
DSP Report: register B is absorbed into DSP hipaccRun_mul_32sg8j_U90/hipaccRun_mul_32sg8j_MulnS_1_U/buff0_reg.
DSP Report: register hipaccRun_mul_32sg8j_U90/hipaccRun_mul_32sg8j_MulnS_1_U/buff0_reg is absorbed into DSP hipaccRun_mul_32sg8j_U90/hipaccRun_mul_32sg8j_MulnS_1_U/buff0_reg.
DSP Report: operator hipaccRun_mul_32sg8j_U90/hipaccRun_mul_32sg8j_MulnS_1_U/tmp_product is absorbed into DSP hipaccRun_mul_32sg8j_U90/hipaccRun_mul_32sg8j_MulnS_1_U/buff0_reg.
DSP Report: operator hipaccRun_mul_32sg8j_U90/hipaccRun_mul_32sg8j_MulnS_1_U/tmp_product is absorbed into DSP hipaccRun_mul_32sg8j_U90/hipaccRun_mul_32sg8j_MulnS_1_U/buff0_reg.
DSP Report: Generating DSP hipaccRun_mul_32sg8j_U20/hipaccRun_mul_32sg8j_MulnS_1_U/tmp_product, operation Mode is: A2*B2.
DSP Report: register B is absorbed into DSP hipaccRun_mul_32sg8j_U20/hipaccRun_mul_32sg8j_MulnS_1_U/tmp_product.
DSP Report: register A is absorbed into DSP hipaccRun_mul_32sg8j_U20/hipaccRun_mul_32sg8j_MulnS_1_U/tmp_product.
DSP Report: operator hipaccRun_mul_32sg8j_U20/hipaccRun_mul_32sg8j_MulnS_1_U/tmp_product is absorbed into DSP hipaccRun_mul_32sg8j_U20/hipaccRun_mul_32sg8j_MulnS_1_U/tmp_product.
DSP Report: operator hipaccRun_mul_32sg8j_U20/hipaccRun_mul_32sg8j_MulnS_1_U/tmp_product is absorbed into DSP hipaccRun_mul_32sg8j_U20/hipaccRun_mul_32sg8j_MulnS_1_U/tmp_product.
DSP Report: Generating DSP hipaccRun_mul_32sg8j_U20/hipaccRun_mul_32sg8j_MulnS_1_U/buff0_reg, operation Mode is: (PCIN>>17)+A*B2.
DSP Report: register B is absorbed into DSP hipaccRun_mul_32sg8j_U20/hipaccRun_mul_32sg8j_MulnS_1_U/buff0_reg.
DSP Report: register hipaccRun_mul_32sg8j_U20/hipaccRun_mul_32sg8j_MulnS_1_U/buff0_reg is absorbed into DSP hipaccRun_mul_32sg8j_U20/hipaccRun_mul_32sg8j_MulnS_1_U/buff0_reg.
DSP Report: operator hipaccRun_mul_32sg8j_U20/hipaccRun_mul_32sg8j_MulnS_1_U/tmp_product is absorbed into DSP hipaccRun_mul_32sg8j_U20/hipaccRun_mul_32sg8j_MulnS_1_U/buff0_reg.
DSP Report: operator hipaccRun_mul_32sg8j_U20/hipaccRun_mul_32sg8j_MulnS_1_U/tmp_product is absorbed into DSP hipaccRun_mul_32sg8j_U20/hipaccRun_mul_32sg8j_MulnS_1_U/buff0_reg.
DSP Report: Generating DSP hipaccRun_mul_32sfYi_U19/hipaccRun_mul_32sfYi_MulnS_0_U/tmp_product, operation Mode is: A2*B2.
DSP Report: register B is absorbed into DSP hipaccRun_mul_32sfYi_U19/hipaccRun_mul_32sfYi_MulnS_0_U/tmp_product.
DSP Report: register A is absorbed into DSP hipaccRun_mul_32sfYi_U19/hipaccRun_mul_32sfYi_MulnS_0_U/tmp_product.
DSP Report: operator hipaccRun_mul_32sfYi_U19/hipaccRun_mul_32sfYi_MulnS_0_U/tmp_product is absorbed into DSP hipaccRun_mul_32sfYi_U19/hipaccRun_mul_32sfYi_MulnS_0_U/tmp_product.
DSP Report: operator hipaccRun_mul_32sfYi_U19/hipaccRun_mul_32sfYi_MulnS_0_U/tmp_product is absorbed into DSP hipaccRun_mul_32sfYi_U19/hipaccRun_mul_32sfYi_MulnS_0_U/tmp_product.
DSP Report: Generating DSP hipaccRun_mul_32sfYi_U19/hipaccRun_mul_32sfYi_MulnS_0_U/buff0_reg, operation Mode is: (PCIN>>17)+A*B2.
DSP Report: register B is absorbed into DSP hipaccRun_mul_32sfYi_U19/hipaccRun_mul_32sfYi_MulnS_0_U/buff0_reg.
DSP Report: register hipaccRun_mul_32sfYi_U19/hipaccRun_mul_32sfYi_MulnS_0_U/buff0_reg is absorbed into DSP hipaccRun_mul_32sfYi_U19/hipaccRun_mul_32sfYi_MulnS_0_U/buff0_reg.
DSP Report: operator hipaccRun_mul_32sfYi_U19/hipaccRun_mul_32sfYi_MulnS_0_U/tmp_product is absorbed into DSP hipaccRun_mul_32sfYi_U19/hipaccRun_mul_32sfYi_MulnS_0_U/buff0_reg.
DSP Report: operator hipaccRun_mul_32sfYi_U19/hipaccRun_mul_32sfYi_MulnS_0_U/tmp_product is absorbed into DSP hipaccRun_mul_32sfYi_U19/hipaccRun_mul_32sfYi_MulnS_0_U/buff0_reg.
DSP Report: Generating DSP hipaccRun_mul_32sibs_U62/hipaccRun_mul_32sibs_MulnS_3_U/tmp_product, operation Mode is: A2*B2.
DSP Report: register B is absorbed into DSP hipaccRun_mul_32sibs_U62/hipaccRun_mul_32sibs_MulnS_3_U/tmp_product.
DSP Report: register A is absorbed into DSP hipaccRun_mul_32sibs_U62/hipaccRun_mul_32sibs_MulnS_3_U/tmp_product.
DSP Report: operator hipaccRun_mul_32sibs_U62/hipaccRun_mul_32sibs_MulnS_3_U/tmp_product is absorbed into DSP hipaccRun_mul_32sibs_U62/hipaccRun_mul_32sibs_MulnS_3_U/tmp_product.
DSP Report: operator hipaccRun_mul_32sibs_U62/hipaccRun_mul_32sibs_MulnS_3_U/tmp_product is absorbed into DSP hipaccRun_mul_32sibs_U62/hipaccRun_mul_32sibs_MulnS_3_U/tmp_product.
DSP Report: Generating DSP hipaccRun_mul_32sibs_U62/hipaccRun_mul_32sibs_MulnS_3_U/buff0_reg, operation Mode is: (PCIN>>17)+A*B2.
DSP Report: register B is absorbed into DSP hipaccRun_mul_32sibs_U62/hipaccRun_mul_32sibs_MulnS_3_U/buff0_reg.
DSP Report: register hipaccRun_mul_32sibs_U62/hipaccRun_mul_32sibs_MulnS_3_U/buff0_reg is absorbed into DSP hipaccRun_mul_32sibs_U62/hipaccRun_mul_32sibs_MulnS_3_U/buff0_reg.
DSP Report: operator hipaccRun_mul_32sibs_U62/hipaccRun_mul_32sibs_MulnS_3_U/tmp_product is absorbed into DSP hipaccRun_mul_32sibs_U62/hipaccRun_mul_32sibs_MulnS_3_U/buff0_reg.
DSP Report: operator hipaccRun_mul_32sibs_U62/hipaccRun_mul_32sibs_MulnS_3_U/tmp_product is absorbed into DSP hipaccRun_mul_32sibs_U62/hipaccRun_mul_32sibs_MulnS_3_U/buff0_reg.
DSP Report: Generating DSP hipaccRun_mul_32shbi_U61/hipaccRun_mul_32shbi_MulnS_2_U/tmp_product, operation Mode is: A2*B2.
DSP Report: register B is absorbed into DSP hipaccRun_mul_32shbi_U61/hipaccRun_mul_32shbi_MulnS_2_U/tmp_product.
DSP Report: register A is absorbed into DSP hipaccRun_mul_32shbi_U61/hipaccRun_mul_32shbi_MulnS_2_U/tmp_product.
DSP Report: operator hipaccRun_mul_32shbi_U61/hipaccRun_mul_32shbi_MulnS_2_U/tmp_product is absorbed into DSP hipaccRun_mul_32shbi_U61/hipaccRun_mul_32shbi_MulnS_2_U/tmp_product.
DSP Report: operator hipaccRun_mul_32shbi_U61/hipaccRun_mul_32shbi_MulnS_2_U/tmp_product is absorbed into DSP hipaccRun_mul_32shbi_U61/hipaccRun_mul_32shbi_MulnS_2_U/tmp_product.
DSP Report: Generating DSP hipaccRun_mul_32shbi_U61/hipaccRun_mul_32shbi_MulnS_2_U/buff0_reg, operation Mode is: (PCIN>>17)+A*B2.
DSP Report: register B is absorbed into DSP hipaccRun_mul_32shbi_U61/hipaccRun_mul_32shbi_MulnS_2_U/buff0_reg.
DSP Report: register hipaccRun_mul_32shbi_U61/hipaccRun_mul_32shbi_MulnS_2_U/buff0_reg is absorbed into DSP hipaccRun_mul_32shbi_U61/hipaccRun_mul_32shbi_MulnS_2_U/buff0_reg.
DSP Report: operator hipaccRun_mul_32shbi_U61/hipaccRun_mul_32shbi_MulnS_2_U/tmp_product is absorbed into DSP hipaccRun_mul_32shbi_U61/hipaccRun_mul_32shbi_MulnS_2_U/buff0_reg.
DSP Report: operator hipaccRun_mul_32shbi_U61/hipaccRun_mul_32shbi_MulnS_2_U/tmp_product is absorbed into DSP hipaccRun_mul_32shbi_U61/hipaccRun_mul_32shbi_MulnS_2_U/buff0_reg.
DSP Report: Generating DSP hipaccRun_mul_32shbi_U60/hipaccRun_mul_32shbi_MulnS_2_U/tmp_product, operation Mode is: A2*B2.
DSP Report: register B is absorbed into DSP hipaccRun_mul_32shbi_U60/hipaccRun_mul_32shbi_MulnS_2_U/tmp_product.
DSP Report: register A is absorbed into DSP hipaccRun_mul_32shbi_U60/hipaccRun_mul_32shbi_MulnS_2_U/tmp_product.
DSP Report: operator hipaccRun_mul_32shbi_U60/hipaccRun_mul_32shbi_MulnS_2_U/tmp_product is absorbed into DSP hipaccRun_mul_32shbi_U60/hipaccRun_mul_32shbi_MulnS_2_U/tmp_product.
DSP Report: operator hipaccRun_mul_32shbi_U60/hipaccRun_mul_32shbi_MulnS_2_U/tmp_product is absorbed into DSP hipaccRun_mul_32shbi_U60/hipaccRun_mul_32shbi_MulnS_2_U/tmp_product.
DSP Report: Generating DSP hipaccRun_mul_32shbi_U60/hipaccRun_mul_32shbi_MulnS_2_U/buff0_reg, operation Mode is: (PCIN>>17)+A*B2.
DSP Report: register B is absorbed into DSP hipaccRun_mul_32shbi_U60/hipaccRun_mul_32shbi_MulnS_2_U/buff0_reg.
DSP Report: register hipaccRun_mul_32shbi_U60/hipaccRun_mul_32shbi_MulnS_2_U/buff0_reg is absorbed into DSP hipaccRun_mul_32shbi_U60/hipaccRun_mul_32shbi_MulnS_2_U/buff0_reg.
DSP Report: operator hipaccRun_mul_32shbi_U60/hipaccRun_mul_32shbi_MulnS_2_U/tmp_product is absorbed into DSP hipaccRun_mul_32shbi_U60/hipaccRun_mul_32shbi_MulnS_2_U/buff0_reg.
DSP Report: operator hipaccRun_mul_32shbi_U60/hipaccRun_mul_32shbi_MulnS_2_U/tmp_product is absorbed into DSP hipaccRun_mul_32shbi_U60/hipaccRun_mul_32shbi_MulnS_2_U/buff0_reg.
DSP Report: Generating DSP hipaccRun_mul_32sibs_U47/hipaccRun_mul_32sibs_MulnS_3_U/tmp_product, operation Mode is: A2*B2.
DSP Report: register B is absorbed into DSP hipaccRun_mul_32sibs_U47/hipaccRun_mul_32sibs_MulnS_3_U/tmp_product.
DSP Report: register A is absorbed into DSP hipaccRun_mul_32sibs_U47/hipaccRun_mul_32sibs_MulnS_3_U/tmp_product.
DSP Report: operator hipaccRun_mul_32sibs_U47/hipaccRun_mul_32sibs_MulnS_3_U/tmp_product is absorbed into DSP hipaccRun_mul_32sibs_U47/hipaccRun_mul_32sibs_MulnS_3_U/tmp_product.
DSP Report: operator hipaccRun_mul_32sibs_U47/hipaccRun_mul_32sibs_MulnS_3_U/tmp_product is absorbed into DSP hipaccRun_mul_32sibs_U47/hipaccRun_mul_32sibs_MulnS_3_U/tmp_product.
DSP Report: Generating DSP hipaccRun_mul_32sibs_U47/hipaccRun_mul_32sibs_MulnS_3_U/buff0_reg, operation Mode is: (PCIN>>17)+A*B2.
DSP Report: register B is absorbed into DSP hipaccRun_mul_32sibs_U47/hipaccRun_mul_32sibs_MulnS_3_U/buff0_reg.
DSP Report: register hipaccRun_mul_32sibs_U47/hipaccRun_mul_32sibs_MulnS_3_U/buff0_reg is absorbed into DSP hipaccRun_mul_32sibs_U47/hipaccRun_mul_32sibs_MulnS_3_U/buff0_reg.
DSP Report: operator hipaccRun_mul_32sibs_U47/hipaccRun_mul_32sibs_MulnS_3_U/tmp_product is absorbed into DSP hipaccRun_mul_32sibs_U47/hipaccRun_mul_32sibs_MulnS_3_U/buff0_reg.
DSP Report: operator hipaccRun_mul_32sibs_U47/hipaccRun_mul_32sibs_MulnS_3_U/tmp_product is absorbed into DSP hipaccRun_mul_32sibs_U47/hipaccRun_mul_32sibs_MulnS_3_U/buff0_reg.
DSP Report: Generating DSP hipaccRun_mul_32shbi_U46/hipaccRun_mul_32shbi_MulnS_2_U/tmp_product, operation Mode is: A2*B2.
DSP Report: register B is absorbed into DSP hipaccRun_mul_32shbi_U46/hipaccRun_mul_32shbi_MulnS_2_U/tmp_product.
DSP Report: register A is absorbed into DSP hipaccRun_mul_32shbi_U46/hipaccRun_mul_32shbi_MulnS_2_U/tmp_product.
DSP Report: operator hipaccRun_mul_32shbi_U46/hipaccRun_mul_32shbi_MulnS_2_U/tmp_product is absorbed into DSP hipaccRun_mul_32shbi_U46/hipaccRun_mul_32shbi_MulnS_2_U/tmp_product.
DSP Report: operator hipaccRun_mul_32shbi_U46/hipaccRun_mul_32shbi_MulnS_2_U/tmp_product is absorbed into DSP hipaccRun_mul_32shbi_U46/hipaccRun_mul_32shbi_MulnS_2_U/tmp_product.
DSP Report: Generating DSP hipaccRun_mul_32shbi_U46/hipaccRun_mul_32shbi_MulnS_2_U/buff0_reg, operation Mode is: (PCIN>>17)+A*B2.
DSP Report: register B is absorbed into DSP hipaccRun_mul_32shbi_U46/hipaccRun_mul_32shbi_MulnS_2_U/buff0_reg.
DSP Report: register hipaccRun_mul_32shbi_U46/hipaccRun_mul_32shbi_MulnS_2_U/buff0_reg is absorbed into DSP hipaccRun_mul_32shbi_U46/hipaccRun_mul_32shbi_MulnS_2_U/buff0_reg.
DSP Report: operator hipaccRun_mul_32shbi_U46/hipaccRun_mul_32shbi_MulnS_2_U/tmp_product is absorbed into DSP hipaccRun_mul_32shbi_U46/hipaccRun_mul_32shbi_MulnS_2_U/buff0_reg.
DSP Report: operator hipaccRun_mul_32shbi_U46/hipaccRun_mul_32shbi_MulnS_2_U/tmp_product is absorbed into DSP hipaccRun_mul_32shbi_U46/hipaccRun_mul_32shbi_MulnS_2_U/buff0_reg.
DSP Report: Generating DSP hipaccRun_mul_32shbi_U45/hipaccRun_mul_32shbi_MulnS_2_U/tmp_product, operation Mode is: A2*B2.
DSP Report: register B is absorbed into DSP hipaccRun_mul_32shbi_U45/hipaccRun_mul_32shbi_MulnS_2_U/tmp_product.
DSP Report: register A is absorbed into DSP hipaccRun_mul_32shbi_U45/hipaccRun_mul_32shbi_MulnS_2_U/tmp_product.
DSP Report: operator hipaccRun_mul_32shbi_U45/hipaccRun_mul_32shbi_MulnS_2_U/tmp_product is absorbed into DSP hipaccRun_mul_32shbi_U45/hipaccRun_mul_32shbi_MulnS_2_U/tmp_product.
DSP Report: operator hipaccRun_mul_32shbi_U45/hipaccRun_mul_32shbi_MulnS_2_U/tmp_product is absorbed into DSP hipaccRun_mul_32shbi_U45/hipaccRun_mul_32shbi_MulnS_2_U/tmp_product.
DSP Report: Generating DSP hipaccRun_mul_32shbi_U45/hipaccRun_mul_32shbi_MulnS_2_U/buff0_reg, operation Mode is: (PCIN>>17)+A*B2.
DSP Report: register B is absorbed into DSP hipaccRun_mul_32shbi_U45/hipaccRun_mul_32shbi_MulnS_2_U/buff0_reg.
DSP Report: register hipaccRun_mul_32shbi_U45/hipaccRun_mul_32shbi_MulnS_2_U/buff0_reg is absorbed into DSP hipaccRun_mul_32shbi_U45/hipaccRun_mul_32shbi_MulnS_2_U/buff0_reg.
DSP Report: operator hipaccRun_mul_32shbi_U45/hipaccRun_mul_32shbi_MulnS_2_U/tmp_product is absorbed into DSP hipaccRun_mul_32shbi_U45/hipaccRun_mul_32shbi_MulnS_2_U/buff0_reg.
DSP Report: operator hipaccRun_mul_32shbi_U45/hipaccRun_mul_32shbi_MulnS_2_U/tmp_product is absorbed into DSP hipaccRun_mul_32shbi_U45/hipaccRun_mul_32shbi_MulnS_2_U/buff0_reg.
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_nobh_v16/hipacc_project/solution1/impl/verilog/hipaccRun_mul_32sibs.v:24]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_nobh_v16/hipacc_project/solution1/impl/verilog/hipaccRun_mul_32shbi.v:24]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_nobh_v16/hipacc_project/solution1/impl/verilog/hipaccRun_mul_32shbi.v:24]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_nobh_v16/hipacc_project/solution1/impl/verilog/hipaccRun_mul_32sibs.v:24]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_nobh_v16/hipacc_project/solution1/impl/verilog/hipaccRun_mul_32shbi.v:24]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_nobh_v16/hipacc_project/solution1/impl/verilog/hipaccRun_mul_32shbi.v:24]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_nobh_v16/hipacc_project/solution1/impl/verilog/hipaccRun_mul_32sibs.v:24]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_nobh_v16/hipacc_project/solution1/impl/verilog/hipaccRun_mul_32shbi.v:24]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_nobh_v16/hipacc_project/solution1/impl/verilog/hipaccRun_mul_32shbi.v:24]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_nobh_v16/hipacc_project/solution1/impl/verilog/hipaccRun_mul_32sibs.v:24]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_nobh_v16/hipacc_project/solution1/impl/verilog/hipaccRun_mul_32shbi.v:24]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_nobh_v16/hipacc_project/solution1/impl/verilog/hipaccRun_mul_32shbi.v:24]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_nobh_v16/hipacc_project/solution1/impl/verilog/hipaccRun_mul_32sg8j.v:24]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_nobh_v16/hipacc_project/solution1/impl/verilog/hipaccRun_mul_32sibs.v:24]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_nobh_v16/hipacc_project/solution1/impl/verilog/hipaccRun_mul_32shbi.v:24]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_nobh_v16/hipacc_project/solution1/impl/verilog/hipaccRun_mul_32shbi.v:24]
DSP Report: Generating DSP hipaccRun_mul_32sibs_U50/hipaccRun_mul_32sibs_MulnS_3_U/tmp_product, operation Mode is: A2*B2.
DSP Report: register B is absorbed into DSP hipaccRun_mul_32sibs_U50/hipaccRun_mul_32sibs_MulnS_3_U/tmp_product.
DSP Report: register A is absorbed into DSP hipaccRun_mul_32sibs_U50/hipaccRun_mul_32sibs_MulnS_3_U/tmp_product.
DSP Report: operator hipaccRun_mul_32sibs_U50/hipaccRun_mul_32sibs_MulnS_3_U/tmp_product is absorbed into DSP hipaccRun_mul_32sibs_U50/hipaccRun_mul_32sibs_MulnS_3_U/tmp_product.
DSP Report: operator hipaccRun_mul_32sibs_U50/hipaccRun_mul_32sibs_MulnS_3_U/tmp_product is absorbed into DSP hipaccRun_mul_32sibs_U50/hipaccRun_mul_32sibs_MulnS_3_U/tmp_product.
DSP Report: Generating DSP hipaccRun_mul_32sibs_U50/hipaccRun_mul_32sibs_MulnS_3_U/buff0_reg, operation Mode is: (PCIN>>17)+A*B2.
DSP Report: register B is absorbed into DSP hipaccRun_mul_32sibs_U50/hipaccRun_mul_32sibs_MulnS_3_U/buff0_reg.
DSP Report: register hipaccRun_mul_32sibs_U50/hipaccRun_mul_32sibs_MulnS_3_U/buff0_reg is absorbed into DSP hipaccRun_mul_32sibs_U50/hipaccRun_mul_32sibs_MulnS_3_U/buff0_reg.
DSP Report: operator hipaccRun_mul_32sibs_U50/hipaccRun_mul_32sibs_MulnS_3_U/tmp_product is absorbed into DSP hipaccRun_mul_32sibs_U50/hipaccRun_mul_32sibs_MulnS_3_U/buff0_reg.
DSP Report: operator hipaccRun_mul_32sibs_U50/hipaccRun_mul_32sibs_MulnS_3_U/tmp_product is absorbed into DSP hipaccRun_mul_32sibs_U50/hipaccRun_mul_32sibs_MulnS_3_U/buff0_reg.
DSP Report: Generating DSP hipaccRun_mul_32shbi_U49/hipaccRun_mul_32shbi_MulnS_2_U/tmp_product, operation Mode is: A2*B2.
DSP Report: register B is absorbed into DSP hipaccRun_mul_32shbi_U49/hipaccRun_mul_32shbi_MulnS_2_U/tmp_product.
DSP Report: register A is absorbed into DSP hipaccRun_mul_32shbi_U49/hipaccRun_mul_32shbi_MulnS_2_U/tmp_product.
DSP Report: operator hipaccRun_mul_32shbi_U49/hipaccRun_mul_32shbi_MulnS_2_U/tmp_product is absorbed into DSP hipaccRun_mul_32shbi_U49/hipaccRun_mul_32shbi_MulnS_2_U/tmp_product.
DSP Report: operator hipaccRun_mul_32shbi_U49/hipaccRun_mul_32shbi_MulnS_2_U/tmp_product is absorbed into DSP hipaccRun_mul_32shbi_U49/hipaccRun_mul_32shbi_MulnS_2_U/tmp_product.
DSP Report: Generating DSP hipaccRun_mul_32shbi_U49/hipaccRun_mul_32shbi_MulnS_2_U/buff0_reg, operation Mode is: (PCIN>>17)+A*B2.
DSP Report: register B is absorbed into DSP hipaccRun_mul_32shbi_U49/hipaccRun_mul_32shbi_MulnS_2_U/buff0_reg.
DSP Report: register hipaccRun_mul_32shbi_U49/hipaccRun_mul_32shbi_MulnS_2_U/buff0_reg is absorbed into DSP hipaccRun_mul_32shbi_U49/hipaccRun_mul_32shbi_MulnS_2_U/buff0_reg.
DSP Report: operator hipaccRun_mul_32shbi_U49/hipaccRun_mul_32shbi_MulnS_2_U/tmp_product is absorbed into DSP hipaccRun_mul_32shbi_U49/hipaccRun_mul_32shbi_MulnS_2_U/buff0_reg.
DSP Report: operator hipaccRun_mul_32shbi_U49/hipaccRun_mul_32shbi_MulnS_2_U/tmp_product is absorbed into DSP hipaccRun_mul_32shbi_U49/hipaccRun_mul_32shbi_MulnS_2_U/buff0_reg.
DSP Report: Generating DSP hipaccRun_mul_32shbi_U48/hipaccRun_mul_32shbi_MulnS_2_U/tmp_product, operation Mode is: A2*B2.
DSP Report: register B is absorbed into DSP hipaccRun_mul_32shbi_U48/hipaccRun_mul_32shbi_MulnS_2_U/tmp_product.
DSP Report: register A is absorbed into DSP hipaccRun_mul_32shbi_U48/hipaccRun_mul_32shbi_MulnS_2_U/tmp_product.
DSP Report: operator hipaccRun_mul_32shbi_U48/hipaccRun_mul_32shbi_MulnS_2_U/tmp_product is absorbed into DSP hipaccRun_mul_32shbi_U48/hipaccRun_mul_32shbi_MulnS_2_U/tmp_product.
DSP Report: operator hipaccRun_mul_32shbi_U48/hipaccRun_mul_32shbi_MulnS_2_U/tmp_product is absorbed into DSP hipaccRun_mul_32shbi_U48/hipaccRun_mul_32shbi_MulnS_2_U/tmp_product.
DSP Report: Generating DSP hipaccRun_mul_32shbi_U48/hipaccRun_mul_32shbi_MulnS_2_U/buff0_reg, operation Mode is: (PCIN>>17)+A*B2.
DSP Report: register B is absorbed into DSP hipaccRun_mul_32shbi_U48/hipaccRun_mul_32shbi_MulnS_2_U/buff0_reg.
DSP Report: register hipaccRun_mul_32shbi_U48/hipaccRun_mul_32shbi_MulnS_2_U/buff0_reg is absorbed into DSP hipaccRun_mul_32shbi_U48/hipaccRun_mul_32shbi_MulnS_2_U/buff0_reg.
DSP Report: operator hipaccRun_mul_32shbi_U48/hipaccRun_mul_32shbi_MulnS_2_U/tmp_product is absorbed into DSP hipaccRun_mul_32shbi_U48/hipaccRun_mul_32shbi_MulnS_2_U/buff0_reg.
DSP Report: operator hipaccRun_mul_32shbi_U48/hipaccRun_mul_32shbi_MulnS_2_U/tmp_product is absorbed into DSP hipaccRun_mul_32shbi_U48/hipaccRun_mul_32shbi_MulnS_2_U/buff0_reg.
DSP Report: Generating DSP hipaccRun_mul_32sibs_U44/hipaccRun_mul_32sibs_MulnS_3_U/tmp_product, operation Mode is: A2*B2.
DSP Report: register B is absorbed into DSP hipaccRun_mul_32sibs_U44/hipaccRun_mul_32sibs_MulnS_3_U/tmp_product.
DSP Report: register A is absorbed into DSP hipaccRun_mul_32sibs_U44/hipaccRun_mul_32sibs_MulnS_3_U/tmp_product.
DSP Report: operator hipaccRun_mul_32sibs_U44/hipaccRun_mul_32sibs_MulnS_3_U/tmp_product is absorbed into DSP hipaccRun_mul_32sibs_U44/hipaccRun_mul_32sibs_MulnS_3_U/tmp_product.
DSP Report: operator hipaccRun_mul_32sibs_U44/hipaccRun_mul_32sibs_MulnS_3_U/tmp_product is absorbed into DSP hipaccRun_mul_32sibs_U44/hipaccRun_mul_32sibs_MulnS_3_U/tmp_product.
DSP Report: Generating DSP hipaccRun_mul_32sibs_U44/hipaccRun_mul_32sibs_MulnS_3_U/buff0_reg, operation Mode is: (PCIN>>17)+A*B2.
DSP Report: register B is absorbed into DSP hipaccRun_mul_32sibs_U44/hipaccRun_mul_32sibs_MulnS_3_U/buff0_reg.
DSP Report: register hipaccRun_mul_32sibs_U44/hipaccRun_mul_32sibs_MulnS_3_U/buff0_reg is absorbed into DSP hipaccRun_mul_32sibs_U44/hipaccRun_mul_32sibs_MulnS_3_U/buff0_reg.
DSP Report: operator hipaccRun_mul_32sibs_U44/hipaccRun_mul_32sibs_MulnS_3_U/tmp_product is absorbed into DSP hipaccRun_mul_32sibs_U44/hipaccRun_mul_32sibs_MulnS_3_U/buff0_reg.
DSP Report: operator hipaccRun_mul_32sibs_U44/hipaccRun_mul_32sibs_MulnS_3_U/tmp_product is absorbed into DSP hipaccRun_mul_32sibs_U44/hipaccRun_mul_32sibs_MulnS_3_U/buff0_reg.
DSP Report: Generating DSP hipaccRun_mul_32shbi_U43/hipaccRun_mul_32shbi_MulnS_2_U/tmp_product, operation Mode is: A2*B2.
DSP Report: register B is absorbed into DSP hipaccRun_mul_32shbi_U43/hipaccRun_mul_32shbi_MulnS_2_U/tmp_product.
DSP Report: register A is absorbed into DSP hipaccRun_mul_32shbi_U43/hipaccRun_mul_32shbi_MulnS_2_U/tmp_product.
DSP Report: operator hipaccRun_mul_32shbi_U43/hipaccRun_mul_32shbi_MulnS_2_U/tmp_product is absorbed into DSP hipaccRun_mul_32shbi_U43/hipaccRun_mul_32shbi_MulnS_2_U/tmp_product.
DSP Report: operator hipaccRun_mul_32shbi_U43/hipaccRun_mul_32shbi_MulnS_2_U/tmp_product is absorbed into DSP hipaccRun_mul_32shbi_U43/hipaccRun_mul_32shbi_MulnS_2_U/tmp_product.
DSP Report: Generating DSP hipaccRun_mul_32shbi_U43/hipaccRun_mul_32shbi_MulnS_2_U/buff0_reg, operation Mode is: (PCIN>>17)+A*B2.
DSP Report: register B is absorbed into DSP hipaccRun_mul_32shbi_U43/hipaccRun_mul_32shbi_MulnS_2_U/buff0_reg.
DSP Report: register hipaccRun_mul_32shbi_U43/hipaccRun_mul_32shbi_MulnS_2_U/buff0_reg is absorbed into DSP hipaccRun_mul_32shbi_U43/hipaccRun_mul_32shbi_MulnS_2_U/buff0_reg.
DSP Report: operator hipaccRun_mul_32shbi_U43/hipaccRun_mul_32shbi_MulnS_2_U/tmp_product is absorbed into DSP hipaccRun_mul_32shbi_U43/hipaccRun_mul_32shbi_MulnS_2_U/buff0_reg.
DSP Report: operator hipaccRun_mul_32shbi_U43/hipaccRun_mul_32shbi_MulnS_2_U/tmp_product is absorbed into DSP hipaccRun_mul_32shbi_U43/hipaccRun_mul_32shbi_MulnS_2_U/buff0_reg.
DSP Report: Generating DSP hipaccRun_mul_32shbi_U42/hipaccRun_mul_32shbi_MulnS_2_U/tmp_product, operation Mode is: A2*B2.
DSP Report: register B is absorbed into DSP hipaccRun_mul_32shbi_U42/hipaccRun_mul_32shbi_MulnS_2_U/tmp_product.
DSP Report: register A is absorbed into DSP hipaccRun_mul_32shbi_U42/hipaccRun_mul_32shbi_MulnS_2_U/tmp_product.
DSP Report: operator hipaccRun_mul_32shbi_U42/hipaccRun_mul_32shbi_MulnS_2_U/tmp_product is absorbed into DSP hipaccRun_mul_32shbi_U42/hipaccRun_mul_32shbi_MulnS_2_U/tmp_product.
DSP Report: operator hipaccRun_mul_32shbi_U42/hipaccRun_mul_32shbi_MulnS_2_U/tmp_product is absorbed into DSP hipaccRun_mul_32shbi_U42/hipaccRun_mul_32shbi_MulnS_2_U/tmp_product.
DSP Report: Generating DSP hipaccRun_mul_32shbi_U42/hipaccRun_mul_32shbi_MulnS_2_U/buff0_reg, operation Mode is: (PCIN>>17)+A*B2.
DSP Report: register B is absorbed into DSP hipaccRun_mul_32shbi_U42/hipaccRun_mul_32shbi_MulnS_2_U/buff0_reg.
DSP Report: register hipaccRun_mul_32shbi_U42/hipaccRun_mul_32shbi_MulnS_2_U/buff0_reg is absorbed into DSP hipaccRun_mul_32shbi_U42/hipaccRun_mul_32shbi_MulnS_2_U/buff0_reg.
DSP Report: operator hipaccRun_mul_32shbi_U42/hipaccRun_mul_32shbi_MulnS_2_U/tmp_product is absorbed into DSP hipaccRun_mul_32shbi_U42/hipaccRun_mul_32shbi_MulnS_2_U/buff0_reg.
DSP Report: operator hipaccRun_mul_32shbi_U42/hipaccRun_mul_32shbi_MulnS_2_U/tmp_product is absorbed into DSP hipaccRun_mul_32shbi_U42/hipaccRun_mul_32shbi_MulnS_2_U/buff0_reg.
DSP Report: Generating DSP hipaccRun_mul_32sibs_U41/hipaccRun_mul_32sibs_MulnS_3_U/tmp_product, operation Mode is: A2*B2.
DSP Report: register B is absorbed into DSP hipaccRun_mul_32sibs_U41/hipaccRun_mul_32sibs_MulnS_3_U/tmp_product.
DSP Report: register A is absorbed into DSP hipaccRun_mul_32sibs_U41/hipaccRun_mul_32sibs_MulnS_3_U/tmp_product.
DSP Report: operator hipaccRun_mul_32sibs_U41/hipaccRun_mul_32sibs_MulnS_3_U/tmp_product is absorbed into DSP hipaccRun_mul_32sibs_U41/hipaccRun_mul_32sibs_MulnS_3_U/tmp_product.
DSP Report: operator hipaccRun_mul_32sibs_U41/hipaccRun_mul_32sibs_MulnS_3_U/tmp_product is absorbed into DSP hipaccRun_mul_32sibs_U41/hipaccRun_mul_32sibs_MulnS_3_U/tmp_product.
DSP Report: Generating DSP hipaccRun_mul_32sibs_U41/hipaccRun_mul_32sibs_MulnS_3_U/buff0_reg, operation Mode is: (PCIN>>17)+A*B2.
DSP Report: register B is absorbed into DSP hipaccRun_mul_32sibs_U41/hipaccRun_mul_32sibs_MulnS_3_U/buff0_reg.
DSP Report: register hipaccRun_mul_32sibs_U41/hipaccRun_mul_32sibs_MulnS_3_U/buff0_reg is absorbed into DSP hipaccRun_mul_32sibs_U41/hipaccRun_mul_32sibs_MulnS_3_U/buff0_reg.
DSP Report: operator hipaccRun_mul_32sibs_U41/hipaccRun_mul_32sibs_MulnS_3_U/tmp_product is absorbed into DSP hipaccRun_mul_32sibs_U41/hipaccRun_mul_32sibs_MulnS_3_U/buff0_reg.
DSP Report: operator hipaccRun_mul_32sibs_U41/hipaccRun_mul_32sibs_MulnS_3_U/tmp_product is absorbed into DSP hipaccRun_mul_32sibs_U41/hipaccRun_mul_32sibs_MulnS_3_U/buff0_reg.
DSP Report: Generating DSP hipaccRun_mul_32shbi_U40/hipaccRun_mul_32shbi_MulnS_2_U/tmp_product, operation Mode is: A2*B2.
DSP Report: register B is absorbed into DSP hipaccRun_mul_32shbi_U40/hipaccRun_mul_32shbi_MulnS_2_U/tmp_product.
DSP Report: register A is absorbed into DSP hipaccRun_mul_32shbi_U40/hipaccRun_mul_32shbi_MulnS_2_U/tmp_product.
DSP Report: operator hipaccRun_mul_32shbi_U40/hipaccRun_mul_32shbi_MulnS_2_U/tmp_product is absorbed into DSP hipaccRun_mul_32shbi_U40/hipaccRun_mul_32shbi_MulnS_2_U/tmp_product.
DSP Report: operator hipaccRun_mul_32shbi_U40/hipaccRun_mul_32shbi_MulnS_2_U/tmp_product is absorbed into DSP hipaccRun_mul_32shbi_U40/hipaccRun_mul_32shbi_MulnS_2_U/tmp_product.
DSP Report: Generating DSP hipaccRun_mul_32shbi_U40/hipaccRun_mul_32shbi_MulnS_2_U/buff0_reg, operation Mode is: (PCIN>>17)+A*B2.
DSP Report: register B is absorbed into DSP hipaccRun_mul_32shbi_U40/hipaccRun_mul_32shbi_MulnS_2_U/buff0_reg.
DSP Report: register hipaccRun_mul_32shbi_U40/hipaccRun_mul_32shbi_MulnS_2_U/buff0_reg is absorbed into DSP hipaccRun_mul_32shbi_U40/hipaccRun_mul_32shbi_MulnS_2_U/buff0_reg.
DSP Report: operator hipaccRun_mul_32shbi_U40/hipaccRun_mul_32shbi_MulnS_2_U/tmp_product is absorbed into DSP hipaccRun_mul_32shbi_U40/hipaccRun_mul_32shbi_MulnS_2_U/buff0_reg.
DSP Report: operator hipaccRun_mul_32shbi_U40/hipaccRun_mul_32shbi_MulnS_2_U/tmp_product is absorbed into DSP hipaccRun_mul_32shbi_U40/hipaccRun_mul_32shbi_MulnS_2_U/buff0_reg.
DSP Report: Generating DSP hipaccRun_mul_32shbi_U39/hipaccRun_mul_32shbi_MulnS_2_U/tmp_product, operation Mode is: A2*B2.
DSP Report: register B is absorbed into DSP hipaccRun_mul_32shbi_U39/hipaccRun_mul_32shbi_MulnS_2_U/tmp_product.
DSP Report: register A is absorbed into DSP hipaccRun_mul_32shbi_U39/hipaccRun_mul_32shbi_MulnS_2_U/tmp_product.
DSP Report: operator hipaccRun_mul_32shbi_U39/hipaccRun_mul_32shbi_MulnS_2_U/tmp_product is absorbed into DSP hipaccRun_mul_32shbi_U39/hipaccRun_mul_32shbi_MulnS_2_U/tmp_product.
DSP Report: operator hipaccRun_mul_32shbi_U39/hipaccRun_mul_32shbi_MulnS_2_U/tmp_product is absorbed into DSP hipaccRun_mul_32shbi_U39/hipaccRun_mul_32shbi_MulnS_2_U/tmp_product.
DSP Report: Generating DSP hipaccRun_mul_32shbi_U39/hipaccRun_mul_32shbi_MulnS_2_U/buff0_reg, operation Mode is: (PCIN>>17)+A*B2.
DSP Report: register B is absorbed into DSP hipaccRun_mul_32shbi_U39/hipaccRun_mul_32shbi_MulnS_2_U/buff0_reg.
DSP Report: register hipaccRun_mul_32shbi_U39/hipaccRun_mul_32shbi_MulnS_2_U/buff0_reg is absorbed into DSP hipaccRun_mul_32shbi_U39/hipaccRun_mul_32shbi_MulnS_2_U/buff0_reg.
DSP Report: operator hipaccRun_mul_32shbi_U39/hipaccRun_mul_32shbi_MulnS_2_U/tmp_product is absorbed into DSP hipaccRun_mul_32shbi_U39/hipaccRun_mul_32shbi_MulnS_2_U/buff0_reg.
DSP Report: operator hipaccRun_mul_32shbi_U39/hipaccRun_mul_32shbi_MulnS_2_U/tmp_product is absorbed into DSP hipaccRun_mul_32shbi_U39/hipaccRun_mul_32shbi_MulnS_2_U/buff0_reg.
DSP Report: Generating DSP hipaccRun_mul_32sibs_U38/hipaccRun_mul_32sibs_MulnS_3_U/tmp_product, operation Mode is: A2*B2.
DSP Report: register B is absorbed into DSP hipaccRun_mul_32sibs_U38/hipaccRun_mul_32sibs_MulnS_3_U/tmp_product.
DSP Report: register A is absorbed into DSP hipaccRun_mul_32sibs_U38/hipaccRun_mul_32sibs_MulnS_3_U/tmp_product.
DSP Report: operator hipaccRun_mul_32sibs_U38/hipaccRun_mul_32sibs_MulnS_3_U/tmp_product is absorbed into DSP hipaccRun_mul_32sibs_U38/hipaccRun_mul_32sibs_MulnS_3_U/tmp_product.
DSP Report: operator hipaccRun_mul_32sibs_U38/hipaccRun_mul_32sibs_MulnS_3_U/tmp_product is absorbed into DSP hipaccRun_mul_32sibs_U38/hipaccRun_mul_32sibs_MulnS_3_U/tmp_product.
DSP Report: Generating DSP hipaccRun_mul_32sibs_U38/hipaccRun_mul_32sibs_MulnS_3_U/buff0_reg, operation Mode is: (PCIN>>17)+A*B2.
DSP Report: register B is absorbed into DSP hipaccRun_mul_32sibs_U38/hipaccRun_mul_32sibs_MulnS_3_U/buff0_reg.
DSP Report: register hipaccRun_mul_32sibs_U38/hipaccRun_mul_32sibs_MulnS_3_U/buff0_reg is absorbed into DSP hipaccRun_mul_32sibs_U38/hipaccRun_mul_32sibs_MulnS_3_U/buff0_reg.
DSP Report: operator hipaccRun_mul_32sibs_U38/hipaccRun_mul_32sibs_MulnS_3_U/tmp_product is absorbed into DSP hipaccRun_mul_32sibs_U38/hipaccRun_mul_32sibs_MulnS_3_U/buff0_reg.
DSP Report: operator hipaccRun_mul_32sibs_U38/hipaccRun_mul_32sibs_MulnS_3_U/tmp_product is absorbed into DSP hipaccRun_mul_32sibs_U38/hipaccRun_mul_32sibs_MulnS_3_U/buff0_reg.
DSP Report: Generating DSP hipaccRun_mul_32shbi_U37/hipaccRun_mul_32shbi_MulnS_2_U/tmp_product, operation Mode is: A2*B2.
DSP Report: register B is absorbed into DSP hipaccRun_mul_32shbi_U37/hipaccRun_mul_32shbi_MulnS_2_U/tmp_product.
DSP Report: register A is absorbed into DSP hipaccRun_mul_32shbi_U37/hipaccRun_mul_32shbi_MulnS_2_U/tmp_product.
DSP Report: operator hipaccRun_mul_32shbi_U37/hipaccRun_mul_32shbi_MulnS_2_U/tmp_product is absorbed into DSP hipaccRun_mul_32shbi_U37/hipaccRun_mul_32shbi_MulnS_2_U/tmp_product.
DSP Report: operator hipaccRun_mul_32shbi_U37/hipaccRun_mul_32shbi_MulnS_2_U/tmp_product is absorbed into DSP hipaccRun_mul_32shbi_U37/hipaccRun_mul_32shbi_MulnS_2_U/tmp_product.
DSP Report: Generating DSP hipaccRun_mul_32shbi_U37/hipaccRun_mul_32shbi_MulnS_2_U/buff0_reg, operation Mode is: (PCIN>>17)+A*B2.
DSP Report: register B is absorbed into DSP hipaccRun_mul_32shbi_U37/hipaccRun_mul_32shbi_MulnS_2_U/buff0_reg.
DSP Report: register hipaccRun_mul_32shbi_U37/hipaccRun_mul_32shbi_MulnS_2_U/buff0_reg is absorbed into DSP hipaccRun_mul_32shbi_U37/hipaccRun_mul_32shbi_MulnS_2_U/buff0_reg.
DSP Report: operator hipaccRun_mul_32shbi_U37/hipaccRun_mul_32shbi_MulnS_2_U/tmp_product is absorbed into DSP hipaccRun_mul_32shbi_U37/hipaccRun_mul_32shbi_MulnS_2_U/buff0_reg.
DSP Report: operator hipaccRun_mul_32shbi_U37/hipaccRun_mul_32shbi_MulnS_2_U/tmp_product is absorbed into DSP hipaccRun_mul_32shbi_U37/hipaccRun_mul_32shbi_MulnS_2_U/buff0_reg.
DSP Report: Generating DSP hipaccRun_mul_32shbi_U36/hipaccRun_mul_32shbi_MulnS_2_U/tmp_product, operation Mode is: A2*B2.
DSP Report: register B is absorbed into DSP hipaccRun_mul_32shbi_U36/hipaccRun_mul_32shbi_MulnS_2_U/tmp_product.
DSP Report: register A is absorbed into DSP hipaccRun_mul_32shbi_U36/hipaccRun_mul_32shbi_MulnS_2_U/tmp_product.
DSP Report: operator hipaccRun_mul_32shbi_U36/hipaccRun_mul_32shbi_MulnS_2_U/tmp_product is absorbed into DSP hipaccRun_mul_32shbi_U36/hipaccRun_mul_32shbi_MulnS_2_U/tmp_product.
DSP Report: operator hipaccRun_mul_32shbi_U36/hipaccRun_mul_32shbi_MulnS_2_U/tmp_product is absorbed into DSP hipaccRun_mul_32shbi_U36/hipaccRun_mul_32shbi_MulnS_2_U/tmp_product.
DSP Report: Generating DSP hipaccRun_mul_32shbi_U36/hipaccRun_mul_32shbi_MulnS_2_U/buff0_reg, operation Mode is: (PCIN>>17)+A*B2.
DSP Report: register B is absorbed into DSP hipaccRun_mul_32shbi_U36/hipaccRun_mul_32shbi_MulnS_2_U/buff0_reg.
DSP Report: register hipaccRun_mul_32shbi_U36/hipaccRun_mul_32shbi_MulnS_2_U/buff0_reg is absorbed into DSP hipaccRun_mul_32shbi_U36/hipaccRun_mul_32shbi_MulnS_2_U/buff0_reg.
DSP Report: operator hipaccRun_mul_32shbi_U36/hipaccRun_mul_32shbi_MulnS_2_U/tmp_product is absorbed into DSP hipaccRun_mul_32shbi_U36/hipaccRun_mul_32shbi_MulnS_2_U/buff0_reg.
DSP Report: operator hipaccRun_mul_32shbi_U36/hipaccRun_mul_32shbi_MulnS_2_U/tmp_product is absorbed into DSP hipaccRun_mul_32shbi_U36/hipaccRun_mul_32shbi_MulnS_2_U/buff0_reg.
DSP Report: Generating DSP hipaccRun_mul_32sg8j_U81/hipaccRun_mul_32sg8j_MulnS_1_U/tmp_product, operation Mode is: A2*B2.
DSP Report: register B is absorbed into DSP hipaccRun_mul_32sg8j_U81/hipaccRun_mul_32sg8j_MulnS_1_U/tmp_product.
DSP Report: register A is absorbed into DSP hipaccRun_mul_32sg8j_U81/hipaccRun_mul_32sg8j_MulnS_1_U/tmp_product.
DSP Report: operator hipaccRun_mul_32sg8j_U81/hipaccRun_mul_32sg8j_MulnS_1_U/tmp_product is absorbed into DSP hipaccRun_mul_32sg8j_U81/hipaccRun_mul_32sg8j_MulnS_1_U/tmp_product.
DSP Report: operator hipaccRun_mul_32sg8j_U81/hipaccRun_mul_32sg8j_MulnS_1_U/tmp_product is absorbed into DSP hipaccRun_mul_32sg8j_U81/hipaccRun_mul_32sg8j_MulnS_1_U/tmp_product.
DSP Report: Generating DSP hipaccRun_mul_32sg8j_U81/hipaccRun_mul_32sg8j_MulnS_1_U/buff0_reg, operation Mode is: (PCIN>>17)+A*B2.
DSP Report: register B is absorbed into DSP hipaccRun_mul_32sg8j_U81/hipaccRun_mul_32sg8j_MulnS_1_U/buff0_reg.
DSP Report: register hipaccRun_mul_32sg8j_U81/hipaccRun_mul_32sg8j_MulnS_1_U/buff0_reg is absorbed into DSP hipaccRun_mul_32sg8j_U81/hipaccRun_mul_32sg8j_MulnS_1_U/buff0_reg.
DSP Report: operator hipaccRun_mul_32sg8j_U81/hipaccRun_mul_32sg8j_MulnS_1_U/tmp_product is absorbed into DSP hipaccRun_mul_32sg8j_U81/hipaccRun_mul_32sg8j_MulnS_1_U/buff0_reg.
DSP Report: operator hipaccRun_mul_32sg8j_U81/hipaccRun_mul_32sg8j_MulnS_1_U/tmp_product is absorbed into DSP hipaccRun_mul_32sg8j_U81/hipaccRun_mul_32sg8j_MulnS_1_U/buff0_reg.
DSP Report: Generating DSP hipaccRun_mul_32sibs_U35/hipaccRun_mul_32sibs_MulnS_3_U/tmp_product, operation Mode is: A2*B2.
DSP Report: register B is absorbed into DSP hipaccRun_mul_32sibs_U35/hipaccRun_mul_32sibs_MulnS_3_U/tmp_product.
DSP Report: register A is absorbed into DSP hipaccRun_mul_32sibs_U35/hipaccRun_mul_32sibs_MulnS_3_U/tmp_product.
DSP Report: operator hipaccRun_mul_32sibs_U35/hipaccRun_mul_32sibs_MulnS_3_U/tmp_product is absorbed into DSP hipaccRun_mul_32sibs_U35/hipaccRun_mul_32sibs_MulnS_3_U/tmp_product.
DSP Report: operator hipaccRun_mul_32sibs_U35/hipaccRun_mul_32sibs_MulnS_3_U/tmp_product is absorbed into DSP hipaccRun_mul_32sibs_U35/hipaccRun_mul_32sibs_MulnS_3_U/tmp_product.
DSP Report: Generating DSP hipaccRun_mul_32sibs_U35/hipaccRun_mul_32sibs_MulnS_3_U/buff0_reg, operation Mode is: (PCIN>>17)+A*B2.
DSP Report: register B is absorbed into DSP hipaccRun_mul_32sibs_U35/hipaccRun_mul_32sibs_MulnS_3_U/buff0_reg.
DSP Report: register hipaccRun_mul_32sibs_U35/hipaccRun_mul_32sibs_MulnS_3_U/buff0_reg is absorbed into DSP hipaccRun_mul_32sibs_U35/hipaccRun_mul_32sibs_MulnS_3_U/buff0_reg.
DSP Report: operator hipaccRun_mul_32sibs_U35/hipaccRun_mul_32sibs_MulnS_3_U/tmp_product is absorbed into DSP hipaccRun_mul_32sibs_U35/hipaccRun_mul_32sibs_MulnS_3_U/buff0_reg.
DSP Report: operator hipaccRun_mul_32sibs_U35/hipaccRun_mul_32sibs_MulnS_3_U/tmp_product is absorbed into DSP hipaccRun_mul_32sibs_U35/hipaccRun_mul_32sibs_MulnS_3_U/buff0_reg.
DSP Report: Generating DSP hipaccRun_mul_32shbi_U34/hipaccRun_mul_32shbi_MulnS_2_U/tmp_product, operation Mode is: A2*B2.
DSP Report: register B is absorbed into DSP hipaccRun_mul_32shbi_U34/hipaccRun_mul_32shbi_MulnS_2_U/tmp_product.
DSP Report: register A is absorbed into DSP hipaccRun_mul_32shbi_U34/hipaccRun_mul_32shbi_MulnS_2_U/tmp_product.
DSP Report: operator hipaccRun_mul_32shbi_U34/hipaccRun_mul_32shbi_MulnS_2_U/tmp_product is absorbed into DSP hipaccRun_mul_32shbi_U34/hipaccRun_mul_32shbi_MulnS_2_U/tmp_product.
DSP Report: operator hipaccRun_mul_32shbi_U34/hipaccRun_mul_32shbi_MulnS_2_U/tmp_product is absorbed into DSP hipaccRun_mul_32shbi_U34/hipaccRun_mul_32shbi_MulnS_2_U/tmp_product.
DSP Report: Generating DSP hipaccRun_mul_32shbi_U34/hipaccRun_mul_32shbi_MulnS_2_U/buff0_reg, operation Mode is: (PCIN>>17)+A*B2.
DSP Report: register B is absorbed into DSP hipaccRun_mul_32shbi_U34/hipaccRun_mul_32shbi_MulnS_2_U/buff0_reg.
DSP Report: register hipaccRun_mul_32shbi_U34/hipaccRun_mul_32shbi_MulnS_2_U/buff0_reg is absorbed into DSP hipaccRun_mul_32shbi_U34/hipaccRun_mul_32shbi_MulnS_2_U/buff0_reg.
DSP Report: operator hipaccRun_mul_32shbi_U34/hipaccRun_mul_32shbi_MulnS_2_U/tmp_product is absorbed into DSP hipaccRun_mul_32shbi_U34/hipaccRun_mul_32shbi_MulnS_2_U/buff0_reg.
DSP Report: operator hipaccRun_mul_32shbi_U34/hipaccRun_mul_32shbi_MulnS_2_U/tmp_product is absorbed into DSP hipaccRun_mul_32shbi_U34/hipaccRun_mul_32shbi_MulnS_2_U/buff0_reg.
DSP Report: Generating DSP hipaccRun_mul_32shbi_U33/hipaccRun_mul_32shbi_MulnS_2_U/tmp_product, operation Mode is: A2*B2.
DSP Report: register B is absorbed into DSP hipaccRun_mul_32shbi_U33/hipaccRun_mul_32shbi_MulnS_2_U/tmp_product.
DSP Report: register A is absorbed into DSP hipaccRun_mul_32shbi_U33/hipaccRun_mul_32shbi_MulnS_2_U/tmp_product.
DSP Report: operator hipaccRun_mul_32shbi_U33/hipaccRun_mul_32shbi_MulnS_2_U/tmp_product is absorbed into DSP hipaccRun_mul_32shbi_U33/hipaccRun_mul_32shbi_MulnS_2_U/tmp_product.
DSP Report: operator hipaccRun_mul_32shbi_U33/hipaccRun_mul_32shbi_MulnS_2_U/tmp_product is absorbed into DSP hipaccRun_mul_32shbi_U33/hipaccRun_mul_32shbi_MulnS_2_U/tmp_product.
DSP Report: Generating DSP hipaccRun_mul_32shbi_U33/hipaccRun_mul_32shbi_MulnS_2_U/buff0_reg, operation Mode is: (PCIN>>17)+A*B2.
DSP Report: register B is absorbed into DSP hipaccRun_mul_32shbi_U33/hipaccRun_mul_32shbi_MulnS_2_U/buff0_reg.
DSP Report: register hipaccRun_mul_32shbi_U33/hipaccRun_mul_32shbi_MulnS_2_U/buff0_reg is absorbed into DSP hipaccRun_mul_32shbi_U33/hipaccRun_mul_32shbi_MulnS_2_U/buff0_reg.
DSP Report: operator hipaccRun_mul_32shbi_U33/hipaccRun_mul_32shbi_MulnS_2_U/tmp_product is absorbed into DSP hipaccRun_mul_32shbi_U33/hipaccRun_mul_32shbi_MulnS_2_U/buff0_reg.
DSP Report: operator hipaccRun_mul_32shbi_U33/hipaccRun_mul_32shbi_MulnS_2_U/tmp_product is absorbed into DSP hipaccRun_mul_32shbi_U33/hipaccRun_mul_32shbi_MulnS_2_U/buff0_reg.
INFO: [Synth 8-5546] ROM "exitcond_flatten_fu_867_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_fu_787_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_nobh_v16/hipacc_project/solution1/impl/verilog/hipaccRun_mul_32sg8j.v:24]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_nobh_v16/hipacc_project/solution1/impl/verilog/hipaccRun_mul_32sg8j.v:24]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_nobh_v16/hipacc_project/solution1/impl/verilog/hipaccRun_mul_32sfYi.v:24]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_nobh_v16/hipacc_project/solution1/impl/verilog/hipaccRun_mul_32sg8j.v:24]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_nobh_v16/hipacc_project/solution1/impl/verilog/hipaccRun_mul_32sg8j.v:24]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_nobh_v16/hipacc_project/solution1/impl/verilog/hipaccRun_mul_32sfYi.v:24]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_nobh_v16/hipacc_project/solution1/impl/verilog/hipaccRun_mul_32sg8j.v:24]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_nobh_v16/hipacc_project/solution1/impl/verilog/hipaccRun_mul_32sg8j.v:24]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_nobh_v16/hipacc_project/solution1/impl/verilog/hipaccRun_mul_32sfYi.v:24]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_nobh_v16/hipacc_project/solution1/impl/verilog/hipaccRun_mul_32sg8j.v:24]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_nobh_v16/hipacc_project/solution1/impl/verilog/hipaccRun_mul_32sg8j.v:24]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_nobh_v16/hipacc_project/solution1/impl/verilog/hipaccRun_mul_32sfYi.v:24]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_nobh_v16/hipacc_project/solution1/impl/verilog/hipaccRun_mul_32sg8j.v:24]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_nobh_v16/hipacc_project/solution1/impl/verilog/hipaccRun_mul_32sg8j.v:24]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_nobh_v16/hipacc_project/solution1/impl/verilog/hipaccRun_mul_32sfYi.v:24]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_nobh_v16/hipacc_project/solution1/impl/verilog/hipaccRun_mul_32sg8j.v:24]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_nobh_v16/hipacc_project/solution1/impl/verilog/hipaccRun_mul_32sg8j.v:24]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_nobh_v16/hipacc_project/solution1/impl/verilog/hipaccRun_mul_32sfYi.v:24]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_nobh_v16/hipacc_project/solution1/impl/verilog/hipaccRun_mul_32sibs.v:24]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_nobh_v16/hipacc_project/solution1/impl/verilog/hipaccRun_mul_32shbi.v:24]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_nobh_v16/hipacc_project/solution1/impl/verilog/hipaccRun_mul_32shbi.v:24]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_nobh_v16/hipacc_project/solution1/impl/verilog/hipaccRun_mul_32sg8j.v:24]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_nobh_v16/hipacc_project/solution1/impl/verilog/hipaccRun_mul_32sg8j.v:24]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_nobh_v16/hipacc_project/solution1/impl/verilog/hipaccRun_mul_32sfYi.v:24]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_nobh_v16/hipacc_project/solution1/impl/verilog/hipaccRun_mul_32sg8j.v:24]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_nobh_v16/hipacc_project/solution1/impl/verilog/hipaccRun_mul_32sg8j.v:24]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_nobh_v16/hipacc_project/solution1/impl/verilog/hipaccRun_mul_32sfYi.v:24]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_nobh_v16/hipacc_project/solution1/impl/verilog/hipaccRun_mul_32sibs.v:24]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_nobh_v16/hipacc_project/solution1/impl/verilog/hipaccRun_mul_32shbi.v:24]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_nobh_v16/hipacc_project/solution1/impl/verilog/hipaccRun_mul_32shbi.v:24]
DSP Report: Generating DSP hipaccRun_mul_32sg8j_U82/hipaccRun_mul_32sg8j_MulnS_1_U/tmp_product, operation Mode is: A2*B2.
DSP Report: register B is absorbed into DSP hipaccRun_mul_32sg8j_U82/hipaccRun_mul_32sg8j_MulnS_1_U/tmp_product.
DSP Report: register A is absorbed into DSP hipaccRun_mul_32sg8j_U82/hipaccRun_mul_32sg8j_MulnS_1_U/tmp_product.
DSP Report: operator hipaccRun_mul_32sg8j_U82/hipaccRun_mul_32sg8j_MulnS_1_U/tmp_product is absorbed into DSP hipaccRun_mul_32sg8j_U82/hipaccRun_mul_32sg8j_MulnS_1_U/tmp_product.
DSP Report: operator hipaccRun_mul_32sg8j_U82/hipaccRun_mul_32sg8j_MulnS_1_U/tmp_product is absorbed into DSP hipaccRun_mul_32sg8j_U82/hipaccRun_mul_32sg8j_MulnS_1_U/tmp_product.
DSP Report: Generating DSP hipaccRun_mul_32sg8j_U82/hipaccRun_mul_32sg8j_MulnS_1_U/buff0_reg, operation Mode is: (PCIN>>17)+A*B2.
DSP Report: register B is absorbed into DSP hipaccRun_mul_32sg8j_U82/hipaccRun_mul_32sg8j_MulnS_1_U/buff0_reg.
DSP Report: register hipaccRun_mul_32sg8j_U82/hipaccRun_mul_32sg8j_MulnS_1_U/buff0_reg is absorbed into DSP hipaccRun_mul_32sg8j_U82/hipaccRun_mul_32sg8j_MulnS_1_U/buff0_reg.
DSP Report: operator hipaccRun_mul_32sg8j_U82/hipaccRun_mul_32sg8j_MulnS_1_U/tmp_product is absorbed into DSP hipaccRun_mul_32sg8j_U82/hipaccRun_mul_32sg8j_MulnS_1_U/buff0_reg.
DSP Report: operator hipaccRun_mul_32sg8j_U82/hipaccRun_mul_32sg8j_MulnS_1_U/tmp_product is absorbed into DSP hipaccRun_mul_32sg8j_U82/hipaccRun_mul_32sg8j_MulnS_1_U/buff0_reg.
DSP Report: Generating DSP hipaccRun_mul_32sg8j_U4/hipaccRun_mul_32sg8j_MulnS_1_U/tmp_product, operation Mode is: A2*B2.
DSP Report: register B is absorbed into DSP hipaccRun_mul_32sg8j_U4/hipaccRun_mul_32sg8j_MulnS_1_U/tmp_product.
DSP Report: register A is absorbed into DSP hipaccRun_mul_32sg8j_U4/hipaccRun_mul_32sg8j_MulnS_1_U/tmp_product.
DSP Report: operator hipaccRun_mul_32sg8j_U4/hipaccRun_mul_32sg8j_MulnS_1_U/tmp_product is absorbed into DSP hipaccRun_mul_32sg8j_U4/hipaccRun_mul_32sg8j_MulnS_1_U/tmp_product.
DSP Report: operator hipaccRun_mul_32sg8j_U4/hipaccRun_mul_32sg8j_MulnS_1_U/tmp_product is absorbed into DSP hipaccRun_mul_32sg8j_U4/hipaccRun_mul_32sg8j_MulnS_1_U/tmp_product.
DSP Report: Generating DSP hipaccRun_mul_32sg8j_U4/hipaccRun_mul_32sg8j_MulnS_1_U/buff0_reg, operation Mode is: (PCIN>>17)+A*B2.
DSP Report: register B is absorbed into DSP hipaccRun_mul_32sg8j_U4/hipaccRun_mul_32sg8j_MulnS_1_U/buff0_reg.
DSP Report: register hipaccRun_mul_32sg8j_U4/hipaccRun_mul_32sg8j_MulnS_1_U/buff0_reg is absorbed into DSP hipaccRun_mul_32sg8j_U4/hipaccRun_mul_32sg8j_MulnS_1_U/buff0_reg.
DSP Report: operator hipaccRun_mul_32sg8j_U4/hipaccRun_mul_32sg8j_MulnS_1_U/tmp_product is absorbed into DSP hipaccRun_mul_32sg8j_U4/hipaccRun_mul_32sg8j_MulnS_1_U/buff0_reg.
DSP Report: operator hipaccRun_mul_32sg8j_U4/hipaccRun_mul_32sg8j_MulnS_1_U/tmp_product is absorbed into DSP hipaccRun_mul_32sg8j_U4/hipaccRun_mul_32sg8j_MulnS_1_U/buff0_reg.
DSP Report: Generating DSP hipaccRun_mul_32sfYi_U3/hipaccRun_mul_32sfYi_MulnS_0_U/tmp_product, operation Mode is: A2*B2.
DSP Report: register B is absorbed into DSP hipaccRun_mul_32sfYi_U3/hipaccRun_mul_32sfYi_MulnS_0_U/tmp_product.
DSP Report: register A is absorbed into DSP hipaccRun_mul_32sfYi_U3/hipaccRun_mul_32sfYi_MulnS_0_U/tmp_product.
DSP Report: operator hipaccRun_mul_32sfYi_U3/hipaccRun_mul_32sfYi_MulnS_0_U/tmp_product is absorbed into DSP hipaccRun_mul_32sfYi_U3/hipaccRun_mul_32sfYi_MulnS_0_U/tmp_product.
DSP Report: operator hipaccRun_mul_32sfYi_U3/hipaccRun_mul_32sfYi_MulnS_0_U/tmp_product is absorbed into DSP hipaccRun_mul_32sfYi_U3/hipaccRun_mul_32sfYi_MulnS_0_U/tmp_product.
DSP Report: Generating DSP hipaccRun_mul_32sfYi_U3/hipaccRun_mul_32sfYi_MulnS_0_U/buff0_reg, operation Mode is: (PCIN>>17)+A*B2.
DSP Report: register B is absorbed into DSP hipaccRun_mul_32sfYi_U3/hipaccRun_mul_32sfYi_MulnS_0_U/buff0_reg.
DSP Report: register hipaccRun_mul_32sfYi_U3/hipaccRun_mul_32sfYi_MulnS_0_U/buff0_reg is absorbed into DSP hipaccRun_mul_32sfYi_U3/hipaccRun_mul_32sfYi_MulnS_0_U/buff0_reg.
DSP Report: operator hipaccRun_mul_32sfYi_U3/hipaccRun_mul_32sfYi_MulnS_0_U/tmp_product is absorbed into DSP hipaccRun_mul_32sfYi_U3/hipaccRun_mul_32sfYi_MulnS_0_U/buff0_reg.
DSP Report: operator hipaccRun_mul_32sfYi_U3/hipaccRun_mul_32sfYi_MulnS_0_U/tmp_product is absorbed into DSP hipaccRun_mul_32sfYi_U3/hipaccRun_mul_32sfYi_MulnS_0_U/buff0_reg.
DSP Report: Generating DSP hipaccRun_mul_32sg8j_U83/hipaccRun_mul_32sg8j_MulnS_1_U/tmp_product, operation Mode is: A2*B2.
DSP Report: register B is absorbed into DSP hipaccRun_mul_32sg8j_U83/hipaccRun_mul_32sg8j_MulnS_1_U/tmp_product.
DSP Report: register A is absorbed into DSP hipaccRun_mul_32sg8j_U83/hipaccRun_mul_32sg8j_MulnS_1_U/tmp_product.
DSP Report: operator hipaccRun_mul_32sg8j_U83/hipaccRun_mul_32sg8j_MulnS_1_U/tmp_product is absorbed into DSP hipaccRun_mul_32sg8j_U83/hipaccRun_mul_32sg8j_MulnS_1_U/tmp_product.
DSP Report: operator hipaccRun_mul_32sg8j_U83/hipaccRun_mul_32sg8j_MulnS_1_U/tmp_product is absorbed into DSP hipaccRun_mul_32sg8j_U83/hipaccRun_mul_32sg8j_MulnS_1_U/tmp_product.
DSP Report: Generating DSP hipaccRun_mul_32sg8j_U83/hipaccRun_mul_32sg8j_MulnS_1_U/buff0_reg, operation Mode is: (PCIN>>17)+A*B2.
DSP Report: register B is absorbed into DSP hipaccRun_mul_32sg8j_U83/hipaccRun_mul_32sg8j_MulnS_1_U/buff0_reg.
DSP Report: register hipaccRun_mul_32sg8j_U83/hipaccRun_mul_32sg8j_MulnS_1_U/buff0_reg is absorbed into DSP hipaccRun_mul_32sg8j_U83/hipaccRun_mul_32sg8j_MulnS_1_U/buff0_reg.
DSP Report: operator hipaccRun_mul_32sg8j_U83/hipaccRun_mul_32sg8j_MulnS_1_U/tmp_product is absorbed into DSP hipaccRun_mul_32sg8j_U83/hipaccRun_mul_32sg8j_MulnS_1_U/buff0_reg.
DSP Report: operator hipaccRun_mul_32sg8j_U83/hipaccRun_mul_32sg8j_MulnS_1_U/tmp_product is absorbed into DSP hipaccRun_mul_32sg8j_U83/hipaccRun_mul_32sg8j_MulnS_1_U/buff0_reg.
DSP Report: Generating DSP hipaccRun_mul_32sg8j_U6/hipaccRun_mul_32sg8j_MulnS_1_U/tmp_product, operation Mode is: A2*B2.
DSP Report: register B is absorbed into DSP hipaccRun_mul_32sg8j_U6/hipaccRun_mul_32sg8j_MulnS_1_U/tmp_product.
DSP Report: register A is absorbed into DSP hipaccRun_mul_32sg8j_U6/hipaccRun_mul_32sg8j_MulnS_1_U/tmp_product.
DSP Report: operator hipaccRun_mul_32sg8j_U6/hipaccRun_mul_32sg8j_MulnS_1_U/tmp_product is absorbed into DSP hipaccRun_mul_32sg8j_U6/hipaccRun_mul_32sg8j_MulnS_1_U/tmp_product.
DSP Report: operator hipaccRun_mul_32sg8j_U6/hipaccRun_mul_32sg8j_MulnS_1_U/tmp_product is absorbed into DSP hipaccRun_mul_32sg8j_U6/hipaccRun_mul_32sg8j_MulnS_1_U/tmp_product.
DSP Report: Generating DSP hipaccRun_mul_32sg8j_U6/hipaccRun_mul_32sg8j_MulnS_1_U/buff0_reg, operation Mode is: (PCIN>>17)+A*B2.
DSP Report: register B is absorbed into DSP hipaccRun_mul_32sg8j_U6/hipaccRun_mul_32sg8j_MulnS_1_U/buff0_reg.
DSP Report: register hipaccRun_mul_32sg8j_U6/hipaccRun_mul_32sg8j_MulnS_1_U/buff0_reg is absorbed into DSP hipaccRun_mul_32sg8j_U6/hipaccRun_mul_32sg8j_MulnS_1_U/buff0_reg.
DSP Report: operator hipaccRun_mul_32sg8j_U6/hipaccRun_mul_32sg8j_MulnS_1_U/tmp_product is absorbed into DSP hipaccRun_mul_32sg8j_U6/hipaccRun_mul_32sg8j_MulnS_1_U/buff0_reg.
DSP Report: operator hipaccRun_mul_32sg8j_U6/hipaccRun_mul_32sg8j_MulnS_1_U/tmp_product is absorbed into DSP hipaccRun_mul_32sg8j_U6/hipaccRun_mul_32sg8j_MulnS_1_U/buff0_reg.
DSP Report: Generating DSP hipaccRun_mul_32sfYi_U5/hipaccRun_mul_32sfYi_MulnS_0_U/tmp_product, operation Mode is: A2*B2.
DSP Report: register B is absorbed into DSP hipaccRun_mul_32sfYi_U5/hipaccRun_mul_32sfYi_MulnS_0_U/tmp_product.
DSP Report: register A is absorbed into DSP hipaccRun_mul_32sfYi_U5/hipaccRun_mul_32sfYi_MulnS_0_U/tmp_product.
DSP Report: operator hipaccRun_mul_32sfYi_U5/hipaccRun_mul_32sfYi_MulnS_0_U/tmp_product is absorbed into DSP hipaccRun_mul_32sfYi_U5/hipaccRun_mul_32sfYi_MulnS_0_U/tmp_product.
DSP Report: operator hipaccRun_mul_32sfYi_U5/hipaccRun_mul_32sfYi_MulnS_0_U/tmp_product is absorbed into DSP hipaccRun_mul_32sfYi_U5/hipaccRun_mul_32sfYi_MulnS_0_U/tmp_product.
DSP Report: Generating DSP hipaccRun_mul_32sfYi_U5/hipaccRun_mul_32sfYi_MulnS_0_U/buff0_reg, operation Mode is: (PCIN>>17)+A*B2.
DSP Report: register B is absorbed into DSP hipaccRun_mul_32sfYi_U5/hipaccRun_mul_32sfYi_MulnS_0_U/buff0_reg.
DSP Report: register hipaccRun_mul_32sfYi_U5/hipaccRun_mul_32sfYi_MulnS_0_U/buff0_reg is absorbed into DSP hipaccRun_mul_32sfYi_U5/hipaccRun_mul_32sfYi_MulnS_0_U/buff0_reg.
DSP Report: operator hipaccRun_mul_32sfYi_U5/hipaccRun_mul_32sfYi_MulnS_0_U/tmp_product is absorbed into DSP hipaccRun_mul_32sfYi_U5/hipaccRun_mul_32sfYi_MulnS_0_U/buff0_reg.
DSP Report: operator hipaccRun_mul_32sfYi_U5/hipaccRun_mul_32sfYi_MulnS_0_U/tmp_product is absorbed into DSP hipaccRun_mul_32sfYi_U5/hipaccRun_mul_32sfYi_MulnS_0_U/buff0_reg.
DSP Report: Generating DSP hipaccRun_mul_32sg8j_U84/hipaccRun_mul_32sg8j_MulnS_1_U/tmp_product, operation Mode is: A2*B2.
DSP Report: register B is absorbed into DSP hipaccRun_mul_32sg8j_U84/hipaccRun_mul_32sg8j_MulnS_1_U/tmp_product.
DSP Report: register A is absorbed into DSP hipaccRun_mul_32sg8j_U84/hipaccRun_mul_32sg8j_MulnS_1_U/tmp_product.
DSP Report: operator hipaccRun_mul_32sg8j_U84/hipaccRun_mul_32sg8j_MulnS_1_U/tmp_product is absorbed into DSP hipaccRun_mul_32sg8j_U84/hipaccRun_mul_32sg8j_MulnS_1_U/tmp_product.
DSP Report: operator hipaccRun_mul_32sg8j_U84/hipaccRun_mul_32sg8j_MulnS_1_U/tmp_product is absorbed into DSP hipaccRun_mul_32sg8j_U84/hipaccRun_mul_32sg8j_MulnS_1_U/tmp_product.
DSP Report: Generating DSP hipaccRun_mul_32sg8j_U84/hipaccRun_mul_32sg8j_MulnS_1_U/buff0_reg, operation Mode is: (PCIN>>17)+A*B2.
DSP Report: register B is absorbed into DSP hipaccRun_mul_32sg8j_U84/hipaccRun_mul_32sg8j_MulnS_1_U/buff0_reg.
DSP Report: register hipaccRun_mul_32sg8j_U84/hipaccRun_mul_32sg8j_MulnS_1_U/buff0_reg is absorbed into DSP hipaccRun_mul_32sg8j_U84/hipaccRun_mul_32sg8j_MulnS_1_U/buff0_reg.
DSP Report: operator hipaccRun_mul_32sg8j_U84/hipaccRun_mul_32sg8j_MulnS_1_U/tmp_product is absorbed into DSP hipaccRun_mul_32sg8j_U84/hipaccRun_mul_32sg8j_MulnS_1_U/buff0_reg.
DSP Report: operator hipaccRun_mul_32sg8j_U84/hipaccRun_mul_32sg8j_MulnS_1_U/tmp_product is absorbed into DSP hipaccRun_mul_32sg8j_U84/hipaccRun_mul_32sg8j_MulnS_1_U/buff0_reg.
DSP Report: Generating DSP hipaccRun_mul_32sg8j_U8/hipaccRun_mul_32sg8j_MulnS_1_U/tmp_product, operation Mode is: A2*B2.
DSP Report: register B is absorbed into DSP hipaccRun_mul_32sg8j_U8/hipaccRun_mul_32sg8j_MulnS_1_U/tmp_product.
DSP Report: register A is absorbed into DSP hipaccRun_mul_32sg8j_U8/hipaccRun_mul_32sg8j_MulnS_1_U/tmp_product.
DSP Report: operator hipaccRun_mul_32sg8j_U8/hipaccRun_mul_32sg8j_MulnS_1_U/tmp_product is absorbed into DSP hipaccRun_mul_32sg8j_U8/hipaccRun_mul_32sg8j_MulnS_1_U/tmp_product.
DSP Report: operator hipaccRun_mul_32sg8j_U8/hipaccRun_mul_32sg8j_MulnS_1_U/tmp_product is absorbed into DSP hipaccRun_mul_32sg8j_U8/hipaccRun_mul_32sg8j_MulnS_1_U/tmp_product.
DSP Report: Generating DSP hipaccRun_mul_32sg8j_U8/hipaccRun_mul_32sg8j_MulnS_1_U/buff0_reg, operation Mode is: (PCIN>>17)+A*B2.
DSP Report: register B is absorbed into DSP hipaccRun_mul_32sg8j_U8/hipaccRun_mul_32sg8j_MulnS_1_U/buff0_reg.
DSP Report: register hipaccRun_mul_32sg8j_U8/hipaccRun_mul_32sg8j_MulnS_1_U/buff0_reg is absorbed into DSP hipaccRun_mul_32sg8j_U8/hipaccRun_mul_32sg8j_MulnS_1_U/buff0_reg.
DSP Report: operator hipaccRun_mul_32sg8j_U8/hipaccRun_mul_32sg8j_MulnS_1_U/tmp_product is absorbed into DSP hipaccRun_mul_32sg8j_U8/hipaccRun_mul_32sg8j_MulnS_1_U/buff0_reg.
DSP Report: operator hipaccRun_mul_32sg8j_U8/hipaccRun_mul_32sg8j_MulnS_1_U/tmp_product is absorbed into DSP hipaccRun_mul_32sg8j_U8/hipaccRun_mul_32sg8j_MulnS_1_U/buff0_reg.
DSP Report: Generating DSP hipaccRun_mul_32sfYi_U7/hipaccRun_mul_32sfYi_MulnS_0_U/tmp_product, operation Mode is: A2*B2.
DSP Report: register B is absorbed into DSP hipaccRun_mul_32sfYi_U7/hipaccRun_mul_32sfYi_MulnS_0_U/tmp_product.
DSP Report: register A is absorbed into DSP hipaccRun_mul_32sfYi_U7/hipaccRun_mul_32sfYi_MulnS_0_U/tmp_product.
DSP Report: operator hipaccRun_mul_32sfYi_U7/hipaccRun_mul_32sfYi_MulnS_0_U/tmp_product is absorbed into DSP hipaccRun_mul_32sfYi_U7/hipaccRun_mul_32sfYi_MulnS_0_U/tmp_product.
DSP Report: operator hipaccRun_mul_32sfYi_U7/hipaccRun_mul_32sfYi_MulnS_0_U/tmp_product is absorbed into DSP hipaccRun_mul_32sfYi_U7/hipaccRun_mul_32sfYi_MulnS_0_U/tmp_product.
DSP Report: Generating DSP hipaccRun_mul_32sfYi_U7/hipaccRun_mul_32sfYi_MulnS_0_U/buff0_reg, operation Mode is: (PCIN>>17)+A*B2.
DSP Report: register B is absorbed into DSP hipaccRun_mul_32sfYi_U7/hipaccRun_mul_32sfYi_MulnS_0_U/buff0_reg.
DSP Report: register hipaccRun_mul_32sfYi_U7/hipaccRun_mul_32sfYi_MulnS_0_U/buff0_reg is absorbed into DSP hipaccRun_mul_32sfYi_U7/hipaccRun_mul_32sfYi_MulnS_0_U/buff0_reg.
DSP Report: operator hipaccRun_mul_32sfYi_U7/hipaccRun_mul_32sfYi_MulnS_0_U/tmp_product is absorbed into DSP hipaccRun_mul_32sfYi_U7/hipaccRun_mul_32sfYi_MulnS_0_U/buff0_reg.
DSP Report: operator hipaccRun_mul_32sfYi_U7/hipaccRun_mul_32sfYi_MulnS_0_U/tmp_product is absorbed into DSP hipaccRun_mul_32sfYi_U7/hipaccRun_mul_32sfYi_MulnS_0_U/buff0_reg.
DSP Report: Generating DSP hipaccRun_mul_32sg8j_U85/hipaccRun_mul_32sg8j_MulnS_1_U/tmp_product, operation Mode is: A2*B2.
DSP Report: register B is absorbed into DSP hipaccRun_mul_32sg8j_U85/hipaccRun_mul_32sg8j_MulnS_1_U/tmp_product.
DSP Report: register A is absorbed into DSP hipaccRun_mul_32sg8j_U85/hipaccRun_mul_32sg8j_MulnS_1_U/tmp_product.
DSP Report: operator hipaccRun_mul_32sg8j_U85/hipaccRun_mul_32sg8j_MulnS_1_U/tmp_product is absorbed into DSP hipaccRun_mul_32sg8j_U85/hipaccRun_mul_32sg8j_MulnS_1_U/tmp_product.
DSP Report: operator hipaccRun_mul_32sg8j_U85/hipaccRun_mul_32sg8j_MulnS_1_U/tmp_product is absorbed into DSP hipaccRun_mul_32sg8j_U85/hipaccRun_mul_32sg8j_MulnS_1_U/tmp_product.
DSP Report: Generating DSP hipaccRun_mul_32sg8j_U85/hipaccRun_mul_32sg8j_MulnS_1_U/buff0_reg, operation Mode is: (PCIN>>17)+A*B2.
DSP Report: register B is absorbed into DSP hipaccRun_mul_32sg8j_U85/hipaccRun_mul_32sg8j_MulnS_1_U/buff0_reg.
DSP Report: register hipaccRun_mul_32sg8j_U85/hipaccRun_mul_32sg8j_MulnS_1_U/buff0_reg is absorbed into DSP hipaccRun_mul_32sg8j_U85/hipaccRun_mul_32sg8j_MulnS_1_U/buff0_reg.
DSP Report: operator hipaccRun_mul_32sg8j_U85/hipaccRun_mul_32sg8j_MulnS_1_U/tmp_product is absorbed into DSP hipaccRun_mul_32sg8j_U85/hipaccRun_mul_32sg8j_MulnS_1_U/buff0_reg.
DSP Report: operator hipaccRun_mul_32sg8j_U85/hipaccRun_mul_32sg8j_MulnS_1_U/tmp_product is absorbed into DSP hipaccRun_mul_32sg8j_U85/hipaccRun_mul_32sg8j_MulnS_1_U/buff0_reg.
DSP Report: Generating DSP hipaccRun_mul_32sg8j_U10/hipaccRun_mul_32sg8j_MulnS_1_U/tmp_product, operation Mode is: A2*B2.
DSP Report: register B is absorbed into DSP hipaccRun_mul_32sg8j_U10/hipaccRun_mul_32sg8j_MulnS_1_U/tmp_product.
DSP Report: register A is absorbed into DSP hipaccRun_mul_32sg8j_U10/hipaccRun_mul_32sg8j_MulnS_1_U/tmp_product.
DSP Report: operator hipaccRun_mul_32sg8j_U10/hipaccRun_mul_32sg8j_MulnS_1_U/tmp_product is absorbed into DSP hipaccRun_mul_32sg8j_U10/hipaccRun_mul_32sg8j_MulnS_1_U/tmp_product.
DSP Report: operator hipaccRun_mul_32sg8j_U10/hipaccRun_mul_32sg8j_MulnS_1_U/tmp_product is absorbed into DSP hipaccRun_mul_32sg8j_U10/hipaccRun_mul_32sg8j_MulnS_1_U/tmp_product.
DSP Report: Generating DSP hipaccRun_mul_32sg8j_U10/hipaccRun_mul_32sg8j_MulnS_1_U/buff0_reg, operation Mode is: (PCIN>>17)+A*B2.
DSP Report: register B is absorbed into DSP hipaccRun_mul_32sg8j_U10/hipaccRun_mul_32sg8j_MulnS_1_U/buff0_reg.
DSP Report: register hipaccRun_mul_32sg8j_U10/hipaccRun_mul_32sg8j_MulnS_1_U/buff0_reg is absorbed into DSP hipaccRun_mul_32sg8j_U10/hipaccRun_mul_32sg8j_MulnS_1_U/buff0_reg.
DSP Report: operator hipaccRun_mul_32sg8j_U10/hipaccRun_mul_32sg8j_MulnS_1_U/tmp_product is absorbed into DSP hipaccRun_mul_32sg8j_U10/hipaccRun_mul_32sg8j_MulnS_1_U/buff0_reg.
DSP Report: operator hipaccRun_mul_32sg8j_U10/hipaccRun_mul_32sg8j_MulnS_1_U/tmp_product is absorbed into DSP hipaccRun_mul_32sg8j_U10/hipaccRun_mul_32sg8j_MulnS_1_U/buff0_reg.
DSP Report: Generating DSP hipaccRun_mul_32sfYi_U9/hipaccRun_mul_32sfYi_MulnS_0_U/tmp_product, operation Mode is: A2*B2.
DSP Report: register B is absorbed into DSP hipaccRun_mul_32sfYi_U9/hipaccRun_mul_32sfYi_MulnS_0_U/tmp_product.
DSP Report: register A is absorbed into DSP hipaccRun_mul_32sfYi_U9/hipaccRun_mul_32sfYi_MulnS_0_U/tmp_product.
DSP Report: operator hipaccRun_mul_32sfYi_U9/hipaccRun_mul_32sfYi_MulnS_0_U/tmp_product is absorbed into DSP hipaccRun_mul_32sfYi_U9/hipaccRun_mul_32sfYi_MulnS_0_U/tmp_product.
DSP Report: operator hipaccRun_mul_32sfYi_U9/hipaccRun_mul_32sfYi_MulnS_0_U/tmp_product is absorbed into DSP hipaccRun_mul_32sfYi_U9/hipaccRun_mul_32sfYi_MulnS_0_U/tmp_product.
DSP Report: Generating DSP hipaccRun_mul_32sfYi_U9/hipaccRun_mul_32sfYi_MulnS_0_U/buff0_reg, operation Mode is: (PCIN>>17)+A*B2.
DSP Report: register B is absorbed into DSP hipaccRun_mul_32sfYi_U9/hipaccRun_mul_32sfYi_MulnS_0_U/buff0_reg.
DSP Report: register hipaccRun_mul_32sfYi_U9/hipaccRun_mul_32sfYi_MulnS_0_U/buff0_reg is absorbed into DSP hipaccRun_mul_32sfYi_U9/hipaccRun_mul_32sfYi_MulnS_0_U/buff0_reg.
DSP Report: operator hipaccRun_mul_32sfYi_U9/hipaccRun_mul_32sfYi_MulnS_0_U/tmp_product is absorbed into DSP hipaccRun_mul_32sfYi_U9/hipaccRun_mul_32sfYi_MulnS_0_U/buff0_reg.
DSP Report: operator hipaccRun_mul_32sfYi_U9/hipaccRun_mul_32sfYi_MulnS_0_U/tmp_product is absorbed into DSP hipaccRun_mul_32sfYi_U9/hipaccRun_mul_32sfYi_MulnS_0_U/buff0_reg.
DSP Report: Generating DSP hipaccRun_mul_32sg8j_U86/hipaccRun_mul_32sg8j_MulnS_1_U/tmp_product, operation Mode is: A2*B2.
DSP Report: register B is absorbed into DSP hipaccRun_mul_32sg8j_U86/hipaccRun_mul_32sg8j_MulnS_1_U/tmp_product.
DSP Report: register A is absorbed into DSP hipaccRun_mul_32sg8j_U86/hipaccRun_mul_32sg8j_MulnS_1_U/tmp_product.
DSP Report: operator hipaccRun_mul_32sg8j_U86/hipaccRun_mul_32sg8j_MulnS_1_U/tmp_product is absorbed into DSP hipaccRun_mul_32sg8j_U86/hipaccRun_mul_32sg8j_MulnS_1_U/tmp_product.
DSP Report: operator hipaccRun_mul_32sg8j_U86/hipaccRun_mul_32sg8j_MulnS_1_U/tmp_product is absorbed into DSP hipaccRun_mul_32sg8j_U86/hipaccRun_mul_32sg8j_MulnS_1_U/tmp_product.
DSP Report: Generating DSP hipaccRun_mul_32sg8j_U86/hipaccRun_mul_32sg8j_MulnS_1_U/buff0_reg, operation Mode is: (PCIN>>17)+A*B2.
DSP Report: register B is absorbed into DSP hipaccRun_mul_32sg8j_U86/hipaccRun_mul_32sg8j_MulnS_1_U/buff0_reg.
DSP Report: register hipaccRun_mul_32sg8j_U86/hipaccRun_mul_32sg8j_MulnS_1_U/buff0_reg is absorbed into DSP hipaccRun_mul_32sg8j_U86/hipaccRun_mul_32sg8j_MulnS_1_U/buff0_reg.
DSP Report: operator hipaccRun_mul_32sg8j_U86/hipaccRun_mul_32sg8j_MulnS_1_U/tmp_product is absorbed into DSP hipaccRun_mul_32sg8j_U86/hipaccRun_mul_32sg8j_MulnS_1_U/buff0_reg.
DSP Report: operator hipaccRun_mul_32sg8j_U86/hipaccRun_mul_32sg8j_MulnS_1_U/tmp_product is absorbed into DSP hipaccRun_mul_32sg8j_U86/hipaccRun_mul_32sg8j_MulnS_1_U/buff0_reg.
DSP Report: Generating DSP hipaccRun_mul_32sg8j_U12/hipaccRun_mul_32sg8j_MulnS_1_U/tmp_product, operation Mode is: A2*B2.
DSP Report: register B is absorbed into DSP hipaccRun_mul_32sg8j_U12/hipaccRun_mul_32sg8j_MulnS_1_U/tmp_product.
DSP Report: register A is absorbed into DSP hipaccRun_mul_32sg8j_U12/hipaccRun_mul_32sg8j_MulnS_1_U/tmp_product.
DSP Report: operator hipaccRun_mul_32sg8j_U12/hipaccRun_mul_32sg8j_MulnS_1_U/tmp_product is absorbed into DSP hipaccRun_mul_32sg8j_U12/hipaccRun_mul_32sg8j_MulnS_1_U/tmp_product.
DSP Report: operator hipaccRun_mul_32sg8j_U12/hipaccRun_mul_32sg8j_MulnS_1_U/tmp_product is absorbed into DSP hipaccRun_mul_32sg8j_U12/hipaccRun_mul_32sg8j_MulnS_1_U/tmp_product.
DSP Report: Generating DSP hipaccRun_mul_32sg8j_U12/hipaccRun_mul_32sg8j_MulnS_1_U/buff0_reg, operation Mode is: (PCIN>>17)+A*B2.
DSP Report: register B is absorbed into DSP hipaccRun_mul_32sg8j_U12/hipaccRun_mul_32sg8j_MulnS_1_U/buff0_reg.
DSP Report: register hipaccRun_mul_32sg8j_U12/hipaccRun_mul_32sg8j_MulnS_1_U/buff0_reg is absorbed into DSP hipaccRun_mul_32sg8j_U12/hipaccRun_mul_32sg8j_MulnS_1_U/buff0_reg.
DSP Report: operator hipaccRun_mul_32sg8j_U12/hipaccRun_mul_32sg8j_MulnS_1_U/tmp_product is absorbed into DSP hipaccRun_mul_32sg8j_U12/hipaccRun_mul_32sg8j_MulnS_1_U/buff0_reg.
DSP Report: operator hipaccRun_mul_32sg8j_U12/hipaccRun_mul_32sg8j_MulnS_1_U/tmp_product is absorbed into DSP hipaccRun_mul_32sg8j_U12/hipaccRun_mul_32sg8j_MulnS_1_U/buff0_reg.
DSP Report: Generating DSP hipaccRun_mul_32sfYi_U11/hipaccRun_mul_32sfYi_MulnS_0_U/tmp_product, operation Mode is: A2*B2.
DSP Report: register B is absorbed into DSP hipaccRun_mul_32sfYi_U11/hipaccRun_mul_32sfYi_MulnS_0_U/tmp_product.
DSP Report: register A is absorbed into DSP hipaccRun_mul_32sfYi_U11/hipaccRun_mul_32sfYi_MulnS_0_U/tmp_product.
DSP Report: operator hipaccRun_mul_32sfYi_U11/hipaccRun_mul_32sfYi_MulnS_0_U/tmp_product is absorbed into DSP hipaccRun_mul_32sfYi_U11/hipaccRun_mul_32sfYi_MulnS_0_U/tmp_product.
DSP Report: operator hipaccRun_mul_32sfYi_U11/hipaccRun_mul_32sfYi_MulnS_0_U/tmp_product is absorbed into DSP hipaccRun_mul_32sfYi_U11/hipaccRun_mul_32sfYi_MulnS_0_U/tmp_product.
DSP Report: Generating DSP hipaccRun_mul_32sfYi_U11/hipaccRun_mul_32sfYi_MulnS_0_U/buff0_reg, operation Mode is: (PCIN>>17)+A*B2.
DSP Report: register B is absorbed into DSP hipaccRun_mul_32sfYi_U11/hipaccRun_mul_32sfYi_MulnS_0_U/buff0_reg.
DSP Report: register hipaccRun_mul_32sfYi_U11/hipaccRun_mul_32sfYi_MulnS_0_U/buff0_reg is absorbed into DSP hipaccRun_mul_32sfYi_U11/hipaccRun_mul_32sfYi_MulnS_0_U/buff0_reg.
DSP Report: operator hipaccRun_mul_32sfYi_U11/hipaccRun_mul_32sfYi_MulnS_0_U/tmp_product is absorbed into DSP hipaccRun_mul_32sfYi_U11/hipaccRun_mul_32sfYi_MulnS_0_U/buff0_reg.
DSP Report: operator hipaccRun_mul_32sfYi_U11/hipaccRun_mul_32sfYi_MulnS_0_U/tmp_product is absorbed into DSP hipaccRun_mul_32sfYi_U11/hipaccRun_mul_32sfYi_MulnS_0_U/buff0_reg.
DSP Report: Generating DSP hipaccRun_mul_32sg8j_U87/hipaccRun_mul_32sg8j_MulnS_1_U/tmp_product, operation Mode is: A2*B2.
DSP Report: register B is absorbed into DSP hipaccRun_mul_32sg8j_U87/hipaccRun_mul_32sg8j_MulnS_1_U/tmp_product.
DSP Report: register A is absorbed into DSP hipaccRun_mul_32sg8j_U87/hipaccRun_mul_32sg8j_MulnS_1_U/tmp_product.
DSP Report: operator hipaccRun_mul_32sg8j_U87/hipaccRun_mul_32sg8j_MulnS_1_U/tmp_product is absorbed into DSP hipaccRun_mul_32sg8j_U87/hipaccRun_mul_32sg8j_MulnS_1_U/tmp_product.
DSP Report: operator hipaccRun_mul_32sg8j_U87/hipaccRun_mul_32sg8j_MulnS_1_U/tmp_product is absorbed into DSP hipaccRun_mul_32sg8j_U87/hipaccRun_mul_32sg8j_MulnS_1_U/tmp_product.
DSP Report: Generating DSP hipaccRun_mul_32sg8j_U87/hipaccRun_mul_32sg8j_MulnS_1_U/buff0_reg, operation Mode is: (PCIN>>17)+A*B2.
DSP Report: register B is absorbed into DSP hipaccRun_mul_32sg8j_U87/hipaccRun_mul_32sg8j_MulnS_1_U/buff0_reg.
DSP Report: register hipaccRun_mul_32sg8j_U87/hipaccRun_mul_32sg8j_MulnS_1_U/buff0_reg is absorbed into DSP hipaccRun_mul_32sg8j_U87/hipaccRun_mul_32sg8j_MulnS_1_U/buff0_reg.
DSP Report: operator hipaccRun_mul_32sg8j_U87/hipaccRun_mul_32sg8j_MulnS_1_U/tmp_product is absorbed into DSP hipaccRun_mul_32sg8j_U87/hipaccRun_mul_32sg8j_MulnS_1_U/buff0_reg.
DSP Report: operator hipaccRun_mul_32sg8j_U87/hipaccRun_mul_32sg8j_MulnS_1_U/tmp_product is absorbed into DSP hipaccRun_mul_32sg8j_U87/hipaccRun_mul_32sg8j_MulnS_1_U/buff0_reg.
DSP Report: Generating DSP hipaccRun_mul_32sg8j_U14/hipaccRun_mul_32sg8j_MulnS_1_U/tmp_product, operation Mode is: A2*B2.
DSP Report: register B is absorbed into DSP hipaccRun_mul_32sg8j_U14/hipaccRun_mul_32sg8j_MulnS_1_U/tmp_product.
DSP Report: register A is absorbed into DSP hipaccRun_mul_32sg8j_U14/hipaccRun_mul_32sg8j_MulnS_1_U/tmp_product.
DSP Report: operator hipaccRun_mul_32sg8j_U14/hipaccRun_mul_32sg8j_MulnS_1_U/tmp_product is absorbed into DSP hipaccRun_mul_32sg8j_U14/hipaccRun_mul_32sg8j_MulnS_1_U/tmp_product.
DSP Report: operator hipaccRun_mul_32sg8j_U14/hipaccRun_mul_32sg8j_MulnS_1_U/tmp_product is absorbed into DSP hipaccRun_mul_32sg8j_U14/hipaccRun_mul_32sg8j_MulnS_1_U/tmp_product.
DSP Report: Generating DSP hipaccRun_mul_32sg8j_U14/hipaccRun_mul_32sg8j_MulnS_1_U/buff0_reg, operation Mode is: (PCIN>>17)+A*B2.
DSP Report: register B is absorbed into DSP hipaccRun_mul_32sg8j_U14/hipaccRun_mul_32sg8j_MulnS_1_U/buff0_reg.
DSP Report: register hipaccRun_mul_32sg8j_U14/hipaccRun_mul_32sg8j_MulnS_1_U/buff0_reg is absorbed into DSP hipaccRun_mul_32sg8j_U14/hipaccRun_mul_32sg8j_MulnS_1_U/buff0_reg.
DSP Report: operator hipaccRun_mul_32sg8j_U14/hipaccRun_mul_32sg8j_MulnS_1_U/tmp_product is absorbed into DSP hipaccRun_mul_32sg8j_U14/hipaccRun_mul_32sg8j_MulnS_1_U/buff0_reg.
DSP Report: operator hipaccRun_mul_32sg8j_U14/hipaccRun_mul_32sg8j_MulnS_1_U/tmp_product is absorbed into DSP hipaccRun_mul_32sg8j_U14/hipaccRun_mul_32sg8j_MulnS_1_U/buff0_reg.
DSP Report: Generating DSP hipaccRun_mul_32sfYi_U13/hipaccRun_mul_32sfYi_MulnS_0_U/tmp_product, operation Mode is: A2*B2.
DSP Report: register B is absorbed into DSP hipaccRun_mul_32sfYi_U13/hipaccRun_mul_32sfYi_MulnS_0_U/tmp_product.
DSP Report: register A is absorbed into DSP hipaccRun_mul_32sfYi_U13/hipaccRun_mul_32sfYi_MulnS_0_U/tmp_product.
DSP Report: operator hipaccRun_mul_32sfYi_U13/hipaccRun_mul_32sfYi_MulnS_0_U/tmp_product is absorbed into DSP hipaccRun_mul_32sfYi_U13/hipaccRun_mul_32sfYi_MulnS_0_U/tmp_product.
DSP Report: operator hipaccRun_mul_32sfYi_U13/hipaccRun_mul_32sfYi_MulnS_0_U/tmp_product is absorbed into DSP hipaccRun_mul_32sfYi_U13/hipaccRun_mul_32sfYi_MulnS_0_U/tmp_product.
DSP Report: Generating DSP hipaccRun_mul_32sfYi_U13/hipaccRun_mul_32sfYi_MulnS_0_U/buff0_reg, operation Mode is: (PCIN>>17)+A*B2.
DSP Report: register B is absorbed into DSP hipaccRun_mul_32sfYi_U13/hipaccRun_mul_32sfYi_MulnS_0_U/buff0_reg.
DSP Report: register hipaccRun_mul_32sfYi_U13/hipaccRun_mul_32sfYi_MulnS_0_U/buff0_reg is absorbed into DSP hipaccRun_mul_32sfYi_U13/hipaccRun_mul_32sfYi_MulnS_0_U/buff0_reg.
DSP Report: operator hipaccRun_mul_32sfYi_U13/hipaccRun_mul_32sfYi_MulnS_0_U/tmp_product is absorbed into DSP hipaccRun_mul_32sfYi_U13/hipaccRun_mul_32sfYi_MulnS_0_U/buff0_reg.
DSP Report: operator hipaccRun_mul_32sfYi_U13/hipaccRun_mul_32sfYi_MulnS_0_U/tmp_product is absorbed into DSP hipaccRun_mul_32sfYi_U13/hipaccRun_mul_32sfYi_MulnS_0_U/buff0_reg.
DSP Report: Generating DSP hipaccRun_mul_32sibs_U53/hipaccRun_mul_32sibs_MulnS_3_U/tmp_product, operation Mode is: A2*B2.
DSP Report: register B is absorbed into DSP hipaccRun_mul_32sibs_U53/hipaccRun_mul_32sibs_MulnS_3_U/tmp_product.
DSP Report: register A is absorbed into DSP hipaccRun_mul_32sibs_U53/hipaccRun_mul_32sibs_MulnS_3_U/tmp_product.
DSP Report: operator hipaccRun_mul_32sibs_U53/hipaccRun_mul_32sibs_MulnS_3_U/tmp_product is absorbed into DSP hipaccRun_mul_32sibs_U53/hipaccRun_mul_32sibs_MulnS_3_U/tmp_product.
DSP Report: operator hipaccRun_mul_32sibs_U53/hipaccRun_mul_32sibs_MulnS_3_U/tmp_product is absorbed into DSP hipaccRun_mul_32sibs_U53/hipaccRun_mul_32sibs_MulnS_3_U/tmp_product.
DSP Report: Generating DSP hipaccRun_mul_32sibs_U53/hipaccRun_mul_32sibs_MulnS_3_U/buff0_reg, operation Mode is: (PCIN>>17)+A*B2.
DSP Report: register B is absorbed into DSP hipaccRun_mul_32sibs_U53/hipaccRun_mul_32sibs_MulnS_3_U/buff0_reg.
DSP Report: register hipaccRun_mul_32sibs_U53/hipaccRun_mul_32sibs_MulnS_3_U/buff0_reg is absorbed into DSP hipaccRun_mul_32sibs_U53/hipaccRun_mul_32sibs_MulnS_3_U/buff0_reg.
DSP Report: operator hipaccRun_mul_32sibs_U53/hipaccRun_mul_32sibs_MulnS_3_U/tmp_product is absorbed into DSP hipaccRun_mul_32sibs_U53/hipaccRun_mul_32sibs_MulnS_3_U/buff0_reg.
DSP Report: operator hipaccRun_mul_32sibs_U53/hipaccRun_mul_32sibs_MulnS_3_U/tmp_product is absorbed into DSP hipaccRun_mul_32sibs_U53/hipaccRun_mul_32sibs_MulnS_3_U/buff0_reg.
DSP Report: Generating DSP hipaccRun_mul_32shbi_U52/hipaccRun_mul_32shbi_MulnS_2_U/tmp_product, operation Mode is: A2*B2.
DSP Report: register B is absorbed into DSP hipaccRun_mul_32shbi_U52/hipaccRun_mul_32shbi_MulnS_2_U/tmp_product.
DSP Report: register A is absorbed into DSP hipaccRun_mul_32shbi_U52/hipaccRun_mul_32shbi_MulnS_2_U/tmp_product.
DSP Report: operator hipaccRun_mul_32shbi_U52/hipaccRun_mul_32shbi_MulnS_2_U/tmp_product is absorbed into DSP hipaccRun_mul_32shbi_U52/hipaccRun_mul_32shbi_MulnS_2_U/tmp_product.
DSP Report: operator hipaccRun_mul_32shbi_U52/hipaccRun_mul_32shbi_MulnS_2_U/tmp_product is absorbed into DSP hipaccRun_mul_32shbi_U52/hipaccRun_mul_32shbi_MulnS_2_U/tmp_product.
DSP Report: Generating DSP hipaccRun_mul_32shbi_U52/hipaccRun_mul_32shbi_MulnS_2_U/buff0_reg, operation Mode is: (PCIN>>17)+A*B2.
DSP Report: register B is absorbed into DSP hipaccRun_mul_32shbi_U52/hipaccRun_mul_32shbi_MulnS_2_U/buff0_reg.
DSP Report: register hipaccRun_mul_32shbi_U52/hipaccRun_mul_32shbi_MulnS_2_U/buff0_reg is absorbed into DSP hipaccRun_mul_32shbi_U52/hipaccRun_mul_32shbi_MulnS_2_U/buff0_reg.
DSP Report: operator hipaccRun_mul_32shbi_U52/hipaccRun_mul_32shbi_MulnS_2_U/tmp_product is absorbed into DSP hipaccRun_mul_32shbi_U52/hipaccRun_mul_32shbi_MulnS_2_U/buff0_reg.
DSP Report: operator hipaccRun_mul_32shbi_U52/hipaccRun_mul_32shbi_MulnS_2_U/tmp_product is absorbed into DSP hipaccRun_mul_32shbi_U52/hipaccRun_mul_32shbi_MulnS_2_U/buff0_reg.
DSP Report: Generating DSP hipaccRun_mul_32shbi_U51/hipaccRun_mul_32shbi_MulnS_2_U/tmp_product, operation Mode is: A2*B2.
DSP Report: register B is absorbed into DSP hipaccRun_mul_32shbi_U51/hipaccRun_mul_32shbi_MulnS_2_U/tmp_product.
DSP Report: register A is absorbed into DSP hipaccRun_mul_32shbi_U51/hipaccRun_mul_32shbi_MulnS_2_U/tmp_product.
DSP Report: operator hipaccRun_mul_32shbi_U51/hipaccRun_mul_32shbi_MulnS_2_U/tmp_product is absorbed into DSP hipaccRun_mul_32shbi_U51/hipaccRun_mul_32shbi_MulnS_2_U/tmp_product.
DSP Report: operator hipaccRun_mul_32shbi_U51/hipaccRun_mul_32shbi_MulnS_2_U/tmp_product is absorbed into DSP hipaccRun_mul_32shbi_U51/hipaccRun_mul_32shbi_MulnS_2_U/tmp_product.
DSP Report: Generating DSP hipaccRun_mul_32shbi_U51/hipaccRun_mul_32shbi_MulnS_2_U/buff0_reg, operation Mode is: (PCIN>>17)+A*B2.
DSP Report: register B is absorbed into DSP hipaccRun_mul_32shbi_U51/hipaccRun_mul_32shbi_MulnS_2_U/buff0_reg.
DSP Report: register hipaccRun_mul_32shbi_U51/hipaccRun_mul_32shbi_MulnS_2_U/buff0_reg is absorbed into DSP hipaccRun_mul_32shbi_U51/hipaccRun_mul_32shbi_MulnS_2_U/buff0_reg.
DSP Report: operator hipaccRun_mul_32shbi_U51/hipaccRun_mul_32shbi_MulnS_2_U/tmp_product is absorbed into DSP hipaccRun_mul_32shbi_U51/hipaccRun_mul_32shbi_MulnS_2_U/buff0_reg.
DSP Report: operator hipaccRun_mul_32shbi_U51/hipaccRun_mul_32shbi_MulnS_2_U/tmp_product is absorbed into DSP hipaccRun_mul_32shbi_U51/hipaccRun_mul_32shbi_MulnS_2_U/buff0_reg.
DSP Report: Generating DSP hipaccRun_mul_32sg8j_U88/hipaccRun_mul_32sg8j_MulnS_1_U/tmp_product, operation Mode is: A2*B2.
DSP Report: register B is absorbed into DSP hipaccRun_mul_32sg8j_U88/hipaccRun_mul_32sg8j_MulnS_1_U/tmp_product.
DSP Report: register A is absorbed into DSP hipaccRun_mul_32sg8j_U88/hipaccRun_mul_32sg8j_MulnS_1_U/tmp_product.
DSP Report: operator hipaccRun_mul_32sg8j_U88/hipaccRun_mul_32sg8j_MulnS_1_U/tmp_product is absorbed into DSP hipaccRun_mul_32sg8j_U88/hipaccRun_mul_32sg8j_MulnS_1_U/tmp_product.
DSP Report: operator hipaccRun_mul_32sg8j_U88/hipaccRun_mul_32sg8j_MulnS_1_U/tmp_product is absorbed into DSP hipaccRun_mul_32sg8j_U88/hipaccRun_mul_32sg8j_MulnS_1_U/tmp_product.
DSP Report: Generating DSP hipaccRun_mul_32sg8j_U88/hipaccRun_mul_32sg8j_MulnS_1_U/buff0_reg, operation Mode is: (PCIN>>17)+A*B2.
DSP Report: register B is absorbed into DSP hipaccRun_mul_32sg8j_U88/hipaccRun_mul_32sg8j_MulnS_1_U/buff0_reg.
DSP Report: register hipaccRun_mul_32sg8j_U88/hipaccRun_mul_32sg8j_MulnS_1_U/buff0_reg is absorbed into DSP hipaccRun_mul_32sg8j_U88/hipaccRun_mul_32sg8j_MulnS_1_U/buff0_reg.
DSP Report: operator hipaccRun_mul_32sg8j_U88/hipaccRun_mul_32sg8j_MulnS_1_U/tmp_product is absorbed into DSP hipaccRun_mul_32sg8j_U88/hipaccRun_mul_32sg8j_MulnS_1_U/buff0_reg.
DSP Report: operator hipaccRun_mul_32sg8j_U88/hipaccRun_mul_32sg8j_MulnS_1_U/tmp_product is absorbed into DSP hipaccRun_mul_32sg8j_U88/hipaccRun_mul_32sg8j_MulnS_1_U/buff0_reg.
DSP Report: Generating DSP hipaccRun_mul_32sg8j_U16/hipaccRun_mul_32sg8j_MulnS_1_U/tmp_product, operation Mode is: A2*B2.
DSP Report: register B is absorbed into DSP hipaccRun_mul_32sg8j_U16/hipaccRun_mul_32sg8j_MulnS_1_U/tmp_product.
DSP Report: register A is absorbed into DSP hipaccRun_mul_32sg8j_U16/hipaccRun_mul_32sg8j_MulnS_1_U/tmp_product.
DSP Report: operator hipaccRun_mul_32sg8j_U16/hipaccRun_mul_32sg8j_MulnS_1_U/tmp_product is absorbed into DSP hipaccRun_mul_32sg8j_U16/hipaccRun_mul_32sg8j_MulnS_1_U/tmp_product.
DSP Report: operator hipaccRun_mul_32sg8j_U16/hipaccRun_mul_32sg8j_MulnS_1_U/tmp_product is absorbed into DSP hipaccRun_mul_32sg8j_U16/hipaccRun_mul_32sg8j_MulnS_1_U/tmp_product.
DSP Report: Generating DSP hipaccRun_mul_32sg8j_U16/hipaccRun_mul_32sg8j_MulnS_1_U/buff0_reg, operation Mode is: (PCIN>>17)+A*B2.
DSP Report: register B is absorbed into DSP hipaccRun_mul_32sg8j_U16/hipaccRun_mul_32sg8j_MulnS_1_U/buff0_reg.
DSP Report: register hipaccRun_mul_32sg8j_U16/hipaccRun_mul_32sg8j_MulnS_1_U/buff0_reg is absorbed into DSP hipaccRun_mul_32sg8j_U16/hipaccRun_mul_32sg8j_MulnS_1_U/buff0_reg.
DSP Report: operator hipaccRun_mul_32sg8j_U16/hipaccRun_mul_32sg8j_MulnS_1_U/tmp_product is absorbed into DSP hipaccRun_mul_32sg8j_U16/hipaccRun_mul_32sg8j_MulnS_1_U/buff0_reg.
DSP Report: operator hipaccRun_mul_32sg8j_U16/hipaccRun_mul_32sg8j_MulnS_1_U/tmp_product is absorbed into DSP hipaccRun_mul_32sg8j_U16/hipaccRun_mul_32sg8j_MulnS_1_U/buff0_reg.
DSP Report: Generating DSP hipaccRun_mul_32sfYi_U15/hipaccRun_mul_32sfYi_MulnS_0_U/tmp_product, operation Mode is: A2*B2.
DSP Report: register B is absorbed into DSP hipaccRun_mul_32sfYi_U15/hipaccRun_mul_32sfYi_MulnS_0_U/tmp_product.
DSP Report: register A is absorbed into DSP hipaccRun_mul_32sfYi_U15/hipaccRun_mul_32sfYi_MulnS_0_U/tmp_product.
DSP Report: operator hipaccRun_mul_32sfYi_U15/hipaccRun_mul_32sfYi_MulnS_0_U/tmp_product is absorbed into DSP hipaccRun_mul_32sfYi_U15/hipaccRun_mul_32sfYi_MulnS_0_U/tmp_product.
DSP Report: operator hipaccRun_mul_32sfYi_U15/hipaccRun_mul_32sfYi_MulnS_0_U/tmp_product is absorbed into DSP hipaccRun_mul_32sfYi_U15/hipaccRun_mul_32sfYi_MulnS_0_U/tmp_product.
DSP Report: Generating DSP hipaccRun_mul_32sfYi_U15/hipaccRun_mul_32sfYi_MulnS_0_U/buff0_reg, operation Mode is: (PCIN>>17)+A*B2.
DSP Report: register B is absorbed into DSP hipaccRun_mul_32sfYi_U15/hipaccRun_mul_32sfYi_MulnS_0_U/buff0_reg.
DSP Report: register hipaccRun_mul_32sfYi_U15/hipaccRun_mul_32sfYi_MulnS_0_U/buff0_reg is absorbed into DSP hipaccRun_mul_32sfYi_U15/hipaccRun_mul_32sfYi_MulnS_0_U/buff0_reg.
DSP Report: operator hipaccRun_mul_32sfYi_U15/hipaccRun_mul_32sfYi_MulnS_0_U/tmp_product is absorbed into DSP hipaccRun_mul_32sfYi_U15/hipaccRun_mul_32sfYi_MulnS_0_U/buff0_reg.
DSP Report: operator hipaccRun_mul_32sfYi_U15/hipaccRun_mul_32sfYi_MulnS_0_U/tmp_product is absorbed into DSP hipaccRun_mul_32sfYi_U15/hipaccRun_mul_32sfYi_MulnS_0_U/buff0_reg.
DSP Report: Generating DSP hipaccRun_mul_32sg8j_U89/hipaccRun_mul_32sg8j_MulnS_1_U/tmp_product, operation Mode is: A2*B2.
DSP Report: register B is absorbed into DSP hipaccRun_mul_32sg8j_U89/hipaccRun_mul_32sg8j_MulnS_1_U/tmp_product.
DSP Report: register A is absorbed into DSP hipaccRun_mul_32sg8j_U89/hipaccRun_mul_32sg8j_MulnS_1_U/tmp_product.
DSP Report: operator hipaccRun_mul_32sg8j_U89/hipaccRun_mul_32sg8j_MulnS_1_U/tmp_product is absorbed into DSP hipaccRun_mul_32sg8j_U89/hipaccRun_mul_32sg8j_MulnS_1_U/tmp_product.
DSP Report: operator hipaccRun_mul_32sg8j_U89/hipaccRun_mul_32sg8j_MulnS_1_U/tmp_product is absorbed into DSP hipaccRun_mul_32sg8j_U89/hipaccRun_mul_32sg8j_MulnS_1_U/tmp_product.
DSP Report: Generating DSP hipaccRun_mul_32sg8j_U89/hipaccRun_mul_32sg8j_MulnS_1_U/buff0_reg, operation Mode is: (PCIN>>17)+A*B2.
DSP Report: register B is absorbed into DSP hipaccRun_mul_32sg8j_U89/hipaccRun_mul_32sg8j_MulnS_1_U/buff0_reg.
DSP Report: register hipaccRun_mul_32sg8j_U89/hipaccRun_mul_32sg8j_MulnS_1_U/buff0_reg is absorbed into DSP hipaccRun_mul_32sg8j_U89/hipaccRun_mul_32sg8j_MulnS_1_U/buff0_reg.
DSP Report: operator hipaccRun_mul_32sg8j_U89/hipaccRun_mul_32sg8j_MulnS_1_U/tmp_product is absorbed into DSP hipaccRun_mul_32sg8j_U89/hipaccRun_mul_32sg8j_MulnS_1_U/buff0_reg.
DSP Report: operator hipaccRun_mul_32sg8j_U89/hipaccRun_mul_32sg8j_MulnS_1_U/tmp_product is absorbed into DSP hipaccRun_mul_32sg8j_U89/hipaccRun_mul_32sg8j_MulnS_1_U/buff0_reg.
DSP Report: Generating DSP hipaccRun_mul_32sg8j_U18/hipaccRun_mul_32sg8j_MulnS_1_U/tmp_product, operation Mode is: A2*B2.
DSP Report: register B is absorbed into DSP hipaccRun_mul_32sg8j_U18/hipaccRun_mul_32sg8j_MulnS_1_U/tmp_product.
DSP Report: register A is absorbed into DSP hipaccRun_mul_32sg8j_U18/hipaccRun_mul_32sg8j_MulnS_1_U/tmp_product.
DSP Report: operator hipaccRun_mul_32sg8j_U18/hipaccRun_mul_32sg8j_MulnS_1_U/tmp_product is absorbed into DSP hipaccRun_mul_32sg8j_U18/hipaccRun_mul_32sg8j_MulnS_1_U/tmp_product.
DSP Report: operator hipaccRun_mul_32sg8j_U18/hipaccRun_mul_32sg8j_MulnS_1_U/tmp_product is absorbed into DSP hipaccRun_mul_32sg8j_U18/hipaccRun_mul_32sg8j_MulnS_1_U/tmp_product.
DSP Report: Generating DSP hipaccRun_mul_32sg8j_U18/hipaccRun_mul_32sg8j_MulnS_1_U/buff0_reg, operation Mode is: (PCIN>>17)+A*B2.
DSP Report: register B is absorbed into DSP hipaccRun_mul_32sg8j_U18/hipaccRun_mul_32sg8j_MulnS_1_U/buff0_reg.
DSP Report: register hipaccRun_mul_32sg8j_U18/hipaccRun_mul_32sg8j_MulnS_1_U/buff0_reg is absorbed into DSP hipaccRun_mul_32sg8j_U18/hipaccRun_mul_32sg8j_MulnS_1_U/buff0_reg.
DSP Report: operator hipaccRun_mul_32sg8j_U18/hipaccRun_mul_32sg8j_MulnS_1_U/tmp_product is absorbed into DSP hipaccRun_mul_32sg8j_U18/hipaccRun_mul_32sg8j_MulnS_1_U/buff0_reg.
DSP Report: operator hipaccRun_mul_32sg8j_U18/hipaccRun_mul_32sg8j_MulnS_1_U/tmp_product is absorbed into DSP hipaccRun_mul_32sg8j_U18/hipaccRun_mul_32sg8j_MulnS_1_U/buff0_reg.
DSP Report: Generating DSP hipaccRun_mul_32sfYi_U17/hipaccRun_mul_32sfYi_MulnS_0_U/tmp_product, operation Mode is: A2*B2.
DSP Report: register B is absorbed into DSP hipaccRun_mul_32sfYi_U17/hipaccRun_mul_32sfYi_MulnS_0_U/tmp_product.
DSP Report: register A is absorbed into DSP hipaccRun_mul_32sfYi_U17/hipaccRun_mul_32sfYi_MulnS_0_U/tmp_product.
DSP Report: operator hipaccRun_mul_32sfYi_U17/hipaccRun_mul_32sfYi_MulnS_0_U/tmp_product is absorbed into DSP hipaccRun_mul_32sfYi_U17/hipaccRun_mul_32sfYi_MulnS_0_U/tmp_product.
DSP Report: operator hipaccRun_mul_32sfYi_U17/hipaccRun_mul_32sfYi_MulnS_0_U/tmp_product is absorbed into DSP hipaccRun_mul_32sfYi_U17/hipaccRun_mul_32sfYi_MulnS_0_U/tmp_product.
DSP Report: Generating DSP hipaccRun_mul_32sfYi_U17/hipaccRun_mul_32sfYi_MulnS_0_U/buff0_reg, operation Mode is: (PCIN>>17)+A*B2.
DSP Report: register B is absorbed into DSP hipaccRun_mul_32sfYi_U17/hipaccRun_mul_32sfYi_MulnS_0_U/buff0_reg.
DSP Report: register hipaccRun_mul_32sfYi_U17/hipaccRun_mul_32sfYi_MulnS_0_U/buff0_reg is absorbed into DSP hipaccRun_mul_32sfYi_U17/hipaccRun_mul_32sfYi_MulnS_0_U/buff0_reg.
DSP Report: operator hipaccRun_mul_32sfYi_U17/hipaccRun_mul_32sfYi_MulnS_0_U/tmp_product is absorbed into DSP hipaccRun_mul_32sfYi_U17/hipaccRun_mul_32sfYi_MulnS_0_U/buff0_reg.
DSP Report: operator hipaccRun_mul_32sfYi_U17/hipaccRun_mul_32sfYi_MulnS_0_U/tmp_product is absorbed into DSP hipaccRun_mul_32sfYi_U17/hipaccRun_mul_32sfYi_MulnS_0_U/buff0_reg.
DSP Report: Generating DSP hipaccRun_mul_32sibs_U59/hipaccRun_mul_32sibs_MulnS_3_U/tmp_product, operation Mode is: A2*B2.
DSP Report: register B is absorbed into DSP hipaccRun_mul_32sibs_U59/hipaccRun_mul_32sibs_MulnS_3_U/tmp_product.
DSP Report: register A is absorbed into DSP hipaccRun_mul_32sibs_U59/hipaccRun_mul_32sibs_MulnS_3_U/tmp_product.
DSP Report: operator hipaccRun_mul_32sibs_U59/hipaccRun_mul_32sibs_MulnS_3_U/tmp_product is absorbed into DSP hipaccRun_mul_32sibs_U59/hipaccRun_mul_32sibs_MulnS_3_U/tmp_product.
DSP Report: operator hipaccRun_mul_32sibs_U59/hipaccRun_mul_32sibs_MulnS_3_U/tmp_product is absorbed into DSP hipaccRun_mul_32sibs_U59/hipaccRun_mul_32sibs_MulnS_3_U/tmp_product.
DSP Report: Generating DSP hipaccRun_mul_32sibs_U59/hipaccRun_mul_32sibs_MulnS_3_U/buff0_reg, operation Mode is: (PCIN>>17)+A*B2.
DSP Report: register B is absorbed into DSP hipaccRun_mul_32sibs_U59/hipaccRun_mul_32sibs_MulnS_3_U/buff0_reg.
DSP Report: register hipaccRun_mul_32sibs_U59/hipaccRun_mul_32sibs_MulnS_3_U/buff0_reg is absorbed into DSP hipaccRun_mul_32sibs_U59/hipaccRun_mul_32sibs_MulnS_3_U/buff0_reg.
DSP Report: operator hipaccRun_mul_32sibs_U59/hipaccRun_mul_32sibs_MulnS_3_U/tmp_product is absorbed into DSP hipaccRun_mul_32sibs_U59/hipaccRun_mul_32sibs_MulnS_3_U/buff0_reg.
DSP Report: operator hipaccRun_mul_32sibs_U59/hipaccRun_mul_32sibs_MulnS_3_U/tmp_product is absorbed into DSP hipaccRun_mul_32sibs_U59/hipaccRun_mul_32sibs_MulnS_3_U/buff0_reg.
DSP Report: Generating DSP hipaccRun_mul_32shbi_U58/hipaccRun_mul_32shbi_MulnS_2_U/tmp_product, operation Mode is: A2*B2.
DSP Report: register B is absorbed into DSP hipaccRun_mul_32shbi_U58/hipaccRun_mul_32shbi_MulnS_2_U/tmp_product.
DSP Report: register A is absorbed into DSP hipaccRun_mul_32shbi_U58/hipaccRun_mul_32shbi_MulnS_2_U/tmp_product.
DSP Report: operator hipaccRun_mul_32shbi_U58/hipaccRun_mul_32shbi_MulnS_2_U/tmp_product is absorbed into DSP hipaccRun_mul_32shbi_U58/hipaccRun_mul_32shbi_MulnS_2_U/tmp_product.
DSP Report: operator hipaccRun_mul_32shbi_U58/hipaccRun_mul_32shbi_MulnS_2_U/tmp_product is absorbed into DSP hipaccRun_mul_32shbi_U58/hipaccRun_mul_32shbi_MulnS_2_U/tmp_product.
DSP Report: Generating DSP hipaccRun_mul_32shbi_U58/hipaccRun_mul_32shbi_MulnS_2_U/buff0_reg, operation Mode is: (PCIN>>17)+A*B2.
DSP Report: register B is absorbed into DSP hipaccRun_mul_32shbi_U58/hipaccRun_mul_32shbi_MulnS_2_U/buff0_reg.
DSP Report: register hipaccRun_mul_32shbi_U58/hipaccRun_mul_32shbi_MulnS_2_U/buff0_reg is absorbed into DSP hipaccRun_mul_32shbi_U58/hipaccRun_mul_32shbi_MulnS_2_U/buff0_reg.
DSP Report: operator hipaccRun_mul_32shbi_U58/hipaccRun_mul_32shbi_MulnS_2_U/tmp_product is absorbed into DSP hipaccRun_mul_32shbi_U58/hipaccRun_mul_32shbi_MulnS_2_U/buff0_reg.
DSP Report: operator hipaccRun_mul_32shbi_U58/hipaccRun_mul_32shbi_MulnS_2_U/tmp_product is absorbed into DSP hipaccRun_mul_32shbi_U58/hipaccRun_mul_32shbi_MulnS_2_U/buff0_reg.
DSP Report: Generating DSP hipaccRun_mul_32shbi_U57/hipaccRun_mul_32shbi_MulnS_2_U/tmp_product, operation Mode is: A2*B2.
DSP Report: register B is absorbed into DSP hipaccRun_mul_32shbi_U57/hipaccRun_mul_32shbi_MulnS_2_U/tmp_product.
DSP Report: register A is absorbed into DSP hipaccRun_mul_32shbi_U57/hipaccRun_mul_32shbi_MulnS_2_U/tmp_product.
DSP Report: operator hipaccRun_mul_32shbi_U57/hipaccRun_mul_32shbi_MulnS_2_U/tmp_product is absorbed into DSP hipaccRun_mul_32shbi_U57/hipaccRun_mul_32shbi_MulnS_2_U/tmp_product.
DSP Report: operator hipaccRun_mul_32shbi_U57/hipaccRun_mul_32shbi_MulnS_2_U/tmp_product is absorbed into DSP hipaccRun_mul_32shbi_U57/hipaccRun_mul_32shbi_MulnS_2_U/tmp_product.
DSP Report: Generating DSP hipaccRun_mul_32shbi_U57/hipaccRun_mul_32shbi_MulnS_2_U/buff0_reg, operation Mode is: (PCIN>>17)+A*B2.
DSP Report: register B is absorbed into DSP hipaccRun_mul_32shbi_U57/hipaccRun_mul_32shbi_MulnS_2_U/buff0_reg.
DSP Report: register hipaccRun_mul_32shbi_U57/hipaccRun_mul_32shbi_MulnS_2_U/buff0_reg is absorbed into DSP hipaccRun_mul_32shbi_U57/hipaccRun_mul_32shbi_MulnS_2_U/buff0_reg.
DSP Report: operator hipaccRun_mul_32shbi_U57/hipaccRun_mul_32shbi_MulnS_2_U/tmp_product is absorbed into DSP hipaccRun_mul_32shbi_U57/hipaccRun_mul_32shbi_MulnS_2_U/buff0_reg.
DSP Report: operator hipaccRun_mul_32shbi_U57/hipaccRun_mul_32shbi_MulnS_2_U/tmp_product is absorbed into DSP hipaccRun_mul_32shbi_U57/hipaccRun_mul_32shbi_MulnS_2_U/buff0_reg.
INFO: [Synth 8-3886] merging instance 'grp_processVECT_fu_18i_0/win_vect_2_19_1_fu_492_reg[0]' (FDE) to 'grp_processVECT_fu_18i_0/win_2_2_V_fu_224_reg[63]'
INFO: [Synth 8-3886] merging instance 'grp_processVECT_fu_18i_0/win_vect_2_19_1_fu_492_reg[1]' (FDE) to 'grp_processVECT_fu_18i_0/win_2_2_V_fu_224_reg[62]'
INFO: [Synth 8-3886] merging instance 'grp_processVECT_fu_18i_0/win_vect_2_19_1_fu_492_reg[2]' (FDE) to 'grp_processVECT_fu_18i_0/win_2_2_V_fu_224_reg[61]'
INFO: [Synth 8-3886] merging instance 'grp_processVECT_fu_18i_0/win_vect_2_19_1_fu_492_reg[3]' (FDE) to 'grp_processVECT_fu_18i_0/win_2_2_V_fu_224_reg[60]'
INFO: [Synth 8-3886] merging instance 'grp_processVECT_fu_18i_0/win_vect_2_19_1_fu_492_reg[4]' (FDE) to 'grp_processVECT_fu_18i_0/win_2_2_V_fu_224_reg[59]'
INFO: [Synth 8-3886] merging instance 'grp_processVECT_fu_18i_0/win_vect_2_19_1_fu_492_reg[5]' (FDE) to 'grp_processVECT_fu_18i_0/win_2_2_V_fu_224_reg[58]'
INFO: [Synth 8-3886] merging instance 'grp_processVECT_fu_18i_0/win_vect_2_19_1_fu_492_reg[6]' (FDE) to 'grp_processVECT_fu_18i_0/win_2_2_V_fu_224_reg[57]'
INFO: [Synth 8-3886] merging instance 'grp_processVECT_fu_18i_0/win_vect_2_19_1_fu_492_reg[7]' (FDE) to 'grp_processVECT_fu_18i_0/win_2_2_V_fu_224_reg[56]'
INFO: [Synth 8-3886] merging instance 'grp_processVECT_fu_18i_0/win_vect_2_19_1_fu_492_reg[8]' (FDE) to 'grp_processVECT_fu_18i_0/win_2_2_V_fu_224_reg[55]'
INFO: [Synth 8-3886] merging instance 'grp_processVECT_fu_18i_0/win_vect_2_19_1_fu_492_reg[9]' (FDE) to 'grp_processVECT_fu_18i_0/win_2_2_V_fu_224_reg[54]'
INFO: [Synth 8-3886] merging instance 'grp_processVECT_fu_18i_0/win_vect_2_19_1_fu_492_reg[10]' (FDE) to 'grp_processVECT_fu_18i_0/win_2_2_V_fu_224_reg[53]'
INFO: [Synth 8-3886] merging instance 'grp_processVECT_fu_18i_0/win_vect_2_19_1_fu_492_reg[11]' (FDE) to 'grp_processVECT_fu_18i_0/win_2_2_V_fu_224_reg[52]'
INFO: [Synth 8-3886] merging instance 'grp_processVECT_fu_18i_0/win_vect_2_19_1_fu_492_reg[12]' (FDE) to 'grp_processVECT_fu_18i_0/win_2_2_V_fu_224_reg[51]'
INFO: [Synth 8-3886] merging instance 'grp_processVECT_fu_18i_0/win_vect_2_19_1_fu_492_reg[13]' (FDE) to 'grp_processVECT_fu_18i_0/win_2_2_V_fu_224_reg[50]'
INFO: [Synth 8-3886] merging instance 'grp_processVECT_fu_18i_0/win_vect_2_19_1_fu_492_reg[14]' (FDE) to 'grp_processVECT_fu_18i_0/win_2_2_V_fu_224_reg[49]'
INFO: [Synth 8-3886] merging instance 'grp_processVECT_fu_18i_0/win_vect_2_19_1_fu_492_reg[15]' (FDE) to 'grp_processVECT_fu_18i_0/win_2_2_V_fu_224_reg[48]'
INFO: [Synth 8-3886] merging instance 'grp_processVECT_fu_18i_0/win_vect_2_19_1_fu_492_reg[16]' (FDE) to 'grp_processVECT_fu_18i_0/win_2_2_V_fu_224_reg[47]'
INFO: [Synth 8-3886] merging instance 'grp_processVECT_fu_18i_0/win_vect_2_19_1_fu_492_reg[17]' (FDE) to 'grp_processVECT_fu_18i_0/win_2_2_V_fu_224_reg[46]'
INFO: [Synth 8-3886] merging instance 'grp_processVECT_fu_18i_0/win_vect_2_19_1_fu_492_reg[18]' (FDE) to 'grp_processVECT_fu_18i_0/win_2_2_V_fu_224_reg[45]'
INFO: [Synth 8-3886] merging instance 'grp_processVECT_fu_18i_0/win_vect_2_19_1_fu_492_reg[19]' (FDE) to 'grp_processVECT_fu_18i_0/win_2_2_V_fu_224_reg[44]'
INFO: [Synth 8-3886] merging instance 'grp_processVECT_fu_18i_0/win_vect_2_19_1_fu_492_reg[20]' (FDE) to 'grp_processVECT_fu_18i_0/win_2_2_V_fu_224_reg[43]'
INFO: [Synth 8-3886] merging instance 'grp_processVECT_fu_18i_0/win_vect_2_19_1_fu_492_reg[21]' (FDE) to 'grp_processVECT_fu_18i_0/win_2_2_V_fu_224_reg[42]'
INFO: [Synth 8-3886] merging instance 'grp_processVECT_fu_18i_0/win_vect_2_19_1_fu_492_reg[22]' (FDE) to 'grp_processVECT_fu_18i_0/win_2_2_V_fu_224_reg[41]'
INFO: [Synth 8-3886] merging instance 'grp_processVECT_fu_18i_0/win_vect_2_19_1_fu_492_reg[23]' (FDE) to 'grp_processVECT_fu_18i_0/win_2_2_V_fu_224_reg[40]'
INFO: [Synth 8-3886] merging instance 'grp_processVECT_fu_18i_0/win_vect_2_19_1_fu_492_reg[24]' (FDE) to 'grp_processVECT_fu_18i_0/win_2_2_V_fu_224_reg[39]'
INFO: [Synth 8-3886] merging instance 'grp_processVECT_fu_18i_0/win_vect_2_19_1_fu_492_reg[25]' (FDE) to 'grp_processVECT_fu_18i_0/win_2_2_V_fu_224_reg[38]'
INFO: [Synth 8-3886] merging instance 'grp_processVECT_fu_18i_0/win_vect_2_19_1_fu_492_reg[26]' (FDE) to 'grp_processVECT_fu_18i_0/win_2_2_V_fu_224_reg[37]'
INFO: [Synth 8-3886] merging instance 'grp_processVECT_fu_18i_0/win_vect_2_19_1_fu_492_reg[27]' (FDE) to 'grp_processVECT_fu_18i_0/win_2_2_V_fu_224_reg[36]'
INFO: [Synth 8-3886] merging instance 'grp_processVECT_fu_18i_0/win_vect_2_19_1_fu_492_reg[28]' (FDE) to 'grp_processVECT_fu_18i_0/win_2_2_V_fu_224_reg[35]'
INFO: [Synth 8-3886] merging instance 'grp_processVECT_fu_18i_0/win_vect_2_19_1_fu_492_reg[29]' (FDE) to 'grp_processVECT_fu_18i_0/win_2_2_V_fu_224_reg[34]'
INFO: [Synth 8-3886] merging instance 'grp_processVECT_fu_18i_0/win_vect_2_19_1_fu_492_reg[30]' (FDE) to 'grp_processVECT_fu_18i_0/win_2_2_V_fu_224_reg[33]'
INFO: [Synth 8-3886] merging instance 'grp_processVECT_fu_18i_0/win_vect_2_19_1_fu_492_reg[31]' (FDE) to 'grp_processVECT_fu_18i_0/win_2_2_V_fu_224_reg[32]'
INFO: [Synth 8-3886] merging instance 'grp_processVECT_fu_18i_0/win_vect_0_19_1_fu_332_reg[0]' (FDE) to 'grp_processVECT_fu_18i_0/win_0_2_V_fu_200_reg[63]'
INFO: [Synth 8-3886] merging instance 'grp_processVECT_fu_18i_0/win_vect_4_19_1_fu_612_reg[0]' (FDE) to 'grp_processVECT_fu_18i_0/win_4_2_V_fu_248_reg[63]'
INFO: [Synth 8-3886] merging instance 'grp_processVECT_fu_18i_0/win_vect_0_19_1_fu_332_reg[1]' (FDE) to 'grp_processVECT_fu_18i_0/win_0_2_V_fu_200_reg[62]'
INFO: [Synth 8-3886] merging instance 'grp_processVECT_fu_18i_0/win_vect_4_19_1_fu_612_reg[1]' (FDE) to 'grp_processVECT_fu_18i_0/win_4_2_V_fu_248_reg[62]'
INFO: [Synth 8-3886] merging instance 'grp_processVECT_fu_18i_0/win_vect_0_19_1_fu_332_reg[2]' (FDE) to 'grp_processVECT_fu_18i_0/win_0_2_V_fu_200_reg[61]'
INFO: [Synth 8-3886] merging instance 'grp_processVECT_fu_18i_0/win_vect_4_19_1_fu_612_reg[2]' (FDE) to 'grp_processVECT_fu_18i_0/win_4_2_V_fu_248_reg[61]'
INFO: [Synth 8-3886] merging instance 'grp_processVECT_fu_18i_0/win_vect_0_19_1_fu_332_reg[3]' (FDE) to 'grp_processVECT_fu_18i_0/win_0_2_V_fu_200_reg[60]'
INFO: [Synth 8-3886] merging instance 'grp_processVECT_fu_18i_0/win_vect_4_19_1_fu_612_reg[3]' (FDE) to 'grp_processVECT_fu_18i_0/win_4_2_V_fu_248_reg[60]'
INFO: [Synth 8-3886] merging instance 'grp_processVECT_fu_18i_0/win_vect_0_19_1_fu_332_reg[4]' (FDE) to 'grp_processVECT_fu_18i_0/win_0_2_V_fu_200_reg[59]'
INFO: [Synth 8-3886] merging instance 'grp_processVECT_fu_18i_0/win_vect_4_19_1_fu_612_reg[4]' (FDE) to 'grp_processVECT_fu_18i_0/win_4_2_V_fu_248_reg[59]'
INFO: [Synth 8-3886] merging instance 'grp_processVECT_fu_18i_0/win_vect_0_19_1_fu_332_reg[5]' (FDE) to 'grp_processVECT_fu_18i_0/win_0_2_V_fu_200_reg[58]'
INFO: [Synth 8-3886] merging instance 'grp_processVECT_fu_18i_0/win_vect_4_19_1_fu_612_reg[5]' (FDE) to 'grp_processVECT_fu_18i_0/win_4_2_V_fu_248_reg[58]'
INFO: [Synth 8-3886] merging instance 'grp_processVECT_fu_18i_0/win_vect_0_19_1_fu_332_reg[6]' (FDE) to 'grp_processVECT_fu_18i_0/win_0_2_V_fu_200_reg[57]'
INFO: [Synth 8-3886] merging instance 'grp_processVECT_fu_18i_0/win_vect_4_19_1_fu_612_reg[6]' (FDE) to 'grp_processVECT_fu_18i_0/win_4_2_V_fu_248_reg[57]'
INFO: [Synth 8-3886] merging instance 'grp_processVECT_fu_18i_0/win_vect_0_19_1_fu_332_reg[7]' (FDE) to 'grp_processVECT_fu_18i_0/win_0_2_V_fu_200_reg[56]'
INFO: [Synth 8-3886] merging instance 'grp_processVECT_fu_18i_0/win_vect_4_19_1_fu_612_reg[7]' (FDE) to 'grp_processVECT_fu_18i_0/win_4_2_V_fu_248_reg[56]'
INFO: [Synth 8-3886] merging instance 'grp_processVECT_fu_18i_0/win_vect_0_19_1_fu_332_reg[8]' (FDE) to 'grp_processVECT_fu_18i_0/win_0_2_V_fu_200_reg[55]'
INFO: [Synth 8-3886] merging instance 'grp_processVECT_fu_18i_0/win_vect_4_19_1_fu_612_reg[8]' (FDE) to 'grp_processVECT_fu_18i_0/win_4_2_V_fu_248_reg[55]'
INFO: [Synth 8-3886] merging instance 'grp_processVECT_fu_18i_0/win_vect_0_19_1_fu_332_reg[9]' (FDE) to 'grp_processVECT_fu_18i_0/win_0_2_V_fu_200_reg[54]'
INFO: [Synth 8-3886] merging instance 'grp_processVECT_fu_18i_0/win_vect_4_19_1_fu_612_reg[9]' (FDE) to 'grp_processVECT_fu_18i_0/win_4_2_V_fu_248_reg[54]'
INFO: [Synth 8-3886] merging instance 'grp_processVECT_fu_18i_0/win_vect_0_19_1_fu_332_reg[10]' (FDE) to 'grp_processVECT_fu_18i_0/win_0_2_V_fu_200_reg[53]'
INFO: [Synth 8-3886] merging instance 'grp_processVECT_fu_18i_0/win_vect_4_19_1_fu_612_reg[10]' (FDE) to 'grp_processVECT_fu_18i_0/win_4_2_V_fu_248_reg[53]'
INFO: [Synth 8-3886] merging instance 'grp_processVECT_fu_18i_0/win_vect_0_19_1_fu_332_reg[11]' (FDE) to 'grp_processVECT_fu_18i_0/win_0_2_V_fu_200_reg[52]'
INFO: [Synth 8-3886] merging instance 'grp_processVECT_fu_18i_0/win_vect_4_19_1_fu_612_reg[11]' (FDE) to 'grp_processVECT_fu_18i_0/win_4_2_V_fu_248_reg[52]'
INFO: [Synth 8-3886] merging instance 'grp_processVECT_fu_18i_0/win_vect_0_19_1_fu_332_reg[12]' (FDE) to 'grp_processVECT_fu_18i_0/win_0_2_V_fu_200_reg[51]'
INFO: [Synth 8-3886] merging instance 'grp_processVECT_fu_18i_0/win_vect_4_19_1_fu_612_reg[12]' (FDE) to 'grp_processVECT_fu_18i_0/win_4_2_V_fu_248_reg[51]'
INFO: [Synth 8-3886] merging instance 'grp_processVECT_fu_18i_0/win_vect_0_19_1_fu_332_reg[13]' (FDE) to 'grp_processVECT_fu_18i_0/win_0_2_V_fu_200_reg[50]'
INFO: [Synth 8-3886] merging instance 'grp_processVECT_fu_18i_0/win_vect_4_19_1_fu_612_reg[13]' (FDE) to 'grp_processVECT_fu_18i_0/win_4_2_V_fu_248_reg[50]'
INFO: [Synth 8-3886] merging instance 'grp_processVECT_fu_18i_0/win_vect_0_19_1_fu_332_reg[14]' (FDE) to 'grp_processVECT_fu_18i_0/win_0_2_V_fu_200_reg[49]'
INFO: [Synth 8-3886] merging instance 'grp_processVECT_fu_18i_0/win_vect_4_19_1_fu_612_reg[14]' (FDE) to 'grp_processVECT_fu_18i_0/win_4_2_V_fu_248_reg[49]'
INFO: [Synth 8-3886] merging instance 'grp_processVECT_fu_18i_0/win_vect_0_19_1_fu_332_reg[15]' (FDE) to 'grp_processVECT_fu_18i_0/win_0_2_V_fu_200_reg[48]'
INFO: [Synth 8-3886] merging instance 'grp_processVECT_fu_18i_0/win_vect_4_19_1_fu_612_reg[15]' (FDE) to 'grp_processVECT_fu_18i_0/win_4_2_V_fu_248_reg[48]'
INFO: [Synth 8-3886] merging instance 'grp_processVECT_fu_18i_0/win_vect_0_19_1_fu_332_reg[16]' (FDE) to 'grp_processVECT_fu_18i_0/win_0_2_V_fu_200_reg[47]'
INFO: [Synth 8-3886] merging instance 'grp_processVECT_fu_18i_0/win_vect_4_19_1_fu_612_reg[16]' (FDE) to 'grp_processVECT_fu_18i_0/win_4_2_V_fu_248_reg[47]'
INFO: [Synth 8-3886] merging instance 'grp_processVECT_fu_18i_0/win_vect_0_19_1_fu_332_reg[17]' (FDE) to 'grp_processVECT_fu_18i_0/win_0_2_V_fu_200_reg[46]'
INFO: [Synth 8-3886] merging instance 'grp_processVECT_fu_18i_0/win_vect_4_19_1_fu_612_reg[17]' (FDE) to 'grp_processVECT_fu_18i_0/win_4_2_V_fu_248_reg[46]'
INFO: [Synth 8-3886] merging instance 'grp_processVECT_fu_18i_0/win_vect_0_19_1_fu_332_reg[18]' (FDE) to 'grp_processVECT_fu_18i_0/win_0_2_V_fu_200_reg[45]'
INFO: [Synth 8-3886] merging instance 'grp_processVECT_fu_18i_0/win_vect_4_19_1_fu_612_reg[18]' (FDE) to 'grp_processVECT_fu_18i_0/win_4_2_V_fu_248_reg[45]'
INFO: [Synth 8-3886] merging instance 'grp_processVECT_fu_18i_0/win_vect_0_19_1_fu_332_reg[19]' (FDE) to 'grp_processVECT_fu_18i_0/win_0_2_V_fu_200_reg[44]'
INFO: [Synth 8-3886] merging instance 'grp_processVECT_fu_18i_0/win_vect_4_19_1_fu_612_reg[19]' (FDE) to 'grp_processVECT_fu_18i_0/win_4_2_V_fu_248_reg[44]'
INFO: [Synth 8-3886] merging instance 'grp_processVECT_fu_18i_0/win_vect_0_19_1_fu_332_reg[20]' (FDE) to 'grp_processVECT_fu_18i_0/win_0_2_V_fu_200_reg[43]'
INFO: [Synth 8-3886] merging instance 'grp_processVECT_fu_18i_0/win_vect_4_19_1_fu_612_reg[20]' (FDE) to 'grp_processVECT_fu_18i_0/win_4_2_V_fu_248_reg[43]'
INFO: [Synth 8-3886] merging instance 'grp_processVECT_fu_18i_0/win_vect_0_19_1_fu_332_reg[21]' (FDE) to 'grp_processVECT_fu_18i_0/win_0_2_V_fu_200_reg[42]'
INFO: [Synth 8-3886] merging instance 'grp_processVECT_fu_18i_0/win_vect_4_19_1_fu_612_reg[21]' (FDE) to 'grp_processVECT_fu_18i_0/win_4_2_V_fu_248_reg[42]'
INFO: [Synth 8-3886] merging instance 'grp_processVECT_fu_18i_0/win_vect_0_19_1_fu_332_reg[22]' (FDE) to 'grp_processVECT_fu_18i_0/win_0_2_V_fu_200_reg[41]'
INFO: [Synth 8-3886] merging instance 'grp_processVECT_fu_18i_0/win_vect_4_19_1_fu_612_reg[22]' (FDE) to 'grp_processVECT_fu_18i_0/win_4_2_V_fu_248_reg[41]'
INFO: [Synth 8-3886] merging instance 'grp_processVECT_fu_18i_0/win_vect_0_19_1_fu_332_reg[23]' (FDE) to 'grp_processVECT_fu_18i_0/win_0_2_V_fu_200_reg[40]'
INFO: [Synth 8-3886] merging instance 'grp_processVECT_fu_18i_0/win_vect_4_19_1_fu_612_reg[23]' (FDE) to 'grp_processVECT_fu_18i_0/win_4_2_V_fu_248_reg[40]'
INFO: [Synth 8-3886] merging instance 'grp_processVECT_fu_18i_0/win_vect_0_19_1_fu_332_reg[24]' (FDE) to 'grp_processVECT_fu_18i_0/win_0_2_V_fu_200_reg[39]'
INFO: [Synth 8-3886] merging instance 'grp_processVECT_fu_18i_0/win_vect_4_19_1_fu_612_reg[24]' (FDE) to 'grp_processVECT_fu_18i_0/win_4_2_V_fu_248_reg[39]'
INFO: [Synth 8-3886] merging instance 'grp_processVECT_fu_18i_0/win_vect_0_19_1_fu_332_reg[25]' (FDE) to 'grp_processVECT_fu_18i_0/win_0_2_V_fu_200_reg[38]'
INFO: [Synth 8-3886] merging instance 'grp_processVECT_fu_18i_0/win_vect_4_19_1_fu_612_reg[25]' (FDE) to 'grp_processVECT_fu_18i_0/win_4_2_V_fu_248_reg[38]'
INFO: [Synth 8-3886] merging instance 'grp_processVECT_fu_18i_0/win_vect_0_19_1_fu_332_reg[26]' (FDE) to 'grp_processVECT_fu_18i_0/win_0_2_V_fu_200_reg[37]'
INFO: [Synth 8-3886] merging instance 'grp_processVECT_fu_18i_0/win_vect_4_19_1_fu_612_reg[26]' (FDE) to 'grp_processVECT_fu_18i_0/win_4_2_V_fu_248_reg[37]'
INFO: [Synth 8-3886] merging instance 'grp_processVECT_fu_18i_0/win_vect_0_19_1_fu_332_reg[27]' (FDE) to 'grp_processVECT_fu_18i_0/win_0_2_V_fu_200_reg[36]'
INFO: [Synth 8-3886] merging instance 'grp_processVECT_fu_18i_0/win_vect_4_19_1_fu_612_reg[27]' (FDE) to 'grp_processVECT_fu_18i_0/win_4_2_V_fu_248_reg[36]'
INFO: [Synth 8-3886] merging instance 'grp_processVECT_fu_18i_0/win_vect_0_19_1_fu_332_reg[28]' (FDE) to 'grp_processVECT_fu_18i_0/win_0_2_V_fu_200_reg[35]'
INFO: [Synth 8-3886] merging instance 'grp_processVECT_fu_18i_0/win_vect_4_19_1_fu_612_reg[28]' (FDE) to 'grp_processVECT_fu_18i_0/win_4_2_V_fu_248_reg[35]'
INFO: [Synth 8-3886] merging instance 'grp_processVECT_fu_18i_0/win_vect_0_19_1_fu_332_reg[29]' (FDE) to 'grp_processVECT_fu_18i_0/win_0_2_V_fu_200_reg[34]'
INFO: [Synth 8-3886] merging instance 'grp_processVECT_fu_18i_0/win_vect_4_19_1_fu_612_reg[29]' (FDE) to 'grp_processVECT_fu_18i_0/win_4_2_V_fu_248_reg[34]'
INFO: [Synth 8-3886] merging instance 'grp_processVECT_fu_18i_0/win_vect_0_19_1_fu_332_reg[30]' (FDE) to 'grp_processVECT_fu_18i_0/win_0_2_V_fu_200_reg[33]'
INFO: [Synth 8-3886] merging instance 'grp_processVECT_fu_18i_0/win_vect_4_19_1_fu_612_reg[30]' (FDE) to 'grp_processVECT_fu_18i_0/win_4_2_V_fu_248_reg[33]'
INFO: [Synth 8-3886] merging instance 'grp_processVECT_fu_18i_0/win_vect_0_19_1_fu_332_reg[31]' (FDE) to 'grp_processVECT_fu_18i_0/win_0_2_V_fu_200_reg[32]'
INFO: [Synth 8-3886] merging instance 'grp_processVECT_fu_18i_0/win_vect_4_19_1_fu_612_reg[31]' (FDE) to 'grp_processVECT_fu_18i_0/win_4_2_V_fu_248_reg[32]'
INFO: [Synth 8-3886] merging instance 'grp_processVECT_fu_18i_0/win_vect_3_18_1_fu_528_reg[0]' (FDE) to 'grp_processVECT_fu_18i_0/win_3_2_V_fu_236_reg[31]'
INFO: [Synth 8-3886] merging instance 'grp_processVECT_fu_18i_0/win_vect_3_18_1_fu_528_reg[1]' (FDE) to 'grp_processVECT_fu_18i_0/win_3_2_V_fu_236_reg[30]'
INFO: [Synth 8-3886] merging instance 'grp_processVECT_fu_18i_0/win_vect_3_18_1_fu_528_reg[2]' (FDE) to 'grp_processVECT_fu_18i_0/win_3_2_V_fu_236_reg[29]'
INFO: [Synth 8-3886] merging instance 'grp_processVECT_fu_18i_0/win_vect_3_18_1_fu_528_reg[3]' (FDE) to 'grp_processVECT_fu_18i_0/win_3_2_V_fu_236_reg[28]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ccGaussianFilterGKer_U0i_5/ap_done_reg_reg)
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:21 ; elapsed = 00:01:23 . Memory (MB): peak = 1790.910 ; gain = 653.820 ; free physical = 9987 ; free virtual = 38954
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping  Report (see note below)
+--------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name               | RTL Object | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+--------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|processVECT_lineBbkb_ram: | ram_reg    | 64 x 512(READ_FIRST)   | W |   | 64 x 512(WRITE_FIRST)  |   | R | Port A and B     | 1      | 7      | 
|processVECT_lineBbkb_ram: | ram_reg    | 64 x 512(READ_FIRST)   | W |   | 64 x 512(WRITE_FIRST)  |   | R | Port A and B     | 1      | 7      | 
|processVECT_lineBbkb_ram: | ram_reg    | 64 x 512(READ_FIRST)   | W |   | 64 x 512(WRITE_FIRST)  |   | R | Port A and B     | 1      | 7      | 
|processVECT_lineBbkb_ram: | ram_reg    | 64 x 512(READ_FIRST)   | W |   | 64 x 512(WRITE_FIRST)  |   | R | Port A and B     | 1      | 7      | 
+--------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

DSP: Preliminary Mapping  Report (see note below)
+------------+-----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping     | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+-----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|hipaccRun   | A2*B2           | 18     | 12     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|hipaccRun   | (PCIN>>17)+A*B2 | 15     | 12     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hipaccRun   | A2*B2           | 18     | 13     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|hipaccRun   | (PCIN>>17)+A*B2 | 15     | 13     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hipaccRun   | A2*B2           | 18     | 13     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|hipaccRun   | (PCIN>>17)+A*B2 | 15     | 13     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hipaccRun   | A2*B2           | 18     | 14     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|hipaccRun   | (PCIN>>17)+A*B2 | 15     | 14     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hipaccRun   | A2*B2           | 18     | 14     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|hipaccRun   | (PCIN>>17)+A*B2 | 15     | 14     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hipaccRun   | A2*B2           | 18     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|hipaccRun   | (PCIN>>17)+A*B2 | 15     | 15     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hipaccRun   | A2*B2           | 18     | 12     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|hipaccRun   | (PCIN>>17)+A*B2 | 15     | 12     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hipaccRun   | A2*B2           | 18     | 13     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|hipaccRun   | (PCIN>>17)+A*B2 | 15     | 13     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hipaccRun   | A2*B2           | 18     | 12     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|hipaccRun   | (PCIN>>17)+A*B2 | 15     | 12     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hipaccRun   | A2*B2           | 18     | 13     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|hipaccRun   | (PCIN>>17)+A*B2 | 15     | 13     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hipaccRun   | A2*B2           | 18     | 13     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|hipaccRun   | (PCIN>>17)+A*B2 | 15     | 13     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hipaccRun   | A2*B2           | 18     | 14     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|hipaccRun   | (PCIN>>17)+A*B2 | 15     | 14     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hipaccRun   | A2*B2           | 18     | 14     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|hipaccRun   | (PCIN>>17)+A*B2 | 15     | 14     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hipaccRun   | A2*B2           | 18     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|hipaccRun   | (PCIN>>17)+A*B2 | 15     | 15     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hipaccRun   | A2*B2           | 18     | 12     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|hipaccRun   | (PCIN>>17)+A*B2 | 15     | 12     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hipaccRun   | A2*B2           | 18     | 13     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|hipaccRun   | (PCIN>>17)+A*B2 | 15     | 13     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hipaccRun   | A2*B2           | 18     | 13     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|hipaccRun   | (PCIN>>17)+A*B2 | 15     | 13     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hipaccRun   | A2*B2           | 18     | 14     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|hipaccRun   | (PCIN>>17)+A*B2 | 15     | 14     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hipaccRun   | A2*B2           | 18     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|hipaccRun   | (PCIN>>17)+A*B2 | 15     | 15     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hipaccRun   | A2*B2           | 18     | 14     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|hipaccRun   | (PCIN>>17)+A*B2 | 15     | 14     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hipaccRun   | A2*B2           | 18     | 14     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|hipaccRun   | (PCIN>>17)+A*B2 | 15     | 14     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hipaccRun   | A2*B2           | 18     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|hipaccRun   | (PCIN>>17)+A*B2 | 15     | 15     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hipaccRun   | A2*B2           | 18     | 12     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|hipaccRun   | (PCIN>>17)+A*B2 | 15     | 12     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hipaccRun   | A2*B2           | 18     | 13     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|hipaccRun   | (PCIN>>17)+A*B2 | 15     | 13     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hipaccRun   | A2*B2           | 18     | 13     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|hipaccRun   | (PCIN>>17)+A*B2 | 15     | 13     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hipaccRun   | A2*B2           | 18     | 13     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|hipaccRun   | (PCIN>>17)+A*B2 | 15     | 13     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hipaccRun   | A2*B2           | 18     | 14     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|hipaccRun   | (PCIN>>17)+A*B2 | 15     | 14     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hipaccRun   | A2*B2           | 18     | 14     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|hipaccRun   | (PCIN>>17)+A*B2 | 15     | 14     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hipaccRun   | A2*B2           | 18     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|hipaccRun   | (PCIN>>17)+A*B2 | 15     | 15     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hipaccRun   | A2*B2           | 18     | 12     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|hipaccRun   | (PCIN>>17)+A*B2 | 15     | 12     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hipaccRun   | A2*B2           | 18     | 13     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|hipaccRun   | (PCIN>>17)+A*B2 | 15     | 13     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hipaccRun   | A2*B2           | 18     | 13     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|hipaccRun   | (PCIN>>17)+A*B2 | 15     | 13     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hipaccRun   | A2*B2           | 18     | 14     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|hipaccRun   | (PCIN>>17)+A*B2 | 15     | 14     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hipaccRun   | A2*B2           | 18     | 14     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|hipaccRun   | (PCIN>>17)+A*B2 | 15     | 14     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hipaccRun   | A2*B2           | 18     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|hipaccRun   | (PCIN>>17)+A*B2 | 15     | 15     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hipaccRun   | A2*B2           | 18     | 12     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|hipaccRun   | (PCIN>>17)+A*B2 | 15     | 12     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hipaccRun   | A2*B2           | 18     | 13     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|hipaccRun   | (PCIN>>17)+A*B2 | 15     | 13     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hipaccRun   | A2*B2           | 18     | 13     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|hipaccRun   | (PCIN>>17)+A*B2 | 15     | 13     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hipaccRun   | A2*B2           | 18     | 14     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|hipaccRun   | (PCIN>>17)+A*B2 | 15     | 14     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hipaccRun   | A2*B2           | 18     | 14     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|hipaccRun   | (PCIN>>17)+A*B2 | 15     | 14     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hipaccRun   | A2*B2           | 18     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|hipaccRun   | (PCIN>>17)+A*B2 | 15     | 15     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hipaccRun   | A2*B2           | 18     | 14     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|hipaccRun   | (PCIN>>17)+A*B2 | 15     | 14     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hipaccRun   | A2*B2           | 18     | 14     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|hipaccRun   | (PCIN>>17)+A*B2 | 15     | 14     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hipaccRun   | A2*B2           | 18     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|hipaccRun   | (PCIN>>17)+A*B2 | 15     | 15     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hipaccRun   | A2*B2           | 18     | 12     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|hipaccRun   | (PCIN>>17)+A*B2 | 15     | 12     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hipaccRun   | A2*B2           | 18     | 13     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|hipaccRun   | (PCIN>>17)+A*B2 | 15     | 13     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hipaccRun   | A2*B2           | 18     | 13     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|hipaccRun   | (PCIN>>17)+A*B2 | 15     | 13     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hipaccRun   | A2*B2           | 18     | 12     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|hipaccRun   | (PCIN>>17)+A*B2 | 15     | 12     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hipaccRun   | A2*B2           | 18     | 13     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|hipaccRun   | (PCIN>>17)+A*B2 | 15     | 13     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hipaccRun   | A2*B2           | 18     | 13     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|hipaccRun   | (PCIN>>17)+A*B2 | 15     | 13     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hipaccRun   | A2*B2           | 18     | 12     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|hipaccRun   | (PCIN>>17)+A*B2 | 15     | 12     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hipaccRun   | A2*B2           | 18     | 13     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|hipaccRun   | (PCIN>>17)+A*B2 | 15     | 13     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hipaccRun   | A2*B2           | 18     | 13     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|hipaccRun   | (PCIN>>17)+A*B2 | 15     | 13     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hipaccRun   | A2*B2           | 18     | 12     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|hipaccRun   | (PCIN>>17)+A*B2 | 15     | 12     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hipaccRun   | A2*B2           | 18     | 13     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|hipaccRun   | (PCIN>>17)+A*B2 | 15     | 13     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hipaccRun   | A2*B2           | 18     | 13     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|hipaccRun   | (PCIN>>17)+A*B2 | 15     | 13     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hipaccRun   | A2*B2           | 18     | 12     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|hipaccRun   | (PCIN>>17)+A*B2 | 15     | 12     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hipaccRun   | A2*B2           | 18     | 13     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|hipaccRun   | (PCIN>>17)+A*B2 | 15     | 13     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hipaccRun   | A2*B2           | 18     | 13     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|hipaccRun   | (PCIN>>17)+A*B2 | 15     | 13     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hipaccRun   | A2*B2           | 18     | 12     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|hipaccRun   | (PCIN>>17)+A*B2 | 15     | 12     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hipaccRun   | A2*B2           | 18     | 13     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|hipaccRun   | (PCIN>>17)+A*B2 | 15     | 13     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hipaccRun   | A2*B2           | 18     | 13     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|hipaccRun   | (PCIN>>17)+A*B2 | 15     | 13     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hipaccRun   | A2*B2           | 18     | 14     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|hipaccRun   | (PCIN>>17)+A*B2 | 15     | 14     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hipaccRun   | A2*B2           | 18     | 12     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|hipaccRun   | (PCIN>>17)+A*B2 | 15     | 12     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hipaccRun   | A2*B2           | 18     | 13     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|hipaccRun   | (PCIN>>17)+A*B2 | 15     | 13     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hipaccRun   | A2*B2           | 18     | 13     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|hipaccRun   | (PCIN>>17)+A*B2 | 15     | 13     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hipaccRun   | A2*B2           | 18     | 14     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|hipaccRun   | (PCIN>>17)+A*B2 | 15     | 14     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hipaccRun   | A2*B2           | 18     | 14     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|hipaccRun   | (PCIN>>17)+A*B2 | 15     | 14     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hipaccRun   | A2*B2           | 18     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|hipaccRun   | (PCIN>>17)+A*B2 | 15     | 15     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hipaccRun   | A2*B2           | 18     | 14     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|hipaccRun   | (PCIN>>17)+A*B2 | 15     | 14     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hipaccRun   | A2*B2           | 18     | 14     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|hipaccRun   | (PCIN>>17)+A*B2 | 15     | 14     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hipaccRun   | A2*B2           | 18     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|hipaccRun   | (PCIN>>17)+A*B2 | 15     | 15     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hipaccRun   | A2*B2           | 18     | 14     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|hipaccRun   | (PCIN>>17)+A*B2 | 15     | 14     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hipaccRun   | A2*B2           | 18     | 14     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|hipaccRun   | (PCIN>>17)+A*B2 | 15     | 14     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hipaccRun   | A2*B2           | 18     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|hipaccRun   | (PCIN>>17)+A*B2 | 15     | 15     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hipaccRun   | A2*B2           | 18     | 14     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|hipaccRun   | (PCIN>>17)+A*B2 | 15     | 14     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hipaccRun   | A2*B2           | 18     | 14     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|hipaccRun   | (PCIN>>17)+A*B2 | 15     | 14     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hipaccRun   | A2*B2           | 18     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|hipaccRun   | (PCIN>>17)+A*B2 | 15     | 15     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hipaccRun   | A2*B2           | 18     | 14     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|hipaccRun   | (PCIN>>17)+A*B2 | 15     | 14     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hipaccRun   | A2*B2           | 18     | 14     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|hipaccRun   | (PCIN>>17)+A*B2 | 15     | 14     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hipaccRun   | A2*B2           | 18     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|hipaccRun   | (PCIN>>17)+A*B2 | 15     | 15     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hipaccRun   | A2*B2           | 18     | 14     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|hipaccRun   | (PCIN>>17)+A*B2 | 15     | 14     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hipaccRun   | A2*B2           | 18     | 14     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|hipaccRun   | (PCIN>>17)+A*B2 | 15     | 14     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hipaccRun   | A2*B2           | 18     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|hipaccRun   | (PCIN>>17)+A*B2 | 15     | 15     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hipaccRun   | A2*B2           | 18     | 12     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|hipaccRun   | (PCIN>>17)+A*B2 | 15     | 12     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hipaccRun   | A2*B2           | 18     | 13     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|hipaccRun   | (PCIN>>17)+A*B2 | 15     | 13     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hipaccRun   | A2*B2           | 18     | 13     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|hipaccRun   | (PCIN>>17)+A*B2 | 15     | 13     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hipaccRun   | A2*B2           | 18     | 14     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|hipaccRun   | (PCIN>>17)+A*B2 | 15     | 14     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hipaccRun   | A2*B2           | 18     | 14     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|hipaccRun   | (PCIN>>17)+A*B2 | 15     | 14     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hipaccRun   | A2*B2           | 18     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|hipaccRun   | (PCIN>>17)+A*B2 | 15     | 15     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hipaccRun   | A2*B2           | 18     | 14     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|hipaccRun   | (PCIN>>17)+A*B2 | 15     | 14     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hipaccRun   | A2*B2           | 18     | 14     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|hipaccRun   | (PCIN>>17)+A*B2 | 15     | 14     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hipaccRun   | A2*B2           | 18     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|hipaccRun   | (PCIN>>17)+A*B2 | 15     | 15     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hipaccRun   | A2*B2           | 18     | 12     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|hipaccRun   | (PCIN>>17)+A*B2 | 15     | 12     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hipaccRun   | A2*B2           | 18     | 13     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|hipaccRun   | (PCIN>>17)+A*B2 | 15     | 13     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hipaccRun   | A2*B2           | 18     | 13     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|hipaccRun   | (PCIN>>17)+A*B2 | 15     | 13     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
+------------+-----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+--------------------------+------------+----------+
|      |RTL Partition             |Replication |Instances |
+------+--------------------------+------------+----------+
|1     |processVECT__GB0          |           1|     33384|
|2     |processVECT__GB1          |           1|      7536|
|3     |processVECT__GB2          |           1|     10475|
|4     |processVECT__GB3          |           1|     13444|
|5     |processVECT__GB4          |           1|     15710|
|6     |ccGaussianFilterGKer__GC0 |           1|        20|
+------+--------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:28 ; elapsed = 00:01:30 . Memory (MB): peak = 1884.910 ; gain = 747.820 ; free physical = 9834 ; free virtual = 38801
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:34 ; elapsed = 00:01:36 . Memory (MB): peak = 1958.910 ; gain = 821.820 ; free physical = 9757 ; free virtual = 38728
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+--------------------------+------------+----------+
|      |RTL Partition             |Replication |Instances |
+------+--------------------------+------------+----------+
|1     |processVECT__GB0          |           1|     33384|
|2     |processVECT__GB1          |           1|      7536|
|3     |processVECT__GB2          |           1|     10475|
|4     |processVECT__GB3          |           1|     13444|
|5     |processVECT__GB4          |           1|     15710|
|6     |ccGaussianFilterGKer__GC0 |           1|        20|
+------+--------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:50 ; elapsed = 00:01:52 . Memory (MB): peak = 2108.629 ; gain = 971.539 ; free physical = 9842 ; free virtual = 38811
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:51 ; elapsed = 00:01:53 . Memory (MB): peak = 2108.629 ; gain = 971.539 ; free physical = 9840 ; free virtual = 38809
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:52 ; elapsed = 00:01:54 . Memory (MB): peak = 2108.629 ; gain = 971.539 ; free physical = 9840 ; free virtual = 38809
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:57 ; elapsed = 00:01:59 . Memory (MB): peak = 2108.629 ; gain = 971.539 ; free physical = 9840 ; free virtual = 38808
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:57 ; elapsed = 00:01:59 . Memory (MB): peak = 2108.629 ; gain = 971.539 ; free physical = 9840 ; free virtual = 38808
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:57 ; elapsed = 00:01:59 . Memory (MB): peak = 2108.629 ; gain = 971.539 ; free physical = 9841 ; free virtual = 38809
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:57 ; elapsed = 00:01:59 . Memory (MB): peak = 2108.629 ; gain = 971.539 ; free physical = 9841 ; free virtual = 38809
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------+------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name                                                                     | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|hipaccRun   | ccGaussianFilterGKer_U0/grp_processVECT_fu_18/win_2_1_V_fu_228_reg[511]      | 3      | 32    | NO           | NO                 | YES               | 32     | 0       | 
|hipaccRun   | ccGaussianFilterGKer_U0/grp_processVECT_fu_18/win_4_1_V_fu_252_reg[511]      | 3      | 32    | NO           | NO                 | YES               | 32     | 0       | 
|hipaccRun   | ccGaussianFilterGKer_U0/grp_processVECT_fu_18/win_3_1_V_fu_240_reg[479]      | 3      | 32    | NO           | NO                 | YES               | 32     | 0       | 
|hipaccRun   | ccGaussianFilterGKer_U0/grp_processVECT_fu_18/win_1_1_V_fu_216_reg[479]      | 3      | 32    | NO           | NO                 | YES               | 32     | 0       | 
|hipaccRun   | ccGaussianFilterGKer_U0/grp_processVECT_fu_18/win_vect_3_17_1_fu_524_reg[0]  | 3      | 32    | NO           | NO                 | YES               | 32     | 0       | 
|hipaccRun   | ccGaussianFilterGKer_U0/grp_processVECT_fu_18/win_vect_1_17_1_fu_404_reg[0]  | 3      | 32    | NO           | NO                 | YES               | 32     | 0       | 
|hipaccRun   | ccGaussianFilterGKer_U0/grp_processVECT_fu_18/win_vect_4_16_1_fu_600_reg[0]  | 3      | 32    | NO           | NO                 | YES               | 32     | 0       | 
|hipaccRun   | ccGaussianFilterGKer_U0/grp_processVECT_fu_18/win_vect_2_16_1_fu_480_reg[0]  | 3      | 32    | NO           | NO                 | YES               | 32     | 0       | 
|hipaccRun   | ccGaussianFilterGKer_U0/grp_processVECT_fu_18/win_vect_2_10_1_fu_456_reg[0]  | 3      | 32    | NO           | NO                 | YES               | 32     | 0       | 
|hipaccRun   | ccGaussianFilterGKer_U0/grp_processVECT_fu_18/win_vect_2_6_1_fu_440_reg[0]   | 3      | 32    | NO           | NO                 | YES               | 32     | 0       | 
|hipaccRun   | ccGaussianFilterGKer_U0/grp_processVECT_fu_18/win_vect_3_11_1_fu_500_reg[0]  | 3      | 32    | NO           | NO                 | YES               | 32     | 0       | 
|hipaccRun   | ccGaussianFilterGKer_U0/grp_processVECT_fu_18/win_vect_4_15_1_fu_596_reg[0]  | 3      | 32    | NO           | NO                 | YES               | 32     | 0       | 
|hipaccRun   | ccGaussianFilterGKer_U0/grp_processVECT_fu_18/win_vect_4_10_1_fu_576_reg[0]  | 3      | 32    | NO           | NO                 | YES               | 32     | 0       | 
|hipaccRun   | ccGaussianFilterGKer_U0/grp_processVECT_fu_18/win_vect_3_7_1_fu_168_reg[0]   | 3      | 32    | NO           | NO                 | YES               | 32     | 0       | 
|hipaccRun   | ccGaussianFilterGKer_U0/grp_processVECT_fu_18/win_vect_4_6_1_fu_560_reg[0]   | 3      | 32    | NO           | NO                 | YES               | 32     | 0       | 
|hipaccRun   | ccGaussianFilterGKer_U0/grp_processVECT_fu_18/win_vect_2_15_1_fu_476_reg[0]  | 3      | 32    | NO           | NO                 | YES               | 32     | 0       | 
|hipaccRun   | ccGaussianFilterGKer_U0/grp_processVECT_fu_18/win_vect_1_14_1_fu_392_reg[0]  | 3      | 32    | NO           | NO                 | YES               | 32     | 0       | 
|hipaccRun   | ccGaussianFilterGKer_U0/grp_processVECT_fu_18/win_vect_3_14_1_fu_512_reg[0]  | 3      | 32    | NO           | NO                 | YES               | 32     | 0       | 
|hipaccRun   | ccGaussianFilterGKer_U0/grp_processVECT_fu_18/win_vect_4_13_1_fu_588_reg[0]  | 3      | 32    | NO           | NO                 | YES               | 32     | 0       | 
|hipaccRun   | ccGaussianFilterGKer_U0/grp_processVECT_fu_18/win_vect_2_13_1_fu_468_reg[0]  | 3      | 32    | NO           | NO                 | YES               | 32     | 0       | 
|hipaccRun   | ccGaussianFilterGKer_U0/grp_processVECT_fu_18/win_vect_1_10_1_fu_376_reg[0]  | 3      | 32    | NO           | NO                 | YES               | 32     | 0       | 
|hipaccRun   | ccGaussianFilterGKer_U0/grp_processVECT_fu_18/win_vect_3_10_1_fu_156_reg[0]  | 3      | 32    | NO           | NO                 | YES               | 32     | 0       | 
|hipaccRun   | ccGaussianFilterGKer_U0/grp_processVECT_fu_18/win_vect_1_15_1_fu_396_reg[0]  | 3      | 32    | NO           | NO                 | YES               | 32     | 0       | 
|hipaccRun   | ccGaussianFilterGKer_U0/grp_processVECT_fu_18/win_vect_4_14_1_fu_592_reg[0]  | 3      | 32    | NO           | NO                 | YES               | 32     | 0       | 
|hipaccRun   | ccGaussianFilterGKer_U0/grp_processVECT_fu_18/win_vect_2_14_1_fu_472_reg[0]  | 3      | 32    | NO           | NO                 | YES               | 32     | 0       | 
|hipaccRun   | ccGaussianFilterGKer_U0/grp_processVECT_fu_18/win_vect_3_12_1_fu_504_reg[0]  | 3      | 32    | NO           | NO                 | YES               | 32     | 0       | 
|hipaccRun   | ccGaussianFilterGKer_U0/grp_processVECT_fu_18/win_vect_4_11_1_fu_580_reg[0]  | 3      | 32    | NO           | NO                 | YES               | 32     | 0       | 
|hipaccRun   | ccGaussianFilterGKer_U0/grp_processVECT_fu_18/win_vect_4_8_1_fu_568_reg[0]   | 3      | 32    | NO           | NO                 | YES               | 32     | 0       | 
|hipaccRun   | ccGaussianFilterGKer_U0/grp_processVECT_fu_18/win_vect_1_12_1_fu_384_reg[0]  | 3      | 32    | NO           | NO                 | YES               | 32     | 0       | 
|hipaccRun   | ccGaussianFilterGKer_U0/grp_processVECT_fu_18/win_vect_4_4_1_fu_552_reg[0]   | 3      | 32    | NO           | NO                 | YES               | 32     | 0       | 
|hipaccRun   | ccGaussianFilterGKer_U0/grp_processVECT_fu_18/win_vect_1_8_1_fu_368_reg[0]   | 3      | 32    | NO           | NO                 | YES               | 32     | 0       | 
|hipaccRun   | ccGaussianFilterGKer_U0/grp_processVECT_fu_18/win_vect_3_8_1_fu_164_reg[0]   | 3      | 32    | NO           | NO                 | YES               | 32     | 0       | 
|hipaccRun   | ccGaussianFilterGKer_U0/grp_processVECT_fu_18/win_vect_2_4_1_fu_432_reg[0]   | 3      | 32    | NO           | NO                 | YES               | 32     | 0       | 
|hipaccRun   | ccGaussianFilterGKer_U0/grp_processVECT_fu_18/win_vect_2_9_1_fu_452_reg[0]   | 3      | 32    | NO           | NO                 | YES               | 32     | 0       | 
|hipaccRun   | ccGaussianFilterGKer_U0/grp_processVECT_fu_18/win_vect_4_12_1_fu_584_reg[0]  | 3      | 32    | NO           | NO                 | YES               | 32     | 0       | 
|hipaccRun   | ccGaussianFilterGKer_U0/grp_processVECT_fu_18/win_vect_2_12_1_fu_464_reg[0]  | 3      | 32    | NO           | NO                 | YES               | 32     | 0       | 
|hipaccRun   | ccGaussianFilterGKer_U0/grp_processVECT_fu_18/win_vect_4_7_1_fu_564_reg[0]   | 3      | 32    | NO           | NO                 | YES               | 32     | 0       | 
|hipaccRun   | ccGaussianFilterGKer_U0/grp_processVECT_fu_18/win_vect_3_15_1_fu_516_reg[0]  | 3      | 32    | NO           | NO                 | YES               | 32     | 0       | 
|hipaccRun   | ccGaussianFilterGKer_U0/grp_processVECT_fu_18/win_vect_2_11_1_fu_460_reg[0]  | 3      | 32    | NO           | NO                 | YES               | 32     | 0       | 
|hipaccRun   | ccGaussianFilterGKer_U0/grp_processVECT_fu_18/win_vect_2_7_1_fu_444_reg[0]   | 3      | 32    | NO           | NO                 | YES               | 32     | 0       | 
|hipaccRun   | ccGaussianFilterGKer_U0/grp_processVECT_fu_18/win_vect_4_9_1_fu_572_reg[0]   | 3      | 32    | NO           | NO                 | YES               | 32     | 0       | 
|hipaccRun   | ccGaussianFilterGKer_U0/grp_processVECT_fu_18/win_vect_1_13_1_fu_388_reg[31] | 3      | 32    | NO           | NO                 | YES               | 32     | 0       | 
|hipaccRun   | ccGaussianFilterGKer_U0/grp_processVECT_fu_18/win_vect_3_13_1_fu_508_reg[31] | 3      | 32    | NO           | NO                 | YES               | 32     | 0       | 
|hipaccRun   | ccGaussianFilterGKer_U0/grp_processVECT_fu_18/win_vect_1_11_1_fu_380_reg[31] | 3      | 32    | NO           | NO                 | YES               | 32     | 0       | 
|hipaccRun   | ccGaussianFilterGKer_U0/grp_processVECT_fu_18/win_vect_2_8_1_fu_448_reg[31]  | 3      | 32    | NO           | NO                 | YES               | 32     | 0       | 
|hipaccRun   | ccGaussianFilterGKer_U0/grp_processVECT_fu_18/win_vect_1_9_1_fu_372_reg[31]  | 3      | 32    | NO           | NO                 | YES               | 32     | 0       | 
|hipaccRun   | ccGaussianFilterGKer_U0/grp_processVECT_fu_18/win_vect_3_9_1_fu_160_reg[31]  | 3      | 32    | NO           | NO                 | YES               | 32     | 0       | 
|hipaccRun   | ccGaussianFilterGKer_U0/grp_processVECT_fu_18/win_vect_1_5_1_fu_356_reg[31]  | 3      | 32    | NO           | NO                 | YES               | 32     | 0       | 
|hipaccRun   | ccGaussianFilterGKer_U0/grp_processVECT_fu_18/win_vect_3_5_1_fu_176_reg[31]  | 3      | 32    | NO           | NO                 | YES               | 32     | 0       | 
|hipaccRun   | ccGaussianFilterGKer_U0/grp_processVECT_fu_18/win_vect_1_4_1_fu_352_reg[31]  | 3      | 32    | NO           | NO                 | YES               | 32     | 0       | 
|hipaccRun   | ccGaussianFilterGKer_U0/grp_processVECT_fu_18/win_vect_3_4_1_fu_180_reg[31]  | 3      | 32    | NO           | NO                 | YES               | 32     | 0       | 
|hipaccRun   | ccGaussianFilterGKer_U0/grp_processVECT_fu_18/win_vect_4_5_1_fu_556_reg[31]  | 3      | 32    | NO           | NO                 | YES               | 32     | 0       | 
|hipaccRun   | ccGaussianFilterGKer_U0/grp_processVECT_fu_18/win_vect_2_5_1_fu_436_reg[31]  | 3      | 32    | NO           | NO                 | YES               | 32     | 0       | 
|hipaccRun   | ccGaussianFilterGKer_U0/grp_processVECT_fu_18/win_vect_1_6_1_fu_360_reg[31]  | 3      | 32    | NO           | NO                 | YES               | 32     | 0       | 
|hipaccRun   | ccGaussianFilterGKer_U0/grp_processVECT_fu_18/win_vect_3_6_1_fu_172_reg[31]  | 3      | 32    | NO           | NO                 | YES               | 32     | 0       | 
|hipaccRun   | ccGaussianFilterGKer_U0/grp_processVECT_fu_18/win_vect_1_7_1_fu_364_reg[31]  | 3      | 32    | NO           | NO                 | YES               | 32     | 0       | 
|hipaccRun   | ccGaussianFilterGKer_U0/grp_processVECT_fu_18/ap_enable_reg_pp0_iter10_reg   | 7      | 1     | YES          | NO                 | YES               | 1      | 0       | 
+------------+------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------+------+
|      |Cell      |Count |
+------+----------+------+
|1     |CARRY4    |  1413|
|2     |DSP48E1   |    96|
|3     |DSP48E1_2 |    96|
|4     |LUT1      |  1218|
|5     |LUT2      |  1559|
|6     |LUT3      |  3899|
|7     |LUT4      |  1768|
|8     |LUT5      |  2364|
|9     |LUT6      |  2487|
|10    |RAMB18E1  |     4|
|11    |RAMB36E1  |    28|
|12    |SRL16E    |  1793|
|13    |FDRE      | 17685|
+------+----------+------+

Report Instance Areas: 
+------+---------------------------------------+---------------------------------+------+
|      |Instance                               |Module                           |Cells |
+------+---------------------------------------+---------------------------------+------+
|1     |top                                    |                                 | 34410|
|2     |  ccGaussianFilterGKer_U0              |ccGaussianFilterGKer             | 34410|
|3     |    grp_processVECT_fu_18              |processVECT                      | 34406|
|4     |      hipaccRun_mul_32sfYi_U1          |hipaccRun_mul_32sfYi             |    33|
|5     |        hipaccRun_mul_32sfYi_MulnS_0_U |hipaccRun_mul_32sfYi_MulnS_0_189 |    33|
|6     |      hipaccRun_mul_32sfYi_U11         |hipaccRun_mul_32sfYi_0           |    33|
|7     |        hipaccRun_mul_32sfYi_MulnS_0_U |hipaccRun_mul_32sfYi_MulnS_0_188 |    33|
|8     |      hipaccRun_mul_32sfYi_U13         |hipaccRun_mul_32sfYi_1           |    33|
|9     |        hipaccRun_mul_32sfYi_MulnS_0_U |hipaccRun_mul_32sfYi_MulnS_0_187 |    33|
|10    |      hipaccRun_mul_32sfYi_U15         |hipaccRun_mul_32sfYi_2           |    33|
|11    |        hipaccRun_mul_32sfYi_MulnS_0_U |hipaccRun_mul_32sfYi_MulnS_0_186 |    33|
|12    |      hipaccRun_mul_32sfYi_U17         |hipaccRun_mul_32sfYi_3           |    33|
|13    |        hipaccRun_mul_32sfYi_MulnS_0_U |hipaccRun_mul_32sfYi_MulnS_0_185 |    33|
|14    |      hipaccRun_mul_32sfYi_U19         |hipaccRun_mul_32sfYi_4           |    33|
|15    |        hipaccRun_mul_32sfYi_MulnS_0_U |hipaccRun_mul_32sfYi_MulnS_0_184 |    33|
|16    |      hipaccRun_mul_32sfYi_U21         |hipaccRun_mul_32sfYi_5           |    33|
|17    |        hipaccRun_mul_32sfYi_MulnS_0_U |hipaccRun_mul_32sfYi_MulnS_0_183 |    33|
|18    |      hipaccRun_mul_32sfYi_U23         |hipaccRun_mul_32sfYi_6           |    33|
|19    |        hipaccRun_mul_32sfYi_MulnS_0_U |hipaccRun_mul_32sfYi_MulnS_0_182 |    33|
|20    |      hipaccRun_mul_32sfYi_U25         |hipaccRun_mul_32sfYi_7           |    33|
|21    |        hipaccRun_mul_32sfYi_MulnS_0_U |hipaccRun_mul_32sfYi_MulnS_0_181 |    33|
|22    |      hipaccRun_mul_32sfYi_U27         |hipaccRun_mul_32sfYi_8           |    33|
|23    |        hipaccRun_mul_32sfYi_MulnS_0_U |hipaccRun_mul_32sfYi_MulnS_0_180 |    33|
|24    |      hipaccRun_mul_32sfYi_U29         |hipaccRun_mul_32sfYi_9           |    33|
|25    |        hipaccRun_mul_32sfYi_MulnS_0_U |hipaccRun_mul_32sfYi_MulnS_0_179 |    33|
|26    |      hipaccRun_mul_32sfYi_U3          |hipaccRun_mul_32sfYi_10          |    33|
|27    |        hipaccRun_mul_32sfYi_MulnS_0_U |hipaccRun_mul_32sfYi_MulnS_0_178 |    33|
|28    |      hipaccRun_mul_32sfYi_U31         |hipaccRun_mul_32sfYi_11          |    33|
|29    |        hipaccRun_mul_32sfYi_MulnS_0_U |hipaccRun_mul_32sfYi_MulnS_0_177 |    33|
|30    |      hipaccRun_mul_32sfYi_U5          |hipaccRun_mul_32sfYi_12          |    33|
|31    |        hipaccRun_mul_32sfYi_MulnS_0_U |hipaccRun_mul_32sfYi_MulnS_0_176 |    33|
|32    |      hipaccRun_mul_32sfYi_U7          |hipaccRun_mul_32sfYi_13          |    33|
|33    |        hipaccRun_mul_32sfYi_MulnS_0_U |hipaccRun_mul_32sfYi_MulnS_0_175 |    33|
|34    |      hipaccRun_mul_32sfYi_U9          |hipaccRun_mul_32sfYi_14          |    33|
|35    |        hipaccRun_mul_32sfYi_MulnS_0_U |hipaccRun_mul_32sfYi_MulnS_0     |    33|
|36    |      hipaccRun_mul_32sg8j_U10         |hipaccRun_mul_32sg8j             |    32|
|37    |        hipaccRun_mul_32sg8j_MulnS_1_U |hipaccRun_mul_32sg8j_MulnS_1_174 |    32|
|38    |      hipaccRun_mul_32sg8j_U12         |hipaccRun_mul_32sg8j_15          |    32|
|39    |        hipaccRun_mul_32sg8j_MulnS_1_U |hipaccRun_mul_32sg8j_MulnS_1_173 |    32|
|40    |      hipaccRun_mul_32sg8j_U14         |hipaccRun_mul_32sg8j_16          |    32|
|41    |        hipaccRun_mul_32sg8j_MulnS_1_U |hipaccRun_mul_32sg8j_MulnS_1_172 |    32|
|42    |      hipaccRun_mul_32sg8j_U16         |hipaccRun_mul_32sg8j_17          |    32|
|43    |        hipaccRun_mul_32sg8j_MulnS_1_U |hipaccRun_mul_32sg8j_MulnS_1_171 |    32|
|44    |      hipaccRun_mul_32sg8j_U18         |hipaccRun_mul_32sg8j_18          |    32|
|45    |        hipaccRun_mul_32sg8j_MulnS_1_U |hipaccRun_mul_32sg8j_MulnS_1_170 |    32|
|46    |      hipaccRun_mul_32sg8j_U2          |hipaccRun_mul_32sg8j_19          |    32|
|47    |        hipaccRun_mul_32sg8j_MulnS_1_U |hipaccRun_mul_32sg8j_MulnS_1_169 |    32|
|48    |      hipaccRun_mul_32sg8j_U20         |hipaccRun_mul_32sg8j_20          |    32|
|49    |        hipaccRun_mul_32sg8j_MulnS_1_U |hipaccRun_mul_32sg8j_MulnS_1_168 |    32|
|50    |      hipaccRun_mul_32sg8j_U22         |hipaccRun_mul_32sg8j_21          |    32|
|51    |        hipaccRun_mul_32sg8j_MulnS_1_U |hipaccRun_mul_32sg8j_MulnS_1_167 |    32|
|52    |      hipaccRun_mul_32sg8j_U24         |hipaccRun_mul_32sg8j_22          |    32|
|53    |        hipaccRun_mul_32sg8j_MulnS_1_U |hipaccRun_mul_32sg8j_MulnS_1_166 |    32|
|54    |      hipaccRun_mul_32sg8j_U26         |hipaccRun_mul_32sg8j_23          |    32|
|55    |        hipaccRun_mul_32sg8j_MulnS_1_U |hipaccRun_mul_32sg8j_MulnS_1_165 |    32|
|56    |      hipaccRun_mul_32sg8j_U28         |hipaccRun_mul_32sg8j_24          |    32|
|57    |        hipaccRun_mul_32sg8j_MulnS_1_U |hipaccRun_mul_32sg8j_MulnS_1_164 |    32|
|58    |      hipaccRun_mul_32sg8j_U30         |hipaccRun_mul_32sg8j_25          |    32|
|59    |        hipaccRun_mul_32sg8j_MulnS_1_U |hipaccRun_mul_32sg8j_MulnS_1_163 |    32|
|60    |      hipaccRun_mul_32sg8j_U32         |hipaccRun_mul_32sg8j_26          |    32|
|61    |        hipaccRun_mul_32sg8j_MulnS_1_U |hipaccRun_mul_32sg8j_MulnS_1_162 |    32|
|62    |      hipaccRun_mul_32sg8j_U4          |hipaccRun_mul_32sg8j_27          |    32|
|63    |        hipaccRun_mul_32sg8j_MulnS_1_U |hipaccRun_mul_32sg8j_MulnS_1_161 |    32|
|64    |      hipaccRun_mul_32sg8j_U6          |hipaccRun_mul_32sg8j_28          |    32|
|65    |        hipaccRun_mul_32sg8j_MulnS_1_U |hipaccRun_mul_32sg8j_MulnS_1_160 |    32|
|66    |      hipaccRun_mul_32sg8j_U8          |hipaccRun_mul_32sg8j_29          |    32|
|67    |        hipaccRun_mul_32sg8j_MulnS_1_U |hipaccRun_mul_32sg8j_MulnS_1_159 |    32|
|68    |      hipaccRun_mul_32sg8j_U81         |hipaccRun_mul_32sg8j_30          |    32|
|69    |        hipaccRun_mul_32sg8j_MulnS_1_U |hipaccRun_mul_32sg8j_MulnS_1_158 |    32|
|70    |      hipaccRun_mul_32sg8j_U82         |hipaccRun_mul_32sg8j_31          |    32|
|71    |        hipaccRun_mul_32sg8j_MulnS_1_U |hipaccRun_mul_32sg8j_MulnS_1_157 |    32|
|72    |      hipaccRun_mul_32sg8j_U83         |hipaccRun_mul_32sg8j_32          |    32|
|73    |        hipaccRun_mul_32sg8j_MulnS_1_U |hipaccRun_mul_32sg8j_MulnS_1_156 |    32|
|74    |      hipaccRun_mul_32sg8j_U84         |hipaccRun_mul_32sg8j_33          |    32|
|75    |        hipaccRun_mul_32sg8j_MulnS_1_U |hipaccRun_mul_32sg8j_MulnS_1_155 |    32|
|76    |      hipaccRun_mul_32sg8j_U85         |hipaccRun_mul_32sg8j_34          |    32|
|77    |        hipaccRun_mul_32sg8j_MulnS_1_U |hipaccRun_mul_32sg8j_MulnS_1_154 |    32|
|78    |      hipaccRun_mul_32sg8j_U86         |hipaccRun_mul_32sg8j_35          |    32|
|79    |        hipaccRun_mul_32sg8j_MulnS_1_U |hipaccRun_mul_32sg8j_MulnS_1_153 |    32|
|80    |      hipaccRun_mul_32sg8j_U87         |hipaccRun_mul_32sg8j_36          |    32|
|81    |        hipaccRun_mul_32sg8j_MulnS_1_U |hipaccRun_mul_32sg8j_MulnS_1_152 |    32|
|82    |      hipaccRun_mul_32sg8j_U88         |hipaccRun_mul_32sg8j_37          |    32|
|83    |        hipaccRun_mul_32sg8j_MulnS_1_U |hipaccRun_mul_32sg8j_MulnS_1_151 |    32|
|84    |      hipaccRun_mul_32sg8j_U89         |hipaccRun_mul_32sg8j_38          |    32|
|85    |        hipaccRun_mul_32sg8j_MulnS_1_U |hipaccRun_mul_32sg8j_MulnS_1_150 |    32|
|86    |      hipaccRun_mul_32sg8j_U90         |hipaccRun_mul_32sg8j_39          |    32|
|87    |        hipaccRun_mul_32sg8j_MulnS_1_U |hipaccRun_mul_32sg8j_MulnS_1_149 |    32|
|88    |      hipaccRun_mul_32sg8j_U91         |hipaccRun_mul_32sg8j_40          |    32|
|89    |        hipaccRun_mul_32sg8j_MulnS_1_U |hipaccRun_mul_32sg8j_MulnS_1_148 |    32|
|90    |      hipaccRun_mul_32sg8j_U92         |hipaccRun_mul_32sg8j_41          |    32|
|91    |        hipaccRun_mul_32sg8j_MulnS_1_U |hipaccRun_mul_32sg8j_MulnS_1_147 |    32|
|92    |      hipaccRun_mul_32sg8j_U93         |hipaccRun_mul_32sg8j_42          |    32|
|93    |        hipaccRun_mul_32sg8j_MulnS_1_U |hipaccRun_mul_32sg8j_MulnS_1_146 |    32|
|94    |      hipaccRun_mul_32sg8j_U94         |hipaccRun_mul_32sg8j_43          |    32|
|95    |        hipaccRun_mul_32sg8j_MulnS_1_U |hipaccRun_mul_32sg8j_MulnS_1_145 |    32|
|96    |      hipaccRun_mul_32sg8j_U95         |hipaccRun_mul_32sg8j_44          |    32|
|97    |        hipaccRun_mul_32sg8j_MulnS_1_U |hipaccRun_mul_32sg8j_MulnS_1_144 |    32|
|98    |      hipaccRun_mul_32sg8j_U96         |hipaccRun_mul_32sg8j_45          |    32|
|99    |        hipaccRun_mul_32sg8j_MulnS_1_U |hipaccRun_mul_32sg8j_MulnS_1     |    32|
|100   |      hipaccRun_mul_32shbi_U33         |hipaccRun_mul_32shbi             |    31|
|101   |        hipaccRun_mul_32shbi_MulnS_2_U |hipaccRun_mul_32shbi_MulnS_2_143 |    31|
|102   |      hipaccRun_mul_32shbi_U34         |hipaccRun_mul_32shbi_46          |    31|
|103   |        hipaccRun_mul_32shbi_MulnS_2_U |hipaccRun_mul_32shbi_MulnS_2_142 |    31|
|104   |      hipaccRun_mul_32shbi_U36         |hipaccRun_mul_32shbi_47          |    31|
|105   |        hipaccRun_mul_32shbi_MulnS_2_U |hipaccRun_mul_32shbi_MulnS_2_141 |    31|
|106   |      hipaccRun_mul_32shbi_U37         |hipaccRun_mul_32shbi_48          |    31|
|107   |        hipaccRun_mul_32shbi_MulnS_2_U |hipaccRun_mul_32shbi_MulnS_2_140 |    31|
|108   |      hipaccRun_mul_32shbi_U39         |hipaccRun_mul_32shbi_49          |    31|
|109   |        hipaccRun_mul_32shbi_MulnS_2_U |hipaccRun_mul_32shbi_MulnS_2_139 |    31|
|110   |      hipaccRun_mul_32shbi_U40         |hipaccRun_mul_32shbi_50          |    31|
|111   |        hipaccRun_mul_32shbi_MulnS_2_U |hipaccRun_mul_32shbi_MulnS_2_138 |    31|
|112   |      hipaccRun_mul_32shbi_U42         |hipaccRun_mul_32shbi_51          |    31|
|113   |        hipaccRun_mul_32shbi_MulnS_2_U |hipaccRun_mul_32shbi_MulnS_2_137 |    31|
|114   |      hipaccRun_mul_32shbi_U43         |hipaccRun_mul_32shbi_52          |    31|
|115   |        hipaccRun_mul_32shbi_MulnS_2_U |hipaccRun_mul_32shbi_MulnS_2_136 |    31|
|116   |      hipaccRun_mul_32shbi_U45         |hipaccRun_mul_32shbi_53          |    31|
|117   |        hipaccRun_mul_32shbi_MulnS_2_U |hipaccRun_mul_32shbi_MulnS_2_135 |    31|
|118   |      hipaccRun_mul_32shbi_U46         |hipaccRun_mul_32shbi_54          |    31|
|119   |        hipaccRun_mul_32shbi_MulnS_2_U |hipaccRun_mul_32shbi_MulnS_2_134 |    31|
|120   |      hipaccRun_mul_32shbi_U48         |hipaccRun_mul_32shbi_55          |    31|
|121   |        hipaccRun_mul_32shbi_MulnS_2_U |hipaccRun_mul_32shbi_MulnS_2_133 |    31|
|122   |      hipaccRun_mul_32shbi_U49         |hipaccRun_mul_32shbi_56          |    31|
|123   |        hipaccRun_mul_32shbi_MulnS_2_U |hipaccRun_mul_32shbi_MulnS_2_132 |    31|
|124   |      hipaccRun_mul_32shbi_U51         |hipaccRun_mul_32shbi_57          |    31|
|125   |        hipaccRun_mul_32shbi_MulnS_2_U |hipaccRun_mul_32shbi_MulnS_2_131 |    31|
|126   |      hipaccRun_mul_32shbi_U52         |hipaccRun_mul_32shbi_58          |    31|
|127   |        hipaccRun_mul_32shbi_MulnS_2_U |hipaccRun_mul_32shbi_MulnS_2_130 |    31|
|128   |      hipaccRun_mul_32shbi_U54         |hipaccRun_mul_32shbi_59          |    31|
|129   |        hipaccRun_mul_32shbi_MulnS_2_U |hipaccRun_mul_32shbi_MulnS_2_129 |    31|
|130   |      hipaccRun_mul_32shbi_U55         |hipaccRun_mul_32shbi_60          |    31|
|131   |        hipaccRun_mul_32shbi_MulnS_2_U |hipaccRun_mul_32shbi_MulnS_2_128 |    31|
|132   |      hipaccRun_mul_32shbi_U57         |hipaccRun_mul_32shbi_61          |    32|
|133   |        hipaccRun_mul_32shbi_MulnS_2_U |hipaccRun_mul_32shbi_MulnS_2_127 |    32|
|134   |      hipaccRun_mul_32shbi_U58         |hipaccRun_mul_32shbi_62          |    31|
|135   |        hipaccRun_mul_32shbi_MulnS_2_U |hipaccRun_mul_32shbi_MulnS_2_126 |    31|
|136   |      hipaccRun_mul_32shbi_U60         |hipaccRun_mul_32shbi_63          |    31|
|137   |        hipaccRun_mul_32shbi_MulnS_2_U |hipaccRun_mul_32shbi_MulnS_2_125 |    31|
|138   |      hipaccRun_mul_32shbi_U61         |hipaccRun_mul_32shbi_64          |    31|
|139   |        hipaccRun_mul_32shbi_MulnS_2_U |hipaccRun_mul_32shbi_MulnS_2_124 |    31|
|140   |      hipaccRun_mul_32shbi_U63         |hipaccRun_mul_32shbi_65          |    31|
|141   |        hipaccRun_mul_32shbi_MulnS_2_U |hipaccRun_mul_32shbi_MulnS_2_123 |    31|
|142   |      hipaccRun_mul_32shbi_U64         |hipaccRun_mul_32shbi_66          |    31|
|143   |        hipaccRun_mul_32shbi_MulnS_2_U |hipaccRun_mul_32shbi_MulnS_2_122 |    31|
|144   |      hipaccRun_mul_32shbi_U66         |hipaccRun_mul_32shbi_67          |    31|
|145   |        hipaccRun_mul_32shbi_MulnS_2_U |hipaccRun_mul_32shbi_MulnS_2_121 |    31|
|146   |      hipaccRun_mul_32shbi_U67         |hipaccRun_mul_32shbi_68          |    31|
|147   |        hipaccRun_mul_32shbi_MulnS_2_U |hipaccRun_mul_32shbi_MulnS_2_120 |    31|
|148   |      hipaccRun_mul_32shbi_U69         |hipaccRun_mul_32shbi_69          |    31|
|149   |        hipaccRun_mul_32shbi_MulnS_2_U |hipaccRun_mul_32shbi_MulnS_2_119 |    31|
|150   |      hipaccRun_mul_32shbi_U70         |hipaccRun_mul_32shbi_70          |    31|
|151   |        hipaccRun_mul_32shbi_MulnS_2_U |hipaccRun_mul_32shbi_MulnS_2_118 |    31|
|152   |      hipaccRun_mul_32shbi_U72         |hipaccRun_mul_32shbi_71          |    31|
|153   |        hipaccRun_mul_32shbi_MulnS_2_U |hipaccRun_mul_32shbi_MulnS_2_117 |    31|
|154   |      hipaccRun_mul_32shbi_U73         |hipaccRun_mul_32shbi_72          |    31|
|155   |        hipaccRun_mul_32shbi_MulnS_2_U |hipaccRun_mul_32shbi_MulnS_2_116 |    31|
|156   |      hipaccRun_mul_32shbi_U75         |hipaccRun_mul_32shbi_73          |    31|
|157   |        hipaccRun_mul_32shbi_MulnS_2_U |hipaccRun_mul_32shbi_MulnS_2_115 |    31|
|158   |      hipaccRun_mul_32shbi_U76         |hipaccRun_mul_32shbi_74          |    31|
|159   |        hipaccRun_mul_32shbi_MulnS_2_U |hipaccRun_mul_32shbi_MulnS_2_114 |    31|
|160   |      hipaccRun_mul_32shbi_U78         |hipaccRun_mul_32shbi_75          |    31|
|161   |        hipaccRun_mul_32shbi_MulnS_2_U |hipaccRun_mul_32shbi_MulnS_2_113 |    31|
|162   |      hipaccRun_mul_32shbi_U79         |hipaccRun_mul_32shbi_76          |    31|
|163   |        hipaccRun_mul_32shbi_MulnS_2_U |hipaccRun_mul_32shbi_MulnS_2     |    31|
|164   |      hipaccRun_mul_32sibs_U35         |hipaccRun_mul_32sibs             |    30|
|165   |        hipaccRun_mul_32sibs_MulnS_3_U |hipaccRun_mul_32sibs_MulnS_3_112 |    30|
|166   |      hipaccRun_mul_32sibs_U38         |hipaccRun_mul_32sibs_77          |    30|
|167   |        hipaccRun_mul_32sibs_MulnS_3_U |hipaccRun_mul_32sibs_MulnS_3_111 |    30|
|168   |      hipaccRun_mul_32sibs_U41         |hipaccRun_mul_32sibs_78          |    30|
|169   |        hipaccRun_mul_32sibs_MulnS_3_U |hipaccRun_mul_32sibs_MulnS_3_110 |    30|
|170   |      hipaccRun_mul_32sibs_U44         |hipaccRun_mul_32sibs_79          |    30|
|171   |        hipaccRun_mul_32sibs_MulnS_3_U |hipaccRun_mul_32sibs_MulnS_3_109 |    30|
|172   |      hipaccRun_mul_32sibs_U47         |hipaccRun_mul_32sibs_80          |    30|
|173   |        hipaccRun_mul_32sibs_MulnS_3_U |hipaccRun_mul_32sibs_MulnS_3_108 |    30|
|174   |      hipaccRun_mul_32sibs_U50         |hipaccRun_mul_32sibs_81          |    30|
|175   |        hipaccRun_mul_32sibs_MulnS_3_U |hipaccRun_mul_32sibs_MulnS_3_107 |    30|
|176   |      hipaccRun_mul_32sibs_U53         |hipaccRun_mul_32sibs_82          |    30|
|177   |        hipaccRun_mul_32sibs_MulnS_3_U |hipaccRun_mul_32sibs_MulnS_3_106 |    30|
|178   |      hipaccRun_mul_32sibs_U56         |hipaccRun_mul_32sibs_83          |    30|
|179   |        hipaccRun_mul_32sibs_MulnS_3_U |hipaccRun_mul_32sibs_MulnS_3_105 |    30|
|180   |      hipaccRun_mul_32sibs_U59         |hipaccRun_mul_32sibs_84          |    30|
|181   |        hipaccRun_mul_32sibs_MulnS_3_U |hipaccRun_mul_32sibs_MulnS_3_104 |    30|
|182   |      hipaccRun_mul_32sibs_U62         |hipaccRun_mul_32sibs_85          |    30|
|183   |        hipaccRun_mul_32sibs_MulnS_3_U |hipaccRun_mul_32sibs_MulnS_3_103 |    30|
|184   |      hipaccRun_mul_32sibs_U65         |hipaccRun_mul_32sibs_86          |    30|
|185   |        hipaccRun_mul_32sibs_MulnS_3_U |hipaccRun_mul_32sibs_MulnS_3_102 |    30|
|186   |      hipaccRun_mul_32sibs_U68         |hipaccRun_mul_32sibs_87          |    30|
|187   |        hipaccRun_mul_32sibs_MulnS_3_U |hipaccRun_mul_32sibs_MulnS_3_101 |    30|
|188   |      hipaccRun_mul_32sibs_U71         |hipaccRun_mul_32sibs_88          |    30|
|189   |        hipaccRun_mul_32sibs_MulnS_3_U |hipaccRun_mul_32sibs_MulnS_3_100 |    30|
|190   |      hipaccRun_mul_32sibs_U74         |hipaccRun_mul_32sibs_89          |    30|
|191   |        hipaccRun_mul_32sibs_MulnS_3_U |hipaccRun_mul_32sibs_MulnS_3_99  |    30|
|192   |      hipaccRun_mul_32sibs_U77         |hipaccRun_mul_32sibs_90          |    30|
|193   |        hipaccRun_mul_32sibs_MulnS_3_U |hipaccRun_mul_32sibs_MulnS_3_98  |    30|
|194   |      hipaccRun_mul_32sibs_U80         |hipaccRun_mul_32sibs_91          |    30|
|195   |        hipaccRun_mul_32sibs_MulnS_3_U |hipaccRun_mul_32sibs_MulnS_3     |    30|
|196   |      lineBuff_0_V_U                   |processVECT_lineBbkb             |    12|
|197   |        processVECT_lineBbkb_ram_U     |processVECT_lineBbkb_ram_97      |    12|
|198   |      lineBuff_1_V_U                   |processVECT_lineBbkb_92          |     9|
|199   |        processVECT_lineBbkb_ram_U     |processVECT_lineBbkb_ram_96      |     9|
|200   |      lineBuff_2_V_U                   |processVECT_lineBbkb_93          |     9|
|201   |        processVECT_lineBbkb_ram_U     |processVECT_lineBbkb_ram_95      |     9|
|202   |      lineBuff_3_V_U                   |processVECT_lineBbkb_94          |    11|
|203   |        processVECT_lineBbkb_ram_U     |processVECT_lineBbkb_ram         |    11|
+------+---------------------------------------+---------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:57 ; elapsed = 00:01:59 . Memory (MB): peak = 2108.629 ; gain = 971.539 ; free physical = 9841 ; free virtual = 38809
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 586 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:49 ; elapsed = 00:01:52 . Memory (MB): peak = 2108.629 ; gain = 549.727 ; free physical = 9921 ; free virtual = 38890
Synthesis Optimization Complete : Time (s): cpu = 00:01:57 ; elapsed = 00:01:59 . Memory (MB): peak = 2108.637 ; gain = 971.539 ; free physical = 9923 ; free virtual = 38892
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 1637 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'hipaccRun' is not ideal for floorplanning, since the cellview 'processVECT' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

252 Infos, 110 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:02:03 ; elapsed = 00:02:05 . Memory (MB): peak = 2108.879 ; gain = 1015.266 ; free physical = 9935 ; free virtual = 38904
INFO: [Common 17-1381] The checkpoint '/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_nobh_v16/hipacc_project/solution1/impl/verilog/project.runs/synth_1/hipaccRun.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00.24 ; elapsed = 00:00:00.30 . Memory (MB): peak = 2114.645 ; gain = 0.000 ; free physical = 9929 ; free virtual = 38902
INFO: [Common 17-206] Exiting Vivado at Sun Apr 15 00:26:53 2018...
[Sun Apr 15 00:26:54 2018] synth_1 finished
wait_on_run: Time (s): cpu = 00:00:00.12 ; elapsed = 00:02:22 . Memory (MB): peak = 1150.441 ; gain = 8.000 ; free physical = 10748 ; free virtual = 39721
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7z100ffg900-1
INFO: [Netlist 29-17] Analyzing 1637 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'hipaccRun' is not ideal for floorplanning, since the cellview 'processVECT' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-479] Netlist was created with Vivado 2017.2
INFO: [Device 21-403] Loading part xc7z100ffg900-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_nobh_v16/hipacc_project/solution1/impl/verilog/hipaccRun.xdc]
INFO: [Vivado 12-4761] HD.CLK_SRC property is set on port ap_clk. The net connecting to the port drives either clock PIN or hierarchical black box. Use the create_clock constraint to create a clock on this port prior to setting HD.CLK_SRC.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_nobh_v16/hipacc_project/solution1/impl/verilog/hipaccRun.xdc:2]
Finished Parsing XDC File [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_nobh_v16/hipacc_project/solution1/impl/verilog/hipaccRun.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1554.477 ; gain = 404.035 ; free physical = 10358 ; free virtual = 39331
report_utilization: Time (s): cpu = 00:00:00.21 ; elapsed = 00:00:00.23 . Memory (MB): peak = 1554.477 ; gain = 0.000 ; free physical = 10357 ; free virtual = 39330
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
report_timing: Time (s): cpu = 00:00:22 ; elapsed = 00:00:10 . Memory (MB): peak = 2143.082 ; gain = 588.605 ; free physical = 9810 ; free virtual = 38782
[Sun Apr 15 00:27:17 2018] Launched impl_1...
Run output will be captured here: /scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_nobh_v16/hipacc_project/solution1/impl/verilog/project.runs/impl_1/runme.log
[Sun Apr 15 00:27:17 2018] Waiting for impl_1 to finish...

*** Running vivado
    with args -log hipaccRun.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source hipaccRun.tcl -notrace

error reading package index file /local/eda/xilinx/vivado/2017.2/tps/tcl/tcl8.5/pkgIndex.tcl: couldn't read file "/usr/local/eda/xilinx/vivado/tincr/tincr/pkgIndex.tcl": no such file or directory
error reading package index file /local/eda/xilinx/vivado/2017.2/tps/tcl/tcl8.5/pkgIndex.tcl: couldn't read file "/usr/local/eda/xilinx/vivado/tincr/tincr/pkgIndex.tcl": no such file or directory
error reading package index file /local/eda/xilinx/vivado/2017.2/tps/tcl/tcl8.5/pkgIndex.tcl: couldn't read file "/usr/local/eda/xilinx/vivado/tincr/tincr/pkgIndex.tcl": no such file or directory
error reading package index file /local/eda/xilinx/vivado/2017.2/tps/tcl/tcl8.5/pkgIndex.tcl: couldn't read file "/usr/local/eda/xilinx/vivado/tincr/tincr/pkgIndex.tcl": no such file or directory
error reading package index file /local/eda/xilinx/vivado/2017.2/tps/tcl/tcl8.5/pkgIndex.tcl: couldn't read file "/usr/local/eda/xilinx/vivado/tincr/tincr/pkgIndex.tcl": no such file or directory
error reading package index file /local/eda/xilinx/vivado/2017.2/tps/tcl/tcl8.5/pkgIndex.tcl: couldn't read file "/usr/local/eda/xilinx/vivado/tincr/tincr/pkgIndex.tcl": no such file or directory
error reading package index file /local/eda/xilinx/vivado/2017.2/tps/tcl/tcl8.5/pkgIndex.tcl: couldn't read file "/usr/local/eda/xilinx/vivado/tincr/tincr/pkgIndex.tcl": no such file or directory
error reading package index file /local/eda/xilinx/vivado/2017.2/tps/tcl/tcl8.5/pkgIndex.tcl: couldn't read file "/usr/local/eda/xilinx/vivado/tincr/tincr/pkgIndex.tcl": no such file or directory
error reading package index file /local/eda/xilinx/vivado/2017.2/tps/tcl/tcl8.5/pkgIndex.tcl: couldn't read file "/usr/local/eda/xilinx/vivado/tincr/tincr/pkgIndex.tcl": no such file or directory
error reading package index file /local/eda/xilinx/vivado/2017.2/tps/tcl/tcl8.5/pkgIndex.tcl: couldn't read file "/usr/local/eda/xilinx/vivado/tincr/tincr/pkgIndex.tcl": no such file or directory
error reading package index file /local/eda/xilinx/vivado/2017.2/tps/tcl/tcl8.5/pkgIndex.tcl: couldn't read file "/usr/local/eda/xilinx/vivado/tincr/tincr/pkgIndex.tcl": no such file or directory
error reading package index file /local/eda/xilinx/vivado/2017.2/tps/tcl/tcl8.5/pkgIndex.tcl: couldn't read file "/usr/local/eda/xilinx/vivado/tincr/tincr/pkgIndex.tcl": no such file or directory
error reading package index file /local/eda/xilinx/vivado/2017.2/tps/tcl/tcl8.5/pkgIndex.tcl: couldn't read file "/usr/local/eda/xilinx/vivado/tincr/tincr/pkgIndex.tcl": no such file or directory
error reading package index file /local/eda/xilinx/vivado/2017.2/tps/tcl/tcl8.5/pkgIndex.tcl: couldn't read file "/usr/local/eda/xilinx/vivado/tincr/tincr/pkgIndex.tcl": no such file or directory
error reading package index file /local/eda/xilinx/vivado/2017.2/tps/tcl/tcl8.5/pkgIndex.tcl: couldn't read file "/usr/local/eda/xilinx/vivado/tincr/tincr/pkgIndex.tcl": no such file or directory
error reading package index file /local/eda/xilinx/vivado/2017.2/tps/tcl/tcl8.5/pkgIndex.tcl: couldn't read file "/usr/local/eda/xilinx/vivado/tincr/tincr/pkgIndex.tcl": no such file or directory

****** Vivado v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:10 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source hipaccRun.tcl -notrace
Command: open_checkpoint /scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_nobh_v16/hipacc_project/solution1/impl/verilog/project.runs/impl_1/hipaccRun.dcp

Starting open_checkpoint Task

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 1077.344 ; gain = 0.000 ; free physical = 9658 ; free virtual = 38635
INFO: [Netlist 29-17] Analyzing 1637 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'hipaccRun' is not ideal for floorplanning, since the cellview 'processVECT' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-479] Netlist was created with Vivado 2017.2
INFO: [Device 21-403] Loading part xc7z100ffg900-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_nobh_v16/hipacc_project/solution1/impl/verilog/project.runs/impl_1/.Xil/Vivado-19353-codesign89/dcp3/hipaccRun.xdc]
INFO: [Vivado 12-4761] HD.CLK_SRC property is set on port ap_clk. The net connecting to the port drives either clock PIN or hierarchical black box. Use the create_clock constraint to create a clock on this port prior to setting HD.CLK_SRC.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_nobh_v16/hipacc_project/solution1/impl/verilog/hipaccRun.xdc:2]
Finished Parsing XDC File [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_nobh_v16/hipacc_project/solution1/impl/verilog/project.runs/impl_1/.Xil/Vivado-19353-codesign89/dcp3/hipaccRun.xdc]
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Project 1-604] Checkpoint was created with Vivado v2017.2 (64-bit) build 1909853
open_checkpoint: Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1535.723 ; gain = 458.379 ; free physical = 9208 ; free virtual = 38185
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z100-ffg900'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z100-ffg900'
INFO: [Common 17-1223] The version limit for your license is '2017.12' and will expire in -104 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Running DRC as a precondition to command opt_design

Starting DRC Task
Command: report_drc (run_mandatory_drcs) for: opt_checks
INFO: [DRC 23-27] Running DRC with 8 threads
report_drc (run_mandatory_drcs) completed successfully
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.48 . Memory (MB): peak = 1562.758 ; gain = 25.031 ; free physical = 9200 ; free virtual = 38177
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: ee834f07

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2104.305 ; gain = 0.000 ; free physical = 8791 ; free virtual = 37768
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 1216 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: ee834f07

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2104.305 ; gain = 0.000 ; free physical = 8780 ; free virtual = 37757
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: c4ae83da

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2104.305 ; gain = 0.000 ; free physical = 8775 ; free virtual = 37752
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: c4ae83da

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2104.305 ; gain = 0.000 ; free physical = 8777 ; free virtual = 37754
INFO: [Opt 31-389] Phase BUFG optimization created 0 cells and removed 0 cells

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: c4ae83da

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2104.305 ; gain = 0.000 ; free physical = 8777 ; free virtual = 37754
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2104.305 ; gain = 0.000 ; free physical = 8777 ; free virtual = 37754
Ending Logic Optimization Task | Checksum: c4ae83da

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2104.305 ; gain = 0.000 ; free physical = 8777 ; free virtual = 37754

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 32 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 32 newly gated: 0 Total Ports: 64
Ending PowerOpt Patch Enables Task | Checksum: 177413ecf

Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.08 . Memory (MB): peak = 2427.422 ; gain = 0.000 ; free physical = 8719 ; free virtual = 37696
Ending Power Optimization Task | Checksum: 177413ecf

Time (s): cpu = 00:00:15 ; elapsed = 00:00:05 . Memory (MB): peak = 2427.422 ; gain = 323.117 ; free physical = 8751 ; free virtual = 37728
28 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:33 ; elapsed = 00:00:17 . Memory (MB): peak = 2427.422 ; gain = 891.699 ; free physical = 8751 ; free virtual = 37728
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Common 17-1381] The checkpoint '/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_nobh_v16/hipacc_project/solution1/impl/verilog/project.runs/impl_1/hipaccRun_opt.dcp' has been generated.
Command: report_drc -file hipaccRun_drc_opted.rpt
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_nobh_v16/hipacc_project/solution1/impl/verilog/project.runs/impl_1/hipaccRun_drc_opted.rpt.
report_drc completed successfully
INFO: [Chipscope 16-241] No debug cores found in the current design.
Before running the implement_debug_core command, either use the Set Up Debug wizard (GUI mode)
or use the create_debug_core and connect_debug_core Tcl commands to insert debug cores into the design.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z100-ffg900'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z100-ffg900'
INFO: [Common 17-1223] The version limit for your license is '2017.12' and will expire in -104 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Command: report_drc (run_mandatory_drcs) for: incr_eco_checks
INFO: [DRC 23-27] Running DRC with 8 threads
report_drc (run_mandatory_drcs) completed successfully
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
Command: report_drc (run_mandatory_drcs) for: placer_checks
INFO: [DRC 23-27] Running DRC with 8 threads
report_drc (run_mandatory_drcs) completed successfully
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2427.426 ; gain = 0.000 ; free physical = 8699 ; free virtual = 37681
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 949aa542

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2427.426 ; gain = 0.000 ; free physical = 8699 ; free virtual = 37681
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2427.426 ; gain = 0.000 ; free physical = 8743 ; free virtual = 37724

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 75a1c259

Time (s): cpu = 00:00:08 ; elapsed = 00:00:04 . Memory (MB): peak = 2427.426 ; gain = 0.000 ; free physical = 8624 ; free virtual = 37605

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: df2f6c1f

Time (s): cpu = 00:00:18 ; elapsed = 00:00:09 . Memory (MB): peak = 2435.438 ; gain = 8.012 ; free physical = 8593 ; free virtual = 37575

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: df2f6c1f

Time (s): cpu = 00:00:18 ; elapsed = 00:00:09 . Memory (MB): peak = 2435.438 ; gain = 8.012 ; free physical = 8593 ; free virtual = 37575
Phase 1 Placer Initialization | Checksum: df2f6c1f

Time (s): cpu = 00:00:19 ; elapsed = 00:00:09 . Memory (MB): peak = 2435.438 ; gain = 8.012 ; free physical = 8589 ; free virtual = 37570

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: 1ae7fd8e0

Time (s): cpu = 00:00:56 ; elapsed = 00:00:25 . Memory (MB): peak = 2449.465 ; gain = 22.039 ; free physical = 8572 ; free virtual = 37554

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1ae7fd8e0

Time (s): cpu = 00:00:57 ; elapsed = 00:00:25 . Memory (MB): peak = 2449.465 ; gain = 22.039 ; free physical = 8571 ; free virtual = 37553

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1e2584717

Time (s): cpu = 00:01:06 ; elapsed = 00:00:29 . Memory (MB): peak = 2449.465 ; gain = 22.039 ; free physical = 8563 ; free virtual = 37545

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1cd987b2d

Time (s): cpu = 00:01:07 ; elapsed = 00:00:30 . Memory (MB): peak = 2449.465 ; gain = 22.039 ; free physical = 8561 ; free virtual = 37543

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 203051856

Time (s): cpu = 00:01:07 ; elapsed = 00:00:30 . Memory (MB): peak = 2449.465 ; gain = 22.039 ; free physical = 8561 ; free virtual = 37543

Phase 3.5 Timing Path Optimizer
Phase 3.5 Timing Path Optimizer | Checksum: 1aaace2ea

Time (s): cpu = 00:01:10 ; elapsed = 00:00:31 . Memory (MB): peak = 2449.465 ; gain = 22.039 ; free physical = 8561 ; free virtual = 37542

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 13a2d4fef

Time (s): cpu = 00:01:13 ; elapsed = 00:00:34 . Memory (MB): peak = 2449.465 ; gain = 22.039 ; free physical = 8533 ; free virtual = 37515

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 183e613e4

Time (s): cpu = 00:01:13 ; elapsed = 00:00:34 . Memory (MB): peak = 2449.465 ; gain = 22.039 ; free physical = 8535 ; free virtual = 37516

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 183e613e4

Time (s): cpu = 00:01:14 ; elapsed = 00:00:35 . Memory (MB): peak = 2449.465 ; gain = 22.039 ; free physical = 8535 ; free virtual = 37517
Phase 3 Detail Placement | Checksum: 183e613e4

Time (s): cpu = 00:01:14 ; elapsed = 00:00:35 . Memory (MB): peak = 2449.465 ; gain = 22.039 ; free physical = 8535 ; free virtual = 37517

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 27d07879f

Phase 4.1.1.1 BUFG Insertion
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Place 46-38] Processed net ccGaussianFilterGKer_U0/grp_processVECT_fu_18/lineBuff_0_V_U/processVECT_lineBbkb_ram_U/ram_reg_7_0, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-38] Processed net ccGaussianFilterGKer_U0/grp_processVECT_fu_18/tmp108_reg_69340, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-38] Processed net ccGaussianFilterGKer_U0/grp_processVECT_fu_18/lineBuff_0_V_U/processVECT_lineBbkb_ram_U/ap_enable_reg_pp0_iter10_reg, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-38] Processed net ccGaussianFilterGKer_U0/grp_processVECT_fu_18/tmp104_reg_76390, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-38] Processed net ccGaussianFilterGKer_U0/grp_processVECT_fu_18/hipaccRun_mul_32shbi_U57/hipaccRun_mul_32shbi_MulnS_2_U/E[0], BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-38] Processed net ccGaussianFilterGKer_U0/grp_processVECT_fu_18/tmp107_reg_78990, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-38] Processed net ccGaussianFilterGKer_U0/grp_processVECT_fu_18/tmp15_i_10_reg_74790, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-41] BUFG insertion identified 7 candidate nets, 0 success, 7 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason.
Phase 4.1.1.1 BUFG Insertion | Checksum: 27d07879f

Time (s): cpu = 00:01:27 ; elapsed = 00:00:39 . Memory (MB): peak = 2449.465 ; gain = 22.039 ; free physical = 8501 ; free virtual = 37483
INFO: [Place 30-746] Post Placement Timing Summary WNS=1.613. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 25de2b2cf

Time (s): cpu = 00:01:28 ; elapsed = 00:00:39 . Memory (MB): peak = 2449.465 ; gain = 22.039 ; free physical = 8502 ; free virtual = 37484
Phase 4.1 Post Commit Optimization | Checksum: 25de2b2cf

Time (s): cpu = 00:01:28 ; elapsed = 00:00:39 . Memory (MB): peak = 2449.465 ; gain = 22.039 ; free physical = 8502 ; free virtual = 37484

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 25de2b2cf

Time (s): cpu = 00:01:28 ; elapsed = 00:00:40 . Memory (MB): peak = 2449.465 ; gain = 22.039 ; free physical = 8512 ; free virtual = 37494

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 25de2b2cf

Time (s): cpu = 00:01:28 ; elapsed = 00:00:40 . Memory (MB): peak = 2449.465 ; gain = 22.039 ; free physical = 8512 ; free virtual = 37494

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 1cf0c32ce

Time (s): cpu = 00:01:28 ; elapsed = 00:00:40 . Memory (MB): peak = 2449.465 ; gain = 22.039 ; free physical = 8512 ; free virtual = 37494
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1cf0c32ce

Time (s): cpu = 00:01:29 ; elapsed = 00:00:40 . Memory (MB): peak = 2449.465 ; gain = 22.039 ; free physical = 8512 ; free virtual = 37494
Ending Placer Task | Checksum: 1138dfd6b

Time (s): cpu = 00:01:29 ; elapsed = 00:00:40 . Memory (MB): peak = 2449.465 ; gain = 22.039 ; free physical = 8590 ; free virtual = 37572
55 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:01:32 ; elapsed = 00:00:42 . Memory (MB): peak = 2449.465 ; gain = 22.039 ; free physical = 8590 ; free virtual = 37572
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 2449.465 ; gain = 0.000 ; free physical = 8545 ; free virtual = 37562
INFO: [Common 17-1381] The checkpoint '/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_nobh_v16/hipacc_project/solution1/impl/verilog/project.runs/impl_1/hipaccRun_placed.dcp' has been generated.
report_io: Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.18 . Memory (MB): peak = 2449.469 ; gain = 0.000 ; free physical = 8556 ; free virtual = 37545
report_utilization: Time (s): cpu = 00:00:00.30 ; elapsed = 00:00:00.34 . Memory (MB): peak = 2449.469 ; gain = 0.000 ; free physical = 8569 ; free virtual = 37557
report_control_sets: Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.15 . Memory (MB): peak = 2449.469 ; gain = 0.000 ; free physical = 8568 ; free virtual = 37556
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z100-ffg900'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z100-ffg900'
INFO: [Common 17-1223] The version limit for your license is '2017.12' and will expire in -104 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.500 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
60 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 2449.469 ; gain = 0.000 ; free physical = 8536 ; free virtual = 37560
INFO: [Common 17-1381] The checkpoint '/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_nobh_v16/hipacc_project/solution1/impl/verilog/project.runs/impl_1/hipaccRun_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z100-ffg900'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z100-ffg900'
INFO: [Common 17-1223] The version limit for your license is '2017.12' and will expire in -104 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Running DRC as a precondition to command route_design
Command: report_drc (run_mandatory_drcs) for: router_checks
INFO: [DRC 23-27] Running DRC with 8 threads
report_drc (run_mandatory_drcs) completed successfully
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: d56ec8ad ConstDB: 0 ShapeSum: 3e1f34be RouteDB: 0

Phase 1 Build RT Design
WARNING: [Route 35-198] Port "p_strmIN_V_V_dout[38]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_strmIN_V_V_dout[38]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_strmIN_V_V_dout[50]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_strmIN_V_V_dout[50]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_strmIN_V_V_dout[52]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_strmIN_V_V_dout[52]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_strmIN_V_V_dout[58]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_strmIN_V_V_dout[58]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_strmIN_V_V_dout[42]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_strmIN_V_V_dout[42]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_strmIN_V_V_dout[32]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_strmIN_V_V_dout[32]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_strmIN_V_V_dout[49]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_strmIN_V_V_dout[49]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_strmIN_V_V_dout[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_strmIN_V_V_dout[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_strmIN_V_V_dout[20]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_strmIN_V_V_dout[20]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_strmIN_V_V_dout[22]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_strmIN_V_V_dout[22]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_strmIN_V_V_dout[33]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_strmIN_V_V_dout[33]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_strmIN_V_V_dout[40]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_strmIN_V_V_dout[40]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_strmIN_V_V_dout[56]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_strmIN_V_V_dout[56]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_strmIN_V_V_dout[62]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_strmIN_V_V_dout[62]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_strmIN_V_V_dout[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_strmIN_V_V_dout[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_strmIN_V_V_dout[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_strmIN_V_V_dout[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_strmIN_V_V_dout[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_strmIN_V_V_dout[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_strmIN_V_V_dout[35]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_strmIN_V_V_dout[35]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_strmIN_V_V_dout[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_strmIN_V_V_dout[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_strmIN_V_V_dout[66]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_strmIN_V_V_dout[66]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_strmIN_V_V_dout[67]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_strmIN_V_V_dout[67]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_strmIN_V_V_dout[68]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_strmIN_V_V_dout[68]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_strmIN_V_V_dout[71]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_strmIN_V_V_dout[71]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_strmIN_V_V_dout[23]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_strmIN_V_V_dout[23]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_strmIN_V_V_dout[39]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_strmIN_V_V_dout[39]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_strmIN_V_V_dout[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_strmIN_V_V_dout[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_strmIN_V_V_dout[43]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_strmIN_V_V_dout[43]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_strmIN_V_V_dout[45]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_strmIN_V_V_dout[45]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_strmIN_V_V_dout[47]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_strmIN_V_V_dout[47]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_strmIN_V_V_dout[51]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_strmIN_V_V_dout[51]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_strmIN_V_V_dout[61]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_strmIN_V_V_dout[61]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_strmIN_V_V_dout[29]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_strmIN_V_V_dout[29]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_strmIN_V_V_dout[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_strmIN_V_V_dout[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_strmIN_V_V_dout[26]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_strmIN_V_V_dout[26]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_strmIN_V_V_dout[28]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_strmIN_V_V_dout[28]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_strmIN_V_V_dout[34]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_strmIN_V_V_dout[34]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_strmIN_V_V_dout[36]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_strmIN_V_V_dout[36]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_strmIN_V_V_dout[44]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_strmIN_V_V_dout[44]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_strmIN_V_V_dout[48]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_strmIN_V_V_dout[48]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_strmIN_V_V_dout[63]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_strmIN_V_V_dout[63]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_strmIN_V_V_dout[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_strmIN_V_V_dout[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_strmIN_V_V_dout[18]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_strmIN_V_V_dout[18]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_strmIN_V_V_dout[24]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_strmIN_V_V_dout[24]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_strmIN_V_V_dout[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_strmIN_V_V_dout[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_strmIN_V_V_dout[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_strmIN_V_V_dout[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_strmIN_V_V_dout[60]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_strmIN_V_V_dout[60]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_strmIN_V_V_dout[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_strmIN_V_V_dout[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_strmIN_V_V_dout[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_strmIN_V_V_dout[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_strmIN_V_V_dout[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_strmIN_V_V_dout[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_strmIN_V_V_dout[30]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_strmIN_V_V_dout[30]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_strmIN_V_V_dout[46]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_strmIN_V_V_dout[46]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_strmIN_V_V_dout[53]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_strmIN_V_V_dout[53]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_strmIN_V_V_dout[55]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_strmIN_V_V_dout[55]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_strmIN_V_V_dout[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_strmIN_V_V_dout[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_strmIN_V_V_dout[41]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_strmIN_V_V_dout[41]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_strmIN_V_V_dout[57]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_strmIN_V_V_dout[57]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_strmIN_V_V_dout[54]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_strmIN_V_V_dout[54]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_strmIN_V_V_dout[37]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_strmIN_V_V_dout[37]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_strmIN_V_V_dout[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_strmIN_V_V_dout[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_strmIN_V_V_dout[21]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_strmIN_V_V_dout[21]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_strmIN_V_V_dout[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_strmIN_V_V_dout[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_strmIN_V_V_dout[19]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_strmIN_V_V_dout[19]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_strmIN_V_V_dout[25]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_strmIN_V_V_dout[25]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_strmIN_V_V_dout[59]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_strmIN_V_V_dout[59]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_strmIN_V_V_dout[70]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_strmIN_V_V_dout[70]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_strmIN_V_V_dout[363]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_strmIN_V_V_dout[363]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_strmIN_V_V_dout[365]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_strmIN_V_V_dout[365]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_strmIN_V_V_dout[369]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_strmIN_V_V_dout[369]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_strmIN_V_V_dout[377]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_strmIN_V_V_dout[377]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_strmIN_V_V_dout[381]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_strmIN_V_V_dout[381]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_strmIN_V_V_dout[392]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_strmIN_V_V_dout[392]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_strmIN_V_V_dout[400]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_strmIN_V_V_dout[400]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_strmIN_V_V_dout[413]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_strmIN_V_V_dout[413]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_strmIN_V_V_dout[371]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_strmIN_V_V_dout[371]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_strmIN_V_V_dout[373]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_strmIN_V_V_dout[373]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_strmIN_V_V_dout[375]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_strmIN_V_V_dout[375]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_strmIN_V_V_dout[387]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_strmIN_V_V_dout[387]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_strmIN_V_V_dout[403]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_strmIN_V_V_dout[403]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_strmIN_V_V_dout[405]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_strmIN_V_V_dout[405]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_strmIN_V_V_dout[504]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_strmIN_V_V_dout[504]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_strmIN_V_V_dout[505]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_strmIN_V_V_dout[505]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_strmIN_V_V_dout[507]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_strmIN_V_V_dout[507]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_strmIN_V_V_dout[511]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_strmIN_V_V_dout[511]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_strmIN_V_V_dout[376]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_strmIN_V_V_dout[376]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_strmIN_V_V_dout[361]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_strmIN_V_V_dout[361]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_strmIN_V_V_dout[370]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_strmIN_V_V_dout[370]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_strmIN_V_V_dout[372]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_strmIN_V_V_dout[372]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_strmIN_V_V_dout[374]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_strmIN_V_V_dout[374]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_strmIN_V_V_dout[410]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_strmIN_V_V_dout[410]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_strmIN_V_V_dout[416]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_strmIN_V_V_dout[416]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_strmIN_V_V_dout[418]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_strmIN_V_V_dout[418]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_strmIN_V_V_dout[420]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_strmIN_V_V_dout[420]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_strmIN_V_V_dout[422]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_strmIN_V_V_dout[422]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_strmIN_V_V_dout[384]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_strmIN_V_V_dout[384]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_strmIN_V_V_dout[398]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_strmIN_V_V_dout[398]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_strmIN_V_V_dout[408]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_strmIN_V_V_dout[408]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_strmIN_V_V_dout[409]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_strmIN_V_V_dout[409]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_strmIN_V_V_dout[412]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_strmIN_V_V_dout[412]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_strmIN_V_V_dout[428]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_strmIN_V_V_dout[428]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_strmIN_V_V_dout[430]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_strmIN_V_V_dout[430]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
INFO: [Common 17-14] Message 'Route 35-198' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
Phase 1 Build RT Design | Checksum: d9e700c7

Time (s): cpu = 00:01:10 ; elapsed = 00:00:53 . Memory (MB): peak = 2561.535 ; gain = 112.066 ; free physical = 8327 ; free virtual = 37323

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: d9e700c7

Time (s): cpu = 00:01:10 ; elapsed = 00:00:53 . Memory (MB): peak = 2561.539 ; gain = 112.070 ; free physical = 8331 ; free virtual = 37326

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: d9e700c7

Time (s): cpu = 00:01:10 ; elapsed = 00:00:54 . Memory (MB): peak = 2606.535 ; gain = 157.066 ; free physical = 8280 ; free virtual = 37276

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: d9e700c7

Time (s): cpu = 00:01:10 ; elapsed = 00:00:54 . Memory (MB): peak = 2606.535 ; gain = 157.066 ; free physical = 8280 ; free virtual = 37276
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 1318d634c

Time (s): cpu = 00:01:24 ; elapsed = 00:00:58 . Memory (MB): peak = 2641.227 ; gain = 191.758 ; free physical = 8199 ; free virtual = 37195
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.671  | TNS=0.000  | WHS=-0.252 | THS=-535.610|

Phase 2 Router Initialization | Checksum: c6ae3f64

Time (s): cpu = 00:01:29 ; elapsed = 00:00:59 . Memory (MB): peak = 2641.227 ; gain = 191.758 ; free physical = 8198 ; free virtual = 37193

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 1a30536b3

Time (s): cpu = 00:01:40 ; elapsed = 00:01:02 . Memory (MB): peak = 2686.852 ; gain = 237.383 ; free physical = 8242 ; free virtual = 37238

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 2022
 Number of Nodes with overlaps = 106
 Number of Nodes with overlaps = 10
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.458  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 1f55661d6

Time (s): cpu = 00:02:11 ; elapsed = 00:01:11 . Memory (MB): peak = 2686.852 ; gain = 237.383 ; free physical = 8236 ; free virtual = 37231

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.458  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 1210d1289

Time (s): cpu = 00:02:12 ; elapsed = 00:01:12 . Memory (MB): peak = 2686.852 ; gain = 237.383 ; free physical = 8235 ; free virtual = 37231
Phase 4 Rip-up And Reroute | Checksum: 1210d1289

Time (s): cpu = 00:02:12 ; elapsed = 00:01:12 . Memory (MB): peak = 2686.852 ; gain = 237.383 ; free physical = 8235 ; free virtual = 37231

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 1210d1289

Time (s): cpu = 00:02:12 ; elapsed = 00:01:12 . Memory (MB): peak = 2686.852 ; gain = 237.383 ; free physical = 8235 ; free virtual = 37231

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1210d1289

Time (s): cpu = 00:02:13 ; elapsed = 00:01:12 . Memory (MB): peak = 2686.852 ; gain = 237.383 ; free physical = 8235 ; free virtual = 37231
Phase 5 Delay and Skew Optimization | Checksum: 1210d1289

Time (s): cpu = 00:02:13 ; elapsed = 00:01:12 . Memory (MB): peak = 2686.852 ; gain = 237.383 ; free physical = 8235 ; free virtual = 37231

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: e2e49048

Time (s): cpu = 00:02:15 ; elapsed = 00:01:12 . Memory (MB): peak = 2686.852 ; gain = 237.383 ; free physical = 8230 ; free virtual = 37225
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.470  | TNS=0.000  | WHS=0.050  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: e664e0a2

Time (s): cpu = 00:02:15 ; elapsed = 00:01:13 . Memory (MB): peak = 2686.852 ; gain = 237.383 ; free physical = 8224 ; free virtual = 37221
Phase 6 Post Hold Fix | Checksum: e664e0a2

Time (s): cpu = 00:02:15 ; elapsed = 00:01:13 . Memory (MB): peak = 2686.852 ; gain = 237.383 ; free physical = 8232 ; free virtual = 37229

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 1.95447 %
  Global Horizontal Routing Utilization  = 2.47866 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 182cd3b68

Time (s): cpu = 00:02:16 ; elapsed = 00:01:13 . Memory (MB): peak = 2686.852 ; gain = 237.383 ; free physical = 8230 ; free virtual = 37228

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 182cd3b68

Time (s): cpu = 00:02:16 ; elapsed = 00:01:13 . Memory (MB): peak = 2686.852 ; gain = 237.383 ; free physical = 8221 ; free virtual = 37219

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 16156e6b3

Time (s): cpu = 00:02:17 ; elapsed = 00:01:14 . Memory (MB): peak = 2686.852 ; gain = 237.383 ; free physical = 8230 ; free virtual = 37228

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.470  | TNS=0.000  | WHS=0.050  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 16156e6b3

Time (s): cpu = 00:02:17 ; elapsed = 00:01:14 . Memory (MB): peak = 2686.852 ; gain = 237.383 ; free physical = 8233 ; free virtual = 37230
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:02:17 ; elapsed = 00:01:14 . Memory (MB): peak = 2686.852 ; gain = 237.383 ; free physical = 8311 ; free virtual = 37309

Routing Is Done.
75 Infos, 101 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:02:21 ; elapsed = 00:01:16 . Memory (MB): peak = 2686.852 ; gain = 237.383 ; free physical = 8311 ; free virtual = 37309
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 2686.852 ; gain = 0.000 ; free physical = 8255 ; free virtual = 37299
INFO: [Common 17-1381] The checkpoint '/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_nobh_v16/hipacc_project/solution1/impl/verilog/project.runs/impl_1/hipaccRun_routed.dcp' has been generated.
Command: report_drc -file hipaccRun_drc_routed.rpt -pb hipaccRun_drc_routed.pb -rpx hipaccRun_drc_routed.rpx
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_nobh_v16/hipacc_project/solution1/impl/verilog/project.runs/impl_1/hipaccRun_drc_routed.rpt.
report_drc completed successfully
Command: report_methodology -file hipaccRun_methodology_drc_routed.rpt -rpx hipaccRun_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_nobh_v16/hipacc_project/solution1/impl/verilog/project.runs/impl_1/hipaccRun_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:00:20 ; elapsed = 00:00:05 . Memory (MB): peak = 2744.859 ; gain = 54.000 ; free physical = 8040 ; free virtual = 37046
Command: report_power -file hipaccRun_power_routed.rpt -pb hipaccRun_power_summary_routed.pb -rpx hipaccRun_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
82 Infos, 101 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:14 ; elapsed = 00:00:06 . Memory (MB): peak = 2856.934 ; gain = 112.074 ; free physical = 8000 ; free virtual = 37015
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Common 17-206] Exiting Vivado at Sun Apr 15 00:30:25 2018...
[Sun Apr 15 00:30:29 2018] impl_1 finished
wait_on_run: Time (s): cpu = 00:00:00.08 ; elapsed = 00:03:12 . Memory (MB): peak = 2174.094 ; gain = 7.996 ; free physical = 9789 ; free virtual = 38805
INFO: [Netlist 29-17] Analyzing 1637 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'hipaccRun' is not ideal for floorplanning, since the cellview 'processVECT' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-479] Netlist was created with Vivado 2017.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_nobh_v16/hipacc_project/solution1/impl/verilog/.Xil/Vivado-18808-codesign89/dcp4/hipaccRun.xdc]
INFO: [Vivado 12-4761] HD.CLK_SRC property is set on port ap_clk. The net connecting to the port drives either clock PIN or hierarchical black box. Use the create_clock constraint to create a clock on this port prior to setting HD.CLK_SRC.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_nobh_v16/hipacc_project/solution1/impl/verilog/hipaccRun.xdc:2]
Finished Parsing XDC File [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_int_nobh_v16/hipacc_project/solution1/impl/verilog/.Xil/Vivado-18808-codesign89/dcp4/hipaccRun.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2340.125 ; gain = 40.258 ; free physical = 9498 ; free virtual = 38562
Restored from archive | CPU: 1.200000 secs | Memory: 37.353653 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2340.125 ; gain = 40.258 ; free physical = 9498 ; free virtual = 38562
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
report_utilization: Time (s): cpu = 00:00:00.27 ; elapsed = 00:00:00.33 . Memory (MB): peak = 2552.145 ; gain = 0.000 ; free physical = 9434 ; free virtual = 38450


Implementation tool: Xilinx Vivado v.2017.2
Project:             hipacc_project
Solution:            solution1
Device target:       xc7z100ffg900-1
Report date:         Sun Apr 15 00:30:37 CEST 2018

#=== Post-Implementation Resource usage ===
SLICE:         5313
LUT:          10403
FF:           17685
DSP:            192
BRAM:            60
SRL:            897
#=== Final timing ===
CP required:    6.660
CP achieved post-synthesis:    4.870
CP achieved post-implementation:    6.190
Timing met
INFO: [Common 17-206] Exiting Vivado at Sun Apr 15 00:30:37 2018...
INFO: [HLS 200-112] Total elapsed time: 468.06 seconds; peak allocated memory: 817.578 MB.
