#-----------------------------------------------------------
# Vivado v2015.4 (64-bit)
# SW Build 1412921 on Wed Nov 18 09:43:45 MST 2015
# IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
# Start of session at: Tue Apr 26 20:58:13 2016
# Process ID: 18116
# Current directory: C:/Users/lawpark/Documents/hls_prj/mmcl/baseline/impl/ip
# Command line: vivado.exe -notrace -mode batch -source run_ippack.tcl
# Log file: C:/Users/lawpark/Documents/hls_prj/mmcl/baseline/impl/ip/vivado.log
# Journal file: C:/Users/lawpark/Documents/hls_prj/mmcl/baseline/impl/ip\vivado.jou
#-----------------------------------------------------------
source run_ippack.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2015.4/data/ip'.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'mcml_ap_dadddsub_8_full_dsp_64'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'mcml_ap_dadddsub_8_full_dsp_64'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'mcml_ap_dcmp_1_no_dsp_64'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'mcml_ap_dcmp_1_no_dsp_64'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'mcml_ap_ddiv_57_no_dsp_64'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'mcml_ap_ddiv_57_no_dsp_64'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'mcml_ap_dlog_46_full_dsp_64'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'mcml_ap_dlog_46_full_dsp_64'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'mcml_ap_dmul_14_max_dsp_64'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'mcml_ap_dmul_14_max_dsp_64'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'mcml_ap_dsqrt_55_no_dsp_64'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'mcml_ap_dsqrt_55_no_dsp_64'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'mcml_ap_faddfsub_7_full_dsp_32'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'mcml_ap_faddfsub_7_full_dsp_32'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'mcml_ap_fadd_7_full_dsp_32'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'mcml_ap_fadd_7_full_dsp_32'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'mcml_ap_fcmp_1_no_dsp_32'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'mcml_ap_fcmp_1_no_dsp_32'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'mcml_ap_fdiv_14_no_dsp_32'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'mcml_ap_fdiv_14_no_dsp_32'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'mcml_ap_fmul_4_max_dsp_32'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'mcml_ap_fmul_4_max_dsp_32'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'mcml_ap_fpext_0_no_dsp_32'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'mcml_ap_fpext_0_no_dsp_32'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'mcml_ap_fptrunc_1_no_dsp_64'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'mcml_ap_fptrunc_1_no_dsp_64'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'mcml_ap_fsqrt_15_no_dsp_32'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'mcml_ap_fsqrt_15_no_dsp_32'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'mcml_ap_fsub_7_full_dsp_32'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'mcml_ap_fsub_7_full_dsp_32'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'mcml_ap_sitofp_6_no_dsp_32'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'mcml_ap_sitofp_6_no_dsp_32'...
****** Webtalk v2015.4 (64-bit)
  **** SW Build 1412921 on Wed Nov 18 09:43:45 MST 2015
  **** IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source C:/Users/lawpark/Documents/hls_prj/mmcl/baseline/impl/ip/tmp.hw/webtalk/labtool_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Tue Apr 26 20:58:39 2016...
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2015.4/data/ip'.
INFO: [Common 17-206] Exiting Vivado at Tue Apr 26 20:58:44 2016...
