cocci_test_suite() {
	u32 cocci_id/* drivers/gpu/drm/nouveau/nvkm/engine/fifo/channv50.c 54 */;
	struct nvkm_subdev *cocci_id/* drivers/gpu/drm/nouveau/nvkm/engine/fifo/channv50.c 51 */;
	bool cocci_id/* drivers/gpu/drm/nouveau/nvkm/engine/fifo/channv50.c 47 */;
	struct nvkm_engine *cocci_id/* drivers/gpu/drm/nouveau/nvkm/engine/fifo/channv50.c 32 */;
	struct nvkm_device *cocci_id/* drivers/gpu/drm/nouveau/nvkm/engine/fifo/channv50.c 235 */;
	struct nv50_fifo_chan *cocci_id/* drivers/gpu/drm/nouveau/nvkm/engine/fifo/channv50.c 233 */;
	const struct nvkm_oclass *cocci_id/* drivers/gpu/drm/nouveau/nvkm/engine/fifo/channv50.c 232 */;
	u64 cocci_id/* drivers/gpu/drm/nouveau/nvkm/engine/fifo/channv50.c 231 */;
	struct nv50_fifo *cocci_id/* drivers/gpu/drm/nouveau/nvkm/engine/fifo/channv50.c 231 */;
	int cocci_id/* drivers/gpu/drm/nouveau/nvkm/engine/fifo/channv50.c 230 */;
	const struct nvkm_fifo_chan_func cocci_id/* drivers/gpu/drm/nouveau/nvkm/engine/fifo/channv50.c 217 */;
	struct nvkm_fifo_chan *cocci_id/* drivers/gpu/drm/nouveau/nvkm/engine/fifo/channv50.c 206 */;
	void *cocci_id/* drivers/gpu/drm/nouveau/nvkm/engine/fifo/channv50.c 205 */;
	struct nvkm_object *cocci_id/* drivers/gpu/drm/nouveau/nvkm/engine/fifo/channv50.c 139 */;
	void cocci_id/* drivers/gpu/drm/nouveau/nvkm/engine/fifo/channv50.c 128 */;
	struct nvkm_gpuobj *cocci_id/* drivers/gpu/drm/nouveau/nvkm/engine/fifo/channv50.c 106 */;
}
