{
	"finish__design__instance__count__class:antenna_cell": 3,
	"finish__design__instance__area__class:antenna_cell": 16.9344,
	"finish__design__instance__count__class:tie_cell": 32,
	"finish__design__instance__area__class:tie_cell": 361.267,
	"finish__design__instance__count__class:buffer": 32,
	"finish__design__instance__area__class:buffer": 1535.39,
	"finish__design__instance__count__class:clock_buffer": 4,
	"finish__design__instance__area__class:clock_buffer": 564.48,
	"finish__design__instance__count__class:timing_repair_buffer": 13,
	"finish__design__instance__area__class:timing_repair_buffer": 578.592,
	"finish__design__instance__count__class:inverter": 20,
	"finish__design__instance__area__class:inverter": 344.333,
	"finish__design__instance__count__class:sequential_cell": 18,
	"finish__design__instance__area__class:sequential_cell": 1738.6,
	"finish__design__instance__count__class:multi_input_combinational_cell": 97,
	"finish__design__instance__area__class:multi_input_combinational_cell": 4332.38,
	"finish__design__instance__count": 219,
	"finish__design__instance__area": 9471.97,
	"finish__timing__setup__tns": 0,
	"finish__timing__setup__ws": 6.15443,
	"finish__clock__skew__setup": 0.00178174,
	"finish__clock__skew__hold": 0.00178174,
	"finish__timing__drv__max_slew_limit": 0.872022,
	"finish__timing__drv__max_slew": 0,
	"finish__timing__drv__max_cap_limit": 0.956904,
	"finish__timing__drv__max_cap": 0,
	"finish__timing__drv__max_fanout_limit": 0,
	"finish__timing__drv__max_fanout": 0,
	"finish__timing__drv__setup_violation_count": 0,
	"finish__timing__drv__hold_violation_count": 0,
	"finish__power__internal__total": 0.0268114,
	"finish__power__switching__total": 0.0130199,
	"finish__power__leakage__total": 7.95765e-07,
	"finish__power__total": 0.0398321,
	"finish__design__io": 77,
	"finish__design__die__area": 1.41184e+06,
	"finish__design__core__area": 1.39882e+06,
	"finish__design__instance__count": 1985,
	"finish__design__instance__area": 19440.7,
	"finish__design__instance__count__stdcell": 1985,
	"finish__design__instance__area__stdcell": 19440.7,
	"finish__design__instance__count__macros": 0,
	"finish__design__instance__area__macros": 0,
	"finish__design__instance__count__padcells": 0,
	"finish__design__instance__area__padcells": 0,
	"finish__design__instance__count__cover": 0,
	"finish__design__instance__area__cover": 0,
	"finish__design__instance__utilization": 0.013898,
	"finish__design__instance__utilization__stdcell": 0.013898,
	"finish__design__rows": 234,
	"finish__design__rows:GF018hv5v_green_sc9": 234,
	"finish__design__sites": 495612,
	"finish__design__sites:GF018hv5v_green_sc9": 495612,
	"finish__flow__warnings__count": 9,
	"finish__flow__errors__count": 0
}