Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.1 (win64) Build 1538259 Fri Apr  8 15:45:27 MDT 2016
| Date         : Sat Jul 30 21:27:34 2016
| Host         : FOEDISCH-HOME running 64-bit Service Pack 1  (build 7601)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file top_timing_summary_routed.rpt -rpx top_timing_summary_routed.rpx
| Design       : top
| Device       : 7a35t-csg324
| Speed File   : -3  PRODUCTION 1.14 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.157        0.000                      0                21483        0.066        0.000                      0                21483        0.480        0.000                       0                  8334  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock     Waveform(ns)         Period(ns)      Frequency(MHz)
-----     ------------         ----------      --------------
sysclk_p  {0.000 1.250}        2.500           400.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sysclk_p            0.157        0.000                      0                21483        0.066        0.000                      0                21483        0.480        0.000                       0                  8334  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sysclk_p
  To Clock:  sysclk_p

Setup :            0  Failing Endpoints,  Worst Slack        0.157ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.066ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.480ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.157ns  (required time - arrival time)
  Source:                 fir_xilinx_wrapper_inst/fir_90taps_inst/U0/i_synth/g_single_rate.i_single_rate/g_parallel.i_cntrl_src/gen_reg.d_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sysclk_p  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            fir_xilinx_wrapper_inst/fir_90taps_inst/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[25].g_data_buff.i_data_buf/g_buff.i_buff/gen_reg.d_reg_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by sysclk_p  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             sysclk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (sysclk_p rise@2.500ns - sysclk_p rise@0.000ns)
  Data Path Delay:        2.060ns  (logic 0.341ns (16.555%)  route 1.719ns (83.445%))
  Logic Levels:           0  
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.374ns = ( 5.874 - 2.500 ) 
    Source Clock Delay      (SCD):    3.604ns
    Clock Pessimism Removal (CPR):    0.132ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk_p rise edge)
                                                      0.000     0.000 r  
    T14                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    sysclk_p
    T14                  IBUFDS (Prop_ibufds_I_O)     0.800     0.800 r  clkin_buf/O
                         net (fo=1, routed)           1.502     2.302    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     2.379 r  clk_BUFG_inst/O
                         net (fo=8333, routed)        1.225     3.604    fir_xilinx_wrapper_inst/fir_90taps_inst/U0/i_synth/g_single_rate.i_single_rate/g_parallel.i_cntrl_src/aclk
    SLICE_X13Y58         FDRE                                         r  fir_xilinx_wrapper_inst/fir_90taps_inst/U0/i_synth/g_single_rate.i_single_rate/g_parallel.i_cntrl_src/gen_reg.d_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y58         FDRE (Prop_fdre_C_Q)         0.341     3.945 r  fir_xilinx_wrapper_inst/fir_90taps_inst/U0/i_synth/g_single_rate.i_single_rate/g_parallel.i_cntrl_src/gen_reg.d_reg_reg[0]/Q
                         net (fo=1381, routed)        1.719     5.664    fir_xilinx_wrapper_inst/fir_90taps_inst/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[25].g_data_buff.i_data_buf/g_buff.i_buff/p_6_out[0]
    SLICE_X48Y63         FDRE                                         r  fir_xilinx_wrapper_inst/fir_90taps_inst/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[25].g_data_buff.i_data_buf/g_buff.i_buff/gen_reg.d_reg_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sysclk_p rise edge)
                                                      2.500     2.500 r  
    T14                                               0.000     2.500 r  sysclk_p (IN)
                         net (fo=0)                   0.000     2.500    sysclk_p
    T14                  IBUFDS (Prop_ibufds_I_O)     0.759     3.259 r  clkin_buf/O
                         net (fo=1, routed)           1.421     4.680    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.073     4.753 r  clk_BUFG_inst/O
                         net (fo=8333, routed)        1.121     5.874    fir_xilinx_wrapper_inst/fir_90taps_inst/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[25].g_data_buff.i_data_buf/g_buff.i_buff/aclk
    SLICE_X48Y63         FDRE                                         r  fir_xilinx_wrapper_inst/fir_90taps_inst/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[25].g_data_buff.i_data_buf/g_buff.i_buff/gen_reg.d_reg_reg[14]/C
                         clock pessimism              0.132     6.007    
                         clock uncertainty           -0.035     5.972    
    SLICE_X48Y63         FDRE (Setup_fdre_C_CE)      -0.150     5.822    fir_xilinx_wrapper_inst/fir_90taps_inst/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[25].g_data_buff.i_data_buf/g_buff.i_buff/gen_reg.d_reg_reg[14]
  -------------------------------------------------------------------
                         required time                          5.822    
                         arrival time                          -5.664    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.179ns  (required time - arrival time)
  Source:                 fir_xilinx_wrapper_inst/fir_90taps_inst/U0/i_synth/g_single_rate.i_single_rate/g_parallel.i_cntrl_src/gen_reg.d_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sysclk_p  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            fir_xilinx_wrapper_inst/fir_90taps_inst/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[20].g_data_buff.i_data_buf/g_buff.i_buff/gen_reg.d_reg_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by sysclk_p  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             sysclk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (sysclk_p rise@2.500ns - sysclk_p rise@0.000ns)
  Data Path Delay:        2.027ns  (logic 0.341ns (16.821%)  route 1.686ns (83.179%))
  Logic Levels:           0  
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.363ns = ( 5.863 - 2.500 ) 
    Source Clock Delay      (SCD):    3.604ns
    Clock Pessimism Removal (CPR):    0.132ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk_p rise edge)
                                                      0.000     0.000 r  
    T14                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    sysclk_p
    T14                  IBUFDS (Prop_ibufds_I_O)     0.800     0.800 r  clkin_buf/O
                         net (fo=1, routed)           1.502     2.302    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     2.379 r  clk_BUFG_inst/O
                         net (fo=8333, routed)        1.225     3.604    fir_xilinx_wrapper_inst/fir_90taps_inst/U0/i_synth/g_single_rate.i_single_rate/g_parallel.i_cntrl_src/aclk
    SLICE_X13Y58         FDRE                                         r  fir_xilinx_wrapper_inst/fir_90taps_inst/U0/i_synth/g_single_rate.i_single_rate/g_parallel.i_cntrl_src/gen_reg.d_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y58         FDRE (Prop_fdre_C_Q)         0.341     3.945 r  fir_xilinx_wrapper_inst/fir_90taps_inst/U0/i_synth/g_single_rate.i_single_rate/g_parallel.i_cntrl_src/gen_reg.d_reg_reg[0]/Q
                         net (fo=1381, routed)        1.686     5.632    fir_xilinx_wrapper_inst/fir_90taps_inst/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[20].g_data_buff.i_data_buf/g_buff.i_buff/p_6_out[0]
    SLICE_X48Y74         FDRE                                         r  fir_xilinx_wrapper_inst/fir_90taps_inst/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[20].g_data_buff.i_data_buf/g_buff.i_buff/gen_reg.d_reg_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sysclk_p rise edge)
                                                      2.500     2.500 r  
    T14                                               0.000     2.500 r  sysclk_p (IN)
                         net (fo=0)                   0.000     2.500    sysclk_p
    T14                  IBUFDS (Prop_ibufds_I_O)     0.759     3.259 r  clkin_buf/O
                         net (fo=1, routed)           1.421     4.680    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.073     4.753 r  clk_BUFG_inst/O
                         net (fo=8333, routed)        1.110     5.863    fir_xilinx_wrapper_inst/fir_90taps_inst/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[20].g_data_buff.i_data_buf/g_buff.i_buff/aclk
    SLICE_X48Y74         FDRE                                         r  fir_xilinx_wrapper_inst/fir_90taps_inst/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[20].g_data_buff.i_data_buf/g_buff.i_buff/gen_reg.d_reg_reg[14]/C
                         clock pessimism              0.132     5.996    
                         clock uncertainty           -0.035     5.961    
    SLICE_X48Y74         FDRE (Setup_fdre_C_CE)      -0.150     5.811    fir_xilinx_wrapper_inst/fir_90taps_inst/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[20].g_data_buff.i_data_buf/g_buff.i_buff/gen_reg.d_reg_reg[14]
  -------------------------------------------------------------------
                         required time                          5.811    
                         arrival time                          -5.632    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.179ns  (required time - arrival time)
  Source:                 fir_xilinx_wrapper_inst/fir_90taps_inst/U0/i_synth/g_single_rate.i_single_rate/g_parallel.i_cntrl_src/gen_reg.d_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sysclk_p  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            fir_xilinx_wrapper_inst/fir_90taps_inst/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[21].g_data_buff.i_data_buf/g_buff.i_buff/gen_reg.d_reg_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by sysclk_p  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             sysclk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (sysclk_p rise@2.500ns - sysclk_p rise@0.000ns)
  Data Path Delay:        2.027ns  (logic 0.341ns (16.821%)  route 1.686ns (83.179%))
  Logic Levels:           0  
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.363ns = ( 5.863 - 2.500 ) 
    Source Clock Delay      (SCD):    3.604ns
    Clock Pessimism Removal (CPR):    0.132ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk_p rise edge)
                                                      0.000     0.000 r  
    T14                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    sysclk_p
    T14                  IBUFDS (Prop_ibufds_I_O)     0.800     0.800 r  clkin_buf/O
                         net (fo=1, routed)           1.502     2.302    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     2.379 r  clk_BUFG_inst/O
                         net (fo=8333, routed)        1.225     3.604    fir_xilinx_wrapper_inst/fir_90taps_inst/U0/i_synth/g_single_rate.i_single_rate/g_parallel.i_cntrl_src/aclk
    SLICE_X13Y58         FDRE                                         r  fir_xilinx_wrapper_inst/fir_90taps_inst/U0/i_synth/g_single_rate.i_single_rate/g_parallel.i_cntrl_src/gen_reg.d_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y58         FDRE (Prop_fdre_C_Q)         0.341     3.945 r  fir_xilinx_wrapper_inst/fir_90taps_inst/U0/i_synth/g_single_rate.i_single_rate/g_parallel.i_cntrl_src/gen_reg.d_reg_reg[0]/Q
                         net (fo=1381, routed)        1.686     5.632    fir_xilinx_wrapper_inst/fir_90taps_inst/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[21].g_data_buff.i_data_buf/g_buff.i_buff/p_6_out[0]
    SLICE_X48Y74         FDRE                                         r  fir_xilinx_wrapper_inst/fir_90taps_inst/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[21].g_data_buff.i_data_buf/g_buff.i_buff/gen_reg.d_reg_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sysclk_p rise edge)
                                                      2.500     2.500 r  
    T14                                               0.000     2.500 r  sysclk_p (IN)
                         net (fo=0)                   0.000     2.500    sysclk_p
    T14                  IBUFDS (Prop_ibufds_I_O)     0.759     3.259 r  clkin_buf/O
                         net (fo=1, routed)           1.421     4.680    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.073     4.753 r  clk_BUFG_inst/O
                         net (fo=8333, routed)        1.110     5.863    fir_xilinx_wrapper_inst/fir_90taps_inst/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[21].g_data_buff.i_data_buf/g_buff.i_buff/aclk
    SLICE_X48Y74         FDRE                                         r  fir_xilinx_wrapper_inst/fir_90taps_inst/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[21].g_data_buff.i_data_buf/g_buff.i_buff/gen_reg.d_reg_reg[14]/C
                         clock pessimism              0.132     5.996    
                         clock uncertainty           -0.035     5.961    
    SLICE_X48Y74         FDRE (Setup_fdre_C_CE)      -0.150     5.811    fir_xilinx_wrapper_inst/fir_90taps_inst/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[21].g_data_buff.i_data_buf/g_buff.i_buff/gen_reg.d_reg_reg[14]
  -------------------------------------------------------------------
                         required time                          5.811    
                         arrival time                          -5.632    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.185ns  (required time - arrival time)
  Source:                 fir_xilinx_wrapper_inst/fir_90taps_inst/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[36].i_data_casc_dly/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[52][9]__0/C
                            (rising edge-triggered cell FDRE clocked by sysclk_p  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            fir_xilinx_wrapper_inst/fir_90taps_inst/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_madds.g_madd[36].i_madd/i_addsub_mult_add/g_dsp48.g_dsp48e1.i_dsp48e1/D[9]
                            (rising edge-triggered cell DSP48E1 clocked by sysclk_p  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             sysclk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (sysclk_p rise@2.500ns - sysclk_p rise@0.000ns)
  Data Path Delay:        2.149ns  (logic 0.393ns (18.286%)  route 1.756ns (81.714%))
  Logic Levels:           0  
  Clock Path Skew:        0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.591ns = ( 6.091 - 2.500 ) 
    Source Clock Delay      (SCD):    3.606ns
    Clock Pessimism Removal (CPR):    0.132ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk_p rise edge)
                                                      0.000     0.000 r  
    T14                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    sysclk_p
    T14                  IBUFDS (Prop_ibufds_I_O)     0.800     0.800 r  clkin_buf/O
                         net (fo=1, routed)           1.502     2.302    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     2.379 r  clk_BUFG_inst/O
                         net (fo=8333, routed)        1.227     3.606    fir_xilinx_wrapper_inst/fir_90taps_inst/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[36].i_data_casc_dly/aclk
    SLICE_X8Y94          FDRE                                         r  fir_xilinx_wrapper_inst/fir_90taps_inst/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[36].i_data_casc_dly/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[52][9]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y94          FDRE (Prop_fdre_C_Q)         0.393     3.999 r  fir_xilinx_wrapper_inst/fir_90taps_inst/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[36].i_data_casc_dly/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[52][9]__0/Q
                         net (fo=1, routed)           1.756     5.756    fir_xilinx_wrapper_inst/fir_90taps_inst/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_madds.g_madd[36].i_madd/i_addsub_mult_add/D[9]
    DSP48_X0Y53          DSP48E1                                      r  fir_xilinx_wrapper_inst/fir_90taps_inst/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_madds.g_madd[36].i_madd/i_addsub_mult_add/g_dsp48.g_dsp48e1.i_dsp48e1/D[9]
  -------------------------------------------------------------------    -------------------

                         (clock sysclk_p rise edge)
                                                      2.500     2.500 r  
    T14                                               0.000     2.500 r  sysclk_p (IN)
                         net (fo=0)                   0.000     2.500    sysclk_p
    T14                  IBUFDS (Prop_ibufds_I_O)     0.759     3.259 r  clkin_buf/O
                         net (fo=1, routed)           1.421     4.680    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.073     4.753 r  clk_BUFG_inst/O
                         net (fo=8333, routed)        1.338     6.091    fir_xilinx_wrapper_inst/fir_90taps_inst/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_madds.g_madd[36].i_madd/i_addsub_mult_add/aclk
    DSP48_X0Y53          DSP48E1                                      r  fir_xilinx_wrapper_inst/fir_90taps_inst/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_madds.g_madd[36].i_madd/i_addsub_mult_add/g_dsp48.g_dsp48e1.i_dsp48e1/CLK
                         clock pessimism              0.132     6.224    
                         clock uncertainty           -0.035     6.188    
    DSP48_X0Y53          DSP48E1 (Setup_dsp48e1_CLK_D[9])
                                                     -0.248     5.940    fir_xilinx_wrapper_inst/fir_90taps_inst/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_madds.g_madd[36].i_madd/i_addsub_mult_add/g_dsp48.g_dsp48e1.i_dsp48e1
  -------------------------------------------------------------------
                         required time                          5.940    
                         arrival time                          -5.756    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.189ns  (required time - arrival time)
  Source:                 fir_xilinx_wrapper_inst/fir_90taps_inst/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[41].i_data_casc_dly/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[47][2]__0/C
                            (rising edge-triggered cell FDRE clocked by sysclk_p  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            fir_xilinx_wrapper_inst/fir_90taps_inst/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_madds.g_madd[41].i_madd/i_addsub_mult_add/g_dsp48.g_dsp48e1.i_dsp48e1/D[2]
                            (rising edge-triggered cell DSP48E1 clocked by sysclk_p  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             sysclk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (sysclk_p rise@2.500ns - sysclk_p rise@0.000ns)
  Data Path Delay:        2.053ns  (logic 0.361ns (17.585%)  route 1.692ns (82.415%))
  Logic Levels:           0  
  Clock Path Skew:        0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.585ns = ( 6.085 - 2.500 ) 
    Source Clock Delay      (SCD):    3.590ns
    Clock Pessimism Removal (CPR):    0.132ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk_p rise edge)
                                                      0.000     0.000 r  
    T14                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    sysclk_p
    T14                  IBUFDS (Prop_ibufds_I_O)     0.800     0.800 r  clkin_buf/O
                         net (fo=1, routed)           1.502     2.302    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     2.379 r  clk_BUFG_inst/O
                         net (fo=8333, routed)        1.211     3.590    fir_xilinx_wrapper_inst/fir_90taps_inst/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[41].i_data_casc_dly/aclk
    SLICE_X10Y77         FDRE                                         r  fir_xilinx_wrapper_inst/fir_90taps_inst/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[41].i_data_casc_dly/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[47][2]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y77         FDRE (Prop_fdre_C_Q)         0.361     3.951 r  fir_xilinx_wrapper_inst/fir_90taps_inst/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[41].i_data_casc_dly/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[47][2]__0/Q
                         net (fo=1, routed)           1.692     5.643    fir_xilinx_wrapper_inst/fir_90taps_inst/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_madds.g_madd[41].i_madd/i_addsub_mult_add/D[2]
    DSP48_X0Y48          DSP48E1                                      r  fir_xilinx_wrapper_inst/fir_90taps_inst/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_madds.g_madd[41].i_madd/i_addsub_mult_add/g_dsp48.g_dsp48e1.i_dsp48e1/D[2]
  -------------------------------------------------------------------    -------------------

                         (clock sysclk_p rise edge)
                                                      2.500     2.500 r  
    T14                                               0.000     2.500 r  sysclk_p (IN)
                         net (fo=0)                   0.000     2.500    sysclk_p
    T14                  IBUFDS (Prop_ibufds_I_O)     0.759     3.259 r  clkin_buf/O
                         net (fo=1, routed)           1.421     4.680    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.073     4.753 r  clk_BUFG_inst/O
                         net (fo=8333, routed)        1.332     6.085    fir_xilinx_wrapper_inst/fir_90taps_inst/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_madds.g_madd[41].i_madd/i_addsub_mult_add/aclk
    DSP48_X0Y48          DSP48E1                                      r  fir_xilinx_wrapper_inst/fir_90taps_inst/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_madds.g_madd[41].i_madd/i_addsub_mult_add/g_dsp48.g_dsp48e1.i_dsp48e1/CLK
                         clock pessimism              0.132     6.218    
                         clock uncertainty           -0.035     6.182    
    DSP48_X0Y48          DSP48E1 (Setup_dsp48e1_CLK_D[2])
                                                     -0.350     5.832    fir_xilinx_wrapper_inst/fir_90taps_inst/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_madds.g_madd[41].i_madd/i_addsub_mult_add/g_dsp48.g_dsp48e1.i_dsp48e1
  -------------------------------------------------------------------
                         required time                          5.832    
                         arrival time                          -5.643    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.189ns  (required time - arrival time)
  Source:                 fir_xilinx_wrapper_inst/fir_90taps_inst/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[42].i_data_casc_dly/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[46][2]__0/C
                            (rising edge-triggered cell FDRE clocked by sysclk_p  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            fir_xilinx_wrapper_inst/fir_90taps_inst/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_madds.g_madd[42].i_madd/i_addsub_mult_add/g_dsp48.g_dsp48e1.i_dsp48e1/D[2]
                            (rising edge-triggered cell DSP48E1 clocked by sysclk_p  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             sysclk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (sysclk_p rise@2.500ns - sysclk_p rise@0.000ns)
  Data Path Delay:        1.999ns  (logic 0.361ns (18.062%)  route 1.638ns (81.938%))
  Logic Levels:           0  
  Clock Path Skew:        0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.589ns = ( 6.089 - 2.500 ) 
    Source Clock Delay      (SCD):    3.648ns
    Clock Pessimism Removal (CPR):    0.132ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk_p rise edge)
                                                      0.000     0.000 r  
    T14                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    sysclk_p
    T14                  IBUFDS (Prop_ibufds_I_O)     0.800     0.800 r  clkin_buf/O
                         net (fo=1, routed)           1.502     2.302    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     2.379 r  clk_BUFG_inst/O
                         net (fo=8333, routed)        1.269     3.648    fir_xilinx_wrapper_inst/fir_90taps_inst/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[42].i_data_casc_dly/aclk
    SLICE_X6Y77          FDRE                                         r  fir_xilinx_wrapper_inst/fir_90taps_inst/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[42].i_data_casc_dly/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[46][2]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y77          FDRE (Prop_fdre_C_Q)         0.361     4.009 r  fir_xilinx_wrapper_inst/fir_90taps_inst/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[42].i_data_casc_dly/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[46][2]__0/Q
                         net (fo=1, routed)           1.638     5.647    fir_xilinx_wrapper_inst/fir_90taps_inst/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_madds.g_madd[42].i_madd/i_addsub_mult_add/D[2]
    DSP48_X0Y47          DSP48E1                                      r  fir_xilinx_wrapper_inst/fir_90taps_inst/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_madds.g_madd[42].i_madd/i_addsub_mult_add/g_dsp48.g_dsp48e1.i_dsp48e1/D[2]
  -------------------------------------------------------------------    -------------------

                         (clock sysclk_p rise edge)
                                                      2.500     2.500 r  
    T14                                               0.000     2.500 r  sysclk_p (IN)
                         net (fo=0)                   0.000     2.500    sysclk_p
    T14                  IBUFDS (Prop_ibufds_I_O)     0.759     3.259 r  clkin_buf/O
                         net (fo=1, routed)           1.421     4.680    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.073     4.753 r  clk_BUFG_inst/O
                         net (fo=8333, routed)        1.336     6.089    fir_xilinx_wrapper_inst/fir_90taps_inst/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_madds.g_madd[42].i_madd/i_addsub_mult_add/aclk
    DSP48_X0Y47          DSP48E1                                      r  fir_xilinx_wrapper_inst/fir_90taps_inst/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_madds.g_madd[42].i_madd/i_addsub_mult_add/g_dsp48.g_dsp48e1.i_dsp48e1/CLK
                         clock pessimism              0.132     6.222    
                         clock uncertainty           -0.035     6.186    
    DSP48_X0Y47          DSP48E1 (Setup_dsp48e1_CLK_D[2])
                                                     -0.350     5.836    fir_xilinx_wrapper_inst/fir_90taps_inst/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_madds.g_madd[42].i_madd/i_addsub_mult_add/g_dsp48.g_dsp48e1.i_dsp48e1
  -------------------------------------------------------------------
                         required time                          5.836    
                         arrival time                          -5.647    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.192ns  (required time - arrival time)
  Source:                 fir_xilinx_wrapper_inst/fir_90taps_inst/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[24].i_data_casc_dly/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[68][2]__0/C
                            (rising edge-triggered cell FDRE clocked by sysclk_p  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            fir_xilinx_wrapper_inst/fir_90taps_inst/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_madds.g_madd[24].i_madd/i_addsub_mult_add/g_dsp48.g_dsp48e1.i_dsp48e1/D[2]
                            (rising edge-triggered cell DSP48E1 clocked by sysclk_p  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             sysclk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (sysclk_p rise@2.500ns - sysclk_p rise@0.000ns)
  Data Path Delay:        1.874ns  (logic 0.361ns (19.266%)  route 1.513ns (80.734%))
  Logic Levels:           0  
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.447ns = ( 5.947 - 2.500 ) 
    Source Clock Delay      (SCD):    3.623ns
    Clock Pessimism Removal (CPR):    0.126ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk_p rise edge)
                                                      0.000     0.000 r  
    T14                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    sysclk_p
    T14                  IBUFDS (Prop_ibufds_I_O)     0.800     0.800 r  clkin_buf/O
                         net (fo=1, routed)           1.502     2.302    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     2.379 r  clk_BUFG_inst/O
                         net (fo=8333, routed)        1.244     3.623    fir_xilinx_wrapper_inst/fir_90taps_inst/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[24].i_data_casc_dly/aclk
    SLICE_X14Y47         FDRE                                         r  fir_xilinx_wrapper_inst/fir_90taps_inst/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[24].i_data_casc_dly/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[68][2]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y47         FDRE (Prop_fdre_C_Q)         0.361     3.984 r  fir_xilinx_wrapper_inst/fir_90taps_inst/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[24].i_data_casc_dly/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[68][2]__0/Q
                         net (fo=1, routed)           1.513     5.497    fir_xilinx_wrapper_inst/fir_90taps_inst/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_madds.g_madd[24].i_madd/i_addsub_mult_add/D[2]
    DSP48_X1Y27          DSP48E1                                      r  fir_xilinx_wrapper_inst/fir_90taps_inst/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_madds.g_madd[24].i_madd/i_addsub_mult_add/g_dsp48.g_dsp48e1.i_dsp48e1/D[2]
  -------------------------------------------------------------------    -------------------

                         (clock sysclk_p rise edge)
                                                      2.500     2.500 r  
    T14                                               0.000     2.500 r  sysclk_p (IN)
                         net (fo=0)                   0.000     2.500    sysclk_p
    T14                  IBUFDS (Prop_ibufds_I_O)     0.759     3.259 r  clkin_buf/O
                         net (fo=1, routed)           1.421     4.680    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.073     4.753 r  clk_BUFG_inst/O
                         net (fo=8333, routed)        1.194     5.947    fir_xilinx_wrapper_inst/fir_90taps_inst/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_madds.g_madd[24].i_madd/i_addsub_mult_add/aclk
    DSP48_X1Y27          DSP48E1                                      r  fir_xilinx_wrapper_inst/fir_90taps_inst/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_madds.g_madd[24].i_madd/i_addsub_mult_add/g_dsp48.g_dsp48e1.i_dsp48e1/CLK
                         clock pessimism              0.126     6.074    
                         clock uncertainty           -0.035     6.038    
    DSP48_X1Y27          DSP48E1 (Setup_dsp48e1_CLK_D[2])
                                                     -0.350     5.688    fir_xilinx_wrapper_inst/fir_90taps_inst/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_madds.g_madd[24].i_madd/i_addsub_mult_add/g_dsp48.g_dsp48e1.i_dsp48e1
  -------------------------------------------------------------------
                         required time                          5.688    
                         arrival time                          -5.497    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.192ns  (required time - arrival time)
  Source:                 fir_xilinx_wrapper_inst/fir_90taps_inst/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[42].i_data_casc_dly/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[46][7]__0/C
                            (rising edge-triggered cell FDRE clocked by sysclk_p  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            fir_xilinx_wrapper_inst/fir_90taps_inst/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_madds.g_madd[42].i_madd/i_addsub_mult_add/g_dsp48.g_dsp48e1.i_dsp48e1/D[7]
                            (rising edge-triggered cell DSP48E1 clocked by sysclk_p  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             sysclk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (sysclk_p rise@2.500ns - sysclk_p rise@0.000ns)
  Data Path Delay:        1.988ns  (logic 0.361ns (18.159%)  route 1.627ns (81.841%))
  Logic Levels:           0  
  Clock Path Skew:        0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.589ns = ( 6.089 - 2.500 ) 
    Source Clock Delay      (SCD):    3.656ns
    Clock Pessimism Removal (CPR):    0.132ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk_p rise edge)
                                                      0.000     0.000 r  
    T14                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    sysclk_p
    T14                  IBUFDS (Prop_ibufds_I_O)     0.800     0.800 r  clkin_buf/O
                         net (fo=1, routed)           1.502     2.302    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     2.379 r  clk_BUFG_inst/O
                         net (fo=8333, routed)        1.277     3.656    fir_xilinx_wrapper_inst/fir_90taps_inst/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[42].i_data_casc_dly/aclk
    SLICE_X2Y82          FDRE                                         r  fir_xilinx_wrapper_inst/fir_90taps_inst/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[42].i_data_casc_dly/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[46][7]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y82          FDRE (Prop_fdre_C_Q)         0.361     4.017 r  fir_xilinx_wrapper_inst/fir_90taps_inst/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[42].i_data_casc_dly/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[46][7]__0/Q
                         net (fo=1, routed)           1.627     5.644    fir_xilinx_wrapper_inst/fir_90taps_inst/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_madds.g_madd[42].i_madd/i_addsub_mult_add/D[7]
    DSP48_X0Y47          DSP48E1                                      r  fir_xilinx_wrapper_inst/fir_90taps_inst/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_madds.g_madd[42].i_madd/i_addsub_mult_add/g_dsp48.g_dsp48e1.i_dsp48e1/D[7]
  -------------------------------------------------------------------    -------------------

                         (clock sysclk_p rise edge)
                                                      2.500     2.500 r  
    T14                                               0.000     2.500 r  sysclk_p (IN)
                         net (fo=0)                   0.000     2.500    sysclk_p
    T14                  IBUFDS (Prop_ibufds_I_O)     0.759     3.259 r  clkin_buf/O
                         net (fo=1, routed)           1.421     4.680    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.073     4.753 r  clk_BUFG_inst/O
                         net (fo=8333, routed)        1.336     6.089    fir_xilinx_wrapper_inst/fir_90taps_inst/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_madds.g_madd[42].i_madd/i_addsub_mult_add/aclk
    DSP48_X0Y47          DSP48E1                                      r  fir_xilinx_wrapper_inst/fir_90taps_inst/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_madds.g_madd[42].i_madd/i_addsub_mult_add/g_dsp48.g_dsp48e1.i_dsp48e1/CLK
                         clock pessimism              0.132     6.222    
                         clock uncertainty           -0.035     6.186    
    DSP48_X0Y47          DSP48E1 (Setup_dsp48e1_CLK_D[7])
                                                     -0.350     5.836    fir_xilinx_wrapper_inst/fir_90taps_inst/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_madds.g_madd[42].i_madd/i_addsub_mult_add/g_dsp48.g_dsp48e1.i_dsp48e1
  -------------------------------------------------------------------
                         required time                          5.836    
                         arrival time                          -5.644    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.193ns  (required time - arrival time)
  Source:                 fir_xilinx_wrapper_inst/fir_90taps_inst/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[11].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][14]__0/C
                            (rising edge-triggered cell FDRE clocked by sysclk_p  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            fir_xilinx_wrapper_inst/fir_90taps_inst/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_madds.g_madd[11].i_madd/i_addsub_mult_add/g_dsp48.g_dsp48e1.i_dsp48e1/A[20]
                            (rising edge-triggered cell DSP48E1 clocked by sysclk_p  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             sysclk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (sysclk_p rise@2.500ns - sysclk_p rise@0.000ns)
  Data Path Delay:        2.035ns  (logic 0.361ns (17.738%)  route 1.674ns (82.262%))
  Logic Levels:           0  
  Clock Path Skew:        0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.596ns = ( 6.096 - 2.500 ) 
    Source Clock Delay      (SCD):    3.609ns
    Clock Pessimism Removal (CPR):    0.132ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk_p rise edge)
                                                      0.000     0.000 r  
    T14                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    sysclk_p
    T14                  IBUFDS (Prop_ibufds_I_O)     0.800     0.800 r  clkin_buf/O
                         net (fo=1, routed)           1.502     2.302    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     2.379 r  clk_BUFG_inst/O
                         net (fo=8333, routed)        1.230     3.609    fir_xilinx_wrapper_inst/fir_90taps_inst/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[11].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/aclk
    SLICE_X54Y99         FDRE                                         r  fir_xilinx_wrapper_inst/fir_90taps_inst/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[11].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][14]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y99         FDRE (Prop_fdre_C_Q)         0.361     3.970 r  fir_xilinx_wrapper_inst/fir_90taps_inst/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[11].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][14]__0/Q
                         net (fo=17, routed)          1.674     5.645    fir_xilinx_wrapper_inst/fir_90taps_inst/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_madds.g_madd[11].i_madd/i_addsub_mult_add/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][14]__0[14]
    DSP48_X1Y40          DSP48E1                                      r  fir_xilinx_wrapper_inst/fir_90taps_inst/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_madds.g_madd[11].i_madd/i_addsub_mult_add/g_dsp48.g_dsp48e1.i_dsp48e1/A[20]
  -------------------------------------------------------------------    -------------------

                         (clock sysclk_p rise edge)
                                                      2.500     2.500 r  
    T14                                               0.000     2.500 r  sysclk_p (IN)
                         net (fo=0)                   0.000     2.500    sysclk_p
    T14                  IBUFDS (Prop_ibufds_I_O)     0.759     3.259 r  clkin_buf/O
                         net (fo=1, routed)           1.421     4.680    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.073     4.753 r  clk_BUFG_inst/O
                         net (fo=8333, routed)        1.343     6.096    fir_xilinx_wrapper_inst/fir_90taps_inst/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_madds.g_madd[11].i_madd/i_addsub_mult_add/aclk
    DSP48_X1Y40          DSP48E1                                      r  fir_xilinx_wrapper_inst/fir_90taps_inst/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_madds.g_madd[11].i_madd/i_addsub_mult_add/g_dsp48.g_dsp48e1.i_dsp48e1/CLK
                         clock pessimism              0.132     6.229    
                         clock uncertainty           -0.035     6.193    
    DSP48_X1Y40          DSP48E1 (Setup_dsp48e1_CLK_A[20])
                                                     -0.356     5.837    fir_xilinx_wrapper_inst/fir_90taps_inst/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_madds.g_madd[11].i_madd/i_addsub_mult_add/g_dsp48.g_dsp48e1.i_dsp48e1
  -------------------------------------------------------------------
                         required time                          5.837    
                         arrival time                          -5.645    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.193ns  (required time - arrival time)
  Source:                 fir_xilinx_wrapper_inst/fir_90taps_inst/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[11].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][14]__0/C
                            (rising edge-triggered cell FDRE clocked by sysclk_p  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            fir_xilinx_wrapper_inst/fir_90taps_inst/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_madds.g_madd[11].i_madd/i_addsub_mult_add/g_dsp48.g_dsp48e1.i_dsp48e1/A[21]
                            (rising edge-triggered cell DSP48E1 clocked by sysclk_p  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             sysclk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (sysclk_p rise@2.500ns - sysclk_p rise@0.000ns)
  Data Path Delay:        2.035ns  (logic 0.361ns (17.738%)  route 1.674ns (82.262%))
  Logic Levels:           0  
  Clock Path Skew:        0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.596ns = ( 6.096 - 2.500 ) 
    Source Clock Delay      (SCD):    3.609ns
    Clock Pessimism Removal (CPR):    0.132ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk_p rise edge)
                                                      0.000     0.000 r  
    T14                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    sysclk_p
    T14                  IBUFDS (Prop_ibufds_I_O)     0.800     0.800 r  clkin_buf/O
                         net (fo=1, routed)           1.502     2.302    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     2.379 r  clk_BUFG_inst/O
                         net (fo=8333, routed)        1.230     3.609    fir_xilinx_wrapper_inst/fir_90taps_inst/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[11].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/aclk
    SLICE_X54Y99         FDRE                                         r  fir_xilinx_wrapper_inst/fir_90taps_inst/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[11].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][14]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y99         FDRE (Prop_fdre_C_Q)         0.361     3.970 r  fir_xilinx_wrapper_inst/fir_90taps_inst/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[11].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][14]__0/Q
                         net (fo=17, routed)          1.674     5.645    fir_xilinx_wrapper_inst/fir_90taps_inst/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_madds.g_madd[11].i_madd/i_addsub_mult_add/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][14]__0[14]
    DSP48_X1Y40          DSP48E1                                      r  fir_xilinx_wrapper_inst/fir_90taps_inst/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_madds.g_madd[11].i_madd/i_addsub_mult_add/g_dsp48.g_dsp48e1.i_dsp48e1/A[21]
  -------------------------------------------------------------------    -------------------

                         (clock sysclk_p rise edge)
                                                      2.500     2.500 r  
    T14                                               0.000     2.500 r  sysclk_p (IN)
                         net (fo=0)                   0.000     2.500    sysclk_p
    T14                  IBUFDS (Prop_ibufds_I_O)     0.759     3.259 r  clkin_buf/O
                         net (fo=1, routed)           1.421     4.680    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.073     4.753 r  clk_BUFG_inst/O
                         net (fo=8333, routed)        1.343     6.096    fir_xilinx_wrapper_inst/fir_90taps_inst/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_madds.g_madd[11].i_madd/i_addsub_mult_add/aclk
    DSP48_X1Y40          DSP48E1                                      r  fir_xilinx_wrapper_inst/fir_90taps_inst/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_madds.g_madd[11].i_madd/i_addsub_mult_add/g_dsp48.g_dsp48e1.i_dsp48e1/CLK
                         clock pessimism              0.132     6.229    
                         clock uncertainty           -0.035     6.193    
    DSP48_X1Y40          DSP48E1 (Setup_dsp48e1_CLK_A[21])
                                                     -0.356     5.837    fir_xilinx_wrapper_inst/fir_90taps_inst/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_madds.g_madd[11].i_madd/i_addsub_mult_add/g_dsp48.g_dsp48e1.i_dsp48e1
  -------------------------------------------------------------------
                         required time                          5.837    
                         arrival time                          -5.645    
  -------------------------------------------------------------------
                         slack                                  0.193    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 fir_xilinx_wrapper_inst/fir_90taps_inst/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[58].g_data_buff.i_data_buf/g_buff.i_buff/gen_reg.d_reg_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sysclk_p  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            fir_xilinx_wrapper_inst/fir_90taps_inst/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[59].i_data_casc_dly/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[28][13]_srl29/D
                            (rising edge-triggered cell SRLC32E clocked by sysclk_p  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             sysclk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysclk_p rise@0.000ns - sysclk_p rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.141ns (53.888%)  route 0.121ns (46.112%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.597ns
    Clock Pessimism Removal (CPR):    0.346ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk_p rise edge)
                                                      0.000     0.000 r  
    T14                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    sysclk_p
    T14                  IBUFDS (Prop_ibufds_I_O)     0.379     0.379 r  clkin_buf/O
                         net (fo=1, routed)           0.634     1.013    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.040 r  clk_BUFG_inst/O
                         net (fo=8333, routed)        0.557     1.597    fir_xilinx_wrapper_inst/fir_90taps_inst/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[58].g_data_buff.i_data_buf/g_buff.i_buff/aclk
    SLICE_X11Y68         FDRE                                         r  fir_xilinx_wrapper_inst/fir_90taps_inst/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[58].g_data_buff.i_data_buf/g_buff.i_buff/gen_reg.d_reg_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y68         FDRE (Prop_fdre_C_Q)         0.141     1.738 r  fir_xilinx_wrapper_inst/fir_90taps_inst/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[58].g_data_buff.i_data_buf/g_buff.i_buff/gen_reg.d_reg_reg[13]/Q
                         net (fo=2, routed)           0.121     1.859    fir_xilinx_wrapper_inst/fir_90taps_inst/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[59].i_data_casc_dly/gen_reg.d_reg_reg[13]
    SLICE_X10Y69         SRLC32E                                      r  fir_xilinx_wrapper_inst/fir_90taps_inst/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[59].i_data_casc_dly/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[28][13]_srl29/D
  -------------------------------------------------------------------    -------------------

                         (clock sysclk_p rise edge)
                                                      0.000     0.000 r  
    T14                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    sysclk_p
    T14                  IBUFDS (Prop_ibufds_I_O)     0.414     0.414 r  clkin_buf/O
                         net (fo=1, routed)           0.689     1.103    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.133 r  clk_BUFG_inst/O
                         net (fo=8333, routed)        0.823     1.956    fir_xilinx_wrapper_inst/fir_90taps_inst/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[59].i_data_casc_dly/aclk
    SLICE_X10Y69         SRLC32E                                      r  fir_xilinx_wrapper_inst/fir_90taps_inst/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[59].i_data_casc_dly/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[28][13]_srl29/CLK
                         clock pessimism             -0.346     1.610    
    SLICE_X10Y69         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.793    fir_xilinx_wrapper_inst/fir_90taps_inst/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[59].i_data_casc_dly/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[28][13]_srl29
  -------------------------------------------------------------------
                         required time                         -1.793    
                         arrival time                           1.859    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 fir_xilinx_wrapper_inst/fir_90taps_inst/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[56].g_data_buff.i_data_buf/g_buff.i_buff/gen_reg.d_reg_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sysclk_p  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            fir_xilinx_wrapper_inst/fir_90taps_inst/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[57].i_data_casc_dly/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[30][9]_srl31/D
                            (rising edge-triggered cell SRLC32E clocked by sysclk_p  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             sysclk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysclk_p rise@0.000ns - sysclk_p rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.141ns (53.297%)  route 0.124ns (46.703%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.595ns
    Clock Pessimism Removal (CPR):    0.346ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk_p rise edge)
                                                      0.000     0.000 r  
    T14                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    sysclk_p
    T14                  IBUFDS (Prop_ibufds_I_O)     0.379     0.379 r  clkin_buf/O
                         net (fo=1, routed)           0.634     1.013    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.040 r  clk_BUFG_inst/O
                         net (fo=8333, routed)        0.555     1.595    fir_xilinx_wrapper_inst/fir_90taps_inst/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[56].g_data_buff.i_data_buf/g_buff.i_buff/aclk
    SLICE_X9Y70          FDRE                                         r  fir_xilinx_wrapper_inst/fir_90taps_inst/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[56].g_data_buff.i_data_buf/g_buff.i_buff/gen_reg.d_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y70          FDRE (Prop_fdre_C_Q)         0.141     1.736 r  fir_xilinx_wrapper_inst/fir_90taps_inst/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[56].g_data_buff.i_data_buf/g_buff.i_buff/gen_reg.d_reg_reg[9]/Q
                         net (fo=2, routed)           0.124     1.859    fir_xilinx_wrapper_inst/fir_90taps_inst/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[57].i_data_casc_dly/gen_reg.d_reg_reg[9]
    SLICE_X8Y69          SRLC32E                                      r  fir_xilinx_wrapper_inst/fir_90taps_inst/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[57].i_data_casc_dly/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[30][9]_srl31/D
  -------------------------------------------------------------------    -------------------

                         (clock sysclk_p rise edge)
                                                      0.000     0.000 r  
    T14                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    sysclk_p
    T14                  IBUFDS (Prop_ibufds_I_O)     0.414     0.414 r  clkin_buf/O
                         net (fo=1, routed)           0.689     1.103    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.133 r  clk_BUFG_inst/O
                         net (fo=8333, routed)        0.823     1.956    fir_xilinx_wrapper_inst/fir_90taps_inst/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[57].i_data_casc_dly/aclk
    SLICE_X8Y69          SRLC32E                                      r  fir_xilinx_wrapper_inst/fir_90taps_inst/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[57].i_data_casc_dly/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[30][9]_srl31/CLK
                         clock pessimism             -0.346     1.610    
    SLICE_X8Y69          SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.793    fir_xilinx_wrapper_inst/fir_90taps_inst/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[57].i_data_casc_dly/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[30][9]_srl31
  -------------------------------------------------------------------
                         required time                         -1.793    
                         arrival time                           1.859    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 fir_xilinx_wrapper_inst/fir_90taps_inst/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[56].g_data_buff.i_data_buf/g_buff.i_buff/gen_reg.d_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sysclk_p  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            fir_xilinx_wrapper_inst/fir_90taps_inst/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[57].i_data_casc_dly/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[30][3]_srl31/D
                            (rising edge-triggered cell SRLC32E clocked by sysclk_p  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             sysclk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysclk_p rise@0.000ns - sysclk_p rise@0.000ns)
  Data Path Delay:        0.207ns  (logic 0.141ns (68.094%)  route 0.066ns (31.906%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.631ns
    Clock Pessimism Removal (CPR):    0.350ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk_p rise edge)
                                                      0.000     0.000 r  
    T14                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    sysclk_p
    T14                  IBUFDS (Prop_ibufds_I_O)     0.379     0.379 r  clkin_buf/O
                         net (fo=1, routed)           0.634     1.013    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.040 r  clk_BUFG_inst/O
                         net (fo=8333, routed)        0.591     1.631    fir_xilinx_wrapper_inst/fir_90taps_inst/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[56].g_data_buff.i_data_buf/g_buff.i_buff/aclk
    SLICE_X7Y53          FDRE                                         r  fir_xilinx_wrapper_inst/fir_90taps_inst/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[56].g_data_buff.i_data_buf/g_buff.i_buff/gen_reg.d_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y53          FDRE (Prop_fdre_C_Q)         0.141     1.772 r  fir_xilinx_wrapper_inst/fir_90taps_inst/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[56].g_data_buff.i_data_buf/g_buff.i_buff/gen_reg.d_reg_reg[3]/Q
                         net (fo=2, routed)           0.066     1.838    fir_xilinx_wrapper_inst/fir_90taps_inst/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[57].i_data_casc_dly/gen_reg.d_reg_reg[3]
    SLICE_X6Y53          SRLC32E                                      r  fir_xilinx_wrapper_inst/fir_90taps_inst/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[57].i_data_casc_dly/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[30][3]_srl31/D
  -------------------------------------------------------------------    -------------------

                         (clock sysclk_p rise edge)
                                                      0.000     0.000 r  
    T14                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    sysclk_p
    T14                  IBUFDS (Prop_ibufds_I_O)     0.414     0.414 r  clkin_buf/O
                         net (fo=1, routed)           0.689     1.103    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.133 r  clk_BUFG_inst/O
                         net (fo=8333, routed)        0.861     1.994    fir_xilinx_wrapper_inst/fir_90taps_inst/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[57].i_data_casc_dly/aclk
    SLICE_X6Y53          SRLC32E                                      r  fir_xilinx_wrapper_inst/fir_90taps_inst/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[57].i_data_casc_dly/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[30][3]_srl31/CLK
                         clock pessimism             -0.350     1.644    
    SLICE_X6Y53          SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.117     1.761    fir_xilinx_wrapper_inst/fir_90taps_inst/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[57].i_data_casc_dly/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[30][3]_srl31
  -------------------------------------------------------------------
                         required time                         -1.761    
                         arrival time                           1.838    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 fir_xilinx_wrapper_inst/fir_90taps_inst/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[57].g_data_buff.i_data_buf/g_buff.i_buff/gen_reg.d_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sysclk_p  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            fir_xilinx_wrapper_inst/fir_90taps_inst/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[58].i_data_casc_dly/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[29][2]_srl30/D
                            (rising edge-triggered cell SRLC32E clocked by sysclk_p  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             sysclk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysclk_p rise@0.000ns - sysclk_p rise@0.000ns)
  Data Path Delay:        0.207ns  (logic 0.141ns (68.094%)  route 0.066ns (31.906%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.600ns
    Clock Pessimism Removal (CPR):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk_p rise edge)
                                                      0.000     0.000 r  
    T14                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    sysclk_p
    T14                  IBUFDS (Prop_ibufds_I_O)     0.379     0.379 r  clkin_buf/O
                         net (fo=1, routed)           0.634     1.013    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.040 r  clk_BUFG_inst/O
                         net (fo=8333, routed)        0.560     1.600    fir_xilinx_wrapper_inst/fir_90taps_inst/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[57].g_data_buff.i_data_buf/g_buff.i_buff/aclk
    SLICE_X9Y65          FDRE                                         r  fir_xilinx_wrapper_inst/fir_90taps_inst/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[57].g_data_buff.i_data_buf/g_buff.i_buff/gen_reg.d_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y65          FDRE (Prop_fdre_C_Q)         0.141     1.741 r  fir_xilinx_wrapper_inst/fir_90taps_inst/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[57].g_data_buff.i_data_buf/g_buff.i_buff/gen_reg.d_reg_reg[2]/Q
                         net (fo=2, routed)           0.066     1.807    fir_xilinx_wrapper_inst/fir_90taps_inst/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[58].i_data_casc_dly/gen_reg.d_reg_reg[2]
    SLICE_X8Y65          SRLC32E                                      r  fir_xilinx_wrapper_inst/fir_90taps_inst/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[58].i_data_casc_dly/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[29][2]_srl30/D
  -------------------------------------------------------------------    -------------------

                         (clock sysclk_p rise edge)
                                                      0.000     0.000 r  
    T14                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    sysclk_p
    T14                  IBUFDS (Prop_ibufds_I_O)     0.414     0.414 r  clkin_buf/O
                         net (fo=1, routed)           0.689     1.103    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.133 r  clk_BUFG_inst/O
                         net (fo=8333, routed)        0.827     1.960    fir_xilinx_wrapper_inst/fir_90taps_inst/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[58].i_data_casc_dly/aclk
    SLICE_X8Y65          SRLC32E                                      r  fir_xilinx_wrapper_inst/fir_90taps_inst/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[58].i_data_casc_dly/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[29][2]_srl30/CLK
                         clock pessimism             -0.347     1.613    
    SLICE_X8Y65          SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.117     1.730    fir_xilinx_wrapper_inst/fir_90taps_inst/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[58].i_data_casc_dly/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[29][2]_srl30
  -------------------------------------------------------------------
                         required time                         -1.730    
                         arrival time                           1.807    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 fir_xilinx_wrapper_inst/fir_90taps_inst/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[58].g_data_buff.i_data_buf/g_buff.i_buff/gen_reg.d_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sysclk_p  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            fir_xilinx_wrapper_inst/fir_90taps_inst/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[59].i_data_casc_dly/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[28][4]_srl29/D
                            (rising edge-triggered cell SRLC32E clocked by sysclk_p  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             sysclk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysclk_p rise@0.000ns - sysclk_p rise@0.000ns)
  Data Path Delay:        0.207ns  (logic 0.141ns (68.062%)  route 0.066ns (31.938%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.996ns
    Source Clock Delay      (SCD):    1.633ns
    Clock Pessimism Removal (CPR):    0.350ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk_p rise edge)
                                                      0.000     0.000 r  
    T14                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    sysclk_p
    T14                  IBUFDS (Prop_ibufds_I_O)     0.379     0.379 r  clkin_buf/O
                         net (fo=1, routed)           0.634     1.013    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.040 r  clk_BUFG_inst/O
                         net (fo=8333, routed)        0.593     1.633    fir_xilinx_wrapper_inst/fir_90taps_inst/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[58].g_data_buff.i_data_buf/g_buff.i_buff/aclk
    SLICE_X3Y53          FDRE                                         r  fir_xilinx_wrapper_inst/fir_90taps_inst/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[58].g_data_buff.i_data_buf/g_buff.i_buff/gen_reg.d_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y53          FDRE (Prop_fdre_C_Q)         0.141     1.774 r  fir_xilinx_wrapper_inst/fir_90taps_inst/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[58].g_data_buff.i_data_buf/g_buff.i_buff/gen_reg.d_reg_reg[4]/Q
                         net (fo=2, routed)           0.066     1.840    fir_xilinx_wrapper_inst/fir_90taps_inst/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[59].i_data_casc_dly/gen_reg.d_reg_reg[4]
    SLICE_X2Y53          SRLC32E                                      r  fir_xilinx_wrapper_inst/fir_90taps_inst/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[59].i_data_casc_dly/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[28][4]_srl29/D
  -------------------------------------------------------------------    -------------------

                         (clock sysclk_p rise edge)
                                                      0.000     0.000 r  
    T14                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    sysclk_p
    T14                  IBUFDS (Prop_ibufds_I_O)     0.414     0.414 r  clkin_buf/O
                         net (fo=1, routed)           0.689     1.103    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.133 r  clk_BUFG_inst/O
                         net (fo=8333, routed)        0.863     1.996    fir_xilinx_wrapper_inst/fir_90taps_inst/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[59].i_data_casc_dly/aclk
    SLICE_X2Y53          SRLC32E                                      r  fir_xilinx_wrapper_inst/fir_90taps_inst/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[59].i_data_casc_dly/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[28][4]_srl29/CLK
                         clock pessimism             -0.350     1.646    
    SLICE_X2Y53          SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.117     1.763    fir_xilinx_wrapper_inst/fir_90taps_inst/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[59].i_data_casc_dly/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[28][4]_srl29
  -------------------------------------------------------------------
                         required time                         -1.763    
                         arrival time                           1.840    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 fir_xilinx_wrapper_inst/fir_90taps_inst/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[11].g_data_buff.i_data_buf/g_buff.i_buff/gen_reg.d_reg_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sysclk_p  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            fir_xilinx_wrapper_inst/fir_90taps_inst/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[12].g_data_buff.i_data_buf/g_buff.i_buff/gen_reg.d_reg_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sysclk_p  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             sysclk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysclk_p rise@0.000ns - sysclk_p rise@0.000ns)
  Data Path Delay:        0.411ns  (logic 0.141ns (34.293%)  route 0.270ns (65.707%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.595ns
    Clock Pessimism Removal (CPR):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk_p rise edge)
                                                      0.000     0.000 r  
    T14                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    sysclk_p
    T14                  IBUFDS (Prop_ibufds_I_O)     0.379     0.379 r  clkin_buf/O
                         net (fo=1, routed)           0.634     1.013    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.040 r  clk_BUFG_inst/O
                         net (fo=8333, routed)        0.555     1.595    fir_xilinx_wrapper_inst/fir_90taps_inst/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[11].g_data_buff.i_data_buf/g_buff.i_buff/aclk
    SLICE_X15Y79         FDRE                                         r  fir_xilinx_wrapper_inst/fir_90taps_inst/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[11].g_data_buff.i_data_buf/g_buff.i_buff/gen_reg.d_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y79         FDRE (Prop_fdre_C_Q)         0.141     1.736 r  fir_xilinx_wrapper_inst/fir_90taps_inst/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[11].g_data_buff.i_data_buf/g_buff.i_buff/gen_reg.d_reg_reg[11]/Q
                         net (fo=2, routed)           0.270     2.006    fir_xilinx_wrapper_inst/fir_90taps_inst/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[12].g_data_buff.i_data_buf/g_buff.i_buff/gen_reg.d_reg_reg[11]_1
    SLICE_X41Y78         FDRE                                         r  fir_xilinx_wrapper_inst/fir_90taps_inst/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[12].g_data_buff.i_data_buf/g_buff.i_buff/gen_reg.d_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysclk_p rise edge)
                                                      0.000     0.000 r  
    T14                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    sysclk_p
    T14                  IBUFDS (Prop_ibufds_I_O)     0.414     0.414 r  clkin_buf/O
                         net (fo=1, routed)           0.689     1.103    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.133 r  clk_BUFG_inst/O
                         net (fo=8333, routed)        0.819     1.951    fir_xilinx_wrapper_inst/fir_90taps_inst/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[12].g_data_buff.i_data_buf/g_buff.i_buff/aclk
    SLICE_X41Y78         FDRE                                         r  fir_xilinx_wrapper_inst/fir_90taps_inst/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[12].g_data_buff.i_data_buf/g_buff.i_buff/gen_reg.d_reg_reg[11]/C
                         clock pessimism             -0.097     1.854    
    SLICE_X41Y78         FDRE (Hold_fdre_C_D)         0.070     1.924    fir_xilinx_wrapper_inst/fir_90taps_inst/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[12].g_data_buff.i_data_buf/g_buff.i_buff/gen_reg.d_reg_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.924    
                         arrival time                           2.006    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 fir_xilinx_wrapper_inst/fir_90taps_inst/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[22].g_data_buff.i_data_buf/g_buff.i_buff/gen_reg.d_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sysclk_p  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            fir_xilinx_wrapper_inst/fir_90taps_inst/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[23].i_data_casc_dly/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[31][4]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by sysclk_p  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             sysclk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysclk_p rise@0.000ns - sysclk_p rise@0.000ns)
  Data Path Delay:        0.456ns  (logic 0.141ns (30.952%)  route 0.315ns (69.048%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.603ns
    Clock Pessimism Removal (CPR):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk_p rise edge)
                                                      0.000     0.000 r  
    T14                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    sysclk_p
    T14                  IBUFDS (Prop_ibufds_I_O)     0.379     0.379 r  clkin_buf/O
                         net (fo=1, routed)           0.634     1.013    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.040 r  clk_BUFG_inst/O
                         net (fo=8333, routed)        0.563     1.603    fir_xilinx_wrapper_inst/fir_90taps_inst/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[22].g_data_buff.i_data_buf/g_buff.i_buff/aclk
    SLICE_X13Y59         FDRE                                         r  fir_xilinx_wrapper_inst/fir_90taps_inst/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[22].g_data_buff.i_data_buf/g_buff.i_buff/gen_reg.d_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y59         FDRE (Prop_fdre_C_Q)         0.141     1.744 r  fir_xilinx_wrapper_inst/fir_90taps_inst/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[22].g_data_buff.i_data_buf/g_buff.i_buff/gen_reg.d_reg_reg[4]/Q
                         net (fo=2, routed)           0.315     2.058    fir_xilinx_wrapper_inst/fir_90taps_inst/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[23].i_data_casc_dly/gen_reg.d_reg_reg[4]
    SLICE_X38Y59         SRLC32E                                      r  fir_xilinx_wrapper_inst/fir_90taps_inst/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[23].i_data_casc_dly/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[31][4]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock sysclk_p rise edge)
                                                      0.000     0.000 r  
    T14                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    sysclk_p
    T14                  IBUFDS (Prop_ibufds_I_O)     0.414     0.414 r  clkin_buf/O
                         net (fo=1, routed)           0.689     1.103    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.133 r  clk_BUFG_inst/O
                         net (fo=8333, routed)        0.828     1.961    fir_xilinx_wrapper_inst/fir_90taps_inst/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[23].i_data_casc_dly/aclk
    SLICE_X38Y59         SRLC32E                                      r  fir_xilinx_wrapper_inst/fir_90taps_inst/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[23].i_data_casc_dly/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[31][4]_srl32/CLK
                         clock pessimism             -0.097     1.864    
    SLICE_X38Y59         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.109     1.973    fir_xilinx_wrapper_inst/fir_90taps_inst/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[23].i_data_casc_dly/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[31][4]_srl32
  -------------------------------------------------------------------
                         required time                         -1.973    
                         arrival time                           2.058    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 fir_xilinx_wrapper_inst/fir_90taps_inst/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[65].g_data_buff.i_data_buf/g_buff.i_buff/gen_reg.d_reg_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sysclk_p  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            fir_xilinx_wrapper_inst/fir_90taps_inst/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[66].i_data_casc_dly/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[21][12]_srl22/D
                            (rising edge-triggered cell SRLC32E clocked by sysclk_p  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             sysclk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysclk_p rise@0.000ns - sysclk_p rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.141ns (45.576%)  route 0.168ns (54.424%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    1.633ns
    Clock Pessimism Removal (CPR):    0.326ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk_p rise edge)
                                                      0.000     0.000 r  
    T14                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    sysclk_p
    T14                  IBUFDS (Prop_ibufds_I_O)     0.379     0.379 r  clkin_buf/O
                         net (fo=1, routed)           0.634     1.013    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.040 r  clk_BUFG_inst/O
                         net (fo=8333, routed)        0.593     1.633    fir_xilinx_wrapper_inst/fir_90taps_inst/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[65].g_data_buff.i_data_buf/g_buff.i_buff/aclk
    SLICE_X7Y45          FDRE                                         r  fir_xilinx_wrapper_inst/fir_90taps_inst/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[65].g_data_buff.i_data_buf/g_buff.i_buff/gen_reg.d_reg_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y45          FDRE (Prop_fdre_C_Q)         0.141     1.774 r  fir_xilinx_wrapper_inst/fir_90taps_inst/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[65].g_data_buff.i_data_buf/g_buff.i_buff/gen_reg.d_reg_reg[12]/Q
                         net (fo=2, routed)           0.168     1.942    fir_xilinx_wrapper_inst/fir_90taps_inst/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[66].i_data_casc_dly/gen_reg.d_reg_reg[12]
    SLICE_X2Y45          SRLC32E                                      r  fir_xilinx_wrapper_inst/fir_90taps_inst/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[66].i_data_casc_dly/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[21][12]_srl22/D
  -------------------------------------------------------------------    -------------------

                         (clock sysclk_p rise edge)
                                                      0.000     0.000 r  
    T14                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    sysclk_p
    T14                  IBUFDS (Prop_ibufds_I_O)     0.414     0.414 r  clkin_buf/O
                         net (fo=1, routed)           0.689     1.103    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.133 r  clk_BUFG_inst/O
                         net (fo=8333, routed)        0.866     1.998    fir_xilinx_wrapper_inst/fir_90taps_inst/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[66].i_data_casc_dly/aclk
    SLICE_X2Y45          SRLC32E                                      r  fir_xilinx_wrapper_inst/fir_90taps_inst/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[66].i_data_casc_dly/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[21][12]_srl22/CLK
                         clock pessimism             -0.326     1.672    
    SLICE_X2Y45          SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.855    fir_xilinx_wrapper_inst/fir_90taps_inst/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[66].i_data_casc_dly/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[21][12]_srl22
  -------------------------------------------------------------------
                         required time                         -1.855    
                         arrival time                           1.942    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 fir_xilinx_wrapper_inst/fir_90taps_inst/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[27].g_data_buff.i_data_buf/g_buff.i_buff/gen_reg.d_reg_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sysclk_p  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            fir_xilinx_wrapper_inst/fir_90taps_inst/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[28].i_data_casc_dly/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[31][9]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by sysclk_p  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             sysclk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysclk_p rise@0.000ns - sysclk_p rise@0.000ns)
  Data Path Delay:        0.467ns  (logic 0.141ns (30.221%)  route 0.326ns (69.779%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.607ns
    Clock Pessimism Removal (CPR):    0.092ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk_p rise edge)
                                                      0.000     0.000 r  
    T14                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    sysclk_p
    T14                  IBUFDS (Prop_ibufds_I_O)     0.379     0.379 r  clkin_buf/O
                         net (fo=1, routed)           0.634     1.013    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.040 r  clk_BUFG_inst/O
                         net (fo=8333, routed)        0.567     1.607    fir_xilinx_wrapper_inst/fir_90taps_inst/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[27].g_data_buff.i_data_buf/g_buff.i_buff/aclk
    SLICE_X13Y49         FDRE                                         r  fir_xilinx_wrapper_inst/fir_90taps_inst/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[27].g_data_buff.i_data_buf/g_buff.i_buff/gen_reg.d_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y49         FDRE (Prop_fdre_C_Q)         0.141     1.748 r  fir_xilinx_wrapper_inst/fir_90taps_inst/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[27].g_data_buff.i_data_buf/g_buff.i_buff/gen_reg.d_reg_reg[9]/Q
                         net (fo=2, routed)           0.326     2.073    fir_xilinx_wrapper_inst/fir_90taps_inst/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[28].i_data_casc_dly/gen_reg.d_reg_reg[9]
    SLICE_X38Y53         SRLC32E                                      r  fir_xilinx_wrapper_inst/fir_90taps_inst/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[28].i_data_casc_dly/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[31][9]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock sysclk_p rise edge)
                                                      0.000     0.000 r  
    T14                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    sysclk_p
    T14                  IBUFDS (Prop_ibufds_I_O)     0.414     0.414 r  clkin_buf/O
                         net (fo=1, routed)           0.689     1.103    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.133 r  clk_BUFG_inst/O
                         net (fo=8333, routed)        0.829     1.962    fir_xilinx_wrapper_inst/fir_90taps_inst/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[28].i_data_casc_dly/aclk
    SLICE_X38Y53         SRLC32E                                      r  fir_xilinx_wrapper_inst/fir_90taps_inst/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[28].i_data_casc_dly/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[31][9]_srl32/CLK
                         clock pessimism             -0.092     1.870    
    SLICE_X38Y53         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.115     1.985    fir_xilinx_wrapper_inst/fir_90taps_inst/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[28].i_data_casc_dly/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[31][9]_srl32
  -------------------------------------------------------------------
                         required time                         -1.985    
                         arrival time                           2.073    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 fir_xilinx_wrapper_inst/fir_90taps_inst/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[27].g_data_buff.i_data_buf/g_buff.i_buff/gen_reg.d_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sysclk_p  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            fir_xilinx_wrapper_inst/fir_90taps_inst/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[28].i_data_casc_dly/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[31][3]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by sysclk_p  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             sysclk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysclk_p rise@0.000ns - sysclk_p rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.141ns (45.837%)  route 0.167ns (54.163%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.603ns
    Clock Pessimism Removal (CPR):    0.326ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk_p rise edge)
                                                      0.000     0.000 r  
    T14                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    sysclk_p
    T14                  IBUFDS (Prop_ibufds_I_O)     0.379     0.379 r  clkin_buf/O
                         net (fo=1, routed)           0.634     1.013    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.040 r  clk_BUFG_inst/O
                         net (fo=8333, routed)        0.563     1.603    fir_xilinx_wrapper_inst/fir_90taps_inst/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[27].g_data_buff.i_data_buf/g_buff.i_buff/aclk
    SLICE_X31Y46         FDRE                                         r  fir_xilinx_wrapper_inst/fir_90taps_inst/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[27].g_data_buff.i_data_buf/g_buff.i_buff/gen_reg.d_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y46         FDRE (Prop_fdre_C_Q)         0.141     1.744 r  fir_xilinx_wrapper_inst/fir_90taps_inst/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[27].g_data_buff.i_data_buf/g_buff.i_buff/gen_reg.d_reg_reg[3]/Q
                         net (fo=2, routed)           0.167     1.910    fir_xilinx_wrapper_inst/fir_90taps_inst/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[28].i_data_casc_dly/gen_reg.d_reg_reg[3]
    SLICE_X34Y45         SRLC32E                                      r  fir_xilinx_wrapper_inst/fir_90taps_inst/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[28].i_data_casc_dly/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[31][3]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock sysclk_p rise edge)
                                                      0.000     0.000 r  
    T14                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    sysclk_p
    T14                  IBUFDS (Prop_ibufds_I_O)     0.414     0.414 r  clkin_buf/O
                         net (fo=1, routed)           0.689     1.103    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.133 r  clk_BUFG_inst/O
                         net (fo=8333, routed)        0.831     1.963    fir_xilinx_wrapper_inst/fir_90taps_inst/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[28].i_data_casc_dly/aclk
    SLICE_X34Y45         SRLC32E                                      r  fir_xilinx_wrapper_inst/fir_90taps_inst/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[28].i_data_casc_dly/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[31][3]_srl32/CLK
                         clock pessimism             -0.326     1.637    
    SLICE_X34Y45         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.820    fir_xilinx_wrapper_inst/fir_90taps_inst/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[28].i_data_casc_dly/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[31][3]_srl32
  -------------------------------------------------------------------
                         required time                         -1.820    
                         arrival time                           1.910    
  -------------------------------------------------------------------
                         slack                                  0.091    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sysclk_p
Waveform(ns):       { 0.000 1.250 }
Period(ns):         2.500
Sources:            { sysclk_p }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I       n/a            1.592         2.500       0.908      BUFGCTRL_X0Y0  clk_BUFG_inst/I
Min Period        n/a     DSP48E1/CLK  n/a            1.590         2.500       0.910      DSP48_X1Y37    fir_xilinx_wrapper_inst/fir_90taps_inst/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_madds.g_madd[14].i_madd/i_addsub_mult_add/g_dsp48.g_dsp48e1.i_dsp48e1/CLK
Min Period        n/a     DSP48E1/CLK  n/a            1.590         2.500       0.910      DSP48_X1Y50    fir_xilinx_wrapper_inst/fir_90taps_inst/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_madds.g_madd[1].i_madd/i_addsub_mult_add/g_dsp48.g_dsp48e1.i_dsp48e1/CLK
Min Period        n/a     DSP48E1/CLK  n/a            1.590         2.500       0.910      DSP48_X1Y26    fir_xilinx_wrapper_inst/fir_90taps_inst/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_madds.g_madd[25].i_madd/i_addsub_mult_add/g_dsp48.g_dsp48e1.i_dsp48e1/CLK
Min Period        n/a     DSP48E1/CLK  n/a            1.590         2.500       0.910      DSP48_X0Y59    fir_xilinx_wrapper_inst/fir_90taps_inst/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_madds.g_madd[30].i_madd/i_addsub_mult_add/g_dsp48.g_dsp48e1.i_dsp48e1/CLK
Min Period        n/a     DSP48E1/CLK  n/a            1.590         2.500       0.910      DSP48_X0Y53    fir_xilinx_wrapper_inst/fir_90taps_inst/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_madds.g_madd[36].i_madd/i_addsub_mult_add/g_dsp48.g_dsp48e1.i_dsp48e1/CLK
Min Period        n/a     DSP48E1/CLK  n/a            1.590         2.500       0.910      DSP48_X0Y48    fir_xilinx_wrapper_inst/fir_90taps_inst/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_madds.g_madd[41].i_madd/i_addsub_mult_add/g_dsp48.g_dsp48e1.i_dsp48e1/CLK
Min Period        n/a     DSP48E1/CLK  n/a            1.590         2.500       0.910      DSP48_X0Y42    fir_xilinx_wrapper_inst/fir_90taps_inst/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_madds.g_madd[47].i_madd/i_addsub_mult_add/g_dsp48.g_dsp48e1.i_dsp48e1/CLK
Min Period        n/a     DSP48E1/CLK  n/a            1.590         2.500       0.910      DSP48_X0Y37    fir_xilinx_wrapper_inst/fir_90taps_inst/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_madds.g_madd[52].i_madd/i_addsub_mult_add/g_dsp48.g_dsp48e1.i_dsp48e1/CLK
Min Period        n/a     DSP48E1/CLK  n/a            1.590         2.500       0.910      DSP48_X0Y31    fir_xilinx_wrapper_inst/fir_90taps_inst/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_madds.g_madd[58].i_madd/i_addsub_mult_add/g_dsp48.g_dsp48e1.i_dsp48e1/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.770         1.250       0.480      SLICE_X30Y68   fir_xilinx_wrapper_inst/fir_90taps_inst/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[17].i_data_casc_dly/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[31][1]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.770         1.250       0.480      SLICE_X30Y81   fir_xilinx_wrapper_inst/fir_90taps_inst/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[17].i_data_casc_dly/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[31][8]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.770         1.250       0.480      SLICE_X30Y68   fir_xilinx_wrapper_inst/fir_90taps_inst/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[17].i_data_casc_dly/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[63][1]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.770         1.250       0.480      SLICE_X30Y81   fir_xilinx_wrapper_inst/fir_90taps_inst/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[17].i_data_casc_dly/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[63][8]_srl32/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.770         1.250       0.480      SLICE_X30Y68   fir_xilinx_wrapper_inst/fir_90taps_inst/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[17].i_data_casc_dly/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[74][1]_srl11/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.770         1.250       0.480      SLICE_X30Y81   fir_xilinx_wrapper_inst/fir_90taps_inst/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[17].i_data_casc_dly/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[74][8]_srl11/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.770         1.250       0.480      SLICE_X10Y77   fir_xilinx_wrapper_inst/fir_90taps_inst/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[41].i_data_casc_dly/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[31][2]_srl32/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.770         1.250       0.480      SLICE_X10Y77   fir_xilinx_wrapper_inst/fir_90taps_inst/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[41].i_data_casc_dly/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[46][2]_srl15/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.770         1.250       0.480      SLICE_X2Y77    fir_xilinx_wrapper_inst/fir_90taps_inst/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[50].i_data_casc_dly/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[31][10]_srl32/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.770         1.250       0.480      SLICE_X2Y77    fir_xilinx_wrapper_inst/fir_90taps_inst/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[50].i_data_casc_dly/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[37][10]_srl6/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.770         1.250       0.480      SLICE_X52Y89   fir_xilinx_wrapper_inst/fir_90taps_inst/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[10].i_data_casc_dly/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[31][5]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.770         1.250       0.480      SLICE_X52Y89   fir_xilinx_wrapper_inst/fir_90taps_inst/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[10].i_data_casc_dly/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[63][5]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.770         1.250       0.480      SLICE_X52Y89   fir_xilinx_wrapper_inst/fir_90taps_inst/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[10].i_data_casc_dly/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[81][5]_srl18/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.770         1.250       0.480      SLICE_X42Y83   fir_xilinx_wrapper_inst/fir_90taps_inst/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[12].i_data_casc_dly/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[31][6]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.770         1.250       0.480      SLICE_X42Y83   fir_xilinx_wrapper_inst/fir_90taps_inst/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[12].i_data_casc_dly/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[63][6]_srl32/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.770         1.250       0.480      SLICE_X42Y83   fir_xilinx_wrapper_inst/fir_90taps_inst/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[12].i_data_casc_dly/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[79][6]_srl16/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.770         1.250       0.480      SLICE_X52Y79   fir_xilinx_wrapper_inst/fir_90taps_inst/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[13].i_data_casc_dly/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[31][2]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.770         1.250       0.480      SLICE_X46Y83   fir_xilinx_wrapper_inst/fir_90taps_inst/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[13].i_data_casc_dly/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[31][9]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.770         1.250       0.480      SLICE_X52Y79   fir_xilinx_wrapper_inst/fir_90taps_inst/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[13].i_data_casc_dly/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[63][2]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.770         1.250       0.480      SLICE_X46Y83   fir_xilinx_wrapper_inst/fir_90taps_inst/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[13].i_data_casc_dly/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[63][9]_srl32/CLK



