============================================================
  Generated by:           Genus(TM) Synthesis Solution 18.10-p003_1
  Generated on:           Mar 02 2021  04:56:32 pm
  Module:                 ADC_SAR1
  Operating conditions:   slow (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================


Path 1: VIOLATED (-16 ps) Setup Check with Pin temp_reg[0]/CK->D
          Group: clk
     Startpoint: (R) state_reg[1]/CK
          Clock: (R) clk
       Endpoint: (F) temp_reg[0]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     900            0     
                                              
             Setup:-      98                  
       Uncertainty:-      28                  
     Required Time:=     774                  
      Launch Clock:-       0                  
         Data Path:-     790                  
             Slack:=     -16                  

#----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                      (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------
  state_reg[1]/CK -       -     R     (arrival)     26    -     0     -       0    (-,-) 
  state_reg[1]/Q  -       CK->Q F     DFFQX4        13 42.8    99   385     385    (-,-) 
  g13530__7675/Y  -       B->Y  F     CLKAND2X6      3  7.1    36   122     507    (-,-) 
  g13505__1786/Y  -       B->Y  F     OR2X1          3  4.9    68   147     654    (-,-) 
  g13472__6083/Y  -       A->Y  R     NAND2XL        1  2.8    65    71     726    (-,-) 
  g13469__3772/Y  -       B0->Y F     OAI21X1        1  1.6    60    65     790    (-,-) 
  temp_reg[0]/D   -       -     F     DFFQX4         1    -     -     0     790    (-,-) 
#----------------------------------------------------------------------------------------

