
Transmission_FW.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000048e0  080000c0  080000c0  000100c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000038  080049a0  080049a0  000149a0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080049d8  080049d8  00020084  2**0
                  CONTENTS
  4 .ARM          00000000  080049d8  080049d8  00020084  2**0
                  CONTENTS
  5 .preinit_array 00000000  080049d8  080049d8  00020084  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080049d8  080049d8  000149d8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080049dc  080049dc  000149dc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000084  20000000  080049e0  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000002f0  20000084  08004a64  00020084  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000374  08004a64  00020374  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  00020084  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  000200ac  2**0
                  CONTENTS, READONLY
 13 .debug_info   00010ea2  00000000  00000000  000200ef  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 000023aa  00000000  00000000  00030f91  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000f40  00000000  00000000  00033340  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000c13  00000000  00000000  00034280  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0001317e  00000000  00000000  00034e93  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   000126d9  00000000  00000000  00048011  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    0007372c  00000000  00000000  0005a6ea  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  0000378c  00000000  00000000  000cde18  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000006a  00000000  00000000  000d15a4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	; (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	; (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	; (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	20000084 	.word	0x20000084
 80000e0:	00000000 	.word	0x00000000
 80000e4:	08004988 	.word	0x08004988

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	; (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	; (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	; (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			; (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	20000088 	.word	0x20000088
 8000104:	08004988 	.word	0x08004988

08000108 <__udivsi3>:
 8000108:	2200      	movs	r2, #0
 800010a:	0843      	lsrs	r3, r0, #1
 800010c:	428b      	cmp	r3, r1
 800010e:	d374      	bcc.n	80001fa <__udivsi3+0xf2>
 8000110:	0903      	lsrs	r3, r0, #4
 8000112:	428b      	cmp	r3, r1
 8000114:	d35f      	bcc.n	80001d6 <__udivsi3+0xce>
 8000116:	0a03      	lsrs	r3, r0, #8
 8000118:	428b      	cmp	r3, r1
 800011a:	d344      	bcc.n	80001a6 <__udivsi3+0x9e>
 800011c:	0b03      	lsrs	r3, r0, #12
 800011e:	428b      	cmp	r3, r1
 8000120:	d328      	bcc.n	8000174 <__udivsi3+0x6c>
 8000122:	0c03      	lsrs	r3, r0, #16
 8000124:	428b      	cmp	r3, r1
 8000126:	d30d      	bcc.n	8000144 <__udivsi3+0x3c>
 8000128:	22ff      	movs	r2, #255	; 0xff
 800012a:	0209      	lsls	r1, r1, #8
 800012c:	ba12      	rev	r2, r2
 800012e:	0c03      	lsrs	r3, r0, #16
 8000130:	428b      	cmp	r3, r1
 8000132:	d302      	bcc.n	800013a <__udivsi3+0x32>
 8000134:	1212      	asrs	r2, r2, #8
 8000136:	0209      	lsls	r1, r1, #8
 8000138:	d065      	beq.n	8000206 <__udivsi3+0xfe>
 800013a:	0b03      	lsrs	r3, r0, #12
 800013c:	428b      	cmp	r3, r1
 800013e:	d319      	bcc.n	8000174 <__udivsi3+0x6c>
 8000140:	e000      	b.n	8000144 <__udivsi3+0x3c>
 8000142:	0a09      	lsrs	r1, r1, #8
 8000144:	0bc3      	lsrs	r3, r0, #15
 8000146:	428b      	cmp	r3, r1
 8000148:	d301      	bcc.n	800014e <__udivsi3+0x46>
 800014a:	03cb      	lsls	r3, r1, #15
 800014c:	1ac0      	subs	r0, r0, r3
 800014e:	4152      	adcs	r2, r2
 8000150:	0b83      	lsrs	r3, r0, #14
 8000152:	428b      	cmp	r3, r1
 8000154:	d301      	bcc.n	800015a <__udivsi3+0x52>
 8000156:	038b      	lsls	r3, r1, #14
 8000158:	1ac0      	subs	r0, r0, r3
 800015a:	4152      	adcs	r2, r2
 800015c:	0b43      	lsrs	r3, r0, #13
 800015e:	428b      	cmp	r3, r1
 8000160:	d301      	bcc.n	8000166 <__udivsi3+0x5e>
 8000162:	034b      	lsls	r3, r1, #13
 8000164:	1ac0      	subs	r0, r0, r3
 8000166:	4152      	adcs	r2, r2
 8000168:	0b03      	lsrs	r3, r0, #12
 800016a:	428b      	cmp	r3, r1
 800016c:	d301      	bcc.n	8000172 <__udivsi3+0x6a>
 800016e:	030b      	lsls	r3, r1, #12
 8000170:	1ac0      	subs	r0, r0, r3
 8000172:	4152      	adcs	r2, r2
 8000174:	0ac3      	lsrs	r3, r0, #11
 8000176:	428b      	cmp	r3, r1
 8000178:	d301      	bcc.n	800017e <__udivsi3+0x76>
 800017a:	02cb      	lsls	r3, r1, #11
 800017c:	1ac0      	subs	r0, r0, r3
 800017e:	4152      	adcs	r2, r2
 8000180:	0a83      	lsrs	r3, r0, #10
 8000182:	428b      	cmp	r3, r1
 8000184:	d301      	bcc.n	800018a <__udivsi3+0x82>
 8000186:	028b      	lsls	r3, r1, #10
 8000188:	1ac0      	subs	r0, r0, r3
 800018a:	4152      	adcs	r2, r2
 800018c:	0a43      	lsrs	r3, r0, #9
 800018e:	428b      	cmp	r3, r1
 8000190:	d301      	bcc.n	8000196 <__udivsi3+0x8e>
 8000192:	024b      	lsls	r3, r1, #9
 8000194:	1ac0      	subs	r0, r0, r3
 8000196:	4152      	adcs	r2, r2
 8000198:	0a03      	lsrs	r3, r0, #8
 800019a:	428b      	cmp	r3, r1
 800019c:	d301      	bcc.n	80001a2 <__udivsi3+0x9a>
 800019e:	020b      	lsls	r3, r1, #8
 80001a0:	1ac0      	subs	r0, r0, r3
 80001a2:	4152      	adcs	r2, r2
 80001a4:	d2cd      	bcs.n	8000142 <__udivsi3+0x3a>
 80001a6:	09c3      	lsrs	r3, r0, #7
 80001a8:	428b      	cmp	r3, r1
 80001aa:	d301      	bcc.n	80001b0 <__udivsi3+0xa8>
 80001ac:	01cb      	lsls	r3, r1, #7
 80001ae:	1ac0      	subs	r0, r0, r3
 80001b0:	4152      	adcs	r2, r2
 80001b2:	0983      	lsrs	r3, r0, #6
 80001b4:	428b      	cmp	r3, r1
 80001b6:	d301      	bcc.n	80001bc <__udivsi3+0xb4>
 80001b8:	018b      	lsls	r3, r1, #6
 80001ba:	1ac0      	subs	r0, r0, r3
 80001bc:	4152      	adcs	r2, r2
 80001be:	0943      	lsrs	r3, r0, #5
 80001c0:	428b      	cmp	r3, r1
 80001c2:	d301      	bcc.n	80001c8 <__udivsi3+0xc0>
 80001c4:	014b      	lsls	r3, r1, #5
 80001c6:	1ac0      	subs	r0, r0, r3
 80001c8:	4152      	adcs	r2, r2
 80001ca:	0903      	lsrs	r3, r0, #4
 80001cc:	428b      	cmp	r3, r1
 80001ce:	d301      	bcc.n	80001d4 <__udivsi3+0xcc>
 80001d0:	010b      	lsls	r3, r1, #4
 80001d2:	1ac0      	subs	r0, r0, r3
 80001d4:	4152      	adcs	r2, r2
 80001d6:	08c3      	lsrs	r3, r0, #3
 80001d8:	428b      	cmp	r3, r1
 80001da:	d301      	bcc.n	80001e0 <__udivsi3+0xd8>
 80001dc:	00cb      	lsls	r3, r1, #3
 80001de:	1ac0      	subs	r0, r0, r3
 80001e0:	4152      	adcs	r2, r2
 80001e2:	0883      	lsrs	r3, r0, #2
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d301      	bcc.n	80001ec <__udivsi3+0xe4>
 80001e8:	008b      	lsls	r3, r1, #2
 80001ea:	1ac0      	subs	r0, r0, r3
 80001ec:	4152      	adcs	r2, r2
 80001ee:	0843      	lsrs	r3, r0, #1
 80001f0:	428b      	cmp	r3, r1
 80001f2:	d301      	bcc.n	80001f8 <__udivsi3+0xf0>
 80001f4:	004b      	lsls	r3, r1, #1
 80001f6:	1ac0      	subs	r0, r0, r3
 80001f8:	4152      	adcs	r2, r2
 80001fa:	1a41      	subs	r1, r0, r1
 80001fc:	d200      	bcs.n	8000200 <__udivsi3+0xf8>
 80001fe:	4601      	mov	r1, r0
 8000200:	4152      	adcs	r2, r2
 8000202:	4610      	mov	r0, r2
 8000204:	4770      	bx	lr
 8000206:	e7ff      	b.n	8000208 <__udivsi3+0x100>
 8000208:	b501      	push	{r0, lr}
 800020a:	2000      	movs	r0, #0
 800020c:	f000 f806 	bl	800021c <__aeabi_idiv0>
 8000210:	bd02      	pop	{r1, pc}
 8000212:	46c0      	nop			; (mov r8, r8)

08000214 <__aeabi_uidivmod>:
 8000214:	2900      	cmp	r1, #0
 8000216:	d0f7      	beq.n	8000208 <__udivsi3+0x100>
 8000218:	e776      	b.n	8000108 <__udivsi3>
 800021a:	4770      	bx	lr

0800021c <__aeabi_idiv0>:
 800021c:	4770      	bx	lr
 800021e:	46c0      	nop			; (mov r8, r8)

08000220 <tmp_tx>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
void tmp_tx(radio *r, SPI_HandleTypeDef *hspi, uint8_t *data, uint8_t data_size)
{
 8000220:	b580      	push	{r7, lr}
 8000222:	b084      	sub	sp, #16
 8000224:	af00      	add	r7, sp, #0
 8000226:	60f8      	str	r0, [r7, #12]
 8000228:	60b9      	str	r1, [r7, #8]
 800022a:	607a      	str	r2, [r7, #4]
 800022c:	001a      	movs	r2, r3
 800022e:	1cfb      	adds	r3, r7, #3
 8000230:	701a      	strb	r2, [r3, #0]
	r->sx_state = TRANSMITTER;
 8000232:	68fb      	ldr	r3, [r7, #12]
 8000234:	2270      	movs	r2, #112	; 0x70
 8000236:	2103      	movs	r1, #3
 8000238:	5499      	strb	r1, [r3, r2]
	memcpy(r->tx_buffer, data, data_size);
 800023a:	68fb      	ldr	r3, [r7, #12]
 800023c:	3374      	adds	r3, #116	; 0x74
 800023e:	0018      	movs	r0, r3
 8000240:	1cfb      	adds	r3, r7, #3
 8000242:	781a      	ldrb	r2, [r3, #0]
 8000244:	687b      	ldr	r3, [r7, #4]
 8000246:	0019      	movs	r1, r3
 8000248:	f004 fb94 	bl	8004974 <memcpy>
	r->tx_buffer_size = data_size;
 800024c:	68fb      	ldr	r3, [r7, #12]
 800024e:	1cfa      	adds	r2, r7, #3
 8000250:	21f4      	movs	r1, #244	; 0xf4
 8000252:	7812      	ldrb	r2, [r2, #0]
 8000254:	545a      	strb	r2, [r3, r1]
	HAL_UART_Transmit_IT(&huart1, tx_mesg, sizeof(tx_mesg));
 8000256:	4905      	ldr	r1, [pc, #20]	; (800026c <tmp_tx+0x4c>)
 8000258:	4b05      	ldr	r3, [pc, #20]	; (8000270 <tmp_tx+0x50>)
 800025a:	2210      	movs	r2, #16
 800025c:	0018      	movs	r0, r3
 800025e:	f003 fee3 	bl	8004028 <HAL_UART_Transmit_IT>
}
 8000262:	46c0      	nop			; (mov r8, r8)
 8000264:	46bd      	mov	sp, r7
 8000266:	b004      	add	sp, #16
 8000268:	bd80      	pop	{r7, pc}
 800026a:	46c0      	nop			; (mov r8, r8)
 800026c:	20000068 	.word	0x20000068
 8000270:	2000016c 	.word	0x2000016c

08000274 <tmp_rx>:

void tmp_rx(radio *r, SPI_HandleTypeDef *hspi)
{
 8000274:	b580      	push	{r7, lr}
 8000276:	b082      	sub	sp, #8
 8000278:	af00      	add	r7, sp, #0
 800027a:	6078      	str	r0, [r7, #4]
 800027c:	6039      	str	r1, [r7, #0]
	r->sx_state = RECEIVER;
 800027e:	687b      	ldr	r3, [r7, #4]
 8000280:	2270      	movs	r2, #112	; 0x70
 8000282:	2105      	movs	r1, #5
 8000284:	5499      	strb	r1, [r3, r2]
}
 8000286:	46c0      	nop			; (mov r8, r8)
 8000288:	46bd      	mov	sp, r7
 800028a:	b002      	add	sp, #8
 800028c:	bd80      	pop	{r7, pc}
	...

08000290 <HAL_TIM_PeriodElapsedCallback>:

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim){
 8000290:	b580      	push	{r7, lr}
 8000292:	b082      	sub	sp, #8
 8000294:	af00      	add	r7, sp, #0
 8000296:	6078      	str	r0, [r7, #4]
	tmp_tx(&r, &hspi1, data, sizeof(data));
 8000298:	4a04      	ldr	r2, [pc, #16]	; (80002ac <HAL_TIM_PeriodElapsedCallback+0x1c>)
 800029a:	4905      	ldr	r1, [pc, #20]	; (80002b0 <HAL_TIM_PeriodElapsedCallback+0x20>)
 800029c:	4805      	ldr	r0, [pc, #20]	; (80002b4 <HAL_TIM_PeriodElapsedCallback+0x24>)
 800029e:	2366      	movs	r3, #102	; 0x66
 80002a0:	f7ff ffbe 	bl	8000220 <tmp_tx>
}
 80002a4:	46c0      	nop			; (mov r8, r8)
 80002a6:	46bd      	mov	sp, r7
 80002a8:	b002      	add	sp, #8
 80002aa:	bd80      	pop	{r7, pc}
 80002ac:	20000000 	.word	0x20000000
 80002b0:	200000c0 	.word	0x200000c0
 80002b4:	200001f4 	.word	0x200001f4

080002b8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80002b8:	b580      	push	{r7, lr}
 80002ba:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80002bc:	f000 ffa8 	bl	8001210 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80002c0:	f000 f828 	bl	8000314 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80002c4:	f000 f9ae 	bl	8000624 <MX_GPIO_Init>
  MX_RTC_Init();
 80002c8:	f000 f884 	bl	80003d4 <MX_RTC_Init>
  MX_SPI1_Init();
 80002cc:	f000 f8e4 	bl	8000498 <MX_SPI1_Init>
  MX_TIM1_Init();
 80002d0:	f000 f920 	bl	8000514 <MX_TIM1_Init>
  MX_USART1_UART_Init();
 80002d4:	f000 f976 	bl	80005c4 <MX_USART1_UART_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_Base_Init(&htim1);
 80002d8:	4b0b      	ldr	r3, [pc, #44]	; (8000308 <main+0x50>)
 80002da:	0018      	movs	r0, r3
 80002dc:	f003 fa7e 	bl	80037dc <HAL_TIM_Base_Init>
//  HAL_TIM_Base_Start_IT(&htim1);
  sx1278_init(&r, &hspi1);
 80002e0:	4a0a      	ldr	r2, [pc, #40]	; (800030c <main+0x54>)
 80002e2:	4b0b      	ldr	r3, [pc, #44]	; (8000310 <main+0x58>)
 80002e4:	0011      	movs	r1, r2
 80002e6:	0018      	movs	r0, r3
 80002e8:	f000 fcc3 	bl	8000c72 <sx1278_init>
  tmp_rx(&r, &hspi1);
 80002ec:	4a07      	ldr	r2, [pc, #28]	; (800030c <main+0x54>)
 80002ee:	4b08      	ldr	r3, [pc, #32]	; (8000310 <main+0x58>)
 80002f0:	0011      	movs	r1, r2
 80002f2:	0018      	movs	r0, r3
 80002f4:	f7ff ffbe 	bl	8000274 <tmp_rx>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  SX1278_APP(&r, &hspi1);
 80002f8:	4a04      	ldr	r2, [pc, #16]	; (800030c <main+0x54>)
 80002fa:	4b05      	ldr	r3, [pc, #20]	; (8000310 <main+0x58>)
 80002fc:	0011      	movs	r1, r2
 80002fe:	0018      	movs	r0, r3
 8000300:	f000 fe72 	bl	8000fe8 <SX1278_APP>
 8000304:	e7f8      	b.n	80002f8 <main+0x40>
 8000306:	46c0      	nop			; (mov r8, r8)
 8000308:	20000124 	.word	0x20000124
 800030c:	200000c0 	.word	0x200000c0
 8000310:	200001f4 	.word	0x200001f4

08000314 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000314:	b590      	push	{r4, r7, lr}
 8000316:	b095      	sub	sp, #84	; 0x54
 8000318:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800031a:	2420      	movs	r4, #32
 800031c:	193b      	adds	r3, r7, r4
 800031e:	0018      	movs	r0, r3
 8000320:	2330      	movs	r3, #48	; 0x30
 8000322:	001a      	movs	r2, r3
 8000324:	2100      	movs	r1, #0
 8000326:	f004 faf9 	bl	800491c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800032a:	2310      	movs	r3, #16
 800032c:	18fb      	adds	r3, r7, r3
 800032e:	0018      	movs	r0, r3
 8000330:	2310      	movs	r3, #16
 8000332:	001a      	movs	r2, r3
 8000334:	2100      	movs	r1, #0
 8000336:	f004 faf1 	bl	800491c <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800033a:	003b      	movs	r3, r7
 800033c:	0018      	movs	r0, r3
 800033e:	2310      	movs	r3, #16
 8000340:	001a      	movs	r2, r3
 8000342:	2100      	movs	r1, #0
 8000344:	f004 faea 	bl	800491c <memset>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_LSI;
 8000348:	0021      	movs	r1, r4
 800034a:	187b      	adds	r3, r7, r1
 800034c:	220a      	movs	r2, #10
 800034e:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000350:	187b      	adds	r3, r7, r1
 8000352:	2201      	movs	r2, #1
 8000354:	60da      	str	r2, [r3, #12]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000356:	187b      	adds	r3, r7, r1
 8000358:	2210      	movs	r2, #16
 800035a:	611a      	str	r2, [r3, #16]
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 800035c:	187b      	adds	r3, r7, r1
 800035e:	2201      	movs	r2, #1
 8000360:	61da      	str	r2, [r3, #28]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8000362:	187b      	adds	r3, r7, r1
 8000364:	2200      	movs	r2, #0
 8000366:	621a      	str	r2, [r3, #32]
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000368:	187b      	adds	r3, r7, r1
 800036a:	0018      	movs	r0, r3
 800036c:	f001 fa5e 	bl	800182c <HAL_RCC_OscConfig>
 8000370:	1e03      	subs	r3, r0, #0
 8000372:	d001      	beq.n	8000378 <SystemClock_Config+0x64>
  {
    Error_Handler();
 8000374:	f000 f9b8 	bl	80006e8 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000378:	2110      	movs	r1, #16
 800037a:	187b      	adds	r3, r7, r1
 800037c:	2207      	movs	r2, #7
 800037e:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8000380:	187b      	adds	r3, r7, r1
 8000382:	2200      	movs	r2, #0
 8000384:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000386:	187b      	adds	r3, r7, r1
 8000388:	2200      	movs	r2, #0
 800038a:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800038c:	187b      	adds	r3, r7, r1
 800038e:	2200      	movs	r2, #0
 8000390:	60da      	str	r2, [r3, #12]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8000392:	187b      	adds	r3, r7, r1
 8000394:	2100      	movs	r1, #0
 8000396:	0018      	movs	r0, r3
 8000398:	f001 fd62 	bl	8001e60 <HAL_RCC_ClockConfig>
 800039c:	1e03      	subs	r3, r0, #0
 800039e:	d001      	beq.n	80003a4 <SystemClock_Config+0x90>
  {
    Error_Handler();
 80003a0:	f000 f9a2 	bl	80006e8 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1|RCC_PERIPHCLK_RTC;
 80003a4:	003b      	movs	r3, r7
 80003a6:	4a0a      	ldr	r2, [pc, #40]	; (80003d0 <SystemClock_Config+0xbc>)
 80003a8:	601a      	str	r2, [r3, #0]
  PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK1;
 80003aa:	003b      	movs	r3, r7
 80003ac:	2200      	movs	r2, #0
 80003ae:	609a      	str	r2, [r3, #8]
  PeriphClkInit.RTCClockSelection = RCC_RTCCLKSOURCE_LSI;
 80003b0:	003b      	movs	r3, r7
 80003b2:	2280      	movs	r2, #128	; 0x80
 80003b4:	0092      	lsls	r2, r2, #2
 80003b6:	605a      	str	r2, [r3, #4]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80003b8:	003b      	movs	r3, r7
 80003ba:	0018      	movs	r0, r3
 80003bc:	f001 fe94 	bl	80020e8 <HAL_RCCEx_PeriphCLKConfig>
 80003c0:	1e03      	subs	r3, r0, #0
 80003c2:	d001      	beq.n	80003c8 <SystemClock_Config+0xb4>
  {
    Error_Handler();
 80003c4:	f000 f990 	bl	80006e8 <Error_Handler>
  }
}
 80003c8:	46c0      	nop			; (mov r8, r8)
 80003ca:	46bd      	mov	sp, r7
 80003cc:	b015      	add	sp, #84	; 0x54
 80003ce:	bd90      	pop	{r4, r7, pc}
 80003d0:	00010001 	.word	0x00010001

080003d4 <MX_RTC_Init>:
  * @brief RTC Initialization Function
  * @param None
  * @retval None
  */
static void MX_RTC_Init(void)
{
 80003d4:	b580      	push	{r7, lr}
 80003d6:	b086      	sub	sp, #24
 80003d8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN RTC_Init 0 */

  /* USER CODE END RTC_Init 0 */

  RTC_TimeTypeDef sTime = {0};
 80003da:	1d3b      	adds	r3, r7, #4
 80003dc:	0018      	movs	r0, r3
 80003de:	2314      	movs	r3, #20
 80003e0:	001a      	movs	r2, r3
 80003e2:	2100      	movs	r1, #0
 80003e4:	f004 fa9a 	bl	800491c <memset>
  RTC_DateTypeDef sDate = {0};
 80003e8:	003b      	movs	r3, r7
 80003ea:	2200      	movs	r2, #0
 80003ec:	601a      	str	r2, [r3, #0]

  /* USER CODE END RTC_Init 1 */

  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 80003ee:	4b28      	ldr	r3, [pc, #160]	; (8000490 <MX_RTC_Init+0xbc>)
 80003f0:	4a28      	ldr	r2, [pc, #160]	; (8000494 <MX_RTC_Init+0xc0>)
 80003f2:	601a      	str	r2, [r3, #0]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 80003f4:	4b26      	ldr	r3, [pc, #152]	; (8000490 <MX_RTC_Init+0xbc>)
 80003f6:	2200      	movs	r2, #0
 80003f8:	605a      	str	r2, [r3, #4]
  hrtc.Init.AsynchPrediv = 127;
 80003fa:	4b25      	ldr	r3, [pc, #148]	; (8000490 <MX_RTC_Init+0xbc>)
 80003fc:	227f      	movs	r2, #127	; 0x7f
 80003fe:	609a      	str	r2, [r3, #8]
  hrtc.Init.SynchPrediv = 255;
 8000400:	4b23      	ldr	r3, [pc, #140]	; (8000490 <MX_RTC_Init+0xbc>)
 8000402:	22ff      	movs	r2, #255	; 0xff
 8000404:	60da      	str	r2, [r3, #12]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 8000406:	4b22      	ldr	r3, [pc, #136]	; (8000490 <MX_RTC_Init+0xbc>)
 8000408:	2200      	movs	r2, #0
 800040a:	611a      	str	r2, [r3, #16]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 800040c:	4b20      	ldr	r3, [pc, #128]	; (8000490 <MX_RTC_Init+0xbc>)
 800040e:	2200      	movs	r2, #0
 8000410:	615a      	str	r2, [r3, #20]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 8000412:	4b1f      	ldr	r3, [pc, #124]	; (8000490 <MX_RTC_Init+0xbc>)
 8000414:	2200      	movs	r2, #0
 8000416:	619a      	str	r2, [r3, #24]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 8000418:	4b1d      	ldr	r3, [pc, #116]	; (8000490 <MX_RTC_Init+0xbc>)
 800041a:	0018      	movs	r0, r3
 800041c:	f001 ff32 	bl	8002284 <HAL_RTC_Init>
 8000420:	1e03      	subs	r3, r0, #0
 8000422:	d001      	beq.n	8000428 <MX_RTC_Init+0x54>
  {
    Error_Handler();
 8000424:	f000 f960 	bl	80006e8 <Error_Handler>

  /* USER CODE END Check_RTC_BKUP */

  /** Initialize RTC and set the Time and Date
  */
  sTime.Hours = 0x0;
 8000428:	1d3b      	adds	r3, r7, #4
 800042a:	2200      	movs	r2, #0
 800042c:	701a      	strb	r2, [r3, #0]
  sTime.Minutes = 0x0;
 800042e:	1d3b      	adds	r3, r7, #4
 8000430:	2200      	movs	r2, #0
 8000432:	705a      	strb	r2, [r3, #1]
  sTime.Seconds = 0x0;
 8000434:	1d3b      	adds	r3, r7, #4
 8000436:	2200      	movs	r2, #0
 8000438:	709a      	strb	r2, [r3, #2]
  sTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 800043a:	1d3b      	adds	r3, r7, #4
 800043c:	2200      	movs	r2, #0
 800043e:	60da      	str	r2, [r3, #12]
  sTime.StoreOperation = RTC_STOREOPERATION_RESET;
 8000440:	1d3b      	adds	r3, r7, #4
 8000442:	2200      	movs	r2, #0
 8000444:	611a      	str	r2, [r3, #16]
  if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BCD) != HAL_OK)
 8000446:	1d39      	adds	r1, r7, #4
 8000448:	4b11      	ldr	r3, [pc, #68]	; (8000490 <MX_RTC_Init+0xbc>)
 800044a:	2201      	movs	r2, #1
 800044c:	0018      	movs	r0, r3
 800044e:	f001 ffb1 	bl	80023b4 <HAL_RTC_SetTime>
 8000452:	1e03      	subs	r3, r0, #0
 8000454:	d001      	beq.n	800045a <MX_RTC_Init+0x86>
  {
    Error_Handler();
 8000456:	f000 f947 	bl	80006e8 <Error_Handler>
  }
  sDate.WeekDay = RTC_WEEKDAY_MONDAY;
 800045a:	003b      	movs	r3, r7
 800045c:	2201      	movs	r2, #1
 800045e:	701a      	strb	r2, [r3, #0]
  sDate.Month = RTC_MONTH_JANUARY;
 8000460:	003b      	movs	r3, r7
 8000462:	2201      	movs	r2, #1
 8000464:	705a      	strb	r2, [r3, #1]
  sDate.Date = 0x1;
 8000466:	003b      	movs	r3, r7
 8000468:	2201      	movs	r2, #1
 800046a:	709a      	strb	r2, [r3, #2]
  sDate.Year = 0x0;
 800046c:	003b      	movs	r3, r7
 800046e:	2200      	movs	r2, #0
 8000470:	70da      	strb	r2, [r3, #3]

  if (HAL_RTC_SetDate(&hrtc, &sDate, RTC_FORMAT_BCD) != HAL_OK)
 8000472:	0039      	movs	r1, r7
 8000474:	4b06      	ldr	r3, [pc, #24]	; (8000490 <MX_RTC_Init+0xbc>)
 8000476:	2201      	movs	r2, #1
 8000478:	0018      	movs	r0, r3
 800047a:	f002 f841 	bl	8002500 <HAL_RTC_SetDate>
 800047e:	1e03      	subs	r3, r0, #0
 8000480:	d001      	beq.n	8000486 <MX_RTC_Init+0xb2>
  {
    Error_Handler();
 8000482:	f000 f931 	bl	80006e8 <Error_Handler>
  }
  /* USER CODE BEGIN RTC_Init 2 */

  /* USER CODE END RTC_Init 2 */

}
 8000486:	46c0      	nop			; (mov r8, r8)
 8000488:	46bd      	mov	sp, r7
 800048a:	b006      	add	sp, #24
 800048c:	bd80      	pop	{r7, pc}
 800048e:	46c0      	nop			; (mov r8, r8)
 8000490:	200000a0 	.word	0x200000a0
 8000494:	40002800 	.word	0x40002800

08000498 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8000498:	b580      	push	{r7, lr}
 800049a:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 800049c:	4b1b      	ldr	r3, [pc, #108]	; (800050c <MX_SPI1_Init+0x74>)
 800049e:	4a1c      	ldr	r2, [pc, #112]	; (8000510 <MX_SPI1_Init+0x78>)
 80004a0:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 80004a2:	4b1a      	ldr	r3, [pc, #104]	; (800050c <MX_SPI1_Init+0x74>)
 80004a4:	2282      	movs	r2, #130	; 0x82
 80004a6:	0052      	lsls	r2, r2, #1
 80004a8:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 80004aa:	4b18      	ldr	r3, [pc, #96]	; (800050c <MX_SPI1_Init+0x74>)
 80004ac:	2200      	movs	r2, #0
 80004ae:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 80004b0:	4b16      	ldr	r3, [pc, #88]	; (800050c <MX_SPI1_Init+0x74>)
 80004b2:	22e0      	movs	r2, #224	; 0xe0
 80004b4:	00d2      	lsls	r2, r2, #3
 80004b6:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 80004b8:	4b14      	ldr	r3, [pc, #80]	; (800050c <MX_SPI1_Init+0x74>)
 80004ba:	2200      	movs	r2, #0
 80004bc:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 80004be:	4b13      	ldr	r3, [pc, #76]	; (800050c <MX_SPI1_Init+0x74>)
 80004c0:	2200      	movs	r2, #0
 80004c2:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 80004c4:	4b11      	ldr	r3, [pc, #68]	; (800050c <MX_SPI1_Init+0x74>)
 80004c6:	2280      	movs	r2, #128	; 0x80
 80004c8:	0092      	lsls	r2, r2, #2
 80004ca:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_4;
 80004cc:	4b0f      	ldr	r3, [pc, #60]	; (800050c <MX_SPI1_Init+0x74>)
 80004ce:	2208      	movs	r2, #8
 80004d0:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80004d2:	4b0e      	ldr	r3, [pc, #56]	; (800050c <MX_SPI1_Init+0x74>)
 80004d4:	2200      	movs	r2, #0
 80004d6:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 80004d8:	4b0c      	ldr	r3, [pc, #48]	; (800050c <MX_SPI1_Init+0x74>)
 80004da:	2200      	movs	r2, #0
 80004dc:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80004de:	4b0b      	ldr	r3, [pc, #44]	; (800050c <MX_SPI1_Init+0x74>)
 80004e0:	2200      	movs	r2, #0
 80004e2:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 7;
 80004e4:	4b09      	ldr	r3, [pc, #36]	; (800050c <MX_SPI1_Init+0x74>)
 80004e6:	2207      	movs	r2, #7
 80004e8:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 80004ea:	4b08      	ldr	r3, [pc, #32]	; (800050c <MX_SPI1_Init+0x74>)
 80004ec:	2200      	movs	r2, #0
 80004ee:	631a      	str	r2, [r3, #48]	; 0x30
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 80004f0:	4b06      	ldr	r3, [pc, #24]	; (800050c <MX_SPI1_Init+0x74>)
 80004f2:	2208      	movs	r2, #8
 80004f4:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 80004f6:	4b05      	ldr	r3, [pc, #20]	; (800050c <MX_SPI1_Init+0x74>)
 80004f8:	0018      	movs	r0, r3
 80004fa:	f002 f947 	bl	800278c <HAL_SPI_Init>
 80004fe:	1e03      	subs	r3, r0, #0
 8000500:	d001      	beq.n	8000506 <MX_SPI1_Init+0x6e>
  {
    Error_Handler();
 8000502:	f000 f8f1 	bl	80006e8 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8000506:	46c0      	nop			; (mov r8, r8)
 8000508:	46bd      	mov	sp, r7
 800050a:	bd80      	pop	{r7, pc}
 800050c:	200000c0 	.word	0x200000c0
 8000510:	40013000 	.word	0x40013000

08000514 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8000514:	b580      	push	{r7, lr}
 8000516:	b086      	sub	sp, #24
 8000518:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800051a:	2308      	movs	r3, #8
 800051c:	18fb      	adds	r3, r7, r3
 800051e:	0018      	movs	r0, r3
 8000520:	2310      	movs	r3, #16
 8000522:	001a      	movs	r2, r3
 8000524:	2100      	movs	r1, #0
 8000526:	f004 f9f9 	bl	800491c <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800052a:	003b      	movs	r3, r7
 800052c:	0018      	movs	r0, r3
 800052e:	2308      	movs	r3, #8
 8000530:	001a      	movs	r2, r3
 8000532:	2100      	movs	r1, #0
 8000534:	f004 f9f2 	bl	800491c <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8000538:	4b1f      	ldr	r3, [pc, #124]	; (80005b8 <MX_TIM1_Init+0xa4>)
 800053a:	4a20      	ldr	r2, [pc, #128]	; (80005bc <MX_TIM1_Init+0xa8>)
 800053c:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 800053e:	4b1e      	ldr	r3, [pc, #120]	; (80005b8 <MX_TIM1_Init+0xa4>)
 8000540:	2200      	movs	r2, #0
 8000542:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000544:	4b1c      	ldr	r3, [pc, #112]	; (80005b8 <MX_TIM1_Init+0xa4>)
 8000546:	2200      	movs	r2, #0
 8000548:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 65535;
 800054a:	4b1b      	ldr	r3, [pc, #108]	; (80005b8 <MX_TIM1_Init+0xa4>)
 800054c:	4a1c      	ldr	r2, [pc, #112]	; (80005c0 <MX_TIM1_Init+0xac>)
 800054e:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000550:	4b19      	ldr	r3, [pc, #100]	; (80005b8 <MX_TIM1_Init+0xa4>)
 8000552:	2200      	movs	r2, #0
 8000554:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8000556:	4b18      	ldr	r3, [pc, #96]	; (80005b8 <MX_TIM1_Init+0xa4>)
 8000558:	2200      	movs	r2, #0
 800055a:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800055c:	4b16      	ldr	r3, [pc, #88]	; (80005b8 <MX_TIM1_Init+0xa4>)
 800055e:	2200      	movs	r2, #0
 8000560:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8000562:	4b15      	ldr	r3, [pc, #84]	; (80005b8 <MX_TIM1_Init+0xa4>)
 8000564:	0018      	movs	r0, r3
 8000566:	f003 f939 	bl	80037dc <HAL_TIM_Base_Init>
 800056a:	1e03      	subs	r3, r0, #0
 800056c:	d001      	beq.n	8000572 <MX_TIM1_Init+0x5e>
  {
    Error_Handler();
 800056e:	f000 f8bb 	bl	80006e8 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000572:	2108      	movs	r1, #8
 8000574:	187b      	adds	r3, r7, r1
 8000576:	2280      	movs	r2, #128	; 0x80
 8000578:	0152      	lsls	r2, r2, #5
 800057a:	601a      	str	r2, [r3, #0]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 800057c:	187a      	adds	r2, r7, r1
 800057e:	4b0e      	ldr	r3, [pc, #56]	; (80005b8 <MX_TIM1_Init+0xa4>)
 8000580:	0011      	movs	r1, r2
 8000582:	0018      	movs	r0, r3
 8000584:	f003 fa90 	bl	8003aa8 <HAL_TIM_ConfigClockSource>
 8000588:	1e03      	subs	r3, r0, #0
 800058a:	d001      	beq.n	8000590 <MX_TIM1_Init+0x7c>
  {
    Error_Handler();
 800058c:	f000 f8ac 	bl	80006e8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000590:	003b      	movs	r3, r7
 8000592:	2200      	movs	r2, #0
 8000594:	601a      	str	r2, [r3, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000596:	003b      	movs	r3, r7
 8000598:	2200      	movs	r2, #0
 800059a:	605a      	str	r2, [r3, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 800059c:	003a      	movs	r2, r7
 800059e:	4b06      	ldr	r3, [pc, #24]	; (80005b8 <MX_TIM1_Init+0xa4>)
 80005a0:	0011      	movs	r1, r2
 80005a2:	0018      	movs	r0, r3
 80005a4:	f003 fc84 	bl	8003eb0 <HAL_TIMEx_MasterConfigSynchronization>
 80005a8:	1e03      	subs	r3, r0, #0
 80005aa:	d001      	beq.n	80005b0 <MX_TIM1_Init+0x9c>
  {
    Error_Handler();
 80005ac:	f000 f89c 	bl	80006e8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 80005b0:	46c0      	nop			; (mov r8, r8)
 80005b2:	46bd      	mov	sp, r7
 80005b4:	b006      	add	sp, #24
 80005b6:	bd80      	pop	{r7, pc}
 80005b8:	20000124 	.word	0x20000124
 80005bc:	40012c00 	.word	0x40012c00
 80005c0:	0000ffff 	.word	0x0000ffff

080005c4 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 80005c4:	b580      	push	{r7, lr}
 80005c6:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 80005c8:	4b14      	ldr	r3, [pc, #80]	; (800061c <MX_USART1_UART_Init+0x58>)
 80005ca:	4a15      	ldr	r2, [pc, #84]	; (8000620 <MX_USART1_UART_Init+0x5c>)
 80005cc:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 9600;
 80005ce:	4b13      	ldr	r3, [pc, #76]	; (800061c <MX_USART1_UART_Init+0x58>)
 80005d0:	2296      	movs	r2, #150	; 0x96
 80005d2:	0192      	lsls	r2, r2, #6
 80005d4:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80005d6:	4b11      	ldr	r3, [pc, #68]	; (800061c <MX_USART1_UART_Init+0x58>)
 80005d8:	2200      	movs	r2, #0
 80005da:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 80005dc:	4b0f      	ldr	r3, [pc, #60]	; (800061c <MX_USART1_UART_Init+0x58>)
 80005de:	2200      	movs	r2, #0
 80005e0:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 80005e2:	4b0e      	ldr	r3, [pc, #56]	; (800061c <MX_USART1_UART_Init+0x58>)
 80005e4:	2200      	movs	r2, #0
 80005e6:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 80005e8:	4b0c      	ldr	r3, [pc, #48]	; (800061c <MX_USART1_UART_Init+0x58>)
 80005ea:	220c      	movs	r2, #12
 80005ec:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80005ee:	4b0b      	ldr	r3, [pc, #44]	; (800061c <MX_USART1_UART_Init+0x58>)
 80005f0:	2200      	movs	r2, #0
 80005f2:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80005f4:	4b09      	ldr	r3, [pc, #36]	; (800061c <MX_USART1_UART_Init+0x58>)
 80005f6:	2200      	movs	r2, #0
 80005f8:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80005fa:	4b08      	ldr	r3, [pc, #32]	; (800061c <MX_USART1_UART_Init+0x58>)
 80005fc:	2200      	movs	r2, #0
 80005fe:	621a      	str	r2, [r3, #32]
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000600:	4b06      	ldr	r3, [pc, #24]	; (800061c <MX_USART1_UART_Init+0x58>)
 8000602:	2200      	movs	r2, #0
 8000604:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8000606:	4b05      	ldr	r3, [pc, #20]	; (800061c <MX_USART1_UART_Init+0x58>)
 8000608:	0018      	movs	r0, r3
 800060a:	f003 fcb9 	bl	8003f80 <HAL_UART_Init>
 800060e:	1e03      	subs	r3, r0, #0
 8000610:	d001      	beq.n	8000616 <MX_USART1_UART_Init+0x52>
  {
    Error_Handler();
 8000612:	f000 f869 	bl	80006e8 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8000616:	46c0      	nop			; (mov r8, r8)
 8000618:	46bd      	mov	sp, r7
 800061a:	bd80      	pop	{r7, pc}
 800061c:	2000016c 	.word	0x2000016c
 8000620:	40013800 	.word	0x40013800

08000624 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000624:	b590      	push	{r4, r7, lr}
 8000626:	b089      	sub	sp, #36	; 0x24
 8000628:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800062a:	240c      	movs	r4, #12
 800062c:	193b      	adds	r3, r7, r4
 800062e:	0018      	movs	r0, r3
 8000630:	2314      	movs	r3, #20
 8000632:	001a      	movs	r2, r3
 8000634:	2100      	movs	r1, #0
 8000636:	f004 f971 	bl	800491c <memset>
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800063a:	4b29      	ldr	r3, [pc, #164]	; (80006e0 <MX_GPIO_Init+0xbc>)
 800063c:	695a      	ldr	r2, [r3, #20]
 800063e:	4b28      	ldr	r3, [pc, #160]	; (80006e0 <MX_GPIO_Init+0xbc>)
 8000640:	2180      	movs	r1, #128	; 0x80
 8000642:	0289      	lsls	r1, r1, #10
 8000644:	430a      	orrs	r2, r1
 8000646:	615a      	str	r2, [r3, #20]
 8000648:	4b25      	ldr	r3, [pc, #148]	; (80006e0 <MX_GPIO_Init+0xbc>)
 800064a:	695a      	ldr	r2, [r3, #20]
 800064c:	2380      	movs	r3, #128	; 0x80
 800064e:	029b      	lsls	r3, r3, #10
 8000650:	4013      	ands	r3, r2
 8000652:	60bb      	str	r3, [r7, #8]
 8000654:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000656:	4b22      	ldr	r3, [pc, #136]	; (80006e0 <MX_GPIO_Init+0xbc>)
 8000658:	695a      	ldr	r2, [r3, #20]
 800065a:	4b21      	ldr	r3, [pc, #132]	; (80006e0 <MX_GPIO_Init+0xbc>)
 800065c:	2180      	movs	r1, #128	; 0x80
 800065e:	02c9      	lsls	r1, r1, #11
 8000660:	430a      	orrs	r2, r1
 8000662:	615a      	str	r2, [r3, #20]
 8000664:	4b1e      	ldr	r3, [pc, #120]	; (80006e0 <MX_GPIO_Init+0xbc>)
 8000666:	695a      	ldr	r2, [r3, #20]
 8000668:	2380      	movs	r3, #128	; 0x80
 800066a:	02db      	lsls	r3, r3, #11
 800066c:	4013      	ands	r3, r2
 800066e:	607b      	str	r3, [r7, #4]
 8000670:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, GPIO_PIN_RESET);
 8000672:	2390      	movs	r3, #144	; 0x90
 8000674:	05db      	lsls	r3, r3, #23
 8000676:	2200      	movs	r2, #0
 8000678:	2110      	movs	r1, #16
 800067a:	0018      	movs	r0, r3
 800067c:	f001 f8b8 	bl	80017f0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_3, GPIO_PIN_RESET);
 8000680:	4b18      	ldr	r3, [pc, #96]	; (80006e4 <MX_GPIO_Init+0xc0>)
 8000682:	2200      	movs	r2, #0
 8000684:	2108      	movs	r1, #8
 8000686:	0018      	movs	r0, r3
 8000688:	f001 f8b2 	bl	80017f0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PA4 */
  GPIO_InitStruct.Pin = GPIO_PIN_4;
 800068c:	193b      	adds	r3, r7, r4
 800068e:	2210      	movs	r2, #16
 8000690:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000692:	193b      	adds	r3, r7, r4
 8000694:	2201      	movs	r2, #1
 8000696:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000698:	193b      	adds	r3, r7, r4
 800069a:	2200      	movs	r2, #0
 800069c:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800069e:	193b      	adds	r3, r7, r4
 80006a0:	2200      	movs	r2, #0
 80006a2:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80006a4:	193a      	adds	r2, r7, r4
 80006a6:	2390      	movs	r3, #144	; 0x90
 80006a8:	05db      	lsls	r3, r3, #23
 80006aa:	0011      	movs	r1, r2
 80006ac:	0018      	movs	r0, r3
 80006ae:	f000 ff37 	bl	8001520 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB3 */
  GPIO_InitStruct.Pin = GPIO_PIN_3;
 80006b2:	0021      	movs	r1, r4
 80006b4:	187b      	adds	r3, r7, r1
 80006b6:	2208      	movs	r2, #8
 80006b8:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80006ba:	187b      	adds	r3, r7, r1
 80006bc:	2201      	movs	r2, #1
 80006be:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80006c0:	187b      	adds	r3, r7, r1
 80006c2:	2200      	movs	r2, #0
 80006c4:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80006c6:	187b      	adds	r3, r7, r1
 80006c8:	2200      	movs	r2, #0
 80006ca:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80006cc:	187b      	adds	r3, r7, r1
 80006ce:	4a05      	ldr	r2, [pc, #20]	; (80006e4 <MX_GPIO_Init+0xc0>)
 80006d0:	0019      	movs	r1, r3
 80006d2:	0010      	movs	r0, r2
 80006d4:	f000 ff24 	bl	8001520 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 80006d8:	46c0      	nop			; (mov r8, r8)
 80006da:	46bd      	mov	sp, r7
 80006dc:	b009      	add	sp, #36	; 0x24
 80006de:	bd90      	pop	{r4, r7, pc}
 80006e0:	40021000 	.word	0x40021000
 80006e4:	48000400 	.word	0x48000400

080006e8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80006e8:	b580      	push	{r7, lr}
 80006ea:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80006ec:	b672      	cpsid	i
}
 80006ee:	46c0      	nop			; (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80006f0:	e7fe      	b.n	80006f0 <Error_Handler+0x8>
	...

080006f4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80006f4:	b580      	push	{r7, lr}
 80006f6:	b082      	sub	sp, #8
 80006f8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80006fa:	4b0f      	ldr	r3, [pc, #60]	; (8000738 <HAL_MspInit+0x44>)
 80006fc:	699a      	ldr	r2, [r3, #24]
 80006fe:	4b0e      	ldr	r3, [pc, #56]	; (8000738 <HAL_MspInit+0x44>)
 8000700:	2101      	movs	r1, #1
 8000702:	430a      	orrs	r2, r1
 8000704:	619a      	str	r2, [r3, #24]
 8000706:	4b0c      	ldr	r3, [pc, #48]	; (8000738 <HAL_MspInit+0x44>)
 8000708:	699b      	ldr	r3, [r3, #24]
 800070a:	2201      	movs	r2, #1
 800070c:	4013      	ands	r3, r2
 800070e:	607b      	str	r3, [r7, #4]
 8000710:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000712:	4b09      	ldr	r3, [pc, #36]	; (8000738 <HAL_MspInit+0x44>)
 8000714:	69da      	ldr	r2, [r3, #28]
 8000716:	4b08      	ldr	r3, [pc, #32]	; (8000738 <HAL_MspInit+0x44>)
 8000718:	2180      	movs	r1, #128	; 0x80
 800071a:	0549      	lsls	r1, r1, #21
 800071c:	430a      	orrs	r2, r1
 800071e:	61da      	str	r2, [r3, #28]
 8000720:	4b05      	ldr	r3, [pc, #20]	; (8000738 <HAL_MspInit+0x44>)
 8000722:	69da      	ldr	r2, [r3, #28]
 8000724:	2380      	movs	r3, #128	; 0x80
 8000726:	055b      	lsls	r3, r3, #21
 8000728:	4013      	ands	r3, r2
 800072a:	603b      	str	r3, [r7, #0]
 800072c:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800072e:	46c0      	nop			; (mov r8, r8)
 8000730:	46bd      	mov	sp, r7
 8000732:	b002      	add	sp, #8
 8000734:	bd80      	pop	{r7, pc}
 8000736:	46c0      	nop			; (mov r8, r8)
 8000738:	40021000 	.word	0x40021000

0800073c <HAL_RTC_MspInit>:
* This function configures the hardware resources used in this example
* @param hrtc: RTC handle pointer
* @retval None
*/
void HAL_RTC_MspInit(RTC_HandleTypeDef* hrtc)
{
 800073c:	b580      	push	{r7, lr}
 800073e:	b082      	sub	sp, #8
 8000740:	af00      	add	r7, sp, #0
 8000742:	6078      	str	r0, [r7, #4]
  if(hrtc->Instance==RTC)
 8000744:	687b      	ldr	r3, [r7, #4]
 8000746:	681b      	ldr	r3, [r3, #0]
 8000748:	4a06      	ldr	r2, [pc, #24]	; (8000764 <HAL_RTC_MspInit+0x28>)
 800074a:	4293      	cmp	r3, r2
 800074c:	d106      	bne.n	800075c <HAL_RTC_MspInit+0x20>
  {
  /* USER CODE BEGIN RTC_MspInit 0 */

  /* USER CODE END RTC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_RTC_ENABLE();
 800074e:	4b06      	ldr	r3, [pc, #24]	; (8000768 <HAL_RTC_MspInit+0x2c>)
 8000750:	6a1a      	ldr	r2, [r3, #32]
 8000752:	4b05      	ldr	r3, [pc, #20]	; (8000768 <HAL_RTC_MspInit+0x2c>)
 8000754:	2180      	movs	r1, #128	; 0x80
 8000756:	0209      	lsls	r1, r1, #8
 8000758:	430a      	orrs	r2, r1
 800075a:	621a      	str	r2, [r3, #32]
  /* USER CODE BEGIN RTC_MspInit 1 */

  /* USER CODE END RTC_MspInit 1 */
  }

}
 800075c:	46c0      	nop			; (mov r8, r8)
 800075e:	46bd      	mov	sp, r7
 8000760:	b002      	add	sp, #8
 8000762:	bd80      	pop	{r7, pc}
 8000764:	40002800 	.word	0x40002800
 8000768:	40021000 	.word	0x40021000

0800076c <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 800076c:	b590      	push	{r4, r7, lr}
 800076e:	b08b      	sub	sp, #44	; 0x2c
 8000770:	af00      	add	r7, sp, #0
 8000772:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000774:	2414      	movs	r4, #20
 8000776:	193b      	adds	r3, r7, r4
 8000778:	0018      	movs	r0, r3
 800077a:	2314      	movs	r3, #20
 800077c:	001a      	movs	r2, r3
 800077e:	2100      	movs	r1, #0
 8000780:	f004 f8cc 	bl	800491c <memset>
  if(hspi->Instance==SPI1)
 8000784:	687b      	ldr	r3, [r7, #4]
 8000786:	681b      	ldr	r3, [r3, #0]
 8000788:	4a20      	ldr	r2, [pc, #128]	; (800080c <HAL_SPI_MspInit+0xa0>)
 800078a:	4293      	cmp	r3, r2
 800078c:	d13a      	bne.n	8000804 <HAL_SPI_MspInit+0x98>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 800078e:	4b20      	ldr	r3, [pc, #128]	; (8000810 <HAL_SPI_MspInit+0xa4>)
 8000790:	699a      	ldr	r2, [r3, #24]
 8000792:	4b1f      	ldr	r3, [pc, #124]	; (8000810 <HAL_SPI_MspInit+0xa4>)
 8000794:	2180      	movs	r1, #128	; 0x80
 8000796:	0149      	lsls	r1, r1, #5
 8000798:	430a      	orrs	r2, r1
 800079a:	619a      	str	r2, [r3, #24]
 800079c:	4b1c      	ldr	r3, [pc, #112]	; (8000810 <HAL_SPI_MspInit+0xa4>)
 800079e:	699a      	ldr	r2, [r3, #24]
 80007a0:	2380      	movs	r3, #128	; 0x80
 80007a2:	015b      	lsls	r3, r3, #5
 80007a4:	4013      	ands	r3, r2
 80007a6:	613b      	str	r3, [r7, #16]
 80007a8:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80007aa:	4b19      	ldr	r3, [pc, #100]	; (8000810 <HAL_SPI_MspInit+0xa4>)
 80007ac:	695a      	ldr	r2, [r3, #20]
 80007ae:	4b18      	ldr	r3, [pc, #96]	; (8000810 <HAL_SPI_MspInit+0xa4>)
 80007b0:	2180      	movs	r1, #128	; 0x80
 80007b2:	0289      	lsls	r1, r1, #10
 80007b4:	430a      	orrs	r2, r1
 80007b6:	615a      	str	r2, [r3, #20]
 80007b8:	4b15      	ldr	r3, [pc, #84]	; (8000810 <HAL_SPI_MspInit+0xa4>)
 80007ba:	695a      	ldr	r2, [r3, #20]
 80007bc:	2380      	movs	r3, #128	; 0x80
 80007be:	029b      	lsls	r3, r3, #10
 80007c0:	4013      	ands	r3, r2
 80007c2:	60fb      	str	r3, [r7, #12]
 80007c4:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 80007c6:	0021      	movs	r1, r4
 80007c8:	187b      	adds	r3, r7, r1
 80007ca:	22e0      	movs	r2, #224	; 0xe0
 80007cc:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80007ce:	187b      	adds	r3, r7, r1
 80007d0:	2202      	movs	r2, #2
 80007d2:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80007d4:	187b      	adds	r3, r7, r1
 80007d6:	2200      	movs	r2, #0
 80007d8:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80007da:	187b      	adds	r3, r7, r1
 80007dc:	2203      	movs	r2, #3
 80007de:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF0_SPI1;
 80007e0:	187b      	adds	r3, r7, r1
 80007e2:	2200      	movs	r2, #0
 80007e4:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80007e6:	187a      	adds	r2, r7, r1
 80007e8:	2390      	movs	r3, #144	; 0x90
 80007ea:	05db      	lsls	r3, r3, #23
 80007ec:	0011      	movs	r1, r2
 80007ee:	0018      	movs	r0, r3
 80007f0:	f000 fe96 	bl	8001520 <HAL_GPIO_Init>

    /* SPI1 interrupt Init */
    HAL_NVIC_SetPriority(SPI1_IRQn, 0, 0);
 80007f4:	2200      	movs	r2, #0
 80007f6:	2100      	movs	r1, #0
 80007f8:	2019      	movs	r0, #25
 80007fa:	f000 fe19 	bl	8001430 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI1_IRQn);
 80007fe:	2019      	movs	r0, #25
 8000800:	f000 fe2b 	bl	800145a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }

}
 8000804:	46c0      	nop			; (mov r8, r8)
 8000806:	46bd      	mov	sp, r7
 8000808:	b00b      	add	sp, #44	; 0x2c
 800080a:	bd90      	pop	{r4, r7, pc}
 800080c:	40013000 	.word	0x40013000
 8000810:	40021000 	.word	0x40021000

08000814 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8000814:	b580      	push	{r7, lr}
 8000816:	b084      	sub	sp, #16
 8000818:	af00      	add	r7, sp, #0
 800081a:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 800081c:	687b      	ldr	r3, [r7, #4]
 800081e:	681b      	ldr	r3, [r3, #0]
 8000820:	4a12      	ldr	r2, [pc, #72]	; (800086c <HAL_TIM_Base_MspInit+0x58>)
 8000822:	4293      	cmp	r3, r2
 8000824:	d11d      	bne.n	8000862 <HAL_TIM_Base_MspInit+0x4e>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8000826:	4b12      	ldr	r3, [pc, #72]	; (8000870 <HAL_TIM_Base_MspInit+0x5c>)
 8000828:	699a      	ldr	r2, [r3, #24]
 800082a:	4b11      	ldr	r3, [pc, #68]	; (8000870 <HAL_TIM_Base_MspInit+0x5c>)
 800082c:	2180      	movs	r1, #128	; 0x80
 800082e:	0109      	lsls	r1, r1, #4
 8000830:	430a      	orrs	r2, r1
 8000832:	619a      	str	r2, [r3, #24]
 8000834:	4b0e      	ldr	r3, [pc, #56]	; (8000870 <HAL_TIM_Base_MspInit+0x5c>)
 8000836:	699a      	ldr	r2, [r3, #24]
 8000838:	2380      	movs	r3, #128	; 0x80
 800083a:	011b      	lsls	r3, r3, #4
 800083c:	4013      	ands	r3, r2
 800083e:	60fb      	str	r3, [r7, #12]
 8000840:	68fb      	ldr	r3, [r7, #12]
    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_BRK_UP_TRG_COM_IRQn, 0, 0);
 8000842:	2200      	movs	r2, #0
 8000844:	2100      	movs	r1, #0
 8000846:	200d      	movs	r0, #13
 8000848:	f000 fdf2 	bl	8001430 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_BRK_UP_TRG_COM_IRQn);
 800084c:	200d      	movs	r0, #13
 800084e:	f000 fe04 	bl	800145a <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(TIM1_CC_IRQn, 0, 0);
 8000852:	2200      	movs	r2, #0
 8000854:	2100      	movs	r1, #0
 8000856:	200e      	movs	r0, #14
 8000858:	f000 fdea 	bl	8001430 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_CC_IRQn);
 800085c:	200e      	movs	r0, #14
 800085e:	f000 fdfc 	bl	800145a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }

}
 8000862:	46c0      	nop			; (mov r8, r8)
 8000864:	46bd      	mov	sp, r7
 8000866:	b004      	add	sp, #16
 8000868:	bd80      	pop	{r7, pc}
 800086a:	46c0      	nop			; (mov r8, r8)
 800086c:	40012c00 	.word	0x40012c00
 8000870:	40021000 	.word	0x40021000

08000874 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000874:	b590      	push	{r4, r7, lr}
 8000876:	b08b      	sub	sp, #44	; 0x2c
 8000878:	af00      	add	r7, sp, #0
 800087a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800087c:	2414      	movs	r4, #20
 800087e:	193b      	adds	r3, r7, r4
 8000880:	0018      	movs	r0, r3
 8000882:	2314      	movs	r3, #20
 8000884:	001a      	movs	r2, r3
 8000886:	2100      	movs	r1, #0
 8000888:	f004 f848 	bl	800491c <memset>
  if(huart->Instance==USART1)
 800088c:	687b      	ldr	r3, [r7, #4]
 800088e:	681b      	ldr	r3, [r3, #0]
 8000890:	4a1d      	ldr	r2, [pc, #116]	; (8000908 <HAL_UART_MspInit+0x94>)
 8000892:	4293      	cmp	r3, r2
 8000894:	d133      	bne.n	80008fe <HAL_UART_MspInit+0x8a>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8000896:	4b1d      	ldr	r3, [pc, #116]	; (800090c <HAL_UART_MspInit+0x98>)
 8000898:	699a      	ldr	r2, [r3, #24]
 800089a:	4b1c      	ldr	r3, [pc, #112]	; (800090c <HAL_UART_MspInit+0x98>)
 800089c:	2180      	movs	r1, #128	; 0x80
 800089e:	01c9      	lsls	r1, r1, #7
 80008a0:	430a      	orrs	r2, r1
 80008a2:	619a      	str	r2, [r3, #24]
 80008a4:	4b19      	ldr	r3, [pc, #100]	; (800090c <HAL_UART_MspInit+0x98>)
 80008a6:	699a      	ldr	r2, [r3, #24]
 80008a8:	2380      	movs	r3, #128	; 0x80
 80008aa:	01db      	lsls	r3, r3, #7
 80008ac:	4013      	ands	r3, r2
 80008ae:	613b      	str	r3, [r7, #16]
 80008b0:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80008b2:	4b16      	ldr	r3, [pc, #88]	; (800090c <HAL_UART_MspInit+0x98>)
 80008b4:	695a      	ldr	r2, [r3, #20]
 80008b6:	4b15      	ldr	r3, [pc, #84]	; (800090c <HAL_UART_MspInit+0x98>)
 80008b8:	2180      	movs	r1, #128	; 0x80
 80008ba:	0289      	lsls	r1, r1, #10
 80008bc:	430a      	orrs	r2, r1
 80008be:	615a      	str	r2, [r3, #20]
 80008c0:	4b12      	ldr	r3, [pc, #72]	; (800090c <HAL_UART_MspInit+0x98>)
 80008c2:	695a      	ldr	r2, [r3, #20]
 80008c4:	2380      	movs	r3, #128	; 0x80
 80008c6:	029b      	lsls	r3, r3, #10
 80008c8:	4013      	ands	r3, r2
 80008ca:	60fb      	str	r3, [r7, #12]
 80008cc:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 80008ce:	193b      	adds	r3, r7, r4
 80008d0:	22c0      	movs	r2, #192	; 0xc0
 80008d2:	00d2      	lsls	r2, r2, #3
 80008d4:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80008d6:	0021      	movs	r1, r4
 80008d8:	187b      	adds	r3, r7, r1
 80008da:	2202      	movs	r2, #2
 80008dc:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008de:	187b      	adds	r3, r7, r1
 80008e0:	2200      	movs	r2, #0
 80008e2:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80008e4:	187b      	adds	r3, r7, r1
 80008e6:	2203      	movs	r2, #3
 80008e8:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_USART1;
 80008ea:	187b      	adds	r3, r7, r1
 80008ec:	2201      	movs	r2, #1
 80008ee:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80008f0:	187a      	adds	r2, r7, r1
 80008f2:	2390      	movs	r3, #144	; 0x90
 80008f4:	05db      	lsls	r3, r3, #23
 80008f6:	0011      	movs	r1, r2
 80008f8:	0018      	movs	r0, r3
 80008fa:	f000 fe11 	bl	8001520 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 80008fe:	46c0      	nop			; (mov r8, r8)
 8000900:	46bd      	mov	sp, r7
 8000902:	b00b      	add	sp, #44	; 0x2c
 8000904:	bd90      	pop	{r4, r7, pc}
 8000906:	46c0      	nop			; (mov r8, r8)
 8000908:	40013800 	.word	0x40013800
 800090c:	40021000 	.word	0x40021000

08000910 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000910:	b580      	push	{r7, lr}
 8000912:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000914:	e7fe      	b.n	8000914 <NMI_Handler+0x4>

08000916 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000916:	b580      	push	{r7, lr}
 8000918:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800091a:	e7fe      	b.n	800091a <HardFault_Handler+0x4>

0800091c <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800091c:	b580      	push	{r7, lr}
 800091e:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 8000920:	46c0      	nop			; (mov r8, r8)
 8000922:	46bd      	mov	sp, r7
 8000924:	bd80      	pop	{r7, pc}

08000926 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000926:	b580      	push	{r7, lr}
 8000928:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800092a:	46c0      	nop			; (mov r8, r8)
 800092c:	46bd      	mov	sp, r7
 800092e:	bd80      	pop	{r7, pc}

08000930 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000930:	b580      	push	{r7, lr}
 8000932:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000934:	f000 fcb4 	bl	80012a0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000938:	46c0      	nop			; (mov r8, r8)
 800093a:	46bd      	mov	sp, r7
 800093c:	bd80      	pop	{r7, pc}
	...

08000940 <TIM1_BRK_UP_TRG_COM_IRQHandler>:

/**
  * @brief This function handles TIM1 break, update, trigger and commutation interrupts.
  */
void TIM1_BRK_UP_TRG_COM_IRQHandler(void)
{
 8000940:	b580      	push	{r7, lr}
 8000942:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_BRK_UP_TRG_COM_IRQn 0 */

  /* USER CODE END TIM1_BRK_UP_TRG_COM_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8000944:	4b03      	ldr	r3, [pc, #12]	; (8000954 <TIM1_BRK_UP_TRG_COM_IRQHandler+0x14>)
 8000946:	0018      	movs	r0, r3
 8000948:	f002 ff98 	bl	800387c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_BRK_UP_TRG_COM_IRQn 1 */

  /* USER CODE END TIM1_BRK_UP_TRG_COM_IRQn 1 */
}
 800094c:	46c0      	nop			; (mov r8, r8)
 800094e:	46bd      	mov	sp, r7
 8000950:	bd80      	pop	{r7, pc}
 8000952:	46c0      	nop			; (mov r8, r8)
 8000954:	20000124 	.word	0x20000124

08000958 <TIM1_CC_IRQHandler>:

/**
  * @brief This function handles TIM1 capture compare interrupt.
  */
void TIM1_CC_IRQHandler(void)
{
 8000958:	b580      	push	{r7, lr}
 800095a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_CC_IRQn 0 */

  /* USER CODE END TIM1_CC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 800095c:	4b03      	ldr	r3, [pc, #12]	; (800096c <TIM1_CC_IRQHandler+0x14>)
 800095e:	0018      	movs	r0, r3
 8000960:	f002 ff8c 	bl	800387c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_CC_IRQn 1 */

  /* USER CODE END TIM1_CC_IRQn 1 */
}
 8000964:	46c0      	nop			; (mov r8, r8)
 8000966:	46bd      	mov	sp, r7
 8000968:	bd80      	pop	{r7, pc}
 800096a:	46c0      	nop			; (mov r8, r8)
 800096c:	20000124 	.word	0x20000124

08000970 <SPI1_IRQHandler>:

/**
  * @brief This function handles SPI1 global interrupt.
  */
void SPI1_IRQHandler(void)
{
 8000970:	b580      	push	{r7, lr}
 8000972:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPI1_IRQn 0 */

  /* USER CODE END SPI1_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi1);
 8000974:	4b03      	ldr	r3, [pc, #12]	; (8000984 <SPI1_IRQHandler+0x14>)
 8000976:	0018      	movs	r0, r3
 8000978:	f002 fc54 	bl	8003224 <HAL_SPI_IRQHandler>
  /* USER CODE BEGIN SPI1_IRQn 1 */

  /* USER CODE END SPI1_IRQn 1 */
}
 800097c:	46c0      	nop			; (mov r8, r8)
 800097e:	46bd      	mov	sp, r7
 8000980:	bd80      	pop	{r7, pc}
 8000982:	46c0      	nop			; (mov r8, r8)
 8000984:	200000c0 	.word	0x200000c0

08000988 <get_irq1_register>:



//Gets the IRQ2 Register Status
uint8_t get_irq1_register(SPI_HandleTypeDef *hspi)
{
 8000988:	b580      	push	{r7, lr}
 800098a:	b082      	sub	sp, #8
 800098c:	af00      	add	r7, sp, #0
 800098e:	6078      	str	r0, [r7, #4]
	return spi_single_read(hspi, REG_IRQFLAGS1);;
 8000990:	687b      	ldr	r3, [r7, #4]
 8000992:	213e      	movs	r1, #62	; 0x3e
 8000994:	0018      	movs	r0, r3
 8000996:	f000 f845 	bl	8000a24 <spi_single_read>
 800099a:	0003      	movs	r3, r0
}
 800099c:	0018      	movs	r0, r3
 800099e:	46bd      	mov	sp, r7
 80009a0:	b002      	add	sp, #8
 80009a2:	bd80      	pop	{r7, pc}

080009a4 <get_irq2_register>:


//Gets the IRQ2 Register Status
uint8_t get_irq2_register(SPI_HandleTypeDef *hspi)
{
 80009a4:	b580      	push	{r7, lr}
 80009a6:	b082      	sub	sp, #8
 80009a8:	af00      	add	r7, sp, #0
 80009aa:	6078      	str	r0, [r7, #4]
	return spi_single_read(hspi, REG_IRQFLAGS2);;
 80009ac:	687b      	ldr	r3, [r7, #4]
 80009ae:	213f      	movs	r1, #63	; 0x3f
 80009b0:	0018      	movs	r0, r3
 80009b2:	f000 f837 	bl	8000a24 <spi_single_read>
 80009b6:	0003      	movs	r3, r0
}
 80009b8:	0018      	movs	r0, r3
 80009ba:	46bd      	mov	sp, r7
 80009bc:	b002      	add	sp, #8
 80009be:	bd80      	pop	{r7, pc}

080009c0 <spi_single_write>:


//This Writes to a single register
void spi_single_write(SPI_HandleTypeDef *hspi, uint8_t address, uint8_t data)
{
 80009c0:	b580      	push	{r7, lr}
 80009c2:	b082      	sub	sp, #8
 80009c4:	af00      	add	r7, sp, #0
 80009c6:	6078      	str	r0, [r7, #4]
 80009c8:	0008      	movs	r0, r1
 80009ca:	0011      	movs	r1, r2
 80009cc:	1cfb      	adds	r3, r7, #3
 80009ce:	1c02      	adds	r2, r0, #0
 80009d0:	701a      	strb	r2, [r3, #0]
 80009d2:	1cbb      	adds	r3, r7, #2
 80009d4:	1c0a      	adds	r2, r1, #0
 80009d6:	701a      	strb	r2, [r3, #0]
	address |= WRITE_MASK;
 80009d8:	1cfb      	adds	r3, r7, #3
 80009da:	781b      	ldrb	r3, [r3, #0]
 80009dc:	2280      	movs	r2, #128	; 0x80
 80009de:	4252      	negs	r2, r2
 80009e0:	4313      	orrs	r3, r2
 80009e2:	b2da      	uxtb	r2, r3
 80009e4:	1cfb      	adds	r3, r7, #3
 80009e6:	701a      	strb	r2, [r3, #0]
	HAL_GPIO_WritePin(cs_group, cs_pin, 0);
 80009e8:	2390      	movs	r3, #144	; 0x90
 80009ea:	05db      	lsls	r3, r3, #23
 80009ec:	2200      	movs	r2, #0
 80009ee:	2110      	movs	r1, #16
 80009f0:	0018      	movs	r0, r3
 80009f2:	f000 fefd 	bl	80017f0 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(hspi, &address, sizeof(address), 100);
 80009f6:	1cf9      	adds	r1, r7, #3
 80009f8:	6878      	ldr	r0, [r7, #4]
 80009fa:	2364      	movs	r3, #100	; 0x64
 80009fc:	2201      	movs	r2, #1
 80009fe:	f001 ff7d 	bl	80028fc <HAL_SPI_Transmit>
	HAL_SPI_Transmit(hspi, &data, sizeof(data), 100);
 8000a02:	1cb9      	adds	r1, r7, #2
 8000a04:	6878      	ldr	r0, [r7, #4]
 8000a06:	2364      	movs	r3, #100	; 0x64
 8000a08:	2201      	movs	r2, #1
 8000a0a:	f001 ff77 	bl	80028fc <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(cs_group, cs_pin, 1);
 8000a0e:	2390      	movs	r3, #144	; 0x90
 8000a10:	05db      	lsls	r3, r3, #23
 8000a12:	2201      	movs	r2, #1
 8000a14:	2110      	movs	r1, #16
 8000a16:	0018      	movs	r0, r3
 8000a18:	f000 feea 	bl	80017f0 <HAL_GPIO_WritePin>
}
 8000a1c:	46c0      	nop			; (mov r8, r8)
 8000a1e:	46bd      	mov	sp, r7
 8000a20:	b002      	add	sp, #8
 8000a22:	bd80      	pop	{r7, pc}

08000a24 <spi_single_read>:

//This reads a single register
uint8_t spi_single_read(SPI_HandleTypeDef *hspi, uint8_t address)
{
 8000a24:	b590      	push	{r4, r7, lr}
 8000a26:	b085      	sub	sp, #20
 8000a28:	af00      	add	r7, sp, #0
 8000a2a:	6078      	str	r0, [r7, #4]
 8000a2c:	000a      	movs	r2, r1
 8000a2e:	1cfb      	adds	r3, r7, #3
 8000a30:	701a      	strb	r2, [r3, #0]
	uint8_t rx_data;
	address &= READ_MASK;
 8000a32:	1cfb      	adds	r3, r7, #3
 8000a34:	781b      	ldrb	r3, [r3, #0]
 8000a36:	227f      	movs	r2, #127	; 0x7f
 8000a38:	4013      	ands	r3, r2
 8000a3a:	b2da      	uxtb	r2, r3
 8000a3c:	1cfb      	adds	r3, r7, #3
 8000a3e:	701a      	strb	r2, [r3, #0]
	HAL_GPIO_WritePin(cs_group, cs_pin, 0);
 8000a40:	2390      	movs	r3, #144	; 0x90
 8000a42:	05db      	lsls	r3, r3, #23
 8000a44:	2200      	movs	r2, #0
 8000a46:	2110      	movs	r1, #16
 8000a48:	0018      	movs	r0, r3
 8000a4a:	f000 fed1 	bl	80017f0 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(hspi, &address, sizeof(address), 100);
 8000a4e:	1cf9      	adds	r1, r7, #3
 8000a50:	6878      	ldr	r0, [r7, #4]
 8000a52:	2364      	movs	r3, #100	; 0x64
 8000a54:	2201      	movs	r2, #1
 8000a56:	f001 ff51 	bl	80028fc <HAL_SPI_Transmit>
	HAL_SPI_Receive(hspi, &rx_data, sizeof(rx_data), 100);
 8000a5a:	240f      	movs	r4, #15
 8000a5c:	1939      	adds	r1, r7, r4
 8000a5e:	6878      	ldr	r0, [r7, #4]
 8000a60:	2364      	movs	r3, #100	; 0x64
 8000a62:	2201      	movs	r2, #1
 8000a64:	f002 f8aa 	bl	8002bbc <HAL_SPI_Receive>
	HAL_GPIO_WritePin(cs_group, cs_pin, 1);
 8000a68:	2390      	movs	r3, #144	; 0x90
 8000a6a:	05db      	lsls	r3, r3, #23
 8000a6c:	2201      	movs	r2, #1
 8000a6e:	2110      	movs	r1, #16
 8000a70:	0018      	movs	r0, r3
 8000a72:	f000 febd 	bl	80017f0 <HAL_GPIO_WritePin>
	return rx_data;
 8000a76:	193b      	adds	r3, r7, r4
 8000a78:	781b      	ldrb	r3, [r3, #0]
}
 8000a7a:	0018      	movs	r0, r3
 8000a7c:	46bd      	mov	sp, r7
 8000a7e:	b005      	add	sp, #20
 8000a80:	bd90      	pop	{r4, r7, pc}

08000a82 <sx1278_struct_init>:

//Only Change Below if the Value is different
//From the default setting in Datasheet
void sx1278_struct_init(SX1278 *radio)
{
 8000a82:	b580      	push	{r7, lr}
 8000a84:	b082      	sub	sp, #8
 8000a86:	af00      	add	r7, sp, #0
 8000a88:	6078      	str	r0, [r7, #4]
	//Common Settings
	radio->RegOpMode |= RF_OPMODE_STANDBY | RF_OPMODE_FREQMODE_ACCESS_LF;
 8000a8a:	687b      	ldr	r3, [r7, #4]
 8000a8c:	785b      	ldrb	r3, [r3, #1]
 8000a8e:	2209      	movs	r2, #9
 8000a90:	4313      	orrs	r3, r2
 8000a92:	b2da      	uxtb	r2, r3
 8000a94:	687b      	ldr	r3, [r7, #4]
 8000a96:	705a      	strb	r2, [r3, #1]
	radio->RegBitrateMsb |= RF_BITRATEMSB_250000_BPS;
 8000a98:	687b      	ldr	r3, [r7, #4]
 8000a9a:	789a      	ldrb	r2, [r3, #2]
 8000a9c:	687b      	ldr	r3, [r7, #4]
 8000a9e:	709a      	strb	r2, [r3, #2]
	radio->RegBitrateLsb |= RF_BITRATELSB_250000_BPS;
 8000aa0:	687b      	ldr	r3, [r7, #4]
 8000aa2:	78db      	ldrb	r3, [r3, #3]
 8000aa4:	2280      	movs	r2, #128	; 0x80
 8000aa6:	4252      	negs	r2, r2
 8000aa8:	4313      	orrs	r3, r2
 8000aaa:	b2da      	uxtb	r2, r3
 8000aac:	687b      	ldr	r3, [r7, #4]
 8000aae:	70da      	strb	r2, [r3, #3]

	//You Have to Calculate with Eqs on Datasheet
	radio->RegFrfMsb = 0x6c;
 8000ab0:	687b      	ldr	r3, [r7, #4]
 8000ab2:	226c      	movs	r2, #108	; 0x6c
 8000ab4:	719a      	strb	r2, [r3, #6]
	radio->RegFrfMid = 0x80;
 8000ab6:	687b      	ldr	r3, [r7, #4]
 8000ab8:	2280      	movs	r2, #128	; 0x80
 8000aba:	71da      	strb	r2, [r3, #7]
	radio->RegFrfLsb = 0x00;
 8000abc:	687b      	ldr	r3, [r7, #4]
 8000abe:	2200      	movs	r2, #0
 8000ac0:	721a      	strb	r2, [r3, #8]

	//TX Settings:
	radio->RegPaConfig = 0b01110011;
 8000ac2:	687b      	ldr	r3, [r7, #4]
 8000ac4:	2273      	movs	r2, #115	; 0x73
 8000ac6:	725a      	strb	r2, [r3, #9]
	radio->RegPaRamp = 0b00000101;
 8000ac8:	687b      	ldr	r3, [r7, #4]
 8000aca:	2205      	movs	r2, #5
 8000acc:	729a      	strb	r2, [r3, #10]
	radio->RegOcp = 0b0001011;
 8000ace:	687b      	ldr	r3, [r7, #4]
 8000ad0:	220b      	movs	r2, #11
 8000ad2:	72da      	strb	r2, [r3, #11]

	//RX Settings:
	radio->RegLna = 0b11100000;
 8000ad4:	687b      	ldr	r3, [r7, #4]
 8000ad6:	22e0      	movs	r2, #224	; 0xe0
 8000ad8:	731a      	strb	r2, [r3, #12]
	radio->RegRxConfig = 0b10000100;
 8000ada:	687b      	ldr	r3, [r7, #4]
 8000adc:	2284      	movs	r2, #132	; 0x84
 8000ade:	735a      	strb	r2, [r3, #13]
	radio->RegRssiConfig = 0b00000000;
 8000ae0:	687b      	ldr	r3, [r7, #4]
 8000ae2:	2200      	movs	r2, #0
 8000ae4:	739a      	strb	r2, [r3, #14]

	//There is an Rssi Threshold Reg
	//Have to change pre-amble detect when changing preamble
	radio->RegPreambleDetect = 0b10101010;
 8000ae6:	687b      	ldr	r3, [r7, #4]
 8000ae8:	22aa      	movs	r2, #170	; 0xaa
 8000aea:	77da      	strb	r2, [r3, #31]
	radio->RegPreambleMsb = PREAMBLE_SIZE_MSB;
 8000aec:	687b      	ldr	r3, [r7, #4]
 8000aee:	2225      	movs	r2, #37	; 0x25
 8000af0:	2100      	movs	r1, #0
 8000af2:	5499      	strb	r1, [r3, r2]
	radio->RegPreambleLsb = PREAMBLE_SIZE_LSB;
 8000af4:	687b      	ldr	r3, [r7, #4]
 8000af6:	2226      	movs	r2, #38	; 0x26
 8000af8:	2102      	movs	r1, #2
 8000afa:	5499      	strb	r1, [r3, r2]
	//Turning Sync Word Off
	radio->RegSyncConfig = 0b01010001;
 8000afc:	687b      	ldr	r3, [r7, #4]
 8000afe:	2227      	movs	r2, #39	; 0x27
 8000b00:	2151      	movs	r1, #81	; 0x51
 8000b02:	5499      	strb	r1, [r3, r2]
	radio->RegSyncValue1 = 0xAF;
 8000b04:	687b      	ldr	r3, [r7, #4]
 8000b06:	2228      	movs	r2, #40	; 0x28
 8000b08:	21af      	movs	r1, #175	; 0xaf
 8000b0a:	5499      	strb	r1, [r3, r2]
	radio->RegSyncValue2 = 0xFA;
 8000b0c:	687b      	ldr	r3, [r7, #4]
 8000b0e:	2229      	movs	r2, #41	; 0x29
 8000b10:	21fa      	movs	r1, #250	; 0xfa
 8000b12:	5499      	strb	r1, [r3, r2]

	//TCXO Settings:
	radio->RegTcxo = RF_TCXO_TCXOINPUT_ON;
 8000b14:	687b      	ldr	r3, [r7, #4]
 8000b16:	2258      	movs	r2, #88	; 0x58
 8000b18:	2110      	movs	r1, #16
 8000b1a:	5499      	strb	r1, [r3, r2]

	//Packet Settings
	//Fixed Packet Length of 32 Bytes.
	//CRC ON
	radio->RegPacketConfig1 = 0b00011000;
 8000b1c:	687b      	ldr	r3, [r7, #4]
 8000b1e:	2230      	movs	r2, #48	; 0x30
 8000b20:	2118      	movs	r1, #24
 8000b22:	5499      	strb	r1, [r3, r2]
	radio->RegPacketConfig2 = 0b01000000;
 8000b24:	687b      	ldr	r3, [r7, #4]
 8000b26:	2231      	movs	r2, #49	; 0x31
 8000b28:	2140      	movs	r1, #64	; 0x40
 8000b2a:	5499      	strb	r1, [r3, r2]
	radio->RegPayloadLength = 0b00100000;
 8000b2c:	687b      	ldr	r3, [r7, #4]
 8000b2e:	2232      	movs	r2, #50	; 0x32
 8000b30:	2120      	movs	r1, #32
 8000b32:	5499      	strb	r1, [r3, r2]
	radio->RegFifoThresh = RF_FIFOTHRESH_TXSTARTCONDITION_FIFOTHRESH | (DATA_SIZE-1);
 8000b34:	687b      	ldr	r3, [r7, #4]
 8000b36:	2235      	movs	r2, #53	; 0x35
 8000b38:	211f      	movs	r1, #31
 8000b3a:	5499      	strb	r1, [r3, r2]
}
 8000b3c:	46c0      	nop			; (mov r8, r8)
 8000b3e:	46bd      	mov	sp, r7
 8000b40:	b002      	add	sp, #8
 8000b42:	bd80      	pop	{r7, pc}

08000b44 <sx1278_read_all_registers>:

//This gets the status of all registers.
//Mainly for init purposes
uint8_t sx1278_read_all_registers(SX1278 *radio, SPI_HandleTypeDef *hspi)
{
 8000b44:	b5b0      	push	{r4, r5, r7, lr}
 8000b46:	b086      	sub	sp, #24
 8000b48:	af00      	add	r7, sp, #0
 8000b4a:	6078      	str	r0, [r7, #4]
 8000b4c:	6039      	str	r1, [r7, #0]
	uint8_t *struct_ptr = &(radio->RegOpMode);
 8000b4e:	687b      	ldr	r3, [r7, #4]
 8000b50:	3301      	adds	r3, #1
 8000b52:	613b      	str	r3, [r7, #16]
	for(uint8_t reg = 1; reg <= REGISTER_COUNT; reg++)
 8000b54:	2317      	movs	r3, #23
 8000b56:	18fb      	adds	r3, r7, r3
 8000b58:	2201      	movs	r2, #1
 8000b5a:	701a      	strb	r2, [r3, #0]
 8000b5c:	e013      	b.n	8000b86 <sx1278_read_all_registers+0x42>
	{
		*(struct_ptr + ((reg-1))) = spi_single_read(hspi, reg);
 8000b5e:	2517      	movs	r5, #23
 8000b60:	197b      	adds	r3, r7, r5
 8000b62:	781b      	ldrb	r3, [r3, #0]
 8000b64:	3b01      	subs	r3, #1
 8000b66:	693a      	ldr	r2, [r7, #16]
 8000b68:	18d4      	adds	r4, r2, r3
 8000b6a:	197b      	adds	r3, r7, r5
 8000b6c:	781a      	ldrb	r2, [r3, #0]
 8000b6e:	683b      	ldr	r3, [r7, #0]
 8000b70:	0011      	movs	r1, r2
 8000b72:	0018      	movs	r0, r3
 8000b74:	f7ff ff56 	bl	8000a24 <spi_single_read>
 8000b78:	0003      	movs	r3, r0
 8000b7a:	7023      	strb	r3, [r4, #0]
	for(uint8_t reg = 1; reg <= REGISTER_COUNT; reg++)
 8000b7c:	197b      	adds	r3, r7, r5
 8000b7e:	781a      	ldrb	r2, [r3, #0]
 8000b80:	197b      	adds	r3, r7, r5
 8000b82:	3201      	adds	r2, #1
 8000b84:	701a      	strb	r2, [r3, #0]
 8000b86:	2317      	movs	r3, #23
 8000b88:	18fb      	adds	r3, r7, r3
 8000b8a:	781b      	ldrb	r3, [r3, #0]
 8000b8c:	2b70      	cmp	r3, #112	; 0x70
 8000b8e:	d9e6      	bls.n	8000b5e <sx1278_read_all_registers+0x1a>
	}
	uint8_t temp = spi_single_read(hspi, REG_VERSION);
 8000b90:	250f      	movs	r5, #15
 8000b92:	197c      	adds	r4, r7, r5
 8000b94:	683b      	ldr	r3, [r7, #0]
 8000b96:	2142      	movs	r1, #66	; 0x42
 8000b98:	0018      	movs	r0, r3
 8000b9a:	f7ff ff43 	bl	8000a24 <spi_single_read>
 8000b9e:	0003      	movs	r3, r0
 8000ba0:	7023      	strb	r3, [r4, #0]
	if(temp == CHIP_VERSION)
 8000ba2:	197b      	adds	r3, r7, r5
 8000ba4:	781b      	ldrb	r3, [r3, #0]
 8000ba6:	2b12      	cmp	r3, #18
 8000ba8:	d101      	bne.n	8000bae <sx1278_read_all_registers+0x6a>
	{
		return 1;
 8000baa:	2301      	movs	r3, #1
 8000bac:	e000      	b.n	8000bb0 <sx1278_read_all_registers+0x6c>
	}
	return 0;
 8000bae:	2300      	movs	r3, #0
}
 8000bb0:	0018      	movs	r0, r3
 8000bb2:	46bd      	mov	sp, r7
 8000bb4:	b006      	add	sp, #24
 8000bb6:	bdb0      	pop	{r4, r5, r7, pc}

08000bb8 <sx1278_write_all_registers>:

//This Function updates all registers with the desired configuration
//Probably will be only used for init and major function changes.
uint8_t sx1278_write_all_registers(SX1278 *radio, SPI_HandleTypeDef *hspi)
{
 8000bb8:	b5b0      	push	{r4, r5, r7, lr}
 8000bba:	b086      	sub	sp, #24
 8000bbc:	af00      	add	r7, sp, #0
 8000bbe:	6078      	str	r0, [r7, #4]
 8000bc0:	6039      	str	r1, [r7, #0]
	uint8_t *struct_ptr = &(radio->RegOpMode);
 8000bc2:	687b      	ldr	r3, [r7, #4]
 8000bc4:	3301      	adds	r3, #1
 8000bc6:	613b      	str	r3, [r7, #16]
	for(uint8_t reg = 1; reg <= REGISTER_COUNT; reg++)
 8000bc8:	2317      	movs	r3, #23
 8000bca:	18fb      	adds	r3, r7, r3
 8000bcc:	2201      	movs	r2, #1
 8000bce:	701a      	strb	r2, [r3, #0]
 8000bd0:	e013      	b.n	8000bfa <sx1278_write_all_registers+0x42>
		{
			spi_single_write(hspi, reg, *(struct_ptr + ((reg-1))));
 8000bd2:	2117      	movs	r1, #23
 8000bd4:	187b      	adds	r3, r7, r1
 8000bd6:	781b      	ldrb	r3, [r3, #0]
 8000bd8:	3b01      	subs	r3, #1
 8000bda:	693a      	ldr	r2, [r7, #16]
 8000bdc:	18d3      	adds	r3, r2, r3
 8000bde:	781a      	ldrb	r2, [r3, #0]
 8000be0:	000c      	movs	r4, r1
 8000be2:	187b      	adds	r3, r7, r1
 8000be4:	7819      	ldrb	r1, [r3, #0]
 8000be6:	683b      	ldr	r3, [r7, #0]
 8000be8:	0018      	movs	r0, r3
 8000bea:	f7ff fee9 	bl	80009c0 <spi_single_write>
	for(uint8_t reg = 1; reg <= REGISTER_COUNT; reg++)
 8000bee:	0021      	movs	r1, r4
 8000bf0:	187b      	adds	r3, r7, r1
 8000bf2:	781a      	ldrb	r2, [r3, #0]
 8000bf4:	187b      	adds	r3, r7, r1
 8000bf6:	3201      	adds	r2, #1
 8000bf8:	701a      	strb	r2, [r3, #0]
 8000bfa:	2317      	movs	r3, #23
 8000bfc:	18fb      	adds	r3, r7, r3
 8000bfe:	781b      	ldrb	r3, [r3, #0]
 8000c00:	2b70      	cmp	r3, #112	; 0x70
 8000c02:	d9e6      	bls.n	8000bd2 <sx1278_write_all_registers+0x1a>
		}
	uint8_t temp = spi_single_read(hspi, REG_OPMODE);
 8000c04:	250f      	movs	r5, #15
 8000c06:	197c      	adds	r4, r7, r5
 8000c08:	683b      	ldr	r3, [r7, #0]
 8000c0a:	2101      	movs	r1, #1
 8000c0c:	0018      	movs	r0, r3
 8000c0e:	f7ff ff09 	bl	8000a24 <spi_single_read>
 8000c12:	0003      	movs	r3, r0
 8000c14:	7023      	strb	r3, [r4, #0]
	if(radio->RegOpMode == temp)
 8000c16:	687b      	ldr	r3, [r7, #4]
 8000c18:	785b      	ldrb	r3, [r3, #1]
 8000c1a:	197a      	adds	r2, r7, r5
 8000c1c:	7812      	ldrb	r2, [r2, #0]
 8000c1e:	429a      	cmp	r2, r3
 8000c20:	d101      	bne.n	8000c26 <sx1278_write_all_registers+0x6e>
	{
		return 1;
 8000c22:	2301      	movs	r3, #1
 8000c24:	e000      	b.n	8000c28 <sx1278_write_all_registers+0x70>
	}
	return 0;
 8000c26:	2300      	movs	r3, #0
}
 8000c28:	0018      	movs	r0, r3
 8000c2a:	46bd      	mov	sp, r7
 8000c2c:	b006      	add	sp, #24
 8000c2e:	bdb0      	pop	{r4, r5, r7, pc}

08000c30 <sx1278_mem_init>:

void sx1278_mem_init(SPI_HandleTypeDef *hspi, radio *radio)
{
 8000c30:	b580      	push	{r7, lr}
 8000c32:	b082      	sub	sp, #8
 8000c34:	af00      	add	r7, sp, #0
 8000c36:	6078      	str	r0, [r7, #4]
 8000c38:	6039      	str	r1, [r7, #0]
	// Set for the SX App
	radio->tx_state_flags.tx_init = 0;
 8000c3a:	683b      	ldr	r3, [r7, #0]
 8000c3c:	2271      	movs	r2, #113	; 0x71
 8000c3e:	2100      	movs	r1, #0
 8000c40:	5499      	strb	r1, [r3, r2]
	radio->tx_state_flags.tx_inp= 0;
 8000c42:	683b      	ldr	r3, [r7, #0]
 8000c44:	2272      	movs	r2, #114	; 0x72
 8000c46:	2100      	movs	r1, #0
 8000c48:	5499      	strb	r1, [r3, r2]
	radio->tx_buffer_prog = 0;
 8000c4a:	683b      	ldr	r3, [r7, #0]
 8000c4c:	22f5      	movs	r2, #245	; 0xf5
 8000c4e:	2100      	movs	r1, #0
 8000c50:	5499      	strb	r1, [r3, r2]
	radio->rx_flags.rx_init = 0;
 8000c52:	683b      	ldr	r3, [r7, #0]
 8000c54:	22f6      	movs	r2, #246	; 0xf6
 8000c56:	2100      	movs	r1, #0
 8000c58:	5499      	strb	r1, [r3, r2]
	radio->rx_flags.rx_gain = 0x00;
 8000c5a:	683b      	ldr	r3, [r7, #0]
 8000c5c:	22f7      	movs	r2, #247	; 0xf7
 8000c5e:	2100      	movs	r1, #0
 8000c60:	5499      	strb	r1, [r3, r2]
	radio->rx_flags.rx_running = 0;
 8000c62:	683b      	ldr	r3, [r7, #0]
 8000c64:	22f8      	movs	r2, #248	; 0xf8
 8000c66:	2100      	movs	r1, #0
 8000c68:	5499      	strb	r1, [r3, r2]
}
 8000c6a:	46c0      	nop			; (mov r8, r8)
 8000c6c:	46bd      	mov	sp, r7
 8000c6e:	b002      	add	sp, #8
 8000c70:	bd80      	pop	{r7, pc}

08000c72 <sx1278_init>:

//General Init Function for the Module.
uint8_t sx1278_init(radio *radio, SPI_HandleTypeDef *hspi)
{
 8000c72:	b5b0      	push	{r4, r5, r7, lr}
 8000c74:	b084      	sub	sp, #16
 8000c76:	af00      	add	r7, sp, #0
 8000c78:	6078      	str	r0, [r7, #4]
 8000c7a:	6039      	str	r1, [r7, #0]
	uint8_t timeout_counter = 0;
 8000c7c:	230f      	movs	r3, #15
 8000c7e:	18fb      	adds	r3, r7, r3
 8000c80:	2200      	movs	r2, #0
 8000c82:	701a      	strb	r2, [r3, #0]
	uint8_t stat = 0;
 8000c84:	230e      	movs	r3, #14
 8000c86:	18fb      	adds	r3, r7, r3
 8000c88:	2200      	movs	r2, #0
 8000c8a:	701a      	strb	r2, [r3, #0]
	while(stat == 0 && timeout_counter < TIMEOUT_COUNTER_LIM)
 8000c8c:	e015      	b.n	8000cba <sx1278_init+0x48>
	{
		stat = sx1278_read_all_registers(&(radio->radio), hspi);
 8000c8e:	687b      	ldr	r3, [r7, #4]
 8000c90:	220e      	movs	r2, #14
 8000c92:	18bc      	adds	r4, r7, r2
 8000c94:	683a      	ldr	r2, [r7, #0]
 8000c96:	0011      	movs	r1, r2
 8000c98:	0018      	movs	r0, r3
 8000c9a:	f7ff ff53 	bl	8000b44 <sx1278_read_all_registers>
 8000c9e:	0003      	movs	r3, r0
 8000ca0:	7023      	strb	r3, [r4, #0]
		timeout_counter++;
 8000ca2:	210f      	movs	r1, #15
 8000ca4:	187b      	adds	r3, r7, r1
 8000ca6:	781a      	ldrb	r2, [r3, #0]
 8000ca8:	187b      	adds	r3, r7, r1
 8000caa:	3201      	adds	r2, #1
 8000cac:	701a      	strb	r2, [r3, #0]
		if(timeout_counter == TIMEOUT_COUNTER_LIM-1)
 8000cae:	187b      	adds	r3, r7, r1
 8000cb0:	781b      	ldrb	r3, [r3, #0]
 8000cb2:	2b64      	cmp	r3, #100	; 0x64
 8000cb4:	d101      	bne.n	8000cba <sx1278_init+0x48>
		{
			return 0;
 8000cb6:	2300      	movs	r3, #0
 8000cb8:	e041      	b.n	8000d3e <sx1278_init+0xcc>
	while(stat == 0 && timeout_counter < TIMEOUT_COUNTER_LIM)
 8000cba:	230e      	movs	r3, #14
 8000cbc:	18fb      	adds	r3, r7, r3
 8000cbe:	781b      	ldrb	r3, [r3, #0]
 8000cc0:	2b00      	cmp	r3, #0
 8000cc2:	d104      	bne.n	8000cce <sx1278_init+0x5c>
 8000cc4:	230f      	movs	r3, #15
 8000cc6:	18fb      	adds	r3, r7, r3
 8000cc8:	781b      	ldrb	r3, [r3, #0]
 8000cca:	2b64      	cmp	r3, #100	; 0x64
 8000ccc:	d9df      	bls.n	8000c8e <sx1278_init+0x1c>
		}
	}
	timeout_counter = 0;
 8000cce:	230f      	movs	r3, #15
 8000cd0:	18fb      	adds	r3, r7, r3
 8000cd2:	2200      	movs	r2, #0
 8000cd4:	701a      	strb	r2, [r3, #0]
	stat = 0;
 8000cd6:	230e      	movs	r3, #14
 8000cd8:	18fb      	adds	r3, r7, r3
 8000cda:	2200      	movs	r2, #0
 8000cdc:	701a      	strb	r2, [r3, #0]
	sx1278_struct_init(&(radio->radio));
 8000cde:	687b      	ldr	r3, [r7, #4]
 8000ce0:	0018      	movs	r0, r3
 8000ce2:	f7ff fece 	bl	8000a82 <sx1278_struct_init>
	radio->sx_state = STANDBY;
 8000ce6:	687b      	ldr	r3, [r7, #4]
 8000ce8:	2270      	movs	r2, #112	; 0x70
 8000cea:	2101      	movs	r1, #1
 8000cec:	5499      	strb	r1, [r3, r2]
	while(stat == 0 && timeout_counter < TIMEOUT_COUNTER_LIM)
 8000cee:	e015      	b.n	8000d1c <sx1278_init+0xaa>
	{
		timeout_counter++;
 8000cf0:	250f      	movs	r5, #15
 8000cf2:	197b      	adds	r3, r7, r5
 8000cf4:	781a      	ldrb	r2, [r3, #0]
 8000cf6:	197b      	adds	r3, r7, r5
 8000cf8:	3201      	adds	r2, #1
 8000cfa:	701a      	strb	r2, [r3, #0]
		stat = sx1278_write_all_registers(&(radio->radio), hspi);
 8000cfc:	687b      	ldr	r3, [r7, #4]
 8000cfe:	220e      	movs	r2, #14
 8000d00:	18bc      	adds	r4, r7, r2
 8000d02:	683a      	ldr	r2, [r7, #0]
 8000d04:	0011      	movs	r1, r2
 8000d06:	0018      	movs	r0, r3
 8000d08:	f7ff ff56 	bl	8000bb8 <sx1278_write_all_registers>
 8000d0c:	0003      	movs	r3, r0
 8000d0e:	7023      	strb	r3, [r4, #0]
		if(timeout_counter == TIMEOUT_COUNTER_LIM-1)
 8000d10:	197b      	adds	r3, r7, r5
 8000d12:	781b      	ldrb	r3, [r3, #0]
 8000d14:	2b64      	cmp	r3, #100	; 0x64
 8000d16:	d101      	bne.n	8000d1c <sx1278_init+0xaa>
		{
			return 0;
 8000d18:	2300      	movs	r3, #0
 8000d1a:	e010      	b.n	8000d3e <sx1278_init+0xcc>
	while(stat == 0 && timeout_counter < TIMEOUT_COUNTER_LIM)
 8000d1c:	230e      	movs	r3, #14
 8000d1e:	18fb      	adds	r3, r7, r3
 8000d20:	781b      	ldrb	r3, [r3, #0]
 8000d22:	2b00      	cmp	r3, #0
 8000d24:	d104      	bne.n	8000d30 <sx1278_init+0xbe>
 8000d26:	230f      	movs	r3, #15
 8000d28:	18fb      	adds	r3, r7, r3
 8000d2a:	781b      	ldrb	r3, [r3, #0]
 8000d2c:	2b64      	cmp	r3, #100	; 0x64
 8000d2e:	d9df      	bls.n	8000cf0 <sx1278_init+0x7e>
		}
	}
	sx1278_mem_init(hspi, radio);
 8000d30:	687a      	ldr	r2, [r7, #4]
 8000d32:	683b      	ldr	r3, [r7, #0]
 8000d34:	0011      	movs	r1, r2
 8000d36:	0018      	movs	r0, r3
 8000d38:	f7ff ff7a 	bl	8000c30 <sx1278_mem_init>
	return 1;
 8000d3c:	2301      	movs	r3, #1
}
 8000d3e:	0018      	movs	r0, r3
 8000d40:	46bd      	mov	sp, r7
 8000d42:	b004      	add	sp, #16
 8000d44:	bdb0      	pop	{r4, r5, r7, pc}

08000d46 <sx1278_fifo_fill>:

uint8_t sx1278_fifo_fill(SPI_HandleTypeDef *hspi, uint8_t* data)
{
 8000d46:	b590      	push	{r4, r7, lr}
 8000d48:	b085      	sub	sp, #20
 8000d4a:	af00      	add	r7, sp, #0
 8000d4c:	6078      	str	r0, [r7, #4]
 8000d4e:	6039      	str	r1, [r7, #0]
	uint8_t address_packet = WRITE_MASK | REG_FIFO;
 8000d50:	230e      	movs	r3, #14
 8000d52:	18fb      	adds	r3, r7, r3
 8000d54:	2280      	movs	r2, #128	; 0x80
 8000d56:	701a      	strb	r2, [r3, #0]
 	for(uint8_t i = 0; i < DATA_SIZE; i++)
 8000d58:	230f      	movs	r3, #15
 8000d5a:	18fb      	adds	r3, r7, r3
 8000d5c:	2200      	movs	r2, #0
 8000d5e:	701a      	strb	r2, [r3, #0]
 8000d60:	e011      	b.n	8000d86 <sx1278_fifo_fill+0x40>
	{
 		spi_single_write(hspi, address_packet, data[i]);
 8000d62:	240f      	movs	r4, #15
 8000d64:	193b      	adds	r3, r7, r4
 8000d66:	781b      	ldrb	r3, [r3, #0]
 8000d68:	683a      	ldr	r2, [r7, #0]
 8000d6a:	18d3      	adds	r3, r2, r3
 8000d6c:	781a      	ldrb	r2, [r3, #0]
 8000d6e:	230e      	movs	r3, #14
 8000d70:	18fb      	adds	r3, r7, r3
 8000d72:	7819      	ldrb	r1, [r3, #0]
 8000d74:	687b      	ldr	r3, [r7, #4]
 8000d76:	0018      	movs	r0, r3
 8000d78:	f7ff fe22 	bl	80009c0 <spi_single_write>
 	for(uint8_t i = 0; i < DATA_SIZE; i++)
 8000d7c:	193b      	adds	r3, r7, r4
 8000d7e:	781a      	ldrb	r2, [r3, #0]
 8000d80:	193b      	adds	r3, r7, r4
 8000d82:	3201      	adds	r2, #1
 8000d84:	701a      	strb	r2, [r3, #0]
 8000d86:	230f      	movs	r3, #15
 8000d88:	18fb      	adds	r3, r7, r3
 8000d8a:	781b      	ldrb	r3, [r3, #0]
 8000d8c:	2b1f      	cmp	r3, #31
 8000d8e:	d9e8      	bls.n	8000d62 <sx1278_fifo_fill+0x1c>
	}
 	if((get_irq2_register(hspi) & 0x00100000 )== 0x00100000)
 8000d90:	687b      	ldr	r3, [r7, #4]
 8000d92:	0018      	movs	r0, r3
 8000d94:	f7ff fe06 	bl	80009a4 <get_irq2_register>
 8000d98:	0003      	movs	r3, r0
 8000d9a:	001a      	movs	r2, r3
 8000d9c:	2380      	movs	r3, #128	; 0x80
 8000d9e:	035b      	lsls	r3, r3, #13
 8000da0:	401a      	ands	r2, r3
 8000da2:	2380      	movs	r3, #128	; 0x80
 8000da4:	035b      	lsls	r3, r3, #13
 8000da6:	429a      	cmp	r2, r3
 8000da8:	d101      	bne.n	8000dae <sx1278_fifo_fill+0x68>
	{
 		//If Fifo is filled tell the higher level and adjust the tx_buffer.
 		return 1;
 8000daa:	2301      	movs	r3, #1
 8000dac:	e000      	b.n	8000db0 <sx1278_fifo_fill+0x6a>
	}
	return 0;
 8000dae:	2300      	movs	r3, #0
}
 8000db0:	0018      	movs	r0, r3
 8000db2:	46bd      	mov	sp, r7
 8000db4:	b005      	add	sp, #20
 8000db6:	bd90      	pop	{r4, r7, pc}

08000db8 <sx1278_fifo_dump>:

void sx1278_fifo_dump(SPI_HandleTypeDef *hspi, radio *radio)
{
 8000db8:	b590      	push	{r4, r7, lr}
 8000dba:	b083      	sub	sp, #12
 8000dbc:	af00      	add	r7, sp, #0
 8000dbe:	6078      	str	r0, [r7, #4]
 8000dc0:	6039      	str	r1, [r7, #0]
	if(get_irq2_register(hspi) & FIFO_EMPTY)
 8000dc2:	687b      	ldr	r3, [r7, #4]
 8000dc4:	0018      	movs	r0, r3
 8000dc6:	f7ff fded 	bl	80009a4 <get_irq2_register>
 8000dca:	0003      	movs	r3, r0
 8000dcc:	001a      	movs	r2, r3
 8000dce:	2340      	movs	r3, #64	; 0x40
 8000dd0:	4013      	ands	r3, r2
 8000dd2:	d126      	bne.n	8000e22 <sx1278_fifo_dump+0x6a>
	{
		//if fifo is empty return from function
		return;
	}
	while(!(get_irq2_register(hspi) & FIFO_EMPTY))
 8000dd4:	e01b      	b.n	8000e0e <sx1278_fifo_dump+0x56>
	{
		radio->rx_buffer[radio->rx_buffer_size] = spi_single_read(hspi, REG_FIFO);
 8000dd6:	683a      	ldr	r2, [r7, #0]
 8000dd8:	237c      	movs	r3, #124	; 0x7c
 8000dda:	33ff      	adds	r3, #255	; 0xff
 8000ddc:	5cd3      	ldrb	r3, [r2, r3]
 8000dde:	001c      	movs	r4, r3
 8000de0:	687b      	ldr	r3, [r7, #4]
 8000de2:	2100      	movs	r1, #0
 8000de4:	0018      	movs	r0, r3
 8000de6:	f7ff fe1d 	bl	8000a24 <spi_single_read>
 8000dea:	0003      	movs	r3, r0
 8000dec:	0019      	movs	r1, r3
 8000dee:	683b      	ldr	r3, [r7, #0]
 8000df0:	22fb      	movs	r2, #251	; 0xfb
 8000df2:	191b      	adds	r3, r3, r4
 8000df4:	189b      	adds	r3, r3, r2
 8000df6:	1c0a      	adds	r2, r1, #0
 8000df8:	701a      	strb	r2, [r3, #0]
		radio->rx_buffer_size ++;
 8000dfa:	683a      	ldr	r2, [r7, #0]
 8000dfc:	237c      	movs	r3, #124	; 0x7c
 8000dfe:	33ff      	adds	r3, #255	; 0xff
 8000e00:	5cd3      	ldrb	r3, [r2, r3]
 8000e02:	3301      	adds	r3, #1
 8000e04:	b2d9      	uxtb	r1, r3
 8000e06:	683a      	ldr	r2, [r7, #0]
 8000e08:	237c      	movs	r3, #124	; 0x7c
 8000e0a:	33ff      	adds	r3, #255	; 0xff
 8000e0c:	54d1      	strb	r1, [r2, r3]
	while(!(get_irq2_register(hspi) & FIFO_EMPTY))
 8000e0e:	687b      	ldr	r3, [r7, #4]
 8000e10:	0018      	movs	r0, r3
 8000e12:	f7ff fdc7 	bl	80009a4 <get_irq2_register>
 8000e16:	0003      	movs	r3, r0
 8000e18:	001a      	movs	r2, r3
 8000e1a:	2340      	movs	r3, #64	; 0x40
 8000e1c:	4013      	ands	r3, r2
 8000e1e:	d0da      	beq.n	8000dd6 <sx1278_fifo_dump+0x1e>
 8000e20:	e000      	b.n	8000e24 <sx1278_fifo_dump+0x6c>
		return;
 8000e22:	46c0      	nop			; (mov r8, r8)
	}

}
 8000e24:	46bd      	mov	sp, r7
 8000e26:	b003      	add	sp, #12
 8000e28:	bd90      	pop	{r4, r7, pc}

08000e2a <change_opmode>:

uint8_t change_opmode(radio *radio, SPI_HandleTypeDef *hspi, radio_state new_mode)
{
 8000e2a:	b590      	push	{r4, r7, lr}
 8000e2c:	b087      	sub	sp, #28
 8000e2e:	af00      	add	r7, sp, #0
 8000e30:	60f8      	str	r0, [r7, #12]
 8000e32:	60b9      	str	r1, [r7, #8]
 8000e34:	1dfb      	adds	r3, r7, #7
 8000e36:	701a      	strb	r2, [r3, #0]
	uint8_t timeout_counter = 0;
 8000e38:	2317      	movs	r3, #23
 8000e3a:	18fb      	adds	r3, r7, r3
 8000e3c:	2200      	movs	r2, #0
 8000e3e:	701a      	strb	r2, [r3, #0]
	uint8_t stat = 0;
 8000e40:	2316      	movs	r3, #22
 8000e42:	18fb      	adds	r3, r7, r3
 8000e44:	2200      	movs	r2, #0
 8000e46:	701a      	strb	r2, [r3, #0]
	while(stat == 0 && timeout_counter < TIMEOUT_COUNTER_LIM)
 8000e48:	e015      	b.n	8000e76 <change_opmode+0x4c>
	{
		stat = sx1278_read_all_registers(&(radio->radio), hspi);
 8000e4a:	68fb      	ldr	r3, [r7, #12]
 8000e4c:	2216      	movs	r2, #22
 8000e4e:	18bc      	adds	r4, r7, r2
 8000e50:	68ba      	ldr	r2, [r7, #8]
 8000e52:	0011      	movs	r1, r2
 8000e54:	0018      	movs	r0, r3
 8000e56:	f7ff fe75 	bl	8000b44 <sx1278_read_all_registers>
 8000e5a:	0003      	movs	r3, r0
 8000e5c:	7023      	strb	r3, [r4, #0]
		timeout_counter++;
 8000e5e:	2117      	movs	r1, #23
 8000e60:	187b      	adds	r3, r7, r1
 8000e62:	781a      	ldrb	r2, [r3, #0]
 8000e64:	187b      	adds	r3, r7, r1
 8000e66:	3201      	adds	r2, #1
 8000e68:	701a      	strb	r2, [r3, #0]
		if(timeout_counter == TIMEOUT_COUNTER_LIM-1)
 8000e6a:	187b      	adds	r3, r7, r1
 8000e6c:	781b      	ldrb	r3, [r3, #0]
 8000e6e:	2b64      	cmp	r3, #100	; 0x64
 8000e70:	d101      	bne.n	8000e76 <change_opmode+0x4c>
		{
			return 0;
 8000e72:	2300      	movs	r3, #0
 8000e74:	e021      	b.n	8000eba <change_opmode+0x90>
	while(stat == 0 && timeout_counter < TIMEOUT_COUNTER_LIM)
 8000e76:	2316      	movs	r3, #22
 8000e78:	18fb      	adds	r3, r7, r3
 8000e7a:	781b      	ldrb	r3, [r3, #0]
 8000e7c:	2b00      	cmp	r3, #0
 8000e7e:	d104      	bne.n	8000e8a <change_opmode+0x60>
 8000e80:	2317      	movs	r3, #23
 8000e82:	18fb      	adds	r3, r7, r3
 8000e84:	781b      	ldrb	r3, [r3, #0]
 8000e86:	2b64      	cmp	r3, #100	; 0x64
 8000e88:	d9df      	bls.n	8000e4a <change_opmode+0x20>
		}
	}
	uint8_t temp_mode = RF_OPMODE_MODULATIONTYPE_FSK |
 8000e8a:	2015      	movs	r0, #21
 8000e8c:	183b      	adds	r3, r7, r0
 8000e8e:	1dfa      	adds	r2, r7, #7
 8000e90:	7812      	ldrb	r2, [r2, #0]
 8000e92:	2108      	movs	r1, #8
 8000e94:	430a      	orrs	r2, r1
 8000e96:	701a      	strb	r2, [r3, #0]
			RF_OPMODE_FREQMODE_ACCESS_LF |new_mode;
	radio->radio.RegOpMode = temp_mode;
 8000e98:	68fb      	ldr	r3, [r7, #12]
 8000e9a:	183a      	adds	r2, r7, r0
 8000e9c:	7812      	ldrb	r2, [r2, #0]
 8000e9e:	705a      	strb	r2, [r3, #1]
	radio->sx_state = new_mode;
 8000ea0:	68fb      	ldr	r3, [r7, #12]
 8000ea2:	1dfa      	adds	r2, r7, #7
 8000ea4:	2170      	movs	r1, #112	; 0x70
 8000ea6:	7812      	ldrb	r2, [r2, #0]
 8000ea8:	545a      	strb	r2, [r3, r1]
	spi_single_write(hspi, REG_OPMODE, (radio->radio.RegOpMode));
 8000eaa:	68fb      	ldr	r3, [r7, #12]
 8000eac:	785a      	ldrb	r2, [r3, #1]
 8000eae:	68bb      	ldr	r3, [r7, #8]
 8000eb0:	2101      	movs	r1, #1
 8000eb2:	0018      	movs	r0, r3
 8000eb4:	f7ff fd84 	bl	80009c0 <spi_single_write>
	return 1;
 8000eb8:	2301      	movs	r3, #1
}
 8000eba:	0018      	movs	r0, r3
 8000ebc:	46bd      	mov	sp, r7
 8000ebe:	b007      	add	sp, #28
 8000ec0:	bd90      	pop	{r4, r7, pc}

08000ec2 <packet>:

void packet(radio* radio, uint8_t *dat)
{
 8000ec2:	b590      	push	{r4, r7, lr}
 8000ec4:	b08d      	sub	sp, #52	; 0x34
 8000ec6:	af00      	add	r7, sp, #0
 8000ec8:	6078      	str	r0, [r7, #4]
 8000eca:	6039      	str	r1, [r7, #0]
	uint8_t packet_to_send[DATA_SIZE];
	uint8_t remaining = radio->tx_buffer_size - radio->tx_buffer_prog;
 8000ecc:	687b      	ldr	r3, [r7, #4]
 8000ece:	22f4      	movs	r2, #244	; 0xf4
 8000ed0:	5c99      	ldrb	r1, [r3, r2]
 8000ed2:	687b      	ldr	r3, [r7, #4]
 8000ed4:	22f5      	movs	r2, #245	; 0xf5
 8000ed6:	5c9a      	ldrb	r2, [r3, r2]
 8000ed8:	202e      	movs	r0, #46	; 0x2e
 8000eda:	183b      	adds	r3, r7, r0
 8000edc:	1a8a      	subs	r2, r1, r2
 8000ede:	701a      	strb	r2, [r3, #0]
	if(remaining > DATA_SIZE)
 8000ee0:	183b      	adds	r3, r7, r0
 8000ee2:	781b      	ldrb	r3, [r3, #0]
 8000ee4:	2b20      	cmp	r3, #32
 8000ee6:	d917      	bls.n	8000f18 <packet+0x56>
	{
		memcpy(packet_to_send, &(radio->tx_buffer[radio->tx_buffer_prog]), DATA_SIZE);
 8000ee8:	687b      	ldr	r3, [r7, #4]
 8000eea:	22f5      	movs	r2, #245	; 0xf5
 8000eec:	5c9b      	ldrb	r3, [r3, r2]
 8000eee:	3370      	adds	r3, #112	; 0x70
 8000ef0:	687a      	ldr	r2, [r7, #4]
 8000ef2:	18d3      	adds	r3, r2, r3
 8000ef4:	3304      	adds	r3, #4
 8000ef6:	220c      	movs	r2, #12
 8000ef8:	18ba      	adds	r2, r7, r2
 8000efa:	0010      	movs	r0, r2
 8000efc:	0019      	movs	r1, r3
 8000efe:	2320      	movs	r3, #32
 8000f00:	001a      	movs	r2, r3
 8000f02:	f003 fd37 	bl	8004974 <memcpy>
		radio->tx_buffer_prog += DATA_SIZE;
 8000f06:	687b      	ldr	r3, [r7, #4]
 8000f08:	22f5      	movs	r2, #245	; 0xf5
 8000f0a:	5c9b      	ldrb	r3, [r3, r2]
 8000f0c:	3320      	adds	r3, #32
 8000f0e:	b2d9      	uxtb	r1, r3
 8000f10:	687b      	ldr	r3, [r7, #4]
 8000f12:	22f5      	movs	r2, #245	; 0xf5
 8000f14:	5499      	strb	r1, [r3, r2]
 8000f16:	e05a      	b.n	8000fce <packet+0x10c>
	}
	else if(remaining == DATA_SIZE)
 8000f18:	232e      	movs	r3, #46	; 0x2e
 8000f1a:	18fb      	adds	r3, r7, r3
 8000f1c:	781b      	ldrb	r3, [r3, #0]
 8000f1e:	2b20      	cmp	r3, #32
 8000f20:	d11b      	bne.n	8000f5a <packet+0x98>
	{
		//If there are 64 bytes of data left in the buffer just return the buffer
		memcpy(packet_to_send, &(radio->tx_buffer[radio->tx_buffer_prog]), DATA_SIZE);
 8000f22:	687b      	ldr	r3, [r7, #4]
 8000f24:	22f5      	movs	r2, #245	; 0xf5
 8000f26:	5c9b      	ldrb	r3, [r3, r2]
 8000f28:	3370      	adds	r3, #112	; 0x70
 8000f2a:	687a      	ldr	r2, [r7, #4]
 8000f2c:	18d3      	adds	r3, r2, r3
 8000f2e:	3304      	adds	r3, #4
 8000f30:	220c      	movs	r2, #12
 8000f32:	18ba      	adds	r2, r7, r2
 8000f34:	0010      	movs	r0, r2
 8000f36:	0019      	movs	r1, r3
 8000f38:	2320      	movs	r3, #32
 8000f3a:	001a      	movs	r2, r3
 8000f3c:	f003 fd1a 	bl	8004974 <memcpy>
		//This is last packet in buffer take out of tx
		radio->tx_buffer_size = 0;
 8000f40:	687b      	ldr	r3, [r7, #4]
 8000f42:	22f4      	movs	r2, #244	; 0xf4
 8000f44:	2100      	movs	r1, #0
 8000f46:	5499      	strb	r1, [r3, r2]
		radio->tx_buffer_prog = 0;
 8000f48:	687b      	ldr	r3, [r7, #4]
 8000f4a:	22f5      	movs	r2, #245	; 0xf5
 8000f4c:	2100      	movs	r1, #0
 8000f4e:	5499      	strb	r1, [r3, r2]
		radio->tx_state_flags.tx_inp = 0;
 8000f50:	687b      	ldr	r3, [r7, #4]
 8000f52:	2272      	movs	r2, #114	; 0x72
 8000f54:	2100      	movs	r1, #0
 8000f56:	5499      	strb	r1, [r3, r2]
 8000f58:	e039      	b.n	8000fce <packet+0x10c>
	}
	else if(remaining < DATA_SIZE)
 8000f5a:	202e      	movs	r0, #46	; 0x2e
 8000f5c:	183b      	adds	r3, r7, r0
 8000f5e:	781b      	ldrb	r3, [r3, #0]
 8000f60:	2b1f      	cmp	r3, #31
 8000f62:	d834      	bhi.n	8000fce <packet+0x10c>
	{
		memcpy(packet_to_send, &(radio->tx_buffer[radio->tx_buffer_prog]), DATA_SIZE - remaining);
 8000f64:	687b      	ldr	r3, [r7, #4]
 8000f66:	22f5      	movs	r2, #245	; 0xf5
 8000f68:	5c9b      	ldrb	r3, [r3, r2]
 8000f6a:	3370      	adds	r3, #112	; 0x70
 8000f6c:	687a      	ldr	r2, [r7, #4]
 8000f6e:	18d3      	adds	r3, r2, r3
 8000f70:	1d19      	adds	r1, r3, #4
 8000f72:	0004      	movs	r4, r0
 8000f74:	183b      	adds	r3, r7, r0
 8000f76:	781b      	ldrb	r3, [r3, #0]
 8000f78:	2220      	movs	r2, #32
 8000f7a:	1ad3      	subs	r3, r2, r3
 8000f7c:	001a      	movs	r2, r3
 8000f7e:	230c      	movs	r3, #12
 8000f80:	18fb      	adds	r3, r7, r3
 8000f82:	0018      	movs	r0, r3
 8000f84:	f003 fcf6 	bl	8004974 <memcpy>
		for(uint8_t place = remaining; place < DATA_SIZE; place++)
 8000f88:	232f      	movs	r3, #47	; 0x2f
 8000f8a:	18fb      	adds	r3, r7, r3
 8000f8c:	193a      	adds	r2, r7, r4
 8000f8e:	7812      	ldrb	r2, [r2, #0]
 8000f90:	701a      	strb	r2, [r3, #0]
 8000f92:	e00b      	b.n	8000fac <packet+0xea>
		{
			packet_to_send[place] = '\0';
 8000f94:	202f      	movs	r0, #47	; 0x2f
 8000f96:	183b      	adds	r3, r7, r0
 8000f98:	781b      	ldrb	r3, [r3, #0]
 8000f9a:	220c      	movs	r2, #12
 8000f9c:	18ba      	adds	r2, r7, r2
 8000f9e:	2100      	movs	r1, #0
 8000fa0:	54d1      	strb	r1, [r2, r3]
		for(uint8_t place = remaining; place < DATA_SIZE; place++)
 8000fa2:	183b      	adds	r3, r7, r0
 8000fa4:	781a      	ldrb	r2, [r3, #0]
 8000fa6:	183b      	adds	r3, r7, r0
 8000fa8:	3201      	adds	r2, #1
 8000faa:	701a      	strb	r2, [r3, #0]
 8000fac:	232f      	movs	r3, #47	; 0x2f
 8000fae:	18fb      	adds	r3, r7, r3
 8000fb0:	781b      	ldrb	r3, [r3, #0]
 8000fb2:	2b1f      	cmp	r3, #31
 8000fb4:	d9ee      	bls.n	8000f94 <packet+0xd2>
		}
		//This is last packet in buffer take out of tx
		radio->tx_buffer_size = 0;
 8000fb6:	687b      	ldr	r3, [r7, #4]
 8000fb8:	22f4      	movs	r2, #244	; 0xf4
 8000fba:	2100      	movs	r1, #0
 8000fbc:	5499      	strb	r1, [r3, r2]
		radio->tx_buffer_prog = 0;
 8000fbe:	687b      	ldr	r3, [r7, #4]
 8000fc0:	22f5      	movs	r2, #245	; 0xf5
 8000fc2:	2100      	movs	r1, #0
 8000fc4:	5499      	strb	r1, [r3, r2]
		radio->tx_state_flags.tx_inp = 0;
 8000fc6:	687b      	ldr	r3, [r7, #4]
 8000fc8:	2272      	movs	r2, #114	; 0x72
 8000fca:	2100      	movs	r1, #0
 8000fcc:	5499      	strb	r1, [r3, r2]
	}
	memcpy(dat, packet_to_send, DATA_SIZE);
 8000fce:	683a      	ldr	r2, [r7, #0]
 8000fd0:	230c      	movs	r3, #12
 8000fd2:	18fb      	adds	r3, r7, r3
 8000fd4:	0010      	movs	r0, r2
 8000fd6:	0019      	movs	r1, r3
 8000fd8:	2320      	movs	r3, #32
 8000fda:	001a      	movs	r2, r3
 8000fdc:	f003 fcca 	bl	8004974 <memcpy>
}
 8000fe0:	46c0      	nop			; (mov r8, r8)
 8000fe2:	46bd      	mov	sp, r7
 8000fe4:	b00d      	add	sp, #52	; 0x34
 8000fe6:	bd90      	pop	{r4, r7, pc}

08000fe8 <SX1278_APP>:
//This Function fills the FIFO with the input data and sets the opmode to transmit.
//It will be up to the app to check when the tx is done.
void SX1278_APP(radio *radio, SPI_HandleTypeDef *hspi)
{
 8000fe8:	b5b0      	push	{r4, r5, r7, lr}
 8000fea:	b08c      	sub	sp, #48	; 0x30
 8000fec:	af00      	add	r7, sp, #0
 8000fee:	6078      	str	r0, [r7, #4]
 8000ff0:	6039      	str	r1, [r7, #0]
	switch(radio->sx_state)
 8000ff2:	687b      	ldr	r3, [r7, #4]
 8000ff4:	2270      	movs	r2, #112	; 0x70
 8000ff6:	5c9b      	ldrb	r3, [r3, r2]
 8000ff8:	2b05      	cmp	r3, #5
 8000ffa:	d100      	bne.n	8000ffe <SX1278_APP+0x16>
 8000ffc:	e085      	b.n	800110a <SX1278_APP+0x122>
 8000ffe:	dd00      	ble.n	8001002 <SX1278_APP+0x1a>
 8001000:	e0d2      	b.n	80011a8 <SX1278_APP+0x1c0>
 8001002:	2b03      	cmp	r3, #3
 8001004:	d002      	beq.n	800100c <SX1278_APP+0x24>
 8001006:	dd00      	ble.n	800100a <SX1278_APP+0x22>
 8001008:	e0ce      	b.n	80011a8 <SX1278_APP+0x1c0>
	{
	case SLEEP:
		break;
 800100a:	e0cd      	b.n	80011a8 <SX1278_APP+0x1c0>
	case STANDBY:
		break;
	case TRANSMITTER:
		if(radio->tx_state_flags.tx_init == 0)
 800100c:	687b      	ldr	r3, [r7, #4]
 800100e:	2271      	movs	r2, #113	; 0x71
 8001010:	5c9b      	ldrb	r3, [r3, r2]
 8001012:	2b00      	cmp	r3, #0
 8001014:	d118      	bne.n	8001048 <SX1278_APP+0x60>
		{
			//I will have more to do here.
			change_opmode(radio, hspi, TRANSMITTER);
 8001016:	6839      	ldr	r1, [r7, #0]
 8001018:	687b      	ldr	r3, [r7, #4]
 800101a:	2203      	movs	r2, #3
 800101c:	0018      	movs	r0, r3
 800101e:	f7ff ff04 	bl	8000e2a <change_opmode>
			if(get_irq1_register(hspi) & 0b00100000)
 8001022:	683b      	ldr	r3, [r7, #0]
 8001024:	0018      	movs	r0, r3
 8001026:	f7ff fcaf 	bl	8000988 <get_irq1_register>
 800102a:	0003      	movs	r3, r0
 800102c:	001a      	movs	r2, r3
 800102e:	2320      	movs	r3, #32
 8001030:	4013      	ands	r3, r2
 8001032:	d100      	bne.n	8001036 <SX1278_APP+0x4e>
 8001034:	e0b5      	b.n	80011a2 <SX1278_APP+0x1ba>
			{
				radio->tx_state_flags.tx_init = 1;
 8001036:	687b      	ldr	r3, [r7, #4]
 8001038:	2271      	movs	r2, #113	; 0x71
 800103a:	2101      	movs	r1, #1
 800103c:	5499      	strb	r1, [r3, r2]
				radio->tx_state_flags.tx_inp = 1;
 800103e:	687b      	ldr	r3, [r7, #4]
 8001040:	2272      	movs	r2, #114	; 0x72
 8001042:	2101      	movs	r1, #1
 8001044:	5499      	strb	r1, [r3, r2]
			radio->tx_state_flags.tx_inp = 0;
			radio->tx_state_flags.tx_fifo_full = 0;
			radio->sx_state = STANDBY;
			change_opmode(radio, hspi, STANDBY);
		}
		break;
 8001046:	e0ac      	b.n	80011a2 <SX1278_APP+0x1ba>
		else if(radio->tx_state_flags.tx_inp == 1)
 8001048:	687b      	ldr	r3, [r7, #4]
 800104a:	2272      	movs	r2, #114	; 0x72
 800104c:	5c9b      	ldrb	r3, [r3, r2]
 800104e:	2b01      	cmp	r3, #1
 8001050:	d13c      	bne.n	80010cc <SX1278_APP+0xe4>
			if(radio->tx_state_flags.tx_fifo_full == 0)
 8001052:	687b      	ldr	r3, [r7, #4]
 8001054:	2273      	movs	r2, #115	; 0x73
 8001056:	5c9b      	ldrb	r3, [r3, r2]
 8001058:	2b00      	cmp	r3, #0
 800105a:	d115      	bne.n	8001088 <SX1278_APP+0xa0>
				packet(radio, packet_to_send);
 800105c:	240c      	movs	r4, #12
 800105e:	193a      	adds	r2, r7, r4
 8001060:	687b      	ldr	r3, [r7, #4]
 8001062:	0011      	movs	r1, r2
 8001064:	0018      	movs	r0, r3
 8001066:	f7ff ff2c 	bl	8000ec2 <packet>
				if(sx1278_fifo_fill(hspi, packet_to_send) == 1)
 800106a:	193a      	adds	r2, r7, r4
 800106c:	683b      	ldr	r3, [r7, #0]
 800106e:	0011      	movs	r1, r2
 8001070:	0018      	movs	r0, r3
 8001072:	f7ff fe68 	bl	8000d46 <sx1278_fifo_fill>
 8001076:	0003      	movs	r3, r0
 8001078:	2b01      	cmp	r3, #1
 800107a:	d000      	beq.n	800107e <SX1278_APP+0x96>
 800107c:	e091      	b.n	80011a2 <SX1278_APP+0x1ba>
					radio->tx_state_flags.tx_fifo_full = 1;
 800107e:	687b      	ldr	r3, [r7, #4]
 8001080:	2273      	movs	r2, #115	; 0x73
 8001082:	2101      	movs	r1, #1
 8001084:	5499      	strb	r1, [r3, r2]
		break;
 8001086:	e08c      	b.n	80011a2 <SX1278_APP+0x1ba>
			else if(radio->tx_state_flags.tx_fifo_full == 1)
 8001088:	687b      	ldr	r3, [r7, #4]
 800108a:	2273      	movs	r2, #115	; 0x73
 800108c:	5c9b      	ldrb	r3, [r3, r2]
 800108e:	2b01      	cmp	r3, #1
 8001090:	d000      	beq.n	8001094 <SX1278_APP+0xac>
 8001092:	e086      	b.n	80011a2 <SX1278_APP+0x1ba>
				if((get_irq2_register(hspi) & 0x01000000 )== 0x01000000)
 8001094:	683b      	ldr	r3, [r7, #0]
 8001096:	0018      	movs	r0, r3
 8001098:	f7ff fc84 	bl	80009a4 <get_irq2_register>
 800109c:	0003      	movs	r3, r0
 800109e:	001a      	movs	r2, r3
 80010a0:	2380      	movs	r3, #128	; 0x80
 80010a2:	045b      	lsls	r3, r3, #17
 80010a4:	401a      	ands	r2, r3
 80010a6:	2380      	movs	r3, #128	; 0x80
 80010a8:	045b      	lsls	r3, r3, #17
 80010aa:	429a      	cmp	r2, r3
 80010ac:	d000      	beq.n	80010b0 <SX1278_APP+0xc8>
 80010ae:	e078      	b.n	80011a2 <SX1278_APP+0x1ba>
					radio->tx_state_flags.tx_fifo_full = 0;
 80010b0:	687b      	ldr	r3, [r7, #4]
 80010b2:	2273      	movs	r2, #115	; 0x73
 80010b4:	2100      	movs	r1, #0
 80010b6:	5499      	strb	r1, [r3, r2]
					if(radio->tx_buffer_prog == 0)
 80010b8:	687b      	ldr	r3, [r7, #4]
 80010ba:	22f5      	movs	r2, #245	; 0xf5
 80010bc:	5c9b      	ldrb	r3, [r3, r2]
 80010be:	2b00      	cmp	r3, #0
 80010c0:	d16f      	bne.n	80011a2 <SX1278_APP+0x1ba>
						radio->tx_state_flags.tx_inp = 0;
 80010c2:	687b      	ldr	r3, [r7, #4]
 80010c4:	2272      	movs	r2, #114	; 0x72
 80010c6:	2100      	movs	r1, #0
 80010c8:	5499      	strb	r1, [r3, r2]
		break;
 80010ca:	e06a      	b.n	80011a2 <SX1278_APP+0x1ba>
			radio->tx_buffer_size = 0;
 80010cc:	687b      	ldr	r3, [r7, #4]
 80010ce:	22f4      	movs	r2, #244	; 0xf4
 80010d0:	2100      	movs	r1, #0
 80010d2:	5499      	strb	r1, [r3, r2]
			radio->tx_buffer_prog = 0;
 80010d4:	687b      	ldr	r3, [r7, #4]
 80010d6:	22f5      	movs	r2, #245	; 0xf5
 80010d8:	2100      	movs	r1, #0
 80010da:	5499      	strb	r1, [r3, r2]
			radio->tx_state_flags.tx_init = 0;
 80010dc:	687b      	ldr	r3, [r7, #4]
 80010de:	2271      	movs	r2, #113	; 0x71
 80010e0:	2100      	movs	r1, #0
 80010e2:	5499      	strb	r1, [r3, r2]
			radio->tx_state_flags.tx_inp = 0;
 80010e4:	687b      	ldr	r3, [r7, #4]
 80010e6:	2272      	movs	r2, #114	; 0x72
 80010e8:	2100      	movs	r1, #0
 80010ea:	5499      	strb	r1, [r3, r2]
			radio->tx_state_flags.tx_fifo_full = 0;
 80010ec:	687b      	ldr	r3, [r7, #4]
 80010ee:	2273      	movs	r2, #115	; 0x73
 80010f0:	2100      	movs	r1, #0
 80010f2:	5499      	strb	r1, [r3, r2]
			radio->sx_state = STANDBY;
 80010f4:	687b      	ldr	r3, [r7, #4]
 80010f6:	2270      	movs	r2, #112	; 0x70
 80010f8:	2101      	movs	r1, #1
 80010fa:	5499      	strb	r1, [r3, r2]
			change_opmode(radio, hspi, STANDBY);
 80010fc:	6839      	ldr	r1, [r7, #0]
 80010fe:	687b      	ldr	r3, [r7, #4]
 8001100:	2201      	movs	r2, #1
 8001102:	0018      	movs	r0, r3
 8001104:	f7ff fe91 	bl	8000e2a <change_opmode>
		break;
 8001108:	e04b      	b.n	80011a2 <SX1278_APP+0x1ba>
	case RECEIVER:
		if(radio->rx_flags.rx_init == 0)
 800110a:	687b      	ldr	r3, [r7, #4]
 800110c:	22f6      	movs	r2, #246	; 0xf6
 800110e:	5c9b      	ldrb	r3, [r3, r2]
 8001110:	2b00      	cmp	r3, #0
 8001112:	d10d      	bne.n	8001130 <SX1278_APP+0x148>
		{
			// Get Radio Ready for Rx
			//FIFO must be clear here. Put logic in later.
			//When reading from fifo make sure it is not empty each time.

			radio->rx_flags.rx_init = 1;
 8001114:	687b      	ldr	r3, [r7, #4]
 8001116:	22f6      	movs	r2, #246	; 0xf6
 8001118:	2101      	movs	r1, #1
 800111a:	5499      	strb	r1, [r3, r2]
			radio->rx_flags.rx_running = 1;
 800111c:	687b      	ldr	r3, [r7, #4]
 800111e:	22f8      	movs	r2, #248	; 0xf8
 8001120:	2101      	movs	r1, #1
 8001122:	5499      	strb	r1, [r3, r2]
			change_opmode(radio, hspi, RECEIVER);
 8001124:	6839      	ldr	r1, [r7, #0]
 8001126:	687b      	ldr	r3, [r7, #4]
 8001128:	2205      	movs	r2, #5
 800112a:	0018      	movs	r0, r3
 800112c:	f7ff fe7d 	bl	8000e2a <change_opmode>

		}
		if(radio->rx_flags.rx_running)
 8001130:	687b      	ldr	r3, [r7, #4]
 8001132:	22f8      	movs	r2, #248	; 0xf8
 8001134:	5c9b      	ldrb	r3, [r3, r2]
 8001136:	2b00      	cmp	r3, #0
 8001138:	d035      	beq.n	80011a6 <SX1278_APP+0x1be>
		{
			uint8_t temp = get_irq1_register(hspi);
 800113a:	252f      	movs	r5, #47	; 0x2f
 800113c:	197c      	adds	r4, r7, r5
 800113e:	683b      	ldr	r3, [r7, #0]
 8001140:	0018      	movs	r0, r3
 8001142:	f7ff fc21 	bl	8000988 <get_irq1_register>
 8001146:	0003      	movs	r3, r0
 8001148:	7023      	strb	r3, [r4, #0]
			uint8_t temp2 = get_irq2_register(hspi);
 800114a:	232e      	movs	r3, #46	; 0x2e
 800114c:	18fc      	adds	r4, r7, r3
 800114e:	683b      	ldr	r3, [r7, #0]
 8001150:	0018      	movs	r0, r3
 8001152:	f7ff fc27 	bl	80009a4 <get_irq2_register>
 8001156:	0003      	movs	r3, r0
 8001158:	7023      	strb	r3, [r4, #0]
			uint8_t op = spi_single_read(hspi, REG_OPMODE);
 800115a:	232d      	movs	r3, #45	; 0x2d
 800115c:	18fc      	adds	r4, r7, r3
 800115e:	683b      	ldr	r3, [r7, #0]
 8001160:	2101      	movs	r1, #1
 8001162:	0018      	movs	r0, r3
 8001164:	f7ff fc5e 	bl	8000a24 <spi_single_read>
 8001168:	0003      	movs	r3, r0
 800116a:	7023      	strb	r3, [r4, #0]
			uint8_t fifo_thres = spi_single_read(hspi, REG_FIFOTHRESH);
 800116c:	232c      	movs	r3, #44	; 0x2c
 800116e:	18fc      	adds	r4, r7, r3
 8001170:	683b      	ldr	r3, [r7, #0]
 8001172:	2135      	movs	r1, #53	; 0x35
 8001174:	0018      	movs	r0, r3
 8001176:	f7ff fc55 	bl	8000a24 <spi_single_read>
 800117a:	0003      	movs	r3, r0
 800117c:	7023      	strb	r3, [r4, #0]

			if((temp & PREAMBLE_DETECT) == PREAMBLE_DETECT)
 800117e:	197b      	adds	r3, r7, r5
 8001180:	781b      	ldrb	r3, [r3, #0]
 8001182:	2202      	movs	r2, #2
 8001184:	4013      	ands	r3, r2
 8001186:	d00e      	beq.n	80011a6 <SX1278_APP+0x1be>
			{
				//This fills the rx_buffer with the data from the fifo.
				sx1278_fifo_dump(hspi, radio);
 8001188:	687a      	ldr	r2, [r7, #4]
 800118a:	683b      	ldr	r3, [r7, #0]
 800118c:	0011      	movs	r1, r2
 800118e:	0018      	movs	r0, r3
 8001190:	f7ff fe12 	bl	8000db8 <sx1278_fifo_dump>
				//After Handling the Packet from the Preabmle set it back to zero to check again.
				spi_single_write(hspi, REG_IRQFLAGS1, PREAMBLE_DETECT);
 8001194:	683b      	ldr	r3, [r7, #0]
 8001196:	2202      	movs	r2, #2
 8001198:	213e      	movs	r1, #62	; 0x3e
 800119a:	0018      	movs	r0, r3
 800119c:	f7ff fc10 	bl	80009c0 <spi_single_write>
			}
		}
		break;
 80011a0:	e001      	b.n	80011a6 <SX1278_APP+0x1be>
		break;
 80011a2:	46c0      	nop			; (mov r8, r8)
 80011a4:	e000      	b.n	80011a8 <SX1278_APP+0x1c0>
		break;
 80011a6:	46c0      	nop			; (mov r8, r8)
	}
}
 80011a8:	46c0      	nop			; (mov r8, r8)
 80011aa:	46bd      	mov	sp, r7
 80011ac:	b00c      	add	sp, #48	; 0x30
 80011ae:	bdb0      	pop	{r4, r5, r7, pc}

080011b0 <SystemInit>:
  * @brief  Setup the microcontroller system
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80011b0:	b580      	push	{r7, lr}
 80011b2:	af00      	add	r7, sp, #0
                         before branch to main program. This call is made inside
                         the "startup_stm32f0xx.s" file.
                         User can setups the default system clock (System clock source, PLL Multiplier
                         and Divider factors, AHB/APBx prescalers and Flash settings).
   */
}
 80011b4:	46c0      	nop			; (mov r8, r8)
 80011b6:	46bd      	mov	sp, r7
 80011b8:	bd80      	pop	{r7, pc}
	...

080011bc <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 80011bc:	480d      	ldr	r0, [pc, #52]	; (80011f4 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 80011be:	4685      	mov	sp, r0
  
/* Call the clock system initialization function.*/
  bl  SystemInit
 80011c0:	f7ff fff6 	bl	80011b0 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80011c4:	480c      	ldr	r0, [pc, #48]	; (80011f8 <LoopForever+0x6>)
  ldr r1, =_edata
 80011c6:	490d      	ldr	r1, [pc, #52]	; (80011fc <LoopForever+0xa>)
  ldr r2, =_sidata
 80011c8:	4a0d      	ldr	r2, [pc, #52]	; (8001200 <LoopForever+0xe>)
  movs r3, #0
 80011ca:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80011cc:	e002      	b.n	80011d4 <LoopCopyDataInit>

080011ce <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80011ce:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80011d0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80011d2:	3304      	adds	r3, #4

080011d4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80011d4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80011d6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80011d8:	d3f9      	bcc.n	80011ce <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80011da:	4a0a      	ldr	r2, [pc, #40]	; (8001204 <LoopForever+0x12>)
  ldr r4, =_ebss
 80011dc:	4c0a      	ldr	r4, [pc, #40]	; (8001208 <LoopForever+0x16>)
  movs r3, #0
 80011de:	2300      	movs	r3, #0
  b LoopFillZerobss
 80011e0:	e001      	b.n	80011e6 <LoopFillZerobss>

080011e2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80011e2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80011e4:	3204      	adds	r2, #4

080011e6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80011e6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80011e8:	d3fb      	bcc.n	80011e2 <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 80011ea:	f003 fb9f 	bl	800492c <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80011ee:	f7ff f863 	bl	80002b8 <main>

080011f2 <LoopForever>:

LoopForever:
    b LoopForever
 80011f2:	e7fe      	b.n	80011f2 <LoopForever>
  ldr   r0, =_estack
 80011f4:	20001000 	.word	0x20001000
  ldr r0, =_sdata
 80011f8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80011fc:	20000084 	.word	0x20000084
  ldr r2, =_sidata
 8001200:	080049e0 	.word	0x080049e0
  ldr r2, =_sbss
 8001204:	20000084 	.word	0x20000084
  ldr r4, =_ebss
 8001208:	20000374 	.word	0x20000374

0800120c <ADC1_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 800120c:	e7fe      	b.n	800120c <ADC1_IRQHandler>
	...

08001210 <HAL_Init>:
  *       In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001210:	b580      	push	{r7, lr}
 8001212:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */ 
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001214:	4b07      	ldr	r3, [pc, #28]	; (8001234 <HAL_Init+0x24>)
 8001216:	681a      	ldr	r2, [r3, #0]
 8001218:	4b06      	ldr	r3, [pc, #24]	; (8001234 <HAL_Init+0x24>)
 800121a:	2110      	movs	r1, #16
 800121c:	430a      	orrs	r2, r1
 800121e:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */

  HAL_InitTick(TICK_INT_PRIORITY);
 8001220:	2003      	movs	r0, #3
 8001222:	f000 f809 	bl	8001238 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001226:	f7ff fa65 	bl	80006f4 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800122a:	2300      	movs	r3, #0
}
 800122c:	0018      	movs	r0, r3
 800122e:	46bd      	mov	sp, r7
 8001230:	bd80      	pop	{r7, pc}
 8001232:	46c0      	nop			; (mov r8, r8)
 8001234:	40022000 	.word	0x40022000

08001238 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001238:	b590      	push	{r4, r7, lr}
 800123a:	b083      	sub	sp, #12
 800123c:	af00      	add	r7, sp, #0
 800123e:	6078      	str	r0, [r7, #4]
  /*Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001240:	4b14      	ldr	r3, [pc, #80]	; (8001294 <HAL_InitTick+0x5c>)
 8001242:	681c      	ldr	r4, [r3, #0]
 8001244:	4b14      	ldr	r3, [pc, #80]	; (8001298 <HAL_InitTick+0x60>)
 8001246:	781b      	ldrb	r3, [r3, #0]
 8001248:	0019      	movs	r1, r3
 800124a:	23fa      	movs	r3, #250	; 0xfa
 800124c:	0098      	lsls	r0, r3, #2
 800124e:	f7fe ff5b 	bl	8000108 <__udivsi3>
 8001252:	0003      	movs	r3, r0
 8001254:	0019      	movs	r1, r3
 8001256:	0020      	movs	r0, r4
 8001258:	f7fe ff56 	bl	8000108 <__udivsi3>
 800125c:	0003      	movs	r3, r0
 800125e:	0018      	movs	r0, r3
 8001260:	f000 f90b 	bl	800147a <HAL_SYSTICK_Config>
 8001264:	1e03      	subs	r3, r0, #0
 8001266:	d001      	beq.n	800126c <HAL_InitTick+0x34>
  {
    return HAL_ERROR;
 8001268:	2301      	movs	r3, #1
 800126a:	e00f      	b.n	800128c <HAL_InitTick+0x54>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800126c:	687b      	ldr	r3, [r7, #4]
 800126e:	2b03      	cmp	r3, #3
 8001270:	d80b      	bhi.n	800128a <HAL_InitTick+0x52>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001272:	6879      	ldr	r1, [r7, #4]
 8001274:	2301      	movs	r3, #1
 8001276:	425b      	negs	r3, r3
 8001278:	2200      	movs	r2, #0
 800127a:	0018      	movs	r0, r3
 800127c:	f000 f8d8 	bl	8001430 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001280:	4b06      	ldr	r3, [pc, #24]	; (800129c <HAL_InitTick+0x64>)
 8001282:	687a      	ldr	r2, [r7, #4]
 8001284:	601a      	str	r2, [r3, #0]
  {
    return HAL_ERROR;
  }

   /* Return function status */
  return HAL_OK;
 8001286:	2300      	movs	r3, #0
 8001288:	e000      	b.n	800128c <HAL_InitTick+0x54>
    return HAL_ERROR;
 800128a:	2301      	movs	r3, #1
}
 800128c:	0018      	movs	r0, r3
 800128e:	46bd      	mov	sp, r7
 8001290:	b003      	add	sp, #12
 8001292:	bd90      	pop	{r4, r7, pc}
 8001294:	20000078 	.word	0x20000078
 8001298:	20000080 	.word	0x20000080
 800129c:	2000007c 	.word	0x2000007c

080012a0 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80012a0:	b580      	push	{r7, lr}
 80012a2:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80012a4:	4b05      	ldr	r3, [pc, #20]	; (80012bc <HAL_IncTick+0x1c>)
 80012a6:	781b      	ldrb	r3, [r3, #0]
 80012a8:	001a      	movs	r2, r3
 80012aa:	4b05      	ldr	r3, [pc, #20]	; (80012c0 <HAL_IncTick+0x20>)
 80012ac:	681b      	ldr	r3, [r3, #0]
 80012ae:	18d2      	adds	r2, r2, r3
 80012b0:	4b03      	ldr	r3, [pc, #12]	; (80012c0 <HAL_IncTick+0x20>)
 80012b2:	601a      	str	r2, [r3, #0]
}
 80012b4:	46c0      	nop			; (mov r8, r8)
 80012b6:	46bd      	mov	sp, r7
 80012b8:	bd80      	pop	{r7, pc}
 80012ba:	46c0      	nop			; (mov r8, r8)
 80012bc:	20000080 	.word	0x20000080
 80012c0:	20000370 	.word	0x20000370

080012c4 <HAL_GetTick>:
  * @note   This function is declared as __weak  to be overwritten  in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80012c4:	b580      	push	{r7, lr}
 80012c6:	af00      	add	r7, sp, #0
  return uwTick;
 80012c8:	4b02      	ldr	r3, [pc, #8]	; (80012d4 <HAL_GetTick+0x10>)
 80012ca:	681b      	ldr	r3, [r3, #0]
}
 80012cc:	0018      	movs	r0, r3
 80012ce:	46bd      	mov	sp, r7
 80012d0:	bd80      	pop	{r7, pc}
 80012d2:	46c0      	nop			; (mov r8, r8)
 80012d4:	20000370 	.word	0x20000370

080012d8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80012d8:	b580      	push	{r7, lr}
 80012da:	b082      	sub	sp, #8
 80012dc:	af00      	add	r7, sp, #0
 80012de:	0002      	movs	r2, r0
 80012e0:	1dfb      	adds	r3, r7, #7
 80012e2:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 80012e4:	1dfb      	adds	r3, r7, #7
 80012e6:	781b      	ldrb	r3, [r3, #0]
 80012e8:	2b7f      	cmp	r3, #127	; 0x7f
 80012ea:	d809      	bhi.n	8001300 <__NVIC_EnableIRQ+0x28>
  {
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80012ec:	1dfb      	adds	r3, r7, #7
 80012ee:	781b      	ldrb	r3, [r3, #0]
 80012f0:	001a      	movs	r2, r3
 80012f2:	231f      	movs	r3, #31
 80012f4:	401a      	ands	r2, r3
 80012f6:	4b04      	ldr	r3, [pc, #16]	; (8001308 <__NVIC_EnableIRQ+0x30>)
 80012f8:	2101      	movs	r1, #1
 80012fa:	4091      	lsls	r1, r2
 80012fc:	000a      	movs	r2, r1
 80012fe:	601a      	str	r2, [r3, #0]
  }
}
 8001300:	46c0      	nop			; (mov r8, r8)
 8001302:	46bd      	mov	sp, r7
 8001304:	b002      	add	sp, #8
 8001306:	bd80      	pop	{r7, pc}
 8001308:	e000e100 	.word	0xe000e100

0800130c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800130c:	b590      	push	{r4, r7, lr}
 800130e:	b083      	sub	sp, #12
 8001310:	af00      	add	r7, sp, #0
 8001312:	0002      	movs	r2, r0
 8001314:	6039      	str	r1, [r7, #0]
 8001316:	1dfb      	adds	r3, r7, #7
 8001318:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 800131a:	1dfb      	adds	r3, r7, #7
 800131c:	781b      	ldrb	r3, [r3, #0]
 800131e:	2b7f      	cmp	r3, #127	; 0x7f
 8001320:	d828      	bhi.n	8001374 <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001322:	4a2f      	ldr	r2, [pc, #188]	; (80013e0 <__NVIC_SetPriority+0xd4>)
 8001324:	1dfb      	adds	r3, r7, #7
 8001326:	781b      	ldrb	r3, [r3, #0]
 8001328:	b25b      	sxtb	r3, r3
 800132a:	089b      	lsrs	r3, r3, #2
 800132c:	33c0      	adds	r3, #192	; 0xc0
 800132e:	009b      	lsls	r3, r3, #2
 8001330:	589b      	ldr	r3, [r3, r2]
 8001332:	1dfa      	adds	r2, r7, #7
 8001334:	7812      	ldrb	r2, [r2, #0]
 8001336:	0011      	movs	r1, r2
 8001338:	2203      	movs	r2, #3
 800133a:	400a      	ands	r2, r1
 800133c:	00d2      	lsls	r2, r2, #3
 800133e:	21ff      	movs	r1, #255	; 0xff
 8001340:	4091      	lsls	r1, r2
 8001342:	000a      	movs	r2, r1
 8001344:	43d2      	mvns	r2, r2
 8001346:	401a      	ands	r2, r3
 8001348:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 800134a:	683b      	ldr	r3, [r7, #0]
 800134c:	019b      	lsls	r3, r3, #6
 800134e:	22ff      	movs	r2, #255	; 0xff
 8001350:	401a      	ands	r2, r3
 8001352:	1dfb      	adds	r3, r7, #7
 8001354:	781b      	ldrb	r3, [r3, #0]
 8001356:	0018      	movs	r0, r3
 8001358:	2303      	movs	r3, #3
 800135a:	4003      	ands	r3, r0
 800135c:	00db      	lsls	r3, r3, #3
 800135e:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001360:	481f      	ldr	r0, [pc, #124]	; (80013e0 <__NVIC_SetPriority+0xd4>)
 8001362:	1dfb      	adds	r3, r7, #7
 8001364:	781b      	ldrb	r3, [r3, #0]
 8001366:	b25b      	sxtb	r3, r3
 8001368:	089b      	lsrs	r3, r3, #2
 800136a:	430a      	orrs	r2, r1
 800136c:	33c0      	adds	r3, #192	; 0xc0
 800136e:	009b      	lsls	r3, r3, #2
 8001370:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 8001372:	e031      	b.n	80013d8 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001374:	4a1b      	ldr	r2, [pc, #108]	; (80013e4 <__NVIC_SetPriority+0xd8>)
 8001376:	1dfb      	adds	r3, r7, #7
 8001378:	781b      	ldrb	r3, [r3, #0]
 800137a:	0019      	movs	r1, r3
 800137c:	230f      	movs	r3, #15
 800137e:	400b      	ands	r3, r1
 8001380:	3b08      	subs	r3, #8
 8001382:	089b      	lsrs	r3, r3, #2
 8001384:	3306      	adds	r3, #6
 8001386:	009b      	lsls	r3, r3, #2
 8001388:	18d3      	adds	r3, r2, r3
 800138a:	3304      	adds	r3, #4
 800138c:	681b      	ldr	r3, [r3, #0]
 800138e:	1dfa      	adds	r2, r7, #7
 8001390:	7812      	ldrb	r2, [r2, #0]
 8001392:	0011      	movs	r1, r2
 8001394:	2203      	movs	r2, #3
 8001396:	400a      	ands	r2, r1
 8001398:	00d2      	lsls	r2, r2, #3
 800139a:	21ff      	movs	r1, #255	; 0xff
 800139c:	4091      	lsls	r1, r2
 800139e:	000a      	movs	r2, r1
 80013a0:	43d2      	mvns	r2, r2
 80013a2:	401a      	ands	r2, r3
 80013a4:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 80013a6:	683b      	ldr	r3, [r7, #0]
 80013a8:	019b      	lsls	r3, r3, #6
 80013aa:	22ff      	movs	r2, #255	; 0xff
 80013ac:	401a      	ands	r2, r3
 80013ae:	1dfb      	adds	r3, r7, #7
 80013b0:	781b      	ldrb	r3, [r3, #0]
 80013b2:	0018      	movs	r0, r3
 80013b4:	2303      	movs	r3, #3
 80013b6:	4003      	ands	r3, r0
 80013b8:	00db      	lsls	r3, r3, #3
 80013ba:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80013bc:	4809      	ldr	r0, [pc, #36]	; (80013e4 <__NVIC_SetPriority+0xd8>)
 80013be:	1dfb      	adds	r3, r7, #7
 80013c0:	781b      	ldrb	r3, [r3, #0]
 80013c2:	001c      	movs	r4, r3
 80013c4:	230f      	movs	r3, #15
 80013c6:	4023      	ands	r3, r4
 80013c8:	3b08      	subs	r3, #8
 80013ca:	089b      	lsrs	r3, r3, #2
 80013cc:	430a      	orrs	r2, r1
 80013ce:	3306      	adds	r3, #6
 80013d0:	009b      	lsls	r3, r3, #2
 80013d2:	18c3      	adds	r3, r0, r3
 80013d4:	3304      	adds	r3, #4
 80013d6:	601a      	str	r2, [r3, #0]
}
 80013d8:	46c0      	nop			; (mov r8, r8)
 80013da:	46bd      	mov	sp, r7
 80013dc:	b003      	add	sp, #12
 80013de:	bd90      	pop	{r4, r7, pc}
 80013e0:	e000e100 	.word	0xe000e100
 80013e4:	e000ed00 	.word	0xe000ed00

080013e8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80013e8:	b580      	push	{r7, lr}
 80013ea:	b082      	sub	sp, #8
 80013ec:	af00      	add	r7, sp, #0
 80013ee:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80013f0:	687b      	ldr	r3, [r7, #4]
 80013f2:	1e5a      	subs	r2, r3, #1
 80013f4:	2380      	movs	r3, #128	; 0x80
 80013f6:	045b      	lsls	r3, r3, #17
 80013f8:	429a      	cmp	r2, r3
 80013fa:	d301      	bcc.n	8001400 <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 80013fc:	2301      	movs	r3, #1
 80013fe:	e010      	b.n	8001422 <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001400:	4b0a      	ldr	r3, [pc, #40]	; (800142c <SysTick_Config+0x44>)
 8001402:	687a      	ldr	r2, [r7, #4]
 8001404:	3a01      	subs	r2, #1
 8001406:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001408:	2301      	movs	r3, #1
 800140a:	425b      	negs	r3, r3
 800140c:	2103      	movs	r1, #3
 800140e:	0018      	movs	r0, r3
 8001410:	f7ff ff7c 	bl	800130c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001414:	4b05      	ldr	r3, [pc, #20]	; (800142c <SysTick_Config+0x44>)
 8001416:	2200      	movs	r2, #0
 8001418:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800141a:	4b04      	ldr	r3, [pc, #16]	; (800142c <SysTick_Config+0x44>)
 800141c:	2207      	movs	r2, #7
 800141e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001420:	2300      	movs	r3, #0
}
 8001422:	0018      	movs	r0, r3
 8001424:	46bd      	mov	sp, r7
 8001426:	b002      	add	sp, #8
 8001428:	bd80      	pop	{r7, pc}
 800142a:	46c0      	nop			; (mov r8, r8)
 800142c:	e000e010 	.word	0xe000e010

08001430 <HAL_NVIC_SetPriority>:
  *         with stm32f0xx devices, this parameter is a dummy value and it is ignored, because 
  *         no subpriority supported in Cortex M0 based products.   
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001430:	b580      	push	{r7, lr}
 8001432:	b084      	sub	sp, #16
 8001434:	af00      	add	r7, sp, #0
 8001436:	60b9      	str	r1, [r7, #8]
 8001438:	607a      	str	r2, [r7, #4]
 800143a:	210f      	movs	r1, #15
 800143c:	187b      	adds	r3, r7, r1
 800143e:	1c02      	adds	r2, r0, #0
 8001440:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn,PreemptPriority);
 8001442:	68ba      	ldr	r2, [r7, #8]
 8001444:	187b      	adds	r3, r7, r1
 8001446:	781b      	ldrb	r3, [r3, #0]
 8001448:	b25b      	sxtb	r3, r3
 800144a:	0011      	movs	r1, r2
 800144c:	0018      	movs	r0, r3
 800144e:	f7ff ff5d 	bl	800130c <__NVIC_SetPriority>
}
 8001452:	46c0      	nop			; (mov r8, r8)
 8001454:	46bd      	mov	sp, r7
 8001456:	b004      	add	sp, #16
 8001458:	bd80      	pop	{r7, pc}

0800145a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f0xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800145a:	b580      	push	{r7, lr}
 800145c:	b082      	sub	sp, #8
 800145e:	af00      	add	r7, sp, #0
 8001460:	0002      	movs	r2, r0
 8001462:	1dfb      	adds	r3, r7, #7
 8001464:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001466:	1dfb      	adds	r3, r7, #7
 8001468:	781b      	ldrb	r3, [r3, #0]
 800146a:	b25b      	sxtb	r3, r3
 800146c:	0018      	movs	r0, r3
 800146e:	f7ff ff33 	bl	80012d8 <__NVIC_EnableIRQ>
}
 8001472:	46c0      	nop			; (mov r8, r8)
 8001474:	46bd      	mov	sp, r7
 8001476:	b002      	add	sp, #8
 8001478:	bd80      	pop	{r7, pc}

0800147a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800147a:	b580      	push	{r7, lr}
 800147c:	b082      	sub	sp, #8
 800147e:	af00      	add	r7, sp, #0
 8001480:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001482:	687b      	ldr	r3, [r7, #4]
 8001484:	0018      	movs	r0, r3
 8001486:	f7ff ffaf 	bl	80013e8 <SysTick_Config>
 800148a:	0003      	movs	r3, r0
}
 800148c:	0018      	movs	r0, r3
 800148e:	46bd      	mov	sp, r7
 8001490:	b002      	add	sp, #8
 8001492:	bd80      	pop	{r7, pc}

08001494 <HAL_DMA_Abort_IT>:
  * @param  hdma  pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8001494:	b580      	push	{r7, lr}
 8001496:	b084      	sub	sp, #16
 8001498:	af00      	add	r7, sp, #0
 800149a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800149c:	210f      	movs	r1, #15
 800149e:	187b      	adds	r3, r7, r1
 80014a0:	2200      	movs	r2, #0
 80014a2:	701a      	strb	r2, [r3, #0]

  if (HAL_DMA_STATE_BUSY != hdma->State)
 80014a4:	687b      	ldr	r3, [r7, #4]
 80014a6:	2221      	movs	r2, #33	; 0x21
 80014a8:	5c9b      	ldrb	r3, [r3, r2]
 80014aa:	b2db      	uxtb	r3, r3
 80014ac:	2b02      	cmp	r3, #2
 80014ae:	d006      	beq.n	80014be <HAL_DMA_Abort_IT+0x2a>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80014b0:	687b      	ldr	r3, [r7, #4]
 80014b2:	2204      	movs	r2, #4
 80014b4:	639a      	str	r2, [r3, #56]	; 0x38

    status = HAL_ERROR;
 80014b6:	187b      	adds	r3, r7, r1
 80014b8:	2201      	movs	r2, #1
 80014ba:	701a      	strb	r2, [r3, #0]
 80014bc:	e028      	b.n	8001510 <HAL_DMA_Abort_IT+0x7c>
  }
  else
  {

    /* Disable DMA IT */
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 80014be:	687b      	ldr	r3, [r7, #4]
 80014c0:	681b      	ldr	r3, [r3, #0]
 80014c2:	681a      	ldr	r2, [r3, #0]
 80014c4:	687b      	ldr	r3, [r7, #4]
 80014c6:	681b      	ldr	r3, [r3, #0]
 80014c8:	210e      	movs	r1, #14
 80014ca:	438a      	bics	r2, r1
 80014cc:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    hdma->Instance->CCR &= ~DMA_CCR_EN;
 80014ce:	687b      	ldr	r3, [r7, #4]
 80014d0:	681b      	ldr	r3, [r3, #0]
 80014d2:	681a      	ldr	r2, [r3, #0]
 80014d4:	687b      	ldr	r3, [r7, #4]
 80014d6:	681b      	ldr	r3, [r3, #0]
 80014d8:	2101      	movs	r1, #1
 80014da:	438a      	bics	r2, r1
 80014dc:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_GL1 << hdma->ChannelIndex;
 80014de:	687b      	ldr	r3, [r7, #4]
 80014e0:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80014e2:	687b      	ldr	r3, [r7, #4]
 80014e4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80014e6:	2101      	movs	r1, #1
 80014e8:	4091      	lsls	r1, r2
 80014ea:	000a      	movs	r2, r1
 80014ec:	605a      	str	r2, [r3, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80014ee:	687b      	ldr	r3, [r7, #4]
 80014f0:	2221      	movs	r2, #33	; 0x21
 80014f2:	2101      	movs	r1, #1
 80014f4:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80014f6:	687b      	ldr	r3, [r7, #4]
 80014f8:	2220      	movs	r2, #32
 80014fa:	2100      	movs	r1, #0
 80014fc:	5499      	strb	r1, [r3, r2]

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 80014fe:	687b      	ldr	r3, [r7, #4]
 8001500:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001502:	2b00      	cmp	r3, #0
 8001504:	d004      	beq.n	8001510 <HAL_DMA_Abort_IT+0x7c>
    {
      hdma->XferAbortCallback(hdma);
 8001506:	687b      	ldr	r3, [r7, #4]
 8001508:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800150a:	687a      	ldr	r2, [r7, #4]
 800150c:	0010      	movs	r0, r2
 800150e:	4798      	blx	r3
    }
  }
  return status;
 8001510:	230f      	movs	r3, #15
 8001512:	18fb      	adds	r3, r7, r3
 8001514:	781b      	ldrb	r3, [r3, #0]
}
 8001516:	0018      	movs	r0, r3
 8001518:	46bd      	mov	sp, r7
 800151a:	b004      	add	sp, #16
 800151c:	bd80      	pop	{r7, pc}
	...

08001520 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001520:	b580      	push	{r7, lr}
 8001522:	b086      	sub	sp, #24
 8001524:	af00      	add	r7, sp, #0
 8001526:	6078      	str	r0, [r7, #4]
 8001528:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800152a:	2300      	movs	r3, #0
 800152c:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800152e:	e149      	b.n	80017c4 <HAL_GPIO_Init+0x2a4>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8001530:	683b      	ldr	r3, [r7, #0]
 8001532:	681b      	ldr	r3, [r3, #0]
 8001534:	2101      	movs	r1, #1
 8001536:	697a      	ldr	r2, [r7, #20]
 8001538:	4091      	lsls	r1, r2
 800153a:	000a      	movs	r2, r1
 800153c:	4013      	ands	r3, r2
 800153e:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8001540:	68fb      	ldr	r3, [r7, #12]
 8001542:	2b00      	cmp	r3, #0
 8001544:	d100      	bne.n	8001548 <HAL_GPIO_Init+0x28>
 8001546:	e13a      	b.n	80017be <HAL_GPIO_Init+0x29e>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8001548:	683b      	ldr	r3, [r7, #0]
 800154a:	685b      	ldr	r3, [r3, #4]
 800154c:	2203      	movs	r2, #3
 800154e:	4013      	ands	r3, r2
 8001550:	2b01      	cmp	r3, #1
 8001552:	d005      	beq.n	8001560 <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8001554:	683b      	ldr	r3, [r7, #0]
 8001556:	685b      	ldr	r3, [r3, #4]
 8001558:	2203      	movs	r2, #3
 800155a:	4013      	ands	r3, r2
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 800155c:	2b02      	cmp	r3, #2
 800155e:	d130      	bne.n	80015c2 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8001560:	687b      	ldr	r3, [r7, #4]
 8001562:	689b      	ldr	r3, [r3, #8]
 8001564:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 8001566:	697b      	ldr	r3, [r7, #20]
 8001568:	005b      	lsls	r3, r3, #1
 800156a:	2203      	movs	r2, #3
 800156c:	409a      	lsls	r2, r3
 800156e:	0013      	movs	r3, r2
 8001570:	43da      	mvns	r2, r3
 8001572:	693b      	ldr	r3, [r7, #16]
 8001574:	4013      	ands	r3, r2
 8001576:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8001578:	683b      	ldr	r3, [r7, #0]
 800157a:	68da      	ldr	r2, [r3, #12]
 800157c:	697b      	ldr	r3, [r7, #20]
 800157e:	005b      	lsls	r3, r3, #1
 8001580:	409a      	lsls	r2, r3
 8001582:	0013      	movs	r3, r2
 8001584:	693a      	ldr	r2, [r7, #16]
 8001586:	4313      	orrs	r3, r2
 8001588:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800158a:	687b      	ldr	r3, [r7, #4]
 800158c:	693a      	ldr	r2, [r7, #16]
 800158e:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001590:	687b      	ldr	r3, [r7, #4]
 8001592:	685b      	ldr	r3, [r3, #4]
 8001594:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001596:	2201      	movs	r2, #1
 8001598:	697b      	ldr	r3, [r7, #20]
 800159a:	409a      	lsls	r2, r3
 800159c:	0013      	movs	r3, r2
 800159e:	43da      	mvns	r2, r3
 80015a0:	693b      	ldr	r3, [r7, #16]
 80015a2:	4013      	ands	r3, r2
 80015a4:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80015a6:	683b      	ldr	r3, [r7, #0]
 80015a8:	685b      	ldr	r3, [r3, #4]
 80015aa:	091b      	lsrs	r3, r3, #4
 80015ac:	2201      	movs	r2, #1
 80015ae:	401a      	ands	r2, r3
 80015b0:	697b      	ldr	r3, [r7, #20]
 80015b2:	409a      	lsls	r2, r3
 80015b4:	0013      	movs	r3, r2
 80015b6:	693a      	ldr	r2, [r7, #16]
 80015b8:	4313      	orrs	r3, r2
 80015ba:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80015bc:	687b      	ldr	r3, [r7, #4]
 80015be:	693a      	ldr	r2, [r7, #16]
 80015c0:	605a      	str	r2, [r3, #4]
      }
      
      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80015c2:	683b      	ldr	r3, [r7, #0]
 80015c4:	685b      	ldr	r3, [r3, #4]
 80015c6:	2203      	movs	r2, #3
 80015c8:	4013      	ands	r3, r2
 80015ca:	2b03      	cmp	r3, #3
 80015cc:	d017      	beq.n	80015fe <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80015ce:	687b      	ldr	r3, [r7, #4]
 80015d0:	68db      	ldr	r3, [r3, #12]
 80015d2:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 80015d4:	697b      	ldr	r3, [r7, #20]
 80015d6:	005b      	lsls	r3, r3, #1
 80015d8:	2203      	movs	r2, #3
 80015da:	409a      	lsls	r2, r3
 80015dc:	0013      	movs	r3, r2
 80015de:	43da      	mvns	r2, r3
 80015e0:	693b      	ldr	r3, [r7, #16]
 80015e2:	4013      	ands	r3, r2
 80015e4:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 80015e6:	683b      	ldr	r3, [r7, #0]
 80015e8:	689a      	ldr	r2, [r3, #8]
 80015ea:	697b      	ldr	r3, [r7, #20]
 80015ec:	005b      	lsls	r3, r3, #1
 80015ee:	409a      	lsls	r2, r3
 80015f0:	0013      	movs	r3, r2
 80015f2:	693a      	ldr	r2, [r7, #16]
 80015f4:	4313      	orrs	r3, r2
 80015f6:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 80015f8:	687b      	ldr	r3, [r7, #4]
 80015fa:	693a      	ldr	r2, [r7, #16]
 80015fc:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80015fe:	683b      	ldr	r3, [r7, #0]
 8001600:	685b      	ldr	r3, [r3, #4]
 8001602:	2203      	movs	r2, #3
 8001604:	4013      	ands	r3, r2
 8001606:	2b02      	cmp	r3, #2
 8001608:	d123      	bne.n	8001652 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 800160a:	697b      	ldr	r3, [r7, #20]
 800160c:	08da      	lsrs	r2, r3, #3
 800160e:	687b      	ldr	r3, [r7, #4]
 8001610:	3208      	adds	r2, #8
 8001612:	0092      	lsls	r2, r2, #2
 8001614:	58d3      	ldr	r3, [r2, r3]
 8001616:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8001618:	697b      	ldr	r3, [r7, #20]
 800161a:	2207      	movs	r2, #7
 800161c:	4013      	ands	r3, r2
 800161e:	009b      	lsls	r3, r3, #2
 8001620:	220f      	movs	r2, #15
 8001622:	409a      	lsls	r2, r3
 8001624:	0013      	movs	r3, r2
 8001626:	43da      	mvns	r2, r3
 8001628:	693b      	ldr	r3, [r7, #16]
 800162a:	4013      	ands	r3, r2
 800162c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 800162e:	683b      	ldr	r3, [r7, #0]
 8001630:	691a      	ldr	r2, [r3, #16]
 8001632:	697b      	ldr	r3, [r7, #20]
 8001634:	2107      	movs	r1, #7
 8001636:	400b      	ands	r3, r1
 8001638:	009b      	lsls	r3, r3, #2
 800163a:	409a      	lsls	r2, r3
 800163c:	0013      	movs	r3, r2
 800163e:	693a      	ldr	r2, [r7, #16]
 8001640:	4313      	orrs	r3, r2
 8001642:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8001644:	697b      	ldr	r3, [r7, #20]
 8001646:	08da      	lsrs	r2, r3, #3
 8001648:	687b      	ldr	r3, [r7, #4]
 800164a:	3208      	adds	r2, #8
 800164c:	0092      	lsls	r2, r2, #2
 800164e:	6939      	ldr	r1, [r7, #16]
 8001650:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001652:	687b      	ldr	r3, [r7, #4]
 8001654:	681b      	ldr	r3, [r3, #0]
 8001656:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 8001658:	697b      	ldr	r3, [r7, #20]
 800165a:	005b      	lsls	r3, r3, #1
 800165c:	2203      	movs	r2, #3
 800165e:	409a      	lsls	r2, r3
 8001660:	0013      	movs	r3, r2
 8001662:	43da      	mvns	r2, r3
 8001664:	693b      	ldr	r3, [r7, #16]
 8001666:	4013      	ands	r3, r2
 8001668:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 800166a:	683b      	ldr	r3, [r7, #0]
 800166c:	685b      	ldr	r3, [r3, #4]
 800166e:	2203      	movs	r2, #3
 8001670:	401a      	ands	r2, r3
 8001672:	697b      	ldr	r3, [r7, #20]
 8001674:	005b      	lsls	r3, r3, #1
 8001676:	409a      	lsls	r2, r3
 8001678:	0013      	movs	r3, r2
 800167a:	693a      	ldr	r2, [r7, #16]
 800167c:	4313      	orrs	r3, r2
 800167e:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8001680:	687b      	ldr	r3, [r7, #4]
 8001682:	693a      	ldr	r2, [r7, #16]
 8001684:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8001686:	683b      	ldr	r3, [r7, #0]
 8001688:	685a      	ldr	r2, [r3, #4]
 800168a:	23c0      	movs	r3, #192	; 0xc0
 800168c:	029b      	lsls	r3, r3, #10
 800168e:	4013      	ands	r3, r2
 8001690:	d100      	bne.n	8001694 <HAL_GPIO_Init+0x174>
 8001692:	e094      	b.n	80017be <HAL_GPIO_Init+0x29e>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001694:	4b51      	ldr	r3, [pc, #324]	; (80017dc <HAL_GPIO_Init+0x2bc>)
 8001696:	699a      	ldr	r2, [r3, #24]
 8001698:	4b50      	ldr	r3, [pc, #320]	; (80017dc <HAL_GPIO_Init+0x2bc>)
 800169a:	2101      	movs	r1, #1
 800169c:	430a      	orrs	r2, r1
 800169e:	619a      	str	r2, [r3, #24]
 80016a0:	4b4e      	ldr	r3, [pc, #312]	; (80017dc <HAL_GPIO_Init+0x2bc>)
 80016a2:	699b      	ldr	r3, [r3, #24]
 80016a4:	2201      	movs	r2, #1
 80016a6:	4013      	ands	r3, r2
 80016a8:	60bb      	str	r3, [r7, #8]
 80016aa:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 80016ac:	4a4c      	ldr	r2, [pc, #304]	; (80017e0 <HAL_GPIO_Init+0x2c0>)
 80016ae:	697b      	ldr	r3, [r7, #20]
 80016b0:	089b      	lsrs	r3, r3, #2
 80016b2:	3302      	adds	r3, #2
 80016b4:	009b      	lsls	r3, r3, #2
 80016b6:	589b      	ldr	r3, [r3, r2]
 80016b8:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 80016ba:	697b      	ldr	r3, [r7, #20]
 80016bc:	2203      	movs	r2, #3
 80016be:	4013      	ands	r3, r2
 80016c0:	009b      	lsls	r3, r3, #2
 80016c2:	220f      	movs	r2, #15
 80016c4:	409a      	lsls	r2, r3
 80016c6:	0013      	movs	r3, r2
 80016c8:	43da      	mvns	r2, r3
 80016ca:	693b      	ldr	r3, [r7, #16]
 80016cc:	4013      	ands	r3, r2
 80016ce:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 80016d0:	687a      	ldr	r2, [r7, #4]
 80016d2:	2390      	movs	r3, #144	; 0x90
 80016d4:	05db      	lsls	r3, r3, #23
 80016d6:	429a      	cmp	r2, r3
 80016d8:	d00d      	beq.n	80016f6 <HAL_GPIO_Init+0x1d6>
 80016da:	687b      	ldr	r3, [r7, #4]
 80016dc:	4a41      	ldr	r2, [pc, #260]	; (80017e4 <HAL_GPIO_Init+0x2c4>)
 80016de:	4293      	cmp	r3, r2
 80016e0:	d007      	beq.n	80016f2 <HAL_GPIO_Init+0x1d2>
 80016e2:	687b      	ldr	r3, [r7, #4]
 80016e4:	4a40      	ldr	r2, [pc, #256]	; (80017e8 <HAL_GPIO_Init+0x2c8>)
 80016e6:	4293      	cmp	r3, r2
 80016e8:	d101      	bne.n	80016ee <HAL_GPIO_Init+0x1ce>
 80016ea:	2302      	movs	r3, #2
 80016ec:	e004      	b.n	80016f8 <HAL_GPIO_Init+0x1d8>
 80016ee:	2305      	movs	r3, #5
 80016f0:	e002      	b.n	80016f8 <HAL_GPIO_Init+0x1d8>
 80016f2:	2301      	movs	r3, #1
 80016f4:	e000      	b.n	80016f8 <HAL_GPIO_Init+0x1d8>
 80016f6:	2300      	movs	r3, #0
 80016f8:	697a      	ldr	r2, [r7, #20]
 80016fa:	2103      	movs	r1, #3
 80016fc:	400a      	ands	r2, r1
 80016fe:	0092      	lsls	r2, r2, #2
 8001700:	4093      	lsls	r3, r2
 8001702:	693a      	ldr	r2, [r7, #16]
 8001704:	4313      	orrs	r3, r2
 8001706:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8001708:	4935      	ldr	r1, [pc, #212]	; (80017e0 <HAL_GPIO_Init+0x2c0>)
 800170a:	697b      	ldr	r3, [r7, #20]
 800170c:	089b      	lsrs	r3, r3, #2
 800170e:	3302      	adds	r3, #2
 8001710:	009b      	lsls	r3, r3, #2
 8001712:	693a      	ldr	r2, [r7, #16]
 8001714:	505a      	str	r2, [r3, r1]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001716:	4b35      	ldr	r3, [pc, #212]	; (80017ec <HAL_GPIO_Init+0x2cc>)
 8001718:	689b      	ldr	r3, [r3, #8]
 800171a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800171c:	68fb      	ldr	r3, [r7, #12]
 800171e:	43da      	mvns	r2, r3
 8001720:	693b      	ldr	r3, [r7, #16]
 8001722:	4013      	ands	r3, r2
 8001724:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8001726:	683b      	ldr	r3, [r7, #0]
 8001728:	685a      	ldr	r2, [r3, #4]
 800172a:	2380      	movs	r3, #128	; 0x80
 800172c:	035b      	lsls	r3, r3, #13
 800172e:	4013      	ands	r3, r2
 8001730:	d003      	beq.n	800173a <HAL_GPIO_Init+0x21a>
        {
          temp |= iocurrent;
 8001732:	693a      	ldr	r2, [r7, #16]
 8001734:	68fb      	ldr	r3, [r7, #12]
 8001736:	4313      	orrs	r3, r2
 8001738:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 800173a:	4b2c      	ldr	r3, [pc, #176]	; (80017ec <HAL_GPIO_Init+0x2cc>)
 800173c:	693a      	ldr	r2, [r7, #16]
 800173e:	609a      	str	r2, [r3, #8]

        temp = EXTI->FTSR;
 8001740:	4b2a      	ldr	r3, [pc, #168]	; (80017ec <HAL_GPIO_Init+0x2cc>)
 8001742:	68db      	ldr	r3, [r3, #12]
 8001744:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001746:	68fb      	ldr	r3, [r7, #12]
 8001748:	43da      	mvns	r2, r3
 800174a:	693b      	ldr	r3, [r7, #16]
 800174c:	4013      	ands	r3, r2
 800174e:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8001750:	683b      	ldr	r3, [r7, #0]
 8001752:	685a      	ldr	r2, [r3, #4]
 8001754:	2380      	movs	r3, #128	; 0x80
 8001756:	039b      	lsls	r3, r3, #14
 8001758:	4013      	ands	r3, r2
 800175a:	d003      	beq.n	8001764 <HAL_GPIO_Init+0x244>
        {
          temp |= iocurrent;
 800175c:	693a      	ldr	r2, [r7, #16]
 800175e:	68fb      	ldr	r3, [r7, #12]
 8001760:	4313      	orrs	r3, r2
 8001762:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8001764:	4b21      	ldr	r3, [pc, #132]	; (80017ec <HAL_GPIO_Init+0x2cc>)
 8001766:	693a      	ldr	r2, [r7, #16]
 8001768:	60da      	str	r2, [r3, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR;
 800176a:	4b20      	ldr	r3, [pc, #128]	; (80017ec <HAL_GPIO_Init+0x2cc>)
 800176c:	685b      	ldr	r3, [r3, #4]
 800176e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001770:	68fb      	ldr	r3, [r7, #12]
 8001772:	43da      	mvns	r2, r3
 8001774:	693b      	ldr	r3, [r7, #16]
 8001776:	4013      	ands	r3, r2
 8001778:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 800177a:	683b      	ldr	r3, [r7, #0]
 800177c:	685a      	ldr	r2, [r3, #4]
 800177e:	2380      	movs	r3, #128	; 0x80
 8001780:	029b      	lsls	r3, r3, #10
 8001782:	4013      	ands	r3, r2
 8001784:	d003      	beq.n	800178e <HAL_GPIO_Init+0x26e>
        {
          temp |= iocurrent;
 8001786:	693a      	ldr	r2, [r7, #16]
 8001788:	68fb      	ldr	r3, [r7, #12]
 800178a:	4313      	orrs	r3, r2
 800178c:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 800178e:	4b17      	ldr	r3, [pc, #92]	; (80017ec <HAL_GPIO_Init+0x2cc>)
 8001790:	693a      	ldr	r2, [r7, #16]
 8001792:	605a      	str	r2, [r3, #4]

        temp = EXTI->IMR;
 8001794:	4b15      	ldr	r3, [pc, #84]	; (80017ec <HAL_GPIO_Init+0x2cc>)
 8001796:	681b      	ldr	r3, [r3, #0]
 8001798:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800179a:	68fb      	ldr	r3, [r7, #12]
 800179c:	43da      	mvns	r2, r3
 800179e:	693b      	ldr	r3, [r7, #16]
 80017a0:	4013      	ands	r3, r2
 80017a2:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 80017a4:	683b      	ldr	r3, [r7, #0]
 80017a6:	685a      	ldr	r2, [r3, #4]
 80017a8:	2380      	movs	r3, #128	; 0x80
 80017aa:	025b      	lsls	r3, r3, #9
 80017ac:	4013      	ands	r3, r2
 80017ae:	d003      	beq.n	80017b8 <HAL_GPIO_Init+0x298>
        {
          temp |= iocurrent;
 80017b0:	693a      	ldr	r2, [r7, #16]
 80017b2:	68fb      	ldr	r3, [r7, #12]
 80017b4:	4313      	orrs	r3, r2
 80017b6:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 80017b8:	4b0c      	ldr	r3, [pc, #48]	; (80017ec <HAL_GPIO_Init+0x2cc>)
 80017ba:	693a      	ldr	r2, [r7, #16]
 80017bc:	601a      	str	r2, [r3, #0]
      }
    }

    position++;
 80017be:	697b      	ldr	r3, [r7, #20]
 80017c0:	3301      	adds	r3, #1
 80017c2:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80017c4:	683b      	ldr	r3, [r7, #0]
 80017c6:	681a      	ldr	r2, [r3, #0]
 80017c8:	697b      	ldr	r3, [r7, #20]
 80017ca:	40da      	lsrs	r2, r3
 80017cc:	1e13      	subs	r3, r2, #0
 80017ce:	d000      	beq.n	80017d2 <HAL_GPIO_Init+0x2b2>
 80017d0:	e6ae      	b.n	8001530 <HAL_GPIO_Init+0x10>
  } 
}
 80017d2:	46c0      	nop			; (mov r8, r8)
 80017d4:	46c0      	nop			; (mov r8, r8)
 80017d6:	46bd      	mov	sp, r7
 80017d8:	b006      	add	sp, #24
 80017da:	bd80      	pop	{r7, pc}
 80017dc:	40021000 	.word	0x40021000
 80017e0:	40010000 	.word	0x40010000
 80017e4:	48000400 	.word	0x48000400
 80017e8:	48000800 	.word	0x48000800
 80017ec:	40010400 	.word	0x40010400

080017f0 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80017f0:	b580      	push	{r7, lr}
 80017f2:	b082      	sub	sp, #8
 80017f4:	af00      	add	r7, sp, #0
 80017f6:	6078      	str	r0, [r7, #4]
 80017f8:	0008      	movs	r0, r1
 80017fa:	0011      	movs	r1, r2
 80017fc:	1cbb      	adds	r3, r7, #2
 80017fe:	1c02      	adds	r2, r0, #0
 8001800:	801a      	strh	r2, [r3, #0]
 8001802:	1c7b      	adds	r3, r7, #1
 8001804:	1c0a      	adds	r2, r1, #0
 8001806:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001808:	1c7b      	adds	r3, r7, #1
 800180a:	781b      	ldrb	r3, [r3, #0]
 800180c:	2b00      	cmp	r3, #0
 800180e:	d004      	beq.n	800181a <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8001810:	1cbb      	adds	r3, r7, #2
 8001812:	881a      	ldrh	r2, [r3, #0]
 8001814:	687b      	ldr	r3, [r7, #4]
 8001816:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8001818:	e003      	b.n	8001822 <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 800181a:	1cbb      	adds	r3, r7, #2
 800181c:	881a      	ldrh	r2, [r3, #0]
 800181e:	687b      	ldr	r3, [r7, #4]
 8001820:	629a      	str	r2, [r3, #40]	; 0x28
}
 8001822:	46c0      	nop			; (mov r8, r8)
 8001824:	46bd      	mov	sp, r7
 8001826:	b002      	add	sp, #8
 8001828:	bd80      	pop	{r7, pc}
	...

0800182c <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800182c:	b580      	push	{r7, lr}
 800182e:	b088      	sub	sp, #32
 8001830:	af00      	add	r7, sp, #0
 8001832:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  uint32_t pll_config2;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8001834:	687b      	ldr	r3, [r7, #4]
 8001836:	2b00      	cmp	r3, #0
 8001838:	d101      	bne.n	800183e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800183a:	2301      	movs	r3, #1
 800183c:	e301      	b.n	8001e42 <HAL_RCC_OscConfig+0x616>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800183e:	687b      	ldr	r3, [r7, #4]
 8001840:	681b      	ldr	r3, [r3, #0]
 8001842:	2201      	movs	r2, #1
 8001844:	4013      	ands	r3, r2
 8001846:	d100      	bne.n	800184a <HAL_RCC_OscConfig+0x1e>
 8001848:	e08d      	b.n	8001966 <HAL_RCC_OscConfig+0x13a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 800184a:	4bc3      	ldr	r3, [pc, #780]	; (8001b58 <HAL_RCC_OscConfig+0x32c>)
 800184c:	685b      	ldr	r3, [r3, #4]
 800184e:	220c      	movs	r2, #12
 8001850:	4013      	ands	r3, r2
 8001852:	2b04      	cmp	r3, #4
 8001854:	d00e      	beq.n	8001874 <HAL_RCC_OscConfig+0x48>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8001856:	4bc0      	ldr	r3, [pc, #768]	; (8001b58 <HAL_RCC_OscConfig+0x32c>)
 8001858:	685b      	ldr	r3, [r3, #4]
 800185a:	220c      	movs	r2, #12
 800185c:	4013      	ands	r3, r2
 800185e:	2b08      	cmp	r3, #8
 8001860:	d116      	bne.n	8001890 <HAL_RCC_OscConfig+0x64>
 8001862:	4bbd      	ldr	r3, [pc, #756]	; (8001b58 <HAL_RCC_OscConfig+0x32c>)
 8001864:	685a      	ldr	r2, [r3, #4]
 8001866:	2380      	movs	r3, #128	; 0x80
 8001868:	025b      	lsls	r3, r3, #9
 800186a:	401a      	ands	r2, r3
 800186c:	2380      	movs	r3, #128	; 0x80
 800186e:	025b      	lsls	r3, r3, #9
 8001870:	429a      	cmp	r2, r3
 8001872:	d10d      	bne.n	8001890 <HAL_RCC_OscConfig+0x64>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001874:	4bb8      	ldr	r3, [pc, #736]	; (8001b58 <HAL_RCC_OscConfig+0x32c>)
 8001876:	681a      	ldr	r2, [r3, #0]
 8001878:	2380      	movs	r3, #128	; 0x80
 800187a:	029b      	lsls	r3, r3, #10
 800187c:	4013      	ands	r3, r2
 800187e:	d100      	bne.n	8001882 <HAL_RCC_OscConfig+0x56>
 8001880:	e070      	b.n	8001964 <HAL_RCC_OscConfig+0x138>
 8001882:	687b      	ldr	r3, [r7, #4]
 8001884:	685b      	ldr	r3, [r3, #4]
 8001886:	2b00      	cmp	r3, #0
 8001888:	d000      	beq.n	800188c <HAL_RCC_OscConfig+0x60>
 800188a:	e06b      	b.n	8001964 <HAL_RCC_OscConfig+0x138>
      {
        return HAL_ERROR;
 800188c:	2301      	movs	r3, #1
 800188e:	e2d8      	b.n	8001e42 <HAL_RCC_OscConfig+0x616>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001890:	687b      	ldr	r3, [r7, #4]
 8001892:	685b      	ldr	r3, [r3, #4]
 8001894:	2b01      	cmp	r3, #1
 8001896:	d107      	bne.n	80018a8 <HAL_RCC_OscConfig+0x7c>
 8001898:	4baf      	ldr	r3, [pc, #700]	; (8001b58 <HAL_RCC_OscConfig+0x32c>)
 800189a:	681a      	ldr	r2, [r3, #0]
 800189c:	4bae      	ldr	r3, [pc, #696]	; (8001b58 <HAL_RCC_OscConfig+0x32c>)
 800189e:	2180      	movs	r1, #128	; 0x80
 80018a0:	0249      	lsls	r1, r1, #9
 80018a2:	430a      	orrs	r2, r1
 80018a4:	601a      	str	r2, [r3, #0]
 80018a6:	e02f      	b.n	8001908 <HAL_RCC_OscConfig+0xdc>
 80018a8:	687b      	ldr	r3, [r7, #4]
 80018aa:	685b      	ldr	r3, [r3, #4]
 80018ac:	2b00      	cmp	r3, #0
 80018ae:	d10c      	bne.n	80018ca <HAL_RCC_OscConfig+0x9e>
 80018b0:	4ba9      	ldr	r3, [pc, #676]	; (8001b58 <HAL_RCC_OscConfig+0x32c>)
 80018b2:	681a      	ldr	r2, [r3, #0]
 80018b4:	4ba8      	ldr	r3, [pc, #672]	; (8001b58 <HAL_RCC_OscConfig+0x32c>)
 80018b6:	49a9      	ldr	r1, [pc, #676]	; (8001b5c <HAL_RCC_OscConfig+0x330>)
 80018b8:	400a      	ands	r2, r1
 80018ba:	601a      	str	r2, [r3, #0]
 80018bc:	4ba6      	ldr	r3, [pc, #664]	; (8001b58 <HAL_RCC_OscConfig+0x32c>)
 80018be:	681a      	ldr	r2, [r3, #0]
 80018c0:	4ba5      	ldr	r3, [pc, #660]	; (8001b58 <HAL_RCC_OscConfig+0x32c>)
 80018c2:	49a7      	ldr	r1, [pc, #668]	; (8001b60 <HAL_RCC_OscConfig+0x334>)
 80018c4:	400a      	ands	r2, r1
 80018c6:	601a      	str	r2, [r3, #0]
 80018c8:	e01e      	b.n	8001908 <HAL_RCC_OscConfig+0xdc>
 80018ca:	687b      	ldr	r3, [r7, #4]
 80018cc:	685b      	ldr	r3, [r3, #4]
 80018ce:	2b05      	cmp	r3, #5
 80018d0:	d10e      	bne.n	80018f0 <HAL_RCC_OscConfig+0xc4>
 80018d2:	4ba1      	ldr	r3, [pc, #644]	; (8001b58 <HAL_RCC_OscConfig+0x32c>)
 80018d4:	681a      	ldr	r2, [r3, #0]
 80018d6:	4ba0      	ldr	r3, [pc, #640]	; (8001b58 <HAL_RCC_OscConfig+0x32c>)
 80018d8:	2180      	movs	r1, #128	; 0x80
 80018da:	02c9      	lsls	r1, r1, #11
 80018dc:	430a      	orrs	r2, r1
 80018de:	601a      	str	r2, [r3, #0]
 80018e0:	4b9d      	ldr	r3, [pc, #628]	; (8001b58 <HAL_RCC_OscConfig+0x32c>)
 80018e2:	681a      	ldr	r2, [r3, #0]
 80018e4:	4b9c      	ldr	r3, [pc, #624]	; (8001b58 <HAL_RCC_OscConfig+0x32c>)
 80018e6:	2180      	movs	r1, #128	; 0x80
 80018e8:	0249      	lsls	r1, r1, #9
 80018ea:	430a      	orrs	r2, r1
 80018ec:	601a      	str	r2, [r3, #0]
 80018ee:	e00b      	b.n	8001908 <HAL_RCC_OscConfig+0xdc>
 80018f0:	4b99      	ldr	r3, [pc, #612]	; (8001b58 <HAL_RCC_OscConfig+0x32c>)
 80018f2:	681a      	ldr	r2, [r3, #0]
 80018f4:	4b98      	ldr	r3, [pc, #608]	; (8001b58 <HAL_RCC_OscConfig+0x32c>)
 80018f6:	4999      	ldr	r1, [pc, #612]	; (8001b5c <HAL_RCC_OscConfig+0x330>)
 80018f8:	400a      	ands	r2, r1
 80018fa:	601a      	str	r2, [r3, #0]
 80018fc:	4b96      	ldr	r3, [pc, #600]	; (8001b58 <HAL_RCC_OscConfig+0x32c>)
 80018fe:	681a      	ldr	r2, [r3, #0]
 8001900:	4b95      	ldr	r3, [pc, #596]	; (8001b58 <HAL_RCC_OscConfig+0x32c>)
 8001902:	4997      	ldr	r1, [pc, #604]	; (8001b60 <HAL_RCC_OscConfig+0x334>)
 8001904:	400a      	ands	r2, r1
 8001906:	601a      	str	r2, [r3, #0]
      

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001908:	687b      	ldr	r3, [r7, #4]
 800190a:	685b      	ldr	r3, [r3, #4]
 800190c:	2b00      	cmp	r3, #0
 800190e:	d014      	beq.n	800193a <HAL_RCC_OscConfig+0x10e>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001910:	f7ff fcd8 	bl	80012c4 <HAL_GetTick>
 8001914:	0003      	movs	r3, r0
 8001916:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001918:	e008      	b.n	800192c <HAL_RCC_OscConfig+0x100>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800191a:	f7ff fcd3 	bl	80012c4 <HAL_GetTick>
 800191e:	0002      	movs	r2, r0
 8001920:	69bb      	ldr	r3, [r7, #24]
 8001922:	1ad3      	subs	r3, r2, r3
 8001924:	2b64      	cmp	r3, #100	; 0x64
 8001926:	d901      	bls.n	800192c <HAL_RCC_OscConfig+0x100>
          {
            return HAL_TIMEOUT;
 8001928:	2303      	movs	r3, #3
 800192a:	e28a      	b.n	8001e42 <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800192c:	4b8a      	ldr	r3, [pc, #552]	; (8001b58 <HAL_RCC_OscConfig+0x32c>)
 800192e:	681a      	ldr	r2, [r3, #0]
 8001930:	2380      	movs	r3, #128	; 0x80
 8001932:	029b      	lsls	r3, r3, #10
 8001934:	4013      	ands	r3, r2
 8001936:	d0f0      	beq.n	800191a <HAL_RCC_OscConfig+0xee>
 8001938:	e015      	b.n	8001966 <HAL_RCC_OscConfig+0x13a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800193a:	f7ff fcc3 	bl	80012c4 <HAL_GetTick>
 800193e:	0003      	movs	r3, r0
 8001940:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001942:	e008      	b.n	8001956 <HAL_RCC_OscConfig+0x12a>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001944:	f7ff fcbe 	bl	80012c4 <HAL_GetTick>
 8001948:	0002      	movs	r2, r0
 800194a:	69bb      	ldr	r3, [r7, #24]
 800194c:	1ad3      	subs	r3, r2, r3
 800194e:	2b64      	cmp	r3, #100	; 0x64
 8001950:	d901      	bls.n	8001956 <HAL_RCC_OscConfig+0x12a>
          {
            return HAL_TIMEOUT;
 8001952:	2303      	movs	r3, #3
 8001954:	e275      	b.n	8001e42 <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001956:	4b80      	ldr	r3, [pc, #512]	; (8001b58 <HAL_RCC_OscConfig+0x32c>)
 8001958:	681a      	ldr	r2, [r3, #0]
 800195a:	2380      	movs	r3, #128	; 0x80
 800195c:	029b      	lsls	r3, r3, #10
 800195e:	4013      	ands	r3, r2
 8001960:	d1f0      	bne.n	8001944 <HAL_RCC_OscConfig+0x118>
 8001962:	e000      	b.n	8001966 <HAL_RCC_OscConfig+0x13a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001964:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001966:	687b      	ldr	r3, [r7, #4]
 8001968:	681b      	ldr	r3, [r3, #0]
 800196a:	2202      	movs	r2, #2
 800196c:	4013      	ands	r3, r2
 800196e:	d100      	bne.n	8001972 <HAL_RCC_OscConfig+0x146>
 8001970:	e069      	b.n	8001a46 <HAL_RCC_OscConfig+0x21a>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 8001972:	4b79      	ldr	r3, [pc, #484]	; (8001b58 <HAL_RCC_OscConfig+0x32c>)
 8001974:	685b      	ldr	r3, [r3, #4]
 8001976:	220c      	movs	r2, #12
 8001978:	4013      	ands	r3, r2
 800197a:	d00b      	beq.n	8001994 <HAL_RCC_OscConfig+0x168>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 800197c:	4b76      	ldr	r3, [pc, #472]	; (8001b58 <HAL_RCC_OscConfig+0x32c>)
 800197e:	685b      	ldr	r3, [r3, #4]
 8001980:	220c      	movs	r2, #12
 8001982:	4013      	ands	r3, r2
 8001984:	2b08      	cmp	r3, #8
 8001986:	d11c      	bne.n	80019c2 <HAL_RCC_OscConfig+0x196>
 8001988:	4b73      	ldr	r3, [pc, #460]	; (8001b58 <HAL_RCC_OscConfig+0x32c>)
 800198a:	685a      	ldr	r2, [r3, #4]
 800198c:	2380      	movs	r3, #128	; 0x80
 800198e:	025b      	lsls	r3, r3, #9
 8001990:	4013      	ands	r3, r2
 8001992:	d116      	bne.n	80019c2 <HAL_RCC_OscConfig+0x196>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001994:	4b70      	ldr	r3, [pc, #448]	; (8001b58 <HAL_RCC_OscConfig+0x32c>)
 8001996:	681b      	ldr	r3, [r3, #0]
 8001998:	2202      	movs	r2, #2
 800199a:	4013      	ands	r3, r2
 800199c:	d005      	beq.n	80019aa <HAL_RCC_OscConfig+0x17e>
 800199e:	687b      	ldr	r3, [r7, #4]
 80019a0:	68db      	ldr	r3, [r3, #12]
 80019a2:	2b01      	cmp	r3, #1
 80019a4:	d001      	beq.n	80019aa <HAL_RCC_OscConfig+0x17e>
      {
        return HAL_ERROR;
 80019a6:	2301      	movs	r3, #1
 80019a8:	e24b      	b.n	8001e42 <HAL_RCC_OscConfig+0x616>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80019aa:	4b6b      	ldr	r3, [pc, #428]	; (8001b58 <HAL_RCC_OscConfig+0x32c>)
 80019ac:	681b      	ldr	r3, [r3, #0]
 80019ae:	22f8      	movs	r2, #248	; 0xf8
 80019b0:	4393      	bics	r3, r2
 80019b2:	0019      	movs	r1, r3
 80019b4:	687b      	ldr	r3, [r7, #4]
 80019b6:	691b      	ldr	r3, [r3, #16]
 80019b8:	00da      	lsls	r2, r3, #3
 80019ba:	4b67      	ldr	r3, [pc, #412]	; (8001b58 <HAL_RCC_OscConfig+0x32c>)
 80019bc:	430a      	orrs	r2, r1
 80019be:	601a      	str	r2, [r3, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80019c0:	e041      	b.n	8001a46 <HAL_RCC_OscConfig+0x21a>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80019c2:	687b      	ldr	r3, [r7, #4]
 80019c4:	68db      	ldr	r3, [r3, #12]
 80019c6:	2b00      	cmp	r3, #0
 80019c8:	d024      	beq.n	8001a14 <HAL_RCC_OscConfig+0x1e8>
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80019ca:	4b63      	ldr	r3, [pc, #396]	; (8001b58 <HAL_RCC_OscConfig+0x32c>)
 80019cc:	681a      	ldr	r2, [r3, #0]
 80019ce:	4b62      	ldr	r3, [pc, #392]	; (8001b58 <HAL_RCC_OscConfig+0x32c>)
 80019d0:	2101      	movs	r1, #1
 80019d2:	430a      	orrs	r2, r1
 80019d4:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80019d6:	f7ff fc75 	bl	80012c4 <HAL_GetTick>
 80019da:	0003      	movs	r3, r0
 80019dc:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80019de:	e008      	b.n	80019f2 <HAL_RCC_OscConfig+0x1c6>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80019e0:	f7ff fc70 	bl	80012c4 <HAL_GetTick>
 80019e4:	0002      	movs	r2, r0
 80019e6:	69bb      	ldr	r3, [r7, #24]
 80019e8:	1ad3      	subs	r3, r2, r3
 80019ea:	2b02      	cmp	r3, #2
 80019ec:	d901      	bls.n	80019f2 <HAL_RCC_OscConfig+0x1c6>
          {
            return HAL_TIMEOUT;
 80019ee:	2303      	movs	r3, #3
 80019f0:	e227      	b.n	8001e42 <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80019f2:	4b59      	ldr	r3, [pc, #356]	; (8001b58 <HAL_RCC_OscConfig+0x32c>)
 80019f4:	681b      	ldr	r3, [r3, #0]
 80019f6:	2202      	movs	r2, #2
 80019f8:	4013      	ands	r3, r2
 80019fa:	d0f1      	beq.n	80019e0 <HAL_RCC_OscConfig+0x1b4>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80019fc:	4b56      	ldr	r3, [pc, #344]	; (8001b58 <HAL_RCC_OscConfig+0x32c>)
 80019fe:	681b      	ldr	r3, [r3, #0]
 8001a00:	22f8      	movs	r2, #248	; 0xf8
 8001a02:	4393      	bics	r3, r2
 8001a04:	0019      	movs	r1, r3
 8001a06:	687b      	ldr	r3, [r7, #4]
 8001a08:	691b      	ldr	r3, [r3, #16]
 8001a0a:	00da      	lsls	r2, r3, #3
 8001a0c:	4b52      	ldr	r3, [pc, #328]	; (8001b58 <HAL_RCC_OscConfig+0x32c>)
 8001a0e:	430a      	orrs	r2, r1
 8001a10:	601a      	str	r2, [r3, #0]
 8001a12:	e018      	b.n	8001a46 <HAL_RCC_OscConfig+0x21a>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001a14:	4b50      	ldr	r3, [pc, #320]	; (8001b58 <HAL_RCC_OscConfig+0x32c>)
 8001a16:	681a      	ldr	r2, [r3, #0]
 8001a18:	4b4f      	ldr	r3, [pc, #316]	; (8001b58 <HAL_RCC_OscConfig+0x32c>)
 8001a1a:	2101      	movs	r1, #1
 8001a1c:	438a      	bics	r2, r1
 8001a1e:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001a20:	f7ff fc50 	bl	80012c4 <HAL_GetTick>
 8001a24:	0003      	movs	r3, r0
 8001a26:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001a28:	e008      	b.n	8001a3c <HAL_RCC_OscConfig+0x210>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001a2a:	f7ff fc4b 	bl	80012c4 <HAL_GetTick>
 8001a2e:	0002      	movs	r2, r0
 8001a30:	69bb      	ldr	r3, [r7, #24]
 8001a32:	1ad3      	subs	r3, r2, r3
 8001a34:	2b02      	cmp	r3, #2
 8001a36:	d901      	bls.n	8001a3c <HAL_RCC_OscConfig+0x210>
          {
            return HAL_TIMEOUT;
 8001a38:	2303      	movs	r3, #3
 8001a3a:	e202      	b.n	8001e42 <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001a3c:	4b46      	ldr	r3, [pc, #280]	; (8001b58 <HAL_RCC_OscConfig+0x32c>)
 8001a3e:	681b      	ldr	r3, [r3, #0]
 8001a40:	2202      	movs	r2, #2
 8001a42:	4013      	ands	r3, r2
 8001a44:	d1f1      	bne.n	8001a2a <HAL_RCC_OscConfig+0x1fe>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001a46:	687b      	ldr	r3, [r7, #4]
 8001a48:	681b      	ldr	r3, [r3, #0]
 8001a4a:	2208      	movs	r2, #8
 8001a4c:	4013      	ands	r3, r2
 8001a4e:	d036      	beq.n	8001abe <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001a50:	687b      	ldr	r3, [r7, #4]
 8001a52:	69db      	ldr	r3, [r3, #28]
 8001a54:	2b00      	cmp	r3, #0
 8001a56:	d019      	beq.n	8001a8c <HAL_RCC_OscConfig+0x260>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001a58:	4b3f      	ldr	r3, [pc, #252]	; (8001b58 <HAL_RCC_OscConfig+0x32c>)
 8001a5a:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8001a5c:	4b3e      	ldr	r3, [pc, #248]	; (8001b58 <HAL_RCC_OscConfig+0x32c>)
 8001a5e:	2101      	movs	r1, #1
 8001a60:	430a      	orrs	r2, r1
 8001a62:	625a      	str	r2, [r3, #36]	; 0x24
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001a64:	f7ff fc2e 	bl	80012c4 <HAL_GetTick>
 8001a68:	0003      	movs	r3, r0
 8001a6a:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001a6c:	e008      	b.n	8001a80 <HAL_RCC_OscConfig+0x254>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001a6e:	f7ff fc29 	bl	80012c4 <HAL_GetTick>
 8001a72:	0002      	movs	r2, r0
 8001a74:	69bb      	ldr	r3, [r7, #24]
 8001a76:	1ad3      	subs	r3, r2, r3
 8001a78:	2b02      	cmp	r3, #2
 8001a7a:	d901      	bls.n	8001a80 <HAL_RCC_OscConfig+0x254>
        {
          return HAL_TIMEOUT;
 8001a7c:	2303      	movs	r3, #3
 8001a7e:	e1e0      	b.n	8001e42 <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001a80:	4b35      	ldr	r3, [pc, #212]	; (8001b58 <HAL_RCC_OscConfig+0x32c>)
 8001a82:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001a84:	2202      	movs	r2, #2
 8001a86:	4013      	ands	r3, r2
 8001a88:	d0f1      	beq.n	8001a6e <HAL_RCC_OscConfig+0x242>
 8001a8a:	e018      	b.n	8001abe <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001a8c:	4b32      	ldr	r3, [pc, #200]	; (8001b58 <HAL_RCC_OscConfig+0x32c>)
 8001a8e:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8001a90:	4b31      	ldr	r3, [pc, #196]	; (8001b58 <HAL_RCC_OscConfig+0x32c>)
 8001a92:	2101      	movs	r1, #1
 8001a94:	438a      	bics	r2, r1
 8001a96:	625a      	str	r2, [r3, #36]	; 0x24
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001a98:	f7ff fc14 	bl	80012c4 <HAL_GetTick>
 8001a9c:	0003      	movs	r3, r0
 8001a9e:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001aa0:	e008      	b.n	8001ab4 <HAL_RCC_OscConfig+0x288>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001aa2:	f7ff fc0f 	bl	80012c4 <HAL_GetTick>
 8001aa6:	0002      	movs	r2, r0
 8001aa8:	69bb      	ldr	r3, [r7, #24]
 8001aaa:	1ad3      	subs	r3, r2, r3
 8001aac:	2b02      	cmp	r3, #2
 8001aae:	d901      	bls.n	8001ab4 <HAL_RCC_OscConfig+0x288>
        {
          return HAL_TIMEOUT;
 8001ab0:	2303      	movs	r3, #3
 8001ab2:	e1c6      	b.n	8001e42 <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001ab4:	4b28      	ldr	r3, [pc, #160]	; (8001b58 <HAL_RCC_OscConfig+0x32c>)
 8001ab6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001ab8:	2202      	movs	r2, #2
 8001aba:	4013      	ands	r3, r2
 8001abc:	d1f1      	bne.n	8001aa2 <HAL_RCC_OscConfig+0x276>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001abe:	687b      	ldr	r3, [r7, #4]
 8001ac0:	681b      	ldr	r3, [r3, #0]
 8001ac2:	2204      	movs	r2, #4
 8001ac4:	4013      	ands	r3, r2
 8001ac6:	d100      	bne.n	8001aca <HAL_RCC_OscConfig+0x29e>
 8001ac8:	e0b4      	b.n	8001c34 <HAL_RCC_OscConfig+0x408>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001aca:	201f      	movs	r0, #31
 8001acc:	183b      	adds	r3, r7, r0
 8001ace:	2200      	movs	r2, #0
 8001ad0:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001ad2:	4b21      	ldr	r3, [pc, #132]	; (8001b58 <HAL_RCC_OscConfig+0x32c>)
 8001ad4:	69da      	ldr	r2, [r3, #28]
 8001ad6:	2380      	movs	r3, #128	; 0x80
 8001ad8:	055b      	lsls	r3, r3, #21
 8001ada:	4013      	ands	r3, r2
 8001adc:	d110      	bne.n	8001b00 <HAL_RCC_OscConfig+0x2d4>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001ade:	4b1e      	ldr	r3, [pc, #120]	; (8001b58 <HAL_RCC_OscConfig+0x32c>)
 8001ae0:	69da      	ldr	r2, [r3, #28]
 8001ae2:	4b1d      	ldr	r3, [pc, #116]	; (8001b58 <HAL_RCC_OscConfig+0x32c>)
 8001ae4:	2180      	movs	r1, #128	; 0x80
 8001ae6:	0549      	lsls	r1, r1, #21
 8001ae8:	430a      	orrs	r2, r1
 8001aea:	61da      	str	r2, [r3, #28]
 8001aec:	4b1a      	ldr	r3, [pc, #104]	; (8001b58 <HAL_RCC_OscConfig+0x32c>)
 8001aee:	69da      	ldr	r2, [r3, #28]
 8001af0:	2380      	movs	r3, #128	; 0x80
 8001af2:	055b      	lsls	r3, r3, #21
 8001af4:	4013      	ands	r3, r2
 8001af6:	60fb      	str	r3, [r7, #12]
 8001af8:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8001afa:	183b      	adds	r3, r7, r0
 8001afc:	2201      	movs	r2, #1
 8001afe:	701a      	strb	r2, [r3, #0]
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001b00:	4b18      	ldr	r3, [pc, #96]	; (8001b64 <HAL_RCC_OscConfig+0x338>)
 8001b02:	681a      	ldr	r2, [r3, #0]
 8001b04:	2380      	movs	r3, #128	; 0x80
 8001b06:	005b      	lsls	r3, r3, #1
 8001b08:	4013      	ands	r3, r2
 8001b0a:	d11a      	bne.n	8001b42 <HAL_RCC_OscConfig+0x316>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001b0c:	4b15      	ldr	r3, [pc, #84]	; (8001b64 <HAL_RCC_OscConfig+0x338>)
 8001b0e:	681a      	ldr	r2, [r3, #0]
 8001b10:	4b14      	ldr	r3, [pc, #80]	; (8001b64 <HAL_RCC_OscConfig+0x338>)
 8001b12:	2180      	movs	r1, #128	; 0x80
 8001b14:	0049      	lsls	r1, r1, #1
 8001b16:	430a      	orrs	r2, r1
 8001b18:	601a      	str	r2, [r3, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001b1a:	f7ff fbd3 	bl	80012c4 <HAL_GetTick>
 8001b1e:	0003      	movs	r3, r0
 8001b20:	61bb      	str	r3, [r7, #24]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001b22:	e008      	b.n	8001b36 <HAL_RCC_OscConfig+0x30a>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001b24:	f7ff fbce 	bl	80012c4 <HAL_GetTick>
 8001b28:	0002      	movs	r2, r0
 8001b2a:	69bb      	ldr	r3, [r7, #24]
 8001b2c:	1ad3      	subs	r3, r2, r3
 8001b2e:	2b64      	cmp	r3, #100	; 0x64
 8001b30:	d901      	bls.n	8001b36 <HAL_RCC_OscConfig+0x30a>
        {
          return HAL_TIMEOUT;
 8001b32:	2303      	movs	r3, #3
 8001b34:	e185      	b.n	8001e42 <HAL_RCC_OscConfig+0x616>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001b36:	4b0b      	ldr	r3, [pc, #44]	; (8001b64 <HAL_RCC_OscConfig+0x338>)
 8001b38:	681a      	ldr	r2, [r3, #0]
 8001b3a:	2380      	movs	r3, #128	; 0x80
 8001b3c:	005b      	lsls	r3, r3, #1
 8001b3e:	4013      	ands	r3, r2
 8001b40:	d0f0      	beq.n	8001b24 <HAL_RCC_OscConfig+0x2f8>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001b42:	687b      	ldr	r3, [r7, #4]
 8001b44:	689b      	ldr	r3, [r3, #8]
 8001b46:	2b01      	cmp	r3, #1
 8001b48:	d10e      	bne.n	8001b68 <HAL_RCC_OscConfig+0x33c>
 8001b4a:	4b03      	ldr	r3, [pc, #12]	; (8001b58 <HAL_RCC_OscConfig+0x32c>)
 8001b4c:	6a1a      	ldr	r2, [r3, #32]
 8001b4e:	4b02      	ldr	r3, [pc, #8]	; (8001b58 <HAL_RCC_OscConfig+0x32c>)
 8001b50:	2101      	movs	r1, #1
 8001b52:	430a      	orrs	r2, r1
 8001b54:	621a      	str	r2, [r3, #32]
 8001b56:	e035      	b.n	8001bc4 <HAL_RCC_OscConfig+0x398>
 8001b58:	40021000 	.word	0x40021000
 8001b5c:	fffeffff 	.word	0xfffeffff
 8001b60:	fffbffff 	.word	0xfffbffff
 8001b64:	40007000 	.word	0x40007000
 8001b68:	687b      	ldr	r3, [r7, #4]
 8001b6a:	689b      	ldr	r3, [r3, #8]
 8001b6c:	2b00      	cmp	r3, #0
 8001b6e:	d10c      	bne.n	8001b8a <HAL_RCC_OscConfig+0x35e>
 8001b70:	4bb6      	ldr	r3, [pc, #728]	; (8001e4c <HAL_RCC_OscConfig+0x620>)
 8001b72:	6a1a      	ldr	r2, [r3, #32]
 8001b74:	4bb5      	ldr	r3, [pc, #724]	; (8001e4c <HAL_RCC_OscConfig+0x620>)
 8001b76:	2101      	movs	r1, #1
 8001b78:	438a      	bics	r2, r1
 8001b7a:	621a      	str	r2, [r3, #32]
 8001b7c:	4bb3      	ldr	r3, [pc, #716]	; (8001e4c <HAL_RCC_OscConfig+0x620>)
 8001b7e:	6a1a      	ldr	r2, [r3, #32]
 8001b80:	4bb2      	ldr	r3, [pc, #712]	; (8001e4c <HAL_RCC_OscConfig+0x620>)
 8001b82:	2104      	movs	r1, #4
 8001b84:	438a      	bics	r2, r1
 8001b86:	621a      	str	r2, [r3, #32]
 8001b88:	e01c      	b.n	8001bc4 <HAL_RCC_OscConfig+0x398>
 8001b8a:	687b      	ldr	r3, [r7, #4]
 8001b8c:	689b      	ldr	r3, [r3, #8]
 8001b8e:	2b05      	cmp	r3, #5
 8001b90:	d10c      	bne.n	8001bac <HAL_RCC_OscConfig+0x380>
 8001b92:	4bae      	ldr	r3, [pc, #696]	; (8001e4c <HAL_RCC_OscConfig+0x620>)
 8001b94:	6a1a      	ldr	r2, [r3, #32]
 8001b96:	4bad      	ldr	r3, [pc, #692]	; (8001e4c <HAL_RCC_OscConfig+0x620>)
 8001b98:	2104      	movs	r1, #4
 8001b9a:	430a      	orrs	r2, r1
 8001b9c:	621a      	str	r2, [r3, #32]
 8001b9e:	4bab      	ldr	r3, [pc, #684]	; (8001e4c <HAL_RCC_OscConfig+0x620>)
 8001ba0:	6a1a      	ldr	r2, [r3, #32]
 8001ba2:	4baa      	ldr	r3, [pc, #680]	; (8001e4c <HAL_RCC_OscConfig+0x620>)
 8001ba4:	2101      	movs	r1, #1
 8001ba6:	430a      	orrs	r2, r1
 8001ba8:	621a      	str	r2, [r3, #32]
 8001baa:	e00b      	b.n	8001bc4 <HAL_RCC_OscConfig+0x398>
 8001bac:	4ba7      	ldr	r3, [pc, #668]	; (8001e4c <HAL_RCC_OscConfig+0x620>)
 8001bae:	6a1a      	ldr	r2, [r3, #32]
 8001bb0:	4ba6      	ldr	r3, [pc, #664]	; (8001e4c <HAL_RCC_OscConfig+0x620>)
 8001bb2:	2101      	movs	r1, #1
 8001bb4:	438a      	bics	r2, r1
 8001bb6:	621a      	str	r2, [r3, #32]
 8001bb8:	4ba4      	ldr	r3, [pc, #656]	; (8001e4c <HAL_RCC_OscConfig+0x620>)
 8001bba:	6a1a      	ldr	r2, [r3, #32]
 8001bbc:	4ba3      	ldr	r3, [pc, #652]	; (8001e4c <HAL_RCC_OscConfig+0x620>)
 8001bbe:	2104      	movs	r1, #4
 8001bc0:	438a      	bics	r2, r1
 8001bc2:	621a      	str	r2, [r3, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001bc4:	687b      	ldr	r3, [r7, #4]
 8001bc6:	689b      	ldr	r3, [r3, #8]
 8001bc8:	2b00      	cmp	r3, #0
 8001bca:	d014      	beq.n	8001bf6 <HAL_RCC_OscConfig+0x3ca>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001bcc:	f7ff fb7a 	bl	80012c4 <HAL_GetTick>
 8001bd0:	0003      	movs	r3, r0
 8001bd2:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001bd4:	e009      	b.n	8001bea <HAL_RCC_OscConfig+0x3be>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001bd6:	f7ff fb75 	bl	80012c4 <HAL_GetTick>
 8001bda:	0002      	movs	r2, r0
 8001bdc:	69bb      	ldr	r3, [r7, #24]
 8001bde:	1ad3      	subs	r3, r2, r3
 8001be0:	4a9b      	ldr	r2, [pc, #620]	; (8001e50 <HAL_RCC_OscConfig+0x624>)
 8001be2:	4293      	cmp	r3, r2
 8001be4:	d901      	bls.n	8001bea <HAL_RCC_OscConfig+0x3be>
        {
          return HAL_TIMEOUT;
 8001be6:	2303      	movs	r3, #3
 8001be8:	e12b      	b.n	8001e42 <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001bea:	4b98      	ldr	r3, [pc, #608]	; (8001e4c <HAL_RCC_OscConfig+0x620>)
 8001bec:	6a1b      	ldr	r3, [r3, #32]
 8001bee:	2202      	movs	r2, #2
 8001bf0:	4013      	ands	r3, r2
 8001bf2:	d0f0      	beq.n	8001bd6 <HAL_RCC_OscConfig+0x3aa>
 8001bf4:	e013      	b.n	8001c1e <HAL_RCC_OscConfig+0x3f2>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001bf6:	f7ff fb65 	bl	80012c4 <HAL_GetTick>
 8001bfa:	0003      	movs	r3, r0
 8001bfc:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001bfe:	e009      	b.n	8001c14 <HAL_RCC_OscConfig+0x3e8>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001c00:	f7ff fb60 	bl	80012c4 <HAL_GetTick>
 8001c04:	0002      	movs	r2, r0
 8001c06:	69bb      	ldr	r3, [r7, #24]
 8001c08:	1ad3      	subs	r3, r2, r3
 8001c0a:	4a91      	ldr	r2, [pc, #580]	; (8001e50 <HAL_RCC_OscConfig+0x624>)
 8001c0c:	4293      	cmp	r3, r2
 8001c0e:	d901      	bls.n	8001c14 <HAL_RCC_OscConfig+0x3e8>
        {
          return HAL_TIMEOUT;
 8001c10:	2303      	movs	r3, #3
 8001c12:	e116      	b.n	8001e42 <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001c14:	4b8d      	ldr	r3, [pc, #564]	; (8001e4c <HAL_RCC_OscConfig+0x620>)
 8001c16:	6a1b      	ldr	r3, [r3, #32]
 8001c18:	2202      	movs	r2, #2
 8001c1a:	4013      	ands	r3, r2
 8001c1c:	d1f0      	bne.n	8001c00 <HAL_RCC_OscConfig+0x3d4>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8001c1e:	231f      	movs	r3, #31
 8001c20:	18fb      	adds	r3, r7, r3
 8001c22:	781b      	ldrb	r3, [r3, #0]
 8001c24:	2b01      	cmp	r3, #1
 8001c26:	d105      	bne.n	8001c34 <HAL_RCC_OscConfig+0x408>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001c28:	4b88      	ldr	r3, [pc, #544]	; (8001e4c <HAL_RCC_OscConfig+0x620>)
 8001c2a:	69da      	ldr	r2, [r3, #28]
 8001c2c:	4b87      	ldr	r3, [pc, #540]	; (8001e4c <HAL_RCC_OscConfig+0x620>)
 8001c2e:	4989      	ldr	r1, [pc, #548]	; (8001e54 <HAL_RCC_OscConfig+0x628>)
 8001c30:	400a      	ands	r2, r1
 8001c32:	61da      	str	r2, [r3, #28]
    }
  }

  /*----------------------------- HSI14 Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI14) == RCC_OSCILLATORTYPE_HSI14)
 8001c34:	687b      	ldr	r3, [r7, #4]
 8001c36:	681b      	ldr	r3, [r3, #0]
 8001c38:	2210      	movs	r2, #16
 8001c3a:	4013      	ands	r3, r2
 8001c3c:	d063      	beq.n	8001d06 <HAL_RCC_OscConfig+0x4da>
    /* Check the parameters */
    assert_param(IS_RCC_HSI14(RCC_OscInitStruct->HSI14State));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSI14CalibrationValue));

    /* Check the HSI14 State */
    if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ON)
 8001c3e:	687b      	ldr	r3, [r7, #4]
 8001c40:	695b      	ldr	r3, [r3, #20]
 8001c42:	2b01      	cmp	r3, #1
 8001c44:	d12a      	bne.n	8001c9c <HAL_RCC_OscConfig+0x470>
    {
      /* Disable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_DISABLE();
 8001c46:	4b81      	ldr	r3, [pc, #516]	; (8001e4c <HAL_RCC_OscConfig+0x620>)
 8001c48:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8001c4a:	4b80      	ldr	r3, [pc, #512]	; (8001e4c <HAL_RCC_OscConfig+0x620>)
 8001c4c:	2104      	movs	r1, #4
 8001c4e:	430a      	orrs	r2, r1
 8001c50:	635a      	str	r2, [r3, #52]	; 0x34

      /* Enable the Internal High Speed oscillator (HSI). */
      __HAL_RCC_HSI14_ENABLE();
 8001c52:	4b7e      	ldr	r3, [pc, #504]	; (8001e4c <HAL_RCC_OscConfig+0x620>)
 8001c54:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8001c56:	4b7d      	ldr	r3, [pc, #500]	; (8001e4c <HAL_RCC_OscConfig+0x620>)
 8001c58:	2101      	movs	r1, #1
 8001c5a:	430a      	orrs	r2, r1
 8001c5c:	635a      	str	r2, [r3, #52]	; 0x34

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001c5e:	f7ff fb31 	bl	80012c4 <HAL_GetTick>
 8001c62:	0003      	movs	r3, r0
 8001c64:	61bb      	str	r3, [r7, #24]
      
      /* Wait till HSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 8001c66:	e008      	b.n	8001c7a <HAL_RCC_OscConfig+0x44e>
      {
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 8001c68:	f7ff fb2c 	bl	80012c4 <HAL_GetTick>
 8001c6c:	0002      	movs	r2, r0
 8001c6e:	69bb      	ldr	r3, [r7, #24]
 8001c70:	1ad3      	subs	r3, r2, r3
 8001c72:	2b02      	cmp	r3, #2
 8001c74:	d901      	bls.n	8001c7a <HAL_RCC_OscConfig+0x44e>
        {
          return HAL_TIMEOUT;
 8001c76:	2303      	movs	r3, #3
 8001c78:	e0e3      	b.n	8001e42 <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 8001c7a:	4b74      	ldr	r3, [pc, #464]	; (8001e4c <HAL_RCC_OscConfig+0x620>)
 8001c7c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001c7e:	2202      	movs	r2, #2
 8001c80:	4013      	ands	r3, r2
 8001c82:	d0f1      	beq.n	8001c68 <HAL_RCC_OscConfig+0x43c>
        }      
      } 

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 8001c84:	4b71      	ldr	r3, [pc, #452]	; (8001e4c <HAL_RCC_OscConfig+0x620>)
 8001c86:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001c88:	22f8      	movs	r2, #248	; 0xf8
 8001c8a:	4393      	bics	r3, r2
 8001c8c:	0019      	movs	r1, r3
 8001c8e:	687b      	ldr	r3, [r7, #4]
 8001c90:	699b      	ldr	r3, [r3, #24]
 8001c92:	00da      	lsls	r2, r3, #3
 8001c94:	4b6d      	ldr	r3, [pc, #436]	; (8001e4c <HAL_RCC_OscConfig+0x620>)
 8001c96:	430a      	orrs	r2, r1
 8001c98:	635a      	str	r2, [r3, #52]	; 0x34
 8001c9a:	e034      	b.n	8001d06 <HAL_RCC_OscConfig+0x4da>
    }
    else if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ADC_CONTROL)
 8001c9c:	687b      	ldr	r3, [r7, #4]
 8001c9e:	695b      	ldr	r3, [r3, #20]
 8001ca0:	3305      	adds	r3, #5
 8001ca2:	d111      	bne.n	8001cc8 <HAL_RCC_OscConfig+0x49c>
    {
      /* Enable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_ENABLE();
 8001ca4:	4b69      	ldr	r3, [pc, #420]	; (8001e4c <HAL_RCC_OscConfig+0x620>)
 8001ca6:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8001ca8:	4b68      	ldr	r3, [pc, #416]	; (8001e4c <HAL_RCC_OscConfig+0x620>)
 8001caa:	2104      	movs	r1, #4
 8001cac:	438a      	bics	r2, r1
 8001cae:	635a      	str	r2, [r3, #52]	; 0x34

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 8001cb0:	4b66      	ldr	r3, [pc, #408]	; (8001e4c <HAL_RCC_OscConfig+0x620>)
 8001cb2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001cb4:	22f8      	movs	r2, #248	; 0xf8
 8001cb6:	4393      	bics	r3, r2
 8001cb8:	0019      	movs	r1, r3
 8001cba:	687b      	ldr	r3, [r7, #4]
 8001cbc:	699b      	ldr	r3, [r3, #24]
 8001cbe:	00da      	lsls	r2, r3, #3
 8001cc0:	4b62      	ldr	r3, [pc, #392]	; (8001e4c <HAL_RCC_OscConfig+0x620>)
 8001cc2:	430a      	orrs	r2, r1
 8001cc4:	635a      	str	r2, [r3, #52]	; 0x34
 8001cc6:	e01e      	b.n	8001d06 <HAL_RCC_OscConfig+0x4da>
    }
    else
    {
      /* Disable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_DISABLE();
 8001cc8:	4b60      	ldr	r3, [pc, #384]	; (8001e4c <HAL_RCC_OscConfig+0x620>)
 8001cca:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8001ccc:	4b5f      	ldr	r3, [pc, #380]	; (8001e4c <HAL_RCC_OscConfig+0x620>)
 8001cce:	2104      	movs	r1, #4
 8001cd0:	430a      	orrs	r2, r1
 8001cd2:	635a      	str	r2, [r3, #52]	; 0x34

      /* Disable the Internal High Speed oscillator (HSI). */
      __HAL_RCC_HSI14_DISABLE();
 8001cd4:	4b5d      	ldr	r3, [pc, #372]	; (8001e4c <HAL_RCC_OscConfig+0x620>)
 8001cd6:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8001cd8:	4b5c      	ldr	r3, [pc, #368]	; (8001e4c <HAL_RCC_OscConfig+0x620>)
 8001cda:	2101      	movs	r1, #1
 8001cdc:	438a      	bics	r2, r1
 8001cde:	635a      	str	r2, [r3, #52]	; 0x34

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001ce0:	f7ff faf0 	bl	80012c4 <HAL_GetTick>
 8001ce4:	0003      	movs	r3, r0
 8001ce6:	61bb      	str	r3, [r7, #24]
      
      /* Wait till HSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 8001ce8:	e008      	b.n	8001cfc <HAL_RCC_OscConfig+0x4d0>
      {
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 8001cea:	f7ff faeb 	bl	80012c4 <HAL_GetTick>
 8001cee:	0002      	movs	r2, r0
 8001cf0:	69bb      	ldr	r3, [r7, #24]
 8001cf2:	1ad3      	subs	r3, r2, r3
 8001cf4:	2b02      	cmp	r3, #2
 8001cf6:	d901      	bls.n	8001cfc <HAL_RCC_OscConfig+0x4d0>
        {
          return HAL_TIMEOUT;
 8001cf8:	2303      	movs	r3, #3
 8001cfa:	e0a2      	b.n	8001e42 <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 8001cfc:	4b53      	ldr	r3, [pc, #332]	; (8001e4c <HAL_RCC_OscConfig+0x620>)
 8001cfe:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001d00:	2202      	movs	r2, #2
 8001d02:	4013      	ands	r3, r2
 8001d04:	d1f1      	bne.n	8001cea <HAL_RCC_OscConfig+0x4be>
#endif /* RCC_HSI48_SUPPORT */
       
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001d06:	687b      	ldr	r3, [r7, #4]
 8001d08:	6a1b      	ldr	r3, [r3, #32]
 8001d0a:	2b00      	cmp	r3, #0
 8001d0c:	d100      	bne.n	8001d10 <HAL_RCC_OscConfig+0x4e4>
 8001d0e:	e097      	b.n	8001e40 <HAL_RCC_OscConfig+0x614>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001d10:	4b4e      	ldr	r3, [pc, #312]	; (8001e4c <HAL_RCC_OscConfig+0x620>)
 8001d12:	685b      	ldr	r3, [r3, #4]
 8001d14:	220c      	movs	r2, #12
 8001d16:	4013      	ands	r3, r2
 8001d18:	2b08      	cmp	r3, #8
 8001d1a:	d100      	bne.n	8001d1e <HAL_RCC_OscConfig+0x4f2>
 8001d1c:	e06b      	b.n	8001df6 <HAL_RCC_OscConfig+0x5ca>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001d1e:	687b      	ldr	r3, [r7, #4]
 8001d20:	6a1b      	ldr	r3, [r3, #32]
 8001d22:	2b02      	cmp	r3, #2
 8001d24:	d14c      	bne.n	8001dc0 <HAL_RCC_OscConfig+0x594>
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001d26:	4b49      	ldr	r3, [pc, #292]	; (8001e4c <HAL_RCC_OscConfig+0x620>)
 8001d28:	681a      	ldr	r2, [r3, #0]
 8001d2a:	4b48      	ldr	r3, [pc, #288]	; (8001e4c <HAL_RCC_OscConfig+0x620>)
 8001d2c:	494a      	ldr	r1, [pc, #296]	; (8001e58 <HAL_RCC_OscConfig+0x62c>)
 8001d2e:	400a      	ands	r2, r1
 8001d30:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001d32:	f7ff fac7 	bl	80012c4 <HAL_GetTick>
 8001d36:	0003      	movs	r3, r0
 8001d38:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001d3a:	e008      	b.n	8001d4e <HAL_RCC_OscConfig+0x522>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001d3c:	f7ff fac2 	bl	80012c4 <HAL_GetTick>
 8001d40:	0002      	movs	r2, r0
 8001d42:	69bb      	ldr	r3, [r7, #24]
 8001d44:	1ad3      	subs	r3, r2, r3
 8001d46:	2b02      	cmp	r3, #2
 8001d48:	d901      	bls.n	8001d4e <HAL_RCC_OscConfig+0x522>
          {
            return HAL_TIMEOUT;
 8001d4a:	2303      	movs	r3, #3
 8001d4c:	e079      	b.n	8001e42 <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001d4e:	4b3f      	ldr	r3, [pc, #252]	; (8001e4c <HAL_RCC_OscConfig+0x620>)
 8001d50:	681a      	ldr	r2, [r3, #0]
 8001d52:	2380      	movs	r3, #128	; 0x80
 8001d54:	049b      	lsls	r3, r3, #18
 8001d56:	4013      	ands	r3, r2
 8001d58:	d1f0      	bne.n	8001d3c <HAL_RCC_OscConfig+0x510>
          }
        }

        /* Configure the main PLL clock source, predivider and multiplication factor. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001d5a:	4b3c      	ldr	r3, [pc, #240]	; (8001e4c <HAL_RCC_OscConfig+0x620>)
 8001d5c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001d5e:	220f      	movs	r2, #15
 8001d60:	4393      	bics	r3, r2
 8001d62:	0019      	movs	r1, r3
 8001d64:	687b      	ldr	r3, [r7, #4]
 8001d66:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001d68:	4b38      	ldr	r3, [pc, #224]	; (8001e4c <HAL_RCC_OscConfig+0x620>)
 8001d6a:	430a      	orrs	r2, r1
 8001d6c:	62da      	str	r2, [r3, #44]	; 0x2c
 8001d6e:	4b37      	ldr	r3, [pc, #220]	; (8001e4c <HAL_RCC_OscConfig+0x620>)
 8001d70:	685b      	ldr	r3, [r3, #4]
 8001d72:	4a3a      	ldr	r2, [pc, #232]	; (8001e5c <HAL_RCC_OscConfig+0x630>)
 8001d74:	4013      	ands	r3, r2
 8001d76:	0019      	movs	r1, r3
 8001d78:	687b      	ldr	r3, [r7, #4]
 8001d7a:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8001d7c:	687b      	ldr	r3, [r7, #4]
 8001d7e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001d80:	431a      	orrs	r2, r3
 8001d82:	4b32      	ldr	r3, [pc, #200]	; (8001e4c <HAL_RCC_OscConfig+0x620>)
 8001d84:	430a      	orrs	r2, r1
 8001d86:	605a      	str	r2, [r3, #4]
                             RCC_OscInitStruct->PLL.PREDIV,
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001d88:	4b30      	ldr	r3, [pc, #192]	; (8001e4c <HAL_RCC_OscConfig+0x620>)
 8001d8a:	681a      	ldr	r2, [r3, #0]
 8001d8c:	4b2f      	ldr	r3, [pc, #188]	; (8001e4c <HAL_RCC_OscConfig+0x620>)
 8001d8e:	2180      	movs	r1, #128	; 0x80
 8001d90:	0449      	lsls	r1, r1, #17
 8001d92:	430a      	orrs	r2, r1
 8001d94:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001d96:	f7ff fa95 	bl	80012c4 <HAL_GetTick>
 8001d9a:	0003      	movs	r3, r0
 8001d9c:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001d9e:	e008      	b.n	8001db2 <HAL_RCC_OscConfig+0x586>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001da0:	f7ff fa90 	bl	80012c4 <HAL_GetTick>
 8001da4:	0002      	movs	r2, r0
 8001da6:	69bb      	ldr	r3, [r7, #24]
 8001da8:	1ad3      	subs	r3, r2, r3
 8001daa:	2b02      	cmp	r3, #2
 8001dac:	d901      	bls.n	8001db2 <HAL_RCC_OscConfig+0x586>
          {
            return HAL_TIMEOUT;
 8001dae:	2303      	movs	r3, #3
 8001db0:	e047      	b.n	8001e42 <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001db2:	4b26      	ldr	r3, [pc, #152]	; (8001e4c <HAL_RCC_OscConfig+0x620>)
 8001db4:	681a      	ldr	r2, [r3, #0]
 8001db6:	2380      	movs	r3, #128	; 0x80
 8001db8:	049b      	lsls	r3, r3, #18
 8001dba:	4013      	ands	r3, r2
 8001dbc:	d0f0      	beq.n	8001da0 <HAL_RCC_OscConfig+0x574>
 8001dbe:	e03f      	b.n	8001e40 <HAL_RCC_OscConfig+0x614>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001dc0:	4b22      	ldr	r3, [pc, #136]	; (8001e4c <HAL_RCC_OscConfig+0x620>)
 8001dc2:	681a      	ldr	r2, [r3, #0]
 8001dc4:	4b21      	ldr	r3, [pc, #132]	; (8001e4c <HAL_RCC_OscConfig+0x620>)
 8001dc6:	4924      	ldr	r1, [pc, #144]	; (8001e58 <HAL_RCC_OscConfig+0x62c>)
 8001dc8:	400a      	ands	r2, r1
 8001dca:	601a      	str	r2, [r3, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001dcc:	f7ff fa7a 	bl	80012c4 <HAL_GetTick>
 8001dd0:	0003      	movs	r3, r0
 8001dd2:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001dd4:	e008      	b.n	8001de8 <HAL_RCC_OscConfig+0x5bc>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001dd6:	f7ff fa75 	bl	80012c4 <HAL_GetTick>
 8001dda:	0002      	movs	r2, r0
 8001ddc:	69bb      	ldr	r3, [r7, #24]
 8001dde:	1ad3      	subs	r3, r2, r3
 8001de0:	2b02      	cmp	r3, #2
 8001de2:	d901      	bls.n	8001de8 <HAL_RCC_OscConfig+0x5bc>
          {
            return HAL_TIMEOUT;
 8001de4:	2303      	movs	r3, #3
 8001de6:	e02c      	b.n	8001e42 <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001de8:	4b18      	ldr	r3, [pc, #96]	; (8001e4c <HAL_RCC_OscConfig+0x620>)
 8001dea:	681a      	ldr	r2, [r3, #0]
 8001dec:	2380      	movs	r3, #128	; 0x80
 8001dee:	049b      	lsls	r3, r3, #18
 8001df0:	4013      	ands	r3, r2
 8001df2:	d1f0      	bne.n	8001dd6 <HAL_RCC_OscConfig+0x5aa>
 8001df4:	e024      	b.n	8001e40 <HAL_RCC_OscConfig+0x614>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001df6:	687b      	ldr	r3, [r7, #4]
 8001df8:	6a1b      	ldr	r3, [r3, #32]
 8001dfa:	2b01      	cmp	r3, #1
 8001dfc:	d101      	bne.n	8001e02 <HAL_RCC_OscConfig+0x5d6>
      {
        return HAL_ERROR;
 8001dfe:	2301      	movs	r3, #1
 8001e00:	e01f      	b.n	8001e42 <HAL_RCC_OscConfig+0x616>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config  = RCC->CFGR;
 8001e02:	4b12      	ldr	r3, [pc, #72]	; (8001e4c <HAL_RCC_OscConfig+0x620>)
 8001e04:	685b      	ldr	r3, [r3, #4]
 8001e06:	617b      	str	r3, [r7, #20]
        pll_config2 = RCC->CFGR2;
 8001e08:	4b10      	ldr	r3, [pc, #64]	; (8001e4c <HAL_RCC_OscConfig+0x620>)
 8001e0a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001e0c:	613b      	str	r3, [r7, #16]
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8001e0e:	697a      	ldr	r2, [r7, #20]
 8001e10:	2380      	movs	r3, #128	; 0x80
 8001e12:	025b      	lsls	r3, r3, #9
 8001e14:	401a      	ands	r2, r3
 8001e16:	687b      	ldr	r3, [r7, #4]
 8001e18:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001e1a:	429a      	cmp	r2, r3
 8001e1c:	d10e      	bne.n	8001e3c <HAL_RCC_OscConfig+0x610>
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV) != RCC_OscInitStruct->PLL.PREDIV)    ||
 8001e1e:	693b      	ldr	r3, [r7, #16]
 8001e20:	220f      	movs	r2, #15
 8001e22:	401a      	ands	r2, r3
 8001e24:	687b      	ldr	r3, [r7, #4]
 8001e26:	6adb      	ldr	r3, [r3, #44]	; 0x2c
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8001e28:	429a      	cmp	r2, r3
 8001e2a:	d107      	bne.n	8001e3c <HAL_RCC_OscConfig+0x610>
           (READ_BIT(pll_config,  RCC_CFGR_PLLMUL)  != RCC_OscInitStruct->PLL.PLLMUL))
 8001e2c:	697a      	ldr	r2, [r7, #20]
 8001e2e:	23f0      	movs	r3, #240	; 0xf0
 8001e30:	039b      	lsls	r3, r3, #14
 8001e32:	401a      	ands	r2, r3
 8001e34:	687b      	ldr	r3, [r7, #4]
 8001e36:	6a9b      	ldr	r3, [r3, #40]	; 0x28
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV) != RCC_OscInitStruct->PLL.PREDIV)    ||
 8001e38:	429a      	cmp	r2, r3
 8001e3a:	d001      	beq.n	8001e40 <HAL_RCC_OscConfig+0x614>
        {
          return HAL_ERROR;
 8001e3c:	2301      	movs	r3, #1
 8001e3e:	e000      	b.n	8001e42 <HAL_RCC_OscConfig+0x616>
        }
      }
    }
  }

  return HAL_OK;
 8001e40:	2300      	movs	r3, #0
}
 8001e42:	0018      	movs	r0, r3
 8001e44:	46bd      	mov	sp, r7
 8001e46:	b008      	add	sp, #32
 8001e48:	bd80      	pop	{r7, pc}
 8001e4a:	46c0      	nop			; (mov r8, r8)
 8001e4c:	40021000 	.word	0x40021000
 8001e50:	00001388 	.word	0x00001388
 8001e54:	efffffff 	.word	0xefffffff
 8001e58:	feffffff 	.word	0xfeffffff
 8001e5c:	ffc2ffff 	.word	0xffc2ffff

08001e60 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001e60:	b580      	push	{r7, lr}
 8001e62:	b084      	sub	sp, #16
 8001e64:	af00      	add	r7, sp, #0
 8001e66:	6078      	str	r0, [r7, #4]
 8001e68:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8001e6a:	687b      	ldr	r3, [r7, #4]
 8001e6c:	2b00      	cmp	r3, #0
 8001e6e:	d101      	bne.n	8001e74 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001e70:	2301      	movs	r3, #1
 8001e72:	e0b3      	b.n	8001fdc <HAL_RCC_ClockConfig+0x17c>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8001e74:	4b5b      	ldr	r3, [pc, #364]	; (8001fe4 <HAL_RCC_ClockConfig+0x184>)
 8001e76:	681b      	ldr	r3, [r3, #0]
 8001e78:	2201      	movs	r2, #1
 8001e7a:	4013      	ands	r3, r2
 8001e7c:	683a      	ldr	r2, [r7, #0]
 8001e7e:	429a      	cmp	r2, r3
 8001e80:	d911      	bls.n	8001ea6 <HAL_RCC_ClockConfig+0x46>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001e82:	4b58      	ldr	r3, [pc, #352]	; (8001fe4 <HAL_RCC_ClockConfig+0x184>)
 8001e84:	681b      	ldr	r3, [r3, #0]
 8001e86:	2201      	movs	r2, #1
 8001e88:	4393      	bics	r3, r2
 8001e8a:	0019      	movs	r1, r3
 8001e8c:	4b55      	ldr	r3, [pc, #340]	; (8001fe4 <HAL_RCC_ClockConfig+0x184>)
 8001e8e:	683a      	ldr	r2, [r7, #0]
 8001e90:	430a      	orrs	r2, r1
 8001e92:	601a      	str	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001e94:	4b53      	ldr	r3, [pc, #332]	; (8001fe4 <HAL_RCC_ClockConfig+0x184>)
 8001e96:	681b      	ldr	r3, [r3, #0]
 8001e98:	2201      	movs	r2, #1
 8001e9a:	4013      	ands	r3, r2
 8001e9c:	683a      	ldr	r2, [r7, #0]
 8001e9e:	429a      	cmp	r2, r3
 8001ea0:	d001      	beq.n	8001ea6 <HAL_RCC_ClockConfig+0x46>
    {
      return HAL_ERROR;
 8001ea2:	2301      	movs	r3, #1
 8001ea4:	e09a      	b.n	8001fdc <HAL_RCC_ClockConfig+0x17c>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001ea6:	687b      	ldr	r3, [r7, #4]
 8001ea8:	681b      	ldr	r3, [r3, #0]
 8001eaa:	2202      	movs	r2, #2
 8001eac:	4013      	ands	r3, r2
 8001eae:	d015      	beq.n	8001edc <HAL_RCC_ClockConfig+0x7c>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001eb0:	687b      	ldr	r3, [r7, #4]
 8001eb2:	681b      	ldr	r3, [r3, #0]
 8001eb4:	2204      	movs	r2, #4
 8001eb6:	4013      	ands	r3, r2
 8001eb8:	d006      	beq.n	8001ec8 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 8001eba:	4b4b      	ldr	r3, [pc, #300]	; (8001fe8 <HAL_RCC_ClockConfig+0x188>)
 8001ebc:	685a      	ldr	r2, [r3, #4]
 8001ebe:	4b4a      	ldr	r3, [pc, #296]	; (8001fe8 <HAL_RCC_ClockConfig+0x188>)
 8001ec0:	21e0      	movs	r1, #224	; 0xe0
 8001ec2:	00c9      	lsls	r1, r1, #3
 8001ec4:	430a      	orrs	r2, r1
 8001ec6:	605a      	str	r2, [r3, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001ec8:	4b47      	ldr	r3, [pc, #284]	; (8001fe8 <HAL_RCC_ClockConfig+0x188>)
 8001eca:	685b      	ldr	r3, [r3, #4]
 8001ecc:	22f0      	movs	r2, #240	; 0xf0
 8001ece:	4393      	bics	r3, r2
 8001ed0:	0019      	movs	r1, r3
 8001ed2:	687b      	ldr	r3, [r7, #4]
 8001ed4:	689a      	ldr	r2, [r3, #8]
 8001ed6:	4b44      	ldr	r3, [pc, #272]	; (8001fe8 <HAL_RCC_ClockConfig+0x188>)
 8001ed8:	430a      	orrs	r2, r1
 8001eda:	605a      	str	r2, [r3, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001edc:	687b      	ldr	r3, [r7, #4]
 8001ede:	681b      	ldr	r3, [r3, #0]
 8001ee0:	2201      	movs	r2, #1
 8001ee2:	4013      	ands	r3, r2
 8001ee4:	d040      	beq.n	8001f68 <HAL_RCC_ClockConfig+0x108>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001ee6:	687b      	ldr	r3, [r7, #4]
 8001ee8:	685b      	ldr	r3, [r3, #4]
 8001eea:	2b01      	cmp	r3, #1
 8001eec:	d107      	bne.n	8001efe <HAL_RCC_ClockConfig+0x9e>
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001eee:	4b3e      	ldr	r3, [pc, #248]	; (8001fe8 <HAL_RCC_ClockConfig+0x188>)
 8001ef0:	681a      	ldr	r2, [r3, #0]
 8001ef2:	2380      	movs	r3, #128	; 0x80
 8001ef4:	029b      	lsls	r3, r3, #10
 8001ef6:	4013      	ands	r3, r2
 8001ef8:	d114      	bne.n	8001f24 <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_ERROR;
 8001efa:	2301      	movs	r3, #1
 8001efc:	e06e      	b.n	8001fdc <HAL_RCC_ClockConfig+0x17c>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001efe:	687b      	ldr	r3, [r7, #4]
 8001f00:	685b      	ldr	r3, [r3, #4]
 8001f02:	2b02      	cmp	r3, #2
 8001f04:	d107      	bne.n	8001f16 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001f06:	4b38      	ldr	r3, [pc, #224]	; (8001fe8 <HAL_RCC_ClockConfig+0x188>)
 8001f08:	681a      	ldr	r2, [r3, #0]
 8001f0a:	2380      	movs	r3, #128	; 0x80
 8001f0c:	049b      	lsls	r3, r3, #18
 8001f0e:	4013      	ands	r3, r2
 8001f10:	d108      	bne.n	8001f24 <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_ERROR;
 8001f12:	2301      	movs	r3, #1
 8001f14:	e062      	b.n	8001fdc <HAL_RCC_ClockConfig+0x17c>
#endif /* RCC_CFGR_SWS_HSI48 */
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001f16:	4b34      	ldr	r3, [pc, #208]	; (8001fe8 <HAL_RCC_ClockConfig+0x188>)
 8001f18:	681b      	ldr	r3, [r3, #0]
 8001f1a:	2202      	movs	r2, #2
 8001f1c:	4013      	ands	r3, r2
 8001f1e:	d101      	bne.n	8001f24 <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_ERROR;
 8001f20:	2301      	movs	r3, #1
 8001f22:	e05b      	b.n	8001fdc <HAL_RCC_ClockConfig+0x17c>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001f24:	4b30      	ldr	r3, [pc, #192]	; (8001fe8 <HAL_RCC_ClockConfig+0x188>)
 8001f26:	685b      	ldr	r3, [r3, #4]
 8001f28:	2203      	movs	r2, #3
 8001f2a:	4393      	bics	r3, r2
 8001f2c:	0019      	movs	r1, r3
 8001f2e:	687b      	ldr	r3, [r7, #4]
 8001f30:	685a      	ldr	r2, [r3, #4]
 8001f32:	4b2d      	ldr	r3, [pc, #180]	; (8001fe8 <HAL_RCC_ClockConfig+0x188>)
 8001f34:	430a      	orrs	r2, r1
 8001f36:	605a      	str	r2, [r3, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001f38:	f7ff f9c4 	bl	80012c4 <HAL_GetTick>
 8001f3c:	0003      	movs	r3, r0
 8001f3e:	60fb      	str	r3, [r7, #12]
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001f40:	e009      	b.n	8001f56 <HAL_RCC_ClockConfig+0xf6>
    {
      if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001f42:	f7ff f9bf 	bl	80012c4 <HAL_GetTick>
 8001f46:	0002      	movs	r2, r0
 8001f48:	68fb      	ldr	r3, [r7, #12]
 8001f4a:	1ad3      	subs	r3, r2, r3
 8001f4c:	4a27      	ldr	r2, [pc, #156]	; (8001fec <HAL_RCC_ClockConfig+0x18c>)
 8001f4e:	4293      	cmp	r3, r2
 8001f50:	d901      	bls.n	8001f56 <HAL_RCC_ClockConfig+0xf6>
      {
        return HAL_TIMEOUT;
 8001f52:	2303      	movs	r3, #3
 8001f54:	e042      	b.n	8001fdc <HAL_RCC_ClockConfig+0x17c>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001f56:	4b24      	ldr	r3, [pc, #144]	; (8001fe8 <HAL_RCC_ClockConfig+0x188>)
 8001f58:	685b      	ldr	r3, [r3, #4]
 8001f5a:	220c      	movs	r2, #12
 8001f5c:	401a      	ands	r2, r3
 8001f5e:	687b      	ldr	r3, [r7, #4]
 8001f60:	685b      	ldr	r3, [r3, #4]
 8001f62:	009b      	lsls	r3, r3, #2
 8001f64:	429a      	cmp	r2, r3
 8001f66:	d1ec      	bne.n	8001f42 <HAL_RCC_ClockConfig+0xe2>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8001f68:	4b1e      	ldr	r3, [pc, #120]	; (8001fe4 <HAL_RCC_ClockConfig+0x184>)
 8001f6a:	681b      	ldr	r3, [r3, #0]
 8001f6c:	2201      	movs	r2, #1
 8001f6e:	4013      	ands	r3, r2
 8001f70:	683a      	ldr	r2, [r7, #0]
 8001f72:	429a      	cmp	r2, r3
 8001f74:	d211      	bcs.n	8001f9a <HAL_RCC_ClockConfig+0x13a>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001f76:	4b1b      	ldr	r3, [pc, #108]	; (8001fe4 <HAL_RCC_ClockConfig+0x184>)
 8001f78:	681b      	ldr	r3, [r3, #0]
 8001f7a:	2201      	movs	r2, #1
 8001f7c:	4393      	bics	r3, r2
 8001f7e:	0019      	movs	r1, r3
 8001f80:	4b18      	ldr	r3, [pc, #96]	; (8001fe4 <HAL_RCC_ClockConfig+0x184>)
 8001f82:	683a      	ldr	r2, [r7, #0]
 8001f84:	430a      	orrs	r2, r1
 8001f86:	601a      	str	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001f88:	4b16      	ldr	r3, [pc, #88]	; (8001fe4 <HAL_RCC_ClockConfig+0x184>)
 8001f8a:	681b      	ldr	r3, [r3, #0]
 8001f8c:	2201      	movs	r2, #1
 8001f8e:	4013      	ands	r3, r2
 8001f90:	683a      	ldr	r2, [r7, #0]
 8001f92:	429a      	cmp	r2, r3
 8001f94:	d001      	beq.n	8001f9a <HAL_RCC_ClockConfig+0x13a>
    {
      return HAL_ERROR;
 8001f96:	2301      	movs	r3, #1
 8001f98:	e020      	b.n	8001fdc <HAL_RCC_ClockConfig+0x17c>
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001f9a:	687b      	ldr	r3, [r7, #4]
 8001f9c:	681b      	ldr	r3, [r3, #0]
 8001f9e:	2204      	movs	r2, #4
 8001fa0:	4013      	ands	r3, r2
 8001fa2:	d009      	beq.n	8001fb8 <HAL_RCC_ClockConfig+0x158>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 8001fa4:	4b10      	ldr	r3, [pc, #64]	; (8001fe8 <HAL_RCC_ClockConfig+0x188>)
 8001fa6:	685b      	ldr	r3, [r3, #4]
 8001fa8:	4a11      	ldr	r2, [pc, #68]	; (8001ff0 <HAL_RCC_ClockConfig+0x190>)
 8001faa:	4013      	ands	r3, r2
 8001fac:	0019      	movs	r1, r3
 8001fae:	687b      	ldr	r3, [r7, #4]
 8001fb0:	68da      	ldr	r2, [r3, #12]
 8001fb2:	4b0d      	ldr	r3, [pc, #52]	; (8001fe8 <HAL_RCC_ClockConfig+0x188>)
 8001fb4:	430a      	orrs	r2, r1
 8001fb6:	605a      	str	r2, [r3, #4]
  }
  
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 8001fb8:	f000 f820 	bl	8001ffc <HAL_RCC_GetSysClockFreq>
 8001fbc:	0001      	movs	r1, r0
 8001fbe:	4b0a      	ldr	r3, [pc, #40]	; (8001fe8 <HAL_RCC_ClockConfig+0x188>)
 8001fc0:	685b      	ldr	r3, [r3, #4]
 8001fc2:	091b      	lsrs	r3, r3, #4
 8001fc4:	220f      	movs	r2, #15
 8001fc6:	4013      	ands	r3, r2
 8001fc8:	4a0a      	ldr	r2, [pc, #40]	; (8001ff4 <HAL_RCC_ClockConfig+0x194>)
 8001fca:	5cd3      	ldrb	r3, [r2, r3]
 8001fcc:	000a      	movs	r2, r1
 8001fce:	40da      	lsrs	r2, r3
 8001fd0:	4b09      	ldr	r3, [pc, #36]	; (8001ff8 <HAL_RCC_ClockConfig+0x198>)
 8001fd2:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (TICK_INT_PRIORITY);
 8001fd4:	2003      	movs	r0, #3
 8001fd6:	f7ff f92f 	bl	8001238 <HAL_InitTick>
  
  return HAL_OK;
 8001fda:	2300      	movs	r3, #0
}
 8001fdc:	0018      	movs	r0, r3
 8001fde:	46bd      	mov	sp, r7
 8001fe0:	b004      	add	sp, #16
 8001fe2:	bd80      	pop	{r7, pc}
 8001fe4:	40022000 	.word	0x40022000
 8001fe8:	40021000 	.word	0x40021000
 8001fec:	00001388 	.word	0x00001388
 8001ff0:	fffff8ff 	.word	0xfffff8ff
 8001ff4:	080049a0 	.word	0x080049a0
 8001ff8:	20000078 	.word	0x20000078

08001ffc <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001ffc:	b580      	push	{r7, lr}
 8001ffe:	b086      	sub	sp, #24
 8002000:	af00      	add	r7, sp, #0
  static const uint8_t aPLLMULFactorTable[16U] = { 2U,  3U,  4U,  5U,  6U,  7U,  8U,  9U,
                                                   10U, 11U, 12U, 13U, 14U, 15U, 16U, 16U};
  static const uint8_t aPredivFactorTable[16U] = { 1U, 2U,  3U,  4U,  5U,  6U,  7U,  8U,
                                                   9U,10U, 11U, 12U, 13U, 14U, 15U, 16U};

  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8002002:	2300      	movs	r3, #0
 8002004:	60fb      	str	r3, [r7, #12]
 8002006:	2300      	movs	r3, #0
 8002008:	60bb      	str	r3, [r7, #8]
 800200a:	2300      	movs	r3, #0
 800200c:	617b      	str	r3, [r7, #20]
 800200e:	2300      	movs	r3, #0
 8002010:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8002012:	2300      	movs	r3, #0
 8002014:	613b      	str	r3, [r7, #16]
  
  tmpreg = RCC->CFGR;
 8002016:	4b20      	ldr	r3, [pc, #128]	; (8002098 <HAL_RCC_GetSysClockFreq+0x9c>)
 8002018:	685b      	ldr	r3, [r3, #4]
 800201a:	60fb      	str	r3, [r7, #12]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 800201c:	68fb      	ldr	r3, [r7, #12]
 800201e:	220c      	movs	r2, #12
 8002020:	4013      	ands	r3, r2
 8002022:	2b04      	cmp	r3, #4
 8002024:	d002      	beq.n	800202c <HAL_RCC_GetSysClockFreq+0x30>
 8002026:	2b08      	cmp	r3, #8
 8002028:	d003      	beq.n	8002032 <HAL_RCC_GetSysClockFreq+0x36>
 800202a:	e02c      	b.n	8002086 <HAL_RCC_GetSysClockFreq+0x8a>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 800202c:	4b1b      	ldr	r3, [pc, #108]	; (800209c <HAL_RCC_GetSysClockFreq+0xa0>)
 800202e:	613b      	str	r3, [r7, #16]
      break;
 8002030:	e02c      	b.n	800208c <HAL_RCC_GetSysClockFreq+0x90>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_BITNUMBER];
 8002032:	68fb      	ldr	r3, [r7, #12]
 8002034:	0c9b      	lsrs	r3, r3, #18
 8002036:	220f      	movs	r2, #15
 8002038:	4013      	ands	r3, r2
 800203a:	4a19      	ldr	r2, [pc, #100]	; (80020a0 <HAL_RCC_GetSysClockFreq+0xa4>)
 800203c:	5cd3      	ldrb	r3, [r2, r3]
 800203e:	607b      	str	r3, [r7, #4]
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> RCC_CFGR2_PREDIV_BITNUMBER];
 8002040:	4b15      	ldr	r3, [pc, #84]	; (8002098 <HAL_RCC_GetSysClockFreq+0x9c>)
 8002042:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002044:	220f      	movs	r2, #15
 8002046:	4013      	ands	r3, r2
 8002048:	4a16      	ldr	r2, [pc, #88]	; (80020a4 <HAL_RCC_GetSysClockFreq+0xa8>)
 800204a:	5cd3      	ldrb	r3, [r2, r3]
 800204c:	60bb      	str	r3, [r7, #8]
      if ((tmpreg & RCC_CFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 800204e:	68fa      	ldr	r2, [r7, #12]
 8002050:	2380      	movs	r3, #128	; 0x80
 8002052:	025b      	lsls	r3, r3, #9
 8002054:	4013      	ands	r3, r2
 8002056:	d009      	beq.n	800206c <HAL_RCC_GetSysClockFreq+0x70>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8002058:	68b9      	ldr	r1, [r7, #8]
 800205a:	4810      	ldr	r0, [pc, #64]	; (800209c <HAL_RCC_GetSysClockFreq+0xa0>)
 800205c:	f7fe f854 	bl	8000108 <__udivsi3>
 8002060:	0003      	movs	r3, r0
 8002062:	001a      	movs	r2, r3
 8002064:	687b      	ldr	r3, [r7, #4]
 8002066:	4353      	muls	r3, r2
 8002068:	617b      	str	r3, [r7, #20]
 800206a:	e009      	b.n	8002080 <HAL_RCC_GetSysClockFreq+0x84>
#if  (defined(STM32F042x6) || defined(STM32F048xx) || defined(STM32F070x6) || defined(STM32F071xB) || defined(STM32F072xB) || defined(STM32F078xx) || defined(STM32F070xB) || defined(STM32F091xC) || defined(STM32F098xx) || defined(STM32F030xC))
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
#else
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
 800206c:	6879      	ldr	r1, [r7, #4]
 800206e:	000a      	movs	r2, r1
 8002070:	0152      	lsls	r2, r2, #5
 8002072:	1a52      	subs	r2, r2, r1
 8002074:	0193      	lsls	r3, r2, #6
 8002076:	1a9b      	subs	r3, r3, r2
 8002078:	00db      	lsls	r3, r3, #3
 800207a:	185b      	adds	r3, r3, r1
 800207c:	021b      	lsls	r3, r3, #8
 800207e:	617b      	str	r3, [r7, #20]
#endif
      }
      sysclockfreq = pllclk;
 8002080:	697b      	ldr	r3, [r7, #20]
 8002082:	613b      	str	r3, [r7, #16]
      break;
 8002084:	e002      	b.n	800208c <HAL_RCC_GetSysClockFreq+0x90>
    }
#endif /* RCC_CFGR_SWS_HSI48 */
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8002086:	4b05      	ldr	r3, [pc, #20]	; (800209c <HAL_RCC_GetSysClockFreq+0xa0>)
 8002088:	613b      	str	r3, [r7, #16]
      break;
 800208a:	46c0      	nop			; (mov r8, r8)
    }
  }
  return sysclockfreq;
 800208c:	693b      	ldr	r3, [r7, #16]
}
 800208e:	0018      	movs	r0, r3
 8002090:	46bd      	mov	sp, r7
 8002092:	b006      	add	sp, #24
 8002094:	bd80      	pop	{r7, pc}
 8002096:	46c0      	nop			; (mov r8, r8)
 8002098:	40021000 	.word	0x40021000
 800209c:	007a1200 	.word	0x007a1200
 80020a0:	080049b8 	.word	0x080049b8
 80020a4:	080049c8 	.word	0x080049c8

080020a8 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency 
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80020a8:	b580      	push	{r7, lr}
 80020aa:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80020ac:	4b02      	ldr	r3, [pc, #8]	; (80020b8 <HAL_RCC_GetHCLKFreq+0x10>)
 80020ae:	681b      	ldr	r3, [r3, #0]
}
 80020b0:	0018      	movs	r0, r3
 80020b2:	46bd      	mov	sp, r7
 80020b4:	bd80      	pop	{r7, pc}
 80020b6:	46c0      	nop			; (mov r8, r8)
 80020b8:	20000078 	.word	0x20000078

080020bc <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80020bc:	b580      	push	{r7, lr}
 80020be:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE) >> RCC_CFGR_PPRE_BITNUMBER]);
 80020c0:	f7ff fff2 	bl	80020a8 <HAL_RCC_GetHCLKFreq>
 80020c4:	0001      	movs	r1, r0
 80020c6:	4b06      	ldr	r3, [pc, #24]	; (80020e0 <HAL_RCC_GetPCLK1Freq+0x24>)
 80020c8:	685b      	ldr	r3, [r3, #4]
 80020ca:	0a1b      	lsrs	r3, r3, #8
 80020cc:	2207      	movs	r2, #7
 80020ce:	4013      	ands	r3, r2
 80020d0:	4a04      	ldr	r2, [pc, #16]	; (80020e4 <HAL_RCC_GetPCLK1Freq+0x28>)
 80020d2:	5cd3      	ldrb	r3, [r2, r3]
 80020d4:	40d9      	lsrs	r1, r3
 80020d6:	000b      	movs	r3, r1
}    
 80020d8:	0018      	movs	r0, r3
 80020da:	46bd      	mov	sp, r7
 80020dc:	bd80      	pop	{r7, pc}
 80020de:	46c0      	nop			; (mov r8, r8)
 80020e0:	40021000 	.word	0x40021000
 80020e4:	080049b0 	.word	0x080049b0

080020e8 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) and RCC_BDCR register are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80020e8:	b580      	push	{r7, lr}
 80020ea:	b086      	sub	sp, #24
 80020ec:	af00      	add	r7, sp, #0
 80020ee:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80020f0:	2300      	movs	r3, #0
 80020f2:	613b      	str	r3, [r7, #16]
  uint32_t temp_reg = 0U;
 80020f4:	2300      	movs	r3, #0
 80020f6:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 80020f8:	687b      	ldr	r3, [r7, #4]
 80020fa:	681a      	ldr	r2, [r3, #0]
 80020fc:	2380      	movs	r3, #128	; 0x80
 80020fe:	025b      	lsls	r3, r3, #9
 8002100:	4013      	ands	r3, r2
 8002102:	d100      	bne.n	8002106 <HAL_RCCEx_PeriphCLKConfig+0x1e>
 8002104:	e08e      	b.n	8002224 <HAL_RCCEx_PeriphCLKConfig+0x13c>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));
    
    FlagStatus       pwrclkchanged = RESET;
 8002106:	2017      	movs	r0, #23
 8002108:	183b      	adds	r3, r7, r0
 800210a:	2200      	movs	r2, #0
 800210c:	701a      	strb	r2, [r3, #0]

    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800210e:	4b57      	ldr	r3, [pc, #348]	; (800226c <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8002110:	69da      	ldr	r2, [r3, #28]
 8002112:	2380      	movs	r3, #128	; 0x80
 8002114:	055b      	lsls	r3, r3, #21
 8002116:	4013      	ands	r3, r2
 8002118:	d110      	bne.n	800213c <HAL_RCCEx_PeriphCLKConfig+0x54>
    {
    __HAL_RCC_PWR_CLK_ENABLE();
 800211a:	4b54      	ldr	r3, [pc, #336]	; (800226c <HAL_RCCEx_PeriphCLKConfig+0x184>)
 800211c:	69da      	ldr	r2, [r3, #28]
 800211e:	4b53      	ldr	r3, [pc, #332]	; (800226c <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8002120:	2180      	movs	r1, #128	; 0x80
 8002122:	0549      	lsls	r1, r1, #21
 8002124:	430a      	orrs	r2, r1
 8002126:	61da      	str	r2, [r3, #28]
 8002128:	4b50      	ldr	r3, [pc, #320]	; (800226c <HAL_RCCEx_PeriphCLKConfig+0x184>)
 800212a:	69da      	ldr	r2, [r3, #28]
 800212c:	2380      	movs	r3, #128	; 0x80
 800212e:	055b      	lsls	r3, r3, #21
 8002130:	4013      	ands	r3, r2
 8002132:	60bb      	str	r3, [r7, #8]
 8002134:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002136:	183b      	adds	r3, r7, r0
 8002138:	2201      	movs	r2, #1
 800213a:	701a      	strb	r2, [r3, #0]
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800213c:	4b4c      	ldr	r3, [pc, #304]	; (8002270 <HAL_RCCEx_PeriphCLKConfig+0x188>)
 800213e:	681a      	ldr	r2, [r3, #0]
 8002140:	2380      	movs	r3, #128	; 0x80
 8002142:	005b      	lsls	r3, r3, #1
 8002144:	4013      	ands	r3, r2
 8002146:	d11a      	bne.n	800217e <HAL_RCCEx_PeriphCLKConfig+0x96>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002148:	4b49      	ldr	r3, [pc, #292]	; (8002270 <HAL_RCCEx_PeriphCLKConfig+0x188>)
 800214a:	681a      	ldr	r2, [r3, #0]
 800214c:	4b48      	ldr	r3, [pc, #288]	; (8002270 <HAL_RCCEx_PeriphCLKConfig+0x188>)
 800214e:	2180      	movs	r1, #128	; 0x80
 8002150:	0049      	lsls	r1, r1, #1
 8002152:	430a      	orrs	r2, r1
 8002154:	601a      	str	r2, [r3, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002156:	f7ff f8b5 	bl	80012c4 <HAL_GetTick>
 800215a:	0003      	movs	r3, r0
 800215c:	613b      	str	r3, [r7, #16]
      
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800215e:	e008      	b.n	8002172 <HAL_RCCEx_PeriphCLKConfig+0x8a>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002160:	f7ff f8b0 	bl	80012c4 <HAL_GetTick>
 8002164:	0002      	movs	r2, r0
 8002166:	693b      	ldr	r3, [r7, #16]
 8002168:	1ad3      	subs	r3, r2, r3
 800216a:	2b64      	cmp	r3, #100	; 0x64
 800216c:	d901      	bls.n	8002172 <HAL_RCCEx_PeriphCLKConfig+0x8a>
        {
          return HAL_TIMEOUT;
 800216e:	2303      	movs	r3, #3
 8002170:	e077      	b.n	8002262 <HAL_RCCEx_PeriphCLKConfig+0x17a>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002172:	4b3f      	ldr	r3, [pc, #252]	; (8002270 <HAL_RCCEx_PeriphCLKConfig+0x188>)
 8002174:	681a      	ldr	r2, [r3, #0]
 8002176:	2380      	movs	r3, #128	; 0x80
 8002178:	005b      	lsls	r3, r3, #1
 800217a:	4013      	ands	r3, r2
 800217c:	d0f0      	beq.n	8002160 <HAL_RCCEx_PeriphCLKConfig+0x78>
        }
      }
    }
    
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 800217e:	4b3b      	ldr	r3, [pc, #236]	; (800226c <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8002180:	6a1a      	ldr	r2, [r3, #32]
 8002182:	23c0      	movs	r3, #192	; 0xc0
 8002184:	009b      	lsls	r3, r3, #2
 8002186:	4013      	ands	r3, r2
 8002188:	60fb      	str	r3, [r7, #12]
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 800218a:	68fb      	ldr	r3, [r7, #12]
 800218c:	2b00      	cmp	r3, #0
 800218e:	d034      	beq.n	80021fa <HAL_RCCEx_PeriphCLKConfig+0x112>
 8002190:	687b      	ldr	r3, [r7, #4]
 8002192:	685a      	ldr	r2, [r3, #4]
 8002194:	23c0      	movs	r3, #192	; 0xc0
 8002196:	009b      	lsls	r3, r3, #2
 8002198:	4013      	ands	r3, r2
 800219a:	68fa      	ldr	r2, [r7, #12]
 800219c:	429a      	cmp	r2, r3
 800219e:	d02c      	beq.n	80021fa <HAL_RCCEx_PeriphCLKConfig+0x112>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80021a0:	4b32      	ldr	r3, [pc, #200]	; (800226c <HAL_RCCEx_PeriphCLKConfig+0x184>)
 80021a2:	6a1b      	ldr	r3, [r3, #32]
 80021a4:	4a33      	ldr	r2, [pc, #204]	; (8002274 <HAL_RCCEx_PeriphCLKConfig+0x18c>)
 80021a6:	4013      	ands	r3, r2
 80021a8:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 80021aa:	4b30      	ldr	r3, [pc, #192]	; (800226c <HAL_RCCEx_PeriphCLKConfig+0x184>)
 80021ac:	6a1a      	ldr	r2, [r3, #32]
 80021ae:	4b2f      	ldr	r3, [pc, #188]	; (800226c <HAL_RCCEx_PeriphCLKConfig+0x184>)
 80021b0:	2180      	movs	r1, #128	; 0x80
 80021b2:	0249      	lsls	r1, r1, #9
 80021b4:	430a      	orrs	r2, r1
 80021b6:	621a      	str	r2, [r3, #32]
      __HAL_RCC_BACKUPRESET_RELEASE();
 80021b8:	4b2c      	ldr	r3, [pc, #176]	; (800226c <HAL_RCCEx_PeriphCLKConfig+0x184>)
 80021ba:	6a1a      	ldr	r2, [r3, #32]
 80021bc:	4b2b      	ldr	r3, [pc, #172]	; (800226c <HAL_RCCEx_PeriphCLKConfig+0x184>)
 80021be:	492e      	ldr	r1, [pc, #184]	; (8002278 <HAL_RCCEx_PeriphCLKConfig+0x190>)
 80021c0:	400a      	ands	r2, r1
 80021c2:	621a      	str	r2, [r3, #32]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 80021c4:	4b29      	ldr	r3, [pc, #164]	; (800226c <HAL_RCCEx_PeriphCLKConfig+0x184>)
 80021c6:	68fa      	ldr	r2, [r7, #12]
 80021c8:	621a      	str	r2, [r3, #32]
      
      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 80021ca:	68fb      	ldr	r3, [r7, #12]
 80021cc:	2201      	movs	r2, #1
 80021ce:	4013      	ands	r3, r2
 80021d0:	d013      	beq.n	80021fa <HAL_RCCEx_PeriphCLKConfig+0x112>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80021d2:	f7ff f877 	bl	80012c4 <HAL_GetTick>
 80021d6:	0003      	movs	r3, r0
 80021d8:	613b      	str	r3, [r7, #16]
        
        /* Wait till LSE is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80021da:	e009      	b.n	80021f0 <HAL_RCCEx_PeriphCLKConfig+0x108>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80021dc:	f7ff f872 	bl	80012c4 <HAL_GetTick>
 80021e0:	0002      	movs	r2, r0
 80021e2:	693b      	ldr	r3, [r7, #16]
 80021e4:	1ad3      	subs	r3, r2, r3
 80021e6:	4a25      	ldr	r2, [pc, #148]	; (800227c <HAL_RCCEx_PeriphCLKConfig+0x194>)
 80021e8:	4293      	cmp	r3, r2
 80021ea:	d901      	bls.n	80021f0 <HAL_RCCEx_PeriphCLKConfig+0x108>
          {
            return HAL_TIMEOUT;
 80021ec:	2303      	movs	r3, #3
 80021ee:	e038      	b.n	8002262 <HAL_RCCEx_PeriphCLKConfig+0x17a>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80021f0:	4b1e      	ldr	r3, [pc, #120]	; (800226c <HAL_RCCEx_PeriphCLKConfig+0x184>)
 80021f2:	6a1b      	ldr	r3, [r3, #32]
 80021f4:	2202      	movs	r2, #2
 80021f6:	4013      	ands	r3, r2
 80021f8:	d0f0      	beq.n	80021dc <HAL_RCCEx_PeriphCLKConfig+0xf4>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80021fa:	4b1c      	ldr	r3, [pc, #112]	; (800226c <HAL_RCCEx_PeriphCLKConfig+0x184>)
 80021fc:	6a1b      	ldr	r3, [r3, #32]
 80021fe:	4a1d      	ldr	r2, [pc, #116]	; (8002274 <HAL_RCCEx_PeriphCLKConfig+0x18c>)
 8002200:	4013      	ands	r3, r2
 8002202:	0019      	movs	r1, r3
 8002204:	687b      	ldr	r3, [r7, #4]
 8002206:	685a      	ldr	r2, [r3, #4]
 8002208:	4b18      	ldr	r3, [pc, #96]	; (800226c <HAL_RCCEx_PeriphCLKConfig+0x184>)
 800220a:	430a      	orrs	r2, r1
 800220c:	621a      	str	r2, [r3, #32]

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 800220e:	2317      	movs	r3, #23
 8002210:	18fb      	adds	r3, r7, r3
 8002212:	781b      	ldrb	r3, [r3, #0]
 8002214:	2b01      	cmp	r3, #1
 8002216:	d105      	bne.n	8002224 <HAL_RCCEx_PeriphCLKConfig+0x13c>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002218:	4b14      	ldr	r3, [pc, #80]	; (800226c <HAL_RCCEx_PeriphCLKConfig+0x184>)
 800221a:	69da      	ldr	r2, [r3, #28]
 800221c:	4b13      	ldr	r3, [pc, #76]	; (800226c <HAL_RCCEx_PeriphCLKConfig+0x184>)
 800221e:	4918      	ldr	r1, [pc, #96]	; (8002280 <HAL_RCCEx_PeriphCLKConfig+0x198>)
 8002220:	400a      	ands	r2, r1
 8002222:	61da      	str	r2, [r3, #28]
    }
  }

  /*------------------------------- USART1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8002224:	687b      	ldr	r3, [r7, #4]
 8002226:	681b      	ldr	r3, [r3, #0]
 8002228:	2201      	movs	r2, #1
 800222a:	4013      	ands	r3, r2
 800222c:	d009      	beq.n	8002242 <HAL_RCCEx_PeriphCLKConfig+0x15a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
    
    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800222e:	4b0f      	ldr	r3, [pc, #60]	; (800226c <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8002230:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002232:	2203      	movs	r2, #3
 8002234:	4393      	bics	r3, r2
 8002236:	0019      	movs	r1, r3
 8002238:	687b      	ldr	r3, [r7, #4]
 800223a:	689a      	ldr	r2, [r3, #8]
 800223c:	4b0b      	ldr	r3, [pc, #44]	; (800226c <HAL_RCCEx_PeriphCLKConfig+0x184>)
 800223e:	430a      	orrs	r2, r1
 8002240:	631a      	str	r2, [r3, #48]	; 0x30
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
  }
#endif /* STM32F091xC || STM32F098xx */  

  /*------------------------------ I2C1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8002242:	687b      	ldr	r3, [r7, #4]
 8002244:	681b      	ldr	r3, [r3, #0]
 8002246:	2220      	movs	r2, #32
 8002248:	4013      	ands	r3, r2
 800224a:	d009      	beq.n	8002260 <HAL_RCCEx_PeriphCLKConfig+0x178>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
    
    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800224c:	4b07      	ldr	r3, [pc, #28]	; (800226c <HAL_RCCEx_PeriphCLKConfig+0x184>)
 800224e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002250:	2210      	movs	r2, #16
 8002252:	4393      	bics	r3, r2
 8002254:	0019      	movs	r1, r3
 8002256:	687b      	ldr	r3, [r7, #4]
 8002258:	68da      	ldr	r2, [r3, #12]
 800225a:	4b04      	ldr	r3, [pc, #16]	; (800226c <HAL_RCCEx_PeriphCLKConfig+0x184>)
 800225c:	430a      	orrs	r2, r1
 800225e:	631a      	str	r2, [r3, #48]	; 0x30
#endif /* STM32F042x6 || STM32F048xx ||                */
       /* STM32F051x8 || STM32F058xx ||                */
       /* STM32F071xB || STM32F072xB || STM32F078xx || */
       /* STM32F091xC || STM32F098xx */
  
  return HAL_OK;
 8002260:	2300      	movs	r3, #0
}
 8002262:	0018      	movs	r0, r3
 8002264:	46bd      	mov	sp, r7
 8002266:	b006      	add	sp, #24
 8002268:	bd80      	pop	{r7, pc}
 800226a:	46c0      	nop			; (mov r8, r8)
 800226c:	40021000 	.word	0x40021000
 8002270:	40007000 	.word	0x40007000
 8002274:	fffffcff 	.word	0xfffffcff
 8002278:	fffeffff 	.word	0xfffeffff
 800227c:	00001388 	.word	0x00001388
 8002280:	efffffff 	.word	0xefffffff

08002284 <HAL_RTC_Init>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 8002284:	b5b0      	push	{r4, r5, r7, lr}
 8002286:	b084      	sub	sp, #16
 8002288:	af00      	add	r7, sp, #0
 800228a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_ERROR;
 800228c:	230f      	movs	r3, #15
 800228e:	18fb      	adds	r3, r7, r3
 8002290:	2201      	movs	r2, #1
 8002292:	701a      	strb	r2, [r3, #0]

  /* Check RTC handler validity */
  if (hrtc == NULL)
 8002294:	687b      	ldr	r3, [r7, #4]
 8002296:	2b00      	cmp	r3, #0
 8002298:	d101      	bne.n	800229e <HAL_RTC_Init+0x1a>
  {
    return HAL_ERROR;
 800229a:	2301      	movs	r3, #1
 800229c:	e081      	b.n	80023a2 <HAL_RTC_Init+0x11e>
    {
      hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
    }
  }
#else /* USE_HAL_RTC_REGISTER_CALLBACKS */
  if (hrtc->State == HAL_RTC_STATE_RESET)
 800229e:	687b      	ldr	r3, [r7, #4]
 80022a0:	7f5b      	ldrb	r3, [r3, #29]
 80022a2:	b2db      	uxtb	r3, r3
 80022a4:	2b00      	cmp	r3, #0
 80022a6:	d106      	bne.n	80022b6 <HAL_RTC_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hrtc->Lock = HAL_UNLOCKED;
 80022a8:	687b      	ldr	r3, [r7, #4]
 80022aa:	2200      	movs	r2, #0
 80022ac:	771a      	strb	r2, [r3, #28]

    /* Initialize RTC MSP */
    HAL_RTC_MspInit(hrtc);
 80022ae:	687b      	ldr	r3, [r7, #4]
 80022b0:	0018      	movs	r0, r3
 80022b2:	f7fe fa43 	bl	800073c <HAL_RTC_MspInit>
  }
#endif /* USE_HAL_RTC_REGISTER_CALLBACKS */

  /* Set RTC state */
  hrtc->State = HAL_RTC_STATE_BUSY;
 80022b6:	687b      	ldr	r3, [r7, #4]
 80022b8:	2202      	movs	r2, #2
 80022ba:	775a      	strb	r2, [r3, #29]

  /* Check whether the calendar needs to be initialized */
  if (__HAL_RTC_IS_CALENDAR_INITIALIZED(hrtc) == 0U)
 80022bc:	687b      	ldr	r3, [r7, #4]
 80022be:	681b      	ldr	r3, [r3, #0]
 80022c0:	68db      	ldr	r3, [r3, #12]
 80022c2:	2210      	movs	r2, #16
 80022c4:	4013      	ands	r3, r2
 80022c6:	2b10      	cmp	r3, #16
 80022c8:	d05c      	beq.n	8002384 <HAL_RTC_Init+0x100>
  {
    /* Disable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 80022ca:	687b      	ldr	r3, [r7, #4]
 80022cc:	681b      	ldr	r3, [r3, #0]
 80022ce:	22ca      	movs	r2, #202	; 0xca
 80022d0:	625a      	str	r2, [r3, #36]	; 0x24
 80022d2:	687b      	ldr	r3, [r7, #4]
 80022d4:	681b      	ldr	r3, [r3, #0]
 80022d6:	2253      	movs	r2, #83	; 0x53
 80022d8:	625a      	str	r2, [r3, #36]	; 0x24

    /* Enter Initialization mode */
    status = RTC_EnterInitMode(hrtc);
 80022da:	250f      	movs	r5, #15
 80022dc:	197c      	adds	r4, r7, r5
 80022de:	687b      	ldr	r3, [r7, #4]
 80022e0:	0018      	movs	r0, r3
 80022e2:	f000 f9c5 	bl	8002670 <RTC_EnterInitMode>
 80022e6:	0003      	movs	r3, r0
 80022e8:	7023      	strb	r3, [r4, #0]

    if (status == HAL_OK)
 80022ea:	0028      	movs	r0, r5
 80022ec:	183b      	adds	r3, r7, r0
 80022ee:	781b      	ldrb	r3, [r3, #0]
 80022f0:	2b00      	cmp	r3, #0
 80022f2:	d12c      	bne.n	800234e <HAL_RTC_Init+0xca>
    {
      /* Clear RTC_CR FMT, OSEL and POL Bits */
      hrtc->Instance->CR &= ((uint32_t)~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL));
 80022f4:	687b      	ldr	r3, [r7, #4]
 80022f6:	681b      	ldr	r3, [r3, #0]
 80022f8:	689a      	ldr	r2, [r3, #8]
 80022fa:	687b      	ldr	r3, [r7, #4]
 80022fc:	681b      	ldr	r3, [r3, #0]
 80022fe:	492b      	ldr	r1, [pc, #172]	; (80023ac <HAL_RTC_Init+0x128>)
 8002300:	400a      	ands	r2, r1
 8002302:	609a      	str	r2, [r3, #8]
      /* Set RTC_CR register */
      hrtc->Instance->CR |= (uint32_t)(hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 8002304:	687b      	ldr	r3, [r7, #4]
 8002306:	681b      	ldr	r3, [r3, #0]
 8002308:	6899      	ldr	r1, [r3, #8]
 800230a:	687b      	ldr	r3, [r7, #4]
 800230c:	685a      	ldr	r2, [r3, #4]
 800230e:	687b      	ldr	r3, [r7, #4]
 8002310:	691b      	ldr	r3, [r3, #16]
 8002312:	431a      	orrs	r2, r3
 8002314:	687b      	ldr	r3, [r7, #4]
 8002316:	695b      	ldr	r3, [r3, #20]
 8002318:	431a      	orrs	r2, r3
 800231a:	687b      	ldr	r3, [r7, #4]
 800231c:	681b      	ldr	r3, [r3, #0]
 800231e:	430a      	orrs	r2, r1
 8002320:	609a      	str	r2, [r3, #8]

      /* Configure the RTC PRER */
      hrtc->Instance->PRER = (uint32_t)(hrtc->Init.SynchPrediv);
 8002322:	687b      	ldr	r3, [r7, #4]
 8002324:	681b      	ldr	r3, [r3, #0]
 8002326:	687a      	ldr	r2, [r7, #4]
 8002328:	68d2      	ldr	r2, [r2, #12]
 800232a:	611a      	str	r2, [r3, #16]
      hrtc->Instance->PRER |= (uint32_t)(hrtc->Init.AsynchPrediv << RTC_PRER_PREDIV_A_Pos);
 800232c:	687b      	ldr	r3, [r7, #4]
 800232e:	681b      	ldr	r3, [r3, #0]
 8002330:	6919      	ldr	r1, [r3, #16]
 8002332:	687b      	ldr	r3, [r7, #4]
 8002334:	689b      	ldr	r3, [r3, #8]
 8002336:	041a      	lsls	r2, r3, #16
 8002338:	687b      	ldr	r3, [r7, #4]
 800233a:	681b      	ldr	r3, [r3, #0]
 800233c:	430a      	orrs	r2, r1
 800233e:	611a      	str	r2, [r3, #16]

      /* Exit Initialization mode */
      status = RTC_ExitInitMode(hrtc);
 8002340:	183c      	adds	r4, r7, r0
 8002342:	687b      	ldr	r3, [r7, #4]
 8002344:	0018      	movs	r0, r3
 8002346:	f000 f9d6 	bl	80026f6 <RTC_ExitInitMode>
 800234a:	0003      	movs	r3, r0
 800234c:	7023      	strb	r3, [r4, #0]
    }

    if (status == HAL_OK)
 800234e:	230f      	movs	r3, #15
 8002350:	18fb      	adds	r3, r7, r3
 8002352:	781b      	ldrb	r3, [r3, #0]
 8002354:	2b00      	cmp	r3, #0
 8002356:	d110      	bne.n	800237a <HAL_RTC_Init+0xf6>
    {
      hrtc->Instance->TAFCR &= (uint32_t)~RTC_OUTPUT_TYPE_PUSHPULL;
 8002358:	687b      	ldr	r3, [r7, #4]
 800235a:	681b      	ldr	r3, [r3, #0]
 800235c:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800235e:	687b      	ldr	r3, [r7, #4]
 8002360:	681b      	ldr	r3, [r3, #0]
 8002362:	4913      	ldr	r1, [pc, #76]	; (80023b0 <HAL_RTC_Init+0x12c>)
 8002364:	400a      	ands	r2, r1
 8002366:	641a      	str	r2, [r3, #64]	; 0x40
      hrtc->Instance->TAFCR |= (uint32_t)(hrtc->Init.OutPutType);
 8002368:	687b      	ldr	r3, [r7, #4]
 800236a:	681b      	ldr	r3, [r3, #0]
 800236c:	6c19      	ldr	r1, [r3, #64]	; 0x40
 800236e:	687b      	ldr	r3, [r7, #4]
 8002370:	699a      	ldr	r2, [r3, #24]
 8002372:	687b      	ldr	r3, [r7, #4]
 8002374:	681b      	ldr	r3, [r3, #0]
 8002376:	430a      	orrs	r2, r1
 8002378:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800237a:	687b      	ldr	r3, [r7, #4]
 800237c:	681b      	ldr	r3, [r3, #0]
 800237e:	22ff      	movs	r2, #255	; 0xff
 8002380:	625a      	str	r2, [r3, #36]	; 0x24
 8002382:	e003      	b.n	800238c <HAL_RTC_Init+0x108>
  }
  else
  {
    /* The calendar is already initialized */
    status = HAL_OK;
 8002384:	230f      	movs	r3, #15
 8002386:	18fb      	adds	r3, r7, r3
 8002388:	2200      	movs	r2, #0
 800238a:	701a      	strb	r2, [r3, #0]
  }

  if (status == HAL_OK)
 800238c:	230f      	movs	r3, #15
 800238e:	18fb      	adds	r3, r7, r3
 8002390:	781b      	ldrb	r3, [r3, #0]
 8002392:	2b00      	cmp	r3, #0
 8002394:	d102      	bne.n	800239c <HAL_RTC_Init+0x118>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 8002396:	687b      	ldr	r3, [r7, #4]
 8002398:	2201      	movs	r2, #1
 800239a:	775a      	strb	r2, [r3, #29]
  }

  return status;
 800239c:	230f      	movs	r3, #15
 800239e:	18fb      	adds	r3, r7, r3
 80023a0:	781b      	ldrb	r3, [r3, #0]
}
 80023a2:	0018      	movs	r0, r3
 80023a4:	46bd      	mov	sp, r7
 80023a6:	b004      	add	sp, #16
 80023a8:	bdb0      	pop	{r4, r5, r7, pc}
 80023aa:	46c0      	nop			; (mov r8, r8)
 80023ac:	ff8fffbf 	.word	0xff8fffbf
 80023b0:	fffbffff 	.word	0xfffbffff

080023b4 <HAL_RTC_SetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 80023b4:	b5b0      	push	{r4, r5, r7, lr}
 80023b6:	b086      	sub	sp, #24
 80023b8:	af00      	add	r7, sp, #0
 80023ba:	60f8      	str	r0, [r7, #12]
 80023bc:	60b9      	str	r1, [r7, #8]
 80023be:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg = 0U;
 80023c0:	2300      	movs	r3, #0
 80023c2:	617b      	str	r3, [r7, #20]
  assert_param(IS_RTC_FORMAT(Format));
  assert_param(IS_RTC_DAYLIGHT_SAVING(sTime->DayLightSaving));
  assert_param(IS_RTC_STORE_OPERATION(sTime->StoreOperation));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 80023c4:	68fb      	ldr	r3, [r7, #12]
 80023c6:	7f1b      	ldrb	r3, [r3, #28]
 80023c8:	2b01      	cmp	r3, #1
 80023ca:	d101      	bne.n	80023d0 <HAL_RTC_SetTime+0x1c>
 80023cc:	2302      	movs	r3, #2
 80023ce:	e08e      	b.n	80024ee <HAL_RTC_SetTime+0x13a>
 80023d0:	68fb      	ldr	r3, [r7, #12]
 80023d2:	2201      	movs	r2, #1
 80023d4:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 80023d6:	68fb      	ldr	r3, [r7, #12]
 80023d8:	2202      	movs	r2, #2
 80023da:	775a      	strb	r2, [r3, #29]

  if (Format == RTC_FORMAT_BIN)
 80023dc:	687b      	ldr	r3, [r7, #4]
 80023de:	2b00      	cmp	r3, #0
 80023e0:	d125      	bne.n	800242e <HAL_RTC_SetTime+0x7a>
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 80023e2:	68fb      	ldr	r3, [r7, #12]
 80023e4:	681b      	ldr	r3, [r3, #0]
 80023e6:	689b      	ldr	r3, [r3, #8]
 80023e8:	2240      	movs	r2, #64	; 0x40
 80023ea:	4013      	ands	r3, r2
 80023ec:	d102      	bne.n	80023f4 <HAL_RTC_SetTime+0x40>
      assert_param(IS_RTC_HOUR12(sTime->Hours));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
    }
    else
    {
      sTime->TimeFormat = 0x00U;
 80023ee:	68bb      	ldr	r3, [r7, #8]
 80023f0:	2200      	movs	r2, #0
 80023f2:	70da      	strb	r2, [r3, #3]
      assert_param(IS_RTC_HOUR24(sTime->Hours));
    }
    assert_param(IS_RTC_MINUTES(sTime->Minutes));
    assert_param(IS_RTC_SECONDS(sTime->Seconds));

    tmpreg = (uint32_t)(( (uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 80023f4:	68bb      	ldr	r3, [r7, #8]
 80023f6:	781b      	ldrb	r3, [r3, #0]
 80023f8:	0018      	movs	r0, r3
 80023fa:	f000 f9a5 	bl	8002748 <RTC_ByteToBcd2>
 80023fe:	0003      	movs	r3, r0
 8002400:	041c      	lsls	r4, r3, #16
                        ( (uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 8002402:	68bb      	ldr	r3, [r7, #8]
 8002404:	785b      	ldrb	r3, [r3, #1]
 8002406:	0018      	movs	r0, r3
 8002408:	f000 f99e 	bl	8002748 <RTC_ByteToBcd2>
 800240c:	0003      	movs	r3, r0
 800240e:	021b      	lsls	r3, r3, #8
    tmpreg = (uint32_t)(( (uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 8002410:	431c      	orrs	r4, r3
                        ( (uint32_t)RTC_ByteToBcd2(sTime->Seconds))                   | \
 8002412:	68bb      	ldr	r3, [r7, #8]
 8002414:	789b      	ldrb	r3, [r3, #2]
 8002416:	0018      	movs	r0, r3
 8002418:	f000 f996 	bl	8002748 <RTC_ByteToBcd2>
 800241c:	0003      	movs	r3, r0
                        ( (uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 800241e:	0022      	movs	r2, r4
 8002420:	431a      	orrs	r2, r3
                        (((uint32_t)sTime->TimeFormat)             << RTC_TR_PM_Pos));
 8002422:	68bb      	ldr	r3, [r7, #8]
 8002424:	78db      	ldrb	r3, [r3, #3]
 8002426:	059b      	lsls	r3, r3, #22
    tmpreg = (uint32_t)(( (uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 8002428:	4313      	orrs	r3, r2
 800242a:	617b      	str	r3, [r7, #20]
 800242c:	e017      	b.n	800245e <HAL_RTC_SetTime+0xaa>
  }
  else
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 800242e:	68fb      	ldr	r3, [r7, #12]
 8002430:	681b      	ldr	r3, [r3, #0]
 8002432:	689b      	ldr	r3, [r3, #8]
 8002434:	2240      	movs	r2, #64	; 0x40
 8002436:	4013      	ands	r3, r2
 8002438:	d102      	bne.n	8002440 <HAL_RTC_SetTime+0x8c>
      assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sTime->Hours)));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
    }
    else
    {
      sTime->TimeFormat = 0x00U;
 800243a:	68bb      	ldr	r3, [r7, #8]
 800243c:	2200      	movs	r2, #0
 800243e:	70da      	strb	r2, [r3, #3]
      assert_param(IS_RTC_HOUR24(RTC_Bcd2ToByte(sTime->Hours)));
    }
    assert_param(IS_RTC_MINUTES(RTC_Bcd2ToByte(sTime->Minutes)));
    assert_param(IS_RTC_SECONDS(RTC_Bcd2ToByte(sTime->Seconds)));
    tmpreg = (((uint32_t)(sTime->Hours)      << RTC_TR_HU_Pos)  | \
 8002440:	68bb      	ldr	r3, [r7, #8]
 8002442:	781b      	ldrb	r3, [r3, #0]
 8002444:	041a      	lsls	r2, r3, #16
              ((uint32_t)(sTime->Minutes)    << RTC_TR_MNU_Pos) | \
 8002446:	68bb      	ldr	r3, [r7, #8]
 8002448:	785b      	ldrb	r3, [r3, #1]
 800244a:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)(sTime->Hours)      << RTC_TR_HU_Pos)  | \
 800244c:	4313      	orrs	r3, r2
              ((uint32_t) sTime->Seconds)                       | \
 800244e:	68ba      	ldr	r2, [r7, #8]
 8002450:	7892      	ldrb	r2, [r2, #2]
              ((uint32_t)(sTime->Minutes)    << RTC_TR_MNU_Pos) | \
 8002452:	431a      	orrs	r2, r3
              ((uint32_t)(sTime->TimeFormat) << RTC_TR_PM_Pos));
 8002454:	68bb      	ldr	r3, [r7, #8]
 8002456:	78db      	ldrb	r3, [r3, #3]
 8002458:	059b      	lsls	r3, r3, #22
    tmpreg = (((uint32_t)(sTime->Hours)      << RTC_TR_HU_Pos)  | \
 800245a:	4313      	orrs	r3, r2
 800245c:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800245e:	68fb      	ldr	r3, [r7, #12]
 8002460:	681b      	ldr	r3, [r3, #0]
 8002462:	22ca      	movs	r2, #202	; 0xca
 8002464:	625a      	str	r2, [r3, #36]	; 0x24
 8002466:	68fb      	ldr	r3, [r7, #12]
 8002468:	681b      	ldr	r3, [r3, #0]
 800246a:	2253      	movs	r2, #83	; 0x53
 800246c:	625a      	str	r2, [r3, #36]	; 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 800246e:	2513      	movs	r5, #19
 8002470:	197c      	adds	r4, r7, r5
 8002472:	68fb      	ldr	r3, [r7, #12]
 8002474:	0018      	movs	r0, r3
 8002476:	f000 f8fb 	bl	8002670 <RTC_EnterInitMode>
 800247a:	0003      	movs	r3, r0
 800247c:	7023      	strb	r3, [r4, #0]

  if (status == HAL_OK)
 800247e:	0028      	movs	r0, r5
 8002480:	183b      	adds	r3, r7, r0
 8002482:	781b      	ldrb	r3, [r3, #0]
 8002484:	2b00      	cmp	r3, #0
 8002486:	d120      	bne.n	80024ca <HAL_RTC_SetTime+0x116>
  {
    /* Set the RTC_TR register */
    hrtc->Instance->TR = (uint32_t)(tmpreg & RTC_TR_RESERVED_MASK);
 8002488:	68fb      	ldr	r3, [r7, #12]
 800248a:	681b      	ldr	r3, [r3, #0]
 800248c:	697a      	ldr	r2, [r7, #20]
 800248e:	491a      	ldr	r1, [pc, #104]	; (80024f8 <HAL_RTC_SetTime+0x144>)
 8002490:	400a      	ands	r2, r1
 8002492:	601a      	str	r2, [r3, #0]

    /* Clear the bits to be configured (Deprecated. Use HAL_RTC_DST_xxx functions instead) */
    hrtc->Instance->CR &= (uint32_t)~RTC_CR_BKP;
 8002494:	68fb      	ldr	r3, [r7, #12]
 8002496:	681b      	ldr	r3, [r3, #0]
 8002498:	689a      	ldr	r2, [r3, #8]
 800249a:	68fb      	ldr	r3, [r7, #12]
 800249c:	681b      	ldr	r3, [r3, #0]
 800249e:	4917      	ldr	r1, [pc, #92]	; (80024fc <HAL_RTC_SetTime+0x148>)
 80024a0:	400a      	ands	r2, r1
 80024a2:	609a      	str	r2, [r3, #8]

    /* Configure the RTC_CR register (Deprecated. Use HAL_RTC_DST_xxx functions instead) */
    hrtc->Instance->CR |= (uint32_t)(sTime->DayLightSaving | sTime->StoreOperation);
 80024a4:	68fb      	ldr	r3, [r7, #12]
 80024a6:	681b      	ldr	r3, [r3, #0]
 80024a8:	6899      	ldr	r1, [r3, #8]
 80024aa:	68bb      	ldr	r3, [r7, #8]
 80024ac:	68da      	ldr	r2, [r3, #12]
 80024ae:	68bb      	ldr	r3, [r7, #8]
 80024b0:	691b      	ldr	r3, [r3, #16]
 80024b2:	431a      	orrs	r2, r3
 80024b4:	68fb      	ldr	r3, [r7, #12]
 80024b6:	681b      	ldr	r3, [r3, #0]
 80024b8:	430a      	orrs	r2, r1
 80024ba:	609a      	str	r2, [r3, #8]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 80024bc:	183c      	adds	r4, r7, r0
 80024be:	68fb      	ldr	r3, [r7, #12]
 80024c0:	0018      	movs	r0, r3
 80024c2:	f000 f918 	bl	80026f6 <RTC_ExitInitMode>
 80024c6:	0003      	movs	r3, r0
 80024c8:	7023      	strb	r3, [r4, #0]
  }

  if (status == HAL_OK)
 80024ca:	2313      	movs	r3, #19
 80024cc:	18fb      	adds	r3, r7, r3
 80024ce:	781b      	ldrb	r3, [r3, #0]
 80024d0:	2b00      	cmp	r3, #0
 80024d2:	d102      	bne.n	80024da <HAL_RTC_SetTime+0x126>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 80024d4:	68fb      	ldr	r3, [r7, #12]
 80024d6:	2201      	movs	r2, #1
 80024d8:	775a      	strb	r2, [r3, #29]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80024da:	68fb      	ldr	r3, [r7, #12]
 80024dc:	681b      	ldr	r3, [r3, #0]
 80024de:	22ff      	movs	r2, #255	; 0xff
 80024e0:	625a      	str	r2, [r3, #36]	; 0x24

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 80024e2:	68fb      	ldr	r3, [r7, #12]
 80024e4:	2200      	movs	r2, #0
 80024e6:	771a      	strb	r2, [r3, #28]

  return status;
 80024e8:	2313      	movs	r3, #19
 80024ea:	18fb      	adds	r3, r7, r3
 80024ec:	781b      	ldrb	r3, [r3, #0]
}
 80024ee:	0018      	movs	r0, r3
 80024f0:	46bd      	mov	sp, r7
 80024f2:	b006      	add	sp, #24
 80024f4:	bdb0      	pop	{r4, r5, r7, pc}
 80024f6:	46c0      	nop			; (mov r8, r8)
 80024f8:	007f7f7f 	.word	0x007f7f7f
 80024fc:	fffbffff 	.word	0xfffbffff

08002500 <HAL_RTC_SetDate>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 8002500:	b5b0      	push	{r4, r5, r7, lr}
 8002502:	b086      	sub	sp, #24
 8002504:	af00      	add	r7, sp, #0
 8002506:	60f8      	str	r0, [r7, #12]
 8002508:	60b9      	str	r1, [r7, #8]
 800250a:	607a      	str	r2, [r7, #4]
  uint32_t datetmpreg = 0U;
 800250c:	2300      	movs	r3, #0
 800250e:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8002510:	68fb      	ldr	r3, [r7, #12]
 8002512:	7f1b      	ldrb	r3, [r3, #28]
 8002514:	2b01      	cmp	r3, #1
 8002516:	d101      	bne.n	800251c <HAL_RTC_SetDate+0x1c>
 8002518:	2302      	movs	r3, #2
 800251a:	e07a      	b.n	8002612 <HAL_RTC_SetDate+0x112>
 800251c:	68fb      	ldr	r3, [r7, #12]
 800251e:	2201      	movs	r2, #1
 8002520:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8002522:	68fb      	ldr	r3, [r7, #12]
 8002524:	2202      	movs	r2, #2
 8002526:	775a      	strb	r2, [r3, #29]

  if ((Format == RTC_FORMAT_BIN) && ((sDate->Month & 0x10U) == 0x10U))
 8002528:	687b      	ldr	r3, [r7, #4]
 800252a:	2b00      	cmp	r3, #0
 800252c:	d10e      	bne.n	800254c <HAL_RTC_SetDate+0x4c>
 800252e:	68bb      	ldr	r3, [r7, #8]
 8002530:	785b      	ldrb	r3, [r3, #1]
 8002532:	001a      	movs	r2, r3
 8002534:	2310      	movs	r3, #16
 8002536:	4013      	ands	r3, r2
 8002538:	d008      	beq.n	800254c <HAL_RTC_SetDate+0x4c>
  {
    sDate->Month = (uint8_t)((sDate->Month & (uint8_t)~(0x10U)) + (uint8_t)0x0AU);
 800253a:	68bb      	ldr	r3, [r7, #8]
 800253c:	785b      	ldrb	r3, [r3, #1]
 800253e:	2210      	movs	r2, #16
 8002540:	4393      	bics	r3, r2
 8002542:	b2db      	uxtb	r3, r3
 8002544:	330a      	adds	r3, #10
 8002546:	b2da      	uxtb	r2, r3
 8002548:	68bb      	ldr	r3, [r7, #8]
 800254a:	705a      	strb	r2, [r3, #1]
  }

  assert_param(IS_RTC_WEEKDAY(sDate->WeekDay));

  if (Format == RTC_FORMAT_BIN)
 800254c:	687b      	ldr	r3, [r7, #4]
 800254e:	2b00      	cmp	r3, #0
 8002550:	d11c      	bne.n	800258c <HAL_RTC_SetDate+0x8c>
  {
    assert_param(IS_RTC_YEAR(sDate->Year));
    assert_param(IS_RTC_MONTH(sDate->Month));
    assert_param(IS_RTC_DATE(sDate->Date));

    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 8002552:	68bb      	ldr	r3, [r7, #8]
 8002554:	78db      	ldrb	r3, [r3, #3]
 8002556:	0018      	movs	r0, r3
 8002558:	f000 f8f6 	bl	8002748 <RTC_ByteToBcd2>
 800255c:	0003      	movs	r3, r0
 800255e:	041c      	lsls	r4, r3, #16
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 8002560:	68bb      	ldr	r3, [r7, #8]
 8002562:	785b      	ldrb	r3, [r3, #1]
 8002564:	0018      	movs	r0, r3
 8002566:	f000 f8ef 	bl	8002748 <RTC_ByteToBcd2>
 800256a:	0003      	movs	r3, r0
 800256c:	021b      	lsls	r3, r3, #8
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 800256e:	431c      	orrs	r4, r3
                  ((uint32_t)RTC_ByteToBcd2(sDate->Date))                   | \
 8002570:	68bb      	ldr	r3, [r7, #8]
 8002572:	789b      	ldrb	r3, [r3, #2]
 8002574:	0018      	movs	r0, r3
 8002576:	f000 f8e7 	bl	8002748 <RTC_ByteToBcd2>
 800257a:	0003      	movs	r3, r0
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 800257c:	0022      	movs	r2, r4
 800257e:	431a      	orrs	r2, r3
                  ((uint32_t)sDate->WeekDay               << RTC_DR_WDU_Pos));
 8002580:	68bb      	ldr	r3, [r7, #8]
 8002582:	781b      	ldrb	r3, [r3, #0]
 8002584:	035b      	lsls	r3, r3, #13
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 8002586:	4313      	orrs	r3, r2
 8002588:	617b      	str	r3, [r7, #20]
 800258a:	e00e      	b.n	80025aa <HAL_RTC_SetDate+0xaa>
  {
    assert_param(IS_RTC_YEAR(RTC_Bcd2ToByte(sDate->Year)));
    assert_param(IS_RTC_MONTH(RTC_Bcd2ToByte(sDate->Month)));
    assert_param(IS_RTC_DATE(RTC_Bcd2ToByte(sDate->Date)));

    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 800258c:	68bb      	ldr	r3, [r7, #8]
 800258e:	78db      	ldrb	r3, [r3, #3]
 8002590:	041a      	lsls	r2, r3, #16
                  (((uint32_t)sDate->Month)   << RTC_DR_MU_Pos) | \
 8002592:	68bb      	ldr	r3, [r7, #8]
 8002594:	785b      	ldrb	r3, [r3, #1]
 8002596:	021b      	lsls	r3, r3, #8
    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 8002598:	4313      	orrs	r3, r2
                  ((uint32_t) sDate->Date)                      | \
 800259a:	68ba      	ldr	r2, [r7, #8]
 800259c:	7892      	ldrb	r2, [r2, #2]
                  (((uint32_t)sDate->Month)   << RTC_DR_MU_Pos) | \
 800259e:	431a      	orrs	r2, r3
                  (((uint32_t)sDate->WeekDay) << RTC_DR_WDU_Pos));
 80025a0:	68bb      	ldr	r3, [r7, #8]
 80025a2:	781b      	ldrb	r3, [r3, #0]
 80025a4:	035b      	lsls	r3, r3, #13
    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 80025a6:	4313      	orrs	r3, r2
 80025a8:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 80025aa:	68fb      	ldr	r3, [r7, #12]
 80025ac:	681b      	ldr	r3, [r3, #0]
 80025ae:	22ca      	movs	r2, #202	; 0xca
 80025b0:	625a      	str	r2, [r3, #36]	; 0x24
 80025b2:	68fb      	ldr	r3, [r7, #12]
 80025b4:	681b      	ldr	r3, [r3, #0]
 80025b6:	2253      	movs	r2, #83	; 0x53
 80025b8:	625a      	str	r2, [r3, #36]	; 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 80025ba:	2513      	movs	r5, #19
 80025bc:	197c      	adds	r4, r7, r5
 80025be:	68fb      	ldr	r3, [r7, #12]
 80025c0:	0018      	movs	r0, r3
 80025c2:	f000 f855 	bl	8002670 <RTC_EnterInitMode>
 80025c6:	0003      	movs	r3, r0
 80025c8:	7023      	strb	r3, [r4, #0]

  if (status == HAL_OK)
 80025ca:	0028      	movs	r0, r5
 80025cc:	183b      	adds	r3, r7, r0
 80025ce:	781b      	ldrb	r3, [r3, #0]
 80025d0:	2b00      	cmp	r3, #0
 80025d2:	d10c      	bne.n	80025ee <HAL_RTC_SetDate+0xee>
  {
    /* Set the RTC_DR register */
    hrtc->Instance->DR = (uint32_t)(datetmpreg & RTC_DR_RESERVED_MASK);
 80025d4:	68fb      	ldr	r3, [r7, #12]
 80025d6:	681b      	ldr	r3, [r3, #0]
 80025d8:	697a      	ldr	r2, [r7, #20]
 80025da:	4910      	ldr	r1, [pc, #64]	; (800261c <HAL_RTC_SetDate+0x11c>)
 80025dc:	400a      	ands	r2, r1
 80025de:	605a      	str	r2, [r3, #4]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 80025e0:	183c      	adds	r4, r7, r0
 80025e2:	68fb      	ldr	r3, [r7, #12]
 80025e4:	0018      	movs	r0, r3
 80025e6:	f000 f886 	bl	80026f6 <RTC_ExitInitMode>
 80025ea:	0003      	movs	r3, r0
 80025ec:	7023      	strb	r3, [r4, #0]
  }

  if (status == HAL_OK)
 80025ee:	2313      	movs	r3, #19
 80025f0:	18fb      	adds	r3, r7, r3
 80025f2:	781b      	ldrb	r3, [r3, #0]
 80025f4:	2b00      	cmp	r3, #0
 80025f6:	d102      	bne.n	80025fe <HAL_RTC_SetDate+0xfe>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 80025f8:	68fb      	ldr	r3, [r7, #12]
 80025fa:	2201      	movs	r2, #1
 80025fc:	775a      	strb	r2, [r3, #29]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80025fe:	68fb      	ldr	r3, [r7, #12]
 8002600:	681b      	ldr	r3, [r3, #0]
 8002602:	22ff      	movs	r2, #255	; 0xff
 8002604:	625a      	str	r2, [r3, #36]	; 0x24

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8002606:	68fb      	ldr	r3, [r7, #12]
 8002608:	2200      	movs	r2, #0
 800260a:	771a      	strb	r2, [r3, #28]

  return status;
 800260c:	2313      	movs	r3, #19
 800260e:	18fb      	adds	r3, r7, r3
 8002610:	781b      	ldrb	r3, [r3, #0]
}
 8002612:	0018      	movs	r0, r3
 8002614:	46bd      	mov	sp, r7
 8002616:	b006      	add	sp, #24
 8002618:	bdb0      	pop	{r4, r5, r7, pc}
 800261a:	46c0      	nop			; (mov r8, r8)
 800261c:	00ffff3f 	.word	0x00ffff3f

08002620 <HAL_RTC_WaitForSynchro>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef *hrtc)
{
 8002620:	b580      	push	{r7, lr}
 8002622:	b084      	sub	sp, #16
 8002624:	af00      	add	r7, sp, #0
 8002626:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8002628:	2300      	movs	r3, #0
 800262a:	60fb      	str	r3, [r7, #12]

  /* Clear RSF flag, keep reserved bits at reset values (setting other flags has no effect) */
  hrtc->Instance->ISR = ((uint32_t)(RTC_RSF_MASK & RTC_ISR_RESERVED_MASK));
 800262c:	687b      	ldr	r3, [r7, #4]
 800262e:	681b      	ldr	r3, [r3, #0]
 8002630:	4a0e      	ldr	r2, [pc, #56]	; (800266c <HAL_RTC_WaitForSynchro+0x4c>)
 8002632:	60da      	str	r2, [r3, #12]

  /* Get tick */
  tickstart = HAL_GetTick();
 8002634:	f7fe fe46 	bl	80012c4 <HAL_GetTick>
 8002638:	0003      	movs	r3, r0
 800263a:	60fb      	str	r3, [r7, #12]

  /* Wait the registers to be synchronised */
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 800263c:	e00a      	b.n	8002654 <HAL_RTC_WaitForSynchro+0x34>
  {
    if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 800263e:	f7fe fe41 	bl	80012c4 <HAL_GetTick>
 8002642:	0002      	movs	r2, r0
 8002644:	68fb      	ldr	r3, [r7, #12]
 8002646:	1ad2      	subs	r2, r2, r3
 8002648:	23fa      	movs	r3, #250	; 0xfa
 800264a:	009b      	lsls	r3, r3, #2
 800264c:	429a      	cmp	r2, r3
 800264e:	d901      	bls.n	8002654 <HAL_RTC_WaitForSynchro+0x34>
    {
      return HAL_TIMEOUT;
 8002650:	2303      	movs	r3, #3
 8002652:	e006      	b.n	8002662 <HAL_RTC_WaitForSynchro+0x42>
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 8002654:	687b      	ldr	r3, [r7, #4]
 8002656:	681b      	ldr	r3, [r3, #0]
 8002658:	68db      	ldr	r3, [r3, #12]
 800265a:	2220      	movs	r2, #32
 800265c:	4013      	ands	r3, r2
 800265e:	d0ee      	beq.n	800263e <HAL_RTC_WaitForSynchro+0x1e>
    }
  }

  return HAL_OK;
 8002660:	2300      	movs	r3, #0
}
 8002662:	0018      	movs	r0, r3
 8002664:	46bd      	mov	sp, r7
 8002666:	b004      	add	sp, #16
 8002668:	bd80      	pop	{r7, pc}
 800266a:	46c0      	nop			; (mov r8, r8)
 800266c:	00017959 	.word	0x00017959

08002670 <RTC_EnterInitMode>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef *hrtc)
{
 8002670:	b580      	push	{r7, lr}
 8002672:	b084      	sub	sp, #16
 8002674:	af00      	add	r7, sp, #0
 8002676:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8002678:	2300      	movs	r3, #0
 800267a:	60bb      	str	r3, [r7, #8]
  HAL_StatusTypeDef status = HAL_OK;
 800267c:	230f      	movs	r3, #15
 800267e:	18fb      	adds	r3, r7, r3
 8002680:	2200      	movs	r2, #0
 8002682:	701a      	strb	r2, [r3, #0]

  /* Check that Initialization mode is not already set */
  if (READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U)
 8002684:	687b      	ldr	r3, [r7, #4]
 8002686:	681b      	ldr	r3, [r3, #0]
 8002688:	68db      	ldr	r3, [r3, #12]
 800268a:	2240      	movs	r2, #64	; 0x40
 800268c:	4013      	ands	r3, r2
 800268e:	d12b      	bne.n	80026e8 <RTC_EnterInitMode+0x78>
  {
    /* Set INIT bit to enter Initialization mode */
    SET_BIT(hrtc->Instance->ISR, RTC_ISR_INIT);
 8002690:	687b      	ldr	r3, [r7, #4]
 8002692:	681b      	ldr	r3, [r3, #0]
 8002694:	68da      	ldr	r2, [r3, #12]
 8002696:	687b      	ldr	r3, [r7, #4]
 8002698:	681b      	ldr	r3, [r3, #0]
 800269a:	2180      	movs	r1, #128	; 0x80
 800269c:	430a      	orrs	r2, r1
 800269e:	60da      	str	r2, [r3, #12]

    /* Get tick */
    tickstart = HAL_GetTick();
 80026a0:	f7fe fe10 	bl	80012c4 <HAL_GetTick>
 80026a4:	0003      	movs	r3, r0
 80026a6:	60bb      	str	r3, [r7, #8]

    /* Wait till RTC is in INIT state and if timeout is reached exit */
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_ERROR))
 80026a8:	e013      	b.n	80026d2 <RTC_EnterInitMode+0x62>
    {
      if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 80026aa:	f7fe fe0b 	bl	80012c4 <HAL_GetTick>
 80026ae:	0002      	movs	r2, r0
 80026b0:	68bb      	ldr	r3, [r7, #8]
 80026b2:	1ad2      	subs	r2, r2, r3
 80026b4:	200f      	movs	r0, #15
 80026b6:	183b      	adds	r3, r7, r0
 80026b8:	1839      	adds	r1, r7, r0
 80026ba:	7809      	ldrb	r1, [r1, #0]
 80026bc:	7019      	strb	r1, [r3, #0]
 80026be:	23fa      	movs	r3, #250	; 0xfa
 80026c0:	009b      	lsls	r3, r3, #2
 80026c2:	429a      	cmp	r2, r3
 80026c4:	d905      	bls.n	80026d2 <RTC_EnterInitMode+0x62>
      {
        /* Set RTC state */
        hrtc->State = HAL_RTC_STATE_ERROR;
 80026c6:	687b      	ldr	r3, [r7, #4]
 80026c8:	2204      	movs	r2, #4
 80026ca:	775a      	strb	r2, [r3, #29]
        status = HAL_ERROR;
 80026cc:	183b      	adds	r3, r7, r0
 80026ce:	2201      	movs	r2, #1
 80026d0:	701a      	strb	r2, [r3, #0]
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_ERROR))
 80026d2:	687b      	ldr	r3, [r7, #4]
 80026d4:	681b      	ldr	r3, [r3, #0]
 80026d6:	68db      	ldr	r3, [r3, #12]
 80026d8:	2240      	movs	r2, #64	; 0x40
 80026da:	4013      	ands	r3, r2
 80026dc:	d104      	bne.n	80026e8 <RTC_EnterInitMode+0x78>
 80026de:	230f      	movs	r3, #15
 80026e0:	18fb      	adds	r3, r7, r3
 80026e2:	781b      	ldrb	r3, [r3, #0]
 80026e4:	2b01      	cmp	r3, #1
 80026e6:	d1e0      	bne.n	80026aa <RTC_EnterInitMode+0x3a>
      }
    }
  }

  return status;
 80026e8:	230f      	movs	r3, #15
 80026ea:	18fb      	adds	r3, r7, r3
 80026ec:	781b      	ldrb	r3, [r3, #0]
}
 80026ee:	0018      	movs	r0, r3
 80026f0:	46bd      	mov	sp, r7
 80026f2:	b004      	add	sp, #16
 80026f4:	bd80      	pop	{r7, pc}

080026f6 <RTC_ExitInitMode>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_ExitInitMode(RTC_HandleTypeDef *hrtc)
{
 80026f6:	b590      	push	{r4, r7, lr}
 80026f8:	b085      	sub	sp, #20
 80026fa:	af00      	add	r7, sp, #0
 80026fc:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80026fe:	240f      	movs	r4, #15
 8002700:	193b      	adds	r3, r7, r4
 8002702:	2200      	movs	r2, #0
 8002704:	701a      	strb	r2, [r3, #0]

  /* Clear INIT bit to exit Initialization mode */
  CLEAR_BIT(hrtc->Instance->ISR, RTC_ISR_INIT);
 8002706:	687b      	ldr	r3, [r7, #4]
 8002708:	681b      	ldr	r3, [r3, #0]
 800270a:	68da      	ldr	r2, [r3, #12]
 800270c:	687b      	ldr	r3, [r7, #4]
 800270e:	681b      	ldr	r3, [r3, #0]
 8002710:	2180      	movs	r1, #128	; 0x80
 8002712:	438a      	bics	r2, r1
 8002714:	60da      	str	r2, [r3, #12]

  /* If CR_BYPSHAD bit = 0, wait for synchro */
  if (READ_BIT(hrtc->Instance->CR, RTC_CR_BYPSHAD) == 0U)
 8002716:	687b      	ldr	r3, [r7, #4]
 8002718:	681b      	ldr	r3, [r3, #0]
 800271a:	689b      	ldr	r3, [r3, #8]
 800271c:	2220      	movs	r2, #32
 800271e:	4013      	ands	r3, r2
 8002720:	d10b      	bne.n	800273a <RTC_ExitInitMode+0x44>
  {
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8002722:	687b      	ldr	r3, [r7, #4]
 8002724:	0018      	movs	r0, r3
 8002726:	f7ff ff7b 	bl	8002620 <HAL_RTC_WaitForSynchro>
 800272a:	1e03      	subs	r3, r0, #0
 800272c:	d005      	beq.n	800273a <RTC_ExitInitMode+0x44>
    {
      /* Set RTC state */
      hrtc->State = HAL_RTC_STATE_ERROR;
 800272e:	687b      	ldr	r3, [r7, #4]
 8002730:	2204      	movs	r2, #4
 8002732:	775a      	strb	r2, [r3, #29]
      status = HAL_ERROR;
 8002734:	193b      	adds	r3, r7, r4
 8002736:	2201      	movs	r2, #1
 8002738:	701a      	strb	r2, [r3, #0]
    }
  }

  return status;
 800273a:	230f      	movs	r3, #15
 800273c:	18fb      	adds	r3, r7, r3
 800273e:	781b      	ldrb	r3, [r3, #0]
}
 8002740:	0018      	movs	r0, r3
 8002742:	46bd      	mov	sp, r7
 8002744:	b005      	add	sp, #20
 8002746:	bd90      	pop	{r4, r7, pc}

08002748 <RTC_ByteToBcd2>:
  * @brief  Converts a 2-digit number from decimal to BCD format.
  * @param  number decimal-formatted number (from 0 to 99) to be converted
  * @retval Converted byte
  */
uint8_t RTC_ByteToBcd2(uint8_t number)
{
 8002748:	b580      	push	{r7, lr}
 800274a:	b084      	sub	sp, #16
 800274c:	af00      	add	r7, sp, #0
 800274e:	0002      	movs	r2, r0
 8002750:	1dfb      	adds	r3, r7, #7
 8002752:	701a      	strb	r2, [r3, #0]
  uint32_t bcdhigh = 0U;
 8002754:	2300      	movs	r3, #0
 8002756:	60fb      	str	r3, [r7, #12]

  while (number >= 10U)
 8002758:	e007      	b.n	800276a <RTC_ByteToBcd2+0x22>
  {
    bcdhigh++;
 800275a:	68fb      	ldr	r3, [r7, #12]
 800275c:	3301      	adds	r3, #1
 800275e:	60fb      	str	r3, [r7, #12]
    number -= 10U;
 8002760:	1dfb      	adds	r3, r7, #7
 8002762:	1dfa      	adds	r2, r7, #7
 8002764:	7812      	ldrb	r2, [r2, #0]
 8002766:	3a0a      	subs	r2, #10
 8002768:	701a      	strb	r2, [r3, #0]
  while (number >= 10U)
 800276a:	1dfb      	adds	r3, r7, #7
 800276c:	781b      	ldrb	r3, [r3, #0]
 800276e:	2b09      	cmp	r3, #9
 8002770:	d8f3      	bhi.n	800275a <RTC_ByteToBcd2+0x12>
  }

  return ((uint8_t)(bcdhigh << 4U) | number);
 8002772:	68fb      	ldr	r3, [r7, #12]
 8002774:	b2db      	uxtb	r3, r3
 8002776:	011b      	lsls	r3, r3, #4
 8002778:	b2da      	uxtb	r2, r3
 800277a:	1dfb      	adds	r3, r7, #7
 800277c:	781b      	ldrb	r3, [r3, #0]
 800277e:	4313      	orrs	r3, r2
 8002780:	b2db      	uxtb	r3, r3
}
 8002782:	0018      	movs	r0, r3
 8002784:	46bd      	mov	sp, r7
 8002786:	b004      	add	sp, #16
 8002788:	bd80      	pop	{r7, pc}
	...

0800278c <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 800278c:	b580      	push	{r7, lr}
 800278e:	b084      	sub	sp, #16
 8002790:	af00      	add	r7, sp, #0
 8002792:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8002794:	687b      	ldr	r3, [r7, #4]
 8002796:	2b00      	cmp	r3, #0
 8002798:	d101      	bne.n	800279e <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800279a:	2301      	movs	r3, #1
 800279c:	e0a8      	b.n	80028f0 <HAL_SPI_Init+0x164>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800279e:	687b      	ldr	r3, [r7, #4]
 80027a0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80027a2:	2b00      	cmp	r3, #0
 80027a4:	d109      	bne.n	80027ba <HAL_SPI_Init+0x2e>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 80027a6:	687b      	ldr	r3, [r7, #4]
 80027a8:	685a      	ldr	r2, [r3, #4]
 80027aa:	2382      	movs	r3, #130	; 0x82
 80027ac:	005b      	lsls	r3, r3, #1
 80027ae:	429a      	cmp	r2, r3
 80027b0:	d009      	beq.n	80027c6 <HAL_SPI_Init+0x3a>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80027b2:	687b      	ldr	r3, [r7, #4]
 80027b4:	2200      	movs	r2, #0
 80027b6:	61da      	str	r2, [r3, #28]
 80027b8:	e005      	b.n	80027c6 <HAL_SPI_Init+0x3a>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 80027ba:	687b      	ldr	r3, [r7, #4]
 80027bc:	2200      	movs	r2, #0
 80027be:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 80027c0:	687b      	ldr	r3, [r7, #4]
 80027c2:	2200      	movs	r2, #0
 80027c4:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80027c6:	687b      	ldr	r3, [r7, #4]
 80027c8:	2200      	movs	r2, #0
 80027ca:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 80027cc:	687b      	ldr	r3, [r7, #4]
 80027ce:	225d      	movs	r2, #93	; 0x5d
 80027d0:	5c9b      	ldrb	r3, [r3, r2]
 80027d2:	b2db      	uxtb	r3, r3
 80027d4:	2b00      	cmp	r3, #0
 80027d6:	d107      	bne.n	80027e8 <HAL_SPI_Init+0x5c>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 80027d8:	687b      	ldr	r3, [r7, #4]
 80027da:	225c      	movs	r2, #92	; 0x5c
 80027dc:	2100      	movs	r1, #0
 80027de:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 80027e0:	687b      	ldr	r3, [r7, #4]
 80027e2:	0018      	movs	r0, r3
 80027e4:	f7fd ffc2 	bl	800076c <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 80027e8:	687b      	ldr	r3, [r7, #4]
 80027ea:	225d      	movs	r2, #93	; 0x5d
 80027ec:	2102      	movs	r1, #2
 80027ee:	5499      	strb	r1, [r3, r2]

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80027f0:	687b      	ldr	r3, [r7, #4]
 80027f2:	681b      	ldr	r3, [r3, #0]
 80027f4:	681a      	ldr	r2, [r3, #0]
 80027f6:	687b      	ldr	r3, [r7, #4]
 80027f8:	681b      	ldr	r3, [r3, #0]
 80027fa:	2140      	movs	r1, #64	; 0x40
 80027fc:	438a      	bics	r2, r1
 80027fe:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8002800:	687b      	ldr	r3, [r7, #4]
 8002802:	68da      	ldr	r2, [r3, #12]
 8002804:	23e0      	movs	r3, #224	; 0xe0
 8002806:	00db      	lsls	r3, r3, #3
 8002808:	429a      	cmp	r2, r3
 800280a:	d902      	bls.n	8002812 <HAL_SPI_Init+0x86>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 800280c:	2300      	movs	r3, #0
 800280e:	60fb      	str	r3, [r7, #12]
 8002810:	e002      	b.n	8002818 <HAL_SPI_Init+0x8c>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8002812:	2380      	movs	r3, #128	; 0x80
 8002814:	015b      	lsls	r3, r3, #5
 8002816:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8002818:	687b      	ldr	r3, [r7, #4]
 800281a:	68da      	ldr	r2, [r3, #12]
 800281c:	23f0      	movs	r3, #240	; 0xf0
 800281e:	011b      	lsls	r3, r3, #4
 8002820:	429a      	cmp	r2, r3
 8002822:	d008      	beq.n	8002836 <HAL_SPI_Init+0xaa>
 8002824:	687b      	ldr	r3, [r7, #4]
 8002826:	68da      	ldr	r2, [r3, #12]
 8002828:	23e0      	movs	r3, #224	; 0xe0
 800282a:	00db      	lsls	r3, r3, #3
 800282c:	429a      	cmp	r2, r3
 800282e:	d002      	beq.n	8002836 <HAL_SPI_Init+0xaa>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002830:	687b      	ldr	r3, [r7, #4]
 8002832:	2200      	movs	r2, #0
 8002834:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8002836:	687b      	ldr	r3, [r7, #4]
 8002838:	685a      	ldr	r2, [r3, #4]
 800283a:	2382      	movs	r3, #130	; 0x82
 800283c:	005b      	lsls	r3, r3, #1
 800283e:	401a      	ands	r2, r3
 8002840:	687b      	ldr	r3, [r7, #4]
 8002842:	6899      	ldr	r1, [r3, #8]
 8002844:	2384      	movs	r3, #132	; 0x84
 8002846:	021b      	lsls	r3, r3, #8
 8002848:	400b      	ands	r3, r1
 800284a:	431a      	orrs	r2, r3
 800284c:	687b      	ldr	r3, [r7, #4]
 800284e:	691b      	ldr	r3, [r3, #16]
 8002850:	2102      	movs	r1, #2
 8002852:	400b      	ands	r3, r1
 8002854:	431a      	orrs	r2, r3
 8002856:	687b      	ldr	r3, [r7, #4]
 8002858:	695b      	ldr	r3, [r3, #20]
 800285a:	2101      	movs	r1, #1
 800285c:	400b      	ands	r3, r1
 800285e:	431a      	orrs	r2, r3
 8002860:	687b      	ldr	r3, [r7, #4]
 8002862:	6999      	ldr	r1, [r3, #24]
 8002864:	2380      	movs	r3, #128	; 0x80
 8002866:	009b      	lsls	r3, r3, #2
 8002868:	400b      	ands	r3, r1
 800286a:	431a      	orrs	r2, r3
 800286c:	687b      	ldr	r3, [r7, #4]
 800286e:	69db      	ldr	r3, [r3, #28]
 8002870:	2138      	movs	r1, #56	; 0x38
 8002872:	400b      	ands	r3, r1
 8002874:	431a      	orrs	r2, r3
 8002876:	687b      	ldr	r3, [r7, #4]
 8002878:	6a1b      	ldr	r3, [r3, #32]
 800287a:	2180      	movs	r1, #128	; 0x80
 800287c:	400b      	ands	r3, r1
 800287e:	431a      	orrs	r2, r3
 8002880:	0011      	movs	r1, r2
 8002882:	687b      	ldr	r3, [r7, #4]
 8002884:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8002886:	2380      	movs	r3, #128	; 0x80
 8002888:	019b      	lsls	r3, r3, #6
 800288a:	401a      	ands	r2, r3
 800288c:	687b      	ldr	r3, [r7, #4]
 800288e:	681b      	ldr	r3, [r3, #0]
 8002890:	430a      	orrs	r2, r1
 8002892:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8002894:	687b      	ldr	r3, [r7, #4]
 8002896:	699b      	ldr	r3, [r3, #24]
 8002898:	0c1b      	lsrs	r3, r3, #16
 800289a:	2204      	movs	r2, #4
 800289c:	401a      	ands	r2, r3
 800289e:	687b      	ldr	r3, [r7, #4]
 80028a0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80028a2:	2110      	movs	r1, #16
 80028a4:	400b      	ands	r3, r1
 80028a6:	431a      	orrs	r2, r3
 80028a8:	687b      	ldr	r3, [r7, #4]
 80028aa:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80028ac:	2108      	movs	r1, #8
 80028ae:	400b      	ands	r3, r1
 80028b0:	431a      	orrs	r2, r3
 80028b2:	687b      	ldr	r3, [r7, #4]
 80028b4:	68d9      	ldr	r1, [r3, #12]
 80028b6:	23f0      	movs	r3, #240	; 0xf0
 80028b8:	011b      	lsls	r3, r3, #4
 80028ba:	400b      	ands	r3, r1
 80028bc:	431a      	orrs	r2, r3
 80028be:	0011      	movs	r1, r2
 80028c0:	68fa      	ldr	r2, [r7, #12]
 80028c2:	2380      	movs	r3, #128	; 0x80
 80028c4:	015b      	lsls	r3, r3, #5
 80028c6:	401a      	ands	r2, r3
 80028c8:	687b      	ldr	r3, [r7, #4]
 80028ca:	681b      	ldr	r3, [r3, #0]
 80028cc:	430a      	orrs	r2, r1
 80028ce:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 80028d0:	687b      	ldr	r3, [r7, #4]
 80028d2:	681b      	ldr	r3, [r3, #0]
 80028d4:	69da      	ldr	r2, [r3, #28]
 80028d6:	687b      	ldr	r3, [r7, #4]
 80028d8:	681b      	ldr	r3, [r3, #0]
 80028da:	4907      	ldr	r1, [pc, #28]	; (80028f8 <HAL_SPI_Init+0x16c>)
 80028dc:	400a      	ands	r2, r1
 80028de:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80028e0:	687b      	ldr	r3, [r7, #4]
 80028e2:	2200      	movs	r2, #0
 80028e4:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 80028e6:	687b      	ldr	r3, [r7, #4]
 80028e8:	225d      	movs	r2, #93	; 0x5d
 80028ea:	2101      	movs	r1, #1
 80028ec:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80028ee:	2300      	movs	r3, #0
}
 80028f0:	0018      	movs	r0, r3
 80028f2:	46bd      	mov	sp, r7
 80028f4:	b004      	add	sp, #16
 80028f6:	bd80      	pop	{r7, pc}
 80028f8:	fffff7ff 	.word	0xfffff7ff

080028fc <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80028fc:	b580      	push	{r7, lr}
 80028fe:	b088      	sub	sp, #32
 8002900:	af00      	add	r7, sp, #0
 8002902:	60f8      	str	r0, [r7, #12]
 8002904:	60b9      	str	r1, [r7, #8]
 8002906:	603b      	str	r3, [r7, #0]
 8002908:	1dbb      	adds	r3, r7, #6
 800290a:	801a      	strh	r2, [r3, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 800290c:	231f      	movs	r3, #31
 800290e:	18fb      	adds	r3, r7, r3
 8002910:	2200      	movs	r2, #0
 8002912:	701a      	strb	r2, [r3, #0]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8002914:	68fb      	ldr	r3, [r7, #12]
 8002916:	225c      	movs	r2, #92	; 0x5c
 8002918:	5c9b      	ldrb	r3, [r3, r2]
 800291a:	2b01      	cmp	r3, #1
 800291c:	d101      	bne.n	8002922 <HAL_SPI_Transmit+0x26>
 800291e:	2302      	movs	r3, #2
 8002920:	e147      	b.n	8002bb2 <HAL_SPI_Transmit+0x2b6>
 8002922:	68fb      	ldr	r3, [r7, #12]
 8002924:	225c      	movs	r2, #92	; 0x5c
 8002926:	2101      	movs	r1, #1
 8002928:	5499      	strb	r1, [r3, r2]

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800292a:	f7fe fccb 	bl	80012c4 <HAL_GetTick>
 800292e:	0003      	movs	r3, r0
 8002930:	61bb      	str	r3, [r7, #24]
  initial_TxXferCount = Size;
 8002932:	2316      	movs	r3, #22
 8002934:	18fb      	adds	r3, r7, r3
 8002936:	1dba      	adds	r2, r7, #6
 8002938:	8812      	ldrh	r2, [r2, #0]
 800293a:	801a      	strh	r2, [r3, #0]

  if (hspi->State != HAL_SPI_STATE_READY)
 800293c:	68fb      	ldr	r3, [r7, #12]
 800293e:	225d      	movs	r2, #93	; 0x5d
 8002940:	5c9b      	ldrb	r3, [r3, r2]
 8002942:	b2db      	uxtb	r3, r3
 8002944:	2b01      	cmp	r3, #1
 8002946:	d004      	beq.n	8002952 <HAL_SPI_Transmit+0x56>
  {
    errorcode = HAL_BUSY;
 8002948:	231f      	movs	r3, #31
 800294a:	18fb      	adds	r3, r7, r3
 800294c:	2202      	movs	r2, #2
 800294e:	701a      	strb	r2, [r3, #0]
    goto error;
 8002950:	e128      	b.n	8002ba4 <HAL_SPI_Transmit+0x2a8>
  }

  if ((pData == NULL) || (Size == 0U))
 8002952:	68bb      	ldr	r3, [r7, #8]
 8002954:	2b00      	cmp	r3, #0
 8002956:	d003      	beq.n	8002960 <HAL_SPI_Transmit+0x64>
 8002958:	1dbb      	adds	r3, r7, #6
 800295a:	881b      	ldrh	r3, [r3, #0]
 800295c:	2b00      	cmp	r3, #0
 800295e:	d104      	bne.n	800296a <HAL_SPI_Transmit+0x6e>
  {
    errorcode = HAL_ERROR;
 8002960:	231f      	movs	r3, #31
 8002962:	18fb      	adds	r3, r7, r3
 8002964:	2201      	movs	r2, #1
 8002966:	701a      	strb	r2, [r3, #0]
    goto error;
 8002968:	e11c      	b.n	8002ba4 <HAL_SPI_Transmit+0x2a8>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 800296a:	68fb      	ldr	r3, [r7, #12]
 800296c:	225d      	movs	r2, #93	; 0x5d
 800296e:	2103      	movs	r1, #3
 8002970:	5499      	strb	r1, [r3, r2]
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8002972:	68fb      	ldr	r3, [r7, #12]
 8002974:	2200      	movs	r2, #0
 8002976:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8002978:	68fb      	ldr	r3, [r7, #12]
 800297a:	68ba      	ldr	r2, [r7, #8]
 800297c:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferSize  = Size;
 800297e:	68fb      	ldr	r3, [r7, #12]
 8002980:	1dba      	adds	r2, r7, #6
 8002982:	8812      	ldrh	r2, [r2, #0]
 8002984:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->TxXferCount = Size;
 8002986:	68fb      	ldr	r3, [r7, #12]
 8002988:	1dba      	adds	r2, r7, #6
 800298a:	8812      	ldrh	r2, [r2, #0]
 800298c:	87da      	strh	r2, [r3, #62]	; 0x3e

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 800298e:	68fb      	ldr	r3, [r7, #12]
 8002990:	2200      	movs	r2, #0
 8002992:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferSize  = 0U;
 8002994:	68fb      	ldr	r3, [r7, #12]
 8002996:	2244      	movs	r2, #68	; 0x44
 8002998:	2100      	movs	r1, #0
 800299a:	5299      	strh	r1, [r3, r2]
  hspi->RxXferCount = 0U;
 800299c:	68fb      	ldr	r3, [r7, #12]
 800299e:	2246      	movs	r2, #70	; 0x46
 80029a0:	2100      	movs	r1, #0
 80029a2:	5299      	strh	r1, [r3, r2]
  hspi->TxISR       = NULL;
 80029a4:	68fb      	ldr	r3, [r7, #12]
 80029a6:	2200      	movs	r2, #0
 80029a8:	651a      	str	r2, [r3, #80]	; 0x50
  hspi->RxISR       = NULL;
 80029aa:	68fb      	ldr	r3, [r7, #12]
 80029ac:	2200      	movs	r2, #0
 80029ae:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80029b0:	68fb      	ldr	r3, [r7, #12]
 80029b2:	689a      	ldr	r2, [r3, #8]
 80029b4:	2380      	movs	r3, #128	; 0x80
 80029b6:	021b      	lsls	r3, r3, #8
 80029b8:	429a      	cmp	r2, r3
 80029ba:	d110      	bne.n	80029de <HAL_SPI_Transmit+0xe2>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 80029bc:	68fb      	ldr	r3, [r7, #12]
 80029be:	681b      	ldr	r3, [r3, #0]
 80029c0:	681a      	ldr	r2, [r3, #0]
 80029c2:	68fb      	ldr	r3, [r7, #12]
 80029c4:	681b      	ldr	r3, [r3, #0]
 80029c6:	2140      	movs	r1, #64	; 0x40
 80029c8:	438a      	bics	r2, r1
 80029ca:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 80029cc:	68fb      	ldr	r3, [r7, #12]
 80029ce:	681b      	ldr	r3, [r3, #0]
 80029d0:	681a      	ldr	r2, [r3, #0]
 80029d2:	68fb      	ldr	r3, [r7, #12]
 80029d4:	681b      	ldr	r3, [r3, #0]
 80029d6:	2180      	movs	r1, #128	; 0x80
 80029d8:	01c9      	lsls	r1, r1, #7
 80029da:	430a      	orrs	r2, r1
 80029dc:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80029de:	68fb      	ldr	r3, [r7, #12]
 80029e0:	681b      	ldr	r3, [r3, #0]
 80029e2:	681b      	ldr	r3, [r3, #0]
 80029e4:	2240      	movs	r2, #64	; 0x40
 80029e6:	4013      	ands	r3, r2
 80029e8:	2b40      	cmp	r3, #64	; 0x40
 80029ea:	d007      	beq.n	80029fc <HAL_SPI_Transmit+0x100>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80029ec:	68fb      	ldr	r3, [r7, #12]
 80029ee:	681b      	ldr	r3, [r3, #0]
 80029f0:	681a      	ldr	r2, [r3, #0]
 80029f2:	68fb      	ldr	r3, [r7, #12]
 80029f4:	681b      	ldr	r3, [r3, #0]
 80029f6:	2140      	movs	r1, #64	; 0x40
 80029f8:	430a      	orrs	r2, r1
 80029fa:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80029fc:	68fb      	ldr	r3, [r7, #12]
 80029fe:	68da      	ldr	r2, [r3, #12]
 8002a00:	23e0      	movs	r3, #224	; 0xe0
 8002a02:	00db      	lsls	r3, r3, #3
 8002a04:	429a      	cmp	r2, r3
 8002a06:	d952      	bls.n	8002aae <HAL_SPI_Transmit+0x1b2>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8002a08:	68fb      	ldr	r3, [r7, #12]
 8002a0a:	685b      	ldr	r3, [r3, #4]
 8002a0c:	2b00      	cmp	r3, #0
 8002a0e:	d004      	beq.n	8002a1a <HAL_SPI_Transmit+0x11e>
 8002a10:	2316      	movs	r3, #22
 8002a12:	18fb      	adds	r3, r7, r3
 8002a14:	881b      	ldrh	r3, [r3, #0]
 8002a16:	2b01      	cmp	r3, #1
 8002a18:	d143      	bne.n	8002aa2 <HAL_SPI_Transmit+0x1a6>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8002a1a:	68fb      	ldr	r3, [r7, #12]
 8002a1c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002a1e:	881a      	ldrh	r2, [r3, #0]
 8002a20:	68fb      	ldr	r3, [r7, #12]
 8002a22:	681b      	ldr	r3, [r3, #0]
 8002a24:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8002a26:	68fb      	ldr	r3, [r7, #12]
 8002a28:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002a2a:	1c9a      	adds	r2, r3, #2
 8002a2c:	68fb      	ldr	r3, [r7, #12]
 8002a2e:	639a      	str	r2, [r3, #56]	; 0x38
      hspi->TxXferCount--;
 8002a30:	68fb      	ldr	r3, [r7, #12]
 8002a32:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8002a34:	b29b      	uxth	r3, r3
 8002a36:	3b01      	subs	r3, #1
 8002a38:	b29a      	uxth	r2, r3
 8002a3a:	68fb      	ldr	r3, [r7, #12]
 8002a3c:	87da      	strh	r2, [r3, #62]	; 0x3e
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8002a3e:	e030      	b.n	8002aa2 <HAL_SPI_Transmit+0x1a6>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8002a40:	68fb      	ldr	r3, [r7, #12]
 8002a42:	681b      	ldr	r3, [r3, #0]
 8002a44:	689b      	ldr	r3, [r3, #8]
 8002a46:	2202      	movs	r2, #2
 8002a48:	4013      	ands	r3, r2
 8002a4a:	2b02      	cmp	r3, #2
 8002a4c:	d112      	bne.n	8002a74 <HAL_SPI_Transmit+0x178>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8002a4e:	68fb      	ldr	r3, [r7, #12]
 8002a50:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002a52:	881a      	ldrh	r2, [r3, #0]
 8002a54:	68fb      	ldr	r3, [r7, #12]
 8002a56:	681b      	ldr	r3, [r3, #0]
 8002a58:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8002a5a:	68fb      	ldr	r3, [r7, #12]
 8002a5c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002a5e:	1c9a      	adds	r2, r3, #2
 8002a60:	68fb      	ldr	r3, [r7, #12]
 8002a62:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 8002a64:	68fb      	ldr	r3, [r7, #12]
 8002a66:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8002a68:	b29b      	uxth	r3, r3
 8002a6a:	3b01      	subs	r3, #1
 8002a6c:	b29a      	uxth	r2, r3
 8002a6e:	68fb      	ldr	r3, [r7, #12]
 8002a70:	87da      	strh	r2, [r3, #62]	; 0x3e
 8002a72:	e016      	b.n	8002aa2 <HAL_SPI_Transmit+0x1a6>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8002a74:	f7fe fc26 	bl	80012c4 <HAL_GetTick>
 8002a78:	0002      	movs	r2, r0
 8002a7a:	69bb      	ldr	r3, [r7, #24]
 8002a7c:	1ad3      	subs	r3, r2, r3
 8002a7e:	683a      	ldr	r2, [r7, #0]
 8002a80:	429a      	cmp	r2, r3
 8002a82:	d802      	bhi.n	8002a8a <HAL_SPI_Transmit+0x18e>
 8002a84:	683b      	ldr	r3, [r7, #0]
 8002a86:	3301      	adds	r3, #1
 8002a88:	d102      	bne.n	8002a90 <HAL_SPI_Transmit+0x194>
 8002a8a:	683b      	ldr	r3, [r7, #0]
 8002a8c:	2b00      	cmp	r3, #0
 8002a8e:	d108      	bne.n	8002aa2 <HAL_SPI_Transmit+0x1a6>
        {
          errorcode = HAL_TIMEOUT;
 8002a90:	231f      	movs	r3, #31
 8002a92:	18fb      	adds	r3, r7, r3
 8002a94:	2203      	movs	r2, #3
 8002a96:	701a      	strb	r2, [r3, #0]
          hspi->State = HAL_SPI_STATE_READY;
 8002a98:	68fb      	ldr	r3, [r7, #12]
 8002a9a:	225d      	movs	r2, #93	; 0x5d
 8002a9c:	2101      	movs	r1, #1
 8002a9e:	5499      	strb	r1, [r3, r2]
          goto error;
 8002aa0:	e080      	b.n	8002ba4 <HAL_SPI_Transmit+0x2a8>
    while (hspi->TxXferCount > 0U)
 8002aa2:	68fb      	ldr	r3, [r7, #12]
 8002aa4:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8002aa6:	b29b      	uxth	r3, r3
 8002aa8:	2b00      	cmp	r3, #0
 8002aaa:	d1c9      	bne.n	8002a40 <HAL_SPI_Transmit+0x144>
 8002aac:	e053      	b.n	8002b56 <HAL_SPI_Transmit+0x25a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8002aae:	68fb      	ldr	r3, [r7, #12]
 8002ab0:	685b      	ldr	r3, [r3, #4]
 8002ab2:	2b00      	cmp	r3, #0
 8002ab4:	d004      	beq.n	8002ac0 <HAL_SPI_Transmit+0x1c4>
 8002ab6:	2316      	movs	r3, #22
 8002ab8:	18fb      	adds	r3, r7, r3
 8002aba:	881b      	ldrh	r3, [r3, #0]
 8002abc:	2b01      	cmp	r3, #1
 8002abe:	d145      	bne.n	8002b4c <HAL_SPI_Transmit+0x250>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8002ac0:	68fb      	ldr	r3, [r7, #12]
 8002ac2:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8002ac4:	68fb      	ldr	r3, [r7, #12]
 8002ac6:	681b      	ldr	r3, [r3, #0]
 8002ac8:	330c      	adds	r3, #12
 8002aca:	7812      	ldrb	r2, [r2, #0]
 8002acc:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8002ace:	68fb      	ldr	r3, [r7, #12]
 8002ad0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002ad2:	1c5a      	adds	r2, r3, #1
 8002ad4:	68fb      	ldr	r3, [r7, #12]
 8002ad6:	639a      	str	r2, [r3, #56]	; 0x38
      hspi->TxXferCount--;
 8002ad8:	68fb      	ldr	r3, [r7, #12]
 8002ada:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8002adc:	b29b      	uxth	r3, r3
 8002ade:	3b01      	subs	r3, #1
 8002ae0:	b29a      	uxth	r2, r3
 8002ae2:	68fb      	ldr	r3, [r7, #12]
 8002ae4:	87da      	strh	r2, [r3, #62]	; 0x3e
    }
    while (hspi->TxXferCount > 0U)
 8002ae6:	e031      	b.n	8002b4c <HAL_SPI_Transmit+0x250>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8002ae8:	68fb      	ldr	r3, [r7, #12]
 8002aea:	681b      	ldr	r3, [r3, #0]
 8002aec:	689b      	ldr	r3, [r3, #8]
 8002aee:	2202      	movs	r2, #2
 8002af0:	4013      	ands	r3, r2
 8002af2:	2b02      	cmp	r3, #2
 8002af4:	d113      	bne.n	8002b1e <HAL_SPI_Transmit+0x222>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8002af6:	68fb      	ldr	r3, [r7, #12]
 8002af8:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8002afa:	68fb      	ldr	r3, [r7, #12]
 8002afc:	681b      	ldr	r3, [r3, #0]
 8002afe:	330c      	adds	r3, #12
 8002b00:	7812      	ldrb	r2, [r2, #0]
 8002b02:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8002b04:	68fb      	ldr	r3, [r7, #12]
 8002b06:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002b08:	1c5a      	adds	r2, r3, #1
 8002b0a:	68fb      	ldr	r3, [r7, #12]
 8002b0c:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 8002b0e:	68fb      	ldr	r3, [r7, #12]
 8002b10:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8002b12:	b29b      	uxth	r3, r3
 8002b14:	3b01      	subs	r3, #1
 8002b16:	b29a      	uxth	r2, r3
 8002b18:	68fb      	ldr	r3, [r7, #12]
 8002b1a:	87da      	strh	r2, [r3, #62]	; 0x3e
 8002b1c:	e016      	b.n	8002b4c <HAL_SPI_Transmit+0x250>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8002b1e:	f7fe fbd1 	bl	80012c4 <HAL_GetTick>
 8002b22:	0002      	movs	r2, r0
 8002b24:	69bb      	ldr	r3, [r7, #24]
 8002b26:	1ad3      	subs	r3, r2, r3
 8002b28:	683a      	ldr	r2, [r7, #0]
 8002b2a:	429a      	cmp	r2, r3
 8002b2c:	d802      	bhi.n	8002b34 <HAL_SPI_Transmit+0x238>
 8002b2e:	683b      	ldr	r3, [r7, #0]
 8002b30:	3301      	adds	r3, #1
 8002b32:	d102      	bne.n	8002b3a <HAL_SPI_Transmit+0x23e>
 8002b34:	683b      	ldr	r3, [r7, #0]
 8002b36:	2b00      	cmp	r3, #0
 8002b38:	d108      	bne.n	8002b4c <HAL_SPI_Transmit+0x250>
        {
          errorcode = HAL_TIMEOUT;
 8002b3a:	231f      	movs	r3, #31
 8002b3c:	18fb      	adds	r3, r7, r3
 8002b3e:	2203      	movs	r2, #3
 8002b40:	701a      	strb	r2, [r3, #0]
          hspi->State = HAL_SPI_STATE_READY;
 8002b42:	68fb      	ldr	r3, [r7, #12]
 8002b44:	225d      	movs	r2, #93	; 0x5d
 8002b46:	2101      	movs	r1, #1
 8002b48:	5499      	strb	r1, [r3, r2]
          goto error;
 8002b4a:	e02b      	b.n	8002ba4 <HAL_SPI_Transmit+0x2a8>
    while (hspi->TxXferCount > 0U)
 8002b4c:	68fb      	ldr	r3, [r7, #12]
 8002b4e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8002b50:	b29b      	uxth	r3, r3
 8002b52:	2b00      	cmp	r3, #0
 8002b54:	d1c8      	bne.n	8002ae8 <HAL_SPI_Transmit+0x1ec>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8002b56:	69ba      	ldr	r2, [r7, #24]
 8002b58:	6839      	ldr	r1, [r7, #0]
 8002b5a:	68fb      	ldr	r3, [r7, #12]
 8002b5c:	0018      	movs	r0, r3
 8002b5e:	f000 fdf7 	bl	8003750 <SPI_EndRxTxTransaction>
 8002b62:	1e03      	subs	r3, r0, #0
 8002b64:	d002      	beq.n	8002b6c <HAL_SPI_Transmit+0x270>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8002b66:	68fb      	ldr	r3, [r7, #12]
 8002b68:	2220      	movs	r2, #32
 8002b6a:	661a      	str	r2, [r3, #96]	; 0x60
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8002b6c:	68fb      	ldr	r3, [r7, #12]
 8002b6e:	689b      	ldr	r3, [r3, #8]
 8002b70:	2b00      	cmp	r3, #0
 8002b72:	d10a      	bne.n	8002b8a <HAL_SPI_Transmit+0x28e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8002b74:	2300      	movs	r3, #0
 8002b76:	613b      	str	r3, [r7, #16]
 8002b78:	68fb      	ldr	r3, [r7, #12]
 8002b7a:	681b      	ldr	r3, [r3, #0]
 8002b7c:	68db      	ldr	r3, [r3, #12]
 8002b7e:	613b      	str	r3, [r7, #16]
 8002b80:	68fb      	ldr	r3, [r7, #12]
 8002b82:	681b      	ldr	r3, [r3, #0]
 8002b84:	689b      	ldr	r3, [r3, #8]
 8002b86:	613b      	str	r3, [r7, #16]
 8002b88:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8002b8a:	68fb      	ldr	r3, [r7, #12]
 8002b8c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002b8e:	2b00      	cmp	r3, #0
 8002b90:	d004      	beq.n	8002b9c <HAL_SPI_Transmit+0x2a0>
  {
    errorcode = HAL_ERROR;
 8002b92:	231f      	movs	r3, #31
 8002b94:	18fb      	adds	r3, r7, r3
 8002b96:	2201      	movs	r2, #1
 8002b98:	701a      	strb	r2, [r3, #0]
 8002b9a:	e003      	b.n	8002ba4 <HAL_SPI_Transmit+0x2a8>
  }
  else
  {
    hspi->State = HAL_SPI_STATE_READY;
 8002b9c:	68fb      	ldr	r3, [r7, #12]
 8002b9e:	225d      	movs	r2, #93	; 0x5d
 8002ba0:	2101      	movs	r1, #1
 8002ba2:	5499      	strb	r1, [r3, r2]
  }

error:
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8002ba4:	68fb      	ldr	r3, [r7, #12]
 8002ba6:	225c      	movs	r2, #92	; 0x5c
 8002ba8:	2100      	movs	r1, #0
 8002baa:	5499      	strb	r1, [r3, r2]
  return errorcode;
 8002bac:	231f      	movs	r3, #31
 8002bae:	18fb      	adds	r3, r7, r3
 8002bb0:	781b      	ldrb	r3, [r3, #0]
}
 8002bb2:	0018      	movs	r0, r3
 8002bb4:	46bd      	mov	sp, r7
 8002bb6:	b008      	add	sp, #32
 8002bb8:	bd80      	pop	{r7, pc}
	...

08002bbc <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002bbc:	b590      	push	{r4, r7, lr}
 8002bbe:	b089      	sub	sp, #36	; 0x24
 8002bc0:	af02      	add	r7, sp, #8
 8002bc2:	60f8      	str	r0, [r7, #12]
 8002bc4:	60b9      	str	r1, [r7, #8]
 8002bc6:	603b      	str	r3, [r7, #0]
 8002bc8:	1dbb      	adds	r3, r7, #6
 8002bca:	801a      	strh	r2, [r3, #0]
  __IO uint32_t tmpreg = 0U;
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8002bcc:	2117      	movs	r1, #23
 8002bce:	187b      	adds	r3, r7, r1
 8002bd0:	2200      	movs	r2, #0
 8002bd2:	701a      	strb	r2, [r3, #0]

  if (hspi->State != HAL_SPI_STATE_READY)
 8002bd4:	68fb      	ldr	r3, [r7, #12]
 8002bd6:	225d      	movs	r2, #93	; 0x5d
 8002bd8:	5c9b      	ldrb	r3, [r3, r2]
 8002bda:	b2db      	uxtb	r3, r3
 8002bdc:	2b01      	cmp	r3, #1
 8002bde:	d003      	beq.n	8002be8 <HAL_SPI_Receive+0x2c>
  {
    errorcode = HAL_BUSY;
 8002be0:	187b      	adds	r3, r7, r1
 8002be2:	2202      	movs	r2, #2
 8002be4:	701a      	strb	r2, [r3, #0]
    goto error;
 8002be6:	e12b      	b.n	8002e40 <HAL_SPI_Receive+0x284>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 8002be8:	68fb      	ldr	r3, [r7, #12]
 8002bea:	685a      	ldr	r2, [r3, #4]
 8002bec:	2382      	movs	r3, #130	; 0x82
 8002bee:	005b      	lsls	r3, r3, #1
 8002bf0:	429a      	cmp	r2, r3
 8002bf2:	d113      	bne.n	8002c1c <HAL_SPI_Receive+0x60>
 8002bf4:	68fb      	ldr	r3, [r7, #12]
 8002bf6:	689b      	ldr	r3, [r3, #8]
 8002bf8:	2b00      	cmp	r3, #0
 8002bfa:	d10f      	bne.n	8002c1c <HAL_SPI_Receive+0x60>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 8002bfc:	68fb      	ldr	r3, [r7, #12]
 8002bfe:	225d      	movs	r2, #93	; 0x5d
 8002c00:	2104      	movs	r1, #4
 8002c02:	5499      	strb	r1, [r3, r2]
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 8002c04:	1dbb      	adds	r3, r7, #6
 8002c06:	881c      	ldrh	r4, [r3, #0]
 8002c08:	68ba      	ldr	r2, [r7, #8]
 8002c0a:	68b9      	ldr	r1, [r7, #8]
 8002c0c:	68f8      	ldr	r0, [r7, #12]
 8002c0e:	683b      	ldr	r3, [r7, #0]
 8002c10:	9300      	str	r3, [sp, #0]
 8002c12:	0023      	movs	r3, r4
 8002c14:	f000 f924 	bl	8002e60 <HAL_SPI_TransmitReceive>
 8002c18:	0003      	movs	r3, r0
 8002c1a:	e118      	b.n	8002e4e <HAL_SPI_Receive+0x292>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8002c1c:	68fb      	ldr	r3, [r7, #12]
 8002c1e:	225c      	movs	r2, #92	; 0x5c
 8002c20:	5c9b      	ldrb	r3, [r3, r2]
 8002c22:	2b01      	cmp	r3, #1
 8002c24:	d101      	bne.n	8002c2a <HAL_SPI_Receive+0x6e>
 8002c26:	2302      	movs	r3, #2
 8002c28:	e111      	b.n	8002e4e <HAL_SPI_Receive+0x292>
 8002c2a:	68fb      	ldr	r3, [r7, #12]
 8002c2c:	225c      	movs	r2, #92	; 0x5c
 8002c2e:	2101      	movs	r1, #1
 8002c30:	5499      	strb	r1, [r3, r2]

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8002c32:	f7fe fb47 	bl	80012c4 <HAL_GetTick>
 8002c36:	0003      	movs	r3, r0
 8002c38:	613b      	str	r3, [r7, #16]

  if ((pData == NULL) || (Size == 0U))
 8002c3a:	68bb      	ldr	r3, [r7, #8]
 8002c3c:	2b00      	cmp	r3, #0
 8002c3e:	d003      	beq.n	8002c48 <HAL_SPI_Receive+0x8c>
 8002c40:	1dbb      	adds	r3, r7, #6
 8002c42:	881b      	ldrh	r3, [r3, #0]
 8002c44:	2b00      	cmp	r3, #0
 8002c46:	d104      	bne.n	8002c52 <HAL_SPI_Receive+0x96>
  {
    errorcode = HAL_ERROR;
 8002c48:	2317      	movs	r3, #23
 8002c4a:	18fb      	adds	r3, r7, r3
 8002c4c:	2201      	movs	r2, #1
 8002c4e:	701a      	strb	r2, [r3, #0]
    goto error;
 8002c50:	e0f6      	b.n	8002e40 <HAL_SPI_Receive+0x284>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 8002c52:	68fb      	ldr	r3, [r7, #12]
 8002c54:	225d      	movs	r2, #93	; 0x5d
 8002c56:	2104      	movs	r1, #4
 8002c58:	5499      	strb	r1, [r3, r2]
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8002c5a:	68fb      	ldr	r3, [r7, #12]
 8002c5c:	2200      	movs	r2, #0
 8002c5e:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 8002c60:	68fb      	ldr	r3, [r7, #12]
 8002c62:	68ba      	ldr	r2, [r7, #8]
 8002c64:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferSize  = Size;
 8002c66:	68fb      	ldr	r3, [r7, #12]
 8002c68:	1dba      	adds	r2, r7, #6
 8002c6a:	2144      	movs	r1, #68	; 0x44
 8002c6c:	8812      	ldrh	r2, [r2, #0]
 8002c6e:	525a      	strh	r2, [r3, r1]
  hspi->RxXferCount = Size;
 8002c70:	68fb      	ldr	r3, [r7, #12]
 8002c72:	1dba      	adds	r2, r7, #6
 8002c74:	2146      	movs	r1, #70	; 0x46
 8002c76:	8812      	ldrh	r2, [r2, #0]
 8002c78:	525a      	strh	r2, [r3, r1]

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 8002c7a:	68fb      	ldr	r3, [r7, #12]
 8002c7c:	2200      	movs	r2, #0
 8002c7e:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferSize  = 0U;
 8002c80:	68fb      	ldr	r3, [r7, #12]
 8002c82:	2200      	movs	r2, #0
 8002c84:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->TxXferCount = 0U;
 8002c86:	68fb      	ldr	r3, [r7, #12]
 8002c88:	2200      	movs	r2, #0
 8002c8a:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxISR       = NULL;
 8002c8c:	68fb      	ldr	r3, [r7, #12]
 8002c8e:	2200      	movs	r2, #0
 8002c90:	64da      	str	r2, [r3, #76]	; 0x4c
  hspi->TxISR       = NULL;
 8002c92:	68fb      	ldr	r3, [r7, #12]
 8002c94:	2200      	movs	r2, #0
 8002c96:	651a      	str	r2, [r3, #80]	; 0x50
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8002c98:	68fb      	ldr	r3, [r7, #12]
 8002c9a:	68da      	ldr	r2, [r3, #12]
 8002c9c:	23e0      	movs	r3, #224	; 0xe0
 8002c9e:	00db      	lsls	r3, r3, #3
 8002ca0:	429a      	cmp	r2, r3
 8002ca2:	d908      	bls.n	8002cb6 <HAL_SPI_Receive+0xfa>
  {
    /* Set RX Fifo threshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8002ca4:	68fb      	ldr	r3, [r7, #12]
 8002ca6:	681b      	ldr	r3, [r3, #0]
 8002ca8:	685a      	ldr	r2, [r3, #4]
 8002caa:	68fb      	ldr	r3, [r7, #12]
 8002cac:	681b      	ldr	r3, [r3, #0]
 8002cae:	496a      	ldr	r1, [pc, #424]	; (8002e58 <HAL_SPI_Receive+0x29c>)
 8002cb0:	400a      	ands	r2, r1
 8002cb2:	605a      	str	r2, [r3, #4]
 8002cb4:	e008      	b.n	8002cc8 <HAL_SPI_Receive+0x10c>
  }
  else
  {
    /* Set RX Fifo threshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8002cb6:	68fb      	ldr	r3, [r7, #12]
 8002cb8:	681b      	ldr	r3, [r3, #0]
 8002cba:	685a      	ldr	r2, [r3, #4]
 8002cbc:	68fb      	ldr	r3, [r7, #12]
 8002cbe:	681b      	ldr	r3, [r3, #0]
 8002cc0:	2180      	movs	r1, #128	; 0x80
 8002cc2:	0149      	lsls	r1, r1, #5
 8002cc4:	430a      	orrs	r2, r1
 8002cc6:	605a      	str	r2, [r3, #4]
  }

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8002cc8:	68fb      	ldr	r3, [r7, #12]
 8002cca:	689a      	ldr	r2, [r3, #8]
 8002ccc:	2380      	movs	r3, #128	; 0x80
 8002cce:	021b      	lsls	r3, r3, #8
 8002cd0:	429a      	cmp	r2, r3
 8002cd2:	d10f      	bne.n	8002cf4 <HAL_SPI_Receive+0x138>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8002cd4:	68fb      	ldr	r3, [r7, #12]
 8002cd6:	681b      	ldr	r3, [r3, #0]
 8002cd8:	681a      	ldr	r2, [r3, #0]
 8002cda:	68fb      	ldr	r3, [r7, #12]
 8002cdc:	681b      	ldr	r3, [r3, #0]
 8002cde:	2140      	movs	r1, #64	; 0x40
 8002ce0:	438a      	bics	r2, r1
 8002ce2:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 8002ce4:	68fb      	ldr	r3, [r7, #12]
 8002ce6:	681b      	ldr	r3, [r3, #0]
 8002ce8:	681a      	ldr	r2, [r3, #0]
 8002cea:	68fb      	ldr	r3, [r7, #12]
 8002cec:	681b      	ldr	r3, [r3, #0]
 8002cee:	495b      	ldr	r1, [pc, #364]	; (8002e5c <HAL_SPI_Receive+0x2a0>)
 8002cf0:	400a      	ands	r2, r1
 8002cf2:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8002cf4:	68fb      	ldr	r3, [r7, #12]
 8002cf6:	681b      	ldr	r3, [r3, #0]
 8002cf8:	681b      	ldr	r3, [r3, #0]
 8002cfa:	2240      	movs	r2, #64	; 0x40
 8002cfc:	4013      	ands	r3, r2
 8002cfe:	2b40      	cmp	r3, #64	; 0x40
 8002d00:	d007      	beq.n	8002d12 <HAL_SPI_Receive+0x156>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8002d02:	68fb      	ldr	r3, [r7, #12]
 8002d04:	681b      	ldr	r3, [r3, #0]
 8002d06:	681a      	ldr	r2, [r3, #0]
 8002d08:	68fb      	ldr	r3, [r7, #12]
 8002d0a:	681b      	ldr	r3, [r3, #0]
 8002d0c:	2140      	movs	r1, #64	; 0x40
 8002d0e:	430a      	orrs	r2, r1
 8002d10:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize <= SPI_DATASIZE_8BIT)
 8002d12:	68fb      	ldr	r3, [r7, #12]
 8002d14:	68da      	ldr	r2, [r3, #12]
 8002d16:	23e0      	movs	r3, #224	; 0xe0
 8002d18:	00db      	lsls	r3, r3, #3
 8002d1a:	429a      	cmp	r2, r3
 8002d1c:	d900      	bls.n	8002d20 <HAL_SPI_Receive+0x164>
 8002d1e:	e071      	b.n	8002e04 <HAL_SPI_Receive+0x248>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 8002d20:	e035      	b.n	8002d8e <HAL_SPI_Receive+0x1d2>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8002d22:	68fb      	ldr	r3, [r7, #12]
 8002d24:	681b      	ldr	r3, [r3, #0]
 8002d26:	689b      	ldr	r3, [r3, #8]
 8002d28:	2201      	movs	r2, #1
 8002d2a:	4013      	ands	r3, r2
 8002d2c:	2b01      	cmp	r3, #1
 8002d2e:	d117      	bne.n	8002d60 <HAL_SPI_Receive+0x1a4>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8002d30:	68fb      	ldr	r3, [r7, #12]
 8002d32:	681b      	ldr	r3, [r3, #0]
 8002d34:	330c      	adds	r3, #12
 8002d36:	001a      	movs	r2, r3
 8002d38:	68fb      	ldr	r3, [r7, #12]
 8002d3a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002d3c:	7812      	ldrb	r2, [r2, #0]
 8002d3e:	b2d2      	uxtb	r2, r2
 8002d40:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8002d42:	68fb      	ldr	r3, [r7, #12]
 8002d44:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002d46:	1c5a      	adds	r2, r3, #1
 8002d48:	68fb      	ldr	r3, [r7, #12]
 8002d4a:	641a      	str	r2, [r3, #64]	; 0x40
        hspi->RxXferCount--;
 8002d4c:	68fb      	ldr	r3, [r7, #12]
 8002d4e:	2246      	movs	r2, #70	; 0x46
 8002d50:	5a9b      	ldrh	r3, [r3, r2]
 8002d52:	b29b      	uxth	r3, r3
 8002d54:	3b01      	subs	r3, #1
 8002d56:	b299      	uxth	r1, r3
 8002d58:	68fb      	ldr	r3, [r7, #12]
 8002d5a:	2246      	movs	r2, #70	; 0x46
 8002d5c:	5299      	strh	r1, [r3, r2]
 8002d5e:	e016      	b.n	8002d8e <HAL_SPI_Receive+0x1d2>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8002d60:	f7fe fab0 	bl	80012c4 <HAL_GetTick>
 8002d64:	0002      	movs	r2, r0
 8002d66:	693b      	ldr	r3, [r7, #16]
 8002d68:	1ad3      	subs	r3, r2, r3
 8002d6a:	683a      	ldr	r2, [r7, #0]
 8002d6c:	429a      	cmp	r2, r3
 8002d6e:	d802      	bhi.n	8002d76 <HAL_SPI_Receive+0x1ba>
 8002d70:	683b      	ldr	r3, [r7, #0]
 8002d72:	3301      	adds	r3, #1
 8002d74:	d102      	bne.n	8002d7c <HAL_SPI_Receive+0x1c0>
 8002d76:	683b      	ldr	r3, [r7, #0]
 8002d78:	2b00      	cmp	r3, #0
 8002d7a:	d108      	bne.n	8002d8e <HAL_SPI_Receive+0x1d2>
        {
          errorcode = HAL_TIMEOUT;
 8002d7c:	2317      	movs	r3, #23
 8002d7e:	18fb      	adds	r3, r7, r3
 8002d80:	2203      	movs	r2, #3
 8002d82:	701a      	strb	r2, [r3, #0]
          hspi->State = HAL_SPI_STATE_READY;
 8002d84:	68fb      	ldr	r3, [r7, #12]
 8002d86:	225d      	movs	r2, #93	; 0x5d
 8002d88:	2101      	movs	r1, #1
 8002d8a:	5499      	strb	r1, [r3, r2]
          goto error;
 8002d8c:	e058      	b.n	8002e40 <HAL_SPI_Receive+0x284>
    while (hspi->RxXferCount > 0U)
 8002d8e:	68fb      	ldr	r3, [r7, #12]
 8002d90:	2246      	movs	r2, #70	; 0x46
 8002d92:	5a9b      	ldrh	r3, [r3, r2]
 8002d94:	b29b      	uxth	r3, r3
 8002d96:	2b00      	cmp	r3, #0
 8002d98:	d1c3      	bne.n	8002d22 <HAL_SPI_Receive+0x166>
 8002d9a:	e039      	b.n	8002e10 <HAL_SPI_Receive+0x254>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8002d9c:	68fb      	ldr	r3, [r7, #12]
 8002d9e:	681b      	ldr	r3, [r3, #0]
 8002da0:	689b      	ldr	r3, [r3, #8]
 8002da2:	2201      	movs	r2, #1
 8002da4:	4013      	ands	r3, r2
 8002da6:	2b01      	cmp	r3, #1
 8002da8:	d115      	bne.n	8002dd6 <HAL_SPI_Receive+0x21a>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8002daa:	68fb      	ldr	r3, [r7, #12]
 8002dac:	681b      	ldr	r3, [r3, #0]
 8002dae:	68da      	ldr	r2, [r3, #12]
 8002db0:	68fb      	ldr	r3, [r7, #12]
 8002db2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002db4:	b292      	uxth	r2, r2
 8002db6:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8002db8:	68fb      	ldr	r3, [r7, #12]
 8002dba:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002dbc:	1c9a      	adds	r2, r3, #2
 8002dbe:	68fb      	ldr	r3, [r7, #12]
 8002dc0:	641a      	str	r2, [r3, #64]	; 0x40
        hspi->RxXferCount--;
 8002dc2:	68fb      	ldr	r3, [r7, #12]
 8002dc4:	2246      	movs	r2, #70	; 0x46
 8002dc6:	5a9b      	ldrh	r3, [r3, r2]
 8002dc8:	b29b      	uxth	r3, r3
 8002dca:	3b01      	subs	r3, #1
 8002dcc:	b299      	uxth	r1, r3
 8002dce:	68fb      	ldr	r3, [r7, #12]
 8002dd0:	2246      	movs	r2, #70	; 0x46
 8002dd2:	5299      	strh	r1, [r3, r2]
 8002dd4:	e016      	b.n	8002e04 <HAL_SPI_Receive+0x248>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8002dd6:	f7fe fa75 	bl	80012c4 <HAL_GetTick>
 8002dda:	0002      	movs	r2, r0
 8002ddc:	693b      	ldr	r3, [r7, #16]
 8002dde:	1ad3      	subs	r3, r2, r3
 8002de0:	683a      	ldr	r2, [r7, #0]
 8002de2:	429a      	cmp	r2, r3
 8002de4:	d802      	bhi.n	8002dec <HAL_SPI_Receive+0x230>
 8002de6:	683b      	ldr	r3, [r7, #0]
 8002de8:	3301      	adds	r3, #1
 8002dea:	d102      	bne.n	8002df2 <HAL_SPI_Receive+0x236>
 8002dec:	683b      	ldr	r3, [r7, #0]
 8002dee:	2b00      	cmp	r3, #0
 8002df0:	d108      	bne.n	8002e04 <HAL_SPI_Receive+0x248>
        {
          errorcode = HAL_TIMEOUT;
 8002df2:	2317      	movs	r3, #23
 8002df4:	18fb      	adds	r3, r7, r3
 8002df6:	2203      	movs	r2, #3
 8002df8:	701a      	strb	r2, [r3, #0]
          hspi->State = HAL_SPI_STATE_READY;
 8002dfa:	68fb      	ldr	r3, [r7, #12]
 8002dfc:	225d      	movs	r2, #93	; 0x5d
 8002dfe:	2101      	movs	r1, #1
 8002e00:	5499      	strb	r1, [r3, r2]
          goto error;
 8002e02:	e01d      	b.n	8002e40 <HAL_SPI_Receive+0x284>
    while (hspi->RxXferCount > 0U)
 8002e04:	68fb      	ldr	r3, [r7, #12]
 8002e06:	2246      	movs	r2, #70	; 0x46
 8002e08:	5a9b      	ldrh	r3, [r3, r2]
 8002e0a:	b29b      	uxth	r3, r3
 8002e0c:	2b00      	cmp	r3, #0
 8002e0e:	d1c5      	bne.n	8002d9c <HAL_SPI_Receive+0x1e0>
    }
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8002e10:	693a      	ldr	r2, [r7, #16]
 8002e12:	6839      	ldr	r1, [r7, #0]
 8002e14:	68fb      	ldr	r3, [r7, #12]
 8002e16:	0018      	movs	r0, r3
 8002e18:	f000 fc3c 	bl	8003694 <SPI_EndRxTransaction>
 8002e1c:	1e03      	subs	r3, r0, #0
 8002e1e:	d002      	beq.n	8002e26 <HAL_SPI_Receive+0x26a>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8002e20:	68fb      	ldr	r3, [r7, #12]
 8002e22:	2220      	movs	r2, #32
 8002e24:	661a      	str	r2, [r3, #96]	; 0x60
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8002e26:	68fb      	ldr	r3, [r7, #12]
 8002e28:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002e2a:	2b00      	cmp	r3, #0
 8002e2c:	d004      	beq.n	8002e38 <HAL_SPI_Receive+0x27c>
  {
    errorcode = HAL_ERROR;
 8002e2e:	2317      	movs	r3, #23
 8002e30:	18fb      	adds	r3, r7, r3
 8002e32:	2201      	movs	r2, #1
 8002e34:	701a      	strb	r2, [r3, #0]
 8002e36:	e003      	b.n	8002e40 <HAL_SPI_Receive+0x284>
  }
  else
  {
    hspi->State = HAL_SPI_STATE_READY;
 8002e38:	68fb      	ldr	r3, [r7, #12]
 8002e3a:	225d      	movs	r2, #93	; 0x5d
 8002e3c:	2101      	movs	r1, #1
 8002e3e:	5499      	strb	r1, [r3, r2]
  }

error :
  __HAL_UNLOCK(hspi);
 8002e40:	68fb      	ldr	r3, [r7, #12]
 8002e42:	225c      	movs	r2, #92	; 0x5c
 8002e44:	2100      	movs	r1, #0
 8002e46:	5499      	strb	r1, [r3, r2]
  return errorcode;
 8002e48:	2317      	movs	r3, #23
 8002e4a:	18fb      	adds	r3, r7, r3
 8002e4c:	781b      	ldrb	r3, [r3, #0]
}
 8002e4e:	0018      	movs	r0, r3
 8002e50:	46bd      	mov	sp, r7
 8002e52:	b007      	add	sp, #28
 8002e54:	bd90      	pop	{r4, r7, pc}
 8002e56:	46c0      	nop			; (mov r8, r8)
 8002e58:	ffffefff 	.word	0xffffefff
 8002e5c:	ffffbfff 	.word	0xffffbfff

08002e60 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 8002e60:	b580      	push	{r7, lr}
 8002e62:	b08a      	sub	sp, #40	; 0x28
 8002e64:	af00      	add	r7, sp, #0
 8002e66:	60f8      	str	r0, [r7, #12]
 8002e68:	60b9      	str	r1, [r7, #8]
 8002e6a:	607a      	str	r2, [r7, #4]
 8002e6c:	001a      	movs	r2, r3
 8002e6e:	1cbb      	adds	r3, r7, #2
 8002e70:	801a      	strh	r2, [r3, #0]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8002e72:	2301      	movs	r3, #1
 8002e74:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_StatusTypeDef    errorcode = HAL_OK;
 8002e76:	2323      	movs	r3, #35	; 0x23
 8002e78:	18fb      	adds	r3, r7, r3
 8002e7a:	2200      	movs	r2, #0
 8002e7c:	701a      	strb	r2, [r3, #0]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8002e7e:	68fb      	ldr	r3, [r7, #12]
 8002e80:	225c      	movs	r2, #92	; 0x5c
 8002e82:	5c9b      	ldrb	r3, [r3, r2]
 8002e84:	2b01      	cmp	r3, #1
 8002e86:	d101      	bne.n	8002e8c <HAL_SPI_TransmitReceive+0x2c>
 8002e88:	2302      	movs	r3, #2
 8002e8a:	e1c4      	b.n	8003216 <HAL_SPI_TransmitReceive+0x3b6>
 8002e8c:	68fb      	ldr	r3, [r7, #12]
 8002e8e:	225c      	movs	r2, #92	; 0x5c
 8002e90:	2101      	movs	r1, #1
 8002e92:	5499      	strb	r1, [r3, r2]

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8002e94:	f7fe fa16 	bl	80012c4 <HAL_GetTick>
 8002e98:	0003      	movs	r3, r0
 8002e9a:	61fb      	str	r3, [r7, #28]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8002e9c:	201b      	movs	r0, #27
 8002e9e:	183b      	adds	r3, r7, r0
 8002ea0:	68fa      	ldr	r2, [r7, #12]
 8002ea2:	215d      	movs	r1, #93	; 0x5d
 8002ea4:	5c52      	ldrb	r2, [r2, r1]
 8002ea6:	701a      	strb	r2, [r3, #0]
  tmp_mode            = hspi->Init.Mode;
 8002ea8:	68fb      	ldr	r3, [r7, #12]
 8002eaa:	685b      	ldr	r3, [r3, #4]
 8002eac:	617b      	str	r3, [r7, #20]
  initial_TxXferCount = Size;
 8002eae:	2312      	movs	r3, #18
 8002eb0:	18fb      	adds	r3, r7, r3
 8002eb2:	1cba      	adds	r2, r7, #2
 8002eb4:	8812      	ldrh	r2, [r2, #0]
 8002eb6:	801a      	strh	r2, [r3, #0]
#if (USE_SPI_CRC != 0U)
  spi_cr1             = READ_REG(hspi->Instance->CR1);
  spi_cr2             = READ_REG(hspi->Instance->CR2);
#endif /* USE_SPI_CRC */

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8002eb8:	183b      	adds	r3, r7, r0
 8002eba:	781b      	ldrb	r3, [r3, #0]
 8002ebc:	2b01      	cmp	r3, #1
 8002ebe:	d011      	beq.n	8002ee4 <HAL_SPI_TransmitReceive+0x84>
 8002ec0:	697a      	ldr	r2, [r7, #20]
 8002ec2:	2382      	movs	r3, #130	; 0x82
 8002ec4:	005b      	lsls	r3, r3, #1
 8002ec6:	429a      	cmp	r2, r3
 8002ec8:	d107      	bne.n	8002eda <HAL_SPI_TransmitReceive+0x7a>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8002eca:	68fb      	ldr	r3, [r7, #12]
 8002ecc:	689b      	ldr	r3, [r3, #8]
 8002ece:	2b00      	cmp	r3, #0
 8002ed0:	d103      	bne.n	8002eda <HAL_SPI_TransmitReceive+0x7a>
 8002ed2:	183b      	adds	r3, r7, r0
 8002ed4:	781b      	ldrb	r3, [r3, #0]
 8002ed6:	2b04      	cmp	r3, #4
 8002ed8:	d004      	beq.n	8002ee4 <HAL_SPI_TransmitReceive+0x84>
  {
    errorcode = HAL_BUSY;
 8002eda:	2323      	movs	r3, #35	; 0x23
 8002edc:	18fb      	adds	r3, r7, r3
 8002ede:	2202      	movs	r2, #2
 8002ee0:	701a      	strb	r2, [r3, #0]
    goto error;
 8002ee2:	e191      	b.n	8003208 <HAL_SPI_TransmitReceive+0x3a8>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8002ee4:	68bb      	ldr	r3, [r7, #8]
 8002ee6:	2b00      	cmp	r3, #0
 8002ee8:	d006      	beq.n	8002ef8 <HAL_SPI_TransmitReceive+0x98>
 8002eea:	687b      	ldr	r3, [r7, #4]
 8002eec:	2b00      	cmp	r3, #0
 8002eee:	d003      	beq.n	8002ef8 <HAL_SPI_TransmitReceive+0x98>
 8002ef0:	1cbb      	adds	r3, r7, #2
 8002ef2:	881b      	ldrh	r3, [r3, #0]
 8002ef4:	2b00      	cmp	r3, #0
 8002ef6:	d104      	bne.n	8002f02 <HAL_SPI_TransmitReceive+0xa2>
  {
    errorcode = HAL_ERROR;
 8002ef8:	2323      	movs	r3, #35	; 0x23
 8002efa:	18fb      	adds	r3, r7, r3
 8002efc:	2201      	movs	r2, #1
 8002efe:	701a      	strb	r2, [r3, #0]
    goto error;
 8002f00:	e182      	b.n	8003208 <HAL_SPI_TransmitReceive+0x3a8>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8002f02:	68fb      	ldr	r3, [r7, #12]
 8002f04:	225d      	movs	r2, #93	; 0x5d
 8002f06:	5c9b      	ldrb	r3, [r3, r2]
 8002f08:	b2db      	uxtb	r3, r3
 8002f0a:	2b04      	cmp	r3, #4
 8002f0c:	d003      	beq.n	8002f16 <HAL_SPI_TransmitReceive+0xb6>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8002f0e:	68fb      	ldr	r3, [r7, #12]
 8002f10:	225d      	movs	r2, #93	; 0x5d
 8002f12:	2105      	movs	r1, #5
 8002f14:	5499      	strb	r1, [r3, r2]
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8002f16:	68fb      	ldr	r3, [r7, #12]
 8002f18:	2200      	movs	r2, #0
 8002f1a:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8002f1c:	68fb      	ldr	r3, [r7, #12]
 8002f1e:	687a      	ldr	r2, [r7, #4]
 8002f20:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferCount = Size;
 8002f22:	68fb      	ldr	r3, [r7, #12]
 8002f24:	1cba      	adds	r2, r7, #2
 8002f26:	2146      	movs	r1, #70	; 0x46
 8002f28:	8812      	ldrh	r2, [r2, #0]
 8002f2a:	525a      	strh	r2, [r3, r1]
  hspi->RxXferSize  = Size;
 8002f2c:	68fb      	ldr	r3, [r7, #12]
 8002f2e:	1cba      	adds	r2, r7, #2
 8002f30:	2144      	movs	r1, #68	; 0x44
 8002f32:	8812      	ldrh	r2, [r2, #0]
 8002f34:	525a      	strh	r2, [r3, r1]
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8002f36:	68fb      	ldr	r3, [r7, #12]
 8002f38:	68ba      	ldr	r2, [r7, #8]
 8002f3a:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferCount = Size;
 8002f3c:	68fb      	ldr	r3, [r7, #12]
 8002f3e:	1cba      	adds	r2, r7, #2
 8002f40:	8812      	ldrh	r2, [r2, #0]
 8002f42:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxXferSize  = Size;
 8002f44:	68fb      	ldr	r3, [r7, #12]
 8002f46:	1cba      	adds	r2, r7, #2
 8002f48:	8812      	ldrh	r2, [r2, #0]
 8002f4a:	879a      	strh	r2, [r3, #60]	; 0x3c

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8002f4c:	68fb      	ldr	r3, [r7, #12]
 8002f4e:	2200      	movs	r2, #0
 8002f50:	64da      	str	r2, [r3, #76]	; 0x4c
  hspi->TxISR       = NULL;
 8002f52:	68fb      	ldr	r3, [r7, #12]
 8002f54:	2200      	movs	r2, #0
 8002f56:	651a      	str	r2, [r3, #80]	; 0x50
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8002f58:	68fb      	ldr	r3, [r7, #12]
 8002f5a:	68da      	ldr	r2, [r3, #12]
 8002f5c:	23e0      	movs	r3, #224	; 0xe0
 8002f5e:	00db      	lsls	r3, r3, #3
 8002f60:	429a      	cmp	r2, r3
 8002f62:	d908      	bls.n	8002f76 <HAL_SPI_TransmitReceive+0x116>
  {
    /* Set fiforxthreshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8002f64:	68fb      	ldr	r3, [r7, #12]
 8002f66:	681b      	ldr	r3, [r3, #0]
 8002f68:	685a      	ldr	r2, [r3, #4]
 8002f6a:	68fb      	ldr	r3, [r7, #12]
 8002f6c:	681b      	ldr	r3, [r3, #0]
 8002f6e:	49ac      	ldr	r1, [pc, #688]	; (8003220 <HAL_SPI_TransmitReceive+0x3c0>)
 8002f70:	400a      	ands	r2, r1
 8002f72:	605a      	str	r2, [r3, #4]
 8002f74:	e008      	b.n	8002f88 <HAL_SPI_TransmitReceive+0x128>
  }
  else
  {
    /* Set fiforxthreshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8002f76:	68fb      	ldr	r3, [r7, #12]
 8002f78:	681b      	ldr	r3, [r3, #0]
 8002f7a:	685a      	ldr	r2, [r3, #4]
 8002f7c:	68fb      	ldr	r3, [r7, #12]
 8002f7e:	681b      	ldr	r3, [r3, #0]
 8002f80:	2180      	movs	r1, #128	; 0x80
 8002f82:	0149      	lsls	r1, r1, #5
 8002f84:	430a      	orrs	r2, r1
 8002f86:	605a      	str	r2, [r3, #4]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8002f88:	68fb      	ldr	r3, [r7, #12]
 8002f8a:	681b      	ldr	r3, [r3, #0]
 8002f8c:	681b      	ldr	r3, [r3, #0]
 8002f8e:	2240      	movs	r2, #64	; 0x40
 8002f90:	4013      	ands	r3, r2
 8002f92:	2b40      	cmp	r3, #64	; 0x40
 8002f94:	d007      	beq.n	8002fa6 <HAL_SPI_TransmitReceive+0x146>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8002f96:	68fb      	ldr	r3, [r7, #12]
 8002f98:	681b      	ldr	r3, [r3, #0]
 8002f9a:	681a      	ldr	r2, [r3, #0]
 8002f9c:	68fb      	ldr	r3, [r7, #12]
 8002f9e:	681b      	ldr	r3, [r3, #0]
 8002fa0:	2140      	movs	r1, #64	; 0x40
 8002fa2:	430a      	orrs	r2, r1
 8002fa4:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8002fa6:	68fb      	ldr	r3, [r7, #12]
 8002fa8:	68da      	ldr	r2, [r3, #12]
 8002faa:	23e0      	movs	r3, #224	; 0xe0
 8002fac:	00db      	lsls	r3, r3, #3
 8002fae:	429a      	cmp	r2, r3
 8002fb0:	d800      	bhi.n	8002fb4 <HAL_SPI_TransmitReceive+0x154>
 8002fb2:	e083      	b.n	80030bc <HAL_SPI_TransmitReceive+0x25c>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8002fb4:	68fb      	ldr	r3, [r7, #12]
 8002fb6:	685b      	ldr	r3, [r3, #4]
 8002fb8:	2b00      	cmp	r3, #0
 8002fba:	d005      	beq.n	8002fc8 <HAL_SPI_TransmitReceive+0x168>
 8002fbc:	2312      	movs	r3, #18
 8002fbe:	18fb      	adds	r3, r7, r3
 8002fc0:	881b      	ldrh	r3, [r3, #0]
 8002fc2:	2b01      	cmp	r3, #1
 8002fc4:	d000      	beq.n	8002fc8 <HAL_SPI_TransmitReceive+0x168>
 8002fc6:	e06d      	b.n	80030a4 <HAL_SPI_TransmitReceive+0x244>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8002fc8:	68fb      	ldr	r3, [r7, #12]
 8002fca:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002fcc:	881a      	ldrh	r2, [r3, #0]
 8002fce:	68fb      	ldr	r3, [r7, #12]
 8002fd0:	681b      	ldr	r3, [r3, #0]
 8002fd2:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8002fd4:	68fb      	ldr	r3, [r7, #12]
 8002fd6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002fd8:	1c9a      	adds	r2, r3, #2
 8002fda:	68fb      	ldr	r3, [r7, #12]
 8002fdc:	639a      	str	r2, [r3, #56]	; 0x38
      hspi->TxXferCount--;
 8002fde:	68fb      	ldr	r3, [r7, #12]
 8002fe0:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8002fe2:	b29b      	uxth	r3, r3
 8002fe4:	3b01      	subs	r3, #1
 8002fe6:	b29a      	uxth	r2, r3
 8002fe8:	68fb      	ldr	r3, [r7, #12]
 8002fea:	87da      	strh	r2, [r3, #62]	; 0x3e
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8002fec:	e05a      	b.n	80030a4 <HAL_SPI_TransmitReceive+0x244>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8002fee:	68fb      	ldr	r3, [r7, #12]
 8002ff0:	681b      	ldr	r3, [r3, #0]
 8002ff2:	689b      	ldr	r3, [r3, #8]
 8002ff4:	2202      	movs	r2, #2
 8002ff6:	4013      	ands	r3, r2
 8002ff8:	2b02      	cmp	r3, #2
 8002ffa:	d11b      	bne.n	8003034 <HAL_SPI_TransmitReceive+0x1d4>
 8002ffc:	68fb      	ldr	r3, [r7, #12]
 8002ffe:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003000:	b29b      	uxth	r3, r3
 8003002:	2b00      	cmp	r3, #0
 8003004:	d016      	beq.n	8003034 <HAL_SPI_TransmitReceive+0x1d4>
 8003006:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003008:	2b01      	cmp	r3, #1
 800300a:	d113      	bne.n	8003034 <HAL_SPI_TransmitReceive+0x1d4>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800300c:	68fb      	ldr	r3, [r7, #12]
 800300e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003010:	881a      	ldrh	r2, [r3, #0]
 8003012:	68fb      	ldr	r3, [r7, #12]
 8003014:	681b      	ldr	r3, [r3, #0]
 8003016:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8003018:	68fb      	ldr	r3, [r7, #12]
 800301a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800301c:	1c9a      	adds	r2, r3, #2
 800301e:	68fb      	ldr	r3, [r7, #12]
 8003020:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 8003022:	68fb      	ldr	r3, [r7, #12]
 8003024:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003026:	b29b      	uxth	r3, r3
 8003028:	3b01      	subs	r3, #1
 800302a:	b29a      	uxth	r2, r3
 800302c:	68fb      	ldr	r3, [r7, #12]
 800302e:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8003030:	2300      	movs	r3, #0
 8003032:	627b      	str	r3, [r7, #36]	; 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8003034:	68fb      	ldr	r3, [r7, #12]
 8003036:	681b      	ldr	r3, [r3, #0]
 8003038:	689b      	ldr	r3, [r3, #8]
 800303a:	2201      	movs	r2, #1
 800303c:	4013      	ands	r3, r2
 800303e:	2b01      	cmp	r3, #1
 8003040:	d11c      	bne.n	800307c <HAL_SPI_TransmitReceive+0x21c>
 8003042:	68fb      	ldr	r3, [r7, #12]
 8003044:	2246      	movs	r2, #70	; 0x46
 8003046:	5a9b      	ldrh	r3, [r3, r2]
 8003048:	b29b      	uxth	r3, r3
 800304a:	2b00      	cmp	r3, #0
 800304c:	d016      	beq.n	800307c <HAL_SPI_TransmitReceive+0x21c>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800304e:	68fb      	ldr	r3, [r7, #12]
 8003050:	681b      	ldr	r3, [r3, #0]
 8003052:	68da      	ldr	r2, [r3, #12]
 8003054:	68fb      	ldr	r3, [r7, #12]
 8003056:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003058:	b292      	uxth	r2, r2
 800305a:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 800305c:	68fb      	ldr	r3, [r7, #12]
 800305e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003060:	1c9a      	adds	r2, r3, #2
 8003062:	68fb      	ldr	r3, [r7, #12]
 8003064:	641a      	str	r2, [r3, #64]	; 0x40
        hspi->RxXferCount--;
 8003066:	68fb      	ldr	r3, [r7, #12]
 8003068:	2246      	movs	r2, #70	; 0x46
 800306a:	5a9b      	ldrh	r3, [r3, r2]
 800306c:	b29b      	uxth	r3, r3
 800306e:	3b01      	subs	r3, #1
 8003070:	b299      	uxth	r1, r3
 8003072:	68fb      	ldr	r3, [r7, #12]
 8003074:	2246      	movs	r2, #70	; 0x46
 8003076:	5299      	strh	r1, [r3, r2]
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8003078:	2301      	movs	r3, #1
 800307a:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 800307c:	f7fe f922 	bl	80012c4 <HAL_GetTick>
 8003080:	0002      	movs	r2, r0
 8003082:	69fb      	ldr	r3, [r7, #28]
 8003084:	1ad3      	subs	r3, r2, r3
 8003086:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8003088:	429a      	cmp	r2, r3
 800308a:	d80b      	bhi.n	80030a4 <HAL_SPI_TransmitReceive+0x244>
 800308c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800308e:	3301      	adds	r3, #1
 8003090:	d008      	beq.n	80030a4 <HAL_SPI_TransmitReceive+0x244>
      {
        errorcode = HAL_TIMEOUT;
 8003092:	2323      	movs	r3, #35	; 0x23
 8003094:	18fb      	adds	r3, r7, r3
 8003096:	2203      	movs	r2, #3
 8003098:	701a      	strb	r2, [r3, #0]
        hspi->State = HAL_SPI_STATE_READY;
 800309a:	68fb      	ldr	r3, [r7, #12]
 800309c:	225d      	movs	r2, #93	; 0x5d
 800309e:	2101      	movs	r1, #1
 80030a0:	5499      	strb	r1, [r3, r2]
        goto error;
 80030a2:	e0b1      	b.n	8003208 <HAL_SPI_TransmitReceive+0x3a8>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80030a4:	68fb      	ldr	r3, [r7, #12]
 80030a6:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80030a8:	b29b      	uxth	r3, r3
 80030aa:	2b00      	cmp	r3, #0
 80030ac:	d19f      	bne.n	8002fee <HAL_SPI_TransmitReceive+0x18e>
 80030ae:	68fb      	ldr	r3, [r7, #12]
 80030b0:	2246      	movs	r2, #70	; 0x46
 80030b2:	5a9b      	ldrh	r3, [r3, r2]
 80030b4:	b29b      	uxth	r3, r3
 80030b6:	2b00      	cmp	r3, #0
 80030b8:	d199      	bne.n	8002fee <HAL_SPI_TransmitReceive+0x18e>
 80030ba:	e089      	b.n	80031d0 <HAL_SPI_TransmitReceive+0x370>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80030bc:	68fb      	ldr	r3, [r7, #12]
 80030be:	685b      	ldr	r3, [r3, #4]
 80030c0:	2b00      	cmp	r3, #0
 80030c2:	d005      	beq.n	80030d0 <HAL_SPI_TransmitReceive+0x270>
 80030c4:	2312      	movs	r3, #18
 80030c6:	18fb      	adds	r3, r7, r3
 80030c8:	881b      	ldrh	r3, [r3, #0]
 80030ca:	2b01      	cmp	r3, #1
 80030cc:	d000      	beq.n	80030d0 <HAL_SPI_TransmitReceive+0x270>
 80030ce:	e074      	b.n	80031ba <HAL_SPI_TransmitReceive+0x35a>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 80030d0:	68fb      	ldr	r3, [r7, #12]
 80030d2:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80030d4:	68fb      	ldr	r3, [r7, #12]
 80030d6:	681b      	ldr	r3, [r3, #0]
 80030d8:	330c      	adds	r3, #12
 80030da:	7812      	ldrb	r2, [r2, #0]
 80030dc:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 80030de:	68fb      	ldr	r3, [r7, #12]
 80030e0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80030e2:	1c5a      	adds	r2, r3, #1
 80030e4:	68fb      	ldr	r3, [r7, #12]
 80030e6:	639a      	str	r2, [r3, #56]	; 0x38
      hspi->TxXferCount--;
 80030e8:	68fb      	ldr	r3, [r7, #12]
 80030ea:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80030ec:	b29b      	uxth	r3, r3
 80030ee:	3b01      	subs	r3, #1
 80030f0:	b29a      	uxth	r2, r3
 80030f2:	68fb      	ldr	r3, [r7, #12]
 80030f4:	87da      	strh	r2, [r3, #62]	; 0x3e
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80030f6:	e060      	b.n	80031ba <HAL_SPI_TransmitReceive+0x35a>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80030f8:	68fb      	ldr	r3, [r7, #12]
 80030fa:	681b      	ldr	r3, [r3, #0]
 80030fc:	689b      	ldr	r3, [r3, #8]
 80030fe:	2202      	movs	r2, #2
 8003100:	4013      	ands	r3, r2
 8003102:	2b02      	cmp	r3, #2
 8003104:	d11c      	bne.n	8003140 <HAL_SPI_TransmitReceive+0x2e0>
 8003106:	68fb      	ldr	r3, [r7, #12]
 8003108:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800310a:	b29b      	uxth	r3, r3
 800310c:	2b00      	cmp	r3, #0
 800310e:	d017      	beq.n	8003140 <HAL_SPI_TransmitReceive+0x2e0>
 8003110:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003112:	2b01      	cmp	r3, #1
 8003114:	d114      	bne.n	8003140 <HAL_SPI_TransmitReceive+0x2e0>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8003116:	68fb      	ldr	r3, [r7, #12]
 8003118:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800311a:	68fb      	ldr	r3, [r7, #12]
 800311c:	681b      	ldr	r3, [r3, #0]
 800311e:	330c      	adds	r3, #12
 8003120:	7812      	ldrb	r2, [r2, #0]
 8003122:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8003124:	68fb      	ldr	r3, [r7, #12]
 8003126:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003128:	1c5a      	adds	r2, r3, #1
 800312a:	68fb      	ldr	r3, [r7, #12]
 800312c:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 800312e:	68fb      	ldr	r3, [r7, #12]
 8003130:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003132:	b29b      	uxth	r3, r3
 8003134:	3b01      	subs	r3, #1
 8003136:	b29a      	uxth	r2, r3
 8003138:	68fb      	ldr	r3, [r7, #12]
 800313a:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800313c:	2300      	movs	r3, #0
 800313e:	627b      	str	r3, [r7, #36]	; 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8003140:	68fb      	ldr	r3, [r7, #12]
 8003142:	681b      	ldr	r3, [r3, #0]
 8003144:	689b      	ldr	r3, [r3, #8]
 8003146:	2201      	movs	r2, #1
 8003148:	4013      	ands	r3, r2
 800314a:	2b01      	cmp	r3, #1
 800314c:	d11e      	bne.n	800318c <HAL_SPI_TransmitReceive+0x32c>
 800314e:	68fb      	ldr	r3, [r7, #12]
 8003150:	2246      	movs	r2, #70	; 0x46
 8003152:	5a9b      	ldrh	r3, [r3, r2]
 8003154:	b29b      	uxth	r3, r3
 8003156:	2b00      	cmp	r3, #0
 8003158:	d018      	beq.n	800318c <HAL_SPI_TransmitReceive+0x32c>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 800315a:	68fb      	ldr	r3, [r7, #12]
 800315c:	681b      	ldr	r3, [r3, #0]
 800315e:	330c      	adds	r3, #12
 8003160:	001a      	movs	r2, r3
 8003162:	68fb      	ldr	r3, [r7, #12]
 8003164:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003166:	7812      	ldrb	r2, [r2, #0]
 8003168:	b2d2      	uxtb	r2, r2
 800316a:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 800316c:	68fb      	ldr	r3, [r7, #12]
 800316e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003170:	1c5a      	adds	r2, r3, #1
 8003172:	68fb      	ldr	r3, [r7, #12]
 8003174:	641a      	str	r2, [r3, #64]	; 0x40
        hspi->RxXferCount--;
 8003176:	68fb      	ldr	r3, [r7, #12]
 8003178:	2246      	movs	r2, #70	; 0x46
 800317a:	5a9b      	ldrh	r3, [r3, r2]
 800317c:	b29b      	uxth	r3, r3
 800317e:	3b01      	subs	r3, #1
 8003180:	b299      	uxth	r1, r3
 8003182:	68fb      	ldr	r3, [r7, #12]
 8003184:	2246      	movs	r2, #70	; 0x46
 8003186:	5299      	strh	r1, [r3, r2]
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8003188:	2301      	movs	r3, #1
 800318a:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 800318c:	f7fe f89a 	bl	80012c4 <HAL_GetTick>
 8003190:	0002      	movs	r2, r0
 8003192:	69fb      	ldr	r3, [r7, #28]
 8003194:	1ad3      	subs	r3, r2, r3
 8003196:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8003198:	429a      	cmp	r2, r3
 800319a:	d802      	bhi.n	80031a2 <HAL_SPI_TransmitReceive+0x342>
 800319c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800319e:	3301      	adds	r3, #1
 80031a0:	d102      	bne.n	80031a8 <HAL_SPI_TransmitReceive+0x348>
 80031a2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80031a4:	2b00      	cmp	r3, #0
 80031a6:	d108      	bne.n	80031ba <HAL_SPI_TransmitReceive+0x35a>
      {
        errorcode = HAL_TIMEOUT;
 80031a8:	2323      	movs	r3, #35	; 0x23
 80031aa:	18fb      	adds	r3, r7, r3
 80031ac:	2203      	movs	r2, #3
 80031ae:	701a      	strb	r2, [r3, #0]
        hspi->State = HAL_SPI_STATE_READY;
 80031b0:	68fb      	ldr	r3, [r7, #12]
 80031b2:	225d      	movs	r2, #93	; 0x5d
 80031b4:	2101      	movs	r1, #1
 80031b6:	5499      	strb	r1, [r3, r2]
        goto error;
 80031b8:	e026      	b.n	8003208 <HAL_SPI_TransmitReceive+0x3a8>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80031ba:	68fb      	ldr	r3, [r7, #12]
 80031bc:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80031be:	b29b      	uxth	r3, r3
 80031c0:	2b00      	cmp	r3, #0
 80031c2:	d199      	bne.n	80030f8 <HAL_SPI_TransmitReceive+0x298>
 80031c4:	68fb      	ldr	r3, [r7, #12]
 80031c6:	2246      	movs	r2, #70	; 0x46
 80031c8:	5a9b      	ldrh	r3, [r3, r2]
 80031ca:	b29b      	uxth	r3, r3
 80031cc:	2b00      	cmp	r3, #0
 80031ce:	d193      	bne.n	80030f8 <HAL_SPI_TransmitReceive+0x298>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80031d0:	69fa      	ldr	r2, [r7, #28]
 80031d2:	6b39      	ldr	r1, [r7, #48]	; 0x30
 80031d4:	68fb      	ldr	r3, [r7, #12]
 80031d6:	0018      	movs	r0, r3
 80031d8:	f000 faba 	bl	8003750 <SPI_EndRxTxTransaction>
 80031dc:	1e03      	subs	r3, r0, #0
 80031de:	d006      	beq.n	80031ee <HAL_SPI_TransmitReceive+0x38e>
  {
    errorcode = HAL_ERROR;
 80031e0:	2323      	movs	r3, #35	; 0x23
 80031e2:	18fb      	adds	r3, r7, r3
 80031e4:	2201      	movs	r2, #1
 80031e6:	701a      	strb	r2, [r3, #0]
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80031e8:	68fb      	ldr	r3, [r7, #12]
 80031ea:	2220      	movs	r2, #32
 80031ec:	661a      	str	r2, [r3, #96]	; 0x60
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80031ee:	68fb      	ldr	r3, [r7, #12]
 80031f0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80031f2:	2b00      	cmp	r3, #0
 80031f4:	d004      	beq.n	8003200 <HAL_SPI_TransmitReceive+0x3a0>
  {
    errorcode = HAL_ERROR;
 80031f6:	2323      	movs	r3, #35	; 0x23
 80031f8:	18fb      	adds	r3, r7, r3
 80031fa:	2201      	movs	r2, #1
 80031fc:	701a      	strb	r2, [r3, #0]
 80031fe:	e003      	b.n	8003208 <HAL_SPI_TransmitReceive+0x3a8>
  }
  else
  {
    hspi->State = HAL_SPI_STATE_READY;
 8003200:	68fb      	ldr	r3, [r7, #12]
 8003202:	225d      	movs	r2, #93	; 0x5d
 8003204:	2101      	movs	r1, #1
 8003206:	5499      	strb	r1, [r3, r2]
  }
  
error :
  __HAL_UNLOCK(hspi);
 8003208:	68fb      	ldr	r3, [r7, #12]
 800320a:	225c      	movs	r2, #92	; 0x5c
 800320c:	2100      	movs	r1, #0
 800320e:	5499      	strb	r1, [r3, r2]
  return errorcode;
 8003210:	2323      	movs	r3, #35	; 0x23
 8003212:	18fb      	adds	r3, r7, r3
 8003214:	781b      	ldrb	r3, [r3, #0]
}
 8003216:	0018      	movs	r0, r3
 8003218:	46bd      	mov	sp, r7
 800321a:	b00a      	add	sp, #40	; 0x28
 800321c:	bd80      	pop	{r7, pc}
 800321e:	46c0      	nop			; (mov r8, r8)
 8003220:	ffffefff 	.word	0xffffefff

08003224 <HAL_SPI_IRQHandler>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for the specified SPI module.
  * @retval None
  */
void HAL_SPI_IRQHandler(SPI_HandleTypeDef *hspi)
{
 8003224:	b580      	push	{r7, lr}
 8003226:	b088      	sub	sp, #32
 8003228:	af00      	add	r7, sp, #0
 800322a:	6078      	str	r0, [r7, #4]
  uint32_t itsource = hspi->Instance->CR2;
 800322c:	687b      	ldr	r3, [r7, #4]
 800322e:	681b      	ldr	r3, [r3, #0]
 8003230:	685b      	ldr	r3, [r3, #4]
 8003232:	61fb      	str	r3, [r7, #28]
  uint32_t itflag   = hspi->Instance->SR;
 8003234:	687b      	ldr	r3, [r7, #4]
 8003236:	681b      	ldr	r3, [r3, #0]
 8003238:	689b      	ldr	r3, [r3, #8]
 800323a:	61bb      	str	r3, [r7, #24]

  /* SPI in mode Receiver ----------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 800323c:	69bb      	ldr	r3, [r7, #24]
 800323e:	2240      	movs	r2, #64	; 0x40
 8003240:	4013      	ands	r3, r2
 8003242:	d10d      	bne.n	8003260 <HAL_SPI_IRQHandler+0x3c>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 8003244:	69bb      	ldr	r3, [r7, #24]
 8003246:	2201      	movs	r2, #1
 8003248:	4013      	ands	r3, r2
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 800324a:	d009      	beq.n	8003260 <HAL_SPI_IRQHandler+0x3c>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 800324c:	69fb      	ldr	r3, [r7, #28]
 800324e:	2240      	movs	r2, #64	; 0x40
 8003250:	4013      	ands	r3, r2
 8003252:	d005      	beq.n	8003260 <HAL_SPI_IRQHandler+0x3c>
  {
    hspi->RxISR(hspi);
 8003254:	687b      	ldr	r3, [r7, #4]
 8003256:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003258:	687a      	ldr	r2, [r7, #4]
 800325a:	0010      	movs	r0, r2
 800325c:	4798      	blx	r3
    return;
 800325e:	e0c5      	b.n	80033ec <HAL_SPI_IRQHandler+0x1c8>
  }

  /* SPI in mode Transmitter -------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_TXE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_TXE) != RESET))
 8003260:	69bb      	ldr	r3, [r7, #24]
 8003262:	2202      	movs	r2, #2
 8003264:	4013      	ands	r3, r2
 8003266:	d009      	beq.n	800327c <HAL_SPI_IRQHandler+0x58>
 8003268:	69fb      	ldr	r3, [r7, #28]
 800326a:	2280      	movs	r2, #128	; 0x80
 800326c:	4013      	ands	r3, r2
 800326e:	d005      	beq.n	800327c <HAL_SPI_IRQHandler+0x58>
  {
    hspi->TxISR(hspi);
 8003270:	687b      	ldr	r3, [r7, #4]
 8003272:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003274:	687a      	ldr	r2, [r7, #4]
 8003276:	0010      	movs	r0, r2
 8003278:	4798      	blx	r3
    return;
 800327a:	e0b7      	b.n	80033ec <HAL_SPI_IRQHandler+0x1c8>
  }

  /* SPI in Error Treatment --------------------------------------------------*/
  if (((SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET) || (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 800327c:	69bb      	ldr	r3, [r7, #24]
 800327e:	2220      	movs	r2, #32
 8003280:	4013      	ands	r3, r2
 8003282:	d109      	bne.n	8003298 <HAL_SPI_IRQHandler+0x74>
 8003284:	69bb      	ldr	r3, [r7, #24]
 8003286:	2240      	movs	r2, #64	; 0x40
 8003288:	4013      	ands	r3, r2
 800328a:	d105      	bne.n	8003298 <HAL_SPI_IRQHandler+0x74>
       || (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_ERR) != RESET))
 800328c:	69ba      	ldr	r2, [r7, #24]
 800328e:	2380      	movs	r3, #128	; 0x80
 8003290:	005b      	lsls	r3, r3, #1
 8003292:	4013      	ands	r3, r2
 8003294:	d100      	bne.n	8003298 <HAL_SPI_IRQHandler+0x74>
 8003296:	e0a9      	b.n	80033ec <HAL_SPI_IRQHandler+0x1c8>
 8003298:	69fb      	ldr	r3, [r7, #28]
 800329a:	2220      	movs	r2, #32
 800329c:	4013      	ands	r3, r2
 800329e:	d100      	bne.n	80032a2 <HAL_SPI_IRQHandler+0x7e>
 80032a0:	e0a4      	b.n	80033ec <HAL_SPI_IRQHandler+0x1c8>
  {
    /* SPI Overrun error interrupt occurred ----------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 80032a2:	69bb      	ldr	r3, [r7, #24]
 80032a4:	2240      	movs	r2, #64	; 0x40
 80032a6:	4013      	ands	r3, r2
 80032a8:	d023      	beq.n	80032f2 <HAL_SPI_IRQHandler+0xce>
    {
      if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 80032aa:	687b      	ldr	r3, [r7, #4]
 80032ac:	225d      	movs	r2, #93	; 0x5d
 80032ae:	5c9b      	ldrb	r3, [r3, r2]
 80032b0:	b2db      	uxtb	r3, r3
 80032b2:	2b03      	cmp	r3, #3
 80032b4:	d011      	beq.n	80032da <HAL_SPI_IRQHandler+0xb6>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 80032b6:	687b      	ldr	r3, [r7, #4]
 80032b8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80032ba:	2204      	movs	r2, #4
 80032bc:	431a      	orrs	r2, r3
 80032be:	687b      	ldr	r3, [r7, #4]
 80032c0:	661a      	str	r2, [r3, #96]	; 0x60
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80032c2:	2300      	movs	r3, #0
 80032c4:	617b      	str	r3, [r7, #20]
 80032c6:	687b      	ldr	r3, [r7, #4]
 80032c8:	681b      	ldr	r3, [r3, #0]
 80032ca:	68db      	ldr	r3, [r3, #12]
 80032cc:	617b      	str	r3, [r7, #20]
 80032ce:	687b      	ldr	r3, [r7, #4]
 80032d0:	681b      	ldr	r3, [r3, #0]
 80032d2:	689b      	ldr	r3, [r3, #8]
 80032d4:	617b      	str	r3, [r7, #20]
 80032d6:	697b      	ldr	r3, [r7, #20]
 80032d8:	e00b      	b.n	80032f2 <HAL_SPI_IRQHandler+0xce>
      }
      else
      {
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80032da:	2300      	movs	r3, #0
 80032dc:	613b      	str	r3, [r7, #16]
 80032de:	687b      	ldr	r3, [r7, #4]
 80032e0:	681b      	ldr	r3, [r3, #0]
 80032e2:	68db      	ldr	r3, [r3, #12]
 80032e4:	613b      	str	r3, [r7, #16]
 80032e6:	687b      	ldr	r3, [r7, #4]
 80032e8:	681b      	ldr	r3, [r3, #0]
 80032ea:	689b      	ldr	r3, [r3, #8]
 80032ec:	613b      	str	r3, [r7, #16]
 80032ee:	693b      	ldr	r3, [r7, #16]
        return;
 80032f0:	e07c      	b.n	80033ec <HAL_SPI_IRQHandler+0x1c8>
      }
    }

    /* SPI Mode Fault error interrupt occurred -------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET)
 80032f2:	69bb      	ldr	r3, [r7, #24]
 80032f4:	2220      	movs	r2, #32
 80032f6:	4013      	ands	r3, r2
 80032f8:	d014      	beq.n	8003324 <HAL_SPI_IRQHandler+0x100>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 80032fa:	687b      	ldr	r3, [r7, #4]
 80032fc:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80032fe:	2201      	movs	r2, #1
 8003300:	431a      	orrs	r2, r3
 8003302:	687b      	ldr	r3, [r7, #4]
 8003304:	661a      	str	r2, [r3, #96]	; 0x60
      __HAL_SPI_CLEAR_MODFFLAG(hspi);
 8003306:	2300      	movs	r3, #0
 8003308:	60fb      	str	r3, [r7, #12]
 800330a:	687b      	ldr	r3, [r7, #4]
 800330c:	681b      	ldr	r3, [r3, #0]
 800330e:	689b      	ldr	r3, [r3, #8]
 8003310:	60fb      	str	r3, [r7, #12]
 8003312:	687b      	ldr	r3, [r7, #4]
 8003314:	681b      	ldr	r3, [r3, #0]
 8003316:	681a      	ldr	r2, [r3, #0]
 8003318:	687b      	ldr	r3, [r7, #4]
 800331a:	681b      	ldr	r3, [r3, #0]
 800331c:	2140      	movs	r1, #64	; 0x40
 800331e:	438a      	bics	r2, r1
 8003320:	601a      	str	r2, [r3, #0]
 8003322:	68fb      	ldr	r3, [r7, #12]
    }

    /* SPI Frame error interrupt occurred ------------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)
 8003324:	69ba      	ldr	r2, [r7, #24]
 8003326:	2380      	movs	r3, #128	; 0x80
 8003328:	005b      	lsls	r3, r3, #1
 800332a:	4013      	ands	r3, r2
 800332c:	d00c      	beq.n	8003348 <HAL_SPI_IRQHandler+0x124>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 800332e:	687b      	ldr	r3, [r7, #4]
 8003330:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003332:	2208      	movs	r2, #8
 8003334:	431a      	orrs	r2, r3
 8003336:	687b      	ldr	r3, [r7, #4]
 8003338:	661a      	str	r2, [r3, #96]	; 0x60
      __HAL_SPI_CLEAR_FREFLAG(hspi);
 800333a:	2300      	movs	r3, #0
 800333c:	60bb      	str	r3, [r7, #8]
 800333e:	687b      	ldr	r3, [r7, #4]
 8003340:	681b      	ldr	r3, [r3, #0]
 8003342:	689b      	ldr	r3, [r3, #8]
 8003344:	60bb      	str	r3, [r7, #8]
 8003346:	68bb      	ldr	r3, [r7, #8]
    }

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8003348:	687b      	ldr	r3, [r7, #4]
 800334a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800334c:	2b00      	cmp	r3, #0
 800334e:	d04c      	beq.n	80033ea <HAL_SPI_IRQHandler+0x1c6>
    {
      /* Disable all interrupts */
      __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXNE | SPI_IT_TXE | SPI_IT_ERR);
 8003350:	687b      	ldr	r3, [r7, #4]
 8003352:	681b      	ldr	r3, [r3, #0]
 8003354:	685a      	ldr	r2, [r3, #4]
 8003356:	687b      	ldr	r3, [r7, #4]
 8003358:	681b      	ldr	r3, [r3, #0]
 800335a:	21e0      	movs	r1, #224	; 0xe0
 800335c:	438a      	bics	r2, r1
 800335e:	605a      	str	r2, [r3, #4]

      hspi->State = HAL_SPI_STATE_READY;
 8003360:	687b      	ldr	r3, [r7, #4]
 8003362:	225d      	movs	r2, #93	; 0x5d
 8003364:	2101      	movs	r1, #1
 8003366:	5499      	strb	r1, [r3, r2]
      /* Disable the SPI DMA requests if enabled */
      if ((HAL_IS_BIT_SET(itsource, SPI_CR2_TXDMAEN)) || (HAL_IS_BIT_SET(itsource, SPI_CR2_RXDMAEN)))
 8003368:	69fb      	ldr	r3, [r7, #28]
 800336a:	2202      	movs	r2, #2
 800336c:	4013      	ands	r3, r2
 800336e:	d103      	bne.n	8003378 <HAL_SPI_IRQHandler+0x154>
 8003370:	69fb      	ldr	r3, [r7, #28]
 8003372:	2201      	movs	r2, #1
 8003374:	4013      	ands	r3, r2
 8003376:	d032      	beq.n	80033de <HAL_SPI_IRQHandler+0x1ba>
      {
        CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN));
 8003378:	687b      	ldr	r3, [r7, #4]
 800337a:	681b      	ldr	r3, [r3, #0]
 800337c:	685a      	ldr	r2, [r3, #4]
 800337e:	687b      	ldr	r3, [r7, #4]
 8003380:	681b      	ldr	r3, [r3, #0]
 8003382:	2103      	movs	r1, #3
 8003384:	438a      	bics	r2, r1
 8003386:	605a      	str	r2, [r3, #4]

        /* Abort the SPI DMA Rx channel */
        if (hspi->hdmarx != NULL)
 8003388:	687b      	ldr	r3, [r7, #4]
 800338a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800338c:	2b00      	cmp	r3, #0
 800338e:	d010      	beq.n	80033b2 <HAL_SPI_IRQHandler+0x18e>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmarx->XferAbortCallback = SPI_DMAAbortOnError;
 8003390:	687b      	ldr	r3, [r7, #4]
 8003392:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003394:	4a17      	ldr	r2, [pc, #92]	; (80033f4 <HAL_SPI_IRQHandler+0x1d0>)
 8003396:	635a      	str	r2, [r3, #52]	; 0x34
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmarx))
 8003398:	687b      	ldr	r3, [r7, #4]
 800339a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800339c:	0018      	movs	r0, r3
 800339e:	f7fe f879 	bl	8001494 <HAL_DMA_Abort_IT>
 80033a2:	1e03      	subs	r3, r0, #0
 80033a4:	d005      	beq.n	80033b2 <HAL_SPI_IRQHandler+0x18e>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 80033a6:	687b      	ldr	r3, [r7, #4]
 80033a8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80033aa:	2240      	movs	r2, #64	; 0x40
 80033ac:	431a      	orrs	r2, r3
 80033ae:	687b      	ldr	r3, [r7, #4]
 80033b0:	661a      	str	r2, [r3, #96]	; 0x60
          }
        }
        /* Abort the SPI DMA Tx channel */
        if (hspi->hdmatx != NULL)
 80033b2:	687b      	ldr	r3, [r7, #4]
 80033b4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80033b6:	2b00      	cmp	r3, #0
 80033b8:	d016      	beq.n	80033e8 <HAL_SPI_IRQHandler+0x1c4>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmatx->XferAbortCallback = SPI_DMAAbortOnError;
 80033ba:	687b      	ldr	r3, [r7, #4]
 80033bc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80033be:	4a0d      	ldr	r2, [pc, #52]	; (80033f4 <HAL_SPI_IRQHandler+0x1d0>)
 80033c0:	635a      	str	r2, [r3, #52]	; 0x34
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmatx))
 80033c2:	687b      	ldr	r3, [r7, #4]
 80033c4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80033c6:	0018      	movs	r0, r3
 80033c8:	f7fe f864 	bl	8001494 <HAL_DMA_Abort_IT>
 80033cc:	1e03      	subs	r3, r0, #0
 80033ce:	d00b      	beq.n	80033e8 <HAL_SPI_IRQHandler+0x1c4>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 80033d0:	687b      	ldr	r3, [r7, #4]
 80033d2:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80033d4:	2240      	movs	r2, #64	; 0x40
 80033d6:	431a      	orrs	r2, r3
 80033d8:	687b      	ldr	r3, [r7, #4]
 80033da:	661a      	str	r2, [r3, #96]	; 0x60
        if (hspi->hdmatx != NULL)
 80033dc:	e004      	b.n	80033e8 <HAL_SPI_IRQHandler+0x1c4>
      {
        /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
        hspi->ErrorCallback(hspi);
#else
        HAL_SPI_ErrorCallback(hspi);
 80033de:	687b      	ldr	r3, [r7, #4]
 80033e0:	0018      	movs	r0, r3
 80033e2:	f000 f809 	bl	80033f8 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      }
    }
    return;
 80033e6:	e000      	b.n	80033ea <HAL_SPI_IRQHandler+0x1c6>
        if (hspi->hdmatx != NULL)
 80033e8:	46c0      	nop			; (mov r8, r8)
    return;
 80033ea:	46c0      	nop			; (mov r8, r8)
  }
}
 80033ec:	46bd      	mov	sp, r7
 80033ee:	b008      	add	sp, #32
 80033f0:	bd80      	pop	{r7, pc}
 80033f2:	46c0      	nop			; (mov r8, r8)
 80033f4:	08003409 	.word	0x08003409

080033f8 <HAL_SPI_ErrorCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi)
{
 80033f8:	b580      	push	{r7, lr}
 80033fa:	b082      	sub	sp, #8
 80033fc:	af00      	add	r7, sp, #0
 80033fe:	6078      	str	r0, [r7, #4]
            the HAL_SPI_ErrorCallback should be implemented in the user file
   */
  /* NOTE : The ErrorCode parameter in the hspi handle is updated by the SPI processes
            and user can use HAL_SPI_GetError() API to check the latest error occurred
   */
}
 8003400:	46c0      	nop			; (mov r8, r8)
 8003402:	46bd      	mov	sp, r7
 8003404:	b002      	add	sp, #8
 8003406:	bd80      	pop	{r7, pc}

08003408 <SPI_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void SPI_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8003408:	b580      	push	{r7, lr}
 800340a:	b084      	sub	sp, #16
 800340c:	af00      	add	r7, sp, #0
 800340e:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8003410:	687b      	ldr	r3, [r7, #4]
 8003412:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003414:	60fb      	str	r3, [r7, #12]
  hspi->RxXferCount = 0U;
 8003416:	68fb      	ldr	r3, [r7, #12]
 8003418:	2246      	movs	r2, #70	; 0x46
 800341a:	2100      	movs	r1, #0
 800341c:	5299      	strh	r1, [r3, r2]
  hspi->TxXferCount = 0U;
 800341e:	68fb      	ldr	r3, [r7, #12]
 8003420:	2200      	movs	r2, #0
 8003422:	87da      	strh	r2, [r3, #62]	; 0x3e

  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 8003424:	68fb      	ldr	r3, [r7, #12]
 8003426:	0018      	movs	r0, r3
 8003428:	f7ff ffe6 	bl	80033f8 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 800342c:	46c0      	nop			; (mov r8, r8)
 800342e:	46bd      	mov	sp, r7
 8003430:	b004      	add	sp, #16
 8003432:	bd80      	pop	{r7, pc}

08003434 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8003434:	b580      	push	{r7, lr}
 8003436:	b088      	sub	sp, #32
 8003438:	af00      	add	r7, sp, #0
 800343a:	60f8      	str	r0, [r7, #12]
 800343c:	60b9      	str	r1, [r7, #8]
 800343e:	603b      	str	r3, [r7, #0]
 8003440:	1dfb      	adds	r3, r7, #7
 8003442:	701a      	strb	r2, [r3, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8003444:	f7fd ff3e 	bl	80012c4 <HAL_GetTick>
 8003448:	0002      	movs	r2, r0
 800344a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800344c:	1a9b      	subs	r3, r3, r2
 800344e:	683a      	ldr	r2, [r7, #0]
 8003450:	18d3      	adds	r3, r2, r3
 8003452:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8003454:	f7fd ff36 	bl	80012c4 <HAL_GetTick>
 8003458:	0003      	movs	r3, r0
 800345a:	61bb      	str	r3, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 800345c:	4b3a      	ldr	r3, [pc, #232]	; (8003548 <SPI_WaitFlagStateUntilTimeout+0x114>)
 800345e:	681b      	ldr	r3, [r3, #0]
 8003460:	015b      	lsls	r3, r3, #5
 8003462:	0d1b      	lsrs	r3, r3, #20
 8003464:	69fa      	ldr	r2, [r7, #28]
 8003466:	4353      	muls	r3, r2
 8003468:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800346a:	e058      	b.n	800351e <SPI_WaitFlagStateUntilTimeout+0xea>
  {
    if (Timeout != HAL_MAX_DELAY)
 800346c:	683b      	ldr	r3, [r7, #0]
 800346e:	3301      	adds	r3, #1
 8003470:	d055      	beq.n	800351e <SPI_WaitFlagStateUntilTimeout+0xea>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8003472:	f7fd ff27 	bl	80012c4 <HAL_GetTick>
 8003476:	0002      	movs	r2, r0
 8003478:	69bb      	ldr	r3, [r7, #24]
 800347a:	1ad3      	subs	r3, r2, r3
 800347c:	69fa      	ldr	r2, [r7, #28]
 800347e:	429a      	cmp	r2, r3
 8003480:	d902      	bls.n	8003488 <SPI_WaitFlagStateUntilTimeout+0x54>
 8003482:	69fb      	ldr	r3, [r7, #28]
 8003484:	2b00      	cmp	r3, #0
 8003486:	d142      	bne.n	800350e <SPI_WaitFlagStateUntilTimeout+0xda>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8003488:	68fb      	ldr	r3, [r7, #12]
 800348a:	681b      	ldr	r3, [r3, #0]
 800348c:	685a      	ldr	r2, [r3, #4]
 800348e:	68fb      	ldr	r3, [r7, #12]
 8003490:	681b      	ldr	r3, [r3, #0]
 8003492:	21e0      	movs	r1, #224	; 0xe0
 8003494:	438a      	bics	r2, r1
 8003496:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8003498:	68fb      	ldr	r3, [r7, #12]
 800349a:	685a      	ldr	r2, [r3, #4]
 800349c:	2382      	movs	r3, #130	; 0x82
 800349e:	005b      	lsls	r3, r3, #1
 80034a0:	429a      	cmp	r2, r3
 80034a2:	d113      	bne.n	80034cc <SPI_WaitFlagStateUntilTimeout+0x98>
 80034a4:	68fb      	ldr	r3, [r7, #12]
 80034a6:	689a      	ldr	r2, [r3, #8]
 80034a8:	2380      	movs	r3, #128	; 0x80
 80034aa:	021b      	lsls	r3, r3, #8
 80034ac:	429a      	cmp	r2, r3
 80034ae:	d005      	beq.n	80034bc <SPI_WaitFlagStateUntilTimeout+0x88>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80034b0:	68fb      	ldr	r3, [r7, #12]
 80034b2:	689a      	ldr	r2, [r3, #8]
 80034b4:	2380      	movs	r3, #128	; 0x80
 80034b6:	00db      	lsls	r3, r3, #3
 80034b8:	429a      	cmp	r2, r3
 80034ba:	d107      	bne.n	80034cc <SPI_WaitFlagStateUntilTimeout+0x98>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 80034bc:	68fb      	ldr	r3, [r7, #12]
 80034be:	681b      	ldr	r3, [r3, #0]
 80034c0:	681a      	ldr	r2, [r3, #0]
 80034c2:	68fb      	ldr	r3, [r7, #12]
 80034c4:	681b      	ldr	r3, [r3, #0]
 80034c6:	2140      	movs	r1, #64	; 0x40
 80034c8:	438a      	bics	r2, r1
 80034ca:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80034cc:	68fb      	ldr	r3, [r7, #12]
 80034ce:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80034d0:	2380      	movs	r3, #128	; 0x80
 80034d2:	019b      	lsls	r3, r3, #6
 80034d4:	429a      	cmp	r2, r3
 80034d6:	d110      	bne.n	80034fa <SPI_WaitFlagStateUntilTimeout+0xc6>
        {
          SPI_RESET_CRC(hspi);
 80034d8:	68fb      	ldr	r3, [r7, #12]
 80034da:	681b      	ldr	r3, [r3, #0]
 80034dc:	681a      	ldr	r2, [r3, #0]
 80034de:	68fb      	ldr	r3, [r7, #12]
 80034e0:	681b      	ldr	r3, [r3, #0]
 80034e2:	491a      	ldr	r1, [pc, #104]	; (800354c <SPI_WaitFlagStateUntilTimeout+0x118>)
 80034e4:	400a      	ands	r2, r1
 80034e6:	601a      	str	r2, [r3, #0]
 80034e8:	68fb      	ldr	r3, [r7, #12]
 80034ea:	681b      	ldr	r3, [r3, #0]
 80034ec:	681a      	ldr	r2, [r3, #0]
 80034ee:	68fb      	ldr	r3, [r7, #12]
 80034f0:	681b      	ldr	r3, [r3, #0]
 80034f2:	2180      	movs	r1, #128	; 0x80
 80034f4:	0189      	lsls	r1, r1, #6
 80034f6:	430a      	orrs	r2, r1
 80034f8:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 80034fa:	68fb      	ldr	r3, [r7, #12]
 80034fc:	225d      	movs	r2, #93	; 0x5d
 80034fe:	2101      	movs	r1, #1
 8003500:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8003502:	68fb      	ldr	r3, [r7, #12]
 8003504:	225c      	movs	r2, #92	; 0x5c
 8003506:	2100      	movs	r1, #0
 8003508:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 800350a:	2303      	movs	r3, #3
 800350c:	e017      	b.n	800353e <SPI_WaitFlagStateUntilTimeout+0x10a>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 800350e:	697b      	ldr	r3, [r7, #20]
 8003510:	2b00      	cmp	r3, #0
 8003512:	d101      	bne.n	8003518 <SPI_WaitFlagStateUntilTimeout+0xe4>
      {
        tmp_timeout = 0U;
 8003514:	2300      	movs	r3, #0
 8003516:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8003518:	697b      	ldr	r3, [r7, #20]
 800351a:	3b01      	subs	r3, #1
 800351c:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800351e:	68fb      	ldr	r3, [r7, #12]
 8003520:	681b      	ldr	r3, [r3, #0]
 8003522:	689b      	ldr	r3, [r3, #8]
 8003524:	68ba      	ldr	r2, [r7, #8]
 8003526:	4013      	ands	r3, r2
 8003528:	68ba      	ldr	r2, [r7, #8]
 800352a:	1ad3      	subs	r3, r2, r3
 800352c:	425a      	negs	r2, r3
 800352e:	4153      	adcs	r3, r2
 8003530:	b2db      	uxtb	r3, r3
 8003532:	001a      	movs	r2, r3
 8003534:	1dfb      	adds	r3, r7, #7
 8003536:	781b      	ldrb	r3, [r3, #0]
 8003538:	429a      	cmp	r2, r3
 800353a:	d197      	bne.n	800346c <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 800353c:	2300      	movs	r3, #0
}
 800353e:	0018      	movs	r0, r3
 8003540:	46bd      	mov	sp, r7
 8003542:	b008      	add	sp, #32
 8003544:	bd80      	pop	{r7, pc}
 8003546:	46c0      	nop			; (mov r8, r8)
 8003548:	20000078 	.word	0x20000078
 800354c:	ffffdfff 	.word	0xffffdfff

08003550 <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8003550:	b580      	push	{r7, lr}
 8003552:	b08a      	sub	sp, #40	; 0x28
 8003554:	af00      	add	r7, sp, #0
 8003556:	60f8      	str	r0, [r7, #12]
 8003558:	60b9      	str	r1, [r7, #8]
 800355a:	607a      	str	r2, [r7, #4]
 800355c:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 800355e:	2317      	movs	r3, #23
 8003560:	18fb      	adds	r3, r7, r3
 8003562:	2200      	movs	r2, #0
 8003564:	701a      	strb	r2, [r3, #0]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 8003566:	f7fd fead 	bl	80012c4 <HAL_GetTick>
 800356a:	0002      	movs	r2, r0
 800356c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800356e:	1a9b      	subs	r3, r3, r2
 8003570:	683a      	ldr	r2, [r7, #0]
 8003572:	18d3      	adds	r3, r2, r3
 8003574:	627b      	str	r3, [r7, #36]	; 0x24
  tmp_tickstart = HAL_GetTick();
 8003576:	f7fd fea5 	bl	80012c4 <HAL_GetTick>
 800357a:	0003      	movs	r3, r0
 800357c:	623b      	str	r3, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 800357e:	68fb      	ldr	r3, [r7, #12]
 8003580:	681b      	ldr	r3, [r3, #0]
 8003582:	330c      	adds	r3, #12
 8003584:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 8003586:	4b41      	ldr	r3, [pc, #260]	; (800368c <SPI_WaitFifoStateUntilTimeout+0x13c>)
 8003588:	681a      	ldr	r2, [r3, #0]
 800358a:	0013      	movs	r3, r2
 800358c:	009b      	lsls	r3, r3, #2
 800358e:	189b      	adds	r3, r3, r2
 8003590:	00da      	lsls	r2, r3, #3
 8003592:	1ad3      	subs	r3, r2, r3
 8003594:	0d1b      	lsrs	r3, r3, #20
 8003596:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003598:	4353      	muls	r3, r2
 800359a:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 800359c:	e068      	b.n	8003670 <SPI_WaitFifoStateUntilTimeout+0x120>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 800359e:	68ba      	ldr	r2, [r7, #8]
 80035a0:	23c0      	movs	r3, #192	; 0xc0
 80035a2:	00db      	lsls	r3, r3, #3
 80035a4:	429a      	cmp	r2, r3
 80035a6:	d10a      	bne.n	80035be <SPI_WaitFifoStateUntilTimeout+0x6e>
 80035a8:	687b      	ldr	r3, [r7, #4]
 80035aa:	2b00      	cmp	r3, #0
 80035ac:	d107      	bne.n	80035be <SPI_WaitFifoStateUntilTimeout+0x6e>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 80035ae:	69fb      	ldr	r3, [r7, #28]
 80035b0:	781b      	ldrb	r3, [r3, #0]
 80035b2:	b2da      	uxtb	r2, r3
 80035b4:	2117      	movs	r1, #23
 80035b6:	187b      	adds	r3, r7, r1
 80035b8:	701a      	strb	r2, [r3, #0]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 80035ba:	187b      	adds	r3, r7, r1
 80035bc:	781b      	ldrb	r3, [r3, #0]
    }

    if (Timeout != HAL_MAX_DELAY)
 80035be:	683b      	ldr	r3, [r7, #0]
 80035c0:	3301      	adds	r3, #1
 80035c2:	d055      	beq.n	8003670 <SPI_WaitFifoStateUntilTimeout+0x120>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 80035c4:	f7fd fe7e 	bl	80012c4 <HAL_GetTick>
 80035c8:	0002      	movs	r2, r0
 80035ca:	6a3b      	ldr	r3, [r7, #32]
 80035cc:	1ad3      	subs	r3, r2, r3
 80035ce:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80035d0:	429a      	cmp	r2, r3
 80035d2:	d902      	bls.n	80035da <SPI_WaitFifoStateUntilTimeout+0x8a>
 80035d4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80035d6:	2b00      	cmp	r3, #0
 80035d8:	d142      	bne.n	8003660 <SPI_WaitFifoStateUntilTimeout+0x110>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80035da:	68fb      	ldr	r3, [r7, #12]
 80035dc:	681b      	ldr	r3, [r3, #0]
 80035de:	685a      	ldr	r2, [r3, #4]
 80035e0:	68fb      	ldr	r3, [r7, #12]
 80035e2:	681b      	ldr	r3, [r3, #0]
 80035e4:	21e0      	movs	r1, #224	; 0xe0
 80035e6:	438a      	bics	r2, r1
 80035e8:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80035ea:	68fb      	ldr	r3, [r7, #12]
 80035ec:	685a      	ldr	r2, [r3, #4]
 80035ee:	2382      	movs	r3, #130	; 0x82
 80035f0:	005b      	lsls	r3, r3, #1
 80035f2:	429a      	cmp	r2, r3
 80035f4:	d113      	bne.n	800361e <SPI_WaitFifoStateUntilTimeout+0xce>
 80035f6:	68fb      	ldr	r3, [r7, #12]
 80035f8:	689a      	ldr	r2, [r3, #8]
 80035fa:	2380      	movs	r3, #128	; 0x80
 80035fc:	021b      	lsls	r3, r3, #8
 80035fe:	429a      	cmp	r2, r3
 8003600:	d005      	beq.n	800360e <SPI_WaitFifoStateUntilTimeout+0xbe>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8003602:	68fb      	ldr	r3, [r7, #12]
 8003604:	689a      	ldr	r2, [r3, #8]
 8003606:	2380      	movs	r3, #128	; 0x80
 8003608:	00db      	lsls	r3, r3, #3
 800360a:	429a      	cmp	r2, r3
 800360c:	d107      	bne.n	800361e <SPI_WaitFifoStateUntilTimeout+0xce>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800360e:	68fb      	ldr	r3, [r7, #12]
 8003610:	681b      	ldr	r3, [r3, #0]
 8003612:	681a      	ldr	r2, [r3, #0]
 8003614:	68fb      	ldr	r3, [r7, #12]
 8003616:	681b      	ldr	r3, [r3, #0]
 8003618:	2140      	movs	r1, #64	; 0x40
 800361a:	438a      	bics	r2, r1
 800361c:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800361e:	68fb      	ldr	r3, [r7, #12]
 8003620:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8003622:	2380      	movs	r3, #128	; 0x80
 8003624:	019b      	lsls	r3, r3, #6
 8003626:	429a      	cmp	r2, r3
 8003628:	d110      	bne.n	800364c <SPI_WaitFifoStateUntilTimeout+0xfc>
        {
          SPI_RESET_CRC(hspi);
 800362a:	68fb      	ldr	r3, [r7, #12]
 800362c:	681b      	ldr	r3, [r3, #0]
 800362e:	681a      	ldr	r2, [r3, #0]
 8003630:	68fb      	ldr	r3, [r7, #12]
 8003632:	681b      	ldr	r3, [r3, #0]
 8003634:	4916      	ldr	r1, [pc, #88]	; (8003690 <SPI_WaitFifoStateUntilTimeout+0x140>)
 8003636:	400a      	ands	r2, r1
 8003638:	601a      	str	r2, [r3, #0]
 800363a:	68fb      	ldr	r3, [r7, #12]
 800363c:	681b      	ldr	r3, [r3, #0]
 800363e:	681a      	ldr	r2, [r3, #0]
 8003640:	68fb      	ldr	r3, [r7, #12]
 8003642:	681b      	ldr	r3, [r3, #0]
 8003644:	2180      	movs	r1, #128	; 0x80
 8003646:	0189      	lsls	r1, r1, #6
 8003648:	430a      	orrs	r2, r1
 800364a:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800364c:	68fb      	ldr	r3, [r7, #12]
 800364e:	225d      	movs	r2, #93	; 0x5d
 8003650:	2101      	movs	r1, #1
 8003652:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8003654:	68fb      	ldr	r3, [r7, #12]
 8003656:	225c      	movs	r2, #92	; 0x5c
 8003658:	2100      	movs	r1, #0
 800365a:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 800365c:	2303      	movs	r3, #3
 800365e:	e010      	b.n	8003682 <SPI_WaitFifoStateUntilTimeout+0x132>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8003660:	69bb      	ldr	r3, [r7, #24]
 8003662:	2b00      	cmp	r3, #0
 8003664:	d101      	bne.n	800366a <SPI_WaitFifoStateUntilTimeout+0x11a>
      {
        tmp_timeout = 0U;
 8003666:	2300      	movs	r3, #0
 8003668:	627b      	str	r3, [r7, #36]	; 0x24
      }
      count--;
 800366a:	69bb      	ldr	r3, [r7, #24]
 800366c:	3b01      	subs	r3, #1
 800366e:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 8003670:	68fb      	ldr	r3, [r7, #12]
 8003672:	681b      	ldr	r3, [r3, #0]
 8003674:	689b      	ldr	r3, [r3, #8]
 8003676:	68ba      	ldr	r2, [r7, #8]
 8003678:	4013      	ands	r3, r2
 800367a:	687a      	ldr	r2, [r7, #4]
 800367c:	429a      	cmp	r2, r3
 800367e:	d18e      	bne.n	800359e <SPI_WaitFifoStateUntilTimeout+0x4e>
    }
  }

  return HAL_OK;
 8003680:	2300      	movs	r3, #0
}
 8003682:	0018      	movs	r0, r3
 8003684:	46bd      	mov	sp, r7
 8003686:	b00a      	add	sp, #40	; 0x28
 8003688:	bd80      	pop	{r7, pc}
 800368a:	46c0      	nop			; (mov r8, r8)
 800368c:	20000078 	.word	0x20000078
 8003690:	ffffdfff 	.word	0xffffdfff

08003694 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 8003694:	b580      	push	{r7, lr}
 8003696:	b086      	sub	sp, #24
 8003698:	af02      	add	r7, sp, #8
 800369a:	60f8      	str	r0, [r7, #12]
 800369c:	60b9      	str	r1, [r7, #8]
 800369e:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80036a0:	68fb      	ldr	r3, [r7, #12]
 80036a2:	685a      	ldr	r2, [r3, #4]
 80036a4:	2382      	movs	r3, #130	; 0x82
 80036a6:	005b      	lsls	r3, r3, #1
 80036a8:	429a      	cmp	r2, r3
 80036aa:	d113      	bne.n	80036d4 <SPI_EndRxTransaction+0x40>
 80036ac:	68fb      	ldr	r3, [r7, #12]
 80036ae:	689a      	ldr	r2, [r3, #8]
 80036b0:	2380      	movs	r3, #128	; 0x80
 80036b2:	021b      	lsls	r3, r3, #8
 80036b4:	429a      	cmp	r2, r3
 80036b6:	d005      	beq.n	80036c4 <SPI_EndRxTransaction+0x30>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80036b8:	68fb      	ldr	r3, [r7, #12]
 80036ba:	689a      	ldr	r2, [r3, #8]
 80036bc:	2380      	movs	r3, #128	; 0x80
 80036be:	00db      	lsls	r3, r3, #3
 80036c0:	429a      	cmp	r2, r3
 80036c2:	d107      	bne.n	80036d4 <SPI_EndRxTransaction+0x40>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 80036c4:	68fb      	ldr	r3, [r7, #12]
 80036c6:	681b      	ldr	r3, [r3, #0]
 80036c8:	681a      	ldr	r2, [r3, #0]
 80036ca:	68fb      	ldr	r3, [r7, #12]
 80036cc:	681b      	ldr	r3, [r3, #0]
 80036ce:	2140      	movs	r1, #64	; 0x40
 80036d0:	438a      	bics	r2, r1
 80036d2:	601a      	str	r2, [r3, #0]
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80036d4:	68ba      	ldr	r2, [r7, #8]
 80036d6:	68f8      	ldr	r0, [r7, #12]
 80036d8:	687b      	ldr	r3, [r7, #4]
 80036da:	9300      	str	r3, [sp, #0]
 80036dc:	0013      	movs	r3, r2
 80036de:	2200      	movs	r2, #0
 80036e0:	2180      	movs	r1, #128	; 0x80
 80036e2:	f7ff fea7 	bl	8003434 <SPI_WaitFlagStateUntilTimeout>
 80036e6:	1e03      	subs	r3, r0, #0
 80036e8:	d007      	beq.n	80036fa <SPI_EndRxTransaction+0x66>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80036ea:	68fb      	ldr	r3, [r7, #12]
 80036ec:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80036ee:	2220      	movs	r2, #32
 80036f0:	431a      	orrs	r2, r3
 80036f2:	68fb      	ldr	r3, [r7, #12]
 80036f4:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 80036f6:	2303      	movs	r3, #3
 80036f8:	e026      	b.n	8003748 <SPI_EndRxTransaction+0xb4>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80036fa:	68fb      	ldr	r3, [r7, #12]
 80036fc:	685a      	ldr	r2, [r3, #4]
 80036fe:	2382      	movs	r3, #130	; 0x82
 8003700:	005b      	lsls	r3, r3, #1
 8003702:	429a      	cmp	r2, r3
 8003704:	d11f      	bne.n	8003746 <SPI_EndRxTransaction+0xb2>
 8003706:	68fb      	ldr	r3, [r7, #12]
 8003708:	689a      	ldr	r2, [r3, #8]
 800370a:	2380      	movs	r3, #128	; 0x80
 800370c:	021b      	lsls	r3, r3, #8
 800370e:	429a      	cmp	r2, r3
 8003710:	d005      	beq.n	800371e <SPI_EndRxTransaction+0x8a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8003712:	68fb      	ldr	r3, [r7, #12]
 8003714:	689a      	ldr	r2, [r3, #8]
 8003716:	2380      	movs	r3, #128	; 0x80
 8003718:	00db      	lsls	r3, r3, #3
 800371a:	429a      	cmp	r2, r3
 800371c:	d113      	bne.n	8003746 <SPI_EndRxTransaction+0xb2>
  {
    /* Empty the FRLVL fifo */
    if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 800371e:	68ba      	ldr	r2, [r7, #8]
 8003720:	23c0      	movs	r3, #192	; 0xc0
 8003722:	00d9      	lsls	r1, r3, #3
 8003724:	68f8      	ldr	r0, [r7, #12]
 8003726:	687b      	ldr	r3, [r7, #4]
 8003728:	9300      	str	r3, [sp, #0]
 800372a:	0013      	movs	r3, r2
 800372c:	2200      	movs	r2, #0
 800372e:	f7ff ff0f 	bl	8003550 <SPI_WaitFifoStateUntilTimeout>
 8003732:	1e03      	subs	r3, r0, #0
 8003734:	d007      	beq.n	8003746 <SPI_EndRxTransaction+0xb2>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8003736:	68fb      	ldr	r3, [r7, #12]
 8003738:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800373a:	2220      	movs	r2, #32
 800373c:	431a      	orrs	r2, r3
 800373e:	68fb      	ldr	r3, [r7, #12]
 8003740:	661a      	str	r2, [r3, #96]	; 0x60
      return HAL_TIMEOUT;
 8003742:	2303      	movs	r3, #3
 8003744:	e000      	b.n	8003748 <SPI_EndRxTransaction+0xb4>
    }
  }
  return HAL_OK;
 8003746:	2300      	movs	r3, #0
}
 8003748:	0018      	movs	r0, r3
 800374a:	46bd      	mov	sp, r7
 800374c:	b004      	add	sp, #16
 800374e:	bd80      	pop	{r7, pc}

08003750 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8003750:	b580      	push	{r7, lr}
 8003752:	b086      	sub	sp, #24
 8003754:	af02      	add	r7, sp, #8
 8003756:	60f8      	str	r0, [r7, #12]
 8003758:	60b9      	str	r1, [r7, #8]
 800375a:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 800375c:	68ba      	ldr	r2, [r7, #8]
 800375e:	23c0      	movs	r3, #192	; 0xc0
 8003760:	0159      	lsls	r1, r3, #5
 8003762:	68f8      	ldr	r0, [r7, #12]
 8003764:	687b      	ldr	r3, [r7, #4]
 8003766:	9300      	str	r3, [sp, #0]
 8003768:	0013      	movs	r3, r2
 800376a:	2200      	movs	r2, #0
 800376c:	f7ff fef0 	bl	8003550 <SPI_WaitFifoStateUntilTimeout>
 8003770:	1e03      	subs	r3, r0, #0
 8003772:	d007      	beq.n	8003784 <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8003774:	68fb      	ldr	r3, [r7, #12]
 8003776:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003778:	2220      	movs	r2, #32
 800377a:	431a      	orrs	r2, r3
 800377c:	68fb      	ldr	r3, [r7, #12]
 800377e:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 8003780:	2303      	movs	r3, #3
 8003782:	e027      	b.n	80037d4 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8003784:	68ba      	ldr	r2, [r7, #8]
 8003786:	68f8      	ldr	r0, [r7, #12]
 8003788:	687b      	ldr	r3, [r7, #4]
 800378a:	9300      	str	r3, [sp, #0]
 800378c:	0013      	movs	r3, r2
 800378e:	2200      	movs	r2, #0
 8003790:	2180      	movs	r1, #128	; 0x80
 8003792:	f7ff fe4f 	bl	8003434 <SPI_WaitFlagStateUntilTimeout>
 8003796:	1e03      	subs	r3, r0, #0
 8003798:	d007      	beq.n	80037aa <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800379a:	68fb      	ldr	r3, [r7, #12]
 800379c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800379e:	2220      	movs	r2, #32
 80037a0:	431a      	orrs	r2, r3
 80037a2:	68fb      	ldr	r3, [r7, #12]
 80037a4:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 80037a6:	2303      	movs	r3, #3
 80037a8:	e014      	b.n	80037d4 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 80037aa:	68ba      	ldr	r2, [r7, #8]
 80037ac:	23c0      	movs	r3, #192	; 0xc0
 80037ae:	00d9      	lsls	r1, r3, #3
 80037b0:	68f8      	ldr	r0, [r7, #12]
 80037b2:	687b      	ldr	r3, [r7, #4]
 80037b4:	9300      	str	r3, [sp, #0]
 80037b6:	0013      	movs	r3, r2
 80037b8:	2200      	movs	r2, #0
 80037ba:	f7ff fec9 	bl	8003550 <SPI_WaitFifoStateUntilTimeout>
 80037be:	1e03      	subs	r3, r0, #0
 80037c0:	d007      	beq.n	80037d2 <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80037c2:	68fb      	ldr	r3, [r7, #12]
 80037c4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80037c6:	2220      	movs	r2, #32
 80037c8:	431a      	orrs	r2, r3
 80037ca:	68fb      	ldr	r3, [r7, #12]
 80037cc:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 80037ce:	2303      	movs	r3, #3
 80037d0:	e000      	b.n	80037d4 <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 80037d2:	2300      	movs	r3, #0
}
 80037d4:	0018      	movs	r0, r3
 80037d6:	46bd      	mov	sp, r7
 80037d8:	b004      	add	sp, #16
 80037da:	bd80      	pop	{r7, pc}

080037dc <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80037dc:	b580      	push	{r7, lr}
 80037de:	b082      	sub	sp, #8
 80037e0:	af00      	add	r7, sp, #0
 80037e2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80037e4:	687b      	ldr	r3, [r7, #4]
 80037e6:	2b00      	cmp	r3, #0
 80037e8:	d101      	bne.n	80037ee <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80037ea:	2301      	movs	r3, #1
 80037ec:	e042      	b.n	8003874 <HAL_TIM_Base_Init+0x98>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80037ee:	687b      	ldr	r3, [r7, #4]
 80037f0:	223d      	movs	r2, #61	; 0x3d
 80037f2:	5c9b      	ldrb	r3, [r3, r2]
 80037f4:	b2db      	uxtb	r3, r3
 80037f6:	2b00      	cmp	r3, #0
 80037f8:	d107      	bne.n	800380a <HAL_TIM_Base_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80037fa:	687b      	ldr	r3, [r7, #4]
 80037fc:	223c      	movs	r2, #60	; 0x3c
 80037fe:	2100      	movs	r1, #0
 8003800:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8003802:	687b      	ldr	r3, [r7, #4]
 8003804:	0018      	movs	r0, r3
 8003806:	f7fd f805 	bl	8000814 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800380a:	687b      	ldr	r3, [r7, #4]
 800380c:	223d      	movs	r2, #61	; 0x3d
 800380e:	2102      	movs	r1, #2
 8003810:	5499      	strb	r1, [r3, r2]

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003812:	687b      	ldr	r3, [r7, #4]
 8003814:	681a      	ldr	r2, [r3, #0]
 8003816:	687b      	ldr	r3, [r7, #4]
 8003818:	3304      	adds	r3, #4
 800381a:	0019      	movs	r1, r3
 800381c:	0010      	movs	r0, r2
 800381e:	f000 fa37 	bl	8003c90 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003822:	687b      	ldr	r3, [r7, #4]
 8003824:	2246      	movs	r2, #70	; 0x46
 8003826:	2101      	movs	r1, #1
 8003828:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800382a:	687b      	ldr	r3, [r7, #4]
 800382c:	223e      	movs	r2, #62	; 0x3e
 800382e:	2101      	movs	r1, #1
 8003830:	5499      	strb	r1, [r3, r2]
 8003832:	687b      	ldr	r3, [r7, #4]
 8003834:	223f      	movs	r2, #63	; 0x3f
 8003836:	2101      	movs	r1, #1
 8003838:	5499      	strb	r1, [r3, r2]
 800383a:	687b      	ldr	r3, [r7, #4]
 800383c:	2240      	movs	r2, #64	; 0x40
 800383e:	2101      	movs	r1, #1
 8003840:	5499      	strb	r1, [r3, r2]
 8003842:	687b      	ldr	r3, [r7, #4]
 8003844:	2241      	movs	r2, #65	; 0x41
 8003846:	2101      	movs	r1, #1
 8003848:	5499      	strb	r1, [r3, r2]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800384a:	687b      	ldr	r3, [r7, #4]
 800384c:	2242      	movs	r2, #66	; 0x42
 800384e:	2101      	movs	r1, #1
 8003850:	5499      	strb	r1, [r3, r2]
 8003852:	687b      	ldr	r3, [r7, #4]
 8003854:	2243      	movs	r2, #67	; 0x43
 8003856:	2101      	movs	r1, #1
 8003858:	5499      	strb	r1, [r3, r2]
 800385a:	687b      	ldr	r3, [r7, #4]
 800385c:	2244      	movs	r2, #68	; 0x44
 800385e:	2101      	movs	r1, #1
 8003860:	5499      	strb	r1, [r3, r2]
 8003862:	687b      	ldr	r3, [r7, #4]
 8003864:	2245      	movs	r2, #69	; 0x45
 8003866:	2101      	movs	r1, #1
 8003868:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800386a:	687b      	ldr	r3, [r7, #4]
 800386c:	223d      	movs	r2, #61	; 0x3d
 800386e:	2101      	movs	r1, #1
 8003870:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8003872:	2300      	movs	r3, #0
}
 8003874:	0018      	movs	r0, r3
 8003876:	46bd      	mov	sp, r7
 8003878:	b002      	add	sp, #8
 800387a:	bd80      	pop	{r7, pc}

0800387c <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800387c:	b580      	push	{r7, lr}
 800387e:	b082      	sub	sp, #8
 8003880:	af00      	add	r7, sp, #0
 8003882:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8003884:	687b      	ldr	r3, [r7, #4]
 8003886:	681b      	ldr	r3, [r3, #0]
 8003888:	691b      	ldr	r3, [r3, #16]
 800388a:	2202      	movs	r2, #2
 800388c:	4013      	ands	r3, r2
 800388e:	2b02      	cmp	r3, #2
 8003890:	d124      	bne.n	80038dc <HAL_TIM_IRQHandler+0x60>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8003892:	687b      	ldr	r3, [r7, #4]
 8003894:	681b      	ldr	r3, [r3, #0]
 8003896:	68db      	ldr	r3, [r3, #12]
 8003898:	2202      	movs	r2, #2
 800389a:	4013      	ands	r3, r2
 800389c:	2b02      	cmp	r3, #2
 800389e:	d11d      	bne.n	80038dc <HAL_TIM_IRQHandler+0x60>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 80038a0:	687b      	ldr	r3, [r7, #4]
 80038a2:	681b      	ldr	r3, [r3, #0]
 80038a4:	2203      	movs	r2, #3
 80038a6:	4252      	negs	r2, r2
 80038a8:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80038aa:	687b      	ldr	r3, [r7, #4]
 80038ac:	2201      	movs	r2, #1
 80038ae:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80038b0:	687b      	ldr	r3, [r7, #4]
 80038b2:	681b      	ldr	r3, [r3, #0]
 80038b4:	699b      	ldr	r3, [r3, #24]
 80038b6:	2203      	movs	r2, #3
 80038b8:	4013      	ands	r3, r2
 80038ba:	d004      	beq.n	80038c6 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80038bc:	687b      	ldr	r3, [r7, #4]
 80038be:	0018      	movs	r0, r3
 80038c0:	f000 f9ce 	bl	8003c60 <HAL_TIM_IC_CaptureCallback>
 80038c4:	e007      	b.n	80038d6 <HAL_TIM_IRQHandler+0x5a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80038c6:	687b      	ldr	r3, [r7, #4]
 80038c8:	0018      	movs	r0, r3
 80038ca:	f000 f9c1 	bl	8003c50 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80038ce:	687b      	ldr	r3, [r7, #4]
 80038d0:	0018      	movs	r0, r3
 80038d2:	f000 f9cd 	bl	8003c70 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80038d6:	687b      	ldr	r3, [r7, #4]
 80038d8:	2200      	movs	r2, #0
 80038da:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 80038dc:	687b      	ldr	r3, [r7, #4]
 80038de:	681b      	ldr	r3, [r3, #0]
 80038e0:	691b      	ldr	r3, [r3, #16]
 80038e2:	2204      	movs	r2, #4
 80038e4:	4013      	ands	r3, r2
 80038e6:	2b04      	cmp	r3, #4
 80038e8:	d125      	bne.n	8003936 <HAL_TIM_IRQHandler+0xba>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 80038ea:	687b      	ldr	r3, [r7, #4]
 80038ec:	681b      	ldr	r3, [r3, #0]
 80038ee:	68db      	ldr	r3, [r3, #12]
 80038f0:	2204      	movs	r2, #4
 80038f2:	4013      	ands	r3, r2
 80038f4:	2b04      	cmp	r3, #4
 80038f6:	d11e      	bne.n	8003936 <HAL_TIM_IRQHandler+0xba>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 80038f8:	687b      	ldr	r3, [r7, #4]
 80038fa:	681b      	ldr	r3, [r3, #0]
 80038fc:	2205      	movs	r2, #5
 80038fe:	4252      	negs	r2, r2
 8003900:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8003902:	687b      	ldr	r3, [r7, #4]
 8003904:	2202      	movs	r2, #2
 8003906:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8003908:	687b      	ldr	r3, [r7, #4]
 800390a:	681b      	ldr	r3, [r3, #0]
 800390c:	699a      	ldr	r2, [r3, #24]
 800390e:	23c0      	movs	r3, #192	; 0xc0
 8003910:	009b      	lsls	r3, r3, #2
 8003912:	4013      	ands	r3, r2
 8003914:	d004      	beq.n	8003920 <HAL_TIM_IRQHandler+0xa4>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003916:	687b      	ldr	r3, [r7, #4]
 8003918:	0018      	movs	r0, r3
 800391a:	f000 f9a1 	bl	8003c60 <HAL_TIM_IC_CaptureCallback>
 800391e:	e007      	b.n	8003930 <HAL_TIM_IRQHandler+0xb4>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003920:	687b      	ldr	r3, [r7, #4]
 8003922:	0018      	movs	r0, r3
 8003924:	f000 f994 	bl	8003c50 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003928:	687b      	ldr	r3, [r7, #4]
 800392a:	0018      	movs	r0, r3
 800392c:	f000 f9a0 	bl	8003c70 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003930:	687b      	ldr	r3, [r7, #4]
 8003932:	2200      	movs	r2, #0
 8003934:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8003936:	687b      	ldr	r3, [r7, #4]
 8003938:	681b      	ldr	r3, [r3, #0]
 800393a:	691b      	ldr	r3, [r3, #16]
 800393c:	2208      	movs	r2, #8
 800393e:	4013      	ands	r3, r2
 8003940:	2b08      	cmp	r3, #8
 8003942:	d124      	bne.n	800398e <HAL_TIM_IRQHandler+0x112>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8003944:	687b      	ldr	r3, [r7, #4]
 8003946:	681b      	ldr	r3, [r3, #0]
 8003948:	68db      	ldr	r3, [r3, #12]
 800394a:	2208      	movs	r2, #8
 800394c:	4013      	ands	r3, r2
 800394e:	2b08      	cmp	r3, #8
 8003950:	d11d      	bne.n	800398e <HAL_TIM_IRQHandler+0x112>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8003952:	687b      	ldr	r3, [r7, #4]
 8003954:	681b      	ldr	r3, [r3, #0]
 8003956:	2209      	movs	r2, #9
 8003958:	4252      	negs	r2, r2
 800395a:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800395c:	687b      	ldr	r3, [r7, #4]
 800395e:	2204      	movs	r2, #4
 8003960:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8003962:	687b      	ldr	r3, [r7, #4]
 8003964:	681b      	ldr	r3, [r3, #0]
 8003966:	69db      	ldr	r3, [r3, #28]
 8003968:	2203      	movs	r2, #3
 800396a:	4013      	ands	r3, r2
 800396c:	d004      	beq.n	8003978 <HAL_TIM_IRQHandler+0xfc>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800396e:	687b      	ldr	r3, [r7, #4]
 8003970:	0018      	movs	r0, r3
 8003972:	f000 f975 	bl	8003c60 <HAL_TIM_IC_CaptureCallback>
 8003976:	e007      	b.n	8003988 <HAL_TIM_IRQHandler+0x10c>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003978:	687b      	ldr	r3, [r7, #4]
 800397a:	0018      	movs	r0, r3
 800397c:	f000 f968 	bl	8003c50 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003980:	687b      	ldr	r3, [r7, #4]
 8003982:	0018      	movs	r0, r3
 8003984:	f000 f974 	bl	8003c70 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003988:	687b      	ldr	r3, [r7, #4]
 800398a:	2200      	movs	r2, #0
 800398c:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 800398e:	687b      	ldr	r3, [r7, #4]
 8003990:	681b      	ldr	r3, [r3, #0]
 8003992:	691b      	ldr	r3, [r3, #16]
 8003994:	2210      	movs	r2, #16
 8003996:	4013      	ands	r3, r2
 8003998:	2b10      	cmp	r3, #16
 800399a:	d125      	bne.n	80039e8 <HAL_TIM_IRQHandler+0x16c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 800399c:	687b      	ldr	r3, [r7, #4]
 800399e:	681b      	ldr	r3, [r3, #0]
 80039a0:	68db      	ldr	r3, [r3, #12]
 80039a2:	2210      	movs	r2, #16
 80039a4:	4013      	ands	r3, r2
 80039a6:	2b10      	cmp	r3, #16
 80039a8:	d11e      	bne.n	80039e8 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 80039aa:	687b      	ldr	r3, [r7, #4]
 80039ac:	681b      	ldr	r3, [r3, #0]
 80039ae:	2211      	movs	r2, #17
 80039b0:	4252      	negs	r2, r2
 80039b2:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80039b4:	687b      	ldr	r3, [r7, #4]
 80039b6:	2208      	movs	r2, #8
 80039b8:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80039ba:	687b      	ldr	r3, [r7, #4]
 80039bc:	681b      	ldr	r3, [r3, #0]
 80039be:	69da      	ldr	r2, [r3, #28]
 80039c0:	23c0      	movs	r3, #192	; 0xc0
 80039c2:	009b      	lsls	r3, r3, #2
 80039c4:	4013      	ands	r3, r2
 80039c6:	d004      	beq.n	80039d2 <HAL_TIM_IRQHandler+0x156>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80039c8:	687b      	ldr	r3, [r7, #4]
 80039ca:	0018      	movs	r0, r3
 80039cc:	f000 f948 	bl	8003c60 <HAL_TIM_IC_CaptureCallback>
 80039d0:	e007      	b.n	80039e2 <HAL_TIM_IRQHandler+0x166>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80039d2:	687b      	ldr	r3, [r7, #4]
 80039d4:	0018      	movs	r0, r3
 80039d6:	f000 f93b 	bl	8003c50 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80039da:	687b      	ldr	r3, [r7, #4]
 80039dc:	0018      	movs	r0, r3
 80039de:	f000 f947 	bl	8003c70 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80039e2:	687b      	ldr	r3, [r7, #4]
 80039e4:	2200      	movs	r2, #0
 80039e6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 80039e8:	687b      	ldr	r3, [r7, #4]
 80039ea:	681b      	ldr	r3, [r3, #0]
 80039ec:	691b      	ldr	r3, [r3, #16]
 80039ee:	2201      	movs	r2, #1
 80039f0:	4013      	ands	r3, r2
 80039f2:	2b01      	cmp	r3, #1
 80039f4:	d10f      	bne.n	8003a16 <HAL_TIM_IRQHandler+0x19a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 80039f6:	687b      	ldr	r3, [r7, #4]
 80039f8:	681b      	ldr	r3, [r3, #0]
 80039fa:	68db      	ldr	r3, [r3, #12]
 80039fc:	2201      	movs	r2, #1
 80039fe:	4013      	ands	r3, r2
 8003a00:	2b01      	cmp	r3, #1
 8003a02:	d108      	bne.n	8003a16 <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8003a04:	687b      	ldr	r3, [r7, #4]
 8003a06:	681b      	ldr	r3, [r3, #0]
 8003a08:	2202      	movs	r2, #2
 8003a0a:	4252      	negs	r2, r2
 8003a0c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8003a0e:	687b      	ldr	r3, [r7, #4]
 8003a10:	0018      	movs	r0, r3
 8003a12:	f7fc fc3d 	bl	8000290 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8003a16:	687b      	ldr	r3, [r7, #4]
 8003a18:	681b      	ldr	r3, [r3, #0]
 8003a1a:	691b      	ldr	r3, [r3, #16]
 8003a1c:	2280      	movs	r2, #128	; 0x80
 8003a1e:	4013      	ands	r3, r2
 8003a20:	2b80      	cmp	r3, #128	; 0x80
 8003a22:	d10f      	bne.n	8003a44 <HAL_TIM_IRQHandler+0x1c8>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8003a24:	687b      	ldr	r3, [r7, #4]
 8003a26:	681b      	ldr	r3, [r3, #0]
 8003a28:	68db      	ldr	r3, [r3, #12]
 8003a2a:	2280      	movs	r2, #128	; 0x80
 8003a2c:	4013      	ands	r3, r2
 8003a2e:	2b80      	cmp	r3, #128	; 0x80
 8003a30:	d108      	bne.n	8003a44 <HAL_TIM_IRQHandler+0x1c8>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8003a32:	687b      	ldr	r3, [r7, #4]
 8003a34:	681b      	ldr	r3, [r3, #0]
 8003a36:	2281      	movs	r2, #129	; 0x81
 8003a38:	4252      	negs	r2, r2
 8003a3a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8003a3c:	687b      	ldr	r3, [r7, #4]
 8003a3e:	0018      	movs	r0, r3
 8003a40:	f000 fa96 	bl	8003f70 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8003a44:	687b      	ldr	r3, [r7, #4]
 8003a46:	681b      	ldr	r3, [r3, #0]
 8003a48:	691b      	ldr	r3, [r3, #16]
 8003a4a:	2240      	movs	r2, #64	; 0x40
 8003a4c:	4013      	ands	r3, r2
 8003a4e:	2b40      	cmp	r3, #64	; 0x40
 8003a50:	d10f      	bne.n	8003a72 <HAL_TIM_IRQHandler+0x1f6>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8003a52:	687b      	ldr	r3, [r7, #4]
 8003a54:	681b      	ldr	r3, [r3, #0]
 8003a56:	68db      	ldr	r3, [r3, #12]
 8003a58:	2240      	movs	r2, #64	; 0x40
 8003a5a:	4013      	ands	r3, r2
 8003a5c:	2b40      	cmp	r3, #64	; 0x40
 8003a5e:	d108      	bne.n	8003a72 <HAL_TIM_IRQHandler+0x1f6>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8003a60:	687b      	ldr	r3, [r7, #4]
 8003a62:	681b      	ldr	r3, [r3, #0]
 8003a64:	2241      	movs	r2, #65	; 0x41
 8003a66:	4252      	negs	r2, r2
 8003a68:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8003a6a:	687b      	ldr	r3, [r7, #4]
 8003a6c:	0018      	movs	r0, r3
 8003a6e:	f000 f907 	bl	8003c80 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8003a72:	687b      	ldr	r3, [r7, #4]
 8003a74:	681b      	ldr	r3, [r3, #0]
 8003a76:	691b      	ldr	r3, [r3, #16]
 8003a78:	2220      	movs	r2, #32
 8003a7a:	4013      	ands	r3, r2
 8003a7c:	2b20      	cmp	r3, #32
 8003a7e:	d10f      	bne.n	8003aa0 <HAL_TIM_IRQHandler+0x224>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8003a80:	687b      	ldr	r3, [r7, #4]
 8003a82:	681b      	ldr	r3, [r3, #0]
 8003a84:	68db      	ldr	r3, [r3, #12]
 8003a86:	2220      	movs	r2, #32
 8003a88:	4013      	ands	r3, r2
 8003a8a:	2b20      	cmp	r3, #32
 8003a8c:	d108      	bne.n	8003aa0 <HAL_TIM_IRQHandler+0x224>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8003a8e:	687b      	ldr	r3, [r7, #4]
 8003a90:	681b      	ldr	r3, [r3, #0]
 8003a92:	2221      	movs	r2, #33	; 0x21
 8003a94:	4252      	negs	r2, r2
 8003a96:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8003a98:	687b      	ldr	r3, [r7, #4]
 8003a9a:	0018      	movs	r0, r3
 8003a9c:	f000 fa60 	bl	8003f60 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8003aa0:	46c0      	nop			; (mov r8, r8)
 8003aa2:	46bd      	mov	sp, r7
 8003aa4:	b002      	add	sp, #8
 8003aa6:	bd80      	pop	{r7, pc}

08003aa8 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8003aa8:	b580      	push	{r7, lr}
 8003aaa:	b084      	sub	sp, #16
 8003aac:	af00      	add	r7, sp, #0
 8003aae:	6078      	str	r0, [r7, #4]
 8003ab0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8003ab2:	230f      	movs	r3, #15
 8003ab4:	18fb      	adds	r3, r7, r3
 8003ab6:	2200      	movs	r2, #0
 8003ab8:	701a      	strb	r2, [r3, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8003aba:	687b      	ldr	r3, [r7, #4]
 8003abc:	223c      	movs	r2, #60	; 0x3c
 8003abe:	5c9b      	ldrb	r3, [r3, r2]
 8003ac0:	2b01      	cmp	r3, #1
 8003ac2:	d101      	bne.n	8003ac8 <HAL_TIM_ConfigClockSource+0x20>
 8003ac4:	2302      	movs	r3, #2
 8003ac6:	e0bc      	b.n	8003c42 <HAL_TIM_ConfigClockSource+0x19a>
 8003ac8:	687b      	ldr	r3, [r7, #4]
 8003aca:	223c      	movs	r2, #60	; 0x3c
 8003acc:	2101      	movs	r1, #1
 8003ace:	5499      	strb	r1, [r3, r2]

  htim->State = HAL_TIM_STATE_BUSY;
 8003ad0:	687b      	ldr	r3, [r7, #4]
 8003ad2:	223d      	movs	r2, #61	; 0x3d
 8003ad4:	2102      	movs	r1, #2
 8003ad6:	5499      	strb	r1, [r3, r2]

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8003ad8:	687b      	ldr	r3, [r7, #4]
 8003ada:	681b      	ldr	r3, [r3, #0]
 8003adc:	689b      	ldr	r3, [r3, #8]
 8003ade:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8003ae0:	68bb      	ldr	r3, [r7, #8]
 8003ae2:	2277      	movs	r2, #119	; 0x77
 8003ae4:	4393      	bics	r3, r2
 8003ae6:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003ae8:	68bb      	ldr	r3, [r7, #8]
 8003aea:	4a58      	ldr	r2, [pc, #352]	; (8003c4c <HAL_TIM_ConfigClockSource+0x1a4>)
 8003aec:	4013      	ands	r3, r2
 8003aee:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8003af0:	687b      	ldr	r3, [r7, #4]
 8003af2:	681b      	ldr	r3, [r3, #0]
 8003af4:	68ba      	ldr	r2, [r7, #8]
 8003af6:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8003af8:	683b      	ldr	r3, [r7, #0]
 8003afa:	681b      	ldr	r3, [r3, #0]
 8003afc:	2280      	movs	r2, #128	; 0x80
 8003afe:	0192      	lsls	r2, r2, #6
 8003b00:	4293      	cmp	r3, r2
 8003b02:	d040      	beq.n	8003b86 <HAL_TIM_ConfigClockSource+0xde>
 8003b04:	2280      	movs	r2, #128	; 0x80
 8003b06:	0192      	lsls	r2, r2, #6
 8003b08:	4293      	cmp	r3, r2
 8003b0a:	d900      	bls.n	8003b0e <HAL_TIM_ConfigClockSource+0x66>
 8003b0c:	e088      	b.n	8003c20 <HAL_TIM_ConfigClockSource+0x178>
 8003b0e:	2280      	movs	r2, #128	; 0x80
 8003b10:	0152      	lsls	r2, r2, #5
 8003b12:	4293      	cmp	r3, r2
 8003b14:	d100      	bne.n	8003b18 <HAL_TIM_ConfigClockSource+0x70>
 8003b16:	e088      	b.n	8003c2a <HAL_TIM_ConfigClockSource+0x182>
 8003b18:	2280      	movs	r2, #128	; 0x80
 8003b1a:	0152      	lsls	r2, r2, #5
 8003b1c:	4293      	cmp	r3, r2
 8003b1e:	d900      	bls.n	8003b22 <HAL_TIM_ConfigClockSource+0x7a>
 8003b20:	e07e      	b.n	8003c20 <HAL_TIM_ConfigClockSource+0x178>
 8003b22:	2b70      	cmp	r3, #112	; 0x70
 8003b24:	d018      	beq.n	8003b58 <HAL_TIM_ConfigClockSource+0xb0>
 8003b26:	d900      	bls.n	8003b2a <HAL_TIM_ConfigClockSource+0x82>
 8003b28:	e07a      	b.n	8003c20 <HAL_TIM_ConfigClockSource+0x178>
 8003b2a:	2b60      	cmp	r3, #96	; 0x60
 8003b2c:	d04f      	beq.n	8003bce <HAL_TIM_ConfigClockSource+0x126>
 8003b2e:	d900      	bls.n	8003b32 <HAL_TIM_ConfigClockSource+0x8a>
 8003b30:	e076      	b.n	8003c20 <HAL_TIM_ConfigClockSource+0x178>
 8003b32:	2b50      	cmp	r3, #80	; 0x50
 8003b34:	d03b      	beq.n	8003bae <HAL_TIM_ConfigClockSource+0x106>
 8003b36:	d900      	bls.n	8003b3a <HAL_TIM_ConfigClockSource+0x92>
 8003b38:	e072      	b.n	8003c20 <HAL_TIM_ConfigClockSource+0x178>
 8003b3a:	2b40      	cmp	r3, #64	; 0x40
 8003b3c:	d057      	beq.n	8003bee <HAL_TIM_ConfigClockSource+0x146>
 8003b3e:	d900      	bls.n	8003b42 <HAL_TIM_ConfigClockSource+0x9a>
 8003b40:	e06e      	b.n	8003c20 <HAL_TIM_ConfigClockSource+0x178>
 8003b42:	2b30      	cmp	r3, #48	; 0x30
 8003b44:	d063      	beq.n	8003c0e <HAL_TIM_ConfigClockSource+0x166>
 8003b46:	d86b      	bhi.n	8003c20 <HAL_TIM_ConfigClockSource+0x178>
 8003b48:	2b20      	cmp	r3, #32
 8003b4a:	d060      	beq.n	8003c0e <HAL_TIM_ConfigClockSource+0x166>
 8003b4c:	d868      	bhi.n	8003c20 <HAL_TIM_ConfigClockSource+0x178>
 8003b4e:	2b00      	cmp	r3, #0
 8003b50:	d05d      	beq.n	8003c0e <HAL_TIM_ConfigClockSource+0x166>
 8003b52:	2b10      	cmp	r3, #16
 8003b54:	d05b      	beq.n	8003c0e <HAL_TIM_ConfigClockSource+0x166>
 8003b56:	e063      	b.n	8003c20 <HAL_TIM_ConfigClockSource+0x178>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8003b58:	687b      	ldr	r3, [r7, #4]
 8003b5a:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8003b5c:	683b      	ldr	r3, [r7, #0]
 8003b5e:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8003b60:	683b      	ldr	r3, [r7, #0]
 8003b62:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8003b64:	683b      	ldr	r3, [r7, #0]
 8003b66:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8003b68:	f000 f982 	bl	8003e70 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8003b6c:	687b      	ldr	r3, [r7, #4]
 8003b6e:	681b      	ldr	r3, [r3, #0]
 8003b70:	689b      	ldr	r3, [r3, #8]
 8003b72:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8003b74:	68bb      	ldr	r3, [r7, #8]
 8003b76:	2277      	movs	r2, #119	; 0x77
 8003b78:	4313      	orrs	r3, r2
 8003b7a:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8003b7c:	687b      	ldr	r3, [r7, #4]
 8003b7e:	681b      	ldr	r3, [r3, #0]
 8003b80:	68ba      	ldr	r2, [r7, #8]
 8003b82:	609a      	str	r2, [r3, #8]
      break;
 8003b84:	e052      	b.n	8003c2c <HAL_TIM_ConfigClockSource+0x184>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8003b86:	687b      	ldr	r3, [r7, #4]
 8003b88:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8003b8a:	683b      	ldr	r3, [r7, #0]
 8003b8c:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8003b8e:	683b      	ldr	r3, [r7, #0]
 8003b90:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8003b92:	683b      	ldr	r3, [r7, #0]
 8003b94:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8003b96:	f000 f96b 	bl	8003e70 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8003b9a:	687b      	ldr	r3, [r7, #4]
 8003b9c:	681b      	ldr	r3, [r3, #0]
 8003b9e:	689a      	ldr	r2, [r3, #8]
 8003ba0:	687b      	ldr	r3, [r7, #4]
 8003ba2:	681b      	ldr	r3, [r3, #0]
 8003ba4:	2180      	movs	r1, #128	; 0x80
 8003ba6:	01c9      	lsls	r1, r1, #7
 8003ba8:	430a      	orrs	r2, r1
 8003baa:	609a      	str	r2, [r3, #8]
      break;
 8003bac:	e03e      	b.n	8003c2c <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8003bae:	687b      	ldr	r3, [r7, #4]
 8003bb0:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8003bb2:	683b      	ldr	r3, [r7, #0]
 8003bb4:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8003bb6:	683b      	ldr	r3, [r7, #0]
 8003bb8:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8003bba:	001a      	movs	r2, r3
 8003bbc:	f000 f8de 	bl	8003d7c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8003bc0:	687b      	ldr	r3, [r7, #4]
 8003bc2:	681b      	ldr	r3, [r3, #0]
 8003bc4:	2150      	movs	r1, #80	; 0x50
 8003bc6:	0018      	movs	r0, r3
 8003bc8:	f000 f938 	bl	8003e3c <TIM_ITRx_SetConfig>
      break;
 8003bcc:	e02e      	b.n	8003c2c <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8003bce:	687b      	ldr	r3, [r7, #4]
 8003bd0:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8003bd2:	683b      	ldr	r3, [r7, #0]
 8003bd4:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8003bd6:	683b      	ldr	r3, [r7, #0]
 8003bd8:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8003bda:	001a      	movs	r2, r3
 8003bdc:	f000 f8fc 	bl	8003dd8 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8003be0:	687b      	ldr	r3, [r7, #4]
 8003be2:	681b      	ldr	r3, [r3, #0]
 8003be4:	2160      	movs	r1, #96	; 0x60
 8003be6:	0018      	movs	r0, r3
 8003be8:	f000 f928 	bl	8003e3c <TIM_ITRx_SetConfig>
      break;
 8003bec:	e01e      	b.n	8003c2c <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8003bee:	687b      	ldr	r3, [r7, #4]
 8003bf0:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8003bf2:	683b      	ldr	r3, [r7, #0]
 8003bf4:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8003bf6:	683b      	ldr	r3, [r7, #0]
 8003bf8:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8003bfa:	001a      	movs	r2, r3
 8003bfc:	f000 f8be 	bl	8003d7c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8003c00:	687b      	ldr	r3, [r7, #4]
 8003c02:	681b      	ldr	r3, [r3, #0]
 8003c04:	2140      	movs	r1, #64	; 0x40
 8003c06:	0018      	movs	r0, r3
 8003c08:	f000 f918 	bl	8003e3c <TIM_ITRx_SetConfig>
      break;
 8003c0c:	e00e      	b.n	8003c2c <HAL_TIM_ConfigClockSource+0x184>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8003c0e:	687b      	ldr	r3, [r7, #4]
 8003c10:	681a      	ldr	r2, [r3, #0]
 8003c12:	683b      	ldr	r3, [r7, #0]
 8003c14:	681b      	ldr	r3, [r3, #0]
 8003c16:	0019      	movs	r1, r3
 8003c18:	0010      	movs	r0, r2
 8003c1a:	f000 f90f 	bl	8003e3c <TIM_ITRx_SetConfig>
      break;
 8003c1e:	e005      	b.n	8003c2c <HAL_TIM_ConfigClockSource+0x184>
    }

    default:
      status = HAL_ERROR;
 8003c20:	230f      	movs	r3, #15
 8003c22:	18fb      	adds	r3, r7, r3
 8003c24:	2201      	movs	r2, #1
 8003c26:	701a      	strb	r2, [r3, #0]
      break;
 8003c28:	e000      	b.n	8003c2c <HAL_TIM_ConfigClockSource+0x184>
      break;
 8003c2a:	46c0      	nop			; (mov r8, r8)
  }
  htim->State = HAL_TIM_STATE_READY;
 8003c2c:	687b      	ldr	r3, [r7, #4]
 8003c2e:	223d      	movs	r2, #61	; 0x3d
 8003c30:	2101      	movs	r1, #1
 8003c32:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 8003c34:	687b      	ldr	r3, [r7, #4]
 8003c36:	223c      	movs	r2, #60	; 0x3c
 8003c38:	2100      	movs	r1, #0
 8003c3a:	5499      	strb	r1, [r3, r2]

  return status;
 8003c3c:	230f      	movs	r3, #15
 8003c3e:	18fb      	adds	r3, r7, r3
 8003c40:	781b      	ldrb	r3, [r3, #0]
}
 8003c42:	0018      	movs	r0, r3
 8003c44:	46bd      	mov	sp, r7
 8003c46:	b004      	add	sp, #16
 8003c48:	bd80      	pop	{r7, pc}
 8003c4a:	46c0      	nop			; (mov r8, r8)
 8003c4c:	ffff00ff 	.word	0xffff00ff

08003c50 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8003c50:	b580      	push	{r7, lr}
 8003c52:	b082      	sub	sp, #8
 8003c54:	af00      	add	r7, sp, #0
 8003c56:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8003c58:	46c0      	nop			; (mov r8, r8)
 8003c5a:	46bd      	mov	sp, r7
 8003c5c:	b002      	add	sp, #8
 8003c5e:	bd80      	pop	{r7, pc}

08003c60 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8003c60:	b580      	push	{r7, lr}
 8003c62:	b082      	sub	sp, #8
 8003c64:	af00      	add	r7, sp, #0
 8003c66:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8003c68:	46c0      	nop			; (mov r8, r8)
 8003c6a:	46bd      	mov	sp, r7
 8003c6c:	b002      	add	sp, #8
 8003c6e:	bd80      	pop	{r7, pc}

08003c70 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8003c70:	b580      	push	{r7, lr}
 8003c72:	b082      	sub	sp, #8
 8003c74:	af00      	add	r7, sp, #0
 8003c76:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8003c78:	46c0      	nop			; (mov r8, r8)
 8003c7a:	46bd      	mov	sp, r7
 8003c7c:	b002      	add	sp, #8
 8003c7e:	bd80      	pop	{r7, pc}

08003c80 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8003c80:	b580      	push	{r7, lr}
 8003c82:	b082      	sub	sp, #8
 8003c84:	af00      	add	r7, sp, #0
 8003c86:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8003c88:	46c0      	nop			; (mov r8, r8)
 8003c8a:	46bd      	mov	sp, r7
 8003c8c:	b002      	add	sp, #8
 8003c8e:	bd80      	pop	{r7, pc}

08003c90 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8003c90:	b580      	push	{r7, lr}
 8003c92:	b084      	sub	sp, #16
 8003c94:	af00      	add	r7, sp, #0
 8003c96:	6078      	str	r0, [r7, #4]
 8003c98:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8003c9a:	687b      	ldr	r3, [r7, #4]
 8003c9c:	681b      	ldr	r3, [r3, #0]
 8003c9e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003ca0:	687b      	ldr	r3, [r7, #4]
 8003ca2:	4a30      	ldr	r2, [pc, #192]	; (8003d64 <TIM_Base_SetConfig+0xd4>)
 8003ca4:	4293      	cmp	r3, r2
 8003ca6:	d008      	beq.n	8003cba <TIM_Base_SetConfig+0x2a>
 8003ca8:	687a      	ldr	r2, [r7, #4]
 8003caa:	2380      	movs	r3, #128	; 0x80
 8003cac:	05db      	lsls	r3, r3, #23
 8003cae:	429a      	cmp	r2, r3
 8003cb0:	d003      	beq.n	8003cba <TIM_Base_SetConfig+0x2a>
 8003cb2:	687b      	ldr	r3, [r7, #4]
 8003cb4:	4a2c      	ldr	r2, [pc, #176]	; (8003d68 <TIM_Base_SetConfig+0xd8>)
 8003cb6:	4293      	cmp	r3, r2
 8003cb8:	d108      	bne.n	8003ccc <TIM_Base_SetConfig+0x3c>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8003cba:	68fb      	ldr	r3, [r7, #12]
 8003cbc:	2270      	movs	r2, #112	; 0x70
 8003cbe:	4393      	bics	r3, r2
 8003cc0:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8003cc2:	683b      	ldr	r3, [r7, #0]
 8003cc4:	685b      	ldr	r3, [r3, #4]
 8003cc6:	68fa      	ldr	r2, [r7, #12]
 8003cc8:	4313      	orrs	r3, r2
 8003cca:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8003ccc:	687b      	ldr	r3, [r7, #4]
 8003cce:	4a25      	ldr	r2, [pc, #148]	; (8003d64 <TIM_Base_SetConfig+0xd4>)
 8003cd0:	4293      	cmp	r3, r2
 8003cd2:	d014      	beq.n	8003cfe <TIM_Base_SetConfig+0x6e>
 8003cd4:	687a      	ldr	r2, [r7, #4]
 8003cd6:	2380      	movs	r3, #128	; 0x80
 8003cd8:	05db      	lsls	r3, r3, #23
 8003cda:	429a      	cmp	r2, r3
 8003cdc:	d00f      	beq.n	8003cfe <TIM_Base_SetConfig+0x6e>
 8003cde:	687b      	ldr	r3, [r7, #4]
 8003ce0:	4a21      	ldr	r2, [pc, #132]	; (8003d68 <TIM_Base_SetConfig+0xd8>)
 8003ce2:	4293      	cmp	r3, r2
 8003ce4:	d00b      	beq.n	8003cfe <TIM_Base_SetConfig+0x6e>
 8003ce6:	687b      	ldr	r3, [r7, #4]
 8003ce8:	4a20      	ldr	r2, [pc, #128]	; (8003d6c <TIM_Base_SetConfig+0xdc>)
 8003cea:	4293      	cmp	r3, r2
 8003cec:	d007      	beq.n	8003cfe <TIM_Base_SetConfig+0x6e>
 8003cee:	687b      	ldr	r3, [r7, #4]
 8003cf0:	4a1f      	ldr	r2, [pc, #124]	; (8003d70 <TIM_Base_SetConfig+0xe0>)
 8003cf2:	4293      	cmp	r3, r2
 8003cf4:	d003      	beq.n	8003cfe <TIM_Base_SetConfig+0x6e>
 8003cf6:	687b      	ldr	r3, [r7, #4]
 8003cf8:	4a1e      	ldr	r2, [pc, #120]	; (8003d74 <TIM_Base_SetConfig+0xe4>)
 8003cfa:	4293      	cmp	r3, r2
 8003cfc:	d108      	bne.n	8003d10 <TIM_Base_SetConfig+0x80>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8003cfe:	68fb      	ldr	r3, [r7, #12]
 8003d00:	4a1d      	ldr	r2, [pc, #116]	; (8003d78 <TIM_Base_SetConfig+0xe8>)
 8003d02:	4013      	ands	r3, r2
 8003d04:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8003d06:	683b      	ldr	r3, [r7, #0]
 8003d08:	68db      	ldr	r3, [r3, #12]
 8003d0a:	68fa      	ldr	r2, [r7, #12]
 8003d0c:	4313      	orrs	r3, r2
 8003d0e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8003d10:	68fb      	ldr	r3, [r7, #12]
 8003d12:	2280      	movs	r2, #128	; 0x80
 8003d14:	4393      	bics	r3, r2
 8003d16:	001a      	movs	r2, r3
 8003d18:	683b      	ldr	r3, [r7, #0]
 8003d1a:	695b      	ldr	r3, [r3, #20]
 8003d1c:	4313      	orrs	r3, r2
 8003d1e:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8003d20:	687b      	ldr	r3, [r7, #4]
 8003d22:	68fa      	ldr	r2, [r7, #12]
 8003d24:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8003d26:	683b      	ldr	r3, [r7, #0]
 8003d28:	689a      	ldr	r2, [r3, #8]
 8003d2a:	687b      	ldr	r3, [r7, #4]
 8003d2c:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8003d2e:	683b      	ldr	r3, [r7, #0]
 8003d30:	681a      	ldr	r2, [r3, #0]
 8003d32:	687b      	ldr	r3, [r7, #4]
 8003d34:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8003d36:	687b      	ldr	r3, [r7, #4]
 8003d38:	4a0a      	ldr	r2, [pc, #40]	; (8003d64 <TIM_Base_SetConfig+0xd4>)
 8003d3a:	4293      	cmp	r3, r2
 8003d3c:	d007      	beq.n	8003d4e <TIM_Base_SetConfig+0xbe>
 8003d3e:	687b      	ldr	r3, [r7, #4]
 8003d40:	4a0b      	ldr	r2, [pc, #44]	; (8003d70 <TIM_Base_SetConfig+0xe0>)
 8003d42:	4293      	cmp	r3, r2
 8003d44:	d003      	beq.n	8003d4e <TIM_Base_SetConfig+0xbe>
 8003d46:	687b      	ldr	r3, [r7, #4]
 8003d48:	4a0a      	ldr	r2, [pc, #40]	; (8003d74 <TIM_Base_SetConfig+0xe4>)
 8003d4a:	4293      	cmp	r3, r2
 8003d4c:	d103      	bne.n	8003d56 <TIM_Base_SetConfig+0xc6>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8003d4e:	683b      	ldr	r3, [r7, #0]
 8003d50:	691a      	ldr	r2, [r3, #16]
 8003d52:	687b      	ldr	r3, [r7, #4]
 8003d54:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8003d56:	687b      	ldr	r3, [r7, #4]
 8003d58:	2201      	movs	r2, #1
 8003d5a:	615a      	str	r2, [r3, #20]
}
 8003d5c:	46c0      	nop			; (mov r8, r8)
 8003d5e:	46bd      	mov	sp, r7
 8003d60:	b004      	add	sp, #16
 8003d62:	bd80      	pop	{r7, pc}
 8003d64:	40012c00 	.word	0x40012c00
 8003d68:	40000400 	.word	0x40000400
 8003d6c:	40002000 	.word	0x40002000
 8003d70:	40014400 	.word	0x40014400
 8003d74:	40014800 	.word	0x40014800
 8003d78:	fffffcff 	.word	0xfffffcff

08003d7c <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8003d7c:	b580      	push	{r7, lr}
 8003d7e:	b086      	sub	sp, #24
 8003d80:	af00      	add	r7, sp, #0
 8003d82:	60f8      	str	r0, [r7, #12]
 8003d84:	60b9      	str	r1, [r7, #8]
 8003d86:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8003d88:	68fb      	ldr	r3, [r7, #12]
 8003d8a:	6a1b      	ldr	r3, [r3, #32]
 8003d8c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003d8e:	68fb      	ldr	r3, [r7, #12]
 8003d90:	6a1b      	ldr	r3, [r3, #32]
 8003d92:	2201      	movs	r2, #1
 8003d94:	4393      	bics	r3, r2
 8003d96:	001a      	movs	r2, r3
 8003d98:	68fb      	ldr	r3, [r7, #12]
 8003d9a:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003d9c:	68fb      	ldr	r3, [r7, #12]
 8003d9e:	699b      	ldr	r3, [r3, #24]
 8003da0:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8003da2:	693b      	ldr	r3, [r7, #16]
 8003da4:	22f0      	movs	r2, #240	; 0xf0
 8003da6:	4393      	bics	r3, r2
 8003da8:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8003daa:	687b      	ldr	r3, [r7, #4]
 8003dac:	011b      	lsls	r3, r3, #4
 8003dae:	693a      	ldr	r2, [r7, #16]
 8003db0:	4313      	orrs	r3, r2
 8003db2:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8003db4:	697b      	ldr	r3, [r7, #20]
 8003db6:	220a      	movs	r2, #10
 8003db8:	4393      	bics	r3, r2
 8003dba:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8003dbc:	697a      	ldr	r2, [r7, #20]
 8003dbe:	68bb      	ldr	r3, [r7, #8]
 8003dc0:	4313      	orrs	r3, r2
 8003dc2:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8003dc4:	68fb      	ldr	r3, [r7, #12]
 8003dc6:	693a      	ldr	r2, [r7, #16]
 8003dc8:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003dca:	68fb      	ldr	r3, [r7, #12]
 8003dcc:	697a      	ldr	r2, [r7, #20]
 8003dce:	621a      	str	r2, [r3, #32]
}
 8003dd0:	46c0      	nop			; (mov r8, r8)
 8003dd2:	46bd      	mov	sp, r7
 8003dd4:	b006      	add	sp, #24
 8003dd6:	bd80      	pop	{r7, pc}

08003dd8 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8003dd8:	b580      	push	{r7, lr}
 8003dda:	b086      	sub	sp, #24
 8003ddc:	af00      	add	r7, sp, #0
 8003dde:	60f8      	str	r0, [r7, #12]
 8003de0:	60b9      	str	r1, [r7, #8]
 8003de2:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8003de4:	68fb      	ldr	r3, [r7, #12]
 8003de6:	6a1b      	ldr	r3, [r3, #32]
 8003de8:	2210      	movs	r2, #16
 8003dea:	4393      	bics	r3, r2
 8003dec:	001a      	movs	r2, r3
 8003dee:	68fb      	ldr	r3, [r7, #12]
 8003df0:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003df2:	68fb      	ldr	r3, [r7, #12]
 8003df4:	699b      	ldr	r3, [r3, #24]
 8003df6:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8003df8:	68fb      	ldr	r3, [r7, #12]
 8003dfa:	6a1b      	ldr	r3, [r3, #32]
 8003dfc:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8003dfe:	697b      	ldr	r3, [r7, #20]
 8003e00:	4a0d      	ldr	r2, [pc, #52]	; (8003e38 <TIM_TI2_ConfigInputStage+0x60>)
 8003e02:	4013      	ands	r3, r2
 8003e04:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8003e06:	687b      	ldr	r3, [r7, #4]
 8003e08:	031b      	lsls	r3, r3, #12
 8003e0a:	697a      	ldr	r2, [r7, #20]
 8003e0c:	4313      	orrs	r3, r2
 8003e0e:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8003e10:	693b      	ldr	r3, [r7, #16]
 8003e12:	22a0      	movs	r2, #160	; 0xa0
 8003e14:	4393      	bics	r3, r2
 8003e16:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8003e18:	68bb      	ldr	r3, [r7, #8]
 8003e1a:	011b      	lsls	r3, r3, #4
 8003e1c:	693a      	ldr	r2, [r7, #16]
 8003e1e:	4313      	orrs	r3, r2
 8003e20:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8003e22:	68fb      	ldr	r3, [r7, #12]
 8003e24:	697a      	ldr	r2, [r7, #20]
 8003e26:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003e28:	68fb      	ldr	r3, [r7, #12]
 8003e2a:	693a      	ldr	r2, [r7, #16]
 8003e2c:	621a      	str	r2, [r3, #32]
}
 8003e2e:	46c0      	nop			; (mov r8, r8)
 8003e30:	46bd      	mov	sp, r7
 8003e32:	b006      	add	sp, #24
 8003e34:	bd80      	pop	{r7, pc}
 8003e36:	46c0      	nop			; (mov r8, r8)
 8003e38:	ffff0fff 	.word	0xffff0fff

08003e3c <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8003e3c:	b580      	push	{r7, lr}
 8003e3e:	b084      	sub	sp, #16
 8003e40:	af00      	add	r7, sp, #0
 8003e42:	6078      	str	r0, [r7, #4]
 8003e44:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8003e46:	687b      	ldr	r3, [r7, #4]
 8003e48:	689b      	ldr	r3, [r3, #8]
 8003e4a:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8003e4c:	68fb      	ldr	r3, [r7, #12]
 8003e4e:	2270      	movs	r2, #112	; 0x70
 8003e50:	4393      	bics	r3, r2
 8003e52:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8003e54:	683a      	ldr	r2, [r7, #0]
 8003e56:	68fb      	ldr	r3, [r7, #12]
 8003e58:	4313      	orrs	r3, r2
 8003e5a:	2207      	movs	r2, #7
 8003e5c:	4313      	orrs	r3, r2
 8003e5e:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8003e60:	687b      	ldr	r3, [r7, #4]
 8003e62:	68fa      	ldr	r2, [r7, #12]
 8003e64:	609a      	str	r2, [r3, #8]
}
 8003e66:	46c0      	nop			; (mov r8, r8)
 8003e68:	46bd      	mov	sp, r7
 8003e6a:	b004      	add	sp, #16
 8003e6c:	bd80      	pop	{r7, pc}
	...

08003e70 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8003e70:	b580      	push	{r7, lr}
 8003e72:	b086      	sub	sp, #24
 8003e74:	af00      	add	r7, sp, #0
 8003e76:	60f8      	str	r0, [r7, #12]
 8003e78:	60b9      	str	r1, [r7, #8]
 8003e7a:	607a      	str	r2, [r7, #4]
 8003e7c:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8003e7e:	68fb      	ldr	r3, [r7, #12]
 8003e80:	689b      	ldr	r3, [r3, #8]
 8003e82:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003e84:	697b      	ldr	r3, [r7, #20]
 8003e86:	4a09      	ldr	r2, [pc, #36]	; (8003eac <TIM_ETR_SetConfig+0x3c>)
 8003e88:	4013      	ands	r3, r2
 8003e8a:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8003e8c:	683b      	ldr	r3, [r7, #0]
 8003e8e:	021a      	lsls	r2, r3, #8
 8003e90:	687b      	ldr	r3, [r7, #4]
 8003e92:	431a      	orrs	r2, r3
 8003e94:	68bb      	ldr	r3, [r7, #8]
 8003e96:	4313      	orrs	r3, r2
 8003e98:	697a      	ldr	r2, [r7, #20]
 8003e9a:	4313      	orrs	r3, r2
 8003e9c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8003e9e:	68fb      	ldr	r3, [r7, #12]
 8003ea0:	697a      	ldr	r2, [r7, #20]
 8003ea2:	609a      	str	r2, [r3, #8]
}
 8003ea4:	46c0      	nop			; (mov r8, r8)
 8003ea6:	46bd      	mov	sp, r7
 8003ea8:	b006      	add	sp, #24
 8003eaa:	bd80      	pop	{r7, pc}
 8003eac:	ffff00ff 	.word	0xffff00ff

08003eb0 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8003eb0:	b580      	push	{r7, lr}
 8003eb2:	b084      	sub	sp, #16
 8003eb4:	af00      	add	r7, sp, #0
 8003eb6:	6078      	str	r0, [r7, #4]
 8003eb8:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8003eba:	687b      	ldr	r3, [r7, #4]
 8003ebc:	223c      	movs	r2, #60	; 0x3c
 8003ebe:	5c9b      	ldrb	r3, [r3, r2]
 8003ec0:	2b01      	cmp	r3, #1
 8003ec2:	d101      	bne.n	8003ec8 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8003ec4:	2302      	movs	r3, #2
 8003ec6:	e042      	b.n	8003f4e <HAL_TIMEx_MasterConfigSynchronization+0x9e>
 8003ec8:	687b      	ldr	r3, [r7, #4]
 8003eca:	223c      	movs	r2, #60	; 0x3c
 8003ecc:	2101      	movs	r1, #1
 8003ece:	5499      	strb	r1, [r3, r2]

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003ed0:	687b      	ldr	r3, [r7, #4]
 8003ed2:	223d      	movs	r2, #61	; 0x3d
 8003ed4:	2102      	movs	r1, #2
 8003ed6:	5499      	strb	r1, [r3, r2]

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8003ed8:	687b      	ldr	r3, [r7, #4]
 8003eda:	681b      	ldr	r3, [r3, #0]
 8003edc:	685b      	ldr	r3, [r3, #4]
 8003ede:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8003ee0:	687b      	ldr	r3, [r7, #4]
 8003ee2:	681b      	ldr	r3, [r3, #0]
 8003ee4:	689b      	ldr	r3, [r3, #8]
 8003ee6:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8003ee8:	68fb      	ldr	r3, [r7, #12]
 8003eea:	2270      	movs	r2, #112	; 0x70
 8003eec:	4393      	bics	r3, r2
 8003eee:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8003ef0:	683b      	ldr	r3, [r7, #0]
 8003ef2:	681b      	ldr	r3, [r3, #0]
 8003ef4:	68fa      	ldr	r2, [r7, #12]
 8003ef6:	4313      	orrs	r3, r2
 8003ef8:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8003efa:	687b      	ldr	r3, [r7, #4]
 8003efc:	681b      	ldr	r3, [r3, #0]
 8003efe:	68fa      	ldr	r2, [r7, #12]
 8003f00:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003f02:	687b      	ldr	r3, [r7, #4]
 8003f04:	681b      	ldr	r3, [r3, #0]
 8003f06:	4a14      	ldr	r2, [pc, #80]	; (8003f58 <HAL_TIMEx_MasterConfigSynchronization+0xa8>)
 8003f08:	4293      	cmp	r3, r2
 8003f0a:	d00a      	beq.n	8003f22 <HAL_TIMEx_MasterConfigSynchronization+0x72>
 8003f0c:	687b      	ldr	r3, [r7, #4]
 8003f0e:	681a      	ldr	r2, [r3, #0]
 8003f10:	2380      	movs	r3, #128	; 0x80
 8003f12:	05db      	lsls	r3, r3, #23
 8003f14:	429a      	cmp	r2, r3
 8003f16:	d004      	beq.n	8003f22 <HAL_TIMEx_MasterConfigSynchronization+0x72>
 8003f18:	687b      	ldr	r3, [r7, #4]
 8003f1a:	681b      	ldr	r3, [r3, #0]
 8003f1c:	4a0f      	ldr	r2, [pc, #60]	; (8003f5c <HAL_TIMEx_MasterConfigSynchronization+0xac>)
 8003f1e:	4293      	cmp	r3, r2
 8003f20:	d10c      	bne.n	8003f3c <HAL_TIMEx_MasterConfigSynchronization+0x8c>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8003f22:	68bb      	ldr	r3, [r7, #8]
 8003f24:	2280      	movs	r2, #128	; 0x80
 8003f26:	4393      	bics	r3, r2
 8003f28:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8003f2a:	683b      	ldr	r3, [r7, #0]
 8003f2c:	685b      	ldr	r3, [r3, #4]
 8003f2e:	68ba      	ldr	r2, [r7, #8]
 8003f30:	4313      	orrs	r3, r2
 8003f32:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8003f34:	687b      	ldr	r3, [r7, #4]
 8003f36:	681b      	ldr	r3, [r3, #0]
 8003f38:	68ba      	ldr	r2, [r7, #8]
 8003f3a:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8003f3c:	687b      	ldr	r3, [r7, #4]
 8003f3e:	223d      	movs	r2, #61	; 0x3d
 8003f40:	2101      	movs	r1, #1
 8003f42:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 8003f44:	687b      	ldr	r3, [r7, #4]
 8003f46:	223c      	movs	r2, #60	; 0x3c
 8003f48:	2100      	movs	r1, #0
 8003f4a:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8003f4c:	2300      	movs	r3, #0
}
 8003f4e:	0018      	movs	r0, r3
 8003f50:	46bd      	mov	sp, r7
 8003f52:	b004      	add	sp, #16
 8003f54:	bd80      	pop	{r7, pc}
 8003f56:	46c0      	nop			; (mov r8, r8)
 8003f58:	40012c00 	.word	0x40012c00
 8003f5c:	40000400 	.word	0x40000400

08003f60 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8003f60:	b580      	push	{r7, lr}
 8003f62:	b082      	sub	sp, #8
 8003f64:	af00      	add	r7, sp, #0
 8003f66:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8003f68:	46c0      	nop			; (mov r8, r8)
 8003f6a:	46bd      	mov	sp, r7
 8003f6c:	b002      	add	sp, #8
 8003f6e:	bd80      	pop	{r7, pc}

08003f70 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8003f70:	b580      	push	{r7, lr}
 8003f72:	b082      	sub	sp, #8
 8003f74:	af00      	add	r7, sp, #0
 8003f76:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8003f78:	46c0      	nop			; (mov r8, r8)
 8003f7a:	46bd      	mov	sp, r7
 8003f7c:	b002      	add	sp, #8
 8003f7e:	bd80      	pop	{r7, pc}

08003f80 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8003f80:	b580      	push	{r7, lr}
 8003f82:	b082      	sub	sp, #8
 8003f84:	af00      	add	r7, sp, #0
 8003f86:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8003f88:	687b      	ldr	r3, [r7, #4]
 8003f8a:	2b00      	cmp	r3, #0
 8003f8c:	d101      	bne.n	8003f92 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8003f8e:	2301      	movs	r3, #1
 8003f90:	e044      	b.n	800401c <HAL_UART_Init+0x9c>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8003f92:	687b      	ldr	r3, [r7, #4]
 8003f94:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8003f96:	2b00      	cmp	r3, #0
 8003f98:	d107      	bne.n	8003faa <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8003f9a:	687b      	ldr	r3, [r7, #4]
 8003f9c:	2278      	movs	r2, #120	; 0x78
 8003f9e:	2100      	movs	r1, #0
 8003fa0:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8003fa2:	687b      	ldr	r3, [r7, #4]
 8003fa4:	0018      	movs	r0, r3
 8003fa6:	f7fc fc65 	bl	8000874 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8003faa:	687b      	ldr	r3, [r7, #4]
 8003fac:	2224      	movs	r2, #36	; 0x24
 8003fae:	67da      	str	r2, [r3, #124]	; 0x7c

  __HAL_UART_DISABLE(huart);
 8003fb0:	687b      	ldr	r3, [r7, #4]
 8003fb2:	681b      	ldr	r3, [r3, #0]
 8003fb4:	681a      	ldr	r2, [r3, #0]
 8003fb6:	687b      	ldr	r3, [r7, #4]
 8003fb8:	681b      	ldr	r3, [r3, #0]
 8003fba:	2101      	movs	r1, #1
 8003fbc:	438a      	bics	r2, r1
 8003fbe:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8003fc0:	687b      	ldr	r3, [r7, #4]
 8003fc2:	0018      	movs	r0, r3
 8003fc4:	f000 f8a0 	bl	8004108 <UART_SetConfig>
 8003fc8:	0003      	movs	r3, r0
 8003fca:	2b01      	cmp	r3, #1
 8003fcc:	d101      	bne.n	8003fd2 <HAL_UART_Init+0x52>
  {
    return HAL_ERROR;
 8003fce:	2301      	movs	r3, #1
 8003fd0:	e024      	b.n	800401c <HAL_UART_Init+0x9c>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8003fd2:	687b      	ldr	r3, [r7, #4]
 8003fd4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003fd6:	2b00      	cmp	r3, #0
 8003fd8:	d003      	beq.n	8003fe2 <HAL_UART_Init+0x62>
  {
    UART_AdvFeatureConfig(huart);
 8003fda:	687b      	ldr	r3, [r7, #4]
 8003fdc:	0018      	movs	r0, r3
 8003fde:	f000 f9bb 	bl	8004358 <UART_AdvFeatureConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN (if LIN is supported) and CLKEN bits in the USART_CR2 register,
  - SCEN (if Smartcard is supported), HDSEL and IREN (if IrDA is supported)  bits in the USART_CR3 register.*/
#if defined (USART_CR2_LINEN)
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003fe2:	687b      	ldr	r3, [r7, #4]
 8003fe4:	681b      	ldr	r3, [r3, #0]
 8003fe6:	685a      	ldr	r2, [r3, #4]
 8003fe8:	687b      	ldr	r3, [r7, #4]
 8003fea:	681b      	ldr	r3, [r3, #0]
 8003fec:	490d      	ldr	r1, [pc, #52]	; (8004024 <HAL_UART_Init+0xa4>)
 8003fee:	400a      	ands	r2, r1
 8003ff0:	605a      	str	r2, [r3, #4]
#else
  CLEAR_BIT(huart->Instance->CR2, USART_CR2_CLKEN);
#endif /* USART_CR2_LINEN */
#if defined (USART_CR3_SCEN)
#if defined (USART_CR3_IREN)
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8003ff2:	687b      	ldr	r3, [r7, #4]
 8003ff4:	681b      	ldr	r3, [r3, #0]
 8003ff6:	689a      	ldr	r2, [r3, #8]
 8003ff8:	687b      	ldr	r3, [r7, #4]
 8003ffa:	681b      	ldr	r3, [r3, #0]
 8003ffc:	212a      	movs	r1, #42	; 0x2a
 8003ffe:	438a      	bics	r2, r1
 8004000:	609a      	str	r2, [r3, #8]
#else
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_HDSEL);
#endif /* USART_CR3_IREN*/
#endif /* USART_CR3_SCEN */

  __HAL_UART_ENABLE(huart);
 8004002:	687b      	ldr	r3, [r7, #4]
 8004004:	681b      	ldr	r3, [r3, #0]
 8004006:	681a      	ldr	r2, [r3, #0]
 8004008:	687b      	ldr	r3, [r7, #4]
 800400a:	681b      	ldr	r3, [r3, #0]
 800400c:	2101      	movs	r1, #1
 800400e:	430a      	orrs	r2, r1
 8004010:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8004012:	687b      	ldr	r3, [r7, #4]
 8004014:	0018      	movs	r0, r3
 8004016:	f000 fa53 	bl	80044c0 <UART_CheckIdleState>
 800401a:	0003      	movs	r3, r0
}
 800401c:	0018      	movs	r0, r3
 800401e:	46bd      	mov	sp, r7
 8004020:	b002      	add	sp, #8
 8004022:	bd80      	pop	{r7, pc}
 8004024:	ffffb7ff 	.word	0xffffb7ff

08004028 <HAL_UART_Transmit_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be sent.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_IT(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 8004028:	b580      	push	{r7, lr}
 800402a:	b088      	sub	sp, #32
 800402c:	af00      	add	r7, sp, #0
 800402e:	60f8      	str	r0, [r7, #12]
 8004030:	60b9      	str	r1, [r7, #8]
 8004032:	1dbb      	adds	r3, r7, #6
 8004034:	801a      	strh	r2, [r3, #0]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8004036:	68fb      	ldr	r3, [r7, #12]
 8004038:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800403a:	2b20      	cmp	r3, #32
 800403c:	d15b      	bne.n	80040f6 <HAL_UART_Transmit_IT+0xce>
  {
    if ((pData == NULL) || (Size == 0U))
 800403e:	68bb      	ldr	r3, [r7, #8]
 8004040:	2b00      	cmp	r3, #0
 8004042:	d003      	beq.n	800404c <HAL_UART_Transmit_IT+0x24>
 8004044:	1dbb      	adds	r3, r7, #6
 8004046:	881b      	ldrh	r3, [r3, #0]
 8004048:	2b00      	cmp	r3, #0
 800404a:	d101      	bne.n	8004050 <HAL_UART_Transmit_IT+0x28>
    {
      return HAL_ERROR;
 800404c:	2301      	movs	r3, #1
 800404e:	e053      	b.n	80040f8 <HAL_UART_Transmit_IT+0xd0>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
       should be aligned on a u16 frontier, as data to be filled into TDR will be
       handled through a u16 cast. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004050:	68fb      	ldr	r3, [r7, #12]
 8004052:	689a      	ldr	r2, [r3, #8]
 8004054:	2380      	movs	r3, #128	; 0x80
 8004056:	015b      	lsls	r3, r3, #5
 8004058:	429a      	cmp	r2, r3
 800405a:	d109      	bne.n	8004070 <HAL_UART_Transmit_IT+0x48>
 800405c:	68fb      	ldr	r3, [r7, #12]
 800405e:	691b      	ldr	r3, [r3, #16]
 8004060:	2b00      	cmp	r3, #0
 8004062:	d105      	bne.n	8004070 <HAL_UART_Transmit_IT+0x48>
    {
      if ((((uint32_t)pData) & 1U) != 0U)
 8004064:	68bb      	ldr	r3, [r7, #8]
 8004066:	2201      	movs	r2, #1
 8004068:	4013      	ands	r3, r2
 800406a:	d001      	beq.n	8004070 <HAL_UART_Transmit_IT+0x48>
      {
        return  HAL_ERROR;
 800406c:	2301      	movs	r3, #1
 800406e:	e043      	b.n	80040f8 <HAL_UART_Transmit_IT+0xd0>
      }
    }

    huart->pTxBuffPtr  = pData;
 8004070:	68fb      	ldr	r3, [r7, #12]
 8004072:	68ba      	ldr	r2, [r7, #8]
 8004074:	64da      	str	r2, [r3, #76]	; 0x4c
    huart->TxXferSize  = Size;
 8004076:	68fb      	ldr	r3, [r7, #12]
 8004078:	1dba      	adds	r2, r7, #6
 800407a:	2150      	movs	r1, #80	; 0x50
 800407c:	8812      	ldrh	r2, [r2, #0]
 800407e:	525a      	strh	r2, [r3, r1]
    huart->TxXferCount = Size;
 8004080:	68fb      	ldr	r3, [r7, #12]
 8004082:	1dba      	adds	r2, r7, #6
 8004084:	2152      	movs	r1, #82	; 0x52
 8004086:	8812      	ldrh	r2, [r2, #0]
 8004088:	525a      	strh	r2, [r3, r1]
    huart->TxISR       = NULL;
 800408a:	68fb      	ldr	r3, [r7, #12]
 800408c:	2200      	movs	r2, #0
 800408e:	66da      	str	r2, [r3, #108]	; 0x6c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004090:	68fb      	ldr	r3, [r7, #12]
 8004092:	2284      	movs	r2, #132	; 0x84
 8004094:	2100      	movs	r1, #0
 8004096:	5099      	str	r1, [r3, r2]
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8004098:	68fb      	ldr	r3, [r7, #12]
 800409a:	2221      	movs	r2, #33	; 0x21
 800409c:	67da      	str	r2, [r3, #124]	; 0x7c

    /* Set the Tx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800409e:	68fb      	ldr	r3, [r7, #12]
 80040a0:	689a      	ldr	r2, [r3, #8]
 80040a2:	2380      	movs	r3, #128	; 0x80
 80040a4:	015b      	lsls	r3, r3, #5
 80040a6:	429a      	cmp	r2, r3
 80040a8:	d107      	bne.n	80040ba <HAL_UART_Transmit_IT+0x92>
 80040aa:	68fb      	ldr	r3, [r7, #12]
 80040ac:	691b      	ldr	r3, [r3, #16]
 80040ae:	2b00      	cmp	r3, #0
 80040b0:	d103      	bne.n	80040ba <HAL_UART_Transmit_IT+0x92>
    {
      huart->TxISR = UART_TxISR_16BIT;
 80040b2:	68fb      	ldr	r3, [r7, #12]
 80040b4:	4a12      	ldr	r2, [pc, #72]	; (8004100 <HAL_UART_Transmit_IT+0xd8>)
 80040b6:	66da      	str	r2, [r3, #108]	; 0x6c
 80040b8:	e002      	b.n	80040c0 <HAL_UART_Transmit_IT+0x98>
    }
    else
    {
      huart->TxISR = UART_TxISR_8BIT;
 80040ba:	68fb      	ldr	r3, [r7, #12]
 80040bc:	4a11      	ldr	r2, [pc, #68]	; (8004104 <HAL_UART_Transmit_IT+0xdc>)
 80040be:	66da      	str	r2, [r3, #108]	; 0x6c
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80040c0:	f3ef 8310 	mrs	r3, PRIMASK
 80040c4:	613b      	str	r3, [r7, #16]
  return(result);
 80040c6:	693b      	ldr	r3, [r7, #16]
    }

    /* Enable the Transmit Data Register Empty interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TXEIE);
 80040c8:	61fb      	str	r3, [r7, #28]
 80040ca:	2301      	movs	r3, #1
 80040cc:	617b      	str	r3, [r7, #20]
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80040ce:	697b      	ldr	r3, [r7, #20]
 80040d0:	f383 8810 	msr	PRIMASK, r3
}
 80040d4:	46c0      	nop			; (mov r8, r8)
 80040d6:	68fb      	ldr	r3, [r7, #12]
 80040d8:	681b      	ldr	r3, [r3, #0]
 80040da:	681a      	ldr	r2, [r3, #0]
 80040dc:	68fb      	ldr	r3, [r7, #12]
 80040de:	681b      	ldr	r3, [r3, #0]
 80040e0:	2180      	movs	r1, #128	; 0x80
 80040e2:	430a      	orrs	r2, r1
 80040e4:	601a      	str	r2, [r3, #0]
 80040e6:	69fb      	ldr	r3, [r7, #28]
 80040e8:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80040ea:	69bb      	ldr	r3, [r7, #24]
 80040ec:	f383 8810 	msr	PRIMASK, r3
}
 80040f0:	46c0      	nop			; (mov r8, r8)

    return HAL_OK;
 80040f2:	2300      	movs	r3, #0
 80040f4:	e000      	b.n	80040f8 <HAL_UART_Transmit_IT+0xd0>
  }
  else
  {
    return HAL_BUSY;
 80040f6:	2302      	movs	r3, #2
  }
}
 80040f8:	0018      	movs	r0, r3
 80040fa:	46bd      	mov	sp, r7
 80040fc:	b008      	add	sp, #32
 80040fe:	bd80      	pop	{r7, pc}
 8004100:	08004861 	.word	0x08004861
 8004104:	080047ad 	.word	0x080047ad

08004108 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004108:	b580      	push	{r7, lr}
 800410a:	b088      	sub	sp, #32
 800410c:	af00      	add	r7, sp, #0
 800410e:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8004110:	231e      	movs	r3, #30
 8004112:	18fb      	adds	r3, r7, r3
 8004114:	2200      	movs	r2, #0
 8004116:	701a      	strb	r2, [r3, #0]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8004118:	687b      	ldr	r3, [r7, #4]
 800411a:	689a      	ldr	r2, [r3, #8]
 800411c:	687b      	ldr	r3, [r7, #4]
 800411e:	691b      	ldr	r3, [r3, #16]
 8004120:	431a      	orrs	r2, r3
 8004122:	687b      	ldr	r3, [r7, #4]
 8004124:	695b      	ldr	r3, [r3, #20]
 8004126:	431a      	orrs	r2, r3
 8004128:	687b      	ldr	r3, [r7, #4]
 800412a:	69db      	ldr	r3, [r3, #28]
 800412c:	4313      	orrs	r3, r2
 800412e:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8004130:	687b      	ldr	r3, [r7, #4]
 8004132:	681b      	ldr	r3, [r3, #0]
 8004134:	681b      	ldr	r3, [r3, #0]
 8004136:	4a83      	ldr	r2, [pc, #524]	; (8004344 <UART_SetConfig+0x23c>)
 8004138:	4013      	ands	r3, r2
 800413a:	0019      	movs	r1, r3
 800413c:	687b      	ldr	r3, [r7, #4]
 800413e:	681b      	ldr	r3, [r3, #0]
 8004140:	697a      	ldr	r2, [r7, #20]
 8004142:	430a      	orrs	r2, r1
 8004144:	601a      	str	r2, [r3, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004146:	687b      	ldr	r3, [r7, #4]
 8004148:	681b      	ldr	r3, [r3, #0]
 800414a:	685b      	ldr	r3, [r3, #4]
 800414c:	4a7e      	ldr	r2, [pc, #504]	; (8004348 <UART_SetConfig+0x240>)
 800414e:	4013      	ands	r3, r2
 8004150:	0019      	movs	r1, r3
 8004152:	687b      	ldr	r3, [r7, #4]
 8004154:	68da      	ldr	r2, [r3, #12]
 8004156:	687b      	ldr	r3, [r7, #4]
 8004158:	681b      	ldr	r3, [r3, #0]
 800415a:	430a      	orrs	r2, r1
 800415c:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800415e:	687b      	ldr	r3, [r7, #4]
 8004160:	699b      	ldr	r3, [r3, #24]
 8004162:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 8004164:	687b      	ldr	r3, [r7, #4]
 8004166:	6a1b      	ldr	r3, [r3, #32]
 8004168:	697a      	ldr	r2, [r7, #20]
 800416a:	4313      	orrs	r3, r2
 800416c:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800416e:	687b      	ldr	r3, [r7, #4]
 8004170:	681b      	ldr	r3, [r3, #0]
 8004172:	689b      	ldr	r3, [r3, #8]
 8004174:	4a75      	ldr	r2, [pc, #468]	; (800434c <UART_SetConfig+0x244>)
 8004176:	4013      	ands	r3, r2
 8004178:	0019      	movs	r1, r3
 800417a:	687b      	ldr	r3, [r7, #4]
 800417c:	681b      	ldr	r3, [r3, #0]
 800417e:	697a      	ldr	r2, [r7, #20]
 8004180:	430a      	orrs	r2, r1
 8004182:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8004184:	4b72      	ldr	r3, [pc, #456]	; (8004350 <UART_SetConfig+0x248>)
 8004186:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004188:	2203      	movs	r2, #3
 800418a:	4013      	ands	r3, r2
 800418c:	2b03      	cmp	r3, #3
 800418e:	d00d      	beq.n	80041ac <UART_SetConfig+0xa4>
 8004190:	d81b      	bhi.n	80041ca <UART_SetConfig+0xc2>
 8004192:	2b02      	cmp	r3, #2
 8004194:	d014      	beq.n	80041c0 <UART_SetConfig+0xb8>
 8004196:	d818      	bhi.n	80041ca <UART_SetConfig+0xc2>
 8004198:	2b00      	cmp	r3, #0
 800419a:	d002      	beq.n	80041a2 <UART_SetConfig+0x9a>
 800419c:	2b01      	cmp	r3, #1
 800419e:	d00a      	beq.n	80041b6 <UART_SetConfig+0xae>
 80041a0:	e013      	b.n	80041ca <UART_SetConfig+0xc2>
 80041a2:	231f      	movs	r3, #31
 80041a4:	18fb      	adds	r3, r7, r3
 80041a6:	2200      	movs	r2, #0
 80041a8:	701a      	strb	r2, [r3, #0]
 80041aa:	e012      	b.n	80041d2 <UART_SetConfig+0xca>
 80041ac:	231f      	movs	r3, #31
 80041ae:	18fb      	adds	r3, r7, r3
 80041b0:	2202      	movs	r2, #2
 80041b2:	701a      	strb	r2, [r3, #0]
 80041b4:	e00d      	b.n	80041d2 <UART_SetConfig+0xca>
 80041b6:	231f      	movs	r3, #31
 80041b8:	18fb      	adds	r3, r7, r3
 80041ba:	2204      	movs	r2, #4
 80041bc:	701a      	strb	r2, [r3, #0]
 80041be:	e008      	b.n	80041d2 <UART_SetConfig+0xca>
 80041c0:	231f      	movs	r3, #31
 80041c2:	18fb      	adds	r3, r7, r3
 80041c4:	2208      	movs	r2, #8
 80041c6:	701a      	strb	r2, [r3, #0]
 80041c8:	e003      	b.n	80041d2 <UART_SetConfig+0xca>
 80041ca:	231f      	movs	r3, #31
 80041cc:	18fb      	adds	r3, r7, r3
 80041ce:	2210      	movs	r2, #16
 80041d0:	701a      	strb	r2, [r3, #0]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80041d2:	687b      	ldr	r3, [r7, #4]
 80041d4:	69da      	ldr	r2, [r3, #28]
 80041d6:	2380      	movs	r3, #128	; 0x80
 80041d8:	021b      	lsls	r3, r3, #8
 80041da:	429a      	cmp	r2, r3
 80041dc:	d15c      	bne.n	8004298 <UART_SetConfig+0x190>
  {
    switch (clocksource)
 80041de:	231f      	movs	r3, #31
 80041e0:	18fb      	adds	r3, r7, r3
 80041e2:	781b      	ldrb	r3, [r3, #0]
 80041e4:	2b08      	cmp	r3, #8
 80041e6:	d015      	beq.n	8004214 <UART_SetConfig+0x10c>
 80041e8:	dc18      	bgt.n	800421c <UART_SetConfig+0x114>
 80041ea:	2b04      	cmp	r3, #4
 80041ec:	d00d      	beq.n	800420a <UART_SetConfig+0x102>
 80041ee:	dc15      	bgt.n	800421c <UART_SetConfig+0x114>
 80041f0:	2b00      	cmp	r3, #0
 80041f2:	d002      	beq.n	80041fa <UART_SetConfig+0xf2>
 80041f4:	2b02      	cmp	r3, #2
 80041f6:	d005      	beq.n	8004204 <UART_SetConfig+0xfc>
 80041f8:	e010      	b.n	800421c <UART_SetConfig+0x114>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80041fa:	f7fd ff5f 	bl	80020bc <HAL_RCC_GetPCLK1Freq>
 80041fe:	0003      	movs	r3, r0
 8004200:	61bb      	str	r3, [r7, #24]
        break;
 8004202:	e012      	b.n	800422a <UART_SetConfig+0x122>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8004204:	4b53      	ldr	r3, [pc, #332]	; (8004354 <UART_SetConfig+0x24c>)
 8004206:	61bb      	str	r3, [r7, #24]
        break;
 8004208:	e00f      	b.n	800422a <UART_SetConfig+0x122>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800420a:	f7fd fef7 	bl	8001ffc <HAL_RCC_GetSysClockFreq>
 800420e:	0003      	movs	r3, r0
 8004210:	61bb      	str	r3, [r7, #24]
        break;
 8004212:	e00a      	b.n	800422a <UART_SetConfig+0x122>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8004214:	2380      	movs	r3, #128	; 0x80
 8004216:	021b      	lsls	r3, r3, #8
 8004218:	61bb      	str	r3, [r7, #24]
        break;
 800421a:	e006      	b.n	800422a <UART_SetConfig+0x122>
      default:
        pclk = 0U;
 800421c:	2300      	movs	r3, #0
 800421e:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8004220:	231e      	movs	r3, #30
 8004222:	18fb      	adds	r3, r7, r3
 8004224:	2201      	movs	r2, #1
 8004226:	701a      	strb	r2, [r3, #0]
        break;
 8004228:	46c0      	nop			; (mov r8, r8)
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800422a:	69bb      	ldr	r3, [r7, #24]
 800422c:	2b00      	cmp	r3, #0
 800422e:	d100      	bne.n	8004232 <UART_SetConfig+0x12a>
 8004230:	e07a      	b.n	8004328 <UART_SetConfig+0x220>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8004232:	69bb      	ldr	r3, [r7, #24]
 8004234:	005a      	lsls	r2, r3, #1
 8004236:	687b      	ldr	r3, [r7, #4]
 8004238:	685b      	ldr	r3, [r3, #4]
 800423a:	085b      	lsrs	r3, r3, #1
 800423c:	18d2      	adds	r2, r2, r3
 800423e:	687b      	ldr	r3, [r7, #4]
 8004240:	685b      	ldr	r3, [r3, #4]
 8004242:	0019      	movs	r1, r3
 8004244:	0010      	movs	r0, r2
 8004246:	f7fb ff5f 	bl	8000108 <__udivsi3>
 800424a:	0003      	movs	r3, r0
 800424c:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800424e:	693b      	ldr	r3, [r7, #16]
 8004250:	2b0f      	cmp	r3, #15
 8004252:	d91c      	bls.n	800428e <UART_SetConfig+0x186>
 8004254:	693a      	ldr	r2, [r7, #16]
 8004256:	2380      	movs	r3, #128	; 0x80
 8004258:	025b      	lsls	r3, r3, #9
 800425a:	429a      	cmp	r2, r3
 800425c:	d217      	bcs.n	800428e <UART_SetConfig+0x186>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800425e:	693b      	ldr	r3, [r7, #16]
 8004260:	b29a      	uxth	r2, r3
 8004262:	200e      	movs	r0, #14
 8004264:	183b      	adds	r3, r7, r0
 8004266:	210f      	movs	r1, #15
 8004268:	438a      	bics	r2, r1
 800426a:	801a      	strh	r2, [r3, #0]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800426c:	693b      	ldr	r3, [r7, #16]
 800426e:	085b      	lsrs	r3, r3, #1
 8004270:	b29b      	uxth	r3, r3
 8004272:	2207      	movs	r2, #7
 8004274:	4013      	ands	r3, r2
 8004276:	b299      	uxth	r1, r3
 8004278:	183b      	adds	r3, r7, r0
 800427a:	183a      	adds	r2, r7, r0
 800427c:	8812      	ldrh	r2, [r2, #0]
 800427e:	430a      	orrs	r2, r1
 8004280:	801a      	strh	r2, [r3, #0]
        huart->Instance->BRR = brrtemp;
 8004282:	687b      	ldr	r3, [r7, #4]
 8004284:	681b      	ldr	r3, [r3, #0]
 8004286:	183a      	adds	r2, r7, r0
 8004288:	8812      	ldrh	r2, [r2, #0]
 800428a:	60da      	str	r2, [r3, #12]
 800428c:	e04c      	b.n	8004328 <UART_SetConfig+0x220>
      }
      else
      {
        ret = HAL_ERROR;
 800428e:	231e      	movs	r3, #30
 8004290:	18fb      	adds	r3, r7, r3
 8004292:	2201      	movs	r2, #1
 8004294:	701a      	strb	r2, [r3, #0]
 8004296:	e047      	b.n	8004328 <UART_SetConfig+0x220>
      }
    }
  }
  else
  {
    switch (clocksource)
 8004298:	231f      	movs	r3, #31
 800429a:	18fb      	adds	r3, r7, r3
 800429c:	781b      	ldrb	r3, [r3, #0]
 800429e:	2b08      	cmp	r3, #8
 80042a0:	d015      	beq.n	80042ce <UART_SetConfig+0x1c6>
 80042a2:	dc18      	bgt.n	80042d6 <UART_SetConfig+0x1ce>
 80042a4:	2b04      	cmp	r3, #4
 80042a6:	d00d      	beq.n	80042c4 <UART_SetConfig+0x1bc>
 80042a8:	dc15      	bgt.n	80042d6 <UART_SetConfig+0x1ce>
 80042aa:	2b00      	cmp	r3, #0
 80042ac:	d002      	beq.n	80042b4 <UART_SetConfig+0x1ac>
 80042ae:	2b02      	cmp	r3, #2
 80042b0:	d005      	beq.n	80042be <UART_SetConfig+0x1b6>
 80042b2:	e010      	b.n	80042d6 <UART_SetConfig+0x1ce>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80042b4:	f7fd ff02 	bl	80020bc <HAL_RCC_GetPCLK1Freq>
 80042b8:	0003      	movs	r3, r0
 80042ba:	61bb      	str	r3, [r7, #24]
        break;
 80042bc:	e012      	b.n	80042e4 <UART_SetConfig+0x1dc>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80042be:	4b25      	ldr	r3, [pc, #148]	; (8004354 <UART_SetConfig+0x24c>)
 80042c0:	61bb      	str	r3, [r7, #24]
        break;
 80042c2:	e00f      	b.n	80042e4 <UART_SetConfig+0x1dc>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80042c4:	f7fd fe9a 	bl	8001ffc <HAL_RCC_GetSysClockFreq>
 80042c8:	0003      	movs	r3, r0
 80042ca:	61bb      	str	r3, [r7, #24]
        break;
 80042cc:	e00a      	b.n	80042e4 <UART_SetConfig+0x1dc>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80042ce:	2380      	movs	r3, #128	; 0x80
 80042d0:	021b      	lsls	r3, r3, #8
 80042d2:	61bb      	str	r3, [r7, #24]
        break;
 80042d4:	e006      	b.n	80042e4 <UART_SetConfig+0x1dc>
      default:
        pclk = 0U;
 80042d6:	2300      	movs	r3, #0
 80042d8:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 80042da:	231e      	movs	r3, #30
 80042dc:	18fb      	adds	r3, r7, r3
 80042de:	2201      	movs	r2, #1
 80042e0:	701a      	strb	r2, [r3, #0]
        break;
 80042e2:	46c0      	nop			; (mov r8, r8)
    }

    if (pclk != 0U)
 80042e4:	69bb      	ldr	r3, [r7, #24]
 80042e6:	2b00      	cmp	r3, #0
 80042e8:	d01e      	beq.n	8004328 <UART_SetConfig+0x220>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 80042ea:	687b      	ldr	r3, [r7, #4]
 80042ec:	685b      	ldr	r3, [r3, #4]
 80042ee:	085a      	lsrs	r2, r3, #1
 80042f0:	69bb      	ldr	r3, [r7, #24]
 80042f2:	18d2      	adds	r2, r2, r3
 80042f4:	687b      	ldr	r3, [r7, #4]
 80042f6:	685b      	ldr	r3, [r3, #4]
 80042f8:	0019      	movs	r1, r3
 80042fa:	0010      	movs	r0, r2
 80042fc:	f7fb ff04 	bl	8000108 <__udivsi3>
 8004300:	0003      	movs	r3, r0
 8004302:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8004304:	693b      	ldr	r3, [r7, #16]
 8004306:	2b0f      	cmp	r3, #15
 8004308:	d90a      	bls.n	8004320 <UART_SetConfig+0x218>
 800430a:	693a      	ldr	r2, [r7, #16]
 800430c:	2380      	movs	r3, #128	; 0x80
 800430e:	025b      	lsls	r3, r3, #9
 8004310:	429a      	cmp	r2, r3
 8004312:	d205      	bcs.n	8004320 <UART_SetConfig+0x218>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8004314:	693b      	ldr	r3, [r7, #16]
 8004316:	b29a      	uxth	r2, r3
 8004318:	687b      	ldr	r3, [r7, #4]
 800431a:	681b      	ldr	r3, [r3, #0]
 800431c:	60da      	str	r2, [r3, #12]
 800431e:	e003      	b.n	8004328 <UART_SetConfig+0x220>
      }
      else
      {
        ret = HAL_ERROR;
 8004320:	231e      	movs	r3, #30
 8004322:	18fb      	adds	r3, r7, r3
 8004324:	2201      	movs	r2, #1
 8004326:	701a      	strb	r2, [r3, #0]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8004328:	687b      	ldr	r3, [r7, #4]
 800432a:	2200      	movs	r2, #0
 800432c:	669a      	str	r2, [r3, #104]	; 0x68
  huart->TxISR = NULL;
 800432e:	687b      	ldr	r3, [r7, #4]
 8004330:	2200      	movs	r2, #0
 8004332:	66da      	str	r2, [r3, #108]	; 0x6c

  return ret;
 8004334:	231e      	movs	r3, #30
 8004336:	18fb      	adds	r3, r7, r3
 8004338:	781b      	ldrb	r3, [r3, #0]
}
 800433a:	0018      	movs	r0, r3
 800433c:	46bd      	mov	sp, r7
 800433e:	b008      	add	sp, #32
 8004340:	bd80      	pop	{r7, pc}
 8004342:	46c0      	nop			; (mov r8, r8)
 8004344:	ffff69f3 	.word	0xffff69f3
 8004348:	ffffcfff 	.word	0xffffcfff
 800434c:	fffff4ff 	.word	0xfffff4ff
 8004350:	40021000 	.word	0x40021000
 8004354:	007a1200 	.word	0x007a1200

08004358 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8004358:	b580      	push	{r7, lr}
 800435a:	b082      	sub	sp, #8
 800435c:	af00      	add	r7, sp, #0
 800435e:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8004360:	687b      	ldr	r3, [r7, #4]
 8004362:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004364:	2201      	movs	r2, #1
 8004366:	4013      	ands	r3, r2
 8004368:	d00b      	beq.n	8004382 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800436a:	687b      	ldr	r3, [r7, #4]
 800436c:	681b      	ldr	r3, [r3, #0]
 800436e:	685b      	ldr	r3, [r3, #4]
 8004370:	4a4a      	ldr	r2, [pc, #296]	; (800449c <UART_AdvFeatureConfig+0x144>)
 8004372:	4013      	ands	r3, r2
 8004374:	0019      	movs	r1, r3
 8004376:	687b      	ldr	r3, [r7, #4]
 8004378:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800437a:	687b      	ldr	r3, [r7, #4]
 800437c:	681b      	ldr	r3, [r3, #0]
 800437e:	430a      	orrs	r2, r1
 8004380:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8004382:	687b      	ldr	r3, [r7, #4]
 8004384:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004386:	2202      	movs	r2, #2
 8004388:	4013      	ands	r3, r2
 800438a:	d00b      	beq.n	80043a4 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800438c:	687b      	ldr	r3, [r7, #4]
 800438e:	681b      	ldr	r3, [r3, #0]
 8004390:	685b      	ldr	r3, [r3, #4]
 8004392:	4a43      	ldr	r2, [pc, #268]	; (80044a0 <UART_AdvFeatureConfig+0x148>)
 8004394:	4013      	ands	r3, r2
 8004396:	0019      	movs	r1, r3
 8004398:	687b      	ldr	r3, [r7, #4]
 800439a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800439c:	687b      	ldr	r3, [r7, #4]
 800439e:	681b      	ldr	r3, [r3, #0]
 80043a0:	430a      	orrs	r2, r1
 80043a2:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80043a4:	687b      	ldr	r3, [r7, #4]
 80043a6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80043a8:	2204      	movs	r2, #4
 80043aa:	4013      	ands	r3, r2
 80043ac:	d00b      	beq.n	80043c6 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80043ae:	687b      	ldr	r3, [r7, #4]
 80043b0:	681b      	ldr	r3, [r3, #0]
 80043b2:	685b      	ldr	r3, [r3, #4]
 80043b4:	4a3b      	ldr	r2, [pc, #236]	; (80044a4 <UART_AdvFeatureConfig+0x14c>)
 80043b6:	4013      	ands	r3, r2
 80043b8:	0019      	movs	r1, r3
 80043ba:	687b      	ldr	r3, [r7, #4]
 80043bc:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80043be:	687b      	ldr	r3, [r7, #4]
 80043c0:	681b      	ldr	r3, [r3, #0]
 80043c2:	430a      	orrs	r2, r1
 80043c4:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80043c6:	687b      	ldr	r3, [r7, #4]
 80043c8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80043ca:	2208      	movs	r2, #8
 80043cc:	4013      	ands	r3, r2
 80043ce:	d00b      	beq.n	80043e8 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80043d0:	687b      	ldr	r3, [r7, #4]
 80043d2:	681b      	ldr	r3, [r3, #0]
 80043d4:	685b      	ldr	r3, [r3, #4]
 80043d6:	4a34      	ldr	r2, [pc, #208]	; (80044a8 <UART_AdvFeatureConfig+0x150>)
 80043d8:	4013      	ands	r3, r2
 80043da:	0019      	movs	r1, r3
 80043dc:	687b      	ldr	r3, [r7, #4]
 80043de:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80043e0:	687b      	ldr	r3, [r7, #4]
 80043e2:	681b      	ldr	r3, [r3, #0]
 80043e4:	430a      	orrs	r2, r1
 80043e6:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80043e8:	687b      	ldr	r3, [r7, #4]
 80043ea:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80043ec:	2210      	movs	r2, #16
 80043ee:	4013      	ands	r3, r2
 80043f0:	d00b      	beq.n	800440a <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80043f2:	687b      	ldr	r3, [r7, #4]
 80043f4:	681b      	ldr	r3, [r3, #0]
 80043f6:	689b      	ldr	r3, [r3, #8]
 80043f8:	4a2c      	ldr	r2, [pc, #176]	; (80044ac <UART_AdvFeatureConfig+0x154>)
 80043fa:	4013      	ands	r3, r2
 80043fc:	0019      	movs	r1, r3
 80043fe:	687b      	ldr	r3, [r7, #4]
 8004400:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8004402:	687b      	ldr	r3, [r7, #4]
 8004404:	681b      	ldr	r3, [r3, #0]
 8004406:	430a      	orrs	r2, r1
 8004408:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800440a:	687b      	ldr	r3, [r7, #4]
 800440c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800440e:	2220      	movs	r2, #32
 8004410:	4013      	ands	r3, r2
 8004412:	d00b      	beq.n	800442c <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8004414:	687b      	ldr	r3, [r7, #4]
 8004416:	681b      	ldr	r3, [r3, #0]
 8004418:	689b      	ldr	r3, [r3, #8]
 800441a:	4a25      	ldr	r2, [pc, #148]	; (80044b0 <UART_AdvFeatureConfig+0x158>)
 800441c:	4013      	ands	r3, r2
 800441e:	0019      	movs	r1, r3
 8004420:	687b      	ldr	r3, [r7, #4]
 8004422:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8004424:	687b      	ldr	r3, [r7, #4]
 8004426:	681b      	ldr	r3, [r3, #0]
 8004428:	430a      	orrs	r2, r1
 800442a:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800442c:	687b      	ldr	r3, [r7, #4]
 800442e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004430:	2240      	movs	r2, #64	; 0x40
 8004432:	4013      	ands	r3, r2
 8004434:	d01d      	beq.n	8004472 <UART_AdvFeatureConfig+0x11a>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8004436:	687b      	ldr	r3, [r7, #4]
 8004438:	681b      	ldr	r3, [r3, #0]
 800443a:	685b      	ldr	r3, [r3, #4]
 800443c:	4a1d      	ldr	r2, [pc, #116]	; (80044b4 <UART_AdvFeatureConfig+0x15c>)
 800443e:	4013      	ands	r3, r2
 8004440:	0019      	movs	r1, r3
 8004442:	687b      	ldr	r3, [r7, #4]
 8004444:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8004446:	687b      	ldr	r3, [r7, #4]
 8004448:	681b      	ldr	r3, [r3, #0]
 800444a:	430a      	orrs	r2, r1
 800444c:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800444e:	687b      	ldr	r3, [r7, #4]
 8004450:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8004452:	2380      	movs	r3, #128	; 0x80
 8004454:	035b      	lsls	r3, r3, #13
 8004456:	429a      	cmp	r2, r3
 8004458:	d10b      	bne.n	8004472 <UART_AdvFeatureConfig+0x11a>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800445a:	687b      	ldr	r3, [r7, #4]
 800445c:	681b      	ldr	r3, [r3, #0]
 800445e:	685b      	ldr	r3, [r3, #4]
 8004460:	4a15      	ldr	r2, [pc, #84]	; (80044b8 <UART_AdvFeatureConfig+0x160>)
 8004462:	4013      	ands	r3, r2
 8004464:	0019      	movs	r1, r3
 8004466:	687b      	ldr	r3, [r7, #4]
 8004468:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800446a:	687b      	ldr	r3, [r7, #4]
 800446c:	681b      	ldr	r3, [r3, #0]
 800446e:	430a      	orrs	r2, r1
 8004470:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8004472:	687b      	ldr	r3, [r7, #4]
 8004474:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004476:	2280      	movs	r2, #128	; 0x80
 8004478:	4013      	ands	r3, r2
 800447a:	d00b      	beq.n	8004494 <UART_AdvFeatureConfig+0x13c>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800447c:	687b      	ldr	r3, [r7, #4]
 800447e:	681b      	ldr	r3, [r3, #0]
 8004480:	685b      	ldr	r3, [r3, #4]
 8004482:	4a0e      	ldr	r2, [pc, #56]	; (80044bc <UART_AdvFeatureConfig+0x164>)
 8004484:	4013      	ands	r3, r2
 8004486:	0019      	movs	r1, r3
 8004488:	687b      	ldr	r3, [r7, #4]
 800448a:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 800448c:	687b      	ldr	r3, [r7, #4]
 800448e:	681b      	ldr	r3, [r3, #0]
 8004490:	430a      	orrs	r2, r1
 8004492:	605a      	str	r2, [r3, #4]
  }
}
 8004494:	46c0      	nop			; (mov r8, r8)
 8004496:	46bd      	mov	sp, r7
 8004498:	b002      	add	sp, #8
 800449a:	bd80      	pop	{r7, pc}
 800449c:	fffdffff 	.word	0xfffdffff
 80044a0:	fffeffff 	.word	0xfffeffff
 80044a4:	fffbffff 	.word	0xfffbffff
 80044a8:	ffff7fff 	.word	0xffff7fff
 80044ac:	ffffefff 	.word	0xffffefff
 80044b0:	ffffdfff 	.word	0xffffdfff
 80044b4:	ffefffff 	.word	0xffefffff
 80044b8:	ff9fffff 	.word	0xff9fffff
 80044bc:	fff7ffff 	.word	0xfff7ffff

080044c0 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 80044c0:	b580      	push	{r7, lr}
 80044c2:	b092      	sub	sp, #72	; 0x48
 80044c4:	af02      	add	r7, sp, #8
 80044c6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80044c8:	687b      	ldr	r3, [r7, #4]
 80044ca:	2284      	movs	r2, #132	; 0x84
 80044cc:	2100      	movs	r1, #0
 80044ce:	5099      	str	r1, [r3, r2]

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 80044d0:	f7fc fef8 	bl	80012c4 <HAL_GetTick>
 80044d4:	0003      	movs	r3, r0
 80044d6:	63fb      	str	r3, [r7, #60]	; 0x3c

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80044d8:	687b      	ldr	r3, [r7, #4]
 80044da:	681b      	ldr	r3, [r3, #0]
 80044dc:	681b      	ldr	r3, [r3, #0]
 80044de:	2208      	movs	r2, #8
 80044e0:	4013      	ands	r3, r2
 80044e2:	2b08      	cmp	r3, #8
 80044e4:	d12c      	bne.n	8004540 <UART_CheckIdleState+0x80>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80044e6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80044e8:	2280      	movs	r2, #128	; 0x80
 80044ea:	0391      	lsls	r1, r2, #14
 80044ec:	6878      	ldr	r0, [r7, #4]
 80044ee:	4a46      	ldr	r2, [pc, #280]	; (8004608 <UART_CheckIdleState+0x148>)
 80044f0:	9200      	str	r2, [sp, #0]
 80044f2:	2200      	movs	r2, #0
 80044f4:	f000 f88c 	bl	8004610 <UART_WaitOnFlagUntilTimeout>
 80044f8:	1e03      	subs	r3, r0, #0
 80044fa:	d021      	beq.n	8004540 <UART_CheckIdleState+0x80>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80044fc:	f3ef 8310 	mrs	r3, PRIMASK
 8004500:	627b      	str	r3, [r7, #36]	; 0x24
  return(result);
 8004502:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 8004504:	63bb      	str	r3, [r7, #56]	; 0x38
 8004506:	2301      	movs	r3, #1
 8004508:	62bb      	str	r3, [r7, #40]	; 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800450a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800450c:	f383 8810 	msr	PRIMASK, r3
}
 8004510:	46c0      	nop			; (mov r8, r8)
 8004512:	687b      	ldr	r3, [r7, #4]
 8004514:	681b      	ldr	r3, [r3, #0]
 8004516:	681a      	ldr	r2, [r3, #0]
 8004518:	687b      	ldr	r3, [r7, #4]
 800451a:	681b      	ldr	r3, [r3, #0]
 800451c:	2180      	movs	r1, #128	; 0x80
 800451e:	438a      	bics	r2, r1
 8004520:	601a      	str	r2, [r3, #0]
 8004522:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004524:	62fb      	str	r3, [r7, #44]	; 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004526:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004528:	f383 8810 	msr	PRIMASK, r3
}
 800452c:	46c0      	nop			; (mov r8, r8)

      huart->gState = HAL_UART_STATE_READY;
 800452e:	687b      	ldr	r3, [r7, #4]
 8004530:	2220      	movs	r2, #32
 8004532:	67da      	str	r2, [r3, #124]	; 0x7c

      __HAL_UNLOCK(huart);
 8004534:	687b      	ldr	r3, [r7, #4]
 8004536:	2278      	movs	r2, #120	; 0x78
 8004538:	2100      	movs	r1, #0
 800453a:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800453c:	2303      	movs	r3, #3
 800453e:	e05f      	b.n	8004600 <UART_CheckIdleState+0x140>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8004540:	687b      	ldr	r3, [r7, #4]
 8004542:	681b      	ldr	r3, [r3, #0]
 8004544:	681b      	ldr	r3, [r3, #0]
 8004546:	2204      	movs	r2, #4
 8004548:	4013      	ands	r3, r2
 800454a:	2b04      	cmp	r3, #4
 800454c:	d146      	bne.n	80045dc <UART_CheckIdleState+0x11c>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800454e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004550:	2280      	movs	r2, #128	; 0x80
 8004552:	03d1      	lsls	r1, r2, #15
 8004554:	6878      	ldr	r0, [r7, #4]
 8004556:	4a2c      	ldr	r2, [pc, #176]	; (8004608 <UART_CheckIdleState+0x148>)
 8004558:	9200      	str	r2, [sp, #0]
 800455a:	2200      	movs	r2, #0
 800455c:	f000 f858 	bl	8004610 <UART_WaitOnFlagUntilTimeout>
 8004560:	1e03      	subs	r3, r0, #0
 8004562:	d03b      	beq.n	80045dc <UART_CheckIdleState+0x11c>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004564:	f3ef 8310 	mrs	r3, PRIMASK
 8004568:	60fb      	str	r3, [r7, #12]
  return(result);
 800456a:	68fb      	ldr	r3, [r7, #12]
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800456c:	637b      	str	r3, [r7, #52]	; 0x34
 800456e:	2301      	movs	r3, #1
 8004570:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004572:	693b      	ldr	r3, [r7, #16]
 8004574:	f383 8810 	msr	PRIMASK, r3
}
 8004578:	46c0      	nop			; (mov r8, r8)
 800457a:	687b      	ldr	r3, [r7, #4]
 800457c:	681b      	ldr	r3, [r3, #0]
 800457e:	681a      	ldr	r2, [r3, #0]
 8004580:	687b      	ldr	r3, [r7, #4]
 8004582:	681b      	ldr	r3, [r3, #0]
 8004584:	4921      	ldr	r1, [pc, #132]	; (800460c <UART_CheckIdleState+0x14c>)
 8004586:	400a      	ands	r2, r1
 8004588:	601a      	str	r2, [r3, #0]
 800458a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800458c:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800458e:	697b      	ldr	r3, [r7, #20]
 8004590:	f383 8810 	msr	PRIMASK, r3
}
 8004594:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004596:	f3ef 8310 	mrs	r3, PRIMASK
 800459a:	61bb      	str	r3, [r7, #24]
  return(result);
 800459c:	69bb      	ldr	r3, [r7, #24]
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800459e:	633b      	str	r3, [r7, #48]	; 0x30
 80045a0:	2301      	movs	r3, #1
 80045a2:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80045a4:	69fb      	ldr	r3, [r7, #28]
 80045a6:	f383 8810 	msr	PRIMASK, r3
}
 80045aa:	46c0      	nop			; (mov r8, r8)
 80045ac:	687b      	ldr	r3, [r7, #4]
 80045ae:	681b      	ldr	r3, [r3, #0]
 80045b0:	689a      	ldr	r2, [r3, #8]
 80045b2:	687b      	ldr	r3, [r7, #4]
 80045b4:	681b      	ldr	r3, [r3, #0]
 80045b6:	2101      	movs	r1, #1
 80045b8:	438a      	bics	r2, r1
 80045ba:	609a      	str	r2, [r3, #8]
 80045bc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80045be:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80045c0:	6a3b      	ldr	r3, [r7, #32]
 80045c2:	f383 8810 	msr	PRIMASK, r3
}
 80045c6:	46c0      	nop			; (mov r8, r8)

      huart->RxState = HAL_UART_STATE_READY;
 80045c8:	687b      	ldr	r3, [r7, #4]
 80045ca:	2280      	movs	r2, #128	; 0x80
 80045cc:	2120      	movs	r1, #32
 80045ce:	5099      	str	r1, [r3, r2]

      __HAL_UNLOCK(huart);
 80045d0:	687b      	ldr	r3, [r7, #4]
 80045d2:	2278      	movs	r2, #120	; 0x78
 80045d4:	2100      	movs	r1, #0
 80045d6:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80045d8:	2303      	movs	r3, #3
 80045da:	e011      	b.n	8004600 <UART_CheckIdleState+0x140>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 80045dc:	687b      	ldr	r3, [r7, #4]
 80045de:	2220      	movs	r2, #32
 80045e0:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 80045e2:	687b      	ldr	r3, [r7, #4]
 80045e4:	2280      	movs	r2, #128	; 0x80
 80045e6:	2120      	movs	r1, #32
 80045e8:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80045ea:	687b      	ldr	r3, [r7, #4]
 80045ec:	2200      	movs	r2, #0
 80045ee:	661a      	str	r2, [r3, #96]	; 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80045f0:	687b      	ldr	r3, [r7, #4]
 80045f2:	2200      	movs	r2, #0
 80045f4:	665a      	str	r2, [r3, #100]	; 0x64

  __HAL_UNLOCK(huart);
 80045f6:	687b      	ldr	r3, [r7, #4]
 80045f8:	2278      	movs	r2, #120	; 0x78
 80045fa:	2100      	movs	r1, #0
 80045fc:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80045fe:	2300      	movs	r3, #0
}
 8004600:	0018      	movs	r0, r3
 8004602:	46bd      	mov	sp, r7
 8004604:	b010      	add	sp, #64	; 0x40
 8004606:	bd80      	pop	{r7, pc}
 8004608:	01ffffff 	.word	0x01ffffff
 800460c:	fffffedf 	.word	0xfffffedf

08004610 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8004610:	b580      	push	{r7, lr}
 8004612:	b084      	sub	sp, #16
 8004614:	af00      	add	r7, sp, #0
 8004616:	60f8      	str	r0, [r7, #12]
 8004618:	60b9      	str	r1, [r7, #8]
 800461a:	603b      	str	r3, [r7, #0]
 800461c:	1dfb      	adds	r3, r7, #7
 800461e:	701a      	strb	r2, [r3, #0]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004620:	e04b      	b.n	80046ba <UART_WaitOnFlagUntilTimeout+0xaa>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004622:	69bb      	ldr	r3, [r7, #24]
 8004624:	3301      	adds	r3, #1
 8004626:	d048      	beq.n	80046ba <UART_WaitOnFlagUntilTimeout+0xaa>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004628:	f7fc fe4c 	bl	80012c4 <HAL_GetTick>
 800462c:	0002      	movs	r2, r0
 800462e:	683b      	ldr	r3, [r7, #0]
 8004630:	1ad3      	subs	r3, r2, r3
 8004632:	69ba      	ldr	r2, [r7, #24]
 8004634:	429a      	cmp	r2, r3
 8004636:	d302      	bcc.n	800463e <UART_WaitOnFlagUntilTimeout+0x2e>
 8004638:	69bb      	ldr	r3, [r7, #24]
 800463a:	2b00      	cmp	r3, #0
 800463c:	d101      	bne.n	8004642 <UART_WaitOnFlagUntilTimeout+0x32>
      {

        return HAL_TIMEOUT;
 800463e:	2303      	movs	r3, #3
 8004640:	e04b      	b.n	80046da <UART_WaitOnFlagUntilTimeout+0xca>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8004642:	68fb      	ldr	r3, [r7, #12]
 8004644:	681b      	ldr	r3, [r3, #0]
 8004646:	681b      	ldr	r3, [r3, #0]
 8004648:	2204      	movs	r2, #4
 800464a:	4013      	ands	r3, r2
 800464c:	d035      	beq.n	80046ba <UART_WaitOnFlagUntilTimeout+0xaa>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800464e:	68fb      	ldr	r3, [r7, #12]
 8004650:	681b      	ldr	r3, [r3, #0]
 8004652:	69db      	ldr	r3, [r3, #28]
 8004654:	2208      	movs	r2, #8
 8004656:	4013      	ands	r3, r2
 8004658:	2b08      	cmp	r3, #8
 800465a:	d111      	bne.n	8004680 <UART_WaitOnFlagUntilTimeout+0x70>
        {
           /* Clear Overrun Error flag*/
           __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800465c:	68fb      	ldr	r3, [r7, #12]
 800465e:	681b      	ldr	r3, [r3, #0]
 8004660:	2208      	movs	r2, #8
 8004662:	621a      	str	r2, [r3, #32]

           /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts if ongoing */
           UART_EndRxTransfer(huart);
 8004664:	68fb      	ldr	r3, [r7, #12]
 8004666:	0018      	movs	r0, r3
 8004668:	f000 f83c 	bl	80046e4 <UART_EndRxTransfer>

           huart->ErrorCode = HAL_UART_ERROR_ORE;
 800466c:	68fb      	ldr	r3, [r7, #12]
 800466e:	2284      	movs	r2, #132	; 0x84
 8004670:	2108      	movs	r1, #8
 8004672:	5099      	str	r1, [r3, r2]

           /* Process Unlocked */
           __HAL_UNLOCK(huart);
 8004674:	68fb      	ldr	r3, [r7, #12]
 8004676:	2278      	movs	r2, #120	; 0x78
 8004678:	2100      	movs	r1, #0
 800467a:	5499      	strb	r1, [r3, r2]

           return HAL_ERROR;
 800467c:	2301      	movs	r3, #1
 800467e:	e02c      	b.n	80046da <UART_WaitOnFlagUntilTimeout+0xca>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8004680:	68fb      	ldr	r3, [r7, #12]
 8004682:	681b      	ldr	r3, [r3, #0]
 8004684:	69da      	ldr	r2, [r3, #28]
 8004686:	2380      	movs	r3, #128	; 0x80
 8004688:	011b      	lsls	r3, r3, #4
 800468a:	401a      	ands	r2, r3
 800468c:	2380      	movs	r3, #128	; 0x80
 800468e:	011b      	lsls	r3, r3, #4
 8004690:	429a      	cmp	r2, r3
 8004692:	d112      	bne.n	80046ba <UART_WaitOnFlagUntilTimeout+0xaa>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8004694:	68fb      	ldr	r3, [r7, #12]
 8004696:	681b      	ldr	r3, [r3, #0]
 8004698:	2280      	movs	r2, #128	; 0x80
 800469a:	0112      	lsls	r2, r2, #4
 800469c:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800469e:	68fb      	ldr	r3, [r7, #12]
 80046a0:	0018      	movs	r0, r3
 80046a2:	f000 f81f 	bl	80046e4 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80046a6:	68fb      	ldr	r3, [r7, #12]
 80046a8:	2284      	movs	r2, #132	; 0x84
 80046aa:	2120      	movs	r1, #32
 80046ac:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80046ae:	68fb      	ldr	r3, [r7, #12]
 80046b0:	2278      	movs	r2, #120	; 0x78
 80046b2:	2100      	movs	r1, #0
 80046b4:	5499      	strb	r1, [r3, r2]

          return HAL_TIMEOUT;
 80046b6:	2303      	movs	r3, #3
 80046b8:	e00f      	b.n	80046da <UART_WaitOnFlagUntilTimeout+0xca>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80046ba:	68fb      	ldr	r3, [r7, #12]
 80046bc:	681b      	ldr	r3, [r3, #0]
 80046be:	69db      	ldr	r3, [r3, #28]
 80046c0:	68ba      	ldr	r2, [r7, #8]
 80046c2:	4013      	ands	r3, r2
 80046c4:	68ba      	ldr	r2, [r7, #8]
 80046c6:	1ad3      	subs	r3, r2, r3
 80046c8:	425a      	negs	r2, r3
 80046ca:	4153      	adcs	r3, r2
 80046cc:	b2db      	uxtb	r3, r3
 80046ce:	001a      	movs	r2, r3
 80046d0:	1dfb      	adds	r3, r7, #7
 80046d2:	781b      	ldrb	r3, [r3, #0]
 80046d4:	429a      	cmp	r2, r3
 80046d6:	d0a4      	beq.n	8004622 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80046d8:	2300      	movs	r3, #0
}
 80046da:	0018      	movs	r0, r3
 80046dc:	46bd      	mov	sp, r7
 80046de:	b004      	add	sp, #16
 80046e0:	bd80      	pop	{r7, pc}
	...

080046e4 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80046e4:	b580      	push	{r7, lr}
 80046e6:	b08e      	sub	sp, #56	; 0x38
 80046e8:	af00      	add	r7, sp, #0
 80046ea:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80046ec:	f3ef 8310 	mrs	r3, PRIMASK
 80046f0:	617b      	str	r3, [r7, #20]
  return(result);
 80046f2:	697b      	ldr	r3, [r7, #20]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80046f4:	637b      	str	r3, [r7, #52]	; 0x34
 80046f6:	2301      	movs	r3, #1
 80046f8:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80046fa:	69bb      	ldr	r3, [r7, #24]
 80046fc:	f383 8810 	msr	PRIMASK, r3
}
 8004700:	46c0      	nop			; (mov r8, r8)
 8004702:	687b      	ldr	r3, [r7, #4]
 8004704:	681b      	ldr	r3, [r3, #0]
 8004706:	681a      	ldr	r2, [r3, #0]
 8004708:	687b      	ldr	r3, [r7, #4]
 800470a:	681b      	ldr	r3, [r3, #0]
 800470c:	4926      	ldr	r1, [pc, #152]	; (80047a8 <UART_EndRxTransfer+0xc4>)
 800470e:	400a      	ands	r2, r1
 8004710:	601a      	str	r2, [r3, #0]
 8004712:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004714:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004716:	69fb      	ldr	r3, [r7, #28]
 8004718:	f383 8810 	msr	PRIMASK, r3
}
 800471c:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800471e:	f3ef 8310 	mrs	r3, PRIMASK
 8004722:	623b      	str	r3, [r7, #32]
  return(result);
 8004724:	6a3b      	ldr	r3, [r7, #32]
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004726:	633b      	str	r3, [r7, #48]	; 0x30
 8004728:	2301      	movs	r3, #1
 800472a:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800472c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800472e:	f383 8810 	msr	PRIMASK, r3
}
 8004732:	46c0      	nop			; (mov r8, r8)
 8004734:	687b      	ldr	r3, [r7, #4]
 8004736:	681b      	ldr	r3, [r3, #0]
 8004738:	689a      	ldr	r2, [r3, #8]
 800473a:	687b      	ldr	r3, [r7, #4]
 800473c:	681b      	ldr	r3, [r3, #0]
 800473e:	2101      	movs	r1, #1
 8004740:	438a      	bics	r2, r1
 8004742:	609a      	str	r2, [r3, #8]
 8004744:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004746:	62bb      	str	r3, [r7, #40]	; 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004748:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800474a:	f383 8810 	msr	PRIMASK, r3
}
 800474e:	46c0      	nop			; (mov r8, r8)

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004750:	687b      	ldr	r3, [r7, #4]
 8004752:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004754:	2b01      	cmp	r3, #1
 8004756:	d118      	bne.n	800478a <UART_EndRxTransfer+0xa6>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004758:	f3ef 8310 	mrs	r3, PRIMASK
 800475c:	60bb      	str	r3, [r7, #8]
  return(result);
 800475e:	68bb      	ldr	r3, [r7, #8]
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004760:	62fb      	str	r3, [r7, #44]	; 0x2c
 8004762:	2301      	movs	r3, #1
 8004764:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004766:	68fb      	ldr	r3, [r7, #12]
 8004768:	f383 8810 	msr	PRIMASK, r3
}
 800476c:	46c0      	nop			; (mov r8, r8)
 800476e:	687b      	ldr	r3, [r7, #4]
 8004770:	681b      	ldr	r3, [r3, #0]
 8004772:	681a      	ldr	r2, [r3, #0]
 8004774:	687b      	ldr	r3, [r7, #4]
 8004776:	681b      	ldr	r3, [r3, #0]
 8004778:	2110      	movs	r1, #16
 800477a:	438a      	bics	r2, r1
 800477c:	601a      	str	r2, [r3, #0]
 800477e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004780:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004782:	693b      	ldr	r3, [r7, #16]
 8004784:	f383 8810 	msr	PRIMASK, r3
}
 8004788:	46c0      	nop			; (mov r8, r8)
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800478a:	687b      	ldr	r3, [r7, #4]
 800478c:	2280      	movs	r2, #128	; 0x80
 800478e:	2120      	movs	r1, #32
 8004790:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004792:	687b      	ldr	r3, [r7, #4]
 8004794:	2200      	movs	r2, #0
 8004796:	661a      	str	r2, [r3, #96]	; 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8004798:	687b      	ldr	r3, [r7, #4]
 800479a:	2200      	movs	r2, #0
 800479c:	669a      	str	r2, [r3, #104]	; 0x68
}
 800479e:	46c0      	nop			; (mov r8, r8)
 80047a0:	46bd      	mov	sp, r7
 80047a2:	b00e      	add	sp, #56	; 0x38
 80047a4:	bd80      	pop	{r7, pc}
 80047a6:	46c0      	nop			; (mov r8, r8)
 80047a8:	fffffedf 	.word	0xfffffedf

080047ac <UART_TxISR_8BIT>:
  *         interruptions have been enabled by HAL_UART_Transmit_IT().
  * @param huart UART handle.
  * @retval None
  */
static void UART_TxISR_8BIT(UART_HandleTypeDef *huart)
{
 80047ac:	b580      	push	{r7, lr}
 80047ae:	b08a      	sub	sp, #40	; 0x28
 80047b0:	af00      	add	r7, sp, #0
 80047b2:	6078      	str	r0, [r7, #4]
  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 80047b4:	687b      	ldr	r3, [r7, #4]
 80047b6:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80047b8:	2b21      	cmp	r3, #33	; 0x21
 80047ba:	d14d      	bne.n	8004858 <UART_TxISR_8BIT+0xac>
  {
    if (huart->TxXferCount == 0U)
 80047bc:	687b      	ldr	r3, [r7, #4]
 80047be:	2252      	movs	r2, #82	; 0x52
 80047c0:	5a9b      	ldrh	r3, [r3, r2]
 80047c2:	b29b      	uxth	r3, r3
 80047c4:	2b00      	cmp	r3, #0
 80047c6:	d132      	bne.n	800482e <UART_TxISR_8BIT+0x82>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80047c8:	f3ef 8310 	mrs	r3, PRIMASK
 80047cc:	60bb      	str	r3, [r7, #8]
  return(result);
 80047ce:	68bb      	ldr	r3, [r7, #8]
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TXEIE);
 80047d0:	627b      	str	r3, [r7, #36]	; 0x24
 80047d2:	2301      	movs	r3, #1
 80047d4:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80047d6:	68fb      	ldr	r3, [r7, #12]
 80047d8:	f383 8810 	msr	PRIMASK, r3
}
 80047dc:	46c0      	nop			; (mov r8, r8)
 80047de:	687b      	ldr	r3, [r7, #4]
 80047e0:	681b      	ldr	r3, [r3, #0]
 80047e2:	681a      	ldr	r2, [r3, #0]
 80047e4:	687b      	ldr	r3, [r7, #4]
 80047e6:	681b      	ldr	r3, [r3, #0]
 80047e8:	2180      	movs	r1, #128	; 0x80
 80047ea:	438a      	bics	r2, r1
 80047ec:	601a      	str	r2, [r3, #0]
 80047ee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80047f0:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80047f2:	693b      	ldr	r3, [r7, #16]
 80047f4:	f383 8810 	msr	PRIMASK, r3
}
 80047f8:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80047fa:	f3ef 8310 	mrs	r3, PRIMASK
 80047fe:	617b      	str	r3, [r7, #20]
  return(result);
 8004800:	697b      	ldr	r3, [r7, #20]

      /* Enable the UART Transmit Complete Interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8004802:	623b      	str	r3, [r7, #32]
 8004804:	2301      	movs	r3, #1
 8004806:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004808:	69bb      	ldr	r3, [r7, #24]
 800480a:	f383 8810 	msr	PRIMASK, r3
}
 800480e:	46c0      	nop			; (mov r8, r8)
 8004810:	687b      	ldr	r3, [r7, #4]
 8004812:	681b      	ldr	r3, [r3, #0]
 8004814:	681a      	ldr	r2, [r3, #0]
 8004816:	687b      	ldr	r3, [r7, #4]
 8004818:	681b      	ldr	r3, [r3, #0]
 800481a:	2140      	movs	r1, #64	; 0x40
 800481c:	430a      	orrs	r2, r1
 800481e:	601a      	str	r2, [r3, #0]
 8004820:	6a3b      	ldr	r3, [r7, #32]
 8004822:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004824:	69fb      	ldr	r3, [r7, #28]
 8004826:	f383 8810 	msr	PRIMASK, r3
}
 800482a:	46c0      	nop			; (mov r8, r8)
      huart->Instance->TDR = (uint8_t)(*huart->pTxBuffPtr & (uint8_t)0xFF);
      huart->pTxBuffPtr++;
      huart->TxXferCount--;
    }
  }
}
 800482c:	e014      	b.n	8004858 <UART_TxISR_8BIT+0xac>
      huart->Instance->TDR = (uint8_t)(*huart->pTxBuffPtr & (uint8_t)0xFF);
 800482e:	687b      	ldr	r3, [r7, #4]
 8004830:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004832:	781a      	ldrb	r2, [r3, #0]
 8004834:	687b      	ldr	r3, [r7, #4]
 8004836:	681b      	ldr	r3, [r3, #0]
 8004838:	b292      	uxth	r2, r2
 800483a:	851a      	strh	r2, [r3, #40]	; 0x28
      huart->pTxBuffPtr++;
 800483c:	687b      	ldr	r3, [r7, #4]
 800483e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004840:	1c5a      	adds	r2, r3, #1
 8004842:	687b      	ldr	r3, [r7, #4]
 8004844:	64da      	str	r2, [r3, #76]	; 0x4c
      huart->TxXferCount--;
 8004846:	687b      	ldr	r3, [r7, #4]
 8004848:	2252      	movs	r2, #82	; 0x52
 800484a:	5a9b      	ldrh	r3, [r3, r2]
 800484c:	b29b      	uxth	r3, r3
 800484e:	3b01      	subs	r3, #1
 8004850:	b299      	uxth	r1, r3
 8004852:	687b      	ldr	r3, [r7, #4]
 8004854:	2252      	movs	r2, #82	; 0x52
 8004856:	5299      	strh	r1, [r3, r2]
}
 8004858:	46c0      	nop			; (mov r8, r8)
 800485a:	46bd      	mov	sp, r7
 800485c:	b00a      	add	sp, #40	; 0x28
 800485e:	bd80      	pop	{r7, pc}

08004860 <UART_TxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Transmit_IT().
  * @param huart UART handle.
  * @retval None
  */
static void UART_TxISR_16BIT(UART_HandleTypeDef *huart)
{
 8004860:	b580      	push	{r7, lr}
 8004862:	b08c      	sub	sp, #48	; 0x30
 8004864:	af00      	add	r7, sp, #0
 8004866:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8004868:	687b      	ldr	r3, [r7, #4]
 800486a:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800486c:	2b21      	cmp	r3, #33	; 0x21
 800486e:	d151      	bne.n	8004914 <UART_TxISR_16BIT+0xb4>
  {
    if (huart->TxXferCount == 0U)
 8004870:	687b      	ldr	r3, [r7, #4]
 8004872:	2252      	movs	r2, #82	; 0x52
 8004874:	5a9b      	ldrh	r3, [r3, r2]
 8004876:	b29b      	uxth	r3, r3
 8004878:	2b00      	cmp	r3, #0
 800487a:	d132      	bne.n	80048e2 <UART_TxISR_16BIT+0x82>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800487c:	f3ef 8310 	mrs	r3, PRIMASK
 8004880:	60fb      	str	r3, [r7, #12]
  return(result);
 8004882:	68fb      	ldr	r3, [r7, #12]
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TXEIE);
 8004884:	62bb      	str	r3, [r7, #40]	; 0x28
 8004886:	2301      	movs	r3, #1
 8004888:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800488a:	693b      	ldr	r3, [r7, #16]
 800488c:	f383 8810 	msr	PRIMASK, r3
}
 8004890:	46c0      	nop			; (mov r8, r8)
 8004892:	687b      	ldr	r3, [r7, #4]
 8004894:	681b      	ldr	r3, [r3, #0]
 8004896:	681a      	ldr	r2, [r3, #0]
 8004898:	687b      	ldr	r3, [r7, #4]
 800489a:	681b      	ldr	r3, [r3, #0]
 800489c:	2180      	movs	r1, #128	; 0x80
 800489e:	438a      	bics	r2, r1
 80048a0:	601a      	str	r2, [r3, #0]
 80048a2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80048a4:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80048a6:	697b      	ldr	r3, [r7, #20]
 80048a8:	f383 8810 	msr	PRIMASK, r3
}
 80048ac:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80048ae:	f3ef 8310 	mrs	r3, PRIMASK
 80048b2:	61bb      	str	r3, [r7, #24]
  return(result);
 80048b4:	69bb      	ldr	r3, [r7, #24]

      /* Enable the UART Transmit Complete Interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 80048b6:	627b      	str	r3, [r7, #36]	; 0x24
 80048b8:	2301      	movs	r3, #1
 80048ba:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80048bc:	69fb      	ldr	r3, [r7, #28]
 80048be:	f383 8810 	msr	PRIMASK, r3
}
 80048c2:	46c0      	nop			; (mov r8, r8)
 80048c4:	687b      	ldr	r3, [r7, #4]
 80048c6:	681b      	ldr	r3, [r3, #0]
 80048c8:	681a      	ldr	r2, [r3, #0]
 80048ca:	687b      	ldr	r3, [r7, #4]
 80048cc:	681b      	ldr	r3, [r3, #0]
 80048ce:	2140      	movs	r1, #64	; 0x40
 80048d0:	430a      	orrs	r2, r1
 80048d2:	601a      	str	r2, [r3, #0]
 80048d4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80048d6:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80048d8:	6a3b      	ldr	r3, [r7, #32]
 80048da:	f383 8810 	msr	PRIMASK, r3
}
 80048de:	46c0      	nop			; (mov r8, r8)
      huart->Instance->TDR = (((uint32_t)(*tmp)) & 0x01FFUL);
      huart->pTxBuffPtr += 2U;
      huart->TxXferCount--;
    }
  }
}
 80048e0:	e018      	b.n	8004914 <UART_TxISR_16BIT+0xb4>
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 80048e2:	687b      	ldr	r3, [r7, #4]
 80048e4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80048e6:	62fb      	str	r3, [r7, #44]	; 0x2c
      huart->Instance->TDR = (((uint32_t)(*tmp)) & 0x01FFUL);
 80048e8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80048ea:	881a      	ldrh	r2, [r3, #0]
 80048ec:	687b      	ldr	r3, [r7, #4]
 80048ee:	681b      	ldr	r3, [r3, #0]
 80048f0:	05d2      	lsls	r2, r2, #23
 80048f2:	0dd2      	lsrs	r2, r2, #23
 80048f4:	b292      	uxth	r2, r2
 80048f6:	851a      	strh	r2, [r3, #40]	; 0x28
      huart->pTxBuffPtr += 2U;
 80048f8:	687b      	ldr	r3, [r7, #4]
 80048fa:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80048fc:	1c9a      	adds	r2, r3, #2
 80048fe:	687b      	ldr	r3, [r7, #4]
 8004900:	64da      	str	r2, [r3, #76]	; 0x4c
      huart->TxXferCount--;
 8004902:	687b      	ldr	r3, [r7, #4]
 8004904:	2252      	movs	r2, #82	; 0x52
 8004906:	5a9b      	ldrh	r3, [r3, r2]
 8004908:	b29b      	uxth	r3, r3
 800490a:	3b01      	subs	r3, #1
 800490c:	b299      	uxth	r1, r3
 800490e:	687b      	ldr	r3, [r7, #4]
 8004910:	2252      	movs	r2, #82	; 0x52
 8004912:	5299      	strh	r1, [r3, r2]
}
 8004914:	46c0      	nop			; (mov r8, r8)
 8004916:	46bd      	mov	sp, r7
 8004918:	b00c      	add	sp, #48	; 0x30
 800491a:	bd80      	pop	{r7, pc}

0800491c <memset>:
 800491c:	0003      	movs	r3, r0
 800491e:	1882      	adds	r2, r0, r2
 8004920:	4293      	cmp	r3, r2
 8004922:	d100      	bne.n	8004926 <memset+0xa>
 8004924:	4770      	bx	lr
 8004926:	7019      	strb	r1, [r3, #0]
 8004928:	3301      	adds	r3, #1
 800492a:	e7f9      	b.n	8004920 <memset+0x4>

0800492c <__libc_init_array>:
 800492c:	b570      	push	{r4, r5, r6, lr}
 800492e:	2600      	movs	r6, #0
 8004930:	4c0c      	ldr	r4, [pc, #48]	; (8004964 <__libc_init_array+0x38>)
 8004932:	4d0d      	ldr	r5, [pc, #52]	; (8004968 <__libc_init_array+0x3c>)
 8004934:	1b64      	subs	r4, r4, r5
 8004936:	10a4      	asrs	r4, r4, #2
 8004938:	42a6      	cmp	r6, r4
 800493a:	d109      	bne.n	8004950 <__libc_init_array+0x24>
 800493c:	2600      	movs	r6, #0
 800493e:	f000 f823 	bl	8004988 <_init>
 8004942:	4c0a      	ldr	r4, [pc, #40]	; (800496c <__libc_init_array+0x40>)
 8004944:	4d0a      	ldr	r5, [pc, #40]	; (8004970 <__libc_init_array+0x44>)
 8004946:	1b64      	subs	r4, r4, r5
 8004948:	10a4      	asrs	r4, r4, #2
 800494a:	42a6      	cmp	r6, r4
 800494c:	d105      	bne.n	800495a <__libc_init_array+0x2e>
 800494e:	bd70      	pop	{r4, r5, r6, pc}
 8004950:	00b3      	lsls	r3, r6, #2
 8004952:	58eb      	ldr	r3, [r5, r3]
 8004954:	4798      	blx	r3
 8004956:	3601      	adds	r6, #1
 8004958:	e7ee      	b.n	8004938 <__libc_init_array+0xc>
 800495a:	00b3      	lsls	r3, r6, #2
 800495c:	58eb      	ldr	r3, [r5, r3]
 800495e:	4798      	blx	r3
 8004960:	3601      	adds	r6, #1
 8004962:	e7f2      	b.n	800494a <__libc_init_array+0x1e>
 8004964:	080049d8 	.word	0x080049d8
 8004968:	080049d8 	.word	0x080049d8
 800496c:	080049dc 	.word	0x080049dc
 8004970:	080049d8 	.word	0x080049d8

08004974 <memcpy>:
 8004974:	2300      	movs	r3, #0
 8004976:	b510      	push	{r4, lr}
 8004978:	429a      	cmp	r2, r3
 800497a:	d100      	bne.n	800497e <memcpy+0xa>
 800497c:	bd10      	pop	{r4, pc}
 800497e:	5ccc      	ldrb	r4, [r1, r3]
 8004980:	54c4      	strb	r4, [r0, r3]
 8004982:	3301      	adds	r3, #1
 8004984:	e7f8      	b.n	8004978 <memcpy+0x4>
	...

08004988 <_init>:
 8004988:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800498a:	46c0      	nop			; (mov r8, r8)
 800498c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800498e:	bc08      	pop	{r3}
 8004990:	469e      	mov	lr, r3
 8004992:	4770      	bx	lr

08004994 <_fini>:
 8004994:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004996:	46c0      	nop			; (mov r8, r8)
 8004998:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800499a:	bc08      	pop	{r3}
 800499c:	469e      	mov	lr, r3
 800499e:	4770      	bx	lr
