// Seed: 928101668
module module_0 (
    input wor  id_0,
    input tri  id_1,
    input wire id_2,
    input wor  id_3,
    input tri1 id_4,
    input tri1 id_5
);
  wand  id_7 = -1'b0;
  logic id_8;
endmodule
module module_1 #(
    parameter id_11 = 32'd81,
    parameter id_14 = 32'd20
) (
    input  uwire id_0,
    output wire  id_1,
    input  tri0  id_2,
    output tri   id_3,
    input  wire  id_4,
    output uwire id_5,
    input  wor   id_6,
    output tri0  id_7,
    output wand  id_8,
    input  wire  id_9,
    output uwire id_10,
    input  wand  _id_11,
    output wand  id_12
);
  logic _id_14;
  ;
  wire id_15;
  assign id_5 = 1'h0;
  parameter id_16 = 1;
  wire [id_11 : id_14] id_17;
  wire id_18;
  module_0 modCall_1 (
      id_6,
      id_9,
      id_2,
      id_0,
      id_9,
      id_2
  );
  assign modCall_1.id_7 = 0;
endmodule
