#-----------------------------------------------------------
# Vivado v2014.4 (64-bit)
# SW Build 1071353 on Tue Nov 18 16:47:07 MST 2014
# IP Build 1070531 on Tue Nov 18 01:10:18 MST 2014
# Start of session at: Fri Feb 13 20:22:59 2015
# Process ID: 11442
# Log file: /root/base_zc706/base_zc706.runs/impl_1/Z_system_wrapper.vdi
# Journal file: /root/base_zc706/base_zc706.runs/impl_1/vivado.jou
#-----------------------------------------------------------
source Z_system_wrapper.tcl -notrace
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Netlist 29-17] Analyzing 1628 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2014.4
Loading clock regions from /opt/Xilinx/Vivado/2014.4/data/parts/xilinx/zynq/zynq/xc7z045/ClockRegion.xml
Loading clock buffers from /opt/Xilinx/Vivado/2014.4/data/parts/xilinx/zynq/zynq/xc7z045/ClockBuffers.xml
Loading clock placement rules from /opt/Xilinx/Vivado/2014.4/data/parts/xilinx/zynq/ClockPlacerRules.xml
Loading package pin functions from /opt/Xilinx/Vivado/2014.4/data/parts/xilinx/zynq/PinFunctions.xml...
Loading package from /opt/Xilinx/Vivado/2014.4/data/parts/xilinx/zynq/zynq/xc7z045/ffg900/Package.xml
Loading io standards from /opt/Xilinx/Vivado/2014.4/data/./parts/xilinx/zynq/IOStandards.xml
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 0 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 0 OBUFs to IO ports without IO buffers.
WARNING: [Constraints 18-1079] Register Z_system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg and Z_system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register Z_system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and Z_system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register Z_system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg and Z_system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register Z_system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and Z_system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register Z_system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg and Z_system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register Z_system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and Z_system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
Parsing XDC File [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_processing_system7_0_0/Z_system_processing_system7_0_0.xdc] for cell 'Z_system_i/processing_system7_0/inst'
Finished Parsing XDC File [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_processing_system7_0_0/Z_system_processing_system7_0_0.xdc] for cell 'Z_system_i/processing_system7_0/inst'
Parsing XDC File [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_0/bd_0_eth_buf_0_board.xdc] for cell 'Z_system_i/axi_ethernet_0/inst/eth_buf/U0'
Finished Parsing XDC File [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_0/bd_0_eth_buf_0_board.xdc] for cell 'Z_system_i/axi_ethernet_0/inst/eth_buf/U0'
Parsing XDC File [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_1/synth/bd_0_eth_mac_0_board.xdc] for cell 'Z_system_i/axi_ethernet_0/inst/eth_mac/inst'
Finished Parsing XDC File [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_1/synth/bd_0_eth_mac_0_board.xdc] for cell 'Z_system_i/axi_ethernet_0/inst/eth_mac/inst'
Parsing XDC File [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_1/synth/bd_0_eth_mac_0.xdc] for cell 'Z_system_i/axi_ethernet_0/inst/eth_mac/inst'
Finished Parsing XDC File [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_1/synth/bd_0_eth_mac_0.xdc] for cell 'Z_system_i/axi_ethernet_0/inst/eth_mac/inst'
Parsing XDC File [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_dma_0/Z_system_axi_ethernet_0_dma_0.xdc] for cell 'Z_system_i/axi_ethernet_0_dma/U0'
Finished Parsing XDC File [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_dma_0/Z_system_axi_ethernet_0_dma_0.xdc] for cell 'Z_system_i/axi_ethernet_0_dma/U0'
Parsing XDC File [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_rst_processing_system7_0_100M_0/Z_system_rst_processing_system7_0_100M_0_board.xdc] for cell 'Z_system_i/rst_processing_system7_0_100M'
Finished Parsing XDC File [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_rst_processing_system7_0_100M_0/Z_system_rst_processing_system7_0_100M_0_board.xdc] for cell 'Z_system_i/rst_processing_system7_0_100M'
Parsing XDC File [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_rst_processing_system7_0_100M_0/Z_system_rst_processing_system7_0_100M_0.xdc] for cell 'Z_system_i/rst_processing_system7_0_100M'
Finished Parsing XDC File [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_rst_processing_system7_0_100M_0/Z_system_rst_processing_system7_0_100M_0.xdc] for cell 'Z_system_i/rst_processing_system7_0_100M'
Parsing XDC File [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_1_0/bd_1/ip/ip_0/bd_1_eth_buf_0_board.xdc] for cell 'Z_system_i/axi_ethernet_1/inst/eth_buf/U0'
Finished Parsing XDC File [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_1_0/bd_1/ip/ip_0/bd_1_eth_buf_0_board.xdc] for cell 'Z_system_i/axi_ethernet_1/inst/eth_buf/U0'
Parsing XDC File [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_1_0/bd_1/ip/ip_1/synth/bd_1_eth_mac_0_board.xdc] for cell 'Z_system_i/axi_ethernet_1/inst/eth_mac/inst'
Finished Parsing XDC File [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_1_0/bd_1/ip/ip_1/synth/bd_1_eth_mac_0_board.xdc] for cell 'Z_system_i/axi_ethernet_1/inst/eth_mac/inst'
Parsing XDC File [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_1_0/bd_1/ip/ip_1/synth/bd_1_eth_mac_0.xdc] for cell 'Z_system_i/axi_ethernet_1/inst/eth_mac/inst'
Finished Parsing XDC File [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_1_0/bd_1/ip/ip_1/synth/bd_1_eth_mac_0.xdc] for cell 'Z_system_i/axi_ethernet_1/inst/eth_mac/inst'
Parsing XDC File [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_1_dma_0/Z_system_axi_ethernet_1_dma_0.xdc] for cell 'Z_system_i/axi_ethernet_1_dma/U0'
Finished Parsing XDC File [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_1_dma_0/Z_system_axi_ethernet_1_dma_0.xdc] for cell 'Z_system_i/axi_ethernet_1_dma/U0'
Parsing XDC File [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_2_0/bd_2/ip/ip_0/bd_2_eth_buf_0_board.xdc] for cell 'Z_system_i/axi_ethernet_2/inst/eth_buf/U0'
Finished Parsing XDC File [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_2_0/bd_2/ip/ip_0/bd_2_eth_buf_0_board.xdc] for cell 'Z_system_i/axi_ethernet_2/inst/eth_buf/U0'
Parsing XDC File [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_2_0/bd_2/ip/ip_1/synth/bd_2_eth_mac_0_board.xdc] for cell 'Z_system_i/axi_ethernet_2/inst/eth_mac/inst'
Finished Parsing XDC File [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_2_0/bd_2/ip/ip_1/synth/bd_2_eth_mac_0_board.xdc] for cell 'Z_system_i/axi_ethernet_2/inst/eth_mac/inst'
Parsing XDC File [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_2_0/bd_2/ip/ip_1/synth/bd_2_eth_mac_0.xdc] for cell 'Z_system_i/axi_ethernet_2/inst/eth_mac/inst'
Finished Parsing XDC File [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_2_0/bd_2/ip/ip_1/synth/bd_2_eth_mac_0.xdc] for cell 'Z_system_i/axi_ethernet_2/inst/eth_mac/inst'
Parsing XDC File [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_2_dma_0/Z_system_axi_ethernet_2_dma_0.xdc] for cell 'Z_system_i/axi_ethernet_2_dma/U0'
Finished Parsing XDC File [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_2_dma_0/Z_system_axi_ethernet_2_dma_0.xdc] for cell 'Z_system_i/axi_ethernet_2_dma/U0'
Parsing XDC File [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_3_0/bd_3/ip/ip_0/bd_3_eth_buf_0_board.xdc] for cell 'Z_system_i/axi_ethernet_3/inst/eth_buf/U0'
Finished Parsing XDC File [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_3_0/bd_3/ip/ip_0/bd_3_eth_buf_0_board.xdc] for cell 'Z_system_i/axi_ethernet_3/inst/eth_buf/U0'
Parsing XDC File [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_3_0/bd_3/ip/ip_1/synth/bd_3_eth_mac_0_board.xdc] for cell 'Z_system_i/axi_ethernet_3/inst/eth_mac/inst'
Finished Parsing XDC File [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_3_0/bd_3/ip/ip_1/synth/bd_3_eth_mac_0_board.xdc] for cell 'Z_system_i/axi_ethernet_3/inst/eth_mac/inst'
Parsing XDC File [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_3_0/bd_3/ip/ip_1/synth/bd_3_eth_mac_0.xdc] for cell 'Z_system_i/axi_ethernet_3/inst/eth_mac/inst'
Finished Parsing XDC File [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_3_0/bd_3/ip/ip_1/synth/bd_3_eth_mac_0.xdc] for cell 'Z_system_i/axi_ethernet_3/inst/eth_mac/inst'
Parsing XDC File [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_3_dma_0/Z_system_axi_ethernet_3_dma_0.xdc] for cell 'Z_system_i/axi_ethernet_3_dma/U0'
Finished Parsing XDC File [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_3_dma_0/Z_system_axi_ethernet_3_dma_0.xdc] for cell 'Z_system_i/axi_ethernet_3_dma/U0'
Parsing XDC File [/root/base_zc706/base_zc706.srcs/constrs_1/new/zc706_board.xdc]
Finished Parsing XDC File [/root/base_zc706/base_zc706.srcs/constrs_1/new/zc706_board.xdc]
Parsing XDC File [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_0/synth/bd_0_eth_buf_0.xdc] for cell 'Z_system_i/axi_ethernet_0/inst/eth_buf/U0'
INFO: [Timing 38-35] Done setting XDC timing constraints. [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_0/synth/bd_0_eth_buf_0.xdc:65]
INFO: [Timing 38-2] Deriving generated clocks [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_0/synth/bd_0_eth_buf_0.xdc:65]
all_fanin: Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 1862.547 ; gain = 542.500 ; free physical = 703 ; free virtual = 4815
Finished Parsing XDC File [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_0/synth/bd_0_eth_buf_0.xdc] for cell 'Z_system_i/axi_ethernet_0/inst/eth_buf/U0'
Parsing XDC File [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_1/synth/bd_0_eth_mac_0_clocks.xdc] for cell 'Z_system_i/axi_ethernet_0/inst/eth_mac/inst'
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'bd_0_eth_mac_0_rgmii_rx_clk' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command. [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_1/synth/bd_0_eth_mac_0_clocks.xdc:29]
Finished Parsing XDC File [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_1/synth/bd_0_eth_mac_0_clocks.xdc] for cell 'Z_system_i/axi_ethernet_0/inst/eth_mac/inst'
Parsing XDC File [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_dma_0/Z_system_axi_ethernet_0_dma_0_clocks.xdc] for cell 'Z_system_i/axi_ethernet_0_dma/U0'
Finished Parsing XDC File [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_dma_0/Z_system_axi_ethernet_0_dma_0_clocks.xdc] for cell 'Z_system_i/axi_ethernet_0_dma/U0'
Parsing XDC File [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_1_0/bd_1/ip/ip_0/synth/bd_1_eth_buf_0.xdc] for cell 'Z_system_i/axi_ethernet_1/inst/eth_buf/U0'
Finished Parsing XDC File [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_1_0/bd_1/ip/ip_0/synth/bd_1_eth_buf_0.xdc] for cell 'Z_system_i/axi_ethernet_1/inst/eth_buf/U0'
Parsing XDC File [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_1_0/bd_1/ip/ip_1/synth/bd_1_eth_mac_0_clocks.xdc] for cell 'Z_system_i/axi_ethernet_1/inst/eth_mac/inst'
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'bd_1_eth_mac_0_rgmii_rx_clk' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command. [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_1_0/bd_1/ip/ip_1/synth/bd_1_eth_mac_0_clocks.xdc:29]
Finished Parsing XDC File [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_1_0/bd_1/ip/ip_1/synth/bd_1_eth_mac_0_clocks.xdc] for cell 'Z_system_i/axi_ethernet_1/inst/eth_mac/inst'
Parsing XDC File [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_1_dma_0/Z_system_axi_ethernet_1_dma_0_clocks.xdc] for cell 'Z_system_i/axi_ethernet_1_dma/U0'
Finished Parsing XDC File [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_1_dma_0/Z_system_axi_ethernet_1_dma_0_clocks.xdc] for cell 'Z_system_i/axi_ethernet_1_dma/U0'
Parsing XDC File [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_2_0/bd_2/ip/ip_0/synth/bd_2_eth_buf_0.xdc] for cell 'Z_system_i/axi_ethernet_2/inst/eth_buf/U0'
Finished Parsing XDC File [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_2_0/bd_2/ip/ip_0/synth/bd_2_eth_buf_0.xdc] for cell 'Z_system_i/axi_ethernet_2/inst/eth_buf/U0'
Parsing XDC File [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_2_0/bd_2/ip/ip_1/synth/bd_2_eth_mac_0_clocks.xdc] for cell 'Z_system_i/axi_ethernet_2/inst/eth_mac/inst'
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'bd_2_eth_mac_0_rgmii_rx_clk' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command. [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_2_0/bd_2/ip/ip_1/synth/bd_2_eth_mac_0_clocks.xdc:29]
Finished Parsing XDC File [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_2_0/bd_2/ip/ip_1/synth/bd_2_eth_mac_0_clocks.xdc] for cell 'Z_system_i/axi_ethernet_2/inst/eth_mac/inst'
Parsing XDC File [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_2_dma_0/Z_system_axi_ethernet_2_dma_0_clocks.xdc] for cell 'Z_system_i/axi_ethernet_2_dma/U0'
Finished Parsing XDC File [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_2_dma_0/Z_system_axi_ethernet_2_dma_0_clocks.xdc] for cell 'Z_system_i/axi_ethernet_2_dma/U0'
Parsing XDC File [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_3_0/bd_3/ip/ip_0/synth/bd_3_eth_buf_0.xdc] for cell 'Z_system_i/axi_ethernet_3/inst/eth_buf/U0'
Finished Parsing XDC File [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_3_0/bd_3/ip/ip_0/synth/bd_3_eth_buf_0.xdc] for cell 'Z_system_i/axi_ethernet_3/inst/eth_buf/U0'
Parsing XDC File [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_3_0/bd_3/ip/ip_1/synth/bd_3_eth_mac_0_clocks.xdc] for cell 'Z_system_i/axi_ethernet_3/inst/eth_mac/inst'
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'bd_3_eth_mac_0_rgmii_rx_clk' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command. [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_3_0/bd_3/ip/ip_1/synth/bd_3_eth_mac_0_clocks.xdc:29]
Finished Parsing XDC File [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_3_0/bd_3/ip/ip_1/synth/bd_3_eth_mac_0_clocks.xdc] for cell 'Z_system_i/axi_ethernet_3/inst/eth_mac/inst'
Parsing XDC File [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_3_dma_0/Z_system_axi_ethernet_3_dma_0_clocks.xdc] for cell 'Z_system_i/axi_ethernet_3_dma/U0'
Finished Parsing XDC File [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_3_dma_0/Z_system_axi_ethernet_3_dma_0_clocks.xdc] for cell 'Z_system_i/axi_ethernet_3_dma/U0'
Parsing XDC File [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_auto_us_0/Z_system_auto_us_0_clocks.xdc] for cell 'Z_system_i/axi_mem_intercon/s00_couplers/auto_us/inst'
Finished Parsing XDC File [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_auto_us_0/Z_system_auto_us_0_clocks.xdc] for cell 'Z_system_i/axi_mem_intercon/s00_couplers/auto_us/inst'
Parsing XDC File [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_auto_us_1/Z_system_auto_us_1_clocks.xdc] for cell 'Z_system_i/axi_mem_intercon/s01_couplers/auto_us/inst'
Finished Parsing XDC File [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_auto_us_1/Z_system_auto_us_1_clocks.xdc] for cell 'Z_system_i/axi_mem_intercon/s01_couplers/auto_us/inst'
Parsing XDC File [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_auto_us_2/Z_system_auto_us_2_clocks.xdc] for cell 'Z_system_i/axi_mem_intercon/s02_couplers/auto_us/inst'
Finished Parsing XDC File [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_auto_us_2/Z_system_auto_us_2_clocks.xdc] for cell 'Z_system_i/axi_mem_intercon/s02_couplers/auto_us/inst'
Parsing XDC File [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_auto_us_3/Z_system_auto_us_3_clocks.xdc] for cell 'Z_system_i/axi_mem_intercon/s03_couplers/auto_us/inst'
Finished Parsing XDC File [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_auto_us_3/Z_system_auto_us_3_clocks.xdc] for cell 'Z_system_i/axi_mem_intercon/s03_couplers/auto_us/inst'
Parsing XDC File [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_auto_us_4/Z_system_auto_us_4_clocks.xdc] for cell 'Z_system_i/axi_mem_intercon/s04_couplers/auto_us/inst'
Finished Parsing XDC File [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_auto_us_4/Z_system_auto_us_4_clocks.xdc] for cell 'Z_system_i/axi_mem_intercon/s04_couplers/auto_us/inst'
Parsing XDC File [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_auto_us_5/Z_system_auto_us_5_clocks.xdc] for cell 'Z_system_i/axi_mem_intercon/s05_couplers/auto_us/inst'
Finished Parsing XDC File [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_auto_us_5/Z_system_auto_us_5_clocks.xdc] for cell 'Z_system_i/axi_mem_intercon/s05_couplers/auto_us/inst'
Parsing XDC File [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_auto_us_6/Z_system_auto_us_6_clocks.xdc] for cell 'Z_system_i/axi_mem_intercon/s06_couplers/auto_us/inst'
Finished Parsing XDC File [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_auto_us_6/Z_system_auto_us_6_clocks.xdc] for cell 'Z_system_i/axi_mem_intercon/s06_couplers/auto_us/inst'
Parsing XDC File [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_auto_us_7/Z_system_auto_us_7_clocks.xdc] for cell 'Z_system_i/axi_mem_intercon/s07_couplers/auto_us/inst'
Finished Parsing XDC File [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_auto_us_7/Z_system_auto_us_7_clocks.xdc] for cell 'Z_system_i/axi_mem_intercon/s07_couplers/auto_us/inst'
Parsing XDC File [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_auto_us_8/Z_system_auto_us_8_clocks.xdc] for cell 'Z_system_i/axi_mem_intercon/s08_couplers/auto_us/inst'
Finished Parsing XDC File [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_auto_us_8/Z_system_auto_us_8_clocks.xdc] for cell 'Z_system_i/axi_mem_intercon/s08_couplers/auto_us/inst'
Parsing XDC File [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_auto_us_9/Z_system_auto_us_9_clocks.xdc] for cell 'Z_system_i/axi_mem_intercon/s09_couplers/auto_us/inst'
Finished Parsing XDC File [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_auto_us_9/Z_system_auto_us_9_clocks.xdc] for cell 'Z_system_i/axi_mem_intercon/s09_couplers/auto_us/inst'
Parsing XDC File [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_auto_us_10/Z_system_auto_us_10_clocks.xdc] for cell 'Z_system_i/axi_mem_intercon/s10_couplers/auto_us/inst'
Finished Parsing XDC File [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_auto_us_10/Z_system_auto_us_10_clocks.xdc] for cell 'Z_system_i/axi_mem_intercon/s10_couplers/auto_us/inst'
Parsing XDC File [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_auto_us_11/Z_system_auto_us_11_clocks.xdc] for cell 'Z_system_i/axi_mem_intercon/s11_couplers/auto_us/inst'
Finished Parsing XDC File [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_auto_us_11/Z_system_auto_us_11_clocks.xdc] for cell 'Z_system_i/axi_mem_intercon/s11_couplers/auto_us/inst'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 760 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 4 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 27 instances
  RAM32X1D => RAM32X1D (RAMD32, RAMD32): 1 instances
  RAM64M => RAM64M (RAMD64E, RAMD64E, RAMD64E, RAMD64E): 88 instances
  RAM64X1D => RAM64X1D (RAMD64E, RAMD64E): 640 instances

link_design: Time (s): cpu = 00:00:39 ; elapsed = 00:00:34 . Memory (MB): peak = 1868.547 ; gain = 1019.488 ; free physical = 700 ; free virtual = 4807
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z045'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z045'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [Drc 23-27] Running DRC with 4 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.45 ; elapsed = 00:00:00.46 . Memory (MB): peak = 1871.559 ; gain = 2.980 ; free physical = 699 ; free virtual = 4806

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 32 inverter(s) to 64 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 15962d7f3

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1871.559 ; gain = 0.000 ; free physical = 699 ; free virtual = 4806

Phase 2 Constant Propagation
INFO: [Opt 31-138] Pushed 20 inverter(s) to 32 load pin(s).
INFO: [Opt 31-10] Eliminated 2375 cells.
Phase 2 Constant Propagation | Checksum: d35887a0

Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1871.559 ; gain = 0.000 ; free physical = 697 ; free virtual = 4804

Phase 3 Sweep
INFO: [Opt 31-12] Eliminated 5088 unconnected nets.
INFO: [Opt 31-140] Inserted 0 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 0 OBUFs to IO ports without IO buffers.
INFO: [Opt 31-11] Eliminated 1956 unconnected cells.
Phase 3 Sweep | Checksum: 1936fb254

Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 1871.559 ; gain = 0.000 ; free physical = 697 ; free virtual = 4804
Ending Logic Optimization Task | Checksum: 1936fb254

Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 1871.559 ; gain = 0.000 ; free physical = 697 ; free virtual = 4804
Implement Debug Cores | Checksum: 10e0aae52
Logic Optimization | Checksum: 10e0aae52

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 3.12 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 4 BRAM(s) out of a total of 24 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 4 Total Ports: 48
Ending PowerOpt Patch Enables Task | Checksum: 1df55e98b

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2012.152 ; gain = 0.000 ; free physical = 548 ; free virtual = 4655
Ending Power Optimization Task | Checksum: 1df55e98b

Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2012.152 ; gain = 140.594 ; free physical = 548 ; free virtual = 4655
INFO: [Common 17-83] Releasing license: Implementation
32 Infos, 6 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:26 ; elapsed = 00:00:25 . Memory (MB): peak = 2012.152 ; gain = 143.605 ; free physical = 548 ; free virtual = 4655
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2028.160 ; gain = 0.000 ; free physical = 546 ; free virtual = 4655
INFO: [Drc 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /root/base_zc706/base_zc706.runs/impl_1/Z_system_wrapper_drc_opted.rpt.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z045'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z045'
INFO: [Drc 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [Drc 23-27] Running DRC with 4 threads
WARNING: [Drc 23-20] Rule violation (CKLD-2) Clock Net has direct IO Driver - Clock net Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf is directly driven by an IO rather than a Clock Buffer. Driver(s): Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/O2000
WARNING: [Drc 23-20] Rule violation (CKLD-2) Clock Net has direct IO Driver - Clock net Z_system_i/axi_ethernet_1/inst/eth_mac/inst/rgmii_interface/rgmii_rxc_ibuf is directly driven by an IO rather than a Clock Buffer. Driver(s): Z_system_i/axi_ethernet_1/inst/eth_mac/inst/rgmii_interface/rgmii_rxc_ibuf_i/O2000
WARNING: [Drc 23-20] Rule violation (CKLD-2) Clock Net has direct IO Driver - Clock net Z_system_i/axi_ethernet_2/inst/eth_mac/inst/rgmii_interface/rgmii_rxc_ibuf is directly driven by an IO rather than a Clock Buffer. Driver(s): Z_system_i/axi_ethernet_2/inst/eth_mac/inst/rgmii_interface/rgmii_rxc_ibuf_i/O2000
WARNING: [Drc 23-20] Rule violation (CKLD-2) Clock Net has direct IO Driver - Clock net Z_system_i/axi_ethernet_3/inst/eth_mac/inst/rgmii_interface/rgmii_rxc_ibuf is directly driven by an IO rather than a Clock Buffer. Driver(s): Z_system_i/axi_ethernet_3/inst/eth_mac/inst/rgmii_interface/rgmii_rxc_ibuf_i/O2000
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 4 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 4 CPUs

Phase 1 Placer Runtime Estimator
Phase 1 Placer Runtime Estimator | Checksum: 16e45ed2a

Time (s): cpu = 00:00:00.60 ; elapsed = 00:00:00.60 . Memory (MB): peak = 2028.191 ; gain = 0.000 ; free physical = 537 ; free virtual = 4650

Phase 2 Placer Initialization

Phase 2.1 Placer Initialization Core
Netlist sorting complete. Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.11 . Memory (MB): peak = 2028.191 ; gain = 0.000 ; free physical = 537 ; free virtual = 4650
INFO: [Opt 31-140] Inserted 0 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 0 OBUFs to IO ports without IO buffers.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.08 . Memory (MB): peak = 2028.191 ; gain = 0.000 ; free physical = 538 ; free virtual = 4650

Phase 2.1.1 IO Placement/ Clock Placement/ Build Placer Device

Phase 2.1.1.1 Pre-Place Cells
Phase 2.1.1.1 Pre-Place Cells | Checksum: 8cb2fc66

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2028.191 ; gain = 0.000 ; free physical = 538 ; free virtual = 4650
WARNING: [Constraints 18-1079] Register Z_system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg and Z_system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register Z_system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and Z_system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register Z_system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg and Z_system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register Z_system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and Z_system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register Z_system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg and Z_system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register Z_system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and Z_system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Place 30-12] An IO Bus FIXED_IO_mio with more than one IO standard is found. Components associated with this bus are: 
	FIXED_IO_mio[53] of IOStandard LVCMOS18
	FIXED_IO_mio[52] of IOStandard LVCMOS18
	FIXED_IO_mio[51] of IOStandard LVCMOS18
	FIXED_IO_mio[50] of IOStandard LVCMOS18
	FIXED_IO_mio[49] of IOStandard LVCMOS18
	FIXED_IO_mio[48] of IOStandard LVCMOS18
	FIXED_IO_mio[47] of IOStandard LVCMOS18
	FIXED_IO_mio[46] of IOStandard LVCMOS18
	FIXED_IO_mio[45] of IOStandard LVCMOS18
	FIXED_IO_mio[44] of IOStandard LVCMOS18
	FIXED_IO_mio[43] of IOStandard LVCMOS18
	FIXED_IO_mio[42] of IOStandard LVCMOS18
	FIXED_IO_mio[41] of IOStandard LVCMOS18
	FIXED_IO_mio[40] of IOStandard LVCMOS18
	FIXED_IO_mio[39] of IOStandard LVCMOS18
	FIXED_IO_mio[38] of IOStandard LVCMOS18
	FIXED_IO_mio[37] of IOStandard LVCMOS18
	FIXED_IO_mio[36] of IOStandard LVCMOS18
	FIXED_IO_mio[35] of IOStandard LVCMOS18
	FIXED_IO_mio[34] of IOStandard LVCMOS18
	FIXED_IO_mio[33] of IOStandard LVCMOS18
	FIXED_IO_mio[32] of IOStandard LVCMOS18
	FIXED_IO_mio[31] of IOStandard LVCMOS18
	FIXED_IO_mio[30] of IOStandard LVCMOS18
	FIXED_IO_mio[29] of IOStandard LVCMOS18
	FIXED_IO_mio[28] of IOStandard LVCMOS18
	FIXED_IO_mio[27] of IOStandard HSTL_I_18
	FIXED_IO_mio[26] of IOStandard HSTL_I_18
	FIXED_IO_mio[25] of IOStandard HSTL_I_18
	FIXED_IO_mio[24] of IOStandard HSTL_I_18
	FIXED_IO_mio[23] of IOStandard HSTL_I_18
	FIXED_IO_mio[22] of IOStandard HSTL_I_18
	FIXED_IO_mio[21] of IOStandard HSTL_I_18
	FIXED_IO_mio[20] of IOStandard HSTL_I_18
	FIXED_IO_mio[19] of IOStandard HSTL_I_18
	FIXED_IO_mio[18] of IOStandard HSTL_I_18
	FIXED_IO_mio[17] of IOStandard HSTL_I_18
	FIXED_IO_mio[16] of IOStandard HSTL_I_18
	FIXED_IO_mio[15] of IOStandard LVCMOS18
	FIXED_IO_mio[14] of IOStandard LVCMOS18
	FIXED_IO_mio[13] of IOStandard LVCMOS18
	FIXED_IO_mio[12] of IOStandard LVCMOS18
	FIXED_IO_mio[11] of IOStandard LVCMOS18
	FIXED_IO_mio[10] of IOStandard LVCMOS18
	FIXED_IO_mio[9] of IOStandard LVCMOS18
	FIXED_IO_mio[8] of IOStandard LVCMOS18
	FIXED_IO_mio[7] of IOStandard LVCMOS18
	FIXED_IO_mio[6] of IOStandard LVCMOS18
	FIXED_IO_mio[5] of IOStandard LVCMOS18
	FIXED_IO_mio[4] of IOStandard LVCMOS18
	FIXED_IO_mio[3] of IOStandard LVCMOS18
	FIXED_IO_mio[2] of IOStandard LVCMOS18
	FIXED_IO_mio[1] of IOStandard LVCMOS18
	FIXED_IO_mio[0] of IOStandard LVCMOS18
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'bd_0_eth_mac_0_rgmii_rx_clk' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command. [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_0_0/bd_0/ip/ip_1/synth/bd_0_eth_mac_0_clocks.xdc:29]
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'bd_1_eth_mac_0_rgmii_rx_clk' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command. [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_1_0/bd_1/ip/ip_1/synth/bd_1_eth_mac_0_clocks.xdc:29]
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'bd_2_eth_mac_0_rgmii_rx_clk' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command. [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_2_0/bd_2/ip/ip_1/synth/bd_2_eth_mac_0_clocks.xdc:29]
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'bd_3_eth_mac_0_rgmii_rx_clk' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command. [/root/base_zc706/base_zc706.srcs/sources_1/bd/Z_system/ip/Z_system_axi_ethernet_3_0/bd_3/ip/ip_1/synth/bd_3_eth_mac_0_clocks.xdc:29]
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 2.1.1.2 IO & Clk Clean Up
Phase 2.1.1.2 IO & Clk Clean Up | Checksum: 8cb2fc66

Time (s): cpu = 00:00:24 ; elapsed = 00:00:20 . Memory (MB): peak = 2052.172 ; gain = 23.980 ; free physical = 537 ; free virtual = 4649

Phase 2.1.1.3 Implementation Feasibility check On IDelay
Phase 2.1.1.3 Implementation Feasibility check On IDelay | Checksum: 8cb2fc66

Time (s): cpu = 00:00:25 ; elapsed = 00:00:20 . Memory (MB): peak = 2052.172 ; gain = 23.980 ; free physical = 537 ; free virtual = 4649

Phase 2.1.1.4 Commit IO Placement
Phase 2.1.1.4 Commit IO Placement | Checksum: 9050fc0d

Time (s): cpu = 00:00:25 ; elapsed = 00:00:20 . Memory (MB): peak = 2052.172 ; gain = 23.980 ; free physical = 537 ; free virtual = 4649
Phase 2.1.1 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 15f552670

Time (s): cpu = 00:00:25 ; elapsed = 00:00:20 . Memory (MB): peak = 2052.172 ; gain = 23.980 ; free physical = 537 ; free virtual = 4649

Phase 2.1.2 Build Placer Netlist Model

Phase 2.1.2.1 Place Init Design

Phase 2.1.2.1.1 Init Lut Pin Assignment
Phase 2.1.2.1.1 Init Lut Pin Assignment | Checksum: 21ea817e4

Time (s): cpu = 00:00:28 ; elapsed = 00:00:23 . Memory (MB): peak = 2052.172 ; gain = 23.980 ; free physical = 518 ; free virtual = 4630
Phase 2.1.2.1 Place Init Design | Checksum: 23a81c9ff

Time (s): cpu = 00:00:56 ; elapsed = 00:00:33 . Memory (MB): peak = 2052.172 ; gain = 23.980 ; free physical = 514 ; free virtual = 4626
Phase 2.1.2 Build Placer Netlist Model | Checksum: 23a81c9ff

Time (s): cpu = 00:00:56 ; elapsed = 00:00:34 . Memory (MB): peak = 2052.172 ; gain = 23.980 ; free physical = 514 ; free virtual = 4626

Phase 2.1.3 Constrain Clocks/Macros

Phase 2.1.3.1 Constrain Global/Regional Clocks
Phase 2.1.3.1 Constrain Global/Regional Clocks | Checksum: 30b21ce68

Time (s): cpu = 00:00:56 ; elapsed = 00:00:34 . Memory (MB): peak = 2052.172 ; gain = 23.980 ; free physical = 514 ; free virtual = 4626
Phase 2.1.3 Constrain Clocks/Macros | Checksum: 25238551e

Time (s): cpu = 00:00:56 ; elapsed = 00:00:34 . Memory (MB): peak = 2052.172 ; gain = 23.980 ; free physical = 514 ; free virtual = 4626
Phase 2.1 Placer Initialization Core | Checksum: 25238551e

Time (s): cpu = 00:00:56 ; elapsed = 00:00:34 . Memory (MB): peak = 2052.172 ; gain = 23.980 ; free physical = 514 ; free virtual = 4626
Phase 2 Placer Initialization | Checksum: 25238551e

Time (s): cpu = 00:00:57 ; elapsed = 00:00:34 . Memory (MB): peak = 2052.172 ; gain = 23.980 ; free physical = 514 ; free virtual = 4626

Phase 3 Global Placement
Phase 3 Global Placement | Checksum: 16eb09927

Time (s): cpu = 00:02:07 ; elapsed = 00:01:10 . Memory (MB): peak = 2154.547 ; gain = 126.355 ; free physical = 444 ; free virtual = 4556

Phase 4 Detail Placement

Phase 4.1 Commit Multi Column Macros
Phase 4.1 Commit Multi Column Macros | Checksum: 16eb09927

Time (s): cpu = 00:02:07 ; elapsed = 00:01:11 . Memory (MB): peak = 2154.547 ; gain = 126.355 ; free physical = 444 ; free virtual = 4556

Phase 4.2 Commit Most Macros & LUTRAMs
Phase 4.2 Commit Most Macros & LUTRAMs | Checksum: 195e3c5db

Time (s): cpu = 00:02:37 ; elapsed = 00:01:23 . Memory (MB): peak = 2154.547 ; gain = 126.355 ; free physical = 443 ; free virtual = 4556

Phase 4.3 Area Swap Optimization
Phase 4.3 Area Swap Optimization | Checksum: 2110c8445

Time (s): cpu = 00:02:37 ; elapsed = 00:01:24 . Memory (MB): peak = 2154.547 ; gain = 126.355 ; free physical = 443 ; free virtual = 4556

Phase 4.4 updateClock Trees: DP
Phase 4.4 updateClock Trees: DP | Checksum: 2110c8445

Time (s): cpu = 00:02:38 ; elapsed = 00:01:24 . Memory (MB): peak = 2154.547 ; gain = 126.355 ; free physical = 443 ; free virtual = 4556

Phase 4.5 Timing Path Optimizer
Phase 4.5 Timing Path Optimizer | Checksum: 1830e3a5e

Time (s): cpu = 00:02:49 ; elapsed = 00:01:28 . Memory (MB): peak = 2154.547 ; gain = 126.355 ; free physical = 443 ; free virtual = 4555

Phase 4.6 Small Shape Detail Placement

Phase 4.6.1 Commit Small Macros & Core Logic

Phase 4.6.1.1 setBudgets
Phase 4.6.1.1 setBudgets | Checksum: 20d870501

Time (s): cpu = 00:02:49 ; elapsed = 00:01:29 . Memory (MB): peak = 2154.547 ; gain = 126.355 ; free physical = 443 ; free virtual = 4555

Phase 4.6.1.2 Commit Slice Clusters
Phase 4.6.1.2 Commit Slice Clusters | Checksum: 289ee7c0a

Time (s): cpu = 00:03:15 ; elapsed = 00:01:46 . Memory (MB): peak = 2202.438 ; gain = 174.246 ; free physical = 379 ; free virtual = 4492
Phase 4.6.1 Commit Small Macros & Core Logic | Checksum: 289ee7c0a

Time (s): cpu = 00:03:15 ; elapsed = 00:01:46 . Memory (MB): peak = 2202.438 ; gain = 174.246 ; free physical = 379 ; free virtual = 4492

Phase 4.6.2 Clock Restriction Legalization for Leaf Columns
Phase 4.6.2 Clock Restriction Legalization for Leaf Columns | Checksum: 289ee7c0a

Time (s): cpu = 00:03:16 ; elapsed = 00:01:47 . Memory (MB): peak = 2204.438 ; gain = 176.246 ; free physical = 377 ; free virtual = 4490

Phase 4.6.3 Clock Restriction Legalization for Non-Clock Pins
Phase 4.6.3 Clock Restriction Legalization for Non-Clock Pins | Checksum: 289ee7c0a

Time (s): cpu = 00:03:17 ; elapsed = 00:01:47 . Memory (MB): peak = 2205.438 ; gain = 177.246 ; free physical = 376 ; free virtual = 4489
Phase 4.6 Small Shape Detail Placement | Checksum: 289ee7c0a

Time (s): cpu = 00:03:17 ; elapsed = 00:01:47 . Memory (MB): peak = 2205.438 ; gain = 177.246 ; free physical = 376 ; free virtual = 4489

Phase 4.7 Re-assign LUT pins
Phase 4.7 Re-assign LUT pins | Checksum: 289ee7c0a

Time (s): cpu = 00:03:19 ; elapsed = 00:01:50 . Memory (MB): peak = 2205.438 ; gain = 177.246 ; free physical = 376 ; free virtual = 4489
Phase 4 Detail Placement | Checksum: 289ee7c0a

Time (s): cpu = 00:03:19 ; elapsed = 00:01:50 . Memory (MB): peak = 2205.438 ; gain = 177.246 ; free physical = 376 ; free virtual = 4489

Phase 5 Post Placement Optimization and Clean-Up

Phase 5.1 PCOPT Shape updates
Phase 5.1 PCOPT Shape updates | Checksum: 16fb6cfea

Time (s): cpu = 00:03:20 ; elapsed = 00:01:50 . Memory (MB): peak = 2205.438 ; gain = 177.246 ; free physical = 376 ; free virtual = 4489

Phase 5.2 Post Commit Optimization

Phase 5.2.1 updateClock Trees: PCOPT
Phase 5.2.1 updateClock Trees: PCOPT | Checksum: 16fb6cfea

Time (s): cpu = 00:03:20 ; elapsed = 00:01:51 . Memory (MB): peak = 2205.438 ; gain = 177.246 ; free physical = 376 ; free virtual = 4488

Phase 5.2.2 Post Placement Optimization

Phase 5.2.2.1 Post Placement Timing Optimization

Phase 5.2.2.1.1 Restore Best Placement
Phase 5.2.2.1.1 Restore Best Placement | Checksum: bf9cc9fc

Time (s): cpu = 00:03:39 ; elapsed = 00:01:58 . Memory (MB): peak = 2215.742 ; gain = 187.551 ; free physical = 365 ; free virtual = 4478
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.537. For the most accurate timing information please run report_timing.
Phase 5.2.2.1 Post Placement Timing Optimization | Checksum: bf9cc9fc

Time (s): cpu = 00:03:39 ; elapsed = 00:01:59 . Memory (MB): peak = 2215.742 ; gain = 187.551 ; free physical = 365 ; free virtual = 4478
Phase 5.2.2 Post Placement Optimization | Checksum: bf9cc9fc

Time (s): cpu = 00:03:39 ; elapsed = 00:01:59 . Memory (MB): peak = 2215.742 ; gain = 187.551 ; free physical = 365 ; free virtual = 4478
Phase 5.2 Post Commit Optimization | Checksum: bf9cc9fc

Time (s): cpu = 00:03:40 ; elapsed = 00:01:59 . Memory (MB): peak = 2215.742 ; gain = 187.551 ; free physical = 365 ; free virtual = 4478

Phase 5.3 Sweep Clock Roots: Post-Placement
Phase 5.3 Sweep Clock Roots: Post-Placement | Checksum: bf9cc9fc

Time (s): cpu = 00:03:40 ; elapsed = 00:01:59 . Memory (MB): peak = 2215.742 ; gain = 187.551 ; free physical = 365 ; free virtual = 4478

Phase 5.4 Post Placement Cleanup
Phase 5.4 Post Placement Cleanup | Checksum: bf9cc9fc

Time (s): cpu = 00:03:40 ; elapsed = 00:02:00 . Memory (MB): peak = 2215.742 ; gain = 187.551 ; free physical = 365 ; free virtual = 4478

Phase 5.5 Placer Reporting

Phase 5.5.1 Restore STA
Phase 5.5.1 Restore STA | Checksum: bf9cc9fc

Time (s): cpu = 00:03:40 ; elapsed = 00:02:00 . Memory (MB): peak = 2215.742 ; gain = 187.551 ; free physical = 365 ; free virtual = 4478
Phase 5.5 Placer Reporting | Checksum: bf9cc9fc

Time (s): cpu = 00:03:41 ; elapsed = 00:02:00 . Memory (MB): peak = 2215.742 ; gain = 187.551 ; free physical = 365 ; free virtual = 4478

Phase 5.6 Final Placement Cleanup
Phase 5.6 Final Placement Cleanup | Checksum: 105e39306

Time (s): cpu = 00:03:41 ; elapsed = 00:02:00 . Memory (MB): peak = 2215.742 ; gain = 187.551 ; free physical = 365 ; free virtual = 4478
Phase 5 Post Placement Optimization and Clean-Up | Checksum: 105e39306

Time (s): cpu = 00:03:41 ; elapsed = 00:02:01 . Memory (MB): peak = 2215.742 ; gain = 187.551 ; free physical = 365 ; free virtual = 4478
Ending Placer Task | Checksum: b76e3327

Time (s): cpu = 00:03:41 ; elapsed = 00:02:01 . Memory (MB): peak = 2215.742 ; gain = 187.551 ; free physical = 365 ; free virtual = 4478
INFO: [Common 17-83] Releasing license: Implementation
52 Infos, 17 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:03:48 ; elapsed = 00:02:04 . Memory (MB): peak = 2215.742 ; gain = 187.578 ; free physical = 365 ; free virtual = 4478
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:08 ; elapsed = 00:00:04 . Memory (MB): peak = 2215.746 ; gain = 0.000 ; free physical = 291 ; free virtual = 4477
write_checkpoint: Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 2215.746 ; gain = 0.004 ; free physical = 353 ; free virtual = 4476
report_io: Time (s): cpu = 00:00:00.17 ; elapsed = 00:00:00.23 . Memory (MB): peak = 2215.746 ; gain = 0.000 ; free physical = 351 ; free virtual = 4475
report_utilization: Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2215.746 ; gain = 0.000 ; free physical = 351 ; free virtual = 4475
report_control_sets: Time (s): cpu = 00:00:00.27 ; elapsed = 00:00:00.32 . Memory (MB): peak = 2215.746 ; gain = 0.000 ; free physical = 351 ; free virtual = 4476
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z045'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z045'
Running DRC as a precondition to command route_design
INFO: [Drc 23-27] Running DRC with 4 threads
WARNING: [Drc 23-20] Rule violation (PLIO-7) Placement Constraints Check for IO constraints - An IO Bus FIXED_IO_mio[53:0] with more than one IO standard is found. Components associated with this bus are:  FIXED_IO_mio[53] of IOStandard LVCMOS18; FIXED_IO_mio[52] of IOStandard LVCMOS18; FIXED_IO_mio[51] of IOStandard LVCMOS18; FIXED_IO_mio[50] of IOStandard LVCMOS18; FIXED_IO_mio[49] of IOStandard LVCMOS18; FIXED_IO_mio[48] of IOStandard LVCMOS18; FIXED_IO_mio[47] of IOStandard LVCMOS18; FIXED_IO_mio[46] of IOStandard LVCMOS18; FIXED_IO_mio[45] of IOStandard LVCMOS18; FIXED_IO_mio[44] of IOStandard LVCMOS18; FIXED_IO_mio[43] of IOStandard LVCMOS18; FIXED_IO_mio[42] of IOStandard LVCMOS18; FIXED_IO_mio[41] of IOStandard LVCMOS18; FIXED_IO_mio[40] of IOStandard LVCMOS18; FIXED_IO_mio[39] of IOStandard LVCMOS18; FIXED_IO_mio[38] of IOStandard LVCMOS18; FIXED_IO_mio[37] of IOStandard LVCMOS18; FIXED_IO_mio[36] of IOStandard LVCMOS18; FIXED_IO_mio[35] of IOStandard LVCMOS18; FIXED_IO_mio[34] of IOStandard LVCMOS18; FIXED_IO_mio[33] of IOStandard LVCMOS18; FIXED_IO_mio[32] of IOStandard LVCMOS18; FIXED_IO_mio[31] of IOStandard LVCMOS18; FIXED_IO_mio[30] of IOStandard LVCMOS18; FIXED_IO_mio[29] of IOStandard LVCMOS18; FIXED_IO_mio[28] of IOStandard LVCMOS18; FIXED_IO_mio[27] of IOStandard HSTL_I_18; FIXED_IO_mio[26] of IOStandard HSTL_I_18; FIXED_IO_mio[25] of IOStandard HSTL_I_18; FIXED_IO_mio[24] of IOStandard HSTL_I_18; FIXED_IO_mio[23] of IOStandard HSTL_I_18; FIXED_IO_mio[22] of IOStandard HSTL_I_18; FIXED_IO_mio[21] of IOStandard HSTL_I_18; FIXED_IO_mio[20] of IOStandard HSTL_I_18; FIXED_IO_mio[19] of IOStandard HSTL_I_18; FIXED_IO_mio[18] of IOStandard HSTL_I_18; FIXED_IO_mio[17] of IOStandard HSTL_I_18; FIXED_IO_mio[16] of IOStandard HSTL_I_18; FIXED_IO_mio[15] of IOStandard LVCMOS18; FIXED_IO_mio[14] of IOStandard LVCMOS18; FIXED_IO_mio[13] of IOStandard LVCMOS18; FIXED_IO_mio[12] of IOStandard LVCMOS18; FIXED_IO_mio[11] of IOStandard LVCMOS18; FIXED_IO_mio[10] of IOStandard LVCMOS18; FIXED_IO_mio[9] of IOStandard LVCMOS18; FIXED_IO_mio[8] of IOStandard LVCMOS18; FIXED_IO_mio[7] of IOStandard LVCMOS18; FIXED_IO_mio[6] of IOStandard LVCMOS18; FIXED_IO_mio[5] of IOStandard LVCMOS18; FIXED_IO_mio[4] of IOStandard LVCMOS18; FIXED_IO_mio[3] of IOStandard LVCMOS18; FIXED_IO_mio[2] of IOStandard LVCMOS18; FIXED_IO_mio[1] of IOStandard LVCMOS18; FIXED_IO_mio[0] of IOStandard LVCMOS18;
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 1 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 4 CPUs

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 7e69b6fa

Time (s): cpu = 00:01:06 ; elapsed = 00:00:46 . Memory (MB): peak = 2343.680 ; gain = 110.711 ; free physical = 223 ; free virtual = 4349

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 7e69b6fa

Time (s): cpu = 00:01:07 ; elapsed = 00:00:47 . Memory (MB): peak = 2346.680 ; gain = 113.711 ; free physical = 223 ; free virtual = 4348

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 7e69b6fa

Time (s): cpu = 00:01:07 ; elapsed = 00:00:48 . Memory (MB): peak = 2367.680 ; gain = 134.711 ; free physical = 203 ; free virtual = 4328
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 16f58695e

Time (s): cpu = 00:01:40 ; elapsed = 00:01:02 . Memory (MB): peak = 2444.086 ; gain = 211.117 ; free physical = 127 ; free virtual = 4253
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.5    | TNS=0      | WHS=-0.489 | THS=-1.9e+03|

Phase 2 Router Initialization | Checksum: c0fb10e4

Time (s): cpu = 00:01:58 ; elapsed = 00:01:09 . Memory (MB): peak = 2444.086 ; gain = 211.117 ; free physical = 138 ; free virtual = 4243

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 16945d717

Time (s): cpu = 00:02:11 ; elapsed = 00:01:12 . Memory (MB): peak = 2444.086 ; gain = 211.117 ; free physical = 138 ; free virtual = 4243

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 5070
 Number of Nodes with overlaps = 314
 Number of Nodes with overlaps = 18
 Number of Nodes with overlaps = 0

Phase 4.1.1 Update Timing
Phase 4.1.1 Update Timing | Checksum: 14856c3a4

Time (s): cpu = 00:02:45 ; elapsed = 00:01:24 . Memory (MB): peak = 2444.086 ; gain = 211.117 ; free physical = 138 ; free virtual = 4243
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.5    | TNS=0      | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 14cf93869

Time (s): cpu = 00:02:46 ; elapsed = 00:01:24 . Memory (MB): peak = 2444.086 ; gain = 211.117 ; free physical = 138 ; free virtual = 4243

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 8
 Number of Nodes with overlaps = 0

Phase 4.2.1 Update Timing
Phase 4.2.1 Update Timing | Checksum: 1a4906ec1

Time (s): cpu = 00:02:48 ; elapsed = 00:01:26 . Memory (MB): peak = 2444.086 ; gain = 211.117 ; free physical = 138 ; free virtual = 4243
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.5    | TNS=0      | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 1d3271258

Time (s): cpu = 00:02:48 ; elapsed = 00:01:26 . Memory (MB): peak = 2444.086 ; gain = 211.117 ; free physical = 138 ; free virtual = 4243
Phase 4 Rip-up And Reroute | Checksum: 1d3271258

Time (s): cpu = 00:02:48 ; elapsed = 00:01:26 . Memory (MB): peak = 2444.086 ; gain = 211.117 ; free physical = 138 ; free virtual = 4243

Phase 5 Delay CleanUp

Phase 5.1 Update Timing
Phase 5.1 Update Timing | Checksum: 1c926d3fa

Time (s): cpu = 00:02:55 ; elapsed = 00:01:28 . Memory (MB): peak = 2444.086 ; gain = 211.117 ; free physical = 138 ; free virtual = 4243
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.5    | TNS=0      | WHS=N/A    | THS=N/A    |

Phase 5 Delay CleanUp | Checksum: 1c926d3fa

Time (s): cpu = 00:02:55 ; elapsed = 00:01:29 . Memory (MB): peak = 2444.086 ; gain = 211.117 ; free physical = 138 ; free virtual = 4243

Phase 6 Clock Skew Optimization
Phase 6 Clock Skew Optimization | Checksum: 1c926d3fa

Time (s): cpu = 00:02:55 ; elapsed = 00:01:29 . Memory (MB): peak = 2444.086 ; gain = 211.117 ; free physical = 138 ; free virtual = 4243

Phase 7 Post Hold Fix

Phase 7.1 Update Timing
Phase 7.1 Update Timing | Checksum: 1d834a20a

Time (s): cpu = 00:03:05 ; elapsed = 00:01:32 . Memory (MB): peak = 2444.086 ; gain = 211.117 ; free physical = 138 ; free virtual = 4243
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.298  | TNS=0      | WHS=0.032  | THS=0      |

Phase 7 Post Hold Fix | Checksum: 206301ce0

Time (s): cpu = 00:03:06 ; elapsed = 00:01:33 . Memory (MB): peak = 2444.086 ; gain = 211.117 ; free physical = 138 ; free virtual = 4243

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 3.41437 %
  Global Horizontal Routing Utilization  = 3.91878 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 8 Route finalize | Checksum: 1fd67a958

Time (s): cpu = 00:03:06 ; elapsed = 00:01:33 . Memory (MB): peak = 2444.086 ; gain = 211.117 ; free physical = 138 ; free virtual = 4243

Phase 9 Verifying routed nets

 Verification completed successfully
Phase 9 Verifying routed nets | Checksum: 1fd67a958

Time (s): cpu = 00:03:06 ; elapsed = 00:01:33 . Memory (MB): peak = 2444.086 ; gain = 211.117 ; free physical = 138 ; free virtual = 4243

Phase 10 Depositing Routes
Phase 10 Depositing Routes | Checksum: 1c1bba727

Time (s): cpu = 00:03:10 ; elapsed = 00:01:36 . Memory (MB): peak = 2444.086 ; gain = 211.117 ; free physical = 138 ; free virtual = 4243

Phase 11 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.298  | TNS=0      | WHS=0.032  | THS=0      |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 11 Post Router Timing | Checksum: 1c1bba727

Time (s): cpu = 00:03:10 ; elapsed = 00:01:37 . Memory (MB): peak = 2444.086 ; gain = 211.117 ; free physical = 138 ; free virtual = 4243
INFO: [Route 35-16] Router Completed Successfully

Routing Is Done.

Time (s): cpu = 00:03:10 ; elapsed = 00:01:37 . Memory (MB): peak = 2444.086 ; gain = 211.117 ; free physical = 137 ; free virtual = 4242
INFO: [Common 17-83] Releasing license: Implementation
66 Infos, 18 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:03:17 ; elapsed = 00:01:41 . Memory (MB): peak = 2444.086 ; gain = 228.340 ; free physical = 137 ; free virtual = 4242
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:08 ; elapsed = 00:00:04 . Memory (MB): peak = 2444.086 ; gain = 0.000 ; free physical = 140 ; free virtual = 4248
write_checkpoint: Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 2444.086 ; gain = 0.000 ; free physical = 218 ; free virtual = 4248
INFO: [Drc 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /root/base_zc706/base_zc706.runs/impl_1/Z_system_wrapper_drc_routed.rpt.
report_drc: Time (s): cpu = 00:00:16 ; elapsed = 00:00:06 . Memory (MB): peak = 2486.008 ; gain = 41.922 ; free physical = 166 ; free virtual = 4196
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
report_timing_summary: Time (s): cpu = 00:00:31 ; elapsed = 00:00:13 . Memory (MB): peak = 2552.312 ; gain = 66.305 ; free physical = 145 ; free virtual = 4134
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-218] MMCM/PLL RST static_probability should be either 0 or 1, power analysis is using 0 by default.
Use 'set_switching_activity -static_probability 1 -signal_rate 0 [get_nets Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_resets_i/gtx_mmcm_reset_gen/reset_out]'  to set the static_probability to '1'  if desired.
report_power: Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 2582.336 ; gain = 30.023 ; free physical = 138 ; free virtual = 4104
Attempting to get a license for feature 'Implementation' and/or device 'xc7z045'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z045'
Running DRC as a precondition to command write_bitstream
INFO: [Drc 23-27] Running DRC with 4 threads
WARNING: [Drc 23-20] Rule violation (CFGBVS-1) Missing CFGBVS and CONFIG_VOLTAGE Design Properties - Neither the CFGBVS nor CONFIG_VOLTAGE voltage property is set in the current_design.  Configuration bank voltage select (CFGBVS) must be set to VCCO or GND, and CONFIG_VOLTAGE must be set to the correct configuration voltage, in order to determine the I/O voltage support for the pins in bank 0.  It is suggested to specify these either using the 'Edit Device Properties' function in the GUI or directly in the XDC file using the following syntax:

 set_property CFGBVS value1 [current_design]
 #where value1 is either VCCO or GND

 set_property CONFIG_VOLTAGE value2 [current_design]
 #where value2 is the voltage provided to configuration bank 0

Refer to the device configuration user guide for more information.
WARNING: [Drc 23-20] Rule violation (RTSTAT-10) No routable loads - 844 net(s) have no routable loads. The problem net(s) are Z_system_i/axi_ethernet_1_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/counter[12], Z_system_i/axi_ethernet_2_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/counter[12], Z_system_i/axi_ethernet_0_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/counter[12], Z_system_i/axi_ethernet_3_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/counter[12], Z_system_i/axi_ethernet_1_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/data_concat_tlast, Z_system_i/axi_ethernet_2_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/data_concat_tlast, Z_system_i/axi_ethernet_0_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/data_concat_tlast, Z_system_i/axi_ethernet_3_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/data_concat_tlast, Z_system_i/axi_ethernet_1_dma/U0/I_MM2S_DMA_MNGR/mm2s_cmnd_data[16], Z_system_i/axi_ethernet_2_dma/U0/I_MM2S_DMA_MNGR/mm2s_cmnd_data[16], Z_system_i/axi_ethernet_3_dma/U0/I_MM2S_DMA_MNGR/mm2s_cmnd_data[16], Z_system_i/axi_ethernet_0_dma/U0/I_MM2S_DMA_MNGR/mm2s_cmnd_data[16], Z_system_i/axi_ethernet_1_dma/U0/I_MM2S_DMA_MNGR/mm2s_cmnd_data[17], Z_system_i/axi_ethernet_2_dma/U0/I_MM2S_DMA_MNGR/mm2s_cmnd_data[17], Z_system_i/axi_ethernet_3_dma/U0/I_MM2S_DMA_MNGR/mm2s_cmnd_data[17] (the first 15 of 844 listed).
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 2 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./Z_system_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-118] WebTalk data collection is enabled (User setting is ON. Install Setting is ON.).
INFO: [Common 17-186] '/root/base_zc706/base_zc706.runs/impl_1/usage_statistics_webtalk.xml' has been successfully sent to Xilinx on Fri Feb 13 20:30:07 2015. For additional details about this file, please refer to the WebTalk help file at /opt/Xilinx/Vivado/2014.4/doc/webtalk_introduction.html.
INFO: [Common 17-83] Releasing license: Implementation
write_bitstream: Time (s): cpu = 00:01:32 ; elapsed = 00:01:29 . Memory (MB): peak = 2991.223 ; gain = 408.887 ; free physical = 177 ; free virtual = 3716
WARNING: [Vivado_Tcl 4-319] File Z_system_wrapper.mmi does not exist
INFO: [Common 17-206] Exiting Vivado at Fri Feb 13 20:30:08 2015...
