<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<title>Cade: DCPU_State Struct Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<link href="doxygen.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<!-- Generated by Doxygen 1.7.4 -->
<div id="top">
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td style="padding-left: 0.5em;">
   <div id="projectname">Cade</div>
   <div id="projectbrief">A cycle-accurate DCPU-16 emulator, written in C.</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li class="current"><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li><a href="files.html"><span>Files</span></a></li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li><a href="classes.html"><span>Data&#160;Structure&#160;Index</span></a></li>
      <li><a href="functions.html"><span>Data&#160;Fields</span></a></li>
    </ul>
  </div>
</div>
<div class="header">
  <div class="summary">
<a href="#pub-attribs">Data Fields</a>  </div>
  <div class="headertitle">
<div class="title">DCPU_State Struct Reference</div>  </div>
</div>
<div class="contents">
<!-- doxytag: class="DCPU_State" -->
<p>Internal representation of the state of the emulated CPU.  
 <a href="structDCPU__State.html#details">More...</a></p>
<table class="memberdecls">
<tr><td colspan="2"><h2><a name="pub-attribs"></a>
Data Fields</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structDCPU__State.html#a69647a8eafe5a2946728e7e0fd0b65a1">registers</a> [DCPU_REG_COUNT]</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aa9302e5f3996e791a23baf948e0d7a6b"></a><!-- doxytag: member="DCPU_State::sp" ref="aa9302e5f3996e791a23baf948e0d7a6b" args="" -->
uint16_t&#160;</td><td class="memItemRight" valign="bottom"><b>sp</b></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a5ceef129576c18bd71090571c86917ae"></a><!-- doxytag: member="DCPU_State::pc" ref="a5ceef129576c18bd71090571c86917ae" args="" -->
uint16_t&#160;</td><td class="memItemRight" valign="bottom"><b>pc</b></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structDCPU__State.html#a2c59a219569568dccd7776c8a47357f1">o</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structDCPU__State.html#ad0abee413b72a15a59fc0d16cbb8029a">memory</a> [MEM_SIZE]</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="structThunk.html">Thunk</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structDCPU__State.html#a7004ddc737088ff95eb47b73f55d2e2b">cycle</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structDCPU__State.html#a8792f70ce0d552490938b3f6bdc01b1b">inst</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aa1b26cbbbd304f4d9e30d5e20846cf8e"></a><!-- doxytag: member="DCPU_State::val_a" ref="aa1b26cbbbd304f4d9e30d5e20846cf8e" args="" -->
uint16_t *&#160;</td><td class="memItemRight" valign="bottom"><b>val_a</b></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">uint16_t *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structDCPU__State.html#a2c580a37f17565d173ee230dcadbd206">val_b</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structDCPU__State.html#a031abdb4b67875a75f2162c92ff5422e">dummy</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structDCPU__State.html#a96d92e69076b7c4f37da7ed4265a516a">timer</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">unsigned char&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structDCPU__State.html#a3ca9b8b926ea37f463c4db408729be2f">skip</a></td></tr>
</table>
<hr/><a name="details" id="details"></a><h2>Detailed Description</h2>
<div class="textblock"><p>Internal representation of the state of the emulated CPU. </p>
</div><hr/><h2>Field Documentation</h2>
<a class="anchor" id="a7004ddc737088ff95eb47b73f55d2e2b"></a><!-- doxytag: member="DCPU_State::cycle" ref="a7004ddc737088ff95eb47b73f55d2e2b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="structThunk.html">Thunk</a> <a class="el" href="structDCPU__State.html#a7004ddc737088ff95eb47b73f55d2e2b">DCPU_State::cycle</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Function to execute for next clock cycle. </p>

</div>
</div>
<a class="anchor" id="a031abdb4b67875a75f2162c92ff5422e"></a><!-- doxytag: member="DCPU_State::dummy" ref="a031abdb4b67875a75f2162c92ff5422e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint16_t <a class="el" href="structDCPU__State.html#a031abdb4b67875a75f2162c92ff5422e">DCPU_State::dummy</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Target for invalid value (SET of literal). </p>

</div>
</div>
<a class="anchor" id="a8792f70ce0d552490938b3f6bdc01b1b"></a><!-- doxytag: member="DCPU_State::inst" ref="a8792f70ce0d552490938b3f6bdc01b1b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint16_t <a class="el" href="structDCPU__State.html#a8792f70ce0d552490938b3f6bdc01b1b">DCPU_State::inst</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Currently-executing instruction. </p>

</div>
</div>
<a class="anchor" id="ad0abee413b72a15a59fc0d16cbb8029a"></a><!-- doxytag: member="DCPU_State::memory" ref="ad0abee413b72a15a59fc0d16cbb8029a" args="[MEM_SIZE]" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint16_t <a class="el" href="structDCPU__State.html#ad0abee413b72a15a59fc0d16cbb8029a">DCPU_State::memory</a>[MEM_SIZE]</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>The machine's memory. </p>

</div>
</div>
<a class="anchor" id="a2c59a219569568dccd7776c8a47357f1"></a><!-- doxytag: member="DCPU_State::o" ref="a2c59a219569568dccd7776c8a47357f1" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint16_t <a class="el" href="structDCPU__State.html#a2c59a219569568dccd7776c8a47357f1">DCPU_State::o</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Special registers. </p>

</div>
</div>
<a class="anchor" id="a69647a8eafe5a2946728e7e0fd0b65a1"></a><!-- doxytag: member="DCPU_State::registers" ref="a69647a8eafe5a2946728e7e0fd0b65a1" args="[DCPU_REG_COUNT]" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint16_t <a class="el" href="structDCPU__State.html#a69647a8eafe5a2946728e7e0fd0b65a1">DCPU_State::registers</a>[DCPU_REG_COUNT]</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>The registers, indexed by DCPU_Register. </p>

</div>
</div>
<a class="anchor" id="a3ca9b8b926ea37f463c4db408729be2f"></a><!-- doxytag: member="DCPU_State::skip" ref="a3ca9b8b926ea37f463c4db408729be2f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">unsigned char <a class="el" href="structDCPU__State.html#a3ca9b8b926ea37f463c4db408729be2f">DCPU_State::skip</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Signals that the next instruction is to be skipped due to IFx. </p>

</div>
</div>
<a class="anchor" id="a96d92e69076b7c4f37da7ed4265a516a"></a><!-- doxytag: member="DCPU_State::timer" ref="a96d92e69076b7c4f37da7ed4265a516a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t <a class="el" href="structDCPU__State.html#a96d92e69076b7c4f37da7ed4265a516a">DCPU_State::timer</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Instruction-counter. </p>

</div>
</div>
<a class="anchor" id="a2c580a37f17565d173ee230dcadbd206"></a><!-- doxytag: member="DCPU_State::val_b" ref="a2c580a37f17565d173ee230dcadbd206" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint16_t * <a class="el" href="structDCPU__State.html#a2c580a37f17565d173ee230dcadbd206">DCPU_State::val_b</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Pointers at resolved values from current instruction, or NULL. </p>

</div>
</div>
<hr/>The documentation for this struct was generated from the following file:<ul>
<li><a class="el" href="cade_8c.html">cade.c</a></li>
</ul>
</div>
<hr class="footer"/><address class="footer"><small>Generated on Sun Apr 15 2012 18:19:04 for Cade by&#160;
<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.7.4 </small></address>
</body>
</html>
