
optimization_main_app.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001ac  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000b2a8  080001b0  080001b0  000011b0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00012320  0800b458  0800b458  0000c458  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0801d778  0801d778  00021ffc  2**0
                  CONTENTS
  4 .ARM          00000008  0801d778  0801d778  0001e778  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0801d780  0801d780  00021ffc  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0801d780  0801d780  0001e780  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0801d784  0801d784  0001e784  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00002ffc  20000000  0801d788  0001f000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00001c94  20002ffc  08020784  00021ffc  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20004c90  08020784  00022c90  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00021ffc  2**0
                  CONTENTS, READONLY
 12 .debug_info   0002fb64  00000000  00000000  0002202c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000624e  00000000  00000000  00051b90  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000019e0  00000000  00000000  00057de0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00001298  00000000  00000000  000597c0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00030446  00000000  00000000  0005aa58  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00027500  00000000  00000000  0008ae9e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    001217fb  00000000  00000000  000b239e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      000000bc  00000000  00000000  001d3b99  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00007050  00000000  00000000  001d3c58  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000065  00000000  00000000  001daca8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_loc    0000940e  00000000  00000000  001dad0d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 23 .debug_ranges 00001210  00000000  00000000  001e411b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001b0 <__do_global_dtors_aux>:
 80001b0:	b510      	push	{r4, lr}
 80001b2:	4c05      	ldr	r4, [pc, #20]	@ (80001c8 <__do_global_dtors_aux+0x18>)
 80001b4:	7823      	ldrb	r3, [r4, #0]
 80001b6:	b933      	cbnz	r3, 80001c6 <__do_global_dtors_aux+0x16>
 80001b8:	4b04      	ldr	r3, [pc, #16]	@ (80001cc <__do_global_dtors_aux+0x1c>)
 80001ba:	b113      	cbz	r3, 80001c2 <__do_global_dtors_aux+0x12>
 80001bc:	4804      	ldr	r0, [pc, #16]	@ (80001d0 <__do_global_dtors_aux+0x20>)
 80001be:	f3af 8000 	nop.w
 80001c2:	2301      	movs	r3, #1
 80001c4:	7023      	strb	r3, [r4, #0]
 80001c6:	bd10      	pop	{r4, pc}
 80001c8:	20002ffc 	.word	0x20002ffc
 80001cc:	00000000 	.word	0x00000000
 80001d0:	0800b440 	.word	0x0800b440

080001d4 <frame_dummy>:
 80001d4:	b508      	push	{r3, lr}
 80001d6:	4b03      	ldr	r3, [pc, #12]	@ (80001e4 <frame_dummy+0x10>)
 80001d8:	b11b      	cbz	r3, 80001e2 <frame_dummy+0xe>
 80001da:	4903      	ldr	r1, [pc, #12]	@ (80001e8 <frame_dummy+0x14>)
 80001dc:	4803      	ldr	r0, [pc, #12]	@ (80001ec <frame_dummy+0x18>)
 80001de:	f3af 8000 	nop.w
 80001e2:	bd08      	pop	{r3, pc}
 80001e4:	00000000 	.word	0x00000000
 80001e8:	20003000 	.word	0x20003000
 80001ec:	0800b440 	.word	0x0800b440

080001f0 <memchr>:
 80001f0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001f4:	2a10      	cmp	r2, #16
 80001f6:	db2b      	blt.n	8000250 <memchr+0x60>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	d008      	beq.n	8000210 <memchr+0x20>
 80001fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000202:	3a01      	subs	r2, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d02d      	beq.n	8000264 <memchr+0x74>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	b342      	cbz	r2, 8000260 <memchr+0x70>
 800020e:	d1f6      	bne.n	80001fe <memchr+0xe>
 8000210:	b4f0      	push	{r4, r5, r6, r7}
 8000212:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000216:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800021a:	f022 0407 	bic.w	r4, r2, #7
 800021e:	f07f 0700 	mvns.w	r7, #0
 8000222:	2300      	movs	r3, #0
 8000224:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000228:	3c08      	subs	r4, #8
 800022a:	ea85 0501 	eor.w	r5, r5, r1
 800022e:	ea86 0601 	eor.w	r6, r6, r1
 8000232:	fa85 f547 	uadd8	r5, r5, r7
 8000236:	faa3 f587 	sel	r5, r3, r7
 800023a:	fa86 f647 	uadd8	r6, r6, r7
 800023e:	faa5 f687 	sel	r6, r5, r7
 8000242:	b98e      	cbnz	r6, 8000268 <memchr+0x78>
 8000244:	d1ee      	bne.n	8000224 <memchr+0x34>
 8000246:	bcf0      	pop	{r4, r5, r6, r7}
 8000248:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800024c:	f002 0207 	and.w	r2, r2, #7
 8000250:	b132      	cbz	r2, 8000260 <memchr+0x70>
 8000252:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000256:	3a01      	subs	r2, #1
 8000258:	ea83 0301 	eor.w	r3, r3, r1
 800025c:	b113      	cbz	r3, 8000264 <memchr+0x74>
 800025e:	d1f8      	bne.n	8000252 <memchr+0x62>
 8000260:	2000      	movs	r0, #0
 8000262:	4770      	bx	lr
 8000264:	3801      	subs	r0, #1
 8000266:	4770      	bx	lr
 8000268:	2d00      	cmp	r5, #0
 800026a:	bf06      	itte	eq
 800026c:	4635      	moveq	r5, r6
 800026e:	3803      	subeq	r0, #3
 8000270:	3807      	subne	r0, #7
 8000272:	f015 0f01 	tst.w	r5, #1
 8000276:	d107      	bne.n	8000288 <memchr+0x98>
 8000278:	3001      	adds	r0, #1
 800027a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800027e:	bf02      	ittt	eq
 8000280:	3001      	addeq	r0, #1
 8000282:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000286:	3001      	addeq	r0, #1
 8000288:	bcf0      	pop	{r4, r5, r6, r7}
 800028a:	3801      	subs	r0, #1
 800028c:	4770      	bx	lr
 800028e:	bf00      	nop

08000290 <__aeabi_uldivmod>:
 8000290:	b953      	cbnz	r3, 80002a8 <__aeabi_uldivmod+0x18>
 8000292:	b94a      	cbnz	r2, 80002a8 <__aeabi_uldivmod+0x18>
 8000294:	2900      	cmp	r1, #0
 8000296:	bf08      	it	eq
 8000298:	2800      	cmpeq	r0, #0
 800029a:	bf1c      	itt	ne
 800029c:	f04f 31ff 	movne.w	r1, #4294967295
 80002a0:	f04f 30ff 	movne.w	r0, #4294967295
 80002a4:	f000 b96a 	b.w	800057c <__aeabi_idiv0>
 80002a8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002ac:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002b0:	f000 f806 	bl	80002c0 <__udivmoddi4>
 80002b4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002b8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002bc:	b004      	add	sp, #16
 80002be:	4770      	bx	lr

080002c0 <__udivmoddi4>:
 80002c0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002c4:	9d08      	ldr	r5, [sp, #32]
 80002c6:	460c      	mov	r4, r1
 80002c8:	2b00      	cmp	r3, #0
 80002ca:	d14e      	bne.n	800036a <__udivmoddi4+0xaa>
 80002cc:	4694      	mov	ip, r2
 80002ce:	458c      	cmp	ip, r1
 80002d0:	4686      	mov	lr, r0
 80002d2:	fab2 f282 	clz	r2, r2
 80002d6:	d962      	bls.n	800039e <__udivmoddi4+0xde>
 80002d8:	b14a      	cbz	r2, 80002ee <__udivmoddi4+0x2e>
 80002da:	f1c2 0320 	rsb	r3, r2, #32
 80002de:	4091      	lsls	r1, r2
 80002e0:	fa20 f303 	lsr.w	r3, r0, r3
 80002e4:	fa0c fc02 	lsl.w	ip, ip, r2
 80002e8:	4319      	orrs	r1, r3
 80002ea:	fa00 fe02 	lsl.w	lr, r0, r2
 80002ee:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80002f2:	fa1f f68c 	uxth.w	r6, ip
 80002f6:	fbb1 f4f7 	udiv	r4, r1, r7
 80002fa:	ea4f 431e 	mov.w	r3, lr, lsr #16
 80002fe:	fb07 1114 	mls	r1, r7, r4, r1
 8000302:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000306:	fb04 f106 	mul.w	r1, r4, r6
 800030a:	4299      	cmp	r1, r3
 800030c:	d90a      	bls.n	8000324 <__udivmoddi4+0x64>
 800030e:	eb1c 0303 	adds.w	r3, ip, r3
 8000312:	f104 30ff 	add.w	r0, r4, #4294967295
 8000316:	f080 8112 	bcs.w	800053e <__udivmoddi4+0x27e>
 800031a:	4299      	cmp	r1, r3
 800031c:	f240 810f 	bls.w	800053e <__udivmoddi4+0x27e>
 8000320:	3c02      	subs	r4, #2
 8000322:	4463      	add	r3, ip
 8000324:	1a59      	subs	r1, r3, r1
 8000326:	fa1f f38e 	uxth.w	r3, lr
 800032a:	fbb1 f0f7 	udiv	r0, r1, r7
 800032e:	fb07 1110 	mls	r1, r7, r0, r1
 8000332:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000336:	fb00 f606 	mul.w	r6, r0, r6
 800033a:	429e      	cmp	r6, r3
 800033c:	d90a      	bls.n	8000354 <__udivmoddi4+0x94>
 800033e:	eb1c 0303 	adds.w	r3, ip, r3
 8000342:	f100 31ff 	add.w	r1, r0, #4294967295
 8000346:	f080 80fc 	bcs.w	8000542 <__udivmoddi4+0x282>
 800034a:	429e      	cmp	r6, r3
 800034c:	f240 80f9 	bls.w	8000542 <__udivmoddi4+0x282>
 8000350:	4463      	add	r3, ip
 8000352:	3802      	subs	r0, #2
 8000354:	1b9b      	subs	r3, r3, r6
 8000356:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 800035a:	2100      	movs	r1, #0
 800035c:	b11d      	cbz	r5, 8000366 <__udivmoddi4+0xa6>
 800035e:	40d3      	lsrs	r3, r2
 8000360:	2200      	movs	r2, #0
 8000362:	e9c5 3200 	strd	r3, r2, [r5]
 8000366:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800036a:	428b      	cmp	r3, r1
 800036c:	d905      	bls.n	800037a <__udivmoddi4+0xba>
 800036e:	b10d      	cbz	r5, 8000374 <__udivmoddi4+0xb4>
 8000370:	e9c5 0100 	strd	r0, r1, [r5]
 8000374:	2100      	movs	r1, #0
 8000376:	4608      	mov	r0, r1
 8000378:	e7f5      	b.n	8000366 <__udivmoddi4+0xa6>
 800037a:	fab3 f183 	clz	r1, r3
 800037e:	2900      	cmp	r1, #0
 8000380:	d146      	bne.n	8000410 <__udivmoddi4+0x150>
 8000382:	42a3      	cmp	r3, r4
 8000384:	d302      	bcc.n	800038c <__udivmoddi4+0xcc>
 8000386:	4290      	cmp	r0, r2
 8000388:	f0c0 80f0 	bcc.w	800056c <__udivmoddi4+0x2ac>
 800038c:	1a86      	subs	r6, r0, r2
 800038e:	eb64 0303 	sbc.w	r3, r4, r3
 8000392:	2001      	movs	r0, #1
 8000394:	2d00      	cmp	r5, #0
 8000396:	d0e6      	beq.n	8000366 <__udivmoddi4+0xa6>
 8000398:	e9c5 6300 	strd	r6, r3, [r5]
 800039c:	e7e3      	b.n	8000366 <__udivmoddi4+0xa6>
 800039e:	2a00      	cmp	r2, #0
 80003a0:	f040 8090 	bne.w	80004c4 <__udivmoddi4+0x204>
 80003a4:	eba1 040c 	sub.w	r4, r1, ip
 80003a8:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80003ac:	fa1f f78c 	uxth.w	r7, ip
 80003b0:	2101      	movs	r1, #1
 80003b2:	fbb4 f6f8 	udiv	r6, r4, r8
 80003b6:	ea4f 431e 	mov.w	r3, lr, lsr #16
 80003ba:	fb08 4416 	mls	r4, r8, r6, r4
 80003be:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80003c2:	fb07 f006 	mul.w	r0, r7, r6
 80003c6:	4298      	cmp	r0, r3
 80003c8:	d908      	bls.n	80003dc <__udivmoddi4+0x11c>
 80003ca:	eb1c 0303 	adds.w	r3, ip, r3
 80003ce:	f106 34ff 	add.w	r4, r6, #4294967295
 80003d2:	d202      	bcs.n	80003da <__udivmoddi4+0x11a>
 80003d4:	4298      	cmp	r0, r3
 80003d6:	f200 80cd 	bhi.w	8000574 <__udivmoddi4+0x2b4>
 80003da:	4626      	mov	r6, r4
 80003dc:	1a1c      	subs	r4, r3, r0
 80003de:	fa1f f38e 	uxth.w	r3, lr
 80003e2:	fbb4 f0f8 	udiv	r0, r4, r8
 80003e6:	fb08 4410 	mls	r4, r8, r0, r4
 80003ea:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80003ee:	fb00 f707 	mul.w	r7, r0, r7
 80003f2:	429f      	cmp	r7, r3
 80003f4:	d908      	bls.n	8000408 <__udivmoddi4+0x148>
 80003f6:	eb1c 0303 	adds.w	r3, ip, r3
 80003fa:	f100 34ff 	add.w	r4, r0, #4294967295
 80003fe:	d202      	bcs.n	8000406 <__udivmoddi4+0x146>
 8000400:	429f      	cmp	r7, r3
 8000402:	f200 80b0 	bhi.w	8000566 <__udivmoddi4+0x2a6>
 8000406:	4620      	mov	r0, r4
 8000408:	1bdb      	subs	r3, r3, r7
 800040a:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 800040e:	e7a5      	b.n	800035c <__udivmoddi4+0x9c>
 8000410:	f1c1 0620 	rsb	r6, r1, #32
 8000414:	408b      	lsls	r3, r1
 8000416:	fa22 f706 	lsr.w	r7, r2, r6
 800041a:	431f      	orrs	r7, r3
 800041c:	fa20 fc06 	lsr.w	ip, r0, r6
 8000420:	fa04 f301 	lsl.w	r3, r4, r1
 8000424:	ea43 030c 	orr.w	r3, r3, ip
 8000428:	40f4      	lsrs	r4, r6
 800042a:	fa00 f801 	lsl.w	r8, r0, r1
 800042e:	0c38      	lsrs	r0, r7, #16
 8000430:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000434:	fbb4 fef0 	udiv	lr, r4, r0
 8000438:	fa1f fc87 	uxth.w	ip, r7
 800043c:	fb00 441e 	mls	r4, r0, lr, r4
 8000440:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000444:	fb0e f90c 	mul.w	r9, lr, ip
 8000448:	45a1      	cmp	r9, r4
 800044a:	fa02 f201 	lsl.w	r2, r2, r1
 800044e:	d90a      	bls.n	8000466 <__udivmoddi4+0x1a6>
 8000450:	193c      	adds	r4, r7, r4
 8000452:	f10e 3aff 	add.w	sl, lr, #4294967295
 8000456:	f080 8084 	bcs.w	8000562 <__udivmoddi4+0x2a2>
 800045a:	45a1      	cmp	r9, r4
 800045c:	f240 8081 	bls.w	8000562 <__udivmoddi4+0x2a2>
 8000460:	f1ae 0e02 	sub.w	lr, lr, #2
 8000464:	443c      	add	r4, r7
 8000466:	eba4 0409 	sub.w	r4, r4, r9
 800046a:	fa1f f983 	uxth.w	r9, r3
 800046e:	fbb4 f3f0 	udiv	r3, r4, r0
 8000472:	fb00 4413 	mls	r4, r0, r3, r4
 8000476:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 800047a:	fb03 fc0c 	mul.w	ip, r3, ip
 800047e:	45a4      	cmp	ip, r4
 8000480:	d907      	bls.n	8000492 <__udivmoddi4+0x1d2>
 8000482:	193c      	adds	r4, r7, r4
 8000484:	f103 30ff 	add.w	r0, r3, #4294967295
 8000488:	d267      	bcs.n	800055a <__udivmoddi4+0x29a>
 800048a:	45a4      	cmp	ip, r4
 800048c:	d965      	bls.n	800055a <__udivmoddi4+0x29a>
 800048e:	3b02      	subs	r3, #2
 8000490:	443c      	add	r4, r7
 8000492:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000496:	fba0 9302 	umull	r9, r3, r0, r2
 800049a:	eba4 040c 	sub.w	r4, r4, ip
 800049e:	429c      	cmp	r4, r3
 80004a0:	46ce      	mov	lr, r9
 80004a2:	469c      	mov	ip, r3
 80004a4:	d351      	bcc.n	800054a <__udivmoddi4+0x28a>
 80004a6:	d04e      	beq.n	8000546 <__udivmoddi4+0x286>
 80004a8:	b155      	cbz	r5, 80004c0 <__udivmoddi4+0x200>
 80004aa:	ebb8 030e 	subs.w	r3, r8, lr
 80004ae:	eb64 040c 	sbc.w	r4, r4, ip
 80004b2:	fa04 f606 	lsl.w	r6, r4, r6
 80004b6:	40cb      	lsrs	r3, r1
 80004b8:	431e      	orrs	r6, r3
 80004ba:	40cc      	lsrs	r4, r1
 80004bc:	e9c5 6400 	strd	r6, r4, [r5]
 80004c0:	2100      	movs	r1, #0
 80004c2:	e750      	b.n	8000366 <__udivmoddi4+0xa6>
 80004c4:	f1c2 0320 	rsb	r3, r2, #32
 80004c8:	fa20 f103 	lsr.w	r1, r0, r3
 80004cc:	fa0c fc02 	lsl.w	ip, ip, r2
 80004d0:	fa24 f303 	lsr.w	r3, r4, r3
 80004d4:	4094      	lsls	r4, r2
 80004d6:	430c      	orrs	r4, r1
 80004d8:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80004dc:	fa00 fe02 	lsl.w	lr, r0, r2
 80004e0:	fa1f f78c 	uxth.w	r7, ip
 80004e4:	fbb3 f0f8 	udiv	r0, r3, r8
 80004e8:	fb08 3110 	mls	r1, r8, r0, r3
 80004ec:	0c23      	lsrs	r3, r4, #16
 80004ee:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80004f2:	fb00 f107 	mul.w	r1, r0, r7
 80004f6:	4299      	cmp	r1, r3
 80004f8:	d908      	bls.n	800050c <__udivmoddi4+0x24c>
 80004fa:	eb1c 0303 	adds.w	r3, ip, r3
 80004fe:	f100 36ff 	add.w	r6, r0, #4294967295
 8000502:	d22c      	bcs.n	800055e <__udivmoddi4+0x29e>
 8000504:	4299      	cmp	r1, r3
 8000506:	d92a      	bls.n	800055e <__udivmoddi4+0x29e>
 8000508:	3802      	subs	r0, #2
 800050a:	4463      	add	r3, ip
 800050c:	1a5b      	subs	r3, r3, r1
 800050e:	b2a4      	uxth	r4, r4
 8000510:	fbb3 f1f8 	udiv	r1, r3, r8
 8000514:	fb08 3311 	mls	r3, r8, r1, r3
 8000518:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 800051c:	fb01 f307 	mul.w	r3, r1, r7
 8000520:	42a3      	cmp	r3, r4
 8000522:	d908      	bls.n	8000536 <__udivmoddi4+0x276>
 8000524:	eb1c 0404 	adds.w	r4, ip, r4
 8000528:	f101 36ff 	add.w	r6, r1, #4294967295
 800052c:	d213      	bcs.n	8000556 <__udivmoddi4+0x296>
 800052e:	42a3      	cmp	r3, r4
 8000530:	d911      	bls.n	8000556 <__udivmoddi4+0x296>
 8000532:	3902      	subs	r1, #2
 8000534:	4464      	add	r4, ip
 8000536:	1ae4      	subs	r4, r4, r3
 8000538:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800053c:	e739      	b.n	80003b2 <__udivmoddi4+0xf2>
 800053e:	4604      	mov	r4, r0
 8000540:	e6f0      	b.n	8000324 <__udivmoddi4+0x64>
 8000542:	4608      	mov	r0, r1
 8000544:	e706      	b.n	8000354 <__udivmoddi4+0x94>
 8000546:	45c8      	cmp	r8, r9
 8000548:	d2ae      	bcs.n	80004a8 <__udivmoddi4+0x1e8>
 800054a:	ebb9 0e02 	subs.w	lr, r9, r2
 800054e:	eb63 0c07 	sbc.w	ip, r3, r7
 8000552:	3801      	subs	r0, #1
 8000554:	e7a8      	b.n	80004a8 <__udivmoddi4+0x1e8>
 8000556:	4631      	mov	r1, r6
 8000558:	e7ed      	b.n	8000536 <__udivmoddi4+0x276>
 800055a:	4603      	mov	r3, r0
 800055c:	e799      	b.n	8000492 <__udivmoddi4+0x1d2>
 800055e:	4630      	mov	r0, r6
 8000560:	e7d4      	b.n	800050c <__udivmoddi4+0x24c>
 8000562:	46d6      	mov	lr, sl
 8000564:	e77f      	b.n	8000466 <__udivmoddi4+0x1a6>
 8000566:	4463      	add	r3, ip
 8000568:	3802      	subs	r0, #2
 800056a:	e74d      	b.n	8000408 <__udivmoddi4+0x148>
 800056c:	4606      	mov	r6, r0
 800056e:	4623      	mov	r3, r4
 8000570:	4608      	mov	r0, r1
 8000572:	e70f      	b.n	8000394 <__udivmoddi4+0xd4>
 8000574:	3e02      	subs	r6, #2
 8000576:	4463      	add	r3, ip
 8000578:	e730      	b.n	80003dc <__udivmoddi4+0x11c>
 800057a:	bf00      	nop

0800057c <__aeabi_idiv0>:
 800057c:	4770      	bx	lr
 800057e:	bf00      	nop

08000580 <MX_ADC1_Init>:
ADC_HandleTypeDef hadc1;
DMA_HandleTypeDef hdma_adc1;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 8000580:	b580      	push	{r7, lr}
 8000582:	b08a      	sub	sp, #40	@ 0x28
 8000584:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 8000586:	f107 031c 	add.w	r3, r7, #28
 800058a:	2200      	movs	r2, #0
 800058c:	601a      	str	r2, [r3, #0]
 800058e:	605a      	str	r2, [r3, #4]
 8000590:	609a      	str	r2, [r3, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 8000592:	1d3b      	adds	r3, r7, #4
 8000594:	2200      	movs	r2, #0
 8000596:	601a      	str	r2, [r3, #0]
 8000598:	605a      	str	r2, [r3, #4]
 800059a:	609a      	str	r2, [r3, #8]
 800059c:	60da      	str	r2, [r3, #12]
 800059e:	611a      	str	r2, [r3, #16]
 80005a0:	615a      	str	r2, [r3, #20]

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 80005a2:	4b31      	ldr	r3, [pc, #196]	@ (8000668 <MX_ADC1_Init+0xe8>)
 80005a4:	4a31      	ldr	r2, [pc, #196]	@ (800066c <MX_ADC1_Init+0xec>)
 80005a6:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV10;
 80005a8:	4b2f      	ldr	r3, [pc, #188]	@ (8000668 <MX_ADC1_Init+0xe8>)
 80005aa:	f44f 12a0 	mov.w	r2, #1310720	@ 0x140000
 80005ae:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 80005b0:	4b2d      	ldr	r3, [pc, #180]	@ (8000668 <MX_ADC1_Init+0xe8>)
 80005b2:	2200      	movs	r2, #0
 80005b4:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80005b6:	4b2c      	ldr	r3, [pc, #176]	@ (8000668 <MX_ADC1_Init+0xe8>)
 80005b8:	2200      	movs	r2, #0
 80005ba:	60da      	str	r2, [r3, #12]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 80005bc:	4b2a      	ldr	r3, [pc, #168]	@ (8000668 <MX_ADC1_Init+0xe8>)
 80005be:	2200      	movs	r2, #0
 80005c0:	611a      	str	r2, [r3, #16]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80005c2:	4b29      	ldr	r3, [pc, #164]	@ (8000668 <MX_ADC1_Init+0xe8>)
 80005c4:	2204      	movs	r2, #4
 80005c6:	615a      	str	r2, [r3, #20]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 80005c8:	4b27      	ldr	r3, [pc, #156]	@ (8000668 <MX_ADC1_Init+0xe8>)
 80005ca:	2200      	movs	r2, #0
 80005cc:	761a      	strb	r2, [r3, #24]
  hadc1.Init.ContinuousConvMode = DISABLE;
 80005ce:	4b26      	ldr	r3, [pc, #152]	@ (8000668 <MX_ADC1_Init+0xe8>)
 80005d0:	2200      	movs	r2, #0
 80005d2:	765a      	strb	r2, [r3, #25]
  hadc1.Init.NbrOfConversion = 1;
 80005d4:	4b24      	ldr	r3, [pc, #144]	@ (8000668 <MX_ADC1_Init+0xe8>)
 80005d6:	2201      	movs	r2, #1
 80005d8:	61da      	str	r2, [r3, #28]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 80005da:	4b23      	ldr	r3, [pc, #140]	@ (8000668 <MX_ADC1_Init+0xe8>)
 80005dc:	2200      	movs	r2, #0
 80005de:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConv = ADC_EXTERNALTRIG_T3_TRGO;
 80005e2:	4b21      	ldr	r3, [pc, #132]	@ (8000668 <MX_ADC1_Init+0xe8>)
 80005e4:	f44f 62a0 	mov.w	r2, #1280	@ 0x500
 80005e8:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_RISING;
 80005ea:	4b1f      	ldr	r3, [pc, #124]	@ (8000668 <MX_ADC1_Init+0xe8>)
 80005ec:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80005f0:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.DMAContinuousRequests = ENABLE;
 80005f2:	4b1d      	ldr	r3, [pc, #116]	@ (8000668 <MX_ADC1_Init+0xe8>)
 80005f4:	2201      	movs	r2, #1
 80005f6:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 80005fa:	4b1b      	ldr	r3, [pc, #108]	@ (8000668 <MX_ADC1_Init+0xe8>)
 80005fc:	2200      	movs	r2, #0
 80005fe:	635a      	str	r2, [r3, #52]	@ 0x34
  hadc1.Init.OversamplingMode = DISABLE;
 8000600:	4b19      	ldr	r3, [pc, #100]	@ (8000668 <MX_ADC1_Init+0xe8>)
 8000602:	2200      	movs	r2, #0
 8000604:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8000608:	4817      	ldr	r0, [pc, #92]	@ (8000668 <MX_ADC1_Init+0xe8>)
 800060a:	f003 fb2b 	bl	8003c64 <HAL_ADC_Init>
 800060e:	4603      	mov	r3, r0
 8000610:	2b00      	cmp	r3, #0
 8000612:	d001      	beq.n	8000618 <MX_ADC1_Init+0x98>
  {
    Error_Handler();
 8000614:	f001 fa38 	bl	8001a88 <Error_Handler>
  }

  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 8000618:	2300      	movs	r3, #0
 800061a:	61fb      	str	r3, [r7, #28]
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 800061c:	f107 031c 	add.w	r3, r7, #28
 8000620:	4619      	mov	r1, r3
 8000622:	4811      	ldr	r0, [pc, #68]	@ (8000668 <MX_ADC1_Init+0xe8>)
 8000624:	f004 fc8e 	bl	8004f44 <HAL_ADCEx_MultiModeConfigChannel>
 8000628:	4603      	mov	r3, r0
 800062a:	2b00      	cmp	r3, #0
 800062c:	d001      	beq.n	8000632 <MX_ADC1_Init+0xb2>
  {
    Error_Handler();
 800062e:	f001 fa2b 	bl	8001a88 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_5;
 8000632:	4b0f      	ldr	r3, [pc, #60]	@ (8000670 <MX_ADC1_Init+0xf0>)
 8000634:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8000636:	2306      	movs	r3, #6
 8000638:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_2CYCLES_5;
 800063a:	2300      	movs	r3, #0
 800063c:	60fb      	str	r3, [r7, #12]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 800063e:	237f      	movs	r3, #127	@ 0x7f
 8000640:	613b      	str	r3, [r7, #16]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8000642:	2304      	movs	r3, #4
 8000644:	617b      	str	r3, [r7, #20]
  sConfig.Offset = 0;
 8000646:	2300      	movs	r3, #0
 8000648:	61bb      	str	r3, [r7, #24]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800064a:	1d3b      	adds	r3, r7, #4
 800064c:	4619      	mov	r1, r3
 800064e:	4806      	ldr	r0, [pc, #24]	@ (8000668 <MX_ADC1_Init+0xe8>)
 8000650:	f003 fd84 	bl	800415c <HAL_ADC_ConfigChannel>
 8000654:	4603      	mov	r3, r0
 8000656:	2b00      	cmp	r3, #0
 8000658:	d001      	beq.n	800065e <MX_ADC1_Init+0xde>
  {
    Error_Handler();
 800065a:	f001 fa15 	bl	8001a88 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 800065e:	bf00      	nop
 8000660:	3728      	adds	r7, #40	@ 0x28
 8000662:	46bd      	mov	sp, r7
 8000664:	bd80      	pop	{r7, pc}
 8000666:	bf00      	nop
 8000668:	20003018 	.word	0x20003018
 800066c:	50040000 	.word	0x50040000
 8000670:	14f00020 	.word	0x14f00020

08000674 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 8000674:	b580      	push	{r7, lr}
 8000676:	b0ac      	sub	sp, #176	@ 0xb0
 8000678:	af00      	add	r7, sp, #0
 800067a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800067c:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8000680:	2200      	movs	r2, #0
 8000682:	601a      	str	r2, [r3, #0]
 8000684:	605a      	str	r2, [r3, #4]
 8000686:	609a      	str	r2, [r3, #8]
 8000688:	60da      	str	r2, [r3, #12]
 800068a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800068c:	f107 0310 	add.w	r3, r7, #16
 8000690:	228c      	movs	r2, #140	@ 0x8c
 8000692:	2100      	movs	r1, #0
 8000694:	4618      	mov	r0, r3
 8000696:	f00a f939 	bl	800a90c <memset>
  if(adcHandle->Instance==ADC1)
 800069a:	687b      	ldr	r3, [r7, #4]
 800069c:	681b      	ldr	r3, [r3, #0]
 800069e:	4a35      	ldr	r2, [pc, #212]	@ (8000774 <HAL_ADC_MspInit+0x100>)
 80006a0:	4293      	cmp	r3, r2
 80006a2:	d163      	bne.n	800076c <HAL_ADC_MspInit+0xf8>

  /* USER CODE END ADC1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 80006a4:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 80006a8:	613b      	str	r3, [r7, #16]
    PeriphClkInit.AdcClockSelection = RCC_ADCCLKSOURCE_SYSCLK;
 80006aa:	f04f 5340 	mov.w	r3, #805306368	@ 0x30000000
 80006ae:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80006b2:	f107 0310 	add.w	r3, r7, #16
 80006b6:	4618      	mov	r0, r3
 80006b8:	f006 f8b0 	bl	800681c <HAL_RCCEx_PeriphCLKConfig>
 80006bc:	4603      	mov	r3, r0
 80006be:	2b00      	cmp	r3, #0
 80006c0:	d001      	beq.n	80006c6 <HAL_ADC_MspInit+0x52>
    {
      Error_Handler();
 80006c2:	f001 f9e1 	bl	8001a88 <Error_Handler>
    }

    /* ADC1 clock enable */
    __HAL_RCC_ADC_CLK_ENABLE();
 80006c6:	4b2c      	ldr	r3, [pc, #176]	@ (8000778 <HAL_ADC_MspInit+0x104>)
 80006c8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80006ca:	4a2b      	ldr	r2, [pc, #172]	@ (8000778 <HAL_ADC_MspInit+0x104>)
 80006cc:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 80006d0:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80006d2:	4b29      	ldr	r3, [pc, #164]	@ (8000778 <HAL_ADC_MspInit+0x104>)
 80006d4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80006d6:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80006da:	60fb      	str	r3, [r7, #12]
 80006dc:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80006de:	4b26      	ldr	r3, [pc, #152]	@ (8000778 <HAL_ADC_MspInit+0x104>)
 80006e0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80006e2:	4a25      	ldr	r2, [pc, #148]	@ (8000778 <HAL_ADC_MspInit+0x104>)
 80006e4:	f043 0301 	orr.w	r3, r3, #1
 80006e8:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80006ea:	4b23      	ldr	r3, [pc, #140]	@ (8000778 <HAL_ADC_MspInit+0x104>)
 80006ec:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80006ee:	f003 0301 	and.w	r3, r3, #1
 80006f2:	60bb      	str	r3, [r7, #8]
 80006f4:	68bb      	ldr	r3, [r7, #8]
    /**ADC1 GPIO Configuration
    PA0     ------> ADC1_IN5
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 80006f6:	2301      	movs	r3, #1
 80006f8:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80006fc:	2303      	movs	r3, #3
 80006fe:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000702:	2300      	movs	r3, #0
 8000704:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000708:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 800070c:	4619      	mov	r1, r3
 800070e:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000712:	f005 f80f 	bl	8005734 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA1_Channel1;
 8000716:	4b19      	ldr	r3, [pc, #100]	@ (800077c <HAL_ADC_MspInit+0x108>)
 8000718:	4a19      	ldr	r2, [pc, #100]	@ (8000780 <HAL_ADC_MspInit+0x10c>)
 800071a:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Request = DMA_REQUEST_0;
 800071c:	4b17      	ldr	r3, [pc, #92]	@ (800077c <HAL_ADC_MspInit+0x108>)
 800071e:	2200      	movs	r2, #0
 8000720:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8000722:	4b16      	ldr	r3, [pc, #88]	@ (800077c <HAL_ADC_MspInit+0x108>)
 8000724:	2200      	movs	r2, #0
 8000726:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8000728:	4b14      	ldr	r3, [pc, #80]	@ (800077c <HAL_ADC_MspInit+0x108>)
 800072a:	2200      	movs	r2, #0
 800072c:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 800072e:	4b13      	ldr	r3, [pc, #76]	@ (800077c <HAL_ADC_MspInit+0x108>)
 8000730:	2280      	movs	r2, #128	@ 0x80
 8000732:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8000734:	4b11      	ldr	r3, [pc, #68]	@ (800077c <HAL_ADC_MspInit+0x108>)
 8000736:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800073a:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 800073c:	4b0f      	ldr	r3, [pc, #60]	@ (800077c <HAL_ADC_MspInit+0x108>)
 800073e:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8000742:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 8000744:	4b0d      	ldr	r3, [pc, #52]	@ (800077c <HAL_ADC_MspInit+0x108>)
 8000746:	2220      	movs	r2, #32
 8000748:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 800074a:	4b0c      	ldr	r3, [pc, #48]	@ (800077c <HAL_ADC_MspInit+0x108>)
 800074c:	2200      	movs	r2, #0
 800074e:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8000750:	480a      	ldr	r0, [pc, #40]	@ (800077c <HAL_ADC_MspInit+0x108>)
 8000752:	f004 fdb9 	bl	80052c8 <HAL_DMA_Init>
 8000756:	4603      	mov	r3, r0
 8000758:	2b00      	cmp	r3, #0
 800075a:	d001      	beq.n	8000760 <HAL_ADC_MspInit+0xec>
    {
      Error_Handler();
 800075c:	f001 f994 	bl	8001a88 <Error_Handler>
    }

    __HAL_LINKDMA(adcHandle,DMA_Handle,hdma_adc1);
 8000760:	687b      	ldr	r3, [r7, #4]
 8000762:	4a06      	ldr	r2, [pc, #24]	@ (800077c <HAL_ADC_MspInit+0x108>)
 8000764:	651a      	str	r2, [r3, #80]	@ 0x50
 8000766:	4a05      	ldr	r2, [pc, #20]	@ (800077c <HAL_ADC_MspInit+0x108>)
 8000768:	687b      	ldr	r3, [r7, #4]
 800076a:	6293      	str	r3, [r2, #40]	@ 0x28

  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 800076c:	bf00      	nop
 800076e:	37b0      	adds	r7, #176	@ 0xb0
 8000770:	46bd      	mov	sp, r7
 8000772:	bd80      	pop	{r7, pc}
 8000774:	50040000 	.word	0x50040000
 8000778:	40021000 	.word	0x40021000
 800077c:	20003080 	.word	0x20003080
 8000780:	40020008 	.word	0x40020008

08000784 <StartADCAcq>:

static uint32_t packet_cnt = 0;

static volatile int32_t rem_n_bufs = 0;

int StartADCAcq(int32_t n_bufs) {
 8000784:	b580      	push	{r7, lr}
 8000786:	b082      	sub	sp, #8
 8000788:	af00      	add	r7, sp, #0
 800078a:	6078      	str	r0, [r7, #4]
	rem_n_bufs = n_bufs;
 800078c:	4a0b      	ldr	r2, [pc, #44]	@ (80007bc <StartADCAcq+0x38>)
 800078e:	687b      	ldr	r3, [r7, #4]
 8000790:	6013      	str	r3, [r2, #0]
	cur_melvec = 0;
 8000792:	4b0b      	ldr	r3, [pc, #44]	@ (80007c0 <StartADCAcq+0x3c>)
 8000794:	2200      	movs	r2, #0
 8000796:	701a      	strb	r2, [r3, #0]
	if (rem_n_bufs != 0) {
 8000798:	4b08      	ldr	r3, [pc, #32]	@ (80007bc <StartADCAcq+0x38>)
 800079a:	681b      	ldr	r3, [r3, #0]
 800079c:	2b00      	cmp	r3, #0
 800079e:	d007      	beq.n	80007b0 <StartADCAcq+0x2c>
		return HAL_ADC_Start_DMA(&hadc1, (uint32_t *)ADCDoubleBuf, 2*ADC_BUF_SIZE);
 80007a0:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80007a4:	4907      	ldr	r1, [pc, #28]	@ (80007c4 <StartADCAcq+0x40>)
 80007a6:	4808      	ldr	r0, [pc, #32]	@ (80007c8 <StartADCAcq+0x44>)
 80007a8:	f003 fbb0 	bl	8003f0c <HAL_ADC_Start_DMA>
 80007ac:	4603      	mov	r3, r0
 80007ae:	e000      	b.n	80007b2 <StartADCAcq+0x2e>
	} else {
		return HAL_OK;
 80007b0:	2300      	movs	r3, #0
	}
}
 80007b2:	4618      	mov	r0, r3
 80007b4:	3708      	adds	r7, #8
 80007b6:	46bd      	mov	sp, r7
 80007b8:	bd80      	pop	{r7, pc}
 80007ba:	bf00      	nop
 80007bc:	20003bf0 	.word	0x20003bf0
 80007c0:	200038ca 	.word	0x200038ca
 80007c4:	200030c8 	.word	0x200030c8
 80007c8:	20003018 	.word	0x20003018

080007cc <IsADCFinished>:

int IsADCFinished(void) {
 80007cc:	b480      	push	{r7}
 80007ce:	af00      	add	r7, sp, #0
	return (rem_n_bufs == 0);
 80007d0:	4b05      	ldr	r3, [pc, #20]	@ (80007e8 <IsADCFinished+0x1c>)
 80007d2:	681b      	ldr	r3, [r3, #0]
 80007d4:	2b00      	cmp	r3, #0
 80007d6:	bf0c      	ite	eq
 80007d8:	2301      	moveq	r3, #1
 80007da:	2300      	movne	r3, #0
 80007dc:	b2db      	uxtb	r3, r3
}
 80007de:	4618      	mov	r0, r3
 80007e0:	46bd      	mov	sp, r7
 80007e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007e6:	4770      	bx	lr
 80007e8:	20003bf0 	.word	0x20003bf0

080007ec <StopADCAcq>:

static void StopADCAcq() {
 80007ec:	b580      	push	{r7, lr}
 80007ee:	af00      	add	r7, sp, #0
	HAL_ADC_Stop_DMA(&hadc1);
 80007f0:	4802      	ldr	r0, [pc, #8]	@ (80007fc <StopADCAcq+0x10>)
 80007f2:	f003 fc47 	bl	8004084 <HAL_ADC_Stop_DMA>
}
 80007f6:	bf00      	nop
 80007f8:	bd80      	pop	{r7, pc}
 80007fa:	bf00      	nop
 80007fc:	20003018 	.word	0x20003018

08000800 <print_encoded_packet>:
	}
	stop_cycle_count("Print FV");
#endif
}

static void print_encoded_packet(uint8_t *packet) {
 8000800:	b580      	push	{r7, lr}
 8000802:	f5ad 6dd0 	sub.w	sp, sp, #1664	@ 0x680
 8000806:	af00      	add	r7, sp, #0
 8000808:	f507 63d0 	add.w	r3, r7, #1664	@ 0x680
 800080c:	f2a3 637c 	subw	r3, r3, #1660	@ 0x67c
 8000810:	6018      	str	r0, [r3, #0]
#if (DEBUGP == 1)
	char hex_encoded_packet[2*PACKET_LENGTH+1];
	hex_encode(hex_encoded_packet, packet, PACKET_LENGTH);
 8000812:	f507 63d0 	add.w	r3, r7, #1664	@ 0x680
 8000816:	f2a3 637c 	subw	r3, r3, #1660	@ 0x67c
 800081a:	f107 000c 	add.w	r0, r7, #12
 800081e:	f44f 724e 	mov.w	r2, #824	@ 0x338
 8000822:	6819      	ldr	r1, [r3, #0]
 8000824:	f002 feea 	bl	80035fc <hex_encode>
	DEBUG_PRINT("DF:HEX:%s\r\n", hex_encoded_packet);
 8000828:	f107 030c 	add.w	r3, r7, #12
 800082c:	4619      	mov	r1, r3
 800082e:	4804      	ldr	r0, [pc, #16]	@ (8000840 <print_encoded_packet+0x40>)
 8000830:	f009 fe70 	bl	800a514 <iprintf>
#endif
}
 8000834:	bf00      	nop
 8000836:	f507 67d0 	add.w	r7, r7, #1664	@ 0x680
 800083a:	46bd      	mov	sp, r7
 800083c:	bd80      	pop	{r7, pc}
 800083e:	bf00      	nop
 8000840:	0800b4b0 	.word	0x0800b4b0

08000844 <encode_packet>:

static void encode_packet(uint8_t *packet, uint32_t* packet_cnt) {
 8000844:	b580      	push	{r7, lr}
 8000846:	b084      	sub	sp, #16
 8000848:	af00      	add	r7, sp, #0
 800084a:	6078      	str	r0, [r7, #4]
 800084c:	6039      	str	r1, [r7, #0]
	// BE encoding of each mel coef
	for (size_t i=0; i<N_MELVECS; i++) {
 800084e:	2300      	movs	r3, #0
 8000850:	60fb      	str	r3, [r7, #12]
 8000852:	e03d      	b.n	80008d0 <encode_packet+0x8c>
		for (size_t j=0; j<MELVEC_LENGTH; j++) {
 8000854:	2300      	movs	r3, #0
 8000856:	60bb      	str	r3, [r7, #8]
 8000858:	e034      	b.n	80008c4 <encode_packet+0x80>
			(packet+PACKET_HEADER_LENGTH)[(i*MELVEC_LENGTH+j)*2]   = mel_vectors[i][j] >> 8;
 800085a:	492c      	ldr	r1, [pc, #176]	@ (800090c <encode_packet+0xc8>)
 800085c:	68fa      	ldr	r2, [r7, #12]
 800085e:	4613      	mov	r3, r2
 8000860:	009b      	lsls	r3, r3, #2
 8000862:	4413      	add	r3, r2
 8000864:	009b      	lsls	r3, r3, #2
 8000866:	68ba      	ldr	r2, [r7, #8]
 8000868:	4413      	add	r3, r2
 800086a:	f931 3013 	ldrsh.w	r3, [r1, r3, lsl #1]
 800086e:	121b      	asrs	r3, r3, #8
 8000870:	b219      	sxth	r1, r3
 8000872:	68fa      	ldr	r2, [r7, #12]
 8000874:	4613      	mov	r3, r2
 8000876:	009b      	lsls	r3, r3, #2
 8000878:	4413      	add	r3, r2
 800087a:	009b      	lsls	r3, r3, #2
 800087c:	461a      	mov	r2, r3
 800087e:	68bb      	ldr	r3, [r7, #8]
 8000880:	4413      	add	r3, r2
 8000882:	3304      	adds	r3, #4
 8000884:	005b      	lsls	r3, r3, #1
 8000886:	687a      	ldr	r2, [r7, #4]
 8000888:	4413      	add	r3, r2
 800088a:	b2ca      	uxtb	r2, r1
 800088c:	701a      	strb	r2, [r3, #0]
			(packet+PACKET_HEADER_LENGTH)[(i*MELVEC_LENGTH+j)*2+1] = mel_vectors[i][j] & 0xFF;
 800088e:	491f      	ldr	r1, [pc, #124]	@ (800090c <encode_packet+0xc8>)
 8000890:	68fa      	ldr	r2, [r7, #12]
 8000892:	4613      	mov	r3, r2
 8000894:	009b      	lsls	r3, r3, #2
 8000896:	4413      	add	r3, r2
 8000898:	009b      	lsls	r3, r3, #2
 800089a:	68ba      	ldr	r2, [r7, #8]
 800089c:	4413      	add	r3, r2
 800089e:	f931 1013 	ldrsh.w	r1, [r1, r3, lsl #1]
 80008a2:	68fa      	ldr	r2, [r7, #12]
 80008a4:	4613      	mov	r3, r2
 80008a6:	009b      	lsls	r3, r3, #2
 80008a8:	4413      	add	r3, r2
 80008aa:	009b      	lsls	r3, r3, #2
 80008ac:	461a      	mov	r2, r3
 80008ae:	68bb      	ldr	r3, [r7, #8]
 80008b0:	4413      	add	r3, r2
 80008b2:	005b      	lsls	r3, r3, #1
 80008b4:	3309      	adds	r3, #9
 80008b6:	687a      	ldr	r2, [r7, #4]
 80008b8:	4413      	add	r3, r2
 80008ba:	b2ca      	uxtb	r2, r1
 80008bc:	701a      	strb	r2, [r3, #0]
		for (size_t j=0; j<MELVEC_LENGTH; j++) {
 80008be:	68bb      	ldr	r3, [r7, #8]
 80008c0:	3301      	adds	r3, #1
 80008c2:	60bb      	str	r3, [r7, #8]
 80008c4:	68bb      	ldr	r3, [r7, #8]
 80008c6:	2b13      	cmp	r3, #19
 80008c8:	d9c7      	bls.n	800085a <encode_packet+0x16>
	for (size_t i=0; i<N_MELVECS; i++) {
 80008ca:	68fb      	ldr	r3, [r7, #12]
 80008cc:	3301      	adds	r3, #1
 80008ce:	60fb      	str	r3, [r7, #12]
 80008d0:	68fb      	ldr	r3, [r7, #12]
 80008d2:	2b13      	cmp	r3, #19
 80008d4:	d9be      	bls.n	8000854 <encode_packet+0x10>
		}
	}
	// Write header and tag into the packet.
	make_packet(packet, PAYLOAD_LENGTH, 0, *packet_cnt);
 80008d6:	683b      	ldr	r3, [r7, #0]
 80008d8:	681b      	ldr	r3, [r3, #0]
 80008da:	2200      	movs	r2, #0
 80008dc:	f44f 7148 	mov.w	r1, #800	@ 0x320
 80008e0:	6878      	ldr	r0, [r7, #4]
 80008e2:	f001 f965 	bl	8001bb0 <make_packet>
	*packet_cnt += 1;
 80008e6:	683b      	ldr	r3, [r7, #0]
 80008e8:	681b      	ldr	r3, [r3, #0]
 80008ea:	1c5a      	adds	r2, r3, #1
 80008ec:	683b      	ldr	r3, [r7, #0]
 80008ee:	601a      	str	r2, [r3, #0]
	if (*packet_cnt == 0) {
 80008f0:	683b      	ldr	r3, [r7, #0]
 80008f2:	681b      	ldr	r3, [r3, #0]
 80008f4:	2b00      	cmp	r3, #0
 80008f6:	d104      	bne.n	8000902 <encode_packet+0xbe>
		// Should not happen as packet_cnt is 32-bit and we send at most 1 packet per second.
		DEBUG_PRINT("Packet counter overflow.\r\n");
 80008f8:	4805      	ldr	r0, [pc, #20]	@ (8000910 <encode_packet+0xcc>)
 80008fa:	f009 fe73 	bl	800a5e4 <puts>
		Error_Handler();
 80008fe:	f001 f8c3 	bl	8001a88 <Error_Handler>
	}
}
 8000902:	bf00      	nop
 8000904:	3710      	adds	r7, #16
 8000906:	46bd      	mov	sp, r7
 8000908:	bd80      	pop	{r7, pc}
 800090a:	bf00      	nop
 800090c:	200038cc 	.word	0x200038cc
 8000910:	0800b4bc 	.word	0x0800b4bc

08000914 <send_spectrogram>:

static void send_spectrogram() {
 8000914:	b580      	push	{r7, lr}
 8000916:	f5ad 7d4e 	sub.w	sp, sp, #824	@ 0x338
 800091a:	af00      	add	r7, sp, #0
	uint8_t packet[PACKET_LENGTH];

	start_cycle_count();
 800091c:	f002 fe5c 	bl	80035d8 <start_cycle_count>
	encode_packet(packet, &packet_cnt);
 8000920:	463b      	mov	r3, r7
 8000922:	490d      	ldr	r1, [pc, #52]	@ (8000958 <send_spectrogram+0x44>)
 8000924:	4618      	mov	r0, r3
 8000926:	f7ff ff8d 	bl	8000844 <encode_packet>
	stop_cycle_count("Encode packet");
 800092a:	480c      	ldr	r0, [pc, #48]	@ (800095c <send_spectrogram+0x48>)
 800092c:	f002 fe5b 	bl	80035e6 <stop_cycle_count>

	start_cycle_count();
 8000930:	f002 fe52 	bl	80035d8 <start_cycle_count>
	S2LP_Send(packet, PACKET_LENGTH);
 8000934:	463b      	mov	r3, r7
 8000936:	f44f 714e 	mov.w	r1, #824	@ 0x338
 800093a:	4618      	mov	r0, r3
 800093c:	f001 fb3e 	bl	8001fbc <S2LP_Send>
	stop_cycle_count("Send packet");
 8000940:	4807      	ldr	r0, [pc, #28]	@ (8000960 <send_spectrogram+0x4c>)
 8000942:	f002 fe50 	bl	80035e6 <stop_cycle_count>

	print_encoded_packet(packet);
 8000946:	463b      	mov	r3, r7
 8000948:	4618      	mov	r0, r3
 800094a:	f7ff ff59 	bl	8000800 <print_encoded_packet>
}
 800094e:	bf00      	nop
 8000950:	f507 774e 	add.w	r7, r7, #824	@ 0x338
 8000954:	46bd      	mov	sp, r7
 8000956:	bd80      	pop	{r7, pc}
 8000958:	20003bec 	.word	0x20003bec
 800095c:	0800b4d8 	.word	0x0800b4d8
 8000960:	0800b4e8 	.word	0x0800b4e8

08000964 <ADC_Callback>:

static void ADC_Callback(int buf_cplt) {
 8000964:	b580      	push	{r7, lr}
 8000966:	b082      	sub	sp, #8
 8000968:	af00      	add	r7, sp, #0
 800096a:	6078      	str	r0, [r7, #4]
	if (rem_n_bufs != -1) {
 800096c:	4b28      	ldr	r3, [pc, #160]	@ (8000a10 <ADC_Callback+0xac>)
 800096e:	681b      	ldr	r3, [r3, #0]
 8000970:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000974:	d004      	beq.n	8000980 <ADC_Callback+0x1c>
		rem_n_bufs--;
 8000976:	4b26      	ldr	r3, [pc, #152]	@ (8000a10 <ADC_Callback+0xac>)
 8000978:	681b      	ldr	r3, [r3, #0]
 800097a:	3b01      	subs	r3, #1
 800097c:	4a24      	ldr	r2, [pc, #144]	@ (8000a10 <ADC_Callback+0xac>)
 800097e:	6013      	str	r3, [r2, #0]
	}
	if (rem_n_bufs == 0) {
 8000980:	4b23      	ldr	r3, [pc, #140]	@ (8000a10 <ADC_Callback+0xac>)
 8000982:	681b      	ldr	r3, [r3, #0]
 8000984:	2b00      	cmp	r3, #0
 8000986:	d102      	bne.n	800098e <ADC_Callback+0x2a>
		StopADCAcq();
 8000988:	f7ff ff30 	bl	80007ec <StopADCAcq>
 800098c:	e00c      	b.n	80009a8 <ADC_Callback+0x44>
	} else if (ADCDataRdy[1-buf_cplt]) {
 800098e:	687b      	ldr	r3, [r7, #4]
 8000990:	f1c3 0301 	rsb	r3, r3, #1
 8000994:	4a1f      	ldr	r2, [pc, #124]	@ (8000a14 <ADC_Callback+0xb0>)
 8000996:	5cd3      	ldrb	r3, [r2, r3]
 8000998:	b2db      	uxtb	r3, r3
 800099a:	2b00      	cmp	r3, #0
 800099c:	d004      	beq.n	80009a8 <ADC_Callback+0x44>
		DEBUG_PRINT("Error: ADC Data buffer full\r\n");
 800099e:	481e      	ldr	r0, [pc, #120]	@ (8000a18 <ADC_Callback+0xb4>)
 80009a0:	f009 fe20 	bl	800a5e4 <puts>
		Error_Handler();
 80009a4:	f001 f870 	bl	8001a88 <Error_Handler>
	}
	ADCDataRdy[buf_cplt] = 1;
 80009a8:	4a1a      	ldr	r2, [pc, #104]	@ (8000a14 <ADC_Callback+0xb0>)
 80009aa:	687b      	ldr	r3, [r7, #4]
 80009ac:	4413      	add	r3, r2
 80009ae:	2201      	movs	r2, #1
 80009b0:	701a      	strb	r2, [r3, #0]
	//start_cycle_count();
	Spectrogram_Format((q15_t *)ADCData[buf_cplt]);
 80009b2:	4a1a      	ldr	r2, [pc, #104]	@ (8000a1c <ADC_Callback+0xb8>)
 80009b4:	687b      	ldr	r3, [r7, #4]
 80009b6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80009ba:	4618      	mov	r0, r3
 80009bc:	f002 fad8 	bl	8002f70 <Spectrogram_Format>
	Spectrogram_Compute((q15_t *)ADCData[buf_cplt], mel_vectors[cur_melvec]);
 80009c0:	4a16      	ldr	r2, [pc, #88]	@ (8000a1c <ADC_Callback+0xb8>)
 80009c2:	687b      	ldr	r3, [r7, #4]
 80009c4:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 80009c8:	4b15      	ldr	r3, [pc, #84]	@ (8000a20 <ADC_Callback+0xbc>)
 80009ca:	781b      	ldrb	r3, [r3, #0]
 80009cc:	b2db      	uxtb	r3, r3
 80009ce:	4619      	mov	r1, r3
 80009d0:	460b      	mov	r3, r1
 80009d2:	009b      	lsls	r3, r3, #2
 80009d4:	440b      	add	r3, r1
 80009d6:	00db      	lsls	r3, r3, #3
 80009d8:	4912      	ldr	r1, [pc, #72]	@ (8000a24 <ADC_Callback+0xc0>)
 80009da:	440b      	add	r3, r1
 80009dc:	4619      	mov	r1, r3
 80009de:	4610      	mov	r0, r2
 80009e0:	f002 faf0 	bl	8002fc4 <Spectrogram_Compute>
	cur_melvec++;
 80009e4:	4b0e      	ldr	r3, [pc, #56]	@ (8000a20 <ADC_Callback+0xbc>)
 80009e6:	781b      	ldrb	r3, [r3, #0]
 80009e8:	b2db      	uxtb	r3, r3
 80009ea:	3301      	adds	r3, #1
 80009ec:	b2da      	uxtb	r2, r3
 80009ee:	4b0c      	ldr	r3, [pc, #48]	@ (8000a20 <ADC_Callback+0xbc>)
 80009f0:	701a      	strb	r2, [r3, #0]
	//stop_cycle_count("spectrogram");
	ADCDataRdy[buf_cplt] = 0;
 80009f2:	4a08      	ldr	r2, [pc, #32]	@ (8000a14 <ADC_Callback+0xb0>)
 80009f4:	687b      	ldr	r3, [r7, #4]
 80009f6:	4413      	add	r3, r2
 80009f8:	2200      	movs	r2, #0
 80009fa:	701a      	strb	r2, [r3, #0]

	if (rem_n_bufs == 0) {
 80009fc:	4b04      	ldr	r3, [pc, #16]	@ (8000a10 <ADC_Callback+0xac>)
 80009fe:	681b      	ldr	r3, [r3, #0]
 8000a00:	2b00      	cmp	r3, #0
 8000a02:	d101      	bne.n	8000a08 <ADC_Callback+0xa4>
		//print_spectrogram();
		send_spectrogram();
 8000a04:	f7ff ff86 	bl	8000914 <send_spectrogram>
	}
}
 8000a08:	bf00      	nop
 8000a0a:	3708      	adds	r7, #8
 8000a0c:	46bd      	mov	sp, r7
 8000a0e:	bd80      	pop	{r7, pc}
 8000a10:	20003bf0 	.word	0x20003bf0
 8000a14:	200038c8 	.word	0x200038c8
 8000a18:	0800b4f4 	.word	0x0800b4f4
 8000a1c:	20000000 	.word	0x20000000
 8000a20:	200038ca 	.word	0x200038ca
 8000a24:	200038cc 	.word	0x200038cc

08000a28 <HAL_ADC_ConvCpltCallback>:

void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 8000a28:	b580      	push	{r7, lr}
 8000a2a:	b082      	sub	sp, #8
 8000a2c:	af00      	add	r7, sp, #0
 8000a2e:	6078      	str	r0, [r7, #4]
	ADC_Callback(1);
 8000a30:	2001      	movs	r0, #1
 8000a32:	f7ff ff97 	bl	8000964 <ADC_Callback>
}
 8000a36:	bf00      	nop
 8000a38:	3708      	adds	r7, #8
 8000a3a:	46bd      	mov	sp, r7
 8000a3c:	bd80      	pop	{r7, pc}

08000a3e <HAL_ADC_ConvHalfCpltCallback>:

void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef *hadc)
{
 8000a3e:	b580      	push	{r7, lr}
 8000a40:	b082      	sub	sp, #8
 8000a42:	af00      	add	r7, sp, #0
 8000a44:	6078      	str	r0, [r7, #4]
	ADC_Callback(0);
 8000a46:	2000      	movs	r0, #0
 8000a48:	f7ff ff8c 	bl	8000964 <ADC_Callback>
}
 8000a4c:	bf00      	nop
 8000a4e:	3708      	adds	r7, #8
 8000a50:	46bd      	mov	sp, r7
 8000a52:	bd80      	pop	{r7, pc}

08000a54 <mul>:
};
static const int BC = 4;
static const int KC = 4;
static const int ROUNDS = 10;

word8 mul(word8 a, word8 b) {
 8000a54:	b480      	push	{r7}
 8000a56:	b083      	sub	sp, #12
 8000a58:	af00      	add	r7, sp, #0
 8000a5a:	4603      	mov	r3, r0
 8000a5c:	460a      	mov	r2, r1
 8000a5e:	71fb      	strb	r3, [r7, #7]
 8000a60:	4613      	mov	r3, r2
 8000a62:	71bb      	strb	r3, [r7, #6]
  /* multiply two elements of GF(256)
   * required for MixColumns and InvMixColumns
   */
  if (a && b)
 8000a64:	79fb      	ldrb	r3, [r7, #7]
 8000a66:	2b00      	cmp	r3, #0
 8000a68:	d018      	beq.n	8000a9c <mul+0x48>
 8000a6a:	79bb      	ldrb	r3, [r7, #6]
 8000a6c:	2b00      	cmp	r3, #0
 8000a6e:	d015      	beq.n	8000a9c <mul+0x48>
    return Alogtable[(Logtable[a] + Logtable[b]) % 255];
 8000a70:	79fb      	ldrb	r3, [r7, #7]
 8000a72:	4a0e      	ldr	r2, [pc, #56]	@ (8000aac <mul+0x58>)
 8000a74:	5cd3      	ldrb	r3, [r2, r3]
 8000a76:	4619      	mov	r1, r3
 8000a78:	79bb      	ldrb	r3, [r7, #6]
 8000a7a:	4a0c      	ldr	r2, [pc, #48]	@ (8000aac <mul+0x58>)
 8000a7c:	5cd3      	ldrb	r3, [r2, r3]
 8000a7e:	18ca      	adds	r2, r1, r3
 8000a80:	4b0b      	ldr	r3, [pc, #44]	@ (8000ab0 <mul+0x5c>)
 8000a82:	fb83 1302 	smull	r1, r3, r3, r2
 8000a86:	4413      	add	r3, r2
 8000a88:	11d9      	asrs	r1, r3, #7
 8000a8a:	17d3      	asrs	r3, r2, #31
 8000a8c:	1ac9      	subs	r1, r1, r3
 8000a8e:	460b      	mov	r3, r1
 8000a90:	021b      	lsls	r3, r3, #8
 8000a92:	1a5b      	subs	r3, r3, r1
 8000a94:	1ad1      	subs	r1, r2, r3
 8000a96:	4b07      	ldr	r3, [pc, #28]	@ (8000ab4 <mul+0x60>)
 8000a98:	5c5b      	ldrb	r3, [r3, r1]
 8000a9a:	e000      	b.n	8000a9e <mul+0x4a>
  else
    return 0;
 8000a9c:	2300      	movs	r3, #0
}
 8000a9e:	4618      	mov	r0, r3
 8000aa0:	370c      	adds	r7, #12
 8000aa2:	46bd      	mov	sp, r7
 8000aa4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000aa8:	4770      	bx	lr
 8000aaa:	bf00      	nop
 8000aac:	20000008 	.word	0x20000008
 8000ab0:	80808081 	.word	0x80808081
 8000ab4:	20000108 	.word	0x20000108

08000ab8 <AddRoundKey>:
void AddRoundKey(word8 a[4][MAXBC], word8 rk[4][MAXBC]) {
 8000ab8:	b480      	push	{r7}
 8000aba:	b085      	sub	sp, #20
 8000abc:	af00      	add	r7, sp, #0
 8000abe:	6078      	str	r0, [r7, #4]
 8000ac0:	6039      	str	r1, [r7, #0]
  /* XOR corresponding text input and round key input bytes
   */
  int i, j;
  for (i = 0; i < 4; i++)
 8000ac2:	2300      	movs	r3, #0
 8000ac4:	60fb      	str	r3, [r7, #12]
 8000ac6:	e024      	b.n	8000b12 <AddRoundKey+0x5a>
    for (j = 0; j < BC; j++)
 8000ac8:	2300      	movs	r3, #0
 8000aca:	60bb      	str	r3, [r7, #8]
 8000acc:	e01a      	b.n	8000b04 <AddRoundKey+0x4c>
      a[i][j] ^= rk[i][j];
 8000ace:	68fb      	ldr	r3, [r7, #12]
 8000ad0:	00db      	lsls	r3, r3, #3
 8000ad2:	687a      	ldr	r2, [r7, #4]
 8000ad4:	441a      	add	r2, r3
 8000ad6:	68bb      	ldr	r3, [r7, #8]
 8000ad8:	4413      	add	r3, r2
 8000ada:	7819      	ldrb	r1, [r3, #0]
 8000adc:	68fb      	ldr	r3, [r7, #12]
 8000ade:	00db      	lsls	r3, r3, #3
 8000ae0:	683a      	ldr	r2, [r7, #0]
 8000ae2:	441a      	add	r2, r3
 8000ae4:	68bb      	ldr	r3, [r7, #8]
 8000ae6:	4413      	add	r3, r2
 8000ae8:	781b      	ldrb	r3, [r3, #0]
 8000aea:	68fa      	ldr	r2, [r7, #12]
 8000aec:	00d2      	lsls	r2, r2, #3
 8000aee:	6878      	ldr	r0, [r7, #4]
 8000af0:	4402      	add	r2, r0
 8000af2:	404b      	eors	r3, r1
 8000af4:	b2d9      	uxtb	r1, r3
 8000af6:	68bb      	ldr	r3, [r7, #8]
 8000af8:	4413      	add	r3, r2
 8000afa:	460a      	mov	r2, r1
 8000afc:	701a      	strb	r2, [r3, #0]
    for (j = 0; j < BC; j++)
 8000afe:	68bb      	ldr	r3, [r7, #8]
 8000b00:	3301      	adds	r3, #1
 8000b02:	60bb      	str	r3, [r7, #8]
 8000b04:	2204      	movs	r2, #4
 8000b06:	68bb      	ldr	r3, [r7, #8]
 8000b08:	4293      	cmp	r3, r2
 8000b0a:	dbe0      	blt.n	8000ace <AddRoundKey+0x16>
  for (i = 0; i < 4; i++)
 8000b0c:	68fb      	ldr	r3, [r7, #12]
 8000b0e:	3301      	adds	r3, #1
 8000b10:	60fb      	str	r3, [r7, #12]
 8000b12:	68fb      	ldr	r3, [r7, #12]
 8000b14:	2b03      	cmp	r3, #3
 8000b16:	ddd7      	ble.n	8000ac8 <AddRoundKey+0x10>
}
 8000b18:	bf00      	nop
 8000b1a:	bf00      	nop
 8000b1c:	3714      	adds	r7, #20
 8000b1e:	46bd      	mov	sp, r7
 8000b20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b24:	4770      	bx	lr

08000b26 <SubBytes>:
void SubBytes(word8 a[4][MAXBC], word8 box[256]) {
 8000b26:	b480      	push	{r7}
 8000b28:	b085      	sub	sp, #20
 8000b2a:	af00      	add	r7, sp, #0
 8000b2c:	6078      	str	r0, [r7, #4]
 8000b2e:	6039      	str	r1, [r7, #0]
  /* Replace every byte of the input by the byte at that place
   * in the non-linear S-box
   */
  int i, j;
  for (i = 0; i < 4; i++)
 8000b30:	2300      	movs	r3, #0
 8000b32:	60fb      	str	r3, [r7, #12]
 8000b34:	e01f      	b.n	8000b76 <SubBytes+0x50>
    for (j = 0; j < BC; j++)
 8000b36:	2300      	movs	r3, #0
 8000b38:	60bb      	str	r3, [r7, #8]
 8000b3a:	e015      	b.n	8000b68 <SubBytes+0x42>
      a[i][j] = box[a[i][j]];
 8000b3c:	68fb      	ldr	r3, [r7, #12]
 8000b3e:	00db      	lsls	r3, r3, #3
 8000b40:	687a      	ldr	r2, [r7, #4]
 8000b42:	441a      	add	r2, r3
 8000b44:	68bb      	ldr	r3, [r7, #8]
 8000b46:	4413      	add	r3, r2
 8000b48:	781b      	ldrb	r3, [r3, #0]
 8000b4a:	461a      	mov	r2, r3
 8000b4c:	683b      	ldr	r3, [r7, #0]
 8000b4e:	4413      	add	r3, r2
 8000b50:	68fa      	ldr	r2, [r7, #12]
 8000b52:	00d2      	lsls	r2, r2, #3
 8000b54:	6879      	ldr	r1, [r7, #4]
 8000b56:	440a      	add	r2, r1
 8000b58:	7819      	ldrb	r1, [r3, #0]
 8000b5a:	68bb      	ldr	r3, [r7, #8]
 8000b5c:	4413      	add	r3, r2
 8000b5e:	460a      	mov	r2, r1
 8000b60:	701a      	strb	r2, [r3, #0]
    for (j = 0; j < BC; j++)
 8000b62:	68bb      	ldr	r3, [r7, #8]
 8000b64:	3301      	adds	r3, #1
 8000b66:	60bb      	str	r3, [r7, #8]
 8000b68:	2204      	movs	r2, #4
 8000b6a:	68bb      	ldr	r3, [r7, #8]
 8000b6c:	4293      	cmp	r3, r2
 8000b6e:	dbe5      	blt.n	8000b3c <SubBytes+0x16>
  for (i = 0; i < 4; i++)
 8000b70:	68fb      	ldr	r3, [r7, #12]
 8000b72:	3301      	adds	r3, #1
 8000b74:	60fb      	str	r3, [r7, #12]
 8000b76:	68fb      	ldr	r3, [r7, #12]
 8000b78:	2b03      	cmp	r3, #3
 8000b7a:	dddc      	ble.n	8000b36 <SubBytes+0x10>
}
 8000b7c:	bf00      	nop
 8000b7e:	bf00      	nop
 8000b80:	3714      	adds	r7, #20
 8000b82:	46bd      	mov	sp, r7
 8000b84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b88:	4770      	bx	lr
	...

08000b8c <ShiftRows>:

void ShiftRows(word8 a[4][MAXBC], word8 d) {
 8000b8c:	b480      	push	{r7}
 8000b8e:	b087      	sub	sp, #28
 8000b90:	af00      	add	r7, sp, #0
 8000b92:	6078      	str	r0, [r7, #4]
 8000b94:	460b      	mov	r3, r1
 8000b96:	70fb      	strb	r3, [r7, #3]
  /* Row 0 remains unchanged
   * The other three rows are shifted a variable amount
   */
  word8 tmp[MAXBC];
  int i, j;
  if (d == 0) {
 8000b98:	78fb      	ldrb	r3, [r7, #3]
 8000b9a:	2b00      	cmp	r3, #0
 8000b9c:	d146      	bne.n	8000c2c <ShiftRows+0xa0>
    for (i = 1; i < 4; i++) {
 8000b9e:	2301      	movs	r3, #1
 8000ba0:	617b      	str	r3, [r7, #20]
 8000ba2:	e03f      	b.n	8000c24 <ShiftRows+0x98>
      for (j = 0; j < BC; j++)
 8000ba4:	2300      	movs	r3, #0
 8000ba6:	613b      	str	r3, [r7, #16]
 8000ba8:	e01e      	b.n	8000be8 <ShiftRows+0x5c>
        tmp[j] = a[i][(j + shifts[BC - 4][i]) % BC];
 8000baa:	697b      	ldr	r3, [r7, #20]
 8000bac:	00db      	lsls	r3, r3, #3
 8000bae:	687a      	ldr	r2, [r7, #4]
 8000bb0:	18d1      	adds	r1, r2, r3
 8000bb2:	2304      	movs	r3, #4
 8000bb4:	3b04      	subs	r3, #4
 8000bb6:	4a44      	ldr	r2, [pc, #272]	@ (8000cc8 <ShiftRows+0x13c>)
 8000bb8:	009b      	lsls	r3, r3, #2
 8000bba:	441a      	add	r2, r3
 8000bbc:	697b      	ldr	r3, [r7, #20]
 8000bbe:	4413      	add	r3, r2
 8000bc0:	781b      	ldrb	r3, [r3, #0]
 8000bc2:	461a      	mov	r2, r3
 8000bc4:	693b      	ldr	r3, [r7, #16]
 8000bc6:	4413      	add	r3, r2
 8000bc8:	2204      	movs	r2, #4
 8000bca:	fb93 f0f2 	sdiv	r0, r3, r2
 8000bce:	fb00 f202 	mul.w	r2, r0, r2
 8000bd2:	1a9b      	subs	r3, r3, r2
 8000bd4:	5cc9      	ldrb	r1, [r1, r3]
 8000bd6:	f107 0208 	add.w	r2, r7, #8
 8000bda:	693b      	ldr	r3, [r7, #16]
 8000bdc:	4413      	add	r3, r2
 8000bde:	460a      	mov	r2, r1
 8000be0:	701a      	strb	r2, [r3, #0]
      for (j = 0; j < BC; j++)
 8000be2:	693b      	ldr	r3, [r7, #16]
 8000be4:	3301      	adds	r3, #1
 8000be6:	613b      	str	r3, [r7, #16]
 8000be8:	2204      	movs	r2, #4
 8000bea:	693b      	ldr	r3, [r7, #16]
 8000bec:	4293      	cmp	r3, r2
 8000bee:	dbdc      	blt.n	8000baa <ShiftRows+0x1e>
      for (j = 0; j < BC; j++)
 8000bf0:	2300      	movs	r3, #0
 8000bf2:	613b      	str	r3, [r7, #16]
 8000bf4:	e00f      	b.n	8000c16 <ShiftRows+0x8a>
        a[i][j] = tmp[j];
 8000bf6:	697b      	ldr	r3, [r7, #20]
 8000bf8:	00db      	lsls	r3, r3, #3
 8000bfa:	687a      	ldr	r2, [r7, #4]
 8000bfc:	441a      	add	r2, r3
 8000bfe:	f107 0108 	add.w	r1, r7, #8
 8000c02:	693b      	ldr	r3, [r7, #16]
 8000c04:	440b      	add	r3, r1
 8000c06:	7819      	ldrb	r1, [r3, #0]
 8000c08:	693b      	ldr	r3, [r7, #16]
 8000c0a:	4413      	add	r3, r2
 8000c0c:	460a      	mov	r2, r1
 8000c0e:	701a      	strb	r2, [r3, #0]
      for (j = 0; j < BC; j++)
 8000c10:	693b      	ldr	r3, [r7, #16]
 8000c12:	3301      	adds	r3, #1
 8000c14:	613b      	str	r3, [r7, #16]
 8000c16:	2204      	movs	r2, #4
 8000c18:	693b      	ldr	r3, [r7, #16]
 8000c1a:	4293      	cmp	r3, r2
 8000c1c:	dbeb      	blt.n	8000bf6 <ShiftRows+0x6a>
    for (i = 1; i < 4; i++) {
 8000c1e:	697b      	ldr	r3, [r7, #20]
 8000c20:	3301      	adds	r3, #1
 8000c22:	617b      	str	r3, [r7, #20]
 8000c24:	697b      	ldr	r3, [r7, #20]
 8000c26:	2b03      	cmp	r3, #3
 8000c28:	ddbc      	ble.n	8000ba4 <ShiftRows+0x18>
        tmp[j] = a[i][(BC + j - shifts[BC - 4][i]) % BC];
      for (j = 0; j < BC; j++)
        a[i][j] = tmp[j];
    }
  }
}
 8000c2a:	e046      	b.n	8000cba <ShiftRows+0x12e>
    for (i = 1; i < 4; i++) {
 8000c2c:	2301      	movs	r3, #1
 8000c2e:	617b      	str	r3, [r7, #20]
 8000c30:	e040      	b.n	8000cb4 <ShiftRows+0x128>
      for (j = 0; j < BC; j++)
 8000c32:	2300      	movs	r3, #0
 8000c34:	613b      	str	r3, [r7, #16]
 8000c36:	e01f      	b.n	8000c78 <ShiftRows+0xec>
        tmp[j] = a[i][(BC + j - shifts[BC - 4][i]) % BC];
 8000c38:	697b      	ldr	r3, [r7, #20]
 8000c3a:	00db      	lsls	r3, r3, #3
 8000c3c:	687a      	ldr	r2, [r7, #4]
 8000c3e:	18d1      	adds	r1, r2, r3
 8000c40:	2204      	movs	r2, #4
 8000c42:	693b      	ldr	r3, [r7, #16]
 8000c44:	4413      	add	r3, r2
 8000c46:	2204      	movs	r2, #4
 8000c48:	3a04      	subs	r2, #4
 8000c4a:	481f      	ldr	r0, [pc, #124]	@ (8000cc8 <ShiftRows+0x13c>)
 8000c4c:	0092      	lsls	r2, r2, #2
 8000c4e:	4410      	add	r0, r2
 8000c50:	697a      	ldr	r2, [r7, #20]
 8000c52:	4402      	add	r2, r0
 8000c54:	7812      	ldrb	r2, [r2, #0]
 8000c56:	1a9b      	subs	r3, r3, r2
 8000c58:	2204      	movs	r2, #4
 8000c5a:	fb93 f0f2 	sdiv	r0, r3, r2
 8000c5e:	fb00 f202 	mul.w	r2, r0, r2
 8000c62:	1a9b      	subs	r3, r3, r2
 8000c64:	5cc9      	ldrb	r1, [r1, r3]
 8000c66:	f107 0208 	add.w	r2, r7, #8
 8000c6a:	693b      	ldr	r3, [r7, #16]
 8000c6c:	4413      	add	r3, r2
 8000c6e:	460a      	mov	r2, r1
 8000c70:	701a      	strb	r2, [r3, #0]
      for (j = 0; j < BC; j++)
 8000c72:	693b      	ldr	r3, [r7, #16]
 8000c74:	3301      	adds	r3, #1
 8000c76:	613b      	str	r3, [r7, #16]
 8000c78:	2204      	movs	r2, #4
 8000c7a:	693b      	ldr	r3, [r7, #16]
 8000c7c:	4293      	cmp	r3, r2
 8000c7e:	dbdb      	blt.n	8000c38 <ShiftRows+0xac>
      for (j = 0; j < BC; j++)
 8000c80:	2300      	movs	r3, #0
 8000c82:	613b      	str	r3, [r7, #16]
 8000c84:	e00f      	b.n	8000ca6 <ShiftRows+0x11a>
        a[i][j] = tmp[j];
 8000c86:	697b      	ldr	r3, [r7, #20]
 8000c88:	00db      	lsls	r3, r3, #3
 8000c8a:	687a      	ldr	r2, [r7, #4]
 8000c8c:	441a      	add	r2, r3
 8000c8e:	f107 0108 	add.w	r1, r7, #8
 8000c92:	693b      	ldr	r3, [r7, #16]
 8000c94:	440b      	add	r3, r1
 8000c96:	7819      	ldrb	r1, [r3, #0]
 8000c98:	693b      	ldr	r3, [r7, #16]
 8000c9a:	4413      	add	r3, r2
 8000c9c:	460a      	mov	r2, r1
 8000c9e:	701a      	strb	r2, [r3, #0]
      for (j = 0; j < BC; j++)
 8000ca0:	693b      	ldr	r3, [r7, #16]
 8000ca2:	3301      	adds	r3, #1
 8000ca4:	613b      	str	r3, [r7, #16]
 8000ca6:	2204      	movs	r2, #4
 8000ca8:	693b      	ldr	r3, [r7, #16]
 8000caa:	4293      	cmp	r3, r2
 8000cac:	dbeb      	blt.n	8000c86 <ShiftRows+0xfa>
    for (i = 1; i < 4; i++) {
 8000cae:	697b      	ldr	r3, [r7, #20]
 8000cb0:	3301      	adds	r3, #1
 8000cb2:	617b      	str	r3, [r7, #20]
 8000cb4:	697b      	ldr	r3, [r7, #20]
 8000cb6:	2b03      	cmp	r3, #3
 8000cb8:	ddbb      	ble.n	8000c32 <ShiftRows+0xa6>
}
 8000cba:	bf00      	nop
 8000cbc:	371c      	adds	r7, #28
 8000cbe:	46bd      	mov	sp, r7
 8000cc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cc4:	4770      	bx	lr
 8000cc6:	bf00      	nop
 8000cc8:	20000380 	.word	0x20000380

08000ccc <MixColumns>:
void MixColumns(word8 a[4][MAXBC]) {
 8000ccc:	b590      	push	{r4, r7, lr}
 8000cce:	b08d      	sub	sp, #52	@ 0x34
 8000cd0:	af00      	add	r7, sp, #0
 8000cd2:	6078      	str	r0, [r7, #4]
  /* Mix the four bytes of every column in a linear way
   */
  word8 b[4][MAXBC];
  int i, j;
  for (j = 0; j < BC; j++)
 8000cd4:	2300      	movs	r3, #0
 8000cd6:	62bb      	str	r3, [r7, #40]	@ 0x28
 8000cd8:	e059      	b.n	8000d8e <MixColumns+0xc2>
    for (i = 0; i < 4; i++)
 8000cda:	2300      	movs	r3, #0
 8000cdc:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8000cde:	e050      	b.n	8000d82 <MixColumns+0xb6>
      b[i][j] = mul(2, a[i][j]) ^ mul(3, a[(i + 1) % 4][j]) ^
 8000ce0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000ce2:	00db      	lsls	r3, r3, #3
 8000ce4:	687a      	ldr	r2, [r7, #4]
 8000ce6:	441a      	add	r2, r3
 8000ce8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000cea:	4413      	add	r3, r2
 8000cec:	781b      	ldrb	r3, [r3, #0]
 8000cee:	4619      	mov	r1, r3
 8000cf0:	2002      	movs	r0, #2
 8000cf2:	f7ff feaf 	bl	8000a54 <mul>
 8000cf6:	4603      	mov	r3, r0
 8000cf8:	461c      	mov	r4, r3
 8000cfa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000cfc:	3301      	adds	r3, #1
 8000cfe:	425a      	negs	r2, r3
 8000d00:	f003 0303 	and.w	r3, r3, #3
 8000d04:	f002 0203 	and.w	r2, r2, #3
 8000d08:	bf58      	it	pl
 8000d0a:	4253      	negpl	r3, r2
 8000d0c:	00db      	lsls	r3, r3, #3
 8000d0e:	687a      	ldr	r2, [r7, #4]
 8000d10:	441a      	add	r2, r3
 8000d12:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000d14:	4413      	add	r3, r2
 8000d16:	781b      	ldrb	r3, [r3, #0]
 8000d18:	4619      	mov	r1, r3
 8000d1a:	2003      	movs	r0, #3
 8000d1c:	f7ff fe9a 	bl	8000a54 <mul>
 8000d20:	4603      	mov	r3, r0
 8000d22:	4063      	eors	r3, r4
 8000d24:	b2da      	uxtb	r2, r3
                a[(i + 2) % 4][j] ^ a[(i + 3) % 4][j];
 8000d26:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000d28:	3302      	adds	r3, #2
 8000d2a:	4259      	negs	r1, r3
 8000d2c:	f003 0303 	and.w	r3, r3, #3
 8000d30:	f001 0103 	and.w	r1, r1, #3
 8000d34:	bf58      	it	pl
 8000d36:	424b      	negpl	r3, r1
 8000d38:	00db      	lsls	r3, r3, #3
 8000d3a:	6879      	ldr	r1, [r7, #4]
 8000d3c:	4419      	add	r1, r3
 8000d3e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000d40:	440b      	add	r3, r1
 8000d42:	781b      	ldrb	r3, [r3, #0]
      b[i][j] = mul(2, a[i][j]) ^ mul(3, a[(i + 1) % 4][j]) ^
 8000d44:	4053      	eors	r3, r2
 8000d46:	b2da      	uxtb	r2, r3
                a[(i + 2) % 4][j] ^ a[(i + 3) % 4][j];
 8000d48:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000d4a:	3303      	adds	r3, #3
 8000d4c:	4259      	negs	r1, r3
 8000d4e:	f003 0303 	and.w	r3, r3, #3
 8000d52:	f001 0103 	and.w	r1, r1, #3
 8000d56:	bf58      	it	pl
 8000d58:	424b      	negpl	r3, r1
 8000d5a:	00db      	lsls	r3, r3, #3
 8000d5c:	6879      	ldr	r1, [r7, #4]
 8000d5e:	4419      	add	r1, r3
 8000d60:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000d62:	440b      	add	r3, r1
 8000d64:	781b      	ldrb	r3, [r3, #0]
      b[i][j] = mul(2, a[i][j]) ^ mul(3, a[(i + 1) % 4][j]) ^
 8000d66:	4053      	eors	r3, r2
 8000d68:	b2d9      	uxtb	r1, r3
 8000d6a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000d6c:	00db      	lsls	r3, r3, #3
 8000d6e:	3330      	adds	r3, #48	@ 0x30
 8000d70:	19da      	adds	r2, r3, r7
 8000d72:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000d74:	4413      	add	r3, r2
 8000d76:	3b28      	subs	r3, #40	@ 0x28
 8000d78:	460a      	mov	r2, r1
 8000d7a:	701a      	strb	r2, [r3, #0]
    for (i = 0; i < 4; i++)
 8000d7c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000d7e:	3301      	adds	r3, #1
 8000d80:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8000d82:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000d84:	2b03      	cmp	r3, #3
 8000d86:	ddab      	ble.n	8000ce0 <MixColumns+0x14>
  for (j = 0; j < BC; j++)
 8000d88:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000d8a:	3301      	adds	r3, #1
 8000d8c:	62bb      	str	r3, [r7, #40]	@ 0x28
 8000d8e:	2204      	movs	r2, #4
 8000d90:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000d92:	4293      	cmp	r3, r2
 8000d94:	dba1      	blt.n	8000cda <MixColumns+0xe>
  for (i = 0; i < 4; i++)
 8000d96:	2300      	movs	r3, #0
 8000d98:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8000d9a:	e01c      	b.n	8000dd6 <MixColumns+0x10a>
    for (j = 0; j < BC; j++)
 8000d9c:	2300      	movs	r3, #0
 8000d9e:	62bb      	str	r3, [r7, #40]	@ 0x28
 8000da0:	e012      	b.n	8000dc8 <MixColumns+0xfc>
      a[i][j] = b[i][j];
 8000da2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000da4:	00db      	lsls	r3, r3, #3
 8000da6:	687a      	ldr	r2, [r7, #4]
 8000da8:	441a      	add	r2, r3
 8000daa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000dac:	00db      	lsls	r3, r3, #3
 8000dae:	3330      	adds	r3, #48	@ 0x30
 8000db0:	19d9      	adds	r1, r3, r7
 8000db2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000db4:	440b      	add	r3, r1
 8000db6:	3b28      	subs	r3, #40	@ 0x28
 8000db8:	7819      	ldrb	r1, [r3, #0]
 8000dba:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000dbc:	4413      	add	r3, r2
 8000dbe:	460a      	mov	r2, r1
 8000dc0:	701a      	strb	r2, [r3, #0]
    for (j = 0; j < BC; j++)
 8000dc2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000dc4:	3301      	adds	r3, #1
 8000dc6:	62bb      	str	r3, [r7, #40]	@ 0x28
 8000dc8:	2204      	movs	r2, #4
 8000dca:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000dcc:	4293      	cmp	r3, r2
 8000dce:	dbe8      	blt.n	8000da2 <MixColumns+0xd6>
  for (i = 0; i < 4; i++)
 8000dd0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000dd2:	3301      	adds	r3, #1
 8000dd4:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8000dd6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000dd8:	2b03      	cmp	r3, #3
 8000dda:	dddf      	ble.n	8000d9c <MixColumns+0xd0>
}
 8000ddc:	bf00      	nop
 8000dde:	bf00      	nop
 8000de0:	3734      	adds	r7, #52	@ 0x34
 8000de2:	46bd      	mov	sp, r7
 8000de4:	bd90      	pop	{r4, r7, pc}
	...

08000de8 <KeyExpansion>:
                mul(0xd, a[(i + 2) % 4][j]) ^ mul(0x9, a[(i + 3) % 4][j]);
  for (i = 0; i < 4; i++)
    for (j = 0; j < BC; j++)
      a[i][j] = b[i][j];
}
int KeyExpansion(word8 k[4][MAXKC], word8 W[MAXROUNDS + 1][4][MAXBC]) {
 8000de8:	b480      	push	{r7}
 8000dea:	b08f      	sub	sp, #60	@ 0x3c
 8000dec:	af00      	add	r7, sp, #0
 8000dee:	6078      	str	r0, [r7, #4]
 8000df0:	6039      	str	r1, [r7, #0]
  /* Calculate the required round keys
   */
  int i, j, t, RCpointer = 1;
 8000df2:	2301      	movs	r3, #1
 8000df4:	62bb      	str	r3, [r7, #40]	@ 0x28
  word8 tk[4][MAXKC];
  for (j = 0; j < KC; j++)
 8000df6:	2300      	movs	r3, #0
 8000df8:	633b      	str	r3, [r7, #48]	@ 0x30
 8000dfa:	e01b      	b.n	8000e34 <KeyExpansion+0x4c>
    for (i = 0; i < 4; i++)
 8000dfc:	2300      	movs	r3, #0
 8000dfe:	637b      	str	r3, [r7, #52]	@ 0x34
 8000e00:	e012      	b.n	8000e28 <KeyExpansion+0x40>
      tk[i][j] = k[i][j];
 8000e02:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8000e04:	00db      	lsls	r3, r3, #3
 8000e06:	687a      	ldr	r2, [r7, #4]
 8000e08:	441a      	add	r2, r3
 8000e0a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8000e0c:	4413      	add	r3, r2
 8000e0e:	7819      	ldrb	r1, [r3, #0]
 8000e10:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8000e12:	00db      	lsls	r3, r3, #3
 8000e14:	3338      	adds	r3, #56	@ 0x38
 8000e16:	19da      	adds	r2, r3, r7
 8000e18:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8000e1a:	4413      	add	r3, r2
 8000e1c:	3b30      	subs	r3, #48	@ 0x30
 8000e1e:	460a      	mov	r2, r1
 8000e20:	701a      	strb	r2, [r3, #0]
    for (i = 0; i < 4; i++)
 8000e22:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8000e24:	3301      	adds	r3, #1
 8000e26:	637b      	str	r3, [r7, #52]	@ 0x34
 8000e28:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8000e2a:	2b03      	cmp	r3, #3
 8000e2c:	dde9      	ble.n	8000e02 <KeyExpansion+0x1a>
  for (j = 0; j < KC; j++)
 8000e2e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8000e30:	3301      	adds	r3, #1
 8000e32:	633b      	str	r3, [r7, #48]	@ 0x30
 8000e34:	2204      	movs	r2, #4
 8000e36:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8000e38:	4293      	cmp	r3, r2
 8000e3a:	dbdf      	blt.n	8000dfc <KeyExpansion+0x14>
  t = 0;
 8000e3c:	2300      	movs	r3, #0
 8000e3e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  /* copy values into round key array */
  for (j = 0; (j < KC) && (t < (ROUNDS + 1) * BC); j++, t++)
 8000e40:	2300      	movs	r3, #0
 8000e42:	633b      	str	r3, [r7, #48]	@ 0x30
 8000e44:	e02a      	b.n	8000e9c <KeyExpansion+0xb4>
    for (i = 0; i < 4; i++)
 8000e46:	2300      	movs	r3, #0
 8000e48:	637b      	str	r3, [r7, #52]	@ 0x34
 8000e4a:	e01e      	b.n	8000e8a <KeyExpansion+0xa2>
      W[t / BC][i][t % BC] = tk[i][j];
 8000e4c:	2204      	movs	r2, #4
 8000e4e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000e50:	fb93 f3f2 	sdiv	r3, r3, r2
 8000e54:	015b      	lsls	r3, r3, #5
 8000e56:	683a      	ldr	r2, [r7, #0]
 8000e58:	18d1      	adds	r1, r2, r3
 8000e5a:	2204      	movs	r2, #4
 8000e5c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000e5e:	fb93 f0f2 	sdiv	r0, r3, r2
 8000e62:	fb00 f202 	mul.w	r2, r0, r2
 8000e66:	1a9b      	subs	r3, r3, r2
 8000e68:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8000e6a:	00d2      	lsls	r2, r2, #3
 8000e6c:	3238      	adds	r2, #56	@ 0x38
 8000e6e:	19d0      	adds	r0, r2, r7
 8000e70:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8000e72:	4402      	add	r2, r0
 8000e74:	3a30      	subs	r2, #48	@ 0x30
 8000e76:	7810      	ldrb	r0, [r2, #0]
 8000e78:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8000e7a:	00d2      	lsls	r2, r2, #3
 8000e7c:	440a      	add	r2, r1
 8000e7e:	4413      	add	r3, r2
 8000e80:	4602      	mov	r2, r0
 8000e82:	701a      	strb	r2, [r3, #0]
    for (i = 0; i < 4; i++)
 8000e84:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8000e86:	3301      	adds	r3, #1
 8000e88:	637b      	str	r3, [r7, #52]	@ 0x34
 8000e8a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8000e8c:	2b03      	cmp	r3, #3
 8000e8e:	dddd      	ble.n	8000e4c <KeyExpansion+0x64>
  for (j = 0; (j < KC) && (t < (ROUNDS + 1) * BC); j++, t++)
 8000e90:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8000e92:	3301      	adds	r3, #1
 8000e94:	633b      	str	r3, [r7, #48]	@ 0x30
 8000e96:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000e98:	3301      	adds	r3, #1
 8000e9a:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8000e9c:	2204      	movs	r2, #4
 8000e9e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8000ea0:	4293      	cmp	r3, r2
 8000ea2:	f280 8129 	bge.w	80010f8 <KeyExpansion+0x310>
 8000ea6:	230a      	movs	r3, #10
 8000ea8:	3301      	adds	r3, #1
 8000eaa:	2204      	movs	r2, #4
 8000eac:	fb02 f303 	mul.w	r3, r2, r3
 8000eb0:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8000eb2:	429a      	cmp	r2, r3
 8000eb4:	dbc7      	blt.n	8000e46 <KeyExpansion+0x5e>
  while (t < (ROUNDS + 1) * BC) {
 8000eb6:	e11f      	b.n	80010f8 <KeyExpansion+0x310>
    /* while not enough round key material calculated,
     * calculate new values
     */
    for (i = 0; i < 4; i++)
 8000eb8:	2300      	movs	r3, #0
 8000eba:	637b      	str	r3, [r7, #52]	@ 0x34
 8000ebc:	e024      	b.n	8000f08 <KeyExpansion+0x120>
      tk[i][0] ^= S[tk[(i + 1) % 4][KC - 1]];
 8000ebe:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8000ec0:	00db      	lsls	r3, r3, #3
 8000ec2:	3338      	adds	r3, #56	@ 0x38
 8000ec4:	443b      	add	r3, r7
 8000ec6:	f813 2c30 	ldrb.w	r2, [r3, #-48]
 8000eca:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8000ecc:	3301      	adds	r3, #1
 8000ece:	4259      	negs	r1, r3
 8000ed0:	f003 0303 	and.w	r3, r3, #3
 8000ed4:	f001 0103 	and.w	r1, r1, #3
 8000ed8:	bf58      	it	pl
 8000eda:	424b      	negpl	r3, r1
 8000edc:	2104      	movs	r1, #4
 8000ede:	3901      	subs	r1, #1
 8000ee0:	00db      	lsls	r3, r3, #3
 8000ee2:	3338      	adds	r3, #56	@ 0x38
 8000ee4:	443b      	add	r3, r7
 8000ee6:	440b      	add	r3, r1
 8000ee8:	3b30      	subs	r3, #48	@ 0x30
 8000eea:	781b      	ldrb	r3, [r3, #0]
 8000eec:	4619      	mov	r1, r3
 8000eee:	4b8a      	ldr	r3, [pc, #552]	@ (8001118 <KeyExpansion+0x330>)
 8000ef0:	5c5b      	ldrb	r3, [r3, r1]
 8000ef2:	4053      	eors	r3, r2
 8000ef4:	b2da      	uxtb	r2, r3
 8000ef6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8000ef8:	00db      	lsls	r3, r3, #3
 8000efa:	3338      	adds	r3, #56	@ 0x38
 8000efc:	443b      	add	r3, r7
 8000efe:	f803 2c30 	strb.w	r2, [r3, #-48]
    for (i = 0; i < 4; i++)
 8000f02:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8000f04:	3301      	adds	r3, #1
 8000f06:	637b      	str	r3, [r7, #52]	@ 0x34
 8000f08:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8000f0a:	2b03      	cmp	r3, #3
 8000f0c:	ddd7      	ble.n	8000ebe <KeyExpansion+0xd6>
    tk[0][0] ^= RC[RCpointer++];
 8000f0e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000f10:	1c5a      	adds	r2, r3, #1
 8000f12:	62ba      	str	r2, [r7, #40]	@ 0x28
 8000f14:	4a81      	ldr	r2, [pc, #516]	@ (800111c <KeyExpansion+0x334>)
 8000f16:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000f1a:	7a3a      	ldrb	r2, [r7, #8]
 8000f1c:	b2db      	uxtb	r3, r3
 8000f1e:	4053      	eors	r3, r2
 8000f20:	b2db      	uxtb	r3, r3
 8000f22:	723b      	strb	r3, [r7, #8]

    if (KC <= 6)
 8000f24:	2304      	movs	r3, #4
 8000f26:	2b06      	cmp	r3, #6
 8000f28:	dc2f      	bgt.n	8000f8a <KeyExpansion+0x1a2>
      for (j = 1; j < KC; j++)
 8000f2a:	2301      	movs	r3, #1
 8000f2c:	633b      	str	r3, [r7, #48]	@ 0x30
 8000f2e:	e027      	b.n	8000f80 <KeyExpansion+0x198>
        for (i = 0; i < 4; i++)
 8000f30:	2300      	movs	r3, #0
 8000f32:	637b      	str	r3, [r7, #52]	@ 0x34
 8000f34:	e01e      	b.n	8000f74 <KeyExpansion+0x18c>
          tk[i][j] ^= tk[i][j - 1];
 8000f36:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8000f38:	00db      	lsls	r3, r3, #3
 8000f3a:	3338      	adds	r3, #56	@ 0x38
 8000f3c:	19da      	adds	r2, r3, r7
 8000f3e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8000f40:	4413      	add	r3, r2
 8000f42:	3b30      	subs	r3, #48	@ 0x30
 8000f44:	781a      	ldrb	r2, [r3, #0]
 8000f46:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8000f48:	3b01      	subs	r3, #1
 8000f4a:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 8000f4c:	00c9      	lsls	r1, r1, #3
 8000f4e:	3138      	adds	r1, #56	@ 0x38
 8000f50:	4439      	add	r1, r7
 8000f52:	440b      	add	r3, r1
 8000f54:	3b30      	subs	r3, #48	@ 0x30
 8000f56:	781b      	ldrb	r3, [r3, #0]
 8000f58:	4053      	eors	r3, r2
 8000f5a:	b2d9      	uxtb	r1, r3
 8000f5c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8000f5e:	00db      	lsls	r3, r3, #3
 8000f60:	3338      	adds	r3, #56	@ 0x38
 8000f62:	19da      	adds	r2, r3, r7
 8000f64:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8000f66:	4413      	add	r3, r2
 8000f68:	3b30      	subs	r3, #48	@ 0x30
 8000f6a:	460a      	mov	r2, r1
 8000f6c:	701a      	strb	r2, [r3, #0]
        for (i = 0; i < 4; i++)
 8000f6e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8000f70:	3301      	adds	r3, #1
 8000f72:	637b      	str	r3, [r7, #52]	@ 0x34
 8000f74:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8000f76:	2b03      	cmp	r3, #3
 8000f78:	dddd      	ble.n	8000f36 <KeyExpansion+0x14e>
      for (j = 1; j < KC; j++)
 8000f7a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8000f7c:	3301      	adds	r3, #1
 8000f7e:	633b      	str	r3, [r7, #48]	@ 0x30
 8000f80:	2204      	movs	r2, #4
 8000f82:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8000f84:	4293      	cmp	r3, r2
 8000f86:	dbd3      	blt.n	8000f30 <KeyExpansion+0x148>
 8000f88:	e07c      	b.n	8001084 <KeyExpansion+0x29c>
    else {
      for (j = 1; j < 4; j++)
 8000f8a:	2301      	movs	r3, #1
 8000f8c:	633b      	str	r3, [r7, #48]	@ 0x30
 8000f8e:	e027      	b.n	8000fe0 <KeyExpansion+0x1f8>
        for (i = 0; i < 4; i++)
 8000f90:	2300      	movs	r3, #0
 8000f92:	637b      	str	r3, [r7, #52]	@ 0x34
 8000f94:	e01e      	b.n	8000fd4 <KeyExpansion+0x1ec>
          tk[i][j] ^= tk[i][j - 1];
 8000f96:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8000f98:	00db      	lsls	r3, r3, #3
 8000f9a:	3338      	adds	r3, #56	@ 0x38
 8000f9c:	19da      	adds	r2, r3, r7
 8000f9e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8000fa0:	4413      	add	r3, r2
 8000fa2:	3b30      	subs	r3, #48	@ 0x30
 8000fa4:	781a      	ldrb	r2, [r3, #0]
 8000fa6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8000fa8:	3b01      	subs	r3, #1
 8000faa:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 8000fac:	00c9      	lsls	r1, r1, #3
 8000fae:	3138      	adds	r1, #56	@ 0x38
 8000fb0:	4439      	add	r1, r7
 8000fb2:	440b      	add	r3, r1
 8000fb4:	3b30      	subs	r3, #48	@ 0x30
 8000fb6:	781b      	ldrb	r3, [r3, #0]
 8000fb8:	4053      	eors	r3, r2
 8000fba:	b2d9      	uxtb	r1, r3
 8000fbc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8000fbe:	00db      	lsls	r3, r3, #3
 8000fc0:	3338      	adds	r3, #56	@ 0x38
 8000fc2:	19da      	adds	r2, r3, r7
 8000fc4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8000fc6:	4413      	add	r3, r2
 8000fc8:	3b30      	subs	r3, #48	@ 0x30
 8000fca:	460a      	mov	r2, r1
 8000fcc:	701a      	strb	r2, [r3, #0]
        for (i = 0; i < 4; i++)
 8000fce:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8000fd0:	3301      	adds	r3, #1
 8000fd2:	637b      	str	r3, [r7, #52]	@ 0x34
 8000fd4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8000fd6:	2b03      	cmp	r3, #3
 8000fd8:	dddd      	ble.n	8000f96 <KeyExpansion+0x1ae>
      for (j = 1; j < 4; j++)
 8000fda:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8000fdc:	3301      	adds	r3, #1
 8000fde:	633b      	str	r3, [r7, #48]	@ 0x30
 8000fe0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8000fe2:	2b03      	cmp	r3, #3
 8000fe4:	ddd4      	ble.n	8000f90 <KeyExpansion+0x1a8>
      for (i = 0; i < 4; i++)
 8000fe6:	2300      	movs	r3, #0
 8000fe8:	637b      	str	r3, [r7, #52]	@ 0x34
 8000fea:	e019      	b.n	8001020 <KeyExpansion+0x238>
        tk[i][4] ^= S[tk[i][3]];
 8000fec:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8000fee:	00db      	lsls	r3, r3, #3
 8000ff0:	3338      	adds	r3, #56	@ 0x38
 8000ff2:	443b      	add	r3, r7
 8000ff4:	f813 2c2c 	ldrb.w	r2, [r3, #-44]
 8000ff8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8000ffa:	00db      	lsls	r3, r3, #3
 8000ffc:	3338      	adds	r3, #56	@ 0x38
 8000ffe:	443b      	add	r3, r7
 8001000:	f813 3c2d 	ldrb.w	r3, [r3, #-45]
 8001004:	4619      	mov	r1, r3
 8001006:	4b44      	ldr	r3, [pc, #272]	@ (8001118 <KeyExpansion+0x330>)
 8001008:	5c5b      	ldrb	r3, [r3, r1]
 800100a:	4053      	eors	r3, r2
 800100c:	b2da      	uxtb	r2, r3
 800100e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001010:	00db      	lsls	r3, r3, #3
 8001012:	3338      	adds	r3, #56	@ 0x38
 8001014:	443b      	add	r3, r7
 8001016:	f803 2c2c 	strb.w	r2, [r3, #-44]
      for (i = 0; i < 4; i++)
 800101a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800101c:	3301      	adds	r3, #1
 800101e:	637b      	str	r3, [r7, #52]	@ 0x34
 8001020:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001022:	2b03      	cmp	r3, #3
 8001024:	dde2      	ble.n	8000fec <KeyExpansion+0x204>
      for (j = 5; j < KC; j++)
 8001026:	2305      	movs	r3, #5
 8001028:	633b      	str	r3, [r7, #48]	@ 0x30
 800102a:	e027      	b.n	800107c <KeyExpansion+0x294>
        for (i = 0; i < 4; i++)
 800102c:	2300      	movs	r3, #0
 800102e:	637b      	str	r3, [r7, #52]	@ 0x34
 8001030:	e01e      	b.n	8001070 <KeyExpansion+0x288>
          tk[i][j] ^= tk[i][j - 1];
 8001032:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001034:	00db      	lsls	r3, r3, #3
 8001036:	3338      	adds	r3, #56	@ 0x38
 8001038:	19da      	adds	r2, r3, r7
 800103a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800103c:	4413      	add	r3, r2
 800103e:	3b30      	subs	r3, #48	@ 0x30
 8001040:	781a      	ldrb	r2, [r3, #0]
 8001042:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001044:	3b01      	subs	r3, #1
 8001046:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 8001048:	00c9      	lsls	r1, r1, #3
 800104a:	3138      	adds	r1, #56	@ 0x38
 800104c:	4439      	add	r1, r7
 800104e:	440b      	add	r3, r1
 8001050:	3b30      	subs	r3, #48	@ 0x30
 8001052:	781b      	ldrb	r3, [r3, #0]
 8001054:	4053      	eors	r3, r2
 8001056:	b2d9      	uxtb	r1, r3
 8001058:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800105a:	00db      	lsls	r3, r3, #3
 800105c:	3338      	adds	r3, #56	@ 0x38
 800105e:	19da      	adds	r2, r3, r7
 8001060:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001062:	4413      	add	r3, r2
 8001064:	3b30      	subs	r3, #48	@ 0x30
 8001066:	460a      	mov	r2, r1
 8001068:	701a      	strb	r2, [r3, #0]
        for (i = 0; i < 4; i++)
 800106a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800106c:	3301      	adds	r3, #1
 800106e:	637b      	str	r3, [r7, #52]	@ 0x34
 8001070:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001072:	2b03      	cmp	r3, #3
 8001074:	dddd      	ble.n	8001032 <KeyExpansion+0x24a>
      for (j = 5; j < KC; j++)
 8001076:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001078:	3301      	adds	r3, #1
 800107a:	633b      	str	r3, [r7, #48]	@ 0x30
 800107c:	2204      	movs	r2, #4
 800107e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001080:	4293      	cmp	r3, r2
 8001082:	dbd3      	blt.n	800102c <KeyExpansion+0x244>
    }
    /* copy values into round key array */
    for (j = 0; (j < KC) && (t < (ROUNDS + 1) * BC); j++, t++)
 8001084:	2300      	movs	r3, #0
 8001086:	633b      	str	r3, [r7, #48]	@ 0x30
 8001088:	e02a      	b.n	80010e0 <KeyExpansion+0x2f8>
      for (i = 0; i < 4; i++)
 800108a:	2300      	movs	r3, #0
 800108c:	637b      	str	r3, [r7, #52]	@ 0x34
 800108e:	e01e      	b.n	80010ce <KeyExpansion+0x2e6>
        W[t / BC][i][t % BC] = tk[i][j];
 8001090:	2204      	movs	r2, #4
 8001092:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001094:	fb93 f3f2 	sdiv	r3, r3, r2
 8001098:	015b      	lsls	r3, r3, #5
 800109a:	683a      	ldr	r2, [r7, #0]
 800109c:	18d1      	adds	r1, r2, r3
 800109e:	2204      	movs	r2, #4
 80010a0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80010a2:	fb93 f0f2 	sdiv	r0, r3, r2
 80010a6:	fb00 f202 	mul.w	r2, r0, r2
 80010aa:	1a9b      	subs	r3, r3, r2
 80010ac:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80010ae:	00d2      	lsls	r2, r2, #3
 80010b0:	3238      	adds	r2, #56	@ 0x38
 80010b2:	19d0      	adds	r0, r2, r7
 80010b4:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80010b6:	4402      	add	r2, r0
 80010b8:	3a30      	subs	r2, #48	@ 0x30
 80010ba:	7810      	ldrb	r0, [r2, #0]
 80010bc:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80010be:	00d2      	lsls	r2, r2, #3
 80010c0:	440a      	add	r2, r1
 80010c2:	4413      	add	r3, r2
 80010c4:	4602      	mov	r2, r0
 80010c6:	701a      	strb	r2, [r3, #0]
      for (i = 0; i < 4; i++)
 80010c8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80010ca:	3301      	adds	r3, #1
 80010cc:	637b      	str	r3, [r7, #52]	@ 0x34
 80010ce:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80010d0:	2b03      	cmp	r3, #3
 80010d2:	dddd      	ble.n	8001090 <KeyExpansion+0x2a8>
    for (j = 0; (j < KC) && (t < (ROUNDS + 1) * BC); j++, t++)
 80010d4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80010d6:	3301      	adds	r3, #1
 80010d8:	633b      	str	r3, [r7, #48]	@ 0x30
 80010da:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80010dc:	3301      	adds	r3, #1
 80010de:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80010e0:	2204      	movs	r2, #4
 80010e2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80010e4:	4293      	cmp	r3, r2
 80010e6:	da07      	bge.n	80010f8 <KeyExpansion+0x310>
 80010e8:	230a      	movs	r3, #10
 80010ea:	3301      	adds	r3, #1
 80010ec:	2204      	movs	r2, #4
 80010ee:	fb02 f303 	mul.w	r3, r2, r3
 80010f2:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80010f4:	429a      	cmp	r2, r3
 80010f6:	dbc8      	blt.n	800108a <KeyExpansion+0x2a2>
  while (t < (ROUNDS + 1) * BC) {
 80010f8:	230a      	movs	r3, #10
 80010fa:	3301      	adds	r3, #1
 80010fc:	2204      	movs	r2, #4
 80010fe:	fb02 f303 	mul.w	r3, r2, r3
 8001102:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8001104:	429a      	cmp	r2, r3
 8001106:	f6ff aed7 	blt.w	8000eb8 <KeyExpansion+0xd0>
  }
  return 0;
 800110a:	2300      	movs	r3, #0
}
 800110c:	4618      	mov	r0, r3
 800110e:	373c      	adds	r7, #60	@ 0x3c
 8001110:	46bd      	mov	sp, r7
 8001112:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001116:	4770      	bx	lr
 8001118:	20000208 	.word	0x20000208
 800111c:	20000308 	.word	0x20000308

08001120 <Encrypt>:
int Encrypt(word8 a[4][MAXBC], word8 rk[MAXROUNDS + 1][4][MAXBC]) {
 8001120:	b580      	push	{r7, lr}
 8001122:	b084      	sub	sp, #16
 8001124:	af00      	add	r7, sp, #0
 8001126:	6078      	str	r0, [r7, #4]
 8001128:	6039      	str	r1, [r7, #0]
  /* Encryption of one block.
   */
  int r;
  /* begin with a key addition
   * */
  AddRoundKey(a, rk[0]);
 800112a:	6839      	ldr	r1, [r7, #0]
 800112c:	6878      	ldr	r0, [r7, #4]
 800112e:	f7ff fcc3 	bl	8000ab8 <AddRoundKey>
  /* ROUNDS-1 ordinary rounds
   */
  for (r = 1; r < ROUNDS; r++) {
 8001132:	2301      	movs	r3, #1
 8001134:	60fb      	str	r3, [r7, #12]
 8001136:	e015      	b.n	8001164 <Encrypt+0x44>
    SubBytes(a, S);
 8001138:	4917      	ldr	r1, [pc, #92]	@ (8001198 <Encrypt+0x78>)
 800113a:	6878      	ldr	r0, [r7, #4]
 800113c:	f7ff fcf3 	bl	8000b26 <SubBytes>
    ShiftRows(a, 0);
 8001140:	2100      	movs	r1, #0
 8001142:	6878      	ldr	r0, [r7, #4]
 8001144:	f7ff fd22 	bl	8000b8c <ShiftRows>
    MixColumns(a);
 8001148:	6878      	ldr	r0, [r7, #4]
 800114a:	f7ff fdbf 	bl	8000ccc <MixColumns>
    AddRoundKey(a, rk[r]);
 800114e:	68fb      	ldr	r3, [r7, #12]
 8001150:	015b      	lsls	r3, r3, #5
 8001152:	683a      	ldr	r2, [r7, #0]
 8001154:	4413      	add	r3, r2
 8001156:	4619      	mov	r1, r3
 8001158:	6878      	ldr	r0, [r7, #4]
 800115a:	f7ff fcad 	bl	8000ab8 <AddRoundKey>
  for (r = 1; r < ROUNDS; r++) {
 800115e:	68fb      	ldr	r3, [r7, #12]
 8001160:	3301      	adds	r3, #1
 8001162:	60fb      	str	r3, [r7, #12]
 8001164:	220a      	movs	r2, #10
 8001166:	68fb      	ldr	r3, [r7, #12]
 8001168:	4293      	cmp	r3, r2
 800116a:	dbe5      	blt.n	8001138 <Encrypt+0x18>
  }
  /* Last round is special: there is no MixColumns
   */
  SubBytes(a, S);
 800116c:	490a      	ldr	r1, [pc, #40]	@ (8001198 <Encrypt+0x78>)
 800116e:	6878      	ldr	r0, [r7, #4]
 8001170:	f7ff fcd9 	bl	8000b26 <SubBytes>
  ShiftRows(a, 0);
 8001174:	2100      	movs	r1, #0
 8001176:	6878      	ldr	r0, [r7, #4]
 8001178:	f7ff fd08 	bl	8000b8c <ShiftRows>
  AddRoundKey(a, rk[ROUNDS]);
 800117c:	230a      	movs	r3, #10
 800117e:	015b      	lsls	r3, r3, #5
 8001180:	683a      	ldr	r2, [r7, #0]
 8001182:	4413      	add	r3, r2
 8001184:	4619      	mov	r1, r3
 8001186:	6878      	ldr	r0, [r7, #4]
 8001188:	f7ff fc96 	bl	8000ab8 <AddRoundKey>
  return 0;
 800118c:	2300      	movs	r3, #0
}
 800118e:	4618      	mov	r0, r3
 8001190:	3710      	adds	r7, #16
 8001192:	46bd      	mov	sp, r7
 8001194:	bd80      	pop	{r7, pc}
 8001196:	bf00      	nop
 8001198:	20000208 	.word	0x20000208

0800119c <AES128_encrypt>:
   */
  AddRoundKey(a, rk[0]);
  return 0;
}

void AES128_encrypt(word8* block, const word8* key) {
 800119c:	b580      	push	{r7, lr}
 800119e:	f5ad 7d0e 	sub.w	sp, sp, #568	@ 0x238
 80011a2:	af00      	add	r7, sp, #0
 80011a4:	f507 730e 	add.w	r3, r7, #568	@ 0x238
 80011a8:	f5a3 730d 	sub.w	r3, r3, #564	@ 0x234
 80011ac:	6018      	str	r0, [r3, #0]
 80011ae:	f507 730e 	add.w	r3, r7, #568	@ 0x238
 80011b2:	f5a3 730e 	sub.w	r3, r3, #568	@ 0x238
 80011b6:	6019      	str	r1, [r3, #0]
  word8 a[4][MAXBC], rk[MAXROUNDS + 1][4][MAXBC], sk[4][MAXKC];
  for (int j=0; j<4; j++) {
 80011b8:	2300      	movs	r3, #0
 80011ba:	f8c7 3234 	str.w	r3, [r7, #564]	@ 0x234
 80011be:	e046      	b.n	800124e <AES128_encrypt+0xb2>
      for (int i=0; i<4; i++) {
 80011c0:	2300      	movs	r3, #0
 80011c2:	f8c7 3230 	str.w	r3, [r7, #560]	@ 0x230
 80011c6:	e039      	b.n	800123c <AES128_encrypt+0xa0>
          a[i][j] = block[4*j+i];
 80011c8:	f8d7 3234 	ldr.w	r3, [r7, #564]	@ 0x234
 80011cc:	009a      	lsls	r2, r3, #2
 80011ce:	f8d7 3230 	ldr.w	r3, [r7, #560]	@ 0x230
 80011d2:	4413      	add	r3, r2
 80011d4:	461a      	mov	r2, r3
 80011d6:	f507 730e 	add.w	r3, r7, #568	@ 0x238
 80011da:	f5a3 730d 	sub.w	r3, r3, #564	@ 0x234
 80011de:	681b      	ldr	r3, [r3, #0]
 80011e0:	4413      	add	r3, r2
 80011e2:	7819      	ldrb	r1, [r3, #0]
 80011e4:	f8d7 3230 	ldr.w	r3, [r7, #560]	@ 0x230
 80011e8:	00db      	lsls	r3, r3, #3
 80011ea:	f503 730e 	add.w	r3, r3, #568	@ 0x238
 80011ee:	19da      	adds	r2, r3, r7
 80011f0:	f8d7 3234 	ldr.w	r3, [r7, #564]	@ 0x234
 80011f4:	4413      	add	r3, r2
 80011f6:	3b30      	subs	r3, #48	@ 0x30
 80011f8:	460a      	mov	r2, r1
 80011fa:	701a      	strb	r2, [r3, #0]
          sk[i][j] = key[4*j+i];
 80011fc:	f8d7 3234 	ldr.w	r3, [r7, #564]	@ 0x234
 8001200:	009a      	lsls	r2, r3, #2
 8001202:	f8d7 3230 	ldr.w	r3, [r7, #560]	@ 0x230
 8001206:	4413      	add	r3, r2
 8001208:	461a      	mov	r2, r3
 800120a:	f507 730e 	add.w	r3, r7, #568	@ 0x238
 800120e:	f5a3 730e 	sub.w	r3, r3, #568	@ 0x238
 8001212:	681b      	ldr	r3, [r3, #0]
 8001214:	4413      	add	r3, r2
 8001216:	7819      	ldrb	r1, [r3, #0]
 8001218:	f507 730e 	add.w	r3, r7, #568	@ 0x238
 800121c:	f5a3 720c 	sub.w	r2, r3, #560	@ 0x230
 8001220:	f8d7 3230 	ldr.w	r3, [r7, #560]	@ 0x230
 8001224:	00db      	lsls	r3, r3, #3
 8001226:	441a      	add	r2, r3
 8001228:	f8d7 3234 	ldr.w	r3, [r7, #564]	@ 0x234
 800122c:	4413      	add	r3, r2
 800122e:	460a      	mov	r2, r1
 8001230:	701a      	strb	r2, [r3, #0]
      for (int i=0; i<4; i++) {
 8001232:	f8d7 3230 	ldr.w	r3, [r7, #560]	@ 0x230
 8001236:	3301      	adds	r3, #1
 8001238:	f8c7 3230 	str.w	r3, [r7, #560]	@ 0x230
 800123c:	f8d7 3230 	ldr.w	r3, [r7, #560]	@ 0x230
 8001240:	2b03      	cmp	r3, #3
 8001242:	ddc1      	ble.n	80011c8 <AES128_encrypt+0x2c>
  for (int j=0; j<4; j++) {
 8001244:	f8d7 3234 	ldr.w	r3, [r7, #564]	@ 0x234
 8001248:	3301      	adds	r3, #1
 800124a:	f8c7 3234 	str.w	r3, [r7, #564]	@ 0x234
 800124e:	f8d7 3234 	ldr.w	r3, [r7, #564]	@ 0x234
 8001252:	2b03      	cmp	r3, #3
 8001254:	ddb4      	ble.n	80011c0 <AES128_encrypt+0x24>
      }
  }
  KeyExpansion(sk, rk);
 8001256:	f107 0228 	add.w	r2, r7, #40	@ 0x28
 800125a:	f107 0308 	add.w	r3, r7, #8
 800125e:	4611      	mov	r1, r2
 8001260:	4618      	mov	r0, r3
 8001262:	f7ff fdc1 	bl	8000de8 <KeyExpansion>
  Encrypt(a, rk);
 8001266:	f107 0228 	add.w	r2, r7, #40	@ 0x28
 800126a:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800126e:	4611      	mov	r1, r2
 8001270:	4618      	mov	r0, r3
 8001272:	f7ff ff55 	bl	8001120 <Encrypt>
  for (int j=0; j<4; j++) {
 8001276:	2300      	movs	r3, #0
 8001278:	f8c7 322c 	str.w	r3, [r7, #556]	@ 0x22c
 800127c:	e02a      	b.n	80012d4 <AES128_encrypt+0x138>
      for (int i=0; i<4; i++) {
 800127e:	2300      	movs	r3, #0
 8001280:	f8c7 3228 	str.w	r3, [r7, #552]	@ 0x228
 8001284:	e01d      	b.n	80012c2 <AES128_encrypt+0x126>
          block[4*j+i] = a[i][j];
 8001286:	f8d7 322c 	ldr.w	r3, [r7, #556]	@ 0x22c
 800128a:	009a      	lsls	r2, r3, #2
 800128c:	f8d7 3228 	ldr.w	r3, [r7, #552]	@ 0x228
 8001290:	4413      	add	r3, r2
 8001292:	461a      	mov	r2, r3
 8001294:	f507 730e 	add.w	r3, r7, #568	@ 0x238
 8001298:	f5a3 730d 	sub.w	r3, r3, #564	@ 0x234
 800129c:	681b      	ldr	r3, [r3, #0]
 800129e:	4413      	add	r3, r2
 80012a0:	f8d7 2228 	ldr.w	r2, [r7, #552]	@ 0x228
 80012a4:	00d2      	lsls	r2, r2, #3
 80012a6:	f502 720e 	add.w	r2, r2, #568	@ 0x238
 80012aa:	19d1      	adds	r1, r2, r7
 80012ac:	f8d7 222c 	ldr.w	r2, [r7, #556]	@ 0x22c
 80012b0:	440a      	add	r2, r1
 80012b2:	3a30      	subs	r2, #48	@ 0x30
 80012b4:	7812      	ldrb	r2, [r2, #0]
 80012b6:	701a      	strb	r2, [r3, #0]
      for (int i=0; i<4; i++) {
 80012b8:	f8d7 3228 	ldr.w	r3, [r7, #552]	@ 0x228
 80012bc:	3301      	adds	r3, #1
 80012be:	f8c7 3228 	str.w	r3, [r7, #552]	@ 0x228
 80012c2:	f8d7 3228 	ldr.w	r3, [r7, #552]	@ 0x228
 80012c6:	2b03      	cmp	r3, #3
 80012c8:	dddd      	ble.n	8001286 <AES128_encrypt+0xea>
  for (int j=0; j<4; j++) {
 80012ca:	f8d7 322c 	ldr.w	r3, [r7, #556]	@ 0x22c
 80012ce:	3301      	adds	r3, #1
 80012d0:	f8c7 322c 	str.w	r3, [r7, #556]	@ 0x22c
 80012d4:	f8d7 322c 	ldr.w	r3, [r7, #556]	@ 0x22c
 80012d8:	2b03      	cmp	r3, #3
 80012da:	ddd0      	ble.n	800127e <AES128_encrypt+0xe2>
      }
  }
}
 80012dc:	bf00      	nop
 80012de:	bf00      	nop
 80012e0:	f507 770e 	add.w	r7, r7, #568	@ 0x238
 80012e4:	46bd      	mov	sp, r7
 80012e6:	bd80      	pop	{r7, pc}

080012e8 <arm_absmax_q15>:
void arm_absmax_q15(
  const q15_t * pSrc,
        uint32_t blockSize,
        q15_t * pResult,
        uint32_t * pIndex)
{
 80012e8:	b480      	push	{r7}
 80012ea:	b09d      	sub	sp, #116	@ 0x74
 80012ec:	af00      	add	r7, sp, #0
 80012ee:	60f8      	str	r0, [r7, #12]
 80012f0:	60b9      	str	r1, [r7, #8]
 80012f2:	607a      	str	r2, [r7, #4]
 80012f4:	603b      	str	r3, [r7, #0]
        q15_t cur_absmax, out;                     /* Temporary variables to store the output value. */\
        uint32_t blkCnt, outIndex;                     /* Loop counter */                                   \
        uint32_t index;                                /* index of maximum value */                         \
                                                                                                            \
  /* Initialize index value to zero. */                                                                     \
  outIndex = 0U;                                                                                            \
 80012f6:	2300      	movs	r3, #0
 80012f8:	667b      	str	r3, [r7, #100]	@ 0x64
  /* Load first input value that act as reference value for comparision */                                  \
  out = *pSrc++;                                                                                            \
 80012fa:	68fb      	ldr	r3, [r7, #12]
 80012fc:	1c9a      	adds	r2, r3, #2
 80012fe:	60fa      	str	r2, [r7, #12]
 8001300:	881b      	ldrh	r3, [r3, #0]
 8001302:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
  out = (out > 0) ? out : (q15_t)__QSUB16(0, out);                                                                           \
 8001306:	f9b7 306e 	ldrsh.w	r3, [r7, #110]	@ 0x6e
 800130a:	2b00      	cmp	r3, #0
 800130c:	dc0c      	bgt.n	8001328 <arm_absmax_q15+0x40>
 800130e:	f9b7 306e 	ldrsh.w	r3, [r7, #110]	@ 0x6e
 8001312:	2200      	movs	r2, #0
 8001314:	65ba      	str	r2, [r7, #88]	@ 0x58
 8001316:	657b      	str	r3, [r7, #84]	@ 0x54

__STATIC_FORCEINLINE uint32_t __QSUB16(uint32_t op1, uint32_t op2)
{
  uint32_t result;

  __ASM volatile ("qsub16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
 8001318:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800131a:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800131c:	fad3 f312 	qsub16	r3, r3, r2
 8001320:	653b      	str	r3, [r7, #80]	@ 0x50
  return(result);
 8001322:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8001324:	b21b      	sxth	r3, r3
 8001326:	e001      	b.n	800132c <arm_absmax_q15+0x44>
 8001328:	f9b7 306e 	ldrsh.w	r3, [r7, #110]	@ 0x6e
 800132c:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
  /* Initialize index of extrema value. */                                                                  \
  index = 0U;                                                                                               \
 8001330:	2300      	movs	r3, #0
 8001332:	663b      	str	r3, [r7, #96]	@ 0x60
                                                                                                            \
  /* Loop unrolling: Compute 4 outputs at a time */                                                         \
  blkCnt = (blockSize - 1U) >> 2U;                                                                          \
 8001334:	68bb      	ldr	r3, [r7, #8]
 8001336:	3b01      	subs	r3, #1
 8001338:	089b      	lsrs	r3, r3, #2
 800133a:	66bb      	str	r3, [r7, #104]	@ 0x68
                                                                                                            \
  while (blkCnt > 0U)                                                                                       \
 800133c:	e0a5      	b.n	800148a <arm_absmax_q15+0x1a2>
  {                                                                                                         \
    /* Initialize cur_absmax to next consecutive values one by one */                                         \
    cur_absmax = *pSrc++;                                                                                     \
 800133e:	68fb      	ldr	r3, [r7, #12]
 8001340:	1c9a      	adds	r2, r3, #2
 8001342:	60fa      	str	r2, [r7, #12]
 8001344:	881b      	ldrh	r3, [r3, #0]
 8001346:	f8a7 305e 	strh.w	r3, [r7, #94]	@ 0x5e
    cur_absmax = (cur_absmax > 0) ? cur_absmax : (q15_t)__QSUB16(0, cur_absmax);                                                                \
 800134a:	f9b7 305e 	ldrsh.w	r3, [r7, #94]	@ 0x5e
 800134e:	2b00      	cmp	r3, #0
 8001350:	dc0c      	bgt.n	800136c <arm_absmax_q15+0x84>
 8001352:	f9b7 305e 	ldrsh.w	r3, [r7, #94]	@ 0x5e
 8001356:	2200      	movs	r2, #0
 8001358:	64fa      	str	r2, [r7, #76]	@ 0x4c
 800135a:	64bb      	str	r3, [r7, #72]	@ 0x48
  __ASM volatile ("qsub16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
 800135c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800135e:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8001360:	fad3 f312 	qsub16	r3, r3, r2
 8001364:	647b      	str	r3, [r7, #68]	@ 0x44
  return(result);
 8001366:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8001368:	b21b      	sxth	r3, r3
 800136a:	e001      	b.n	8001370 <arm_absmax_q15+0x88>
 800136c:	f9b7 305e 	ldrsh.w	r3, [r7, #94]	@ 0x5e
 8001370:	f8a7 305e 	strh.w	r3, [r7, #94]	@ 0x5e
    /* compare for the extrema value */                                                                     \
    if (cur_absmax > out)                                                                         \
 8001374:	f9b7 205e 	ldrsh.w	r2, [r7, #94]	@ 0x5e
 8001378:	f9b7 306e 	ldrsh.w	r3, [r7, #110]	@ 0x6e
 800137c:	429a      	cmp	r2, r3
 800137e:	dd06      	ble.n	800138e <arm_absmax_q15+0xa6>
    {                                                                                                       \
      /* Update the extrema value and it's index */                                                         \
      out = cur_absmax;                                                                                       \
 8001380:	f8b7 305e 	ldrh.w	r3, [r7, #94]	@ 0x5e
 8001384:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
      outIndex = index + 1U;                                                                                \
 8001388:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800138a:	3301      	adds	r3, #1
 800138c:	667b      	str	r3, [r7, #100]	@ 0x64
    }                                                                                                       \
                                                                                                            \
    cur_absmax = *pSrc++;                                                                                     \
 800138e:	68fb      	ldr	r3, [r7, #12]
 8001390:	1c9a      	adds	r2, r3, #2
 8001392:	60fa      	str	r2, [r7, #12]
 8001394:	881b      	ldrh	r3, [r3, #0]
 8001396:	f8a7 305e 	strh.w	r3, [r7, #94]	@ 0x5e
    cur_absmax = (cur_absmax > 0) ? cur_absmax : (q15_t)__QSUB16(0, cur_absmax);                                                                \
 800139a:	f9b7 305e 	ldrsh.w	r3, [r7, #94]	@ 0x5e
 800139e:	2b00      	cmp	r3, #0
 80013a0:	dc0c      	bgt.n	80013bc <arm_absmax_q15+0xd4>
 80013a2:	f9b7 305e 	ldrsh.w	r3, [r7, #94]	@ 0x5e
 80013a6:	2200      	movs	r2, #0
 80013a8:	643a      	str	r2, [r7, #64]	@ 0x40
 80013aa:	63fb      	str	r3, [r7, #60]	@ 0x3c
  __ASM volatile ("qsub16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
 80013ac:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80013ae:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 80013b0:	fad3 f312 	qsub16	r3, r3, r2
 80013b4:	63bb      	str	r3, [r7, #56]	@ 0x38
  return(result);
 80013b6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80013b8:	b21b      	sxth	r3, r3
 80013ba:	e001      	b.n	80013c0 <arm_absmax_q15+0xd8>
 80013bc:	f9b7 305e 	ldrsh.w	r3, [r7, #94]	@ 0x5e
 80013c0:	f8a7 305e 	strh.w	r3, [r7, #94]	@ 0x5e
    if (cur_absmax > out)                                                                         \
 80013c4:	f9b7 205e 	ldrsh.w	r2, [r7, #94]	@ 0x5e
 80013c8:	f9b7 306e 	ldrsh.w	r3, [r7, #110]	@ 0x6e
 80013cc:	429a      	cmp	r2, r3
 80013ce:	dd06      	ble.n	80013de <arm_absmax_q15+0xf6>
    {                                                                                                       \
      out = cur_absmax;                                                                                       \
 80013d0:	f8b7 305e 	ldrh.w	r3, [r7, #94]	@ 0x5e
 80013d4:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
      outIndex = index + 2U;                                                                                \
 80013d8:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80013da:	3302      	adds	r3, #2
 80013dc:	667b      	str	r3, [r7, #100]	@ 0x64
    }                                                                                                       \
                                                                                                            \
    cur_absmax = *pSrc++;                                                                                     \
 80013de:	68fb      	ldr	r3, [r7, #12]
 80013e0:	1c9a      	adds	r2, r3, #2
 80013e2:	60fa      	str	r2, [r7, #12]
 80013e4:	881b      	ldrh	r3, [r3, #0]
 80013e6:	f8a7 305e 	strh.w	r3, [r7, #94]	@ 0x5e
    cur_absmax = (cur_absmax > 0) ? cur_absmax : (q15_t)__QSUB16(0, cur_absmax);                                                                \
 80013ea:	f9b7 305e 	ldrsh.w	r3, [r7, #94]	@ 0x5e
 80013ee:	2b00      	cmp	r3, #0
 80013f0:	dc0c      	bgt.n	800140c <arm_absmax_q15+0x124>
 80013f2:	f9b7 305e 	ldrsh.w	r3, [r7, #94]	@ 0x5e
 80013f6:	2200      	movs	r2, #0
 80013f8:	637a      	str	r2, [r7, #52]	@ 0x34
 80013fa:	633b      	str	r3, [r7, #48]	@ 0x30
  __ASM volatile ("qsub16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
 80013fc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80013fe:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8001400:	fad3 f312 	qsub16	r3, r3, r2
 8001404:	62fb      	str	r3, [r7, #44]	@ 0x2c
  return(result);
 8001406:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001408:	b21b      	sxth	r3, r3
 800140a:	e001      	b.n	8001410 <arm_absmax_q15+0x128>
 800140c:	f9b7 305e 	ldrsh.w	r3, [r7, #94]	@ 0x5e
 8001410:	f8a7 305e 	strh.w	r3, [r7, #94]	@ 0x5e
    if (cur_absmax > out)                                                                          \
 8001414:	f9b7 205e 	ldrsh.w	r2, [r7, #94]	@ 0x5e
 8001418:	f9b7 306e 	ldrsh.w	r3, [r7, #110]	@ 0x6e
 800141c:	429a      	cmp	r2, r3
 800141e:	dd06      	ble.n	800142e <arm_absmax_q15+0x146>
    {                                                                                                       \
      out = cur_absmax;                                                                                       \
 8001420:	f8b7 305e 	ldrh.w	r3, [r7, #94]	@ 0x5e
 8001424:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
      outIndex = index + 3U;                                                                                \
 8001428:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800142a:	3303      	adds	r3, #3
 800142c:	667b      	str	r3, [r7, #100]	@ 0x64
    }                                                                                                       \
                                                                                                            \
    cur_absmax = *pSrc++;                                                                                     \
 800142e:	68fb      	ldr	r3, [r7, #12]
 8001430:	1c9a      	adds	r2, r3, #2
 8001432:	60fa      	str	r2, [r7, #12]
 8001434:	881b      	ldrh	r3, [r3, #0]
 8001436:	f8a7 305e 	strh.w	r3, [r7, #94]	@ 0x5e
    cur_absmax = (cur_absmax > 0) ? cur_absmax : (q15_t)__QSUB16(0, cur_absmax);                                                                 \
 800143a:	f9b7 305e 	ldrsh.w	r3, [r7, #94]	@ 0x5e
 800143e:	2b00      	cmp	r3, #0
 8001440:	dc0c      	bgt.n	800145c <arm_absmax_q15+0x174>
 8001442:	f9b7 305e 	ldrsh.w	r3, [r7, #94]	@ 0x5e
 8001446:	2200      	movs	r2, #0
 8001448:	62ba      	str	r2, [r7, #40]	@ 0x28
 800144a:	627b      	str	r3, [r7, #36]	@ 0x24
  __ASM volatile ("qsub16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
 800144c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800144e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001450:	fad3 f312 	qsub16	r3, r3, r2
 8001454:	623b      	str	r3, [r7, #32]
  return(result);
 8001456:	6a3b      	ldr	r3, [r7, #32]
 8001458:	b21b      	sxth	r3, r3
 800145a:	e001      	b.n	8001460 <arm_absmax_q15+0x178>
 800145c:	f9b7 305e 	ldrsh.w	r3, [r7, #94]	@ 0x5e
 8001460:	f8a7 305e 	strh.w	r3, [r7, #94]	@ 0x5e
    if (cur_absmax > out)                                                                          \
 8001464:	f9b7 205e 	ldrsh.w	r2, [r7, #94]	@ 0x5e
 8001468:	f9b7 306e 	ldrsh.w	r3, [r7, #110]	@ 0x6e
 800146c:	429a      	cmp	r2, r3
 800146e:	dd06      	ble.n	800147e <arm_absmax_q15+0x196>
    {                                                                                                       \
      out = cur_absmax;                                                                                       \
 8001470:	f8b7 305e 	ldrh.w	r3, [r7, #94]	@ 0x5e
 8001474:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
      outIndex = index + 4U;                                                                                \
 8001478:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800147a:	3304      	adds	r3, #4
 800147c:	667b      	str	r3, [r7, #100]	@ 0x64
    }                                                                                                       \
                                                                                                            \
    index += 4U;                                                                                            \
 800147e:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8001480:	3304      	adds	r3, #4
 8001482:	663b      	str	r3, [r7, #96]	@ 0x60
                                                                                                            \
    /* Decrement loop counter */                                                                            \
    blkCnt--;                                                                                               \
 8001484:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8001486:	3b01      	subs	r3, #1
 8001488:	66bb      	str	r3, [r7, #104]	@ 0x68
  while (blkCnt > 0U)                                                                                       \
 800148a:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800148c:	2b00      	cmp	r3, #0
 800148e:	f47f af56 	bne.w	800133e <arm_absmax_q15+0x56>
  }                                                                                                         \
                                                                                                            \
  /* Loop unrolling: Compute remaining outputs */                                                           \
  blkCnt = (blockSize - 1U) % 4U;                                                                           \
 8001492:	68bb      	ldr	r3, [r7, #8]
 8001494:	3b01      	subs	r3, #1
 8001496:	f003 0303 	and.w	r3, r3, #3
 800149a:	66bb      	str	r3, [r7, #104]	@ 0x68
                                                                                                            \
                                                                                                            \
  while (blkCnt > 0U)                                                                                       \
 800149c:	e02b      	b.n	80014f6 <arm_absmax_q15+0x20e>
  {                                                                                                         \
    cur_absmax = *pSrc++;                                                                                     \
 800149e:	68fb      	ldr	r3, [r7, #12]
 80014a0:	1c9a      	adds	r2, r3, #2
 80014a2:	60fa      	str	r2, [r7, #12]
 80014a4:	881b      	ldrh	r3, [r3, #0]
 80014a6:	f8a7 305e 	strh.w	r3, [r7, #94]	@ 0x5e
    cur_absmax = (cur_absmax > 0) ? cur_absmax : (q15_t)__QSUB16(0, cur_absmax);                                                                 \
 80014aa:	f9b7 305e 	ldrsh.w	r3, [r7, #94]	@ 0x5e
 80014ae:	2b00      	cmp	r3, #0
 80014b0:	dc0c      	bgt.n	80014cc <arm_absmax_q15+0x1e4>
 80014b2:	f9b7 305e 	ldrsh.w	r3, [r7, #94]	@ 0x5e
 80014b6:	2200      	movs	r2, #0
 80014b8:	61fa      	str	r2, [r7, #28]
 80014ba:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("qsub16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
 80014bc:	69fb      	ldr	r3, [r7, #28]
 80014be:	69ba      	ldr	r2, [r7, #24]
 80014c0:	fad3 f312 	qsub16	r3, r3, r2
 80014c4:	617b      	str	r3, [r7, #20]
  return(result);
 80014c6:	697b      	ldr	r3, [r7, #20]
 80014c8:	b21b      	sxth	r3, r3
 80014ca:	e001      	b.n	80014d0 <arm_absmax_q15+0x1e8>
 80014cc:	f9b7 305e 	ldrsh.w	r3, [r7, #94]	@ 0x5e
 80014d0:	f8a7 305e 	strh.w	r3, [r7, #94]	@ 0x5e
    if (cur_absmax > out)                                                                         \
 80014d4:	f9b7 205e 	ldrsh.w	r2, [r7, #94]	@ 0x5e
 80014d8:	f9b7 306e 	ldrsh.w	r3, [r7, #110]	@ 0x6e
 80014dc:	429a      	cmp	r2, r3
 80014de:	dd07      	ble.n	80014f0 <arm_absmax_q15+0x208>
    {                                                                                                       \
      out = cur_absmax;                                                                                       \
 80014e0:	f8b7 305e 	ldrh.w	r3, [r7, #94]	@ 0x5e
 80014e4:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
      outIndex = blockSize - blkCnt;                                                                        \
 80014e8:	68ba      	ldr	r2, [r7, #8]
 80014ea:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80014ec:	1ad3      	subs	r3, r2, r3
 80014ee:	667b      	str	r3, [r7, #100]	@ 0x64
    }                                                                                                       \
                                                                                                            \
    /* Decrement loop counter */                                                                            \
    blkCnt--;                                                                                               \
 80014f0:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80014f2:	3b01      	subs	r3, #1
 80014f4:	66bb      	str	r3, [r7, #104]	@ 0x68
  while (blkCnt > 0U)                                                                                       \
 80014f6:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80014f8:	2b00      	cmp	r3, #0
 80014fa:	d1d0      	bne.n	800149e <arm_absmax_q15+0x1b6>
  }                                                                                                         \
                                                                                                            \
  /* Store the extrema value and it's index into destination pointers */                                    \
  *pResult = out;                                                                                           \
 80014fc:	687b      	ldr	r3, [r7, #4]
 80014fe:	f8b7 206e 	ldrh.w	r2, [r7, #110]	@ 0x6e
 8001502:	801a      	strh	r2, [r3, #0]
  *pIndex = outIndex;
 8001504:	683b      	ldr	r3, [r7, #0]
 8001506:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 8001508:	601a      	str	r2, [r3, #0]
}
 800150a:	bf00      	nop
 800150c:	3774      	adds	r7, #116	@ 0x74
 800150e:	46bd      	mov	sp, r7
 8001510:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001514:	4770      	bx	lr
	...

08001518 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 8001518:	b580      	push	{r7, lr}
 800151a:	b082      	sub	sp, #8
 800151c:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 800151e:	4b0c      	ldr	r3, [pc, #48]	@ (8001550 <MX_DMA_Init+0x38>)
 8001520:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001522:	4a0b      	ldr	r2, [pc, #44]	@ (8001550 <MX_DMA_Init+0x38>)
 8001524:	f043 0301 	orr.w	r3, r3, #1
 8001528:	6493      	str	r3, [r2, #72]	@ 0x48
 800152a:	4b09      	ldr	r3, [pc, #36]	@ (8001550 <MX_DMA_Init+0x38>)
 800152c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800152e:	f003 0301 	and.w	r3, r3, #1
 8001532:	607b      	str	r3, [r7, #4]
 8001534:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 1, 0);
 8001536:	2200      	movs	r2, #0
 8001538:	2101      	movs	r1, #1
 800153a:	200b      	movs	r0, #11
 800153c:	f003 fe8d 	bl	800525a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8001540:	200b      	movs	r0, #11
 8001542:	f003 fea6 	bl	8005292 <HAL_NVIC_EnableIRQ>

}
 8001546:	bf00      	nop
 8001548:	3708      	adds	r7, #8
 800154a:	46bd      	mov	sp, r7
 800154c:	bd80      	pop	{r7, pc}
 800154e:	bf00      	nop
 8001550:	40021000 	.word	0x40021000

08001554 <MX_GPIO_Init>:
     PA10   ------> USB_OTG_FS_ID
     PA11   ------> USB_OTG_FS_DM
     PA12   ------> USB_OTG_FS_DP
*/
void MX_GPIO_Init(void)
{
 8001554:	b580      	push	{r7, lr}
 8001556:	b08e      	sub	sp, #56	@ 0x38
 8001558:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800155a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800155e:	2200      	movs	r2, #0
 8001560:	601a      	str	r2, [r3, #0]
 8001562:	605a      	str	r2, [r3, #4]
 8001564:	609a      	str	r2, [r3, #8]
 8001566:	60da      	str	r2, [r3, #12]
 8001568:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 800156a:	4bb8      	ldr	r3, [pc, #736]	@ (800184c <MX_GPIO_Init+0x2f8>)
 800156c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800156e:	4ab7      	ldr	r2, [pc, #732]	@ (800184c <MX_GPIO_Init+0x2f8>)
 8001570:	f043 0310 	orr.w	r3, r3, #16
 8001574:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001576:	4bb5      	ldr	r3, [pc, #724]	@ (800184c <MX_GPIO_Init+0x2f8>)
 8001578:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800157a:	f003 0310 	and.w	r3, r3, #16
 800157e:	623b      	str	r3, [r7, #32]
 8001580:	6a3b      	ldr	r3, [r7, #32]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001582:	4bb2      	ldr	r3, [pc, #712]	@ (800184c <MX_GPIO_Init+0x2f8>)
 8001584:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001586:	4ab1      	ldr	r2, [pc, #708]	@ (800184c <MX_GPIO_Init+0x2f8>)
 8001588:	f043 0304 	orr.w	r3, r3, #4
 800158c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800158e:	4baf      	ldr	r3, [pc, #700]	@ (800184c <MX_GPIO_Init+0x2f8>)
 8001590:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001592:	f003 0304 	and.w	r3, r3, #4
 8001596:	61fb      	str	r3, [r7, #28]
 8001598:	69fb      	ldr	r3, [r7, #28]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 800159a:	4bac      	ldr	r3, [pc, #688]	@ (800184c <MX_GPIO_Init+0x2f8>)
 800159c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800159e:	4aab      	ldr	r2, [pc, #684]	@ (800184c <MX_GPIO_Init+0x2f8>)
 80015a0:	f043 0320 	orr.w	r3, r3, #32
 80015a4:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80015a6:	4ba9      	ldr	r3, [pc, #676]	@ (800184c <MX_GPIO_Init+0x2f8>)
 80015a8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80015aa:	f003 0320 	and.w	r3, r3, #32
 80015ae:	61bb      	str	r3, [r7, #24]
 80015b0:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80015b2:	4ba6      	ldr	r3, [pc, #664]	@ (800184c <MX_GPIO_Init+0x2f8>)
 80015b4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80015b6:	4aa5      	ldr	r2, [pc, #660]	@ (800184c <MX_GPIO_Init+0x2f8>)
 80015b8:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80015bc:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80015be:	4ba3      	ldr	r3, [pc, #652]	@ (800184c <MX_GPIO_Init+0x2f8>)
 80015c0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80015c2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80015c6:	617b      	str	r3, [r7, #20]
 80015c8:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80015ca:	4ba0      	ldr	r3, [pc, #640]	@ (800184c <MX_GPIO_Init+0x2f8>)
 80015cc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80015ce:	4a9f      	ldr	r2, [pc, #636]	@ (800184c <MX_GPIO_Init+0x2f8>)
 80015d0:	f043 0301 	orr.w	r3, r3, #1
 80015d4:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80015d6:	4b9d      	ldr	r3, [pc, #628]	@ (800184c <MX_GPIO_Init+0x2f8>)
 80015d8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80015da:	f003 0301 	and.w	r3, r3, #1
 80015de:	613b      	str	r3, [r7, #16]
 80015e0:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80015e2:	4b9a      	ldr	r3, [pc, #616]	@ (800184c <MX_GPIO_Init+0x2f8>)
 80015e4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80015e6:	4a99      	ldr	r2, [pc, #612]	@ (800184c <MX_GPIO_Init+0x2f8>)
 80015e8:	f043 0302 	orr.w	r3, r3, #2
 80015ec:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80015ee:	4b97      	ldr	r3, [pc, #604]	@ (800184c <MX_GPIO_Init+0x2f8>)
 80015f0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80015f2:	f003 0302 	and.w	r3, r3, #2
 80015f6:	60fb      	str	r3, [r7, #12]
 80015f8:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 80015fa:	4b94      	ldr	r3, [pc, #592]	@ (800184c <MX_GPIO_Init+0x2f8>)
 80015fc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80015fe:	4a93      	ldr	r2, [pc, #588]	@ (800184c <MX_GPIO_Init+0x2f8>)
 8001600:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8001604:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001606:	4b91      	ldr	r3, [pc, #580]	@ (800184c <MX_GPIO_Init+0x2f8>)
 8001608:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800160a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800160e:	60bb      	str	r3, [r7, #8]
 8001610:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001612:	4b8e      	ldr	r3, [pc, #568]	@ (800184c <MX_GPIO_Init+0x2f8>)
 8001614:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001616:	4a8d      	ldr	r2, [pc, #564]	@ (800184c <MX_GPIO_Init+0x2f8>)
 8001618:	f043 0308 	orr.w	r3, r3, #8
 800161c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800161e:	4b8b      	ldr	r3, [pc, #556]	@ (800184c <MX_GPIO_Init+0x2f8>)
 8001620:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001622:	f003 0308 	and.w	r3, r3, #8
 8001626:	607b      	str	r3, [r7, #4]
 8001628:	687b      	ldr	r3, [r7, #4]
  HAL_PWREx_EnableVddIO2();
 800162a:	f004 faa9 	bl	8005b80 <HAL_PWREx_EnableVddIO2>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(RADIO_S2LP_CSN_GPIO_Port, RADIO_S2LP_CSN_Pin, GPIO_PIN_SET);
 800162e:	2201      	movs	r2, #1
 8001630:	2101      	movs	r1, #1
 8001632:	4887      	ldr	r0, [pc, #540]	@ (8001850 <MX_GPIO_Init+0x2fc>)
 8001634:	f004 fa10 	bl	8005a58 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(RADIO_SDN_GPIO_Port, RADIO_SDN_Pin, GPIO_PIN_SET);
 8001638:	2201      	movs	r2, #1
 800163a:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 800163e:	4885      	ldr	r0, [pc, #532]	@ (8001854 <MX_GPIO_Init+0x300>)
 8001640:	f004 fa0a 	bl	8005a58 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(RADIO_EEPROM_CSN_GPIO_Port, RADIO_EEPROM_CSN_Pin, GPIO_PIN_SET);
 8001644:	2201      	movs	r2, #1
 8001646:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 800164a:	4883      	ldr	r0, [pc, #524]	@ (8001858 <MX_GPIO_Init+0x304>)
 800164c:	f004 fa04 	bl	8005a58 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LD3_Pin|LD2_Pin, GPIO_PIN_RESET);
 8001650:	2200      	movs	r2, #0
 8001652:	f44f 4181 	mov.w	r1, #16512	@ 0x4080
 8001656:	4881      	ldr	r0, [pc, #516]	@ (800185c <MX_GPIO_Init+0x308>)
 8001658:	f004 f9fe 	bl	8005a58 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(USB_PowerSwitchOn_GPIO_Port, USB_PowerSwitchOn_Pin, GPIO_PIN_RESET);
 800165c:	2200      	movs	r2, #0
 800165e:	2140      	movs	r1, #64	@ 0x40
 8001660:	487f      	ldr	r0, [pc, #508]	@ (8001860 <MX_GPIO_Init+0x30c>)
 8001662:	f004 f9f9 	bl	8005a58 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PE2 PE3 PE4 PE5
                           PE6 PE7 PE8 PE9
                           PE10 PE12 PE14 PE15
                           PE0 PE1 */
  GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5
 8001666:	f24d 73ff 	movw	r3, #55295	@ 0xd7ff
 800166a:	627b      	str	r3, [r7, #36]	@ 0x24
                          |GPIO_PIN_6|GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9
                          |GPIO_PIN_10|GPIO_PIN_12|GPIO_PIN_14|GPIO_PIN_15
                          |GPIO_PIN_0|GPIO_PIN_1;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800166c:	2303      	movs	r3, #3
 800166e:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001670:	2300      	movs	r3, #0
 8001672:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001674:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001678:	4619      	mov	r1, r3
 800167a:	4877      	ldr	r0, [pc, #476]	@ (8001858 <MX_GPIO_Init+0x304>)
 800167c:	f004 f85a 	bl	8005734 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = B1_Pin;
 8001680:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001684:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001686:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 800168a:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800168c:	2300      	movs	r3, #0
 800168e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8001690:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001694:	4619      	mov	r1, r3
 8001696:	486e      	ldr	r0, [pc, #440]	@ (8001850 <MX_GPIO_Init+0x2fc>)
 8001698:	f004 f84c 	bl	8005734 <HAL_GPIO_Init>

  /*Configure GPIO pins : PF0 PF1 PF2 PF3
                           PF4 PF5 PF6 PF7
                           PF8 PF9 PF10 PF11
                           PF12 PF14 PF15 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3
 800169c:	f64d 73ff 	movw	r3, #57343	@ 0xdfff
 80016a0:	627b      	str	r3, [r7, #36]	@ 0x24
                          |GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7
                          |GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11
                          |GPIO_PIN_12|GPIO_PIN_14|GPIO_PIN_15;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80016a2:	2303      	movs	r3, #3
 80016a4:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80016a6:	2300      	movs	r3, #0
 80016a8:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 80016aa:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80016ae:	4619      	mov	r1, r3
 80016b0:	4868      	ldr	r0, [pc, #416]	@ (8001854 <MX_GPIO_Init+0x300>)
 80016b2:	f004 f83f 	bl	8005734 <HAL_GPIO_Init>

  /*Configure GPIO pins : PH0 PH3 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_3;
 80016b6:	2309      	movs	r3, #9
 80016b8:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80016ba:	2303      	movs	r3, #3
 80016bc:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80016be:	2300      	movs	r3, #0
 80016c0:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 80016c2:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80016c6:	4619      	mov	r1, r3
 80016c8:	4866      	ldr	r0, [pc, #408]	@ (8001864 <MX_GPIO_Init+0x310>)
 80016ca:	f004 f833 	bl	8005734 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = RADIO_S2LP_CSN_Pin;
 80016ce:	2301      	movs	r3, #1
 80016d0:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80016d2:	2301      	movs	r3, #1
 80016d4:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80016d6:	2300      	movs	r3, #0
 80016d8:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80016da:	2303      	movs	r3, #3
 80016dc:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(RADIO_S2LP_CSN_GPIO_Port, &GPIO_InitStruct);
 80016de:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80016e2:	4619      	mov	r1, r3
 80016e4:	485a      	ldr	r0, [pc, #360]	@ (8001850 <MX_GPIO_Init+0x2fc>)
 80016e6:	f004 f825 	bl	8005734 <HAL_GPIO_Init>

  /*Configure GPIO pins : PC1 PC2 PC3 PC4
                           PC5 PC6 PC7 PC8
                           PC9 PC10 PC11 PC12 */
  GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3|GPIO_PIN_4
 80016ea:	f641 73fe 	movw	r3, #8190	@ 0x1ffe
 80016ee:	627b      	str	r3, [r7, #36]	@ 0x24
                          |GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7|GPIO_PIN_8
                          |GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80016f0:	2303      	movs	r3, #3
 80016f2:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80016f4:	2300      	movs	r3, #0
 80016f6:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80016f8:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80016fc:	4619      	mov	r1, r3
 80016fe:	4854      	ldr	r0, [pc, #336]	@ (8001850 <MX_GPIO_Init+0x2fc>)
 8001700:	f004 f818 	bl	8005734 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA1 PA2 PA4 PA5
                           PA15 */
  GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_4|GPIO_PIN_5
 8001704:	f248 0336 	movw	r3, #32822	@ 0x8036
 8001708:	627b      	str	r3, [r7, #36]	@ 0x24
                          |GPIO_PIN_15;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800170a:	2303      	movs	r3, #3
 800170c:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800170e:	2300      	movs	r3, #0
 8001710:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001712:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001716:	4619      	mov	r1, r3
 8001718:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800171c:	f004 f80a 	bl	8005734 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = RADIO_INT_Pin;
 8001720:	2308      	movs	r3, #8
 8001722:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8001724:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 8001728:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800172a:	2300      	movs	r3, #0
 800172c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(RADIO_INT_GPIO_Port, &GPIO_InitStruct);
 800172e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001732:	4619      	mov	r1, r3
 8001734:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001738:	f003 fffc 	bl	8005734 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB0 PB1 PB2 PB10
                           PB11 PB12 PB13 PB15
                           PB4 PB5 PB6 PB8
                           PB9 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_10
 800173c:	f64b 7377 	movw	r3, #49015	@ 0xbf77
 8001740:	627b      	str	r3, [r7, #36]	@ 0x24
                          |GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_15
                          |GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_8
                          |GPIO_PIN_9;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001742:	2303      	movs	r3, #3
 8001744:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001746:	2300      	movs	r3, #0
 8001748:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800174a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800174e:	4619      	mov	r1, r3
 8001750:	4842      	ldr	r0, [pc, #264]	@ (800185c <MX_GPIO_Init+0x308>)
 8001752:	f003 ffef 	bl	8005734 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = RADIO_SDN_Pin;
 8001756:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800175a:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800175c:	2301      	movs	r3, #1
 800175e:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001760:	2300      	movs	r3, #0
 8001762:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001764:	2300      	movs	r3, #0
 8001766:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(RADIO_SDN_GPIO_Port, &GPIO_InitStruct);
 8001768:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800176c:	4619      	mov	r1, r3
 800176e:	4839      	ldr	r0, [pc, #228]	@ (8001854 <MX_GPIO_Init+0x300>)
 8001770:	f003 ffe0 	bl	8005734 <HAL_GPIO_Init>

  /*Configure GPIO pins : PG0 PG1 PG2 PG3
                           PG4 PG9 PG10 PG11
                           PG12 PG13 PG14 PG15 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3
 8001774:	f64f 631f 	movw	r3, #65055	@ 0xfe1f
 8001778:	627b      	str	r3, [r7, #36]	@ 0x24
                          |GPIO_PIN_4|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11
                          |GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800177a:	2303      	movs	r3, #3
 800177c:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800177e:	2300      	movs	r3, #0
 8001780:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8001782:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001786:	4619      	mov	r1, r3
 8001788:	4835      	ldr	r0, [pc, #212]	@ (8001860 <MX_GPIO_Init+0x30c>)
 800178a:	f003 ffd3 	bl	8005734 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = RADIO_EEPROM_CSN_Pin;
 800178e:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8001792:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001794:	2301      	movs	r3, #1
 8001796:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001798:	2300      	movs	r3, #0
 800179a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800179c:	2300      	movs	r3, #0
 800179e:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(RADIO_EEPROM_CSN_GPIO_Port, &GPIO_InitStruct);
 80017a0:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80017a4:	4619      	mov	r1, r3
 80017a6:	482c      	ldr	r0, [pc, #176]	@ (8001858 <MX_GPIO_Init+0x304>)
 80017a8:	f003 ffc4 	bl	8005734 <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin */
  GPIO_InitStruct.Pin = LD3_Pin|LD2_Pin;
 80017ac:	f44f 4381 	mov.w	r3, #16512	@ 0x4080
 80017b0:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80017b2:	2301      	movs	r3, #1
 80017b4:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80017b6:	2300      	movs	r3, #0
 80017b8:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80017ba:	2300      	movs	r3, #0
 80017bc:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80017be:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80017c2:	4619      	mov	r1, r3
 80017c4:	4825      	ldr	r0, [pc, #148]	@ (800185c <MX_GPIO_Init+0x308>)
 80017c6:	f003 ffb5 	bl	8005734 <HAL_GPIO_Init>

  /*Configure GPIO pins : PD8 PD9 PD10 PD11
                           PD12 PD13 PD14 PD15
                           PD0 PD1 PD2 PD3
                           PD4 PD5 PD6 PD7 */
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11
 80017ca:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80017ce:	627b      	str	r3, [r7, #36]	@ 0x24
                          |GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15
                          |GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3
                          |GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80017d0:	2303      	movs	r3, #3
 80017d2:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80017d4:	2300      	movs	r3, #0
 80017d6:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80017d8:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80017dc:	4619      	mov	r1, r3
 80017de:	4822      	ldr	r0, [pc, #136]	@ (8001868 <MX_GPIO_Init+0x314>)
 80017e0:	f003 ffa8 	bl	8005734 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = USB_OverCurrent_Pin;
 80017e4:	2320      	movs	r3, #32
 80017e6:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80017e8:	2300      	movs	r3, #0
 80017ea:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80017ec:	2300      	movs	r3, #0
 80017ee:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(USB_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 80017f0:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80017f4:	4619      	mov	r1, r3
 80017f6:	481a      	ldr	r0, [pc, #104]	@ (8001860 <MX_GPIO_Init+0x30c>)
 80017f8:	f003 ff9c 	bl	8005734 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = USB_PowerSwitchOn_Pin;
 80017fc:	2340      	movs	r3, #64	@ 0x40
 80017fe:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001800:	2301      	movs	r3, #1
 8001802:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001804:	2300      	movs	r3, #0
 8001806:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001808:	2300      	movs	r3, #0
 800180a:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(USB_PowerSwitchOn_GPIO_Port, &GPIO_InitStruct);
 800180c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001810:	4619      	mov	r1, r3
 8001812:	4813      	ldr	r0, [pc, #76]	@ (8001860 <MX_GPIO_Init+0x30c>)
 8001814:	f003 ff8e 	bl	8005734 <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PAPin PAPin PAPin */
  GPIO_InitStruct.Pin = USB_SOF_Pin|USB_ID_Pin|USB_DM_Pin|USB_DP_Pin;
 8001818:	f44f 53e8 	mov.w	r3, #7424	@ 0x1d00
 800181c:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800181e:	2302      	movs	r3, #2
 8001820:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001822:	2300      	movs	r3, #0
 8001824:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001826:	2303      	movs	r3, #3
 8001828:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 800182a:	230a      	movs	r3, #10
 800182c:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800182e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001832:	4619      	mov	r1, r3
 8001834:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001838:	f003 ff7c 	bl	8005734 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI3_IRQn, 0, 0);
 800183c:	2200      	movs	r2, #0
 800183e:	2100      	movs	r1, #0
 8001840:	2009      	movs	r0, #9
 8001842:	f003 fd0a 	bl	800525a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI3_IRQn);
 8001846:	2009      	movs	r0, #9
 8001848:	e010      	b.n	800186c <MX_GPIO_Init+0x318>
 800184a:	bf00      	nop
 800184c:	40021000 	.word	0x40021000
 8001850:	48000800 	.word	0x48000800
 8001854:	48001400 	.word	0x48001400
 8001858:	48001000 	.word	0x48001000
 800185c:	48000400 	.word	0x48000400
 8001860:	48001800 	.word	0x48001800
 8001864:	48001c00 	.word	0x48001c00
 8001868:	48000c00 	.word	0x48000c00
 800186c:	f003 fd11 	bl	8005292 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 8001870:	2200      	movs	r2, #0
 8001872:	2100      	movs	r1, #0
 8001874:	2028      	movs	r0, #40	@ 0x28
 8001876:	f003 fcf0 	bl	800525a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 800187a:	2028      	movs	r0, #40	@ 0x28
 800187c:	f003 fd09 	bl	8005292 <HAL_NVIC_EnableIRQ>

}
 8001880:	bf00      	nop
 8001882:	3738      	adds	r7, #56	@ 0x38
 8001884:	46bd      	mov	sp, r7
 8001886:	bd80      	pop	{r7, pc}

08001888 <HAL_GPIO_EXTI_Callback>:

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8001888:	b580      	push	{r7, lr}
 800188a:	b082      	sub	sp, #8
 800188c:	af00      	add	r7, sp, #0
 800188e:	4603      	mov	r3, r0
 8001890:	80fb      	strh	r3, [r7, #6]
	if (GPIO_Pin == B1_Pin) {
 8001892:	88fb      	ldrh	r3, [r7, #6]
 8001894:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8001898:	d103      	bne.n	80018a2 <HAL_GPIO_EXTI_Callback+0x1a>
		btn_press = 1;
 800189a:	4b06      	ldr	r3, [pc, #24]	@ (80018b4 <HAL_GPIO_EXTI_Callback+0x2c>)
 800189c:	2201      	movs	r2, #1
 800189e:	701a      	strb	r2, [r3, #0]
	}
	else if (GPIO_Pin == RADIO_INT_Pin)
		S2LP_IRQ_Handler();
}
 80018a0:	e004      	b.n	80018ac <HAL_GPIO_EXTI_Callback+0x24>
	else if (GPIO_Pin == RADIO_INT_Pin)
 80018a2:	88fb      	ldrh	r3, [r7, #6]
 80018a4:	2b08      	cmp	r3, #8
 80018a6:	d101      	bne.n	80018ac <HAL_GPIO_EXTI_Callback+0x24>
		S2LP_IRQ_Handler();
 80018a8:	f001 fb30 	bl	8002f0c <S2LP_IRQ_Handler>
}
 80018ac:	bf00      	nop
 80018ae:	3708      	adds	r7, #8
 80018b0:	46bd      	mov	sp, r7
 80018b2:	bd80      	pop	{r7, pc}
 80018b4:	20003bf4 	.word	0x20003bf4

080018b8 <acquire_and_send_packet>:

static void acquire_and_send_packet() {
 80018b8:	b580      	push	{r7, lr}
 80018ba:	af00      	add	r7, sp, #0
	if (StartADCAcq(N_MELVECS) != HAL_OK) {
 80018bc:	2014      	movs	r0, #20
 80018be:	f7fe ff61 	bl	8000784 <StartADCAcq>
 80018c2:	4603      	mov	r3, r0
 80018c4:	2b00      	cmp	r3, #0
 80018c6:	d004      	beq.n	80018d2 <acquire_and_send_packet+0x1a>
		DEBUG_PRINT("Error while enabling the DMA\r\n");
 80018c8:	4806      	ldr	r0, [pc, #24]	@ (80018e4 <acquire_and_send_packet+0x2c>)
 80018ca:	f008 fe8b 	bl	800a5e4 <puts>
	}
	while (!IsADCFinished()) {
 80018ce:	e000      	b.n	80018d2 <acquire_and_send_packet+0x1a>
		__WFI();
 80018d0:	bf30      	wfi
	while (!IsADCFinished()) {
 80018d2:	f7fe ff7b 	bl	80007cc <IsADCFinished>
 80018d6:	4603      	mov	r3, r0
 80018d8:	2b00      	cmp	r3, #0
 80018da:	d0f9      	beq.n	80018d0 <acquire_and_send_packet+0x18>
	}
}
 80018dc:	bf00      	nop
 80018de:	bf00      	nop
 80018e0:	bd80      	pop	{r7, pc}
 80018e2:	bf00      	nop
 80018e4:	0800b514 	.word	0x0800b514

080018e8 <run>:

void run(void)
{
 80018e8:	b580      	push	{r7, lr}
 80018ea:	af00      	add	r7, sp, #0
	btn_press = 0;
 80018ec:	4b13      	ldr	r3, [pc, #76]	@ (800193c <run+0x54>)
 80018ee:	2200      	movs	r2, #0
 80018f0:	701a      	strb	r2, [r3, #0]

	while (1)
	{
	  while (!btn_press) {
 80018f2:	e00f      	b.n	8001914 <run+0x2c>
		  HAL_GPIO_WritePin(GPIOB, LD2_Pin, GPIO_PIN_SET);
 80018f4:	2201      	movs	r2, #1
 80018f6:	2180      	movs	r1, #128	@ 0x80
 80018f8:	4811      	ldr	r0, [pc, #68]	@ (8001940 <run+0x58>)
 80018fa:	f004 f8ad 	bl	8005a58 <HAL_GPIO_WritePin>
		  HAL_Delay(200);
 80018fe:	20c8      	movs	r0, #200	@ 0xc8
 8001900:	f001 ff56 	bl	80037b0 <HAL_Delay>
		  HAL_GPIO_WritePin(GPIOB, LD2_Pin, GPIO_PIN_RESET);
 8001904:	2200      	movs	r2, #0
 8001906:	2180      	movs	r1, #128	@ 0x80
 8001908:	480d      	ldr	r0, [pc, #52]	@ (8001940 <run+0x58>)
 800190a:	f004 f8a5 	bl	8005a58 <HAL_GPIO_WritePin>
		  HAL_Delay(200);
 800190e:	20c8      	movs	r0, #200	@ 0xc8
 8001910:	f001 ff4e 	bl	80037b0 <HAL_Delay>
	  while (!btn_press) {
 8001914:	4b09      	ldr	r3, [pc, #36]	@ (800193c <run+0x54>)
 8001916:	781b      	ldrb	r3, [r3, #0]
 8001918:	b2db      	uxtb	r3, r3
 800191a:	2b00      	cmp	r3, #0
 800191c:	d0ea      	beq.n	80018f4 <run+0xc>
	  }
	  btn_press = 0;
 800191e:	4b07      	ldr	r3, [pc, #28]	@ (800193c <run+0x54>)
 8001920:	2200      	movs	r2, #0
 8001922:	701a      	strb	r2, [r3, #0]
#if (CONTINUOUS_ACQ == 1)
	  while (!btn_press) {
 8001924:	e001      	b.n	800192a <run+0x42>
		  acquire_and_send_packet();
 8001926:	f7ff ffc7 	bl	80018b8 <acquire_and_send_packet>
	  while (!btn_press) {
 800192a:	4b04      	ldr	r3, [pc, #16]	@ (800193c <run+0x54>)
 800192c:	781b      	ldrb	r3, [r3, #0]
 800192e:	b2db      	uxtb	r3, r3
 8001930:	2b00      	cmp	r3, #0
 8001932:	d0f8      	beq.n	8001926 <run+0x3e>
	  }
	  btn_press = 0;
 8001934:	4b01      	ldr	r3, [pc, #4]	@ (800193c <run+0x54>)
 8001936:	2200      	movs	r2, #0
 8001938:	701a      	strb	r2, [r3, #0]
	  while (!btn_press) {
 800193a:	e7eb      	b.n	8001914 <run+0x2c>
 800193c:	20003bf4 	.word	0x20003bf4
 8001940:	48000400 	.word	0x48000400

08001944 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001944:	b580      	push	{r7, lr}
 8001946:	b082      	sub	sp, #8
 8001948:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800194a:	f001 febc 	bl	80036c6 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800194e:	f000 f855 	bl	80019fc <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001952:	f7ff fdff 	bl	8001554 <MX_GPIO_Init>
  MX_DMA_Init();
 8001956:	f7ff fddf 	bl	8001518 <MX_DMA_Init>
  MX_SPI1_Init();
 800195a:	f001 fbbd 	bl	80030d8 <MX_SPI1_Init>
  MX_TIM3_Init();
 800195e:	f001 fd39 	bl	80033d4 <MX_TIM3_Init>
  MX_ADC1_Init();
 8001962:	f7fe fe0d 	bl	8000580 <MX_ADC1_Init>
  /* USER CODE BEGIN 2 */
  if (ENABLE_UART) {
	  MX_LPUART1_UART_Init();
 8001966:	f001 fda9 	bl	80034bc <MX_LPUART1_UART_Init>
  }

  RetargetInit(&hlpuart1);
 800196a:	481b      	ldr	r0, [pc, #108]	@ (80019d8 <main+0x94>)
 800196c:	f000 f972 	bl	8001c54 <RetargetInit>
  DEBUG_PRINT("Hello world\r\n");
 8001970:	481a      	ldr	r0, [pc, #104]	@ (80019dc <main+0x98>)
 8001972:	f008 fe37 	bl	800a5e4 <puts>

#if ENABLE_RADIO
  // Enable S2LP Radio
  HAL_StatusTypeDef err = S2LP_Init(&hspi1);
 8001976:	481a      	ldr	r0, [pc, #104]	@ (80019e0 <main+0x9c>)
 8001978:	f001 fa26 	bl	8002dc8 <S2LP_Init>
 800197c:	4603      	mov	r3, r0
 800197e:	71fb      	strb	r3, [r7, #7]
  if (err)  {
 8001980:	79fb      	ldrb	r3, [r7, #7]
 8001982:	2b00      	cmp	r3, #0
 8001984:	d007      	beq.n	8001996 <main+0x52>
	  DEBUG_PRINT("[S2LP] Error while initializing: %u\r\n", err);
 8001986:	79fb      	ldrb	r3, [r7, #7]
 8001988:	4619      	mov	r1, r3
 800198a:	4816      	ldr	r0, [pc, #88]	@ (80019e4 <main+0xa0>)
 800198c:	f008 fdc2 	bl	800a514 <iprintf>
	  Error_Handler();
 8001990:	f000 f87a 	bl	8001a88 <Error_Handler>
 8001994:	e002      	b.n	800199c <main+0x58>
  } else {
	  DEBUG_PRINT("[S2LP] Init OK\r\n");
 8001996:	4814      	ldr	r0, [pc, #80]	@ (80019e8 <main+0xa4>)
 8001998:	f008 fe24 	bl	800a5e4 <puts>
  }
#endif

  if (HAL_ADCEx_Calibration_Start(&hadc1, ADC_SINGLE_ENDED) != HAL_OK) {
 800199c:	217f      	movs	r1, #127	@ 0x7f
 800199e:	4813      	ldr	r0, [pc, #76]	@ (80019ec <main+0xa8>)
 80019a0:	f003 fa70 	bl	8004e84 <HAL_ADCEx_Calibration_Start>
 80019a4:	4603      	mov	r3, r0
 80019a6:	2b00      	cmp	r3, #0
 80019a8:	d004      	beq.n	80019b4 <main+0x70>
	  DEBUG_PRINT("Error while calibrating the ADC\r\n");
 80019aa:	4811      	ldr	r0, [pc, #68]	@ (80019f0 <main+0xac>)
 80019ac:	f008 fe1a 	bl	800a5e4 <puts>
	  Error_Handler();
 80019b0:	f000 f86a 	bl	8001a88 <Error_Handler>
  }
  if (HAL_TIM_Base_Start(&htim3) != HAL_OK) {
 80019b4:	480f      	ldr	r0, [pc, #60]	@ (80019f4 <main+0xb0>)
 80019b6:	f006 f879 	bl	8007aac <HAL_TIM_Base_Start>
 80019ba:	4603      	mov	r3, r0
 80019bc:	2b00      	cmp	r3, #0
 80019be:	d004      	beq.n	80019ca <main+0x86>
	  DEBUG_PRINT("Error while enabling timer TIM3\r\n");
 80019c0:	480d      	ldr	r0, [pc, #52]	@ (80019f8 <main+0xb4>)
 80019c2:	f008 fe0f 	bl	800a5e4 <puts>
	  Error_Handler();
 80019c6:	f000 f85f 	bl	8001a88 <Error_Handler>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
#if (RUN_CONFIG == MAIN_APP)
  run();
 80019ca:	f7ff ff8d 	bl	80018e8 <run>
 80019ce:	2300      	movs	r3, #0
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */

  /* USER CODE END 3 */
}
 80019d0:	4618      	mov	r0, r3
 80019d2:	3708      	adds	r7, #8
 80019d4:	46bd      	mov	sp, r7
 80019d6:	bd80      	pop	{r7, pc}
 80019d8:	20004ab8 	.word	0x20004ab8
 80019dc:	0800b534 	.word	0x0800b534
 80019e0:	20004a04 	.word	0x20004a04
 80019e4:	0800b544 	.word	0x0800b544
 80019e8:	0800b56c 	.word	0x0800b56c
 80019ec:	20003018 	.word	0x20003018
 80019f0:	0800b57c 	.word	0x0800b57c
 80019f4:	20004a6c 	.word	0x20004a6c
 80019f8:	0800b5a0 	.word	0x0800b5a0

080019fc <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80019fc:	b580      	push	{r7, lr}
 80019fe:	b096      	sub	sp, #88	@ 0x58
 8001a00:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001a02:	f107 0314 	add.w	r3, r7, #20
 8001a06:	2244      	movs	r2, #68	@ 0x44
 8001a08:	2100      	movs	r1, #0
 8001a0a:	4618      	mov	r0, r3
 8001a0c:	f008 ff7e 	bl	800a90c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001a10:	463b      	mov	r3, r7
 8001a12:	2200      	movs	r2, #0
 8001a14:	601a      	str	r2, [r3, #0]
 8001a16:	605a      	str	r2, [r3, #4]
 8001a18:	609a      	str	r2, [r3, #8]
 8001a1a:	60da      	str	r2, [r3, #12]
 8001a1c:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 8001a1e:	f44f 7000 	mov.w	r0, #512	@ 0x200
 8001a22:	f004 f857 	bl	8005ad4 <HAL_PWREx_ControlVoltageScaling>
 8001a26:	4603      	mov	r3, r0
 8001a28:	2b00      	cmp	r3, #0
 8001a2a:	d001      	beq.n	8001a30 <SystemClock_Config+0x34>
  {
    Error_Handler();
 8001a2c:	f000 f82c 	bl	8001a88 <Error_Handler>
  }

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_MSI;
 8001a30:	2310      	movs	r3, #16
 8001a32:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 8001a34:	2301      	movs	r3, #1
 8001a36:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.MSICalibrationValue = 0;
 8001a38:	2300      	movs	r3, #0
 8001a3a:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_11;
 8001a3c:	23b0      	movs	r3, #176	@ 0xb0
 8001a3e:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8001a40:	2300      	movs	r3, #0
 8001a42:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001a44:	f107 0314 	add.w	r3, r7, #20
 8001a48:	4618      	mov	r0, r3
 8001a4a:	f004 f8a9 	bl	8005ba0 <HAL_RCC_OscConfig>
 8001a4e:	4603      	mov	r3, r0
 8001a50:	2b00      	cmp	r3, #0
 8001a52:	d001      	beq.n	8001a58 <SystemClock_Config+0x5c>
  {
    Error_Handler();
 8001a54:	f000 f818 	bl	8001a88 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001a58:	230f      	movs	r3, #15
 8001a5a:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_MSI;
 8001a5c:	2300      	movs	r3, #0
 8001a5e:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001a60:	2300      	movs	r3, #0
 8001a62:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8001a64:	2300      	movs	r3, #0
 8001a66:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001a68:	2300      	movs	r3, #0
 8001a6a:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8001a6c:	463b      	mov	r3, r7
 8001a6e:	2102      	movs	r1, #2
 8001a70:	4618      	mov	r0, r3
 8001a72:	f004 fcaf 	bl	80063d4 <HAL_RCC_ClockConfig>
 8001a76:	4603      	mov	r3, r0
 8001a78:	2b00      	cmp	r3, #0
 8001a7a:	d001      	beq.n	8001a80 <SystemClock_Config+0x84>
  {
    Error_Handler();
 8001a7c:	f000 f804 	bl	8001a88 <Error_Handler>
  }
}
 8001a80:	bf00      	nop
 8001a82:	3758      	adds	r7, #88	@ 0x58
 8001a84:	46bd      	mov	sp, r7
 8001a86:	bd80      	pop	{r7, pc}

08001a88 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001a88:	b580      	push	{r7, lr}
 8001a8a:	b082      	sub	sp, #8
 8001a8c:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 8001a8e:	b672      	cpsid	i
}
 8001a90:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  __disable_irq();
  DEBUG_PRINT("Entering error Handler\r\n");
 8001a92:	4817      	ldr	r0, [pc, #92]	@ (8001af0 <Error_Handler+0x68>)
 8001a94:	f008 fda6 	bl	800a5e4 <puts>
  while (1)
  {
	  // Blink LED3 (red)
	  HAL_GPIO_WritePin(GPIOB, LD3_Pin, GPIO_PIN_SET);
 8001a98:	2201      	movs	r2, #1
 8001a9a:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8001a9e:	4815      	ldr	r0, [pc, #84]	@ (8001af4 <Error_Handler+0x6c>)
 8001aa0:	f003 ffda 	bl	8005a58 <HAL_GPIO_WritePin>
	  for (volatile int i=0; i < SystemCoreClock/200; i++);
 8001aa4:	2300      	movs	r3, #0
 8001aa6:	607b      	str	r3, [r7, #4]
 8001aa8:	e002      	b.n	8001ab0 <Error_Handler+0x28>
 8001aaa:	687b      	ldr	r3, [r7, #4]
 8001aac:	3301      	adds	r3, #1
 8001aae:	607b      	str	r3, [r7, #4]
 8001ab0:	4b11      	ldr	r3, [pc, #68]	@ (8001af8 <Error_Handler+0x70>)
 8001ab2:	681b      	ldr	r3, [r3, #0]
 8001ab4:	4a11      	ldr	r2, [pc, #68]	@ (8001afc <Error_Handler+0x74>)
 8001ab6:	fba2 2303 	umull	r2, r3, r2, r3
 8001aba:	099b      	lsrs	r3, r3, #6
 8001abc:	687a      	ldr	r2, [r7, #4]
 8001abe:	4293      	cmp	r3, r2
 8001ac0:	d8f3      	bhi.n	8001aaa <Error_Handler+0x22>
	  HAL_GPIO_WritePin(GPIOB, LD3_Pin, GPIO_PIN_RESET);
 8001ac2:	2200      	movs	r2, #0
 8001ac4:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8001ac8:	480a      	ldr	r0, [pc, #40]	@ (8001af4 <Error_Handler+0x6c>)
 8001aca:	f003 ffc5 	bl	8005a58 <HAL_GPIO_WritePin>
	  for (volatile int i=0; i < SystemCoreClock/200; i++);
 8001ace:	2300      	movs	r3, #0
 8001ad0:	603b      	str	r3, [r7, #0]
 8001ad2:	e002      	b.n	8001ada <Error_Handler+0x52>
 8001ad4:	683b      	ldr	r3, [r7, #0]
 8001ad6:	3301      	adds	r3, #1
 8001ad8:	603b      	str	r3, [r7, #0]
 8001ada:	4b07      	ldr	r3, [pc, #28]	@ (8001af8 <Error_Handler+0x70>)
 8001adc:	681b      	ldr	r3, [r3, #0]
 8001ade:	4a07      	ldr	r2, [pc, #28]	@ (8001afc <Error_Handler+0x74>)
 8001ae0:	fba2 2303 	umull	r2, r3, r2, r3
 8001ae4:	099b      	lsrs	r3, r3, #6
 8001ae6:	683a      	ldr	r2, [r7, #0]
 8001ae8:	4293      	cmp	r3, r2
 8001aea:	d8f3      	bhi.n	8001ad4 <Error_Handler+0x4c>
	  HAL_GPIO_WritePin(GPIOB, LD3_Pin, GPIO_PIN_SET);
 8001aec:	e7d4      	b.n	8001a98 <Error_Handler+0x10>
 8001aee:	bf00      	nop
 8001af0:	0800b5c4 	.word	0x0800b5c4
 8001af4:	48000400 	.word	0x48000400
 8001af8:	20002f94 	.word	0x20002f94
 8001afc:	51eb851f 	.word	0x51eb851f

08001b00 <tag_cbc_mac>:
                            0x00,0x00,0x00,0x00,
							0x00,0x00,0x00,0x00,
							0x00,0x00,0x00,0x00,
							0x00,0x00,0x00,0x00};

void tag_cbc_mac(uint8_t *tag, const uint8_t *msg, size_t msg_len) {
 8001b00:	b580      	push	{r7, lr}
 8001b02:	b08e      	sub	sp, #56	@ 0x38
 8001b04:	af00      	add	r7, sp, #0
 8001b06:	60f8      	str	r0, [r7, #12]
 8001b08:	60b9      	str	r1, [r7, #8]
 8001b0a:	607a      	str	r2, [r7, #4]
	// Allocate a buffer of the key size to store the input and result of AES
	// uint32_t[4] is 4*(32/8)= 16 bytes long
	uint32_t statew[4] = {0};
 8001b0c:	f107 0314 	add.w	r3, r7, #20
 8001b10:	2200      	movs	r2, #0
 8001b12:	601a      	str	r2, [r3, #0]
 8001b14:	605a      	str	r2, [r3, #4]
 8001b16:	609a      	str	r2, [r3, #8]
 8001b18:	60da      	str	r2, [r3, #12]
	// state is a pointer to the start of the buffer
	uint8_t *state = (uint8_t*) statew;
 8001b1a:	f107 0314 	add.w	r3, r7, #20
 8001b1e:	62bb      	str	r3, [r7, #40]	@ 0x28

    // AES128_encrypt (block, key)
    // TO DO : Complete the CBC-MAC_AES

    // Copy the result of CBC-MAC-AES to the tag.
    for (i = 0; i < (msg_len + 15) / 16; i++) {
 8001b20:	2300      	movs	r3, #0
 8001b22:	637b      	str	r3, [r7, #52]	@ 0x34
 8001b24:	e026      	b.n	8001b74 <tag_cbc_mac+0x74>
		// XOR the message portion to the state
		for (size_t j = 0; j < 16; j++) {
 8001b26:	2300      	movs	r3, #0
 8001b28:	633b      	str	r3, [r7, #48]	@ 0x30
 8001b2a:	e019      	b.n	8001b60 <tag_cbc_mac+0x60>
			size_t msg_index = (i * 16) + j;
 8001b2c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001b2e:	011b      	lsls	r3, r3, #4
 8001b30:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8001b32:	4413      	add	r3, r2
 8001b34:	627b      	str	r3, [r7, #36]	@ 0x24
			if (msg_index < msg_len) {  // Ensure within bounds
 8001b36:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001b38:	687b      	ldr	r3, [r7, #4]
 8001b3a:	429a      	cmp	r2, r3
 8001b3c:	d20d      	bcs.n	8001b5a <tag_cbc_mac+0x5a>
				state[j] ^= msg[msg_index];
 8001b3e:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8001b40:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001b42:	4413      	add	r3, r2
 8001b44:	7819      	ldrb	r1, [r3, #0]
 8001b46:	68ba      	ldr	r2, [r7, #8]
 8001b48:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001b4a:	4413      	add	r3, r2
 8001b4c:	781a      	ldrb	r2, [r3, #0]
 8001b4e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8001b50:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001b52:	4403      	add	r3, r0
 8001b54:	404a      	eors	r2, r1
 8001b56:	b2d2      	uxtb	r2, r2
 8001b58:	701a      	strb	r2, [r3, #0]
		for (size_t j = 0; j < 16; j++) {
 8001b5a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001b5c:	3301      	adds	r3, #1
 8001b5e:	633b      	str	r3, [r7, #48]	@ 0x30
 8001b60:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001b62:	2b0f      	cmp	r3, #15
 8001b64:	d9e2      	bls.n	8001b2c <tag_cbc_mac+0x2c>
			}
		}

		// Encrypt the state with AES
		AES128_encrypt(state, AES_Key);
 8001b66:	4911      	ldr	r1, [pc, #68]	@ (8001bac <tag_cbc_mac+0xac>)
 8001b68:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8001b6a:	f7ff fb17 	bl	800119c <AES128_encrypt>
    for (i = 0; i < (msg_len + 15) / 16; i++) {
 8001b6e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001b70:	3301      	adds	r3, #1
 8001b72:	637b      	str	r3, [r7, #52]	@ 0x34
 8001b74:	687b      	ldr	r3, [r7, #4]
 8001b76:	330f      	adds	r3, #15
 8001b78:	091b      	lsrs	r3, r3, #4
 8001b7a:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8001b7c:	429a      	cmp	r2, r3
 8001b7e:	d3d2      	bcc.n	8001b26 <tag_cbc_mac+0x26>
	}
    // Transfer the state to the tag
    for (size_t j=0; j<16; j++) {
 8001b80:	2300      	movs	r3, #0
 8001b82:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8001b84:	e00a      	b.n	8001b9c <tag_cbc_mac+0x9c>
    	tag[j] = state[j];
 8001b86:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8001b88:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001b8a:	441a      	add	r2, r3
 8001b8c:	68f9      	ldr	r1, [r7, #12]
 8001b8e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001b90:	440b      	add	r3, r1
 8001b92:	7812      	ldrb	r2, [r2, #0]
 8001b94:	701a      	strb	r2, [r3, #0]
    for (size_t j=0; j<16; j++) {
 8001b96:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001b98:	3301      	adds	r3, #1
 8001b9a:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8001b9c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001b9e:	2b0f      	cmp	r3, #15
 8001ba0:	d9f1      	bls.n	8001b86 <tag_cbc_mac+0x86>
    }
}
 8001ba2:	bf00      	nop
 8001ba4:	bf00      	nop
 8001ba6:	3738      	adds	r7, #56	@ 0x38
 8001ba8:	46bd      	mov	sp, r7
 8001baa:	bd80      	pop	{r7, pc}
 8001bac:	0800b894 	.word	0x0800b894

08001bb0 <make_packet>:

// Assumes payload is already in place in the packet
int make_packet(uint8_t *packet, size_t payload_len, uint8_t sender_id, uint32_t serial) {
 8001bb0:	b580      	push	{r7, lr}
 8001bb2:	b086      	sub	sp, #24
 8001bb4:	af00      	add	r7, sp, #0
 8001bb6:	60f8      	str	r0, [r7, #12]
 8001bb8:	60b9      	str	r1, [r7, #8]
 8001bba:	603b      	str	r3, [r7, #0]
 8001bbc:	4613      	mov	r3, r2
 8001bbe:	71fb      	strb	r3, [r7, #7]
    size_t packet_len = payload_len + PACKET_HEADER_LENGTH + PACKET_TAG_LENGTH;
 8001bc0:	68bb      	ldr	r3, [r7, #8]
 8001bc2:	3318      	adds	r3, #24
 8001bc4:	617b      	str	r3, [r7, #20]
    // Initially, the whole packet header is set to 0s
    memset(packet, 0, PACKET_HEADER_LENGTH);
 8001bc6:	2208      	movs	r2, #8
 8001bc8:	2100      	movs	r1, #0
 8001bca:	68f8      	ldr	r0, [r7, #12]
 8001bcc:	f008 fe9e 	bl	800a90c <memset>
    // So is the tag
	memset(packet + payload_len + PACKET_HEADER_LENGTH, 0, PACKET_TAG_LENGTH);
 8001bd0:	68bb      	ldr	r3, [r7, #8]
 8001bd2:	3308      	adds	r3, #8
 8001bd4:	68fa      	ldr	r2, [r7, #12]
 8001bd6:	4413      	add	r3, r2
 8001bd8:	2210      	movs	r2, #16
 8001bda:	2100      	movs	r1, #0
 8001bdc:	4618      	mov	r0, r3
 8001bde:	f008 fe95 	bl	800a90c <memset>

	// TO DO :  replace the two previous command by properly

	// Set the reserved field to 0
	packet[0] = 0x00;
 8001be2:	68fb      	ldr	r3, [r7, #12]
 8001be4:	2200      	movs	r2, #0
 8001be6:	701a      	strb	r2, [r3, #0]
	// Set the emitter_id field
	packet[1] = sender_id;
 8001be8:	68fb      	ldr	r3, [r7, #12]
 8001bea:	3301      	adds	r3, #1
 8001bec:	79fa      	ldrb	r2, [r7, #7]
 8001bee:	701a      	strb	r2, [r3, #0]
	// Set the payload_length field
	packet[2] = (payload_len >> 8) & 0xFF;
 8001bf0:	68bb      	ldr	r3, [r7, #8]
 8001bf2:	0a1a      	lsrs	r2, r3, #8
 8001bf4:	68fb      	ldr	r3, [r7, #12]
 8001bf6:	3302      	adds	r3, #2
 8001bf8:	b2d2      	uxtb	r2, r2
 8001bfa:	701a      	strb	r2, [r3, #0]
	packet[3] = payload_len & 0xFF;
 8001bfc:	68fb      	ldr	r3, [r7, #12]
 8001bfe:	3303      	adds	r3, #3
 8001c00:	68ba      	ldr	r2, [r7, #8]
 8001c02:	b2d2      	uxtb	r2, r2
 8001c04:	701a      	strb	r2, [r3, #0]
	// Set the packet_serial field
	packet[4] = (serial >> 24) & 0xFF;
 8001c06:	683b      	ldr	r3, [r7, #0]
 8001c08:	0e1a      	lsrs	r2, r3, #24
 8001c0a:	68fb      	ldr	r3, [r7, #12]
 8001c0c:	3304      	adds	r3, #4
 8001c0e:	b2d2      	uxtb	r2, r2
 8001c10:	701a      	strb	r2, [r3, #0]
	packet[5] = (serial >> 16) & 0xFF;
 8001c12:	683b      	ldr	r3, [r7, #0]
 8001c14:	0c1a      	lsrs	r2, r3, #16
 8001c16:	68fb      	ldr	r3, [r7, #12]
 8001c18:	3305      	adds	r3, #5
 8001c1a:	b2d2      	uxtb	r2, r2
 8001c1c:	701a      	strb	r2, [r3, #0]
	packet[6] = (serial >> 8) & 0xFF;
 8001c1e:	683b      	ldr	r3, [r7, #0]
 8001c20:	0a1a      	lsrs	r2, r3, #8
 8001c22:	68fb      	ldr	r3, [r7, #12]
 8001c24:	3306      	adds	r3, #6
 8001c26:	b2d2      	uxtb	r2, r2
 8001c28:	701a      	strb	r2, [r3, #0]
	packet[7] = serial & 0xFF;
 8001c2a:	68fb      	ldr	r3, [r7, #12]
 8001c2c:	3307      	adds	r3, #7
 8001c2e:	683a      	ldr	r2, [r7, #0]
 8001c30:	b2d2      	uxtb	r2, r2
 8001c32:	701a      	strb	r2, [r3, #0]
	 *		 	This will be helpful when setting fields that are on multiple bytes.
	*/

	// For the tag field, you have to calculate the tag. The function call below is correct but
	// tag_cbc_mac function, calculating the tag, is not implemented.
    tag_cbc_mac(packet + payload_len + PACKET_HEADER_LENGTH, packet, payload_len + PACKET_HEADER_LENGTH);
 8001c34:	68bb      	ldr	r3, [r7, #8]
 8001c36:	3308      	adds	r3, #8
 8001c38:	68fa      	ldr	r2, [r7, #12]
 8001c3a:	18d0      	adds	r0, r2, r3
 8001c3c:	68bb      	ldr	r3, [r7, #8]
 8001c3e:	3308      	adds	r3, #8
 8001c40:	461a      	mov	r2, r3
 8001c42:	68f9      	ldr	r1, [r7, #12]
 8001c44:	f7ff ff5c 	bl	8001b00 <tag_cbc_mac>

    return packet_len;
 8001c48:	697b      	ldr	r3, [r7, #20]
}
 8001c4a:	4618      	mov	r0, r3
 8001c4c:	3718      	adds	r7, #24
 8001c4e:	46bd      	mov	sp, r7
 8001c50:	bd80      	pop	{r7, pc}
	...

08001c54 <RetargetInit>:
#define STDOUT_FILENO 1
#define STDERR_FILENO 2

UART_HandleTypeDef *gHuart;

void RetargetInit(UART_HandleTypeDef *huart) {
 8001c54:	b580      	push	{r7, lr}
 8001c56:	b082      	sub	sp, #8
 8001c58:	af00      	add	r7, sp, #0
 8001c5a:	6078      	str	r0, [r7, #4]
  gHuart = huart;
 8001c5c:	4a07      	ldr	r2, [pc, #28]	@ (8001c7c <RetargetInit+0x28>)
 8001c5e:	687b      	ldr	r3, [r7, #4]
 8001c60:	6013      	str	r3, [r2, #0]

  /* Disable I/O buffering for STDOUT stream, so that
   * chars are sent out as soon as they are printed. */
  setvbuf(stdout, NULL, _IONBF, 0);
 8001c62:	4b07      	ldr	r3, [pc, #28]	@ (8001c80 <RetargetInit+0x2c>)
 8001c64:	681b      	ldr	r3, [r3, #0]
 8001c66:	6898      	ldr	r0, [r3, #8]
 8001c68:	2300      	movs	r3, #0
 8001c6a:	2202      	movs	r2, #2
 8001c6c:	2100      	movs	r1, #0
 8001c6e:	f008 fcc1 	bl	800a5f4 <setvbuf>
}
 8001c72:	bf00      	nop
 8001c74:	3708      	adds	r7, #8
 8001c76:	46bd      	mov	sp, r7
 8001c78:	bd80      	pop	{r7, pc}
 8001c7a:	bf00      	nop
 8001c7c:	20003bf8 	.word	0x20003bf8
 8001c80:	20002fac 	.word	0x20002fac

08001c84 <_isatty>:

int _isatty(int fd) {
 8001c84:	b580      	push	{r7, lr}
 8001c86:	b082      	sub	sp, #8
 8001c88:	af00      	add	r7, sp, #0
 8001c8a:	6078      	str	r0, [r7, #4]
  if (fd >= STDIN_FILENO && fd <= STDERR_FILENO)
 8001c8c:	687b      	ldr	r3, [r7, #4]
 8001c8e:	2b00      	cmp	r3, #0
 8001c90:	db04      	blt.n	8001c9c <_isatty+0x18>
 8001c92:	687b      	ldr	r3, [r7, #4]
 8001c94:	2b02      	cmp	r3, #2
 8001c96:	dc01      	bgt.n	8001c9c <_isatty+0x18>
    return 1;
 8001c98:	2301      	movs	r3, #1
 8001c9a:	e005      	b.n	8001ca8 <_isatty+0x24>

  errno = EBADF;
 8001c9c:	f008 fe84 	bl	800a9a8 <__errno>
 8001ca0:	4603      	mov	r3, r0
 8001ca2:	2209      	movs	r2, #9
 8001ca4:	601a      	str	r2, [r3, #0]
  return 0;
 8001ca6:	2300      	movs	r3, #0
}
 8001ca8:	4618      	mov	r0, r3
 8001caa:	3708      	adds	r7, #8
 8001cac:	46bd      	mov	sp, r7
 8001cae:	bd80      	pop	{r7, pc}

08001cb0 <_write>:

int _write(int fd, char* ptr, int len) {
 8001cb0:	b580      	push	{r7, lr}
 8001cb2:	b086      	sub	sp, #24
 8001cb4:	af00      	add	r7, sp, #0
 8001cb6:	60f8      	str	r0, [r7, #12]
 8001cb8:	60b9      	str	r1, [r7, #8]
 8001cba:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef hstatus;

  if (fd == STDOUT_FILENO || fd == STDERR_FILENO) {
 8001cbc:	68fb      	ldr	r3, [r7, #12]
 8001cbe:	2b01      	cmp	r3, #1
 8001cc0:	d002      	beq.n	8001cc8 <_write+0x18>
 8001cc2:	68fb      	ldr	r3, [r7, #12]
 8001cc4:	2b02      	cmp	r3, #2
 8001cc6:	d111      	bne.n	8001cec <_write+0x3c>
    hstatus = HAL_UART_Transmit(gHuart, (uint8_t *) ptr, len, HAL_MAX_DELAY);
 8001cc8:	4b0e      	ldr	r3, [pc, #56]	@ (8001d04 <_write+0x54>)
 8001cca:	6818      	ldr	r0, [r3, #0]
 8001ccc:	687b      	ldr	r3, [r7, #4]
 8001cce:	b29a      	uxth	r2, r3
 8001cd0:	f04f 33ff 	mov.w	r3, #4294967295
 8001cd4:	68b9      	ldr	r1, [r7, #8]
 8001cd6:	f006 fb87 	bl	80083e8 <HAL_UART_Transmit>
 8001cda:	4603      	mov	r3, r0
 8001cdc:	75fb      	strb	r3, [r7, #23]
    if (hstatus == HAL_OK)
 8001cde:	7dfb      	ldrb	r3, [r7, #23]
 8001ce0:	2b00      	cmp	r3, #0
 8001ce2:	d101      	bne.n	8001ce8 <_write+0x38>
      return len;
 8001ce4:	687b      	ldr	r3, [r7, #4]
 8001ce6:	e008      	b.n	8001cfa <_write+0x4a>
    else
      return EIO;
 8001ce8:	2305      	movs	r3, #5
 8001cea:	e006      	b.n	8001cfa <_write+0x4a>
  }
  errno = EBADF;
 8001cec:	f008 fe5c 	bl	800a9a8 <__errno>
 8001cf0:	4603      	mov	r3, r0
 8001cf2:	2209      	movs	r2, #9
 8001cf4:	601a      	str	r2, [r3, #0]
  return -1;
 8001cf6:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001cfa:	4618      	mov	r0, r3
 8001cfc:	3718      	adds	r7, #24
 8001cfe:	46bd      	mov	sp, r7
 8001d00:	bd80      	pop	{r7, pc}
 8001d02:	bf00      	nop
 8001d04:	20003bf8 	.word	0x20003bf8

08001d08 <_close>:

int _close(int fd) {
 8001d08:	b580      	push	{r7, lr}
 8001d0a:	b082      	sub	sp, #8
 8001d0c:	af00      	add	r7, sp, #0
 8001d0e:	6078      	str	r0, [r7, #4]
  if (fd >= STDIN_FILENO && fd <= STDERR_FILENO)
 8001d10:	687b      	ldr	r3, [r7, #4]
 8001d12:	2b00      	cmp	r3, #0
 8001d14:	db04      	blt.n	8001d20 <_close+0x18>
 8001d16:	687b      	ldr	r3, [r7, #4]
 8001d18:	2b02      	cmp	r3, #2
 8001d1a:	dc01      	bgt.n	8001d20 <_close+0x18>
    return 0;
 8001d1c:	2300      	movs	r3, #0
 8001d1e:	e006      	b.n	8001d2e <_close+0x26>

  errno = EBADF;
 8001d20:	f008 fe42 	bl	800a9a8 <__errno>
 8001d24:	4603      	mov	r3, r0
 8001d26:	2209      	movs	r2, #9
 8001d28:	601a      	str	r2, [r3, #0]
  return -1;
 8001d2a:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001d2e:	4618      	mov	r0, r3
 8001d30:	3708      	adds	r7, #8
 8001d32:	46bd      	mov	sp, r7
 8001d34:	bd80      	pop	{r7, pc}

08001d36 <_lseek>:

int _lseek(int fd, int ptr, int dir) {
 8001d36:	b580      	push	{r7, lr}
 8001d38:	b084      	sub	sp, #16
 8001d3a:	af00      	add	r7, sp, #0
 8001d3c:	60f8      	str	r0, [r7, #12]
 8001d3e:	60b9      	str	r1, [r7, #8]
 8001d40:	607a      	str	r2, [r7, #4]
  (void) fd;
  (void) ptr;
  (void) dir;

  errno = EBADF;
 8001d42:	f008 fe31 	bl	800a9a8 <__errno>
 8001d46:	4603      	mov	r3, r0
 8001d48:	2209      	movs	r2, #9
 8001d4a:	601a      	str	r2, [r3, #0]
  return -1;
 8001d4c:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001d50:	4618      	mov	r0, r3
 8001d52:	3710      	adds	r7, #16
 8001d54:	46bd      	mov	sp, r7
 8001d56:	bd80      	pop	{r7, pc}

08001d58 <_read>:

int _read(int fd, char* ptr, int len) {
 8001d58:	b580      	push	{r7, lr}
 8001d5a:	b086      	sub	sp, #24
 8001d5c:	af00      	add	r7, sp, #0
 8001d5e:	60f8      	str	r0, [r7, #12]
 8001d60:	60b9      	str	r1, [r7, #8]
 8001d62:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef hstatus;

  if (fd == STDIN_FILENO) {
 8001d64:	68fb      	ldr	r3, [r7, #12]
 8001d66:	2b00      	cmp	r3, #0
 8001d68:	d110      	bne.n	8001d8c <_read+0x34>
    hstatus = HAL_UART_Receive(gHuart, (uint8_t *) ptr, 1, HAL_MAX_DELAY);
 8001d6a:	4b0e      	ldr	r3, [pc, #56]	@ (8001da4 <_read+0x4c>)
 8001d6c:	6818      	ldr	r0, [r3, #0]
 8001d6e:	f04f 33ff 	mov.w	r3, #4294967295
 8001d72:	2201      	movs	r2, #1
 8001d74:	68b9      	ldr	r1, [r7, #8]
 8001d76:	f006 fbc0 	bl	80084fa <HAL_UART_Receive>
 8001d7a:	4603      	mov	r3, r0
 8001d7c:	75fb      	strb	r3, [r7, #23]
    if (hstatus == HAL_OK)
 8001d7e:	7dfb      	ldrb	r3, [r7, #23]
 8001d80:	2b00      	cmp	r3, #0
 8001d82:	d101      	bne.n	8001d88 <_read+0x30>
      return 1;
 8001d84:	2301      	movs	r3, #1
 8001d86:	e008      	b.n	8001d9a <_read+0x42>
    else
      return EIO;
 8001d88:	2305      	movs	r3, #5
 8001d8a:	e006      	b.n	8001d9a <_read+0x42>
  }
  errno = EBADF;
 8001d8c:	f008 fe0c 	bl	800a9a8 <__errno>
 8001d90:	4603      	mov	r3, r0
 8001d92:	2209      	movs	r2, #9
 8001d94:	601a      	str	r2, [r3, #0]
  return -1;
 8001d96:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001d9a:	4618      	mov	r0, r3
 8001d9c:	3718      	adds	r7, #24
 8001d9e:	46bd      	mov	sp, r7
 8001da0:	bd80      	pop	{r7, pc}
 8001da2:	bf00      	nop
 8001da4:	20003bf8 	.word	0x20003bf8

08001da8 <_fstat>:

int _fstat(int fd, struct stat* st) {
 8001da8:	b580      	push	{r7, lr}
 8001daa:	b082      	sub	sp, #8
 8001dac:	af00      	add	r7, sp, #0
 8001dae:	6078      	str	r0, [r7, #4]
 8001db0:	6039      	str	r1, [r7, #0]
  if (fd >= STDIN_FILENO && fd <= STDERR_FILENO) {
 8001db2:	687b      	ldr	r3, [r7, #4]
 8001db4:	2b00      	cmp	r3, #0
 8001db6:	db08      	blt.n	8001dca <_fstat+0x22>
 8001db8:	687b      	ldr	r3, [r7, #4]
 8001dba:	2b02      	cmp	r3, #2
 8001dbc:	dc05      	bgt.n	8001dca <_fstat+0x22>
    st->st_mode = S_IFCHR;
 8001dbe:	683b      	ldr	r3, [r7, #0]
 8001dc0:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001dc4:	605a      	str	r2, [r3, #4]
    return 0;
 8001dc6:	2300      	movs	r3, #0
 8001dc8:	e005      	b.n	8001dd6 <_fstat+0x2e>
  }

  errno = EBADF;
 8001dca:	f008 fded 	bl	800a9a8 <__errno>
 8001dce:	4603      	mov	r3, r0
 8001dd0:	2209      	movs	r2, #9
 8001dd2:	601a      	str	r2, [r3, #0]
  return 0;
 8001dd4:	2300      	movs	r3, #0
}
 8001dd6:	4618      	mov	r0, r3
 8001dd8:	3708      	adds	r7, #8
 8001dda:	46bd      	mov	sp, r7
 8001ddc:	bd80      	pop	{r7, pc}
	...

08001de0 <S2LP_Command>:
volatile uint8_t underflow = 0;

volatile uint16_t n_chunks_tx = 0;

HAL_StatusTypeDef S2LP_Command(uint8_t cmd, S2LPStatus *status)
{
 8001de0:	b580      	push	{r7, lr}
 8001de2:	b086      	sub	sp, #24
 8001de4:	af02      	add	r7, sp, #8
 8001de6:	4603      	mov	r3, r0
 8001de8:	6039      	str	r1, [r7, #0]
 8001dea:	71fb      	strb	r3, [r7, #7]
	uint8_t TxBuf[2] = {0x80, cmd};
 8001dec:	2380      	movs	r3, #128	@ 0x80
 8001dee:	733b      	strb	r3, [r7, #12]
 8001df0:	79fb      	ldrb	r3, [r7, #7]
 8001df2:	737b      	strb	r3, [r7, #13]
  __ASM volatile ("cpsid i" : : : "memory");
 8001df4:	b672      	cpsid	i
}
 8001df6:	bf00      	nop
	uint8_t RxBuf[2];

	__disable_irq();
	HAL_GPIO_WritePin(RADIO_S2LP_CSN_GPIO_Port, RADIO_S2LP_CSN_Pin, GPIO_PIN_RESET);
 8001df8:	2200      	movs	r2, #0
 8001dfa:	2101      	movs	r1, #1
 8001dfc:	480f      	ldr	r0, [pc, #60]	@ (8001e3c <S2LP_Command+0x5c>)
 8001dfe:	f003 fe2b 	bl	8005a58 <HAL_GPIO_WritePin>
	HAL_StatusTypeDef err = HAL_SPI_TransmitReceive(gSPI, TxBuf, RxBuf, 2, HAL_MAX_DELAY);
 8001e02:	4b0f      	ldr	r3, [pc, #60]	@ (8001e40 <S2LP_Command+0x60>)
 8001e04:	6818      	ldr	r0, [r3, #0]
 8001e06:	f107 0208 	add.w	r2, r7, #8
 8001e0a:	f107 010c 	add.w	r1, r7, #12
 8001e0e:	f04f 33ff 	mov.w	r3, #4294967295
 8001e12:	9300      	str	r3, [sp, #0]
 8001e14:	2302      	movs	r3, #2
 8001e16:	f005 fa6e 	bl	80072f6 <HAL_SPI_TransmitReceive>
 8001e1a:	4603      	mov	r3, r0
 8001e1c:	73fb      	strb	r3, [r7, #15]
	HAL_GPIO_WritePin(RADIO_S2LP_CSN_GPIO_Port, RADIO_S2LP_CSN_Pin, GPIO_PIN_SET);
 8001e1e:	2201      	movs	r2, #1
 8001e20:	2101      	movs	r1, #1
 8001e22:	4806      	ldr	r0, [pc, #24]	@ (8001e3c <S2LP_Command+0x5c>)
 8001e24:	f003 fe18 	bl	8005a58 <HAL_GPIO_WritePin>
  __ASM volatile ("cpsie i" : : : "memory");
 8001e28:	b662      	cpsie	i
}
 8001e2a:	bf00      	nop
	__enable_irq();

	memcpy(status, &RxBuf[0], 2);
 8001e2c:	893a      	ldrh	r2, [r7, #8]
 8001e2e:	683b      	ldr	r3, [r7, #0]
 8001e30:	801a      	strh	r2, [r3, #0]
	return err;
 8001e32:	7bfb      	ldrb	r3, [r7, #15]
}
 8001e34:	4618      	mov	r0, r3
 8001e36:	3710      	adds	r7, #16
 8001e38:	46bd      	mov	sp, r7
 8001e3a:	bd80      	pop	{r7, pc}
 8001e3c:	48000800 	.word	0x48000800
 8001e40:	20003bfc 	.word	0x20003bfc

08001e44 <S2LP_ReadReg>:

HAL_StatusTypeDef S2LP_ReadReg(uint8_t addr, uint8_t *retval, S2LPStatus *status)
{
 8001e44:	b580      	push	{r7, lr}
 8001e46:	b088      	sub	sp, #32
 8001e48:	af02      	add	r7, sp, #8
 8001e4a:	4603      	mov	r3, r0
 8001e4c:	60b9      	str	r1, [r7, #8]
 8001e4e:	607a      	str	r2, [r7, #4]
 8001e50:	73fb      	strb	r3, [r7, #15]
	uint8_t TxBuf[] = {0x01, addr, 0x0};
 8001e52:	2301      	movs	r3, #1
 8001e54:	753b      	strb	r3, [r7, #20]
 8001e56:	7bfb      	ldrb	r3, [r7, #15]
 8001e58:	757b      	strb	r3, [r7, #21]
 8001e5a:	2300      	movs	r3, #0
 8001e5c:	75bb      	strb	r3, [r7, #22]
  __ASM volatile ("cpsid i" : : : "memory");
 8001e5e:	b672      	cpsid	i
}
 8001e60:	bf00      	nop
	uint8_t RxBuf[3];

	__disable_irq();
	HAL_GPIO_WritePin(RADIO_S2LP_CSN_GPIO_Port, RADIO_S2LP_CSN_Pin, GPIO_PIN_RESET);
 8001e62:	2200      	movs	r2, #0
 8001e64:	2101      	movs	r1, #1
 8001e66:	4814      	ldr	r0, [pc, #80]	@ (8001eb8 <S2LP_ReadReg+0x74>)
 8001e68:	f003 fdf6 	bl	8005a58 <HAL_GPIO_WritePin>
	HAL_StatusTypeDef err = HAL_SPI_TransmitReceive(gSPI, TxBuf, RxBuf, 3, HAL_MAX_DELAY);
 8001e6c:	4b13      	ldr	r3, [pc, #76]	@ (8001ebc <S2LP_ReadReg+0x78>)
 8001e6e:	6818      	ldr	r0, [r3, #0]
 8001e70:	f107 0210 	add.w	r2, r7, #16
 8001e74:	f107 0114 	add.w	r1, r7, #20
 8001e78:	f04f 33ff 	mov.w	r3, #4294967295
 8001e7c:	9300      	str	r3, [sp, #0]
 8001e7e:	2303      	movs	r3, #3
 8001e80:	f005 fa39 	bl	80072f6 <HAL_SPI_TransmitReceive>
 8001e84:	4603      	mov	r3, r0
 8001e86:	75fb      	strb	r3, [r7, #23]
	HAL_GPIO_WritePin(RADIO_S2LP_CSN_GPIO_Port, RADIO_S2LP_CSN_Pin, GPIO_PIN_SET);
 8001e88:	2201      	movs	r2, #1
 8001e8a:	2101      	movs	r1, #1
 8001e8c:	480a      	ldr	r0, [pc, #40]	@ (8001eb8 <S2LP_ReadReg+0x74>)
 8001e8e:	f003 fde3 	bl	8005a58 <HAL_GPIO_WritePin>
  __ASM volatile ("cpsie i" : : : "memory");
 8001e92:	b662      	cpsie	i
}
 8001e94:	bf00      	nop
	__enable_irq();

	if (status != NULL)
 8001e96:	687b      	ldr	r3, [r7, #4]
 8001e98:	2b00      	cmp	r3, #0
 8001e9a:	d002      	beq.n	8001ea2 <S2LP_ReadReg+0x5e>
		memcpy(status, &RxBuf[0], 2);
 8001e9c:	8a3a      	ldrh	r2, [r7, #16]
 8001e9e:	687b      	ldr	r3, [r7, #4]
 8001ea0:	801a      	strh	r2, [r3, #0]
	if (retval != NULL)
 8001ea2:	68bb      	ldr	r3, [r7, #8]
 8001ea4:	2b00      	cmp	r3, #0
 8001ea6:	d002      	beq.n	8001eae <S2LP_ReadReg+0x6a>
		*retval = RxBuf[2];
 8001ea8:	7cba      	ldrb	r2, [r7, #18]
 8001eaa:	68bb      	ldr	r3, [r7, #8]
 8001eac:	701a      	strb	r2, [r3, #0]
	return err;
 8001eae:	7dfb      	ldrb	r3, [r7, #23]
}
 8001eb0:	4618      	mov	r0, r3
 8001eb2:	3718      	adds	r7, #24
 8001eb4:	46bd      	mov	sp, r7
 8001eb6:	bd80      	pop	{r7, pc}
 8001eb8:	48000800 	.word	0x48000800
 8001ebc:	20003bfc 	.word	0x20003bfc

08001ec0 <S2LP_WriteReg>:

HAL_StatusTypeDef S2LP_WriteReg(uint8_t addr, uint8_t val, S2LPStatus *status)
{
 8001ec0:	b580      	push	{r7, lr}
 8001ec2:	b086      	sub	sp, #24
 8001ec4:	af02      	add	r7, sp, #8
 8001ec6:	4603      	mov	r3, r0
 8001ec8:	603a      	str	r2, [r7, #0]
 8001eca:	71fb      	strb	r3, [r7, #7]
 8001ecc:	460b      	mov	r3, r1
 8001ece:	71bb      	strb	r3, [r7, #6]
	uint8_t TxBuf[] = {0x00, addr, val};
 8001ed0:	2300      	movs	r3, #0
 8001ed2:	733b      	strb	r3, [r7, #12]
 8001ed4:	79fb      	ldrb	r3, [r7, #7]
 8001ed6:	737b      	strb	r3, [r7, #13]
 8001ed8:	79bb      	ldrb	r3, [r7, #6]
 8001eda:	73bb      	strb	r3, [r7, #14]
  __ASM volatile ("cpsid i" : : : "memory");
 8001edc:	b672      	cpsid	i
}
 8001ede:	bf00      	nop
	uint8_t RxBuf[3];

	__disable_irq();
	HAL_GPIO_WritePin(RADIO_S2LP_CSN_GPIO_Port, RADIO_S2LP_CSN_Pin, GPIO_PIN_RESET);
 8001ee0:	2200      	movs	r2, #0
 8001ee2:	2101      	movs	r1, #1
 8001ee4:	4811      	ldr	r0, [pc, #68]	@ (8001f2c <S2LP_WriteReg+0x6c>)
 8001ee6:	f003 fdb7 	bl	8005a58 <HAL_GPIO_WritePin>
	HAL_StatusTypeDef err = HAL_SPI_TransmitReceive(gSPI, TxBuf, RxBuf, 3, HAL_MAX_DELAY);
 8001eea:	4b11      	ldr	r3, [pc, #68]	@ (8001f30 <S2LP_WriteReg+0x70>)
 8001eec:	6818      	ldr	r0, [r3, #0]
 8001eee:	f107 0208 	add.w	r2, r7, #8
 8001ef2:	f107 010c 	add.w	r1, r7, #12
 8001ef6:	f04f 33ff 	mov.w	r3, #4294967295
 8001efa:	9300      	str	r3, [sp, #0]
 8001efc:	2303      	movs	r3, #3
 8001efe:	f005 f9fa 	bl	80072f6 <HAL_SPI_TransmitReceive>
 8001f02:	4603      	mov	r3, r0
 8001f04:	73fb      	strb	r3, [r7, #15]
	HAL_GPIO_WritePin(RADIO_S2LP_CSN_GPIO_Port, RADIO_S2LP_CSN_Pin, GPIO_PIN_SET);
 8001f06:	2201      	movs	r2, #1
 8001f08:	2101      	movs	r1, #1
 8001f0a:	4808      	ldr	r0, [pc, #32]	@ (8001f2c <S2LP_WriteReg+0x6c>)
 8001f0c:	f003 fda4 	bl	8005a58 <HAL_GPIO_WritePin>
  __ASM volatile ("cpsie i" : : : "memory");
 8001f10:	b662      	cpsie	i
}
 8001f12:	bf00      	nop
	__enable_irq();

	if (status != NULL)
 8001f14:	683b      	ldr	r3, [r7, #0]
 8001f16:	2b00      	cmp	r3, #0
 8001f18:	d002      	beq.n	8001f20 <S2LP_WriteReg+0x60>
		memcpy(status, &RxBuf[0], 2);
 8001f1a:	893a      	ldrh	r2, [r7, #8]
 8001f1c:	683b      	ldr	r3, [r7, #0]
 8001f1e:	801a      	strh	r2, [r3, #0]
	return err;
 8001f20:	7bfb      	ldrb	r3, [r7, #15]
}
 8001f22:	4618      	mov	r0, r3
 8001f24:	3710      	adds	r7, #16
 8001f26:	46bd      	mov	sp, r7
 8001f28:	bd80      	pop	{r7, pc}
 8001f2a:	bf00      	nop
 8001f2c:	48000800 	.word	0x48000800
 8001f30:	20003bfc 	.word	0x20003bfc

08001f34 <S2LP_WriteTxFIFO>:

HAL_StatusTypeDef S2LP_WriteTxFIFO(uint8_t *chunk, uint8_t chunk_len, S2LPStatus *status)
{
 8001f34:	b590      	push	{r4, r7, lr}
 8001f36:	b08d      	sub	sp, #52	@ 0x34
 8001f38:	af02      	add	r7, sp, #8
 8001f3a:	60f8      	str	r0, [r7, #12]
 8001f3c:	460b      	mov	r3, r1
 8001f3e:	607a      	str	r2, [r7, #4]
 8001f40:	72fb      	strb	r3, [r7, #11]
	uint8_t TxBuf[FIFO_CHUNK_SIZE+2];
	uint8_t RxBuf[FIFO_CHUNK_SIZE+2];
	TxBuf[0] = 0;
 8001f42:	2300      	movs	r3, #0
 8001f44:	773b      	strb	r3, [r7, #28]
	TxBuf[1] = 0xFF;
 8001f46:	23ff      	movs	r3, #255	@ 0xff
 8001f48:	777b      	strb	r3, [r7, #29]
	memcpy((void *)&TxBuf[2], (void *)chunk, chunk_len);
 8001f4a:	7afa      	ldrb	r2, [r7, #11]
 8001f4c:	f107 031c 	add.w	r3, r7, #28
 8001f50:	3302      	adds	r3, #2
 8001f52:	68f9      	ldr	r1, [r7, #12]
 8001f54:	4618      	mov	r0, r3
 8001f56:	f008 fd54 	bl	800aa02 <memcpy>
  __ASM volatile ("cpsid i" : : : "memory");
 8001f5a:	b672      	cpsid	i
}
 8001f5c:	bf00      	nop

	__disable_irq();
	HAL_GPIO_WritePin(RADIO_S2LP_CSN_GPIO_Port, RADIO_S2LP_CSN_Pin, GPIO_PIN_RESET);
 8001f5e:	2200      	movs	r2, #0
 8001f60:	2101      	movs	r1, #1
 8001f62:	4814      	ldr	r0, [pc, #80]	@ (8001fb4 <S2LP_WriteTxFIFO+0x80>)
 8001f64:	f003 fd78 	bl	8005a58 <HAL_GPIO_WritePin>
	HAL_StatusTypeDef err = HAL_SPI_TransmitReceive(gSPI, TxBuf, RxBuf, chunk_len+2, HAL_MAX_DELAY);
 8001f68:	4b13      	ldr	r3, [pc, #76]	@ (8001fb8 <S2LP_WriteTxFIFO+0x84>)
 8001f6a:	6818      	ldr	r0, [r3, #0]
 8001f6c:	7afb      	ldrb	r3, [r7, #11]
 8001f6e:	b29b      	uxth	r3, r3
 8001f70:	3302      	adds	r3, #2
 8001f72:	b29b      	uxth	r3, r3
 8001f74:	f107 0210 	add.w	r2, r7, #16
 8001f78:	f107 011c 	add.w	r1, r7, #28
 8001f7c:	f04f 34ff 	mov.w	r4, #4294967295
 8001f80:	9400      	str	r4, [sp, #0]
 8001f82:	f005 f9b8 	bl	80072f6 <HAL_SPI_TransmitReceive>
 8001f86:	4603      	mov	r3, r0
 8001f88:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
	HAL_GPIO_WritePin(RADIO_S2LP_CSN_GPIO_Port, RADIO_S2LP_CSN_Pin, GPIO_PIN_SET);
 8001f8c:	2201      	movs	r2, #1
 8001f8e:	2101      	movs	r1, #1
 8001f90:	4808      	ldr	r0, [pc, #32]	@ (8001fb4 <S2LP_WriteTxFIFO+0x80>)
 8001f92:	f003 fd61 	bl	8005a58 <HAL_GPIO_WritePin>
  __ASM volatile ("cpsie i" : : : "memory");
 8001f96:	b662      	cpsie	i
}
 8001f98:	bf00      	nop
	__enable_irq();

	if (status != NULL)
 8001f9a:	687b      	ldr	r3, [r7, #4]
 8001f9c:	2b00      	cmp	r3, #0
 8001f9e:	d002      	beq.n	8001fa6 <S2LP_WriteTxFIFO+0x72>
		memcpy(status, &RxBuf[0], 2);
 8001fa0:	8a3a      	ldrh	r2, [r7, #16]
 8001fa2:	687b      	ldr	r3, [r7, #4]
 8001fa4:	801a      	strh	r2, [r3, #0]
	return err;
 8001fa6:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 8001faa:	4618      	mov	r0, r3
 8001fac:	372c      	adds	r7, #44	@ 0x2c
 8001fae:	46bd      	mov	sp, r7
 8001fb0:	bd90      	pop	{r4, r7, pc}
 8001fb2:	bf00      	nop
 8001fb4:	48000800 	.word	0x48000800
 8001fb8:	20003bfc 	.word	0x20003bfc

08001fbc <S2LP_Send>:

HAL_StatusTypeDef S2LP_Send(uint8_t *payload, uint16_t pay_len)
{
 8001fbc:	b580      	push	{r7, lr}
 8001fbe:	b086      	sub	sp, #24
 8001fc0:	af00      	add	r7, sp, #0
 8001fc2:	6078      	str	r0, [r7, #4]
 8001fc4:	460b      	mov	r3, r1
 8001fc6:	807b      	strh	r3, [r7, #2]
	S2LPStatus radio_status;
	HAL_StatusTypeDef err;

	// Flush the Tx FIFO
	S2LP_Command(CMD_FLUSHTXFIFO, &radio_status);
 8001fc8:	f107 030c 	add.w	r3, r7, #12
 8001fcc:	4619      	mov	r1, r3
 8001fce:	2072      	movs	r0, #114	@ 0x72
 8001fd0:	f7ff ff06 	bl	8001de0 <S2LP_Command>
	if (radio_status.MC_STATE != MC_STATE_READY) {
 8001fd4:	7b7b      	ldrb	r3, [r7, #13]
 8001fd6:	f023 0301 	bic.w	r3, r3, #1
 8001fda:	b2db      	uxtb	r3, r3
 8001fdc:	2b00      	cmp	r3, #0
 8001fde:	d004      	beq.n	8001fea <S2LP_Send+0x2e>
		DEBUG_PRINT("[S2LP] Error: radio is not ready\r\n");
 8001fe0:	4864      	ldr	r0, [pc, #400]	@ (8002174 <S2LP_Send+0x1b8>)
 8001fe2:	f008 faff 	bl	800a5e4 <puts>
		return HAL_BUSY;
 8001fe6:	2302      	movs	r3, #2
 8001fe8:	e0c0      	b.n	800216c <S2LP_Send+0x1b0>
	}
	// Reset global interrupt variables
	packet_sent = 0;
 8001fea:	4b63      	ldr	r3, [pc, #396]	@ (8002178 <S2LP_Send+0x1bc>)
 8001fec:	2200      	movs	r2, #0
 8001fee:	701a      	strb	r2, [r3, #0]
	underflow = 0;
 8001ff0:	4b62      	ldr	r3, [pc, #392]	@ (800217c <S2LP_Send+0x1c0>)
 8001ff2:	2200      	movs	r2, #0
 8001ff4:	701a      	strb	r2, [r3, #0]
	fifo_almost_empty = 0;
 8001ff6:	4b62      	ldr	r3, [pc, #392]	@ (8002180 <S2LP_Send+0x1c4>)
 8001ff8:	2200      	movs	r2, #0
 8001ffa:	701a      	strb	r2, [r3, #0]

	// Set the packet length
	S2LP_WriteReg(PCKTLEN1_ADDR, (uint8_t) (pay_len >> 8), NULL);
 8001ffc:	887b      	ldrh	r3, [r7, #2]
 8001ffe:	0a1b      	lsrs	r3, r3, #8
 8002000:	b29b      	uxth	r3, r3
 8002002:	b2db      	uxtb	r3, r3
 8002004:	2200      	movs	r2, #0
 8002006:	4619      	mov	r1, r3
 8002008:	2031      	movs	r0, #49	@ 0x31
 800200a:	f7ff ff59 	bl	8001ec0 <S2LP_WriteReg>
	S2LP_WriteReg(PCKTLEN0_ADDR, (uint8_t) (pay_len & 0xFF), NULL);
 800200e:	887b      	ldrh	r3, [r7, #2]
 8002010:	b2db      	uxtb	r3, r3
 8002012:	2200      	movs	r2, #0
 8002014:	4619      	mov	r1, r3
 8002016:	2032      	movs	r0, #50	@ 0x32
 8002018:	f7ff ff52 	bl	8001ec0 <S2LP_WriteReg>

	// Switch to lock Tx state
	while (radio_status.MC_STATE != MC_STATE_LOCKON) {
 800201c:	e00f      	b.n	800203e <S2LP_Send+0x82>
		err = S2LP_Command(CMD_LOCKTX, &radio_status);
 800201e:	f107 030c 	add.w	r3, r7, #12
 8002022:	4619      	mov	r1, r3
 8002024:	2066      	movs	r0, #102	@ 0x66
 8002026:	f7ff fedb 	bl	8001de0 <S2LP_Command>
 800202a:	4603      	mov	r3, r0
 800202c:	73bb      	strb	r3, [r7, #14]
		if (err) {
 800202e:	7bbb      	ldrb	r3, [r7, #14]
 8002030:	2b00      	cmp	r3, #0
 8002032:	d004      	beq.n	800203e <S2LP_Send+0x82>
			DEBUG_PRINT("[S2LP] Error: cannot lock on Tx\r\n");
 8002034:	4853      	ldr	r0, [pc, #332]	@ (8002184 <S2LP_Send+0x1c8>)
 8002036:	f008 fad5 	bl	800a5e4 <puts>
			return HAL_ERROR;
 800203a:	2301      	movs	r3, #1
 800203c:	e096      	b.n	800216c <S2LP_Send+0x1b0>
	while (radio_status.MC_STATE != MC_STATE_LOCKON) {
 800203e:	7b7b      	ldrb	r3, [r7, #13]
 8002040:	f023 0301 	bic.w	r3, r3, #1
 8002044:	b2db      	uxtb	r3, r3
 8002046:	2b18      	cmp	r3, #24
 8002048:	d1e9      	bne.n	800201e <S2LP_Send+0x62>
		}
	}

	// Fill Tx FIFO with payload chunks
	uint8_t sending = 0;
 800204a:	2300      	movs	r3, #0
 800204c:	75fb      	strb	r3, [r7, #23]
	uint16_t n_chunks = (pay_len / FIFO_CHUNK_SIZE) + (pay_len % FIFO_CHUNK_SIZE != 0);
 800204e:	887b      	ldrh	r3, [r7, #2]
 8002050:	08db      	lsrs	r3, r3, #3
 8002052:	b29b      	uxth	r3, r3
 8002054:	887a      	ldrh	r2, [r7, #2]
 8002056:	f002 0207 	and.w	r2, r2, #7
 800205a:	b292      	uxth	r2, r2
 800205c:	2a00      	cmp	r2, #0
 800205e:	bf14      	ite	ne
 8002060:	2201      	movne	r2, #1
 8002062:	2200      	moveq	r2, #0
 8002064:	b2d2      	uxtb	r2, r2
 8002066:	4413      	add	r3, r2
 8002068:	823b      	strh	r3, [r7, #16]

	uint16_t free_chunks = FIFO_SIZE / FIFO_CHUNK_SIZE;
 800206a:	2310      	movs	r3, #16
 800206c:	82bb      	strh	r3, [r7, #20]

	for(uint16_t i=0; i < n_chunks; i++) {
 800206e:	2300      	movs	r3, #0
 8002070:	827b      	strh	r3, [r7, #18]
 8002072:	e063      	b.n	800213c <S2LP_Send+0x180>
		if (underflow) {
 8002074:	4b41      	ldr	r3, [pc, #260]	@ (800217c <S2LP_Send+0x1c0>)
 8002076:	781b      	ldrb	r3, [r3, #0]
 8002078:	b2db      	uxtb	r3, r3
 800207a:	2b00      	cmp	r3, #0
 800207c:	d02f      	beq.n	80020de <S2LP_Send+0x122>
			DEBUG_PRINT("[S2LP] Error: Tx FIFO overflow or underflow!\r\n");
 800207e:	4842      	ldr	r0, [pc, #264]	@ (8002188 <S2LP_Send+0x1cc>)
 8002080:	f008 fab0 	bl	800a5e4 <puts>
			err = S2LP_ReadReg(0, NULL, &radio_status); // fetch radio state
 8002084:	f107 030c 	add.w	r3, r7, #12
 8002088:	461a      	mov	r2, r3
 800208a:	2100      	movs	r1, #0
 800208c:	2000      	movs	r0, #0
 800208e:	f7ff fed9 	bl	8001e44 <S2LP_ReadReg>
 8002092:	4603      	mov	r3, r0
 8002094:	73bb      	strb	r3, [r7, #14]
			if (!err) {
 8002096:	7bbb      	ldrb	r3, [r7, #14]
 8002098:	2b00      	cmp	r3, #0
 800209a:	d105      	bne.n	80020a8 <S2LP_Send+0xec>
				S2LP_PrintStatus(&radio_status);
 800209c:	f107 030c 	add.w	r3, r7, #12
 80020a0:	4618      	mov	r0, r3
 80020a2:	f000 f879 	bl	8002198 <S2LP_PrintStatus>
 80020a6:	e002      	b.n	80020ae <S2LP_Send+0xf2>
			} else {
				DEBUG_PRINT("[S2LP] Error: unable to fetch radio status!\r\n");
 80020a8:	4838      	ldr	r0, [pc, #224]	@ (800218c <S2LP_Send+0x1d0>)
 80020aa:	f008 fa9b 	bl	800a5e4 <puts>
			}
			return HAL_ERROR;
 80020ae:	2301      	movs	r3, #1
 80020b0:	e05c      	b.n	800216c <S2LP_Send+0x1b0>
		}

		while (free_chunks == 0) {
			if (!sending) {// if FIFO is full and we are not sending yet ...
 80020b2:	7dfb      	ldrb	r3, [r7, #23]
 80020b4:	2b00      	cmp	r3, #0
 80020b6:	d107      	bne.n	80020c8 <S2LP_Send+0x10c>
				S2LP_Command(CMD_TX, &radio_status); // start the transmission
 80020b8:	f107 030c 	add.w	r3, r7, #12
 80020bc:	4619      	mov	r1, r3
 80020be:	2060      	movs	r0, #96	@ 0x60
 80020c0:	f7ff fe8e 	bl	8001de0 <S2LP_Command>
				sending = 1;
 80020c4:	2301      	movs	r3, #1
 80020c6:	75fb      	strb	r3, [r7, #23]
			}

			__WFI();
 80020c8:	bf30      	wfi
			if (fifo_almost_empty) {
 80020ca:	4b2d      	ldr	r3, [pc, #180]	@ (8002180 <S2LP_Send+0x1c4>)
 80020cc:	781b      	ldrb	r3, [r3, #0]
 80020ce:	b2db      	uxtb	r3, r3
 80020d0:	2b00      	cmp	r3, #0
 80020d2:	d004      	beq.n	80020de <S2LP_Send+0x122>
				free_chunks = FIFO_SIZE/FIFO_CHUNK_SIZE - FIFO_EMPTY_THRESH;
 80020d4:	230c      	movs	r3, #12
 80020d6:	82bb      	strh	r3, [r7, #20]
				fifo_almost_empty = 0;
 80020d8:	4b29      	ldr	r3, [pc, #164]	@ (8002180 <S2LP_Send+0x1c4>)
 80020da:	2200      	movs	r2, #0
 80020dc:	701a      	strb	r2, [r3, #0]
		while (free_chunks == 0) {
 80020de:	8abb      	ldrh	r3, [r7, #20]
 80020e0:	2b00      	cmp	r3, #0
 80020e2:	d0e6      	beq.n	80020b2 <S2LP_Send+0xf6>
			}
		}

		uint8_t chunk_len = (i == n_chunks-1) ? pay_len-(n_chunks-1)*FIFO_CHUNK_SIZE : FIFO_CHUNK_SIZE;
 80020e4:	8a7a      	ldrh	r2, [r7, #18]
 80020e6:	8a3b      	ldrh	r3, [r7, #16]
 80020e8:	3b01      	subs	r3, #1
 80020ea:	429a      	cmp	r2, r3
 80020ec:	d109      	bne.n	8002102 <S2LP_Send+0x146>
 80020ee:	887b      	ldrh	r3, [r7, #2]
 80020f0:	b2da      	uxtb	r2, r3
 80020f2:	8a3b      	ldrh	r3, [r7, #16]
 80020f4:	3b01      	subs	r3, #1
 80020f6:	b2db      	uxtb	r3, r3
 80020f8:	00db      	lsls	r3, r3, #3
 80020fa:	b2db      	uxtb	r3, r3
 80020fc:	1ad3      	subs	r3, r2, r3
 80020fe:	b2db      	uxtb	r3, r3
 8002100:	e000      	b.n	8002104 <S2LP_Send+0x148>
 8002102:	2308      	movs	r3, #8
 8002104:	73fb      	strb	r3, [r7, #15]
		err = S2LP_WriteTxFIFO(&payload[i*FIFO_CHUNK_SIZE], chunk_len, &radio_status);
 8002106:	8a7b      	ldrh	r3, [r7, #18]
 8002108:	00db      	lsls	r3, r3, #3
 800210a:	461a      	mov	r2, r3
 800210c:	687b      	ldr	r3, [r7, #4]
 800210e:	4413      	add	r3, r2
 8002110:	f107 020c 	add.w	r2, r7, #12
 8002114:	7bf9      	ldrb	r1, [r7, #15]
 8002116:	4618      	mov	r0, r3
 8002118:	f7ff ff0c 	bl	8001f34 <S2LP_WriteTxFIFO>
 800211c:	4603      	mov	r3, r0
 800211e:	73bb      	strb	r3, [r7, #14]
		if (err) {
 8002120:	7bbb      	ldrb	r3, [r7, #14]
 8002122:	2b00      	cmp	r3, #0
 8002124:	d004      	beq.n	8002130 <S2LP_Send+0x174>
			DEBUG_PRINT("[S2LP] Error: cannot fill Tx FIFO\r\n");
 8002126:	481a      	ldr	r0, [pc, #104]	@ (8002190 <S2LP_Send+0x1d4>)
 8002128:	f008 fa5c 	bl	800a5e4 <puts>
			return HAL_ERROR;
 800212c:	2301      	movs	r3, #1
 800212e:	e01d      	b.n	800216c <S2LP_Send+0x1b0>
		}
		free_chunks--;
 8002130:	8abb      	ldrh	r3, [r7, #20]
 8002132:	3b01      	subs	r3, #1
 8002134:	82bb      	strh	r3, [r7, #20]
	for(uint16_t i=0; i < n_chunks; i++) {
 8002136:	8a7b      	ldrh	r3, [r7, #18]
 8002138:	3301      	adds	r3, #1
 800213a:	827b      	strh	r3, [r7, #18]
 800213c:	8a7a      	ldrh	r2, [r7, #18]
 800213e:	8a3b      	ldrh	r3, [r7, #16]
 8002140:	429a      	cmp	r2, r3
 8002142:	d397      	bcc.n	8002074 <S2LP_Send+0xb8>
	}

	// Start transmission (for short payloads)
	if (!sending) {
 8002144:	7dfb      	ldrb	r3, [r7, #23]
 8002146:	2b00      	cmp	r3, #0
 8002148:	d107      	bne.n	800215a <S2LP_Send+0x19e>
		S2LP_Command(CMD_TX, &radio_status);
 800214a:	f107 030c 	add.w	r3, r7, #12
 800214e:	4619      	mov	r1, r3
 8002150:	2060      	movs	r0, #96	@ 0x60
 8002152:	f7ff fe45 	bl	8001de0 <S2LP_Command>
	}

	while (!packet_sent) {
 8002156:	e000      	b.n	800215a <S2LP_Send+0x19e>
		__WFI(); // wait until packet has been fully transmitted
 8002158:	bf30      	wfi
	while (!packet_sent) {
 800215a:	4b07      	ldr	r3, [pc, #28]	@ (8002178 <S2LP_Send+0x1bc>)
 800215c:	781b      	ldrb	r3, [r3, #0]
 800215e:	b2db      	uxtb	r3, r3
 8002160:	2b00      	cmp	r3, #0
 8002162:	d0f9      	beq.n	8002158 <S2LP_Send+0x19c>
	}

	DEBUG_PRINT("[S2LP] Packet transmitted!\r\n");
 8002164:	480b      	ldr	r0, [pc, #44]	@ (8002194 <S2LP_Send+0x1d8>)
 8002166:	f008 fa3d 	bl	800a5e4 <puts>
	return HAL_OK;
 800216a:	2300      	movs	r3, #0
}
 800216c:	4618      	mov	r0, r3
 800216e:	3718      	adds	r7, #24
 8002170:	46bd      	mov	sp, r7
 8002172:	bd80      	pop	{r7, pc}
 8002174:	0800b5dc 	.word	0x0800b5dc
 8002178:	20003c00 	.word	0x20003c00
 800217c:	20003c02 	.word	0x20003c02
 8002180:	20003c01 	.word	0x20003c01
 8002184:	0800b600 	.word	0x0800b600
 8002188:	0800b624 	.word	0x0800b624
 800218c:	0800b654 	.word	0x0800b654
 8002190:	0800b684 	.word	0x0800b684
 8002194:	0800b6a8 	.word	0x0800b6a8

08002198 <S2LP_PrintStatus>:

void S2LP_PrintStatus(S2LPStatus *status)
{
 8002198:	b580      	push	{r7, lr}
 800219a:	b084      	sub	sp, #16
 800219c:	af02      	add	r7, sp, #8
 800219e:	6078      	str	r0, [r7, #4]
	DEBUG_PRINT("=== S2LP Status ===\r\n");
 80021a0:	486f      	ldr	r0, [pc, #444]	@ (8002360 <S2LP_PrintStatus+0x1c8>)
 80021a2:	f008 fa1f 	bl	800a5e4 <puts>
	DEBUG_PRINT("  MC_STATE: ");
 80021a6:	486f      	ldr	r0, [pc, #444]	@ (8002364 <S2LP_PrintStatus+0x1cc>)
 80021a8:	f008 f9b4 	bl	800a514 <iprintf>
	switch (status->MC_STATE) {
 80021ac:	687b      	ldr	r3, [r7, #4]
 80021ae:	785b      	ldrb	r3, [r3, #1]
 80021b0:	f3c3 0346 	ubfx	r3, r3, #1, #7
 80021b4:	b2db      	uxtb	r3, r3
 80021b6:	2b5c      	cmp	r3, #92	@ 0x5c
 80021b8:	f000 808f 	beq.w	80022da <S2LP_PrintStatus+0x142>
 80021bc:	2b5c      	cmp	r3, #92	@ 0x5c
 80021be:	f300 8094 	bgt.w	80022ea <S2LP_PrintStatus+0x152>
 80021c2:	2b30      	cmp	r3, #48	@ 0x30
 80021c4:	dc6a      	bgt.n	800229c <S2LP_PrintStatus+0x104>
 80021c6:	2b00      	cmp	r3, #0
 80021c8:	f2c0 808f 	blt.w	80022ea <S2LP_PrintStatus+0x152>
 80021cc:	2b30      	cmp	r3, #48	@ 0x30
 80021ce:	f200 808c 	bhi.w	80022ea <S2LP_PrintStatus+0x152>
 80021d2:	a201      	add	r2, pc, #4	@ (adr r2, 80021d8 <S2LP_PrintStatus+0x40>)
 80021d4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80021d8:	080022a3 	.word	0x080022a3
 80021dc:	080022bb 	.word	0x080022bb
 80021e0:	080022ab 	.word	0x080022ab
 80021e4:	080022b3 	.word	0x080022b3
 80021e8:	080022eb 	.word	0x080022eb
 80021ec:	080022eb 	.word	0x080022eb
 80021f0:	080022eb 	.word	0x080022eb
 80021f4:	080022eb 	.word	0x080022eb
 80021f8:	080022eb 	.word	0x080022eb
 80021fc:	080022eb 	.word	0x080022eb
 8002200:	080022eb 	.word	0x080022eb
 8002204:	080022eb 	.word	0x080022eb
 8002208:	080022c3 	.word	0x080022c3
 800220c:	080022eb 	.word	0x080022eb
 8002210:	080022eb 	.word	0x080022eb
 8002214:	080022eb 	.word	0x080022eb
 8002218:	080022eb 	.word	0x080022eb
 800221c:	080022eb 	.word	0x080022eb
 8002220:	080022eb 	.word	0x080022eb
 8002224:	080022eb 	.word	0x080022eb
 8002228:	080022d3 	.word	0x080022d3
 800222c:	080022eb 	.word	0x080022eb
 8002230:	080022eb 	.word	0x080022eb
 8002234:	080022eb 	.word	0x080022eb
 8002238:	080022eb 	.word	0x080022eb
 800223c:	080022eb 	.word	0x080022eb
 8002240:	080022eb 	.word	0x080022eb
 8002244:	080022eb 	.word	0x080022eb
 8002248:	080022eb 	.word	0x080022eb
 800224c:	080022eb 	.word	0x080022eb
 8002250:	080022eb 	.word	0x080022eb
 8002254:	080022eb 	.word	0x080022eb
 8002258:	080022eb 	.word	0x080022eb
 800225c:	080022eb 	.word	0x080022eb
 8002260:	080022eb 	.word	0x080022eb
 8002264:	080022eb 	.word	0x080022eb
 8002268:	080022eb 	.word	0x080022eb
 800226c:	080022eb 	.word	0x080022eb
 8002270:	080022eb 	.word	0x080022eb
 8002274:	080022eb 	.word	0x080022eb
 8002278:	080022eb 	.word	0x080022eb
 800227c:	080022eb 	.word	0x080022eb
 8002280:	080022eb 	.word	0x080022eb
 8002284:	080022eb 	.word	0x080022eb
 8002288:	080022eb 	.word	0x080022eb
 800228c:	080022eb 	.word	0x080022eb
 8002290:	080022eb 	.word	0x080022eb
 8002294:	080022eb 	.word	0x080022eb
 8002298:	080022cb 	.word	0x080022cb
 800229c:	2b50      	cmp	r3, #80	@ 0x50
 800229e:	d020      	beq.n	80022e2 <S2LP_PrintStatus+0x14a>
 80022a0:	e023      	b.n	80022ea <S2LP_PrintStatus+0x152>
		case (MC_STATE_READY):
			DEBUG_PRINT("READY");
 80022a2:	4831      	ldr	r0, [pc, #196]	@ (8002368 <S2LP_PrintStatus+0x1d0>)
 80022a4:	f008 f936 	bl	800a514 <iprintf>
			break;
 80022a8:	e023      	b.n	80022f2 <S2LP_PrintStatus+0x15a>
		case (MC_STATE_STANDBY):
			DEBUG_PRINT("STANDBY");
 80022aa:	4830      	ldr	r0, [pc, #192]	@ (800236c <S2LP_PrintStatus+0x1d4>)
 80022ac:	f008 f932 	bl	800a514 <iprintf>
			break;
 80022b0:	e01f      	b.n	80022f2 <S2LP_PrintStatus+0x15a>
		case (MC_STATE_SLEEP):
			DEBUG_PRINT("SLEEP");
 80022b2:	482f      	ldr	r0, [pc, #188]	@ (8002370 <S2LP_PrintStatus+0x1d8>)
 80022b4:	f008 f92e 	bl	800a514 <iprintf>
			break;
 80022b8:	e01b      	b.n	80022f2 <S2LP_PrintStatus+0x15a>
		case (MC_STATE_SLEEP_NOFIFO):
			DEBUG_PRINT("SLEEP");
 80022ba:	482d      	ldr	r0, [pc, #180]	@ (8002370 <S2LP_PrintStatus+0x1d8>)
 80022bc:	f008 f92a 	bl	800a514 <iprintf>
			break;
 80022c0:	e017      	b.n	80022f2 <S2LP_PrintStatus+0x15a>
		case (MC_STATE_LOCKON):
			DEBUG_PRINT("LOCKON");
 80022c2:	482c      	ldr	r0, [pc, #176]	@ (8002374 <S2LP_PrintStatus+0x1dc>)
 80022c4:	f008 f926 	bl	800a514 <iprintf>
			break;
 80022c8:	e013      	b.n	80022f2 <S2LP_PrintStatus+0x15a>
		case (MC_STATE_RX):
			DEBUG_PRINT("RX");
 80022ca:	482b      	ldr	r0, [pc, #172]	@ (8002378 <S2LP_PrintStatus+0x1e0>)
 80022cc:	f008 f922 	bl	800a514 <iprintf>
			break;
 80022d0:	e00f      	b.n	80022f2 <S2LP_PrintStatus+0x15a>
		case (MC_STATE_LOCK_ST):
			DEBUG_PRINT("LOCK_ST");
 80022d2:	482a      	ldr	r0, [pc, #168]	@ (800237c <S2LP_PrintStatus+0x1e4>)
 80022d4:	f008 f91e 	bl	800a514 <iprintf>
			break;
 80022d8:	e00b      	b.n	80022f2 <S2LP_PrintStatus+0x15a>
		case (MC_STATE_TX):
			DEBUG_PRINT("TX");
 80022da:	4829      	ldr	r0, [pc, #164]	@ (8002380 <S2LP_PrintStatus+0x1e8>)
 80022dc:	f008 f91a 	bl	800a514 <iprintf>
			break;
 80022e0:	e007      	b.n	80022f2 <S2LP_PrintStatus+0x15a>
		case (MC_STATE_SYNTH_SETUP):
			DEBUG_PRINT("SYNTH_SETUP");
 80022e2:	4828      	ldr	r0, [pc, #160]	@ (8002384 <S2LP_PrintStatus+0x1ec>)
 80022e4:	f008 f916 	bl	800a514 <iprintf>
			break;
 80022e8:	e003      	b.n	80022f2 <S2LP_PrintStatus+0x15a>
		default:
			DEBUG_PRINT("UNKNOWN");
 80022ea:	4827      	ldr	r0, [pc, #156]	@ (8002388 <S2LP_PrintStatus+0x1f0>)
 80022ec:	f008 f912 	bl	800a514 <iprintf>
			break;
 80022f0:	bf00      	nop
	}
	DEBUG_PRINT("\r\n");
 80022f2:	4826      	ldr	r0, [pc, #152]	@ (800238c <S2LP_PrintStatus+0x1f4>)
 80022f4:	f008 f976 	bl	800a5e4 <puts>
	DEBUG_PRINT("  XO_ON=%u, ERROR_LOCK=%u, RX_fifo_empty=%u, TX_FIFO_FULL=%u\r\n",
 80022f8:	687b      	ldr	r3, [r7, #4]
 80022fa:	785b      	ldrb	r3, [r3, #1]
 80022fc:	f3c3 0300 	ubfx	r3, r3, #0, #1
 8002300:	b2db      	uxtb	r3, r3
 8002302:	4619      	mov	r1, r3
 8002304:	687b      	ldr	r3, [r7, #4]
 8002306:	781b      	ldrb	r3, [r3, #0]
 8002308:	f3c3 0300 	ubfx	r3, r3, #0, #1
 800230c:	b2db      	uxtb	r3, r3
 800230e:	461a      	mov	r2, r3
 8002310:	687b      	ldr	r3, [r7, #4]
 8002312:	781b      	ldrb	r3, [r3, #0]
 8002314:	f3c3 0340 	ubfx	r3, r3, #1, #1
 8002318:	b2db      	uxtb	r3, r3
 800231a:	4618      	mov	r0, r3
 800231c:	687b      	ldr	r3, [r7, #4]
 800231e:	781b      	ldrb	r3, [r3, #0]
 8002320:	f3c3 0380 	ubfx	r3, r3, #2, #1
 8002324:	b2db      	uxtb	r3, r3
 8002326:	9300      	str	r3, [sp, #0]
 8002328:	4603      	mov	r3, r0
 800232a:	4819      	ldr	r0, [pc, #100]	@ (8002390 <S2LP_PrintStatus+0x1f8>)
 800232c:	f008 f8f2 	bl	800a514 <iprintf>
			status->XO_ON, status->ERROR_LOCK, status->RX_FIFO_EMPTY, status->TX_FIFO_FULL);
	DEBUG_PRINT("  ANT_SELECT=%u, RCCAL_OK=%u, RES=%u\r\n", status->ANT_SELECT, status->RCCAL_OK, status->RESERVED);
 8002330:	687b      	ldr	r3, [r7, #4]
 8002332:	781b      	ldrb	r3, [r3, #0]
 8002334:	f3c3 03c0 	ubfx	r3, r3, #3, #1
 8002338:	b2db      	uxtb	r3, r3
 800233a:	4619      	mov	r1, r3
 800233c:	687b      	ldr	r3, [r7, #4]
 800233e:	781b      	ldrb	r3, [r3, #0]
 8002340:	f3c3 1300 	ubfx	r3, r3, #4, #1
 8002344:	b2db      	uxtb	r3, r3
 8002346:	461a      	mov	r2, r3
 8002348:	687b      	ldr	r3, [r7, #4]
 800234a:	781b      	ldrb	r3, [r3, #0]
 800234c:	f3c3 1342 	ubfx	r3, r3, #5, #3
 8002350:	b2db      	uxtb	r3, r3
 8002352:	4810      	ldr	r0, [pc, #64]	@ (8002394 <S2LP_PrintStatus+0x1fc>)
 8002354:	f008 f8de 	bl	800a514 <iprintf>
}
 8002358:	bf00      	nop
 800235a:	3708      	adds	r7, #8
 800235c:	46bd      	mov	sp, r7
 800235e:	bd80      	pop	{r7, pc}
 8002360:	0800b6c4 	.word	0x0800b6c4
 8002364:	0800b6dc 	.word	0x0800b6dc
 8002368:	0800b6ec 	.word	0x0800b6ec
 800236c:	0800b6f4 	.word	0x0800b6f4
 8002370:	0800b6fc 	.word	0x0800b6fc
 8002374:	0800b704 	.word	0x0800b704
 8002378:	0800b70c 	.word	0x0800b70c
 800237c:	0800b710 	.word	0x0800b710
 8002380:	0800b718 	.word	0x0800b718
 8002384:	0800b71c 	.word	0x0800b71c
 8002388:	0800b728 	.word	0x0800b728
 800238c:	0800b730 	.word	0x0800b730
 8002390:	0800b734 	.word	0x0800b734
 8002394:	0800b774 	.word	0x0800b774

08002398 <S2LP_PLLConf>:
* @param  pfd_split pointer to the pfd register value.
* @param  lFc channel center frequency expressed in Hz (from 779 MHz to 915 MHz)
* @retval uint8_t Charge pump word.
*/
void S2LP_PLLConf(int32_t lFc)
{
 8002398:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800239c:	b09e      	sub	sp, #120	@ 0x78
 800239e:	af00      	add	r7, sp, #0
 80023a0:	63f8      	str	r0, [r7, #60]	@ 0x3c
  uint32_t vcofreq, lFRef;
  uint8_t BFactor = 4; // 779-915 MHz range
 80023a2:	2304      	movs	r3, #4
 80023a4:	f887 3075 	strb.w	r3, [r7, #117]	@ 0x75
  uint8_t refdiv = 1; // REFDIV=0 (XO_RCO_CONF0) by default
 80023a8:	2301      	movs	r3, #1
 80023aa:	f887 3074 	strb.w	r3, [r7, #116]	@ 0x74

  /* Calculates the syntheziser band select */
  uint64_t tgt1,tgt2,tgt;
  uint32_t synth;

  tgt = (((uint64_t)lFc)<<19)*(BFactor*refdiv);
 80023ae:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80023b0:	17da      	asrs	r2, r3, #31
 80023b2:	469a      	mov	sl, r3
 80023b4:	4693      	mov	fp, r2
 80023b6:	ea4f 396a 	mov.w	r9, sl, asr #13
 80023ba:	ea4f 48ca 	mov.w	r8, sl, lsl #19
 80023be:	f897 2075 	ldrb.w	r2, [r7, #117]	@ 0x75
 80023c2:	f897 3074 	ldrb.w	r3, [r7, #116]	@ 0x74
 80023c6:	fb02 f303 	mul.w	r3, r2, r3
 80023ca:	17da      	asrs	r2, r3, #31
 80023cc:	623b      	str	r3, [r7, #32]
 80023ce:	627a      	str	r2, [r7, #36]	@ 0x24
 80023d0:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 80023d4:	4603      	mov	r3, r0
 80023d6:	fb03 f209 	mul.w	r2, r3, r9
 80023da:	460b      	mov	r3, r1
 80023dc:	fb08 f303 	mul.w	r3, r8, r3
 80023e0:	4413      	add	r3, r2
 80023e2:	4602      	mov	r2, r0
 80023e4:	fba8 4502 	umull	r4, r5, r8, r2
 80023e8:	442b      	add	r3, r5
 80023ea:	461d      	mov	r5, r3
 80023ec:	e9c7 451a 	strd	r4, r5, [r7, #104]	@ 0x68
 80023f0:	e9c7 451a 	strd	r4, r5, [r7, #104]	@ 0x68
  synth=(uint32_t)(tgt/XTAL_FREQ);
 80023f4:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 80023f8:	a374      	add	r3, pc, #464	@ (adr r3, 80025cc <S2LP_PLLConf+0x234>)
 80023fa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80023fe:	f7fd ff47 	bl	8000290 <__aeabi_uldivmod>
 8002402:	4602      	mov	r2, r0
 8002404:	460b      	mov	r3, r1
 8002406:	4613      	mov	r3, r2
 8002408:	667b      	str	r3, [r7, #100]	@ 0x64
  tgt1 = (uint64_t)XTAL_FREQ*(synth);
 800240a:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800240c:	2200      	movs	r2, #0
 800240e:	61bb      	str	r3, [r7, #24]
 8002410:	61fa      	str	r2, [r7, #28]
 8002412:	4b6b      	ldr	r3, [pc, #428]	@ (80025c0 <S2LP_PLLConf+0x228>)
 8002414:	e9d7 4506 	ldrd	r4, r5, [r7, #24]
 8002418:	462a      	mov	r2, r5
 800241a:	fb03 f202 	mul.w	r2, r3, r2
 800241e:	2300      	movs	r3, #0
 8002420:	4621      	mov	r1, r4
 8002422:	fb01 f303 	mul.w	r3, r1, r3
 8002426:	4413      	add	r3, r2
 8002428:	4a65      	ldr	r2, [pc, #404]	@ (80025c0 <S2LP_PLLConf+0x228>)
 800242a:	4621      	mov	r1, r4
 800242c:	fba1 1202 	umull	r1, r2, r1, r2
 8002430:	637a      	str	r2, [r7, #52]	@ 0x34
 8002432:	460a      	mov	r2, r1
 8002434:	633a      	str	r2, [r7, #48]	@ 0x30
 8002436:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8002438:	4413      	add	r3, r2
 800243a:	637b      	str	r3, [r7, #52]	@ 0x34
 800243c:	e9d7 340c 	ldrd	r3, r4, [r7, #48]	@ 0x30
 8002440:	e9c7 3416 	strd	r3, r4, [r7, #88]	@ 0x58
 8002444:	e9c7 3416 	strd	r3, r4, [r7, #88]	@ 0x58
  tgt2 = (uint64_t)XTAL_FREQ*(synth+1);
 8002448:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800244a:	3301      	adds	r3, #1
 800244c:	2200      	movs	r2, #0
 800244e:	613b      	str	r3, [r7, #16]
 8002450:	617a      	str	r2, [r7, #20]
 8002452:	4b5b      	ldr	r3, [pc, #364]	@ (80025c0 <S2LP_PLLConf+0x228>)
 8002454:	e9d7 4504 	ldrd	r4, r5, [r7, #16]
 8002458:	462a      	mov	r2, r5
 800245a:	fb03 f202 	mul.w	r2, r3, r2
 800245e:	2300      	movs	r3, #0
 8002460:	4621      	mov	r1, r4
 8002462:	fb01 f303 	mul.w	r3, r1, r3
 8002466:	4413      	add	r3, r2
 8002468:	4a55      	ldr	r2, [pc, #340]	@ (80025c0 <S2LP_PLLConf+0x228>)
 800246a:	4621      	mov	r1, r4
 800246c:	fba1 1202 	umull	r1, r2, r1, r2
 8002470:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8002472:	460a      	mov	r2, r1
 8002474:	62ba      	str	r2, [r7, #40]	@ 0x28
 8002476:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8002478:	4413      	add	r3, r2
 800247a:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800247c:	e9d7 340a 	ldrd	r3, r4, [r7, #40]	@ 0x28
 8002480:	e9c7 3414 	strd	r3, r4, [r7, #80]	@ 0x50
 8002484:	e9c7 3414 	strd	r3, r4, [r7, #80]	@ 0x50

  synth=((tgt2-tgt)<(tgt-tgt1))?(synth+1):(synth);
 8002488:	e9d7 0114 	ldrd	r0, r1, [r7, #80]	@ 0x50
 800248c:	e9d7 231a 	ldrd	r2, r3, [r7, #104]	@ 0x68
 8002490:	1a84      	subs	r4, r0, r2
 8002492:	60bc      	str	r4, [r7, #8]
 8002494:	eb61 0303 	sbc.w	r3, r1, r3
 8002498:	60fb      	str	r3, [r7, #12]
 800249a:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 800249e:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 80024a2:	1a84      	subs	r4, r0, r2
 80024a4:	603c      	str	r4, [r7, #0]
 80024a6:	eb61 0303 	sbc.w	r3, r1, r3
 80024aa:	607b      	str	r3, [r7, #4]
 80024ac:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 80024b0:	4623      	mov	r3, r4
 80024b2:	e9d7 0100 	ldrd	r0, r1, [r7]
 80024b6:	4602      	mov	r2, r0
 80024b8:	4293      	cmp	r3, r2
 80024ba:	462b      	mov	r3, r5
 80024bc:	460a      	mov	r2, r1
 80024be:	4193      	sbcs	r3, r2
 80024c0:	d202      	bcs.n	80024c8 <S2LP_PLLConf+0x130>
 80024c2:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80024c4:	3301      	adds	r3, #1
 80024c6:	e000      	b.n	80024ca <S2LP_PLLConf+0x132>
 80024c8:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80024ca:	667b      	str	r3, [r7, #100]	@ 0x64

  /* Calculates the VCO frequency VCOFreq = lFc*B */
  vcofreq = lFc*BFactor;
 80024cc:	f897 3075 	ldrb.w	r3, [r7, #117]	@ 0x75
 80024d0:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 80024d2:	fb02 f303 	mul.w	r3, r2, r3
 80024d6:	64fb      	str	r3, [r7, #76]	@ 0x4c

  /* Calculates the reference frequency clock */
  lFRef = XTAL_FREQ/refdiv;
 80024d8:	f897 3074 	ldrb.w	r3, [r7, #116]	@ 0x74
 80024dc:	4a38      	ldr	r2, [pc, #224]	@ (80025c0 <S2LP_PLLConf+0x228>)
 80024de:	fb92 f3f3 	sdiv	r3, r2, r3
 80024e2:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Set the correct charge pump word */
  if (vcofreq >= VCO_CENTER_FREQ) {
 80024e4:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80024e6:	4a37      	ldr	r2, [pc, #220]	@ (80025c4 <S2LP_PLLConf+0x22c>)
 80024e8:	4293      	cmp	r3, r2
 80024ea:	d911      	bls.n	8002510 <S2LP_PLLConf+0x178>
    if (lFRef > S2LP_DIG_DOMAIN_XTAL_THRESH) {
 80024ec:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80024ee:	4a36      	ldr	r2, [pc, #216]	@ (80025c8 <S2LP_PLLConf+0x230>)
 80024f0:	4293      	cmp	r3, r2
 80024f2:	d906      	bls.n	8002502 <S2LP_PLLConf+0x16a>
      cp_isel = 0x02;
 80024f4:	2302      	movs	r3, #2
 80024f6:	f887 3077 	strb.w	r3, [r7, #119]	@ 0x77
      pfd_split = 0;
 80024fa:	2300      	movs	r3, #0
 80024fc:	f887 3076 	strb.w	r3, [r7, #118]	@ 0x76
 8002500:	e017      	b.n	8002532 <S2LP_PLLConf+0x19a>
    }
    else {
      cp_isel = 0x01;
 8002502:	2301      	movs	r3, #1
 8002504:	f887 3077 	strb.w	r3, [r7, #119]	@ 0x77
      pfd_split = 1;
 8002508:	2301      	movs	r3, #1
 800250a:	f887 3076 	strb.w	r3, [r7, #118]	@ 0x76
 800250e:	e010      	b.n	8002532 <S2LP_PLLConf+0x19a>
    }
  }
  else {
    if (lFRef > S2LP_DIG_DOMAIN_XTAL_THRESH) {
 8002510:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8002512:	4a2d      	ldr	r2, [pc, #180]	@ (80025c8 <S2LP_PLLConf+0x230>)
 8002514:	4293      	cmp	r3, r2
 8002516:	d906      	bls.n	8002526 <S2LP_PLLConf+0x18e>
      cp_isel = 0x03;
 8002518:	2303      	movs	r3, #3
 800251a:	f887 3077 	strb.w	r3, [r7, #119]	@ 0x77
      pfd_split = 0;
 800251e:	2300      	movs	r3, #0
 8002520:	f887 3076 	strb.w	r3, [r7, #118]	@ 0x76
 8002524:	e005      	b.n	8002532 <S2LP_PLLConf+0x19a>
    }
    else {
      cp_isel = 0x02;
 8002526:	2302      	movs	r3, #2
 8002528:	f887 3077 	strb.w	r3, [r7, #119]	@ 0x77
      pfd_split = 1;
 800252c:	2301      	movs	r3, #1
 800252e:	f887 3076 	strb.w	r3, [r7, #118]	@ 0x76
    }
  }

  //DEBUG_PRINT("SYNT: %lu, cp_ise=%u, pfd_split=%u\r\n", synth, cp_isel, pfd_split);

  uint8_t SYNT3 = (uint8_t) ((cp_isel << 5) | (synth >> 24));
 8002532:	f897 3077 	ldrb.w	r3, [r7, #119]	@ 0x77
 8002536:	015b      	lsls	r3, r3, #5
 8002538:	b2da      	uxtb	r2, r3
 800253a:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800253c:	0e1b      	lsrs	r3, r3, #24
 800253e:	b2db      	uxtb	r3, r3
 8002540:	4313      	orrs	r3, r2
 8002542:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
  uint8_t SYNT2 = (uint8_t) ((synth >> 16) & 0xFF);
 8002546:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8002548:	0c1b      	lsrs	r3, r3, #16
 800254a:	f887 3046 	strb.w	r3, [r7, #70]	@ 0x46
  uint8_t SYNT1 = (uint8_t) ((synth >> 8) & 0xFF);
 800254e:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8002550:	0a1b      	lsrs	r3, r3, #8
 8002552:	f887 3045 	strb.w	r3, [r7, #69]	@ 0x45
  uint8_t SYNT0 = (uint8_t) ((synth >> 0) & 0xFF);
 8002556:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8002558:	f887 3044 	strb.w	r3, [r7, #68]	@ 0x44

  uint8_t SYNTH_CONFIG2 = 0xD0 + (pfd_split << 2);
 800255c:	f897 3076 	ldrb.w	r3, [r7, #118]	@ 0x76
 8002560:	009b      	lsls	r3, r3, #2
 8002562:	b2db      	uxtb	r3, r3
 8002564:	3b30      	subs	r3, #48	@ 0x30
 8002566:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43

  S2LP_WriteReg(SYNT3_ADDR, SYNT3, NULL);
 800256a:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 800256e:	2200      	movs	r2, #0
 8002570:	4619      	mov	r1, r3
 8002572:	2005      	movs	r0, #5
 8002574:	f7ff fca4 	bl	8001ec0 <S2LP_WriteReg>
  S2LP_WriteReg(SYNT2_ADDR, SYNT2, NULL);
 8002578:	f897 3046 	ldrb.w	r3, [r7, #70]	@ 0x46
 800257c:	2200      	movs	r2, #0
 800257e:	4619      	mov	r1, r3
 8002580:	2006      	movs	r0, #6
 8002582:	f7ff fc9d 	bl	8001ec0 <S2LP_WriteReg>
  S2LP_WriteReg(SYNT1_ADDR, SYNT1, NULL);
 8002586:	f897 3045 	ldrb.w	r3, [r7, #69]	@ 0x45
 800258a:	2200      	movs	r2, #0
 800258c:	4619      	mov	r1, r3
 800258e:	2007      	movs	r0, #7
 8002590:	f7ff fc96 	bl	8001ec0 <S2LP_WriteReg>
  S2LP_WriteReg(SYNT0_ADDR, SYNT0, NULL);
 8002594:	f897 3044 	ldrb.w	r3, [r7, #68]	@ 0x44
 8002598:	2200      	movs	r2, #0
 800259a:	4619      	mov	r1, r3
 800259c:	2008      	movs	r0, #8
 800259e:	f7ff fc8f 	bl	8001ec0 <S2LP_WriteReg>
  S2LP_WriteReg(SYNTH_CONFIG2_ADDR, SYNTH_CONFIG2, NULL);
 80025a2:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 80025a6:	2200      	movs	r2, #0
 80025a8:	4619      	mov	r1, r3
 80025aa:	2065      	movs	r0, #101	@ 0x65
 80025ac:	f7ff fc88 	bl	8001ec0 <S2LP_WriteReg>
}
 80025b0:	bf00      	nop
 80025b2:	3778      	adds	r7, #120	@ 0x78
 80025b4:	46bd      	mov	sp, r7
 80025b6:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80025ba:	bf00      	nop
 80025bc:	f3af 8000 	nop.w
 80025c0:	02faf080 	.word	0x02faf080
 80025c4:	d693a3ff 	.word	0xd693a3ff
 80025c8:	01c9c380 	.word	0x01c9c380
 80025cc:	02faf080 	.word	0x02faf080
 80025d0:	00000000 	.word	0x00000000

080025d4 <ComputeDatarate>:

uint32_t ComputeDatarate(uint16_t cM, uint8_t cE)
{
 80025d4:	e92d 0fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp}
 80025d8:	b091      	sub	sp, #68	@ 0x44
 80025da:	af00      	add	r7, sp, #0
 80025dc:	4603      	mov	r3, r0
 80025de:	460a      	mov	r2, r1
 80025e0:	85fb      	strh	r3, [r7, #46]	@ 0x2e
 80025e2:	4613      	mov	r3, r2
 80025e4:	f887 302d 	strb.w	r3, [r7, #45]	@ 0x2d
  uint32_t f_dig=XTAL_FREQ;
 80025e8:	4b3f      	ldr	r3, [pc, #252]	@ (80026e8 <ComputeDatarate+0x114>)
 80025ea:	63fb      	str	r3, [r7, #60]	@ 0x3c
  uint64_t dr;

  if(f_dig>S2LP_DIG_DOMAIN_XTAL_THRESH) {
 80025ec:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 80025ee:	4b3f      	ldr	r3, [pc, #252]	@ (80026ec <ComputeDatarate+0x118>)
 80025f0:	429a      	cmp	r2, r3
 80025f2:	d902      	bls.n	80025fa <ComputeDatarate+0x26>
    f_dig >>= 1;
 80025f4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80025f6:	085b      	lsrs	r3, r3, #1
 80025f8:	63fb      	str	r3, [r7, #60]	@ 0x3c
  }

  if(cE==0) {
 80025fa:	f897 302d 	ldrb.w	r3, [r7, #45]	@ 0x2d
 80025fe:	2b00      	cmp	r3, #0
 8002600:	d128      	bne.n	8002654 <ComputeDatarate+0x80>
    dr=((uint64_t)f_dig*cM);
 8002602:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002604:	2200      	movs	r2, #0
 8002606:	61bb      	str	r3, [r7, #24]
 8002608:	61fa      	str	r2, [r7, #28]
 800260a:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 800260c:	2200      	movs	r2, #0
 800260e:	613b      	str	r3, [r7, #16]
 8002610:	617a      	str	r2, [r7, #20]
 8002612:	e9d7 4506 	ldrd	r4, r5, [r7, #24]
 8002616:	462b      	mov	r3, r5
 8002618:	e9d7 8904 	ldrd	r8, r9, [r7, #16]
 800261c:	4642      	mov	r2, r8
 800261e:	fb02 f203 	mul.w	r2, r2, r3
 8002622:	464b      	mov	r3, r9
 8002624:	4621      	mov	r1, r4
 8002626:	fb01 f303 	mul.w	r3, r1, r3
 800262a:	4413      	add	r3, r2
 800262c:	4622      	mov	r2, r4
 800262e:	4641      	mov	r1, r8
 8002630:	fba2 ab01 	umull	sl, fp, r2, r1
 8002634:	445b      	add	r3, fp
 8002636:	469b      	mov	fp, r3
 8002638:	e9c7 ab0c 	strd	sl, fp, [r7, #48]	@ 0x30
 800263c:	e9c7 ab0c 	strd	sl, fp, [r7, #48]	@ 0x30
    return (uint32_t)(dr>>32);
 8002640:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	@ 0x30
 8002644:	f04f 0200 	mov.w	r2, #0
 8002648:	f04f 0300 	mov.w	r3, #0
 800264c:	000a      	movs	r2, r1
 800264e:	2300      	movs	r3, #0
 8002650:	4613      	mov	r3, r2
 8002652:	e043      	b.n	80026dc <ComputeDatarate+0x108>
  }

  dr=((uint64_t)f_dig)*((uint64_t)cM+65536);
 8002654:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002656:	2200      	movs	r2, #0
 8002658:	60bb      	str	r3, [r7, #8]
 800265a:	60fa      	str	r2, [r7, #12]
 800265c:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 800265e:	2200      	movs	r2, #0
 8002660:	603b      	str	r3, [r7, #0]
 8002662:	607a      	str	r2, [r7, #4]
 8002664:	e9d7 1200 	ldrd	r1, r2, [r7]
 8002668:	460b      	mov	r3, r1
 800266a:	f513 3380 	adds.w	r3, r3, #65536	@ 0x10000
 800266e:	623b      	str	r3, [r7, #32]
 8002670:	4613      	mov	r3, r2
 8002672:	f143 0300 	adc.w	r3, r3, #0
 8002676:	627b      	str	r3, [r7, #36]	@ 0x24
 8002678:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800267c:	460b      	mov	r3, r1
 800267e:	e9d7 ab08 	ldrd	sl, fp, [r7, #32]
 8002682:	4652      	mov	r2, sl
 8002684:	fb02 f203 	mul.w	r2, r2, r3
 8002688:	e9c7 ab08 	strd	sl, fp, [r7, #32]
 800268c:	465b      	mov	r3, fp
 800268e:	4682      	mov	sl, r0
 8002690:	468b      	mov	fp, r1
 8002692:	4651      	mov	r1, sl
 8002694:	fb01 f303 	mul.w	r3, r1, r3
 8002698:	4413      	add	r3, r2
 800269a:	4652      	mov	r2, sl
 800269c:	6a39      	ldr	r1, [r7, #32]
 800269e:	fba2 4501 	umull	r4, r5, r2, r1
 80026a2:	442b      	add	r3, r5
 80026a4:	461d      	mov	r5, r3
 80026a6:	e9c7 450c 	strd	r4, r5, [r7, #48]	@ 0x30
 80026aa:	e9c7 450c 	strd	r4, r5, [r7, #48]	@ 0x30

  return (uint32_t)(dr>>(33-cE));
 80026ae:	f897 302d 	ldrb.w	r3, [r7, #45]	@ 0x2d
 80026b2:	f1c3 0121 	rsb	r1, r3, #33	@ 0x21
 80026b6:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	@ 0x30
 80026ba:	f1c1 0420 	rsb	r4, r1, #32
 80026be:	f1a1 0020 	sub.w	r0, r1, #32
 80026c2:	fa22 f801 	lsr.w	r8, r2, r1
 80026c6:	fa03 f404 	lsl.w	r4, r3, r4
 80026ca:	ea48 0804 	orr.w	r8, r8, r4
 80026ce:	fa23 f000 	lsr.w	r0, r3, r0
 80026d2:	ea48 0800 	orr.w	r8, r8, r0
 80026d6:	fa23 f901 	lsr.w	r9, r3, r1
 80026da:	4643      	mov	r3, r8
}
 80026dc:	4618      	mov	r0, r3
 80026de:	3744      	adds	r7, #68	@ 0x44
 80026e0:	46bd      	mov	sp, r7
 80026e2:	e8bd 0fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp}
 80026e6:	4770      	bx	lr
 80026e8:	02faf080 	.word	0x02faf080
 80026ec:	01c9c380 	.word	0x01c9c380

080026f0 <SearchDatarateME>:

void SearchDatarateME(uint32_t lDatarate, uint16_t* pcM, uint8_t* pcE)
{
 80026f0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80026f4:	b0ae      	sub	sp, #184	@ 0xb8
 80026f6:	af00      	add	r7, sp, #0
 80026f8:	f8c7 008c 	str.w	r0, [r7, #140]	@ 0x8c
 80026fc:	f8c7 1088 	str.w	r1, [r7, #136]	@ 0x88
 8002700:	f8c7 2084 	str.w	r2, [r7, #132]	@ 0x84
  uint32_t lDatarateTmp, f_dig=XTAL_FREQ;
 8002704:	4ba5      	ldr	r3, [pc, #660]	@ (800299c <SearchDatarateME+0x2ac>)
 8002706:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  uint8_t uDrE;
  uint64_t tgt1,tgt2,tgt;

  if(f_dig>S2LP_DIG_DOMAIN_XTAL_THRESH) {
 800270a:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 800270e:	4ba4      	ldr	r3, [pc, #656]	@ (80029a0 <SearchDatarateME+0x2b0>)
 8002710:	429a      	cmp	r2, r3
 8002712:	d904      	bls.n	800271e <SearchDatarateME+0x2e>
    f_dig >>= 1;
 8002714:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8002718:	085b      	lsrs	r3, r3, #1
 800271a:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  }

  /* Search the exponent value */
  for(uDrE = 0; uDrE != 12; uDrE++) {
 800271e:	2300      	movs	r3, #0
 8002720:	f887 30b3 	strb.w	r3, [r7, #179]	@ 0xb3
 8002724:	e013      	b.n	800274e <SearchDatarateME+0x5e>
    lDatarateTmp = ComputeDatarate(0xFFFF, uDrE);
 8002726:	f897 30b3 	ldrb.w	r3, [r7, #179]	@ 0xb3
 800272a:	4619      	mov	r1, r3
 800272c:	f64f 70ff 	movw	r0, #65535	@ 0xffff
 8002730:	f7ff ff50 	bl	80025d4 <ComputeDatarate>
 8002734:	f8c7 0094 	str.w	r0, [r7, #148]	@ 0x94
    if(lDatarate<=lDatarateTmp)
 8002738:	f8d7 208c 	ldr.w	r2, [r7, #140]	@ 0x8c
 800273c:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8002740:	429a      	cmp	r2, r3
 8002742:	d909      	bls.n	8002758 <SearchDatarateME+0x68>
  for(uDrE = 0; uDrE != 12; uDrE++) {
 8002744:	f897 30b3 	ldrb.w	r3, [r7, #179]	@ 0xb3
 8002748:	3301      	adds	r3, #1
 800274a:	f887 30b3 	strb.w	r3, [r7, #179]	@ 0xb3
 800274e:	f897 30b3 	ldrb.w	r3, [r7, #179]	@ 0xb3
 8002752:	2b0c      	cmp	r3, #12
 8002754:	d1e7      	bne.n	8002726 <SearchDatarateME+0x36>
 8002756:	e000      	b.n	800275a <SearchDatarateME+0x6a>
      break;
 8002758:	bf00      	nop
  }
  (*pcE) = (uint8_t)uDrE;
 800275a:	f8d7 2084 	ldr.w	r2, [r7, #132]	@ 0x84
 800275e:	f897 30b3 	ldrb.w	r3, [r7, #179]	@ 0xb3
 8002762:	7013      	strb	r3, [r2, #0]

  if(uDrE==0) {
 8002764:	f897 30b3 	ldrb.w	r3, [r7, #179]	@ 0xb3
 8002768:	2b00      	cmp	r3, #0
 800276a:	d16b      	bne.n	8002844 <SearchDatarateME+0x154>
    tgt=((uint64_t)lDatarate)<<32;
 800276c:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8002770:	2200      	movs	r2, #0
 8002772:	663b      	str	r3, [r7, #96]	@ 0x60
 8002774:	667a      	str	r2, [r7, #100]	@ 0x64
 8002776:	f04f 0200 	mov.w	r2, #0
 800277a:	f04f 0300 	mov.w	r3, #0
 800277e:	6e39      	ldr	r1, [r7, #96]	@ 0x60
 8002780:	000b      	movs	r3, r1
 8002782:	2200      	movs	r2, #0
 8002784:	e9c7 2326 	strd	r2, r3, [r7, #152]	@ 0x98
    (*pcM) = (uint16_t)(tgt/f_dig);
 8002788:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800278c:	2200      	movs	r2, #0
 800278e:	65bb      	str	r3, [r7, #88]	@ 0x58
 8002790:	65fa      	str	r2, [r7, #92]	@ 0x5c
 8002792:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8002796:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 800279a:	f7fd fd79 	bl	8000290 <__aeabi_uldivmod>
 800279e:	4602      	mov	r2, r0
 80027a0:	460b      	mov	r3, r1
 80027a2:	b293      	uxth	r3, r2
 80027a4:	f8d7 2088 	ldr.w	r2, [r7, #136]	@ 0x88
 80027a8:	8013      	strh	r3, [r2, #0]
    tgt1=(uint64_t)f_dig*(*pcM);
 80027aa:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 80027ae:	2200      	movs	r2, #0
 80027b0:	653b      	str	r3, [r7, #80]	@ 0x50
 80027b2:	657a      	str	r2, [r7, #84]	@ 0x54
 80027b4:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 80027b8:	881b      	ldrh	r3, [r3, #0]
 80027ba:	b29b      	uxth	r3, r3
 80027bc:	2200      	movs	r2, #0
 80027be:	64bb      	str	r3, [r7, #72]	@ 0x48
 80027c0:	64fa      	str	r2, [r7, #76]	@ 0x4c
 80027c2:	e9d7 4514 	ldrd	r4, r5, [r7, #80]	@ 0x50
 80027c6:	462b      	mov	r3, r5
 80027c8:	e9d7 8912 	ldrd	r8, r9, [r7, #72]	@ 0x48
 80027cc:	4642      	mov	r2, r8
 80027ce:	fb02 f203 	mul.w	r2, r2, r3
 80027d2:	464b      	mov	r3, r9
 80027d4:	4621      	mov	r1, r4
 80027d6:	fb01 f303 	mul.w	r3, r1, r3
 80027da:	4413      	add	r3, r2
 80027dc:	4622      	mov	r2, r4
 80027de:	4641      	mov	r1, r8
 80027e0:	fba2 1201 	umull	r1, r2, r2, r1
 80027e4:	67fa      	str	r2, [r7, #124]	@ 0x7c
 80027e6:	460a      	mov	r2, r1
 80027e8:	67ba      	str	r2, [r7, #120]	@ 0x78
 80027ea:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 80027ec:	4413      	add	r3, r2
 80027ee:	67fb      	str	r3, [r7, #124]	@ 0x7c
 80027f0:	e9d7 341e 	ldrd	r3, r4, [r7, #120]	@ 0x78
 80027f4:	e9c7 342a 	strd	r3, r4, [r7, #168]	@ 0xa8
 80027f8:	e9c7 342a 	strd	r3, r4, [r7, #168]	@ 0xa8
    tgt2=(uint64_t)f_dig*((*pcM)+1);
 80027fc:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8002800:	2200      	movs	r2, #0
 8002802:	643b      	str	r3, [r7, #64]	@ 0x40
 8002804:	647a      	str	r2, [r7, #68]	@ 0x44
 8002806:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800280a:	881b      	ldrh	r3, [r3, #0]
 800280c:	3301      	adds	r3, #1
 800280e:	17da      	asrs	r2, r3, #31
 8002810:	63bb      	str	r3, [r7, #56]	@ 0x38
 8002812:	63fa      	str	r2, [r7, #60]	@ 0x3c
 8002814:	e9d7 4510 	ldrd	r4, r5, [r7, #64]	@ 0x40
 8002818:	462b      	mov	r3, r5
 800281a:	e9d7 890e 	ldrd	r8, r9, [r7, #56]	@ 0x38
 800281e:	4642      	mov	r2, r8
 8002820:	fb02 f203 	mul.w	r2, r2, r3
 8002824:	464b      	mov	r3, r9
 8002826:	4621      	mov	r1, r4
 8002828:	fb01 f303 	mul.w	r3, r1, r3
 800282c:	4413      	add	r3, r2
 800282e:	4622      	mov	r2, r4
 8002830:	4641      	mov	r1, r8
 8002832:	fba2 ab01 	umull	sl, fp, r2, r1
 8002836:	445b      	add	r3, fp
 8002838:	469b      	mov	fp, r3
 800283a:	e9c7 ab28 	strd	sl, fp, [r7, #160]	@ 0xa0
 800283e:	e9c7 ab28 	strd	sl, fp, [r7, #160]	@ 0xa0
 8002842:	e07d      	b.n	8002940 <SearchDatarateME+0x250>
  }
  else {
    tgt=((uint64_t)lDatarate)<<(33-uDrE);
 8002844:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8002848:	2200      	movs	r2, #0
 800284a:	4698      	mov	r8, r3
 800284c:	4691      	mov	r9, r2
 800284e:	f897 30b3 	ldrb.w	r3, [r7, #179]	@ 0xb3
 8002852:	f1c3 0121 	rsb	r1, r3, #33	@ 0x21
 8002856:	f1a1 0320 	sub.w	r3, r1, #32
 800285a:	f1c1 0220 	rsb	r2, r1, #32
 800285e:	fa09 f501 	lsl.w	r5, r9, r1
 8002862:	fa08 f303 	lsl.w	r3, r8, r3
 8002866:	431d      	orrs	r5, r3
 8002868:	fa28 f202 	lsr.w	r2, r8, r2
 800286c:	4315      	orrs	r5, r2
 800286e:	fa08 f401 	lsl.w	r4, r8, r1
 8002872:	e9c7 4526 	strd	r4, r5, [r7, #152]	@ 0x98
    (*pcM) = (uint16_t)((tgt/f_dig)-65536);
 8002876:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800287a:	2200      	movs	r2, #0
 800287c:	633b      	str	r3, [r7, #48]	@ 0x30
 800287e:	637a      	str	r2, [r7, #52]	@ 0x34
 8002880:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	@ 0x30
 8002884:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 8002888:	f7fd fd02 	bl	8000290 <__aeabi_uldivmod>
 800288c:	4602      	mov	r2, r0
 800288e:	460b      	mov	r3, r1
 8002890:	b293      	uxth	r3, r2
 8002892:	f8d7 2088 	ldr.w	r2, [r7, #136]	@ 0x88
 8002896:	8013      	strh	r3, [r2, #0]
    tgt1=(uint64_t)f_dig*((*pcM)+65536);
 8002898:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800289c:	2200      	movs	r2, #0
 800289e:	62bb      	str	r3, [r7, #40]	@ 0x28
 80028a0:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80028a2:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 80028a6:	881b      	ldrh	r3, [r3, #0]
 80028a8:	f503 3380 	add.w	r3, r3, #65536	@ 0x10000
 80028ac:	17da      	asrs	r2, r3, #31
 80028ae:	623b      	str	r3, [r7, #32]
 80028b0:	627a      	str	r2, [r7, #36]	@ 0x24
 80028b2:	e9d7 450a 	ldrd	r4, r5, [r7, #40]	@ 0x28
 80028b6:	462b      	mov	r3, r5
 80028b8:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 80028bc:	4642      	mov	r2, r8
 80028be:	fb02 f203 	mul.w	r2, r2, r3
 80028c2:	464b      	mov	r3, r9
 80028c4:	4621      	mov	r1, r4
 80028c6:	fb01 f303 	mul.w	r3, r1, r3
 80028ca:	4413      	add	r3, r2
 80028cc:	4622      	mov	r2, r4
 80028ce:	4641      	mov	r1, r8
 80028d0:	fba2 1201 	umull	r1, r2, r2, r1
 80028d4:	677a      	str	r2, [r7, #116]	@ 0x74
 80028d6:	460a      	mov	r2, r1
 80028d8:	673a      	str	r2, [r7, #112]	@ 0x70
 80028da:	6f7a      	ldr	r2, [r7, #116]	@ 0x74
 80028dc:	4413      	add	r3, r2
 80028de:	677b      	str	r3, [r7, #116]	@ 0x74
 80028e0:	e9d7 341c 	ldrd	r3, r4, [r7, #112]	@ 0x70
 80028e4:	e9c7 342a 	strd	r3, r4, [r7, #168]	@ 0xa8
 80028e8:	e9c7 342a 	strd	r3, r4, [r7, #168]	@ 0xa8
    tgt2=(uint64_t)f_dig*((*pcM)+1+65536);
 80028ec:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 80028f0:	2200      	movs	r2, #0
 80028f2:	61bb      	str	r3, [r7, #24]
 80028f4:	61fa      	str	r2, [r7, #28]
 80028f6:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 80028fa:	881b      	ldrh	r3, [r3, #0]
 80028fc:	f103 1301 	add.w	r3, r3, #65537	@ 0x10001
 8002900:	17da      	asrs	r2, r3, #31
 8002902:	613b      	str	r3, [r7, #16]
 8002904:	617a      	str	r2, [r7, #20]
 8002906:	e9d7 4506 	ldrd	r4, r5, [r7, #24]
 800290a:	462b      	mov	r3, r5
 800290c:	e9d7 8904 	ldrd	r8, r9, [r7, #16]
 8002910:	4642      	mov	r2, r8
 8002912:	fb02 f203 	mul.w	r2, r2, r3
 8002916:	464b      	mov	r3, r9
 8002918:	4621      	mov	r1, r4
 800291a:	fb01 f303 	mul.w	r3, r1, r3
 800291e:	4413      	add	r3, r2
 8002920:	4622      	mov	r2, r4
 8002922:	4641      	mov	r1, r8
 8002924:	fba2 1201 	umull	r1, r2, r2, r1
 8002928:	66fa      	str	r2, [r7, #108]	@ 0x6c
 800292a:	460a      	mov	r2, r1
 800292c:	66ba      	str	r2, [r7, #104]	@ 0x68
 800292e:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8002930:	4413      	add	r3, r2
 8002932:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8002934:	e9d7 341a 	ldrd	r3, r4, [r7, #104]	@ 0x68
 8002938:	e9c7 3428 	strd	r3, r4, [r7, #160]	@ 0xa0
 800293c:	e9c7 3428 	strd	r3, r4, [r7, #160]	@ 0xa0
  }


  (*pcM)=((tgt2-tgt)<(tgt-tgt1))?((*pcM)+1):(*pcM);
 8002940:	e9d7 0128 	ldrd	r0, r1, [r7, #160]	@ 0xa0
 8002944:	e9d7 2326 	ldrd	r2, r3, [r7, #152]	@ 0x98
 8002948:	1a84      	subs	r4, r0, r2
 800294a:	60bc      	str	r4, [r7, #8]
 800294c:	eb61 0303 	sbc.w	r3, r1, r3
 8002950:	60fb      	str	r3, [r7, #12]
 8002952:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 8002956:	e9d7 232a 	ldrd	r2, r3, [r7, #168]	@ 0xa8
 800295a:	1a84      	subs	r4, r0, r2
 800295c:	603c      	str	r4, [r7, #0]
 800295e:	eb61 0303 	sbc.w	r3, r1, r3
 8002962:	607b      	str	r3, [r7, #4]
 8002964:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8002968:	4623      	mov	r3, r4
 800296a:	e9d7 0100 	ldrd	r0, r1, [r7]
 800296e:	4602      	mov	r2, r0
 8002970:	4293      	cmp	r3, r2
 8002972:	462b      	mov	r3, r5
 8002974:	460a      	mov	r2, r1
 8002976:	4193      	sbcs	r3, r2
 8002978:	d205      	bcs.n	8002986 <SearchDatarateME+0x296>
 800297a:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800297e:	881b      	ldrh	r3, [r3, #0]
 8002980:	3301      	adds	r3, #1
 8002982:	b29b      	uxth	r3, r3
 8002984:	e002      	b.n	800298c <SearchDatarateME+0x29c>
 8002986:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800298a:	881b      	ldrh	r3, [r3, #0]
 800298c:	f8d7 2088 	ldr.w	r2, [r7, #136]	@ 0x88
 8002990:	8013      	strh	r3, [r2, #0]

}
 8002992:	bf00      	nop
 8002994:	37b8      	adds	r7, #184	@ 0xb8
 8002996:	46bd      	mov	sp, r7
 8002998:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800299c:	02faf080 	.word	0x02faf080
 80029a0:	01c9c380 	.word	0x01c9c380

080029a4 <ComputeFreqDeviation>:

uint32_t ComputeFreqDeviation(uint8_t cM, uint8_t cE, uint8_t bs, uint8_t refdiv)
{
 80029a4:	e92d 0ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
 80029a8:	b08c      	sub	sp, #48	@ 0x30
 80029aa:	af00      	add	r7, sp, #0
 80029ac:	461e      	mov	r6, r3
 80029ae:	4603      	mov	r3, r0
 80029b0:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 80029b4:	460b      	mov	r3, r1
 80029b6:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
 80029ba:	4613      	mov	r3, r2
 80029bc:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
 80029c0:	4633      	mov	r3, r6
 80029c2:	f887 3024 	strb.w	r3, [r7, #36]	@ 0x24
  uint32_t f_xo=XTAL_FREQ;
 80029c6:	4b35      	ldr	r3, [pc, #212]	@ (8002a9c <ComputeFreqDeviation+0xf8>)
 80029c8:	62fb      	str	r3, [r7, #44]	@ 0x2c

  if(cE==0) {
 80029ca:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 80029ce:	2b00      	cmp	r3, #0
 80029d0:	d127      	bne.n	8002a22 <ComputeFreqDeviation+0x7e>
    return (uint32_t)(((uint64_t)f_xo*cM)>>22);
 80029d2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80029d4:	2200      	movs	r2, #0
 80029d6:	613b      	str	r3, [r7, #16]
 80029d8:	617a      	str	r2, [r7, #20]
 80029da:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80029de:	2200      	movs	r2, #0
 80029e0:	60bb      	str	r3, [r7, #8]
 80029e2:	60fa      	str	r2, [r7, #12]
 80029e4:	e9d7 4504 	ldrd	r4, r5, [r7, #16]
 80029e8:	462b      	mov	r3, r5
 80029ea:	e9d7 8902 	ldrd	r8, r9, [r7, #8]
 80029ee:	4642      	mov	r2, r8
 80029f0:	fb02 f203 	mul.w	r2, r2, r3
 80029f4:	464b      	mov	r3, r9
 80029f6:	4621      	mov	r1, r4
 80029f8:	fb01 f303 	mul.w	r3, r1, r3
 80029fc:	4413      	add	r3, r2
 80029fe:	4622      	mov	r2, r4
 8002a00:	4641      	mov	r1, r8
 8002a02:	fba2 ab01 	umull	sl, fp, r2, r1
 8002a06:	445b      	add	r3, fp
 8002a08:	469b      	mov	fp, r3
 8002a0a:	f04f 0200 	mov.w	r2, #0
 8002a0e:	f04f 0300 	mov.w	r3, #0
 8002a12:	ea4f 529a 	mov.w	r2, sl, lsr #22
 8002a16:	ea42 228b 	orr.w	r2, r2, fp, lsl #10
 8002a1a:	ea4f 539b 	mov.w	r3, fp, lsr #22
 8002a1e:	4613      	mov	r3, r2
 8002a20:	e036      	b.n	8002a90 <ComputeFreqDeviation+0xec>
  }

  return (uint32_t)(((uint64_t)f_xo*(256+cM))>>(23-cE));
 8002a22:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002a24:	2200      	movs	r2, #0
 8002a26:	603b      	str	r3, [r7, #0]
 8002a28:	607a      	str	r2, [r7, #4]
 8002a2a:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8002a2e:	f503 7380 	add.w	r3, r3, #256	@ 0x100
 8002a32:	17da      	asrs	r2, r3, #31
 8002a34:	61bb      	str	r3, [r7, #24]
 8002a36:	61fa      	str	r2, [r7, #28]
 8002a38:	e9d7 0100 	ldrd	r0, r1, [r7]
 8002a3c:	460b      	mov	r3, r1
 8002a3e:	e9d7 ab06 	ldrd	sl, fp, [r7, #24]
 8002a42:	4652      	mov	r2, sl
 8002a44:	fb02 f203 	mul.w	r2, r2, r3
 8002a48:	e9c7 ab06 	strd	sl, fp, [r7, #24]
 8002a4c:	465b      	mov	r3, fp
 8002a4e:	4682      	mov	sl, r0
 8002a50:	468b      	mov	fp, r1
 8002a52:	4651      	mov	r1, sl
 8002a54:	fb01 f303 	mul.w	r3, r1, r3
 8002a58:	4413      	add	r3, r2
 8002a5a:	4652      	mov	r2, sl
 8002a5c:	69b9      	ldr	r1, [r7, #24]
 8002a5e:	fba2 4501 	umull	r4, r5, r2, r1
 8002a62:	442b      	add	r3, r5
 8002a64:	461d      	mov	r5, r3
 8002a66:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8002a6a:	f1c3 0317 	rsb	r3, r3, #23
 8002a6e:	f1c3 0120 	rsb	r1, r3, #32
 8002a72:	f1a3 0220 	sub.w	r2, r3, #32
 8002a76:	fa24 f803 	lsr.w	r8, r4, r3
 8002a7a:	fa05 f101 	lsl.w	r1, r5, r1
 8002a7e:	ea48 0801 	orr.w	r8, r8, r1
 8002a82:	fa25 f202 	lsr.w	r2, r5, r2
 8002a86:	ea48 0802 	orr.w	r8, r8, r2
 8002a8a:	fa25 f903 	lsr.w	r9, r5, r3
 8002a8e:	4643      	mov	r3, r8
}
 8002a90:	4618      	mov	r0, r3
 8002a92:	3730      	adds	r7, #48	@ 0x30
 8002a94:	46bd      	mov	sp, r7
 8002a96:	e8bd 0ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
 8002a9a:	4770      	bx	lr
 8002a9c:	02faf080 	.word	0x02faf080

08002aa0 <SearchFreqDevME>:

void SearchFreqDevME(uint32_t lFDev, uint8_t* pcM, uint8_t* pcE)
{
 8002aa0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002aa4:	b0a2      	sub	sp, #136	@ 0x88
 8002aa6:	af00      	add	r7, sp, #0
 8002aa8:	65f8      	str	r0, [r7, #92]	@ 0x5c
 8002aaa:	65b9      	str	r1, [r7, #88]	@ 0x58
 8002aac:	657a      	str	r2, [r7, #84]	@ 0x54
  uint8_t uFDevE, bs = 4, refdiv = 1;
 8002aae:	2304      	movs	r3, #4
 8002ab0:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
 8002ab4:	2301      	movs	r3, #1
 8002ab6:	f887 3066 	strb.w	r3, [r7, #102]	@ 0x66
  uint32_t lFDevTmp;
  uint64_t tgt1,tgt2,tgt;

  /* Search the exponent of the frequency deviation value */
  for(uFDevE = 0; uFDevE != 12; uFDevE++) {
 8002aba:	2300      	movs	r3, #0
 8002abc:	f887 3087 	strb.w	r3, [r7, #135]	@ 0x87
 8002ac0:	e012      	b.n	8002ae8 <SearchFreqDevME+0x48>
    lFDevTmp = ComputeFreqDeviation(255, uFDevE, bs, refdiv);
 8002ac2:	f897 3066 	ldrb.w	r3, [r7, #102]	@ 0x66
 8002ac6:	f897 2067 	ldrb.w	r2, [r7, #103]	@ 0x67
 8002aca:	f897 1087 	ldrb.w	r1, [r7, #135]	@ 0x87
 8002ace:	20ff      	movs	r0, #255	@ 0xff
 8002ad0:	f7ff ff68 	bl	80029a4 <ComputeFreqDeviation>
 8002ad4:	6638      	str	r0, [r7, #96]	@ 0x60
    if(lFDev<lFDevTmp)
 8002ad6:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 8002ad8:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8002ada:	429a      	cmp	r2, r3
 8002adc:	d309      	bcc.n	8002af2 <SearchFreqDevME+0x52>
  for(uFDevE = 0; uFDevE != 12; uFDevE++) {
 8002ade:	f897 3087 	ldrb.w	r3, [r7, #135]	@ 0x87
 8002ae2:	3301      	adds	r3, #1
 8002ae4:	f887 3087 	strb.w	r3, [r7, #135]	@ 0x87
 8002ae8:	f897 3087 	ldrb.w	r3, [r7, #135]	@ 0x87
 8002aec:	2b0c      	cmp	r3, #12
 8002aee:	d1e8      	bne.n	8002ac2 <SearchFreqDevME+0x22>
 8002af0:	e000      	b.n	8002af4 <SearchFreqDevME+0x54>
      break;
 8002af2:	bf00      	nop
  }
  (*pcE) = (uint8_t)uFDevE;
 8002af4:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8002af6:	f897 3087 	ldrb.w	r3, [r7, #135]	@ 0x87
 8002afa:	7013      	strb	r3, [r2, #0]

  if(uFDevE==0)
 8002afc:	f897 3087 	ldrb.w	r3, [r7, #135]	@ 0x87
 8002b00:	2b00      	cmp	r3, #0
 8002b02:	d155      	bne.n	8002bb0 <SearchFreqDevME+0x110>
  {
    tgt=((uint64_t)lFDev)<<22;
 8002b04:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8002b06:	2200      	movs	r2, #0
 8002b08:	63bb      	str	r3, [r7, #56]	@ 0x38
 8002b0a:	63fa      	str	r2, [r7, #60]	@ 0x3c
 8002b0c:	f04f 0200 	mov.w	r2, #0
 8002b10:	f04f 0300 	mov.w	r3, #0
 8002b14:	e9d7 450e 	ldrd	r4, r5, [r7, #56]	@ 0x38
 8002b18:	4629      	mov	r1, r5
 8002b1a:	058b      	lsls	r3, r1, #22
 8002b1c:	4621      	mov	r1, r4
 8002b1e:	ea43 2391 	orr.w	r3, r3, r1, lsr #10
 8002b22:	4621      	mov	r1, r4
 8002b24:	058a      	lsls	r2, r1, #22
 8002b26:	e9c7 231a 	strd	r2, r3, [r7, #104]	@ 0x68
    (*pcM)=(uint32_t)(tgt/XTAL_FREQ);
 8002b2a:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 8002b2e:	a36e      	add	r3, pc, #440	@ (adr r3, 8002ce8 <SearchFreqDevME+0x248>)
 8002b30:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002b34:	f7fd fbac 	bl	8000290 <__aeabi_uldivmod>
 8002b38:	4602      	mov	r2, r0
 8002b3a:	460b      	mov	r3, r1
 8002b3c:	b2d3      	uxtb	r3, r2
 8002b3e:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8002b40:	7013      	strb	r3, [r2, #0]
    tgt1=(uint64_t)XTAL_FREQ*(*pcM);
 8002b42:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8002b44:	781b      	ldrb	r3, [r3, #0]
 8002b46:	b2db      	uxtb	r3, r3
 8002b48:	2200      	movs	r2, #0
 8002b4a:	633b      	str	r3, [r7, #48]	@ 0x30
 8002b4c:	637a      	str	r2, [r7, #52]	@ 0x34
 8002b4e:	4b68      	ldr	r3, [pc, #416]	@ (8002cf0 <SearchFreqDevME+0x250>)
 8002b50:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 8002b54:	462a      	mov	r2, r5
 8002b56:	fb03 f202 	mul.w	r2, r3, r2
 8002b5a:	2300      	movs	r3, #0
 8002b5c:	4621      	mov	r1, r4
 8002b5e:	fb01 f303 	mul.w	r3, r1, r3
 8002b62:	4413      	add	r3, r2
 8002b64:	4a62      	ldr	r2, [pc, #392]	@ (8002cf0 <SearchFreqDevME+0x250>)
 8002b66:	4621      	mov	r1, r4
 8002b68:	fba1 ab02 	umull	sl, fp, r1, r2
 8002b6c:	445b      	add	r3, fp
 8002b6e:	469b      	mov	fp, r3
 8002b70:	e9c7 ab1e 	strd	sl, fp, [r7, #120]	@ 0x78
 8002b74:	e9c7 ab1e 	strd	sl, fp, [r7, #120]	@ 0x78
    tgt2=(uint64_t)XTAL_FREQ*((*pcM)+1);
 8002b78:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8002b7a:	781b      	ldrb	r3, [r3, #0]
 8002b7c:	3301      	adds	r3, #1
 8002b7e:	17da      	asrs	r2, r3, #31
 8002b80:	62bb      	str	r3, [r7, #40]	@ 0x28
 8002b82:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8002b84:	4b5a      	ldr	r3, [pc, #360]	@ (8002cf0 <SearchFreqDevME+0x250>)
 8002b86:	e9d7 450a 	ldrd	r4, r5, [r7, #40]	@ 0x28
 8002b8a:	462a      	mov	r2, r5
 8002b8c:	fb03 f202 	mul.w	r2, r3, r2
 8002b90:	2300      	movs	r3, #0
 8002b92:	4621      	mov	r1, r4
 8002b94:	fb01 f303 	mul.w	r3, r1, r3
 8002b98:	4413      	add	r3, r2
 8002b9a:	4a55      	ldr	r2, [pc, #340]	@ (8002cf0 <SearchFreqDevME+0x250>)
 8002b9c:	4621      	mov	r1, r4
 8002b9e:	fba1 8902 	umull	r8, r9, r1, r2
 8002ba2:	444b      	add	r3, r9
 8002ba4:	4699      	mov	r9, r3
 8002ba6:	e9c7 891c 	strd	r8, r9, [r7, #112]	@ 0x70
 8002baa:	e9c7 891c 	strd	r8, r9, [r7, #112]	@ 0x70
 8002bae:	e06d      	b.n	8002c8c <SearchFreqDevME+0x1ec>
  }
  else
  {
    tgt=((uint64_t)lFDev)<<(23-uFDevE);
 8002bb0:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8002bb2:	2200      	movs	r2, #0
 8002bb4:	623b      	str	r3, [r7, #32]
 8002bb6:	627a      	str	r2, [r7, #36]	@ 0x24
 8002bb8:	f897 3087 	ldrb.w	r3, [r7, #135]	@ 0x87
 8002bbc:	f1c3 0117 	rsb	r1, r3, #23
 8002bc0:	f1a1 0320 	sub.w	r3, r1, #32
 8002bc4:	f1c1 0220 	rsb	r2, r1, #32
 8002bc8:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8002bcc:	4648      	mov	r0, r9
 8002bce:	fa00 f501 	lsl.w	r5, r0, r1
 8002bd2:	4640      	mov	r0, r8
 8002bd4:	fa00 f303 	lsl.w	r3, r0, r3
 8002bd8:	431d      	orrs	r5, r3
 8002bda:	4643      	mov	r3, r8
 8002bdc:	fa23 f202 	lsr.w	r2, r3, r2
 8002be0:	4315      	orrs	r5, r2
 8002be2:	4643      	mov	r3, r8
 8002be4:	408b      	lsls	r3, r1
 8002be6:	461c      	mov	r4, r3
 8002be8:	e9c7 451a 	strd	r4, r5, [r7, #104]	@ 0x68
    (*pcM)=(uint32_t)(tgt/XTAL_FREQ)-256;
 8002bec:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 8002bf0:	a33d      	add	r3, pc, #244	@ (adr r3, 8002ce8 <SearchFreqDevME+0x248>)
 8002bf2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002bf6:	f7fd fb4b 	bl	8000290 <__aeabi_uldivmod>
 8002bfa:	4602      	mov	r2, r0
 8002bfc:	460b      	mov	r3, r1
 8002bfe:	b2d3      	uxtb	r3, r2
 8002c00:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8002c02:	7013      	strb	r3, [r2, #0]
    tgt1=(uint64_t)XTAL_FREQ*((*pcM)+256);
 8002c04:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8002c06:	781b      	ldrb	r3, [r3, #0]
 8002c08:	f503 7380 	add.w	r3, r3, #256	@ 0x100
 8002c0c:	17da      	asrs	r2, r3, #31
 8002c0e:	61bb      	str	r3, [r7, #24]
 8002c10:	61fa      	str	r2, [r7, #28]
 8002c12:	4b37      	ldr	r3, [pc, #220]	@ (8002cf0 <SearchFreqDevME+0x250>)
 8002c14:	e9d7 4506 	ldrd	r4, r5, [r7, #24]
 8002c18:	462a      	mov	r2, r5
 8002c1a:	fb03 f202 	mul.w	r2, r3, r2
 8002c1e:	2300      	movs	r3, #0
 8002c20:	4621      	mov	r1, r4
 8002c22:	fb01 f303 	mul.w	r3, r1, r3
 8002c26:	4413      	add	r3, r2
 8002c28:	4a31      	ldr	r2, [pc, #196]	@ (8002cf0 <SearchFreqDevME+0x250>)
 8002c2a:	4621      	mov	r1, r4
 8002c2c:	fba1 1202 	umull	r1, r2, r1, r2
 8002c30:	64fa      	str	r2, [r7, #76]	@ 0x4c
 8002c32:	460a      	mov	r2, r1
 8002c34:	64ba      	str	r2, [r7, #72]	@ 0x48
 8002c36:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8002c38:	4413      	add	r3, r2
 8002c3a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8002c3c:	e9d7 3412 	ldrd	r3, r4, [r7, #72]	@ 0x48
 8002c40:	e9c7 341e 	strd	r3, r4, [r7, #120]	@ 0x78
 8002c44:	e9c7 341e 	strd	r3, r4, [r7, #120]	@ 0x78
    tgt2=(uint64_t)XTAL_FREQ*((*pcM)+1+256);
 8002c48:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8002c4a:	781b      	ldrb	r3, [r3, #0]
 8002c4c:	f203 1301 	addw	r3, r3, #257	@ 0x101
 8002c50:	17da      	asrs	r2, r3, #31
 8002c52:	613b      	str	r3, [r7, #16]
 8002c54:	617a      	str	r2, [r7, #20]
 8002c56:	4b26      	ldr	r3, [pc, #152]	@ (8002cf0 <SearchFreqDevME+0x250>)
 8002c58:	e9d7 4504 	ldrd	r4, r5, [r7, #16]
 8002c5c:	462a      	mov	r2, r5
 8002c5e:	fb03 f202 	mul.w	r2, r3, r2
 8002c62:	2300      	movs	r3, #0
 8002c64:	4621      	mov	r1, r4
 8002c66:	fb01 f303 	mul.w	r3, r1, r3
 8002c6a:	4413      	add	r3, r2
 8002c6c:	4a20      	ldr	r2, [pc, #128]	@ (8002cf0 <SearchFreqDevME+0x250>)
 8002c6e:	4621      	mov	r1, r4
 8002c70:	fba1 1202 	umull	r1, r2, r1, r2
 8002c74:	647a      	str	r2, [r7, #68]	@ 0x44
 8002c76:	460a      	mov	r2, r1
 8002c78:	643a      	str	r2, [r7, #64]	@ 0x40
 8002c7a:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8002c7c:	4413      	add	r3, r2
 8002c7e:	647b      	str	r3, [r7, #68]	@ 0x44
 8002c80:	e9d7 3410 	ldrd	r3, r4, [r7, #64]	@ 0x40
 8002c84:	e9c7 341c 	strd	r3, r4, [r7, #112]	@ 0x70
 8002c88:	e9c7 341c 	strd	r3, r4, [r7, #112]	@ 0x70
  }

  (*pcM)=((tgt2-tgt)<(tgt-tgt1))?((*pcM)+1):(*pcM);
 8002c8c:	e9d7 011c 	ldrd	r0, r1, [r7, #112]	@ 0x70
 8002c90:	e9d7 231a 	ldrd	r2, r3, [r7, #104]	@ 0x68
 8002c94:	1a84      	subs	r4, r0, r2
 8002c96:	60bc      	str	r4, [r7, #8]
 8002c98:	eb61 0303 	sbc.w	r3, r1, r3
 8002c9c:	60fb      	str	r3, [r7, #12]
 8002c9e:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 8002ca2:	e9d7 231e 	ldrd	r2, r3, [r7, #120]	@ 0x78
 8002ca6:	1a84      	subs	r4, r0, r2
 8002ca8:	603c      	str	r4, [r7, #0]
 8002caa:	eb61 0303 	sbc.w	r3, r1, r3
 8002cae:	607b      	str	r3, [r7, #4]
 8002cb0:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8002cb4:	4623      	mov	r3, r4
 8002cb6:	e9d7 0100 	ldrd	r0, r1, [r7]
 8002cba:	4602      	mov	r2, r0
 8002cbc:	4293      	cmp	r3, r2
 8002cbe:	462b      	mov	r3, r5
 8002cc0:	460a      	mov	r2, r1
 8002cc2:	4193      	sbcs	r3, r2
 8002cc4:	d204      	bcs.n	8002cd0 <SearchFreqDevME+0x230>
 8002cc6:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8002cc8:	781b      	ldrb	r3, [r3, #0]
 8002cca:	3301      	adds	r3, #1
 8002ccc:	b2db      	uxtb	r3, r3
 8002cce:	e001      	b.n	8002cd4 <SearchFreqDevME+0x234>
 8002cd0:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8002cd2:	781b      	ldrb	r3, [r3, #0]
 8002cd4:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8002cd6:	7013      	strb	r3, [r2, #0]
}
 8002cd8:	bf00      	nop
 8002cda:	3788      	adds	r7, #136	@ 0x88
 8002cdc:	46bd      	mov	sp, r7
 8002cde:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8002ce2:	bf00      	nop
 8002ce4:	f3af 8000 	nop.w
 8002ce8:	02faf080 	.word	0x02faf080
 8002cec:	00000000 	.word	0x00000000
 8002cf0:	02faf080 	.word	0x02faf080

08002cf4 <S2LP_SetModulation>:
*         [100 500000].
*         Frequency deviation expressed in Hz.
* @retval None.
*/
void S2LP_SetModulation(uint8_t mod_type, uint32_t datarate, uint32_t fdev)
{
 8002cf4:	b580      	push	{r7, lr}
 8002cf6:	b086      	sub	sp, #24
 8002cf8:	af00      	add	r7, sp, #0
 8002cfa:	4603      	mov	r3, r0
 8002cfc:	60b9      	str	r1, [r7, #8]
 8002cfe:	607a      	str	r2, [r7, #4]
 8002d00:	73fb      	strb	r3, [r7, #15]
  uint8_t dr_e;
  uint16_t dr_m;
  uint8_t uFDevM, uFDevE;

  /* Calculates the datarate mantissa and exponent */
  SearchDatarateME(datarate, &dr_m, &dr_e);
 8002d02:	f107 0217 	add.w	r2, r7, #23
 8002d06:	f107 0314 	add.w	r3, r7, #20
 8002d0a:	4619      	mov	r1, r3
 8002d0c:	68b8      	ldr	r0, [r7, #8]
 8002d0e:	f7ff fcef 	bl	80026f0 <SearchDatarateME>
  /* Calculates the frequency deviation mantissa and exponent */
  SearchFreqDevME(fdev, &uFDevM, &uFDevE);
 8002d12:	f107 0212 	add.w	r2, r7, #18
 8002d16:	f107 0313 	add.w	r3, r7, #19
 8002d1a:	4619      	mov	r1, r3
 8002d1c:	6878      	ldr	r0, [r7, #4]
 8002d1e:	f7ff febf 	bl	8002aa0 <SearchFreqDevME>

  S2LP_WriteReg(MOD4_ADDR, (uint8_t)(dr_m >> 8), NULL);
 8002d22:	8abb      	ldrh	r3, [r7, #20]
 8002d24:	0a1b      	lsrs	r3, r3, #8
 8002d26:	b29b      	uxth	r3, r3
 8002d28:	b2db      	uxtb	r3, r3
 8002d2a:	2200      	movs	r2, #0
 8002d2c:	4619      	mov	r1, r3
 8002d2e:	200e      	movs	r0, #14
 8002d30:	f7ff f8c6 	bl	8001ec0 <S2LP_WriteReg>
  S2LP_WriteReg(MOD3_ADDR, (uint8_t)dr_m, NULL);
 8002d34:	8abb      	ldrh	r3, [r7, #20]
 8002d36:	b2db      	uxtb	r3, r3
 8002d38:	2200      	movs	r2, #0
 8002d3a:	4619      	mov	r1, r3
 8002d3c:	200f      	movs	r0, #15
 8002d3e:	f7ff f8bf 	bl	8001ec0 <S2LP_WriteReg>
  S2LP_WriteReg(MOD2_ADDR, mod_type | dr_e, NULL);
 8002d42:	7dfa      	ldrb	r2, [r7, #23]
 8002d44:	7bfb      	ldrb	r3, [r7, #15]
 8002d46:	4313      	orrs	r3, r2
 8002d48:	b2db      	uxtb	r3, r3
 8002d4a:	2200      	movs	r2, #0
 8002d4c:	4619      	mov	r1, r3
 8002d4e:	2010      	movs	r0, #16
 8002d50:	f7ff f8b6 	bl	8001ec0 <S2LP_WriteReg>

  S2LP_WriteReg(MOD0_ADDR, uFDevM, NULL);
 8002d54:	7cfb      	ldrb	r3, [r7, #19]
 8002d56:	2200      	movs	r2, #0
 8002d58:	4619      	mov	r1, r3
 8002d5a:	2012      	movs	r0, #18
 8002d5c:	f7ff f8b0 	bl	8001ec0 <S2LP_WriteReg>
  S2LP_WriteReg(MOD1_ADDR, uFDevE, NULL);
 8002d60:	7cbb      	ldrb	r3, [r7, #18]
 8002d62:	2200      	movs	r2, #0
 8002d64:	4619      	mov	r1, r3
 8002d66:	2011      	movs	r0, #17
 8002d68:	f7ff f8aa 	bl	8001ec0 <S2LP_WriteReg>
}
 8002d6c:	bf00      	nop
 8002d6e:	3718      	adds	r7, #24
 8002d70:	46bd      	mov	sp, r7
 8002d72:	bd80      	pop	{r7, pc}

08002d74 <S2LP_SetPALeveldBm>:

void S2LP_SetPALeveldBm(int32_t lPowerdBm)
{
 8002d74:	b580      	push	{r7, lr}
 8002d76:	b084      	sub	sp, #16
 8002d78:	af00      	add	r7, sp, #0
 8002d7a:	6078      	str	r0, [r7, #4]
  uint8_t paLevelValue;
  if(lPowerdBm> 14)
 8002d7c:	687b      	ldr	r3, [r7, #4]
 8002d7e:	2b0e      	cmp	r3, #14
 8002d80:	dd02      	ble.n	8002d88 <S2LP_SetPALeveldBm+0x14>
  {
    paLevelValue = 1;
 8002d82:	2301      	movs	r3, #1
 8002d84:	73fb      	strb	r3, [r7, #15]
 8002d86:	e006      	b.n	8002d96 <S2LP_SetPALeveldBm+0x22>
  }
  else {
    paLevelValue = (uint8_t)((int32_t)29-2*lPowerdBm);
 8002d88:	687b      	ldr	r3, [r7, #4]
 8002d8a:	b2db      	uxtb	r3, r3
 8002d8c:	005b      	lsls	r3, r3, #1
 8002d8e:	b2db      	uxtb	r3, r3
 8002d90:	f1c3 031d 	rsb	r3, r3, #29
 8002d94:	73fb      	strb	r3, [r7, #15]
  }

  S2LP_WriteReg(PA_POWER0_ADDR, 0, NULL);
 8002d96:	2200      	movs	r2, #0
 8002d98:	2100      	movs	r1, #0
 8002d9a:	2062      	movs	r0, #98	@ 0x62
 8002d9c:	f7ff f890 	bl	8001ec0 <S2LP_WriteReg>
  S2LP_WriteReg(PA_CONFIG1_ADDR+1, 0, NULL); // disable degeneration mode
 8002da0:	2200      	movs	r2, #0
 8002da2:	2100      	movs	r1, #0
 8002da4:	2064      	movs	r0, #100	@ 0x64
 8002da6:	f7ff f88b 	bl	8001ec0 <S2LP_WriteReg>
  S2LP_WriteReg(PA_CONFIG1_ADDR, 0, NULL); // disable Tx Bessel FIR
 8002daa:	2200      	movs	r2, #0
 8002dac:	2100      	movs	r1, #0
 8002dae:	2063      	movs	r0, #99	@ 0x63
 8002db0:	f7ff f886 	bl	8001ec0 <S2LP_WriteReg>
  S2LP_WriteReg(PA_POWER1_ADDR, paLevelValue, NULL);
 8002db4:	7bfb      	ldrb	r3, [r7, #15]
 8002db6:	2200      	movs	r2, #0
 8002db8:	4619      	mov	r1, r3
 8002dba:	2061      	movs	r0, #97	@ 0x61
 8002dbc:	f7ff f880 	bl	8001ec0 <S2LP_WriteReg>
}
 8002dc0:	bf00      	nop
 8002dc2:	3710      	adds	r7, #16
 8002dc4:	46bd      	mov	sp, r7
 8002dc6:	bd80      	pop	{r7, pc}

08002dc8 <S2LP_Init>:

	return HAL_OK;
}

HAL_StatusTypeDef S2LP_Init(SPI_HandleTypeDef *spi_handle)
{
 8002dc8:	b580      	push	{r7, lr}
 8002dca:	b086      	sub	sp, #24
 8002dcc:	af00      	add	r7, sp, #0
 8002dce:	6078      	str	r0, [r7, #4]
	gSPI = spi_handle;
 8002dd0:	4a48      	ldr	r2, [pc, #288]	@ (8002ef4 <S2LP_Init+0x12c>)
 8002dd2:	687b      	ldr	r3, [r7, #4]
 8002dd4:	6013      	str	r3, [r2, #0]
	uint32_t ncycles_start = HAL_RCC_GetHCLKFreq()/9600;
 8002dd6:	f003 fc89 	bl	80066ec <HAL_RCC_GetHCLKFreq>
 8002dda:	4603      	mov	r3, r0
 8002ddc:	4a46      	ldr	r2, [pc, #280]	@ (8002ef8 <S2LP_Init+0x130>)
 8002dde:	fba2 2303 	umull	r2, r3, r2, r3
 8002de2:	0a9b      	lsrs	r3, r3, #10
 8002de4:	613b      	str	r3, [r7, #16]
  __ASM volatile ("cpsid i" : : : "memory");
 8002de6:	b672      	cpsid	i
}
 8002de8:	bf00      	nop

	__disable_irq();
	HAL_GPIO_WritePin(RADIO_SDN_GPIO_Port, RADIO_SDN_Pin, GPIO_PIN_RESET); // Power up S2LP
 8002dea:	2200      	movs	r2, #0
 8002dec:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8002df0:	4842      	ldr	r0, [pc, #264]	@ (8002efc <S2LP_Init+0x134>)
 8002df2:	f002 fe31 	bl	8005a58 <HAL_GPIO_WritePin>
	for(uint32_t i=0; i < ncycles_start; i++) // Wait for S2LP to start
 8002df6:	2300      	movs	r3, #0
 8002df8:	617b      	str	r3, [r7, #20]
 8002dfa:	e003      	b.n	8002e04 <S2LP_Init+0x3c>
		asm volatile("nop");
 8002dfc:	bf00      	nop
	for(uint32_t i=0; i < ncycles_start; i++) // Wait for S2LP to start
 8002dfe:	697b      	ldr	r3, [r7, #20]
 8002e00:	3301      	adds	r3, #1
 8002e02:	617b      	str	r3, [r7, #20]
 8002e04:	697a      	ldr	r2, [r7, #20]
 8002e06:	693b      	ldr	r3, [r7, #16]
 8002e08:	429a      	cmp	r2, r3
 8002e0a:	d3f7      	bcc.n	8002dfc <S2LP_Init+0x34>
  __ASM volatile ("cpsie i" : : : "memory");
 8002e0c:	b662      	cpsie	i
}
 8002e0e:	bf00      	nop
	__enable_irq();

	S2LP_WriteReg(GPIO0_CONF_ADDR, 3, NULL); // Set GPIO as interrupt line
 8002e10:	2200      	movs	r2, #0
 8002e12:	2103      	movs	r1, #3
 8002e14:	2000      	movs	r0, #0
 8002e16:	f7ff f853 	bl	8001ec0 <S2LP_WriteReg>
	S2LP_WriteReg(IRQ_MASK0_ADDR, 0x80 | 0x20 | 0x04, NULL); // Enable "Tx Data sent" and "TX FIFO almost full" interrupts
 8002e1a:	2200      	movs	r2, #0
 8002e1c:	21a4      	movs	r1, #164	@ 0xa4
 8002e1e:	2053      	movs	r0, #83	@ 0x53
 8002e20:	f7ff f84e 	bl	8001ec0 <S2LP_WriteReg>
	S2LP_WriteReg(IRQ_MASK1_ADDR, 0x01, NULL); // Enable "TX FIFO almost empty" interrupt
 8002e24:	2200      	movs	r2, #0
 8002e26:	2101      	movs	r1, #1
 8002e28:	2052      	movs	r0, #82	@ 0x52
 8002e2a:	f7ff f849 	bl	8001ec0 <S2LP_WriteReg>
	S2LP_WriteReg(IRQ_MASK2_ADDR, 0x00, NULL);
 8002e2e:	2200      	movs	r2, #0
 8002e30:	2100      	movs	r1, #0
 8002e32:	2051      	movs	r0, #81	@ 0x51
 8002e34:	f7ff f844 	bl	8001ec0 <S2LP_WriteReg>
	S2LP_WriteReg(IRQ_MASK3_ADDR, 0x00, NULL);
 8002e38:	2200      	movs	r2, #0
 8002e3a:	2100      	movs	r1, #0
 8002e3c:	2050      	movs	r0, #80	@ 0x50
 8002e3e:	f7ff f83f 	bl	8001ec0 <S2LP_WriteReg>
	S2LP_WriteReg(FIFO_CONFIG0_ADDR, FIFO_EMPTY_THRESH * FIFO_CHUNK_SIZE, NULL);
 8002e42:	2200      	movs	r2, #0
 8002e44:	2120      	movs	r1, #32
 8002e46:	203f      	movs	r0, #63	@ 0x3f
 8002e48:	f7ff f83a 	bl	8001ec0 <S2LP_WriteReg>

	// Change sync word bytes
	S2LP_WriteReg(SYNC3_ADDR, 0xB7, NULL);
 8002e4c:	2200      	movs	r2, #0
 8002e4e:	21b7      	movs	r1, #183	@ 0xb7
 8002e50:	2033      	movs	r0, #51	@ 0x33
 8002e52:	f7ff f835 	bl	8001ec0 <S2LP_WriteReg>
	S2LP_WriteReg(SYNC2_ADDR, 0x54, NULL);
 8002e56:	2200      	movs	r2, #0
 8002e58:	2154      	movs	r1, #84	@ 0x54
 8002e5a:	2034      	movs	r0, #52	@ 0x34
 8002e5c:	f7ff f830 	bl	8001ec0 <S2LP_WriteReg>
	S2LP_WriteReg(SYNC1_ADDR, 0x2A, NULL);
 8002e60:	2200      	movs	r2, #0
 8002e62:	212a      	movs	r1, #42	@ 0x2a
 8002e64:	2035      	movs	r0, #53	@ 0x35
 8002e66:	f7ff f82b 	bl	8001ec0 <S2LP_WriteReg>
	S2LP_WriteReg(SYNC0_ADDR, 0x3E, NULL);
 8002e6a:	2200      	movs	r2, #0
 8002e6c:	213e      	movs	r1, #62	@ 0x3e
 8002e6e:	2036      	movs	r0, #54	@ 0x36
 8002e70:	f7ff f826 	bl	8001ec0 <S2LP_WriteReg>

	// PLL and PA configuration
	S2LP_PLLConf(BASE_FREQ);
 8002e74:	4822      	ldr	r0, [pc, #136]	@ (8002f00 <S2LP_Init+0x138>)
 8002e76:	f7ff fa8f 	bl	8002398 <S2LP_PLLConf>
	S2LP_SetPALeveldBm(PA_LEVEL);
 8002e7a:	2000      	movs	r0, #0
 8002e7c:	f7ff ff7a 	bl	8002d74 <S2LP_SetPALeveldBm>

	// Modulation and packet configuration
	S2LP_SetModulation(MOD_2FSK, DATARATE, FREQDEV);
 8002e80:	f243 02d4 	movw	r2, #12500	@ 0x30d4
 8002e84:	f24c 3150 	movw	r1, #50000	@ 0xc350
 8002e88:	2000      	movs	r0, #0
 8002e8a:	f7ff ff33 	bl	8002cf4 <S2LP_SetModulation>
	S2LP_WriteReg(PCKTCTRL1_ADDR, 0x20, NULL); // No whitening, CRC with poly 0x07
 8002e8e:	2200      	movs	r2, #0
 8002e90:	2120      	movs	r1, #32
 8002e92:	2030      	movs	r0, #48	@ 0x30
 8002e94:	f7ff f814 	bl	8001ec0 <S2LP_WriteReg>
	S2LP_WriteReg(PCKTCTRL3_ADDR, 0x00, NULL); // Enable basic packet structure
 8002e98:	2200      	movs	r2, #0
 8002e9a:	2100      	movs	r1, #0
 8002e9c:	202e      	movs	r0, #46	@ 0x2e
 8002e9e:	f7ff f80f 	bl	8001ec0 <S2LP_WriteReg>

	S2LPStatus radio_status;
	uint8_t rco_conf;
	HAL_StatusTypeDef err = S2LP_ReadReg(XO_RCO_CONF1_ADDR, &rco_conf, &radio_status); // fetch radio state
 8002ea2:	f107 020c 	add.w	r2, r7, #12
 8002ea6:	f107 030b 	add.w	r3, r7, #11
 8002eaa:	4619      	mov	r1, r3
 8002eac:	206c      	movs	r0, #108	@ 0x6c
 8002eae:	f7fe ffc9 	bl	8001e44 <S2LP_ReadReg>
 8002eb2:	4603      	mov	r3, r0
 8002eb4:	73fb      	strb	r3, [r7, #15]
	if (err) {
 8002eb6:	7bfb      	ldrb	r3, [r7, #15]
 8002eb8:	2b00      	cmp	r3, #0
 8002eba:	d001      	beq.n	8002ec0 <S2LP_Init+0xf8>
		return err;
 8002ebc:	7bfb      	ldrb	r3, [r7, #15]
 8002ebe:	e015      	b.n	8002eec <S2LP_Init+0x124>
	} else if (rco_conf != 0x45) {
 8002ec0:	7afb      	ldrb	r3, [r7, #11]
 8002ec2:	2b45      	cmp	r3, #69	@ 0x45
 8002ec4:	d006      	beq.n	8002ed4 <S2LP_Init+0x10c>
		DEBUG_PRINT("[S2LP] Error: XO_RCO_CONF1 register is invalid (0x%X instead of 0x45), faulty SPI bus?\r\n", rco_conf);
 8002ec6:	7afb      	ldrb	r3, [r7, #11]
 8002ec8:	4619      	mov	r1, r3
 8002eca:	480e      	ldr	r0, [pc, #56]	@ (8002f04 <S2LP_Init+0x13c>)
 8002ecc:	f007 fb22 	bl	800a514 <iprintf>
		return HAL_ERROR;
 8002ed0:	2301      	movs	r3, #1
 8002ed2:	e00b      	b.n	8002eec <S2LP_Init+0x124>
	}

	if (radio_status.MC_STATE != MC_STATE_READY) {
 8002ed4:	7b7b      	ldrb	r3, [r7, #13]
 8002ed6:	f023 0301 	bic.w	r3, r3, #1
 8002eda:	b2db      	uxtb	r3, r3
 8002edc:	2b00      	cmp	r3, #0
 8002ede:	d004      	beq.n	8002eea <S2LP_Init+0x122>
		DEBUG_PRINT("[S2LP] Error: radio is not ready after initialization\r\n");
 8002ee0:	4809      	ldr	r0, [pc, #36]	@ (8002f08 <S2LP_Init+0x140>)
 8002ee2:	f007 fb7f 	bl	800a5e4 <puts>
		return HAL_ERROR;
 8002ee6:	2301      	movs	r3, #1
 8002ee8:	e000      	b.n	8002eec <S2LP_Init+0x124>
	}

	return HAL_OK;
 8002eea:	2300      	movs	r3, #0
}
 8002eec:	4618      	mov	r0, r3
 8002eee:	3718      	adds	r7, #24
 8002ef0:	46bd      	mov	sp, r7
 8002ef2:	bd80      	pop	{r7, pc}
 8002ef4:	20003bfc 	.word	0x20003bfc
 8002ef8:	1b4e81b5 	.word	0x1b4e81b5
 8002efc:	48001400 	.word	0x48001400
 8002f00:	33bca100 	.word	0x33bca100
 8002f04:	0800b7ec 	.word	0x0800b7ec
 8002f08:	0800b848 	.word	0x0800b848

08002f0c <S2LP_IRQ_Handler>:

void S2LP_IRQ_Handler(void)
{
 8002f0c:	b580      	push	{r7, lr}
 8002f0e:	b082      	sub	sp, #8
 8002f10:	af00      	add	r7, sp, #0
	uint8_t irq_status1, irq_status0;
	S2LP_ReadReg(IRQ_STATUS1_ADDR, &irq_status1, NULL);
 8002f12:	1dfb      	adds	r3, r7, #7
 8002f14:	2200      	movs	r2, #0
 8002f16:	4619      	mov	r1, r3
 8002f18:	20fc      	movs	r0, #252	@ 0xfc
 8002f1a:	f7fe ff93 	bl	8001e44 <S2LP_ReadReg>
	S2LP_ReadReg(IRQ_STATUS0_ADDR, &irq_status0, NULL);
 8002f1e:	1dbb      	adds	r3, r7, #6
 8002f20:	2200      	movs	r2, #0
 8002f22:	4619      	mov	r1, r3
 8002f24:	20fd      	movs	r0, #253	@ 0xfd
 8002f26:	f7fe ff8d 	bl	8001e44 <S2LP_ReadReg>

	if (irq_status1 & 0x01) // TX FIFO almost empty
 8002f2a:	79fb      	ldrb	r3, [r7, #7]
 8002f2c:	f003 0301 	and.w	r3, r3, #1
 8002f30:	2b00      	cmp	r3, #0
 8002f32:	d002      	beq.n	8002f3a <S2LP_IRQ_Handler+0x2e>
		fifo_almost_empty = 1;
 8002f34:	4b0b      	ldr	r3, [pc, #44]	@ (8002f64 <S2LP_IRQ_Handler+0x58>)
 8002f36:	2201      	movs	r2, #1
 8002f38:	701a      	strb	r2, [r3, #0]

	if (irq_status0 & 0x20) // TX/RX FIFO underflow or overflow
 8002f3a:	79bb      	ldrb	r3, [r7, #6]
 8002f3c:	f003 0320 	and.w	r3, r3, #32
 8002f40:	2b00      	cmp	r3, #0
 8002f42:	d002      	beq.n	8002f4a <S2LP_IRQ_Handler+0x3e>
		underflow = 1;
 8002f44:	4b08      	ldr	r3, [pc, #32]	@ (8002f68 <S2LP_IRQ_Handler+0x5c>)
 8002f46:	2201      	movs	r2, #1
 8002f48:	701a      	strb	r2, [r3, #0]

	if (irq_status0 & 0x04) // Packet transmitted
 8002f4a:	79bb      	ldrb	r3, [r7, #6]
 8002f4c:	f003 0304 	and.w	r3, r3, #4
 8002f50:	2b00      	cmp	r3, #0
 8002f52:	d002      	beq.n	8002f5a <S2LP_IRQ_Handler+0x4e>
		packet_sent = 1;
 8002f54:	4b05      	ldr	r3, [pc, #20]	@ (8002f6c <S2LP_IRQ_Handler+0x60>)
 8002f56:	2201      	movs	r2, #1
 8002f58:	701a      	strb	r2, [r3, #0]
}
 8002f5a:	bf00      	nop
 8002f5c:	3708      	adds	r7, #8
 8002f5e:	46bd      	mov	sp, r7
 8002f60:	bd80      	pop	{r7, pc}
 8002f62:	bf00      	nop
 8002f64:	20003c01 	.word	0x20003c01
 8002f68:	20003c02 	.word	0x20003c02
 8002f6c:	20003c00 	.word	0x20003c00

08002f70 <Spectrogram_Format>:
q15_t buf_fft[2*SAMPLES_PER_MELVEC  ]; // Double size (real|imag) buffer needed for arm_rfft_q15
q15_t buf_tmp[  SAMPLES_PER_MELVEC/2]; // Intermediate buffer for arm_mat_mult_fast_q15

// Convert 12-bit DC ADC samples to Q1.15 fixed point signal and remove DC component
void Spectrogram_Format(q15_t *buf)
{
 8002f70:	b580      	push	{r7, lr}
 8002f72:	b084      	sub	sp, #16
 8002f74:	af00      	add	r7, sp, #0
 8002f76:	6078      	str	r0, [r7, #4]
	// That way, the value of buf[i] is in [0 , 2**15 - 1]

	// /!\ When multiplying/dividing by a power 2, always prefer shifting left/right instead, ARM instructions to do so are more efficient.
	// Here we should shift left by 3.

	arm_shift_q15(buf, 3, buf, SAMPLES_PER_MELVEC);
 8002f78:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8002f7c:	687a      	ldr	r2, [r7, #4]
 8002f7e:	2103      	movs	r1, #3
 8002f80:	6878      	ldr	r0, [r7, #4]
 8002f82:	f006 fc85 	bl	8009890 <arm_shift_q15>
	//            Number of cycles: <TODO>

	// Since we use a signed representation, we should now center the value around zero, we can do this by substracting 2**14.
	// Now the value of buf[i] is in [-2**14 , 2**14 - 1]

	for(uint16_t i=0; i < SAMPLES_PER_MELVEC; i++) { // Remove DC component
 8002f86:	2300      	movs	r3, #0
 8002f88:	81fb      	strh	r3, [r7, #14]
 8002f8a:	e012      	b.n	8002fb2 <Spectrogram_Format+0x42>
		buf[i] -= (1 << 14);
 8002f8c:	89fb      	ldrh	r3, [r7, #14]
 8002f8e:	005b      	lsls	r3, r3, #1
 8002f90:	687a      	ldr	r2, [r7, #4]
 8002f92:	4413      	add	r3, r2
 8002f94:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002f98:	b29b      	uxth	r3, r3
 8002f9a:	f5a3 4380 	sub.w	r3, r3, #16384	@ 0x4000
 8002f9e:	b299      	uxth	r1, r3
 8002fa0:	89fb      	ldrh	r3, [r7, #14]
 8002fa2:	005b      	lsls	r3, r3, #1
 8002fa4:	687a      	ldr	r2, [r7, #4]
 8002fa6:	4413      	add	r3, r2
 8002fa8:	b20a      	sxth	r2, r1
 8002faa:	801a      	strh	r2, [r3, #0]
	for(uint16_t i=0; i < SAMPLES_PER_MELVEC; i++) { // Remove DC component
 8002fac:	89fb      	ldrh	r3, [r7, #14]
 8002fae:	3301      	adds	r3, #1
 8002fb0:	81fb      	strh	r3, [r7, #14]
 8002fb2:	89fb      	ldrh	r3, [r7, #14]
 8002fb4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8002fb8:	d3e8      	bcc.n	8002f8c <Spectrogram_Format+0x1c>
	}
}
 8002fba:	bf00      	nop
 8002fbc:	bf00      	nop
 8002fbe:	3710      	adds	r7, #16
 8002fc0:	46bd      	mov	sp, r7
 8002fc2:	bd80      	pop	{r7, pc}

08002fc4 <Spectrogram_Compute>:

// Compute spectrogram of samples and transform into MEL vectors.
void Spectrogram_Compute(q15_t *samples, q15_t *melvec)
{
 8002fc4:	b580      	push	{r7, lr}
 8002fc6:	b092      	sub	sp, #72	@ 0x48
 8002fc8:	af00      	add	r7, sp, #0
 8002fca:	6078      	str	r0, [r7, #4]
 8002fcc:	6039      	str	r1, [r7, #0]
	// STEP 1  : Windowing of input samples
	//           --> Pointwise product
	//           Complexity: O(N)
	//           Number of cycles: <TODO>
	arm_mult_q15(samples, hamming_window, buf, SAMPLES_PER_MELVEC);
 8002fce:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8002fd2:	4a3c      	ldr	r2, [pc, #240]	@ (80030c4 <Spectrogram_Compute+0x100>)
 8002fd4:	493c      	ldr	r1, [pc, #240]	@ (80030c8 <Spectrogram_Compute+0x104>)
 8002fd6:	6878      	ldr	r0, [r7, #4]
 8002fd8:	f006 fcec 	bl	80099b4 <arm_mult_q15>
	//           Number of cycles: <TODO>

	// Since the FFT is a recursive algorithm, the values are rescaled in the function to ensure that overflow cannot happen.
	arm_rfft_instance_q15 rfft_inst;

	arm_rfft_init_q15(&rfft_inst, SAMPLES_PER_MELVEC, 0, 1);
 8002fdc:	f107 0028 	add.w	r0, r7, #40	@ 0x28
 8002fe0:	2301      	movs	r3, #1
 8002fe2:	2200      	movs	r2, #0
 8002fe4:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8002fe8:	f006 f926 	bl	8009238 <arm_rfft_init_q15>

	arm_rfft_q15(&rfft_inst, buf, buf_fft);
 8002fec:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8002ff0:	4a36      	ldr	r2, [pc, #216]	@ (80030cc <Spectrogram_Compute+0x108>)
 8002ff2:	4934      	ldr	r1, [pc, #208]	@ (80030c4 <Spectrogram_Compute+0x100>)
 8002ff4:	4618      	mov	r0, r3
 8002ff6:	f006 f8a3 	bl	8009140 <arm_rfft_q15>
	// STEP 3.1: Find the extremum value (maximum of absolute values)
	//           Complexity: O(N)
	//           Number of cycles: <TODO>

	q15_t vmax;
	uint32_t pIndex=0;
 8002ffa:	2300      	movs	r3, #0
 8002ffc:	623b      	str	r3, [r7, #32]

	arm_absmax_q15(buf_fft, SAMPLES_PER_MELVEC, &vmax, &pIndex);
 8002ffe:	f107 0320 	add.w	r3, r7, #32
 8003002:	f107 0226 	add.w	r2, r7, #38	@ 0x26
 8003006:	f44f 7100 	mov.w	r1, #512	@ 0x200
 800300a:	4830      	ldr	r0, [pc, #192]	@ (80030cc <Spectrogram_Compute+0x108>)
 800300c:	f7fe f96c 	bl	80012e8 <arm_absmax_q15>

	// STEP 3.2: Normalize the vector - Dynamic range increase
	//           Complexity: O(N)
	//           Number of cycles: <TODO>

	for (int i=0; i < SAMPLES_PER_MELVEC; i++) // We don't use the second half of the symmetric spectrum
 8003010:	2300      	movs	r3, #0
 8003012:	647b      	str	r3, [r7, #68]	@ 0x44
 8003014:	e010      	b.n	8003038 <Spectrogram_Compute+0x74>
	{
		buf[i] = (q15_t) (((q31_t) buf_fft[i] << 15) /((q31_t)vmax));
 8003016:	4a2d      	ldr	r2, [pc, #180]	@ (80030cc <Spectrogram_Compute+0x108>)
 8003018:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800301a:	f932 3013 	ldrsh.w	r3, [r2, r3, lsl #1]
 800301e:	03db      	lsls	r3, r3, #15
 8003020:	f9b7 2026 	ldrsh.w	r2, [r7, #38]	@ 0x26
 8003024:	fb93 f3f2 	sdiv	r3, r3, r2
 8003028:	b219      	sxth	r1, r3
 800302a:	4a26      	ldr	r2, [pc, #152]	@ (80030c4 <Spectrogram_Compute+0x100>)
 800302c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800302e:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
	for (int i=0; i < SAMPLES_PER_MELVEC; i++) // We don't use the second half of the symmetric spectrum
 8003032:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8003034:	3301      	adds	r3, #1
 8003036:	647b      	str	r3, [r7, #68]	@ 0x44
 8003038:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800303a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800303e:	dbea      	blt.n	8003016 <Spectrogram_Compute+0x52>
	// STEP 3.3: Compute the complex magnitude
	//           --> The output buffer is now two times smaller because (real|imag) --> (mag)
	//           Complexity: O(N)
	//           Number of cycles: <TODO>

	arm_cmplx_mag_q15(buf, buf, SAMPLES_PER_MELVEC/2);
 8003040:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8003044:	491f      	ldr	r1, [pc, #124]	@ (80030c4 <Spectrogram_Compute+0x100>)
 8003046:	481f      	ldr	r0, [pc, #124]	@ (80030c4 <Spectrogram_Compute+0x100>)
 8003048:	f006 fb78 	bl	800973c <arm_cmplx_mag_q15>

	// STEP 3.4: Denormalize the vector
	//           Complexity: O(N)
	//           Number of cycles: <TODO>

	for (int i=0; i < SAMPLES_PER_MELVEC/2; i++)
 800304c:	2300      	movs	r3, #0
 800304e:	643b      	str	r3, [r7, #64]	@ 0x40
 8003050:	e010      	b.n	8003074 <Spectrogram_Compute+0xb0>
	{
		buf[i] = (q15_t) ((((q31_t) buf[i]) * ((q31_t) vmax) ) >> 15 );
 8003052:	4a1c      	ldr	r2, [pc, #112]	@ (80030c4 <Spectrogram_Compute+0x100>)
 8003054:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003056:	f932 3013 	ldrsh.w	r3, [r2, r3, lsl #1]
 800305a:	f9b7 2026 	ldrsh.w	r2, [r7, #38]	@ 0x26
 800305e:	fb02 f303 	mul.w	r3, r2, r3
 8003062:	13db      	asrs	r3, r3, #15
 8003064:	b219      	sxth	r1, r3
 8003066:	4a17      	ldr	r2, [pc, #92]	@ (80030c4 <Spectrogram_Compute+0x100>)
 8003068:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800306a:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
	for (int i=0; i < SAMPLES_PER_MELVEC/2; i++)
 800306e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003070:	3301      	adds	r3, #1
 8003072:	643b      	str	r3, [r7, #64]	@ 0x40
 8003074:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003076:	2bff      	cmp	r3, #255	@ 0xff
 8003078:	ddeb      	ble.n	8003052 <Spectrogram_Compute+0x8e>
	// /!\ In order to avoid overflows completely the input signals should be scaled down. Scale down one of the input matrices by log2(numColsA) bits to avoid overflows,
	// as a total of numColsA additions are computed internally for each output element. Because our hz2mel_mat matrix contains lots of zeros in its rows, this is not necessary.
	
	arm_matrix_instance_q15 hz2mel_inst, fftmag_inst, melvec_inst;

	arm_mat_init_q15(&hz2mel_inst, MELVEC_LENGTH, SAMPLES_PER_MELVEC/2, hz2mel_mat);
 800307a:	f107 0018 	add.w	r0, r7, #24
 800307e:	4b14      	ldr	r3, [pc, #80]	@ (80030d0 <Spectrogram_Compute+0x10c>)
 8003080:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8003084:	2114      	movs	r1, #20
 8003086:	f006 fb55 	bl	8009734 <arm_mat_init_q15>
	arm_mat_init_q15(&fftmag_inst, SAMPLES_PER_MELVEC/2, 1, buf);
 800308a:	f107 0010 	add.w	r0, r7, #16
 800308e:	4b0d      	ldr	r3, [pc, #52]	@ (80030c4 <Spectrogram_Compute+0x100>)
 8003090:	2201      	movs	r2, #1
 8003092:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8003096:	f006 fb4d 	bl	8009734 <arm_mat_init_q15>
	arm_mat_init_q15(&melvec_inst, MELVEC_LENGTH, 1, melvec);
 800309a:	f107 0008 	add.w	r0, r7, #8
 800309e:	683b      	ldr	r3, [r7, #0]
 80030a0:	2201      	movs	r2, #1
 80030a2:	2114      	movs	r1, #20
 80030a4:	f006 fb46 	bl	8009734 <arm_mat_init_q15>

	arm_mat_mult_fast_q15(&hz2mel_inst, &fftmag_inst, &melvec_inst, buf_tmp);
 80030a8:	f107 0208 	add.w	r2, r7, #8
 80030ac:	f107 0110 	add.w	r1, r7, #16
 80030b0:	f107 0018 	add.w	r0, r7, #24
 80030b4:	4b07      	ldr	r3, [pc, #28]	@ (80030d4 <Spectrogram_Compute+0x110>)
 80030b6:	f006 f93b 	bl	8009330 <arm_mat_mult_fast_q15>
}
 80030ba:	bf00      	nop
 80030bc:	3748      	adds	r7, #72	@ 0x48
 80030be:	46bd      	mov	sp, r7
 80030c0:	bd80      	pop	{r7, pc}
 80030c2:	bf00      	nop
 80030c4:	20003c04 	.word	0x20003c04
 80030c8:	20002b94 	.word	0x20002b94
 80030cc:	20004004 	.word	0x20004004
 80030d0:	20000394 	.word	0x20000394
 80030d4:	20004804 	.word	0x20004804

080030d8 <MX_SPI1_Init>:

SPI_HandleTypeDef hspi1;

/* SPI1 init function */
void MX_SPI1_Init(void)
{
 80030d8:	b580      	push	{r7, lr}
 80030da:	af00      	add	r7, sp, #0
  /* USER CODE END SPI1_Init 0 */

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  hspi1.Instance = SPI1;
 80030dc:	4b1b      	ldr	r3, [pc, #108]	@ (800314c <MX_SPI1_Init+0x74>)
 80030de:	4a1c      	ldr	r2, [pc, #112]	@ (8003150 <MX_SPI1_Init+0x78>)
 80030e0:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 80030e2:	4b1a      	ldr	r3, [pc, #104]	@ (800314c <MX_SPI1_Init+0x74>)
 80030e4:	f44f 7282 	mov.w	r2, #260	@ 0x104
 80030e8:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 80030ea:	4b18      	ldr	r3, [pc, #96]	@ (800314c <MX_SPI1_Init+0x74>)
 80030ec:	2200      	movs	r2, #0
 80030ee:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 80030f0:	4b16      	ldr	r3, [pc, #88]	@ (800314c <MX_SPI1_Init+0x74>)
 80030f2:	f44f 62e0 	mov.w	r2, #1792	@ 0x700
 80030f6:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 80030f8:	4b14      	ldr	r3, [pc, #80]	@ (800314c <MX_SPI1_Init+0x74>)
 80030fa:	2200      	movs	r2, #0
 80030fc:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 80030fe:	4b13      	ldr	r3, [pc, #76]	@ (800314c <MX_SPI1_Init+0x74>)
 8003100:	2200      	movs	r2, #0
 8003102:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8003104:	4b11      	ldr	r3, [pc, #68]	@ (800314c <MX_SPI1_Init+0x74>)
 8003106:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800310a:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_4;
 800310c:	4b0f      	ldr	r3, [pc, #60]	@ (800314c <MX_SPI1_Init+0x74>)
 800310e:	2208      	movs	r2, #8
 8003110:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8003112:	4b0e      	ldr	r3, [pc, #56]	@ (800314c <MX_SPI1_Init+0x74>)
 8003114:	2200      	movs	r2, #0
 8003116:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8003118:	4b0c      	ldr	r3, [pc, #48]	@ (800314c <MX_SPI1_Init+0x74>)
 800311a:	2200      	movs	r2, #0
 800311c:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800311e:	4b0b      	ldr	r3, [pc, #44]	@ (800314c <MX_SPI1_Init+0x74>)
 8003120:	2200      	movs	r2, #0
 8003122:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 7;
 8003124:	4b09      	ldr	r3, [pc, #36]	@ (800314c <MX_SPI1_Init+0x74>)
 8003126:	2207      	movs	r2, #7
 8003128:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 800312a:	4b08      	ldr	r3, [pc, #32]	@ (800314c <MX_SPI1_Init+0x74>)
 800312c:	2200      	movs	r2, #0
 800312e:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8003130:	4b06      	ldr	r3, [pc, #24]	@ (800314c <MX_SPI1_Init+0x74>)
 8003132:	2208      	movs	r2, #8
 8003134:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8003136:	4805      	ldr	r0, [pc, #20]	@ (800314c <MX_SPI1_Init+0x74>)
 8003138:	f004 f83a 	bl	80071b0 <HAL_SPI_Init>
 800313c:	4603      	mov	r3, r0
 800313e:	2b00      	cmp	r3, #0
 8003140:	d001      	beq.n	8003146 <MX_SPI1_Init+0x6e>
  {
    Error_Handler();
 8003142:	f7fe fca1 	bl	8001a88 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8003146:	bf00      	nop
 8003148:	bd80      	pop	{r7, pc}
 800314a:	bf00      	nop
 800314c:	20004a04 	.word	0x20004a04
 8003150:	40013000 	.word	0x40013000

08003154 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8003154:	b580      	push	{r7, lr}
 8003156:	b08a      	sub	sp, #40	@ 0x28
 8003158:	af00      	add	r7, sp, #0
 800315a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800315c:	f107 0314 	add.w	r3, r7, #20
 8003160:	2200      	movs	r2, #0
 8003162:	601a      	str	r2, [r3, #0]
 8003164:	605a      	str	r2, [r3, #4]
 8003166:	609a      	str	r2, [r3, #8]
 8003168:	60da      	str	r2, [r3, #12]
 800316a:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI1)
 800316c:	687b      	ldr	r3, [r7, #4]
 800316e:	681b      	ldr	r3, [r3, #0]
 8003170:	4a26      	ldr	r2, [pc, #152]	@ (800320c <HAL_SPI_MspInit+0xb8>)
 8003172:	4293      	cmp	r3, r2
 8003174:	d145      	bne.n	8003202 <HAL_SPI_MspInit+0xae>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* SPI1 clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8003176:	4b26      	ldr	r3, [pc, #152]	@ (8003210 <HAL_SPI_MspInit+0xbc>)
 8003178:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800317a:	4a25      	ldr	r2, [pc, #148]	@ (8003210 <HAL_SPI_MspInit+0xbc>)
 800317c:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8003180:	6613      	str	r3, [r2, #96]	@ 0x60
 8003182:	4b23      	ldr	r3, [pc, #140]	@ (8003210 <HAL_SPI_MspInit+0xbc>)
 8003184:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003186:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800318a:	613b      	str	r3, [r7, #16]
 800318c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800318e:	4b20      	ldr	r3, [pc, #128]	@ (8003210 <HAL_SPI_MspInit+0xbc>)
 8003190:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003192:	4a1f      	ldr	r2, [pc, #124]	@ (8003210 <HAL_SPI_MspInit+0xbc>)
 8003194:	f043 0301 	orr.w	r3, r3, #1
 8003198:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800319a:	4b1d      	ldr	r3, [pc, #116]	@ (8003210 <HAL_SPI_MspInit+0xbc>)
 800319c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800319e:	f003 0301 	and.w	r3, r3, #1
 80031a2:	60fb      	str	r3, [r7, #12]
 80031a4:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOE_CLK_ENABLE();
 80031a6:	4b1a      	ldr	r3, [pc, #104]	@ (8003210 <HAL_SPI_MspInit+0xbc>)
 80031a8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80031aa:	4a19      	ldr	r2, [pc, #100]	@ (8003210 <HAL_SPI_MspInit+0xbc>)
 80031ac:	f043 0310 	orr.w	r3, r3, #16
 80031b0:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80031b2:	4b17      	ldr	r3, [pc, #92]	@ (8003210 <HAL_SPI_MspInit+0xbc>)
 80031b4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80031b6:	f003 0310 	and.w	r3, r3, #16
 80031ba:	60bb      	str	r3, [r7, #8]
 80031bc:	68bb      	ldr	r3, [r7, #8]
    /**SPI1 GPIO Configuration
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    PE13     ------> SPI1_SCK
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 80031be:	23c0      	movs	r3, #192	@ 0xc0
 80031c0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80031c2:	2302      	movs	r3, #2
 80031c4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80031c6:	2300      	movs	r3, #0
 80031c8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80031ca:	2303      	movs	r3, #3
 80031cc:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 80031ce:	2305      	movs	r3, #5
 80031d0:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80031d2:	f107 0314 	add.w	r3, r7, #20
 80031d6:	4619      	mov	r1, r3
 80031d8:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80031dc:	f002 faaa 	bl	8005734 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_13;
 80031e0:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80031e4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80031e6:	2302      	movs	r3, #2
 80031e8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80031ea:	2300      	movs	r3, #0
 80031ec:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80031ee:	2303      	movs	r3, #3
 80031f0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 80031f2:	2305      	movs	r3, #5
 80031f4:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80031f6:	f107 0314 	add.w	r3, r7, #20
 80031fa:	4619      	mov	r1, r3
 80031fc:	4805      	ldr	r0, [pc, #20]	@ (8003214 <HAL_SPI_MspInit+0xc0>)
 80031fe:	f002 fa99 	bl	8005734 <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }
}
 8003202:	bf00      	nop
 8003204:	3728      	adds	r7, #40	@ 0x28
 8003206:	46bd      	mov	sp, r7
 8003208:	bd80      	pop	{r7, pc}
 800320a:	bf00      	nop
 800320c:	40013000 	.word	0x40013000
 8003210:	40021000 	.word	0x40021000
 8003214:	48001000 	.word	0x48001000

08003218 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8003218:	b480      	push	{r7}
 800321a:	b083      	sub	sp, #12
 800321c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800321e:	4b0f      	ldr	r3, [pc, #60]	@ (800325c <HAL_MspInit+0x44>)
 8003220:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003222:	4a0e      	ldr	r2, [pc, #56]	@ (800325c <HAL_MspInit+0x44>)
 8003224:	f043 0301 	orr.w	r3, r3, #1
 8003228:	6613      	str	r3, [r2, #96]	@ 0x60
 800322a:	4b0c      	ldr	r3, [pc, #48]	@ (800325c <HAL_MspInit+0x44>)
 800322c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800322e:	f003 0301 	and.w	r3, r3, #1
 8003232:	607b      	str	r3, [r7, #4]
 8003234:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8003236:	4b09      	ldr	r3, [pc, #36]	@ (800325c <HAL_MspInit+0x44>)
 8003238:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800323a:	4a08      	ldr	r2, [pc, #32]	@ (800325c <HAL_MspInit+0x44>)
 800323c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003240:	6593      	str	r3, [r2, #88]	@ 0x58
 8003242:	4b06      	ldr	r3, [pc, #24]	@ (800325c <HAL_MspInit+0x44>)
 8003244:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003246:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800324a:	603b      	str	r3, [r7, #0]
 800324c:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800324e:	bf00      	nop
 8003250:	370c      	adds	r7, #12
 8003252:	46bd      	mov	sp, r7
 8003254:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003258:	4770      	bx	lr
 800325a:	bf00      	nop
 800325c:	40021000 	.word	0x40021000

08003260 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8003260:	b480      	push	{r7}
 8003262:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8003264:	bf00      	nop
 8003266:	e7fd      	b.n	8003264 <NMI_Handler+0x4>

08003268 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8003268:	b480      	push	{r7}
 800326a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800326c:	bf00      	nop
 800326e:	e7fd      	b.n	800326c <HardFault_Handler+0x4>

08003270 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8003270:	b480      	push	{r7}
 8003272:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8003274:	bf00      	nop
 8003276:	e7fd      	b.n	8003274 <MemManage_Handler+0x4>

08003278 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8003278:	b480      	push	{r7}
 800327a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800327c:	bf00      	nop
 800327e:	e7fd      	b.n	800327c <BusFault_Handler+0x4>

08003280 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8003280:	b480      	push	{r7}
 8003282:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8003284:	bf00      	nop
 8003286:	e7fd      	b.n	8003284 <UsageFault_Handler+0x4>

08003288 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8003288:	b480      	push	{r7}
 800328a:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800328c:	bf00      	nop
 800328e:	46bd      	mov	sp, r7
 8003290:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003294:	4770      	bx	lr

08003296 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8003296:	b480      	push	{r7}
 8003298:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800329a:	bf00      	nop
 800329c:	46bd      	mov	sp, r7
 800329e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032a2:	4770      	bx	lr

080032a4 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80032a4:	b480      	push	{r7}
 80032a6:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80032a8:	bf00      	nop
 80032aa:	46bd      	mov	sp, r7
 80032ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032b0:	4770      	bx	lr

080032b2 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80032b2:	b580      	push	{r7, lr}
 80032b4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80032b6:	f000 fa5b 	bl	8003770 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80032ba:	bf00      	nop
 80032bc:	bd80      	pop	{r7, pc}

080032be <EXTI3_IRQHandler>:

/**
  * @brief This function handles EXTI line3 interrupt.
  */
void EXTI3_IRQHandler(void)
{
 80032be:	b580      	push	{r7, lr}
 80032c0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI3_IRQn 0 */
  /* USER CODE END EXTI3_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(RADIO_INT_Pin);
 80032c2:	2008      	movs	r0, #8
 80032c4:	f002 fbe0 	bl	8005a88 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI3_IRQn 1 */

  /* USER CODE END EXTI3_IRQn 1 */
}
 80032c8:	bf00      	nop
 80032ca:	bd80      	pop	{r7, pc}

080032cc <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 80032cc:	b580      	push	{r7, lr}
 80032ce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 80032d0:	4802      	ldr	r0, [pc, #8]	@ (80032dc <DMA1_Channel1_IRQHandler+0x10>)
 80032d2:	f002 f94f 	bl	8005574 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 80032d6:	bf00      	nop
 80032d8:	bd80      	pop	{r7, pc}
 80032da:	bf00      	nop
 80032dc:	20003080 	.word	0x20003080

080032e0 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 80032e0:	b580      	push	{r7, lr}
 80032e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 80032e4:	4802      	ldr	r0, [pc, #8]	@ (80032f0 <TIM3_IRQHandler+0x10>)
 80032e6:	f004 fc49 	bl	8007b7c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 80032ea:	bf00      	nop
 80032ec:	bd80      	pop	{r7, pc}
 80032ee:	bf00      	nop
 80032f0:	20004a6c 	.word	0x20004a6c

080032f4 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 80032f4:	b580      	push	{r7, lr}
 80032f6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(B1_Pin);
 80032f8:	f44f 5000 	mov.w	r0, #8192	@ 0x2000
 80032fc:	f002 fbc4 	bl	8005a88 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8003300:	bf00      	nop
 8003302:	bd80      	pop	{r7, pc}

08003304 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8003304:	b580      	push	{r7, lr}
 8003306:	b086      	sub	sp, #24
 8003308:	af00      	add	r7, sp, #0
 800330a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 800330c:	4a14      	ldr	r2, [pc, #80]	@ (8003360 <_sbrk+0x5c>)
 800330e:	4b15      	ldr	r3, [pc, #84]	@ (8003364 <_sbrk+0x60>)
 8003310:	1ad3      	subs	r3, r2, r3
 8003312:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8003314:	697b      	ldr	r3, [r7, #20]
 8003316:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8003318:	4b13      	ldr	r3, [pc, #76]	@ (8003368 <_sbrk+0x64>)
 800331a:	681b      	ldr	r3, [r3, #0]
 800331c:	2b00      	cmp	r3, #0
 800331e:	d102      	bne.n	8003326 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8003320:	4b11      	ldr	r3, [pc, #68]	@ (8003368 <_sbrk+0x64>)
 8003322:	4a12      	ldr	r2, [pc, #72]	@ (800336c <_sbrk+0x68>)
 8003324:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8003326:	4b10      	ldr	r3, [pc, #64]	@ (8003368 <_sbrk+0x64>)
 8003328:	681a      	ldr	r2, [r3, #0]
 800332a:	687b      	ldr	r3, [r7, #4]
 800332c:	4413      	add	r3, r2
 800332e:	693a      	ldr	r2, [r7, #16]
 8003330:	429a      	cmp	r2, r3
 8003332:	d207      	bcs.n	8003344 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8003334:	f007 fb38 	bl	800a9a8 <__errno>
 8003338:	4603      	mov	r3, r0
 800333a:	220c      	movs	r2, #12
 800333c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800333e:	f04f 33ff 	mov.w	r3, #4294967295
 8003342:	e009      	b.n	8003358 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8003344:	4b08      	ldr	r3, [pc, #32]	@ (8003368 <_sbrk+0x64>)
 8003346:	681b      	ldr	r3, [r3, #0]
 8003348:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800334a:	4b07      	ldr	r3, [pc, #28]	@ (8003368 <_sbrk+0x64>)
 800334c:	681a      	ldr	r2, [r3, #0]
 800334e:	687b      	ldr	r3, [r7, #4]
 8003350:	4413      	add	r3, r2
 8003352:	4a05      	ldr	r2, [pc, #20]	@ (8003368 <_sbrk+0x64>)
 8003354:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8003356:	68fb      	ldr	r3, [r7, #12]
}
 8003358:	4618      	mov	r0, r3
 800335a:	3718      	adds	r7, #24
 800335c:	46bd      	mov	sp, r7
 800335e:	bd80      	pop	{r7, pc}
 8003360:	20050000 	.word	0x20050000
 8003364:	00000400 	.word	0x00000400
 8003368:	20004a68 	.word	0x20004a68
 800336c:	20004c90 	.word	0x20004c90

08003370 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 8003370:	b480      	push	{r7}
 8003372:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8003374:	4b15      	ldr	r3, [pc, #84]	@ (80033cc <SystemInit+0x5c>)
 8003376:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800337a:	4a14      	ldr	r2, [pc, #80]	@ (80033cc <SystemInit+0x5c>)
 800337c:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8003380:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
#endif

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set MSION bit */
  RCC->CR |= RCC_CR_MSION;
 8003384:	4b12      	ldr	r3, [pc, #72]	@ (80033d0 <SystemInit+0x60>)
 8003386:	681b      	ldr	r3, [r3, #0]
 8003388:	4a11      	ldr	r2, [pc, #68]	@ (80033d0 <SystemInit+0x60>)
 800338a:	f043 0301 	orr.w	r3, r3, #1
 800338e:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000U;
 8003390:	4b0f      	ldr	r3, [pc, #60]	@ (80033d0 <SystemInit+0x60>)
 8003392:	2200      	movs	r2, #0
 8003394:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON , HSION, and PLLON bits */
  RCC->CR &= 0xEAF6FFFFU;
 8003396:	4b0e      	ldr	r3, [pc, #56]	@ (80033d0 <SystemInit+0x60>)
 8003398:	681b      	ldr	r3, [r3, #0]
 800339a:	4a0d      	ldr	r2, [pc, #52]	@ (80033d0 <SystemInit+0x60>)
 800339c:	f023 53a8 	bic.w	r3, r3, #352321536	@ 0x15000000
 80033a0:	f423 2310 	bic.w	r3, r3, #589824	@ 0x90000
 80033a4:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x00001000U;
 80033a6:	4b0a      	ldr	r3, [pc, #40]	@ (80033d0 <SystemInit+0x60>)
 80033a8:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 80033ac:	60da      	str	r2, [r3, #12]

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 80033ae:	4b08      	ldr	r3, [pc, #32]	@ (80033d0 <SystemInit+0x60>)
 80033b0:	681b      	ldr	r3, [r3, #0]
 80033b2:	4a07      	ldr	r2, [pc, #28]	@ (80033d0 <SystemInit+0x60>)
 80033b4:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80033b8:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000U;
 80033ba:	4b05      	ldr	r3, [pc, #20]	@ (80033d0 <SystemInit+0x60>)
 80033bc:	2200      	movs	r2, #0
 80033be:	619a      	str	r2, [r3, #24]
}
 80033c0:	bf00      	nop
 80033c2:	46bd      	mov	sp, r7
 80033c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033c8:	4770      	bx	lr
 80033ca:	bf00      	nop
 80033cc:	e000ed00 	.word	0xe000ed00
 80033d0:	40021000 	.word	0x40021000

080033d4 <MX_TIM3_Init>:

TIM_HandleTypeDef htim3;

/* TIM3 init function */
void MX_TIM3_Init(void)
{
 80033d4:	b580      	push	{r7, lr}
 80033d6:	b088      	sub	sp, #32
 80033d8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80033da:	f107 0310 	add.w	r3, r7, #16
 80033de:	2200      	movs	r2, #0
 80033e0:	601a      	str	r2, [r3, #0]
 80033e2:	605a      	str	r2, [r3, #4]
 80033e4:	609a      	str	r2, [r3, #8]
 80033e6:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80033e8:	1d3b      	adds	r3, r7, #4
 80033ea:	2200      	movs	r2, #0
 80033ec:	601a      	str	r2, [r3, #0]
 80033ee:	605a      	str	r2, [r3, #4]
 80033f0:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 80033f2:	4b1d      	ldr	r3, [pc, #116]	@ (8003468 <MX_TIM3_Init+0x94>)
 80033f4:	4a1d      	ldr	r2, [pc, #116]	@ (800346c <MX_TIM3_Init+0x98>)
 80033f6:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 23;
 80033f8:	4b1b      	ldr	r3, [pc, #108]	@ (8003468 <MX_TIM3_Init+0x94>)
 80033fa:	2217      	movs	r2, #23
 80033fc:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 80033fe:	4b1a      	ldr	r3, [pc, #104]	@ (8003468 <MX_TIM3_Init+0x94>)
 8003400:	2200      	movs	r2, #0
 8003402:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 195;
 8003404:	4b18      	ldr	r3, [pc, #96]	@ (8003468 <MX_TIM3_Init+0x94>)
 8003406:	22c3      	movs	r2, #195	@ 0xc3
 8003408:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800340a:	4b17      	ldr	r3, [pc, #92]	@ (8003468 <MX_TIM3_Init+0x94>)
 800340c:	2200      	movs	r2, #0
 800340e:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8003410:	4b15      	ldr	r3, [pc, #84]	@ (8003468 <MX_TIM3_Init+0x94>)
 8003412:	2200      	movs	r2, #0
 8003414:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8003416:	4814      	ldr	r0, [pc, #80]	@ (8003468 <MX_TIM3_Init+0x94>)
 8003418:	f004 faf0 	bl	80079fc <HAL_TIM_Base_Init>
 800341c:	4603      	mov	r3, r0
 800341e:	2b00      	cmp	r3, #0
 8003420:	d001      	beq.n	8003426 <MX_TIM3_Init+0x52>
  {
    Error_Handler();
 8003422:	f7fe fb31 	bl	8001a88 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8003426:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800342a:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 800342c:	f107 0310 	add.w	r3, r7, #16
 8003430:	4619      	mov	r1, r3
 8003432:	480d      	ldr	r0, [pc, #52]	@ (8003468 <MX_TIM3_Init+0x94>)
 8003434:	f004 fca9 	bl	8007d8a <HAL_TIM_ConfigClockSource>
 8003438:	4603      	mov	r3, r0
 800343a:	2b00      	cmp	r3, #0
 800343c:	d001      	beq.n	8003442 <MX_TIM3_Init+0x6e>
  {
    Error_Handler();
 800343e:	f7fe fb23 	bl	8001a88 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 8003442:	2320      	movs	r3, #32
 8003444:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8003446:	2300      	movs	r3, #0
 8003448:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 800344a:	1d3b      	adds	r3, r7, #4
 800344c:	4619      	mov	r1, r3
 800344e:	4806      	ldr	r0, [pc, #24]	@ (8003468 <MX_TIM3_Init+0x94>)
 8003450:	f004 fed6 	bl	8008200 <HAL_TIMEx_MasterConfigSynchronization>
 8003454:	4603      	mov	r3, r0
 8003456:	2b00      	cmp	r3, #0
 8003458:	d001      	beq.n	800345e <MX_TIM3_Init+0x8a>
  {
    Error_Handler();
 800345a:	f7fe fb15 	bl	8001a88 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 800345e:	bf00      	nop
 8003460:	3720      	adds	r7, #32
 8003462:	46bd      	mov	sp, r7
 8003464:	bd80      	pop	{r7, pc}
 8003466:	bf00      	nop
 8003468:	20004a6c 	.word	0x20004a6c
 800346c:	40000400 	.word	0x40000400

08003470 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8003470:	b580      	push	{r7, lr}
 8003472:	b084      	sub	sp, #16
 8003474:	af00      	add	r7, sp, #0
 8003476:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM3)
 8003478:	687b      	ldr	r3, [r7, #4]
 800347a:	681b      	ldr	r3, [r3, #0]
 800347c:	4a0d      	ldr	r2, [pc, #52]	@ (80034b4 <HAL_TIM_Base_MspInit+0x44>)
 800347e:	4293      	cmp	r3, r2
 8003480:	d113      	bne.n	80034aa <HAL_TIM_Base_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* TIM3 clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 8003482:	4b0d      	ldr	r3, [pc, #52]	@ (80034b8 <HAL_TIM_Base_MspInit+0x48>)
 8003484:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003486:	4a0c      	ldr	r2, [pc, #48]	@ (80034b8 <HAL_TIM_Base_MspInit+0x48>)
 8003488:	f043 0302 	orr.w	r3, r3, #2
 800348c:	6593      	str	r3, [r2, #88]	@ 0x58
 800348e:	4b0a      	ldr	r3, [pc, #40]	@ (80034b8 <HAL_TIM_Base_MspInit+0x48>)
 8003490:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003492:	f003 0302 	and.w	r3, r3, #2
 8003496:	60fb      	str	r3, [r7, #12]
 8003498:	68fb      	ldr	r3, [r7, #12]

    /* TIM3 interrupt Init */
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 800349a:	2200      	movs	r2, #0
 800349c:	2100      	movs	r1, #0
 800349e:	201d      	movs	r0, #29
 80034a0:	f001 fedb 	bl	800525a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 80034a4:	201d      	movs	r0, #29
 80034a6:	f001 fef4 	bl	8005292 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }
}
 80034aa:	bf00      	nop
 80034ac:	3710      	adds	r7, #16
 80034ae:	46bd      	mov	sp, r7
 80034b0:	bd80      	pop	{r7, pc}
 80034b2:	bf00      	nop
 80034b4:	40000400 	.word	0x40000400
 80034b8:	40021000 	.word	0x40021000

080034bc <MX_LPUART1_UART_Init>:
UART_HandleTypeDef hlpuart1;

/* LPUART1 init function */

void MX_LPUART1_UART_Init(void)
{
 80034bc:	b580      	push	{r7, lr}
 80034be:	af00      	add	r7, sp, #0
  /* USER CODE END LPUART1_Init 0 */

  /* USER CODE BEGIN LPUART1_Init 1 */

  /* USER CODE END LPUART1_Init 1 */
  hlpuart1.Instance = LPUART1;
 80034c0:	4b12      	ldr	r3, [pc, #72]	@ (800350c <MX_LPUART1_UART_Init+0x50>)
 80034c2:	4a13      	ldr	r2, [pc, #76]	@ (8003510 <MX_LPUART1_UART_Init+0x54>)
 80034c4:	601a      	str	r2, [r3, #0]
  hlpuart1.Init.BaudRate = 115200;
 80034c6:	4b11      	ldr	r3, [pc, #68]	@ (800350c <MX_LPUART1_UART_Init+0x50>)
 80034c8:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80034cc:	605a      	str	r2, [r3, #4]
  hlpuart1.Init.WordLength = UART_WORDLENGTH_8B;
 80034ce:	4b0f      	ldr	r3, [pc, #60]	@ (800350c <MX_LPUART1_UART_Init+0x50>)
 80034d0:	2200      	movs	r2, #0
 80034d2:	609a      	str	r2, [r3, #8]
  hlpuart1.Init.StopBits = UART_STOPBITS_1;
 80034d4:	4b0d      	ldr	r3, [pc, #52]	@ (800350c <MX_LPUART1_UART_Init+0x50>)
 80034d6:	2200      	movs	r2, #0
 80034d8:	60da      	str	r2, [r3, #12]
  hlpuart1.Init.Parity = UART_PARITY_NONE;
 80034da:	4b0c      	ldr	r3, [pc, #48]	@ (800350c <MX_LPUART1_UART_Init+0x50>)
 80034dc:	2200      	movs	r2, #0
 80034de:	611a      	str	r2, [r3, #16]
  hlpuart1.Init.Mode = UART_MODE_TX_RX;
 80034e0:	4b0a      	ldr	r3, [pc, #40]	@ (800350c <MX_LPUART1_UART_Init+0x50>)
 80034e2:	220c      	movs	r2, #12
 80034e4:	615a      	str	r2, [r3, #20]
  hlpuart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80034e6:	4b09      	ldr	r3, [pc, #36]	@ (800350c <MX_LPUART1_UART_Init+0x50>)
 80034e8:	2200      	movs	r2, #0
 80034ea:	619a      	str	r2, [r3, #24]
  hlpuart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80034ec:	4b07      	ldr	r3, [pc, #28]	@ (800350c <MX_LPUART1_UART_Init+0x50>)
 80034ee:	2200      	movs	r2, #0
 80034f0:	621a      	str	r2, [r3, #32]
  hlpuart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80034f2:	4b06      	ldr	r3, [pc, #24]	@ (800350c <MX_LPUART1_UART_Init+0x50>)
 80034f4:	2200      	movs	r2, #0
 80034f6:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&hlpuart1) != HAL_OK)
 80034f8:	4804      	ldr	r0, [pc, #16]	@ (800350c <MX_LPUART1_UART_Init+0x50>)
 80034fa:	f004 ff27 	bl	800834c <HAL_UART_Init>
 80034fe:	4603      	mov	r3, r0
 8003500:	2b00      	cmp	r3, #0
 8003502:	d001      	beq.n	8003508 <MX_LPUART1_UART_Init+0x4c>
  {
    Error_Handler();
 8003504:	f7fe fac0 	bl	8001a88 <Error_Handler>
  }
  /* USER CODE BEGIN LPUART1_Init 2 */

  /* USER CODE END LPUART1_Init 2 */

}
 8003508:	bf00      	nop
 800350a:	bd80      	pop	{r7, pc}
 800350c:	20004ab8 	.word	0x20004ab8
 8003510:	40008000 	.word	0x40008000

08003514 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8003514:	b580      	push	{r7, lr}
 8003516:	b0ac      	sub	sp, #176	@ 0xb0
 8003518:	af00      	add	r7, sp, #0
 800351a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800351c:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8003520:	2200      	movs	r2, #0
 8003522:	601a      	str	r2, [r3, #0]
 8003524:	605a      	str	r2, [r3, #4]
 8003526:	609a      	str	r2, [r3, #8]
 8003528:	60da      	str	r2, [r3, #12]
 800352a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800352c:	f107 0310 	add.w	r3, r7, #16
 8003530:	228c      	movs	r2, #140	@ 0x8c
 8003532:	2100      	movs	r1, #0
 8003534:	4618      	mov	r0, r3
 8003536:	f007 f9e9 	bl	800a90c <memset>
  if(uartHandle->Instance==LPUART1)
 800353a:	687b      	ldr	r3, [r7, #4]
 800353c:	681b      	ldr	r3, [r3, #0]
 800353e:	4a23      	ldr	r2, [pc, #140]	@ (80035cc <HAL_UART_MspInit+0xb8>)
 8003540:	4293      	cmp	r3, r2
 8003542:	d13e      	bne.n	80035c2 <HAL_UART_MspInit+0xae>

  /* USER CODE END LPUART1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_LPUART1;
 8003544:	2320      	movs	r3, #32
 8003546:	613b      	str	r3, [r7, #16]
    PeriphClkInit.Lpuart1ClockSelection = RCC_LPUART1CLKSOURCE_SYSCLK;
 8003548:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800354c:	65fb      	str	r3, [r7, #92]	@ 0x5c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800354e:	f107 0310 	add.w	r3, r7, #16
 8003552:	4618      	mov	r0, r3
 8003554:	f003 f962 	bl	800681c <HAL_RCCEx_PeriphCLKConfig>
 8003558:	4603      	mov	r3, r0
 800355a:	2b00      	cmp	r3, #0
 800355c:	d001      	beq.n	8003562 <HAL_UART_MspInit+0x4e>
    {
      Error_Handler();
 800355e:	f7fe fa93 	bl	8001a88 <Error_Handler>
    }

    /* LPUART1 clock enable */
    __HAL_RCC_LPUART1_CLK_ENABLE();
 8003562:	4b1b      	ldr	r3, [pc, #108]	@ (80035d0 <HAL_UART_MspInit+0xbc>)
 8003564:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003566:	4a1a      	ldr	r2, [pc, #104]	@ (80035d0 <HAL_UART_MspInit+0xbc>)
 8003568:	f043 0301 	orr.w	r3, r3, #1
 800356c:	65d3      	str	r3, [r2, #92]	@ 0x5c
 800356e:	4b18      	ldr	r3, [pc, #96]	@ (80035d0 <HAL_UART_MspInit+0xbc>)
 8003570:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003572:	f003 0301 	and.w	r3, r3, #1
 8003576:	60fb      	str	r3, [r7, #12]
 8003578:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOG_CLK_ENABLE();
 800357a:	4b15      	ldr	r3, [pc, #84]	@ (80035d0 <HAL_UART_MspInit+0xbc>)
 800357c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800357e:	4a14      	ldr	r2, [pc, #80]	@ (80035d0 <HAL_UART_MspInit+0xbc>)
 8003580:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8003584:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8003586:	4b12      	ldr	r3, [pc, #72]	@ (80035d0 <HAL_UART_MspInit+0xbc>)
 8003588:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800358a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800358e:	60bb      	str	r3, [r7, #8]
 8003590:	68bb      	ldr	r3, [r7, #8]
    HAL_PWREx_EnableVddIO2();
 8003592:	f002 faf5 	bl	8005b80 <HAL_PWREx_EnableVddIO2>
    /**LPUART1 GPIO Configuration
    PG7     ------> LPUART1_TX
    PG8     ------> LPUART1_RX
    */
    GPIO_InitStruct.Pin = STLK_RX_Pin|STLK_TX_Pin;
 8003596:	f44f 73c0 	mov.w	r3, #384	@ 0x180
 800359a:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800359e:	2302      	movs	r3, #2
 80035a0:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80035a4:	2300      	movs	r3, #0
 80035a6:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80035aa:	2303      	movs	r3, #3
 80035ac:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF8_LPUART1;
 80035b0:	2308      	movs	r3, #8
 80035b2:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 80035b6:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 80035ba:	4619      	mov	r1, r3
 80035bc:	4805      	ldr	r0, [pc, #20]	@ (80035d4 <HAL_UART_MspInit+0xc0>)
 80035be:	f002 f8b9 	bl	8005734 <HAL_GPIO_Init>

  /* USER CODE BEGIN LPUART1_MspInit 1 */

  /* USER CODE END LPUART1_MspInit 1 */
  }
}
 80035c2:	bf00      	nop
 80035c4:	37b0      	adds	r7, #176	@ 0xb0
 80035c6:	46bd      	mov	sp, r7
 80035c8:	bd80      	pop	{r7, pc}
 80035ca:	bf00      	nop
 80035cc:	40008000 	.word	0x40008000
 80035d0:	40021000 	.word	0x40021000
 80035d4:	48001800 	.word	0x48001800

080035d8 <start_cycle_count>:
	printf(" %lu cycles.\r\n", res);
}

#else

void start_cycle_count() {}
 80035d8:	b480      	push	{r7}
 80035da:	af00      	add	r7, sp, #0
 80035dc:	bf00      	nop
 80035de:	46bd      	mov	sp, r7
 80035e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035e4:	4770      	bx	lr

080035e6 <stop_cycle_count>:
void stop_cycle_count(char *s) {}
 80035e6:	b480      	push	{r7}
 80035e8:	b083      	sub	sp, #12
 80035ea:	af00      	add	r7, sp, #0
 80035ec:	6078      	str	r0, [r7, #4]
 80035ee:	bf00      	nop
 80035f0:	370c      	adds	r7, #12
 80035f2:	46bd      	mov	sp, r7
 80035f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035f8:	4770      	bx	lr
	...

080035fc <hex_encode>:
#endif // PERF_COUNT


// Encode the binary buffer buf of length len in the null-terminated string s
// (which must have length at least 2*len+1).
void hex_encode(char* s, const uint8_t* buf, size_t len) {
 80035fc:	b480      	push	{r7}
 80035fe:	b087      	sub	sp, #28
 8003600:	af00      	add	r7, sp, #0
 8003602:	60f8      	str	r0, [r7, #12]
 8003604:	60b9      	str	r1, [r7, #8]
 8003606:	607a      	str	r2, [r7, #4]
    s[2*len] = '\0';
 8003608:	687b      	ldr	r3, [r7, #4]
 800360a:	005b      	lsls	r3, r3, #1
 800360c:	68fa      	ldr	r2, [r7, #12]
 800360e:	4413      	add	r3, r2
 8003610:	2200      	movs	r2, #0
 8003612:	701a      	strb	r2, [r3, #0]
    for (size_t i=0; i<len; i++) {
 8003614:	2300      	movs	r3, #0
 8003616:	617b      	str	r3, [r7, #20]
 8003618:	e01e      	b.n	8003658 <hex_encode+0x5c>
        s[i*2] = "0123456789abcdef"[buf[i] >> 4];
 800361a:	68ba      	ldr	r2, [r7, #8]
 800361c:	697b      	ldr	r3, [r7, #20]
 800361e:	4413      	add	r3, r2
 8003620:	781b      	ldrb	r3, [r3, #0]
 8003622:	091b      	lsrs	r3, r3, #4
 8003624:	b2db      	uxtb	r3, r3
 8003626:	4619      	mov	r1, r3
 8003628:	697b      	ldr	r3, [r7, #20]
 800362a:	005b      	lsls	r3, r3, #1
 800362c:	68fa      	ldr	r2, [r7, #12]
 800362e:	4413      	add	r3, r2
 8003630:	4a0f      	ldr	r2, [pc, #60]	@ (8003670 <hex_encode+0x74>)
 8003632:	5c52      	ldrb	r2, [r2, r1]
 8003634:	701a      	strb	r2, [r3, #0]
        s[i*2+1] = "0123456789abcdef"[buf[i] & 0xF];
 8003636:	68ba      	ldr	r2, [r7, #8]
 8003638:	697b      	ldr	r3, [r7, #20]
 800363a:	4413      	add	r3, r2
 800363c:	781b      	ldrb	r3, [r3, #0]
 800363e:	f003 020f 	and.w	r2, r3, #15
 8003642:	697b      	ldr	r3, [r7, #20]
 8003644:	005b      	lsls	r3, r3, #1
 8003646:	3301      	adds	r3, #1
 8003648:	68f9      	ldr	r1, [r7, #12]
 800364a:	440b      	add	r3, r1
 800364c:	4908      	ldr	r1, [pc, #32]	@ (8003670 <hex_encode+0x74>)
 800364e:	5c8a      	ldrb	r2, [r1, r2]
 8003650:	701a      	strb	r2, [r3, #0]
    for (size_t i=0; i<len; i++) {
 8003652:	697b      	ldr	r3, [r7, #20]
 8003654:	3301      	adds	r3, #1
 8003656:	617b      	str	r3, [r7, #20]
 8003658:	697a      	ldr	r2, [r7, #20]
 800365a:	687b      	ldr	r3, [r7, #4]
 800365c:	429a      	cmp	r2, r3
 800365e:	d3dc      	bcc.n	800361a <hex_encode+0x1e>
    }
}
 8003660:	bf00      	nop
 8003662:	bf00      	nop
 8003664:	371c      	adds	r7, #28
 8003666:	46bd      	mov	sp, r7
 8003668:	f85d 7b04 	ldr.w	r7, [sp], #4
 800366c:	4770      	bx	lr
 800366e:	bf00      	nop
 8003670:	0800b880 	.word	0x0800b880

08003674 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8003674:	f8df d034 	ldr.w	sp, [pc, #52]	@ 80036ac <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8003678:	f7ff fe7a 	bl	8003370 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 800367c:	480c      	ldr	r0, [pc, #48]	@ (80036b0 <LoopForever+0x6>)
  ldr r1, =_edata
 800367e:	490d      	ldr	r1, [pc, #52]	@ (80036b4 <LoopForever+0xa>)
  ldr r2, =_sidata
 8003680:	4a0d      	ldr	r2, [pc, #52]	@ (80036b8 <LoopForever+0xe>)
  movs r3, #0
 8003682:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8003684:	e002      	b.n	800368c <LoopCopyDataInit>

08003686 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8003686:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8003688:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800368a:	3304      	adds	r3, #4

0800368c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800368c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800368e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8003690:	d3f9      	bcc.n	8003686 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8003692:	4a0a      	ldr	r2, [pc, #40]	@ (80036bc <LoopForever+0x12>)
  ldr r4, =_ebss
 8003694:	4c0a      	ldr	r4, [pc, #40]	@ (80036c0 <LoopForever+0x16>)
  movs r3, #0
 8003696:	2300      	movs	r3, #0
  b LoopFillZerobss
 8003698:	e001      	b.n	800369e <LoopFillZerobss>

0800369a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800369a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800369c:	3204      	adds	r2, #4

0800369e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800369e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80036a0:	d3fb      	bcc.n	800369a <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80036a2:	f007 f987 	bl	800a9b4 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 80036a6:	f7fe f94d 	bl	8001944 <main>

080036aa <LoopForever>:

LoopForever:
    b LoopForever
 80036aa:	e7fe      	b.n	80036aa <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 80036ac:	20050000 	.word	0x20050000
  ldr r0, =_sdata
 80036b0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80036b4:	20002ffc 	.word	0x20002ffc
  ldr r2, =_sidata
 80036b8:	0801d788 	.word	0x0801d788
  ldr r2, =_sbss
 80036bc:	20002ffc 	.word	0x20002ffc
  ldr r4, =_ebss
 80036c0:	20004c90 	.word	0x20004c90

080036c4 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 80036c4:	e7fe      	b.n	80036c4 <ADC1_2_IRQHandler>

080036c6 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80036c6:	b580      	push	{r7, lr}
 80036c8:	b082      	sub	sp, #8
 80036ca:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 80036cc:	2300      	movs	r3, #0
 80036ce:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80036d0:	2003      	movs	r0, #3
 80036d2:	f001 fdb7 	bl	8005244 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80036d6:	2000      	movs	r0, #0
 80036d8:	f000 f80e 	bl	80036f8 <HAL_InitTick>
 80036dc:	4603      	mov	r3, r0
 80036de:	2b00      	cmp	r3, #0
 80036e0:	d002      	beq.n	80036e8 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 80036e2:	2301      	movs	r3, #1
 80036e4:	71fb      	strb	r3, [r7, #7]
 80036e6:	e001      	b.n	80036ec <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 80036e8:	f7ff fd96 	bl	8003218 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 80036ec:	79fb      	ldrb	r3, [r7, #7]
}
 80036ee:	4618      	mov	r0, r3
 80036f0:	3708      	adds	r7, #8
 80036f2:	46bd      	mov	sp, r7
 80036f4:	bd80      	pop	{r7, pc}
	...

080036f8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80036f8:	b580      	push	{r7, lr}
 80036fa:	b084      	sub	sp, #16
 80036fc:	af00      	add	r7, sp, #0
 80036fe:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8003700:	2300      	movs	r3, #0
 8003702:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 8003704:	4b17      	ldr	r3, [pc, #92]	@ (8003764 <HAL_InitTick+0x6c>)
 8003706:	781b      	ldrb	r3, [r3, #0]
 8003708:	2b00      	cmp	r3, #0
 800370a:	d023      	beq.n	8003754 <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 800370c:	4b16      	ldr	r3, [pc, #88]	@ (8003768 <HAL_InitTick+0x70>)
 800370e:	681a      	ldr	r2, [r3, #0]
 8003710:	4b14      	ldr	r3, [pc, #80]	@ (8003764 <HAL_InitTick+0x6c>)
 8003712:	781b      	ldrb	r3, [r3, #0]
 8003714:	4619      	mov	r1, r3
 8003716:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800371a:	fbb3 f3f1 	udiv	r3, r3, r1
 800371e:	fbb2 f3f3 	udiv	r3, r2, r3
 8003722:	4618      	mov	r0, r3
 8003724:	f001 fdc3 	bl	80052ae <HAL_SYSTICK_Config>
 8003728:	4603      	mov	r3, r0
 800372a:	2b00      	cmp	r3, #0
 800372c:	d10f      	bne.n	800374e <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800372e:	687b      	ldr	r3, [r7, #4]
 8003730:	2b0f      	cmp	r3, #15
 8003732:	d809      	bhi.n	8003748 <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8003734:	2200      	movs	r2, #0
 8003736:	6879      	ldr	r1, [r7, #4]
 8003738:	f04f 30ff 	mov.w	r0, #4294967295
 800373c:	f001 fd8d 	bl	800525a <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8003740:	4a0a      	ldr	r2, [pc, #40]	@ (800376c <HAL_InitTick+0x74>)
 8003742:	687b      	ldr	r3, [r7, #4]
 8003744:	6013      	str	r3, [r2, #0]
 8003746:	e007      	b.n	8003758 <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 8003748:	2301      	movs	r3, #1
 800374a:	73fb      	strb	r3, [r7, #15]
 800374c:	e004      	b.n	8003758 <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 800374e:	2301      	movs	r3, #1
 8003750:	73fb      	strb	r3, [r7, #15]
 8003752:	e001      	b.n	8003758 <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 8003754:	2301      	movs	r3, #1
 8003756:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8003758:	7bfb      	ldrb	r3, [r7, #15]
}
 800375a:	4618      	mov	r0, r3
 800375c:	3710      	adds	r7, #16
 800375e:	46bd      	mov	sp, r7
 8003760:	bd80      	pop	{r7, pc}
 8003762:	bf00      	nop
 8003764:	20002f9c 	.word	0x20002f9c
 8003768:	20002f94 	.word	0x20002f94
 800376c:	20002f98 	.word	0x20002f98

08003770 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8003770:	b480      	push	{r7}
 8003772:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8003774:	4b06      	ldr	r3, [pc, #24]	@ (8003790 <HAL_IncTick+0x20>)
 8003776:	781b      	ldrb	r3, [r3, #0]
 8003778:	461a      	mov	r2, r3
 800377a:	4b06      	ldr	r3, [pc, #24]	@ (8003794 <HAL_IncTick+0x24>)
 800377c:	681b      	ldr	r3, [r3, #0]
 800377e:	4413      	add	r3, r2
 8003780:	4a04      	ldr	r2, [pc, #16]	@ (8003794 <HAL_IncTick+0x24>)
 8003782:	6013      	str	r3, [r2, #0]
}
 8003784:	bf00      	nop
 8003786:	46bd      	mov	sp, r7
 8003788:	f85d 7b04 	ldr.w	r7, [sp], #4
 800378c:	4770      	bx	lr
 800378e:	bf00      	nop
 8003790:	20002f9c 	.word	0x20002f9c
 8003794:	20004b40 	.word	0x20004b40

08003798 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8003798:	b480      	push	{r7}
 800379a:	af00      	add	r7, sp, #0
  return uwTick;
 800379c:	4b03      	ldr	r3, [pc, #12]	@ (80037ac <HAL_GetTick+0x14>)
 800379e:	681b      	ldr	r3, [r3, #0]
}
 80037a0:	4618      	mov	r0, r3
 80037a2:	46bd      	mov	sp, r7
 80037a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037a8:	4770      	bx	lr
 80037aa:	bf00      	nop
 80037ac:	20004b40 	.word	0x20004b40

080037b0 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80037b0:	b580      	push	{r7, lr}
 80037b2:	b084      	sub	sp, #16
 80037b4:	af00      	add	r7, sp, #0
 80037b6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80037b8:	f7ff ffee 	bl	8003798 <HAL_GetTick>
 80037bc:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80037be:	687b      	ldr	r3, [r7, #4]
 80037c0:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 80037c2:	68fb      	ldr	r3, [r7, #12]
 80037c4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80037c8:	d005      	beq.n	80037d6 <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 80037ca:	4b0a      	ldr	r3, [pc, #40]	@ (80037f4 <HAL_Delay+0x44>)
 80037cc:	781b      	ldrb	r3, [r3, #0]
 80037ce:	461a      	mov	r2, r3
 80037d0:	68fb      	ldr	r3, [r7, #12]
 80037d2:	4413      	add	r3, r2
 80037d4:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80037d6:	bf00      	nop
 80037d8:	f7ff ffde 	bl	8003798 <HAL_GetTick>
 80037dc:	4602      	mov	r2, r0
 80037de:	68bb      	ldr	r3, [r7, #8]
 80037e0:	1ad3      	subs	r3, r2, r3
 80037e2:	68fa      	ldr	r2, [r7, #12]
 80037e4:	429a      	cmp	r2, r3
 80037e6:	d8f7      	bhi.n	80037d8 <HAL_Delay+0x28>
  {
  }
}
 80037e8:	bf00      	nop
 80037ea:	bf00      	nop
 80037ec:	3710      	adds	r7, #16
 80037ee:	46bd      	mov	sp, r7
 80037f0:	bd80      	pop	{r7, pc}
 80037f2:	bf00      	nop
 80037f4:	20002f9c 	.word	0x20002f9c

080037f8 <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 80037f8:	b480      	push	{r7}
 80037fa:	b083      	sub	sp, #12
 80037fc:	af00      	add	r7, sp, #0
 80037fe:	6078      	str	r0, [r7, #4]
 8003800:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 8003802:	687b      	ldr	r3, [r7, #4]
 8003804:	689b      	ldr	r3, [r3, #8]
 8003806:	f423 127c 	bic.w	r2, r3, #4128768	@ 0x3f0000
 800380a:	683b      	ldr	r3, [r7, #0]
 800380c:	431a      	orrs	r2, r3
 800380e:	687b      	ldr	r3, [r7, #4]
 8003810:	609a      	str	r2, [r3, #8]
}
 8003812:	bf00      	nop
 8003814:	370c      	adds	r7, #12
 8003816:	46bd      	mov	sp, r7
 8003818:	f85d 7b04 	ldr.w	r7, [sp], #4
 800381c:	4770      	bx	lr

0800381e <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 800381e:	b480      	push	{r7}
 8003820:	b083      	sub	sp, #12
 8003822:	af00      	add	r7, sp, #0
 8003824:	6078      	str	r0, [r7, #4]
 8003826:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 8003828:	687b      	ldr	r3, [r7, #4]
 800382a:	689b      	ldr	r3, [r3, #8]
 800382c:	f023 72e0 	bic.w	r2, r3, #29360128	@ 0x1c00000
 8003830:	683b      	ldr	r3, [r7, #0]
 8003832:	431a      	orrs	r2, r3
 8003834:	687b      	ldr	r3, [r7, #4]
 8003836:	609a      	str	r2, [r3, #8]
}
 8003838:	bf00      	nop
 800383a:	370c      	adds	r7, #12
 800383c:	46bd      	mov	sp, r7
 800383e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003842:	4770      	bx	lr

08003844 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8003844:	b480      	push	{r7}
 8003846:	b083      	sub	sp, #12
 8003848:	af00      	add	r7, sp, #0
 800384a:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 800384c:	687b      	ldr	r3, [r7, #4]
 800384e:	689b      	ldr	r3, [r3, #8]
 8003850:	f003 73e0 	and.w	r3, r3, #29360128	@ 0x1c00000
}
 8003854:	4618      	mov	r0, r3
 8003856:	370c      	adds	r7, #12
 8003858:	46bd      	mov	sp, r7
 800385a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800385e:	4770      	bx	lr

08003860 <LL_ADC_SetOffset>:
  *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)).
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 8003860:	b480      	push	{r7}
 8003862:	b087      	sub	sp, #28
 8003864:	af00      	add	r7, sp, #0
 8003866:	60f8      	str	r0, [r7, #12]
 8003868:	60b9      	str	r1, [r7, #8]
 800386a:	607a      	str	r2, [r7, #4]
 800386c:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800386e:	68fb      	ldr	r3, [r7, #12]
 8003870:	3360      	adds	r3, #96	@ 0x60
 8003872:	461a      	mov	r2, r3
 8003874:	68bb      	ldr	r3, [r7, #8]
 8003876:	009b      	lsls	r3, r3, #2
 8003878:	4413      	add	r3, r2
 800387a:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 800387c:	697b      	ldr	r3, [r7, #20]
 800387e:	681a      	ldr	r2, [r3, #0]
 8003880:	4b08      	ldr	r3, [pc, #32]	@ (80038a4 <LL_ADC_SetOffset+0x44>)
 8003882:	4013      	ands	r3, r2
 8003884:	687a      	ldr	r2, [r7, #4]
 8003886:	f002 41f8 	and.w	r1, r2, #2080374784	@ 0x7c000000
 800388a:	683a      	ldr	r2, [r7, #0]
 800388c:	430a      	orrs	r2, r1
 800388e:	4313      	orrs	r3, r2
 8003890:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 8003894:	697b      	ldr	r3, [r7, #20]
 8003896:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN | ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
             ADC_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
}
 8003898:	bf00      	nop
 800389a:	371c      	adds	r7, #28
 800389c:	46bd      	mov	sp, r7
 800389e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038a2:	4770      	bx	lr
 80038a4:	03fff000 	.word	0x03fff000

080038a8 <LL_ADC_GetOffsetChannel>:
  *         (1, 2, 3, 4) For ADC channel read back from ADC register,
  *                      comparison with internal channel parameter to be done
  *                      using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(const ADC_TypeDef *ADCx, uint32_t Offsety)
{
 80038a8:	b480      	push	{r7}
 80038aa:	b085      	sub	sp, #20
 80038ac:	af00      	add	r7, sp, #0
 80038ae:	6078      	str	r0, [r7, #4]
 80038b0:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80038b2:	687b      	ldr	r3, [r7, #4]
 80038b4:	3360      	adds	r3, #96	@ 0x60
 80038b6:	461a      	mov	r2, r3
 80038b8:	683b      	ldr	r3, [r7, #0]
 80038ba:	009b      	lsls	r3, r3, #2
 80038bc:	4413      	add	r3, r2
 80038be:	60fb      	str	r3, [r7, #12]

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 80038c0:	68fb      	ldr	r3, [r7, #12]
 80038c2:	681b      	ldr	r3, [r3, #0]
 80038c4:	f003 43f8 	and.w	r3, r3, #2080374784	@ 0x7c000000
}
 80038c8:	4618      	mov	r0, r3
 80038ca:	3714      	adds	r7, #20
 80038cc:	46bd      	mov	sp, r7
 80038ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038d2:	4770      	bx	lr

080038d4 <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 80038d4:	b480      	push	{r7}
 80038d6:	b087      	sub	sp, #28
 80038d8:	af00      	add	r7, sp, #0
 80038da:	60f8      	str	r0, [r7, #12]
 80038dc:	60b9      	str	r1, [r7, #8]
 80038de:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80038e0:	68fb      	ldr	r3, [r7, #12]
 80038e2:	3360      	adds	r3, #96	@ 0x60
 80038e4:	461a      	mov	r2, r3
 80038e6:	68bb      	ldr	r3, [r7, #8]
 80038e8:	009b      	lsls	r3, r3, #2
 80038ea:	4413      	add	r3, r2
 80038ec:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 80038ee:	697b      	ldr	r3, [r7, #20]
 80038f0:	681b      	ldr	r3, [r3, #0]
 80038f2:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 80038f6:	687b      	ldr	r3, [r7, #4]
 80038f8:	431a      	orrs	r2, r3
 80038fa:	697b      	ldr	r3, [r7, #20]
 80038fc:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN,
             OffsetState);
}
 80038fe:	bf00      	nop
 8003900:	371c      	adds	r7, #28
 8003902:	46bd      	mov	sp, r7
 8003904:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003908:	4770      	bx	lr

0800390a <LL_ADC_SetSamplingTimeCommonConfig>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_DEFAULT
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetSamplingTimeCommonConfig(ADC_TypeDef *ADCx, uint32_t SamplingTimeCommonConfig)
{
 800390a:	b480      	push	{r7}
 800390c:	b083      	sub	sp, #12
 800390e:	af00      	add	r7, sp, #0
 8003910:	6078      	str	r0, [r7, #4]
 8003912:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->SMPR1, ADC_SMPR1_SMPPLUS, SamplingTimeCommonConfig);
 8003914:	687b      	ldr	r3, [r7, #4]
 8003916:	695b      	ldr	r3, [r3, #20]
 8003918:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 800391c:	683b      	ldr	r3, [r7, #0]
 800391e:	431a      	orrs	r2, r3
 8003920:	687b      	ldr	r3, [r7, #4]
 8003922:	615a      	str	r2, [r3, #20]
}
 8003924:	bf00      	nop
 8003926:	370c      	adds	r7, #12
 8003928:	46bd      	mov	sp, r7
 800392a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800392e:	4770      	bx	lr

08003930 <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(const ADC_TypeDef *ADCx)
{
 8003930:	b480      	push	{r7}
 8003932:	b083      	sub	sp, #12
 8003934:	af00      	add	r7, sp, #0
 8003936:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 8003938:	687b      	ldr	r3, [r7, #4]
 800393a:	68db      	ldr	r3, [r3, #12]
 800393c:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8003940:	2b00      	cmp	r3, #0
 8003942:	d101      	bne.n	8003948 <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 8003944:	2301      	movs	r3, #1
 8003946:	e000      	b.n	800394a <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 8003948:	2300      	movs	r3, #0
}
 800394a:	4618      	mov	r0, r3
 800394c:	370c      	adds	r7, #12
 800394e:	46bd      	mov	sp, r7
 8003950:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003954:	4770      	bx	lr

08003956 <LL_ADC_REG_SetSequencerRanks>:
  *         (7) On STM32L4, fast channel (0.188 us for 12-bit resolution (ADC conversion rate up to 5.33 Ms/s)).
  *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)).
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 8003956:	b480      	push	{r7}
 8003958:	b087      	sub	sp, #28
 800395a:	af00      	add	r7, sp, #0
 800395c:	60f8      	str	r0, [r7, #12]
 800395e:	60b9      	str	r1, [r7, #8]
 8003960:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1,
 8003962:	68fb      	ldr	r3, [r7, #12]
 8003964:	3330      	adds	r3, #48	@ 0x30
 8003966:	461a      	mov	r2, r3
 8003968:	68bb      	ldr	r3, [r7, #8]
 800396a:	0a1b      	lsrs	r3, r3, #8
 800396c:	009b      	lsls	r3, r3, #2
 800396e:	f003 030c 	and.w	r3, r3, #12
 8003972:	4413      	add	r3, r2
 8003974:	617b      	str	r3, [r7, #20]
                                             ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 8003976:	697b      	ldr	r3, [r7, #20]
 8003978:	681a      	ldr	r2, [r3, #0]
 800397a:	68bb      	ldr	r3, [r7, #8]
 800397c:	f003 031f 	and.w	r3, r3, #31
 8003980:	211f      	movs	r1, #31
 8003982:	fa01 f303 	lsl.w	r3, r1, r3
 8003986:	43db      	mvns	r3, r3
 8003988:	401a      	ands	r2, r3
 800398a:	687b      	ldr	r3, [r7, #4]
 800398c:	0e9b      	lsrs	r3, r3, #26
 800398e:	f003 011f 	and.w	r1, r3, #31
 8003992:	68bb      	ldr	r3, [r7, #8]
 8003994:	f003 031f 	and.w	r3, r3, #31
 8003998:	fa01 f303 	lsl.w	r3, r1, r3
 800399c:	431a      	orrs	r2, r3
 800399e:	697b      	ldr	r3, [r7, #20]
 80039a0:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS)
             << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 80039a2:	bf00      	nop
 80039a4:	371c      	adds	r7, #28
 80039a6:	46bd      	mov	sp, r7
 80039a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039ac:	4770      	bx	lr

080039ae <LL_ADC_SetChannelSamplingTime>:
  *             can be replaced by 3.5 ADC clock cycles.
  *             Refer to function @ref LL_ADC_SetSamplingTimeCommonConfig().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 80039ae:	b480      	push	{r7}
 80039b0:	b087      	sub	sp, #28
 80039b2:	af00      	add	r7, sp, #0
 80039b4:	60f8      	str	r0, [r7, #12]
 80039b6:	60b9      	str	r1, [r7, #8]
 80039b8:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1,
 80039ba:	68fb      	ldr	r3, [r7, #12]
 80039bc:	3314      	adds	r3, #20
 80039be:	461a      	mov	r2, r3
 80039c0:	68bb      	ldr	r3, [r7, #8]
 80039c2:	0e5b      	lsrs	r3, r3, #25
 80039c4:	009b      	lsls	r3, r3, #2
 80039c6:	f003 0304 	and.w	r3, r3, #4
 80039ca:	4413      	add	r3, r2
 80039cc:	617b      	str	r3, [r7, #20]
                                             ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 80039ce:	697b      	ldr	r3, [r7, #20]
 80039d0:	681a      	ldr	r2, [r3, #0]
 80039d2:	68bb      	ldr	r3, [r7, #8]
 80039d4:	0d1b      	lsrs	r3, r3, #20
 80039d6:	f003 031f 	and.w	r3, r3, #31
 80039da:	2107      	movs	r1, #7
 80039dc:	fa01 f303 	lsl.w	r3, r1, r3
 80039e0:	43db      	mvns	r3, r3
 80039e2:	401a      	ands	r2, r3
 80039e4:	68bb      	ldr	r3, [r7, #8]
 80039e6:	0d1b      	lsrs	r3, r3, #20
 80039e8:	f003 031f 	and.w	r3, r3, #31
 80039ec:	6879      	ldr	r1, [r7, #4]
 80039ee:	fa01 f303 	lsl.w	r3, r1, r3
 80039f2:	431a      	orrs	r2, r3
 80039f4:	697b      	ldr	r3, [r7, #20]
 80039f6:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 80039f8:	bf00      	nop
 80039fa:	371c      	adds	r7, #28
 80039fc:	46bd      	mov	sp, r7
 80039fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a02:	4770      	bx	lr

08003a04 <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 8003a04:	b480      	push	{r7}
 8003a06:	b085      	sub	sp, #20
 8003a08:	af00      	add	r7, sp, #0
 8003a0a:	60f8      	str	r0, [r7, #12]
 8003a0c:	60b9      	str	r1, [r7, #8]
 8003a0e:	607a      	str	r2, [r7, #4]
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 8003a10:	68fb      	ldr	r3, [r7, #12]
 8003a12:	f8d3 20b0 	ldr.w	r2, [r3, #176]	@ 0xb0
 8003a16:	68bb      	ldr	r3, [r7, #8]
 8003a18:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003a1c:	43db      	mvns	r3, r3
 8003a1e:	401a      	ands	r2, r3
 8003a20:	687b      	ldr	r3, [r7, #4]
 8003a22:	f003 0318 	and.w	r3, r3, #24
 8003a26:	4908      	ldr	r1, [pc, #32]	@ (8003a48 <LL_ADC_SetChannelSingleDiff+0x44>)
 8003a28:	40d9      	lsrs	r1, r3
 8003a2a:	68bb      	ldr	r3, [r7, #8]
 8003a2c:	400b      	ands	r3, r1
 8003a2e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003a32:	431a      	orrs	r2, r3
 8003a34:	68fb      	ldr	r3, [r7, #12]
 8003a36:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK)
             & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
}
 8003a3a:	bf00      	nop
 8003a3c:	3714      	adds	r7, #20
 8003a3e:	46bd      	mov	sp, r7
 8003a40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a44:	4770      	bx	lr
 8003a46:	bf00      	nop
 8003a48:	0007ffff 	.word	0x0007ffff

08003a4c <LL_ADC_GetMultimode>:
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_SIM
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_ALT
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_INT_INJ_SIM
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultimode(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8003a4c:	b480      	push	{r7}
 8003a4e:	b083      	sub	sp, #12
 8003a50:	af00      	add	r7, sp, #0
 8003a52:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 8003a54:	687b      	ldr	r3, [r7, #4]
 8003a56:	689b      	ldr	r3, [r3, #8]
 8003a58:	f003 031f 	and.w	r3, r3, #31
}
 8003a5c:	4618      	mov	r0, r3
 8003a5e:	370c      	adds	r7, #12
 8003a60:	46bd      	mov	sp, r7
 8003a62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a66:	4770      	bx	lr

08003a68 <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 8003a68:	b480      	push	{r7}
 8003a6a:	b083      	sub	sp, #12
 8003a6c:	af00      	add	r7, sp, #0
 8003a6e:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 8003a70:	687b      	ldr	r3, [r7, #4]
 8003a72:	689b      	ldr	r3, [r3, #8]
 8003a74:	f023 4320 	bic.w	r3, r3, #2684354560	@ 0xa0000000
 8003a78:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8003a7c:	687a      	ldr	r2, [r7, #4]
 8003a7e:	6093      	str	r3, [r2, #8]
}
 8003a80:	bf00      	nop
 8003a82:	370c      	adds	r7, #12
 8003a84:	46bd      	mov	sp, r7
 8003a86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a8a:	4770      	bx	lr

08003a8c <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(const ADC_TypeDef *ADCx)
{
 8003a8c:	b480      	push	{r7}
 8003a8e:	b083      	sub	sp, #12
 8003a90:	af00      	add	r7, sp, #0
 8003a92:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 8003a94:	687b      	ldr	r3, [r7, #4]
 8003a96:	689b      	ldr	r3, [r3, #8]
 8003a98:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8003a9c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8003aa0:	d101      	bne.n	8003aa6 <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 8003aa2:	2301      	movs	r3, #1
 8003aa4:	e000      	b.n	8003aa8 <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 8003aa6:	2300      	movs	r3, #0
}
 8003aa8:	4618      	mov	r0, r3
 8003aaa:	370c      	adds	r7, #12
 8003aac:	46bd      	mov	sp, r7
 8003aae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ab2:	4770      	bx	lr

08003ab4 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 8003ab4:	b480      	push	{r7}
 8003ab6:	b083      	sub	sp, #12
 8003ab8:	af00      	add	r7, sp, #0
 8003aba:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8003abc:	687b      	ldr	r3, [r7, #4]
 8003abe:	689b      	ldr	r3, [r3, #8]
 8003ac0:	f023 4310 	bic.w	r3, r3, #2415919104	@ 0x90000000
 8003ac4:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8003ac8:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 8003acc:	687b      	ldr	r3, [r7, #4]
 8003ace:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 8003ad0:	bf00      	nop
 8003ad2:	370c      	adds	r7, #12
 8003ad4:	46bd      	mov	sp, r7
 8003ad6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ada:	4770      	bx	lr

08003adc <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(const ADC_TypeDef *ADCx)
{
 8003adc:	b480      	push	{r7}
 8003ade:	b083      	sub	sp, #12
 8003ae0:	af00      	add	r7, sp, #0
 8003ae2:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8003ae4:	687b      	ldr	r3, [r7, #4]
 8003ae6:	689b      	ldr	r3, [r3, #8]
 8003ae8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003aec:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8003af0:	d101      	bne.n	8003af6 <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 8003af2:	2301      	movs	r3, #1
 8003af4:	e000      	b.n	8003af8 <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 8003af6:	2300      	movs	r3, #0
}
 8003af8:	4618      	mov	r0, r3
 8003afa:	370c      	adds	r7, #12
 8003afc:	46bd      	mov	sp, r7
 8003afe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b02:	4770      	bx	lr

08003b04 <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 8003b04:	b480      	push	{r7}
 8003b06:	b083      	sub	sp, #12
 8003b08:	af00      	add	r7, sp, #0
 8003b0a:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8003b0c:	687b      	ldr	r3, [r7, #4]
 8003b0e:	689b      	ldr	r3, [r3, #8]
 8003b10:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8003b14:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8003b18:	f043 0201 	orr.w	r2, r3, #1
 8003b1c:	687b      	ldr	r3, [r7, #4]
 8003b1e:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 8003b20:	bf00      	nop
 8003b22:	370c      	adds	r7, #12
 8003b24:	46bd      	mov	sp, r7
 8003b26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b2a:	4770      	bx	lr

08003b2c <LL_ADC_Disable>:
  * @rmtoll CR       ADDIS          LL_ADC_Disable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Disable(ADC_TypeDef *ADCx)
{
 8003b2c:	b480      	push	{r7}
 8003b2e:	b083      	sub	sp, #12
 8003b30:	af00      	add	r7, sp, #0
 8003b32:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8003b34:	687b      	ldr	r3, [r7, #4]
 8003b36:	689b      	ldr	r3, [r3, #8]
 8003b38:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8003b3c:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8003b40:	f043 0202 	orr.w	r2, r3, #2
 8003b44:	687b      	ldr	r3, [r7, #4]
 8003b46:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADDIS);
}
 8003b48:	bf00      	nop
 8003b4a:	370c      	adds	r7, #12
 8003b4c:	46bd      	mov	sp, r7
 8003b4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b52:	4770      	bx	lr

08003b54 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(const ADC_TypeDef *ADCx)
{
 8003b54:	b480      	push	{r7}
 8003b56:	b083      	sub	sp, #12
 8003b58:	af00      	add	r7, sp, #0
 8003b5a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8003b5c:	687b      	ldr	r3, [r7, #4]
 8003b5e:	689b      	ldr	r3, [r3, #8]
 8003b60:	f003 0301 	and.w	r3, r3, #1
 8003b64:	2b01      	cmp	r3, #1
 8003b66:	d101      	bne.n	8003b6c <LL_ADC_IsEnabled+0x18>
 8003b68:	2301      	movs	r3, #1
 8003b6a:	e000      	b.n	8003b6e <LL_ADC_IsEnabled+0x1a>
 8003b6c:	2300      	movs	r3, #0
}
 8003b6e:	4618      	mov	r0, r3
 8003b70:	370c      	adds	r7, #12
 8003b72:	46bd      	mov	sp, r7
 8003b74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b78:	4770      	bx	lr

08003b7a <LL_ADC_IsDisableOngoing>:
  * @rmtoll CR       ADDIS          LL_ADC_IsDisableOngoing
  * @param  ADCx ADC instance
  * @retval 0: no ADC disable command on going.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDisableOngoing(const ADC_TypeDef *ADCx)
{
 8003b7a:	b480      	push	{r7}
 8003b7c:	b083      	sub	sp, #12
 8003b7e:	af00      	add	r7, sp, #0
 8003b80:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADDIS) == (ADC_CR_ADDIS)) ? 1UL : 0UL);
 8003b82:	687b      	ldr	r3, [r7, #4]
 8003b84:	689b      	ldr	r3, [r3, #8]
 8003b86:	f003 0302 	and.w	r3, r3, #2
 8003b8a:	2b02      	cmp	r3, #2
 8003b8c:	d101      	bne.n	8003b92 <LL_ADC_IsDisableOngoing+0x18>
 8003b8e:	2301      	movs	r3, #1
 8003b90:	e000      	b.n	8003b94 <LL_ADC_IsDisableOngoing+0x1a>
 8003b92:	2300      	movs	r3, #0
}
 8003b94:	4618      	mov	r0, r3
 8003b96:	370c      	adds	r7, #12
 8003b98:	46bd      	mov	sp, r7
 8003b9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b9e:	4770      	bx	lr

08003ba0 <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 8003ba0:	b480      	push	{r7}
 8003ba2:	b083      	sub	sp, #12
 8003ba4:	af00      	add	r7, sp, #0
 8003ba6:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8003ba8:	687b      	ldr	r3, [r7, #4]
 8003baa:	689b      	ldr	r3, [r3, #8]
 8003bac:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8003bb0:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8003bb4:	f043 0204 	orr.w	r2, r3, #4
 8003bb8:	687b      	ldr	r3, [r7, #4]
 8003bba:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 8003bbc:	bf00      	nop
 8003bbe:	370c      	adds	r7, #12
 8003bc0:	46bd      	mov	sp, r7
 8003bc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bc6:	4770      	bx	lr

08003bc8 <LL_ADC_REG_StopConversion>:
  * @rmtoll CR       ADSTP          LL_ADC_REG_StopConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StopConversion(ADC_TypeDef *ADCx)
{
 8003bc8:	b480      	push	{r7}
 8003bca:	b083      	sub	sp, #12
 8003bcc:	af00      	add	r7, sp, #0
 8003bce:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8003bd0:	687b      	ldr	r3, [r7, #4]
 8003bd2:	689b      	ldr	r3, [r3, #8]
 8003bd4:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8003bd8:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8003bdc:	f043 0210 	orr.w	r2, r3, #16
 8003be0:	687b      	ldr	r3, [r7, #4]
 8003be2:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTP);
}
 8003be4:	bf00      	nop
 8003be6:	370c      	adds	r7, #12
 8003be8:	46bd      	mov	sp, r7
 8003bea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bee:	4770      	bx	lr

08003bf0 <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8003bf0:	b480      	push	{r7}
 8003bf2:	b083      	sub	sp, #12
 8003bf4:	af00      	add	r7, sp, #0
 8003bf6:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8003bf8:	687b      	ldr	r3, [r7, #4]
 8003bfa:	689b      	ldr	r3, [r3, #8]
 8003bfc:	f003 0304 	and.w	r3, r3, #4
 8003c00:	2b04      	cmp	r3, #4
 8003c02:	d101      	bne.n	8003c08 <LL_ADC_REG_IsConversionOngoing+0x18>
 8003c04:	2301      	movs	r3, #1
 8003c06:	e000      	b.n	8003c0a <LL_ADC_REG_IsConversionOngoing+0x1a>
 8003c08:	2300      	movs	r3, #0
}
 8003c0a:	4618      	mov	r0, r3
 8003c0c:	370c      	adds	r7, #12
 8003c0e:	46bd      	mov	sp, r7
 8003c10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c14:	4770      	bx	lr

08003c16 <LL_ADC_INJ_StopConversion>:
  * @rmtoll CR       JADSTP         LL_ADC_INJ_StopConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_INJ_StopConversion(ADC_TypeDef *ADCx)
{
 8003c16:	b480      	push	{r7}
 8003c18:	b083      	sub	sp, #12
 8003c1a:	af00      	add	r7, sp, #0
 8003c1c:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8003c1e:	687b      	ldr	r3, [r7, #4]
 8003c20:	689b      	ldr	r3, [r3, #8]
 8003c22:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8003c26:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8003c2a:	f043 0220 	orr.w	r2, r3, #32
 8003c2e:	687b      	ldr	r3, [r7, #4]
 8003c30:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_JADSTP);
}
 8003c32:	bf00      	nop
 8003c34:	370c      	adds	r7, #12
 8003c36:	46bd      	mov	sp, r7
 8003c38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c3c:	4770      	bx	lr

08003c3e <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8003c3e:	b480      	push	{r7}
 8003c40:	b083      	sub	sp, #12
 8003c42:	af00      	add	r7, sp, #0
 8003c44:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8003c46:	687b      	ldr	r3, [r7, #4]
 8003c48:	689b      	ldr	r3, [r3, #8]
 8003c4a:	f003 0308 	and.w	r3, r3, #8
 8003c4e:	2b08      	cmp	r3, #8
 8003c50:	d101      	bne.n	8003c56 <LL_ADC_INJ_IsConversionOngoing+0x18>
 8003c52:	2301      	movs	r3, #1
 8003c54:	e000      	b.n	8003c58 <LL_ADC_INJ_IsConversionOngoing+0x1a>
 8003c56:	2300      	movs	r3, #0
}
 8003c58:	4618      	mov	r0, r3
 8003c5a:	370c      	adds	r7, #12
 8003c5c:	46bd      	mov	sp, r7
 8003c5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c62:	4770      	bx	lr

08003c64 <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8003c64:	b590      	push	{r4, r7, lr}
 8003c66:	b089      	sub	sp, #36	@ 0x24
 8003c68:	af00      	add	r7, sp, #0
 8003c6a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003c6c:	2300      	movs	r3, #0
 8003c6e:	77fb      	strb	r3, [r7, #31]
  uint32_t tmp_cfgr;
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;
  __IO uint32_t wait_loop_index = 0UL;
 8003c70:	2300      	movs	r3, #0
 8003c72:	60fb      	str	r3, [r7, #12]

  /* Check ADC handle */
  if (hadc == NULL)
 8003c74:	687b      	ldr	r3, [r7, #4]
 8003c76:	2b00      	cmp	r3, #0
 8003c78:	d101      	bne.n	8003c7e <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 8003c7a:	2301      	movs	r3, #1
 8003c7c:	e133      	b.n	8003ee6 <HAL_ADC_Init+0x282>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8003c7e:	687b      	ldr	r3, [r7, #4]
 8003c80:	691b      	ldr	r3, [r3, #16]
 8003c82:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8003c84:	687b      	ldr	r3, [r7, #4]
 8003c86:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003c88:	2b00      	cmp	r3, #0
 8003c8a:	d109      	bne.n	8003ca0 <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8003c8c:	6878      	ldr	r0, [r7, #4]
 8003c8e:	f7fc fcf1 	bl	8000674 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8003c92:	687b      	ldr	r3, [r7, #4]
 8003c94:	2200      	movs	r2, #0
 8003c96:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 8003c98:	687b      	ldr	r3, [r7, #4]
 8003c9a:	2200      	movs	r2, #0
 8003c9c:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 8003ca0:	687b      	ldr	r3, [r7, #4]
 8003ca2:	681b      	ldr	r3, [r3, #0]
 8003ca4:	4618      	mov	r0, r3
 8003ca6:	f7ff fef1 	bl	8003a8c <LL_ADC_IsDeepPowerDownEnabled>
 8003caa:	4603      	mov	r3, r0
 8003cac:	2b00      	cmp	r3, #0
 8003cae:	d004      	beq.n	8003cba <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 8003cb0:	687b      	ldr	r3, [r7, #4]
 8003cb2:	681b      	ldr	r3, [r3, #0]
 8003cb4:	4618      	mov	r0, r3
 8003cb6:	f7ff fed7 	bl	8003a68 <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8003cba:	687b      	ldr	r3, [r7, #4]
 8003cbc:	681b      	ldr	r3, [r3, #0]
 8003cbe:	4618      	mov	r0, r3
 8003cc0:	f7ff ff0c 	bl	8003adc <LL_ADC_IsInternalRegulatorEnabled>
 8003cc4:	4603      	mov	r3, r0
 8003cc6:	2b00      	cmp	r3, #0
 8003cc8:	d115      	bne.n	8003cf6 <HAL_ADC_Init+0x92>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 8003cca:	687b      	ldr	r3, [r7, #4]
 8003ccc:	681b      	ldr	r3, [r3, #0]
 8003cce:	4618      	mov	r0, r3
 8003cd0:	f7ff fef0 	bl	8003ab4 <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8003cd4:	4b86      	ldr	r3, [pc, #536]	@ (8003ef0 <HAL_ADC_Init+0x28c>)
 8003cd6:	681b      	ldr	r3, [r3, #0]
 8003cd8:	099b      	lsrs	r3, r3, #6
 8003cda:	4a86      	ldr	r2, [pc, #536]	@ (8003ef4 <HAL_ADC_Init+0x290>)
 8003cdc:	fba2 2303 	umull	r2, r3, r2, r3
 8003ce0:	099b      	lsrs	r3, r3, #6
 8003ce2:	3301      	adds	r3, #1
 8003ce4:	005b      	lsls	r3, r3, #1
 8003ce6:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8003ce8:	e002      	b.n	8003cf0 <HAL_ADC_Init+0x8c>
    {
      wait_loop_index--;
 8003cea:	68fb      	ldr	r3, [r7, #12]
 8003cec:	3b01      	subs	r3, #1
 8003cee:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8003cf0:	68fb      	ldr	r3, [r7, #12]
 8003cf2:	2b00      	cmp	r3, #0
 8003cf4:	d1f9      	bne.n	8003cea <HAL_ADC_Init+0x86>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8003cf6:	687b      	ldr	r3, [r7, #4]
 8003cf8:	681b      	ldr	r3, [r3, #0]
 8003cfa:	4618      	mov	r0, r3
 8003cfc:	f7ff feee 	bl	8003adc <LL_ADC_IsInternalRegulatorEnabled>
 8003d00:	4603      	mov	r3, r0
 8003d02:	2b00      	cmp	r3, #0
 8003d04:	d10d      	bne.n	8003d22 <HAL_ADC_Init+0xbe>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003d06:	687b      	ldr	r3, [r7, #4]
 8003d08:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003d0a:	f043 0210 	orr.w	r2, r3, #16
 8003d0e:	687b      	ldr	r3, [r7, #4]
 8003d10:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003d12:	687b      	ldr	r3, [r7, #4]
 8003d14:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003d16:	f043 0201 	orr.w	r2, r3, #1
 8003d1a:	687b      	ldr	r3, [r7, #4]
 8003d1c:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 8003d1e:	2301      	movs	r3, #1
 8003d20:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8003d22:	687b      	ldr	r3, [r7, #4]
 8003d24:	681b      	ldr	r3, [r3, #0]
 8003d26:	4618      	mov	r0, r3
 8003d28:	f7ff ff62 	bl	8003bf0 <LL_ADC_REG_IsConversionOngoing>
 8003d2c:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8003d2e:	687b      	ldr	r3, [r7, #4]
 8003d30:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003d32:	f003 0310 	and.w	r3, r3, #16
 8003d36:	2b00      	cmp	r3, #0
 8003d38:	f040 80cc 	bne.w	8003ed4 <HAL_ADC_Init+0x270>
      && (tmp_adc_is_conversion_on_going_regular == 0UL)
 8003d3c:	697b      	ldr	r3, [r7, #20]
 8003d3e:	2b00      	cmp	r3, #0
 8003d40:	f040 80c8 	bne.w	8003ed4 <HAL_ADC_Init+0x270>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8003d44:	687b      	ldr	r3, [r7, #4]
 8003d46:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003d48:	f423 7381 	bic.w	r3, r3, #258	@ 0x102
 8003d4c:	f043 0202 	orr.w	r2, r3, #2
 8003d50:	687b      	ldr	r3, [r7, #4]
 8003d52:	659a      	str	r2, [r3, #88]	@ 0x58
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8003d54:	687b      	ldr	r3, [r7, #4]
 8003d56:	681b      	ldr	r3, [r3, #0]
 8003d58:	4618      	mov	r0, r3
 8003d5a:	f7ff fefb 	bl	8003b54 <LL_ADC_IsEnabled>
 8003d5e:	4603      	mov	r3, r0
 8003d60:	2b00      	cmp	r3, #0
 8003d62:	d115      	bne.n	8003d90 <HAL_ADC_Init+0x12c>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8003d64:	4864      	ldr	r0, [pc, #400]	@ (8003ef8 <HAL_ADC_Init+0x294>)
 8003d66:	f7ff fef5 	bl	8003b54 <LL_ADC_IsEnabled>
 8003d6a:	4604      	mov	r4, r0
 8003d6c:	4863      	ldr	r0, [pc, #396]	@ (8003efc <HAL_ADC_Init+0x298>)
 8003d6e:	f7ff fef1 	bl	8003b54 <LL_ADC_IsEnabled>
 8003d72:	4603      	mov	r3, r0
 8003d74:	431c      	orrs	r4, r3
 8003d76:	4862      	ldr	r0, [pc, #392]	@ (8003f00 <HAL_ADC_Init+0x29c>)
 8003d78:	f7ff feec 	bl	8003b54 <LL_ADC_IsEnabled>
 8003d7c:	4603      	mov	r3, r0
 8003d7e:	4323      	orrs	r3, r4
 8003d80:	2b00      	cmp	r3, #0
 8003d82:	d105      	bne.n	8003d90 <HAL_ADC_Init+0x12c>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 8003d84:	687b      	ldr	r3, [r7, #4]
 8003d86:	685b      	ldr	r3, [r3, #4]
 8003d88:	4619      	mov	r1, r3
 8003d8a:	485e      	ldr	r0, [pc, #376]	@ (8003f04 <HAL_ADC_Init+0x2a0>)
 8003d8c:	f7ff fd34 	bl	80037f8 <LL_ADC_SetCommonClock>
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8003d90:	687b      	ldr	r3, [r7, #4]
 8003d92:	7e5b      	ldrb	r3, [r3, #25]
 8003d94:	035a      	lsls	r2, r3, #13
                 hadc->Init.Overrun                                                     |
 8003d96:	687b      	ldr	r3, [r7, #4]
 8003d98:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8003d9a:	431a      	orrs	r2, r3
                 hadc->Init.DataAlign                                                   |
 8003d9c:	687b      	ldr	r3, [r7, #4]
 8003d9e:	68db      	ldr	r3, [r3, #12]
                 hadc->Init.Overrun                                                     |
 8003da0:	431a      	orrs	r2, r3
                 hadc->Init.Resolution                                                  |
 8003da2:	687b      	ldr	r3, [r7, #4]
 8003da4:	689b      	ldr	r3, [r3, #8]
                 hadc->Init.DataAlign                                                   |
 8003da6:	431a      	orrs	r2, r3
                 ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8003da8:	687b      	ldr	r3, [r7, #4]
 8003daa:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003dae:	041b      	lsls	r3, r3, #16
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8003db0:	4313      	orrs	r3, r2
 8003db2:	61bb      	str	r3, [r7, #24]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8003db4:	687b      	ldr	r3, [r7, #4]
 8003db6:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003dba:	2b01      	cmp	r3, #1
 8003dbc:	d106      	bne.n	8003dcc <HAL_ADC_Init+0x168>
    {
      tmp_cfgr |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 8003dbe:	687b      	ldr	r3, [r7, #4]
 8003dc0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003dc2:	3b01      	subs	r3, #1
 8003dc4:	045b      	lsls	r3, r3, #17
 8003dc6:	69ba      	ldr	r2, [r7, #24]
 8003dc8:	4313      	orrs	r3, r2
 8003dca:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8003dcc:	687b      	ldr	r3, [r7, #4]
 8003dce:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003dd0:	2b00      	cmp	r3, #0
 8003dd2:	d009      	beq.n	8003de8 <HAL_ADC_Init+0x184>
    {
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8003dd4:	687b      	ldr	r3, [r7, #4]
 8003dd6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003dd8:	f403 7270 	and.w	r2, r3, #960	@ 0x3c0
                   | hadc->Init.ExternalTrigConvEdge
 8003ddc:	687b      	ldr	r3, [r7, #4]
 8003dde:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003de0:	4313      	orrs	r3, r2
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8003de2:	69ba      	ldr	r2, [r7, #24]
 8003de4:	4313      	orrs	r3, r2
 8003de6:	61bb      	str	r3, [r7, #24]
                  );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmp_cfgr);
 8003de8:	687b      	ldr	r3, [r7, #4]
 8003dea:	681b      	ldr	r3, [r3, #0]
 8003dec:	68da      	ldr	r2, [r3, #12]
 8003dee:	4b46      	ldr	r3, [pc, #280]	@ (8003f08 <HAL_ADC_Init+0x2a4>)
 8003df0:	4013      	ands	r3, r2
 8003df2:	687a      	ldr	r2, [r7, #4]
 8003df4:	6812      	ldr	r2, [r2, #0]
 8003df6:	69b9      	ldr	r1, [r7, #24]
 8003df8:	430b      	orrs	r3, r1
 8003dfa:	60d3      	str	r3, [r2, #12]
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8003dfc:	687b      	ldr	r3, [r7, #4]
 8003dfe:	681b      	ldr	r3, [r3, #0]
 8003e00:	4618      	mov	r0, r3
 8003e02:	f7ff ff1c 	bl	8003c3e <LL_ADC_INJ_IsConversionOngoing>
 8003e06:	6138      	str	r0, [r7, #16]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8003e08:	697b      	ldr	r3, [r7, #20]
 8003e0a:	2b00      	cmp	r3, #0
 8003e0c:	d140      	bne.n	8003e90 <HAL_ADC_Init+0x22c>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8003e0e:	693b      	ldr	r3, [r7, #16]
 8003e10:	2b00      	cmp	r3, #0
 8003e12:	d13d      	bne.n	8003e90 <HAL_ADC_Init+0x22c>
       )
    {
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 8003e14:	687b      	ldr	r3, [r7, #4]
 8003e16:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
                   ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8003e18:	687b      	ldr	r3, [r7, #4]
 8003e1a:	7e1b      	ldrb	r3, [r3, #24]
 8003e1c:	039b      	lsls	r3, r3, #14
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 8003e1e:	431a      	orrs	r2, r3
                   ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 8003e20:	687b      	ldr	r3, [r7, #4]
 8003e22:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8003e26:	005b      	lsls	r3, r3, #1
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 8003e28:	4313      	orrs	r3, r2
 8003e2a:	61bb      	str	r3, [r7, #24]

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmp_cfgr);
 8003e2c:	687b      	ldr	r3, [r7, #4]
 8003e2e:	681b      	ldr	r3, [r3, #0]
 8003e30:	68db      	ldr	r3, [r3, #12]
 8003e32:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8003e36:	f023 0306 	bic.w	r3, r3, #6
 8003e3a:	687a      	ldr	r2, [r7, #4]
 8003e3c:	6812      	ldr	r2, [r2, #0]
 8003e3e:	69b9      	ldr	r1, [r7, #24]
 8003e40:	430b      	orrs	r3, r1
 8003e42:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.OversamplingMode == ENABLE)
 8003e44:	687b      	ldr	r3, [r7, #4]
 8003e46:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8003e4a:	2b01      	cmp	r3, #1
 8003e4c:	d118      	bne.n	8003e80 <HAL_ADC_Init+0x21c>
        /* Configuration of Oversampler:                                      */
        /*  - Oversampling Ratio                                              */
        /*  - Right bit shift                                                 */
        /*  - Triggered mode                                                  */
        /*  - Oversampling mode (continued/resumed)                           */
        MODIFY_REG(hadc->Instance->CFGR2,
 8003e4e:	687b      	ldr	r3, [r7, #4]
 8003e50:	681b      	ldr	r3, [r3, #0]
 8003e52:	691b      	ldr	r3, [r3, #16]
 8003e54:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 8003e58:	f023 0304 	bic.w	r3, r3, #4
 8003e5c:	687a      	ldr	r2, [r7, #4]
 8003e5e:	6bd1      	ldr	r1, [r2, #60]	@ 0x3c
 8003e60:	687a      	ldr	r2, [r7, #4]
 8003e62:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 8003e64:	4311      	orrs	r1, r2
 8003e66:	687a      	ldr	r2, [r7, #4]
 8003e68:	6c52      	ldr	r2, [r2, #68]	@ 0x44
 8003e6a:	4311      	orrs	r1, r2
 8003e6c:	687a      	ldr	r2, [r7, #4]
 8003e6e:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8003e70:	430a      	orrs	r2, r1
 8003e72:	431a      	orrs	r2, r3
 8003e74:	687b      	ldr	r3, [r7, #4]
 8003e76:	681b      	ldr	r3, [r3, #0]
 8003e78:	f042 0201 	orr.w	r2, r2, #1
 8003e7c:	611a      	str	r2, [r3, #16]
 8003e7e:	e007      	b.n	8003e90 <HAL_ADC_Init+0x22c>
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 8003e80:	687b      	ldr	r3, [r7, #4]
 8003e82:	681b      	ldr	r3, [r3, #0]
 8003e84:	691a      	ldr	r2, [r3, #16]
 8003e86:	687b      	ldr	r3, [r7, #4]
 8003e88:	681b      	ldr	r3, [r3, #0]
 8003e8a:	f022 0201 	bic.w	r2, r2, #1
 8003e8e:	611a      	str	r2, [r3, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8003e90:	687b      	ldr	r3, [r7, #4]
 8003e92:	691b      	ldr	r3, [r3, #16]
 8003e94:	2b01      	cmp	r3, #1
 8003e96:	d10c      	bne.n	8003eb2 <HAL_ADC_Init+0x24e>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 8003e98:	687b      	ldr	r3, [r7, #4]
 8003e9a:	681b      	ldr	r3, [r3, #0]
 8003e9c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003e9e:	f023 010f 	bic.w	r1, r3, #15
 8003ea2:	687b      	ldr	r3, [r7, #4]
 8003ea4:	69db      	ldr	r3, [r3, #28]
 8003ea6:	1e5a      	subs	r2, r3, #1
 8003ea8:	687b      	ldr	r3, [r7, #4]
 8003eaa:	681b      	ldr	r3, [r3, #0]
 8003eac:	430a      	orrs	r2, r1
 8003eae:	631a      	str	r2, [r3, #48]	@ 0x30
 8003eb0:	e007      	b.n	8003ec2 <HAL_ADC_Init+0x25e>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8003eb2:	687b      	ldr	r3, [r7, #4]
 8003eb4:	681b      	ldr	r3, [r3, #0]
 8003eb6:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8003eb8:	687b      	ldr	r3, [r7, #4]
 8003eba:	681b      	ldr	r3, [r3, #0]
 8003ebc:	f022 020f 	bic.w	r2, r2, #15
 8003ec0:	631a      	str	r2, [r3, #48]	@ 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 8003ec2:	687b      	ldr	r3, [r7, #4]
 8003ec4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003ec6:	f023 0303 	bic.w	r3, r3, #3
 8003eca:	f043 0201 	orr.w	r2, r3, #1
 8003ece:	687b      	ldr	r3, [r7, #4]
 8003ed0:	659a      	str	r2, [r3, #88]	@ 0x58
 8003ed2:	e007      	b.n	8003ee4 <HAL_ADC_Init+0x280>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003ed4:	687b      	ldr	r3, [r7, #4]
 8003ed6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003ed8:	f043 0210 	orr.w	r2, r3, #16
 8003edc:	687b      	ldr	r3, [r7, #4]
 8003ede:	659a      	str	r2, [r3, #88]	@ 0x58

    tmp_hal_status = HAL_ERROR;
 8003ee0:	2301      	movs	r3, #1
 8003ee2:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 8003ee4:	7ffb      	ldrb	r3, [r7, #31]
}
 8003ee6:	4618      	mov	r0, r3
 8003ee8:	3724      	adds	r7, #36	@ 0x24
 8003eea:	46bd      	mov	sp, r7
 8003eec:	bd90      	pop	{r4, r7, pc}
 8003eee:	bf00      	nop
 8003ef0:	20002f94 	.word	0x20002f94
 8003ef4:	053e2d63 	.word	0x053e2d63
 8003ef8:	50040000 	.word	0x50040000
 8003efc:	50040100 	.word	0x50040100
 8003f00:	50040200 	.word	0x50040200
 8003f04:	50040300 	.word	0x50040300
 8003f08:	fff0c007 	.word	0xfff0c007

08003f0c <HAL_ADC_Start_DMA>:
  * @param pData Destination Buffer address.
  * @param Length Number of data to be transferred from ADC peripheral to memory
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef *hadc, uint32_t *pData, uint32_t Length)
{
 8003f0c:	b580      	push	{r7, lr}
 8003f0e:	b086      	sub	sp, #24
 8003f10:	af00      	add	r7, sp, #0
 8003f12:	60f8      	str	r0, [r7, #12]
 8003f14:	60b9      	str	r1, [r7, #8]
 8003f16:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;
#if defined(ADC_MULTIMODE_SUPPORT)
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8003f18:	4853      	ldr	r0, [pc, #332]	@ (8004068 <HAL_ADC_Start_DMA+0x15c>)
 8003f1a:	f7ff fd97 	bl	8003a4c <LL_ADC_GetMultimode>
 8003f1e:	6138      	str	r0, [r7, #16]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8003f20:	68fb      	ldr	r3, [r7, #12]
 8003f22:	681b      	ldr	r3, [r3, #0]
 8003f24:	4618      	mov	r0, r3
 8003f26:	f7ff fe63 	bl	8003bf0 <LL_ADC_REG_IsConversionOngoing>
 8003f2a:	4603      	mov	r3, r0
 8003f2c:	2b00      	cmp	r3, #0
 8003f2e:	f040 8093 	bne.w	8004058 <HAL_ADC_Start_DMA+0x14c>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 8003f32:	68fb      	ldr	r3, [r7, #12]
 8003f34:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
 8003f38:	2b01      	cmp	r3, #1
 8003f3a:	d101      	bne.n	8003f40 <HAL_ADC_Start_DMA+0x34>
 8003f3c:	2302      	movs	r3, #2
 8003f3e:	e08e      	b.n	800405e <HAL_ADC_Start_DMA+0x152>
 8003f40:	68fb      	ldr	r3, [r7, #12]
 8003f42:	2201      	movs	r2, #1
 8003f44:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

#if defined(ADC_MULTIMODE_SUPPORT)
    /* Ensure that multimode regular conversions are not enabled.   */
    /* Otherwise, dedicated API HAL_ADCEx_MultiModeStart_DMA() must be used.  */
    if ((ADC_IS_INDEPENDENT(hadc) != RESET)
 8003f48:	68fb      	ldr	r3, [r7, #12]
 8003f4a:	681b      	ldr	r3, [r3, #0]
 8003f4c:	4a47      	ldr	r2, [pc, #284]	@ (800406c <HAL_ADC_Start_DMA+0x160>)
 8003f4e:	4293      	cmp	r3, r2
 8003f50:	d008      	beq.n	8003f64 <HAL_ADC_Start_DMA+0x58>
        || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8003f52:	693b      	ldr	r3, [r7, #16]
 8003f54:	2b00      	cmp	r3, #0
 8003f56:	d005      	beq.n	8003f64 <HAL_ADC_Start_DMA+0x58>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 8003f58:	693b      	ldr	r3, [r7, #16]
 8003f5a:	2b05      	cmp	r3, #5
 8003f5c:	d002      	beq.n	8003f64 <HAL_ADC_Start_DMA+0x58>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 8003f5e:	693b      	ldr	r3, [r7, #16]
 8003f60:	2b09      	cmp	r3, #9
 8003f62:	d172      	bne.n	800404a <HAL_ADC_Start_DMA+0x13e>
       )
#endif /* ADC_MULTIMODE_SUPPORT */
    {
      /* Enable the ADC peripheral */
      tmp_hal_status = ADC_Enable(hadc);
 8003f64:	68f8      	ldr	r0, [r7, #12]
 8003f66:	f000 fdc1 	bl	8004aec <ADC_Enable>
 8003f6a:	4603      	mov	r3, r0
 8003f6c:	75fb      	strb	r3, [r7, #23]

      /* Start conversion if ADC is effectively enabled */
      if (tmp_hal_status == HAL_OK)
 8003f6e:	7dfb      	ldrb	r3, [r7, #23]
 8003f70:	2b00      	cmp	r3, #0
 8003f72:	d165      	bne.n	8004040 <HAL_ADC_Start_DMA+0x134>
      {
        /* Set ADC state                                                        */
        /* - Clear state bitfield related to regular group conversion results   */
        /* - Set state bitfield related to regular operation                    */
        ADC_STATE_CLR_SET(hadc->State,
 8003f74:	68fb      	ldr	r3, [r7, #12]
 8003f76:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003f78:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8003f7c:	f023 0301 	bic.w	r3, r3, #1
 8003f80:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8003f84:	68fb      	ldr	r3, [r7, #12]
 8003f86:	659a      	str	r2, [r3, #88]	@ 0x58

#if defined(ADC_MULTIMODE_SUPPORT)
        /* Reset HAL_ADC_STATE_MULTIMODE_SLAVE bit
          - if ADC instance is master or if multimode feature is not available
          - if multimode setting is disabled (ADC instance slave in independent mode) */
        if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8003f88:	68fb      	ldr	r3, [r7, #12]
 8003f8a:	681b      	ldr	r3, [r3, #0]
 8003f8c:	4a38      	ldr	r2, [pc, #224]	@ (8004070 <HAL_ADC_Start_DMA+0x164>)
 8003f8e:	4293      	cmp	r3, r2
 8003f90:	d002      	beq.n	8003f98 <HAL_ADC_Start_DMA+0x8c>
 8003f92:	68fb      	ldr	r3, [r7, #12]
 8003f94:	681b      	ldr	r3, [r3, #0]
 8003f96:	e000      	b.n	8003f9a <HAL_ADC_Start_DMA+0x8e>
 8003f98:	4b36      	ldr	r3, [pc, #216]	@ (8004074 <HAL_ADC_Start_DMA+0x168>)
 8003f9a:	68fa      	ldr	r2, [r7, #12]
 8003f9c:	6812      	ldr	r2, [r2, #0]
 8003f9e:	4293      	cmp	r3, r2
 8003fa0:	d002      	beq.n	8003fa8 <HAL_ADC_Start_DMA+0x9c>
            || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8003fa2:	693b      	ldr	r3, [r7, #16]
 8003fa4:	2b00      	cmp	r3, #0
 8003fa6:	d105      	bne.n	8003fb4 <HAL_ADC_Start_DMA+0xa8>
           )
        {
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8003fa8:	68fb      	ldr	r3, [r7, #12]
 8003faa:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003fac:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 8003fb0:	68fb      	ldr	r3, [r7, #12]
 8003fb2:	659a      	str	r2, [r3, #88]	@ 0x58
        }
#endif /* ADC_MULTIMODE_SUPPORT */

        /* Check if a conversion is on going on ADC group injected */
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) != 0UL)
 8003fb4:	68fb      	ldr	r3, [r7, #12]
 8003fb6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003fb8:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8003fbc:	2b00      	cmp	r3, #0
 8003fbe:	d006      	beq.n	8003fce <HAL_ADC_Start_DMA+0xc2>
        {
          /* Reset ADC error code fields related to regular conversions only */
          CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 8003fc0:	68fb      	ldr	r3, [r7, #12]
 8003fc2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003fc4:	f023 0206 	bic.w	r2, r3, #6
 8003fc8:	68fb      	ldr	r3, [r7, #12]
 8003fca:	65da      	str	r2, [r3, #92]	@ 0x5c
 8003fcc:	e002      	b.n	8003fd4 <HAL_ADC_Start_DMA+0xc8>
        }
        else
        {
          /* Reset all ADC error code fields */
          ADC_CLEAR_ERRORCODE(hadc);
 8003fce:	68fb      	ldr	r3, [r7, #12]
 8003fd0:	2200      	movs	r2, #0
 8003fd2:	65da      	str	r2, [r3, #92]	@ 0x5c
        }

        /* Set the DMA transfer complete callback */
        hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8003fd4:	68fb      	ldr	r3, [r7, #12]
 8003fd6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003fd8:	4a27      	ldr	r2, [pc, #156]	@ (8004078 <HAL_ADC_Start_DMA+0x16c>)
 8003fda:	62da      	str	r2, [r3, #44]	@ 0x2c

        /* Set the DMA half transfer complete callback */
        hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8003fdc:	68fb      	ldr	r3, [r7, #12]
 8003fde:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003fe0:	4a26      	ldr	r2, [pc, #152]	@ (800407c <HAL_ADC_Start_DMA+0x170>)
 8003fe2:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Set the DMA error callback */
        hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8003fe4:	68fb      	ldr	r3, [r7, #12]
 8003fe6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003fe8:	4a25      	ldr	r2, [pc, #148]	@ (8004080 <HAL_ADC_Start_DMA+0x174>)
 8003fea:	635a      	str	r2, [r3, #52]	@ 0x34
        /* ADC start (in case of SW start):                                   */

        /* Clear regular group conversion flag and overrun flag               */
        /* (To ensure of no unknown state from potential previous ADC         */
        /* operations)                                                        */
        __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8003fec:	68fb      	ldr	r3, [r7, #12]
 8003fee:	681b      	ldr	r3, [r3, #0]
 8003ff0:	221c      	movs	r2, #28
 8003ff2:	601a      	str	r2, [r3, #0]

        /* Process unlocked */
        /* Unlock before starting ADC conversions: in case of potential         */
        /* interruption, to let the process to ADC IRQ Handler.                 */
        __HAL_UNLOCK(hadc);
 8003ff4:	68fb      	ldr	r3, [r7, #12]
 8003ff6:	2200      	movs	r2, #0
 8003ff8:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

        /* With DMA, overrun event is always considered as an error even if
           hadc->Init.Overrun is set to ADC_OVR_DATA_OVERWRITTEN. Therefore,
           ADC_IT_OVR is enabled. */
        __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8003ffc:	68fb      	ldr	r3, [r7, #12]
 8003ffe:	681b      	ldr	r3, [r3, #0]
 8004000:	685a      	ldr	r2, [r3, #4]
 8004002:	68fb      	ldr	r3, [r7, #12]
 8004004:	681b      	ldr	r3, [r3, #0]
 8004006:	f042 0210 	orr.w	r2, r2, #16
 800400a:	605a      	str	r2, [r3, #4]

        /* Enable ADC DMA mode */
        SET_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN);
 800400c:	68fb      	ldr	r3, [r7, #12]
 800400e:	681b      	ldr	r3, [r3, #0]
 8004010:	68da      	ldr	r2, [r3, #12]
 8004012:	68fb      	ldr	r3, [r7, #12]
 8004014:	681b      	ldr	r3, [r3, #0]
 8004016:	f042 0201 	orr.w	r2, r2, #1
 800401a:	60da      	str	r2, [r3, #12]

        /* Start the DMA channel */
        tmp_hal_status = HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 800401c:	68fb      	ldr	r3, [r7, #12]
 800401e:	6d18      	ldr	r0, [r3, #80]	@ 0x50
 8004020:	68fb      	ldr	r3, [r7, #12]
 8004022:	681b      	ldr	r3, [r3, #0]
 8004024:	3340      	adds	r3, #64	@ 0x40
 8004026:	4619      	mov	r1, r3
 8004028:	68ba      	ldr	r2, [r7, #8]
 800402a:	687b      	ldr	r3, [r7, #4]
 800402c:	f001 fa04 	bl	8005438 <HAL_DMA_Start_IT>
 8004030:	4603      	mov	r3, r0
 8004032:	75fb      	strb	r3, [r7, #23]
        /* Enable conversion of regular group.                                  */
        /* If software start has been selected, conversion starts immediately.  */
        /* If external trigger has been selected, conversion will start at next */
        /* trigger event.                                                       */
        /* Start ADC group regular conversion */
        LL_ADC_REG_StartConversion(hadc->Instance);
 8004034:	68fb      	ldr	r3, [r7, #12]
 8004036:	681b      	ldr	r3, [r3, #0]
 8004038:	4618      	mov	r0, r3
 800403a:	f7ff fdb1 	bl	8003ba0 <LL_ADC_REG_StartConversion>
      if (tmp_hal_status == HAL_OK)
 800403e:	e00d      	b.n	800405c <HAL_ADC_Start_DMA+0x150>
      }
      else
      {
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 8004040:	68fb      	ldr	r3, [r7, #12]
 8004042:	2200      	movs	r2, #0
 8004044:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54
      if (tmp_hal_status == HAL_OK)
 8004048:	e008      	b.n	800405c <HAL_ADC_Start_DMA+0x150>

    }
#if defined(ADC_MULTIMODE_SUPPORT)
    else
    {
      tmp_hal_status = HAL_ERROR;
 800404a:	2301      	movs	r3, #1
 800404c:	75fb      	strb	r3, [r7, #23]
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 800404e:	68fb      	ldr	r3, [r7, #12]
 8004050:	2200      	movs	r2, #0
 8004052:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54
 8004056:	e001      	b.n	800405c <HAL_ADC_Start_DMA+0x150>
    }
#endif /* ADC_MULTIMODE_SUPPORT */
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 8004058:	2302      	movs	r3, #2
 800405a:	75fb      	strb	r3, [r7, #23]
  }

  /* Return function status */
  return tmp_hal_status;
 800405c:	7dfb      	ldrb	r3, [r7, #23]
}
 800405e:	4618      	mov	r0, r3
 8004060:	3718      	adds	r7, #24
 8004062:	46bd      	mov	sp, r7
 8004064:	bd80      	pop	{r7, pc}
 8004066:	bf00      	nop
 8004068:	50040300 	.word	0x50040300
 800406c:	50040200 	.word	0x50040200
 8004070:	50040100 	.word	0x50040100
 8004074:	50040000 	.word	0x50040000
 8004078:	08004cb7 	.word	0x08004cb7
 800407c:	08004d8f 	.word	0x08004d8f
 8004080:	08004dab 	.word	0x08004dab

08004084 <HAL_ADC_Stop_DMA>:
  *         For multimode, the dedicated HAL_ADCEx_MultiModeStop_DMA() API must be used.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop_DMA(ADC_HandleTypeDef *hadc)
{
 8004084:	b580      	push	{r7, lr}
 8004086:	b084      	sub	sp, #16
 8004088:	af00      	add	r7, sp, #0
 800408a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Process locked */
  __HAL_LOCK(hadc);
 800408c:	687b      	ldr	r3, [r7, #4]
 800408e:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
 8004092:	2b01      	cmp	r3, #1
 8004094:	d101      	bne.n	800409a <HAL_ADC_Stop_DMA+0x16>
 8004096:	2302      	movs	r3, #2
 8004098:	e051      	b.n	800413e <HAL_ADC_Stop_DMA+0xba>
 800409a:	687b      	ldr	r3, [r7, #4]
 800409c:	2201      	movs	r2, #1
 800409e:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

  /* 1. Stop potential ADC group regular conversion on going */
  tmp_hal_status = ADC_ConversionStop(hadc, ADC_REGULAR_INJECTED_GROUP);
 80040a2:	2103      	movs	r1, #3
 80040a4:	6878      	ldr	r0, [r7, #4]
 80040a6:	f000 fc65 	bl	8004974 <ADC_ConversionStop>
 80040aa:	4603      	mov	r3, r0
 80040ac:	73fb      	strb	r3, [r7, #15]

  /* Disable ADC peripheral if conversions are effectively stopped */
  if (tmp_hal_status == HAL_OK)
 80040ae:	7bfb      	ldrb	r3, [r7, #15]
 80040b0:	2b00      	cmp	r3, #0
 80040b2:	d13f      	bne.n	8004134 <HAL_ADC_Stop_DMA+0xb0>
  {
    /* Disable ADC DMA (ADC DMA configuration of continuous requests is kept) */
    CLEAR_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN);
 80040b4:	687b      	ldr	r3, [r7, #4]
 80040b6:	681b      	ldr	r3, [r3, #0]
 80040b8:	68da      	ldr	r2, [r3, #12]
 80040ba:	687b      	ldr	r3, [r7, #4]
 80040bc:	681b      	ldr	r3, [r3, #0]
 80040be:	f022 0201 	bic.w	r2, r2, #1
 80040c2:	60da      	str	r2, [r3, #12]

    /* Disable the DMA channel (in case of DMA in circular mode or stop       */
    /* while DMA transfer is on going)                                        */
    if (hadc->DMA_Handle->State == HAL_DMA_STATE_BUSY)
 80040c4:	687b      	ldr	r3, [r7, #4]
 80040c6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80040c8:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 80040cc:	b2db      	uxtb	r3, r3
 80040ce:	2b02      	cmp	r3, #2
 80040d0:	d10f      	bne.n	80040f2 <HAL_ADC_Stop_DMA+0x6e>
    {
      tmp_hal_status = HAL_DMA_Abort(hadc->DMA_Handle);
 80040d2:	687b      	ldr	r3, [r7, #4]
 80040d4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80040d6:	4618      	mov	r0, r3
 80040d8:	f001 fa0e 	bl	80054f8 <HAL_DMA_Abort>
 80040dc:	4603      	mov	r3, r0
 80040de:	73fb      	strb	r3, [r7, #15]

      /* Check if DMA channel effectively disabled */
      if (tmp_hal_status != HAL_OK)
 80040e0:	7bfb      	ldrb	r3, [r7, #15]
 80040e2:	2b00      	cmp	r3, #0
 80040e4:	d005      	beq.n	80040f2 <HAL_ADC_Stop_DMA+0x6e>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 80040e6:	687b      	ldr	r3, [r7, #4]
 80040e8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80040ea:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 80040ee:	687b      	ldr	r3, [r7, #4]
 80040f0:	659a      	str	r2, [r3, #88]	@ 0x58
      }
    }

    /* Disable ADC overrun interrupt */
    __HAL_ADC_DISABLE_IT(hadc, ADC_IT_OVR);
 80040f2:	687b      	ldr	r3, [r7, #4]
 80040f4:	681b      	ldr	r3, [r3, #0]
 80040f6:	685a      	ldr	r2, [r3, #4]
 80040f8:	687b      	ldr	r3, [r7, #4]
 80040fa:	681b      	ldr	r3, [r3, #0]
 80040fc:	f022 0210 	bic.w	r2, r2, #16
 8004100:	605a      	str	r2, [r3, #4]

    /* 2. Disable the ADC peripheral */
    /* Update "tmp_hal_status" only if DMA channel disabling passed,          */
    /* to keep in memory a potential failing status.                          */
    if (tmp_hal_status == HAL_OK)
 8004102:	7bfb      	ldrb	r3, [r7, #15]
 8004104:	2b00      	cmp	r3, #0
 8004106:	d105      	bne.n	8004114 <HAL_ADC_Stop_DMA+0x90>
    {
      tmp_hal_status = ADC_Disable(hadc);
 8004108:	6878      	ldr	r0, [r7, #4]
 800410a:	f000 fd75 	bl	8004bf8 <ADC_Disable>
 800410e:	4603      	mov	r3, r0
 8004110:	73fb      	strb	r3, [r7, #15]
 8004112:	e002      	b.n	800411a <HAL_ADC_Stop_DMA+0x96>
    }
    else
    {
      (void)ADC_Disable(hadc);
 8004114:	6878      	ldr	r0, [r7, #4]
 8004116:	f000 fd6f 	bl	8004bf8 <ADC_Disable>
    }

    /* Check if ADC is effectively disabled */
    if (tmp_hal_status == HAL_OK)
 800411a:	7bfb      	ldrb	r3, [r7, #15]
 800411c:	2b00      	cmp	r3, #0
 800411e:	d109      	bne.n	8004134 <HAL_ADC_Stop_DMA+0xb0>
    {
      /* Set ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8004120:	687b      	ldr	r3, [r7, #4]
 8004122:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004124:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8004128:	f023 0301 	bic.w	r3, r3, #1
 800412c:	f043 0201 	orr.w	r2, r3, #1
 8004130:	687b      	ldr	r3, [r7, #4]
 8004132:	659a      	str	r2, [r3, #88]	@ 0x58
    }

  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8004134:	687b      	ldr	r3, [r7, #4]
 8004136:	2200      	movs	r2, #0
 8004138:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

  /* Return function status */
  return tmp_hal_status;
 800413c:	7bfb      	ldrb	r3, [r7, #15]
}
 800413e:	4618      	mov	r0, r3
 8004140:	3710      	adds	r7, #16
 8004142:	46bd      	mov	sp, r7
 8004144:	bd80      	pop	{r7, pc}

08004146 <HAL_ADC_ErrorCallback>:
  *           (this function is also clearing overrun flag)
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8004146:	b480      	push	{r7}
 8004148:	b083      	sub	sp, #12
 800414a:	af00      	add	r7, sp, #0
 800414c:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 800414e:	bf00      	nop
 8004150:	370c      	adds	r7, #12
 8004152:	46bd      	mov	sp, r7
 8004154:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004158:	4770      	bx	lr
	...

0800415c <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param pConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, const ADC_ChannelConfTypeDef *pConfig)
{
 800415c:	b580      	push	{r7, lr}
 800415e:	b0b6      	sub	sp, #216	@ 0xd8
 8004160:	af00      	add	r7, sp, #0
 8004162:	6078      	str	r0, [r7, #4]
 8004164:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8004166:	2300      	movs	r3, #0
 8004168:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 800416c:	2300      	movs	r3, #0
 800416e:	60bb      	str	r3, [r7, #8]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, pConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8004170:	687b      	ldr	r3, [r7, #4]
 8004172:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
 8004176:	2b01      	cmp	r3, #1
 8004178:	d101      	bne.n	800417e <HAL_ADC_ConfigChannel+0x22>
 800417a:	2302      	movs	r3, #2
 800417c:	e3e3      	b.n	8004946 <HAL_ADC_ConfigChannel+0x7ea>
 800417e:	687b      	ldr	r3, [r7, #4]
 8004180:	2201      	movs	r2, #1
 8004182:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8004186:	687b      	ldr	r3, [r7, #4]
 8004188:	681b      	ldr	r3, [r3, #0]
 800418a:	4618      	mov	r0, r3
 800418c:	f7ff fd30 	bl	8003bf0 <LL_ADC_REG_IsConversionOngoing>
 8004190:	4603      	mov	r3, r0
 8004192:	2b00      	cmp	r3, #0
 8004194:	f040 83c4 	bne.w	8004920 <HAL_ADC_ConfigChannel+0x7c4>
  {
#if !defined (USE_FULL_ASSERT)
    uint32_t config_rank = pConfig->Rank;
 8004198:	683b      	ldr	r3, [r7, #0]
 800419a:	685b      	ldr	r3, [r3, #4]
 800419c:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
    /* Correspondence for compatibility with legacy definition of             */
    /* sequencer ranks in direct number format. This correspondence can       */
    /* be done only on ranks 1 to 5 due to literal values.                    */
    /* Note: Sequencer ranks in direct number format are no more used         */
    /*       and are detected by activating USE_FULL_ASSERT feature.          */
    if (pConfig->Rank <= 5U)
 80041a0:	683b      	ldr	r3, [r7, #0]
 80041a2:	685b      	ldr	r3, [r3, #4]
 80041a4:	2b05      	cmp	r3, #5
 80041a6:	d824      	bhi.n	80041f2 <HAL_ADC_ConfigChannel+0x96>
    {
      switch (pConfig->Rank)
 80041a8:	683b      	ldr	r3, [r7, #0]
 80041aa:	685b      	ldr	r3, [r3, #4]
 80041ac:	3b02      	subs	r3, #2
 80041ae:	2b03      	cmp	r3, #3
 80041b0:	d81b      	bhi.n	80041ea <HAL_ADC_ConfigChannel+0x8e>
 80041b2:	a201      	add	r2, pc, #4	@ (adr r2, 80041b8 <HAL_ADC_ConfigChannel+0x5c>)
 80041b4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80041b8:	080041c9 	.word	0x080041c9
 80041bc:	080041d1 	.word	0x080041d1
 80041c0:	080041d9 	.word	0x080041d9
 80041c4:	080041e1 	.word	0x080041e1
      {
        case 2U:
          config_rank = ADC_REGULAR_RANK_2;
 80041c8:	230c      	movs	r3, #12
 80041ca:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
          break;
 80041ce:	e010      	b.n	80041f2 <HAL_ADC_ConfigChannel+0x96>
        case 3U:
          config_rank = ADC_REGULAR_RANK_3;
 80041d0:	2312      	movs	r3, #18
 80041d2:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
          break;
 80041d6:	e00c      	b.n	80041f2 <HAL_ADC_ConfigChannel+0x96>
        case 4U:
          config_rank = ADC_REGULAR_RANK_4;
 80041d8:	2318      	movs	r3, #24
 80041da:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
          break;
 80041de:	e008      	b.n	80041f2 <HAL_ADC_ConfigChannel+0x96>
        case 5U:
          config_rank = ADC_REGULAR_RANK_5;
 80041e0:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80041e4:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
          break;
 80041e8:	e003      	b.n	80041f2 <HAL_ADC_ConfigChannel+0x96>
        /* case 1U */
        default:
          config_rank = ADC_REGULAR_RANK_1;
 80041ea:	2306      	movs	r3, #6
 80041ec:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
          break;
 80041f0:	bf00      	nop
      }
    }
    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, config_rank, pConfig->Channel);
 80041f2:	687b      	ldr	r3, [r7, #4]
 80041f4:	6818      	ldr	r0, [r3, #0]
 80041f6:	683b      	ldr	r3, [r7, #0]
 80041f8:	681b      	ldr	r3, [r3, #0]
 80041fa:	461a      	mov	r2, r3
 80041fc:	f8d7 10d0 	ldr.w	r1, [r7, #208]	@ 0xd0
 8004200:	f7ff fba9 	bl	8003956 <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8004204:	687b      	ldr	r3, [r7, #4]
 8004206:	681b      	ldr	r3, [r3, #0]
 8004208:	4618      	mov	r0, r3
 800420a:	f7ff fcf1 	bl	8003bf0 <LL_ADC_REG_IsConversionOngoing>
 800420e:	f8c7 00cc 	str.w	r0, [r7, #204]	@ 0xcc
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8004212:	687b      	ldr	r3, [r7, #4]
 8004214:	681b      	ldr	r3, [r3, #0]
 8004216:	4618      	mov	r0, r3
 8004218:	f7ff fd11 	bl	8003c3e <LL_ADC_INJ_IsConversionOngoing>
 800421c:	f8c7 00c8 	str.w	r0, [r7, #200]	@ 0xc8
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8004220:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8004224:	2b00      	cmp	r3, #0
 8004226:	f040 81bf 	bne.w	80045a8 <HAL_ADC_ConfigChannel+0x44c>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 800422a:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 800422e:	2b00      	cmp	r3, #0
 8004230:	f040 81ba 	bne.w	80045a8 <HAL_ADC_ConfigChannel+0x44c>
       )
    {
#if defined(ADC_SMPR1_SMPPLUS)
      /* Manage specific case of sampling time 3.5 cycles replacing 2.5 cyles */
      if (pConfig->SamplingTime == ADC_SAMPLETIME_3CYCLES_5)
 8004234:	683b      	ldr	r3, [r7, #0]
 8004236:	689b      	ldr	r3, [r3, #8]
 8004238:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800423c:	d10f      	bne.n	800425e <HAL_ADC_ConfigChannel+0x102>
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, LL_ADC_SAMPLINGTIME_2CYCLES_5);
 800423e:	687b      	ldr	r3, [r7, #4]
 8004240:	6818      	ldr	r0, [r3, #0]
 8004242:	683b      	ldr	r3, [r7, #0]
 8004244:	681b      	ldr	r3, [r3, #0]
 8004246:	2200      	movs	r2, #0
 8004248:	4619      	mov	r1, r3
 800424a:	f7ff fbb0 	bl	80039ae <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5);
 800424e:	687b      	ldr	r3, [r7, #4]
 8004250:	681b      	ldr	r3, [r3, #0]
 8004252:	f04f 4100 	mov.w	r1, #2147483648	@ 0x80000000
 8004256:	4618      	mov	r0, r3
 8004258:	f7ff fb57 	bl	800390a <LL_ADC_SetSamplingTimeCommonConfig>
 800425c:	e00e      	b.n	800427c <HAL_ADC_ConfigChannel+0x120>
      }
      else
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, pConfig->SamplingTime);
 800425e:	687b      	ldr	r3, [r7, #4]
 8004260:	6818      	ldr	r0, [r3, #0]
 8004262:	683b      	ldr	r3, [r7, #0]
 8004264:	6819      	ldr	r1, [r3, #0]
 8004266:	683b      	ldr	r3, [r7, #0]
 8004268:	689b      	ldr	r3, [r3, #8]
 800426a:	461a      	mov	r2, r3
 800426c:	f7ff fb9f 	bl	80039ae <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
 8004270:	687b      	ldr	r3, [r7, #4]
 8004272:	681b      	ldr	r3, [r3, #0]
 8004274:	2100      	movs	r1, #0
 8004276:	4618      	mov	r0, r3
 8004278:	f7ff fb47 	bl	800390a <LL_ADC_SetSamplingTimeCommonConfig>

      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)pConfig->Offset);
 800427c:	683b      	ldr	r3, [r7, #0]
 800427e:	695a      	ldr	r2, [r3, #20]
 8004280:	687b      	ldr	r3, [r7, #4]
 8004282:	681b      	ldr	r3, [r3, #0]
 8004284:	68db      	ldr	r3, [r3, #12]
 8004286:	08db      	lsrs	r3, r3, #3
 8004288:	f003 0303 	and.w	r3, r3, #3
 800428c:	005b      	lsls	r3, r3, #1
 800428e:	fa02 f303 	lsl.w	r3, r2, r3
 8004292:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4

      if (pConfig->OffsetNumber != ADC_OFFSET_NONE)
 8004296:	683b      	ldr	r3, [r7, #0]
 8004298:	691b      	ldr	r3, [r3, #16]
 800429a:	2b04      	cmp	r3, #4
 800429c:	d00a      	beq.n	80042b4 <HAL_ADC_ConfigChannel+0x158>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, pConfig->OffsetNumber, pConfig->Channel, tmpOffsetShifted);
 800429e:	687b      	ldr	r3, [r7, #4]
 80042a0:	6818      	ldr	r0, [r3, #0]
 80042a2:	683b      	ldr	r3, [r7, #0]
 80042a4:	6919      	ldr	r1, [r3, #16]
 80042a6:	683b      	ldr	r3, [r7, #0]
 80042a8:	681a      	ldr	r2, [r3, #0]
 80042aa:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80042ae:	f7ff fad7 	bl	8003860 <LL_ADC_SetOffset>
 80042b2:	e179      	b.n	80045a8 <HAL_ADC_ConfigChannel+0x44c>
      }
      else
      {
        /* Scan each offset register to check if the selected channel is targeted. */
        /* If this is the case, the corresponding offset number is disabled.       */
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 80042b4:	687b      	ldr	r3, [r7, #4]
 80042b6:	681b      	ldr	r3, [r3, #0]
 80042b8:	2100      	movs	r1, #0
 80042ba:	4618      	mov	r0, r3
 80042bc:	f7ff faf4 	bl	80038a8 <LL_ADC_GetOffsetChannel>
 80042c0:	4603      	mov	r3, r0
 80042c2:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80042c6:	2b00      	cmp	r3, #0
 80042c8:	d10a      	bne.n	80042e0 <HAL_ADC_ConfigChannel+0x184>
 80042ca:	687b      	ldr	r3, [r7, #4]
 80042cc:	681b      	ldr	r3, [r3, #0]
 80042ce:	2100      	movs	r1, #0
 80042d0:	4618      	mov	r0, r3
 80042d2:	f7ff fae9 	bl	80038a8 <LL_ADC_GetOffsetChannel>
 80042d6:	4603      	mov	r3, r0
 80042d8:	0e9b      	lsrs	r3, r3, #26
 80042da:	f003 021f 	and.w	r2, r3, #31
 80042de:	e01e      	b.n	800431e <HAL_ADC_ConfigChannel+0x1c2>
 80042e0:	687b      	ldr	r3, [r7, #4]
 80042e2:	681b      	ldr	r3, [r3, #0]
 80042e4:	2100      	movs	r1, #0
 80042e6:	4618      	mov	r0, r3
 80042e8:	f7ff fade 	bl	80038a8 <LL_ADC_GetOffsetChannel>
 80042ec:	4603      	mov	r3, r0
 80042ee:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80042f2:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 80042f6:	fa93 f3a3 	rbit	r3, r3
 80042fa:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  return result;
 80042fe:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8004302:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
  if (value == 0U)
 8004306:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 800430a:	2b00      	cmp	r3, #0
 800430c:	d101      	bne.n	8004312 <HAL_ADC_ConfigChannel+0x1b6>
    return 32U;
 800430e:	2320      	movs	r3, #32
 8004310:	e004      	b.n	800431c <HAL_ADC_ConfigChannel+0x1c0>
  return __builtin_clz(value);
 8004312:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8004316:	fab3 f383 	clz	r3, r3
 800431a:	b2db      	uxtb	r3, r3
 800431c:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 800431e:	683b      	ldr	r3, [r7, #0]
 8004320:	681b      	ldr	r3, [r3, #0]
 8004322:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004326:	2b00      	cmp	r3, #0
 8004328:	d105      	bne.n	8004336 <HAL_ADC_ConfigChannel+0x1da>
 800432a:	683b      	ldr	r3, [r7, #0]
 800432c:	681b      	ldr	r3, [r3, #0]
 800432e:	0e9b      	lsrs	r3, r3, #26
 8004330:	f003 031f 	and.w	r3, r3, #31
 8004334:	e018      	b.n	8004368 <HAL_ADC_ConfigChannel+0x20c>
 8004336:	683b      	ldr	r3, [r7, #0]
 8004338:	681b      	ldr	r3, [r3, #0]
 800433a:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800433e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8004342:	fa93 f3a3 	rbit	r3, r3
 8004346:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  return result;
 800434a:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800434e:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
  if (value == 0U)
 8004352:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8004356:	2b00      	cmp	r3, #0
 8004358:	d101      	bne.n	800435e <HAL_ADC_ConfigChannel+0x202>
    return 32U;
 800435a:	2320      	movs	r3, #32
 800435c:	e004      	b.n	8004368 <HAL_ADC_ConfigChannel+0x20c>
  return __builtin_clz(value);
 800435e:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8004362:	fab3 f383 	clz	r3, r3
 8004366:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8004368:	429a      	cmp	r2, r3
 800436a:	d106      	bne.n	800437a <HAL_ADC_ConfigChannel+0x21e>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 800436c:	687b      	ldr	r3, [r7, #4]
 800436e:	681b      	ldr	r3, [r3, #0]
 8004370:	2200      	movs	r2, #0
 8004372:	2100      	movs	r1, #0
 8004374:	4618      	mov	r0, r3
 8004376:	f7ff faad 	bl	80038d4 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 800437a:	687b      	ldr	r3, [r7, #4]
 800437c:	681b      	ldr	r3, [r3, #0]
 800437e:	2101      	movs	r1, #1
 8004380:	4618      	mov	r0, r3
 8004382:	f7ff fa91 	bl	80038a8 <LL_ADC_GetOffsetChannel>
 8004386:	4603      	mov	r3, r0
 8004388:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800438c:	2b00      	cmp	r3, #0
 800438e:	d10a      	bne.n	80043a6 <HAL_ADC_ConfigChannel+0x24a>
 8004390:	687b      	ldr	r3, [r7, #4]
 8004392:	681b      	ldr	r3, [r3, #0]
 8004394:	2101      	movs	r1, #1
 8004396:	4618      	mov	r0, r3
 8004398:	f7ff fa86 	bl	80038a8 <LL_ADC_GetOffsetChannel>
 800439c:	4603      	mov	r3, r0
 800439e:	0e9b      	lsrs	r3, r3, #26
 80043a0:	f003 021f 	and.w	r2, r3, #31
 80043a4:	e01e      	b.n	80043e4 <HAL_ADC_ConfigChannel+0x288>
 80043a6:	687b      	ldr	r3, [r7, #4]
 80043a8:	681b      	ldr	r3, [r3, #0]
 80043aa:	2101      	movs	r1, #1
 80043ac:	4618      	mov	r0, r3
 80043ae:	f7ff fa7b 	bl	80038a8 <LL_ADC_GetOffsetChannel>
 80043b2:	4603      	mov	r3, r0
 80043b4:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80043b8:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 80043bc:	fa93 f3a3 	rbit	r3, r3
 80043c0:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
  return result;
 80043c4:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 80043c8:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  if (value == 0U)
 80043cc:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 80043d0:	2b00      	cmp	r3, #0
 80043d2:	d101      	bne.n	80043d8 <HAL_ADC_ConfigChannel+0x27c>
    return 32U;
 80043d4:	2320      	movs	r3, #32
 80043d6:	e004      	b.n	80043e2 <HAL_ADC_ConfigChannel+0x286>
  return __builtin_clz(value);
 80043d8:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 80043dc:	fab3 f383 	clz	r3, r3
 80043e0:	b2db      	uxtb	r3, r3
 80043e2:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 80043e4:	683b      	ldr	r3, [r7, #0]
 80043e6:	681b      	ldr	r3, [r3, #0]
 80043e8:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80043ec:	2b00      	cmp	r3, #0
 80043ee:	d105      	bne.n	80043fc <HAL_ADC_ConfigChannel+0x2a0>
 80043f0:	683b      	ldr	r3, [r7, #0]
 80043f2:	681b      	ldr	r3, [r3, #0]
 80043f4:	0e9b      	lsrs	r3, r3, #26
 80043f6:	f003 031f 	and.w	r3, r3, #31
 80043fa:	e018      	b.n	800442e <HAL_ADC_ConfigChannel+0x2d2>
 80043fc:	683b      	ldr	r3, [r7, #0]
 80043fe:	681b      	ldr	r3, [r3, #0]
 8004400:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004404:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8004408:	fa93 f3a3 	rbit	r3, r3
 800440c:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
  return result;
 8004410:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8004414:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
  if (value == 0U)
 8004418:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800441c:	2b00      	cmp	r3, #0
 800441e:	d101      	bne.n	8004424 <HAL_ADC_ConfigChannel+0x2c8>
    return 32U;
 8004420:	2320      	movs	r3, #32
 8004422:	e004      	b.n	800442e <HAL_ADC_ConfigChannel+0x2d2>
  return __builtin_clz(value);
 8004424:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8004428:	fab3 f383 	clz	r3, r3
 800442c:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 800442e:	429a      	cmp	r2, r3
 8004430:	d106      	bne.n	8004440 <HAL_ADC_ConfigChannel+0x2e4>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 8004432:	687b      	ldr	r3, [r7, #4]
 8004434:	681b      	ldr	r3, [r3, #0]
 8004436:	2200      	movs	r2, #0
 8004438:	2101      	movs	r1, #1
 800443a:	4618      	mov	r0, r3
 800443c:	f7ff fa4a 	bl	80038d4 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8004440:	687b      	ldr	r3, [r7, #4]
 8004442:	681b      	ldr	r3, [r3, #0]
 8004444:	2102      	movs	r1, #2
 8004446:	4618      	mov	r0, r3
 8004448:	f7ff fa2e 	bl	80038a8 <LL_ADC_GetOffsetChannel>
 800444c:	4603      	mov	r3, r0
 800444e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004452:	2b00      	cmp	r3, #0
 8004454:	d10a      	bne.n	800446c <HAL_ADC_ConfigChannel+0x310>
 8004456:	687b      	ldr	r3, [r7, #4]
 8004458:	681b      	ldr	r3, [r3, #0]
 800445a:	2102      	movs	r1, #2
 800445c:	4618      	mov	r0, r3
 800445e:	f7ff fa23 	bl	80038a8 <LL_ADC_GetOffsetChannel>
 8004462:	4603      	mov	r3, r0
 8004464:	0e9b      	lsrs	r3, r3, #26
 8004466:	f003 021f 	and.w	r2, r3, #31
 800446a:	e01e      	b.n	80044aa <HAL_ADC_ConfigChannel+0x34e>
 800446c:	687b      	ldr	r3, [r7, #4]
 800446e:	681b      	ldr	r3, [r3, #0]
 8004470:	2102      	movs	r1, #2
 8004472:	4618      	mov	r0, r3
 8004474:	f7ff fa18 	bl	80038a8 <LL_ADC_GetOffsetChannel>
 8004478:	4603      	mov	r3, r0
 800447a:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800447e:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8004482:	fa93 f3a3 	rbit	r3, r3
 8004486:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  return result;
 800448a:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800448e:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
  if (value == 0U)
 8004492:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8004496:	2b00      	cmp	r3, #0
 8004498:	d101      	bne.n	800449e <HAL_ADC_ConfigChannel+0x342>
    return 32U;
 800449a:	2320      	movs	r3, #32
 800449c:	e004      	b.n	80044a8 <HAL_ADC_ConfigChannel+0x34c>
  return __builtin_clz(value);
 800449e:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80044a2:	fab3 f383 	clz	r3, r3
 80044a6:	b2db      	uxtb	r3, r3
 80044a8:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 80044aa:	683b      	ldr	r3, [r7, #0]
 80044ac:	681b      	ldr	r3, [r3, #0]
 80044ae:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80044b2:	2b00      	cmp	r3, #0
 80044b4:	d105      	bne.n	80044c2 <HAL_ADC_ConfigChannel+0x366>
 80044b6:	683b      	ldr	r3, [r7, #0]
 80044b8:	681b      	ldr	r3, [r3, #0]
 80044ba:	0e9b      	lsrs	r3, r3, #26
 80044bc:	f003 031f 	and.w	r3, r3, #31
 80044c0:	e014      	b.n	80044ec <HAL_ADC_ConfigChannel+0x390>
 80044c2:	683b      	ldr	r3, [r7, #0]
 80044c4:	681b      	ldr	r3, [r3, #0]
 80044c6:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80044c8:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 80044ca:	fa93 f3a3 	rbit	r3, r3
 80044ce:	67bb      	str	r3, [r7, #120]	@ 0x78
  return result;
 80044d0:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80044d2:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
  if (value == 0U)
 80044d6:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 80044da:	2b00      	cmp	r3, #0
 80044dc:	d101      	bne.n	80044e2 <HAL_ADC_ConfigChannel+0x386>
    return 32U;
 80044de:	2320      	movs	r3, #32
 80044e0:	e004      	b.n	80044ec <HAL_ADC_ConfigChannel+0x390>
  return __builtin_clz(value);
 80044e2:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 80044e6:	fab3 f383 	clz	r3, r3
 80044ea:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 80044ec:	429a      	cmp	r2, r3
 80044ee:	d106      	bne.n	80044fe <HAL_ADC_ConfigChannel+0x3a2>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 80044f0:	687b      	ldr	r3, [r7, #4]
 80044f2:	681b      	ldr	r3, [r3, #0]
 80044f4:	2200      	movs	r2, #0
 80044f6:	2102      	movs	r1, #2
 80044f8:	4618      	mov	r0, r3
 80044fa:	f7ff f9eb 	bl	80038d4 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 80044fe:	687b      	ldr	r3, [r7, #4]
 8004500:	681b      	ldr	r3, [r3, #0]
 8004502:	2103      	movs	r1, #3
 8004504:	4618      	mov	r0, r3
 8004506:	f7ff f9cf 	bl	80038a8 <LL_ADC_GetOffsetChannel>
 800450a:	4603      	mov	r3, r0
 800450c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004510:	2b00      	cmp	r3, #0
 8004512:	d10a      	bne.n	800452a <HAL_ADC_ConfigChannel+0x3ce>
 8004514:	687b      	ldr	r3, [r7, #4]
 8004516:	681b      	ldr	r3, [r3, #0]
 8004518:	2103      	movs	r1, #3
 800451a:	4618      	mov	r0, r3
 800451c:	f7ff f9c4 	bl	80038a8 <LL_ADC_GetOffsetChannel>
 8004520:	4603      	mov	r3, r0
 8004522:	0e9b      	lsrs	r3, r3, #26
 8004524:	f003 021f 	and.w	r2, r3, #31
 8004528:	e017      	b.n	800455a <HAL_ADC_ConfigChannel+0x3fe>
 800452a:	687b      	ldr	r3, [r7, #4]
 800452c:	681b      	ldr	r3, [r3, #0]
 800452e:	2103      	movs	r1, #3
 8004530:	4618      	mov	r0, r3
 8004532:	f7ff f9b9 	bl	80038a8 <LL_ADC_GetOffsetChannel>
 8004536:	4603      	mov	r3, r0
 8004538:	673b      	str	r3, [r7, #112]	@ 0x70
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800453a:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800453c:	fa93 f3a3 	rbit	r3, r3
 8004540:	66fb      	str	r3, [r7, #108]	@ 0x6c
  return result;
 8004542:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8004544:	677b      	str	r3, [r7, #116]	@ 0x74
  if (value == 0U)
 8004546:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8004548:	2b00      	cmp	r3, #0
 800454a:	d101      	bne.n	8004550 <HAL_ADC_ConfigChannel+0x3f4>
    return 32U;
 800454c:	2320      	movs	r3, #32
 800454e:	e003      	b.n	8004558 <HAL_ADC_ConfigChannel+0x3fc>
  return __builtin_clz(value);
 8004550:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8004552:	fab3 f383 	clz	r3, r3
 8004556:	b2db      	uxtb	r3, r3
 8004558:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 800455a:	683b      	ldr	r3, [r7, #0]
 800455c:	681b      	ldr	r3, [r3, #0]
 800455e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004562:	2b00      	cmp	r3, #0
 8004564:	d105      	bne.n	8004572 <HAL_ADC_ConfigChannel+0x416>
 8004566:	683b      	ldr	r3, [r7, #0]
 8004568:	681b      	ldr	r3, [r3, #0]
 800456a:	0e9b      	lsrs	r3, r3, #26
 800456c:	f003 031f 	and.w	r3, r3, #31
 8004570:	e011      	b.n	8004596 <HAL_ADC_ConfigChannel+0x43a>
 8004572:	683b      	ldr	r3, [r7, #0]
 8004574:	681b      	ldr	r3, [r3, #0]
 8004576:	667b      	str	r3, [r7, #100]	@ 0x64
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004578:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800457a:	fa93 f3a3 	rbit	r3, r3
 800457e:	663b      	str	r3, [r7, #96]	@ 0x60
  return result;
 8004580:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8004582:	66bb      	str	r3, [r7, #104]	@ 0x68
  if (value == 0U)
 8004584:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8004586:	2b00      	cmp	r3, #0
 8004588:	d101      	bne.n	800458e <HAL_ADC_ConfigChannel+0x432>
    return 32U;
 800458a:	2320      	movs	r3, #32
 800458c:	e003      	b.n	8004596 <HAL_ADC_ConfigChannel+0x43a>
  return __builtin_clz(value);
 800458e:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8004590:	fab3 f383 	clz	r3, r3
 8004594:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8004596:	429a      	cmp	r2, r3
 8004598:	d106      	bne.n	80045a8 <HAL_ADC_ConfigChannel+0x44c>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 800459a:	687b      	ldr	r3, [r7, #4]
 800459c:	681b      	ldr	r3, [r3, #0]
 800459e:	2200      	movs	r2, #0
 80045a0:	2103      	movs	r1, #3
 80045a2:	4618      	mov	r0, r3
 80045a4:	f7ff f996 	bl	80038d4 <LL_ADC_SetOffsetState>
    }

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80045a8:	687b      	ldr	r3, [r7, #4]
 80045aa:	681b      	ldr	r3, [r3, #0]
 80045ac:	4618      	mov	r0, r3
 80045ae:	f7ff fad1 	bl	8003b54 <LL_ADC_IsEnabled>
 80045b2:	4603      	mov	r3, r0
 80045b4:	2b00      	cmp	r3, #0
 80045b6:	f040 813f 	bne.w	8004838 <HAL_ADC_ConfigChannel+0x6dc>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, pConfig->Channel, pConfig->SingleDiff);
 80045ba:	687b      	ldr	r3, [r7, #4]
 80045bc:	6818      	ldr	r0, [r3, #0]
 80045be:	683b      	ldr	r3, [r7, #0]
 80045c0:	6819      	ldr	r1, [r3, #0]
 80045c2:	683b      	ldr	r3, [r7, #0]
 80045c4:	68db      	ldr	r3, [r3, #12]
 80045c6:	461a      	mov	r2, r3
 80045c8:	f7ff fa1c 	bl	8003a04 <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (pConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 80045cc:	683b      	ldr	r3, [r7, #0]
 80045ce:	68db      	ldr	r3, [r3, #12]
 80045d0:	4a8e      	ldr	r2, [pc, #568]	@ (800480c <HAL_ADC_ConfigChannel+0x6b0>)
 80045d2:	4293      	cmp	r3, r2
 80045d4:	f040 8130 	bne.w	8004838 <HAL_ADC_ConfigChannel+0x6dc>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80045d8:	687b      	ldr	r3, [r7, #4]
 80045da:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 80045dc:	683b      	ldr	r3, [r7, #0]
 80045de:	681b      	ldr	r3, [r3, #0]
 80045e0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80045e4:	2b00      	cmp	r3, #0
 80045e6:	d10b      	bne.n	8004600 <HAL_ADC_ConfigChannel+0x4a4>
 80045e8:	683b      	ldr	r3, [r7, #0]
 80045ea:	681b      	ldr	r3, [r3, #0]
 80045ec:	0e9b      	lsrs	r3, r3, #26
 80045ee:	3301      	adds	r3, #1
 80045f0:	f003 031f 	and.w	r3, r3, #31
 80045f4:	2b09      	cmp	r3, #9
 80045f6:	bf94      	ite	ls
 80045f8:	2301      	movls	r3, #1
 80045fa:	2300      	movhi	r3, #0
 80045fc:	b2db      	uxtb	r3, r3
 80045fe:	e019      	b.n	8004634 <HAL_ADC_ConfigChannel+0x4d8>
 8004600:	683b      	ldr	r3, [r7, #0]
 8004602:	681b      	ldr	r3, [r3, #0]
 8004604:	65bb      	str	r3, [r7, #88]	@ 0x58
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004606:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8004608:	fa93 f3a3 	rbit	r3, r3
 800460c:	657b      	str	r3, [r7, #84]	@ 0x54
  return result;
 800460e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8004610:	65fb      	str	r3, [r7, #92]	@ 0x5c
  if (value == 0U)
 8004612:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8004614:	2b00      	cmp	r3, #0
 8004616:	d101      	bne.n	800461c <HAL_ADC_ConfigChannel+0x4c0>
    return 32U;
 8004618:	2320      	movs	r3, #32
 800461a:	e003      	b.n	8004624 <HAL_ADC_ConfigChannel+0x4c8>
  return __builtin_clz(value);
 800461c:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800461e:	fab3 f383 	clz	r3, r3
 8004622:	b2db      	uxtb	r3, r3
 8004624:	3301      	adds	r3, #1
 8004626:	f003 031f 	and.w	r3, r3, #31
 800462a:	2b09      	cmp	r3, #9
 800462c:	bf94      	ite	ls
 800462e:	2301      	movls	r3, #1
 8004630:	2300      	movhi	r3, #0
 8004632:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8004634:	2b00      	cmp	r3, #0
 8004636:	d079      	beq.n	800472c <HAL_ADC_ConfigChannel+0x5d0>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8004638:	683b      	ldr	r3, [r7, #0]
 800463a:	681b      	ldr	r3, [r3, #0]
 800463c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004640:	2b00      	cmp	r3, #0
 8004642:	d107      	bne.n	8004654 <HAL_ADC_ConfigChannel+0x4f8>
 8004644:	683b      	ldr	r3, [r7, #0]
 8004646:	681b      	ldr	r3, [r3, #0]
 8004648:	0e9b      	lsrs	r3, r3, #26
 800464a:	3301      	adds	r3, #1
 800464c:	069b      	lsls	r3, r3, #26
 800464e:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8004652:	e015      	b.n	8004680 <HAL_ADC_ConfigChannel+0x524>
 8004654:	683b      	ldr	r3, [r7, #0]
 8004656:	681b      	ldr	r3, [r3, #0]
 8004658:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800465a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800465c:	fa93 f3a3 	rbit	r3, r3
 8004660:	64bb      	str	r3, [r7, #72]	@ 0x48
  return result;
 8004662:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8004664:	653b      	str	r3, [r7, #80]	@ 0x50
  if (value == 0U)
 8004666:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8004668:	2b00      	cmp	r3, #0
 800466a:	d101      	bne.n	8004670 <HAL_ADC_ConfigChannel+0x514>
    return 32U;
 800466c:	2320      	movs	r3, #32
 800466e:	e003      	b.n	8004678 <HAL_ADC_ConfigChannel+0x51c>
  return __builtin_clz(value);
 8004670:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8004672:	fab3 f383 	clz	r3, r3
 8004676:	b2db      	uxtb	r3, r3
 8004678:	3301      	adds	r3, #1
 800467a:	069b      	lsls	r3, r3, #26
 800467c:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8004680:	683b      	ldr	r3, [r7, #0]
 8004682:	681b      	ldr	r3, [r3, #0]
 8004684:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004688:	2b00      	cmp	r3, #0
 800468a:	d109      	bne.n	80046a0 <HAL_ADC_ConfigChannel+0x544>
 800468c:	683b      	ldr	r3, [r7, #0]
 800468e:	681b      	ldr	r3, [r3, #0]
 8004690:	0e9b      	lsrs	r3, r3, #26
 8004692:	3301      	adds	r3, #1
 8004694:	f003 031f 	and.w	r3, r3, #31
 8004698:	2101      	movs	r1, #1
 800469a:	fa01 f303 	lsl.w	r3, r1, r3
 800469e:	e017      	b.n	80046d0 <HAL_ADC_ConfigChannel+0x574>
 80046a0:	683b      	ldr	r3, [r7, #0]
 80046a2:	681b      	ldr	r3, [r3, #0]
 80046a4:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80046a6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80046a8:	fa93 f3a3 	rbit	r3, r3
 80046ac:	63fb      	str	r3, [r7, #60]	@ 0x3c
  return result;
 80046ae:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80046b0:	647b      	str	r3, [r7, #68]	@ 0x44
  if (value == 0U)
 80046b2:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80046b4:	2b00      	cmp	r3, #0
 80046b6:	d101      	bne.n	80046bc <HAL_ADC_ConfigChannel+0x560>
    return 32U;
 80046b8:	2320      	movs	r3, #32
 80046ba:	e003      	b.n	80046c4 <HAL_ADC_ConfigChannel+0x568>
  return __builtin_clz(value);
 80046bc:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80046be:	fab3 f383 	clz	r3, r3
 80046c2:	b2db      	uxtb	r3, r3
 80046c4:	3301      	adds	r3, #1
 80046c6:	f003 031f 	and.w	r3, r3, #31
 80046ca:	2101      	movs	r1, #1
 80046cc:	fa01 f303 	lsl.w	r3, r1, r3
 80046d0:	ea42 0103 	orr.w	r1, r2, r3
 80046d4:	683b      	ldr	r3, [r7, #0]
 80046d6:	681b      	ldr	r3, [r3, #0]
 80046d8:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80046dc:	2b00      	cmp	r3, #0
 80046de:	d10a      	bne.n	80046f6 <HAL_ADC_ConfigChannel+0x59a>
 80046e0:	683b      	ldr	r3, [r7, #0]
 80046e2:	681b      	ldr	r3, [r3, #0]
 80046e4:	0e9b      	lsrs	r3, r3, #26
 80046e6:	3301      	adds	r3, #1
 80046e8:	f003 021f 	and.w	r2, r3, #31
 80046ec:	4613      	mov	r3, r2
 80046ee:	005b      	lsls	r3, r3, #1
 80046f0:	4413      	add	r3, r2
 80046f2:	051b      	lsls	r3, r3, #20
 80046f4:	e018      	b.n	8004728 <HAL_ADC_ConfigChannel+0x5cc>
 80046f6:	683b      	ldr	r3, [r7, #0]
 80046f8:	681b      	ldr	r3, [r3, #0]
 80046fa:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80046fc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80046fe:	fa93 f3a3 	rbit	r3, r3
 8004702:	633b      	str	r3, [r7, #48]	@ 0x30
  return result;
 8004704:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004706:	63bb      	str	r3, [r7, #56]	@ 0x38
  if (value == 0U)
 8004708:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800470a:	2b00      	cmp	r3, #0
 800470c:	d101      	bne.n	8004712 <HAL_ADC_ConfigChannel+0x5b6>
    return 32U;
 800470e:	2320      	movs	r3, #32
 8004710:	e003      	b.n	800471a <HAL_ADC_ConfigChannel+0x5be>
  return __builtin_clz(value);
 8004712:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004714:	fab3 f383 	clz	r3, r3
 8004718:	b2db      	uxtb	r3, r3
 800471a:	3301      	adds	r3, #1
 800471c:	f003 021f 	and.w	r2, r3, #31
 8004720:	4613      	mov	r3, r2
 8004722:	005b      	lsls	r3, r3, #1
 8004724:	4413      	add	r3, r2
 8004726:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8004728:	430b      	orrs	r3, r1
 800472a:	e080      	b.n	800482e <HAL_ADC_ConfigChannel+0x6d2>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 800472c:	683b      	ldr	r3, [r7, #0]
 800472e:	681b      	ldr	r3, [r3, #0]
 8004730:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004734:	2b00      	cmp	r3, #0
 8004736:	d107      	bne.n	8004748 <HAL_ADC_ConfigChannel+0x5ec>
 8004738:	683b      	ldr	r3, [r7, #0]
 800473a:	681b      	ldr	r3, [r3, #0]
 800473c:	0e9b      	lsrs	r3, r3, #26
 800473e:	3301      	adds	r3, #1
 8004740:	069b      	lsls	r3, r3, #26
 8004742:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8004746:	e015      	b.n	8004774 <HAL_ADC_ConfigChannel+0x618>
 8004748:	683b      	ldr	r3, [r7, #0]
 800474a:	681b      	ldr	r3, [r3, #0]
 800474c:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800474e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004750:	fa93 f3a3 	rbit	r3, r3
 8004754:	627b      	str	r3, [r7, #36]	@ 0x24
  return result;
 8004756:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004758:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (value == 0U)
 800475a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800475c:	2b00      	cmp	r3, #0
 800475e:	d101      	bne.n	8004764 <HAL_ADC_ConfigChannel+0x608>
    return 32U;
 8004760:	2320      	movs	r3, #32
 8004762:	e003      	b.n	800476c <HAL_ADC_ConfigChannel+0x610>
  return __builtin_clz(value);
 8004764:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004766:	fab3 f383 	clz	r3, r3
 800476a:	b2db      	uxtb	r3, r3
 800476c:	3301      	adds	r3, #1
 800476e:	069b      	lsls	r3, r3, #26
 8004770:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8004774:	683b      	ldr	r3, [r7, #0]
 8004776:	681b      	ldr	r3, [r3, #0]
 8004778:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800477c:	2b00      	cmp	r3, #0
 800477e:	d109      	bne.n	8004794 <HAL_ADC_ConfigChannel+0x638>
 8004780:	683b      	ldr	r3, [r7, #0]
 8004782:	681b      	ldr	r3, [r3, #0]
 8004784:	0e9b      	lsrs	r3, r3, #26
 8004786:	3301      	adds	r3, #1
 8004788:	f003 031f 	and.w	r3, r3, #31
 800478c:	2101      	movs	r1, #1
 800478e:	fa01 f303 	lsl.w	r3, r1, r3
 8004792:	e017      	b.n	80047c4 <HAL_ADC_ConfigChannel+0x668>
 8004794:	683b      	ldr	r3, [r7, #0]
 8004796:	681b      	ldr	r3, [r3, #0]
 8004798:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800479a:	69fb      	ldr	r3, [r7, #28]
 800479c:	fa93 f3a3 	rbit	r3, r3
 80047a0:	61bb      	str	r3, [r7, #24]
  return result;
 80047a2:	69bb      	ldr	r3, [r7, #24]
 80047a4:	623b      	str	r3, [r7, #32]
  if (value == 0U)
 80047a6:	6a3b      	ldr	r3, [r7, #32]
 80047a8:	2b00      	cmp	r3, #0
 80047aa:	d101      	bne.n	80047b0 <HAL_ADC_ConfigChannel+0x654>
    return 32U;
 80047ac:	2320      	movs	r3, #32
 80047ae:	e003      	b.n	80047b8 <HAL_ADC_ConfigChannel+0x65c>
  return __builtin_clz(value);
 80047b0:	6a3b      	ldr	r3, [r7, #32]
 80047b2:	fab3 f383 	clz	r3, r3
 80047b6:	b2db      	uxtb	r3, r3
 80047b8:	3301      	adds	r3, #1
 80047ba:	f003 031f 	and.w	r3, r3, #31
 80047be:	2101      	movs	r1, #1
 80047c0:	fa01 f303 	lsl.w	r3, r1, r3
 80047c4:	ea42 0103 	orr.w	r1, r2, r3
 80047c8:	683b      	ldr	r3, [r7, #0]
 80047ca:	681b      	ldr	r3, [r3, #0]
 80047cc:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80047d0:	2b00      	cmp	r3, #0
 80047d2:	d10d      	bne.n	80047f0 <HAL_ADC_ConfigChannel+0x694>
 80047d4:	683b      	ldr	r3, [r7, #0]
 80047d6:	681b      	ldr	r3, [r3, #0]
 80047d8:	0e9b      	lsrs	r3, r3, #26
 80047da:	3301      	adds	r3, #1
 80047dc:	f003 021f 	and.w	r2, r3, #31
 80047e0:	4613      	mov	r3, r2
 80047e2:	005b      	lsls	r3, r3, #1
 80047e4:	4413      	add	r3, r2
 80047e6:	3b1e      	subs	r3, #30
 80047e8:	051b      	lsls	r3, r3, #20
 80047ea:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 80047ee:	e01d      	b.n	800482c <HAL_ADC_ConfigChannel+0x6d0>
 80047f0:	683b      	ldr	r3, [r7, #0]
 80047f2:	681b      	ldr	r3, [r3, #0]
 80047f4:	613b      	str	r3, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80047f6:	693b      	ldr	r3, [r7, #16]
 80047f8:	fa93 f3a3 	rbit	r3, r3
 80047fc:	60fb      	str	r3, [r7, #12]
  return result;
 80047fe:	68fb      	ldr	r3, [r7, #12]
 8004800:	617b      	str	r3, [r7, #20]
  if (value == 0U)
 8004802:	697b      	ldr	r3, [r7, #20]
 8004804:	2b00      	cmp	r3, #0
 8004806:	d103      	bne.n	8004810 <HAL_ADC_ConfigChannel+0x6b4>
    return 32U;
 8004808:	2320      	movs	r3, #32
 800480a:	e005      	b.n	8004818 <HAL_ADC_ConfigChannel+0x6bc>
 800480c:	407f0000 	.word	0x407f0000
  return __builtin_clz(value);
 8004810:	697b      	ldr	r3, [r7, #20]
 8004812:	fab3 f383 	clz	r3, r3
 8004816:	b2db      	uxtb	r3, r3
 8004818:	3301      	adds	r3, #1
 800481a:	f003 021f 	and.w	r2, r3, #31
 800481e:	4613      	mov	r3, r2
 8004820:	005b      	lsls	r3, r3, #1
 8004822:	4413      	add	r3, r2
 8004824:	3b1e      	subs	r3, #30
 8004826:	051b      	lsls	r3, r3, #20
 8004828:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 800482c:	430b      	orrs	r3, r1
                                                   (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)pConfig->Channel)
                                                    + 1UL) & 0x1FUL)),
                                      pConfig->SamplingTime);
 800482e:	683a      	ldr	r2, [r7, #0]
 8004830:	6892      	ldr	r2, [r2, #8]
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8004832:	4619      	mov	r1, r3
 8004834:	f7ff f8bb 	bl	80039ae <LL_ADC_SetChannelSamplingTime>
    /* If internal channel selected, enable dedicated internal buffers and    */
    /* paths.                                                                 */
    /* Note: these internal measurement paths can be disabled using           */
    /* HAL_ADC_DeInit().                                                      */

    if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 8004838:	683b      	ldr	r3, [r7, #0]
 800483a:	681a      	ldr	r2, [r3, #0]
 800483c:	4b44      	ldr	r3, [pc, #272]	@ (8004950 <HAL_ADC_ConfigChannel+0x7f4>)
 800483e:	4013      	ands	r3, r2
 8004840:	2b00      	cmp	r3, #0
 8004842:	d07a      	beq.n	800493a <HAL_ADC_ConfigChannel+0x7de>
    {
      tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8004844:	4843      	ldr	r0, [pc, #268]	@ (8004954 <HAL_ADC_ConfigChannel+0x7f8>)
 8004846:	f7fe fffd 	bl	8003844 <LL_ADC_GetCommonPathInternalCh>
 800484a:	f8c7 00c0 	str.w	r0, [r7, #192]	@ 0xc0

      /* If the requested internal measurement path has already been enabled, */
      /* bypass the configuration processing.                                 */
      if ((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 800484e:	683b      	ldr	r3, [r7, #0]
 8004850:	681b      	ldr	r3, [r3, #0]
 8004852:	4a41      	ldr	r2, [pc, #260]	@ (8004958 <HAL_ADC_ConfigChannel+0x7fc>)
 8004854:	4293      	cmp	r3, r2
 8004856:	d12c      	bne.n	80048b2 <HAL_ADC_ConfigChannel+0x756>
          && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8004858:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 800485c:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8004860:	2b00      	cmp	r3, #0
 8004862:	d126      	bne.n	80048b2 <HAL_ADC_ConfigChannel+0x756>
      {
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8004864:	687b      	ldr	r3, [r7, #4]
 8004866:	681b      	ldr	r3, [r3, #0]
 8004868:	4a3c      	ldr	r2, [pc, #240]	@ (800495c <HAL_ADC_ConfigChannel+0x800>)
 800486a:	4293      	cmp	r3, r2
 800486c:	d004      	beq.n	8004878 <HAL_ADC_ConfigChannel+0x71c>
 800486e:	687b      	ldr	r3, [r7, #4]
 8004870:	681b      	ldr	r3, [r3, #0]
 8004872:	4a3b      	ldr	r2, [pc, #236]	@ (8004960 <HAL_ADC_ConfigChannel+0x804>)
 8004874:	4293      	cmp	r3, r2
 8004876:	d15d      	bne.n	8004934 <HAL_ADC_ConfigChannel+0x7d8>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8004878:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 800487c:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8004880:	4619      	mov	r1, r3
 8004882:	4834      	ldr	r0, [pc, #208]	@ (8004954 <HAL_ADC_ConfigChannel+0x7f8>)
 8004884:	f7fe ffcb 	bl	800381e <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8004888:	4b36      	ldr	r3, [pc, #216]	@ (8004964 <HAL_ADC_ConfigChannel+0x808>)
 800488a:	681b      	ldr	r3, [r3, #0]
 800488c:	099b      	lsrs	r3, r3, #6
 800488e:	4a36      	ldr	r2, [pc, #216]	@ (8004968 <HAL_ADC_ConfigChannel+0x80c>)
 8004890:	fba2 2303 	umull	r2, r3, r2, r3
 8004894:	099b      	lsrs	r3, r3, #6
 8004896:	1c5a      	adds	r2, r3, #1
 8004898:	4613      	mov	r3, r2
 800489a:	005b      	lsls	r3, r3, #1
 800489c:	4413      	add	r3, r2
 800489e:	009b      	lsls	r3, r3, #2
 80048a0:	60bb      	str	r3, [r7, #8]
          while (wait_loop_index != 0UL)
 80048a2:	e002      	b.n	80048aa <HAL_ADC_ConfigChannel+0x74e>
          {
            wait_loop_index--;
 80048a4:	68bb      	ldr	r3, [r7, #8]
 80048a6:	3b01      	subs	r3, #1
 80048a8:	60bb      	str	r3, [r7, #8]
          while (wait_loop_index != 0UL)
 80048aa:	68bb      	ldr	r3, [r7, #8]
 80048ac:	2b00      	cmp	r3, #0
 80048ae:	d1f9      	bne.n	80048a4 <HAL_ADC_ConfigChannel+0x748>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 80048b0:	e040      	b.n	8004934 <HAL_ADC_ConfigChannel+0x7d8>
          }
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VBAT)
 80048b2:	683b      	ldr	r3, [r7, #0]
 80048b4:	681b      	ldr	r3, [r3, #0]
 80048b6:	4a2d      	ldr	r2, [pc, #180]	@ (800496c <HAL_ADC_ConfigChannel+0x810>)
 80048b8:	4293      	cmp	r3, r2
 80048ba:	d118      	bne.n	80048ee <HAL_ADC_ConfigChannel+0x792>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 80048bc:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 80048c0:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80048c4:	2b00      	cmp	r3, #0
 80048c6:	d112      	bne.n	80048ee <HAL_ADC_ConfigChannel+0x792>
      {
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 80048c8:	687b      	ldr	r3, [r7, #4]
 80048ca:	681b      	ldr	r3, [r3, #0]
 80048cc:	4a23      	ldr	r2, [pc, #140]	@ (800495c <HAL_ADC_ConfigChannel+0x800>)
 80048ce:	4293      	cmp	r3, r2
 80048d0:	d004      	beq.n	80048dc <HAL_ADC_ConfigChannel+0x780>
 80048d2:	687b      	ldr	r3, [r7, #4]
 80048d4:	681b      	ldr	r3, [r3, #0]
 80048d6:	4a22      	ldr	r2, [pc, #136]	@ (8004960 <HAL_ADC_ConfigChannel+0x804>)
 80048d8:	4293      	cmp	r3, r2
 80048da:	d12d      	bne.n	8004938 <HAL_ADC_ConfigChannel+0x7dc>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80048dc:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 80048e0:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80048e4:	4619      	mov	r1, r3
 80048e6:	481b      	ldr	r0, [pc, #108]	@ (8004954 <HAL_ADC_ConfigChannel+0x7f8>)
 80048e8:	f7fe ff99 	bl	800381e <LL_ADC_SetCommonPathInternalCh>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 80048ec:	e024      	b.n	8004938 <HAL_ADC_ConfigChannel+0x7dc>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VREFINT)
 80048ee:	683b      	ldr	r3, [r7, #0]
 80048f0:	681b      	ldr	r3, [r3, #0]
 80048f2:	4a1f      	ldr	r2, [pc, #124]	@ (8004970 <HAL_ADC_ConfigChannel+0x814>)
 80048f4:	4293      	cmp	r3, r2
 80048f6:	d120      	bne.n	800493a <HAL_ADC_ConfigChannel+0x7de>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 80048f8:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 80048fc:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004900:	2b00      	cmp	r3, #0
 8004902:	d11a      	bne.n	800493a <HAL_ADC_ConfigChannel+0x7de>
      {
        if (ADC_VREFINT_INSTANCE(hadc))
 8004904:	687b      	ldr	r3, [r7, #4]
 8004906:	681b      	ldr	r3, [r3, #0]
 8004908:	4a14      	ldr	r2, [pc, #80]	@ (800495c <HAL_ADC_ConfigChannel+0x800>)
 800490a:	4293      	cmp	r3, r2
 800490c:	d115      	bne.n	800493a <HAL_ADC_ConfigChannel+0x7de>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 800490e:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8004912:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8004916:	4619      	mov	r1, r3
 8004918:	480e      	ldr	r0, [pc, #56]	@ (8004954 <HAL_ADC_ConfigChannel+0x7f8>)
 800491a:	f7fe ff80 	bl	800381e <LL_ADC_SetCommonPathInternalCh>
 800491e:	e00c      	b.n	800493a <HAL_ADC_ConfigChannel+0x7de>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8004920:	687b      	ldr	r3, [r7, #4]
 8004922:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004924:	f043 0220 	orr.w	r2, r3, #32
 8004928:	687b      	ldr	r3, [r7, #4]
 800492a:	659a      	str	r2, [r3, #88]	@ 0x58

    tmp_hal_status = HAL_ERROR;
 800492c:	2301      	movs	r3, #1
 800492e:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
 8004932:	e002      	b.n	800493a <HAL_ADC_ConfigChannel+0x7de>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8004934:	bf00      	nop
 8004936:	e000      	b.n	800493a <HAL_ADC_ConfigChannel+0x7de>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8004938:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800493a:	687b      	ldr	r3, [r7, #4]
 800493c:	2200      	movs	r2, #0
 800493e:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

  /* Return function status */
  return tmp_hal_status;
 8004942:	f897 30d7 	ldrb.w	r3, [r7, #215]	@ 0xd7
}
 8004946:	4618      	mov	r0, r3
 8004948:	37d8      	adds	r7, #216	@ 0xd8
 800494a:	46bd      	mov	sp, r7
 800494c:	bd80      	pop	{r7, pc}
 800494e:	bf00      	nop
 8004950:	80080000 	.word	0x80080000
 8004954:	50040300 	.word	0x50040300
 8004958:	c7520000 	.word	0xc7520000
 800495c:	50040000 	.word	0x50040000
 8004960:	50040200 	.word	0x50040200
 8004964:	20002f94 	.word	0x20002f94
 8004968:	053e2d63 	.word	0x053e2d63
 800496c:	cb840000 	.word	0xcb840000
 8004970:	80000001 	.word	0x80000001

08004974 <ADC_ConversionStop>:
  *            @arg @ref ADC_INJECTED_GROUP          ADC injected conversion type.
  *            @arg @ref ADC_REGULAR_INJECTED_GROUP  ADC regular and injected conversion type.
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop(ADC_HandleTypeDef *hadc, uint32_t ConversionGroup)
{
 8004974:	b580      	push	{r7, lr}
 8004976:	b088      	sub	sp, #32
 8004978:	af00      	add	r7, sp, #0
 800497a:	6078      	str	r0, [r7, #4]
 800497c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t Conversion_Timeout_CPU_cycles = 0UL;
 800497e:	2300      	movs	r3, #0
 8004980:	61fb      	str	r3, [r7, #28]
  uint32_t conversion_group_reassigned = ConversionGroup;
 8004982:	683b      	ldr	r3, [r7, #0]
 8004984:	61bb      	str	r3, [r7, #24]
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_CONVERSION_GROUP(ConversionGroup));

  /* Verification if ADC is not already stopped (on regular and injected      */
  /* groups) to bypass this function if not needed.                           */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8004986:	687b      	ldr	r3, [r7, #4]
 8004988:	681b      	ldr	r3, [r3, #0]
 800498a:	4618      	mov	r0, r3
 800498c:	f7ff f930 	bl	8003bf0 <LL_ADC_REG_IsConversionOngoing>
 8004990:	6138      	str	r0, [r7, #16]
  tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8004992:	687b      	ldr	r3, [r7, #4]
 8004994:	681b      	ldr	r3, [r3, #0]
 8004996:	4618      	mov	r0, r3
 8004998:	f7ff f951 	bl	8003c3e <LL_ADC_INJ_IsConversionOngoing>
 800499c:	60f8      	str	r0, [r7, #12]
  if ((tmp_adc_is_conversion_on_going_regular != 0UL)
 800499e:	693b      	ldr	r3, [r7, #16]
 80049a0:	2b00      	cmp	r3, #0
 80049a2:	d103      	bne.n	80049ac <ADC_ConversionStop+0x38>
      || (tmp_adc_is_conversion_on_going_injected != 0UL)
 80049a4:	68fb      	ldr	r3, [r7, #12]
 80049a6:	2b00      	cmp	r3, #0
 80049a8:	f000 8098 	beq.w	8004adc <ADC_ConversionStop+0x168>
    /* auto-delay mode.                                                       */
    /* In auto-injection mode, regular group stop ADC_CR_ADSTP is used (not   */
    /* injected group stop ADC_CR_JADSTP).                                    */
    /* Procedure to be followed: Wait until JEOS=1, clear JEOS, set ADSTP=1   */
    /* (see reference manual).                                                */
    if (((hadc->Instance->CFGR & ADC_CFGR_JAUTO) != 0UL)
 80049ac:	687b      	ldr	r3, [r7, #4]
 80049ae:	681b      	ldr	r3, [r3, #0]
 80049b0:	68db      	ldr	r3, [r3, #12]
 80049b2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80049b6:	2b00      	cmp	r3, #0
 80049b8:	d02a      	beq.n	8004a10 <ADC_ConversionStop+0x9c>
        && (hadc->Init.ContinuousConvMode == ENABLE)
 80049ba:	687b      	ldr	r3, [r7, #4]
 80049bc:	7e5b      	ldrb	r3, [r3, #25]
 80049be:	2b01      	cmp	r3, #1
 80049c0:	d126      	bne.n	8004a10 <ADC_ConversionStop+0x9c>
        && (hadc->Init.LowPowerAutoWait == ENABLE)
 80049c2:	687b      	ldr	r3, [r7, #4]
 80049c4:	7e1b      	ldrb	r3, [r3, #24]
 80049c6:	2b01      	cmp	r3, #1
 80049c8:	d122      	bne.n	8004a10 <ADC_ConversionStop+0x9c>
       )
    {
      /* Use stop of regular group */
      conversion_group_reassigned = ADC_REGULAR_GROUP;
 80049ca:	2301      	movs	r3, #1
 80049cc:	61bb      	str	r3, [r7, #24]

      /* Wait until JEOS=1 (maximum Timeout: 4 injected conversions) */
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS) == 0UL)
 80049ce:	e014      	b.n	80049fa <ADC_ConversionStop+0x86>
      {
        if (Conversion_Timeout_CPU_cycles >= (ADC_CONVERSION_TIME_MAX_CPU_CYCLES * 4UL))
 80049d0:	69fb      	ldr	r3, [r7, #28]
 80049d2:	4a45      	ldr	r2, [pc, #276]	@ (8004ae8 <ADC_ConversionStop+0x174>)
 80049d4:	4293      	cmp	r3, r2
 80049d6:	d90d      	bls.n	80049f4 <ADC_ConversionStop+0x80>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80049d8:	687b      	ldr	r3, [r7, #4]
 80049da:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80049dc:	f043 0210 	orr.w	r2, r3, #16
 80049e0:	687b      	ldr	r3, [r7, #4]
 80049e2:	659a      	str	r2, [r3, #88]	@ 0x58

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80049e4:	687b      	ldr	r3, [r7, #4]
 80049e6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80049e8:	f043 0201 	orr.w	r2, r3, #1
 80049ec:	687b      	ldr	r3, [r7, #4]
 80049ee:	65da      	str	r2, [r3, #92]	@ 0x5c

          return HAL_ERROR;
 80049f0:	2301      	movs	r3, #1
 80049f2:	e074      	b.n	8004ade <ADC_ConversionStop+0x16a>
        }
        Conversion_Timeout_CPU_cycles ++;
 80049f4:	69fb      	ldr	r3, [r7, #28]
 80049f6:	3301      	adds	r3, #1
 80049f8:	61fb      	str	r3, [r7, #28]
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS) == 0UL)
 80049fa:	687b      	ldr	r3, [r7, #4]
 80049fc:	681b      	ldr	r3, [r3, #0]
 80049fe:	681b      	ldr	r3, [r3, #0]
 8004a00:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004a04:	2b40      	cmp	r3, #64	@ 0x40
 8004a06:	d1e3      	bne.n	80049d0 <ADC_ConversionStop+0x5c>
      }

      /* Clear JEOS */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JEOS);
 8004a08:	687b      	ldr	r3, [r7, #4]
 8004a0a:	681b      	ldr	r3, [r3, #0]
 8004a0c:	2240      	movs	r2, #64	@ 0x40
 8004a0e:	601a      	str	r2, [r3, #0]
    }

    /* Stop potential conversion on going on ADC group regular */
    if (conversion_group_reassigned != ADC_INJECTED_GROUP)
 8004a10:	69bb      	ldr	r3, [r7, #24]
 8004a12:	2b02      	cmp	r3, #2
 8004a14:	d014      	beq.n	8004a40 <ADC_ConversionStop+0xcc>
    {
      /* Software is allowed to set ADSTP only when ADSTART=1 and ADDIS=0 */
      if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) != 0UL)
 8004a16:	687b      	ldr	r3, [r7, #4]
 8004a18:	681b      	ldr	r3, [r3, #0]
 8004a1a:	4618      	mov	r0, r3
 8004a1c:	f7ff f8e8 	bl	8003bf0 <LL_ADC_REG_IsConversionOngoing>
 8004a20:	4603      	mov	r3, r0
 8004a22:	2b00      	cmp	r3, #0
 8004a24:	d00c      	beq.n	8004a40 <ADC_ConversionStop+0xcc>
      {
        if (LL_ADC_IsDisableOngoing(hadc->Instance) == 0UL)
 8004a26:	687b      	ldr	r3, [r7, #4]
 8004a28:	681b      	ldr	r3, [r3, #0]
 8004a2a:	4618      	mov	r0, r3
 8004a2c:	f7ff f8a5 	bl	8003b7a <LL_ADC_IsDisableOngoing>
 8004a30:	4603      	mov	r3, r0
 8004a32:	2b00      	cmp	r3, #0
 8004a34:	d104      	bne.n	8004a40 <ADC_ConversionStop+0xcc>
        {
          /* Stop ADC group regular conversion */
          LL_ADC_REG_StopConversion(hadc->Instance);
 8004a36:	687b      	ldr	r3, [r7, #4]
 8004a38:	681b      	ldr	r3, [r3, #0]
 8004a3a:	4618      	mov	r0, r3
 8004a3c:	f7ff f8c4 	bl	8003bc8 <LL_ADC_REG_StopConversion>
        }
      }
    }

    /* Stop potential conversion on going on ADC group injected */
    if (conversion_group_reassigned != ADC_REGULAR_GROUP)
 8004a40:	69bb      	ldr	r3, [r7, #24]
 8004a42:	2b01      	cmp	r3, #1
 8004a44:	d014      	beq.n	8004a70 <ADC_ConversionStop+0xfc>
    {
      /* Software is allowed to set JADSTP only when JADSTART=1 and ADDIS=0 */
      if (LL_ADC_INJ_IsConversionOngoing(hadc->Instance) != 0UL)
 8004a46:	687b      	ldr	r3, [r7, #4]
 8004a48:	681b      	ldr	r3, [r3, #0]
 8004a4a:	4618      	mov	r0, r3
 8004a4c:	f7ff f8f7 	bl	8003c3e <LL_ADC_INJ_IsConversionOngoing>
 8004a50:	4603      	mov	r3, r0
 8004a52:	2b00      	cmp	r3, #0
 8004a54:	d00c      	beq.n	8004a70 <ADC_ConversionStop+0xfc>
      {
        if (LL_ADC_IsDisableOngoing(hadc->Instance) == 0UL)
 8004a56:	687b      	ldr	r3, [r7, #4]
 8004a58:	681b      	ldr	r3, [r3, #0]
 8004a5a:	4618      	mov	r0, r3
 8004a5c:	f7ff f88d 	bl	8003b7a <LL_ADC_IsDisableOngoing>
 8004a60:	4603      	mov	r3, r0
 8004a62:	2b00      	cmp	r3, #0
 8004a64:	d104      	bne.n	8004a70 <ADC_ConversionStop+0xfc>
        {
          /* Stop ADC group injected conversion */
          LL_ADC_INJ_StopConversion(hadc->Instance);
 8004a66:	687b      	ldr	r3, [r7, #4]
 8004a68:	681b      	ldr	r3, [r3, #0]
 8004a6a:	4618      	mov	r0, r3
 8004a6c:	f7ff f8d3 	bl	8003c16 <LL_ADC_INJ_StopConversion>
        }
      }
    }

    /* Selection of start and stop bits with respect to the regular or injected group */
    switch (conversion_group_reassigned)
 8004a70:	69bb      	ldr	r3, [r7, #24]
 8004a72:	2b02      	cmp	r3, #2
 8004a74:	d005      	beq.n	8004a82 <ADC_ConversionStop+0x10e>
 8004a76:	69bb      	ldr	r3, [r7, #24]
 8004a78:	2b03      	cmp	r3, #3
 8004a7a:	d105      	bne.n	8004a88 <ADC_ConversionStop+0x114>
    {
      case ADC_REGULAR_INJECTED_GROUP:
        tmp_ADC_CR_ADSTART_JADSTART = (ADC_CR_ADSTART | ADC_CR_JADSTART);
 8004a7c:	230c      	movs	r3, #12
 8004a7e:	617b      	str	r3, [r7, #20]
        break;
 8004a80:	e005      	b.n	8004a8e <ADC_ConversionStop+0x11a>
      case ADC_INJECTED_GROUP:
        tmp_ADC_CR_ADSTART_JADSTART = ADC_CR_JADSTART;
 8004a82:	2308      	movs	r3, #8
 8004a84:	617b      	str	r3, [r7, #20]
        break;
 8004a86:	e002      	b.n	8004a8e <ADC_ConversionStop+0x11a>
      /* Case ADC_REGULAR_GROUP only*/
      default:
        tmp_ADC_CR_ADSTART_JADSTART = ADC_CR_ADSTART;
 8004a88:	2304      	movs	r3, #4
 8004a8a:	617b      	str	r3, [r7, #20]
        break;
 8004a8c:	bf00      	nop
    }

    /* Wait for conversion effectively stopped */
    tickstart = HAL_GetTick();
 8004a8e:	f7fe fe83 	bl	8003798 <HAL_GetTick>
 8004a92:	60b8      	str	r0, [r7, #8]

    while ((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != 0UL)
 8004a94:	e01b      	b.n	8004ace <ADC_ConversionStop+0x15a>
    {
      if ((HAL_GetTick() - tickstart) > ADC_STOP_CONVERSION_TIMEOUT)
 8004a96:	f7fe fe7f 	bl	8003798 <HAL_GetTick>
 8004a9a:	4602      	mov	r2, r0
 8004a9c:	68bb      	ldr	r3, [r7, #8]
 8004a9e:	1ad3      	subs	r3, r2, r3
 8004aa0:	2b05      	cmp	r3, #5
 8004aa2:	d914      	bls.n	8004ace <ADC_ConversionStop+0x15a>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != 0UL)
 8004aa4:	687b      	ldr	r3, [r7, #4]
 8004aa6:	681b      	ldr	r3, [r3, #0]
 8004aa8:	689a      	ldr	r2, [r3, #8]
 8004aaa:	697b      	ldr	r3, [r7, #20]
 8004aac:	4013      	ands	r3, r2
 8004aae:	2b00      	cmp	r3, #0
 8004ab0:	d00d      	beq.n	8004ace <ADC_ConversionStop+0x15a>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8004ab2:	687b      	ldr	r3, [r7, #4]
 8004ab4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004ab6:	f043 0210 	orr.w	r2, r3, #16
 8004aba:	687b      	ldr	r3, [r7, #4]
 8004abc:	659a      	str	r2, [r3, #88]	@ 0x58

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8004abe:	687b      	ldr	r3, [r7, #4]
 8004ac0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004ac2:	f043 0201 	orr.w	r2, r3, #1
 8004ac6:	687b      	ldr	r3, [r7, #4]
 8004ac8:	65da      	str	r2, [r3, #92]	@ 0x5c

          return HAL_ERROR;
 8004aca:	2301      	movs	r3, #1
 8004acc:	e007      	b.n	8004ade <ADC_ConversionStop+0x16a>
    while ((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != 0UL)
 8004ace:	687b      	ldr	r3, [r7, #4]
 8004ad0:	681b      	ldr	r3, [r3, #0]
 8004ad2:	689a      	ldr	r2, [r3, #8]
 8004ad4:	697b      	ldr	r3, [r7, #20]
 8004ad6:	4013      	ands	r3, r2
 8004ad8:	2b00      	cmp	r3, #0
 8004ada:	d1dc      	bne.n	8004a96 <ADC_ConversionStop+0x122>
    }

  }

  /* Return HAL status */
  return HAL_OK;
 8004adc:	2300      	movs	r3, #0
}
 8004ade:	4618      	mov	r0, r3
 8004ae0:	3720      	adds	r7, #32
 8004ae2:	46bd      	mov	sp, r7
 8004ae4:	bd80      	pop	{r7, pc}
 8004ae6:	bf00      	nop
 8004ae8:	a33fffff 	.word	0xa33fffff

08004aec <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 8004aec:	b580      	push	{r7, lr}
 8004aee:	b084      	sub	sp, #16
 8004af0:	af00      	add	r7, sp, #0
 8004af2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0UL;
 8004af4:	2300      	movs	r3, #0
 8004af6:	60bb      	str	r3, [r7, #8]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8004af8:	687b      	ldr	r3, [r7, #4]
 8004afa:	681b      	ldr	r3, [r3, #0]
 8004afc:	4618      	mov	r0, r3
 8004afe:	f7ff f829 	bl	8003b54 <LL_ADC_IsEnabled>
 8004b02:	4603      	mov	r3, r0
 8004b04:	2b00      	cmp	r3, #0
 8004b06:	d169      	bne.n	8004bdc <ADC_Enable+0xf0>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART
 8004b08:	687b      	ldr	r3, [r7, #4]
 8004b0a:	681b      	ldr	r3, [r3, #0]
 8004b0c:	689a      	ldr	r2, [r3, #8]
 8004b0e:	4b36      	ldr	r3, [pc, #216]	@ (8004be8 <ADC_Enable+0xfc>)
 8004b10:	4013      	ands	r3, r2
 8004b12:	2b00      	cmp	r3, #0
 8004b14:	d00d      	beq.n	8004b32 <ADC_Enable+0x46>
                               | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8004b16:	687b      	ldr	r3, [r7, #4]
 8004b18:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004b1a:	f043 0210 	orr.w	r2, r3, #16
 8004b1e:	687b      	ldr	r3, [r7, #4]
 8004b20:	659a      	str	r2, [r3, #88]	@ 0x58

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8004b22:	687b      	ldr	r3, [r7, #4]
 8004b24:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004b26:	f043 0201 	orr.w	r2, r3, #1
 8004b2a:	687b      	ldr	r3, [r7, #4]
 8004b2c:	65da      	str	r2, [r3, #92]	@ 0x5c

      return HAL_ERROR;
 8004b2e:	2301      	movs	r3, #1
 8004b30:	e055      	b.n	8004bde <ADC_Enable+0xf2>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 8004b32:	687b      	ldr	r3, [r7, #4]
 8004b34:	681b      	ldr	r3, [r3, #0]
 8004b36:	4618      	mov	r0, r3
 8004b38:	f7fe ffe4 	bl	8003b04 <LL_ADC_Enable>

    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 8004b3c:	482b      	ldr	r0, [pc, #172]	@ (8004bec <ADC_Enable+0x100>)
 8004b3e:	f7fe fe81 	bl	8003844 <LL_ADC_GetCommonPathInternalCh>
 8004b42:	4603      	mov	r3, r0
         & LL_ADC_PATH_INTERNAL_TEMPSENSOR) != 0UL)
 8004b44:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 8004b48:	2b00      	cmp	r3, #0
 8004b4a:	d013      	beq.n	8004b74 <ADC_Enable+0x88>

      /* Wait loop initialization and execution */
      /* Note: Variable divided by 2 to compensate partially              */
      /*       CPU processing cycles, scaling in us split to not          */
      /*       exceed 32 bits register capacity and handle low frequency. */
      wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8004b4c:	4b28      	ldr	r3, [pc, #160]	@ (8004bf0 <ADC_Enable+0x104>)
 8004b4e:	681b      	ldr	r3, [r3, #0]
 8004b50:	099b      	lsrs	r3, r3, #6
 8004b52:	4a28      	ldr	r2, [pc, #160]	@ (8004bf4 <ADC_Enable+0x108>)
 8004b54:	fba2 2303 	umull	r2, r3, r2, r3
 8004b58:	099b      	lsrs	r3, r3, #6
 8004b5a:	1c5a      	adds	r2, r3, #1
 8004b5c:	4613      	mov	r3, r2
 8004b5e:	005b      	lsls	r3, r3, #1
 8004b60:	4413      	add	r3, r2
 8004b62:	009b      	lsls	r3, r3, #2
 8004b64:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 8004b66:	e002      	b.n	8004b6e <ADC_Enable+0x82>
      {
        wait_loop_index--;
 8004b68:	68bb      	ldr	r3, [r7, #8]
 8004b6a:	3b01      	subs	r3, #1
 8004b6c:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 8004b6e:	68bb      	ldr	r3, [r7, #8]
 8004b70:	2b00      	cmp	r3, #0
 8004b72:	d1f9      	bne.n	8004b68 <ADC_Enable+0x7c>
      }
    }

    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();
 8004b74:	f7fe fe10 	bl	8003798 <HAL_GetTick>
 8004b78:	60f8      	str	r0, [r7, #12]

    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8004b7a:	e028      	b.n	8004bce <ADC_Enable+0xe2>
          The workaround is to continue setting ADEN until ADRDY is becomes 1.
          Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
          4 ADC clock cycle duration */
      /* Note: Test of ADC enabled required due to hardware constraint to     */
      /*       not enable ADC if already enabled.                             */
      if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8004b7c:	687b      	ldr	r3, [r7, #4]
 8004b7e:	681b      	ldr	r3, [r3, #0]
 8004b80:	4618      	mov	r0, r3
 8004b82:	f7fe ffe7 	bl	8003b54 <LL_ADC_IsEnabled>
 8004b86:	4603      	mov	r3, r0
 8004b88:	2b00      	cmp	r3, #0
 8004b8a:	d104      	bne.n	8004b96 <ADC_Enable+0xaa>
      {
        LL_ADC_Enable(hadc->Instance);
 8004b8c:	687b      	ldr	r3, [r7, #4]
 8004b8e:	681b      	ldr	r3, [r3, #0]
 8004b90:	4618      	mov	r0, r3
 8004b92:	f7fe ffb7 	bl	8003b04 <LL_ADC_Enable>
      }

      if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8004b96:	f7fe fdff 	bl	8003798 <HAL_GetTick>
 8004b9a:	4602      	mov	r2, r0
 8004b9c:	68fb      	ldr	r3, [r7, #12]
 8004b9e:	1ad3      	subs	r3, r2, r3
 8004ba0:	2b02      	cmp	r3, #2
 8004ba2:	d914      	bls.n	8004bce <ADC_Enable+0xe2>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8004ba4:	687b      	ldr	r3, [r7, #4]
 8004ba6:	681b      	ldr	r3, [r3, #0]
 8004ba8:	681b      	ldr	r3, [r3, #0]
 8004baa:	f003 0301 	and.w	r3, r3, #1
 8004bae:	2b01      	cmp	r3, #1
 8004bb0:	d00d      	beq.n	8004bce <ADC_Enable+0xe2>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8004bb2:	687b      	ldr	r3, [r7, #4]
 8004bb4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004bb6:	f043 0210 	orr.w	r2, r3, #16
 8004bba:	687b      	ldr	r3, [r7, #4]
 8004bbc:	659a      	str	r2, [r3, #88]	@ 0x58

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8004bbe:	687b      	ldr	r3, [r7, #4]
 8004bc0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004bc2:	f043 0201 	orr.w	r2, r3, #1
 8004bc6:	687b      	ldr	r3, [r7, #4]
 8004bc8:	65da      	str	r2, [r3, #92]	@ 0x5c

          return HAL_ERROR;
 8004bca:	2301      	movs	r3, #1
 8004bcc:	e007      	b.n	8004bde <ADC_Enable+0xf2>
    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8004bce:	687b      	ldr	r3, [r7, #4]
 8004bd0:	681b      	ldr	r3, [r3, #0]
 8004bd2:	681b      	ldr	r3, [r3, #0]
 8004bd4:	f003 0301 	and.w	r3, r3, #1
 8004bd8:	2b01      	cmp	r3, #1
 8004bda:	d1cf      	bne.n	8004b7c <ADC_Enable+0x90>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8004bdc:	2300      	movs	r3, #0
}
 8004bde:	4618      	mov	r0, r3
 8004be0:	3710      	adds	r7, #16
 8004be2:	46bd      	mov	sp, r7
 8004be4:	bd80      	pop	{r7, pc}
 8004be6:	bf00      	nop
 8004be8:	8000003f 	.word	0x8000003f
 8004bec:	50040300 	.word	0x50040300
 8004bf0:	20002f94 	.word	0x20002f94
 8004bf4:	053e2d63 	.word	0x053e2d63

08004bf8 <ADC_Disable>:
  *         stopped.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef *hadc)
{
 8004bf8:	b580      	push	{r7, lr}
 8004bfa:	b084      	sub	sp, #16
 8004bfc:	af00      	add	r7, sp, #0
 8004bfe:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  const uint32_t tmp_adc_is_disable_on_going = LL_ADC_IsDisableOngoing(hadc->Instance);
 8004c00:	687b      	ldr	r3, [r7, #4]
 8004c02:	681b      	ldr	r3, [r3, #0]
 8004c04:	4618      	mov	r0, r3
 8004c06:	f7fe ffb8 	bl	8003b7a <LL_ADC_IsDisableOngoing>
 8004c0a:	60f8      	str	r0, [r7, #12]

  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /*       disabled.                                                          */
  if ((LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 8004c0c:	687b      	ldr	r3, [r7, #4]
 8004c0e:	681b      	ldr	r3, [r3, #0]
 8004c10:	4618      	mov	r0, r3
 8004c12:	f7fe ff9f 	bl	8003b54 <LL_ADC_IsEnabled>
 8004c16:	4603      	mov	r3, r0
 8004c18:	2b00      	cmp	r3, #0
 8004c1a:	d047      	beq.n	8004cac <ADC_Disable+0xb4>
      && (tmp_adc_is_disable_on_going == 0UL)
 8004c1c:	68fb      	ldr	r3, [r7, #12]
 8004c1e:	2b00      	cmp	r3, #0
 8004c20:	d144      	bne.n	8004cac <ADC_Disable+0xb4>
     )
  {
    /* Check if conditions to disable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADEN)) == ADC_CR_ADEN)
 8004c22:	687b      	ldr	r3, [r7, #4]
 8004c24:	681b      	ldr	r3, [r3, #0]
 8004c26:	689b      	ldr	r3, [r3, #8]
 8004c28:	f003 030d 	and.w	r3, r3, #13
 8004c2c:	2b01      	cmp	r3, #1
 8004c2e:	d10c      	bne.n	8004c4a <ADC_Disable+0x52>
    {
      /* Disable the ADC peripheral */
      LL_ADC_Disable(hadc->Instance);
 8004c30:	687b      	ldr	r3, [r7, #4]
 8004c32:	681b      	ldr	r3, [r3, #0]
 8004c34:	4618      	mov	r0, r3
 8004c36:	f7fe ff79 	bl	8003b2c <LL_ADC_Disable>
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOSMP | ADC_FLAG_RDY));
 8004c3a:	687b      	ldr	r3, [r7, #4]
 8004c3c:	681b      	ldr	r3, [r3, #0]
 8004c3e:	2203      	movs	r2, #3
 8004c40:	601a      	str	r2, [r3, #0]
      return HAL_ERROR;
    }

    /* Wait for ADC effectively disabled */
    /* Get tick count */
    tickstart = HAL_GetTick();
 8004c42:	f7fe fda9 	bl	8003798 <HAL_GetTick>
 8004c46:	60b8      	str	r0, [r7, #8]

    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8004c48:	e029      	b.n	8004c9e <ADC_Disable+0xa6>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8004c4a:	687b      	ldr	r3, [r7, #4]
 8004c4c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004c4e:	f043 0210 	orr.w	r2, r3, #16
 8004c52:	687b      	ldr	r3, [r7, #4]
 8004c54:	659a      	str	r2, [r3, #88]	@ 0x58
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8004c56:	687b      	ldr	r3, [r7, #4]
 8004c58:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004c5a:	f043 0201 	orr.w	r2, r3, #1
 8004c5e:	687b      	ldr	r3, [r7, #4]
 8004c60:	65da      	str	r2, [r3, #92]	@ 0x5c
      return HAL_ERROR;
 8004c62:	2301      	movs	r3, #1
 8004c64:	e023      	b.n	8004cae <ADC_Disable+0xb6>
    {
      if ((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8004c66:	f7fe fd97 	bl	8003798 <HAL_GetTick>
 8004c6a:	4602      	mov	r2, r0
 8004c6c:	68bb      	ldr	r3, [r7, #8]
 8004c6e:	1ad3      	subs	r3, r2, r3
 8004c70:	2b02      	cmp	r3, #2
 8004c72:	d914      	bls.n	8004c9e <ADC_Disable+0xa6>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8004c74:	687b      	ldr	r3, [r7, #4]
 8004c76:	681b      	ldr	r3, [r3, #0]
 8004c78:	689b      	ldr	r3, [r3, #8]
 8004c7a:	f003 0301 	and.w	r3, r3, #1
 8004c7e:	2b00      	cmp	r3, #0
 8004c80:	d00d      	beq.n	8004c9e <ADC_Disable+0xa6>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8004c82:	687b      	ldr	r3, [r7, #4]
 8004c84:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004c86:	f043 0210 	orr.w	r2, r3, #16
 8004c8a:	687b      	ldr	r3, [r7, #4]
 8004c8c:	659a      	str	r2, [r3, #88]	@ 0x58

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8004c8e:	687b      	ldr	r3, [r7, #4]
 8004c90:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004c92:	f043 0201 	orr.w	r2, r3, #1
 8004c96:	687b      	ldr	r3, [r7, #4]
 8004c98:	65da      	str	r2, [r3, #92]	@ 0x5c

          return HAL_ERROR;
 8004c9a:	2301      	movs	r3, #1
 8004c9c:	e007      	b.n	8004cae <ADC_Disable+0xb6>
    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8004c9e:	687b      	ldr	r3, [r7, #4]
 8004ca0:	681b      	ldr	r3, [r3, #0]
 8004ca2:	689b      	ldr	r3, [r3, #8]
 8004ca4:	f003 0301 	and.w	r3, r3, #1
 8004ca8:	2b00      	cmp	r3, #0
 8004caa:	d1dc      	bne.n	8004c66 <ADC_Disable+0x6e>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8004cac:	2300      	movs	r3, #0
}
 8004cae:	4618      	mov	r0, r3
 8004cb0:	3710      	adds	r7, #16
 8004cb2:	46bd      	mov	sp, r7
 8004cb4:	bd80      	pop	{r7, pc}

08004cb6 <ADC_DMAConvCplt>:
  * @brief  DMA transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 8004cb6:	b580      	push	{r7, lr}
 8004cb8:	b084      	sub	sp, #16
 8004cba:	af00      	add	r7, sp, #0
 8004cbc:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8004cbe:	687b      	ldr	r3, [r7, #4]
 8004cc0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004cc2:	60fb      	str	r3, [r7, #12]

  /* Update state machine on conversion status if not in error state */
  if ((hadc->State & (HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA)) == 0UL)
 8004cc4:	68fb      	ldr	r3, [r7, #12]
 8004cc6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004cc8:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 8004ccc:	2b00      	cmp	r3, #0
 8004cce:	d14b      	bne.n	8004d68 <ADC_DMAConvCplt+0xb2>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8004cd0:	68fb      	ldr	r3, [r7, #12]
 8004cd2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004cd4:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8004cd8:	68fb      	ldr	r3, [r7, #12]
 8004cda:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going         */
    /* to disable interruption.                                               */
    /* Is it the end of the regular sequence ? */
    if ((hadc->Instance->ISR & ADC_FLAG_EOS) != 0UL)
 8004cdc:	68fb      	ldr	r3, [r7, #12]
 8004cde:	681b      	ldr	r3, [r3, #0]
 8004ce0:	681b      	ldr	r3, [r3, #0]
 8004ce2:	f003 0308 	and.w	r3, r3, #8
 8004ce6:	2b00      	cmp	r3, #0
 8004ce8:	d021      	beq.n	8004d2e <ADC_DMAConvCplt+0x78>
    {
      /* Are conversions software-triggered ? */
      if (LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 8004cea:	68fb      	ldr	r3, [r7, #12]
 8004cec:	681b      	ldr	r3, [r3, #0]
 8004cee:	4618      	mov	r0, r3
 8004cf0:	f7fe fe1e 	bl	8003930 <LL_ADC_REG_IsTriggerSourceSWStart>
 8004cf4:	4603      	mov	r3, r0
 8004cf6:	2b00      	cmp	r3, #0
 8004cf8:	d032      	beq.n	8004d60 <ADC_DMAConvCplt+0xaa>
      {
        /* Is CONT bit set ? */
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_CONT) == 0UL)
 8004cfa:	68fb      	ldr	r3, [r7, #12]
 8004cfc:	681b      	ldr	r3, [r3, #0]
 8004cfe:	68db      	ldr	r3, [r3, #12]
 8004d00:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8004d04:	2b00      	cmp	r3, #0
 8004d06:	d12b      	bne.n	8004d60 <ADC_DMAConvCplt+0xaa>
        {
          /* CONT bit is not set, no more conversions expected */
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8004d08:	68fb      	ldr	r3, [r7, #12]
 8004d0a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004d0c:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8004d10:	68fb      	ldr	r3, [r7, #12]
 8004d12:	659a      	str	r2, [r3, #88]	@ 0x58
          if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8004d14:	68fb      	ldr	r3, [r7, #12]
 8004d16:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004d18:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8004d1c:	2b00      	cmp	r3, #0
 8004d1e:	d11f      	bne.n	8004d60 <ADC_DMAConvCplt+0xaa>
          {
            SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8004d20:	68fb      	ldr	r3, [r7, #12]
 8004d22:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004d24:	f043 0201 	orr.w	r2, r3, #1
 8004d28:	68fb      	ldr	r3, [r7, #12]
 8004d2a:	659a      	str	r2, [r3, #88]	@ 0x58
 8004d2c:	e018      	b.n	8004d60 <ADC_DMAConvCplt+0xaa>
    }
    else
    {
      /* DMA End of Transfer interrupt was triggered but conversions sequence
         is not over. If DMACFG is set to 0, conversions are stopped. */
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMACFG) == 0UL)
 8004d2e:	68fb      	ldr	r3, [r7, #12]
 8004d30:	681b      	ldr	r3, [r3, #0]
 8004d32:	68db      	ldr	r3, [r3, #12]
 8004d34:	f003 0302 	and.w	r3, r3, #2
 8004d38:	2b00      	cmp	r3, #0
 8004d3a:	d111      	bne.n	8004d60 <ADC_DMAConvCplt+0xaa>
      {
        /* DMACFG bit is not set, conversions are stopped. */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8004d3c:	68fb      	ldr	r3, [r7, #12]
 8004d3e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004d40:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8004d44:	68fb      	ldr	r3, [r7, #12]
 8004d46:	659a      	str	r2, [r3, #88]	@ 0x58
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8004d48:	68fb      	ldr	r3, [r7, #12]
 8004d4a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004d4c:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8004d50:	2b00      	cmp	r3, #0
 8004d52:	d105      	bne.n	8004d60 <ADC_DMAConvCplt+0xaa>
        {
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8004d54:	68fb      	ldr	r3, [r7, #12]
 8004d56:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004d58:	f043 0201 	orr.w	r2, r3, #1
 8004d5c:	68fb      	ldr	r3, [r7, #12]
 8004d5e:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8004d60:	68f8      	ldr	r0, [r7, #12]
 8004d62:	f7fb fe61 	bl	8000a28 <HAL_ADC_ConvCpltCallback>
    {
      /* Call ADC DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 8004d66:	e00e      	b.n	8004d86 <ADC_DMAConvCplt+0xd0>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 8004d68:	68fb      	ldr	r3, [r7, #12]
 8004d6a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004d6c:	f003 0310 	and.w	r3, r3, #16
 8004d70:	2b00      	cmp	r3, #0
 8004d72:	d003      	beq.n	8004d7c <ADC_DMAConvCplt+0xc6>
      HAL_ADC_ErrorCallback(hadc);
 8004d74:	68f8      	ldr	r0, [r7, #12]
 8004d76:	f7ff f9e6 	bl	8004146 <HAL_ADC_ErrorCallback>
}
 8004d7a:	e004      	b.n	8004d86 <ADC_DMAConvCplt+0xd0>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 8004d7c:	68fb      	ldr	r3, [r7, #12]
 8004d7e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004d80:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004d82:	6878      	ldr	r0, [r7, #4]
 8004d84:	4798      	blx	r3
}
 8004d86:	bf00      	nop
 8004d88:	3710      	adds	r7, #16
 8004d8a:	46bd      	mov	sp, r7
 8004d8c:	bd80      	pop	{r7, pc}

08004d8e <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)
{
 8004d8e:	b580      	push	{r7, lr}
 8004d90:	b084      	sub	sp, #16
 8004d92:	af00      	add	r7, sp, #0
 8004d94:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8004d96:	687b      	ldr	r3, [r7, #4]
 8004d98:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004d9a:	60fb      	str	r3, [r7, #12]

  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8004d9c:	68f8      	ldr	r0, [r7, #12]
 8004d9e:	f7fb fe4e 	bl	8000a3e <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8004da2:	bf00      	nop
 8004da4:	3710      	adds	r7, #16
 8004da6:	46bd      	mov	sp, r7
 8004da8:	bd80      	pop	{r7, pc}

08004daa <ADC_DMAError>:
  * @brief  DMA error callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAError(DMA_HandleTypeDef *hdma)
{
 8004daa:	b580      	push	{r7, lr}
 8004dac:	b084      	sub	sp, #16
 8004dae:	af00      	add	r7, sp, #0
 8004db0:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8004db2:	687b      	ldr	r3, [r7, #4]
 8004db4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004db6:	60fb      	str	r3, [r7, #12]

  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 8004db8:	68fb      	ldr	r3, [r7, #12]
 8004dba:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004dbc:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8004dc0:	68fb      	ldr	r3, [r7, #12]
 8004dc2:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 8004dc4:	68fb      	ldr	r3, [r7, #12]
 8004dc6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004dc8:	f043 0204 	orr.w	r2, r3, #4
 8004dcc:	68fb      	ldr	r3, [r7, #12]
 8004dce:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 8004dd0:	68f8      	ldr	r0, [r7, #12]
 8004dd2:	f7ff f9b8 	bl	8004146 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8004dd6:	bf00      	nop
 8004dd8:	3710      	adds	r7, #16
 8004dda:	46bd      	mov	sp, r7
 8004ddc:	bd80      	pop	{r7, pc}

08004dde <LL_ADC_IsEnabled>:
{
 8004dde:	b480      	push	{r7}
 8004de0:	b083      	sub	sp, #12
 8004de2:	af00      	add	r7, sp, #0
 8004de4:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8004de6:	687b      	ldr	r3, [r7, #4]
 8004de8:	689b      	ldr	r3, [r3, #8]
 8004dea:	f003 0301 	and.w	r3, r3, #1
 8004dee:	2b01      	cmp	r3, #1
 8004df0:	d101      	bne.n	8004df6 <LL_ADC_IsEnabled+0x18>
 8004df2:	2301      	movs	r3, #1
 8004df4:	e000      	b.n	8004df8 <LL_ADC_IsEnabled+0x1a>
 8004df6:	2300      	movs	r3, #0
}
 8004df8:	4618      	mov	r0, r3
 8004dfa:	370c      	adds	r7, #12
 8004dfc:	46bd      	mov	sp, r7
 8004dfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e02:	4770      	bx	lr

08004e04 <LL_ADC_StartCalibration>:
{
 8004e04:	b480      	push	{r7}
 8004e06:	b083      	sub	sp, #12
 8004e08:	af00      	add	r7, sp, #0
 8004e0a:	6078      	str	r0, [r7, #4]
 8004e0c:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->CR,
 8004e0e:	687b      	ldr	r3, [r7, #4]
 8004e10:	689b      	ldr	r3, [r3, #8]
 8004e12:	f023 4340 	bic.w	r3, r3, #3221225472	@ 0xc0000000
 8004e16:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8004e1a:	683a      	ldr	r2, [r7, #0]
 8004e1c:	f002 4280 	and.w	r2, r2, #1073741824	@ 0x40000000
 8004e20:	4313      	orrs	r3, r2
 8004e22:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 8004e26:	687b      	ldr	r3, [r7, #4]
 8004e28:	609a      	str	r2, [r3, #8]
}
 8004e2a:	bf00      	nop
 8004e2c:	370c      	adds	r7, #12
 8004e2e:	46bd      	mov	sp, r7
 8004e30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e34:	4770      	bx	lr

08004e36 <LL_ADC_IsCalibrationOnGoing>:
{
 8004e36:	b480      	push	{r7}
 8004e38:	b083      	sub	sp, #12
 8004e3a:	af00      	add	r7, sp, #0
 8004e3c:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADCAL) == (ADC_CR_ADCAL)) ? 1UL : 0UL);
 8004e3e:	687b      	ldr	r3, [r7, #4]
 8004e40:	689b      	ldr	r3, [r3, #8]
 8004e42:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8004e46:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8004e4a:	d101      	bne.n	8004e50 <LL_ADC_IsCalibrationOnGoing+0x1a>
 8004e4c:	2301      	movs	r3, #1
 8004e4e:	e000      	b.n	8004e52 <LL_ADC_IsCalibrationOnGoing+0x1c>
 8004e50:	2300      	movs	r3, #0
}
 8004e52:	4618      	mov	r0, r3
 8004e54:	370c      	adds	r7, #12
 8004e56:	46bd      	mov	sp, r7
 8004e58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e5c:	4770      	bx	lr

08004e5e <LL_ADC_REG_IsConversionOngoing>:
{
 8004e5e:	b480      	push	{r7}
 8004e60:	b083      	sub	sp, #12
 8004e62:	af00      	add	r7, sp, #0
 8004e64:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8004e66:	687b      	ldr	r3, [r7, #4]
 8004e68:	689b      	ldr	r3, [r3, #8]
 8004e6a:	f003 0304 	and.w	r3, r3, #4
 8004e6e:	2b04      	cmp	r3, #4
 8004e70:	d101      	bne.n	8004e76 <LL_ADC_REG_IsConversionOngoing+0x18>
 8004e72:	2301      	movs	r3, #1
 8004e74:	e000      	b.n	8004e78 <LL_ADC_REG_IsConversionOngoing+0x1a>
 8004e76:	2300      	movs	r3, #0
}
 8004e78:	4618      	mov	r0, r3
 8004e7a:	370c      	adds	r7, #12
 8004e7c:	46bd      	mov	sp, r7
 8004e7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e82:	4770      	bx	lr

08004e84 <HAL_ADCEx_Calibration_Start>:
  *           @arg @ref ADC_SINGLE_ENDED       Channel in mode input single ended
  *           @arg @ref ADC_DIFFERENTIAL_ENDED Channel in mode input differential ended
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_Calibration_Start(ADC_HandleTypeDef *hadc, uint32_t SingleDiff)
{
 8004e84:	b580      	push	{r7, lr}
 8004e86:	b084      	sub	sp, #16
 8004e88:	af00      	add	r7, sp, #0
 8004e8a:	6078      	str	r0, [r7, #4]
 8004e8c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status;
  __IO uint32_t wait_loop_index = 0UL;
 8004e8e:	2300      	movs	r3, #0
 8004e90:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_SINGLE_DIFFERENTIAL(SingleDiff));

  /* Process locked */
  __HAL_LOCK(hadc);
 8004e92:	687b      	ldr	r3, [r7, #4]
 8004e94:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
 8004e98:	2b01      	cmp	r3, #1
 8004e9a:	d101      	bne.n	8004ea0 <HAL_ADCEx_Calibration_Start+0x1c>
 8004e9c:	2302      	movs	r3, #2
 8004e9e:	e04d      	b.n	8004f3c <HAL_ADCEx_Calibration_Start+0xb8>
 8004ea0:	687b      	ldr	r3, [r7, #4]
 8004ea2:	2201      	movs	r2, #1
 8004ea4:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

  /* Calibration prerequisite: ADC must be disabled. */

  /* Disable the ADC (if not already disabled) */
  tmp_hal_status = ADC_Disable(hadc);
 8004ea8:	6878      	ldr	r0, [r7, #4]
 8004eaa:	f7ff fea5 	bl	8004bf8 <ADC_Disable>
 8004eae:	4603      	mov	r3, r0
 8004eb0:	73fb      	strb	r3, [r7, #15]

  /* Check if ADC is effectively disabled */
  if (tmp_hal_status == HAL_OK)
 8004eb2:	7bfb      	ldrb	r3, [r7, #15]
 8004eb4:	2b00      	cmp	r3, #0
 8004eb6:	d136      	bne.n	8004f26 <HAL_ADCEx_Calibration_Start+0xa2>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8004eb8:	687b      	ldr	r3, [r7, #4]
 8004eba:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004ebc:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8004ec0:	f023 0302 	bic.w	r3, r3, #2
 8004ec4:	f043 0202 	orr.w	r2, r3, #2
 8004ec8:	687b      	ldr	r3, [r7, #4]
 8004eca:	659a      	str	r2, [r3, #88]	@ 0x58
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Start ADC calibration in mode single-ended or differential */
    LL_ADC_StartCalibration(hadc->Instance, SingleDiff);
 8004ecc:	687b      	ldr	r3, [r7, #4]
 8004ece:	681b      	ldr	r3, [r3, #0]
 8004ed0:	6839      	ldr	r1, [r7, #0]
 8004ed2:	4618      	mov	r0, r3
 8004ed4:	f7ff ff96 	bl	8004e04 <LL_ADC_StartCalibration>

    /* Wait for calibration completion */
    while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 8004ed8:	e014      	b.n	8004f04 <HAL_ADCEx_Calibration_Start+0x80>
    {
      wait_loop_index++;
 8004eda:	68bb      	ldr	r3, [r7, #8]
 8004edc:	3301      	adds	r3, #1
 8004ede:	60bb      	str	r3, [r7, #8]
      if (wait_loop_index >= ADC_CALIBRATION_TIMEOUT)
 8004ee0:	68bb      	ldr	r3, [r7, #8]
 8004ee2:	f5b3 2f91 	cmp.w	r3, #296960	@ 0x48800
 8004ee6:	d30d      	bcc.n	8004f04 <HAL_ADCEx_Calibration_Start+0x80>
      {
        /* Update ADC state machine to error */
        ADC_STATE_CLR_SET(hadc->State,
 8004ee8:	687b      	ldr	r3, [r7, #4]
 8004eea:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004eec:	f023 0312 	bic.w	r3, r3, #18
 8004ef0:	f043 0210 	orr.w	r2, r3, #16
 8004ef4:	687b      	ldr	r3, [r7, #4]
 8004ef6:	659a      	str	r2, [r3, #88]	@ 0x58
                          HAL_ADC_STATE_BUSY_INTERNAL,
                          HAL_ADC_STATE_ERROR_INTERNAL);

        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 8004ef8:	687b      	ldr	r3, [r7, #4]
 8004efa:	2200      	movs	r2, #0
 8004efc:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

        return HAL_ERROR;
 8004f00:	2301      	movs	r3, #1
 8004f02:	e01b      	b.n	8004f3c <HAL_ADCEx_Calibration_Start+0xb8>
    while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 8004f04:	687b      	ldr	r3, [r7, #4]
 8004f06:	681b      	ldr	r3, [r3, #0]
 8004f08:	4618      	mov	r0, r3
 8004f0a:	f7ff ff94 	bl	8004e36 <LL_ADC_IsCalibrationOnGoing>
 8004f0e:	4603      	mov	r3, r0
 8004f10:	2b00      	cmp	r3, #0
 8004f12:	d1e2      	bne.n	8004eda <HAL_ADCEx_Calibration_Start+0x56>
      }
    }

    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8004f14:	687b      	ldr	r3, [r7, #4]
 8004f16:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004f18:	f023 0303 	bic.w	r3, r3, #3
 8004f1c:	f043 0201 	orr.w	r2, r3, #1
 8004f20:	687b      	ldr	r3, [r7, #4]
 8004f22:	659a      	str	r2, [r3, #88]	@ 0x58
 8004f24:	e005      	b.n	8004f32 <HAL_ADCEx_Calibration_Start+0xae>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8004f26:	687b      	ldr	r3, [r7, #4]
 8004f28:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004f2a:	f043 0210 	orr.w	r2, r3, #16
 8004f2e:	687b      	ldr	r3, [r7, #4]
 8004f30:	659a      	str	r2, [r3, #88]	@ 0x58
    /* Note: No need to update variable "tmp_hal_status" here: already set    */
    /*       to state "HAL_ERROR" by function disabling the ADC.              */
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8004f32:	687b      	ldr	r3, [r7, #4]
 8004f34:	2200      	movs	r2, #0
 8004f36:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

  /* Return function status */
  return tmp_hal_status;
 8004f3a:	7bfb      	ldrb	r3, [r7, #15]
}
 8004f3c:	4618      	mov	r0, r3
 8004f3e:	3710      	adds	r7, #16
 8004f40:	46bd      	mov	sp, r7
 8004f42:	bd80      	pop	{r7, pc}

08004f44 <HAL_ADCEx_MultiModeConfigChannel>:
  * @param hadc Master ADC handle
  * @param pMultimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef *hadc, const ADC_MultiModeTypeDef *pMultimode)
{
 8004f44:	b590      	push	{r4, r7, lr}
 8004f46:	b0a1      	sub	sp, #132	@ 0x84
 8004f48:	af00      	add	r7, sp, #0
 8004f4a:	6078      	str	r0, [r7, #4]
 8004f4c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8004f4e:	2300      	movs	r3, #0
 8004f50:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
    assert_param(IS_ADC_DMA_ACCESS_MULTIMODE(pMultimode->DMAAccessMode));
    assert_param(IS_ADC_SAMPLING_DELAY(pMultimode->TwoSamplingDelay));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8004f54:	687b      	ldr	r3, [r7, #4]
 8004f56:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
 8004f5a:	2b01      	cmp	r3, #1
 8004f5c:	d101      	bne.n	8004f62 <HAL_ADCEx_MultiModeConfigChannel+0x1e>
 8004f5e:	2302      	movs	r3, #2
 8004f60:	e093      	b.n	800508a <HAL_ADCEx_MultiModeConfigChannel+0x146>
 8004f62:	687b      	ldr	r3, [r7, #4]
 8004f64:	2201      	movs	r2, #1
 8004f66:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

  /* Temporary handle minimum initialization */
  __HAL_ADC_RESET_HANDLE_STATE(&tmp_hadc_slave);
 8004f6a:	2300      	movs	r3, #0
 8004f6c:	667b      	str	r3, [r7, #100]	@ 0x64
  ADC_CLEAR_ERRORCODE(&tmp_hadc_slave);
 8004f6e:	2300      	movs	r3, #0
 8004f70:	66bb      	str	r3, [r7, #104]	@ 0x68

  ADC_MULTI_SLAVE(hadc, &tmp_hadc_slave);
 8004f72:	687b      	ldr	r3, [r7, #4]
 8004f74:	681b      	ldr	r3, [r3, #0]
 8004f76:	4a47      	ldr	r2, [pc, #284]	@ (8005094 <HAL_ADCEx_MultiModeConfigChannel+0x150>)
 8004f78:	4293      	cmp	r3, r2
 8004f7a:	d102      	bne.n	8004f82 <HAL_ADCEx_MultiModeConfigChannel+0x3e>
 8004f7c:	4b46      	ldr	r3, [pc, #280]	@ (8005098 <HAL_ADCEx_MultiModeConfigChannel+0x154>)
 8004f7e:	60fb      	str	r3, [r7, #12]
 8004f80:	e001      	b.n	8004f86 <HAL_ADCEx_MultiModeConfigChannel+0x42>
 8004f82:	2300      	movs	r3, #0
 8004f84:	60fb      	str	r3, [r7, #12]

  if (tmp_hadc_slave.Instance == NULL)
 8004f86:	68fb      	ldr	r3, [r7, #12]
 8004f88:	2b00      	cmp	r3, #0
 8004f8a:	d10b      	bne.n	8004fa4 <HAL_ADCEx_MultiModeConfigChannel+0x60>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8004f8c:	687b      	ldr	r3, [r7, #4]
 8004f8e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004f90:	f043 0220 	orr.w	r2, r3, #32
 8004f94:	687b      	ldr	r3, [r7, #4]
 8004f96:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8004f98:	687b      	ldr	r3, [r7, #4]
 8004f9a:	2200      	movs	r2, #0
 8004f9c:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

    return HAL_ERROR;
 8004fa0:	2301      	movs	r3, #1
 8004fa2:	e072      	b.n	800508a <HAL_ADCEx_MultiModeConfigChannel+0x146>
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DMA configuration                                           */
  /*  - Multimode DMA mode                                                    */
  tmp_hadc_slave_conversion_on_going = LL_ADC_REG_IsConversionOngoing((&tmp_hadc_slave)->Instance);
 8004fa4:	68fb      	ldr	r3, [r7, #12]
 8004fa6:	4618      	mov	r0, r3
 8004fa8:	f7ff ff59 	bl	8004e5e <LL_ADC_REG_IsConversionOngoing>
 8004fac:	67b8      	str	r0, [r7, #120]	@ 0x78
  if ((LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8004fae:	687b      	ldr	r3, [r7, #4]
 8004fb0:	681b      	ldr	r3, [r3, #0]
 8004fb2:	4618      	mov	r0, r3
 8004fb4:	f7ff ff53 	bl	8004e5e <LL_ADC_REG_IsConversionOngoing>
 8004fb8:	4603      	mov	r3, r0
 8004fba:	2b00      	cmp	r3, #0
 8004fbc:	d154      	bne.n	8005068 <HAL_ADCEx_MultiModeConfigChannel+0x124>
      && (tmp_hadc_slave_conversion_on_going == 0UL))
 8004fbe:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8004fc0:	2b00      	cmp	r3, #0
 8004fc2:	d151      	bne.n	8005068 <HAL_ADCEx_MultiModeConfigChannel+0x124>
  {
    /* Pointer to the common control register */
    tmpADC_Common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);
 8004fc4:	4b35      	ldr	r3, [pc, #212]	@ (800509c <HAL_ADCEx_MultiModeConfigChannel+0x158>)
 8004fc6:	677b      	str	r3, [r7, #116]	@ 0x74

    /* If multimode is selected, configure all multimode parameters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8004fc8:	683b      	ldr	r3, [r7, #0]
 8004fca:	681b      	ldr	r3, [r3, #0]
 8004fcc:	2b00      	cmp	r3, #0
 8004fce:	d02c      	beq.n	800502a <HAL_ADCEx_MultiModeConfigChannel+0xe6>
    {
      MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG,
 8004fd0:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8004fd2:	689b      	ldr	r3, [r3, #8]
 8004fd4:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8004fd8:	683b      	ldr	r3, [r7, #0]
 8004fda:	6859      	ldr	r1, [r3, #4]
 8004fdc:	687b      	ldr	r3, [r7, #4]
 8004fde:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8004fe2:	035b      	lsls	r3, r3, #13
 8004fe4:	430b      	orrs	r3, r1
 8004fe6:	431a      	orrs	r2, r3
 8004fe8:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8004fea:	609a      	str	r2, [r3, #8]
      /*      from 1 to 10 clock cycles for 10 bits,                              */
      /*      from 1 to 8 clock cycles for 8 bits                                 */
      /*      from 1 to 6 clock cycles for 6 bits                                 */
      /*    If a higher delay is selected, it will be clipped to maximum delay    */
      /*    range                                                                 */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8004fec:	4829      	ldr	r0, [pc, #164]	@ (8005094 <HAL_ADCEx_MultiModeConfigChannel+0x150>)
 8004fee:	f7ff fef6 	bl	8004dde <LL_ADC_IsEnabled>
 8004ff2:	4604      	mov	r4, r0
 8004ff4:	4828      	ldr	r0, [pc, #160]	@ (8005098 <HAL_ADCEx_MultiModeConfigChannel+0x154>)
 8004ff6:	f7ff fef2 	bl	8004dde <LL_ADC_IsEnabled>
 8004ffa:	4603      	mov	r3, r0
 8004ffc:	431c      	orrs	r4, r3
 8004ffe:	4828      	ldr	r0, [pc, #160]	@ (80050a0 <HAL_ADCEx_MultiModeConfigChannel+0x15c>)
 8005000:	f7ff feed 	bl	8004dde <LL_ADC_IsEnabled>
 8005004:	4603      	mov	r3, r0
 8005006:	4323      	orrs	r3, r4
 8005008:	2b00      	cmp	r3, #0
 800500a:	d137      	bne.n	800507c <HAL_ADCEx_MultiModeConfigChannel+0x138>
      {
        MODIFY_REG(tmpADC_Common->CCR,
 800500c:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800500e:	689b      	ldr	r3, [r3, #8]
 8005010:	f423 6371 	bic.w	r3, r3, #3856	@ 0xf10
 8005014:	f023 030f 	bic.w	r3, r3, #15
 8005018:	683a      	ldr	r2, [r7, #0]
 800501a:	6811      	ldr	r1, [r2, #0]
 800501c:	683a      	ldr	r2, [r7, #0]
 800501e:	6892      	ldr	r2, [r2, #8]
 8005020:	430a      	orrs	r2, r1
 8005022:	431a      	orrs	r2, r3
 8005024:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8005026:	609a      	str	r2, [r3, #8]
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8005028:	e028      	b.n	800507c <HAL_ADCEx_MultiModeConfigChannel+0x138>
                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG);
 800502a:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800502c:	689b      	ldr	r3, [r3, #8]
 800502e:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8005032:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8005034:	609a      	str	r2, [r3, #8]

      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8005036:	4817      	ldr	r0, [pc, #92]	@ (8005094 <HAL_ADCEx_MultiModeConfigChannel+0x150>)
 8005038:	f7ff fed1 	bl	8004dde <LL_ADC_IsEnabled>
 800503c:	4604      	mov	r4, r0
 800503e:	4816      	ldr	r0, [pc, #88]	@ (8005098 <HAL_ADCEx_MultiModeConfigChannel+0x154>)
 8005040:	f7ff fecd 	bl	8004dde <LL_ADC_IsEnabled>
 8005044:	4603      	mov	r3, r0
 8005046:	431c      	orrs	r4, r3
 8005048:	4815      	ldr	r0, [pc, #84]	@ (80050a0 <HAL_ADCEx_MultiModeConfigChannel+0x15c>)
 800504a:	f7ff fec8 	bl	8004dde <LL_ADC_IsEnabled>
 800504e:	4603      	mov	r3, r0
 8005050:	4323      	orrs	r3, r4
 8005052:	2b00      	cmp	r3, #0
 8005054:	d112      	bne.n	800507c <HAL_ADCEx_MultiModeConfigChannel+0x138>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 8005056:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8005058:	689b      	ldr	r3, [r3, #8]
 800505a:	f423 6371 	bic.w	r3, r3, #3856	@ 0xf10
 800505e:	f023 030f 	bic.w	r3, r3, #15
 8005062:	6f7a      	ldr	r2, [r7, #116]	@ 0x74
 8005064:	6093      	str	r3, [r2, #8]
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8005066:	e009      	b.n	800507c <HAL_ADCEx_MultiModeConfigChannel+0x138>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8005068:	687b      	ldr	r3, [r7, #4]
 800506a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800506c:	f043 0220 	orr.w	r2, r3, #32
 8005070:	687b      	ldr	r3, [r7, #4]
 8005072:	659a      	str	r2, [r3, #88]	@ 0x58

    tmp_hal_status = HAL_ERROR;
 8005074:	2301      	movs	r3, #1
 8005076:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
 800507a:	e000      	b.n	800507e <HAL_ADCEx_MultiModeConfigChannel+0x13a>
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 800507c:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800507e:	687b      	ldr	r3, [r7, #4]
 8005080:	2200      	movs	r2, #0
 8005082:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

  /* Return function status */
  return tmp_hal_status;
 8005086:	f897 307f 	ldrb.w	r3, [r7, #127]	@ 0x7f
}
 800508a:	4618      	mov	r0, r3
 800508c:	3784      	adds	r7, #132	@ 0x84
 800508e:	46bd      	mov	sp, r7
 8005090:	bd90      	pop	{r4, r7, pc}
 8005092:	bf00      	nop
 8005094:	50040000 	.word	0x50040000
 8005098:	50040100 	.word	0x50040100
 800509c:	50040300 	.word	0x50040300
 80050a0:	50040200 	.word	0x50040200

080050a4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80050a4:	b480      	push	{r7}
 80050a6:	b085      	sub	sp, #20
 80050a8:	af00      	add	r7, sp, #0
 80050aa:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80050ac:	687b      	ldr	r3, [r7, #4]
 80050ae:	f003 0307 	and.w	r3, r3, #7
 80050b2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80050b4:	4b0c      	ldr	r3, [pc, #48]	@ (80050e8 <__NVIC_SetPriorityGrouping+0x44>)
 80050b6:	68db      	ldr	r3, [r3, #12]
 80050b8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80050ba:	68ba      	ldr	r2, [r7, #8]
 80050bc:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80050c0:	4013      	ands	r3, r2
 80050c2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80050c4:	68fb      	ldr	r3, [r7, #12]
 80050c6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80050c8:	68bb      	ldr	r3, [r7, #8]
 80050ca:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80050cc:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80050d0:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80050d4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80050d6:	4a04      	ldr	r2, [pc, #16]	@ (80050e8 <__NVIC_SetPriorityGrouping+0x44>)
 80050d8:	68bb      	ldr	r3, [r7, #8]
 80050da:	60d3      	str	r3, [r2, #12]
}
 80050dc:	bf00      	nop
 80050de:	3714      	adds	r7, #20
 80050e0:	46bd      	mov	sp, r7
 80050e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050e6:	4770      	bx	lr
 80050e8:	e000ed00 	.word	0xe000ed00

080050ec <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80050ec:	b480      	push	{r7}
 80050ee:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80050f0:	4b04      	ldr	r3, [pc, #16]	@ (8005104 <__NVIC_GetPriorityGrouping+0x18>)
 80050f2:	68db      	ldr	r3, [r3, #12]
 80050f4:	0a1b      	lsrs	r3, r3, #8
 80050f6:	f003 0307 	and.w	r3, r3, #7
}
 80050fa:	4618      	mov	r0, r3
 80050fc:	46bd      	mov	sp, r7
 80050fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005102:	4770      	bx	lr
 8005104:	e000ed00 	.word	0xe000ed00

08005108 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8005108:	b480      	push	{r7}
 800510a:	b083      	sub	sp, #12
 800510c:	af00      	add	r7, sp, #0
 800510e:	4603      	mov	r3, r0
 8005110:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8005112:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005116:	2b00      	cmp	r3, #0
 8005118:	db0b      	blt.n	8005132 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800511a:	79fb      	ldrb	r3, [r7, #7]
 800511c:	f003 021f 	and.w	r2, r3, #31
 8005120:	4907      	ldr	r1, [pc, #28]	@ (8005140 <__NVIC_EnableIRQ+0x38>)
 8005122:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005126:	095b      	lsrs	r3, r3, #5
 8005128:	2001      	movs	r0, #1
 800512a:	fa00 f202 	lsl.w	r2, r0, r2
 800512e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8005132:	bf00      	nop
 8005134:	370c      	adds	r7, #12
 8005136:	46bd      	mov	sp, r7
 8005138:	f85d 7b04 	ldr.w	r7, [sp], #4
 800513c:	4770      	bx	lr
 800513e:	bf00      	nop
 8005140:	e000e100 	.word	0xe000e100

08005144 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8005144:	b480      	push	{r7}
 8005146:	b083      	sub	sp, #12
 8005148:	af00      	add	r7, sp, #0
 800514a:	4603      	mov	r3, r0
 800514c:	6039      	str	r1, [r7, #0]
 800514e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8005150:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005154:	2b00      	cmp	r3, #0
 8005156:	db0a      	blt.n	800516e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8005158:	683b      	ldr	r3, [r7, #0]
 800515a:	b2da      	uxtb	r2, r3
 800515c:	490c      	ldr	r1, [pc, #48]	@ (8005190 <__NVIC_SetPriority+0x4c>)
 800515e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005162:	0112      	lsls	r2, r2, #4
 8005164:	b2d2      	uxtb	r2, r2
 8005166:	440b      	add	r3, r1
 8005168:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800516c:	e00a      	b.n	8005184 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800516e:	683b      	ldr	r3, [r7, #0]
 8005170:	b2da      	uxtb	r2, r3
 8005172:	4908      	ldr	r1, [pc, #32]	@ (8005194 <__NVIC_SetPriority+0x50>)
 8005174:	79fb      	ldrb	r3, [r7, #7]
 8005176:	f003 030f 	and.w	r3, r3, #15
 800517a:	3b04      	subs	r3, #4
 800517c:	0112      	lsls	r2, r2, #4
 800517e:	b2d2      	uxtb	r2, r2
 8005180:	440b      	add	r3, r1
 8005182:	761a      	strb	r2, [r3, #24]
}
 8005184:	bf00      	nop
 8005186:	370c      	adds	r7, #12
 8005188:	46bd      	mov	sp, r7
 800518a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800518e:	4770      	bx	lr
 8005190:	e000e100 	.word	0xe000e100
 8005194:	e000ed00 	.word	0xe000ed00

08005198 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8005198:	b480      	push	{r7}
 800519a:	b089      	sub	sp, #36	@ 0x24
 800519c:	af00      	add	r7, sp, #0
 800519e:	60f8      	str	r0, [r7, #12]
 80051a0:	60b9      	str	r1, [r7, #8]
 80051a2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80051a4:	68fb      	ldr	r3, [r7, #12]
 80051a6:	f003 0307 	and.w	r3, r3, #7
 80051aa:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80051ac:	69fb      	ldr	r3, [r7, #28]
 80051ae:	f1c3 0307 	rsb	r3, r3, #7
 80051b2:	2b04      	cmp	r3, #4
 80051b4:	bf28      	it	cs
 80051b6:	2304      	movcs	r3, #4
 80051b8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80051ba:	69fb      	ldr	r3, [r7, #28]
 80051bc:	3304      	adds	r3, #4
 80051be:	2b06      	cmp	r3, #6
 80051c0:	d902      	bls.n	80051c8 <NVIC_EncodePriority+0x30>
 80051c2:	69fb      	ldr	r3, [r7, #28]
 80051c4:	3b03      	subs	r3, #3
 80051c6:	e000      	b.n	80051ca <NVIC_EncodePriority+0x32>
 80051c8:	2300      	movs	r3, #0
 80051ca:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80051cc:	f04f 32ff 	mov.w	r2, #4294967295
 80051d0:	69bb      	ldr	r3, [r7, #24]
 80051d2:	fa02 f303 	lsl.w	r3, r2, r3
 80051d6:	43da      	mvns	r2, r3
 80051d8:	68bb      	ldr	r3, [r7, #8]
 80051da:	401a      	ands	r2, r3
 80051dc:	697b      	ldr	r3, [r7, #20]
 80051de:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80051e0:	f04f 31ff 	mov.w	r1, #4294967295
 80051e4:	697b      	ldr	r3, [r7, #20]
 80051e6:	fa01 f303 	lsl.w	r3, r1, r3
 80051ea:	43d9      	mvns	r1, r3
 80051ec:	687b      	ldr	r3, [r7, #4]
 80051ee:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80051f0:	4313      	orrs	r3, r2
         );
}
 80051f2:	4618      	mov	r0, r3
 80051f4:	3724      	adds	r7, #36	@ 0x24
 80051f6:	46bd      	mov	sp, r7
 80051f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051fc:	4770      	bx	lr
	...

08005200 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8005200:	b580      	push	{r7, lr}
 8005202:	b082      	sub	sp, #8
 8005204:	af00      	add	r7, sp, #0
 8005206:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8005208:	687b      	ldr	r3, [r7, #4]
 800520a:	3b01      	subs	r3, #1
 800520c:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8005210:	d301      	bcc.n	8005216 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8005212:	2301      	movs	r3, #1
 8005214:	e00f      	b.n	8005236 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8005216:	4a0a      	ldr	r2, [pc, #40]	@ (8005240 <SysTick_Config+0x40>)
 8005218:	687b      	ldr	r3, [r7, #4]
 800521a:	3b01      	subs	r3, #1
 800521c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800521e:	210f      	movs	r1, #15
 8005220:	f04f 30ff 	mov.w	r0, #4294967295
 8005224:	f7ff ff8e 	bl	8005144 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8005228:	4b05      	ldr	r3, [pc, #20]	@ (8005240 <SysTick_Config+0x40>)
 800522a:	2200      	movs	r2, #0
 800522c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800522e:	4b04      	ldr	r3, [pc, #16]	@ (8005240 <SysTick_Config+0x40>)
 8005230:	2207      	movs	r2, #7
 8005232:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8005234:	2300      	movs	r3, #0
}
 8005236:	4618      	mov	r0, r3
 8005238:	3708      	adds	r7, #8
 800523a:	46bd      	mov	sp, r7
 800523c:	bd80      	pop	{r7, pc}
 800523e:	bf00      	nop
 8005240:	e000e010 	.word	0xe000e010

08005244 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8005244:	b580      	push	{r7, lr}
 8005246:	b082      	sub	sp, #8
 8005248:	af00      	add	r7, sp, #0
 800524a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800524c:	6878      	ldr	r0, [r7, #4]
 800524e:	f7ff ff29 	bl	80050a4 <__NVIC_SetPriorityGrouping>
}
 8005252:	bf00      	nop
 8005254:	3708      	adds	r7, #8
 8005256:	46bd      	mov	sp, r7
 8005258:	bd80      	pop	{r7, pc}

0800525a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800525a:	b580      	push	{r7, lr}
 800525c:	b086      	sub	sp, #24
 800525e:	af00      	add	r7, sp, #0
 8005260:	4603      	mov	r3, r0
 8005262:	60b9      	str	r1, [r7, #8]
 8005264:	607a      	str	r2, [r7, #4]
 8005266:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8005268:	2300      	movs	r3, #0
 800526a:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 800526c:	f7ff ff3e 	bl	80050ec <__NVIC_GetPriorityGrouping>
 8005270:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8005272:	687a      	ldr	r2, [r7, #4]
 8005274:	68b9      	ldr	r1, [r7, #8]
 8005276:	6978      	ldr	r0, [r7, #20]
 8005278:	f7ff ff8e 	bl	8005198 <NVIC_EncodePriority>
 800527c:	4602      	mov	r2, r0
 800527e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8005282:	4611      	mov	r1, r2
 8005284:	4618      	mov	r0, r3
 8005286:	f7ff ff5d 	bl	8005144 <__NVIC_SetPriority>
}
 800528a:	bf00      	nop
 800528c:	3718      	adds	r7, #24
 800528e:	46bd      	mov	sp, r7
 8005290:	bd80      	pop	{r7, pc}

08005292 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8005292:	b580      	push	{r7, lr}
 8005294:	b082      	sub	sp, #8
 8005296:	af00      	add	r7, sp, #0
 8005298:	4603      	mov	r3, r0
 800529a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800529c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80052a0:	4618      	mov	r0, r3
 80052a2:	f7ff ff31 	bl	8005108 <__NVIC_EnableIRQ>
}
 80052a6:	bf00      	nop
 80052a8:	3708      	adds	r7, #8
 80052aa:	46bd      	mov	sp, r7
 80052ac:	bd80      	pop	{r7, pc}

080052ae <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80052ae:	b580      	push	{r7, lr}
 80052b0:	b082      	sub	sp, #8
 80052b2:	af00      	add	r7, sp, #0
 80052b4:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80052b6:	6878      	ldr	r0, [r7, #4]
 80052b8:	f7ff ffa2 	bl	8005200 <SysTick_Config>
 80052bc:	4603      	mov	r3, r0
}
 80052be:	4618      	mov	r0, r3
 80052c0:	3708      	adds	r7, #8
 80052c2:	46bd      	mov	sp, r7
 80052c4:	bd80      	pop	{r7, pc}
	...

080052c8 <HAL_DMA_Init>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80052c8:	b480      	push	{r7}
 80052ca:	b085      	sub	sp, #20
 80052cc:	af00      	add	r7, sp, #0
 80052ce:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if (hdma == NULL)
 80052d0:	687b      	ldr	r3, [r7, #4]
 80052d2:	2b00      	cmp	r3, #0
 80052d4:	d101      	bne.n	80052da <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 80052d6:	2301      	movs	r3, #1
 80052d8:	e098      	b.n	800540c <HAL_DMA_Init+0x144>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 80052da:	687b      	ldr	r3, [r7, #4]
 80052dc:	681b      	ldr	r3, [r3, #0]
 80052de:	461a      	mov	r2, r3
 80052e0:	4b4d      	ldr	r3, [pc, #308]	@ (8005418 <HAL_DMA_Init+0x150>)
 80052e2:	429a      	cmp	r2, r3
 80052e4:	d80f      	bhi.n	8005306 <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 80052e6:	687b      	ldr	r3, [r7, #4]
 80052e8:	681b      	ldr	r3, [r3, #0]
 80052ea:	461a      	mov	r2, r3
 80052ec:	4b4b      	ldr	r3, [pc, #300]	@ (800541c <HAL_DMA_Init+0x154>)
 80052ee:	4413      	add	r3, r2
 80052f0:	4a4b      	ldr	r2, [pc, #300]	@ (8005420 <HAL_DMA_Init+0x158>)
 80052f2:	fba2 2303 	umull	r2, r3, r2, r3
 80052f6:	091b      	lsrs	r3, r3, #4
 80052f8:	009a      	lsls	r2, r3, #2
 80052fa:	687b      	ldr	r3, [r7, #4]
 80052fc:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA1;
 80052fe:	687b      	ldr	r3, [r7, #4]
 8005300:	4a48      	ldr	r2, [pc, #288]	@ (8005424 <HAL_DMA_Init+0x15c>)
 8005302:	641a      	str	r2, [r3, #64]	@ 0x40
 8005304:	e00e      	b.n	8005324 <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
 8005306:	687b      	ldr	r3, [r7, #4]
 8005308:	681b      	ldr	r3, [r3, #0]
 800530a:	461a      	mov	r2, r3
 800530c:	4b46      	ldr	r3, [pc, #280]	@ (8005428 <HAL_DMA_Init+0x160>)
 800530e:	4413      	add	r3, r2
 8005310:	4a43      	ldr	r2, [pc, #268]	@ (8005420 <HAL_DMA_Init+0x158>)
 8005312:	fba2 2303 	umull	r2, r3, r2, r3
 8005316:	091b      	lsrs	r3, r3, #4
 8005318:	009a      	lsls	r2, r3, #2
 800531a:	687b      	ldr	r3, [r7, #4]
 800531c:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA2;
 800531e:	687b      	ldr	r3, [r7, #4]
 8005320:	4a42      	ldr	r2, [pc, #264]	@ (800542c <HAL_DMA_Init+0x164>)
 8005322:	641a      	str	r2, [r3, #64]	@ 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8005324:	687b      	ldr	r3, [r7, #4]
 8005326:	2202      	movs	r2, #2
 8005328:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 800532c:	687b      	ldr	r3, [r7, #4]
 800532e:	681b      	ldr	r3, [r3, #0]
 8005330:	681b      	ldr	r3, [r3, #0]
 8005332:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 8005334:	68fb      	ldr	r3, [r7, #12]
 8005336:	f423 43ff 	bic.w	r3, r3, #32640	@ 0x7f80
 800533a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800533e:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8005340:	687b      	ldr	r3, [r7, #4]
 8005342:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8005344:	687b      	ldr	r3, [r7, #4]
 8005346:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 8005348:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800534a:	687b      	ldr	r3, [r7, #4]
 800534c:	691b      	ldr	r3, [r3, #16]
 800534e:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8005350:	687b      	ldr	r3, [r7, #4]
 8005352:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8005354:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8005356:	687b      	ldr	r3, [r7, #4]
 8005358:	699b      	ldr	r3, [r3, #24]
 800535a:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800535c:	687b      	ldr	r3, [r7, #4]
 800535e:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8005360:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8005362:	687b      	ldr	r3, [r7, #4]
 8005364:	6a1b      	ldr	r3, [r3, #32]
 8005366:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8005368:	68fa      	ldr	r2, [r7, #12]
 800536a:	4313      	orrs	r3, r2
 800536c:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 800536e:	687b      	ldr	r3, [r7, #4]
 8005370:	681b      	ldr	r3, [r3, #0]
 8005372:	68fa      	ldr	r2, [r7, #12]
 8005374:	601a      	str	r2, [r3, #0]
#endif /* DMAMUX1 */

#if !defined (DMAMUX1)

  /* Set request selection */
  if (hdma->Init.Direction != DMA_MEMORY_TO_MEMORY)
 8005376:	687b      	ldr	r3, [r7, #4]
 8005378:	689b      	ldr	r3, [r3, #8]
 800537a:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800537e:	d039      	beq.n	80053f4 <HAL_DMA_Init+0x12c>
  {
    /* Write to DMA channel selection register */
    if (DMA1 == hdma->DmaBaseAddress)
 8005380:	687b      	ldr	r3, [r7, #4]
 8005382:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005384:	4a27      	ldr	r2, [pc, #156]	@ (8005424 <HAL_DMA_Init+0x15c>)
 8005386:	4293      	cmp	r3, r2
 8005388:	d11a      	bne.n	80053c0 <HAL_DMA_Init+0xf8>
    {
      /* Reset request selection for DMA1 Channelx */
      DMA1_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 800538a:	4b29      	ldr	r3, [pc, #164]	@ (8005430 <HAL_DMA_Init+0x168>)
 800538c:	681a      	ldr	r2, [r3, #0]
 800538e:	687b      	ldr	r3, [r7, #4]
 8005390:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005392:	f003 031c 	and.w	r3, r3, #28
 8005396:	210f      	movs	r1, #15
 8005398:	fa01 f303 	lsl.w	r3, r1, r3
 800539c:	43db      	mvns	r3, r3
 800539e:	4924      	ldr	r1, [pc, #144]	@ (8005430 <HAL_DMA_Init+0x168>)
 80053a0:	4013      	ands	r3, r2
 80053a2:	600b      	str	r3, [r1, #0]

      /* Configure request selection for DMA1 Channelx */
      DMA1_CSELR->CSELR |= (uint32_t)(hdma->Init.Request << (hdma->ChannelIndex & 0x1cU));
 80053a4:	4b22      	ldr	r3, [pc, #136]	@ (8005430 <HAL_DMA_Init+0x168>)
 80053a6:	681a      	ldr	r2, [r3, #0]
 80053a8:	687b      	ldr	r3, [r7, #4]
 80053aa:	6859      	ldr	r1, [r3, #4]
 80053ac:	687b      	ldr	r3, [r7, #4]
 80053ae:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80053b0:	f003 031c 	and.w	r3, r3, #28
 80053b4:	fa01 f303 	lsl.w	r3, r1, r3
 80053b8:	491d      	ldr	r1, [pc, #116]	@ (8005430 <HAL_DMA_Init+0x168>)
 80053ba:	4313      	orrs	r3, r2
 80053bc:	600b      	str	r3, [r1, #0]
 80053be:	e019      	b.n	80053f4 <HAL_DMA_Init+0x12c>
    }
    else /* DMA2 */
    {
      /* Reset request selection for DMA2 Channelx */
      DMA2_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 80053c0:	4b1c      	ldr	r3, [pc, #112]	@ (8005434 <HAL_DMA_Init+0x16c>)
 80053c2:	681a      	ldr	r2, [r3, #0]
 80053c4:	687b      	ldr	r3, [r7, #4]
 80053c6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80053c8:	f003 031c 	and.w	r3, r3, #28
 80053cc:	210f      	movs	r1, #15
 80053ce:	fa01 f303 	lsl.w	r3, r1, r3
 80053d2:	43db      	mvns	r3, r3
 80053d4:	4917      	ldr	r1, [pc, #92]	@ (8005434 <HAL_DMA_Init+0x16c>)
 80053d6:	4013      	ands	r3, r2
 80053d8:	600b      	str	r3, [r1, #0]

      /* Configure request selection for DMA2 Channelx */
      DMA2_CSELR->CSELR |= (uint32_t)(hdma->Init.Request << (hdma->ChannelIndex & 0x1cU));
 80053da:	4b16      	ldr	r3, [pc, #88]	@ (8005434 <HAL_DMA_Init+0x16c>)
 80053dc:	681a      	ldr	r2, [r3, #0]
 80053de:	687b      	ldr	r3, [r7, #4]
 80053e0:	6859      	ldr	r1, [r3, #4]
 80053e2:	687b      	ldr	r3, [r7, #4]
 80053e4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80053e6:	f003 031c 	and.w	r3, r3, #28
 80053ea:	fa01 f303 	lsl.w	r3, r1, r3
 80053ee:	4911      	ldr	r1, [pc, #68]	@ (8005434 <HAL_DMA_Init+0x16c>)
 80053f0:	4313      	orrs	r3, r2
 80053f2:	600b      	str	r3, [r1, #0]
#endif /* STM32L431xx || STM32L432xx || STM32L433xx || STM32L442xx || STM32L443xx */
  /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L442xx || STM32L486xx */
  /* STM32L496xx || STM32L4A6xx                                              */

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80053f4:	687b      	ldr	r3, [r7, #4]
 80053f6:	2200      	movs	r2, #0
 80053f8:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 80053fa:	687b      	ldr	r3, [r7, #4]
 80053fc:	2201      	movs	r2, #1
 80053fe:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8005402:	687b      	ldr	r3, [r7, #4]
 8005404:	2200      	movs	r2, #0
 8005406:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 800540a:	2300      	movs	r3, #0
}
 800540c:	4618      	mov	r0, r3
 800540e:	3714      	adds	r7, #20
 8005410:	46bd      	mov	sp, r7
 8005412:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005416:	4770      	bx	lr
 8005418:	40020407 	.word	0x40020407
 800541c:	bffdfff8 	.word	0xbffdfff8
 8005420:	cccccccd 	.word	0xcccccccd
 8005424:	40020000 	.word	0x40020000
 8005428:	bffdfbf8 	.word	0xbffdfbf8
 800542c:	40020400 	.word	0x40020400
 8005430:	400200a8 	.word	0x400200a8
 8005434:	400204a8 	.word	0x400204a8

08005438 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8005438:	b580      	push	{r7, lr}
 800543a:	b086      	sub	sp, #24
 800543c:	af00      	add	r7, sp, #0
 800543e:	60f8      	str	r0, [r7, #12]
 8005440:	60b9      	str	r1, [r7, #8]
 8005442:	607a      	str	r2, [r7, #4]
 8005444:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8005446:	2300      	movs	r3, #0
 8005448:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 800544a:	68fb      	ldr	r3, [r7, #12]
 800544c:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8005450:	2b01      	cmp	r3, #1
 8005452:	d101      	bne.n	8005458 <HAL_DMA_Start_IT+0x20>
 8005454:	2302      	movs	r3, #2
 8005456:	e04b      	b.n	80054f0 <HAL_DMA_Start_IT+0xb8>
 8005458:	68fb      	ldr	r3, [r7, #12]
 800545a:	2201      	movs	r2, #1
 800545c:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  if (HAL_DMA_STATE_READY == hdma->State)
 8005460:	68fb      	ldr	r3, [r7, #12]
 8005462:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8005466:	b2db      	uxtb	r3, r3
 8005468:	2b01      	cmp	r3, #1
 800546a:	d13a      	bne.n	80054e2 <HAL_DMA_Start_IT+0xaa>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 800546c:	68fb      	ldr	r3, [r7, #12]
 800546e:	2202      	movs	r2, #2
 8005470:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8005474:	68fb      	ldr	r3, [r7, #12]
 8005476:	2200      	movs	r2, #0
 8005478:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 800547a:	68fb      	ldr	r3, [r7, #12]
 800547c:	681b      	ldr	r3, [r3, #0]
 800547e:	681a      	ldr	r2, [r3, #0]
 8005480:	68fb      	ldr	r3, [r7, #12]
 8005482:	681b      	ldr	r3, [r3, #0]
 8005484:	f022 0201 	bic.w	r2, r2, #1
 8005488:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 800548a:	683b      	ldr	r3, [r7, #0]
 800548c:	687a      	ldr	r2, [r7, #4]
 800548e:	68b9      	ldr	r1, [r7, #8]
 8005490:	68f8      	ldr	r0, [r7, #12]
 8005492:	f000 f91e 	bl	80056d2 <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if (NULL != hdma->XferHalfCpltCallback)
 8005496:	68fb      	ldr	r3, [r7, #12]
 8005498:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800549a:	2b00      	cmp	r3, #0
 800549c:	d008      	beq.n	80054b0 <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800549e:	68fb      	ldr	r3, [r7, #12]
 80054a0:	681b      	ldr	r3, [r3, #0]
 80054a2:	681a      	ldr	r2, [r3, #0]
 80054a4:	68fb      	ldr	r3, [r7, #12]
 80054a6:	681b      	ldr	r3, [r3, #0]
 80054a8:	f042 020e 	orr.w	r2, r2, #14
 80054ac:	601a      	str	r2, [r3, #0]
 80054ae:	e00f      	b.n	80054d0 <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80054b0:	68fb      	ldr	r3, [r7, #12]
 80054b2:	681b      	ldr	r3, [r3, #0]
 80054b4:	681a      	ldr	r2, [r3, #0]
 80054b6:	68fb      	ldr	r3, [r7, #12]
 80054b8:	681b      	ldr	r3, [r3, #0]
 80054ba:	f022 0204 	bic.w	r2, r2, #4
 80054be:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 80054c0:	68fb      	ldr	r3, [r7, #12]
 80054c2:	681b      	ldr	r3, [r3, #0]
 80054c4:	681a      	ldr	r2, [r3, #0]
 80054c6:	68fb      	ldr	r3, [r7, #12]
 80054c8:	681b      	ldr	r3, [r3, #0]
 80054ca:	f042 020a 	orr.w	r2, r2, #10
 80054ce:	601a      	str	r2, [r3, #0]
    }

#endif /* DMAMUX1 */

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 80054d0:	68fb      	ldr	r3, [r7, #12]
 80054d2:	681b      	ldr	r3, [r3, #0]
 80054d4:	681a      	ldr	r2, [r3, #0]
 80054d6:	68fb      	ldr	r3, [r7, #12]
 80054d8:	681b      	ldr	r3, [r3, #0]
 80054da:	f042 0201 	orr.w	r2, r2, #1
 80054de:	601a      	str	r2, [r3, #0]
 80054e0:	e005      	b.n	80054ee <HAL_DMA_Start_IT+0xb6>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80054e2:	68fb      	ldr	r3, [r7, #12]
 80054e4:	2200      	movs	r2, #0
 80054e6:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Remain BUSY */
    status = HAL_BUSY;
 80054ea:	2302      	movs	r3, #2
 80054ec:	75fb      	strb	r3, [r7, #23]
  }
  return status;
 80054ee:	7dfb      	ldrb	r3, [r7, #23]
}
 80054f0:	4618      	mov	r0, r3
 80054f2:	3718      	adds	r7, #24
 80054f4:	46bd      	mov	sp, r7
 80054f6:	bd80      	pop	{r7, pc}

080054f8 <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80054f8:	b480      	push	{r7}
 80054fa:	b085      	sub	sp, #20
 80054fc:	af00      	add	r7, sp, #0
 80054fe:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005500:	2300      	movs	r3, #0
 8005502:	73fb      	strb	r3, [r7, #15]

  /* Check the DMA peripheral state */
  if (hdma->State != HAL_DMA_STATE_BUSY)
 8005504:	687b      	ldr	r3, [r7, #4]
 8005506:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 800550a:	b2db      	uxtb	r3, r3
 800550c:	2b02      	cmp	r3, #2
 800550e:	d008      	beq.n	8005522 <HAL_DMA_Abort+0x2a>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8005510:	687b      	ldr	r3, [r7, #4]
 8005512:	2204      	movs	r2, #4
 8005514:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8005516:	687b      	ldr	r3, [r7, #4]
 8005518:	2200      	movs	r2, #0
 800551a:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 800551e:	2301      	movs	r3, #1
 8005520:	e022      	b.n	8005568 <HAL_DMA_Abort+0x70>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8005522:	687b      	ldr	r3, [r7, #4]
 8005524:	681b      	ldr	r3, [r3, #0]
 8005526:	681a      	ldr	r2, [r3, #0]
 8005528:	687b      	ldr	r3, [r7, #4]
 800552a:	681b      	ldr	r3, [r3, #0]
 800552c:	f022 020e 	bic.w	r2, r2, #14
 8005530:	601a      	str	r2, [r3, #0]
    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
#endif /* DMAMUX1 */

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8005532:	687b      	ldr	r3, [r7, #4]
 8005534:	681b      	ldr	r3, [r3, #0]
 8005536:	681a      	ldr	r2, [r3, #0]
 8005538:	687b      	ldr	r3, [r7, #4]
 800553a:	681b      	ldr	r3, [r3, #0]
 800553c:	f022 0201 	bic.w	r2, r2, #1
 8005540:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8005542:	687b      	ldr	r3, [r7, #4]
 8005544:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005546:	f003 021c 	and.w	r2, r3, #28
 800554a:	687b      	ldr	r3, [r7, #4]
 800554c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800554e:	2101      	movs	r1, #1
 8005550:	fa01 f202 	lsl.w	r2, r1, r2
 8005554:	605a      	str	r2, [r3, #4]
    }

#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8005556:	687b      	ldr	r3, [r7, #4]
 8005558:	2201      	movs	r2, #1
 800555a:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800555e:	687b      	ldr	r3, [r7, #4]
 8005560:	2200      	movs	r2, #0
 8005562:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    return status;
 8005566:	7bfb      	ldrb	r3, [r7, #15]
  }
}
 8005568:	4618      	mov	r0, r3
 800556a:	3714      	adds	r7, #20
 800556c:	46bd      	mov	sp, r7
 800556e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005572:	4770      	bx	lr

08005574 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8005574:	b580      	push	{r7, lr}
 8005576:	b084      	sub	sp, #16
 8005578:	af00      	add	r7, sp, #0
 800557a:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 800557c:	687b      	ldr	r3, [r7, #4]
 800557e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005580:	681b      	ldr	r3, [r3, #0]
 8005582:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8005584:	687b      	ldr	r3, [r7, #4]
 8005586:	681b      	ldr	r3, [r3, #0]
 8005588:	681b      	ldr	r3, [r3, #0]
 800558a:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_HT) != 0U))
 800558c:	687b      	ldr	r3, [r7, #4]
 800558e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005590:	f003 031c 	and.w	r3, r3, #28
 8005594:	2204      	movs	r2, #4
 8005596:	409a      	lsls	r2, r3
 8005598:	68fb      	ldr	r3, [r7, #12]
 800559a:	4013      	ands	r3, r2
 800559c:	2b00      	cmp	r3, #0
 800559e:	d026      	beq.n	80055ee <HAL_DMA_IRQHandler+0x7a>
 80055a0:	68bb      	ldr	r3, [r7, #8]
 80055a2:	f003 0304 	and.w	r3, r3, #4
 80055a6:	2b00      	cmp	r3, #0
 80055a8:	d021      	beq.n	80055ee <HAL_DMA_IRQHandler+0x7a>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80055aa:	687b      	ldr	r3, [r7, #4]
 80055ac:	681b      	ldr	r3, [r3, #0]
 80055ae:	681b      	ldr	r3, [r3, #0]
 80055b0:	f003 0320 	and.w	r3, r3, #32
 80055b4:	2b00      	cmp	r3, #0
 80055b6:	d107      	bne.n	80055c8 <HAL_DMA_IRQHandler+0x54>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80055b8:	687b      	ldr	r3, [r7, #4]
 80055ba:	681b      	ldr	r3, [r3, #0]
 80055bc:	681a      	ldr	r2, [r3, #0]
 80055be:	687b      	ldr	r3, [r7, #4]
 80055c0:	681b      	ldr	r3, [r3, #0]
 80055c2:	f022 0204 	bic.w	r2, r2, #4
 80055c6:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    hdma->DmaBaseAddress->IFCR = DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1CU);
 80055c8:	687b      	ldr	r3, [r7, #4]
 80055ca:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80055cc:	f003 021c 	and.w	r2, r3, #28
 80055d0:	687b      	ldr	r3, [r7, #4]
 80055d2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80055d4:	2104      	movs	r1, #4
 80055d6:	fa01 f202 	lsl.w	r2, r1, r2
 80055da:	605a      	str	r2, [r3, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if (hdma->XferHalfCpltCallback != NULL)
 80055dc:	687b      	ldr	r3, [r7, #4]
 80055de:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80055e0:	2b00      	cmp	r3, #0
 80055e2:	d071      	beq.n	80056c8 <HAL_DMA_IRQHandler+0x154>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 80055e4:	687b      	ldr	r3, [r7, #4]
 80055e6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80055e8:	6878      	ldr	r0, [r7, #4]
 80055ea:	4798      	blx	r3
    if (hdma->XferHalfCpltCallback != NULL)
 80055ec:	e06c      	b.n	80056c8 <HAL_DMA_IRQHandler+0x154>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TC) != 0U))
 80055ee:	687b      	ldr	r3, [r7, #4]
 80055f0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80055f2:	f003 031c 	and.w	r3, r3, #28
 80055f6:	2202      	movs	r2, #2
 80055f8:	409a      	lsls	r2, r3
 80055fa:	68fb      	ldr	r3, [r7, #12]
 80055fc:	4013      	ands	r3, r2
 80055fe:	2b00      	cmp	r3, #0
 8005600:	d02e      	beq.n	8005660 <HAL_DMA_IRQHandler+0xec>
 8005602:	68bb      	ldr	r3, [r7, #8]
 8005604:	f003 0302 	and.w	r3, r3, #2
 8005608:	2b00      	cmp	r3, #0
 800560a:	d029      	beq.n	8005660 <HAL_DMA_IRQHandler+0xec>
  {
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800560c:	687b      	ldr	r3, [r7, #4]
 800560e:	681b      	ldr	r3, [r3, #0]
 8005610:	681b      	ldr	r3, [r3, #0]
 8005612:	f003 0320 	and.w	r3, r3, #32
 8005616:	2b00      	cmp	r3, #0
 8005618:	d10b      	bne.n	8005632 <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      /* Disable the transfer complete and error interrupt */
      /* if the DMA mode is not CIRCULAR  */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 800561a:	687b      	ldr	r3, [r7, #4]
 800561c:	681b      	ldr	r3, [r3, #0]
 800561e:	681a      	ldr	r2, [r3, #0]
 8005620:	687b      	ldr	r3, [r7, #4]
 8005622:	681b      	ldr	r3, [r3, #0]
 8005624:	f022 020a 	bic.w	r2, r2, #10
 8005628:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 800562a:	687b      	ldr	r3, [r7, #4]
 800562c:	2201      	movs	r2, #1
 800562e:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1CU));
 8005632:	687b      	ldr	r3, [r7, #4]
 8005634:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005636:	f003 021c 	and.w	r2, r3, #28
 800563a:	687b      	ldr	r3, [r7, #4]
 800563c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800563e:	2102      	movs	r1, #2
 8005640:	fa01 f202 	lsl.w	r2, r1, r2
 8005644:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8005646:	687b      	ldr	r3, [r7, #4]
 8005648:	2200      	movs	r2, #0
 800564a:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferCpltCallback != NULL)
 800564e:	687b      	ldr	r3, [r7, #4]
 8005650:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005652:	2b00      	cmp	r3, #0
 8005654:	d038      	beq.n	80056c8 <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8005656:	687b      	ldr	r3, [r7, #4]
 8005658:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800565a:	6878      	ldr	r0, [r7, #4]
 800565c:	4798      	blx	r3
    if (hdma->XferCpltCallback != NULL)
 800565e:	e033      	b.n	80056c8 <HAL_DMA_IRQHandler+0x154>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (((flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TE) !=  0U))
 8005660:	687b      	ldr	r3, [r7, #4]
 8005662:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005664:	f003 031c 	and.w	r3, r3, #28
 8005668:	2208      	movs	r2, #8
 800566a:	409a      	lsls	r2, r3
 800566c:	68fb      	ldr	r3, [r7, #12]
 800566e:	4013      	ands	r3, r2
 8005670:	2b00      	cmp	r3, #0
 8005672:	d02a      	beq.n	80056ca <HAL_DMA_IRQHandler+0x156>
 8005674:	68bb      	ldr	r3, [r7, #8]
 8005676:	f003 0308 	and.w	r3, r3, #8
 800567a:	2b00      	cmp	r3, #0
 800567c:	d025      	beq.n	80056ca <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800567e:	687b      	ldr	r3, [r7, #4]
 8005680:	681b      	ldr	r3, [r3, #0]
 8005682:	681a      	ldr	r2, [r3, #0]
 8005684:	687b      	ldr	r3, [r7, #4]
 8005686:	681b      	ldr	r3, [r3, #0]
 8005688:	f022 020e 	bic.w	r2, r2, #14
 800568c:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 800568e:	687b      	ldr	r3, [r7, #4]
 8005690:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005692:	f003 021c 	and.w	r2, r3, #28
 8005696:	687b      	ldr	r3, [r7, #4]
 8005698:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800569a:	2101      	movs	r1, #1
 800569c:	fa01 f202 	lsl.w	r2, r1, r2
 80056a0:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 80056a2:	687b      	ldr	r3, [r7, #4]
 80056a4:	2201      	movs	r2, #1
 80056a6:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80056a8:	687b      	ldr	r3, [r7, #4]
 80056aa:	2201      	movs	r2, #1
 80056ac:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80056b0:	687b      	ldr	r3, [r7, #4]
 80056b2:	2200      	movs	r2, #0
 80056b4:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferErrorCallback != NULL)
 80056b8:	687b      	ldr	r3, [r7, #4]
 80056ba:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80056bc:	2b00      	cmp	r3, #0
 80056be:	d004      	beq.n	80056ca <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 80056c0:	687b      	ldr	r3, [r7, #4]
 80056c2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80056c4:	6878      	ldr	r0, [r7, #4]
 80056c6:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 80056c8:	bf00      	nop
 80056ca:	bf00      	nop
}
 80056cc:	3710      	adds	r7, #16
 80056ce:	46bd      	mov	sp, r7
 80056d0:	bd80      	pop	{r7, pc}

080056d2 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80056d2:	b480      	push	{r7}
 80056d4:	b085      	sub	sp, #20
 80056d6:	af00      	add	r7, sp, #0
 80056d8:	60f8      	str	r0, [r7, #12]
 80056da:	60b9      	str	r1, [r7, #8]
 80056dc:	607a      	str	r2, [r7, #4]
 80056de:	603b      	str	r3, [r7, #0]
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
  }
#endif

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 80056e0:	68fb      	ldr	r3, [r7, #12]
 80056e2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80056e4:	f003 021c 	and.w	r2, r3, #28
 80056e8:	68fb      	ldr	r3, [r7, #12]
 80056ea:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80056ec:	2101      	movs	r1, #1
 80056ee:	fa01 f202 	lsl.w	r2, r1, r2
 80056f2:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 80056f4:	68fb      	ldr	r3, [r7, #12]
 80056f6:	681b      	ldr	r3, [r3, #0]
 80056f8:	683a      	ldr	r2, [r7, #0]
 80056fa:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80056fc:	68fb      	ldr	r3, [r7, #12]
 80056fe:	689b      	ldr	r3, [r3, #8]
 8005700:	2b10      	cmp	r3, #16
 8005702:	d108      	bne.n	8005716 <DMA_SetConfig+0x44>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8005704:	68fb      	ldr	r3, [r7, #12]
 8005706:	681b      	ldr	r3, [r3, #0]
 8005708:	687a      	ldr	r2, [r7, #4]
 800570a:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 800570c:	68fb      	ldr	r3, [r7, #12]
 800570e:	681b      	ldr	r3, [r3, #0]
 8005710:	68ba      	ldr	r2, [r7, #8]
 8005712:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8005714:	e007      	b.n	8005726 <DMA_SetConfig+0x54>
    hdma->Instance->CPAR = SrcAddress;
 8005716:	68fb      	ldr	r3, [r7, #12]
 8005718:	681b      	ldr	r3, [r3, #0]
 800571a:	68ba      	ldr	r2, [r7, #8]
 800571c:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 800571e:	68fb      	ldr	r3, [r7, #12]
 8005720:	681b      	ldr	r3, [r3, #0]
 8005722:	687a      	ldr	r2, [r7, #4]
 8005724:	60da      	str	r2, [r3, #12]
}
 8005726:	bf00      	nop
 8005728:	3714      	adds	r7, #20
 800572a:	46bd      	mov	sp, r7
 800572c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005730:	4770      	bx	lr
	...

08005734 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8005734:	b480      	push	{r7}
 8005736:	b087      	sub	sp, #28
 8005738:	af00      	add	r7, sp, #0
 800573a:	6078      	str	r0, [r7, #4]
 800573c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800573e:	2300      	movs	r3, #0
 8005740:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8005742:	e166      	b.n	8005a12 <HAL_GPIO_Init+0x2de>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8005744:	683b      	ldr	r3, [r7, #0]
 8005746:	681a      	ldr	r2, [r3, #0]
 8005748:	2101      	movs	r1, #1
 800574a:	697b      	ldr	r3, [r7, #20]
 800574c:	fa01 f303 	lsl.w	r3, r1, r3
 8005750:	4013      	ands	r3, r2
 8005752:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8005754:	68fb      	ldr	r3, [r7, #12]
 8005756:	2b00      	cmp	r3, #0
 8005758:	f000 8158 	beq.w	8005a0c <HAL_GPIO_Init+0x2d8>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 800575c:	683b      	ldr	r3, [r7, #0]
 800575e:	685b      	ldr	r3, [r3, #4]
 8005760:	f003 0303 	and.w	r3, r3, #3
 8005764:	2b01      	cmp	r3, #1
 8005766:	d005      	beq.n	8005774 <HAL_GPIO_Init+0x40>
 8005768:	683b      	ldr	r3, [r7, #0]
 800576a:	685b      	ldr	r3, [r3, #4]
 800576c:	f003 0303 	and.w	r3, r3, #3
 8005770:	2b02      	cmp	r3, #2
 8005772:	d130      	bne.n	80057d6 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8005774:	687b      	ldr	r3, [r7, #4]
 8005776:	689b      	ldr	r3, [r3, #8]
 8005778:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 800577a:	697b      	ldr	r3, [r7, #20]
 800577c:	005b      	lsls	r3, r3, #1
 800577e:	2203      	movs	r2, #3
 8005780:	fa02 f303 	lsl.w	r3, r2, r3
 8005784:	43db      	mvns	r3, r3
 8005786:	693a      	ldr	r2, [r7, #16]
 8005788:	4013      	ands	r3, r2
 800578a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 800578c:	683b      	ldr	r3, [r7, #0]
 800578e:	68da      	ldr	r2, [r3, #12]
 8005790:	697b      	ldr	r3, [r7, #20]
 8005792:	005b      	lsls	r3, r3, #1
 8005794:	fa02 f303 	lsl.w	r3, r2, r3
 8005798:	693a      	ldr	r2, [r7, #16]
 800579a:	4313      	orrs	r3, r2
 800579c:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800579e:	687b      	ldr	r3, [r7, #4]
 80057a0:	693a      	ldr	r2, [r7, #16]
 80057a2:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80057a4:	687b      	ldr	r3, [r7, #4]
 80057a6:	685b      	ldr	r3, [r3, #4]
 80057a8:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 80057aa:	2201      	movs	r2, #1
 80057ac:	697b      	ldr	r3, [r7, #20]
 80057ae:	fa02 f303 	lsl.w	r3, r2, r3
 80057b2:	43db      	mvns	r3, r3
 80057b4:	693a      	ldr	r2, [r7, #16]
 80057b6:	4013      	ands	r3, r2
 80057b8:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80057ba:	683b      	ldr	r3, [r7, #0]
 80057bc:	685b      	ldr	r3, [r3, #4]
 80057be:	091b      	lsrs	r3, r3, #4
 80057c0:	f003 0201 	and.w	r2, r3, #1
 80057c4:	697b      	ldr	r3, [r7, #20]
 80057c6:	fa02 f303 	lsl.w	r3, r2, r3
 80057ca:	693a      	ldr	r2, [r7, #16]
 80057cc:	4313      	orrs	r3, r2
 80057ce:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80057d0:	687b      	ldr	r3, [r7, #4]
 80057d2:	693a      	ldr	r2, [r7, #16]
 80057d4:	605a      	str	r2, [r3, #4]
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80057d6:	683b      	ldr	r3, [r7, #0]
 80057d8:	685b      	ldr	r3, [r3, #4]
 80057da:	f003 0303 	and.w	r3, r3, #3
 80057de:	2b03      	cmp	r3, #3
 80057e0:	d017      	beq.n	8005812 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 80057e2:	687b      	ldr	r3, [r7, #4]
 80057e4:	68db      	ldr	r3, [r3, #12]
 80057e6:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 80057e8:	697b      	ldr	r3, [r7, #20]
 80057ea:	005b      	lsls	r3, r3, #1
 80057ec:	2203      	movs	r2, #3
 80057ee:	fa02 f303 	lsl.w	r3, r2, r3
 80057f2:	43db      	mvns	r3, r3
 80057f4:	693a      	ldr	r2, [r7, #16]
 80057f6:	4013      	ands	r3, r2
 80057f8:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80057fa:	683b      	ldr	r3, [r7, #0]
 80057fc:	689a      	ldr	r2, [r3, #8]
 80057fe:	697b      	ldr	r3, [r7, #20]
 8005800:	005b      	lsls	r3, r3, #1
 8005802:	fa02 f303 	lsl.w	r3, r2, r3
 8005806:	693a      	ldr	r2, [r7, #16]
 8005808:	4313      	orrs	r3, r2
 800580a:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 800580c:	687b      	ldr	r3, [r7, #4]
 800580e:	693a      	ldr	r2, [r7, #16]
 8005810:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8005812:	683b      	ldr	r3, [r7, #0]
 8005814:	685b      	ldr	r3, [r3, #4]
 8005816:	f003 0303 	and.w	r3, r3, #3
 800581a:	2b02      	cmp	r3, #2
 800581c:	d123      	bne.n	8005866 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 800581e:	697b      	ldr	r3, [r7, #20]
 8005820:	08da      	lsrs	r2, r3, #3
 8005822:	687b      	ldr	r3, [r7, #4]
 8005824:	3208      	adds	r2, #8
 8005826:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800582a:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 800582c:	697b      	ldr	r3, [r7, #20]
 800582e:	f003 0307 	and.w	r3, r3, #7
 8005832:	009b      	lsls	r3, r3, #2
 8005834:	220f      	movs	r2, #15
 8005836:	fa02 f303 	lsl.w	r3, r2, r3
 800583a:	43db      	mvns	r3, r3
 800583c:	693a      	ldr	r2, [r7, #16]
 800583e:	4013      	ands	r3, r2
 8005840:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8005842:	683b      	ldr	r3, [r7, #0]
 8005844:	691a      	ldr	r2, [r3, #16]
 8005846:	697b      	ldr	r3, [r7, #20]
 8005848:	f003 0307 	and.w	r3, r3, #7
 800584c:	009b      	lsls	r3, r3, #2
 800584e:	fa02 f303 	lsl.w	r3, r2, r3
 8005852:	693a      	ldr	r2, [r7, #16]
 8005854:	4313      	orrs	r3, r2
 8005856:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8005858:	697b      	ldr	r3, [r7, #20]
 800585a:	08da      	lsrs	r2, r3, #3
 800585c:	687b      	ldr	r3, [r7, #4]
 800585e:	3208      	adds	r2, #8
 8005860:	6939      	ldr	r1, [r7, #16]
 8005862:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8005866:	687b      	ldr	r3, [r7, #4]
 8005868:	681b      	ldr	r3, [r3, #0]
 800586a:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 800586c:	697b      	ldr	r3, [r7, #20]
 800586e:	005b      	lsls	r3, r3, #1
 8005870:	2203      	movs	r2, #3
 8005872:	fa02 f303 	lsl.w	r3, r2, r3
 8005876:	43db      	mvns	r3, r3
 8005878:	693a      	ldr	r2, [r7, #16]
 800587a:	4013      	ands	r3, r2
 800587c:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 800587e:	683b      	ldr	r3, [r7, #0]
 8005880:	685b      	ldr	r3, [r3, #4]
 8005882:	f003 0203 	and.w	r2, r3, #3
 8005886:	697b      	ldr	r3, [r7, #20]
 8005888:	005b      	lsls	r3, r3, #1
 800588a:	fa02 f303 	lsl.w	r3, r2, r3
 800588e:	693a      	ldr	r2, [r7, #16]
 8005890:	4313      	orrs	r3, r2
 8005892:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8005894:	687b      	ldr	r3, [r7, #4]
 8005896:	693a      	ldr	r2, [r7, #16]
 8005898:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 800589a:	683b      	ldr	r3, [r7, #0]
 800589c:	685b      	ldr	r3, [r3, #4]
 800589e:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80058a2:	2b00      	cmp	r3, #0
 80058a4:	f000 80b2 	beq.w	8005a0c <HAL_GPIO_Init+0x2d8>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80058a8:	4b61      	ldr	r3, [pc, #388]	@ (8005a30 <HAL_GPIO_Init+0x2fc>)
 80058aa:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80058ac:	4a60      	ldr	r2, [pc, #384]	@ (8005a30 <HAL_GPIO_Init+0x2fc>)
 80058ae:	f043 0301 	orr.w	r3, r3, #1
 80058b2:	6613      	str	r3, [r2, #96]	@ 0x60
 80058b4:	4b5e      	ldr	r3, [pc, #376]	@ (8005a30 <HAL_GPIO_Init+0x2fc>)
 80058b6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80058b8:	f003 0301 	and.w	r3, r3, #1
 80058bc:	60bb      	str	r3, [r7, #8]
 80058be:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 80058c0:	4a5c      	ldr	r2, [pc, #368]	@ (8005a34 <HAL_GPIO_Init+0x300>)
 80058c2:	697b      	ldr	r3, [r7, #20]
 80058c4:	089b      	lsrs	r3, r3, #2
 80058c6:	3302      	adds	r3, #2
 80058c8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80058cc:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 80058ce:	697b      	ldr	r3, [r7, #20]
 80058d0:	f003 0303 	and.w	r3, r3, #3
 80058d4:	009b      	lsls	r3, r3, #2
 80058d6:	220f      	movs	r2, #15
 80058d8:	fa02 f303 	lsl.w	r3, r2, r3
 80058dc:	43db      	mvns	r3, r3
 80058de:	693a      	ldr	r2, [r7, #16]
 80058e0:	4013      	ands	r3, r2
 80058e2:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 80058e4:	687b      	ldr	r3, [r7, #4]
 80058e6:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 80058ea:	d02b      	beq.n	8005944 <HAL_GPIO_Init+0x210>
 80058ec:	687b      	ldr	r3, [r7, #4]
 80058ee:	4a52      	ldr	r2, [pc, #328]	@ (8005a38 <HAL_GPIO_Init+0x304>)
 80058f0:	4293      	cmp	r3, r2
 80058f2:	d025      	beq.n	8005940 <HAL_GPIO_Init+0x20c>
 80058f4:	687b      	ldr	r3, [r7, #4]
 80058f6:	4a51      	ldr	r2, [pc, #324]	@ (8005a3c <HAL_GPIO_Init+0x308>)
 80058f8:	4293      	cmp	r3, r2
 80058fa:	d01f      	beq.n	800593c <HAL_GPIO_Init+0x208>
 80058fc:	687b      	ldr	r3, [r7, #4]
 80058fe:	4a50      	ldr	r2, [pc, #320]	@ (8005a40 <HAL_GPIO_Init+0x30c>)
 8005900:	4293      	cmp	r3, r2
 8005902:	d019      	beq.n	8005938 <HAL_GPIO_Init+0x204>
 8005904:	687b      	ldr	r3, [r7, #4]
 8005906:	4a4f      	ldr	r2, [pc, #316]	@ (8005a44 <HAL_GPIO_Init+0x310>)
 8005908:	4293      	cmp	r3, r2
 800590a:	d013      	beq.n	8005934 <HAL_GPIO_Init+0x200>
 800590c:	687b      	ldr	r3, [r7, #4]
 800590e:	4a4e      	ldr	r2, [pc, #312]	@ (8005a48 <HAL_GPIO_Init+0x314>)
 8005910:	4293      	cmp	r3, r2
 8005912:	d00d      	beq.n	8005930 <HAL_GPIO_Init+0x1fc>
 8005914:	687b      	ldr	r3, [r7, #4]
 8005916:	4a4d      	ldr	r2, [pc, #308]	@ (8005a4c <HAL_GPIO_Init+0x318>)
 8005918:	4293      	cmp	r3, r2
 800591a:	d007      	beq.n	800592c <HAL_GPIO_Init+0x1f8>
 800591c:	687b      	ldr	r3, [r7, #4]
 800591e:	4a4c      	ldr	r2, [pc, #304]	@ (8005a50 <HAL_GPIO_Init+0x31c>)
 8005920:	4293      	cmp	r3, r2
 8005922:	d101      	bne.n	8005928 <HAL_GPIO_Init+0x1f4>
 8005924:	2307      	movs	r3, #7
 8005926:	e00e      	b.n	8005946 <HAL_GPIO_Init+0x212>
 8005928:	2308      	movs	r3, #8
 800592a:	e00c      	b.n	8005946 <HAL_GPIO_Init+0x212>
 800592c:	2306      	movs	r3, #6
 800592e:	e00a      	b.n	8005946 <HAL_GPIO_Init+0x212>
 8005930:	2305      	movs	r3, #5
 8005932:	e008      	b.n	8005946 <HAL_GPIO_Init+0x212>
 8005934:	2304      	movs	r3, #4
 8005936:	e006      	b.n	8005946 <HAL_GPIO_Init+0x212>
 8005938:	2303      	movs	r3, #3
 800593a:	e004      	b.n	8005946 <HAL_GPIO_Init+0x212>
 800593c:	2302      	movs	r3, #2
 800593e:	e002      	b.n	8005946 <HAL_GPIO_Init+0x212>
 8005940:	2301      	movs	r3, #1
 8005942:	e000      	b.n	8005946 <HAL_GPIO_Init+0x212>
 8005944:	2300      	movs	r3, #0
 8005946:	697a      	ldr	r2, [r7, #20]
 8005948:	f002 0203 	and.w	r2, r2, #3
 800594c:	0092      	lsls	r2, r2, #2
 800594e:	4093      	lsls	r3, r2
 8005950:	693a      	ldr	r2, [r7, #16]
 8005952:	4313      	orrs	r3, r2
 8005954:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8005956:	4937      	ldr	r1, [pc, #220]	@ (8005a34 <HAL_GPIO_Init+0x300>)
 8005958:	697b      	ldr	r3, [r7, #20]
 800595a:	089b      	lsrs	r3, r3, #2
 800595c:	3302      	adds	r3, #2
 800595e:	693a      	ldr	r2, [r7, #16]
 8005960:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8005964:	4b3b      	ldr	r3, [pc, #236]	@ (8005a54 <HAL_GPIO_Init+0x320>)
 8005966:	689b      	ldr	r3, [r3, #8]
 8005968:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800596a:	68fb      	ldr	r3, [r7, #12]
 800596c:	43db      	mvns	r3, r3
 800596e:	693a      	ldr	r2, [r7, #16]
 8005970:	4013      	ands	r3, r2
 8005972:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8005974:	683b      	ldr	r3, [r7, #0]
 8005976:	685b      	ldr	r3, [r3, #4]
 8005978:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800597c:	2b00      	cmp	r3, #0
 800597e:	d003      	beq.n	8005988 <HAL_GPIO_Init+0x254>
        {
          temp |= iocurrent;
 8005980:	693a      	ldr	r2, [r7, #16]
 8005982:	68fb      	ldr	r3, [r7, #12]
 8005984:	4313      	orrs	r3, r2
 8005986:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8005988:	4a32      	ldr	r2, [pc, #200]	@ (8005a54 <HAL_GPIO_Init+0x320>)
 800598a:	693b      	ldr	r3, [r7, #16]
 800598c:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 800598e:	4b31      	ldr	r3, [pc, #196]	@ (8005a54 <HAL_GPIO_Init+0x320>)
 8005990:	68db      	ldr	r3, [r3, #12]
 8005992:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8005994:	68fb      	ldr	r3, [r7, #12]
 8005996:	43db      	mvns	r3, r3
 8005998:	693a      	ldr	r2, [r7, #16]
 800599a:	4013      	ands	r3, r2
 800599c:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 800599e:	683b      	ldr	r3, [r7, #0]
 80059a0:	685b      	ldr	r3, [r3, #4]
 80059a2:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80059a6:	2b00      	cmp	r3, #0
 80059a8:	d003      	beq.n	80059b2 <HAL_GPIO_Init+0x27e>
        {
          temp |= iocurrent;
 80059aa:	693a      	ldr	r2, [r7, #16]
 80059ac:	68fb      	ldr	r3, [r7, #12]
 80059ae:	4313      	orrs	r3, r2
 80059b0:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 80059b2:	4a28      	ldr	r2, [pc, #160]	@ (8005a54 <HAL_GPIO_Init+0x320>)
 80059b4:	693b      	ldr	r3, [r7, #16]
 80059b6:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 80059b8:	4b26      	ldr	r3, [pc, #152]	@ (8005a54 <HAL_GPIO_Init+0x320>)
 80059ba:	685b      	ldr	r3, [r3, #4]
 80059bc:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80059be:	68fb      	ldr	r3, [r7, #12]
 80059c0:	43db      	mvns	r3, r3
 80059c2:	693a      	ldr	r2, [r7, #16]
 80059c4:	4013      	ands	r3, r2
 80059c6:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 80059c8:	683b      	ldr	r3, [r7, #0]
 80059ca:	685b      	ldr	r3, [r3, #4]
 80059cc:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80059d0:	2b00      	cmp	r3, #0
 80059d2:	d003      	beq.n	80059dc <HAL_GPIO_Init+0x2a8>
        {
          temp |= iocurrent;
 80059d4:	693a      	ldr	r2, [r7, #16]
 80059d6:	68fb      	ldr	r3, [r7, #12]
 80059d8:	4313      	orrs	r3, r2
 80059da:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 80059dc:	4a1d      	ldr	r2, [pc, #116]	@ (8005a54 <HAL_GPIO_Init+0x320>)
 80059de:	693b      	ldr	r3, [r7, #16]
 80059e0:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 80059e2:	4b1c      	ldr	r3, [pc, #112]	@ (8005a54 <HAL_GPIO_Init+0x320>)
 80059e4:	681b      	ldr	r3, [r3, #0]
 80059e6:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80059e8:	68fb      	ldr	r3, [r7, #12]
 80059ea:	43db      	mvns	r3, r3
 80059ec:	693a      	ldr	r2, [r7, #16]
 80059ee:	4013      	ands	r3, r2
 80059f0:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 80059f2:	683b      	ldr	r3, [r7, #0]
 80059f4:	685b      	ldr	r3, [r3, #4]
 80059f6:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80059fa:	2b00      	cmp	r3, #0
 80059fc:	d003      	beq.n	8005a06 <HAL_GPIO_Init+0x2d2>
        {
          temp |= iocurrent;
 80059fe:	693a      	ldr	r2, [r7, #16]
 8005a00:	68fb      	ldr	r3, [r7, #12]
 8005a02:	4313      	orrs	r3, r2
 8005a04:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8005a06:	4a13      	ldr	r2, [pc, #76]	@ (8005a54 <HAL_GPIO_Init+0x320>)
 8005a08:	693b      	ldr	r3, [r7, #16]
 8005a0a:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8005a0c:	697b      	ldr	r3, [r7, #20]
 8005a0e:	3301      	adds	r3, #1
 8005a10:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8005a12:	683b      	ldr	r3, [r7, #0]
 8005a14:	681a      	ldr	r2, [r3, #0]
 8005a16:	697b      	ldr	r3, [r7, #20]
 8005a18:	fa22 f303 	lsr.w	r3, r2, r3
 8005a1c:	2b00      	cmp	r3, #0
 8005a1e:	f47f ae91 	bne.w	8005744 <HAL_GPIO_Init+0x10>
  }
}
 8005a22:	bf00      	nop
 8005a24:	bf00      	nop
 8005a26:	371c      	adds	r7, #28
 8005a28:	46bd      	mov	sp, r7
 8005a2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a2e:	4770      	bx	lr
 8005a30:	40021000 	.word	0x40021000
 8005a34:	40010000 	.word	0x40010000
 8005a38:	48000400 	.word	0x48000400
 8005a3c:	48000800 	.word	0x48000800
 8005a40:	48000c00 	.word	0x48000c00
 8005a44:	48001000 	.word	0x48001000
 8005a48:	48001400 	.word	0x48001400
 8005a4c:	48001800 	.word	0x48001800
 8005a50:	48001c00 	.word	0x48001c00
 8005a54:	40010400 	.word	0x40010400

08005a58 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8005a58:	b480      	push	{r7}
 8005a5a:	b083      	sub	sp, #12
 8005a5c:	af00      	add	r7, sp, #0
 8005a5e:	6078      	str	r0, [r7, #4]
 8005a60:	460b      	mov	r3, r1
 8005a62:	807b      	strh	r3, [r7, #2]
 8005a64:	4613      	mov	r3, r2
 8005a66:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8005a68:	787b      	ldrb	r3, [r7, #1]
 8005a6a:	2b00      	cmp	r3, #0
 8005a6c:	d003      	beq.n	8005a76 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8005a6e:	887a      	ldrh	r2, [r7, #2]
 8005a70:	687b      	ldr	r3, [r7, #4]
 8005a72:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8005a74:	e002      	b.n	8005a7c <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8005a76:	887a      	ldrh	r2, [r7, #2]
 8005a78:	687b      	ldr	r3, [r7, #4]
 8005a7a:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8005a7c:	bf00      	nop
 8005a7e:	370c      	adds	r7, #12
 8005a80:	46bd      	mov	sp, r7
 8005a82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a86:	4770      	bx	lr

08005a88 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8005a88:	b580      	push	{r7, lr}
 8005a8a:	b082      	sub	sp, #8
 8005a8c:	af00      	add	r7, sp, #0
 8005a8e:	4603      	mov	r3, r0
 8005a90:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8005a92:	4b08      	ldr	r3, [pc, #32]	@ (8005ab4 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8005a94:	695a      	ldr	r2, [r3, #20]
 8005a96:	88fb      	ldrh	r3, [r7, #6]
 8005a98:	4013      	ands	r3, r2
 8005a9a:	2b00      	cmp	r3, #0
 8005a9c:	d006      	beq.n	8005aac <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8005a9e:	4a05      	ldr	r2, [pc, #20]	@ (8005ab4 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8005aa0:	88fb      	ldrh	r3, [r7, #6]
 8005aa2:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8005aa4:	88fb      	ldrh	r3, [r7, #6]
 8005aa6:	4618      	mov	r0, r3
 8005aa8:	f7fb feee 	bl	8001888 <HAL_GPIO_EXTI_Callback>
  }
}
 8005aac:	bf00      	nop
 8005aae:	3708      	adds	r7, #8
 8005ab0:	46bd      	mov	sp, r7
 8005ab2:	bd80      	pop	{r7, pc}
 8005ab4:	40010400 	.word	0x40010400

08005ab8 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8005ab8:	b480      	push	{r7}
 8005aba:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 8005abc:	4b04      	ldr	r3, [pc, #16]	@ (8005ad0 <HAL_PWREx_GetVoltageRange+0x18>)
 8005abe:	681b      	ldr	r3, [r3, #0]
 8005ac0:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
#endif
}
 8005ac4:	4618      	mov	r0, r3
 8005ac6:	46bd      	mov	sp, r7
 8005ac8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005acc:	4770      	bx	lr
 8005ace:	bf00      	nop
 8005ad0:	40007000 	.word	0x40007000

08005ad4 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8005ad4:	b480      	push	{r7}
 8005ad6:	b085      	sub	sp, #20
 8005ad8:	af00      	add	r7, sp, #0
 8005ada:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8005adc:	687b      	ldr	r3, [r7, #4]
 8005ade:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005ae2:	d130      	bne.n	8005b46 <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 8005ae4:	4b23      	ldr	r3, [pc, #140]	@ (8005b74 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8005ae6:	681b      	ldr	r3, [r3, #0]
 8005ae8:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8005aec:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005af0:	d038      	beq.n	8005b64 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8005af2:	4b20      	ldr	r3, [pc, #128]	@ (8005b74 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8005af4:	681b      	ldr	r3, [r3, #0]
 8005af6:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8005afa:	4a1e      	ldr	r2, [pc, #120]	@ (8005b74 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8005afc:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8005b00:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8005b02:	4b1d      	ldr	r3, [pc, #116]	@ (8005b78 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 8005b04:	681b      	ldr	r3, [r3, #0]
 8005b06:	2232      	movs	r2, #50	@ 0x32
 8005b08:	fb02 f303 	mul.w	r3, r2, r3
 8005b0c:	4a1b      	ldr	r2, [pc, #108]	@ (8005b7c <HAL_PWREx_ControlVoltageScaling+0xa8>)
 8005b0e:	fba2 2303 	umull	r2, r3, r2, r3
 8005b12:	0c9b      	lsrs	r3, r3, #18
 8005b14:	3301      	adds	r3, #1
 8005b16:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8005b18:	e002      	b.n	8005b20 <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 8005b1a:	68fb      	ldr	r3, [r7, #12]
 8005b1c:	3b01      	subs	r3, #1
 8005b1e:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8005b20:	4b14      	ldr	r3, [pc, #80]	@ (8005b74 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8005b22:	695b      	ldr	r3, [r3, #20]
 8005b24:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005b28:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005b2c:	d102      	bne.n	8005b34 <HAL_PWREx_ControlVoltageScaling+0x60>
 8005b2e:	68fb      	ldr	r3, [r7, #12]
 8005b30:	2b00      	cmp	r3, #0
 8005b32:	d1f2      	bne.n	8005b1a <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8005b34:	4b0f      	ldr	r3, [pc, #60]	@ (8005b74 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8005b36:	695b      	ldr	r3, [r3, #20]
 8005b38:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005b3c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005b40:	d110      	bne.n	8005b64 <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 8005b42:	2303      	movs	r3, #3
 8005b44:	e00f      	b.n	8005b66 <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 8005b46:	4b0b      	ldr	r3, [pc, #44]	@ (8005b74 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8005b48:	681b      	ldr	r3, [r3, #0]
 8005b4a:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8005b4e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005b52:	d007      	beq.n	8005b64 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8005b54:	4b07      	ldr	r3, [pc, #28]	@ (8005b74 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8005b56:	681b      	ldr	r3, [r3, #0]
 8005b58:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8005b5c:	4a05      	ldr	r2, [pc, #20]	@ (8005b74 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8005b5e:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8005b62:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8005b64:	2300      	movs	r3, #0
}
 8005b66:	4618      	mov	r0, r3
 8005b68:	3714      	adds	r7, #20
 8005b6a:	46bd      	mov	sp, r7
 8005b6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b70:	4770      	bx	lr
 8005b72:	bf00      	nop
 8005b74:	40007000 	.word	0x40007000
 8005b78:	20002f94 	.word	0x20002f94
 8005b7c:	431bde83 	.word	0x431bde83

08005b80 <HAL_PWREx_EnableVddIO2>:
  * @brief Enable VDDIO2 supply.
  * @note  Remove VDDIO2 electrical and logical isolation, once VDDIO2 supply is present.
  * @retval None
  */
void HAL_PWREx_EnableVddIO2(void)
{
 8005b80:	b480      	push	{r7}
 8005b82:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR2, PWR_CR2_IOSV);
 8005b84:	4b05      	ldr	r3, [pc, #20]	@ (8005b9c <HAL_PWREx_EnableVddIO2+0x1c>)
 8005b86:	685b      	ldr	r3, [r3, #4]
 8005b88:	4a04      	ldr	r2, [pc, #16]	@ (8005b9c <HAL_PWREx_EnableVddIO2+0x1c>)
 8005b8a:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8005b8e:	6053      	str	r3, [r2, #4]
}
 8005b90:	bf00      	nop
 8005b92:	46bd      	mov	sp, r7
 8005b94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b98:	4770      	bx	lr
 8005b9a:	bf00      	nop
 8005b9c:	40007000 	.word	0x40007000

08005ba0 <HAL_RCC_OscConfig>:
  * @note   If HSE failed to start, HSE should be disabled before recalling
            HAL_RCC_OscConfig().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8005ba0:	b580      	push	{r7, lr}
 8005ba2:	b088      	sub	sp, #32
 8005ba4:	af00      	add	r7, sp, #0
 8005ba6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8005ba8:	687b      	ldr	r3, [r7, #4]
 8005baa:	2b00      	cmp	r3, #0
 8005bac:	d102      	bne.n	8005bb4 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8005bae:	2301      	movs	r3, #1
 8005bb0:	f000 bc08 	b.w	80063c4 <HAL_RCC_OscConfig+0x824>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8005bb4:	4b96      	ldr	r3, [pc, #600]	@ (8005e10 <HAL_RCC_OscConfig+0x270>)
 8005bb6:	689b      	ldr	r3, [r3, #8]
 8005bb8:	f003 030c 	and.w	r3, r3, #12
 8005bbc:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8005bbe:	4b94      	ldr	r3, [pc, #592]	@ (8005e10 <HAL_RCC_OscConfig+0x270>)
 8005bc0:	68db      	ldr	r3, [r3, #12]
 8005bc2:	f003 0303 	and.w	r3, r3, #3
 8005bc6:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8005bc8:	687b      	ldr	r3, [r7, #4]
 8005bca:	681b      	ldr	r3, [r3, #0]
 8005bcc:	f003 0310 	and.w	r3, r3, #16
 8005bd0:	2b00      	cmp	r3, #0
 8005bd2:	f000 80e4 	beq.w	8005d9e <HAL_RCC_OscConfig+0x1fe>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8005bd6:	69bb      	ldr	r3, [r7, #24]
 8005bd8:	2b00      	cmp	r3, #0
 8005bda:	d007      	beq.n	8005bec <HAL_RCC_OscConfig+0x4c>
 8005bdc:	69bb      	ldr	r3, [r7, #24]
 8005bde:	2b0c      	cmp	r3, #12
 8005be0:	f040 808b 	bne.w	8005cfa <HAL_RCC_OscConfig+0x15a>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 8005be4:	697b      	ldr	r3, [r7, #20]
 8005be6:	2b01      	cmp	r3, #1
 8005be8:	f040 8087 	bne.w	8005cfa <HAL_RCC_OscConfig+0x15a>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8005bec:	4b88      	ldr	r3, [pc, #544]	@ (8005e10 <HAL_RCC_OscConfig+0x270>)
 8005bee:	681b      	ldr	r3, [r3, #0]
 8005bf0:	f003 0302 	and.w	r3, r3, #2
 8005bf4:	2b00      	cmp	r3, #0
 8005bf6:	d005      	beq.n	8005c04 <HAL_RCC_OscConfig+0x64>
 8005bf8:	687b      	ldr	r3, [r7, #4]
 8005bfa:	699b      	ldr	r3, [r3, #24]
 8005bfc:	2b00      	cmp	r3, #0
 8005bfe:	d101      	bne.n	8005c04 <HAL_RCC_OscConfig+0x64>
      {
        return HAL_ERROR;
 8005c00:	2301      	movs	r3, #1
 8005c02:	e3df      	b.n	80063c4 <HAL_RCC_OscConfig+0x824>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8005c04:	687b      	ldr	r3, [r7, #4]
 8005c06:	6a1a      	ldr	r2, [r3, #32]
 8005c08:	4b81      	ldr	r3, [pc, #516]	@ (8005e10 <HAL_RCC_OscConfig+0x270>)
 8005c0a:	681b      	ldr	r3, [r3, #0]
 8005c0c:	f003 0308 	and.w	r3, r3, #8
 8005c10:	2b00      	cmp	r3, #0
 8005c12:	d004      	beq.n	8005c1e <HAL_RCC_OscConfig+0x7e>
 8005c14:	4b7e      	ldr	r3, [pc, #504]	@ (8005e10 <HAL_RCC_OscConfig+0x270>)
 8005c16:	681b      	ldr	r3, [r3, #0]
 8005c18:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8005c1c:	e005      	b.n	8005c2a <HAL_RCC_OscConfig+0x8a>
 8005c1e:	4b7c      	ldr	r3, [pc, #496]	@ (8005e10 <HAL_RCC_OscConfig+0x270>)
 8005c20:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8005c24:	091b      	lsrs	r3, r3, #4
 8005c26:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8005c2a:	4293      	cmp	r3, r2
 8005c2c:	d223      	bcs.n	8005c76 <HAL_RCC_OscConfig+0xd6>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8005c2e:	687b      	ldr	r3, [r7, #4]
 8005c30:	6a1b      	ldr	r3, [r3, #32]
 8005c32:	4618      	mov	r0, r3
 8005c34:	f000 fd92 	bl	800675c <RCC_SetFlashLatencyFromMSIRange>
 8005c38:	4603      	mov	r3, r0
 8005c3a:	2b00      	cmp	r3, #0
 8005c3c:	d001      	beq.n	8005c42 <HAL_RCC_OscConfig+0xa2>
          {
            return HAL_ERROR;
 8005c3e:	2301      	movs	r3, #1
 8005c40:	e3c0      	b.n	80063c4 <HAL_RCC_OscConfig+0x824>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8005c42:	4b73      	ldr	r3, [pc, #460]	@ (8005e10 <HAL_RCC_OscConfig+0x270>)
 8005c44:	681b      	ldr	r3, [r3, #0]
 8005c46:	4a72      	ldr	r2, [pc, #456]	@ (8005e10 <HAL_RCC_OscConfig+0x270>)
 8005c48:	f043 0308 	orr.w	r3, r3, #8
 8005c4c:	6013      	str	r3, [r2, #0]
 8005c4e:	4b70      	ldr	r3, [pc, #448]	@ (8005e10 <HAL_RCC_OscConfig+0x270>)
 8005c50:	681b      	ldr	r3, [r3, #0]
 8005c52:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8005c56:	687b      	ldr	r3, [r7, #4]
 8005c58:	6a1b      	ldr	r3, [r3, #32]
 8005c5a:	496d      	ldr	r1, [pc, #436]	@ (8005e10 <HAL_RCC_OscConfig+0x270>)
 8005c5c:	4313      	orrs	r3, r2
 8005c5e:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8005c60:	4b6b      	ldr	r3, [pc, #428]	@ (8005e10 <HAL_RCC_OscConfig+0x270>)
 8005c62:	685b      	ldr	r3, [r3, #4]
 8005c64:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8005c68:	687b      	ldr	r3, [r7, #4]
 8005c6a:	69db      	ldr	r3, [r3, #28]
 8005c6c:	021b      	lsls	r3, r3, #8
 8005c6e:	4968      	ldr	r1, [pc, #416]	@ (8005e10 <HAL_RCC_OscConfig+0x270>)
 8005c70:	4313      	orrs	r3, r2
 8005c72:	604b      	str	r3, [r1, #4]
 8005c74:	e025      	b.n	8005cc2 <HAL_RCC_OscConfig+0x122>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8005c76:	4b66      	ldr	r3, [pc, #408]	@ (8005e10 <HAL_RCC_OscConfig+0x270>)
 8005c78:	681b      	ldr	r3, [r3, #0]
 8005c7a:	4a65      	ldr	r2, [pc, #404]	@ (8005e10 <HAL_RCC_OscConfig+0x270>)
 8005c7c:	f043 0308 	orr.w	r3, r3, #8
 8005c80:	6013      	str	r3, [r2, #0]
 8005c82:	4b63      	ldr	r3, [pc, #396]	@ (8005e10 <HAL_RCC_OscConfig+0x270>)
 8005c84:	681b      	ldr	r3, [r3, #0]
 8005c86:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8005c8a:	687b      	ldr	r3, [r7, #4]
 8005c8c:	6a1b      	ldr	r3, [r3, #32]
 8005c8e:	4960      	ldr	r1, [pc, #384]	@ (8005e10 <HAL_RCC_OscConfig+0x270>)
 8005c90:	4313      	orrs	r3, r2
 8005c92:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8005c94:	4b5e      	ldr	r3, [pc, #376]	@ (8005e10 <HAL_RCC_OscConfig+0x270>)
 8005c96:	685b      	ldr	r3, [r3, #4]
 8005c98:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8005c9c:	687b      	ldr	r3, [r7, #4]
 8005c9e:	69db      	ldr	r3, [r3, #28]
 8005ca0:	021b      	lsls	r3, r3, #8
 8005ca2:	495b      	ldr	r1, [pc, #364]	@ (8005e10 <HAL_RCC_OscConfig+0x270>)
 8005ca4:	4313      	orrs	r3, r2
 8005ca6:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 8005ca8:	69bb      	ldr	r3, [r7, #24]
 8005caa:	2b00      	cmp	r3, #0
 8005cac:	d109      	bne.n	8005cc2 <HAL_RCC_OscConfig+0x122>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8005cae:	687b      	ldr	r3, [r7, #4]
 8005cb0:	6a1b      	ldr	r3, [r3, #32]
 8005cb2:	4618      	mov	r0, r3
 8005cb4:	f000 fd52 	bl	800675c <RCC_SetFlashLatencyFromMSIRange>
 8005cb8:	4603      	mov	r3, r0
 8005cba:	2b00      	cmp	r3, #0
 8005cbc:	d001      	beq.n	8005cc2 <HAL_RCC_OscConfig+0x122>
            {
              return HAL_ERROR;
 8005cbe:	2301      	movs	r3, #1
 8005cc0:	e380      	b.n	80063c4 <HAL_RCC_OscConfig+0x824>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8005cc2:	f000 fc87 	bl	80065d4 <HAL_RCC_GetSysClockFreq>
 8005cc6:	4602      	mov	r2, r0
 8005cc8:	4b51      	ldr	r3, [pc, #324]	@ (8005e10 <HAL_RCC_OscConfig+0x270>)
 8005cca:	689b      	ldr	r3, [r3, #8]
 8005ccc:	091b      	lsrs	r3, r3, #4
 8005cce:	f003 030f 	and.w	r3, r3, #15
 8005cd2:	4950      	ldr	r1, [pc, #320]	@ (8005e14 <HAL_RCC_OscConfig+0x274>)
 8005cd4:	5ccb      	ldrb	r3, [r1, r3]
 8005cd6:	f003 031f 	and.w	r3, r3, #31
 8005cda:	fa22 f303 	lsr.w	r3, r2, r3
 8005cde:	4a4e      	ldr	r2, [pc, #312]	@ (8005e18 <HAL_RCC_OscConfig+0x278>)
 8005ce0:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8005ce2:	4b4e      	ldr	r3, [pc, #312]	@ (8005e1c <HAL_RCC_OscConfig+0x27c>)
 8005ce4:	681b      	ldr	r3, [r3, #0]
 8005ce6:	4618      	mov	r0, r3
 8005ce8:	f7fd fd06 	bl	80036f8 <HAL_InitTick>
 8005cec:	4603      	mov	r3, r0
 8005cee:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 8005cf0:	7bfb      	ldrb	r3, [r7, #15]
 8005cf2:	2b00      	cmp	r3, #0
 8005cf4:	d052      	beq.n	8005d9c <HAL_RCC_OscConfig+0x1fc>
        {
          return status;
 8005cf6:	7bfb      	ldrb	r3, [r7, #15]
 8005cf8:	e364      	b.n	80063c4 <HAL_RCC_OscConfig+0x824>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8005cfa:	687b      	ldr	r3, [r7, #4]
 8005cfc:	699b      	ldr	r3, [r3, #24]
 8005cfe:	2b00      	cmp	r3, #0
 8005d00:	d032      	beq.n	8005d68 <HAL_RCC_OscConfig+0x1c8>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8005d02:	4b43      	ldr	r3, [pc, #268]	@ (8005e10 <HAL_RCC_OscConfig+0x270>)
 8005d04:	681b      	ldr	r3, [r3, #0]
 8005d06:	4a42      	ldr	r2, [pc, #264]	@ (8005e10 <HAL_RCC_OscConfig+0x270>)
 8005d08:	f043 0301 	orr.w	r3, r3, #1
 8005d0c:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8005d0e:	f7fd fd43 	bl	8003798 <HAL_GetTick>
 8005d12:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8005d14:	e008      	b.n	8005d28 <HAL_RCC_OscConfig+0x188>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8005d16:	f7fd fd3f 	bl	8003798 <HAL_GetTick>
 8005d1a:	4602      	mov	r2, r0
 8005d1c:	693b      	ldr	r3, [r7, #16]
 8005d1e:	1ad3      	subs	r3, r2, r3
 8005d20:	2b02      	cmp	r3, #2
 8005d22:	d901      	bls.n	8005d28 <HAL_RCC_OscConfig+0x188>
          {
            return HAL_TIMEOUT;
 8005d24:	2303      	movs	r3, #3
 8005d26:	e34d      	b.n	80063c4 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8005d28:	4b39      	ldr	r3, [pc, #228]	@ (8005e10 <HAL_RCC_OscConfig+0x270>)
 8005d2a:	681b      	ldr	r3, [r3, #0]
 8005d2c:	f003 0302 	and.w	r3, r3, #2
 8005d30:	2b00      	cmp	r3, #0
 8005d32:	d0f0      	beq.n	8005d16 <HAL_RCC_OscConfig+0x176>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8005d34:	4b36      	ldr	r3, [pc, #216]	@ (8005e10 <HAL_RCC_OscConfig+0x270>)
 8005d36:	681b      	ldr	r3, [r3, #0]
 8005d38:	4a35      	ldr	r2, [pc, #212]	@ (8005e10 <HAL_RCC_OscConfig+0x270>)
 8005d3a:	f043 0308 	orr.w	r3, r3, #8
 8005d3e:	6013      	str	r3, [r2, #0]
 8005d40:	4b33      	ldr	r3, [pc, #204]	@ (8005e10 <HAL_RCC_OscConfig+0x270>)
 8005d42:	681b      	ldr	r3, [r3, #0]
 8005d44:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8005d48:	687b      	ldr	r3, [r7, #4]
 8005d4a:	6a1b      	ldr	r3, [r3, #32]
 8005d4c:	4930      	ldr	r1, [pc, #192]	@ (8005e10 <HAL_RCC_OscConfig+0x270>)
 8005d4e:	4313      	orrs	r3, r2
 8005d50:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8005d52:	4b2f      	ldr	r3, [pc, #188]	@ (8005e10 <HAL_RCC_OscConfig+0x270>)
 8005d54:	685b      	ldr	r3, [r3, #4]
 8005d56:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8005d5a:	687b      	ldr	r3, [r7, #4]
 8005d5c:	69db      	ldr	r3, [r3, #28]
 8005d5e:	021b      	lsls	r3, r3, #8
 8005d60:	492b      	ldr	r1, [pc, #172]	@ (8005e10 <HAL_RCC_OscConfig+0x270>)
 8005d62:	4313      	orrs	r3, r2
 8005d64:	604b      	str	r3, [r1, #4]
 8005d66:	e01a      	b.n	8005d9e <HAL_RCC_OscConfig+0x1fe>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8005d68:	4b29      	ldr	r3, [pc, #164]	@ (8005e10 <HAL_RCC_OscConfig+0x270>)
 8005d6a:	681b      	ldr	r3, [r3, #0]
 8005d6c:	4a28      	ldr	r2, [pc, #160]	@ (8005e10 <HAL_RCC_OscConfig+0x270>)
 8005d6e:	f023 0301 	bic.w	r3, r3, #1
 8005d72:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8005d74:	f7fd fd10 	bl	8003798 <HAL_GetTick>
 8005d78:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8005d7a:	e008      	b.n	8005d8e <HAL_RCC_OscConfig+0x1ee>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8005d7c:	f7fd fd0c 	bl	8003798 <HAL_GetTick>
 8005d80:	4602      	mov	r2, r0
 8005d82:	693b      	ldr	r3, [r7, #16]
 8005d84:	1ad3      	subs	r3, r2, r3
 8005d86:	2b02      	cmp	r3, #2
 8005d88:	d901      	bls.n	8005d8e <HAL_RCC_OscConfig+0x1ee>
          {
            return HAL_TIMEOUT;
 8005d8a:	2303      	movs	r3, #3
 8005d8c:	e31a      	b.n	80063c4 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8005d8e:	4b20      	ldr	r3, [pc, #128]	@ (8005e10 <HAL_RCC_OscConfig+0x270>)
 8005d90:	681b      	ldr	r3, [r3, #0]
 8005d92:	f003 0302 	and.w	r3, r3, #2
 8005d96:	2b00      	cmp	r3, #0
 8005d98:	d1f0      	bne.n	8005d7c <HAL_RCC_OscConfig+0x1dc>
 8005d9a:	e000      	b.n	8005d9e <HAL_RCC_OscConfig+0x1fe>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8005d9c:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8005d9e:	687b      	ldr	r3, [r7, #4]
 8005da0:	681b      	ldr	r3, [r3, #0]
 8005da2:	f003 0301 	and.w	r3, r3, #1
 8005da6:	2b00      	cmp	r3, #0
 8005da8:	d073      	beq.n	8005e92 <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8005daa:	69bb      	ldr	r3, [r7, #24]
 8005dac:	2b08      	cmp	r3, #8
 8005dae:	d005      	beq.n	8005dbc <HAL_RCC_OscConfig+0x21c>
 8005db0:	69bb      	ldr	r3, [r7, #24]
 8005db2:	2b0c      	cmp	r3, #12
 8005db4:	d10e      	bne.n	8005dd4 <HAL_RCC_OscConfig+0x234>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8005db6:	697b      	ldr	r3, [r7, #20]
 8005db8:	2b03      	cmp	r3, #3
 8005dba:	d10b      	bne.n	8005dd4 <HAL_RCC_OscConfig+0x234>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005dbc:	4b14      	ldr	r3, [pc, #80]	@ (8005e10 <HAL_RCC_OscConfig+0x270>)
 8005dbe:	681b      	ldr	r3, [r3, #0]
 8005dc0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005dc4:	2b00      	cmp	r3, #0
 8005dc6:	d063      	beq.n	8005e90 <HAL_RCC_OscConfig+0x2f0>
 8005dc8:	687b      	ldr	r3, [r7, #4]
 8005dca:	685b      	ldr	r3, [r3, #4]
 8005dcc:	2b00      	cmp	r3, #0
 8005dce:	d15f      	bne.n	8005e90 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 8005dd0:	2301      	movs	r3, #1
 8005dd2:	e2f7      	b.n	80063c4 <HAL_RCC_OscConfig+0x824>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8005dd4:	687b      	ldr	r3, [r7, #4]
 8005dd6:	685b      	ldr	r3, [r3, #4]
 8005dd8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005ddc:	d106      	bne.n	8005dec <HAL_RCC_OscConfig+0x24c>
 8005dde:	4b0c      	ldr	r3, [pc, #48]	@ (8005e10 <HAL_RCC_OscConfig+0x270>)
 8005de0:	681b      	ldr	r3, [r3, #0]
 8005de2:	4a0b      	ldr	r2, [pc, #44]	@ (8005e10 <HAL_RCC_OscConfig+0x270>)
 8005de4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005de8:	6013      	str	r3, [r2, #0]
 8005dea:	e025      	b.n	8005e38 <HAL_RCC_OscConfig+0x298>
 8005dec:	687b      	ldr	r3, [r7, #4]
 8005dee:	685b      	ldr	r3, [r3, #4]
 8005df0:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8005df4:	d114      	bne.n	8005e20 <HAL_RCC_OscConfig+0x280>
 8005df6:	4b06      	ldr	r3, [pc, #24]	@ (8005e10 <HAL_RCC_OscConfig+0x270>)
 8005df8:	681b      	ldr	r3, [r3, #0]
 8005dfa:	4a05      	ldr	r2, [pc, #20]	@ (8005e10 <HAL_RCC_OscConfig+0x270>)
 8005dfc:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8005e00:	6013      	str	r3, [r2, #0]
 8005e02:	4b03      	ldr	r3, [pc, #12]	@ (8005e10 <HAL_RCC_OscConfig+0x270>)
 8005e04:	681b      	ldr	r3, [r3, #0]
 8005e06:	4a02      	ldr	r2, [pc, #8]	@ (8005e10 <HAL_RCC_OscConfig+0x270>)
 8005e08:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005e0c:	6013      	str	r3, [r2, #0]
 8005e0e:	e013      	b.n	8005e38 <HAL_RCC_OscConfig+0x298>
 8005e10:	40021000 	.word	0x40021000
 8005e14:	0800b8a4 	.word	0x0800b8a4
 8005e18:	20002f94 	.word	0x20002f94
 8005e1c:	20002f98 	.word	0x20002f98
 8005e20:	4ba0      	ldr	r3, [pc, #640]	@ (80060a4 <HAL_RCC_OscConfig+0x504>)
 8005e22:	681b      	ldr	r3, [r3, #0]
 8005e24:	4a9f      	ldr	r2, [pc, #636]	@ (80060a4 <HAL_RCC_OscConfig+0x504>)
 8005e26:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005e2a:	6013      	str	r3, [r2, #0]
 8005e2c:	4b9d      	ldr	r3, [pc, #628]	@ (80060a4 <HAL_RCC_OscConfig+0x504>)
 8005e2e:	681b      	ldr	r3, [r3, #0]
 8005e30:	4a9c      	ldr	r2, [pc, #624]	@ (80060a4 <HAL_RCC_OscConfig+0x504>)
 8005e32:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8005e36:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8005e38:	687b      	ldr	r3, [r7, #4]
 8005e3a:	685b      	ldr	r3, [r3, #4]
 8005e3c:	2b00      	cmp	r3, #0
 8005e3e:	d013      	beq.n	8005e68 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005e40:	f7fd fcaa 	bl	8003798 <HAL_GetTick>
 8005e44:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8005e46:	e008      	b.n	8005e5a <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8005e48:	f7fd fca6 	bl	8003798 <HAL_GetTick>
 8005e4c:	4602      	mov	r2, r0
 8005e4e:	693b      	ldr	r3, [r7, #16]
 8005e50:	1ad3      	subs	r3, r2, r3
 8005e52:	2b64      	cmp	r3, #100	@ 0x64
 8005e54:	d901      	bls.n	8005e5a <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 8005e56:	2303      	movs	r3, #3
 8005e58:	e2b4      	b.n	80063c4 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8005e5a:	4b92      	ldr	r3, [pc, #584]	@ (80060a4 <HAL_RCC_OscConfig+0x504>)
 8005e5c:	681b      	ldr	r3, [r3, #0]
 8005e5e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005e62:	2b00      	cmp	r3, #0
 8005e64:	d0f0      	beq.n	8005e48 <HAL_RCC_OscConfig+0x2a8>
 8005e66:	e014      	b.n	8005e92 <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005e68:	f7fd fc96 	bl	8003798 <HAL_GetTick>
 8005e6c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8005e6e:	e008      	b.n	8005e82 <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8005e70:	f7fd fc92 	bl	8003798 <HAL_GetTick>
 8005e74:	4602      	mov	r2, r0
 8005e76:	693b      	ldr	r3, [r7, #16]
 8005e78:	1ad3      	subs	r3, r2, r3
 8005e7a:	2b64      	cmp	r3, #100	@ 0x64
 8005e7c:	d901      	bls.n	8005e82 <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 8005e7e:	2303      	movs	r3, #3
 8005e80:	e2a0      	b.n	80063c4 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8005e82:	4b88      	ldr	r3, [pc, #544]	@ (80060a4 <HAL_RCC_OscConfig+0x504>)
 8005e84:	681b      	ldr	r3, [r3, #0]
 8005e86:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005e8a:	2b00      	cmp	r3, #0
 8005e8c:	d1f0      	bne.n	8005e70 <HAL_RCC_OscConfig+0x2d0>
 8005e8e:	e000      	b.n	8005e92 <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005e90:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8005e92:	687b      	ldr	r3, [r7, #4]
 8005e94:	681b      	ldr	r3, [r3, #0]
 8005e96:	f003 0302 	and.w	r3, r3, #2
 8005e9a:	2b00      	cmp	r3, #0
 8005e9c:	d060      	beq.n	8005f60 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 8005e9e:	69bb      	ldr	r3, [r7, #24]
 8005ea0:	2b04      	cmp	r3, #4
 8005ea2:	d005      	beq.n	8005eb0 <HAL_RCC_OscConfig+0x310>
 8005ea4:	69bb      	ldr	r3, [r7, #24]
 8005ea6:	2b0c      	cmp	r3, #12
 8005ea8:	d119      	bne.n	8005ede <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 8005eaa:	697b      	ldr	r3, [r7, #20]
 8005eac:	2b02      	cmp	r3, #2
 8005eae:	d116      	bne.n	8005ede <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8005eb0:	4b7c      	ldr	r3, [pc, #496]	@ (80060a4 <HAL_RCC_OscConfig+0x504>)
 8005eb2:	681b      	ldr	r3, [r3, #0]
 8005eb4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005eb8:	2b00      	cmp	r3, #0
 8005eba:	d005      	beq.n	8005ec8 <HAL_RCC_OscConfig+0x328>
 8005ebc:	687b      	ldr	r3, [r7, #4]
 8005ebe:	68db      	ldr	r3, [r3, #12]
 8005ec0:	2b00      	cmp	r3, #0
 8005ec2:	d101      	bne.n	8005ec8 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 8005ec4:	2301      	movs	r3, #1
 8005ec6:	e27d      	b.n	80063c4 <HAL_RCC_OscConfig+0x824>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005ec8:	4b76      	ldr	r3, [pc, #472]	@ (80060a4 <HAL_RCC_OscConfig+0x504>)
 8005eca:	685b      	ldr	r3, [r3, #4]
 8005ecc:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8005ed0:	687b      	ldr	r3, [r7, #4]
 8005ed2:	691b      	ldr	r3, [r3, #16]
 8005ed4:	061b      	lsls	r3, r3, #24
 8005ed6:	4973      	ldr	r1, [pc, #460]	@ (80060a4 <HAL_RCC_OscConfig+0x504>)
 8005ed8:	4313      	orrs	r3, r2
 8005eda:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8005edc:	e040      	b.n	8005f60 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8005ede:	687b      	ldr	r3, [r7, #4]
 8005ee0:	68db      	ldr	r3, [r3, #12]
 8005ee2:	2b00      	cmp	r3, #0
 8005ee4:	d023      	beq.n	8005f2e <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8005ee6:	4b6f      	ldr	r3, [pc, #444]	@ (80060a4 <HAL_RCC_OscConfig+0x504>)
 8005ee8:	681b      	ldr	r3, [r3, #0]
 8005eea:	4a6e      	ldr	r2, [pc, #440]	@ (80060a4 <HAL_RCC_OscConfig+0x504>)
 8005eec:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005ef0:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005ef2:	f7fd fc51 	bl	8003798 <HAL_GetTick>
 8005ef6:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8005ef8:	e008      	b.n	8005f0c <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8005efa:	f7fd fc4d 	bl	8003798 <HAL_GetTick>
 8005efe:	4602      	mov	r2, r0
 8005f00:	693b      	ldr	r3, [r7, #16]
 8005f02:	1ad3      	subs	r3, r2, r3
 8005f04:	2b02      	cmp	r3, #2
 8005f06:	d901      	bls.n	8005f0c <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 8005f08:	2303      	movs	r3, #3
 8005f0a:	e25b      	b.n	80063c4 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8005f0c:	4b65      	ldr	r3, [pc, #404]	@ (80060a4 <HAL_RCC_OscConfig+0x504>)
 8005f0e:	681b      	ldr	r3, [r3, #0]
 8005f10:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005f14:	2b00      	cmp	r3, #0
 8005f16:	d0f0      	beq.n	8005efa <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005f18:	4b62      	ldr	r3, [pc, #392]	@ (80060a4 <HAL_RCC_OscConfig+0x504>)
 8005f1a:	685b      	ldr	r3, [r3, #4]
 8005f1c:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8005f20:	687b      	ldr	r3, [r7, #4]
 8005f22:	691b      	ldr	r3, [r3, #16]
 8005f24:	061b      	lsls	r3, r3, #24
 8005f26:	495f      	ldr	r1, [pc, #380]	@ (80060a4 <HAL_RCC_OscConfig+0x504>)
 8005f28:	4313      	orrs	r3, r2
 8005f2a:	604b      	str	r3, [r1, #4]
 8005f2c:	e018      	b.n	8005f60 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8005f2e:	4b5d      	ldr	r3, [pc, #372]	@ (80060a4 <HAL_RCC_OscConfig+0x504>)
 8005f30:	681b      	ldr	r3, [r3, #0]
 8005f32:	4a5c      	ldr	r2, [pc, #368]	@ (80060a4 <HAL_RCC_OscConfig+0x504>)
 8005f34:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8005f38:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005f3a:	f7fd fc2d 	bl	8003798 <HAL_GetTick>
 8005f3e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8005f40:	e008      	b.n	8005f54 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8005f42:	f7fd fc29 	bl	8003798 <HAL_GetTick>
 8005f46:	4602      	mov	r2, r0
 8005f48:	693b      	ldr	r3, [r7, #16]
 8005f4a:	1ad3      	subs	r3, r2, r3
 8005f4c:	2b02      	cmp	r3, #2
 8005f4e:	d901      	bls.n	8005f54 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 8005f50:	2303      	movs	r3, #3
 8005f52:	e237      	b.n	80063c4 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8005f54:	4b53      	ldr	r3, [pc, #332]	@ (80060a4 <HAL_RCC_OscConfig+0x504>)
 8005f56:	681b      	ldr	r3, [r3, #0]
 8005f58:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005f5c:	2b00      	cmp	r3, #0
 8005f5e:	d1f0      	bne.n	8005f42 <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8005f60:	687b      	ldr	r3, [r7, #4]
 8005f62:	681b      	ldr	r3, [r3, #0]
 8005f64:	f003 0308 	and.w	r3, r3, #8
 8005f68:	2b00      	cmp	r3, #0
 8005f6a:	d03c      	beq.n	8005fe6 <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8005f6c:	687b      	ldr	r3, [r7, #4]
 8005f6e:	695b      	ldr	r3, [r3, #20]
 8005f70:	2b00      	cmp	r3, #0
 8005f72:	d01c      	beq.n	8005fae <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8005f74:	4b4b      	ldr	r3, [pc, #300]	@ (80060a4 <HAL_RCC_OscConfig+0x504>)
 8005f76:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8005f7a:	4a4a      	ldr	r2, [pc, #296]	@ (80060a4 <HAL_RCC_OscConfig+0x504>)
 8005f7c:	f043 0301 	orr.w	r3, r3, #1
 8005f80:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005f84:	f7fd fc08 	bl	8003798 <HAL_GetTick>
 8005f88:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8005f8a:	e008      	b.n	8005f9e <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8005f8c:	f7fd fc04 	bl	8003798 <HAL_GetTick>
 8005f90:	4602      	mov	r2, r0
 8005f92:	693b      	ldr	r3, [r7, #16]
 8005f94:	1ad3      	subs	r3, r2, r3
 8005f96:	2b02      	cmp	r3, #2
 8005f98:	d901      	bls.n	8005f9e <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 8005f9a:	2303      	movs	r3, #3
 8005f9c:	e212      	b.n	80063c4 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8005f9e:	4b41      	ldr	r3, [pc, #260]	@ (80060a4 <HAL_RCC_OscConfig+0x504>)
 8005fa0:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8005fa4:	f003 0302 	and.w	r3, r3, #2
 8005fa8:	2b00      	cmp	r3, #0
 8005faa:	d0ef      	beq.n	8005f8c <HAL_RCC_OscConfig+0x3ec>
 8005fac:	e01b      	b.n	8005fe6 <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8005fae:	4b3d      	ldr	r3, [pc, #244]	@ (80060a4 <HAL_RCC_OscConfig+0x504>)
 8005fb0:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8005fb4:	4a3b      	ldr	r2, [pc, #236]	@ (80060a4 <HAL_RCC_OscConfig+0x504>)
 8005fb6:	f023 0301 	bic.w	r3, r3, #1
 8005fba:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005fbe:	f7fd fbeb 	bl	8003798 <HAL_GetTick>
 8005fc2:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8005fc4:	e008      	b.n	8005fd8 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8005fc6:	f7fd fbe7 	bl	8003798 <HAL_GetTick>
 8005fca:	4602      	mov	r2, r0
 8005fcc:	693b      	ldr	r3, [r7, #16]
 8005fce:	1ad3      	subs	r3, r2, r3
 8005fd0:	2b02      	cmp	r3, #2
 8005fd2:	d901      	bls.n	8005fd8 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 8005fd4:	2303      	movs	r3, #3
 8005fd6:	e1f5      	b.n	80063c4 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8005fd8:	4b32      	ldr	r3, [pc, #200]	@ (80060a4 <HAL_RCC_OscConfig+0x504>)
 8005fda:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8005fde:	f003 0302 	and.w	r3, r3, #2
 8005fe2:	2b00      	cmp	r3, #0
 8005fe4:	d1ef      	bne.n	8005fc6 <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8005fe6:	687b      	ldr	r3, [r7, #4]
 8005fe8:	681b      	ldr	r3, [r3, #0]
 8005fea:	f003 0304 	and.w	r3, r3, #4
 8005fee:	2b00      	cmp	r3, #0
 8005ff0:	f000 80a6 	beq.w	8006140 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 8005ff4:	2300      	movs	r3, #0
 8005ff6:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8005ff8:	4b2a      	ldr	r3, [pc, #168]	@ (80060a4 <HAL_RCC_OscConfig+0x504>)
 8005ffa:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005ffc:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8006000:	2b00      	cmp	r3, #0
 8006002:	d10d      	bne.n	8006020 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8006004:	4b27      	ldr	r3, [pc, #156]	@ (80060a4 <HAL_RCC_OscConfig+0x504>)
 8006006:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006008:	4a26      	ldr	r2, [pc, #152]	@ (80060a4 <HAL_RCC_OscConfig+0x504>)
 800600a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800600e:	6593      	str	r3, [r2, #88]	@ 0x58
 8006010:	4b24      	ldr	r3, [pc, #144]	@ (80060a4 <HAL_RCC_OscConfig+0x504>)
 8006012:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006014:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8006018:	60bb      	str	r3, [r7, #8]
 800601a:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800601c:	2301      	movs	r3, #1
 800601e:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8006020:	4b21      	ldr	r3, [pc, #132]	@ (80060a8 <HAL_RCC_OscConfig+0x508>)
 8006022:	681b      	ldr	r3, [r3, #0]
 8006024:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006028:	2b00      	cmp	r3, #0
 800602a:	d118      	bne.n	800605e <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800602c:	4b1e      	ldr	r3, [pc, #120]	@ (80060a8 <HAL_RCC_OscConfig+0x508>)
 800602e:	681b      	ldr	r3, [r3, #0]
 8006030:	4a1d      	ldr	r2, [pc, #116]	@ (80060a8 <HAL_RCC_OscConfig+0x508>)
 8006032:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8006036:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8006038:	f7fd fbae 	bl	8003798 <HAL_GetTick>
 800603c:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800603e:	e008      	b.n	8006052 <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8006040:	f7fd fbaa 	bl	8003798 <HAL_GetTick>
 8006044:	4602      	mov	r2, r0
 8006046:	693b      	ldr	r3, [r7, #16]
 8006048:	1ad3      	subs	r3, r2, r3
 800604a:	2b02      	cmp	r3, #2
 800604c:	d901      	bls.n	8006052 <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 800604e:	2303      	movs	r3, #3
 8006050:	e1b8      	b.n	80063c4 <HAL_RCC_OscConfig+0x824>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8006052:	4b15      	ldr	r3, [pc, #84]	@ (80060a8 <HAL_RCC_OscConfig+0x508>)
 8006054:	681b      	ldr	r3, [r3, #0]
 8006056:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800605a:	2b00      	cmp	r3, #0
 800605c:	d0f0      	beq.n	8006040 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800605e:	687b      	ldr	r3, [r7, #4]
 8006060:	689b      	ldr	r3, [r3, #8]
 8006062:	2b01      	cmp	r3, #1
 8006064:	d108      	bne.n	8006078 <HAL_RCC_OscConfig+0x4d8>
 8006066:	4b0f      	ldr	r3, [pc, #60]	@ (80060a4 <HAL_RCC_OscConfig+0x504>)
 8006068:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800606c:	4a0d      	ldr	r2, [pc, #52]	@ (80060a4 <HAL_RCC_OscConfig+0x504>)
 800606e:	f043 0301 	orr.w	r3, r3, #1
 8006072:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8006076:	e029      	b.n	80060cc <HAL_RCC_OscConfig+0x52c>
 8006078:	687b      	ldr	r3, [r7, #4]
 800607a:	689b      	ldr	r3, [r3, #8]
 800607c:	2b05      	cmp	r3, #5
 800607e:	d115      	bne.n	80060ac <HAL_RCC_OscConfig+0x50c>
 8006080:	4b08      	ldr	r3, [pc, #32]	@ (80060a4 <HAL_RCC_OscConfig+0x504>)
 8006082:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006086:	4a07      	ldr	r2, [pc, #28]	@ (80060a4 <HAL_RCC_OscConfig+0x504>)
 8006088:	f043 0304 	orr.w	r3, r3, #4
 800608c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8006090:	4b04      	ldr	r3, [pc, #16]	@ (80060a4 <HAL_RCC_OscConfig+0x504>)
 8006092:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006096:	4a03      	ldr	r2, [pc, #12]	@ (80060a4 <HAL_RCC_OscConfig+0x504>)
 8006098:	f043 0301 	orr.w	r3, r3, #1
 800609c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80060a0:	e014      	b.n	80060cc <HAL_RCC_OscConfig+0x52c>
 80060a2:	bf00      	nop
 80060a4:	40021000 	.word	0x40021000
 80060a8:	40007000 	.word	0x40007000
 80060ac:	4b9d      	ldr	r3, [pc, #628]	@ (8006324 <HAL_RCC_OscConfig+0x784>)
 80060ae:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80060b2:	4a9c      	ldr	r2, [pc, #624]	@ (8006324 <HAL_RCC_OscConfig+0x784>)
 80060b4:	f023 0301 	bic.w	r3, r3, #1
 80060b8:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80060bc:	4b99      	ldr	r3, [pc, #612]	@ (8006324 <HAL_RCC_OscConfig+0x784>)
 80060be:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80060c2:	4a98      	ldr	r2, [pc, #608]	@ (8006324 <HAL_RCC_OscConfig+0x784>)
 80060c4:	f023 0304 	bic.w	r3, r3, #4
 80060c8:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80060cc:	687b      	ldr	r3, [r7, #4]
 80060ce:	689b      	ldr	r3, [r3, #8]
 80060d0:	2b00      	cmp	r3, #0
 80060d2:	d016      	beq.n	8006102 <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80060d4:	f7fd fb60 	bl	8003798 <HAL_GetTick>
 80060d8:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80060da:	e00a      	b.n	80060f2 <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80060dc:	f7fd fb5c 	bl	8003798 <HAL_GetTick>
 80060e0:	4602      	mov	r2, r0
 80060e2:	693b      	ldr	r3, [r7, #16]
 80060e4:	1ad3      	subs	r3, r2, r3
 80060e6:	f241 3288 	movw	r2, #5000	@ 0x1388
 80060ea:	4293      	cmp	r3, r2
 80060ec:	d901      	bls.n	80060f2 <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 80060ee:	2303      	movs	r3, #3
 80060f0:	e168      	b.n	80063c4 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80060f2:	4b8c      	ldr	r3, [pc, #560]	@ (8006324 <HAL_RCC_OscConfig+0x784>)
 80060f4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80060f8:	f003 0302 	and.w	r3, r3, #2
 80060fc:	2b00      	cmp	r3, #0
 80060fe:	d0ed      	beq.n	80060dc <HAL_RCC_OscConfig+0x53c>
 8006100:	e015      	b.n	800612e <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006102:	f7fd fb49 	bl	8003798 <HAL_GetTick>
 8006106:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8006108:	e00a      	b.n	8006120 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800610a:	f7fd fb45 	bl	8003798 <HAL_GetTick>
 800610e:	4602      	mov	r2, r0
 8006110:	693b      	ldr	r3, [r7, #16]
 8006112:	1ad3      	subs	r3, r2, r3
 8006114:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006118:	4293      	cmp	r3, r2
 800611a:	d901      	bls.n	8006120 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 800611c:	2303      	movs	r3, #3
 800611e:	e151      	b.n	80063c4 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8006120:	4b80      	ldr	r3, [pc, #512]	@ (8006324 <HAL_RCC_OscConfig+0x784>)
 8006122:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006126:	f003 0302 	and.w	r3, r3, #2
 800612a:	2b00      	cmp	r3, #0
 800612c:	d1ed      	bne.n	800610a <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800612e:	7ffb      	ldrb	r3, [r7, #31]
 8006130:	2b01      	cmp	r3, #1
 8006132:	d105      	bne.n	8006140 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8006134:	4b7b      	ldr	r3, [pc, #492]	@ (8006324 <HAL_RCC_OscConfig+0x784>)
 8006136:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006138:	4a7a      	ldr	r2, [pc, #488]	@ (8006324 <HAL_RCC_OscConfig+0x784>)
 800613a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800613e:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }
#if defined(RCC_HSI48_SUPPORT)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8006140:	687b      	ldr	r3, [r7, #4]
 8006142:	681b      	ldr	r3, [r3, #0]
 8006144:	f003 0320 	and.w	r3, r3, #32
 8006148:	2b00      	cmp	r3, #0
 800614a:	d03c      	beq.n	80061c6 <HAL_RCC_OscConfig+0x626>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the LSI State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 800614c:	687b      	ldr	r3, [r7, #4]
 800614e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006150:	2b00      	cmp	r3, #0
 8006152:	d01c      	beq.n	800618e <HAL_RCC_OscConfig+0x5ee>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8006154:	4b73      	ldr	r3, [pc, #460]	@ (8006324 <HAL_RCC_OscConfig+0x784>)
 8006156:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800615a:	4a72      	ldr	r2, [pc, #456]	@ (8006324 <HAL_RCC_OscConfig+0x784>)
 800615c:	f043 0301 	orr.w	r3, r3, #1
 8006160:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006164:	f7fd fb18 	bl	8003798 <HAL_GetTick>
 8006168:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 800616a:	e008      	b.n	800617e <HAL_RCC_OscConfig+0x5de>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800616c:	f7fd fb14 	bl	8003798 <HAL_GetTick>
 8006170:	4602      	mov	r2, r0
 8006172:	693b      	ldr	r3, [r7, #16]
 8006174:	1ad3      	subs	r3, r2, r3
 8006176:	2b02      	cmp	r3, #2
 8006178:	d901      	bls.n	800617e <HAL_RCC_OscConfig+0x5de>
        {
          return HAL_TIMEOUT;
 800617a:	2303      	movs	r3, #3
 800617c:	e122      	b.n	80063c4 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 800617e:	4b69      	ldr	r3, [pc, #420]	@ (8006324 <HAL_RCC_OscConfig+0x784>)
 8006180:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8006184:	f003 0302 	and.w	r3, r3, #2
 8006188:	2b00      	cmp	r3, #0
 800618a:	d0ef      	beq.n	800616c <HAL_RCC_OscConfig+0x5cc>
 800618c:	e01b      	b.n	80061c6 <HAL_RCC_OscConfig+0x626>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 800618e:	4b65      	ldr	r3, [pc, #404]	@ (8006324 <HAL_RCC_OscConfig+0x784>)
 8006190:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8006194:	4a63      	ldr	r2, [pc, #396]	@ (8006324 <HAL_RCC_OscConfig+0x784>)
 8006196:	f023 0301 	bic.w	r3, r3, #1
 800619a:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800619e:	f7fd fafb 	bl	8003798 <HAL_GetTick>
 80061a2:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 80061a4:	e008      	b.n	80061b8 <HAL_RCC_OscConfig+0x618>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80061a6:	f7fd faf7 	bl	8003798 <HAL_GetTick>
 80061aa:	4602      	mov	r2, r0
 80061ac:	693b      	ldr	r3, [r7, #16]
 80061ae:	1ad3      	subs	r3, r2, r3
 80061b0:	2b02      	cmp	r3, #2
 80061b2:	d901      	bls.n	80061b8 <HAL_RCC_OscConfig+0x618>
        {
          return HAL_TIMEOUT;
 80061b4:	2303      	movs	r3, #3
 80061b6:	e105      	b.n	80063c4 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 80061b8:	4b5a      	ldr	r3, [pc, #360]	@ (8006324 <HAL_RCC_OscConfig+0x784>)
 80061ba:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80061be:	f003 0302 	and.w	r3, r3, #2
 80061c2:	2b00      	cmp	r3, #0
 80061c4:	d1ef      	bne.n	80061a6 <HAL_RCC_OscConfig+0x606>
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 80061c6:	687b      	ldr	r3, [r7, #4]
 80061c8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80061ca:	2b00      	cmp	r3, #0
 80061cc:	f000 80f9 	beq.w	80063c2 <HAL_RCC_OscConfig+0x822>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 80061d0:	687b      	ldr	r3, [r7, #4]
 80061d2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80061d4:	2b02      	cmp	r3, #2
 80061d6:	f040 80cf 	bne.w	8006378 <HAL_RCC_OscConfig+0x7d8>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 80061da:	4b52      	ldr	r3, [pc, #328]	@ (8006324 <HAL_RCC_OscConfig+0x784>)
 80061dc:	68db      	ldr	r3, [r3, #12]
 80061de:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80061e0:	697b      	ldr	r3, [r7, #20]
 80061e2:	f003 0203 	and.w	r2, r3, #3
 80061e6:	687b      	ldr	r3, [r7, #4]
 80061e8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80061ea:	429a      	cmp	r2, r3
 80061ec:	d12c      	bne.n	8006248 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80061ee:	697b      	ldr	r3, [r7, #20]
 80061f0:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 80061f4:	687b      	ldr	r3, [r7, #4]
 80061f6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80061f8:	3b01      	subs	r3, #1
 80061fa:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80061fc:	429a      	cmp	r2, r3
 80061fe:	d123      	bne.n	8006248 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8006200:	697b      	ldr	r3, [r7, #20]
 8006202:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 8006206:	687b      	ldr	r3, [r7, #4]
 8006208:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800620a:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800620c:	429a      	cmp	r2, r3
 800620e:	d11b      	bne.n	8006248 <HAL_RCC_OscConfig+0x6a8>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8006210:	697b      	ldr	r3, [r7, #20]
 8006212:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
 8006216:	687b      	ldr	r3, [r7, #4]
 8006218:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800621a:	06db      	lsls	r3, r3, #27
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800621c:	429a      	cmp	r2, r3
 800621e:	d113      	bne.n	8006248 <HAL_RCC_OscConfig+0x6a8>
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8006220:	697b      	ldr	r3, [r7, #20]
 8006222:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 8006226:	687b      	ldr	r3, [r7, #4]
 8006228:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800622a:	085b      	lsrs	r3, r3, #1
 800622c:	3b01      	subs	r3, #1
 800622e:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8006230:	429a      	cmp	r2, r3
 8006232:	d109      	bne.n	8006248 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8006234:	697b      	ldr	r3, [r7, #20]
 8006236:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 800623a:	687b      	ldr	r3, [r7, #4]
 800623c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800623e:	085b      	lsrs	r3, r3, #1
 8006240:	3b01      	subs	r3, #1
 8006242:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8006244:	429a      	cmp	r2, r3
 8006246:	d071      	beq.n	800632c <HAL_RCC_OscConfig+0x78c>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8006248:	69bb      	ldr	r3, [r7, #24]
 800624a:	2b0c      	cmp	r3, #12
 800624c:	d068      	beq.n	8006320 <HAL_RCC_OscConfig+0x780>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 800624e:	4b35      	ldr	r3, [pc, #212]	@ (8006324 <HAL_RCC_OscConfig+0x784>)
 8006250:	681b      	ldr	r3, [r3, #0]
 8006252:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8006256:	2b00      	cmp	r3, #0
 8006258:	d105      	bne.n	8006266 <HAL_RCC_OscConfig+0x6c6>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 800625a:	4b32      	ldr	r3, [pc, #200]	@ (8006324 <HAL_RCC_OscConfig+0x784>)
 800625c:	681b      	ldr	r3, [r3, #0]
 800625e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8006262:	2b00      	cmp	r3, #0
 8006264:	d001      	beq.n	800626a <HAL_RCC_OscConfig+0x6ca>
#endif
            )
          {
            return HAL_ERROR;
 8006266:	2301      	movs	r3, #1
 8006268:	e0ac      	b.n	80063c4 <HAL_RCC_OscConfig+0x824>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 800626a:	4b2e      	ldr	r3, [pc, #184]	@ (8006324 <HAL_RCC_OscConfig+0x784>)
 800626c:	681b      	ldr	r3, [r3, #0]
 800626e:	4a2d      	ldr	r2, [pc, #180]	@ (8006324 <HAL_RCC_OscConfig+0x784>)
 8006270:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8006274:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8006276:	f7fd fa8f 	bl	8003798 <HAL_GetTick>
 800627a:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800627c:	e008      	b.n	8006290 <HAL_RCC_OscConfig+0x6f0>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800627e:	f7fd fa8b 	bl	8003798 <HAL_GetTick>
 8006282:	4602      	mov	r2, r0
 8006284:	693b      	ldr	r3, [r7, #16]
 8006286:	1ad3      	subs	r3, r2, r3
 8006288:	2b02      	cmp	r3, #2
 800628a:	d901      	bls.n	8006290 <HAL_RCC_OscConfig+0x6f0>
              {
                return HAL_TIMEOUT;
 800628c:	2303      	movs	r3, #3
 800628e:	e099      	b.n	80063c4 <HAL_RCC_OscConfig+0x824>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8006290:	4b24      	ldr	r3, [pc, #144]	@ (8006324 <HAL_RCC_OscConfig+0x784>)
 8006292:	681b      	ldr	r3, [r3, #0]
 8006294:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006298:	2b00      	cmp	r3, #0
 800629a:	d1f0      	bne.n	800627e <HAL_RCC_OscConfig+0x6de>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800629c:	4b21      	ldr	r3, [pc, #132]	@ (8006324 <HAL_RCC_OscConfig+0x784>)
 800629e:	68da      	ldr	r2, [r3, #12]
 80062a0:	4b21      	ldr	r3, [pc, #132]	@ (8006328 <HAL_RCC_OscConfig+0x788>)
 80062a2:	4013      	ands	r3, r2
 80062a4:	687a      	ldr	r2, [r7, #4]
 80062a6:	6ad1      	ldr	r1, [r2, #44]	@ 0x2c
 80062a8:	687a      	ldr	r2, [r7, #4]
 80062aa:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 80062ac:	3a01      	subs	r2, #1
 80062ae:	0112      	lsls	r2, r2, #4
 80062b0:	4311      	orrs	r1, r2
 80062b2:	687a      	ldr	r2, [r7, #4]
 80062b4:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 80062b6:	0212      	lsls	r2, r2, #8
 80062b8:	4311      	orrs	r1, r2
 80062ba:	687a      	ldr	r2, [r7, #4]
 80062bc:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 80062be:	0852      	lsrs	r2, r2, #1
 80062c0:	3a01      	subs	r2, #1
 80062c2:	0552      	lsls	r2, r2, #21
 80062c4:	4311      	orrs	r1, r2
 80062c6:	687a      	ldr	r2, [r7, #4]
 80062c8:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 80062ca:	0852      	lsrs	r2, r2, #1
 80062cc:	3a01      	subs	r2, #1
 80062ce:	0652      	lsls	r2, r2, #25
 80062d0:	4311      	orrs	r1, r2
 80062d2:	687a      	ldr	r2, [r7, #4]
 80062d4:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 80062d6:	06d2      	lsls	r2, r2, #27
 80062d8:	430a      	orrs	r2, r1
 80062da:	4912      	ldr	r1, [pc, #72]	@ (8006324 <HAL_RCC_OscConfig+0x784>)
 80062dc:	4313      	orrs	r3, r2
 80062de:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 80062e0:	4b10      	ldr	r3, [pc, #64]	@ (8006324 <HAL_RCC_OscConfig+0x784>)
 80062e2:	681b      	ldr	r3, [r3, #0]
 80062e4:	4a0f      	ldr	r2, [pc, #60]	@ (8006324 <HAL_RCC_OscConfig+0x784>)
 80062e6:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80062ea:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80062ec:	4b0d      	ldr	r3, [pc, #52]	@ (8006324 <HAL_RCC_OscConfig+0x784>)
 80062ee:	68db      	ldr	r3, [r3, #12]
 80062f0:	4a0c      	ldr	r2, [pc, #48]	@ (8006324 <HAL_RCC_OscConfig+0x784>)
 80062f2:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80062f6:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 80062f8:	f7fd fa4e 	bl	8003798 <HAL_GetTick>
 80062fc:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80062fe:	e008      	b.n	8006312 <HAL_RCC_OscConfig+0x772>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006300:	f7fd fa4a 	bl	8003798 <HAL_GetTick>
 8006304:	4602      	mov	r2, r0
 8006306:	693b      	ldr	r3, [r7, #16]
 8006308:	1ad3      	subs	r3, r2, r3
 800630a:	2b02      	cmp	r3, #2
 800630c:	d901      	bls.n	8006312 <HAL_RCC_OscConfig+0x772>
              {
                return HAL_TIMEOUT;
 800630e:	2303      	movs	r3, #3
 8006310:	e058      	b.n	80063c4 <HAL_RCC_OscConfig+0x824>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8006312:	4b04      	ldr	r3, [pc, #16]	@ (8006324 <HAL_RCC_OscConfig+0x784>)
 8006314:	681b      	ldr	r3, [r3, #0]
 8006316:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800631a:	2b00      	cmp	r3, #0
 800631c:	d0f0      	beq.n	8006300 <HAL_RCC_OscConfig+0x760>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 800631e:	e050      	b.n	80063c2 <HAL_RCC_OscConfig+0x822>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8006320:	2301      	movs	r3, #1
 8006322:	e04f      	b.n	80063c4 <HAL_RCC_OscConfig+0x824>
 8006324:	40021000 	.word	0x40021000
 8006328:	019d808c 	.word	0x019d808c
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800632c:	4b27      	ldr	r3, [pc, #156]	@ (80063cc <HAL_RCC_OscConfig+0x82c>)
 800632e:	681b      	ldr	r3, [r3, #0]
 8006330:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006334:	2b00      	cmp	r3, #0
 8006336:	d144      	bne.n	80063c2 <HAL_RCC_OscConfig+0x822>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8006338:	4b24      	ldr	r3, [pc, #144]	@ (80063cc <HAL_RCC_OscConfig+0x82c>)
 800633a:	681b      	ldr	r3, [r3, #0]
 800633c:	4a23      	ldr	r2, [pc, #140]	@ (80063cc <HAL_RCC_OscConfig+0x82c>)
 800633e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8006342:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8006344:	4b21      	ldr	r3, [pc, #132]	@ (80063cc <HAL_RCC_OscConfig+0x82c>)
 8006346:	68db      	ldr	r3, [r3, #12]
 8006348:	4a20      	ldr	r2, [pc, #128]	@ (80063cc <HAL_RCC_OscConfig+0x82c>)
 800634a:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800634e:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8006350:	f7fd fa22 	bl	8003798 <HAL_GetTick>
 8006354:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8006356:	e008      	b.n	800636a <HAL_RCC_OscConfig+0x7ca>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006358:	f7fd fa1e 	bl	8003798 <HAL_GetTick>
 800635c:	4602      	mov	r2, r0
 800635e:	693b      	ldr	r3, [r7, #16]
 8006360:	1ad3      	subs	r3, r2, r3
 8006362:	2b02      	cmp	r3, #2
 8006364:	d901      	bls.n	800636a <HAL_RCC_OscConfig+0x7ca>
            {
              return HAL_TIMEOUT;
 8006366:	2303      	movs	r3, #3
 8006368:	e02c      	b.n	80063c4 <HAL_RCC_OscConfig+0x824>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800636a:	4b18      	ldr	r3, [pc, #96]	@ (80063cc <HAL_RCC_OscConfig+0x82c>)
 800636c:	681b      	ldr	r3, [r3, #0]
 800636e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006372:	2b00      	cmp	r3, #0
 8006374:	d0f0      	beq.n	8006358 <HAL_RCC_OscConfig+0x7b8>
 8006376:	e024      	b.n	80063c2 <HAL_RCC_OscConfig+0x822>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8006378:	69bb      	ldr	r3, [r7, #24]
 800637a:	2b0c      	cmp	r3, #12
 800637c:	d01f      	beq.n	80063be <HAL_RCC_OscConfig+0x81e>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800637e:	4b13      	ldr	r3, [pc, #76]	@ (80063cc <HAL_RCC_OscConfig+0x82c>)
 8006380:	681b      	ldr	r3, [r3, #0]
 8006382:	4a12      	ldr	r2, [pc, #72]	@ (80063cc <HAL_RCC_OscConfig+0x82c>)
 8006384:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8006388:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800638a:	f7fd fa05 	bl	8003798 <HAL_GetTick>
 800638e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8006390:	e008      	b.n	80063a4 <HAL_RCC_OscConfig+0x804>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006392:	f7fd fa01 	bl	8003798 <HAL_GetTick>
 8006396:	4602      	mov	r2, r0
 8006398:	693b      	ldr	r3, [r7, #16]
 800639a:	1ad3      	subs	r3, r2, r3
 800639c:	2b02      	cmp	r3, #2
 800639e:	d901      	bls.n	80063a4 <HAL_RCC_OscConfig+0x804>
          {
            return HAL_TIMEOUT;
 80063a0:	2303      	movs	r3, #3
 80063a2:	e00f      	b.n	80063c4 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80063a4:	4b09      	ldr	r3, [pc, #36]	@ (80063cc <HAL_RCC_OscConfig+0x82c>)
 80063a6:	681b      	ldr	r3, [r3, #0]
 80063a8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80063ac:	2b00      	cmp	r3, #0
 80063ae:	d1f0      	bne.n	8006392 <HAL_RCC_OscConfig+0x7f2>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 80063b0:	4b06      	ldr	r3, [pc, #24]	@ (80063cc <HAL_RCC_OscConfig+0x82c>)
 80063b2:	68da      	ldr	r2, [r3, #12]
 80063b4:	4905      	ldr	r1, [pc, #20]	@ (80063cc <HAL_RCC_OscConfig+0x82c>)
 80063b6:	4b06      	ldr	r3, [pc, #24]	@ (80063d0 <HAL_RCC_OscConfig+0x830>)
 80063b8:	4013      	ands	r3, r2
 80063ba:	60cb      	str	r3, [r1, #12]
 80063bc:	e001      	b.n	80063c2 <HAL_RCC_OscConfig+0x822>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 80063be:	2301      	movs	r3, #1
 80063c0:	e000      	b.n	80063c4 <HAL_RCC_OscConfig+0x824>
      }
    }
  }
  return HAL_OK;
 80063c2:	2300      	movs	r3, #0
}
 80063c4:	4618      	mov	r0, r3
 80063c6:	3720      	adds	r7, #32
 80063c8:	46bd      	mov	sp, r7
 80063ca:	bd80      	pop	{r7, pc}
 80063cc:	40021000 	.word	0x40021000
 80063d0:	feeefffc 	.word	0xfeeefffc

080063d4 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80063d4:	b580      	push	{r7, lr}
 80063d6:	b084      	sub	sp, #16
 80063d8:	af00      	add	r7, sp, #0
 80063da:	6078      	str	r0, [r7, #4]
 80063dc:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80063de:	687b      	ldr	r3, [r7, #4]
 80063e0:	2b00      	cmp	r3, #0
 80063e2:	d101      	bne.n	80063e8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80063e4:	2301      	movs	r3, #1
 80063e6:	e0e7      	b.n	80065b8 <HAL_RCC_ClockConfig+0x1e4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80063e8:	4b75      	ldr	r3, [pc, #468]	@ (80065c0 <HAL_RCC_ClockConfig+0x1ec>)
 80063ea:	681b      	ldr	r3, [r3, #0]
 80063ec:	f003 0307 	and.w	r3, r3, #7
 80063f0:	683a      	ldr	r2, [r7, #0]
 80063f2:	429a      	cmp	r2, r3
 80063f4:	d910      	bls.n	8006418 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80063f6:	4b72      	ldr	r3, [pc, #456]	@ (80065c0 <HAL_RCC_ClockConfig+0x1ec>)
 80063f8:	681b      	ldr	r3, [r3, #0]
 80063fa:	f023 0207 	bic.w	r2, r3, #7
 80063fe:	4970      	ldr	r1, [pc, #448]	@ (80065c0 <HAL_RCC_ClockConfig+0x1ec>)
 8006400:	683b      	ldr	r3, [r7, #0]
 8006402:	4313      	orrs	r3, r2
 8006404:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8006406:	4b6e      	ldr	r3, [pc, #440]	@ (80065c0 <HAL_RCC_ClockConfig+0x1ec>)
 8006408:	681b      	ldr	r3, [r3, #0]
 800640a:	f003 0307 	and.w	r3, r3, #7
 800640e:	683a      	ldr	r2, [r7, #0]
 8006410:	429a      	cmp	r2, r3
 8006412:	d001      	beq.n	8006418 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8006414:	2301      	movs	r3, #1
 8006416:	e0cf      	b.n	80065b8 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8006418:	687b      	ldr	r3, [r7, #4]
 800641a:	681b      	ldr	r3, [r3, #0]
 800641c:	f003 0302 	and.w	r3, r3, #2
 8006420:	2b00      	cmp	r3, #0
 8006422:	d010      	beq.n	8006446 <HAL_RCC_ClockConfig+0x72>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8006424:	687b      	ldr	r3, [r7, #4]
 8006426:	689a      	ldr	r2, [r3, #8]
 8006428:	4b66      	ldr	r3, [pc, #408]	@ (80065c4 <HAL_RCC_ClockConfig+0x1f0>)
 800642a:	689b      	ldr	r3, [r3, #8]
 800642c:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8006430:	429a      	cmp	r2, r3
 8006432:	d908      	bls.n	8006446 <HAL_RCC_ClockConfig+0x72>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8006434:	4b63      	ldr	r3, [pc, #396]	@ (80065c4 <HAL_RCC_ClockConfig+0x1f0>)
 8006436:	689b      	ldr	r3, [r3, #8]
 8006438:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800643c:	687b      	ldr	r3, [r7, #4]
 800643e:	689b      	ldr	r3, [r3, #8]
 8006440:	4960      	ldr	r1, [pc, #384]	@ (80065c4 <HAL_RCC_ClockConfig+0x1f0>)
 8006442:	4313      	orrs	r3, r2
 8006444:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8006446:	687b      	ldr	r3, [r7, #4]
 8006448:	681b      	ldr	r3, [r3, #0]
 800644a:	f003 0301 	and.w	r3, r3, #1
 800644e:	2b00      	cmp	r3, #0
 8006450:	d04c      	beq.n	80064ec <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8006452:	687b      	ldr	r3, [r7, #4]
 8006454:	685b      	ldr	r3, [r3, #4]
 8006456:	2b03      	cmp	r3, #3
 8006458:	d107      	bne.n	800646a <HAL_RCC_ClockConfig+0x96>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800645a:	4b5a      	ldr	r3, [pc, #360]	@ (80065c4 <HAL_RCC_ClockConfig+0x1f0>)
 800645c:	681b      	ldr	r3, [r3, #0]
 800645e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006462:	2b00      	cmp	r3, #0
 8006464:	d121      	bne.n	80064aa <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 8006466:	2301      	movs	r3, #1
 8006468:	e0a6      	b.n	80065b8 <HAL_RCC_ClockConfig+0x1e4>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800646a:	687b      	ldr	r3, [r7, #4]
 800646c:	685b      	ldr	r3, [r3, #4]
 800646e:	2b02      	cmp	r3, #2
 8006470:	d107      	bne.n	8006482 <HAL_RCC_ClockConfig+0xae>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8006472:	4b54      	ldr	r3, [pc, #336]	@ (80065c4 <HAL_RCC_ClockConfig+0x1f0>)
 8006474:	681b      	ldr	r3, [r3, #0]
 8006476:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800647a:	2b00      	cmp	r3, #0
 800647c:	d115      	bne.n	80064aa <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 800647e:	2301      	movs	r3, #1
 8006480:	e09a      	b.n	80065b8 <HAL_RCC_ClockConfig+0x1e4>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8006482:	687b      	ldr	r3, [r7, #4]
 8006484:	685b      	ldr	r3, [r3, #4]
 8006486:	2b00      	cmp	r3, #0
 8006488:	d107      	bne.n	800649a <HAL_RCC_ClockConfig+0xc6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 800648a:	4b4e      	ldr	r3, [pc, #312]	@ (80065c4 <HAL_RCC_ClockConfig+0x1f0>)
 800648c:	681b      	ldr	r3, [r3, #0]
 800648e:	f003 0302 	and.w	r3, r3, #2
 8006492:	2b00      	cmp	r3, #0
 8006494:	d109      	bne.n	80064aa <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8006496:	2301      	movs	r3, #1
 8006498:	e08e      	b.n	80065b8 <HAL_RCC_ClockConfig+0x1e4>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800649a:	4b4a      	ldr	r3, [pc, #296]	@ (80065c4 <HAL_RCC_ClockConfig+0x1f0>)
 800649c:	681b      	ldr	r3, [r3, #0]
 800649e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80064a2:	2b00      	cmp	r3, #0
 80064a4:	d101      	bne.n	80064aa <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 80064a6:	2301      	movs	r3, #1
 80064a8:	e086      	b.n	80065b8 <HAL_RCC_ClockConfig+0x1e4>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 80064aa:	4b46      	ldr	r3, [pc, #280]	@ (80065c4 <HAL_RCC_ClockConfig+0x1f0>)
 80064ac:	689b      	ldr	r3, [r3, #8]
 80064ae:	f023 0203 	bic.w	r2, r3, #3
 80064b2:	687b      	ldr	r3, [r7, #4]
 80064b4:	685b      	ldr	r3, [r3, #4]
 80064b6:	4943      	ldr	r1, [pc, #268]	@ (80065c4 <HAL_RCC_ClockConfig+0x1f0>)
 80064b8:	4313      	orrs	r3, r2
 80064ba:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80064bc:	f7fd f96c 	bl	8003798 <HAL_GetTick>
 80064c0:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80064c2:	e00a      	b.n	80064da <HAL_RCC_ClockConfig+0x106>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80064c4:	f7fd f968 	bl	8003798 <HAL_GetTick>
 80064c8:	4602      	mov	r2, r0
 80064ca:	68fb      	ldr	r3, [r7, #12]
 80064cc:	1ad3      	subs	r3, r2, r3
 80064ce:	f241 3288 	movw	r2, #5000	@ 0x1388
 80064d2:	4293      	cmp	r3, r2
 80064d4:	d901      	bls.n	80064da <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 80064d6:	2303      	movs	r3, #3
 80064d8:	e06e      	b.n	80065b8 <HAL_RCC_ClockConfig+0x1e4>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80064da:	4b3a      	ldr	r3, [pc, #232]	@ (80065c4 <HAL_RCC_ClockConfig+0x1f0>)
 80064dc:	689b      	ldr	r3, [r3, #8]
 80064de:	f003 020c 	and.w	r2, r3, #12
 80064e2:	687b      	ldr	r3, [r7, #4]
 80064e4:	685b      	ldr	r3, [r3, #4]
 80064e6:	009b      	lsls	r3, r3, #2
 80064e8:	429a      	cmp	r2, r3
 80064ea:	d1eb      	bne.n	80064c4 <HAL_RCC_ClockConfig+0xf0>
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80064ec:	687b      	ldr	r3, [r7, #4]
 80064ee:	681b      	ldr	r3, [r3, #0]
 80064f0:	f003 0302 	and.w	r3, r3, #2
 80064f4:	2b00      	cmp	r3, #0
 80064f6:	d010      	beq.n	800651a <HAL_RCC_ClockConfig+0x146>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 80064f8:	687b      	ldr	r3, [r7, #4]
 80064fa:	689a      	ldr	r2, [r3, #8]
 80064fc:	4b31      	ldr	r3, [pc, #196]	@ (80065c4 <HAL_RCC_ClockConfig+0x1f0>)
 80064fe:	689b      	ldr	r3, [r3, #8]
 8006500:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8006504:	429a      	cmp	r2, r3
 8006506:	d208      	bcs.n	800651a <HAL_RCC_ClockConfig+0x146>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8006508:	4b2e      	ldr	r3, [pc, #184]	@ (80065c4 <HAL_RCC_ClockConfig+0x1f0>)
 800650a:	689b      	ldr	r3, [r3, #8]
 800650c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8006510:	687b      	ldr	r3, [r7, #4]
 8006512:	689b      	ldr	r3, [r3, #8]
 8006514:	492b      	ldr	r1, [pc, #172]	@ (80065c4 <HAL_RCC_ClockConfig+0x1f0>)
 8006516:	4313      	orrs	r3, r2
 8006518:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800651a:	4b29      	ldr	r3, [pc, #164]	@ (80065c0 <HAL_RCC_ClockConfig+0x1ec>)
 800651c:	681b      	ldr	r3, [r3, #0]
 800651e:	f003 0307 	and.w	r3, r3, #7
 8006522:	683a      	ldr	r2, [r7, #0]
 8006524:	429a      	cmp	r2, r3
 8006526:	d210      	bcs.n	800654a <HAL_RCC_ClockConfig+0x176>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006528:	4b25      	ldr	r3, [pc, #148]	@ (80065c0 <HAL_RCC_ClockConfig+0x1ec>)
 800652a:	681b      	ldr	r3, [r3, #0]
 800652c:	f023 0207 	bic.w	r2, r3, #7
 8006530:	4923      	ldr	r1, [pc, #140]	@ (80065c0 <HAL_RCC_ClockConfig+0x1ec>)
 8006532:	683b      	ldr	r3, [r7, #0]
 8006534:	4313      	orrs	r3, r2
 8006536:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8006538:	4b21      	ldr	r3, [pc, #132]	@ (80065c0 <HAL_RCC_ClockConfig+0x1ec>)
 800653a:	681b      	ldr	r3, [r3, #0]
 800653c:	f003 0307 	and.w	r3, r3, #7
 8006540:	683a      	ldr	r2, [r7, #0]
 8006542:	429a      	cmp	r2, r3
 8006544:	d001      	beq.n	800654a <HAL_RCC_ClockConfig+0x176>
    {
      return HAL_ERROR;
 8006546:	2301      	movs	r3, #1
 8006548:	e036      	b.n	80065b8 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800654a:	687b      	ldr	r3, [r7, #4]
 800654c:	681b      	ldr	r3, [r3, #0]
 800654e:	f003 0304 	and.w	r3, r3, #4
 8006552:	2b00      	cmp	r3, #0
 8006554:	d008      	beq.n	8006568 <HAL_RCC_ClockConfig+0x194>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8006556:	4b1b      	ldr	r3, [pc, #108]	@ (80065c4 <HAL_RCC_ClockConfig+0x1f0>)
 8006558:	689b      	ldr	r3, [r3, #8]
 800655a:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 800655e:	687b      	ldr	r3, [r7, #4]
 8006560:	68db      	ldr	r3, [r3, #12]
 8006562:	4918      	ldr	r1, [pc, #96]	@ (80065c4 <HAL_RCC_ClockConfig+0x1f0>)
 8006564:	4313      	orrs	r3, r2
 8006566:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006568:	687b      	ldr	r3, [r7, #4]
 800656a:	681b      	ldr	r3, [r3, #0]
 800656c:	f003 0308 	and.w	r3, r3, #8
 8006570:	2b00      	cmp	r3, #0
 8006572:	d009      	beq.n	8006588 <HAL_RCC_ClockConfig+0x1b4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8006574:	4b13      	ldr	r3, [pc, #76]	@ (80065c4 <HAL_RCC_ClockConfig+0x1f0>)
 8006576:	689b      	ldr	r3, [r3, #8]
 8006578:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 800657c:	687b      	ldr	r3, [r7, #4]
 800657e:	691b      	ldr	r3, [r3, #16]
 8006580:	00db      	lsls	r3, r3, #3
 8006582:	4910      	ldr	r1, [pc, #64]	@ (80065c4 <HAL_RCC_ClockConfig+0x1f0>)
 8006584:	4313      	orrs	r3, r2
 8006586:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8006588:	f000 f824 	bl	80065d4 <HAL_RCC_GetSysClockFreq>
 800658c:	4602      	mov	r2, r0
 800658e:	4b0d      	ldr	r3, [pc, #52]	@ (80065c4 <HAL_RCC_ClockConfig+0x1f0>)
 8006590:	689b      	ldr	r3, [r3, #8]
 8006592:	091b      	lsrs	r3, r3, #4
 8006594:	f003 030f 	and.w	r3, r3, #15
 8006598:	490b      	ldr	r1, [pc, #44]	@ (80065c8 <HAL_RCC_ClockConfig+0x1f4>)
 800659a:	5ccb      	ldrb	r3, [r1, r3]
 800659c:	f003 031f 	and.w	r3, r3, #31
 80065a0:	fa22 f303 	lsr.w	r3, r2, r3
 80065a4:	4a09      	ldr	r2, [pc, #36]	@ (80065cc <HAL_RCC_ClockConfig+0x1f8>)
 80065a6:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 80065a8:	4b09      	ldr	r3, [pc, #36]	@ (80065d0 <HAL_RCC_ClockConfig+0x1fc>)
 80065aa:	681b      	ldr	r3, [r3, #0]
 80065ac:	4618      	mov	r0, r3
 80065ae:	f7fd f8a3 	bl	80036f8 <HAL_InitTick>
 80065b2:	4603      	mov	r3, r0
 80065b4:	72fb      	strb	r3, [r7, #11]

  return status;
 80065b6:	7afb      	ldrb	r3, [r7, #11]
}
 80065b8:	4618      	mov	r0, r3
 80065ba:	3710      	adds	r7, #16
 80065bc:	46bd      	mov	sp, r7
 80065be:	bd80      	pop	{r7, pc}
 80065c0:	40022000 	.word	0x40022000
 80065c4:	40021000 	.word	0x40021000
 80065c8:	0800b8a4 	.word	0x0800b8a4
 80065cc:	20002f94 	.word	0x20002f94
 80065d0:	20002f98 	.word	0x20002f98

080065d4 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80065d4:	b480      	push	{r7}
 80065d6:	b089      	sub	sp, #36	@ 0x24
 80065d8:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 80065da:	2300      	movs	r3, #0
 80065dc:	61fb      	str	r3, [r7, #28]
 80065de:	2300      	movs	r3, #0
 80065e0:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 80065e2:	4b3e      	ldr	r3, [pc, #248]	@ (80066dc <HAL_RCC_GetSysClockFreq+0x108>)
 80065e4:	689b      	ldr	r3, [r3, #8]
 80065e6:	f003 030c 	and.w	r3, r3, #12
 80065ea:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 80065ec:	4b3b      	ldr	r3, [pc, #236]	@ (80066dc <HAL_RCC_GetSysClockFreq+0x108>)
 80065ee:	68db      	ldr	r3, [r3, #12]
 80065f0:	f003 0303 	and.w	r3, r3, #3
 80065f4:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 80065f6:	693b      	ldr	r3, [r7, #16]
 80065f8:	2b00      	cmp	r3, #0
 80065fa:	d005      	beq.n	8006608 <HAL_RCC_GetSysClockFreq+0x34>
 80065fc:	693b      	ldr	r3, [r7, #16]
 80065fe:	2b0c      	cmp	r3, #12
 8006600:	d121      	bne.n	8006646 <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8006602:	68fb      	ldr	r3, [r7, #12]
 8006604:	2b01      	cmp	r3, #1
 8006606:	d11e      	bne.n	8006646 <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8006608:	4b34      	ldr	r3, [pc, #208]	@ (80066dc <HAL_RCC_GetSysClockFreq+0x108>)
 800660a:	681b      	ldr	r3, [r3, #0]
 800660c:	f003 0308 	and.w	r3, r3, #8
 8006610:	2b00      	cmp	r3, #0
 8006612:	d107      	bne.n	8006624 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8006614:	4b31      	ldr	r3, [pc, #196]	@ (80066dc <HAL_RCC_GetSysClockFreq+0x108>)
 8006616:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800661a:	0a1b      	lsrs	r3, r3, #8
 800661c:	f003 030f 	and.w	r3, r3, #15
 8006620:	61fb      	str	r3, [r7, #28]
 8006622:	e005      	b.n	8006630 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8006624:	4b2d      	ldr	r3, [pc, #180]	@ (80066dc <HAL_RCC_GetSysClockFreq+0x108>)
 8006626:	681b      	ldr	r3, [r3, #0]
 8006628:	091b      	lsrs	r3, r3, #4
 800662a:	f003 030f 	and.w	r3, r3, #15
 800662e:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8006630:	4a2b      	ldr	r2, [pc, #172]	@ (80066e0 <HAL_RCC_GetSysClockFreq+0x10c>)
 8006632:	69fb      	ldr	r3, [r7, #28]
 8006634:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006638:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 800663a:	693b      	ldr	r3, [r7, #16]
 800663c:	2b00      	cmp	r3, #0
 800663e:	d10d      	bne.n	800665c <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8006640:	69fb      	ldr	r3, [r7, #28]
 8006642:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8006644:	e00a      	b.n	800665c <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 8006646:	693b      	ldr	r3, [r7, #16]
 8006648:	2b04      	cmp	r3, #4
 800664a:	d102      	bne.n	8006652 <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 800664c:	4b25      	ldr	r3, [pc, #148]	@ (80066e4 <HAL_RCC_GetSysClockFreq+0x110>)
 800664e:	61bb      	str	r3, [r7, #24]
 8006650:	e004      	b.n	800665c <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 8006652:	693b      	ldr	r3, [r7, #16]
 8006654:	2b08      	cmp	r3, #8
 8006656:	d101      	bne.n	800665c <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8006658:	4b23      	ldr	r3, [pc, #140]	@ (80066e8 <HAL_RCC_GetSysClockFreq+0x114>)
 800665a:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 800665c:	693b      	ldr	r3, [r7, #16]
 800665e:	2b0c      	cmp	r3, #12
 8006660:	d134      	bne.n	80066cc <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8006662:	4b1e      	ldr	r3, [pc, #120]	@ (80066dc <HAL_RCC_GetSysClockFreq+0x108>)
 8006664:	68db      	ldr	r3, [r3, #12]
 8006666:	f003 0303 	and.w	r3, r3, #3
 800666a:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 800666c:	68bb      	ldr	r3, [r7, #8]
 800666e:	2b02      	cmp	r3, #2
 8006670:	d003      	beq.n	800667a <HAL_RCC_GetSysClockFreq+0xa6>
 8006672:	68bb      	ldr	r3, [r7, #8]
 8006674:	2b03      	cmp	r3, #3
 8006676:	d003      	beq.n	8006680 <HAL_RCC_GetSysClockFreq+0xac>
 8006678:	e005      	b.n	8006686 <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 800667a:	4b1a      	ldr	r3, [pc, #104]	@ (80066e4 <HAL_RCC_GetSysClockFreq+0x110>)
 800667c:	617b      	str	r3, [r7, #20]
      break;
 800667e:	e005      	b.n	800668c <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8006680:	4b19      	ldr	r3, [pc, #100]	@ (80066e8 <HAL_RCC_GetSysClockFreq+0x114>)
 8006682:	617b      	str	r3, [r7, #20]
      break;
 8006684:	e002      	b.n	800668c <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 8006686:	69fb      	ldr	r3, [r7, #28]
 8006688:	617b      	str	r3, [r7, #20]
      break;
 800668a:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 800668c:	4b13      	ldr	r3, [pc, #76]	@ (80066dc <HAL_RCC_GetSysClockFreq+0x108>)
 800668e:	68db      	ldr	r3, [r3, #12]
 8006690:	091b      	lsrs	r3, r3, #4
 8006692:	f003 0307 	and.w	r3, r3, #7
 8006696:	3301      	adds	r3, #1
 8006698:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 800669a:	4b10      	ldr	r3, [pc, #64]	@ (80066dc <HAL_RCC_GetSysClockFreq+0x108>)
 800669c:	68db      	ldr	r3, [r3, #12]
 800669e:	0a1b      	lsrs	r3, r3, #8
 80066a0:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80066a4:	697a      	ldr	r2, [r7, #20]
 80066a6:	fb03 f202 	mul.w	r2, r3, r2
 80066aa:	687b      	ldr	r3, [r7, #4]
 80066ac:	fbb2 f3f3 	udiv	r3, r2, r3
 80066b0:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 80066b2:	4b0a      	ldr	r3, [pc, #40]	@ (80066dc <HAL_RCC_GetSysClockFreq+0x108>)
 80066b4:	68db      	ldr	r3, [r3, #12]
 80066b6:	0e5b      	lsrs	r3, r3, #25
 80066b8:	f003 0303 	and.w	r3, r3, #3
 80066bc:	3301      	adds	r3, #1
 80066be:	005b      	lsls	r3, r3, #1
 80066c0:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 80066c2:	697a      	ldr	r2, [r7, #20]
 80066c4:	683b      	ldr	r3, [r7, #0]
 80066c6:	fbb2 f3f3 	udiv	r3, r2, r3
 80066ca:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 80066cc:	69bb      	ldr	r3, [r7, #24]
}
 80066ce:	4618      	mov	r0, r3
 80066d0:	3724      	adds	r7, #36	@ 0x24
 80066d2:	46bd      	mov	sp, r7
 80066d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066d8:	4770      	bx	lr
 80066da:	bf00      	nop
 80066dc:	40021000 	.word	0x40021000
 80066e0:	0800b8bc 	.word	0x0800b8bc
 80066e4:	00f42400 	.word	0x00f42400
 80066e8:	007a1200 	.word	0x007a1200

080066ec <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80066ec:	b480      	push	{r7}
 80066ee:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80066f0:	4b03      	ldr	r3, [pc, #12]	@ (8006700 <HAL_RCC_GetHCLKFreq+0x14>)
 80066f2:	681b      	ldr	r3, [r3, #0]
}
 80066f4:	4618      	mov	r0, r3
 80066f6:	46bd      	mov	sp, r7
 80066f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066fc:	4770      	bx	lr
 80066fe:	bf00      	nop
 8006700:	20002f94 	.word	0x20002f94

08006704 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8006704:	b580      	push	{r7, lr}
 8006706:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8006708:	f7ff fff0 	bl	80066ec <HAL_RCC_GetHCLKFreq>
 800670c:	4602      	mov	r2, r0
 800670e:	4b06      	ldr	r3, [pc, #24]	@ (8006728 <HAL_RCC_GetPCLK1Freq+0x24>)
 8006710:	689b      	ldr	r3, [r3, #8]
 8006712:	0a1b      	lsrs	r3, r3, #8
 8006714:	f003 0307 	and.w	r3, r3, #7
 8006718:	4904      	ldr	r1, [pc, #16]	@ (800672c <HAL_RCC_GetPCLK1Freq+0x28>)
 800671a:	5ccb      	ldrb	r3, [r1, r3]
 800671c:	f003 031f 	and.w	r3, r3, #31
 8006720:	fa22 f303 	lsr.w	r3, r2, r3
}
 8006724:	4618      	mov	r0, r3
 8006726:	bd80      	pop	{r7, pc}
 8006728:	40021000 	.word	0x40021000
 800672c:	0800b8b4 	.word	0x0800b8b4

08006730 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8006730:	b580      	push	{r7, lr}
 8006732:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8006734:	f7ff ffda 	bl	80066ec <HAL_RCC_GetHCLKFreq>
 8006738:	4602      	mov	r2, r0
 800673a:	4b06      	ldr	r3, [pc, #24]	@ (8006754 <HAL_RCC_GetPCLK2Freq+0x24>)
 800673c:	689b      	ldr	r3, [r3, #8]
 800673e:	0adb      	lsrs	r3, r3, #11
 8006740:	f003 0307 	and.w	r3, r3, #7
 8006744:	4904      	ldr	r1, [pc, #16]	@ (8006758 <HAL_RCC_GetPCLK2Freq+0x28>)
 8006746:	5ccb      	ldrb	r3, [r1, r3]
 8006748:	f003 031f 	and.w	r3, r3, #31
 800674c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8006750:	4618      	mov	r0, r3
 8006752:	bd80      	pop	{r7, pc}
 8006754:	40021000 	.word	0x40021000
 8006758:	0800b8b4 	.word	0x0800b8b4

0800675c <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 800675c:	b580      	push	{r7, lr}
 800675e:	b086      	sub	sp, #24
 8006760:	af00      	add	r7, sp, #0
 8006762:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8006764:	2300      	movs	r3, #0
 8006766:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8006768:	4b2a      	ldr	r3, [pc, #168]	@ (8006814 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800676a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800676c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8006770:	2b00      	cmp	r3, #0
 8006772:	d003      	beq.n	800677c <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8006774:	f7ff f9a0 	bl	8005ab8 <HAL_PWREx_GetVoltageRange>
 8006778:	6178      	str	r0, [r7, #20]
 800677a:	e014      	b.n	80067a6 <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 800677c:	4b25      	ldr	r3, [pc, #148]	@ (8006814 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800677e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006780:	4a24      	ldr	r2, [pc, #144]	@ (8006814 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8006782:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8006786:	6593      	str	r3, [r2, #88]	@ 0x58
 8006788:	4b22      	ldr	r3, [pc, #136]	@ (8006814 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800678a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800678c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8006790:	60fb      	str	r3, [r7, #12]
 8006792:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8006794:	f7ff f990 	bl	8005ab8 <HAL_PWREx_GetVoltageRange>
 8006798:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 800679a:	4b1e      	ldr	r3, [pc, #120]	@ (8006814 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800679c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800679e:	4a1d      	ldr	r2, [pc, #116]	@ (8006814 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80067a0:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80067a4:	6593      	str	r3, [r2, #88]	@ 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 80067a6:	697b      	ldr	r3, [r7, #20]
 80067a8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80067ac:	d10b      	bne.n	80067c6 <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 80067ae:	687b      	ldr	r3, [r7, #4]
 80067b0:	2b80      	cmp	r3, #128	@ 0x80
 80067b2:	d919      	bls.n	80067e8 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 80067b4:	687b      	ldr	r3, [r7, #4]
 80067b6:	2ba0      	cmp	r3, #160	@ 0xa0
 80067b8:	d902      	bls.n	80067c0 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 80067ba:	2302      	movs	r3, #2
 80067bc:	613b      	str	r3, [r7, #16]
 80067be:	e013      	b.n	80067e8 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 80067c0:	2301      	movs	r3, #1
 80067c2:	613b      	str	r3, [r7, #16]
 80067c4:	e010      	b.n	80067e8 <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 80067c6:	687b      	ldr	r3, [r7, #4]
 80067c8:	2b80      	cmp	r3, #128	@ 0x80
 80067ca:	d902      	bls.n	80067d2 <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 80067cc:	2303      	movs	r3, #3
 80067ce:	613b      	str	r3, [r7, #16]
 80067d0:	e00a      	b.n	80067e8 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 80067d2:	687b      	ldr	r3, [r7, #4]
 80067d4:	2b80      	cmp	r3, #128	@ 0x80
 80067d6:	d102      	bne.n	80067de <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 80067d8:	2302      	movs	r3, #2
 80067da:	613b      	str	r3, [r7, #16]
 80067dc:	e004      	b.n	80067e8 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 80067de:	687b      	ldr	r3, [r7, #4]
 80067e0:	2b70      	cmp	r3, #112	@ 0x70
 80067e2:	d101      	bne.n	80067e8 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 80067e4:	2301      	movs	r3, #1
 80067e6:	613b      	str	r3, [r7, #16]
      }
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 80067e8:	4b0b      	ldr	r3, [pc, #44]	@ (8006818 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80067ea:	681b      	ldr	r3, [r3, #0]
 80067ec:	f023 0207 	bic.w	r2, r3, #7
 80067f0:	4909      	ldr	r1, [pc, #36]	@ (8006818 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80067f2:	693b      	ldr	r3, [r7, #16]
 80067f4:	4313      	orrs	r3, r2
 80067f6:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 80067f8:	4b07      	ldr	r3, [pc, #28]	@ (8006818 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80067fa:	681b      	ldr	r3, [r3, #0]
 80067fc:	f003 0307 	and.w	r3, r3, #7
 8006800:	693a      	ldr	r2, [r7, #16]
 8006802:	429a      	cmp	r2, r3
 8006804:	d001      	beq.n	800680a <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 8006806:	2301      	movs	r3, #1
 8006808:	e000      	b.n	800680c <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 800680a:	2300      	movs	r3, #0
}
 800680c:	4618      	mov	r0, r3
 800680e:	3718      	adds	r7, #24
 8006810:	46bd      	mov	sp, r7
 8006812:	bd80      	pop	{r7, pc}
 8006814:	40021000 	.word	0x40021000
 8006818:	40022000 	.word	0x40022000

0800681c <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800681c:	b580      	push	{r7, lr}
 800681e:	b086      	sub	sp, #24
 8006820:	af00      	add	r7, sp, #0
 8006822:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8006824:	2300      	movs	r3, #0
 8006826:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8006828:	2300      	movs	r3, #0
 800682a:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 800682c:	687b      	ldr	r3, [r7, #4]
 800682e:	681b      	ldr	r3, [r3, #0]
 8006830:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8006834:	2b00      	cmp	r3, #0
 8006836:	d041      	beq.n	80068bc <HAL_RCCEx_PeriphCLKConfig+0xa0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 8006838:	687b      	ldr	r3, [r7, #4]
 800683a:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800683c:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8006840:	d02a      	beq.n	8006898 <HAL_RCCEx_PeriphCLKConfig+0x7c>
 8006842:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8006846:	d824      	bhi.n	8006892 <HAL_RCCEx_PeriphCLKConfig+0x76>
 8006848:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800684c:	d008      	beq.n	8006860 <HAL_RCCEx_PeriphCLKConfig+0x44>
 800684e:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8006852:	d81e      	bhi.n	8006892 <HAL_RCCEx_PeriphCLKConfig+0x76>
 8006854:	2b00      	cmp	r3, #0
 8006856:	d00a      	beq.n	800686e <HAL_RCCEx_PeriphCLKConfig+0x52>
 8006858:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800685c:	d010      	beq.n	8006880 <HAL_RCCEx_PeriphCLKConfig+0x64>
 800685e:	e018      	b.n	8006892 <HAL_RCCEx_PeriphCLKConfig+0x76>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8006860:	4b86      	ldr	r3, [pc, #536]	@ (8006a7c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8006862:	68db      	ldr	r3, [r3, #12]
 8006864:	4a85      	ldr	r2, [pc, #532]	@ (8006a7c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8006866:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800686a:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 800686c:	e015      	b.n	800689a <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 800686e:	687b      	ldr	r3, [r7, #4]
 8006870:	3304      	adds	r3, #4
 8006872:	2100      	movs	r1, #0
 8006874:	4618      	mov	r0, r3
 8006876:	f000 facd 	bl	8006e14 <RCCEx_PLLSAI1_Config>
 800687a:	4603      	mov	r3, r0
 800687c:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 800687e:	e00c      	b.n	800689a <HAL_RCCEx_PeriphCLKConfig+0x7e>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8006880:	687b      	ldr	r3, [r7, #4]
 8006882:	3320      	adds	r3, #32
 8006884:	2100      	movs	r1, #0
 8006886:	4618      	mov	r0, r3
 8006888:	f000 fbb6 	bl	8006ff8 <RCCEx_PLLSAI2_Config>
 800688c:	4603      	mov	r3, r0
 800688e:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8006890:	e003      	b.n	800689a <HAL_RCCEx_PeriphCLKConfig+0x7e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8006892:	2301      	movs	r3, #1
 8006894:	74fb      	strb	r3, [r7, #19]
      break;
 8006896:	e000      	b.n	800689a <HAL_RCCEx_PeriphCLKConfig+0x7e>
      break;
 8006898:	bf00      	nop
    }

    if(ret == HAL_OK)
 800689a:	7cfb      	ldrb	r3, [r7, #19]
 800689c:	2b00      	cmp	r3, #0
 800689e:	d10b      	bne.n	80068b8 <HAL_RCCEx_PeriphCLKConfig+0x9c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 80068a0:	4b76      	ldr	r3, [pc, #472]	@ (8006a7c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80068a2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80068a6:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 80068aa:	687b      	ldr	r3, [r7, #4]
 80068ac:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80068ae:	4973      	ldr	r1, [pc, #460]	@ (8006a7c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80068b0:	4313      	orrs	r3, r2
 80068b2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 80068b6:	e001      	b.n	80068bc <HAL_RCCEx_PeriphCLKConfig+0xa0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80068b8:	7cfb      	ldrb	r3, [r7, #19]
 80068ba:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 80068bc:	687b      	ldr	r3, [r7, #4]
 80068be:	681b      	ldr	r3, [r3, #0]
 80068c0:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80068c4:	2b00      	cmp	r3, #0
 80068c6:	d041      	beq.n	800694c <HAL_RCCEx_PeriphCLKConfig+0x130>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 80068c8:	687b      	ldr	r3, [r7, #4]
 80068ca:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80068cc:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 80068d0:	d02a      	beq.n	8006928 <HAL_RCCEx_PeriphCLKConfig+0x10c>
 80068d2:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 80068d6:	d824      	bhi.n	8006922 <HAL_RCCEx_PeriphCLKConfig+0x106>
 80068d8:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80068dc:	d008      	beq.n	80068f0 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 80068de:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80068e2:	d81e      	bhi.n	8006922 <HAL_RCCEx_PeriphCLKConfig+0x106>
 80068e4:	2b00      	cmp	r3, #0
 80068e6:	d00a      	beq.n	80068fe <HAL_RCCEx_PeriphCLKConfig+0xe2>
 80068e8:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80068ec:	d010      	beq.n	8006910 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 80068ee:	e018      	b.n	8006922 <HAL_RCCEx_PeriphCLKConfig+0x106>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 80068f0:	4b62      	ldr	r3, [pc, #392]	@ (8006a7c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80068f2:	68db      	ldr	r3, [r3, #12]
 80068f4:	4a61      	ldr	r2, [pc, #388]	@ (8006a7c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80068f6:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80068fa:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 80068fc:	e015      	b.n	800692a <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 80068fe:	687b      	ldr	r3, [r7, #4]
 8006900:	3304      	adds	r3, #4
 8006902:	2100      	movs	r1, #0
 8006904:	4618      	mov	r0, r3
 8006906:	f000 fa85 	bl	8006e14 <RCCEx_PLLSAI1_Config>
 800690a:	4603      	mov	r3, r0
 800690c:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 800690e:	e00c      	b.n	800692a <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8006910:	687b      	ldr	r3, [r7, #4]
 8006912:	3320      	adds	r3, #32
 8006914:	2100      	movs	r1, #0
 8006916:	4618      	mov	r0, r3
 8006918:	f000 fb6e 	bl	8006ff8 <RCCEx_PLLSAI2_Config>
 800691c:	4603      	mov	r3, r0
 800691e:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8006920:	e003      	b.n	800692a <HAL_RCCEx_PeriphCLKConfig+0x10e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8006922:	2301      	movs	r3, #1
 8006924:	74fb      	strb	r3, [r7, #19]
      break;
 8006926:	e000      	b.n	800692a <HAL_RCCEx_PeriphCLKConfig+0x10e>
      break;
 8006928:	bf00      	nop
    }

    if(ret == HAL_OK)
 800692a:	7cfb      	ldrb	r3, [r7, #19]
 800692c:	2b00      	cmp	r3, #0
 800692e:	d10b      	bne.n	8006948 <HAL_RCCEx_PeriphCLKConfig+0x12c>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8006930:	4b52      	ldr	r3, [pc, #328]	@ (8006a7c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8006932:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006936:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 800693a:	687b      	ldr	r3, [r7, #4]
 800693c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800693e:	494f      	ldr	r1, [pc, #316]	@ (8006a7c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8006940:	4313      	orrs	r3, r2
 8006942:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 8006946:	e001      	b.n	800694c <HAL_RCCEx_PeriphCLKConfig+0x130>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006948:	7cfb      	ldrb	r3, [r7, #19]
 800694a:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 800694c:	687b      	ldr	r3, [r7, #4]
 800694e:	681b      	ldr	r3, [r3, #0]
 8006950:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006954:	2b00      	cmp	r3, #0
 8006956:	f000 80a0 	beq.w	8006a9a <HAL_RCCEx_PeriphCLKConfig+0x27e>
  {
    FlagStatus       pwrclkchanged = RESET;
 800695a:	2300      	movs	r3, #0
 800695c:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 800695e:	4b47      	ldr	r3, [pc, #284]	@ (8006a7c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8006960:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006962:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8006966:	2b00      	cmp	r3, #0
 8006968:	d101      	bne.n	800696e <HAL_RCCEx_PeriphCLKConfig+0x152>
 800696a:	2301      	movs	r3, #1
 800696c:	e000      	b.n	8006970 <HAL_RCCEx_PeriphCLKConfig+0x154>
 800696e:	2300      	movs	r3, #0
 8006970:	2b00      	cmp	r3, #0
 8006972:	d00d      	beq.n	8006990 <HAL_RCCEx_PeriphCLKConfig+0x174>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8006974:	4b41      	ldr	r3, [pc, #260]	@ (8006a7c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8006976:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006978:	4a40      	ldr	r2, [pc, #256]	@ (8006a7c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800697a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800697e:	6593      	str	r3, [r2, #88]	@ 0x58
 8006980:	4b3e      	ldr	r3, [pc, #248]	@ (8006a7c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8006982:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006984:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8006988:	60bb      	str	r3, [r7, #8]
 800698a:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800698c:	2301      	movs	r3, #1
 800698e:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8006990:	4b3b      	ldr	r3, [pc, #236]	@ (8006a80 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8006992:	681b      	ldr	r3, [r3, #0]
 8006994:	4a3a      	ldr	r2, [pc, #232]	@ (8006a80 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8006996:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800699a:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800699c:	f7fc fefc 	bl	8003798 <HAL_GetTick>
 80069a0:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 80069a2:	e009      	b.n	80069b8 <HAL_RCCEx_PeriphCLKConfig+0x19c>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80069a4:	f7fc fef8 	bl	8003798 <HAL_GetTick>
 80069a8:	4602      	mov	r2, r0
 80069aa:	68fb      	ldr	r3, [r7, #12]
 80069ac:	1ad3      	subs	r3, r2, r3
 80069ae:	2b02      	cmp	r3, #2
 80069b0:	d902      	bls.n	80069b8 <HAL_RCCEx_PeriphCLKConfig+0x19c>
      {
        ret = HAL_TIMEOUT;
 80069b2:	2303      	movs	r3, #3
 80069b4:	74fb      	strb	r3, [r7, #19]
        break;
 80069b6:	e005      	b.n	80069c4 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 80069b8:	4b31      	ldr	r3, [pc, #196]	@ (8006a80 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 80069ba:	681b      	ldr	r3, [r3, #0]
 80069bc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80069c0:	2b00      	cmp	r3, #0
 80069c2:	d0ef      	beq.n	80069a4 <HAL_RCCEx_PeriphCLKConfig+0x188>
      }
    }

    if(ret == HAL_OK)
 80069c4:	7cfb      	ldrb	r3, [r7, #19]
 80069c6:	2b00      	cmp	r3, #0
 80069c8:	d15c      	bne.n	8006a84 <HAL_RCCEx_PeriphCLKConfig+0x268>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 80069ca:	4b2c      	ldr	r3, [pc, #176]	@ (8006a7c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80069cc:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80069d0:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80069d4:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 80069d6:	697b      	ldr	r3, [r7, #20]
 80069d8:	2b00      	cmp	r3, #0
 80069da:	d01f      	beq.n	8006a1c <HAL_RCCEx_PeriphCLKConfig+0x200>
 80069dc:	687b      	ldr	r3, [r7, #4]
 80069de:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80069e2:	697a      	ldr	r2, [r7, #20]
 80069e4:	429a      	cmp	r2, r3
 80069e6:	d019      	beq.n	8006a1c <HAL_RCCEx_PeriphCLKConfig+0x200>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 80069e8:	4b24      	ldr	r3, [pc, #144]	@ (8006a7c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80069ea:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80069ee:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80069f2:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 80069f4:	4b21      	ldr	r3, [pc, #132]	@ (8006a7c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80069f6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80069fa:	4a20      	ldr	r2, [pc, #128]	@ (8006a7c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80069fc:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8006a00:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8006a04:	4b1d      	ldr	r3, [pc, #116]	@ (8006a7c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8006a06:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006a0a:	4a1c      	ldr	r2, [pc, #112]	@ (8006a7c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8006a0c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8006a10:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8006a14:	4a19      	ldr	r2, [pc, #100]	@ (8006a7c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8006a16:	697b      	ldr	r3, [r7, #20]
 8006a18:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8006a1c:	697b      	ldr	r3, [r7, #20]
 8006a1e:	f003 0301 	and.w	r3, r3, #1
 8006a22:	2b00      	cmp	r3, #0
 8006a24:	d016      	beq.n	8006a54 <HAL_RCCEx_PeriphCLKConfig+0x238>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006a26:	f7fc feb7 	bl	8003798 <HAL_GetTick>
 8006a2a:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8006a2c:	e00b      	b.n	8006a46 <HAL_RCCEx_PeriphCLKConfig+0x22a>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006a2e:	f7fc feb3 	bl	8003798 <HAL_GetTick>
 8006a32:	4602      	mov	r2, r0
 8006a34:	68fb      	ldr	r3, [r7, #12]
 8006a36:	1ad3      	subs	r3, r2, r3
 8006a38:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006a3c:	4293      	cmp	r3, r2
 8006a3e:	d902      	bls.n	8006a46 <HAL_RCCEx_PeriphCLKConfig+0x22a>
          {
            ret = HAL_TIMEOUT;
 8006a40:	2303      	movs	r3, #3
 8006a42:	74fb      	strb	r3, [r7, #19]
            break;
 8006a44:	e006      	b.n	8006a54 <HAL_RCCEx_PeriphCLKConfig+0x238>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8006a46:	4b0d      	ldr	r3, [pc, #52]	@ (8006a7c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8006a48:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006a4c:	f003 0302 	and.w	r3, r3, #2
 8006a50:	2b00      	cmp	r3, #0
 8006a52:	d0ec      	beq.n	8006a2e <HAL_RCCEx_PeriphCLKConfig+0x212>
          }
        }
      }

      if(ret == HAL_OK)
 8006a54:	7cfb      	ldrb	r3, [r7, #19]
 8006a56:	2b00      	cmp	r3, #0
 8006a58:	d10c      	bne.n	8006a74 <HAL_RCCEx_PeriphCLKConfig+0x258>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8006a5a:	4b08      	ldr	r3, [pc, #32]	@ (8006a7c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8006a5c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006a60:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8006a64:	687b      	ldr	r3, [r7, #4]
 8006a66:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006a6a:	4904      	ldr	r1, [pc, #16]	@ (8006a7c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8006a6c:	4313      	orrs	r3, r2
 8006a6e:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 8006a72:	e009      	b.n	8006a88 <HAL_RCCEx_PeriphCLKConfig+0x26c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8006a74:	7cfb      	ldrb	r3, [r7, #19]
 8006a76:	74bb      	strb	r3, [r7, #18]
 8006a78:	e006      	b.n	8006a88 <HAL_RCCEx_PeriphCLKConfig+0x26c>
 8006a7a:	bf00      	nop
 8006a7c:	40021000 	.word	0x40021000
 8006a80:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006a84:	7cfb      	ldrb	r3, [r7, #19]
 8006a86:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8006a88:	7c7b      	ldrb	r3, [r7, #17]
 8006a8a:	2b01      	cmp	r3, #1
 8006a8c:	d105      	bne.n	8006a9a <HAL_RCCEx_PeriphCLKConfig+0x27e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8006a8e:	4ba6      	ldr	r3, [pc, #664]	@ (8006d28 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8006a90:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006a92:	4aa5      	ldr	r2, [pc, #660]	@ (8006d28 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8006a94:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8006a98:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8006a9a:	687b      	ldr	r3, [r7, #4]
 8006a9c:	681b      	ldr	r3, [r3, #0]
 8006a9e:	f003 0301 	and.w	r3, r3, #1
 8006aa2:	2b00      	cmp	r3, #0
 8006aa4:	d00a      	beq.n	8006abc <HAL_RCCEx_PeriphCLKConfig+0x2a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8006aa6:	4ba0      	ldr	r3, [pc, #640]	@ (8006d28 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8006aa8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006aac:	f023 0203 	bic.w	r2, r3, #3
 8006ab0:	687b      	ldr	r3, [r7, #4]
 8006ab2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006ab4:	499c      	ldr	r1, [pc, #624]	@ (8006d28 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8006ab6:	4313      	orrs	r3, r2
 8006ab8:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8006abc:	687b      	ldr	r3, [r7, #4]
 8006abe:	681b      	ldr	r3, [r3, #0]
 8006ac0:	f003 0302 	and.w	r3, r3, #2
 8006ac4:	2b00      	cmp	r3, #0
 8006ac6:	d00a      	beq.n	8006ade <HAL_RCCEx_PeriphCLKConfig+0x2c2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8006ac8:	4b97      	ldr	r3, [pc, #604]	@ (8006d28 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8006aca:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006ace:	f023 020c 	bic.w	r2, r3, #12
 8006ad2:	687b      	ldr	r3, [r7, #4]
 8006ad4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006ad6:	4994      	ldr	r1, [pc, #592]	@ (8006d28 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8006ad8:	4313      	orrs	r3, r2
 8006ada:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8006ade:	687b      	ldr	r3, [r7, #4]
 8006ae0:	681b      	ldr	r3, [r3, #0]
 8006ae2:	f003 0304 	and.w	r3, r3, #4
 8006ae6:	2b00      	cmp	r3, #0
 8006ae8:	d00a      	beq.n	8006b00 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8006aea:	4b8f      	ldr	r3, [pc, #572]	@ (8006d28 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8006aec:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006af0:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8006af4:	687b      	ldr	r3, [r7, #4]
 8006af6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006af8:	498b      	ldr	r1, [pc, #556]	@ (8006d28 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8006afa:	4313      	orrs	r3, r2
 8006afc:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8006b00:	687b      	ldr	r3, [r7, #4]
 8006b02:	681b      	ldr	r3, [r3, #0]
 8006b04:	f003 0308 	and.w	r3, r3, #8
 8006b08:	2b00      	cmp	r3, #0
 8006b0a:	d00a      	beq.n	8006b22 <HAL_RCCEx_PeriphCLKConfig+0x306>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8006b0c:	4b86      	ldr	r3, [pc, #536]	@ (8006d28 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8006b0e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006b12:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8006b16:	687b      	ldr	r3, [r7, #4]
 8006b18:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006b1a:	4983      	ldr	r1, [pc, #524]	@ (8006d28 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8006b1c:	4313      	orrs	r3, r2
 8006b1e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8006b22:	687b      	ldr	r3, [r7, #4]
 8006b24:	681b      	ldr	r3, [r3, #0]
 8006b26:	f003 0310 	and.w	r3, r3, #16
 8006b2a:	2b00      	cmp	r3, #0
 8006b2c:	d00a      	beq.n	8006b44 <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8006b2e:	4b7e      	ldr	r3, [pc, #504]	@ (8006d28 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8006b30:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006b34:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8006b38:	687b      	ldr	r3, [r7, #4]
 8006b3a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8006b3c:	497a      	ldr	r1, [pc, #488]	@ (8006d28 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8006b3e:	4313      	orrs	r3, r2
 8006b40:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8006b44:	687b      	ldr	r3, [r7, #4]
 8006b46:	681b      	ldr	r3, [r3, #0]
 8006b48:	f003 0320 	and.w	r3, r3, #32
 8006b4c:	2b00      	cmp	r3, #0
 8006b4e:	d00a      	beq.n	8006b66 <HAL_RCCEx_PeriphCLKConfig+0x34a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8006b50:	4b75      	ldr	r3, [pc, #468]	@ (8006d28 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8006b52:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006b56:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8006b5a:	687b      	ldr	r3, [r7, #4]
 8006b5c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006b5e:	4972      	ldr	r1, [pc, #456]	@ (8006d28 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8006b60:	4313      	orrs	r3, r2
 8006b62:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8006b66:	687b      	ldr	r3, [r7, #4]
 8006b68:	681b      	ldr	r3, [r3, #0]
 8006b6a:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8006b6e:	2b00      	cmp	r3, #0
 8006b70:	d00a      	beq.n	8006b88 <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8006b72:	4b6d      	ldr	r3, [pc, #436]	@ (8006d28 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8006b74:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006b78:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8006b7c:	687b      	ldr	r3, [r7, #4]
 8006b7e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006b80:	4969      	ldr	r1, [pc, #420]	@ (8006d28 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8006b82:	4313      	orrs	r3, r2
 8006b84:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8006b88:	687b      	ldr	r3, [r7, #4]
 8006b8a:	681b      	ldr	r3, [r3, #0]
 8006b8c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006b90:	2b00      	cmp	r3, #0
 8006b92:	d00a      	beq.n	8006baa <HAL_RCCEx_PeriphCLKConfig+0x38e>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8006b94:	4b64      	ldr	r3, [pc, #400]	@ (8006d28 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8006b96:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006b9a:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8006b9e:	687b      	ldr	r3, [r7, #4]
 8006ba0:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8006ba2:	4961      	ldr	r1, [pc, #388]	@ (8006d28 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8006ba4:	4313      	orrs	r3, r2
 8006ba6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8006baa:	687b      	ldr	r3, [r7, #4]
 8006bac:	681b      	ldr	r3, [r3, #0]
 8006bae:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006bb2:	2b00      	cmp	r3, #0
 8006bb4:	d00a      	beq.n	8006bcc <HAL_RCCEx_PeriphCLKConfig+0x3b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8006bb6:	4b5c      	ldr	r3, [pc, #368]	@ (8006d28 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8006bb8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006bbc:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 8006bc0:	687b      	ldr	r3, [r7, #4]
 8006bc2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006bc4:	4958      	ldr	r1, [pc, #352]	@ (8006d28 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8006bc6:	4313      	orrs	r3, r2
 8006bc8:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8006bcc:	687b      	ldr	r3, [r7, #4]
 8006bce:	681b      	ldr	r3, [r3, #0]
 8006bd0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006bd4:	2b00      	cmp	r3, #0
 8006bd6:	d00a      	beq.n	8006bee <HAL_RCCEx_PeriphCLKConfig+0x3d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8006bd8:	4b53      	ldr	r3, [pc, #332]	@ (8006d28 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8006bda:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006bde:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8006be2:	687b      	ldr	r3, [r7, #4]
 8006be4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006be6:	4950      	ldr	r1, [pc, #320]	@ (8006d28 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8006be8:	4313      	orrs	r3, r2
 8006bea:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8006bee:	687b      	ldr	r3, [r7, #4]
 8006bf0:	681b      	ldr	r3, [r3, #0]
 8006bf2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006bf6:	2b00      	cmp	r3, #0
 8006bf8:	d00a      	beq.n	8006c10 <HAL_RCCEx_PeriphCLKConfig+0x3f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8006bfa:	4b4b      	ldr	r3, [pc, #300]	@ (8006d28 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8006bfc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006c00:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8006c04:	687b      	ldr	r3, [r7, #4]
 8006c06:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006c08:	4947      	ldr	r1, [pc, #284]	@ (8006d28 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8006c0a:	4313      	orrs	r3, r2
 8006c0c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(I2C4)

  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8006c10:	687b      	ldr	r3, [r7, #4]
 8006c12:	681b      	ldr	r3, [r3, #0]
 8006c14:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8006c18:	2b00      	cmp	r3, #0
 8006c1a:	d00a      	beq.n	8006c32 <HAL_RCCEx_PeriphCLKConfig+0x416>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8006c1c:	4b42      	ldr	r3, [pc, #264]	@ (8006d28 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8006c1e:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8006c22:	f023 0203 	bic.w	r2, r3, #3
 8006c26:	687b      	ldr	r3, [r7, #4]
 8006c28:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006c2a:	493f      	ldr	r1, [pc, #252]	@ (8006d28 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8006c2c:	4313      	orrs	r3, r2
 8006c2e:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8006c32:	687b      	ldr	r3, [r7, #4]
 8006c34:	681b      	ldr	r3, [r3, #0]
 8006c36:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8006c3a:	2b00      	cmp	r3, #0
 8006c3c:	d028      	beq.n	8006c90 <HAL_RCCEx_PeriphCLKConfig+0x474>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8006c3e:	4b3a      	ldr	r3, [pc, #232]	@ (8006d28 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8006c40:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006c44:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8006c48:	687b      	ldr	r3, [r7, #4]
 8006c4a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006c4c:	4936      	ldr	r1, [pc, #216]	@ (8006d28 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8006c4e:	4313      	orrs	r3, r2
 8006c50:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8006c54:	687b      	ldr	r3, [r7, #4]
 8006c56:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006c58:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8006c5c:	d106      	bne.n	8006c6c <HAL_RCCEx_PeriphCLKConfig+0x450>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8006c5e:	4b32      	ldr	r3, [pc, #200]	@ (8006d28 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8006c60:	68db      	ldr	r3, [r3, #12]
 8006c62:	4a31      	ldr	r2, [pc, #196]	@ (8006d28 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8006c64:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8006c68:	60d3      	str	r3, [r2, #12]
 8006c6a:	e011      	b.n	8006c90 <HAL_RCCEx_PeriphCLKConfig+0x474>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 8006c6c:	687b      	ldr	r3, [r7, #4]
 8006c6e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006c70:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8006c74:	d10c      	bne.n	8006c90 <HAL_RCCEx_PeriphCLKConfig+0x474>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8006c76:	687b      	ldr	r3, [r7, #4]
 8006c78:	3304      	adds	r3, #4
 8006c7a:	2101      	movs	r1, #1
 8006c7c:	4618      	mov	r0, r3
 8006c7e:	f000 f8c9 	bl	8006e14 <RCCEx_PLLSAI1_Config>
 8006c82:	4603      	mov	r3, r0
 8006c84:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 8006c86:	7cfb      	ldrb	r3, [r7, #19]
 8006c88:	2b00      	cmp	r3, #0
 8006c8a:	d001      	beq.n	8006c90 <HAL_RCCEx_PeriphCLKConfig+0x474>
        {
          /* set overall return value */
          status = ret;
 8006c8c:	7cfb      	ldrb	r3, [r7, #19]
 8006c8e:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 8006c90:	687b      	ldr	r3, [r7, #4]
 8006c92:	681b      	ldr	r3, [r3, #0]
 8006c94:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8006c98:	2b00      	cmp	r3, #0
 8006c9a:	d028      	beq.n	8006cee <HAL_RCCEx_PeriphCLKConfig+0x4d2>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8006c9c:	4b22      	ldr	r3, [pc, #136]	@ (8006d28 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8006c9e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006ca2:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8006ca6:	687b      	ldr	r3, [r7, #4]
 8006ca8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006caa:	491f      	ldr	r1, [pc, #124]	@ (8006d28 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8006cac:	4313      	orrs	r3, r2
 8006cae:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 8006cb2:	687b      	ldr	r3, [r7, #4]
 8006cb4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006cb6:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8006cba:	d106      	bne.n	8006cca <HAL_RCCEx_PeriphCLKConfig+0x4ae>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8006cbc:	4b1a      	ldr	r3, [pc, #104]	@ (8006d28 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8006cbe:	68db      	ldr	r3, [r3, #12]
 8006cc0:	4a19      	ldr	r2, [pc, #100]	@ (8006d28 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8006cc2:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8006cc6:	60d3      	str	r3, [r2, #12]
 8006cc8:	e011      	b.n	8006cee <HAL_RCCEx_PeriphCLKConfig+0x4d2>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 8006cca:	687b      	ldr	r3, [r7, #4]
 8006ccc:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006cce:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8006cd2:	d10c      	bne.n	8006cee <HAL_RCCEx_PeriphCLKConfig+0x4d2>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8006cd4:	687b      	ldr	r3, [r7, #4]
 8006cd6:	3304      	adds	r3, #4
 8006cd8:	2101      	movs	r1, #1
 8006cda:	4618      	mov	r0, r3
 8006cdc:	f000 f89a 	bl	8006e14 <RCCEx_PLLSAI1_Config>
 8006ce0:	4603      	mov	r3, r0
 8006ce2:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8006ce4:	7cfb      	ldrb	r3, [r7, #19]
 8006ce6:	2b00      	cmp	r3, #0
 8006ce8:	d001      	beq.n	8006cee <HAL_RCCEx_PeriphCLKConfig+0x4d2>
      {
        /* set overall return value */
        status = ret;
 8006cea:	7cfb      	ldrb	r3, [r7, #19]
 8006cec:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8006cee:	687b      	ldr	r3, [r7, #4]
 8006cf0:	681b      	ldr	r3, [r3, #0]
 8006cf2:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8006cf6:	2b00      	cmp	r3, #0
 8006cf8:	d02a      	beq.n	8006d50 <HAL_RCCEx_PeriphCLKConfig+0x534>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8006cfa:	4b0b      	ldr	r3, [pc, #44]	@ (8006d28 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8006cfc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006d00:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8006d04:	687b      	ldr	r3, [r7, #4]
 8006d06:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8006d08:	4907      	ldr	r1, [pc, #28]	@ (8006d28 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8006d0a:	4313      	orrs	r3, r2
 8006d0c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8006d10:	687b      	ldr	r3, [r7, #4]
 8006d12:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8006d14:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8006d18:	d108      	bne.n	8006d2c <HAL_RCCEx_PeriphCLKConfig+0x510>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8006d1a:	4b03      	ldr	r3, [pc, #12]	@ (8006d28 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8006d1c:	68db      	ldr	r3, [r3, #12]
 8006d1e:	4a02      	ldr	r2, [pc, #8]	@ (8006d28 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8006d20:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8006d24:	60d3      	str	r3, [r2, #12]
 8006d26:	e013      	b.n	8006d50 <HAL_RCCEx_PeriphCLKConfig+0x534>
 8006d28:	40021000 	.word	0x40021000
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 8006d2c:	687b      	ldr	r3, [r7, #4]
 8006d2e:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8006d30:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8006d34:	d10c      	bne.n	8006d50 <HAL_RCCEx_PeriphCLKConfig+0x534>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8006d36:	687b      	ldr	r3, [r7, #4]
 8006d38:	3304      	adds	r3, #4
 8006d3a:	2101      	movs	r1, #1
 8006d3c:	4618      	mov	r0, r3
 8006d3e:	f000 f869 	bl	8006e14 <RCCEx_PLLSAI1_Config>
 8006d42:	4603      	mov	r3, r0
 8006d44:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8006d46:	7cfb      	ldrb	r3, [r7, #19]
 8006d48:	2b00      	cmp	r3, #0
 8006d4a:	d001      	beq.n	8006d50 <HAL_RCCEx_PeriphCLKConfig+0x534>
      {
        /* set overall return value */
        status = ret;
 8006d4c:	7cfb      	ldrb	r3, [r7, #19]
 8006d4e:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8006d50:	687b      	ldr	r3, [r7, #4]
 8006d52:	681b      	ldr	r3, [r3, #0]
 8006d54:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8006d58:	2b00      	cmp	r3, #0
 8006d5a:	d02f      	beq.n	8006dbc <HAL_RCCEx_PeriphCLKConfig+0x5a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8006d5c:	4b2c      	ldr	r3, [pc, #176]	@ (8006e10 <HAL_RCCEx_PeriphCLKConfig+0x5f4>)
 8006d5e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006d62:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 8006d66:	687b      	ldr	r3, [r7, #4]
 8006d68:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8006d6a:	4929      	ldr	r1, [pc, #164]	@ (8006e10 <HAL_RCCEx_PeriphCLKConfig+0x5f4>)
 8006d6c:	4313      	orrs	r3, r2
 8006d6e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 8006d72:	687b      	ldr	r3, [r7, #4]
 8006d74:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8006d76:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8006d7a:	d10d      	bne.n	8006d98 <HAL_RCCEx_PeriphCLKConfig+0x57c>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 8006d7c:	687b      	ldr	r3, [r7, #4]
 8006d7e:	3304      	adds	r3, #4
 8006d80:	2102      	movs	r1, #2
 8006d82:	4618      	mov	r0, r3
 8006d84:	f000 f846 	bl	8006e14 <RCCEx_PLLSAI1_Config>
 8006d88:	4603      	mov	r3, r0
 8006d8a:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8006d8c:	7cfb      	ldrb	r3, [r7, #19]
 8006d8e:	2b00      	cmp	r3, #0
 8006d90:	d014      	beq.n	8006dbc <HAL_RCCEx_PeriphCLKConfig+0x5a0>
      {
        /* set overall return value */
        status = ret;
 8006d92:	7cfb      	ldrb	r3, [r7, #19]
 8006d94:	74bb      	strb	r3, [r7, #18]
 8006d96:	e011      	b.n	8006dbc <HAL_RCCEx_PeriphCLKConfig+0x5a0>
    }
#endif /* RCC_PLLSAI1_SUPPORT */

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || defined(STM32L496xx) || defined(STM32L4A6xx)

    else if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI2)
 8006d98:	687b      	ldr	r3, [r7, #4]
 8006d9a:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8006d9c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8006da0:	d10c      	bne.n	8006dbc <HAL_RCCEx_PeriphCLKConfig+0x5a0>
    {
      /* PLLSAI2 input clock, parameters M, N & R configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_R_UPDATE);
 8006da2:	687b      	ldr	r3, [r7, #4]
 8006da4:	3320      	adds	r3, #32
 8006da6:	2102      	movs	r1, #2
 8006da8:	4618      	mov	r0, r3
 8006daa:	f000 f925 	bl	8006ff8 <RCCEx_PLLSAI2_Config>
 8006dae:	4603      	mov	r3, r0
 8006db0:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8006db2:	7cfb      	ldrb	r3, [r7, #19]
 8006db4:	2b00      	cmp	r3, #0
 8006db6:	d001      	beq.n	8006dbc <HAL_RCCEx_PeriphCLKConfig+0x5a0>
      {
        /* set overall return value */
        status = ret;
 8006db8:	7cfb      	ldrb	r3, [r7, #19]
 8006dba:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8006dbc:	687b      	ldr	r3, [r7, #4]
 8006dbe:	681b      	ldr	r3, [r3, #0]
 8006dc0:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8006dc4:	2b00      	cmp	r3, #0
 8006dc6:	d00b      	beq.n	8006de0 <HAL_RCCEx_PeriphCLKConfig+0x5c4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8006dc8:	4b11      	ldr	r3, [pc, #68]	@ (8006e10 <HAL_RCCEx_PeriphCLKConfig+0x5f4>)
 8006dca:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006dce:	f023 4280 	bic.w	r2, r3, #1073741824	@ 0x40000000
 8006dd2:	687b      	ldr	r3, [r7, #4]
 8006dd4:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006dd8:	490d      	ldr	r1, [pc, #52]	@ (8006e10 <HAL_RCCEx_PeriphCLKConfig+0x5f4>)
 8006dda:	4313      	orrs	r3, r2
 8006ddc:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8006de0:	687b      	ldr	r3, [r7, #4]
 8006de2:	681b      	ldr	r3, [r3, #0]
 8006de4:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8006de8:	2b00      	cmp	r3, #0
 8006dea:	d00b      	beq.n	8006e04 <HAL_RCCEx_PeriphCLKConfig+0x5e8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8006dec:	4b08      	ldr	r3, [pc, #32]	@ (8006e10 <HAL_RCCEx_PeriphCLKConfig+0x5f4>)
 8006dee:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006df2:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8006df6:	687b      	ldr	r3, [r7, #4]
 8006df8:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8006dfc:	4904      	ldr	r1, [pc, #16]	@ (8006e10 <HAL_RCCEx_PeriphCLKConfig+0x5f4>)
 8006dfe:	4313      	orrs	r3, r2
 8006e00:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 8006e04:	7cbb      	ldrb	r3, [r7, #18]
}
 8006e06:	4618      	mov	r0, r3
 8006e08:	3718      	adds	r7, #24
 8006e0a:	46bd      	mov	sp, r7
 8006e0c:	bd80      	pop	{r7, pc}
 8006e0e:	bf00      	nop
 8006e10:	40021000 	.word	0x40021000

08006e14 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 8006e14:	b580      	push	{r7, lr}
 8006e16:	b084      	sub	sp, #16
 8006e18:	af00      	add	r7, sp, #0
 8006e1a:	6078      	str	r0, [r7, #4]
 8006e1c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8006e1e:	2300      	movs	r3, #0
 8006e20:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8006e22:	4b74      	ldr	r3, [pc, #464]	@ (8006ff4 <RCCEx_PLLSAI1_Config+0x1e0>)
 8006e24:	68db      	ldr	r3, [r3, #12]
 8006e26:	f003 0303 	and.w	r3, r3, #3
 8006e2a:	2b00      	cmp	r3, #0
 8006e2c:	d018      	beq.n	8006e60 <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 8006e2e:	4b71      	ldr	r3, [pc, #452]	@ (8006ff4 <RCCEx_PLLSAI1_Config+0x1e0>)
 8006e30:	68db      	ldr	r3, [r3, #12]
 8006e32:	f003 0203 	and.w	r2, r3, #3
 8006e36:	687b      	ldr	r3, [r7, #4]
 8006e38:	681b      	ldr	r3, [r3, #0]
 8006e3a:	429a      	cmp	r2, r3
 8006e3c:	d10d      	bne.n	8006e5a <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 8006e3e:	687b      	ldr	r3, [r7, #4]
 8006e40:	681b      	ldr	r3, [r3, #0]
       ||
 8006e42:	2b00      	cmp	r3, #0
 8006e44:	d009      	beq.n	8006e5a <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 8006e46:	4b6b      	ldr	r3, [pc, #428]	@ (8006ff4 <RCCEx_PLLSAI1_Config+0x1e0>)
 8006e48:	68db      	ldr	r3, [r3, #12]
 8006e4a:	091b      	lsrs	r3, r3, #4
 8006e4c:	f003 0307 	and.w	r3, r3, #7
 8006e50:	1c5a      	adds	r2, r3, #1
 8006e52:	687b      	ldr	r3, [r7, #4]
 8006e54:	685b      	ldr	r3, [r3, #4]
       ||
 8006e56:	429a      	cmp	r2, r3
 8006e58:	d047      	beq.n	8006eea <RCCEx_PLLSAI1_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 8006e5a:	2301      	movs	r3, #1
 8006e5c:	73fb      	strb	r3, [r7, #15]
 8006e5e:	e044      	b.n	8006eea <RCCEx_PLLSAI1_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 8006e60:	687b      	ldr	r3, [r7, #4]
 8006e62:	681b      	ldr	r3, [r3, #0]
 8006e64:	2b03      	cmp	r3, #3
 8006e66:	d018      	beq.n	8006e9a <RCCEx_PLLSAI1_Config+0x86>
 8006e68:	2b03      	cmp	r3, #3
 8006e6a:	d825      	bhi.n	8006eb8 <RCCEx_PLLSAI1_Config+0xa4>
 8006e6c:	2b01      	cmp	r3, #1
 8006e6e:	d002      	beq.n	8006e76 <RCCEx_PLLSAI1_Config+0x62>
 8006e70:	2b02      	cmp	r3, #2
 8006e72:	d009      	beq.n	8006e88 <RCCEx_PLLSAI1_Config+0x74>
 8006e74:	e020      	b.n	8006eb8 <RCCEx_PLLSAI1_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8006e76:	4b5f      	ldr	r3, [pc, #380]	@ (8006ff4 <RCCEx_PLLSAI1_Config+0x1e0>)
 8006e78:	681b      	ldr	r3, [r3, #0]
 8006e7a:	f003 0302 	and.w	r3, r3, #2
 8006e7e:	2b00      	cmp	r3, #0
 8006e80:	d11d      	bne.n	8006ebe <RCCEx_PLLSAI1_Config+0xaa>
      {
        status = HAL_ERROR;
 8006e82:	2301      	movs	r3, #1
 8006e84:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8006e86:	e01a      	b.n	8006ebe <RCCEx_PLLSAI1_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8006e88:	4b5a      	ldr	r3, [pc, #360]	@ (8006ff4 <RCCEx_PLLSAI1_Config+0x1e0>)
 8006e8a:	681b      	ldr	r3, [r3, #0]
 8006e8c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006e90:	2b00      	cmp	r3, #0
 8006e92:	d116      	bne.n	8006ec2 <RCCEx_PLLSAI1_Config+0xae>
      {
        status = HAL_ERROR;
 8006e94:	2301      	movs	r3, #1
 8006e96:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8006e98:	e013      	b.n	8006ec2 <RCCEx_PLLSAI1_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8006e9a:	4b56      	ldr	r3, [pc, #344]	@ (8006ff4 <RCCEx_PLLSAI1_Config+0x1e0>)
 8006e9c:	681b      	ldr	r3, [r3, #0]
 8006e9e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006ea2:	2b00      	cmp	r3, #0
 8006ea4:	d10f      	bne.n	8006ec6 <RCCEx_PLLSAI1_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8006ea6:	4b53      	ldr	r3, [pc, #332]	@ (8006ff4 <RCCEx_PLLSAI1_Config+0x1e0>)
 8006ea8:	681b      	ldr	r3, [r3, #0]
 8006eaa:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8006eae:	2b00      	cmp	r3, #0
 8006eb0:	d109      	bne.n	8006ec6 <RCCEx_PLLSAI1_Config+0xb2>
        {
          status = HAL_ERROR;
 8006eb2:	2301      	movs	r3, #1
 8006eb4:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8006eb6:	e006      	b.n	8006ec6 <RCCEx_PLLSAI1_Config+0xb2>
    default:
      status = HAL_ERROR;
 8006eb8:	2301      	movs	r3, #1
 8006eba:	73fb      	strb	r3, [r7, #15]
      break;
 8006ebc:	e004      	b.n	8006ec8 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8006ebe:	bf00      	nop
 8006ec0:	e002      	b.n	8006ec8 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8006ec2:	bf00      	nop
 8006ec4:	e000      	b.n	8006ec8 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8006ec6:	bf00      	nop
    }

    if(status == HAL_OK)
 8006ec8:	7bfb      	ldrb	r3, [r7, #15]
 8006eca:	2b00      	cmp	r3, #0
 8006ecc:	d10d      	bne.n	8006eea <RCCEx_PLLSAI1_Config+0xd6>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8006ece:	4b49      	ldr	r3, [pc, #292]	@ (8006ff4 <RCCEx_PLLSAI1_Config+0x1e0>)
 8006ed0:	68db      	ldr	r3, [r3, #12]
 8006ed2:	f023 0273 	bic.w	r2, r3, #115	@ 0x73
 8006ed6:	687b      	ldr	r3, [r7, #4]
 8006ed8:	6819      	ldr	r1, [r3, #0]
 8006eda:	687b      	ldr	r3, [r7, #4]
 8006edc:	685b      	ldr	r3, [r3, #4]
 8006ede:	3b01      	subs	r3, #1
 8006ee0:	011b      	lsls	r3, r3, #4
 8006ee2:	430b      	orrs	r3, r1
 8006ee4:	4943      	ldr	r1, [pc, #268]	@ (8006ff4 <RCCEx_PLLSAI1_Config+0x1e0>)
 8006ee6:	4313      	orrs	r3, r2
 8006ee8:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8006eea:	7bfb      	ldrb	r3, [r7, #15]
 8006eec:	2b00      	cmp	r3, #0
 8006eee:	d17c      	bne.n	8006fea <RCCEx_PLLSAI1_Config+0x1d6>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 8006ef0:	4b40      	ldr	r3, [pc, #256]	@ (8006ff4 <RCCEx_PLLSAI1_Config+0x1e0>)
 8006ef2:	681b      	ldr	r3, [r3, #0]
 8006ef4:	4a3f      	ldr	r2, [pc, #252]	@ (8006ff4 <RCCEx_PLLSAI1_Config+0x1e0>)
 8006ef6:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8006efa:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8006efc:	f7fc fc4c 	bl	8003798 <HAL_GetTick>
 8006f00:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8006f02:	e009      	b.n	8006f18 <RCCEx_PLLSAI1_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8006f04:	f7fc fc48 	bl	8003798 <HAL_GetTick>
 8006f08:	4602      	mov	r2, r0
 8006f0a:	68bb      	ldr	r3, [r7, #8]
 8006f0c:	1ad3      	subs	r3, r2, r3
 8006f0e:	2b02      	cmp	r3, #2
 8006f10:	d902      	bls.n	8006f18 <RCCEx_PLLSAI1_Config+0x104>
      {
        status = HAL_TIMEOUT;
 8006f12:	2303      	movs	r3, #3
 8006f14:	73fb      	strb	r3, [r7, #15]
        break;
 8006f16:	e005      	b.n	8006f24 <RCCEx_PLLSAI1_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8006f18:	4b36      	ldr	r3, [pc, #216]	@ (8006ff4 <RCCEx_PLLSAI1_Config+0x1e0>)
 8006f1a:	681b      	ldr	r3, [r3, #0]
 8006f1c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8006f20:	2b00      	cmp	r3, #0
 8006f22:	d1ef      	bne.n	8006f04 <RCCEx_PLLSAI1_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8006f24:	7bfb      	ldrb	r3, [r7, #15]
 8006f26:	2b00      	cmp	r3, #0
 8006f28:	d15f      	bne.n	8006fea <RCCEx_PLLSAI1_Config+0x1d6>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8006f2a:	683b      	ldr	r3, [r7, #0]
 8006f2c:	2b00      	cmp	r3, #0
 8006f2e:	d110      	bne.n	8006f52 <RCCEx_PLLSAI1_Config+0x13e>
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#else
        /* Configure the PLLSAI1 Division factor P and Multiplication factor N*/
#if defined(RCC_PLLSAI1P_DIV_2_31_SUPPORT)
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8006f30:	4b30      	ldr	r3, [pc, #192]	@ (8006ff4 <RCCEx_PLLSAI1_Config+0x1e0>)
 8006f32:	691b      	ldr	r3, [r3, #16]
 8006f34:	f023 4378 	bic.w	r3, r3, #4160749568	@ 0xf8000000
 8006f38:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8006f3c:	687a      	ldr	r2, [r7, #4]
 8006f3e:	6892      	ldr	r2, [r2, #8]
 8006f40:	0211      	lsls	r1, r2, #8
 8006f42:	687a      	ldr	r2, [r7, #4]
 8006f44:	68d2      	ldr	r2, [r2, #12]
 8006f46:	06d2      	lsls	r2, r2, #27
 8006f48:	430a      	orrs	r2, r1
 8006f4a:	492a      	ldr	r1, [pc, #168]	@ (8006ff4 <RCCEx_PLLSAI1_Config+0x1e0>)
 8006f4c:	4313      	orrs	r3, r2
 8006f4e:	610b      	str	r3, [r1, #16]
 8006f50:	e027      	b.n	8006fa2 <RCCEx_PLLSAI1_Config+0x18e>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 8006f52:	683b      	ldr	r3, [r7, #0]
 8006f54:	2b01      	cmp	r3, #1
 8006f56:	d112      	bne.n	8006f7e <RCCEx_PLLSAI1_Config+0x16a>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8006f58:	4b26      	ldr	r3, [pc, #152]	@ (8006ff4 <RCCEx_PLLSAI1_Config+0x1e0>)
 8006f5a:	691b      	ldr	r3, [r3, #16]
 8006f5c:	f423 03c0 	bic.w	r3, r3, #6291456	@ 0x600000
 8006f60:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8006f64:	687a      	ldr	r2, [r7, #4]
 8006f66:	6892      	ldr	r2, [r2, #8]
 8006f68:	0211      	lsls	r1, r2, #8
 8006f6a:	687a      	ldr	r2, [r7, #4]
 8006f6c:	6912      	ldr	r2, [r2, #16]
 8006f6e:	0852      	lsrs	r2, r2, #1
 8006f70:	3a01      	subs	r2, #1
 8006f72:	0552      	lsls	r2, r2, #21
 8006f74:	430a      	orrs	r2, r1
 8006f76:	491f      	ldr	r1, [pc, #124]	@ (8006ff4 <RCCEx_PLLSAI1_Config+0x1e0>)
 8006f78:	4313      	orrs	r3, r2
 8006f7a:	610b      	str	r3, [r1, #16]
 8006f7c:	e011      	b.n	8006fa2 <RCCEx_PLLSAI1_Config+0x18e>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8006f7e:	4b1d      	ldr	r3, [pc, #116]	@ (8006ff4 <RCCEx_PLLSAI1_Config+0x1e0>)
 8006f80:	691b      	ldr	r3, [r3, #16]
 8006f82:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 8006f86:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8006f8a:	687a      	ldr	r2, [r7, #4]
 8006f8c:	6892      	ldr	r2, [r2, #8]
 8006f8e:	0211      	lsls	r1, r2, #8
 8006f90:	687a      	ldr	r2, [r7, #4]
 8006f92:	6952      	ldr	r2, [r2, #20]
 8006f94:	0852      	lsrs	r2, r2, #1
 8006f96:	3a01      	subs	r2, #1
 8006f98:	0652      	lsls	r2, r2, #25
 8006f9a:	430a      	orrs	r2, r1
 8006f9c:	4915      	ldr	r1, [pc, #84]	@ (8006ff4 <RCCEx_PLLSAI1_Config+0x1e0>)
 8006f9e:	4313      	orrs	r3, r2
 8006fa0:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 8006fa2:	4b14      	ldr	r3, [pc, #80]	@ (8006ff4 <RCCEx_PLLSAI1_Config+0x1e0>)
 8006fa4:	681b      	ldr	r3, [r3, #0]
 8006fa6:	4a13      	ldr	r2, [pc, #76]	@ (8006ff4 <RCCEx_PLLSAI1_Config+0x1e0>)
 8006fa8:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8006fac:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006fae:	f7fc fbf3 	bl	8003798 <HAL_GetTick>
 8006fb2:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8006fb4:	e009      	b.n	8006fca <RCCEx_PLLSAI1_Config+0x1b6>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8006fb6:	f7fc fbef 	bl	8003798 <HAL_GetTick>
 8006fba:	4602      	mov	r2, r0
 8006fbc:	68bb      	ldr	r3, [r7, #8]
 8006fbe:	1ad3      	subs	r3, r2, r3
 8006fc0:	2b02      	cmp	r3, #2
 8006fc2:	d902      	bls.n	8006fca <RCCEx_PLLSAI1_Config+0x1b6>
        {
          status = HAL_TIMEOUT;
 8006fc4:	2303      	movs	r3, #3
 8006fc6:	73fb      	strb	r3, [r7, #15]
          break;
 8006fc8:	e005      	b.n	8006fd6 <RCCEx_PLLSAI1_Config+0x1c2>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8006fca:	4b0a      	ldr	r3, [pc, #40]	@ (8006ff4 <RCCEx_PLLSAI1_Config+0x1e0>)
 8006fcc:	681b      	ldr	r3, [r3, #0]
 8006fce:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8006fd2:	2b00      	cmp	r3, #0
 8006fd4:	d0ef      	beq.n	8006fb6 <RCCEx_PLLSAI1_Config+0x1a2>
        }
      }

      if(status == HAL_OK)
 8006fd6:	7bfb      	ldrb	r3, [r7, #15]
 8006fd8:	2b00      	cmp	r3, #0
 8006fda:	d106      	bne.n	8006fea <RCCEx_PLLSAI1_Config+0x1d6>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 8006fdc:	4b05      	ldr	r3, [pc, #20]	@ (8006ff4 <RCCEx_PLLSAI1_Config+0x1e0>)
 8006fde:	691a      	ldr	r2, [r3, #16]
 8006fe0:	687b      	ldr	r3, [r7, #4]
 8006fe2:	699b      	ldr	r3, [r3, #24]
 8006fe4:	4903      	ldr	r1, [pc, #12]	@ (8006ff4 <RCCEx_PLLSAI1_Config+0x1e0>)
 8006fe6:	4313      	orrs	r3, r2
 8006fe8:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 8006fea:	7bfb      	ldrb	r3, [r7, #15]
}
 8006fec:	4618      	mov	r0, r3
 8006fee:	3710      	adds	r7, #16
 8006ff0:	46bd      	mov	sp, r7
 8006ff2:	bd80      	pop	{r7, pc}
 8006ff4:	40021000 	.word	0x40021000

08006ff8 <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 8006ff8:	b580      	push	{r7, lr}
 8006ffa:	b084      	sub	sp, #16
 8006ffc:	af00      	add	r7, sp, #0
 8006ffe:	6078      	str	r0, [r7, #4]
 8007000:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8007002:	2300      	movs	r3, #0
 8007004:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8007006:	4b69      	ldr	r3, [pc, #420]	@ (80071ac <RCCEx_PLLSAI2_Config+0x1b4>)
 8007008:	68db      	ldr	r3, [r3, #12]
 800700a:	f003 0303 	and.w	r3, r3, #3
 800700e:	2b00      	cmp	r3, #0
 8007010:	d018      	beq.n	8007044 <RCCEx_PLLSAI2_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 8007012:	4b66      	ldr	r3, [pc, #408]	@ (80071ac <RCCEx_PLLSAI2_Config+0x1b4>)
 8007014:	68db      	ldr	r3, [r3, #12]
 8007016:	f003 0203 	and.w	r2, r3, #3
 800701a:	687b      	ldr	r3, [r7, #4]
 800701c:	681b      	ldr	r3, [r3, #0]
 800701e:	429a      	cmp	r2, r3
 8007020:	d10d      	bne.n	800703e <RCCEx_PLLSAI2_Config+0x46>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 8007022:	687b      	ldr	r3, [r7, #4]
 8007024:	681b      	ldr	r3, [r3, #0]
       ||
 8007026:	2b00      	cmp	r3, #0
 8007028:	d009      	beq.n	800703e <RCCEx_PLLSAI2_Config+0x46>
#if !defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
 800702a:	4b60      	ldr	r3, [pc, #384]	@ (80071ac <RCCEx_PLLSAI2_Config+0x1b4>)
 800702c:	68db      	ldr	r3, [r3, #12]
 800702e:	091b      	lsrs	r3, r3, #4
 8007030:	f003 0307 	and.w	r3, r3, #7
 8007034:	1c5a      	adds	r2, r3, #1
 8007036:	687b      	ldr	r3, [r7, #4]
 8007038:	685b      	ldr	r3, [r3, #4]
       ||
 800703a:	429a      	cmp	r2, r3
 800703c:	d047      	beq.n	80070ce <RCCEx_PLLSAI2_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 800703e:	2301      	movs	r3, #1
 8007040:	73fb      	strb	r3, [r7, #15]
 8007042:	e044      	b.n	80070ce <RCCEx_PLLSAI2_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 8007044:	687b      	ldr	r3, [r7, #4]
 8007046:	681b      	ldr	r3, [r3, #0]
 8007048:	2b03      	cmp	r3, #3
 800704a:	d018      	beq.n	800707e <RCCEx_PLLSAI2_Config+0x86>
 800704c:	2b03      	cmp	r3, #3
 800704e:	d825      	bhi.n	800709c <RCCEx_PLLSAI2_Config+0xa4>
 8007050:	2b01      	cmp	r3, #1
 8007052:	d002      	beq.n	800705a <RCCEx_PLLSAI2_Config+0x62>
 8007054:	2b02      	cmp	r3, #2
 8007056:	d009      	beq.n	800706c <RCCEx_PLLSAI2_Config+0x74>
 8007058:	e020      	b.n	800709c <RCCEx_PLLSAI2_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 800705a:	4b54      	ldr	r3, [pc, #336]	@ (80071ac <RCCEx_PLLSAI2_Config+0x1b4>)
 800705c:	681b      	ldr	r3, [r3, #0]
 800705e:	f003 0302 	and.w	r3, r3, #2
 8007062:	2b00      	cmp	r3, #0
 8007064:	d11d      	bne.n	80070a2 <RCCEx_PLLSAI2_Config+0xaa>
      {
        status = HAL_ERROR;
 8007066:	2301      	movs	r3, #1
 8007068:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800706a:	e01a      	b.n	80070a2 <RCCEx_PLLSAI2_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 800706c:	4b4f      	ldr	r3, [pc, #316]	@ (80071ac <RCCEx_PLLSAI2_Config+0x1b4>)
 800706e:	681b      	ldr	r3, [r3, #0]
 8007070:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8007074:	2b00      	cmp	r3, #0
 8007076:	d116      	bne.n	80070a6 <RCCEx_PLLSAI2_Config+0xae>
      {
        status = HAL_ERROR;
 8007078:	2301      	movs	r3, #1
 800707a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800707c:	e013      	b.n	80070a6 <RCCEx_PLLSAI2_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 800707e:	4b4b      	ldr	r3, [pc, #300]	@ (80071ac <RCCEx_PLLSAI2_Config+0x1b4>)
 8007080:	681b      	ldr	r3, [r3, #0]
 8007082:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8007086:	2b00      	cmp	r3, #0
 8007088:	d10f      	bne.n	80070aa <RCCEx_PLLSAI2_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 800708a:	4b48      	ldr	r3, [pc, #288]	@ (80071ac <RCCEx_PLLSAI2_Config+0x1b4>)
 800708c:	681b      	ldr	r3, [r3, #0]
 800708e:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8007092:	2b00      	cmp	r3, #0
 8007094:	d109      	bne.n	80070aa <RCCEx_PLLSAI2_Config+0xb2>
        {
          status = HAL_ERROR;
 8007096:	2301      	movs	r3, #1
 8007098:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 800709a:	e006      	b.n	80070aa <RCCEx_PLLSAI2_Config+0xb2>
    default:
      status = HAL_ERROR;
 800709c:	2301      	movs	r3, #1
 800709e:	73fb      	strb	r3, [r7, #15]
      break;
 80070a0:	e004      	b.n	80070ac <RCCEx_PLLSAI2_Config+0xb4>
      break;
 80070a2:	bf00      	nop
 80070a4:	e002      	b.n	80070ac <RCCEx_PLLSAI2_Config+0xb4>
      break;
 80070a6:	bf00      	nop
 80070a8:	e000      	b.n	80070ac <RCCEx_PLLSAI2_Config+0xb4>
      break;
 80070aa:	bf00      	nop
    }

    if(status == HAL_OK)
 80070ac:	7bfb      	ldrb	r3, [r7, #15]
 80070ae:	2b00      	cmp	r3, #0
 80070b0:	d10d      	bne.n	80070ce <RCCEx_PLLSAI2_Config+0xd6>
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
#else
      /* Set PLLSAI2 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 80070b2:	4b3e      	ldr	r3, [pc, #248]	@ (80071ac <RCCEx_PLLSAI2_Config+0x1b4>)
 80070b4:	68db      	ldr	r3, [r3, #12]
 80070b6:	f023 0273 	bic.w	r2, r3, #115	@ 0x73
 80070ba:	687b      	ldr	r3, [r7, #4]
 80070bc:	6819      	ldr	r1, [r3, #0]
 80070be:	687b      	ldr	r3, [r7, #4]
 80070c0:	685b      	ldr	r3, [r3, #4]
 80070c2:	3b01      	subs	r3, #1
 80070c4:	011b      	lsls	r3, r3, #4
 80070c6:	430b      	orrs	r3, r1
 80070c8:	4938      	ldr	r1, [pc, #224]	@ (80071ac <RCCEx_PLLSAI2_Config+0x1b4>)
 80070ca:	4313      	orrs	r3, r2
 80070cc:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 80070ce:	7bfb      	ldrb	r3, [r7, #15]
 80070d0:	2b00      	cmp	r3, #0
 80070d2:	d166      	bne.n	80071a2 <RCCEx_PLLSAI2_Config+0x1aa>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 80070d4:	4b35      	ldr	r3, [pc, #212]	@ (80071ac <RCCEx_PLLSAI2_Config+0x1b4>)
 80070d6:	681b      	ldr	r3, [r3, #0]
 80070d8:	4a34      	ldr	r2, [pc, #208]	@ (80071ac <RCCEx_PLLSAI2_Config+0x1b4>)
 80070da:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80070de:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80070e0:	f7fc fb5a 	bl	8003798 <HAL_GetTick>
 80070e4:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 80070e6:	e009      	b.n	80070fc <RCCEx_PLLSAI2_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 80070e8:	f7fc fb56 	bl	8003798 <HAL_GetTick>
 80070ec:	4602      	mov	r2, r0
 80070ee:	68bb      	ldr	r3, [r7, #8]
 80070f0:	1ad3      	subs	r3, r2, r3
 80070f2:	2b02      	cmp	r3, #2
 80070f4:	d902      	bls.n	80070fc <RCCEx_PLLSAI2_Config+0x104>
      {
        status = HAL_TIMEOUT;
 80070f6:	2303      	movs	r3, #3
 80070f8:	73fb      	strb	r3, [r7, #15]
        break;
 80070fa:	e005      	b.n	8007108 <RCCEx_PLLSAI2_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 80070fc:	4b2b      	ldr	r3, [pc, #172]	@ (80071ac <RCCEx_PLLSAI2_Config+0x1b4>)
 80070fe:	681b      	ldr	r3, [r3, #0]
 8007100:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8007104:	2b00      	cmp	r3, #0
 8007106:	d1ef      	bne.n	80070e8 <RCCEx_PLLSAI2_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8007108:	7bfb      	ldrb	r3, [r7, #15]
 800710a:	2b00      	cmp	r3, #0
 800710c:	d149      	bne.n	80071a2 <RCCEx_PLLSAI2_Config+0x1aa>
    {
      if(Divider == DIVIDER_P_UPDATE)
 800710e:	683b      	ldr	r3, [r7, #0]
 8007110:	2b00      	cmp	r3, #0
 8007112:	d110      	bne.n	8007136 <RCCEx_PLLSAI2_Config+0x13e>
#endif /* RCC_PLLSAI2P_DIV_2_31_SUPPORT */

#else
        /* Configure the PLLSAI2 Division factor P and Multiplication factor N*/
#if defined(RCC_PLLSAI2P_DIV_2_31_SUPPORT)
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8007114:	4b25      	ldr	r3, [pc, #148]	@ (80071ac <RCCEx_PLLSAI2_Config+0x1b4>)
 8007116:	695b      	ldr	r3, [r3, #20]
 8007118:	f023 4378 	bic.w	r3, r3, #4160749568	@ 0xf8000000
 800711c:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8007120:	687a      	ldr	r2, [r7, #4]
 8007122:	6892      	ldr	r2, [r2, #8]
 8007124:	0211      	lsls	r1, r2, #8
 8007126:	687a      	ldr	r2, [r7, #4]
 8007128:	68d2      	ldr	r2, [r2, #12]
 800712a:	06d2      	lsls	r2, r2, #27
 800712c:	430a      	orrs	r2, r1
 800712e:	491f      	ldr	r1, [pc, #124]	@ (80071ac <RCCEx_PLLSAI2_Config+0x1b4>)
 8007130:	4313      	orrs	r3, r2
 8007132:	614b      	str	r3, [r1, #20]
 8007134:	e011      	b.n	800715a <RCCEx_PLLSAI2_Config+0x162>
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos) |
                   ((PllSai2->PLLSAI2M - 1U) << RCC_PLLSAI2CFGR_PLLSAI2M_Pos));
#else
        /* Configure the PLLSAI2 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8007136:	4b1d      	ldr	r3, [pc, #116]	@ (80071ac <RCCEx_PLLSAI2_Config+0x1b4>)
 8007138:	695b      	ldr	r3, [r3, #20]
 800713a:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 800713e:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8007142:	687a      	ldr	r2, [r7, #4]
 8007144:	6892      	ldr	r2, [r2, #8]
 8007146:	0211      	lsls	r1, r2, #8
 8007148:	687a      	ldr	r2, [r7, #4]
 800714a:	6912      	ldr	r2, [r2, #16]
 800714c:	0852      	lsrs	r2, r2, #1
 800714e:	3a01      	subs	r2, #1
 8007150:	0652      	lsls	r2, r2, #25
 8007152:	430a      	orrs	r2, r1
 8007154:	4915      	ldr	r1, [pc, #84]	@ (80071ac <RCCEx_PLLSAI2_Config+0x1b4>)
 8007156:	4313      	orrs	r3, r2
 8007158:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 800715a:	4b14      	ldr	r3, [pc, #80]	@ (80071ac <RCCEx_PLLSAI2_Config+0x1b4>)
 800715c:	681b      	ldr	r3, [r3, #0]
 800715e:	4a13      	ldr	r2, [pc, #76]	@ (80071ac <RCCEx_PLLSAI2_Config+0x1b4>)
 8007160:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8007164:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007166:	f7fc fb17 	bl	8003798 <HAL_GetTick>
 800716a:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 800716c:	e009      	b.n	8007182 <RCCEx_PLLSAI2_Config+0x18a>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 800716e:	f7fc fb13 	bl	8003798 <HAL_GetTick>
 8007172:	4602      	mov	r2, r0
 8007174:	68bb      	ldr	r3, [r7, #8]
 8007176:	1ad3      	subs	r3, r2, r3
 8007178:	2b02      	cmp	r3, #2
 800717a:	d902      	bls.n	8007182 <RCCEx_PLLSAI2_Config+0x18a>
        {
          status = HAL_TIMEOUT;
 800717c:	2303      	movs	r3, #3
 800717e:	73fb      	strb	r3, [r7, #15]
          break;
 8007180:	e005      	b.n	800718e <RCCEx_PLLSAI2_Config+0x196>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8007182:	4b0a      	ldr	r3, [pc, #40]	@ (80071ac <RCCEx_PLLSAI2_Config+0x1b4>)
 8007184:	681b      	ldr	r3, [r3, #0]
 8007186:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800718a:	2b00      	cmp	r3, #0
 800718c:	d0ef      	beq.n	800716e <RCCEx_PLLSAI2_Config+0x176>
        }
      }

      if(status == HAL_OK)
 800718e:	7bfb      	ldrb	r3, [r7, #15]
 8007190:	2b00      	cmp	r3, #0
 8007192:	d106      	bne.n	80071a2 <RCCEx_PLLSAI2_Config+0x1aa>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 8007194:	4b05      	ldr	r3, [pc, #20]	@ (80071ac <RCCEx_PLLSAI2_Config+0x1b4>)
 8007196:	695a      	ldr	r2, [r3, #20]
 8007198:	687b      	ldr	r3, [r7, #4]
 800719a:	695b      	ldr	r3, [r3, #20]
 800719c:	4903      	ldr	r1, [pc, #12]	@ (80071ac <RCCEx_PLLSAI2_Config+0x1b4>)
 800719e:	4313      	orrs	r3, r2
 80071a0:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 80071a2:	7bfb      	ldrb	r3, [r7, #15]
}
 80071a4:	4618      	mov	r0, r3
 80071a6:	3710      	adds	r7, #16
 80071a8:	46bd      	mov	sp, r7
 80071aa:	bd80      	pop	{r7, pc}
 80071ac:	40021000 	.word	0x40021000

080071b0 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80071b0:	b580      	push	{r7, lr}
 80071b2:	b084      	sub	sp, #16
 80071b4:	af00      	add	r7, sp, #0
 80071b6:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80071b8:	687b      	ldr	r3, [r7, #4]
 80071ba:	2b00      	cmp	r3, #0
 80071bc:	d101      	bne.n	80071c2 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 80071be:	2301      	movs	r3, #1
 80071c0:	e095      	b.n	80072ee <HAL_SPI_Init+0x13e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 80071c2:	687b      	ldr	r3, [r7, #4]
 80071c4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80071c6:	2b00      	cmp	r3, #0
 80071c8:	d108      	bne.n	80071dc <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 80071ca:	687b      	ldr	r3, [r7, #4]
 80071cc:	685b      	ldr	r3, [r3, #4]
 80071ce:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80071d2:	d009      	beq.n	80071e8 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80071d4:	687b      	ldr	r3, [r7, #4]
 80071d6:	2200      	movs	r2, #0
 80071d8:	61da      	str	r2, [r3, #28]
 80071da:	e005      	b.n	80071e8 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 80071dc:	687b      	ldr	r3, [r7, #4]
 80071de:	2200      	movs	r2, #0
 80071e0:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 80071e2:	687b      	ldr	r3, [r7, #4]
 80071e4:	2200      	movs	r2, #0
 80071e6:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80071e8:	687b      	ldr	r3, [r7, #4]
 80071ea:	2200      	movs	r2, #0
 80071ec:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 80071ee:	687b      	ldr	r3, [r7, #4]
 80071f0:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 80071f4:	b2db      	uxtb	r3, r3
 80071f6:	2b00      	cmp	r3, #0
 80071f8:	d106      	bne.n	8007208 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 80071fa:	687b      	ldr	r3, [r7, #4]
 80071fc:	2200      	movs	r2, #0
 80071fe:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8007202:	6878      	ldr	r0, [r7, #4]
 8007204:	f7fb ffa6 	bl	8003154 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8007208:	687b      	ldr	r3, [r7, #4]
 800720a:	2202      	movs	r2, #2
 800720c:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8007210:	687b      	ldr	r3, [r7, #4]
 8007212:	681b      	ldr	r3, [r3, #0]
 8007214:	681a      	ldr	r2, [r3, #0]
 8007216:	687b      	ldr	r3, [r7, #4]
 8007218:	681b      	ldr	r3, [r3, #0]
 800721a:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800721e:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8007220:	687b      	ldr	r3, [r7, #4]
 8007222:	68db      	ldr	r3, [r3, #12]
 8007224:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8007228:	d902      	bls.n	8007230 <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 800722a:	2300      	movs	r3, #0
 800722c:	60fb      	str	r3, [r7, #12]
 800722e:	e002      	b.n	8007236 <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8007230:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8007234:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8007236:	687b      	ldr	r3, [r7, #4]
 8007238:	68db      	ldr	r3, [r3, #12]
 800723a:	f5b3 6f70 	cmp.w	r3, #3840	@ 0xf00
 800723e:	d007      	beq.n	8007250 <HAL_SPI_Init+0xa0>
 8007240:	687b      	ldr	r3, [r7, #4]
 8007242:	68db      	ldr	r3, [r3, #12]
 8007244:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8007248:	d002      	beq.n	8007250 <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800724a:	687b      	ldr	r3, [r7, #4]
 800724c:	2200      	movs	r2, #0
 800724e:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8007250:	687b      	ldr	r3, [r7, #4]
 8007252:	685b      	ldr	r3, [r3, #4]
 8007254:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8007258:	687b      	ldr	r3, [r7, #4]
 800725a:	689b      	ldr	r3, [r3, #8]
 800725c:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8007260:	431a      	orrs	r2, r3
 8007262:	687b      	ldr	r3, [r7, #4]
 8007264:	691b      	ldr	r3, [r3, #16]
 8007266:	f003 0302 	and.w	r3, r3, #2
 800726a:	431a      	orrs	r2, r3
 800726c:	687b      	ldr	r3, [r7, #4]
 800726e:	695b      	ldr	r3, [r3, #20]
 8007270:	f003 0301 	and.w	r3, r3, #1
 8007274:	431a      	orrs	r2, r3
 8007276:	687b      	ldr	r3, [r7, #4]
 8007278:	699b      	ldr	r3, [r3, #24]
 800727a:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800727e:	431a      	orrs	r2, r3
 8007280:	687b      	ldr	r3, [r7, #4]
 8007282:	69db      	ldr	r3, [r3, #28]
 8007284:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8007288:	431a      	orrs	r2, r3
 800728a:	687b      	ldr	r3, [r7, #4]
 800728c:	6a1b      	ldr	r3, [r3, #32]
 800728e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007292:	ea42 0103 	orr.w	r1, r2, r3
 8007296:	687b      	ldr	r3, [r7, #4]
 8007298:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800729a:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 800729e:	687b      	ldr	r3, [r7, #4]
 80072a0:	681b      	ldr	r3, [r3, #0]
 80072a2:	430a      	orrs	r2, r1
 80072a4:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 80072a6:	687b      	ldr	r3, [r7, #4]
 80072a8:	699b      	ldr	r3, [r3, #24]
 80072aa:	0c1b      	lsrs	r3, r3, #16
 80072ac:	f003 0204 	and.w	r2, r3, #4
 80072b0:	687b      	ldr	r3, [r7, #4]
 80072b2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80072b4:	f003 0310 	and.w	r3, r3, #16
 80072b8:	431a      	orrs	r2, r3
 80072ba:	687b      	ldr	r3, [r7, #4]
 80072bc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80072be:	f003 0308 	and.w	r3, r3, #8
 80072c2:	431a      	orrs	r2, r3
 80072c4:	687b      	ldr	r3, [r7, #4]
 80072c6:	68db      	ldr	r3, [r3, #12]
 80072c8:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 80072cc:	ea42 0103 	orr.w	r1, r2, r3
 80072d0:	68fb      	ldr	r3, [r7, #12]
 80072d2:	f403 5280 	and.w	r2, r3, #4096	@ 0x1000
 80072d6:	687b      	ldr	r3, [r7, #4]
 80072d8:	681b      	ldr	r3, [r3, #0]
 80072da:	430a      	orrs	r2, r1
 80072dc:	605a      	str	r2, [r3, #4]
#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80072de:	687b      	ldr	r3, [r7, #4]
 80072e0:	2200      	movs	r2, #0
 80072e2:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 80072e4:	687b      	ldr	r3, [r7, #4]
 80072e6:	2201      	movs	r2, #1
 80072e8:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  return HAL_OK;
 80072ec:	2300      	movs	r3, #0
}
 80072ee:	4618      	mov	r0, r3
 80072f0:	3710      	adds	r7, #16
 80072f2:	46bd      	mov	sp, r7
 80072f4:	bd80      	pop	{r7, pc}

080072f6 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                          uint16_t Size, uint32_t Timeout)
{
 80072f6:	b580      	push	{r7, lr}
 80072f8:	b08a      	sub	sp, #40	@ 0x28
 80072fa:	af00      	add	r7, sp, #0
 80072fc:	60f8      	str	r0, [r7, #12]
 80072fe:	60b9      	str	r1, [r7, #8]
 8007300:	607a      	str	r2, [r7, #4]
 8007302:	807b      	strh	r3, [r7, #2]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8007304:	2301      	movs	r3, #1
 8007306:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8007308:	f7fc fa46 	bl	8003798 <HAL_GetTick>
 800730c:	6238      	str	r0, [r7, #32]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 800730e:	68fb      	ldr	r3, [r7, #12]
 8007310:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8007314:	77fb      	strb	r3, [r7, #31]
  tmp_mode            = hspi->Init.Mode;
 8007316:	68fb      	ldr	r3, [r7, #12]
 8007318:	685b      	ldr	r3, [r3, #4]
 800731a:	61bb      	str	r3, [r7, #24]
  initial_TxXferCount = Size;
 800731c:	887b      	ldrh	r3, [r7, #2]
 800731e:	82fb      	strh	r3, [r7, #22]
  initial_RxXferCount = Size;
 8007320:	887b      	ldrh	r3, [r7, #2]
 8007322:	82bb      	strh	r3, [r7, #20]
#if (USE_SPI_CRC != 0U)
  spi_cr1             = READ_REG(hspi->Instance->CR1);
  spi_cr2             = READ_REG(hspi->Instance->CR2);
#endif /* USE_SPI_CRC */

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8007324:	7ffb      	ldrb	r3, [r7, #31]
 8007326:	2b01      	cmp	r3, #1
 8007328:	d00c      	beq.n	8007344 <HAL_SPI_TransmitReceive+0x4e>
 800732a:	69bb      	ldr	r3, [r7, #24]
 800732c:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8007330:	d106      	bne.n	8007340 <HAL_SPI_TransmitReceive+0x4a>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) &&
 8007332:	68fb      	ldr	r3, [r7, #12]
 8007334:	689b      	ldr	r3, [r3, #8]
 8007336:	2b00      	cmp	r3, #0
 8007338:	d102      	bne.n	8007340 <HAL_SPI_TransmitReceive+0x4a>
 800733a:	7ffb      	ldrb	r3, [r7, #31]
 800733c:	2b04      	cmp	r3, #4
 800733e:	d001      	beq.n	8007344 <HAL_SPI_TransmitReceive+0x4e>
         (tmp_state == HAL_SPI_STATE_BUSY_RX))))
  {
    return HAL_BUSY;
 8007340:	2302      	movs	r3, #2
 8007342:	e1f3      	b.n	800772c <HAL_SPI_TransmitReceive+0x436>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8007344:	68bb      	ldr	r3, [r7, #8]
 8007346:	2b00      	cmp	r3, #0
 8007348:	d005      	beq.n	8007356 <HAL_SPI_TransmitReceive+0x60>
 800734a:	687b      	ldr	r3, [r7, #4]
 800734c:	2b00      	cmp	r3, #0
 800734e:	d002      	beq.n	8007356 <HAL_SPI_TransmitReceive+0x60>
 8007350:	887b      	ldrh	r3, [r7, #2]
 8007352:	2b00      	cmp	r3, #0
 8007354:	d101      	bne.n	800735a <HAL_SPI_TransmitReceive+0x64>
  {
    return HAL_ERROR;
 8007356:	2301      	movs	r3, #1
 8007358:	e1e8      	b.n	800772c <HAL_SPI_TransmitReceive+0x436>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 800735a:	68fb      	ldr	r3, [r7, #12]
 800735c:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8007360:	2b01      	cmp	r3, #1
 8007362:	d101      	bne.n	8007368 <HAL_SPI_TransmitReceive+0x72>
 8007364:	2302      	movs	r3, #2
 8007366:	e1e1      	b.n	800772c <HAL_SPI_TransmitReceive+0x436>
 8007368:	68fb      	ldr	r3, [r7, #12]
 800736a:	2201      	movs	r2, #1
 800736c:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8007370:	68fb      	ldr	r3, [r7, #12]
 8007372:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8007376:	b2db      	uxtb	r3, r3
 8007378:	2b04      	cmp	r3, #4
 800737a:	d003      	beq.n	8007384 <HAL_SPI_TransmitReceive+0x8e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 800737c:	68fb      	ldr	r3, [r7, #12]
 800737e:	2205      	movs	r2, #5
 8007380:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8007384:	68fb      	ldr	r3, [r7, #12]
 8007386:	2200      	movs	r2, #0
 8007388:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 800738a:	68fb      	ldr	r3, [r7, #12]
 800738c:	687a      	ldr	r2, [r7, #4]
 800738e:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferCount = Size;
 8007390:	68fb      	ldr	r3, [r7, #12]
 8007392:	887a      	ldrh	r2, [r7, #2]
 8007394:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->RxXferSize  = Size;
 8007398:	68fb      	ldr	r3, [r7, #12]
 800739a:	887a      	ldrh	r2, [r7, #2]
 800739c:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 80073a0:	68fb      	ldr	r3, [r7, #12]
 80073a2:	68ba      	ldr	r2, [r7, #8]
 80073a4:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferCount = Size;
 80073a6:	68fb      	ldr	r3, [r7, #12]
 80073a8:	887a      	ldrh	r2, [r7, #2]
 80073aa:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxXferSize  = Size;
 80073ac:	68fb      	ldr	r3, [r7, #12]
 80073ae:	887a      	ldrh	r2, [r7, #2]
 80073b0:	879a      	strh	r2, [r3, #60]	@ 0x3c

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 80073b2:	68fb      	ldr	r3, [r7, #12]
 80073b4:	2200      	movs	r2, #0
 80073b6:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi->TxISR       = NULL;
 80073b8:	68fb      	ldr	r3, [r7, #12]
 80073ba:	2200      	movs	r2, #0
 80073bc:	651a      	str	r2, [r3, #80]	@ 0x50
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (initial_RxXferCount > 1U))
 80073be:	68fb      	ldr	r3, [r7, #12]
 80073c0:	68db      	ldr	r3, [r3, #12]
 80073c2:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 80073c6:	d802      	bhi.n	80073ce <HAL_SPI_TransmitReceive+0xd8>
 80073c8:	8abb      	ldrh	r3, [r7, #20]
 80073ca:	2b01      	cmp	r3, #1
 80073cc:	d908      	bls.n	80073e0 <HAL_SPI_TransmitReceive+0xea>
  {
    /* Set fiforxthreshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 80073ce:	68fb      	ldr	r3, [r7, #12]
 80073d0:	681b      	ldr	r3, [r3, #0]
 80073d2:	685a      	ldr	r2, [r3, #4]
 80073d4:	68fb      	ldr	r3, [r7, #12]
 80073d6:	681b      	ldr	r3, [r3, #0]
 80073d8:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 80073dc:	605a      	str	r2, [r3, #4]
 80073de:	e007      	b.n	80073f0 <HAL_SPI_TransmitReceive+0xfa>
  }
  else
  {
    /* Set fiforxthreshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 80073e0:	68fb      	ldr	r3, [r7, #12]
 80073e2:	681b      	ldr	r3, [r3, #0]
 80073e4:	685a      	ldr	r2, [r3, #4]
 80073e6:	68fb      	ldr	r3, [r7, #12]
 80073e8:	681b      	ldr	r3, [r3, #0]
 80073ea:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 80073ee:	605a      	str	r2, [r3, #4]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80073f0:	68fb      	ldr	r3, [r7, #12]
 80073f2:	681b      	ldr	r3, [r3, #0]
 80073f4:	681b      	ldr	r3, [r3, #0]
 80073f6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80073fa:	2b40      	cmp	r3, #64	@ 0x40
 80073fc:	d007      	beq.n	800740e <HAL_SPI_TransmitReceive+0x118>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80073fe:	68fb      	ldr	r3, [r7, #12]
 8007400:	681b      	ldr	r3, [r3, #0]
 8007402:	681a      	ldr	r2, [r3, #0]
 8007404:	68fb      	ldr	r3, [r7, #12]
 8007406:	681b      	ldr	r3, [r3, #0]
 8007408:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800740c:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800740e:	68fb      	ldr	r3, [r7, #12]
 8007410:	68db      	ldr	r3, [r3, #12]
 8007412:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8007416:	f240 8083 	bls.w	8007520 <HAL_SPI_TransmitReceive+0x22a>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800741a:	68fb      	ldr	r3, [r7, #12]
 800741c:	685b      	ldr	r3, [r3, #4]
 800741e:	2b00      	cmp	r3, #0
 8007420:	d002      	beq.n	8007428 <HAL_SPI_TransmitReceive+0x132>
 8007422:	8afb      	ldrh	r3, [r7, #22]
 8007424:	2b01      	cmp	r3, #1
 8007426:	d16f      	bne.n	8007508 <HAL_SPI_TransmitReceive+0x212>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8007428:	68fb      	ldr	r3, [r7, #12]
 800742a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800742c:	881a      	ldrh	r2, [r3, #0]
 800742e:	68fb      	ldr	r3, [r7, #12]
 8007430:	681b      	ldr	r3, [r3, #0]
 8007432:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8007434:	68fb      	ldr	r3, [r7, #12]
 8007436:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007438:	1c9a      	adds	r2, r3, #2
 800743a:	68fb      	ldr	r3, [r7, #12]
 800743c:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 800743e:	68fb      	ldr	r3, [r7, #12]
 8007440:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8007442:	b29b      	uxth	r3, r3
 8007444:	3b01      	subs	r3, #1
 8007446:	b29a      	uxth	r2, r3
 8007448:	68fb      	ldr	r3, [r7, #12]
 800744a:	87da      	strh	r2, [r3, #62]	@ 0x3e
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800744c:	e05c      	b.n	8007508 <HAL_SPI_TransmitReceive+0x212>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800744e:	68fb      	ldr	r3, [r7, #12]
 8007450:	681b      	ldr	r3, [r3, #0]
 8007452:	689b      	ldr	r3, [r3, #8]
 8007454:	f003 0302 	and.w	r3, r3, #2
 8007458:	2b02      	cmp	r3, #2
 800745a:	d11b      	bne.n	8007494 <HAL_SPI_TransmitReceive+0x19e>
 800745c:	68fb      	ldr	r3, [r7, #12]
 800745e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8007460:	b29b      	uxth	r3, r3
 8007462:	2b00      	cmp	r3, #0
 8007464:	d016      	beq.n	8007494 <HAL_SPI_TransmitReceive+0x19e>
 8007466:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007468:	2b01      	cmp	r3, #1
 800746a:	d113      	bne.n	8007494 <HAL_SPI_TransmitReceive+0x19e>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800746c:	68fb      	ldr	r3, [r7, #12]
 800746e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007470:	881a      	ldrh	r2, [r3, #0]
 8007472:	68fb      	ldr	r3, [r7, #12]
 8007474:	681b      	ldr	r3, [r3, #0]
 8007476:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8007478:	68fb      	ldr	r3, [r7, #12]
 800747a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800747c:	1c9a      	adds	r2, r3, #2
 800747e:	68fb      	ldr	r3, [r7, #12]
 8007480:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8007482:	68fb      	ldr	r3, [r7, #12]
 8007484:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8007486:	b29b      	uxth	r3, r3
 8007488:	3b01      	subs	r3, #1
 800748a:	b29a      	uxth	r2, r3
 800748c:	68fb      	ldr	r3, [r7, #12]
 800748e:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8007490:	2300      	movs	r3, #0
 8007492:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8007494:	68fb      	ldr	r3, [r7, #12]
 8007496:	681b      	ldr	r3, [r3, #0]
 8007498:	689b      	ldr	r3, [r3, #8]
 800749a:	f003 0301 	and.w	r3, r3, #1
 800749e:	2b01      	cmp	r3, #1
 80074a0:	d11c      	bne.n	80074dc <HAL_SPI_TransmitReceive+0x1e6>
 80074a2:	68fb      	ldr	r3, [r7, #12]
 80074a4:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 80074a8:	b29b      	uxth	r3, r3
 80074aa:	2b00      	cmp	r3, #0
 80074ac:	d016      	beq.n	80074dc <HAL_SPI_TransmitReceive+0x1e6>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 80074ae:	68fb      	ldr	r3, [r7, #12]
 80074b0:	681b      	ldr	r3, [r3, #0]
 80074b2:	68da      	ldr	r2, [r3, #12]
 80074b4:	68fb      	ldr	r3, [r7, #12]
 80074b6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80074b8:	b292      	uxth	r2, r2
 80074ba:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 80074bc:	68fb      	ldr	r3, [r7, #12]
 80074be:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80074c0:	1c9a      	adds	r2, r3, #2
 80074c2:	68fb      	ldr	r3, [r7, #12]
 80074c4:	641a      	str	r2, [r3, #64]	@ 0x40
        hspi->RxXferCount--;
 80074c6:	68fb      	ldr	r3, [r7, #12]
 80074c8:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 80074cc:	b29b      	uxth	r3, r3
 80074ce:	3b01      	subs	r3, #1
 80074d0:	b29a      	uxth	r2, r3
 80074d2:	68fb      	ldr	r3, [r7, #12]
 80074d4:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 80074d8:	2301      	movs	r3, #1
 80074da:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 80074dc:	f7fc f95c 	bl	8003798 <HAL_GetTick>
 80074e0:	4602      	mov	r2, r0
 80074e2:	6a3b      	ldr	r3, [r7, #32]
 80074e4:	1ad3      	subs	r3, r2, r3
 80074e6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80074e8:	429a      	cmp	r2, r3
 80074ea:	d80d      	bhi.n	8007508 <HAL_SPI_TransmitReceive+0x212>
 80074ec:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80074ee:	f1b3 3fff 	cmp.w	r3, #4294967295
 80074f2:	d009      	beq.n	8007508 <HAL_SPI_TransmitReceive+0x212>
      {
        hspi->State = HAL_SPI_STATE_READY;
 80074f4:	68fb      	ldr	r3, [r7, #12]
 80074f6:	2201      	movs	r2, #1
 80074f8:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
        __HAL_UNLOCK(hspi);
 80074fc:	68fb      	ldr	r3, [r7, #12]
 80074fe:	2200      	movs	r2, #0
 8007500:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
        return HAL_TIMEOUT;
 8007504:	2303      	movs	r3, #3
 8007506:	e111      	b.n	800772c <HAL_SPI_TransmitReceive+0x436>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8007508:	68fb      	ldr	r3, [r7, #12]
 800750a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800750c:	b29b      	uxth	r3, r3
 800750e:	2b00      	cmp	r3, #0
 8007510:	d19d      	bne.n	800744e <HAL_SPI_TransmitReceive+0x158>
 8007512:	68fb      	ldr	r3, [r7, #12]
 8007514:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8007518:	b29b      	uxth	r3, r3
 800751a:	2b00      	cmp	r3, #0
 800751c:	d197      	bne.n	800744e <HAL_SPI_TransmitReceive+0x158>
 800751e:	e0e5      	b.n	80076ec <HAL_SPI_TransmitReceive+0x3f6>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8007520:	68fb      	ldr	r3, [r7, #12]
 8007522:	685b      	ldr	r3, [r3, #4]
 8007524:	2b00      	cmp	r3, #0
 8007526:	d003      	beq.n	8007530 <HAL_SPI_TransmitReceive+0x23a>
 8007528:	8afb      	ldrh	r3, [r7, #22]
 800752a:	2b01      	cmp	r3, #1
 800752c:	f040 80d1 	bne.w	80076d2 <HAL_SPI_TransmitReceive+0x3dc>
    {
      if (hspi->TxXferCount > 1U)
 8007530:	68fb      	ldr	r3, [r7, #12]
 8007532:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8007534:	b29b      	uxth	r3, r3
 8007536:	2b01      	cmp	r3, #1
 8007538:	d912      	bls.n	8007560 <HAL_SPI_TransmitReceive+0x26a>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800753a:	68fb      	ldr	r3, [r7, #12]
 800753c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800753e:	881a      	ldrh	r2, [r3, #0]
 8007540:	68fb      	ldr	r3, [r7, #12]
 8007542:	681b      	ldr	r3, [r3, #0]
 8007544:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8007546:	68fb      	ldr	r3, [r7, #12]
 8007548:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800754a:	1c9a      	adds	r2, r3, #2
 800754c:	68fb      	ldr	r3, [r7, #12]
 800754e:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount -= 2U;
 8007550:	68fb      	ldr	r3, [r7, #12]
 8007552:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8007554:	b29b      	uxth	r3, r3
 8007556:	3b02      	subs	r3, #2
 8007558:	b29a      	uxth	r2, r3
 800755a:	68fb      	ldr	r3, [r7, #12]
 800755c:	87da      	strh	r2, [r3, #62]	@ 0x3e
 800755e:	e0b8      	b.n	80076d2 <HAL_SPI_TransmitReceive+0x3dc>
      }
      else
      {
        *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 8007560:	68fb      	ldr	r3, [r7, #12]
 8007562:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8007564:	68fb      	ldr	r3, [r7, #12]
 8007566:	681b      	ldr	r3, [r3, #0]
 8007568:	330c      	adds	r3, #12
 800756a:	7812      	ldrb	r2, [r2, #0]
 800756c:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 800756e:	68fb      	ldr	r3, [r7, #12]
 8007570:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007572:	1c5a      	adds	r2, r3, #1
 8007574:	68fb      	ldr	r3, [r7, #12]
 8007576:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8007578:	68fb      	ldr	r3, [r7, #12]
 800757a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800757c:	b29b      	uxth	r3, r3
 800757e:	3b01      	subs	r3, #1
 8007580:	b29a      	uxth	r2, r3
 8007582:	68fb      	ldr	r3, [r7, #12]
 8007584:	87da      	strh	r2, [r3, #62]	@ 0x3e
          SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
        }
#endif /* USE_SPI_CRC */
      }
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8007586:	e0a4      	b.n	80076d2 <HAL_SPI_TransmitReceive+0x3dc>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8007588:	68fb      	ldr	r3, [r7, #12]
 800758a:	681b      	ldr	r3, [r3, #0]
 800758c:	689b      	ldr	r3, [r3, #8]
 800758e:	f003 0302 	and.w	r3, r3, #2
 8007592:	2b02      	cmp	r3, #2
 8007594:	d134      	bne.n	8007600 <HAL_SPI_TransmitReceive+0x30a>
 8007596:	68fb      	ldr	r3, [r7, #12]
 8007598:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800759a:	b29b      	uxth	r3, r3
 800759c:	2b00      	cmp	r3, #0
 800759e:	d02f      	beq.n	8007600 <HAL_SPI_TransmitReceive+0x30a>
 80075a0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80075a2:	2b01      	cmp	r3, #1
 80075a4:	d12c      	bne.n	8007600 <HAL_SPI_TransmitReceive+0x30a>
      {
        if (hspi->TxXferCount > 1U)
 80075a6:	68fb      	ldr	r3, [r7, #12]
 80075a8:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80075aa:	b29b      	uxth	r3, r3
 80075ac:	2b01      	cmp	r3, #1
 80075ae:	d912      	bls.n	80075d6 <HAL_SPI_TransmitReceive+0x2e0>
        {
          hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80075b0:	68fb      	ldr	r3, [r7, #12]
 80075b2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80075b4:	881a      	ldrh	r2, [r3, #0]
 80075b6:	68fb      	ldr	r3, [r7, #12]
 80075b8:	681b      	ldr	r3, [r3, #0]
 80075ba:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 80075bc:	68fb      	ldr	r3, [r7, #12]
 80075be:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80075c0:	1c9a      	adds	r2, r3, #2
 80075c2:	68fb      	ldr	r3, [r7, #12]
 80075c4:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount -= 2U;
 80075c6:	68fb      	ldr	r3, [r7, #12]
 80075c8:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80075ca:	b29b      	uxth	r3, r3
 80075cc:	3b02      	subs	r3, #2
 80075ce:	b29a      	uxth	r2, r3
 80075d0:	68fb      	ldr	r3, [r7, #12]
 80075d2:	87da      	strh	r2, [r3, #62]	@ 0x3e
 80075d4:	e012      	b.n	80075fc <HAL_SPI_TransmitReceive+0x306>
        }
        else
        {
          *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 80075d6:	68fb      	ldr	r3, [r7, #12]
 80075d8:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80075da:	68fb      	ldr	r3, [r7, #12]
 80075dc:	681b      	ldr	r3, [r3, #0]
 80075de:	330c      	adds	r3, #12
 80075e0:	7812      	ldrb	r2, [r2, #0]
 80075e2:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 80075e4:	68fb      	ldr	r3, [r7, #12]
 80075e6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80075e8:	1c5a      	adds	r2, r3, #1
 80075ea:	68fb      	ldr	r3, [r7, #12]
 80075ec:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount--;
 80075ee:	68fb      	ldr	r3, [r7, #12]
 80075f0:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80075f2:	b29b      	uxth	r3, r3
 80075f4:	3b01      	subs	r3, #1
 80075f6:	b29a      	uxth	r2, r3
 80075f8:	68fb      	ldr	r3, [r7, #12]
 80075fa:	87da      	strh	r2, [r3, #62]	@ 0x3e
        }
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 80075fc:	2300      	movs	r3, #0
 80075fe:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8007600:	68fb      	ldr	r3, [r7, #12]
 8007602:	681b      	ldr	r3, [r3, #0]
 8007604:	689b      	ldr	r3, [r3, #8]
 8007606:	f003 0301 	and.w	r3, r3, #1
 800760a:	2b01      	cmp	r3, #1
 800760c:	d148      	bne.n	80076a0 <HAL_SPI_TransmitReceive+0x3aa>
 800760e:	68fb      	ldr	r3, [r7, #12]
 8007610:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8007614:	b29b      	uxth	r3, r3
 8007616:	2b00      	cmp	r3, #0
 8007618:	d042      	beq.n	80076a0 <HAL_SPI_TransmitReceive+0x3aa>
      {
        if (hspi->RxXferCount > 1U)
 800761a:	68fb      	ldr	r3, [r7, #12]
 800761c:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8007620:	b29b      	uxth	r3, r3
 8007622:	2b01      	cmp	r3, #1
 8007624:	d923      	bls.n	800766e <HAL_SPI_TransmitReceive+0x378>
        {
          *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8007626:	68fb      	ldr	r3, [r7, #12]
 8007628:	681b      	ldr	r3, [r3, #0]
 800762a:	68da      	ldr	r2, [r3, #12]
 800762c:	68fb      	ldr	r3, [r7, #12]
 800762e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007630:	b292      	uxth	r2, r2
 8007632:	801a      	strh	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint16_t);
 8007634:	68fb      	ldr	r3, [r7, #12]
 8007636:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007638:	1c9a      	adds	r2, r3, #2
 800763a:	68fb      	ldr	r3, [r7, #12]
 800763c:	641a      	str	r2, [r3, #64]	@ 0x40
          hspi->RxXferCount -= 2U;
 800763e:	68fb      	ldr	r3, [r7, #12]
 8007640:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8007644:	b29b      	uxth	r3, r3
 8007646:	3b02      	subs	r3, #2
 8007648:	b29a      	uxth	r2, r3
 800764a:	68fb      	ldr	r3, [r7, #12]
 800764c:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
          if (hspi->RxXferCount <= 1U)
 8007650:	68fb      	ldr	r3, [r7, #12]
 8007652:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8007656:	b29b      	uxth	r3, r3
 8007658:	2b01      	cmp	r3, #1
 800765a:	d81f      	bhi.n	800769c <HAL_SPI_TransmitReceive+0x3a6>
          {
            /* Set RX Fifo threshold before to switch on 8 bit data size */
            SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800765c:	68fb      	ldr	r3, [r7, #12]
 800765e:	681b      	ldr	r3, [r3, #0]
 8007660:	685a      	ldr	r2, [r3, #4]
 8007662:	68fb      	ldr	r3, [r7, #12]
 8007664:	681b      	ldr	r3, [r3, #0]
 8007666:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 800766a:	605a      	str	r2, [r3, #4]
 800766c:	e016      	b.n	800769c <HAL_SPI_TransmitReceive+0x3a6>
          }
        }
        else
        {
          (*(uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 800766e:	68fb      	ldr	r3, [r7, #12]
 8007670:	681b      	ldr	r3, [r3, #0]
 8007672:	f103 020c 	add.w	r2, r3, #12
 8007676:	68fb      	ldr	r3, [r7, #12]
 8007678:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800767a:	7812      	ldrb	r2, [r2, #0]
 800767c:	b2d2      	uxtb	r2, r2
 800767e:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr++;
 8007680:	68fb      	ldr	r3, [r7, #12]
 8007682:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007684:	1c5a      	adds	r2, r3, #1
 8007686:	68fb      	ldr	r3, [r7, #12]
 8007688:	641a      	str	r2, [r3, #64]	@ 0x40
          hspi->RxXferCount--;
 800768a:	68fb      	ldr	r3, [r7, #12]
 800768c:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8007690:	b29b      	uxth	r3, r3
 8007692:	3b01      	subs	r3, #1
 8007694:	b29a      	uxth	r2, r3
 8007696:	68fb      	ldr	r3, [r7, #12]
 8007698:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
        }
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800769c:	2301      	movs	r3, #1
 800769e:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 80076a0:	f7fc f87a 	bl	8003798 <HAL_GetTick>
 80076a4:	4602      	mov	r2, r0
 80076a6:	6a3b      	ldr	r3, [r7, #32]
 80076a8:	1ad3      	subs	r3, r2, r3
 80076aa:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80076ac:	429a      	cmp	r2, r3
 80076ae:	d803      	bhi.n	80076b8 <HAL_SPI_TransmitReceive+0x3c2>
 80076b0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80076b2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80076b6:	d102      	bne.n	80076be <HAL_SPI_TransmitReceive+0x3c8>
 80076b8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80076ba:	2b00      	cmp	r3, #0
 80076bc:	d109      	bne.n	80076d2 <HAL_SPI_TransmitReceive+0x3dc>
      {
        hspi->State = HAL_SPI_STATE_READY;
 80076be:	68fb      	ldr	r3, [r7, #12]
 80076c0:	2201      	movs	r2, #1
 80076c2:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
        __HAL_UNLOCK(hspi);
 80076c6:	68fb      	ldr	r3, [r7, #12]
 80076c8:	2200      	movs	r2, #0
 80076ca:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
        return HAL_TIMEOUT;
 80076ce:	2303      	movs	r3, #3
 80076d0:	e02c      	b.n	800772c <HAL_SPI_TransmitReceive+0x436>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80076d2:	68fb      	ldr	r3, [r7, #12]
 80076d4:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80076d6:	b29b      	uxth	r3, r3
 80076d8:	2b00      	cmp	r3, #0
 80076da:	f47f af55 	bne.w	8007588 <HAL_SPI_TransmitReceive+0x292>
 80076de:	68fb      	ldr	r3, [r7, #12]
 80076e0:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 80076e4:	b29b      	uxth	r3, r3
 80076e6:	2b00      	cmp	r3, #0
 80076e8:	f47f af4e 	bne.w	8007588 <HAL_SPI_TransmitReceive+0x292>
    return HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80076ec:	6a3a      	ldr	r2, [r7, #32]
 80076ee:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 80076f0:	68f8      	ldr	r0, [r7, #12]
 80076f2:	f000 f93d 	bl	8007970 <SPI_EndRxTxTransaction>
 80076f6:	4603      	mov	r3, r0
 80076f8:	2b00      	cmp	r3, #0
 80076fa:	d008      	beq.n	800770e <HAL_SPI_TransmitReceive+0x418>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80076fc:	68fb      	ldr	r3, [r7, #12]
 80076fe:	2220      	movs	r2, #32
 8007700:	661a      	str	r2, [r3, #96]	@ 0x60
    __HAL_UNLOCK(hspi);
 8007702:	68fb      	ldr	r3, [r7, #12]
 8007704:	2200      	movs	r2, #0
 8007706:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
    return HAL_ERROR;
 800770a:	2301      	movs	r3, #1
 800770c:	e00e      	b.n	800772c <HAL_SPI_TransmitReceive+0x436>
  }


  hspi->State = HAL_SPI_STATE_READY;
 800770e:	68fb      	ldr	r3, [r7, #12]
 8007710:	2201      	movs	r2, #1
 8007712:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 8007716:	68fb      	ldr	r3, [r7, #12]
 8007718:	2200      	movs	r2, #0
 800771a:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800771e:	68fb      	ldr	r3, [r7, #12]
 8007720:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007722:	2b00      	cmp	r3, #0
 8007724:	d001      	beq.n	800772a <HAL_SPI_TransmitReceive+0x434>
  {
    return HAL_ERROR;
 8007726:	2301      	movs	r3, #1
 8007728:	e000      	b.n	800772c <HAL_SPI_TransmitReceive+0x436>
  }
  else
  {
    return HAL_OK;
 800772a:	2300      	movs	r3, #0
  }
}
 800772c:	4618      	mov	r0, r3
 800772e:	3728      	adds	r7, #40	@ 0x28
 8007730:	46bd      	mov	sp, r7
 8007732:	bd80      	pop	{r7, pc}

08007734 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8007734:	b580      	push	{r7, lr}
 8007736:	b088      	sub	sp, #32
 8007738:	af00      	add	r7, sp, #0
 800773a:	60f8      	str	r0, [r7, #12]
 800773c:	60b9      	str	r1, [r7, #8]
 800773e:	603b      	str	r3, [r7, #0]
 8007740:	4613      	mov	r3, r2
 8007742:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8007744:	f7fc f828 	bl	8003798 <HAL_GetTick>
 8007748:	4602      	mov	r2, r0
 800774a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800774c:	1a9b      	subs	r3, r3, r2
 800774e:	683a      	ldr	r2, [r7, #0]
 8007750:	4413      	add	r3, r2
 8007752:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8007754:	f7fc f820 	bl	8003798 <HAL_GetTick>
 8007758:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 800775a:	4b39      	ldr	r3, [pc, #228]	@ (8007840 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 800775c:	681b      	ldr	r3, [r3, #0]
 800775e:	015b      	lsls	r3, r3, #5
 8007760:	0d1b      	lsrs	r3, r3, #20
 8007762:	69fa      	ldr	r2, [r7, #28]
 8007764:	fb02 f303 	mul.w	r3, r2, r3
 8007768:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800776a:	e054      	b.n	8007816 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 800776c:	683b      	ldr	r3, [r7, #0]
 800776e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007772:	d050      	beq.n	8007816 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8007774:	f7fc f810 	bl	8003798 <HAL_GetTick>
 8007778:	4602      	mov	r2, r0
 800777a:	69bb      	ldr	r3, [r7, #24]
 800777c:	1ad3      	subs	r3, r2, r3
 800777e:	69fa      	ldr	r2, [r7, #28]
 8007780:	429a      	cmp	r2, r3
 8007782:	d902      	bls.n	800778a <SPI_WaitFlagStateUntilTimeout+0x56>
 8007784:	69fb      	ldr	r3, [r7, #28]
 8007786:	2b00      	cmp	r3, #0
 8007788:	d13d      	bne.n	8007806 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800778a:	68fb      	ldr	r3, [r7, #12]
 800778c:	681b      	ldr	r3, [r3, #0]
 800778e:	685a      	ldr	r2, [r3, #4]
 8007790:	68fb      	ldr	r3, [r7, #12]
 8007792:	681b      	ldr	r3, [r3, #0]
 8007794:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8007798:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800779a:	68fb      	ldr	r3, [r7, #12]
 800779c:	685b      	ldr	r3, [r3, #4]
 800779e:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80077a2:	d111      	bne.n	80077c8 <SPI_WaitFlagStateUntilTimeout+0x94>
 80077a4:	68fb      	ldr	r3, [r7, #12]
 80077a6:	689b      	ldr	r3, [r3, #8]
 80077a8:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80077ac:	d004      	beq.n	80077b8 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80077ae:	68fb      	ldr	r3, [r7, #12]
 80077b0:	689b      	ldr	r3, [r3, #8]
 80077b2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80077b6:	d107      	bne.n	80077c8 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 80077b8:	68fb      	ldr	r3, [r7, #12]
 80077ba:	681b      	ldr	r3, [r3, #0]
 80077bc:	681a      	ldr	r2, [r3, #0]
 80077be:	68fb      	ldr	r3, [r7, #12]
 80077c0:	681b      	ldr	r3, [r3, #0]
 80077c2:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80077c6:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80077c8:	68fb      	ldr	r3, [r7, #12]
 80077ca:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80077cc:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80077d0:	d10f      	bne.n	80077f2 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 80077d2:	68fb      	ldr	r3, [r7, #12]
 80077d4:	681b      	ldr	r3, [r3, #0]
 80077d6:	681a      	ldr	r2, [r3, #0]
 80077d8:	68fb      	ldr	r3, [r7, #12]
 80077da:	681b      	ldr	r3, [r3, #0]
 80077dc:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80077e0:	601a      	str	r2, [r3, #0]
 80077e2:	68fb      	ldr	r3, [r7, #12]
 80077e4:	681b      	ldr	r3, [r3, #0]
 80077e6:	681a      	ldr	r2, [r3, #0]
 80077e8:	68fb      	ldr	r3, [r7, #12]
 80077ea:	681b      	ldr	r3, [r3, #0]
 80077ec:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80077f0:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 80077f2:	68fb      	ldr	r3, [r7, #12]
 80077f4:	2201      	movs	r2, #1
 80077f6:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 80077fa:	68fb      	ldr	r3, [r7, #12]
 80077fc:	2200      	movs	r2, #0
 80077fe:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 8007802:	2303      	movs	r3, #3
 8007804:	e017      	b.n	8007836 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8007806:	697b      	ldr	r3, [r7, #20]
 8007808:	2b00      	cmp	r3, #0
 800780a:	d101      	bne.n	8007810 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 800780c:	2300      	movs	r3, #0
 800780e:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8007810:	697b      	ldr	r3, [r7, #20]
 8007812:	3b01      	subs	r3, #1
 8007814:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8007816:	68fb      	ldr	r3, [r7, #12]
 8007818:	681b      	ldr	r3, [r3, #0]
 800781a:	689a      	ldr	r2, [r3, #8]
 800781c:	68bb      	ldr	r3, [r7, #8]
 800781e:	4013      	ands	r3, r2
 8007820:	68ba      	ldr	r2, [r7, #8]
 8007822:	429a      	cmp	r2, r3
 8007824:	bf0c      	ite	eq
 8007826:	2301      	moveq	r3, #1
 8007828:	2300      	movne	r3, #0
 800782a:	b2db      	uxtb	r3, r3
 800782c:	461a      	mov	r2, r3
 800782e:	79fb      	ldrb	r3, [r7, #7]
 8007830:	429a      	cmp	r2, r3
 8007832:	d19b      	bne.n	800776c <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8007834:	2300      	movs	r3, #0
}
 8007836:	4618      	mov	r0, r3
 8007838:	3720      	adds	r7, #32
 800783a:	46bd      	mov	sp, r7
 800783c:	bd80      	pop	{r7, pc}
 800783e:	bf00      	nop
 8007840:	20002f94 	.word	0x20002f94

08007844 <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8007844:	b580      	push	{r7, lr}
 8007846:	b08a      	sub	sp, #40	@ 0x28
 8007848:	af00      	add	r7, sp, #0
 800784a:	60f8      	str	r0, [r7, #12]
 800784c:	60b9      	str	r1, [r7, #8]
 800784e:	607a      	str	r2, [r7, #4]
 8007850:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO const uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 8007852:	2300      	movs	r3, #0
 8007854:	75fb      	strb	r3, [r7, #23]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 8007856:	f7fb ff9f 	bl	8003798 <HAL_GetTick>
 800785a:	4602      	mov	r2, r0
 800785c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800785e:	1a9b      	subs	r3, r3, r2
 8007860:	683a      	ldr	r2, [r7, #0]
 8007862:	4413      	add	r3, r2
 8007864:	627b      	str	r3, [r7, #36]	@ 0x24
  tmp_tickstart = HAL_GetTick();
 8007866:	f7fb ff97 	bl	8003798 <HAL_GetTick>
 800786a:	6238      	str	r0, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 800786c:	68fb      	ldr	r3, [r7, #12]
 800786e:	681b      	ldr	r3, [r3, #0]
 8007870:	330c      	adds	r3, #12
 8007872:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 8007874:	4b3d      	ldr	r3, [pc, #244]	@ (800796c <SPI_WaitFifoStateUntilTimeout+0x128>)
 8007876:	681a      	ldr	r2, [r3, #0]
 8007878:	4613      	mov	r3, r2
 800787a:	009b      	lsls	r3, r3, #2
 800787c:	4413      	add	r3, r2
 800787e:	00da      	lsls	r2, r3, #3
 8007880:	1ad3      	subs	r3, r2, r3
 8007882:	0d1b      	lsrs	r3, r3, #20
 8007884:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007886:	fb02 f303 	mul.w	r3, r2, r3
 800788a:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 800788c:	e060      	b.n	8007950 <SPI_WaitFifoStateUntilTimeout+0x10c>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 800788e:	68bb      	ldr	r3, [r7, #8]
 8007890:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 8007894:	d107      	bne.n	80078a6 <SPI_WaitFifoStateUntilTimeout+0x62>
 8007896:	687b      	ldr	r3, [r7, #4]
 8007898:	2b00      	cmp	r3, #0
 800789a:	d104      	bne.n	80078a6 <SPI_WaitFifoStateUntilTimeout+0x62>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 800789c:	69fb      	ldr	r3, [r7, #28]
 800789e:	781b      	ldrb	r3, [r3, #0]
 80078a0:	b2db      	uxtb	r3, r3
 80078a2:	75fb      	strb	r3, [r7, #23]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 80078a4:	7dfb      	ldrb	r3, [r7, #23]
    }

    if (Timeout != HAL_MAX_DELAY)
 80078a6:	683b      	ldr	r3, [r7, #0]
 80078a8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80078ac:	d050      	beq.n	8007950 <SPI_WaitFifoStateUntilTimeout+0x10c>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 80078ae:	f7fb ff73 	bl	8003798 <HAL_GetTick>
 80078b2:	4602      	mov	r2, r0
 80078b4:	6a3b      	ldr	r3, [r7, #32]
 80078b6:	1ad3      	subs	r3, r2, r3
 80078b8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80078ba:	429a      	cmp	r2, r3
 80078bc:	d902      	bls.n	80078c4 <SPI_WaitFifoStateUntilTimeout+0x80>
 80078be:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80078c0:	2b00      	cmp	r3, #0
 80078c2:	d13d      	bne.n	8007940 <SPI_WaitFifoStateUntilTimeout+0xfc>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80078c4:	68fb      	ldr	r3, [r7, #12]
 80078c6:	681b      	ldr	r3, [r3, #0]
 80078c8:	685a      	ldr	r2, [r3, #4]
 80078ca:	68fb      	ldr	r3, [r7, #12]
 80078cc:	681b      	ldr	r3, [r3, #0]
 80078ce:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 80078d2:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80078d4:	68fb      	ldr	r3, [r7, #12]
 80078d6:	685b      	ldr	r3, [r3, #4]
 80078d8:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80078dc:	d111      	bne.n	8007902 <SPI_WaitFifoStateUntilTimeout+0xbe>
 80078de:	68fb      	ldr	r3, [r7, #12]
 80078e0:	689b      	ldr	r3, [r3, #8]
 80078e2:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80078e6:	d004      	beq.n	80078f2 <SPI_WaitFifoStateUntilTimeout+0xae>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80078e8:	68fb      	ldr	r3, [r7, #12]
 80078ea:	689b      	ldr	r3, [r3, #8]
 80078ec:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80078f0:	d107      	bne.n	8007902 <SPI_WaitFifoStateUntilTimeout+0xbe>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 80078f2:	68fb      	ldr	r3, [r7, #12]
 80078f4:	681b      	ldr	r3, [r3, #0]
 80078f6:	681a      	ldr	r2, [r3, #0]
 80078f8:	68fb      	ldr	r3, [r7, #12]
 80078fa:	681b      	ldr	r3, [r3, #0]
 80078fc:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8007900:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8007902:	68fb      	ldr	r3, [r7, #12]
 8007904:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007906:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800790a:	d10f      	bne.n	800792c <SPI_WaitFifoStateUntilTimeout+0xe8>
        {
          SPI_RESET_CRC(hspi);
 800790c:	68fb      	ldr	r3, [r7, #12]
 800790e:	681b      	ldr	r3, [r3, #0]
 8007910:	681a      	ldr	r2, [r3, #0]
 8007912:	68fb      	ldr	r3, [r7, #12]
 8007914:	681b      	ldr	r3, [r3, #0]
 8007916:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800791a:	601a      	str	r2, [r3, #0]
 800791c:	68fb      	ldr	r3, [r7, #12]
 800791e:	681b      	ldr	r3, [r3, #0]
 8007920:	681a      	ldr	r2, [r3, #0]
 8007922:	68fb      	ldr	r3, [r7, #12]
 8007924:	681b      	ldr	r3, [r3, #0]
 8007926:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 800792a:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800792c:	68fb      	ldr	r3, [r7, #12]
 800792e:	2201      	movs	r2, #1
 8007930:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8007934:	68fb      	ldr	r3, [r7, #12]
 8007936:	2200      	movs	r2, #0
 8007938:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 800793c:	2303      	movs	r3, #3
 800793e:	e010      	b.n	8007962 <SPI_WaitFifoStateUntilTimeout+0x11e>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8007940:	69bb      	ldr	r3, [r7, #24]
 8007942:	2b00      	cmp	r3, #0
 8007944:	d101      	bne.n	800794a <SPI_WaitFifoStateUntilTimeout+0x106>
      {
        tmp_timeout = 0U;
 8007946:	2300      	movs	r3, #0
 8007948:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      count--;
 800794a:	69bb      	ldr	r3, [r7, #24]
 800794c:	3b01      	subs	r3, #1
 800794e:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 8007950:	68fb      	ldr	r3, [r7, #12]
 8007952:	681b      	ldr	r3, [r3, #0]
 8007954:	689a      	ldr	r2, [r3, #8]
 8007956:	68bb      	ldr	r3, [r7, #8]
 8007958:	4013      	ands	r3, r2
 800795a:	687a      	ldr	r2, [r7, #4]
 800795c:	429a      	cmp	r2, r3
 800795e:	d196      	bne.n	800788e <SPI_WaitFifoStateUntilTimeout+0x4a>
    }
  }

  return HAL_OK;
 8007960:	2300      	movs	r3, #0
}
 8007962:	4618      	mov	r0, r3
 8007964:	3728      	adds	r7, #40	@ 0x28
 8007966:	46bd      	mov	sp, r7
 8007968:	bd80      	pop	{r7, pc}
 800796a:	bf00      	nop
 800796c:	20002f94 	.word	0x20002f94

08007970 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8007970:	b580      	push	{r7, lr}
 8007972:	b086      	sub	sp, #24
 8007974:	af02      	add	r7, sp, #8
 8007976:	60f8      	str	r0, [r7, #12]
 8007978:	60b9      	str	r1, [r7, #8]
 800797a:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 800797c:	687b      	ldr	r3, [r7, #4]
 800797e:	9300      	str	r3, [sp, #0]
 8007980:	68bb      	ldr	r3, [r7, #8]
 8007982:	2200      	movs	r2, #0
 8007984:	f44f 51c0 	mov.w	r1, #6144	@ 0x1800
 8007988:	68f8      	ldr	r0, [r7, #12]
 800798a:	f7ff ff5b 	bl	8007844 <SPI_WaitFifoStateUntilTimeout>
 800798e:	4603      	mov	r3, r0
 8007990:	2b00      	cmp	r3, #0
 8007992:	d007      	beq.n	80079a4 <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8007994:	68fb      	ldr	r3, [r7, #12]
 8007996:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007998:	f043 0220 	orr.w	r2, r3, #32
 800799c:	68fb      	ldr	r3, [r7, #12]
 800799e:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 80079a0:	2303      	movs	r3, #3
 80079a2:	e027      	b.n	80079f4 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80079a4:	687b      	ldr	r3, [r7, #4]
 80079a6:	9300      	str	r3, [sp, #0]
 80079a8:	68bb      	ldr	r3, [r7, #8]
 80079aa:	2200      	movs	r2, #0
 80079ac:	2180      	movs	r1, #128	@ 0x80
 80079ae:	68f8      	ldr	r0, [r7, #12]
 80079b0:	f7ff fec0 	bl	8007734 <SPI_WaitFlagStateUntilTimeout>
 80079b4:	4603      	mov	r3, r0
 80079b6:	2b00      	cmp	r3, #0
 80079b8:	d007      	beq.n	80079ca <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80079ba:	68fb      	ldr	r3, [r7, #12]
 80079bc:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80079be:	f043 0220 	orr.w	r2, r3, #32
 80079c2:	68fb      	ldr	r3, [r7, #12]
 80079c4:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 80079c6:	2303      	movs	r3, #3
 80079c8:	e014      	b.n	80079f4 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 80079ca:	687b      	ldr	r3, [r7, #4]
 80079cc:	9300      	str	r3, [sp, #0]
 80079ce:	68bb      	ldr	r3, [r7, #8]
 80079d0:	2200      	movs	r2, #0
 80079d2:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 80079d6:	68f8      	ldr	r0, [r7, #12]
 80079d8:	f7ff ff34 	bl	8007844 <SPI_WaitFifoStateUntilTimeout>
 80079dc:	4603      	mov	r3, r0
 80079de:	2b00      	cmp	r3, #0
 80079e0:	d007      	beq.n	80079f2 <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80079e2:	68fb      	ldr	r3, [r7, #12]
 80079e4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80079e6:	f043 0220 	orr.w	r2, r3, #32
 80079ea:	68fb      	ldr	r3, [r7, #12]
 80079ec:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 80079ee:	2303      	movs	r3, #3
 80079f0:	e000      	b.n	80079f4 <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 80079f2:	2300      	movs	r3, #0
}
 80079f4:	4618      	mov	r0, r3
 80079f6:	3710      	adds	r7, #16
 80079f8:	46bd      	mov	sp, r7
 80079fa:	bd80      	pop	{r7, pc}

080079fc <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80079fc:	b580      	push	{r7, lr}
 80079fe:	b082      	sub	sp, #8
 8007a00:	af00      	add	r7, sp, #0
 8007a02:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8007a04:	687b      	ldr	r3, [r7, #4]
 8007a06:	2b00      	cmp	r3, #0
 8007a08:	d101      	bne.n	8007a0e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8007a0a:	2301      	movs	r3, #1
 8007a0c:	e049      	b.n	8007aa2 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8007a0e:	687b      	ldr	r3, [r7, #4]
 8007a10:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8007a14:	b2db      	uxtb	r3, r3
 8007a16:	2b00      	cmp	r3, #0
 8007a18:	d106      	bne.n	8007a28 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8007a1a:	687b      	ldr	r3, [r7, #4]
 8007a1c:	2200      	movs	r2, #0
 8007a1e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8007a22:	6878      	ldr	r0, [r7, #4]
 8007a24:	f7fb fd24 	bl	8003470 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007a28:	687b      	ldr	r3, [r7, #4]
 8007a2a:	2202      	movs	r2, #2
 8007a2c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8007a30:	687b      	ldr	r3, [r7, #4]
 8007a32:	681a      	ldr	r2, [r3, #0]
 8007a34:	687b      	ldr	r3, [r7, #4]
 8007a36:	3304      	adds	r3, #4
 8007a38:	4619      	mov	r1, r3
 8007a3a:	4610      	mov	r0, r2
 8007a3c:	f000 faa0 	bl	8007f80 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8007a40:	687b      	ldr	r3, [r7, #4]
 8007a42:	2201      	movs	r2, #1
 8007a44:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007a48:	687b      	ldr	r3, [r7, #4]
 8007a4a:	2201      	movs	r2, #1
 8007a4c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8007a50:	687b      	ldr	r3, [r7, #4]
 8007a52:	2201      	movs	r2, #1
 8007a54:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8007a58:	687b      	ldr	r3, [r7, #4]
 8007a5a:	2201      	movs	r2, #1
 8007a5c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8007a60:	687b      	ldr	r3, [r7, #4]
 8007a62:	2201      	movs	r2, #1
 8007a64:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8007a68:	687b      	ldr	r3, [r7, #4]
 8007a6a:	2201      	movs	r2, #1
 8007a6c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8007a70:	687b      	ldr	r3, [r7, #4]
 8007a72:	2201      	movs	r2, #1
 8007a74:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007a78:	687b      	ldr	r3, [r7, #4]
 8007a7a:	2201      	movs	r2, #1
 8007a7c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8007a80:	687b      	ldr	r3, [r7, #4]
 8007a82:	2201      	movs	r2, #1
 8007a84:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8007a88:	687b      	ldr	r3, [r7, #4]
 8007a8a:	2201      	movs	r2, #1
 8007a8c:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8007a90:	687b      	ldr	r3, [r7, #4]
 8007a92:	2201      	movs	r2, #1
 8007a94:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8007a98:	687b      	ldr	r3, [r7, #4]
 8007a9a:	2201      	movs	r2, #1
 8007a9c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8007aa0:	2300      	movs	r3, #0
}
 8007aa2:	4618      	mov	r0, r3
 8007aa4:	3708      	adds	r7, #8
 8007aa6:	46bd      	mov	sp, r7
 8007aa8:	bd80      	pop	{r7, pc}
	...

08007aac <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8007aac:	b480      	push	{r7}
 8007aae:	b085      	sub	sp, #20
 8007ab0:	af00      	add	r7, sp, #0
 8007ab2:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8007ab4:	687b      	ldr	r3, [r7, #4]
 8007ab6:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8007aba:	b2db      	uxtb	r3, r3
 8007abc:	2b01      	cmp	r3, #1
 8007abe:	d001      	beq.n	8007ac4 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 8007ac0:	2301      	movs	r3, #1
 8007ac2:	e047      	b.n	8007b54 <HAL_TIM_Base_Start+0xa8>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007ac4:	687b      	ldr	r3, [r7, #4]
 8007ac6:	2202      	movs	r2, #2
 8007ac8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007acc:	687b      	ldr	r3, [r7, #4]
 8007ace:	681b      	ldr	r3, [r3, #0]
 8007ad0:	4a23      	ldr	r2, [pc, #140]	@ (8007b60 <HAL_TIM_Base_Start+0xb4>)
 8007ad2:	4293      	cmp	r3, r2
 8007ad4:	d01d      	beq.n	8007b12 <HAL_TIM_Base_Start+0x66>
 8007ad6:	687b      	ldr	r3, [r7, #4]
 8007ad8:	681b      	ldr	r3, [r3, #0]
 8007ada:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007ade:	d018      	beq.n	8007b12 <HAL_TIM_Base_Start+0x66>
 8007ae0:	687b      	ldr	r3, [r7, #4]
 8007ae2:	681b      	ldr	r3, [r3, #0]
 8007ae4:	4a1f      	ldr	r2, [pc, #124]	@ (8007b64 <HAL_TIM_Base_Start+0xb8>)
 8007ae6:	4293      	cmp	r3, r2
 8007ae8:	d013      	beq.n	8007b12 <HAL_TIM_Base_Start+0x66>
 8007aea:	687b      	ldr	r3, [r7, #4]
 8007aec:	681b      	ldr	r3, [r3, #0]
 8007aee:	4a1e      	ldr	r2, [pc, #120]	@ (8007b68 <HAL_TIM_Base_Start+0xbc>)
 8007af0:	4293      	cmp	r3, r2
 8007af2:	d00e      	beq.n	8007b12 <HAL_TIM_Base_Start+0x66>
 8007af4:	687b      	ldr	r3, [r7, #4]
 8007af6:	681b      	ldr	r3, [r3, #0]
 8007af8:	4a1c      	ldr	r2, [pc, #112]	@ (8007b6c <HAL_TIM_Base_Start+0xc0>)
 8007afa:	4293      	cmp	r3, r2
 8007afc:	d009      	beq.n	8007b12 <HAL_TIM_Base_Start+0x66>
 8007afe:	687b      	ldr	r3, [r7, #4]
 8007b00:	681b      	ldr	r3, [r3, #0]
 8007b02:	4a1b      	ldr	r2, [pc, #108]	@ (8007b70 <HAL_TIM_Base_Start+0xc4>)
 8007b04:	4293      	cmp	r3, r2
 8007b06:	d004      	beq.n	8007b12 <HAL_TIM_Base_Start+0x66>
 8007b08:	687b      	ldr	r3, [r7, #4]
 8007b0a:	681b      	ldr	r3, [r3, #0]
 8007b0c:	4a19      	ldr	r2, [pc, #100]	@ (8007b74 <HAL_TIM_Base_Start+0xc8>)
 8007b0e:	4293      	cmp	r3, r2
 8007b10:	d115      	bne.n	8007b3e <HAL_TIM_Base_Start+0x92>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8007b12:	687b      	ldr	r3, [r7, #4]
 8007b14:	681b      	ldr	r3, [r3, #0]
 8007b16:	689a      	ldr	r2, [r3, #8]
 8007b18:	4b17      	ldr	r3, [pc, #92]	@ (8007b78 <HAL_TIM_Base_Start+0xcc>)
 8007b1a:	4013      	ands	r3, r2
 8007b1c:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007b1e:	68fb      	ldr	r3, [r7, #12]
 8007b20:	2b06      	cmp	r3, #6
 8007b22:	d015      	beq.n	8007b50 <HAL_TIM_Base_Start+0xa4>
 8007b24:	68fb      	ldr	r3, [r7, #12]
 8007b26:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8007b2a:	d011      	beq.n	8007b50 <HAL_TIM_Base_Start+0xa4>
    {
      __HAL_TIM_ENABLE(htim);
 8007b2c:	687b      	ldr	r3, [r7, #4]
 8007b2e:	681b      	ldr	r3, [r3, #0]
 8007b30:	681a      	ldr	r2, [r3, #0]
 8007b32:	687b      	ldr	r3, [r7, #4]
 8007b34:	681b      	ldr	r3, [r3, #0]
 8007b36:	f042 0201 	orr.w	r2, r2, #1
 8007b3a:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007b3c:	e008      	b.n	8007b50 <HAL_TIM_Base_Start+0xa4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8007b3e:	687b      	ldr	r3, [r7, #4]
 8007b40:	681b      	ldr	r3, [r3, #0]
 8007b42:	681a      	ldr	r2, [r3, #0]
 8007b44:	687b      	ldr	r3, [r7, #4]
 8007b46:	681b      	ldr	r3, [r3, #0]
 8007b48:	f042 0201 	orr.w	r2, r2, #1
 8007b4c:	601a      	str	r2, [r3, #0]
 8007b4e:	e000      	b.n	8007b52 <HAL_TIM_Base_Start+0xa6>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007b50:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8007b52:	2300      	movs	r3, #0
}
 8007b54:	4618      	mov	r0, r3
 8007b56:	3714      	adds	r7, #20
 8007b58:	46bd      	mov	sp, r7
 8007b5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b5e:	4770      	bx	lr
 8007b60:	40012c00 	.word	0x40012c00
 8007b64:	40000400 	.word	0x40000400
 8007b68:	40000800 	.word	0x40000800
 8007b6c:	40000c00 	.word	0x40000c00
 8007b70:	40013400 	.word	0x40013400
 8007b74:	40014000 	.word	0x40014000
 8007b78:	00010007 	.word	0x00010007

08007b7c <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8007b7c:	b580      	push	{r7, lr}
 8007b7e:	b084      	sub	sp, #16
 8007b80:	af00      	add	r7, sp, #0
 8007b82:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8007b84:	687b      	ldr	r3, [r7, #4]
 8007b86:	681b      	ldr	r3, [r3, #0]
 8007b88:	68db      	ldr	r3, [r3, #12]
 8007b8a:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8007b8c:	687b      	ldr	r3, [r7, #4]
 8007b8e:	681b      	ldr	r3, [r3, #0]
 8007b90:	691b      	ldr	r3, [r3, #16]
 8007b92:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8007b94:	68bb      	ldr	r3, [r7, #8]
 8007b96:	f003 0302 	and.w	r3, r3, #2
 8007b9a:	2b00      	cmp	r3, #0
 8007b9c:	d020      	beq.n	8007be0 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8007b9e:	68fb      	ldr	r3, [r7, #12]
 8007ba0:	f003 0302 	and.w	r3, r3, #2
 8007ba4:	2b00      	cmp	r3, #0
 8007ba6:	d01b      	beq.n	8007be0 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8007ba8:	687b      	ldr	r3, [r7, #4]
 8007baa:	681b      	ldr	r3, [r3, #0]
 8007bac:	f06f 0202 	mvn.w	r2, #2
 8007bb0:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8007bb2:	687b      	ldr	r3, [r7, #4]
 8007bb4:	2201      	movs	r2, #1
 8007bb6:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8007bb8:	687b      	ldr	r3, [r7, #4]
 8007bba:	681b      	ldr	r3, [r3, #0]
 8007bbc:	699b      	ldr	r3, [r3, #24]
 8007bbe:	f003 0303 	and.w	r3, r3, #3
 8007bc2:	2b00      	cmp	r3, #0
 8007bc4:	d003      	beq.n	8007bce <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8007bc6:	6878      	ldr	r0, [r7, #4]
 8007bc8:	f000 f9bc 	bl	8007f44 <HAL_TIM_IC_CaptureCallback>
 8007bcc:	e005      	b.n	8007bda <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8007bce:	6878      	ldr	r0, [r7, #4]
 8007bd0:	f000 f9ae 	bl	8007f30 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007bd4:	6878      	ldr	r0, [r7, #4]
 8007bd6:	f000 f9bf 	bl	8007f58 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007bda:	687b      	ldr	r3, [r7, #4]
 8007bdc:	2200      	movs	r2, #0
 8007bde:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8007be0:	68bb      	ldr	r3, [r7, #8]
 8007be2:	f003 0304 	and.w	r3, r3, #4
 8007be6:	2b00      	cmp	r3, #0
 8007be8:	d020      	beq.n	8007c2c <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8007bea:	68fb      	ldr	r3, [r7, #12]
 8007bec:	f003 0304 	and.w	r3, r3, #4
 8007bf0:	2b00      	cmp	r3, #0
 8007bf2:	d01b      	beq.n	8007c2c <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8007bf4:	687b      	ldr	r3, [r7, #4]
 8007bf6:	681b      	ldr	r3, [r3, #0]
 8007bf8:	f06f 0204 	mvn.w	r2, #4
 8007bfc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8007bfe:	687b      	ldr	r3, [r7, #4]
 8007c00:	2202      	movs	r2, #2
 8007c02:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8007c04:	687b      	ldr	r3, [r7, #4]
 8007c06:	681b      	ldr	r3, [r3, #0]
 8007c08:	699b      	ldr	r3, [r3, #24]
 8007c0a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8007c0e:	2b00      	cmp	r3, #0
 8007c10:	d003      	beq.n	8007c1a <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8007c12:	6878      	ldr	r0, [r7, #4]
 8007c14:	f000 f996 	bl	8007f44 <HAL_TIM_IC_CaptureCallback>
 8007c18:	e005      	b.n	8007c26 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8007c1a:	6878      	ldr	r0, [r7, #4]
 8007c1c:	f000 f988 	bl	8007f30 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007c20:	6878      	ldr	r0, [r7, #4]
 8007c22:	f000 f999 	bl	8007f58 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007c26:	687b      	ldr	r3, [r7, #4]
 8007c28:	2200      	movs	r2, #0
 8007c2a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8007c2c:	68bb      	ldr	r3, [r7, #8]
 8007c2e:	f003 0308 	and.w	r3, r3, #8
 8007c32:	2b00      	cmp	r3, #0
 8007c34:	d020      	beq.n	8007c78 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8007c36:	68fb      	ldr	r3, [r7, #12]
 8007c38:	f003 0308 	and.w	r3, r3, #8
 8007c3c:	2b00      	cmp	r3, #0
 8007c3e:	d01b      	beq.n	8007c78 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8007c40:	687b      	ldr	r3, [r7, #4]
 8007c42:	681b      	ldr	r3, [r3, #0]
 8007c44:	f06f 0208 	mvn.w	r2, #8
 8007c48:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8007c4a:	687b      	ldr	r3, [r7, #4]
 8007c4c:	2204      	movs	r2, #4
 8007c4e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8007c50:	687b      	ldr	r3, [r7, #4]
 8007c52:	681b      	ldr	r3, [r3, #0]
 8007c54:	69db      	ldr	r3, [r3, #28]
 8007c56:	f003 0303 	and.w	r3, r3, #3
 8007c5a:	2b00      	cmp	r3, #0
 8007c5c:	d003      	beq.n	8007c66 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8007c5e:	6878      	ldr	r0, [r7, #4]
 8007c60:	f000 f970 	bl	8007f44 <HAL_TIM_IC_CaptureCallback>
 8007c64:	e005      	b.n	8007c72 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8007c66:	6878      	ldr	r0, [r7, #4]
 8007c68:	f000 f962 	bl	8007f30 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007c6c:	6878      	ldr	r0, [r7, #4]
 8007c6e:	f000 f973 	bl	8007f58 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007c72:	687b      	ldr	r3, [r7, #4]
 8007c74:	2200      	movs	r2, #0
 8007c76:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8007c78:	68bb      	ldr	r3, [r7, #8]
 8007c7a:	f003 0310 	and.w	r3, r3, #16
 8007c7e:	2b00      	cmp	r3, #0
 8007c80:	d020      	beq.n	8007cc4 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8007c82:	68fb      	ldr	r3, [r7, #12]
 8007c84:	f003 0310 	and.w	r3, r3, #16
 8007c88:	2b00      	cmp	r3, #0
 8007c8a:	d01b      	beq.n	8007cc4 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8007c8c:	687b      	ldr	r3, [r7, #4]
 8007c8e:	681b      	ldr	r3, [r3, #0]
 8007c90:	f06f 0210 	mvn.w	r2, #16
 8007c94:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8007c96:	687b      	ldr	r3, [r7, #4]
 8007c98:	2208      	movs	r2, #8
 8007c9a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8007c9c:	687b      	ldr	r3, [r7, #4]
 8007c9e:	681b      	ldr	r3, [r3, #0]
 8007ca0:	69db      	ldr	r3, [r3, #28]
 8007ca2:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8007ca6:	2b00      	cmp	r3, #0
 8007ca8:	d003      	beq.n	8007cb2 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8007caa:	6878      	ldr	r0, [r7, #4]
 8007cac:	f000 f94a 	bl	8007f44 <HAL_TIM_IC_CaptureCallback>
 8007cb0:	e005      	b.n	8007cbe <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8007cb2:	6878      	ldr	r0, [r7, #4]
 8007cb4:	f000 f93c 	bl	8007f30 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007cb8:	6878      	ldr	r0, [r7, #4]
 8007cba:	f000 f94d 	bl	8007f58 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007cbe:	687b      	ldr	r3, [r7, #4]
 8007cc0:	2200      	movs	r2, #0
 8007cc2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8007cc4:	68bb      	ldr	r3, [r7, #8]
 8007cc6:	f003 0301 	and.w	r3, r3, #1
 8007cca:	2b00      	cmp	r3, #0
 8007ccc:	d00c      	beq.n	8007ce8 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8007cce:	68fb      	ldr	r3, [r7, #12]
 8007cd0:	f003 0301 	and.w	r3, r3, #1
 8007cd4:	2b00      	cmp	r3, #0
 8007cd6:	d007      	beq.n	8007ce8 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8007cd8:	687b      	ldr	r3, [r7, #4]
 8007cda:	681b      	ldr	r3, [r3, #0]
 8007cdc:	f06f 0201 	mvn.w	r2, #1
 8007ce0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8007ce2:	6878      	ldr	r0, [r7, #4]
 8007ce4:	f000 f91a 	bl	8007f1c <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8007ce8:	68bb      	ldr	r3, [r7, #8]
 8007cea:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007cee:	2b00      	cmp	r3, #0
 8007cf0:	d104      	bne.n	8007cfc <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 8007cf2:	68bb      	ldr	r3, [r7, #8]
 8007cf4:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8007cf8:	2b00      	cmp	r3, #0
 8007cfa:	d00c      	beq.n	8007d16 <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8007cfc:	68fb      	ldr	r3, [r7, #12]
 8007cfe:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007d02:	2b00      	cmp	r3, #0
 8007d04:	d007      	beq.n	8007d16 <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 8007d06:	687b      	ldr	r3, [r7, #4]
 8007d08:	681b      	ldr	r3, [r3, #0]
 8007d0a:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 8007d0e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8007d10:	6878      	ldr	r0, [r7, #4]
 8007d12:	f000 fb07 	bl	8008324 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 8007d16:	68bb      	ldr	r3, [r7, #8]
 8007d18:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007d1c:	2b00      	cmp	r3, #0
 8007d1e:	d00c      	beq.n	8007d3a <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8007d20:	68fb      	ldr	r3, [r7, #12]
 8007d22:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007d26:	2b00      	cmp	r3, #0
 8007d28:	d007      	beq.n	8007d3a <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8007d2a:	687b      	ldr	r3, [r7, #4]
 8007d2c:	681b      	ldr	r3, [r3, #0]
 8007d2e:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 8007d32:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8007d34:	6878      	ldr	r0, [r7, #4]
 8007d36:	f000 faff 	bl	8008338 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8007d3a:	68bb      	ldr	r3, [r7, #8]
 8007d3c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007d40:	2b00      	cmp	r3, #0
 8007d42:	d00c      	beq.n	8007d5e <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8007d44:	68fb      	ldr	r3, [r7, #12]
 8007d46:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007d4a:	2b00      	cmp	r3, #0
 8007d4c:	d007      	beq.n	8007d5e <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8007d4e:	687b      	ldr	r3, [r7, #4]
 8007d50:	681b      	ldr	r3, [r3, #0]
 8007d52:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8007d56:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8007d58:	6878      	ldr	r0, [r7, #4]
 8007d5a:	f000 f907 	bl	8007f6c <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8007d5e:	68bb      	ldr	r3, [r7, #8]
 8007d60:	f003 0320 	and.w	r3, r3, #32
 8007d64:	2b00      	cmp	r3, #0
 8007d66:	d00c      	beq.n	8007d82 <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8007d68:	68fb      	ldr	r3, [r7, #12]
 8007d6a:	f003 0320 	and.w	r3, r3, #32
 8007d6e:	2b00      	cmp	r3, #0
 8007d70:	d007      	beq.n	8007d82 <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8007d72:	687b      	ldr	r3, [r7, #4]
 8007d74:	681b      	ldr	r3, [r3, #0]
 8007d76:	f06f 0220 	mvn.w	r2, #32
 8007d7a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8007d7c:	6878      	ldr	r0, [r7, #4]
 8007d7e:	f000 fac7 	bl	8008310 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8007d82:	bf00      	nop
 8007d84:	3710      	adds	r7, #16
 8007d86:	46bd      	mov	sp, r7
 8007d88:	bd80      	pop	{r7, pc}

08007d8a <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8007d8a:	b580      	push	{r7, lr}
 8007d8c:	b084      	sub	sp, #16
 8007d8e:	af00      	add	r7, sp, #0
 8007d90:	6078      	str	r0, [r7, #4]
 8007d92:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8007d94:	2300      	movs	r3, #0
 8007d96:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8007d98:	687b      	ldr	r3, [r7, #4]
 8007d9a:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8007d9e:	2b01      	cmp	r3, #1
 8007da0:	d101      	bne.n	8007da6 <HAL_TIM_ConfigClockSource+0x1c>
 8007da2:	2302      	movs	r3, #2
 8007da4:	e0b6      	b.n	8007f14 <HAL_TIM_ConfigClockSource+0x18a>
 8007da6:	687b      	ldr	r3, [r7, #4]
 8007da8:	2201      	movs	r2, #1
 8007daa:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8007dae:	687b      	ldr	r3, [r7, #4]
 8007db0:	2202      	movs	r2, #2
 8007db2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8007db6:	687b      	ldr	r3, [r7, #4]
 8007db8:	681b      	ldr	r3, [r3, #0]
 8007dba:	689b      	ldr	r3, [r3, #8]
 8007dbc:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8007dbe:	68bb      	ldr	r3, [r7, #8]
 8007dc0:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8007dc4:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8007dc8:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8007dca:	68bb      	ldr	r3, [r7, #8]
 8007dcc:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8007dd0:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8007dd2:	687b      	ldr	r3, [r7, #4]
 8007dd4:	681b      	ldr	r3, [r3, #0]
 8007dd6:	68ba      	ldr	r2, [r7, #8]
 8007dd8:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8007dda:	683b      	ldr	r3, [r7, #0]
 8007ddc:	681b      	ldr	r3, [r3, #0]
 8007dde:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8007de2:	d03e      	beq.n	8007e62 <HAL_TIM_ConfigClockSource+0xd8>
 8007de4:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8007de8:	f200 8087 	bhi.w	8007efa <HAL_TIM_ConfigClockSource+0x170>
 8007dec:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007df0:	f000 8086 	beq.w	8007f00 <HAL_TIM_ConfigClockSource+0x176>
 8007df4:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007df8:	d87f      	bhi.n	8007efa <HAL_TIM_ConfigClockSource+0x170>
 8007dfa:	2b70      	cmp	r3, #112	@ 0x70
 8007dfc:	d01a      	beq.n	8007e34 <HAL_TIM_ConfigClockSource+0xaa>
 8007dfe:	2b70      	cmp	r3, #112	@ 0x70
 8007e00:	d87b      	bhi.n	8007efa <HAL_TIM_ConfigClockSource+0x170>
 8007e02:	2b60      	cmp	r3, #96	@ 0x60
 8007e04:	d050      	beq.n	8007ea8 <HAL_TIM_ConfigClockSource+0x11e>
 8007e06:	2b60      	cmp	r3, #96	@ 0x60
 8007e08:	d877      	bhi.n	8007efa <HAL_TIM_ConfigClockSource+0x170>
 8007e0a:	2b50      	cmp	r3, #80	@ 0x50
 8007e0c:	d03c      	beq.n	8007e88 <HAL_TIM_ConfigClockSource+0xfe>
 8007e0e:	2b50      	cmp	r3, #80	@ 0x50
 8007e10:	d873      	bhi.n	8007efa <HAL_TIM_ConfigClockSource+0x170>
 8007e12:	2b40      	cmp	r3, #64	@ 0x40
 8007e14:	d058      	beq.n	8007ec8 <HAL_TIM_ConfigClockSource+0x13e>
 8007e16:	2b40      	cmp	r3, #64	@ 0x40
 8007e18:	d86f      	bhi.n	8007efa <HAL_TIM_ConfigClockSource+0x170>
 8007e1a:	2b30      	cmp	r3, #48	@ 0x30
 8007e1c:	d064      	beq.n	8007ee8 <HAL_TIM_ConfigClockSource+0x15e>
 8007e1e:	2b30      	cmp	r3, #48	@ 0x30
 8007e20:	d86b      	bhi.n	8007efa <HAL_TIM_ConfigClockSource+0x170>
 8007e22:	2b20      	cmp	r3, #32
 8007e24:	d060      	beq.n	8007ee8 <HAL_TIM_ConfigClockSource+0x15e>
 8007e26:	2b20      	cmp	r3, #32
 8007e28:	d867      	bhi.n	8007efa <HAL_TIM_ConfigClockSource+0x170>
 8007e2a:	2b00      	cmp	r3, #0
 8007e2c:	d05c      	beq.n	8007ee8 <HAL_TIM_ConfigClockSource+0x15e>
 8007e2e:	2b10      	cmp	r3, #16
 8007e30:	d05a      	beq.n	8007ee8 <HAL_TIM_ConfigClockSource+0x15e>
 8007e32:	e062      	b.n	8007efa <HAL_TIM_ConfigClockSource+0x170>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8007e34:	687b      	ldr	r3, [r7, #4]
 8007e36:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8007e38:	683b      	ldr	r3, [r7, #0]
 8007e3a:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8007e3c:	683b      	ldr	r3, [r7, #0]
 8007e3e:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8007e40:	683b      	ldr	r3, [r7, #0]
 8007e42:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8007e44:	f000 f9bc 	bl	80081c0 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8007e48:	687b      	ldr	r3, [r7, #4]
 8007e4a:	681b      	ldr	r3, [r3, #0]
 8007e4c:	689b      	ldr	r3, [r3, #8]
 8007e4e:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8007e50:	68bb      	ldr	r3, [r7, #8]
 8007e52:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8007e56:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8007e58:	687b      	ldr	r3, [r7, #4]
 8007e5a:	681b      	ldr	r3, [r3, #0]
 8007e5c:	68ba      	ldr	r2, [r7, #8]
 8007e5e:	609a      	str	r2, [r3, #8]
      break;
 8007e60:	e04f      	b.n	8007f02 <HAL_TIM_ConfigClockSource+0x178>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8007e62:	687b      	ldr	r3, [r7, #4]
 8007e64:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8007e66:	683b      	ldr	r3, [r7, #0]
 8007e68:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8007e6a:	683b      	ldr	r3, [r7, #0]
 8007e6c:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8007e6e:	683b      	ldr	r3, [r7, #0]
 8007e70:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8007e72:	f000 f9a5 	bl	80081c0 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8007e76:	687b      	ldr	r3, [r7, #4]
 8007e78:	681b      	ldr	r3, [r3, #0]
 8007e7a:	689a      	ldr	r2, [r3, #8]
 8007e7c:	687b      	ldr	r3, [r7, #4]
 8007e7e:	681b      	ldr	r3, [r3, #0]
 8007e80:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8007e84:	609a      	str	r2, [r3, #8]
      break;
 8007e86:	e03c      	b.n	8007f02 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8007e88:	687b      	ldr	r3, [r7, #4]
 8007e8a:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8007e8c:	683b      	ldr	r3, [r7, #0]
 8007e8e:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8007e90:	683b      	ldr	r3, [r7, #0]
 8007e92:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8007e94:	461a      	mov	r2, r3
 8007e96:	f000 f919 	bl	80080cc <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8007e9a:	687b      	ldr	r3, [r7, #4]
 8007e9c:	681b      	ldr	r3, [r3, #0]
 8007e9e:	2150      	movs	r1, #80	@ 0x50
 8007ea0:	4618      	mov	r0, r3
 8007ea2:	f000 f972 	bl	800818a <TIM_ITRx_SetConfig>
      break;
 8007ea6:	e02c      	b.n	8007f02 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8007ea8:	687b      	ldr	r3, [r7, #4]
 8007eaa:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8007eac:	683b      	ldr	r3, [r7, #0]
 8007eae:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8007eb0:	683b      	ldr	r3, [r7, #0]
 8007eb2:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8007eb4:	461a      	mov	r2, r3
 8007eb6:	f000 f938 	bl	800812a <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8007eba:	687b      	ldr	r3, [r7, #4]
 8007ebc:	681b      	ldr	r3, [r3, #0]
 8007ebe:	2160      	movs	r1, #96	@ 0x60
 8007ec0:	4618      	mov	r0, r3
 8007ec2:	f000 f962 	bl	800818a <TIM_ITRx_SetConfig>
      break;
 8007ec6:	e01c      	b.n	8007f02 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8007ec8:	687b      	ldr	r3, [r7, #4]
 8007eca:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8007ecc:	683b      	ldr	r3, [r7, #0]
 8007ece:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8007ed0:	683b      	ldr	r3, [r7, #0]
 8007ed2:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8007ed4:	461a      	mov	r2, r3
 8007ed6:	f000 f8f9 	bl	80080cc <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8007eda:	687b      	ldr	r3, [r7, #4]
 8007edc:	681b      	ldr	r3, [r3, #0]
 8007ede:	2140      	movs	r1, #64	@ 0x40
 8007ee0:	4618      	mov	r0, r3
 8007ee2:	f000 f952 	bl	800818a <TIM_ITRx_SetConfig>
      break;
 8007ee6:	e00c      	b.n	8007f02 <HAL_TIM_ConfigClockSource+0x178>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8007ee8:	687b      	ldr	r3, [r7, #4]
 8007eea:	681a      	ldr	r2, [r3, #0]
 8007eec:	683b      	ldr	r3, [r7, #0]
 8007eee:	681b      	ldr	r3, [r3, #0]
 8007ef0:	4619      	mov	r1, r3
 8007ef2:	4610      	mov	r0, r2
 8007ef4:	f000 f949 	bl	800818a <TIM_ITRx_SetConfig>
      break;
 8007ef8:	e003      	b.n	8007f02 <HAL_TIM_ConfigClockSource+0x178>
    }

    default:
      status = HAL_ERROR;
 8007efa:	2301      	movs	r3, #1
 8007efc:	73fb      	strb	r3, [r7, #15]
      break;
 8007efe:	e000      	b.n	8007f02 <HAL_TIM_ConfigClockSource+0x178>
      break;
 8007f00:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8007f02:	687b      	ldr	r3, [r7, #4]
 8007f04:	2201      	movs	r2, #1
 8007f06:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8007f0a:	687b      	ldr	r3, [r7, #4]
 8007f0c:	2200      	movs	r2, #0
 8007f0e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8007f12:	7bfb      	ldrb	r3, [r7, #15]
}
 8007f14:	4618      	mov	r0, r3
 8007f16:	3710      	adds	r7, #16
 8007f18:	46bd      	mov	sp, r7
 8007f1a:	bd80      	pop	{r7, pc}

08007f1c <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8007f1c:	b480      	push	{r7}
 8007f1e:	b083      	sub	sp, #12
 8007f20:	af00      	add	r7, sp, #0
 8007f22:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 8007f24:	bf00      	nop
 8007f26:	370c      	adds	r7, #12
 8007f28:	46bd      	mov	sp, r7
 8007f2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f2e:	4770      	bx	lr

08007f30 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8007f30:	b480      	push	{r7}
 8007f32:	b083      	sub	sp, #12
 8007f34:	af00      	add	r7, sp, #0
 8007f36:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8007f38:	bf00      	nop
 8007f3a:	370c      	adds	r7, #12
 8007f3c:	46bd      	mov	sp, r7
 8007f3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f42:	4770      	bx	lr

08007f44 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8007f44:	b480      	push	{r7}
 8007f46:	b083      	sub	sp, #12
 8007f48:	af00      	add	r7, sp, #0
 8007f4a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8007f4c:	bf00      	nop
 8007f4e:	370c      	adds	r7, #12
 8007f50:	46bd      	mov	sp, r7
 8007f52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f56:	4770      	bx	lr

08007f58 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8007f58:	b480      	push	{r7}
 8007f5a:	b083      	sub	sp, #12
 8007f5c:	af00      	add	r7, sp, #0
 8007f5e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8007f60:	bf00      	nop
 8007f62:	370c      	adds	r7, #12
 8007f64:	46bd      	mov	sp, r7
 8007f66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f6a:	4770      	bx	lr

08007f6c <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8007f6c:	b480      	push	{r7}
 8007f6e:	b083      	sub	sp, #12
 8007f70:	af00      	add	r7, sp, #0
 8007f72:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8007f74:	bf00      	nop
 8007f76:	370c      	adds	r7, #12
 8007f78:	46bd      	mov	sp, r7
 8007f7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f7e:	4770      	bx	lr

08007f80 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8007f80:	b480      	push	{r7}
 8007f82:	b085      	sub	sp, #20
 8007f84:	af00      	add	r7, sp, #0
 8007f86:	6078      	str	r0, [r7, #4]
 8007f88:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8007f8a:	687b      	ldr	r3, [r7, #4]
 8007f8c:	681b      	ldr	r3, [r3, #0]
 8007f8e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8007f90:	687b      	ldr	r3, [r7, #4]
 8007f92:	4a46      	ldr	r2, [pc, #280]	@ (80080ac <TIM_Base_SetConfig+0x12c>)
 8007f94:	4293      	cmp	r3, r2
 8007f96:	d013      	beq.n	8007fc0 <TIM_Base_SetConfig+0x40>
 8007f98:	687b      	ldr	r3, [r7, #4]
 8007f9a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007f9e:	d00f      	beq.n	8007fc0 <TIM_Base_SetConfig+0x40>
 8007fa0:	687b      	ldr	r3, [r7, #4]
 8007fa2:	4a43      	ldr	r2, [pc, #268]	@ (80080b0 <TIM_Base_SetConfig+0x130>)
 8007fa4:	4293      	cmp	r3, r2
 8007fa6:	d00b      	beq.n	8007fc0 <TIM_Base_SetConfig+0x40>
 8007fa8:	687b      	ldr	r3, [r7, #4]
 8007faa:	4a42      	ldr	r2, [pc, #264]	@ (80080b4 <TIM_Base_SetConfig+0x134>)
 8007fac:	4293      	cmp	r3, r2
 8007fae:	d007      	beq.n	8007fc0 <TIM_Base_SetConfig+0x40>
 8007fb0:	687b      	ldr	r3, [r7, #4]
 8007fb2:	4a41      	ldr	r2, [pc, #260]	@ (80080b8 <TIM_Base_SetConfig+0x138>)
 8007fb4:	4293      	cmp	r3, r2
 8007fb6:	d003      	beq.n	8007fc0 <TIM_Base_SetConfig+0x40>
 8007fb8:	687b      	ldr	r3, [r7, #4]
 8007fba:	4a40      	ldr	r2, [pc, #256]	@ (80080bc <TIM_Base_SetConfig+0x13c>)
 8007fbc:	4293      	cmp	r3, r2
 8007fbe:	d108      	bne.n	8007fd2 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8007fc0:	68fb      	ldr	r3, [r7, #12]
 8007fc2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007fc6:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8007fc8:	683b      	ldr	r3, [r7, #0]
 8007fca:	685b      	ldr	r3, [r3, #4]
 8007fcc:	68fa      	ldr	r2, [r7, #12]
 8007fce:	4313      	orrs	r3, r2
 8007fd0:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8007fd2:	687b      	ldr	r3, [r7, #4]
 8007fd4:	4a35      	ldr	r2, [pc, #212]	@ (80080ac <TIM_Base_SetConfig+0x12c>)
 8007fd6:	4293      	cmp	r3, r2
 8007fd8:	d01f      	beq.n	800801a <TIM_Base_SetConfig+0x9a>
 8007fda:	687b      	ldr	r3, [r7, #4]
 8007fdc:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007fe0:	d01b      	beq.n	800801a <TIM_Base_SetConfig+0x9a>
 8007fe2:	687b      	ldr	r3, [r7, #4]
 8007fe4:	4a32      	ldr	r2, [pc, #200]	@ (80080b0 <TIM_Base_SetConfig+0x130>)
 8007fe6:	4293      	cmp	r3, r2
 8007fe8:	d017      	beq.n	800801a <TIM_Base_SetConfig+0x9a>
 8007fea:	687b      	ldr	r3, [r7, #4]
 8007fec:	4a31      	ldr	r2, [pc, #196]	@ (80080b4 <TIM_Base_SetConfig+0x134>)
 8007fee:	4293      	cmp	r3, r2
 8007ff0:	d013      	beq.n	800801a <TIM_Base_SetConfig+0x9a>
 8007ff2:	687b      	ldr	r3, [r7, #4]
 8007ff4:	4a30      	ldr	r2, [pc, #192]	@ (80080b8 <TIM_Base_SetConfig+0x138>)
 8007ff6:	4293      	cmp	r3, r2
 8007ff8:	d00f      	beq.n	800801a <TIM_Base_SetConfig+0x9a>
 8007ffa:	687b      	ldr	r3, [r7, #4]
 8007ffc:	4a2f      	ldr	r2, [pc, #188]	@ (80080bc <TIM_Base_SetConfig+0x13c>)
 8007ffe:	4293      	cmp	r3, r2
 8008000:	d00b      	beq.n	800801a <TIM_Base_SetConfig+0x9a>
 8008002:	687b      	ldr	r3, [r7, #4]
 8008004:	4a2e      	ldr	r2, [pc, #184]	@ (80080c0 <TIM_Base_SetConfig+0x140>)
 8008006:	4293      	cmp	r3, r2
 8008008:	d007      	beq.n	800801a <TIM_Base_SetConfig+0x9a>
 800800a:	687b      	ldr	r3, [r7, #4]
 800800c:	4a2d      	ldr	r2, [pc, #180]	@ (80080c4 <TIM_Base_SetConfig+0x144>)
 800800e:	4293      	cmp	r3, r2
 8008010:	d003      	beq.n	800801a <TIM_Base_SetConfig+0x9a>
 8008012:	687b      	ldr	r3, [r7, #4]
 8008014:	4a2c      	ldr	r2, [pc, #176]	@ (80080c8 <TIM_Base_SetConfig+0x148>)
 8008016:	4293      	cmp	r3, r2
 8008018:	d108      	bne.n	800802c <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800801a:	68fb      	ldr	r3, [r7, #12]
 800801c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8008020:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8008022:	683b      	ldr	r3, [r7, #0]
 8008024:	68db      	ldr	r3, [r3, #12]
 8008026:	68fa      	ldr	r2, [r7, #12]
 8008028:	4313      	orrs	r3, r2
 800802a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800802c:	68fb      	ldr	r3, [r7, #12]
 800802e:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8008032:	683b      	ldr	r3, [r7, #0]
 8008034:	695b      	ldr	r3, [r3, #20]
 8008036:	4313      	orrs	r3, r2
 8008038:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800803a:	687b      	ldr	r3, [r7, #4]
 800803c:	68fa      	ldr	r2, [r7, #12]
 800803e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8008040:	683b      	ldr	r3, [r7, #0]
 8008042:	689a      	ldr	r2, [r3, #8]
 8008044:	687b      	ldr	r3, [r7, #4]
 8008046:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8008048:	683b      	ldr	r3, [r7, #0]
 800804a:	681a      	ldr	r2, [r3, #0]
 800804c:	687b      	ldr	r3, [r7, #4]
 800804e:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8008050:	687b      	ldr	r3, [r7, #4]
 8008052:	4a16      	ldr	r2, [pc, #88]	@ (80080ac <TIM_Base_SetConfig+0x12c>)
 8008054:	4293      	cmp	r3, r2
 8008056:	d00f      	beq.n	8008078 <TIM_Base_SetConfig+0xf8>
 8008058:	687b      	ldr	r3, [r7, #4]
 800805a:	4a18      	ldr	r2, [pc, #96]	@ (80080bc <TIM_Base_SetConfig+0x13c>)
 800805c:	4293      	cmp	r3, r2
 800805e:	d00b      	beq.n	8008078 <TIM_Base_SetConfig+0xf8>
 8008060:	687b      	ldr	r3, [r7, #4]
 8008062:	4a17      	ldr	r2, [pc, #92]	@ (80080c0 <TIM_Base_SetConfig+0x140>)
 8008064:	4293      	cmp	r3, r2
 8008066:	d007      	beq.n	8008078 <TIM_Base_SetConfig+0xf8>
 8008068:	687b      	ldr	r3, [r7, #4]
 800806a:	4a16      	ldr	r2, [pc, #88]	@ (80080c4 <TIM_Base_SetConfig+0x144>)
 800806c:	4293      	cmp	r3, r2
 800806e:	d003      	beq.n	8008078 <TIM_Base_SetConfig+0xf8>
 8008070:	687b      	ldr	r3, [r7, #4]
 8008072:	4a15      	ldr	r2, [pc, #84]	@ (80080c8 <TIM_Base_SetConfig+0x148>)
 8008074:	4293      	cmp	r3, r2
 8008076:	d103      	bne.n	8008080 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8008078:	683b      	ldr	r3, [r7, #0]
 800807a:	691a      	ldr	r2, [r3, #16]
 800807c:	687b      	ldr	r3, [r7, #4]
 800807e:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8008080:	687b      	ldr	r3, [r7, #4]
 8008082:	2201      	movs	r2, #1
 8008084:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8008086:	687b      	ldr	r3, [r7, #4]
 8008088:	691b      	ldr	r3, [r3, #16]
 800808a:	f003 0301 	and.w	r3, r3, #1
 800808e:	2b01      	cmp	r3, #1
 8008090:	d105      	bne.n	800809e <TIM_Base_SetConfig+0x11e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8008092:	687b      	ldr	r3, [r7, #4]
 8008094:	691b      	ldr	r3, [r3, #16]
 8008096:	f023 0201 	bic.w	r2, r3, #1
 800809a:	687b      	ldr	r3, [r7, #4]
 800809c:	611a      	str	r2, [r3, #16]
  }
}
 800809e:	bf00      	nop
 80080a0:	3714      	adds	r7, #20
 80080a2:	46bd      	mov	sp, r7
 80080a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80080a8:	4770      	bx	lr
 80080aa:	bf00      	nop
 80080ac:	40012c00 	.word	0x40012c00
 80080b0:	40000400 	.word	0x40000400
 80080b4:	40000800 	.word	0x40000800
 80080b8:	40000c00 	.word	0x40000c00
 80080bc:	40013400 	.word	0x40013400
 80080c0:	40014000 	.word	0x40014000
 80080c4:	40014400 	.word	0x40014400
 80080c8:	40014800 	.word	0x40014800

080080cc <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80080cc:	b480      	push	{r7}
 80080ce:	b087      	sub	sp, #28
 80080d0:	af00      	add	r7, sp, #0
 80080d2:	60f8      	str	r0, [r7, #12]
 80080d4:	60b9      	str	r1, [r7, #8]
 80080d6:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80080d8:	68fb      	ldr	r3, [r7, #12]
 80080da:	6a1b      	ldr	r3, [r3, #32]
 80080dc:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80080de:	68fb      	ldr	r3, [r7, #12]
 80080e0:	6a1b      	ldr	r3, [r3, #32]
 80080e2:	f023 0201 	bic.w	r2, r3, #1
 80080e6:	68fb      	ldr	r3, [r7, #12]
 80080e8:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80080ea:	68fb      	ldr	r3, [r7, #12]
 80080ec:	699b      	ldr	r3, [r3, #24]
 80080ee:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80080f0:	693b      	ldr	r3, [r7, #16]
 80080f2:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80080f6:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80080f8:	687b      	ldr	r3, [r7, #4]
 80080fa:	011b      	lsls	r3, r3, #4
 80080fc:	693a      	ldr	r2, [r7, #16]
 80080fe:	4313      	orrs	r3, r2
 8008100:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8008102:	697b      	ldr	r3, [r7, #20]
 8008104:	f023 030a 	bic.w	r3, r3, #10
 8008108:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800810a:	697a      	ldr	r2, [r7, #20]
 800810c:	68bb      	ldr	r3, [r7, #8]
 800810e:	4313      	orrs	r3, r2
 8008110:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8008112:	68fb      	ldr	r3, [r7, #12]
 8008114:	693a      	ldr	r2, [r7, #16]
 8008116:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8008118:	68fb      	ldr	r3, [r7, #12]
 800811a:	697a      	ldr	r2, [r7, #20]
 800811c:	621a      	str	r2, [r3, #32]
}
 800811e:	bf00      	nop
 8008120:	371c      	adds	r7, #28
 8008122:	46bd      	mov	sp, r7
 8008124:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008128:	4770      	bx	lr

0800812a <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800812a:	b480      	push	{r7}
 800812c:	b087      	sub	sp, #28
 800812e:	af00      	add	r7, sp, #0
 8008130:	60f8      	str	r0, [r7, #12]
 8008132:	60b9      	str	r1, [r7, #8]
 8008134:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8008136:	68fb      	ldr	r3, [r7, #12]
 8008138:	6a1b      	ldr	r3, [r3, #32]
 800813a:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800813c:	68fb      	ldr	r3, [r7, #12]
 800813e:	6a1b      	ldr	r3, [r3, #32]
 8008140:	f023 0210 	bic.w	r2, r3, #16
 8008144:	68fb      	ldr	r3, [r7, #12]
 8008146:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8008148:	68fb      	ldr	r3, [r7, #12]
 800814a:	699b      	ldr	r3, [r3, #24]
 800814c:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800814e:	693b      	ldr	r3, [r7, #16]
 8008150:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8008154:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8008156:	687b      	ldr	r3, [r7, #4]
 8008158:	031b      	lsls	r3, r3, #12
 800815a:	693a      	ldr	r2, [r7, #16]
 800815c:	4313      	orrs	r3, r2
 800815e:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8008160:	697b      	ldr	r3, [r7, #20]
 8008162:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8008166:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8008168:	68bb      	ldr	r3, [r7, #8]
 800816a:	011b      	lsls	r3, r3, #4
 800816c:	697a      	ldr	r2, [r7, #20]
 800816e:	4313      	orrs	r3, r2
 8008170:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8008172:	68fb      	ldr	r3, [r7, #12]
 8008174:	693a      	ldr	r2, [r7, #16]
 8008176:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8008178:	68fb      	ldr	r3, [r7, #12]
 800817a:	697a      	ldr	r2, [r7, #20]
 800817c:	621a      	str	r2, [r3, #32]
}
 800817e:	bf00      	nop
 8008180:	371c      	adds	r7, #28
 8008182:	46bd      	mov	sp, r7
 8008184:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008188:	4770      	bx	lr

0800818a <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800818a:	b480      	push	{r7}
 800818c:	b085      	sub	sp, #20
 800818e:	af00      	add	r7, sp, #0
 8008190:	6078      	str	r0, [r7, #4]
 8008192:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8008194:	687b      	ldr	r3, [r7, #4]
 8008196:	689b      	ldr	r3, [r3, #8]
 8008198:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800819a:	68fb      	ldr	r3, [r7, #12]
 800819c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80081a0:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80081a2:	683a      	ldr	r2, [r7, #0]
 80081a4:	68fb      	ldr	r3, [r7, #12]
 80081a6:	4313      	orrs	r3, r2
 80081a8:	f043 0307 	orr.w	r3, r3, #7
 80081ac:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80081ae:	687b      	ldr	r3, [r7, #4]
 80081b0:	68fa      	ldr	r2, [r7, #12]
 80081b2:	609a      	str	r2, [r3, #8]
}
 80081b4:	bf00      	nop
 80081b6:	3714      	adds	r7, #20
 80081b8:	46bd      	mov	sp, r7
 80081ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80081be:	4770      	bx	lr

080081c0 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80081c0:	b480      	push	{r7}
 80081c2:	b087      	sub	sp, #28
 80081c4:	af00      	add	r7, sp, #0
 80081c6:	60f8      	str	r0, [r7, #12]
 80081c8:	60b9      	str	r1, [r7, #8]
 80081ca:	607a      	str	r2, [r7, #4]
 80081cc:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80081ce:	68fb      	ldr	r3, [r7, #12]
 80081d0:	689b      	ldr	r3, [r3, #8]
 80081d2:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80081d4:	697b      	ldr	r3, [r7, #20]
 80081d6:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80081da:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80081dc:	683b      	ldr	r3, [r7, #0]
 80081de:	021a      	lsls	r2, r3, #8
 80081e0:	687b      	ldr	r3, [r7, #4]
 80081e2:	431a      	orrs	r2, r3
 80081e4:	68bb      	ldr	r3, [r7, #8]
 80081e6:	4313      	orrs	r3, r2
 80081e8:	697a      	ldr	r2, [r7, #20]
 80081ea:	4313      	orrs	r3, r2
 80081ec:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80081ee:	68fb      	ldr	r3, [r7, #12]
 80081f0:	697a      	ldr	r2, [r7, #20]
 80081f2:	609a      	str	r2, [r3, #8]
}
 80081f4:	bf00      	nop
 80081f6:	371c      	adds	r7, #28
 80081f8:	46bd      	mov	sp, r7
 80081fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80081fe:	4770      	bx	lr

08008200 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8008200:	b480      	push	{r7}
 8008202:	b085      	sub	sp, #20
 8008204:	af00      	add	r7, sp, #0
 8008206:	6078      	str	r0, [r7, #4]
 8008208:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800820a:	687b      	ldr	r3, [r7, #4]
 800820c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8008210:	2b01      	cmp	r3, #1
 8008212:	d101      	bne.n	8008218 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8008214:	2302      	movs	r3, #2
 8008216:	e068      	b.n	80082ea <HAL_TIMEx_MasterConfigSynchronization+0xea>
 8008218:	687b      	ldr	r3, [r7, #4]
 800821a:	2201      	movs	r2, #1
 800821c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008220:	687b      	ldr	r3, [r7, #4]
 8008222:	2202      	movs	r2, #2
 8008224:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8008228:	687b      	ldr	r3, [r7, #4]
 800822a:	681b      	ldr	r3, [r3, #0]
 800822c:	685b      	ldr	r3, [r3, #4]
 800822e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8008230:	687b      	ldr	r3, [r7, #4]
 8008232:	681b      	ldr	r3, [r3, #0]
 8008234:	689b      	ldr	r3, [r3, #8]
 8008236:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8008238:	687b      	ldr	r3, [r7, #4]
 800823a:	681b      	ldr	r3, [r3, #0]
 800823c:	4a2e      	ldr	r2, [pc, #184]	@ (80082f8 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 800823e:	4293      	cmp	r3, r2
 8008240:	d004      	beq.n	800824c <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 8008242:	687b      	ldr	r3, [r7, #4]
 8008244:	681b      	ldr	r3, [r3, #0]
 8008246:	4a2d      	ldr	r2, [pc, #180]	@ (80082fc <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 8008248:	4293      	cmp	r3, r2
 800824a:	d108      	bne.n	800825e <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 800824c:	68fb      	ldr	r3, [r7, #12]
 800824e:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 8008252:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8008254:	683b      	ldr	r3, [r7, #0]
 8008256:	685b      	ldr	r3, [r3, #4]
 8008258:	68fa      	ldr	r2, [r7, #12]
 800825a:	4313      	orrs	r3, r2
 800825c:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800825e:	68fb      	ldr	r3, [r7, #12]
 8008260:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008264:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8008266:	683b      	ldr	r3, [r7, #0]
 8008268:	681b      	ldr	r3, [r3, #0]
 800826a:	68fa      	ldr	r2, [r7, #12]
 800826c:	4313      	orrs	r3, r2
 800826e:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8008270:	687b      	ldr	r3, [r7, #4]
 8008272:	681b      	ldr	r3, [r3, #0]
 8008274:	68fa      	ldr	r2, [r7, #12]
 8008276:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8008278:	687b      	ldr	r3, [r7, #4]
 800827a:	681b      	ldr	r3, [r3, #0]
 800827c:	4a1e      	ldr	r2, [pc, #120]	@ (80082f8 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 800827e:	4293      	cmp	r3, r2
 8008280:	d01d      	beq.n	80082be <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8008282:	687b      	ldr	r3, [r7, #4]
 8008284:	681b      	ldr	r3, [r3, #0]
 8008286:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800828a:	d018      	beq.n	80082be <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 800828c:	687b      	ldr	r3, [r7, #4]
 800828e:	681b      	ldr	r3, [r3, #0]
 8008290:	4a1b      	ldr	r2, [pc, #108]	@ (8008300 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8008292:	4293      	cmp	r3, r2
 8008294:	d013      	beq.n	80082be <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8008296:	687b      	ldr	r3, [r7, #4]
 8008298:	681b      	ldr	r3, [r3, #0]
 800829a:	4a1a      	ldr	r2, [pc, #104]	@ (8008304 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 800829c:	4293      	cmp	r3, r2
 800829e:	d00e      	beq.n	80082be <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 80082a0:	687b      	ldr	r3, [r7, #4]
 80082a2:	681b      	ldr	r3, [r3, #0]
 80082a4:	4a18      	ldr	r2, [pc, #96]	@ (8008308 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 80082a6:	4293      	cmp	r3, r2
 80082a8:	d009      	beq.n	80082be <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 80082aa:	687b      	ldr	r3, [r7, #4]
 80082ac:	681b      	ldr	r3, [r3, #0]
 80082ae:	4a13      	ldr	r2, [pc, #76]	@ (80082fc <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 80082b0:	4293      	cmp	r3, r2
 80082b2:	d004      	beq.n	80082be <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 80082b4:	687b      	ldr	r3, [r7, #4]
 80082b6:	681b      	ldr	r3, [r3, #0]
 80082b8:	4a14      	ldr	r2, [pc, #80]	@ (800830c <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 80082ba:	4293      	cmp	r3, r2
 80082bc:	d10c      	bne.n	80082d8 <HAL_TIMEx_MasterConfigSynchronization+0xd8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80082be:	68bb      	ldr	r3, [r7, #8]
 80082c0:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80082c4:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80082c6:	683b      	ldr	r3, [r7, #0]
 80082c8:	689b      	ldr	r3, [r3, #8]
 80082ca:	68ba      	ldr	r2, [r7, #8]
 80082cc:	4313      	orrs	r3, r2
 80082ce:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80082d0:	687b      	ldr	r3, [r7, #4]
 80082d2:	681b      	ldr	r3, [r3, #0]
 80082d4:	68ba      	ldr	r2, [r7, #8]
 80082d6:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80082d8:	687b      	ldr	r3, [r7, #4]
 80082da:	2201      	movs	r2, #1
 80082dc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80082e0:	687b      	ldr	r3, [r7, #4]
 80082e2:	2200      	movs	r2, #0
 80082e4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 80082e8:	2300      	movs	r3, #0
}
 80082ea:	4618      	mov	r0, r3
 80082ec:	3714      	adds	r7, #20
 80082ee:	46bd      	mov	sp, r7
 80082f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80082f4:	4770      	bx	lr
 80082f6:	bf00      	nop
 80082f8:	40012c00 	.word	0x40012c00
 80082fc:	40013400 	.word	0x40013400
 8008300:	40000400 	.word	0x40000400
 8008304:	40000800 	.word	0x40000800
 8008308:	40000c00 	.word	0x40000c00
 800830c:	40014000 	.word	0x40014000

08008310 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8008310:	b480      	push	{r7}
 8008312:	b083      	sub	sp, #12
 8008314:	af00      	add	r7, sp, #0
 8008316:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8008318:	bf00      	nop
 800831a:	370c      	adds	r7, #12
 800831c:	46bd      	mov	sp, r7
 800831e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008322:	4770      	bx	lr

08008324 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8008324:	b480      	push	{r7}
 8008326:	b083      	sub	sp, #12
 8008328:	af00      	add	r7, sp, #0
 800832a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800832c:	bf00      	nop
 800832e:	370c      	adds	r7, #12
 8008330:	46bd      	mov	sp, r7
 8008332:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008336:	4770      	bx	lr

08008338 <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8008338:	b480      	push	{r7}
 800833a:	b083      	sub	sp, #12
 800833c:	af00      	add	r7, sp, #0
 800833e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8008340:	bf00      	nop
 8008342:	370c      	adds	r7, #12
 8008344:	46bd      	mov	sp, r7
 8008346:	f85d 7b04 	ldr.w	r7, [sp], #4
 800834a:	4770      	bx	lr

0800834c <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800834c:	b580      	push	{r7, lr}
 800834e:	b082      	sub	sp, #8
 8008350:	af00      	add	r7, sp, #0
 8008352:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8008354:	687b      	ldr	r3, [r7, #4]
 8008356:	2b00      	cmp	r3, #0
 8008358:	d101      	bne.n	800835e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800835a:	2301      	movs	r3, #1
 800835c:	e040      	b.n	80083e0 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800835e:	687b      	ldr	r3, [r7, #4]
 8008360:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8008362:	2b00      	cmp	r3, #0
 8008364:	d106      	bne.n	8008374 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8008366:	687b      	ldr	r3, [r7, #4]
 8008368:	2200      	movs	r2, #0
 800836a:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800836e:	6878      	ldr	r0, [r7, #4]
 8008370:	f7fb f8d0 	bl	8003514 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8008374:	687b      	ldr	r3, [r7, #4]
 8008376:	2224      	movs	r2, #36	@ 0x24
 8008378:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 800837a:	687b      	ldr	r3, [r7, #4]
 800837c:	681b      	ldr	r3, [r3, #0]
 800837e:	681a      	ldr	r2, [r3, #0]
 8008380:	687b      	ldr	r3, [r7, #4]
 8008382:	681b      	ldr	r3, [r3, #0]
 8008384:	f022 0201 	bic.w	r2, r2, #1
 8008388:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800838a:	687b      	ldr	r3, [r7, #4]
 800838c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800838e:	2b00      	cmp	r3, #0
 8008390:	d002      	beq.n	8008398 <HAL_UART_Init+0x4c>
  {
    UART_AdvFeatureConfig(huart);
 8008392:	6878      	ldr	r0, [r7, #4]
 8008394:	f000 fc32 	bl	8008bfc <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8008398:	6878      	ldr	r0, [r7, #4]
 800839a:	f000 f977 	bl	800868c <UART_SetConfig>
 800839e:	4603      	mov	r3, r0
 80083a0:	2b01      	cmp	r3, #1
 80083a2:	d101      	bne.n	80083a8 <HAL_UART_Init+0x5c>
  {
    return HAL_ERROR;
 80083a4:	2301      	movs	r3, #1
 80083a6:	e01b      	b.n	80083e0 <HAL_UART_Init+0x94>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80083a8:	687b      	ldr	r3, [r7, #4]
 80083aa:	681b      	ldr	r3, [r3, #0]
 80083ac:	685a      	ldr	r2, [r3, #4]
 80083ae:	687b      	ldr	r3, [r7, #4]
 80083b0:	681b      	ldr	r3, [r3, #0]
 80083b2:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 80083b6:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80083b8:	687b      	ldr	r3, [r7, #4]
 80083ba:	681b      	ldr	r3, [r3, #0]
 80083bc:	689a      	ldr	r2, [r3, #8]
 80083be:	687b      	ldr	r3, [r7, #4]
 80083c0:	681b      	ldr	r3, [r3, #0]
 80083c2:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 80083c6:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 80083c8:	687b      	ldr	r3, [r7, #4]
 80083ca:	681b      	ldr	r3, [r3, #0]
 80083cc:	681a      	ldr	r2, [r3, #0]
 80083ce:	687b      	ldr	r3, [r7, #4]
 80083d0:	681b      	ldr	r3, [r3, #0]
 80083d2:	f042 0201 	orr.w	r2, r2, #1
 80083d6:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80083d8:	6878      	ldr	r0, [r7, #4]
 80083da:	f000 fcb1 	bl	8008d40 <UART_CheckIdleState>
 80083de:	4603      	mov	r3, r0
}
 80083e0:	4618      	mov	r0, r3
 80083e2:	3708      	adds	r7, #8
 80083e4:	46bd      	mov	sp, r7
 80083e6:	bd80      	pop	{r7, pc}

080083e8 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80083e8:	b580      	push	{r7, lr}
 80083ea:	b08a      	sub	sp, #40	@ 0x28
 80083ec:	af02      	add	r7, sp, #8
 80083ee:	60f8      	str	r0, [r7, #12]
 80083f0:	60b9      	str	r1, [r7, #8]
 80083f2:	603b      	str	r3, [r7, #0]
 80083f4:	4613      	mov	r3, r2
 80083f6:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80083f8:	68fb      	ldr	r3, [r7, #12]
 80083fa:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80083fc:	2b20      	cmp	r3, #32
 80083fe:	d177      	bne.n	80084f0 <HAL_UART_Transmit+0x108>
  {
    if ((pData == NULL) || (Size == 0U))
 8008400:	68bb      	ldr	r3, [r7, #8]
 8008402:	2b00      	cmp	r3, #0
 8008404:	d002      	beq.n	800840c <HAL_UART_Transmit+0x24>
 8008406:	88fb      	ldrh	r3, [r7, #6]
 8008408:	2b00      	cmp	r3, #0
 800840a:	d101      	bne.n	8008410 <HAL_UART_Transmit+0x28>
    {
      return  HAL_ERROR;
 800840c:	2301      	movs	r3, #1
 800840e:	e070      	b.n	80084f2 <HAL_UART_Transmit+0x10a>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008410:	68fb      	ldr	r3, [r7, #12]
 8008412:	2200      	movs	r2, #0
 8008414:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8008418:	68fb      	ldr	r3, [r7, #12]
 800841a:	2221      	movs	r2, #33	@ 0x21
 800841c:	67da      	str	r2, [r3, #124]	@ 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800841e:	f7fb f9bb 	bl	8003798 <HAL_GetTick>
 8008422:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8008424:	68fb      	ldr	r3, [r7, #12]
 8008426:	88fa      	ldrh	r2, [r7, #6]
 8008428:	f8a3 2050 	strh.w	r2, [r3, #80]	@ 0x50
    huart->TxXferCount = Size;
 800842c:	68fb      	ldr	r3, [r7, #12]
 800842e:	88fa      	ldrh	r2, [r7, #6]
 8008430:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8008434:	68fb      	ldr	r3, [r7, #12]
 8008436:	689b      	ldr	r3, [r3, #8]
 8008438:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800843c:	d108      	bne.n	8008450 <HAL_UART_Transmit+0x68>
 800843e:	68fb      	ldr	r3, [r7, #12]
 8008440:	691b      	ldr	r3, [r3, #16]
 8008442:	2b00      	cmp	r3, #0
 8008444:	d104      	bne.n	8008450 <HAL_UART_Transmit+0x68>
    {
      pdata8bits  = NULL;
 8008446:	2300      	movs	r3, #0
 8008448:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800844a:	68bb      	ldr	r3, [r7, #8]
 800844c:	61bb      	str	r3, [r7, #24]
 800844e:	e003      	b.n	8008458 <HAL_UART_Transmit+0x70>
    }
    else
    {
      pdata8bits  = pData;
 8008450:	68bb      	ldr	r3, [r7, #8]
 8008452:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8008454:	2300      	movs	r3, #0
 8008456:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8008458:	e02f      	b.n	80084ba <HAL_UART_Transmit+0xd2>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800845a:	683b      	ldr	r3, [r7, #0]
 800845c:	9300      	str	r3, [sp, #0]
 800845e:	697b      	ldr	r3, [r7, #20]
 8008460:	2200      	movs	r2, #0
 8008462:	2180      	movs	r1, #128	@ 0x80
 8008464:	68f8      	ldr	r0, [r7, #12]
 8008466:	f000 fd13 	bl	8008e90 <UART_WaitOnFlagUntilTimeout>
 800846a:	4603      	mov	r3, r0
 800846c:	2b00      	cmp	r3, #0
 800846e:	d004      	beq.n	800847a <HAL_UART_Transmit+0x92>
      {

        huart->gState = HAL_UART_STATE_READY;
 8008470:	68fb      	ldr	r3, [r7, #12]
 8008472:	2220      	movs	r2, #32
 8008474:	67da      	str	r2, [r3, #124]	@ 0x7c

        return HAL_TIMEOUT;
 8008476:	2303      	movs	r3, #3
 8008478:	e03b      	b.n	80084f2 <HAL_UART_Transmit+0x10a>
      }
      if (pdata8bits == NULL)
 800847a:	69fb      	ldr	r3, [r7, #28]
 800847c:	2b00      	cmp	r3, #0
 800847e:	d10b      	bne.n	8008498 <HAL_UART_Transmit+0xb0>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8008480:	69bb      	ldr	r3, [r7, #24]
 8008482:	881a      	ldrh	r2, [r3, #0]
 8008484:	68fb      	ldr	r3, [r7, #12]
 8008486:	681b      	ldr	r3, [r3, #0]
 8008488:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800848c:	b292      	uxth	r2, r2
 800848e:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 8008490:	69bb      	ldr	r3, [r7, #24]
 8008492:	3302      	adds	r3, #2
 8008494:	61bb      	str	r3, [r7, #24]
 8008496:	e007      	b.n	80084a8 <HAL_UART_Transmit+0xc0>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8008498:	69fb      	ldr	r3, [r7, #28]
 800849a:	781a      	ldrb	r2, [r3, #0]
 800849c:	68fb      	ldr	r3, [r7, #12]
 800849e:	681b      	ldr	r3, [r3, #0]
 80084a0:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 80084a2:	69fb      	ldr	r3, [r7, #28]
 80084a4:	3301      	adds	r3, #1
 80084a6:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80084a8:	68fb      	ldr	r3, [r7, #12]
 80084aa:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 80084ae:	b29b      	uxth	r3, r3
 80084b0:	3b01      	subs	r3, #1
 80084b2:	b29a      	uxth	r2, r3
 80084b4:	68fb      	ldr	r3, [r7, #12]
 80084b6:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
    while (huart->TxXferCount > 0U)
 80084ba:	68fb      	ldr	r3, [r7, #12]
 80084bc:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 80084c0:	b29b      	uxth	r3, r3
 80084c2:	2b00      	cmp	r3, #0
 80084c4:	d1c9      	bne.n	800845a <HAL_UART_Transmit+0x72>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80084c6:	683b      	ldr	r3, [r7, #0]
 80084c8:	9300      	str	r3, [sp, #0]
 80084ca:	697b      	ldr	r3, [r7, #20]
 80084cc:	2200      	movs	r2, #0
 80084ce:	2140      	movs	r1, #64	@ 0x40
 80084d0:	68f8      	ldr	r0, [r7, #12]
 80084d2:	f000 fcdd 	bl	8008e90 <UART_WaitOnFlagUntilTimeout>
 80084d6:	4603      	mov	r3, r0
 80084d8:	2b00      	cmp	r3, #0
 80084da:	d004      	beq.n	80084e6 <HAL_UART_Transmit+0xfe>
    {
      huart->gState = HAL_UART_STATE_READY;
 80084dc:	68fb      	ldr	r3, [r7, #12]
 80084de:	2220      	movs	r2, #32
 80084e0:	67da      	str	r2, [r3, #124]	@ 0x7c

      return HAL_TIMEOUT;
 80084e2:	2303      	movs	r3, #3
 80084e4:	e005      	b.n	80084f2 <HAL_UART_Transmit+0x10a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80084e6:	68fb      	ldr	r3, [r7, #12]
 80084e8:	2220      	movs	r2, #32
 80084ea:	67da      	str	r2, [r3, #124]	@ 0x7c

    return HAL_OK;
 80084ec:	2300      	movs	r3, #0
 80084ee:	e000      	b.n	80084f2 <HAL_UART_Transmit+0x10a>
  }
  else
  {
    return HAL_BUSY;
 80084f0:	2302      	movs	r3, #2
  }
}
 80084f2:	4618      	mov	r0, r3
 80084f4:	3720      	adds	r7, #32
 80084f6:	46bd      	mov	sp, r7
 80084f8:	bd80      	pop	{r7, pc}

080084fa <HAL_UART_Receive>:
  * @param Size    Amount of data elements (u8 or u16) to be received.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80084fa:	b580      	push	{r7, lr}
 80084fc:	b08a      	sub	sp, #40	@ 0x28
 80084fe:	af02      	add	r7, sp, #8
 8008500:	60f8      	str	r0, [r7, #12]
 8008502:	60b9      	str	r1, [r7, #8]
 8008504:	603b      	str	r3, [r7, #0]
 8008506:	4613      	mov	r3, r2
 8008508:	80fb      	strh	r3, [r7, #6]
  uint16_t *pdata16bits;
  uint16_t uhMask;
  uint32_t tickstart;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800850a:	68fb      	ldr	r3, [r7, #12]
 800850c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008510:	2b20      	cmp	r3, #32
 8008512:	f040 80b6 	bne.w	8008682 <HAL_UART_Receive+0x188>
  {
    if ((pData == NULL) || (Size == 0U))
 8008516:	68bb      	ldr	r3, [r7, #8]
 8008518:	2b00      	cmp	r3, #0
 800851a:	d002      	beq.n	8008522 <HAL_UART_Receive+0x28>
 800851c:	88fb      	ldrh	r3, [r7, #6]
 800851e:	2b00      	cmp	r3, #0
 8008520:	d101      	bne.n	8008526 <HAL_UART_Receive+0x2c>
    {
      return  HAL_ERROR;
 8008522:	2301      	movs	r3, #1
 8008524:	e0ae      	b.n	8008684 <HAL_UART_Receive+0x18a>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008526:	68fb      	ldr	r3, [r7, #12]
 8008528:	2200      	movs	r2, #0
 800852a:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 800852e:	68fb      	ldr	r3, [r7, #12]
 8008530:	2222      	movs	r2, #34	@ 0x22
 8008532:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008536:	68fb      	ldr	r3, [r7, #12]
 8008538:	2200      	movs	r2, #0
 800853a:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800853c:	f7fb f92c 	bl	8003798 <HAL_GetTick>
 8008540:	6178      	str	r0, [r7, #20]

    huart->RxXferSize  = Size;
 8008542:	68fb      	ldr	r3, [r7, #12]
 8008544:	88fa      	ldrh	r2, [r7, #6]
 8008546:	f8a3 2058 	strh.w	r2, [r3, #88]	@ 0x58
    huart->RxXferCount = Size;
 800854a:	68fb      	ldr	r3, [r7, #12]
 800854c:	88fa      	ldrh	r2, [r7, #6]
 800854e:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a

    /* Computation of UART mask to apply to RDR register */
    UART_MASK_COMPUTATION(huart);
 8008552:	68fb      	ldr	r3, [r7, #12]
 8008554:	689b      	ldr	r3, [r3, #8]
 8008556:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800855a:	d10e      	bne.n	800857a <HAL_UART_Receive+0x80>
 800855c:	68fb      	ldr	r3, [r7, #12]
 800855e:	691b      	ldr	r3, [r3, #16]
 8008560:	2b00      	cmp	r3, #0
 8008562:	d105      	bne.n	8008570 <HAL_UART_Receive+0x76>
 8008564:	68fb      	ldr	r3, [r7, #12]
 8008566:	f240 12ff 	movw	r2, #511	@ 0x1ff
 800856a:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 800856e:	e02d      	b.n	80085cc <HAL_UART_Receive+0xd2>
 8008570:	68fb      	ldr	r3, [r7, #12]
 8008572:	22ff      	movs	r2, #255	@ 0xff
 8008574:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8008578:	e028      	b.n	80085cc <HAL_UART_Receive+0xd2>
 800857a:	68fb      	ldr	r3, [r7, #12]
 800857c:	689b      	ldr	r3, [r3, #8]
 800857e:	2b00      	cmp	r3, #0
 8008580:	d10d      	bne.n	800859e <HAL_UART_Receive+0xa4>
 8008582:	68fb      	ldr	r3, [r7, #12]
 8008584:	691b      	ldr	r3, [r3, #16]
 8008586:	2b00      	cmp	r3, #0
 8008588:	d104      	bne.n	8008594 <HAL_UART_Receive+0x9a>
 800858a:	68fb      	ldr	r3, [r7, #12]
 800858c:	22ff      	movs	r2, #255	@ 0xff
 800858e:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8008592:	e01b      	b.n	80085cc <HAL_UART_Receive+0xd2>
 8008594:	68fb      	ldr	r3, [r7, #12]
 8008596:	227f      	movs	r2, #127	@ 0x7f
 8008598:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 800859c:	e016      	b.n	80085cc <HAL_UART_Receive+0xd2>
 800859e:	68fb      	ldr	r3, [r7, #12]
 80085a0:	689b      	ldr	r3, [r3, #8]
 80085a2:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80085a6:	d10d      	bne.n	80085c4 <HAL_UART_Receive+0xca>
 80085a8:	68fb      	ldr	r3, [r7, #12]
 80085aa:	691b      	ldr	r3, [r3, #16]
 80085ac:	2b00      	cmp	r3, #0
 80085ae:	d104      	bne.n	80085ba <HAL_UART_Receive+0xc0>
 80085b0:	68fb      	ldr	r3, [r7, #12]
 80085b2:	227f      	movs	r2, #127	@ 0x7f
 80085b4:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 80085b8:	e008      	b.n	80085cc <HAL_UART_Receive+0xd2>
 80085ba:	68fb      	ldr	r3, [r7, #12]
 80085bc:	223f      	movs	r2, #63	@ 0x3f
 80085be:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 80085c2:	e003      	b.n	80085cc <HAL_UART_Receive+0xd2>
 80085c4:	68fb      	ldr	r3, [r7, #12]
 80085c6:	2200      	movs	r2, #0
 80085c8:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
    uhMask = huart->Mask;
 80085cc:	68fb      	ldr	r3, [r7, #12]
 80085ce:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 80085d2:	827b      	strh	r3, [r7, #18]

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80085d4:	68fb      	ldr	r3, [r7, #12]
 80085d6:	689b      	ldr	r3, [r3, #8]
 80085d8:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80085dc:	d108      	bne.n	80085f0 <HAL_UART_Receive+0xf6>
 80085de:	68fb      	ldr	r3, [r7, #12]
 80085e0:	691b      	ldr	r3, [r3, #16]
 80085e2:	2b00      	cmp	r3, #0
 80085e4:	d104      	bne.n	80085f0 <HAL_UART_Receive+0xf6>
    {
      pdata8bits  = NULL;
 80085e6:	2300      	movs	r3, #0
 80085e8:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 80085ea:	68bb      	ldr	r3, [r7, #8]
 80085ec:	61bb      	str	r3, [r7, #24]
 80085ee:	e003      	b.n	80085f8 <HAL_UART_Receive+0xfe>
    }
    else
    {
      pdata8bits  = pData;
 80085f0:	68bb      	ldr	r3, [r7, #8]
 80085f2:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80085f4:	2300      	movs	r3, #0
 80085f6:	61bb      	str	r3, [r7, #24]
    }

    /* as long as data have to be received */
    while (huart->RxXferCount > 0U)
 80085f8:	e037      	b.n	800866a <HAL_UART_Receive+0x170>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 80085fa:	683b      	ldr	r3, [r7, #0]
 80085fc:	9300      	str	r3, [sp, #0]
 80085fe:	697b      	ldr	r3, [r7, #20]
 8008600:	2200      	movs	r2, #0
 8008602:	2120      	movs	r1, #32
 8008604:	68f8      	ldr	r0, [r7, #12]
 8008606:	f000 fc43 	bl	8008e90 <UART_WaitOnFlagUntilTimeout>
 800860a:	4603      	mov	r3, r0
 800860c:	2b00      	cmp	r3, #0
 800860e:	d005      	beq.n	800861c <HAL_UART_Receive+0x122>
      {
        huart->RxState = HAL_UART_STATE_READY;
 8008610:	68fb      	ldr	r3, [r7, #12]
 8008612:	2220      	movs	r2, #32
 8008614:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

        return HAL_TIMEOUT;
 8008618:	2303      	movs	r3, #3
 800861a:	e033      	b.n	8008684 <HAL_UART_Receive+0x18a>
      }
      if (pdata8bits == NULL)
 800861c:	69fb      	ldr	r3, [r7, #28]
 800861e:	2b00      	cmp	r3, #0
 8008620:	d10c      	bne.n	800863c <HAL_UART_Receive+0x142>
      {
        *pdata16bits = (uint16_t)(huart->Instance->RDR & uhMask);
 8008622:	68fb      	ldr	r3, [r7, #12]
 8008624:	681b      	ldr	r3, [r3, #0]
 8008626:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 8008628:	b29a      	uxth	r2, r3
 800862a:	8a7b      	ldrh	r3, [r7, #18]
 800862c:	4013      	ands	r3, r2
 800862e:	b29a      	uxth	r2, r3
 8008630:	69bb      	ldr	r3, [r7, #24]
 8008632:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 8008634:	69bb      	ldr	r3, [r7, #24]
 8008636:	3302      	adds	r3, #2
 8008638:	61bb      	str	r3, [r7, #24]
 800863a:	e00d      	b.n	8008658 <HAL_UART_Receive+0x15e>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->RDR & (uint8_t)uhMask);
 800863c:	68fb      	ldr	r3, [r7, #12]
 800863e:	681b      	ldr	r3, [r3, #0]
 8008640:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 8008642:	b29b      	uxth	r3, r3
 8008644:	b2da      	uxtb	r2, r3
 8008646:	8a7b      	ldrh	r3, [r7, #18]
 8008648:	b2db      	uxtb	r3, r3
 800864a:	4013      	ands	r3, r2
 800864c:	b2da      	uxtb	r2, r3
 800864e:	69fb      	ldr	r3, [r7, #28]
 8008650:	701a      	strb	r2, [r3, #0]
        pdata8bits++;
 8008652:	69fb      	ldr	r3, [r7, #28]
 8008654:	3301      	adds	r3, #1
 8008656:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 8008658:	68fb      	ldr	r3, [r7, #12]
 800865a:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 800865e:	b29b      	uxth	r3, r3
 8008660:	3b01      	subs	r3, #1
 8008662:	b29a      	uxth	r2, r3
 8008664:	68fb      	ldr	r3, [r7, #12]
 8008666:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a
    while (huart->RxXferCount > 0U)
 800866a:	68fb      	ldr	r3, [r7, #12]
 800866c:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8008670:	b29b      	uxth	r3, r3
 8008672:	2b00      	cmp	r3, #0
 8008674:	d1c1      	bne.n	80085fa <HAL_UART_Receive+0x100>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8008676:	68fb      	ldr	r3, [r7, #12]
 8008678:	2220      	movs	r2, #32
 800867a:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

    return HAL_OK;
 800867e:	2300      	movs	r3, #0
 8008680:	e000      	b.n	8008684 <HAL_UART_Receive+0x18a>
  }
  else
  {
    return HAL_BUSY;
 8008682:	2302      	movs	r3, #2
  }
}
 8008684:	4618      	mov	r0, r3
 8008686:	3720      	adds	r7, #32
 8008688:	46bd      	mov	sp, r7
 800868a:	bd80      	pop	{r7, pc}

0800868c <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800868c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8008690:	b08a      	sub	sp, #40	@ 0x28
 8008692:	af00      	add	r7, sp, #0
 8008694:	60f8      	str	r0, [r7, #12]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8008696:	2300      	movs	r3, #0
 8008698:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800869c:	68fb      	ldr	r3, [r7, #12]
 800869e:	689a      	ldr	r2, [r3, #8]
 80086a0:	68fb      	ldr	r3, [r7, #12]
 80086a2:	691b      	ldr	r3, [r3, #16]
 80086a4:	431a      	orrs	r2, r3
 80086a6:	68fb      	ldr	r3, [r7, #12]
 80086a8:	695b      	ldr	r3, [r3, #20]
 80086aa:	431a      	orrs	r2, r3
 80086ac:	68fb      	ldr	r3, [r7, #12]
 80086ae:	69db      	ldr	r3, [r3, #28]
 80086b0:	4313      	orrs	r3, r2
 80086b2:	627b      	str	r3, [r7, #36]	@ 0x24
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80086b4:	68fb      	ldr	r3, [r7, #12]
 80086b6:	681b      	ldr	r3, [r3, #0]
 80086b8:	681a      	ldr	r2, [r3, #0]
 80086ba:	4ba4      	ldr	r3, [pc, #656]	@ (800894c <UART_SetConfig+0x2c0>)
 80086bc:	4013      	ands	r3, r2
 80086be:	68fa      	ldr	r2, [r7, #12]
 80086c0:	6812      	ldr	r2, [r2, #0]
 80086c2:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80086c4:	430b      	orrs	r3, r1
 80086c6:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80086c8:	68fb      	ldr	r3, [r7, #12]
 80086ca:	681b      	ldr	r3, [r3, #0]
 80086cc:	685b      	ldr	r3, [r3, #4]
 80086ce:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 80086d2:	68fb      	ldr	r3, [r7, #12]
 80086d4:	68da      	ldr	r2, [r3, #12]
 80086d6:	68fb      	ldr	r3, [r7, #12]
 80086d8:	681b      	ldr	r3, [r3, #0]
 80086da:	430a      	orrs	r2, r1
 80086dc:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80086de:	68fb      	ldr	r3, [r7, #12]
 80086e0:	699b      	ldr	r3, [r3, #24]
 80086e2:	627b      	str	r3, [r7, #36]	@ 0x24

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 80086e4:	68fb      	ldr	r3, [r7, #12]
 80086e6:	681b      	ldr	r3, [r3, #0]
 80086e8:	4a99      	ldr	r2, [pc, #612]	@ (8008950 <UART_SetConfig+0x2c4>)
 80086ea:	4293      	cmp	r3, r2
 80086ec:	d004      	beq.n	80086f8 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 80086ee:	68fb      	ldr	r3, [r7, #12]
 80086f0:	6a1b      	ldr	r3, [r3, #32]
 80086f2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80086f4:	4313      	orrs	r3, r2
 80086f6:	627b      	str	r3, [r7, #36]	@ 0x24
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80086f8:	68fb      	ldr	r3, [r7, #12]
 80086fa:	681b      	ldr	r3, [r3, #0]
 80086fc:	689b      	ldr	r3, [r3, #8]
 80086fe:	f423 6130 	bic.w	r1, r3, #2816	@ 0xb00
 8008702:	68fb      	ldr	r3, [r7, #12]
 8008704:	681b      	ldr	r3, [r3, #0]
 8008706:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8008708:	430a      	orrs	r2, r1
 800870a:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800870c:	68fb      	ldr	r3, [r7, #12]
 800870e:	681b      	ldr	r3, [r3, #0]
 8008710:	4a90      	ldr	r2, [pc, #576]	@ (8008954 <UART_SetConfig+0x2c8>)
 8008712:	4293      	cmp	r3, r2
 8008714:	d126      	bne.n	8008764 <UART_SetConfig+0xd8>
 8008716:	4b90      	ldr	r3, [pc, #576]	@ (8008958 <UART_SetConfig+0x2cc>)
 8008718:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800871c:	f003 0303 	and.w	r3, r3, #3
 8008720:	2b03      	cmp	r3, #3
 8008722:	d81b      	bhi.n	800875c <UART_SetConfig+0xd0>
 8008724:	a201      	add	r2, pc, #4	@ (adr r2, 800872c <UART_SetConfig+0xa0>)
 8008726:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800872a:	bf00      	nop
 800872c:	0800873d 	.word	0x0800873d
 8008730:	0800874d 	.word	0x0800874d
 8008734:	08008745 	.word	0x08008745
 8008738:	08008755 	.word	0x08008755
 800873c:	2301      	movs	r3, #1
 800873e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8008742:	e116      	b.n	8008972 <UART_SetConfig+0x2e6>
 8008744:	2302      	movs	r3, #2
 8008746:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800874a:	e112      	b.n	8008972 <UART_SetConfig+0x2e6>
 800874c:	2304      	movs	r3, #4
 800874e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8008752:	e10e      	b.n	8008972 <UART_SetConfig+0x2e6>
 8008754:	2308      	movs	r3, #8
 8008756:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800875a:	e10a      	b.n	8008972 <UART_SetConfig+0x2e6>
 800875c:	2310      	movs	r3, #16
 800875e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8008762:	e106      	b.n	8008972 <UART_SetConfig+0x2e6>
 8008764:	68fb      	ldr	r3, [r7, #12]
 8008766:	681b      	ldr	r3, [r3, #0]
 8008768:	4a7c      	ldr	r2, [pc, #496]	@ (800895c <UART_SetConfig+0x2d0>)
 800876a:	4293      	cmp	r3, r2
 800876c:	d138      	bne.n	80087e0 <UART_SetConfig+0x154>
 800876e:	4b7a      	ldr	r3, [pc, #488]	@ (8008958 <UART_SetConfig+0x2cc>)
 8008770:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008774:	f003 030c 	and.w	r3, r3, #12
 8008778:	2b0c      	cmp	r3, #12
 800877a:	d82d      	bhi.n	80087d8 <UART_SetConfig+0x14c>
 800877c:	a201      	add	r2, pc, #4	@ (adr r2, 8008784 <UART_SetConfig+0xf8>)
 800877e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008782:	bf00      	nop
 8008784:	080087b9 	.word	0x080087b9
 8008788:	080087d9 	.word	0x080087d9
 800878c:	080087d9 	.word	0x080087d9
 8008790:	080087d9 	.word	0x080087d9
 8008794:	080087c9 	.word	0x080087c9
 8008798:	080087d9 	.word	0x080087d9
 800879c:	080087d9 	.word	0x080087d9
 80087a0:	080087d9 	.word	0x080087d9
 80087a4:	080087c1 	.word	0x080087c1
 80087a8:	080087d9 	.word	0x080087d9
 80087ac:	080087d9 	.word	0x080087d9
 80087b0:	080087d9 	.word	0x080087d9
 80087b4:	080087d1 	.word	0x080087d1
 80087b8:	2300      	movs	r3, #0
 80087ba:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80087be:	e0d8      	b.n	8008972 <UART_SetConfig+0x2e6>
 80087c0:	2302      	movs	r3, #2
 80087c2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80087c6:	e0d4      	b.n	8008972 <UART_SetConfig+0x2e6>
 80087c8:	2304      	movs	r3, #4
 80087ca:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80087ce:	e0d0      	b.n	8008972 <UART_SetConfig+0x2e6>
 80087d0:	2308      	movs	r3, #8
 80087d2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80087d6:	e0cc      	b.n	8008972 <UART_SetConfig+0x2e6>
 80087d8:	2310      	movs	r3, #16
 80087da:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80087de:	e0c8      	b.n	8008972 <UART_SetConfig+0x2e6>
 80087e0:	68fb      	ldr	r3, [r7, #12]
 80087e2:	681b      	ldr	r3, [r3, #0]
 80087e4:	4a5e      	ldr	r2, [pc, #376]	@ (8008960 <UART_SetConfig+0x2d4>)
 80087e6:	4293      	cmp	r3, r2
 80087e8:	d125      	bne.n	8008836 <UART_SetConfig+0x1aa>
 80087ea:	4b5b      	ldr	r3, [pc, #364]	@ (8008958 <UART_SetConfig+0x2cc>)
 80087ec:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80087f0:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 80087f4:	2b30      	cmp	r3, #48	@ 0x30
 80087f6:	d016      	beq.n	8008826 <UART_SetConfig+0x19a>
 80087f8:	2b30      	cmp	r3, #48	@ 0x30
 80087fa:	d818      	bhi.n	800882e <UART_SetConfig+0x1a2>
 80087fc:	2b20      	cmp	r3, #32
 80087fe:	d00a      	beq.n	8008816 <UART_SetConfig+0x18a>
 8008800:	2b20      	cmp	r3, #32
 8008802:	d814      	bhi.n	800882e <UART_SetConfig+0x1a2>
 8008804:	2b00      	cmp	r3, #0
 8008806:	d002      	beq.n	800880e <UART_SetConfig+0x182>
 8008808:	2b10      	cmp	r3, #16
 800880a:	d008      	beq.n	800881e <UART_SetConfig+0x192>
 800880c:	e00f      	b.n	800882e <UART_SetConfig+0x1a2>
 800880e:	2300      	movs	r3, #0
 8008810:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8008814:	e0ad      	b.n	8008972 <UART_SetConfig+0x2e6>
 8008816:	2302      	movs	r3, #2
 8008818:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800881c:	e0a9      	b.n	8008972 <UART_SetConfig+0x2e6>
 800881e:	2304      	movs	r3, #4
 8008820:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8008824:	e0a5      	b.n	8008972 <UART_SetConfig+0x2e6>
 8008826:	2308      	movs	r3, #8
 8008828:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800882c:	e0a1      	b.n	8008972 <UART_SetConfig+0x2e6>
 800882e:	2310      	movs	r3, #16
 8008830:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8008834:	e09d      	b.n	8008972 <UART_SetConfig+0x2e6>
 8008836:	68fb      	ldr	r3, [r7, #12]
 8008838:	681b      	ldr	r3, [r3, #0]
 800883a:	4a4a      	ldr	r2, [pc, #296]	@ (8008964 <UART_SetConfig+0x2d8>)
 800883c:	4293      	cmp	r3, r2
 800883e:	d125      	bne.n	800888c <UART_SetConfig+0x200>
 8008840:	4b45      	ldr	r3, [pc, #276]	@ (8008958 <UART_SetConfig+0x2cc>)
 8008842:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008846:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 800884a:	2bc0      	cmp	r3, #192	@ 0xc0
 800884c:	d016      	beq.n	800887c <UART_SetConfig+0x1f0>
 800884e:	2bc0      	cmp	r3, #192	@ 0xc0
 8008850:	d818      	bhi.n	8008884 <UART_SetConfig+0x1f8>
 8008852:	2b80      	cmp	r3, #128	@ 0x80
 8008854:	d00a      	beq.n	800886c <UART_SetConfig+0x1e0>
 8008856:	2b80      	cmp	r3, #128	@ 0x80
 8008858:	d814      	bhi.n	8008884 <UART_SetConfig+0x1f8>
 800885a:	2b00      	cmp	r3, #0
 800885c:	d002      	beq.n	8008864 <UART_SetConfig+0x1d8>
 800885e:	2b40      	cmp	r3, #64	@ 0x40
 8008860:	d008      	beq.n	8008874 <UART_SetConfig+0x1e8>
 8008862:	e00f      	b.n	8008884 <UART_SetConfig+0x1f8>
 8008864:	2300      	movs	r3, #0
 8008866:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800886a:	e082      	b.n	8008972 <UART_SetConfig+0x2e6>
 800886c:	2302      	movs	r3, #2
 800886e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8008872:	e07e      	b.n	8008972 <UART_SetConfig+0x2e6>
 8008874:	2304      	movs	r3, #4
 8008876:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800887a:	e07a      	b.n	8008972 <UART_SetConfig+0x2e6>
 800887c:	2308      	movs	r3, #8
 800887e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8008882:	e076      	b.n	8008972 <UART_SetConfig+0x2e6>
 8008884:	2310      	movs	r3, #16
 8008886:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800888a:	e072      	b.n	8008972 <UART_SetConfig+0x2e6>
 800888c:	68fb      	ldr	r3, [r7, #12]
 800888e:	681b      	ldr	r3, [r3, #0]
 8008890:	4a35      	ldr	r2, [pc, #212]	@ (8008968 <UART_SetConfig+0x2dc>)
 8008892:	4293      	cmp	r3, r2
 8008894:	d12a      	bne.n	80088ec <UART_SetConfig+0x260>
 8008896:	4b30      	ldr	r3, [pc, #192]	@ (8008958 <UART_SetConfig+0x2cc>)
 8008898:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800889c:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80088a0:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80088a4:	d01a      	beq.n	80088dc <UART_SetConfig+0x250>
 80088a6:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80088aa:	d81b      	bhi.n	80088e4 <UART_SetConfig+0x258>
 80088ac:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80088b0:	d00c      	beq.n	80088cc <UART_SetConfig+0x240>
 80088b2:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80088b6:	d815      	bhi.n	80088e4 <UART_SetConfig+0x258>
 80088b8:	2b00      	cmp	r3, #0
 80088ba:	d003      	beq.n	80088c4 <UART_SetConfig+0x238>
 80088bc:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80088c0:	d008      	beq.n	80088d4 <UART_SetConfig+0x248>
 80088c2:	e00f      	b.n	80088e4 <UART_SetConfig+0x258>
 80088c4:	2300      	movs	r3, #0
 80088c6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80088ca:	e052      	b.n	8008972 <UART_SetConfig+0x2e6>
 80088cc:	2302      	movs	r3, #2
 80088ce:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80088d2:	e04e      	b.n	8008972 <UART_SetConfig+0x2e6>
 80088d4:	2304      	movs	r3, #4
 80088d6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80088da:	e04a      	b.n	8008972 <UART_SetConfig+0x2e6>
 80088dc:	2308      	movs	r3, #8
 80088de:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80088e2:	e046      	b.n	8008972 <UART_SetConfig+0x2e6>
 80088e4:	2310      	movs	r3, #16
 80088e6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80088ea:	e042      	b.n	8008972 <UART_SetConfig+0x2e6>
 80088ec:	68fb      	ldr	r3, [r7, #12]
 80088ee:	681b      	ldr	r3, [r3, #0]
 80088f0:	4a17      	ldr	r2, [pc, #92]	@ (8008950 <UART_SetConfig+0x2c4>)
 80088f2:	4293      	cmp	r3, r2
 80088f4:	d13a      	bne.n	800896c <UART_SetConfig+0x2e0>
 80088f6:	4b18      	ldr	r3, [pc, #96]	@ (8008958 <UART_SetConfig+0x2cc>)
 80088f8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80088fc:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8008900:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8008904:	d01a      	beq.n	800893c <UART_SetConfig+0x2b0>
 8008906:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800890a:	d81b      	bhi.n	8008944 <UART_SetConfig+0x2b8>
 800890c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8008910:	d00c      	beq.n	800892c <UART_SetConfig+0x2a0>
 8008912:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8008916:	d815      	bhi.n	8008944 <UART_SetConfig+0x2b8>
 8008918:	2b00      	cmp	r3, #0
 800891a:	d003      	beq.n	8008924 <UART_SetConfig+0x298>
 800891c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8008920:	d008      	beq.n	8008934 <UART_SetConfig+0x2a8>
 8008922:	e00f      	b.n	8008944 <UART_SetConfig+0x2b8>
 8008924:	2300      	movs	r3, #0
 8008926:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800892a:	e022      	b.n	8008972 <UART_SetConfig+0x2e6>
 800892c:	2302      	movs	r3, #2
 800892e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8008932:	e01e      	b.n	8008972 <UART_SetConfig+0x2e6>
 8008934:	2304      	movs	r3, #4
 8008936:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800893a:	e01a      	b.n	8008972 <UART_SetConfig+0x2e6>
 800893c:	2308      	movs	r3, #8
 800893e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8008942:	e016      	b.n	8008972 <UART_SetConfig+0x2e6>
 8008944:	2310      	movs	r3, #16
 8008946:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800894a:	e012      	b.n	8008972 <UART_SetConfig+0x2e6>
 800894c:	efff69f3 	.word	0xefff69f3
 8008950:	40008000 	.word	0x40008000
 8008954:	40013800 	.word	0x40013800
 8008958:	40021000 	.word	0x40021000
 800895c:	40004400 	.word	0x40004400
 8008960:	40004800 	.word	0x40004800
 8008964:	40004c00 	.word	0x40004c00
 8008968:	40005000 	.word	0x40005000
 800896c:	2310      	movs	r3, #16
 800896e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8008972:	68fb      	ldr	r3, [r7, #12]
 8008974:	681b      	ldr	r3, [r3, #0]
 8008976:	4a9f      	ldr	r2, [pc, #636]	@ (8008bf4 <UART_SetConfig+0x568>)
 8008978:	4293      	cmp	r3, r2
 800897a:	d17a      	bne.n	8008a72 <UART_SetConfig+0x3e6>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 800897c:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8008980:	2b08      	cmp	r3, #8
 8008982:	d824      	bhi.n	80089ce <UART_SetConfig+0x342>
 8008984:	a201      	add	r2, pc, #4	@ (adr r2, 800898c <UART_SetConfig+0x300>)
 8008986:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800898a:	bf00      	nop
 800898c:	080089b1 	.word	0x080089b1
 8008990:	080089cf 	.word	0x080089cf
 8008994:	080089b9 	.word	0x080089b9
 8008998:	080089cf 	.word	0x080089cf
 800899c:	080089bf 	.word	0x080089bf
 80089a0:	080089cf 	.word	0x080089cf
 80089a4:	080089cf 	.word	0x080089cf
 80089a8:	080089cf 	.word	0x080089cf
 80089ac:	080089c7 	.word	0x080089c7
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80089b0:	f7fd fea8 	bl	8006704 <HAL_RCC_GetPCLK1Freq>
 80089b4:	61f8      	str	r0, [r7, #28]
        break;
 80089b6:	e010      	b.n	80089da <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80089b8:	4b8f      	ldr	r3, [pc, #572]	@ (8008bf8 <UART_SetConfig+0x56c>)
 80089ba:	61fb      	str	r3, [r7, #28]
        break;
 80089bc:	e00d      	b.n	80089da <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80089be:	f7fd fe09 	bl	80065d4 <HAL_RCC_GetSysClockFreq>
 80089c2:	61f8      	str	r0, [r7, #28]
        break;
 80089c4:	e009      	b.n	80089da <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80089c6:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80089ca:	61fb      	str	r3, [r7, #28]
        break;
 80089cc:	e005      	b.n	80089da <UART_SetConfig+0x34e>
      default:
        pclk = 0U;
 80089ce:	2300      	movs	r3, #0
 80089d0:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 80089d2:	2301      	movs	r3, #1
 80089d4:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 80089d8:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 80089da:	69fb      	ldr	r3, [r7, #28]
 80089dc:	2b00      	cmp	r3, #0
 80089de:	f000 80fb 	beq.w	8008bd8 <UART_SetConfig+0x54c>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
#else
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 80089e2:	68fb      	ldr	r3, [r7, #12]
 80089e4:	685a      	ldr	r2, [r3, #4]
 80089e6:	4613      	mov	r3, r2
 80089e8:	005b      	lsls	r3, r3, #1
 80089ea:	4413      	add	r3, r2
 80089ec:	69fa      	ldr	r2, [r7, #28]
 80089ee:	429a      	cmp	r2, r3
 80089f0:	d305      	bcc.n	80089fe <UART_SetConfig+0x372>
          (pclk > (4096U * huart->Init.BaudRate)))
 80089f2:	68fb      	ldr	r3, [r7, #12]
 80089f4:	685b      	ldr	r3, [r3, #4]
 80089f6:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 80089f8:	69fa      	ldr	r2, [r7, #28]
 80089fa:	429a      	cmp	r2, r3
 80089fc:	d903      	bls.n	8008a06 <UART_SetConfig+0x37a>
      {
        ret = HAL_ERROR;
 80089fe:	2301      	movs	r3, #1
 8008a00:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8008a04:	e0e8      	b.n	8008bd8 <UART_SetConfig+0x54c>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 8008a06:	69fb      	ldr	r3, [r7, #28]
 8008a08:	2200      	movs	r2, #0
 8008a0a:	461c      	mov	r4, r3
 8008a0c:	4615      	mov	r5, r2
 8008a0e:	f04f 0200 	mov.w	r2, #0
 8008a12:	f04f 0300 	mov.w	r3, #0
 8008a16:	022b      	lsls	r3, r5, #8
 8008a18:	ea43 6314 	orr.w	r3, r3, r4, lsr #24
 8008a1c:	0222      	lsls	r2, r4, #8
 8008a1e:	68f9      	ldr	r1, [r7, #12]
 8008a20:	6849      	ldr	r1, [r1, #4]
 8008a22:	0849      	lsrs	r1, r1, #1
 8008a24:	2000      	movs	r0, #0
 8008a26:	4688      	mov	r8, r1
 8008a28:	4681      	mov	r9, r0
 8008a2a:	eb12 0a08 	adds.w	sl, r2, r8
 8008a2e:	eb43 0b09 	adc.w	fp, r3, r9
 8008a32:	68fb      	ldr	r3, [r7, #12]
 8008a34:	685b      	ldr	r3, [r3, #4]
 8008a36:	2200      	movs	r2, #0
 8008a38:	603b      	str	r3, [r7, #0]
 8008a3a:	607a      	str	r2, [r7, #4]
 8008a3c:	e9d7 2300 	ldrd	r2, r3, [r7]
 8008a40:	4650      	mov	r0, sl
 8008a42:	4659      	mov	r1, fp
 8008a44:	f7f7 fc24 	bl	8000290 <__aeabi_uldivmod>
 8008a48:	4602      	mov	r2, r0
 8008a4a:	460b      	mov	r3, r1
 8008a4c:	4613      	mov	r3, r2
 8008a4e:	61bb      	str	r3, [r7, #24]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8008a50:	69bb      	ldr	r3, [r7, #24]
 8008a52:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8008a56:	d308      	bcc.n	8008a6a <UART_SetConfig+0x3de>
 8008a58:	69bb      	ldr	r3, [r7, #24]
 8008a5a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8008a5e:	d204      	bcs.n	8008a6a <UART_SetConfig+0x3de>
        {
          huart->Instance->BRR = usartdiv;
 8008a60:	68fb      	ldr	r3, [r7, #12]
 8008a62:	681b      	ldr	r3, [r3, #0]
 8008a64:	69ba      	ldr	r2, [r7, #24]
 8008a66:	60da      	str	r2, [r3, #12]
 8008a68:	e0b6      	b.n	8008bd8 <UART_SetConfig+0x54c>
        }
        else
        {
          ret = HAL_ERROR;
 8008a6a:	2301      	movs	r3, #1
 8008a6c:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8008a70:	e0b2      	b.n	8008bd8 <UART_SetConfig+0x54c>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8008a72:	68fb      	ldr	r3, [r7, #12]
 8008a74:	69db      	ldr	r3, [r3, #28]
 8008a76:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8008a7a:	d15e      	bne.n	8008b3a <UART_SetConfig+0x4ae>
  {
    switch (clocksource)
 8008a7c:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8008a80:	2b08      	cmp	r3, #8
 8008a82:	d828      	bhi.n	8008ad6 <UART_SetConfig+0x44a>
 8008a84:	a201      	add	r2, pc, #4	@ (adr r2, 8008a8c <UART_SetConfig+0x400>)
 8008a86:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008a8a:	bf00      	nop
 8008a8c:	08008ab1 	.word	0x08008ab1
 8008a90:	08008ab9 	.word	0x08008ab9
 8008a94:	08008ac1 	.word	0x08008ac1
 8008a98:	08008ad7 	.word	0x08008ad7
 8008a9c:	08008ac7 	.word	0x08008ac7
 8008aa0:	08008ad7 	.word	0x08008ad7
 8008aa4:	08008ad7 	.word	0x08008ad7
 8008aa8:	08008ad7 	.word	0x08008ad7
 8008aac:	08008acf 	.word	0x08008acf
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8008ab0:	f7fd fe28 	bl	8006704 <HAL_RCC_GetPCLK1Freq>
 8008ab4:	61f8      	str	r0, [r7, #28]
        break;
 8008ab6:	e014      	b.n	8008ae2 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8008ab8:	f7fd fe3a 	bl	8006730 <HAL_RCC_GetPCLK2Freq>
 8008abc:	61f8      	str	r0, [r7, #28]
        break;
 8008abe:	e010      	b.n	8008ae2 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8008ac0:	4b4d      	ldr	r3, [pc, #308]	@ (8008bf8 <UART_SetConfig+0x56c>)
 8008ac2:	61fb      	str	r3, [r7, #28]
        break;
 8008ac4:	e00d      	b.n	8008ae2 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8008ac6:	f7fd fd85 	bl	80065d4 <HAL_RCC_GetSysClockFreq>
 8008aca:	61f8      	str	r0, [r7, #28]
        break;
 8008acc:	e009      	b.n	8008ae2 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8008ace:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8008ad2:	61fb      	str	r3, [r7, #28]
        break;
 8008ad4:	e005      	b.n	8008ae2 <UART_SetConfig+0x456>
      default:
        pclk = 0U;
 8008ad6:	2300      	movs	r3, #0
 8008ad8:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8008ada:	2301      	movs	r3, #1
 8008adc:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 8008ae0:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8008ae2:	69fb      	ldr	r3, [r7, #28]
 8008ae4:	2b00      	cmp	r3, #0
 8008ae6:	d077      	beq.n	8008bd8 <UART_SetConfig+0x54c>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8008ae8:	69fb      	ldr	r3, [r7, #28]
 8008aea:	005a      	lsls	r2, r3, #1
 8008aec:	68fb      	ldr	r3, [r7, #12]
 8008aee:	685b      	ldr	r3, [r3, #4]
 8008af0:	085b      	lsrs	r3, r3, #1
 8008af2:	441a      	add	r2, r3
 8008af4:	68fb      	ldr	r3, [r7, #12]
 8008af6:	685b      	ldr	r3, [r3, #4]
 8008af8:	fbb2 f3f3 	udiv	r3, r2, r3
 8008afc:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8008afe:	69bb      	ldr	r3, [r7, #24]
 8008b00:	2b0f      	cmp	r3, #15
 8008b02:	d916      	bls.n	8008b32 <UART_SetConfig+0x4a6>
 8008b04:	69bb      	ldr	r3, [r7, #24]
 8008b06:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8008b0a:	d212      	bcs.n	8008b32 <UART_SetConfig+0x4a6>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8008b0c:	69bb      	ldr	r3, [r7, #24]
 8008b0e:	b29b      	uxth	r3, r3
 8008b10:	f023 030f 	bic.w	r3, r3, #15
 8008b14:	82fb      	strh	r3, [r7, #22]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8008b16:	69bb      	ldr	r3, [r7, #24]
 8008b18:	085b      	lsrs	r3, r3, #1
 8008b1a:	b29b      	uxth	r3, r3
 8008b1c:	f003 0307 	and.w	r3, r3, #7
 8008b20:	b29a      	uxth	r2, r3
 8008b22:	8afb      	ldrh	r3, [r7, #22]
 8008b24:	4313      	orrs	r3, r2
 8008b26:	82fb      	strh	r3, [r7, #22]
        huart->Instance->BRR = brrtemp;
 8008b28:	68fb      	ldr	r3, [r7, #12]
 8008b2a:	681b      	ldr	r3, [r3, #0]
 8008b2c:	8afa      	ldrh	r2, [r7, #22]
 8008b2e:	60da      	str	r2, [r3, #12]
 8008b30:	e052      	b.n	8008bd8 <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 8008b32:	2301      	movs	r3, #1
 8008b34:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8008b38:	e04e      	b.n	8008bd8 <UART_SetConfig+0x54c>
      }
    }
  }
  else
  {
    switch (clocksource)
 8008b3a:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8008b3e:	2b08      	cmp	r3, #8
 8008b40:	d827      	bhi.n	8008b92 <UART_SetConfig+0x506>
 8008b42:	a201      	add	r2, pc, #4	@ (adr r2, 8008b48 <UART_SetConfig+0x4bc>)
 8008b44:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008b48:	08008b6d 	.word	0x08008b6d
 8008b4c:	08008b75 	.word	0x08008b75
 8008b50:	08008b7d 	.word	0x08008b7d
 8008b54:	08008b93 	.word	0x08008b93
 8008b58:	08008b83 	.word	0x08008b83
 8008b5c:	08008b93 	.word	0x08008b93
 8008b60:	08008b93 	.word	0x08008b93
 8008b64:	08008b93 	.word	0x08008b93
 8008b68:	08008b8b 	.word	0x08008b8b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8008b6c:	f7fd fdca 	bl	8006704 <HAL_RCC_GetPCLK1Freq>
 8008b70:	61f8      	str	r0, [r7, #28]
        break;
 8008b72:	e014      	b.n	8008b9e <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8008b74:	f7fd fddc 	bl	8006730 <HAL_RCC_GetPCLK2Freq>
 8008b78:	61f8      	str	r0, [r7, #28]
        break;
 8008b7a:	e010      	b.n	8008b9e <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8008b7c:	4b1e      	ldr	r3, [pc, #120]	@ (8008bf8 <UART_SetConfig+0x56c>)
 8008b7e:	61fb      	str	r3, [r7, #28]
        break;
 8008b80:	e00d      	b.n	8008b9e <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8008b82:	f7fd fd27 	bl	80065d4 <HAL_RCC_GetSysClockFreq>
 8008b86:	61f8      	str	r0, [r7, #28]
        break;
 8008b88:	e009      	b.n	8008b9e <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8008b8a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8008b8e:	61fb      	str	r3, [r7, #28]
        break;
 8008b90:	e005      	b.n	8008b9e <UART_SetConfig+0x512>
      default:
        pclk = 0U;
 8008b92:	2300      	movs	r3, #0
 8008b94:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8008b96:	2301      	movs	r3, #1
 8008b98:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 8008b9c:	bf00      	nop
    }

    if (pclk != 0U)
 8008b9e:	69fb      	ldr	r3, [r7, #28]
 8008ba0:	2b00      	cmp	r3, #0
 8008ba2:	d019      	beq.n	8008bd8 <UART_SetConfig+0x54c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8008ba4:	68fb      	ldr	r3, [r7, #12]
 8008ba6:	685b      	ldr	r3, [r3, #4]
 8008ba8:	085a      	lsrs	r2, r3, #1
 8008baa:	69fb      	ldr	r3, [r7, #28]
 8008bac:	441a      	add	r2, r3
 8008bae:	68fb      	ldr	r3, [r7, #12]
 8008bb0:	685b      	ldr	r3, [r3, #4]
 8008bb2:	fbb2 f3f3 	udiv	r3, r2, r3
 8008bb6:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8008bb8:	69bb      	ldr	r3, [r7, #24]
 8008bba:	2b0f      	cmp	r3, #15
 8008bbc:	d909      	bls.n	8008bd2 <UART_SetConfig+0x546>
 8008bbe:	69bb      	ldr	r3, [r7, #24]
 8008bc0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8008bc4:	d205      	bcs.n	8008bd2 <UART_SetConfig+0x546>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8008bc6:	69bb      	ldr	r3, [r7, #24]
 8008bc8:	b29a      	uxth	r2, r3
 8008bca:	68fb      	ldr	r3, [r7, #12]
 8008bcc:	681b      	ldr	r3, [r3, #0]
 8008bce:	60da      	str	r2, [r3, #12]
 8008bd0:	e002      	b.n	8008bd8 <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 8008bd2:	2301      	movs	r3, #1
 8008bd4:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8008bd8:	68fb      	ldr	r3, [r7, #12]
 8008bda:	2200      	movs	r2, #0
 8008bdc:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 8008bde:	68fb      	ldr	r3, [r7, #12]
 8008be0:	2200      	movs	r2, #0
 8008be2:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 8008be4:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
}
 8008be8:	4618      	mov	r0, r3
 8008bea:	3728      	adds	r7, #40	@ 0x28
 8008bec:	46bd      	mov	sp, r7
 8008bee:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8008bf2:	bf00      	nop
 8008bf4:	40008000 	.word	0x40008000
 8008bf8:	00f42400 	.word	0x00f42400

08008bfc <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8008bfc:	b480      	push	{r7}
 8008bfe:	b083      	sub	sp, #12
 8008c00:	af00      	add	r7, sp, #0
 8008c02:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8008c04:	687b      	ldr	r3, [r7, #4]
 8008c06:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008c08:	f003 0308 	and.w	r3, r3, #8
 8008c0c:	2b00      	cmp	r3, #0
 8008c0e:	d00a      	beq.n	8008c26 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8008c10:	687b      	ldr	r3, [r7, #4]
 8008c12:	681b      	ldr	r3, [r3, #0]
 8008c14:	685b      	ldr	r3, [r3, #4]
 8008c16:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8008c1a:	687b      	ldr	r3, [r7, #4]
 8008c1c:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8008c1e:	687b      	ldr	r3, [r7, #4]
 8008c20:	681b      	ldr	r3, [r3, #0]
 8008c22:	430a      	orrs	r2, r1
 8008c24:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8008c26:	687b      	ldr	r3, [r7, #4]
 8008c28:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008c2a:	f003 0301 	and.w	r3, r3, #1
 8008c2e:	2b00      	cmp	r3, #0
 8008c30:	d00a      	beq.n	8008c48 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8008c32:	687b      	ldr	r3, [r7, #4]
 8008c34:	681b      	ldr	r3, [r3, #0]
 8008c36:	685b      	ldr	r3, [r3, #4]
 8008c38:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8008c3c:	687b      	ldr	r3, [r7, #4]
 8008c3e:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8008c40:	687b      	ldr	r3, [r7, #4]
 8008c42:	681b      	ldr	r3, [r3, #0]
 8008c44:	430a      	orrs	r2, r1
 8008c46:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8008c48:	687b      	ldr	r3, [r7, #4]
 8008c4a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008c4c:	f003 0302 	and.w	r3, r3, #2
 8008c50:	2b00      	cmp	r3, #0
 8008c52:	d00a      	beq.n	8008c6a <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8008c54:	687b      	ldr	r3, [r7, #4]
 8008c56:	681b      	ldr	r3, [r3, #0]
 8008c58:	685b      	ldr	r3, [r3, #4]
 8008c5a:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8008c5e:	687b      	ldr	r3, [r7, #4]
 8008c60:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008c62:	687b      	ldr	r3, [r7, #4]
 8008c64:	681b      	ldr	r3, [r3, #0]
 8008c66:	430a      	orrs	r2, r1
 8008c68:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8008c6a:	687b      	ldr	r3, [r7, #4]
 8008c6c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008c6e:	f003 0304 	and.w	r3, r3, #4
 8008c72:	2b00      	cmp	r3, #0
 8008c74:	d00a      	beq.n	8008c8c <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8008c76:	687b      	ldr	r3, [r7, #4]
 8008c78:	681b      	ldr	r3, [r3, #0]
 8008c7a:	685b      	ldr	r3, [r3, #4]
 8008c7c:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8008c80:	687b      	ldr	r3, [r7, #4]
 8008c82:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8008c84:	687b      	ldr	r3, [r7, #4]
 8008c86:	681b      	ldr	r3, [r3, #0]
 8008c88:	430a      	orrs	r2, r1
 8008c8a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8008c8c:	687b      	ldr	r3, [r7, #4]
 8008c8e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008c90:	f003 0310 	and.w	r3, r3, #16
 8008c94:	2b00      	cmp	r3, #0
 8008c96:	d00a      	beq.n	8008cae <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8008c98:	687b      	ldr	r3, [r7, #4]
 8008c9a:	681b      	ldr	r3, [r3, #0]
 8008c9c:	689b      	ldr	r3, [r3, #8]
 8008c9e:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8008ca2:	687b      	ldr	r3, [r7, #4]
 8008ca4:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8008ca6:	687b      	ldr	r3, [r7, #4]
 8008ca8:	681b      	ldr	r3, [r3, #0]
 8008caa:	430a      	orrs	r2, r1
 8008cac:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8008cae:	687b      	ldr	r3, [r7, #4]
 8008cb0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008cb2:	f003 0320 	and.w	r3, r3, #32
 8008cb6:	2b00      	cmp	r3, #0
 8008cb8:	d00a      	beq.n	8008cd0 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8008cba:	687b      	ldr	r3, [r7, #4]
 8008cbc:	681b      	ldr	r3, [r3, #0]
 8008cbe:	689b      	ldr	r3, [r3, #8]
 8008cc0:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8008cc4:	687b      	ldr	r3, [r7, #4]
 8008cc6:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8008cc8:	687b      	ldr	r3, [r7, #4]
 8008cca:	681b      	ldr	r3, [r3, #0]
 8008ccc:	430a      	orrs	r2, r1
 8008cce:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8008cd0:	687b      	ldr	r3, [r7, #4]
 8008cd2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008cd4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008cd8:	2b00      	cmp	r3, #0
 8008cda:	d01a      	beq.n	8008d12 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8008cdc:	687b      	ldr	r3, [r7, #4]
 8008cde:	681b      	ldr	r3, [r3, #0]
 8008ce0:	685b      	ldr	r3, [r3, #4]
 8008ce2:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8008ce6:	687b      	ldr	r3, [r7, #4]
 8008ce8:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8008cea:	687b      	ldr	r3, [r7, #4]
 8008cec:	681b      	ldr	r3, [r3, #0]
 8008cee:	430a      	orrs	r2, r1
 8008cf0:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8008cf2:	687b      	ldr	r3, [r7, #4]
 8008cf4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008cf6:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8008cfa:	d10a      	bne.n	8008d12 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8008cfc:	687b      	ldr	r3, [r7, #4]
 8008cfe:	681b      	ldr	r3, [r3, #0]
 8008d00:	685b      	ldr	r3, [r3, #4]
 8008d02:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8008d06:	687b      	ldr	r3, [r7, #4]
 8008d08:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8008d0a:	687b      	ldr	r3, [r7, #4]
 8008d0c:	681b      	ldr	r3, [r3, #0]
 8008d0e:	430a      	orrs	r2, r1
 8008d10:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8008d12:	687b      	ldr	r3, [r7, #4]
 8008d14:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008d16:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008d1a:	2b00      	cmp	r3, #0
 8008d1c:	d00a      	beq.n	8008d34 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8008d1e:	687b      	ldr	r3, [r7, #4]
 8008d20:	681b      	ldr	r3, [r3, #0]
 8008d22:	685b      	ldr	r3, [r3, #4]
 8008d24:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8008d28:	687b      	ldr	r3, [r7, #4]
 8008d2a:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8008d2c:	687b      	ldr	r3, [r7, #4]
 8008d2e:	681b      	ldr	r3, [r3, #0]
 8008d30:	430a      	orrs	r2, r1
 8008d32:	605a      	str	r2, [r3, #4]
  }
}
 8008d34:	bf00      	nop
 8008d36:	370c      	adds	r7, #12
 8008d38:	46bd      	mov	sp, r7
 8008d3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d3e:	4770      	bx	lr

08008d40 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8008d40:	b580      	push	{r7, lr}
 8008d42:	b098      	sub	sp, #96	@ 0x60
 8008d44:	af02      	add	r7, sp, #8
 8008d46:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008d48:	687b      	ldr	r3, [r7, #4]
 8008d4a:	2200      	movs	r2, #0
 8008d4c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8008d50:	f7fa fd22 	bl	8003798 <HAL_GetTick>
 8008d54:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8008d56:	687b      	ldr	r3, [r7, #4]
 8008d58:	681b      	ldr	r3, [r3, #0]
 8008d5a:	681b      	ldr	r3, [r3, #0]
 8008d5c:	f003 0308 	and.w	r3, r3, #8
 8008d60:	2b08      	cmp	r3, #8
 8008d62:	d12e      	bne.n	8008dc2 <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8008d64:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8008d68:	9300      	str	r3, [sp, #0]
 8008d6a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8008d6c:	2200      	movs	r2, #0
 8008d6e:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8008d72:	6878      	ldr	r0, [r7, #4]
 8008d74:	f000 f88c 	bl	8008e90 <UART_WaitOnFlagUntilTimeout>
 8008d78:	4603      	mov	r3, r0
 8008d7a:	2b00      	cmp	r3, #0
 8008d7c:	d021      	beq.n	8008dc2 <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 8008d7e:	687b      	ldr	r3, [r7, #4]
 8008d80:	681b      	ldr	r3, [r3, #0]
 8008d82:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008d84:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008d86:	e853 3f00 	ldrex	r3, [r3]
 8008d8a:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8008d8c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008d8e:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8008d92:	653b      	str	r3, [r7, #80]	@ 0x50
 8008d94:	687b      	ldr	r3, [r7, #4]
 8008d96:	681b      	ldr	r3, [r3, #0]
 8008d98:	461a      	mov	r2, r3
 8008d9a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8008d9c:	647b      	str	r3, [r7, #68]	@ 0x44
 8008d9e:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008da0:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8008da2:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8008da4:	e841 2300 	strex	r3, r2, [r1]
 8008da8:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8008daa:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008dac:	2b00      	cmp	r3, #0
 8008dae:	d1e6      	bne.n	8008d7e <UART_CheckIdleState+0x3e>
#endif /* USART_CR1_FIFOEN */

      huart->gState = HAL_UART_STATE_READY;
 8008db0:	687b      	ldr	r3, [r7, #4]
 8008db2:	2220      	movs	r2, #32
 8008db4:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 8008db6:	687b      	ldr	r3, [r7, #4]
 8008db8:	2200      	movs	r2, #0
 8008dba:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8008dbe:	2303      	movs	r3, #3
 8008dc0:	e062      	b.n	8008e88 <UART_CheckIdleState+0x148>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8008dc2:	687b      	ldr	r3, [r7, #4]
 8008dc4:	681b      	ldr	r3, [r3, #0]
 8008dc6:	681b      	ldr	r3, [r3, #0]
 8008dc8:	f003 0304 	and.w	r3, r3, #4
 8008dcc:	2b04      	cmp	r3, #4
 8008dce:	d149      	bne.n	8008e64 <UART_CheckIdleState+0x124>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8008dd0:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8008dd4:	9300      	str	r3, [sp, #0]
 8008dd6:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8008dd8:	2200      	movs	r2, #0
 8008dda:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8008dde:	6878      	ldr	r0, [r7, #4]
 8008de0:	f000 f856 	bl	8008e90 <UART_WaitOnFlagUntilTimeout>
 8008de4:	4603      	mov	r3, r0
 8008de6:	2b00      	cmp	r3, #0
 8008de8:	d03c      	beq.n	8008e64 <UART_CheckIdleState+0x124>
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8008dea:	687b      	ldr	r3, [r7, #4]
 8008dec:	681b      	ldr	r3, [r3, #0]
 8008dee:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008df0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008df2:	e853 3f00 	ldrex	r3, [r3]
 8008df6:	623b      	str	r3, [r7, #32]
   return(result);
 8008df8:	6a3b      	ldr	r3, [r7, #32]
 8008dfa:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8008dfe:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8008e00:	687b      	ldr	r3, [r7, #4]
 8008e02:	681b      	ldr	r3, [r3, #0]
 8008e04:	461a      	mov	r2, r3
 8008e06:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8008e08:	633b      	str	r3, [r7, #48]	@ 0x30
 8008e0a:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008e0c:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8008e0e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8008e10:	e841 2300 	strex	r3, r2, [r1]
 8008e14:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8008e16:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008e18:	2b00      	cmp	r3, #0
 8008e1a:	d1e6      	bne.n	8008dea <UART_CheckIdleState+0xaa>
#endif /* USART_CR1_FIFOEN */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008e1c:	687b      	ldr	r3, [r7, #4]
 8008e1e:	681b      	ldr	r3, [r3, #0]
 8008e20:	3308      	adds	r3, #8
 8008e22:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008e24:	693b      	ldr	r3, [r7, #16]
 8008e26:	e853 3f00 	ldrex	r3, [r3]
 8008e2a:	60fb      	str	r3, [r7, #12]
   return(result);
 8008e2c:	68fb      	ldr	r3, [r7, #12]
 8008e2e:	f023 0301 	bic.w	r3, r3, #1
 8008e32:	64bb      	str	r3, [r7, #72]	@ 0x48
 8008e34:	687b      	ldr	r3, [r7, #4]
 8008e36:	681b      	ldr	r3, [r3, #0]
 8008e38:	3308      	adds	r3, #8
 8008e3a:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8008e3c:	61fa      	str	r2, [r7, #28]
 8008e3e:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008e40:	69b9      	ldr	r1, [r7, #24]
 8008e42:	69fa      	ldr	r2, [r7, #28]
 8008e44:	e841 2300 	strex	r3, r2, [r1]
 8008e48:	617b      	str	r3, [r7, #20]
   return(result);
 8008e4a:	697b      	ldr	r3, [r7, #20]
 8008e4c:	2b00      	cmp	r3, #0
 8008e4e:	d1e5      	bne.n	8008e1c <UART_CheckIdleState+0xdc>

      huart->RxState = HAL_UART_STATE_READY;
 8008e50:	687b      	ldr	r3, [r7, #4]
 8008e52:	2220      	movs	r2, #32
 8008e54:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      __HAL_UNLOCK(huart);
 8008e58:	687b      	ldr	r3, [r7, #4]
 8008e5a:	2200      	movs	r2, #0
 8008e5c:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8008e60:	2303      	movs	r3, #3
 8008e62:	e011      	b.n	8008e88 <UART_CheckIdleState+0x148>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8008e64:	687b      	ldr	r3, [r7, #4]
 8008e66:	2220      	movs	r2, #32
 8008e68:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 8008e6a:	687b      	ldr	r3, [r7, #4]
 8008e6c:	2220      	movs	r2, #32
 8008e6e:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008e72:	687b      	ldr	r3, [r7, #4]
 8008e74:	2200      	movs	r2, #0
 8008e76:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8008e78:	687b      	ldr	r3, [r7, #4]
 8008e7a:	2200      	movs	r2, #0
 8008e7c:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 8008e7e:	687b      	ldr	r3, [r7, #4]
 8008e80:	2200      	movs	r2, #0
 8008e82:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

  return HAL_OK;
 8008e86:	2300      	movs	r3, #0
}
 8008e88:	4618      	mov	r0, r3
 8008e8a:	3758      	adds	r7, #88	@ 0x58
 8008e8c:	46bd      	mov	sp, r7
 8008e8e:	bd80      	pop	{r7, pc}

08008e90 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8008e90:	b580      	push	{r7, lr}
 8008e92:	b084      	sub	sp, #16
 8008e94:	af00      	add	r7, sp, #0
 8008e96:	60f8      	str	r0, [r7, #12]
 8008e98:	60b9      	str	r1, [r7, #8]
 8008e9a:	603b      	str	r3, [r7, #0]
 8008e9c:	4613      	mov	r3, r2
 8008e9e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8008ea0:	e04f      	b.n	8008f42 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8008ea2:	69bb      	ldr	r3, [r7, #24]
 8008ea4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008ea8:	d04b      	beq.n	8008f42 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8008eaa:	f7fa fc75 	bl	8003798 <HAL_GetTick>
 8008eae:	4602      	mov	r2, r0
 8008eb0:	683b      	ldr	r3, [r7, #0]
 8008eb2:	1ad3      	subs	r3, r2, r3
 8008eb4:	69ba      	ldr	r2, [r7, #24]
 8008eb6:	429a      	cmp	r2, r3
 8008eb8:	d302      	bcc.n	8008ec0 <UART_WaitOnFlagUntilTimeout+0x30>
 8008eba:	69bb      	ldr	r3, [r7, #24]
 8008ebc:	2b00      	cmp	r3, #0
 8008ebe:	d101      	bne.n	8008ec4 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8008ec0:	2303      	movs	r3, #3
 8008ec2:	e04e      	b.n	8008f62 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8008ec4:	68fb      	ldr	r3, [r7, #12]
 8008ec6:	681b      	ldr	r3, [r3, #0]
 8008ec8:	681b      	ldr	r3, [r3, #0]
 8008eca:	f003 0304 	and.w	r3, r3, #4
 8008ece:	2b00      	cmp	r3, #0
 8008ed0:	d037      	beq.n	8008f42 <UART_WaitOnFlagUntilTimeout+0xb2>
 8008ed2:	68bb      	ldr	r3, [r7, #8]
 8008ed4:	2b80      	cmp	r3, #128	@ 0x80
 8008ed6:	d034      	beq.n	8008f42 <UART_WaitOnFlagUntilTimeout+0xb2>
 8008ed8:	68bb      	ldr	r3, [r7, #8]
 8008eda:	2b40      	cmp	r3, #64	@ 0x40
 8008edc:	d031      	beq.n	8008f42 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8008ede:	68fb      	ldr	r3, [r7, #12]
 8008ee0:	681b      	ldr	r3, [r3, #0]
 8008ee2:	69db      	ldr	r3, [r3, #28]
 8008ee4:	f003 0308 	and.w	r3, r3, #8
 8008ee8:	2b08      	cmp	r3, #8
 8008eea:	d110      	bne.n	8008f0e <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8008eec:	68fb      	ldr	r3, [r7, #12]
 8008eee:	681b      	ldr	r3, [r3, #0]
 8008ef0:	2208      	movs	r2, #8
 8008ef2:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8008ef4:	68f8      	ldr	r0, [r7, #12]
 8008ef6:	f000 f838 	bl	8008f6a <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8008efa:	68fb      	ldr	r3, [r7, #12]
 8008efc:	2208      	movs	r2, #8
 8008efe:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8008f02:	68fb      	ldr	r3, [r7, #12]
 8008f04:	2200      	movs	r2, #0
 8008f06:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_ERROR;
 8008f0a:	2301      	movs	r3, #1
 8008f0c:	e029      	b.n	8008f62 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8008f0e:	68fb      	ldr	r3, [r7, #12]
 8008f10:	681b      	ldr	r3, [r3, #0]
 8008f12:	69db      	ldr	r3, [r3, #28]
 8008f14:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8008f18:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8008f1c:	d111      	bne.n	8008f42 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8008f1e:	68fb      	ldr	r3, [r7, #12]
 8008f20:	681b      	ldr	r3, [r3, #0]
 8008f22:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8008f26:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8008f28:	68f8      	ldr	r0, [r7, #12]
 8008f2a:	f000 f81e 	bl	8008f6a <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8008f2e:	68fb      	ldr	r3, [r7, #12]
 8008f30:	2220      	movs	r2, #32
 8008f32:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8008f36:	68fb      	ldr	r3, [r7, #12]
 8008f38:	2200      	movs	r2, #0
 8008f3a:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_TIMEOUT;
 8008f3e:	2303      	movs	r3, #3
 8008f40:	e00f      	b.n	8008f62 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8008f42:	68fb      	ldr	r3, [r7, #12]
 8008f44:	681b      	ldr	r3, [r3, #0]
 8008f46:	69da      	ldr	r2, [r3, #28]
 8008f48:	68bb      	ldr	r3, [r7, #8]
 8008f4a:	4013      	ands	r3, r2
 8008f4c:	68ba      	ldr	r2, [r7, #8]
 8008f4e:	429a      	cmp	r2, r3
 8008f50:	bf0c      	ite	eq
 8008f52:	2301      	moveq	r3, #1
 8008f54:	2300      	movne	r3, #0
 8008f56:	b2db      	uxtb	r3, r3
 8008f58:	461a      	mov	r2, r3
 8008f5a:	79fb      	ldrb	r3, [r7, #7]
 8008f5c:	429a      	cmp	r2, r3
 8008f5e:	d0a0      	beq.n	8008ea2 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8008f60:	2300      	movs	r3, #0
}
 8008f62:	4618      	mov	r0, r3
 8008f64:	3710      	adds	r7, #16
 8008f66:	46bd      	mov	sp, r7
 8008f68:	bd80      	pop	{r7, pc}

08008f6a <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8008f6a:	b480      	push	{r7}
 8008f6c:	b095      	sub	sp, #84	@ 0x54
 8008f6e:	af00      	add	r7, sp, #0
 8008f70:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8008f72:	687b      	ldr	r3, [r7, #4]
 8008f74:	681b      	ldr	r3, [r3, #0]
 8008f76:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008f78:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008f7a:	e853 3f00 	ldrex	r3, [r3]
 8008f7e:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8008f80:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008f82:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8008f86:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8008f88:	687b      	ldr	r3, [r7, #4]
 8008f8a:	681b      	ldr	r3, [r3, #0]
 8008f8c:	461a      	mov	r2, r3
 8008f8e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8008f90:	643b      	str	r3, [r7, #64]	@ 0x40
 8008f92:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008f94:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8008f96:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8008f98:	e841 2300 	strex	r3, r2, [r1]
 8008f9c:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8008f9e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008fa0:	2b00      	cmp	r3, #0
 8008fa2:	d1e6      	bne.n	8008f72 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008fa4:	687b      	ldr	r3, [r7, #4]
 8008fa6:	681b      	ldr	r3, [r3, #0]
 8008fa8:	3308      	adds	r3, #8
 8008faa:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008fac:	6a3b      	ldr	r3, [r7, #32]
 8008fae:	e853 3f00 	ldrex	r3, [r3]
 8008fb2:	61fb      	str	r3, [r7, #28]
   return(result);
 8008fb4:	69fb      	ldr	r3, [r7, #28]
 8008fb6:	f023 0301 	bic.w	r3, r3, #1
 8008fba:	64bb      	str	r3, [r7, #72]	@ 0x48
 8008fbc:	687b      	ldr	r3, [r7, #4]
 8008fbe:	681b      	ldr	r3, [r3, #0]
 8008fc0:	3308      	adds	r3, #8
 8008fc2:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8008fc4:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8008fc6:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008fc8:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8008fca:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8008fcc:	e841 2300 	strex	r3, r2, [r1]
 8008fd0:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8008fd2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008fd4:	2b00      	cmp	r3, #0
 8008fd6:	d1e5      	bne.n	8008fa4 <UART_EndRxTransfer+0x3a>
#endif /* USART_CR1_FIFOEN */

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008fd8:	687b      	ldr	r3, [r7, #4]
 8008fda:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8008fdc:	2b01      	cmp	r3, #1
 8008fde:	d118      	bne.n	8009012 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008fe0:	687b      	ldr	r3, [r7, #4]
 8008fe2:	681b      	ldr	r3, [r3, #0]
 8008fe4:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008fe6:	68fb      	ldr	r3, [r7, #12]
 8008fe8:	e853 3f00 	ldrex	r3, [r3]
 8008fec:	60bb      	str	r3, [r7, #8]
   return(result);
 8008fee:	68bb      	ldr	r3, [r7, #8]
 8008ff0:	f023 0310 	bic.w	r3, r3, #16
 8008ff4:	647b      	str	r3, [r7, #68]	@ 0x44
 8008ff6:	687b      	ldr	r3, [r7, #4]
 8008ff8:	681b      	ldr	r3, [r3, #0]
 8008ffa:	461a      	mov	r2, r3
 8008ffc:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8008ffe:	61bb      	str	r3, [r7, #24]
 8009000:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009002:	6979      	ldr	r1, [r7, #20]
 8009004:	69ba      	ldr	r2, [r7, #24]
 8009006:	e841 2300 	strex	r3, r2, [r1]
 800900a:	613b      	str	r3, [r7, #16]
   return(result);
 800900c:	693b      	ldr	r3, [r7, #16]
 800900e:	2b00      	cmp	r3, #0
 8009010:	d1e6      	bne.n	8008fe0 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8009012:	687b      	ldr	r3, [r7, #4]
 8009014:	2220      	movs	r2, #32
 8009016:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800901a:	687b      	ldr	r3, [r7, #4]
 800901c:	2200      	movs	r2, #0
 800901e:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8009020:	687b      	ldr	r3, [r7, #4]
 8009022:	2200      	movs	r2, #0
 8009024:	669a      	str	r2, [r3, #104]	@ 0x68
}
 8009026:	bf00      	nop
 8009028:	3754      	adds	r7, #84	@ 0x54
 800902a:	46bd      	mov	sp, r7
 800902c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009030:	4770      	bx	lr
	...

08009034 <arm_split_rfft_q15>:
 8009034:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009038:	b083      	sub	sp, #12
 800903a:	f101 4580 	add.w	r5, r1, #1073741824	@ 0x40000000
 800903e:	9c0c      	ldr	r4, [sp, #48]	@ 0x30
 8009040:	9f0d      	ldr	r7, [sp, #52]	@ 0x34
 8009042:	3d01      	subs	r5, #1
 8009044:	eb04 06c1 	add.w	r6, r4, r1, lsl #3
 8009048:	00ac      	lsls	r4, r5, #2
 800904a:	9401      	str	r4, [sp, #4]
 800904c:	1e4c      	subs	r4, r1, #1
 800904e:	eb00 0585 	add.w	r5, r0, r5, lsl #2
 8009052:	eb02 0287 	add.w	r2, r2, r7, lsl #2
 8009056:	eb03 0387 	add.w	r3, r3, r7, lsl #2
 800905a:	d02d      	beq.n	80090b8 <arm_split_rfft_q15+0x84>
 800905c:	2f01      	cmp	r7, #1
 800905e:	f1a6 0c04 	sub.w	ip, r6, #4
 8009062:	f100 0604 	add.w	r6, r0, #4
 8009066:	d13e      	bne.n	80090e6 <arm_split_rfft_q15+0xb2>
 8009068:	9f0c      	ldr	r7, [sp, #48]	@ 0x30
 800906a:	f1ac 0104 	sub.w	r1, ip, #4
 800906e:	f107 0808 	add.w	r8, r7, #8
 8009072:	f856 7b04 	ldr.w	r7, [r6], #4
 8009076:	f852 9b04 	ldr.w	r9, [r2], #4
 800907a:	fb47 fc09 	smusd	ip, r7, r9
 800907e:	f855 e904 	ldr.w	lr, [r5], #-4
 8009082:	f853 ab04 	ldr.w	sl, [r3], #4
 8009086:	fb2e cc0a 	smlad	ip, lr, sl, ip
 800908a:	fb4e fe1a 	smusdx	lr, lr, sl
 800908e:	fb27 e719 	smladx	r7, r7, r9, lr
 8009092:	143f      	asrs	r7, r7, #16
 8009094:	ea4f 4c2c 	mov.w	ip, ip, asr #16
 8009098:	f1c7 0e00 	rsb	lr, r7, #0
 800909c:	3c01      	subs	r4, #1
 800909e:	f828 7c02 	strh.w	r7, [r8, #-2]
 80090a2:	f828 cc04 	strh.w	ip, [r8, #-4]
 80090a6:	f1a1 0104 	sub.w	r1, r1, #4
 80090aa:	f8a1 e00a 	strh.w	lr, [r1, #10]
 80090ae:	f8a1 c008 	strh.w	ip, [r1, #8]
 80090b2:	f108 0804 	add.w	r8, r8, #4
 80090b6:	d1dc      	bne.n	8009072 <arm_split_rfft_q15+0x3e>
 80090b8:	f9b0 1002 	ldrsh.w	r1, [r0, #2]
 80090bc:	f9b0 3000 	ldrsh.w	r3, [r0]
 80090c0:	9c0c      	ldr	r4, [sp, #48]	@ 0x30
 80090c2:	9a01      	ldr	r2, [sp, #4]
 80090c4:	1a5b      	subs	r3, r3, r1
 80090c6:	4422      	add	r2, r4
 80090c8:	2100      	movs	r1, #0
 80090ca:	105b      	asrs	r3, r3, #1
 80090cc:	8093      	strh	r3, [r2, #4]
 80090ce:	80d1      	strh	r1, [r2, #6]
 80090d0:	f9b0 3000 	ldrsh.w	r3, [r0]
 80090d4:	f9b0 2002 	ldrsh.w	r2, [r0, #2]
 80090d8:	8061      	strh	r1, [r4, #2]
 80090da:	4413      	add	r3, r2
 80090dc:	105b      	asrs	r3, r3, #1
 80090de:	8023      	strh	r3, [r4, #0]
 80090e0:	b003      	add	sp, #12
 80090e2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80090e6:	ea4f 0b87 	mov.w	fp, r7, lsl #2
 80090ea:	9f0c      	ldr	r7, [sp, #48]	@ 0x30
 80090ec:	f1ac 0104 	sub.w	r1, ip, #4
 80090f0:	f107 0808 	add.w	r8, r7, #8
 80090f4:	f856 7b04 	ldr.w	r7, [r6], #4
 80090f8:	f8d2 9000 	ldr.w	r9, [r2]
 80090fc:	fb47 fc09 	smusd	ip, r7, r9
 8009100:	f855 e904 	ldr.w	lr, [r5], #-4
 8009104:	f8d3 a000 	ldr.w	sl, [r3]
 8009108:	fb2e cc0a 	smlad	ip, lr, sl, ip
 800910c:	fb4e fe1a 	smusdx	lr, lr, sl
 8009110:	fb27 e719 	smladx	r7, r7, r9, lr
 8009114:	143f      	asrs	r7, r7, #16
 8009116:	ea4f 4c2c 	mov.w	ip, ip, asr #16
 800911a:	f1c7 0e00 	rsb	lr, r7, #0
 800911e:	3c01      	subs	r4, #1
 8009120:	f828 7c02 	strh.w	r7, [r8, #-2]
 8009124:	f828 cc04 	strh.w	ip, [r8, #-4]
 8009128:	445b      	add	r3, fp
 800912a:	f8a1 e006 	strh.w	lr, [r1, #6]
 800912e:	f8a1 c004 	strh.w	ip, [r1, #4]
 8009132:	445a      	add	r2, fp
 8009134:	f108 0804 	add.w	r8, r8, #4
 8009138:	f1a1 0104 	sub.w	r1, r1, #4
 800913c:	d1da      	bne.n	80090f4 <arm_split_rfft_q15+0xc0>
 800913e:	e7bb      	b.n	80090b8 <arm_split_rfft_q15+0x84>

08009140 <arm_rfft_q15>:
 8009140:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009144:	f890 e004 	ldrb.w	lr, [r0, #4]
 8009148:	6806      	ldr	r6, [r0, #0]
 800914a:	f1be 0f01 	cmp.w	lr, #1
 800914e:	4604      	mov	r4, r0
 8009150:	b083      	sub	sp, #12
 8009152:	6940      	ldr	r0, [r0, #20]
 8009154:	4615      	mov	r5, r2
 8009156:	ea4f 0656 	mov.w	r6, r6, lsr #1
 800915a:	460f      	mov	r7, r1
 800915c:	d00f      	beq.n	800917e <arm_rfft_q15+0x3e>
 800915e:	7963      	ldrb	r3, [r4, #5]
 8009160:	4672      	mov	r2, lr
 8009162:	f000 fd41 	bl	8009be8 <arm_cfft_q15>
 8009166:	68a3      	ldr	r3, [r4, #8]
 8009168:	9301      	str	r3, [sp, #4]
 800916a:	9500      	str	r5, [sp, #0]
 800916c:	e9d4 2303 	ldrd	r2, r3, [r4, #12]
 8009170:	4631      	mov	r1, r6
 8009172:	4638      	mov	r0, r7
 8009174:	f7ff ff5e 	bl	8009034 <arm_split_rfft_q15>
 8009178:	b003      	add	sp, #12
 800917a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800917e:	e9d4 3103 	ldrd	r3, r1, [r4, #12]
 8009182:	68a2      	ldr	r2, [r4, #8]
 8009184:	eb07 0c86 	add.w	ip, r7, r6, lsl #2
 8009188:	b30e      	cbz	r6, 80091ce <arm_rfft_q15+0x8e>
 800918a:	2a01      	cmp	r2, #1
 800918c:	ea4f 0b82 	mov.w	fp, r2, lsl #2
 8009190:	d132      	bne.n	80091f8 <arm_rfft_q15+0xb8>
 8009192:	46a9      	mov	r9, r5
 8009194:	f85c 8904 	ldr.w	r8, [ip], #-4
 8009198:	f851 2b04 	ldr.w	r2, [r1], #4
 800919c:	fb48 fa02 	smusd	sl, r8, r2
 80091a0:	f857 bb04 	ldr.w	fp, [r7], #4
 80091a4:	f853 eb04 	ldr.w	lr, [r3], #4
 80091a8:	fb2b aa0e 	smlad	sl, fp, lr, sl
 80091ac:	fb28 f812 	smuadx	r8, r8, r2
 80091b0:	f1c8 0200 	rsb	r2, r8, #0
 80091b4:	fb4e 2e1b 	smlsdx	lr, lr, fp, r2
 80091b8:	ea4f 421e 	mov.w	r2, lr, lsr #16
 80091bc:	0412      	lsls	r2, r2, #16
 80091be:	ea42 421a 	orr.w	r2, r2, sl, lsr #16
 80091c2:	3e01      	subs	r6, #1
 80091c4:	f849 2b04 	str.w	r2, [r9], #4
 80091c8:	d1e4      	bne.n	8009194 <arm_rfft_q15+0x54>
 80091ca:	f894 e004 	ldrb.w	lr, [r4, #4]
 80091ce:	7963      	ldrb	r3, [r4, #5]
 80091d0:	4672      	mov	r2, lr
 80091d2:	4629      	mov	r1, r5
 80091d4:	f000 fd08 	bl	8009be8 <arm_cfft_q15>
 80091d8:	6823      	ldr	r3, [r4, #0]
 80091da:	2b00      	cmp	r3, #0
 80091dc:	d0cc      	beq.n	8009178 <arm_rfft_q15+0x38>
 80091de:	3d02      	subs	r5, #2
 80091e0:	2100      	movs	r1, #0
 80091e2:	f935 3f02 	ldrsh.w	r3, [r5, #2]!
 80091e6:	005b      	lsls	r3, r3, #1
 80091e8:	802b      	strh	r3, [r5, #0]
 80091ea:	6823      	ldr	r3, [r4, #0]
 80091ec:	3101      	adds	r1, #1
 80091ee:	428b      	cmp	r3, r1
 80091f0:	d8f7      	bhi.n	80091e2 <arm_rfft_q15+0xa2>
 80091f2:	b003      	add	sp, #12
 80091f4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80091f8:	ee07 0a90 	vmov	s15, r0
 80091fc:	46a8      	mov	r8, r5
 80091fe:	f85c e904 	ldr.w	lr, [ip], #-4
 8009202:	6808      	ldr	r0, [r1, #0]
 8009204:	fb4e f900 	smusd	r9, lr, r0
 8009208:	f857 ab04 	ldr.w	sl, [r7], #4
 800920c:	681a      	ldr	r2, [r3, #0]
 800920e:	fb2a 9902 	smlad	r9, sl, r2, r9
 8009212:	fb2e fe10 	smuadx	lr, lr, r0
 8009216:	f1ce 0e00 	rsb	lr, lr, #0
 800921a:	fb42 e21a 	smlsdx	r2, r2, sl, lr
 800921e:	0c12      	lsrs	r2, r2, #16
 8009220:	0412      	lsls	r2, r2, #16
 8009222:	ea42 4219 	orr.w	r2, r2, r9, lsr #16
 8009226:	3e01      	subs	r6, #1
 8009228:	f848 2b04 	str.w	r2, [r8], #4
 800922c:	4459      	add	r1, fp
 800922e:	445b      	add	r3, fp
 8009230:	d1e5      	bne.n	80091fe <arm_rfft_q15+0xbe>
 8009232:	ee17 0a90 	vmov	r0, s15
 8009236:	e7c8      	b.n	80091ca <arm_rfft_q15+0x8a>

08009238 <arm_rfft_init_q15>:
 8009238:	b430      	push	{r4, r5}
 800923a:	b289      	uxth	r1, r1
 800923c:	4d31      	ldr	r5, [pc, #196]	@ (8009304 <arm_rfft_init_q15+0xcc>)
 800923e:	4c32      	ldr	r4, [pc, #200]	@ (8009308 <arm_rfft_init_q15+0xd0>)
 8009240:	6001      	str	r1, [r0, #0]
 8009242:	f5b1 7f00 	cmp.w	r1, #512	@ 0x200
 8009246:	e9c0 5403 	strd	r5, r4, [r0, #12]
 800924a:	7102      	strb	r2, [r0, #4]
 800924c:	7143      	strb	r3, [r0, #5]
 800924e:	d053      	beq.n	80092f8 <arm_rfft_init_q15+0xc0>
 8009250:	d91a      	bls.n	8009288 <arm_rfft_init_q15+0x50>
 8009252:	f5b1 5f80 	cmp.w	r1, #4096	@ 0x1000
 8009256:	d033      	beq.n	80092c0 <arm_rfft_init_q15+0x88>
 8009258:	d909      	bls.n	800926e <arm_rfft_init_q15+0x36>
 800925a:	f5b1 5f00 	cmp.w	r1, #8192	@ 0x2000
 800925e:	d12b      	bne.n	80092b8 <arm_rfft_init_q15+0x80>
 8009260:	4b2a      	ldr	r3, [pc, #168]	@ (800930c <arm_rfft_init_q15+0xd4>)
 8009262:	6143      	str	r3, [r0, #20]
 8009264:	2201      	movs	r2, #1
 8009266:	6082      	str	r2, [r0, #8]
 8009268:	2000      	movs	r0, #0
 800926a:	bc30      	pop	{r4, r5}
 800926c:	4770      	bx	lr
 800926e:	f5b1 6f80 	cmp.w	r1, #1024	@ 0x400
 8009272:	d02c      	beq.n	80092ce <arm_rfft_init_q15+0x96>
 8009274:	f5b1 6f00 	cmp.w	r1, #2048	@ 0x800
 8009278:	d11e      	bne.n	80092b8 <arm_rfft_init_q15+0x80>
 800927a:	4b25      	ldr	r3, [pc, #148]	@ (8009310 <arm_rfft_init_q15+0xd8>)
 800927c:	6143      	str	r3, [r0, #20]
 800927e:	2204      	movs	r2, #4
 8009280:	6082      	str	r2, [r0, #8]
 8009282:	bc30      	pop	{r4, r5}
 8009284:	2000      	movs	r0, #0
 8009286:	4770      	bx	lr
 8009288:	2980      	cmp	r1, #128	@ 0x80
 800928a:	d027      	beq.n	80092dc <arm_rfft_init_q15+0xa4>
 800928c:	d909      	bls.n	80092a2 <arm_rfft_init_q15+0x6a>
 800928e:	f5b1 7f80 	cmp.w	r1, #256	@ 0x100
 8009292:	d111      	bne.n	80092b8 <arm_rfft_init_q15+0x80>
 8009294:	4b1f      	ldr	r3, [pc, #124]	@ (8009314 <arm_rfft_init_q15+0xdc>)
 8009296:	6143      	str	r3, [r0, #20]
 8009298:	2220      	movs	r2, #32
 800929a:	6082      	str	r2, [r0, #8]
 800929c:	bc30      	pop	{r4, r5}
 800929e:	2000      	movs	r0, #0
 80092a0:	4770      	bx	lr
 80092a2:	2920      	cmp	r1, #32
 80092a4:	d021      	beq.n	80092ea <arm_rfft_init_q15+0xb2>
 80092a6:	2940      	cmp	r1, #64	@ 0x40
 80092a8:	d106      	bne.n	80092b8 <arm_rfft_init_q15+0x80>
 80092aa:	4b1b      	ldr	r3, [pc, #108]	@ (8009318 <arm_rfft_init_q15+0xe0>)
 80092ac:	6143      	str	r3, [r0, #20]
 80092ae:	2280      	movs	r2, #128	@ 0x80
 80092b0:	6082      	str	r2, [r0, #8]
 80092b2:	bc30      	pop	{r4, r5}
 80092b4:	2000      	movs	r0, #0
 80092b6:	4770      	bx	lr
 80092b8:	f04f 30ff 	mov.w	r0, #4294967295
 80092bc:	bc30      	pop	{r4, r5}
 80092be:	4770      	bx	lr
 80092c0:	4b16      	ldr	r3, [pc, #88]	@ (800931c <arm_rfft_init_q15+0xe4>)
 80092c2:	6143      	str	r3, [r0, #20]
 80092c4:	2202      	movs	r2, #2
 80092c6:	6082      	str	r2, [r0, #8]
 80092c8:	bc30      	pop	{r4, r5}
 80092ca:	2000      	movs	r0, #0
 80092cc:	4770      	bx	lr
 80092ce:	4b14      	ldr	r3, [pc, #80]	@ (8009320 <arm_rfft_init_q15+0xe8>)
 80092d0:	6143      	str	r3, [r0, #20]
 80092d2:	2208      	movs	r2, #8
 80092d4:	6082      	str	r2, [r0, #8]
 80092d6:	bc30      	pop	{r4, r5}
 80092d8:	2000      	movs	r0, #0
 80092da:	4770      	bx	lr
 80092dc:	4b11      	ldr	r3, [pc, #68]	@ (8009324 <arm_rfft_init_q15+0xec>)
 80092de:	6143      	str	r3, [r0, #20]
 80092e0:	2240      	movs	r2, #64	@ 0x40
 80092e2:	6082      	str	r2, [r0, #8]
 80092e4:	bc30      	pop	{r4, r5}
 80092e6:	2000      	movs	r0, #0
 80092e8:	4770      	bx	lr
 80092ea:	4b0f      	ldr	r3, [pc, #60]	@ (8009328 <arm_rfft_init_q15+0xf0>)
 80092ec:	6143      	str	r3, [r0, #20]
 80092ee:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80092f2:	6082      	str	r2, [r0, #8]
 80092f4:	2000      	movs	r0, #0
 80092f6:	e7b8      	b.n	800926a <arm_rfft_init_q15+0x32>
 80092f8:	4b0c      	ldr	r3, [pc, #48]	@ (800932c <arm_rfft_init_q15+0xf4>)
 80092fa:	6143      	str	r3, [r0, #20]
 80092fc:	2210      	movs	r2, #16
 80092fe:	6082      	str	r2, [r0, #8]
 8009300:	2000      	movs	r0, #0
 8009302:	e7b2      	b.n	800926a <arm_rfft_init_q15+0x32>
 8009304:	0800f774 	.word	0x0800f774
 8009308:	08013774 	.word	0x08013774
 800930c:	0800b94c 	.word	0x0800b94c
 8009310:	0800b8ec 	.word	0x0800b8ec
 8009314:	0800b8fc 	.word	0x0800b8fc
 8009318:	0800b93c 	.word	0x0800b93c
 800931c:	0800b91c 	.word	0x0800b91c
 8009320:	0800b95c 	.word	0x0800b95c
 8009324:	0800b96c 	.word	0x0800b96c
 8009328:	0800b90c 	.word	0x0800b90c
 800932c:	0800b92c 	.word	0x0800b92c

08009330 <arm_mat_mult_fast_q15>:
 8009330:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009334:	b09d      	sub	sp, #116	@ 0x74
 8009336:	880f      	ldrh	r7, [r1, #0]
 8009338:	9009      	str	r0, [sp, #36]	@ 0x24
 800933a:	4606      	mov	r6, r0
 800933c:	8840      	ldrh	r0, [r0, #2]
 800933e:	884d      	ldrh	r5, [r1, #2]
 8009340:	8836      	ldrh	r6, [r6, #0]
 8009342:	684c      	ldr	r4, [r1, #4]
 8009344:	9017      	str	r0, [sp, #92]	@ 0x5c
 8009346:	42b8      	cmp	r0, r7
 8009348:	971a      	str	r7, [sp, #104]	@ 0x68
 800934a:	9518      	str	r5, [sp, #96]	@ 0x60
 800934c:	9616      	str	r6, [sp, #88]	@ 0x58
 800934e:	9219      	str	r2, [sp, #100]	@ 0x64
 8009350:	9311      	str	r3, [sp, #68]	@ 0x44
 8009352:	f040 81e9 	bne.w	8009728 <arm_mat_mult_fast_q15+0x3f8>
 8009356:	8813      	ldrh	r3, [r2, #0]
 8009358:	42b3      	cmp	r3, r6
 800935a:	f040 81e5 	bne.w	8009728 <arm_mat_mult_fast_q15+0x3f8>
 800935e:	8853      	ldrh	r3, [r2, #2]
 8009360:	42ab      	cmp	r3, r5
 8009362:	f040 81e1 	bne.w	8009728 <arm_mat_mult_fast_q15+0x3f8>
 8009366:	0043      	lsls	r3, r0, #1
 8009368:	2801      	cmp	r0, #1
 800936a:	ea4f 0695 	mov.w	r6, r5, lsr #2
 800936e:	9306      	str	r3, [sp, #24]
 8009370:	f005 0703 	and.w	r7, r5, #3
 8009374:	d133      	bne.n	80093de <arm_mat_mult_fast_q15+0xae>
 8009376:	f8dd a044 	ldr.w	sl, [sp, #68]	@ 0x44
 800937a:	fb06 fc03 	mul.w	ip, r6, r3
 800937e:	ea4f 0c8c 	mov.w	ip, ip, lsl #2
 8009382:	ea4f 08c6 	mov.w	r8, r6, lsl #3
 8009386:	ea4f 0e47 	mov.w	lr, r7, lsl #1
 800938a:	4655      	mov	r5, sl
 800938c:	4699      	mov	r9, r3
 800938e:	462b      	mov	r3, r5
 8009390:	b1ae      	cbz	r6, 80093be <arm_mat_mult_fast_q15+0x8e>
 8009392:	4621      	mov	r1, r4
 8009394:	4630      	mov	r0, r6
 8009396:	680a      	ldr	r2, [r1, #0]
 8009398:	801a      	strh	r2, [r3, #0]
 800939a:	1412      	asrs	r2, r2, #16
 800939c:	f823 2009 	strh.w	r2, [r3, r9]
 80093a0:	684a      	ldr	r2, [r1, #4]
 80093a2:	f823 2019 	strh.w	r2, [r3, r9, lsl #1]
 80093a6:	3801      	subs	r0, #1
 80093a8:	ea4f 4222 	mov.w	r2, r2, asr #16
 80093ac:	80da      	strh	r2, [r3, #6]
 80093ae:	f101 0108 	add.w	r1, r1, #8
 80093b2:	f103 0308 	add.w	r3, r3, #8
 80093b6:	d1ee      	bne.n	8009396 <arm_mat_mult_fast_q15+0x66>
 80093b8:	4444      	add	r4, r8
 80093ba:	eb05 030c 	add.w	r3, r5, ip
 80093be:	b147      	cbz	r7, 80093d2 <arm_mat_mult_fast_q15+0xa2>
 80093c0:	4621      	mov	r1, r4
 80093c2:	463a      	mov	r2, r7
 80093c4:	f931 0b02 	ldrsh.w	r0, [r1], #2
 80093c8:	8018      	strh	r0, [r3, #0]
 80093ca:	3a01      	subs	r2, #1
 80093cc:	444b      	add	r3, r9
 80093ce:	d1f9      	bne.n	80093c4 <arm_mat_mult_fast_q15+0x94>
 80093d0:	4474      	add	r4, lr
 80093d2:	45aa      	cmp	sl, r5
 80093d4:	f105 0302 	add.w	r3, r5, #2
 80093d8:	d038      	beq.n	800944c <arm_mat_mult_fast_q15+0x11c>
 80093da:	461d      	mov	r5, r3
 80093dc:	e7d7      	b.n	800938e <arm_mat_mult_fast_q15+0x5e>
 80093de:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 80093e0:	181d      	adds	r5, r3, r0
 80093e2:	fb06 f803 	mul.w	r8, r6, r3
 80093e6:	4696      	mov	lr, r2
 80093e8:	441a      	add	r2, r3
 80093ea:	006d      	lsls	r5, r5, #1
 80093ec:	ea4f 0888 	mov.w	r8, r8, lsl #2
 80093f0:	9212      	str	r2, [sp, #72]	@ 0x48
 80093f2:	ea4f 0cc0 	mov.w	ip, r0, lsl #3
 80093f6:	ea4f 09c6 	mov.w	r9, r6, lsl #3
 80093fa:	ea4f 0a47 	mov.w	sl, r7, lsl #1
 80093fe:	469b      	mov	fp, r3
 8009400:	4673      	mov	r3, lr
 8009402:	b1a6      	cbz	r6, 800942e <arm_mat_mult_fast_q15+0xfe>
 8009404:	4621      	mov	r1, r4
 8009406:	4630      	mov	r0, r6
 8009408:	680a      	ldr	r2, [r1, #0]
 800940a:	801a      	strh	r2, [r3, #0]
 800940c:	1412      	asrs	r2, r2, #16
 800940e:	f823 200b 	strh.w	r2, [r3, fp]
 8009412:	684a      	ldr	r2, [r1, #4]
 8009414:	f823 201b 	strh.w	r2, [r3, fp, lsl #1]
 8009418:	3801      	subs	r0, #1
 800941a:	ea4f 4222 	mov.w	r2, r2, asr #16
 800941e:	535a      	strh	r2, [r3, r5]
 8009420:	f101 0108 	add.w	r1, r1, #8
 8009424:	4463      	add	r3, ip
 8009426:	d1ef      	bne.n	8009408 <arm_mat_mult_fast_q15+0xd8>
 8009428:	444c      	add	r4, r9
 800942a:	eb0e 0308 	add.w	r3, lr, r8
 800942e:	b147      	cbz	r7, 8009442 <arm_mat_mult_fast_q15+0x112>
 8009430:	4621      	mov	r1, r4
 8009432:	463a      	mov	r2, r7
 8009434:	f931 0b02 	ldrsh.w	r0, [r1], #2
 8009438:	8018      	strh	r0, [r3, #0]
 800943a:	3a01      	subs	r2, #1
 800943c:	445b      	add	r3, fp
 800943e:	d1f9      	bne.n	8009434 <arm_mat_mult_fast_q15+0x104>
 8009440:	4454      	add	r4, sl
 8009442:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8009444:	f10e 0e02 	add.w	lr, lr, #2
 8009448:	4573      	cmp	r3, lr
 800944a:	d1d9      	bne.n	8009400 <arm_mat_mult_fast_q15+0xd0>
 800944c:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800944e:	9918      	ldr	r1, [sp, #96]	@ 0x60
 8009450:	685b      	ldr	r3, [r3, #4]
 8009452:	9a16      	ldr	r2, [sp, #88]	@ 0x58
 8009454:	930f      	str	r3, [sp, #60]	@ 0x3c
 8009456:	004c      	lsls	r4, r1, #1
 8009458:	eb03 0541 	add.w	r5, r3, r1, lsl #1
 800945c:	0852      	lsrs	r2, r2, #1
 800945e:	9415      	str	r4, [sp, #84]	@ 0x54
 8009460:	950d      	str	r5, [sp, #52]	@ 0x34
 8009462:	9210      	str	r2, [sp, #64]	@ 0x40
 8009464:	f000 80b1 	beq.w	80095ca <arm_mat_mult_fast_q15+0x29a>
 8009468:	9817      	ldr	r0, [sp, #92]	@ 0x5c
 800946a:	460a      	mov	r2, r1
 800946c:	0846      	lsrs	r6, r0, #1
 800946e:	f001 0101 	and.w	r1, r1, #1
 8009472:	f000 0001 	and.w	r0, r0, #1
 8009476:	0852      	lsrs	r2, r2, #1
 8009478:	911b      	str	r1, [sp, #108]	@ 0x6c
 800947a:	9607      	str	r6, [sp, #28]
 800947c:	ea4f 0141 	mov.w	r1, r1, lsl #1
 8009480:	900a      	str	r0, [sp, #40]	@ 0x28
 8009482:	f000 809f 	beq.w	80095c4 <arm_mat_mult_fast_q15+0x294>
 8009486:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 800948a:	1ac8      	subs	r0, r1, r3
 800948c:	3304      	adds	r3, #4
 800948e:	eb03 0282 	add.w	r2, r3, r2, lsl #2
 8009492:	9205      	str	r2, [sp, #20]
 8009494:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 8009496:	0092      	lsls	r2, r2, #2
 8009498:	920b      	str	r2, [sp, #44]	@ 0x2c
 800949a:	00b2      	lsls	r2, r6, #2
 800949c:	1861      	adds	r1, r4, r1
 800949e:	920c      	str	r2, [sp, #48]	@ 0x30
 80094a0:	2200      	movs	r2, #0
 80094a2:	9114      	str	r1, [sp, #80]	@ 0x50
 80094a4:	920e      	str	r2, [sp, #56]	@ 0x38
 80094a6:	9906      	ldr	r1, [sp, #24]
 80094a8:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 80094aa:	1828      	adds	r0, r5, r0
 80094ac:	440a      	add	r2, r1
 80094ae:	9013      	str	r0, [sp, #76]	@ 0x4c
 80094b0:	9212      	str	r2, [sp, #72]	@ 0x48
 80094b2:	9304      	str	r3, [sp, #16]
 80094b4:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80094b6:	005b      	lsls	r3, r3, #1
 80094b8:	9308      	str	r3, [sp, #32]
 80094ba:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80094bc:	3304      	adds	r3, #4
 80094be:	9303      	str	r3, [sp, #12]
 80094c0:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 80094c2:	9301      	str	r3, [sp, #4]
 80094c4:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 80094c6:	9300      	str	r3, [sp, #0]
 80094c8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80094ca:	9a08      	ldr	r2, [sp, #32]
 80094cc:	685b      	ldr	r3, [r3, #4]
 80094ce:	eb03 0b02 	add.w	fp, r3, r2
 80094d2:	9b06      	ldr	r3, [sp, #24]
 80094d4:	eb0b 0203 	add.w	r2, fp, r3
 80094d8:	9b07      	ldr	r3, [sp, #28]
 80094da:	9202      	str	r2, [sp, #8]
 80094dc:	e9dd e800 	ldrd	lr, r8, [sp]
 80094e0:	2b00      	cmp	r3, #0
 80094e2:	d06a      	beq.n	80095ba <arm_mat_mult_fast_q15+0x28a>
 80094e4:	2500      	movs	r5, #0
 80094e6:	462e      	mov	r6, r5
 80094e8:	462f      	mov	r7, r5
 80094ea:	46ac      	mov	ip, r5
 80094ec:	4692      	mov	sl, r2
 80094ee:	46d9      	mov	r9, fp
 80094f0:	f859 4b04 	ldr.w	r4, [r9], #4
 80094f4:	f858 0b04 	ldr.w	r0, [r8], #4
 80094f8:	f85a 2b04 	ldr.w	r2, [sl], #4
 80094fc:	f85e 1b04 	ldr.w	r1, [lr], #4
 8009500:	fb24 cc00 	smlad	ip, r4, r0, ip
 8009504:	fb24 7701 	smlad	r7, r4, r1, r7
 8009508:	fb22 6600 	smlad	r6, r2, r0, r6
 800950c:	fb22 5501 	smlad	r5, r2, r1, r5
 8009510:	3b01      	subs	r3, #1
 8009512:	d1ed      	bne.n	80094f0 <arm_mat_mult_fast_q15+0x1c0>
 8009514:	9a02      	ldr	r2, [sp, #8]
 8009516:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8009518:	4611      	mov	r1, r2
 800951a:	9a00      	ldr	r2, [sp, #0]
 800951c:	eb02 0e03 	add.w	lr, r2, r3
 8009520:	9a01      	ldr	r2, [sp, #4]
 8009522:	4419      	add	r1, r3
 8009524:	9102      	str	r1, [sp, #8]
 8009526:	449b      	add	fp, r3
 8009528:	eb02 0803 	add.w	r8, r2, r3
 800952c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800952e:	b183      	cbz	r3, 8009552 <arm_mat_mult_fast_q15+0x222>
 8009530:	9902      	ldr	r1, [sp, #8]
 8009532:	f9bb 3000 	ldrsh.w	r3, [fp]
 8009536:	f9b8 2000 	ldrsh.w	r2, [r8]
 800953a:	f9b1 1000 	ldrsh.w	r1, [r1]
 800953e:	f9be 0000 	ldrsh.w	r0, [lr]
 8009542:	fb03 cc02 	mla	ip, r3, r2, ip
 8009546:	fb02 6601 	mla	r6, r2, r1, r6
 800954a:	fb03 7700 	mla	r7, r3, r0, r7
 800954e:	fb01 5500 	mla	r5, r1, r0, r5
 8009552:	9b04      	ldr	r3, [sp, #16]
 8009554:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 8009556:	9801      	ldr	r0, [sp, #4]
 8009558:	ea4f 3cec 	mov.w	ip, ip, asr #15
 800955c:	13ff      	asrs	r7, r7, #15
 800955e:	1d19      	adds	r1, r3, #4
 8009560:	f823 cc04 	strh.w	ip, [r3, #-4]
 8009564:	f823 7c02 	strh.w	r7, [r3, #-2]
 8009568:	9b03      	ldr	r3, [sp, #12]
 800956a:	9104      	str	r1, [sp, #16]
 800956c:	13f6      	asrs	r6, r6, #15
 800956e:	13ed      	asrs	r5, r5, #15
 8009570:	f823 6c04 	strh.w	r6, [r3, #-4]
 8009574:	f823 5c02 	strh.w	r5, [r3, #-2]
 8009578:	3304      	adds	r3, #4
 800957a:	9303      	str	r3, [sp, #12]
 800957c:	9b00      	ldr	r3, [sp, #0]
 800957e:	4413      	add	r3, r2
 8009580:	9300      	str	r3, [sp, #0]
 8009582:	9b05      	ldr	r3, [sp, #20]
 8009584:	4604      	mov	r4, r0
 8009586:	4414      	add	r4, r2
 8009588:	428b      	cmp	r3, r1
 800958a:	9401      	str	r4, [sp, #4]
 800958c:	d19c      	bne.n	80094c8 <arm_mat_mult_fast_q15+0x198>
 800958e:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8009590:	9a06      	ldr	r2, [sp, #24]
 8009592:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 8009594:	4413      	add	r3, r2
 8009596:	930e      	str	r3, [sp, #56]	@ 0x38
 8009598:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800959a:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800959c:	4610      	mov	r0, r2
 800959e:	4419      	add	r1, r3
 80095a0:	9a05      	ldr	r2, [sp, #20]
 80095a2:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 80095a4:	910f      	str	r1, [sp, #60]	@ 0x3c
 80095a6:	4418      	add	r0, r3
 80095a8:	441a      	add	r2, r3
 80095aa:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 80095ac:	900d      	str	r0, [sp, #52]	@ 0x34
 80095ae:	3b01      	subs	r3, #1
 80095b0:	9205      	str	r2, [sp, #20]
 80095b2:	9310      	str	r3, [sp, #64]	@ 0x40
 80095b4:	d006      	beq.n	80095c4 <arm_mat_mult_fast_q15+0x294>
 80095b6:	1d0b      	adds	r3, r1, #4
 80095b8:	e77b      	b.n	80094b2 <arm_mat_mult_fast_q15+0x182>
 80095ba:	469c      	mov	ip, r3
 80095bc:	461d      	mov	r5, r3
 80095be:	461e      	mov	r6, r3
 80095c0:	461f      	mov	r7, r3
 80095c2:	e7b3      	b.n	800952c <arm_mat_mult_fast_q15+0x1fc>
 80095c4:	9b1b      	ldr	r3, [sp, #108]	@ 0x6c
 80095c6:	2b00      	cmp	r3, #0
 80095c8:	d155      	bne.n	8009676 <arm_mat_mult_fast_q15+0x346>
 80095ca:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 80095cc:	07da      	lsls	r2, r3, #31
 80095ce:	d54e      	bpl.n	800966e <arm_mat_mult_fast_q15+0x33e>
 80095d0:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 80095d2:	9918      	ldr	r1, [sp, #96]	@ 0x60
 80095d4:	6852      	ldr	r2, [r2, #4]
 80095d6:	3b01      	subs	r3, #1
 80095d8:	fb03 fe01 	mul.w	lr, r3, r1
 80095dc:	eb02 0e4e 	add.w	lr, r2, lr, lsl #1
 80095e0:	2900      	cmp	r1, #0
 80095e2:	d044      	beq.n	800966e <arm_mat_mult_fast_q15+0x33e>
 80095e4:	9a17      	ldr	r2, [sp, #92]	@ 0x5c
 80095e6:	fb03 f302 	mul.w	r3, r3, r2
 80095ea:	ea4f 0b43 	mov.w	fp, r3, lsl #1
 80095ee:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 80095f0:	f8cd b008 	str.w	fp, [sp, #8]
 80095f4:	4473      	add	r3, lr
 80095f6:	f002 0903 	and.w	r9, r2, #3
 80095fa:	ea4f 0892 	mov.w	r8, r2, lsr #2
 80095fe:	9301      	str	r3, [sp, #4]
 8009600:	f8dd b044 	ldr.w	fp, [sp, #68]	@ 0x44
 8009604:	ea4f 0349 	mov.w	r3, r9, lsl #1
 8009608:	ea4f 0ac8 	mov.w	sl, r8, lsl #3
 800960c:	9300      	str	r3, [sp, #0]
 800960e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009610:	685d      	ldr	r5, [r3, #4]
 8009612:	9b02      	ldr	r3, [sp, #8]
 8009614:	441d      	add	r5, r3
 8009616:	f1b8 0f00 	cmp.w	r8, #0
 800961a:	f000 8083 	beq.w	8009724 <arm_mat_mult_fast_q15+0x3f4>
 800961e:	4658      	mov	r0, fp
 8009620:	4629      	mov	r1, r5
 8009622:	4644      	mov	r4, r8
 8009624:	2300      	movs	r3, #0
 8009626:	680f      	ldr	r7, [r1, #0]
 8009628:	684a      	ldr	r2, [r1, #4]
 800962a:	f8d0 c000 	ldr.w	ip, [r0]
 800962e:	6846      	ldr	r6, [r0, #4]
 8009630:	3108      	adds	r1, #8
 8009632:	3008      	adds	r0, #8
 8009634:	fb27 330c 	smlad	r3, r7, ip, r3
 8009638:	fb22 3306 	smlad	r3, r2, r6, r3
 800963c:	3c01      	subs	r4, #1
 800963e:	d1f2      	bne.n	8009626 <arm_mat_mult_fast_q15+0x2f6>
 8009640:	44d3      	add	fp, sl
 8009642:	4455      	add	r5, sl
 8009644:	f1b9 0f00 	cmp.w	r9, #0
 8009648:	d00b      	beq.n	8009662 <arm_mat_mult_fast_q15+0x332>
 800964a:	4659      	mov	r1, fp
 800964c:	464a      	mov	r2, r9
 800964e:	f835 4b02 	ldrh.w	r4, [r5], #2
 8009652:	f831 0b02 	ldrh.w	r0, [r1], #2
 8009656:	3a01      	subs	r2, #1
 8009658:	fb14 3300 	smlabb	r3, r4, r0, r3
 800965c:	d1f7      	bne.n	800964e <arm_mat_mult_fast_q15+0x31e>
 800965e:	9a00      	ldr	r2, [sp, #0]
 8009660:	4493      	add	fp, r2
 8009662:	13db      	asrs	r3, r3, #15
 8009664:	f82e 3b02 	strh.w	r3, [lr], #2
 8009668:	9b01      	ldr	r3, [sp, #4]
 800966a:	459e      	cmp	lr, r3
 800966c:	d1cf      	bne.n	800960e <arm_mat_mult_fast_q15+0x2de>
 800966e:	2000      	movs	r0, #0
 8009670:	b01d      	add	sp, #116	@ 0x74
 8009672:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009676:	9b18      	ldr	r3, [sp, #96]	@ 0x60
 8009678:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800967a:	9915      	ldr	r1, [sp, #84]	@ 0x54
 800967c:	f8d2 c004 	ldr.w	ip, [r2, #4]
 8009680:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8009682:	f103 3bff 	add.w	fp, r3, #4294967295
 8009686:	9b1a      	ldr	r3, [sp, #104]	@ 0x68
 8009688:	fb03 fb0b 	mul.w	fp, r3, fp
 800968c:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800968e:	eb02 0b4b 	add.w	fp, r2, fp, lsl #1
 8009692:	9a17      	ldr	r2, [sp, #92]	@ 0x5c
 8009694:	685b      	ldr	r3, [r3, #4]
 8009696:	f002 0903 	and.w	r9, r2, #3
 800969a:	f1a1 0e02 	sub.w	lr, r1, #2
 800969e:	ea4f 0892 	mov.w	r8, r2, lsr #2
 80096a2:	449e      	add	lr, r3
 80096a4:	ea4f 0349 	mov.w	r3, r9, lsl #1
 80096a8:	eb0b 02c8 	add.w	r2, fp, r8, lsl #3
 80096ac:	9301      	str	r3, [sp, #4]
 80096ae:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 80096b0:	9202      	str	r2, [sp, #8]
 80096b2:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80096b6:	9200      	str	r2, [sp, #0]
 80096b8:	f023 0a01 	bic.w	sl, r3, #1
 80096bc:	f1b8 0f00 	cmp.w	r8, #0
 80096c0:	d02d      	beq.n	800971e <arm_mat_mult_fast_q15+0x3ee>
 80096c2:	4658      	mov	r0, fp
 80096c4:	4661      	mov	r1, ip
 80096c6:	4644      	mov	r4, r8
 80096c8:	2300      	movs	r3, #0
 80096ca:	680e      	ldr	r6, [r1, #0]
 80096cc:	684a      	ldr	r2, [r1, #4]
 80096ce:	6807      	ldr	r7, [r0, #0]
 80096d0:	6845      	ldr	r5, [r0, #4]
 80096d2:	3108      	adds	r1, #8
 80096d4:	3008      	adds	r0, #8
 80096d6:	fb26 3307 	smlad	r3, r6, r7, r3
 80096da:	fb22 3305 	smlad	r3, r2, r5, r3
 80096de:	3c01      	subs	r4, #1
 80096e0:	d1f3      	bne.n	80096ca <arm_mat_mult_fast_q15+0x39a>
 80096e2:	9a00      	ldr	r2, [sp, #0]
 80096e4:	9902      	ldr	r1, [sp, #8]
 80096e6:	4494      	add	ip, r2
 80096e8:	f1b9 0f00 	cmp.w	r9, #0
 80096ec:	d00b      	beq.n	8009706 <arm_mat_mult_fast_q15+0x3d6>
 80096ee:	4660      	mov	r0, ip
 80096f0:	464a      	mov	r2, r9
 80096f2:	f830 5b02 	ldrh.w	r5, [r0], #2
 80096f6:	f831 4b02 	ldrh.w	r4, [r1], #2
 80096fa:	3a01      	subs	r2, #1
 80096fc:	fb15 3304 	smlabb	r3, r5, r4, r3
 8009700:	d1f7      	bne.n	80096f2 <arm_mat_mult_fast_q15+0x3c2>
 8009702:	9a01      	ldr	r2, [sp, #4]
 8009704:	4494      	add	ip, r2
 8009706:	13db      	asrs	r3, r3, #15
 8009708:	f8ae 3000 	strh.w	r3, [lr]
 800970c:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 800970e:	f1ba 0a01 	subs.w	sl, sl, #1
 8009712:	449e      	add	lr, r3
 8009714:	f43f af59 	beq.w	80095ca <arm_mat_mult_fast_q15+0x29a>
 8009718:	f1b8 0f00 	cmp.w	r8, #0
 800971c:	d1d1      	bne.n	80096c2 <arm_mat_mult_fast_q15+0x392>
 800971e:	4659      	mov	r1, fp
 8009720:	4643      	mov	r3, r8
 8009722:	e7e1      	b.n	80096e8 <arm_mat_mult_fast_q15+0x3b8>
 8009724:	4643      	mov	r3, r8
 8009726:	e78d      	b.n	8009644 <arm_mat_mult_fast_q15+0x314>
 8009728:	f06f 0002 	mvn.w	r0, #2
 800972c:	b01d      	add	sp, #116	@ 0x74
 800972e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009732:	bf00      	nop

08009734 <arm_mat_init_q15>:
 8009734:	8001      	strh	r1, [r0, #0]
 8009736:	8042      	strh	r2, [r0, #2]
 8009738:	6043      	str	r3, [r0, #4]
 800973a:	4770      	bx	lr

0800973c <arm_cmplx_mag_q15>:
 800973c:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009740:	ea5f 0992 	movs.w	r9, r2, lsr #2
 8009744:	4617      	mov	r7, r2
 8009746:	4680      	mov	r8, r0
 8009748:	460e      	mov	r6, r1
 800974a:	d029      	beq.n	80097a0 <arm_cmplx_mag_q15+0x64>
 800974c:	4605      	mov	r5, r0
 800974e:	46ca      	mov	sl, r9
 8009750:	460c      	mov	r4, r1
 8009752:	6828      	ldr	r0, [r5, #0]
 8009754:	fb20 f000 	smuad	r0, r0, r0
 8009758:	4621      	mov	r1, r4
 800975a:	1440      	asrs	r0, r0, #17
 800975c:	f000 f832 	bl	80097c4 <arm_sqrt_q15>
 8009760:	6868      	ldr	r0, [r5, #4]
 8009762:	fb20 f000 	smuad	r0, r0, r0
 8009766:	1ca1      	adds	r1, r4, #2
 8009768:	1440      	asrs	r0, r0, #17
 800976a:	f000 f82b 	bl	80097c4 <arm_sqrt_q15>
 800976e:	68a8      	ldr	r0, [r5, #8]
 8009770:	fb20 f000 	smuad	r0, r0, r0
 8009774:	1d21      	adds	r1, r4, #4
 8009776:	1440      	asrs	r0, r0, #17
 8009778:	f000 f824 	bl	80097c4 <arm_sqrt_q15>
 800977c:	3510      	adds	r5, #16
 800977e:	f855 3c04 	ldr.w	r3, [r5, #-4]
 8009782:	fb23 f303 	smuad	r3, r3, r3
 8009786:	1da1      	adds	r1, r4, #6
 8009788:	1458      	asrs	r0, r3, #17
 800978a:	f000 f81b 	bl	80097c4 <arm_sqrt_q15>
 800978e:	f1ba 0a01 	subs.w	sl, sl, #1
 8009792:	f104 0408 	add.w	r4, r4, #8
 8009796:	d1dc      	bne.n	8009752 <arm_cmplx_mag_q15+0x16>
 8009798:	eb06 06c9 	add.w	r6, r6, r9, lsl #3
 800979c:	eb08 1809 	add.w	r8, r8, r9, lsl #4
 80097a0:	f017 0703 	ands.w	r7, r7, #3
 80097a4:	d00c      	beq.n	80097c0 <arm_cmplx_mag_q15+0x84>
 80097a6:	eb06 0747 	add.w	r7, r6, r7, lsl #1
 80097aa:	f858 0b04 	ldr.w	r0, [r8], #4
 80097ae:	fb20 f000 	smuad	r0, r0, r0
 80097b2:	4631      	mov	r1, r6
 80097b4:	1440      	asrs	r0, r0, #17
 80097b6:	3602      	adds	r6, #2
 80097b8:	f000 f804 	bl	80097c4 <arm_sqrt_q15>
 80097bc:	42be      	cmp	r6, r7
 80097be:	d1f4      	bne.n	80097aa <arm_cmplx_mag_q15+0x6e>
 80097c0:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}

080097c4 <arm_sqrt_q15>:
 80097c4:	2800      	cmp	r0, #0
 80097c6:	dd5c      	ble.n	8009882 <arm_sqrt_q15+0xbe>
 80097c8:	fab0 f280 	clz	r2, r0
 80097cc:	3a11      	subs	r2, #17
 80097ce:	b470      	push	{r4, r5, r6}
 80097d0:	b294      	uxth	r4, r2
 80097d2:	f012 0201 	ands.w	r2, r2, #1
 80097d6:	bf1a      	itte	ne
 80097d8:	f104 33ff 	addne.w	r3, r4, #4294967295
 80097dc:	4098      	lslne	r0, r3
 80097de:	40a0      	lsleq	r0, r4
 80097e0:	b200      	sxth	r0, r0
 80097e2:	ee07 0a90 	vmov	s15, r0
 80097e6:	eefa 7ae8 	vcvt.f32.s32	s15, s15, #15
 80097ea:	4b28      	ldr	r3, [pc, #160]	@ (800988c <arm_sqrt_q15+0xc8>)
 80097ec:	ee17 5a90 	vmov	r5, s15
 80097f0:	eba3 0365 	sub.w	r3, r3, r5, asr #1
 80097f4:	ee07 3a90 	vmov	s15, r3
 80097f8:	eefe 7ac9 	vcvt.s32.f32	s15, s15, #14
 80097fc:	1046      	asrs	r6, r0, #1
 80097fe:	ee17 3a90 	vmov	r3, s15
 8009802:	b21b      	sxth	r3, r3
 8009804:	fb03 f503 	mul.w	r5, r3, r3
 8009808:	13ed      	asrs	r5, r5, #15
 800980a:	fb15 f506 	smulbb	r5, r5, r6
 800980e:	13ed      	asrs	r5, r5, #15
 8009810:	f5c5 5540 	rsb	r5, r5, #12288	@ 0x3000
 8009814:	fb03 f305 	mul.w	r3, r3, r5
 8009818:	f343 334f 	sbfx	r3, r3, #13, #16
 800981c:	f023 0303 	bic.w	r3, r3, #3
 8009820:	fb03 f503 	mul.w	r5, r3, r3
 8009824:	13ed      	asrs	r5, r5, #15
 8009826:	fb15 f506 	smulbb	r5, r5, r6
 800982a:	13ed      	asrs	r5, r5, #15
 800982c:	f5c5 5540 	rsb	r5, r5, #12288	@ 0x3000
 8009830:	fb03 f305 	mul.w	r3, r3, r5
 8009834:	f343 334f 	sbfx	r3, r3, #13, #16
 8009838:	f023 0303 	bic.w	r3, r3, #3
 800983c:	fb03 f503 	mul.w	r5, r3, r3
 8009840:	13ed      	asrs	r5, r5, #15
 8009842:	fb15 f506 	smulbb	r5, r5, r6
 8009846:	13ed      	asrs	r5, r5, #15
 8009848:	f5c5 5540 	rsb	r5, r5, #12288	@ 0x3000
 800984c:	fb03 f305 	mul.w	r3, r3, r5
 8009850:	13db      	asrs	r3, r3, #15
 8009852:	009b      	lsls	r3, r3, #2
 8009854:	fb13 f300 	smulbb	r3, r3, r0
 8009858:	f343 338f 	sbfx	r3, r3, #14, #16
 800985c:	f023 0301 	bic.w	r3, r3, #1
 8009860:	b13a      	cbz	r2, 8009872 <arm_sqrt_q15+0xae>
 8009862:	3c01      	subs	r4, #1
 8009864:	1064      	asrs	r4, r4, #1
 8009866:	4123      	asrs	r3, r4
 8009868:	b21b      	sxth	r3, r3
 800986a:	2000      	movs	r0, #0
 800986c:	bc70      	pop	{r4, r5, r6}
 800986e:	800b      	strh	r3, [r1, #0]
 8009870:	4770      	bx	lr
 8009872:	f344 044e 	sbfx	r4, r4, #1, #15
 8009876:	4123      	asrs	r3, r4
 8009878:	b21b      	sxth	r3, r3
 800987a:	2000      	movs	r0, #0
 800987c:	bc70      	pop	{r4, r5, r6}
 800987e:	800b      	strh	r3, [r1, #0]
 8009880:	4770      	bx	lr
 8009882:	2300      	movs	r3, #0
 8009884:	800b      	strh	r3, [r1, #0]
 8009886:	f04f 30ff 	mov.w	r0, #4294967295
 800988a:	4770      	bx	lr
 800988c:	5f3759df 	.word	0x5f3759df

08009890 <arm_shift_q15>:
 8009890:	2900      	cmp	r1, #0
 8009892:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009896:	ea4f 0c93 	mov.w	ip, r3, lsr #2
 800989a:	db4a      	blt.n	8009932 <arm_shift_q15+0xa2>
 800989c:	f1bc 0f00 	cmp.w	ip, #0
 80098a0:	d02b      	beq.n	80098fa <arm_shift_q15+0x6a>
 80098a2:	f100 0508 	add.w	r5, r0, #8
 80098a6:	4616      	mov	r6, r2
 80098a8:	4667      	mov	r7, ip
 80098aa:	f935 4c08 	ldrsh.w	r4, [r5, #-8]
 80098ae:	408c      	lsls	r4, r1
 80098b0:	f304 040f 	ssat	r4, #16, r4
 80098b4:	f935 ec06 	ldrsh.w	lr, [r5, #-6]
 80098b8:	fa0e fe01 	lsl.w	lr, lr, r1
 80098bc:	f30e 0e0f 	ssat	lr, #16, lr
 80098c0:	b2a4      	uxth	r4, r4
 80098c2:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 80098c6:	6034      	str	r4, [r6, #0]
 80098c8:	f935 4c04 	ldrsh.w	r4, [r5, #-4]
 80098cc:	408c      	lsls	r4, r1
 80098ce:	f304 040f 	ssat	r4, #16, r4
 80098d2:	f935 ec02 	ldrsh.w	lr, [r5, #-2]
 80098d6:	fa0e fe01 	lsl.w	lr, lr, r1
 80098da:	f30e 0e0f 	ssat	lr, #16, lr
 80098de:	b2a4      	uxth	r4, r4
 80098e0:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 80098e4:	3f01      	subs	r7, #1
 80098e6:	6074      	str	r4, [r6, #4]
 80098e8:	f105 0508 	add.w	r5, r5, #8
 80098ec:	f106 0608 	add.w	r6, r6, #8
 80098f0:	d1db      	bne.n	80098aa <arm_shift_q15+0x1a>
 80098f2:	eb00 00cc 	add.w	r0, r0, ip, lsl #3
 80098f6:	eb02 02cc 	add.w	r2, r2, ip, lsl #3
 80098fa:	f013 0303 	ands.w	r3, r3, #3
 80098fe:	d016      	beq.n	800992e <arm_shift_q15+0x9e>
 8009900:	f9b0 4000 	ldrsh.w	r4, [r0]
 8009904:	408c      	lsls	r4, r1
 8009906:	f304 040f 	ssat	r4, #16, r4
 800990a:	3b01      	subs	r3, #1
 800990c:	8014      	strh	r4, [r2, #0]
 800990e:	d00e      	beq.n	800992e <arm_shift_q15+0x9e>
 8009910:	f9b0 4002 	ldrsh.w	r4, [r0, #2]
 8009914:	408c      	lsls	r4, r1
 8009916:	f304 040f 	ssat	r4, #16, r4
 800991a:	2b01      	cmp	r3, #1
 800991c:	8054      	strh	r4, [r2, #2]
 800991e:	d006      	beq.n	800992e <arm_shift_q15+0x9e>
 8009920:	f9b0 3004 	ldrsh.w	r3, [r0, #4]
 8009924:	fa03 f101 	lsl.w	r1, r3, r1
 8009928:	f301 010f 	ssat	r1, #16, r1
 800992c:	8091      	strh	r1, [r2, #4]
 800992e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009932:	f1bc 0f00 	cmp.w	ip, #0
 8009936:	d025      	beq.n	8009984 <arm_shift_q15+0xf4>
 8009938:	424f      	negs	r7, r1
 800993a:	f100 0508 	add.w	r5, r0, #8
 800993e:	4616      	mov	r6, r2
 8009940:	46e6      	mov	lr, ip
 8009942:	f935 4c08 	ldrsh.w	r4, [r5, #-8]
 8009946:	f935 8c06 	ldrsh.w	r8, [r5, #-6]
 800994a:	413c      	asrs	r4, r7
 800994c:	fa48 f807 	asr.w	r8, r8, r7
 8009950:	b2a4      	uxth	r4, r4
 8009952:	ea44 4408 	orr.w	r4, r4, r8, lsl #16
 8009956:	6034      	str	r4, [r6, #0]
 8009958:	f935 4c04 	ldrsh.w	r4, [r5, #-4]
 800995c:	f935 8c02 	ldrsh.w	r8, [r5, #-2]
 8009960:	413c      	asrs	r4, r7
 8009962:	b2a4      	uxth	r4, r4
 8009964:	fa48 f807 	asr.w	r8, r8, r7
 8009968:	ea44 4408 	orr.w	r4, r4, r8, lsl #16
 800996c:	f1be 0e01 	subs.w	lr, lr, #1
 8009970:	6074      	str	r4, [r6, #4]
 8009972:	f105 0508 	add.w	r5, r5, #8
 8009976:	f106 0608 	add.w	r6, r6, #8
 800997a:	d1e2      	bne.n	8009942 <arm_shift_q15+0xb2>
 800997c:	eb00 00cc 	add.w	r0, r0, ip, lsl #3
 8009980:	eb02 02cc 	add.w	r2, r2, ip, lsl #3
 8009984:	f013 0303 	ands.w	r3, r3, #3
 8009988:	d0d1      	beq.n	800992e <arm_shift_q15+0x9e>
 800998a:	f9b0 4000 	ldrsh.w	r4, [r0]
 800998e:	4249      	negs	r1, r1
 8009990:	410c      	asrs	r4, r1
 8009992:	3b01      	subs	r3, #1
 8009994:	8014      	strh	r4, [r2, #0]
 8009996:	d0ca      	beq.n	800992e <arm_shift_q15+0x9e>
 8009998:	f9b0 4002 	ldrsh.w	r4, [r0, #2]
 800999c:	2b01      	cmp	r3, #1
 800999e:	fa44 f401 	asr.w	r4, r4, r1
 80099a2:	8054      	strh	r4, [r2, #2]
 80099a4:	d0c3      	beq.n	800992e <arm_shift_q15+0x9e>
 80099a6:	f9b0 3004 	ldrsh.w	r3, [r0, #4]
 80099aa:	fa43 f101 	asr.w	r1, r3, r1
 80099ae:	8091      	strh	r1, [r2, #4]
 80099b0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

080099b4 <arm_mult_q15>:
 80099b4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80099b8:	ea5f 0893 	movs.w	r8, r3, lsr #2
 80099bc:	d037      	beq.n	8009a2e <arm_mult_q15+0x7a>
 80099be:	4694      	mov	ip, r2
 80099c0:	460f      	mov	r7, r1
 80099c2:	4606      	mov	r6, r0
 80099c4:	46c6      	mov	lr, r8
 80099c6:	f8d6 a000 	ldr.w	sl, [r6]
 80099ca:	683d      	ldr	r5, [r7, #0]
 80099cc:	6874      	ldr	r4, [r6, #4]
 80099ce:	f8d7 b004 	ldr.w	fp, [r7, #4]
 80099d2:	fb15 f93a 	smultt	r9, r5, sl
 80099d6:	ea4f 39e9 	mov.w	r9, r9, asr #15
 80099da:	3608      	adds	r6, #8
 80099dc:	3708      	adds	r7, #8
 80099de:	f309 090f 	ssat	r9, #16, r9
 80099e2:	fb1a fa05 	smulbb	sl, sl, r5
 80099e6:	ea4f 3aea 	mov.w	sl, sl, asr #15
 80099ea:	f30a 0a0f 	ssat	sl, #16, sl
 80099ee:	fb1b f534 	smultt	r5, fp, r4
 80099f2:	13ed      	asrs	r5, r5, #15
 80099f4:	f305 050f 	ssat	r5, #16, r5
 80099f8:	fb14 f40b 	smulbb	r4, r4, fp
 80099fc:	13e4      	asrs	r4, r4, #15
 80099fe:	f304 040f 	ssat	r4, #16, r4
 8009a02:	fa1f fa8a 	uxth.w	sl, sl
 8009a06:	b2a4      	uxth	r4, r4
 8009a08:	ea4a 4909 	orr.w	r9, sl, r9, lsl #16
 8009a0c:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8009a10:	f1be 0e01 	subs.w	lr, lr, #1
 8009a14:	f8cc 9000 	str.w	r9, [ip]
 8009a18:	f8cc 4004 	str.w	r4, [ip, #4]
 8009a1c:	f10c 0c08 	add.w	ip, ip, #8
 8009a20:	d1d1      	bne.n	80099c6 <arm_mult_q15+0x12>
 8009a22:	eb00 00c8 	add.w	r0, r0, r8, lsl #3
 8009a26:	eb01 01c8 	add.w	r1, r1, r8, lsl #3
 8009a2a:	eb02 02c8 	add.w	r2, r2, r8, lsl #3
 8009a2e:	f013 0303 	ands.w	r3, r3, #3
 8009a32:	d01b      	beq.n	8009a6c <arm_mult_q15+0xb8>
 8009a34:	880c      	ldrh	r4, [r1, #0]
 8009a36:	8805      	ldrh	r5, [r0, #0]
 8009a38:	fb14 f405 	smulbb	r4, r4, r5
 8009a3c:	13e4      	asrs	r4, r4, #15
 8009a3e:	f304 040f 	ssat	r4, #16, r4
 8009a42:	3b01      	subs	r3, #1
 8009a44:	8014      	strh	r4, [r2, #0]
 8009a46:	d011      	beq.n	8009a6c <arm_mult_q15+0xb8>
 8009a48:	884c      	ldrh	r4, [r1, #2]
 8009a4a:	8845      	ldrh	r5, [r0, #2]
 8009a4c:	fb14 f405 	smulbb	r4, r4, r5
 8009a50:	13e4      	asrs	r4, r4, #15
 8009a52:	f304 040f 	ssat	r4, #16, r4
 8009a56:	2b01      	cmp	r3, #1
 8009a58:	8054      	strh	r4, [r2, #2]
 8009a5a:	d007      	beq.n	8009a6c <arm_mult_q15+0xb8>
 8009a5c:	8883      	ldrh	r3, [r0, #4]
 8009a5e:	8889      	ldrh	r1, [r1, #4]
 8009a60:	fb13 f301 	smulbb	r3, r3, r1
 8009a64:	13db      	asrs	r3, r3, #15
 8009a66:	f303 030f 	ssat	r3, #16, r3
 8009a6a:	8093      	strh	r3, [r2, #4]
 8009a6c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08009a70 <arm_cfft_radix4by2_q15>:
 8009a70:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009a74:	084d      	lsrs	r5, r1, #1
 8009a76:	eb00 0741 	add.w	r7, r0, r1, lsl #1
 8009a7a:	4616      	mov	r6, r2
 8009a7c:	d047      	beq.n	8009b0e <arm_cfft_radix4by2_q15+0x9e>
 8009a7e:	4604      	mov	r4, r0
 8009a80:	f8df 80a4 	ldr.w	r8, [pc, #164]	@ 8009b28 <arm_cfft_radix4by2_q15+0xb8>
 8009a84:	4696      	mov	lr, r2
 8009a86:	4638      	mov	r0, r7
 8009a88:	4621      	mov	r1, r4
 8009a8a:	462a      	mov	r2, r5
 8009a8c:	f04f 0c00 	mov.w	ip, #0
 8009a90:	680b      	ldr	r3, [r1, #0]
 8009a92:	f8d0 a000 	ldr.w	sl, [r0]
 8009a96:	fa93 f32c 	shadd16	r3, r3, ip
 8009a9a:	fa9a fa2c 	shadd16	sl, sl, ip
 8009a9e:	fa93 f92a 	shadd16	r9, r3, sl
 8009aa2:	fad3 fa1a 	qsub16	sl, r3, sl
 8009aa6:	f85e 3b04 	ldr.w	r3, [lr], #4
 8009aaa:	f841 9b04 	str.w	r9, [r1], #4
 8009aae:	fb23 f90a 	smuad	r9, r3, sl
 8009ab2:	fb43 f31a 	smusdx	r3, r3, sl
 8009ab6:	ea03 0308 	and.w	r3, r3, r8
 8009aba:	ea43 4319 	orr.w	r3, r3, r9, lsr #16
 8009abe:	3a01      	subs	r2, #1
 8009ac0:	f840 3b04 	str.w	r3, [r0], #4
 8009ac4:	d1e4      	bne.n	8009a90 <arm_cfft_radix4by2_q15+0x20>
 8009ac6:	4629      	mov	r1, r5
 8009ac8:	2302      	movs	r3, #2
 8009aca:	4632      	mov	r2, r6
 8009acc:	4620      	mov	r0, r4
 8009ace:	f000 f8e9 	bl	8009ca4 <arm_radix4_butterfly_q15>
 8009ad2:	4638      	mov	r0, r7
 8009ad4:	4629      	mov	r1, r5
 8009ad6:	4632      	mov	r2, r6
 8009ad8:	2302      	movs	r3, #2
 8009ada:	f000 f8e3 	bl	8009ca4 <arm_radix4_butterfly_q15>
 8009ade:	eb04 05c5 	add.w	r5, r4, r5, lsl #3
 8009ae2:	4620      	mov	r0, r4
 8009ae4:	f9b0 6000 	ldrsh.w	r6, [r0]
 8009ae8:	f9b0 4002 	ldrsh.w	r4, [r0, #2]
 8009aec:	f9b0 2004 	ldrsh.w	r2, [r0, #4]
 8009af0:	f9b0 3006 	ldrsh.w	r3, [r0, #6]
 8009af4:	0076      	lsls	r6, r6, #1
 8009af6:	0064      	lsls	r4, r4, #1
 8009af8:	0052      	lsls	r2, r2, #1
 8009afa:	005b      	lsls	r3, r3, #1
 8009afc:	8006      	strh	r6, [r0, #0]
 8009afe:	8044      	strh	r4, [r0, #2]
 8009b00:	8082      	strh	r2, [r0, #4]
 8009b02:	80c3      	strh	r3, [r0, #6]
 8009b04:	3008      	adds	r0, #8
 8009b06:	4285      	cmp	r5, r0
 8009b08:	d1ec      	bne.n	8009ae4 <arm_cfft_radix4by2_q15+0x74>
 8009b0a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009b0e:	4629      	mov	r1, r5
 8009b10:	2302      	movs	r3, #2
 8009b12:	f000 f8c7 	bl	8009ca4 <arm_radix4_butterfly_q15>
 8009b16:	4632      	mov	r2, r6
 8009b18:	4629      	mov	r1, r5
 8009b1a:	4638      	mov	r0, r7
 8009b1c:	2302      	movs	r3, #2
 8009b1e:	e8bd 47f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009b22:	f000 b8bf 	b.w	8009ca4 <arm_radix4_butterfly_q15>
 8009b26:	bf00      	nop
 8009b28:	ffff0000 	.word	0xffff0000

08009b2c <arm_cfft_radix4by2_inverse_q15>:
 8009b2c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009b30:	084d      	lsrs	r5, r1, #1
 8009b32:	eb00 0741 	add.w	r7, r0, r1, lsl #1
 8009b36:	4616      	mov	r6, r2
 8009b38:	d047      	beq.n	8009bca <arm_cfft_radix4by2_inverse_q15+0x9e>
 8009b3a:	4604      	mov	r4, r0
 8009b3c:	f8df 80a4 	ldr.w	r8, [pc, #164]	@ 8009be4 <arm_cfft_radix4by2_inverse_q15+0xb8>
 8009b40:	4696      	mov	lr, r2
 8009b42:	4638      	mov	r0, r7
 8009b44:	4621      	mov	r1, r4
 8009b46:	462a      	mov	r2, r5
 8009b48:	f04f 0c00 	mov.w	ip, #0
 8009b4c:	680b      	ldr	r3, [r1, #0]
 8009b4e:	f8d0 a000 	ldr.w	sl, [r0]
 8009b52:	fa93 f32c 	shadd16	r3, r3, ip
 8009b56:	fa9a fa2c 	shadd16	sl, sl, ip
 8009b5a:	fa93 f92a 	shadd16	r9, r3, sl
 8009b5e:	fad3 fa1a 	qsub16	sl, r3, sl
 8009b62:	f85e 3b04 	ldr.w	r3, [lr], #4
 8009b66:	f841 9b04 	str.w	r9, [r1], #4
 8009b6a:	fb43 f90a 	smusd	r9, r3, sl
 8009b6e:	fb23 f31a 	smuadx	r3, r3, sl
 8009b72:	ea03 0308 	and.w	r3, r3, r8
 8009b76:	ea43 4319 	orr.w	r3, r3, r9, lsr #16
 8009b7a:	3a01      	subs	r2, #1
 8009b7c:	f840 3b04 	str.w	r3, [r0], #4
 8009b80:	d1e4      	bne.n	8009b4c <arm_cfft_radix4by2_inverse_q15+0x20>
 8009b82:	4629      	mov	r1, r5
 8009b84:	2302      	movs	r3, #2
 8009b86:	4632      	mov	r2, r6
 8009b88:	4620      	mov	r0, r4
 8009b8a:	f000 fa35 	bl	8009ff8 <arm_radix4_butterfly_inverse_q15>
 8009b8e:	4638      	mov	r0, r7
 8009b90:	4629      	mov	r1, r5
 8009b92:	4632      	mov	r2, r6
 8009b94:	2302      	movs	r3, #2
 8009b96:	f000 fa2f 	bl	8009ff8 <arm_radix4_butterfly_inverse_q15>
 8009b9a:	eb04 05c5 	add.w	r5, r4, r5, lsl #3
 8009b9e:	4620      	mov	r0, r4
 8009ba0:	f9b0 6000 	ldrsh.w	r6, [r0]
 8009ba4:	f9b0 4002 	ldrsh.w	r4, [r0, #2]
 8009ba8:	f9b0 2004 	ldrsh.w	r2, [r0, #4]
 8009bac:	f9b0 3006 	ldrsh.w	r3, [r0, #6]
 8009bb0:	0076      	lsls	r6, r6, #1
 8009bb2:	0064      	lsls	r4, r4, #1
 8009bb4:	0052      	lsls	r2, r2, #1
 8009bb6:	005b      	lsls	r3, r3, #1
 8009bb8:	8006      	strh	r6, [r0, #0]
 8009bba:	8044      	strh	r4, [r0, #2]
 8009bbc:	8082      	strh	r2, [r0, #4]
 8009bbe:	80c3      	strh	r3, [r0, #6]
 8009bc0:	3008      	adds	r0, #8
 8009bc2:	4285      	cmp	r5, r0
 8009bc4:	d1ec      	bne.n	8009ba0 <arm_cfft_radix4by2_inverse_q15+0x74>
 8009bc6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009bca:	4629      	mov	r1, r5
 8009bcc:	2302      	movs	r3, #2
 8009bce:	f000 fa13 	bl	8009ff8 <arm_radix4_butterfly_inverse_q15>
 8009bd2:	4632      	mov	r2, r6
 8009bd4:	4629      	mov	r1, r5
 8009bd6:	4638      	mov	r0, r7
 8009bd8:	2302      	movs	r3, #2
 8009bda:	e8bd 47f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009bde:	f000 ba0b 	b.w	8009ff8 <arm_radix4_butterfly_inverse_q15>
 8009be2:	bf00      	nop
 8009be4:	ffff0000 	.word	0xffff0000

08009be8 <arm_cfft_q15>:
 8009be8:	b5e0      	push	{r5, r6, r7, lr}
 8009bea:	2a01      	cmp	r2, #1
 8009bec:	460f      	mov	r7, r1
 8009bee:	4605      	mov	r5, r0
 8009bf0:	8801      	ldrh	r1, [r0, #0]
 8009bf2:	461e      	mov	r6, r3
 8009bf4:	d02f      	beq.n	8009c56 <arm_cfft_q15+0x6e>
 8009bf6:	f5b1 7f80 	cmp.w	r1, #256	@ 0x100
 8009bfa:	d026      	beq.n	8009c4a <arm_cfft_q15+0x62>
 8009bfc:	d908      	bls.n	8009c10 <arm_cfft_q15+0x28>
 8009bfe:	f5b1 6f00 	cmp.w	r1, #2048	@ 0x800
 8009c02:	d017      	beq.n	8009c34 <arm_cfft_q15+0x4c>
 8009c04:	d91b      	bls.n	8009c3e <arm_cfft_q15+0x56>
 8009c06:	f5b1 5f80 	cmp.w	r1, #4096	@ 0x1000
 8009c0a:	d01e      	beq.n	8009c4a <arm_cfft_q15+0x62>
 8009c0c:	b93e      	cbnz	r6, 8009c1e <arm_cfft_q15+0x36>
 8009c0e:	bde0      	pop	{r5, r6, r7, pc}
 8009c10:	2940      	cmp	r1, #64	@ 0x40
 8009c12:	d01a      	beq.n	8009c4a <arm_cfft_q15+0x62>
 8009c14:	d90a      	bls.n	8009c2c <arm_cfft_q15+0x44>
 8009c16:	2980      	cmp	r1, #128	@ 0x80
 8009c18:	d00c      	beq.n	8009c34 <arm_cfft_q15+0x4c>
 8009c1a:	2e00      	cmp	r6, #0
 8009c1c:	d0f7      	beq.n	8009c0e <arm_cfft_q15+0x26>
 8009c1e:	68aa      	ldr	r2, [r5, #8]
 8009c20:	89a9      	ldrh	r1, [r5, #12]
 8009c22:	4638      	mov	r0, r7
 8009c24:	e8bd 40e0 	ldmia.w	sp!, {r5, r6, r7, lr}
 8009c28:	f000 bb90 	b.w	800a34c <arm_bitreversal_16>
 8009c2c:	2910      	cmp	r1, #16
 8009c2e:	d00c      	beq.n	8009c4a <arm_cfft_q15+0x62>
 8009c30:	2920      	cmp	r1, #32
 8009c32:	d1eb      	bne.n	8009c0c <arm_cfft_q15+0x24>
 8009c34:	686a      	ldr	r2, [r5, #4]
 8009c36:	4638      	mov	r0, r7
 8009c38:	f7ff ff1a 	bl	8009a70 <arm_cfft_radix4by2_q15>
 8009c3c:	e7e6      	b.n	8009c0c <arm_cfft_q15+0x24>
 8009c3e:	f5b1 7f00 	cmp.w	r1, #512	@ 0x200
 8009c42:	d0f7      	beq.n	8009c34 <arm_cfft_q15+0x4c>
 8009c44:	f5b1 6f80 	cmp.w	r1, #1024	@ 0x400
 8009c48:	d1e0      	bne.n	8009c0c <arm_cfft_q15+0x24>
 8009c4a:	686a      	ldr	r2, [r5, #4]
 8009c4c:	2301      	movs	r3, #1
 8009c4e:	4638      	mov	r0, r7
 8009c50:	f000 f828 	bl	8009ca4 <arm_radix4_butterfly_q15>
 8009c54:	e7da      	b.n	8009c0c <arm_cfft_q15+0x24>
 8009c56:	f5b1 7f80 	cmp.w	r1, #256	@ 0x100
 8009c5a:	d01d      	beq.n	8009c98 <arm_cfft_q15+0xb0>
 8009c5c:	d907      	bls.n	8009c6e <arm_cfft_q15+0x86>
 8009c5e:	f5b1 6f00 	cmp.w	r1, #2048	@ 0x800
 8009c62:	d00e      	beq.n	8009c82 <arm_cfft_q15+0x9a>
 8009c64:	d912      	bls.n	8009c8c <arm_cfft_q15+0xa4>
 8009c66:	f5b1 5f80 	cmp.w	r1, #4096	@ 0x1000
 8009c6a:	d1cf      	bne.n	8009c0c <arm_cfft_q15+0x24>
 8009c6c:	e014      	b.n	8009c98 <arm_cfft_q15+0xb0>
 8009c6e:	2940      	cmp	r1, #64	@ 0x40
 8009c70:	d012      	beq.n	8009c98 <arm_cfft_q15+0xb0>
 8009c72:	d902      	bls.n	8009c7a <arm_cfft_q15+0x92>
 8009c74:	2980      	cmp	r1, #128	@ 0x80
 8009c76:	d004      	beq.n	8009c82 <arm_cfft_q15+0x9a>
 8009c78:	e7c8      	b.n	8009c0c <arm_cfft_q15+0x24>
 8009c7a:	2910      	cmp	r1, #16
 8009c7c:	d00c      	beq.n	8009c98 <arm_cfft_q15+0xb0>
 8009c7e:	2920      	cmp	r1, #32
 8009c80:	d1c4      	bne.n	8009c0c <arm_cfft_q15+0x24>
 8009c82:	686a      	ldr	r2, [r5, #4]
 8009c84:	4638      	mov	r0, r7
 8009c86:	f7ff ff51 	bl	8009b2c <arm_cfft_radix4by2_inverse_q15>
 8009c8a:	e7bf      	b.n	8009c0c <arm_cfft_q15+0x24>
 8009c8c:	f5b1 7f00 	cmp.w	r1, #512	@ 0x200
 8009c90:	d0f7      	beq.n	8009c82 <arm_cfft_q15+0x9a>
 8009c92:	f5b1 6f80 	cmp.w	r1, #1024	@ 0x400
 8009c96:	d1b9      	bne.n	8009c0c <arm_cfft_q15+0x24>
 8009c98:	686a      	ldr	r2, [r5, #4]
 8009c9a:	2301      	movs	r3, #1
 8009c9c:	4638      	mov	r0, r7
 8009c9e:	f000 f9ab 	bl	8009ff8 <arm_radix4_butterfly_inverse_q15>
 8009ca2:	e7b3      	b.n	8009c0c <arm_cfft_q15+0x24>

08009ca4 <arm_radix4_butterfly_q15>:
 8009ca4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009ca8:	b093      	sub	sp, #76	@ 0x4c
 8009caa:	f021 0a03 	bic.w	sl, r1, #3
 8009cae:	eb00 0c4a 	add.w	ip, r0, sl, lsl #1
 8009cb2:	9210      	str	r2, [sp, #64]	@ 0x40
 8009cb4:	2b01      	cmp	r3, #1
 8009cb6:	ea4f 0291 	mov.w	r2, r1, lsr #2
 8009cba:	eb0c 050a 	add.w	r5, ip, sl
 8009cbe:	9101      	str	r1, [sp, #4]
 8009cc0:	900f      	str	r0, [sp, #60]	@ 0x3c
 8009cc2:	9303      	str	r3, [sp, #12]
 8009cc4:	4482      	add	sl, r0
 8009cc6:	9211      	str	r2, [sp, #68]	@ 0x44
 8009cc8:	f040 8124 	bne.w	8009f14 <arm_radix4_butterfly_q15+0x270>
 8009ccc:	9a10      	ldr	r2, [sp, #64]	@ 0x40
 8009cce:	f8df e324 	ldr.w	lr, [pc, #804]	@ 8009ff4 <arm_radix4_butterfly_q15+0x350>
 8009cd2:	9e0f      	ldr	r6, [sp, #60]	@ 0x3c
 8009cd4:	f8cd a008 	str.w	sl, [sp, #8]
 8009cd8:	4693      	mov	fp, r2
 8009cda:	4690      	mov	r8, r2
 8009cdc:	4657      	mov	r7, sl
 8009cde:	2300      	movs	r3, #0
 8009ce0:	4691      	mov	r9, r2
 8009ce2:	6830      	ldr	r0, [r6, #0]
 8009ce4:	f8dc 2000 	ldr.w	r2, [ip]
 8009ce8:	6839      	ldr	r1, [r7, #0]
 8009cea:	fa90 f023 	shadd16	r0, r0, r3
 8009cee:	fa91 f123 	shadd16	r1, r1, r3
 8009cf2:	fa90 f023 	shadd16	r0, r0, r3
 8009cf6:	fa91 fa23 	shadd16	sl, r1, r3
 8009cfa:	fa92 f223 	shadd16	r2, r2, r3
 8009cfe:	6829      	ldr	r1, [r5, #0]
 8009d00:	fa92 f223 	shadd16	r2, r2, r3
 8009d04:	fa91 f123 	shadd16	r1, r1, r3
 8009d08:	fa90 f412 	qadd16	r4, r0, r2
 8009d0c:	fa91 f123 	shadd16	r1, r1, r3
 8009d10:	fa9a f111 	qadd16	r1, sl, r1
 8009d14:	fa94 fa21 	shadd16	sl, r4, r1
 8009d18:	f846 ab04 	str.w	sl, [r6], #4
 8009d1c:	fad4 f411 	qsub16	r4, r4, r1
 8009d20:	fad0 f212 	qsub16	r2, r0, r2
 8009d24:	f85b 1b08 	ldr.w	r1, [fp], #8
 8009d28:	fb21 f004 	smuad	r0, r1, r4
 8009d2c:	fb41 f114 	smusdx	r1, r1, r4
 8009d30:	ea01 010e 	and.w	r1, r1, lr
 8009d34:	ea41 4110 	orr.w	r1, r1, r0, lsr #16
 8009d38:	6838      	ldr	r0, [r7, #0]
 8009d3a:	f847 1b04 	str.w	r1, [r7], #4
 8009d3e:	fa90 f023 	shadd16	r0, r0, r3
 8009d42:	682c      	ldr	r4, [r5, #0]
 8009d44:	fa90 f023 	shadd16	r0, r0, r3
 8009d48:	fa94 f423 	shadd16	r4, r4, r3
 8009d4c:	f859 1b04 	ldr.w	r1, [r9], #4
 8009d50:	fa94 f423 	shadd16	r4, r4, r3
 8009d54:	fad0 f014 	qsub16	r0, r0, r4
 8009d58:	faa2 f410 	qasx	r4, r2, r0
 8009d5c:	fae2 f210 	qsax	r2, r2, r0
 8009d60:	fb21 fa02 	smuad	sl, r1, r2
 8009d64:	fb41 f212 	smusdx	r2, r1, r2
 8009d68:	ea02 020e 	and.w	r2, r2, lr
 8009d6c:	ea42 421a 	orr.w	r2, r2, sl, lsr #16
 8009d70:	f84c 2b04 	str.w	r2, [ip], #4
 8009d74:	f858 2b0c 	ldr.w	r2, [r8], #12
 8009d78:	fb22 f104 	smuad	r1, r2, r4
 8009d7c:	fb42 f214 	smusdx	r2, r2, r4
 8009d80:	ea02 020e 	and.w	r2, r2, lr
 8009d84:	ea42 4211 	orr.w	r2, r2, r1, lsr #16
 8009d88:	f845 2b04 	str.w	r2, [r5], #4
 8009d8c:	9a02      	ldr	r2, [sp, #8]
 8009d8e:	42b2      	cmp	r2, r6
 8009d90:	d1a7      	bne.n	8009ce2 <arm_radix4_butterfly_q15+0x3e>
 8009d92:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8009d94:	9b03      	ldr	r3, [sp, #12]
 8009d96:	2a04      	cmp	r2, #4
 8009d98:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8009d9c:	f240 8127 	bls.w	8009fee <arm_radix4_butterfly_q15+0x34a>
 8009da0:	f8df a250 	ldr.w	sl, [pc, #592]	@ 8009ff4 <arm_radix4_butterfly_q15+0x350>
 8009da4:	920e      	str	r2, [sp, #56]	@ 0x38
 8009da6:	990e      	ldr	r1, [sp, #56]	@ 0x38
 8009da8:	9102      	str	r1, [sp, #8]
 8009daa:	4608      	mov	r0, r1
 8009dac:	eb03 0243 	add.w	r2, r3, r3, lsl #1
 8009db0:	0889      	lsrs	r1, r1, #2
 8009db2:	0092      	lsls	r2, r2, #2
 8009db4:	0086      	lsls	r6, r0, #2
 8009db6:	9801      	ldr	r0, [sp, #4]
 8009db8:	920d      	str	r2, [sp, #52]	@ 0x34
 8009dba:	008c      	lsls	r4, r1, #2
 8009dbc:	009a      	lsls	r2, r3, #2
 8009dbe:	00db      	lsls	r3, r3, #3
 8009dc0:	4288      	cmp	r0, r1
 8009dc2:	940a      	str	r4, [sp, #40]	@ 0x28
 8009dc4:	930b      	str	r3, [sp, #44]	@ 0x2c
 8009dc6:	4604      	mov	r4, r0
 8009dc8:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8009dca:	980f      	ldr	r0, [sp, #60]	@ 0x3c
 8009dcc:	910e      	str	r1, [sp, #56]	@ 0x38
 8009dce:	bf28      	it	cs
 8009dd0:	460c      	movcs	r4, r1
 8009dd2:	e9cd 0305 	strd	r0, r3, [sp, #20]
 8009dd6:	eb00 01c1 	add.w	r1, r0, r1, lsl #3
 8009dda:	9308      	str	r3, [sp, #32]
 8009ddc:	9307      	str	r3, [sp, #28]
 8009dde:	2300      	movs	r3, #0
 8009de0:	940c      	str	r4, [sp, #48]	@ 0x30
 8009de2:	9104      	str	r1, [sp, #16]
 8009de4:	9209      	str	r2, [sp, #36]	@ 0x24
 8009de6:	9303      	str	r3, [sp, #12]
 8009de8:	9b08      	ldr	r3, [sp, #32]
 8009dea:	9a05      	ldr	r2, [sp, #20]
 8009dec:	f8d3 9000 	ldr.w	r9, [r3]
 8009df0:	9b07      	ldr	r3, [sp, #28]
 8009df2:	9f03      	ldr	r7, [sp, #12]
 8009df4:	f8d3 8000 	ldr.w	r8, [r3]
 8009df8:	9b06      	ldr	r3, [sp, #24]
 8009dfa:	f8d3 e000 	ldr.w	lr, [r3]
 8009dfe:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8009e00:	4615      	mov	r5, r2
 8009e02:	1898      	adds	r0, r3, r2
 8009e04:	9a04      	ldr	r2, [sp, #16]
 8009e06:	4614      	mov	r4, r2
 8009e08:	1899      	adds	r1, r3, r2
 8009e0a:	682a      	ldr	r2, [r5, #0]
 8009e0c:	6823      	ldr	r3, [r4, #0]
 8009e0e:	f8d0 b000 	ldr.w	fp, [r0]
 8009e12:	fa92 fc13 	qadd16	ip, r2, r3
 8009e16:	fad2 f213 	qsub16	r2, r2, r3
 8009e1a:	680b      	ldr	r3, [r1, #0]
 8009e1c:	fa9b f313 	qadd16	r3, fp, r3
 8009e20:	fa9c fb23 	shadd16	fp, ip, r3
 8009e24:	fadc f323 	shsub16	r3, ip, r3
 8009e28:	f04f 0c00 	mov.w	ip, #0
 8009e2c:	fa9b fb2c 	shadd16	fp, fp, ip
 8009e30:	f8c5 b000 	str.w	fp, [r5]
 8009e34:	4435      	add	r5, r6
 8009e36:	fb28 fb03 	smuad	fp, r8, r3
 8009e3a:	fb48 f313 	smusdx	r3, r8, r3
 8009e3e:	ea03 030a 	and.w	r3, r3, sl
 8009e42:	ea43 431b 	orr.w	r3, r3, fp, lsr #16
 8009e46:	f8d0 b000 	ldr.w	fp, [r0]
 8009e4a:	6003      	str	r3, [r0, #0]
 8009e4c:	f8d1 c000 	ldr.w	ip, [r1]
 8009e50:	fadb fc1c 	qsub16	ip, fp, ip
 8009e54:	4430      	add	r0, r6
 8009e56:	faa2 f32c 	shasx	r3, r2, ip
 8009e5a:	fae2 f22c 	shsax	r2, r2, ip
 8009e5e:	fb29 fc02 	smuad	ip, r9, r2
 8009e62:	fb49 f212 	smusdx	r2, r9, r2
 8009e66:	ea02 020a 	and.w	r2, r2, sl
 8009e6a:	ea42 421c 	orr.w	r2, r2, ip, lsr #16
 8009e6e:	6022      	str	r2, [r4, #0]
 8009e70:	4434      	add	r4, r6
 8009e72:	fb2e f203 	smuad	r2, lr, r3
 8009e76:	fb4e f313 	smusdx	r3, lr, r3
 8009e7a:	ea03 030a 	and.w	r3, r3, sl
 8009e7e:	ea43 4312 	orr.w	r3, r3, r2, lsr #16
 8009e82:	9a02      	ldr	r2, [sp, #8]
 8009e84:	600b      	str	r3, [r1, #0]
 8009e86:	9b01      	ldr	r3, [sp, #4]
 8009e88:	4417      	add	r7, r2
 8009e8a:	42bb      	cmp	r3, r7
 8009e8c:	4431      	add	r1, r6
 8009e8e:	d8bc      	bhi.n	8009e0a <arm_radix4_butterfly_q15+0x166>
 8009e90:	e9dd 2108 	ldrd	r2, r1, [sp, #32]
 8009e94:	440a      	add	r2, r1
 8009e96:	9208      	str	r2, [sp, #32]
 8009e98:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8009e9a:	9a07      	ldr	r2, [sp, #28]
 8009e9c:	9b03      	ldr	r3, [sp, #12]
 8009e9e:	440a      	add	r2, r1
 8009ea0:	9207      	str	r2, [sp, #28]
 8009ea2:	990d      	ldr	r1, [sp, #52]	@ 0x34
 8009ea4:	9a06      	ldr	r2, [sp, #24]
 8009ea6:	440a      	add	r2, r1
 8009ea8:	9206      	str	r2, [sp, #24]
 8009eaa:	9a05      	ldr	r2, [sp, #20]
 8009eac:	3204      	adds	r2, #4
 8009eae:	9205      	str	r2, [sp, #20]
 8009eb0:	9a04      	ldr	r2, [sp, #16]
 8009eb2:	3204      	adds	r2, #4
 8009eb4:	9204      	str	r2, [sp, #16]
 8009eb6:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 8009eb8:	3301      	adds	r3, #1
 8009eba:	4293      	cmp	r3, r2
 8009ebc:	9303      	str	r3, [sp, #12]
 8009ebe:	d393      	bcc.n	8009de8 <arm_radix4_butterfly_q15+0x144>
 8009ec0:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8009ec2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009ec4:	2a04      	cmp	r2, #4
 8009ec6:	f63f af6e 	bhi.w	8009da6 <arm_radix4_butterfly_q15+0x102>
 8009eca:	9c11      	ldr	r4, [sp, #68]	@ 0x44
 8009ecc:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8009ece:	689d      	ldr	r5, [r3, #8]
 8009ed0:	68de      	ldr	r6, [r3, #12]
 8009ed2:	681a      	ldr	r2, [r3, #0]
 8009ed4:	6859      	ldr	r1, [r3, #4]
 8009ed6:	fa92 f015 	qadd16	r0, r2, r5
 8009eda:	3c01      	subs	r4, #1
 8009edc:	fad2 f215 	qsub16	r2, r2, r5
 8009ee0:	f103 0310 	add.w	r3, r3, #16
 8009ee4:	fa91 f516 	qadd16	r5, r1, r6
 8009ee8:	fad1 f116 	qsub16	r1, r1, r6
 8009eec:	fa90 f625 	shadd16	r6, r0, r5
 8009ef0:	fad0 f025 	shsub16	r0, r0, r5
 8009ef4:	f843 6c10 	str.w	r6, [r3, #-16]
 8009ef8:	f843 0c0c 	str.w	r0, [r3, #-12]
 8009efc:	fae2 f021 	shsax	r0, r2, r1
 8009f00:	faa2 f221 	shasx	r2, r2, r1
 8009f04:	f843 0c08 	str.w	r0, [r3, #-8]
 8009f08:	f843 2c04 	str.w	r2, [r3, #-4]
 8009f0c:	d1df      	bne.n	8009ece <arm_radix4_butterfly_q15+0x22a>
 8009f0e:	b013      	add	sp, #76	@ 0x4c
 8009f10:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009f14:	2400      	movs	r4, #0
 8009f16:	f8df e0dc 	ldr.w	lr, [pc, #220]	@ 8009ff4 <arm_radix4_butterfly_q15+0x350>
 8009f1a:	9f10      	ldr	r7, [sp, #64]	@ 0x40
 8009f1c:	4623      	mov	r3, r4
 8009f1e:	4680      	mov	r8, r0
 8009f20:	4691      	mov	r9, r2
 8009f22:	f8d8 0000 	ldr.w	r0, [r8]
 8009f26:	f8dc 2000 	ldr.w	r2, [ip]
 8009f2a:	f8da 1000 	ldr.w	r1, [sl]
 8009f2e:	fa90 f023 	shadd16	r0, r0, r3
 8009f32:	fa91 f123 	shadd16	r1, r1, r3
 8009f36:	fa90 f023 	shadd16	r0, r0, r3
 8009f3a:	fa91 fb23 	shadd16	fp, r1, r3
 8009f3e:	fa92 f223 	shadd16	r2, r2, r3
 8009f42:	6829      	ldr	r1, [r5, #0]
 8009f44:	fa92 f223 	shadd16	r2, r2, r3
 8009f48:	fa91 f123 	shadd16	r1, r1, r3
 8009f4c:	fa90 f612 	qadd16	r6, r0, r2
 8009f50:	fa91 f123 	shadd16	r1, r1, r3
 8009f54:	fa9b f111 	qadd16	r1, fp, r1
 8009f58:	fa96 fb21 	shadd16	fp, r6, r1
 8009f5c:	f848 bb04 	str.w	fp, [r8], #4
 8009f60:	fad6 f611 	qsub16	r6, r6, r1
 8009f64:	fad0 f212 	qsub16	r2, r0, r2
 8009f68:	f857 1034 	ldr.w	r1, [r7, r4, lsl #3]
 8009f6c:	fb21 f006 	smuad	r0, r1, r6
 8009f70:	fb41 f116 	smusdx	r1, r1, r6
 8009f74:	ea01 010e 	and.w	r1, r1, lr
 8009f78:	ea41 4110 	orr.w	r1, r1, r0, lsr #16
 8009f7c:	f8da 0000 	ldr.w	r0, [sl]
 8009f80:	f84a 1b04 	str.w	r1, [sl], #4
 8009f84:	fa90 f023 	shadd16	r0, r0, r3
 8009f88:	682e      	ldr	r6, [r5, #0]
 8009f8a:	fa90 f023 	shadd16	r0, r0, r3
 8009f8e:	fa96 f623 	shadd16	r6, r6, r3
 8009f92:	f857 1024 	ldr.w	r1, [r7, r4, lsl #2]
 8009f96:	fa96 f623 	shadd16	r6, r6, r3
 8009f9a:	fad0 f016 	qsub16	r0, r0, r6
 8009f9e:	faa2 f610 	qasx	r6, r2, r0
 8009fa2:	fae2 f210 	qsax	r2, r2, r0
 8009fa6:	fb21 fb02 	smuad	fp, r1, r2
 8009faa:	fb41 f212 	smusdx	r2, r1, r2
 8009fae:	ea02 020e 	and.w	r2, r2, lr
 8009fb2:	ea42 421b 	orr.w	r2, r2, fp, lsr #16
 8009fb6:	f84c 2b04 	str.w	r2, [ip], #4
 8009fba:	eb04 0244 	add.w	r2, r4, r4, lsl #1
 8009fbe:	f857 2022 	ldr.w	r2, [r7, r2, lsl #2]
 8009fc2:	fb22 f106 	smuad	r1, r2, r6
 8009fc6:	fb42 f216 	smusdx	r2, r2, r6
 8009fca:	ea02 020e 	and.w	r2, r2, lr
 8009fce:	ea42 4211 	orr.w	r2, r2, r1, lsr #16
 8009fd2:	f845 2b04 	str.w	r2, [r5], #4
 8009fd6:	9a03      	ldr	r2, [sp, #12]
 8009fd8:	f1b9 0901 	subs.w	r9, r9, #1
 8009fdc:	4414      	add	r4, r2
 8009fde:	d1a0      	bne.n	8009f22 <arm_radix4_butterfly_q15+0x27e>
 8009fe0:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8009fe2:	9b03      	ldr	r3, [sp, #12]
 8009fe4:	2a04      	cmp	r2, #4
 8009fe6:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8009fea:	f63f aed9 	bhi.w	8009da0 <arm_radix4_butterfly_q15+0xfc>
 8009fee:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8009ff0:	4614      	mov	r4, r2
 8009ff2:	e76c      	b.n	8009ece <arm_radix4_butterfly_q15+0x22a>
 8009ff4:	ffff0000 	.word	0xffff0000

08009ff8 <arm_radix4_butterfly_inverse_q15>:
 8009ff8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009ffc:	b093      	sub	sp, #76	@ 0x4c
 8009ffe:	f021 0a03 	bic.w	sl, r1, #3
 800a002:	eb00 0c4a 	add.w	ip, r0, sl, lsl #1
 800a006:	9210      	str	r2, [sp, #64]	@ 0x40
 800a008:	2b01      	cmp	r3, #1
 800a00a:	ea4f 0291 	mov.w	r2, r1, lsr #2
 800a00e:	eb0c 050a 	add.w	r5, ip, sl
 800a012:	9101      	str	r1, [sp, #4]
 800a014:	900f      	str	r0, [sp, #60]	@ 0x3c
 800a016:	9303      	str	r3, [sp, #12]
 800a018:	4482      	add	sl, r0
 800a01a:	9211      	str	r2, [sp, #68]	@ 0x44
 800a01c:	f040 8124 	bne.w	800a268 <arm_radix4_butterfly_inverse_q15+0x270>
 800a020:	9a10      	ldr	r2, [sp, #64]	@ 0x40
 800a022:	f8df e324 	ldr.w	lr, [pc, #804]	@ 800a348 <arm_radix4_butterfly_inverse_q15+0x350>
 800a026:	9e0f      	ldr	r6, [sp, #60]	@ 0x3c
 800a028:	f8cd a008 	str.w	sl, [sp, #8]
 800a02c:	4693      	mov	fp, r2
 800a02e:	4690      	mov	r8, r2
 800a030:	4657      	mov	r7, sl
 800a032:	2300      	movs	r3, #0
 800a034:	4691      	mov	r9, r2
 800a036:	6830      	ldr	r0, [r6, #0]
 800a038:	f8dc 2000 	ldr.w	r2, [ip]
 800a03c:	6839      	ldr	r1, [r7, #0]
 800a03e:	fa90 f023 	shadd16	r0, r0, r3
 800a042:	fa91 f123 	shadd16	r1, r1, r3
 800a046:	fa90 f023 	shadd16	r0, r0, r3
 800a04a:	fa91 fa23 	shadd16	sl, r1, r3
 800a04e:	fa92 f223 	shadd16	r2, r2, r3
 800a052:	6829      	ldr	r1, [r5, #0]
 800a054:	fa92 f223 	shadd16	r2, r2, r3
 800a058:	fa91 f123 	shadd16	r1, r1, r3
 800a05c:	fa90 f412 	qadd16	r4, r0, r2
 800a060:	fa91 f123 	shadd16	r1, r1, r3
 800a064:	fa9a f111 	qadd16	r1, sl, r1
 800a068:	fa94 fa21 	shadd16	sl, r4, r1
 800a06c:	f846 ab04 	str.w	sl, [r6], #4
 800a070:	fad4 f411 	qsub16	r4, r4, r1
 800a074:	fad0 f212 	qsub16	r2, r0, r2
 800a078:	f85b 1b08 	ldr.w	r1, [fp], #8
 800a07c:	fb41 f004 	smusd	r0, r1, r4
 800a080:	fb21 f114 	smuadx	r1, r1, r4
 800a084:	ea01 010e 	and.w	r1, r1, lr
 800a088:	ea41 4110 	orr.w	r1, r1, r0, lsr #16
 800a08c:	6838      	ldr	r0, [r7, #0]
 800a08e:	f847 1b04 	str.w	r1, [r7], #4
 800a092:	fa90 f023 	shadd16	r0, r0, r3
 800a096:	682c      	ldr	r4, [r5, #0]
 800a098:	fa90 f023 	shadd16	r0, r0, r3
 800a09c:	fa94 f423 	shadd16	r4, r4, r3
 800a0a0:	f859 1b04 	ldr.w	r1, [r9], #4
 800a0a4:	fa94 f423 	shadd16	r4, r4, r3
 800a0a8:	fad0 f014 	qsub16	r0, r0, r4
 800a0ac:	fae2 f410 	qsax	r4, r2, r0
 800a0b0:	faa2 f210 	qasx	r2, r2, r0
 800a0b4:	fb41 fa02 	smusd	sl, r1, r2
 800a0b8:	fb21 f212 	smuadx	r2, r1, r2
 800a0bc:	ea02 020e 	and.w	r2, r2, lr
 800a0c0:	ea42 421a 	orr.w	r2, r2, sl, lsr #16
 800a0c4:	f84c 2b04 	str.w	r2, [ip], #4
 800a0c8:	f858 2b0c 	ldr.w	r2, [r8], #12
 800a0cc:	fb42 f104 	smusd	r1, r2, r4
 800a0d0:	fb22 f214 	smuadx	r2, r2, r4
 800a0d4:	ea02 020e 	and.w	r2, r2, lr
 800a0d8:	ea42 4211 	orr.w	r2, r2, r1, lsr #16
 800a0dc:	f845 2b04 	str.w	r2, [r5], #4
 800a0e0:	9a02      	ldr	r2, [sp, #8]
 800a0e2:	42b2      	cmp	r2, r6
 800a0e4:	d1a7      	bne.n	800a036 <arm_radix4_butterfly_inverse_q15+0x3e>
 800a0e6:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 800a0e8:	9b03      	ldr	r3, [sp, #12]
 800a0ea:	2a04      	cmp	r2, #4
 800a0ec:	ea4f 0383 	mov.w	r3, r3, lsl #2
 800a0f0:	f240 8127 	bls.w	800a342 <arm_radix4_butterfly_inverse_q15+0x34a>
 800a0f4:	f8df a250 	ldr.w	sl, [pc, #592]	@ 800a348 <arm_radix4_butterfly_inverse_q15+0x350>
 800a0f8:	920e      	str	r2, [sp, #56]	@ 0x38
 800a0fa:	990e      	ldr	r1, [sp, #56]	@ 0x38
 800a0fc:	9102      	str	r1, [sp, #8]
 800a0fe:	4608      	mov	r0, r1
 800a100:	eb03 0243 	add.w	r2, r3, r3, lsl #1
 800a104:	0889      	lsrs	r1, r1, #2
 800a106:	0092      	lsls	r2, r2, #2
 800a108:	0086      	lsls	r6, r0, #2
 800a10a:	9801      	ldr	r0, [sp, #4]
 800a10c:	920d      	str	r2, [sp, #52]	@ 0x34
 800a10e:	008c      	lsls	r4, r1, #2
 800a110:	009a      	lsls	r2, r3, #2
 800a112:	00db      	lsls	r3, r3, #3
 800a114:	4288      	cmp	r0, r1
 800a116:	940a      	str	r4, [sp, #40]	@ 0x28
 800a118:	930b      	str	r3, [sp, #44]	@ 0x2c
 800a11a:	4604      	mov	r4, r0
 800a11c:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800a11e:	980f      	ldr	r0, [sp, #60]	@ 0x3c
 800a120:	910e      	str	r1, [sp, #56]	@ 0x38
 800a122:	bf28      	it	cs
 800a124:	460c      	movcs	r4, r1
 800a126:	e9cd 0305 	strd	r0, r3, [sp, #20]
 800a12a:	eb00 01c1 	add.w	r1, r0, r1, lsl #3
 800a12e:	9308      	str	r3, [sp, #32]
 800a130:	9307      	str	r3, [sp, #28]
 800a132:	2300      	movs	r3, #0
 800a134:	940c      	str	r4, [sp, #48]	@ 0x30
 800a136:	9104      	str	r1, [sp, #16]
 800a138:	9209      	str	r2, [sp, #36]	@ 0x24
 800a13a:	9303      	str	r3, [sp, #12]
 800a13c:	9b08      	ldr	r3, [sp, #32]
 800a13e:	9a05      	ldr	r2, [sp, #20]
 800a140:	f8d3 9000 	ldr.w	r9, [r3]
 800a144:	9b07      	ldr	r3, [sp, #28]
 800a146:	9f03      	ldr	r7, [sp, #12]
 800a148:	f8d3 8000 	ldr.w	r8, [r3]
 800a14c:	9b06      	ldr	r3, [sp, #24]
 800a14e:	f8d3 e000 	ldr.w	lr, [r3]
 800a152:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800a154:	4615      	mov	r5, r2
 800a156:	1898      	adds	r0, r3, r2
 800a158:	9a04      	ldr	r2, [sp, #16]
 800a15a:	4614      	mov	r4, r2
 800a15c:	1899      	adds	r1, r3, r2
 800a15e:	682a      	ldr	r2, [r5, #0]
 800a160:	6823      	ldr	r3, [r4, #0]
 800a162:	f8d0 b000 	ldr.w	fp, [r0]
 800a166:	fa92 fc13 	qadd16	ip, r2, r3
 800a16a:	fad2 f213 	qsub16	r2, r2, r3
 800a16e:	680b      	ldr	r3, [r1, #0]
 800a170:	fa9b f313 	qadd16	r3, fp, r3
 800a174:	fa9c fb23 	shadd16	fp, ip, r3
 800a178:	fadc f323 	shsub16	r3, ip, r3
 800a17c:	f04f 0c00 	mov.w	ip, #0
 800a180:	fa9b fb2c 	shadd16	fp, fp, ip
 800a184:	f8c5 b000 	str.w	fp, [r5]
 800a188:	4435      	add	r5, r6
 800a18a:	fb48 fb03 	smusd	fp, r8, r3
 800a18e:	fb28 f313 	smuadx	r3, r8, r3
 800a192:	ea03 030a 	and.w	r3, r3, sl
 800a196:	ea43 431b 	orr.w	r3, r3, fp, lsr #16
 800a19a:	f8d0 b000 	ldr.w	fp, [r0]
 800a19e:	6003      	str	r3, [r0, #0]
 800a1a0:	f8d1 c000 	ldr.w	ip, [r1]
 800a1a4:	fadb fc1c 	qsub16	ip, fp, ip
 800a1a8:	4430      	add	r0, r6
 800a1aa:	fae2 f32c 	shsax	r3, r2, ip
 800a1ae:	faa2 f22c 	shasx	r2, r2, ip
 800a1b2:	fb49 fc02 	smusd	ip, r9, r2
 800a1b6:	fb29 f212 	smuadx	r2, r9, r2
 800a1ba:	ea02 020a 	and.w	r2, r2, sl
 800a1be:	ea42 421c 	orr.w	r2, r2, ip, lsr #16
 800a1c2:	6022      	str	r2, [r4, #0]
 800a1c4:	4434      	add	r4, r6
 800a1c6:	fb4e f203 	smusd	r2, lr, r3
 800a1ca:	fb2e f313 	smuadx	r3, lr, r3
 800a1ce:	ea03 030a 	and.w	r3, r3, sl
 800a1d2:	ea43 4312 	orr.w	r3, r3, r2, lsr #16
 800a1d6:	9a02      	ldr	r2, [sp, #8]
 800a1d8:	600b      	str	r3, [r1, #0]
 800a1da:	9b01      	ldr	r3, [sp, #4]
 800a1dc:	4417      	add	r7, r2
 800a1de:	42bb      	cmp	r3, r7
 800a1e0:	4431      	add	r1, r6
 800a1e2:	d8bc      	bhi.n	800a15e <arm_radix4_butterfly_inverse_q15+0x166>
 800a1e4:	e9dd 2108 	ldrd	r2, r1, [sp, #32]
 800a1e8:	440a      	add	r2, r1
 800a1ea:	9208      	str	r2, [sp, #32]
 800a1ec:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800a1ee:	9a07      	ldr	r2, [sp, #28]
 800a1f0:	9b03      	ldr	r3, [sp, #12]
 800a1f2:	440a      	add	r2, r1
 800a1f4:	9207      	str	r2, [sp, #28]
 800a1f6:	990d      	ldr	r1, [sp, #52]	@ 0x34
 800a1f8:	9a06      	ldr	r2, [sp, #24]
 800a1fa:	440a      	add	r2, r1
 800a1fc:	9206      	str	r2, [sp, #24]
 800a1fe:	9a05      	ldr	r2, [sp, #20]
 800a200:	3204      	adds	r2, #4
 800a202:	9205      	str	r2, [sp, #20]
 800a204:	9a04      	ldr	r2, [sp, #16]
 800a206:	3204      	adds	r2, #4
 800a208:	9204      	str	r2, [sp, #16]
 800a20a:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 800a20c:	3301      	adds	r3, #1
 800a20e:	4293      	cmp	r3, r2
 800a210:	9303      	str	r3, [sp, #12]
 800a212:	d393      	bcc.n	800a13c <arm_radix4_butterfly_inverse_q15+0x144>
 800a214:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800a216:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a218:	2a04      	cmp	r2, #4
 800a21a:	f63f af6e 	bhi.w	800a0fa <arm_radix4_butterfly_inverse_q15+0x102>
 800a21e:	9c11      	ldr	r4, [sp, #68]	@ 0x44
 800a220:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800a222:	689d      	ldr	r5, [r3, #8]
 800a224:	68de      	ldr	r6, [r3, #12]
 800a226:	681a      	ldr	r2, [r3, #0]
 800a228:	6859      	ldr	r1, [r3, #4]
 800a22a:	fa92 f015 	qadd16	r0, r2, r5
 800a22e:	3c01      	subs	r4, #1
 800a230:	fad2 f215 	qsub16	r2, r2, r5
 800a234:	f103 0310 	add.w	r3, r3, #16
 800a238:	fa91 f516 	qadd16	r5, r1, r6
 800a23c:	fad1 f116 	qsub16	r1, r1, r6
 800a240:	fa90 f625 	shadd16	r6, r0, r5
 800a244:	fad0 f025 	shsub16	r0, r0, r5
 800a248:	f843 6c10 	str.w	r6, [r3, #-16]
 800a24c:	f843 0c0c 	str.w	r0, [r3, #-12]
 800a250:	faa2 f021 	shasx	r0, r2, r1
 800a254:	fae2 f221 	shsax	r2, r2, r1
 800a258:	f843 0c08 	str.w	r0, [r3, #-8]
 800a25c:	f843 2c04 	str.w	r2, [r3, #-4]
 800a260:	d1df      	bne.n	800a222 <arm_radix4_butterfly_inverse_q15+0x22a>
 800a262:	b013      	add	sp, #76	@ 0x4c
 800a264:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a268:	2400      	movs	r4, #0
 800a26a:	f8df e0dc 	ldr.w	lr, [pc, #220]	@ 800a348 <arm_radix4_butterfly_inverse_q15+0x350>
 800a26e:	9f10      	ldr	r7, [sp, #64]	@ 0x40
 800a270:	4623      	mov	r3, r4
 800a272:	4680      	mov	r8, r0
 800a274:	4691      	mov	r9, r2
 800a276:	f8d8 0000 	ldr.w	r0, [r8]
 800a27a:	f8dc 2000 	ldr.w	r2, [ip]
 800a27e:	f8da 1000 	ldr.w	r1, [sl]
 800a282:	fa90 f023 	shadd16	r0, r0, r3
 800a286:	fa91 f123 	shadd16	r1, r1, r3
 800a28a:	fa90 f023 	shadd16	r0, r0, r3
 800a28e:	fa91 fb23 	shadd16	fp, r1, r3
 800a292:	fa92 f223 	shadd16	r2, r2, r3
 800a296:	6829      	ldr	r1, [r5, #0]
 800a298:	fa92 f223 	shadd16	r2, r2, r3
 800a29c:	fa91 f123 	shadd16	r1, r1, r3
 800a2a0:	fa90 f612 	qadd16	r6, r0, r2
 800a2a4:	fa91 f123 	shadd16	r1, r1, r3
 800a2a8:	fa9b f111 	qadd16	r1, fp, r1
 800a2ac:	fa96 fb21 	shadd16	fp, r6, r1
 800a2b0:	f848 bb04 	str.w	fp, [r8], #4
 800a2b4:	fad6 f611 	qsub16	r6, r6, r1
 800a2b8:	fad0 f212 	qsub16	r2, r0, r2
 800a2bc:	f857 1034 	ldr.w	r1, [r7, r4, lsl #3]
 800a2c0:	fb41 f006 	smusd	r0, r1, r6
 800a2c4:	fb21 f116 	smuadx	r1, r1, r6
 800a2c8:	ea01 010e 	and.w	r1, r1, lr
 800a2cc:	ea41 4110 	orr.w	r1, r1, r0, lsr #16
 800a2d0:	f8da 0000 	ldr.w	r0, [sl]
 800a2d4:	f84a 1b04 	str.w	r1, [sl], #4
 800a2d8:	fa90 f023 	shadd16	r0, r0, r3
 800a2dc:	682e      	ldr	r6, [r5, #0]
 800a2de:	fa90 f023 	shadd16	r0, r0, r3
 800a2e2:	fa96 f623 	shadd16	r6, r6, r3
 800a2e6:	f857 1024 	ldr.w	r1, [r7, r4, lsl #2]
 800a2ea:	fa96 f623 	shadd16	r6, r6, r3
 800a2ee:	fad0 f016 	qsub16	r0, r0, r6
 800a2f2:	fae2 f610 	qsax	r6, r2, r0
 800a2f6:	faa2 f210 	qasx	r2, r2, r0
 800a2fa:	fb41 fb02 	smusd	fp, r1, r2
 800a2fe:	fb21 f212 	smuadx	r2, r1, r2
 800a302:	ea02 020e 	and.w	r2, r2, lr
 800a306:	ea42 421b 	orr.w	r2, r2, fp, lsr #16
 800a30a:	f84c 2b04 	str.w	r2, [ip], #4
 800a30e:	eb04 0244 	add.w	r2, r4, r4, lsl #1
 800a312:	f857 2022 	ldr.w	r2, [r7, r2, lsl #2]
 800a316:	fb42 f106 	smusd	r1, r2, r6
 800a31a:	fb22 f216 	smuadx	r2, r2, r6
 800a31e:	ea02 020e 	and.w	r2, r2, lr
 800a322:	ea42 4211 	orr.w	r2, r2, r1, lsr #16
 800a326:	f845 2b04 	str.w	r2, [r5], #4
 800a32a:	9a03      	ldr	r2, [sp, #12]
 800a32c:	f1b9 0901 	subs.w	r9, r9, #1
 800a330:	4414      	add	r4, r2
 800a332:	d1a0      	bne.n	800a276 <arm_radix4_butterfly_inverse_q15+0x27e>
 800a334:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 800a336:	9b03      	ldr	r3, [sp, #12]
 800a338:	2a04      	cmp	r2, #4
 800a33a:	ea4f 0383 	mov.w	r3, r3, lsl #2
 800a33e:	f63f aed9 	bhi.w	800a0f4 <arm_radix4_butterfly_inverse_q15+0xfc>
 800a342:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800a344:	4614      	mov	r4, r2
 800a346:	e76c      	b.n	800a222 <arm_radix4_butterfly_inverse_q15+0x22a>
 800a348:	ffff0000 	.word	0xffff0000

0800a34c <arm_bitreversal_16>:
 800a34c:	b1f1      	cbz	r1, 800a38c <arm_bitreversal_16+0x40>
 800a34e:	b4f0      	push	{r4, r5, r6, r7}
 800a350:	2400      	movs	r4, #0
 800a352:	eb02 0544 	add.w	r5, r2, r4, lsl #1
 800a356:	f832 3014 	ldrh.w	r3, [r2, r4, lsl #1]
 800a35a:	886d      	ldrh	r5, [r5, #2]
 800a35c:	08ad      	lsrs	r5, r5, #2
 800a35e:	089b      	lsrs	r3, r3, #2
 800a360:	f830 6015 	ldrh.w	r6, [r0, r5, lsl #1]
 800a364:	f830 7013 	ldrh.w	r7, [r0, r3, lsl #1]
 800a368:	f820 6013 	strh.w	r6, [r0, r3, lsl #1]
 800a36c:	006e      	lsls	r6, r5, #1
 800a36e:	005b      	lsls	r3, r3, #1
 800a370:	f820 7015 	strh.w	r7, [r0, r5, lsl #1]
 800a374:	3302      	adds	r3, #2
 800a376:	1cb5      	adds	r5, r6, #2
 800a378:	3402      	adds	r4, #2
 800a37a:	b2a4      	uxth	r4, r4
 800a37c:	5ac6      	ldrh	r6, [r0, r3]
 800a37e:	5b47      	ldrh	r7, [r0, r5]
 800a380:	52c7      	strh	r7, [r0, r3]
 800a382:	42a1      	cmp	r1, r4
 800a384:	5346      	strh	r6, [r0, r5]
 800a386:	d8e4      	bhi.n	800a352 <arm_bitreversal_16+0x6>
 800a388:	bcf0      	pop	{r4, r5, r6, r7}
 800a38a:	4770      	bx	lr
 800a38c:	4770      	bx	lr
 800a38e:	bf00      	nop

0800a390 <std>:
 800a390:	2300      	movs	r3, #0
 800a392:	b510      	push	{r4, lr}
 800a394:	4604      	mov	r4, r0
 800a396:	e9c0 3300 	strd	r3, r3, [r0]
 800a39a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800a39e:	6083      	str	r3, [r0, #8]
 800a3a0:	8181      	strh	r1, [r0, #12]
 800a3a2:	6643      	str	r3, [r0, #100]	@ 0x64
 800a3a4:	81c2      	strh	r2, [r0, #14]
 800a3a6:	6183      	str	r3, [r0, #24]
 800a3a8:	4619      	mov	r1, r3
 800a3aa:	2208      	movs	r2, #8
 800a3ac:	305c      	adds	r0, #92	@ 0x5c
 800a3ae:	f000 faad 	bl	800a90c <memset>
 800a3b2:	4b0d      	ldr	r3, [pc, #52]	@ (800a3e8 <std+0x58>)
 800a3b4:	6263      	str	r3, [r4, #36]	@ 0x24
 800a3b6:	4b0d      	ldr	r3, [pc, #52]	@ (800a3ec <std+0x5c>)
 800a3b8:	62a3      	str	r3, [r4, #40]	@ 0x28
 800a3ba:	4b0d      	ldr	r3, [pc, #52]	@ (800a3f0 <std+0x60>)
 800a3bc:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800a3be:	4b0d      	ldr	r3, [pc, #52]	@ (800a3f4 <std+0x64>)
 800a3c0:	6323      	str	r3, [r4, #48]	@ 0x30
 800a3c2:	4b0d      	ldr	r3, [pc, #52]	@ (800a3f8 <std+0x68>)
 800a3c4:	6224      	str	r4, [r4, #32]
 800a3c6:	429c      	cmp	r4, r3
 800a3c8:	d006      	beq.n	800a3d8 <std+0x48>
 800a3ca:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800a3ce:	4294      	cmp	r4, r2
 800a3d0:	d002      	beq.n	800a3d8 <std+0x48>
 800a3d2:	33d0      	adds	r3, #208	@ 0xd0
 800a3d4:	429c      	cmp	r4, r3
 800a3d6:	d105      	bne.n	800a3e4 <std+0x54>
 800a3d8:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 800a3dc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800a3e0:	f000 bb0c 	b.w	800a9fc <__retarget_lock_init_recursive>
 800a3e4:	bd10      	pop	{r4, pc}
 800a3e6:	bf00      	nop
 800a3e8:	0800a75d 	.word	0x0800a75d
 800a3ec:	0800a77f 	.word	0x0800a77f
 800a3f0:	0800a7b7 	.word	0x0800a7b7
 800a3f4:	0800a7db 	.word	0x0800a7db
 800a3f8:	20004b44 	.word	0x20004b44

0800a3fc <stdio_exit_handler>:
 800a3fc:	4a02      	ldr	r2, [pc, #8]	@ (800a408 <stdio_exit_handler+0xc>)
 800a3fe:	4903      	ldr	r1, [pc, #12]	@ (800a40c <stdio_exit_handler+0x10>)
 800a400:	4803      	ldr	r0, [pc, #12]	@ (800a410 <stdio_exit_handler+0x14>)
 800a402:	f000 b869 	b.w	800a4d8 <_fwalk_sglue>
 800a406:	bf00      	nop
 800a408:	20002fa0 	.word	0x20002fa0
 800a40c:	0800b2c9 	.word	0x0800b2c9
 800a410:	20002fb0 	.word	0x20002fb0

0800a414 <cleanup_stdio>:
 800a414:	6841      	ldr	r1, [r0, #4]
 800a416:	4b0c      	ldr	r3, [pc, #48]	@ (800a448 <cleanup_stdio+0x34>)
 800a418:	4299      	cmp	r1, r3
 800a41a:	b510      	push	{r4, lr}
 800a41c:	4604      	mov	r4, r0
 800a41e:	d001      	beq.n	800a424 <cleanup_stdio+0x10>
 800a420:	f000 ff52 	bl	800b2c8 <_fflush_r>
 800a424:	68a1      	ldr	r1, [r4, #8]
 800a426:	4b09      	ldr	r3, [pc, #36]	@ (800a44c <cleanup_stdio+0x38>)
 800a428:	4299      	cmp	r1, r3
 800a42a:	d002      	beq.n	800a432 <cleanup_stdio+0x1e>
 800a42c:	4620      	mov	r0, r4
 800a42e:	f000 ff4b 	bl	800b2c8 <_fflush_r>
 800a432:	68e1      	ldr	r1, [r4, #12]
 800a434:	4b06      	ldr	r3, [pc, #24]	@ (800a450 <cleanup_stdio+0x3c>)
 800a436:	4299      	cmp	r1, r3
 800a438:	d004      	beq.n	800a444 <cleanup_stdio+0x30>
 800a43a:	4620      	mov	r0, r4
 800a43c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800a440:	f000 bf42 	b.w	800b2c8 <_fflush_r>
 800a444:	bd10      	pop	{r4, pc}
 800a446:	bf00      	nop
 800a448:	20004b44 	.word	0x20004b44
 800a44c:	20004bac 	.word	0x20004bac
 800a450:	20004c14 	.word	0x20004c14

0800a454 <global_stdio_init.part.0>:
 800a454:	b510      	push	{r4, lr}
 800a456:	4b0b      	ldr	r3, [pc, #44]	@ (800a484 <global_stdio_init.part.0+0x30>)
 800a458:	4c0b      	ldr	r4, [pc, #44]	@ (800a488 <global_stdio_init.part.0+0x34>)
 800a45a:	4a0c      	ldr	r2, [pc, #48]	@ (800a48c <global_stdio_init.part.0+0x38>)
 800a45c:	601a      	str	r2, [r3, #0]
 800a45e:	4620      	mov	r0, r4
 800a460:	2200      	movs	r2, #0
 800a462:	2104      	movs	r1, #4
 800a464:	f7ff ff94 	bl	800a390 <std>
 800a468:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 800a46c:	2201      	movs	r2, #1
 800a46e:	2109      	movs	r1, #9
 800a470:	f7ff ff8e 	bl	800a390 <std>
 800a474:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800a478:	2202      	movs	r2, #2
 800a47a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800a47e:	2112      	movs	r1, #18
 800a480:	f7ff bf86 	b.w	800a390 <std>
 800a484:	20004c7c 	.word	0x20004c7c
 800a488:	20004b44 	.word	0x20004b44
 800a48c:	0800a3fd 	.word	0x0800a3fd

0800a490 <__sfp_lock_acquire>:
 800a490:	4801      	ldr	r0, [pc, #4]	@ (800a498 <__sfp_lock_acquire+0x8>)
 800a492:	f000 bab4 	b.w	800a9fe <__retarget_lock_acquire_recursive>
 800a496:	bf00      	nop
 800a498:	20004c85 	.word	0x20004c85

0800a49c <__sfp_lock_release>:
 800a49c:	4801      	ldr	r0, [pc, #4]	@ (800a4a4 <__sfp_lock_release+0x8>)
 800a49e:	f000 baaf 	b.w	800aa00 <__retarget_lock_release_recursive>
 800a4a2:	bf00      	nop
 800a4a4:	20004c85 	.word	0x20004c85

0800a4a8 <__sinit>:
 800a4a8:	b510      	push	{r4, lr}
 800a4aa:	4604      	mov	r4, r0
 800a4ac:	f7ff fff0 	bl	800a490 <__sfp_lock_acquire>
 800a4b0:	6a23      	ldr	r3, [r4, #32]
 800a4b2:	b11b      	cbz	r3, 800a4bc <__sinit+0x14>
 800a4b4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800a4b8:	f7ff bff0 	b.w	800a49c <__sfp_lock_release>
 800a4bc:	4b04      	ldr	r3, [pc, #16]	@ (800a4d0 <__sinit+0x28>)
 800a4be:	6223      	str	r3, [r4, #32]
 800a4c0:	4b04      	ldr	r3, [pc, #16]	@ (800a4d4 <__sinit+0x2c>)
 800a4c2:	681b      	ldr	r3, [r3, #0]
 800a4c4:	2b00      	cmp	r3, #0
 800a4c6:	d1f5      	bne.n	800a4b4 <__sinit+0xc>
 800a4c8:	f7ff ffc4 	bl	800a454 <global_stdio_init.part.0>
 800a4cc:	e7f2      	b.n	800a4b4 <__sinit+0xc>
 800a4ce:	bf00      	nop
 800a4d0:	0800a415 	.word	0x0800a415
 800a4d4:	20004c7c 	.word	0x20004c7c

0800a4d8 <_fwalk_sglue>:
 800a4d8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800a4dc:	4607      	mov	r7, r0
 800a4de:	4688      	mov	r8, r1
 800a4e0:	4614      	mov	r4, r2
 800a4e2:	2600      	movs	r6, #0
 800a4e4:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800a4e8:	f1b9 0901 	subs.w	r9, r9, #1
 800a4ec:	d505      	bpl.n	800a4fa <_fwalk_sglue+0x22>
 800a4ee:	6824      	ldr	r4, [r4, #0]
 800a4f0:	2c00      	cmp	r4, #0
 800a4f2:	d1f7      	bne.n	800a4e4 <_fwalk_sglue+0xc>
 800a4f4:	4630      	mov	r0, r6
 800a4f6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a4fa:	89ab      	ldrh	r3, [r5, #12]
 800a4fc:	2b01      	cmp	r3, #1
 800a4fe:	d907      	bls.n	800a510 <_fwalk_sglue+0x38>
 800a500:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800a504:	3301      	adds	r3, #1
 800a506:	d003      	beq.n	800a510 <_fwalk_sglue+0x38>
 800a508:	4629      	mov	r1, r5
 800a50a:	4638      	mov	r0, r7
 800a50c:	47c0      	blx	r8
 800a50e:	4306      	orrs	r6, r0
 800a510:	3568      	adds	r5, #104	@ 0x68
 800a512:	e7e9      	b.n	800a4e8 <_fwalk_sglue+0x10>

0800a514 <iprintf>:
 800a514:	b40f      	push	{r0, r1, r2, r3}
 800a516:	b507      	push	{r0, r1, r2, lr}
 800a518:	4906      	ldr	r1, [pc, #24]	@ (800a534 <iprintf+0x20>)
 800a51a:	ab04      	add	r3, sp, #16
 800a51c:	6808      	ldr	r0, [r1, #0]
 800a51e:	f853 2b04 	ldr.w	r2, [r3], #4
 800a522:	6881      	ldr	r1, [r0, #8]
 800a524:	9301      	str	r3, [sp, #4]
 800a526:	f000 fba5 	bl	800ac74 <_vfiprintf_r>
 800a52a:	b003      	add	sp, #12
 800a52c:	f85d eb04 	ldr.w	lr, [sp], #4
 800a530:	b004      	add	sp, #16
 800a532:	4770      	bx	lr
 800a534:	20002fac 	.word	0x20002fac

0800a538 <_puts_r>:
 800a538:	6a03      	ldr	r3, [r0, #32]
 800a53a:	b570      	push	{r4, r5, r6, lr}
 800a53c:	6884      	ldr	r4, [r0, #8]
 800a53e:	4605      	mov	r5, r0
 800a540:	460e      	mov	r6, r1
 800a542:	b90b      	cbnz	r3, 800a548 <_puts_r+0x10>
 800a544:	f7ff ffb0 	bl	800a4a8 <__sinit>
 800a548:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800a54a:	07db      	lsls	r3, r3, #31
 800a54c:	d405      	bmi.n	800a55a <_puts_r+0x22>
 800a54e:	89a3      	ldrh	r3, [r4, #12]
 800a550:	0598      	lsls	r0, r3, #22
 800a552:	d402      	bmi.n	800a55a <_puts_r+0x22>
 800a554:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800a556:	f000 fa52 	bl	800a9fe <__retarget_lock_acquire_recursive>
 800a55a:	89a3      	ldrh	r3, [r4, #12]
 800a55c:	0719      	lsls	r1, r3, #28
 800a55e:	d502      	bpl.n	800a566 <_puts_r+0x2e>
 800a560:	6923      	ldr	r3, [r4, #16]
 800a562:	2b00      	cmp	r3, #0
 800a564:	d135      	bne.n	800a5d2 <_puts_r+0x9a>
 800a566:	4621      	mov	r1, r4
 800a568:	4628      	mov	r0, r5
 800a56a:	f000 f979 	bl	800a860 <__swsetup_r>
 800a56e:	b380      	cbz	r0, 800a5d2 <_puts_r+0x9a>
 800a570:	f04f 35ff 	mov.w	r5, #4294967295
 800a574:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800a576:	07da      	lsls	r2, r3, #31
 800a578:	d405      	bmi.n	800a586 <_puts_r+0x4e>
 800a57a:	89a3      	ldrh	r3, [r4, #12]
 800a57c:	059b      	lsls	r3, r3, #22
 800a57e:	d402      	bmi.n	800a586 <_puts_r+0x4e>
 800a580:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800a582:	f000 fa3d 	bl	800aa00 <__retarget_lock_release_recursive>
 800a586:	4628      	mov	r0, r5
 800a588:	bd70      	pop	{r4, r5, r6, pc}
 800a58a:	2b00      	cmp	r3, #0
 800a58c:	da04      	bge.n	800a598 <_puts_r+0x60>
 800a58e:	69a2      	ldr	r2, [r4, #24]
 800a590:	429a      	cmp	r2, r3
 800a592:	dc17      	bgt.n	800a5c4 <_puts_r+0x8c>
 800a594:	290a      	cmp	r1, #10
 800a596:	d015      	beq.n	800a5c4 <_puts_r+0x8c>
 800a598:	6823      	ldr	r3, [r4, #0]
 800a59a:	1c5a      	adds	r2, r3, #1
 800a59c:	6022      	str	r2, [r4, #0]
 800a59e:	7019      	strb	r1, [r3, #0]
 800a5a0:	68a3      	ldr	r3, [r4, #8]
 800a5a2:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 800a5a6:	3b01      	subs	r3, #1
 800a5a8:	60a3      	str	r3, [r4, #8]
 800a5aa:	2900      	cmp	r1, #0
 800a5ac:	d1ed      	bne.n	800a58a <_puts_r+0x52>
 800a5ae:	2b00      	cmp	r3, #0
 800a5b0:	da11      	bge.n	800a5d6 <_puts_r+0x9e>
 800a5b2:	4622      	mov	r2, r4
 800a5b4:	210a      	movs	r1, #10
 800a5b6:	4628      	mov	r0, r5
 800a5b8:	f000 f913 	bl	800a7e2 <__swbuf_r>
 800a5bc:	3001      	adds	r0, #1
 800a5be:	d0d7      	beq.n	800a570 <_puts_r+0x38>
 800a5c0:	250a      	movs	r5, #10
 800a5c2:	e7d7      	b.n	800a574 <_puts_r+0x3c>
 800a5c4:	4622      	mov	r2, r4
 800a5c6:	4628      	mov	r0, r5
 800a5c8:	f000 f90b 	bl	800a7e2 <__swbuf_r>
 800a5cc:	3001      	adds	r0, #1
 800a5ce:	d1e7      	bne.n	800a5a0 <_puts_r+0x68>
 800a5d0:	e7ce      	b.n	800a570 <_puts_r+0x38>
 800a5d2:	3e01      	subs	r6, #1
 800a5d4:	e7e4      	b.n	800a5a0 <_puts_r+0x68>
 800a5d6:	6823      	ldr	r3, [r4, #0]
 800a5d8:	1c5a      	adds	r2, r3, #1
 800a5da:	6022      	str	r2, [r4, #0]
 800a5dc:	220a      	movs	r2, #10
 800a5de:	701a      	strb	r2, [r3, #0]
 800a5e0:	e7ee      	b.n	800a5c0 <_puts_r+0x88>
	...

0800a5e4 <puts>:
 800a5e4:	4b02      	ldr	r3, [pc, #8]	@ (800a5f0 <puts+0xc>)
 800a5e6:	4601      	mov	r1, r0
 800a5e8:	6818      	ldr	r0, [r3, #0]
 800a5ea:	f7ff bfa5 	b.w	800a538 <_puts_r>
 800a5ee:	bf00      	nop
 800a5f0:	20002fac 	.word	0x20002fac

0800a5f4 <setvbuf>:
 800a5f4:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800a5f8:	461d      	mov	r5, r3
 800a5fa:	4b57      	ldr	r3, [pc, #348]	@ (800a758 <setvbuf+0x164>)
 800a5fc:	681f      	ldr	r7, [r3, #0]
 800a5fe:	4604      	mov	r4, r0
 800a600:	460e      	mov	r6, r1
 800a602:	4690      	mov	r8, r2
 800a604:	b127      	cbz	r7, 800a610 <setvbuf+0x1c>
 800a606:	6a3b      	ldr	r3, [r7, #32]
 800a608:	b913      	cbnz	r3, 800a610 <setvbuf+0x1c>
 800a60a:	4638      	mov	r0, r7
 800a60c:	f7ff ff4c 	bl	800a4a8 <__sinit>
 800a610:	f1b8 0f02 	cmp.w	r8, #2
 800a614:	d006      	beq.n	800a624 <setvbuf+0x30>
 800a616:	f1b8 0f01 	cmp.w	r8, #1
 800a61a:	f200 809a 	bhi.w	800a752 <setvbuf+0x15e>
 800a61e:	2d00      	cmp	r5, #0
 800a620:	f2c0 8097 	blt.w	800a752 <setvbuf+0x15e>
 800a624:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800a626:	07d9      	lsls	r1, r3, #31
 800a628:	d405      	bmi.n	800a636 <setvbuf+0x42>
 800a62a:	89a3      	ldrh	r3, [r4, #12]
 800a62c:	059a      	lsls	r2, r3, #22
 800a62e:	d402      	bmi.n	800a636 <setvbuf+0x42>
 800a630:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800a632:	f000 f9e4 	bl	800a9fe <__retarget_lock_acquire_recursive>
 800a636:	4621      	mov	r1, r4
 800a638:	4638      	mov	r0, r7
 800a63a:	f000 fe45 	bl	800b2c8 <_fflush_r>
 800a63e:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800a640:	b141      	cbz	r1, 800a654 <setvbuf+0x60>
 800a642:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800a646:	4299      	cmp	r1, r3
 800a648:	d002      	beq.n	800a650 <setvbuf+0x5c>
 800a64a:	4638      	mov	r0, r7
 800a64c:	f000 f9e8 	bl	800aa20 <_free_r>
 800a650:	2300      	movs	r3, #0
 800a652:	6363      	str	r3, [r4, #52]	@ 0x34
 800a654:	2300      	movs	r3, #0
 800a656:	61a3      	str	r3, [r4, #24]
 800a658:	6063      	str	r3, [r4, #4]
 800a65a:	89a3      	ldrh	r3, [r4, #12]
 800a65c:	061b      	lsls	r3, r3, #24
 800a65e:	d503      	bpl.n	800a668 <setvbuf+0x74>
 800a660:	6921      	ldr	r1, [r4, #16]
 800a662:	4638      	mov	r0, r7
 800a664:	f000 f9dc 	bl	800aa20 <_free_r>
 800a668:	89a3      	ldrh	r3, [r4, #12]
 800a66a:	f423 634a 	bic.w	r3, r3, #3232	@ 0xca0
 800a66e:	f023 0303 	bic.w	r3, r3, #3
 800a672:	f1b8 0f02 	cmp.w	r8, #2
 800a676:	81a3      	strh	r3, [r4, #12]
 800a678:	d061      	beq.n	800a73e <setvbuf+0x14a>
 800a67a:	ab01      	add	r3, sp, #4
 800a67c:	466a      	mov	r2, sp
 800a67e:	4621      	mov	r1, r4
 800a680:	4638      	mov	r0, r7
 800a682:	f000 fe49 	bl	800b318 <__swhatbuf_r>
 800a686:	89a3      	ldrh	r3, [r4, #12]
 800a688:	4318      	orrs	r0, r3
 800a68a:	81a0      	strh	r0, [r4, #12]
 800a68c:	bb2d      	cbnz	r5, 800a6da <setvbuf+0xe6>
 800a68e:	9d00      	ldr	r5, [sp, #0]
 800a690:	4628      	mov	r0, r5
 800a692:	f000 fa0f 	bl	800aab4 <malloc>
 800a696:	4606      	mov	r6, r0
 800a698:	2800      	cmp	r0, #0
 800a69a:	d152      	bne.n	800a742 <setvbuf+0x14e>
 800a69c:	f8dd 9000 	ldr.w	r9, [sp]
 800a6a0:	45a9      	cmp	r9, r5
 800a6a2:	d140      	bne.n	800a726 <setvbuf+0x132>
 800a6a4:	f04f 35ff 	mov.w	r5, #4294967295
 800a6a8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a6ac:	f043 0202 	orr.w	r2, r3, #2
 800a6b0:	81a2      	strh	r2, [r4, #12]
 800a6b2:	2200      	movs	r2, #0
 800a6b4:	60a2      	str	r2, [r4, #8]
 800a6b6:	f104 0247 	add.w	r2, r4, #71	@ 0x47
 800a6ba:	6022      	str	r2, [r4, #0]
 800a6bc:	6122      	str	r2, [r4, #16]
 800a6be:	2201      	movs	r2, #1
 800a6c0:	6162      	str	r2, [r4, #20]
 800a6c2:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800a6c4:	07d6      	lsls	r6, r2, #31
 800a6c6:	d404      	bmi.n	800a6d2 <setvbuf+0xde>
 800a6c8:	0598      	lsls	r0, r3, #22
 800a6ca:	d402      	bmi.n	800a6d2 <setvbuf+0xde>
 800a6cc:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800a6ce:	f000 f997 	bl	800aa00 <__retarget_lock_release_recursive>
 800a6d2:	4628      	mov	r0, r5
 800a6d4:	b003      	add	sp, #12
 800a6d6:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800a6da:	2e00      	cmp	r6, #0
 800a6dc:	d0d8      	beq.n	800a690 <setvbuf+0x9c>
 800a6de:	6a3b      	ldr	r3, [r7, #32]
 800a6e0:	b913      	cbnz	r3, 800a6e8 <setvbuf+0xf4>
 800a6e2:	4638      	mov	r0, r7
 800a6e4:	f7ff fee0 	bl	800a4a8 <__sinit>
 800a6e8:	f1b8 0f01 	cmp.w	r8, #1
 800a6ec:	bf08      	it	eq
 800a6ee:	89a3      	ldrheq	r3, [r4, #12]
 800a6f0:	6026      	str	r6, [r4, #0]
 800a6f2:	bf04      	itt	eq
 800a6f4:	f043 0301 	orreq.w	r3, r3, #1
 800a6f8:	81a3      	strheq	r3, [r4, #12]
 800a6fa:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a6fe:	f013 0208 	ands.w	r2, r3, #8
 800a702:	e9c4 6504 	strd	r6, r5, [r4, #16]
 800a706:	d01e      	beq.n	800a746 <setvbuf+0x152>
 800a708:	07d9      	lsls	r1, r3, #31
 800a70a:	bf41      	itttt	mi
 800a70c:	2200      	movmi	r2, #0
 800a70e:	426d      	negmi	r5, r5
 800a710:	60a2      	strmi	r2, [r4, #8]
 800a712:	61a5      	strmi	r5, [r4, #24]
 800a714:	bf58      	it	pl
 800a716:	60a5      	strpl	r5, [r4, #8]
 800a718:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800a71a:	07d2      	lsls	r2, r2, #31
 800a71c:	d401      	bmi.n	800a722 <setvbuf+0x12e>
 800a71e:	059b      	lsls	r3, r3, #22
 800a720:	d513      	bpl.n	800a74a <setvbuf+0x156>
 800a722:	2500      	movs	r5, #0
 800a724:	e7d5      	b.n	800a6d2 <setvbuf+0xde>
 800a726:	4648      	mov	r0, r9
 800a728:	f000 f9c4 	bl	800aab4 <malloc>
 800a72c:	4606      	mov	r6, r0
 800a72e:	2800      	cmp	r0, #0
 800a730:	d0b8      	beq.n	800a6a4 <setvbuf+0xb0>
 800a732:	89a3      	ldrh	r3, [r4, #12]
 800a734:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800a738:	81a3      	strh	r3, [r4, #12]
 800a73a:	464d      	mov	r5, r9
 800a73c:	e7cf      	b.n	800a6de <setvbuf+0xea>
 800a73e:	2500      	movs	r5, #0
 800a740:	e7b2      	b.n	800a6a8 <setvbuf+0xb4>
 800a742:	46a9      	mov	r9, r5
 800a744:	e7f5      	b.n	800a732 <setvbuf+0x13e>
 800a746:	60a2      	str	r2, [r4, #8]
 800a748:	e7e6      	b.n	800a718 <setvbuf+0x124>
 800a74a:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800a74c:	f000 f958 	bl	800aa00 <__retarget_lock_release_recursive>
 800a750:	e7e7      	b.n	800a722 <setvbuf+0x12e>
 800a752:	f04f 35ff 	mov.w	r5, #4294967295
 800a756:	e7bc      	b.n	800a6d2 <setvbuf+0xde>
 800a758:	20002fac 	.word	0x20002fac

0800a75c <__sread>:
 800a75c:	b510      	push	{r4, lr}
 800a75e:	460c      	mov	r4, r1
 800a760:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a764:	f000 f8fc 	bl	800a960 <_read_r>
 800a768:	2800      	cmp	r0, #0
 800a76a:	bfab      	itete	ge
 800a76c:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800a76e:	89a3      	ldrhlt	r3, [r4, #12]
 800a770:	181b      	addge	r3, r3, r0
 800a772:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800a776:	bfac      	ite	ge
 800a778:	6563      	strge	r3, [r4, #84]	@ 0x54
 800a77a:	81a3      	strhlt	r3, [r4, #12]
 800a77c:	bd10      	pop	{r4, pc}

0800a77e <__swrite>:
 800a77e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a782:	461f      	mov	r7, r3
 800a784:	898b      	ldrh	r3, [r1, #12]
 800a786:	05db      	lsls	r3, r3, #23
 800a788:	4605      	mov	r5, r0
 800a78a:	460c      	mov	r4, r1
 800a78c:	4616      	mov	r6, r2
 800a78e:	d505      	bpl.n	800a79c <__swrite+0x1e>
 800a790:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a794:	2302      	movs	r3, #2
 800a796:	2200      	movs	r2, #0
 800a798:	f000 f8d0 	bl	800a93c <_lseek_r>
 800a79c:	89a3      	ldrh	r3, [r4, #12]
 800a79e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800a7a2:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800a7a6:	81a3      	strh	r3, [r4, #12]
 800a7a8:	4632      	mov	r2, r6
 800a7aa:	463b      	mov	r3, r7
 800a7ac:	4628      	mov	r0, r5
 800a7ae:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800a7b2:	f000 b8e7 	b.w	800a984 <_write_r>

0800a7b6 <__sseek>:
 800a7b6:	b510      	push	{r4, lr}
 800a7b8:	460c      	mov	r4, r1
 800a7ba:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a7be:	f000 f8bd 	bl	800a93c <_lseek_r>
 800a7c2:	1c43      	adds	r3, r0, #1
 800a7c4:	89a3      	ldrh	r3, [r4, #12]
 800a7c6:	bf15      	itete	ne
 800a7c8:	6560      	strne	r0, [r4, #84]	@ 0x54
 800a7ca:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800a7ce:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800a7d2:	81a3      	strheq	r3, [r4, #12]
 800a7d4:	bf18      	it	ne
 800a7d6:	81a3      	strhne	r3, [r4, #12]
 800a7d8:	bd10      	pop	{r4, pc}

0800a7da <__sclose>:
 800a7da:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a7de:	f000 b89d 	b.w	800a91c <_close_r>

0800a7e2 <__swbuf_r>:
 800a7e2:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a7e4:	460e      	mov	r6, r1
 800a7e6:	4614      	mov	r4, r2
 800a7e8:	4605      	mov	r5, r0
 800a7ea:	b118      	cbz	r0, 800a7f4 <__swbuf_r+0x12>
 800a7ec:	6a03      	ldr	r3, [r0, #32]
 800a7ee:	b90b      	cbnz	r3, 800a7f4 <__swbuf_r+0x12>
 800a7f0:	f7ff fe5a 	bl	800a4a8 <__sinit>
 800a7f4:	69a3      	ldr	r3, [r4, #24]
 800a7f6:	60a3      	str	r3, [r4, #8]
 800a7f8:	89a3      	ldrh	r3, [r4, #12]
 800a7fa:	071a      	lsls	r2, r3, #28
 800a7fc:	d501      	bpl.n	800a802 <__swbuf_r+0x20>
 800a7fe:	6923      	ldr	r3, [r4, #16]
 800a800:	b943      	cbnz	r3, 800a814 <__swbuf_r+0x32>
 800a802:	4621      	mov	r1, r4
 800a804:	4628      	mov	r0, r5
 800a806:	f000 f82b 	bl	800a860 <__swsetup_r>
 800a80a:	b118      	cbz	r0, 800a814 <__swbuf_r+0x32>
 800a80c:	f04f 37ff 	mov.w	r7, #4294967295
 800a810:	4638      	mov	r0, r7
 800a812:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800a814:	6823      	ldr	r3, [r4, #0]
 800a816:	6922      	ldr	r2, [r4, #16]
 800a818:	1a98      	subs	r0, r3, r2
 800a81a:	6963      	ldr	r3, [r4, #20]
 800a81c:	b2f6      	uxtb	r6, r6
 800a81e:	4283      	cmp	r3, r0
 800a820:	4637      	mov	r7, r6
 800a822:	dc05      	bgt.n	800a830 <__swbuf_r+0x4e>
 800a824:	4621      	mov	r1, r4
 800a826:	4628      	mov	r0, r5
 800a828:	f000 fd4e 	bl	800b2c8 <_fflush_r>
 800a82c:	2800      	cmp	r0, #0
 800a82e:	d1ed      	bne.n	800a80c <__swbuf_r+0x2a>
 800a830:	68a3      	ldr	r3, [r4, #8]
 800a832:	3b01      	subs	r3, #1
 800a834:	60a3      	str	r3, [r4, #8]
 800a836:	6823      	ldr	r3, [r4, #0]
 800a838:	1c5a      	adds	r2, r3, #1
 800a83a:	6022      	str	r2, [r4, #0]
 800a83c:	701e      	strb	r6, [r3, #0]
 800a83e:	6962      	ldr	r2, [r4, #20]
 800a840:	1c43      	adds	r3, r0, #1
 800a842:	429a      	cmp	r2, r3
 800a844:	d004      	beq.n	800a850 <__swbuf_r+0x6e>
 800a846:	89a3      	ldrh	r3, [r4, #12]
 800a848:	07db      	lsls	r3, r3, #31
 800a84a:	d5e1      	bpl.n	800a810 <__swbuf_r+0x2e>
 800a84c:	2e0a      	cmp	r6, #10
 800a84e:	d1df      	bne.n	800a810 <__swbuf_r+0x2e>
 800a850:	4621      	mov	r1, r4
 800a852:	4628      	mov	r0, r5
 800a854:	f000 fd38 	bl	800b2c8 <_fflush_r>
 800a858:	2800      	cmp	r0, #0
 800a85a:	d0d9      	beq.n	800a810 <__swbuf_r+0x2e>
 800a85c:	e7d6      	b.n	800a80c <__swbuf_r+0x2a>
	...

0800a860 <__swsetup_r>:
 800a860:	b538      	push	{r3, r4, r5, lr}
 800a862:	4b29      	ldr	r3, [pc, #164]	@ (800a908 <__swsetup_r+0xa8>)
 800a864:	4605      	mov	r5, r0
 800a866:	6818      	ldr	r0, [r3, #0]
 800a868:	460c      	mov	r4, r1
 800a86a:	b118      	cbz	r0, 800a874 <__swsetup_r+0x14>
 800a86c:	6a03      	ldr	r3, [r0, #32]
 800a86e:	b90b      	cbnz	r3, 800a874 <__swsetup_r+0x14>
 800a870:	f7ff fe1a 	bl	800a4a8 <__sinit>
 800a874:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a878:	0719      	lsls	r1, r3, #28
 800a87a:	d422      	bmi.n	800a8c2 <__swsetup_r+0x62>
 800a87c:	06da      	lsls	r2, r3, #27
 800a87e:	d407      	bmi.n	800a890 <__swsetup_r+0x30>
 800a880:	2209      	movs	r2, #9
 800a882:	602a      	str	r2, [r5, #0]
 800a884:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800a888:	81a3      	strh	r3, [r4, #12]
 800a88a:	f04f 30ff 	mov.w	r0, #4294967295
 800a88e:	e033      	b.n	800a8f8 <__swsetup_r+0x98>
 800a890:	0758      	lsls	r0, r3, #29
 800a892:	d512      	bpl.n	800a8ba <__swsetup_r+0x5a>
 800a894:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800a896:	b141      	cbz	r1, 800a8aa <__swsetup_r+0x4a>
 800a898:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800a89c:	4299      	cmp	r1, r3
 800a89e:	d002      	beq.n	800a8a6 <__swsetup_r+0x46>
 800a8a0:	4628      	mov	r0, r5
 800a8a2:	f000 f8bd 	bl	800aa20 <_free_r>
 800a8a6:	2300      	movs	r3, #0
 800a8a8:	6363      	str	r3, [r4, #52]	@ 0x34
 800a8aa:	89a3      	ldrh	r3, [r4, #12]
 800a8ac:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800a8b0:	81a3      	strh	r3, [r4, #12]
 800a8b2:	2300      	movs	r3, #0
 800a8b4:	6063      	str	r3, [r4, #4]
 800a8b6:	6923      	ldr	r3, [r4, #16]
 800a8b8:	6023      	str	r3, [r4, #0]
 800a8ba:	89a3      	ldrh	r3, [r4, #12]
 800a8bc:	f043 0308 	orr.w	r3, r3, #8
 800a8c0:	81a3      	strh	r3, [r4, #12]
 800a8c2:	6923      	ldr	r3, [r4, #16]
 800a8c4:	b94b      	cbnz	r3, 800a8da <__swsetup_r+0x7a>
 800a8c6:	89a3      	ldrh	r3, [r4, #12]
 800a8c8:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800a8cc:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800a8d0:	d003      	beq.n	800a8da <__swsetup_r+0x7a>
 800a8d2:	4621      	mov	r1, r4
 800a8d4:	4628      	mov	r0, r5
 800a8d6:	f000 fd45 	bl	800b364 <__smakebuf_r>
 800a8da:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a8de:	f013 0201 	ands.w	r2, r3, #1
 800a8e2:	d00a      	beq.n	800a8fa <__swsetup_r+0x9a>
 800a8e4:	2200      	movs	r2, #0
 800a8e6:	60a2      	str	r2, [r4, #8]
 800a8e8:	6962      	ldr	r2, [r4, #20]
 800a8ea:	4252      	negs	r2, r2
 800a8ec:	61a2      	str	r2, [r4, #24]
 800a8ee:	6922      	ldr	r2, [r4, #16]
 800a8f0:	b942      	cbnz	r2, 800a904 <__swsetup_r+0xa4>
 800a8f2:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800a8f6:	d1c5      	bne.n	800a884 <__swsetup_r+0x24>
 800a8f8:	bd38      	pop	{r3, r4, r5, pc}
 800a8fa:	0799      	lsls	r1, r3, #30
 800a8fc:	bf58      	it	pl
 800a8fe:	6962      	ldrpl	r2, [r4, #20]
 800a900:	60a2      	str	r2, [r4, #8]
 800a902:	e7f4      	b.n	800a8ee <__swsetup_r+0x8e>
 800a904:	2000      	movs	r0, #0
 800a906:	e7f7      	b.n	800a8f8 <__swsetup_r+0x98>
 800a908:	20002fac 	.word	0x20002fac

0800a90c <memset>:
 800a90c:	4402      	add	r2, r0
 800a90e:	4603      	mov	r3, r0
 800a910:	4293      	cmp	r3, r2
 800a912:	d100      	bne.n	800a916 <memset+0xa>
 800a914:	4770      	bx	lr
 800a916:	f803 1b01 	strb.w	r1, [r3], #1
 800a91a:	e7f9      	b.n	800a910 <memset+0x4>

0800a91c <_close_r>:
 800a91c:	b538      	push	{r3, r4, r5, lr}
 800a91e:	4d06      	ldr	r5, [pc, #24]	@ (800a938 <_close_r+0x1c>)
 800a920:	2300      	movs	r3, #0
 800a922:	4604      	mov	r4, r0
 800a924:	4608      	mov	r0, r1
 800a926:	602b      	str	r3, [r5, #0]
 800a928:	f7f7 f9ee 	bl	8001d08 <_close>
 800a92c:	1c43      	adds	r3, r0, #1
 800a92e:	d102      	bne.n	800a936 <_close_r+0x1a>
 800a930:	682b      	ldr	r3, [r5, #0]
 800a932:	b103      	cbz	r3, 800a936 <_close_r+0x1a>
 800a934:	6023      	str	r3, [r4, #0]
 800a936:	bd38      	pop	{r3, r4, r5, pc}
 800a938:	20004c80 	.word	0x20004c80

0800a93c <_lseek_r>:
 800a93c:	b538      	push	{r3, r4, r5, lr}
 800a93e:	4d07      	ldr	r5, [pc, #28]	@ (800a95c <_lseek_r+0x20>)
 800a940:	4604      	mov	r4, r0
 800a942:	4608      	mov	r0, r1
 800a944:	4611      	mov	r1, r2
 800a946:	2200      	movs	r2, #0
 800a948:	602a      	str	r2, [r5, #0]
 800a94a:	461a      	mov	r2, r3
 800a94c:	f7f7 f9f3 	bl	8001d36 <_lseek>
 800a950:	1c43      	adds	r3, r0, #1
 800a952:	d102      	bne.n	800a95a <_lseek_r+0x1e>
 800a954:	682b      	ldr	r3, [r5, #0]
 800a956:	b103      	cbz	r3, 800a95a <_lseek_r+0x1e>
 800a958:	6023      	str	r3, [r4, #0]
 800a95a:	bd38      	pop	{r3, r4, r5, pc}
 800a95c:	20004c80 	.word	0x20004c80

0800a960 <_read_r>:
 800a960:	b538      	push	{r3, r4, r5, lr}
 800a962:	4d07      	ldr	r5, [pc, #28]	@ (800a980 <_read_r+0x20>)
 800a964:	4604      	mov	r4, r0
 800a966:	4608      	mov	r0, r1
 800a968:	4611      	mov	r1, r2
 800a96a:	2200      	movs	r2, #0
 800a96c:	602a      	str	r2, [r5, #0]
 800a96e:	461a      	mov	r2, r3
 800a970:	f7f7 f9f2 	bl	8001d58 <_read>
 800a974:	1c43      	adds	r3, r0, #1
 800a976:	d102      	bne.n	800a97e <_read_r+0x1e>
 800a978:	682b      	ldr	r3, [r5, #0]
 800a97a:	b103      	cbz	r3, 800a97e <_read_r+0x1e>
 800a97c:	6023      	str	r3, [r4, #0]
 800a97e:	bd38      	pop	{r3, r4, r5, pc}
 800a980:	20004c80 	.word	0x20004c80

0800a984 <_write_r>:
 800a984:	b538      	push	{r3, r4, r5, lr}
 800a986:	4d07      	ldr	r5, [pc, #28]	@ (800a9a4 <_write_r+0x20>)
 800a988:	4604      	mov	r4, r0
 800a98a:	4608      	mov	r0, r1
 800a98c:	4611      	mov	r1, r2
 800a98e:	2200      	movs	r2, #0
 800a990:	602a      	str	r2, [r5, #0]
 800a992:	461a      	mov	r2, r3
 800a994:	f7f7 f98c 	bl	8001cb0 <_write>
 800a998:	1c43      	adds	r3, r0, #1
 800a99a:	d102      	bne.n	800a9a2 <_write_r+0x1e>
 800a99c:	682b      	ldr	r3, [r5, #0]
 800a99e:	b103      	cbz	r3, 800a9a2 <_write_r+0x1e>
 800a9a0:	6023      	str	r3, [r4, #0]
 800a9a2:	bd38      	pop	{r3, r4, r5, pc}
 800a9a4:	20004c80 	.word	0x20004c80

0800a9a8 <__errno>:
 800a9a8:	4b01      	ldr	r3, [pc, #4]	@ (800a9b0 <__errno+0x8>)
 800a9aa:	6818      	ldr	r0, [r3, #0]
 800a9ac:	4770      	bx	lr
 800a9ae:	bf00      	nop
 800a9b0:	20002fac 	.word	0x20002fac

0800a9b4 <__libc_init_array>:
 800a9b4:	b570      	push	{r4, r5, r6, lr}
 800a9b6:	4d0d      	ldr	r5, [pc, #52]	@ (800a9ec <__libc_init_array+0x38>)
 800a9b8:	4c0d      	ldr	r4, [pc, #52]	@ (800a9f0 <__libc_init_array+0x3c>)
 800a9ba:	1b64      	subs	r4, r4, r5
 800a9bc:	10a4      	asrs	r4, r4, #2
 800a9be:	2600      	movs	r6, #0
 800a9c0:	42a6      	cmp	r6, r4
 800a9c2:	d109      	bne.n	800a9d8 <__libc_init_array+0x24>
 800a9c4:	4d0b      	ldr	r5, [pc, #44]	@ (800a9f4 <__libc_init_array+0x40>)
 800a9c6:	4c0c      	ldr	r4, [pc, #48]	@ (800a9f8 <__libc_init_array+0x44>)
 800a9c8:	f000 fd3a 	bl	800b440 <_init>
 800a9cc:	1b64      	subs	r4, r4, r5
 800a9ce:	10a4      	asrs	r4, r4, #2
 800a9d0:	2600      	movs	r6, #0
 800a9d2:	42a6      	cmp	r6, r4
 800a9d4:	d105      	bne.n	800a9e2 <__libc_init_array+0x2e>
 800a9d6:	bd70      	pop	{r4, r5, r6, pc}
 800a9d8:	f855 3b04 	ldr.w	r3, [r5], #4
 800a9dc:	4798      	blx	r3
 800a9de:	3601      	adds	r6, #1
 800a9e0:	e7ee      	b.n	800a9c0 <__libc_init_array+0xc>
 800a9e2:	f855 3b04 	ldr.w	r3, [r5], #4
 800a9e6:	4798      	blx	r3
 800a9e8:	3601      	adds	r6, #1
 800a9ea:	e7f2      	b.n	800a9d2 <__libc_init_array+0x1e>
 800a9ec:	0801d780 	.word	0x0801d780
 800a9f0:	0801d780 	.word	0x0801d780
 800a9f4:	0801d780 	.word	0x0801d780
 800a9f8:	0801d784 	.word	0x0801d784

0800a9fc <__retarget_lock_init_recursive>:
 800a9fc:	4770      	bx	lr

0800a9fe <__retarget_lock_acquire_recursive>:
 800a9fe:	4770      	bx	lr

0800aa00 <__retarget_lock_release_recursive>:
 800aa00:	4770      	bx	lr

0800aa02 <memcpy>:
 800aa02:	440a      	add	r2, r1
 800aa04:	4291      	cmp	r1, r2
 800aa06:	f100 33ff 	add.w	r3, r0, #4294967295
 800aa0a:	d100      	bne.n	800aa0e <memcpy+0xc>
 800aa0c:	4770      	bx	lr
 800aa0e:	b510      	push	{r4, lr}
 800aa10:	f811 4b01 	ldrb.w	r4, [r1], #1
 800aa14:	f803 4f01 	strb.w	r4, [r3, #1]!
 800aa18:	4291      	cmp	r1, r2
 800aa1a:	d1f9      	bne.n	800aa10 <memcpy+0xe>
 800aa1c:	bd10      	pop	{r4, pc}
	...

0800aa20 <_free_r>:
 800aa20:	b538      	push	{r3, r4, r5, lr}
 800aa22:	4605      	mov	r5, r0
 800aa24:	2900      	cmp	r1, #0
 800aa26:	d041      	beq.n	800aaac <_free_r+0x8c>
 800aa28:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800aa2c:	1f0c      	subs	r4, r1, #4
 800aa2e:	2b00      	cmp	r3, #0
 800aa30:	bfb8      	it	lt
 800aa32:	18e4      	addlt	r4, r4, r3
 800aa34:	f000 f8e8 	bl	800ac08 <__malloc_lock>
 800aa38:	4a1d      	ldr	r2, [pc, #116]	@ (800aab0 <_free_r+0x90>)
 800aa3a:	6813      	ldr	r3, [r2, #0]
 800aa3c:	b933      	cbnz	r3, 800aa4c <_free_r+0x2c>
 800aa3e:	6063      	str	r3, [r4, #4]
 800aa40:	6014      	str	r4, [r2, #0]
 800aa42:	4628      	mov	r0, r5
 800aa44:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800aa48:	f000 b8e4 	b.w	800ac14 <__malloc_unlock>
 800aa4c:	42a3      	cmp	r3, r4
 800aa4e:	d908      	bls.n	800aa62 <_free_r+0x42>
 800aa50:	6820      	ldr	r0, [r4, #0]
 800aa52:	1821      	adds	r1, r4, r0
 800aa54:	428b      	cmp	r3, r1
 800aa56:	bf01      	itttt	eq
 800aa58:	6819      	ldreq	r1, [r3, #0]
 800aa5a:	685b      	ldreq	r3, [r3, #4]
 800aa5c:	1809      	addeq	r1, r1, r0
 800aa5e:	6021      	streq	r1, [r4, #0]
 800aa60:	e7ed      	b.n	800aa3e <_free_r+0x1e>
 800aa62:	461a      	mov	r2, r3
 800aa64:	685b      	ldr	r3, [r3, #4]
 800aa66:	b10b      	cbz	r3, 800aa6c <_free_r+0x4c>
 800aa68:	42a3      	cmp	r3, r4
 800aa6a:	d9fa      	bls.n	800aa62 <_free_r+0x42>
 800aa6c:	6811      	ldr	r1, [r2, #0]
 800aa6e:	1850      	adds	r0, r2, r1
 800aa70:	42a0      	cmp	r0, r4
 800aa72:	d10b      	bne.n	800aa8c <_free_r+0x6c>
 800aa74:	6820      	ldr	r0, [r4, #0]
 800aa76:	4401      	add	r1, r0
 800aa78:	1850      	adds	r0, r2, r1
 800aa7a:	4283      	cmp	r3, r0
 800aa7c:	6011      	str	r1, [r2, #0]
 800aa7e:	d1e0      	bne.n	800aa42 <_free_r+0x22>
 800aa80:	6818      	ldr	r0, [r3, #0]
 800aa82:	685b      	ldr	r3, [r3, #4]
 800aa84:	6053      	str	r3, [r2, #4]
 800aa86:	4408      	add	r0, r1
 800aa88:	6010      	str	r0, [r2, #0]
 800aa8a:	e7da      	b.n	800aa42 <_free_r+0x22>
 800aa8c:	d902      	bls.n	800aa94 <_free_r+0x74>
 800aa8e:	230c      	movs	r3, #12
 800aa90:	602b      	str	r3, [r5, #0]
 800aa92:	e7d6      	b.n	800aa42 <_free_r+0x22>
 800aa94:	6820      	ldr	r0, [r4, #0]
 800aa96:	1821      	adds	r1, r4, r0
 800aa98:	428b      	cmp	r3, r1
 800aa9a:	bf04      	itt	eq
 800aa9c:	6819      	ldreq	r1, [r3, #0]
 800aa9e:	685b      	ldreq	r3, [r3, #4]
 800aaa0:	6063      	str	r3, [r4, #4]
 800aaa2:	bf04      	itt	eq
 800aaa4:	1809      	addeq	r1, r1, r0
 800aaa6:	6021      	streq	r1, [r4, #0]
 800aaa8:	6054      	str	r4, [r2, #4]
 800aaaa:	e7ca      	b.n	800aa42 <_free_r+0x22>
 800aaac:	bd38      	pop	{r3, r4, r5, pc}
 800aaae:	bf00      	nop
 800aab0:	20004c8c 	.word	0x20004c8c

0800aab4 <malloc>:
 800aab4:	4b02      	ldr	r3, [pc, #8]	@ (800aac0 <malloc+0xc>)
 800aab6:	4601      	mov	r1, r0
 800aab8:	6818      	ldr	r0, [r3, #0]
 800aaba:	f000 b825 	b.w	800ab08 <_malloc_r>
 800aabe:	bf00      	nop
 800aac0:	20002fac 	.word	0x20002fac

0800aac4 <sbrk_aligned>:
 800aac4:	b570      	push	{r4, r5, r6, lr}
 800aac6:	4e0f      	ldr	r6, [pc, #60]	@ (800ab04 <sbrk_aligned+0x40>)
 800aac8:	460c      	mov	r4, r1
 800aaca:	6831      	ldr	r1, [r6, #0]
 800aacc:	4605      	mov	r5, r0
 800aace:	b911      	cbnz	r1, 800aad6 <sbrk_aligned+0x12>
 800aad0:	f000 fca6 	bl	800b420 <_sbrk_r>
 800aad4:	6030      	str	r0, [r6, #0]
 800aad6:	4621      	mov	r1, r4
 800aad8:	4628      	mov	r0, r5
 800aada:	f000 fca1 	bl	800b420 <_sbrk_r>
 800aade:	1c43      	adds	r3, r0, #1
 800aae0:	d103      	bne.n	800aaea <sbrk_aligned+0x26>
 800aae2:	f04f 34ff 	mov.w	r4, #4294967295
 800aae6:	4620      	mov	r0, r4
 800aae8:	bd70      	pop	{r4, r5, r6, pc}
 800aaea:	1cc4      	adds	r4, r0, #3
 800aaec:	f024 0403 	bic.w	r4, r4, #3
 800aaf0:	42a0      	cmp	r0, r4
 800aaf2:	d0f8      	beq.n	800aae6 <sbrk_aligned+0x22>
 800aaf4:	1a21      	subs	r1, r4, r0
 800aaf6:	4628      	mov	r0, r5
 800aaf8:	f000 fc92 	bl	800b420 <_sbrk_r>
 800aafc:	3001      	adds	r0, #1
 800aafe:	d1f2      	bne.n	800aae6 <sbrk_aligned+0x22>
 800ab00:	e7ef      	b.n	800aae2 <sbrk_aligned+0x1e>
 800ab02:	bf00      	nop
 800ab04:	20004c88 	.word	0x20004c88

0800ab08 <_malloc_r>:
 800ab08:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800ab0c:	1ccd      	adds	r5, r1, #3
 800ab0e:	f025 0503 	bic.w	r5, r5, #3
 800ab12:	3508      	adds	r5, #8
 800ab14:	2d0c      	cmp	r5, #12
 800ab16:	bf38      	it	cc
 800ab18:	250c      	movcc	r5, #12
 800ab1a:	2d00      	cmp	r5, #0
 800ab1c:	4606      	mov	r6, r0
 800ab1e:	db01      	blt.n	800ab24 <_malloc_r+0x1c>
 800ab20:	42a9      	cmp	r1, r5
 800ab22:	d904      	bls.n	800ab2e <_malloc_r+0x26>
 800ab24:	230c      	movs	r3, #12
 800ab26:	6033      	str	r3, [r6, #0]
 800ab28:	2000      	movs	r0, #0
 800ab2a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800ab2e:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800ac04 <_malloc_r+0xfc>
 800ab32:	f000 f869 	bl	800ac08 <__malloc_lock>
 800ab36:	f8d8 3000 	ldr.w	r3, [r8]
 800ab3a:	461c      	mov	r4, r3
 800ab3c:	bb44      	cbnz	r4, 800ab90 <_malloc_r+0x88>
 800ab3e:	4629      	mov	r1, r5
 800ab40:	4630      	mov	r0, r6
 800ab42:	f7ff ffbf 	bl	800aac4 <sbrk_aligned>
 800ab46:	1c43      	adds	r3, r0, #1
 800ab48:	4604      	mov	r4, r0
 800ab4a:	d158      	bne.n	800abfe <_malloc_r+0xf6>
 800ab4c:	f8d8 4000 	ldr.w	r4, [r8]
 800ab50:	4627      	mov	r7, r4
 800ab52:	2f00      	cmp	r7, #0
 800ab54:	d143      	bne.n	800abde <_malloc_r+0xd6>
 800ab56:	2c00      	cmp	r4, #0
 800ab58:	d04b      	beq.n	800abf2 <_malloc_r+0xea>
 800ab5a:	6823      	ldr	r3, [r4, #0]
 800ab5c:	4639      	mov	r1, r7
 800ab5e:	4630      	mov	r0, r6
 800ab60:	eb04 0903 	add.w	r9, r4, r3
 800ab64:	f000 fc5c 	bl	800b420 <_sbrk_r>
 800ab68:	4581      	cmp	r9, r0
 800ab6a:	d142      	bne.n	800abf2 <_malloc_r+0xea>
 800ab6c:	6821      	ldr	r1, [r4, #0]
 800ab6e:	1a6d      	subs	r5, r5, r1
 800ab70:	4629      	mov	r1, r5
 800ab72:	4630      	mov	r0, r6
 800ab74:	f7ff ffa6 	bl	800aac4 <sbrk_aligned>
 800ab78:	3001      	adds	r0, #1
 800ab7a:	d03a      	beq.n	800abf2 <_malloc_r+0xea>
 800ab7c:	6823      	ldr	r3, [r4, #0]
 800ab7e:	442b      	add	r3, r5
 800ab80:	6023      	str	r3, [r4, #0]
 800ab82:	f8d8 3000 	ldr.w	r3, [r8]
 800ab86:	685a      	ldr	r2, [r3, #4]
 800ab88:	bb62      	cbnz	r2, 800abe4 <_malloc_r+0xdc>
 800ab8a:	f8c8 7000 	str.w	r7, [r8]
 800ab8e:	e00f      	b.n	800abb0 <_malloc_r+0xa8>
 800ab90:	6822      	ldr	r2, [r4, #0]
 800ab92:	1b52      	subs	r2, r2, r5
 800ab94:	d420      	bmi.n	800abd8 <_malloc_r+0xd0>
 800ab96:	2a0b      	cmp	r2, #11
 800ab98:	d917      	bls.n	800abca <_malloc_r+0xc2>
 800ab9a:	1961      	adds	r1, r4, r5
 800ab9c:	42a3      	cmp	r3, r4
 800ab9e:	6025      	str	r5, [r4, #0]
 800aba0:	bf18      	it	ne
 800aba2:	6059      	strne	r1, [r3, #4]
 800aba4:	6863      	ldr	r3, [r4, #4]
 800aba6:	bf08      	it	eq
 800aba8:	f8c8 1000 	streq.w	r1, [r8]
 800abac:	5162      	str	r2, [r4, r5]
 800abae:	604b      	str	r3, [r1, #4]
 800abb0:	4630      	mov	r0, r6
 800abb2:	f000 f82f 	bl	800ac14 <__malloc_unlock>
 800abb6:	f104 000b 	add.w	r0, r4, #11
 800abba:	1d23      	adds	r3, r4, #4
 800abbc:	f020 0007 	bic.w	r0, r0, #7
 800abc0:	1ac2      	subs	r2, r0, r3
 800abc2:	bf1c      	itt	ne
 800abc4:	1a1b      	subne	r3, r3, r0
 800abc6:	50a3      	strne	r3, [r4, r2]
 800abc8:	e7af      	b.n	800ab2a <_malloc_r+0x22>
 800abca:	6862      	ldr	r2, [r4, #4]
 800abcc:	42a3      	cmp	r3, r4
 800abce:	bf0c      	ite	eq
 800abd0:	f8c8 2000 	streq.w	r2, [r8]
 800abd4:	605a      	strne	r2, [r3, #4]
 800abd6:	e7eb      	b.n	800abb0 <_malloc_r+0xa8>
 800abd8:	4623      	mov	r3, r4
 800abda:	6864      	ldr	r4, [r4, #4]
 800abdc:	e7ae      	b.n	800ab3c <_malloc_r+0x34>
 800abde:	463c      	mov	r4, r7
 800abe0:	687f      	ldr	r7, [r7, #4]
 800abe2:	e7b6      	b.n	800ab52 <_malloc_r+0x4a>
 800abe4:	461a      	mov	r2, r3
 800abe6:	685b      	ldr	r3, [r3, #4]
 800abe8:	42a3      	cmp	r3, r4
 800abea:	d1fb      	bne.n	800abe4 <_malloc_r+0xdc>
 800abec:	2300      	movs	r3, #0
 800abee:	6053      	str	r3, [r2, #4]
 800abf0:	e7de      	b.n	800abb0 <_malloc_r+0xa8>
 800abf2:	230c      	movs	r3, #12
 800abf4:	6033      	str	r3, [r6, #0]
 800abf6:	4630      	mov	r0, r6
 800abf8:	f000 f80c 	bl	800ac14 <__malloc_unlock>
 800abfc:	e794      	b.n	800ab28 <_malloc_r+0x20>
 800abfe:	6005      	str	r5, [r0, #0]
 800ac00:	e7d6      	b.n	800abb0 <_malloc_r+0xa8>
 800ac02:	bf00      	nop
 800ac04:	20004c8c 	.word	0x20004c8c

0800ac08 <__malloc_lock>:
 800ac08:	4801      	ldr	r0, [pc, #4]	@ (800ac10 <__malloc_lock+0x8>)
 800ac0a:	f7ff bef8 	b.w	800a9fe <__retarget_lock_acquire_recursive>
 800ac0e:	bf00      	nop
 800ac10:	20004c84 	.word	0x20004c84

0800ac14 <__malloc_unlock>:
 800ac14:	4801      	ldr	r0, [pc, #4]	@ (800ac1c <__malloc_unlock+0x8>)
 800ac16:	f7ff bef3 	b.w	800aa00 <__retarget_lock_release_recursive>
 800ac1a:	bf00      	nop
 800ac1c:	20004c84 	.word	0x20004c84

0800ac20 <__sfputc_r>:
 800ac20:	6893      	ldr	r3, [r2, #8]
 800ac22:	3b01      	subs	r3, #1
 800ac24:	2b00      	cmp	r3, #0
 800ac26:	b410      	push	{r4}
 800ac28:	6093      	str	r3, [r2, #8]
 800ac2a:	da08      	bge.n	800ac3e <__sfputc_r+0x1e>
 800ac2c:	6994      	ldr	r4, [r2, #24]
 800ac2e:	42a3      	cmp	r3, r4
 800ac30:	db01      	blt.n	800ac36 <__sfputc_r+0x16>
 800ac32:	290a      	cmp	r1, #10
 800ac34:	d103      	bne.n	800ac3e <__sfputc_r+0x1e>
 800ac36:	f85d 4b04 	ldr.w	r4, [sp], #4
 800ac3a:	f7ff bdd2 	b.w	800a7e2 <__swbuf_r>
 800ac3e:	6813      	ldr	r3, [r2, #0]
 800ac40:	1c58      	adds	r0, r3, #1
 800ac42:	6010      	str	r0, [r2, #0]
 800ac44:	7019      	strb	r1, [r3, #0]
 800ac46:	4608      	mov	r0, r1
 800ac48:	f85d 4b04 	ldr.w	r4, [sp], #4
 800ac4c:	4770      	bx	lr

0800ac4e <__sfputs_r>:
 800ac4e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ac50:	4606      	mov	r6, r0
 800ac52:	460f      	mov	r7, r1
 800ac54:	4614      	mov	r4, r2
 800ac56:	18d5      	adds	r5, r2, r3
 800ac58:	42ac      	cmp	r4, r5
 800ac5a:	d101      	bne.n	800ac60 <__sfputs_r+0x12>
 800ac5c:	2000      	movs	r0, #0
 800ac5e:	e007      	b.n	800ac70 <__sfputs_r+0x22>
 800ac60:	f814 1b01 	ldrb.w	r1, [r4], #1
 800ac64:	463a      	mov	r2, r7
 800ac66:	4630      	mov	r0, r6
 800ac68:	f7ff ffda 	bl	800ac20 <__sfputc_r>
 800ac6c:	1c43      	adds	r3, r0, #1
 800ac6e:	d1f3      	bne.n	800ac58 <__sfputs_r+0xa>
 800ac70:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800ac74 <_vfiprintf_r>:
 800ac74:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ac78:	460d      	mov	r5, r1
 800ac7a:	b09d      	sub	sp, #116	@ 0x74
 800ac7c:	4614      	mov	r4, r2
 800ac7e:	4698      	mov	r8, r3
 800ac80:	4606      	mov	r6, r0
 800ac82:	b118      	cbz	r0, 800ac8c <_vfiprintf_r+0x18>
 800ac84:	6a03      	ldr	r3, [r0, #32]
 800ac86:	b90b      	cbnz	r3, 800ac8c <_vfiprintf_r+0x18>
 800ac88:	f7ff fc0e 	bl	800a4a8 <__sinit>
 800ac8c:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800ac8e:	07d9      	lsls	r1, r3, #31
 800ac90:	d405      	bmi.n	800ac9e <_vfiprintf_r+0x2a>
 800ac92:	89ab      	ldrh	r3, [r5, #12]
 800ac94:	059a      	lsls	r2, r3, #22
 800ac96:	d402      	bmi.n	800ac9e <_vfiprintf_r+0x2a>
 800ac98:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800ac9a:	f7ff feb0 	bl	800a9fe <__retarget_lock_acquire_recursive>
 800ac9e:	89ab      	ldrh	r3, [r5, #12]
 800aca0:	071b      	lsls	r3, r3, #28
 800aca2:	d501      	bpl.n	800aca8 <_vfiprintf_r+0x34>
 800aca4:	692b      	ldr	r3, [r5, #16]
 800aca6:	b99b      	cbnz	r3, 800acd0 <_vfiprintf_r+0x5c>
 800aca8:	4629      	mov	r1, r5
 800acaa:	4630      	mov	r0, r6
 800acac:	f7ff fdd8 	bl	800a860 <__swsetup_r>
 800acb0:	b170      	cbz	r0, 800acd0 <_vfiprintf_r+0x5c>
 800acb2:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800acb4:	07dc      	lsls	r4, r3, #31
 800acb6:	d504      	bpl.n	800acc2 <_vfiprintf_r+0x4e>
 800acb8:	f04f 30ff 	mov.w	r0, #4294967295
 800acbc:	b01d      	add	sp, #116	@ 0x74
 800acbe:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800acc2:	89ab      	ldrh	r3, [r5, #12]
 800acc4:	0598      	lsls	r0, r3, #22
 800acc6:	d4f7      	bmi.n	800acb8 <_vfiprintf_r+0x44>
 800acc8:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800acca:	f7ff fe99 	bl	800aa00 <__retarget_lock_release_recursive>
 800acce:	e7f3      	b.n	800acb8 <_vfiprintf_r+0x44>
 800acd0:	2300      	movs	r3, #0
 800acd2:	9309      	str	r3, [sp, #36]	@ 0x24
 800acd4:	2320      	movs	r3, #32
 800acd6:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800acda:	f8cd 800c 	str.w	r8, [sp, #12]
 800acde:	2330      	movs	r3, #48	@ 0x30
 800ace0:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 800ae90 <_vfiprintf_r+0x21c>
 800ace4:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800ace8:	f04f 0901 	mov.w	r9, #1
 800acec:	4623      	mov	r3, r4
 800acee:	469a      	mov	sl, r3
 800acf0:	f813 2b01 	ldrb.w	r2, [r3], #1
 800acf4:	b10a      	cbz	r2, 800acfa <_vfiprintf_r+0x86>
 800acf6:	2a25      	cmp	r2, #37	@ 0x25
 800acf8:	d1f9      	bne.n	800acee <_vfiprintf_r+0x7a>
 800acfa:	ebba 0b04 	subs.w	fp, sl, r4
 800acfe:	d00b      	beq.n	800ad18 <_vfiprintf_r+0xa4>
 800ad00:	465b      	mov	r3, fp
 800ad02:	4622      	mov	r2, r4
 800ad04:	4629      	mov	r1, r5
 800ad06:	4630      	mov	r0, r6
 800ad08:	f7ff ffa1 	bl	800ac4e <__sfputs_r>
 800ad0c:	3001      	adds	r0, #1
 800ad0e:	f000 80a7 	beq.w	800ae60 <_vfiprintf_r+0x1ec>
 800ad12:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800ad14:	445a      	add	r2, fp
 800ad16:	9209      	str	r2, [sp, #36]	@ 0x24
 800ad18:	f89a 3000 	ldrb.w	r3, [sl]
 800ad1c:	2b00      	cmp	r3, #0
 800ad1e:	f000 809f 	beq.w	800ae60 <_vfiprintf_r+0x1ec>
 800ad22:	2300      	movs	r3, #0
 800ad24:	f04f 32ff 	mov.w	r2, #4294967295
 800ad28:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800ad2c:	f10a 0a01 	add.w	sl, sl, #1
 800ad30:	9304      	str	r3, [sp, #16]
 800ad32:	9307      	str	r3, [sp, #28]
 800ad34:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800ad38:	931a      	str	r3, [sp, #104]	@ 0x68
 800ad3a:	4654      	mov	r4, sl
 800ad3c:	2205      	movs	r2, #5
 800ad3e:	f814 1b01 	ldrb.w	r1, [r4], #1
 800ad42:	4853      	ldr	r0, [pc, #332]	@ (800ae90 <_vfiprintf_r+0x21c>)
 800ad44:	f7f5 fa54 	bl	80001f0 <memchr>
 800ad48:	9a04      	ldr	r2, [sp, #16]
 800ad4a:	b9d8      	cbnz	r0, 800ad84 <_vfiprintf_r+0x110>
 800ad4c:	06d1      	lsls	r1, r2, #27
 800ad4e:	bf44      	itt	mi
 800ad50:	2320      	movmi	r3, #32
 800ad52:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800ad56:	0713      	lsls	r3, r2, #28
 800ad58:	bf44      	itt	mi
 800ad5a:	232b      	movmi	r3, #43	@ 0x2b
 800ad5c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800ad60:	f89a 3000 	ldrb.w	r3, [sl]
 800ad64:	2b2a      	cmp	r3, #42	@ 0x2a
 800ad66:	d015      	beq.n	800ad94 <_vfiprintf_r+0x120>
 800ad68:	9a07      	ldr	r2, [sp, #28]
 800ad6a:	4654      	mov	r4, sl
 800ad6c:	2000      	movs	r0, #0
 800ad6e:	f04f 0c0a 	mov.w	ip, #10
 800ad72:	4621      	mov	r1, r4
 800ad74:	f811 3b01 	ldrb.w	r3, [r1], #1
 800ad78:	3b30      	subs	r3, #48	@ 0x30
 800ad7a:	2b09      	cmp	r3, #9
 800ad7c:	d94b      	bls.n	800ae16 <_vfiprintf_r+0x1a2>
 800ad7e:	b1b0      	cbz	r0, 800adae <_vfiprintf_r+0x13a>
 800ad80:	9207      	str	r2, [sp, #28]
 800ad82:	e014      	b.n	800adae <_vfiprintf_r+0x13a>
 800ad84:	eba0 0308 	sub.w	r3, r0, r8
 800ad88:	fa09 f303 	lsl.w	r3, r9, r3
 800ad8c:	4313      	orrs	r3, r2
 800ad8e:	9304      	str	r3, [sp, #16]
 800ad90:	46a2      	mov	sl, r4
 800ad92:	e7d2      	b.n	800ad3a <_vfiprintf_r+0xc6>
 800ad94:	9b03      	ldr	r3, [sp, #12]
 800ad96:	1d19      	adds	r1, r3, #4
 800ad98:	681b      	ldr	r3, [r3, #0]
 800ad9a:	9103      	str	r1, [sp, #12]
 800ad9c:	2b00      	cmp	r3, #0
 800ad9e:	bfbb      	ittet	lt
 800ada0:	425b      	neglt	r3, r3
 800ada2:	f042 0202 	orrlt.w	r2, r2, #2
 800ada6:	9307      	strge	r3, [sp, #28]
 800ada8:	9307      	strlt	r3, [sp, #28]
 800adaa:	bfb8      	it	lt
 800adac:	9204      	strlt	r2, [sp, #16]
 800adae:	7823      	ldrb	r3, [r4, #0]
 800adb0:	2b2e      	cmp	r3, #46	@ 0x2e
 800adb2:	d10a      	bne.n	800adca <_vfiprintf_r+0x156>
 800adb4:	7863      	ldrb	r3, [r4, #1]
 800adb6:	2b2a      	cmp	r3, #42	@ 0x2a
 800adb8:	d132      	bne.n	800ae20 <_vfiprintf_r+0x1ac>
 800adba:	9b03      	ldr	r3, [sp, #12]
 800adbc:	1d1a      	adds	r2, r3, #4
 800adbe:	681b      	ldr	r3, [r3, #0]
 800adc0:	9203      	str	r2, [sp, #12]
 800adc2:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800adc6:	3402      	adds	r4, #2
 800adc8:	9305      	str	r3, [sp, #20]
 800adca:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800aea0 <_vfiprintf_r+0x22c>
 800adce:	7821      	ldrb	r1, [r4, #0]
 800add0:	2203      	movs	r2, #3
 800add2:	4650      	mov	r0, sl
 800add4:	f7f5 fa0c 	bl	80001f0 <memchr>
 800add8:	b138      	cbz	r0, 800adea <_vfiprintf_r+0x176>
 800adda:	9b04      	ldr	r3, [sp, #16]
 800addc:	eba0 000a 	sub.w	r0, r0, sl
 800ade0:	2240      	movs	r2, #64	@ 0x40
 800ade2:	4082      	lsls	r2, r0
 800ade4:	4313      	orrs	r3, r2
 800ade6:	3401      	adds	r4, #1
 800ade8:	9304      	str	r3, [sp, #16]
 800adea:	f814 1b01 	ldrb.w	r1, [r4], #1
 800adee:	4829      	ldr	r0, [pc, #164]	@ (800ae94 <_vfiprintf_r+0x220>)
 800adf0:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800adf4:	2206      	movs	r2, #6
 800adf6:	f7f5 f9fb 	bl	80001f0 <memchr>
 800adfa:	2800      	cmp	r0, #0
 800adfc:	d03f      	beq.n	800ae7e <_vfiprintf_r+0x20a>
 800adfe:	4b26      	ldr	r3, [pc, #152]	@ (800ae98 <_vfiprintf_r+0x224>)
 800ae00:	bb1b      	cbnz	r3, 800ae4a <_vfiprintf_r+0x1d6>
 800ae02:	9b03      	ldr	r3, [sp, #12]
 800ae04:	3307      	adds	r3, #7
 800ae06:	f023 0307 	bic.w	r3, r3, #7
 800ae0a:	3308      	adds	r3, #8
 800ae0c:	9303      	str	r3, [sp, #12]
 800ae0e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ae10:	443b      	add	r3, r7
 800ae12:	9309      	str	r3, [sp, #36]	@ 0x24
 800ae14:	e76a      	b.n	800acec <_vfiprintf_r+0x78>
 800ae16:	fb0c 3202 	mla	r2, ip, r2, r3
 800ae1a:	460c      	mov	r4, r1
 800ae1c:	2001      	movs	r0, #1
 800ae1e:	e7a8      	b.n	800ad72 <_vfiprintf_r+0xfe>
 800ae20:	2300      	movs	r3, #0
 800ae22:	3401      	adds	r4, #1
 800ae24:	9305      	str	r3, [sp, #20]
 800ae26:	4619      	mov	r1, r3
 800ae28:	f04f 0c0a 	mov.w	ip, #10
 800ae2c:	4620      	mov	r0, r4
 800ae2e:	f810 2b01 	ldrb.w	r2, [r0], #1
 800ae32:	3a30      	subs	r2, #48	@ 0x30
 800ae34:	2a09      	cmp	r2, #9
 800ae36:	d903      	bls.n	800ae40 <_vfiprintf_r+0x1cc>
 800ae38:	2b00      	cmp	r3, #0
 800ae3a:	d0c6      	beq.n	800adca <_vfiprintf_r+0x156>
 800ae3c:	9105      	str	r1, [sp, #20]
 800ae3e:	e7c4      	b.n	800adca <_vfiprintf_r+0x156>
 800ae40:	fb0c 2101 	mla	r1, ip, r1, r2
 800ae44:	4604      	mov	r4, r0
 800ae46:	2301      	movs	r3, #1
 800ae48:	e7f0      	b.n	800ae2c <_vfiprintf_r+0x1b8>
 800ae4a:	ab03      	add	r3, sp, #12
 800ae4c:	9300      	str	r3, [sp, #0]
 800ae4e:	462a      	mov	r2, r5
 800ae50:	4b12      	ldr	r3, [pc, #72]	@ (800ae9c <_vfiprintf_r+0x228>)
 800ae52:	a904      	add	r1, sp, #16
 800ae54:	4630      	mov	r0, r6
 800ae56:	f3af 8000 	nop.w
 800ae5a:	4607      	mov	r7, r0
 800ae5c:	1c78      	adds	r0, r7, #1
 800ae5e:	d1d6      	bne.n	800ae0e <_vfiprintf_r+0x19a>
 800ae60:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800ae62:	07d9      	lsls	r1, r3, #31
 800ae64:	d405      	bmi.n	800ae72 <_vfiprintf_r+0x1fe>
 800ae66:	89ab      	ldrh	r3, [r5, #12]
 800ae68:	059a      	lsls	r2, r3, #22
 800ae6a:	d402      	bmi.n	800ae72 <_vfiprintf_r+0x1fe>
 800ae6c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800ae6e:	f7ff fdc7 	bl	800aa00 <__retarget_lock_release_recursive>
 800ae72:	89ab      	ldrh	r3, [r5, #12]
 800ae74:	065b      	lsls	r3, r3, #25
 800ae76:	f53f af1f 	bmi.w	800acb8 <_vfiprintf_r+0x44>
 800ae7a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800ae7c:	e71e      	b.n	800acbc <_vfiprintf_r+0x48>
 800ae7e:	ab03      	add	r3, sp, #12
 800ae80:	9300      	str	r3, [sp, #0]
 800ae82:	462a      	mov	r2, r5
 800ae84:	4b05      	ldr	r3, [pc, #20]	@ (800ae9c <_vfiprintf_r+0x228>)
 800ae86:	a904      	add	r1, sp, #16
 800ae88:	4630      	mov	r0, r6
 800ae8a:	f000 f879 	bl	800af80 <_printf_i>
 800ae8e:	e7e4      	b.n	800ae5a <_vfiprintf_r+0x1e6>
 800ae90:	0801d744 	.word	0x0801d744
 800ae94:	0801d74e 	.word	0x0801d74e
 800ae98:	00000000 	.word	0x00000000
 800ae9c:	0800ac4f 	.word	0x0800ac4f
 800aea0:	0801d74a 	.word	0x0801d74a

0800aea4 <_printf_common>:
 800aea4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800aea8:	4616      	mov	r6, r2
 800aeaa:	4698      	mov	r8, r3
 800aeac:	688a      	ldr	r2, [r1, #8]
 800aeae:	690b      	ldr	r3, [r1, #16]
 800aeb0:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800aeb4:	4293      	cmp	r3, r2
 800aeb6:	bfb8      	it	lt
 800aeb8:	4613      	movlt	r3, r2
 800aeba:	6033      	str	r3, [r6, #0]
 800aebc:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800aec0:	4607      	mov	r7, r0
 800aec2:	460c      	mov	r4, r1
 800aec4:	b10a      	cbz	r2, 800aeca <_printf_common+0x26>
 800aec6:	3301      	adds	r3, #1
 800aec8:	6033      	str	r3, [r6, #0]
 800aeca:	6823      	ldr	r3, [r4, #0]
 800aecc:	0699      	lsls	r1, r3, #26
 800aece:	bf42      	ittt	mi
 800aed0:	6833      	ldrmi	r3, [r6, #0]
 800aed2:	3302      	addmi	r3, #2
 800aed4:	6033      	strmi	r3, [r6, #0]
 800aed6:	6825      	ldr	r5, [r4, #0]
 800aed8:	f015 0506 	ands.w	r5, r5, #6
 800aedc:	d106      	bne.n	800aeec <_printf_common+0x48>
 800aede:	f104 0a19 	add.w	sl, r4, #25
 800aee2:	68e3      	ldr	r3, [r4, #12]
 800aee4:	6832      	ldr	r2, [r6, #0]
 800aee6:	1a9b      	subs	r3, r3, r2
 800aee8:	42ab      	cmp	r3, r5
 800aeea:	dc26      	bgt.n	800af3a <_printf_common+0x96>
 800aeec:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800aef0:	6822      	ldr	r2, [r4, #0]
 800aef2:	3b00      	subs	r3, #0
 800aef4:	bf18      	it	ne
 800aef6:	2301      	movne	r3, #1
 800aef8:	0692      	lsls	r2, r2, #26
 800aefa:	d42b      	bmi.n	800af54 <_printf_common+0xb0>
 800aefc:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800af00:	4641      	mov	r1, r8
 800af02:	4638      	mov	r0, r7
 800af04:	47c8      	blx	r9
 800af06:	3001      	adds	r0, #1
 800af08:	d01e      	beq.n	800af48 <_printf_common+0xa4>
 800af0a:	6823      	ldr	r3, [r4, #0]
 800af0c:	6922      	ldr	r2, [r4, #16]
 800af0e:	f003 0306 	and.w	r3, r3, #6
 800af12:	2b04      	cmp	r3, #4
 800af14:	bf02      	ittt	eq
 800af16:	68e5      	ldreq	r5, [r4, #12]
 800af18:	6833      	ldreq	r3, [r6, #0]
 800af1a:	1aed      	subeq	r5, r5, r3
 800af1c:	68a3      	ldr	r3, [r4, #8]
 800af1e:	bf0c      	ite	eq
 800af20:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800af24:	2500      	movne	r5, #0
 800af26:	4293      	cmp	r3, r2
 800af28:	bfc4      	itt	gt
 800af2a:	1a9b      	subgt	r3, r3, r2
 800af2c:	18ed      	addgt	r5, r5, r3
 800af2e:	2600      	movs	r6, #0
 800af30:	341a      	adds	r4, #26
 800af32:	42b5      	cmp	r5, r6
 800af34:	d11a      	bne.n	800af6c <_printf_common+0xc8>
 800af36:	2000      	movs	r0, #0
 800af38:	e008      	b.n	800af4c <_printf_common+0xa8>
 800af3a:	2301      	movs	r3, #1
 800af3c:	4652      	mov	r2, sl
 800af3e:	4641      	mov	r1, r8
 800af40:	4638      	mov	r0, r7
 800af42:	47c8      	blx	r9
 800af44:	3001      	adds	r0, #1
 800af46:	d103      	bne.n	800af50 <_printf_common+0xac>
 800af48:	f04f 30ff 	mov.w	r0, #4294967295
 800af4c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800af50:	3501      	adds	r5, #1
 800af52:	e7c6      	b.n	800aee2 <_printf_common+0x3e>
 800af54:	18e1      	adds	r1, r4, r3
 800af56:	1c5a      	adds	r2, r3, #1
 800af58:	2030      	movs	r0, #48	@ 0x30
 800af5a:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800af5e:	4422      	add	r2, r4
 800af60:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800af64:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800af68:	3302      	adds	r3, #2
 800af6a:	e7c7      	b.n	800aefc <_printf_common+0x58>
 800af6c:	2301      	movs	r3, #1
 800af6e:	4622      	mov	r2, r4
 800af70:	4641      	mov	r1, r8
 800af72:	4638      	mov	r0, r7
 800af74:	47c8      	blx	r9
 800af76:	3001      	adds	r0, #1
 800af78:	d0e6      	beq.n	800af48 <_printf_common+0xa4>
 800af7a:	3601      	adds	r6, #1
 800af7c:	e7d9      	b.n	800af32 <_printf_common+0x8e>
	...

0800af80 <_printf_i>:
 800af80:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800af84:	7e0f      	ldrb	r7, [r1, #24]
 800af86:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800af88:	2f78      	cmp	r7, #120	@ 0x78
 800af8a:	4691      	mov	r9, r2
 800af8c:	4680      	mov	r8, r0
 800af8e:	460c      	mov	r4, r1
 800af90:	469a      	mov	sl, r3
 800af92:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800af96:	d807      	bhi.n	800afa8 <_printf_i+0x28>
 800af98:	2f62      	cmp	r7, #98	@ 0x62
 800af9a:	d80a      	bhi.n	800afb2 <_printf_i+0x32>
 800af9c:	2f00      	cmp	r7, #0
 800af9e:	f000 80d2 	beq.w	800b146 <_printf_i+0x1c6>
 800afa2:	2f58      	cmp	r7, #88	@ 0x58
 800afa4:	f000 80b9 	beq.w	800b11a <_printf_i+0x19a>
 800afa8:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800afac:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800afb0:	e03a      	b.n	800b028 <_printf_i+0xa8>
 800afb2:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800afb6:	2b15      	cmp	r3, #21
 800afb8:	d8f6      	bhi.n	800afa8 <_printf_i+0x28>
 800afba:	a101      	add	r1, pc, #4	@ (adr r1, 800afc0 <_printf_i+0x40>)
 800afbc:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800afc0:	0800b019 	.word	0x0800b019
 800afc4:	0800b02d 	.word	0x0800b02d
 800afc8:	0800afa9 	.word	0x0800afa9
 800afcc:	0800afa9 	.word	0x0800afa9
 800afd0:	0800afa9 	.word	0x0800afa9
 800afd4:	0800afa9 	.word	0x0800afa9
 800afd8:	0800b02d 	.word	0x0800b02d
 800afdc:	0800afa9 	.word	0x0800afa9
 800afe0:	0800afa9 	.word	0x0800afa9
 800afe4:	0800afa9 	.word	0x0800afa9
 800afe8:	0800afa9 	.word	0x0800afa9
 800afec:	0800b12d 	.word	0x0800b12d
 800aff0:	0800b057 	.word	0x0800b057
 800aff4:	0800b0e7 	.word	0x0800b0e7
 800aff8:	0800afa9 	.word	0x0800afa9
 800affc:	0800afa9 	.word	0x0800afa9
 800b000:	0800b14f 	.word	0x0800b14f
 800b004:	0800afa9 	.word	0x0800afa9
 800b008:	0800b057 	.word	0x0800b057
 800b00c:	0800afa9 	.word	0x0800afa9
 800b010:	0800afa9 	.word	0x0800afa9
 800b014:	0800b0ef 	.word	0x0800b0ef
 800b018:	6833      	ldr	r3, [r6, #0]
 800b01a:	1d1a      	adds	r2, r3, #4
 800b01c:	681b      	ldr	r3, [r3, #0]
 800b01e:	6032      	str	r2, [r6, #0]
 800b020:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800b024:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800b028:	2301      	movs	r3, #1
 800b02a:	e09d      	b.n	800b168 <_printf_i+0x1e8>
 800b02c:	6833      	ldr	r3, [r6, #0]
 800b02e:	6820      	ldr	r0, [r4, #0]
 800b030:	1d19      	adds	r1, r3, #4
 800b032:	6031      	str	r1, [r6, #0]
 800b034:	0606      	lsls	r6, r0, #24
 800b036:	d501      	bpl.n	800b03c <_printf_i+0xbc>
 800b038:	681d      	ldr	r5, [r3, #0]
 800b03a:	e003      	b.n	800b044 <_printf_i+0xc4>
 800b03c:	0645      	lsls	r5, r0, #25
 800b03e:	d5fb      	bpl.n	800b038 <_printf_i+0xb8>
 800b040:	f9b3 5000 	ldrsh.w	r5, [r3]
 800b044:	2d00      	cmp	r5, #0
 800b046:	da03      	bge.n	800b050 <_printf_i+0xd0>
 800b048:	232d      	movs	r3, #45	@ 0x2d
 800b04a:	426d      	negs	r5, r5
 800b04c:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800b050:	4859      	ldr	r0, [pc, #356]	@ (800b1b8 <_printf_i+0x238>)
 800b052:	230a      	movs	r3, #10
 800b054:	e011      	b.n	800b07a <_printf_i+0xfa>
 800b056:	6821      	ldr	r1, [r4, #0]
 800b058:	6833      	ldr	r3, [r6, #0]
 800b05a:	0608      	lsls	r0, r1, #24
 800b05c:	f853 5b04 	ldr.w	r5, [r3], #4
 800b060:	d402      	bmi.n	800b068 <_printf_i+0xe8>
 800b062:	0649      	lsls	r1, r1, #25
 800b064:	bf48      	it	mi
 800b066:	b2ad      	uxthmi	r5, r5
 800b068:	2f6f      	cmp	r7, #111	@ 0x6f
 800b06a:	4853      	ldr	r0, [pc, #332]	@ (800b1b8 <_printf_i+0x238>)
 800b06c:	6033      	str	r3, [r6, #0]
 800b06e:	bf14      	ite	ne
 800b070:	230a      	movne	r3, #10
 800b072:	2308      	moveq	r3, #8
 800b074:	2100      	movs	r1, #0
 800b076:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800b07a:	6866      	ldr	r6, [r4, #4]
 800b07c:	60a6      	str	r6, [r4, #8]
 800b07e:	2e00      	cmp	r6, #0
 800b080:	bfa2      	ittt	ge
 800b082:	6821      	ldrge	r1, [r4, #0]
 800b084:	f021 0104 	bicge.w	r1, r1, #4
 800b088:	6021      	strge	r1, [r4, #0]
 800b08a:	b90d      	cbnz	r5, 800b090 <_printf_i+0x110>
 800b08c:	2e00      	cmp	r6, #0
 800b08e:	d04b      	beq.n	800b128 <_printf_i+0x1a8>
 800b090:	4616      	mov	r6, r2
 800b092:	fbb5 f1f3 	udiv	r1, r5, r3
 800b096:	fb03 5711 	mls	r7, r3, r1, r5
 800b09a:	5dc7      	ldrb	r7, [r0, r7]
 800b09c:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800b0a0:	462f      	mov	r7, r5
 800b0a2:	42bb      	cmp	r3, r7
 800b0a4:	460d      	mov	r5, r1
 800b0a6:	d9f4      	bls.n	800b092 <_printf_i+0x112>
 800b0a8:	2b08      	cmp	r3, #8
 800b0aa:	d10b      	bne.n	800b0c4 <_printf_i+0x144>
 800b0ac:	6823      	ldr	r3, [r4, #0]
 800b0ae:	07df      	lsls	r7, r3, #31
 800b0b0:	d508      	bpl.n	800b0c4 <_printf_i+0x144>
 800b0b2:	6923      	ldr	r3, [r4, #16]
 800b0b4:	6861      	ldr	r1, [r4, #4]
 800b0b6:	4299      	cmp	r1, r3
 800b0b8:	bfde      	ittt	le
 800b0ba:	2330      	movle	r3, #48	@ 0x30
 800b0bc:	f806 3c01 	strble.w	r3, [r6, #-1]
 800b0c0:	f106 36ff 	addle.w	r6, r6, #4294967295
 800b0c4:	1b92      	subs	r2, r2, r6
 800b0c6:	6122      	str	r2, [r4, #16]
 800b0c8:	f8cd a000 	str.w	sl, [sp]
 800b0cc:	464b      	mov	r3, r9
 800b0ce:	aa03      	add	r2, sp, #12
 800b0d0:	4621      	mov	r1, r4
 800b0d2:	4640      	mov	r0, r8
 800b0d4:	f7ff fee6 	bl	800aea4 <_printf_common>
 800b0d8:	3001      	adds	r0, #1
 800b0da:	d14a      	bne.n	800b172 <_printf_i+0x1f2>
 800b0dc:	f04f 30ff 	mov.w	r0, #4294967295
 800b0e0:	b004      	add	sp, #16
 800b0e2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b0e6:	6823      	ldr	r3, [r4, #0]
 800b0e8:	f043 0320 	orr.w	r3, r3, #32
 800b0ec:	6023      	str	r3, [r4, #0]
 800b0ee:	4833      	ldr	r0, [pc, #204]	@ (800b1bc <_printf_i+0x23c>)
 800b0f0:	2778      	movs	r7, #120	@ 0x78
 800b0f2:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800b0f6:	6823      	ldr	r3, [r4, #0]
 800b0f8:	6831      	ldr	r1, [r6, #0]
 800b0fa:	061f      	lsls	r7, r3, #24
 800b0fc:	f851 5b04 	ldr.w	r5, [r1], #4
 800b100:	d402      	bmi.n	800b108 <_printf_i+0x188>
 800b102:	065f      	lsls	r7, r3, #25
 800b104:	bf48      	it	mi
 800b106:	b2ad      	uxthmi	r5, r5
 800b108:	6031      	str	r1, [r6, #0]
 800b10a:	07d9      	lsls	r1, r3, #31
 800b10c:	bf44      	itt	mi
 800b10e:	f043 0320 	orrmi.w	r3, r3, #32
 800b112:	6023      	strmi	r3, [r4, #0]
 800b114:	b11d      	cbz	r5, 800b11e <_printf_i+0x19e>
 800b116:	2310      	movs	r3, #16
 800b118:	e7ac      	b.n	800b074 <_printf_i+0xf4>
 800b11a:	4827      	ldr	r0, [pc, #156]	@ (800b1b8 <_printf_i+0x238>)
 800b11c:	e7e9      	b.n	800b0f2 <_printf_i+0x172>
 800b11e:	6823      	ldr	r3, [r4, #0]
 800b120:	f023 0320 	bic.w	r3, r3, #32
 800b124:	6023      	str	r3, [r4, #0]
 800b126:	e7f6      	b.n	800b116 <_printf_i+0x196>
 800b128:	4616      	mov	r6, r2
 800b12a:	e7bd      	b.n	800b0a8 <_printf_i+0x128>
 800b12c:	6833      	ldr	r3, [r6, #0]
 800b12e:	6825      	ldr	r5, [r4, #0]
 800b130:	6961      	ldr	r1, [r4, #20]
 800b132:	1d18      	adds	r0, r3, #4
 800b134:	6030      	str	r0, [r6, #0]
 800b136:	062e      	lsls	r6, r5, #24
 800b138:	681b      	ldr	r3, [r3, #0]
 800b13a:	d501      	bpl.n	800b140 <_printf_i+0x1c0>
 800b13c:	6019      	str	r1, [r3, #0]
 800b13e:	e002      	b.n	800b146 <_printf_i+0x1c6>
 800b140:	0668      	lsls	r0, r5, #25
 800b142:	d5fb      	bpl.n	800b13c <_printf_i+0x1bc>
 800b144:	8019      	strh	r1, [r3, #0]
 800b146:	2300      	movs	r3, #0
 800b148:	6123      	str	r3, [r4, #16]
 800b14a:	4616      	mov	r6, r2
 800b14c:	e7bc      	b.n	800b0c8 <_printf_i+0x148>
 800b14e:	6833      	ldr	r3, [r6, #0]
 800b150:	1d1a      	adds	r2, r3, #4
 800b152:	6032      	str	r2, [r6, #0]
 800b154:	681e      	ldr	r6, [r3, #0]
 800b156:	6862      	ldr	r2, [r4, #4]
 800b158:	2100      	movs	r1, #0
 800b15a:	4630      	mov	r0, r6
 800b15c:	f7f5 f848 	bl	80001f0 <memchr>
 800b160:	b108      	cbz	r0, 800b166 <_printf_i+0x1e6>
 800b162:	1b80      	subs	r0, r0, r6
 800b164:	6060      	str	r0, [r4, #4]
 800b166:	6863      	ldr	r3, [r4, #4]
 800b168:	6123      	str	r3, [r4, #16]
 800b16a:	2300      	movs	r3, #0
 800b16c:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800b170:	e7aa      	b.n	800b0c8 <_printf_i+0x148>
 800b172:	6923      	ldr	r3, [r4, #16]
 800b174:	4632      	mov	r2, r6
 800b176:	4649      	mov	r1, r9
 800b178:	4640      	mov	r0, r8
 800b17a:	47d0      	blx	sl
 800b17c:	3001      	adds	r0, #1
 800b17e:	d0ad      	beq.n	800b0dc <_printf_i+0x15c>
 800b180:	6823      	ldr	r3, [r4, #0]
 800b182:	079b      	lsls	r3, r3, #30
 800b184:	d413      	bmi.n	800b1ae <_printf_i+0x22e>
 800b186:	68e0      	ldr	r0, [r4, #12]
 800b188:	9b03      	ldr	r3, [sp, #12]
 800b18a:	4298      	cmp	r0, r3
 800b18c:	bfb8      	it	lt
 800b18e:	4618      	movlt	r0, r3
 800b190:	e7a6      	b.n	800b0e0 <_printf_i+0x160>
 800b192:	2301      	movs	r3, #1
 800b194:	4632      	mov	r2, r6
 800b196:	4649      	mov	r1, r9
 800b198:	4640      	mov	r0, r8
 800b19a:	47d0      	blx	sl
 800b19c:	3001      	adds	r0, #1
 800b19e:	d09d      	beq.n	800b0dc <_printf_i+0x15c>
 800b1a0:	3501      	adds	r5, #1
 800b1a2:	68e3      	ldr	r3, [r4, #12]
 800b1a4:	9903      	ldr	r1, [sp, #12]
 800b1a6:	1a5b      	subs	r3, r3, r1
 800b1a8:	42ab      	cmp	r3, r5
 800b1aa:	dcf2      	bgt.n	800b192 <_printf_i+0x212>
 800b1ac:	e7eb      	b.n	800b186 <_printf_i+0x206>
 800b1ae:	2500      	movs	r5, #0
 800b1b0:	f104 0619 	add.w	r6, r4, #25
 800b1b4:	e7f5      	b.n	800b1a2 <_printf_i+0x222>
 800b1b6:	bf00      	nop
 800b1b8:	0801d755 	.word	0x0801d755
 800b1bc:	0801d766 	.word	0x0801d766

0800b1c0 <__sflush_r>:
 800b1c0:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800b1c4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b1c8:	0716      	lsls	r6, r2, #28
 800b1ca:	4605      	mov	r5, r0
 800b1cc:	460c      	mov	r4, r1
 800b1ce:	d454      	bmi.n	800b27a <__sflush_r+0xba>
 800b1d0:	684b      	ldr	r3, [r1, #4]
 800b1d2:	2b00      	cmp	r3, #0
 800b1d4:	dc02      	bgt.n	800b1dc <__sflush_r+0x1c>
 800b1d6:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800b1d8:	2b00      	cmp	r3, #0
 800b1da:	dd48      	ble.n	800b26e <__sflush_r+0xae>
 800b1dc:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800b1de:	2e00      	cmp	r6, #0
 800b1e0:	d045      	beq.n	800b26e <__sflush_r+0xae>
 800b1e2:	2300      	movs	r3, #0
 800b1e4:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800b1e8:	682f      	ldr	r7, [r5, #0]
 800b1ea:	6a21      	ldr	r1, [r4, #32]
 800b1ec:	602b      	str	r3, [r5, #0]
 800b1ee:	d030      	beq.n	800b252 <__sflush_r+0x92>
 800b1f0:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800b1f2:	89a3      	ldrh	r3, [r4, #12]
 800b1f4:	0759      	lsls	r1, r3, #29
 800b1f6:	d505      	bpl.n	800b204 <__sflush_r+0x44>
 800b1f8:	6863      	ldr	r3, [r4, #4]
 800b1fa:	1ad2      	subs	r2, r2, r3
 800b1fc:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800b1fe:	b10b      	cbz	r3, 800b204 <__sflush_r+0x44>
 800b200:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800b202:	1ad2      	subs	r2, r2, r3
 800b204:	2300      	movs	r3, #0
 800b206:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800b208:	6a21      	ldr	r1, [r4, #32]
 800b20a:	4628      	mov	r0, r5
 800b20c:	47b0      	blx	r6
 800b20e:	1c43      	adds	r3, r0, #1
 800b210:	89a3      	ldrh	r3, [r4, #12]
 800b212:	d106      	bne.n	800b222 <__sflush_r+0x62>
 800b214:	6829      	ldr	r1, [r5, #0]
 800b216:	291d      	cmp	r1, #29
 800b218:	d82b      	bhi.n	800b272 <__sflush_r+0xb2>
 800b21a:	4a2a      	ldr	r2, [pc, #168]	@ (800b2c4 <__sflush_r+0x104>)
 800b21c:	410a      	asrs	r2, r1
 800b21e:	07d6      	lsls	r6, r2, #31
 800b220:	d427      	bmi.n	800b272 <__sflush_r+0xb2>
 800b222:	2200      	movs	r2, #0
 800b224:	6062      	str	r2, [r4, #4]
 800b226:	04d9      	lsls	r1, r3, #19
 800b228:	6922      	ldr	r2, [r4, #16]
 800b22a:	6022      	str	r2, [r4, #0]
 800b22c:	d504      	bpl.n	800b238 <__sflush_r+0x78>
 800b22e:	1c42      	adds	r2, r0, #1
 800b230:	d101      	bne.n	800b236 <__sflush_r+0x76>
 800b232:	682b      	ldr	r3, [r5, #0]
 800b234:	b903      	cbnz	r3, 800b238 <__sflush_r+0x78>
 800b236:	6560      	str	r0, [r4, #84]	@ 0x54
 800b238:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800b23a:	602f      	str	r7, [r5, #0]
 800b23c:	b1b9      	cbz	r1, 800b26e <__sflush_r+0xae>
 800b23e:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800b242:	4299      	cmp	r1, r3
 800b244:	d002      	beq.n	800b24c <__sflush_r+0x8c>
 800b246:	4628      	mov	r0, r5
 800b248:	f7ff fbea 	bl	800aa20 <_free_r>
 800b24c:	2300      	movs	r3, #0
 800b24e:	6363      	str	r3, [r4, #52]	@ 0x34
 800b250:	e00d      	b.n	800b26e <__sflush_r+0xae>
 800b252:	2301      	movs	r3, #1
 800b254:	4628      	mov	r0, r5
 800b256:	47b0      	blx	r6
 800b258:	4602      	mov	r2, r0
 800b25a:	1c50      	adds	r0, r2, #1
 800b25c:	d1c9      	bne.n	800b1f2 <__sflush_r+0x32>
 800b25e:	682b      	ldr	r3, [r5, #0]
 800b260:	2b00      	cmp	r3, #0
 800b262:	d0c6      	beq.n	800b1f2 <__sflush_r+0x32>
 800b264:	2b1d      	cmp	r3, #29
 800b266:	d001      	beq.n	800b26c <__sflush_r+0xac>
 800b268:	2b16      	cmp	r3, #22
 800b26a:	d11e      	bne.n	800b2aa <__sflush_r+0xea>
 800b26c:	602f      	str	r7, [r5, #0]
 800b26e:	2000      	movs	r0, #0
 800b270:	e022      	b.n	800b2b8 <__sflush_r+0xf8>
 800b272:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800b276:	b21b      	sxth	r3, r3
 800b278:	e01b      	b.n	800b2b2 <__sflush_r+0xf2>
 800b27a:	690f      	ldr	r7, [r1, #16]
 800b27c:	2f00      	cmp	r7, #0
 800b27e:	d0f6      	beq.n	800b26e <__sflush_r+0xae>
 800b280:	0793      	lsls	r3, r2, #30
 800b282:	680e      	ldr	r6, [r1, #0]
 800b284:	bf08      	it	eq
 800b286:	694b      	ldreq	r3, [r1, #20]
 800b288:	600f      	str	r7, [r1, #0]
 800b28a:	bf18      	it	ne
 800b28c:	2300      	movne	r3, #0
 800b28e:	eba6 0807 	sub.w	r8, r6, r7
 800b292:	608b      	str	r3, [r1, #8]
 800b294:	f1b8 0f00 	cmp.w	r8, #0
 800b298:	dde9      	ble.n	800b26e <__sflush_r+0xae>
 800b29a:	6a21      	ldr	r1, [r4, #32]
 800b29c:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800b29e:	4643      	mov	r3, r8
 800b2a0:	463a      	mov	r2, r7
 800b2a2:	4628      	mov	r0, r5
 800b2a4:	47b0      	blx	r6
 800b2a6:	2800      	cmp	r0, #0
 800b2a8:	dc08      	bgt.n	800b2bc <__sflush_r+0xfc>
 800b2aa:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b2ae:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800b2b2:	81a3      	strh	r3, [r4, #12]
 800b2b4:	f04f 30ff 	mov.w	r0, #4294967295
 800b2b8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800b2bc:	4407      	add	r7, r0
 800b2be:	eba8 0800 	sub.w	r8, r8, r0
 800b2c2:	e7e7      	b.n	800b294 <__sflush_r+0xd4>
 800b2c4:	dfbffffe 	.word	0xdfbffffe

0800b2c8 <_fflush_r>:
 800b2c8:	b538      	push	{r3, r4, r5, lr}
 800b2ca:	690b      	ldr	r3, [r1, #16]
 800b2cc:	4605      	mov	r5, r0
 800b2ce:	460c      	mov	r4, r1
 800b2d0:	b913      	cbnz	r3, 800b2d8 <_fflush_r+0x10>
 800b2d2:	2500      	movs	r5, #0
 800b2d4:	4628      	mov	r0, r5
 800b2d6:	bd38      	pop	{r3, r4, r5, pc}
 800b2d8:	b118      	cbz	r0, 800b2e2 <_fflush_r+0x1a>
 800b2da:	6a03      	ldr	r3, [r0, #32]
 800b2dc:	b90b      	cbnz	r3, 800b2e2 <_fflush_r+0x1a>
 800b2de:	f7ff f8e3 	bl	800a4a8 <__sinit>
 800b2e2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b2e6:	2b00      	cmp	r3, #0
 800b2e8:	d0f3      	beq.n	800b2d2 <_fflush_r+0xa>
 800b2ea:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800b2ec:	07d0      	lsls	r0, r2, #31
 800b2ee:	d404      	bmi.n	800b2fa <_fflush_r+0x32>
 800b2f0:	0599      	lsls	r1, r3, #22
 800b2f2:	d402      	bmi.n	800b2fa <_fflush_r+0x32>
 800b2f4:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800b2f6:	f7ff fb82 	bl	800a9fe <__retarget_lock_acquire_recursive>
 800b2fa:	4628      	mov	r0, r5
 800b2fc:	4621      	mov	r1, r4
 800b2fe:	f7ff ff5f 	bl	800b1c0 <__sflush_r>
 800b302:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800b304:	07da      	lsls	r2, r3, #31
 800b306:	4605      	mov	r5, r0
 800b308:	d4e4      	bmi.n	800b2d4 <_fflush_r+0xc>
 800b30a:	89a3      	ldrh	r3, [r4, #12]
 800b30c:	059b      	lsls	r3, r3, #22
 800b30e:	d4e1      	bmi.n	800b2d4 <_fflush_r+0xc>
 800b310:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800b312:	f7ff fb75 	bl	800aa00 <__retarget_lock_release_recursive>
 800b316:	e7dd      	b.n	800b2d4 <_fflush_r+0xc>

0800b318 <__swhatbuf_r>:
 800b318:	b570      	push	{r4, r5, r6, lr}
 800b31a:	460c      	mov	r4, r1
 800b31c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b320:	2900      	cmp	r1, #0
 800b322:	b096      	sub	sp, #88	@ 0x58
 800b324:	4615      	mov	r5, r2
 800b326:	461e      	mov	r6, r3
 800b328:	da0d      	bge.n	800b346 <__swhatbuf_r+0x2e>
 800b32a:	89a3      	ldrh	r3, [r4, #12]
 800b32c:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800b330:	f04f 0100 	mov.w	r1, #0
 800b334:	bf14      	ite	ne
 800b336:	2340      	movne	r3, #64	@ 0x40
 800b338:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800b33c:	2000      	movs	r0, #0
 800b33e:	6031      	str	r1, [r6, #0]
 800b340:	602b      	str	r3, [r5, #0]
 800b342:	b016      	add	sp, #88	@ 0x58
 800b344:	bd70      	pop	{r4, r5, r6, pc}
 800b346:	466a      	mov	r2, sp
 800b348:	f000 f848 	bl	800b3dc <_fstat_r>
 800b34c:	2800      	cmp	r0, #0
 800b34e:	dbec      	blt.n	800b32a <__swhatbuf_r+0x12>
 800b350:	9901      	ldr	r1, [sp, #4]
 800b352:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800b356:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800b35a:	4259      	negs	r1, r3
 800b35c:	4159      	adcs	r1, r3
 800b35e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800b362:	e7eb      	b.n	800b33c <__swhatbuf_r+0x24>

0800b364 <__smakebuf_r>:
 800b364:	898b      	ldrh	r3, [r1, #12]
 800b366:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800b368:	079d      	lsls	r5, r3, #30
 800b36a:	4606      	mov	r6, r0
 800b36c:	460c      	mov	r4, r1
 800b36e:	d507      	bpl.n	800b380 <__smakebuf_r+0x1c>
 800b370:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800b374:	6023      	str	r3, [r4, #0]
 800b376:	6123      	str	r3, [r4, #16]
 800b378:	2301      	movs	r3, #1
 800b37a:	6163      	str	r3, [r4, #20]
 800b37c:	b003      	add	sp, #12
 800b37e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800b380:	ab01      	add	r3, sp, #4
 800b382:	466a      	mov	r2, sp
 800b384:	f7ff ffc8 	bl	800b318 <__swhatbuf_r>
 800b388:	9f00      	ldr	r7, [sp, #0]
 800b38a:	4605      	mov	r5, r0
 800b38c:	4639      	mov	r1, r7
 800b38e:	4630      	mov	r0, r6
 800b390:	f7ff fbba 	bl	800ab08 <_malloc_r>
 800b394:	b948      	cbnz	r0, 800b3aa <__smakebuf_r+0x46>
 800b396:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b39a:	059a      	lsls	r2, r3, #22
 800b39c:	d4ee      	bmi.n	800b37c <__smakebuf_r+0x18>
 800b39e:	f023 0303 	bic.w	r3, r3, #3
 800b3a2:	f043 0302 	orr.w	r3, r3, #2
 800b3a6:	81a3      	strh	r3, [r4, #12]
 800b3a8:	e7e2      	b.n	800b370 <__smakebuf_r+0xc>
 800b3aa:	89a3      	ldrh	r3, [r4, #12]
 800b3ac:	6020      	str	r0, [r4, #0]
 800b3ae:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800b3b2:	81a3      	strh	r3, [r4, #12]
 800b3b4:	9b01      	ldr	r3, [sp, #4]
 800b3b6:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800b3ba:	b15b      	cbz	r3, 800b3d4 <__smakebuf_r+0x70>
 800b3bc:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800b3c0:	4630      	mov	r0, r6
 800b3c2:	f000 f81d 	bl	800b400 <_isatty_r>
 800b3c6:	b128      	cbz	r0, 800b3d4 <__smakebuf_r+0x70>
 800b3c8:	89a3      	ldrh	r3, [r4, #12]
 800b3ca:	f023 0303 	bic.w	r3, r3, #3
 800b3ce:	f043 0301 	orr.w	r3, r3, #1
 800b3d2:	81a3      	strh	r3, [r4, #12]
 800b3d4:	89a3      	ldrh	r3, [r4, #12]
 800b3d6:	431d      	orrs	r5, r3
 800b3d8:	81a5      	strh	r5, [r4, #12]
 800b3da:	e7cf      	b.n	800b37c <__smakebuf_r+0x18>

0800b3dc <_fstat_r>:
 800b3dc:	b538      	push	{r3, r4, r5, lr}
 800b3de:	4d07      	ldr	r5, [pc, #28]	@ (800b3fc <_fstat_r+0x20>)
 800b3e0:	2300      	movs	r3, #0
 800b3e2:	4604      	mov	r4, r0
 800b3e4:	4608      	mov	r0, r1
 800b3e6:	4611      	mov	r1, r2
 800b3e8:	602b      	str	r3, [r5, #0]
 800b3ea:	f7f6 fcdd 	bl	8001da8 <_fstat>
 800b3ee:	1c43      	adds	r3, r0, #1
 800b3f0:	d102      	bne.n	800b3f8 <_fstat_r+0x1c>
 800b3f2:	682b      	ldr	r3, [r5, #0]
 800b3f4:	b103      	cbz	r3, 800b3f8 <_fstat_r+0x1c>
 800b3f6:	6023      	str	r3, [r4, #0]
 800b3f8:	bd38      	pop	{r3, r4, r5, pc}
 800b3fa:	bf00      	nop
 800b3fc:	20004c80 	.word	0x20004c80

0800b400 <_isatty_r>:
 800b400:	b538      	push	{r3, r4, r5, lr}
 800b402:	4d06      	ldr	r5, [pc, #24]	@ (800b41c <_isatty_r+0x1c>)
 800b404:	2300      	movs	r3, #0
 800b406:	4604      	mov	r4, r0
 800b408:	4608      	mov	r0, r1
 800b40a:	602b      	str	r3, [r5, #0]
 800b40c:	f7f6 fc3a 	bl	8001c84 <_isatty>
 800b410:	1c43      	adds	r3, r0, #1
 800b412:	d102      	bne.n	800b41a <_isatty_r+0x1a>
 800b414:	682b      	ldr	r3, [r5, #0]
 800b416:	b103      	cbz	r3, 800b41a <_isatty_r+0x1a>
 800b418:	6023      	str	r3, [r4, #0]
 800b41a:	bd38      	pop	{r3, r4, r5, pc}
 800b41c:	20004c80 	.word	0x20004c80

0800b420 <_sbrk_r>:
 800b420:	b538      	push	{r3, r4, r5, lr}
 800b422:	4d06      	ldr	r5, [pc, #24]	@ (800b43c <_sbrk_r+0x1c>)
 800b424:	2300      	movs	r3, #0
 800b426:	4604      	mov	r4, r0
 800b428:	4608      	mov	r0, r1
 800b42a:	602b      	str	r3, [r5, #0]
 800b42c:	f7f7 ff6a 	bl	8003304 <_sbrk>
 800b430:	1c43      	adds	r3, r0, #1
 800b432:	d102      	bne.n	800b43a <_sbrk_r+0x1a>
 800b434:	682b      	ldr	r3, [r5, #0]
 800b436:	b103      	cbz	r3, 800b43a <_sbrk_r+0x1a>
 800b438:	6023      	str	r3, [r4, #0]
 800b43a:	bd38      	pop	{r3, r4, r5, pc}
 800b43c:	20004c80 	.word	0x20004c80

0800b440 <_init>:
 800b440:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b442:	bf00      	nop
 800b444:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b446:	bc08      	pop	{r3}
 800b448:	469e      	mov	lr, r3
 800b44a:	4770      	bx	lr

0800b44c <_fini>:
 800b44c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b44e:	bf00      	nop
 800b450:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b452:	bc08      	pop	{r3}
 800b454:	469e      	mov	lr, r3
 800b456:	4770      	bx	lr
