//--------------------------------------------------------------------
// Created by Microsemi SmartDesign Wed May 22 15:36:35 2024
// Parameters for COREAHBLSRAM
//--------------------------------------------------------------------


parameter AHB_AWIDTH = 32;
parameter AHB_DWIDTH = 32;
parameter FAMILY = 19;
parameter HDL_License = "O";
parameter LSRAM_NUM_LOCATIONS_DWIDTH32 = 2048;
parameter SEL_SRAM_TYPE = 0;
parameter Testbench = "None";
parameter USRAM_NUM_LOCATIONS_DWIDTH32 = 512;
