Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -lib secureip -o C:/Users/minaa/Desktop/uni-term3/logiclab_5/decoder4x16_3/tb_decoder2x4_isim_beh.exe -prj C:/Users/minaa/Desktop/uni-term3/logiclab_5/decoder4x16_3/tb_decoder2x4_beh.prj work.tb_decoder2x4 work.glbl 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Analyzing Verilog file "C:/Users/minaa/Desktop/uni-term3/logiclab_5/decoder4x16_3/decoder2x4.v" into library work
Analyzing Verilog file "C:/Users/minaa/Desktop/uni-term3/logiclab_5/decoder4x16_3/decoder4x16.v" into library work
Analyzing Verilog file "C:/Users/minaa/Desktop/uni-term3/logiclab_5/decoder4x16_3/function4x1.v" into library work
Analyzing Verilog file "C:/Users/minaa/Desktop/uni-term3/logiclab_5/decoder4x16_3/tb_decoder2x4.v" into library work
Analyzing Verilog file "C:/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
WARNING:HDLCompiler:189 - "C:/Users/minaa/Desktop/uni-term3/logiclab_5/decoder4x16_3/function4x1.v" Line 36: Size mismatch in connection of port <en>. Formal port size is 1-bit while actual signal size is 32-bit.
Completed static elaboration
Compiling module decoder2x4
Compiling module decoder4x16
Compiling module function4x1
Compiling module tb_decoder2x4
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 5 Verilog Units
Built simulation executable C:/Users/minaa/Desktop/uni-term3/logiclab_5/decoder4x16_3/tb_decoder2x4_isim_beh.exe
Fuse Memory Usage: 26652 KB
Fuse CPU Usage: 687 ms
