# ğŸš€ RTL Simulation Command Flow â€“ GPIO IP

This README presents a clear and beginner-friendly walkthrough of the
terminal commands used to **compile, simulate, and visualize** the GPIO IP
RTL design using **Icarus Verilog** and **GTKWave**.

---

## ğŸ“‚ Step 1: Navigate to RTL Directory

Command:
cd ~/Desktop/vsd_ip/Task2/RISCV/rtl

Explanation:
Moves into the RTL working directory that contains the Verilog source files
and testbench. All simulation commands are executed from this location.

â„¹ï¸ Tip:
Using the correct directory avoids file-path and compilation errors.

---

## ğŸ“ Step 2: Create Testbench File

Command:
touch tb_gpio.v

Explanation:
Creates an empty Verilog testbench file named tb_gpio.v, which is used to
verify the functionality of the GPIO IP.

â„¹ï¸ Tip:
If the file already exists, this command does not overwrite it.

---

## ğŸ“‹ Step 3: Verify Files

Command:
ls

Explanation:
Lists all files in the current directory to confirm the presence of RTL and
testbench files before editing or compilation.

---

## âœï¸ Step 4: Edit Testbench

Command:
nano tb_gpio.v

Explanation:
Opens the testbench file in the Nano text editor to write or modify Verilog
testbench code such as clock generation, reset logic, and stimulus.

â„¹ï¸ Tip:
Nano is lightweight and ideal for quick terminal-based edits.

---

## ğŸ” Step 5: Recheck Directory

Command:
ls

Explanation:
Lists files again to confirm that the testbench file exists after editing.

---

## ğŸ§¹ Step 6: Clean Old Waveforms

Command:
rm -f sim_gpio_ip.vcd

Explanation:
Deletes any previously generated waveform file to ensure a clean and fresh
simulation output.

â„¹ï¸ Tip:
The -f option prevents errors if the file does not exist.

---

## âš™ï¸ Step 7: Compile RTL and Testbench

Command:
iverilog -g2012 -Wall -o sim gpio_ip.v tb_gpio.v

Explanation:
Compiles the GPIO IP RTL and its testbench into a simulation executable.

ğŸ”§ Options Breakdown:
-g2012 â†’ Enables Verilog-2012 features  
-Wall  â†’ Enables all compiler warnings  
-o sim â†’ Names the output executable as sim  

---

## â–¶ï¸ Step 8: Run Simulation

Command:
vvp sim

Explanation:
Executes the compiled simulation, applies testbench stimulus, prints
verification messages, and generates a VCD waveform file.

---

## ğŸ“ˆ Step 9: View Waveforms

Command:
gtkwave gpio_ip.vcd

Explanation:
Opens the generated waveform file in GTKWave to visually inspect signal
behavior such as clock, reset, bus transactions, and GPIO outputs.

â„¹ï¸ Tip:
GTKWave is an industry-standard waveform viewer for RTL debugging.

---

## ğŸ” Workflow Summary

Navigate â†’ Create Testbench â†’ Edit â†’ Compile â†’ Simulate â†’ View Waveforms

This command flow represents a **standard RTL verification workflow** used
in FPGA and VLSI development.

---

âœ¨ Ready for GitHub | Beginner-Friendly | Industry-Style âœ¨

