// test ROM for use in testbench
//
//         ROM Address        ASM        Binary       Remarks
//
01      // 0000 0001;       ADD [1];   00000001;    AC += RAM[1]  (RAM[1] == 1) 
22      // 0010 0010;       SUB [2];   00100010;    AC -= RAM[2]  (RAM[2] == 2) 
63      // 0110 0011;       STA [4];   01100011;    RAM[3] = AC   (AC == 1)
00      // 0000 0000;       ADD [0];   00000000;    AC += RAM[0]; NOP  (RAM[0] == 0)
00      // 0000 0000;       ADD [0];   00000000;    AC += RAM[0]; NOP  (RAM[0] == 0)
00      // 0000 0000;       ADD [0];   00000000;    AC += RAM[0]; NOP  (RAM[0] == 0)
00      // 0000 0000;       ADD [0];   00000000;    AC += RAM[0]; NOP  (RAM[0] == 0)
00      // 0000 0000;       ADD [0];   00000000;    AC += RAM[0]; NOP  (RAM[0] == 0)
00      // 0000 0000;       ADD [0];   00000000;    AC += RAM[0]; NOP  (RAM[0] == 0)
00      // 0000 0000;       ADD [0];   00000000;    AC += RAM[0]; NOP  (RAM[0] == 0)
00      // 0000 0000;       ADD [0];   00000000;    AC += RAM[0]; NOP  (RAM[0] == 0)
00      // 0000 0000;       ADD [0];   00000000;    AC += RAM[0]; NOP  (RAM[0] == 0)
00      // 0000 0000;       ADD [0];   00000000;    AC += RAM[0]; NOP  (RAM[0] == 0)
00      // 0000 0000;       ADD [0];   00000000;    AC += RAM[0]; NOP  (RAM[0] == 0)
00      // 0000 0000;       ADD [0];   00000000;    AC += RAM[0]; NOP  (RAM[0] == 0)
00      // 0000 0000;       ADD [0];   00000000;    AC += RAM[0]; NOP  (RAM[0] == 0)
00      // 0000 0000;       ADD [0];   00000000;    AC += RAM[0]; NOP  (RAM[0] == 0)
00      // 0000 0000;       ADD [0];   00000000;    AC += RAM[0]; NOP  (RAM[0] == 0)
00      // 0000 0000;       ADD [0];   00000000;    AC += RAM[0]; NOP  (RAM[0] == 0)
00      // 0000 0000;       ADD [0];   00000000;    AC += RAM[0]; NOP  (RAM[0] == 0)
00      // 0000 0000;       ADD [0];   00000000;    AC += RAM[0]; NOP  (RAM[0] == 0)
00      // 0000 0000;       ADD [0];   00000000;    AC += RAM[0]; NOP  (RAM[0] == 0)
00      // 0000 0000;       ADD [0];   00000000;    AC += RAM[0]; NOP  (RAM[0] == 0)
00      // 0000 0000;       ADD [0];   00000000;    AC += RAM[0]; NOP  (RAM[0] == 0)
00      // 0000 0000;       ADD [0];   00000000;    AC += RAM[0]; NOP  (RAM[0] == 0)
00      // 0000 0000;       ADD [0];   00000000;    AC += RAM[0]; NOP  (RAM[0] == 0)
00      // 0000 0000;       ADD [0];   00000000;    AC += RAM[0]; NOP  (RAM[0] == 0)
00      // 0000 0000;       ADD [0];   00000000;    AC += RAM[0]; NOP  (RAM[0] == 0)
00      // 0000 0000;       ADD [0];   00000000;    AC += RAM[0]; NOP  (RAM[0] == 0)
00      // 0000 0000;       ADD [0];   00000000;    AC += RAM[0]; NOP  (RAM[0] == 0)
00      // 0000 0000;       ADD [0];   00000000;    AC += RAM[0]; NOP  (RAM[0] == 0)
00      // 0000 0000;       ADD [0];   00000000;    AC += RAM[0]; NOP  (RAM[0] == 0)