<!DOCTYPE html>

<html class="NDPage NDContentPage"><head><meta http-equiv="Content-Type" content="text/html; charset=UTF-8" /><meta http-equiv="X-UA-Compatible" content="IE=edge"><title>ad9361x2_pl_wrapper.v</title><link rel="stylesheet" type="text/css" href="../styles/main.css" /><script type="text/javascript" src="../styles/main.js"></script><script type="text/javascript">NDLoader.LoadJS("Content", "../styles/");</script></head>

<!-- Generated by Natural Docs, version 2.3 -->

<!-- saved from url=(0016)http://localhost -->

<body onload="NDLoader.OnLoad('Content');">

<script type="text/javascript">var q = window.location.search;if (q.startsWith("?Theme=")){var t = q.slice(7);var e = t.indexOf(";");if (e != -1){  t = t.slice(0, e);  }document.documentElement.classList.add(t + "Theme")}</script>

<a name="ad9361x2_pl_wrapper.v"></a><a name="Topic89"></a><div class="CTopic TFile LSystemVerilog first">
 <div class="CTitle">ad9361x2_pl_wrapper.v</div>
</div>

<a name="Authors"></a><a name="Topic90"></a><div class="CTopic TGroup LSystemVerilog">
 <div class="CTitle">Authors</div>
</div>

<a name="JAY_CONVERTINO"></a><a name="Topic91"></a><div class="CTopic TAuthor LSystemVerilog">
 <div class="CTitle">JAY CONVERTINO</div>
</div>

<a name="Dates"></a><a name="Topic92"></a><div class="CTopic TGroup LSystemVerilog">
 <div class="CTitle">Dates</div>
</div>

<a name="2023/11/02"></a><a name="Topic93"></a><div class="CTopic TDate LSystemVerilog">
 <div class="CTitle">2023/11/02</div>
</div>

<a name="Information"></a><a name="Topic94"></a><div class="CTopic TGroup LSystemVerilog">
 <div class="CTitle">Information</div>
</div>

<a name="Brief"></a><a name="Topic95"></a><div class="CTopic TInformation LSystemVerilog">
 <div class="CTitle">Brief</div>
 <div class="CBody"><p>AD9361x2 core and support core wrapper.</p></div>
</div>

<a name="License_MIT"></a><a name="Topic96"></a><div class="CTopic TInformation LSystemVerilog">
 <div class="CTitle">License MIT</div>
 <div class="CBody"><p>Copyright 2023 Jay Convertino</p><p>Permission is hereby granted, free of charge, to any person obtaining a copy of this software and associated documentation files (the &quot;Software&quot;), to deal in the Software without restriction, including without limitation the rights to use, copy, modify, merge, publish, distribute, sublicense, and/or sell copies of the Software, and to permit persons to whom the Software is furnished to do so, subject to the following conditions:</p><p>The above copyright notice and this permission notice shall be included in all copies or substantial portions of the Software.</p><p>THE SOFTWARE IS PROVIDED &quot;AS IS&quot;, WITHOUT WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE SOFTWARE.</p></div>
</div>

<a name="ad9361x2_pl_wrapper"></a><a name="Topic97"></a><div class="CTopic TModule LSystemVerilog">
 <div class="CTitle">ad9361x2_pl_wrapper</div>
 <div id="NDPrototype97" class="NDPrototype WideForm"><div class="PSection PParameterSection CStyle"><div class="PParameterCells" data-WideColumnCount="6" data-NarrowColumnCount="5"><div class="PBeforeParameters" data-WideGridArea="1/1/13/2" data-NarrowGridArea="1/1/2/6" style="grid-area:1/1/13/2"><span class="SHKeyword">module</span> ad9361x2_pl_wrapper #(</div><div class="PType InFirstParameterColumn" data-WideGridArea="1/2/2/3" data-NarrowGridArea="2/1/3/2" style="grid-area:1/2/2/3"><span class="SHKeyword">parameter</span>&nbsp;</div><div class="PName" data-WideGridArea="1/3/2/4" data-NarrowGridArea="2/2/3/3" style="grid-area:1/3/2/4">FPGA_TECHNOLOGY</div><div class="PDefaultValueSeparator" data-WideGridArea="1/4/2/5" data-NarrowGridArea="2/3/3/4" style="grid-area:1/4/2/5">&nbsp=&nbsp;</div><div class="PDefaultValue InLastParameterColumn" data-WideGridArea="1/5/2/6" data-NarrowGridArea="2/4/3/5" style="grid-area:1/5/2/6"><span class="SHNumber">0</span>,</div><div class="PType InFirstParameterColumn" data-WideGridArea="2/2/3/3" data-NarrowGridArea="3/1/4/2" style="grid-area:2/2/3/3"><span class="SHKeyword">parameter</span>&nbsp;</div><div class="PName" data-WideGridArea="2/3/3/4" data-NarrowGridArea="3/2/4/3" style="grid-area:2/3/3/4">FPGA_FAMILY</div><div class="PDefaultValueSeparator" data-WideGridArea="2/4/3/5" data-NarrowGridArea="3/3/4/4" style="grid-area:2/4/3/5">&nbsp=&nbsp;</div><div class="PDefaultValue InLastParameterColumn" data-WideGridArea="2/5/3/6" data-NarrowGridArea="3/4/4/5" style="grid-area:2/5/3/6"><span class="SHNumber">0</span>,</div><div class="PType InFirstParameterColumn" data-WideGridArea="3/2/4/3" data-NarrowGridArea="4/1/5/2" style="grid-area:3/2/4/3"><span class="SHKeyword">parameter</span>&nbsp;</div><div class="PName" data-WideGridArea="3/3/4/4" data-NarrowGridArea="4/2/5/3" style="grid-area:3/3/4/4">SPEED_GRADE</div><div class="PDefaultValueSeparator" data-WideGridArea="3/4/4/5" data-NarrowGridArea="4/3/5/4" style="grid-area:3/4/4/5">&nbsp=&nbsp;</div><div class="PDefaultValue InLastParameterColumn" data-WideGridArea="3/5/4/6" data-NarrowGridArea="4/4/5/5" style="grid-area:3/5/4/6"><span class="SHNumber">0</span>,</div><div class="PType InFirstParameterColumn" data-WideGridArea="4/2/5/3" data-NarrowGridArea="5/1/6/2" style="grid-area:4/2/5/3"><span class="SHKeyword">parameter</span>&nbsp;</div><div class="PName" data-WideGridArea="4/3/5/4" data-NarrowGridArea="5/2/6/3" style="grid-area:4/3/5/4">DEV_PACKAGE</div><div class="PDefaultValueSeparator" data-WideGridArea="4/4/5/5" data-NarrowGridArea="5/3/6/4" style="grid-area:4/4/5/5">&nbsp=&nbsp;</div><div class="PDefaultValue InLastParameterColumn" data-WideGridArea="4/5/5/6" data-NarrowGridArea="5/4/6/5" style="grid-area:4/5/5/6"><span class="SHNumber">0</span>,</div><div class="PType InFirstParameterColumn" data-WideGridArea="5/2/6/3" data-NarrowGridArea="6/1/7/2" style="grid-area:5/2/6/3"><span class="SHKeyword">parameter</span>&nbsp;</div><div class="PName" data-WideGridArea="5/3/6/4" data-NarrowGridArea="6/2/7/3" style="grid-area:5/3/6/4">ADC_INIT_DELAY</div><div class="PDefaultValueSeparator" data-WideGridArea="5/4/6/5" data-NarrowGridArea="6/3/7/4" style="grid-area:5/4/6/5">&nbsp=&nbsp;</div><div class="PDefaultValue InLastParameterColumn" data-WideGridArea="5/5/6/6" data-NarrowGridArea="6/4/7/5" style="grid-area:5/5/6/6"><span class="SHNumber">23</span>,</div><div class="PType InFirstParameterColumn" data-WideGridArea="6/2/7/3" data-NarrowGridArea="7/1/8/2" style="grid-area:6/2/7/3"><span class="SHKeyword">parameter</span>&nbsp;</div><div class="PName" data-WideGridArea="6/3/7/4" data-NarrowGridArea="7/2/8/3" style="grid-area:6/3/7/4">DAC_INIT_DELAY</div><div class="PDefaultValueSeparator" data-WideGridArea="6/4/7/5" data-NarrowGridArea="7/3/8/4" style="grid-area:6/4/7/5">&nbsp=&nbsp;</div><div class="PDefaultValue InLastParameterColumn" data-WideGridArea="6/5/7/6" data-NarrowGridArea="7/4/8/5" style="grid-area:6/5/7/6"><span class="SHNumber">0</span>,</div><div class="PType InFirstParameterColumn" data-WideGridArea="7/2/8/3" data-NarrowGridArea="8/1/9/2" style="grid-area:7/2/8/3"><span class="SHKeyword">parameter</span>&nbsp;</div><div class="PName" data-WideGridArea="7/3/8/4" data-NarrowGridArea="8/2/9/3" style="grid-area:7/3/8/4">DELAY_REFCLK_FREQUENCY</div><div class="PDefaultValueSeparator" data-WideGridArea="7/4/8/5" data-NarrowGridArea="8/3/9/4" style="grid-area:7/4/8/5">&nbsp=&nbsp;</div><div class="PDefaultValue InLastParameterColumn" data-WideGridArea="7/5/8/6" data-NarrowGridArea="8/4/9/5" style="grid-area:7/5/8/6"><span class="SHNumber">200</span>,</div><div class="PType InFirstParameterColumn" data-WideGridArea="8/2/9/3" data-NarrowGridArea="9/1/10/2" style="grid-area:8/2/9/3"><span class="SHKeyword">parameter</span>&nbsp;</div><div class="PName" data-WideGridArea="8/3/9/4" data-NarrowGridArea="9/2/10/3" style="grid-area:8/3/9/4">DMA_AXI_PROTOCOL_TO_PS</div><div class="PDefaultValueSeparator" data-WideGridArea="8/4/9/5" data-NarrowGridArea="9/3/10/4" style="grid-area:8/4/9/5">&nbsp=&nbsp;</div><div class="PDefaultValue InLastParameterColumn" data-WideGridArea="8/5/9/6" data-NarrowGridArea="9/4/10/5" style="grid-area:8/5/9/6"><span class="SHNumber">1</span>,</div><div class="PType InFirstParameterColumn" data-WideGridArea="9/2/10/3" data-NarrowGridArea="10/1/11/2" style="grid-area:9/2/10/3"><span class="SHKeyword">parameter</span>&nbsp;</div><div class="PName" data-WideGridArea="9/3/10/4" data-NarrowGridArea="10/2/11/3" style="grid-area:9/3/10/4">AXI_DMAC_ADC_ADDR</div><div class="PDefaultValueSeparator" data-WideGridArea="9/4/10/5" data-NarrowGridArea="10/3/11/4" style="grid-area:9/4/10/5">&nbsp=&nbsp;</div><div class="PDefaultValue InLastParameterColumn" data-WideGridArea="9/5/10/6" data-NarrowGridArea="10/4/11/5" style="grid-area:9/5/10/6"><span class="SHNumber">32'h7C400000</span>,</div><div class="PType InFirstParameterColumn" data-WideGridArea="10/2/11/3" data-NarrowGridArea="11/1/12/2" style="grid-area:10/2/11/3"><span class="SHKeyword">parameter</span>&nbsp;</div><div class="PName" data-WideGridArea="10/3/11/4" data-NarrowGridArea="11/2/12/3" style="grid-area:10/3/11/4">AXI_DMAC_DAC_ADDR</div><div class="PDefaultValueSeparator" data-WideGridArea="10/4/11/5" data-NarrowGridArea="11/3/12/4" style="grid-area:10/4/11/5">&nbsp=&nbsp;</div><div class="PDefaultValue InLastParameterColumn" data-WideGridArea="10/5/11/6" data-NarrowGridArea="11/4/12/5" style="grid-area:10/5/11/6"><span class="SHNumber">32'h7C420000</span>,</div><div class="PType InFirstParameterColumn" data-WideGridArea="11/2/12/3" data-NarrowGridArea="12/1/13/2" style="grid-area:11/2/12/3"><span class="SHKeyword">parameter</span>&nbsp;</div><div class="PName" data-WideGridArea="11/3/12/4" data-NarrowGridArea="12/2/13/3" style="grid-area:11/3/12/4">AXI_AD9361_0_ADDR</div><div class="PDefaultValueSeparator" data-WideGridArea="11/4/12/5" data-NarrowGridArea="12/3/13/4" style="grid-area:11/4/12/5">&nbsp=&nbsp;</div><div class="PDefaultValue InLastParameterColumn" data-WideGridArea="11/5/12/6" data-NarrowGridArea="12/4/13/5" style="grid-area:11/5/12/6"><span class="SHNumber">32'h79020000</span>,</div><div class="PType InFirstParameterColumn" data-WideGridArea="12/2/13/3" data-NarrowGridArea="13/1/14/2" style="grid-area:12/2/13/3"><span class="SHKeyword">parameter</span>&nbsp;</div><div class="PName" data-WideGridArea="12/3/13/4" data-NarrowGridArea="13/2/14/3" style="grid-area:12/3/13/4">AXI_AD9361_1_ADDR</div><div class="PDefaultValueSeparator" data-WideGridArea="12/4/13/5" data-NarrowGridArea="13/3/14/4" style="grid-area:12/4/13/5">&nbsp=&nbsp;</div><div class="PDefaultValue InLastParameterColumn" data-WideGridArea="12/5/13/6" data-NarrowGridArea="13/4/14/5" style="grid-area:12/5/13/6"><span class="SHNumber">32'h79040000</span></div><div class="PAfterParameters NegativeLeftSpaceOnWide" data-WideGridArea="12/6/13/7" data-NarrowGridArea="14/1/15/6" style="grid-area:12/6/13/7">) ( <span class="SHKeyword">input</span> axi_aclk, <span class="SHKeyword">input</span> axi_aresetn, <span class="SHKeyword">input</span> s_axi_awvalid, <span class="SHKeyword">input</span> [<span class="SHNumber">31</span>:<span class="SHNumber">0</span>] s_axi_awaddr, <span class="SHKeyword">output</span> s_axi_awready, <span class="SHKeyword">input</span> [<span class="SHNumber">2</span>:<span class="SHNumber">0</span>] s_axi_awprot, <span class="SHKeyword">input</span> s_axi_wvalid, <span class="SHKeyword">input</span> [<span class="SHNumber">31</span>:<span class="SHNumber">0</span>] s_axi_wdata, <span class="SHKeyword">input</span> [ <span class="SHNumber">3</span>:<span class="SHNumber">0</span>] s_axi_wstrb, <span class="SHKeyword">output</span> s_axi_wready, <span class="SHKeyword">output</span> s_axi_bvalid, <span class="SHKeyword">output</span> [ <span class="SHNumber">1</span>:<span class="SHNumber">0</span>] s_axi_bresp, <span class="SHKeyword">input</span> s_axi_bready, <span class="SHKeyword">input</span> s_axi_arvalid, <span class="SHKeyword">input</span> [<span class="SHNumber">31</span>:<span class="SHNumber">0</span>] s_axi_araddr, <span class="SHKeyword">output</span> s_axi_arready, <span class="SHKeyword">input</span> [<span class="SHNumber">2</span>:<span class="SHNumber">0</span>] s_axi_arprot, <span class="SHKeyword">output</span> s_axi_rvalid, <span class="SHKeyword">input</span> s_axi_rready, <span class="SHKeyword">output</span> [ <span class="SHNumber">1</span>:<span class="SHNumber">0</span>] s_axi_rresp, <span class="SHKeyword">output</span> [<span class="SHNumber">31</span>:<span class="SHNumber">0</span>] s_axi_rdata, <span class="SHKeyword">output</span> adc_dma_irq, <span class="SHKeyword">output</span> dac_dma_irq, <span class="SHKeyword">input</span> delay_clk, <span class="SHKeyword">input</span> rx_clk_in_0_p, <span class="SHKeyword">input</span> rx_clk_in_0_n, <span class="SHKeyword">input</span> rx_frame_in_0_p, <span class="SHKeyword">input</span> rx_frame_in_0_n, <span class="SHKeyword">input</span> [<span class="SHNumber">5</span>:<span class="SHNumber">0</span>] rx_data_in_0_p, <span class="SHKeyword">input</span> [<span class="SHNumber">5</span>:<span class="SHNumber">0</span>] rx_data_in_0_n, <span class="SHKeyword">output</span> tx_clk_out_0_p, <span class="SHKeyword">output</span> tx_clk_out_0_n, <span class="SHKeyword">output</span> tx_frame_out_0_p, <span class="SHKeyword">output</span> tx_frame_out_0_n, <span class="SHKeyword">output</span> [<span class="SHNumber">5</span>:<span class="SHNumber">0</span>] tx_data_out_0_p, <span class="SHKeyword">output</span> [<span class="SHNumber">5</span>:<span class="SHNumber">0</span>] tx_data_out_0_n, <span class="SHKeyword">output</span> enable_0, <span class="SHKeyword">output</span> txnrx_0, <span class="SHKeyword">input</span> up_enable_0, <span class="SHKeyword">input</span> up_txnrx_0, <span class="SHKeyword">output</span> tdd_sync_0_t, <span class="SHKeyword">input</span> tdd_sync_0_i, <span class="SHKeyword">output</span> tdd_sync_0_o, <span class="SHKeyword">input</span> rx_clk_in_1_p, <span class="SHKeyword">input</span> rx_clk_in_1_n, <span class="SHKeyword">input</span> rx_frame_in_1_p, <span class="SHKeyword">input</span> rx_frame_in_1_n, <span class="SHKeyword">input</span> [<span class="SHNumber">5</span>:<span class="SHNumber">0</span>] rx_data_in_1_p, <span class="SHKeyword">input</span> [<span class="SHNumber">5</span>:<span class="SHNumber">0</span>] rx_data_in_1_n, <span class="SHKeyword">output</span> tx_clk_out_1_p, <span class="SHKeyword">output</span> tx_clk_out_1_n, <span class="SHKeyword">output</span> tx_frame_out_1_p, <span class="SHKeyword">output</span> tx_frame_out_1_n, <span class="SHKeyword">output</span> [<span class="SHNumber">5</span>:<span class="SHNumber">0</span>] tx_data_out_1_p, <span class="SHKeyword">output</span> [<span class="SHNumber">5</span>:<span class="SHNumber">0</span>] tx_data_out_1_n, <span class="SHKeyword">output</span> enable_1, <span class="SHKeyword">output</span> txnrx_1, <span class="SHKeyword">input</span> up_enable_1, <span class="SHKeyword">input</span> up_txnrx_1, <span class="SHKeyword">output</span> tdd_sync_1_t, <span class="SHKeyword">input</span> tdd_sync_1_i, <span class="SHKeyword">output</span> tdd_sync_1_o, <span class="SHKeyword">input</span> m_axi_aclk, <span class="SHKeyword">input</span> m_axi_aresetn, <span class="SHKeyword">output</span> [<span class="SHNumber">31</span>:<span class="SHNumber">0</span>] adc_m_dest_axi_awaddr, <span class="SHKeyword">output</span> [ <span class="SHNumber">3</span>:<span class="SHNumber">0</span>] adc_m_dest_axi_awlen, <span class="SHKeyword">output</span> [ <span class="SHNumber">2</span>:<span class="SHNumber">0</span>] adc_m_dest_axi_awsize, <span class="SHKeyword">output</span> [ <span class="SHNumber">1</span>:<span class="SHNumber">0</span>] adc_m_dest_axi_awburst, <span class="SHKeyword">output</span> [ <span class="SHNumber">2</span>:<span class="SHNumber">0</span>] adc_m_dest_axi_awprot, <span class="SHKeyword">output</span> [ <span class="SHNumber">3</span>:<span class="SHNumber">0</span>] adc_m_dest_axi_awcache, <span class="SHKeyword">output</span> adc_m_dest_axi_awvalid, <span class="SHKeyword">input</span> adc_m_dest_axi_awready, <span class="SHKeyword">output</span> [<span class="SHNumber">63</span>:<span class="SHNumber">0</span>] adc_m_dest_axi_wdata, <span class="SHKeyword">output</span> [ <span class="SHNumber">7</span>:<span class="SHNumber">0</span>] adc_m_dest_axi_wstrb, <span class="SHKeyword">input</span> adc_m_dest_axi_wready, <span class="SHKeyword">output</span> adc_m_dest_axi_wvalid, <span class="SHKeyword">output</span> adc_m_dest_axi_wlast, <span class="SHKeyword">input</span> adc_m_dest_axi_bvalid, <span class="SHKeyword">input</span> [ <span class="SHNumber">1</span>:<span class="SHNumber">0</span>] adc_m_dest_axi_bresp, <span class="SHKeyword">output</span> adc_m_dest_axi_bready, <span class="SHKeyword">input</span> dac_m_src_axi_arready, <span class="SHKeyword">output</span> dac_m_src_axi_arvalid, <span class="SHKeyword">output</span> [<span class="SHNumber">31</span>:<span class="SHNumber">0</span>] dac_m_src_axi_araddr, <span class="SHKeyword">output</span> [ <span class="SHNumber">3</span>:<span class="SHNumber">0</span>] dac_m_src_axi_arlen, <span class="SHKeyword">output</span> [ <span class="SHNumber">2</span>:<span class="SHNumber">0</span>] dac_m_src_axi_arsize, <span class="SHKeyword">output</span> [ <span class="SHNumber">1</span>:<span class="SHNumber">0</span>] dac_m_src_axi_arburst, <span class="SHKeyword">output</span> [ <span class="SHNumber">2</span>:<span class="SHNumber">0</span>] dac_m_src_axi_arprot, <span class="SHKeyword">output</span> [ <span class="SHNumber">3</span>:<span class="SHNumber">0</span>] dac_m_src_axi_arcache, <span class="SHKeyword">input</span> [<span class="SHNumber">63</span>:<span class="SHNumber">0</span>] dac_m_src_axi_rdata, <span class="SHKeyword">output</span> dac_m_src_axi_rready, <span class="SHKeyword">input</span> dac_m_src_axi_rvalid, <span class="SHKeyword">input</span> [ <span class="SHNumber">1</span>:<span class="SHNumber">0</span>] dac_m_src_axi_rresp, <span class="SHKeyword">input</span> dac_m_src_axi_rlast )</div></div></div></div>
 <div class="CBody"><p>AD9361x2 core and support core wrapper.</p><div class="CHeading">Parameters</div><table class="CDefinitionList"><tr><td class="CDLEntry">FPGA_TECHNOLOGY<div class="CDLParameterType"><span class="SHKeyword">parameter</span></div></td><td class="CDLDefinition"><p>Type of FPGA, such as Ultrascale, Arria 10. 1 is for 7 series.</p></td></tr><tr><td class="CDLEntry">FPGA_FAMILY<div class="CDLParameterType"><span class="SHKeyword">parameter</span></div></td><td class="CDLDefinition"><p>Sub type of fpga, such as GX, SX, etc. 4 is for zynq.</p></td></tr><tr><td class="CDLEntry">SPEED_GRADE<div class="CDLParameterType"><span class="SHKeyword">parameter</span></div></td><td class="CDLDefinition"><p>Number that corresponds to the ships recommeneded speed. 20 is for -2.</p></td></tr><tr><td class="CDLEntry">DEV_PACKAGE<div class="CDLParameterType"><span class="SHKeyword">parameter</span></div></td><td class="CDLDefinition"><p>Specify a number that is equal to the manufactures package. 3 is for ff.</p></td></tr><tr><td class="CDLEntry">DELAY_REFCLK_FREQUENCY<div class="CDLParameterType"><span class="SHKeyword">parameter</span></div></td><td class="CDLDefinition"><p>Reference clock frequency used for ad_data_in instances</p></td></tr><tr><td class="CDLEntry">ADC_INIT_DELAY<div class="CDLParameterType"><span class="SHKeyword">parameter</span></div></td><td class="CDLDefinition"><p>Initial Delay for the ADC</p></td></tr><tr><td class="CDLEntry">DAC_INIT_DELAY<div class="CDLParameterType"><span class="SHKeyword">parameter</span></div></td><td class="CDLDefinition"><p>Initial Delay for the DAC</p></td></tr><tr><td class="CDLEntry">DMA_AXI_PROTOCOL_TO_PS<div class="CDLParameterType"><span class="SHKeyword">parameter</span></div></td><td class="CDLDefinition"><p>Select DMA AXI standard, 1 = AXI3, 0 = AXI4</p></td></tr><tr><td class="CDLEntry">AXI_DMAC_ADC_ADDR<div class="CDLParameterType"><span class="SHKeyword">parameter</span></div></td><td class="CDLDefinition"><p>Set ADC AXI lite address.</p></td></tr><tr><td class="CDLEntry">AXI_DMAC_DAC_ADDR<div class="CDLParameterType"><span class="SHKeyword">parameter</span></div></td><td class="CDLDefinition"><p>Set DAC AXI lite address.</p></td></tr><tr><td class="CDLEntry">AXI_AD9361_0_ADDR<div class="CDLParameterType"><span class="SHKeyword">parameter</span></div></td><td class="CDLDefinition"><p>Set AD9361 0 AXI lite address.</p></td></tr><tr><td class="CDLEntry">AXI_AD9361_1_ADDR<div class="CDLParameterType"><span class="SHKeyword">parameter</span></div></td><td class="CDLDefinition"><p>Set AD9361 1 AXI lite address.</p></td></tr></table><div class="CHeading">Ports</div><table class="CDefinitionList"><tr><td class="CDLEntry">axi_aclk</td><td class="CDLDefinition"><p>AXI Lite control bus</p></td></tr><tr><td class="CDLEntry">axi_aresetn</td><td class="CDLDefinition"><p>AXI Lite control bus</p></td></tr><tr><td class="CDLEntry">s_axi_awvalid</td><td class="CDLDefinition"><p>AXI Lite control bus</p></td></tr><tr><td class="CDLEntry">s_axi_awaddr</td><td class="CDLDefinition"><p>AXI Lite control bus</p></td></tr><tr><td class="CDLEntry">s_axi_awready</td><td class="CDLDefinition"><p>AXI Lite control bus</p></td></tr><tr><td class="CDLEntry">s_axi_awprot</td><td class="CDLDefinition"><p>AXI Lite control bus</p></td></tr><tr><td class="CDLEntry">s_axi_wvalid</td><td class="CDLDefinition"><p>AXI Lite control bus</p></td></tr><tr><td class="CDLEntry">s_axi_wdata</td><td class="CDLDefinition"><p>AXI Lite control bus</p></td></tr><tr><td class="CDLEntry">s_axi_wstrb</td><td class="CDLDefinition"><p>AXI Lite control bus</p></td></tr><tr><td class="CDLEntry">s_axi_wready</td><td class="CDLDefinition"><p>AXI Lite control bus</p></td></tr><tr><td class="CDLEntry">s_axi_bvalid</td><td class="CDLDefinition"><p>AXI Lite control bus</p></td></tr><tr><td class="CDLEntry">s_axi_bresp</td><td class="CDLDefinition"><p>AXI Lite control bus</p></td></tr><tr><td class="CDLEntry">s_axi_bready</td><td class="CDLDefinition"><p>AXI Lite control bus</p></td></tr><tr><td class="CDLEntry">s_axi_arvalid</td><td class="CDLDefinition"><p>AXI Lite control bus</p></td></tr><tr><td class="CDLEntry">s_axi_araddr</td><td class="CDLDefinition"><p>AXI Lite control bus</p></td></tr><tr><td class="CDLEntry">s_axi_arready</td><td class="CDLDefinition"><p>AXI Lite control bus</p></td></tr><tr><td class="CDLEntry">s_axi_arprot</td><td class="CDLDefinition"><p>AXI Lite control bus</p></td></tr><tr><td class="CDLEntry">s_axi_rvalid</td><td class="CDLDefinition"><p>AXI Lite control bus</p></td></tr><tr><td class="CDLEntry">s_axi_rready</td><td class="CDLDefinition"><p>AXI Lite control bus</p></td></tr><tr><td class="CDLEntry">s_axi_rresp</td><td class="CDLDefinition"><p>AXI Lite control bus</p></td></tr><tr><td class="CDLEntry">s_axi_rdata</td><td class="CDLDefinition"><p>AXI Lite control bus</p></td></tr><tr><td class="CDLEntry">adc_dma_irq</td><td class="CDLDefinition"><p>fmcomms5 ADC irq</p></td></tr><tr><td class="CDLEntry">dac_dma_irq</td><td class="CDLDefinition"><p>fmcomms5 DAC irq</p></td></tr><tr><td class="CDLEntry">delay_clk</td><td class="CDLDefinition"><p>fmcomms5 delay clock</p></td></tr><tr><td class="CDLEntry">rx_clk_in_0_p</td><td class="CDLDefinition"><p>fmcomms5 0 rx clk</p></td></tr><tr><td class="CDLEntry">rx_clk_in_0_n</td><td class="CDLDefinition"><p>fmcomms5 0 rx clk</p></td></tr><tr><td class="CDLEntry">rx_frame_in_0_p</td><td class="CDLDefinition"><p>fmcomms5 0 rx frame</p></td></tr><tr><td class="CDLEntry">rx_frame_in_0_n</td><td class="CDLDefinition"><p>fmcomms5 0 rx frame</p></td></tr><tr><td class="CDLEntry">rx_data_in_0_p</td><td class="CDLDefinition"><p>fmcomms5 0 rx data</p></td></tr><tr><td class="CDLEntry">rx_data_in_0_n</td><td class="CDLDefinition"><p>fmcomms5 0 rx data</p></td></tr><tr><td class="CDLEntry">tx_clk_out_0_p</td><td class="CDLDefinition"><p>fmcomms5 0 tx clk</p></td></tr><tr><td class="CDLEntry">tx_clk_out_0_n</td><td class="CDLDefinition"><p>fmcomms5 0 tx clk</p></td></tr><tr><td class="CDLEntry">tx_frame_out_0_p</td><td class="CDLDefinition"><p>fmcomms5 0 tx frame</p></td></tr><tr><td class="CDLEntry">tx_frame_out_0_n</td><td class="CDLDefinition"><p>fmcomms5 0 tx frame</p></td></tr><tr><td class="CDLEntry">tx_data_out_0_p</td><td class="CDLDefinition"><p>fmcomms5 0 tx data</p></td></tr><tr><td class="CDLEntry">tx_data_out_0_n</td><td class="CDLDefinition"><p>fmcomms5 0 tx data</p></td></tr><tr><td class="CDLEntry">txnrx_0</td><td class="CDLDefinition"><p>fmcomms5 0 txnrx</p></td></tr><tr><td class="CDLEntry">enable_0</td><td class="CDLDefinition"><p>fmcomms5 0 enable</p></td></tr><tr><td class="CDLEntry">up_enable_0</td><td class="CDLDefinition"><p>fmcomms5 0 enable input</p></td></tr><tr><td class="CDLEntry">up_txnrx_0</td><td class="CDLDefinition"><p>fmcomms5 0 txnrx select input</p></td></tr><tr><td class="CDLEntry">tdd_sync_0_t</td><td class="CDLDefinition"><p>fmcomms5 0 TDD sync i/o</p></td></tr><tr><td class="CDLEntry">tdd_sync_0_i</td><td class="CDLDefinition"><p>fmcomms5 0 TDD sync i/o</p></td></tr><tr><td class="CDLEntry">tdd_sync_0_o</td><td class="CDLDefinition"><p>fmcomms5 0 TDD sync i/o</p></td></tr><tr><td class="CDLEntry">rx_clk_in_1_p</td><td class="CDLDefinition"><p>fmcomms5 1 rx clk</p></td></tr><tr><td class="CDLEntry">rx_clk_in_1_n</td><td class="CDLDefinition"><p>fmcomms5 1 rx clk</p></td></tr><tr><td class="CDLEntry">rx_frame_in_1_p</td><td class="CDLDefinition"><p>fmcomms5 1 rx frame</p></td></tr><tr><td class="CDLEntry">rx_frame_in_1_n</td><td class="CDLDefinition"><p>fmcomms5 1 rx frame</p></td></tr><tr><td class="CDLEntry">rx_data_in_1_p</td><td class="CDLDefinition"><p>fmcomms5 1 rx data</p></td></tr><tr><td class="CDLEntry">rx_data_in_1_n</td><td class="CDLDefinition"><p>fmcomms5 1 rx data</p></td></tr><tr><td class="CDLEntry">tx_clk_out_1_p</td><td class="CDLDefinition"><p>fmcomms5 1 tx clk</p></td></tr><tr><td class="CDLEntry">tx_clk_out_1_n</td><td class="CDLDefinition"><p>fmcomms5 1 tx clk</p></td></tr><tr><td class="CDLEntry">tx_frame_out_1_p</td><td class="CDLDefinition"><p>fmcomms5 1 tx frame</p></td></tr><tr><td class="CDLEntry">tx_frame_out_1_n</td><td class="CDLDefinition"><p>fmcomms5 1 tx frame</p></td></tr><tr><td class="CDLEntry">tx_data_out_1_p</td><td class="CDLDefinition"><p>fmcomms5 1 tx data</p></td></tr><tr><td class="CDLEntry">tx_data_out_1_n</td><td class="CDLDefinition"><p>fmcomms5 1 tx data</p></td></tr><tr><td class="CDLEntry">txnrx_1</td><td class="CDLDefinition"><p>fmcomms5 1 txnrx</p></td></tr><tr><td class="CDLEntry">enable_1</td><td class="CDLDefinition"><p>fmcomms5 1 enable</p></td></tr><tr><td class="CDLEntry">up_enable_1</td><td class="CDLDefinition"><p>fmcomms5 1 enable input</p></td></tr><tr><td class="CDLEntry">up_txnrx_1</td><td class="CDLDefinition"><p>fmcomms5 1 txnrx select input</p></td></tr><tr><td class="CDLEntry">tdd_sync_1_t</td><td class="CDLDefinition"><p>fmcomms5 1 TDD sync i/o</p></td></tr><tr><td class="CDLEntry">tdd_sync_1_i</td><td class="CDLDefinition"><p>fmcomms5 1 TDD sync i/o</p></td></tr><tr><td class="CDLEntry">tdd_sync_1_o</td><td class="CDLDefinition"><p>fmcomms5 1 TDD sync i/o</p></td></tr><tr><td class="CDLEntry">m_axi_aclk</td><td class="CDLDefinition"><p>DMA Clock</p></td></tr><tr><td class="CDLEntry">m_axi_aresetn</td><td class="CDLDefinition"><p>DMA Negative Reset</p></td></tr><tr><td class="CDLEntry">adc_m_dest_axi_awaddr</td><td class="CDLDefinition"><p>fmcomms5 ADC DMA</p></td></tr><tr><td class="CDLEntry">adc_m_dest_axi_awlen</td><td class="CDLDefinition"><p>fmcomms5 ADC DMA</p></td></tr><tr><td class="CDLEntry">adc_m_dest_axi_awsize</td><td class="CDLDefinition"><p>fmcomms5 ADC DMA</p></td></tr><tr><td class="CDLEntry">adc_m_dest_axi_awburst</td><td class="CDLDefinition"><p>fmcomms5 ADC DMA</p></td></tr><tr><td class="CDLEntry">adc_m_dest_axi_awprot</td><td class="CDLDefinition"><p>fmcomms5 ADC DMA</p></td></tr><tr><td class="CDLEntry">adc_m_dest_axi_awcache</td><td class="CDLDefinition"><p>fmcomms5 ADC DMA</p></td></tr><tr><td class="CDLEntry">adc_m_dest_axi_awvalid</td><td class="CDLDefinition"><p>fmcomms5 ADC DMA</p></td></tr><tr><td class="CDLEntry">adc_m_dest_axi_awready</td><td class="CDLDefinition"><p>fmcomms5 ADC DMA</p></td></tr><tr><td class="CDLEntry">adc_m_dest_axi_wdata</td><td class="CDLDefinition"><p>fmcomms5 ADC DMA</p></td></tr><tr><td class="CDLEntry">adc_m_dest_axi_wstrb</td><td class="CDLDefinition"><p>fmcomms5 ADC DMA</p></td></tr><tr><td class="CDLEntry">adc_m_dest_axi_wready</td><td class="CDLDefinition"><p>fmcomms5 ADC DMA</p></td></tr><tr><td class="CDLEntry">adc_m_dest_axi_wvalid</td><td class="CDLDefinition"><p>fmcomms5 ADC DMA</p></td></tr><tr><td class="CDLEntry">adc_m_dest_axi_wlast</td><td class="CDLDefinition"><p>fmcomms5 ADC DMA</p></td></tr><tr><td class="CDLEntry">adc_m_dest_axi_bvalid</td><td class="CDLDefinition"><p>fmcomms5 ADC DMA</p></td></tr><tr><td class="CDLEntry">adc_m_dest_axi_bresp</td><td class="CDLDefinition"><p>fmcomms5 ADC DMA</p></td></tr><tr><td class="CDLEntry">adc_m_dest_axi_bready</td><td class="CDLDefinition"><p>fmcomms5 ADC DMA</p></td></tr><tr><td class="CDLEntry">dac_m_src_axi_arready</td><td class="CDLDefinition"><p>fmcomms5 DAC DMA</p></td></tr><tr><td class="CDLEntry">dac_m_src_axi_arvalid</td><td class="CDLDefinition"><p>fmcomms5 DAC DMA</p></td></tr><tr><td class="CDLEntry">dac_m_src_axi_araddr</td><td class="CDLDefinition"><p>fmcomms5 DAC DMA</p></td></tr><tr><td class="CDLEntry">dac_m_src_axi_arlen</td><td class="CDLDefinition"><p>fmcomms5 DAC DMA</p></td></tr><tr><td class="CDLEntry">dac_m_src_axi_arsize</td><td class="CDLDefinition"><p>fmcomms5 DAC DMA</p></td></tr><tr><td class="CDLEntry">dac_m_src_axi_arburst</td><td class="CDLDefinition"><p>fmcomms5 DAC DMA</p></td></tr><tr><td class="CDLEntry">dac_m_src_axi_arprot</td><td class="CDLDefinition"><p>fmcomms5 DAC DMA</p></td></tr><tr><td class="CDLEntry">dac_m_src_axi_arcache</td><td class="CDLDefinition"><p>fmcomms5 DAC DMA</p></td></tr><tr><td class="CDLEntry">dac_m_src_axi_rdata</td><td class="CDLDefinition"><p>fmcomms5 DAC DMA</p></td></tr><tr><td class="CDLEntry">dac_m_src_axi_rready</td><td class="CDLDefinition"><p>fmcomms5 DAC DMA</p></td></tr><tr><td class="CDLEntry">dac_m_src_axi_rvalid</td><td class="CDLDefinition"><p>fmcomms5 DAC DMA</p></td></tr><tr><td class="CDLEntry">dac_m_src_axi_rresp</td><td class="CDLDefinition"><p>fmcomms5 DAC DMA</p></td></tr><tr><td class="CDLEntry">dac_m_src_axi_rlast</td><td class="CDLDefinition"><p>fmcomms5 DAC DMA</p></td></tr></table></div>
</div>

<a name="ad9361x2_pl_wrapper.Instantianted_Modules"></a><a name="Topic98"></a><div class="CTopic TGroup LSystemVerilog">
 <div class="CTitle">Instantianted Modules</div>
</div>

<a name="inst_axi_ad9361_0"></a><a name="Topic99"></a><div class="CTopic TModule LSystemVerilog">
 <div class="CTitle">inst_axi_ad9361_0</div>
 <div id="NDPrototype99" class="NDPrototype WideForm"><div class="PSection PParameterSection CStyle"><div class="PParameterCells" data-WideColumnCount="4" data-NarrowColumnCount="3"><div class="PBeforeParameters" data-WideGridArea="1/1/31/2" data-NarrowGridArea="1/1/2/4" style="grid-area:1/1/31/2">axi_ad9361 #(</div><div class="PSymbols InFirstParameterColumn" data-WideGridArea="1/2/2/3" data-NarrowGridArea="2/1/3/2" style="grid-area:1/2/2/3">.</div><div class="PName InLastParameterColumn" data-WideGridArea="1/3/2/4" data-NarrowGridArea="2/2/3/3" style="grid-area:1/3/2/4">ID(<span class="SHNumber">0</span>),</div><div class="PSymbols InFirstParameterColumn" data-WideGridArea="2/2/3/3" data-NarrowGridArea="3/1/4/2" style="grid-area:2/2/3/3">.</div><div class="PName InLastParameterColumn" data-WideGridArea="2/3/3/4" data-NarrowGridArea="3/2/4/3" style="grid-area:2/3/3/4">MODE_1R1T(<span class="SHNumber">0</span>),</div><div class="PSymbols InFirstParameterColumn" data-WideGridArea="3/2/4/3" data-NarrowGridArea="4/1/5/2" style="grid-area:3/2/4/3">.</div><div class="PName InLastParameterColumn" data-WideGridArea="3/3/4/4" data-NarrowGridArea="4/2/5/3" style="grid-area:3/3/4/4">FPGA_TECHNOLOGY(FPGA_TECHNOLOGY),</div><div class="PSymbols InFirstParameterColumn" data-WideGridArea="4/2/5/3" data-NarrowGridArea="5/1/6/2" style="grid-area:4/2/5/3">.</div><div class="PName InLastParameterColumn" data-WideGridArea="4/3/5/4" data-NarrowGridArea="5/2/6/3" style="grid-area:4/3/5/4">FPGA_FAMILY(FPGA_FAMILY),</div><div class="PSymbols InFirstParameterColumn" data-WideGridArea="5/2/6/3" data-NarrowGridArea="6/1/7/2" style="grid-area:5/2/6/3">.</div><div class="PName InLastParameterColumn" data-WideGridArea="5/3/6/4" data-NarrowGridArea="6/2/7/3" style="grid-area:5/3/6/4">SPEED_GRADE(SPEED_GRADE),</div><div class="PSymbols InFirstParameterColumn" data-WideGridArea="6/2/7/3" data-NarrowGridArea="7/1/8/2" style="grid-area:6/2/7/3">.</div><div class="PName InLastParameterColumn" data-WideGridArea="6/3/7/4" data-NarrowGridArea="7/2/8/3" style="grid-area:6/3/7/4">DEV_PACKAGE(DEV_PACKAGE),</div><div class="PSymbols InFirstParameterColumn" data-WideGridArea="7/2/8/3" data-NarrowGridArea="8/1/9/2" style="grid-area:7/2/8/3">.</div><div class="PName InLastParameterColumn" data-WideGridArea="7/3/8/4" data-NarrowGridArea="8/2/9/3" style="grid-area:7/3/8/4">TDD_DISABLE(<span class="SHNumber">0</span>),</div><div class="PSymbols InFirstParameterColumn" data-WideGridArea="8/2/9/3" data-NarrowGridArea="9/1/10/2" style="grid-area:8/2/9/3">.</div><div class="PName InLastParameterColumn" data-WideGridArea="8/3/9/4" data-NarrowGridArea="9/2/10/3" style="grid-area:8/3/9/4">PPS_RECEIVER_ENABLE(<span class="SHNumber">0</span>),</div><div class="PSymbols InFirstParameterColumn" data-WideGridArea="9/2/10/3" data-NarrowGridArea="10/1/11/2" style="grid-area:9/2/10/3">.</div><div class="PName InLastParameterColumn" data-WideGridArea="9/3/10/4" data-NarrowGridArea="10/2/11/3" style="grid-area:9/3/10/4">CMOS_OR_LVDS_N(<span class="SHNumber">0</span>),</div><div class="PSymbols InFirstParameterColumn" data-WideGridArea="10/2/11/3" data-NarrowGridArea="11/1/12/2" style="grid-area:10/2/11/3">.</div><div class="PName InLastParameterColumn" data-WideGridArea="10/3/11/4" data-NarrowGridArea="11/2/12/3" style="grid-area:10/3/11/4">ADC_INIT_DELAY(ADC_INIT_DELAY),</div><div class="PSymbols InFirstParameterColumn" data-WideGridArea="11/2/12/3" data-NarrowGridArea="12/1/13/2" style="grid-area:11/2/12/3">.</div><div class="PName InLastParameterColumn" data-WideGridArea="11/3/12/4" data-NarrowGridArea="12/2/13/3" style="grid-area:11/3/12/4">ADC_DATAPATH_DISABLE(<span class="SHNumber">0</span>),</div><div class="PSymbols InFirstParameterColumn" data-WideGridArea="12/2/13/3" data-NarrowGridArea="13/1/14/2" style="grid-area:12/2/13/3">.</div><div class="PName InLastParameterColumn" data-WideGridArea="12/3/13/4" data-NarrowGridArea="13/2/14/3" style="grid-area:12/3/13/4">ADC_USERPORTS_DISABLE(<span class="SHNumber">0</span>),</div><div class="PSymbols InFirstParameterColumn" data-WideGridArea="13/2/14/3" data-NarrowGridArea="14/1/15/2" style="grid-area:13/2/14/3">.</div><div class="PName InLastParameterColumn" data-WideGridArea="13/3/14/4" data-NarrowGridArea="14/2/15/3" style="grid-area:13/3/14/4">ADC_DATAFORMAT_DISABLE(<span class="SHNumber">0</span>),</div><div class="PSymbols InFirstParameterColumn" data-WideGridArea="14/2/15/3" data-NarrowGridArea="15/1/16/2" style="grid-area:14/2/15/3">.</div><div class="PName InLastParameterColumn" data-WideGridArea="14/3/15/4" data-NarrowGridArea="15/2/16/3" style="grid-area:14/3/15/4">ADC_DCFILTER_DISABLE(<span class="SHNumber">0</span>),</div><div class="PSymbols InFirstParameterColumn" data-WideGridArea="15/2/16/3" data-NarrowGridArea="16/1/17/2" style="grid-area:15/2/16/3">.</div><div class="PName InLastParameterColumn" data-WideGridArea="15/3/16/4" data-NarrowGridArea="16/2/17/3" style="grid-area:15/3/16/4">ADC_IQCORRECTION_DISABLE(<span class="SHNumber">0</span>),</div><div class="PSymbols InFirstParameterColumn" data-WideGridArea="16/2/17/3" data-NarrowGridArea="17/1/18/2" style="grid-area:16/2/17/3">.</div><div class="PName InLastParameterColumn" data-WideGridArea="16/3/17/4" data-NarrowGridArea="17/2/18/3" style="grid-area:16/3/17/4">DAC_INIT_DELAY(DAC_INIT_DELAY),</div><div class="PSymbols InFirstParameterColumn" data-WideGridArea="17/2/18/3" data-NarrowGridArea="18/1/19/2" style="grid-area:17/2/18/3">.</div><div class="PName InLastParameterColumn" data-WideGridArea="17/3/18/4" data-NarrowGridArea="18/2/19/3" style="grid-area:17/3/18/4">DAC_CLK_EDGE_SEL(<span class="SHNumber">0</span>),</div><div class="PSymbols InFirstParameterColumn" data-WideGridArea="18/2/19/3" data-NarrowGridArea="19/1/20/2" style="grid-area:18/2/19/3">.</div><div class="PName InLastParameterColumn" data-WideGridArea="18/3/19/4" data-NarrowGridArea="19/2/20/3" style="grid-area:18/3/19/4">DAC_IODELAY_ENABLE(<span class="SHNumber">0</span>),</div><div class="PSymbols InFirstParameterColumn" data-WideGridArea="19/2/20/3" data-NarrowGridArea="20/1/21/2" style="grid-area:19/2/20/3">.</div><div class="PName InLastParameterColumn" data-WideGridArea="19/3/20/4" data-NarrowGridArea="20/2/21/3" style="grid-area:19/3/20/4">DAC_DATAPATH_DISABLE(<span class="SHNumber">0</span>),</div><div class="PSymbols InFirstParameterColumn" data-WideGridArea="20/2/21/3" data-NarrowGridArea="21/1/22/2" style="grid-area:20/2/21/3">.</div><div class="PName InLastParameterColumn" data-WideGridArea="20/3/21/4" data-NarrowGridArea="21/2/22/3" style="grid-area:20/3/21/4">DAC_DDS_DISABLE(<span class="SHNumber">0</span>),</div><div class="PSymbols InFirstParameterColumn" data-WideGridArea="21/2/22/3" data-NarrowGridArea="22/1/23/2" style="grid-area:21/2/22/3">.</div><div class="PName InLastParameterColumn" data-WideGridArea="21/3/22/4" data-NarrowGridArea="22/2/23/3" style="grid-area:21/3/22/4">DAC_DDS_TYPE(<span class="SHNumber">1</span>),</div><div class="PSymbols InFirstParameterColumn" data-WideGridArea="22/2/23/3" data-NarrowGridArea="23/1/24/2" style="grid-area:22/2/23/3">.</div><div class="PName InLastParameterColumn" data-WideGridArea="22/3/23/4" data-NarrowGridArea="23/2/24/3" style="grid-area:22/3/23/4">DAC_DDS_CORDIC_DW(<span class="SHNumber">14</span>),</div><div class="PSymbols InFirstParameterColumn" data-WideGridArea="23/2/24/3" data-NarrowGridArea="24/1/25/2" style="grid-area:23/2/24/3">.</div><div class="PName InLastParameterColumn" data-WideGridArea="23/3/24/4" data-NarrowGridArea="24/2/25/3" style="grid-area:23/3/24/4">DAC_DDS_CORDIC_PHASE_DW(<span class="SHNumber">13</span>),</div><div class="PSymbols InFirstParameterColumn" data-WideGridArea="24/2/25/3" data-NarrowGridArea="25/1/26/2" style="grid-area:24/2/25/3">.</div><div class="PName InLastParameterColumn" data-WideGridArea="24/3/25/4" data-NarrowGridArea="25/2/26/3" style="grid-area:24/3/25/4">DAC_USERPORTS_DISABLE(<span class="SHNumber">0</span>),</div><div class="PSymbols InFirstParameterColumn" data-WideGridArea="25/2/26/3" data-NarrowGridArea="26/1/27/2" style="grid-area:25/2/26/3">.</div><div class="PName InLastParameterColumn" data-WideGridArea="25/3/26/4" data-NarrowGridArea="26/2/27/3" style="grid-area:25/3/26/4">DAC_IQCORRECTION_DISABLE(<span class="SHNumber">0</span>),</div><div class="PSymbols InFirstParameterColumn" data-WideGridArea="26/2/27/3" data-NarrowGridArea="27/1/28/2" style="grid-area:26/2/27/3">.</div><div class="PName InLastParameterColumn" data-WideGridArea="26/3/27/4" data-NarrowGridArea="27/2/28/3" style="grid-area:26/3/27/4">IO_DELAY_GROUP(<span class="SHString">&quot;dev_0_if_delay_group&quot;</span>),</div><div class="PSymbols InFirstParameterColumn" data-WideGridArea="27/2/28/3" data-NarrowGridArea="28/1/29/2" style="grid-area:27/2/28/3">.</div><div class="PName InLastParameterColumn" data-WideGridArea="27/3/28/4" data-NarrowGridArea="28/2/29/3" style="grid-area:27/3/28/4">MIMO_ENABLE(<span class="SHNumber">0</span>),</div><div class="PSymbols InFirstParameterColumn" data-WideGridArea="28/2/29/3" data-NarrowGridArea="29/1/30/2" style="grid-area:28/2/29/3">.</div><div class="PName InLastParameterColumn" data-WideGridArea="28/3/29/4" data-NarrowGridArea="29/2/30/3" style="grid-area:28/3/29/4">USE_SSI_CLK(<span class="SHNumber">1</span>),</div><div class="PSymbols InFirstParameterColumn" data-WideGridArea="29/2/30/3" data-NarrowGridArea="30/1/31/2" style="grid-area:29/2/30/3">.</div><div class="PName InLastParameterColumn" data-WideGridArea="29/3/30/4" data-NarrowGridArea="30/2/31/3" style="grid-area:29/3/30/4">DELAY_REFCLK_FREQUENCY(DELAY_REFCLK_FREQUENCY),</div><div class="PSymbols InFirstParameterColumn" data-WideGridArea="30/2/31/3" data-NarrowGridArea="31/1/32/2" style="grid-area:30/2/31/3">.</div><div class="PName InLastParameterColumn" data-WideGridArea="30/3/31/4" data-NarrowGridArea="31/2/32/3" style="grid-area:30/3/31/4">RX_NODPA(<span class="SHNumber">0</span>)</div><div class="PAfterParameters NegativeLeftSpaceOnWide" data-WideGridArea="30/4/31/5" data-NarrowGridArea="32/1/33/4" style="grid-area:30/4/31/5">) inst_axi_ad9361_0 ( .rx_clk_in_p(rx_clk_in_0_p), .rx_clk_in_n(rx_clk_in_0_n), .rx_frame_in_p(rx_frame_in_0_p), .rx_frame_in_n(rx_frame_in_0_n), .rx_data_in_p(rx_data_in_0_p), .rx_data_in_n(rx_data_in_0_n), .rx_clk_in(<span class="SHNumber">1'b0</span>), .rx_frame_in(<span class="SHNumber">1'b0</span>), .rx_data_in(<span class="SHNumber">0</span>), .tx_clk_out_p(tx_clk_out_0_p), .tx_clk_out_n(tx_clk_out_0_n), .tx_frame_out_p(tx_frame_out_0_p), .tx_frame_out_n(tx_frame_out_0_n), .tx_data_out_p(tx_data_out_0_p), .tx_data_out_n(tx_data_out_0_n), .tx_clk_out(), .tx_frame_out(), .tx_data_out(), .enable(enable_0), .txnrx(txnrx_0), .dac_sync_in(dac_sync_out), .dac_sync_out(dac_sync_out), .tdd_sync(sync_out_0), .tdd_sync_cntr(tdd_sync_cntr_0), .gps_pps(<span class="SHNumber">1'b0</span>), .gps_pps_irq(), .delay_clk(delay_clk), .l_clk(l_clk), .clk(l_clk), .rst(ad_reset_o), .adc_enable_i0(adc_enable_i0), .adc_valid_i0(adc_valid_i0), .adc_data_i0(adc_data_i0), .adc_enable_q0(adc_enable_q0), .adc_valid_q0(adc_valid_q0), .adc_data_q0(adc_data_q0), .adc_enable_i1(adc_enable_i1), .adc_valid_i1(adc_valid_i1), .adc_data_i1(adc_data_i1), .adc_enable_q1(adc_enable_q1), .adc_valid_q1(adc_valid_q1), .adc_data_q1(adc_data_q1), .adc_dovf(din_ovf), .adc_r1_mode(adc_r1_mode_0), .dac_enable_i0(dac_enable_i0), .dac_valid_i0(dac_valid_i0), .dac_data_i0(dac_data_i0), .dac_enable_q0(dac_enable_q0), .dac_valid_q0(dac_valid_q0), .dac_data_q0(dac_data_q0), .dac_enable_i1(dac_enable_i1), .dac_valid_i1(dac_valid_i1), .dac_data_i1(dac_data_i1), .dac_enable_q1(dac_enable_q1), .dac_valid_q1(dac_valid_q1), .dac_data_q1(dac_data_q1), .dac_dunf(dac_dunf), .dac_r1_mode(dac_r1_mode_0), .s_axi_aclk(axi_aclk), .s_axi_aresetn(axi_aresetn), .s_axi_awvalid(ad9361_0_axi_awvalid), .s_axi_awaddr(ad9361_0_axi_awaddr[<span class="SHNumber">15</span>:<span class="SHNumber">0</span>]), .s_axi_awprot(ad9361_0_axi_awprot), .s_axi_awready(ad9361_0_axi_awready), .s_axi_wvalid(ad9361_0_axi_wvalid), .s_axi_wdata(ad9361_0_axi_wdata), .s_axi_wstrb(ad9361_0_axi_wstrb), .s_axi_wready(ad9361_0_axi_wready), .s_axi_bvalid(ad9361_0_axi_bvalid), .s_axi_bresp(ad9361_0_axi_bresp), .s_axi_bready(ad9361_0_axi_bready), .s_axi_arvalid(ad9361_0_axi_arvalid), .s_axi_araddr(ad9361_0_axi_araddr[<span class="SHNumber">15</span>:<span class="SHNumber">0</span>]), .s_axi_arprot(ad9361_0_axi_arprot), .s_axi_arready(ad9361_0_axi_arready), .s_axi_rvalid(ad9361_0_axi_rvalid), .s_axi_rdata(ad9361_0_axi_rdata), .s_axi_rresp(ad9361_0_axi_rresp), .s_axi_rready(ad9361_0_axi_rready), .up_enable(up_enable_0), .up_txnrx(up_txnrx_0), .up_dac_gpio_in(<span class="SHNumber">0</span>), .up_dac_gpio_out(), .up_adc_gpio_in(<span class="SHNumber">0</span>), .up_adc_gpio_out() )</div></div></div></div>
 <div class="CBody"><p>Analog Devices ad9361 0 interface core</p></div>
</div>

<a name="inst_axi_ad9361_1"></a><a name="Topic100"></a><div class="CTopic TModule LSystemVerilog">
 <div class="CTitle">inst_axi_ad9361_1</div>
 <div id="NDPrototype100" class="NDPrototype WideForm"><div class="PSection PParameterSection CStyle"><div class="PParameterCells" data-WideColumnCount="4" data-NarrowColumnCount="3"><div class="PBeforeParameters" data-WideGridArea="1/1/31/2" data-NarrowGridArea="1/1/2/4" style="grid-area:1/1/31/2">axi_ad9361 #(</div><div class="PSymbols InFirstParameterColumn" data-WideGridArea="1/2/2/3" data-NarrowGridArea="2/1/3/2" style="grid-area:1/2/2/3">.</div><div class="PName InLastParameterColumn" data-WideGridArea="1/3/2/4" data-NarrowGridArea="2/2/3/3" style="grid-area:1/3/2/4">ID(<span class="SHNumber">1</span>),</div><div class="PSymbols InFirstParameterColumn" data-WideGridArea="2/2/3/3" data-NarrowGridArea="3/1/4/2" style="grid-area:2/2/3/3">.</div><div class="PName InLastParameterColumn" data-WideGridArea="2/3/3/4" data-NarrowGridArea="3/2/4/3" style="grid-area:2/3/3/4">MODE_1R1T(<span class="SHNumber">0</span>),</div><div class="PSymbols InFirstParameterColumn" data-WideGridArea="3/2/4/3" data-NarrowGridArea="4/1/5/2" style="grid-area:3/2/4/3">.</div><div class="PName InLastParameterColumn" data-WideGridArea="3/3/4/4" data-NarrowGridArea="4/2/5/3" style="grid-area:3/3/4/4">FPGA_TECHNOLOGY(FPGA_TECHNOLOGY),</div><div class="PSymbols InFirstParameterColumn" data-WideGridArea="4/2/5/3" data-NarrowGridArea="5/1/6/2" style="grid-area:4/2/5/3">.</div><div class="PName InLastParameterColumn" data-WideGridArea="4/3/5/4" data-NarrowGridArea="5/2/6/3" style="grid-area:4/3/5/4">FPGA_FAMILY(FPGA_FAMILY),</div><div class="PSymbols InFirstParameterColumn" data-WideGridArea="5/2/6/3" data-NarrowGridArea="6/1/7/2" style="grid-area:5/2/6/3">.</div><div class="PName InLastParameterColumn" data-WideGridArea="5/3/6/4" data-NarrowGridArea="6/2/7/3" style="grid-area:5/3/6/4">SPEED_GRADE(SPEED_GRADE),</div><div class="PSymbols InFirstParameterColumn" data-WideGridArea="6/2/7/3" data-NarrowGridArea="7/1/8/2" style="grid-area:6/2/7/3">.</div><div class="PName InLastParameterColumn" data-WideGridArea="6/3/7/4" data-NarrowGridArea="7/2/8/3" style="grid-area:6/3/7/4">DEV_PACKAGE(DEV_PACKAGE),</div><div class="PSymbols InFirstParameterColumn" data-WideGridArea="7/2/8/3" data-NarrowGridArea="8/1/9/2" style="grid-area:7/2/8/3">.</div><div class="PName InLastParameterColumn" data-WideGridArea="7/3/8/4" data-NarrowGridArea="8/2/9/3" style="grid-area:7/3/8/4">TDD_DISABLE(<span class="SHNumber">0</span>),</div><div class="PSymbols InFirstParameterColumn" data-WideGridArea="8/2/9/3" data-NarrowGridArea="9/1/10/2" style="grid-area:8/2/9/3">.</div><div class="PName InLastParameterColumn" data-WideGridArea="8/3/9/4" data-NarrowGridArea="9/2/10/3" style="grid-area:8/3/9/4">PPS_RECEIVER_ENABLE(<span class="SHNumber">0</span>),</div><div class="PSymbols InFirstParameterColumn" data-WideGridArea="9/2/10/3" data-NarrowGridArea="10/1/11/2" style="grid-area:9/2/10/3">.</div><div class="PName InLastParameterColumn" data-WideGridArea="9/3/10/4" data-NarrowGridArea="10/2/11/3" style="grid-area:9/3/10/4">CMOS_OR_LVDS_N(<span class="SHNumber">0</span>),</div><div class="PSymbols InFirstParameterColumn" data-WideGridArea="10/2/11/3" data-NarrowGridArea="11/1/12/2" style="grid-area:10/2/11/3">.</div><div class="PName InLastParameterColumn" data-WideGridArea="10/3/11/4" data-NarrowGridArea="11/2/12/3" style="grid-area:10/3/11/4">ADC_INIT_DELAY(ADC_INIT_DELAY),</div><div class="PSymbols InFirstParameterColumn" data-WideGridArea="11/2/12/3" data-NarrowGridArea="12/1/13/2" style="grid-area:11/2/12/3">.</div><div class="PName InLastParameterColumn" data-WideGridArea="11/3/12/4" data-NarrowGridArea="12/2/13/3" style="grid-area:11/3/12/4">ADC_DATAPATH_DISABLE(<span class="SHNumber">0</span>),</div><div class="PSymbols InFirstParameterColumn" data-WideGridArea="12/2/13/3" data-NarrowGridArea="13/1/14/2" style="grid-area:12/2/13/3">.</div><div class="PName InLastParameterColumn" data-WideGridArea="12/3/13/4" data-NarrowGridArea="13/2/14/3" style="grid-area:12/3/13/4">ADC_USERPORTS_DISABLE(<span class="SHNumber">0</span>),</div><div class="PSymbols InFirstParameterColumn" data-WideGridArea="13/2/14/3" data-NarrowGridArea="14/1/15/2" style="grid-area:13/2/14/3">.</div><div class="PName InLastParameterColumn" data-WideGridArea="13/3/14/4" data-NarrowGridArea="14/2/15/3" style="grid-area:13/3/14/4">ADC_DATAFORMAT_DISABLE(<span class="SHNumber">0</span>),</div><div class="PSymbols InFirstParameterColumn" data-WideGridArea="14/2/15/3" data-NarrowGridArea="15/1/16/2" style="grid-area:14/2/15/3">.</div><div class="PName InLastParameterColumn" data-WideGridArea="14/3/15/4" data-NarrowGridArea="15/2/16/3" style="grid-area:14/3/15/4">ADC_DCFILTER_DISABLE(<span class="SHNumber">0</span>),</div><div class="PSymbols InFirstParameterColumn" data-WideGridArea="15/2/16/3" data-NarrowGridArea="16/1/17/2" style="grid-area:15/2/16/3">.</div><div class="PName InLastParameterColumn" data-WideGridArea="15/3/16/4" data-NarrowGridArea="16/2/17/3" style="grid-area:15/3/16/4">ADC_IQCORRECTION_DISABLE(<span class="SHNumber">0</span>),</div><div class="PSymbols InFirstParameterColumn" data-WideGridArea="16/2/17/3" data-NarrowGridArea="17/1/18/2" style="grid-area:16/2/17/3">.</div><div class="PName InLastParameterColumn" data-WideGridArea="16/3/17/4" data-NarrowGridArea="17/2/18/3" style="grid-area:16/3/17/4">DAC_INIT_DELAY(DAC_INIT_DELAY),</div><div class="PSymbols InFirstParameterColumn" data-WideGridArea="17/2/18/3" data-NarrowGridArea="18/1/19/2" style="grid-area:17/2/18/3">.</div><div class="PName InLastParameterColumn" data-WideGridArea="17/3/18/4" data-NarrowGridArea="18/2/19/3" style="grid-area:17/3/18/4">DAC_CLK_EDGE_SEL(<span class="SHNumber">0</span>),</div><div class="PSymbols InFirstParameterColumn" data-WideGridArea="18/2/19/3" data-NarrowGridArea="19/1/20/2" style="grid-area:18/2/19/3">.</div><div class="PName InLastParameterColumn" data-WideGridArea="18/3/19/4" data-NarrowGridArea="19/2/20/3" style="grid-area:18/3/19/4">DAC_IODELAY_ENABLE(<span class="SHNumber">0</span>),</div><div class="PSymbols InFirstParameterColumn" data-WideGridArea="19/2/20/3" data-NarrowGridArea="20/1/21/2" style="grid-area:19/2/20/3">.</div><div class="PName InLastParameterColumn" data-WideGridArea="19/3/20/4" data-NarrowGridArea="20/2/21/3" style="grid-area:19/3/20/4">DAC_DATAPATH_DISABLE(<span class="SHNumber">0</span>),</div><div class="PSymbols InFirstParameterColumn" data-WideGridArea="20/2/21/3" data-NarrowGridArea="21/1/22/2" style="grid-area:20/2/21/3">.</div><div class="PName InLastParameterColumn" data-WideGridArea="20/3/21/4" data-NarrowGridArea="21/2/22/3" style="grid-area:20/3/21/4">DAC_DDS_DISABLE(<span class="SHNumber">0</span>),</div><div class="PSymbols InFirstParameterColumn" data-WideGridArea="21/2/22/3" data-NarrowGridArea="22/1/23/2" style="grid-area:21/2/22/3">.</div><div class="PName InLastParameterColumn" data-WideGridArea="21/3/22/4" data-NarrowGridArea="22/2/23/3" style="grid-area:21/3/22/4">DAC_DDS_TYPE(<span class="SHNumber">1</span>),</div><div class="PSymbols InFirstParameterColumn" data-WideGridArea="22/2/23/3" data-NarrowGridArea="23/1/24/2" style="grid-area:22/2/23/3">.</div><div class="PName InLastParameterColumn" data-WideGridArea="22/3/23/4" data-NarrowGridArea="23/2/24/3" style="grid-area:22/3/23/4">DAC_DDS_CORDIC_DW(<span class="SHNumber">14</span>),</div><div class="PSymbols InFirstParameterColumn" data-WideGridArea="23/2/24/3" data-NarrowGridArea="24/1/25/2" style="grid-area:23/2/24/3">.</div><div class="PName InLastParameterColumn" data-WideGridArea="23/3/24/4" data-NarrowGridArea="24/2/25/3" style="grid-area:23/3/24/4">DAC_DDS_CORDIC_PHASE_DW(<span class="SHNumber">13</span>),</div><div class="PSymbols InFirstParameterColumn" data-WideGridArea="24/2/25/3" data-NarrowGridArea="25/1/26/2" style="grid-area:24/2/25/3">.</div><div class="PName InLastParameterColumn" data-WideGridArea="24/3/25/4" data-NarrowGridArea="25/2/26/3" style="grid-area:24/3/25/4">DAC_USERPORTS_DISABLE(<span class="SHNumber">0</span>),</div><div class="PSymbols InFirstParameterColumn" data-WideGridArea="25/2/26/3" data-NarrowGridArea="26/1/27/2" style="grid-area:25/2/26/3">.</div><div class="PName InLastParameterColumn" data-WideGridArea="25/3/26/4" data-NarrowGridArea="26/2/27/3" style="grid-area:25/3/26/4">DAC_IQCORRECTION_DISABLE(<span class="SHNumber">0</span>),</div><div class="PSymbols InFirstParameterColumn" data-WideGridArea="26/2/27/3" data-NarrowGridArea="27/1/28/2" style="grid-area:26/2/27/3">.</div><div class="PName InLastParameterColumn" data-WideGridArea="26/3/27/4" data-NarrowGridArea="27/2/28/3" style="grid-area:26/3/27/4">IO_DELAY_GROUP(<span class="SHString">&quot;dev_1_if_delay_group&quot;</span>),</div><div class="PSymbols InFirstParameterColumn" data-WideGridArea="27/2/28/3" data-NarrowGridArea="28/1/29/2" style="grid-area:27/2/28/3">.</div><div class="PName InLastParameterColumn" data-WideGridArea="27/3/28/4" data-NarrowGridArea="28/2/29/3" style="grid-area:27/3/28/4">MIMO_ENABLE(<span class="SHNumber">0</span>),</div><div class="PSymbols InFirstParameterColumn" data-WideGridArea="28/2/29/3" data-NarrowGridArea="29/1/30/2" style="grid-area:28/2/29/3">.</div><div class="PName InLastParameterColumn" data-WideGridArea="28/3/29/4" data-NarrowGridArea="29/2/30/3" style="grid-area:28/3/29/4">USE_SSI_CLK(<span class="SHNumber">0</span>),</div><div class="PSymbols InFirstParameterColumn" data-WideGridArea="29/2/30/3" data-NarrowGridArea="30/1/31/2" style="grid-area:29/2/30/3">.</div><div class="PName InLastParameterColumn" data-WideGridArea="29/3/30/4" data-NarrowGridArea="30/2/31/3" style="grid-area:29/3/30/4">DELAY_REFCLK_FREQUENCY(DELAY_REFCLK_FREQUENCY),</div><div class="PSymbols InFirstParameterColumn" data-WideGridArea="30/2/31/3" data-NarrowGridArea="31/1/32/2" style="grid-area:30/2/31/3">.</div><div class="PName InLastParameterColumn" data-WideGridArea="30/3/31/4" data-NarrowGridArea="31/2/32/3" style="grid-area:30/3/31/4">RX_NODPA(<span class="SHNumber">0</span>)</div><div class="PAfterParameters NegativeLeftSpaceOnWide" data-WideGridArea="30/4/31/5" data-NarrowGridArea="32/1/33/4" style="grid-area:30/4/31/5">) inst_axi_ad9361_1 ( .rx_clk_in_p(rx_clk_in_1_p), .rx_clk_in_n(rx_clk_in_1_n), .rx_frame_in_p(rx_frame_in_1_p), .rx_frame_in_n(rx_frame_in_1_n), .rx_data_in_p(rx_data_in_1_p), .rx_data_in_n(rx_data_in_1_n), .rx_clk_in(<span class="SHNumber">1'b0</span>), .rx_frame_in(<span class="SHNumber">1'b0</span>), .rx_data_in(<span class="SHNumber">0</span>), .tx_clk_out_p(tx_clk_out_1_p), .tx_clk_out_n(tx_clk_out_1_n), .tx_frame_out_p(tx_frame_out_1_p), .tx_frame_out_n(tx_frame_out_1_n), .tx_data_out_p(tx_data_out_1_p), .tx_data_out_n(tx_data_out_1_n), .tx_clk_out(), .tx_frame_out(), .tx_data_out(), .enable(enable_1), .txnrx(txnrx_1), .dac_sync_in(dac_sync_out), .dac_sync_out(), .tdd_sync(sync_out_1), .tdd_sync_cntr(tdd_sync_cntr_1), .gps_pps(<span class="SHNumber">1'b0</span>), .gps_pps_irq(), .delay_clk(delay_clk), .l_clk(), .clk(l_clk), .rst(), .adc_enable_i0(adc_enable_i2), .adc_valid_i0(adc_valid_i2), .adc_data_i0(adc_data_i2), .adc_enable_q0(adc_enable_q2), .adc_valid_q0(adc_valid_q2), .adc_data_q0(adc_data_q2), .adc_enable_i1(adc_enable_i3), .adc_valid_i1(adc_valid_i3), .adc_data_i1(adc_data_i3), .adc_enable_q1(adc_enable_q3), .adc_valid_q1(adc_valid_q3), .adc_data_q1(adc_data_q3), .adc_dovf(din_ovf), .adc_r1_mode(adc_r1_mode_1), .dac_enable_i0(dac_enable_i2), .dac_valid_i0(dac_valid_i2), .dac_data_i0(dac_data_i2), .dac_enable_q0(dac_enable_q2), .dac_valid_q0(dac_valid_q2), .dac_data_q0(dac_data_q2), .dac_enable_i1(dac_enable_i3), .dac_valid_i1(dac_valid_i3), .dac_data_i1(dac_data_i3), .dac_enable_q1(dac_enable_q3), .dac_valid_q1(dac_valid_q3), .dac_data_q1(dac_data_q3), .dac_dunf(dac_dunf), .dac_r1_mode(dac_r1_mode_1), .s_axi_aclk(axi_aclk), .s_axi_aresetn(axi_aresetn), .s_axi_awvalid(ad9361_1_axi_awvalid), .s_axi_awaddr(ad9361_1_axi_awaddr[<span class="SHNumber">15</span>:<span class="SHNumber">0</span>]), .s_axi_awprot(ad9361_1_axi_awprot), .s_axi_awready(ad9361_1_axi_awready), .s_axi_wvalid(ad9361_1_axi_wvalid), .s_axi_wdata(ad9361_1_axi_wdata), .s_axi_wstrb(ad9361_1_axi_wstrb), .s_axi_wready(ad9361_1_axi_wready), .s_axi_bvalid(ad9361_1_axi_bvalid), .s_axi_bresp(ad9361_1_axi_bresp), .s_axi_bready(ad9361_1_axi_bready), .s_axi_arvalid(ad9361_1_axi_arvalid), .s_axi_araddr(ad9361_1_axi_araddr[<span class="SHNumber">15</span>:<span class="SHNumber">0</span>]), .s_axi_arprot(ad9361_1_axi_arprot), .s_axi_arready(ad9361_1_axi_arready), .s_axi_rvalid(ad9361_1_axi_rvalid), .s_axi_rdata(ad9361_1_axi_rdata), .s_axi_rresp(ad9361_1_axi_rresp), .s_axi_rready(ad9361_1_axi_rready), .up_enable(up_enable_1), .up_txnrx(up_txnrx_1), .up_dac_gpio_in(<span class="SHNumber">0</span>), .up_dac_gpio_out(), .up_adc_gpio_in(<span class="SHNumber">0</span>), .up_adc_gpio_out() )</div></div></div></div>
 <div class="CBody"><p>Analog Devices ad9361 1 interface core</p></div>
</div>

<a name="inst_adc_axi_dmac"></a><a name="Topic101"></a><div class="CTopic TModule LSystemVerilog">
 <div class="CTitle">inst_adc_axi_dmac</div>
 <div id="NDPrototype101" class="NDPrototype WideForm"><div class="PSection PParameterSection CStyle"><div class="PParameterCells" data-WideColumnCount="4" data-NarrowColumnCount="3"><div class="PBeforeParameters" data-WideGridArea="1/1/28/2" data-NarrowGridArea="1/1/2/4" style="grid-area:1/1/28/2">axi_dmac #(</div><div class="PSymbols InFirstParameterColumn" data-WideGridArea="1/2/2/3" data-NarrowGridArea="2/1/3/2" style="grid-area:1/2/2/3">.</div><div class="PName InLastParameterColumn" data-WideGridArea="1/3/2/4" data-NarrowGridArea="2/2/3/3" style="grid-area:1/3/2/4">ID(<span class="SHNumber">0</span>),</div><div class="PSymbols InFirstParameterColumn" data-WideGridArea="2/2/3/3" data-NarrowGridArea="3/1/4/2" style="grid-area:2/2/3/3">.</div><div class="PName InLastParameterColumn" data-WideGridArea="2/3/3/4" data-NarrowGridArea="3/2/4/3" style="grid-area:2/3/3/4">DMA_DATA_WIDTH_SRC(<span class="SHNumber">128</span>),</div><div class="PSymbols InFirstParameterColumn" data-WideGridArea="3/2/4/3" data-NarrowGridArea="4/1/5/2" style="grid-area:3/2/4/3">.</div><div class="PName InLastParameterColumn" data-WideGridArea="3/3/4/4" data-NarrowGridArea="4/2/5/3" style="grid-area:3/3/4/4">DMA_DATA_WIDTH_DEST(<span class="SHNumber">64</span>),</div><div class="PSymbols InFirstParameterColumn" data-WideGridArea="4/2/5/3" data-NarrowGridArea="5/1/6/2" style="grid-area:4/2/5/3">.</div><div class="PName InLastParameterColumn" data-WideGridArea="4/3/5/4" data-NarrowGridArea="5/2/6/3" style="grid-area:4/3/5/4">DMA_LENGTH_WIDTH(<span class="SHNumber">24</span>),</div><div class="PSymbols InFirstParameterColumn" data-WideGridArea="5/2/6/3" data-NarrowGridArea="6/1/7/2" style="grid-area:5/2/6/3">.</div><div class="PName InLastParameterColumn" data-WideGridArea="5/3/6/4" data-NarrowGridArea="6/2/7/3" style="grid-area:5/3/6/4">DMA_2D_TRANSFER(<span class="SHNumber">0</span>),</div><div class="PSymbols InFirstParameterColumn" data-WideGridArea="6/2/7/3" data-NarrowGridArea="7/1/8/2" style="grid-area:6/2/7/3">.</div><div class="PName InLastParameterColumn" data-WideGridArea="6/3/7/4" data-NarrowGridArea="7/2/8/3" style="grid-area:6/3/7/4">ASYNC_CLK_REQ_SRC(<span class="SHNumber">1</span>),</div><div class="PSymbols InFirstParameterColumn" data-WideGridArea="7/2/8/3" data-NarrowGridArea="8/1/9/2" style="grid-area:7/2/8/3">.</div><div class="PName InLastParameterColumn" data-WideGridArea="7/3/8/4" data-NarrowGridArea="8/2/9/3" style="grid-area:7/3/8/4">ASYNC_CLK_SRC_DEST(<span class="SHNumber">1</span>),</div><div class="PSymbols InFirstParameterColumn" data-WideGridArea="8/2/9/3" data-NarrowGridArea="9/1/10/2" style="grid-area:8/2/9/3">.</div><div class="PName InLastParameterColumn" data-WideGridArea="8/3/9/4" data-NarrowGridArea="9/2/10/3" style="grid-area:8/3/9/4">ASYNC_CLK_DEST_REQ(<span class="SHNumber">1</span>),</div><div class="PSymbols InFirstParameterColumn" data-WideGridArea="9/2/10/3" data-NarrowGridArea="10/1/11/2" style="grid-area:9/2/10/3">.</div><div class="PName InLastParameterColumn" data-WideGridArea="9/3/10/4" data-NarrowGridArea="10/2/11/3" style="grid-area:9/3/10/4">AXI_SLICE_DEST(<span class="SHNumber">0</span>),</div><div class="PSymbols InFirstParameterColumn" data-WideGridArea="10/2/11/3" data-NarrowGridArea="11/1/12/2" style="grid-area:10/2/11/3">.</div><div class="PName InLastParameterColumn" data-WideGridArea="10/3/11/4" data-NarrowGridArea="11/2/12/3" style="grid-area:10/3/11/4">AXI_SLICE_SRC(<span class="SHNumber">1</span>),</div><div class="PSymbols InFirstParameterColumn" data-WideGridArea="11/2/12/3" data-NarrowGridArea="12/1/13/2" style="grid-area:11/2/12/3">.</div><div class="PName InLastParameterColumn" data-WideGridArea="11/3/12/4" data-NarrowGridArea="12/2/13/3" style="grid-area:11/3/12/4">SYNC_TRANSFER_START(<span class="SHNumber">1</span>),</div><div class="PSymbols InFirstParameterColumn" data-WideGridArea="12/2/13/3" data-NarrowGridArea="13/1/14/2" style="grid-area:12/2/13/3">.</div><div class="PName InLastParameterColumn" data-WideGridArea="12/3/13/4" data-NarrowGridArea="13/2/14/3" style="grid-area:12/3/13/4">CYCLIC(<span class="SHNumber">0</span>),</div><div class="PSymbols InFirstParameterColumn" data-WideGridArea="13/2/14/3" data-NarrowGridArea="14/1/15/2" style="grid-area:13/2/14/3">.</div><div class="PName InLastParameterColumn" data-WideGridArea="13/3/14/4" data-NarrowGridArea="14/2/15/3" style="grid-area:13/3/14/4">DMA_AXI_PROTOCOL_DEST(DMA_AXI_PROTOCOL_TO_PS),</div><div class="PSymbols InFirstParameterColumn" data-WideGridArea="14/2/15/3" data-NarrowGridArea="15/1/16/2" style="grid-area:14/2/15/3">.</div><div class="PName InLastParameterColumn" data-WideGridArea="14/3/15/4" data-NarrowGridArea="15/2/16/3" style="grid-area:14/3/15/4">DMA_AXI_PROTOCOL_SRC(<span class="SHNumber">1</span>),</div><div class="PSymbols InFirstParameterColumn" data-WideGridArea="15/2/16/3" data-NarrowGridArea="16/1/17/2" style="grid-area:15/2/16/3">.</div><div class="PName InLastParameterColumn" data-WideGridArea="15/3/16/4" data-NarrowGridArea="16/2/17/3" style="grid-area:15/3/16/4">DMA_TYPE_DEST(<span class="SHNumber">0</span>),</div><div class="PSymbols InFirstParameterColumn" data-WideGridArea="16/2/17/3" data-NarrowGridArea="17/1/18/2" style="grid-area:16/2/17/3">.</div><div class="PName InLastParameterColumn" data-WideGridArea="16/3/17/4" data-NarrowGridArea="17/2/18/3" style="grid-area:16/3/17/4">DMA_TYPE_SRC(<span class="SHNumber">1</span>),</div><div class="PSymbols InFirstParameterColumn" data-WideGridArea="17/2/18/3" data-NarrowGridArea="18/1/19/2" style="grid-area:17/2/18/3">.</div><div class="PName InLastParameterColumn" data-WideGridArea="17/3/18/4" data-NarrowGridArea="18/2/19/3" style="grid-area:17/3/18/4">DMA_AXI_ADDR_WIDTH(<span class="SHNumber">32</span>),</div><div class="PSymbols InFirstParameterColumn" data-WideGridArea="18/2/19/3" data-NarrowGridArea="19/1/20/2" style="grid-area:18/2/19/3">.</div><div class="PName InLastParameterColumn" data-WideGridArea="18/3/19/4" data-NarrowGridArea="19/2/20/3" style="grid-area:18/3/19/4">MAX_BYTES_PER_BURST(<span class="SHNumber">128</span>),</div><div class="PSymbols InFirstParameterColumn" data-WideGridArea="19/2/20/3" data-NarrowGridArea="20/1/21/2" style="grid-area:19/2/20/3">.</div><div class="PName InLastParameterColumn" data-WideGridArea="19/3/20/4" data-NarrowGridArea="20/2/21/3" style="grid-area:19/3/20/4">FIFO_SIZE(<span class="SHNumber">8</span>),</div><div class="PSymbols InFirstParameterColumn" data-WideGridArea="20/2/21/3" data-NarrowGridArea="21/1/22/2" style="grid-area:20/2/21/3">.</div><div class="PName InLastParameterColumn" data-WideGridArea="20/3/21/4" data-NarrowGridArea="21/2/22/3" style="grid-area:20/3/21/4">AXI_ID_WIDTH_SRC(<span class="SHNumber">6</span>),</div><div class="PSymbols InFirstParameterColumn" data-WideGridArea="21/2/22/3" data-NarrowGridArea="22/1/23/2" style="grid-area:21/2/22/3">.</div><div class="PName InLastParameterColumn" data-WideGridArea="21/3/22/4" data-NarrowGridArea="22/2/23/3" style="grid-area:21/3/22/4">AXI_ID_WIDTH_DEST(<span class="SHNumber">6</span>),</div><div class="PSymbols InFirstParameterColumn" data-WideGridArea="22/2/23/3" data-NarrowGridArea="23/1/24/2" style="grid-area:22/2/23/3">.</div><div class="PName InLastParameterColumn" data-WideGridArea="22/3/23/4" data-NarrowGridArea="23/2/24/3" style="grid-area:22/3/23/4">DMA_AXIS_ID_W(<span class="SHNumber">8</span>),</div><div class="PSymbols InFirstParameterColumn" data-WideGridArea="23/2/24/3" data-NarrowGridArea="24/1/25/2" style="grid-area:23/2/24/3">.</div><div class="PName InLastParameterColumn" data-WideGridArea="23/3/24/4" data-NarrowGridArea="24/2/25/3" style="grid-area:23/3/24/4">DMA_AXIS_DEST_W(<span class="SHNumber">4</span>),</div><div class="PSymbols InFirstParameterColumn" data-WideGridArea="24/2/25/3" data-NarrowGridArea="25/1/26/2" style="grid-area:24/2/25/3">.</div><div class="PName InLastParameterColumn" data-WideGridArea="24/3/25/4" data-NarrowGridArea="25/2/26/3" style="grid-area:24/3/25/4">DISABLE_DEBUG_REGISTERS(<span class="SHNumber">0</span>),</div><div class="PSymbols InFirstParameterColumn" data-WideGridArea="25/2/26/3" data-NarrowGridArea="26/1/27/2" style="grid-area:25/2/26/3">.</div><div class="PName InLastParameterColumn" data-WideGridArea="25/3/26/4" data-NarrowGridArea="26/2/27/3" style="grid-area:25/3/26/4">ENABLE_DIAGNOSTICS_IF(<span class="SHNumber">0</span>),</div><div class="PSymbols InFirstParameterColumn" data-WideGridArea="26/2/27/3" data-NarrowGridArea="27/1/28/2" style="grid-area:26/2/27/3">.</div><div class="PName InLastParameterColumn" data-WideGridArea="26/3/27/4" data-NarrowGridArea="27/2/28/3" style="grid-area:26/3/27/4">ALLOW_ASYM_MEM(<span class="SHNumber">1</span>),</div><div class="PSymbols InFirstParameterColumn" data-WideGridArea="27/2/28/3" data-NarrowGridArea="28/1/29/2" style="grid-area:27/2/28/3">.</div><div class="PName InLastParameterColumn" data-WideGridArea="27/3/28/4" data-NarrowGridArea="28/2/29/3" style="grid-area:27/3/28/4">CACHE_COHERENT_DEST(<span class="SHNumber">1</span>)</div><div class="PAfterParameters NegativeLeftSpaceOnWide" data-WideGridArea="27/4/28/5" data-NarrowGridArea="29/1/30/4" style="grid-area:27/4/28/5">) inst_adc_axi_dmac ( .s_axi_aclk(axi_aclk), .s_axi_aresetn(axi_aresetn), .s_axi_awvalid(adc_dma_axi_awvalid), .s_axi_awaddr(adc_dma_axi_awaddr[<span class="SHNumber">10</span>:<span class="SHNumber">0</span>]), .s_axi_awready(adc_dma_axi_awready), .s_axi_awprot(adc_dma_axi_awprot), .s_axi_wvalid(adc_dma_axi_wvalid), .s_axi_wdata(adc_dma_axi_wdata), .s_axi_wstrb(adc_dma_axi_wstrb), .s_axi_wready(adc_dma_axi_wready), .s_axi_bvalid(adc_dma_axi_bvalid), .s_axi_bresp(adc_dma_axi_bresp), .s_axi_bready(adc_dma_axi_bready), .s_axi_arvalid(adc_dma_axi_arvalid), .s_axi_araddr(adc_dma_axi_araddr[<span class="SHNumber">10</span>:<span class="SHNumber">0</span>]), .s_axi_arready(adc_dma_axi_arready), .s_axi_arprot(adc_dma_axi_arprot), .s_axi_rvalid(adc_dma_axi_rvalid), .s_axi_rready(adc_dma_axi_rready), .s_axi_rresp(adc_dma_axi_rresp), .s_axi_rdata(adc_dma_axi_rdata), .irq(adc_dma_irq), .m_dest_axi_aclk(m_axi_aclk), .m_dest_axi_aresetn(m_axi_aresetn), .m_dest_axi_awaddr(adc_m_dest_axi_awaddr), .m_dest_axi_awlen(adc_m_dest_axi_awlen), .m_dest_axi_awsize(adc_m_dest_axi_awsize), .m_dest_axi_awburst(adc_m_dest_axi_awburst), .m_dest_axi_awprot(adc_m_dest_axi_awprot), .m_dest_axi_awcache(adc_m_dest_axi_awcache), .m_dest_axi_awvalid(adc_m_dest_axi_awvalid), .m_dest_axi_awready(adc_m_dest_axi_awready), .m_dest_axi_awid(), .m_dest_axi_awlock(), .m_dest_axi_wdata(adc_m_dest_axi_wdata), .m_dest_axi_wstrb(adc_m_dest_axi_wstrb), .m_dest_axi_wready(adc_m_dest_axi_wready), .m_dest_axi_wvalid(adc_m_dest_axi_wvalid), .m_dest_axi_wlast(adc_m_dest_axi_wlast), .m_dest_axi_wid(), .m_dest_axi_bvalid(adc_m_dest_axi_bvalid), .m_dest_axi_bresp(adc_m_dest_axi_bresp), .m_dest_axi_bready(adc_m_dest_axi_bready), .m_dest_axi_bid(<span class="SHNumber">1'b0</span>), .m_dest_axi_arvalid(), .m_dest_axi_araddr(), .m_dest_axi_arlen(), .m_dest_axi_arsize(), .m_dest_axi_arburst(), .m_dest_axi_arcache(), .m_dest_axi_arprot(), .m_dest_axi_arready(<span class="SHNumber">1'b0</span>), .m_dest_axi_rvalid(<span class="SHNumber">1'b0</span>), .m_dest_axi_rresp(<span class="SHNumber">0</span>), .m_dest_axi_rdata(<span class="SHNumber">0</span>), .m_dest_axi_rready(), .m_dest_axi_arid(), .m_dest_axi_arlock(), .m_dest_axi_rid(<span class="SHNumber">1'b0</span>), .m_dest_axi_rlast(<span class="SHNumber">1'b0</span>), .m_src_axi_aclk(<span class="SHNumber">1'b0</span>), .m_src_axi_aresetn(<span class="SHNumber">1'b0</span>), .m_src_axi_arready(<span class="SHNumber">1'b0</span>), .m_src_axi_arvalid(), .m_src_axi_araddr(), .m_src_axi_arlen(), .m_src_axi_arsize(), .m_src_axi_arburst(), .m_src_axi_arprot(), .m_src_axi_arcache(), .m_src_axi_arid(), .m_src_axi_arlock(), .m_src_axi_rdata(<span class="SHNumber">0</span>), .m_src_axi_rready(), .m_src_axi_rvalid(<span class="SHNumber">1'b0</span>), .m_src_axi_rresp(<span class="SHNumber">0</span>), .m_src_axi_rid(<span class="SHNumber">0</span>), .m_src_axi_rlast(<span class="SHNumber">1'b0</span>), .m_src_axi_awvalid(), .m_src_axi_awaddr(), .m_src_axi_awlen(), .m_src_axi_awsize(), .m_src_axi_awburst(), .m_src_axi_awcache(), .m_src_axi_awprot(), .m_src_axi_awready(<span class="SHNumber">1'b0</span>), .m_src_axi_wvalid(), .m_src_axi_wdata(), .m_src_axi_wstrb(), .m_src_axi_wlast(), .m_src_axi_wready(<span class="SHNumber">1'b0</span>), .m_src_axi_bvalid(<span class="SHNumber">1'b0</span>), .m_src_axi_bresp(<span class="SHNumber">0</span>), .m_src_axi_bready(), .m_src_axi_awid(), .m_src_axi_awlock(), .m_src_axi_wid(), .m_src_axi_bid(<span class="SHNumber">1'b0</span>), .s_axis_aclk(d_clk), .s_axis_ready(fifo_m_axis_tready), .s_axis_valid(fifo_m_axis_tvalid), .s_axis_data(fifo_m_axis_tdata), .s_axis_strb(<span class="SHNumber">0</span>), .s_axis_keep(~<span class="SHNumber">0</span>), .s_axis_user(fifo_m_axis_tuser), .s_axis_id(<span class="SHNumber">0</span>), .s_axis_dest(<span class="SHNumber">0</span>), .s_axis_last(<span class="SHNumber">1'b0</span>), .s_axis_xfer_req(), .m_axis_aclk(<span class="SHNumber">1'b0</span>), .m_axis_ready(<span class="SHNumber">1'b0</span>), .m_axis_valid(), .m_axis_data(), .m_axis_strb(), .m_axis_keep(), .m_axis_user(), .m_axis_id(), .m_axis_dest(), .m_axis_last(), .m_axis_xfer_req(), .fifo_wr_clk(<span class="SHNumber">1'b0</span>), .fifo_wr_en(<span class="SHNumber">1'b0</span>), .fifo_wr_din(<span class="SHNumber">0</span>), .fifo_wr_overflow(), .fifo_wr_sync(<span class="SHNumber">1'b0</span>), .fifo_wr_xfer_req(), .fifo_rd_clk(<span class="SHNumber">1'b0</span>), .fifo_rd_en(<span class="SHNumber">1'b0</span>), .fifo_rd_valid(), .fifo_rd_dout(), .fifo_rd_underflow(), .fifo_rd_xfer_req(), .dest_diag_level_bursts() )</div></div></div></div>
 <div class="CBody"><p>Analog Devices DMA for AD9361 ADC</p></div>
</div>

<a name="inst_dac_axi_dmac"></a><a name="Topic102"></a><div class="CTopic TModule LSystemVerilog">
 <div class="CTitle">inst_dac_axi_dmac</div>
 <div id="NDPrototype102" class="NDPrototype WideForm"><div class="PSection PParameterSection CStyle"><div class="PParameterCells" data-WideColumnCount="4" data-NarrowColumnCount="3"><div class="PBeforeParameters" data-WideGridArea="1/1/28/2" data-NarrowGridArea="1/1/2/4" style="grid-area:1/1/28/2">axi_dmac #(</div><div class="PSymbols InFirstParameterColumn" data-WideGridArea="1/2/2/3" data-NarrowGridArea="2/1/3/2" style="grid-area:1/2/2/3">.</div><div class="PName InLastParameterColumn" data-WideGridArea="1/3/2/4" data-NarrowGridArea="2/2/3/3" style="grid-area:1/3/2/4">ID(<span class="SHNumber">0</span>),</div><div class="PSymbols InFirstParameterColumn" data-WideGridArea="2/2/3/3" data-NarrowGridArea="3/1/4/2" style="grid-area:2/2/3/3">.</div><div class="PName InLastParameterColumn" data-WideGridArea="2/3/3/4" data-NarrowGridArea="3/2/4/3" style="grid-area:2/3/3/4">DMA_DATA_WIDTH_SRC(<span class="SHNumber">64</span>),</div><div class="PSymbols InFirstParameterColumn" data-WideGridArea="3/2/4/3" data-NarrowGridArea="4/1/5/2" style="grid-area:3/2/4/3">.</div><div class="PName InLastParameterColumn" data-WideGridArea="3/3/4/4" data-NarrowGridArea="4/2/5/3" style="grid-area:3/3/4/4">DMA_DATA_WIDTH_DEST(<span class="SHNumber">128</span>),</div><div class="PSymbols InFirstParameterColumn" data-WideGridArea="4/2/5/3" data-NarrowGridArea="5/1/6/2" style="grid-area:4/2/5/3">.</div><div class="PName InLastParameterColumn" data-WideGridArea="4/3/5/4" data-NarrowGridArea="5/2/6/3" style="grid-area:4/3/5/4">DMA_LENGTH_WIDTH(<span class="SHNumber">24</span>),</div><div class="PSymbols InFirstParameterColumn" data-WideGridArea="5/2/6/3" data-NarrowGridArea="6/1/7/2" style="grid-area:5/2/6/3">.</div><div class="PName InLastParameterColumn" data-WideGridArea="5/3/6/4" data-NarrowGridArea="6/2/7/3" style="grid-area:5/3/6/4">DMA_2D_TRANSFER(<span class="SHNumber">0</span>),</div><div class="PSymbols InFirstParameterColumn" data-WideGridArea="6/2/7/3" data-NarrowGridArea="7/1/8/2" style="grid-area:6/2/7/3">.</div><div class="PName InLastParameterColumn" data-WideGridArea="6/3/7/4" data-NarrowGridArea="7/2/8/3" style="grid-area:6/3/7/4">ASYNC_CLK_REQ_SRC(<span class="SHNumber">1</span>),</div><div class="PSymbols InFirstParameterColumn" data-WideGridArea="7/2/8/3" data-NarrowGridArea="8/1/9/2" style="grid-area:7/2/8/3">.</div><div class="PName InLastParameterColumn" data-WideGridArea="7/3/8/4" data-NarrowGridArea="8/2/9/3" style="grid-area:7/3/8/4">ASYNC_CLK_SRC_DEST(<span class="SHNumber">1</span>),</div><div class="PSymbols InFirstParameterColumn" data-WideGridArea="8/2/9/3" data-NarrowGridArea="9/1/10/2" style="grid-area:8/2/9/3">.</div><div class="PName InLastParameterColumn" data-WideGridArea="8/3/9/4" data-NarrowGridArea="9/2/10/3" style="grid-area:8/3/9/4">ASYNC_CLK_DEST_REQ(<span class="SHNumber">1</span>),</div><div class="PSymbols InFirstParameterColumn" data-WideGridArea="9/2/10/3" data-NarrowGridArea="10/1/11/2" style="grid-area:9/2/10/3">.</div><div class="PName InLastParameterColumn" data-WideGridArea="9/3/10/4" data-NarrowGridArea="10/2/11/3" style="grid-area:9/3/10/4">AXI_SLICE_DEST(<span class="SHNumber">1</span>),</div><div class="PSymbols InFirstParameterColumn" data-WideGridArea="10/2/11/3" data-NarrowGridArea="11/1/12/2" style="grid-area:10/2/11/3">.</div><div class="PName InLastParameterColumn" data-WideGridArea="10/3/11/4" data-NarrowGridArea="11/2/12/3" style="grid-area:10/3/11/4">AXI_SLICE_SRC(<span class="SHNumber">0</span>),</div><div class="PSymbols InFirstParameterColumn" data-WideGridArea="11/2/12/3" data-NarrowGridArea="12/1/13/2" style="grid-area:11/2/12/3">.</div><div class="PName InLastParameterColumn" data-WideGridArea="11/3/12/4" data-NarrowGridArea="12/2/13/3" style="grid-area:11/3/12/4">SYNC_TRANSFER_START(<span class="SHNumber">0</span>),</div><div class="PSymbols InFirstParameterColumn" data-WideGridArea="12/2/13/3" data-NarrowGridArea="13/1/14/2" style="grid-area:12/2/13/3">.</div><div class="PName InLastParameterColumn" data-WideGridArea="12/3/13/4" data-NarrowGridArea="13/2/14/3" style="grid-area:12/3/13/4">CYCLIC(<span class="SHNumber">1</span>),</div><div class="PSymbols InFirstParameterColumn" data-WideGridArea="13/2/14/3" data-NarrowGridArea="14/1/15/2" style="grid-area:13/2/14/3">.</div><div class="PName InLastParameterColumn" data-WideGridArea="13/3/14/4" data-NarrowGridArea="14/2/15/3" style="grid-area:13/3/14/4">DMA_AXI_PROTOCOL_DEST(<span class="SHNumber">1</span>),</div><div class="PSymbols InFirstParameterColumn" data-WideGridArea="14/2/15/3" data-NarrowGridArea="15/1/16/2" style="grid-area:14/2/15/3">.</div><div class="PName InLastParameterColumn" data-WideGridArea="14/3/15/4" data-NarrowGridArea="15/2/16/3" style="grid-area:14/3/15/4">DMA_AXI_PROTOCOL_SRC(DMA_AXI_PROTOCOL_TO_PS),</div><div class="PSymbols InFirstParameterColumn" data-WideGridArea="15/2/16/3" data-NarrowGridArea="16/1/17/2" style="grid-area:15/2/16/3">.</div><div class="PName InLastParameterColumn" data-WideGridArea="15/3/16/4" data-NarrowGridArea="16/2/17/3" style="grid-area:15/3/16/4">DMA_TYPE_DEST(<span class="SHNumber">1</span>),</div><div class="PSymbols InFirstParameterColumn" data-WideGridArea="16/2/17/3" data-NarrowGridArea="17/1/18/2" style="grid-area:16/2/17/3">.</div><div class="PName InLastParameterColumn" data-WideGridArea="16/3/17/4" data-NarrowGridArea="17/2/18/3" style="grid-area:16/3/17/4">DMA_TYPE_SRC(<span class="SHNumber">0</span>),</div><div class="PSymbols InFirstParameterColumn" data-WideGridArea="17/2/18/3" data-NarrowGridArea="18/1/19/2" style="grid-area:17/2/18/3">.</div><div class="PName InLastParameterColumn" data-WideGridArea="17/3/18/4" data-NarrowGridArea="18/2/19/3" style="grid-area:17/3/18/4">DMA_AXI_ADDR_WIDTH(<span class="SHNumber">32</span>),</div><div class="PSymbols InFirstParameterColumn" data-WideGridArea="18/2/19/3" data-NarrowGridArea="19/1/20/2" style="grid-area:18/2/19/3">.</div><div class="PName InLastParameterColumn" data-WideGridArea="18/3/19/4" data-NarrowGridArea="19/2/20/3" style="grid-area:18/3/19/4">MAX_BYTES_PER_BURST(<span class="SHNumber">128</span>),</div><div class="PSymbols InFirstParameterColumn" data-WideGridArea="19/2/20/3" data-NarrowGridArea="20/1/21/2" style="grid-area:19/2/20/3">.</div><div class="PName InLastParameterColumn" data-WideGridArea="19/3/20/4" data-NarrowGridArea="20/2/21/3" style="grid-area:19/3/20/4">FIFO_SIZE(<span class="SHNumber">8</span>),</div><div class="PSymbols InFirstParameterColumn" data-WideGridArea="20/2/21/3" data-NarrowGridArea="21/1/22/2" style="grid-area:20/2/21/3">.</div><div class="PName InLastParameterColumn" data-WideGridArea="20/3/21/4" data-NarrowGridArea="21/2/22/3" style="grid-area:20/3/21/4">AXI_ID_WIDTH_SRC(<span class="SHNumber">6</span>),</div><div class="PSymbols InFirstParameterColumn" data-WideGridArea="21/2/22/3" data-NarrowGridArea="22/1/23/2" style="grid-area:21/2/22/3">.</div><div class="PName InLastParameterColumn" data-WideGridArea="21/3/22/4" data-NarrowGridArea="22/2/23/3" style="grid-area:21/3/22/4">AXI_ID_WIDTH_DEST(<span class="SHNumber">6</span>),</div><div class="PSymbols InFirstParameterColumn" data-WideGridArea="22/2/23/3" data-NarrowGridArea="23/1/24/2" style="grid-area:22/2/23/3">.</div><div class="PName InLastParameterColumn" data-WideGridArea="22/3/23/4" data-NarrowGridArea="23/2/24/3" style="grid-area:22/3/23/4">DMA_AXIS_ID_W(<span class="SHNumber">8</span>),</div><div class="PSymbols InFirstParameterColumn" data-WideGridArea="23/2/24/3" data-NarrowGridArea="24/1/25/2" style="grid-area:23/2/24/3">.</div><div class="PName InLastParameterColumn" data-WideGridArea="23/3/24/4" data-NarrowGridArea="24/2/25/3" style="grid-area:23/3/24/4">DMA_AXIS_DEST_W(<span class="SHNumber">4</span>),</div><div class="PSymbols InFirstParameterColumn" data-WideGridArea="24/2/25/3" data-NarrowGridArea="25/1/26/2" style="grid-area:24/2/25/3">.</div><div class="PName InLastParameterColumn" data-WideGridArea="24/3/25/4" data-NarrowGridArea="25/2/26/3" style="grid-area:24/3/25/4">DISABLE_DEBUG_REGISTERS(<span class="SHNumber">0</span>),</div><div class="PSymbols InFirstParameterColumn" data-WideGridArea="25/2/26/3" data-NarrowGridArea="26/1/27/2" style="grid-area:25/2/26/3">.</div><div class="PName InLastParameterColumn" data-WideGridArea="25/3/26/4" data-NarrowGridArea="26/2/27/3" style="grid-area:25/3/26/4">ENABLE_DIAGNOSTICS_IF(<span class="SHNumber">0</span>),</div><div class="PSymbols InFirstParameterColumn" data-WideGridArea="26/2/27/3" data-NarrowGridArea="27/1/28/2" style="grid-area:26/2/27/3">.</div><div class="PName InLastParameterColumn" data-WideGridArea="26/3/27/4" data-NarrowGridArea="27/2/28/3" style="grid-area:26/3/27/4">ALLOW_ASYM_MEM(<span class="SHNumber">1</span>),</div><div class="PSymbols InFirstParameterColumn" data-WideGridArea="27/2/28/3" data-NarrowGridArea="28/1/29/2" style="grid-area:27/2/28/3">.</div><div class="PName InLastParameterColumn" data-WideGridArea="27/3/28/4" data-NarrowGridArea="28/2/29/3" style="grid-area:27/3/28/4">CACHE_COHERENT_DEST(<span class="SHNumber">0</span>)</div><div class="PAfterParameters NegativeLeftSpaceOnWide" data-WideGridArea="27/4/28/5" data-NarrowGridArea="29/1/30/4" style="grid-area:27/4/28/5">) inst_dac_axi_dmac ( .s_axi_aclk(axi_aclk), .s_axi_aresetn(axi_aresetn), .s_axi_awvalid(dac_dma_axi_awvalid), .s_axi_awaddr(dac_dma_axi_awaddr[<span class="SHNumber">10</span>:<span class="SHNumber">0</span>]), .s_axi_awready(dac_dma_axi_awready), .s_axi_awprot(dac_dma_axi_awprot), .s_axi_wvalid(dac_dma_axi_wvalid), .s_axi_wdata(dac_dma_axi_wdata), .s_axi_wstrb(dac_dma_axi_wstrb), .s_axi_wready(dac_dma_axi_wready), .s_axi_bvalid(dac_dma_axi_bvalid), .s_axi_bresp(dac_dma_axi_bresp), .s_axi_bready(dac_dma_axi_bready), .s_axi_arvalid(dac_dma_axi_arvalid), .s_axi_araddr(dac_dma_axi_araddr[<span class="SHNumber">10</span>:<span class="SHNumber">0</span>]), .s_axi_arready(dac_dma_axi_arready), .s_axi_arprot(dac_dma_axi_arprot), .s_axi_rvalid(dac_dma_axi_rvalid), .s_axi_rready(dac_dma_axi_rready), .s_axi_rresp(dac_dma_axi_rresp), .s_axi_rdata(dac_dma_axi_rdata), .irq(dac_dma_irq), .m_dest_axi_aclk(<span class="SHNumber">1'b0</span>), .m_dest_axi_aresetn(<span class="SHNumber">1'b0</span>), .m_dest_axi_awaddr(), .m_dest_axi_awlen(), .m_dest_axi_awsize(), .m_dest_axi_awburst(), .m_dest_axi_awprot(), .m_dest_axi_awcache(), .m_dest_axi_awvalid(), .m_dest_axi_awready(<span class="SHNumber">1'b0</span>), .m_dest_axi_awid(), .m_dest_axi_awlock(), .m_dest_axi_wdata(), .m_dest_axi_wstrb(), .m_dest_axi_wready(<span class="SHNumber">1'b0</span>), .m_dest_axi_wvalid(), .m_dest_axi_wlast(), .m_dest_axi_wid(), .m_dest_axi_bvalid(<span class="SHNumber">1'b0</span>), .m_dest_axi_bresp(<span class="SHNumber">0</span>), .m_dest_axi_bready(), .m_dest_axi_bid(<span class="SHNumber">0</span>), .m_dest_axi_arvalid(), .m_dest_axi_araddr(), .m_dest_axi_arlen(), .m_dest_axi_arsize(), .m_dest_axi_arburst(), .m_dest_axi_arcache(), .m_dest_axi_arprot(), .m_dest_axi_arready(<span class="SHNumber">1'b0</span>), .m_dest_axi_rvalid(<span class="SHNumber">1'b0</span>), .m_dest_axi_rresp(<span class="SHNumber">0</span>), .m_dest_axi_rdata(<span class="SHNumber">0</span>), .m_dest_axi_rready(), .m_dest_axi_arid(), .m_dest_axi_arlock(), .m_dest_axi_rid(<span class="SHNumber">0</span>), .m_dest_axi_rlast(<span class="SHNumber">1'b0</span>), .m_src_axi_aclk(m_axi_aclk), .m_src_axi_aresetn(m_axi_aresetn), .m_src_axi_arready(dac_m_src_axi_arready), .m_src_axi_arvalid(dac_m_src_axi_arvalid), .m_src_axi_araddr(dac_m_src_axi_araddr), .m_src_axi_arlen(dac_m_src_axi_arlen), .m_src_axi_arsize(dac_m_src_axi_arsize), .m_src_axi_arburst(dac_m_src_axi_arburst), .m_src_axi_arprot(dac_m_src_axi_arprot), .m_src_axi_arcache(dac_m_src_axi_arcache), .m_src_axi_arid(), .m_src_axi_arlock(), .m_src_axi_rdata(dac_m_src_axi_rdata), .m_src_axi_rready(dac_m_src_axi_rready), .m_src_axi_rvalid(dac_m_src_axi_rvalid), .m_src_axi_rresp(dac_m_src_axi_rresp), .m_src_axi_rid(<span class="SHNumber">1'b0</span>), .m_src_axi_rlast(dac_m_src_axi_rlast), .m_src_axi_awvalid(), .m_src_axi_awaddr(), .m_src_axi_awlen(), .m_src_axi_awsize(), .m_src_axi_awburst(), .m_src_axi_awcache(), .m_src_axi_awprot(), .m_src_axi_awready(<span class="SHNumber">1'b0</span>), .m_src_axi_wvalid(), .m_src_axi_wdata(), .m_src_axi_wstrb(), .m_src_axi_wlast(), .m_src_axi_wready(<span class="SHNumber">1'b0</span>), .m_src_axi_bvalid(<span class="SHNumber">1'b0</span>), .m_src_axi_bresp(<span class="SHNumber">0</span>), .m_src_axi_bready(), .m_src_axi_awid(), .m_src_axi_awlock(), .m_src_axi_wid(), .m_src_axi_bid(<span class="SHNumber">1'b0</span>), .s_axis_aclk(<span class="SHNumber">1'b0</span>), .s_axis_ready(), .s_axis_valid(<span class="SHNumber">1'b0</span>), .s_axis_data(<span class="SHNumber">0</span>), .s_axis_strb(<span class="SHNumber">0</span>), .s_axis_keep(<span class="SHNumber">0</span>), .s_axis_user(<span class="SHNumber">1'b1</span>), .s_axis_id(<span class="SHNumber">0</span>), .s_axis_dest(<span class="SHNumber">0</span>), .s_axis_last(<span class="SHNumber">1'b0</span>), .s_axis_xfer_req(), .m_axis_aclk(d_clk), .m_axis_ready(fifo_s_axis_ready), .m_axis_valid(fifo_s_axis_valid), .m_axis_data(fifo_s_axis_data), .m_axis_strb(), .m_axis_keep(), .m_axis_user(), .m_axis_id(), .m_axis_dest(), .m_axis_last(), .m_axis_xfer_req(), .fifo_wr_clk(<span class="SHNumber">1'b0</span>), .fifo_wr_en(<span class="SHNumber">1'b0</span>), .fifo_wr_din(<span class="SHNumber">0</span>), .fifo_wr_overflow(), .fifo_wr_sync(<span class="SHNumber">1'b1</span>), .fifo_wr_xfer_req(), .fifo_rd_clk(<span class="SHNumber">1'b0</span>), .fifo_rd_en(<span class="SHNumber">1'b0</span>), .fifo_rd_valid(), .fifo_rd_dout(), .fifo_rd_underflow(), .fifo_rd_xfer_req(), .dest_diag_level_bursts() )</div></div></div></div>
 <div class="CBody"><p>Analog Devices DMA for AD9361 DAC</p></div>
</div>

<a name="inst_adc_cpack"></a><a name="Topic103"></a><div class="CTopic TModule LSystemVerilog">
 <div class="CTitle">inst_adc_cpack</div>
 <div id="NDPrototype103" class="NDPrototype WideForm"><div class="PSection PParameterSection CStyle"><div class="PParameterCells" data-WideColumnCount="4" data-NarrowColumnCount="3"><div class="PBeforeParameters" data-WideGridArea="1/1/4/2" data-NarrowGridArea="1/1/2/4" style="grid-area:1/1/4/2">util_cpack2_axis #(</div><div class="PSymbols InFirstParameterColumn" data-WideGridArea="1/2/2/3" data-NarrowGridArea="2/1/3/2" style="grid-area:1/2/2/3">.</div><div class="PName InLastParameterColumn" data-WideGridArea="1/3/2/4" data-NarrowGridArea="2/2/3/3" style="grid-area:1/3/2/4">NUM_OF_CHANNELS(<span class="SHNumber">8</span>),</div><div class="PSymbols InFirstParameterColumn" data-WideGridArea="2/2/3/3" data-NarrowGridArea="3/1/4/2" style="grid-area:2/2/3/3">.</div><div class="PName InLastParameterColumn" data-WideGridArea="2/3/3/4" data-NarrowGridArea="3/2/4/3" style="grid-area:2/3/3/4">SAMPLES_PER_CHANNEL(<span class="SHNumber">1</span>),</div><div class="PSymbols InFirstParameterColumn" data-WideGridArea="3/2/4/3" data-NarrowGridArea="4/1/5/2" style="grid-area:3/2/4/3">.</div><div class="PName InLastParameterColumn" data-WideGridArea="3/3/4/4" data-NarrowGridArea="4/2/5/3" style="grid-area:3/3/4/4">SAMPLE_DATA_WIDTH(<span class="SHNumber">16</span>)</div><div class="PAfterParameters NegativeLeftSpaceOnWide" data-WideGridArea="3/4/4/5" data-NarrowGridArea="5/1/6/4" style="grid-area:3/4/4/5">) inst_adc_cpack ( .clk(d_clk), .reset(p_reset), .enable_0(fifo_adc_enable_i0), .enable_1(fifo_adc_enable_q0), .enable_2(fifo_adc_enable_i1), .enable_3(fifo_adc_enable_q1), .enable_4(fifo_adc_enable_i2), .enable_5(fifo_adc_enable_q2), .enable_6(fifo_adc_enable_i3), .enable_7(fifo_adc_enable_q3), .enable_8(<span class="SHNumber">1'b0</span>), .enable_9(<span class="SHNumber">1'b0</span>), .enable_10(<span class="SHNumber">1'b0</span>), .enable_11(<span class="SHNumber">1'b0</span>), .enable_12(<span class="SHNumber">1'b0</span>), .enable_13(<span class="SHNumber">1'b0</span>), .enable_14(<span class="SHNumber">1'b0</span>), .enable_15(<span class="SHNumber">1'b0</span>), .enable_16(<span class="SHNumber">1'b0</span>), .enable_17(<span class="SHNumber">1'b0</span>), .enable_18(<span class="SHNumber">1'b0</span>), .enable_19(<span class="SHNumber">1'b0</span>), .enable_20(<span class="SHNumber">1'b0</span>), .enable_21(<span class="SHNumber">1'b0</span>), .enable_22(<span class="SHNumber">1'b0</span>), .enable_23(<span class="SHNumber">1'b0</span>), .enable_24(<span class="SHNumber">1'b0</span>), .enable_25(<span class="SHNumber">1'b0</span>), .enable_26(<span class="SHNumber">1'b0</span>), .enable_27(<span class="SHNumber">1'b0</span>), .enable_28(<span class="SHNumber">1'b0</span>), .enable_29(<span class="SHNumber">1'b0</span>), .enable_30(<span class="SHNumber">1'b0</span>), .enable_31(<span class="SHNumber">1'b0</span>), .enable_32(<span class="SHNumber">1'b0</span>), .enable_33(<span class="SHNumber">1'b0</span>), .enable_34(<span class="SHNumber">1'b0</span>), .enable_35(<span class="SHNumber">1'b0</span>), .enable_36(<span class="SHNumber">1'b0</span>), .enable_37(<span class="SHNumber">1'b0</span>), .enable_38(<span class="SHNumber">1'b0</span>), .enable_39(<span class="SHNumber">1'b0</span>), .enable_40(<span class="SHNumber">1'b0</span>), .enable_41(<span class="SHNumber">1'b0</span>), .enable_42(<span class="SHNumber">1'b0</span>), .enable_43(<span class="SHNumber">1'b0</span>), .enable_44(<span class="SHNumber">1'b0</span>), .enable_45(<span class="SHNumber">1'b0</span>), .enable_46(<span class="SHNumber">1'b0</span>), .enable_47(<span class="SHNumber">1'b0</span>), .enable_48(<span class="SHNumber">1'b0</span>), .enable_49(<span class="SHNumber">1'b0</span>), .enable_50(<span class="SHNumber">1'b0</span>), .enable_51(<span class="SHNumber">1'b0</span>), .enable_52(<span class="SHNumber">1'b0</span>), .enable_53(<span class="SHNumber">1'b0</span>), .enable_54(<span class="SHNumber">1'b0</span>), .enable_55(<span class="SHNumber">1'b0</span>), .enable_56(<span class="SHNumber">1'b0</span>), .enable_57(<span class="SHNumber">1'b0</span>), .enable_58(<span class="SHNumber">1'b0</span>), .enable_59(<span class="SHNumber">1'b0</span>), .enable_60(<span class="SHNumber">1'b0</span>), .enable_61(<span class="SHNumber">1'b0</span>), .enable_62(<span class="SHNumber">1'b0</span>), .enable_63(<span class="SHNumber">1'b0</span>), .fifo_wr_en(fifo_wr_en), .fifo_wr_overflow(fifo_dout_ovf), .fifo_wr_data_0(fifo_adc_data_i0), .fifo_wr_data_1(fifo_adc_data_q0), .fifo_wr_data_2(fifo_adc_data_i1), .fifo_wr_data_3(fifo_adc_data_q1), .fifo_wr_data_4(fifo_adc_data_i2), .fifo_wr_data_5(fifo_adc_data_q2), .fifo_wr_data_6(fifo_adc_data_i3), .fifo_wr_data_7(fifo_adc_data_q3), .fifo_wr_data_8(<span class="SHNumber">0</span>), .fifo_wr_data_9(<span class="SHNumber">0</span>), .fifo_wr_data_10(<span class="SHNumber">0</span>), .fifo_wr_data_11(<span class="SHNumber">0</span>), .fifo_wr_data_12(<span class="SHNumber">0</span>), .fifo_wr_data_13(<span class="SHNumber">0</span>), .fifo_wr_data_14(<span class="SHNumber">0</span>), .fifo_wr_data_15(<span class="SHNumber">0</span>), .fifo_wr_data_16(<span class="SHNumber">0</span>), .fifo_wr_data_17(<span class="SHNumber">0</span>), .fifo_wr_data_18(<span class="SHNumber">0</span>), .fifo_wr_data_19(<span class="SHNumber">0</span>), .fifo_wr_data_20(<span class="SHNumber">0</span>), .fifo_wr_data_21(<span class="SHNumber">0</span>), .fifo_wr_data_22(<span class="SHNumber">0</span>), .fifo_wr_data_23(<span class="SHNumber">0</span>), .fifo_wr_data_24(<span class="SHNumber">0</span>), .fifo_wr_data_25(<span class="SHNumber">0</span>), .fifo_wr_data_26(<span class="SHNumber">0</span>), .fifo_wr_data_27(<span class="SHNumber">0</span>), .fifo_wr_data_28(<span class="SHNumber">0</span>), .fifo_wr_data_29(<span class="SHNumber">0</span>), .fifo_wr_data_30(<span class="SHNumber">0</span>), .fifo_wr_data_31(<span class="SHNumber">0</span>), .fifo_wr_data_32(<span class="SHNumber">0</span>), .fifo_wr_data_33(<span class="SHNumber">0</span>), .fifo_wr_data_34(<span class="SHNumber">0</span>), .fifo_wr_data_35(<span class="SHNumber">0</span>), .fifo_wr_data_36(<span class="SHNumber">0</span>), .fifo_wr_data_37(<span class="SHNumber">0</span>), .fifo_wr_data_38(<span class="SHNumber">0</span>), .fifo_wr_data_39(<span class="SHNumber">0</span>), .fifo_wr_data_40(<span class="SHNumber">0</span>), .fifo_wr_data_41(<span class="SHNumber">0</span>), .fifo_wr_data_42(<span class="SHNumber">0</span>), .fifo_wr_data_43(<span class="SHNumber">0</span>), .fifo_wr_data_44(<span class="SHNumber">0</span>), .fifo_wr_data_45(<span class="SHNumber">0</span>), .fifo_wr_data_46(<span class="SHNumber">0</span>), .fifo_wr_data_47(<span class="SHNumber">0</span>), .fifo_wr_data_48(<span class="SHNumber">0</span>), .fifo_wr_data_49(<span class="SHNumber">0</span>), .fifo_wr_data_50(<span class="SHNumber">0</span>), .fifo_wr_data_51(<span class="SHNumber">0</span>), .fifo_wr_data_52(<span class="SHNumber">0</span>), .fifo_wr_data_53(<span class="SHNumber">0</span>), .fifo_wr_data_54(<span class="SHNumber">0</span>), .fifo_wr_data_55(<span class="SHNumber">0</span>), .fifo_wr_data_56(<span class="SHNumber">0</span>), .fifo_wr_data_57(<span class="SHNumber">0</span>), .fifo_wr_data_58(<span class="SHNumber">0</span>), .fifo_wr_data_59(<span class="SHNumber">0</span>), .fifo_wr_data_60(<span class="SHNumber">0</span>), .fifo_wr_data_61(<span class="SHNumber">0</span>), .fifo_wr_data_62(<span class="SHNumber">0</span>), .fifo_wr_data_63(<span class="SHNumber">0</span>), .m_axis_tdata(fifo_m_axis_tdata), .m_axis_tvalid(fifo_m_axis_tvalid), .m_axis_tready(fifo_m_axis_tready), .m_axis_tuser(fifo_m_axis_tuser) )</div></div></div></div>
 <div class="CBody"><p>Analog Devices Utility to take ad9361 data and pack it to a AXIS bus for the ADC</p></div>
</div>

<a name="inst_dac_cpack"></a><a name="Topic104"></a><div class="CTopic TModule LSystemVerilog">
 <div class="CTitle">inst_dac_cpack</div>
 <div class="CBody"><p>Analog Devices Utility to take ad9361 data and unpack from the AXIS bus to the DAC</p></div>
</div>

<a name="inst_dac_fifo"></a><a name="Topic105"></a><div class="CTopic TModule LSystemVerilog">
 <div class="CTitle">inst_dac_fifo</div>
 <div id="NDPrototype105" class="NDPrototype WideForm"><div class="PSection PParameterSection CStyle"><div class="PParameterCells" data-WideColumnCount="4" data-NarrowColumnCount="3"><div class="PBeforeParameters" data-WideGridArea="1/1/5/2" data-NarrowGridArea="1/1/2/4" style="grid-area:1/1/5/2">util_rfifo #(</div><div class="PSymbols InFirstParameterColumn" data-WideGridArea="1/2/2/3" data-NarrowGridArea="2/1/3/2" style="grid-area:1/2/2/3">.</div><div class="PName InLastParameterColumn" data-WideGridArea="1/3/2/4" data-NarrowGridArea="2/2/3/3" style="grid-area:1/3/2/4">NUM_OF_CHANNELS(<span class="SHNumber">8</span>),</div><div class="PSymbols InFirstParameterColumn" data-WideGridArea="2/2/3/3" data-NarrowGridArea="3/1/4/2" style="grid-area:2/2/3/3">.</div><div class="PName InLastParameterColumn" data-WideGridArea="2/3/3/4" data-NarrowGridArea="3/2/4/3" style="grid-area:2/3/3/4">DIN_DATA_WIDTH(<span class="SHNumber">16</span>),</div><div class="PSymbols InFirstParameterColumn" data-WideGridArea="3/2/4/3" data-NarrowGridArea="4/1/5/2" style="grid-area:3/2/4/3">.</div><div class="PName InLastParameterColumn" data-WideGridArea="3/3/4/4" data-NarrowGridArea="4/2/5/3" style="grid-area:3/3/4/4">DOUT_DATA_WIDTH(<span class="SHNumber">16</span>),</div><div class="PSymbols InFirstParameterColumn" data-WideGridArea="4/2/5/3" data-NarrowGridArea="5/1/6/2" style="grid-area:4/2/5/3">.</div><div class="PName InLastParameterColumn" data-WideGridArea="4/3/5/4" data-NarrowGridArea="5/2/6/3" style="grid-area:4/3/5/4">DIN_ADDRESS_WIDTH(<span class="SHNumber">4</span>)</div><div class="PAfterParameters" data-WideGridArea="4/4/5/5" data-NarrowGridArea="6/1/7/4" style="grid-area:4/4/5/5">) inst_dac_fifo ( .din_rstn(p_aresetn), .din_clk(d_clk), .din_enable_0(fifo_din_enable_i0), .din_valid_0(fifo_dac_valid_i0), .din_valid_in_0(fifo_rd_valid), .din_data_0(fifo_dac_data_i0), .din_enable_1(fifo_din_enable_q0), .din_valid_1(fifo_dac_valid_q0), .din_valid_in_1(fifo_rd_valid), .din_data_1(fifo_dac_data_q0), .din_enable_2(fifo_din_enable_i1), .din_valid_2(fifo_dac_valid_i1), .din_valid_in_2(fifo_rd_valid), .din_data_2(fifo_dac_data_i1), .din_enable_3(fifo_din_enable_q1), .din_valid_3(fifo_dac_valid_q1), .din_valid_in_3(fifo_rd_valid), .din_data_3(fifo_dac_data_q1), .din_enable_4(fifo_din_enable_i2), .din_valid_4(fifo_dac_valid_i2), .din_valid_in_4(fifo_rd_valid), .din_data_4(fifo_dac_data_i2), .din_enable_5(fifo_din_enable_q2), .din_valid_5(fifo_dac_valid_q2), .din_valid_in_5(fifo_rd_valid), .din_data_5(fifo_dac_data_q2), .din_enable_6(fifo_din_enable_i3), .din_valid_6(fifo_dac_valid_i3), .din_valid_in_6(fifo_rd_valid), .din_data_6(fifo_dac_data_i3), .din_enable_7(fifo_din_enable_q3), .din_valid_7(fifo_dac_valid_q3), .din_valid_in_7(fifo_rd_valid), .din_data_7(fifo_dac_data_q3), .din_unf(fifo_din_unf), .dout_rst(ad_reset_o), .dout_clk(l_clk), .dout_enable_0(dac_enable_i0), .dout_valid_0(dac_valid_i0), .dout_valid_out_0(), .dout_data_0(dac_data_i0), .dout_enable_1(dac_enable_q0), .dout_valid_1(dac_valid_q0), .dout_valid_out_1(), .dout_data_1(dac_data_q0), .dout_enable_2(dac_enable_i1), .dout_valid_2(dac_valid_i1), .dout_valid_out_2(), .dout_data_2(dac_data_i1), .dout_enable_3(dac_enable_q1), .dout_valid_3(dac_valid_q1), .dout_valid_out_3(), .dout_data_3(dac_data_q1), .dout_enable_4(dac_enable_i2), .dout_valid_4(dac_valid_i2), .dout_valid_out_4(), .dout_data_4(dac_data_i2), .dout_enable_5(dac_enable_q2), .dout_valid_5(dac_valid_q2), .dout_valid_out_5(), .dout_data_5(dac_data_q2), .dout_enable_6(dac_enable_i3), .dout_valid_6(dac_valid_i3), .dout_valid_out_6(), .dout_data_6(dac_data_i3), .dout_enable_7(dac_enable_q3), .dout_valid_7(dac_valid_q3), .dout_valid_out_7(), .dout_data_7(dac_data_q3), .dout_unf(dac_dunf) )</div></div></div></div>
 <div class="CBody"><p>Analog Devices FIFO for AD9361 DAC BUS</p></div>
</div>

<a name="inst_adc_fifo"></a><a name="Topic106"></a><div class="CTopic TModule LSystemVerilog">
 <div class="CTitle">inst_adc_fifo</div>
 <div id="NDPrototype106" class="NDPrototype WideForm"><div class="PSection PParameterSection CStyle"><div class="PParameterCells" data-WideColumnCount="4" data-NarrowColumnCount="3"><div class="PBeforeParameters" data-WideGridArea="1/1/5/2" data-NarrowGridArea="1/1/2/4" style="grid-area:1/1/5/2">util_wfifo #(</div><div class="PSymbols InFirstParameterColumn" data-WideGridArea="1/2/2/3" data-NarrowGridArea="2/1/3/2" style="grid-area:1/2/2/3">.</div><div class="PName InLastParameterColumn" data-WideGridArea="1/3/2/4" data-NarrowGridArea="2/2/3/3" style="grid-area:1/3/2/4">NUM_OF_CHANNELS(<span class="SHNumber">8</span>),</div><div class="PSymbols InFirstParameterColumn" data-WideGridArea="2/2/3/3" data-NarrowGridArea="3/1/4/2" style="grid-area:2/2/3/3">.</div><div class="PName InLastParameterColumn" data-WideGridArea="2/3/3/4" data-NarrowGridArea="3/2/4/3" style="grid-area:2/3/3/4">DIN_DATA_WIDTH(<span class="SHNumber">16</span>),</div><div class="PSymbols InFirstParameterColumn" data-WideGridArea="3/2/4/3" data-NarrowGridArea="4/1/5/2" style="grid-area:3/2/4/3">.</div><div class="PName InLastParameterColumn" data-WideGridArea="3/3/4/4" data-NarrowGridArea="4/2/5/3" style="grid-area:3/3/4/4">DOUT_DATA_WIDTH(<span class="SHNumber">16</span>),</div><div class="PSymbols InFirstParameterColumn" data-WideGridArea="4/2/5/3" data-NarrowGridArea="5/1/6/2" style="grid-area:4/2/5/3">.</div><div class="PName InLastParameterColumn" data-WideGridArea="4/3/5/4" data-NarrowGridArea="5/2/6/3" style="grid-area:4/3/5/4">DIN_ADDRESS_WIDTH(<span class="SHNumber">4</span>)</div><div class="PAfterParameters" data-WideGridArea="4/4/5/5" data-NarrowGridArea="6/1/7/4" style="grid-area:4/4/5/5">) inst_adc_fifo ( .din_rst(ad_reset_o), .din_clk(l_clk), .din_enable_0(adc_enable_i0), .din_valid_0(adc_valid_i0), .din_data_0(adc_data_i0), .din_enable_1(adc_enable_q0), .din_valid_1(adc_valid_q0), .din_data_1(adc_data_q0), .din_enable_2(adc_enable_i1), .din_valid_2(adc_valid_i1), .din_data_2(adc_data_i1), .din_enable_3(adc_enable_q1), .din_valid_3(adc_valid_q1), .din_data_3(adc_data_q1), .din_enable_4(adc_enable_i2), .din_valid_4(adc_valid_i2), .din_data_4(adc_data_i2), .din_enable_5(adc_enable_q2), .din_valid_5(adc_valid_q2), .din_data_5(adc_data_q2), .din_enable_6(adc_enable_i3), .din_valid_6(adc_valid_i3), .din_data_6(adc_data_i3), .din_enable_7(adc_enable_q3), .din_valid_7(adc_valid_q3), .din_data_7(adc_data_q3), .din_ovf(din_ovf), .dout_rstn(p_aresetn), .dout_clk(d_clk), .dout_enable_0(fifo_adc_enable_i0), .dout_valid_0(fifo_adc_valid_i0), .dout_data_0(fifo_adc_data_i0), .dout_enable_1(fifo_adc_enable_q0), .dout_valid_1(fifo_adc_valid_q0), .dout_data_1(fifo_adc_data_q0), .dout_enable_2(fifo_adc_enable_i1), .dout_valid_2(fifo_adc_valid_i1), .dout_data_2(fifo_adc_data_i1), .dout_enable_3(fifo_adc_enable_q1), .dout_valid_3(fifo_adc_valid_q1), .dout_data_3(fifo_adc_data_q1), .dout_enable_4(fifo_adc_enable_i2), .dout_valid_4(fifo_adc_valid_i2), .dout_data_4(fifo_adc_data_i2), .dout_enable_5(fifo_adc_enable_q2), .dout_valid_5(fifo_adc_valid_q2), .dout_data_5(fifo_adc_data_q2), .dout_enable_6(fifo_adc_enable_i3), .dout_valid_6(fifo_adc_valid_i3), .dout_data_6(fifo_adc_data_i3), .dout_enable_7(fifo_adc_enable_q3), .dout_valid_7(fifo_adc_valid_q3), .dout_data_7(fifo_adc_data_q3), .dout_ovf(fifo_dout_ovf) )</div></div></div></div>
 <div class="CBody"><p>Analog Devices FIFO for AD9361 ADC BUS</p></div>
</div>

<a name="inst_clkdiv"></a><a name="Topic107"></a><div class="CTopic TModule LSystemVerilog">
 <div class="CTitle">inst_clkdiv</div>
 <div id="NDPrototype107" class="NDPrototype WideForm"><div class="PSection PParameterSection CStyle"><div class="PParameterCells" data-WideColumnCount="4" data-NarrowColumnCount="3"><div class="PBeforeParameters" data-WideGridArea="1/1/2/2" data-NarrowGridArea="1/1/2/4" style="grid-area:1/1/2/2">util_clkdiv #(</div><div class="PSymbols InFirstParameterColumn" data-WideGridArea="1/2/2/3" data-NarrowGridArea="2/1/3/2" style="grid-area:1/2/2/3">.</div><div class="PName InLastParameterColumn" data-WideGridArea="1/3/2/4" data-NarrowGridArea="2/2/3/3" style="grid-area:1/3/2/4">SIM_DEVICE(SIM_DEVICE)</div><div class="PAfterParameters" data-WideGridArea="1/4/2/5" data-NarrowGridArea="3/1/4/4" style="grid-area:1/4/2/5">) inst_clkdiv ( .clk(l_clk), .clk_sel(adc_r1_mode_0 &amp; dac_r1_mode_0 &amp; adc_r1_mode_1 &amp; dac_r1_mode_1), .clk_out(d_clk) )</div></div></div></div>
 <div class="CBody"><p>Analog Devices Clock Divider with select</p></div>
</div>

<a name="isnt_util_tdd_sync_0"></a><a name="Topic108"></a><div class="CTopic TModule LSystemVerilog">
 <div class="CTitle">isnt_util_tdd_sync_0</div>
 <div id="NDPrototype108" class="NDPrototype WideForm"><div class="PSection PParameterSection CStyle"><div class="PParameterCells" data-WideColumnCount="4" data-NarrowColumnCount="3"><div class="PBeforeParameters" data-WideGridArea="1/1/2/2" data-NarrowGridArea="1/1/2/4" style="grid-area:1/1/2/2">util_tdd_sync #(</div><div class="PSymbols InFirstParameterColumn" data-WideGridArea="1/2/2/3" data-NarrowGridArea="2/1/3/2" style="grid-area:1/2/2/3">.</div><div class="PName InLastParameterColumn" data-WideGridArea="1/3/2/4" data-NarrowGridArea="2/2/3/3" style="grid-area:1/3/2/4">TDD_SYNC_PERIOD(<span class="SHNumber">100000000</span>)</div><div class="PAfterParameters" data-WideGridArea="1/4/2/5" data-NarrowGridArea="3/1/4/4" style="grid-area:1/4/2/5">) isnt_util_tdd_sync_0 ( .clk(axi_aclk), .rstn(axi_aresetn), .sync_mode(tdd_sync_cntr_0), .sync_in(tdd_sync_0_i), .sync_out(sync_out_0) )</div></div></div></div>
 <div class="CBody"><p>Analog Devices tdd sync utility</p></div>
</div>

<a name="isnt_util_tdd_sync_1"></a><a name="Topic109"></a><div class="CTopic TModule LSystemVerilog">
 <div class="CTitle">isnt_util_tdd_sync_1</div>
 <div id="NDPrototype109" class="NDPrototype WideForm"><div class="PSection PParameterSection CStyle"><div class="PParameterCells" data-WideColumnCount="4" data-NarrowColumnCount="3"><div class="PBeforeParameters" data-WideGridArea="1/1/2/2" data-NarrowGridArea="1/1/2/4" style="grid-area:1/1/2/2">util_tdd_sync #(</div><div class="PSymbols InFirstParameterColumn" data-WideGridArea="1/2/2/3" data-NarrowGridArea="2/1/3/2" style="grid-area:1/2/2/3">.</div><div class="PName InLastParameterColumn" data-WideGridArea="1/3/2/4" data-NarrowGridArea="2/2/3/3" style="grid-area:1/3/2/4">TDD_SYNC_PERIOD(<span class="SHNumber">100000000</span>)</div><div class="PAfterParameters" data-WideGridArea="1/4/2/5" data-NarrowGridArea="3/1/4/4" style="grid-area:1/4/2/5">) isnt_util_tdd_sync_1 ( .clk(axi_aclk), .rstn(axi_aresetn), .sync_mode(tdd_sync_cntr_1), .sync_in(tdd_sync_1_i), .sync_out(sync_out_1) )</div></div></div></div>
 <div class="CBody"><p>Analog Devices tdd sync utility</p></div>
</div>

<a name="inst_ad_reset"></a><a name="Topic110"></a><div class="CTopic TModule LSystemVerilog">
 <div class="CTitle">inst_ad_reset</div>
 <div id="NDPrototype110" class="NDPrototype WideForm"><div class="PSection PParameterSection CStyle"><div class="PParameterCells" data-WideColumnCount="4" data-NarrowColumnCount="3"><div class="PBeforeParameters" data-WideGridArea="1/1/5/2" data-NarrowGridArea="1/1/2/4" style="grid-area:1/1/5/2">ad_rst inst_ad_reset (</div><div class="PSymbols InFirstParameterColumn" data-WideGridArea="1/2/2/3" data-NarrowGridArea="2/1/3/2" style="grid-area:1/2/2/3">.</div><div class="PName InLastParameterColumn" data-WideGridArea="1/3/2/4" data-NarrowGridArea="2/2/3/3" style="grid-area:1/3/2/4">rst_async(~axi_aresetn),</div><div class="PSymbols InFirstParameterColumn" data-WideGridArea="2/2/3/3" data-NarrowGridArea="3/1/4/2" style="grid-area:2/2/3/3">.</div><div class="PName InLastParameterColumn" data-WideGridArea="2/3/3/4" data-NarrowGridArea="3/2/4/3" style="grid-area:2/3/3/4">clk(d_clk),</div><div class="PSymbols InFirstParameterColumn" data-WideGridArea="3/2/4/3" data-NarrowGridArea="4/1/5/2" style="grid-area:3/2/4/3">.</div><div class="PName InLastParameterColumn" data-WideGridArea="3/3/4/4" data-NarrowGridArea="4/2/5/3" style="grid-area:3/3/4/4">rstn(p_aresetn),</div><div class="PSymbols InFirstParameterColumn" data-WideGridArea="4/2/5/3" data-NarrowGridArea="5/1/6/2" style="grid-area:4/2/5/3">.</div><div class="PName InLastParameterColumn" data-WideGridArea="4/3/5/4" data-NarrowGridArea="5/2/6/3" style="grid-area:4/3/5/4">rst(p_reset)</div><div class="PAfterParameters NegativeLeftSpaceOnWide" data-WideGridArea="4/4/5/5" data-NarrowGridArea="6/1/7/4" style="grid-area:4/4/5/5">)</div></div></div></div>
 <div class="CBody"><p>Analog Devices reset sync</p></div>
</div>

<a name="inst_axilxbar"></a><a name="Topic111"></a><div class="CTopic TModule LSystemVerilog last">
 <div class="CTitle">inst_axilxbar</div>
 <div id="NDPrototype111" class="NDPrototype WideForm"><div class="PSection PParameterSection CStyle"><div class="PParameterCells" data-WideColumnCount="4" data-NarrowColumnCount="3"><div class="PBeforeParameters" data-WideGridArea="1/1/7/2" data-NarrowGridArea="1/1/2/4" style="grid-area:1/1/7/2">axilxbar #(</div><div class="PSymbols InFirstParameterColumn" data-WideGridArea="1/2/2/3" data-NarrowGridArea="2/1/3/2" style="grid-area:1/2/2/3">.</div><div class="PName InLastParameterColumn" data-WideGridArea="1/3/2/4" data-NarrowGridArea="2/2/3/3" style="grid-area:1/3/2/4">C_AXI_DATA_WIDTH(<span class="SHNumber">32</span>),</div><div class="PSymbols InFirstParameterColumn" data-WideGridArea="2/2/3/3" data-NarrowGridArea="3/1/4/2" style="grid-area:2/2/3/3">.</div><div class="PName InLastParameterColumn" data-WideGridArea="2/3/3/4" data-NarrowGridArea="3/2/4/3" style="grid-area:2/3/3/4">C_AXI_ADDR_WIDTH(<span class="SHNumber">32</span>),</div><div class="PSymbols InFirstParameterColumn" data-WideGridArea="3/2/4/3" data-NarrowGridArea="4/1/5/2" style="grid-area:3/2/4/3">.</div><div class="PName InLastParameterColumn" data-WideGridArea="3/3/4/4" data-NarrowGridArea="4/2/5/3" style="grid-area:3/3/4/4">NM(<span class="SHNumber">1</span>),</div><div class="PSymbols InFirstParameterColumn" data-WideGridArea="4/2/5/3" data-NarrowGridArea="5/1/6/2" style="grid-area:4/2/5/3">.</div><div class="PName InLastParameterColumn" data-WideGridArea="4/3/5/4" data-NarrowGridArea="5/2/6/3" style="grid-area:4/3/5/4">NS(<span class="SHNumber">4</span>),</div><div class="PSymbols InFirstParameterColumn" data-WideGridArea="5/2/6/3" data-NarrowGridArea="6/1/7/2" style="grid-area:5/2/6/3">.</div><div class="PName InLastParameterColumn" data-WideGridArea="5/3/6/4" data-NarrowGridArea="6/2/7/3" style="grid-area:5/3/6/4">SLAVE_ADDR({{AXI_DMAC_ADC_ADDR},{AXI_DMAC_DAC_ADDR},{AXI_AD9361_1_ADDR}, {AXI_AD9361_0_ADDR}}),</div><div class="PSymbols InFirstParameterColumn" data-WideGridArea="6/2/7/3" data-NarrowGridArea="7/1/8/2" style="grid-area:6/2/7/3">.</div><div class="PName InLastParameterColumn" data-WideGridArea="6/3/7/4" data-NarrowGridArea="7/2/8/3" style="grid-area:6/3/7/4">SLAVE_MASK({{<span class="SHNumber">32'hFFFFF000</span>},{<span class="SHNumber">32'hFFFFF000</span>},{<span class="SHNumber">32'hFFFF0000</span>}, {<span class="SHNumber">32'hFFFF0000</span>}})</div><div class="PAfterParameters NegativeLeftSpaceOnWide" data-WideGridArea="6/4/7/5" data-NarrowGridArea="8/1/9/4" style="grid-area:6/4/7/5">) inst_axilxbar ( .S_AXI_ACLK(axi_aclk), .S_AXI_ARESETN(axi_aresetn), .S_AXI_AWADDR(s_axi_awaddr), .S_AXI_AWPROT(s_axi_awprot), .S_AXI_AWVALID(s_axi_awvalid), .S_AXI_AWREADY(s_axi_awready), .S_AXI_WDATA(s_axi_wdata), .S_AXI_WSTRB(s_axi_wstrb), .S_AXI_WVALID(s_axi_wvalid), .S_AXI_WREADY(s_axi_wready), .S_AXI_BRESP(s_axi_bresp), .S_AXI_BVALID(s_axi_bvalid), .S_AXI_BREADY(s_axi_bready), .S_AXI_ARADDR(s_axi_araddr), .S_AXI_ARPROT(s_axi_arprot), .S_AXI_ARVALID(s_axi_arvalid), .S_AXI_ARREADY(s_axi_arready), .S_AXI_RDATA(s_axi_rdata), .S_AXI_RRESP(s_axi_rresp), .S_AXI_RVALID(s_axi_rvalid), .S_AXI_RREADY(s_axi_rready), .M_AXI_AWADDR({adc_dma_axi_awaddr, dac_dma_axi_awaddr, ad9361_1_axi_awaddr, ad9361_0_axi_awaddr}), .M_AXI_AWPROT({adc_dma_axi_awprot, dac_dma_axi_awprot, ad9361_1_axi_awprot, ad9361_0_axi_awprot}), .M_AXI_AWVALID({adc_dma_axi_awvalid, dac_dma_axi_awvalid, ad9361_1_axi_awvalid, ad9361_0_axi_awvalid}), .M_AXI_AWREADY({adc_dma_axi_awready, dac_dma_axi_awready, ad9361_1_axi_awready, ad9361_0_axi_awready}), .M_AXI_WDATA({adc_dma_axi_wdata, dac_dma_axi_wdata, ad9361_1_axi_wdata, ad9361_0_axi_wdata}), .M_AXI_WSTRB({adc_dma_axi_wstrb, dac_dma_axi_wstrb, ad9361_1_axi_wstrb, ad9361_0_axi_wstrb}), .M_AXI_WVALID({adc_dma_axi_wvalid, dac_dma_axi_wvalid, ad9361_1_axi_wvalid, ad9361_0_axi_wvalid}), .M_AXI_WREADY({adc_dma_axi_wready, dac_dma_axi_wready, ad9361_1_axi_wready, ad9361_0_axi_wready}), .M_AXI_BRESP({adc_dma_axi_bresp, dac_dma_axi_bresp, ad9361_1_axi_bresp, ad9361_0_axi_bresp}), .M_AXI_BVALID({adc_dma_axi_bvalid, dac_dma_axi_bvalid, ad9361_1_axi_bvalid, ad9361_0_axi_bvalid}), .M_AXI_BREADY({adc_dma_axi_bready, dac_dma_axi_bready, ad9361_1_axi_bready, ad9361_0_axi_bready}), .M_AXI_ARADDR({adc_dma_axi_araddr, dac_dma_axi_araddr, ad9361_1_axi_araddr, ad9361_0_axi_araddr}), .M_AXI_ARPROT({adc_dma_axi_arprot, dac_dma_axi_arprot, ad9361_1_axi_arprot, ad9361_0_axi_arprot}), .M_AXI_ARVALID({adc_dma_axi_arvalid, dac_dma_axi_arvalid, ad9361_1_axi_arvalid, ad9361_0_axi_arvalid}), .M_AXI_ARREADY({adc_dma_axi_arready, dac_dma_axi_arready, ad9361_1_axi_arready, ad9361_0_axi_arready}), .M_AXI_RDATA({adc_dma_axi_rdata, dac_dma_axi_rdata, ad9361_1_axi_rdata, ad9361_0_axi_rdata}), .M_AXI_RRESP({adc_dma_axi_rresp, dac_dma_axi_rresp, ad9361_1_axi_rresp, ad9361_0_axi_rresp}), .M_AXI_RVALID({adc_dma_axi_rvalid, dac_dma_axi_rvalid, ad9361_1_axi_rvalid, ad9361_0_axi_rvalid}), .M_AXI_RREADY({adc_dma_axi_rready, dac_dma_axi_rready, ad9361_1_axi_rready, ad9361_0_axi_rready}) )</div></div></div></div>
 <div class="CBody"><p>AXI Lite crossbar for ADC DMA, DAC DMA, and AD9361 1/0 control registers.</p></div>
</div>

</body></html>