 
****************************************
Report : qor
Design : systolic_array
Version: L-2016.03-SP5-3
Date   : Tue Dec 27 20:11:20 2022
****************************************


  Timing Path Group 'REGIN'
  -----------------------------------
  Levels of Logic:             14.000
  Critical Path Length:        20.222
  Critical Path Slack:          7.188
  Critical Path Clk Period:    40.000
  Total Negative Slack:         0.000
  No. of Violating Paths:       0.000
  Worst Hold Violation:         0.000
  Total Hold Violation:         0.000
  No. of Hold Violations:       0.000
  -----------------------------------

  Timing Path Group 'REGOUT'
  -----------------------------------
  Levels of Logic:              7.000
  Critical Path Length:         6.799
  Critical Path Slack:         20.701
  Critical Path Clk Period:    40.000
  Total Negative Slack:         0.000
  No. of Violating Paths:       0.000
  Worst Hold Violation:         0.000
  Total Hold Violation:         0.000
  No. of Hold Violations:       0.000
  -----------------------------------

  Timing Path Group 'clk_p'
  -----------------------------------
  Levels of Logic:             14.000
  Critical Path Length:         6.936
  Critical Path Slack:         32.445
  Critical Path Clk Period:    40.000
  Total Negative Slack:         0.000
  No. of Violating Paths:       0.000
  Worst Hold Violation:         0.000
  Total Hold Violation:         0.000
  No. of Hold Violations:       0.000
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:          0
  Hierarchical Port Count:          0
  Leaf Cell Count:               4056
  Buf/Inv Cell Count:             578
  Buf Cell Count:                 221
  Inv Cell Count:                 357
  CT Buf/Inv Cell Count:            0
  Combinational Cell Count:      3273
  Sequential Cell Count:          783
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:       51903.309
  Noncombinational Area:    32719.457
  Buf/Inv Area:              4991.885
  Total Buffer Area:         2427.891
  Total Inverter Area:       2563.994
  Macro/Black Box Area:         0.000
  Net Area:                     0.000
  Net XLength        :    1367574.875
  Net YLength        :     822165.562
  -----------------------------------
  Cell Area:                84622.766
  Design Area:              84622.766
  Net Length        :     2189740.500


  Design Rules
  -----------------------------------
  Total Number of Nets:          4365
  Nets With Violations:           495
  Max Trans Violations:           484
  Max Cap Violations:               1
  Max Fanout Violations:           11
  -----------------------------------


  Hostname: c01n10

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                   0.000
  Logic Optimization:                 0.000
  Mapping Optimization:              14.545
  -----------------------------------------
  Overall Compile Time:              29.981
  Overall Compile Wall Clock Time:   30.977

  --------------------------------------------------------------------

  Design  WNS: 0.000  TNS: 0.000  Number of Violating Paths: 0


  Design (Hold)  WNS: 0.000  TNS: 0.000  Number of Violating Paths: 0

  --------------------------------------------------------------------


1
