#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_0000015bd9c12a90 .scope module, "shift_register_right_tb" "shift_register_right_tb" 2 3;
 .timescale -9 -12;
v0000015bd9c8cce0_0 .var "clk", 0 0;
v0000015bd9c8cd80_0 .var "din", 0 0;
v0000015bd9c8ce20_0 .var "enable", 0 0;
v0000015bd9c8cec0_0 .net "q", 3 0, L_0000015bd9c8d3d0;  1 drivers
v0000015bd9c8cf60_0 .var "rst", 0 0;
S_0000015bd9c12c20 .scope module, "uut" "shift_register_right" 2 14, 3 2 0, S_0000015bd9c12a90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "din";
    .port_info 4 /OUTPUT 4 "q";
L_0000015bd9c8d3d0 .functor BUFZ 4, v0000015bd9d4c2d0_0, C4<0000>, C4<0000>, C4<0000>;
v0000015bd9c13110_0 .net "clk", 0 0, v0000015bd9c8cce0_0;  1 drivers
v0000015bd9d4c2d0_0 .var "data", 3 0;
v0000015bd9d4c370_0 .net "din", 0 0, v0000015bd9c8cd80_0;  1 drivers
v0000015bd9c12db0_0 .net "enable", 0 0, v0000015bd9c8ce20_0;  1 drivers
v0000015bd9c12e50_0 .net "q", 3 0, L_0000015bd9c8d3d0;  alias, 1 drivers
v0000015bd9c8cc40_0 .net "rst", 0 0, v0000015bd9c8cf60_0;  1 drivers
E_0000015bd9d48f00 .event posedge, v0000015bd9c8cc40_0, v0000015bd9c13110_0;
    .scope S_0000015bd9c12c20;
T_0 ;
    %wait E_0000015bd9d48f00;
    %load/vec4 v0000015bd9c8cc40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000015bd9d4c2d0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0000015bd9c12db0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v0000015bd9d4c370_0;
    %load/vec4 v0000015bd9d4c2d0_0;
    %parti/s 3, 1, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0000015bd9d4c2d0_0, 0;
T_0.2 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0000015bd9c12a90;
T_1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000015bd9c8cce0_0, 0, 1;
    %end;
    .thread T_1;
    .scope S_0000015bd9c12a90;
T_2 ;
    %delay 5000, 0;
    %load/vec4 v0000015bd9c8cce0_0;
    %inv;
    %store/vec4 v0000015bd9c8cce0_0, 0, 1;
    %jmp T_2;
    .thread T_2;
    .scope S_0000015bd9c12a90;
T_3 ;
    %vpi_call 2 22 "$display", "\012=== SHIFT REGISTER DROITE ===" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000015bd9c8cf60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000015bd9c8ce20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000015bd9c8cd80_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000015bd9c8cf60_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000015bd9c8ce20_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000015bd9c8cd80_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000015bd9c8cd80_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000015bd9c8cd80_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000015bd9c8cd80_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000015bd9c8ce20_0, 0, 1;
    %delay 10000, 0;
    %vpi_call 2 34 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0000015bd9c12a90;
T_4 ;
    %vpi_call 2 38 "$monitor", "Time=%0t | din=%b | q=%b", $time, v0000015bd9c8cd80_0, v0000015bd9c8cec0_0 {0 0 0};
    %end;
    .thread T_4;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "shift_register_right_tb.v";
    "shift_register_right.v";
