INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/freedom/Desktop/project_2/project_2.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/freedom/Desktop/project_2/project_2.srcs/sources_1/new/signext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/freedom/Desktop/project_2/project_2.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/freedom/Desktop/project_2/project_2.srcs/sim_1/new/alusim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alusim
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/freedom/Desktop/project_2/project_2.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
