{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1741482759352 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.1 Build 646 04/11/2019 SJ Lite Edition " "Version 18.1.1 Build 646 04/11/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1741482759353 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Mar 08 20:12:15 2025 " "Processing started: Sat Mar 08 20:12:15 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1741482759353 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1741482759353 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Phase1 -c Phase1 --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off Phase1 -c Phase1 --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1741482759353 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "10 10 " "Parallel compilation is enabled and will use 10 of the 10 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1741482760236 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath_shiftright_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file datapath_shiftright_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 Datapath_shiftright_tb " "Found entity 1: Datapath_shiftright_tb" {  } { { "Datapath_shiftright_tb.v" "" { Text "C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/Datapath_shiftright_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741482773906 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1741482773906 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "Datapath_andor_tb.v(104) " "Verilog HDL information at Datapath_andor_tb.v(104): always construct contains both blocking and non-blocking assignments" {  } { { "Datapath_andor_tb.v" "" { Text "C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/Datapath_andor_tb.v" 104 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Design Software" 0 -1 1741482773910 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "Datapath_andor_tb.v(285) " "Verilog HDL information at Datapath_andor_tb.v(285): always construct contains both blocking and non-blocking assignments" {  } { { "Datapath_andor_tb.v" "" { Text "C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/Datapath_andor_tb.v" 285 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Design Software" 0 -1 1741482773911 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath_andor_tb.v 2 2 " "Found 2 design units, including 2 entities, in source file datapath_andor_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 Datapath_and_tb " "Found entity 1: Datapath_and_tb" {  } { { "Datapath_andor_tb.v" "" { Text "C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/Datapath_andor_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741482773911 ""} { "Info" "ISGN_ENTITY_NAME" "2 Datapath_or_tb " "Found entity 2: Datapath_or_tb" {  } { { "Datapath_andor_tb.v" "" { Text "C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/Datapath_andor_tb.v" 184 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741482773911 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1741482773911 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register.v 1 1 " "Found 1 design units, including 1 entities, in source file register.v" { { "Info" "ISGN_ENTITY_NAME" "1 register " "Found entity 1: register" {  } { { "register.v" "" { Text "C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/register.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741482773914 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1741482773914 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bus.v 1 1 " "Found 1 design units, including 1 entities, in source file bus.v" { { "Info" "ISGN_ENTITY_NAME" "1 Bus " "Found entity 1: Bus" {  } { { "Bus.v" "" { Text "C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/Bus.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741482773917 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1741482773917 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "MDR.v(11) " "Verilog HDL information at MDR.v(11): always construct contains both blocking and non-blocking assignments" {  } { { "MDR.v" "" { Text "C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/MDR.v" 11 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Design Software" 0 -1 1741482773920 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mdr.v 1 1 " "Found 1 design units, including 1 entities, in source file mdr.v" { { "Info" "ISGN_ENTITY_NAME" "1 MemoryDataRegister " "Found entity 1: MemoryDataRegister" {  } { { "MDR.v" "" { Text "C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/MDR.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741482773921 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1741482773921 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.v" "" { Text "C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/ALU.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741482773924 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1741482773924 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cla_4bit.v 1 1 " "Found 1 design units, including 1 entities, in source file cla_4bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 CLA_4bit " "Found entity 1: CLA_4bit" {  } { { "CLA_4bit.v" "" { Text "C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/CLA_4bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741482773927 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1741482773927 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cla_32bit.v 1 1 " "Found 1 design units, including 1 entities, in source file cla_32bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 CLA_32bit " "Found entity 1: CLA_32bit" {  } { { "CLA_32bit.v" "" { Text "C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/CLA_32bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741482773930 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1741482773930 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cla_4bit_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file cla_4bit_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 CLA_4bit_tb " "Found entity 1: CLA_4bit_tb" {  } { { "CLA_4bit_tb.v" "" { Text "C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/CLA_4bit_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741482773932 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1741482773932 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cla_32bit_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file cla_32bit_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 CLA_32bit_tb " "Found entity 1: CLA_32bit_tb" {  } { { "CLA_32bit_tb.v" "" { Text "C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/CLA_32bit_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741482773936 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1741482773936 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rca_4bit.v 1 1 " "Found 1 design units, including 1 entities, in source file rca_4bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 RCA_4bit " "Found entity 1: RCA_4bit" {  } { { "RCA_4bit.v" "" { Text "C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/RCA_4bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741482773941 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1741482773941 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shift_rotate_operations.v 5 5 " "Found 5 design units, including 5 entities, in source file shift_rotate_operations.v" { { "Info" "ISGN_ENTITY_NAME" "1 shift_left " "Found entity 1: shift_left" {  } { { "shift_rotate_operations.v" "" { Text "C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/shift_rotate_operations.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741482773944 ""} { "Info" "ISGN_ENTITY_NAME" "2 shift_right " "Found entity 2: shift_right" {  } { { "shift_rotate_operations.v" "" { Text "C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/shift_rotate_operations.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741482773944 ""} { "Info" "ISGN_ENTITY_NAME" "3 arithmetic_shift_right " "Found entity 3: arithmetic_shift_right" {  } { { "shift_rotate_operations.v" "" { Text "C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/shift_rotate_operations.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741482773944 ""} { "Info" "ISGN_ENTITY_NAME" "4 rotate_left " "Found entity 4: rotate_left" {  } { { "shift_rotate_operations.v" "" { Text "C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/shift_rotate_operations.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741482773944 ""} { "Info" "ISGN_ENTITY_NAME" "5 rotate_right " "Found entity 5: rotate_right" {  } { { "shift_rotate_operations.v" "" { Text "C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/shift_rotate_operations.v" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741482773944 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1741482773944 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shift_rotate_operations_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file shift_rotate_operations_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 sr_tb " "Found entity 1: sr_tb" {  } { { "shift_rotate_operations_tb.v" "" { Text "C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/shift_rotate_operations_tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741482773947 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1741482773947 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "logic_operations.v 4 4 " "Found 4 design units, including 4 entities, in source file logic_operations.v" { { "Info" "ISGN_ENTITY_NAME" "1 logic_and " "Found entity 1: logic_and" {  } { { "logic_operations.v" "" { Text "C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/logic_operations.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741482773951 ""} { "Info" "ISGN_ENTITY_NAME" "2 logic_or " "Found entity 2: logic_or" {  } { { "logic_operations.v" "" { Text "C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/logic_operations.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741482773951 ""} { "Info" "ISGN_ENTITY_NAME" "3 logic_not " "Found entity 3: logic_not" {  } { { "logic_operations.v" "" { Text "C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/logic_operations.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741482773951 ""} { "Info" "ISGN_ENTITY_NAME" "4 logic_negate " "Found entity 4: logic_negate" {  } { { "logic_operations.v" "" { Text "C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/logic_operations.v" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741482773951 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1741482773951 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nrdiv.v 1 1 " "Found 1 design units, including 1 entities, in source file nrdiv.v" { { "Info" "ISGN_ENTITY_NAME" "1 NRdiv " "Found entity 1: NRdiv" {  } { { "NRdiv.v" "" { Text "C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/NRdiv.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741482773954 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1741482773954 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nrdiv_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file nrdiv_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 NRdiv_tb " "Found entity 1: NRdiv_tb" {  } { { "NRdiv_tb.v" "" { Text "C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/NRdiv_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741482773957 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1741482773957 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "boothmul.v 1 1 " "Found 1 design units, including 1 entities, in source file boothmul.v" { { "Info" "ISGN_ENTITY_NAME" "1 BoothMul " "Found entity 1: BoothMul" {  } { { "BoothMul.v" "" { Text "C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/BoothMul.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741482773960 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1741482773960 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.v 1 1 " "Found 1 design units, including 1 entities, in source file datapath.v" { { "Info" "ISGN_ENTITY_NAME" "1 Datapath " "Found entity 1: Datapath" {  } { { "Datapath.v" "" { Text "C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/Datapath.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741482773963 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1741482773963 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc_register.v 1 1 " "Found 1 design units, including 1 entities, in source file pc_register.v" { { "Info" "ISGN_ENTITY_NAME" "1 pc_register " "Found entity 1: pc_register" {  } { { "pc_register.v" "" { Text "C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/pc_register.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741482773966 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1741482773966 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "boothmul_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file boothmul_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 boothMul_tb " "Found entity 1: boothMul_tb" {  } { { "boothMul_tb.v" "" { Text "C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/boothMul_tb.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741482773970 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1741482773970 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "mux mux.v " "Entity \"mux\" obtained from \"mux.v\" instead of from Quartus Prime megafunction library" {  } { { "mux.v" "" { Text "C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/mux.v" 1 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus Prime megafunction library" 0 0 "Design Software" 0 -1 1741482773973 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux.v 1 1 " "Found 1 design units, including 1 entities, in source file mux.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux " "Found entity 1: mux" {  } { { "mux.v" "" { Text "C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/mux.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741482773973 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1741482773973 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "Datapath_addsub_tb.v(104) " "Verilog HDL information at Datapath_addsub_tb.v(104): always construct contains both blocking and non-blocking assignments" {  } { { "Datapath_addsub_tb.v" "" { Text "C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/Datapath_addsub_tb.v" 104 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Design Software" 0 -1 1741482773976 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "Datapath_addsub_tb.v(285) " "Verilog HDL information at Datapath_addsub_tb.v(285): always construct contains both blocking and non-blocking assignments" {  } { { "Datapath_addsub_tb.v" "" { Text "C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/Datapath_addsub_tb.v" 285 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Design Software" 0 -1 1741482773977 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath_addsub_tb.v 2 2 " "Found 2 design units, including 2 entities, in source file datapath_addsub_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 Datapath_add_tb " "Found entity 1: Datapath_add_tb" {  } { { "Datapath_addsub_tb.v" "" { Text "C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/Datapath_addsub_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741482773977 ""} { "Info" "ISGN_ENTITY_NAME" "2 Datapath_sub_tb " "Found entity 2: Datapath_sub_tb" {  } { { "Datapath_addsub_tb.v" "" { Text "C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/Datapath_addsub_tb.v" 184 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741482773977 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1741482773977 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "Datapath_div_tb.v(103) " "Verilog HDL information at Datapath_div_tb.v(103): always construct contains both blocking and non-blocking assignments" {  } { { "Datapath_div_tb.v" "" { Text "C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/Datapath_div_tb.v" 103 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Design Software" 0 -1 1741482773980 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath_div_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file datapath_div_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 Datapath_div_tb " "Found entity 1: Datapath_div_tb" {  } { { "Datapath_div_tb.v" "" { Text "C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/Datapath_div_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741482773981 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1741482773981 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "Datapath_negate_tb.v(99) " "Verilog HDL information at Datapath_negate_tb.v(99): always construct contains both blocking and non-blocking assignments" {  } { { "Datapath_negate_tb.v" "" { Text "C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/Datapath_negate_tb.v" 99 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Design Software" 0 -1 1741482773986 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath_negate_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file datapath_negate_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 Datapath_negate_tb " "Found entity 1: Datapath_negate_tb" {  } { { "Datapath_negate_tb.v" "" { Text "C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/Datapath_negate_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741482773987 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1741482773987 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath_mul_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file datapath_mul_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 Datapath_mul_tb " "Found entity 1: Datapath_mul_tb" {  } { { "Datapath_mul_tb.v" "" { Text "C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/Datapath_mul_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741482773992 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1741482773992 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "Datapath_not_tb.v(99) " "Verilog HDL information at Datapath_not_tb.v(99): always construct contains both blocking and non-blocking assignments" {  } { { "Datapath_not_tb.v" "" { Text "C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/Datapath_not_tb.v" 99 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Design Software" 0 -1 1741482773997 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath_not_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file datapath_not_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 Datapath_not_tb " "Found entity 1: Datapath_not_tb" {  } { { "Datapath_not_tb.v" "" { Text "C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/Datapath_not_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741482773999 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1741482773999 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "Datapath_ror_tb.v(104) " "Verilog HDL information at Datapath_ror_tb.v(104): always construct contains both blocking and non-blocking assignments" {  } { { "Datapath_ror_tb.v" "" { Text "C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/Datapath_ror_tb.v" 104 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Design Software" 0 -1 1741482774003 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath_ror_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file datapath_ror_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 Datapath_ror_tb " "Found entity 1: Datapath_ror_tb" {  } { { "Datapath_ror_tb.v" "" { Text "C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/Datapath_ror_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741482774005 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1741482774005 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "Datapath_rol_tb.v(104) " "Verilog HDL information at Datapath_rol_tb.v(104): always construct contains both blocking and non-blocking assignments" {  } { { "Datapath_rol_tb.v" "" { Text "C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/Datapath_rol_tb.v" 104 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Design Software" 0 -1 1741482774010 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath_rol_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file datapath_rol_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 Datapath_rol_tb " "Found entity 1: Datapath_rol_tb" {  } { { "Datapath_rol_tb.v" "" { Text "C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/Datapath_rol_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741482774012 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1741482774012 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath_shra_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file datapath_shra_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 Datapath_shra_tb " "Found entity 1: Datapath_shra_tb" {  } { { "Datapath_shra_tb.v" "" { Text "C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/Datapath_shra_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741482774018 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1741482774018 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath_shl_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file datapath_shl_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 Datapath_shl_tb " "Found entity 1: Datapath_shl_tb" {  } { { "Datapath_shl_tb.v" "" { Text "C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/Datapath_shl_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741482774024 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1741482774024 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram.v 1 1 " "Found 1 design units, including 1 entities, in source file ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 Ram " "Found entity 1: Ram" {  } { { "Ram.v" "" { Text "C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/Ram.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741482774029 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1741482774029 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "Datapath_mem_tb.v(107) " "Verilog HDL information at Datapath_mem_tb.v(107): always construct contains both blocking and non-blocking assignments" {  } { { "Datapath_mem_tb.v" "" { Text "C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/Datapath_mem_tb.v" 107 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Design Software" 0 -1 1741482774032 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath_mem_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file datapath_mem_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 Datapath_mem_tb " "Found entity 1: Datapath_mem_tb" {  } { { "Datapath_mem_tb.v" "" { Text "C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/Datapath_mem_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741482774033 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1741482774033 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "reg0Out Datapath.v(41) " "Verilog HDL Implicit Net warning at Datapath.v(41): created implicit net for \"reg0Out\"" {  } { { "Datapath.v" "" { Text "C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/Datapath.v" 41 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1741482774033 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "MARIn Datapath.v(128) " "Verilog HDL Implicit Net warning at Datapath.v(128): created implicit net for \"MARIn\"" {  } { { "Datapath.v" "" { Text "C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/Datapath.v" 128 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1741482774033 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Datapath " "Elaborating entity \"Datapath\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1741482774149 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Bus Bus:bus_unit " "Elaborating entity \"Bus\" for hierarchy \"Bus:bus_unit\"" {  } { { "Datapath.v" "bus_unit" { Text "C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/Datapath.v" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1741482774197 ""}
{ "Warning" "WVRFX_L2_VERI_ASSUMED_INCOMPLETE_CASE" "Bus.v(19) " "Verilog HDL warning at Bus.v(19): case statement has overlapping case item expressions with non-constant or don't care bits - unable to check case statement for completeness" {  } { { "Bus.v" "" { Text "C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/Bus.v" 19 0 0 } }  } 0 10763 "Verilog HDL warning at %1!s!: case statement has overlapping case item expressions with non-constant or don't care bits - unable to check case statement for completeness" 0 0 "Analysis & Synthesis" 0 -1 1741482774201 "|Datapath|Bus:bus_unit"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "Bus.v(19) " "Verilog HDL Case Statement warning at Bus.v(19): incomplete case statement has no default case item" {  } { { "Bus.v" "" { Text "C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/Bus.v" 19 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1741482774201 "|Datapath|Bus:bus_unit"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register register:r0 " "Elaborating entity \"register\" for hierarchy \"register:r0\"" {  } { { "Datapath.v" "r0" { Text "C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/Datapath.v" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1741482774202 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux mux:rZeroMux " "Elaborating entity \"mux\" for hierarchy \"mux:rZeroMux\"" {  } { { "Datapath.v" "rZeroMux" { Text "C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/Datapath.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1741482774204 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pc_register pc_register:PC_reg " "Elaborating entity \"pc_register\" for hierarchy \"pc_register:PC_reg\"" {  } { { "Datapath.v" "PC_reg" { Text "C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/Datapath.v" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1741482774210 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:alu_unit " "Elaborating entity \"ALU\" for hierarchy \"ALU:alu_unit\"" {  } { { "Datapath.v" "alu_unit" { Text "C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/Datapath.v" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1741482774214 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CLA_32bit ALU:alu_unit\|CLA_32bit:adder " "Elaborating entity \"CLA_32bit\" for hierarchy \"ALU:alu_unit\|CLA_32bit:adder\"" {  } { { "ALU.v" "adder" { Text "C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/ALU.v" 115 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1741482774219 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CLA_4bit ALU:alu_unit\|CLA_32bit:adder\|CLA_4bit:adder1 " "Elaborating entity \"CLA_4bit\" for hierarchy \"ALU:alu_unit\|CLA_32bit:adder\|CLA_4bit:adder1\"" {  } { { "CLA_32bit.v" "adder1" { Text "C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/CLA_32bit.v" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1741482774221 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "logic_and ALU:alu_unit\|logic_and:l_and " "Elaborating entity \"logic_and\" for hierarchy \"ALU:alu_unit\|logic_and:l_and\"" {  } { { "ALU.v" "l_and" { Text "C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/ALU.v" 128 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1741482774229 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "logic_or ALU:alu_unit\|logic_or:l_or " "Elaborating entity \"logic_or\" for hierarchy \"ALU:alu_unit\|logic_or:l_or\"" {  } { { "ALU.v" "l_or" { Text "C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/ALU.v" 134 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1741482774231 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_left ALU:alu_unit\|shift_left:s_left " "Elaborating entity \"shift_left\" for hierarchy \"ALU:alu_unit\|shift_left:s_left\"" {  } { { "ALU.v" "s_left" { Text "C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/ALU.v" 140 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1741482774233 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_right ALU:alu_unit\|shift_right:s_right " "Elaborating entity \"shift_right\" for hierarchy \"ALU:alu_unit\|shift_right:s_right\"" {  } { { "ALU.v" "s_right" { Text "C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/ALU.v" 146 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1741482774236 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arithmetic_shift_right ALU:alu_unit\|arithmetic_shift_right:s_right_a " "Elaborating entity \"arithmetic_shift_right\" for hierarchy \"ALU:alu_unit\|arithmetic_shift_right:s_right_a\"" {  } { { "ALU.v" "s_right_a" { Text "C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/ALU.v" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1741482774237 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rotate_left ALU:alu_unit\|rotate_left:r_left " "Elaborating entity \"rotate_left\" for hierarchy \"ALU:alu_unit\|rotate_left:r_left\"" {  } { { "ALU.v" "r_left" { Text "C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/ALU.v" 158 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1741482774239 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rotate_right ALU:alu_unit\|rotate_right:r_right " "Elaborating entity \"rotate_right\" for hierarchy \"ALU:alu_unit\|rotate_right:r_right\"" {  } { { "ALU.v" "r_right" { Text "C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/ALU.v" 164 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1741482774240 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NRdiv ALU:alu_unit\|NRdiv:divider " "Elaborating entity \"NRdiv\" for hierarchy \"ALU:alu_unit\|NRdiv:divider\"" {  } { { "ALU.v" "divider" { Text "C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/ALU.v" 172 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1741482774242 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BoothMul ALU:alu_unit\|BoothMul:multiplier " "Elaborating entity \"BoothMul\" for hierarchy \"ALU:alu_unit\|BoothMul:multiplier\"" {  } { { "ALU.v" "multiplier" { Text "C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/ALU.v" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1741482774250 ""}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "BoothMul.v(25) " "Verilog HDL Case Statement warning at BoothMul.v(25): case item expression never matches the case expression" {  } { { "BoothMul.v" "" { Text "C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/BoothMul.v" 25 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1741482774261 "|Datapath|ALU:alu_unit|BoothMul:multiplier"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "BoothMul.v(26) " "Verilog HDL Case Statement warning at BoothMul.v(26): case item expression never matches the case expression" {  } { { "BoothMul.v" "" { Text "C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/BoothMul.v" 26 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1741482774261 "|Datapath|ALU:alu_unit|BoothMul:multiplier"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "BoothMul.v(28) " "Verilog HDL Case Statement warning at BoothMul.v(28): case item expression never matches the case expression" {  } { { "BoothMul.v" "" { Text "C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/BoothMul.v" 28 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1741482774261 "|Datapath|ALU:alu_unit|BoothMul:multiplier"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "logic_not ALU:alu_unit\|logic_not:l_not " "Elaborating entity \"logic_not\" for hierarchy \"ALU:alu_unit\|logic_not:l_not\"" {  } { { "ALU.v" "l_not" { Text "C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/ALU.v" 183 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1741482774263 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "logic_negate ALU:alu_unit\|logic_negate:l_neg " "Elaborating entity \"logic_negate\" for hierarchy \"ALU:alu_unit\|logic_negate:l_neg\"" {  } { { "ALU.v" "l_neg" { Text "C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/ALU.v" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1741482774264 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Ram Ram:memory " "Elaborating entity \"Ram\" for hierarchy \"Ram:memory\"" {  } { { "Datapath.v" "memory" { Text "C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/Datapath.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1741482774267 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "2 0 511 Ram.v(12) " "Verilog HDL warning at Ram.v(12): number of words (2) in memory file does not match the number of elements in the address range \[0:511\]" {  } { { "Ram.v" "" { Text "C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/Ram.v" 12 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Design Software" 0 -1 1741482774274 "|Datapath|Ram:memory"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "data_out Ram.v(17) " "Verilog HDL Always Construct warning at Ram.v(17): inferring latch(es) for variable \"data_out\", which holds its previous value in one or more paths through the always construct" {  } { { "Ram.v" "" { Text "C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/Ram.v" 17 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1741482774281 "|Datapath|Ram:memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[0\] Ram.v(17) " "Inferred latch for \"data_out\[0\]\" at Ram.v(17)" {  } { { "Ram.v" "" { Text "C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/Ram.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1741482774289 "|Datapath|Ram:memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[1\] Ram.v(17) " "Inferred latch for \"data_out\[1\]\" at Ram.v(17)" {  } { { "Ram.v" "" { Text "C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/Ram.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1741482774290 "|Datapath|Ram:memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[2\] Ram.v(17) " "Inferred latch for \"data_out\[2\]\" at Ram.v(17)" {  } { { "Ram.v" "" { Text "C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/Ram.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1741482774290 "|Datapath|Ram:memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[3\] Ram.v(17) " "Inferred latch for \"data_out\[3\]\" at Ram.v(17)" {  } { { "Ram.v" "" { Text "C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/Ram.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1741482774290 "|Datapath|Ram:memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[4\] Ram.v(17) " "Inferred latch for \"data_out\[4\]\" at Ram.v(17)" {  } { { "Ram.v" "" { Text "C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/Ram.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1741482774290 "|Datapath|Ram:memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[5\] Ram.v(17) " "Inferred latch for \"data_out\[5\]\" at Ram.v(17)" {  } { { "Ram.v" "" { Text "C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/Ram.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1741482774290 "|Datapath|Ram:memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[6\] Ram.v(17) " "Inferred latch for \"data_out\[6\]\" at Ram.v(17)" {  } { { "Ram.v" "" { Text "C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/Ram.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1741482774290 "|Datapath|Ram:memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[7\] Ram.v(17) " "Inferred latch for \"data_out\[7\]\" at Ram.v(17)" {  } { { "Ram.v" "" { Text "C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/Ram.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1741482774290 "|Datapath|Ram:memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[8\] Ram.v(17) " "Inferred latch for \"data_out\[8\]\" at Ram.v(17)" {  } { { "Ram.v" "" { Text "C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/Ram.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1741482774290 "|Datapath|Ram:memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[9\] Ram.v(17) " "Inferred latch for \"data_out\[9\]\" at Ram.v(17)" {  } { { "Ram.v" "" { Text "C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/Ram.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1741482774290 "|Datapath|Ram:memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[10\] Ram.v(17) " "Inferred latch for \"data_out\[10\]\" at Ram.v(17)" {  } { { "Ram.v" "" { Text "C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/Ram.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1741482774290 "|Datapath|Ram:memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[11\] Ram.v(17) " "Inferred latch for \"data_out\[11\]\" at Ram.v(17)" {  } { { "Ram.v" "" { Text "C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/Ram.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1741482774290 "|Datapath|Ram:memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[12\] Ram.v(17) " "Inferred latch for \"data_out\[12\]\" at Ram.v(17)" {  } { { "Ram.v" "" { Text "C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/Ram.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1741482774290 "|Datapath|Ram:memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[13\] Ram.v(17) " "Inferred latch for \"data_out\[13\]\" at Ram.v(17)" {  } { { "Ram.v" "" { Text "C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/Ram.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1741482774291 "|Datapath|Ram:memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[14\] Ram.v(17) " "Inferred latch for \"data_out\[14\]\" at Ram.v(17)" {  } { { "Ram.v" "" { Text "C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/Ram.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1741482774291 "|Datapath|Ram:memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[15\] Ram.v(17) " "Inferred latch for \"data_out\[15\]\" at Ram.v(17)" {  } { { "Ram.v" "" { Text "C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/Ram.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1741482774291 "|Datapath|Ram:memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[16\] Ram.v(17) " "Inferred latch for \"data_out\[16\]\" at Ram.v(17)" {  } { { "Ram.v" "" { Text "C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/Ram.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1741482774291 "|Datapath|Ram:memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[17\] Ram.v(17) " "Inferred latch for \"data_out\[17\]\" at Ram.v(17)" {  } { { "Ram.v" "" { Text "C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/Ram.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1741482774291 "|Datapath|Ram:memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[18\] Ram.v(17) " "Inferred latch for \"data_out\[18\]\" at Ram.v(17)" {  } { { "Ram.v" "" { Text "C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/Ram.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1741482774291 "|Datapath|Ram:memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[19\] Ram.v(17) " "Inferred latch for \"data_out\[19\]\" at Ram.v(17)" {  } { { "Ram.v" "" { Text "C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/Ram.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1741482774291 "|Datapath|Ram:memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[20\] Ram.v(17) " "Inferred latch for \"data_out\[20\]\" at Ram.v(17)" {  } { { "Ram.v" "" { Text "C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/Ram.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1741482774291 "|Datapath|Ram:memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[21\] Ram.v(17) " "Inferred latch for \"data_out\[21\]\" at Ram.v(17)" {  } { { "Ram.v" "" { Text "C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/Ram.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1741482774291 "|Datapath|Ram:memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[22\] Ram.v(17) " "Inferred latch for \"data_out\[22\]\" at Ram.v(17)" {  } { { "Ram.v" "" { Text "C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/Ram.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1741482774291 "|Datapath|Ram:memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[23\] Ram.v(17) " "Inferred latch for \"data_out\[23\]\" at Ram.v(17)" {  } { { "Ram.v" "" { Text "C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/Ram.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1741482774291 "|Datapath|Ram:memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[24\] Ram.v(17) " "Inferred latch for \"data_out\[24\]\" at Ram.v(17)" {  } { { "Ram.v" "" { Text "C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/Ram.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1741482774291 "|Datapath|Ram:memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[25\] Ram.v(17) " "Inferred latch for \"data_out\[25\]\" at Ram.v(17)" {  } { { "Ram.v" "" { Text "C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/Ram.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1741482774291 "|Datapath|Ram:memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[26\] Ram.v(17) " "Inferred latch for \"data_out\[26\]\" at Ram.v(17)" {  } { { "Ram.v" "" { Text "C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/Ram.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1741482774292 "|Datapath|Ram:memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[27\] Ram.v(17) " "Inferred latch for \"data_out\[27\]\" at Ram.v(17)" {  } { { "Ram.v" "" { Text "C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/Ram.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1741482774292 "|Datapath|Ram:memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[28\] Ram.v(17) " "Inferred latch for \"data_out\[28\]\" at Ram.v(17)" {  } { { "Ram.v" "" { Text "C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/Ram.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1741482774292 "|Datapath|Ram:memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[29\] Ram.v(17) " "Inferred latch for \"data_out\[29\]\" at Ram.v(17)" {  } { { "Ram.v" "" { Text "C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/Ram.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1741482774292 "|Datapath|Ram:memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[30\] Ram.v(17) " "Inferred latch for \"data_out\[30\]\" at Ram.v(17)" {  } { { "Ram.v" "" { Text "C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/Ram.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1741482774292 "|Datapath|Ram:memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[31\] Ram.v(17) " "Inferred latch for \"data_out\[31\]\" at Ram.v(17)" {  } { { "Ram.v" "" { Text "C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/Ram.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1741482774292 "|Datapath|Ram:memory"}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Design Software" 0 -1 1741482774635 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "Phase1 24 " "Ignored 24 assignments for entity \"Phase1\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity Phase1 -section_id Top " "Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity Phase1 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1741482774643 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity Phase1 -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity Phase1 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1741482774643 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity Phase1 -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity Phase1 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1741482774643 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity Phase1 -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity Phase1 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1741482774643 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity Phase1 -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity Phase1 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1741482774643 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity Phase1 -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity Phase1 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1741482774643 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_COLOR 16764057 -entity Phase1 -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity Phase1 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1741482774643 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity Phase1 -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity Phase1 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1741482774643 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity Phase1 -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity Phase1 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1741482774643 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity Phase1 -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity Phase1 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1741482774643 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity Phase1 -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity Phase1 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1741482774643 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity Phase1 -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity Phase1 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1741482774643 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity Phase1 -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity Phase1 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1741482774643 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity Phase1 -section_id Top " "Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity Phase1 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1741482774643 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity Phase1 -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity Phase1 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1741482774643 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity Phase1 -section_id Top " "Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity Phase1 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1741482774643 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity Phase1 -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity Phase1 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1741482774643 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity Phase1 -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity Phase1 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1741482774643 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity Phase1 -section_id Top " "Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity Phase1 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1741482774643 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity Phase1 -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity Phase1 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1741482774643 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity Phase1 -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity Phase1 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1741482774643 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity Phase1 -section_id Top " "Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity Phase1 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1741482774643 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity Phase1 -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity Phase1 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1741482774643 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity Phase1 -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity Phase1 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1741482774643 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Design Software" 0 -1 1741482774643 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/output_files/Phase1.map.smsg " "Generated suppressed messages file C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/output_files/Phase1.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Design Software" 0 -1 1741482774682 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 36 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 36 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4811 " "Peak virtual memory: 4811 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1741482774702 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Mar 08 20:12:54 2025 " "Processing ended: Sat Mar 08 20:12:54 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1741482774702 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:39 " "Elapsed time: 00:00:39" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1741482774702 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:37 " "Total CPU time (on all processors): 00:00:37" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1741482774702 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1741482774702 ""}
