#ifndef MADC_REGS_H
#define MADC_REGS_H

#define AM_MADC 0x0e  //0x09, 0x0a, 0x0d, 0x0e
#define AM_BLK  0x0f  //0x0f or 0x0b

//BEGIN REGISTER DEFINITIONS

#define MADC_READOUT    0x0000

#define MADC_THRESH_CH0 0x4000

#define MADC_ADDR_SRC   0x6000
#define MADC_ADDR_REG   0x6002
#define MADC_MOD_ID     0x6004

#define MADC_SOFT_RESET 0x6008
#define MADC_FIRMWARE   0x600e

#define MADC_IRQ_LEVEL  0x6010
#define MADC_IRQ_VEC    0x6012
#define MADC_IRQ_TEST   0x6014
#define MADC_IRQ_REST   0x6016
#define MADC_IRQ_THRESH 0x6018
#define MADC_MAX_TRANS  0x601A

#define MADC_CBLT_CTRL  0x6020
#define MADC_CBLT_ADDR  0x6022
#define MADC_MCST_ADDR  0x6024
#define MADC_VIPA_HDR   0x6026

#define MADC_DATA_LEN   0x6030
#define MADC_DATA_FORM  0x6032
#define MADC_READ_RESET 0x6034
#define MADC_MULTIEVENT 0x6036
#define MADC_EOE_TYPE   0x6038
#define MADC_START_ACQ  0x603a
#define MADC_FIFO_RESET 0x603c
#define MADC_DATA_RDY   0x603e

#define MADC_BANK_MODE  0x6040
#define MADC_ADC_RES    0x6042
#define MADC_OUT_FORM   0x6044
#define MADC_ADC_OVER   0x6046
#define MADC_SLIDE_OFF  0x6048
#define MADC_OVER_CLIP  0x604a

#define MADC_HOLD_DLY0  0x6050
#define MADC_HOLD_DLY1  0x6052
#define MADC_HOLD_WDTH0 0x6054
#define MADC_HOLD_WDTH1 0x6056
#define MADC_USE_GG     0x6058

#define MADC_IN_RANGE   0x6060
#define MADC_ECL_TERM   0x6062
#define MADC_ECL_GATE1  0x6064
#define MADC_ECL_FC     0x6066
#define MADC_ECL_BUSY   0x6068
#define MADC_NIM_GATE1  0x606a
#define MADC_NIM_FC     0x606c
#define MADC_NIM_BUSY   0x606e

#define MADC_PULSER     0x6070

#define MADC_RC_BUSNUM  0x6080
#define MADC_RC_MODNUM  0x6082
#define MADC_RC_OPCODE  0x6084
#define MADC_RC_ADDR    0x6086
#define MADC_RC_DATA    0x6088
#define MADC_RC_STATUS  0x608a

#define MADC_CTR_RESET  0x6090
#define MADC_CTR_LO     0x6092
#define MADC_CTR_HI     0x6094
#define MADC_TMR_SRC    0x6096
#define MADC_TMR_DIV    0x6098
#define MADC_TMR_LO     0x609c
#define MADC_TMR_HI     0x609e

#define MADC_TIME_BUSY_LO  0x60a0
#define MADC_TIME_BUSY_HI  0x60a2
#define MADC_TIME_GATE1_LO 0x60a4
#define MADC_TIME_GATE1_HI 0x60a6
#define MADC_TIME_0        0x60a8
#define MADC_TIME_1        0x60aa
#define MADC_TIME_2        0x60ac
#define MADC_STOP_CTR      0x60ae

// END MADC ADDRESSSES

#define MADC_ADDR_SRC_BRD 0x0000
#define MADC_ADDR_SRC_REG 0x0001

#define MADC_MOD_ID_MASK 0x00ff
#define MADC_MOD_ID_AUTO 0x00ff

#define MADC_IRQ_LEVEL_MASK 0x0007
#define MADC_IRQ_LEVEL_OFF  0x0000

#define MADC_IRQ_VECTOR_MASK 0x00ff

#define MADC_IRQ_THRESH_MASK 0x03ff
#define MADC_IRQ_THRESH_MAX  0x03bc

#define MADC_MAX_TRANS_MASK  0x03ff

//When writing
#define MADC_CBLT_CTRL_WRT_CBLT_DISABLE  0x0001
#define MADC_CBLT_CTRL_WRT_CBLT_ENABLE   0x0002
#define MADC_CBLT_CTRL_WRT_LAST_DISABLE  0x0004
#define MADC_CBLT_CTRL_WRT_LAST_ENABLE   0x0008
#define MADC_CBLT_CTRL_WRT_FIRST_DISABLE 0x0010
#define MADC_CBLT_CTRL_WRT_FIRST_ENABLE  0x0020
#define MADC_CBLT_CTRL_WRT_MCST_DISABLE  0x0040
#define MADC_CBLT_CTRL_WRT_MCST_ENABLE   0x0080

//When reading
#define MADC_CBLT_CTRL_RD_CBLT_ENABLE    0x0001
#define MADC_CBLT_CTRL_RD_LAST_ENABLE    0x0004
#define MADC_CBLT_CTRL_RD_FIRST_ENABLE   0x0010
#define MADC_CBLT_CTRL_RD_MCST_ENABLE    0x0040

#define MADC_CBLT_ADDR_MASK 0x00ff
#define MADC_MCST_ADDR_MASK 0x00ff

#define MADC_DATA_LEN_MASK 0x03ff

#define MADC_DATA_FORM_8  0x0000
#define MADC_DATA_FORM_16 0x0001
#define MADC_DATA_FORM_32 0x0002
#define MADC_DATA_FORM_64 0x0003

#define MADC_MULTIEVENT_OFF 0x0000
#define MADC_MULTIEVENT_ON 0x0001
#define MADC_MULTIEVENT_LIMIT 0x0003

#define MADC_EOE_TYPE_COUNT 0x0000
#define MADC_EOE_TYPE_TIME  0x0001

#define MADC_BANK_MODE_SINGLE      0x0000
#define MADC_BANK_MODE_INDEPENDENT 0x0001
#define MADC_BANK_MODE_TOGGLE      0x0002

//Also used for MADC_ADC_OVER
#define MADC_ADC_RES_2K    0x0000
#define MADC_ADC_RES_4K    0x0001
#define MADC_ADC_RES_4K_HI 0x0002
#define MADC_ADC_RES_8K    0x0003
#define MADC_ADC_RES_8K_HI 0x0004

#define MADC_HOLD_MASK 0x00ff

#define MADC_USE_GG_OFF   0x0000
#define MADC_USE_GG_G1_ON 0x0001
#define MADC_USE_GG_G2_ON 0x0002
#define MADC_USE_GG_ON    0x0003

#define MADC_IN_RANGE_4V  0x0000
#define MADC_IN_RANGE_8V  0x0002
#define MADC_IN_RANGE_10V 0x0001

#define MADC_ECL_TERM_GATE0 0x0001
#define MADC_ECL_TERM_GATE1 0x0002
#define MADC_ECL_TERM_FC    0x0004
#define MADC_ECL_TERM_BUSY  0x0008

#define MADC_ECL_GATE1_YES 0x0000
#define MADC_ECL_GATE1_OSC 0x0001

#define MADC_ECL_FC_ADC   0x0000
#define MADC_ECL_FC_TIME  0x0001

#define MADC_ECL_BUSY_BUSY 0x0000

#define MADC_NIM_GATE1_YES 0x0000
#define MADC_NIM_GATE1_OSC 0x0001

#define MADC_NIM_FC_ADC   0x0000
#define MADC_NIM_FC_TIME  0x0001

#define MADC_NIM_BUSY_BUSY  0x0000
#define MADC_NIM_BUSY_GATE0 0x0001
#define MADC_NIM_BUSY_GATE1 0x0002
#define MADC_NIM_BUSY_CBUS  0x0003

#define MADC_RC_BUSNUM_MASK   0x0003
#define MADC_RC_MODNUM_MASK   0x000f

#define MADC_RC_OPCODE_RC_ON  0x0003
#define MADC_RC_OPCODE_RC_OFF 0x0004
#define MADC_RC_OPCODE_ID     0x0006
#define MADC_RC_OPCODE_WRITE  0x0010
#define MADC_RC_OPCODE_READ   0x0012

#define MADC_RC_ADDR_MASK     0x00ff
#define MADC_RC_DATA_MASK     0xffff

#define MADC_RC_STATUS_MASK   0x000f
#define MADC_RC_STATUS_ERRORS 0x000e
#define MADC_RC_STATUS_ACTIVE 0x0001
#define MADC_RC_STATUS_COLL   0x0002
#define MADC_RC_STATUS_TERM   0x0004
#define MADC_RC_STATUS_RESP   0x0008


#define MADC_CTR_MASK     0xffff

#define MADC_CTR_RESET_A       0x0001
#define MADC_CTR_RESET_B       0x0002

#define MADC_TMR_SRC_VME       0x0000
#define MADC_TMR_SRC_EXT       0x0001
#define MADC_TMR_SRC_EXT_RESET 0x0002

#define MADC_TMR_DIV_MASK 0x0003

#define MADC_TMR_MASK     0xffff

#define V785_MULTICAST_SHIFT      24

#define MADC_ADDR(x) (MADC_BADDR | x)

#endif /* V785_ADC_REGS_H */
