
<html><head><title>Guidance for Specifying Disciplines for Scopes</title>
<meta name="Approver" content="Technical Publications" />
<meta name="Author" content="jaini" />
<meta name="CreateDate" content="2023-03-01" />
<meta name="CreateTime" content="1677668978" />
<meta name="DataType" content="Manuals" />
<meta name="Description" content="Describes the Virtuoso AMS Designer simulator and Xcelium Simulator with mixed-signal option that supports the Verilog-AMS,  VHDL-AMS, and SystemVerilog-AMS language standards." />
<meta name="DocTitle" content="Spectre AMS Designer and Xcelium Simulator Mixed-Signal User Guide" />
<meta name="DocType" content="User Guide" />
<meta name="FileTitle" content="Guidance for Specifying Disciplines for Scopes" />
<meta name="Keywords" content="" />
<meta name="topic_type" content="reference" />
<meta name="reference_type" content="" />
<meta name="prod_feature" content="Analog Mixed-Signal,Digital Mixed-Signal,Digital Mixed-Signal," />
<meta name="prod_subfeature" content="Elaboration, Discipline Resolution, Elaboration," />
<meta name="new_topic" content="No" />
<meta name="spotlight_topic" content="" />
<meta name="FileType" content="Chapter" />
<meta name="Keyword" content="ams_dms_simug" />
<meta name="Language" content="English" />
<meta name="ModifiedDate" content="2023-03-01" />
<meta name="ModifiedTime" content="1677668978" />
<meta name="NextFile" content="Precedence_of_Discipline_Specification_Methods.html" />
<meta name="Group" content="Mixed-Signal Simulation" />
<meta name="Platform" content="Functional Verification," />
<meta name="PrevFile" content="Delay_Modes_in_Mixed-Signal_Designs.html" />
<meta name="c_product" content="Xcelium," />
<meta name="Product" content="Xcelium," />
<meta name="ProductFamily" content="Xcelium," />
<meta name="ProductVersion" content="22.09" />
<meta name="RightsManagement" content="Copyright 2023 Cadence Design Systems Inc." />
<meta name="Title" content="Spectre AMS Designer and Xcelium Simulator Mixed-Signal User Guide -- Guidance for Specifying Disciplines for Scopes" />
<meta name="Version" content="22.09" />
<meta name="Renderer" content="WIKI" />
<meta name="SpaceKey" content="amssimug2209" />
<meta name="confluence-version" content="7.4.1" />
<meta name="ecms-plugin-version" content="04.10.026" />

        
        <link href="styles/site.css" rel="stylesheet" type="text/css" />
        <meta content="text/html; charset=UTF-8" http-equiv="Content-Type" />
    

    
<script>
  document.addEventListener("DOMContentLoaded", function(event) {
    document.querySelectorAll("img").forEach((img, index) => {
   img.addEventListener("click", (e) => { 
    document.querySelector("#cad_image_modal").classList.add("opac");
      document.querySelector("#cad_image_modal_center").innerHTML = `<img style="position:absolute;top:0;bottom:0;left:0;right:0; margin: auto;max-height: 96%;max-width: 96%;" src="${e.target.src}">`;});});});
</script>

<style>
 img{cursor:pointer;
 }
 #cad_image_modal{
 position:fixed;left:0;top:0;width:100%;background:#00000099;overflow:hidden;height:0;opacity:0;transition: height 0ms 1s, opacity 1s 0ms;
 }
 #cad_image_modal.opac{height: 100%;opacity: 1;transition: height 0ms 0ms, opacity 1s 0ms;
 }
 #cad_image_modal span{
  position:fixed;right:10px;top:10px;cursor:pointer;color:#fff;
 }
 </style>

</head><body style="background-color: #FFFFFF;"><!-- Begin Buttons --><header xmlns:html="http://www.w3.org/1999/xhtml"><div class="docHeadr">Product Documentation<img src="images/Cadence-Logo.jpg" /></div>
<nav class="blueHead"><ul><li><a class="content" href="ams_dms_simugTOC.html">Contents</a></li><li><a class="prev" href="Delay_Modes_in_Mixed-Signal_Designs.html" title="Delay_Modes_in_Mixed-Signal_Designs">Delay_Modes_in_Mixed-Signal_De ...</a></li><li style="float: right;"><a class="viewPrint" href="ams_dms_simug.pdf">View/Print PDF</a></li><li style="float: right;margin-right: 25px;"><a class="nextd" href="Precedence_of_Discipline_Specification_Methods.html" title="Precedence_of_Discipline_Specification_Methods">Precedence_of_Discipline_Speci ...</a></li></ul></nav></header><!-- End Buttons --><div xmlns:html="http://www.w3.org/1999/xhtml" style="font-size:14px;line-height:1.42857142857;margin:20px 0 0 0;font-weight:bold;"><center>Spectre AMS Designer and Xcelium Simulator Mixed-Signal User Guide<br />Product Version 22.09, September 2022</center></div>
<div xmlns:html="http://www.w3.org/1999/xhtml" style="margin-left:5%;">
<p></p>

<p></p>
<div id="main-header">
                    
                    
                                                <h1 style="margin: 4px 0 4px;"><span>Guidance for Specifying Disciplines for Scopes</span></h1>

                    
                </div>
<div class="wiki-content group" id="main-content">
                    
<p>The several methods for specifying disciplines allow you to fine-tune the discipline resolution process. The following table lists how to apply these methods appropriately for different design configurations.</p>
<div class="table-wrap"><table class="wrapped confluenceTable"><colgroup><col /><col /></colgroup><tbody><tr><th class="confluenceTh">
<p>If the design...</p>
</th><th class="confluenceTh">
<p>Then...</p>
</th></tr>
<tr><td class="confluenceTd">
<p>Uses digital blocks with transistors at the leaf level</p>
</td>
<td class="confluenceTd">
<p>Turn off discipline resolution completely by specifying<code> -disres&#160;none.</code></p>
</td>
</tr>
<tr><td class="confluenceTd">
<p>Has clearly defined boundaries between analog and digital</p>
</td>
<td class="confluenceTd">
<p>Turn off discipline resolution where it is not required by specifying <code>-setdiscipline&#160;&quot;no_dr scope_discipline</code><code>&quot;.</code> Use&#160;<code>‑disres</code>&#160;<code>default</code> or&#160;<code>‑disres</code>&#160;<code>detailed </code>to specify the discipline resolution process to use elsewhere.</p>
</td>
</tr>
<tr><td class="confluenceTd">
<p>Does not have clearly defined boundaries between analog and digital</p>
</td>
<td class="confluenceTd">
<p>Run discipline resolution on the complete design and specify disciplines where required by specifying<code> -setdiscipline&#160;&quot; </code><code> scope discipline</code><code> &quot;.</code> Use<code> -disres default </code>or<code> -disres detailed </code>to specify the discipline resolution process to use.</p>
</td>
</tr>
</tbody></table></div>

<p>For example, you might have a design that contains a SPICE or Verilog-AMS block sandwiched between two digital blocks with known and clearly-defined boundaries between analog and digital.</p>
<p align="left"><span class="confluence-embedded-file-wrapper confluence-embedded-manual-size"><img class="confluence-embedded-image" data-base-url="https://rdwiki.cadence.com" data-image-src="attachments/475368399/475368400.png" data-linked-resource-container-id="475368399" data-linked-resource-container-version="1" data-linked-resource-content-type="image/png" data-linked-resource-default-alias="chap7.17.1.3.png" data-linked-resource-id="475368400" data-linked-resource-type="attachment" data-linked-resource-version="1" data-unresolved-comment-count="0" src="attachments/475368399/475368400.png" width="640px" /></span></p>

<p>Using ordinary discipline resolution without scopes, analog disciplines might propagate into domainless nets within the digital blocks. The following scoped options restrict such movement and allow the elaborator to insert connect modules at the well-defined boundaries.</p>

<p>If<code> top.D1.A1 </code>is an analog behavioral block, such as Verilog-AMS, you might use the following options to specify a discipline of<code> electrical </code>for domainless nets in<code> A1 </code>and to specify discrete disciplines for domainless nets in<code> D1 </code>and<code> D2.</code></p>

<p><code> -setdiscipline &quot;no_dr inst-Top.D1- logic1&quot;<br />-setdiscipline &quot;no_dr inst-Top.D1.A1- electrical&quot;<br />-setdiscipline &quot;no_dr inst-Top.D1.A1.D2- logic2&quot; </code></p>

<p>If<code> top.D1.A1 </code>is a SPICE block introduced through an <code>amsd</code>&#160;block or a <code>modelpath</code>&#160;setting, there is no need to specify the discipline because the use of the <code>amsd</code>&#160;block or modelpath setting indicates that the SPICE or Verilog-A block is an <code>analog</code>&#160;block of the<code> electrical </code>discipline. In this case, you need to specify settings only for the digital blocks.</p>

<p><code> -setdiscipline &quot;no_dr inst-Top.D1- logic1&quot;<br />-setdiscipline &quot;no_dr inst-Top.D1.A1.D2- logic2&quot; </code></p>

<p>To turn off discipline resolution completely, you might use the<code> no_dr </code>value at the top scope of the design. You can achieve the same effect by using the<code> -disres none </code>option.</p>

<p><code> -setdiscipline &quot;no_dr cell-Top- logic1&quot;<br />-setdiscipline &quot;no_dr inst-Top.D1- logic1&quot;<br />-setdiscipline &quot;no_dr inst-Top.D1.A1- electrical&quot;<br />-setdiscipline &quot;no_dr inst-Top.D1.A1.D2- logic2&quot; </code></p>

<p>Turning off discipline resolution speeds up elaboration but leaves you with the responsibility of identifying the partitions that require connect module insertion.</p>
<h5 id="GuidanceforSpecifyingDisciplinesforScopes-NotesonSpecifyingDisciplinesforMixedVerilog-AMS/VHDL-AMSDesignssetdisciplineNotes1040141">Notes on Specifying Disciplines for Mixed Verilog-AMS/VHDL-AMS Designs<span class="confluence-anchor-link" id="GuidanceforSpecifyingDisciplinesforScopes-setdisciplineNotes"></span><span class="confluence-anchor-link" id="GuidanceforSpecifyingDisciplinesforScopes-1040141"></span></h5>
<p>For the<code> INST </code>form,</p>

<p><code>-setdiscipline &quot;INST-<em>hierarchical_instance_name - discipline_name</em>&quot;</code></p>

<p>you can use<code> : </code>or<code> . </code>to delimit each unit in the<code> hierarchical_instance_name </code>such that the following two statements have the same effect:</p>

<p><code> -setdiscipline &quot;<a class="external-link" href="https://inst-top.vh.ve.vh.ve" rel="nofollow">inst-top.vh.ve.vh.ve</a>- logic2&quot; </code></p>

<p><code> -setdiscipline &quot;inst-top:vh:ve:vh:ve- logic2&quot; </code></p>

<p>When VHDL-AMS is the top-level instance, you can use<code> : </code>to represent the top-level entity (instead of its name). For example, if you had a Verilog-AMS instance,<code> ve_1 </code>, in a VHDL-AMS top-level entity,<code> VHDL_TOP </code>, you specify the full path as<code> :ve_1 </code>or<code> .ve_1 </code>:</p>

<p><code> -setdiscipline &quot;inst-:ve_1- logic2&quot; </code></p>

<p><code> -setdiscipline &quot;inst-.ve_1- logic2&quot; </code></p>

<p>Scope matching rules depend on the language for each level of the hierarchy: For VHDL-AMS, scope matching rules are case-insensitive; for Verilog-AMS, scope matching rules are case-sensitive. In the following example, scope matching rules are case-insensitive because<code> vh </code>is a VHDL-AMS instance that contains Verilog-AMS instances<code> ve1 </code>and<code> ve2 </code>, so both of these paths are the same:</p>

<p><code> top.vh.VE1.vh2.VE2 // case-insensitive scope matching rules (vh is VHDL) </code></p>

<p><code> top.vh.ve1.vh2.ve2 // these two paths are the same </code></p>

<p>In the following example, scope matching rules are case-sensitive because the top-level unit is Verilog-AMS, so these two paths are not the same:</p>

<p><code> top.vh.VE1.vh2.VE2 // case-sensitive scope matching rules (Verilog-AMS top) </code></p>

<p><code> top.VH.ve1.vh2.ve2 // these two paths are not the same (vh is different from VH) </code></p>

<p>For the<code> CELL </code>form,</p>

<p><span style="">&quot;CELL-<code> lib_name.</code><code> cell_name </code>:<code> view_name </code>-<code> discipline_name </code>&quot;</span></p>

<p><span style="">&quot;CELL-<code> lib_name.</code><code> cell_name </code>-<code> discipline_name </code>&quot;</span></p>

<p><span style="">&quot;CELL-<code> cell_name </code>-<code> discipline_name </code>&quot;</span></p>

<p>You must use a dot character (<code>.</code>) between the library and cell names, and colon (<code>:</code>) to delimit the view name. (The colon and dot characters are only interchangeable for the<code> INST </code>form.) As with the<code> INST </code>form, scoping rules depend on the language of the parent design unit. For example, the following two cell specifiers are the same because the parent design unit is VHDL-AMS, so case-insensitive scope matching rules apply:</p>

<p><code> WORKLIB.VHDL_ENTITY:ARCH // case-insensitive scope matching rules apply </code></p>

<p><code> worklib.vhdl_entity:arch // so these two cells are the same </code></p>

<p>The following two cell specifiers are not the same because the parent design unit is Verilog-AMS, so case-sensitive scope matching rules apply:</p>

<p><code> WORKLIB.VE_TOP:MODULE // case-sensitive scope matching rules apply </code></p>

<p><code> worklib.ve_top:module // so these two cells are not the same </code></p>
<h5 id="GuidanceforSpecifyingDisciplinesforScopes-RelatedTopic">Related Topic</h5><ul><li><a href="Precedence_of_Discipline_Specification_Methods.html">Precedence of Discipline Specification Methods</a></li></ul>
                    </div>
<br /><br /></div>
<footer xmlns:html="http://www.w3.org/1999/xhtml"><nav class="navigation"><b><em><a href="Delay_Modes_in_Mixed-Signal_Designs.html" id="prev" title="Delay_Modes_in_Mixed-Signal_Designs">Delay_Modes_in_Mixed-Signal_De ...</a></em></b><b><em><a href="Precedence_of_Discipline_Specification_Methods.html" id="nex" title="Precedence_of_Discipline_Specification_Methods">Precedence_of_Discipline_Speci ...</a></em></b></nav><div>
          For further assistance, contact <a href="https://support.cadence.com">Cadence Online Support</a>. Copyright &#169; 2023, <a href="https://www.cadence.com">Cadence Design Systems, Inc.</a> All rights reserved.
        </div>
</footer><br xmlns:html="http://www.w3.org/1999/xhtml" />
<div id="cad_image_modal" style="background-color: rgba(0, 0, 0, 0.6);"><center id="cad_image_modal_center">&#160;&#10240;</center><span style="margin-right:50px;margin-top:100px;font-weight:bold;font-size:20px;background:#e5e5e5;border:1px solid #e5e5e5;border-radius:25px;height:30px;width:20px;padding-left:6px;padding-top:2px;color: black;" onclick="document.querySelector('#cad_image_modal').classList.remove('opac');">X</span></div>

</body></html>