multiline_comment|/*---------------------------------------------------------------------------+&n; |  reg_add_sub.c                                                            |&n; |                                                                           |&n; | Functions to add or subtract two registers and put the result in a third. |&n; |                                                                           |&n; | Copyright (C) 1992,1993,1997                                              |&n; |                  W. Metzenthen, 22 Parker St, Ormond, Vic 3163, Australia |&n; |                  E-mail   billm@suburbia.net                              |&n; |                                                                           |&n; |                                                                           |&n; +---------------------------------------------------------------------------*/
multiline_comment|/*---------------------------------------------------------------------------+&n; |  For each function, the destination may be any FPU_REG, including one of  |&n; | the source FPU_REGs.                                                      |&n; |  Each function returns 0 if the answer is o.k., otherwise a non-zero      |&n; | value is returned, indicating either an exception condition or an         |&n; | internal error.                                                           |&n; +---------------------------------------------------------------------------*/
macro_line|#include &quot;exception.h&quot;
macro_line|#include &quot;reg_constant.h&quot;
macro_line|#include &quot;fpu_emu.h&quot;
macro_line|#include &quot;control_w.h&quot;
macro_line|#include &quot;fpu_system.h&quot;
r_static
r_int
id|add_sub_specials
c_func
(paren
id|FPU_REG
r_const
op_star
id|a
comma
id|u_char
id|taga
comma
id|u_char
id|signa
comma
id|FPU_REG
r_const
op_star
id|b
comma
id|u_char
id|tagb
comma
id|u_char
id|signb
comma
id|FPU_REG
op_star
id|dest
comma
r_int
id|deststnr
comma
r_int
id|control_w
)paren
suffix:semicolon
multiline_comment|/*&n;  Operates on st(0) and st(n), or on st(0) and temporary data.&n;  The destination must be one of the source st(x).&n;  */
DECL|function|FPU_add
r_int
id|FPU_add
c_func
(paren
id|FPU_REG
r_const
op_star
id|b
comma
id|u_char
id|tagb
comma
r_int
id|deststnr
comma
r_int
id|control_w
)paren
(brace
id|FPU_REG
op_star
id|a
op_assign
op_amp
id|st
c_func
(paren
l_int|0
)paren
suffix:semicolon
id|FPU_REG
op_star
id|dest
op_assign
op_amp
id|st
c_func
(paren
id|deststnr
)paren
suffix:semicolon
id|u_char
id|signb
op_assign
id|getsign
c_func
(paren
id|b
)paren
suffix:semicolon
id|u_char
id|taga
op_assign
id|FPU_gettag0
c_func
(paren
)paren
suffix:semicolon
id|u_char
id|signa
op_assign
id|getsign
c_func
(paren
id|a
)paren
suffix:semicolon
id|u_char
id|saved_sign
op_assign
id|getsign
c_func
(paren
id|dest
)paren
suffix:semicolon
r_int
id|diff
comma
id|tag
comma
id|expa
comma
id|expb
suffix:semicolon
r_if
c_cond
(paren
op_logical_neg
(paren
id|taga
op_or
id|tagb
)paren
)paren
(brace
id|expa
op_assign
id|exponent
c_func
(paren
id|a
)paren
suffix:semicolon
id|expb
op_assign
id|exponent
c_func
(paren
id|b
)paren
suffix:semicolon
id|valid_add
suffix:colon
multiline_comment|/* Both registers are valid */
r_if
c_cond
(paren
op_logical_neg
(paren
id|signa
op_xor
id|signb
)paren
)paren
(brace
multiline_comment|/* signs are the same */
id|tag
op_assign
id|FPU_u_add
c_func
(paren
id|a
comma
id|b
comma
id|dest
comma
id|control_w
comma
id|signa
comma
id|expa
comma
id|expb
)paren
suffix:semicolon
)brace
r_else
(brace
multiline_comment|/* The signs are different, so do a subtraction */
id|diff
op_assign
id|expa
op_minus
id|expb
suffix:semicolon
r_if
c_cond
(paren
op_logical_neg
id|diff
)paren
(brace
id|diff
op_assign
id|a-&gt;sigh
op_minus
id|b-&gt;sigh
suffix:semicolon
multiline_comment|/* This works only if the ms bits&n;&t;&t;&t;&t;&t;    are identical. */
r_if
c_cond
(paren
op_logical_neg
id|diff
)paren
(brace
id|diff
op_assign
id|a-&gt;sigl
OG
id|b-&gt;sigl
suffix:semicolon
r_if
c_cond
(paren
op_logical_neg
id|diff
)paren
id|diff
op_assign
op_minus
(paren
id|a-&gt;sigl
OL
id|b-&gt;sigl
)paren
suffix:semicolon
)brace
)brace
r_if
c_cond
(paren
id|diff
OG
l_int|0
)paren
(brace
id|tag
op_assign
id|FPU_u_sub
c_func
(paren
id|a
comma
id|b
comma
id|dest
comma
id|control_w
comma
id|signa
comma
id|expa
comma
id|expb
)paren
suffix:semicolon
)brace
r_else
r_if
c_cond
(paren
id|diff
OL
l_int|0
)paren
(brace
id|tag
op_assign
id|FPU_u_sub
c_func
(paren
id|b
comma
id|a
comma
id|dest
comma
id|control_w
comma
id|signb
comma
id|expb
comma
id|expa
)paren
suffix:semicolon
)brace
r_else
(brace
id|FPU_copy_to_regi
c_func
(paren
op_amp
id|CONST_Z
comma
id|TAG_Zero
comma
id|deststnr
)paren
suffix:semicolon
multiline_comment|/* sign depends upon rounding mode */
id|setsign
c_func
(paren
id|dest
comma
(paren
(paren
id|control_w
op_amp
id|CW_RC
)paren
op_ne
id|RC_DOWN
)paren
ques
c_cond
id|SIGN_POS
suffix:colon
id|SIGN_NEG
)paren
suffix:semicolon
r_return
id|TAG_Zero
suffix:semicolon
)brace
)brace
r_if
c_cond
(paren
id|tag
OL
l_int|0
)paren
(brace
id|setsign
c_func
(paren
id|dest
comma
id|saved_sign
)paren
suffix:semicolon
r_return
id|tag
suffix:semicolon
)brace
id|FPU_settagi
c_func
(paren
id|deststnr
comma
id|tag
)paren
suffix:semicolon
r_return
id|tag
suffix:semicolon
)brace
r_if
c_cond
(paren
id|taga
op_eq
id|TAG_Special
)paren
id|taga
op_assign
id|FPU_Special
c_func
(paren
id|a
)paren
suffix:semicolon
r_if
c_cond
(paren
id|tagb
op_eq
id|TAG_Special
)paren
id|tagb
op_assign
id|FPU_Special
c_func
(paren
id|b
)paren
suffix:semicolon
r_if
c_cond
(paren
(paren
(paren
id|taga
op_eq
id|TAG_Valid
)paren
op_logical_and
(paren
id|tagb
op_eq
id|TW_Denormal
)paren
)paren
op_logical_or
(paren
(paren
id|taga
op_eq
id|TW_Denormal
)paren
op_logical_and
(paren
id|tagb
op_eq
id|TAG_Valid
)paren
)paren
op_logical_or
(paren
(paren
id|taga
op_eq
id|TW_Denormal
)paren
op_logical_and
(paren
id|tagb
op_eq
id|TW_Denormal
)paren
)paren
)paren
(brace
id|FPU_REG
id|x
comma
id|y
suffix:semicolon
r_if
c_cond
(paren
id|denormal_operand
c_func
(paren
)paren
OL
l_int|0
)paren
r_return
id|FPU_Exception
suffix:semicolon
id|FPU_to_exp16
c_func
(paren
id|a
comma
op_amp
id|x
)paren
suffix:semicolon
id|FPU_to_exp16
c_func
(paren
id|b
comma
op_amp
id|y
)paren
suffix:semicolon
id|a
op_assign
op_amp
id|x
suffix:semicolon
id|b
op_assign
op_amp
id|y
suffix:semicolon
id|expa
op_assign
id|exponent16
c_func
(paren
id|a
)paren
suffix:semicolon
id|expb
op_assign
id|exponent16
c_func
(paren
id|b
)paren
suffix:semicolon
r_goto
id|valid_add
suffix:semicolon
)brace
r_if
c_cond
(paren
(paren
id|taga
op_eq
id|TW_NaN
)paren
op_logical_or
(paren
id|tagb
op_eq
id|TW_NaN
)paren
)paren
(brace
r_if
c_cond
(paren
id|deststnr
op_eq
l_int|0
)paren
r_return
id|real_2op_NaN
c_func
(paren
id|b
comma
id|tagb
comma
id|deststnr
comma
id|a
)paren
suffix:semicolon
r_else
r_return
id|real_2op_NaN
c_func
(paren
id|a
comma
id|taga
comma
id|deststnr
comma
id|a
)paren
suffix:semicolon
)brace
r_return
id|add_sub_specials
c_func
(paren
id|a
comma
id|taga
comma
id|signa
comma
id|b
comma
id|tagb
comma
id|signb
comma
id|dest
comma
id|deststnr
comma
id|control_w
)paren
suffix:semicolon
)brace
multiline_comment|/* Subtract b from a.  (a-b) -&gt; dest */
DECL|function|FPU_sub
r_int
id|FPU_sub
c_func
(paren
r_int
id|flags
comma
r_int
id|rm
comma
r_int
id|control_w
)paren
(brace
id|FPU_REG
r_const
op_star
id|a
comma
op_star
id|b
suffix:semicolon
id|FPU_REG
op_star
id|dest
suffix:semicolon
id|u_char
id|taga
comma
id|tagb
comma
id|signa
comma
id|signb
comma
id|saved_sign
comma
id|sign
suffix:semicolon
r_int
id|diff
comma
id|tag
comma
id|expa
comma
id|expb
comma
id|deststnr
suffix:semicolon
id|a
op_assign
op_amp
id|st
c_func
(paren
l_int|0
)paren
suffix:semicolon
id|taga
op_assign
id|FPU_gettag0
c_func
(paren
)paren
suffix:semicolon
id|deststnr
op_assign
l_int|0
suffix:semicolon
r_if
c_cond
(paren
id|flags
op_amp
id|LOADED
)paren
(brace
id|b
op_assign
(paren
id|FPU_REG
op_star
)paren
id|rm
suffix:semicolon
id|tagb
op_assign
id|flags
op_amp
l_int|0x0f
suffix:semicolon
)brace
r_else
(brace
id|b
op_assign
op_amp
id|st
c_func
(paren
id|rm
)paren
suffix:semicolon
id|tagb
op_assign
id|FPU_gettagi
c_func
(paren
id|rm
)paren
suffix:semicolon
r_if
c_cond
(paren
id|flags
op_amp
id|DEST_RM
)paren
id|deststnr
op_assign
id|rm
suffix:semicolon
)brace
id|signa
op_assign
id|getsign
c_func
(paren
id|a
)paren
suffix:semicolon
id|signb
op_assign
id|getsign
c_func
(paren
id|b
)paren
suffix:semicolon
r_if
c_cond
(paren
id|flags
op_amp
id|REV
)paren
(brace
id|signa
op_xor_assign
id|SIGN_NEG
suffix:semicolon
id|signb
op_xor_assign
id|SIGN_NEG
suffix:semicolon
)brace
id|dest
op_assign
op_amp
id|st
c_func
(paren
id|deststnr
)paren
suffix:semicolon
id|saved_sign
op_assign
id|getsign
c_func
(paren
id|dest
)paren
suffix:semicolon
r_if
c_cond
(paren
op_logical_neg
(paren
id|taga
op_or
id|tagb
)paren
)paren
(brace
id|expa
op_assign
id|exponent
c_func
(paren
id|a
)paren
suffix:semicolon
id|expb
op_assign
id|exponent
c_func
(paren
id|b
)paren
suffix:semicolon
id|valid_subtract
suffix:colon
multiline_comment|/* Both registers are valid */
id|diff
op_assign
id|expa
op_minus
id|expb
suffix:semicolon
r_if
c_cond
(paren
op_logical_neg
id|diff
)paren
(brace
id|diff
op_assign
id|a-&gt;sigh
op_minus
id|b-&gt;sigh
suffix:semicolon
multiline_comment|/* Works only if ms bits are identical */
r_if
c_cond
(paren
op_logical_neg
id|diff
)paren
(brace
id|diff
op_assign
id|a-&gt;sigl
OG
id|b-&gt;sigl
suffix:semicolon
r_if
c_cond
(paren
op_logical_neg
id|diff
)paren
id|diff
op_assign
op_minus
(paren
id|a-&gt;sigl
OL
id|b-&gt;sigl
)paren
suffix:semicolon
)brace
)brace
r_switch
c_cond
(paren
(paren
(paren
(paren
r_int
)paren
id|signa
)paren
op_star
l_int|2
op_plus
id|signb
)paren
op_div
id|SIGN_NEG
)paren
(brace
r_case
l_int|0
suffix:colon
multiline_comment|/* P - P */
r_case
l_int|3
suffix:colon
multiline_comment|/* N - N */
r_if
c_cond
(paren
id|diff
OG
l_int|0
)paren
(brace
multiline_comment|/* |a| &gt; |b| */
id|tag
op_assign
id|FPU_u_sub
c_func
(paren
id|a
comma
id|b
comma
id|dest
comma
id|control_w
comma
id|signa
comma
id|expa
comma
id|expb
)paren
suffix:semicolon
)brace
r_else
r_if
c_cond
(paren
id|diff
op_eq
l_int|0
)paren
(brace
id|FPU_copy_to_regi
c_func
(paren
op_amp
id|CONST_Z
comma
id|TAG_Zero
comma
id|deststnr
)paren
suffix:semicolon
multiline_comment|/* sign depends upon rounding mode */
id|setsign
c_func
(paren
id|dest
comma
(paren
(paren
id|control_w
op_amp
id|CW_RC
)paren
op_ne
id|RC_DOWN
)paren
ques
c_cond
id|SIGN_POS
suffix:colon
id|SIGN_NEG
)paren
suffix:semicolon
r_return
id|TAG_Zero
suffix:semicolon
)brace
r_else
(brace
id|sign
op_assign
id|signa
op_xor
id|SIGN_NEG
suffix:semicolon
id|tag
op_assign
id|FPU_u_sub
c_func
(paren
id|b
comma
id|a
comma
id|dest
comma
id|control_w
comma
id|sign
comma
id|expb
comma
id|expa
)paren
suffix:semicolon
)brace
r_break
suffix:semicolon
r_case
l_int|1
suffix:colon
multiline_comment|/* P - N */
id|tag
op_assign
id|FPU_u_add
c_func
(paren
id|a
comma
id|b
comma
id|dest
comma
id|control_w
comma
id|SIGN_POS
comma
id|expa
comma
id|expb
)paren
suffix:semicolon
r_break
suffix:semicolon
r_case
l_int|2
suffix:colon
multiline_comment|/* N - P */
id|tag
op_assign
id|FPU_u_add
c_func
(paren
id|a
comma
id|b
comma
id|dest
comma
id|control_w
comma
id|SIGN_NEG
comma
id|expa
comma
id|expb
)paren
suffix:semicolon
r_break
suffix:semicolon
macro_line|#ifdef PARANOID
r_default
suffix:colon
id|EXCEPTION
c_func
(paren
id|EX_INTERNAL
op_or
l_int|0x111
)paren
suffix:semicolon
r_return
op_minus
l_int|1
suffix:semicolon
macro_line|#endif
)brace
r_if
c_cond
(paren
id|tag
OL
l_int|0
)paren
(brace
id|setsign
c_func
(paren
id|dest
comma
id|saved_sign
)paren
suffix:semicolon
r_return
id|tag
suffix:semicolon
)brace
id|FPU_settagi
c_func
(paren
id|deststnr
comma
id|tag
)paren
suffix:semicolon
r_return
id|tag
suffix:semicolon
)brace
r_if
c_cond
(paren
id|taga
op_eq
id|TAG_Special
)paren
id|taga
op_assign
id|FPU_Special
c_func
(paren
id|a
)paren
suffix:semicolon
r_if
c_cond
(paren
id|tagb
op_eq
id|TAG_Special
)paren
id|tagb
op_assign
id|FPU_Special
c_func
(paren
id|b
)paren
suffix:semicolon
r_if
c_cond
(paren
(paren
(paren
id|taga
op_eq
id|TAG_Valid
)paren
op_logical_and
(paren
id|tagb
op_eq
id|TW_Denormal
)paren
)paren
op_logical_or
(paren
(paren
id|taga
op_eq
id|TW_Denormal
)paren
op_logical_and
(paren
id|tagb
op_eq
id|TAG_Valid
)paren
)paren
op_logical_or
(paren
(paren
id|taga
op_eq
id|TW_Denormal
)paren
op_logical_and
(paren
id|tagb
op_eq
id|TW_Denormal
)paren
)paren
)paren
(brace
id|FPU_REG
id|x
comma
id|y
suffix:semicolon
r_if
c_cond
(paren
id|denormal_operand
c_func
(paren
)paren
OL
l_int|0
)paren
r_return
id|FPU_Exception
suffix:semicolon
id|FPU_to_exp16
c_func
(paren
id|a
comma
op_amp
id|x
)paren
suffix:semicolon
id|FPU_to_exp16
c_func
(paren
id|b
comma
op_amp
id|y
)paren
suffix:semicolon
id|a
op_assign
op_amp
id|x
suffix:semicolon
id|b
op_assign
op_amp
id|y
suffix:semicolon
id|expa
op_assign
id|exponent16
c_func
(paren
id|a
)paren
suffix:semicolon
id|expb
op_assign
id|exponent16
c_func
(paren
id|b
)paren
suffix:semicolon
r_goto
id|valid_subtract
suffix:semicolon
)brace
r_if
c_cond
(paren
(paren
id|taga
op_eq
id|TW_NaN
)paren
op_logical_or
(paren
id|tagb
op_eq
id|TW_NaN
)paren
)paren
(brace
id|FPU_REG
r_const
op_star
id|d1
comma
op_star
id|d2
suffix:semicolon
r_if
c_cond
(paren
id|flags
op_amp
id|REV
)paren
(brace
id|d1
op_assign
id|b
suffix:semicolon
id|d2
op_assign
id|a
suffix:semicolon
)brace
r_else
(brace
id|d1
op_assign
id|a
suffix:semicolon
id|d2
op_assign
id|b
suffix:semicolon
)brace
r_if
c_cond
(paren
id|flags
op_amp
id|LOADED
)paren
r_return
id|real_2op_NaN
c_func
(paren
id|b
comma
id|tagb
comma
id|deststnr
comma
id|d1
)paren
suffix:semicolon
r_if
c_cond
(paren
id|flags
op_amp
id|DEST_RM
)paren
r_return
id|real_2op_NaN
c_func
(paren
id|a
comma
id|taga
comma
id|deststnr
comma
id|d2
)paren
suffix:semicolon
r_else
r_return
id|real_2op_NaN
c_func
(paren
id|b
comma
id|tagb
comma
id|deststnr
comma
id|d2
)paren
suffix:semicolon
)brace
r_return
id|add_sub_specials
c_func
(paren
id|a
comma
id|taga
comma
id|signa
comma
id|b
comma
id|tagb
comma
id|signb
op_xor
id|SIGN_NEG
comma
id|dest
comma
id|deststnr
comma
id|control_w
)paren
suffix:semicolon
)brace
r_static
DECL|function|add_sub_specials
r_int
id|add_sub_specials
c_func
(paren
id|FPU_REG
r_const
op_star
id|a
comma
id|u_char
id|taga
comma
id|u_char
id|signa
comma
id|FPU_REG
r_const
op_star
id|b
comma
id|u_char
id|tagb
comma
id|u_char
id|signb
comma
id|FPU_REG
op_star
id|dest
comma
r_int
id|deststnr
comma
r_int
id|control_w
)paren
(brace
r_if
c_cond
(paren
(paren
(paren
id|taga
op_eq
id|TW_Denormal
)paren
op_logical_or
(paren
id|tagb
op_eq
id|TW_Denormal
)paren
)paren
op_logical_and
(paren
id|denormal_operand
c_func
(paren
)paren
OL
l_int|0
)paren
)paren
r_return
id|FPU_Exception
suffix:semicolon
r_if
c_cond
(paren
id|taga
op_eq
id|TAG_Zero
)paren
(brace
r_if
c_cond
(paren
id|tagb
op_eq
id|TAG_Zero
)paren
(brace
multiline_comment|/* Both are zero, result will be zero. */
id|u_char
id|different_signs
op_assign
id|signa
op_xor
id|signb
suffix:semicolon
id|FPU_copy_to_regi
c_func
(paren
id|a
comma
id|TAG_Zero
comma
id|deststnr
)paren
suffix:semicolon
r_if
c_cond
(paren
id|different_signs
)paren
(brace
multiline_comment|/* Signs are different. */
multiline_comment|/* Sign of answer depends upon rounding mode. */
id|setsign
c_func
(paren
id|dest
comma
(paren
(paren
id|control_w
op_amp
id|CW_RC
)paren
op_ne
id|RC_DOWN
)paren
ques
c_cond
id|SIGN_POS
suffix:colon
id|SIGN_NEG
)paren
suffix:semicolon
)brace
r_else
id|setsign
c_func
(paren
id|dest
comma
id|signa
)paren
suffix:semicolon
multiline_comment|/* signa may differ from the sign of a. */
r_return
id|TAG_Zero
suffix:semicolon
)brace
r_else
(brace
id|reg_copy
c_func
(paren
id|b
comma
id|dest
)paren
suffix:semicolon
r_if
c_cond
(paren
(paren
id|tagb
op_eq
id|TW_Denormal
)paren
op_logical_and
(paren
id|b-&gt;sigh
op_amp
l_int|0x80000000
)paren
)paren
(brace
multiline_comment|/* A pseudoDenormal, convert it. */
id|addexponent
c_func
(paren
id|dest
comma
l_int|1
)paren
suffix:semicolon
id|tagb
op_assign
id|TAG_Valid
suffix:semicolon
)brace
r_else
r_if
c_cond
(paren
id|tagb
OG
id|TAG_Empty
)paren
id|tagb
op_assign
id|TAG_Special
suffix:semicolon
id|setsign
c_func
(paren
id|dest
comma
id|signb
)paren
suffix:semicolon
multiline_comment|/* signb may differ from the sign of b. */
id|FPU_settagi
c_func
(paren
id|deststnr
comma
id|tagb
)paren
suffix:semicolon
r_return
id|tagb
suffix:semicolon
)brace
)brace
r_else
r_if
c_cond
(paren
id|tagb
op_eq
id|TAG_Zero
)paren
(brace
id|reg_copy
c_func
(paren
id|a
comma
id|dest
)paren
suffix:semicolon
r_if
c_cond
(paren
(paren
id|taga
op_eq
id|TW_Denormal
)paren
op_logical_and
(paren
id|a-&gt;sigh
op_amp
l_int|0x80000000
)paren
)paren
(brace
multiline_comment|/* A pseudoDenormal */
id|addexponent
c_func
(paren
id|dest
comma
l_int|1
)paren
suffix:semicolon
id|taga
op_assign
id|TAG_Valid
suffix:semicolon
)brace
r_else
r_if
c_cond
(paren
id|taga
OG
id|TAG_Empty
)paren
id|taga
op_assign
id|TAG_Special
suffix:semicolon
id|setsign
c_func
(paren
id|dest
comma
id|signa
)paren
suffix:semicolon
multiline_comment|/* signa may differ from the sign of a. */
id|FPU_settagi
c_func
(paren
id|deststnr
comma
id|taga
)paren
suffix:semicolon
r_return
id|taga
suffix:semicolon
)brace
r_else
r_if
c_cond
(paren
id|taga
op_eq
id|TW_Infinity
)paren
(brace
r_if
c_cond
(paren
(paren
id|tagb
op_ne
id|TW_Infinity
)paren
op_logical_or
(paren
id|signa
op_eq
id|signb
)paren
)paren
(brace
id|FPU_copy_to_regi
c_func
(paren
id|a
comma
id|TAG_Special
comma
id|deststnr
)paren
suffix:semicolon
id|setsign
c_func
(paren
id|dest
comma
id|signa
)paren
suffix:semicolon
multiline_comment|/* signa may differ from the sign of a. */
r_return
id|taga
suffix:semicolon
)brace
multiline_comment|/* Infinity-Infinity is undefined. */
r_return
id|arith_invalid
c_func
(paren
id|deststnr
)paren
suffix:semicolon
)brace
r_else
r_if
c_cond
(paren
id|tagb
op_eq
id|TW_Infinity
)paren
(brace
id|FPU_copy_to_regi
c_func
(paren
id|b
comma
id|TAG_Special
comma
id|deststnr
)paren
suffix:semicolon
id|setsign
c_func
(paren
id|dest
comma
id|signb
)paren
suffix:semicolon
multiline_comment|/* signb may differ from the sign of b. */
r_return
id|tagb
suffix:semicolon
)brace
macro_line|#ifdef PARANOID
id|EXCEPTION
c_func
(paren
id|EX_INTERNAL
op_or
l_int|0x101
)paren
suffix:semicolon
macro_line|#endif
r_return
id|FPU_Exception
suffix:semicolon
)brace
eof
