Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Fri Feb 26 11:06:05 2021
| Host         : LAPTOP-BMHAFMI5 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file water_fill_timing_summary_routed.rpt -pb water_fill_timing_summary_routed.pb -rpx water_fill_timing_summary_routed.rpx -warn_on_violation
| Design       : water_fill
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 16 register/latch pins with no clock driven by root clock pin: seg_disp/set_freq_reg/Q (HIGH)

 There are 44 register/latch pins with no clock driven by root clock pin: water_drop/set_freq_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 113 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 7 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 25 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.869        0.000                      0                  126        0.103        0.000                      0                  126        4.500        0.000                       0                    65  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         3.869        0.000                      0                  126        0.103        0.000                      0                  126        4.500        0.000                       0                    65  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        3.869ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.103ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.869ns  (required time - arrival time)
  Source:                 seg_disp/COUNT_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg_disp/COUNT_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.623ns  (logic 2.382ns (42.364%)  route 3.241ns (57.636%))
  Logic Levels:           9  (CARRY4=7 LUT6=2)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.080ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.559     5.080    seg_disp/CLOCK_IBUF_BUFG
    SLICE_X53Y19         FDRE                                         r  seg_disp/COUNT_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y19         FDRE (Prop_fdre_C_Q)         0.456     5.536 r  seg_disp/COUNT_reg[0]/Q
                         net (fo=3, routed)           0.544     6.080    seg_disp/COUNT_reg[0]
    SLICE_X52Y19         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     6.675 r  seg_disp/COUNT_reg[0]_i_7/CO[3]
                         net (fo=1, routed)           0.000     6.675    seg_disp/COUNT_reg[0]_i_7_n_0
    SLICE_X52Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.792 r  seg_disp/COUNT_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     6.792    seg_disp/COUNT_reg[0]_i_13_n_0
    SLICE_X52Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.909 r  seg_disp/COUNT_reg[0]_i_12/CO[3]
                         net (fo=1, routed)           0.000     6.909    seg_disp/COUNT_reg[0]_i_12_n_0
    SLICE_X52Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.026 r  seg_disp/COUNT_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     7.026    seg_disp/COUNT_reg[0]_i_14_n_0
    SLICE_X52Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.143 r  seg_disp/COUNT_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.143    seg_disp/COUNT_reg[0]_i_16_n_0
    SLICE_X52Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.260 r  seg_disp/COUNT_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.009     7.269    seg_disp/COUNT_reg[0]_i_15_n_0
    SLICE_X52Y25         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.584 f  seg_disp/COUNT_reg[0]_i_10/O[3]
                         net (fo=1, routed)           0.949     8.533    seg_disp/COUNT_reg[0]_i_10_n_4
    SLICE_X51Y25         LUT6 (Prop_lut6_I0_O)        0.307     8.840 r  seg_disp/COUNT[0]_i_3/O
                         net (fo=1, routed)           0.619     9.459    seg_disp/COUNT[0]_i_3_n_0
    SLICE_X51Y21         LUT6 (Prop_lut6_I0_O)        0.124     9.583 r  seg_disp/COUNT[0]_i_1__0/O
                         net (fo=32, routed)          1.120    10.703    seg_disp/COUNT[0]_i_1__0_n_0
    SLICE_X53Y25         FDRE                                         r  seg_disp/COUNT_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    10.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.435    14.776    seg_disp/CLOCK_IBUF_BUFG
    SLICE_X53Y25         FDRE                                         r  seg_disp/COUNT_reg[24]/C
                         clock pessimism              0.260    15.036    
                         clock uncertainty           -0.035    15.001    
    SLICE_X53Y25         FDRE (Setup_fdre_C_R)       -0.429    14.572    seg_disp/COUNT_reg[24]
  -------------------------------------------------------------------
                         required time                         14.572    
                         arrival time                         -10.703    
  -------------------------------------------------------------------
                         slack                                  3.869    

Slack (MET) :             3.869ns  (required time - arrival time)
  Source:                 seg_disp/COUNT_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg_disp/COUNT_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.623ns  (logic 2.382ns (42.364%)  route 3.241ns (57.636%))
  Logic Levels:           9  (CARRY4=7 LUT6=2)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.080ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.559     5.080    seg_disp/CLOCK_IBUF_BUFG
    SLICE_X53Y19         FDRE                                         r  seg_disp/COUNT_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y19         FDRE (Prop_fdre_C_Q)         0.456     5.536 r  seg_disp/COUNT_reg[0]/Q
                         net (fo=3, routed)           0.544     6.080    seg_disp/COUNT_reg[0]
    SLICE_X52Y19         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     6.675 r  seg_disp/COUNT_reg[0]_i_7/CO[3]
                         net (fo=1, routed)           0.000     6.675    seg_disp/COUNT_reg[0]_i_7_n_0
    SLICE_X52Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.792 r  seg_disp/COUNT_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     6.792    seg_disp/COUNT_reg[0]_i_13_n_0
    SLICE_X52Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.909 r  seg_disp/COUNT_reg[0]_i_12/CO[3]
                         net (fo=1, routed)           0.000     6.909    seg_disp/COUNT_reg[0]_i_12_n_0
    SLICE_X52Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.026 r  seg_disp/COUNT_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     7.026    seg_disp/COUNT_reg[0]_i_14_n_0
    SLICE_X52Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.143 r  seg_disp/COUNT_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.143    seg_disp/COUNT_reg[0]_i_16_n_0
    SLICE_X52Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.260 r  seg_disp/COUNT_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.009     7.269    seg_disp/COUNT_reg[0]_i_15_n_0
    SLICE_X52Y25         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.584 f  seg_disp/COUNT_reg[0]_i_10/O[3]
                         net (fo=1, routed)           0.949     8.533    seg_disp/COUNT_reg[0]_i_10_n_4
    SLICE_X51Y25         LUT6 (Prop_lut6_I0_O)        0.307     8.840 r  seg_disp/COUNT[0]_i_3/O
                         net (fo=1, routed)           0.619     9.459    seg_disp/COUNT[0]_i_3_n_0
    SLICE_X51Y21         LUT6 (Prop_lut6_I0_O)        0.124     9.583 r  seg_disp/COUNT[0]_i_1__0/O
                         net (fo=32, routed)          1.120    10.703    seg_disp/COUNT[0]_i_1__0_n_0
    SLICE_X53Y25         FDRE                                         r  seg_disp/COUNT_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    10.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.435    14.776    seg_disp/CLOCK_IBUF_BUFG
    SLICE_X53Y25         FDRE                                         r  seg_disp/COUNT_reg[25]/C
                         clock pessimism              0.260    15.036    
                         clock uncertainty           -0.035    15.001    
    SLICE_X53Y25         FDRE (Setup_fdre_C_R)       -0.429    14.572    seg_disp/COUNT_reg[25]
  -------------------------------------------------------------------
                         required time                         14.572    
                         arrival time                         -10.703    
  -------------------------------------------------------------------
                         slack                                  3.869    

Slack (MET) :             3.869ns  (required time - arrival time)
  Source:                 seg_disp/COUNT_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg_disp/COUNT_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.623ns  (logic 2.382ns (42.364%)  route 3.241ns (57.636%))
  Logic Levels:           9  (CARRY4=7 LUT6=2)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.080ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.559     5.080    seg_disp/CLOCK_IBUF_BUFG
    SLICE_X53Y19         FDRE                                         r  seg_disp/COUNT_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y19         FDRE (Prop_fdre_C_Q)         0.456     5.536 r  seg_disp/COUNT_reg[0]/Q
                         net (fo=3, routed)           0.544     6.080    seg_disp/COUNT_reg[0]
    SLICE_X52Y19         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     6.675 r  seg_disp/COUNT_reg[0]_i_7/CO[3]
                         net (fo=1, routed)           0.000     6.675    seg_disp/COUNT_reg[0]_i_7_n_0
    SLICE_X52Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.792 r  seg_disp/COUNT_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     6.792    seg_disp/COUNT_reg[0]_i_13_n_0
    SLICE_X52Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.909 r  seg_disp/COUNT_reg[0]_i_12/CO[3]
                         net (fo=1, routed)           0.000     6.909    seg_disp/COUNT_reg[0]_i_12_n_0
    SLICE_X52Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.026 r  seg_disp/COUNT_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     7.026    seg_disp/COUNT_reg[0]_i_14_n_0
    SLICE_X52Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.143 r  seg_disp/COUNT_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.143    seg_disp/COUNT_reg[0]_i_16_n_0
    SLICE_X52Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.260 r  seg_disp/COUNT_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.009     7.269    seg_disp/COUNT_reg[0]_i_15_n_0
    SLICE_X52Y25         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.584 f  seg_disp/COUNT_reg[0]_i_10/O[3]
                         net (fo=1, routed)           0.949     8.533    seg_disp/COUNT_reg[0]_i_10_n_4
    SLICE_X51Y25         LUT6 (Prop_lut6_I0_O)        0.307     8.840 r  seg_disp/COUNT[0]_i_3/O
                         net (fo=1, routed)           0.619     9.459    seg_disp/COUNT[0]_i_3_n_0
    SLICE_X51Y21         LUT6 (Prop_lut6_I0_O)        0.124     9.583 r  seg_disp/COUNT[0]_i_1__0/O
                         net (fo=32, routed)          1.120    10.703    seg_disp/COUNT[0]_i_1__0_n_0
    SLICE_X53Y25         FDRE                                         r  seg_disp/COUNT_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    10.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.435    14.776    seg_disp/CLOCK_IBUF_BUFG
    SLICE_X53Y25         FDRE                                         r  seg_disp/COUNT_reg[26]/C
                         clock pessimism              0.260    15.036    
                         clock uncertainty           -0.035    15.001    
    SLICE_X53Y25         FDRE (Setup_fdre_C_R)       -0.429    14.572    seg_disp/COUNT_reg[26]
  -------------------------------------------------------------------
                         required time                         14.572    
                         arrival time                         -10.703    
  -------------------------------------------------------------------
                         slack                                  3.869    

Slack (MET) :             3.869ns  (required time - arrival time)
  Source:                 seg_disp/COUNT_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg_disp/COUNT_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.623ns  (logic 2.382ns (42.364%)  route 3.241ns (57.636%))
  Logic Levels:           9  (CARRY4=7 LUT6=2)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.080ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.559     5.080    seg_disp/CLOCK_IBUF_BUFG
    SLICE_X53Y19         FDRE                                         r  seg_disp/COUNT_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y19         FDRE (Prop_fdre_C_Q)         0.456     5.536 r  seg_disp/COUNT_reg[0]/Q
                         net (fo=3, routed)           0.544     6.080    seg_disp/COUNT_reg[0]
    SLICE_X52Y19         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     6.675 r  seg_disp/COUNT_reg[0]_i_7/CO[3]
                         net (fo=1, routed)           0.000     6.675    seg_disp/COUNT_reg[0]_i_7_n_0
    SLICE_X52Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.792 r  seg_disp/COUNT_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     6.792    seg_disp/COUNT_reg[0]_i_13_n_0
    SLICE_X52Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.909 r  seg_disp/COUNT_reg[0]_i_12/CO[3]
                         net (fo=1, routed)           0.000     6.909    seg_disp/COUNT_reg[0]_i_12_n_0
    SLICE_X52Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.026 r  seg_disp/COUNT_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     7.026    seg_disp/COUNT_reg[0]_i_14_n_0
    SLICE_X52Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.143 r  seg_disp/COUNT_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.143    seg_disp/COUNT_reg[0]_i_16_n_0
    SLICE_X52Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.260 r  seg_disp/COUNT_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.009     7.269    seg_disp/COUNT_reg[0]_i_15_n_0
    SLICE_X52Y25         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.584 f  seg_disp/COUNT_reg[0]_i_10/O[3]
                         net (fo=1, routed)           0.949     8.533    seg_disp/COUNT_reg[0]_i_10_n_4
    SLICE_X51Y25         LUT6 (Prop_lut6_I0_O)        0.307     8.840 r  seg_disp/COUNT[0]_i_3/O
                         net (fo=1, routed)           0.619     9.459    seg_disp/COUNT[0]_i_3_n_0
    SLICE_X51Y21         LUT6 (Prop_lut6_I0_O)        0.124     9.583 r  seg_disp/COUNT[0]_i_1__0/O
                         net (fo=32, routed)          1.120    10.703    seg_disp/COUNT[0]_i_1__0_n_0
    SLICE_X53Y25         FDRE                                         r  seg_disp/COUNT_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    10.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.435    14.776    seg_disp/CLOCK_IBUF_BUFG
    SLICE_X53Y25         FDRE                                         r  seg_disp/COUNT_reg[27]/C
                         clock pessimism              0.260    15.036    
                         clock uncertainty           -0.035    15.001    
    SLICE_X53Y25         FDRE (Setup_fdre_C_R)       -0.429    14.572    seg_disp/COUNT_reg[27]
  -------------------------------------------------------------------
                         required time                         14.572    
                         arrival time                         -10.703    
  -------------------------------------------------------------------
                         slack                                  3.869    

Slack (MET) :             3.905ns  (required time - arrival time)
  Source:                 seg_disp/COUNT_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg_disp/COUNT_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.601ns  (logic 2.382ns (42.531%)  route 3.219ns (57.469%))
  Logic Levels:           9  (CARRY4=7 LUT6=2)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.080ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.559     5.080    seg_disp/CLOCK_IBUF_BUFG
    SLICE_X53Y19         FDRE                                         r  seg_disp/COUNT_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y19         FDRE (Prop_fdre_C_Q)         0.456     5.536 r  seg_disp/COUNT_reg[0]/Q
                         net (fo=3, routed)           0.544     6.080    seg_disp/COUNT_reg[0]
    SLICE_X52Y19         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     6.675 r  seg_disp/COUNT_reg[0]_i_7/CO[3]
                         net (fo=1, routed)           0.000     6.675    seg_disp/COUNT_reg[0]_i_7_n_0
    SLICE_X52Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.792 r  seg_disp/COUNT_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     6.792    seg_disp/COUNT_reg[0]_i_13_n_0
    SLICE_X52Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.909 r  seg_disp/COUNT_reg[0]_i_12/CO[3]
                         net (fo=1, routed)           0.000     6.909    seg_disp/COUNT_reg[0]_i_12_n_0
    SLICE_X52Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.026 r  seg_disp/COUNT_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     7.026    seg_disp/COUNT_reg[0]_i_14_n_0
    SLICE_X52Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.143 r  seg_disp/COUNT_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.143    seg_disp/COUNT_reg[0]_i_16_n_0
    SLICE_X52Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.260 r  seg_disp/COUNT_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.009     7.269    seg_disp/COUNT_reg[0]_i_15_n_0
    SLICE_X52Y25         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.584 f  seg_disp/COUNT_reg[0]_i_10/O[3]
                         net (fo=1, routed)           0.949     8.533    seg_disp/COUNT_reg[0]_i_10_n_4
    SLICE_X51Y25         LUT6 (Prop_lut6_I0_O)        0.307     8.840 r  seg_disp/COUNT[0]_i_3/O
                         net (fo=1, routed)           0.619     9.459    seg_disp/COUNT[0]_i_3_n_0
    SLICE_X51Y21         LUT6 (Prop_lut6_I0_O)        0.124     9.583 r  seg_disp/COUNT[0]_i_1__0/O
                         net (fo=32, routed)          1.098    10.681    seg_disp/COUNT[0]_i_1__0_n_0
    SLICE_X53Y24         FDRE                                         r  seg_disp/COUNT_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    10.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.435    14.776    seg_disp/CLOCK_IBUF_BUFG
    SLICE_X53Y24         FDRE                                         r  seg_disp/COUNT_reg[20]/C
                         clock pessimism              0.274    15.050    
                         clock uncertainty           -0.035    15.015    
    SLICE_X53Y24         FDRE (Setup_fdre_C_R)       -0.429    14.586    seg_disp/COUNT_reg[20]
  -------------------------------------------------------------------
                         required time                         14.586    
                         arrival time                         -10.681    
  -------------------------------------------------------------------
                         slack                                  3.905    

Slack (MET) :             3.905ns  (required time - arrival time)
  Source:                 seg_disp/COUNT_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg_disp/COUNT_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.601ns  (logic 2.382ns (42.531%)  route 3.219ns (57.469%))
  Logic Levels:           9  (CARRY4=7 LUT6=2)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.080ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.559     5.080    seg_disp/CLOCK_IBUF_BUFG
    SLICE_X53Y19         FDRE                                         r  seg_disp/COUNT_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y19         FDRE (Prop_fdre_C_Q)         0.456     5.536 r  seg_disp/COUNT_reg[0]/Q
                         net (fo=3, routed)           0.544     6.080    seg_disp/COUNT_reg[0]
    SLICE_X52Y19         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     6.675 r  seg_disp/COUNT_reg[0]_i_7/CO[3]
                         net (fo=1, routed)           0.000     6.675    seg_disp/COUNT_reg[0]_i_7_n_0
    SLICE_X52Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.792 r  seg_disp/COUNT_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     6.792    seg_disp/COUNT_reg[0]_i_13_n_0
    SLICE_X52Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.909 r  seg_disp/COUNT_reg[0]_i_12/CO[3]
                         net (fo=1, routed)           0.000     6.909    seg_disp/COUNT_reg[0]_i_12_n_0
    SLICE_X52Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.026 r  seg_disp/COUNT_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     7.026    seg_disp/COUNT_reg[0]_i_14_n_0
    SLICE_X52Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.143 r  seg_disp/COUNT_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.143    seg_disp/COUNT_reg[0]_i_16_n_0
    SLICE_X52Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.260 r  seg_disp/COUNT_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.009     7.269    seg_disp/COUNT_reg[0]_i_15_n_0
    SLICE_X52Y25         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.584 f  seg_disp/COUNT_reg[0]_i_10/O[3]
                         net (fo=1, routed)           0.949     8.533    seg_disp/COUNT_reg[0]_i_10_n_4
    SLICE_X51Y25         LUT6 (Prop_lut6_I0_O)        0.307     8.840 r  seg_disp/COUNT[0]_i_3/O
                         net (fo=1, routed)           0.619     9.459    seg_disp/COUNT[0]_i_3_n_0
    SLICE_X51Y21         LUT6 (Prop_lut6_I0_O)        0.124     9.583 r  seg_disp/COUNT[0]_i_1__0/O
                         net (fo=32, routed)          1.098    10.681    seg_disp/COUNT[0]_i_1__0_n_0
    SLICE_X53Y24         FDRE                                         r  seg_disp/COUNT_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    10.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.435    14.776    seg_disp/CLOCK_IBUF_BUFG
    SLICE_X53Y24         FDRE                                         r  seg_disp/COUNT_reg[21]/C
                         clock pessimism              0.274    15.050    
                         clock uncertainty           -0.035    15.015    
    SLICE_X53Y24         FDRE (Setup_fdre_C_R)       -0.429    14.586    seg_disp/COUNT_reg[21]
  -------------------------------------------------------------------
                         required time                         14.586    
                         arrival time                         -10.681    
  -------------------------------------------------------------------
                         slack                                  3.905    

Slack (MET) :             3.905ns  (required time - arrival time)
  Source:                 seg_disp/COUNT_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg_disp/COUNT_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.601ns  (logic 2.382ns (42.531%)  route 3.219ns (57.469%))
  Logic Levels:           9  (CARRY4=7 LUT6=2)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.080ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.559     5.080    seg_disp/CLOCK_IBUF_BUFG
    SLICE_X53Y19         FDRE                                         r  seg_disp/COUNT_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y19         FDRE (Prop_fdre_C_Q)         0.456     5.536 r  seg_disp/COUNT_reg[0]/Q
                         net (fo=3, routed)           0.544     6.080    seg_disp/COUNT_reg[0]
    SLICE_X52Y19         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     6.675 r  seg_disp/COUNT_reg[0]_i_7/CO[3]
                         net (fo=1, routed)           0.000     6.675    seg_disp/COUNT_reg[0]_i_7_n_0
    SLICE_X52Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.792 r  seg_disp/COUNT_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     6.792    seg_disp/COUNT_reg[0]_i_13_n_0
    SLICE_X52Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.909 r  seg_disp/COUNT_reg[0]_i_12/CO[3]
                         net (fo=1, routed)           0.000     6.909    seg_disp/COUNT_reg[0]_i_12_n_0
    SLICE_X52Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.026 r  seg_disp/COUNT_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     7.026    seg_disp/COUNT_reg[0]_i_14_n_0
    SLICE_X52Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.143 r  seg_disp/COUNT_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.143    seg_disp/COUNT_reg[0]_i_16_n_0
    SLICE_X52Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.260 r  seg_disp/COUNT_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.009     7.269    seg_disp/COUNT_reg[0]_i_15_n_0
    SLICE_X52Y25         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.584 f  seg_disp/COUNT_reg[0]_i_10/O[3]
                         net (fo=1, routed)           0.949     8.533    seg_disp/COUNT_reg[0]_i_10_n_4
    SLICE_X51Y25         LUT6 (Prop_lut6_I0_O)        0.307     8.840 r  seg_disp/COUNT[0]_i_3/O
                         net (fo=1, routed)           0.619     9.459    seg_disp/COUNT[0]_i_3_n_0
    SLICE_X51Y21         LUT6 (Prop_lut6_I0_O)        0.124     9.583 r  seg_disp/COUNT[0]_i_1__0/O
                         net (fo=32, routed)          1.098    10.681    seg_disp/COUNT[0]_i_1__0_n_0
    SLICE_X53Y24         FDRE                                         r  seg_disp/COUNT_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    10.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.435    14.776    seg_disp/CLOCK_IBUF_BUFG
    SLICE_X53Y24         FDRE                                         r  seg_disp/COUNT_reg[22]/C
                         clock pessimism              0.274    15.050    
                         clock uncertainty           -0.035    15.015    
    SLICE_X53Y24         FDRE (Setup_fdre_C_R)       -0.429    14.586    seg_disp/COUNT_reg[22]
  -------------------------------------------------------------------
                         required time                         14.586    
                         arrival time                         -10.681    
  -------------------------------------------------------------------
                         slack                                  3.905    

Slack (MET) :             3.905ns  (required time - arrival time)
  Source:                 seg_disp/COUNT_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg_disp/COUNT_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.601ns  (logic 2.382ns (42.531%)  route 3.219ns (57.469%))
  Logic Levels:           9  (CARRY4=7 LUT6=2)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.080ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.559     5.080    seg_disp/CLOCK_IBUF_BUFG
    SLICE_X53Y19         FDRE                                         r  seg_disp/COUNT_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y19         FDRE (Prop_fdre_C_Q)         0.456     5.536 r  seg_disp/COUNT_reg[0]/Q
                         net (fo=3, routed)           0.544     6.080    seg_disp/COUNT_reg[0]
    SLICE_X52Y19         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     6.675 r  seg_disp/COUNT_reg[0]_i_7/CO[3]
                         net (fo=1, routed)           0.000     6.675    seg_disp/COUNT_reg[0]_i_7_n_0
    SLICE_X52Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.792 r  seg_disp/COUNT_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     6.792    seg_disp/COUNT_reg[0]_i_13_n_0
    SLICE_X52Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.909 r  seg_disp/COUNT_reg[0]_i_12/CO[3]
                         net (fo=1, routed)           0.000     6.909    seg_disp/COUNT_reg[0]_i_12_n_0
    SLICE_X52Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.026 r  seg_disp/COUNT_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     7.026    seg_disp/COUNT_reg[0]_i_14_n_0
    SLICE_X52Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.143 r  seg_disp/COUNT_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.143    seg_disp/COUNT_reg[0]_i_16_n_0
    SLICE_X52Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.260 r  seg_disp/COUNT_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.009     7.269    seg_disp/COUNT_reg[0]_i_15_n_0
    SLICE_X52Y25         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.584 f  seg_disp/COUNT_reg[0]_i_10/O[3]
                         net (fo=1, routed)           0.949     8.533    seg_disp/COUNT_reg[0]_i_10_n_4
    SLICE_X51Y25         LUT6 (Prop_lut6_I0_O)        0.307     8.840 r  seg_disp/COUNT[0]_i_3/O
                         net (fo=1, routed)           0.619     9.459    seg_disp/COUNT[0]_i_3_n_0
    SLICE_X51Y21         LUT6 (Prop_lut6_I0_O)        0.124     9.583 r  seg_disp/COUNT[0]_i_1__0/O
                         net (fo=32, routed)          1.098    10.681    seg_disp/COUNT[0]_i_1__0_n_0
    SLICE_X53Y24         FDRE                                         r  seg_disp/COUNT_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    10.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.435    14.776    seg_disp/CLOCK_IBUF_BUFG
    SLICE_X53Y24         FDRE                                         r  seg_disp/COUNT_reg[23]/C
                         clock pessimism              0.274    15.050    
                         clock uncertainty           -0.035    15.015    
    SLICE_X53Y24         FDRE (Setup_fdre_C_R)       -0.429    14.586    seg_disp/COUNT_reg[23]
  -------------------------------------------------------------------
                         required time                         14.586    
                         arrival time                         -10.681    
  -------------------------------------------------------------------
                         slack                                  3.905    

Slack (MET) :             4.045ns  (required time - arrival time)
  Source:                 seg_disp/COUNT_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg_disp/COUNT_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.462ns  (logic 2.382ns (43.608%)  route 3.080ns (56.392%))
  Logic Levels:           9  (CARRY4=7 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.080ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.559     5.080    seg_disp/CLOCK_IBUF_BUFG
    SLICE_X53Y19         FDRE                                         r  seg_disp/COUNT_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y19         FDRE (Prop_fdre_C_Q)         0.456     5.536 r  seg_disp/COUNT_reg[0]/Q
                         net (fo=3, routed)           0.544     6.080    seg_disp/COUNT_reg[0]
    SLICE_X52Y19         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     6.675 r  seg_disp/COUNT_reg[0]_i_7/CO[3]
                         net (fo=1, routed)           0.000     6.675    seg_disp/COUNT_reg[0]_i_7_n_0
    SLICE_X52Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.792 r  seg_disp/COUNT_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     6.792    seg_disp/COUNT_reg[0]_i_13_n_0
    SLICE_X52Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.909 r  seg_disp/COUNT_reg[0]_i_12/CO[3]
                         net (fo=1, routed)           0.000     6.909    seg_disp/COUNT_reg[0]_i_12_n_0
    SLICE_X52Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.026 r  seg_disp/COUNT_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     7.026    seg_disp/COUNT_reg[0]_i_14_n_0
    SLICE_X52Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.143 r  seg_disp/COUNT_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.143    seg_disp/COUNT_reg[0]_i_16_n_0
    SLICE_X52Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.260 r  seg_disp/COUNT_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.009     7.269    seg_disp/COUNT_reg[0]_i_15_n_0
    SLICE_X52Y25         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.584 f  seg_disp/COUNT_reg[0]_i_10/O[3]
                         net (fo=1, routed)           0.949     8.533    seg_disp/COUNT_reg[0]_i_10_n_4
    SLICE_X51Y25         LUT6 (Prop_lut6_I0_O)        0.307     8.840 r  seg_disp/COUNT[0]_i_3/O
                         net (fo=1, routed)           0.619     9.459    seg_disp/COUNT[0]_i_3_n_0
    SLICE_X51Y21         LUT6 (Prop_lut6_I0_O)        0.124     9.583 r  seg_disp/COUNT[0]_i_1__0/O
                         net (fo=32, routed)          0.959    10.543    seg_disp/COUNT[0]_i_1__0_n_0
    SLICE_X53Y23         FDRE                                         r  seg_disp/COUNT_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    10.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.437    14.778    seg_disp/CLOCK_IBUF_BUFG
    SLICE_X53Y23         FDRE                                         r  seg_disp/COUNT_reg[16]/C
                         clock pessimism              0.274    15.052    
                         clock uncertainty           -0.035    15.017    
    SLICE_X53Y23         FDRE (Setup_fdre_C_R)       -0.429    14.588    seg_disp/COUNT_reg[16]
  -------------------------------------------------------------------
                         required time                         14.588    
                         arrival time                         -10.543    
  -------------------------------------------------------------------
                         slack                                  4.045    

Slack (MET) :             4.045ns  (required time - arrival time)
  Source:                 seg_disp/COUNT_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg_disp/COUNT_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.462ns  (logic 2.382ns (43.608%)  route 3.080ns (56.392%))
  Logic Levels:           9  (CARRY4=7 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.080ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.559     5.080    seg_disp/CLOCK_IBUF_BUFG
    SLICE_X53Y19         FDRE                                         r  seg_disp/COUNT_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y19         FDRE (Prop_fdre_C_Q)         0.456     5.536 r  seg_disp/COUNT_reg[0]/Q
                         net (fo=3, routed)           0.544     6.080    seg_disp/COUNT_reg[0]
    SLICE_X52Y19         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     6.675 r  seg_disp/COUNT_reg[0]_i_7/CO[3]
                         net (fo=1, routed)           0.000     6.675    seg_disp/COUNT_reg[0]_i_7_n_0
    SLICE_X52Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.792 r  seg_disp/COUNT_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     6.792    seg_disp/COUNT_reg[0]_i_13_n_0
    SLICE_X52Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.909 r  seg_disp/COUNT_reg[0]_i_12/CO[3]
                         net (fo=1, routed)           0.000     6.909    seg_disp/COUNT_reg[0]_i_12_n_0
    SLICE_X52Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.026 r  seg_disp/COUNT_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     7.026    seg_disp/COUNT_reg[0]_i_14_n_0
    SLICE_X52Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.143 r  seg_disp/COUNT_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.143    seg_disp/COUNT_reg[0]_i_16_n_0
    SLICE_X52Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.260 r  seg_disp/COUNT_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.009     7.269    seg_disp/COUNT_reg[0]_i_15_n_0
    SLICE_X52Y25         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.584 f  seg_disp/COUNT_reg[0]_i_10/O[3]
                         net (fo=1, routed)           0.949     8.533    seg_disp/COUNT_reg[0]_i_10_n_4
    SLICE_X51Y25         LUT6 (Prop_lut6_I0_O)        0.307     8.840 r  seg_disp/COUNT[0]_i_3/O
                         net (fo=1, routed)           0.619     9.459    seg_disp/COUNT[0]_i_3_n_0
    SLICE_X51Y21         LUT6 (Prop_lut6_I0_O)        0.124     9.583 r  seg_disp/COUNT[0]_i_1__0/O
                         net (fo=32, routed)          0.959    10.543    seg_disp/COUNT[0]_i_1__0_n_0
    SLICE_X53Y23         FDRE                                         r  seg_disp/COUNT_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    10.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.437    14.778    seg_disp/CLOCK_IBUF_BUFG
    SLICE_X53Y23         FDRE                                         r  seg_disp/COUNT_reg[17]/C
                         clock pessimism              0.274    15.052    
                         clock uncertainty           -0.035    15.017    
    SLICE_X53Y23         FDRE (Setup_fdre_C_R)       -0.429    14.588    seg_disp/COUNT_reg[17]
  -------------------------------------------------------------------
                         required time                         14.588    
                         arrival time                         -10.543    
  -------------------------------------------------------------------
                         slack                                  4.045    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 water_drop/COUNT_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            water_drop/COUNT_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.475ns  (logic 0.355ns (74.774%)  route 0.120ns (25.226%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.563     1.446    water_drop/clk
    SLICE_X35Y49         FDRE                                         r  water_drop/COUNT_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y49         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  water_drop/COUNT_reg[27]/Q
                         net (fo=2, routed)           0.119     1.706    water_drop/COUNT_reg[27]
    SLICE_X35Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.866 r  water_drop/COUNT_reg[24]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     1.867    water_drop/COUNT_reg[24]_i_1__0_n_0
    SLICE_X35Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.921 r  water_drop/COUNT_reg[28]_i_1__0/O[0]
                         net (fo=1, routed)           0.000     1.921    water_drop/COUNT_reg[28]_i_1__0_n_7
    SLICE_X35Y50         FDRE                                         r  water_drop/COUNT_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.829     1.957    water_drop/clk
    SLICE_X35Y50         FDRE                                         r  water_drop/COUNT_reg[28]/C
                         clock pessimism             -0.244     1.713    
    SLICE_X35Y50         FDRE (Hold_fdre_C_D)         0.105     1.818    water_drop/COUNT_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.818    
                         arrival time                           1.921    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 water_drop/COUNT_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            water_drop/COUNT_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.486ns  (logic 0.366ns (75.345%)  route 0.120ns (24.655%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.563     1.446    water_drop/clk
    SLICE_X35Y49         FDRE                                         r  water_drop/COUNT_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y49         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  water_drop/COUNT_reg[27]/Q
                         net (fo=2, routed)           0.119     1.706    water_drop/COUNT_reg[27]
    SLICE_X35Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.866 r  water_drop/COUNT_reg[24]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     1.867    water_drop/COUNT_reg[24]_i_1__0_n_0
    SLICE_X35Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.932 r  water_drop/COUNT_reg[28]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     1.932    water_drop/COUNT_reg[28]_i_1__0_n_5
    SLICE_X35Y50         FDRE                                         r  water_drop/COUNT_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.829     1.957    water_drop/clk
    SLICE_X35Y50         FDRE                                         r  water_drop/COUNT_reg[30]/C
                         clock pessimism             -0.244     1.713    
    SLICE_X35Y50         FDRE (Hold_fdre_C_D)         0.105     1.818    water_drop/COUNT_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.818    
                         arrival time                           1.932    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 water_drop/COUNT_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            water_drop/COUNT_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.511ns  (logic 0.391ns (76.552%)  route 0.120ns (23.448%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.563     1.446    water_drop/clk
    SLICE_X35Y49         FDRE                                         r  water_drop/COUNT_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y49         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  water_drop/COUNT_reg[27]/Q
                         net (fo=2, routed)           0.119     1.706    water_drop/COUNT_reg[27]
    SLICE_X35Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.866 r  water_drop/COUNT_reg[24]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     1.867    water_drop/COUNT_reg[24]_i_1__0_n_0
    SLICE_X35Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     1.957 r  water_drop/COUNT_reg[28]_i_1__0/O[1]
                         net (fo=1, routed)           0.000     1.957    water_drop/COUNT_reg[28]_i_1__0_n_6
    SLICE_X35Y50         FDRE                                         r  water_drop/COUNT_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.829     1.957    water_drop/clk
    SLICE_X35Y50         FDRE                                         r  water_drop/COUNT_reg[29]/C
                         clock pessimism             -0.244     1.713    
    SLICE_X35Y50         FDRE (Hold_fdre_C_D)         0.105     1.818    water_drop/COUNT_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.818    
                         arrival time                           1.957    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 seg_disp/COUNT_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg_disp/COUNT_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.554     1.437    seg_disp/CLOCK_IBUF_BUFG
    SLICE_X53Y23         FDRE                                         r  seg_disp/COUNT_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y23         FDRE (Prop_fdre_C_Q)         0.141     1.578 r  seg_disp/COUNT_reg[19]/Q
                         net (fo=2, routed)           0.119     1.697    seg_disp/COUNT_reg[19]
    SLICE_X53Y23         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.805 r  seg_disp/COUNT_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.805    seg_disp/COUNT_reg[16]_i_1_n_4
    SLICE_X53Y23         FDRE                                         r  seg_disp/COUNT_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.822     1.949    seg_disp/CLOCK_IBUF_BUFG
    SLICE_X53Y23         FDRE                                         r  seg_disp/COUNT_reg[19]/C
                         clock pessimism             -0.512     1.437    
    SLICE_X53Y23         FDRE (Hold_fdre_C_D)         0.105     1.542    seg_disp/COUNT_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.542    
                         arrival time                           1.805    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 seg_disp/COUNT_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg_disp/COUNT_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.556     1.439    seg_disp/CLOCK_IBUF_BUFG
    SLICE_X53Y22         FDRE                                         r  seg_disp/COUNT_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y22         FDRE (Prop_fdre_C_Q)         0.141     1.580 r  seg_disp/COUNT_reg[15]/Q
                         net (fo=2, routed)           0.119     1.699    seg_disp/COUNT_reg[15]
    SLICE_X53Y22         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.807 r  seg_disp/COUNT_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.807    seg_disp/COUNT_reg[12]_i_1_n_4
    SLICE_X53Y22         FDRE                                         r  seg_disp/COUNT_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.824     1.951    seg_disp/CLOCK_IBUF_BUFG
    SLICE_X53Y22         FDRE                                         r  seg_disp/COUNT_reg[15]/C
                         clock pessimism             -0.512     1.439    
    SLICE_X53Y22         FDRE (Hold_fdre_C_D)         0.105     1.544    seg_disp/COUNT_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.544    
                         arrival time                           1.807    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 seg_disp/COUNT_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg_disp/COUNT_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.553     1.436    seg_disp/CLOCK_IBUF_BUFG
    SLICE_X53Y24         FDRE                                         r  seg_disp/COUNT_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y24         FDRE (Prop_fdre_C_Q)         0.141     1.577 r  seg_disp/COUNT_reg[23]/Q
                         net (fo=2, routed)           0.119     1.696    seg_disp/COUNT_reg[23]
    SLICE_X53Y24         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.804 r  seg_disp/COUNT_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.804    seg_disp/COUNT_reg[20]_i_1_n_4
    SLICE_X53Y24         FDRE                                         r  seg_disp/COUNT_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.821     1.948    seg_disp/CLOCK_IBUF_BUFG
    SLICE_X53Y24         FDRE                                         r  seg_disp/COUNT_reg[23]/C
                         clock pessimism             -0.512     1.436    
    SLICE_X53Y24         FDRE (Hold_fdre_C_D)         0.105     1.541    seg_disp/COUNT_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.541    
                         arrival time                           1.804    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 seg_disp/COUNT_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg_disp/COUNT_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.553     1.436    seg_disp/CLOCK_IBUF_BUFG
    SLICE_X53Y25         FDRE                                         r  seg_disp/COUNT_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y25         FDRE (Prop_fdre_C_Q)         0.141     1.577 r  seg_disp/COUNT_reg[27]/Q
                         net (fo=2, routed)           0.119     1.696    seg_disp/COUNT_reg[27]
    SLICE_X53Y25         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.804 r  seg_disp/COUNT_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.804    seg_disp/COUNT_reg[24]_i_1_n_4
    SLICE_X53Y25         FDRE                                         r  seg_disp/COUNT_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.821     1.948    seg_disp/CLOCK_IBUF_BUFG
    SLICE_X53Y25         FDRE                                         r  seg_disp/COUNT_reg[27]/C
                         clock pessimism             -0.512     1.436    
    SLICE_X53Y25         FDRE (Hold_fdre_C_D)         0.105     1.541    seg_disp/COUNT_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.541    
                         arrival time                           1.804    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 seg_disp/COUNT_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg_disp/COUNT_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.558     1.441    seg_disp/CLOCK_IBUF_BUFG
    SLICE_X53Y19         FDRE                                         r  seg_disp/COUNT_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y19         FDRE (Prop_fdre_C_Q)         0.141     1.582 r  seg_disp/COUNT_reg[3]/Q
                         net (fo=2, routed)           0.119     1.701    seg_disp/COUNT_reg[3]
    SLICE_X53Y19         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.809 r  seg_disp/COUNT_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000     1.809    seg_disp/COUNT_reg[0]_i_2_n_4
    SLICE_X53Y19         FDRE                                         r  seg_disp/COUNT_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.827     1.954    seg_disp/CLOCK_IBUF_BUFG
    SLICE_X53Y19         FDRE                                         r  seg_disp/COUNT_reg[3]/C
                         clock pessimism             -0.513     1.441    
    SLICE_X53Y19         FDRE (Hold_fdre_C_D)         0.105     1.546    seg_disp/COUNT_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.546    
                         arrival time                           1.809    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 seg_disp/COUNT_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg_disp/COUNT_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.557     1.440    seg_disp/CLOCK_IBUF_BUFG
    SLICE_X53Y20         FDRE                                         r  seg_disp/COUNT_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y20         FDRE (Prop_fdre_C_Q)         0.141     1.581 r  seg_disp/COUNT_reg[7]/Q
                         net (fo=2, routed)           0.119     1.700    seg_disp/COUNT_reg[7]
    SLICE_X53Y20         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.808 r  seg_disp/COUNT_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.808    seg_disp/COUNT_reg[4]_i_1_n_4
    SLICE_X53Y20         FDRE                                         r  seg_disp/COUNT_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.826     1.953    seg_disp/CLOCK_IBUF_BUFG
    SLICE_X53Y20         FDRE                                         r  seg_disp/COUNT_reg[7]/C
                         clock pessimism             -0.513     1.440    
    SLICE_X53Y20         FDRE (Hold_fdre_C_D)         0.105     1.545    seg_disp/COUNT_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.545    
                         arrival time                           1.808    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 water_drop/COUNT_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            water_drop/COUNT_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.562     1.445    water_drop/clk
    SLICE_X35Y45         FDRE                                         r  water_drop/COUNT_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  water_drop/COUNT_reg[11]/Q
                         net (fo=2, routed)           0.119     1.705    water_drop/COUNT_reg[11]
    SLICE_X35Y45         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.813 r  water_drop/COUNT_reg[8]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.813    water_drop/COUNT_reg[8]_i_1__0_n_4
    SLICE_X35Y45         FDRE                                         r  water_drop/COUNT_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.831     1.958    water_drop/clk
    SLICE_X35Y45         FDRE                                         r  water_drop/COUNT_reg[11]/C
                         clock pessimism             -0.513     1.445    
    SLICE_X35Y45         FDRE (Hold_fdre_C_D)         0.105     1.550    water_drop/COUNT_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.813    
  -------------------------------------------------------------------
                         slack                                  0.263    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLOCK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  CLOCK_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X53Y21   seg_disp/COUNT_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X53Y21   seg_disp/COUNT_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X53Y22   seg_disp/COUNT_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X53Y22   seg_disp/COUNT_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X53Y22   seg_disp/COUNT_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X53Y22   seg_disp/COUNT_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X53Y23   seg_disp/COUNT_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X53Y23   seg_disp/COUNT_reg[17]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X53Y23   seg_disp/COUNT_reg[18]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y46   water_drop/set_freq_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X53Y24   seg_disp/COUNT_reg[20]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X53Y24   seg_disp/COUNT_reg[21]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X53Y24   seg_disp/COUNT_reg[22]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X53Y24   seg_disp/COUNT_reg[23]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X53Y25   seg_disp/COUNT_reg[24]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X53Y25   seg_disp/COUNT_reg[25]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X53Y25   seg_disp/COUNT_reg[26]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X53Y25   seg_disp/COUNT_reg[27]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y24   seg_disp/set_freq_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X53Y21   seg_disp/COUNT_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X53Y21   seg_disp/COUNT_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X53Y22   seg_disp/COUNT_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X53Y22   seg_disp/COUNT_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X53Y22   seg_disp/COUNT_reg[14]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X53Y22   seg_disp/COUNT_reg[15]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X53Y19   seg_disp/COUNT_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X53Y19   seg_disp/COUNT_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X53Y19   seg_disp/COUNT_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X53Y20   seg_disp/COUNT_reg[4]/C



