
---------- Begin Simulation Statistics ----------
sim_seconds                                  2.585516                       # Number of seconds simulated
sim_ticks                                2585516289500                       # Number of ticks simulated
final_tick                               2585516289500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 207140                       # Simulator instruction rate (inst/s)
host_op_rate                                   207140                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                             5497269192                       # Simulator tick rate (ticks/s)
host_mem_usage                                 733024                       # Number of bytes of host memory used
host_seconds                                   470.33                       # Real time elapsed on the host
sim_insts                                    97423628                       # Number of instructions simulated
sim_ops                                      97423628                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 2585516289500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::cpu.inst        79143296                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data       273238912                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::tsunami.ide         3968                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          352386176                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst     79143296                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total      79143296                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks     44216064                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        44216064                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu.inst           618307                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data          2134679                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::tsunami.ide            31                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             2753017                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks        345438                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             345438                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst           30610248                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data          105680600                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::tsunami.ide            1535                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             136292383                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst      30610248                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         30610248                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks        17101445                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             17101445                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks        17101445                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst          30610248                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data         105680600                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::tsunami.ide           1535                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            153393828                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                     2753017                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     345438                       # Number of write requests accepted
system.mem_ctrls.readBursts                   5506034                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   690876                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM              350689088                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 1697088                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                44143616                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               352386176                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             44216064                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                  26517                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  1115                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            360014                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            305353                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            391658                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            215920                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            202276                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            251554                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            273524                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            292464                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            288618                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            368662                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           425366                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           666959                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           418164                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           339937                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           318572                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           360476                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             49697                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             49165                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             34210                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             29689                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             30032                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             28579                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             36517                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             40949                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             39437                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             56128                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            42961                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            41373                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            34846                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            44010                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            37430                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            94721                       # Per bank write bursts
system.mem_ctrls.numRdRetry                        10                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                      4863                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                  2585516269500                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               5506034                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               690876                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 2740132                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 2739319                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      7                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      7                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      8                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      6                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  11361                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  12192                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  35028                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  38012                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  38701                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  38807                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  38827                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  38843                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  38858                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  38863                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  39117                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  39359                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  39422                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  39473                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  40109                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  40152                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  39606                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  39494                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   4539                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    566                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    621                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    659                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    587                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    492                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    406                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    358                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    339                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    377                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    420                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    430                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    386                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    359                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    371                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    337                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    400                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    418                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    434                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    505                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    594                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    701                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    741                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    729                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    823                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    831                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    926                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                   1243                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                   1659                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                  11647                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                  10624                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       939847                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    420.098948                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   291.825806                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   354.993923                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        17582      1.87%      1.87% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       376911     40.10%     41.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       165330     17.59%     59.57% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        69804      7.43%     66.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        41518      4.42%     71.41% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        32879      3.50%     74.91% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        23158      2.46%     77.37% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        19230      2.05%     79.42% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       193435     20.58%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       939847                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        40704                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     134.618440                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   5109.805707                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-32767        40703    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1.01581e+06-1.04858e+06            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         40704                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        40704                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.945362                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.782677                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      6.333795                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16-31         40571     99.67%     99.67% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-47            97      0.24%     99.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::48-63            17      0.04%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-79             5      0.01%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::80-95             1      0.00%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::112-127            1      0.00%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::128-143            1      0.00%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::144-159            1      0.00%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::160-175            1      0.00%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::176-191            1      0.00%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::208-223            1      0.00%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::256-271            1      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::448-463            1      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::464-479            4      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::512-527            1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         40704                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                 101630521310                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat            204371465060                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                27397585000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     18547.35                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                37297.35                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       135.64                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        17.07                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    136.29                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     17.10                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         1.19                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     1.06                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.13                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       2.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.77                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                  4698801                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  530599                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 85.75                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                76.93                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     834453.39                       # Average gap between requests
system.mem_ctrls.pageHitRate                    84.77                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy               2635723860                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy               1400890095                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy             16370327820                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy             1559934360                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         28272210720.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy          36280359210                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy           1081871040                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy     99513207180                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy     16660318080                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy     539042715780                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy           742820434725                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            287.300621                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime         2503129990250                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE   1063260500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF   11971810000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF 2241513295500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN  43386888250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT   69351228750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN 218229806500                       # Time in different power states
system.mem_ctrls_1.actEnergy               4074883680                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy               2165829270                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy             22753423560                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy             2040529320                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         28026354720.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy          42022536930                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy           1003205760                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy    100968697620                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy     10874955840                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy     538643366580                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy           752577184680                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            291.074238                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime         2490741697000                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE    822639500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF   11864774000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF 2240998732000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN  28319701000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT   82087179000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN 221423264000                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED 2585516289500                       # Cumulative time (in ticks) in various power states
system.bridge.pwrStateResidencyTicks::UNDEFINED 2585516289500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.read_hits                     17001182                       # DTB read hits
system.cpu.dtb.read_misses                      12434                       # DTB read misses
system.cpu.dtb.read_acv                            98                       # DTB read access violations
system.cpu.dtb.read_accesses                   817021                       # DTB read accesses
system.cpu.dtb.write_hits                     8887533                       # DTB write hits
system.cpu.dtb.write_misses                      1307                       # DTB write misses
system.cpu.dtb.write_acv                          169                       # DTB write access violations
system.cpu.dtb.write_accesses                  324494                       # DTB write accesses
system.cpu.dtb.data_hits                     25888715                       # DTB hits
system.cpu.dtb.data_misses                      13741                       # DTB misses
system.cpu.dtb.data_acv                           267                       # DTB access violations
system.cpu.dtb.data_accesses                  1141515                       # DTB accesses
system.cpu.itb.fetch_hits                     5676018                       # ITB hits
system.cpu.itb.fetch_misses                      6040                       # ITB misses
system.cpu.itb.fetch_acv                            1                       # ITB acv
system.cpu.itb.fetch_accesses                 5682058                       # ITB accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.numPwrStateTransitions               14144                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples          7072                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     310899003.959276                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    452205452.002653                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10         7072    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value        32000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value   2000000000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total            7072                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON    386838533500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED 2198677756000                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                       5171032579                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                     7072                       # number of quiesce instructions executed
system.cpu.kern.callpal::cserve                     1      0.00%      0.00% # number of callpals executed
system.cpu.kern.callpal::wrmces                     1      0.00%      0.00% # number of callpals executed
system.cpu.kern.callpal::wrfen                      1      0.00%      0.00% # number of callpals executed
system.cpu.kern.callpal::wrvptptr                   1      0.00%      0.00% # number of callpals executed
system.cpu.kern.callpal::swpctx                  4486      2.08%      2.08% # number of callpals executed
system.cpu.kern.callpal::tbi                       65      0.03%      2.11% # number of callpals executed
system.cpu.kern.callpal::wrent                      7      0.00%      2.11% # number of callpals executed
system.cpu.kern.callpal::swpipl                198221     91.85%     93.96% # number of callpals executed
system.cpu.kern.callpal::rdps                    6037      2.80%     96.76% # number of callpals executed
system.cpu.kern.callpal::wrkgp                      1      0.00%     96.76% # number of callpals executed
system.cpu.kern.callpal::wrusp                      8      0.00%     96.76% # number of callpals executed
system.cpu.kern.callpal::rdusp                     10      0.00%     96.77% # number of callpals executed
system.cpu.kern.callpal::whami                      2      0.00%     96.77% # number of callpals executed
system.cpu.kern.callpal::rti                     6177      2.86%     99.63% # number of callpals executed
system.cpu.kern.callpal::callsys                  559      0.26%     99.89% # number of callpals executed
system.cpu.kern.callpal::imb                      235      0.11%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                 215812                       # number of callpals executed
system.cpu.kern.inst.hwrei                     238556                       # number of hwrei instructions executed
system.cpu.kern.mode_switch::kernel              6867                       # number of protection mode switches
system.cpu.kern.mode_switch::user                1969                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                2302                       # number of protection mode switches
system.cpu.kern.mode_good::kernel                2028                      
system.cpu.kern.mode_good::user                  1969                      
system.cpu.kern.mode_good::idle                    59                      
system.cpu.kern.mode_switch_good::kernel     0.295325                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle       0.025630                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.364159                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel       303899328000     11.75%     11.75% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user           8736072000      0.34%     12.09% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle         2272878822500     87.91%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                     4487                       # number of times the context was actually changed
system.cpu.kern.ipl_count::0                    82916     40.04%     40.04% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                     117      0.06%     40.09% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                    2576      1.24%     41.34% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                  121483     58.66%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total               207092                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                     81379     49.19%     49.19% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                      117      0.07%     49.26% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                     2576      1.56%     50.81% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                    81379     49.19%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                165451                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0             2453377856000     94.89%     94.89% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21               185512000      0.01%     94.90% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22              1396737000      0.05%     94.95% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31            130554119500      5.05%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total         2585514224500                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.981463                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.669880                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.798925                       # fraction of swpipl calls that actually changed the ipl
system.cpu.committedInsts                    97423628                       # Number of instructions committed
system.cpu.committedOps                      97423628                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses              94418837                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                 424844                       # Number of float alu accesses
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_func_calls                     2917960                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts     12576198                       # number of instructions that are conditional controls
system.cpu.num_int_insts                     94418837                       # number of integer instructions
system.cpu.num_fp_insts                        424844                       # number of float instructions
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_int_register_reads           129740195                       # number of times the integer registers were read
system.cpu.num_int_register_writes           71747742                       # number of times the integer registers were written
system.cpu.num_fp_register_reads               177059                       # number of times the floating registers were read
system.cpu.num_fp_register_writes              180031                       # number of times the floating registers were written
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.num_mem_refs                      25947480                       # number of memory refs
system.cpu.num_load_insts                    17042435                       # Number of load instructions
system.cpu.num_store_insts                    8905045                       # Number of store instructions
system.cpu.num_idle_cycles               4397355511.998300                       # Number of idle cycles
system.cpu.num_busy_cycles               773677067.001701                       # Number of busy cycles
system.cpu.not_idle_fraction                 0.149618                       # Percentage of non-idle cycles
system.cpu.idle_fraction                     0.850382                       # Percentage of idle cycles
system.cpu.Branches                          16109733                       # Number of branches fetched
system.cpu.op_class::No_OpClass               1595246      1.64%      1.64% # Class of executed instruction
system.cpu.op_class::IntAlu                  67967783     69.76%     71.39% # Class of executed instruction
system.cpu.op_class::IntMult                   186771      0.19%     71.58% # Class of executed instruction
system.cpu.op_class::IntDiv                         0      0.00%     71.58% # Class of executed instruction
system.cpu.op_class::FloatAdd                  117378      0.12%     71.70% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     71.70% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     71.70% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     71.70% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     71.70% # Class of executed instruction
system.cpu.op_class::FloatDiv                    4179      0.00%     71.71% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     71.71% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     71.71% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     71.71% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     71.71% # Class of executed instruction
system.cpu.op_class::SimdAlu                        0      0.00%     71.71% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     71.71% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     71.71% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%     71.71% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     71.71% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     71.71% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     71.71% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     71.71% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     71.71% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     71.71% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     71.71% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     71.71% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     71.71% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     71.71% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     71.71% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     71.71% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     71.71% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     71.71% # Class of executed instruction
system.cpu.op_class::MemRead                 17344432     17.80%     89.51% # Class of executed instruction
system.cpu.op_class::MemWrite                 8831329      9.06%     98.57% # Class of executed instruction
system.cpu.op_class::FloatMemRead              155223      0.16%     98.73% # Class of executed instruction
system.cpu.op_class::FloatMemWrite             148064      0.15%     98.88% # Class of executed instruction
system.cpu.op_class::IprAccess                1087231      1.12%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                   97437636                       # Class of executed instruction
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2585516289500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.replacements           2241551                       # number of replacements
system.cpu.dcache.tags.tagsinuse           511.980562                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            23633343                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           2241551                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             10.543299                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle         140226500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data   511.980562                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.999962                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999962                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           38                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          391                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           76                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            7                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         209521806                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        209521806                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 2585516289500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::cpu.data     14700597                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        14700597                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data      8351325                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        8351325                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::cpu.data       300221                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total       300221                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::cpu.data       315710                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total       315710                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::cpu.data      23051922                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         23051922                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data     23051922                       # number of overall hits
system.cpu.dcache.overall_hits::total        23051922                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data      2005541                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       2005541                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data       220002                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       220002                       # number of WriteReq misses
system.cpu.dcache.LoadLockedReq_misses::cpu.data        16571                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total        16571                       # number of LoadLockedReq misses
system.cpu.dcache.demand_misses::cpu.data      2225543                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        2225543                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data      2225543                       # number of overall misses
system.cpu.dcache.overall_misses::total       2225543                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data 176610946000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 176610946000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data  19769545000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  19769545000                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::cpu.data   1429652000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total   1429652000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data 196380491000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 196380491000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data 196380491000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 196380491000                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data     16706138                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     16706138                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data      8571327                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      8571327                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::cpu.data       316792                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total       316792                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::cpu.data       315710                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total       315710                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data     25277465                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     25277465                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data     25277465                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     25277465                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.120048                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.120048                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.025667                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.025667                       # miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::cpu.data     0.052309                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.052309                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.088045                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.088045                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.088045                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.088045                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 88061.498618                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 88061.498618                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 89860.751266                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 89860.751266                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::cpu.data 86274.334681                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 86274.334681                       # average LoadLockedReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 88239.360462                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 88239.360462                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 88239.360462                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 88239.360462                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::writebacks       358437                       # number of writebacks
system.cpu.dcache.writebacks::total            358437                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_misses::cpu.data      2005541                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      2005541                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data       220002                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       220002                       # number of WriteReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::cpu.data        16571                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total        16571                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data      2225543                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      2225543                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data      2225543                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      2225543                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::cpu.data         6973                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total         6973                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::cpu.data        10354                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total        10354                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.overall_mshr_uncacheable_misses::cpu.data        17327                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total        17327                       # number of overall MSHR uncacheable misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data 174605405000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 174605405000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data  19549543000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  19549543000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::cpu.data   1413081000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total   1413081000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data 194154948000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 194154948000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data 194154948000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 194154948000                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::cpu.data   1546343000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total   1546343000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::cpu.data   1546343000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total   1546343000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.120048                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.120048                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.025667                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.025667                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::cpu.data     0.052309                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.052309                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.088045                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.088045                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.088045                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.088045                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 87061.498618                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 87061.498618                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 88860.751266                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 88860.751266                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu.data 85274.334681                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 85274.334681                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 87239.360462                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 87239.360462                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 87239.360462                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 87239.360462                       # average overall mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu.data 221761.508676                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 221761.508676                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::cpu.data 89244.704796                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 89244.704796                       # average overall mshr uncacheable latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 2585516289500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.replacements            932517                       # number of replacements
system.cpu.icache.tags.tagsinuse           254.253285                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            96337821                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs            932517                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            103.309453                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle       88864172500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   254.253285                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.993177                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.993177                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           19                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          199                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            6                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         195808261                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        195808261                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 2585516289500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::cpu.inst     96504650                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        96504650                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst      96504650                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         96504650                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst     96504650                       # number of overall hits
system.cpu.icache.overall_hits::total        96504650                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst       932987                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        932987                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst       932987                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         932987                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst       932987                       # number of overall misses
system.cpu.icache.overall_misses::total        932987                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst  63754266000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total  63754266000                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst  63754266000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total  63754266000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst  63754266000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total  63754266000                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst     97437637                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     97437637                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst     97437637                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     97437637                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst     97437637                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     97437637                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.009575                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.009575                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.009575                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.009575                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.009575                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.009575                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 68333.498752                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 68333.498752                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 68333.498752                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 68333.498752                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 68333.498752                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 68333.498752                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::writebacks       932517                       # number of writebacks
system.cpu.icache.writebacks::total            932517                       # number of writebacks
system.cpu.icache.ReadReq_mshr_misses::cpu.inst       932987                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       932987                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst       932987                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       932987                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst       932987                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       932987                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst  62821279000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total  62821279000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst  62821279000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total  62821279000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst  62821279000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total  62821279000                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.009575                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.009575                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.009575                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.009575                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.009575                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.009575                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 67333.498752                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 67333.498752                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 67333.498752                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 67333.498752                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 67333.498752                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 67333.498752                       # average overall mshr miss latency
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                      4096                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           1                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                 326                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                  2836480                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                        368                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   1                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                     8192                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          1                       # Number of DMA write transactions.
system.iobus.pwrStateResidencyTicks::UNDEFINED 2585516289500                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                 7151                       # Transaction distribution
system.iobus.trans_dist::ReadResp                7151                       # Transaction distribution
system.iobus.trans_dist::WriteReq               32578                       # Transaction distribution
system.iobus.trans_dist::WriteResp              32578                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio         5808                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio          864                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.fake_sm_chip.pio           20                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.fake_uart4.pio           20                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.fake_ata0.pio           22                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.fake_ata1.pio           22                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio          208                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio        19632                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.backdoor.pio         1910                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio         6048                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ethernet.pio          100                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total        34654                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side        44804                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total        44804                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                   79458                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio        23232                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio         2127                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.fake_sm_chip.pio           10                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.fake_uart4.pio           10                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.fake_ata0.pio           11                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.fake_ata1.pio           11                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio          202                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio         9816                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.backdoor.pio         7620                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio         3827                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ethernet.pio          200                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total        47066                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side      2849936                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total      2849936                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                  2897002                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy              6255500                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy               672500                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer2.occupancy                19500                       # Layer occupancy (ticks)
system.iobus.reqLayer2.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer6.occupancy                20000                       # Layer occupancy (ticks)
system.iobus.reqLayer6.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer19.occupancy               18000                       # Layer occupancy (ticks)
system.iobus.reqLayer19.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer20.occupancy               18500                       # Layer occupancy (ticks)
system.iobus.reqLayer20.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy              197000                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy            17025500                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer24.occupancy             1899000                       # Layer occupancy (ticks)
system.iobus.reqLayer24.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy             5156000                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer26.occupancy               83500                       # Layer occupancy (ticks)
system.iobus.reqLayer26.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer27.occupancy           208585833                       # Layer occupancy (ticks)
system.iobus.reqLayer27.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy            24300000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy            22804000                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 2585516289500                       # Cumulative time (in ticks) in various power states
system.iocache.tags.replacements                22394                       # number of replacements
system.iocache.tags.tagsinuse                0.143253                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                22394                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        0                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle         2539218653000                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide     0.143253                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide     0.017907                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total       0.017907                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023            8                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::3            8                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses               201618                       # Number of tag accesses
system.iocache.tags.data_accesses              201618                       # Number of data accesses
system.iocache.pwrStateResidencyTicks::UNDEFINED 2585516289500                       # Cumulative time (in ticks) in various power states
system.iocache.ReadReq_misses::tsunami.ide          178                       # number of ReadReq misses
system.iocache.ReadReq_misses::total              178                       # number of ReadReq misses
system.iocache.WriteLineReq_misses::tsunami.ide        22224                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total        22224                       # number of WriteLineReq misses
system.iocache.demand_misses::tsunami.ide        22402                       # number of demand (read+write) misses
system.iocache.demand_misses::total             22402                       # number of demand (read+write) misses
system.iocache.overall_misses::tsunami.ide        22402                       # number of overall misses
system.iocache.overall_misses::total            22402                       # number of overall misses
system.iocache.ReadReq_miss_latency::tsunami.ide     27103881                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total     27103881                       # number of ReadReq miss cycles
system.iocache.WriteLineReq_miss_latency::tsunami.ide   2740912952                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total   2740912952                       # number of WriteLineReq miss cycles
system.iocache.demand_miss_latency::tsunami.ide   2768016833                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total   2768016833                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::tsunami.ide   2768016833                       # number of overall miss cycles
system.iocache.overall_miss_latency::total   2768016833                       # number of overall miss cycles
system.iocache.ReadReq_accesses::tsunami.ide          178                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total            178                       # number of ReadReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::tsunami.ide        22224                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total        22224                       # number of WriteLineReq accesses(hits+misses)
system.iocache.demand_accesses::tsunami.ide        22402                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total           22402                       # number of demand (read+write) accesses
system.iocache.overall_accesses::tsunami.ide        22402                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total          22402                       # number of overall (read+write) accesses
system.iocache.ReadReq_miss_rate::tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.WriteLineReq_miss_rate::tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.demand_miss_rate::tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.ReadReq_avg_miss_latency::tsunami.ide 152268.994382                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 152268.994382                       # average ReadReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::tsunami.ide 123331.216343                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 123331.216343                       # average WriteLineReq miss latency
system.iocache.demand_avg_miss_latency::tsunami.ide 123561.147799                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 123561.147799                       # average overall miss latency
system.iocache.overall_avg_miss_latency::tsunami.ide 123561.147799                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 123561.147799                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs           995                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                   21                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs    47.380952                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::writebacks           22216                       # number of writebacks
system.iocache.writebacks::total                22216                       # number of writebacks
system.iocache.ReadReq_mshr_misses::tsunami.ide          178                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total          178                       # number of ReadReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::tsunami.ide        22224                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total        22224                       # number of WriteLineReq MSHR misses
system.iocache.demand_mshr_misses::tsunami.ide        22402                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total        22402                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::tsunami.ide        22402                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total        22402                       # number of overall MSHR misses
system.iocache.ReadReq_mshr_miss_latency::tsunami.ide     18203881                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total     18203881                       # number of ReadReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::tsunami.ide   1629447377                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total   1629447377                       # number of WriteLineReq MSHR miss cycles
system.iocache.demand_mshr_miss_latency::tsunami.ide   1647651258                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total   1647651258                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::tsunami.ide   1647651258                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total   1647651258                       # number of overall MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.demand_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.ReadReq_avg_mshr_miss_latency::tsunami.ide 102268.994382                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 102268.994382                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::tsunami.ide 73319.266424                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 73319.266424                       # average WriteLineReq mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::tsunami.ide 73549.292831                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 73549.292831                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::tsunami.ide 73549.292831                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 73549.292831                       # average overall mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 2585516289500                       # Cumulative time (in ticks) in various power states
system.l2.tags.replacements                   3697048                       # number of replacements
system.l2.tags.tagsinuse                   511.981969                       # Cycle average of tags in use
system.l2.tags.total_refs                     1063275                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   3697048                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      0.287601                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                 141182000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks      207.837102                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.inst        148.832716                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data        155.312151                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.405932                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.inst         0.290689                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.303344                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999965                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024           512                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          107                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          400                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2            5                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  16392609                       # Number of tag accesses
system.l2.tags.data_accesses                 16392609                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED 2585516289500                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::writebacks       358437                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           358437                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks       932082                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total           932082                       # number of WritebackClean hits
system.l2.UpgradeReq_hits::cpu.data                20                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                   20                       # number of UpgradeReq hits
system.l2.ReadExReq_hits::cpu.data              10938                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 10938                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::cpu.inst          314622                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total             314622                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::cpu.data          96394                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             96394                       # number of ReadSharedReq hits
system.l2.demand_hits::cpu.inst                314622                       # number of demand (read+write) hits
system.l2.demand_hits::cpu.data                107332                       # number of demand (read+write) hits
system.l2.demand_hits::total                   421954                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.inst               314622                       # number of overall hits
system.l2.overall_hits::cpu.data               107332                       # number of overall hits
system.l2.overall_hits::total                  421954                       # number of overall hits
system.l2.UpgradeReq_misses::cpu.data              24                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 24                       # number of UpgradeReq misses
system.l2.ReadExReq_misses::cpu.data           209020                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              209020                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::cpu.inst        618307                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total           618307                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::cpu.data      1925718                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         1925718                       # number of ReadSharedReq misses
system.l2.demand_misses::cpu.inst              618307                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data             2134738                       # number of demand (read+write) misses
system.l2.demand_misses::total                2753045                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst             618307                       # number of overall misses
system.l2.overall_misses::cpu.data            2134738                       # number of overall misses
system.l2.overall_misses::total               2753045                       # number of overall misses
system.l2.UpgradeReq_miss_latency::cpu.data       118000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total       118000                       # number of UpgradeReq miss cycles
system.l2.ReadExReq_miss_latency::cpu.data  19099336500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   19099336500                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu.inst  58084416000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total  58084416000                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu.data 171933218000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 171933218000                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::cpu.inst   58084416000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data  191032554500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     249116970500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst  58084416000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data 191032554500                       # number of overall miss cycles
system.l2.overall_miss_latency::total    249116970500                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks       358437                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       358437                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks       932082                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total       932082                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu.data            44                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total               44                       # number of UpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data         219958                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            219958                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu.inst       932929                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         932929                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu.data      2022112                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       2022112                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst            932929                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data           2242070                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              3174999                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst           932929                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data          2242070                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             3174999                       # number of overall (read+write) accesses
system.l2.UpgradeReq_miss_rate::cpu.data     0.545455                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.545455                       # miss rate for UpgradeReq accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.950272                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.950272                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::cpu.inst     0.662759                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.662759                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::cpu.data     0.952330                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.952330                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::cpu.inst         0.662759                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.952128                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.867101                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst        0.662759                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.952128                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.867101                       # miss rate for overall accesses
system.l2.UpgradeReq_avg_miss_latency::cpu.data  4916.666667                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  4916.666667                       # average UpgradeReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu.data 91375.641087                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 91375.641087                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu.inst 93941.061641                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 93941.061641                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu.data 89282.656131                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 89282.656131                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 93941.061641                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 89487.587938                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 90487.794606                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 93941.061641                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 89487.587938                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 90487.794606                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::writebacks               323222                       # number of writebacks
system.l2.writebacks::total                    323222                       # number of writebacks
system.l2.CleanEvict_mshr_misses::writebacks      1586434                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total       1586434                       # number of CleanEvict MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu.data           24                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total            24                       # number of UpgradeReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu.data       209020                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         209020                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu.inst       618307                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total       618307                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu.data      1925718                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      1925718                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst         618307                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data        2134738                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           2753045                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst        618307                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data       2134738                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          2753045                       # number of overall MSHR misses
system.l2.ReadReq_mshr_uncacheable::cpu.data         6973                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable::total         6973                       # number of ReadReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::cpu.data        10354                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::total        10354                       # number of WriteReq MSHR uncacheable
system.l2.overall_mshr_uncacheable_misses::cpu.data        17327                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::total        17327                       # number of overall MSHR uncacheable misses
system.l2.UpgradeReq_mshr_miss_latency::cpu.data       469000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total       469000                       # number of UpgradeReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu.data  17009136500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  17009136500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu.inst  51901346000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total  51901346000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu.data 152676038000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 152676038000                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst  51901346000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data 169685174500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 221586520500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst  51901346000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data 169685174500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 221586520500                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_uncacheable_latency::cpu.data   1459042500                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::total   1459042500                       # number of ReadReq MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::cpu.data   1459042500                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::total   1459042500                       # number of overall MSHR uncacheable cycles
system.l2.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu.data     0.545455                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.545455                       # mshr miss rate for UpgradeReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.950272                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.950272                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu.inst     0.662759                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.662759                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu.data     0.952330                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.952330                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst     0.662759                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.952128                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.867101                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst     0.662759                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.952128                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.867101                       # mshr miss rate for overall accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu.data 19541.666667                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 19541.666667                       # average UpgradeReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 81375.641087                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 81375.641087                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 83941.061641                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 83941.061641                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu.data 79282.656131                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 79282.656131                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 83941.061641                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 79487.587938                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 80487.794606                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 83941.061641                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 79487.587938                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 80487.794606                       # average overall mshr miss latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::cpu.data 209241.718055                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::total 209241.718055                       # average ReadReq mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::cpu.data 84206.296531                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::total 84206.296531                       # average overall mshr uncacheable latency
system.membus.snoop_filter.tot_requests       5553566                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests      2779243                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests          208                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED 2585516289500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                6973                       # Transaction distribution
system.membus.trans_dist::ReadResp            2551176                       # Transaction distribution
system.membus.trans_dist::WriteReq              10354                       # Transaction distribution
system.membus.trans_dist::WriteResp             10354                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       345438                       # Transaction distribution
system.membus.trans_dist::CleanEvict          2427784                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               26                       # Transaction distribution
system.membus.trans_dist::ReadExReq            209018                       # Transaction distribution
system.membus.trans_dist::ReadExResp           209018                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       2544203                       # Transaction distribution
system.membus.trans_dist::InvalidateReq         22224                       # Transaction distribution
system.membus.trans_dist::InvalidateResp           10                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port        44827                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total        44827                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.bridge.slave        34654                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      8256883                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total      8291537                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                8336364                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port      2847616                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total      2847616                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.bridge.slave        47066                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    393754624                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total    393801690                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               396649306                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              214                       # Total snoops (count)
system.membus.snoopTraffic                      26112                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           2792808                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000078                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.008835                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 2792590     99.99%     99.99% # Request fanout histogram
system.membus.snoop_fanout::1                     218      0.01%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             2792808                       # Request fanout histogram
system.membus.reqLayer0.occupancy            31365000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy          8350863109                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.3                       # Layer utilization (%)
system.membus.respLayer1.occupancy            1706293                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer2.occupancy        25742821524                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              1.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 2585516289500                       # Cumulative time (in ticks) in various power states
system.tol2bus.snoop_filter.tot_requests      6349169                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests      3174148                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests         2151                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops        2533261                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops      2531526                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops         1735                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 2585516289500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadReq               6973                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp           2962219                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq             10354                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp            10354                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       681659                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean       932517                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         5256940                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq              44                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp             44                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           219958                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          219958                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        932987                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      2022259                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq           14                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp            3                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side      2798433                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      6760583                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               9559016                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side    238777088                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    332930778                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              571707866                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         3697417                       # Total snoops (count)
system.tol2bus.snoopTraffic                  41398656                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          6889637                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.368256                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.482853                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                4354223     63.20%     63.20% # Request fanout histogram
system.tol2bus.snoop_fanout::1                2533679     36.78%     99.97% # Request fanout histogram
system.tol2bus.snoop_fanout::2                   1735      0.03%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            6889637                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         5770333000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.2                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy           417403                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy        2332467500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        5617347000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.2                       # Layer utilization (%)
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED 2585516289500                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED 2585516289500                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED 2585516289500                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED 2585516289500                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED 2585516289500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED 2585516289500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED 2585516289500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED 2585516289500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED 2585516289500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED 2585516289500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED 2585516289500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED 2585516289500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED 2585516289500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED 2585516289500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED 2585516289500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED 2585516289500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED 2585516289500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED 2585516289500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED 2585516289500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED 2585516289500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED 2585516289500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED 2585516289500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED 2585516289500                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED 2585516289500                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED 2585516289500                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED 2585516289500                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED 2585516289500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
sim_seconds                                  0.005734                       # Number of seconds simulated
sim_ticks                                  5733729000                       # Number of ticks simulated
final_tick                               2591250018500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                               11957262                       # Simulator instruction rate (inst/s)
host_op_rate                                 11957240                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              691348538                       # Simulator tick rate (ticks/s)
host_mem_usage                                 733024                       # Number of bytes of host memory used
host_seconds                                     8.29                       # Real time elapsed on the host
sim_insts                                    99167731                       # Number of instructions simulated
sim_ops                                      99167731                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED   5733729000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::cpu.inst         1847424                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data         2077056                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            3924480                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst      1847424                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       1847424                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks      1856384                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         1856384                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu.inst            14433                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data            16227                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               30660                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks         14503                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              14503                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst          322202881                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data          362252210                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             684455090                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst     322202881                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        322202881                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks       323765563                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            323765563                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks       323765563                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst         322202881                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data         362252210                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1008220654                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                       30660                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      14503                       # Number of write requests accepted
system.mem_ctrls.readBursts                     61320                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    29006                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                3912320                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   12160                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 1855744                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 3924480                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              1856384                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                    190                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              4220                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              2312                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              3090                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              2290                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              4906                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              2276                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              3598                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              3640                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              3964                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              2960                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             4425                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             5370                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             5780                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             5891                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             3234                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             3174                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              1574                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              1764                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              1582                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              2087                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              3112                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              1354                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              2252                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              1822                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              1324                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              1596                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             1392                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             2084                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             1860                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             2004                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             1386                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             1803                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                      1363                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                    5733730000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 61320                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                29006                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   30567                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   30563                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    205                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    238                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    900                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   1028                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   1070                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   1080                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   1080                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   1081                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   1083                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   1084                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   1093                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   1121                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   1143                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   1177                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   1250                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   1267                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   1230                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   1208                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    318                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    139                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    102                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    113                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    132                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                     92                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                     65                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    110                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    130                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                     85                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                     65                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                     85                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                     81                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                     65                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                     82                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                     90                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    112                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    119                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    102                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    110                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    125                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    119                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    151                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    180                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    213                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    227                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    345                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    412                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    515                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                   3273                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                   2911                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        17491                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    329.875708                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   237.116336                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   299.293772                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          396      2.26%      2.26% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         8568     48.99%     51.25% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         3212     18.36%     69.61% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         1388      7.94%     77.55% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          851      4.87%     82.41% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          497      2.84%     85.26% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          363      2.08%     87.33% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          302      1.73%     89.06% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         1914     10.94%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        17491                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         1602                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      38.151061                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     13.275502                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     48.480660                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-15            558     34.83%     34.83% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-31           347     21.66%     56.49% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-47           248     15.48%     71.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-63           149      9.30%     81.27% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-79            91      5.68%     86.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-95            55      3.43%     90.39% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-111           43      2.68%     93.07% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-127           33      2.06%     95.13% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-143           18      1.12%     96.25% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-159            9      0.56%     96.82% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-175           10      0.62%     97.44% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::176-191            7      0.44%     97.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-207            5      0.31%     98.19% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::208-223            5      0.31%     98.50% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::224-239            6      0.37%     98.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::240-255            5      0.31%     99.19% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-271            5      0.31%     99.50% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::272-287            2      0.12%     99.63% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::288-303            1      0.06%     99.69% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::304-319            2      0.12%     99.81% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::352-367            2      0.12%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::416-431            1      0.06%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          1602                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         1602                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      18.099875                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.623683                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      5.402709                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16-17          1136     70.91%     70.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18-19           220     13.73%     84.64% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20-21            47      2.93%     87.58% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22-23            52      3.25%     90.82% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24-25            42      2.62%     93.45% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26-27            35      2.18%     95.63% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28-29            14      0.87%     96.50% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::30-31            10      0.62%     97.13% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-33             5      0.31%     97.44% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::34-35             6      0.37%     97.82% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::36-37             9      0.56%     98.38% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::38-39             4      0.25%     98.63% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::40-41             1      0.06%     98.69% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::42-43             2      0.12%     98.81% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::44-45             5      0.31%     99.13% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::46-47             1      0.06%     99.19% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::48-49             4      0.25%     99.44% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::50-51             1      0.06%     99.50% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::52-53             1      0.06%     99.56% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::54-55             2      0.12%     99.69% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::60-61             2      0.12%     99.81% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::62-63             1      0.06%     99.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-65             1      0.06%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::80-81             1      0.06%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          1602                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                   1453349750                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat              2599537250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                  305650000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     23774.74                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                42524.74                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       682.33                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       323.65                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    684.46                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    323.77                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         7.86                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     5.33                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    2.53                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       2.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      26.95                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                    48391                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   24252                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 79.16                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                83.61                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     126956.36                       # Average gap between requests
system.mem_ctrls.pageHitRate                    80.59                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                 54913740                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                 29213910                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy               188010480                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy               81155340                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         446228640.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy            609062670                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy             13267200                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy      1608907650                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy       241452480                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy         58930380                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy             3331200210                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            580.983198                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime           4362456250                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE     10230250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF     188862000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF    206297000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN    628728750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT    1171275750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN   3528335250                       # Time in different power states
system.mem_ctrls_1.actEnergy                 69914880                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                 37164435                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy               248457720                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy               70203780                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         444999360.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy            643266660                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy             11840640                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy      1674119070                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy       169187040                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy         49350540                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy             3418504125                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            596.209574                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime           4292061250                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE      7393750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF     188306000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF    180315750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN    440604250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT    1245908250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN   3671201000                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED   5733729000                       # Cumulative time (in ticks) in various power states
system.bridge.pwrStateResidencyTicks::UNDEFINED   5733729000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.read_hits                       329699                       # DTB read hits
system.cpu.dtb.read_misses                       1499                       # DTB read misses
system.cpu.dtb.read_acv                            24                       # DTB read access violations
system.cpu.dtb.read_accesses                    75836                       # DTB read accesses
system.cpu.dtb.write_hits                      258222                       # DTB write hits
system.cpu.dtb.write_misses                       267                       # DTB write misses
system.cpu.dtb.write_acv                           44                       # DTB write access violations
system.cpu.dtb.write_accesses                   39369                       # DTB write accesses
system.cpu.dtb.data_hits                       587921                       # DTB hits
system.cpu.dtb.data_misses                       1766                       # DTB misses
system.cpu.dtb.data_acv                            68                       # DTB access violations
system.cpu.dtb.data_accesses                   115205                       # DTB accesses
system.cpu.itb.fetch_hits                      426718                       # ITB hits
system.cpu.itb.fetch_misses                       833                       # ITB misses
system.cpu.itb.fetch_acv                            0                       # ITB acv
system.cpu.itb.fetch_accesses                  427551                       # ITB accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.numPwrStateTransitions                  90                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples            45                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean           800000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    286038.776774                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10           45    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       400000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value      1000000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total              45                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON      5697729000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED     36000000                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                         11467458                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                       45                       # number of quiesce instructions executed
system.cpu.kern.callpal::swpctx                   233      5.30%      5.30% # number of callpals executed
system.cpu.kern.callpal::tbi                       14      0.32%      5.61% # number of callpals executed
system.cpu.kern.callpal::swpipl                  3567     81.09%     86.70% # number of callpals executed
system.cpu.kern.callpal::rdps                      99      2.25%     88.95% # number of callpals executed
system.cpu.kern.callpal::wrusp                      2      0.05%     89.00% # number of callpals executed
system.cpu.kern.callpal::rdusp                      2      0.05%     89.04% # number of callpals executed
system.cpu.kern.callpal::rti                      372      8.46%     97.50% # number of callpals executed
system.cpu.kern.callpal::callsys                   76      1.73%     99.23% # number of callpals executed
system.cpu.kern.callpal::imb                       12      0.27%     99.50% # number of callpals executed
system.cpu.kern.callpal::rdunique                  21      0.48%     99.98% # number of callpals executed
system.cpu.kern.callpal::wrunique                   1      0.02%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                   4399                       # number of callpals executed
system.cpu.kern.inst.hwrei                       7098                       # number of hwrei instructions executed
system.cpu.kern.mode_switch::kernel               605                       # number of protection mode switches
system.cpu.kern.mode_switch::user                 340                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   0                       # number of protection mode switches
system.cpu.kern.mode_good::kernel                 340                      
system.cpu.kern.mode_good::user                   340                      
system.cpu.kern.mode_good::idle                     0                      
system.cpu.kern.mode_switch_good::kernel     0.561983                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle            nan                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.719577                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel         4748638500     82.82%     82.82% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user            984972500     17.18%    100.00% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle                    0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      233                       # number of times the context was actually changed
system.cpu.kern.ipl_count::0                     1668     42.00%     42.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                      26      0.65%     42.66% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                       6      0.15%     42.81% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                    2271     57.19%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                 3971                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      1665     49.52%     49.52% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                       26      0.77%     50.30% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                        6      0.18%     50.48% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     1665     49.52%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                  3362                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0               4410344000     76.92%     76.92% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21                34734000      0.61%     77.53% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22                 9375000      0.16%     77.69% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31              1279158000     22.31%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total           5733611000                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.998201                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.733157                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.846638                       # fraction of swpipl calls that actually changed the ipl
system.cpu.committedInsts                     1744103                       # Number of instructions committed
system.cpu.committedOps                       1744103                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses               1678997                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                   5813                       # Number of float alu accesses
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_func_calls                       54501                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts       177452                       # number of instructions that are conditional controls
system.cpu.num_int_insts                      1678997                       # number of integer instructions
system.cpu.num_fp_insts                          5813                       # number of float instructions
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_int_register_reads             2312101                       # number of times the integer registers were read
system.cpu.num_int_register_writes            1220443                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                 3426                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                3326                       # number of times the floating registers were written
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.num_mem_refs                        592660                       # number of memory refs
system.cpu.num_load_insts                      333421                       # Number of load instructions
system.cpu.num_store_insts                     259239                       # Number of store instructions
system.cpu.num_idle_cycles               71999.999987                       # Number of idle cycles
system.cpu.num_busy_cycles               11395458.000013                       # Number of busy cycles
system.cpu.not_idle_fraction                 0.993721                       # Percentage of non-idle cycles
system.cpu.idle_fraction                     0.006279                       # Percentage of idle cycles
system.cpu.Branches                            247528                       # Number of branches fetched
system.cpu.op_class::No_OpClass                 30155      1.73%      1.73% # Class of executed instruction
system.cpu.op_class::IntAlu                   1062368     60.85%     62.58% # Class of executed instruction
system.cpu.op_class::IntMult                     2192      0.13%     62.70% # Class of executed instruction
system.cpu.op_class::IntDiv                         0      0.00%     62.70% # Class of executed instruction
system.cpu.op_class::FloatAdd                    1640      0.09%     62.79% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     62.79% # Class of executed instruction
system.cpu.op_class::FloatCvt                      11      0.00%     62.80% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     62.80% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     62.80% # Class of executed instruction
system.cpu.op_class::FloatDiv                     254      0.01%     62.81% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     62.81% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     62.81% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     62.81% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     62.81% # Class of executed instruction
system.cpu.op_class::SimdAlu                        0      0.00%     62.81% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     62.81% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     62.81% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%     62.81% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     62.81% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     62.81% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     62.81% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     62.81% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     62.81% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     62.81% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     62.81% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     62.81% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     62.81% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     62.81% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     62.81% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     62.81% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     62.81% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     62.81% # Class of executed instruction
system.cpu.op_class::MemRead                   343263     19.66%     82.47% # Class of executed instruction
system.cpu.op_class::MemWrite                  258269     14.79%     97.26% # Class of executed instruction
system.cpu.op_class::FloatMemRead                2030      0.12%     97.38% # Class of executed instruction
system.cpu.op_class::FloatMemWrite               1878      0.11%     97.49% # Class of executed instruction
system.cpu.op_class::IprAccess                  43877      2.51%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                    1745937                       # Class of executed instruction
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED   5733729000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.replacements             16987                       # number of replacements
system.cpu.dcache.tags.tagsinuse                  512                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              606948                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             17499                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             34.684725                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data          512                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           37                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          405                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           68                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           4732035                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          4732035                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED   5733729000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::cpu.data       315430                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          315430                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data       244975                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         244975                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::cpu.data         5903                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total         5903                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::cpu.data         6085                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total         6085                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::cpu.data        560405                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           560405                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data       560405                       # number of overall hits
system.cpu.dcache.overall_hits::total          560405                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data         9626                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          9626                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data         7033                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         7033                       # number of WriteReq misses
system.cpu.dcache.LoadLockedReq_misses::cpu.data          329                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          329                       # number of LoadLockedReq misses
system.cpu.dcache.demand_misses::cpu.data        16659                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          16659                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data        16659                       # number of overall misses
system.cpu.dcache.overall_misses::total         16659                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data    931761000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    931761000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data    640702500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    640702500                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::cpu.data     32309500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total     32309500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data   1572463500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   1572463500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data   1572463500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   1572463500                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data       325056                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       325056                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data       252008                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       252008                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::cpu.data         6232                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total         6232                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::cpu.data         6085                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total         6085                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data       577064                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       577064                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data       577064                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       577064                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.029613                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.029613                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.027908                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.027908                       # miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::cpu.data     0.052792                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.052792                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.028869                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.028869                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.028869                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.028869                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 96796.280906                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 96796.280906                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 91099.459690                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 91099.459690                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::cpu.data 98205.167173                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 98205.167173                       # average LoadLockedReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 94391.229966                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 94391.229966                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 94391.229966                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 94391.229966                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::writebacks         9445                       # number of writebacks
system.cpu.dcache.writebacks::total              9445                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_misses::cpu.data         9626                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         9626                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data         7033                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         7033                       # number of WriteReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::cpu.data          329                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total          329                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data        16659                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        16659                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data        16659                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        16659                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::cpu.data          610                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          610                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::cpu.data          463                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total          463                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.overall_mshr_uncacheable_misses::cpu.data         1073                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         1073                       # number of overall MSHR uncacheable misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data    922135000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    922135000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data    633669500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    633669500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::cpu.data     31980500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total     31980500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data   1555804500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   1555804500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data   1555804500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   1555804500                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::cpu.data    136811000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total    136811000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::cpu.data    136811000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total    136811000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.029613                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.029613                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.027908                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.027908                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::cpu.data     0.052792                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.052792                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.028869                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.028869                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.028869                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.028869                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 95796.280906                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 95796.280906                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 90099.459690                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 90099.459690                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu.data 97205.167173                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 97205.167173                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 93391.229966                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 93391.229966                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 93391.229966                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 93391.229966                       # average overall mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu.data 224280.327869                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 224280.327869                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::cpu.data 127503.261883                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 127503.261883                       # average overall mshr uncacheable latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED   5733729000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.replacements             21973                       # number of replacements
system.cpu.icache.tags.tagsinuse           255.903334                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1890787                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             22228                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             85.063299                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   255.903334                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.999622                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999622                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          255                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           31                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           17                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          201                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            6                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.996094                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           3513853                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          3513853                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED   5733729000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::cpu.inst      1723958                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1723958                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst       1723958                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1723958                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst      1723958                       # number of overall hits
system.cpu.icache.overall_hits::total         1723958                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst        21979                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         21979                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst        21979                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          21979                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst        21979                       # number of overall misses
system.cpu.icache.overall_misses::total         21979                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst   1536579000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   1536579000                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst   1536579000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   1536579000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst   1536579000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   1536579000                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst      1745937                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1745937                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst      1745937                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1745937                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst      1745937                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1745937                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.012589                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.012589                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.012589                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.012589                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.012589                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.012589                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 69911.233450                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 69911.233450                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 69911.233450                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 69911.233450                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 69911.233450                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 69911.233450                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::writebacks        21973                       # number of writebacks
system.cpu.icache.writebacks::total             21973                       # number of writebacks
system.cpu.icache.ReadReq_mshr_misses::cpu.inst        21979                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        21979                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst        21979                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        21979                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst        21979                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        21979                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst   1514600000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   1514600000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst   1514600000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   1514600000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst   1514600000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   1514600000                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.012589                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.012589                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.012589                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.012589                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.012589                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.012589                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 68911.233450                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 68911.233450                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 68911.233450                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 68911.233450                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 68911.233450                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 68911.233450                       # average overall mshr miss latency
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                  87                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                   724992                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                         90                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.iobus.pwrStateResidencyTicks::UNDEFINED   5733729000                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                  637                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 637                       # Transaction distribution
system.iobus.trans_dist::WriteReq                6127                       # Transaction distribution
system.iobus.trans_dist::WriteResp               6127                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio          124                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           28                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio           88                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio         1186                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio          720                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         2146                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side        11382                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total        11382                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                   13528                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio          496                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio          112                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio          121                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio          593                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio          405                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         1727                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side       725208                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total       725208                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                   726935                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy                98000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                23500                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy               88000                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy              961500                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy              633500                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer27.occupancy            53196260                       # Layer occupancy (ticks)
system.iobus.reqLayer27.utilization               0.9                       # Layer utilization (%)
system.iobus.respLayer0.occupancy             1683000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy             5718000                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.1                       # Layer utilization (%)
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED   5733729000                       # Cumulative time (in ticks) in various power states
system.iocache.tags.replacements                 5691                       # number of replacements
system.iocache.tags.tagsinuse                       8                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                 5699                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        0                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide            8                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023            8                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::3            8                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                51219                       # Number of tag accesses
system.iocache.tags.data_accesses               51219                       # Number of data accesses
system.iocache.pwrStateResidencyTicks::UNDEFINED   5733729000                       # Cumulative time (in ticks) in various power states
system.iocache.ReadReq_misses::tsunami.ide           27                       # number of ReadReq misses
system.iocache.ReadReq_misses::total               27                       # number of ReadReq misses
system.iocache.WriteLineReq_misses::tsunami.ide         5664                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total         5664                       # number of WriteLineReq misses
system.iocache.demand_misses::tsunami.ide         5691                       # number of demand (read+write) misses
system.iocache.demand_misses::total              5691                       # number of demand (read+write) misses
system.iocache.overall_misses::tsunami.ide         5691                       # number of overall misses
system.iocache.overall_misses::total             5691                       # number of overall misses
system.iocache.ReadReq_miss_latency::tsunami.ide      3207985                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total      3207985                       # number of ReadReq miss cycles
system.iocache.WriteLineReq_miss_latency::tsunami.ide    702488275                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total    702488275                       # number of WriteLineReq miss cycles
system.iocache.demand_miss_latency::tsunami.ide    705696260                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total    705696260                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::tsunami.ide    705696260                       # number of overall miss cycles
system.iocache.overall_miss_latency::total    705696260                       # number of overall miss cycles
system.iocache.ReadReq_accesses::tsunami.ide           27                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total             27                       # number of ReadReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::tsunami.ide         5664                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total         5664                       # number of WriteLineReq accesses(hits+misses)
system.iocache.demand_accesses::tsunami.ide         5691                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total            5691                       # number of demand (read+write) accesses
system.iocache.overall_accesses::tsunami.ide         5691                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total           5691                       # number of overall (read+write) accesses
system.iocache.ReadReq_miss_rate::tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.WriteLineReq_miss_rate::tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.demand_miss_rate::tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.ReadReq_avg_miss_latency::tsunami.ide 118814.259259                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 118814.259259                       # average ReadReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::tsunami.ide 124026.884710                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 124026.884710                       # average WriteLineReq miss latency
system.iocache.demand_avg_miss_latency::tsunami.ide 124002.154279                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 124002.154279                       # average overall miss latency
system.iocache.overall_avg_miss_latency::tsunami.ide 124002.154279                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 124002.154279                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs           128                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    1                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          128                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::writebacks            5664                       # number of writebacks
system.iocache.writebacks::total                 5664                       # number of writebacks
system.iocache.ReadReq_mshr_misses::tsunami.ide           27                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total           27                       # number of ReadReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::tsunami.ide         5664                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total         5664                       # number of WriteLineReq MSHR misses
system.iocache.demand_mshr_misses::tsunami.ide         5691                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total         5691                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::tsunami.ide         5691                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total         5691                       # number of overall MSHR misses
system.iocache.ReadReq_mshr_miss_latency::tsunami.ide      1857985                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total      1857985                       # number of ReadReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::tsunami.ide    419233160                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total    419233160                       # number of WriteLineReq MSHR miss cycles
system.iocache.demand_mshr_miss_latency::tsunami.ide    421091145                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total    421091145                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::tsunami.ide    421091145                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total    421091145                       # number of overall MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.demand_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.ReadReq_avg_mshr_miss_latency::tsunami.ide 68814.259259                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 68814.259259                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::tsunami.ide 74017.153955                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 74017.153955                       # average WriteLineReq mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::tsunami.ide 73992.469689                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 73992.469689                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::tsunami.ide 73992.469689                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 73992.469689                       # average overall mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED   5733729000                       # Cumulative time (in ticks) in various power states
system.l2.tags.replacements                     53008                       # number of replacements
system.l2.tags.tagsinuse                          512                       # Cycle average of tags in use
system.l2.tags.total_refs                       18395                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     53520                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      0.343703                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks      216.509090                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.inst        129.439232                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data        166.051679                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.422869                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.inst         0.252811                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.324320                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024           512                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          108                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          401                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2            3                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    208524                       # Number of tag accesses
system.l2.tags.data_accesses                   208524                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED   5733729000                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::writebacks         9445                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total             9445                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks        21911                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total            21911                       # number of WritebackClean hits
system.l2.UpgradeReq_hits::cpu.data                 1                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    1                       # number of UpgradeReq hits
system.l2.ReadExReq_hits::cpu.data                169                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   169                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::cpu.inst            7545                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total               7545                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::cpu.data            590                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total               590                       # number of ReadSharedReq hits
system.l2.demand_hits::cpu.inst                  7545                       # number of demand (read+write) hits
system.l2.demand_hits::cpu.data                   759                       # number of demand (read+write) hits
system.l2.demand_hits::total                     8304                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.inst                 7545                       # number of overall hits
system.l2.overall_hits::cpu.data                  759                       # number of overall hits
system.l2.overall_hits::total                    8304                       # number of overall hits
system.l2.ReadExReq_misses::cpu.data             6863                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                6863                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::cpu.inst         14433                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            14433                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::cpu.data         9365                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            9365                       # number of ReadSharedReq misses
system.l2.demand_misses::cpu.inst               14433                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data               16228                       # number of demand (read+write) misses
system.l2.demand_misses::total                  30661                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst              14433                       # number of overall misses
system.l2.overall_misses::cpu.data              16228                       # number of overall misses
system.l2.overall_misses::total                 30661                       # number of overall misses
system.l2.ReadExReq_miss_latency::cpu.data    621278000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     621278000                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu.inst   1401597500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   1401597500                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu.data    932251500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    932251500                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::cpu.inst    1401597500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data    1553529500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       2955127000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst   1401597500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data   1553529500                       # number of overall miss cycles
system.l2.overall_miss_latency::total      2955127000                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks         9445                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total         9445                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks        21911                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total        21911                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu.data             1                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total                1                       # number of UpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data           7032                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              7032                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu.inst        21978                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total          21978                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu.data         9955                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total          9955                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst             21978                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data             16987                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                38965                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst            21978                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data            16987                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               38965                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.975967                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.975967                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::cpu.inst     0.656702                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.656702                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::cpu.data     0.940733                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.940733                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::cpu.inst         0.656702                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.955319                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.786886                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst        0.656702                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.955319                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.786886                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::cpu.data 90525.717616                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 90525.717616                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu.inst 97110.614564                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 97110.614564                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu.data 99546.342766                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 99546.342766                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 97110.614564                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 95731.421001                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 96380.646424                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 97110.614564                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 95731.421001                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 96380.646424                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::writebacks                 8839                       # number of writebacks
system.l2.writebacks::total                      8839                       # number of writebacks
system.l2.CleanEvict_mshr_misses::writebacks         6580                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total          6580                       # number of CleanEvict MSHR misses
system.l2.ReadExReq_mshr_misses::cpu.data         6863                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           6863                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu.inst        14433                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        14433                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu.data         9365                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         9365                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst          14433                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data          16228                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             30661                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst         14433                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data         16228                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            30661                       # number of overall MSHR misses
system.l2.ReadReq_mshr_uncacheable::cpu.data          610                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable::total          610                       # number of ReadReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::cpu.data          463                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::total          463                       # number of WriteReq MSHR uncacheable
system.l2.overall_mshr_uncacheable_misses::cpu.data         1073                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::total         1073                       # number of overall MSHR uncacheable misses
system.l2.ReadExReq_mshr_miss_latency::cpu.data    552648000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    552648000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu.inst   1257267500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   1257267500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu.data    838601500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    838601500                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst   1257267500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data   1391249500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   2648517000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst   1257267500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data   1391249500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   2648517000                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_uncacheable_latency::cpu.data    129169500                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::total    129169500                       # number of ReadReq MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::cpu.data    129169500                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::total    129169500                       # number of overall MSHR uncacheable cycles
system.l2.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.975967                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.975967                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu.inst     0.656702                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.656702                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu.data     0.940733                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.940733                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst     0.656702                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.955319                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.786886                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst     0.656702                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.955319                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.786886                       # mshr miss rate for overall accesses
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 80525.717616                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 80525.717616                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 87110.614564                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 87110.614564                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu.data 89546.342766                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 89546.342766                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 87110.614564                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 85731.421001                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 86380.646424                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 87110.614564                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 85731.421001                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 86380.646424                       # average overall mshr miss latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::cpu.data 211753.278689                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::total 211753.278689                       # average ReadReq mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::cpu.data 120381.640261                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::total 120381.640261                       # average overall mshr uncacheable latency
system.membus.snoop_filter.tot_requests         73970                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests        37722                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests           29                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED   5733729000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                 610                       # Transaction distribution
system.membus.trans_dist::ReadResp              24435                       # Transaction distribution
system.membus.trans_dist::WriteReq                463                       # Transaction distribution
system.membus.trans_dist::WriteResp               463                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        14503                       # Transaction distribution
system.membus.trans_dist::CleanEvict            21752                       # Transaction distribution
system.membus.trans_dist::UpgradeReq                1                       # Transaction distribution
system.membus.trans_dist::ReadExReq              6862                       # Transaction distribution
system.membus.trans_dist::ReadExResp             6862                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         23825                       # Transaction distribution
system.membus.trans_dist::InvalidateReq          5664                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port        11382                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total        11382                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.bridge.slave         2146                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        91885                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total        94031                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 105413                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port       724992                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total       724992                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.bridge.slave         1727                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      5055872                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total      5057599                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 5782591                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                               27                       # Total snoops (count)
system.membus.snoopTraffic                       3456                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             37425                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000748                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.027343                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   37397     99.93%     99.93% # Request fanout histogram
system.membus.snoop_fanout::1                      28      0.07%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total               37425                       # Request fanout histogram
system.membus.reqLayer0.occupancy             1804500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy           190897649                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               3.3                       # Layer utilization (%)
system.membus.respLayer1.occupancy             256515                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer2.occupancy          289724750                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              5.1                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED   5733729000                       # Cumulative time (in ticks) in various power states
system.tol2bus.snoop_filter.tot_requests        77927                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests        38969                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests          226                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops          29106                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops        28925                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops          181                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED   5733729000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadReq                610                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp             32571                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq               463                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp              463                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        18284                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean        21973                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           51711                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq               1                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp              1                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             7032                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            7032                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq         21979                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq         9982                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq            1                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side        65930                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side        53136                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                119066                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side      5625728                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side      3388479                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                9014207                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                           53064                       # Total snoops (count)
system.tol2bus.snoopTraffic                   1134976                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples            93076                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.317106                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.469512                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  63742     68.48%     68.48% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  29153     31.32%     99.81% # Request fanout histogram
system.tol2bus.snoop_fanout::2                    181      0.19%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              93076                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          102567500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.8                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy            74985                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy          54947500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             1.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          43309500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.8                       # Layer utilization (%)
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED   5733729000                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED   5733729000                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED   5733729000                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED   5733729000                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED   5733729000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED   5733729000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED   5733729000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED   5733729000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED   5733729000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED   5733729000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED   5733729000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED   5733729000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED   5733729000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED   5733729000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED   5733729000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED   5733729000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED   5733729000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED   5733729000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED   5733729000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED   5733729000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED   5733729000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED   5733729000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED   5733729000                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED   5733729000                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED   5733729000                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED   5733729000                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED   5733729000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
