
test_v1.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000b35c  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000504  0800b4f0  0800b4f0  0000c4f0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800b9f4  0800b9f4  0000d1e0  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800b9f4  0800b9f4  0000c9f4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800b9fc  0800b9fc  0000d1e0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800b9fc  0800b9fc  0000c9fc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800ba00  0800ba00  0000ca00  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001e0  20000000  0800ba04  0000d000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000018c4  200001e0  0800bbe4  0000d1e0  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20001aa4  0800bbe4  0000daa4  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000d1e0  2**0
                  CONTENTS, READONLY
 12 .debug_info   00012a56  00000000  00000000  0000d210  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000031ae  00000000  00000000  0001fc66  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000013f8  00000000  00000000  00022e18  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000f57  00000000  00000000  00024210  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000292bb  00000000  00000000  00025167  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000156ec  00000000  00000000  0004e422  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000f9e10  00000000  00000000  00063b0e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0015d91e  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00006824  00000000  00000000  0015d964  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000048  00000000  00000000  00164188  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200001e0 	.word	0x200001e0
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800b4d4 	.word	0x0800b4d4

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200001e4 	.word	0x200001e4
 80001cc:	0800b4d4 	.word	0x0800b4d4

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <strlen>:
 8000270:	4603      	mov	r3, r0
 8000272:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000276:	2a00      	cmp	r2, #0
 8000278:	d1fb      	bne.n	8000272 <strlen+0x2>
 800027a:	1a18      	subs	r0, r3, r0
 800027c:	3801      	subs	r0, #1
 800027e:	4770      	bx	lr

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	@ 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	3c01      	subs	r4, #1
 80003bc:	bf28      	it	cs
 80003be:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003c2:	d2e9      	bcs.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__gedf2>:
 8000a1c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a20:	e006      	b.n	8000a30 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__ledf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	e002      	b.n	8000a30 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__cmpdf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a46:	d01b      	beq.n	8000a80 <__cmpdf2+0x54>
 8000a48:	b001      	add	sp, #4
 8000a4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a4e:	bf0c      	ite	eq
 8000a50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a54:	ea91 0f03 	teqne	r1, r3
 8000a58:	bf02      	ittt	eq
 8000a5a:	ea90 0f02 	teqeq	r0, r2
 8000a5e:	2000      	moveq	r0, #0
 8000a60:	4770      	bxeq	lr
 8000a62:	f110 0f00 	cmn.w	r0, #0
 8000a66:	ea91 0f03 	teq	r1, r3
 8000a6a:	bf58      	it	pl
 8000a6c:	4299      	cmppl	r1, r3
 8000a6e:	bf08      	it	eq
 8000a70:	4290      	cmpeq	r0, r2
 8000a72:	bf2c      	ite	cs
 8000a74:	17d8      	asrcs	r0, r3, #31
 8000a76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a7a:	f040 0001 	orr.w	r0, r0, #1
 8000a7e:	4770      	bx	lr
 8000a80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d102      	bne.n	8000a90 <__cmpdf2+0x64>
 8000a8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8e:	d107      	bne.n	8000aa0 <__cmpdf2+0x74>
 8000a90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d1d6      	bne.n	8000a48 <__cmpdf2+0x1c>
 8000a9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9e:	d0d3      	beq.n	8000a48 <__cmpdf2+0x1c>
 8000aa0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdrcmple>:
 8000aa8:	4684      	mov	ip, r0
 8000aaa:	4610      	mov	r0, r2
 8000aac:	4662      	mov	r2, ip
 8000aae:	468c      	mov	ip, r1
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4663      	mov	r3, ip
 8000ab4:	e000      	b.n	8000ab8 <__aeabi_cdcmpeq>
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdcmpeq>:
 8000ab8:	b501      	push	{r0, lr}
 8000aba:	f7ff ffb7 	bl	8000a2c <__cmpdf2>
 8000abe:	2800      	cmp	r0, #0
 8000ac0:	bf48      	it	mi
 8000ac2:	f110 0f00 	cmnmi.w	r0, #0
 8000ac6:	bd01      	pop	{r0, pc}

08000ac8 <__aeabi_dcmpeq>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff fff4 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ad0:	bf0c      	ite	eq
 8000ad2:	2001      	moveq	r0, #1
 8000ad4:	2000      	movne	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmplt>:
 8000adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae0:	f7ff ffea 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ae4:	bf34      	ite	cc
 8000ae6:	2001      	movcc	r0, #1
 8000ae8:	2000      	movcs	r0, #0
 8000aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aee:	bf00      	nop

08000af0 <__aeabi_dcmple>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff ffe0 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000af8:	bf94      	ite	ls
 8000afa:	2001      	movls	r0, #1
 8000afc:	2000      	movhi	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmpge>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffce 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b0c:	bf94      	ite	ls
 8000b0e:	2001      	movls	r0, #1
 8000b10:	2000      	movhi	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmpgt>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffc4 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b20:	bf34      	ite	cc
 8000b22:	2001      	movcc	r0, #1
 8000b24:	2000      	movcs	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmpun>:
 8000b2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b34:	d102      	bne.n	8000b3c <__aeabi_dcmpun+0x10>
 8000b36:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b3a:	d10a      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x20>
 8000b46:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b4a:	d102      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b4c:	f04f 0000 	mov.w	r0, #0
 8000b50:	4770      	bx	lr
 8000b52:	f04f 0001 	mov.w	r0, #1
 8000b56:	4770      	bx	lr

08000b58 <__aeabi_d2iz>:
 8000b58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b5c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b60:	d215      	bcs.n	8000b8e <__aeabi_d2iz+0x36>
 8000b62:	d511      	bpl.n	8000b88 <__aeabi_d2iz+0x30>
 8000b64:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b68:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b6c:	d912      	bls.n	8000b94 <__aeabi_d2iz+0x3c>
 8000b6e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b72:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b76:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b7a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000b7e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b82:	bf18      	it	ne
 8000b84:	4240      	negne	r0, r0
 8000b86:	4770      	bx	lr
 8000b88:	f04f 0000 	mov.w	r0, #0
 8000b8c:	4770      	bx	lr
 8000b8e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b92:	d105      	bne.n	8000ba0 <__aeabi_d2iz+0x48>
 8000b94:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000b98:	bf08      	it	eq
 8000b9a:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000b9e:	4770      	bx	lr
 8000ba0:	f04f 0000 	mov.w	r0, #0
 8000ba4:	4770      	bx	lr
 8000ba6:	bf00      	nop

08000ba8 <__aeabi_d2uiz>:
 8000ba8:	004a      	lsls	r2, r1, #1
 8000baa:	d211      	bcs.n	8000bd0 <__aeabi_d2uiz+0x28>
 8000bac:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000bb0:	d211      	bcs.n	8000bd6 <__aeabi_d2uiz+0x2e>
 8000bb2:	d50d      	bpl.n	8000bd0 <__aeabi_d2uiz+0x28>
 8000bb4:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000bb8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bbc:	d40e      	bmi.n	8000bdc <__aeabi_d2uiz+0x34>
 8000bbe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bc2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000bc6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bca:	fa23 f002 	lsr.w	r0, r3, r2
 8000bce:	4770      	bx	lr
 8000bd0:	f04f 0000 	mov.w	r0, #0
 8000bd4:	4770      	bx	lr
 8000bd6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bda:	d102      	bne.n	8000be2 <__aeabi_d2uiz+0x3a>
 8000bdc:	f04f 30ff 	mov.w	r0, #4294967295
 8000be0:	4770      	bx	lr
 8000be2:	f04f 0000 	mov.w	r0, #0
 8000be6:	4770      	bx	lr

08000be8 <__aeabi_d2f>:
 8000be8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bec:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000bf0:	bf24      	itt	cs
 8000bf2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000bf6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000bfa:	d90d      	bls.n	8000c18 <__aeabi_d2f+0x30>
 8000bfc:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000c00:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c04:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c08:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000c0c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c10:	bf08      	it	eq
 8000c12:	f020 0001 	biceq.w	r0, r0, #1
 8000c16:	4770      	bx	lr
 8000c18:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000c1c:	d121      	bne.n	8000c62 <__aeabi_d2f+0x7a>
 8000c1e:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000c22:	bfbc      	itt	lt
 8000c24:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000c28:	4770      	bxlt	lr
 8000c2a:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000c2e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c32:	f1c2 0218 	rsb	r2, r2, #24
 8000c36:	f1c2 0c20 	rsb	ip, r2, #32
 8000c3a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c3e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c42:	bf18      	it	ne
 8000c44:	f040 0001 	orrne.w	r0, r0, #1
 8000c48:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c4c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c50:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c54:	ea40 000c 	orr.w	r0, r0, ip
 8000c58:	fa23 f302 	lsr.w	r3, r3, r2
 8000c5c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c60:	e7cc      	b.n	8000bfc <__aeabi_d2f+0x14>
 8000c62:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c66:	d107      	bne.n	8000c78 <__aeabi_d2f+0x90>
 8000c68:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c6c:	bf1e      	ittt	ne
 8000c6e:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000c72:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000c76:	4770      	bxne	lr
 8000c78:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000c7c:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000c80:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000c84:	4770      	bx	lr
 8000c86:	bf00      	nop

08000c88 <__aeabi_uldivmod>:
 8000c88:	b953      	cbnz	r3, 8000ca0 <__aeabi_uldivmod+0x18>
 8000c8a:	b94a      	cbnz	r2, 8000ca0 <__aeabi_uldivmod+0x18>
 8000c8c:	2900      	cmp	r1, #0
 8000c8e:	bf08      	it	eq
 8000c90:	2800      	cmpeq	r0, #0
 8000c92:	bf1c      	itt	ne
 8000c94:	f04f 31ff 	movne.w	r1, #4294967295
 8000c98:	f04f 30ff 	movne.w	r0, #4294967295
 8000c9c:	f000 b9be 	b.w	800101c <__aeabi_idiv0>
 8000ca0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000ca4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000ca8:	f000 f83c 	bl	8000d24 <__udivmoddi4>
 8000cac:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cb0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cb4:	b004      	add	sp, #16
 8000cb6:	4770      	bx	lr

08000cb8 <__aeabi_d2lz>:
 8000cb8:	b538      	push	{r3, r4, r5, lr}
 8000cba:	2200      	movs	r2, #0
 8000cbc:	2300      	movs	r3, #0
 8000cbe:	4604      	mov	r4, r0
 8000cc0:	460d      	mov	r5, r1
 8000cc2:	f7ff ff0b 	bl	8000adc <__aeabi_dcmplt>
 8000cc6:	b928      	cbnz	r0, 8000cd4 <__aeabi_d2lz+0x1c>
 8000cc8:	4620      	mov	r0, r4
 8000cca:	4629      	mov	r1, r5
 8000ccc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000cd0:	f000 b80a 	b.w	8000ce8 <__aeabi_d2ulz>
 8000cd4:	4620      	mov	r0, r4
 8000cd6:	f105 4100 	add.w	r1, r5, #2147483648	@ 0x80000000
 8000cda:	f000 f805 	bl	8000ce8 <__aeabi_d2ulz>
 8000cde:	4240      	negs	r0, r0
 8000ce0:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000ce4:	bd38      	pop	{r3, r4, r5, pc}
 8000ce6:	bf00      	nop

08000ce8 <__aeabi_d2ulz>:
 8000ce8:	b5d0      	push	{r4, r6, r7, lr}
 8000cea:	4b0c      	ldr	r3, [pc, #48]	@ (8000d1c <__aeabi_d2ulz+0x34>)
 8000cec:	2200      	movs	r2, #0
 8000cee:	4606      	mov	r6, r0
 8000cf0:	460f      	mov	r7, r1
 8000cf2:	f7ff fc81 	bl	80005f8 <__aeabi_dmul>
 8000cf6:	f7ff ff57 	bl	8000ba8 <__aeabi_d2uiz>
 8000cfa:	4604      	mov	r4, r0
 8000cfc:	f7ff fc02 	bl	8000504 <__aeabi_ui2d>
 8000d00:	4b07      	ldr	r3, [pc, #28]	@ (8000d20 <__aeabi_d2ulz+0x38>)
 8000d02:	2200      	movs	r2, #0
 8000d04:	f7ff fc78 	bl	80005f8 <__aeabi_dmul>
 8000d08:	4602      	mov	r2, r0
 8000d0a:	460b      	mov	r3, r1
 8000d0c:	4630      	mov	r0, r6
 8000d0e:	4639      	mov	r1, r7
 8000d10:	f7ff faba 	bl	8000288 <__aeabi_dsub>
 8000d14:	f7ff ff48 	bl	8000ba8 <__aeabi_d2uiz>
 8000d18:	4621      	mov	r1, r4
 8000d1a:	bdd0      	pop	{r4, r6, r7, pc}
 8000d1c:	3df00000 	.word	0x3df00000
 8000d20:	41f00000 	.word	0x41f00000

08000d24 <__udivmoddi4>:
 8000d24:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000d28:	9d08      	ldr	r5, [sp, #32]
 8000d2a:	468e      	mov	lr, r1
 8000d2c:	4604      	mov	r4, r0
 8000d2e:	4688      	mov	r8, r1
 8000d30:	2b00      	cmp	r3, #0
 8000d32:	d14a      	bne.n	8000dca <__udivmoddi4+0xa6>
 8000d34:	428a      	cmp	r2, r1
 8000d36:	4617      	mov	r7, r2
 8000d38:	d962      	bls.n	8000e00 <__udivmoddi4+0xdc>
 8000d3a:	fab2 f682 	clz	r6, r2
 8000d3e:	b14e      	cbz	r6, 8000d54 <__udivmoddi4+0x30>
 8000d40:	f1c6 0320 	rsb	r3, r6, #32
 8000d44:	fa01 f806 	lsl.w	r8, r1, r6
 8000d48:	fa20 f303 	lsr.w	r3, r0, r3
 8000d4c:	40b7      	lsls	r7, r6
 8000d4e:	ea43 0808 	orr.w	r8, r3, r8
 8000d52:	40b4      	lsls	r4, r6
 8000d54:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000d58:	fa1f fc87 	uxth.w	ip, r7
 8000d5c:	fbb8 f1fe 	udiv	r1, r8, lr
 8000d60:	0c23      	lsrs	r3, r4, #16
 8000d62:	fb0e 8811 	mls	r8, lr, r1, r8
 8000d66:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000d6a:	fb01 f20c 	mul.w	r2, r1, ip
 8000d6e:	429a      	cmp	r2, r3
 8000d70:	d909      	bls.n	8000d86 <__udivmoddi4+0x62>
 8000d72:	18fb      	adds	r3, r7, r3
 8000d74:	f101 30ff 	add.w	r0, r1, #4294967295
 8000d78:	f080 80ea 	bcs.w	8000f50 <__udivmoddi4+0x22c>
 8000d7c:	429a      	cmp	r2, r3
 8000d7e:	f240 80e7 	bls.w	8000f50 <__udivmoddi4+0x22c>
 8000d82:	3902      	subs	r1, #2
 8000d84:	443b      	add	r3, r7
 8000d86:	1a9a      	subs	r2, r3, r2
 8000d88:	b2a3      	uxth	r3, r4
 8000d8a:	fbb2 f0fe 	udiv	r0, r2, lr
 8000d8e:	fb0e 2210 	mls	r2, lr, r0, r2
 8000d92:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000d96:	fb00 fc0c 	mul.w	ip, r0, ip
 8000d9a:	459c      	cmp	ip, r3
 8000d9c:	d909      	bls.n	8000db2 <__udivmoddi4+0x8e>
 8000d9e:	18fb      	adds	r3, r7, r3
 8000da0:	f100 32ff 	add.w	r2, r0, #4294967295
 8000da4:	f080 80d6 	bcs.w	8000f54 <__udivmoddi4+0x230>
 8000da8:	459c      	cmp	ip, r3
 8000daa:	f240 80d3 	bls.w	8000f54 <__udivmoddi4+0x230>
 8000dae:	443b      	add	r3, r7
 8000db0:	3802      	subs	r0, #2
 8000db2:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000db6:	eba3 030c 	sub.w	r3, r3, ip
 8000dba:	2100      	movs	r1, #0
 8000dbc:	b11d      	cbz	r5, 8000dc6 <__udivmoddi4+0xa2>
 8000dbe:	40f3      	lsrs	r3, r6
 8000dc0:	2200      	movs	r2, #0
 8000dc2:	e9c5 3200 	strd	r3, r2, [r5]
 8000dc6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000dca:	428b      	cmp	r3, r1
 8000dcc:	d905      	bls.n	8000dda <__udivmoddi4+0xb6>
 8000dce:	b10d      	cbz	r5, 8000dd4 <__udivmoddi4+0xb0>
 8000dd0:	e9c5 0100 	strd	r0, r1, [r5]
 8000dd4:	2100      	movs	r1, #0
 8000dd6:	4608      	mov	r0, r1
 8000dd8:	e7f5      	b.n	8000dc6 <__udivmoddi4+0xa2>
 8000dda:	fab3 f183 	clz	r1, r3
 8000dde:	2900      	cmp	r1, #0
 8000de0:	d146      	bne.n	8000e70 <__udivmoddi4+0x14c>
 8000de2:	4573      	cmp	r3, lr
 8000de4:	d302      	bcc.n	8000dec <__udivmoddi4+0xc8>
 8000de6:	4282      	cmp	r2, r0
 8000de8:	f200 8105 	bhi.w	8000ff6 <__udivmoddi4+0x2d2>
 8000dec:	1a84      	subs	r4, r0, r2
 8000dee:	eb6e 0203 	sbc.w	r2, lr, r3
 8000df2:	2001      	movs	r0, #1
 8000df4:	4690      	mov	r8, r2
 8000df6:	2d00      	cmp	r5, #0
 8000df8:	d0e5      	beq.n	8000dc6 <__udivmoddi4+0xa2>
 8000dfa:	e9c5 4800 	strd	r4, r8, [r5]
 8000dfe:	e7e2      	b.n	8000dc6 <__udivmoddi4+0xa2>
 8000e00:	2a00      	cmp	r2, #0
 8000e02:	f000 8090 	beq.w	8000f26 <__udivmoddi4+0x202>
 8000e06:	fab2 f682 	clz	r6, r2
 8000e0a:	2e00      	cmp	r6, #0
 8000e0c:	f040 80a4 	bne.w	8000f58 <__udivmoddi4+0x234>
 8000e10:	1a8a      	subs	r2, r1, r2
 8000e12:	0c03      	lsrs	r3, r0, #16
 8000e14:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000e18:	b280      	uxth	r0, r0
 8000e1a:	b2bc      	uxth	r4, r7
 8000e1c:	2101      	movs	r1, #1
 8000e1e:	fbb2 fcfe 	udiv	ip, r2, lr
 8000e22:	fb0e 221c 	mls	r2, lr, ip, r2
 8000e26:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000e2a:	fb04 f20c 	mul.w	r2, r4, ip
 8000e2e:	429a      	cmp	r2, r3
 8000e30:	d907      	bls.n	8000e42 <__udivmoddi4+0x11e>
 8000e32:	18fb      	adds	r3, r7, r3
 8000e34:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000e38:	d202      	bcs.n	8000e40 <__udivmoddi4+0x11c>
 8000e3a:	429a      	cmp	r2, r3
 8000e3c:	f200 80e0 	bhi.w	8001000 <__udivmoddi4+0x2dc>
 8000e40:	46c4      	mov	ip, r8
 8000e42:	1a9b      	subs	r3, r3, r2
 8000e44:	fbb3 f2fe 	udiv	r2, r3, lr
 8000e48:	fb0e 3312 	mls	r3, lr, r2, r3
 8000e4c:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000e50:	fb02 f404 	mul.w	r4, r2, r4
 8000e54:	429c      	cmp	r4, r3
 8000e56:	d907      	bls.n	8000e68 <__udivmoddi4+0x144>
 8000e58:	18fb      	adds	r3, r7, r3
 8000e5a:	f102 30ff 	add.w	r0, r2, #4294967295
 8000e5e:	d202      	bcs.n	8000e66 <__udivmoddi4+0x142>
 8000e60:	429c      	cmp	r4, r3
 8000e62:	f200 80ca 	bhi.w	8000ffa <__udivmoddi4+0x2d6>
 8000e66:	4602      	mov	r2, r0
 8000e68:	1b1b      	subs	r3, r3, r4
 8000e6a:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000e6e:	e7a5      	b.n	8000dbc <__udivmoddi4+0x98>
 8000e70:	f1c1 0620 	rsb	r6, r1, #32
 8000e74:	408b      	lsls	r3, r1
 8000e76:	fa22 f706 	lsr.w	r7, r2, r6
 8000e7a:	431f      	orrs	r7, r3
 8000e7c:	fa0e f401 	lsl.w	r4, lr, r1
 8000e80:	fa20 f306 	lsr.w	r3, r0, r6
 8000e84:	fa2e fe06 	lsr.w	lr, lr, r6
 8000e88:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000e8c:	4323      	orrs	r3, r4
 8000e8e:	fa00 f801 	lsl.w	r8, r0, r1
 8000e92:	fa1f fc87 	uxth.w	ip, r7
 8000e96:	fbbe f0f9 	udiv	r0, lr, r9
 8000e9a:	0c1c      	lsrs	r4, r3, #16
 8000e9c:	fb09 ee10 	mls	lr, r9, r0, lr
 8000ea0:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000ea4:	fb00 fe0c 	mul.w	lr, r0, ip
 8000ea8:	45a6      	cmp	lr, r4
 8000eaa:	fa02 f201 	lsl.w	r2, r2, r1
 8000eae:	d909      	bls.n	8000ec4 <__udivmoddi4+0x1a0>
 8000eb0:	193c      	adds	r4, r7, r4
 8000eb2:	f100 3aff 	add.w	sl, r0, #4294967295
 8000eb6:	f080 809c 	bcs.w	8000ff2 <__udivmoddi4+0x2ce>
 8000eba:	45a6      	cmp	lr, r4
 8000ebc:	f240 8099 	bls.w	8000ff2 <__udivmoddi4+0x2ce>
 8000ec0:	3802      	subs	r0, #2
 8000ec2:	443c      	add	r4, r7
 8000ec4:	eba4 040e 	sub.w	r4, r4, lr
 8000ec8:	fa1f fe83 	uxth.w	lr, r3
 8000ecc:	fbb4 f3f9 	udiv	r3, r4, r9
 8000ed0:	fb09 4413 	mls	r4, r9, r3, r4
 8000ed4:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000ed8:	fb03 fc0c 	mul.w	ip, r3, ip
 8000edc:	45a4      	cmp	ip, r4
 8000ede:	d908      	bls.n	8000ef2 <__udivmoddi4+0x1ce>
 8000ee0:	193c      	adds	r4, r7, r4
 8000ee2:	f103 3eff 	add.w	lr, r3, #4294967295
 8000ee6:	f080 8082 	bcs.w	8000fee <__udivmoddi4+0x2ca>
 8000eea:	45a4      	cmp	ip, r4
 8000eec:	d97f      	bls.n	8000fee <__udivmoddi4+0x2ca>
 8000eee:	3b02      	subs	r3, #2
 8000ef0:	443c      	add	r4, r7
 8000ef2:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000ef6:	eba4 040c 	sub.w	r4, r4, ip
 8000efa:	fba0 ec02 	umull	lr, ip, r0, r2
 8000efe:	4564      	cmp	r4, ip
 8000f00:	4673      	mov	r3, lr
 8000f02:	46e1      	mov	r9, ip
 8000f04:	d362      	bcc.n	8000fcc <__udivmoddi4+0x2a8>
 8000f06:	d05f      	beq.n	8000fc8 <__udivmoddi4+0x2a4>
 8000f08:	b15d      	cbz	r5, 8000f22 <__udivmoddi4+0x1fe>
 8000f0a:	ebb8 0203 	subs.w	r2, r8, r3
 8000f0e:	eb64 0409 	sbc.w	r4, r4, r9
 8000f12:	fa04 f606 	lsl.w	r6, r4, r6
 8000f16:	fa22 f301 	lsr.w	r3, r2, r1
 8000f1a:	431e      	orrs	r6, r3
 8000f1c:	40cc      	lsrs	r4, r1
 8000f1e:	e9c5 6400 	strd	r6, r4, [r5]
 8000f22:	2100      	movs	r1, #0
 8000f24:	e74f      	b.n	8000dc6 <__udivmoddi4+0xa2>
 8000f26:	fbb1 fcf2 	udiv	ip, r1, r2
 8000f2a:	0c01      	lsrs	r1, r0, #16
 8000f2c:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000f30:	b280      	uxth	r0, r0
 8000f32:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000f36:	463b      	mov	r3, r7
 8000f38:	4638      	mov	r0, r7
 8000f3a:	463c      	mov	r4, r7
 8000f3c:	46b8      	mov	r8, r7
 8000f3e:	46be      	mov	lr, r7
 8000f40:	2620      	movs	r6, #32
 8000f42:	fbb1 f1f7 	udiv	r1, r1, r7
 8000f46:	eba2 0208 	sub.w	r2, r2, r8
 8000f4a:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000f4e:	e766      	b.n	8000e1e <__udivmoddi4+0xfa>
 8000f50:	4601      	mov	r1, r0
 8000f52:	e718      	b.n	8000d86 <__udivmoddi4+0x62>
 8000f54:	4610      	mov	r0, r2
 8000f56:	e72c      	b.n	8000db2 <__udivmoddi4+0x8e>
 8000f58:	f1c6 0220 	rsb	r2, r6, #32
 8000f5c:	fa2e f302 	lsr.w	r3, lr, r2
 8000f60:	40b7      	lsls	r7, r6
 8000f62:	40b1      	lsls	r1, r6
 8000f64:	fa20 f202 	lsr.w	r2, r0, r2
 8000f68:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000f6c:	430a      	orrs	r2, r1
 8000f6e:	fbb3 f8fe 	udiv	r8, r3, lr
 8000f72:	b2bc      	uxth	r4, r7
 8000f74:	fb0e 3318 	mls	r3, lr, r8, r3
 8000f78:	0c11      	lsrs	r1, r2, #16
 8000f7a:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000f7e:	fb08 f904 	mul.w	r9, r8, r4
 8000f82:	40b0      	lsls	r0, r6
 8000f84:	4589      	cmp	r9, r1
 8000f86:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000f8a:	b280      	uxth	r0, r0
 8000f8c:	d93e      	bls.n	800100c <__udivmoddi4+0x2e8>
 8000f8e:	1879      	adds	r1, r7, r1
 8000f90:	f108 3cff 	add.w	ip, r8, #4294967295
 8000f94:	d201      	bcs.n	8000f9a <__udivmoddi4+0x276>
 8000f96:	4589      	cmp	r9, r1
 8000f98:	d81f      	bhi.n	8000fda <__udivmoddi4+0x2b6>
 8000f9a:	eba1 0109 	sub.w	r1, r1, r9
 8000f9e:	fbb1 f9fe 	udiv	r9, r1, lr
 8000fa2:	fb09 f804 	mul.w	r8, r9, r4
 8000fa6:	fb0e 1119 	mls	r1, lr, r9, r1
 8000faa:	b292      	uxth	r2, r2
 8000fac:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000fb0:	4542      	cmp	r2, r8
 8000fb2:	d229      	bcs.n	8001008 <__udivmoddi4+0x2e4>
 8000fb4:	18ba      	adds	r2, r7, r2
 8000fb6:	f109 31ff 	add.w	r1, r9, #4294967295
 8000fba:	d2c4      	bcs.n	8000f46 <__udivmoddi4+0x222>
 8000fbc:	4542      	cmp	r2, r8
 8000fbe:	d2c2      	bcs.n	8000f46 <__udivmoddi4+0x222>
 8000fc0:	f1a9 0102 	sub.w	r1, r9, #2
 8000fc4:	443a      	add	r2, r7
 8000fc6:	e7be      	b.n	8000f46 <__udivmoddi4+0x222>
 8000fc8:	45f0      	cmp	r8, lr
 8000fca:	d29d      	bcs.n	8000f08 <__udivmoddi4+0x1e4>
 8000fcc:	ebbe 0302 	subs.w	r3, lr, r2
 8000fd0:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000fd4:	3801      	subs	r0, #1
 8000fd6:	46e1      	mov	r9, ip
 8000fd8:	e796      	b.n	8000f08 <__udivmoddi4+0x1e4>
 8000fda:	eba7 0909 	sub.w	r9, r7, r9
 8000fde:	4449      	add	r1, r9
 8000fe0:	f1a8 0c02 	sub.w	ip, r8, #2
 8000fe4:	fbb1 f9fe 	udiv	r9, r1, lr
 8000fe8:	fb09 f804 	mul.w	r8, r9, r4
 8000fec:	e7db      	b.n	8000fa6 <__udivmoddi4+0x282>
 8000fee:	4673      	mov	r3, lr
 8000ff0:	e77f      	b.n	8000ef2 <__udivmoddi4+0x1ce>
 8000ff2:	4650      	mov	r0, sl
 8000ff4:	e766      	b.n	8000ec4 <__udivmoddi4+0x1a0>
 8000ff6:	4608      	mov	r0, r1
 8000ff8:	e6fd      	b.n	8000df6 <__udivmoddi4+0xd2>
 8000ffa:	443b      	add	r3, r7
 8000ffc:	3a02      	subs	r2, #2
 8000ffe:	e733      	b.n	8000e68 <__udivmoddi4+0x144>
 8001000:	f1ac 0c02 	sub.w	ip, ip, #2
 8001004:	443b      	add	r3, r7
 8001006:	e71c      	b.n	8000e42 <__udivmoddi4+0x11e>
 8001008:	4649      	mov	r1, r9
 800100a:	e79c      	b.n	8000f46 <__udivmoddi4+0x222>
 800100c:	eba1 0109 	sub.w	r1, r1, r9
 8001010:	46c4      	mov	ip, r8
 8001012:	fbb1 f9fe 	udiv	r9, r1, lr
 8001016:	fb09 f804 	mul.w	r8, r9, r4
 800101a:	e7c4      	b.n	8000fa6 <__udivmoddi4+0x282>

0800101c <__aeabi_idiv0>:
 800101c:	4770      	bx	lr
 800101e:	bf00      	nop

08001020 <byte_to_pwm>:
 *
 * STICK LED
 *
 */

static void byte_to_pwm(uint8_t byte, uint16_t *out) {
 8001020:	b480      	push	{r7}
 8001022:	b085      	sub	sp, #20
 8001024:	af00      	add	r7, sp, #0
 8001026:	4603      	mov	r3, r0
 8001028:	6039      	str	r1, [r7, #0]
 800102a:	71fb      	strb	r3, [r7, #7]
  for (int i = 0; i < 8; i++) {
 800102c:	2300      	movs	r3, #0
 800102e:	60fb      	str	r3, [r7, #12]
 8001030:	e015      	b.n	800105e <byte_to_pwm+0x3e>
    out[i] = (byte & (1 << (7 - i))) ? T1H_TICKS : T0H_TICKS;
 8001032:	79fa      	ldrb	r2, [r7, #7]
 8001034:	68fb      	ldr	r3, [r7, #12]
 8001036:	f1c3 0307 	rsb	r3, r3, #7
 800103a:	fa42 f303 	asr.w	r3, r2, r3
 800103e:	f003 0301 	and.w	r3, r3, #1
 8001042:	2b00      	cmp	r3, #0
 8001044:	d001      	beq.n	800104a <byte_to_pwm+0x2a>
 8001046:	2140      	movs	r1, #64	@ 0x40
 8001048:	e000      	b.n	800104c <byte_to_pwm+0x2c>
 800104a:	2120      	movs	r1, #32
 800104c:	68fb      	ldr	r3, [r7, #12]
 800104e:	005b      	lsls	r3, r3, #1
 8001050:	683a      	ldr	r2, [r7, #0]
 8001052:	4413      	add	r3, r2
 8001054:	460a      	mov	r2, r1
 8001056:	801a      	strh	r2, [r3, #0]
  for (int i = 0; i < 8; i++) {
 8001058:	68fb      	ldr	r3, [r7, #12]
 800105a:	3301      	adds	r3, #1
 800105c:	60fb      	str	r3, [r7, #12]
 800105e:	68fb      	ldr	r3, [r7, #12]
 8001060:	2b07      	cmp	r3, #7
 8001062:	dde6      	ble.n	8001032 <byte_to_pwm+0x12>
  }
}
 8001064:	bf00      	nop
 8001066:	bf00      	nop
 8001068:	3714      	adds	r7, #20
 800106a:	46bd      	mov	sp, r7
 800106c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001070:	4770      	bx	lr
	...

08001074 <np_set_pixel>:


void np_set_pixel(uint16_t i, uint8_t r, uint8_t g, uint8_t b) {
 8001074:	b490      	push	{r4, r7}
 8001076:	b082      	sub	sp, #8
 8001078:	af00      	add	r7, sp, #0
 800107a:	4604      	mov	r4, r0
 800107c:	4608      	mov	r0, r1
 800107e:	4611      	mov	r1, r2
 8001080:	461a      	mov	r2, r3
 8001082:	4623      	mov	r3, r4
 8001084:	80fb      	strh	r3, [r7, #6]
 8001086:	4603      	mov	r3, r0
 8001088:	717b      	strb	r3, [r7, #5]
 800108a:	460b      	mov	r3, r1
 800108c:	713b      	strb	r3, [r7, #4]
 800108e:	4613      	mov	r3, r2
 8001090:	70fb      	strb	r3, [r7, #3]
  if (i >= LED_COUNT) return;
 8001092:	88fb      	ldrh	r3, [r7, #6]
 8001094:	2b07      	cmp	r3, #7
 8001096:	d81a      	bhi.n	80010ce <np_set_pixel+0x5a>
  RGB_buffer[i][0] = g;
 8001098:	88fa      	ldrh	r2, [r7, #6]
 800109a:	490f      	ldr	r1, [pc, #60]	@ (80010d8 <np_set_pixel+0x64>)
 800109c:	4613      	mov	r3, r2
 800109e:	005b      	lsls	r3, r3, #1
 80010a0:	4413      	add	r3, r2
 80010a2:	440b      	add	r3, r1
 80010a4:	793a      	ldrb	r2, [r7, #4]
 80010a6:	701a      	strb	r2, [r3, #0]
  RGB_buffer[i][1] = r;
 80010a8:	88fa      	ldrh	r2, [r7, #6]
 80010aa:	490b      	ldr	r1, [pc, #44]	@ (80010d8 <np_set_pixel+0x64>)
 80010ac:	4613      	mov	r3, r2
 80010ae:	005b      	lsls	r3, r3, #1
 80010b0:	4413      	add	r3, r2
 80010b2:	440b      	add	r3, r1
 80010b4:	3301      	adds	r3, #1
 80010b6:	797a      	ldrb	r2, [r7, #5]
 80010b8:	701a      	strb	r2, [r3, #0]
  RGB_buffer[i][2] = b;
 80010ba:	88fa      	ldrh	r2, [r7, #6]
 80010bc:	4906      	ldr	r1, [pc, #24]	@ (80010d8 <np_set_pixel+0x64>)
 80010be:	4613      	mov	r3, r2
 80010c0:	005b      	lsls	r3, r3, #1
 80010c2:	4413      	add	r3, r2
 80010c4:	440b      	add	r3, r1
 80010c6:	3302      	adds	r3, #2
 80010c8:	78fa      	ldrb	r2, [r7, #3]
 80010ca:	701a      	strb	r2, [r3, #0]
 80010cc:	e000      	b.n	80010d0 <np_set_pixel+0x5c>
  if (i >= LED_COUNT) return;
 80010ce:	bf00      	nop
}
 80010d0:	3708      	adds	r7, #8
 80010d2:	46bd      	mov	sp, r7
 80010d4:	bc90      	pop	{r4, r7}
 80010d6:	4770      	bx	lr
 80010d8:	20000450 	.word	0x20000450

080010dc <np_clear>:
	for (int pos = 0; pos < LED_COUNT; pos++) {
		np_set_pixel(pos, r, g, b);
	}
}

void np_clear(void) {
 80010dc:	b580      	push	{r7, lr}
 80010de:	af00      	add	r7, sp, #0
  memset(RGB_buffer, 0, sizeof(RGB_buffer));
 80010e0:	2218      	movs	r2, #24
 80010e2:	2100      	movs	r1, #0
 80010e4:	4802      	ldr	r0, [pc, #8]	@ (80010f0 <np_clear+0x14>)
 80010e6:	f006 fe18 	bl	8007d1a <memset>
}
 80010ea:	bf00      	nop
 80010ec:	bd80      	pop	{r7, pc}
 80010ee:	bf00      	nop
 80010f0:	20000450 	.word	0x20000450

080010f4 <np_show>:


void np_show(void) {
 80010f4:	b580      	push	{r7, lr}
 80010f6:	b084      	sub	sp, #16
 80010f8:	af00      	add	r7, sp, #0
  uint16_t *p = led_buffer;
 80010fa:	4b32      	ldr	r3, [pc, #200]	@ (80011c4 <np_show+0xd0>)
 80010fc:	60fb      	str	r3, [r7, #12]
  for (int i = 0; i < LED_COUNT; i++) {
 80010fe:	2300      	movs	r3, #0
 8001100:	60bb      	str	r3, [r7, #8]
 8001102:	e02e      	b.n	8001162 <np_show+0x6e>
    byte_to_pwm(RGB_buffer[i][0], p); p += 8; // G
 8001104:	4930      	ldr	r1, [pc, #192]	@ (80011c8 <np_show+0xd4>)
 8001106:	68ba      	ldr	r2, [r7, #8]
 8001108:	4613      	mov	r3, r2
 800110a:	005b      	lsls	r3, r3, #1
 800110c:	4413      	add	r3, r2
 800110e:	440b      	add	r3, r1
 8001110:	781b      	ldrb	r3, [r3, #0]
 8001112:	68f9      	ldr	r1, [r7, #12]
 8001114:	4618      	mov	r0, r3
 8001116:	f7ff ff83 	bl	8001020 <byte_to_pwm>
 800111a:	68fb      	ldr	r3, [r7, #12]
 800111c:	3310      	adds	r3, #16
 800111e:	60fb      	str	r3, [r7, #12]
    byte_to_pwm(RGB_buffer[i][1], p); p += 8; // R
 8001120:	4929      	ldr	r1, [pc, #164]	@ (80011c8 <np_show+0xd4>)
 8001122:	68ba      	ldr	r2, [r7, #8]
 8001124:	4613      	mov	r3, r2
 8001126:	005b      	lsls	r3, r3, #1
 8001128:	4413      	add	r3, r2
 800112a:	440b      	add	r3, r1
 800112c:	3301      	adds	r3, #1
 800112e:	781b      	ldrb	r3, [r3, #0]
 8001130:	68f9      	ldr	r1, [r7, #12]
 8001132:	4618      	mov	r0, r3
 8001134:	f7ff ff74 	bl	8001020 <byte_to_pwm>
 8001138:	68fb      	ldr	r3, [r7, #12]
 800113a:	3310      	adds	r3, #16
 800113c:	60fb      	str	r3, [r7, #12]
    byte_to_pwm(RGB_buffer[i][2], p); p += 8; // B
 800113e:	4922      	ldr	r1, [pc, #136]	@ (80011c8 <np_show+0xd4>)
 8001140:	68ba      	ldr	r2, [r7, #8]
 8001142:	4613      	mov	r3, r2
 8001144:	005b      	lsls	r3, r3, #1
 8001146:	4413      	add	r3, r2
 8001148:	440b      	add	r3, r1
 800114a:	3302      	adds	r3, #2
 800114c:	781b      	ldrb	r3, [r3, #0]
 800114e:	68f9      	ldr	r1, [r7, #12]
 8001150:	4618      	mov	r0, r3
 8001152:	f7ff ff65 	bl	8001020 <byte_to_pwm>
 8001156:	68fb      	ldr	r3, [r7, #12]
 8001158:	3310      	adds	r3, #16
 800115a:	60fb      	str	r3, [r7, #12]
  for (int i = 0; i < LED_COUNT; i++) {
 800115c:	68bb      	ldr	r3, [r7, #8]
 800115e:	3301      	adds	r3, #1
 8001160:	60bb      	str	r3, [r7, #8]
 8001162:	68bb      	ldr	r3, [r7, #8]
 8001164:	2b07      	cmp	r3, #7
 8001166:	ddcd      	ble.n	8001104 <np_show+0x10>
  }
  for (int i = 0; i < RESET_SLOTS; i++) *p++ = 0;
 8001168:	2300      	movs	r3, #0
 800116a:	607b      	str	r3, [r7, #4]
 800116c:	e007      	b.n	800117e <np_show+0x8a>
 800116e:	68fb      	ldr	r3, [r7, #12]
 8001170:	1c9a      	adds	r2, r3, #2
 8001172:	60fa      	str	r2, [r7, #12]
 8001174:	2200      	movs	r2, #0
 8001176:	801a      	strh	r2, [r3, #0]
 8001178:	687b      	ldr	r3, [r7, #4]
 800117a:	3301      	adds	r3, #1
 800117c:	607b      	str	r3, [r7, #4]
 800117e:	687b      	ldr	r3, [r7, #4]
 8001180:	2b63      	cmp	r3, #99	@ 0x63
 8001182:	ddf4      	ble.n	800116e <np_show+0x7a>

  __HAL_TIM_SET_AUTORELOAD(&htim1, ARR_VALUE);
 8001184:	4b11      	ldr	r3, [pc, #68]	@ (80011cc <np_show+0xd8>)
 8001186:	681b      	ldr	r3, [r3, #0]
 8001188:	2263      	movs	r2, #99	@ 0x63
 800118a:	62da      	str	r2, [r3, #44]	@ 0x2c
 800118c:	4b0f      	ldr	r3, [pc, #60]	@ (80011cc <np_show+0xd8>)
 800118e:	2263      	movs	r2, #99	@ 0x63
 8001190:	60da      	str	r2, [r3, #12]

  HAL_TIM_PWM_Start_DMA(&htim1, TIM_CHANNEL_3,
                        (uint32_t*)led_buffer, (uint32_t)(p - led_buffer));
 8001192:	68fb      	ldr	r3, [r7, #12]
 8001194:	4a0b      	ldr	r2, [pc, #44]	@ (80011c4 <np_show+0xd0>)
 8001196:	1a9b      	subs	r3, r3, r2
 8001198:	105b      	asrs	r3, r3, #1
  HAL_TIM_PWM_Start_DMA(&htim1, TIM_CHANNEL_3,
 800119a:	b29b      	uxth	r3, r3
 800119c:	4a09      	ldr	r2, [pc, #36]	@ (80011c4 <np_show+0xd0>)
 800119e:	2108      	movs	r1, #8
 80011a0:	480a      	ldr	r0, [pc, #40]	@ (80011cc <np_show+0xd8>)
 80011a2:	f003 f895 	bl	80042d0 <HAL_TIM_PWM_Start_DMA>

  while (hdma_tim1_ch3.State != HAL_DMA_STATE_READY) { }
 80011a6:	bf00      	nop
 80011a8:	4b09      	ldr	r3, [pc, #36]	@ (80011d0 <np_show+0xdc>)
 80011aa:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 80011ae:	b2db      	uxtb	r3, r3
 80011b0:	2b01      	cmp	r3, #1
 80011b2:	d1f9      	bne.n	80011a8 <np_show+0xb4>

  HAL_TIM_PWM_Stop_DMA(&htim1, TIM_CHANNEL_3);
 80011b4:	2108      	movs	r1, #8
 80011b6:	4805      	ldr	r0, [pc, #20]	@ (80011cc <np_show+0xd8>)
 80011b8:	f003 faaa 	bl	8004710 <HAL_TIM_PWM_Stop_DMA>

}
 80011bc:	bf00      	nop
 80011be:	3710      	adds	r7, #16
 80011c0:	46bd      	mov	sp, r7
 80011c2:	bd80      	pop	{r7, pc}
 80011c4:	20000208 	.word	0x20000208
 80011c8:	20000450 	.word	0x20000450
 80011cc:	200009bc 	.word	0x200009bc
 80011d0:	20000ae8 	.word	0x20000ae8

080011d4 <np_set_pixel_circle>:
 *
 * CIRCLE LED
 *
 */

void np_set_pixel_circle(uint16_t i, uint8_t r, uint8_t g, uint8_t b, uint8_t w) {
 80011d4:	b490      	push	{r4, r7}
 80011d6:	b082      	sub	sp, #8
 80011d8:	af00      	add	r7, sp, #0
 80011da:	4604      	mov	r4, r0
 80011dc:	4608      	mov	r0, r1
 80011de:	4611      	mov	r1, r2
 80011e0:	461a      	mov	r2, r3
 80011e2:	4623      	mov	r3, r4
 80011e4:	80fb      	strh	r3, [r7, #6]
 80011e6:	4603      	mov	r3, r0
 80011e8:	717b      	strb	r3, [r7, #5]
 80011ea:	460b      	mov	r3, r1
 80011ec:	713b      	strb	r3, [r7, #4]
 80011ee:	4613      	mov	r3, r2
 80011f0:	70fb      	strb	r3, [r7, #3]
  if (i >= CIRCLE_LED_COUNT) return;
 80011f2:	88fb      	ldrh	r3, [r7, #6]
 80011f4:	2b06      	cmp	r3, #6
 80011f6:	d817      	bhi.n	8001228 <np_set_pixel_circle+0x54>
  circle_RGBW_buffer[i][0] = g;
 80011f8:	88fb      	ldrh	r3, [r7, #6]
 80011fa:	490e      	ldr	r1, [pc, #56]	@ (8001234 <np_set_pixel_circle+0x60>)
 80011fc:	793a      	ldrb	r2, [r7, #4]
 80011fe:	f801 2023 	strb.w	r2, [r1, r3, lsl #2]
  circle_RGBW_buffer[i][1] = r;
 8001202:	88fb      	ldrh	r3, [r7, #6]
 8001204:	4a0b      	ldr	r2, [pc, #44]	@ (8001234 <np_set_pixel_circle+0x60>)
 8001206:	009b      	lsls	r3, r3, #2
 8001208:	4413      	add	r3, r2
 800120a:	797a      	ldrb	r2, [r7, #5]
 800120c:	705a      	strb	r2, [r3, #1]
  circle_RGBW_buffer[i][2] = b;
 800120e:	88fb      	ldrh	r3, [r7, #6]
 8001210:	4a08      	ldr	r2, [pc, #32]	@ (8001234 <np_set_pixel_circle+0x60>)
 8001212:	009b      	lsls	r3, r3, #2
 8001214:	4413      	add	r3, r2
 8001216:	78fa      	ldrb	r2, [r7, #3]
 8001218:	709a      	strb	r2, [r3, #2]
  circle_RGBW_buffer[i][3] = w;
 800121a:	88fb      	ldrh	r3, [r7, #6]
 800121c:	4a05      	ldr	r2, [pc, #20]	@ (8001234 <np_set_pixel_circle+0x60>)
 800121e:	009b      	lsls	r3, r3, #2
 8001220:	4413      	add	r3, r2
 8001222:	7c3a      	ldrb	r2, [r7, #16]
 8001224:	70da      	strb	r2, [r3, #3]
 8001226:	e000      	b.n	800122a <np_set_pixel_circle+0x56>
  if (i >= CIRCLE_LED_COUNT) return;
 8001228:	bf00      	nop
}
 800122a:	3708      	adds	r7, #8
 800122c:	46bd      	mov	sp, r7
 800122e:	bc90      	pop	{r4, r7}
 8001230:	4770      	bx	lr
 8001232:	bf00      	nop
 8001234:	200006f0 	.word	0x200006f0

08001238 <np_set_all_leds_circle>:


void np_set_all_leds_circle(uint8_t r, uint8_t g, uint8_t b, uint8_t w){
 8001238:	b590      	push	{r4, r7, lr}
 800123a:	b087      	sub	sp, #28
 800123c:	af02      	add	r7, sp, #8
 800123e:	4604      	mov	r4, r0
 8001240:	4608      	mov	r0, r1
 8001242:	4611      	mov	r1, r2
 8001244:	461a      	mov	r2, r3
 8001246:	4623      	mov	r3, r4
 8001248:	71fb      	strb	r3, [r7, #7]
 800124a:	4603      	mov	r3, r0
 800124c:	71bb      	strb	r3, [r7, #6]
 800124e:	460b      	mov	r3, r1
 8001250:	717b      	strb	r3, [r7, #5]
 8001252:	4613      	mov	r3, r2
 8001254:	713b      	strb	r3, [r7, #4]
	for (int pos = 0; pos < CIRCLE_LED_COUNT; pos++) {
 8001256:	2300      	movs	r3, #0
 8001258:	60fb      	str	r3, [r7, #12]
 800125a:	e00c      	b.n	8001276 <np_set_all_leds_circle+0x3e>
		np_set_pixel_circle(pos, r, g, b, w);
 800125c:	68fb      	ldr	r3, [r7, #12]
 800125e:	b298      	uxth	r0, r3
 8001260:	797c      	ldrb	r4, [r7, #5]
 8001262:	79ba      	ldrb	r2, [r7, #6]
 8001264:	79f9      	ldrb	r1, [r7, #7]
 8001266:	793b      	ldrb	r3, [r7, #4]
 8001268:	9300      	str	r3, [sp, #0]
 800126a:	4623      	mov	r3, r4
 800126c:	f7ff ffb2 	bl	80011d4 <np_set_pixel_circle>
	for (int pos = 0; pos < CIRCLE_LED_COUNT; pos++) {
 8001270:	68fb      	ldr	r3, [r7, #12]
 8001272:	3301      	adds	r3, #1
 8001274:	60fb      	str	r3, [r7, #12]
 8001276:	68fb      	ldr	r3, [r7, #12]
 8001278:	2b06      	cmp	r3, #6
 800127a:	ddef      	ble.n	800125c <np_set_all_leds_circle+0x24>
	}
}
 800127c:	bf00      	nop
 800127e:	bf00      	nop
 8001280:	3714      	adds	r7, #20
 8001282:	46bd      	mov	sp, r7
 8001284:	bd90      	pop	{r4, r7, pc}
	...

08001288 <np_clear_circle>:


void np_clear_circle(void) {
 8001288:	b580      	push	{r7, lr}
 800128a:	af00      	add	r7, sp, #0
  memset(circle_RGBW_buffer, 0, sizeof(circle_RGBW_buffer));
 800128c:	221c      	movs	r2, #28
 800128e:	2100      	movs	r1, #0
 8001290:	4802      	ldr	r0, [pc, #8]	@ (800129c <np_clear_circle+0x14>)
 8001292:	f006 fd42 	bl	8007d1a <memset>
}
 8001296:	bf00      	nop
 8001298:	bd80      	pop	{r7, pc}
 800129a:	bf00      	nop
 800129c:	200006f0 	.word	0x200006f0

080012a0 <np_show_circle>:


void np_show_circle(void) {
 80012a0:	b580      	push	{r7, lr}
 80012a2:	b084      	sub	sp, #16
 80012a4:	af00      	add	r7, sp, #0
  uint16_t *p = circle_led_buffer;
 80012a6:	4b34      	ldr	r3, [pc, #208]	@ (8001378 <np_show_circle+0xd8>)
 80012a8:	60fb      	str	r3, [r7, #12]
  for (int i = 0; i < CIRCLE_LED_COUNT; i++) {
 80012aa:	2300      	movs	r3, #0
 80012ac:	60bb      	str	r3, [r7, #8]
 80012ae:	e031      	b.n	8001314 <np_show_circle+0x74>
    byte_to_pwm(circle_RGBW_buffer[i][0], p); p += 8; // G
 80012b0:	4a32      	ldr	r2, [pc, #200]	@ (800137c <np_show_circle+0xdc>)
 80012b2:	68bb      	ldr	r3, [r7, #8]
 80012b4:	f812 3023 	ldrb.w	r3, [r2, r3, lsl #2]
 80012b8:	68f9      	ldr	r1, [r7, #12]
 80012ba:	4618      	mov	r0, r3
 80012bc:	f7ff feb0 	bl	8001020 <byte_to_pwm>
 80012c0:	68fb      	ldr	r3, [r7, #12]
 80012c2:	3310      	adds	r3, #16
 80012c4:	60fb      	str	r3, [r7, #12]
    byte_to_pwm(circle_RGBW_buffer[i][1], p); p += 8; // R
 80012c6:	4a2d      	ldr	r2, [pc, #180]	@ (800137c <np_show_circle+0xdc>)
 80012c8:	68bb      	ldr	r3, [r7, #8]
 80012ca:	009b      	lsls	r3, r3, #2
 80012cc:	4413      	add	r3, r2
 80012ce:	785b      	ldrb	r3, [r3, #1]
 80012d0:	68f9      	ldr	r1, [r7, #12]
 80012d2:	4618      	mov	r0, r3
 80012d4:	f7ff fea4 	bl	8001020 <byte_to_pwm>
 80012d8:	68fb      	ldr	r3, [r7, #12]
 80012da:	3310      	adds	r3, #16
 80012dc:	60fb      	str	r3, [r7, #12]
    byte_to_pwm(circle_RGBW_buffer[i][2], p); p += 8; // B
 80012de:	4a27      	ldr	r2, [pc, #156]	@ (800137c <np_show_circle+0xdc>)
 80012e0:	68bb      	ldr	r3, [r7, #8]
 80012e2:	009b      	lsls	r3, r3, #2
 80012e4:	4413      	add	r3, r2
 80012e6:	789b      	ldrb	r3, [r3, #2]
 80012e8:	68f9      	ldr	r1, [r7, #12]
 80012ea:	4618      	mov	r0, r3
 80012ec:	f7ff fe98 	bl	8001020 <byte_to_pwm>
 80012f0:	68fb      	ldr	r3, [r7, #12]
 80012f2:	3310      	adds	r3, #16
 80012f4:	60fb      	str	r3, [r7, #12]
    byte_to_pwm(circle_RGBW_buffer[i][3], p); p += 8; // W
 80012f6:	4a21      	ldr	r2, [pc, #132]	@ (800137c <np_show_circle+0xdc>)
 80012f8:	68bb      	ldr	r3, [r7, #8]
 80012fa:	009b      	lsls	r3, r3, #2
 80012fc:	4413      	add	r3, r2
 80012fe:	78db      	ldrb	r3, [r3, #3]
 8001300:	68f9      	ldr	r1, [r7, #12]
 8001302:	4618      	mov	r0, r3
 8001304:	f7ff fe8c 	bl	8001020 <byte_to_pwm>
 8001308:	68fb      	ldr	r3, [r7, #12]
 800130a:	3310      	adds	r3, #16
 800130c:	60fb      	str	r3, [r7, #12]
  for (int i = 0; i < CIRCLE_LED_COUNT; i++) {
 800130e:	68bb      	ldr	r3, [r7, #8]
 8001310:	3301      	adds	r3, #1
 8001312:	60bb      	str	r3, [r7, #8]
 8001314:	68bb      	ldr	r3, [r7, #8]
 8001316:	2b06      	cmp	r3, #6
 8001318:	ddca      	ble.n	80012b0 <np_show_circle+0x10>
  }
  for (int i = 0; i < RESET_SLOTS; i++) *p++ = 0;
 800131a:	2300      	movs	r3, #0
 800131c:	607b      	str	r3, [r7, #4]
 800131e:	e007      	b.n	8001330 <np_show_circle+0x90>
 8001320:	68fb      	ldr	r3, [r7, #12]
 8001322:	1c9a      	adds	r2, r3, #2
 8001324:	60fa      	str	r2, [r7, #12]
 8001326:	2200      	movs	r2, #0
 8001328:	801a      	strh	r2, [r3, #0]
 800132a:	687b      	ldr	r3, [r7, #4]
 800132c:	3301      	adds	r3, #1
 800132e:	607b      	str	r3, [r7, #4]
 8001330:	687b      	ldr	r3, [r7, #4]
 8001332:	2b63      	cmp	r3, #99	@ 0x63
 8001334:	ddf4      	ble.n	8001320 <np_show_circle+0x80>

  __HAL_TIM_SET_AUTORELOAD(&htim1, ARR_VALUE);
 8001336:	4b12      	ldr	r3, [pc, #72]	@ (8001380 <np_show_circle+0xe0>)
 8001338:	681b      	ldr	r3, [r3, #0]
 800133a:	2263      	movs	r2, #99	@ 0x63
 800133c:	62da      	str	r2, [r3, #44]	@ 0x2c
 800133e:	4b10      	ldr	r3, [pc, #64]	@ (8001380 <np_show_circle+0xe0>)
 8001340:	2263      	movs	r2, #99	@ 0x63
 8001342:	60da      	str	r2, [r3, #12]

  HAL_TIM_PWM_Start_DMA(&htim1, TIM_CHANNEL_2,
                        (uint32_t*)circle_led_buffer, (uint32_t)(p - circle_led_buffer));
 8001344:	68fb      	ldr	r3, [r7, #12]
 8001346:	4a0c      	ldr	r2, [pc, #48]	@ (8001378 <np_show_circle+0xd8>)
 8001348:	1a9b      	subs	r3, r3, r2
 800134a:	105b      	asrs	r3, r3, #1
  HAL_TIM_PWM_Start_DMA(&htim1, TIM_CHANNEL_2,
 800134c:	b29b      	uxth	r3, r3
 800134e:	4a0a      	ldr	r2, [pc, #40]	@ (8001378 <np_show_circle+0xd8>)
 8001350:	2104      	movs	r1, #4
 8001352:	480b      	ldr	r0, [pc, #44]	@ (8001380 <np_show_circle+0xe0>)
 8001354:	f002 ffbc 	bl	80042d0 <HAL_TIM_PWM_Start_DMA>

  // Attendre la fin du DMA
  while (hdma_tim1_ch2.State != HAL_DMA_STATE_READY) { }
 8001358:	bf00      	nop
 800135a:	4b0a      	ldr	r3, [pc, #40]	@ (8001384 <np_show_circle+0xe4>)
 800135c:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8001360:	b2db      	uxtb	r3, r3
 8001362:	2b01      	cmp	r3, #1
 8001364:	d1f9      	bne.n	800135a <np_show_circle+0xba>

  HAL_TIM_PWM_Stop_DMA(&htim1, TIM_CHANNEL_2);
 8001366:	2104      	movs	r1, #4
 8001368:	4805      	ldr	r0, [pc, #20]	@ (8001380 <np_show_circle+0xe0>)
 800136a:	f003 f9d1 	bl	8004710 <HAL_TIM_PWM_Stop_DMA>

}
 800136e:	bf00      	nop
 8001370:	3710      	adds	r7, #16
 8001372:	46bd      	mov	sp, r7
 8001374:	bd80      	pop	{r7, pc}
 8001376:	bf00      	nop
 8001378:	20000468 	.word	0x20000468
 800137c:	200006f0 	.word	0x200006f0
 8001380:	200009bc 	.word	0x200009bc
 8001384:	20000aa0 	.word	0x20000aa0

08001388 <vApplicationGetIdleTaskMemory>:
/* USER CODE BEGIN GET_IDLE_TASK_MEMORY */
static StaticTask_t xIdleTaskTCBBuffer;
static StackType_t xIdleStack[configMINIMAL_STACK_SIZE];

void vApplicationGetIdleTaskMemory( StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize )
{
 8001388:	b480      	push	{r7}
 800138a:	b085      	sub	sp, #20
 800138c:	af00      	add	r7, sp, #0
 800138e:	60f8      	str	r0, [r7, #12]
 8001390:	60b9      	str	r1, [r7, #8]
 8001392:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer = &xIdleTaskTCBBuffer;
 8001394:	68fb      	ldr	r3, [r7, #12]
 8001396:	4a07      	ldr	r2, [pc, #28]	@ (80013b4 <vApplicationGetIdleTaskMemory+0x2c>)
 8001398:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &xIdleStack[0];
 800139a:	68bb      	ldr	r3, [r7, #8]
 800139c:	4a06      	ldr	r2, [pc, #24]	@ (80013b8 <vApplicationGetIdleTaskMemory+0x30>)
 800139e:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize = configMINIMAL_STACK_SIZE;
 80013a0:	687b      	ldr	r3, [r7, #4]
 80013a2:	2280      	movs	r2, #128	@ 0x80
 80013a4:	601a      	str	r2, [r3, #0]
  /* place for user code */
}
 80013a6:	bf00      	nop
 80013a8:	3714      	adds	r7, #20
 80013aa:	46bd      	mov	sp, r7
 80013ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013b0:	4770      	bx	lr
 80013b2:	bf00      	nop
 80013b4:	2000070c 	.word	0x2000070c
 80013b8:	20000758 	.word	0x20000758

080013bc <app_init>:
void task5(void *pvParameters);
//void task6(void *pvParameters);
void LED_ON(void *pvParameters);
void CircleLED_ON(void *pvParameters);

void app_init(void) {
 80013bc:	b580      	push	{r7, lr}
 80013be:	b082      	sub	sp, #8
 80013c0:	af02      	add	r7, sp, #8

    /* application tasks creation */

	xTaskCreate(LED_ON, "Barrette_LED", configMINIMAL_STACK_SIZE, NULL, tskIDLE_PRIORITY, NULL);
 80013c2:	2300      	movs	r3, #0
 80013c4:	9301      	str	r3, [sp, #4]
 80013c6:	2300      	movs	r3, #0
 80013c8:	9300      	str	r3, [sp, #0]
 80013ca:	2300      	movs	r3, #0
 80013cc:	2280      	movs	r2, #128	@ 0x80
 80013ce:	4917      	ldr	r1, [pc, #92]	@ (800142c <app_init+0x70>)
 80013d0:	4817      	ldr	r0, [pc, #92]	@ (8001430 <app_init+0x74>)
 80013d2:	f004 fc36 	bl	8005c42 <xTaskCreate>
	xTaskCreate(CircleLED_ON, "LED_Circulaire", configMINIMAL_STACK_SIZE, NULL, tskIDLE_PRIORITY, NULL);
 80013d6:	2300      	movs	r3, #0
 80013d8:	9301      	str	r3, [sp, #4]
 80013da:	2300      	movs	r3, #0
 80013dc:	9300      	str	r3, [sp, #0]
 80013de:	2300      	movs	r3, #0
 80013e0:	2280      	movs	r2, #128	@ 0x80
 80013e2:	4914      	ldr	r1, [pc, #80]	@ (8001434 <app_init+0x78>)
 80013e4:	4814      	ldr	r0, [pc, #80]	@ (8001438 <app_init+0x7c>)
 80013e6:	f004 fc2c 	bl	8005c42 <xTaskCreate>

	xTaskCreate(task2,
 80013ea:	2300      	movs	r3, #0
 80013ec:	9301      	str	r3, [sp, #4]
 80013ee:	2301      	movs	r3, #1
 80013f0:	9300      	str	r3, [sp, #0]
 80013f2:	2300      	movs	r3, #0
 80013f4:	2280      	movs	r2, #128	@ 0x80
 80013f6:	4911      	ldr	r1, [pc, #68]	@ (800143c <app_init+0x80>)
 80013f8:	4811      	ldr	r0, [pc, #68]	@ (8001440 <app_init+0x84>)
 80013fa:	f004 fc22 	bl	8005c42 <xTaskCreate>
				configMINIMAL_STACK_SIZE,
				NULL,
				tskIDLE_PRIORITY+1,
				NULL);

	xTaskCreate(task3,
 80013fe:	2300      	movs	r3, #0
 8001400:	9301      	str	r3, [sp, #4]
 8001402:	2301      	movs	r3, #1
 8001404:	9300      	str	r3, [sp, #0]
 8001406:	2300      	movs	r3, #0
 8001408:	2280      	movs	r2, #128	@ 0x80
 800140a:	490e      	ldr	r1, [pc, #56]	@ (8001444 <app_init+0x88>)
 800140c:	480e      	ldr	r0, [pc, #56]	@ (8001448 <app_init+0x8c>)
 800140e:	f004 fc18 	bl	8005c42 <xTaskCreate>
				NULL,
				tskIDLE_PRIORITY+1,
				NULL);


	xTaskCreate(task5,
 8001412:	2300      	movs	r3, #0
 8001414:	9301      	str	r3, [sp, #4]
 8001416:	2301      	movs	r3, #1
 8001418:	9300      	str	r3, [sp, #0]
 800141a:	2300      	movs	r3, #0
 800141c:	2280      	movs	r2, #128	@ 0x80
 800141e:	490b      	ldr	r1, [pc, #44]	@ (800144c <app_init+0x90>)
 8001420:	480b      	ldr	r0, [pc, #44]	@ (8001450 <app_init+0x94>)
 8001422:	f004 fc0e 	bl	8005c42 <xTaskCreate>
				tskIDLE_PRIORITY+1,
				NULL);



}
 8001426:	bf00      	nop
 8001428:	46bd      	mov	sp, r7
 800142a:	bd80      	pop	{r7, pc}
 800142c:	0800b4f0 	.word	0x0800b4f0
 8001430:	08001579 	.word	0x08001579
 8001434:	0800b500 	.word	0x0800b500
 8001438:	0800161f 	.word	0x0800161f
 800143c:	0800b510 	.word	0x0800b510
 8001440:	08001455 	.word	0x08001455
 8001444:	0800b51c 	.word	0x0800b51c
 8001448:	0800148d 	.word	0x0800148d
 800144c:	0800b524 	.word	0x0800b524
 8001450:	080014c5 	.word	0x080014c5

08001454 <task2>:
		input = 0;
    	taskEXIT_CRITICAL();
	}
}
*/
void task2(void *pvParameters) {
 8001454:	b580      	push	{r7, lr}
 8001456:	b082      	sub	sp, #8
 8001458:	af00      	add	r7, sp, #0
 800145a:	6078      	str	r0, [r7, #4]
	 * tche de direction,
	 * 1200 a gauche
	 * 1600 a droite
	 * point neutre a 1400
	*/
    HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_3);	// initialisation timer pour pwm
 800145c:	2108      	movs	r1, #8
 800145e:	4809      	ldr	r0, [pc, #36]	@ (8001484 <task2+0x30>)
 8001460:	f002 fe30 	bl	80040c4 <HAL_TIM_PWM_Start>
	__HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_3, 1400);
 8001464:	4b07      	ldr	r3, [pc, #28]	@ (8001484 <task2+0x30>)
 8001466:	681b      	ldr	r3, [r3, #0]
 8001468:	f44f 62af 	mov.w	r2, #1400	@ 0x578
 800146c:	63da      	str	r2, [r3, #60]	@ 0x3c
    while(1) {
        __HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_3, duty_direction);
 800146e:	4b06      	ldr	r3, [pc, #24]	@ (8001488 <task2+0x34>)
 8001470:	681a      	ldr	r2, [r3, #0]
 8001472:	4b04      	ldr	r3, [pc, #16]	@ (8001484 <task2+0x30>)
 8001474:	681b      	ldr	r3, [r3, #0]
 8001476:	63da      	str	r2, [r3, #60]	@ 0x3c
        vTaskDelay(pdMS_TO_TICKS(10));
 8001478:	200a      	movs	r0, #10
 800147a:	f004 fd13 	bl	8005ea4 <vTaskDelay>
        __HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_3, duty_direction);
 800147e:	bf00      	nop
 8001480:	e7f5      	b.n	800146e <task2+0x1a>
 8001482:	bf00      	nop
 8001484:	20000a08 	.word	0x20000a08
 8001488:	20000000 	.word	0x20000000

0800148c <task3>:
     }
}

void task3(void *pvParameters) {
 800148c:	b580      	push	{r7, lr}
 800148e:	b082      	sub	sp, #8
 8001490:	af00      	add	r7, sp, #0
 8001492:	6078      	str	r0, [r7, #4]
	 * Dbut bruit 1450 / Dmarre 1480   / Max 1500 (Plus on va haut, plus a avance)
	 * Dbut bruit 1350 / Dmarre  1320 / Max 1300 (Plus on va bas, plus a recule)
	 * 1300 - 1320 / 1480 - 1500
	 * Break  1400
	 */
    HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_1);	// initialisation timer pour pwm
 8001494:	2100      	movs	r1, #0
 8001496:	4809      	ldr	r0, [pc, #36]	@ (80014bc <task3+0x30>)
 8001498:	f002 fe14 	bl	80040c4 <HAL_TIM_PWM_Start>
	__HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_1, 1400);
 800149c:	4b07      	ldr	r3, [pc, #28]	@ (80014bc <task3+0x30>)
 800149e:	681b      	ldr	r3, [r3, #0]
 80014a0:	f44f 62af 	mov.w	r2, #1400	@ 0x578
 80014a4:	635a      	str	r2, [r3, #52]	@ 0x34
    while(1) {
    	__HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_1, duty_vitesse);
 80014a6:	4b06      	ldr	r3, [pc, #24]	@ (80014c0 <task3+0x34>)
 80014a8:	681a      	ldr	r2, [r3, #0]
 80014aa:	4b04      	ldr	r3, [pc, #16]	@ (80014bc <task3+0x30>)
 80014ac:	681b      	ldr	r3, [r3, #0]
 80014ae:	635a      	str	r2, [r3, #52]	@ 0x34
        vTaskDelay(pdMS_TO_TICKS(10));
 80014b0:	200a      	movs	r0, #10
 80014b2:	f004 fcf7 	bl	8005ea4 <vTaskDelay>
    	__HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_1, duty_vitesse);
 80014b6:	bf00      	nop
 80014b8:	e7f5      	b.n	80014a6 <task3+0x1a>
 80014ba:	bf00      	nop
 80014bc:	20000a54 	.word	0x20000a54
 80014c0:	20000004 	.word	0x20000004

080014c4 <task5>:
    }
}

void task5(void *pvParameters) {
 80014c4:	b580      	push	{r7, lr}
 80014c6:	b082      	sub	sp, #8
 80014c8:	af00      	add	r7, sp, #0
 80014ca:	6078      	str	r0, [r7, #4]
	/*
	 * tche de conversion SPI-input
	 */
    while(1) {
    	taskENTER_CRITICAL();
 80014cc:	f005 f9cc 	bl	8006868 <vPortEnterCritical>

    	duty_direction = (int)(1400 + input_dir * 200);
 80014d0:	4b21      	ldr	r3, [pc, #132]	@ (8001558 <task5+0x94>)
 80014d2:	edd3 7a00 	vldr	s15, [r3]
 80014d6:	ed9f 7a21 	vldr	s14, [pc, #132]	@ 800155c <task5+0x98>
 80014da:	ee67 7a87 	vmul.f32	s15, s15, s14
 80014de:	ed9f 7a20 	vldr	s14, [pc, #128]	@ 8001560 <task5+0x9c>
 80014e2:	ee77 7a87 	vadd.f32	s15, s15, s14
 80014e6:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80014ea:	ee17 2a90 	vmov	r2, s15
 80014ee:	4b1d      	ldr	r3, [pc, #116]	@ (8001564 <task5+0xa0>)
 80014f0:	601a      	str	r2, [r3, #0]

    	input_arriere = -(input_arriere +1);
 80014f2:	4b1d      	ldr	r3, [pc, #116]	@ (8001568 <task5+0xa4>)
 80014f4:	edd3 7a00 	vldr	s15, [r3]
 80014f8:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80014fc:	ee77 7a87 	vadd.f32	s15, s15, s14
 8001500:	eef1 7a67 	vneg.f32	s15, s15
 8001504:	4b18      	ldr	r3, [pc, #96]	@ (8001568 <task5+0xa4>)
 8001506:	edc3 7a00 	vstr	s15, [r3]
    	input_avant = input_avant + 1;
 800150a:	4b18      	ldr	r3, [pc, #96]	@ (800156c <task5+0xa8>)
 800150c:	edd3 7a00 	vldr	s15, [r3]
 8001510:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8001514:	ee77 7a87 	vadd.f32	s15, s15, s14
 8001518:	4b14      	ldr	r3, [pc, #80]	@ (800156c <task5+0xa8>)
 800151a:	edc3 7a00 	vstr	s15, [r3]
    	duty_vitesse = (int)(1400 + (input_arriere + input_avant) * 50);
 800151e:	4b12      	ldr	r3, [pc, #72]	@ (8001568 <task5+0xa4>)
 8001520:	ed93 7a00 	vldr	s14, [r3]
 8001524:	4b11      	ldr	r3, [pc, #68]	@ (800156c <task5+0xa8>)
 8001526:	edd3 7a00 	vldr	s15, [r3]
 800152a:	ee77 7a27 	vadd.f32	s15, s14, s15
 800152e:	ed9f 7a10 	vldr	s14, [pc, #64]	@ 8001570 <task5+0xac>
 8001532:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001536:	ed9f 7a0a 	vldr	s14, [pc, #40]	@ 8001560 <task5+0x9c>
 800153a:	ee77 7a87 	vadd.f32	s15, s15, s14
 800153e:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001542:	ee17 2a90 	vmov	r2, s15
 8001546:	4b0b      	ldr	r3, [pc, #44]	@ (8001574 <task5+0xb0>)
 8001548:	601a      	str	r2, [r3, #0]

    	taskEXIT_CRITICAL();
 800154a:	f005 f9bf 	bl	80068cc <vPortExitCritical>
    	vTaskDelay(pdMS_TO_TICKS(10));
 800154e:	200a      	movs	r0, #10
 8001550:	f004 fca8 	bl	8005ea4 <vTaskDelay>
    	taskENTER_CRITICAL();
 8001554:	bf00      	nop
 8001556:	e7b9      	b.n	80014cc <task5+0x8>
 8001558:	20000200 	.word	0x20000200
 800155c:	43480000 	.word	0x43480000
 8001560:	44af0000 	.word	0x44af0000
 8001564:	20000000 	.word	0x20000000
 8001568:	20000204 	.word	0x20000204
 800156c:	200001fc 	.word	0x200001fc
 8001570:	42480000 	.word	0x42480000
 8001574:	20000004 	.word	0x20000004

08001578 <LED_ON>:
            HAL_GPIO_WritePin(logs_GPIO_Port, logs_Pin, GPIO_PIN_RESET);
        }
    }
}
*/
void LED_ON(void *pvParameters){
 8001578:	b580      	push	{r7, lr}
 800157a:	b086      	sub	sp, #24
 800157c:	af00      	add	r7, sp, #0
 800157e:	6078      	str	r0, [r7, #4]
	while(1){

			np_clear();
 8001580:	f7ff fdac 	bl	80010dc <np_clear>
			for (int pos = 0; pos < 4; pos++) {
 8001584:	2300      	movs	r3, #0
 8001586:	617b      	str	r3, [r7, #20]
 8001588:	e009      	b.n	800159e <LED_ON+0x26>
				np_set_pixel(pos, 255, 0, 0);
 800158a:	697b      	ldr	r3, [r7, #20]
 800158c:	b298      	uxth	r0, r3
 800158e:	2300      	movs	r3, #0
 8001590:	2200      	movs	r2, #0
 8001592:	21ff      	movs	r1, #255	@ 0xff
 8001594:	f7ff fd6e 	bl	8001074 <np_set_pixel>
			for (int pos = 0; pos < 4; pos++) {
 8001598:	697b      	ldr	r3, [r7, #20]
 800159a:	3301      	adds	r3, #1
 800159c:	617b      	str	r3, [r7, #20]
 800159e:	697b      	ldr	r3, [r7, #20]
 80015a0:	2b03      	cmp	r3, #3
 80015a2:	ddf2      	ble.n	800158a <LED_ON+0x12>
			}
			for (int pos = 4; pos < LED_COUNT; pos++) {
 80015a4:	2304      	movs	r3, #4
 80015a6:	613b      	str	r3, [r7, #16]
 80015a8:	e009      	b.n	80015be <LED_ON+0x46>
				np_set_pixel(pos, 0, 0, 255);
 80015aa:	693b      	ldr	r3, [r7, #16]
 80015ac:	b298      	uxth	r0, r3
 80015ae:	23ff      	movs	r3, #255	@ 0xff
 80015b0:	2200      	movs	r2, #0
 80015b2:	2100      	movs	r1, #0
 80015b4:	f7ff fd5e 	bl	8001074 <np_set_pixel>
			for (int pos = 4; pos < LED_COUNT; pos++) {
 80015b8:	693b      	ldr	r3, [r7, #16]
 80015ba:	3301      	adds	r3, #1
 80015bc:	613b      	str	r3, [r7, #16]
 80015be:	693b      	ldr	r3, [r7, #16]
 80015c0:	2b07      	cmp	r3, #7
 80015c2:	ddf2      	ble.n	80015aa <LED_ON+0x32>
			}
	  	    np_show();
 80015c4:	f7ff fd96 	bl	80010f4 <np_show>

	  	    HAL_Delay(200);
 80015c8:	20c8      	movs	r0, #200	@ 0xc8
 80015ca:	f001 f8ab 	bl	8002724 <HAL_Delay>

			np_clear();
 80015ce:	f7ff fd85 	bl	80010dc <np_clear>
			for (int pos = 0; pos < 4; pos++) {
 80015d2:	2300      	movs	r3, #0
 80015d4:	60fb      	str	r3, [r7, #12]
 80015d6:	e009      	b.n	80015ec <LED_ON+0x74>
				np_set_pixel(pos, 0, 0, 255);
 80015d8:	68fb      	ldr	r3, [r7, #12]
 80015da:	b298      	uxth	r0, r3
 80015dc:	23ff      	movs	r3, #255	@ 0xff
 80015de:	2200      	movs	r2, #0
 80015e0:	2100      	movs	r1, #0
 80015e2:	f7ff fd47 	bl	8001074 <np_set_pixel>
			for (int pos = 0; pos < 4; pos++) {
 80015e6:	68fb      	ldr	r3, [r7, #12]
 80015e8:	3301      	adds	r3, #1
 80015ea:	60fb      	str	r3, [r7, #12]
 80015ec:	68fb      	ldr	r3, [r7, #12]
 80015ee:	2b03      	cmp	r3, #3
 80015f0:	ddf2      	ble.n	80015d8 <LED_ON+0x60>
			}
			for (int pos = 4; pos < LED_COUNT; pos++) {
 80015f2:	2304      	movs	r3, #4
 80015f4:	60bb      	str	r3, [r7, #8]
 80015f6:	e009      	b.n	800160c <LED_ON+0x94>
				np_set_pixel(pos, 255, 0, 0);
 80015f8:	68bb      	ldr	r3, [r7, #8]
 80015fa:	b298      	uxth	r0, r3
 80015fc:	2300      	movs	r3, #0
 80015fe:	2200      	movs	r2, #0
 8001600:	21ff      	movs	r1, #255	@ 0xff
 8001602:	f7ff fd37 	bl	8001074 <np_set_pixel>
			for (int pos = 4; pos < LED_COUNT; pos++) {
 8001606:	68bb      	ldr	r3, [r7, #8]
 8001608:	3301      	adds	r3, #1
 800160a:	60bb      	str	r3, [r7, #8]
 800160c:	68bb      	ldr	r3, [r7, #8]
 800160e:	2b07      	cmp	r3, #7
 8001610:	ddf2      	ble.n	80015f8 <LED_ON+0x80>
			}
	  	    np_show();
 8001612:	f7ff fd6f 	bl	80010f4 <np_show>

	  	    HAL_Delay(200);
 8001616:	20c8      	movs	r0, #200	@ 0xc8
 8001618:	f001 f884 	bl	8002724 <HAL_Delay>
			np_clear();
 800161c:	e7b0      	b.n	8001580 <LED_ON+0x8>

0800161e <CircleLED_ON>:
	}
}


void CircleLED_ON(void *pvParameters){
 800161e:	b580      	push	{r7, lr}
 8001620:	b082      	sub	sp, #8
 8001622:	af00      	add	r7, sp, #0
 8001624:	6078      	str	r0, [r7, #4]

	while(1){

		np_clear_circle();
 8001626:	f7ff fe2f 	bl	8001288 <np_clear_circle>
		np_set_all_leds_circle(0, 0, 255, 0);
 800162a:	2300      	movs	r3, #0
 800162c:	22ff      	movs	r2, #255	@ 0xff
 800162e:	2100      	movs	r1, #0
 8001630:	2000      	movs	r0, #0
 8001632:	f7ff fe01 	bl	8001238 <np_set_all_leds_circle>
  	    np_show_circle();
 8001636:	f7ff fe33 	bl	80012a0 <np_show_circle>

  	    HAL_Delay(200);
 800163a:	20c8      	movs	r0, #200	@ 0xc8
 800163c:	f001 f872 	bl	8002724 <HAL_Delay>

  	    np_clear_circle();
 8001640:	f7ff fe22 	bl	8001288 <np_clear_circle>
  	    np_set_all_leds_circle(255, 0, 0, 0);
 8001644:	2300      	movs	r3, #0
 8001646:	2200      	movs	r2, #0
 8001648:	2100      	movs	r1, #0
 800164a:	20ff      	movs	r0, #255	@ 0xff
 800164c:	f7ff fdf4 	bl	8001238 <np_set_all_leds_circle>
  	    np_show_circle();
 8001650:	f7ff fe26 	bl	80012a0 <np_show_circle>

  	    HAL_Delay(200);
 8001654:	20c8      	movs	r0, #200	@ 0xc8
 8001656:	f001 f865 	bl	8002724 <HAL_Delay>
		np_clear_circle();
 800165a:	bf00      	nop
 800165c:	e7e3      	b.n	8001626 <CircleLED_ON+0x8>
	...

08001660 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001660:	b5b0      	push	{r4, r5, r7, lr}
 8001662:	b088      	sub	sp, #32
 8001664:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001666:	f000 ffe1 	bl	800262c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800166a:	f000 f82f 	bl	80016cc <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800166e:	f000 fa4b 	bl	8001b08 <MX_GPIO_Init>
  MX_DMA_Init();
 8001672:	f000 fa23 	bl	8001abc <MX_DMA_Init>
  MX_TIM2_Init();
 8001676:	f000 f96d 	bl	8001954 <MX_TIM2_Init>
  MX_SPI3_Init();
 800167a:	f000 f879 	bl	8001770 <MX_SPI3_Init>
  MX_TIM3_Init();
 800167e:	f000 f9c3 	bl	8001a08 <MX_TIM3_Init>
  MX_TIM1_Init();
 8001682:	f000 f8af 	bl	80017e4 <MX_TIM1_Init>
  /* USER CODE BEGIN 2 */
  ENSI_UART_Init();
 8001686:	f000 fd9f 	bl	80021c8 <ENSI_UART_Init>
  ENSI_UART_PutString(((const uint8_t*)"\r\nInitialisation du programme"));
 800168a:	480d      	ldr	r0, [pc, #52]	@ (80016c0 <main+0x60>)
 800168c:	f000 ff78 	bl	8002580 <ENSI_UART_PutString>
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* definition and creation of defaultTask */
  osThreadDef(defaultTask, StartDefaultTask, osPriorityNormal, 0, 128);
 8001690:	4b0c      	ldr	r3, [pc, #48]	@ (80016c4 <main+0x64>)
 8001692:	1d3c      	adds	r4, r7, #4
 8001694:	461d      	mov	r5, r3
 8001696:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001698:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800169a:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 800169e:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  defaultTaskHandle = osThreadCreate(osThread(defaultTask), NULL);
 80016a2:	1d3b      	adds	r3, r7, #4
 80016a4:	2100      	movs	r1, #0
 80016a6:	4618      	mov	r0, r3
 80016a8:	f004 f957 	bl	800595a <osThreadCreate>
 80016ac:	4603      	mov	r3, r0
 80016ae:	4a06      	ldr	r2, [pc, #24]	@ (80016c8 <main+0x68>)
 80016b0:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN RTOS_THREADS */
  /* add threads, ... */
  app_init();
 80016b2:	f7ff fe83 	bl	80013bc <app_init>
  /* USER CODE END RTOS_THREADS */

  /* Start scheduler */
  osKernelStart();
 80016b6:	f004 f949 	bl	800594c <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 80016ba:	bf00      	nop
 80016bc:	e7fd      	b.n	80016ba <main+0x5a>
 80016be:	bf00      	nop
 80016c0:	0800b530 	.word	0x0800b530
 80016c4:	0800b55c 	.word	0x0800b55c
 80016c8:	20000b30 	.word	0x20000b30

080016cc <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80016cc:	b580      	push	{r7, lr}
 80016ce:	b096      	sub	sp, #88	@ 0x58
 80016d0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80016d2:	f107 0314 	add.w	r3, r7, #20
 80016d6:	2244      	movs	r2, #68	@ 0x44
 80016d8:	2100      	movs	r1, #0
 80016da:	4618      	mov	r0, r3
 80016dc:	f006 fb1d 	bl	8007d1a <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80016e0:	463b      	mov	r3, r7
 80016e2:	2200      	movs	r2, #0
 80016e4:	601a      	str	r2, [r3, #0]
 80016e6:	605a      	str	r2, [r3, #4]
 80016e8:	609a      	str	r2, [r3, #8]
 80016ea:	60da      	str	r2, [r3, #12]
 80016ec:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 80016ee:	f44f 7000 	mov.w	r0, #512	@ 0x200
 80016f2:	f001 fd55 	bl	80031a0 <HAL_PWREx_ControlVoltageScaling>
 80016f6:	4603      	mov	r3, r0
 80016f8:	2b00      	cmp	r3, #0
 80016fa:	d001      	beq.n	8001700 <SystemClock_Config+0x34>
  {
    Error_Handler();
 80016fc:	f000 fa84 	bl	8001c08 <Error_Handler>
  }

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001700:	2302      	movs	r3, #2
 8001702:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001704:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001708:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800170a:	2310      	movs	r3, #16
 800170c:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800170e:	2302      	movs	r3, #2
 8001710:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8001712:	2302      	movs	r3, #2
 8001714:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLM = 1;
 8001716:	2301      	movs	r3, #1
 8001718:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLN = 10;
 800171a:	230a      	movs	r3, #10
 800171c:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 800171e:	2307      	movs	r3, #7
 8001720:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8001722:	2302      	movs	r3, #2
 8001724:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8001726:	2302      	movs	r3, #2
 8001728:	657b      	str	r3, [r7, #84]	@ 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800172a:	f107 0314 	add.w	r3, r7, #20
 800172e:	4618      	mov	r0, r3
 8001730:	f001 fd8c 	bl	800324c <HAL_RCC_OscConfig>
 8001734:	4603      	mov	r3, r0
 8001736:	2b00      	cmp	r3, #0
 8001738:	d001      	beq.n	800173e <SystemClock_Config+0x72>
  {
    Error_Handler();
 800173a:	f000 fa65 	bl	8001c08 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800173e:	230f      	movs	r3, #15
 8001740:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001742:	2303      	movs	r3, #3
 8001744:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001746:	2300      	movs	r3, #0
 8001748:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800174a:	2300      	movs	r3, #0
 800174c:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800174e:	2300      	movs	r3, #0
 8001750:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8001752:	463b      	mov	r3, r7
 8001754:	2104      	movs	r1, #4
 8001756:	4618      	mov	r0, r3
 8001758:	f002 f954 	bl	8003a04 <HAL_RCC_ClockConfig>
 800175c:	4603      	mov	r3, r0
 800175e:	2b00      	cmp	r3, #0
 8001760:	d001      	beq.n	8001766 <SystemClock_Config+0x9a>
  {
    Error_Handler();
 8001762:	f000 fa51 	bl	8001c08 <Error_Handler>
  }
}
 8001766:	bf00      	nop
 8001768:	3758      	adds	r7, #88	@ 0x58
 800176a:	46bd      	mov	sp, r7
 800176c:	bd80      	pop	{r7, pc}
	...

08001770 <MX_SPI3_Init>:
  * @brief SPI3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI3_Init(void)
{
 8001770:	b580      	push	{r7, lr}
 8001772:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI3_Init 1 */

  /* USER CODE END SPI3_Init 1 */
  /* SPI3 parameter configuration*/
  hspi3.Instance = SPI3;
 8001774:	4b19      	ldr	r3, [pc, #100]	@ (80017dc <MX_SPI3_Init+0x6c>)
 8001776:	4a1a      	ldr	r2, [pc, #104]	@ (80017e0 <MX_SPI3_Init+0x70>)
 8001778:	601a      	str	r2, [r3, #0]
  hspi3.Init.Mode = SPI_MODE_SLAVE;
 800177a:	4b18      	ldr	r3, [pc, #96]	@ (80017dc <MX_SPI3_Init+0x6c>)
 800177c:	2200      	movs	r2, #0
 800177e:	605a      	str	r2, [r3, #4]
  hspi3.Init.Direction = SPI_DIRECTION_1LINE;
 8001780:	4b16      	ldr	r3, [pc, #88]	@ (80017dc <MX_SPI3_Init+0x6c>)
 8001782:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 8001786:	609a      	str	r2, [r3, #8]
  hspi3.Init.DataSize = SPI_DATASIZE_4BIT;
 8001788:	4b14      	ldr	r3, [pc, #80]	@ (80017dc <MX_SPI3_Init+0x6c>)
 800178a:	f44f 7240 	mov.w	r2, #768	@ 0x300
 800178e:	60da      	str	r2, [r3, #12]
  hspi3.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001790:	4b12      	ldr	r3, [pc, #72]	@ (80017dc <MX_SPI3_Init+0x6c>)
 8001792:	2200      	movs	r2, #0
 8001794:	611a      	str	r2, [r3, #16]
  hspi3.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001796:	4b11      	ldr	r3, [pc, #68]	@ (80017dc <MX_SPI3_Init+0x6c>)
 8001798:	2200      	movs	r2, #0
 800179a:	615a      	str	r2, [r3, #20]
  hspi3.Init.NSS = SPI_NSS_SOFT;
 800179c:	4b0f      	ldr	r3, [pc, #60]	@ (80017dc <MX_SPI3_Init+0x6c>)
 800179e:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80017a2:	619a      	str	r2, [r3, #24]
  hspi3.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80017a4:	4b0d      	ldr	r3, [pc, #52]	@ (80017dc <MX_SPI3_Init+0x6c>)
 80017a6:	2200      	movs	r2, #0
 80017a8:	621a      	str	r2, [r3, #32]
  hspi3.Init.TIMode = SPI_TIMODE_DISABLE;
 80017aa:	4b0c      	ldr	r3, [pc, #48]	@ (80017dc <MX_SPI3_Init+0x6c>)
 80017ac:	2200      	movs	r2, #0
 80017ae:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi3.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80017b0:	4b0a      	ldr	r3, [pc, #40]	@ (80017dc <MX_SPI3_Init+0x6c>)
 80017b2:	2200      	movs	r2, #0
 80017b4:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi3.Init.CRCPolynomial = 7;
 80017b6:	4b09      	ldr	r3, [pc, #36]	@ (80017dc <MX_SPI3_Init+0x6c>)
 80017b8:	2207      	movs	r2, #7
 80017ba:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi3.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 80017bc:	4b07      	ldr	r3, [pc, #28]	@ (80017dc <MX_SPI3_Init+0x6c>)
 80017be:	2200      	movs	r2, #0
 80017c0:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi3.Init.NSSPMode = SPI_NSS_PULSE_DISABLE;
 80017c2:	4b06      	ldr	r3, [pc, #24]	@ (80017dc <MX_SPI3_Init+0x6c>)
 80017c4:	2200      	movs	r2, #0
 80017c6:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi3) != HAL_OK)
 80017c8:	4804      	ldr	r0, [pc, #16]	@ (80017dc <MX_SPI3_Init+0x6c>)
 80017ca:	f002 fb29 	bl	8003e20 <HAL_SPI_Init>
 80017ce:	4603      	mov	r3, r0
 80017d0:	2b00      	cmp	r3, #0
 80017d2:	d001      	beq.n	80017d8 <MX_SPI3_Init+0x68>
  {
    Error_Handler();
 80017d4:	f000 fa18 	bl	8001c08 <Error_Handler>
  }
  /* USER CODE BEGIN SPI3_Init 2 */

  /* USER CODE END SPI3_Init 2 */

}
 80017d8:	bf00      	nop
 80017da:	bd80      	pop	{r7, pc}
 80017dc:	20000958 	.word	0x20000958
 80017e0:	40003c00 	.word	0x40003c00

080017e4 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 80017e4:	b580      	push	{r7, lr}
 80017e6:	b09a      	sub	sp, #104	@ 0x68
 80017e8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80017ea:	f107 0358 	add.w	r3, r7, #88	@ 0x58
 80017ee:	2200      	movs	r2, #0
 80017f0:	601a      	str	r2, [r3, #0]
 80017f2:	605a      	str	r2, [r3, #4]
 80017f4:	609a      	str	r2, [r3, #8]
 80017f6:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80017f8:	f107 034c 	add.w	r3, r7, #76	@ 0x4c
 80017fc:	2200      	movs	r2, #0
 80017fe:	601a      	str	r2, [r3, #0]
 8001800:	605a      	str	r2, [r3, #4]
 8001802:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001804:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8001808:	2200      	movs	r2, #0
 800180a:	601a      	str	r2, [r3, #0]
 800180c:	605a      	str	r2, [r3, #4]
 800180e:	609a      	str	r2, [r3, #8]
 8001810:	60da      	str	r2, [r3, #12]
 8001812:	611a      	str	r2, [r3, #16]
 8001814:	615a      	str	r2, [r3, #20]
 8001816:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8001818:	1d3b      	adds	r3, r7, #4
 800181a:	222c      	movs	r2, #44	@ 0x2c
 800181c:	2100      	movs	r1, #0
 800181e:	4618      	mov	r0, r3
 8001820:	f006 fa7b 	bl	8007d1a <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8001824:	4b49      	ldr	r3, [pc, #292]	@ (800194c <MX_TIM1_Init+0x168>)
 8001826:	4a4a      	ldr	r2, [pc, #296]	@ (8001950 <MX_TIM1_Init+0x16c>)
 8001828:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 800182a:	4b48      	ldr	r3, [pc, #288]	@ (800194c <MX_TIM1_Init+0x168>)
 800182c:	2200      	movs	r2, #0
 800182e:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001830:	4b46      	ldr	r3, [pc, #280]	@ (800194c <MX_TIM1_Init+0x168>)
 8001832:	2200      	movs	r2, #0
 8001834:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 99;
 8001836:	4b45      	ldr	r3, [pc, #276]	@ (800194c <MX_TIM1_Init+0x168>)
 8001838:	2263      	movs	r2, #99	@ 0x63
 800183a:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800183c:	4b43      	ldr	r3, [pc, #268]	@ (800194c <MX_TIM1_Init+0x168>)
 800183e:	2200      	movs	r2, #0
 8001840:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8001842:	4b42      	ldr	r3, [pc, #264]	@ (800194c <MX_TIM1_Init+0x168>)
 8001844:	2200      	movs	r2, #0
 8001846:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8001848:	4b40      	ldr	r3, [pc, #256]	@ (800194c <MX_TIM1_Init+0x168>)
 800184a:	2280      	movs	r2, #128	@ 0x80
 800184c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 800184e:	483f      	ldr	r0, [pc, #252]	@ (800194c <MX_TIM1_Init+0x168>)
 8001850:	f002 fb89 	bl	8003f66 <HAL_TIM_Base_Init>
 8001854:	4603      	mov	r3, r0
 8001856:	2b00      	cmp	r3, #0
 8001858:	d001      	beq.n	800185e <MX_TIM1_Init+0x7a>
  {
    Error_Handler();
 800185a:	f000 f9d5 	bl	8001c08 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800185e:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001862:	65bb      	str	r3, [r7, #88]	@ 0x58
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8001864:	f107 0358 	add.w	r3, r7, #88	@ 0x58
 8001868:	4619      	mov	r1, r3
 800186a:	4838      	ldr	r0, [pc, #224]	@ (800194c <MX_TIM1_Init+0x168>)
 800186c:	f003 f95c 	bl	8004b28 <HAL_TIM_ConfigClockSource>
 8001870:	4603      	mov	r3, r0
 8001872:	2b00      	cmp	r3, #0
 8001874:	d001      	beq.n	800187a <MX_TIM1_Init+0x96>
  {
    Error_Handler();
 8001876:	f000 f9c7 	bl	8001c08 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 800187a:	4834      	ldr	r0, [pc, #208]	@ (800194c <MX_TIM1_Init+0x168>)
 800187c:	f002 fbca 	bl	8004014 <HAL_TIM_PWM_Init>
 8001880:	4603      	mov	r3, r0
 8001882:	2b00      	cmp	r3, #0
 8001884:	d001      	beq.n	800188a <MX_TIM1_Init+0xa6>
  {
    Error_Handler();
 8001886:	f000 f9bf 	bl	8001c08 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800188a:	2300      	movs	r3, #0
 800188c:	64fb      	str	r3, [r7, #76]	@ 0x4c
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 800188e:	2300      	movs	r3, #0
 8001890:	653b      	str	r3, [r7, #80]	@ 0x50
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001892:	2300      	movs	r3, #0
 8001894:	657b      	str	r3, [r7, #84]	@ 0x54
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8001896:	f107 034c 	add.w	r3, r7, #76	@ 0x4c
 800189a:	4619      	mov	r1, r3
 800189c:	482b      	ldr	r0, [pc, #172]	@ (800194c <MX_TIM1_Init+0x168>)
 800189e:	f003 ff37 	bl	8005710 <HAL_TIMEx_MasterConfigSynchronization>
 80018a2:	4603      	mov	r3, r0
 80018a4:	2b00      	cmp	r3, #0
 80018a6:	d001      	beq.n	80018ac <MX_TIM1_Init+0xc8>
  {
    Error_Handler();
 80018a8:	f000 f9ae 	bl	8001c08 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80018ac:	2360      	movs	r3, #96	@ 0x60
 80018ae:	633b      	str	r3, [r7, #48]	@ 0x30
  sConfigOC.Pulse = 0;
 80018b0:	2300      	movs	r3, #0
 80018b2:	637b      	str	r3, [r7, #52]	@ 0x34
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80018b4:	2300      	movs	r3, #0
 80018b6:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 80018b8:	2300      	movs	r3, #0
 80018ba:	63fb      	str	r3, [r7, #60]	@ 0x3c
  sConfigOC.OCFastMode = TIM_OCFAST_ENABLE;
 80018bc:	2304      	movs	r3, #4
 80018be:	643b      	str	r3, [r7, #64]	@ 0x40
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 80018c0:	2300      	movs	r3, #0
 80018c2:	647b      	str	r3, [r7, #68]	@ 0x44
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 80018c4:	2300      	movs	r3, #0
 80018c6:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 80018c8:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 80018cc:	2204      	movs	r2, #4
 80018ce:	4619      	mov	r1, r3
 80018d0:	481e      	ldr	r0, [pc, #120]	@ (800194c <MX_TIM1_Init+0x168>)
 80018d2:	f003 f815 	bl	8004900 <HAL_TIM_PWM_ConfigChannel>
 80018d6:	4603      	mov	r3, r0
 80018d8:	2b00      	cmp	r3, #0
 80018da:	d001      	beq.n	80018e0 <MX_TIM1_Init+0xfc>
  {
    Error_Handler();
 80018dc:	f000 f994 	bl	8001c08 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 80018e0:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 80018e4:	2208      	movs	r2, #8
 80018e6:	4619      	mov	r1, r3
 80018e8:	4818      	ldr	r0, [pc, #96]	@ (800194c <MX_TIM1_Init+0x168>)
 80018ea:	f003 f809 	bl	8004900 <HAL_TIM_PWM_ConfigChannel>
 80018ee:	4603      	mov	r3, r0
 80018f0:	2b00      	cmp	r3, #0
 80018f2:	d001      	beq.n	80018f8 <MX_TIM1_Init+0x114>
  {
    Error_Handler();
 80018f4:	f000 f988 	bl	8001c08 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 80018f8:	2300      	movs	r3, #0
 80018fa:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 80018fc:	2300      	movs	r3, #0
 80018fe:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8001900:	2300      	movs	r3, #0
 8001902:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8001904:	2300      	movs	r3, #0
 8001906:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8001908:	2300      	movs	r3, #0
 800190a:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 800190c:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001910:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.BreakFilter = 0;
 8001912:	2300      	movs	r3, #0
 8001914:	61fb      	str	r3, [r7, #28]
  sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 8001916:	2300      	movs	r3, #0
 8001918:	623b      	str	r3, [r7, #32]
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 800191a:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800191e:	627b      	str	r3, [r7, #36]	@ 0x24
  sBreakDeadTimeConfig.Break2Filter = 0;
 8001920:	2300      	movs	r3, #0
 8001922:	62bb      	str	r3, [r7, #40]	@ 0x28
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8001924:	2300      	movs	r3, #0
 8001926:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8001928:	1d3b      	adds	r3, r7, #4
 800192a:	4619      	mov	r1, r3
 800192c:	4807      	ldr	r0, [pc, #28]	@ (800194c <MX_TIM1_Init+0x168>)
 800192e:	f003 ff77 	bl	8005820 <HAL_TIMEx_ConfigBreakDeadTime>
 8001932:	4603      	mov	r3, r0
 8001934:	2b00      	cmp	r3, #0
 8001936:	d001      	beq.n	800193c <MX_TIM1_Init+0x158>
  {
    Error_Handler();
 8001938:	f000 f966 	bl	8001c08 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 800193c:	4803      	ldr	r0, [pc, #12]	@ (800194c <MX_TIM1_Init+0x168>)
 800193e:	f000 fa85 	bl	8001e4c <HAL_TIM_MspPostInit>

}
 8001942:	bf00      	nop
 8001944:	3768      	adds	r7, #104	@ 0x68
 8001946:	46bd      	mov	sp, r7
 8001948:	bd80      	pop	{r7, pc}
 800194a:	bf00      	nop
 800194c:	200009bc 	.word	0x200009bc
 8001950:	40012c00 	.word	0x40012c00

08001954 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8001954:	b580      	push	{r7, lr}
 8001956:	b08a      	sub	sp, #40	@ 0x28
 8001958:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800195a:	f107 031c 	add.w	r3, r7, #28
 800195e:	2200      	movs	r2, #0
 8001960:	601a      	str	r2, [r3, #0]
 8001962:	605a      	str	r2, [r3, #4]
 8001964:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001966:	463b      	mov	r3, r7
 8001968:	2200      	movs	r2, #0
 800196a:	601a      	str	r2, [r3, #0]
 800196c:	605a      	str	r2, [r3, #4]
 800196e:	609a      	str	r2, [r3, #8]
 8001970:	60da      	str	r2, [r3, #12]
 8001972:	611a      	str	r2, [r3, #16]
 8001974:	615a      	str	r2, [r3, #20]
 8001976:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001978:	4b22      	ldr	r3, [pc, #136]	@ (8001a04 <MX_TIM2_Init+0xb0>)
 800197a:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 800197e:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 79;
 8001980:	4b20      	ldr	r3, [pc, #128]	@ (8001a04 <MX_TIM2_Init+0xb0>)
 8001982:	224f      	movs	r2, #79	@ 0x4f
 8001984:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001986:	4b1f      	ldr	r3, [pc, #124]	@ (8001a04 <MX_TIM2_Init+0xb0>)
 8001988:	2200      	movs	r2, #0
 800198a:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 19999;
 800198c:	4b1d      	ldr	r3, [pc, #116]	@ (8001a04 <MX_TIM2_Init+0xb0>)
 800198e:	f644 621f 	movw	r2, #19999	@ 0x4e1f
 8001992:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001994:	4b1b      	ldr	r3, [pc, #108]	@ (8001a04 <MX_TIM2_Init+0xb0>)
 8001996:	2200      	movs	r2, #0
 8001998:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800199a:	4b1a      	ldr	r3, [pc, #104]	@ (8001a04 <MX_TIM2_Init+0xb0>)
 800199c:	2200      	movs	r2, #0
 800199e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 80019a0:	4818      	ldr	r0, [pc, #96]	@ (8001a04 <MX_TIM2_Init+0xb0>)
 80019a2:	f002 fb37 	bl	8004014 <HAL_TIM_PWM_Init>
 80019a6:	4603      	mov	r3, r0
 80019a8:	2b00      	cmp	r3, #0
 80019aa:	d001      	beq.n	80019b0 <MX_TIM2_Init+0x5c>
  {
    Error_Handler();
 80019ac:	f000 f92c 	bl	8001c08 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80019b0:	2300      	movs	r3, #0
 80019b2:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80019b4:	2300      	movs	r3, #0
 80019b6:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80019b8:	f107 031c 	add.w	r3, r7, #28
 80019bc:	4619      	mov	r1, r3
 80019be:	4811      	ldr	r0, [pc, #68]	@ (8001a04 <MX_TIM2_Init+0xb0>)
 80019c0:	f003 fea6 	bl	8005710 <HAL_TIMEx_MasterConfigSynchronization>
 80019c4:	4603      	mov	r3, r0
 80019c6:	2b00      	cmp	r3, #0
 80019c8:	d001      	beq.n	80019ce <MX_TIM2_Init+0x7a>
  {
    Error_Handler();
 80019ca:	f000 f91d 	bl	8001c08 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80019ce:	2360      	movs	r3, #96	@ 0x60
 80019d0:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 80019d2:	2300      	movs	r3, #0
 80019d4:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80019d6:	2300      	movs	r3, #0
 80019d8:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80019da:	2300      	movs	r3, #0
 80019dc:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 80019de:	463b      	mov	r3, r7
 80019e0:	2208      	movs	r2, #8
 80019e2:	4619      	mov	r1, r3
 80019e4:	4807      	ldr	r0, [pc, #28]	@ (8001a04 <MX_TIM2_Init+0xb0>)
 80019e6:	f002 ff8b 	bl	8004900 <HAL_TIM_PWM_ConfigChannel>
 80019ea:	4603      	mov	r3, r0
 80019ec:	2b00      	cmp	r3, #0
 80019ee:	d001      	beq.n	80019f4 <MX_TIM2_Init+0xa0>
  {
    Error_Handler();
 80019f0:	f000 f90a 	bl	8001c08 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 80019f4:	4803      	ldr	r0, [pc, #12]	@ (8001a04 <MX_TIM2_Init+0xb0>)
 80019f6:	f000 fa29 	bl	8001e4c <HAL_TIM_MspPostInit>

}
 80019fa:	bf00      	nop
 80019fc:	3728      	adds	r7, #40	@ 0x28
 80019fe:	46bd      	mov	sp, r7
 8001a00:	bd80      	pop	{r7, pc}
 8001a02:	bf00      	nop
 8001a04:	20000a08 	.word	0x20000a08

08001a08 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8001a08:	b580      	push	{r7, lr}
 8001a0a:	b08a      	sub	sp, #40	@ 0x28
 8001a0c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001a0e:	f107 031c 	add.w	r3, r7, #28
 8001a12:	2200      	movs	r2, #0
 8001a14:	601a      	str	r2, [r3, #0]
 8001a16:	605a      	str	r2, [r3, #4]
 8001a18:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001a1a:	463b      	mov	r3, r7
 8001a1c:	2200      	movs	r2, #0
 8001a1e:	601a      	str	r2, [r3, #0]
 8001a20:	605a      	str	r2, [r3, #4]
 8001a22:	609a      	str	r2, [r3, #8]
 8001a24:	60da      	str	r2, [r3, #12]
 8001a26:	611a      	str	r2, [r3, #16]
 8001a28:	615a      	str	r2, [r3, #20]
 8001a2a:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8001a2c:	4b21      	ldr	r3, [pc, #132]	@ (8001ab4 <MX_TIM3_Init+0xac>)
 8001a2e:	4a22      	ldr	r2, [pc, #136]	@ (8001ab8 <MX_TIM3_Init+0xb0>)
 8001a30:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 79;
 8001a32:	4b20      	ldr	r3, [pc, #128]	@ (8001ab4 <MX_TIM3_Init+0xac>)
 8001a34:	224f      	movs	r2, #79	@ 0x4f
 8001a36:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001a38:	4b1e      	ldr	r3, [pc, #120]	@ (8001ab4 <MX_TIM3_Init+0xac>)
 8001a3a:	2200      	movs	r2, #0
 8001a3c:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 19999;
 8001a3e:	4b1d      	ldr	r3, [pc, #116]	@ (8001ab4 <MX_TIM3_Init+0xac>)
 8001a40:	f644 621f 	movw	r2, #19999	@ 0x4e1f
 8001a44:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001a46:	4b1b      	ldr	r3, [pc, #108]	@ (8001ab4 <MX_TIM3_Init+0xac>)
 8001a48:	2200      	movs	r2, #0
 8001a4a:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001a4c:	4b19      	ldr	r3, [pc, #100]	@ (8001ab4 <MX_TIM3_Init+0xac>)
 8001a4e:	2200      	movs	r2, #0
 8001a50:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 8001a52:	4818      	ldr	r0, [pc, #96]	@ (8001ab4 <MX_TIM3_Init+0xac>)
 8001a54:	f002 fade 	bl	8004014 <HAL_TIM_PWM_Init>
 8001a58:	4603      	mov	r3, r0
 8001a5a:	2b00      	cmp	r3, #0
 8001a5c:	d001      	beq.n	8001a62 <MX_TIM3_Init+0x5a>
  {
    Error_Handler();
 8001a5e:	f000 f8d3 	bl	8001c08 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001a62:	2300      	movs	r3, #0
 8001a64:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001a66:	2300      	movs	r3, #0
 8001a68:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8001a6a:	f107 031c 	add.w	r3, r7, #28
 8001a6e:	4619      	mov	r1, r3
 8001a70:	4810      	ldr	r0, [pc, #64]	@ (8001ab4 <MX_TIM3_Init+0xac>)
 8001a72:	f003 fe4d 	bl	8005710 <HAL_TIMEx_MasterConfigSynchronization>
 8001a76:	4603      	mov	r3, r0
 8001a78:	2b00      	cmp	r3, #0
 8001a7a:	d001      	beq.n	8001a80 <MX_TIM3_Init+0x78>
  {
    Error_Handler();
 8001a7c:	f000 f8c4 	bl	8001c08 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001a80:	2360      	movs	r3, #96	@ 0x60
 8001a82:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 8001a84:	2300      	movs	r3, #0
 8001a86:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001a88:	2300      	movs	r3, #0
 8001a8a:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001a8c:	2300      	movs	r3, #0
 8001a8e:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001a90:	463b      	mov	r3, r7
 8001a92:	2200      	movs	r2, #0
 8001a94:	4619      	mov	r1, r3
 8001a96:	4807      	ldr	r0, [pc, #28]	@ (8001ab4 <MX_TIM3_Init+0xac>)
 8001a98:	f002 ff32 	bl	8004900 <HAL_TIM_PWM_ConfigChannel>
 8001a9c:	4603      	mov	r3, r0
 8001a9e:	2b00      	cmp	r3, #0
 8001aa0:	d001      	beq.n	8001aa6 <MX_TIM3_Init+0x9e>
  {
    Error_Handler();
 8001aa2:	f000 f8b1 	bl	8001c08 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 8001aa6:	4803      	ldr	r0, [pc, #12]	@ (8001ab4 <MX_TIM3_Init+0xac>)
 8001aa8:	f000 f9d0 	bl	8001e4c <HAL_TIM_MspPostInit>

}
 8001aac:	bf00      	nop
 8001aae:	3728      	adds	r7, #40	@ 0x28
 8001ab0:	46bd      	mov	sp, r7
 8001ab2:	bd80      	pop	{r7, pc}
 8001ab4:	20000a54 	.word	0x20000a54
 8001ab8:	40000400 	.word	0x40000400

08001abc <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8001abc:	b580      	push	{r7, lr}
 8001abe:	b082      	sub	sp, #8
 8001ac0:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8001ac2:	4b10      	ldr	r3, [pc, #64]	@ (8001b04 <MX_DMA_Init+0x48>)
 8001ac4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001ac6:	4a0f      	ldr	r2, [pc, #60]	@ (8001b04 <MX_DMA_Init+0x48>)
 8001ac8:	f043 0301 	orr.w	r3, r3, #1
 8001acc:	6493      	str	r3, [r2, #72]	@ 0x48
 8001ace:	4b0d      	ldr	r3, [pc, #52]	@ (8001b04 <MX_DMA_Init+0x48>)
 8001ad0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001ad2:	f003 0301 	and.w	r3, r3, #1
 8001ad6:	607b      	str	r3, [r7, #4]
 8001ad8:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel3_IRQn, 5, 0);
 8001ada:	2200      	movs	r2, #0
 8001adc:	2105      	movs	r1, #5
 8001ade:	200d      	movs	r0, #13
 8001ae0:	f000 ff1f 	bl	8002922 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel3_IRQn);
 8001ae4:	200d      	movs	r0, #13
 8001ae6:	f000 ff38 	bl	800295a <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel7_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel7_IRQn, 5, 0);
 8001aea:	2200      	movs	r2, #0
 8001aec:	2105      	movs	r1, #5
 8001aee:	2011      	movs	r0, #17
 8001af0:	f000 ff17 	bl	8002922 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel7_IRQn);
 8001af4:	2011      	movs	r0, #17
 8001af6:	f000 ff30 	bl	800295a <HAL_NVIC_EnableIRQ>

}
 8001afa:	bf00      	nop
 8001afc:	3708      	adds	r7, #8
 8001afe:	46bd      	mov	sp, r7
 8001b00:	bd80      	pop	{r7, pc}
 8001b02:	bf00      	nop
 8001b04:	40021000 	.word	0x40021000

08001b08 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001b08:	b580      	push	{r7, lr}
 8001b0a:	b08a      	sub	sp, #40	@ 0x28
 8001b0c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001b0e:	f107 0314 	add.w	r3, r7, #20
 8001b12:	2200      	movs	r2, #0
 8001b14:	601a      	str	r2, [r3, #0]
 8001b16:	605a      	str	r2, [r3, #4]
 8001b18:	609a      	str	r2, [r3, #8]
 8001b1a:	60da      	str	r2, [r3, #12]
 8001b1c:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001b1e:	4b34      	ldr	r3, [pc, #208]	@ (8001bf0 <MX_GPIO_Init+0xe8>)
 8001b20:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001b22:	4a33      	ldr	r2, [pc, #204]	@ (8001bf0 <MX_GPIO_Init+0xe8>)
 8001b24:	f043 0304 	orr.w	r3, r3, #4
 8001b28:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001b2a:	4b31      	ldr	r3, [pc, #196]	@ (8001bf0 <MX_GPIO_Init+0xe8>)
 8001b2c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001b2e:	f003 0304 	and.w	r3, r3, #4
 8001b32:	613b      	str	r3, [r7, #16]
 8001b34:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001b36:	4b2e      	ldr	r3, [pc, #184]	@ (8001bf0 <MX_GPIO_Init+0xe8>)
 8001b38:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001b3a:	4a2d      	ldr	r2, [pc, #180]	@ (8001bf0 <MX_GPIO_Init+0xe8>)
 8001b3c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001b40:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001b42:	4b2b      	ldr	r3, [pc, #172]	@ (8001bf0 <MX_GPIO_Init+0xe8>)
 8001b44:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001b46:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001b4a:	60fb      	str	r3, [r7, #12]
 8001b4c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001b4e:	4b28      	ldr	r3, [pc, #160]	@ (8001bf0 <MX_GPIO_Init+0xe8>)
 8001b50:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001b52:	4a27      	ldr	r2, [pc, #156]	@ (8001bf0 <MX_GPIO_Init+0xe8>)
 8001b54:	f043 0301 	orr.w	r3, r3, #1
 8001b58:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001b5a:	4b25      	ldr	r3, [pc, #148]	@ (8001bf0 <MX_GPIO_Init+0xe8>)
 8001b5c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001b5e:	f003 0301 	and.w	r3, r3, #1
 8001b62:	60bb      	str	r3, [r7, #8]
 8001b64:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001b66:	4b22      	ldr	r3, [pc, #136]	@ (8001bf0 <MX_GPIO_Init+0xe8>)
 8001b68:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001b6a:	4a21      	ldr	r2, [pc, #132]	@ (8001bf0 <MX_GPIO_Init+0xe8>)
 8001b6c:	f043 0302 	orr.w	r3, r3, #2
 8001b70:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001b72:	4b1f      	ldr	r3, [pc, #124]	@ (8001bf0 <MX_GPIO_Init+0xe8>)
 8001b74:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001b76:	f003 0302 	and.w	r3, r3, #2
 8001b7a:	607b      	str	r3, [r7, #4]
 8001b7c:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(logs_GPIO_Port, logs_Pin, GPIO_PIN_RESET);
 8001b7e:	2200      	movs	r2, #0
 8001b80:	2120      	movs	r1, #32
 8001b82:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001b86:	f001 fae5 	bl	8003154 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8001b8a:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001b8e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8001b90:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 8001b94:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b96:	2300      	movs	r3, #0
 8001b98:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8001b9a:	f107 0314 	add.w	r3, r7, #20
 8001b9e:	4619      	mov	r1, r3
 8001ba0:	4814      	ldr	r0, [pc, #80]	@ (8001bf4 <MX_GPIO_Init+0xec>)
 8001ba2:	f001 f92d 	bl	8002e00 <HAL_GPIO_Init>

  /*Configure GPIO pins : USART_TX_Pin USART_RX_Pin */
  GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8001ba6:	230c      	movs	r3, #12
 8001ba8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001baa:	2302      	movs	r3, #2
 8001bac:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001bae:	2300      	movs	r3, #0
 8001bb0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001bb2:	2303      	movs	r3, #3
 8001bb4:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8001bb6:	2307      	movs	r3, #7
 8001bb8:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001bba:	f107 0314 	add.w	r3, r7, #20
 8001bbe:	4619      	mov	r1, r3
 8001bc0:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001bc4:	f001 f91c 	bl	8002e00 <HAL_GPIO_Init>

  /*Configure GPIO pin : logs_Pin */
  GPIO_InitStruct.Pin = logs_Pin;
 8001bc8:	2320      	movs	r3, #32
 8001bca:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001bcc:	2301      	movs	r3, #1
 8001bce:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001bd0:	2300      	movs	r3, #0
 8001bd2:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001bd4:	2300      	movs	r3, #0
 8001bd6:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(logs_GPIO_Port, &GPIO_InitStruct);
 8001bd8:	f107 0314 	add.w	r3, r7, #20
 8001bdc:	4619      	mov	r1, r3
 8001bde:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001be2:	f001 f90d 	bl	8002e00 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8001be6:	bf00      	nop
 8001be8:	3728      	adds	r7, #40	@ 0x28
 8001bea:	46bd      	mov	sp, r7
 8001bec:	bd80      	pop	{r7, pc}
 8001bee:	bf00      	nop
 8001bf0:	40021000 	.word	0x40021000
 8001bf4:	48000800 	.word	0x48000800

08001bf8 <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void const * argument)
{
 8001bf8:	b580      	push	{r7, lr}
 8001bfa:	b082      	sub	sp, #8
 8001bfc:	af00      	add	r7, sp, #0
 8001bfe:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 5 */
  /* Infinite loop */
  for(;;)
  {
    osDelay(1);
 8001c00:	2001      	movs	r0, #1
 8001c02:	f003 fef6 	bl	80059f2 <osDelay>
 8001c06:	e7fb      	b.n	8001c00 <StartDefaultTask+0x8>

08001c08 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001c08:	b480      	push	{r7}
 8001c0a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001c0c:	b672      	cpsid	i
}
 8001c0e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001c10:	bf00      	nop
 8001c12:	e7fd      	b.n	8001c10 <Error_Handler+0x8>

08001c14 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                                                            /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001c14:	b580      	push	{r7, lr}
 8001c16:	b082      	sub	sp, #8
 8001c18:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001c1a:	4b11      	ldr	r3, [pc, #68]	@ (8001c60 <HAL_MspInit+0x4c>)
 8001c1c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001c1e:	4a10      	ldr	r2, [pc, #64]	@ (8001c60 <HAL_MspInit+0x4c>)
 8001c20:	f043 0301 	orr.w	r3, r3, #1
 8001c24:	6613      	str	r3, [r2, #96]	@ 0x60
 8001c26:	4b0e      	ldr	r3, [pc, #56]	@ (8001c60 <HAL_MspInit+0x4c>)
 8001c28:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001c2a:	f003 0301 	and.w	r3, r3, #1
 8001c2e:	607b      	str	r3, [r7, #4]
 8001c30:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001c32:	4b0b      	ldr	r3, [pc, #44]	@ (8001c60 <HAL_MspInit+0x4c>)
 8001c34:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001c36:	4a0a      	ldr	r2, [pc, #40]	@ (8001c60 <HAL_MspInit+0x4c>)
 8001c38:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001c3c:	6593      	str	r3, [r2, #88]	@ 0x58
 8001c3e:	4b08      	ldr	r3, [pc, #32]	@ (8001c60 <HAL_MspInit+0x4c>)
 8001c40:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001c42:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001c46:	603b      	str	r3, [r7, #0]
 8001c48:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8001c4a:	2200      	movs	r2, #0
 8001c4c:	210f      	movs	r1, #15
 8001c4e:	f06f 0001 	mvn.w	r0, #1
 8001c52:	f000 fe66 	bl	8002922 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001c56:	bf00      	nop
 8001c58:	3708      	adds	r7, #8
 8001c5a:	46bd      	mov	sp, r7
 8001c5c:	bd80      	pop	{r7, pc}
 8001c5e:	bf00      	nop
 8001c60:	40021000 	.word	0x40021000

08001c64 <HAL_SPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8001c64:	b580      	push	{r7, lr}
 8001c66:	b08a      	sub	sp, #40	@ 0x28
 8001c68:	af00      	add	r7, sp, #0
 8001c6a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001c6c:	f107 0314 	add.w	r3, r7, #20
 8001c70:	2200      	movs	r2, #0
 8001c72:	601a      	str	r2, [r3, #0]
 8001c74:	605a      	str	r2, [r3, #4]
 8001c76:	609a      	str	r2, [r3, #8]
 8001c78:	60da      	str	r2, [r3, #12]
 8001c7a:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI3)
 8001c7c:	687b      	ldr	r3, [r7, #4]
 8001c7e:	681b      	ldr	r3, [r3, #0]
 8001c80:	4a17      	ldr	r2, [pc, #92]	@ (8001ce0 <HAL_SPI_MspInit+0x7c>)
 8001c82:	4293      	cmp	r3, r2
 8001c84:	d128      	bne.n	8001cd8 <HAL_SPI_MspInit+0x74>
  {
    /* USER CODE BEGIN SPI3_MspInit 0 */

    /* USER CODE END SPI3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI3_CLK_ENABLE();
 8001c86:	4b17      	ldr	r3, [pc, #92]	@ (8001ce4 <HAL_SPI_MspInit+0x80>)
 8001c88:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001c8a:	4a16      	ldr	r2, [pc, #88]	@ (8001ce4 <HAL_SPI_MspInit+0x80>)
 8001c8c:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8001c90:	6593      	str	r3, [r2, #88]	@ 0x58
 8001c92:	4b14      	ldr	r3, [pc, #80]	@ (8001ce4 <HAL_SPI_MspInit+0x80>)
 8001c94:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001c96:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8001c9a:	613b      	str	r3, [r7, #16]
 8001c9c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001c9e:	4b11      	ldr	r3, [pc, #68]	@ (8001ce4 <HAL_SPI_MspInit+0x80>)
 8001ca0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001ca2:	4a10      	ldr	r2, [pc, #64]	@ (8001ce4 <HAL_SPI_MspInit+0x80>)
 8001ca4:	f043 0304 	orr.w	r3, r3, #4
 8001ca8:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001caa:	4b0e      	ldr	r3, [pc, #56]	@ (8001ce4 <HAL_SPI_MspInit+0x80>)
 8001cac:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001cae:	f003 0304 	and.w	r3, r3, #4
 8001cb2:	60fb      	str	r3, [r7, #12]
 8001cb4:	68fb      	ldr	r3, [r7, #12]
    /**SPI3 GPIO Configuration
    PC10     ------> SPI3_SCK
    PC11     ------> SPI3_MISO
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 8001cb6:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 8001cba:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001cbc:	2302      	movs	r3, #2
 8001cbe:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001cc0:	2300      	movs	r3, #0
 8001cc2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001cc4:	2303      	movs	r3, #3
 8001cc6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8001cc8:	2306      	movs	r3, #6
 8001cca:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001ccc:	f107 0314 	add.w	r3, r7, #20
 8001cd0:	4619      	mov	r1, r3
 8001cd2:	4805      	ldr	r0, [pc, #20]	@ (8001ce8 <HAL_SPI_MspInit+0x84>)
 8001cd4:	f001 f894 	bl	8002e00 <HAL_GPIO_Init>

    /* USER CODE END SPI3_MspInit 1 */

  }

}
 8001cd8:	bf00      	nop
 8001cda:	3728      	adds	r7, #40	@ 0x28
 8001cdc:	46bd      	mov	sp, r7
 8001cde:	bd80      	pop	{r7, pc}
 8001ce0:	40003c00 	.word	0x40003c00
 8001ce4:	40021000 	.word	0x40021000
 8001ce8:	48000800 	.word	0x48000800

08001cec <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001cec:	b580      	push	{r7, lr}
 8001cee:	b084      	sub	sp, #16
 8001cf0:	af00      	add	r7, sp, #0
 8001cf2:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 8001cf4:	687b      	ldr	r3, [r7, #4]
 8001cf6:	681b      	ldr	r3, [r3, #0]
 8001cf8:	4a35      	ldr	r2, [pc, #212]	@ (8001dd0 <HAL_TIM_Base_MspInit+0xe4>)
 8001cfa:	4293      	cmp	r3, r2
 8001cfc:	d163      	bne.n	8001dc6 <HAL_TIM_Base_MspInit+0xda>
  {
    /* USER CODE BEGIN TIM1_MspInit 0 */

    /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8001cfe:	4b35      	ldr	r3, [pc, #212]	@ (8001dd4 <HAL_TIM_Base_MspInit+0xe8>)
 8001d00:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001d02:	4a34      	ldr	r2, [pc, #208]	@ (8001dd4 <HAL_TIM_Base_MspInit+0xe8>)
 8001d04:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8001d08:	6613      	str	r3, [r2, #96]	@ 0x60
 8001d0a:	4b32      	ldr	r3, [pc, #200]	@ (8001dd4 <HAL_TIM_Base_MspInit+0xe8>)
 8001d0c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001d0e:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8001d12:	60fb      	str	r3, [r7, #12]
 8001d14:	68fb      	ldr	r3, [r7, #12]

    /* TIM1 DMA Init */
    /* TIM1_CH2 Init */
    hdma_tim1_ch2.Instance = DMA1_Channel3;
 8001d16:	4b30      	ldr	r3, [pc, #192]	@ (8001dd8 <HAL_TIM_Base_MspInit+0xec>)
 8001d18:	4a30      	ldr	r2, [pc, #192]	@ (8001ddc <HAL_TIM_Base_MspInit+0xf0>)
 8001d1a:	601a      	str	r2, [r3, #0]
    hdma_tim1_ch2.Init.Request = DMA_REQUEST_7;
 8001d1c:	4b2e      	ldr	r3, [pc, #184]	@ (8001dd8 <HAL_TIM_Base_MspInit+0xec>)
 8001d1e:	2207      	movs	r2, #7
 8001d20:	605a      	str	r2, [r3, #4]
    hdma_tim1_ch2.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8001d22:	4b2d      	ldr	r3, [pc, #180]	@ (8001dd8 <HAL_TIM_Base_MspInit+0xec>)
 8001d24:	2210      	movs	r2, #16
 8001d26:	609a      	str	r2, [r3, #8]
    hdma_tim1_ch2.Init.PeriphInc = DMA_PINC_DISABLE;
 8001d28:	4b2b      	ldr	r3, [pc, #172]	@ (8001dd8 <HAL_TIM_Base_MspInit+0xec>)
 8001d2a:	2200      	movs	r2, #0
 8001d2c:	60da      	str	r2, [r3, #12]
    hdma_tim1_ch2.Init.MemInc = DMA_MINC_ENABLE;
 8001d2e:	4b2a      	ldr	r3, [pc, #168]	@ (8001dd8 <HAL_TIM_Base_MspInit+0xec>)
 8001d30:	2280      	movs	r2, #128	@ 0x80
 8001d32:	611a      	str	r2, [r3, #16]
    hdma_tim1_ch2.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8001d34:	4b28      	ldr	r3, [pc, #160]	@ (8001dd8 <HAL_TIM_Base_MspInit+0xec>)
 8001d36:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8001d3a:	615a      	str	r2, [r3, #20]
    hdma_tim1_ch2.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8001d3c:	4b26      	ldr	r3, [pc, #152]	@ (8001dd8 <HAL_TIM_Base_MspInit+0xec>)
 8001d3e:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8001d42:	619a      	str	r2, [r3, #24]
    hdma_tim1_ch2.Init.Mode = DMA_NORMAL;
 8001d44:	4b24      	ldr	r3, [pc, #144]	@ (8001dd8 <HAL_TIM_Base_MspInit+0xec>)
 8001d46:	2200      	movs	r2, #0
 8001d48:	61da      	str	r2, [r3, #28]
    hdma_tim1_ch2.Init.Priority = DMA_PRIORITY_HIGH;
 8001d4a:	4b23      	ldr	r3, [pc, #140]	@ (8001dd8 <HAL_TIM_Base_MspInit+0xec>)
 8001d4c:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001d50:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_tim1_ch2) != HAL_OK)
 8001d52:	4821      	ldr	r0, [pc, #132]	@ (8001dd8 <HAL_TIM_Base_MspInit+0xec>)
 8001d54:	f000 fe1c 	bl	8002990 <HAL_DMA_Init>
 8001d58:	4603      	mov	r3, r0
 8001d5a:	2b00      	cmp	r3, #0
 8001d5c:	d001      	beq.n	8001d62 <HAL_TIM_Base_MspInit+0x76>
    {
      Error_Handler();
 8001d5e:	f7ff ff53 	bl	8001c08 <Error_Handler>
    }

    __HAL_LINKDMA(htim_base,hdma[TIM_DMA_ID_CC2],hdma_tim1_ch2);
 8001d62:	687b      	ldr	r3, [r7, #4]
 8001d64:	4a1c      	ldr	r2, [pc, #112]	@ (8001dd8 <HAL_TIM_Base_MspInit+0xec>)
 8001d66:	629a      	str	r2, [r3, #40]	@ 0x28
 8001d68:	4a1b      	ldr	r2, [pc, #108]	@ (8001dd8 <HAL_TIM_Base_MspInit+0xec>)
 8001d6a:	687b      	ldr	r3, [r7, #4]
 8001d6c:	6293      	str	r3, [r2, #40]	@ 0x28

    /* TIM1_CH3 Init */
    hdma_tim1_ch3.Instance = DMA1_Channel7;
 8001d6e:	4b1c      	ldr	r3, [pc, #112]	@ (8001de0 <HAL_TIM_Base_MspInit+0xf4>)
 8001d70:	4a1c      	ldr	r2, [pc, #112]	@ (8001de4 <HAL_TIM_Base_MspInit+0xf8>)
 8001d72:	601a      	str	r2, [r3, #0]
    hdma_tim1_ch3.Init.Request = DMA_REQUEST_7;
 8001d74:	4b1a      	ldr	r3, [pc, #104]	@ (8001de0 <HAL_TIM_Base_MspInit+0xf4>)
 8001d76:	2207      	movs	r2, #7
 8001d78:	605a      	str	r2, [r3, #4]
    hdma_tim1_ch3.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8001d7a:	4b19      	ldr	r3, [pc, #100]	@ (8001de0 <HAL_TIM_Base_MspInit+0xf4>)
 8001d7c:	2210      	movs	r2, #16
 8001d7e:	609a      	str	r2, [r3, #8]
    hdma_tim1_ch3.Init.PeriphInc = DMA_PINC_DISABLE;
 8001d80:	4b17      	ldr	r3, [pc, #92]	@ (8001de0 <HAL_TIM_Base_MspInit+0xf4>)
 8001d82:	2200      	movs	r2, #0
 8001d84:	60da      	str	r2, [r3, #12]
    hdma_tim1_ch3.Init.MemInc = DMA_MINC_ENABLE;
 8001d86:	4b16      	ldr	r3, [pc, #88]	@ (8001de0 <HAL_TIM_Base_MspInit+0xf4>)
 8001d88:	2280      	movs	r2, #128	@ 0x80
 8001d8a:	611a      	str	r2, [r3, #16]
    hdma_tim1_ch3.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8001d8c:	4b14      	ldr	r3, [pc, #80]	@ (8001de0 <HAL_TIM_Base_MspInit+0xf4>)
 8001d8e:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8001d92:	615a      	str	r2, [r3, #20]
    hdma_tim1_ch3.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8001d94:	4b12      	ldr	r3, [pc, #72]	@ (8001de0 <HAL_TIM_Base_MspInit+0xf4>)
 8001d96:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8001d9a:	619a      	str	r2, [r3, #24]
    hdma_tim1_ch3.Init.Mode = DMA_NORMAL;
 8001d9c:	4b10      	ldr	r3, [pc, #64]	@ (8001de0 <HAL_TIM_Base_MspInit+0xf4>)
 8001d9e:	2200      	movs	r2, #0
 8001da0:	61da      	str	r2, [r3, #28]
    hdma_tim1_ch3.Init.Priority = DMA_PRIORITY_HIGH;
 8001da2:	4b0f      	ldr	r3, [pc, #60]	@ (8001de0 <HAL_TIM_Base_MspInit+0xf4>)
 8001da4:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001da8:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_tim1_ch3) != HAL_OK)
 8001daa:	480d      	ldr	r0, [pc, #52]	@ (8001de0 <HAL_TIM_Base_MspInit+0xf4>)
 8001dac:	f000 fdf0 	bl	8002990 <HAL_DMA_Init>
 8001db0:	4603      	mov	r3, r0
 8001db2:	2b00      	cmp	r3, #0
 8001db4:	d001      	beq.n	8001dba <HAL_TIM_Base_MspInit+0xce>
    {
      Error_Handler();
 8001db6:	f7ff ff27 	bl	8001c08 <Error_Handler>
    }

    __HAL_LINKDMA(htim_base,hdma[TIM_DMA_ID_CC3],hdma_tim1_ch3);
 8001dba:	687b      	ldr	r3, [r7, #4]
 8001dbc:	4a08      	ldr	r2, [pc, #32]	@ (8001de0 <HAL_TIM_Base_MspInit+0xf4>)
 8001dbe:	62da      	str	r2, [r3, #44]	@ 0x2c
 8001dc0:	4a07      	ldr	r2, [pc, #28]	@ (8001de0 <HAL_TIM_Base_MspInit+0xf4>)
 8001dc2:	687b      	ldr	r3, [r7, #4]
 8001dc4:	6293      	str	r3, [r2, #40]	@ 0x28

    /* USER CODE END TIM1_MspInit 1 */

  }

}
 8001dc6:	bf00      	nop
 8001dc8:	3710      	adds	r7, #16
 8001dca:	46bd      	mov	sp, r7
 8001dcc:	bd80      	pop	{r7, pc}
 8001dce:	bf00      	nop
 8001dd0:	40012c00 	.word	0x40012c00
 8001dd4:	40021000 	.word	0x40021000
 8001dd8:	20000aa0 	.word	0x20000aa0
 8001ddc:	40020030 	.word	0x40020030
 8001de0:	20000ae8 	.word	0x20000ae8
 8001de4:	40020080 	.word	0x40020080

08001de8 <HAL_TIM_PWM_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_pwm: TIM_PWM handle pointer
  * @retval None
  */
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 8001de8:	b480      	push	{r7}
 8001dea:	b085      	sub	sp, #20
 8001dec:	af00      	add	r7, sp, #0
 8001dee:	6078      	str	r0, [r7, #4]
  if(htim_pwm->Instance==TIM2)
 8001df0:	687b      	ldr	r3, [r7, #4]
 8001df2:	681b      	ldr	r3, [r3, #0]
 8001df4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001df8:	d10c      	bne.n	8001e14 <HAL_TIM_PWM_MspInit+0x2c>
  {
    /* USER CODE BEGIN TIM2_MspInit 0 */

    /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8001dfa:	4b12      	ldr	r3, [pc, #72]	@ (8001e44 <HAL_TIM_PWM_MspInit+0x5c>)
 8001dfc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001dfe:	4a11      	ldr	r2, [pc, #68]	@ (8001e44 <HAL_TIM_PWM_MspInit+0x5c>)
 8001e00:	f043 0301 	orr.w	r3, r3, #1
 8001e04:	6593      	str	r3, [r2, #88]	@ 0x58
 8001e06:	4b0f      	ldr	r3, [pc, #60]	@ (8001e44 <HAL_TIM_PWM_MspInit+0x5c>)
 8001e08:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001e0a:	f003 0301 	and.w	r3, r3, #1
 8001e0e:	60fb      	str	r3, [r7, #12]
 8001e10:	68fb      	ldr	r3, [r7, #12]
    /* USER CODE BEGIN TIM3_MspInit 1 */

    /* USER CODE END TIM3_MspInit 1 */
  }

}
 8001e12:	e010      	b.n	8001e36 <HAL_TIM_PWM_MspInit+0x4e>
  else if(htim_pwm->Instance==TIM3)
 8001e14:	687b      	ldr	r3, [r7, #4]
 8001e16:	681b      	ldr	r3, [r3, #0]
 8001e18:	4a0b      	ldr	r2, [pc, #44]	@ (8001e48 <HAL_TIM_PWM_MspInit+0x60>)
 8001e1a:	4293      	cmp	r3, r2
 8001e1c:	d10b      	bne.n	8001e36 <HAL_TIM_PWM_MspInit+0x4e>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8001e1e:	4b09      	ldr	r3, [pc, #36]	@ (8001e44 <HAL_TIM_PWM_MspInit+0x5c>)
 8001e20:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001e22:	4a08      	ldr	r2, [pc, #32]	@ (8001e44 <HAL_TIM_PWM_MspInit+0x5c>)
 8001e24:	f043 0302 	orr.w	r3, r3, #2
 8001e28:	6593      	str	r3, [r2, #88]	@ 0x58
 8001e2a:	4b06      	ldr	r3, [pc, #24]	@ (8001e44 <HAL_TIM_PWM_MspInit+0x5c>)
 8001e2c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001e2e:	f003 0302 	and.w	r3, r3, #2
 8001e32:	60bb      	str	r3, [r7, #8]
 8001e34:	68bb      	ldr	r3, [r7, #8]
}
 8001e36:	bf00      	nop
 8001e38:	3714      	adds	r7, #20
 8001e3a:	46bd      	mov	sp, r7
 8001e3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e40:	4770      	bx	lr
 8001e42:	bf00      	nop
 8001e44:	40021000 	.word	0x40021000
 8001e48:	40000400 	.word	0x40000400

08001e4c <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8001e4c:	b580      	push	{r7, lr}
 8001e4e:	b08a      	sub	sp, #40	@ 0x28
 8001e50:	af00      	add	r7, sp, #0
 8001e52:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001e54:	f107 0314 	add.w	r3, r7, #20
 8001e58:	2200      	movs	r2, #0
 8001e5a:	601a      	str	r2, [r3, #0]
 8001e5c:	605a      	str	r2, [r3, #4]
 8001e5e:	609a      	str	r2, [r3, #8]
 8001e60:	60da      	str	r2, [r3, #12]
 8001e62:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM1)
 8001e64:	687b      	ldr	r3, [r7, #4]
 8001e66:	681b      	ldr	r3, [r3, #0]
 8001e68:	4a34      	ldr	r2, [pc, #208]	@ (8001f3c <HAL_TIM_MspPostInit+0xf0>)
 8001e6a:	4293      	cmp	r3, r2
 8001e6c:	d11e      	bne.n	8001eac <HAL_TIM_MspPostInit+0x60>
  {
    /* USER CODE BEGIN TIM1_MspPostInit 0 */

    /* USER CODE END TIM1_MspPostInit 0 */
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001e6e:	4b34      	ldr	r3, [pc, #208]	@ (8001f40 <HAL_TIM_MspPostInit+0xf4>)
 8001e70:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001e72:	4a33      	ldr	r2, [pc, #204]	@ (8001f40 <HAL_TIM_MspPostInit+0xf4>)
 8001e74:	f043 0301 	orr.w	r3, r3, #1
 8001e78:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001e7a:	4b31      	ldr	r3, [pc, #196]	@ (8001f40 <HAL_TIM_MspPostInit+0xf4>)
 8001e7c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001e7e:	f003 0301 	and.w	r3, r3, #1
 8001e82:	613b      	str	r3, [r7, #16]
 8001e84:	693b      	ldr	r3, [r7, #16]
    /**TIM1 GPIO Configuration
    PA9     ------> TIM1_CH2
    PA10     ------> TIM1_CH3
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8001e86:	f44f 63c0 	mov.w	r3, #1536	@ 0x600
 8001e8a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001e8c:	2302      	movs	r3, #2
 8001e8e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e90:	2300      	movs	r3, #0
 8001e92:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001e94:	2300      	movs	r3, #0
 8001e96:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8001e98:	2301      	movs	r3, #1
 8001e9a:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001e9c:	f107 0314 	add.w	r3, r7, #20
 8001ea0:	4619      	mov	r1, r3
 8001ea2:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001ea6:	f000 ffab 	bl	8002e00 <HAL_GPIO_Init>
    /* USER CODE BEGIN TIM3_MspPostInit 1 */

    /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 8001eaa:	e043      	b.n	8001f34 <HAL_TIM_MspPostInit+0xe8>
  else if(htim->Instance==TIM2)
 8001eac:	687b      	ldr	r3, [r7, #4]
 8001eae:	681b      	ldr	r3, [r3, #0]
 8001eb0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001eb4:	d11d      	bne.n	8001ef2 <HAL_TIM_MspPostInit+0xa6>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001eb6:	4b22      	ldr	r3, [pc, #136]	@ (8001f40 <HAL_TIM_MspPostInit+0xf4>)
 8001eb8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001eba:	4a21      	ldr	r2, [pc, #132]	@ (8001f40 <HAL_TIM_MspPostInit+0xf4>)
 8001ebc:	f043 0302 	orr.w	r3, r3, #2
 8001ec0:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001ec2:	4b1f      	ldr	r3, [pc, #124]	@ (8001f40 <HAL_TIM_MspPostInit+0xf4>)
 8001ec4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001ec6:	f003 0302 	and.w	r3, r3, #2
 8001eca:	60fb      	str	r3, [r7, #12]
 8001ecc:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = direction_Pin;
 8001ece:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8001ed2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001ed4:	2302      	movs	r3, #2
 8001ed6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ed8:	2300      	movs	r3, #0
 8001eda:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001edc:	2300      	movs	r3, #0
 8001ede:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8001ee0:	2301      	movs	r3, #1
 8001ee2:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(direction_GPIO_Port, &GPIO_InitStruct);
 8001ee4:	f107 0314 	add.w	r3, r7, #20
 8001ee8:	4619      	mov	r1, r3
 8001eea:	4816      	ldr	r0, [pc, #88]	@ (8001f44 <HAL_TIM_MspPostInit+0xf8>)
 8001eec:	f000 ff88 	bl	8002e00 <HAL_GPIO_Init>
}
 8001ef0:	e020      	b.n	8001f34 <HAL_TIM_MspPostInit+0xe8>
  else if(htim->Instance==TIM3)
 8001ef2:	687b      	ldr	r3, [r7, #4]
 8001ef4:	681b      	ldr	r3, [r3, #0]
 8001ef6:	4a14      	ldr	r2, [pc, #80]	@ (8001f48 <HAL_TIM_MspPostInit+0xfc>)
 8001ef8:	4293      	cmp	r3, r2
 8001efa:	d11b      	bne.n	8001f34 <HAL_TIM_MspPostInit+0xe8>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001efc:	4b10      	ldr	r3, [pc, #64]	@ (8001f40 <HAL_TIM_MspPostInit+0xf4>)
 8001efe:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001f00:	4a0f      	ldr	r2, [pc, #60]	@ (8001f40 <HAL_TIM_MspPostInit+0xf4>)
 8001f02:	f043 0302 	orr.w	r3, r3, #2
 8001f06:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001f08:	4b0d      	ldr	r3, [pc, #52]	@ (8001f40 <HAL_TIM_MspPostInit+0xf4>)
 8001f0a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001f0c:	f003 0302 	and.w	r3, r3, #2
 8001f10:	60bb      	str	r3, [r7, #8]
 8001f12:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = vitesse_Pin;
 8001f14:	2310      	movs	r3, #16
 8001f16:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001f18:	2302      	movs	r3, #2
 8001f1a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f1c:	2300      	movs	r3, #0
 8001f1e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001f20:	2300      	movs	r3, #0
 8001f22:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8001f24:	2302      	movs	r3, #2
 8001f26:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(vitesse_GPIO_Port, &GPIO_InitStruct);
 8001f28:	f107 0314 	add.w	r3, r7, #20
 8001f2c:	4619      	mov	r1, r3
 8001f2e:	4805      	ldr	r0, [pc, #20]	@ (8001f44 <HAL_TIM_MspPostInit+0xf8>)
 8001f30:	f000 ff66 	bl	8002e00 <HAL_GPIO_Init>
}
 8001f34:	bf00      	nop
 8001f36:	3728      	adds	r7, #40	@ 0x28
 8001f38:	46bd      	mov	sp, r7
 8001f3a:	bd80      	pop	{r7, pc}
 8001f3c:	40012c00 	.word	0x40012c00
 8001f40:	40021000 	.word	0x40021000
 8001f44:	48000400 	.word	0x48000400
 8001f48:	40000400 	.word	0x40000400

08001f4c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001f4c:	b480      	push	{r7}
 8001f4e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001f50:	bf00      	nop
 8001f52:	e7fd      	b.n	8001f50 <NMI_Handler+0x4>

08001f54 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001f54:	b480      	push	{r7}
 8001f56:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001f58:	bf00      	nop
 8001f5a:	e7fd      	b.n	8001f58 <HardFault_Handler+0x4>

08001f5c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001f5c:	b480      	push	{r7}
 8001f5e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001f60:	bf00      	nop
 8001f62:	e7fd      	b.n	8001f60 <MemManage_Handler+0x4>

08001f64 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001f64:	b480      	push	{r7}
 8001f66:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001f68:	bf00      	nop
 8001f6a:	e7fd      	b.n	8001f68 <BusFault_Handler+0x4>

08001f6c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001f6c:	b480      	push	{r7}
 8001f6e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001f70:	bf00      	nop
 8001f72:	e7fd      	b.n	8001f70 <UsageFault_Handler+0x4>

08001f74 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001f74:	b480      	push	{r7}
 8001f76:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001f78:	bf00      	nop
 8001f7a:	46bd      	mov	sp, r7
 8001f7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f80:	4770      	bx	lr

08001f82 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001f82:	b580      	push	{r7, lr}
 8001f84:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001f86:	f000 fbad 	bl	80026e4 <HAL_IncTick>
#if (INCLUDE_xTaskGetSchedulerState == 1 )
  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED)
 8001f8a:	f004 fabb 	bl	8006504 <xTaskGetSchedulerState>
 8001f8e:	4603      	mov	r3, r0
 8001f90:	2b01      	cmp	r3, #1
 8001f92:	d001      	beq.n	8001f98 <SysTick_Handler+0x16>
  {
#endif /* INCLUDE_xTaskGetSchedulerState */
  xPortSysTickHandler();
 8001f94:	f004 fcf8 	bl	8006988 <xPortSysTickHandler>
  }
#endif /* INCLUDE_xTaskGetSchedulerState */
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001f98:	bf00      	nop
 8001f9a:	bd80      	pop	{r7, pc}

08001f9c <DMA1_Channel3_IRQHandler>:

/**
  * @brief This function handles DMA1 channel3 global interrupt.
  */
void DMA1_Channel3_IRQHandler(void)
{
 8001f9c:	b580      	push	{r7, lr}
 8001f9e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel3_IRQn 0 */

  /* USER CODE END DMA1_Channel3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_tim1_ch2);
 8001fa0:	4802      	ldr	r0, [pc, #8]	@ (8001fac <DMA1_Channel3_IRQHandler+0x10>)
 8001fa2:	f000 fe4e 	bl	8002c42 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel3_IRQn 1 */

  /* USER CODE END DMA1_Channel3_IRQn 1 */
}
 8001fa6:	bf00      	nop
 8001fa8:	bd80      	pop	{r7, pc}
 8001faa:	bf00      	nop
 8001fac:	20000aa0 	.word	0x20000aa0

08001fb0 <DMA1_Channel7_IRQHandler>:

/**
  * @brief This function handles DMA1 channel7 global interrupt.
  */
void DMA1_Channel7_IRQHandler(void)
{
 8001fb0:	b580      	push	{r7, lr}
 8001fb2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel7_IRQn 0 */

  /* USER CODE END DMA1_Channel7_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_tim1_ch3);
 8001fb4:	4802      	ldr	r0, [pc, #8]	@ (8001fc0 <DMA1_Channel7_IRQHandler+0x10>)
 8001fb6:	f000 fe44 	bl	8002c42 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel7_IRQn 1 */

  /* USER CODE END DMA1_Channel7_IRQn 1 */
}
 8001fba:	bf00      	nop
 8001fbc:	bd80      	pop	{r7, pc}
 8001fbe:	bf00      	nop
 8001fc0:	20000ae8 	.word	0x20000ae8

08001fc4 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001fc4:	b480      	push	{r7}
 8001fc6:	af00      	add	r7, sp, #0
  return 1;
 8001fc8:	2301      	movs	r3, #1
}
 8001fca:	4618      	mov	r0, r3
 8001fcc:	46bd      	mov	sp, r7
 8001fce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fd2:	4770      	bx	lr

08001fd4 <_kill>:

int _kill(int pid, int sig)
{
 8001fd4:	b580      	push	{r7, lr}
 8001fd6:	b082      	sub	sp, #8
 8001fd8:	af00      	add	r7, sp, #0
 8001fda:	6078      	str	r0, [r7, #4]
 8001fdc:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8001fde:	f005 feef 	bl	8007dc0 <__errno>
 8001fe2:	4603      	mov	r3, r0
 8001fe4:	2216      	movs	r2, #22
 8001fe6:	601a      	str	r2, [r3, #0]
  return -1;
 8001fe8:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001fec:	4618      	mov	r0, r3
 8001fee:	3708      	adds	r7, #8
 8001ff0:	46bd      	mov	sp, r7
 8001ff2:	bd80      	pop	{r7, pc}

08001ff4 <_exit>:

void _exit (int status)
{
 8001ff4:	b580      	push	{r7, lr}
 8001ff6:	b082      	sub	sp, #8
 8001ff8:	af00      	add	r7, sp, #0
 8001ffa:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8001ffc:	f04f 31ff 	mov.w	r1, #4294967295
 8002000:	6878      	ldr	r0, [r7, #4]
 8002002:	f7ff ffe7 	bl	8001fd4 <_kill>
  while (1) {}    /* Make sure we hang here */
 8002006:	bf00      	nop
 8002008:	e7fd      	b.n	8002006 <_exit+0x12>

0800200a <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 800200a:	b580      	push	{r7, lr}
 800200c:	b086      	sub	sp, #24
 800200e:	af00      	add	r7, sp, #0
 8002010:	60f8      	str	r0, [r7, #12]
 8002012:	60b9      	str	r1, [r7, #8]
 8002014:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002016:	2300      	movs	r3, #0
 8002018:	617b      	str	r3, [r7, #20]
 800201a:	e00a      	b.n	8002032 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 800201c:	f3af 8000 	nop.w
 8002020:	4601      	mov	r1, r0
 8002022:	68bb      	ldr	r3, [r7, #8]
 8002024:	1c5a      	adds	r2, r3, #1
 8002026:	60ba      	str	r2, [r7, #8]
 8002028:	b2ca      	uxtb	r2, r1
 800202a:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800202c:	697b      	ldr	r3, [r7, #20]
 800202e:	3301      	adds	r3, #1
 8002030:	617b      	str	r3, [r7, #20]
 8002032:	697a      	ldr	r2, [r7, #20]
 8002034:	687b      	ldr	r3, [r7, #4]
 8002036:	429a      	cmp	r2, r3
 8002038:	dbf0      	blt.n	800201c <_read+0x12>
  }

  return len;
 800203a:	687b      	ldr	r3, [r7, #4]
}
 800203c:	4618      	mov	r0, r3
 800203e:	3718      	adds	r7, #24
 8002040:	46bd      	mov	sp, r7
 8002042:	bd80      	pop	{r7, pc}

08002044 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8002044:	b580      	push	{r7, lr}
 8002046:	b086      	sub	sp, #24
 8002048:	af00      	add	r7, sp, #0
 800204a:	60f8      	str	r0, [r7, #12]
 800204c:	60b9      	str	r1, [r7, #8]
 800204e:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002050:	2300      	movs	r3, #0
 8002052:	617b      	str	r3, [r7, #20]
 8002054:	e009      	b.n	800206a <_write+0x26>
  {
    __io_putchar(*ptr++);
 8002056:	68bb      	ldr	r3, [r7, #8]
 8002058:	1c5a      	adds	r2, r3, #1
 800205a:	60ba      	str	r2, [r7, #8]
 800205c:	781b      	ldrb	r3, [r3, #0]
 800205e:	4618      	mov	r0, r3
 8002060:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002064:	697b      	ldr	r3, [r7, #20]
 8002066:	3301      	adds	r3, #1
 8002068:	617b      	str	r3, [r7, #20]
 800206a:	697a      	ldr	r2, [r7, #20]
 800206c:	687b      	ldr	r3, [r7, #4]
 800206e:	429a      	cmp	r2, r3
 8002070:	dbf1      	blt.n	8002056 <_write+0x12>
  }
  return len;
 8002072:	687b      	ldr	r3, [r7, #4]
}
 8002074:	4618      	mov	r0, r3
 8002076:	3718      	adds	r7, #24
 8002078:	46bd      	mov	sp, r7
 800207a:	bd80      	pop	{r7, pc}

0800207c <_close>:

int _close(int file)
{
 800207c:	b480      	push	{r7}
 800207e:	b083      	sub	sp, #12
 8002080:	af00      	add	r7, sp, #0
 8002082:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8002084:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002088:	4618      	mov	r0, r3
 800208a:	370c      	adds	r7, #12
 800208c:	46bd      	mov	sp, r7
 800208e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002092:	4770      	bx	lr

08002094 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8002094:	b480      	push	{r7}
 8002096:	b083      	sub	sp, #12
 8002098:	af00      	add	r7, sp, #0
 800209a:	6078      	str	r0, [r7, #4]
 800209c:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 800209e:	683b      	ldr	r3, [r7, #0]
 80020a0:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80020a4:	605a      	str	r2, [r3, #4]
  return 0;
 80020a6:	2300      	movs	r3, #0
}
 80020a8:	4618      	mov	r0, r3
 80020aa:	370c      	adds	r7, #12
 80020ac:	46bd      	mov	sp, r7
 80020ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020b2:	4770      	bx	lr

080020b4 <_isatty>:

int _isatty(int file)
{
 80020b4:	b480      	push	{r7}
 80020b6:	b083      	sub	sp, #12
 80020b8:	af00      	add	r7, sp, #0
 80020ba:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 80020bc:	2301      	movs	r3, #1
}
 80020be:	4618      	mov	r0, r3
 80020c0:	370c      	adds	r7, #12
 80020c2:	46bd      	mov	sp, r7
 80020c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020c8:	4770      	bx	lr

080020ca <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80020ca:	b480      	push	{r7}
 80020cc:	b085      	sub	sp, #20
 80020ce:	af00      	add	r7, sp, #0
 80020d0:	60f8      	str	r0, [r7, #12]
 80020d2:	60b9      	str	r1, [r7, #8]
 80020d4:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 80020d6:	2300      	movs	r3, #0
}
 80020d8:	4618      	mov	r0, r3
 80020da:	3714      	adds	r7, #20
 80020dc:	46bd      	mov	sp, r7
 80020de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020e2:	4770      	bx	lr

080020e4 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80020e4:	b580      	push	{r7, lr}
 80020e6:	b086      	sub	sp, #24
 80020e8:	af00      	add	r7, sp, #0
 80020ea:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80020ec:	4a14      	ldr	r2, [pc, #80]	@ (8002140 <_sbrk+0x5c>)
 80020ee:	4b15      	ldr	r3, [pc, #84]	@ (8002144 <_sbrk+0x60>)
 80020f0:	1ad3      	subs	r3, r2, r3
 80020f2:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80020f4:	697b      	ldr	r3, [r7, #20]
 80020f6:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80020f8:	4b13      	ldr	r3, [pc, #76]	@ (8002148 <_sbrk+0x64>)
 80020fa:	681b      	ldr	r3, [r3, #0]
 80020fc:	2b00      	cmp	r3, #0
 80020fe:	d102      	bne.n	8002106 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002100:	4b11      	ldr	r3, [pc, #68]	@ (8002148 <_sbrk+0x64>)
 8002102:	4a12      	ldr	r2, [pc, #72]	@ (800214c <_sbrk+0x68>)
 8002104:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002106:	4b10      	ldr	r3, [pc, #64]	@ (8002148 <_sbrk+0x64>)
 8002108:	681a      	ldr	r2, [r3, #0]
 800210a:	687b      	ldr	r3, [r7, #4]
 800210c:	4413      	add	r3, r2
 800210e:	693a      	ldr	r2, [r7, #16]
 8002110:	429a      	cmp	r2, r3
 8002112:	d207      	bcs.n	8002124 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002114:	f005 fe54 	bl	8007dc0 <__errno>
 8002118:	4603      	mov	r3, r0
 800211a:	220c      	movs	r2, #12
 800211c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800211e:	f04f 33ff 	mov.w	r3, #4294967295
 8002122:	e009      	b.n	8002138 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002124:	4b08      	ldr	r3, [pc, #32]	@ (8002148 <_sbrk+0x64>)
 8002126:	681b      	ldr	r3, [r3, #0]
 8002128:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800212a:	4b07      	ldr	r3, [pc, #28]	@ (8002148 <_sbrk+0x64>)
 800212c:	681a      	ldr	r2, [r3, #0]
 800212e:	687b      	ldr	r3, [r7, #4]
 8002130:	4413      	add	r3, r2
 8002132:	4a05      	ldr	r2, [pc, #20]	@ (8002148 <_sbrk+0x64>)
 8002134:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8002136:	68fb      	ldr	r3, [r7, #12]
}
 8002138:	4618      	mov	r0, r3
 800213a:	3718      	adds	r7, #24
 800213c:	46bd      	mov	sp, r7
 800213e:	bd80      	pop	{r7, pc}
 8002140:	20018000 	.word	0x20018000
 8002144:	00000400 	.word	0x00000400
 8002148:	20000b34 	.word	0x20000b34
 800214c:	20001aa8 	.word	0x20001aa8

08002150 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 8002150:	b480      	push	{r7}
 8002152:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8002154:	4b06      	ldr	r3, [pc, #24]	@ (8002170 <SystemInit+0x20>)
 8002156:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800215a:	4a05      	ldr	r2, [pc, #20]	@ (8002170 <SystemInit+0x20>)
 800215c:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8002160:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
#endif
}
 8002164:	bf00      	nop
 8002166:	46bd      	mov	sp, r7
 8002168:	f85d 7b04 	ldr.w	r7, [sp], #4
 800216c:	4770      	bx	lr
 800216e:	bf00      	nop
 8002170:	e000ed00 	.word	0xe000ed00

08002174 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8002174:	f8df d034 	ldr.w	sp, [pc, #52]	@ 80021ac <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8002178:	f7ff ffea 	bl	8002150 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 800217c:	480c      	ldr	r0, [pc, #48]	@ (80021b0 <LoopForever+0x6>)
  ldr r1, =_edata
 800217e:	490d      	ldr	r1, [pc, #52]	@ (80021b4 <LoopForever+0xa>)
  ldr r2, =_sidata
 8002180:	4a0d      	ldr	r2, [pc, #52]	@ (80021b8 <LoopForever+0xe>)
  movs r3, #0
 8002182:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002184:	e002      	b.n	800218c <LoopCopyDataInit>

08002186 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002186:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002188:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800218a:	3304      	adds	r3, #4

0800218c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800218c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800218e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002190:	d3f9      	bcc.n	8002186 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002192:	4a0a      	ldr	r2, [pc, #40]	@ (80021bc <LoopForever+0x12>)
  ldr r4, =_ebss
 8002194:	4c0a      	ldr	r4, [pc, #40]	@ (80021c0 <LoopForever+0x16>)
  movs r3, #0
 8002196:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002198:	e001      	b.n	800219e <LoopFillZerobss>

0800219a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800219a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800219c:	3204      	adds	r2, #4

0800219e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800219e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80021a0:	d3fb      	bcc.n	800219a <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80021a2:	f005 fe13 	bl	8007dcc <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 80021a6:	f7ff fa5b 	bl	8001660 <main>

080021aa <LoopForever>:

LoopForever:
    b LoopForever
 80021aa:	e7fe      	b.n	80021aa <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 80021ac:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 80021b0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80021b4:	200001e0 	.word	0x200001e0
  ldr r2, =_sidata
 80021b8:	0800ba04 	.word	0x0800ba04
  ldr r2, =_sbss
 80021bc:	200001e0 	.word	0x200001e0
  ldr r4, =_ebss
 80021c0:	20001aa4 	.word	0x20001aa4

080021c4 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 80021c4:	e7fe      	b.n	80021c4 <ADC1_2_IRQHandler>
	...

080021c8 <ENSI_UART_Init>:
static void ENSI_UART_IRQHandler(void);


/* Public functions ---------------------------------------------------------*/

void ENSI_UART_Init() {
 80021c8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80021cc:	b0aa      	sub	sp, #168	@ 0xa8
 80021ce:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef GPIO_InitStruct;
	uint32_t tmpreg = 0x00;
 80021d0:	2300      	movs	r3, #0
 80021d2:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4

	/* Peripheral clock enable */
	__UART_CLK_ENABLE();
 80021d6:	4bd3      	ldr	r3, [pc, #844]	@ (8002524 <ENSI_UART_Init+0x35c>)
 80021d8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80021da:	4ad2      	ldr	r2, [pc, #840]	@ (8002524 <ENSI_UART_Init+0x35c>)
 80021dc:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80021e0:	6593      	str	r3, [r2, #88]	@ 0x58
 80021e2:	4bd0      	ldr	r3, [pc, #832]	@ (8002524 <ENSI_UART_Init+0x35c>)
 80021e4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80021e6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80021ea:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 80021ee:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c

	/* UART GPIO Configuration */
	GPIO_InitStruct.Pin 	  	= UART_TX_PIN | UART_RX_PIN;
 80021f2:	230c      	movs	r3, #12
 80021f4:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
	GPIO_InitStruct.Mode 	  	= GPIO_MODE_AF_PP;
 80021f8:	2302      	movs	r3, #2
 80021fa:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
	GPIO_InitStruct.Pull 	  	= GPIO_PULLUP;
 80021fe:	2301      	movs	r3, #1
 8002200:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
	GPIO_InitStruct.Speed 	  	= UART_GPIO_SPEED;
 8002204:	2303      	movs	r3, #3
 8002206:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
	GPIO_InitStruct.Alternate 	= GPIO_AF_UART;
 800220a:	2307      	movs	r3, #7
 800220c:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
	HAL_GPIO_Init(UART_PORT, &GPIO_InitStruct);
 8002210:	f107 0390 	add.w	r3, r7, #144	@ 0x90
 8002214:	4619      	mov	r1, r3
 8002216:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800221a:	f000 fdf1 	bl	8002e00 <HAL_GPIO_Init>

	/* System interrupt init*/
	HAL_NVIC_SetPriority(UART_IRQn, 10, 10);    //!< @note: USART2 must be of lower-priority (= higher value) than FreeRTOS
 800221e:	220a      	movs	r2, #10
 8002220:	210a      	movs	r1, #10
 8002222:	2026      	movs	r0, #38	@ 0x26
 8002224:	f000 fb7d 	bl	8002922 <HAL_NVIC_SetPriority>
	                                            // in order to use "FromISR()" API functions.
	                                            // see https://www.freertos.org/a00110.html#kernel_priority
	HAL_NVIC_EnableIRQ(UART_IRQn);
 8002228:	2026      	movs	r0, #38	@ 0x26
 800222a:	f000 fb96 	bl	800295a <HAL_NVIC_EnableIRQ>

	/* Disable the peripheral */
	UART_INSTANCE->CR1 &=  ~USART_CR1_UE;
 800222e:	4bbe      	ldr	r3, [pc, #760]	@ (8002528 <ENSI_UART_Init+0x360>)
 8002230:	681b      	ldr	r3, [r3, #0]
 8002232:	4abd      	ldr	r2, [pc, #756]	@ (8002528 <ENSI_UART_Init+0x360>)
 8002234:	f023 0301 	bic.w	r3, r3, #1
 8002238:	6013      	str	r3, [r2, #0]

	/*------- UART-associated USART registers setting : CR2 Configuration ------*/
	/* Configure the UART Stop Bits: Set STOP[13:12] bits according
	 * to huart->Init.StopBits value */
	MODIFY_REG(UART_INSTANCE->CR2, (0x3U << 12U), (0x00000000U));
 800223a:	4bbb      	ldr	r3, [pc, #748]	@ (8002528 <ENSI_UART_Init+0x360>)
 800223c:	685b      	ldr	r3, [r3, #4]
 800223e:	4aba      	ldr	r2, [pc, #744]	@ (8002528 <ENSI_UART_Init+0x360>)
 8002240:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8002244:	6053      	str	r3, [r2, #4]

	/*------- UART-associated USART registers setting : CR1 Configuration ------*/
	/* Configure the UART Word Length, Parity and mode: */
	tmpreg = (uint32_t)((0x1U << 3U) | (0x1U << 2U));
 8002246:	230c      	movs	r3, #12
 8002248:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
	MODIFY_REG(UART_INSTANCE->CR1,
 800224c:	4bb6      	ldr	r3, [pc, #728]	@ (8002528 <ENSI_UART_Init+0x360>)
 800224e:	681b      	ldr	r3, [r3, #0]
 8002250:	f423 4216 	bic.w	r2, r3, #38400	@ 0x9600
 8002254:	f022 020c 	bic.w	r2, r2, #12
 8002258:	49b3      	ldr	r1, [pc, #716]	@ (8002528 <ENSI_UART_Init+0x360>)
 800225a:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800225e:	4313      	orrs	r3, r2
 8002260:	600b      	str	r3, [r1, #0]
						 (uint32_t)((0x1U << 12) | (0x1U << 10) | (0x1U << 9) | (0x1U << 3) | (0x1U << 2) | (0x1U << 15)),
						 tmpreg);

	/*------- UART-associated USART registers setting : CR3 Configuration ------*/
	/* Configure the UART HFC: Set CTSE and RTSE bits */
	MODIFY_REG(UART_INSTANCE->CR3, ((0x1U << 8) | (0x1U << 9)), 0x00000000U);
 8002262:	4bb1      	ldr	r3, [pc, #708]	@ (8002528 <ENSI_UART_Init+0x360>)
 8002264:	689b      	ldr	r3, [r3, #8]
 8002266:	4ab0      	ldr	r2, [pc, #704]	@ (8002528 <ENSI_UART_Init+0x360>)
 8002268:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800226c:	6093      	str	r3, [r2, #8]

	/*---Configure Baudrate BRR register---*/
	UART_INSTANCE->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK1Freq(), 9600);
 800226e:	f001 fd61 	bl	8003d34 <HAL_RCC_GetPCLK1Freq>
 8002272:	4603      	mov	r3, r0
 8002274:	2200      	movs	r2, #0
 8002276:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800227a:	f8c7 2084 	str.w	r2, [r7, #132]	@ 0x84
 800227e:	e9d7 2320 	ldrd	r2, r3, [r7, #128]	@ 0x80
 8002282:	1891      	adds	r1, r2, r2
 8002284:	6339      	str	r1, [r7, #48]	@ 0x30
 8002286:	415b      	adcs	r3, r3
 8002288:	637b      	str	r3, [r7, #52]	@ 0x34
 800228a:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	@ 0x30
 800228e:	f8d7 1080 	ldr.w	r1, [r7, #128]	@ 0x80
 8002292:	1854      	adds	r4, r2, r1
 8002294:	f8d7 1084 	ldr.w	r1, [r7, #132]	@ 0x84
 8002298:	eb43 0501 	adc.w	r5, r3, r1
 800229c:	f04f 0200 	mov.w	r2, #0
 80022a0:	f04f 0300 	mov.w	r3, #0
 80022a4:	00eb      	lsls	r3, r5, #3
 80022a6:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80022aa:	00e2      	lsls	r2, r4, #3
 80022ac:	4614      	mov	r4, r2
 80022ae:	461d      	mov	r5, r3
 80022b0:	e9d7 1220 	ldrd	r1, r2, [r7, #128]	@ 0x80
 80022b4:	460b      	mov	r3, r1
 80022b6:	18e3      	adds	r3, r4, r3
 80022b8:	673b      	str	r3, [r7, #112]	@ 0x70
 80022ba:	4613      	mov	r3, r2
 80022bc:	eb45 0303 	adc.w	r3, r5, r3
 80022c0:	677b      	str	r3, [r7, #116]	@ 0x74
 80022c2:	f44f 4216 	mov.w	r2, #38400	@ 0x9600
 80022c6:	f04f 0300 	mov.w	r3, #0
 80022ca:	e9d7 011c 	ldrd	r0, r1, [r7, #112]	@ 0x70
 80022ce:	f7fe fcdb 	bl	8000c88 <__aeabi_uldivmod>
 80022d2:	4602      	mov	r2, r0
 80022d4:	460b      	mov	r3, r1
 80022d6:	4b95      	ldr	r3, [pc, #596]	@ (800252c <ENSI_UART_Init+0x364>)
 80022d8:	fba3 2302 	umull	r2, r3, r3, r2
 80022dc:	095b      	lsrs	r3, r3, #5
 80022de:	011d      	lsls	r5, r3, #4
 80022e0:	f001 fd28 	bl	8003d34 <HAL_RCC_GetPCLK1Freq>
 80022e4:	4603      	mov	r3, r0
 80022e6:	2200      	movs	r2, #0
 80022e8:	67bb      	str	r3, [r7, #120]	@ 0x78
 80022ea:	67fa      	str	r2, [r7, #124]	@ 0x7c
 80022ec:	e9d7 231e 	ldrd	r2, r3, [r7, #120]	@ 0x78
 80022f0:	1891      	adds	r1, r2, r2
 80022f2:	62b9      	str	r1, [r7, #40]	@ 0x28
 80022f4:	415b      	adcs	r3, r3
 80022f6:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80022f8:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 80022fc:	6fb9      	ldr	r1, [r7, #120]	@ 0x78
 80022fe:	eb12 0801 	adds.w	r8, r2, r1
 8002302:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8002304:	eb43 0901 	adc.w	r9, r3, r1
 8002308:	f04f 0200 	mov.w	r2, #0
 800230c:	f04f 0300 	mov.w	r3, #0
 8002310:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8002314:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8002318:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800231c:	4690      	mov	r8, r2
 800231e:	4699      	mov	r9, r3
 8002320:	e9d7 121e 	ldrd	r1, r2, [r7, #120]	@ 0x78
 8002324:	460b      	mov	r3, r1
 8002326:	eb18 0303 	adds.w	r3, r8, r3
 800232a:	66bb      	str	r3, [r7, #104]	@ 0x68
 800232c:	4613      	mov	r3, r2
 800232e:	eb49 0303 	adc.w	r3, r9, r3
 8002332:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8002334:	f44f 4216 	mov.w	r2, #38400	@ 0x9600
 8002338:	f04f 0300 	mov.w	r3, #0
 800233c:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 8002340:	f7fe fca2 	bl	8000c88 <__aeabi_uldivmod>
 8002344:	4602      	mov	r2, r0
 8002346:	460b      	mov	r3, r1
 8002348:	4614      	mov	r4, r2
 800234a:	f001 fcf3 	bl	8003d34 <HAL_RCC_GetPCLK1Freq>
 800234e:	4603      	mov	r3, r0
 8002350:	2200      	movs	r2, #0
 8002352:	663b      	str	r3, [r7, #96]	@ 0x60
 8002354:	667a      	str	r2, [r7, #100]	@ 0x64
 8002356:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 800235a:	4642      	mov	r2, r8
 800235c:	464b      	mov	r3, r9
 800235e:	1891      	adds	r1, r2, r2
 8002360:	6239      	str	r1, [r7, #32]
 8002362:	415b      	adcs	r3, r3
 8002364:	627b      	str	r3, [r7, #36]	@ 0x24
 8002366:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800236a:	4641      	mov	r1, r8
 800236c:	eb12 0a01 	adds.w	sl, r2, r1
 8002370:	4649      	mov	r1, r9
 8002372:	eb43 0b01 	adc.w	fp, r3, r1
 8002376:	f04f 0200 	mov.w	r2, #0
 800237a:	f04f 0300 	mov.w	r3, #0
 800237e:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8002382:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8002386:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800238a:	4692      	mov	sl, r2
 800238c:	469b      	mov	fp, r3
 800238e:	4643      	mov	r3, r8
 8002390:	eb1a 0303 	adds.w	r3, sl, r3
 8002394:	65bb      	str	r3, [r7, #88]	@ 0x58
 8002396:	464b      	mov	r3, r9
 8002398:	eb4b 0303 	adc.w	r3, fp, r3
 800239c:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800239e:	f44f 4216 	mov.w	r2, #38400	@ 0x9600
 80023a2:	f04f 0300 	mov.w	r3, #0
 80023a6:	e9d7 0116 	ldrd	r0, r1, [r7, #88]	@ 0x58
 80023aa:	f7fe fc6d 	bl	8000c88 <__aeabi_uldivmod>
 80023ae:	4602      	mov	r2, r0
 80023b0:	460b      	mov	r3, r1
 80023b2:	4b5e      	ldr	r3, [pc, #376]	@ (800252c <ENSI_UART_Init+0x364>)
 80023b4:	fba3 2302 	umull	r2, r3, r3, r2
 80023b8:	095a      	lsrs	r2, r3, #5
 80023ba:	2364      	movs	r3, #100	@ 0x64
 80023bc:	fb02 f303 	mul.w	r3, r2, r3
 80023c0:	1ae3      	subs	r3, r4, r3
 80023c2:	011b      	lsls	r3, r3, #4
 80023c4:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 80023c8:	4b58      	ldr	r3, [pc, #352]	@ (800252c <ENSI_UART_Init+0x364>)
 80023ca:	fba3 2302 	umull	r2, r3, r3, r2
 80023ce:	095b      	lsrs	r3, r3, #5
 80023d0:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80023d4:	441d      	add	r5, r3
 80023d6:	f001 fcad 	bl	8003d34 <HAL_RCC_GetPCLK1Freq>
 80023da:	4603      	mov	r3, r0
 80023dc:	2200      	movs	r2, #0
 80023de:	653b      	str	r3, [r7, #80]	@ 0x50
 80023e0:	657a      	str	r2, [r7, #84]	@ 0x54
 80023e2:	e9d7 8914 	ldrd	r8, r9, [r7, #80]	@ 0x50
 80023e6:	4642      	mov	r2, r8
 80023e8:	464b      	mov	r3, r9
 80023ea:	1891      	adds	r1, r2, r2
 80023ec:	61b9      	str	r1, [r7, #24]
 80023ee:	415b      	adcs	r3, r3
 80023f0:	61fb      	str	r3, [r7, #28]
 80023f2:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80023f6:	4641      	mov	r1, r8
 80023f8:	1851      	adds	r1, r2, r1
 80023fa:	6139      	str	r1, [r7, #16]
 80023fc:	4649      	mov	r1, r9
 80023fe:	414b      	adcs	r3, r1
 8002400:	617b      	str	r3, [r7, #20]
 8002402:	f04f 0200 	mov.w	r2, #0
 8002406:	f04f 0300 	mov.w	r3, #0
 800240a:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 800240e:	4659      	mov	r1, fp
 8002410:	00cb      	lsls	r3, r1, #3
 8002412:	4651      	mov	r1, sl
 8002414:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8002418:	4651      	mov	r1, sl
 800241a:	00ca      	lsls	r2, r1, #3
 800241c:	4610      	mov	r0, r2
 800241e:	4619      	mov	r1, r3
 8002420:	4603      	mov	r3, r0
 8002422:	4642      	mov	r2, r8
 8002424:	189b      	adds	r3, r3, r2
 8002426:	64bb      	str	r3, [r7, #72]	@ 0x48
 8002428:	464b      	mov	r3, r9
 800242a:	460a      	mov	r2, r1
 800242c:	eb42 0303 	adc.w	r3, r2, r3
 8002430:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8002432:	f44f 4216 	mov.w	r2, #38400	@ 0x9600
 8002436:	f04f 0300 	mov.w	r3, #0
 800243a:	e9d7 0112 	ldrd	r0, r1, [r7, #72]	@ 0x48
 800243e:	f7fe fc23 	bl	8000c88 <__aeabi_uldivmod>
 8002442:	4602      	mov	r2, r0
 8002444:	460b      	mov	r3, r1
 8002446:	4614      	mov	r4, r2
 8002448:	f001 fc74 	bl	8003d34 <HAL_RCC_GetPCLK1Freq>
 800244c:	4603      	mov	r3, r0
 800244e:	2200      	movs	r2, #0
 8002450:	643b      	str	r3, [r7, #64]	@ 0x40
 8002452:	647a      	str	r2, [r7, #68]	@ 0x44
 8002454:	e9d7 8910 	ldrd	r8, r9, [r7, #64]	@ 0x40
 8002458:	4642      	mov	r2, r8
 800245a:	464b      	mov	r3, r9
 800245c:	1891      	adds	r1, r2, r2
 800245e:	60b9      	str	r1, [r7, #8]
 8002460:	415b      	adcs	r3, r3
 8002462:	60fb      	str	r3, [r7, #12]
 8002464:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8002468:	4641      	mov	r1, r8
 800246a:	1851      	adds	r1, r2, r1
 800246c:	6039      	str	r1, [r7, #0]
 800246e:	4649      	mov	r1, r9
 8002470:	414b      	adcs	r3, r1
 8002472:	607b      	str	r3, [r7, #4]
 8002474:	f04f 0200 	mov.w	r2, #0
 8002478:	f04f 0300 	mov.w	r3, #0
 800247c:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8002480:	4659      	mov	r1, fp
 8002482:	00cb      	lsls	r3, r1, #3
 8002484:	4651      	mov	r1, sl
 8002486:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800248a:	4651      	mov	r1, sl
 800248c:	00ca      	lsls	r2, r1, #3
 800248e:	4610      	mov	r0, r2
 8002490:	4619      	mov	r1, r3
 8002492:	4603      	mov	r3, r0
 8002494:	4642      	mov	r2, r8
 8002496:	189b      	adds	r3, r3, r2
 8002498:	63bb      	str	r3, [r7, #56]	@ 0x38
 800249a:	464b      	mov	r3, r9
 800249c:	460a      	mov	r2, r1
 800249e:	eb42 0303 	adc.w	r3, r2, r3
 80024a2:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80024a4:	f44f 4216 	mov.w	r2, #38400	@ 0x9600
 80024a8:	f04f 0300 	mov.w	r3, #0
 80024ac:	e9d7 010e 	ldrd	r0, r1, [r7, #56]	@ 0x38
 80024b0:	f7fe fbea 	bl	8000c88 <__aeabi_uldivmod>
 80024b4:	4602      	mov	r2, r0
 80024b6:	460b      	mov	r3, r1
 80024b8:	4b1c      	ldr	r3, [pc, #112]	@ (800252c <ENSI_UART_Init+0x364>)
 80024ba:	fba3 2302 	umull	r2, r3, r3, r2
 80024be:	095b      	lsrs	r3, r3, #5
 80024c0:	2264      	movs	r2, #100	@ 0x64
 80024c2:	fb02 f303 	mul.w	r3, r2, r3
 80024c6:	1ae3      	subs	r3, r4, r3
 80024c8:	011b      	lsls	r3, r3, #4
 80024ca:	3332      	adds	r3, #50	@ 0x32
 80024cc:	4a17      	ldr	r2, [pc, #92]	@ (800252c <ENSI_UART_Init+0x364>)
 80024ce:	fba2 2303 	umull	r2, r3, r2, r3
 80024d2:	095b      	lsrs	r3, r3, #5
 80024d4:	f003 030f 	and.w	r3, r3, #15
 80024d8:	4a13      	ldr	r2, [pc, #76]	@ (8002528 <ENSI_UART_Init+0x360>)
 80024da:	442b      	add	r3, r5
 80024dc:	60d3      	str	r3, [r2, #12]

	/* In asynchronous mode, the following bits must be kept cleared:
	     - LINEN and CLKEN bits in the USART_CR2 register,
	     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
	CLEAR_BIT(UART_INSTANCE->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80024de:	4b12      	ldr	r3, [pc, #72]	@ (8002528 <ENSI_UART_Init+0x360>)
 80024e0:	685b      	ldr	r3, [r3, #4]
 80024e2:	4a11      	ldr	r2, [pc, #68]	@ (8002528 <ENSI_UART_Init+0x360>)
 80024e4:	f423 4390 	bic.w	r3, r3, #18432	@ 0x4800
 80024e8:	6053      	str	r3, [r2, #4]
	CLEAR_BIT(UART_INSTANCE->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80024ea:	4b0f      	ldr	r3, [pc, #60]	@ (8002528 <ENSI_UART_Init+0x360>)
 80024ec:	689b      	ldr	r3, [r3, #8]
 80024ee:	4a0e      	ldr	r2, [pc, #56]	@ (8002528 <ENSI_UART_Init+0x360>)
 80024f0:	f023 032a 	bic.w	r3, r3, #42	@ 0x2a
 80024f4:	6093      	str	r3, [r2, #8]

	/* Enable the peripheral */
	UART_INSTANCE->CR1 |=  USART_CR1_UE;
 80024f6:	4b0c      	ldr	r3, [pc, #48]	@ (8002528 <ENSI_UART_Init+0x360>)
 80024f8:	681b      	ldr	r3, [r3, #0]
 80024fa:	4a0b      	ldr	r2, [pc, #44]	@ (8002528 <ENSI_UART_Init+0x360>)
 80024fc:	f043 0301 	orr.w	r3, r3, #1
 8002500:	6013      	str	r3, [r2, #0]

	/* Initialize RX circular buffer and flag */
	uartRxCircularBuffer.numberOfElements = 0;
 8002502:	4b0b      	ldr	r3, [pc, #44]	@ (8002530 <ENSI_UART_Init+0x368>)
 8002504:	2200      	movs	r2, #0
 8002506:	f8c3 2108 	str.w	r2, [r3, #264]	@ 0x108
	uartRxCircularBuffer.readIndex 	= 0;
 800250a:	4b09      	ldr	r3, [pc, #36]	@ (8002530 <ENSI_UART_Init+0x368>)
 800250c:	2200      	movs	r2, #0
 800250e:	f8c3 2104 	str.w	r2, [r3, #260]	@ 0x104
	uartRxCircularBuffer.writeIndex = 0;
 8002512:	4b07      	ldr	r3, [pc, #28]	@ (8002530 <ENSI_UART_Init+0x368>)
 8002514:	2200      	movs	r2, #0
 8002516:	f8c3 2100 	str.w	r2, [r3, #256]	@ 0x100
	uartRxCircularBuffer.rx_ready   = 1;
 800251a:	4b05      	ldr	r3, [pc, #20]	@ (8002530 <ENSI_UART_Init+0x368>)
 800251c:	2201      	movs	r2, #1
 800251e:	f883 210c 	strb.w	r2, [r3, #268]	@ 0x10c
 8002522:	e007      	b.n	8002534 <ENSI_UART_Init+0x36c>
 8002524:	40021000 	.word	0x40021000
 8002528:	40004400 	.word	0x40004400
 800252c:	51eb851f 	.word	0x51eb851f
 8002530:	20000b38 	.word	0x20000b38

	/* Enable the UART Data Register not empty Interrupt */
	UART_INSTANCE->CR1 |= USART_CR1_RXNEIE;
 8002534:	4b05      	ldr	r3, [pc, #20]	@ (800254c <ENSI_UART_Init+0x384>)
 8002536:	681b      	ldr	r3, [r3, #0]
 8002538:	4a04      	ldr	r2, [pc, #16]	@ (800254c <ENSI_UART_Init+0x384>)
 800253a:	f043 0320 	orr.w	r3, r3, #32
 800253e:	6013      	str	r3, [r2, #0]
}
 8002540:	bf00      	nop
 8002542:	37a8      	adds	r7, #168	@ 0xa8
 8002544:	46bd      	mov	sp, r7
 8002546:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800254a:	bf00      	nop
 800254c:	40004400 	.word	0x40004400

08002550 <ENSI_UART_PutChar>:



void ENSI_UART_PutChar(const uint8_t txPayload) {
 8002550:	b480      	push	{r7}
 8002552:	b083      	sub	sp, #12
 8002554:	af00      	add	r7, sp, #0
 8002556:	4603      	mov	r3, r0
 8002558:	71fb      	strb	r3, [r7, #7]
	while( (UART_INSTANCE->STATUS_REG & TRANSMIT_COMPLETE_BIT) == 0 );
 800255a:	bf00      	nop
 800255c:	4b07      	ldr	r3, [pc, #28]	@ (800257c <ENSI_UART_PutChar+0x2c>)
 800255e:	69db      	ldr	r3, [r3, #28]
 8002560:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002564:	2b00      	cmp	r3, #0
 8002566:	d0f9      	beq.n	800255c <ENSI_UART_PutChar+0xc>
	UART_INSTANCE->TX_DATA_REG = txPayload;
 8002568:	4b04      	ldr	r3, [pc, #16]	@ (800257c <ENSI_UART_PutChar+0x2c>)
 800256a:	79fa      	ldrb	r2, [r7, #7]
 800256c:	b292      	uxth	r2, r2
 800256e:	851a      	strh	r2, [r3, #40]	@ 0x28
}
 8002570:	bf00      	nop
 8002572:	370c      	adds	r7, #12
 8002574:	46bd      	mov	sp, r7
 8002576:	f85d 7b04 	ldr.w	r7, [sp], #4
 800257a:	4770      	bx	lr
 800257c:	40004400 	.word	0x40004400

08002580 <ENSI_UART_PutString>:



void ENSI_UART_PutString(const uint8_t *txString) {
 8002580:	b580      	push	{r7, lr}
 8002582:	b082      	sub	sp, #8
 8002584:	af00      	add	r7, sp, #0
 8002586:	6078      	str	r0, [r7, #4]
	while( *txString != '\0' ) {
 8002588:	e006      	b.n	8002598 <ENSI_UART_PutString+0x18>
		ENSI_UART_PutChar( *txString++ );
 800258a:	687b      	ldr	r3, [r7, #4]
 800258c:	1c5a      	adds	r2, r3, #1
 800258e:	607a      	str	r2, [r7, #4]
 8002590:	781b      	ldrb	r3, [r3, #0]
 8002592:	4618      	mov	r0, r3
 8002594:	f7ff ffdc 	bl	8002550 <ENSI_UART_PutChar>
	while( *txString != '\0' ) {
 8002598:	687b      	ldr	r3, [r7, #4]
 800259a:	781b      	ldrb	r3, [r3, #0]
 800259c:	2b00      	cmp	r3, #0
 800259e:	d1f4      	bne.n	800258a <ENSI_UART_PutString+0xa>
	}
}
 80025a0:	bf00      	nop
 80025a2:	bf00      	nop
 80025a4:	3708      	adds	r7, #8
 80025a6:	46bd      	mov	sp, r7
 80025a8:	bd80      	pop	{r7, pc}

080025aa <USART2_IRQHandler>:
/* Private functions --------------------------------------------------------*/

/**
 * @brief ISR function according to prototype defined in stm32lxx_startup.s
 */
void USART2_IRQHandler(void) {
 80025aa:	b580      	push	{r7, lr}
 80025ac:	af00      	add	r7, sp, #0
	ENSI_UART_IRQHandler();
 80025ae:	f000 f803 	bl	80025b8 <ENSI_UART_IRQHandler>
}
 80025b2:	bf00      	nop
 80025b4:	bd80      	pop	{r7, pc}
	...

080025b8 <ENSI_UART_IRQHandler>:

/**
 * @brief ISR dedicated to manage the UART Rx IRQ
 * @param none
 */
static void ENSI_UART_IRQHandler(void) {
 80025b8:	b480      	push	{r7}
 80025ba:	b083      	sub	sp, #12
 80025bc:	af00      	add	r7, sp, #0
	uint8_t tmp;

	// if data available on UART input buffer
	if( (UART_INSTANCE->STATUS_REG & RX_NEMTPY_BIT) != 0 ) 	{
 80025be:	4b19      	ldr	r3, [pc, #100]	@ (8002624 <ENSI_UART_IRQHandler+0x6c>)
 80025c0:	69db      	ldr	r3, [r3, #28]
 80025c2:	f003 0320 	and.w	r3, r3, #32
 80025c6:	2b00      	cmp	r3, #0
 80025c8:	d025      	beq.n	8002616 <ENSI_UART_IRQHandler+0x5e>
		// retrieve received data
		tmp = (uint8_t) UART_INSTANCE->RX_DATA_REG;
 80025ca:	4b16      	ldr	r3, [pc, #88]	@ (8002624 <ENSI_UART_IRQHandler+0x6c>)
 80025cc:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 80025ce:	b29b      	uxth	r3, r3
 80025d0:	71fb      	strb	r3, [r7, #7]

		// save data in circular buffer if is not full
		if( uartRxCircularBuffer.numberOfElements < UART_BUFFERSIZE ) {
 80025d2:	4b15      	ldr	r3, [pc, #84]	@ (8002628 <ENSI_UART_IRQHandler+0x70>)
 80025d4:	f8d3 3108 	ldr.w	r3, [r3, #264]	@ 0x108
 80025d8:	2bff      	cmp	r3, #255	@ 0xff
 80025da:	d81c      	bhi.n	8002616 <ENSI_UART_IRQHandler+0x5e>

			uartRxCircularBuffer.buffer[uartRxCircularBuffer.writeIndex] = tmp;
 80025dc:	4b12      	ldr	r3, [pc, #72]	@ (8002628 <ENSI_UART_IRQHandler+0x70>)
 80025de:	f8d3 3100 	ldr.w	r3, [r3, #256]	@ 0x100
 80025e2:	4911      	ldr	r1, [pc, #68]	@ (8002628 <ENSI_UART_IRQHandler+0x70>)
 80025e4:	79fa      	ldrb	r2, [r7, #7]
 80025e6:	54ca      	strb	r2, [r1, r3]

			// circular buffer processing
			uartRxCircularBuffer.numberOfElements++;
 80025e8:	4b0f      	ldr	r3, [pc, #60]	@ (8002628 <ENSI_UART_IRQHandler+0x70>)
 80025ea:	f8d3 3108 	ldr.w	r3, [r3, #264]	@ 0x108
 80025ee:	3301      	adds	r3, #1
 80025f0:	4a0d      	ldr	r2, [pc, #52]	@ (8002628 <ENSI_UART_IRQHandler+0x70>)
 80025f2:	f8c2 3108 	str.w	r3, [r2, #264]	@ 0x108
			uartRxCircularBuffer.writeIndex++;
 80025f6:	4b0c      	ldr	r3, [pc, #48]	@ (8002628 <ENSI_UART_IRQHandler+0x70>)
 80025f8:	f8d3 3100 	ldr.w	r3, [r3, #256]	@ 0x100
 80025fc:	3301      	adds	r3, #1
 80025fe:	4a0a      	ldr	r2, [pc, #40]	@ (8002628 <ENSI_UART_IRQHandler+0x70>)
 8002600:	f8c2 3100 	str.w	r3, [r2, #256]	@ 0x100
			if( uartRxCircularBuffer.writeIndex >= UART_BUFFERSIZE ) {
 8002604:	4b08      	ldr	r3, [pc, #32]	@ (8002628 <ENSI_UART_IRQHandler+0x70>)
 8002606:	f8d3 3100 	ldr.w	r3, [r3, #256]	@ 0x100
 800260a:	2bff      	cmp	r3, #255	@ 0xff
 800260c:	d903      	bls.n	8002616 <ENSI_UART_IRQHandler+0x5e>
				uartRxCircularBuffer.writeIndex = 0;
 800260e:	4b06      	ldr	r3, [pc, #24]	@ (8002628 <ENSI_UART_IRQHandler+0x70>)
 8002610:	2200      	movs	r2, #0
 8002612:	f8c3 2100 	str.w	r2, [r3, #256]	@ 0x100
		}
		else {
			// no flow control (hard/soft)
		}
	}
}
 8002616:	bf00      	nop
 8002618:	370c      	adds	r7, #12
 800261a:	46bd      	mov	sp, r7
 800261c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002620:	4770      	bx	lr
 8002622:	bf00      	nop
 8002624:	40004400 	.word	0x40004400
 8002628:	20000b38 	.word	0x20000b38

0800262c <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800262c:	b580      	push	{r7, lr}
 800262e:	b082      	sub	sp, #8
 8002630:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8002632:	2300      	movs	r3, #0
 8002634:	71fb      	strb	r3, [r7, #7]
#if (DATA_CACHE_ENABLE == 0)
   __HAL_FLASH_DATA_CACHE_DISABLE();
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002636:	4b0c      	ldr	r3, [pc, #48]	@ (8002668 <HAL_Init+0x3c>)
 8002638:	681b      	ldr	r3, [r3, #0]
 800263a:	4a0b      	ldr	r2, [pc, #44]	@ (8002668 <HAL_Init+0x3c>)
 800263c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002640:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002642:	2003      	movs	r0, #3
 8002644:	f000 f962 	bl	800290c <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8002648:	200f      	movs	r0, #15
 800264a:	f000 f80f 	bl	800266c <HAL_InitTick>
 800264e:	4603      	mov	r3, r0
 8002650:	2b00      	cmp	r3, #0
 8002652:	d002      	beq.n	800265a <HAL_Init+0x2e>
  {
    status = HAL_ERROR;
 8002654:	2301      	movs	r3, #1
 8002656:	71fb      	strb	r3, [r7, #7]
 8002658:	e001      	b.n	800265e <HAL_Init+0x32>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 800265a:	f7ff fadb 	bl	8001c14 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 800265e:	79fb      	ldrb	r3, [r7, #7]
}
 8002660:	4618      	mov	r0, r3
 8002662:	3708      	adds	r7, #8
 8002664:	46bd      	mov	sp, r7
 8002666:	bd80      	pop	{r7, pc}
 8002668:	40022000 	.word	0x40022000

0800266c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800266c:	b580      	push	{r7, lr}
 800266e:	b084      	sub	sp, #16
 8002670:	af00      	add	r7, sp, #0
 8002672:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8002674:	2300      	movs	r3, #0
 8002676:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 8002678:	4b17      	ldr	r3, [pc, #92]	@ (80026d8 <HAL_InitTick+0x6c>)
 800267a:	781b      	ldrb	r3, [r3, #0]
 800267c:	2b00      	cmp	r3, #0
 800267e:	d023      	beq.n	80026c8 <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 8002680:	4b16      	ldr	r3, [pc, #88]	@ (80026dc <HAL_InitTick+0x70>)
 8002682:	681a      	ldr	r2, [r3, #0]
 8002684:	4b14      	ldr	r3, [pc, #80]	@ (80026d8 <HAL_InitTick+0x6c>)
 8002686:	781b      	ldrb	r3, [r3, #0]
 8002688:	4619      	mov	r1, r3
 800268a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800268e:	fbb3 f3f1 	udiv	r3, r3, r1
 8002692:	fbb2 f3f3 	udiv	r3, r2, r3
 8002696:	4618      	mov	r0, r3
 8002698:	f000 f96d 	bl	8002976 <HAL_SYSTICK_Config>
 800269c:	4603      	mov	r3, r0
 800269e:	2b00      	cmp	r3, #0
 80026a0:	d10f      	bne.n	80026c2 <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80026a2:	687b      	ldr	r3, [r7, #4]
 80026a4:	2b0f      	cmp	r3, #15
 80026a6:	d809      	bhi.n	80026bc <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80026a8:	2200      	movs	r2, #0
 80026aa:	6879      	ldr	r1, [r7, #4]
 80026ac:	f04f 30ff 	mov.w	r0, #4294967295
 80026b0:	f000 f937 	bl	8002922 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80026b4:	4a0a      	ldr	r2, [pc, #40]	@ (80026e0 <HAL_InitTick+0x74>)
 80026b6:	687b      	ldr	r3, [r7, #4]
 80026b8:	6013      	str	r3, [r2, #0]
 80026ba:	e007      	b.n	80026cc <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 80026bc:	2301      	movs	r3, #1
 80026be:	73fb      	strb	r3, [r7, #15]
 80026c0:	e004      	b.n	80026cc <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 80026c2:	2301      	movs	r3, #1
 80026c4:	73fb      	strb	r3, [r7, #15]
 80026c6:	e001      	b.n	80026cc <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 80026c8:	2301      	movs	r3, #1
 80026ca:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 80026cc:	7bfb      	ldrb	r3, [r7, #15]
}
 80026ce:	4618      	mov	r0, r3
 80026d0:	3710      	adds	r7, #16
 80026d2:	46bd      	mov	sp, r7
 80026d4:	bd80      	pop	{r7, pc}
 80026d6:	bf00      	nop
 80026d8:	20000010 	.word	0x20000010
 80026dc:	20000008 	.word	0x20000008
 80026e0:	2000000c 	.word	0x2000000c

080026e4 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80026e4:	b480      	push	{r7}
 80026e6:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 80026e8:	4b06      	ldr	r3, [pc, #24]	@ (8002704 <HAL_IncTick+0x20>)
 80026ea:	781b      	ldrb	r3, [r3, #0]
 80026ec:	461a      	mov	r2, r3
 80026ee:	4b06      	ldr	r3, [pc, #24]	@ (8002708 <HAL_IncTick+0x24>)
 80026f0:	681b      	ldr	r3, [r3, #0]
 80026f2:	4413      	add	r3, r2
 80026f4:	4a04      	ldr	r2, [pc, #16]	@ (8002708 <HAL_IncTick+0x24>)
 80026f6:	6013      	str	r3, [r2, #0]
}
 80026f8:	bf00      	nop
 80026fa:	46bd      	mov	sp, r7
 80026fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002700:	4770      	bx	lr
 8002702:	bf00      	nop
 8002704:	20000010 	.word	0x20000010
 8002708:	20000c48 	.word	0x20000c48

0800270c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800270c:	b480      	push	{r7}
 800270e:	af00      	add	r7, sp, #0
  return uwTick;
 8002710:	4b03      	ldr	r3, [pc, #12]	@ (8002720 <HAL_GetTick+0x14>)
 8002712:	681b      	ldr	r3, [r3, #0]
}
 8002714:	4618      	mov	r0, r3
 8002716:	46bd      	mov	sp, r7
 8002718:	f85d 7b04 	ldr.w	r7, [sp], #4
 800271c:	4770      	bx	lr
 800271e:	bf00      	nop
 8002720:	20000c48 	.word	0x20000c48

08002724 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002724:	b580      	push	{r7, lr}
 8002726:	b084      	sub	sp, #16
 8002728:	af00      	add	r7, sp, #0
 800272a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800272c:	f7ff ffee 	bl	800270c <HAL_GetTick>
 8002730:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002732:	687b      	ldr	r3, [r7, #4]
 8002734:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002736:	68fb      	ldr	r3, [r7, #12]
 8002738:	f1b3 3fff 	cmp.w	r3, #4294967295
 800273c:	d005      	beq.n	800274a <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 800273e:	4b0a      	ldr	r3, [pc, #40]	@ (8002768 <HAL_Delay+0x44>)
 8002740:	781b      	ldrb	r3, [r3, #0]
 8002742:	461a      	mov	r2, r3
 8002744:	68fb      	ldr	r3, [r7, #12]
 8002746:	4413      	add	r3, r2
 8002748:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800274a:	bf00      	nop
 800274c:	f7ff ffde 	bl	800270c <HAL_GetTick>
 8002750:	4602      	mov	r2, r0
 8002752:	68bb      	ldr	r3, [r7, #8]
 8002754:	1ad3      	subs	r3, r2, r3
 8002756:	68fa      	ldr	r2, [r7, #12]
 8002758:	429a      	cmp	r2, r3
 800275a:	d8f7      	bhi.n	800274c <HAL_Delay+0x28>
  {
  }
}
 800275c:	bf00      	nop
 800275e:	bf00      	nop
 8002760:	3710      	adds	r7, #16
 8002762:	46bd      	mov	sp, r7
 8002764:	bd80      	pop	{r7, pc}
 8002766:	bf00      	nop
 8002768:	20000010 	.word	0x20000010

0800276c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800276c:	b480      	push	{r7}
 800276e:	b085      	sub	sp, #20
 8002770:	af00      	add	r7, sp, #0
 8002772:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002774:	687b      	ldr	r3, [r7, #4]
 8002776:	f003 0307 	and.w	r3, r3, #7
 800277a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800277c:	4b0c      	ldr	r3, [pc, #48]	@ (80027b0 <__NVIC_SetPriorityGrouping+0x44>)
 800277e:	68db      	ldr	r3, [r3, #12]
 8002780:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002782:	68ba      	ldr	r2, [r7, #8]
 8002784:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8002788:	4013      	ands	r3, r2
 800278a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800278c:	68fb      	ldr	r3, [r7, #12]
 800278e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002790:	68bb      	ldr	r3, [r7, #8]
 8002792:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002794:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8002798:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800279c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800279e:	4a04      	ldr	r2, [pc, #16]	@ (80027b0 <__NVIC_SetPriorityGrouping+0x44>)
 80027a0:	68bb      	ldr	r3, [r7, #8]
 80027a2:	60d3      	str	r3, [r2, #12]
}
 80027a4:	bf00      	nop
 80027a6:	3714      	adds	r7, #20
 80027a8:	46bd      	mov	sp, r7
 80027aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027ae:	4770      	bx	lr
 80027b0:	e000ed00 	.word	0xe000ed00

080027b4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80027b4:	b480      	push	{r7}
 80027b6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80027b8:	4b04      	ldr	r3, [pc, #16]	@ (80027cc <__NVIC_GetPriorityGrouping+0x18>)
 80027ba:	68db      	ldr	r3, [r3, #12]
 80027bc:	0a1b      	lsrs	r3, r3, #8
 80027be:	f003 0307 	and.w	r3, r3, #7
}
 80027c2:	4618      	mov	r0, r3
 80027c4:	46bd      	mov	sp, r7
 80027c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027ca:	4770      	bx	lr
 80027cc:	e000ed00 	.word	0xe000ed00

080027d0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80027d0:	b480      	push	{r7}
 80027d2:	b083      	sub	sp, #12
 80027d4:	af00      	add	r7, sp, #0
 80027d6:	4603      	mov	r3, r0
 80027d8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80027da:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80027de:	2b00      	cmp	r3, #0
 80027e0:	db0b      	blt.n	80027fa <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80027e2:	79fb      	ldrb	r3, [r7, #7]
 80027e4:	f003 021f 	and.w	r2, r3, #31
 80027e8:	4907      	ldr	r1, [pc, #28]	@ (8002808 <__NVIC_EnableIRQ+0x38>)
 80027ea:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80027ee:	095b      	lsrs	r3, r3, #5
 80027f0:	2001      	movs	r0, #1
 80027f2:	fa00 f202 	lsl.w	r2, r0, r2
 80027f6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80027fa:	bf00      	nop
 80027fc:	370c      	adds	r7, #12
 80027fe:	46bd      	mov	sp, r7
 8002800:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002804:	4770      	bx	lr
 8002806:	bf00      	nop
 8002808:	e000e100 	.word	0xe000e100

0800280c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800280c:	b480      	push	{r7}
 800280e:	b083      	sub	sp, #12
 8002810:	af00      	add	r7, sp, #0
 8002812:	4603      	mov	r3, r0
 8002814:	6039      	str	r1, [r7, #0]
 8002816:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002818:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800281c:	2b00      	cmp	r3, #0
 800281e:	db0a      	blt.n	8002836 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002820:	683b      	ldr	r3, [r7, #0]
 8002822:	b2da      	uxtb	r2, r3
 8002824:	490c      	ldr	r1, [pc, #48]	@ (8002858 <__NVIC_SetPriority+0x4c>)
 8002826:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800282a:	0112      	lsls	r2, r2, #4
 800282c:	b2d2      	uxtb	r2, r2
 800282e:	440b      	add	r3, r1
 8002830:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002834:	e00a      	b.n	800284c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002836:	683b      	ldr	r3, [r7, #0]
 8002838:	b2da      	uxtb	r2, r3
 800283a:	4908      	ldr	r1, [pc, #32]	@ (800285c <__NVIC_SetPriority+0x50>)
 800283c:	79fb      	ldrb	r3, [r7, #7]
 800283e:	f003 030f 	and.w	r3, r3, #15
 8002842:	3b04      	subs	r3, #4
 8002844:	0112      	lsls	r2, r2, #4
 8002846:	b2d2      	uxtb	r2, r2
 8002848:	440b      	add	r3, r1
 800284a:	761a      	strb	r2, [r3, #24]
}
 800284c:	bf00      	nop
 800284e:	370c      	adds	r7, #12
 8002850:	46bd      	mov	sp, r7
 8002852:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002856:	4770      	bx	lr
 8002858:	e000e100 	.word	0xe000e100
 800285c:	e000ed00 	.word	0xe000ed00

08002860 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002860:	b480      	push	{r7}
 8002862:	b089      	sub	sp, #36	@ 0x24
 8002864:	af00      	add	r7, sp, #0
 8002866:	60f8      	str	r0, [r7, #12]
 8002868:	60b9      	str	r1, [r7, #8]
 800286a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800286c:	68fb      	ldr	r3, [r7, #12]
 800286e:	f003 0307 	and.w	r3, r3, #7
 8002872:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002874:	69fb      	ldr	r3, [r7, #28]
 8002876:	f1c3 0307 	rsb	r3, r3, #7
 800287a:	2b04      	cmp	r3, #4
 800287c:	bf28      	it	cs
 800287e:	2304      	movcs	r3, #4
 8002880:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002882:	69fb      	ldr	r3, [r7, #28]
 8002884:	3304      	adds	r3, #4
 8002886:	2b06      	cmp	r3, #6
 8002888:	d902      	bls.n	8002890 <NVIC_EncodePriority+0x30>
 800288a:	69fb      	ldr	r3, [r7, #28]
 800288c:	3b03      	subs	r3, #3
 800288e:	e000      	b.n	8002892 <NVIC_EncodePriority+0x32>
 8002890:	2300      	movs	r3, #0
 8002892:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002894:	f04f 32ff 	mov.w	r2, #4294967295
 8002898:	69bb      	ldr	r3, [r7, #24]
 800289a:	fa02 f303 	lsl.w	r3, r2, r3
 800289e:	43da      	mvns	r2, r3
 80028a0:	68bb      	ldr	r3, [r7, #8]
 80028a2:	401a      	ands	r2, r3
 80028a4:	697b      	ldr	r3, [r7, #20]
 80028a6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80028a8:	f04f 31ff 	mov.w	r1, #4294967295
 80028ac:	697b      	ldr	r3, [r7, #20]
 80028ae:	fa01 f303 	lsl.w	r3, r1, r3
 80028b2:	43d9      	mvns	r1, r3
 80028b4:	687b      	ldr	r3, [r7, #4]
 80028b6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80028b8:	4313      	orrs	r3, r2
         );
}
 80028ba:	4618      	mov	r0, r3
 80028bc:	3724      	adds	r7, #36	@ 0x24
 80028be:	46bd      	mov	sp, r7
 80028c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028c4:	4770      	bx	lr
	...

080028c8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80028c8:	b580      	push	{r7, lr}
 80028ca:	b082      	sub	sp, #8
 80028cc:	af00      	add	r7, sp, #0
 80028ce:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80028d0:	687b      	ldr	r3, [r7, #4]
 80028d2:	3b01      	subs	r3, #1
 80028d4:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80028d8:	d301      	bcc.n	80028de <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80028da:	2301      	movs	r3, #1
 80028dc:	e00f      	b.n	80028fe <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80028de:	4a0a      	ldr	r2, [pc, #40]	@ (8002908 <SysTick_Config+0x40>)
 80028e0:	687b      	ldr	r3, [r7, #4]
 80028e2:	3b01      	subs	r3, #1
 80028e4:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80028e6:	210f      	movs	r1, #15
 80028e8:	f04f 30ff 	mov.w	r0, #4294967295
 80028ec:	f7ff ff8e 	bl	800280c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80028f0:	4b05      	ldr	r3, [pc, #20]	@ (8002908 <SysTick_Config+0x40>)
 80028f2:	2200      	movs	r2, #0
 80028f4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80028f6:	4b04      	ldr	r3, [pc, #16]	@ (8002908 <SysTick_Config+0x40>)
 80028f8:	2207      	movs	r2, #7
 80028fa:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80028fc:	2300      	movs	r3, #0
}
 80028fe:	4618      	mov	r0, r3
 8002900:	3708      	adds	r7, #8
 8002902:	46bd      	mov	sp, r7
 8002904:	bd80      	pop	{r7, pc}
 8002906:	bf00      	nop
 8002908:	e000e010 	.word	0xe000e010

0800290c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800290c:	b580      	push	{r7, lr}
 800290e:	b082      	sub	sp, #8
 8002910:	af00      	add	r7, sp, #0
 8002912:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002914:	6878      	ldr	r0, [r7, #4]
 8002916:	f7ff ff29 	bl	800276c <__NVIC_SetPriorityGrouping>
}
 800291a:	bf00      	nop
 800291c:	3708      	adds	r7, #8
 800291e:	46bd      	mov	sp, r7
 8002920:	bd80      	pop	{r7, pc}

08002922 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002922:	b580      	push	{r7, lr}
 8002924:	b086      	sub	sp, #24
 8002926:	af00      	add	r7, sp, #0
 8002928:	4603      	mov	r3, r0
 800292a:	60b9      	str	r1, [r7, #8]
 800292c:	607a      	str	r2, [r7, #4]
 800292e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8002930:	2300      	movs	r3, #0
 8002932:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8002934:	f7ff ff3e 	bl	80027b4 <__NVIC_GetPriorityGrouping>
 8002938:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800293a:	687a      	ldr	r2, [r7, #4]
 800293c:	68b9      	ldr	r1, [r7, #8]
 800293e:	6978      	ldr	r0, [r7, #20]
 8002940:	f7ff ff8e 	bl	8002860 <NVIC_EncodePriority>
 8002944:	4602      	mov	r2, r0
 8002946:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800294a:	4611      	mov	r1, r2
 800294c:	4618      	mov	r0, r3
 800294e:	f7ff ff5d 	bl	800280c <__NVIC_SetPriority>
}
 8002952:	bf00      	nop
 8002954:	3718      	adds	r7, #24
 8002956:	46bd      	mov	sp, r7
 8002958:	bd80      	pop	{r7, pc}

0800295a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800295a:	b580      	push	{r7, lr}
 800295c:	b082      	sub	sp, #8
 800295e:	af00      	add	r7, sp, #0
 8002960:	4603      	mov	r3, r0
 8002962:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002964:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002968:	4618      	mov	r0, r3
 800296a:	f7ff ff31 	bl	80027d0 <__NVIC_EnableIRQ>
}
 800296e:	bf00      	nop
 8002970:	3708      	adds	r7, #8
 8002972:	46bd      	mov	sp, r7
 8002974:	bd80      	pop	{r7, pc}

08002976 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002976:	b580      	push	{r7, lr}
 8002978:	b082      	sub	sp, #8
 800297a:	af00      	add	r7, sp, #0
 800297c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800297e:	6878      	ldr	r0, [r7, #4]
 8002980:	f7ff ffa2 	bl	80028c8 <SysTick_Config>
 8002984:	4603      	mov	r3, r0
}
 8002986:	4618      	mov	r0, r3
 8002988:	3708      	adds	r7, #8
 800298a:	46bd      	mov	sp, r7
 800298c:	bd80      	pop	{r7, pc}
	...

08002990 <HAL_DMA_Init>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8002990:	b480      	push	{r7}
 8002992:	b085      	sub	sp, #20
 8002994:	af00      	add	r7, sp, #0
 8002996:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if (hdma == NULL)
 8002998:	687b      	ldr	r3, [r7, #4]
 800299a:	2b00      	cmp	r3, #0
 800299c:	d101      	bne.n	80029a2 <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 800299e:	2301      	movs	r3, #1
 80029a0:	e098      	b.n	8002ad4 <HAL_DMA_Init+0x144>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 80029a2:	687b      	ldr	r3, [r7, #4]
 80029a4:	681b      	ldr	r3, [r3, #0]
 80029a6:	461a      	mov	r2, r3
 80029a8:	4b4d      	ldr	r3, [pc, #308]	@ (8002ae0 <HAL_DMA_Init+0x150>)
 80029aa:	429a      	cmp	r2, r3
 80029ac:	d80f      	bhi.n	80029ce <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 80029ae:	687b      	ldr	r3, [r7, #4]
 80029b0:	681b      	ldr	r3, [r3, #0]
 80029b2:	461a      	mov	r2, r3
 80029b4:	4b4b      	ldr	r3, [pc, #300]	@ (8002ae4 <HAL_DMA_Init+0x154>)
 80029b6:	4413      	add	r3, r2
 80029b8:	4a4b      	ldr	r2, [pc, #300]	@ (8002ae8 <HAL_DMA_Init+0x158>)
 80029ba:	fba2 2303 	umull	r2, r3, r2, r3
 80029be:	091b      	lsrs	r3, r3, #4
 80029c0:	009a      	lsls	r2, r3, #2
 80029c2:	687b      	ldr	r3, [r7, #4]
 80029c4:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA1;
 80029c6:	687b      	ldr	r3, [r7, #4]
 80029c8:	4a48      	ldr	r2, [pc, #288]	@ (8002aec <HAL_DMA_Init+0x15c>)
 80029ca:	641a      	str	r2, [r3, #64]	@ 0x40
 80029cc:	e00e      	b.n	80029ec <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
 80029ce:	687b      	ldr	r3, [r7, #4]
 80029d0:	681b      	ldr	r3, [r3, #0]
 80029d2:	461a      	mov	r2, r3
 80029d4:	4b46      	ldr	r3, [pc, #280]	@ (8002af0 <HAL_DMA_Init+0x160>)
 80029d6:	4413      	add	r3, r2
 80029d8:	4a43      	ldr	r2, [pc, #268]	@ (8002ae8 <HAL_DMA_Init+0x158>)
 80029da:	fba2 2303 	umull	r2, r3, r2, r3
 80029de:	091b      	lsrs	r3, r3, #4
 80029e0:	009a      	lsls	r2, r3, #2
 80029e2:	687b      	ldr	r3, [r7, #4]
 80029e4:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA2;
 80029e6:	687b      	ldr	r3, [r7, #4]
 80029e8:	4a42      	ldr	r2, [pc, #264]	@ (8002af4 <HAL_DMA_Init+0x164>)
 80029ea:	641a      	str	r2, [r3, #64]	@ 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80029ec:	687b      	ldr	r3, [r7, #4]
 80029ee:	2202      	movs	r2, #2
 80029f0:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 80029f4:	687b      	ldr	r3, [r7, #4]
 80029f6:	681b      	ldr	r3, [r3, #0]
 80029f8:	681b      	ldr	r3, [r3, #0]
 80029fa:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 80029fc:	68fb      	ldr	r3, [r7, #12]
 80029fe:	f423 43ff 	bic.w	r3, r3, #32640	@ 0x7f80
 8002a02:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8002a06:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8002a08:	687b      	ldr	r3, [r7, #4]
 8002a0a:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002a0c:	687b      	ldr	r3, [r7, #4]
 8002a0e:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 8002a10:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002a12:	687b      	ldr	r3, [r7, #4]
 8002a14:	691b      	ldr	r3, [r3, #16]
 8002a16:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002a18:	687b      	ldr	r3, [r7, #4]
 8002a1a:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002a1c:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002a1e:	687b      	ldr	r3, [r7, #4]
 8002a20:	699b      	ldr	r3, [r3, #24]
 8002a22:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002a24:	687b      	ldr	r3, [r7, #4]
 8002a26:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002a28:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002a2a:	687b      	ldr	r3, [r7, #4]
 8002a2c:	6a1b      	ldr	r3, [r3, #32]
 8002a2e:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8002a30:	68fa      	ldr	r2, [r7, #12]
 8002a32:	4313      	orrs	r3, r2
 8002a34:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8002a36:	687b      	ldr	r3, [r7, #4]
 8002a38:	681b      	ldr	r3, [r3, #0]
 8002a3a:	68fa      	ldr	r2, [r7, #12]
 8002a3c:	601a      	str	r2, [r3, #0]
#endif /* DMAMUX1 */

#if !defined (DMAMUX1)

  /* Set request selection */
  if (hdma->Init.Direction != DMA_MEMORY_TO_MEMORY)
 8002a3e:	687b      	ldr	r3, [r7, #4]
 8002a40:	689b      	ldr	r3, [r3, #8]
 8002a42:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8002a46:	d039      	beq.n	8002abc <HAL_DMA_Init+0x12c>
  {
    /* Write to DMA channel selection register */
    if (DMA1 == hdma->DmaBaseAddress)
 8002a48:	687b      	ldr	r3, [r7, #4]
 8002a4a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002a4c:	4a27      	ldr	r2, [pc, #156]	@ (8002aec <HAL_DMA_Init+0x15c>)
 8002a4e:	4293      	cmp	r3, r2
 8002a50:	d11a      	bne.n	8002a88 <HAL_DMA_Init+0xf8>
    {
      /* Reset request selection for DMA1 Channelx */
      DMA1_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 8002a52:	4b29      	ldr	r3, [pc, #164]	@ (8002af8 <HAL_DMA_Init+0x168>)
 8002a54:	681a      	ldr	r2, [r3, #0]
 8002a56:	687b      	ldr	r3, [r7, #4]
 8002a58:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002a5a:	f003 031c 	and.w	r3, r3, #28
 8002a5e:	210f      	movs	r1, #15
 8002a60:	fa01 f303 	lsl.w	r3, r1, r3
 8002a64:	43db      	mvns	r3, r3
 8002a66:	4924      	ldr	r1, [pc, #144]	@ (8002af8 <HAL_DMA_Init+0x168>)
 8002a68:	4013      	ands	r3, r2
 8002a6a:	600b      	str	r3, [r1, #0]

      /* Configure request selection for DMA1 Channelx */
      DMA1_CSELR->CSELR |= (uint32_t)(hdma->Init.Request << (hdma->ChannelIndex & 0x1cU));
 8002a6c:	4b22      	ldr	r3, [pc, #136]	@ (8002af8 <HAL_DMA_Init+0x168>)
 8002a6e:	681a      	ldr	r2, [r3, #0]
 8002a70:	687b      	ldr	r3, [r7, #4]
 8002a72:	6859      	ldr	r1, [r3, #4]
 8002a74:	687b      	ldr	r3, [r7, #4]
 8002a76:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002a78:	f003 031c 	and.w	r3, r3, #28
 8002a7c:	fa01 f303 	lsl.w	r3, r1, r3
 8002a80:	491d      	ldr	r1, [pc, #116]	@ (8002af8 <HAL_DMA_Init+0x168>)
 8002a82:	4313      	orrs	r3, r2
 8002a84:	600b      	str	r3, [r1, #0]
 8002a86:	e019      	b.n	8002abc <HAL_DMA_Init+0x12c>
    }
    else /* DMA2 */
    {
      /* Reset request selection for DMA2 Channelx */
      DMA2_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 8002a88:	4b1c      	ldr	r3, [pc, #112]	@ (8002afc <HAL_DMA_Init+0x16c>)
 8002a8a:	681a      	ldr	r2, [r3, #0]
 8002a8c:	687b      	ldr	r3, [r7, #4]
 8002a8e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002a90:	f003 031c 	and.w	r3, r3, #28
 8002a94:	210f      	movs	r1, #15
 8002a96:	fa01 f303 	lsl.w	r3, r1, r3
 8002a9a:	43db      	mvns	r3, r3
 8002a9c:	4917      	ldr	r1, [pc, #92]	@ (8002afc <HAL_DMA_Init+0x16c>)
 8002a9e:	4013      	ands	r3, r2
 8002aa0:	600b      	str	r3, [r1, #0]

      /* Configure request selection for DMA2 Channelx */
      DMA2_CSELR->CSELR |= (uint32_t)(hdma->Init.Request << (hdma->ChannelIndex & 0x1cU));
 8002aa2:	4b16      	ldr	r3, [pc, #88]	@ (8002afc <HAL_DMA_Init+0x16c>)
 8002aa4:	681a      	ldr	r2, [r3, #0]
 8002aa6:	687b      	ldr	r3, [r7, #4]
 8002aa8:	6859      	ldr	r1, [r3, #4]
 8002aaa:	687b      	ldr	r3, [r7, #4]
 8002aac:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002aae:	f003 031c 	and.w	r3, r3, #28
 8002ab2:	fa01 f303 	lsl.w	r3, r1, r3
 8002ab6:	4911      	ldr	r1, [pc, #68]	@ (8002afc <HAL_DMA_Init+0x16c>)
 8002ab8:	4313      	orrs	r3, r2
 8002aba:	600b      	str	r3, [r1, #0]
#endif /* STM32L431xx || STM32L432xx || STM32L433xx || STM32L442xx || STM32L443xx */
  /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L442xx || STM32L486xx */
  /* STM32L496xx || STM32L4A6xx                                              */

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002abc:	687b      	ldr	r3, [r7, #4]
 8002abe:	2200      	movs	r2, #0
 8002ac0:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8002ac2:	687b      	ldr	r3, [r7, #4]
 8002ac4:	2201      	movs	r2, #1
 8002ac6:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8002aca:	687b      	ldr	r3, [r7, #4]
 8002acc:	2200      	movs	r2, #0
 8002ace:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 8002ad2:	2300      	movs	r3, #0
}
 8002ad4:	4618      	mov	r0, r3
 8002ad6:	3714      	adds	r7, #20
 8002ad8:	46bd      	mov	sp, r7
 8002ada:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ade:	4770      	bx	lr
 8002ae0:	40020407 	.word	0x40020407
 8002ae4:	bffdfff8 	.word	0xbffdfff8
 8002ae8:	cccccccd 	.word	0xcccccccd
 8002aec:	40020000 	.word	0x40020000
 8002af0:	bffdfbf8 	.word	0xbffdfbf8
 8002af4:	40020400 	.word	0x40020400
 8002af8:	400200a8 	.word	0x400200a8
 8002afc:	400204a8 	.word	0x400204a8

08002b00 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002b00:	b580      	push	{r7, lr}
 8002b02:	b086      	sub	sp, #24
 8002b04:	af00      	add	r7, sp, #0
 8002b06:	60f8      	str	r0, [r7, #12]
 8002b08:	60b9      	str	r1, [r7, #8]
 8002b0a:	607a      	str	r2, [r7, #4]
 8002b0c:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8002b0e:	2300      	movs	r3, #0
 8002b10:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8002b12:	68fb      	ldr	r3, [r7, #12]
 8002b14:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8002b18:	2b01      	cmp	r3, #1
 8002b1a:	d101      	bne.n	8002b20 <HAL_DMA_Start_IT+0x20>
 8002b1c:	2302      	movs	r3, #2
 8002b1e:	e04b      	b.n	8002bb8 <HAL_DMA_Start_IT+0xb8>
 8002b20:	68fb      	ldr	r3, [r7, #12]
 8002b22:	2201      	movs	r2, #1
 8002b24:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  if (HAL_DMA_STATE_READY == hdma->State)
 8002b28:	68fb      	ldr	r3, [r7, #12]
 8002b2a:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8002b2e:	b2db      	uxtb	r3, r3
 8002b30:	2b01      	cmp	r3, #1
 8002b32:	d13a      	bne.n	8002baa <HAL_DMA_Start_IT+0xaa>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8002b34:	68fb      	ldr	r3, [r7, #12]
 8002b36:	2202      	movs	r2, #2
 8002b38:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002b3c:	68fb      	ldr	r3, [r7, #12]
 8002b3e:	2200      	movs	r2, #0
 8002b40:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8002b42:	68fb      	ldr	r3, [r7, #12]
 8002b44:	681b      	ldr	r3, [r3, #0]
 8002b46:	681a      	ldr	r2, [r3, #0]
 8002b48:	68fb      	ldr	r3, [r7, #12]
 8002b4a:	681b      	ldr	r3, [r3, #0]
 8002b4c:	f022 0201 	bic.w	r2, r2, #1
 8002b50:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8002b52:	683b      	ldr	r3, [r7, #0]
 8002b54:	687a      	ldr	r2, [r7, #4]
 8002b56:	68b9      	ldr	r1, [r7, #8]
 8002b58:	68f8      	ldr	r0, [r7, #12]
 8002b5a:	f000 f921 	bl	8002da0 <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if (NULL != hdma->XferHalfCpltCallback)
 8002b5e:	68fb      	ldr	r3, [r7, #12]
 8002b60:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002b62:	2b00      	cmp	r3, #0
 8002b64:	d008      	beq.n	8002b78 <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002b66:	68fb      	ldr	r3, [r7, #12]
 8002b68:	681b      	ldr	r3, [r3, #0]
 8002b6a:	681a      	ldr	r2, [r3, #0]
 8002b6c:	68fb      	ldr	r3, [r7, #12]
 8002b6e:	681b      	ldr	r3, [r3, #0]
 8002b70:	f042 020e 	orr.w	r2, r2, #14
 8002b74:	601a      	str	r2, [r3, #0]
 8002b76:	e00f      	b.n	8002b98 <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8002b78:	68fb      	ldr	r3, [r7, #12]
 8002b7a:	681b      	ldr	r3, [r3, #0]
 8002b7c:	681a      	ldr	r2, [r3, #0]
 8002b7e:	68fb      	ldr	r3, [r7, #12]
 8002b80:	681b      	ldr	r3, [r3, #0]
 8002b82:	f022 0204 	bic.w	r2, r2, #4
 8002b86:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8002b88:	68fb      	ldr	r3, [r7, #12]
 8002b8a:	681b      	ldr	r3, [r3, #0]
 8002b8c:	681a      	ldr	r2, [r3, #0]
 8002b8e:	68fb      	ldr	r3, [r7, #12]
 8002b90:	681b      	ldr	r3, [r3, #0]
 8002b92:	f042 020a 	orr.w	r2, r2, #10
 8002b96:	601a      	str	r2, [r3, #0]
    }

#endif /* DMAMUX1 */

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8002b98:	68fb      	ldr	r3, [r7, #12]
 8002b9a:	681b      	ldr	r3, [r3, #0]
 8002b9c:	681a      	ldr	r2, [r3, #0]
 8002b9e:	68fb      	ldr	r3, [r7, #12]
 8002ba0:	681b      	ldr	r3, [r3, #0]
 8002ba2:	f042 0201 	orr.w	r2, r2, #1
 8002ba6:	601a      	str	r2, [r3, #0]
 8002ba8:	e005      	b.n	8002bb6 <HAL_DMA_Start_IT+0xb6>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002baa:	68fb      	ldr	r3, [r7, #12]
 8002bac:	2200      	movs	r2, #0
 8002bae:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Remain BUSY */
    status = HAL_BUSY;
 8002bb2:	2302      	movs	r3, #2
 8002bb4:	75fb      	strb	r3, [r7, #23]
  }
  return status;
 8002bb6:	7dfb      	ldrb	r3, [r7, #23]
}
 8002bb8:	4618      	mov	r0, r3
 8002bba:	3718      	adds	r7, #24
 8002bbc:	46bd      	mov	sp, r7
 8002bbe:	bd80      	pop	{r7, pc}

08002bc0 <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8002bc0:	b580      	push	{r7, lr}
 8002bc2:	b084      	sub	sp, #16
 8002bc4:	af00      	add	r7, sp, #0
 8002bc6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002bc8:	2300      	movs	r3, #0
 8002bca:	73fb      	strb	r3, [r7, #15]

  if (HAL_DMA_STATE_BUSY != hdma->State)
 8002bcc:	687b      	ldr	r3, [r7, #4]
 8002bce:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8002bd2:	b2db      	uxtb	r3, r3
 8002bd4:	2b02      	cmp	r3, #2
 8002bd6:	d005      	beq.n	8002be4 <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002bd8:	687b      	ldr	r3, [r7, #4]
 8002bda:	2204      	movs	r2, #4
 8002bdc:	63da      	str	r2, [r3, #60]	@ 0x3c

    status = HAL_ERROR;
 8002bde:	2301      	movs	r3, #1
 8002be0:	73fb      	strb	r3, [r7, #15]
 8002be2:	e029      	b.n	8002c38 <HAL_DMA_Abort_IT+0x78>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002be4:	687b      	ldr	r3, [r7, #4]
 8002be6:	681b      	ldr	r3, [r3, #0]
 8002be8:	681a      	ldr	r2, [r3, #0]
 8002bea:	687b      	ldr	r3, [r7, #4]
 8002bec:	681b      	ldr	r3, [r3, #0]
 8002bee:	f022 020e 	bic.w	r2, r2, #14
 8002bf2:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8002bf4:	687b      	ldr	r3, [r7, #4]
 8002bf6:	681b      	ldr	r3, [r3, #0]
 8002bf8:	681a      	ldr	r2, [r3, #0]
 8002bfa:	687b      	ldr	r3, [r7, #4]
 8002bfc:	681b      	ldr	r3, [r3, #0]
 8002bfe:	f022 0201 	bic.w	r2, r2, #1
 8002c02:	601a      	str	r2, [r3, #0]
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
    }

#else
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8002c04:	687b      	ldr	r3, [r7, #4]
 8002c06:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002c08:	f003 021c 	and.w	r2, r3, #28
 8002c0c:	687b      	ldr	r3, [r7, #4]
 8002c0e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002c10:	2101      	movs	r1, #1
 8002c12:	fa01 f202 	lsl.w	r2, r1, r2
 8002c16:	605a      	str	r2, [r3, #4]
#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8002c18:	687b      	ldr	r3, [r7, #4]
 8002c1a:	2201      	movs	r2, #1
 8002c1c:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002c20:	687b      	ldr	r3, [r7, #4]
 8002c22:	2200      	movs	r2, #0
 8002c24:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 8002c28:	687b      	ldr	r3, [r7, #4]
 8002c2a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002c2c:	2b00      	cmp	r3, #0
 8002c2e:	d003      	beq.n	8002c38 <HAL_DMA_Abort_IT+0x78>
    {
      hdma->XferAbortCallback(hdma);
 8002c30:	687b      	ldr	r3, [r7, #4]
 8002c32:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002c34:	6878      	ldr	r0, [r7, #4]
 8002c36:	4798      	blx	r3
    }
  }
  return status;
 8002c38:	7bfb      	ldrb	r3, [r7, #15]
}
 8002c3a:	4618      	mov	r0, r3
 8002c3c:	3710      	adds	r7, #16
 8002c3e:	46bd      	mov	sp, r7
 8002c40:	bd80      	pop	{r7, pc}

08002c42 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8002c42:	b580      	push	{r7, lr}
 8002c44:	b084      	sub	sp, #16
 8002c46:	af00      	add	r7, sp, #0
 8002c48:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8002c4a:	687b      	ldr	r3, [r7, #4]
 8002c4c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002c4e:	681b      	ldr	r3, [r3, #0]
 8002c50:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8002c52:	687b      	ldr	r3, [r7, #4]
 8002c54:	681b      	ldr	r3, [r3, #0]
 8002c56:	681b      	ldr	r3, [r3, #0]
 8002c58:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_HT) != 0U))
 8002c5a:	687b      	ldr	r3, [r7, #4]
 8002c5c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002c5e:	f003 031c 	and.w	r3, r3, #28
 8002c62:	2204      	movs	r2, #4
 8002c64:	409a      	lsls	r2, r3
 8002c66:	68fb      	ldr	r3, [r7, #12]
 8002c68:	4013      	ands	r3, r2
 8002c6a:	2b00      	cmp	r3, #0
 8002c6c:	d026      	beq.n	8002cbc <HAL_DMA_IRQHandler+0x7a>
 8002c6e:	68bb      	ldr	r3, [r7, #8]
 8002c70:	f003 0304 	and.w	r3, r3, #4
 8002c74:	2b00      	cmp	r3, #0
 8002c76:	d021      	beq.n	8002cbc <HAL_DMA_IRQHandler+0x7a>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8002c78:	687b      	ldr	r3, [r7, #4]
 8002c7a:	681b      	ldr	r3, [r3, #0]
 8002c7c:	681b      	ldr	r3, [r3, #0]
 8002c7e:	f003 0320 	and.w	r3, r3, #32
 8002c82:	2b00      	cmp	r3, #0
 8002c84:	d107      	bne.n	8002c96 <HAL_DMA_IRQHandler+0x54>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8002c86:	687b      	ldr	r3, [r7, #4]
 8002c88:	681b      	ldr	r3, [r3, #0]
 8002c8a:	681a      	ldr	r2, [r3, #0]
 8002c8c:	687b      	ldr	r3, [r7, #4]
 8002c8e:	681b      	ldr	r3, [r3, #0]
 8002c90:	f022 0204 	bic.w	r2, r2, #4
 8002c94:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    hdma->DmaBaseAddress->IFCR = DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1CU);
 8002c96:	687b      	ldr	r3, [r7, #4]
 8002c98:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002c9a:	f003 021c 	and.w	r2, r3, #28
 8002c9e:	687b      	ldr	r3, [r7, #4]
 8002ca0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002ca2:	2104      	movs	r1, #4
 8002ca4:	fa01 f202 	lsl.w	r2, r1, r2
 8002ca8:	605a      	str	r2, [r3, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if (hdma->XferHalfCpltCallback != NULL)
 8002caa:	687b      	ldr	r3, [r7, #4]
 8002cac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002cae:	2b00      	cmp	r3, #0
 8002cb0:	d071      	beq.n	8002d96 <HAL_DMA_IRQHandler+0x154>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 8002cb2:	687b      	ldr	r3, [r7, #4]
 8002cb4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002cb6:	6878      	ldr	r0, [r7, #4]
 8002cb8:	4798      	blx	r3
    if (hdma->XferHalfCpltCallback != NULL)
 8002cba:	e06c      	b.n	8002d96 <HAL_DMA_IRQHandler+0x154>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TC) != 0U))
 8002cbc:	687b      	ldr	r3, [r7, #4]
 8002cbe:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002cc0:	f003 031c 	and.w	r3, r3, #28
 8002cc4:	2202      	movs	r2, #2
 8002cc6:	409a      	lsls	r2, r3
 8002cc8:	68fb      	ldr	r3, [r7, #12]
 8002cca:	4013      	ands	r3, r2
 8002ccc:	2b00      	cmp	r3, #0
 8002cce:	d02e      	beq.n	8002d2e <HAL_DMA_IRQHandler+0xec>
 8002cd0:	68bb      	ldr	r3, [r7, #8]
 8002cd2:	f003 0302 	and.w	r3, r3, #2
 8002cd6:	2b00      	cmp	r3, #0
 8002cd8:	d029      	beq.n	8002d2e <HAL_DMA_IRQHandler+0xec>
  {
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8002cda:	687b      	ldr	r3, [r7, #4]
 8002cdc:	681b      	ldr	r3, [r3, #0]
 8002cde:	681b      	ldr	r3, [r3, #0]
 8002ce0:	f003 0320 	and.w	r3, r3, #32
 8002ce4:	2b00      	cmp	r3, #0
 8002ce6:	d10b      	bne.n	8002d00 <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      /* Disable the transfer complete and error interrupt */
      /* if the DMA mode is not CIRCULAR  */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8002ce8:	687b      	ldr	r3, [r7, #4]
 8002cea:	681b      	ldr	r3, [r3, #0]
 8002cec:	681a      	ldr	r2, [r3, #0]
 8002cee:	687b      	ldr	r3, [r7, #4]
 8002cf0:	681b      	ldr	r3, [r3, #0]
 8002cf2:	f022 020a 	bic.w	r2, r2, #10
 8002cf6:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8002cf8:	687b      	ldr	r3, [r7, #4]
 8002cfa:	2201      	movs	r2, #1
 8002cfc:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1CU));
 8002d00:	687b      	ldr	r3, [r7, #4]
 8002d02:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002d04:	f003 021c 	and.w	r2, r3, #28
 8002d08:	687b      	ldr	r3, [r7, #4]
 8002d0a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002d0c:	2102      	movs	r1, #2
 8002d0e:	fa01 f202 	lsl.w	r2, r1, r2
 8002d12:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002d14:	687b      	ldr	r3, [r7, #4]
 8002d16:	2200      	movs	r2, #0
 8002d18:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferCpltCallback != NULL)
 8002d1c:	687b      	ldr	r3, [r7, #4]
 8002d1e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002d20:	2b00      	cmp	r3, #0
 8002d22:	d038      	beq.n	8002d96 <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8002d24:	687b      	ldr	r3, [r7, #4]
 8002d26:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002d28:	6878      	ldr	r0, [r7, #4]
 8002d2a:	4798      	blx	r3
    if (hdma->XferCpltCallback != NULL)
 8002d2c:	e033      	b.n	8002d96 <HAL_DMA_IRQHandler+0x154>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (((flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TE) !=  0U))
 8002d2e:	687b      	ldr	r3, [r7, #4]
 8002d30:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002d32:	f003 031c 	and.w	r3, r3, #28
 8002d36:	2208      	movs	r2, #8
 8002d38:	409a      	lsls	r2, r3
 8002d3a:	68fb      	ldr	r3, [r7, #12]
 8002d3c:	4013      	ands	r3, r2
 8002d3e:	2b00      	cmp	r3, #0
 8002d40:	d02a      	beq.n	8002d98 <HAL_DMA_IRQHandler+0x156>
 8002d42:	68bb      	ldr	r3, [r7, #8]
 8002d44:	f003 0308 	and.w	r3, r3, #8
 8002d48:	2b00      	cmp	r3, #0
 8002d4a:	d025      	beq.n	8002d98 <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002d4c:	687b      	ldr	r3, [r7, #4]
 8002d4e:	681b      	ldr	r3, [r3, #0]
 8002d50:	681a      	ldr	r2, [r3, #0]
 8002d52:	687b      	ldr	r3, [r7, #4]
 8002d54:	681b      	ldr	r3, [r3, #0]
 8002d56:	f022 020e 	bic.w	r2, r2, #14
 8002d5a:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8002d5c:	687b      	ldr	r3, [r7, #4]
 8002d5e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002d60:	f003 021c 	and.w	r2, r3, #28
 8002d64:	687b      	ldr	r3, [r7, #4]
 8002d66:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002d68:	2101      	movs	r1, #1
 8002d6a:	fa01 f202 	lsl.w	r2, r1, r2
 8002d6e:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8002d70:	687b      	ldr	r3, [r7, #4]
 8002d72:	2201      	movs	r2, #1
 8002d74:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8002d76:	687b      	ldr	r3, [r7, #4]
 8002d78:	2201      	movs	r2, #1
 8002d7a:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002d7e:	687b      	ldr	r3, [r7, #4]
 8002d80:	2200      	movs	r2, #0
 8002d82:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferErrorCallback != NULL)
 8002d86:	687b      	ldr	r3, [r7, #4]
 8002d88:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002d8a:	2b00      	cmp	r3, #0
 8002d8c:	d004      	beq.n	8002d98 <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8002d8e:	687b      	ldr	r3, [r7, #4]
 8002d90:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002d92:	6878      	ldr	r0, [r7, #4]
 8002d94:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 8002d96:	bf00      	nop
 8002d98:	bf00      	nop
}
 8002d9a:	3710      	adds	r7, #16
 8002d9c:	46bd      	mov	sp, r7
 8002d9e:	bd80      	pop	{r7, pc}

08002da0 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002da0:	b480      	push	{r7}
 8002da2:	b085      	sub	sp, #20
 8002da4:	af00      	add	r7, sp, #0
 8002da6:	60f8      	str	r0, [r7, #12]
 8002da8:	60b9      	str	r1, [r7, #8]
 8002daa:	607a      	str	r2, [r7, #4]
 8002dac:	603b      	str	r3, [r7, #0]
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
  }
#endif

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8002dae:	68fb      	ldr	r3, [r7, #12]
 8002db0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002db2:	f003 021c 	and.w	r2, r3, #28
 8002db6:	68fb      	ldr	r3, [r7, #12]
 8002db8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002dba:	2101      	movs	r1, #1
 8002dbc:	fa01 f202 	lsl.w	r2, r1, r2
 8002dc0:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8002dc2:	68fb      	ldr	r3, [r7, #12]
 8002dc4:	681b      	ldr	r3, [r3, #0]
 8002dc6:	683a      	ldr	r2, [r7, #0]
 8002dc8:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8002dca:	68fb      	ldr	r3, [r7, #12]
 8002dcc:	689b      	ldr	r3, [r3, #8]
 8002dce:	2b10      	cmp	r3, #16
 8002dd0:	d108      	bne.n	8002de4 <DMA_SetConfig+0x44>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8002dd2:	68fb      	ldr	r3, [r7, #12]
 8002dd4:	681b      	ldr	r3, [r3, #0]
 8002dd6:	687a      	ldr	r2, [r7, #4]
 8002dd8:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8002dda:	68fb      	ldr	r3, [r7, #12]
 8002ddc:	681b      	ldr	r3, [r3, #0]
 8002dde:	68ba      	ldr	r2, [r7, #8]
 8002de0:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8002de2:	e007      	b.n	8002df4 <DMA_SetConfig+0x54>
    hdma->Instance->CPAR = SrcAddress;
 8002de4:	68fb      	ldr	r3, [r7, #12]
 8002de6:	681b      	ldr	r3, [r3, #0]
 8002de8:	68ba      	ldr	r2, [r7, #8]
 8002dea:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8002dec:	68fb      	ldr	r3, [r7, #12]
 8002dee:	681b      	ldr	r3, [r3, #0]
 8002df0:	687a      	ldr	r2, [r7, #4]
 8002df2:	60da      	str	r2, [r3, #12]
}
 8002df4:	bf00      	nop
 8002df6:	3714      	adds	r7, #20
 8002df8:	46bd      	mov	sp, r7
 8002dfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dfe:	4770      	bx	lr

08002e00 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002e00:	b480      	push	{r7}
 8002e02:	b087      	sub	sp, #28
 8002e04:	af00      	add	r7, sp, #0
 8002e06:	6078      	str	r0, [r7, #4]
 8002e08:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8002e0a:	2300      	movs	r3, #0
 8002e0c:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002e0e:	e17f      	b.n	8003110 <HAL_GPIO_Init+0x310>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8002e10:	683b      	ldr	r3, [r7, #0]
 8002e12:	681a      	ldr	r2, [r3, #0]
 8002e14:	2101      	movs	r1, #1
 8002e16:	697b      	ldr	r3, [r7, #20]
 8002e18:	fa01 f303 	lsl.w	r3, r1, r3
 8002e1c:	4013      	ands	r3, r2
 8002e1e:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8002e20:	68fb      	ldr	r3, [r7, #12]
 8002e22:	2b00      	cmp	r3, #0
 8002e24:	f000 8171 	beq.w	800310a <HAL_GPIO_Init+0x30a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8002e28:	683b      	ldr	r3, [r7, #0]
 8002e2a:	685b      	ldr	r3, [r3, #4]
 8002e2c:	f003 0303 	and.w	r3, r3, #3
 8002e30:	2b01      	cmp	r3, #1
 8002e32:	d005      	beq.n	8002e40 <HAL_GPIO_Init+0x40>
 8002e34:	683b      	ldr	r3, [r7, #0]
 8002e36:	685b      	ldr	r3, [r3, #4]
 8002e38:	f003 0303 	and.w	r3, r3, #3
 8002e3c:	2b02      	cmp	r3, #2
 8002e3e:	d130      	bne.n	8002ea2 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8002e40:	687b      	ldr	r3, [r7, #4]
 8002e42:	689b      	ldr	r3, [r3, #8]
 8002e44:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8002e46:	697b      	ldr	r3, [r7, #20]
 8002e48:	005b      	lsls	r3, r3, #1
 8002e4a:	2203      	movs	r2, #3
 8002e4c:	fa02 f303 	lsl.w	r3, r2, r3
 8002e50:	43db      	mvns	r3, r3
 8002e52:	693a      	ldr	r2, [r7, #16]
 8002e54:	4013      	ands	r3, r2
 8002e56:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8002e58:	683b      	ldr	r3, [r7, #0]
 8002e5a:	68da      	ldr	r2, [r3, #12]
 8002e5c:	697b      	ldr	r3, [r7, #20]
 8002e5e:	005b      	lsls	r3, r3, #1
 8002e60:	fa02 f303 	lsl.w	r3, r2, r3
 8002e64:	693a      	ldr	r2, [r7, #16]
 8002e66:	4313      	orrs	r3, r2
 8002e68:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8002e6a:	687b      	ldr	r3, [r7, #4]
 8002e6c:	693a      	ldr	r2, [r7, #16]
 8002e6e:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002e70:	687b      	ldr	r3, [r7, #4]
 8002e72:	685b      	ldr	r3, [r3, #4]
 8002e74:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8002e76:	2201      	movs	r2, #1
 8002e78:	697b      	ldr	r3, [r7, #20]
 8002e7a:	fa02 f303 	lsl.w	r3, r2, r3
 8002e7e:	43db      	mvns	r3, r3
 8002e80:	693a      	ldr	r2, [r7, #16]
 8002e82:	4013      	ands	r3, r2
 8002e84:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002e86:	683b      	ldr	r3, [r7, #0]
 8002e88:	685b      	ldr	r3, [r3, #4]
 8002e8a:	091b      	lsrs	r3, r3, #4
 8002e8c:	f003 0201 	and.w	r2, r3, #1
 8002e90:	697b      	ldr	r3, [r7, #20]
 8002e92:	fa02 f303 	lsl.w	r3, r2, r3
 8002e96:	693a      	ldr	r2, [r7, #16]
 8002e98:	4313      	orrs	r3, r2
 8002e9a:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8002e9c:	687b      	ldr	r3, [r7, #4]
 8002e9e:	693a      	ldr	r2, [r7, #16]
 8002ea0:	605a      	str	r2, [r3, #4]
      }

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)

      /* In case of Analog mode, check if ADC control mode is selected */
      if((GPIO_Init->Mode & GPIO_MODE_ANALOG) == GPIO_MODE_ANALOG)
 8002ea2:	683b      	ldr	r3, [r7, #0]
 8002ea4:	685b      	ldr	r3, [r3, #4]
 8002ea6:	f003 0303 	and.w	r3, r3, #3
 8002eaa:	2b03      	cmp	r3, #3
 8002eac:	d118      	bne.n	8002ee0 <HAL_GPIO_Init+0xe0>
      {
        /* Configure the IO Output Type */
        temp = GPIOx->ASCR;
 8002eae:	687b      	ldr	r3, [r7, #4]
 8002eb0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002eb2:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_ASCR_ASC0 << position) ;
 8002eb4:	2201      	movs	r2, #1
 8002eb6:	697b      	ldr	r3, [r7, #20]
 8002eb8:	fa02 f303 	lsl.w	r3, r2, r3
 8002ebc:	43db      	mvns	r3, r3
 8002ebe:	693a      	ldr	r2, [r7, #16]
 8002ec0:	4013      	ands	r3, r2
 8002ec2:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_MODE_ANALOG_ADC_CONTROL) >> 3) << position);
 8002ec4:	683b      	ldr	r3, [r7, #0]
 8002ec6:	685b      	ldr	r3, [r3, #4]
 8002ec8:	08db      	lsrs	r3, r3, #3
 8002eca:	f003 0201 	and.w	r2, r3, #1
 8002ece:	697b      	ldr	r3, [r7, #20]
 8002ed0:	fa02 f303 	lsl.w	r3, r2, r3
 8002ed4:	693a      	ldr	r2, [r7, #16]
 8002ed6:	4313      	orrs	r3, r2
 8002ed8:	613b      	str	r3, [r7, #16]
        GPIOx->ASCR = temp;
 8002eda:	687b      	ldr	r3, [r7, #4]
 8002edc:	693a      	ldr	r2, [r7, #16]
 8002ede:	62da      	str	r2, [r3, #44]	@ 0x2c
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002ee0:	683b      	ldr	r3, [r7, #0]
 8002ee2:	685b      	ldr	r3, [r3, #4]
 8002ee4:	f003 0303 	and.w	r3, r3, #3
 8002ee8:	2b03      	cmp	r3, #3
 8002eea:	d017      	beq.n	8002f1c <HAL_GPIO_Init+0x11c>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 8002eec:	687b      	ldr	r3, [r7, #4]
 8002eee:	68db      	ldr	r3, [r3, #12]
 8002ef0:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8002ef2:	697b      	ldr	r3, [r7, #20]
 8002ef4:	005b      	lsls	r3, r3, #1
 8002ef6:	2203      	movs	r2, #3
 8002ef8:	fa02 f303 	lsl.w	r3, r2, r3
 8002efc:	43db      	mvns	r3, r3
 8002efe:	693a      	ldr	r2, [r7, #16]
 8002f00:	4013      	ands	r3, r2
 8002f02:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002f04:	683b      	ldr	r3, [r7, #0]
 8002f06:	689a      	ldr	r2, [r3, #8]
 8002f08:	697b      	ldr	r3, [r7, #20]
 8002f0a:	005b      	lsls	r3, r3, #1
 8002f0c:	fa02 f303 	lsl.w	r3, r2, r3
 8002f10:	693a      	ldr	r2, [r7, #16]
 8002f12:	4313      	orrs	r3, r2
 8002f14:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8002f16:	687b      	ldr	r3, [r7, #4]
 8002f18:	693a      	ldr	r2, [r7, #16]
 8002f1a:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002f1c:	683b      	ldr	r3, [r7, #0]
 8002f1e:	685b      	ldr	r3, [r3, #4]
 8002f20:	f003 0303 	and.w	r3, r3, #3
 8002f24:	2b02      	cmp	r3, #2
 8002f26:	d123      	bne.n	8002f70 <HAL_GPIO_Init+0x170>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8002f28:	697b      	ldr	r3, [r7, #20]
 8002f2a:	08da      	lsrs	r2, r3, #3
 8002f2c:	687b      	ldr	r3, [r7, #4]
 8002f2e:	3208      	adds	r2, #8
 8002f30:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002f34:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8002f36:	697b      	ldr	r3, [r7, #20]
 8002f38:	f003 0307 	and.w	r3, r3, #7
 8002f3c:	009b      	lsls	r3, r3, #2
 8002f3e:	220f      	movs	r2, #15
 8002f40:	fa02 f303 	lsl.w	r3, r2, r3
 8002f44:	43db      	mvns	r3, r3
 8002f46:	693a      	ldr	r2, [r7, #16]
 8002f48:	4013      	ands	r3, r2
 8002f4a:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8002f4c:	683b      	ldr	r3, [r7, #0]
 8002f4e:	691a      	ldr	r2, [r3, #16]
 8002f50:	697b      	ldr	r3, [r7, #20]
 8002f52:	f003 0307 	and.w	r3, r3, #7
 8002f56:	009b      	lsls	r3, r3, #2
 8002f58:	fa02 f303 	lsl.w	r3, r2, r3
 8002f5c:	693a      	ldr	r2, [r7, #16]
 8002f5e:	4313      	orrs	r3, r2
 8002f60:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8002f62:	697b      	ldr	r3, [r7, #20]
 8002f64:	08da      	lsrs	r2, r3, #3
 8002f66:	687b      	ldr	r3, [r7, #4]
 8002f68:	3208      	adds	r2, #8
 8002f6a:	6939      	ldr	r1, [r7, #16]
 8002f6c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002f70:	687b      	ldr	r3, [r7, #4]
 8002f72:	681b      	ldr	r3, [r3, #0]
 8002f74:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8002f76:	697b      	ldr	r3, [r7, #20]
 8002f78:	005b      	lsls	r3, r3, #1
 8002f7a:	2203      	movs	r2, #3
 8002f7c:	fa02 f303 	lsl.w	r3, r2, r3
 8002f80:	43db      	mvns	r3, r3
 8002f82:	693a      	ldr	r2, [r7, #16]
 8002f84:	4013      	ands	r3, r2
 8002f86:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8002f88:	683b      	ldr	r3, [r7, #0]
 8002f8a:	685b      	ldr	r3, [r3, #4]
 8002f8c:	f003 0203 	and.w	r2, r3, #3
 8002f90:	697b      	ldr	r3, [r7, #20]
 8002f92:	005b      	lsls	r3, r3, #1
 8002f94:	fa02 f303 	lsl.w	r3, r2, r3
 8002f98:	693a      	ldr	r2, [r7, #16]
 8002f9a:	4313      	orrs	r3, r2
 8002f9c:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8002f9e:	687b      	ldr	r3, [r7, #4]
 8002fa0:	693a      	ldr	r2, [r7, #16]
 8002fa2:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8002fa4:	683b      	ldr	r3, [r7, #0]
 8002fa6:	685b      	ldr	r3, [r3, #4]
 8002fa8:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8002fac:	2b00      	cmp	r3, #0
 8002fae:	f000 80ac 	beq.w	800310a <HAL_GPIO_Init+0x30a>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002fb2:	4b5f      	ldr	r3, [pc, #380]	@ (8003130 <HAL_GPIO_Init+0x330>)
 8002fb4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002fb6:	4a5e      	ldr	r2, [pc, #376]	@ (8003130 <HAL_GPIO_Init+0x330>)
 8002fb8:	f043 0301 	orr.w	r3, r3, #1
 8002fbc:	6613      	str	r3, [r2, #96]	@ 0x60
 8002fbe:	4b5c      	ldr	r3, [pc, #368]	@ (8003130 <HAL_GPIO_Init+0x330>)
 8002fc0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002fc2:	f003 0301 	and.w	r3, r3, #1
 8002fc6:	60bb      	str	r3, [r7, #8]
 8002fc8:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8002fca:	4a5a      	ldr	r2, [pc, #360]	@ (8003134 <HAL_GPIO_Init+0x334>)
 8002fcc:	697b      	ldr	r3, [r7, #20]
 8002fce:	089b      	lsrs	r3, r3, #2
 8002fd0:	3302      	adds	r3, #2
 8002fd2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002fd6:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8002fd8:	697b      	ldr	r3, [r7, #20]
 8002fda:	f003 0303 	and.w	r3, r3, #3
 8002fde:	009b      	lsls	r3, r3, #2
 8002fe0:	220f      	movs	r2, #15
 8002fe2:	fa02 f303 	lsl.w	r3, r2, r3
 8002fe6:	43db      	mvns	r3, r3
 8002fe8:	693a      	ldr	r2, [r7, #16]
 8002fea:	4013      	ands	r3, r2
 8002fec:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8002fee:	687b      	ldr	r3, [r7, #4]
 8002ff0:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8002ff4:	d025      	beq.n	8003042 <HAL_GPIO_Init+0x242>
 8002ff6:	687b      	ldr	r3, [r7, #4]
 8002ff8:	4a4f      	ldr	r2, [pc, #316]	@ (8003138 <HAL_GPIO_Init+0x338>)
 8002ffa:	4293      	cmp	r3, r2
 8002ffc:	d01f      	beq.n	800303e <HAL_GPIO_Init+0x23e>
 8002ffe:	687b      	ldr	r3, [r7, #4]
 8003000:	4a4e      	ldr	r2, [pc, #312]	@ (800313c <HAL_GPIO_Init+0x33c>)
 8003002:	4293      	cmp	r3, r2
 8003004:	d019      	beq.n	800303a <HAL_GPIO_Init+0x23a>
 8003006:	687b      	ldr	r3, [r7, #4]
 8003008:	4a4d      	ldr	r2, [pc, #308]	@ (8003140 <HAL_GPIO_Init+0x340>)
 800300a:	4293      	cmp	r3, r2
 800300c:	d013      	beq.n	8003036 <HAL_GPIO_Init+0x236>
 800300e:	687b      	ldr	r3, [r7, #4]
 8003010:	4a4c      	ldr	r2, [pc, #304]	@ (8003144 <HAL_GPIO_Init+0x344>)
 8003012:	4293      	cmp	r3, r2
 8003014:	d00d      	beq.n	8003032 <HAL_GPIO_Init+0x232>
 8003016:	687b      	ldr	r3, [r7, #4]
 8003018:	4a4b      	ldr	r2, [pc, #300]	@ (8003148 <HAL_GPIO_Init+0x348>)
 800301a:	4293      	cmp	r3, r2
 800301c:	d007      	beq.n	800302e <HAL_GPIO_Init+0x22e>
 800301e:	687b      	ldr	r3, [r7, #4]
 8003020:	4a4a      	ldr	r2, [pc, #296]	@ (800314c <HAL_GPIO_Init+0x34c>)
 8003022:	4293      	cmp	r3, r2
 8003024:	d101      	bne.n	800302a <HAL_GPIO_Init+0x22a>
 8003026:	2306      	movs	r3, #6
 8003028:	e00c      	b.n	8003044 <HAL_GPIO_Init+0x244>
 800302a:	2307      	movs	r3, #7
 800302c:	e00a      	b.n	8003044 <HAL_GPIO_Init+0x244>
 800302e:	2305      	movs	r3, #5
 8003030:	e008      	b.n	8003044 <HAL_GPIO_Init+0x244>
 8003032:	2304      	movs	r3, #4
 8003034:	e006      	b.n	8003044 <HAL_GPIO_Init+0x244>
 8003036:	2303      	movs	r3, #3
 8003038:	e004      	b.n	8003044 <HAL_GPIO_Init+0x244>
 800303a:	2302      	movs	r3, #2
 800303c:	e002      	b.n	8003044 <HAL_GPIO_Init+0x244>
 800303e:	2301      	movs	r3, #1
 8003040:	e000      	b.n	8003044 <HAL_GPIO_Init+0x244>
 8003042:	2300      	movs	r3, #0
 8003044:	697a      	ldr	r2, [r7, #20]
 8003046:	f002 0203 	and.w	r2, r2, #3
 800304a:	0092      	lsls	r2, r2, #2
 800304c:	4093      	lsls	r3, r2
 800304e:	693a      	ldr	r2, [r7, #16]
 8003050:	4313      	orrs	r3, r2
 8003052:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8003054:	4937      	ldr	r1, [pc, #220]	@ (8003134 <HAL_GPIO_Init+0x334>)
 8003056:	697b      	ldr	r3, [r7, #20]
 8003058:	089b      	lsrs	r3, r3, #2
 800305a:	3302      	adds	r3, #2
 800305c:	693a      	ldr	r2, [r7, #16]
 800305e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8003062:	4b3b      	ldr	r3, [pc, #236]	@ (8003150 <HAL_GPIO_Init+0x350>)
 8003064:	689b      	ldr	r3, [r3, #8]
 8003066:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003068:	68fb      	ldr	r3, [r7, #12]
 800306a:	43db      	mvns	r3, r3
 800306c:	693a      	ldr	r2, [r7, #16]
 800306e:	4013      	ands	r3, r2
 8003070:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8003072:	683b      	ldr	r3, [r7, #0]
 8003074:	685b      	ldr	r3, [r3, #4]
 8003076:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800307a:	2b00      	cmp	r3, #0
 800307c:	d003      	beq.n	8003086 <HAL_GPIO_Init+0x286>
        {
          temp |= iocurrent;
 800307e:	693a      	ldr	r2, [r7, #16]
 8003080:	68fb      	ldr	r3, [r7, #12]
 8003082:	4313      	orrs	r3, r2
 8003084:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8003086:	4a32      	ldr	r2, [pc, #200]	@ (8003150 <HAL_GPIO_Init+0x350>)
 8003088:	693b      	ldr	r3, [r7, #16]
 800308a:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 800308c:	4b30      	ldr	r3, [pc, #192]	@ (8003150 <HAL_GPIO_Init+0x350>)
 800308e:	68db      	ldr	r3, [r3, #12]
 8003090:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003092:	68fb      	ldr	r3, [r7, #12]
 8003094:	43db      	mvns	r3, r3
 8003096:	693a      	ldr	r2, [r7, #16]
 8003098:	4013      	ands	r3, r2
 800309a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 800309c:	683b      	ldr	r3, [r7, #0]
 800309e:	685b      	ldr	r3, [r3, #4]
 80030a0:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80030a4:	2b00      	cmp	r3, #0
 80030a6:	d003      	beq.n	80030b0 <HAL_GPIO_Init+0x2b0>
        {
          temp |= iocurrent;
 80030a8:	693a      	ldr	r2, [r7, #16]
 80030aa:	68fb      	ldr	r3, [r7, #12]
 80030ac:	4313      	orrs	r3, r2
 80030ae:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 80030b0:	4a27      	ldr	r2, [pc, #156]	@ (8003150 <HAL_GPIO_Init+0x350>)
 80030b2:	693b      	ldr	r3, [r7, #16]
 80030b4:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 80030b6:	4b26      	ldr	r3, [pc, #152]	@ (8003150 <HAL_GPIO_Init+0x350>)
 80030b8:	685b      	ldr	r3, [r3, #4]
 80030ba:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80030bc:	68fb      	ldr	r3, [r7, #12]
 80030be:	43db      	mvns	r3, r3
 80030c0:	693a      	ldr	r2, [r7, #16]
 80030c2:	4013      	ands	r3, r2
 80030c4:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 80030c6:	683b      	ldr	r3, [r7, #0]
 80030c8:	685b      	ldr	r3, [r3, #4]
 80030ca:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80030ce:	2b00      	cmp	r3, #0
 80030d0:	d003      	beq.n	80030da <HAL_GPIO_Init+0x2da>
        {
          temp |= iocurrent;
 80030d2:	693a      	ldr	r2, [r7, #16]
 80030d4:	68fb      	ldr	r3, [r7, #12]
 80030d6:	4313      	orrs	r3, r2
 80030d8:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 80030da:	4a1d      	ldr	r2, [pc, #116]	@ (8003150 <HAL_GPIO_Init+0x350>)
 80030dc:	693b      	ldr	r3, [r7, #16]
 80030de:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 80030e0:	4b1b      	ldr	r3, [pc, #108]	@ (8003150 <HAL_GPIO_Init+0x350>)
 80030e2:	681b      	ldr	r3, [r3, #0]
 80030e4:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80030e6:	68fb      	ldr	r3, [r7, #12]
 80030e8:	43db      	mvns	r3, r3
 80030ea:	693a      	ldr	r2, [r7, #16]
 80030ec:	4013      	ands	r3, r2
 80030ee:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 80030f0:	683b      	ldr	r3, [r7, #0]
 80030f2:	685b      	ldr	r3, [r3, #4]
 80030f4:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80030f8:	2b00      	cmp	r3, #0
 80030fa:	d003      	beq.n	8003104 <HAL_GPIO_Init+0x304>
        {
          temp |= iocurrent;
 80030fc:	693a      	ldr	r2, [r7, #16]
 80030fe:	68fb      	ldr	r3, [r7, #12]
 8003100:	4313      	orrs	r3, r2
 8003102:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8003104:	4a12      	ldr	r2, [pc, #72]	@ (8003150 <HAL_GPIO_Init+0x350>)
 8003106:	693b      	ldr	r3, [r7, #16]
 8003108:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 800310a:	697b      	ldr	r3, [r7, #20]
 800310c:	3301      	adds	r3, #1
 800310e:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003110:	683b      	ldr	r3, [r7, #0]
 8003112:	681a      	ldr	r2, [r3, #0]
 8003114:	697b      	ldr	r3, [r7, #20]
 8003116:	fa22 f303 	lsr.w	r3, r2, r3
 800311a:	2b00      	cmp	r3, #0
 800311c:	f47f ae78 	bne.w	8002e10 <HAL_GPIO_Init+0x10>
  }
}
 8003120:	bf00      	nop
 8003122:	bf00      	nop
 8003124:	371c      	adds	r7, #28
 8003126:	46bd      	mov	sp, r7
 8003128:	f85d 7b04 	ldr.w	r7, [sp], #4
 800312c:	4770      	bx	lr
 800312e:	bf00      	nop
 8003130:	40021000 	.word	0x40021000
 8003134:	40010000 	.word	0x40010000
 8003138:	48000400 	.word	0x48000400
 800313c:	48000800 	.word	0x48000800
 8003140:	48000c00 	.word	0x48000c00
 8003144:	48001000 	.word	0x48001000
 8003148:	48001400 	.word	0x48001400
 800314c:	48001800 	.word	0x48001800
 8003150:	40010400 	.word	0x40010400

08003154 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003154:	b480      	push	{r7}
 8003156:	b083      	sub	sp, #12
 8003158:	af00      	add	r7, sp, #0
 800315a:	6078      	str	r0, [r7, #4]
 800315c:	460b      	mov	r3, r1
 800315e:	807b      	strh	r3, [r7, #2]
 8003160:	4613      	mov	r3, r2
 8003162:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8003164:	787b      	ldrb	r3, [r7, #1]
 8003166:	2b00      	cmp	r3, #0
 8003168:	d003      	beq.n	8003172 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 800316a:	887a      	ldrh	r2, [r7, #2]
 800316c:	687b      	ldr	r3, [r7, #4]
 800316e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8003170:	e002      	b.n	8003178 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8003172:	887a      	ldrh	r2, [r7, #2]
 8003174:	687b      	ldr	r3, [r7, #4]
 8003176:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8003178:	bf00      	nop
 800317a:	370c      	adds	r7, #12
 800317c:	46bd      	mov	sp, r7
 800317e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003182:	4770      	bx	lr

08003184 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8003184:	b480      	push	{r7}
 8003186:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 8003188:	4b04      	ldr	r3, [pc, #16]	@ (800319c <HAL_PWREx_GetVoltageRange+0x18>)
 800318a:	681b      	ldr	r3, [r3, #0]
 800318c:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
#endif
}
 8003190:	4618      	mov	r0, r3
 8003192:	46bd      	mov	sp, r7
 8003194:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003198:	4770      	bx	lr
 800319a:	bf00      	nop
 800319c:	40007000 	.word	0x40007000

080031a0 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 80031a0:	b480      	push	{r7}
 80031a2:	b085      	sub	sp, #20
 80031a4:	af00      	add	r7, sp, #0
 80031a6:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 80031a8:	687b      	ldr	r3, [r7, #4]
 80031aa:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80031ae:	d130      	bne.n	8003212 <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 80031b0:	4b23      	ldr	r3, [pc, #140]	@ (8003240 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80031b2:	681b      	ldr	r3, [r3, #0]
 80031b4:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 80031b8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80031bc:	d038      	beq.n	8003230 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 80031be:	4b20      	ldr	r3, [pc, #128]	@ (8003240 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80031c0:	681b      	ldr	r3, [r3, #0]
 80031c2:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 80031c6:	4a1e      	ldr	r2, [pc, #120]	@ (8003240 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80031c8:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80031cc:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 80031ce:	4b1d      	ldr	r3, [pc, #116]	@ (8003244 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 80031d0:	681b      	ldr	r3, [r3, #0]
 80031d2:	2232      	movs	r2, #50	@ 0x32
 80031d4:	fb02 f303 	mul.w	r3, r2, r3
 80031d8:	4a1b      	ldr	r2, [pc, #108]	@ (8003248 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 80031da:	fba2 2303 	umull	r2, r3, r2, r3
 80031de:	0c9b      	lsrs	r3, r3, #18
 80031e0:	3301      	adds	r3, #1
 80031e2:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80031e4:	e002      	b.n	80031ec <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 80031e6:	68fb      	ldr	r3, [r7, #12]
 80031e8:	3b01      	subs	r3, #1
 80031ea:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80031ec:	4b14      	ldr	r3, [pc, #80]	@ (8003240 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80031ee:	695b      	ldr	r3, [r3, #20]
 80031f0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80031f4:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80031f8:	d102      	bne.n	8003200 <HAL_PWREx_ControlVoltageScaling+0x60>
 80031fa:	68fb      	ldr	r3, [r7, #12]
 80031fc:	2b00      	cmp	r3, #0
 80031fe:	d1f2      	bne.n	80031e6 <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8003200:	4b0f      	ldr	r3, [pc, #60]	@ (8003240 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003202:	695b      	ldr	r3, [r3, #20]
 8003204:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003208:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800320c:	d110      	bne.n	8003230 <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 800320e:	2303      	movs	r3, #3
 8003210:	e00f      	b.n	8003232 <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 8003212:	4b0b      	ldr	r3, [pc, #44]	@ (8003240 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003214:	681b      	ldr	r3, [r3, #0]
 8003216:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 800321a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800321e:	d007      	beq.n	8003230 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8003220:	4b07      	ldr	r3, [pc, #28]	@ (8003240 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003222:	681b      	ldr	r3, [r3, #0]
 8003224:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8003228:	4a05      	ldr	r2, [pc, #20]	@ (8003240 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800322a:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800322e:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8003230:	2300      	movs	r3, #0
}
 8003232:	4618      	mov	r0, r3
 8003234:	3714      	adds	r7, #20
 8003236:	46bd      	mov	sp, r7
 8003238:	f85d 7b04 	ldr.w	r7, [sp], #4
 800323c:	4770      	bx	lr
 800323e:	bf00      	nop
 8003240:	40007000 	.word	0x40007000
 8003244:	20000008 	.word	0x20000008
 8003248:	431bde83 	.word	0x431bde83

0800324c <HAL_RCC_OscConfig>:
  * @note   If HSE failed to start, HSE should be disabled before recalling
            HAL_RCC_OscConfig().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800324c:	b580      	push	{r7, lr}
 800324e:	b088      	sub	sp, #32
 8003250:	af00      	add	r7, sp, #0
 8003252:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8003254:	687b      	ldr	r3, [r7, #4]
 8003256:	2b00      	cmp	r3, #0
 8003258:	d101      	bne.n	800325e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800325a:	2301      	movs	r3, #1
 800325c:	e3ca      	b.n	80039f4 <HAL_RCC_OscConfig+0x7a8>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 800325e:	4b97      	ldr	r3, [pc, #604]	@ (80034bc <HAL_RCC_OscConfig+0x270>)
 8003260:	689b      	ldr	r3, [r3, #8]
 8003262:	f003 030c 	and.w	r3, r3, #12
 8003266:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8003268:	4b94      	ldr	r3, [pc, #592]	@ (80034bc <HAL_RCC_OscConfig+0x270>)
 800326a:	68db      	ldr	r3, [r3, #12]
 800326c:	f003 0303 	and.w	r3, r3, #3
 8003270:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8003272:	687b      	ldr	r3, [r7, #4]
 8003274:	681b      	ldr	r3, [r3, #0]
 8003276:	f003 0310 	and.w	r3, r3, #16
 800327a:	2b00      	cmp	r3, #0
 800327c:	f000 80e4 	beq.w	8003448 <HAL_RCC_OscConfig+0x1fc>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8003280:	69bb      	ldr	r3, [r7, #24]
 8003282:	2b00      	cmp	r3, #0
 8003284:	d007      	beq.n	8003296 <HAL_RCC_OscConfig+0x4a>
 8003286:	69bb      	ldr	r3, [r7, #24]
 8003288:	2b0c      	cmp	r3, #12
 800328a:	f040 808b 	bne.w	80033a4 <HAL_RCC_OscConfig+0x158>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 800328e:	697b      	ldr	r3, [r7, #20]
 8003290:	2b01      	cmp	r3, #1
 8003292:	f040 8087 	bne.w	80033a4 <HAL_RCC_OscConfig+0x158>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8003296:	4b89      	ldr	r3, [pc, #548]	@ (80034bc <HAL_RCC_OscConfig+0x270>)
 8003298:	681b      	ldr	r3, [r3, #0]
 800329a:	f003 0302 	and.w	r3, r3, #2
 800329e:	2b00      	cmp	r3, #0
 80032a0:	d005      	beq.n	80032ae <HAL_RCC_OscConfig+0x62>
 80032a2:	687b      	ldr	r3, [r7, #4]
 80032a4:	699b      	ldr	r3, [r3, #24]
 80032a6:	2b00      	cmp	r3, #0
 80032a8:	d101      	bne.n	80032ae <HAL_RCC_OscConfig+0x62>
      {
        return HAL_ERROR;
 80032aa:	2301      	movs	r3, #1
 80032ac:	e3a2      	b.n	80039f4 <HAL_RCC_OscConfig+0x7a8>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 80032ae:	687b      	ldr	r3, [r7, #4]
 80032b0:	6a1a      	ldr	r2, [r3, #32]
 80032b2:	4b82      	ldr	r3, [pc, #520]	@ (80034bc <HAL_RCC_OscConfig+0x270>)
 80032b4:	681b      	ldr	r3, [r3, #0]
 80032b6:	f003 0308 	and.w	r3, r3, #8
 80032ba:	2b00      	cmp	r3, #0
 80032bc:	d004      	beq.n	80032c8 <HAL_RCC_OscConfig+0x7c>
 80032be:	4b7f      	ldr	r3, [pc, #508]	@ (80034bc <HAL_RCC_OscConfig+0x270>)
 80032c0:	681b      	ldr	r3, [r3, #0]
 80032c2:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80032c6:	e005      	b.n	80032d4 <HAL_RCC_OscConfig+0x88>
 80032c8:	4b7c      	ldr	r3, [pc, #496]	@ (80034bc <HAL_RCC_OscConfig+0x270>)
 80032ca:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80032ce:	091b      	lsrs	r3, r3, #4
 80032d0:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80032d4:	4293      	cmp	r3, r2
 80032d6:	d223      	bcs.n	8003320 <HAL_RCC_OscConfig+0xd4>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80032d8:	687b      	ldr	r3, [r7, #4]
 80032da:	6a1b      	ldr	r3, [r3, #32]
 80032dc:	4618      	mov	r0, r3
 80032de:	f000 fd3f 	bl	8003d60 <RCC_SetFlashLatencyFromMSIRange>
 80032e2:	4603      	mov	r3, r0
 80032e4:	2b00      	cmp	r3, #0
 80032e6:	d001      	beq.n	80032ec <HAL_RCC_OscConfig+0xa0>
          {
            return HAL_ERROR;
 80032e8:	2301      	movs	r3, #1
 80032ea:	e383      	b.n	80039f4 <HAL_RCC_OscConfig+0x7a8>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80032ec:	4b73      	ldr	r3, [pc, #460]	@ (80034bc <HAL_RCC_OscConfig+0x270>)
 80032ee:	681b      	ldr	r3, [r3, #0]
 80032f0:	4a72      	ldr	r2, [pc, #456]	@ (80034bc <HAL_RCC_OscConfig+0x270>)
 80032f2:	f043 0308 	orr.w	r3, r3, #8
 80032f6:	6013      	str	r3, [r2, #0]
 80032f8:	4b70      	ldr	r3, [pc, #448]	@ (80034bc <HAL_RCC_OscConfig+0x270>)
 80032fa:	681b      	ldr	r3, [r3, #0]
 80032fc:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003300:	687b      	ldr	r3, [r7, #4]
 8003302:	6a1b      	ldr	r3, [r3, #32]
 8003304:	496d      	ldr	r1, [pc, #436]	@ (80034bc <HAL_RCC_OscConfig+0x270>)
 8003306:	4313      	orrs	r3, r2
 8003308:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800330a:	4b6c      	ldr	r3, [pc, #432]	@ (80034bc <HAL_RCC_OscConfig+0x270>)
 800330c:	685b      	ldr	r3, [r3, #4]
 800330e:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8003312:	687b      	ldr	r3, [r7, #4]
 8003314:	69db      	ldr	r3, [r3, #28]
 8003316:	021b      	lsls	r3, r3, #8
 8003318:	4968      	ldr	r1, [pc, #416]	@ (80034bc <HAL_RCC_OscConfig+0x270>)
 800331a:	4313      	orrs	r3, r2
 800331c:	604b      	str	r3, [r1, #4]
 800331e:	e025      	b.n	800336c <HAL_RCC_OscConfig+0x120>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8003320:	4b66      	ldr	r3, [pc, #408]	@ (80034bc <HAL_RCC_OscConfig+0x270>)
 8003322:	681b      	ldr	r3, [r3, #0]
 8003324:	4a65      	ldr	r2, [pc, #404]	@ (80034bc <HAL_RCC_OscConfig+0x270>)
 8003326:	f043 0308 	orr.w	r3, r3, #8
 800332a:	6013      	str	r3, [r2, #0]
 800332c:	4b63      	ldr	r3, [pc, #396]	@ (80034bc <HAL_RCC_OscConfig+0x270>)
 800332e:	681b      	ldr	r3, [r3, #0]
 8003330:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003334:	687b      	ldr	r3, [r7, #4]
 8003336:	6a1b      	ldr	r3, [r3, #32]
 8003338:	4960      	ldr	r1, [pc, #384]	@ (80034bc <HAL_RCC_OscConfig+0x270>)
 800333a:	4313      	orrs	r3, r2
 800333c:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800333e:	4b5f      	ldr	r3, [pc, #380]	@ (80034bc <HAL_RCC_OscConfig+0x270>)
 8003340:	685b      	ldr	r3, [r3, #4]
 8003342:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8003346:	687b      	ldr	r3, [r7, #4]
 8003348:	69db      	ldr	r3, [r3, #28]
 800334a:	021b      	lsls	r3, r3, #8
 800334c:	495b      	ldr	r1, [pc, #364]	@ (80034bc <HAL_RCC_OscConfig+0x270>)
 800334e:	4313      	orrs	r3, r2
 8003350:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 8003352:	69bb      	ldr	r3, [r7, #24]
 8003354:	2b00      	cmp	r3, #0
 8003356:	d109      	bne.n	800336c <HAL_RCC_OscConfig+0x120>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8003358:	687b      	ldr	r3, [r7, #4]
 800335a:	6a1b      	ldr	r3, [r3, #32]
 800335c:	4618      	mov	r0, r3
 800335e:	f000 fcff 	bl	8003d60 <RCC_SetFlashLatencyFromMSIRange>
 8003362:	4603      	mov	r3, r0
 8003364:	2b00      	cmp	r3, #0
 8003366:	d001      	beq.n	800336c <HAL_RCC_OscConfig+0x120>
            {
              return HAL_ERROR;
 8003368:	2301      	movs	r3, #1
 800336a:	e343      	b.n	80039f4 <HAL_RCC_OscConfig+0x7a8>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 800336c:	f000 fc4a 	bl	8003c04 <HAL_RCC_GetSysClockFreq>
 8003370:	4602      	mov	r2, r0
 8003372:	4b52      	ldr	r3, [pc, #328]	@ (80034bc <HAL_RCC_OscConfig+0x270>)
 8003374:	689b      	ldr	r3, [r3, #8]
 8003376:	091b      	lsrs	r3, r3, #4
 8003378:	f003 030f 	and.w	r3, r3, #15
 800337c:	4950      	ldr	r1, [pc, #320]	@ (80034c0 <HAL_RCC_OscConfig+0x274>)
 800337e:	5ccb      	ldrb	r3, [r1, r3]
 8003380:	f003 031f 	and.w	r3, r3, #31
 8003384:	fa22 f303 	lsr.w	r3, r2, r3
 8003388:	4a4e      	ldr	r2, [pc, #312]	@ (80034c4 <HAL_RCC_OscConfig+0x278>)
 800338a:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 800338c:	4b4e      	ldr	r3, [pc, #312]	@ (80034c8 <HAL_RCC_OscConfig+0x27c>)
 800338e:	681b      	ldr	r3, [r3, #0]
 8003390:	4618      	mov	r0, r3
 8003392:	f7ff f96b 	bl	800266c <HAL_InitTick>
 8003396:	4603      	mov	r3, r0
 8003398:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 800339a:	7bfb      	ldrb	r3, [r7, #15]
 800339c:	2b00      	cmp	r3, #0
 800339e:	d052      	beq.n	8003446 <HAL_RCC_OscConfig+0x1fa>
        {
          return status;
 80033a0:	7bfb      	ldrb	r3, [r7, #15]
 80033a2:	e327      	b.n	80039f4 <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 80033a4:	687b      	ldr	r3, [r7, #4]
 80033a6:	699b      	ldr	r3, [r3, #24]
 80033a8:	2b00      	cmp	r3, #0
 80033aa:	d032      	beq.n	8003412 <HAL_RCC_OscConfig+0x1c6>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 80033ac:	4b43      	ldr	r3, [pc, #268]	@ (80034bc <HAL_RCC_OscConfig+0x270>)
 80033ae:	681b      	ldr	r3, [r3, #0]
 80033b0:	4a42      	ldr	r2, [pc, #264]	@ (80034bc <HAL_RCC_OscConfig+0x270>)
 80033b2:	f043 0301 	orr.w	r3, r3, #1
 80033b6:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 80033b8:	f7ff f9a8 	bl	800270c <HAL_GetTick>
 80033bc:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80033be:	e008      	b.n	80033d2 <HAL_RCC_OscConfig+0x186>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80033c0:	f7ff f9a4 	bl	800270c <HAL_GetTick>
 80033c4:	4602      	mov	r2, r0
 80033c6:	693b      	ldr	r3, [r7, #16]
 80033c8:	1ad3      	subs	r3, r2, r3
 80033ca:	2b02      	cmp	r3, #2
 80033cc:	d901      	bls.n	80033d2 <HAL_RCC_OscConfig+0x186>
          {
            return HAL_TIMEOUT;
 80033ce:	2303      	movs	r3, #3
 80033d0:	e310      	b.n	80039f4 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80033d2:	4b3a      	ldr	r3, [pc, #232]	@ (80034bc <HAL_RCC_OscConfig+0x270>)
 80033d4:	681b      	ldr	r3, [r3, #0]
 80033d6:	f003 0302 	and.w	r3, r3, #2
 80033da:	2b00      	cmp	r3, #0
 80033dc:	d0f0      	beq.n	80033c0 <HAL_RCC_OscConfig+0x174>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80033de:	4b37      	ldr	r3, [pc, #220]	@ (80034bc <HAL_RCC_OscConfig+0x270>)
 80033e0:	681b      	ldr	r3, [r3, #0]
 80033e2:	4a36      	ldr	r2, [pc, #216]	@ (80034bc <HAL_RCC_OscConfig+0x270>)
 80033e4:	f043 0308 	orr.w	r3, r3, #8
 80033e8:	6013      	str	r3, [r2, #0]
 80033ea:	4b34      	ldr	r3, [pc, #208]	@ (80034bc <HAL_RCC_OscConfig+0x270>)
 80033ec:	681b      	ldr	r3, [r3, #0]
 80033ee:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80033f2:	687b      	ldr	r3, [r7, #4]
 80033f4:	6a1b      	ldr	r3, [r3, #32]
 80033f6:	4931      	ldr	r1, [pc, #196]	@ (80034bc <HAL_RCC_OscConfig+0x270>)
 80033f8:	4313      	orrs	r3, r2
 80033fa:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80033fc:	4b2f      	ldr	r3, [pc, #188]	@ (80034bc <HAL_RCC_OscConfig+0x270>)
 80033fe:	685b      	ldr	r3, [r3, #4]
 8003400:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8003404:	687b      	ldr	r3, [r7, #4]
 8003406:	69db      	ldr	r3, [r3, #28]
 8003408:	021b      	lsls	r3, r3, #8
 800340a:	492c      	ldr	r1, [pc, #176]	@ (80034bc <HAL_RCC_OscConfig+0x270>)
 800340c:	4313      	orrs	r3, r2
 800340e:	604b      	str	r3, [r1, #4]
 8003410:	e01a      	b.n	8003448 <HAL_RCC_OscConfig+0x1fc>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8003412:	4b2a      	ldr	r3, [pc, #168]	@ (80034bc <HAL_RCC_OscConfig+0x270>)
 8003414:	681b      	ldr	r3, [r3, #0]
 8003416:	4a29      	ldr	r2, [pc, #164]	@ (80034bc <HAL_RCC_OscConfig+0x270>)
 8003418:	f023 0301 	bic.w	r3, r3, #1
 800341c:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 800341e:	f7ff f975 	bl	800270c <HAL_GetTick>
 8003422:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8003424:	e008      	b.n	8003438 <HAL_RCC_OscConfig+0x1ec>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8003426:	f7ff f971 	bl	800270c <HAL_GetTick>
 800342a:	4602      	mov	r2, r0
 800342c:	693b      	ldr	r3, [r7, #16]
 800342e:	1ad3      	subs	r3, r2, r3
 8003430:	2b02      	cmp	r3, #2
 8003432:	d901      	bls.n	8003438 <HAL_RCC_OscConfig+0x1ec>
          {
            return HAL_TIMEOUT;
 8003434:	2303      	movs	r3, #3
 8003436:	e2dd      	b.n	80039f4 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8003438:	4b20      	ldr	r3, [pc, #128]	@ (80034bc <HAL_RCC_OscConfig+0x270>)
 800343a:	681b      	ldr	r3, [r3, #0]
 800343c:	f003 0302 	and.w	r3, r3, #2
 8003440:	2b00      	cmp	r3, #0
 8003442:	d1f0      	bne.n	8003426 <HAL_RCC_OscConfig+0x1da>
 8003444:	e000      	b.n	8003448 <HAL_RCC_OscConfig+0x1fc>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8003446:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003448:	687b      	ldr	r3, [r7, #4]
 800344a:	681b      	ldr	r3, [r3, #0]
 800344c:	f003 0301 	and.w	r3, r3, #1
 8003450:	2b00      	cmp	r3, #0
 8003452:	d074      	beq.n	800353e <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8003454:	69bb      	ldr	r3, [r7, #24]
 8003456:	2b08      	cmp	r3, #8
 8003458:	d005      	beq.n	8003466 <HAL_RCC_OscConfig+0x21a>
 800345a:	69bb      	ldr	r3, [r7, #24]
 800345c:	2b0c      	cmp	r3, #12
 800345e:	d10e      	bne.n	800347e <HAL_RCC_OscConfig+0x232>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8003460:	697b      	ldr	r3, [r7, #20]
 8003462:	2b03      	cmp	r3, #3
 8003464:	d10b      	bne.n	800347e <HAL_RCC_OscConfig+0x232>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003466:	4b15      	ldr	r3, [pc, #84]	@ (80034bc <HAL_RCC_OscConfig+0x270>)
 8003468:	681b      	ldr	r3, [r3, #0]
 800346a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800346e:	2b00      	cmp	r3, #0
 8003470:	d064      	beq.n	800353c <HAL_RCC_OscConfig+0x2f0>
 8003472:	687b      	ldr	r3, [r7, #4]
 8003474:	685b      	ldr	r3, [r3, #4]
 8003476:	2b00      	cmp	r3, #0
 8003478:	d160      	bne.n	800353c <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 800347a:	2301      	movs	r3, #1
 800347c:	e2ba      	b.n	80039f4 <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800347e:	687b      	ldr	r3, [r7, #4]
 8003480:	685b      	ldr	r3, [r3, #4]
 8003482:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003486:	d106      	bne.n	8003496 <HAL_RCC_OscConfig+0x24a>
 8003488:	4b0c      	ldr	r3, [pc, #48]	@ (80034bc <HAL_RCC_OscConfig+0x270>)
 800348a:	681b      	ldr	r3, [r3, #0]
 800348c:	4a0b      	ldr	r2, [pc, #44]	@ (80034bc <HAL_RCC_OscConfig+0x270>)
 800348e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003492:	6013      	str	r3, [r2, #0]
 8003494:	e026      	b.n	80034e4 <HAL_RCC_OscConfig+0x298>
 8003496:	687b      	ldr	r3, [r7, #4]
 8003498:	685b      	ldr	r3, [r3, #4]
 800349a:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800349e:	d115      	bne.n	80034cc <HAL_RCC_OscConfig+0x280>
 80034a0:	4b06      	ldr	r3, [pc, #24]	@ (80034bc <HAL_RCC_OscConfig+0x270>)
 80034a2:	681b      	ldr	r3, [r3, #0]
 80034a4:	4a05      	ldr	r2, [pc, #20]	@ (80034bc <HAL_RCC_OscConfig+0x270>)
 80034a6:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80034aa:	6013      	str	r3, [r2, #0]
 80034ac:	4b03      	ldr	r3, [pc, #12]	@ (80034bc <HAL_RCC_OscConfig+0x270>)
 80034ae:	681b      	ldr	r3, [r3, #0]
 80034b0:	4a02      	ldr	r2, [pc, #8]	@ (80034bc <HAL_RCC_OscConfig+0x270>)
 80034b2:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80034b6:	6013      	str	r3, [r2, #0]
 80034b8:	e014      	b.n	80034e4 <HAL_RCC_OscConfig+0x298>
 80034ba:	bf00      	nop
 80034bc:	40021000 	.word	0x40021000
 80034c0:	0800b580 	.word	0x0800b580
 80034c4:	20000008 	.word	0x20000008
 80034c8:	2000000c 	.word	0x2000000c
 80034cc:	4ba0      	ldr	r3, [pc, #640]	@ (8003750 <HAL_RCC_OscConfig+0x504>)
 80034ce:	681b      	ldr	r3, [r3, #0]
 80034d0:	4a9f      	ldr	r2, [pc, #636]	@ (8003750 <HAL_RCC_OscConfig+0x504>)
 80034d2:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80034d6:	6013      	str	r3, [r2, #0]
 80034d8:	4b9d      	ldr	r3, [pc, #628]	@ (8003750 <HAL_RCC_OscConfig+0x504>)
 80034da:	681b      	ldr	r3, [r3, #0]
 80034dc:	4a9c      	ldr	r2, [pc, #624]	@ (8003750 <HAL_RCC_OscConfig+0x504>)
 80034de:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80034e2:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80034e4:	687b      	ldr	r3, [r7, #4]
 80034e6:	685b      	ldr	r3, [r3, #4]
 80034e8:	2b00      	cmp	r3, #0
 80034ea:	d013      	beq.n	8003514 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80034ec:	f7ff f90e 	bl	800270c <HAL_GetTick>
 80034f0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80034f2:	e008      	b.n	8003506 <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80034f4:	f7ff f90a 	bl	800270c <HAL_GetTick>
 80034f8:	4602      	mov	r2, r0
 80034fa:	693b      	ldr	r3, [r7, #16]
 80034fc:	1ad3      	subs	r3, r2, r3
 80034fe:	2b64      	cmp	r3, #100	@ 0x64
 8003500:	d901      	bls.n	8003506 <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 8003502:	2303      	movs	r3, #3
 8003504:	e276      	b.n	80039f4 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003506:	4b92      	ldr	r3, [pc, #584]	@ (8003750 <HAL_RCC_OscConfig+0x504>)
 8003508:	681b      	ldr	r3, [r3, #0]
 800350a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800350e:	2b00      	cmp	r3, #0
 8003510:	d0f0      	beq.n	80034f4 <HAL_RCC_OscConfig+0x2a8>
 8003512:	e014      	b.n	800353e <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003514:	f7ff f8fa 	bl	800270c <HAL_GetTick>
 8003518:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800351a:	e008      	b.n	800352e <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800351c:	f7ff f8f6 	bl	800270c <HAL_GetTick>
 8003520:	4602      	mov	r2, r0
 8003522:	693b      	ldr	r3, [r7, #16]
 8003524:	1ad3      	subs	r3, r2, r3
 8003526:	2b64      	cmp	r3, #100	@ 0x64
 8003528:	d901      	bls.n	800352e <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 800352a:	2303      	movs	r3, #3
 800352c:	e262      	b.n	80039f4 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800352e:	4b88      	ldr	r3, [pc, #544]	@ (8003750 <HAL_RCC_OscConfig+0x504>)
 8003530:	681b      	ldr	r3, [r3, #0]
 8003532:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003536:	2b00      	cmp	r3, #0
 8003538:	d1f0      	bne.n	800351c <HAL_RCC_OscConfig+0x2d0>
 800353a:	e000      	b.n	800353e <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800353c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800353e:	687b      	ldr	r3, [r7, #4]
 8003540:	681b      	ldr	r3, [r3, #0]
 8003542:	f003 0302 	and.w	r3, r3, #2
 8003546:	2b00      	cmp	r3, #0
 8003548:	d060      	beq.n	800360c <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 800354a:	69bb      	ldr	r3, [r7, #24]
 800354c:	2b04      	cmp	r3, #4
 800354e:	d005      	beq.n	800355c <HAL_RCC_OscConfig+0x310>
 8003550:	69bb      	ldr	r3, [r7, #24]
 8003552:	2b0c      	cmp	r3, #12
 8003554:	d119      	bne.n	800358a <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 8003556:	697b      	ldr	r3, [r7, #20]
 8003558:	2b02      	cmp	r3, #2
 800355a:	d116      	bne.n	800358a <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800355c:	4b7c      	ldr	r3, [pc, #496]	@ (8003750 <HAL_RCC_OscConfig+0x504>)
 800355e:	681b      	ldr	r3, [r3, #0]
 8003560:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003564:	2b00      	cmp	r3, #0
 8003566:	d005      	beq.n	8003574 <HAL_RCC_OscConfig+0x328>
 8003568:	687b      	ldr	r3, [r7, #4]
 800356a:	68db      	ldr	r3, [r3, #12]
 800356c:	2b00      	cmp	r3, #0
 800356e:	d101      	bne.n	8003574 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 8003570:	2301      	movs	r3, #1
 8003572:	e23f      	b.n	80039f4 <HAL_RCC_OscConfig+0x7a8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003574:	4b76      	ldr	r3, [pc, #472]	@ (8003750 <HAL_RCC_OscConfig+0x504>)
 8003576:	685b      	ldr	r3, [r3, #4]
 8003578:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 800357c:	687b      	ldr	r3, [r7, #4]
 800357e:	691b      	ldr	r3, [r3, #16]
 8003580:	061b      	lsls	r3, r3, #24
 8003582:	4973      	ldr	r1, [pc, #460]	@ (8003750 <HAL_RCC_OscConfig+0x504>)
 8003584:	4313      	orrs	r3, r2
 8003586:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8003588:	e040      	b.n	800360c <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800358a:	687b      	ldr	r3, [r7, #4]
 800358c:	68db      	ldr	r3, [r3, #12]
 800358e:	2b00      	cmp	r3, #0
 8003590:	d023      	beq.n	80035da <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003592:	4b6f      	ldr	r3, [pc, #444]	@ (8003750 <HAL_RCC_OscConfig+0x504>)
 8003594:	681b      	ldr	r3, [r3, #0]
 8003596:	4a6e      	ldr	r2, [pc, #440]	@ (8003750 <HAL_RCC_OscConfig+0x504>)
 8003598:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800359c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800359e:	f7ff f8b5 	bl	800270c <HAL_GetTick>
 80035a2:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80035a4:	e008      	b.n	80035b8 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80035a6:	f7ff f8b1 	bl	800270c <HAL_GetTick>
 80035aa:	4602      	mov	r2, r0
 80035ac:	693b      	ldr	r3, [r7, #16]
 80035ae:	1ad3      	subs	r3, r2, r3
 80035b0:	2b02      	cmp	r3, #2
 80035b2:	d901      	bls.n	80035b8 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 80035b4:	2303      	movs	r3, #3
 80035b6:	e21d      	b.n	80039f4 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80035b8:	4b65      	ldr	r3, [pc, #404]	@ (8003750 <HAL_RCC_OscConfig+0x504>)
 80035ba:	681b      	ldr	r3, [r3, #0]
 80035bc:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80035c0:	2b00      	cmp	r3, #0
 80035c2:	d0f0      	beq.n	80035a6 <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80035c4:	4b62      	ldr	r3, [pc, #392]	@ (8003750 <HAL_RCC_OscConfig+0x504>)
 80035c6:	685b      	ldr	r3, [r3, #4]
 80035c8:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 80035cc:	687b      	ldr	r3, [r7, #4]
 80035ce:	691b      	ldr	r3, [r3, #16]
 80035d0:	061b      	lsls	r3, r3, #24
 80035d2:	495f      	ldr	r1, [pc, #380]	@ (8003750 <HAL_RCC_OscConfig+0x504>)
 80035d4:	4313      	orrs	r3, r2
 80035d6:	604b      	str	r3, [r1, #4]
 80035d8:	e018      	b.n	800360c <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80035da:	4b5d      	ldr	r3, [pc, #372]	@ (8003750 <HAL_RCC_OscConfig+0x504>)
 80035dc:	681b      	ldr	r3, [r3, #0]
 80035de:	4a5c      	ldr	r2, [pc, #368]	@ (8003750 <HAL_RCC_OscConfig+0x504>)
 80035e0:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80035e4:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80035e6:	f7ff f891 	bl	800270c <HAL_GetTick>
 80035ea:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80035ec:	e008      	b.n	8003600 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80035ee:	f7ff f88d 	bl	800270c <HAL_GetTick>
 80035f2:	4602      	mov	r2, r0
 80035f4:	693b      	ldr	r3, [r7, #16]
 80035f6:	1ad3      	subs	r3, r2, r3
 80035f8:	2b02      	cmp	r3, #2
 80035fa:	d901      	bls.n	8003600 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 80035fc:	2303      	movs	r3, #3
 80035fe:	e1f9      	b.n	80039f4 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8003600:	4b53      	ldr	r3, [pc, #332]	@ (8003750 <HAL_RCC_OscConfig+0x504>)
 8003602:	681b      	ldr	r3, [r3, #0]
 8003604:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003608:	2b00      	cmp	r3, #0
 800360a:	d1f0      	bne.n	80035ee <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800360c:	687b      	ldr	r3, [r7, #4]
 800360e:	681b      	ldr	r3, [r3, #0]
 8003610:	f003 0308 	and.w	r3, r3, #8
 8003614:	2b00      	cmp	r3, #0
 8003616:	d03c      	beq.n	8003692 <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8003618:	687b      	ldr	r3, [r7, #4]
 800361a:	695b      	ldr	r3, [r3, #20]
 800361c:	2b00      	cmp	r3, #0
 800361e:	d01c      	beq.n	800365a <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003620:	4b4b      	ldr	r3, [pc, #300]	@ (8003750 <HAL_RCC_OscConfig+0x504>)
 8003622:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003626:	4a4a      	ldr	r2, [pc, #296]	@ (8003750 <HAL_RCC_OscConfig+0x504>)
 8003628:	f043 0301 	orr.w	r3, r3, #1
 800362c:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003630:	f7ff f86c 	bl	800270c <HAL_GetTick>
 8003634:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8003636:	e008      	b.n	800364a <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003638:	f7ff f868 	bl	800270c <HAL_GetTick>
 800363c:	4602      	mov	r2, r0
 800363e:	693b      	ldr	r3, [r7, #16]
 8003640:	1ad3      	subs	r3, r2, r3
 8003642:	2b02      	cmp	r3, #2
 8003644:	d901      	bls.n	800364a <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 8003646:	2303      	movs	r3, #3
 8003648:	e1d4      	b.n	80039f4 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800364a:	4b41      	ldr	r3, [pc, #260]	@ (8003750 <HAL_RCC_OscConfig+0x504>)
 800364c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003650:	f003 0302 	and.w	r3, r3, #2
 8003654:	2b00      	cmp	r3, #0
 8003656:	d0ef      	beq.n	8003638 <HAL_RCC_OscConfig+0x3ec>
 8003658:	e01b      	b.n	8003692 <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800365a:	4b3d      	ldr	r3, [pc, #244]	@ (8003750 <HAL_RCC_OscConfig+0x504>)
 800365c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003660:	4a3b      	ldr	r2, [pc, #236]	@ (8003750 <HAL_RCC_OscConfig+0x504>)
 8003662:	f023 0301 	bic.w	r3, r3, #1
 8003666:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800366a:	f7ff f84f 	bl	800270c <HAL_GetTick>
 800366e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8003670:	e008      	b.n	8003684 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003672:	f7ff f84b 	bl	800270c <HAL_GetTick>
 8003676:	4602      	mov	r2, r0
 8003678:	693b      	ldr	r3, [r7, #16]
 800367a:	1ad3      	subs	r3, r2, r3
 800367c:	2b02      	cmp	r3, #2
 800367e:	d901      	bls.n	8003684 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 8003680:	2303      	movs	r3, #3
 8003682:	e1b7      	b.n	80039f4 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8003684:	4b32      	ldr	r3, [pc, #200]	@ (8003750 <HAL_RCC_OscConfig+0x504>)
 8003686:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800368a:	f003 0302 	and.w	r3, r3, #2
 800368e:	2b00      	cmp	r3, #0
 8003690:	d1ef      	bne.n	8003672 <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003692:	687b      	ldr	r3, [r7, #4]
 8003694:	681b      	ldr	r3, [r3, #0]
 8003696:	f003 0304 	and.w	r3, r3, #4
 800369a:	2b00      	cmp	r3, #0
 800369c:	f000 80a6 	beq.w	80037ec <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 80036a0:	2300      	movs	r3, #0
 80036a2:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 80036a4:	4b2a      	ldr	r3, [pc, #168]	@ (8003750 <HAL_RCC_OscConfig+0x504>)
 80036a6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80036a8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80036ac:	2b00      	cmp	r3, #0
 80036ae:	d10d      	bne.n	80036cc <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80036b0:	4b27      	ldr	r3, [pc, #156]	@ (8003750 <HAL_RCC_OscConfig+0x504>)
 80036b2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80036b4:	4a26      	ldr	r2, [pc, #152]	@ (8003750 <HAL_RCC_OscConfig+0x504>)
 80036b6:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80036ba:	6593      	str	r3, [r2, #88]	@ 0x58
 80036bc:	4b24      	ldr	r3, [pc, #144]	@ (8003750 <HAL_RCC_OscConfig+0x504>)
 80036be:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80036c0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80036c4:	60bb      	str	r3, [r7, #8]
 80036c6:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80036c8:	2301      	movs	r3, #1
 80036ca:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80036cc:	4b21      	ldr	r3, [pc, #132]	@ (8003754 <HAL_RCC_OscConfig+0x508>)
 80036ce:	681b      	ldr	r3, [r3, #0]
 80036d0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80036d4:	2b00      	cmp	r3, #0
 80036d6:	d118      	bne.n	800370a <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80036d8:	4b1e      	ldr	r3, [pc, #120]	@ (8003754 <HAL_RCC_OscConfig+0x508>)
 80036da:	681b      	ldr	r3, [r3, #0]
 80036dc:	4a1d      	ldr	r2, [pc, #116]	@ (8003754 <HAL_RCC_OscConfig+0x508>)
 80036de:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80036e2:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80036e4:	f7ff f812 	bl	800270c <HAL_GetTick>
 80036e8:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80036ea:	e008      	b.n	80036fe <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80036ec:	f7ff f80e 	bl	800270c <HAL_GetTick>
 80036f0:	4602      	mov	r2, r0
 80036f2:	693b      	ldr	r3, [r7, #16]
 80036f4:	1ad3      	subs	r3, r2, r3
 80036f6:	2b02      	cmp	r3, #2
 80036f8:	d901      	bls.n	80036fe <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 80036fa:	2303      	movs	r3, #3
 80036fc:	e17a      	b.n	80039f4 <HAL_RCC_OscConfig+0x7a8>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80036fe:	4b15      	ldr	r3, [pc, #84]	@ (8003754 <HAL_RCC_OscConfig+0x508>)
 8003700:	681b      	ldr	r3, [r3, #0]
 8003702:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003706:	2b00      	cmp	r3, #0
 8003708:	d0f0      	beq.n	80036ec <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800370a:	687b      	ldr	r3, [r7, #4]
 800370c:	689b      	ldr	r3, [r3, #8]
 800370e:	2b01      	cmp	r3, #1
 8003710:	d108      	bne.n	8003724 <HAL_RCC_OscConfig+0x4d8>
 8003712:	4b0f      	ldr	r3, [pc, #60]	@ (8003750 <HAL_RCC_OscConfig+0x504>)
 8003714:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003718:	4a0d      	ldr	r2, [pc, #52]	@ (8003750 <HAL_RCC_OscConfig+0x504>)
 800371a:	f043 0301 	orr.w	r3, r3, #1
 800371e:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8003722:	e029      	b.n	8003778 <HAL_RCC_OscConfig+0x52c>
 8003724:	687b      	ldr	r3, [r7, #4]
 8003726:	689b      	ldr	r3, [r3, #8]
 8003728:	2b05      	cmp	r3, #5
 800372a:	d115      	bne.n	8003758 <HAL_RCC_OscConfig+0x50c>
 800372c:	4b08      	ldr	r3, [pc, #32]	@ (8003750 <HAL_RCC_OscConfig+0x504>)
 800372e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003732:	4a07      	ldr	r2, [pc, #28]	@ (8003750 <HAL_RCC_OscConfig+0x504>)
 8003734:	f043 0304 	orr.w	r3, r3, #4
 8003738:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800373c:	4b04      	ldr	r3, [pc, #16]	@ (8003750 <HAL_RCC_OscConfig+0x504>)
 800373e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003742:	4a03      	ldr	r2, [pc, #12]	@ (8003750 <HAL_RCC_OscConfig+0x504>)
 8003744:	f043 0301 	orr.w	r3, r3, #1
 8003748:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800374c:	e014      	b.n	8003778 <HAL_RCC_OscConfig+0x52c>
 800374e:	bf00      	nop
 8003750:	40021000 	.word	0x40021000
 8003754:	40007000 	.word	0x40007000
 8003758:	4b9c      	ldr	r3, [pc, #624]	@ (80039cc <HAL_RCC_OscConfig+0x780>)
 800375a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800375e:	4a9b      	ldr	r2, [pc, #620]	@ (80039cc <HAL_RCC_OscConfig+0x780>)
 8003760:	f023 0301 	bic.w	r3, r3, #1
 8003764:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8003768:	4b98      	ldr	r3, [pc, #608]	@ (80039cc <HAL_RCC_OscConfig+0x780>)
 800376a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800376e:	4a97      	ldr	r2, [pc, #604]	@ (80039cc <HAL_RCC_OscConfig+0x780>)
 8003770:	f023 0304 	bic.w	r3, r3, #4
 8003774:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8003778:	687b      	ldr	r3, [r7, #4]
 800377a:	689b      	ldr	r3, [r3, #8]
 800377c:	2b00      	cmp	r3, #0
 800377e:	d016      	beq.n	80037ae <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003780:	f7fe ffc4 	bl	800270c <HAL_GetTick>
 8003784:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003786:	e00a      	b.n	800379e <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003788:	f7fe ffc0 	bl	800270c <HAL_GetTick>
 800378c:	4602      	mov	r2, r0
 800378e:	693b      	ldr	r3, [r7, #16]
 8003790:	1ad3      	subs	r3, r2, r3
 8003792:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003796:	4293      	cmp	r3, r2
 8003798:	d901      	bls.n	800379e <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 800379a:	2303      	movs	r3, #3
 800379c:	e12a      	b.n	80039f4 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800379e:	4b8b      	ldr	r3, [pc, #556]	@ (80039cc <HAL_RCC_OscConfig+0x780>)
 80037a0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80037a4:	f003 0302 	and.w	r3, r3, #2
 80037a8:	2b00      	cmp	r3, #0
 80037aa:	d0ed      	beq.n	8003788 <HAL_RCC_OscConfig+0x53c>
 80037ac:	e015      	b.n	80037da <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80037ae:	f7fe ffad 	bl	800270c <HAL_GetTick>
 80037b2:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80037b4:	e00a      	b.n	80037cc <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80037b6:	f7fe ffa9 	bl	800270c <HAL_GetTick>
 80037ba:	4602      	mov	r2, r0
 80037bc:	693b      	ldr	r3, [r7, #16]
 80037be:	1ad3      	subs	r3, r2, r3
 80037c0:	f241 3288 	movw	r2, #5000	@ 0x1388
 80037c4:	4293      	cmp	r3, r2
 80037c6:	d901      	bls.n	80037cc <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 80037c8:	2303      	movs	r3, #3
 80037ca:	e113      	b.n	80039f4 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80037cc:	4b7f      	ldr	r3, [pc, #508]	@ (80039cc <HAL_RCC_OscConfig+0x780>)
 80037ce:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80037d2:	f003 0302 	and.w	r3, r3, #2
 80037d6:	2b00      	cmp	r3, #0
 80037d8:	d1ed      	bne.n	80037b6 <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80037da:	7ffb      	ldrb	r3, [r7, #31]
 80037dc:	2b01      	cmp	r3, #1
 80037de:	d105      	bne.n	80037ec <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80037e0:	4b7a      	ldr	r3, [pc, #488]	@ (80039cc <HAL_RCC_OscConfig+0x780>)
 80037e2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80037e4:	4a79      	ldr	r2, [pc, #484]	@ (80039cc <HAL_RCC_OscConfig+0x780>)
 80037e6:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80037ea:	6593      	str	r3, [r2, #88]	@ 0x58
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 80037ec:	687b      	ldr	r3, [r7, #4]
 80037ee:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80037f0:	2b00      	cmp	r3, #0
 80037f2:	f000 80fe 	beq.w	80039f2 <HAL_RCC_OscConfig+0x7a6>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 80037f6:	687b      	ldr	r3, [r7, #4]
 80037f8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80037fa:	2b02      	cmp	r3, #2
 80037fc:	f040 80d0 	bne.w	80039a0 <HAL_RCC_OscConfig+0x754>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 8003800:	4b72      	ldr	r3, [pc, #456]	@ (80039cc <HAL_RCC_OscConfig+0x780>)
 8003802:	68db      	ldr	r3, [r3, #12]
 8003804:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8003806:	697b      	ldr	r3, [r7, #20]
 8003808:	f003 0203 	and.w	r2, r3, #3
 800380c:	687b      	ldr	r3, [r7, #4]
 800380e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003810:	429a      	cmp	r2, r3
 8003812:	d130      	bne.n	8003876 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8003814:	697b      	ldr	r3, [r7, #20]
 8003816:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 800381a:	687b      	ldr	r3, [r7, #4]
 800381c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800381e:	3b01      	subs	r3, #1
 8003820:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8003822:	429a      	cmp	r2, r3
 8003824:	d127      	bne.n	8003876 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8003826:	697b      	ldr	r3, [r7, #20]
 8003828:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 800382c:	687b      	ldr	r3, [r7, #4]
 800382e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003830:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8003832:	429a      	cmp	r2, r3
 8003834:	d11f      	bne.n	8003876 <HAL_RCC_OscConfig+0x62a>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 8003836:	697b      	ldr	r3, [r7, #20]
 8003838:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800383c:	687a      	ldr	r2, [r7, #4]
 800383e:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8003840:	2a07      	cmp	r2, #7
 8003842:	bf14      	ite	ne
 8003844:	2201      	movne	r2, #1
 8003846:	2200      	moveq	r2, #0
 8003848:	b2d2      	uxtb	r2, r2
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800384a:	4293      	cmp	r3, r2
 800384c:	d113      	bne.n	8003876 <HAL_RCC_OscConfig+0x62a>
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800384e:	697b      	ldr	r3, [r7, #20]
 8003850:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 8003854:	687b      	ldr	r3, [r7, #4]
 8003856:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003858:	085b      	lsrs	r3, r3, #1
 800385a:	3b01      	subs	r3, #1
 800385c:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 800385e:	429a      	cmp	r2, r3
 8003860:	d109      	bne.n	8003876 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8003862:	697b      	ldr	r3, [r7, #20]
 8003864:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 8003868:	687b      	ldr	r3, [r7, #4]
 800386a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800386c:	085b      	lsrs	r3, r3, #1
 800386e:	3b01      	subs	r3, #1
 8003870:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8003872:	429a      	cmp	r2, r3
 8003874:	d06e      	beq.n	8003954 <HAL_RCC_OscConfig+0x708>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8003876:	69bb      	ldr	r3, [r7, #24]
 8003878:	2b0c      	cmp	r3, #12
 800387a:	d069      	beq.n	8003950 <HAL_RCC_OscConfig+0x704>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 800387c:	4b53      	ldr	r3, [pc, #332]	@ (80039cc <HAL_RCC_OscConfig+0x780>)
 800387e:	681b      	ldr	r3, [r3, #0]
 8003880:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8003884:	2b00      	cmp	r3, #0
 8003886:	d105      	bne.n	8003894 <HAL_RCC_OscConfig+0x648>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 8003888:	4b50      	ldr	r3, [pc, #320]	@ (80039cc <HAL_RCC_OscConfig+0x780>)
 800388a:	681b      	ldr	r3, [r3, #0]
 800388c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003890:	2b00      	cmp	r3, #0
 8003892:	d001      	beq.n	8003898 <HAL_RCC_OscConfig+0x64c>
#endif
            )
          {
            return HAL_ERROR;
 8003894:	2301      	movs	r3, #1
 8003896:	e0ad      	b.n	80039f4 <HAL_RCC_OscConfig+0x7a8>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 8003898:	4b4c      	ldr	r3, [pc, #304]	@ (80039cc <HAL_RCC_OscConfig+0x780>)
 800389a:	681b      	ldr	r3, [r3, #0]
 800389c:	4a4b      	ldr	r2, [pc, #300]	@ (80039cc <HAL_RCC_OscConfig+0x780>)
 800389e:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80038a2:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 80038a4:	f7fe ff32 	bl	800270c <HAL_GetTick>
 80038a8:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80038aa:	e008      	b.n	80038be <HAL_RCC_OscConfig+0x672>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80038ac:	f7fe ff2e 	bl	800270c <HAL_GetTick>
 80038b0:	4602      	mov	r2, r0
 80038b2:	693b      	ldr	r3, [r7, #16]
 80038b4:	1ad3      	subs	r3, r2, r3
 80038b6:	2b02      	cmp	r3, #2
 80038b8:	d901      	bls.n	80038be <HAL_RCC_OscConfig+0x672>
              {
                return HAL_TIMEOUT;
 80038ba:	2303      	movs	r3, #3
 80038bc:	e09a      	b.n	80039f4 <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80038be:	4b43      	ldr	r3, [pc, #268]	@ (80039cc <HAL_RCC_OscConfig+0x780>)
 80038c0:	681b      	ldr	r3, [r3, #0]
 80038c2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80038c6:	2b00      	cmp	r3, #0
 80038c8:	d1f0      	bne.n	80038ac <HAL_RCC_OscConfig+0x660>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80038ca:	4b40      	ldr	r3, [pc, #256]	@ (80039cc <HAL_RCC_OscConfig+0x780>)
 80038cc:	68da      	ldr	r2, [r3, #12]
 80038ce:	4b40      	ldr	r3, [pc, #256]	@ (80039d0 <HAL_RCC_OscConfig+0x784>)
 80038d0:	4013      	ands	r3, r2
 80038d2:	687a      	ldr	r2, [r7, #4]
 80038d4:	6ad1      	ldr	r1, [r2, #44]	@ 0x2c
 80038d6:	687a      	ldr	r2, [r7, #4]
 80038d8:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 80038da:	3a01      	subs	r2, #1
 80038dc:	0112      	lsls	r2, r2, #4
 80038de:	4311      	orrs	r1, r2
 80038e0:	687a      	ldr	r2, [r7, #4]
 80038e2:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 80038e4:	0212      	lsls	r2, r2, #8
 80038e6:	4311      	orrs	r1, r2
 80038e8:	687a      	ldr	r2, [r7, #4]
 80038ea:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 80038ec:	0852      	lsrs	r2, r2, #1
 80038ee:	3a01      	subs	r2, #1
 80038f0:	0552      	lsls	r2, r2, #21
 80038f2:	4311      	orrs	r1, r2
 80038f4:	687a      	ldr	r2, [r7, #4]
 80038f6:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 80038f8:	0852      	lsrs	r2, r2, #1
 80038fa:	3a01      	subs	r2, #1
 80038fc:	0652      	lsls	r2, r2, #25
 80038fe:	4311      	orrs	r1, r2
 8003900:	687a      	ldr	r2, [r7, #4]
 8003902:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8003904:	0912      	lsrs	r2, r2, #4
 8003906:	0452      	lsls	r2, r2, #17
 8003908:	430a      	orrs	r2, r1
 800390a:	4930      	ldr	r1, [pc, #192]	@ (80039cc <HAL_RCC_OscConfig+0x780>)
 800390c:	4313      	orrs	r3, r2
 800390e:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8003910:	4b2e      	ldr	r3, [pc, #184]	@ (80039cc <HAL_RCC_OscConfig+0x780>)
 8003912:	681b      	ldr	r3, [r3, #0]
 8003914:	4a2d      	ldr	r2, [pc, #180]	@ (80039cc <HAL_RCC_OscConfig+0x780>)
 8003916:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800391a:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 800391c:	4b2b      	ldr	r3, [pc, #172]	@ (80039cc <HAL_RCC_OscConfig+0x780>)
 800391e:	68db      	ldr	r3, [r3, #12]
 8003920:	4a2a      	ldr	r2, [pc, #168]	@ (80039cc <HAL_RCC_OscConfig+0x780>)
 8003922:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8003926:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8003928:	f7fe fef0 	bl	800270c <HAL_GetTick>
 800392c:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800392e:	e008      	b.n	8003942 <HAL_RCC_OscConfig+0x6f6>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003930:	f7fe feec 	bl	800270c <HAL_GetTick>
 8003934:	4602      	mov	r2, r0
 8003936:	693b      	ldr	r3, [r7, #16]
 8003938:	1ad3      	subs	r3, r2, r3
 800393a:	2b02      	cmp	r3, #2
 800393c:	d901      	bls.n	8003942 <HAL_RCC_OscConfig+0x6f6>
              {
                return HAL_TIMEOUT;
 800393e:	2303      	movs	r3, #3
 8003940:	e058      	b.n	80039f4 <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003942:	4b22      	ldr	r3, [pc, #136]	@ (80039cc <HAL_RCC_OscConfig+0x780>)
 8003944:	681b      	ldr	r3, [r3, #0]
 8003946:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800394a:	2b00      	cmp	r3, #0
 800394c:	d0f0      	beq.n	8003930 <HAL_RCC_OscConfig+0x6e4>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 800394e:	e050      	b.n	80039f2 <HAL_RCC_OscConfig+0x7a6>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8003950:	2301      	movs	r3, #1
 8003952:	e04f      	b.n	80039f4 <HAL_RCC_OscConfig+0x7a8>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003954:	4b1d      	ldr	r3, [pc, #116]	@ (80039cc <HAL_RCC_OscConfig+0x780>)
 8003956:	681b      	ldr	r3, [r3, #0]
 8003958:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800395c:	2b00      	cmp	r3, #0
 800395e:	d148      	bne.n	80039f2 <HAL_RCC_OscConfig+0x7a6>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8003960:	4b1a      	ldr	r3, [pc, #104]	@ (80039cc <HAL_RCC_OscConfig+0x780>)
 8003962:	681b      	ldr	r3, [r3, #0]
 8003964:	4a19      	ldr	r2, [pc, #100]	@ (80039cc <HAL_RCC_OscConfig+0x780>)
 8003966:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800396a:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 800396c:	4b17      	ldr	r3, [pc, #92]	@ (80039cc <HAL_RCC_OscConfig+0x780>)
 800396e:	68db      	ldr	r3, [r3, #12]
 8003970:	4a16      	ldr	r2, [pc, #88]	@ (80039cc <HAL_RCC_OscConfig+0x780>)
 8003972:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8003976:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8003978:	f7fe fec8 	bl	800270c <HAL_GetTick>
 800397c:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800397e:	e008      	b.n	8003992 <HAL_RCC_OscConfig+0x746>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003980:	f7fe fec4 	bl	800270c <HAL_GetTick>
 8003984:	4602      	mov	r2, r0
 8003986:	693b      	ldr	r3, [r7, #16]
 8003988:	1ad3      	subs	r3, r2, r3
 800398a:	2b02      	cmp	r3, #2
 800398c:	d901      	bls.n	8003992 <HAL_RCC_OscConfig+0x746>
            {
              return HAL_TIMEOUT;
 800398e:	2303      	movs	r3, #3
 8003990:	e030      	b.n	80039f4 <HAL_RCC_OscConfig+0x7a8>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003992:	4b0e      	ldr	r3, [pc, #56]	@ (80039cc <HAL_RCC_OscConfig+0x780>)
 8003994:	681b      	ldr	r3, [r3, #0]
 8003996:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800399a:	2b00      	cmp	r3, #0
 800399c:	d0f0      	beq.n	8003980 <HAL_RCC_OscConfig+0x734>
 800399e:	e028      	b.n	80039f2 <HAL_RCC_OscConfig+0x7a6>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 80039a0:	69bb      	ldr	r3, [r7, #24]
 80039a2:	2b0c      	cmp	r3, #12
 80039a4:	d023      	beq.n	80039ee <HAL_RCC_OscConfig+0x7a2>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80039a6:	4b09      	ldr	r3, [pc, #36]	@ (80039cc <HAL_RCC_OscConfig+0x780>)
 80039a8:	681b      	ldr	r3, [r3, #0]
 80039aa:	4a08      	ldr	r2, [pc, #32]	@ (80039cc <HAL_RCC_OscConfig+0x780>)
 80039ac:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80039b0:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80039b2:	f7fe feab 	bl	800270c <HAL_GetTick>
 80039b6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80039b8:	e00c      	b.n	80039d4 <HAL_RCC_OscConfig+0x788>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80039ba:	f7fe fea7 	bl	800270c <HAL_GetTick>
 80039be:	4602      	mov	r2, r0
 80039c0:	693b      	ldr	r3, [r7, #16]
 80039c2:	1ad3      	subs	r3, r2, r3
 80039c4:	2b02      	cmp	r3, #2
 80039c6:	d905      	bls.n	80039d4 <HAL_RCC_OscConfig+0x788>
          {
            return HAL_TIMEOUT;
 80039c8:	2303      	movs	r3, #3
 80039ca:	e013      	b.n	80039f4 <HAL_RCC_OscConfig+0x7a8>
 80039cc:	40021000 	.word	0x40021000
 80039d0:	f99d808c 	.word	0xf99d808c
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80039d4:	4b09      	ldr	r3, [pc, #36]	@ (80039fc <HAL_RCC_OscConfig+0x7b0>)
 80039d6:	681b      	ldr	r3, [r3, #0]
 80039d8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80039dc:	2b00      	cmp	r3, #0
 80039de:	d1ec      	bne.n	80039ba <HAL_RCC_OscConfig+0x76e>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 80039e0:	4b06      	ldr	r3, [pc, #24]	@ (80039fc <HAL_RCC_OscConfig+0x7b0>)
 80039e2:	68da      	ldr	r2, [r3, #12]
 80039e4:	4905      	ldr	r1, [pc, #20]	@ (80039fc <HAL_RCC_OscConfig+0x7b0>)
 80039e6:	4b06      	ldr	r3, [pc, #24]	@ (8003a00 <HAL_RCC_OscConfig+0x7b4>)
 80039e8:	4013      	ands	r3, r2
 80039ea:	60cb      	str	r3, [r1, #12]
 80039ec:	e001      	b.n	80039f2 <HAL_RCC_OscConfig+0x7a6>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 80039ee:	2301      	movs	r3, #1
 80039f0:	e000      	b.n	80039f4 <HAL_RCC_OscConfig+0x7a8>
      }
    }
  }
  return HAL_OK;
 80039f2:	2300      	movs	r3, #0
}
 80039f4:	4618      	mov	r0, r3
 80039f6:	3720      	adds	r7, #32
 80039f8:	46bd      	mov	sp, r7
 80039fa:	bd80      	pop	{r7, pc}
 80039fc:	40021000 	.word	0x40021000
 8003a00:	feeefffc 	.word	0xfeeefffc

08003a04 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003a04:	b580      	push	{r7, lr}
 8003a06:	b084      	sub	sp, #16
 8003a08:	af00      	add	r7, sp, #0
 8003a0a:	6078      	str	r0, [r7, #4]
 8003a0c:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8003a0e:	687b      	ldr	r3, [r7, #4]
 8003a10:	2b00      	cmp	r3, #0
 8003a12:	d101      	bne.n	8003a18 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003a14:	2301      	movs	r3, #1
 8003a16:	e0e7      	b.n	8003be8 <HAL_RCC_ClockConfig+0x1e4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8003a18:	4b75      	ldr	r3, [pc, #468]	@ (8003bf0 <HAL_RCC_ClockConfig+0x1ec>)
 8003a1a:	681b      	ldr	r3, [r3, #0]
 8003a1c:	f003 0307 	and.w	r3, r3, #7
 8003a20:	683a      	ldr	r2, [r7, #0]
 8003a22:	429a      	cmp	r2, r3
 8003a24:	d910      	bls.n	8003a48 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003a26:	4b72      	ldr	r3, [pc, #456]	@ (8003bf0 <HAL_RCC_ClockConfig+0x1ec>)
 8003a28:	681b      	ldr	r3, [r3, #0]
 8003a2a:	f023 0207 	bic.w	r2, r3, #7
 8003a2e:	4970      	ldr	r1, [pc, #448]	@ (8003bf0 <HAL_RCC_ClockConfig+0x1ec>)
 8003a30:	683b      	ldr	r3, [r7, #0]
 8003a32:	4313      	orrs	r3, r2
 8003a34:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003a36:	4b6e      	ldr	r3, [pc, #440]	@ (8003bf0 <HAL_RCC_ClockConfig+0x1ec>)
 8003a38:	681b      	ldr	r3, [r3, #0]
 8003a3a:	f003 0307 	and.w	r3, r3, #7
 8003a3e:	683a      	ldr	r2, [r7, #0]
 8003a40:	429a      	cmp	r2, r3
 8003a42:	d001      	beq.n	8003a48 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8003a44:	2301      	movs	r3, #1
 8003a46:	e0cf      	b.n	8003be8 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003a48:	687b      	ldr	r3, [r7, #4]
 8003a4a:	681b      	ldr	r3, [r3, #0]
 8003a4c:	f003 0302 	and.w	r3, r3, #2
 8003a50:	2b00      	cmp	r3, #0
 8003a52:	d010      	beq.n	8003a76 <HAL_RCC_ClockConfig+0x72>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8003a54:	687b      	ldr	r3, [r7, #4]
 8003a56:	689a      	ldr	r2, [r3, #8]
 8003a58:	4b66      	ldr	r3, [pc, #408]	@ (8003bf4 <HAL_RCC_ClockConfig+0x1f0>)
 8003a5a:	689b      	ldr	r3, [r3, #8]
 8003a5c:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8003a60:	429a      	cmp	r2, r3
 8003a62:	d908      	bls.n	8003a76 <HAL_RCC_ClockConfig+0x72>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003a64:	4b63      	ldr	r3, [pc, #396]	@ (8003bf4 <HAL_RCC_ClockConfig+0x1f0>)
 8003a66:	689b      	ldr	r3, [r3, #8]
 8003a68:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003a6c:	687b      	ldr	r3, [r7, #4]
 8003a6e:	689b      	ldr	r3, [r3, #8]
 8003a70:	4960      	ldr	r1, [pc, #384]	@ (8003bf4 <HAL_RCC_ClockConfig+0x1f0>)
 8003a72:	4313      	orrs	r3, r2
 8003a74:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003a76:	687b      	ldr	r3, [r7, #4]
 8003a78:	681b      	ldr	r3, [r3, #0]
 8003a7a:	f003 0301 	and.w	r3, r3, #1
 8003a7e:	2b00      	cmp	r3, #0
 8003a80:	d04c      	beq.n	8003b1c <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003a82:	687b      	ldr	r3, [r7, #4]
 8003a84:	685b      	ldr	r3, [r3, #4]
 8003a86:	2b03      	cmp	r3, #3
 8003a88:	d107      	bne.n	8003a9a <HAL_RCC_ClockConfig+0x96>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003a8a:	4b5a      	ldr	r3, [pc, #360]	@ (8003bf4 <HAL_RCC_ClockConfig+0x1f0>)
 8003a8c:	681b      	ldr	r3, [r3, #0]
 8003a8e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003a92:	2b00      	cmp	r3, #0
 8003a94:	d121      	bne.n	8003ada <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 8003a96:	2301      	movs	r3, #1
 8003a98:	e0a6      	b.n	8003be8 <HAL_RCC_ClockConfig+0x1e4>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003a9a:	687b      	ldr	r3, [r7, #4]
 8003a9c:	685b      	ldr	r3, [r3, #4]
 8003a9e:	2b02      	cmp	r3, #2
 8003aa0:	d107      	bne.n	8003ab2 <HAL_RCC_ClockConfig+0xae>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003aa2:	4b54      	ldr	r3, [pc, #336]	@ (8003bf4 <HAL_RCC_ClockConfig+0x1f0>)
 8003aa4:	681b      	ldr	r3, [r3, #0]
 8003aa6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003aaa:	2b00      	cmp	r3, #0
 8003aac:	d115      	bne.n	8003ada <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8003aae:	2301      	movs	r3, #1
 8003ab0:	e09a      	b.n	8003be8 <HAL_RCC_ClockConfig+0x1e4>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8003ab2:	687b      	ldr	r3, [r7, #4]
 8003ab4:	685b      	ldr	r3, [r3, #4]
 8003ab6:	2b00      	cmp	r3, #0
 8003ab8:	d107      	bne.n	8003aca <HAL_RCC_ClockConfig+0xc6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8003aba:	4b4e      	ldr	r3, [pc, #312]	@ (8003bf4 <HAL_RCC_ClockConfig+0x1f0>)
 8003abc:	681b      	ldr	r3, [r3, #0]
 8003abe:	f003 0302 	and.w	r3, r3, #2
 8003ac2:	2b00      	cmp	r3, #0
 8003ac4:	d109      	bne.n	8003ada <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8003ac6:	2301      	movs	r3, #1
 8003ac8:	e08e      	b.n	8003be8 <HAL_RCC_ClockConfig+0x1e4>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003aca:	4b4a      	ldr	r3, [pc, #296]	@ (8003bf4 <HAL_RCC_ClockConfig+0x1f0>)
 8003acc:	681b      	ldr	r3, [r3, #0]
 8003ace:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003ad2:	2b00      	cmp	r3, #0
 8003ad4:	d101      	bne.n	8003ada <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8003ad6:	2301      	movs	r3, #1
 8003ad8:	e086      	b.n	8003be8 <HAL_RCC_ClockConfig+0x1e4>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8003ada:	4b46      	ldr	r3, [pc, #280]	@ (8003bf4 <HAL_RCC_ClockConfig+0x1f0>)
 8003adc:	689b      	ldr	r3, [r3, #8]
 8003ade:	f023 0203 	bic.w	r2, r3, #3
 8003ae2:	687b      	ldr	r3, [r7, #4]
 8003ae4:	685b      	ldr	r3, [r3, #4]
 8003ae6:	4943      	ldr	r1, [pc, #268]	@ (8003bf4 <HAL_RCC_ClockConfig+0x1f0>)
 8003ae8:	4313      	orrs	r3, r2
 8003aea:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003aec:	f7fe fe0e 	bl	800270c <HAL_GetTick>
 8003af0:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003af2:	e00a      	b.n	8003b0a <HAL_RCC_ClockConfig+0x106>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003af4:	f7fe fe0a 	bl	800270c <HAL_GetTick>
 8003af8:	4602      	mov	r2, r0
 8003afa:	68fb      	ldr	r3, [r7, #12]
 8003afc:	1ad3      	subs	r3, r2, r3
 8003afe:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003b02:	4293      	cmp	r3, r2
 8003b04:	d901      	bls.n	8003b0a <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 8003b06:	2303      	movs	r3, #3
 8003b08:	e06e      	b.n	8003be8 <HAL_RCC_ClockConfig+0x1e4>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003b0a:	4b3a      	ldr	r3, [pc, #232]	@ (8003bf4 <HAL_RCC_ClockConfig+0x1f0>)
 8003b0c:	689b      	ldr	r3, [r3, #8]
 8003b0e:	f003 020c 	and.w	r2, r3, #12
 8003b12:	687b      	ldr	r3, [r7, #4]
 8003b14:	685b      	ldr	r3, [r3, #4]
 8003b16:	009b      	lsls	r3, r3, #2
 8003b18:	429a      	cmp	r2, r3
 8003b1a:	d1eb      	bne.n	8003af4 <HAL_RCC_ClockConfig+0xf0>
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003b1c:	687b      	ldr	r3, [r7, #4]
 8003b1e:	681b      	ldr	r3, [r3, #0]
 8003b20:	f003 0302 	and.w	r3, r3, #2
 8003b24:	2b00      	cmp	r3, #0
 8003b26:	d010      	beq.n	8003b4a <HAL_RCC_ClockConfig+0x146>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8003b28:	687b      	ldr	r3, [r7, #4]
 8003b2a:	689a      	ldr	r2, [r3, #8]
 8003b2c:	4b31      	ldr	r3, [pc, #196]	@ (8003bf4 <HAL_RCC_ClockConfig+0x1f0>)
 8003b2e:	689b      	ldr	r3, [r3, #8]
 8003b30:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8003b34:	429a      	cmp	r2, r3
 8003b36:	d208      	bcs.n	8003b4a <HAL_RCC_ClockConfig+0x146>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003b38:	4b2e      	ldr	r3, [pc, #184]	@ (8003bf4 <HAL_RCC_ClockConfig+0x1f0>)
 8003b3a:	689b      	ldr	r3, [r3, #8]
 8003b3c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003b40:	687b      	ldr	r3, [r7, #4]
 8003b42:	689b      	ldr	r3, [r3, #8]
 8003b44:	492b      	ldr	r1, [pc, #172]	@ (8003bf4 <HAL_RCC_ClockConfig+0x1f0>)
 8003b46:	4313      	orrs	r3, r2
 8003b48:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8003b4a:	4b29      	ldr	r3, [pc, #164]	@ (8003bf0 <HAL_RCC_ClockConfig+0x1ec>)
 8003b4c:	681b      	ldr	r3, [r3, #0]
 8003b4e:	f003 0307 	and.w	r3, r3, #7
 8003b52:	683a      	ldr	r2, [r7, #0]
 8003b54:	429a      	cmp	r2, r3
 8003b56:	d210      	bcs.n	8003b7a <HAL_RCC_ClockConfig+0x176>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003b58:	4b25      	ldr	r3, [pc, #148]	@ (8003bf0 <HAL_RCC_ClockConfig+0x1ec>)
 8003b5a:	681b      	ldr	r3, [r3, #0]
 8003b5c:	f023 0207 	bic.w	r2, r3, #7
 8003b60:	4923      	ldr	r1, [pc, #140]	@ (8003bf0 <HAL_RCC_ClockConfig+0x1ec>)
 8003b62:	683b      	ldr	r3, [r7, #0]
 8003b64:	4313      	orrs	r3, r2
 8003b66:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003b68:	4b21      	ldr	r3, [pc, #132]	@ (8003bf0 <HAL_RCC_ClockConfig+0x1ec>)
 8003b6a:	681b      	ldr	r3, [r3, #0]
 8003b6c:	f003 0307 	and.w	r3, r3, #7
 8003b70:	683a      	ldr	r2, [r7, #0]
 8003b72:	429a      	cmp	r2, r3
 8003b74:	d001      	beq.n	8003b7a <HAL_RCC_ClockConfig+0x176>
    {
      return HAL_ERROR;
 8003b76:	2301      	movs	r3, #1
 8003b78:	e036      	b.n	8003be8 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003b7a:	687b      	ldr	r3, [r7, #4]
 8003b7c:	681b      	ldr	r3, [r3, #0]
 8003b7e:	f003 0304 	and.w	r3, r3, #4
 8003b82:	2b00      	cmp	r3, #0
 8003b84:	d008      	beq.n	8003b98 <HAL_RCC_ClockConfig+0x194>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003b86:	4b1b      	ldr	r3, [pc, #108]	@ (8003bf4 <HAL_RCC_ClockConfig+0x1f0>)
 8003b88:	689b      	ldr	r3, [r3, #8]
 8003b8a:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8003b8e:	687b      	ldr	r3, [r7, #4]
 8003b90:	68db      	ldr	r3, [r3, #12]
 8003b92:	4918      	ldr	r1, [pc, #96]	@ (8003bf4 <HAL_RCC_ClockConfig+0x1f0>)
 8003b94:	4313      	orrs	r3, r2
 8003b96:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003b98:	687b      	ldr	r3, [r7, #4]
 8003b9a:	681b      	ldr	r3, [r3, #0]
 8003b9c:	f003 0308 	and.w	r3, r3, #8
 8003ba0:	2b00      	cmp	r3, #0
 8003ba2:	d009      	beq.n	8003bb8 <HAL_RCC_ClockConfig+0x1b4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8003ba4:	4b13      	ldr	r3, [pc, #76]	@ (8003bf4 <HAL_RCC_ClockConfig+0x1f0>)
 8003ba6:	689b      	ldr	r3, [r3, #8]
 8003ba8:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8003bac:	687b      	ldr	r3, [r7, #4]
 8003bae:	691b      	ldr	r3, [r3, #16]
 8003bb0:	00db      	lsls	r3, r3, #3
 8003bb2:	4910      	ldr	r1, [pc, #64]	@ (8003bf4 <HAL_RCC_ClockConfig+0x1f0>)
 8003bb4:	4313      	orrs	r3, r2
 8003bb6:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8003bb8:	f000 f824 	bl	8003c04 <HAL_RCC_GetSysClockFreq>
 8003bbc:	4602      	mov	r2, r0
 8003bbe:	4b0d      	ldr	r3, [pc, #52]	@ (8003bf4 <HAL_RCC_ClockConfig+0x1f0>)
 8003bc0:	689b      	ldr	r3, [r3, #8]
 8003bc2:	091b      	lsrs	r3, r3, #4
 8003bc4:	f003 030f 	and.w	r3, r3, #15
 8003bc8:	490b      	ldr	r1, [pc, #44]	@ (8003bf8 <HAL_RCC_ClockConfig+0x1f4>)
 8003bca:	5ccb      	ldrb	r3, [r1, r3]
 8003bcc:	f003 031f 	and.w	r3, r3, #31
 8003bd0:	fa22 f303 	lsr.w	r3, r2, r3
 8003bd4:	4a09      	ldr	r2, [pc, #36]	@ (8003bfc <HAL_RCC_ClockConfig+0x1f8>)
 8003bd6:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8003bd8:	4b09      	ldr	r3, [pc, #36]	@ (8003c00 <HAL_RCC_ClockConfig+0x1fc>)
 8003bda:	681b      	ldr	r3, [r3, #0]
 8003bdc:	4618      	mov	r0, r3
 8003bde:	f7fe fd45 	bl	800266c <HAL_InitTick>
 8003be2:	4603      	mov	r3, r0
 8003be4:	72fb      	strb	r3, [r7, #11]

  return status;
 8003be6:	7afb      	ldrb	r3, [r7, #11]
}
 8003be8:	4618      	mov	r0, r3
 8003bea:	3710      	adds	r7, #16
 8003bec:	46bd      	mov	sp, r7
 8003bee:	bd80      	pop	{r7, pc}
 8003bf0:	40022000 	.word	0x40022000
 8003bf4:	40021000 	.word	0x40021000
 8003bf8:	0800b580 	.word	0x0800b580
 8003bfc:	20000008 	.word	0x20000008
 8003c00:	2000000c 	.word	0x2000000c

08003c04 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003c04:	b480      	push	{r7}
 8003c06:	b089      	sub	sp, #36	@ 0x24
 8003c08:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8003c0a:	2300      	movs	r3, #0
 8003c0c:	61fb      	str	r3, [r7, #28]
 8003c0e:	2300      	movs	r3, #0
 8003c10:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003c12:	4b3e      	ldr	r3, [pc, #248]	@ (8003d0c <HAL_RCC_GetSysClockFreq+0x108>)
 8003c14:	689b      	ldr	r3, [r3, #8]
 8003c16:	f003 030c 	and.w	r3, r3, #12
 8003c1a:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8003c1c:	4b3b      	ldr	r3, [pc, #236]	@ (8003d0c <HAL_RCC_GetSysClockFreq+0x108>)
 8003c1e:	68db      	ldr	r3, [r3, #12]
 8003c20:	f003 0303 	and.w	r3, r3, #3
 8003c24:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8003c26:	693b      	ldr	r3, [r7, #16]
 8003c28:	2b00      	cmp	r3, #0
 8003c2a:	d005      	beq.n	8003c38 <HAL_RCC_GetSysClockFreq+0x34>
 8003c2c:	693b      	ldr	r3, [r7, #16]
 8003c2e:	2b0c      	cmp	r3, #12
 8003c30:	d121      	bne.n	8003c76 <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8003c32:	68fb      	ldr	r3, [r7, #12]
 8003c34:	2b01      	cmp	r3, #1
 8003c36:	d11e      	bne.n	8003c76 <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8003c38:	4b34      	ldr	r3, [pc, #208]	@ (8003d0c <HAL_RCC_GetSysClockFreq+0x108>)
 8003c3a:	681b      	ldr	r3, [r3, #0]
 8003c3c:	f003 0308 	and.w	r3, r3, #8
 8003c40:	2b00      	cmp	r3, #0
 8003c42:	d107      	bne.n	8003c54 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8003c44:	4b31      	ldr	r3, [pc, #196]	@ (8003d0c <HAL_RCC_GetSysClockFreq+0x108>)
 8003c46:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003c4a:	0a1b      	lsrs	r3, r3, #8
 8003c4c:	f003 030f 	and.w	r3, r3, #15
 8003c50:	61fb      	str	r3, [r7, #28]
 8003c52:	e005      	b.n	8003c60 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8003c54:	4b2d      	ldr	r3, [pc, #180]	@ (8003d0c <HAL_RCC_GetSysClockFreq+0x108>)
 8003c56:	681b      	ldr	r3, [r3, #0]
 8003c58:	091b      	lsrs	r3, r3, #4
 8003c5a:	f003 030f 	and.w	r3, r3, #15
 8003c5e:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8003c60:	4a2b      	ldr	r2, [pc, #172]	@ (8003d10 <HAL_RCC_GetSysClockFreq+0x10c>)
 8003c62:	69fb      	ldr	r3, [r7, #28]
 8003c64:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003c68:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8003c6a:	693b      	ldr	r3, [r7, #16]
 8003c6c:	2b00      	cmp	r3, #0
 8003c6e:	d10d      	bne.n	8003c8c <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8003c70:	69fb      	ldr	r3, [r7, #28]
 8003c72:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8003c74:	e00a      	b.n	8003c8c <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 8003c76:	693b      	ldr	r3, [r7, #16]
 8003c78:	2b04      	cmp	r3, #4
 8003c7a:	d102      	bne.n	8003c82 <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8003c7c:	4b25      	ldr	r3, [pc, #148]	@ (8003d14 <HAL_RCC_GetSysClockFreq+0x110>)
 8003c7e:	61bb      	str	r3, [r7, #24]
 8003c80:	e004      	b.n	8003c8c <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 8003c82:	693b      	ldr	r3, [r7, #16]
 8003c84:	2b08      	cmp	r3, #8
 8003c86:	d101      	bne.n	8003c8c <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8003c88:	4b23      	ldr	r3, [pc, #140]	@ (8003d18 <HAL_RCC_GetSysClockFreq+0x114>)
 8003c8a:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8003c8c:	693b      	ldr	r3, [r7, #16]
 8003c8e:	2b0c      	cmp	r3, #12
 8003c90:	d134      	bne.n	8003cfc <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8003c92:	4b1e      	ldr	r3, [pc, #120]	@ (8003d0c <HAL_RCC_GetSysClockFreq+0x108>)
 8003c94:	68db      	ldr	r3, [r3, #12]
 8003c96:	f003 0303 	and.w	r3, r3, #3
 8003c9a:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8003c9c:	68bb      	ldr	r3, [r7, #8]
 8003c9e:	2b02      	cmp	r3, #2
 8003ca0:	d003      	beq.n	8003caa <HAL_RCC_GetSysClockFreq+0xa6>
 8003ca2:	68bb      	ldr	r3, [r7, #8]
 8003ca4:	2b03      	cmp	r3, #3
 8003ca6:	d003      	beq.n	8003cb0 <HAL_RCC_GetSysClockFreq+0xac>
 8003ca8:	e005      	b.n	8003cb6 <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 8003caa:	4b1a      	ldr	r3, [pc, #104]	@ (8003d14 <HAL_RCC_GetSysClockFreq+0x110>)
 8003cac:	617b      	str	r3, [r7, #20]
      break;
 8003cae:	e005      	b.n	8003cbc <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8003cb0:	4b19      	ldr	r3, [pc, #100]	@ (8003d18 <HAL_RCC_GetSysClockFreq+0x114>)
 8003cb2:	617b      	str	r3, [r7, #20]
      break;
 8003cb4:	e002      	b.n	8003cbc <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 8003cb6:	69fb      	ldr	r3, [r7, #28]
 8003cb8:	617b      	str	r3, [r7, #20]
      break;
 8003cba:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8003cbc:	4b13      	ldr	r3, [pc, #76]	@ (8003d0c <HAL_RCC_GetSysClockFreq+0x108>)
 8003cbe:	68db      	ldr	r3, [r3, #12]
 8003cc0:	091b      	lsrs	r3, r3, #4
 8003cc2:	f003 0307 	and.w	r3, r3, #7
 8003cc6:	3301      	adds	r3, #1
 8003cc8:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8003cca:	4b10      	ldr	r3, [pc, #64]	@ (8003d0c <HAL_RCC_GetSysClockFreq+0x108>)
 8003ccc:	68db      	ldr	r3, [r3, #12]
 8003cce:	0a1b      	lsrs	r3, r3, #8
 8003cd0:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8003cd4:	697a      	ldr	r2, [r7, #20]
 8003cd6:	fb03 f202 	mul.w	r2, r3, r2
 8003cda:	687b      	ldr	r3, [r7, #4]
 8003cdc:	fbb2 f3f3 	udiv	r3, r2, r3
 8003ce0:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8003ce2:	4b0a      	ldr	r3, [pc, #40]	@ (8003d0c <HAL_RCC_GetSysClockFreq+0x108>)
 8003ce4:	68db      	ldr	r3, [r3, #12]
 8003ce6:	0e5b      	lsrs	r3, r3, #25
 8003ce8:	f003 0303 	and.w	r3, r3, #3
 8003cec:	3301      	adds	r3, #1
 8003cee:	005b      	lsls	r3, r3, #1
 8003cf0:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 8003cf2:	697a      	ldr	r2, [r7, #20]
 8003cf4:	683b      	ldr	r3, [r7, #0]
 8003cf6:	fbb2 f3f3 	udiv	r3, r2, r3
 8003cfa:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8003cfc:	69bb      	ldr	r3, [r7, #24]
}
 8003cfe:	4618      	mov	r0, r3
 8003d00:	3724      	adds	r7, #36	@ 0x24
 8003d02:	46bd      	mov	sp, r7
 8003d04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d08:	4770      	bx	lr
 8003d0a:	bf00      	nop
 8003d0c:	40021000 	.word	0x40021000
 8003d10:	0800b598 	.word	0x0800b598
 8003d14:	00f42400 	.word	0x00f42400
 8003d18:	007a1200 	.word	0x007a1200

08003d1c <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003d1c:	b480      	push	{r7}
 8003d1e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003d20:	4b03      	ldr	r3, [pc, #12]	@ (8003d30 <HAL_RCC_GetHCLKFreq+0x14>)
 8003d22:	681b      	ldr	r3, [r3, #0]
}
 8003d24:	4618      	mov	r0, r3
 8003d26:	46bd      	mov	sp, r7
 8003d28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d2c:	4770      	bx	lr
 8003d2e:	bf00      	nop
 8003d30:	20000008 	.word	0x20000008

08003d34 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003d34:	b580      	push	{r7, lr}
 8003d36:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8003d38:	f7ff fff0 	bl	8003d1c <HAL_RCC_GetHCLKFreq>
 8003d3c:	4602      	mov	r2, r0
 8003d3e:	4b06      	ldr	r3, [pc, #24]	@ (8003d58 <HAL_RCC_GetPCLK1Freq+0x24>)
 8003d40:	689b      	ldr	r3, [r3, #8]
 8003d42:	0a1b      	lsrs	r3, r3, #8
 8003d44:	f003 0307 	and.w	r3, r3, #7
 8003d48:	4904      	ldr	r1, [pc, #16]	@ (8003d5c <HAL_RCC_GetPCLK1Freq+0x28>)
 8003d4a:	5ccb      	ldrb	r3, [r1, r3]
 8003d4c:	f003 031f 	and.w	r3, r3, #31
 8003d50:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003d54:	4618      	mov	r0, r3
 8003d56:	bd80      	pop	{r7, pc}
 8003d58:	40021000 	.word	0x40021000
 8003d5c:	0800b590 	.word	0x0800b590

08003d60 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8003d60:	b580      	push	{r7, lr}
 8003d62:	b086      	sub	sp, #24
 8003d64:	af00      	add	r7, sp, #0
 8003d66:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8003d68:	2300      	movs	r3, #0
 8003d6a:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8003d6c:	4b2a      	ldr	r3, [pc, #168]	@ (8003e18 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003d6e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003d70:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003d74:	2b00      	cmp	r3, #0
 8003d76:	d003      	beq.n	8003d80 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8003d78:	f7ff fa04 	bl	8003184 <HAL_PWREx_GetVoltageRange>
 8003d7c:	6178      	str	r0, [r7, #20]
 8003d7e:	e014      	b.n	8003daa <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8003d80:	4b25      	ldr	r3, [pc, #148]	@ (8003e18 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003d82:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003d84:	4a24      	ldr	r2, [pc, #144]	@ (8003e18 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003d86:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003d8a:	6593      	str	r3, [r2, #88]	@ 0x58
 8003d8c:	4b22      	ldr	r3, [pc, #136]	@ (8003e18 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003d8e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003d90:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003d94:	60fb      	str	r3, [r7, #12]
 8003d96:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8003d98:	f7ff f9f4 	bl	8003184 <HAL_PWREx_GetVoltageRange>
 8003d9c:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 8003d9e:	4b1e      	ldr	r3, [pc, #120]	@ (8003e18 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003da0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003da2:	4a1d      	ldr	r2, [pc, #116]	@ (8003e18 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003da4:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003da8:	6593      	str	r3, [r2, #88]	@ 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 8003daa:	697b      	ldr	r3, [r7, #20]
 8003dac:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003db0:	d10b      	bne.n	8003dca <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 8003db2:	687b      	ldr	r3, [r7, #4]
 8003db4:	2b80      	cmp	r3, #128	@ 0x80
 8003db6:	d919      	bls.n	8003dec <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8003db8:	687b      	ldr	r3, [r7, #4]
 8003dba:	2ba0      	cmp	r3, #160	@ 0xa0
 8003dbc:	d902      	bls.n	8003dc4 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8003dbe:	2302      	movs	r3, #2
 8003dc0:	613b      	str	r3, [r7, #16]
 8003dc2:	e013      	b.n	8003dec <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8003dc4:	2301      	movs	r3, #1
 8003dc6:	613b      	str	r3, [r7, #16]
 8003dc8:	e010      	b.n	8003dec <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 8003dca:	687b      	ldr	r3, [r7, #4]
 8003dcc:	2b80      	cmp	r3, #128	@ 0x80
 8003dce:	d902      	bls.n	8003dd6 <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 8003dd0:	2303      	movs	r3, #3
 8003dd2:	613b      	str	r3, [r7, #16]
 8003dd4:	e00a      	b.n	8003dec <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 8003dd6:	687b      	ldr	r3, [r7, #4]
 8003dd8:	2b80      	cmp	r3, #128	@ 0x80
 8003dda:	d102      	bne.n	8003de2 <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8003ddc:	2302      	movs	r3, #2
 8003dde:	613b      	str	r3, [r7, #16]
 8003de0:	e004      	b.n	8003dec <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 8003de2:	687b      	ldr	r3, [r7, #4]
 8003de4:	2b70      	cmp	r3, #112	@ 0x70
 8003de6:	d101      	bne.n	8003dec <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8003de8:	2301      	movs	r3, #1
 8003dea:	613b      	str	r3, [r7, #16]
      }
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8003dec:	4b0b      	ldr	r3, [pc, #44]	@ (8003e1c <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8003dee:	681b      	ldr	r3, [r3, #0]
 8003df0:	f023 0207 	bic.w	r2, r3, #7
 8003df4:	4909      	ldr	r1, [pc, #36]	@ (8003e1c <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8003df6:	693b      	ldr	r3, [r7, #16]
 8003df8:	4313      	orrs	r3, r2
 8003dfa:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8003dfc:	4b07      	ldr	r3, [pc, #28]	@ (8003e1c <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8003dfe:	681b      	ldr	r3, [r3, #0]
 8003e00:	f003 0307 	and.w	r3, r3, #7
 8003e04:	693a      	ldr	r2, [r7, #16]
 8003e06:	429a      	cmp	r2, r3
 8003e08:	d001      	beq.n	8003e0e <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 8003e0a:	2301      	movs	r3, #1
 8003e0c:	e000      	b.n	8003e10 <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 8003e0e:	2300      	movs	r3, #0
}
 8003e10:	4618      	mov	r0, r3
 8003e12:	3718      	adds	r7, #24
 8003e14:	46bd      	mov	sp, r7
 8003e16:	bd80      	pop	{r7, pc}
 8003e18:	40021000 	.word	0x40021000
 8003e1c:	40022000 	.word	0x40022000

08003e20 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8003e20:	b580      	push	{r7, lr}
 8003e22:	b084      	sub	sp, #16
 8003e24:	af00      	add	r7, sp, #0
 8003e26:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8003e28:	687b      	ldr	r3, [r7, #4]
 8003e2a:	2b00      	cmp	r3, #0
 8003e2c:	d101      	bne.n	8003e32 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8003e2e:	2301      	movs	r3, #1
 8003e30:	e095      	b.n	8003f5e <HAL_SPI_Init+0x13e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8003e32:	687b      	ldr	r3, [r7, #4]
 8003e34:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003e36:	2b00      	cmp	r3, #0
 8003e38:	d108      	bne.n	8003e4c <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8003e3a:	687b      	ldr	r3, [r7, #4]
 8003e3c:	685b      	ldr	r3, [r3, #4]
 8003e3e:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8003e42:	d009      	beq.n	8003e58 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8003e44:	687b      	ldr	r3, [r7, #4]
 8003e46:	2200      	movs	r2, #0
 8003e48:	61da      	str	r2, [r3, #28]
 8003e4a:	e005      	b.n	8003e58 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8003e4c:	687b      	ldr	r3, [r7, #4]
 8003e4e:	2200      	movs	r2, #0
 8003e50:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8003e52:	687b      	ldr	r3, [r7, #4]
 8003e54:	2200      	movs	r2, #0
 8003e56:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8003e58:	687b      	ldr	r3, [r7, #4]
 8003e5a:	2200      	movs	r2, #0
 8003e5c:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8003e5e:	687b      	ldr	r3, [r7, #4]
 8003e60:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8003e64:	b2db      	uxtb	r3, r3
 8003e66:	2b00      	cmp	r3, #0
 8003e68:	d106      	bne.n	8003e78 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8003e6a:	687b      	ldr	r3, [r7, #4]
 8003e6c:	2200      	movs	r2, #0
 8003e6e:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8003e72:	6878      	ldr	r0, [r7, #4]
 8003e74:	f7fd fef6 	bl	8001c64 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8003e78:	687b      	ldr	r3, [r7, #4]
 8003e7a:	2202      	movs	r2, #2
 8003e7c:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8003e80:	687b      	ldr	r3, [r7, #4]
 8003e82:	681b      	ldr	r3, [r3, #0]
 8003e84:	681a      	ldr	r2, [r3, #0]
 8003e86:	687b      	ldr	r3, [r7, #4]
 8003e88:	681b      	ldr	r3, [r3, #0]
 8003e8a:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8003e8e:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8003e90:	687b      	ldr	r3, [r7, #4]
 8003e92:	68db      	ldr	r3, [r3, #12]
 8003e94:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8003e98:	d902      	bls.n	8003ea0 <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8003e9a:	2300      	movs	r3, #0
 8003e9c:	60fb      	str	r3, [r7, #12]
 8003e9e:	e002      	b.n	8003ea6 <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8003ea0:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8003ea4:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8003ea6:	687b      	ldr	r3, [r7, #4]
 8003ea8:	68db      	ldr	r3, [r3, #12]
 8003eaa:	f5b3 6f70 	cmp.w	r3, #3840	@ 0xf00
 8003eae:	d007      	beq.n	8003ec0 <HAL_SPI_Init+0xa0>
 8003eb0:	687b      	ldr	r3, [r7, #4]
 8003eb2:	68db      	ldr	r3, [r3, #12]
 8003eb4:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8003eb8:	d002      	beq.n	8003ec0 <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8003eba:	687b      	ldr	r3, [r7, #4]
 8003ebc:	2200      	movs	r2, #0
 8003ebe:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8003ec0:	687b      	ldr	r3, [r7, #4]
 8003ec2:	685b      	ldr	r3, [r3, #4]
 8003ec4:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8003ec8:	687b      	ldr	r3, [r7, #4]
 8003eca:	689b      	ldr	r3, [r3, #8]
 8003ecc:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8003ed0:	431a      	orrs	r2, r3
 8003ed2:	687b      	ldr	r3, [r7, #4]
 8003ed4:	691b      	ldr	r3, [r3, #16]
 8003ed6:	f003 0302 	and.w	r3, r3, #2
 8003eda:	431a      	orrs	r2, r3
 8003edc:	687b      	ldr	r3, [r7, #4]
 8003ede:	695b      	ldr	r3, [r3, #20]
 8003ee0:	f003 0301 	and.w	r3, r3, #1
 8003ee4:	431a      	orrs	r2, r3
 8003ee6:	687b      	ldr	r3, [r7, #4]
 8003ee8:	699b      	ldr	r3, [r3, #24]
 8003eea:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8003eee:	431a      	orrs	r2, r3
 8003ef0:	687b      	ldr	r3, [r7, #4]
 8003ef2:	69db      	ldr	r3, [r3, #28]
 8003ef4:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8003ef8:	431a      	orrs	r2, r3
 8003efa:	687b      	ldr	r3, [r7, #4]
 8003efc:	6a1b      	ldr	r3, [r3, #32]
 8003efe:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003f02:	ea42 0103 	orr.w	r1, r2, r3
 8003f06:	687b      	ldr	r3, [r7, #4]
 8003f08:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003f0a:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8003f0e:	687b      	ldr	r3, [r7, #4]
 8003f10:	681b      	ldr	r3, [r3, #0]
 8003f12:	430a      	orrs	r2, r1
 8003f14:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8003f16:	687b      	ldr	r3, [r7, #4]
 8003f18:	699b      	ldr	r3, [r3, #24]
 8003f1a:	0c1b      	lsrs	r3, r3, #16
 8003f1c:	f003 0204 	and.w	r2, r3, #4
 8003f20:	687b      	ldr	r3, [r7, #4]
 8003f22:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003f24:	f003 0310 	and.w	r3, r3, #16
 8003f28:	431a      	orrs	r2, r3
 8003f2a:	687b      	ldr	r3, [r7, #4]
 8003f2c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003f2e:	f003 0308 	and.w	r3, r3, #8
 8003f32:	431a      	orrs	r2, r3
 8003f34:	687b      	ldr	r3, [r7, #4]
 8003f36:	68db      	ldr	r3, [r3, #12]
 8003f38:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 8003f3c:	ea42 0103 	orr.w	r1, r2, r3
 8003f40:	68fb      	ldr	r3, [r7, #12]
 8003f42:	f403 5280 	and.w	r2, r3, #4096	@ 0x1000
 8003f46:	687b      	ldr	r3, [r7, #4]
 8003f48:	681b      	ldr	r3, [r3, #0]
 8003f4a:	430a      	orrs	r2, r1
 8003f4c:	605a      	str	r2, [r3, #4]
#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8003f4e:	687b      	ldr	r3, [r7, #4]
 8003f50:	2200      	movs	r2, #0
 8003f52:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8003f54:	687b      	ldr	r3, [r7, #4]
 8003f56:	2201      	movs	r2, #1
 8003f58:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  return HAL_OK;
 8003f5c:	2300      	movs	r3, #0
}
 8003f5e:	4618      	mov	r0, r3
 8003f60:	3710      	adds	r7, #16
 8003f62:	46bd      	mov	sp, r7
 8003f64:	bd80      	pop	{r7, pc}

08003f66 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8003f66:	b580      	push	{r7, lr}
 8003f68:	b082      	sub	sp, #8
 8003f6a:	af00      	add	r7, sp, #0
 8003f6c:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003f6e:	687b      	ldr	r3, [r7, #4]
 8003f70:	2b00      	cmp	r3, #0
 8003f72:	d101      	bne.n	8003f78 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8003f74:	2301      	movs	r3, #1
 8003f76:	e049      	b.n	800400c <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003f78:	687b      	ldr	r3, [r7, #4]
 8003f7a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003f7e:	b2db      	uxtb	r3, r3
 8003f80:	2b00      	cmp	r3, #0
 8003f82:	d106      	bne.n	8003f92 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003f84:	687b      	ldr	r3, [r7, #4]
 8003f86:	2200      	movs	r2, #0
 8003f88:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8003f8c:	6878      	ldr	r0, [r7, #4]
 8003f8e:	f7fd fead 	bl	8001cec <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003f92:	687b      	ldr	r3, [r7, #4]
 8003f94:	2202      	movs	r2, #2
 8003f96:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003f9a:	687b      	ldr	r3, [r7, #4]
 8003f9c:	681a      	ldr	r2, [r3, #0]
 8003f9e:	687b      	ldr	r3, [r7, #4]
 8003fa0:	3304      	adds	r3, #4
 8003fa2:	4619      	mov	r1, r3
 8003fa4:	4610      	mov	r0, r2
 8003fa6:	f000 ff77 	bl	8004e98 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003faa:	687b      	ldr	r3, [r7, #4]
 8003fac:	2201      	movs	r2, #1
 8003fae:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003fb2:	687b      	ldr	r3, [r7, #4]
 8003fb4:	2201      	movs	r2, #1
 8003fb6:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8003fba:	687b      	ldr	r3, [r7, #4]
 8003fbc:	2201      	movs	r2, #1
 8003fbe:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8003fc2:	687b      	ldr	r3, [r7, #4]
 8003fc4:	2201      	movs	r2, #1
 8003fc6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8003fca:	687b      	ldr	r3, [r7, #4]
 8003fcc:	2201      	movs	r2, #1
 8003fce:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8003fd2:	687b      	ldr	r3, [r7, #4]
 8003fd4:	2201      	movs	r2, #1
 8003fd6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8003fda:	687b      	ldr	r3, [r7, #4]
 8003fdc:	2201      	movs	r2, #1
 8003fde:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003fe2:	687b      	ldr	r3, [r7, #4]
 8003fe4:	2201      	movs	r2, #1
 8003fe6:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8003fea:	687b      	ldr	r3, [r7, #4]
 8003fec:	2201      	movs	r2, #1
 8003fee:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8003ff2:	687b      	ldr	r3, [r7, #4]
 8003ff4:	2201      	movs	r2, #1
 8003ff6:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8003ffa:	687b      	ldr	r3, [r7, #4]
 8003ffc:	2201      	movs	r2, #1
 8003ffe:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004002:	687b      	ldr	r3, [r7, #4]
 8004004:	2201      	movs	r2, #1
 8004006:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800400a:	2300      	movs	r3, #0
}
 800400c:	4618      	mov	r0, r3
 800400e:	3708      	adds	r7, #8
 8004010:	46bd      	mov	sp, r7
 8004012:	bd80      	pop	{r7, pc}

08004014 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8004014:	b580      	push	{r7, lr}
 8004016:	b082      	sub	sp, #8
 8004018:	af00      	add	r7, sp, #0
 800401a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800401c:	687b      	ldr	r3, [r7, #4]
 800401e:	2b00      	cmp	r3, #0
 8004020:	d101      	bne.n	8004026 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8004022:	2301      	movs	r3, #1
 8004024:	e049      	b.n	80040ba <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004026:	687b      	ldr	r3, [r7, #4]
 8004028:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800402c:	b2db      	uxtb	r3, r3
 800402e:	2b00      	cmp	r3, #0
 8004030:	d106      	bne.n	8004040 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004032:	687b      	ldr	r3, [r7, #4]
 8004034:	2200      	movs	r2, #0
 8004036:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800403a:	6878      	ldr	r0, [r7, #4]
 800403c:	f7fd fed4 	bl	8001de8 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004040:	687b      	ldr	r3, [r7, #4]
 8004042:	2202      	movs	r2, #2
 8004044:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004048:	687b      	ldr	r3, [r7, #4]
 800404a:	681a      	ldr	r2, [r3, #0]
 800404c:	687b      	ldr	r3, [r7, #4]
 800404e:	3304      	adds	r3, #4
 8004050:	4619      	mov	r1, r3
 8004052:	4610      	mov	r0, r2
 8004054:	f000 ff20 	bl	8004e98 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004058:	687b      	ldr	r3, [r7, #4]
 800405a:	2201      	movs	r2, #1
 800405c:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004060:	687b      	ldr	r3, [r7, #4]
 8004062:	2201      	movs	r2, #1
 8004064:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8004068:	687b      	ldr	r3, [r7, #4]
 800406a:	2201      	movs	r2, #1
 800406c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8004070:	687b      	ldr	r3, [r7, #4]
 8004072:	2201      	movs	r2, #1
 8004074:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8004078:	687b      	ldr	r3, [r7, #4]
 800407a:	2201      	movs	r2, #1
 800407c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8004080:	687b      	ldr	r3, [r7, #4]
 8004082:	2201      	movs	r2, #1
 8004084:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8004088:	687b      	ldr	r3, [r7, #4]
 800408a:	2201      	movs	r2, #1
 800408c:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004090:	687b      	ldr	r3, [r7, #4]
 8004092:	2201      	movs	r2, #1
 8004094:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8004098:	687b      	ldr	r3, [r7, #4]
 800409a:	2201      	movs	r2, #1
 800409c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80040a0:	687b      	ldr	r3, [r7, #4]
 80040a2:	2201      	movs	r2, #1
 80040a4:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 80040a8:	687b      	ldr	r3, [r7, #4]
 80040aa:	2201      	movs	r2, #1
 80040ac:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80040b0:	687b      	ldr	r3, [r7, #4]
 80040b2:	2201      	movs	r2, #1
 80040b4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80040b8:	2300      	movs	r3, #0
}
 80040ba:	4618      	mov	r0, r3
 80040bc:	3708      	adds	r7, #8
 80040be:	46bd      	mov	sp, r7
 80040c0:	bd80      	pop	{r7, pc}
	...

080040c4 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80040c4:	b580      	push	{r7, lr}
 80040c6:	b084      	sub	sp, #16
 80040c8:	af00      	add	r7, sp, #0
 80040ca:	6078      	str	r0, [r7, #4]
 80040cc:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 80040ce:	683b      	ldr	r3, [r7, #0]
 80040d0:	2b00      	cmp	r3, #0
 80040d2:	d109      	bne.n	80040e8 <HAL_TIM_PWM_Start+0x24>
 80040d4:	687b      	ldr	r3, [r7, #4]
 80040d6:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 80040da:	b2db      	uxtb	r3, r3
 80040dc:	2b01      	cmp	r3, #1
 80040de:	bf14      	ite	ne
 80040e0:	2301      	movne	r3, #1
 80040e2:	2300      	moveq	r3, #0
 80040e4:	b2db      	uxtb	r3, r3
 80040e6:	e03c      	b.n	8004162 <HAL_TIM_PWM_Start+0x9e>
 80040e8:	683b      	ldr	r3, [r7, #0]
 80040ea:	2b04      	cmp	r3, #4
 80040ec:	d109      	bne.n	8004102 <HAL_TIM_PWM_Start+0x3e>
 80040ee:	687b      	ldr	r3, [r7, #4]
 80040f0:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 80040f4:	b2db      	uxtb	r3, r3
 80040f6:	2b01      	cmp	r3, #1
 80040f8:	bf14      	ite	ne
 80040fa:	2301      	movne	r3, #1
 80040fc:	2300      	moveq	r3, #0
 80040fe:	b2db      	uxtb	r3, r3
 8004100:	e02f      	b.n	8004162 <HAL_TIM_PWM_Start+0x9e>
 8004102:	683b      	ldr	r3, [r7, #0]
 8004104:	2b08      	cmp	r3, #8
 8004106:	d109      	bne.n	800411c <HAL_TIM_PWM_Start+0x58>
 8004108:	687b      	ldr	r3, [r7, #4]
 800410a:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800410e:	b2db      	uxtb	r3, r3
 8004110:	2b01      	cmp	r3, #1
 8004112:	bf14      	ite	ne
 8004114:	2301      	movne	r3, #1
 8004116:	2300      	moveq	r3, #0
 8004118:	b2db      	uxtb	r3, r3
 800411a:	e022      	b.n	8004162 <HAL_TIM_PWM_Start+0x9e>
 800411c:	683b      	ldr	r3, [r7, #0]
 800411e:	2b0c      	cmp	r3, #12
 8004120:	d109      	bne.n	8004136 <HAL_TIM_PWM_Start+0x72>
 8004122:	687b      	ldr	r3, [r7, #4]
 8004124:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004128:	b2db      	uxtb	r3, r3
 800412a:	2b01      	cmp	r3, #1
 800412c:	bf14      	ite	ne
 800412e:	2301      	movne	r3, #1
 8004130:	2300      	moveq	r3, #0
 8004132:	b2db      	uxtb	r3, r3
 8004134:	e015      	b.n	8004162 <HAL_TIM_PWM_Start+0x9e>
 8004136:	683b      	ldr	r3, [r7, #0]
 8004138:	2b10      	cmp	r3, #16
 800413a:	d109      	bne.n	8004150 <HAL_TIM_PWM_Start+0x8c>
 800413c:	687b      	ldr	r3, [r7, #4]
 800413e:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8004142:	b2db      	uxtb	r3, r3
 8004144:	2b01      	cmp	r3, #1
 8004146:	bf14      	ite	ne
 8004148:	2301      	movne	r3, #1
 800414a:	2300      	moveq	r3, #0
 800414c:	b2db      	uxtb	r3, r3
 800414e:	e008      	b.n	8004162 <HAL_TIM_PWM_Start+0x9e>
 8004150:	687b      	ldr	r3, [r7, #4]
 8004152:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 8004156:	b2db      	uxtb	r3, r3
 8004158:	2b01      	cmp	r3, #1
 800415a:	bf14      	ite	ne
 800415c:	2301      	movne	r3, #1
 800415e:	2300      	moveq	r3, #0
 8004160:	b2db      	uxtb	r3, r3
 8004162:	2b00      	cmp	r3, #0
 8004164:	d001      	beq.n	800416a <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 8004166:	2301      	movs	r3, #1
 8004168:	e09c      	b.n	80042a4 <HAL_TIM_PWM_Start+0x1e0>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800416a:	683b      	ldr	r3, [r7, #0]
 800416c:	2b00      	cmp	r3, #0
 800416e:	d104      	bne.n	800417a <HAL_TIM_PWM_Start+0xb6>
 8004170:	687b      	ldr	r3, [r7, #4]
 8004172:	2202      	movs	r2, #2
 8004174:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8004178:	e023      	b.n	80041c2 <HAL_TIM_PWM_Start+0xfe>
 800417a:	683b      	ldr	r3, [r7, #0]
 800417c:	2b04      	cmp	r3, #4
 800417e:	d104      	bne.n	800418a <HAL_TIM_PWM_Start+0xc6>
 8004180:	687b      	ldr	r3, [r7, #4]
 8004182:	2202      	movs	r2, #2
 8004184:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8004188:	e01b      	b.n	80041c2 <HAL_TIM_PWM_Start+0xfe>
 800418a:	683b      	ldr	r3, [r7, #0]
 800418c:	2b08      	cmp	r3, #8
 800418e:	d104      	bne.n	800419a <HAL_TIM_PWM_Start+0xd6>
 8004190:	687b      	ldr	r3, [r7, #4]
 8004192:	2202      	movs	r2, #2
 8004194:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8004198:	e013      	b.n	80041c2 <HAL_TIM_PWM_Start+0xfe>
 800419a:	683b      	ldr	r3, [r7, #0]
 800419c:	2b0c      	cmp	r3, #12
 800419e:	d104      	bne.n	80041aa <HAL_TIM_PWM_Start+0xe6>
 80041a0:	687b      	ldr	r3, [r7, #4]
 80041a2:	2202      	movs	r2, #2
 80041a4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 80041a8:	e00b      	b.n	80041c2 <HAL_TIM_PWM_Start+0xfe>
 80041aa:	683b      	ldr	r3, [r7, #0]
 80041ac:	2b10      	cmp	r3, #16
 80041ae:	d104      	bne.n	80041ba <HAL_TIM_PWM_Start+0xf6>
 80041b0:	687b      	ldr	r3, [r7, #4]
 80041b2:	2202      	movs	r2, #2
 80041b4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80041b8:	e003      	b.n	80041c2 <HAL_TIM_PWM_Start+0xfe>
 80041ba:	687b      	ldr	r3, [r7, #4]
 80041bc:	2202      	movs	r2, #2
 80041be:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80041c2:	687b      	ldr	r3, [r7, #4]
 80041c4:	681b      	ldr	r3, [r3, #0]
 80041c6:	2201      	movs	r2, #1
 80041c8:	6839      	ldr	r1, [r7, #0]
 80041ca:	4618      	mov	r0, r3
 80041cc:	f001 fa7a 	bl	80056c4 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80041d0:	687b      	ldr	r3, [r7, #4]
 80041d2:	681b      	ldr	r3, [r3, #0]
 80041d4:	4a35      	ldr	r2, [pc, #212]	@ (80042ac <HAL_TIM_PWM_Start+0x1e8>)
 80041d6:	4293      	cmp	r3, r2
 80041d8:	d013      	beq.n	8004202 <HAL_TIM_PWM_Start+0x13e>
 80041da:	687b      	ldr	r3, [r7, #4]
 80041dc:	681b      	ldr	r3, [r3, #0]
 80041de:	4a34      	ldr	r2, [pc, #208]	@ (80042b0 <HAL_TIM_PWM_Start+0x1ec>)
 80041e0:	4293      	cmp	r3, r2
 80041e2:	d00e      	beq.n	8004202 <HAL_TIM_PWM_Start+0x13e>
 80041e4:	687b      	ldr	r3, [r7, #4]
 80041e6:	681b      	ldr	r3, [r3, #0]
 80041e8:	4a32      	ldr	r2, [pc, #200]	@ (80042b4 <HAL_TIM_PWM_Start+0x1f0>)
 80041ea:	4293      	cmp	r3, r2
 80041ec:	d009      	beq.n	8004202 <HAL_TIM_PWM_Start+0x13e>
 80041ee:	687b      	ldr	r3, [r7, #4]
 80041f0:	681b      	ldr	r3, [r3, #0]
 80041f2:	4a31      	ldr	r2, [pc, #196]	@ (80042b8 <HAL_TIM_PWM_Start+0x1f4>)
 80041f4:	4293      	cmp	r3, r2
 80041f6:	d004      	beq.n	8004202 <HAL_TIM_PWM_Start+0x13e>
 80041f8:	687b      	ldr	r3, [r7, #4]
 80041fa:	681b      	ldr	r3, [r3, #0]
 80041fc:	4a2f      	ldr	r2, [pc, #188]	@ (80042bc <HAL_TIM_PWM_Start+0x1f8>)
 80041fe:	4293      	cmp	r3, r2
 8004200:	d101      	bne.n	8004206 <HAL_TIM_PWM_Start+0x142>
 8004202:	2301      	movs	r3, #1
 8004204:	e000      	b.n	8004208 <HAL_TIM_PWM_Start+0x144>
 8004206:	2300      	movs	r3, #0
 8004208:	2b00      	cmp	r3, #0
 800420a:	d007      	beq.n	800421c <HAL_TIM_PWM_Start+0x158>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 800420c:	687b      	ldr	r3, [r7, #4]
 800420e:	681b      	ldr	r3, [r3, #0]
 8004210:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8004212:	687b      	ldr	r3, [r7, #4]
 8004214:	681b      	ldr	r3, [r3, #0]
 8004216:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800421a:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800421c:	687b      	ldr	r3, [r7, #4]
 800421e:	681b      	ldr	r3, [r3, #0]
 8004220:	4a22      	ldr	r2, [pc, #136]	@ (80042ac <HAL_TIM_PWM_Start+0x1e8>)
 8004222:	4293      	cmp	r3, r2
 8004224:	d01d      	beq.n	8004262 <HAL_TIM_PWM_Start+0x19e>
 8004226:	687b      	ldr	r3, [r7, #4]
 8004228:	681b      	ldr	r3, [r3, #0]
 800422a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800422e:	d018      	beq.n	8004262 <HAL_TIM_PWM_Start+0x19e>
 8004230:	687b      	ldr	r3, [r7, #4]
 8004232:	681b      	ldr	r3, [r3, #0]
 8004234:	4a22      	ldr	r2, [pc, #136]	@ (80042c0 <HAL_TIM_PWM_Start+0x1fc>)
 8004236:	4293      	cmp	r3, r2
 8004238:	d013      	beq.n	8004262 <HAL_TIM_PWM_Start+0x19e>
 800423a:	687b      	ldr	r3, [r7, #4]
 800423c:	681b      	ldr	r3, [r3, #0]
 800423e:	4a21      	ldr	r2, [pc, #132]	@ (80042c4 <HAL_TIM_PWM_Start+0x200>)
 8004240:	4293      	cmp	r3, r2
 8004242:	d00e      	beq.n	8004262 <HAL_TIM_PWM_Start+0x19e>
 8004244:	687b      	ldr	r3, [r7, #4]
 8004246:	681b      	ldr	r3, [r3, #0]
 8004248:	4a1f      	ldr	r2, [pc, #124]	@ (80042c8 <HAL_TIM_PWM_Start+0x204>)
 800424a:	4293      	cmp	r3, r2
 800424c:	d009      	beq.n	8004262 <HAL_TIM_PWM_Start+0x19e>
 800424e:	687b      	ldr	r3, [r7, #4]
 8004250:	681b      	ldr	r3, [r3, #0]
 8004252:	4a17      	ldr	r2, [pc, #92]	@ (80042b0 <HAL_TIM_PWM_Start+0x1ec>)
 8004254:	4293      	cmp	r3, r2
 8004256:	d004      	beq.n	8004262 <HAL_TIM_PWM_Start+0x19e>
 8004258:	687b      	ldr	r3, [r7, #4]
 800425a:	681b      	ldr	r3, [r3, #0]
 800425c:	4a15      	ldr	r2, [pc, #84]	@ (80042b4 <HAL_TIM_PWM_Start+0x1f0>)
 800425e:	4293      	cmp	r3, r2
 8004260:	d115      	bne.n	800428e <HAL_TIM_PWM_Start+0x1ca>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004262:	687b      	ldr	r3, [r7, #4]
 8004264:	681b      	ldr	r3, [r3, #0]
 8004266:	689a      	ldr	r2, [r3, #8]
 8004268:	4b18      	ldr	r3, [pc, #96]	@ (80042cc <HAL_TIM_PWM_Start+0x208>)
 800426a:	4013      	ands	r3, r2
 800426c:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800426e:	68fb      	ldr	r3, [r7, #12]
 8004270:	2b06      	cmp	r3, #6
 8004272:	d015      	beq.n	80042a0 <HAL_TIM_PWM_Start+0x1dc>
 8004274:	68fb      	ldr	r3, [r7, #12]
 8004276:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800427a:	d011      	beq.n	80042a0 <HAL_TIM_PWM_Start+0x1dc>
    {
      __HAL_TIM_ENABLE(htim);
 800427c:	687b      	ldr	r3, [r7, #4]
 800427e:	681b      	ldr	r3, [r3, #0]
 8004280:	681a      	ldr	r2, [r3, #0]
 8004282:	687b      	ldr	r3, [r7, #4]
 8004284:	681b      	ldr	r3, [r3, #0]
 8004286:	f042 0201 	orr.w	r2, r2, #1
 800428a:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800428c:	e008      	b.n	80042a0 <HAL_TIM_PWM_Start+0x1dc>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800428e:	687b      	ldr	r3, [r7, #4]
 8004290:	681b      	ldr	r3, [r3, #0]
 8004292:	681a      	ldr	r2, [r3, #0]
 8004294:	687b      	ldr	r3, [r7, #4]
 8004296:	681b      	ldr	r3, [r3, #0]
 8004298:	f042 0201 	orr.w	r2, r2, #1
 800429c:	601a      	str	r2, [r3, #0]
 800429e:	e000      	b.n	80042a2 <HAL_TIM_PWM_Start+0x1de>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80042a0:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 80042a2:	2300      	movs	r3, #0
}
 80042a4:	4618      	mov	r0, r3
 80042a6:	3710      	adds	r7, #16
 80042a8:	46bd      	mov	sp, r7
 80042aa:	bd80      	pop	{r7, pc}
 80042ac:	40012c00 	.word	0x40012c00
 80042b0:	40013400 	.word	0x40013400
 80042b4:	40014000 	.word	0x40014000
 80042b8:	40014400 	.word	0x40014400
 80042bc:	40014800 	.word	0x40014800
 80042c0:	40000400 	.word	0x40000400
 80042c4:	40000800 	.word	0x40000800
 80042c8:	40000c00 	.word	0x40000c00
 80042cc:	00010007 	.word	0x00010007

080042d0 <HAL_TIM_PWM_Start_DMA>:
  * @param  Length The length of data to be transferred from memory to TIM peripheral
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start_DMA(TIM_HandleTypeDef *htim, uint32_t Channel, const uint32_t *pData,
                                        uint16_t Length)
{
 80042d0:	b580      	push	{r7, lr}
 80042d2:	b086      	sub	sp, #24
 80042d4:	af00      	add	r7, sp, #0
 80042d6:	60f8      	str	r0, [r7, #12]
 80042d8:	60b9      	str	r1, [r7, #8]
 80042da:	607a      	str	r2, [r7, #4]
 80042dc:	807b      	strh	r3, [r7, #2]
  HAL_StatusTypeDef status = HAL_OK;
 80042de:	2300      	movs	r3, #0
 80042e0:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_CHANNEL(htim->Instance, Channel));

  /* Set the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) == HAL_TIM_CHANNEL_STATE_BUSY)
 80042e2:	68bb      	ldr	r3, [r7, #8]
 80042e4:	2b00      	cmp	r3, #0
 80042e6:	d109      	bne.n	80042fc <HAL_TIM_PWM_Start_DMA+0x2c>
 80042e8:	68fb      	ldr	r3, [r7, #12]
 80042ea:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 80042ee:	b2db      	uxtb	r3, r3
 80042f0:	2b02      	cmp	r3, #2
 80042f2:	bf0c      	ite	eq
 80042f4:	2301      	moveq	r3, #1
 80042f6:	2300      	movne	r3, #0
 80042f8:	b2db      	uxtb	r3, r3
 80042fa:	e03c      	b.n	8004376 <HAL_TIM_PWM_Start_DMA+0xa6>
 80042fc:	68bb      	ldr	r3, [r7, #8]
 80042fe:	2b04      	cmp	r3, #4
 8004300:	d109      	bne.n	8004316 <HAL_TIM_PWM_Start_DMA+0x46>
 8004302:	68fb      	ldr	r3, [r7, #12]
 8004304:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8004308:	b2db      	uxtb	r3, r3
 800430a:	2b02      	cmp	r3, #2
 800430c:	bf0c      	ite	eq
 800430e:	2301      	moveq	r3, #1
 8004310:	2300      	movne	r3, #0
 8004312:	b2db      	uxtb	r3, r3
 8004314:	e02f      	b.n	8004376 <HAL_TIM_PWM_Start_DMA+0xa6>
 8004316:	68bb      	ldr	r3, [r7, #8]
 8004318:	2b08      	cmp	r3, #8
 800431a:	d109      	bne.n	8004330 <HAL_TIM_PWM_Start_DMA+0x60>
 800431c:	68fb      	ldr	r3, [r7, #12]
 800431e:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8004322:	b2db      	uxtb	r3, r3
 8004324:	2b02      	cmp	r3, #2
 8004326:	bf0c      	ite	eq
 8004328:	2301      	moveq	r3, #1
 800432a:	2300      	movne	r3, #0
 800432c:	b2db      	uxtb	r3, r3
 800432e:	e022      	b.n	8004376 <HAL_TIM_PWM_Start_DMA+0xa6>
 8004330:	68bb      	ldr	r3, [r7, #8]
 8004332:	2b0c      	cmp	r3, #12
 8004334:	d109      	bne.n	800434a <HAL_TIM_PWM_Start_DMA+0x7a>
 8004336:	68fb      	ldr	r3, [r7, #12]
 8004338:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800433c:	b2db      	uxtb	r3, r3
 800433e:	2b02      	cmp	r3, #2
 8004340:	bf0c      	ite	eq
 8004342:	2301      	moveq	r3, #1
 8004344:	2300      	movne	r3, #0
 8004346:	b2db      	uxtb	r3, r3
 8004348:	e015      	b.n	8004376 <HAL_TIM_PWM_Start_DMA+0xa6>
 800434a:	68bb      	ldr	r3, [r7, #8]
 800434c:	2b10      	cmp	r3, #16
 800434e:	d109      	bne.n	8004364 <HAL_TIM_PWM_Start_DMA+0x94>
 8004350:	68fb      	ldr	r3, [r7, #12]
 8004352:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8004356:	b2db      	uxtb	r3, r3
 8004358:	2b02      	cmp	r3, #2
 800435a:	bf0c      	ite	eq
 800435c:	2301      	moveq	r3, #1
 800435e:	2300      	movne	r3, #0
 8004360:	b2db      	uxtb	r3, r3
 8004362:	e008      	b.n	8004376 <HAL_TIM_PWM_Start_DMA+0xa6>
 8004364:	68fb      	ldr	r3, [r7, #12]
 8004366:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 800436a:	b2db      	uxtb	r3, r3
 800436c:	2b02      	cmp	r3, #2
 800436e:	bf0c      	ite	eq
 8004370:	2301      	moveq	r3, #1
 8004372:	2300      	movne	r3, #0
 8004374:	b2db      	uxtb	r3, r3
 8004376:	2b00      	cmp	r3, #0
 8004378:	d001      	beq.n	800437e <HAL_TIM_PWM_Start_DMA+0xae>
  {
    return HAL_BUSY;
 800437a:	2302      	movs	r3, #2
 800437c:	e1ab      	b.n	80046d6 <HAL_TIM_PWM_Start_DMA+0x406>
  }
  else if (TIM_CHANNEL_STATE_GET(htim, Channel) == HAL_TIM_CHANNEL_STATE_READY)
 800437e:	68bb      	ldr	r3, [r7, #8]
 8004380:	2b00      	cmp	r3, #0
 8004382:	d109      	bne.n	8004398 <HAL_TIM_PWM_Start_DMA+0xc8>
 8004384:	68fb      	ldr	r3, [r7, #12]
 8004386:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800438a:	b2db      	uxtb	r3, r3
 800438c:	2b01      	cmp	r3, #1
 800438e:	bf0c      	ite	eq
 8004390:	2301      	moveq	r3, #1
 8004392:	2300      	movne	r3, #0
 8004394:	b2db      	uxtb	r3, r3
 8004396:	e03c      	b.n	8004412 <HAL_TIM_PWM_Start_DMA+0x142>
 8004398:	68bb      	ldr	r3, [r7, #8]
 800439a:	2b04      	cmp	r3, #4
 800439c:	d109      	bne.n	80043b2 <HAL_TIM_PWM_Start_DMA+0xe2>
 800439e:	68fb      	ldr	r3, [r7, #12]
 80043a0:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 80043a4:	b2db      	uxtb	r3, r3
 80043a6:	2b01      	cmp	r3, #1
 80043a8:	bf0c      	ite	eq
 80043aa:	2301      	moveq	r3, #1
 80043ac:	2300      	movne	r3, #0
 80043ae:	b2db      	uxtb	r3, r3
 80043b0:	e02f      	b.n	8004412 <HAL_TIM_PWM_Start_DMA+0x142>
 80043b2:	68bb      	ldr	r3, [r7, #8]
 80043b4:	2b08      	cmp	r3, #8
 80043b6:	d109      	bne.n	80043cc <HAL_TIM_PWM_Start_DMA+0xfc>
 80043b8:	68fb      	ldr	r3, [r7, #12]
 80043ba:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80043be:	b2db      	uxtb	r3, r3
 80043c0:	2b01      	cmp	r3, #1
 80043c2:	bf0c      	ite	eq
 80043c4:	2301      	moveq	r3, #1
 80043c6:	2300      	movne	r3, #0
 80043c8:	b2db      	uxtb	r3, r3
 80043ca:	e022      	b.n	8004412 <HAL_TIM_PWM_Start_DMA+0x142>
 80043cc:	68bb      	ldr	r3, [r7, #8]
 80043ce:	2b0c      	cmp	r3, #12
 80043d0:	d109      	bne.n	80043e6 <HAL_TIM_PWM_Start_DMA+0x116>
 80043d2:	68fb      	ldr	r3, [r7, #12]
 80043d4:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80043d8:	b2db      	uxtb	r3, r3
 80043da:	2b01      	cmp	r3, #1
 80043dc:	bf0c      	ite	eq
 80043de:	2301      	moveq	r3, #1
 80043e0:	2300      	movne	r3, #0
 80043e2:	b2db      	uxtb	r3, r3
 80043e4:	e015      	b.n	8004412 <HAL_TIM_PWM_Start_DMA+0x142>
 80043e6:	68bb      	ldr	r3, [r7, #8]
 80043e8:	2b10      	cmp	r3, #16
 80043ea:	d109      	bne.n	8004400 <HAL_TIM_PWM_Start_DMA+0x130>
 80043ec:	68fb      	ldr	r3, [r7, #12]
 80043ee:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80043f2:	b2db      	uxtb	r3, r3
 80043f4:	2b01      	cmp	r3, #1
 80043f6:	bf0c      	ite	eq
 80043f8:	2301      	moveq	r3, #1
 80043fa:	2300      	movne	r3, #0
 80043fc:	b2db      	uxtb	r3, r3
 80043fe:	e008      	b.n	8004412 <HAL_TIM_PWM_Start_DMA+0x142>
 8004400:	68fb      	ldr	r3, [r7, #12]
 8004402:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 8004406:	b2db      	uxtb	r3, r3
 8004408:	2b01      	cmp	r3, #1
 800440a:	bf0c      	ite	eq
 800440c:	2301      	moveq	r3, #1
 800440e:	2300      	movne	r3, #0
 8004410:	b2db      	uxtb	r3, r3
 8004412:	2b00      	cmp	r3, #0
 8004414:	d034      	beq.n	8004480 <HAL_TIM_PWM_Start_DMA+0x1b0>
  {
    if ((pData == NULL) || (Length == 0U))
 8004416:	687b      	ldr	r3, [r7, #4]
 8004418:	2b00      	cmp	r3, #0
 800441a:	d002      	beq.n	8004422 <HAL_TIM_PWM_Start_DMA+0x152>
 800441c:	887b      	ldrh	r3, [r7, #2]
 800441e:	2b00      	cmp	r3, #0
 8004420:	d101      	bne.n	8004426 <HAL_TIM_PWM_Start_DMA+0x156>
    {
      return HAL_ERROR;
 8004422:	2301      	movs	r3, #1
 8004424:	e157      	b.n	80046d6 <HAL_TIM_PWM_Start_DMA+0x406>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8004426:	68bb      	ldr	r3, [r7, #8]
 8004428:	2b00      	cmp	r3, #0
 800442a:	d104      	bne.n	8004436 <HAL_TIM_PWM_Start_DMA+0x166>
 800442c:	68fb      	ldr	r3, [r7, #12]
 800442e:	2202      	movs	r2, #2
 8004430:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8004434:	e026      	b.n	8004484 <HAL_TIM_PWM_Start_DMA+0x1b4>
 8004436:	68bb      	ldr	r3, [r7, #8]
 8004438:	2b04      	cmp	r3, #4
 800443a:	d104      	bne.n	8004446 <HAL_TIM_PWM_Start_DMA+0x176>
 800443c:	68fb      	ldr	r3, [r7, #12]
 800443e:	2202      	movs	r2, #2
 8004440:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8004444:	e01e      	b.n	8004484 <HAL_TIM_PWM_Start_DMA+0x1b4>
 8004446:	68bb      	ldr	r3, [r7, #8]
 8004448:	2b08      	cmp	r3, #8
 800444a:	d104      	bne.n	8004456 <HAL_TIM_PWM_Start_DMA+0x186>
 800444c:	68fb      	ldr	r3, [r7, #12]
 800444e:	2202      	movs	r2, #2
 8004450:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8004454:	e016      	b.n	8004484 <HAL_TIM_PWM_Start_DMA+0x1b4>
 8004456:	68bb      	ldr	r3, [r7, #8]
 8004458:	2b0c      	cmp	r3, #12
 800445a:	d104      	bne.n	8004466 <HAL_TIM_PWM_Start_DMA+0x196>
 800445c:	68fb      	ldr	r3, [r7, #12]
 800445e:	2202      	movs	r2, #2
 8004460:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8004464:	e00e      	b.n	8004484 <HAL_TIM_PWM_Start_DMA+0x1b4>
 8004466:	68bb      	ldr	r3, [r7, #8]
 8004468:	2b10      	cmp	r3, #16
 800446a:	d104      	bne.n	8004476 <HAL_TIM_PWM_Start_DMA+0x1a6>
 800446c:	68fb      	ldr	r3, [r7, #12]
 800446e:	2202      	movs	r2, #2
 8004470:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8004474:	e006      	b.n	8004484 <HAL_TIM_PWM_Start_DMA+0x1b4>
 8004476:	68fb      	ldr	r3, [r7, #12]
 8004478:	2202      	movs	r2, #2
 800447a:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 800447e:	e001      	b.n	8004484 <HAL_TIM_PWM_Start_DMA+0x1b4>
    }
  }
  else
  {
    return HAL_ERROR;
 8004480:	2301      	movs	r3, #1
 8004482:	e128      	b.n	80046d6 <HAL_TIM_PWM_Start_DMA+0x406>
  }

  switch (Channel)
 8004484:	68bb      	ldr	r3, [r7, #8]
 8004486:	2b0c      	cmp	r3, #12
 8004488:	f200 80ae 	bhi.w	80045e8 <HAL_TIM_PWM_Start_DMA+0x318>
 800448c:	a201      	add	r2, pc, #4	@ (adr r2, 8004494 <HAL_TIM_PWM_Start_DMA+0x1c4>)
 800448e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004492:	bf00      	nop
 8004494:	080044c9 	.word	0x080044c9
 8004498:	080045e9 	.word	0x080045e9
 800449c:	080045e9 	.word	0x080045e9
 80044a0:	080045e9 	.word	0x080045e9
 80044a4:	08004511 	.word	0x08004511
 80044a8:	080045e9 	.word	0x080045e9
 80044ac:	080045e9 	.word	0x080045e9
 80044b0:	080045e9 	.word	0x080045e9
 80044b4:	08004559 	.word	0x08004559
 80044b8:	080045e9 	.word	0x080045e9
 80044bc:	080045e9 	.word	0x080045e9
 80044c0:	080045e9 	.word	0x080045e9
 80044c4:	080045a1 	.word	0x080045a1
  {
    case TIM_CHANNEL_1:
    {
      /* Set the DMA compare callbacks */
      htim->hdma[TIM_DMA_ID_CC1]->XferCpltCallback = TIM_DMADelayPulseCplt;
 80044c8:	68fb      	ldr	r3, [r7, #12]
 80044ca:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80044cc:	4a84      	ldr	r2, [pc, #528]	@ (80046e0 <HAL_TIM_PWM_Start_DMA+0x410>)
 80044ce:	62da      	str	r2, [r3, #44]	@ 0x2c
      htim->hdma[TIM_DMA_ID_CC1]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 80044d0:	68fb      	ldr	r3, [r7, #12]
 80044d2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80044d4:	4a83      	ldr	r2, [pc, #524]	@ (80046e4 <HAL_TIM_PWM_Start_DMA+0x414>)
 80044d6:	631a      	str	r2, [r3, #48]	@ 0x30

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC1]->XferErrorCallback = TIM_DMAError ;
 80044d8:	68fb      	ldr	r3, [r7, #12]
 80044da:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80044dc:	4a82      	ldr	r2, [pc, #520]	@ (80046e8 <HAL_TIM_PWM_Start_DMA+0x418>)
 80044de:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Enable the DMA channel */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC1], (uint32_t)pData, (uint32_t)&htim->Instance->CCR1,
 80044e0:	68fb      	ldr	r3, [r7, #12]
 80044e2:	6a58      	ldr	r0, [r3, #36]	@ 0x24
 80044e4:	6879      	ldr	r1, [r7, #4]
 80044e6:	68fb      	ldr	r3, [r7, #12]
 80044e8:	681b      	ldr	r3, [r3, #0]
 80044ea:	3334      	adds	r3, #52	@ 0x34
 80044ec:	461a      	mov	r2, r3
 80044ee:	887b      	ldrh	r3, [r7, #2]
 80044f0:	f7fe fb06 	bl	8002b00 <HAL_DMA_Start_IT>
 80044f4:	4603      	mov	r3, r0
 80044f6:	2b00      	cmp	r3, #0
 80044f8:	d001      	beq.n	80044fe <HAL_TIM_PWM_Start_DMA+0x22e>
                           Length) != HAL_OK)
      {
        /* Return error status */
        return HAL_ERROR;
 80044fa:	2301      	movs	r3, #1
 80044fc:	e0eb      	b.n	80046d6 <HAL_TIM_PWM_Start_DMA+0x406>
      }

      /* Enable the TIM Capture/Compare 1 DMA request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC1);
 80044fe:	68fb      	ldr	r3, [r7, #12]
 8004500:	681b      	ldr	r3, [r3, #0]
 8004502:	68da      	ldr	r2, [r3, #12]
 8004504:	68fb      	ldr	r3, [r7, #12]
 8004506:	681b      	ldr	r3, [r3, #0]
 8004508:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800450c:	60da      	str	r2, [r3, #12]
      break;
 800450e:	e06e      	b.n	80045ee <HAL_TIM_PWM_Start_DMA+0x31e>
    }

    case TIM_CHANNEL_2:
    {
      /* Set the DMA compare callbacks */
      htim->hdma[TIM_DMA_ID_CC2]->XferCpltCallback = TIM_DMADelayPulseCplt;
 8004510:	68fb      	ldr	r3, [r7, #12]
 8004512:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004514:	4a72      	ldr	r2, [pc, #456]	@ (80046e0 <HAL_TIM_PWM_Start_DMA+0x410>)
 8004516:	62da      	str	r2, [r3, #44]	@ 0x2c
      htim->hdma[TIM_DMA_ID_CC2]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 8004518:	68fb      	ldr	r3, [r7, #12]
 800451a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800451c:	4a71      	ldr	r2, [pc, #452]	@ (80046e4 <HAL_TIM_PWM_Start_DMA+0x414>)
 800451e:	631a      	str	r2, [r3, #48]	@ 0x30

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC2]->XferErrorCallback = TIM_DMAError ;
 8004520:	68fb      	ldr	r3, [r7, #12]
 8004522:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004524:	4a70      	ldr	r2, [pc, #448]	@ (80046e8 <HAL_TIM_PWM_Start_DMA+0x418>)
 8004526:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Enable the DMA channel */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC2], (uint32_t)pData, (uint32_t)&htim->Instance->CCR2,
 8004528:	68fb      	ldr	r3, [r7, #12]
 800452a:	6a98      	ldr	r0, [r3, #40]	@ 0x28
 800452c:	6879      	ldr	r1, [r7, #4]
 800452e:	68fb      	ldr	r3, [r7, #12]
 8004530:	681b      	ldr	r3, [r3, #0]
 8004532:	3338      	adds	r3, #56	@ 0x38
 8004534:	461a      	mov	r2, r3
 8004536:	887b      	ldrh	r3, [r7, #2]
 8004538:	f7fe fae2 	bl	8002b00 <HAL_DMA_Start_IT>
 800453c:	4603      	mov	r3, r0
 800453e:	2b00      	cmp	r3, #0
 8004540:	d001      	beq.n	8004546 <HAL_TIM_PWM_Start_DMA+0x276>
                           Length) != HAL_OK)
      {
        /* Return error status */
        return HAL_ERROR;
 8004542:	2301      	movs	r3, #1
 8004544:	e0c7      	b.n	80046d6 <HAL_TIM_PWM_Start_DMA+0x406>
      }
      /* Enable the TIM Capture/Compare 2 DMA request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC2);
 8004546:	68fb      	ldr	r3, [r7, #12]
 8004548:	681b      	ldr	r3, [r3, #0]
 800454a:	68da      	ldr	r2, [r3, #12]
 800454c:	68fb      	ldr	r3, [r7, #12]
 800454e:	681b      	ldr	r3, [r3, #0]
 8004550:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8004554:	60da      	str	r2, [r3, #12]
      break;
 8004556:	e04a      	b.n	80045ee <HAL_TIM_PWM_Start_DMA+0x31e>
    }

    case TIM_CHANNEL_3:
    {
      /* Set the DMA compare callbacks */
      htim->hdma[TIM_DMA_ID_CC3]->XferCpltCallback = TIM_DMADelayPulseCplt;
 8004558:	68fb      	ldr	r3, [r7, #12]
 800455a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800455c:	4a60      	ldr	r2, [pc, #384]	@ (80046e0 <HAL_TIM_PWM_Start_DMA+0x410>)
 800455e:	62da      	str	r2, [r3, #44]	@ 0x2c
      htim->hdma[TIM_DMA_ID_CC3]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 8004560:	68fb      	ldr	r3, [r7, #12]
 8004562:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004564:	4a5f      	ldr	r2, [pc, #380]	@ (80046e4 <HAL_TIM_PWM_Start_DMA+0x414>)
 8004566:	631a      	str	r2, [r3, #48]	@ 0x30

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC3]->XferErrorCallback = TIM_DMAError ;
 8004568:	68fb      	ldr	r3, [r7, #12]
 800456a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800456c:	4a5e      	ldr	r2, [pc, #376]	@ (80046e8 <HAL_TIM_PWM_Start_DMA+0x418>)
 800456e:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Enable the DMA channel */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC3], (uint32_t)pData, (uint32_t)&htim->Instance->CCR3,
 8004570:	68fb      	ldr	r3, [r7, #12]
 8004572:	6ad8      	ldr	r0, [r3, #44]	@ 0x2c
 8004574:	6879      	ldr	r1, [r7, #4]
 8004576:	68fb      	ldr	r3, [r7, #12]
 8004578:	681b      	ldr	r3, [r3, #0]
 800457a:	333c      	adds	r3, #60	@ 0x3c
 800457c:	461a      	mov	r2, r3
 800457e:	887b      	ldrh	r3, [r7, #2]
 8004580:	f7fe fabe 	bl	8002b00 <HAL_DMA_Start_IT>
 8004584:	4603      	mov	r3, r0
 8004586:	2b00      	cmp	r3, #0
 8004588:	d001      	beq.n	800458e <HAL_TIM_PWM_Start_DMA+0x2be>
                           Length) != HAL_OK)
      {
        /* Return error status */
        return HAL_ERROR;
 800458a:	2301      	movs	r3, #1
 800458c:	e0a3      	b.n	80046d6 <HAL_TIM_PWM_Start_DMA+0x406>
      }
      /* Enable the TIM Output Capture/Compare 3 request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC3);
 800458e:	68fb      	ldr	r3, [r7, #12]
 8004590:	681b      	ldr	r3, [r3, #0]
 8004592:	68da      	ldr	r2, [r3, #12]
 8004594:	68fb      	ldr	r3, [r7, #12]
 8004596:	681b      	ldr	r3, [r3, #0]
 8004598:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800459c:	60da      	str	r2, [r3, #12]
      break;
 800459e:	e026      	b.n	80045ee <HAL_TIM_PWM_Start_DMA+0x31e>
    }

    case TIM_CHANNEL_4:
    {
      /* Set the DMA compare callbacks */
      htim->hdma[TIM_DMA_ID_CC4]->XferCpltCallback = TIM_DMADelayPulseCplt;
 80045a0:	68fb      	ldr	r3, [r7, #12]
 80045a2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80045a4:	4a4e      	ldr	r2, [pc, #312]	@ (80046e0 <HAL_TIM_PWM_Start_DMA+0x410>)
 80045a6:	62da      	str	r2, [r3, #44]	@ 0x2c
      htim->hdma[TIM_DMA_ID_CC4]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 80045a8:	68fb      	ldr	r3, [r7, #12]
 80045aa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80045ac:	4a4d      	ldr	r2, [pc, #308]	@ (80046e4 <HAL_TIM_PWM_Start_DMA+0x414>)
 80045ae:	631a      	str	r2, [r3, #48]	@ 0x30

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC4]->XferErrorCallback = TIM_DMAError ;
 80045b0:	68fb      	ldr	r3, [r7, #12]
 80045b2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80045b4:	4a4c      	ldr	r2, [pc, #304]	@ (80046e8 <HAL_TIM_PWM_Start_DMA+0x418>)
 80045b6:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Enable the DMA channel */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC4], (uint32_t)pData, (uint32_t)&htim->Instance->CCR4,
 80045b8:	68fb      	ldr	r3, [r7, #12]
 80045ba:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 80045bc:	6879      	ldr	r1, [r7, #4]
 80045be:	68fb      	ldr	r3, [r7, #12]
 80045c0:	681b      	ldr	r3, [r3, #0]
 80045c2:	3340      	adds	r3, #64	@ 0x40
 80045c4:	461a      	mov	r2, r3
 80045c6:	887b      	ldrh	r3, [r7, #2]
 80045c8:	f7fe fa9a 	bl	8002b00 <HAL_DMA_Start_IT>
 80045cc:	4603      	mov	r3, r0
 80045ce:	2b00      	cmp	r3, #0
 80045d0:	d001      	beq.n	80045d6 <HAL_TIM_PWM_Start_DMA+0x306>
                           Length) != HAL_OK)
      {
        /* Return error status */
        return HAL_ERROR;
 80045d2:	2301      	movs	r3, #1
 80045d4:	e07f      	b.n	80046d6 <HAL_TIM_PWM_Start_DMA+0x406>
      }
      /* Enable the TIM Capture/Compare 4 DMA request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC4);
 80045d6:	68fb      	ldr	r3, [r7, #12]
 80045d8:	681b      	ldr	r3, [r3, #0]
 80045da:	68da      	ldr	r2, [r3, #12]
 80045dc:	68fb      	ldr	r3, [r7, #12]
 80045de:	681b      	ldr	r3, [r3, #0]
 80045e0:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 80045e4:	60da      	str	r2, [r3, #12]
      break;
 80045e6:	e002      	b.n	80045ee <HAL_TIM_PWM_Start_DMA+0x31e>
    }

    default:
      status = HAL_ERROR;
 80045e8:	2301      	movs	r3, #1
 80045ea:	75fb      	strb	r3, [r7, #23]
      break;
 80045ec:	bf00      	nop
  }

  if (status == HAL_OK)
 80045ee:	7dfb      	ldrb	r3, [r7, #23]
 80045f0:	2b00      	cmp	r3, #0
 80045f2:	d16f      	bne.n	80046d4 <HAL_TIM_PWM_Start_DMA+0x404>
  {
    /* Enable the Capture compare channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80045f4:	68fb      	ldr	r3, [r7, #12]
 80045f6:	681b      	ldr	r3, [r3, #0]
 80045f8:	2201      	movs	r2, #1
 80045fa:	68b9      	ldr	r1, [r7, #8]
 80045fc:	4618      	mov	r0, r3
 80045fe:	f001 f861 	bl	80056c4 <TIM_CCxChannelCmd>

    if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8004602:	68fb      	ldr	r3, [r7, #12]
 8004604:	681b      	ldr	r3, [r3, #0]
 8004606:	4a39      	ldr	r2, [pc, #228]	@ (80046ec <HAL_TIM_PWM_Start_DMA+0x41c>)
 8004608:	4293      	cmp	r3, r2
 800460a:	d013      	beq.n	8004634 <HAL_TIM_PWM_Start_DMA+0x364>
 800460c:	68fb      	ldr	r3, [r7, #12]
 800460e:	681b      	ldr	r3, [r3, #0]
 8004610:	4a37      	ldr	r2, [pc, #220]	@ (80046f0 <HAL_TIM_PWM_Start_DMA+0x420>)
 8004612:	4293      	cmp	r3, r2
 8004614:	d00e      	beq.n	8004634 <HAL_TIM_PWM_Start_DMA+0x364>
 8004616:	68fb      	ldr	r3, [r7, #12]
 8004618:	681b      	ldr	r3, [r3, #0]
 800461a:	4a36      	ldr	r2, [pc, #216]	@ (80046f4 <HAL_TIM_PWM_Start_DMA+0x424>)
 800461c:	4293      	cmp	r3, r2
 800461e:	d009      	beq.n	8004634 <HAL_TIM_PWM_Start_DMA+0x364>
 8004620:	68fb      	ldr	r3, [r7, #12]
 8004622:	681b      	ldr	r3, [r3, #0]
 8004624:	4a34      	ldr	r2, [pc, #208]	@ (80046f8 <HAL_TIM_PWM_Start_DMA+0x428>)
 8004626:	4293      	cmp	r3, r2
 8004628:	d004      	beq.n	8004634 <HAL_TIM_PWM_Start_DMA+0x364>
 800462a:	68fb      	ldr	r3, [r7, #12]
 800462c:	681b      	ldr	r3, [r3, #0]
 800462e:	4a33      	ldr	r2, [pc, #204]	@ (80046fc <HAL_TIM_PWM_Start_DMA+0x42c>)
 8004630:	4293      	cmp	r3, r2
 8004632:	d101      	bne.n	8004638 <HAL_TIM_PWM_Start_DMA+0x368>
 8004634:	2301      	movs	r3, #1
 8004636:	e000      	b.n	800463a <HAL_TIM_PWM_Start_DMA+0x36a>
 8004638:	2300      	movs	r3, #0
 800463a:	2b00      	cmp	r3, #0
 800463c:	d007      	beq.n	800464e <HAL_TIM_PWM_Start_DMA+0x37e>
    {
      /* Enable the main output */
      __HAL_TIM_MOE_ENABLE(htim);
 800463e:	68fb      	ldr	r3, [r7, #12]
 8004640:	681b      	ldr	r3, [r3, #0]
 8004642:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8004644:	68fb      	ldr	r3, [r7, #12]
 8004646:	681b      	ldr	r3, [r3, #0]
 8004648:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800464c:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
    if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800464e:	68fb      	ldr	r3, [r7, #12]
 8004650:	681b      	ldr	r3, [r3, #0]
 8004652:	4a26      	ldr	r2, [pc, #152]	@ (80046ec <HAL_TIM_PWM_Start_DMA+0x41c>)
 8004654:	4293      	cmp	r3, r2
 8004656:	d01d      	beq.n	8004694 <HAL_TIM_PWM_Start_DMA+0x3c4>
 8004658:	68fb      	ldr	r3, [r7, #12]
 800465a:	681b      	ldr	r3, [r3, #0]
 800465c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004660:	d018      	beq.n	8004694 <HAL_TIM_PWM_Start_DMA+0x3c4>
 8004662:	68fb      	ldr	r3, [r7, #12]
 8004664:	681b      	ldr	r3, [r3, #0]
 8004666:	4a26      	ldr	r2, [pc, #152]	@ (8004700 <HAL_TIM_PWM_Start_DMA+0x430>)
 8004668:	4293      	cmp	r3, r2
 800466a:	d013      	beq.n	8004694 <HAL_TIM_PWM_Start_DMA+0x3c4>
 800466c:	68fb      	ldr	r3, [r7, #12]
 800466e:	681b      	ldr	r3, [r3, #0]
 8004670:	4a24      	ldr	r2, [pc, #144]	@ (8004704 <HAL_TIM_PWM_Start_DMA+0x434>)
 8004672:	4293      	cmp	r3, r2
 8004674:	d00e      	beq.n	8004694 <HAL_TIM_PWM_Start_DMA+0x3c4>
 8004676:	68fb      	ldr	r3, [r7, #12]
 8004678:	681b      	ldr	r3, [r3, #0]
 800467a:	4a23      	ldr	r2, [pc, #140]	@ (8004708 <HAL_TIM_PWM_Start_DMA+0x438>)
 800467c:	4293      	cmp	r3, r2
 800467e:	d009      	beq.n	8004694 <HAL_TIM_PWM_Start_DMA+0x3c4>
 8004680:	68fb      	ldr	r3, [r7, #12]
 8004682:	681b      	ldr	r3, [r3, #0]
 8004684:	4a1a      	ldr	r2, [pc, #104]	@ (80046f0 <HAL_TIM_PWM_Start_DMA+0x420>)
 8004686:	4293      	cmp	r3, r2
 8004688:	d004      	beq.n	8004694 <HAL_TIM_PWM_Start_DMA+0x3c4>
 800468a:	68fb      	ldr	r3, [r7, #12]
 800468c:	681b      	ldr	r3, [r3, #0]
 800468e:	4a19      	ldr	r2, [pc, #100]	@ (80046f4 <HAL_TIM_PWM_Start_DMA+0x424>)
 8004690:	4293      	cmp	r3, r2
 8004692:	d115      	bne.n	80046c0 <HAL_TIM_PWM_Start_DMA+0x3f0>
    {
      tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004694:	68fb      	ldr	r3, [r7, #12]
 8004696:	681b      	ldr	r3, [r3, #0]
 8004698:	689a      	ldr	r2, [r3, #8]
 800469a:	4b1c      	ldr	r3, [pc, #112]	@ (800470c <HAL_TIM_PWM_Start_DMA+0x43c>)
 800469c:	4013      	ands	r3, r2
 800469e:	613b      	str	r3, [r7, #16]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80046a0:	693b      	ldr	r3, [r7, #16]
 80046a2:	2b06      	cmp	r3, #6
 80046a4:	d015      	beq.n	80046d2 <HAL_TIM_PWM_Start_DMA+0x402>
 80046a6:	693b      	ldr	r3, [r7, #16]
 80046a8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80046ac:	d011      	beq.n	80046d2 <HAL_TIM_PWM_Start_DMA+0x402>
      {
        __HAL_TIM_ENABLE(htim);
 80046ae:	68fb      	ldr	r3, [r7, #12]
 80046b0:	681b      	ldr	r3, [r3, #0]
 80046b2:	681a      	ldr	r2, [r3, #0]
 80046b4:	68fb      	ldr	r3, [r7, #12]
 80046b6:	681b      	ldr	r3, [r3, #0]
 80046b8:	f042 0201 	orr.w	r2, r2, #1
 80046bc:	601a      	str	r2, [r3, #0]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80046be:	e008      	b.n	80046d2 <HAL_TIM_PWM_Start_DMA+0x402>
      }
    }
    else
    {
      __HAL_TIM_ENABLE(htim);
 80046c0:	68fb      	ldr	r3, [r7, #12]
 80046c2:	681b      	ldr	r3, [r3, #0]
 80046c4:	681a      	ldr	r2, [r3, #0]
 80046c6:	68fb      	ldr	r3, [r7, #12]
 80046c8:	681b      	ldr	r3, [r3, #0]
 80046ca:	f042 0201 	orr.w	r2, r2, #1
 80046ce:	601a      	str	r2, [r3, #0]
 80046d0:	e000      	b.n	80046d4 <HAL_TIM_PWM_Start_DMA+0x404>
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80046d2:	bf00      	nop
    }
  }

  /* Return function status */
  return status;
 80046d4:	7dfb      	ldrb	r3, [r7, #23]
}
 80046d6:	4618      	mov	r0, r3
 80046d8:	3718      	adds	r7, #24
 80046da:	46bd      	mov	sp, r7
 80046dc:	bd80      	pop	{r7, pc}
 80046de:	bf00      	nop
 80046e0:	08004d89 	.word	0x08004d89
 80046e4:	08004e31 	.word	0x08004e31
 80046e8:	08004cf7 	.word	0x08004cf7
 80046ec:	40012c00 	.word	0x40012c00
 80046f0:	40013400 	.word	0x40013400
 80046f4:	40014000 	.word	0x40014000
 80046f8:	40014400 	.word	0x40014400
 80046fc:	40014800 	.word	0x40014800
 8004700:	40000400 	.word	0x40000400
 8004704:	40000800 	.word	0x40000800
 8004708:	40000c00 	.word	0x40000c00
 800470c:	00010007 	.word	0x00010007

08004710 <HAL_TIM_PWM_Stop_DMA>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Stop_DMA(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8004710:	b580      	push	{r7, lr}
 8004712:	b084      	sub	sp, #16
 8004714:	af00      	add	r7, sp, #0
 8004716:	6078      	str	r0, [r7, #4]
 8004718:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800471a:	2300      	movs	r3, #0
 800471c:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_CHANNEL(htim->Instance, Channel));

  switch (Channel)
 800471e:	683b      	ldr	r3, [r7, #0]
 8004720:	2b0c      	cmp	r3, #12
 8004722:	d855      	bhi.n	80047d0 <HAL_TIM_PWM_Stop_DMA+0xc0>
 8004724:	a201      	add	r2, pc, #4	@ (adr r2, 800472c <HAL_TIM_PWM_Stop_DMA+0x1c>)
 8004726:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800472a:	bf00      	nop
 800472c:	08004761 	.word	0x08004761
 8004730:	080047d1 	.word	0x080047d1
 8004734:	080047d1 	.word	0x080047d1
 8004738:	080047d1 	.word	0x080047d1
 800473c:	0800477d 	.word	0x0800477d
 8004740:	080047d1 	.word	0x080047d1
 8004744:	080047d1 	.word	0x080047d1
 8004748:	080047d1 	.word	0x080047d1
 800474c:	08004799 	.word	0x08004799
 8004750:	080047d1 	.word	0x080047d1
 8004754:	080047d1 	.word	0x080047d1
 8004758:	080047d1 	.word	0x080047d1
 800475c:	080047b5 	.word	0x080047b5
  {
    case TIM_CHANNEL_1:
    {
      /* Disable the TIM Capture/Compare 1 DMA request */
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC1);
 8004760:	687b      	ldr	r3, [r7, #4]
 8004762:	681b      	ldr	r3, [r3, #0]
 8004764:	68da      	ldr	r2, [r3, #12]
 8004766:	687b      	ldr	r3, [r7, #4]
 8004768:	681b      	ldr	r3, [r3, #0]
 800476a:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 800476e:	60da      	str	r2, [r3, #12]
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC1]);
 8004770:	687b      	ldr	r3, [r7, #4]
 8004772:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004774:	4618      	mov	r0, r3
 8004776:	f7fe fa23 	bl	8002bc0 <HAL_DMA_Abort_IT>
      break;
 800477a:	e02c      	b.n	80047d6 <HAL_TIM_PWM_Stop_DMA+0xc6>
    }

    case TIM_CHANNEL_2:
    {
      /* Disable the TIM Capture/Compare 2 DMA request */
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC2);
 800477c:	687b      	ldr	r3, [r7, #4]
 800477e:	681b      	ldr	r3, [r3, #0]
 8004780:	68da      	ldr	r2, [r3, #12]
 8004782:	687b      	ldr	r3, [r7, #4]
 8004784:	681b      	ldr	r3, [r3, #0]
 8004786:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800478a:	60da      	str	r2, [r3, #12]
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC2]);
 800478c:	687b      	ldr	r3, [r7, #4]
 800478e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004790:	4618      	mov	r0, r3
 8004792:	f7fe fa15 	bl	8002bc0 <HAL_DMA_Abort_IT>
      break;
 8004796:	e01e      	b.n	80047d6 <HAL_TIM_PWM_Stop_DMA+0xc6>
    }

    case TIM_CHANNEL_3:
    {
      /* Disable the TIM Capture/Compare 3 DMA request */
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC3);
 8004798:	687b      	ldr	r3, [r7, #4]
 800479a:	681b      	ldr	r3, [r3, #0]
 800479c:	68da      	ldr	r2, [r3, #12]
 800479e:	687b      	ldr	r3, [r7, #4]
 80047a0:	681b      	ldr	r3, [r3, #0]
 80047a2:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80047a6:	60da      	str	r2, [r3, #12]
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC3]);
 80047a8:	687b      	ldr	r3, [r7, #4]
 80047aa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80047ac:	4618      	mov	r0, r3
 80047ae:	f7fe fa07 	bl	8002bc0 <HAL_DMA_Abort_IT>
      break;
 80047b2:	e010      	b.n	80047d6 <HAL_TIM_PWM_Stop_DMA+0xc6>
    }

    case TIM_CHANNEL_4:
    {
      /* Disable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC4);
 80047b4:	687b      	ldr	r3, [r7, #4]
 80047b6:	681b      	ldr	r3, [r3, #0]
 80047b8:	68da      	ldr	r2, [r3, #12]
 80047ba:	687b      	ldr	r3, [r7, #4]
 80047bc:	681b      	ldr	r3, [r3, #0]
 80047be:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 80047c2:	60da      	str	r2, [r3, #12]
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC4]);
 80047c4:	687b      	ldr	r3, [r7, #4]
 80047c6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80047c8:	4618      	mov	r0, r3
 80047ca:	f7fe f9f9 	bl	8002bc0 <HAL_DMA_Abort_IT>
      break;
 80047ce:	e002      	b.n	80047d6 <HAL_TIM_PWM_Stop_DMA+0xc6>
    }

    default:
      status = HAL_ERROR;
 80047d0:	2301      	movs	r3, #1
 80047d2:	73fb      	strb	r3, [r7, #15]
      break;
 80047d4:	bf00      	nop
  }

  if (status == HAL_OK)
 80047d6:	7bfb      	ldrb	r3, [r7, #15]
 80047d8:	2b00      	cmp	r3, #0
 80047da:	f040 8081 	bne.w	80048e0 <HAL_TIM_PWM_Stop_DMA+0x1d0>
  {
    /* Disable the Capture compare channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 80047de:	687b      	ldr	r3, [r7, #4]
 80047e0:	681b      	ldr	r3, [r3, #0]
 80047e2:	2200      	movs	r2, #0
 80047e4:	6839      	ldr	r1, [r7, #0]
 80047e6:	4618      	mov	r0, r3
 80047e8:	f000 ff6c 	bl	80056c4 <TIM_CCxChannelCmd>

    if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80047ec:	687b      	ldr	r3, [r7, #4]
 80047ee:	681b      	ldr	r3, [r3, #0]
 80047f0:	4a3e      	ldr	r2, [pc, #248]	@ (80048ec <HAL_TIM_PWM_Stop_DMA+0x1dc>)
 80047f2:	4293      	cmp	r3, r2
 80047f4:	d013      	beq.n	800481e <HAL_TIM_PWM_Stop_DMA+0x10e>
 80047f6:	687b      	ldr	r3, [r7, #4]
 80047f8:	681b      	ldr	r3, [r3, #0]
 80047fa:	4a3d      	ldr	r2, [pc, #244]	@ (80048f0 <HAL_TIM_PWM_Stop_DMA+0x1e0>)
 80047fc:	4293      	cmp	r3, r2
 80047fe:	d00e      	beq.n	800481e <HAL_TIM_PWM_Stop_DMA+0x10e>
 8004800:	687b      	ldr	r3, [r7, #4]
 8004802:	681b      	ldr	r3, [r3, #0]
 8004804:	4a3b      	ldr	r2, [pc, #236]	@ (80048f4 <HAL_TIM_PWM_Stop_DMA+0x1e4>)
 8004806:	4293      	cmp	r3, r2
 8004808:	d009      	beq.n	800481e <HAL_TIM_PWM_Stop_DMA+0x10e>
 800480a:	687b      	ldr	r3, [r7, #4]
 800480c:	681b      	ldr	r3, [r3, #0]
 800480e:	4a3a      	ldr	r2, [pc, #232]	@ (80048f8 <HAL_TIM_PWM_Stop_DMA+0x1e8>)
 8004810:	4293      	cmp	r3, r2
 8004812:	d004      	beq.n	800481e <HAL_TIM_PWM_Stop_DMA+0x10e>
 8004814:	687b      	ldr	r3, [r7, #4]
 8004816:	681b      	ldr	r3, [r3, #0]
 8004818:	4a38      	ldr	r2, [pc, #224]	@ (80048fc <HAL_TIM_PWM_Stop_DMA+0x1ec>)
 800481a:	4293      	cmp	r3, r2
 800481c:	d101      	bne.n	8004822 <HAL_TIM_PWM_Stop_DMA+0x112>
 800481e:	2301      	movs	r3, #1
 8004820:	e000      	b.n	8004824 <HAL_TIM_PWM_Stop_DMA+0x114>
 8004822:	2300      	movs	r3, #0
 8004824:	2b00      	cmp	r3, #0
 8004826:	d017      	beq.n	8004858 <HAL_TIM_PWM_Stop_DMA+0x148>
    {
      /* Disable the Main Output */
      __HAL_TIM_MOE_DISABLE(htim);
 8004828:	687b      	ldr	r3, [r7, #4]
 800482a:	681b      	ldr	r3, [r3, #0]
 800482c:	6a1a      	ldr	r2, [r3, #32]
 800482e:	f241 1311 	movw	r3, #4369	@ 0x1111
 8004832:	4013      	ands	r3, r2
 8004834:	2b00      	cmp	r3, #0
 8004836:	d10f      	bne.n	8004858 <HAL_TIM_PWM_Stop_DMA+0x148>
 8004838:	687b      	ldr	r3, [r7, #4]
 800483a:	681b      	ldr	r3, [r3, #0]
 800483c:	6a1a      	ldr	r2, [r3, #32]
 800483e:	f240 4344 	movw	r3, #1092	@ 0x444
 8004842:	4013      	ands	r3, r2
 8004844:	2b00      	cmp	r3, #0
 8004846:	d107      	bne.n	8004858 <HAL_TIM_PWM_Stop_DMA+0x148>
 8004848:	687b      	ldr	r3, [r7, #4]
 800484a:	681b      	ldr	r3, [r3, #0]
 800484c:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800484e:	687b      	ldr	r3, [r7, #4]
 8004850:	681b      	ldr	r3, [r3, #0]
 8004852:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8004856:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Disable the Peripheral */
    __HAL_TIM_DISABLE(htim);
 8004858:	687b      	ldr	r3, [r7, #4]
 800485a:	681b      	ldr	r3, [r3, #0]
 800485c:	6a1a      	ldr	r2, [r3, #32]
 800485e:	f241 1311 	movw	r3, #4369	@ 0x1111
 8004862:	4013      	ands	r3, r2
 8004864:	2b00      	cmp	r3, #0
 8004866:	d10f      	bne.n	8004888 <HAL_TIM_PWM_Stop_DMA+0x178>
 8004868:	687b      	ldr	r3, [r7, #4]
 800486a:	681b      	ldr	r3, [r3, #0]
 800486c:	6a1a      	ldr	r2, [r3, #32]
 800486e:	f240 4344 	movw	r3, #1092	@ 0x444
 8004872:	4013      	ands	r3, r2
 8004874:	2b00      	cmp	r3, #0
 8004876:	d107      	bne.n	8004888 <HAL_TIM_PWM_Stop_DMA+0x178>
 8004878:	687b      	ldr	r3, [r7, #4]
 800487a:	681b      	ldr	r3, [r3, #0]
 800487c:	681a      	ldr	r2, [r3, #0]
 800487e:	687b      	ldr	r3, [r7, #4]
 8004880:	681b      	ldr	r3, [r3, #0]
 8004882:	f022 0201 	bic.w	r2, r2, #1
 8004886:	601a      	str	r2, [r3, #0]

    /* Set the TIM channel state */
    TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 8004888:	683b      	ldr	r3, [r7, #0]
 800488a:	2b00      	cmp	r3, #0
 800488c:	d104      	bne.n	8004898 <HAL_TIM_PWM_Stop_DMA+0x188>
 800488e:	687b      	ldr	r3, [r7, #4]
 8004890:	2201      	movs	r2, #1
 8004892:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8004896:	e023      	b.n	80048e0 <HAL_TIM_PWM_Stop_DMA+0x1d0>
 8004898:	683b      	ldr	r3, [r7, #0]
 800489a:	2b04      	cmp	r3, #4
 800489c:	d104      	bne.n	80048a8 <HAL_TIM_PWM_Stop_DMA+0x198>
 800489e:	687b      	ldr	r3, [r7, #4]
 80048a0:	2201      	movs	r2, #1
 80048a2:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80048a6:	e01b      	b.n	80048e0 <HAL_TIM_PWM_Stop_DMA+0x1d0>
 80048a8:	683b      	ldr	r3, [r7, #0]
 80048aa:	2b08      	cmp	r3, #8
 80048ac:	d104      	bne.n	80048b8 <HAL_TIM_PWM_Stop_DMA+0x1a8>
 80048ae:	687b      	ldr	r3, [r7, #4]
 80048b0:	2201      	movs	r2, #1
 80048b2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80048b6:	e013      	b.n	80048e0 <HAL_TIM_PWM_Stop_DMA+0x1d0>
 80048b8:	683b      	ldr	r3, [r7, #0]
 80048ba:	2b0c      	cmp	r3, #12
 80048bc:	d104      	bne.n	80048c8 <HAL_TIM_PWM_Stop_DMA+0x1b8>
 80048be:	687b      	ldr	r3, [r7, #4]
 80048c0:	2201      	movs	r2, #1
 80048c2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 80048c6:	e00b      	b.n	80048e0 <HAL_TIM_PWM_Stop_DMA+0x1d0>
 80048c8:	683b      	ldr	r3, [r7, #0]
 80048ca:	2b10      	cmp	r3, #16
 80048cc:	d104      	bne.n	80048d8 <HAL_TIM_PWM_Stop_DMA+0x1c8>
 80048ce:	687b      	ldr	r3, [r7, #4]
 80048d0:	2201      	movs	r2, #1
 80048d2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80048d6:	e003      	b.n	80048e0 <HAL_TIM_PWM_Stop_DMA+0x1d0>
 80048d8:	687b      	ldr	r3, [r7, #4]
 80048da:	2201      	movs	r2, #1
 80048dc:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  }

  /* Return function status */
  return status;
 80048e0:	7bfb      	ldrb	r3, [r7, #15]
}
 80048e2:	4618      	mov	r0, r3
 80048e4:	3710      	adds	r7, #16
 80048e6:	46bd      	mov	sp, r7
 80048e8:	bd80      	pop	{r7, pc}
 80048ea:	bf00      	nop
 80048ec:	40012c00 	.word	0x40012c00
 80048f0:	40013400 	.word	0x40013400
 80048f4:	40014000 	.word	0x40014000
 80048f8:	40014400 	.word	0x40014400
 80048fc:	40014800 	.word	0x40014800

08004900 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8004900:	b580      	push	{r7, lr}
 8004902:	b086      	sub	sp, #24
 8004904:	af00      	add	r7, sp, #0
 8004906:	60f8      	str	r0, [r7, #12]
 8004908:	60b9      	str	r1, [r7, #8]
 800490a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800490c:	2300      	movs	r3, #0
 800490e:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8004910:	68fb      	ldr	r3, [r7, #12]
 8004912:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004916:	2b01      	cmp	r3, #1
 8004918:	d101      	bne.n	800491e <HAL_TIM_PWM_ConfigChannel+0x1e>
 800491a:	2302      	movs	r3, #2
 800491c:	e0ff      	b.n	8004b1e <HAL_TIM_PWM_ConfigChannel+0x21e>
 800491e:	68fb      	ldr	r3, [r7, #12]
 8004920:	2201      	movs	r2, #1
 8004922:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 8004926:	687b      	ldr	r3, [r7, #4]
 8004928:	2b14      	cmp	r3, #20
 800492a:	f200 80f0 	bhi.w	8004b0e <HAL_TIM_PWM_ConfigChannel+0x20e>
 800492e:	a201      	add	r2, pc, #4	@ (adr r2, 8004934 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8004930:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004934:	08004989 	.word	0x08004989
 8004938:	08004b0f 	.word	0x08004b0f
 800493c:	08004b0f 	.word	0x08004b0f
 8004940:	08004b0f 	.word	0x08004b0f
 8004944:	080049c9 	.word	0x080049c9
 8004948:	08004b0f 	.word	0x08004b0f
 800494c:	08004b0f 	.word	0x08004b0f
 8004950:	08004b0f 	.word	0x08004b0f
 8004954:	08004a0b 	.word	0x08004a0b
 8004958:	08004b0f 	.word	0x08004b0f
 800495c:	08004b0f 	.word	0x08004b0f
 8004960:	08004b0f 	.word	0x08004b0f
 8004964:	08004a4b 	.word	0x08004a4b
 8004968:	08004b0f 	.word	0x08004b0f
 800496c:	08004b0f 	.word	0x08004b0f
 8004970:	08004b0f 	.word	0x08004b0f
 8004974:	08004a8d 	.word	0x08004a8d
 8004978:	08004b0f 	.word	0x08004b0f
 800497c:	08004b0f 	.word	0x08004b0f
 8004980:	08004b0f 	.word	0x08004b0f
 8004984:	08004acd 	.word	0x08004acd
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8004988:	68fb      	ldr	r3, [r7, #12]
 800498a:	681b      	ldr	r3, [r3, #0]
 800498c:	68b9      	ldr	r1, [r7, #8]
 800498e:	4618      	mov	r0, r3
 8004990:	f000 fb28 	bl	8004fe4 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8004994:	68fb      	ldr	r3, [r7, #12]
 8004996:	681b      	ldr	r3, [r3, #0]
 8004998:	699a      	ldr	r2, [r3, #24]
 800499a:	68fb      	ldr	r3, [r7, #12]
 800499c:	681b      	ldr	r3, [r3, #0]
 800499e:	f042 0208 	orr.w	r2, r2, #8
 80049a2:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80049a4:	68fb      	ldr	r3, [r7, #12]
 80049a6:	681b      	ldr	r3, [r3, #0]
 80049a8:	699a      	ldr	r2, [r3, #24]
 80049aa:	68fb      	ldr	r3, [r7, #12]
 80049ac:	681b      	ldr	r3, [r3, #0]
 80049ae:	f022 0204 	bic.w	r2, r2, #4
 80049b2:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80049b4:	68fb      	ldr	r3, [r7, #12]
 80049b6:	681b      	ldr	r3, [r3, #0]
 80049b8:	6999      	ldr	r1, [r3, #24]
 80049ba:	68bb      	ldr	r3, [r7, #8]
 80049bc:	691a      	ldr	r2, [r3, #16]
 80049be:	68fb      	ldr	r3, [r7, #12]
 80049c0:	681b      	ldr	r3, [r3, #0]
 80049c2:	430a      	orrs	r2, r1
 80049c4:	619a      	str	r2, [r3, #24]
      break;
 80049c6:	e0a5      	b.n	8004b14 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80049c8:	68fb      	ldr	r3, [r7, #12]
 80049ca:	681b      	ldr	r3, [r3, #0]
 80049cc:	68b9      	ldr	r1, [r7, #8]
 80049ce:	4618      	mov	r0, r3
 80049d0:	f000 fb98 	bl	8005104 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80049d4:	68fb      	ldr	r3, [r7, #12]
 80049d6:	681b      	ldr	r3, [r3, #0]
 80049d8:	699a      	ldr	r2, [r3, #24]
 80049da:	68fb      	ldr	r3, [r7, #12]
 80049dc:	681b      	ldr	r3, [r3, #0]
 80049de:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80049e2:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80049e4:	68fb      	ldr	r3, [r7, #12]
 80049e6:	681b      	ldr	r3, [r3, #0]
 80049e8:	699a      	ldr	r2, [r3, #24]
 80049ea:	68fb      	ldr	r3, [r7, #12]
 80049ec:	681b      	ldr	r3, [r3, #0]
 80049ee:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80049f2:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80049f4:	68fb      	ldr	r3, [r7, #12]
 80049f6:	681b      	ldr	r3, [r3, #0]
 80049f8:	6999      	ldr	r1, [r3, #24]
 80049fa:	68bb      	ldr	r3, [r7, #8]
 80049fc:	691b      	ldr	r3, [r3, #16]
 80049fe:	021a      	lsls	r2, r3, #8
 8004a00:	68fb      	ldr	r3, [r7, #12]
 8004a02:	681b      	ldr	r3, [r3, #0]
 8004a04:	430a      	orrs	r2, r1
 8004a06:	619a      	str	r2, [r3, #24]
      break;
 8004a08:	e084      	b.n	8004b14 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8004a0a:	68fb      	ldr	r3, [r7, #12]
 8004a0c:	681b      	ldr	r3, [r3, #0]
 8004a0e:	68b9      	ldr	r1, [r7, #8]
 8004a10:	4618      	mov	r0, r3
 8004a12:	f000 fc01 	bl	8005218 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8004a16:	68fb      	ldr	r3, [r7, #12]
 8004a18:	681b      	ldr	r3, [r3, #0]
 8004a1a:	69da      	ldr	r2, [r3, #28]
 8004a1c:	68fb      	ldr	r3, [r7, #12]
 8004a1e:	681b      	ldr	r3, [r3, #0]
 8004a20:	f042 0208 	orr.w	r2, r2, #8
 8004a24:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8004a26:	68fb      	ldr	r3, [r7, #12]
 8004a28:	681b      	ldr	r3, [r3, #0]
 8004a2a:	69da      	ldr	r2, [r3, #28]
 8004a2c:	68fb      	ldr	r3, [r7, #12]
 8004a2e:	681b      	ldr	r3, [r3, #0]
 8004a30:	f022 0204 	bic.w	r2, r2, #4
 8004a34:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8004a36:	68fb      	ldr	r3, [r7, #12]
 8004a38:	681b      	ldr	r3, [r3, #0]
 8004a3a:	69d9      	ldr	r1, [r3, #28]
 8004a3c:	68bb      	ldr	r3, [r7, #8]
 8004a3e:	691a      	ldr	r2, [r3, #16]
 8004a40:	68fb      	ldr	r3, [r7, #12]
 8004a42:	681b      	ldr	r3, [r3, #0]
 8004a44:	430a      	orrs	r2, r1
 8004a46:	61da      	str	r2, [r3, #28]
      break;
 8004a48:	e064      	b.n	8004b14 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8004a4a:	68fb      	ldr	r3, [r7, #12]
 8004a4c:	681b      	ldr	r3, [r3, #0]
 8004a4e:	68b9      	ldr	r1, [r7, #8]
 8004a50:	4618      	mov	r0, r3
 8004a52:	f000 fc69 	bl	8005328 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8004a56:	68fb      	ldr	r3, [r7, #12]
 8004a58:	681b      	ldr	r3, [r3, #0]
 8004a5a:	69da      	ldr	r2, [r3, #28]
 8004a5c:	68fb      	ldr	r3, [r7, #12]
 8004a5e:	681b      	ldr	r3, [r3, #0]
 8004a60:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8004a64:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8004a66:	68fb      	ldr	r3, [r7, #12]
 8004a68:	681b      	ldr	r3, [r3, #0]
 8004a6a:	69da      	ldr	r2, [r3, #28]
 8004a6c:	68fb      	ldr	r3, [r7, #12]
 8004a6e:	681b      	ldr	r3, [r3, #0]
 8004a70:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004a74:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8004a76:	68fb      	ldr	r3, [r7, #12]
 8004a78:	681b      	ldr	r3, [r3, #0]
 8004a7a:	69d9      	ldr	r1, [r3, #28]
 8004a7c:	68bb      	ldr	r3, [r7, #8]
 8004a7e:	691b      	ldr	r3, [r3, #16]
 8004a80:	021a      	lsls	r2, r3, #8
 8004a82:	68fb      	ldr	r3, [r7, #12]
 8004a84:	681b      	ldr	r3, [r3, #0]
 8004a86:	430a      	orrs	r2, r1
 8004a88:	61da      	str	r2, [r3, #28]
      break;
 8004a8a:	e043      	b.n	8004b14 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8004a8c:	68fb      	ldr	r3, [r7, #12]
 8004a8e:	681b      	ldr	r3, [r3, #0]
 8004a90:	68b9      	ldr	r1, [r7, #8]
 8004a92:	4618      	mov	r0, r3
 8004a94:	f000 fcb2 	bl	80053fc <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8004a98:	68fb      	ldr	r3, [r7, #12]
 8004a9a:	681b      	ldr	r3, [r3, #0]
 8004a9c:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8004a9e:	68fb      	ldr	r3, [r7, #12]
 8004aa0:	681b      	ldr	r3, [r3, #0]
 8004aa2:	f042 0208 	orr.w	r2, r2, #8
 8004aa6:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8004aa8:	68fb      	ldr	r3, [r7, #12]
 8004aaa:	681b      	ldr	r3, [r3, #0]
 8004aac:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8004aae:	68fb      	ldr	r3, [r7, #12]
 8004ab0:	681b      	ldr	r3, [r3, #0]
 8004ab2:	f022 0204 	bic.w	r2, r2, #4
 8004ab6:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8004ab8:	68fb      	ldr	r3, [r7, #12]
 8004aba:	681b      	ldr	r3, [r3, #0]
 8004abc:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 8004abe:	68bb      	ldr	r3, [r7, #8]
 8004ac0:	691a      	ldr	r2, [r3, #16]
 8004ac2:	68fb      	ldr	r3, [r7, #12]
 8004ac4:	681b      	ldr	r3, [r3, #0]
 8004ac6:	430a      	orrs	r2, r1
 8004ac8:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 8004aca:	e023      	b.n	8004b14 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8004acc:	68fb      	ldr	r3, [r7, #12]
 8004ace:	681b      	ldr	r3, [r3, #0]
 8004ad0:	68b9      	ldr	r1, [r7, #8]
 8004ad2:	4618      	mov	r0, r3
 8004ad4:	f000 fcf6 	bl	80054c4 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8004ad8:	68fb      	ldr	r3, [r7, #12]
 8004ada:	681b      	ldr	r3, [r3, #0]
 8004adc:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8004ade:	68fb      	ldr	r3, [r7, #12]
 8004ae0:	681b      	ldr	r3, [r3, #0]
 8004ae2:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8004ae6:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8004ae8:	68fb      	ldr	r3, [r7, #12]
 8004aea:	681b      	ldr	r3, [r3, #0]
 8004aec:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8004aee:	68fb      	ldr	r3, [r7, #12]
 8004af0:	681b      	ldr	r3, [r3, #0]
 8004af2:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004af6:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8004af8:	68fb      	ldr	r3, [r7, #12]
 8004afa:	681b      	ldr	r3, [r3, #0]
 8004afc:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 8004afe:	68bb      	ldr	r3, [r7, #8]
 8004b00:	691b      	ldr	r3, [r3, #16]
 8004b02:	021a      	lsls	r2, r3, #8
 8004b04:	68fb      	ldr	r3, [r7, #12]
 8004b06:	681b      	ldr	r3, [r3, #0]
 8004b08:	430a      	orrs	r2, r1
 8004b0a:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 8004b0c:	e002      	b.n	8004b14 <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 8004b0e:	2301      	movs	r3, #1
 8004b10:	75fb      	strb	r3, [r7, #23]
      break;
 8004b12:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8004b14:	68fb      	ldr	r3, [r7, #12]
 8004b16:	2200      	movs	r2, #0
 8004b18:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8004b1c:	7dfb      	ldrb	r3, [r7, #23]
}
 8004b1e:	4618      	mov	r0, r3
 8004b20:	3718      	adds	r7, #24
 8004b22:	46bd      	mov	sp, r7
 8004b24:	bd80      	pop	{r7, pc}
 8004b26:	bf00      	nop

08004b28 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8004b28:	b580      	push	{r7, lr}
 8004b2a:	b084      	sub	sp, #16
 8004b2c:	af00      	add	r7, sp, #0
 8004b2e:	6078      	str	r0, [r7, #4]
 8004b30:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8004b32:	2300      	movs	r3, #0
 8004b34:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8004b36:	687b      	ldr	r3, [r7, #4]
 8004b38:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004b3c:	2b01      	cmp	r3, #1
 8004b3e:	d101      	bne.n	8004b44 <HAL_TIM_ConfigClockSource+0x1c>
 8004b40:	2302      	movs	r3, #2
 8004b42:	e0b6      	b.n	8004cb2 <HAL_TIM_ConfigClockSource+0x18a>
 8004b44:	687b      	ldr	r3, [r7, #4]
 8004b46:	2201      	movs	r2, #1
 8004b48:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8004b4c:	687b      	ldr	r3, [r7, #4]
 8004b4e:	2202      	movs	r2, #2
 8004b50:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8004b54:	687b      	ldr	r3, [r7, #4]
 8004b56:	681b      	ldr	r3, [r3, #0]
 8004b58:	689b      	ldr	r3, [r3, #8]
 8004b5a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8004b5c:	68bb      	ldr	r3, [r7, #8]
 8004b5e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004b62:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8004b66:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004b68:	68bb      	ldr	r3, [r7, #8]
 8004b6a:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8004b6e:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8004b70:	687b      	ldr	r3, [r7, #4]
 8004b72:	681b      	ldr	r3, [r3, #0]
 8004b74:	68ba      	ldr	r2, [r7, #8]
 8004b76:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8004b78:	683b      	ldr	r3, [r7, #0]
 8004b7a:	681b      	ldr	r3, [r3, #0]
 8004b7c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004b80:	d03e      	beq.n	8004c00 <HAL_TIM_ConfigClockSource+0xd8>
 8004b82:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004b86:	f200 8087 	bhi.w	8004c98 <HAL_TIM_ConfigClockSource+0x170>
 8004b8a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004b8e:	f000 8086 	beq.w	8004c9e <HAL_TIM_ConfigClockSource+0x176>
 8004b92:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004b96:	d87f      	bhi.n	8004c98 <HAL_TIM_ConfigClockSource+0x170>
 8004b98:	2b70      	cmp	r3, #112	@ 0x70
 8004b9a:	d01a      	beq.n	8004bd2 <HAL_TIM_ConfigClockSource+0xaa>
 8004b9c:	2b70      	cmp	r3, #112	@ 0x70
 8004b9e:	d87b      	bhi.n	8004c98 <HAL_TIM_ConfigClockSource+0x170>
 8004ba0:	2b60      	cmp	r3, #96	@ 0x60
 8004ba2:	d050      	beq.n	8004c46 <HAL_TIM_ConfigClockSource+0x11e>
 8004ba4:	2b60      	cmp	r3, #96	@ 0x60
 8004ba6:	d877      	bhi.n	8004c98 <HAL_TIM_ConfigClockSource+0x170>
 8004ba8:	2b50      	cmp	r3, #80	@ 0x50
 8004baa:	d03c      	beq.n	8004c26 <HAL_TIM_ConfigClockSource+0xfe>
 8004bac:	2b50      	cmp	r3, #80	@ 0x50
 8004bae:	d873      	bhi.n	8004c98 <HAL_TIM_ConfigClockSource+0x170>
 8004bb0:	2b40      	cmp	r3, #64	@ 0x40
 8004bb2:	d058      	beq.n	8004c66 <HAL_TIM_ConfigClockSource+0x13e>
 8004bb4:	2b40      	cmp	r3, #64	@ 0x40
 8004bb6:	d86f      	bhi.n	8004c98 <HAL_TIM_ConfigClockSource+0x170>
 8004bb8:	2b30      	cmp	r3, #48	@ 0x30
 8004bba:	d064      	beq.n	8004c86 <HAL_TIM_ConfigClockSource+0x15e>
 8004bbc:	2b30      	cmp	r3, #48	@ 0x30
 8004bbe:	d86b      	bhi.n	8004c98 <HAL_TIM_ConfigClockSource+0x170>
 8004bc0:	2b20      	cmp	r3, #32
 8004bc2:	d060      	beq.n	8004c86 <HAL_TIM_ConfigClockSource+0x15e>
 8004bc4:	2b20      	cmp	r3, #32
 8004bc6:	d867      	bhi.n	8004c98 <HAL_TIM_ConfigClockSource+0x170>
 8004bc8:	2b00      	cmp	r3, #0
 8004bca:	d05c      	beq.n	8004c86 <HAL_TIM_ConfigClockSource+0x15e>
 8004bcc:	2b10      	cmp	r3, #16
 8004bce:	d05a      	beq.n	8004c86 <HAL_TIM_ConfigClockSource+0x15e>
 8004bd0:	e062      	b.n	8004c98 <HAL_TIM_ConfigClockSource+0x170>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8004bd2:	687b      	ldr	r3, [r7, #4]
 8004bd4:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8004bd6:	683b      	ldr	r3, [r7, #0]
 8004bd8:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8004bda:	683b      	ldr	r3, [r7, #0]
 8004bdc:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8004bde:	683b      	ldr	r3, [r7, #0]
 8004be0:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8004be2:	f000 fd4f 	bl	8005684 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8004be6:	687b      	ldr	r3, [r7, #4]
 8004be8:	681b      	ldr	r3, [r3, #0]
 8004bea:	689b      	ldr	r3, [r3, #8]
 8004bec:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8004bee:	68bb      	ldr	r3, [r7, #8]
 8004bf0:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8004bf4:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8004bf6:	687b      	ldr	r3, [r7, #4]
 8004bf8:	681b      	ldr	r3, [r3, #0]
 8004bfa:	68ba      	ldr	r2, [r7, #8]
 8004bfc:	609a      	str	r2, [r3, #8]
      break;
 8004bfe:	e04f      	b.n	8004ca0 <HAL_TIM_ConfigClockSource+0x178>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8004c00:	687b      	ldr	r3, [r7, #4]
 8004c02:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8004c04:	683b      	ldr	r3, [r7, #0]
 8004c06:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8004c08:	683b      	ldr	r3, [r7, #0]
 8004c0a:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8004c0c:	683b      	ldr	r3, [r7, #0]
 8004c0e:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8004c10:	f000 fd38 	bl	8005684 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8004c14:	687b      	ldr	r3, [r7, #4]
 8004c16:	681b      	ldr	r3, [r3, #0]
 8004c18:	689a      	ldr	r2, [r3, #8]
 8004c1a:	687b      	ldr	r3, [r7, #4]
 8004c1c:	681b      	ldr	r3, [r3, #0]
 8004c1e:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8004c22:	609a      	str	r2, [r3, #8]
      break;
 8004c24:	e03c      	b.n	8004ca0 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8004c26:	687b      	ldr	r3, [r7, #4]
 8004c28:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8004c2a:	683b      	ldr	r3, [r7, #0]
 8004c2c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8004c2e:	683b      	ldr	r3, [r7, #0]
 8004c30:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004c32:	461a      	mov	r2, r3
 8004c34:	f000 fcac 	bl	8005590 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8004c38:	687b      	ldr	r3, [r7, #4]
 8004c3a:	681b      	ldr	r3, [r3, #0]
 8004c3c:	2150      	movs	r1, #80	@ 0x50
 8004c3e:	4618      	mov	r0, r3
 8004c40:	f000 fd05 	bl	800564e <TIM_ITRx_SetConfig>
      break;
 8004c44:	e02c      	b.n	8004ca0 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8004c46:	687b      	ldr	r3, [r7, #4]
 8004c48:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8004c4a:	683b      	ldr	r3, [r7, #0]
 8004c4c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8004c4e:	683b      	ldr	r3, [r7, #0]
 8004c50:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8004c52:	461a      	mov	r2, r3
 8004c54:	f000 fccb 	bl	80055ee <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8004c58:	687b      	ldr	r3, [r7, #4]
 8004c5a:	681b      	ldr	r3, [r3, #0]
 8004c5c:	2160      	movs	r1, #96	@ 0x60
 8004c5e:	4618      	mov	r0, r3
 8004c60:	f000 fcf5 	bl	800564e <TIM_ITRx_SetConfig>
      break;
 8004c64:	e01c      	b.n	8004ca0 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8004c66:	687b      	ldr	r3, [r7, #4]
 8004c68:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8004c6a:	683b      	ldr	r3, [r7, #0]
 8004c6c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8004c6e:	683b      	ldr	r3, [r7, #0]
 8004c70:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004c72:	461a      	mov	r2, r3
 8004c74:	f000 fc8c 	bl	8005590 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8004c78:	687b      	ldr	r3, [r7, #4]
 8004c7a:	681b      	ldr	r3, [r3, #0]
 8004c7c:	2140      	movs	r1, #64	@ 0x40
 8004c7e:	4618      	mov	r0, r3
 8004c80:	f000 fce5 	bl	800564e <TIM_ITRx_SetConfig>
      break;
 8004c84:	e00c      	b.n	8004ca0 <HAL_TIM_ConfigClockSource+0x178>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8004c86:	687b      	ldr	r3, [r7, #4]
 8004c88:	681a      	ldr	r2, [r3, #0]
 8004c8a:	683b      	ldr	r3, [r7, #0]
 8004c8c:	681b      	ldr	r3, [r3, #0]
 8004c8e:	4619      	mov	r1, r3
 8004c90:	4610      	mov	r0, r2
 8004c92:	f000 fcdc 	bl	800564e <TIM_ITRx_SetConfig>
      break;
 8004c96:	e003      	b.n	8004ca0 <HAL_TIM_ConfigClockSource+0x178>
    }

    default:
      status = HAL_ERROR;
 8004c98:	2301      	movs	r3, #1
 8004c9a:	73fb      	strb	r3, [r7, #15]
      break;
 8004c9c:	e000      	b.n	8004ca0 <HAL_TIM_ConfigClockSource+0x178>
      break;
 8004c9e:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8004ca0:	687b      	ldr	r3, [r7, #4]
 8004ca2:	2201      	movs	r2, #1
 8004ca4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8004ca8:	687b      	ldr	r3, [r7, #4]
 8004caa:	2200      	movs	r2, #0
 8004cac:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8004cb0:	7bfb      	ldrb	r3, [r7, #15]
}
 8004cb2:	4618      	mov	r0, r3
 8004cb4:	3710      	adds	r7, #16
 8004cb6:	46bd      	mov	sp, r7
 8004cb8:	bd80      	pop	{r7, pc}

08004cba <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8004cba:	b480      	push	{r7}
 8004cbc:	b083      	sub	sp, #12
 8004cbe:	af00      	add	r7, sp, #0
 8004cc0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8004cc2:	bf00      	nop
 8004cc4:	370c      	adds	r7, #12
 8004cc6:	46bd      	mov	sp, r7
 8004cc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ccc:	4770      	bx	lr

08004cce <HAL_TIM_PWM_PulseFinishedHalfCpltCallback>:
  * @brief  PWM Pulse finished half complete callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedHalfCpltCallback(TIM_HandleTypeDef *htim)
{
 8004cce:	b480      	push	{r7}
 8004cd0:	b083      	sub	sp, #12
 8004cd2:	af00      	add	r7, sp, #0
 8004cd4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedHalfCpltCallback could be implemented in the user file
   */
}
 8004cd6:	bf00      	nop
 8004cd8:	370c      	adds	r7, #12
 8004cda:	46bd      	mov	sp, r7
 8004cdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ce0:	4770      	bx	lr

08004ce2 <HAL_TIM_ErrorCallback>:
  * @brief  Timer error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_ErrorCallback(TIM_HandleTypeDef *htim)
{
 8004ce2:	b480      	push	{r7}
 8004ce4:	b083      	sub	sp, #12
 8004ce6:	af00      	add	r7, sp, #0
 8004ce8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_ErrorCallback could be implemented in the user file
   */
}
 8004cea:	bf00      	nop
 8004cec:	370c      	adds	r7, #12
 8004cee:	46bd      	mov	sp, r7
 8004cf0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cf4:	4770      	bx	lr

08004cf6 <TIM_DMAError>:
  * @brief  TIM DMA error callback
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
void TIM_DMAError(DMA_HandleTypeDef *hdma)
{
 8004cf6:	b580      	push	{r7, lr}
 8004cf8:	b084      	sub	sp, #16
 8004cfa:	af00      	add	r7, sp, #0
 8004cfc:	6078      	str	r0, [r7, #4]
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8004cfe:	687b      	ldr	r3, [r7, #4]
 8004d00:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004d02:	60fb      	str	r3, [r7, #12]

  if (hdma == htim->hdma[TIM_DMA_ID_CC1])
 8004d04:	68fb      	ldr	r3, [r7, #12]
 8004d06:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004d08:	687a      	ldr	r2, [r7, #4]
 8004d0a:	429a      	cmp	r2, r3
 8004d0c:	d107      	bne.n	8004d1e <TIM_DMAError+0x28>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8004d0e:	68fb      	ldr	r3, [r7, #12]
 8004d10:	2201      	movs	r2, #1
 8004d12:	771a      	strb	r2, [r3, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8004d14:	68fb      	ldr	r3, [r7, #12]
 8004d16:	2201      	movs	r2, #1
 8004d18:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8004d1c:	e02a      	b.n	8004d74 <TIM_DMAError+0x7e>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
 8004d1e:	68fb      	ldr	r3, [r7, #12]
 8004d20:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004d22:	687a      	ldr	r2, [r7, #4]
 8004d24:	429a      	cmp	r2, r3
 8004d26:	d107      	bne.n	8004d38 <TIM_DMAError+0x42>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8004d28:	68fb      	ldr	r3, [r7, #12]
 8004d2a:	2202      	movs	r2, #2
 8004d2c:	771a      	strb	r2, [r3, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8004d2e:	68fb      	ldr	r3, [r7, #12]
 8004d30:	2201      	movs	r2, #1
 8004d32:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8004d36:	e01d      	b.n	8004d74 <TIM_DMAError+0x7e>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
 8004d38:	68fb      	ldr	r3, [r7, #12]
 8004d3a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004d3c:	687a      	ldr	r2, [r7, #4]
 8004d3e:	429a      	cmp	r2, r3
 8004d40:	d107      	bne.n	8004d52 <TIM_DMAError+0x5c>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8004d42:	68fb      	ldr	r3, [r7, #12]
 8004d44:	2204      	movs	r2, #4
 8004d46:	771a      	strb	r2, [r3, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_3, HAL_TIM_CHANNEL_STATE_READY);
 8004d48:	68fb      	ldr	r3, [r7, #12]
 8004d4a:	2201      	movs	r2, #1
 8004d4c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8004d50:	e010      	b.n	8004d74 <TIM_DMAError+0x7e>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC4])
 8004d52:	68fb      	ldr	r3, [r7, #12]
 8004d54:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004d56:	687a      	ldr	r2, [r7, #4]
 8004d58:	429a      	cmp	r2, r3
 8004d5a:	d107      	bne.n	8004d6c <TIM_DMAError+0x76>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8004d5c:	68fb      	ldr	r3, [r7, #12]
 8004d5e:	2208      	movs	r2, #8
 8004d60:	771a      	strb	r2, [r3, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_4, HAL_TIM_CHANNEL_STATE_READY);
 8004d62:	68fb      	ldr	r3, [r7, #12]
 8004d64:	2201      	movs	r2, #1
 8004d66:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8004d6a:	e003      	b.n	8004d74 <TIM_DMAError+0x7e>
  }
  else
  {
    htim->State = HAL_TIM_STATE_READY;
 8004d6c:	68fb      	ldr	r3, [r7, #12]
 8004d6e:	2201      	movs	r2, #1
 8004d70:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  }

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
  htim->ErrorCallback(htim);
#else
  HAL_TIM_ErrorCallback(htim);
 8004d74:	68f8      	ldr	r0, [r7, #12]
 8004d76:	f7ff ffb4 	bl	8004ce2 <HAL_TIM_ErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */

  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004d7a:	68fb      	ldr	r3, [r7, #12]
 8004d7c:	2200      	movs	r2, #0
 8004d7e:	771a      	strb	r2, [r3, #28]
}
 8004d80:	bf00      	nop
 8004d82:	3710      	adds	r7, #16
 8004d84:	46bd      	mov	sp, r7
 8004d86:	bd80      	pop	{r7, pc}

08004d88 <TIM_DMADelayPulseCplt>:
  * @brief  TIM DMA Delay Pulse complete callback.
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
static void TIM_DMADelayPulseCplt(DMA_HandleTypeDef *hdma)
{
 8004d88:	b580      	push	{r7, lr}
 8004d8a:	b084      	sub	sp, #16
 8004d8c:	af00      	add	r7, sp, #0
 8004d8e:	6078      	str	r0, [r7, #4]
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8004d90:	687b      	ldr	r3, [r7, #4]
 8004d92:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004d94:	60fb      	str	r3, [r7, #12]

  if (hdma == htim->hdma[TIM_DMA_ID_CC1])
 8004d96:	68fb      	ldr	r3, [r7, #12]
 8004d98:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004d9a:	687a      	ldr	r2, [r7, #4]
 8004d9c:	429a      	cmp	r2, r3
 8004d9e:	d10b      	bne.n	8004db8 <TIM_DMADelayPulseCplt+0x30>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8004da0:	68fb      	ldr	r3, [r7, #12]
 8004da2:	2201      	movs	r2, #1
 8004da4:	771a      	strb	r2, [r3, #28]

    if (hdma->Init.Mode == DMA_NORMAL)
 8004da6:	687b      	ldr	r3, [r7, #4]
 8004da8:	69db      	ldr	r3, [r3, #28]
 8004daa:	2b00      	cmp	r3, #0
 8004dac:	d136      	bne.n	8004e1c <TIM_DMADelayPulseCplt+0x94>
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8004dae:	68fb      	ldr	r3, [r7, #12]
 8004db0:	2201      	movs	r2, #1
 8004db2:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8004db6:	e031      	b.n	8004e1c <TIM_DMADelayPulseCplt+0x94>
    }
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
 8004db8:	68fb      	ldr	r3, [r7, #12]
 8004dba:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004dbc:	687a      	ldr	r2, [r7, #4]
 8004dbe:	429a      	cmp	r2, r3
 8004dc0:	d10b      	bne.n	8004dda <TIM_DMADelayPulseCplt+0x52>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8004dc2:	68fb      	ldr	r3, [r7, #12]
 8004dc4:	2202      	movs	r2, #2
 8004dc6:	771a      	strb	r2, [r3, #28]

    if (hdma->Init.Mode == DMA_NORMAL)
 8004dc8:	687b      	ldr	r3, [r7, #4]
 8004dca:	69db      	ldr	r3, [r3, #28]
 8004dcc:	2b00      	cmp	r3, #0
 8004dce:	d125      	bne.n	8004e1c <TIM_DMADelayPulseCplt+0x94>
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8004dd0:	68fb      	ldr	r3, [r7, #12]
 8004dd2:	2201      	movs	r2, #1
 8004dd4:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8004dd8:	e020      	b.n	8004e1c <TIM_DMADelayPulseCplt+0x94>
    }
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
 8004dda:	68fb      	ldr	r3, [r7, #12]
 8004ddc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004dde:	687a      	ldr	r2, [r7, #4]
 8004de0:	429a      	cmp	r2, r3
 8004de2:	d10b      	bne.n	8004dfc <TIM_DMADelayPulseCplt+0x74>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8004de4:	68fb      	ldr	r3, [r7, #12]
 8004de6:	2204      	movs	r2, #4
 8004de8:	771a      	strb	r2, [r3, #28]

    if (hdma->Init.Mode == DMA_NORMAL)
 8004dea:	687b      	ldr	r3, [r7, #4]
 8004dec:	69db      	ldr	r3, [r3, #28]
 8004dee:	2b00      	cmp	r3, #0
 8004df0:	d114      	bne.n	8004e1c <TIM_DMADelayPulseCplt+0x94>
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_3, HAL_TIM_CHANNEL_STATE_READY);
 8004df2:	68fb      	ldr	r3, [r7, #12]
 8004df4:	2201      	movs	r2, #1
 8004df6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8004dfa:	e00f      	b.n	8004e1c <TIM_DMADelayPulseCplt+0x94>
    }
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC4])
 8004dfc:	68fb      	ldr	r3, [r7, #12]
 8004dfe:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004e00:	687a      	ldr	r2, [r7, #4]
 8004e02:	429a      	cmp	r2, r3
 8004e04:	d10a      	bne.n	8004e1c <TIM_DMADelayPulseCplt+0x94>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8004e06:	68fb      	ldr	r3, [r7, #12]
 8004e08:	2208      	movs	r2, #8
 8004e0a:	771a      	strb	r2, [r3, #28]

    if (hdma->Init.Mode == DMA_NORMAL)
 8004e0c:	687b      	ldr	r3, [r7, #4]
 8004e0e:	69db      	ldr	r3, [r3, #28]
 8004e10:	2b00      	cmp	r3, #0
 8004e12:	d103      	bne.n	8004e1c <TIM_DMADelayPulseCplt+0x94>
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_4, HAL_TIM_CHANNEL_STATE_READY);
 8004e14:	68fb      	ldr	r3, [r7, #12]
 8004e16:	2201      	movs	r2, #1
 8004e18:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  }

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
  htim->PWM_PulseFinishedCallback(htim);
#else
  HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004e1c:	68f8      	ldr	r0, [r7, #12]
 8004e1e:	f7ff ff4c 	bl	8004cba <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */

  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004e22:	68fb      	ldr	r3, [r7, #12]
 8004e24:	2200      	movs	r2, #0
 8004e26:	771a      	strb	r2, [r3, #28]
}
 8004e28:	bf00      	nop
 8004e2a:	3710      	adds	r7, #16
 8004e2c:	46bd      	mov	sp, r7
 8004e2e:	bd80      	pop	{r7, pc}

08004e30 <TIM_DMADelayPulseHalfCplt>:
  * @brief  TIM DMA Delay Pulse half complete callback.
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
void TIM_DMADelayPulseHalfCplt(DMA_HandleTypeDef *hdma)
{
 8004e30:	b580      	push	{r7, lr}
 8004e32:	b084      	sub	sp, #16
 8004e34:	af00      	add	r7, sp, #0
 8004e36:	6078      	str	r0, [r7, #4]
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8004e38:	687b      	ldr	r3, [r7, #4]
 8004e3a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004e3c:	60fb      	str	r3, [r7, #12]

  if (hdma == htim->hdma[TIM_DMA_ID_CC1])
 8004e3e:	68fb      	ldr	r3, [r7, #12]
 8004e40:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004e42:	687a      	ldr	r2, [r7, #4]
 8004e44:	429a      	cmp	r2, r3
 8004e46:	d103      	bne.n	8004e50 <TIM_DMADelayPulseHalfCplt+0x20>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8004e48:	68fb      	ldr	r3, [r7, #12]
 8004e4a:	2201      	movs	r2, #1
 8004e4c:	771a      	strb	r2, [r3, #28]
 8004e4e:	e019      	b.n	8004e84 <TIM_DMADelayPulseHalfCplt+0x54>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
 8004e50:	68fb      	ldr	r3, [r7, #12]
 8004e52:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004e54:	687a      	ldr	r2, [r7, #4]
 8004e56:	429a      	cmp	r2, r3
 8004e58:	d103      	bne.n	8004e62 <TIM_DMADelayPulseHalfCplt+0x32>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8004e5a:	68fb      	ldr	r3, [r7, #12]
 8004e5c:	2202      	movs	r2, #2
 8004e5e:	771a      	strb	r2, [r3, #28]
 8004e60:	e010      	b.n	8004e84 <TIM_DMADelayPulseHalfCplt+0x54>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
 8004e62:	68fb      	ldr	r3, [r7, #12]
 8004e64:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004e66:	687a      	ldr	r2, [r7, #4]
 8004e68:	429a      	cmp	r2, r3
 8004e6a:	d103      	bne.n	8004e74 <TIM_DMADelayPulseHalfCplt+0x44>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8004e6c:	68fb      	ldr	r3, [r7, #12]
 8004e6e:	2204      	movs	r2, #4
 8004e70:	771a      	strb	r2, [r3, #28]
 8004e72:	e007      	b.n	8004e84 <TIM_DMADelayPulseHalfCplt+0x54>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC4])
 8004e74:	68fb      	ldr	r3, [r7, #12]
 8004e76:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004e78:	687a      	ldr	r2, [r7, #4]
 8004e7a:	429a      	cmp	r2, r3
 8004e7c:	d102      	bne.n	8004e84 <TIM_DMADelayPulseHalfCplt+0x54>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8004e7e:	68fb      	ldr	r3, [r7, #12]
 8004e80:	2208      	movs	r2, #8
 8004e82:	771a      	strb	r2, [r3, #28]
  }

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
  htim->PWM_PulseFinishedHalfCpltCallback(htim);
#else
  HAL_TIM_PWM_PulseFinishedHalfCpltCallback(htim);
 8004e84:	68f8      	ldr	r0, [r7, #12]
 8004e86:	f7ff ff22 	bl	8004cce <HAL_TIM_PWM_PulseFinishedHalfCpltCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */

  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004e8a:	68fb      	ldr	r3, [r7, #12]
 8004e8c:	2200      	movs	r2, #0
 8004e8e:	771a      	strb	r2, [r3, #28]
}
 8004e90:	bf00      	nop
 8004e92:	3710      	adds	r7, #16
 8004e94:	46bd      	mov	sp, r7
 8004e96:	bd80      	pop	{r7, pc}

08004e98 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8004e98:	b480      	push	{r7}
 8004e9a:	b085      	sub	sp, #20
 8004e9c:	af00      	add	r7, sp, #0
 8004e9e:	6078      	str	r0, [r7, #4]
 8004ea0:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8004ea2:	687b      	ldr	r3, [r7, #4]
 8004ea4:	681b      	ldr	r3, [r3, #0]
 8004ea6:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004ea8:	687b      	ldr	r3, [r7, #4]
 8004eaa:	4a46      	ldr	r2, [pc, #280]	@ (8004fc4 <TIM_Base_SetConfig+0x12c>)
 8004eac:	4293      	cmp	r3, r2
 8004eae:	d013      	beq.n	8004ed8 <TIM_Base_SetConfig+0x40>
 8004eb0:	687b      	ldr	r3, [r7, #4]
 8004eb2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004eb6:	d00f      	beq.n	8004ed8 <TIM_Base_SetConfig+0x40>
 8004eb8:	687b      	ldr	r3, [r7, #4]
 8004eba:	4a43      	ldr	r2, [pc, #268]	@ (8004fc8 <TIM_Base_SetConfig+0x130>)
 8004ebc:	4293      	cmp	r3, r2
 8004ebe:	d00b      	beq.n	8004ed8 <TIM_Base_SetConfig+0x40>
 8004ec0:	687b      	ldr	r3, [r7, #4]
 8004ec2:	4a42      	ldr	r2, [pc, #264]	@ (8004fcc <TIM_Base_SetConfig+0x134>)
 8004ec4:	4293      	cmp	r3, r2
 8004ec6:	d007      	beq.n	8004ed8 <TIM_Base_SetConfig+0x40>
 8004ec8:	687b      	ldr	r3, [r7, #4]
 8004eca:	4a41      	ldr	r2, [pc, #260]	@ (8004fd0 <TIM_Base_SetConfig+0x138>)
 8004ecc:	4293      	cmp	r3, r2
 8004ece:	d003      	beq.n	8004ed8 <TIM_Base_SetConfig+0x40>
 8004ed0:	687b      	ldr	r3, [r7, #4]
 8004ed2:	4a40      	ldr	r2, [pc, #256]	@ (8004fd4 <TIM_Base_SetConfig+0x13c>)
 8004ed4:	4293      	cmp	r3, r2
 8004ed6:	d108      	bne.n	8004eea <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004ed8:	68fb      	ldr	r3, [r7, #12]
 8004eda:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004ede:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8004ee0:	683b      	ldr	r3, [r7, #0]
 8004ee2:	685b      	ldr	r3, [r3, #4]
 8004ee4:	68fa      	ldr	r2, [r7, #12]
 8004ee6:	4313      	orrs	r3, r2
 8004ee8:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8004eea:	687b      	ldr	r3, [r7, #4]
 8004eec:	4a35      	ldr	r2, [pc, #212]	@ (8004fc4 <TIM_Base_SetConfig+0x12c>)
 8004eee:	4293      	cmp	r3, r2
 8004ef0:	d01f      	beq.n	8004f32 <TIM_Base_SetConfig+0x9a>
 8004ef2:	687b      	ldr	r3, [r7, #4]
 8004ef4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004ef8:	d01b      	beq.n	8004f32 <TIM_Base_SetConfig+0x9a>
 8004efa:	687b      	ldr	r3, [r7, #4]
 8004efc:	4a32      	ldr	r2, [pc, #200]	@ (8004fc8 <TIM_Base_SetConfig+0x130>)
 8004efe:	4293      	cmp	r3, r2
 8004f00:	d017      	beq.n	8004f32 <TIM_Base_SetConfig+0x9a>
 8004f02:	687b      	ldr	r3, [r7, #4]
 8004f04:	4a31      	ldr	r2, [pc, #196]	@ (8004fcc <TIM_Base_SetConfig+0x134>)
 8004f06:	4293      	cmp	r3, r2
 8004f08:	d013      	beq.n	8004f32 <TIM_Base_SetConfig+0x9a>
 8004f0a:	687b      	ldr	r3, [r7, #4]
 8004f0c:	4a30      	ldr	r2, [pc, #192]	@ (8004fd0 <TIM_Base_SetConfig+0x138>)
 8004f0e:	4293      	cmp	r3, r2
 8004f10:	d00f      	beq.n	8004f32 <TIM_Base_SetConfig+0x9a>
 8004f12:	687b      	ldr	r3, [r7, #4]
 8004f14:	4a2f      	ldr	r2, [pc, #188]	@ (8004fd4 <TIM_Base_SetConfig+0x13c>)
 8004f16:	4293      	cmp	r3, r2
 8004f18:	d00b      	beq.n	8004f32 <TIM_Base_SetConfig+0x9a>
 8004f1a:	687b      	ldr	r3, [r7, #4]
 8004f1c:	4a2e      	ldr	r2, [pc, #184]	@ (8004fd8 <TIM_Base_SetConfig+0x140>)
 8004f1e:	4293      	cmp	r3, r2
 8004f20:	d007      	beq.n	8004f32 <TIM_Base_SetConfig+0x9a>
 8004f22:	687b      	ldr	r3, [r7, #4]
 8004f24:	4a2d      	ldr	r2, [pc, #180]	@ (8004fdc <TIM_Base_SetConfig+0x144>)
 8004f26:	4293      	cmp	r3, r2
 8004f28:	d003      	beq.n	8004f32 <TIM_Base_SetConfig+0x9a>
 8004f2a:	687b      	ldr	r3, [r7, #4]
 8004f2c:	4a2c      	ldr	r2, [pc, #176]	@ (8004fe0 <TIM_Base_SetConfig+0x148>)
 8004f2e:	4293      	cmp	r3, r2
 8004f30:	d108      	bne.n	8004f44 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8004f32:	68fb      	ldr	r3, [r7, #12]
 8004f34:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004f38:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8004f3a:	683b      	ldr	r3, [r7, #0]
 8004f3c:	68db      	ldr	r3, [r3, #12]
 8004f3e:	68fa      	ldr	r2, [r7, #12]
 8004f40:	4313      	orrs	r3, r2
 8004f42:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004f44:	68fb      	ldr	r3, [r7, #12]
 8004f46:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8004f4a:	683b      	ldr	r3, [r7, #0]
 8004f4c:	695b      	ldr	r3, [r3, #20]
 8004f4e:	4313      	orrs	r3, r2
 8004f50:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8004f52:	687b      	ldr	r3, [r7, #4]
 8004f54:	68fa      	ldr	r2, [r7, #12]
 8004f56:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004f58:	683b      	ldr	r3, [r7, #0]
 8004f5a:	689a      	ldr	r2, [r3, #8]
 8004f5c:	687b      	ldr	r3, [r7, #4]
 8004f5e:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8004f60:	683b      	ldr	r3, [r7, #0]
 8004f62:	681a      	ldr	r2, [r3, #0]
 8004f64:	687b      	ldr	r3, [r7, #4]
 8004f66:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8004f68:	687b      	ldr	r3, [r7, #4]
 8004f6a:	4a16      	ldr	r2, [pc, #88]	@ (8004fc4 <TIM_Base_SetConfig+0x12c>)
 8004f6c:	4293      	cmp	r3, r2
 8004f6e:	d00f      	beq.n	8004f90 <TIM_Base_SetConfig+0xf8>
 8004f70:	687b      	ldr	r3, [r7, #4]
 8004f72:	4a18      	ldr	r2, [pc, #96]	@ (8004fd4 <TIM_Base_SetConfig+0x13c>)
 8004f74:	4293      	cmp	r3, r2
 8004f76:	d00b      	beq.n	8004f90 <TIM_Base_SetConfig+0xf8>
 8004f78:	687b      	ldr	r3, [r7, #4]
 8004f7a:	4a17      	ldr	r2, [pc, #92]	@ (8004fd8 <TIM_Base_SetConfig+0x140>)
 8004f7c:	4293      	cmp	r3, r2
 8004f7e:	d007      	beq.n	8004f90 <TIM_Base_SetConfig+0xf8>
 8004f80:	687b      	ldr	r3, [r7, #4]
 8004f82:	4a16      	ldr	r2, [pc, #88]	@ (8004fdc <TIM_Base_SetConfig+0x144>)
 8004f84:	4293      	cmp	r3, r2
 8004f86:	d003      	beq.n	8004f90 <TIM_Base_SetConfig+0xf8>
 8004f88:	687b      	ldr	r3, [r7, #4]
 8004f8a:	4a15      	ldr	r2, [pc, #84]	@ (8004fe0 <TIM_Base_SetConfig+0x148>)
 8004f8c:	4293      	cmp	r3, r2
 8004f8e:	d103      	bne.n	8004f98 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8004f90:	683b      	ldr	r3, [r7, #0]
 8004f92:	691a      	ldr	r2, [r3, #16]
 8004f94:	687b      	ldr	r3, [r7, #4]
 8004f96:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8004f98:	687b      	ldr	r3, [r7, #4]
 8004f9a:	2201      	movs	r2, #1
 8004f9c:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8004f9e:	687b      	ldr	r3, [r7, #4]
 8004fa0:	691b      	ldr	r3, [r3, #16]
 8004fa2:	f003 0301 	and.w	r3, r3, #1
 8004fa6:	2b01      	cmp	r3, #1
 8004fa8:	d105      	bne.n	8004fb6 <TIM_Base_SetConfig+0x11e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8004faa:	687b      	ldr	r3, [r7, #4]
 8004fac:	691b      	ldr	r3, [r3, #16]
 8004fae:	f023 0201 	bic.w	r2, r3, #1
 8004fb2:	687b      	ldr	r3, [r7, #4]
 8004fb4:	611a      	str	r2, [r3, #16]
  }
}
 8004fb6:	bf00      	nop
 8004fb8:	3714      	adds	r7, #20
 8004fba:	46bd      	mov	sp, r7
 8004fbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fc0:	4770      	bx	lr
 8004fc2:	bf00      	nop
 8004fc4:	40012c00 	.word	0x40012c00
 8004fc8:	40000400 	.word	0x40000400
 8004fcc:	40000800 	.word	0x40000800
 8004fd0:	40000c00 	.word	0x40000c00
 8004fd4:	40013400 	.word	0x40013400
 8004fd8:	40014000 	.word	0x40014000
 8004fdc:	40014400 	.word	0x40014400
 8004fe0:	40014800 	.word	0x40014800

08004fe4 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004fe4:	b480      	push	{r7}
 8004fe6:	b087      	sub	sp, #28
 8004fe8:	af00      	add	r7, sp, #0
 8004fea:	6078      	str	r0, [r7, #4]
 8004fec:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004fee:	687b      	ldr	r3, [r7, #4]
 8004ff0:	6a1b      	ldr	r3, [r3, #32]
 8004ff2:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004ff4:	687b      	ldr	r3, [r7, #4]
 8004ff6:	6a1b      	ldr	r3, [r3, #32]
 8004ff8:	f023 0201 	bic.w	r2, r3, #1
 8004ffc:	687b      	ldr	r3, [r7, #4]
 8004ffe:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005000:	687b      	ldr	r3, [r7, #4]
 8005002:	685b      	ldr	r3, [r3, #4]
 8005004:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8005006:	687b      	ldr	r3, [r7, #4]
 8005008:	699b      	ldr	r3, [r3, #24]
 800500a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 800500c:	68fb      	ldr	r3, [r7, #12]
 800500e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005012:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005016:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8005018:	68fb      	ldr	r3, [r7, #12]
 800501a:	f023 0303 	bic.w	r3, r3, #3
 800501e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005020:	683b      	ldr	r3, [r7, #0]
 8005022:	681b      	ldr	r3, [r3, #0]
 8005024:	68fa      	ldr	r2, [r7, #12]
 8005026:	4313      	orrs	r3, r2
 8005028:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800502a:	697b      	ldr	r3, [r7, #20]
 800502c:	f023 0302 	bic.w	r3, r3, #2
 8005030:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8005032:	683b      	ldr	r3, [r7, #0]
 8005034:	689b      	ldr	r3, [r3, #8]
 8005036:	697a      	ldr	r2, [r7, #20]
 8005038:	4313      	orrs	r3, r2
 800503a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800503c:	687b      	ldr	r3, [r7, #4]
 800503e:	4a2c      	ldr	r2, [pc, #176]	@ (80050f0 <TIM_OC1_SetConfig+0x10c>)
 8005040:	4293      	cmp	r3, r2
 8005042:	d00f      	beq.n	8005064 <TIM_OC1_SetConfig+0x80>
 8005044:	687b      	ldr	r3, [r7, #4]
 8005046:	4a2b      	ldr	r2, [pc, #172]	@ (80050f4 <TIM_OC1_SetConfig+0x110>)
 8005048:	4293      	cmp	r3, r2
 800504a:	d00b      	beq.n	8005064 <TIM_OC1_SetConfig+0x80>
 800504c:	687b      	ldr	r3, [r7, #4]
 800504e:	4a2a      	ldr	r2, [pc, #168]	@ (80050f8 <TIM_OC1_SetConfig+0x114>)
 8005050:	4293      	cmp	r3, r2
 8005052:	d007      	beq.n	8005064 <TIM_OC1_SetConfig+0x80>
 8005054:	687b      	ldr	r3, [r7, #4]
 8005056:	4a29      	ldr	r2, [pc, #164]	@ (80050fc <TIM_OC1_SetConfig+0x118>)
 8005058:	4293      	cmp	r3, r2
 800505a:	d003      	beq.n	8005064 <TIM_OC1_SetConfig+0x80>
 800505c:	687b      	ldr	r3, [r7, #4]
 800505e:	4a28      	ldr	r2, [pc, #160]	@ (8005100 <TIM_OC1_SetConfig+0x11c>)
 8005060:	4293      	cmp	r3, r2
 8005062:	d10c      	bne.n	800507e <TIM_OC1_SetConfig+0x9a>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8005064:	697b      	ldr	r3, [r7, #20]
 8005066:	f023 0308 	bic.w	r3, r3, #8
 800506a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800506c:	683b      	ldr	r3, [r7, #0]
 800506e:	68db      	ldr	r3, [r3, #12]
 8005070:	697a      	ldr	r2, [r7, #20]
 8005072:	4313      	orrs	r3, r2
 8005074:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8005076:	697b      	ldr	r3, [r7, #20]
 8005078:	f023 0304 	bic.w	r3, r3, #4
 800507c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800507e:	687b      	ldr	r3, [r7, #4]
 8005080:	4a1b      	ldr	r2, [pc, #108]	@ (80050f0 <TIM_OC1_SetConfig+0x10c>)
 8005082:	4293      	cmp	r3, r2
 8005084:	d00f      	beq.n	80050a6 <TIM_OC1_SetConfig+0xc2>
 8005086:	687b      	ldr	r3, [r7, #4]
 8005088:	4a1a      	ldr	r2, [pc, #104]	@ (80050f4 <TIM_OC1_SetConfig+0x110>)
 800508a:	4293      	cmp	r3, r2
 800508c:	d00b      	beq.n	80050a6 <TIM_OC1_SetConfig+0xc2>
 800508e:	687b      	ldr	r3, [r7, #4]
 8005090:	4a19      	ldr	r2, [pc, #100]	@ (80050f8 <TIM_OC1_SetConfig+0x114>)
 8005092:	4293      	cmp	r3, r2
 8005094:	d007      	beq.n	80050a6 <TIM_OC1_SetConfig+0xc2>
 8005096:	687b      	ldr	r3, [r7, #4]
 8005098:	4a18      	ldr	r2, [pc, #96]	@ (80050fc <TIM_OC1_SetConfig+0x118>)
 800509a:	4293      	cmp	r3, r2
 800509c:	d003      	beq.n	80050a6 <TIM_OC1_SetConfig+0xc2>
 800509e:	687b      	ldr	r3, [r7, #4]
 80050a0:	4a17      	ldr	r2, [pc, #92]	@ (8005100 <TIM_OC1_SetConfig+0x11c>)
 80050a2:	4293      	cmp	r3, r2
 80050a4:	d111      	bne.n	80050ca <TIM_OC1_SetConfig+0xe6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 80050a6:	693b      	ldr	r3, [r7, #16]
 80050a8:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80050ac:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 80050ae:	693b      	ldr	r3, [r7, #16]
 80050b0:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 80050b4:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 80050b6:	683b      	ldr	r3, [r7, #0]
 80050b8:	695b      	ldr	r3, [r3, #20]
 80050ba:	693a      	ldr	r2, [r7, #16]
 80050bc:	4313      	orrs	r3, r2
 80050be:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 80050c0:	683b      	ldr	r3, [r7, #0]
 80050c2:	699b      	ldr	r3, [r3, #24]
 80050c4:	693a      	ldr	r2, [r7, #16]
 80050c6:	4313      	orrs	r3, r2
 80050c8:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80050ca:	687b      	ldr	r3, [r7, #4]
 80050cc:	693a      	ldr	r2, [r7, #16]
 80050ce:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80050d0:	687b      	ldr	r3, [r7, #4]
 80050d2:	68fa      	ldr	r2, [r7, #12]
 80050d4:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 80050d6:	683b      	ldr	r3, [r7, #0]
 80050d8:	685a      	ldr	r2, [r3, #4]
 80050da:	687b      	ldr	r3, [r7, #4]
 80050dc:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80050de:	687b      	ldr	r3, [r7, #4]
 80050e0:	697a      	ldr	r2, [r7, #20]
 80050e2:	621a      	str	r2, [r3, #32]
}
 80050e4:	bf00      	nop
 80050e6:	371c      	adds	r7, #28
 80050e8:	46bd      	mov	sp, r7
 80050ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050ee:	4770      	bx	lr
 80050f0:	40012c00 	.word	0x40012c00
 80050f4:	40013400 	.word	0x40013400
 80050f8:	40014000 	.word	0x40014000
 80050fc:	40014400 	.word	0x40014400
 8005100:	40014800 	.word	0x40014800

08005104 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005104:	b480      	push	{r7}
 8005106:	b087      	sub	sp, #28
 8005108:	af00      	add	r7, sp, #0
 800510a:	6078      	str	r0, [r7, #4]
 800510c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800510e:	687b      	ldr	r3, [r7, #4]
 8005110:	6a1b      	ldr	r3, [r3, #32]
 8005112:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005114:	687b      	ldr	r3, [r7, #4]
 8005116:	6a1b      	ldr	r3, [r3, #32]
 8005118:	f023 0210 	bic.w	r2, r3, #16
 800511c:	687b      	ldr	r3, [r7, #4]
 800511e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005120:	687b      	ldr	r3, [r7, #4]
 8005122:	685b      	ldr	r3, [r3, #4]
 8005124:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8005126:	687b      	ldr	r3, [r7, #4]
 8005128:	699b      	ldr	r3, [r3, #24]
 800512a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 800512c:	68fb      	ldr	r3, [r7, #12]
 800512e:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8005132:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8005136:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8005138:	68fb      	ldr	r3, [r7, #12]
 800513a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800513e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005140:	683b      	ldr	r3, [r7, #0]
 8005142:	681b      	ldr	r3, [r3, #0]
 8005144:	021b      	lsls	r3, r3, #8
 8005146:	68fa      	ldr	r2, [r7, #12]
 8005148:	4313      	orrs	r3, r2
 800514a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 800514c:	697b      	ldr	r3, [r7, #20]
 800514e:	f023 0320 	bic.w	r3, r3, #32
 8005152:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8005154:	683b      	ldr	r3, [r7, #0]
 8005156:	689b      	ldr	r3, [r3, #8]
 8005158:	011b      	lsls	r3, r3, #4
 800515a:	697a      	ldr	r2, [r7, #20]
 800515c:	4313      	orrs	r3, r2
 800515e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8005160:	687b      	ldr	r3, [r7, #4]
 8005162:	4a28      	ldr	r2, [pc, #160]	@ (8005204 <TIM_OC2_SetConfig+0x100>)
 8005164:	4293      	cmp	r3, r2
 8005166:	d003      	beq.n	8005170 <TIM_OC2_SetConfig+0x6c>
 8005168:	687b      	ldr	r3, [r7, #4]
 800516a:	4a27      	ldr	r2, [pc, #156]	@ (8005208 <TIM_OC2_SetConfig+0x104>)
 800516c:	4293      	cmp	r3, r2
 800516e:	d10d      	bne.n	800518c <TIM_OC2_SetConfig+0x88>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8005170:	697b      	ldr	r3, [r7, #20]
 8005172:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8005176:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8005178:	683b      	ldr	r3, [r7, #0]
 800517a:	68db      	ldr	r3, [r3, #12]
 800517c:	011b      	lsls	r3, r3, #4
 800517e:	697a      	ldr	r2, [r7, #20]
 8005180:	4313      	orrs	r3, r2
 8005182:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8005184:	697b      	ldr	r3, [r7, #20]
 8005186:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800518a:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800518c:	687b      	ldr	r3, [r7, #4]
 800518e:	4a1d      	ldr	r2, [pc, #116]	@ (8005204 <TIM_OC2_SetConfig+0x100>)
 8005190:	4293      	cmp	r3, r2
 8005192:	d00f      	beq.n	80051b4 <TIM_OC2_SetConfig+0xb0>
 8005194:	687b      	ldr	r3, [r7, #4]
 8005196:	4a1c      	ldr	r2, [pc, #112]	@ (8005208 <TIM_OC2_SetConfig+0x104>)
 8005198:	4293      	cmp	r3, r2
 800519a:	d00b      	beq.n	80051b4 <TIM_OC2_SetConfig+0xb0>
 800519c:	687b      	ldr	r3, [r7, #4]
 800519e:	4a1b      	ldr	r2, [pc, #108]	@ (800520c <TIM_OC2_SetConfig+0x108>)
 80051a0:	4293      	cmp	r3, r2
 80051a2:	d007      	beq.n	80051b4 <TIM_OC2_SetConfig+0xb0>
 80051a4:	687b      	ldr	r3, [r7, #4]
 80051a6:	4a1a      	ldr	r2, [pc, #104]	@ (8005210 <TIM_OC2_SetConfig+0x10c>)
 80051a8:	4293      	cmp	r3, r2
 80051aa:	d003      	beq.n	80051b4 <TIM_OC2_SetConfig+0xb0>
 80051ac:	687b      	ldr	r3, [r7, #4]
 80051ae:	4a19      	ldr	r2, [pc, #100]	@ (8005214 <TIM_OC2_SetConfig+0x110>)
 80051b0:	4293      	cmp	r3, r2
 80051b2:	d113      	bne.n	80051dc <TIM_OC2_SetConfig+0xd8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 80051b4:	693b      	ldr	r3, [r7, #16]
 80051b6:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 80051ba:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 80051bc:	693b      	ldr	r3, [r7, #16]
 80051be:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 80051c2:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 80051c4:	683b      	ldr	r3, [r7, #0]
 80051c6:	695b      	ldr	r3, [r3, #20]
 80051c8:	009b      	lsls	r3, r3, #2
 80051ca:	693a      	ldr	r2, [r7, #16]
 80051cc:	4313      	orrs	r3, r2
 80051ce:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 80051d0:	683b      	ldr	r3, [r7, #0]
 80051d2:	699b      	ldr	r3, [r3, #24]
 80051d4:	009b      	lsls	r3, r3, #2
 80051d6:	693a      	ldr	r2, [r7, #16]
 80051d8:	4313      	orrs	r3, r2
 80051da:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80051dc:	687b      	ldr	r3, [r7, #4]
 80051de:	693a      	ldr	r2, [r7, #16]
 80051e0:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80051e2:	687b      	ldr	r3, [r7, #4]
 80051e4:	68fa      	ldr	r2, [r7, #12]
 80051e6:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 80051e8:	683b      	ldr	r3, [r7, #0]
 80051ea:	685a      	ldr	r2, [r3, #4]
 80051ec:	687b      	ldr	r3, [r7, #4]
 80051ee:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80051f0:	687b      	ldr	r3, [r7, #4]
 80051f2:	697a      	ldr	r2, [r7, #20]
 80051f4:	621a      	str	r2, [r3, #32]
}
 80051f6:	bf00      	nop
 80051f8:	371c      	adds	r7, #28
 80051fa:	46bd      	mov	sp, r7
 80051fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005200:	4770      	bx	lr
 8005202:	bf00      	nop
 8005204:	40012c00 	.word	0x40012c00
 8005208:	40013400 	.word	0x40013400
 800520c:	40014000 	.word	0x40014000
 8005210:	40014400 	.word	0x40014400
 8005214:	40014800 	.word	0x40014800

08005218 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005218:	b480      	push	{r7}
 800521a:	b087      	sub	sp, #28
 800521c:	af00      	add	r7, sp, #0
 800521e:	6078      	str	r0, [r7, #4]
 8005220:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005222:	687b      	ldr	r3, [r7, #4]
 8005224:	6a1b      	ldr	r3, [r3, #32]
 8005226:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8005228:	687b      	ldr	r3, [r7, #4]
 800522a:	6a1b      	ldr	r3, [r3, #32]
 800522c:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8005230:	687b      	ldr	r3, [r7, #4]
 8005232:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005234:	687b      	ldr	r3, [r7, #4]
 8005236:	685b      	ldr	r3, [r3, #4]
 8005238:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800523a:	687b      	ldr	r3, [r7, #4]
 800523c:	69db      	ldr	r3, [r3, #28]
 800523e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8005240:	68fb      	ldr	r3, [r7, #12]
 8005242:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005246:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800524a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800524c:	68fb      	ldr	r3, [r7, #12]
 800524e:	f023 0303 	bic.w	r3, r3, #3
 8005252:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005254:	683b      	ldr	r3, [r7, #0]
 8005256:	681b      	ldr	r3, [r3, #0]
 8005258:	68fa      	ldr	r2, [r7, #12]
 800525a:	4313      	orrs	r3, r2
 800525c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800525e:	697b      	ldr	r3, [r7, #20]
 8005260:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8005264:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8005266:	683b      	ldr	r3, [r7, #0]
 8005268:	689b      	ldr	r3, [r3, #8]
 800526a:	021b      	lsls	r3, r3, #8
 800526c:	697a      	ldr	r2, [r7, #20]
 800526e:	4313      	orrs	r3, r2
 8005270:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8005272:	687b      	ldr	r3, [r7, #4]
 8005274:	4a27      	ldr	r2, [pc, #156]	@ (8005314 <TIM_OC3_SetConfig+0xfc>)
 8005276:	4293      	cmp	r3, r2
 8005278:	d003      	beq.n	8005282 <TIM_OC3_SetConfig+0x6a>
 800527a:	687b      	ldr	r3, [r7, #4]
 800527c:	4a26      	ldr	r2, [pc, #152]	@ (8005318 <TIM_OC3_SetConfig+0x100>)
 800527e:	4293      	cmp	r3, r2
 8005280:	d10d      	bne.n	800529e <TIM_OC3_SetConfig+0x86>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8005282:	697b      	ldr	r3, [r7, #20]
 8005284:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8005288:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800528a:	683b      	ldr	r3, [r7, #0]
 800528c:	68db      	ldr	r3, [r3, #12]
 800528e:	021b      	lsls	r3, r3, #8
 8005290:	697a      	ldr	r2, [r7, #20]
 8005292:	4313      	orrs	r3, r2
 8005294:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8005296:	697b      	ldr	r3, [r7, #20]
 8005298:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800529c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800529e:	687b      	ldr	r3, [r7, #4]
 80052a0:	4a1c      	ldr	r2, [pc, #112]	@ (8005314 <TIM_OC3_SetConfig+0xfc>)
 80052a2:	4293      	cmp	r3, r2
 80052a4:	d00f      	beq.n	80052c6 <TIM_OC3_SetConfig+0xae>
 80052a6:	687b      	ldr	r3, [r7, #4]
 80052a8:	4a1b      	ldr	r2, [pc, #108]	@ (8005318 <TIM_OC3_SetConfig+0x100>)
 80052aa:	4293      	cmp	r3, r2
 80052ac:	d00b      	beq.n	80052c6 <TIM_OC3_SetConfig+0xae>
 80052ae:	687b      	ldr	r3, [r7, #4]
 80052b0:	4a1a      	ldr	r2, [pc, #104]	@ (800531c <TIM_OC3_SetConfig+0x104>)
 80052b2:	4293      	cmp	r3, r2
 80052b4:	d007      	beq.n	80052c6 <TIM_OC3_SetConfig+0xae>
 80052b6:	687b      	ldr	r3, [r7, #4]
 80052b8:	4a19      	ldr	r2, [pc, #100]	@ (8005320 <TIM_OC3_SetConfig+0x108>)
 80052ba:	4293      	cmp	r3, r2
 80052bc:	d003      	beq.n	80052c6 <TIM_OC3_SetConfig+0xae>
 80052be:	687b      	ldr	r3, [r7, #4]
 80052c0:	4a18      	ldr	r2, [pc, #96]	@ (8005324 <TIM_OC3_SetConfig+0x10c>)
 80052c2:	4293      	cmp	r3, r2
 80052c4:	d113      	bne.n	80052ee <TIM_OC3_SetConfig+0xd6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 80052c6:	693b      	ldr	r3, [r7, #16]
 80052c8:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80052cc:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 80052ce:	693b      	ldr	r3, [r7, #16]
 80052d0:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 80052d4:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 80052d6:	683b      	ldr	r3, [r7, #0]
 80052d8:	695b      	ldr	r3, [r3, #20]
 80052da:	011b      	lsls	r3, r3, #4
 80052dc:	693a      	ldr	r2, [r7, #16]
 80052de:	4313      	orrs	r3, r2
 80052e0:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80052e2:	683b      	ldr	r3, [r7, #0]
 80052e4:	699b      	ldr	r3, [r3, #24]
 80052e6:	011b      	lsls	r3, r3, #4
 80052e8:	693a      	ldr	r2, [r7, #16]
 80052ea:	4313      	orrs	r3, r2
 80052ec:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80052ee:	687b      	ldr	r3, [r7, #4]
 80052f0:	693a      	ldr	r2, [r7, #16]
 80052f2:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80052f4:	687b      	ldr	r3, [r7, #4]
 80052f6:	68fa      	ldr	r2, [r7, #12]
 80052f8:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 80052fa:	683b      	ldr	r3, [r7, #0]
 80052fc:	685a      	ldr	r2, [r3, #4]
 80052fe:	687b      	ldr	r3, [r7, #4]
 8005300:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005302:	687b      	ldr	r3, [r7, #4]
 8005304:	697a      	ldr	r2, [r7, #20]
 8005306:	621a      	str	r2, [r3, #32]
}
 8005308:	bf00      	nop
 800530a:	371c      	adds	r7, #28
 800530c:	46bd      	mov	sp, r7
 800530e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005312:	4770      	bx	lr
 8005314:	40012c00 	.word	0x40012c00
 8005318:	40013400 	.word	0x40013400
 800531c:	40014000 	.word	0x40014000
 8005320:	40014400 	.word	0x40014400
 8005324:	40014800 	.word	0x40014800

08005328 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005328:	b480      	push	{r7}
 800532a:	b087      	sub	sp, #28
 800532c:	af00      	add	r7, sp, #0
 800532e:	6078      	str	r0, [r7, #4]
 8005330:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005332:	687b      	ldr	r3, [r7, #4]
 8005334:	6a1b      	ldr	r3, [r3, #32]
 8005336:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8005338:	687b      	ldr	r3, [r7, #4]
 800533a:	6a1b      	ldr	r3, [r3, #32]
 800533c:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8005340:	687b      	ldr	r3, [r7, #4]
 8005342:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005344:	687b      	ldr	r3, [r7, #4]
 8005346:	685b      	ldr	r3, [r3, #4]
 8005348:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800534a:	687b      	ldr	r3, [r7, #4]
 800534c:	69db      	ldr	r3, [r3, #28]
 800534e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8005350:	68fb      	ldr	r3, [r7, #12]
 8005352:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8005356:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800535a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800535c:	68fb      	ldr	r3, [r7, #12]
 800535e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005362:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005364:	683b      	ldr	r3, [r7, #0]
 8005366:	681b      	ldr	r3, [r3, #0]
 8005368:	021b      	lsls	r3, r3, #8
 800536a:	68fa      	ldr	r2, [r7, #12]
 800536c:	4313      	orrs	r3, r2
 800536e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8005370:	693b      	ldr	r3, [r7, #16]
 8005372:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8005376:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8005378:	683b      	ldr	r3, [r7, #0]
 800537a:	689b      	ldr	r3, [r3, #8]
 800537c:	031b      	lsls	r3, r3, #12
 800537e:	693a      	ldr	r2, [r7, #16]
 8005380:	4313      	orrs	r3, r2
 8005382:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005384:	687b      	ldr	r3, [r7, #4]
 8005386:	4a18      	ldr	r2, [pc, #96]	@ (80053e8 <TIM_OC4_SetConfig+0xc0>)
 8005388:	4293      	cmp	r3, r2
 800538a:	d00f      	beq.n	80053ac <TIM_OC4_SetConfig+0x84>
 800538c:	687b      	ldr	r3, [r7, #4]
 800538e:	4a17      	ldr	r2, [pc, #92]	@ (80053ec <TIM_OC4_SetConfig+0xc4>)
 8005390:	4293      	cmp	r3, r2
 8005392:	d00b      	beq.n	80053ac <TIM_OC4_SetConfig+0x84>
 8005394:	687b      	ldr	r3, [r7, #4]
 8005396:	4a16      	ldr	r2, [pc, #88]	@ (80053f0 <TIM_OC4_SetConfig+0xc8>)
 8005398:	4293      	cmp	r3, r2
 800539a:	d007      	beq.n	80053ac <TIM_OC4_SetConfig+0x84>
 800539c:	687b      	ldr	r3, [r7, #4]
 800539e:	4a15      	ldr	r2, [pc, #84]	@ (80053f4 <TIM_OC4_SetConfig+0xcc>)
 80053a0:	4293      	cmp	r3, r2
 80053a2:	d003      	beq.n	80053ac <TIM_OC4_SetConfig+0x84>
 80053a4:	687b      	ldr	r3, [r7, #4]
 80053a6:	4a14      	ldr	r2, [pc, #80]	@ (80053f8 <TIM_OC4_SetConfig+0xd0>)
 80053a8:	4293      	cmp	r3, r2
 80053aa:	d109      	bne.n	80053c0 <TIM_OC4_SetConfig+0x98>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 80053ac:	697b      	ldr	r3, [r7, #20]
 80053ae:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80053b2:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 80053b4:	683b      	ldr	r3, [r7, #0]
 80053b6:	695b      	ldr	r3, [r3, #20]
 80053b8:	019b      	lsls	r3, r3, #6
 80053ba:	697a      	ldr	r2, [r7, #20]
 80053bc:	4313      	orrs	r3, r2
 80053be:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80053c0:	687b      	ldr	r3, [r7, #4]
 80053c2:	697a      	ldr	r2, [r7, #20]
 80053c4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80053c6:	687b      	ldr	r3, [r7, #4]
 80053c8:	68fa      	ldr	r2, [r7, #12]
 80053ca:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 80053cc:	683b      	ldr	r3, [r7, #0]
 80053ce:	685a      	ldr	r2, [r3, #4]
 80053d0:	687b      	ldr	r3, [r7, #4]
 80053d2:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80053d4:	687b      	ldr	r3, [r7, #4]
 80053d6:	693a      	ldr	r2, [r7, #16]
 80053d8:	621a      	str	r2, [r3, #32]
}
 80053da:	bf00      	nop
 80053dc:	371c      	adds	r7, #28
 80053de:	46bd      	mov	sp, r7
 80053e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053e4:	4770      	bx	lr
 80053e6:	bf00      	nop
 80053e8:	40012c00 	.word	0x40012c00
 80053ec:	40013400 	.word	0x40013400
 80053f0:	40014000 	.word	0x40014000
 80053f4:	40014400 	.word	0x40014400
 80053f8:	40014800 	.word	0x40014800

080053fc <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 80053fc:	b480      	push	{r7}
 80053fe:	b087      	sub	sp, #28
 8005400:	af00      	add	r7, sp, #0
 8005402:	6078      	str	r0, [r7, #4]
 8005404:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005406:	687b      	ldr	r3, [r7, #4]
 8005408:	6a1b      	ldr	r3, [r3, #32]
 800540a:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 800540c:	687b      	ldr	r3, [r7, #4]
 800540e:	6a1b      	ldr	r3, [r3, #32]
 8005410:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8005414:	687b      	ldr	r3, [r7, #4]
 8005416:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005418:	687b      	ldr	r3, [r7, #4]
 800541a:	685b      	ldr	r3, [r3, #4]
 800541c:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800541e:	687b      	ldr	r3, [r7, #4]
 8005420:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005422:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8005424:	68fb      	ldr	r3, [r7, #12]
 8005426:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800542a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800542e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005430:	683b      	ldr	r3, [r7, #0]
 8005432:	681b      	ldr	r3, [r3, #0]
 8005434:	68fa      	ldr	r2, [r7, #12]
 8005436:	4313      	orrs	r3, r2
 8005438:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 800543a:	693b      	ldr	r3, [r7, #16]
 800543c:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 8005440:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 8005442:	683b      	ldr	r3, [r7, #0]
 8005444:	689b      	ldr	r3, [r3, #8]
 8005446:	041b      	lsls	r3, r3, #16
 8005448:	693a      	ldr	r2, [r7, #16]
 800544a:	4313      	orrs	r3, r2
 800544c:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800544e:	687b      	ldr	r3, [r7, #4]
 8005450:	4a17      	ldr	r2, [pc, #92]	@ (80054b0 <TIM_OC5_SetConfig+0xb4>)
 8005452:	4293      	cmp	r3, r2
 8005454:	d00f      	beq.n	8005476 <TIM_OC5_SetConfig+0x7a>
 8005456:	687b      	ldr	r3, [r7, #4]
 8005458:	4a16      	ldr	r2, [pc, #88]	@ (80054b4 <TIM_OC5_SetConfig+0xb8>)
 800545a:	4293      	cmp	r3, r2
 800545c:	d00b      	beq.n	8005476 <TIM_OC5_SetConfig+0x7a>
 800545e:	687b      	ldr	r3, [r7, #4]
 8005460:	4a15      	ldr	r2, [pc, #84]	@ (80054b8 <TIM_OC5_SetConfig+0xbc>)
 8005462:	4293      	cmp	r3, r2
 8005464:	d007      	beq.n	8005476 <TIM_OC5_SetConfig+0x7a>
 8005466:	687b      	ldr	r3, [r7, #4]
 8005468:	4a14      	ldr	r2, [pc, #80]	@ (80054bc <TIM_OC5_SetConfig+0xc0>)
 800546a:	4293      	cmp	r3, r2
 800546c:	d003      	beq.n	8005476 <TIM_OC5_SetConfig+0x7a>
 800546e:	687b      	ldr	r3, [r7, #4]
 8005470:	4a13      	ldr	r2, [pc, #76]	@ (80054c0 <TIM_OC5_SetConfig+0xc4>)
 8005472:	4293      	cmp	r3, r2
 8005474:	d109      	bne.n	800548a <TIM_OC5_SetConfig+0x8e>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 8005476:	697b      	ldr	r3, [r7, #20]
 8005478:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800547c:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 800547e:	683b      	ldr	r3, [r7, #0]
 8005480:	695b      	ldr	r3, [r3, #20]
 8005482:	021b      	lsls	r3, r3, #8
 8005484:	697a      	ldr	r2, [r7, #20]
 8005486:	4313      	orrs	r3, r2
 8005488:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800548a:	687b      	ldr	r3, [r7, #4]
 800548c:	697a      	ldr	r2, [r7, #20]
 800548e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8005490:	687b      	ldr	r3, [r7, #4]
 8005492:	68fa      	ldr	r2, [r7, #12]
 8005494:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 8005496:	683b      	ldr	r3, [r7, #0]
 8005498:	685a      	ldr	r2, [r3, #4]
 800549a:	687b      	ldr	r3, [r7, #4]
 800549c:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800549e:	687b      	ldr	r3, [r7, #4]
 80054a0:	693a      	ldr	r2, [r7, #16]
 80054a2:	621a      	str	r2, [r3, #32]
}
 80054a4:	bf00      	nop
 80054a6:	371c      	adds	r7, #28
 80054a8:	46bd      	mov	sp, r7
 80054aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054ae:	4770      	bx	lr
 80054b0:	40012c00 	.word	0x40012c00
 80054b4:	40013400 	.word	0x40013400
 80054b8:	40014000 	.word	0x40014000
 80054bc:	40014400 	.word	0x40014400
 80054c0:	40014800 	.word	0x40014800

080054c4 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 80054c4:	b480      	push	{r7}
 80054c6:	b087      	sub	sp, #28
 80054c8:	af00      	add	r7, sp, #0
 80054ca:	6078      	str	r0, [r7, #4]
 80054cc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80054ce:	687b      	ldr	r3, [r7, #4]
 80054d0:	6a1b      	ldr	r3, [r3, #32]
 80054d2:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 80054d4:	687b      	ldr	r3, [r7, #4]
 80054d6:	6a1b      	ldr	r3, [r3, #32]
 80054d8:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 80054dc:	687b      	ldr	r3, [r7, #4]
 80054de:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80054e0:	687b      	ldr	r3, [r7, #4]
 80054e2:	685b      	ldr	r3, [r3, #4]
 80054e4:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 80054e6:	687b      	ldr	r3, [r7, #4]
 80054e8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80054ea:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 80054ec:	68fb      	ldr	r3, [r7, #12]
 80054ee:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80054f2:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80054f6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80054f8:	683b      	ldr	r3, [r7, #0]
 80054fa:	681b      	ldr	r3, [r3, #0]
 80054fc:	021b      	lsls	r3, r3, #8
 80054fe:	68fa      	ldr	r2, [r7, #12]
 8005500:	4313      	orrs	r3, r2
 8005502:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8005504:	693b      	ldr	r3, [r7, #16]
 8005506:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 800550a:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 800550c:	683b      	ldr	r3, [r7, #0]
 800550e:	689b      	ldr	r3, [r3, #8]
 8005510:	051b      	lsls	r3, r3, #20
 8005512:	693a      	ldr	r2, [r7, #16]
 8005514:	4313      	orrs	r3, r2
 8005516:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005518:	687b      	ldr	r3, [r7, #4]
 800551a:	4a18      	ldr	r2, [pc, #96]	@ (800557c <TIM_OC6_SetConfig+0xb8>)
 800551c:	4293      	cmp	r3, r2
 800551e:	d00f      	beq.n	8005540 <TIM_OC6_SetConfig+0x7c>
 8005520:	687b      	ldr	r3, [r7, #4]
 8005522:	4a17      	ldr	r2, [pc, #92]	@ (8005580 <TIM_OC6_SetConfig+0xbc>)
 8005524:	4293      	cmp	r3, r2
 8005526:	d00b      	beq.n	8005540 <TIM_OC6_SetConfig+0x7c>
 8005528:	687b      	ldr	r3, [r7, #4]
 800552a:	4a16      	ldr	r2, [pc, #88]	@ (8005584 <TIM_OC6_SetConfig+0xc0>)
 800552c:	4293      	cmp	r3, r2
 800552e:	d007      	beq.n	8005540 <TIM_OC6_SetConfig+0x7c>
 8005530:	687b      	ldr	r3, [r7, #4]
 8005532:	4a15      	ldr	r2, [pc, #84]	@ (8005588 <TIM_OC6_SetConfig+0xc4>)
 8005534:	4293      	cmp	r3, r2
 8005536:	d003      	beq.n	8005540 <TIM_OC6_SetConfig+0x7c>
 8005538:	687b      	ldr	r3, [r7, #4]
 800553a:	4a14      	ldr	r2, [pc, #80]	@ (800558c <TIM_OC6_SetConfig+0xc8>)
 800553c:	4293      	cmp	r3, r2
 800553e:	d109      	bne.n	8005554 <TIM_OC6_SetConfig+0x90>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8005540:	697b      	ldr	r3, [r7, #20]
 8005542:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8005546:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8005548:	683b      	ldr	r3, [r7, #0]
 800554a:	695b      	ldr	r3, [r3, #20]
 800554c:	029b      	lsls	r3, r3, #10
 800554e:	697a      	ldr	r2, [r7, #20]
 8005550:	4313      	orrs	r3, r2
 8005552:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005554:	687b      	ldr	r3, [r7, #4]
 8005556:	697a      	ldr	r2, [r7, #20]
 8005558:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800555a:	687b      	ldr	r3, [r7, #4]
 800555c:	68fa      	ldr	r2, [r7, #12]
 800555e:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8005560:	683b      	ldr	r3, [r7, #0]
 8005562:	685a      	ldr	r2, [r3, #4]
 8005564:	687b      	ldr	r3, [r7, #4]
 8005566:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005568:	687b      	ldr	r3, [r7, #4]
 800556a:	693a      	ldr	r2, [r7, #16]
 800556c:	621a      	str	r2, [r3, #32]
}
 800556e:	bf00      	nop
 8005570:	371c      	adds	r7, #28
 8005572:	46bd      	mov	sp, r7
 8005574:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005578:	4770      	bx	lr
 800557a:	bf00      	nop
 800557c:	40012c00 	.word	0x40012c00
 8005580:	40013400 	.word	0x40013400
 8005584:	40014000 	.word	0x40014000
 8005588:	40014400 	.word	0x40014400
 800558c:	40014800 	.word	0x40014800

08005590 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005590:	b480      	push	{r7}
 8005592:	b087      	sub	sp, #28
 8005594:	af00      	add	r7, sp, #0
 8005596:	60f8      	str	r0, [r7, #12]
 8005598:	60b9      	str	r1, [r7, #8]
 800559a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800559c:	68fb      	ldr	r3, [r7, #12]
 800559e:	6a1b      	ldr	r3, [r3, #32]
 80055a0:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80055a2:	68fb      	ldr	r3, [r7, #12]
 80055a4:	6a1b      	ldr	r3, [r3, #32]
 80055a6:	f023 0201 	bic.w	r2, r3, #1
 80055aa:	68fb      	ldr	r3, [r7, #12]
 80055ac:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80055ae:	68fb      	ldr	r3, [r7, #12]
 80055b0:	699b      	ldr	r3, [r3, #24]
 80055b2:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80055b4:	693b      	ldr	r3, [r7, #16]
 80055b6:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80055ba:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80055bc:	687b      	ldr	r3, [r7, #4]
 80055be:	011b      	lsls	r3, r3, #4
 80055c0:	693a      	ldr	r2, [r7, #16]
 80055c2:	4313      	orrs	r3, r2
 80055c4:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80055c6:	697b      	ldr	r3, [r7, #20]
 80055c8:	f023 030a 	bic.w	r3, r3, #10
 80055cc:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80055ce:	697a      	ldr	r2, [r7, #20]
 80055d0:	68bb      	ldr	r3, [r7, #8]
 80055d2:	4313      	orrs	r3, r2
 80055d4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80055d6:	68fb      	ldr	r3, [r7, #12]
 80055d8:	693a      	ldr	r2, [r7, #16]
 80055da:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80055dc:	68fb      	ldr	r3, [r7, #12]
 80055de:	697a      	ldr	r2, [r7, #20]
 80055e0:	621a      	str	r2, [r3, #32]
}
 80055e2:	bf00      	nop
 80055e4:	371c      	adds	r7, #28
 80055e6:	46bd      	mov	sp, r7
 80055e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055ec:	4770      	bx	lr

080055ee <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80055ee:	b480      	push	{r7}
 80055f0:	b087      	sub	sp, #28
 80055f2:	af00      	add	r7, sp, #0
 80055f4:	60f8      	str	r0, [r7, #12]
 80055f6:	60b9      	str	r1, [r7, #8]
 80055f8:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 80055fa:	68fb      	ldr	r3, [r7, #12]
 80055fc:	6a1b      	ldr	r3, [r3, #32]
 80055fe:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005600:	68fb      	ldr	r3, [r7, #12]
 8005602:	6a1b      	ldr	r3, [r3, #32]
 8005604:	f023 0210 	bic.w	r2, r3, #16
 8005608:	68fb      	ldr	r3, [r7, #12]
 800560a:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800560c:	68fb      	ldr	r3, [r7, #12]
 800560e:	699b      	ldr	r3, [r3, #24]
 8005610:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8005612:	693b      	ldr	r3, [r7, #16]
 8005614:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8005618:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800561a:	687b      	ldr	r3, [r7, #4]
 800561c:	031b      	lsls	r3, r3, #12
 800561e:	693a      	ldr	r2, [r7, #16]
 8005620:	4313      	orrs	r3, r2
 8005622:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8005624:	697b      	ldr	r3, [r7, #20]
 8005626:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 800562a:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 800562c:	68bb      	ldr	r3, [r7, #8]
 800562e:	011b      	lsls	r3, r3, #4
 8005630:	697a      	ldr	r2, [r7, #20]
 8005632:	4313      	orrs	r3, r2
 8005634:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8005636:	68fb      	ldr	r3, [r7, #12]
 8005638:	693a      	ldr	r2, [r7, #16]
 800563a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800563c:	68fb      	ldr	r3, [r7, #12]
 800563e:	697a      	ldr	r2, [r7, #20]
 8005640:	621a      	str	r2, [r3, #32]
}
 8005642:	bf00      	nop
 8005644:	371c      	adds	r7, #28
 8005646:	46bd      	mov	sp, r7
 8005648:	f85d 7b04 	ldr.w	r7, [sp], #4
 800564c:	4770      	bx	lr

0800564e <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800564e:	b480      	push	{r7}
 8005650:	b085      	sub	sp, #20
 8005652:	af00      	add	r7, sp, #0
 8005654:	6078      	str	r0, [r7, #4]
 8005656:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8005658:	687b      	ldr	r3, [r7, #4]
 800565a:	689b      	ldr	r3, [r3, #8]
 800565c:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800565e:	68fb      	ldr	r3, [r7, #12]
 8005660:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005664:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8005666:	683a      	ldr	r2, [r7, #0]
 8005668:	68fb      	ldr	r3, [r7, #12]
 800566a:	4313      	orrs	r3, r2
 800566c:	f043 0307 	orr.w	r3, r3, #7
 8005670:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005672:	687b      	ldr	r3, [r7, #4]
 8005674:	68fa      	ldr	r2, [r7, #12]
 8005676:	609a      	str	r2, [r3, #8]
}
 8005678:	bf00      	nop
 800567a:	3714      	adds	r7, #20
 800567c:	46bd      	mov	sp, r7
 800567e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005682:	4770      	bx	lr

08005684 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8005684:	b480      	push	{r7}
 8005686:	b087      	sub	sp, #28
 8005688:	af00      	add	r7, sp, #0
 800568a:	60f8      	str	r0, [r7, #12]
 800568c:	60b9      	str	r1, [r7, #8]
 800568e:	607a      	str	r2, [r7, #4]
 8005690:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8005692:	68fb      	ldr	r3, [r7, #12]
 8005694:	689b      	ldr	r3, [r3, #8]
 8005696:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005698:	697b      	ldr	r3, [r7, #20]
 800569a:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800569e:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80056a0:	683b      	ldr	r3, [r7, #0]
 80056a2:	021a      	lsls	r2, r3, #8
 80056a4:	687b      	ldr	r3, [r7, #4]
 80056a6:	431a      	orrs	r2, r3
 80056a8:	68bb      	ldr	r3, [r7, #8]
 80056aa:	4313      	orrs	r3, r2
 80056ac:	697a      	ldr	r2, [r7, #20]
 80056ae:	4313      	orrs	r3, r2
 80056b0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80056b2:	68fb      	ldr	r3, [r7, #12]
 80056b4:	697a      	ldr	r2, [r7, #20]
 80056b6:	609a      	str	r2, [r3, #8]
}
 80056b8:	bf00      	nop
 80056ba:	371c      	adds	r7, #28
 80056bc:	46bd      	mov	sp, r7
 80056be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056c2:	4770      	bx	lr

080056c4 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 80056c4:	b480      	push	{r7}
 80056c6:	b087      	sub	sp, #28
 80056c8:	af00      	add	r7, sp, #0
 80056ca:	60f8      	str	r0, [r7, #12]
 80056cc:	60b9      	str	r1, [r7, #8]
 80056ce:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 80056d0:	68bb      	ldr	r3, [r7, #8]
 80056d2:	f003 031f 	and.w	r3, r3, #31
 80056d6:	2201      	movs	r2, #1
 80056d8:	fa02 f303 	lsl.w	r3, r2, r3
 80056dc:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 80056de:	68fb      	ldr	r3, [r7, #12]
 80056e0:	6a1a      	ldr	r2, [r3, #32]
 80056e2:	697b      	ldr	r3, [r7, #20]
 80056e4:	43db      	mvns	r3, r3
 80056e6:	401a      	ands	r2, r3
 80056e8:	68fb      	ldr	r3, [r7, #12]
 80056ea:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 80056ec:	68fb      	ldr	r3, [r7, #12]
 80056ee:	6a1a      	ldr	r2, [r3, #32]
 80056f0:	68bb      	ldr	r3, [r7, #8]
 80056f2:	f003 031f 	and.w	r3, r3, #31
 80056f6:	6879      	ldr	r1, [r7, #4]
 80056f8:	fa01 f303 	lsl.w	r3, r1, r3
 80056fc:	431a      	orrs	r2, r3
 80056fe:	68fb      	ldr	r3, [r7, #12]
 8005700:	621a      	str	r2, [r3, #32]
}
 8005702:	bf00      	nop
 8005704:	371c      	adds	r7, #28
 8005706:	46bd      	mov	sp, r7
 8005708:	f85d 7b04 	ldr.w	r7, [sp], #4
 800570c:	4770      	bx	lr
	...

08005710 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8005710:	b480      	push	{r7}
 8005712:	b085      	sub	sp, #20
 8005714:	af00      	add	r7, sp, #0
 8005716:	6078      	str	r0, [r7, #4]
 8005718:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800571a:	687b      	ldr	r3, [r7, #4]
 800571c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005720:	2b01      	cmp	r3, #1
 8005722:	d101      	bne.n	8005728 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8005724:	2302      	movs	r3, #2
 8005726:	e068      	b.n	80057fa <HAL_TIMEx_MasterConfigSynchronization+0xea>
 8005728:	687b      	ldr	r3, [r7, #4]
 800572a:	2201      	movs	r2, #1
 800572c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005730:	687b      	ldr	r3, [r7, #4]
 8005732:	2202      	movs	r2, #2
 8005734:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8005738:	687b      	ldr	r3, [r7, #4]
 800573a:	681b      	ldr	r3, [r3, #0]
 800573c:	685b      	ldr	r3, [r3, #4]
 800573e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8005740:	687b      	ldr	r3, [r7, #4]
 8005742:	681b      	ldr	r3, [r3, #0]
 8005744:	689b      	ldr	r3, [r3, #8]
 8005746:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8005748:	687b      	ldr	r3, [r7, #4]
 800574a:	681b      	ldr	r3, [r3, #0]
 800574c:	4a2e      	ldr	r2, [pc, #184]	@ (8005808 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 800574e:	4293      	cmp	r3, r2
 8005750:	d004      	beq.n	800575c <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 8005752:	687b      	ldr	r3, [r7, #4]
 8005754:	681b      	ldr	r3, [r3, #0]
 8005756:	4a2d      	ldr	r2, [pc, #180]	@ (800580c <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 8005758:	4293      	cmp	r3, r2
 800575a:	d108      	bne.n	800576e <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 800575c:	68fb      	ldr	r3, [r7, #12]
 800575e:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 8005762:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8005764:	683b      	ldr	r3, [r7, #0]
 8005766:	685b      	ldr	r3, [r3, #4]
 8005768:	68fa      	ldr	r2, [r7, #12]
 800576a:	4313      	orrs	r3, r2
 800576c:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800576e:	68fb      	ldr	r3, [r7, #12]
 8005770:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005774:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8005776:	683b      	ldr	r3, [r7, #0]
 8005778:	681b      	ldr	r3, [r3, #0]
 800577a:	68fa      	ldr	r2, [r7, #12]
 800577c:	4313      	orrs	r3, r2
 800577e:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8005780:	687b      	ldr	r3, [r7, #4]
 8005782:	681b      	ldr	r3, [r3, #0]
 8005784:	68fa      	ldr	r2, [r7, #12]
 8005786:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005788:	687b      	ldr	r3, [r7, #4]
 800578a:	681b      	ldr	r3, [r3, #0]
 800578c:	4a1e      	ldr	r2, [pc, #120]	@ (8005808 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 800578e:	4293      	cmp	r3, r2
 8005790:	d01d      	beq.n	80057ce <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8005792:	687b      	ldr	r3, [r7, #4]
 8005794:	681b      	ldr	r3, [r3, #0]
 8005796:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800579a:	d018      	beq.n	80057ce <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 800579c:	687b      	ldr	r3, [r7, #4]
 800579e:	681b      	ldr	r3, [r3, #0]
 80057a0:	4a1b      	ldr	r2, [pc, #108]	@ (8005810 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 80057a2:	4293      	cmp	r3, r2
 80057a4:	d013      	beq.n	80057ce <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 80057a6:	687b      	ldr	r3, [r7, #4]
 80057a8:	681b      	ldr	r3, [r3, #0]
 80057aa:	4a1a      	ldr	r2, [pc, #104]	@ (8005814 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 80057ac:	4293      	cmp	r3, r2
 80057ae:	d00e      	beq.n	80057ce <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 80057b0:	687b      	ldr	r3, [r7, #4]
 80057b2:	681b      	ldr	r3, [r3, #0]
 80057b4:	4a18      	ldr	r2, [pc, #96]	@ (8005818 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 80057b6:	4293      	cmp	r3, r2
 80057b8:	d009      	beq.n	80057ce <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 80057ba:	687b      	ldr	r3, [r7, #4]
 80057bc:	681b      	ldr	r3, [r3, #0]
 80057be:	4a13      	ldr	r2, [pc, #76]	@ (800580c <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 80057c0:	4293      	cmp	r3, r2
 80057c2:	d004      	beq.n	80057ce <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 80057c4:	687b      	ldr	r3, [r7, #4]
 80057c6:	681b      	ldr	r3, [r3, #0]
 80057c8:	4a14      	ldr	r2, [pc, #80]	@ (800581c <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 80057ca:	4293      	cmp	r3, r2
 80057cc:	d10c      	bne.n	80057e8 <HAL_TIMEx_MasterConfigSynchronization+0xd8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80057ce:	68bb      	ldr	r3, [r7, #8]
 80057d0:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80057d4:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80057d6:	683b      	ldr	r3, [r7, #0]
 80057d8:	689b      	ldr	r3, [r3, #8]
 80057da:	68ba      	ldr	r2, [r7, #8]
 80057dc:	4313      	orrs	r3, r2
 80057de:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80057e0:	687b      	ldr	r3, [r7, #4]
 80057e2:	681b      	ldr	r3, [r3, #0]
 80057e4:	68ba      	ldr	r2, [r7, #8]
 80057e6:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80057e8:	687b      	ldr	r3, [r7, #4]
 80057ea:	2201      	movs	r2, #1
 80057ec:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80057f0:	687b      	ldr	r3, [r7, #4]
 80057f2:	2200      	movs	r2, #0
 80057f4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 80057f8:	2300      	movs	r3, #0
}
 80057fa:	4618      	mov	r0, r3
 80057fc:	3714      	adds	r7, #20
 80057fe:	46bd      	mov	sp, r7
 8005800:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005804:	4770      	bx	lr
 8005806:	bf00      	nop
 8005808:	40012c00 	.word	0x40012c00
 800580c:	40013400 	.word	0x40013400
 8005810:	40000400 	.word	0x40000400
 8005814:	40000800 	.word	0x40000800
 8005818:	40000c00 	.word	0x40000c00
 800581c:	40014000 	.word	0x40014000

08005820 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8005820:	b480      	push	{r7}
 8005822:	b085      	sub	sp, #20
 8005824:	af00      	add	r7, sp, #0
 8005826:	6078      	str	r0, [r7, #4]
 8005828:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 800582a:	2300      	movs	r3, #0
 800582c:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 800582e:	687b      	ldr	r3, [r7, #4]
 8005830:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005834:	2b01      	cmp	r3, #1
 8005836:	d101      	bne.n	800583c <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8005838:	2302      	movs	r3, #2
 800583a:	e065      	b.n	8005908 <HAL_TIMEx_ConfigBreakDeadTime+0xe8>
 800583c:	687b      	ldr	r3, [r7, #4]
 800583e:	2201      	movs	r2, #1
 8005840:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8005844:	68fb      	ldr	r3, [r7, #12]
 8005846:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 800584a:	683b      	ldr	r3, [r7, #0]
 800584c:	68db      	ldr	r3, [r3, #12]
 800584e:	4313      	orrs	r3, r2
 8005850:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8005852:	68fb      	ldr	r3, [r7, #12]
 8005854:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8005858:	683b      	ldr	r3, [r7, #0]
 800585a:	689b      	ldr	r3, [r3, #8]
 800585c:	4313      	orrs	r3, r2
 800585e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8005860:	68fb      	ldr	r3, [r7, #12]
 8005862:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 8005866:	683b      	ldr	r3, [r7, #0]
 8005868:	685b      	ldr	r3, [r3, #4]
 800586a:	4313      	orrs	r3, r2
 800586c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 800586e:	68fb      	ldr	r3, [r7, #12]
 8005870:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 8005874:	683b      	ldr	r3, [r7, #0]
 8005876:	681b      	ldr	r3, [r3, #0]
 8005878:	4313      	orrs	r3, r2
 800587a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 800587c:	68fb      	ldr	r3, [r7, #12]
 800587e:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8005882:	683b      	ldr	r3, [r7, #0]
 8005884:	691b      	ldr	r3, [r3, #16]
 8005886:	4313      	orrs	r3, r2
 8005888:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 800588a:	68fb      	ldr	r3, [r7, #12]
 800588c:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 8005890:	683b      	ldr	r3, [r7, #0]
 8005892:	695b      	ldr	r3, [r3, #20]
 8005894:	4313      	orrs	r3, r2
 8005896:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8005898:	68fb      	ldr	r3, [r7, #12]
 800589a:	f423 4280 	bic.w	r2, r3, #16384	@ 0x4000
 800589e:	683b      	ldr	r3, [r7, #0]
 80058a0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80058a2:	4313      	orrs	r3, r2
 80058a4:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 80058a6:	68fb      	ldr	r3, [r7, #12]
 80058a8:	f423 2270 	bic.w	r2, r3, #983040	@ 0xf0000
 80058ac:	683b      	ldr	r3, [r7, #0]
 80058ae:	699b      	ldr	r3, [r3, #24]
 80058b0:	041b      	lsls	r3, r3, #16
 80058b2:	4313      	orrs	r3, r2
 80058b4:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 80058b6:	687b      	ldr	r3, [r7, #4]
 80058b8:	681b      	ldr	r3, [r3, #0]
 80058ba:	4a16      	ldr	r2, [pc, #88]	@ (8005914 <HAL_TIMEx_ConfigBreakDeadTime+0xf4>)
 80058bc:	4293      	cmp	r3, r2
 80058be:	d004      	beq.n	80058ca <HAL_TIMEx_ConfigBreakDeadTime+0xaa>
 80058c0:	687b      	ldr	r3, [r7, #4]
 80058c2:	681b      	ldr	r3, [r3, #0]
 80058c4:	4a14      	ldr	r2, [pc, #80]	@ (8005918 <HAL_TIMEx_ConfigBreakDeadTime+0xf8>)
 80058c6:	4293      	cmp	r3, r2
 80058c8:	d115      	bne.n	80058f6 <HAL_TIMEx_ConfigBreakDeadTime+0xd6>
    assert_param(IS_TIM_BREAK2_STATE(sBreakDeadTimeConfig->Break2State));
    assert_param(IS_TIM_BREAK2_POLARITY(sBreakDeadTimeConfig->Break2Polarity));
    assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->Break2Filter));

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 80058ca:	68fb      	ldr	r3, [r7, #12]
 80058cc:	f423 0270 	bic.w	r2, r3, #15728640	@ 0xf00000
 80058d0:	683b      	ldr	r3, [r7, #0]
 80058d2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80058d4:	051b      	lsls	r3, r3, #20
 80058d6:	4313      	orrs	r3, r2
 80058d8:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 80058da:	68fb      	ldr	r3, [r7, #12]
 80058dc:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 80058e0:	683b      	ldr	r3, [r7, #0]
 80058e2:	69db      	ldr	r3, [r3, #28]
 80058e4:	4313      	orrs	r3, r2
 80058e6:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 80058e8:	68fb      	ldr	r3, [r7, #12]
 80058ea:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 80058ee:	683b      	ldr	r3, [r7, #0]
 80058f0:	6a1b      	ldr	r3, [r3, #32]
 80058f2:	4313      	orrs	r3, r2
 80058f4:	60fb      	str	r3, [r7, #12]
  }

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 80058f6:	687b      	ldr	r3, [r7, #4]
 80058f8:	681b      	ldr	r3, [r3, #0]
 80058fa:	68fa      	ldr	r2, [r7, #12]
 80058fc:	645a      	str	r2, [r3, #68]	@ 0x44

  __HAL_UNLOCK(htim);
 80058fe:	687b      	ldr	r3, [r7, #4]
 8005900:	2200      	movs	r2, #0
 8005902:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8005906:	2300      	movs	r3, #0
}
 8005908:	4618      	mov	r0, r3
 800590a:	3714      	adds	r7, #20
 800590c:	46bd      	mov	sp, r7
 800590e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005912:	4770      	bx	lr
 8005914:	40012c00 	.word	0x40012c00
 8005918:	40013400 	.word	0x40013400

0800591c <makeFreeRtosPriority>:

extern void xPortSysTickHandler(void);

/* Convert from CMSIS type osPriority to FreeRTOS priority number */
static unsigned portBASE_TYPE makeFreeRtosPriority (osPriority priority)
{
 800591c:	b480      	push	{r7}
 800591e:	b085      	sub	sp, #20
 8005920:	af00      	add	r7, sp, #0
 8005922:	4603      	mov	r3, r0
 8005924:	80fb      	strh	r3, [r7, #6]
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 8005926:	2300      	movs	r3, #0
 8005928:	60fb      	str	r3, [r7, #12]
  
  if (priority != osPriorityError) {
 800592a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800592e:	2b84      	cmp	r3, #132	@ 0x84
 8005930:	d005      	beq.n	800593e <makeFreeRtosPriority+0x22>
    fpriority += (priority - osPriorityIdle);
 8005932:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8005936:	68fb      	ldr	r3, [r7, #12]
 8005938:	4413      	add	r3, r2
 800593a:	3303      	adds	r3, #3
 800593c:	60fb      	str	r3, [r7, #12]
  }
  
  return fpriority;
 800593e:	68fb      	ldr	r3, [r7, #12]
}
 8005940:	4618      	mov	r0, r3
 8005942:	3714      	adds	r7, #20
 8005944:	46bd      	mov	sp, r7
 8005946:	f85d 7b04 	ldr.w	r7, [sp], #4
 800594a:	4770      	bx	lr

0800594c <osKernelStart>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osKernelStart (void)
{
 800594c:	b580      	push	{r7, lr}
 800594e:	af00      	add	r7, sp, #0
  vTaskStartScheduler();
 8005950:	f000 fade 	bl	8005f10 <vTaskStartScheduler>
  
  return osOK;
 8005954:	2300      	movs	r3, #0
}
 8005956:	4618      	mov	r0, r3
 8005958:	bd80      	pop	{r7, pc}

0800595a <osThreadCreate>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval thread ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osThreadCreate shall be consistent in every CMSIS-RTOS.
*/
osThreadId osThreadCreate (const osThreadDef_t *thread_def, void *argument)
{
 800595a:	b5f0      	push	{r4, r5, r6, r7, lr}
 800595c:	b089      	sub	sp, #36	@ 0x24
 800595e:	af04      	add	r7, sp, #16
 8005960:	6078      	str	r0, [r7, #4]
 8005962:	6039      	str	r1, [r7, #0]
  TaskHandle_t handle;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) &&  ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
  if((thread_def->buffer != NULL) && (thread_def->controlblock != NULL)) {
 8005964:	687b      	ldr	r3, [r7, #4]
 8005966:	695b      	ldr	r3, [r3, #20]
 8005968:	2b00      	cmp	r3, #0
 800596a:	d020      	beq.n	80059ae <osThreadCreate+0x54>
 800596c:	687b      	ldr	r3, [r7, #4]
 800596e:	699b      	ldr	r3, [r3, #24]
 8005970:	2b00      	cmp	r3, #0
 8005972:	d01c      	beq.n	80059ae <osThreadCreate+0x54>
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8005974:	687b      	ldr	r3, [r7, #4]
 8005976:	685c      	ldr	r4, [r3, #4]
 8005978:	687b      	ldr	r3, [r7, #4]
 800597a:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 800597c:	687b      	ldr	r3, [r7, #4]
 800597e:	691e      	ldr	r6, [r3, #16]
 8005980:	687b      	ldr	r3, [r7, #4]
 8005982:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8005986:	4618      	mov	r0, r3
 8005988:	f7ff ffc8 	bl	800591c <makeFreeRtosPriority>
 800598c:	4601      	mov	r1, r0
              thread_def->buffer, thread_def->controlblock);
 800598e:	687b      	ldr	r3, [r7, #4]
 8005990:	695b      	ldr	r3, [r3, #20]
 8005992:	687a      	ldr	r2, [r7, #4]
 8005994:	6992      	ldr	r2, [r2, #24]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8005996:	9202      	str	r2, [sp, #8]
 8005998:	9301      	str	r3, [sp, #4]
 800599a:	9100      	str	r1, [sp, #0]
 800599c:	683b      	ldr	r3, [r7, #0]
 800599e:	4632      	mov	r2, r6
 80059a0:	4629      	mov	r1, r5
 80059a2:	4620      	mov	r0, r4
 80059a4:	f000 f8ed 	bl	8005b82 <xTaskCreateStatic>
 80059a8:	4603      	mov	r3, r0
 80059aa:	60fb      	str	r3, [r7, #12]
 80059ac:	e01c      	b.n	80059e8 <osThreadCreate+0x8e>
  }
  else {
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 80059ae:	687b      	ldr	r3, [r7, #4]
 80059b0:	685c      	ldr	r4, [r3, #4]
 80059b2:	687b      	ldr	r3, [r7, #4]
 80059b4:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 80059b6:	687b      	ldr	r3, [r7, #4]
 80059b8:	691b      	ldr	r3, [r3, #16]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 80059ba:	b29e      	uxth	r6, r3
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 80059bc:	687b      	ldr	r3, [r7, #4]
 80059be:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 80059c2:	4618      	mov	r0, r3
 80059c4:	f7ff ffaa 	bl	800591c <makeFreeRtosPriority>
 80059c8:	4602      	mov	r2, r0
 80059ca:	f107 030c 	add.w	r3, r7, #12
 80059ce:	9301      	str	r3, [sp, #4]
 80059d0:	9200      	str	r2, [sp, #0]
 80059d2:	683b      	ldr	r3, [r7, #0]
 80059d4:	4632      	mov	r2, r6
 80059d6:	4629      	mov	r1, r5
 80059d8:	4620      	mov	r0, r4
 80059da:	f000 f932 	bl	8005c42 <xTaskCreate>
 80059de:	4603      	mov	r3, r0
 80059e0:	2b01      	cmp	r3, #1
 80059e2:	d001      	beq.n	80059e8 <osThreadCreate+0x8e>
              &handle) != pdPASS)  {
      return NULL;
 80059e4:	2300      	movs	r3, #0
 80059e6:	e000      	b.n	80059ea <osThreadCreate+0x90>
                   &handle) != pdPASS)  {
    return NULL;
  }     
#endif
  
  return handle;
 80059e8:	68fb      	ldr	r3, [r7, #12]
}
 80059ea:	4618      	mov	r0, r3
 80059ec:	3714      	adds	r7, #20
 80059ee:	46bd      	mov	sp, r7
 80059f0:	bdf0      	pop	{r4, r5, r6, r7, pc}

080059f2 <osDelay>:
* @brief   Wait for Timeout (Time Delay)
* @param   millisec      time delay value
* @retval  status code that indicates the execution status of the function.
*/
osStatus osDelay (uint32_t millisec)
{
 80059f2:	b580      	push	{r7, lr}
 80059f4:	b084      	sub	sp, #16
 80059f6:	af00      	add	r7, sp, #0
 80059f8:	6078      	str	r0, [r7, #4]
#if INCLUDE_vTaskDelay
  TickType_t ticks = millisec / portTICK_PERIOD_MS;
 80059fa:	687b      	ldr	r3, [r7, #4]
 80059fc:	60fb      	str	r3, [r7, #12]
  
  vTaskDelay(ticks ? ticks : 1);          /* Minimum delay = 1 tick */
 80059fe:	68fb      	ldr	r3, [r7, #12]
 8005a00:	2b00      	cmp	r3, #0
 8005a02:	d001      	beq.n	8005a08 <osDelay+0x16>
 8005a04:	68fb      	ldr	r3, [r7, #12]
 8005a06:	e000      	b.n	8005a0a <osDelay+0x18>
 8005a08:	2301      	movs	r3, #1
 8005a0a:	4618      	mov	r0, r3
 8005a0c:	f000 fa4a 	bl	8005ea4 <vTaskDelay>
  
  return osOK;
 8005a10:	2300      	movs	r3, #0
#else
  (void) millisec;
  
  return osErrorResource;
#endif
}
 8005a12:	4618      	mov	r0, r3
 8005a14:	3710      	adds	r7, #16
 8005a16:	46bd      	mov	sp, r7
 8005a18:	bd80      	pop	{r7, pc}

08005a1a <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8005a1a:	b480      	push	{r7}
 8005a1c:	b083      	sub	sp, #12
 8005a1e:	af00      	add	r7, sp, #0
 8005a20:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8005a22:	687b      	ldr	r3, [r7, #4]
 8005a24:	f103 0208 	add.w	r2, r3, #8
 8005a28:	687b      	ldr	r3, [r7, #4]
 8005a2a:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8005a2c:	687b      	ldr	r3, [r7, #4]
 8005a2e:	f04f 32ff 	mov.w	r2, #4294967295
 8005a32:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8005a34:	687b      	ldr	r3, [r7, #4]
 8005a36:	f103 0208 	add.w	r2, r3, #8
 8005a3a:	687b      	ldr	r3, [r7, #4]
 8005a3c:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8005a3e:	687b      	ldr	r3, [r7, #4]
 8005a40:	f103 0208 	add.w	r2, r3, #8
 8005a44:	687b      	ldr	r3, [r7, #4]
 8005a46:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8005a48:	687b      	ldr	r3, [r7, #4]
 8005a4a:	2200      	movs	r2, #0
 8005a4c:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8005a4e:	bf00      	nop
 8005a50:	370c      	adds	r7, #12
 8005a52:	46bd      	mov	sp, r7
 8005a54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a58:	4770      	bx	lr

08005a5a <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8005a5a:	b480      	push	{r7}
 8005a5c:	b083      	sub	sp, #12
 8005a5e:	af00      	add	r7, sp, #0
 8005a60:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8005a62:	687b      	ldr	r3, [r7, #4]
 8005a64:	2200      	movs	r2, #0
 8005a66:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8005a68:	bf00      	nop
 8005a6a:	370c      	adds	r7, #12
 8005a6c:	46bd      	mov	sp, r7
 8005a6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a72:	4770      	bx	lr

08005a74 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8005a74:	b480      	push	{r7}
 8005a76:	b085      	sub	sp, #20
 8005a78:	af00      	add	r7, sp, #0
 8005a7a:	6078      	str	r0, [r7, #4]
 8005a7c:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8005a7e:	687b      	ldr	r3, [r7, #4]
 8005a80:	685b      	ldr	r3, [r3, #4]
 8005a82:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8005a84:	683b      	ldr	r3, [r7, #0]
 8005a86:	68fa      	ldr	r2, [r7, #12]
 8005a88:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8005a8a:	68fb      	ldr	r3, [r7, #12]
 8005a8c:	689a      	ldr	r2, [r3, #8]
 8005a8e:	683b      	ldr	r3, [r7, #0]
 8005a90:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8005a92:	68fb      	ldr	r3, [r7, #12]
 8005a94:	689b      	ldr	r3, [r3, #8]
 8005a96:	683a      	ldr	r2, [r7, #0]
 8005a98:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8005a9a:	68fb      	ldr	r3, [r7, #12]
 8005a9c:	683a      	ldr	r2, [r7, #0]
 8005a9e:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8005aa0:	683b      	ldr	r3, [r7, #0]
 8005aa2:	687a      	ldr	r2, [r7, #4]
 8005aa4:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8005aa6:	687b      	ldr	r3, [r7, #4]
 8005aa8:	681b      	ldr	r3, [r3, #0]
 8005aaa:	1c5a      	adds	r2, r3, #1
 8005aac:	687b      	ldr	r3, [r7, #4]
 8005aae:	601a      	str	r2, [r3, #0]
}
 8005ab0:	bf00      	nop
 8005ab2:	3714      	adds	r7, #20
 8005ab4:	46bd      	mov	sp, r7
 8005ab6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005aba:	4770      	bx	lr

08005abc <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8005abc:	b480      	push	{r7}
 8005abe:	b085      	sub	sp, #20
 8005ac0:	af00      	add	r7, sp, #0
 8005ac2:	6078      	str	r0, [r7, #4]
 8005ac4:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8005ac6:	683b      	ldr	r3, [r7, #0]
 8005ac8:	681b      	ldr	r3, [r3, #0]
 8005aca:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8005acc:	68bb      	ldr	r3, [r7, #8]
 8005ace:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005ad2:	d103      	bne.n	8005adc <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8005ad4:	687b      	ldr	r3, [r7, #4]
 8005ad6:	691b      	ldr	r3, [r3, #16]
 8005ad8:	60fb      	str	r3, [r7, #12]
 8005ada:	e00c      	b.n	8005af6 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8005adc:	687b      	ldr	r3, [r7, #4]
 8005ade:	3308      	adds	r3, #8
 8005ae0:	60fb      	str	r3, [r7, #12]
 8005ae2:	e002      	b.n	8005aea <vListInsert+0x2e>
 8005ae4:	68fb      	ldr	r3, [r7, #12]
 8005ae6:	685b      	ldr	r3, [r3, #4]
 8005ae8:	60fb      	str	r3, [r7, #12]
 8005aea:	68fb      	ldr	r3, [r7, #12]
 8005aec:	685b      	ldr	r3, [r3, #4]
 8005aee:	681b      	ldr	r3, [r3, #0]
 8005af0:	68ba      	ldr	r2, [r7, #8]
 8005af2:	429a      	cmp	r2, r3
 8005af4:	d2f6      	bcs.n	8005ae4 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8005af6:	68fb      	ldr	r3, [r7, #12]
 8005af8:	685a      	ldr	r2, [r3, #4]
 8005afa:	683b      	ldr	r3, [r7, #0]
 8005afc:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8005afe:	683b      	ldr	r3, [r7, #0]
 8005b00:	685b      	ldr	r3, [r3, #4]
 8005b02:	683a      	ldr	r2, [r7, #0]
 8005b04:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8005b06:	683b      	ldr	r3, [r7, #0]
 8005b08:	68fa      	ldr	r2, [r7, #12]
 8005b0a:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8005b0c:	68fb      	ldr	r3, [r7, #12]
 8005b0e:	683a      	ldr	r2, [r7, #0]
 8005b10:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8005b12:	683b      	ldr	r3, [r7, #0]
 8005b14:	687a      	ldr	r2, [r7, #4]
 8005b16:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8005b18:	687b      	ldr	r3, [r7, #4]
 8005b1a:	681b      	ldr	r3, [r3, #0]
 8005b1c:	1c5a      	adds	r2, r3, #1
 8005b1e:	687b      	ldr	r3, [r7, #4]
 8005b20:	601a      	str	r2, [r3, #0]
}
 8005b22:	bf00      	nop
 8005b24:	3714      	adds	r7, #20
 8005b26:	46bd      	mov	sp, r7
 8005b28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b2c:	4770      	bx	lr

08005b2e <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8005b2e:	b480      	push	{r7}
 8005b30:	b085      	sub	sp, #20
 8005b32:	af00      	add	r7, sp, #0
 8005b34:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8005b36:	687b      	ldr	r3, [r7, #4]
 8005b38:	691b      	ldr	r3, [r3, #16]
 8005b3a:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8005b3c:	687b      	ldr	r3, [r7, #4]
 8005b3e:	685b      	ldr	r3, [r3, #4]
 8005b40:	687a      	ldr	r2, [r7, #4]
 8005b42:	6892      	ldr	r2, [r2, #8]
 8005b44:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8005b46:	687b      	ldr	r3, [r7, #4]
 8005b48:	689b      	ldr	r3, [r3, #8]
 8005b4a:	687a      	ldr	r2, [r7, #4]
 8005b4c:	6852      	ldr	r2, [r2, #4]
 8005b4e:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8005b50:	68fb      	ldr	r3, [r7, #12]
 8005b52:	685b      	ldr	r3, [r3, #4]
 8005b54:	687a      	ldr	r2, [r7, #4]
 8005b56:	429a      	cmp	r2, r3
 8005b58:	d103      	bne.n	8005b62 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8005b5a:	687b      	ldr	r3, [r7, #4]
 8005b5c:	689a      	ldr	r2, [r3, #8]
 8005b5e:	68fb      	ldr	r3, [r7, #12]
 8005b60:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8005b62:	687b      	ldr	r3, [r7, #4]
 8005b64:	2200      	movs	r2, #0
 8005b66:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8005b68:	68fb      	ldr	r3, [r7, #12]
 8005b6a:	681b      	ldr	r3, [r3, #0]
 8005b6c:	1e5a      	subs	r2, r3, #1
 8005b6e:	68fb      	ldr	r3, [r7, #12]
 8005b70:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8005b72:	68fb      	ldr	r3, [r7, #12]
 8005b74:	681b      	ldr	r3, [r3, #0]
}
 8005b76:	4618      	mov	r0, r3
 8005b78:	3714      	adds	r7, #20
 8005b7a:	46bd      	mov	sp, r7
 8005b7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b80:	4770      	bx	lr

08005b82 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8005b82:	b580      	push	{r7, lr}
 8005b84:	b08e      	sub	sp, #56	@ 0x38
 8005b86:	af04      	add	r7, sp, #16
 8005b88:	60f8      	str	r0, [r7, #12]
 8005b8a:	60b9      	str	r1, [r7, #8]
 8005b8c:	607a      	str	r2, [r7, #4]
 8005b8e:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8005b90:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005b92:	2b00      	cmp	r3, #0
 8005b94:	d10b      	bne.n	8005bae <xTaskCreateStatic+0x2c>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8005b96:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005b9a:	f383 8811 	msr	BASEPRI, r3
 8005b9e:	f3bf 8f6f 	isb	sy
 8005ba2:	f3bf 8f4f 	dsb	sy
 8005ba6:	623b      	str	r3, [r7, #32]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8005ba8:	bf00      	nop
 8005baa:	bf00      	nop
 8005bac:	e7fd      	b.n	8005baa <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 8005bae:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005bb0:	2b00      	cmp	r3, #0
 8005bb2:	d10b      	bne.n	8005bcc <xTaskCreateStatic+0x4a>
	__asm volatile
 8005bb4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005bb8:	f383 8811 	msr	BASEPRI, r3
 8005bbc:	f3bf 8f6f 	isb	sy
 8005bc0:	f3bf 8f4f 	dsb	sy
 8005bc4:	61fb      	str	r3, [r7, #28]
}
 8005bc6:	bf00      	nop
 8005bc8:	bf00      	nop
 8005bca:	e7fd      	b.n	8005bc8 <xTaskCreateStatic+0x46>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8005bcc:	234c      	movs	r3, #76	@ 0x4c
 8005bce:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8005bd0:	693b      	ldr	r3, [r7, #16]
 8005bd2:	2b4c      	cmp	r3, #76	@ 0x4c
 8005bd4:	d00b      	beq.n	8005bee <xTaskCreateStatic+0x6c>
	__asm volatile
 8005bd6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005bda:	f383 8811 	msr	BASEPRI, r3
 8005bde:	f3bf 8f6f 	isb	sy
 8005be2:	f3bf 8f4f 	dsb	sy
 8005be6:	61bb      	str	r3, [r7, #24]
}
 8005be8:	bf00      	nop
 8005bea:	bf00      	nop
 8005bec:	e7fd      	b.n	8005bea <xTaskCreateStatic+0x68>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 8005bee:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8005bf0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005bf2:	2b00      	cmp	r3, #0
 8005bf4:	d01e      	beq.n	8005c34 <xTaskCreateStatic+0xb2>
 8005bf6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005bf8:	2b00      	cmp	r3, #0
 8005bfa:	d01b      	beq.n	8005c34 <xTaskCreateStatic+0xb2>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8005bfc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005bfe:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8005c00:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005c02:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8005c04:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8005c06:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005c08:	2202      	movs	r2, #2
 8005c0a:	f883 2049 	strb.w	r2, [r3, #73]	@ 0x49
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8005c0e:	2300      	movs	r3, #0
 8005c10:	9303      	str	r3, [sp, #12]
 8005c12:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005c14:	9302      	str	r3, [sp, #8]
 8005c16:	f107 0314 	add.w	r3, r7, #20
 8005c1a:	9301      	str	r3, [sp, #4]
 8005c1c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005c1e:	9300      	str	r3, [sp, #0]
 8005c20:	683b      	ldr	r3, [r7, #0]
 8005c22:	687a      	ldr	r2, [r7, #4]
 8005c24:	68b9      	ldr	r1, [r7, #8]
 8005c26:	68f8      	ldr	r0, [r7, #12]
 8005c28:	f000 f850 	bl	8005ccc <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8005c2c:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8005c2e:	f000 f8cf 	bl	8005dd0 <prvAddNewTaskToReadyList>
 8005c32:	e001      	b.n	8005c38 <xTaskCreateStatic+0xb6>
		}
		else
		{
			xReturn = NULL;
 8005c34:	2300      	movs	r3, #0
 8005c36:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8005c38:	697b      	ldr	r3, [r7, #20]
	}
 8005c3a:	4618      	mov	r0, r3
 8005c3c:	3728      	adds	r7, #40	@ 0x28
 8005c3e:	46bd      	mov	sp, r7
 8005c40:	bd80      	pop	{r7, pc}

08005c42 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8005c42:	b580      	push	{r7, lr}
 8005c44:	b08c      	sub	sp, #48	@ 0x30
 8005c46:	af04      	add	r7, sp, #16
 8005c48:	60f8      	str	r0, [r7, #12]
 8005c4a:	60b9      	str	r1, [r7, #8]
 8005c4c:	603b      	str	r3, [r7, #0]
 8005c4e:	4613      	mov	r3, r2
 8005c50:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8005c52:	88fb      	ldrh	r3, [r7, #6]
 8005c54:	009b      	lsls	r3, r3, #2
 8005c56:	4618      	mov	r0, r3
 8005c58:	f000 fee6 	bl	8006a28 <pvPortMalloc>
 8005c5c:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8005c5e:	697b      	ldr	r3, [r7, #20]
 8005c60:	2b00      	cmp	r3, #0
 8005c62:	d00e      	beq.n	8005c82 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8005c64:	204c      	movs	r0, #76	@ 0x4c
 8005c66:	f000 fedf 	bl	8006a28 <pvPortMalloc>
 8005c6a:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8005c6c:	69fb      	ldr	r3, [r7, #28]
 8005c6e:	2b00      	cmp	r3, #0
 8005c70:	d003      	beq.n	8005c7a <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8005c72:	69fb      	ldr	r3, [r7, #28]
 8005c74:	697a      	ldr	r2, [r7, #20]
 8005c76:	631a      	str	r2, [r3, #48]	@ 0x30
 8005c78:	e005      	b.n	8005c86 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8005c7a:	6978      	ldr	r0, [r7, #20]
 8005c7c:	f000 ffa2 	bl	8006bc4 <vPortFree>
 8005c80:	e001      	b.n	8005c86 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8005c82:	2300      	movs	r3, #0
 8005c84:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8005c86:	69fb      	ldr	r3, [r7, #28]
 8005c88:	2b00      	cmp	r3, #0
 8005c8a:	d017      	beq.n	8005cbc <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8005c8c:	69fb      	ldr	r3, [r7, #28]
 8005c8e:	2200      	movs	r2, #0
 8005c90:	f883 2049 	strb.w	r2, [r3, #73]	@ 0x49
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8005c94:	88fa      	ldrh	r2, [r7, #6]
 8005c96:	2300      	movs	r3, #0
 8005c98:	9303      	str	r3, [sp, #12]
 8005c9a:	69fb      	ldr	r3, [r7, #28]
 8005c9c:	9302      	str	r3, [sp, #8]
 8005c9e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005ca0:	9301      	str	r3, [sp, #4]
 8005ca2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005ca4:	9300      	str	r3, [sp, #0]
 8005ca6:	683b      	ldr	r3, [r7, #0]
 8005ca8:	68b9      	ldr	r1, [r7, #8]
 8005caa:	68f8      	ldr	r0, [r7, #12]
 8005cac:	f000 f80e 	bl	8005ccc <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8005cb0:	69f8      	ldr	r0, [r7, #28]
 8005cb2:	f000 f88d 	bl	8005dd0 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8005cb6:	2301      	movs	r3, #1
 8005cb8:	61bb      	str	r3, [r7, #24]
 8005cba:	e002      	b.n	8005cc2 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8005cbc:	f04f 33ff 	mov.w	r3, #4294967295
 8005cc0:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8005cc2:	69bb      	ldr	r3, [r7, #24]
	}
 8005cc4:	4618      	mov	r0, r3
 8005cc6:	3720      	adds	r7, #32
 8005cc8:	46bd      	mov	sp, r7
 8005cca:	bd80      	pop	{r7, pc}

08005ccc <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8005ccc:	b580      	push	{r7, lr}
 8005cce:	b088      	sub	sp, #32
 8005cd0:	af00      	add	r7, sp, #0
 8005cd2:	60f8      	str	r0, [r7, #12]
 8005cd4:	60b9      	str	r1, [r7, #8]
 8005cd6:	607a      	str	r2, [r7, #4]
 8005cd8:	603b      	str	r3, [r7, #0]
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8005cda:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005cdc:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8005cde:	687b      	ldr	r3, [r7, #4]
 8005ce0:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8005ce4:	3b01      	subs	r3, #1
 8005ce6:	009b      	lsls	r3, r3, #2
 8005ce8:	4413      	add	r3, r2
 8005cea:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8005cec:	69bb      	ldr	r3, [r7, #24]
 8005cee:	f023 0307 	bic.w	r3, r3, #7
 8005cf2:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8005cf4:	69bb      	ldr	r3, [r7, #24]
 8005cf6:	f003 0307 	and.w	r3, r3, #7
 8005cfa:	2b00      	cmp	r3, #0
 8005cfc:	d00b      	beq.n	8005d16 <prvInitialiseNewTask+0x4a>
	__asm volatile
 8005cfe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005d02:	f383 8811 	msr	BASEPRI, r3
 8005d06:	f3bf 8f6f 	isb	sy
 8005d0a:	f3bf 8f4f 	dsb	sy
 8005d0e:	617b      	str	r3, [r7, #20]
}
 8005d10:	bf00      	nop
 8005d12:	bf00      	nop
 8005d14:	e7fd      	b.n	8005d12 <prvInitialiseNewTask+0x46>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8005d16:	68bb      	ldr	r3, [r7, #8]
 8005d18:	2b00      	cmp	r3, #0
 8005d1a:	d01f      	beq.n	8005d5c <prvInitialiseNewTask+0x90>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8005d1c:	2300      	movs	r3, #0
 8005d1e:	61fb      	str	r3, [r7, #28]
 8005d20:	e012      	b.n	8005d48 <prvInitialiseNewTask+0x7c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8005d22:	68ba      	ldr	r2, [r7, #8]
 8005d24:	69fb      	ldr	r3, [r7, #28]
 8005d26:	4413      	add	r3, r2
 8005d28:	7819      	ldrb	r1, [r3, #0]
 8005d2a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005d2c:	69fb      	ldr	r3, [r7, #28]
 8005d2e:	4413      	add	r3, r2
 8005d30:	3334      	adds	r3, #52	@ 0x34
 8005d32:	460a      	mov	r2, r1
 8005d34:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8005d36:	68ba      	ldr	r2, [r7, #8]
 8005d38:	69fb      	ldr	r3, [r7, #28]
 8005d3a:	4413      	add	r3, r2
 8005d3c:	781b      	ldrb	r3, [r3, #0]
 8005d3e:	2b00      	cmp	r3, #0
 8005d40:	d006      	beq.n	8005d50 <prvInitialiseNewTask+0x84>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8005d42:	69fb      	ldr	r3, [r7, #28]
 8005d44:	3301      	adds	r3, #1
 8005d46:	61fb      	str	r3, [r7, #28]
 8005d48:	69fb      	ldr	r3, [r7, #28]
 8005d4a:	2b0f      	cmp	r3, #15
 8005d4c:	d9e9      	bls.n	8005d22 <prvInitialiseNewTask+0x56>
 8005d4e:	e000      	b.n	8005d52 <prvInitialiseNewTask+0x86>
			{
				break;
 8005d50:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8005d52:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005d54:	2200      	movs	r2, #0
 8005d56:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8005d5a:	e003      	b.n	8005d64 <prvInitialiseNewTask+0x98>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8005d5c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005d5e:	2200      	movs	r2, #0
 8005d60:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8005d64:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005d66:	2b06      	cmp	r3, #6
 8005d68:	d901      	bls.n	8005d6e <prvInitialiseNewTask+0xa2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8005d6a:	2306      	movs	r3, #6
 8005d6c:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8005d6e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005d70:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8005d72:	62da      	str	r2, [r3, #44]	@ 0x2c
		pxNewTCB->uxBasePriority = uxPriority;
		pxNewTCB->uxMutexesHeld = 0;
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8005d74:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005d76:	3304      	adds	r3, #4
 8005d78:	4618      	mov	r0, r3
 8005d7a:	f7ff fe6e 	bl	8005a5a <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8005d7e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005d80:	3318      	adds	r3, #24
 8005d82:	4618      	mov	r0, r3
 8005d84:	f7ff fe69 	bl	8005a5a <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8005d88:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005d8a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005d8c:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8005d8e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005d90:	f1c3 0207 	rsb	r2, r3, #7
 8005d94:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005d96:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8005d98:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005d9a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005d9c:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8005d9e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005da0:	2200      	movs	r2, #0
 8005da2:	645a      	str	r2, [r3, #68]	@ 0x44
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8005da4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005da6:	2200      	movs	r2, #0
 8005da8:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8005dac:	683a      	ldr	r2, [r7, #0]
 8005dae:	68f9      	ldr	r1, [r7, #12]
 8005db0:	69b8      	ldr	r0, [r7, #24]
 8005db2:	f000 fc2b 	bl	800660c <pxPortInitialiseStack>
 8005db6:	4602      	mov	r2, r0
 8005db8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005dba:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8005dbc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005dbe:	2b00      	cmp	r3, #0
 8005dc0:	d002      	beq.n	8005dc8 <prvInitialiseNewTask+0xfc>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8005dc2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005dc4:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005dc6:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8005dc8:	bf00      	nop
 8005dca:	3720      	adds	r7, #32
 8005dcc:	46bd      	mov	sp, r7
 8005dce:	bd80      	pop	{r7, pc}

08005dd0 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8005dd0:	b580      	push	{r7, lr}
 8005dd2:	b082      	sub	sp, #8
 8005dd4:	af00      	add	r7, sp, #0
 8005dd6:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8005dd8:	f000 fd46 	bl	8006868 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8005ddc:	4b2a      	ldr	r3, [pc, #168]	@ (8005e88 <prvAddNewTaskToReadyList+0xb8>)
 8005dde:	681b      	ldr	r3, [r3, #0]
 8005de0:	3301      	adds	r3, #1
 8005de2:	4a29      	ldr	r2, [pc, #164]	@ (8005e88 <prvAddNewTaskToReadyList+0xb8>)
 8005de4:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8005de6:	4b29      	ldr	r3, [pc, #164]	@ (8005e8c <prvAddNewTaskToReadyList+0xbc>)
 8005de8:	681b      	ldr	r3, [r3, #0]
 8005dea:	2b00      	cmp	r3, #0
 8005dec:	d109      	bne.n	8005e02 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8005dee:	4a27      	ldr	r2, [pc, #156]	@ (8005e8c <prvAddNewTaskToReadyList+0xbc>)
 8005df0:	687b      	ldr	r3, [r7, #4]
 8005df2:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8005df4:	4b24      	ldr	r3, [pc, #144]	@ (8005e88 <prvAddNewTaskToReadyList+0xb8>)
 8005df6:	681b      	ldr	r3, [r3, #0]
 8005df8:	2b01      	cmp	r3, #1
 8005dfa:	d110      	bne.n	8005e1e <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8005dfc:	f000 fac4 	bl	8006388 <prvInitialiseTaskLists>
 8005e00:	e00d      	b.n	8005e1e <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8005e02:	4b23      	ldr	r3, [pc, #140]	@ (8005e90 <prvAddNewTaskToReadyList+0xc0>)
 8005e04:	681b      	ldr	r3, [r3, #0]
 8005e06:	2b00      	cmp	r3, #0
 8005e08:	d109      	bne.n	8005e1e <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8005e0a:	4b20      	ldr	r3, [pc, #128]	@ (8005e8c <prvAddNewTaskToReadyList+0xbc>)
 8005e0c:	681b      	ldr	r3, [r3, #0]
 8005e0e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005e10:	687b      	ldr	r3, [r7, #4]
 8005e12:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005e14:	429a      	cmp	r2, r3
 8005e16:	d802      	bhi.n	8005e1e <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8005e18:	4a1c      	ldr	r2, [pc, #112]	@ (8005e8c <prvAddNewTaskToReadyList+0xbc>)
 8005e1a:	687b      	ldr	r3, [r7, #4]
 8005e1c:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8005e1e:	4b1d      	ldr	r3, [pc, #116]	@ (8005e94 <prvAddNewTaskToReadyList+0xc4>)
 8005e20:	681b      	ldr	r3, [r3, #0]
 8005e22:	3301      	adds	r3, #1
 8005e24:	4a1b      	ldr	r2, [pc, #108]	@ (8005e94 <prvAddNewTaskToReadyList+0xc4>)
 8005e26:	6013      	str	r3, [r2, #0]
			pxNewTCB->uxTCBNumber = uxTaskNumber;
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8005e28:	687b      	ldr	r3, [r7, #4]
 8005e2a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005e2c:	2201      	movs	r2, #1
 8005e2e:	409a      	lsls	r2, r3
 8005e30:	4b19      	ldr	r3, [pc, #100]	@ (8005e98 <prvAddNewTaskToReadyList+0xc8>)
 8005e32:	681b      	ldr	r3, [r3, #0]
 8005e34:	4313      	orrs	r3, r2
 8005e36:	4a18      	ldr	r2, [pc, #96]	@ (8005e98 <prvAddNewTaskToReadyList+0xc8>)
 8005e38:	6013      	str	r3, [r2, #0]
 8005e3a:	687b      	ldr	r3, [r7, #4]
 8005e3c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005e3e:	4613      	mov	r3, r2
 8005e40:	009b      	lsls	r3, r3, #2
 8005e42:	4413      	add	r3, r2
 8005e44:	009b      	lsls	r3, r3, #2
 8005e46:	4a15      	ldr	r2, [pc, #84]	@ (8005e9c <prvAddNewTaskToReadyList+0xcc>)
 8005e48:	441a      	add	r2, r3
 8005e4a:	687b      	ldr	r3, [r7, #4]
 8005e4c:	3304      	adds	r3, #4
 8005e4e:	4619      	mov	r1, r3
 8005e50:	4610      	mov	r0, r2
 8005e52:	f7ff fe0f 	bl	8005a74 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8005e56:	f000 fd39 	bl	80068cc <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8005e5a:	4b0d      	ldr	r3, [pc, #52]	@ (8005e90 <prvAddNewTaskToReadyList+0xc0>)
 8005e5c:	681b      	ldr	r3, [r3, #0]
 8005e5e:	2b00      	cmp	r3, #0
 8005e60:	d00e      	beq.n	8005e80 <prvAddNewTaskToReadyList+0xb0>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8005e62:	4b0a      	ldr	r3, [pc, #40]	@ (8005e8c <prvAddNewTaskToReadyList+0xbc>)
 8005e64:	681b      	ldr	r3, [r3, #0]
 8005e66:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005e68:	687b      	ldr	r3, [r7, #4]
 8005e6a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005e6c:	429a      	cmp	r2, r3
 8005e6e:	d207      	bcs.n	8005e80 <prvAddNewTaskToReadyList+0xb0>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8005e70:	4b0b      	ldr	r3, [pc, #44]	@ (8005ea0 <prvAddNewTaskToReadyList+0xd0>)
 8005e72:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005e76:	601a      	str	r2, [r3, #0]
 8005e78:	f3bf 8f4f 	dsb	sy
 8005e7c:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8005e80:	bf00      	nop
 8005e82:	3708      	adds	r7, #8
 8005e84:	46bd      	mov	sp, r7
 8005e86:	bd80      	pop	{r7, pc}
 8005e88:	20000d4c 	.word	0x20000d4c
 8005e8c:	20000c4c 	.word	0x20000c4c
 8005e90:	20000d58 	.word	0x20000d58
 8005e94:	20000d68 	.word	0x20000d68
 8005e98:	20000d54 	.word	0x20000d54
 8005e9c:	20000c50 	.word	0x20000c50
 8005ea0:	e000ed04 	.word	0xe000ed04

08005ea4 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8005ea4:	b580      	push	{r7, lr}
 8005ea6:	b084      	sub	sp, #16
 8005ea8:	af00      	add	r7, sp, #0
 8005eaa:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8005eac:	2300      	movs	r3, #0
 8005eae:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8005eb0:	687b      	ldr	r3, [r7, #4]
 8005eb2:	2b00      	cmp	r3, #0
 8005eb4:	d018      	beq.n	8005ee8 <vTaskDelay+0x44>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8005eb6:	4b14      	ldr	r3, [pc, #80]	@ (8005f08 <vTaskDelay+0x64>)
 8005eb8:	681b      	ldr	r3, [r3, #0]
 8005eba:	2b00      	cmp	r3, #0
 8005ebc:	d00b      	beq.n	8005ed6 <vTaskDelay+0x32>
	__asm volatile
 8005ebe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005ec2:	f383 8811 	msr	BASEPRI, r3
 8005ec6:	f3bf 8f6f 	isb	sy
 8005eca:	f3bf 8f4f 	dsb	sy
 8005ece:	60bb      	str	r3, [r7, #8]
}
 8005ed0:	bf00      	nop
 8005ed2:	bf00      	nop
 8005ed4:	e7fd      	b.n	8005ed2 <vTaskDelay+0x2e>
			vTaskSuspendAll();
 8005ed6:	f000 f87d 	bl	8005fd4 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8005eda:	2100      	movs	r1, #0
 8005edc:	6878      	ldr	r0, [r7, #4]
 8005ede:	f000 fb2f 	bl	8006540 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8005ee2:	f000 f885 	bl	8005ff0 <xTaskResumeAll>
 8005ee6:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8005ee8:	68fb      	ldr	r3, [r7, #12]
 8005eea:	2b00      	cmp	r3, #0
 8005eec:	d107      	bne.n	8005efe <vTaskDelay+0x5a>
		{
			portYIELD_WITHIN_API();
 8005eee:	4b07      	ldr	r3, [pc, #28]	@ (8005f0c <vTaskDelay+0x68>)
 8005ef0:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005ef4:	601a      	str	r2, [r3, #0]
 8005ef6:	f3bf 8f4f 	dsb	sy
 8005efa:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8005efe:	bf00      	nop
 8005f00:	3710      	adds	r7, #16
 8005f02:	46bd      	mov	sp, r7
 8005f04:	bd80      	pop	{r7, pc}
 8005f06:	bf00      	nop
 8005f08:	20000d74 	.word	0x20000d74
 8005f0c:	e000ed04 	.word	0xe000ed04

08005f10 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8005f10:	b580      	push	{r7, lr}
 8005f12:	b08a      	sub	sp, #40	@ 0x28
 8005f14:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8005f16:	2300      	movs	r3, #0
 8005f18:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8005f1a:	2300      	movs	r3, #0
 8005f1c:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8005f1e:	463a      	mov	r2, r7
 8005f20:	1d39      	adds	r1, r7, #4
 8005f22:	f107 0308 	add.w	r3, r7, #8
 8005f26:	4618      	mov	r0, r3
 8005f28:	f7fb fa2e 	bl	8001388 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8005f2c:	6839      	ldr	r1, [r7, #0]
 8005f2e:	687b      	ldr	r3, [r7, #4]
 8005f30:	68ba      	ldr	r2, [r7, #8]
 8005f32:	9202      	str	r2, [sp, #8]
 8005f34:	9301      	str	r3, [sp, #4]
 8005f36:	2300      	movs	r3, #0
 8005f38:	9300      	str	r3, [sp, #0]
 8005f3a:	2300      	movs	r3, #0
 8005f3c:	460a      	mov	r2, r1
 8005f3e:	491f      	ldr	r1, [pc, #124]	@ (8005fbc <vTaskStartScheduler+0xac>)
 8005f40:	481f      	ldr	r0, [pc, #124]	@ (8005fc0 <vTaskStartScheduler+0xb0>)
 8005f42:	f7ff fe1e 	bl	8005b82 <xTaskCreateStatic>
 8005f46:	4603      	mov	r3, r0
 8005f48:	4a1e      	ldr	r2, [pc, #120]	@ (8005fc4 <vTaskStartScheduler+0xb4>)
 8005f4a:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8005f4c:	4b1d      	ldr	r3, [pc, #116]	@ (8005fc4 <vTaskStartScheduler+0xb4>)
 8005f4e:	681b      	ldr	r3, [r3, #0]
 8005f50:	2b00      	cmp	r3, #0
 8005f52:	d002      	beq.n	8005f5a <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8005f54:	2301      	movs	r3, #1
 8005f56:	617b      	str	r3, [r7, #20]
 8005f58:	e001      	b.n	8005f5e <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8005f5a:	2300      	movs	r3, #0
 8005f5c:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8005f5e:	697b      	ldr	r3, [r7, #20]
 8005f60:	2b01      	cmp	r3, #1
 8005f62:	d116      	bne.n	8005f92 <vTaskStartScheduler+0x82>
	__asm volatile
 8005f64:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005f68:	f383 8811 	msr	BASEPRI, r3
 8005f6c:	f3bf 8f6f 	isb	sy
 8005f70:	f3bf 8f4f 	dsb	sy
 8005f74:	613b      	str	r3, [r7, #16]
}
 8005f76:	bf00      	nop
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8005f78:	4b13      	ldr	r3, [pc, #76]	@ (8005fc8 <vTaskStartScheduler+0xb8>)
 8005f7a:	f04f 32ff 	mov.w	r2, #4294967295
 8005f7e:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8005f80:	4b12      	ldr	r3, [pc, #72]	@ (8005fcc <vTaskStartScheduler+0xbc>)
 8005f82:	2201      	movs	r2, #1
 8005f84:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8005f86:	4b12      	ldr	r3, [pc, #72]	@ (8005fd0 <vTaskStartScheduler+0xc0>)
 8005f88:	2200      	movs	r2, #0
 8005f8a:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8005f8c:	f000 fbc8 	bl	8006720 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8005f90:	e00f      	b.n	8005fb2 <vTaskStartScheduler+0xa2>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8005f92:	697b      	ldr	r3, [r7, #20]
 8005f94:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005f98:	d10b      	bne.n	8005fb2 <vTaskStartScheduler+0xa2>
	__asm volatile
 8005f9a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005f9e:	f383 8811 	msr	BASEPRI, r3
 8005fa2:	f3bf 8f6f 	isb	sy
 8005fa6:	f3bf 8f4f 	dsb	sy
 8005faa:	60fb      	str	r3, [r7, #12]
}
 8005fac:	bf00      	nop
 8005fae:	bf00      	nop
 8005fb0:	e7fd      	b.n	8005fae <vTaskStartScheduler+0x9e>
}
 8005fb2:	bf00      	nop
 8005fb4:	3718      	adds	r7, #24
 8005fb6:	46bd      	mov	sp, r7
 8005fb8:	bd80      	pop	{r7, pc}
 8005fba:	bf00      	nop
 8005fbc:	0800b578 	.word	0x0800b578
 8005fc0:	08006359 	.word	0x08006359
 8005fc4:	20000d70 	.word	0x20000d70
 8005fc8:	20000d6c 	.word	0x20000d6c
 8005fcc:	20000d58 	.word	0x20000d58
 8005fd0:	20000d50 	.word	0x20000d50

08005fd4 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8005fd4:	b480      	push	{r7}
 8005fd6:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 8005fd8:	4b04      	ldr	r3, [pc, #16]	@ (8005fec <vTaskSuspendAll+0x18>)
 8005fda:	681b      	ldr	r3, [r3, #0]
 8005fdc:	3301      	adds	r3, #1
 8005fde:	4a03      	ldr	r2, [pc, #12]	@ (8005fec <vTaskSuspendAll+0x18>)
 8005fe0:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 8005fe2:	bf00      	nop
 8005fe4:	46bd      	mov	sp, r7
 8005fe6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fea:	4770      	bx	lr
 8005fec:	20000d74 	.word	0x20000d74

08005ff0 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8005ff0:	b580      	push	{r7, lr}
 8005ff2:	b084      	sub	sp, #16
 8005ff4:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8005ff6:	2300      	movs	r3, #0
 8005ff8:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8005ffa:	2300      	movs	r3, #0
 8005ffc:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8005ffe:	4b42      	ldr	r3, [pc, #264]	@ (8006108 <xTaskResumeAll+0x118>)
 8006000:	681b      	ldr	r3, [r3, #0]
 8006002:	2b00      	cmp	r3, #0
 8006004:	d10b      	bne.n	800601e <xTaskResumeAll+0x2e>
	__asm volatile
 8006006:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800600a:	f383 8811 	msr	BASEPRI, r3
 800600e:	f3bf 8f6f 	isb	sy
 8006012:	f3bf 8f4f 	dsb	sy
 8006016:	603b      	str	r3, [r7, #0]
}
 8006018:	bf00      	nop
 800601a:	bf00      	nop
 800601c:	e7fd      	b.n	800601a <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 800601e:	f000 fc23 	bl	8006868 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8006022:	4b39      	ldr	r3, [pc, #228]	@ (8006108 <xTaskResumeAll+0x118>)
 8006024:	681b      	ldr	r3, [r3, #0]
 8006026:	3b01      	subs	r3, #1
 8006028:	4a37      	ldr	r2, [pc, #220]	@ (8006108 <xTaskResumeAll+0x118>)
 800602a:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800602c:	4b36      	ldr	r3, [pc, #216]	@ (8006108 <xTaskResumeAll+0x118>)
 800602e:	681b      	ldr	r3, [r3, #0]
 8006030:	2b00      	cmp	r3, #0
 8006032:	d161      	bne.n	80060f8 <xTaskResumeAll+0x108>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8006034:	4b35      	ldr	r3, [pc, #212]	@ (800610c <xTaskResumeAll+0x11c>)
 8006036:	681b      	ldr	r3, [r3, #0]
 8006038:	2b00      	cmp	r3, #0
 800603a:	d05d      	beq.n	80060f8 <xTaskResumeAll+0x108>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800603c:	e02e      	b.n	800609c <xTaskResumeAll+0xac>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800603e:	4b34      	ldr	r3, [pc, #208]	@ (8006110 <xTaskResumeAll+0x120>)
 8006040:	68db      	ldr	r3, [r3, #12]
 8006042:	68db      	ldr	r3, [r3, #12]
 8006044:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8006046:	68fb      	ldr	r3, [r7, #12]
 8006048:	3318      	adds	r3, #24
 800604a:	4618      	mov	r0, r3
 800604c:	f7ff fd6f 	bl	8005b2e <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8006050:	68fb      	ldr	r3, [r7, #12]
 8006052:	3304      	adds	r3, #4
 8006054:	4618      	mov	r0, r3
 8006056:	f7ff fd6a 	bl	8005b2e <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800605a:	68fb      	ldr	r3, [r7, #12]
 800605c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800605e:	2201      	movs	r2, #1
 8006060:	409a      	lsls	r2, r3
 8006062:	4b2c      	ldr	r3, [pc, #176]	@ (8006114 <xTaskResumeAll+0x124>)
 8006064:	681b      	ldr	r3, [r3, #0]
 8006066:	4313      	orrs	r3, r2
 8006068:	4a2a      	ldr	r2, [pc, #168]	@ (8006114 <xTaskResumeAll+0x124>)
 800606a:	6013      	str	r3, [r2, #0]
 800606c:	68fb      	ldr	r3, [r7, #12]
 800606e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006070:	4613      	mov	r3, r2
 8006072:	009b      	lsls	r3, r3, #2
 8006074:	4413      	add	r3, r2
 8006076:	009b      	lsls	r3, r3, #2
 8006078:	4a27      	ldr	r2, [pc, #156]	@ (8006118 <xTaskResumeAll+0x128>)
 800607a:	441a      	add	r2, r3
 800607c:	68fb      	ldr	r3, [r7, #12]
 800607e:	3304      	adds	r3, #4
 8006080:	4619      	mov	r1, r3
 8006082:	4610      	mov	r0, r2
 8006084:	f7ff fcf6 	bl	8005a74 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8006088:	68fb      	ldr	r3, [r7, #12]
 800608a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800608c:	4b23      	ldr	r3, [pc, #140]	@ (800611c <xTaskResumeAll+0x12c>)
 800608e:	681b      	ldr	r3, [r3, #0]
 8006090:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006092:	429a      	cmp	r2, r3
 8006094:	d302      	bcc.n	800609c <xTaskResumeAll+0xac>
					{
						xYieldPending = pdTRUE;
 8006096:	4b22      	ldr	r3, [pc, #136]	@ (8006120 <xTaskResumeAll+0x130>)
 8006098:	2201      	movs	r2, #1
 800609a:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800609c:	4b1c      	ldr	r3, [pc, #112]	@ (8006110 <xTaskResumeAll+0x120>)
 800609e:	681b      	ldr	r3, [r3, #0]
 80060a0:	2b00      	cmp	r3, #0
 80060a2:	d1cc      	bne.n	800603e <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 80060a4:	68fb      	ldr	r3, [r7, #12]
 80060a6:	2b00      	cmp	r3, #0
 80060a8:	d001      	beq.n	80060ae <xTaskResumeAll+0xbe>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 80060aa:	f000 fa0b 	bl	80064c4 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 80060ae:	4b1d      	ldr	r3, [pc, #116]	@ (8006124 <xTaskResumeAll+0x134>)
 80060b0:	681b      	ldr	r3, [r3, #0]
 80060b2:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 80060b4:	687b      	ldr	r3, [r7, #4]
 80060b6:	2b00      	cmp	r3, #0
 80060b8:	d010      	beq.n	80060dc <xTaskResumeAll+0xec>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 80060ba:	f000 f837 	bl	800612c <xTaskIncrementTick>
 80060be:	4603      	mov	r3, r0
 80060c0:	2b00      	cmp	r3, #0
 80060c2:	d002      	beq.n	80060ca <xTaskResumeAll+0xda>
							{
								xYieldPending = pdTRUE;
 80060c4:	4b16      	ldr	r3, [pc, #88]	@ (8006120 <xTaskResumeAll+0x130>)
 80060c6:	2201      	movs	r2, #1
 80060c8:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 80060ca:	687b      	ldr	r3, [r7, #4]
 80060cc:	3b01      	subs	r3, #1
 80060ce:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 80060d0:	687b      	ldr	r3, [r7, #4]
 80060d2:	2b00      	cmp	r3, #0
 80060d4:	d1f1      	bne.n	80060ba <xTaskResumeAll+0xca>

						xPendedTicks = 0;
 80060d6:	4b13      	ldr	r3, [pc, #76]	@ (8006124 <xTaskResumeAll+0x134>)
 80060d8:	2200      	movs	r2, #0
 80060da:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 80060dc:	4b10      	ldr	r3, [pc, #64]	@ (8006120 <xTaskResumeAll+0x130>)
 80060de:	681b      	ldr	r3, [r3, #0]
 80060e0:	2b00      	cmp	r3, #0
 80060e2:	d009      	beq.n	80060f8 <xTaskResumeAll+0x108>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 80060e4:	2301      	movs	r3, #1
 80060e6:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 80060e8:	4b0f      	ldr	r3, [pc, #60]	@ (8006128 <xTaskResumeAll+0x138>)
 80060ea:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80060ee:	601a      	str	r2, [r3, #0]
 80060f0:	f3bf 8f4f 	dsb	sy
 80060f4:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 80060f8:	f000 fbe8 	bl	80068cc <vPortExitCritical>

	return xAlreadyYielded;
 80060fc:	68bb      	ldr	r3, [r7, #8]
}
 80060fe:	4618      	mov	r0, r3
 8006100:	3710      	adds	r7, #16
 8006102:	46bd      	mov	sp, r7
 8006104:	bd80      	pop	{r7, pc}
 8006106:	bf00      	nop
 8006108:	20000d74 	.word	0x20000d74
 800610c:	20000d4c 	.word	0x20000d4c
 8006110:	20000d0c 	.word	0x20000d0c
 8006114:	20000d54 	.word	0x20000d54
 8006118:	20000c50 	.word	0x20000c50
 800611c:	20000c4c 	.word	0x20000c4c
 8006120:	20000d60 	.word	0x20000d60
 8006124:	20000d5c 	.word	0x20000d5c
 8006128:	e000ed04 	.word	0xe000ed04

0800612c <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 800612c:	b580      	push	{r7, lr}
 800612e:	b086      	sub	sp, #24
 8006130:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8006132:	2300      	movs	r3, #0
 8006134:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8006136:	4b4f      	ldr	r3, [pc, #316]	@ (8006274 <xTaskIncrementTick+0x148>)
 8006138:	681b      	ldr	r3, [r3, #0]
 800613a:	2b00      	cmp	r3, #0
 800613c:	f040 808f 	bne.w	800625e <xTaskIncrementTick+0x132>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8006140:	4b4d      	ldr	r3, [pc, #308]	@ (8006278 <xTaskIncrementTick+0x14c>)
 8006142:	681b      	ldr	r3, [r3, #0]
 8006144:	3301      	adds	r3, #1
 8006146:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8006148:	4a4b      	ldr	r2, [pc, #300]	@ (8006278 <xTaskIncrementTick+0x14c>)
 800614a:	693b      	ldr	r3, [r7, #16]
 800614c:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 800614e:	693b      	ldr	r3, [r7, #16]
 8006150:	2b00      	cmp	r3, #0
 8006152:	d121      	bne.n	8006198 <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 8006154:	4b49      	ldr	r3, [pc, #292]	@ (800627c <xTaskIncrementTick+0x150>)
 8006156:	681b      	ldr	r3, [r3, #0]
 8006158:	681b      	ldr	r3, [r3, #0]
 800615a:	2b00      	cmp	r3, #0
 800615c:	d00b      	beq.n	8006176 <xTaskIncrementTick+0x4a>
	__asm volatile
 800615e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006162:	f383 8811 	msr	BASEPRI, r3
 8006166:	f3bf 8f6f 	isb	sy
 800616a:	f3bf 8f4f 	dsb	sy
 800616e:	603b      	str	r3, [r7, #0]
}
 8006170:	bf00      	nop
 8006172:	bf00      	nop
 8006174:	e7fd      	b.n	8006172 <xTaskIncrementTick+0x46>
 8006176:	4b41      	ldr	r3, [pc, #260]	@ (800627c <xTaskIncrementTick+0x150>)
 8006178:	681b      	ldr	r3, [r3, #0]
 800617a:	60fb      	str	r3, [r7, #12]
 800617c:	4b40      	ldr	r3, [pc, #256]	@ (8006280 <xTaskIncrementTick+0x154>)
 800617e:	681b      	ldr	r3, [r3, #0]
 8006180:	4a3e      	ldr	r2, [pc, #248]	@ (800627c <xTaskIncrementTick+0x150>)
 8006182:	6013      	str	r3, [r2, #0]
 8006184:	4a3e      	ldr	r2, [pc, #248]	@ (8006280 <xTaskIncrementTick+0x154>)
 8006186:	68fb      	ldr	r3, [r7, #12]
 8006188:	6013      	str	r3, [r2, #0]
 800618a:	4b3e      	ldr	r3, [pc, #248]	@ (8006284 <xTaskIncrementTick+0x158>)
 800618c:	681b      	ldr	r3, [r3, #0]
 800618e:	3301      	adds	r3, #1
 8006190:	4a3c      	ldr	r2, [pc, #240]	@ (8006284 <xTaskIncrementTick+0x158>)
 8006192:	6013      	str	r3, [r2, #0]
 8006194:	f000 f996 	bl	80064c4 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8006198:	4b3b      	ldr	r3, [pc, #236]	@ (8006288 <xTaskIncrementTick+0x15c>)
 800619a:	681b      	ldr	r3, [r3, #0]
 800619c:	693a      	ldr	r2, [r7, #16]
 800619e:	429a      	cmp	r2, r3
 80061a0:	d348      	bcc.n	8006234 <xTaskIncrementTick+0x108>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80061a2:	4b36      	ldr	r3, [pc, #216]	@ (800627c <xTaskIncrementTick+0x150>)
 80061a4:	681b      	ldr	r3, [r3, #0]
 80061a6:	681b      	ldr	r3, [r3, #0]
 80061a8:	2b00      	cmp	r3, #0
 80061aa:	d104      	bne.n	80061b6 <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80061ac:	4b36      	ldr	r3, [pc, #216]	@ (8006288 <xTaskIncrementTick+0x15c>)
 80061ae:	f04f 32ff 	mov.w	r2, #4294967295
 80061b2:	601a      	str	r2, [r3, #0]
					break;
 80061b4:	e03e      	b.n	8006234 <xTaskIncrementTick+0x108>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80061b6:	4b31      	ldr	r3, [pc, #196]	@ (800627c <xTaskIncrementTick+0x150>)
 80061b8:	681b      	ldr	r3, [r3, #0]
 80061ba:	68db      	ldr	r3, [r3, #12]
 80061bc:	68db      	ldr	r3, [r3, #12]
 80061be:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 80061c0:	68bb      	ldr	r3, [r7, #8]
 80061c2:	685b      	ldr	r3, [r3, #4]
 80061c4:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 80061c6:	693a      	ldr	r2, [r7, #16]
 80061c8:	687b      	ldr	r3, [r7, #4]
 80061ca:	429a      	cmp	r2, r3
 80061cc:	d203      	bcs.n	80061d6 <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 80061ce:	4a2e      	ldr	r2, [pc, #184]	@ (8006288 <xTaskIncrementTick+0x15c>)
 80061d0:	687b      	ldr	r3, [r7, #4]
 80061d2:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 80061d4:	e02e      	b.n	8006234 <xTaskIncrementTick+0x108>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80061d6:	68bb      	ldr	r3, [r7, #8]
 80061d8:	3304      	adds	r3, #4
 80061da:	4618      	mov	r0, r3
 80061dc:	f7ff fca7 	bl	8005b2e <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 80061e0:	68bb      	ldr	r3, [r7, #8]
 80061e2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80061e4:	2b00      	cmp	r3, #0
 80061e6:	d004      	beq.n	80061f2 <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80061e8:	68bb      	ldr	r3, [r7, #8]
 80061ea:	3318      	adds	r3, #24
 80061ec:	4618      	mov	r0, r3
 80061ee:	f7ff fc9e 	bl	8005b2e <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 80061f2:	68bb      	ldr	r3, [r7, #8]
 80061f4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80061f6:	2201      	movs	r2, #1
 80061f8:	409a      	lsls	r2, r3
 80061fa:	4b24      	ldr	r3, [pc, #144]	@ (800628c <xTaskIncrementTick+0x160>)
 80061fc:	681b      	ldr	r3, [r3, #0]
 80061fe:	4313      	orrs	r3, r2
 8006200:	4a22      	ldr	r2, [pc, #136]	@ (800628c <xTaskIncrementTick+0x160>)
 8006202:	6013      	str	r3, [r2, #0]
 8006204:	68bb      	ldr	r3, [r7, #8]
 8006206:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006208:	4613      	mov	r3, r2
 800620a:	009b      	lsls	r3, r3, #2
 800620c:	4413      	add	r3, r2
 800620e:	009b      	lsls	r3, r3, #2
 8006210:	4a1f      	ldr	r2, [pc, #124]	@ (8006290 <xTaskIncrementTick+0x164>)
 8006212:	441a      	add	r2, r3
 8006214:	68bb      	ldr	r3, [r7, #8]
 8006216:	3304      	adds	r3, #4
 8006218:	4619      	mov	r1, r3
 800621a:	4610      	mov	r0, r2
 800621c:	f7ff fc2a 	bl	8005a74 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8006220:	68bb      	ldr	r3, [r7, #8]
 8006222:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006224:	4b1b      	ldr	r3, [pc, #108]	@ (8006294 <xTaskIncrementTick+0x168>)
 8006226:	681b      	ldr	r3, [r3, #0]
 8006228:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800622a:	429a      	cmp	r2, r3
 800622c:	d3b9      	bcc.n	80061a2 <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 800622e:	2301      	movs	r3, #1
 8006230:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8006232:	e7b6      	b.n	80061a2 <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8006234:	4b17      	ldr	r3, [pc, #92]	@ (8006294 <xTaskIncrementTick+0x168>)
 8006236:	681b      	ldr	r3, [r3, #0]
 8006238:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800623a:	4915      	ldr	r1, [pc, #84]	@ (8006290 <xTaskIncrementTick+0x164>)
 800623c:	4613      	mov	r3, r2
 800623e:	009b      	lsls	r3, r3, #2
 8006240:	4413      	add	r3, r2
 8006242:	009b      	lsls	r3, r3, #2
 8006244:	440b      	add	r3, r1
 8006246:	681b      	ldr	r3, [r3, #0]
 8006248:	2b01      	cmp	r3, #1
 800624a:	d901      	bls.n	8006250 <xTaskIncrementTick+0x124>
			{
				xSwitchRequired = pdTRUE;
 800624c:	2301      	movs	r3, #1
 800624e:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 8006250:	4b11      	ldr	r3, [pc, #68]	@ (8006298 <xTaskIncrementTick+0x16c>)
 8006252:	681b      	ldr	r3, [r3, #0]
 8006254:	2b00      	cmp	r3, #0
 8006256:	d007      	beq.n	8006268 <xTaskIncrementTick+0x13c>
			{
				xSwitchRequired = pdTRUE;
 8006258:	2301      	movs	r3, #1
 800625a:	617b      	str	r3, [r7, #20]
 800625c:	e004      	b.n	8006268 <xTaskIncrementTick+0x13c>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 800625e:	4b0f      	ldr	r3, [pc, #60]	@ (800629c <xTaskIncrementTick+0x170>)
 8006260:	681b      	ldr	r3, [r3, #0]
 8006262:	3301      	adds	r3, #1
 8006264:	4a0d      	ldr	r2, [pc, #52]	@ (800629c <xTaskIncrementTick+0x170>)
 8006266:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 8006268:	697b      	ldr	r3, [r7, #20]
}
 800626a:	4618      	mov	r0, r3
 800626c:	3718      	adds	r7, #24
 800626e:	46bd      	mov	sp, r7
 8006270:	bd80      	pop	{r7, pc}
 8006272:	bf00      	nop
 8006274:	20000d74 	.word	0x20000d74
 8006278:	20000d50 	.word	0x20000d50
 800627c:	20000d04 	.word	0x20000d04
 8006280:	20000d08 	.word	0x20000d08
 8006284:	20000d64 	.word	0x20000d64
 8006288:	20000d6c 	.word	0x20000d6c
 800628c:	20000d54 	.word	0x20000d54
 8006290:	20000c50 	.word	0x20000c50
 8006294:	20000c4c 	.word	0x20000c4c
 8006298:	20000d60 	.word	0x20000d60
 800629c:	20000d5c 	.word	0x20000d5c

080062a0 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 80062a0:	b480      	push	{r7}
 80062a2:	b087      	sub	sp, #28
 80062a4:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 80062a6:	4b27      	ldr	r3, [pc, #156]	@ (8006344 <vTaskSwitchContext+0xa4>)
 80062a8:	681b      	ldr	r3, [r3, #0]
 80062aa:	2b00      	cmp	r3, #0
 80062ac:	d003      	beq.n	80062b6 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 80062ae:	4b26      	ldr	r3, [pc, #152]	@ (8006348 <vTaskSwitchContext+0xa8>)
 80062b0:	2201      	movs	r2, #1
 80062b2:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 80062b4:	e040      	b.n	8006338 <vTaskSwitchContext+0x98>
		xYieldPending = pdFALSE;
 80062b6:	4b24      	ldr	r3, [pc, #144]	@ (8006348 <vTaskSwitchContext+0xa8>)
 80062b8:	2200      	movs	r2, #0
 80062ba:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80062bc:	4b23      	ldr	r3, [pc, #140]	@ (800634c <vTaskSwitchContext+0xac>)
 80062be:	681b      	ldr	r3, [r3, #0]
 80062c0:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 80062c2:	68fb      	ldr	r3, [r7, #12]
 80062c4:	fab3 f383 	clz	r3, r3
 80062c8:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 80062ca:	7afb      	ldrb	r3, [r7, #11]
 80062cc:	f1c3 031f 	rsb	r3, r3, #31
 80062d0:	617b      	str	r3, [r7, #20]
 80062d2:	491f      	ldr	r1, [pc, #124]	@ (8006350 <vTaskSwitchContext+0xb0>)
 80062d4:	697a      	ldr	r2, [r7, #20]
 80062d6:	4613      	mov	r3, r2
 80062d8:	009b      	lsls	r3, r3, #2
 80062da:	4413      	add	r3, r2
 80062dc:	009b      	lsls	r3, r3, #2
 80062de:	440b      	add	r3, r1
 80062e0:	681b      	ldr	r3, [r3, #0]
 80062e2:	2b00      	cmp	r3, #0
 80062e4:	d10b      	bne.n	80062fe <vTaskSwitchContext+0x5e>
	__asm volatile
 80062e6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80062ea:	f383 8811 	msr	BASEPRI, r3
 80062ee:	f3bf 8f6f 	isb	sy
 80062f2:	f3bf 8f4f 	dsb	sy
 80062f6:	607b      	str	r3, [r7, #4]
}
 80062f8:	bf00      	nop
 80062fa:	bf00      	nop
 80062fc:	e7fd      	b.n	80062fa <vTaskSwitchContext+0x5a>
 80062fe:	697a      	ldr	r2, [r7, #20]
 8006300:	4613      	mov	r3, r2
 8006302:	009b      	lsls	r3, r3, #2
 8006304:	4413      	add	r3, r2
 8006306:	009b      	lsls	r3, r3, #2
 8006308:	4a11      	ldr	r2, [pc, #68]	@ (8006350 <vTaskSwitchContext+0xb0>)
 800630a:	4413      	add	r3, r2
 800630c:	613b      	str	r3, [r7, #16]
 800630e:	693b      	ldr	r3, [r7, #16]
 8006310:	685b      	ldr	r3, [r3, #4]
 8006312:	685a      	ldr	r2, [r3, #4]
 8006314:	693b      	ldr	r3, [r7, #16]
 8006316:	605a      	str	r2, [r3, #4]
 8006318:	693b      	ldr	r3, [r7, #16]
 800631a:	685a      	ldr	r2, [r3, #4]
 800631c:	693b      	ldr	r3, [r7, #16]
 800631e:	3308      	adds	r3, #8
 8006320:	429a      	cmp	r2, r3
 8006322:	d104      	bne.n	800632e <vTaskSwitchContext+0x8e>
 8006324:	693b      	ldr	r3, [r7, #16]
 8006326:	685b      	ldr	r3, [r3, #4]
 8006328:	685a      	ldr	r2, [r3, #4]
 800632a:	693b      	ldr	r3, [r7, #16]
 800632c:	605a      	str	r2, [r3, #4]
 800632e:	693b      	ldr	r3, [r7, #16]
 8006330:	685b      	ldr	r3, [r3, #4]
 8006332:	68db      	ldr	r3, [r3, #12]
 8006334:	4a07      	ldr	r2, [pc, #28]	@ (8006354 <vTaskSwitchContext+0xb4>)
 8006336:	6013      	str	r3, [r2, #0]
}
 8006338:	bf00      	nop
 800633a:	371c      	adds	r7, #28
 800633c:	46bd      	mov	sp, r7
 800633e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006342:	4770      	bx	lr
 8006344:	20000d74 	.word	0x20000d74
 8006348:	20000d60 	.word	0x20000d60
 800634c:	20000d54 	.word	0x20000d54
 8006350:	20000c50 	.word	0x20000c50
 8006354:	20000c4c 	.word	0x20000c4c

08006358 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8006358:	b580      	push	{r7, lr}
 800635a:	b082      	sub	sp, #8
 800635c:	af00      	add	r7, sp, #0
 800635e:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8006360:	f000 f852 	bl	8006408 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8006364:	4b06      	ldr	r3, [pc, #24]	@ (8006380 <prvIdleTask+0x28>)
 8006366:	681b      	ldr	r3, [r3, #0]
 8006368:	2b01      	cmp	r3, #1
 800636a:	d9f9      	bls.n	8006360 <prvIdleTask+0x8>
			{
				taskYIELD();
 800636c:	4b05      	ldr	r3, [pc, #20]	@ (8006384 <prvIdleTask+0x2c>)
 800636e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006372:	601a      	str	r2, [r3, #0]
 8006374:	f3bf 8f4f 	dsb	sy
 8006378:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 800637c:	e7f0      	b.n	8006360 <prvIdleTask+0x8>
 800637e:	bf00      	nop
 8006380:	20000c50 	.word	0x20000c50
 8006384:	e000ed04 	.word	0xe000ed04

08006388 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8006388:	b580      	push	{r7, lr}
 800638a:	b082      	sub	sp, #8
 800638c:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800638e:	2300      	movs	r3, #0
 8006390:	607b      	str	r3, [r7, #4]
 8006392:	e00c      	b.n	80063ae <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8006394:	687a      	ldr	r2, [r7, #4]
 8006396:	4613      	mov	r3, r2
 8006398:	009b      	lsls	r3, r3, #2
 800639a:	4413      	add	r3, r2
 800639c:	009b      	lsls	r3, r3, #2
 800639e:	4a12      	ldr	r2, [pc, #72]	@ (80063e8 <prvInitialiseTaskLists+0x60>)
 80063a0:	4413      	add	r3, r2
 80063a2:	4618      	mov	r0, r3
 80063a4:	f7ff fb39 	bl	8005a1a <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80063a8:	687b      	ldr	r3, [r7, #4]
 80063aa:	3301      	adds	r3, #1
 80063ac:	607b      	str	r3, [r7, #4]
 80063ae:	687b      	ldr	r3, [r7, #4]
 80063b0:	2b06      	cmp	r3, #6
 80063b2:	d9ef      	bls.n	8006394 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 80063b4:	480d      	ldr	r0, [pc, #52]	@ (80063ec <prvInitialiseTaskLists+0x64>)
 80063b6:	f7ff fb30 	bl	8005a1a <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 80063ba:	480d      	ldr	r0, [pc, #52]	@ (80063f0 <prvInitialiseTaskLists+0x68>)
 80063bc:	f7ff fb2d 	bl	8005a1a <vListInitialise>
	vListInitialise( &xPendingReadyList );
 80063c0:	480c      	ldr	r0, [pc, #48]	@ (80063f4 <prvInitialiseTaskLists+0x6c>)
 80063c2:	f7ff fb2a 	bl	8005a1a <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 80063c6:	480c      	ldr	r0, [pc, #48]	@ (80063f8 <prvInitialiseTaskLists+0x70>)
 80063c8:	f7ff fb27 	bl	8005a1a <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 80063cc:	480b      	ldr	r0, [pc, #44]	@ (80063fc <prvInitialiseTaskLists+0x74>)
 80063ce:	f7ff fb24 	bl	8005a1a <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 80063d2:	4b0b      	ldr	r3, [pc, #44]	@ (8006400 <prvInitialiseTaskLists+0x78>)
 80063d4:	4a05      	ldr	r2, [pc, #20]	@ (80063ec <prvInitialiseTaskLists+0x64>)
 80063d6:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 80063d8:	4b0a      	ldr	r3, [pc, #40]	@ (8006404 <prvInitialiseTaskLists+0x7c>)
 80063da:	4a05      	ldr	r2, [pc, #20]	@ (80063f0 <prvInitialiseTaskLists+0x68>)
 80063dc:	601a      	str	r2, [r3, #0]
}
 80063de:	bf00      	nop
 80063e0:	3708      	adds	r7, #8
 80063e2:	46bd      	mov	sp, r7
 80063e4:	bd80      	pop	{r7, pc}
 80063e6:	bf00      	nop
 80063e8:	20000c50 	.word	0x20000c50
 80063ec:	20000cdc 	.word	0x20000cdc
 80063f0:	20000cf0 	.word	0x20000cf0
 80063f4:	20000d0c 	.word	0x20000d0c
 80063f8:	20000d20 	.word	0x20000d20
 80063fc:	20000d38 	.word	0x20000d38
 8006400:	20000d04 	.word	0x20000d04
 8006404:	20000d08 	.word	0x20000d08

08006408 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8006408:	b580      	push	{r7, lr}
 800640a:	b082      	sub	sp, #8
 800640c:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800640e:	e019      	b.n	8006444 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8006410:	f000 fa2a 	bl	8006868 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006414:	4b10      	ldr	r3, [pc, #64]	@ (8006458 <prvCheckTasksWaitingTermination+0x50>)
 8006416:	68db      	ldr	r3, [r3, #12]
 8006418:	68db      	ldr	r3, [r3, #12]
 800641a:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800641c:	687b      	ldr	r3, [r7, #4]
 800641e:	3304      	adds	r3, #4
 8006420:	4618      	mov	r0, r3
 8006422:	f7ff fb84 	bl	8005b2e <uxListRemove>
				--uxCurrentNumberOfTasks;
 8006426:	4b0d      	ldr	r3, [pc, #52]	@ (800645c <prvCheckTasksWaitingTermination+0x54>)
 8006428:	681b      	ldr	r3, [r3, #0]
 800642a:	3b01      	subs	r3, #1
 800642c:	4a0b      	ldr	r2, [pc, #44]	@ (800645c <prvCheckTasksWaitingTermination+0x54>)
 800642e:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8006430:	4b0b      	ldr	r3, [pc, #44]	@ (8006460 <prvCheckTasksWaitingTermination+0x58>)
 8006432:	681b      	ldr	r3, [r3, #0]
 8006434:	3b01      	subs	r3, #1
 8006436:	4a0a      	ldr	r2, [pc, #40]	@ (8006460 <prvCheckTasksWaitingTermination+0x58>)
 8006438:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 800643a:	f000 fa47 	bl	80068cc <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 800643e:	6878      	ldr	r0, [r7, #4]
 8006440:	f000 f810 	bl	8006464 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8006444:	4b06      	ldr	r3, [pc, #24]	@ (8006460 <prvCheckTasksWaitingTermination+0x58>)
 8006446:	681b      	ldr	r3, [r3, #0]
 8006448:	2b00      	cmp	r3, #0
 800644a:	d1e1      	bne.n	8006410 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 800644c:	bf00      	nop
 800644e:	bf00      	nop
 8006450:	3708      	adds	r7, #8
 8006452:	46bd      	mov	sp, r7
 8006454:	bd80      	pop	{r7, pc}
 8006456:	bf00      	nop
 8006458:	20000d20 	.word	0x20000d20
 800645c:	20000d4c 	.word	0x20000d4c
 8006460:	20000d34 	.word	0x20000d34

08006464 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8006464:	b580      	push	{r7, lr}
 8006466:	b084      	sub	sp, #16
 8006468:	af00      	add	r7, sp, #0
 800646a:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 800646c:	687b      	ldr	r3, [r7, #4]
 800646e:	f893 3049 	ldrb.w	r3, [r3, #73]	@ 0x49
 8006472:	2b00      	cmp	r3, #0
 8006474:	d108      	bne.n	8006488 <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8006476:	687b      	ldr	r3, [r7, #4]
 8006478:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800647a:	4618      	mov	r0, r3
 800647c:	f000 fba2 	bl	8006bc4 <vPortFree>
				vPortFree( pxTCB );
 8006480:	6878      	ldr	r0, [r7, #4]
 8006482:	f000 fb9f 	bl	8006bc4 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8006486:	e019      	b.n	80064bc <prvDeleteTCB+0x58>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8006488:	687b      	ldr	r3, [r7, #4]
 800648a:	f893 3049 	ldrb.w	r3, [r3, #73]	@ 0x49
 800648e:	2b01      	cmp	r3, #1
 8006490:	d103      	bne.n	800649a <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 8006492:	6878      	ldr	r0, [r7, #4]
 8006494:	f000 fb96 	bl	8006bc4 <vPortFree>
	}
 8006498:	e010      	b.n	80064bc <prvDeleteTCB+0x58>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 800649a:	687b      	ldr	r3, [r7, #4]
 800649c:	f893 3049 	ldrb.w	r3, [r3, #73]	@ 0x49
 80064a0:	2b02      	cmp	r3, #2
 80064a2:	d00b      	beq.n	80064bc <prvDeleteTCB+0x58>
	__asm volatile
 80064a4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80064a8:	f383 8811 	msr	BASEPRI, r3
 80064ac:	f3bf 8f6f 	isb	sy
 80064b0:	f3bf 8f4f 	dsb	sy
 80064b4:	60fb      	str	r3, [r7, #12]
}
 80064b6:	bf00      	nop
 80064b8:	bf00      	nop
 80064ba:	e7fd      	b.n	80064b8 <prvDeleteTCB+0x54>
	}
 80064bc:	bf00      	nop
 80064be:	3710      	adds	r7, #16
 80064c0:	46bd      	mov	sp, r7
 80064c2:	bd80      	pop	{r7, pc}

080064c4 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 80064c4:	b480      	push	{r7}
 80064c6:	b083      	sub	sp, #12
 80064c8:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80064ca:	4b0c      	ldr	r3, [pc, #48]	@ (80064fc <prvResetNextTaskUnblockTime+0x38>)
 80064cc:	681b      	ldr	r3, [r3, #0]
 80064ce:	681b      	ldr	r3, [r3, #0]
 80064d0:	2b00      	cmp	r3, #0
 80064d2:	d104      	bne.n	80064de <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 80064d4:	4b0a      	ldr	r3, [pc, #40]	@ (8006500 <prvResetNextTaskUnblockTime+0x3c>)
 80064d6:	f04f 32ff 	mov.w	r2, #4294967295
 80064da:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 80064dc:	e008      	b.n	80064f0 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80064de:	4b07      	ldr	r3, [pc, #28]	@ (80064fc <prvResetNextTaskUnblockTime+0x38>)
 80064e0:	681b      	ldr	r3, [r3, #0]
 80064e2:	68db      	ldr	r3, [r3, #12]
 80064e4:	68db      	ldr	r3, [r3, #12]
 80064e6:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 80064e8:	687b      	ldr	r3, [r7, #4]
 80064ea:	685b      	ldr	r3, [r3, #4]
 80064ec:	4a04      	ldr	r2, [pc, #16]	@ (8006500 <prvResetNextTaskUnblockTime+0x3c>)
 80064ee:	6013      	str	r3, [r2, #0]
}
 80064f0:	bf00      	nop
 80064f2:	370c      	adds	r7, #12
 80064f4:	46bd      	mov	sp, r7
 80064f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064fa:	4770      	bx	lr
 80064fc:	20000d04 	.word	0x20000d04
 8006500:	20000d6c 	.word	0x20000d6c

08006504 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8006504:	b480      	push	{r7}
 8006506:	b083      	sub	sp, #12
 8006508:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 800650a:	4b0b      	ldr	r3, [pc, #44]	@ (8006538 <xTaskGetSchedulerState+0x34>)
 800650c:	681b      	ldr	r3, [r3, #0]
 800650e:	2b00      	cmp	r3, #0
 8006510:	d102      	bne.n	8006518 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 8006512:	2301      	movs	r3, #1
 8006514:	607b      	str	r3, [r7, #4]
 8006516:	e008      	b.n	800652a <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8006518:	4b08      	ldr	r3, [pc, #32]	@ (800653c <xTaskGetSchedulerState+0x38>)
 800651a:	681b      	ldr	r3, [r3, #0]
 800651c:	2b00      	cmp	r3, #0
 800651e:	d102      	bne.n	8006526 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8006520:	2302      	movs	r3, #2
 8006522:	607b      	str	r3, [r7, #4]
 8006524:	e001      	b.n	800652a <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 8006526:	2300      	movs	r3, #0
 8006528:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 800652a:	687b      	ldr	r3, [r7, #4]
	}
 800652c:	4618      	mov	r0, r3
 800652e:	370c      	adds	r7, #12
 8006530:	46bd      	mov	sp, r7
 8006532:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006536:	4770      	bx	lr
 8006538:	20000d58 	.word	0x20000d58
 800653c:	20000d74 	.word	0x20000d74

08006540 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8006540:	b580      	push	{r7, lr}
 8006542:	b084      	sub	sp, #16
 8006544:	af00      	add	r7, sp, #0
 8006546:	6078      	str	r0, [r7, #4]
 8006548:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 800654a:	4b29      	ldr	r3, [pc, #164]	@ (80065f0 <prvAddCurrentTaskToDelayedList+0xb0>)
 800654c:	681b      	ldr	r3, [r3, #0]
 800654e:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8006550:	4b28      	ldr	r3, [pc, #160]	@ (80065f4 <prvAddCurrentTaskToDelayedList+0xb4>)
 8006552:	681b      	ldr	r3, [r3, #0]
 8006554:	3304      	adds	r3, #4
 8006556:	4618      	mov	r0, r3
 8006558:	f7ff fae9 	bl	8005b2e <uxListRemove>
 800655c:	4603      	mov	r3, r0
 800655e:	2b00      	cmp	r3, #0
 8006560:	d10b      	bne.n	800657a <prvAddCurrentTaskToDelayedList+0x3a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority ); /*lint !e931 pxCurrentTCB cannot change as it is the calling task.  pxCurrentTCB->uxPriority and uxTopReadyPriority cannot change as called with scheduler suspended or in a critical section. */
 8006562:	4b24      	ldr	r3, [pc, #144]	@ (80065f4 <prvAddCurrentTaskToDelayedList+0xb4>)
 8006564:	681b      	ldr	r3, [r3, #0]
 8006566:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006568:	2201      	movs	r2, #1
 800656a:	fa02 f303 	lsl.w	r3, r2, r3
 800656e:	43da      	mvns	r2, r3
 8006570:	4b21      	ldr	r3, [pc, #132]	@ (80065f8 <prvAddCurrentTaskToDelayedList+0xb8>)
 8006572:	681b      	ldr	r3, [r3, #0]
 8006574:	4013      	ands	r3, r2
 8006576:	4a20      	ldr	r2, [pc, #128]	@ (80065f8 <prvAddCurrentTaskToDelayedList+0xb8>)
 8006578:	6013      	str	r3, [r2, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 800657a:	687b      	ldr	r3, [r7, #4]
 800657c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006580:	d10a      	bne.n	8006598 <prvAddCurrentTaskToDelayedList+0x58>
 8006582:	683b      	ldr	r3, [r7, #0]
 8006584:	2b00      	cmp	r3, #0
 8006586:	d007      	beq.n	8006598 <prvAddCurrentTaskToDelayedList+0x58>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8006588:	4b1a      	ldr	r3, [pc, #104]	@ (80065f4 <prvAddCurrentTaskToDelayedList+0xb4>)
 800658a:	681b      	ldr	r3, [r3, #0]
 800658c:	3304      	adds	r3, #4
 800658e:	4619      	mov	r1, r3
 8006590:	481a      	ldr	r0, [pc, #104]	@ (80065fc <prvAddCurrentTaskToDelayedList+0xbc>)
 8006592:	f7ff fa6f 	bl	8005a74 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8006596:	e026      	b.n	80065e6 <prvAddCurrentTaskToDelayedList+0xa6>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8006598:	68fa      	ldr	r2, [r7, #12]
 800659a:	687b      	ldr	r3, [r7, #4]
 800659c:	4413      	add	r3, r2
 800659e:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 80065a0:	4b14      	ldr	r3, [pc, #80]	@ (80065f4 <prvAddCurrentTaskToDelayedList+0xb4>)
 80065a2:	681b      	ldr	r3, [r3, #0]
 80065a4:	68ba      	ldr	r2, [r7, #8]
 80065a6:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 80065a8:	68ba      	ldr	r2, [r7, #8]
 80065aa:	68fb      	ldr	r3, [r7, #12]
 80065ac:	429a      	cmp	r2, r3
 80065ae:	d209      	bcs.n	80065c4 <prvAddCurrentTaskToDelayedList+0x84>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80065b0:	4b13      	ldr	r3, [pc, #76]	@ (8006600 <prvAddCurrentTaskToDelayedList+0xc0>)
 80065b2:	681a      	ldr	r2, [r3, #0]
 80065b4:	4b0f      	ldr	r3, [pc, #60]	@ (80065f4 <prvAddCurrentTaskToDelayedList+0xb4>)
 80065b6:	681b      	ldr	r3, [r3, #0]
 80065b8:	3304      	adds	r3, #4
 80065ba:	4619      	mov	r1, r3
 80065bc:	4610      	mov	r0, r2
 80065be:	f7ff fa7d 	bl	8005abc <vListInsert>
}
 80065c2:	e010      	b.n	80065e6 <prvAddCurrentTaskToDelayedList+0xa6>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80065c4:	4b0f      	ldr	r3, [pc, #60]	@ (8006604 <prvAddCurrentTaskToDelayedList+0xc4>)
 80065c6:	681a      	ldr	r2, [r3, #0]
 80065c8:	4b0a      	ldr	r3, [pc, #40]	@ (80065f4 <prvAddCurrentTaskToDelayedList+0xb4>)
 80065ca:	681b      	ldr	r3, [r3, #0]
 80065cc:	3304      	adds	r3, #4
 80065ce:	4619      	mov	r1, r3
 80065d0:	4610      	mov	r0, r2
 80065d2:	f7ff fa73 	bl	8005abc <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 80065d6:	4b0c      	ldr	r3, [pc, #48]	@ (8006608 <prvAddCurrentTaskToDelayedList+0xc8>)
 80065d8:	681b      	ldr	r3, [r3, #0]
 80065da:	68ba      	ldr	r2, [r7, #8]
 80065dc:	429a      	cmp	r2, r3
 80065de:	d202      	bcs.n	80065e6 <prvAddCurrentTaskToDelayedList+0xa6>
					xNextTaskUnblockTime = xTimeToWake;
 80065e0:	4a09      	ldr	r2, [pc, #36]	@ (8006608 <prvAddCurrentTaskToDelayedList+0xc8>)
 80065e2:	68bb      	ldr	r3, [r7, #8]
 80065e4:	6013      	str	r3, [r2, #0]
}
 80065e6:	bf00      	nop
 80065e8:	3710      	adds	r7, #16
 80065ea:	46bd      	mov	sp, r7
 80065ec:	bd80      	pop	{r7, pc}
 80065ee:	bf00      	nop
 80065f0:	20000d50 	.word	0x20000d50
 80065f4:	20000c4c 	.word	0x20000c4c
 80065f8:	20000d54 	.word	0x20000d54
 80065fc:	20000d38 	.word	0x20000d38
 8006600:	20000d08 	.word	0x20000d08
 8006604:	20000d04 	.word	0x20000d04
 8006608:	20000d6c 	.word	0x20000d6c

0800660c <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 800660c:	b480      	push	{r7}
 800660e:	b085      	sub	sp, #20
 8006610:	af00      	add	r7, sp, #0
 8006612:	60f8      	str	r0, [r7, #12]
 8006614:	60b9      	str	r1, [r7, #8]
 8006616:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 8006618:	68fb      	ldr	r3, [r7, #12]
 800661a:	3b04      	subs	r3, #4
 800661c:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 800661e:	68fb      	ldr	r3, [r7, #12]
 8006620:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8006624:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8006626:	68fb      	ldr	r3, [r7, #12]
 8006628:	3b04      	subs	r3, #4
 800662a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 800662c:	68bb      	ldr	r3, [r7, #8]
 800662e:	f023 0201 	bic.w	r2, r3, #1
 8006632:	68fb      	ldr	r3, [r7, #12]
 8006634:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8006636:	68fb      	ldr	r3, [r7, #12]
 8006638:	3b04      	subs	r3, #4
 800663a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 800663c:	4a0c      	ldr	r2, [pc, #48]	@ (8006670 <pxPortInitialiseStack+0x64>)
 800663e:	68fb      	ldr	r3, [r7, #12]
 8006640:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8006642:	68fb      	ldr	r3, [r7, #12]
 8006644:	3b14      	subs	r3, #20
 8006646:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8006648:	687a      	ldr	r2, [r7, #4]
 800664a:	68fb      	ldr	r3, [r7, #12]
 800664c:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 800664e:	68fb      	ldr	r3, [r7, #12]
 8006650:	3b04      	subs	r3, #4
 8006652:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8006654:	68fb      	ldr	r3, [r7, #12]
 8006656:	f06f 0202 	mvn.w	r2, #2
 800665a:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 800665c:	68fb      	ldr	r3, [r7, #12]
 800665e:	3b20      	subs	r3, #32
 8006660:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8006662:	68fb      	ldr	r3, [r7, #12]
}
 8006664:	4618      	mov	r0, r3
 8006666:	3714      	adds	r7, #20
 8006668:	46bd      	mov	sp, r7
 800666a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800666e:	4770      	bx	lr
 8006670:	08006675 	.word	0x08006675

08006674 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8006674:	b480      	push	{r7}
 8006676:	b085      	sub	sp, #20
 8006678:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 800667a:	2300      	movs	r3, #0
 800667c:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 800667e:	4b13      	ldr	r3, [pc, #76]	@ (80066cc <prvTaskExitError+0x58>)
 8006680:	681b      	ldr	r3, [r3, #0]
 8006682:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006686:	d00b      	beq.n	80066a0 <prvTaskExitError+0x2c>
	__asm volatile
 8006688:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800668c:	f383 8811 	msr	BASEPRI, r3
 8006690:	f3bf 8f6f 	isb	sy
 8006694:	f3bf 8f4f 	dsb	sy
 8006698:	60fb      	str	r3, [r7, #12]
}
 800669a:	bf00      	nop
 800669c:	bf00      	nop
 800669e:	e7fd      	b.n	800669c <prvTaskExitError+0x28>
	__asm volatile
 80066a0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80066a4:	f383 8811 	msr	BASEPRI, r3
 80066a8:	f3bf 8f6f 	isb	sy
 80066ac:	f3bf 8f4f 	dsb	sy
 80066b0:	60bb      	str	r3, [r7, #8]
}
 80066b2:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 80066b4:	bf00      	nop
 80066b6:	687b      	ldr	r3, [r7, #4]
 80066b8:	2b00      	cmp	r3, #0
 80066ba:	d0fc      	beq.n	80066b6 <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 80066bc:	bf00      	nop
 80066be:	bf00      	nop
 80066c0:	3714      	adds	r7, #20
 80066c2:	46bd      	mov	sp, r7
 80066c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066c8:	4770      	bx	lr
 80066ca:	bf00      	nop
 80066cc:	20000014 	.word	0x20000014

080066d0 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 80066d0:	4b07      	ldr	r3, [pc, #28]	@ (80066f0 <pxCurrentTCBConst2>)
 80066d2:	6819      	ldr	r1, [r3, #0]
 80066d4:	6808      	ldr	r0, [r1, #0]
 80066d6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80066da:	f380 8809 	msr	PSP, r0
 80066de:	f3bf 8f6f 	isb	sy
 80066e2:	f04f 0000 	mov.w	r0, #0
 80066e6:	f380 8811 	msr	BASEPRI, r0
 80066ea:	4770      	bx	lr
 80066ec:	f3af 8000 	nop.w

080066f0 <pxCurrentTCBConst2>:
 80066f0:	20000c4c 	.word	0x20000c4c
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 80066f4:	bf00      	nop
 80066f6:	bf00      	nop

080066f8 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 80066f8:	4808      	ldr	r0, [pc, #32]	@ (800671c <prvPortStartFirstTask+0x24>)
 80066fa:	6800      	ldr	r0, [r0, #0]
 80066fc:	6800      	ldr	r0, [r0, #0]
 80066fe:	f380 8808 	msr	MSP, r0
 8006702:	f04f 0000 	mov.w	r0, #0
 8006706:	f380 8814 	msr	CONTROL, r0
 800670a:	b662      	cpsie	i
 800670c:	b661      	cpsie	f
 800670e:	f3bf 8f4f 	dsb	sy
 8006712:	f3bf 8f6f 	isb	sy
 8006716:	df00      	svc	0
 8006718:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800671a:	bf00      	nop
 800671c:	e000ed08 	.word	0xe000ed08

08006720 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8006720:	b580      	push	{r7, lr}
 8006722:	b086      	sub	sp, #24
 8006724:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8006726:	4b47      	ldr	r3, [pc, #284]	@ (8006844 <xPortStartScheduler+0x124>)
 8006728:	681b      	ldr	r3, [r3, #0]
 800672a:	4a47      	ldr	r2, [pc, #284]	@ (8006848 <xPortStartScheduler+0x128>)
 800672c:	4293      	cmp	r3, r2
 800672e:	d10b      	bne.n	8006748 <xPortStartScheduler+0x28>
	__asm volatile
 8006730:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006734:	f383 8811 	msr	BASEPRI, r3
 8006738:	f3bf 8f6f 	isb	sy
 800673c:	f3bf 8f4f 	dsb	sy
 8006740:	60fb      	str	r3, [r7, #12]
}
 8006742:	bf00      	nop
 8006744:	bf00      	nop
 8006746:	e7fd      	b.n	8006744 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8006748:	4b3e      	ldr	r3, [pc, #248]	@ (8006844 <xPortStartScheduler+0x124>)
 800674a:	681b      	ldr	r3, [r3, #0]
 800674c:	4a3f      	ldr	r2, [pc, #252]	@ (800684c <xPortStartScheduler+0x12c>)
 800674e:	4293      	cmp	r3, r2
 8006750:	d10b      	bne.n	800676a <xPortStartScheduler+0x4a>
	__asm volatile
 8006752:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006756:	f383 8811 	msr	BASEPRI, r3
 800675a:	f3bf 8f6f 	isb	sy
 800675e:	f3bf 8f4f 	dsb	sy
 8006762:	613b      	str	r3, [r7, #16]
}
 8006764:	bf00      	nop
 8006766:	bf00      	nop
 8006768:	e7fd      	b.n	8006766 <xPortStartScheduler+0x46>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800676a:	4b39      	ldr	r3, [pc, #228]	@ (8006850 <xPortStartScheduler+0x130>)
 800676c:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800676e:	697b      	ldr	r3, [r7, #20]
 8006770:	781b      	ldrb	r3, [r3, #0]
 8006772:	b2db      	uxtb	r3, r3
 8006774:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8006776:	697b      	ldr	r3, [r7, #20]
 8006778:	22ff      	movs	r2, #255	@ 0xff
 800677a:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 800677c:	697b      	ldr	r3, [r7, #20]
 800677e:	781b      	ldrb	r3, [r3, #0]
 8006780:	b2db      	uxtb	r3, r3
 8006782:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8006784:	78fb      	ldrb	r3, [r7, #3]
 8006786:	b2db      	uxtb	r3, r3
 8006788:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 800678c:	b2da      	uxtb	r2, r3
 800678e:	4b31      	ldr	r3, [pc, #196]	@ (8006854 <xPortStartScheduler+0x134>)
 8006790:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8006792:	4b31      	ldr	r3, [pc, #196]	@ (8006858 <xPortStartScheduler+0x138>)
 8006794:	2207      	movs	r2, #7
 8006796:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8006798:	e009      	b.n	80067ae <xPortStartScheduler+0x8e>
		{
			ulMaxPRIGROUPValue--;
 800679a:	4b2f      	ldr	r3, [pc, #188]	@ (8006858 <xPortStartScheduler+0x138>)
 800679c:	681b      	ldr	r3, [r3, #0]
 800679e:	3b01      	subs	r3, #1
 80067a0:	4a2d      	ldr	r2, [pc, #180]	@ (8006858 <xPortStartScheduler+0x138>)
 80067a2:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 80067a4:	78fb      	ldrb	r3, [r7, #3]
 80067a6:	b2db      	uxtb	r3, r3
 80067a8:	005b      	lsls	r3, r3, #1
 80067aa:	b2db      	uxtb	r3, r3
 80067ac:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 80067ae:	78fb      	ldrb	r3, [r7, #3]
 80067b0:	b2db      	uxtb	r3, r3
 80067b2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80067b6:	2b80      	cmp	r3, #128	@ 0x80
 80067b8:	d0ef      	beq.n	800679a <xPortStartScheduler+0x7a>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 80067ba:	4b27      	ldr	r3, [pc, #156]	@ (8006858 <xPortStartScheduler+0x138>)
 80067bc:	681b      	ldr	r3, [r3, #0]
 80067be:	f1c3 0307 	rsb	r3, r3, #7
 80067c2:	2b04      	cmp	r3, #4
 80067c4:	d00b      	beq.n	80067de <xPortStartScheduler+0xbe>
	__asm volatile
 80067c6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80067ca:	f383 8811 	msr	BASEPRI, r3
 80067ce:	f3bf 8f6f 	isb	sy
 80067d2:	f3bf 8f4f 	dsb	sy
 80067d6:	60bb      	str	r3, [r7, #8]
}
 80067d8:	bf00      	nop
 80067da:	bf00      	nop
 80067dc:	e7fd      	b.n	80067da <xPortStartScheduler+0xba>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 80067de:	4b1e      	ldr	r3, [pc, #120]	@ (8006858 <xPortStartScheduler+0x138>)
 80067e0:	681b      	ldr	r3, [r3, #0]
 80067e2:	021b      	lsls	r3, r3, #8
 80067e4:	4a1c      	ldr	r2, [pc, #112]	@ (8006858 <xPortStartScheduler+0x138>)
 80067e6:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 80067e8:	4b1b      	ldr	r3, [pc, #108]	@ (8006858 <xPortStartScheduler+0x138>)
 80067ea:	681b      	ldr	r3, [r3, #0]
 80067ec:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 80067f0:	4a19      	ldr	r2, [pc, #100]	@ (8006858 <xPortStartScheduler+0x138>)
 80067f2:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 80067f4:	687b      	ldr	r3, [r7, #4]
 80067f6:	b2da      	uxtb	r2, r3
 80067f8:	697b      	ldr	r3, [r7, #20]
 80067fa:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 80067fc:	4b17      	ldr	r3, [pc, #92]	@ (800685c <xPortStartScheduler+0x13c>)
 80067fe:	681b      	ldr	r3, [r3, #0]
 8006800:	4a16      	ldr	r2, [pc, #88]	@ (800685c <xPortStartScheduler+0x13c>)
 8006802:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8006806:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8006808:	4b14      	ldr	r3, [pc, #80]	@ (800685c <xPortStartScheduler+0x13c>)
 800680a:	681b      	ldr	r3, [r3, #0]
 800680c:	4a13      	ldr	r2, [pc, #76]	@ (800685c <xPortStartScheduler+0x13c>)
 800680e:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 8006812:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8006814:	f000 f8da 	bl	80069cc <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8006818:	4b11      	ldr	r3, [pc, #68]	@ (8006860 <xPortStartScheduler+0x140>)
 800681a:	2200      	movs	r2, #0
 800681c:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 800681e:	f000 f8f9 	bl	8006a14 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8006822:	4b10      	ldr	r3, [pc, #64]	@ (8006864 <xPortStartScheduler+0x144>)
 8006824:	681b      	ldr	r3, [r3, #0]
 8006826:	4a0f      	ldr	r2, [pc, #60]	@ (8006864 <xPortStartScheduler+0x144>)
 8006828:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 800682c:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 800682e:	f7ff ff63 	bl	80066f8 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8006832:	f7ff fd35 	bl	80062a0 <vTaskSwitchContext>
	prvTaskExitError();
 8006836:	f7ff ff1d 	bl	8006674 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800683a:	2300      	movs	r3, #0
}
 800683c:	4618      	mov	r0, r3
 800683e:	3718      	adds	r7, #24
 8006840:	46bd      	mov	sp, r7
 8006842:	bd80      	pop	{r7, pc}
 8006844:	e000ed00 	.word	0xe000ed00
 8006848:	410fc271 	.word	0x410fc271
 800684c:	410fc270 	.word	0x410fc270
 8006850:	e000e400 	.word	0xe000e400
 8006854:	20000d78 	.word	0x20000d78
 8006858:	20000d7c 	.word	0x20000d7c
 800685c:	e000ed20 	.word	0xe000ed20
 8006860:	20000014 	.word	0x20000014
 8006864:	e000ef34 	.word	0xe000ef34

08006868 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8006868:	b480      	push	{r7}
 800686a:	b083      	sub	sp, #12
 800686c:	af00      	add	r7, sp, #0
	__asm volatile
 800686e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006872:	f383 8811 	msr	BASEPRI, r3
 8006876:	f3bf 8f6f 	isb	sy
 800687a:	f3bf 8f4f 	dsb	sy
 800687e:	607b      	str	r3, [r7, #4]
}
 8006880:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8006882:	4b10      	ldr	r3, [pc, #64]	@ (80068c4 <vPortEnterCritical+0x5c>)
 8006884:	681b      	ldr	r3, [r3, #0]
 8006886:	3301      	adds	r3, #1
 8006888:	4a0e      	ldr	r2, [pc, #56]	@ (80068c4 <vPortEnterCritical+0x5c>)
 800688a:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 800688c:	4b0d      	ldr	r3, [pc, #52]	@ (80068c4 <vPortEnterCritical+0x5c>)
 800688e:	681b      	ldr	r3, [r3, #0]
 8006890:	2b01      	cmp	r3, #1
 8006892:	d110      	bne.n	80068b6 <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8006894:	4b0c      	ldr	r3, [pc, #48]	@ (80068c8 <vPortEnterCritical+0x60>)
 8006896:	681b      	ldr	r3, [r3, #0]
 8006898:	b2db      	uxtb	r3, r3
 800689a:	2b00      	cmp	r3, #0
 800689c:	d00b      	beq.n	80068b6 <vPortEnterCritical+0x4e>
	__asm volatile
 800689e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80068a2:	f383 8811 	msr	BASEPRI, r3
 80068a6:	f3bf 8f6f 	isb	sy
 80068aa:	f3bf 8f4f 	dsb	sy
 80068ae:	603b      	str	r3, [r7, #0]
}
 80068b0:	bf00      	nop
 80068b2:	bf00      	nop
 80068b4:	e7fd      	b.n	80068b2 <vPortEnterCritical+0x4a>
	}
}
 80068b6:	bf00      	nop
 80068b8:	370c      	adds	r7, #12
 80068ba:	46bd      	mov	sp, r7
 80068bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068c0:	4770      	bx	lr
 80068c2:	bf00      	nop
 80068c4:	20000014 	.word	0x20000014
 80068c8:	e000ed04 	.word	0xe000ed04

080068cc <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 80068cc:	b480      	push	{r7}
 80068ce:	b083      	sub	sp, #12
 80068d0:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 80068d2:	4b12      	ldr	r3, [pc, #72]	@ (800691c <vPortExitCritical+0x50>)
 80068d4:	681b      	ldr	r3, [r3, #0]
 80068d6:	2b00      	cmp	r3, #0
 80068d8:	d10b      	bne.n	80068f2 <vPortExitCritical+0x26>
	__asm volatile
 80068da:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80068de:	f383 8811 	msr	BASEPRI, r3
 80068e2:	f3bf 8f6f 	isb	sy
 80068e6:	f3bf 8f4f 	dsb	sy
 80068ea:	607b      	str	r3, [r7, #4]
}
 80068ec:	bf00      	nop
 80068ee:	bf00      	nop
 80068f0:	e7fd      	b.n	80068ee <vPortExitCritical+0x22>
	uxCriticalNesting--;
 80068f2:	4b0a      	ldr	r3, [pc, #40]	@ (800691c <vPortExitCritical+0x50>)
 80068f4:	681b      	ldr	r3, [r3, #0]
 80068f6:	3b01      	subs	r3, #1
 80068f8:	4a08      	ldr	r2, [pc, #32]	@ (800691c <vPortExitCritical+0x50>)
 80068fa:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 80068fc:	4b07      	ldr	r3, [pc, #28]	@ (800691c <vPortExitCritical+0x50>)
 80068fe:	681b      	ldr	r3, [r3, #0]
 8006900:	2b00      	cmp	r3, #0
 8006902:	d105      	bne.n	8006910 <vPortExitCritical+0x44>
 8006904:	2300      	movs	r3, #0
 8006906:	603b      	str	r3, [r7, #0]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8006908:	683b      	ldr	r3, [r7, #0]
 800690a:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 800690e:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8006910:	bf00      	nop
 8006912:	370c      	adds	r7, #12
 8006914:	46bd      	mov	sp, r7
 8006916:	f85d 7b04 	ldr.w	r7, [sp], #4
 800691a:	4770      	bx	lr
 800691c:	20000014 	.word	0x20000014

08006920 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8006920:	f3ef 8009 	mrs	r0, PSP
 8006924:	f3bf 8f6f 	isb	sy
 8006928:	4b15      	ldr	r3, [pc, #84]	@ (8006980 <pxCurrentTCBConst>)
 800692a:	681a      	ldr	r2, [r3, #0]
 800692c:	f01e 0f10 	tst.w	lr, #16
 8006930:	bf08      	it	eq
 8006932:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8006936:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800693a:	6010      	str	r0, [r2, #0]
 800693c:	e92d 0009 	stmdb	sp!, {r0, r3}
 8006940:	f04f 0050 	mov.w	r0, #80	@ 0x50
 8006944:	f380 8811 	msr	BASEPRI, r0
 8006948:	f3bf 8f4f 	dsb	sy
 800694c:	f3bf 8f6f 	isb	sy
 8006950:	f7ff fca6 	bl	80062a0 <vTaskSwitchContext>
 8006954:	f04f 0000 	mov.w	r0, #0
 8006958:	f380 8811 	msr	BASEPRI, r0
 800695c:	bc09      	pop	{r0, r3}
 800695e:	6819      	ldr	r1, [r3, #0]
 8006960:	6808      	ldr	r0, [r1, #0]
 8006962:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006966:	f01e 0f10 	tst.w	lr, #16
 800696a:	bf08      	it	eq
 800696c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8006970:	f380 8809 	msr	PSP, r0
 8006974:	f3bf 8f6f 	isb	sy
 8006978:	4770      	bx	lr
 800697a:	bf00      	nop
 800697c:	f3af 8000 	nop.w

08006980 <pxCurrentTCBConst>:
 8006980:	20000c4c 	.word	0x20000c4c
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8006984:	bf00      	nop
 8006986:	bf00      	nop

08006988 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8006988:	b580      	push	{r7, lr}
 800698a:	b082      	sub	sp, #8
 800698c:	af00      	add	r7, sp, #0
	__asm volatile
 800698e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006992:	f383 8811 	msr	BASEPRI, r3
 8006996:	f3bf 8f6f 	isb	sy
 800699a:	f3bf 8f4f 	dsb	sy
 800699e:	607b      	str	r3, [r7, #4]
}
 80069a0:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 80069a2:	f7ff fbc3 	bl	800612c <xTaskIncrementTick>
 80069a6:	4603      	mov	r3, r0
 80069a8:	2b00      	cmp	r3, #0
 80069aa:	d003      	beq.n	80069b4 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 80069ac:	4b06      	ldr	r3, [pc, #24]	@ (80069c8 <xPortSysTickHandler+0x40>)
 80069ae:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80069b2:	601a      	str	r2, [r3, #0]
 80069b4:	2300      	movs	r3, #0
 80069b6:	603b      	str	r3, [r7, #0]
	__asm volatile
 80069b8:	683b      	ldr	r3, [r7, #0]
 80069ba:	f383 8811 	msr	BASEPRI, r3
}
 80069be:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 80069c0:	bf00      	nop
 80069c2:	3708      	adds	r7, #8
 80069c4:	46bd      	mov	sp, r7
 80069c6:	bd80      	pop	{r7, pc}
 80069c8:	e000ed04 	.word	0xe000ed04

080069cc <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 80069cc:	b480      	push	{r7}
 80069ce:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 80069d0:	4b0b      	ldr	r3, [pc, #44]	@ (8006a00 <vPortSetupTimerInterrupt+0x34>)
 80069d2:	2200      	movs	r2, #0
 80069d4:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 80069d6:	4b0b      	ldr	r3, [pc, #44]	@ (8006a04 <vPortSetupTimerInterrupt+0x38>)
 80069d8:	2200      	movs	r2, #0
 80069da:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 80069dc:	4b0a      	ldr	r3, [pc, #40]	@ (8006a08 <vPortSetupTimerInterrupt+0x3c>)
 80069de:	681b      	ldr	r3, [r3, #0]
 80069e0:	4a0a      	ldr	r2, [pc, #40]	@ (8006a0c <vPortSetupTimerInterrupt+0x40>)
 80069e2:	fba2 2303 	umull	r2, r3, r2, r3
 80069e6:	099b      	lsrs	r3, r3, #6
 80069e8:	4a09      	ldr	r2, [pc, #36]	@ (8006a10 <vPortSetupTimerInterrupt+0x44>)
 80069ea:	3b01      	subs	r3, #1
 80069ec:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 80069ee:	4b04      	ldr	r3, [pc, #16]	@ (8006a00 <vPortSetupTimerInterrupt+0x34>)
 80069f0:	2207      	movs	r2, #7
 80069f2:	601a      	str	r2, [r3, #0]
}
 80069f4:	bf00      	nop
 80069f6:	46bd      	mov	sp, r7
 80069f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069fc:	4770      	bx	lr
 80069fe:	bf00      	nop
 8006a00:	e000e010 	.word	0xe000e010
 8006a04:	e000e018 	.word	0xe000e018
 8006a08:	20000008 	.word	0x20000008
 8006a0c:	10624dd3 	.word	0x10624dd3
 8006a10:	e000e014 	.word	0xe000e014

08006a14 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8006a14:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 8006a24 <vPortEnableVFP+0x10>
 8006a18:	6801      	ldr	r1, [r0, #0]
 8006a1a:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8006a1e:	6001      	str	r1, [r0, #0]
 8006a20:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8006a22:	bf00      	nop
 8006a24:	e000ed88 	.word	0xe000ed88

08006a28 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8006a28:	b580      	push	{r7, lr}
 8006a2a:	b08a      	sub	sp, #40	@ 0x28
 8006a2c:	af00      	add	r7, sp, #0
 8006a2e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8006a30:	2300      	movs	r3, #0
 8006a32:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8006a34:	f7ff face 	bl	8005fd4 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8006a38:	4b5c      	ldr	r3, [pc, #368]	@ (8006bac <pvPortMalloc+0x184>)
 8006a3a:	681b      	ldr	r3, [r3, #0]
 8006a3c:	2b00      	cmp	r3, #0
 8006a3e:	d101      	bne.n	8006a44 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8006a40:	f000 f924 	bl	8006c8c <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8006a44:	4b5a      	ldr	r3, [pc, #360]	@ (8006bb0 <pvPortMalloc+0x188>)
 8006a46:	681a      	ldr	r2, [r3, #0]
 8006a48:	687b      	ldr	r3, [r7, #4]
 8006a4a:	4013      	ands	r3, r2
 8006a4c:	2b00      	cmp	r3, #0
 8006a4e:	f040 8095 	bne.w	8006b7c <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8006a52:	687b      	ldr	r3, [r7, #4]
 8006a54:	2b00      	cmp	r3, #0
 8006a56:	d01e      	beq.n	8006a96 <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 8006a58:	2208      	movs	r2, #8
 8006a5a:	687b      	ldr	r3, [r7, #4]
 8006a5c:	4413      	add	r3, r2
 8006a5e:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8006a60:	687b      	ldr	r3, [r7, #4]
 8006a62:	f003 0307 	and.w	r3, r3, #7
 8006a66:	2b00      	cmp	r3, #0
 8006a68:	d015      	beq.n	8006a96 <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8006a6a:	687b      	ldr	r3, [r7, #4]
 8006a6c:	f023 0307 	bic.w	r3, r3, #7
 8006a70:	3308      	adds	r3, #8
 8006a72:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8006a74:	687b      	ldr	r3, [r7, #4]
 8006a76:	f003 0307 	and.w	r3, r3, #7
 8006a7a:	2b00      	cmp	r3, #0
 8006a7c:	d00b      	beq.n	8006a96 <pvPortMalloc+0x6e>
	__asm volatile
 8006a7e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006a82:	f383 8811 	msr	BASEPRI, r3
 8006a86:	f3bf 8f6f 	isb	sy
 8006a8a:	f3bf 8f4f 	dsb	sy
 8006a8e:	617b      	str	r3, [r7, #20]
}
 8006a90:	bf00      	nop
 8006a92:	bf00      	nop
 8006a94:	e7fd      	b.n	8006a92 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8006a96:	687b      	ldr	r3, [r7, #4]
 8006a98:	2b00      	cmp	r3, #0
 8006a9a:	d06f      	beq.n	8006b7c <pvPortMalloc+0x154>
 8006a9c:	4b45      	ldr	r3, [pc, #276]	@ (8006bb4 <pvPortMalloc+0x18c>)
 8006a9e:	681b      	ldr	r3, [r3, #0]
 8006aa0:	687a      	ldr	r2, [r7, #4]
 8006aa2:	429a      	cmp	r2, r3
 8006aa4:	d86a      	bhi.n	8006b7c <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 8006aa6:	4b44      	ldr	r3, [pc, #272]	@ (8006bb8 <pvPortMalloc+0x190>)
 8006aa8:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 8006aaa:	4b43      	ldr	r3, [pc, #268]	@ (8006bb8 <pvPortMalloc+0x190>)
 8006aac:	681b      	ldr	r3, [r3, #0]
 8006aae:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8006ab0:	e004      	b.n	8006abc <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 8006ab2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006ab4:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 8006ab6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006ab8:	681b      	ldr	r3, [r3, #0]
 8006aba:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8006abc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006abe:	685b      	ldr	r3, [r3, #4]
 8006ac0:	687a      	ldr	r2, [r7, #4]
 8006ac2:	429a      	cmp	r2, r3
 8006ac4:	d903      	bls.n	8006ace <pvPortMalloc+0xa6>
 8006ac6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006ac8:	681b      	ldr	r3, [r3, #0]
 8006aca:	2b00      	cmp	r3, #0
 8006acc:	d1f1      	bne.n	8006ab2 <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8006ace:	4b37      	ldr	r3, [pc, #220]	@ (8006bac <pvPortMalloc+0x184>)
 8006ad0:	681b      	ldr	r3, [r3, #0]
 8006ad2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006ad4:	429a      	cmp	r2, r3
 8006ad6:	d051      	beq.n	8006b7c <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8006ad8:	6a3b      	ldr	r3, [r7, #32]
 8006ada:	681b      	ldr	r3, [r3, #0]
 8006adc:	2208      	movs	r2, #8
 8006ade:	4413      	add	r3, r2
 8006ae0:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8006ae2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006ae4:	681a      	ldr	r2, [r3, #0]
 8006ae6:	6a3b      	ldr	r3, [r7, #32]
 8006ae8:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8006aea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006aec:	685a      	ldr	r2, [r3, #4]
 8006aee:	687b      	ldr	r3, [r7, #4]
 8006af0:	1ad2      	subs	r2, r2, r3
 8006af2:	2308      	movs	r3, #8
 8006af4:	005b      	lsls	r3, r3, #1
 8006af6:	429a      	cmp	r2, r3
 8006af8:	d920      	bls.n	8006b3c <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8006afa:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006afc:	687b      	ldr	r3, [r7, #4]
 8006afe:	4413      	add	r3, r2
 8006b00:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8006b02:	69bb      	ldr	r3, [r7, #24]
 8006b04:	f003 0307 	and.w	r3, r3, #7
 8006b08:	2b00      	cmp	r3, #0
 8006b0a:	d00b      	beq.n	8006b24 <pvPortMalloc+0xfc>
	__asm volatile
 8006b0c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006b10:	f383 8811 	msr	BASEPRI, r3
 8006b14:	f3bf 8f6f 	isb	sy
 8006b18:	f3bf 8f4f 	dsb	sy
 8006b1c:	613b      	str	r3, [r7, #16]
}
 8006b1e:	bf00      	nop
 8006b20:	bf00      	nop
 8006b22:	e7fd      	b.n	8006b20 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8006b24:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006b26:	685a      	ldr	r2, [r3, #4]
 8006b28:	687b      	ldr	r3, [r7, #4]
 8006b2a:	1ad2      	subs	r2, r2, r3
 8006b2c:	69bb      	ldr	r3, [r7, #24]
 8006b2e:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8006b30:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006b32:	687a      	ldr	r2, [r7, #4]
 8006b34:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8006b36:	69b8      	ldr	r0, [r7, #24]
 8006b38:	f000 f90a 	bl	8006d50 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8006b3c:	4b1d      	ldr	r3, [pc, #116]	@ (8006bb4 <pvPortMalloc+0x18c>)
 8006b3e:	681a      	ldr	r2, [r3, #0]
 8006b40:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006b42:	685b      	ldr	r3, [r3, #4]
 8006b44:	1ad3      	subs	r3, r2, r3
 8006b46:	4a1b      	ldr	r2, [pc, #108]	@ (8006bb4 <pvPortMalloc+0x18c>)
 8006b48:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8006b4a:	4b1a      	ldr	r3, [pc, #104]	@ (8006bb4 <pvPortMalloc+0x18c>)
 8006b4c:	681a      	ldr	r2, [r3, #0]
 8006b4e:	4b1b      	ldr	r3, [pc, #108]	@ (8006bbc <pvPortMalloc+0x194>)
 8006b50:	681b      	ldr	r3, [r3, #0]
 8006b52:	429a      	cmp	r2, r3
 8006b54:	d203      	bcs.n	8006b5e <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8006b56:	4b17      	ldr	r3, [pc, #92]	@ (8006bb4 <pvPortMalloc+0x18c>)
 8006b58:	681b      	ldr	r3, [r3, #0]
 8006b5a:	4a18      	ldr	r2, [pc, #96]	@ (8006bbc <pvPortMalloc+0x194>)
 8006b5c:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8006b5e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006b60:	685a      	ldr	r2, [r3, #4]
 8006b62:	4b13      	ldr	r3, [pc, #76]	@ (8006bb0 <pvPortMalloc+0x188>)
 8006b64:	681b      	ldr	r3, [r3, #0]
 8006b66:	431a      	orrs	r2, r3
 8006b68:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006b6a:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8006b6c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006b6e:	2200      	movs	r2, #0
 8006b70:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 8006b72:	4b13      	ldr	r3, [pc, #76]	@ (8006bc0 <pvPortMalloc+0x198>)
 8006b74:	681b      	ldr	r3, [r3, #0]
 8006b76:	3301      	adds	r3, #1
 8006b78:	4a11      	ldr	r2, [pc, #68]	@ (8006bc0 <pvPortMalloc+0x198>)
 8006b7a:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8006b7c:	f7ff fa38 	bl	8005ff0 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8006b80:	69fb      	ldr	r3, [r7, #28]
 8006b82:	f003 0307 	and.w	r3, r3, #7
 8006b86:	2b00      	cmp	r3, #0
 8006b88:	d00b      	beq.n	8006ba2 <pvPortMalloc+0x17a>
	__asm volatile
 8006b8a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006b8e:	f383 8811 	msr	BASEPRI, r3
 8006b92:	f3bf 8f6f 	isb	sy
 8006b96:	f3bf 8f4f 	dsb	sy
 8006b9a:	60fb      	str	r3, [r7, #12]
}
 8006b9c:	bf00      	nop
 8006b9e:	bf00      	nop
 8006ba0:	e7fd      	b.n	8006b9e <pvPortMalloc+0x176>
	return pvReturn;
 8006ba2:	69fb      	ldr	r3, [r7, #28]
}
 8006ba4:	4618      	mov	r0, r3
 8006ba6:	3728      	adds	r7, #40	@ 0x28
 8006ba8:	46bd      	mov	sp, r7
 8006baa:	bd80      	pop	{r7, pc}
 8006bac:	20001940 	.word	0x20001940
 8006bb0:	20001954 	.word	0x20001954
 8006bb4:	20001944 	.word	0x20001944
 8006bb8:	20001938 	.word	0x20001938
 8006bbc:	20001948 	.word	0x20001948
 8006bc0:	2000194c 	.word	0x2000194c

08006bc4 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8006bc4:	b580      	push	{r7, lr}
 8006bc6:	b086      	sub	sp, #24
 8006bc8:	af00      	add	r7, sp, #0
 8006bca:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8006bcc:	687b      	ldr	r3, [r7, #4]
 8006bce:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8006bd0:	687b      	ldr	r3, [r7, #4]
 8006bd2:	2b00      	cmp	r3, #0
 8006bd4:	d04f      	beq.n	8006c76 <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 8006bd6:	2308      	movs	r3, #8
 8006bd8:	425b      	negs	r3, r3
 8006bda:	697a      	ldr	r2, [r7, #20]
 8006bdc:	4413      	add	r3, r2
 8006bde:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8006be0:	697b      	ldr	r3, [r7, #20]
 8006be2:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8006be4:	693b      	ldr	r3, [r7, #16]
 8006be6:	685a      	ldr	r2, [r3, #4]
 8006be8:	4b25      	ldr	r3, [pc, #148]	@ (8006c80 <vPortFree+0xbc>)
 8006bea:	681b      	ldr	r3, [r3, #0]
 8006bec:	4013      	ands	r3, r2
 8006bee:	2b00      	cmp	r3, #0
 8006bf0:	d10b      	bne.n	8006c0a <vPortFree+0x46>
	__asm volatile
 8006bf2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006bf6:	f383 8811 	msr	BASEPRI, r3
 8006bfa:	f3bf 8f6f 	isb	sy
 8006bfe:	f3bf 8f4f 	dsb	sy
 8006c02:	60fb      	str	r3, [r7, #12]
}
 8006c04:	bf00      	nop
 8006c06:	bf00      	nop
 8006c08:	e7fd      	b.n	8006c06 <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8006c0a:	693b      	ldr	r3, [r7, #16]
 8006c0c:	681b      	ldr	r3, [r3, #0]
 8006c0e:	2b00      	cmp	r3, #0
 8006c10:	d00b      	beq.n	8006c2a <vPortFree+0x66>
	__asm volatile
 8006c12:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006c16:	f383 8811 	msr	BASEPRI, r3
 8006c1a:	f3bf 8f6f 	isb	sy
 8006c1e:	f3bf 8f4f 	dsb	sy
 8006c22:	60bb      	str	r3, [r7, #8]
}
 8006c24:	bf00      	nop
 8006c26:	bf00      	nop
 8006c28:	e7fd      	b.n	8006c26 <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8006c2a:	693b      	ldr	r3, [r7, #16]
 8006c2c:	685a      	ldr	r2, [r3, #4]
 8006c2e:	4b14      	ldr	r3, [pc, #80]	@ (8006c80 <vPortFree+0xbc>)
 8006c30:	681b      	ldr	r3, [r3, #0]
 8006c32:	4013      	ands	r3, r2
 8006c34:	2b00      	cmp	r3, #0
 8006c36:	d01e      	beq.n	8006c76 <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8006c38:	693b      	ldr	r3, [r7, #16]
 8006c3a:	681b      	ldr	r3, [r3, #0]
 8006c3c:	2b00      	cmp	r3, #0
 8006c3e:	d11a      	bne.n	8006c76 <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8006c40:	693b      	ldr	r3, [r7, #16]
 8006c42:	685a      	ldr	r2, [r3, #4]
 8006c44:	4b0e      	ldr	r3, [pc, #56]	@ (8006c80 <vPortFree+0xbc>)
 8006c46:	681b      	ldr	r3, [r3, #0]
 8006c48:	43db      	mvns	r3, r3
 8006c4a:	401a      	ands	r2, r3
 8006c4c:	693b      	ldr	r3, [r7, #16]
 8006c4e:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8006c50:	f7ff f9c0 	bl	8005fd4 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8006c54:	693b      	ldr	r3, [r7, #16]
 8006c56:	685a      	ldr	r2, [r3, #4]
 8006c58:	4b0a      	ldr	r3, [pc, #40]	@ (8006c84 <vPortFree+0xc0>)
 8006c5a:	681b      	ldr	r3, [r3, #0]
 8006c5c:	4413      	add	r3, r2
 8006c5e:	4a09      	ldr	r2, [pc, #36]	@ (8006c84 <vPortFree+0xc0>)
 8006c60:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8006c62:	6938      	ldr	r0, [r7, #16]
 8006c64:	f000 f874 	bl	8006d50 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 8006c68:	4b07      	ldr	r3, [pc, #28]	@ (8006c88 <vPortFree+0xc4>)
 8006c6a:	681b      	ldr	r3, [r3, #0]
 8006c6c:	3301      	adds	r3, #1
 8006c6e:	4a06      	ldr	r2, [pc, #24]	@ (8006c88 <vPortFree+0xc4>)
 8006c70:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 8006c72:	f7ff f9bd 	bl	8005ff0 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 8006c76:	bf00      	nop
 8006c78:	3718      	adds	r7, #24
 8006c7a:	46bd      	mov	sp, r7
 8006c7c:	bd80      	pop	{r7, pc}
 8006c7e:	bf00      	nop
 8006c80:	20001954 	.word	0x20001954
 8006c84:	20001944 	.word	0x20001944
 8006c88:	20001950 	.word	0x20001950

08006c8c <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8006c8c:	b480      	push	{r7}
 8006c8e:	b085      	sub	sp, #20
 8006c90:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8006c92:	f640 33b8 	movw	r3, #3000	@ 0xbb8
 8006c96:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8006c98:	4b27      	ldr	r3, [pc, #156]	@ (8006d38 <prvHeapInit+0xac>)
 8006c9a:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8006c9c:	68fb      	ldr	r3, [r7, #12]
 8006c9e:	f003 0307 	and.w	r3, r3, #7
 8006ca2:	2b00      	cmp	r3, #0
 8006ca4:	d00c      	beq.n	8006cc0 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8006ca6:	68fb      	ldr	r3, [r7, #12]
 8006ca8:	3307      	adds	r3, #7
 8006caa:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8006cac:	68fb      	ldr	r3, [r7, #12]
 8006cae:	f023 0307 	bic.w	r3, r3, #7
 8006cb2:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8006cb4:	68ba      	ldr	r2, [r7, #8]
 8006cb6:	68fb      	ldr	r3, [r7, #12]
 8006cb8:	1ad3      	subs	r3, r2, r3
 8006cba:	4a1f      	ldr	r2, [pc, #124]	@ (8006d38 <prvHeapInit+0xac>)
 8006cbc:	4413      	add	r3, r2
 8006cbe:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8006cc0:	68fb      	ldr	r3, [r7, #12]
 8006cc2:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8006cc4:	4a1d      	ldr	r2, [pc, #116]	@ (8006d3c <prvHeapInit+0xb0>)
 8006cc6:	687b      	ldr	r3, [r7, #4]
 8006cc8:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8006cca:	4b1c      	ldr	r3, [pc, #112]	@ (8006d3c <prvHeapInit+0xb0>)
 8006ccc:	2200      	movs	r2, #0
 8006cce:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8006cd0:	687b      	ldr	r3, [r7, #4]
 8006cd2:	68ba      	ldr	r2, [r7, #8]
 8006cd4:	4413      	add	r3, r2
 8006cd6:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8006cd8:	2208      	movs	r2, #8
 8006cda:	68fb      	ldr	r3, [r7, #12]
 8006cdc:	1a9b      	subs	r3, r3, r2
 8006cde:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8006ce0:	68fb      	ldr	r3, [r7, #12]
 8006ce2:	f023 0307 	bic.w	r3, r3, #7
 8006ce6:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8006ce8:	68fb      	ldr	r3, [r7, #12]
 8006cea:	4a15      	ldr	r2, [pc, #84]	@ (8006d40 <prvHeapInit+0xb4>)
 8006cec:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8006cee:	4b14      	ldr	r3, [pc, #80]	@ (8006d40 <prvHeapInit+0xb4>)
 8006cf0:	681b      	ldr	r3, [r3, #0]
 8006cf2:	2200      	movs	r2, #0
 8006cf4:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 8006cf6:	4b12      	ldr	r3, [pc, #72]	@ (8006d40 <prvHeapInit+0xb4>)
 8006cf8:	681b      	ldr	r3, [r3, #0]
 8006cfa:	2200      	movs	r2, #0
 8006cfc:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8006cfe:	687b      	ldr	r3, [r7, #4]
 8006d00:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8006d02:	683b      	ldr	r3, [r7, #0]
 8006d04:	68fa      	ldr	r2, [r7, #12]
 8006d06:	1ad2      	subs	r2, r2, r3
 8006d08:	683b      	ldr	r3, [r7, #0]
 8006d0a:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8006d0c:	4b0c      	ldr	r3, [pc, #48]	@ (8006d40 <prvHeapInit+0xb4>)
 8006d0e:	681a      	ldr	r2, [r3, #0]
 8006d10:	683b      	ldr	r3, [r7, #0]
 8006d12:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8006d14:	683b      	ldr	r3, [r7, #0]
 8006d16:	685b      	ldr	r3, [r3, #4]
 8006d18:	4a0a      	ldr	r2, [pc, #40]	@ (8006d44 <prvHeapInit+0xb8>)
 8006d1a:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8006d1c:	683b      	ldr	r3, [r7, #0]
 8006d1e:	685b      	ldr	r3, [r3, #4]
 8006d20:	4a09      	ldr	r2, [pc, #36]	@ (8006d48 <prvHeapInit+0xbc>)
 8006d22:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8006d24:	4b09      	ldr	r3, [pc, #36]	@ (8006d4c <prvHeapInit+0xc0>)
 8006d26:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 8006d2a:	601a      	str	r2, [r3, #0]
}
 8006d2c:	bf00      	nop
 8006d2e:	3714      	adds	r7, #20
 8006d30:	46bd      	mov	sp, r7
 8006d32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d36:	4770      	bx	lr
 8006d38:	20000d80 	.word	0x20000d80
 8006d3c:	20001938 	.word	0x20001938
 8006d40:	20001940 	.word	0x20001940
 8006d44:	20001948 	.word	0x20001948
 8006d48:	20001944 	.word	0x20001944
 8006d4c:	20001954 	.word	0x20001954

08006d50 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8006d50:	b480      	push	{r7}
 8006d52:	b085      	sub	sp, #20
 8006d54:	af00      	add	r7, sp, #0
 8006d56:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8006d58:	4b28      	ldr	r3, [pc, #160]	@ (8006dfc <prvInsertBlockIntoFreeList+0xac>)
 8006d5a:	60fb      	str	r3, [r7, #12]
 8006d5c:	e002      	b.n	8006d64 <prvInsertBlockIntoFreeList+0x14>
 8006d5e:	68fb      	ldr	r3, [r7, #12]
 8006d60:	681b      	ldr	r3, [r3, #0]
 8006d62:	60fb      	str	r3, [r7, #12]
 8006d64:	68fb      	ldr	r3, [r7, #12]
 8006d66:	681b      	ldr	r3, [r3, #0]
 8006d68:	687a      	ldr	r2, [r7, #4]
 8006d6a:	429a      	cmp	r2, r3
 8006d6c:	d8f7      	bhi.n	8006d5e <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8006d6e:	68fb      	ldr	r3, [r7, #12]
 8006d70:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8006d72:	68fb      	ldr	r3, [r7, #12]
 8006d74:	685b      	ldr	r3, [r3, #4]
 8006d76:	68ba      	ldr	r2, [r7, #8]
 8006d78:	4413      	add	r3, r2
 8006d7a:	687a      	ldr	r2, [r7, #4]
 8006d7c:	429a      	cmp	r2, r3
 8006d7e:	d108      	bne.n	8006d92 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8006d80:	68fb      	ldr	r3, [r7, #12]
 8006d82:	685a      	ldr	r2, [r3, #4]
 8006d84:	687b      	ldr	r3, [r7, #4]
 8006d86:	685b      	ldr	r3, [r3, #4]
 8006d88:	441a      	add	r2, r3
 8006d8a:	68fb      	ldr	r3, [r7, #12]
 8006d8c:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8006d8e:	68fb      	ldr	r3, [r7, #12]
 8006d90:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 8006d92:	687b      	ldr	r3, [r7, #4]
 8006d94:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8006d96:	687b      	ldr	r3, [r7, #4]
 8006d98:	685b      	ldr	r3, [r3, #4]
 8006d9a:	68ba      	ldr	r2, [r7, #8]
 8006d9c:	441a      	add	r2, r3
 8006d9e:	68fb      	ldr	r3, [r7, #12]
 8006da0:	681b      	ldr	r3, [r3, #0]
 8006da2:	429a      	cmp	r2, r3
 8006da4:	d118      	bne.n	8006dd8 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 8006da6:	68fb      	ldr	r3, [r7, #12]
 8006da8:	681a      	ldr	r2, [r3, #0]
 8006daa:	4b15      	ldr	r3, [pc, #84]	@ (8006e00 <prvInsertBlockIntoFreeList+0xb0>)
 8006dac:	681b      	ldr	r3, [r3, #0]
 8006dae:	429a      	cmp	r2, r3
 8006db0:	d00d      	beq.n	8006dce <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8006db2:	687b      	ldr	r3, [r7, #4]
 8006db4:	685a      	ldr	r2, [r3, #4]
 8006db6:	68fb      	ldr	r3, [r7, #12]
 8006db8:	681b      	ldr	r3, [r3, #0]
 8006dba:	685b      	ldr	r3, [r3, #4]
 8006dbc:	441a      	add	r2, r3
 8006dbe:	687b      	ldr	r3, [r7, #4]
 8006dc0:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8006dc2:	68fb      	ldr	r3, [r7, #12]
 8006dc4:	681b      	ldr	r3, [r3, #0]
 8006dc6:	681a      	ldr	r2, [r3, #0]
 8006dc8:	687b      	ldr	r3, [r7, #4]
 8006dca:	601a      	str	r2, [r3, #0]
 8006dcc:	e008      	b.n	8006de0 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8006dce:	4b0c      	ldr	r3, [pc, #48]	@ (8006e00 <prvInsertBlockIntoFreeList+0xb0>)
 8006dd0:	681a      	ldr	r2, [r3, #0]
 8006dd2:	687b      	ldr	r3, [r7, #4]
 8006dd4:	601a      	str	r2, [r3, #0]
 8006dd6:	e003      	b.n	8006de0 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8006dd8:	68fb      	ldr	r3, [r7, #12]
 8006dda:	681a      	ldr	r2, [r3, #0]
 8006ddc:	687b      	ldr	r3, [r7, #4]
 8006dde:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8006de0:	68fa      	ldr	r2, [r7, #12]
 8006de2:	687b      	ldr	r3, [r7, #4]
 8006de4:	429a      	cmp	r2, r3
 8006de6:	d002      	beq.n	8006dee <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8006de8:	68fb      	ldr	r3, [r7, #12]
 8006dea:	687a      	ldr	r2, [r7, #4]
 8006dec:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8006dee:	bf00      	nop
 8006df0:	3714      	adds	r7, #20
 8006df2:	46bd      	mov	sp, r7
 8006df4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006df8:	4770      	bx	lr
 8006dfa:	bf00      	nop
 8006dfc:	20001938 	.word	0x20001938
 8006e00:	20001940 	.word	0x20001940

08006e04 <__cvt>:
 8006e04:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8006e08:	ec57 6b10 	vmov	r6, r7, d0
 8006e0c:	2f00      	cmp	r7, #0
 8006e0e:	460c      	mov	r4, r1
 8006e10:	4619      	mov	r1, r3
 8006e12:	463b      	mov	r3, r7
 8006e14:	bfbb      	ittet	lt
 8006e16:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 8006e1a:	461f      	movlt	r7, r3
 8006e1c:	2300      	movge	r3, #0
 8006e1e:	232d      	movlt	r3, #45	@ 0x2d
 8006e20:	700b      	strb	r3, [r1, #0]
 8006e22:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8006e24:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 8006e28:	4691      	mov	r9, r2
 8006e2a:	f023 0820 	bic.w	r8, r3, #32
 8006e2e:	bfbc      	itt	lt
 8006e30:	4632      	movlt	r2, r6
 8006e32:	4616      	movlt	r6, r2
 8006e34:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8006e38:	d005      	beq.n	8006e46 <__cvt+0x42>
 8006e3a:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 8006e3e:	d100      	bne.n	8006e42 <__cvt+0x3e>
 8006e40:	3401      	adds	r4, #1
 8006e42:	2102      	movs	r1, #2
 8006e44:	e000      	b.n	8006e48 <__cvt+0x44>
 8006e46:	2103      	movs	r1, #3
 8006e48:	ab03      	add	r3, sp, #12
 8006e4a:	9301      	str	r3, [sp, #4]
 8006e4c:	ab02      	add	r3, sp, #8
 8006e4e:	9300      	str	r3, [sp, #0]
 8006e50:	ec47 6b10 	vmov	d0, r6, r7
 8006e54:	4653      	mov	r3, sl
 8006e56:	4622      	mov	r2, r4
 8006e58:	f001 f87e 	bl	8007f58 <_dtoa_r>
 8006e5c:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 8006e60:	4605      	mov	r5, r0
 8006e62:	d119      	bne.n	8006e98 <__cvt+0x94>
 8006e64:	f019 0f01 	tst.w	r9, #1
 8006e68:	d00e      	beq.n	8006e88 <__cvt+0x84>
 8006e6a:	eb00 0904 	add.w	r9, r0, r4
 8006e6e:	2200      	movs	r2, #0
 8006e70:	2300      	movs	r3, #0
 8006e72:	4630      	mov	r0, r6
 8006e74:	4639      	mov	r1, r7
 8006e76:	f7f9 fe27 	bl	8000ac8 <__aeabi_dcmpeq>
 8006e7a:	b108      	cbz	r0, 8006e80 <__cvt+0x7c>
 8006e7c:	f8cd 900c 	str.w	r9, [sp, #12]
 8006e80:	2230      	movs	r2, #48	@ 0x30
 8006e82:	9b03      	ldr	r3, [sp, #12]
 8006e84:	454b      	cmp	r3, r9
 8006e86:	d31e      	bcc.n	8006ec6 <__cvt+0xc2>
 8006e88:	9b03      	ldr	r3, [sp, #12]
 8006e8a:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8006e8c:	1b5b      	subs	r3, r3, r5
 8006e8e:	4628      	mov	r0, r5
 8006e90:	6013      	str	r3, [r2, #0]
 8006e92:	b004      	add	sp, #16
 8006e94:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006e98:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8006e9c:	eb00 0904 	add.w	r9, r0, r4
 8006ea0:	d1e5      	bne.n	8006e6e <__cvt+0x6a>
 8006ea2:	7803      	ldrb	r3, [r0, #0]
 8006ea4:	2b30      	cmp	r3, #48	@ 0x30
 8006ea6:	d10a      	bne.n	8006ebe <__cvt+0xba>
 8006ea8:	2200      	movs	r2, #0
 8006eaa:	2300      	movs	r3, #0
 8006eac:	4630      	mov	r0, r6
 8006eae:	4639      	mov	r1, r7
 8006eb0:	f7f9 fe0a 	bl	8000ac8 <__aeabi_dcmpeq>
 8006eb4:	b918      	cbnz	r0, 8006ebe <__cvt+0xba>
 8006eb6:	f1c4 0401 	rsb	r4, r4, #1
 8006eba:	f8ca 4000 	str.w	r4, [sl]
 8006ebe:	f8da 3000 	ldr.w	r3, [sl]
 8006ec2:	4499      	add	r9, r3
 8006ec4:	e7d3      	b.n	8006e6e <__cvt+0x6a>
 8006ec6:	1c59      	adds	r1, r3, #1
 8006ec8:	9103      	str	r1, [sp, #12]
 8006eca:	701a      	strb	r2, [r3, #0]
 8006ecc:	e7d9      	b.n	8006e82 <__cvt+0x7e>

08006ece <__exponent>:
 8006ece:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8006ed0:	2900      	cmp	r1, #0
 8006ed2:	bfba      	itte	lt
 8006ed4:	4249      	neglt	r1, r1
 8006ed6:	232d      	movlt	r3, #45	@ 0x2d
 8006ed8:	232b      	movge	r3, #43	@ 0x2b
 8006eda:	2909      	cmp	r1, #9
 8006edc:	7002      	strb	r2, [r0, #0]
 8006ede:	7043      	strb	r3, [r0, #1]
 8006ee0:	dd29      	ble.n	8006f36 <__exponent+0x68>
 8006ee2:	f10d 0307 	add.w	r3, sp, #7
 8006ee6:	461d      	mov	r5, r3
 8006ee8:	270a      	movs	r7, #10
 8006eea:	461a      	mov	r2, r3
 8006eec:	fbb1 f6f7 	udiv	r6, r1, r7
 8006ef0:	fb07 1416 	mls	r4, r7, r6, r1
 8006ef4:	3430      	adds	r4, #48	@ 0x30
 8006ef6:	f802 4c01 	strb.w	r4, [r2, #-1]
 8006efa:	460c      	mov	r4, r1
 8006efc:	2c63      	cmp	r4, #99	@ 0x63
 8006efe:	f103 33ff 	add.w	r3, r3, #4294967295
 8006f02:	4631      	mov	r1, r6
 8006f04:	dcf1      	bgt.n	8006eea <__exponent+0x1c>
 8006f06:	3130      	adds	r1, #48	@ 0x30
 8006f08:	1e94      	subs	r4, r2, #2
 8006f0a:	f803 1c01 	strb.w	r1, [r3, #-1]
 8006f0e:	1c41      	adds	r1, r0, #1
 8006f10:	4623      	mov	r3, r4
 8006f12:	42ab      	cmp	r3, r5
 8006f14:	d30a      	bcc.n	8006f2c <__exponent+0x5e>
 8006f16:	f10d 0309 	add.w	r3, sp, #9
 8006f1a:	1a9b      	subs	r3, r3, r2
 8006f1c:	42ac      	cmp	r4, r5
 8006f1e:	bf88      	it	hi
 8006f20:	2300      	movhi	r3, #0
 8006f22:	3302      	adds	r3, #2
 8006f24:	4403      	add	r3, r0
 8006f26:	1a18      	subs	r0, r3, r0
 8006f28:	b003      	add	sp, #12
 8006f2a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006f2c:	f813 6b01 	ldrb.w	r6, [r3], #1
 8006f30:	f801 6f01 	strb.w	r6, [r1, #1]!
 8006f34:	e7ed      	b.n	8006f12 <__exponent+0x44>
 8006f36:	2330      	movs	r3, #48	@ 0x30
 8006f38:	3130      	adds	r1, #48	@ 0x30
 8006f3a:	7083      	strb	r3, [r0, #2]
 8006f3c:	70c1      	strb	r1, [r0, #3]
 8006f3e:	1d03      	adds	r3, r0, #4
 8006f40:	e7f1      	b.n	8006f26 <__exponent+0x58>
	...

08006f44 <_printf_float>:
 8006f44:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006f48:	b08d      	sub	sp, #52	@ 0x34
 8006f4a:	460c      	mov	r4, r1
 8006f4c:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 8006f50:	4616      	mov	r6, r2
 8006f52:	461f      	mov	r7, r3
 8006f54:	4605      	mov	r5, r0
 8006f56:	f000 fee9 	bl	8007d2c <_localeconv_r>
 8006f5a:	6803      	ldr	r3, [r0, #0]
 8006f5c:	9304      	str	r3, [sp, #16]
 8006f5e:	4618      	mov	r0, r3
 8006f60:	f7f9 f986 	bl	8000270 <strlen>
 8006f64:	2300      	movs	r3, #0
 8006f66:	930a      	str	r3, [sp, #40]	@ 0x28
 8006f68:	f8d8 3000 	ldr.w	r3, [r8]
 8006f6c:	9005      	str	r0, [sp, #20]
 8006f6e:	3307      	adds	r3, #7
 8006f70:	f023 0307 	bic.w	r3, r3, #7
 8006f74:	f103 0208 	add.w	r2, r3, #8
 8006f78:	f894 a018 	ldrb.w	sl, [r4, #24]
 8006f7c:	f8d4 b000 	ldr.w	fp, [r4]
 8006f80:	f8c8 2000 	str.w	r2, [r8]
 8006f84:	e9d3 8900 	ldrd	r8, r9, [r3]
 8006f88:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 8006f8c:	9307      	str	r3, [sp, #28]
 8006f8e:	f8cd 8018 	str.w	r8, [sp, #24]
 8006f92:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 8006f96:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8006f9a:	4b9c      	ldr	r3, [pc, #624]	@ (800720c <_printf_float+0x2c8>)
 8006f9c:	f04f 32ff 	mov.w	r2, #4294967295
 8006fa0:	f7f9 fdc4 	bl	8000b2c <__aeabi_dcmpun>
 8006fa4:	bb70      	cbnz	r0, 8007004 <_printf_float+0xc0>
 8006fa6:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8006faa:	4b98      	ldr	r3, [pc, #608]	@ (800720c <_printf_float+0x2c8>)
 8006fac:	f04f 32ff 	mov.w	r2, #4294967295
 8006fb0:	f7f9 fd9e 	bl	8000af0 <__aeabi_dcmple>
 8006fb4:	bb30      	cbnz	r0, 8007004 <_printf_float+0xc0>
 8006fb6:	2200      	movs	r2, #0
 8006fb8:	2300      	movs	r3, #0
 8006fba:	4640      	mov	r0, r8
 8006fbc:	4649      	mov	r1, r9
 8006fbe:	f7f9 fd8d 	bl	8000adc <__aeabi_dcmplt>
 8006fc2:	b110      	cbz	r0, 8006fca <_printf_float+0x86>
 8006fc4:	232d      	movs	r3, #45	@ 0x2d
 8006fc6:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8006fca:	4a91      	ldr	r2, [pc, #580]	@ (8007210 <_printf_float+0x2cc>)
 8006fcc:	4b91      	ldr	r3, [pc, #580]	@ (8007214 <_printf_float+0x2d0>)
 8006fce:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 8006fd2:	bf8c      	ite	hi
 8006fd4:	4690      	movhi	r8, r2
 8006fd6:	4698      	movls	r8, r3
 8006fd8:	2303      	movs	r3, #3
 8006fda:	6123      	str	r3, [r4, #16]
 8006fdc:	f02b 0304 	bic.w	r3, fp, #4
 8006fe0:	6023      	str	r3, [r4, #0]
 8006fe2:	f04f 0900 	mov.w	r9, #0
 8006fe6:	9700      	str	r7, [sp, #0]
 8006fe8:	4633      	mov	r3, r6
 8006fea:	aa0b      	add	r2, sp, #44	@ 0x2c
 8006fec:	4621      	mov	r1, r4
 8006fee:	4628      	mov	r0, r5
 8006ff0:	f000 f9d2 	bl	8007398 <_printf_common>
 8006ff4:	3001      	adds	r0, #1
 8006ff6:	f040 808d 	bne.w	8007114 <_printf_float+0x1d0>
 8006ffa:	f04f 30ff 	mov.w	r0, #4294967295
 8006ffe:	b00d      	add	sp, #52	@ 0x34
 8007000:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007004:	4642      	mov	r2, r8
 8007006:	464b      	mov	r3, r9
 8007008:	4640      	mov	r0, r8
 800700a:	4649      	mov	r1, r9
 800700c:	f7f9 fd8e 	bl	8000b2c <__aeabi_dcmpun>
 8007010:	b140      	cbz	r0, 8007024 <_printf_float+0xe0>
 8007012:	464b      	mov	r3, r9
 8007014:	2b00      	cmp	r3, #0
 8007016:	bfbc      	itt	lt
 8007018:	232d      	movlt	r3, #45	@ 0x2d
 800701a:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 800701e:	4a7e      	ldr	r2, [pc, #504]	@ (8007218 <_printf_float+0x2d4>)
 8007020:	4b7e      	ldr	r3, [pc, #504]	@ (800721c <_printf_float+0x2d8>)
 8007022:	e7d4      	b.n	8006fce <_printf_float+0x8a>
 8007024:	6863      	ldr	r3, [r4, #4]
 8007026:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 800702a:	9206      	str	r2, [sp, #24]
 800702c:	1c5a      	adds	r2, r3, #1
 800702e:	d13b      	bne.n	80070a8 <_printf_float+0x164>
 8007030:	2306      	movs	r3, #6
 8007032:	6063      	str	r3, [r4, #4]
 8007034:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 8007038:	2300      	movs	r3, #0
 800703a:	6022      	str	r2, [r4, #0]
 800703c:	9303      	str	r3, [sp, #12]
 800703e:	ab0a      	add	r3, sp, #40	@ 0x28
 8007040:	e9cd a301 	strd	sl, r3, [sp, #4]
 8007044:	ab09      	add	r3, sp, #36	@ 0x24
 8007046:	9300      	str	r3, [sp, #0]
 8007048:	6861      	ldr	r1, [r4, #4]
 800704a:	ec49 8b10 	vmov	d0, r8, r9
 800704e:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 8007052:	4628      	mov	r0, r5
 8007054:	f7ff fed6 	bl	8006e04 <__cvt>
 8007058:	9b06      	ldr	r3, [sp, #24]
 800705a:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800705c:	2b47      	cmp	r3, #71	@ 0x47
 800705e:	4680      	mov	r8, r0
 8007060:	d129      	bne.n	80070b6 <_printf_float+0x172>
 8007062:	1cc8      	adds	r0, r1, #3
 8007064:	db02      	blt.n	800706c <_printf_float+0x128>
 8007066:	6863      	ldr	r3, [r4, #4]
 8007068:	4299      	cmp	r1, r3
 800706a:	dd41      	ble.n	80070f0 <_printf_float+0x1ac>
 800706c:	f1aa 0a02 	sub.w	sl, sl, #2
 8007070:	fa5f fa8a 	uxtb.w	sl, sl
 8007074:	3901      	subs	r1, #1
 8007076:	4652      	mov	r2, sl
 8007078:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 800707c:	9109      	str	r1, [sp, #36]	@ 0x24
 800707e:	f7ff ff26 	bl	8006ece <__exponent>
 8007082:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8007084:	1813      	adds	r3, r2, r0
 8007086:	2a01      	cmp	r2, #1
 8007088:	4681      	mov	r9, r0
 800708a:	6123      	str	r3, [r4, #16]
 800708c:	dc02      	bgt.n	8007094 <_printf_float+0x150>
 800708e:	6822      	ldr	r2, [r4, #0]
 8007090:	07d2      	lsls	r2, r2, #31
 8007092:	d501      	bpl.n	8007098 <_printf_float+0x154>
 8007094:	3301      	adds	r3, #1
 8007096:	6123      	str	r3, [r4, #16]
 8007098:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 800709c:	2b00      	cmp	r3, #0
 800709e:	d0a2      	beq.n	8006fe6 <_printf_float+0xa2>
 80070a0:	232d      	movs	r3, #45	@ 0x2d
 80070a2:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80070a6:	e79e      	b.n	8006fe6 <_printf_float+0xa2>
 80070a8:	9a06      	ldr	r2, [sp, #24]
 80070aa:	2a47      	cmp	r2, #71	@ 0x47
 80070ac:	d1c2      	bne.n	8007034 <_printf_float+0xf0>
 80070ae:	2b00      	cmp	r3, #0
 80070b0:	d1c0      	bne.n	8007034 <_printf_float+0xf0>
 80070b2:	2301      	movs	r3, #1
 80070b4:	e7bd      	b.n	8007032 <_printf_float+0xee>
 80070b6:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 80070ba:	d9db      	bls.n	8007074 <_printf_float+0x130>
 80070bc:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 80070c0:	d118      	bne.n	80070f4 <_printf_float+0x1b0>
 80070c2:	2900      	cmp	r1, #0
 80070c4:	6863      	ldr	r3, [r4, #4]
 80070c6:	dd0b      	ble.n	80070e0 <_printf_float+0x19c>
 80070c8:	6121      	str	r1, [r4, #16]
 80070ca:	b913      	cbnz	r3, 80070d2 <_printf_float+0x18e>
 80070cc:	6822      	ldr	r2, [r4, #0]
 80070ce:	07d0      	lsls	r0, r2, #31
 80070d0:	d502      	bpl.n	80070d8 <_printf_float+0x194>
 80070d2:	3301      	adds	r3, #1
 80070d4:	440b      	add	r3, r1
 80070d6:	6123      	str	r3, [r4, #16]
 80070d8:	65a1      	str	r1, [r4, #88]	@ 0x58
 80070da:	f04f 0900 	mov.w	r9, #0
 80070de:	e7db      	b.n	8007098 <_printf_float+0x154>
 80070e0:	b913      	cbnz	r3, 80070e8 <_printf_float+0x1a4>
 80070e2:	6822      	ldr	r2, [r4, #0]
 80070e4:	07d2      	lsls	r2, r2, #31
 80070e6:	d501      	bpl.n	80070ec <_printf_float+0x1a8>
 80070e8:	3302      	adds	r3, #2
 80070ea:	e7f4      	b.n	80070d6 <_printf_float+0x192>
 80070ec:	2301      	movs	r3, #1
 80070ee:	e7f2      	b.n	80070d6 <_printf_float+0x192>
 80070f0:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 80070f4:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80070f6:	4299      	cmp	r1, r3
 80070f8:	db05      	blt.n	8007106 <_printf_float+0x1c2>
 80070fa:	6823      	ldr	r3, [r4, #0]
 80070fc:	6121      	str	r1, [r4, #16]
 80070fe:	07d8      	lsls	r0, r3, #31
 8007100:	d5ea      	bpl.n	80070d8 <_printf_float+0x194>
 8007102:	1c4b      	adds	r3, r1, #1
 8007104:	e7e7      	b.n	80070d6 <_printf_float+0x192>
 8007106:	2900      	cmp	r1, #0
 8007108:	bfd4      	ite	le
 800710a:	f1c1 0202 	rsble	r2, r1, #2
 800710e:	2201      	movgt	r2, #1
 8007110:	4413      	add	r3, r2
 8007112:	e7e0      	b.n	80070d6 <_printf_float+0x192>
 8007114:	6823      	ldr	r3, [r4, #0]
 8007116:	055a      	lsls	r2, r3, #21
 8007118:	d407      	bmi.n	800712a <_printf_float+0x1e6>
 800711a:	6923      	ldr	r3, [r4, #16]
 800711c:	4642      	mov	r2, r8
 800711e:	4631      	mov	r1, r6
 8007120:	4628      	mov	r0, r5
 8007122:	47b8      	blx	r7
 8007124:	3001      	adds	r0, #1
 8007126:	d12b      	bne.n	8007180 <_printf_float+0x23c>
 8007128:	e767      	b.n	8006ffa <_printf_float+0xb6>
 800712a:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800712e:	f240 80dd 	bls.w	80072ec <_printf_float+0x3a8>
 8007132:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8007136:	2200      	movs	r2, #0
 8007138:	2300      	movs	r3, #0
 800713a:	f7f9 fcc5 	bl	8000ac8 <__aeabi_dcmpeq>
 800713e:	2800      	cmp	r0, #0
 8007140:	d033      	beq.n	80071aa <_printf_float+0x266>
 8007142:	4a37      	ldr	r2, [pc, #220]	@ (8007220 <_printf_float+0x2dc>)
 8007144:	2301      	movs	r3, #1
 8007146:	4631      	mov	r1, r6
 8007148:	4628      	mov	r0, r5
 800714a:	47b8      	blx	r7
 800714c:	3001      	adds	r0, #1
 800714e:	f43f af54 	beq.w	8006ffa <_printf_float+0xb6>
 8007152:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 8007156:	4543      	cmp	r3, r8
 8007158:	db02      	blt.n	8007160 <_printf_float+0x21c>
 800715a:	6823      	ldr	r3, [r4, #0]
 800715c:	07d8      	lsls	r0, r3, #31
 800715e:	d50f      	bpl.n	8007180 <_printf_float+0x23c>
 8007160:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8007164:	4631      	mov	r1, r6
 8007166:	4628      	mov	r0, r5
 8007168:	47b8      	blx	r7
 800716a:	3001      	adds	r0, #1
 800716c:	f43f af45 	beq.w	8006ffa <_printf_float+0xb6>
 8007170:	f04f 0900 	mov.w	r9, #0
 8007174:	f108 38ff 	add.w	r8, r8, #4294967295
 8007178:	f104 0a1a 	add.w	sl, r4, #26
 800717c:	45c8      	cmp	r8, r9
 800717e:	dc09      	bgt.n	8007194 <_printf_float+0x250>
 8007180:	6823      	ldr	r3, [r4, #0]
 8007182:	079b      	lsls	r3, r3, #30
 8007184:	f100 8103 	bmi.w	800738e <_printf_float+0x44a>
 8007188:	68e0      	ldr	r0, [r4, #12]
 800718a:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800718c:	4298      	cmp	r0, r3
 800718e:	bfb8      	it	lt
 8007190:	4618      	movlt	r0, r3
 8007192:	e734      	b.n	8006ffe <_printf_float+0xba>
 8007194:	2301      	movs	r3, #1
 8007196:	4652      	mov	r2, sl
 8007198:	4631      	mov	r1, r6
 800719a:	4628      	mov	r0, r5
 800719c:	47b8      	blx	r7
 800719e:	3001      	adds	r0, #1
 80071a0:	f43f af2b 	beq.w	8006ffa <_printf_float+0xb6>
 80071a4:	f109 0901 	add.w	r9, r9, #1
 80071a8:	e7e8      	b.n	800717c <_printf_float+0x238>
 80071aa:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80071ac:	2b00      	cmp	r3, #0
 80071ae:	dc39      	bgt.n	8007224 <_printf_float+0x2e0>
 80071b0:	4a1b      	ldr	r2, [pc, #108]	@ (8007220 <_printf_float+0x2dc>)
 80071b2:	2301      	movs	r3, #1
 80071b4:	4631      	mov	r1, r6
 80071b6:	4628      	mov	r0, r5
 80071b8:	47b8      	blx	r7
 80071ba:	3001      	adds	r0, #1
 80071bc:	f43f af1d 	beq.w	8006ffa <_printf_float+0xb6>
 80071c0:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 80071c4:	ea59 0303 	orrs.w	r3, r9, r3
 80071c8:	d102      	bne.n	80071d0 <_printf_float+0x28c>
 80071ca:	6823      	ldr	r3, [r4, #0]
 80071cc:	07d9      	lsls	r1, r3, #31
 80071ce:	d5d7      	bpl.n	8007180 <_printf_float+0x23c>
 80071d0:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80071d4:	4631      	mov	r1, r6
 80071d6:	4628      	mov	r0, r5
 80071d8:	47b8      	blx	r7
 80071da:	3001      	adds	r0, #1
 80071dc:	f43f af0d 	beq.w	8006ffa <_printf_float+0xb6>
 80071e0:	f04f 0a00 	mov.w	sl, #0
 80071e4:	f104 0b1a 	add.w	fp, r4, #26
 80071e8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80071ea:	425b      	negs	r3, r3
 80071ec:	4553      	cmp	r3, sl
 80071ee:	dc01      	bgt.n	80071f4 <_printf_float+0x2b0>
 80071f0:	464b      	mov	r3, r9
 80071f2:	e793      	b.n	800711c <_printf_float+0x1d8>
 80071f4:	2301      	movs	r3, #1
 80071f6:	465a      	mov	r2, fp
 80071f8:	4631      	mov	r1, r6
 80071fa:	4628      	mov	r0, r5
 80071fc:	47b8      	blx	r7
 80071fe:	3001      	adds	r0, #1
 8007200:	f43f aefb 	beq.w	8006ffa <_printf_float+0xb6>
 8007204:	f10a 0a01 	add.w	sl, sl, #1
 8007208:	e7ee      	b.n	80071e8 <_printf_float+0x2a4>
 800720a:	bf00      	nop
 800720c:	7fefffff 	.word	0x7fefffff
 8007210:	0800b5cc 	.word	0x0800b5cc
 8007214:	0800b5c8 	.word	0x0800b5c8
 8007218:	0800b5d4 	.word	0x0800b5d4
 800721c:	0800b5d0 	.word	0x0800b5d0
 8007220:	0800b5d8 	.word	0x0800b5d8
 8007224:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8007226:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800722a:	4553      	cmp	r3, sl
 800722c:	bfa8      	it	ge
 800722e:	4653      	movge	r3, sl
 8007230:	2b00      	cmp	r3, #0
 8007232:	4699      	mov	r9, r3
 8007234:	dc36      	bgt.n	80072a4 <_printf_float+0x360>
 8007236:	f04f 0b00 	mov.w	fp, #0
 800723a:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800723e:	f104 021a 	add.w	r2, r4, #26
 8007242:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8007244:	9306      	str	r3, [sp, #24]
 8007246:	eba3 0309 	sub.w	r3, r3, r9
 800724a:	455b      	cmp	r3, fp
 800724c:	dc31      	bgt.n	80072b2 <_printf_float+0x36e>
 800724e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007250:	459a      	cmp	sl, r3
 8007252:	dc3a      	bgt.n	80072ca <_printf_float+0x386>
 8007254:	6823      	ldr	r3, [r4, #0]
 8007256:	07da      	lsls	r2, r3, #31
 8007258:	d437      	bmi.n	80072ca <_printf_float+0x386>
 800725a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800725c:	ebaa 0903 	sub.w	r9, sl, r3
 8007260:	9b06      	ldr	r3, [sp, #24]
 8007262:	ebaa 0303 	sub.w	r3, sl, r3
 8007266:	4599      	cmp	r9, r3
 8007268:	bfa8      	it	ge
 800726a:	4699      	movge	r9, r3
 800726c:	f1b9 0f00 	cmp.w	r9, #0
 8007270:	dc33      	bgt.n	80072da <_printf_float+0x396>
 8007272:	f04f 0800 	mov.w	r8, #0
 8007276:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800727a:	f104 0b1a 	add.w	fp, r4, #26
 800727e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007280:	ebaa 0303 	sub.w	r3, sl, r3
 8007284:	eba3 0309 	sub.w	r3, r3, r9
 8007288:	4543      	cmp	r3, r8
 800728a:	f77f af79 	ble.w	8007180 <_printf_float+0x23c>
 800728e:	2301      	movs	r3, #1
 8007290:	465a      	mov	r2, fp
 8007292:	4631      	mov	r1, r6
 8007294:	4628      	mov	r0, r5
 8007296:	47b8      	blx	r7
 8007298:	3001      	adds	r0, #1
 800729a:	f43f aeae 	beq.w	8006ffa <_printf_float+0xb6>
 800729e:	f108 0801 	add.w	r8, r8, #1
 80072a2:	e7ec      	b.n	800727e <_printf_float+0x33a>
 80072a4:	4642      	mov	r2, r8
 80072a6:	4631      	mov	r1, r6
 80072a8:	4628      	mov	r0, r5
 80072aa:	47b8      	blx	r7
 80072ac:	3001      	adds	r0, #1
 80072ae:	d1c2      	bne.n	8007236 <_printf_float+0x2f2>
 80072b0:	e6a3      	b.n	8006ffa <_printf_float+0xb6>
 80072b2:	2301      	movs	r3, #1
 80072b4:	4631      	mov	r1, r6
 80072b6:	4628      	mov	r0, r5
 80072b8:	9206      	str	r2, [sp, #24]
 80072ba:	47b8      	blx	r7
 80072bc:	3001      	adds	r0, #1
 80072be:	f43f ae9c 	beq.w	8006ffa <_printf_float+0xb6>
 80072c2:	9a06      	ldr	r2, [sp, #24]
 80072c4:	f10b 0b01 	add.w	fp, fp, #1
 80072c8:	e7bb      	b.n	8007242 <_printf_float+0x2fe>
 80072ca:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80072ce:	4631      	mov	r1, r6
 80072d0:	4628      	mov	r0, r5
 80072d2:	47b8      	blx	r7
 80072d4:	3001      	adds	r0, #1
 80072d6:	d1c0      	bne.n	800725a <_printf_float+0x316>
 80072d8:	e68f      	b.n	8006ffa <_printf_float+0xb6>
 80072da:	9a06      	ldr	r2, [sp, #24]
 80072dc:	464b      	mov	r3, r9
 80072de:	4442      	add	r2, r8
 80072e0:	4631      	mov	r1, r6
 80072e2:	4628      	mov	r0, r5
 80072e4:	47b8      	blx	r7
 80072e6:	3001      	adds	r0, #1
 80072e8:	d1c3      	bne.n	8007272 <_printf_float+0x32e>
 80072ea:	e686      	b.n	8006ffa <_printf_float+0xb6>
 80072ec:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 80072f0:	f1ba 0f01 	cmp.w	sl, #1
 80072f4:	dc01      	bgt.n	80072fa <_printf_float+0x3b6>
 80072f6:	07db      	lsls	r3, r3, #31
 80072f8:	d536      	bpl.n	8007368 <_printf_float+0x424>
 80072fa:	2301      	movs	r3, #1
 80072fc:	4642      	mov	r2, r8
 80072fe:	4631      	mov	r1, r6
 8007300:	4628      	mov	r0, r5
 8007302:	47b8      	blx	r7
 8007304:	3001      	adds	r0, #1
 8007306:	f43f ae78 	beq.w	8006ffa <_printf_float+0xb6>
 800730a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800730e:	4631      	mov	r1, r6
 8007310:	4628      	mov	r0, r5
 8007312:	47b8      	blx	r7
 8007314:	3001      	adds	r0, #1
 8007316:	f43f ae70 	beq.w	8006ffa <_printf_float+0xb6>
 800731a:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800731e:	2200      	movs	r2, #0
 8007320:	2300      	movs	r3, #0
 8007322:	f10a 3aff 	add.w	sl, sl, #4294967295
 8007326:	f7f9 fbcf 	bl	8000ac8 <__aeabi_dcmpeq>
 800732a:	b9c0      	cbnz	r0, 800735e <_printf_float+0x41a>
 800732c:	4653      	mov	r3, sl
 800732e:	f108 0201 	add.w	r2, r8, #1
 8007332:	4631      	mov	r1, r6
 8007334:	4628      	mov	r0, r5
 8007336:	47b8      	blx	r7
 8007338:	3001      	adds	r0, #1
 800733a:	d10c      	bne.n	8007356 <_printf_float+0x412>
 800733c:	e65d      	b.n	8006ffa <_printf_float+0xb6>
 800733e:	2301      	movs	r3, #1
 8007340:	465a      	mov	r2, fp
 8007342:	4631      	mov	r1, r6
 8007344:	4628      	mov	r0, r5
 8007346:	47b8      	blx	r7
 8007348:	3001      	adds	r0, #1
 800734a:	f43f ae56 	beq.w	8006ffa <_printf_float+0xb6>
 800734e:	f108 0801 	add.w	r8, r8, #1
 8007352:	45d0      	cmp	r8, sl
 8007354:	dbf3      	blt.n	800733e <_printf_float+0x3fa>
 8007356:	464b      	mov	r3, r9
 8007358:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 800735c:	e6df      	b.n	800711e <_printf_float+0x1da>
 800735e:	f04f 0800 	mov.w	r8, #0
 8007362:	f104 0b1a 	add.w	fp, r4, #26
 8007366:	e7f4      	b.n	8007352 <_printf_float+0x40e>
 8007368:	2301      	movs	r3, #1
 800736a:	4642      	mov	r2, r8
 800736c:	e7e1      	b.n	8007332 <_printf_float+0x3ee>
 800736e:	2301      	movs	r3, #1
 8007370:	464a      	mov	r2, r9
 8007372:	4631      	mov	r1, r6
 8007374:	4628      	mov	r0, r5
 8007376:	47b8      	blx	r7
 8007378:	3001      	adds	r0, #1
 800737a:	f43f ae3e 	beq.w	8006ffa <_printf_float+0xb6>
 800737e:	f108 0801 	add.w	r8, r8, #1
 8007382:	68e3      	ldr	r3, [r4, #12]
 8007384:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8007386:	1a5b      	subs	r3, r3, r1
 8007388:	4543      	cmp	r3, r8
 800738a:	dcf0      	bgt.n	800736e <_printf_float+0x42a>
 800738c:	e6fc      	b.n	8007188 <_printf_float+0x244>
 800738e:	f04f 0800 	mov.w	r8, #0
 8007392:	f104 0919 	add.w	r9, r4, #25
 8007396:	e7f4      	b.n	8007382 <_printf_float+0x43e>

08007398 <_printf_common>:
 8007398:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800739c:	4616      	mov	r6, r2
 800739e:	4698      	mov	r8, r3
 80073a0:	688a      	ldr	r2, [r1, #8]
 80073a2:	690b      	ldr	r3, [r1, #16]
 80073a4:	f8dd 9020 	ldr.w	r9, [sp, #32]
 80073a8:	4293      	cmp	r3, r2
 80073aa:	bfb8      	it	lt
 80073ac:	4613      	movlt	r3, r2
 80073ae:	6033      	str	r3, [r6, #0]
 80073b0:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 80073b4:	4607      	mov	r7, r0
 80073b6:	460c      	mov	r4, r1
 80073b8:	b10a      	cbz	r2, 80073be <_printf_common+0x26>
 80073ba:	3301      	adds	r3, #1
 80073bc:	6033      	str	r3, [r6, #0]
 80073be:	6823      	ldr	r3, [r4, #0]
 80073c0:	0699      	lsls	r1, r3, #26
 80073c2:	bf42      	ittt	mi
 80073c4:	6833      	ldrmi	r3, [r6, #0]
 80073c6:	3302      	addmi	r3, #2
 80073c8:	6033      	strmi	r3, [r6, #0]
 80073ca:	6825      	ldr	r5, [r4, #0]
 80073cc:	f015 0506 	ands.w	r5, r5, #6
 80073d0:	d106      	bne.n	80073e0 <_printf_common+0x48>
 80073d2:	f104 0a19 	add.w	sl, r4, #25
 80073d6:	68e3      	ldr	r3, [r4, #12]
 80073d8:	6832      	ldr	r2, [r6, #0]
 80073da:	1a9b      	subs	r3, r3, r2
 80073dc:	42ab      	cmp	r3, r5
 80073de:	dc26      	bgt.n	800742e <_printf_common+0x96>
 80073e0:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 80073e4:	6822      	ldr	r2, [r4, #0]
 80073e6:	3b00      	subs	r3, #0
 80073e8:	bf18      	it	ne
 80073ea:	2301      	movne	r3, #1
 80073ec:	0692      	lsls	r2, r2, #26
 80073ee:	d42b      	bmi.n	8007448 <_printf_common+0xb0>
 80073f0:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 80073f4:	4641      	mov	r1, r8
 80073f6:	4638      	mov	r0, r7
 80073f8:	47c8      	blx	r9
 80073fa:	3001      	adds	r0, #1
 80073fc:	d01e      	beq.n	800743c <_printf_common+0xa4>
 80073fe:	6823      	ldr	r3, [r4, #0]
 8007400:	6922      	ldr	r2, [r4, #16]
 8007402:	f003 0306 	and.w	r3, r3, #6
 8007406:	2b04      	cmp	r3, #4
 8007408:	bf02      	ittt	eq
 800740a:	68e5      	ldreq	r5, [r4, #12]
 800740c:	6833      	ldreq	r3, [r6, #0]
 800740e:	1aed      	subeq	r5, r5, r3
 8007410:	68a3      	ldr	r3, [r4, #8]
 8007412:	bf0c      	ite	eq
 8007414:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8007418:	2500      	movne	r5, #0
 800741a:	4293      	cmp	r3, r2
 800741c:	bfc4      	itt	gt
 800741e:	1a9b      	subgt	r3, r3, r2
 8007420:	18ed      	addgt	r5, r5, r3
 8007422:	2600      	movs	r6, #0
 8007424:	341a      	adds	r4, #26
 8007426:	42b5      	cmp	r5, r6
 8007428:	d11a      	bne.n	8007460 <_printf_common+0xc8>
 800742a:	2000      	movs	r0, #0
 800742c:	e008      	b.n	8007440 <_printf_common+0xa8>
 800742e:	2301      	movs	r3, #1
 8007430:	4652      	mov	r2, sl
 8007432:	4641      	mov	r1, r8
 8007434:	4638      	mov	r0, r7
 8007436:	47c8      	blx	r9
 8007438:	3001      	adds	r0, #1
 800743a:	d103      	bne.n	8007444 <_printf_common+0xac>
 800743c:	f04f 30ff 	mov.w	r0, #4294967295
 8007440:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007444:	3501      	adds	r5, #1
 8007446:	e7c6      	b.n	80073d6 <_printf_common+0x3e>
 8007448:	18e1      	adds	r1, r4, r3
 800744a:	1c5a      	adds	r2, r3, #1
 800744c:	2030      	movs	r0, #48	@ 0x30
 800744e:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8007452:	4422      	add	r2, r4
 8007454:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8007458:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800745c:	3302      	adds	r3, #2
 800745e:	e7c7      	b.n	80073f0 <_printf_common+0x58>
 8007460:	2301      	movs	r3, #1
 8007462:	4622      	mov	r2, r4
 8007464:	4641      	mov	r1, r8
 8007466:	4638      	mov	r0, r7
 8007468:	47c8      	blx	r9
 800746a:	3001      	adds	r0, #1
 800746c:	d0e6      	beq.n	800743c <_printf_common+0xa4>
 800746e:	3601      	adds	r6, #1
 8007470:	e7d9      	b.n	8007426 <_printf_common+0x8e>
	...

08007474 <_printf_i>:
 8007474:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8007478:	7e0f      	ldrb	r7, [r1, #24]
 800747a:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800747c:	2f78      	cmp	r7, #120	@ 0x78
 800747e:	4691      	mov	r9, r2
 8007480:	4680      	mov	r8, r0
 8007482:	460c      	mov	r4, r1
 8007484:	469a      	mov	sl, r3
 8007486:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800748a:	d807      	bhi.n	800749c <_printf_i+0x28>
 800748c:	2f62      	cmp	r7, #98	@ 0x62
 800748e:	d80a      	bhi.n	80074a6 <_printf_i+0x32>
 8007490:	2f00      	cmp	r7, #0
 8007492:	f000 80d1 	beq.w	8007638 <_printf_i+0x1c4>
 8007496:	2f58      	cmp	r7, #88	@ 0x58
 8007498:	f000 80b8 	beq.w	800760c <_printf_i+0x198>
 800749c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80074a0:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 80074a4:	e03a      	b.n	800751c <_printf_i+0xa8>
 80074a6:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 80074aa:	2b15      	cmp	r3, #21
 80074ac:	d8f6      	bhi.n	800749c <_printf_i+0x28>
 80074ae:	a101      	add	r1, pc, #4	@ (adr r1, 80074b4 <_printf_i+0x40>)
 80074b0:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80074b4:	0800750d 	.word	0x0800750d
 80074b8:	08007521 	.word	0x08007521
 80074bc:	0800749d 	.word	0x0800749d
 80074c0:	0800749d 	.word	0x0800749d
 80074c4:	0800749d 	.word	0x0800749d
 80074c8:	0800749d 	.word	0x0800749d
 80074cc:	08007521 	.word	0x08007521
 80074d0:	0800749d 	.word	0x0800749d
 80074d4:	0800749d 	.word	0x0800749d
 80074d8:	0800749d 	.word	0x0800749d
 80074dc:	0800749d 	.word	0x0800749d
 80074e0:	0800761f 	.word	0x0800761f
 80074e4:	0800754b 	.word	0x0800754b
 80074e8:	080075d9 	.word	0x080075d9
 80074ec:	0800749d 	.word	0x0800749d
 80074f0:	0800749d 	.word	0x0800749d
 80074f4:	08007641 	.word	0x08007641
 80074f8:	0800749d 	.word	0x0800749d
 80074fc:	0800754b 	.word	0x0800754b
 8007500:	0800749d 	.word	0x0800749d
 8007504:	0800749d 	.word	0x0800749d
 8007508:	080075e1 	.word	0x080075e1
 800750c:	6833      	ldr	r3, [r6, #0]
 800750e:	1d1a      	adds	r2, r3, #4
 8007510:	681b      	ldr	r3, [r3, #0]
 8007512:	6032      	str	r2, [r6, #0]
 8007514:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8007518:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800751c:	2301      	movs	r3, #1
 800751e:	e09c      	b.n	800765a <_printf_i+0x1e6>
 8007520:	6833      	ldr	r3, [r6, #0]
 8007522:	6820      	ldr	r0, [r4, #0]
 8007524:	1d19      	adds	r1, r3, #4
 8007526:	6031      	str	r1, [r6, #0]
 8007528:	0606      	lsls	r6, r0, #24
 800752a:	d501      	bpl.n	8007530 <_printf_i+0xbc>
 800752c:	681d      	ldr	r5, [r3, #0]
 800752e:	e003      	b.n	8007538 <_printf_i+0xc4>
 8007530:	0645      	lsls	r5, r0, #25
 8007532:	d5fb      	bpl.n	800752c <_printf_i+0xb8>
 8007534:	f9b3 5000 	ldrsh.w	r5, [r3]
 8007538:	2d00      	cmp	r5, #0
 800753a:	da03      	bge.n	8007544 <_printf_i+0xd0>
 800753c:	232d      	movs	r3, #45	@ 0x2d
 800753e:	426d      	negs	r5, r5
 8007540:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8007544:	4858      	ldr	r0, [pc, #352]	@ (80076a8 <_printf_i+0x234>)
 8007546:	230a      	movs	r3, #10
 8007548:	e011      	b.n	800756e <_printf_i+0xfa>
 800754a:	6821      	ldr	r1, [r4, #0]
 800754c:	6833      	ldr	r3, [r6, #0]
 800754e:	0608      	lsls	r0, r1, #24
 8007550:	f853 5b04 	ldr.w	r5, [r3], #4
 8007554:	d402      	bmi.n	800755c <_printf_i+0xe8>
 8007556:	0649      	lsls	r1, r1, #25
 8007558:	bf48      	it	mi
 800755a:	b2ad      	uxthmi	r5, r5
 800755c:	2f6f      	cmp	r7, #111	@ 0x6f
 800755e:	4852      	ldr	r0, [pc, #328]	@ (80076a8 <_printf_i+0x234>)
 8007560:	6033      	str	r3, [r6, #0]
 8007562:	bf14      	ite	ne
 8007564:	230a      	movne	r3, #10
 8007566:	2308      	moveq	r3, #8
 8007568:	2100      	movs	r1, #0
 800756a:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800756e:	6866      	ldr	r6, [r4, #4]
 8007570:	60a6      	str	r6, [r4, #8]
 8007572:	2e00      	cmp	r6, #0
 8007574:	db05      	blt.n	8007582 <_printf_i+0x10e>
 8007576:	6821      	ldr	r1, [r4, #0]
 8007578:	432e      	orrs	r6, r5
 800757a:	f021 0104 	bic.w	r1, r1, #4
 800757e:	6021      	str	r1, [r4, #0]
 8007580:	d04b      	beq.n	800761a <_printf_i+0x1a6>
 8007582:	4616      	mov	r6, r2
 8007584:	fbb5 f1f3 	udiv	r1, r5, r3
 8007588:	fb03 5711 	mls	r7, r3, r1, r5
 800758c:	5dc7      	ldrb	r7, [r0, r7]
 800758e:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8007592:	462f      	mov	r7, r5
 8007594:	42bb      	cmp	r3, r7
 8007596:	460d      	mov	r5, r1
 8007598:	d9f4      	bls.n	8007584 <_printf_i+0x110>
 800759a:	2b08      	cmp	r3, #8
 800759c:	d10b      	bne.n	80075b6 <_printf_i+0x142>
 800759e:	6823      	ldr	r3, [r4, #0]
 80075a0:	07df      	lsls	r7, r3, #31
 80075a2:	d508      	bpl.n	80075b6 <_printf_i+0x142>
 80075a4:	6923      	ldr	r3, [r4, #16]
 80075a6:	6861      	ldr	r1, [r4, #4]
 80075a8:	4299      	cmp	r1, r3
 80075aa:	bfde      	ittt	le
 80075ac:	2330      	movle	r3, #48	@ 0x30
 80075ae:	f806 3c01 	strble.w	r3, [r6, #-1]
 80075b2:	f106 36ff 	addle.w	r6, r6, #4294967295
 80075b6:	1b92      	subs	r2, r2, r6
 80075b8:	6122      	str	r2, [r4, #16]
 80075ba:	f8cd a000 	str.w	sl, [sp]
 80075be:	464b      	mov	r3, r9
 80075c0:	aa03      	add	r2, sp, #12
 80075c2:	4621      	mov	r1, r4
 80075c4:	4640      	mov	r0, r8
 80075c6:	f7ff fee7 	bl	8007398 <_printf_common>
 80075ca:	3001      	adds	r0, #1
 80075cc:	d14a      	bne.n	8007664 <_printf_i+0x1f0>
 80075ce:	f04f 30ff 	mov.w	r0, #4294967295
 80075d2:	b004      	add	sp, #16
 80075d4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80075d8:	6823      	ldr	r3, [r4, #0]
 80075da:	f043 0320 	orr.w	r3, r3, #32
 80075de:	6023      	str	r3, [r4, #0]
 80075e0:	4832      	ldr	r0, [pc, #200]	@ (80076ac <_printf_i+0x238>)
 80075e2:	2778      	movs	r7, #120	@ 0x78
 80075e4:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 80075e8:	6823      	ldr	r3, [r4, #0]
 80075ea:	6831      	ldr	r1, [r6, #0]
 80075ec:	061f      	lsls	r7, r3, #24
 80075ee:	f851 5b04 	ldr.w	r5, [r1], #4
 80075f2:	d402      	bmi.n	80075fa <_printf_i+0x186>
 80075f4:	065f      	lsls	r7, r3, #25
 80075f6:	bf48      	it	mi
 80075f8:	b2ad      	uxthmi	r5, r5
 80075fa:	6031      	str	r1, [r6, #0]
 80075fc:	07d9      	lsls	r1, r3, #31
 80075fe:	bf44      	itt	mi
 8007600:	f043 0320 	orrmi.w	r3, r3, #32
 8007604:	6023      	strmi	r3, [r4, #0]
 8007606:	b11d      	cbz	r5, 8007610 <_printf_i+0x19c>
 8007608:	2310      	movs	r3, #16
 800760a:	e7ad      	b.n	8007568 <_printf_i+0xf4>
 800760c:	4826      	ldr	r0, [pc, #152]	@ (80076a8 <_printf_i+0x234>)
 800760e:	e7e9      	b.n	80075e4 <_printf_i+0x170>
 8007610:	6823      	ldr	r3, [r4, #0]
 8007612:	f023 0320 	bic.w	r3, r3, #32
 8007616:	6023      	str	r3, [r4, #0]
 8007618:	e7f6      	b.n	8007608 <_printf_i+0x194>
 800761a:	4616      	mov	r6, r2
 800761c:	e7bd      	b.n	800759a <_printf_i+0x126>
 800761e:	6833      	ldr	r3, [r6, #0]
 8007620:	6825      	ldr	r5, [r4, #0]
 8007622:	6961      	ldr	r1, [r4, #20]
 8007624:	1d18      	adds	r0, r3, #4
 8007626:	6030      	str	r0, [r6, #0]
 8007628:	062e      	lsls	r6, r5, #24
 800762a:	681b      	ldr	r3, [r3, #0]
 800762c:	d501      	bpl.n	8007632 <_printf_i+0x1be>
 800762e:	6019      	str	r1, [r3, #0]
 8007630:	e002      	b.n	8007638 <_printf_i+0x1c4>
 8007632:	0668      	lsls	r0, r5, #25
 8007634:	d5fb      	bpl.n	800762e <_printf_i+0x1ba>
 8007636:	8019      	strh	r1, [r3, #0]
 8007638:	2300      	movs	r3, #0
 800763a:	6123      	str	r3, [r4, #16]
 800763c:	4616      	mov	r6, r2
 800763e:	e7bc      	b.n	80075ba <_printf_i+0x146>
 8007640:	6833      	ldr	r3, [r6, #0]
 8007642:	1d1a      	adds	r2, r3, #4
 8007644:	6032      	str	r2, [r6, #0]
 8007646:	681e      	ldr	r6, [r3, #0]
 8007648:	6862      	ldr	r2, [r4, #4]
 800764a:	2100      	movs	r1, #0
 800764c:	4630      	mov	r0, r6
 800764e:	f7f8 fdbf 	bl	80001d0 <memchr>
 8007652:	b108      	cbz	r0, 8007658 <_printf_i+0x1e4>
 8007654:	1b80      	subs	r0, r0, r6
 8007656:	6060      	str	r0, [r4, #4]
 8007658:	6863      	ldr	r3, [r4, #4]
 800765a:	6123      	str	r3, [r4, #16]
 800765c:	2300      	movs	r3, #0
 800765e:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8007662:	e7aa      	b.n	80075ba <_printf_i+0x146>
 8007664:	6923      	ldr	r3, [r4, #16]
 8007666:	4632      	mov	r2, r6
 8007668:	4649      	mov	r1, r9
 800766a:	4640      	mov	r0, r8
 800766c:	47d0      	blx	sl
 800766e:	3001      	adds	r0, #1
 8007670:	d0ad      	beq.n	80075ce <_printf_i+0x15a>
 8007672:	6823      	ldr	r3, [r4, #0]
 8007674:	079b      	lsls	r3, r3, #30
 8007676:	d413      	bmi.n	80076a0 <_printf_i+0x22c>
 8007678:	68e0      	ldr	r0, [r4, #12]
 800767a:	9b03      	ldr	r3, [sp, #12]
 800767c:	4298      	cmp	r0, r3
 800767e:	bfb8      	it	lt
 8007680:	4618      	movlt	r0, r3
 8007682:	e7a6      	b.n	80075d2 <_printf_i+0x15e>
 8007684:	2301      	movs	r3, #1
 8007686:	4632      	mov	r2, r6
 8007688:	4649      	mov	r1, r9
 800768a:	4640      	mov	r0, r8
 800768c:	47d0      	blx	sl
 800768e:	3001      	adds	r0, #1
 8007690:	d09d      	beq.n	80075ce <_printf_i+0x15a>
 8007692:	3501      	adds	r5, #1
 8007694:	68e3      	ldr	r3, [r4, #12]
 8007696:	9903      	ldr	r1, [sp, #12]
 8007698:	1a5b      	subs	r3, r3, r1
 800769a:	42ab      	cmp	r3, r5
 800769c:	dcf2      	bgt.n	8007684 <_printf_i+0x210>
 800769e:	e7eb      	b.n	8007678 <_printf_i+0x204>
 80076a0:	2500      	movs	r5, #0
 80076a2:	f104 0619 	add.w	r6, r4, #25
 80076a6:	e7f5      	b.n	8007694 <_printf_i+0x220>
 80076a8:	0800b5da 	.word	0x0800b5da
 80076ac:	0800b5eb 	.word	0x0800b5eb

080076b0 <_scanf_float>:
 80076b0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80076b4:	b087      	sub	sp, #28
 80076b6:	4691      	mov	r9, r2
 80076b8:	9303      	str	r3, [sp, #12]
 80076ba:	688b      	ldr	r3, [r1, #8]
 80076bc:	1e5a      	subs	r2, r3, #1
 80076be:	f5b2 7fae 	cmp.w	r2, #348	@ 0x15c
 80076c2:	bf81      	itttt	hi
 80076c4:	f46f 75ae 	mvnhi.w	r5, #348	@ 0x15c
 80076c8:	eb03 0b05 	addhi.w	fp, r3, r5
 80076cc:	f240 135d 	movwhi	r3, #349	@ 0x15d
 80076d0:	608b      	strhi	r3, [r1, #8]
 80076d2:	680b      	ldr	r3, [r1, #0]
 80076d4:	460a      	mov	r2, r1
 80076d6:	f04f 0500 	mov.w	r5, #0
 80076da:	f443 63f0 	orr.w	r3, r3, #1920	@ 0x780
 80076de:	f842 3b1c 	str.w	r3, [r2], #28
 80076e2:	e9cd 5504 	strd	r5, r5, [sp, #16]
 80076e6:	4680      	mov	r8, r0
 80076e8:	460c      	mov	r4, r1
 80076ea:	bf98      	it	ls
 80076ec:	f04f 0b00 	movls.w	fp, #0
 80076f0:	9201      	str	r2, [sp, #4]
 80076f2:	4616      	mov	r6, r2
 80076f4:	46aa      	mov	sl, r5
 80076f6:	462f      	mov	r7, r5
 80076f8:	9502      	str	r5, [sp, #8]
 80076fa:	68a2      	ldr	r2, [r4, #8]
 80076fc:	b15a      	cbz	r2, 8007716 <_scanf_float+0x66>
 80076fe:	f8d9 3000 	ldr.w	r3, [r9]
 8007702:	781b      	ldrb	r3, [r3, #0]
 8007704:	2b4e      	cmp	r3, #78	@ 0x4e
 8007706:	d863      	bhi.n	80077d0 <_scanf_float+0x120>
 8007708:	2b40      	cmp	r3, #64	@ 0x40
 800770a:	d83b      	bhi.n	8007784 <_scanf_float+0xd4>
 800770c:	f1a3 012b 	sub.w	r1, r3, #43	@ 0x2b
 8007710:	b2c8      	uxtb	r0, r1
 8007712:	280e      	cmp	r0, #14
 8007714:	d939      	bls.n	800778a <_scanf_float+0xda>
 8007716:	b11f      	cbz	r7, 8007720 <_scanf_float+0x70>
 8007718:	6823      	ldr	r3, [r4, #0]
 800771a:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800771e:	6023      	str	r3, [r4, #0]
 8007720:	f10a 3aff 	add.w	sl, sl, #4294967295
 8007724:	f1ba 0f01 	cmp.w	sl, #1
 8007728:	f200 8114 	bhi.w	8007954 <_scanf_float+0x2a4>
 800772c:	9b01      	ldr	r3, [sp, #4]
 800772e:	429e      	cmp	r6, r3
 8007730:	f200 8105 	bhi.w	800793e <_scanf_float+0x28e>
 8007734:	2001      	movs	r0, #1
 8007736:	b007      	add	sp, #28
 8007738:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800773c:	f1a3 0261 	sub.w	r2, r3, #97	@ 0x61
 8007740:	2a0d      	cmp	r2, #13
 8007742:	d8e8      	bhi.n	8007716 <_scanf_float+0x66>
 8007744:	a101      	add	r1, pc, #4	@ (adr r1, 800774c <_scanf_float+0x9c>)
 8007746:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 800774a:	bf00      	nop
 800774c:	08007895 	.word	0x08007895
 8007750:	08007717 	.word	0x08007717
 8007754:	08007717 	.word	0x08007717
 8007758:	08007717 	.word	0x08007717
 800775c:	080078f1 	.word	0x080078f1
 8007760:	080078cb 	.word	0x080078cb
 8007764:	08007717 	.word	0x08007717
 8007768:	08007717 	.word	0x08007717
 800776c:	080078a3 	.word	0x080078a3
 8007770:	08007717 	.word	0x08007717
 8007774:	08007717 	.word	0x08007717
 8007778:	08007717 	.word	0x08007717
 800777c:	08007717 	.word	0x08007717
 8007780:	0800785f 	.word	0x0800785f
 8007784:	f1a3 0241 	sub.w	r2, r3, #65	@ 0x41
 8007788:	e7da      	b.n	8007740 <_scanf_float+0x90>
 800778a:	290e      	cmp	r1, #14
 800778c:	d8c3      	bhi.n	8007716 <_scanf_float+0x66>
 800778e:	a001      	add	r0, pc, #4	@ (adr r0, 8007794 <_scanf_float+0xe4>)
 8007790:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 8007794:	0800784f 	.word	0x0800784f
 8007798:	08007717 	.word	0x08007717
 800779c:	0800784f 	.word	0x0800784f
 80077a0:	080078df 	.word	0x080078df
 80077a4:	08007717 	.word	0x08007717
 80077a8:	080077f1 	.word	0x080077f1
 80077ac:	08007835 	.word	0x08007835
 80077b0:	08007835 	.word	0x08007835
 80077b4:	08007835 	.word	0x08007835
 80077b8:	08007835 	.word	0x08007835
 80077bc:	08007835 	.word	0x08007835
 80077c0:	08007835 	.word	0x08007835
 80077c4:	08007835 	.word	0x08007835
 80077c8:	08007835 	.word	0x08007835
 80077cc:	08007835 	.word	0x08007835
 80077d0:	2b6e      	cmp	r3, #110	@ 0x6e
 80077d2:	d809      	bhi.n	80077e8 <_scanf_float+0x138>
 80077d4:	2b60      	cmp	r3, #96	@ 0x60
 80077d6:	d8b1      	bhi.n	800773c <_scanf_float+0x8c>
 80077d8:	2b54      	cmp	r3, #84	@ 0x54
 80077da:	d07b      	beq.n	80078d4 <_scanf_float+0x224>
 80077dc:	2b59      	cmp	r3, #89	@ 0x59
 80077de:	d19a      	bne.n	8007716 <_scanf_float+0x66>
 80077e0:	2d07      	cmp	r5, #7
 80077e2:	d198      	bne.n	8007716 <_scanf_float+0x66>
 80077e4:	2508      	movs	r5, #8
 80077e6:	e02f      	b.n	8007848 <_scanf_float+0x198>
 80077e8:	2b74      	cmp	r3, #116	@ 0x74
 80077ea:	d073      	beq.n	80078d4 <_scanf_float+0x224>
 80077ec:	2b79      	cmp	r3, #121	@ 0x79
 80077ee:	e7f6      	b.n	80077de <_scanf_float+0x12e>
 80077f0:	6821      	ldr	r1, [r4, #0]
 80077f2:	05c8      	lsls	r0, r1, #23
 80077f4:	d51e      	bpl.n	8007834 <_scanf_float+0x184>
 80077f6:	f021 0180 	bic.w	r1, r1, #128	@ 0x80
 80077fa:	6021      	str	r1, [r4, #0]
 80077fc:	3701      	adds	r7, #1
 80077fe:	f1bb 0f00 	cmp.w	fp, #0
 8007802:	d003      	beq.n	800780c <_scanf_float+0x15c>
 8007804:	3201      	adds	r2, #1
 8007806:	f10b 3bff 	add.w	fp, fp, #4294967295
 800780a:	60a2      	str	r2, [r4, #8]
 800780c:	68a3      	ldr	r3, [r4, #8]
 800780e:	3b01      	subs	r3, #1
 8007810:	60a3      	str	r3, [r4, #8]
 8007812:	6923      	ldr	r3, [r4, #16]
 8007814:	3301      	adds	r3, #1
 8007816:	6123      	str	r3, [r4, #16]
 8007818:	f8d9 3004 	ldr.w	r3, [r9, #4]
 800781c:	3b01      	subs	r3, #1
 800781e:	2b00      	cmp	r3, #0
 8007820:	f8c9 3004 	str.w	r3, [r9, #4]
 8007824:	f340 8082 	ble.w	800792c <_scanf_float+0x27c>
 8007828:	f8d9 3000 	ldr.w	r3, [r9]
 800782c:	3301      	adds	r3, #1
 800782e:	f8c9 3000 	str.w	r3, [r9]
 8007832:	e762      	b.n	80076fa <_scanf_float+0x4a>
 8007834:	eb1a 0105 	adds.w	r1, sl, r5
 8007838:	f47f af6d 	bne.w	8007716 <_scanf_float+0x66>
 800783c:	6822      	ldr	r2, [r4, #0]
 800783e:	f422 72c0 	bic.w	r2, r2, #384	@ 0x180
 8007842:	6022      	str	r2, [r4, #0]
 8007844:	460d      	mov	r5, r1
 8007846:	468a      	mov	sl, r1
 8007848:	f806 3b01 	strb.w	r3, [r6], #1
 800784c:	e7de      	b.n	800780c <_scanf_float+0x15c>
 800784e:	6822      	ldr	r2, [r4, #0]
 8007850:	0610      	lsls	r0, r2, #24
 8007852:	f57f af60 	bpl.w	8007716 <_scanf_float+0x66>
 8007856:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800785a:	6022      	str	r2, [r4, #0]
 800785c:	e7f4      	b.n	8007848 <_scanf_float+0x198>
 800785e:	f1ba 0f00 	cmp.w	sl, #0
 8007862:	d10c      	bne.n	800787e <_scanf_float+0x1ce>
 8007864:	b977      	cbnz	r7, 8007884 <_scanf_float+0x1d4>
 8007866:	6822      	ldr	r2, [r4, #0]
 8007868:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 800786c:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 8007870:	d108      	bne.n	8007884 <_scanf_float+0x1d4>
 8007872:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 8007876:	6022      	str	r2, [r4, #0]
 8007878:	f04f 0a01 	mov.w	sl, #1
 800787c:	e7e4      	b.n	8007848 <_scanf_float+0x198>
 800787e:	f1ba 0f02 	cmp.w	sl, #2
 8007882:	d050      	beq.n	8007926 <_scanf_float+0x276>
 8007884:	2d01      	cmp	r5, #1
 8007886:	d002      	beq.n	800788e <_scanf_float+0x1de>
 8007888:	2d04      	cmp	r5, #4
 800788a:	f47f af44 	bne.w	8007716 <_scanf_float+0x66>
 800788e:	3501      	adds	r5, #1
 8007890:	b2ed      	uxtb	r5, r5
 8007892:	e7d9      	b.n	8007848 <_scanf_float+0x198>
 8007894:	f1ba 0f01 	cmp.w	sl, #1
 8007898:	f47f af3d 	bne.w	8007716 <_scanf_float+0x66>
 800789c:	f04f 0a02 	mov.w	sl, #2
 80078a0:	e7d2      	b.n	8007848 <_scanf_float+0x198>
 80078a2:	b975      	cbnz	r5, 80078c2 <_scanf_float+0x212>
 80078a4:	2f00      	cmp	r7, #0
 80078a6:	f47f af37 	bne.w	8007718 <_scanf_float+0x68>
 80078aa:	6822      	ldr	r2, [r4, #0]
 80078ac:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 80078b0:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 80078b4:	f040 8103 	bne.w	8007abe <_scanf_float+0x40e>
 80078b8:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 80078bc:	6022      	str	r2, [r4, #0]
 80078be:	2501      	movs	r5, #1
 80078c0:	e7c2      	b.n	8007848 <_scanf_float+0x198>
 80078c2:	2d03      	cmp	r5, #3
 80078c4:	d0e3      	beq.n	800788e <_scanf_float+0x1de>
 80078c6:	2d05      	cmp	r5, #5
 80078c8:	e7df      	b.n	800788a <_scanf_float+0x1da>
 80078ca:	2d02      	cmp	r5, #2
 80078cc:	f47f af23 	bne.w	8007716 <_scanf_float+0x66>
 80078d0:	2503      	movs	r5, #3
 80078d2:	e7b9      	b.n	8007848 <_scanf_float+0x198>
 80078d4:	2d06      	cmp	r5, #6
 80078d6:	f47f af1e 	bne.w	8007716 <_scanf_float+0x66>
 80078da:	2507      	movs	r5, #7
 80078dc:	e7b4      	b.n	8007848 <_scanf_float+0x198>
 80078de:	6822      	ldr	r2, [r4, #0]
 80078e0:	0591      	lsls	r1, r2, #22
 80078e2:	f57f af18 	bpl.w	8007716 <_scanf_float+0x66>
 80078e6:	f422 7220 	bic.w	r2, r2, #640	@ 0x280
 80078ea:	6022      	str	r2, [r4, #0]
 80078ec:	9702      	str	r7, [sp, #8]
 80078ee:	e7ab      	b.n	8007848 <_scanf_float+0x198>
 80078f0:	6822      	ldr	r2, [r4, #0]
 80078f2:	f402 61a0 	and.w	r1, r2, #1280	@ 0x500
 80078f6:	f5b1 6f80 	cmp.w	r1, #1024	@ 0x400
 80078fa:	d005      	beq.n	8007908 <_scanf_float+0x258>
 80078fc:	0550      	lsls	r0, r2, #21
 80078fe:	f57f af0a 	bpl.w	8007716 <_scanf_float+0x66>
 8007902:	2f00      	cmp	r7, #0
 8007904:	f000 80db 	beq.w	8007abe <_scanf_float+0x40e>
 8007908:	0591      	lsls	r1, r2, #22
 800790a:	bf58      	it	pl
 800790c:	9902      	ldrpl	r1, [sp, #8]
 800790e:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 8007912:	bf58      	it	pl
 8007914:	1a79      	subpl	r1, r7, r1
 8007916:	f442 72c0 	orr.w	r2, r2, #384	@ 0x180
 800791a:	bf58      	it	pl
 800791c:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 8007920:	6022      	str	r2, [r4, #0]
 8007922:	2700      	movs	r7, #0
 8007924:	e790      	b.n	8007848 <_scanf_float+0x198>
 8007926:	f04f 0a03 	mov.w	sl, #3
 800792a:	e78d      	b.n	8007848 <_scanf_float+0x198>
 800792c:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 8007930:	4649      	mov	r1, r9
 8007932:	4640      	mov	r0, r8
 8007934:	4798      	blx	r3
 8007936:	2800      	cmp	r0, #0
 8007938:	f43f aedf 	beq.w	80076fa <_scanf_float+0x4a>
 800793c:	e6eb      	b.n	8007716 <_scanf_float+0x66>
 800793e:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8007942:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8007946:	464a      	mov	r2, r9
 8007948:	4640      	mov	r0, r8
 800794a:	4798      	blx	r3
 800794c:	6923      	ldr	r3, [r4, #16]
 800794e:	3b01      	subs	r3, #1
 8007950:	6123      	str	r3, [r4, #16]
 8007952:	e6eb      	b.n	800772c <_scanf_float+0x7c>
 8007954:	1e6b      	subs	r3, r5, #1
 8007956:	2b06      	cmp	r3, #6
 8007958:	d824      	bhi.n	80079a4 <_scanf_float+0x2f4>
 800795a:	2d02      	cmp	r5, #2
 800795c:	d836      	bhi.n	80079cc <_scanf_float+0x31c>
 800795e:	9b01      	ldr	r3, [sp, #4]
 8007960:	429e      	cmp	r6, r3
 8007962:	f67f aee7 	bls.w	8007734 <_scanf_float+0x84>
 8007966:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800796a:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800796e:	464a      	mov	r2, r9
 8007970:	4640      	mov	r0, r8
 8007972:	4798      	blx	r3
 8007974:	6923      	ldr	r3, [r4, #16]
 8007976:	3b01      	subs	r3, #1
 8007978:	6123      	str	r3, [r4, #16]
 800797a:	e7f0      	b.n	800795e <_scanf_float+0x2ae>
 800797c:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8007980:	f81b 1d01 	ldrb.w	r1, [fp, #-1]!
 8007984:	464a      	mov	r2, r9
 8007986:	4640      	mov	r0, r8
 8007988:	4798      	blx	r3
 800798a:	6923      	ldr	r3, [r4, #16]
 800798c:	3b01      	subs	r3, #1
 800798e:	6123      	str	r3, [r4, #16]
 8007990:	f10a 3aff 	add.w	sl, sl, #4294967295
 8007994:	fa5f fa8a 	uxtb.w	sl, sl
 8007998:	f1ba 0f02 	cmp.w	sl, #2
 800799c:	d1ee      	bne.n	800797c <_scanf_float+0x2cc>
 800799e:	3d03      	subs	r5, #3
 80079a0:	b2ed      	uxtb	r5, r5
 80079a2:	1b76      	subs	r6, r6, r5
 80079a4:	6823      	ldr	r3, [r4, #0]
 80079a6:	05da      	lsls	r2, r3, #23
 80079a8:	d530      	bpl.n	8007a0c <_scanf_float+0x35c>
 80079aa:	055b      	lsls	r3, r3, #21
 80079ac:	d511      	bpl.n	80079d2 <_scanf_float+0x322>
 80079ae:	9b01      	ldr	r3, [sp, #4]
 80079b0:	429e      	cmp	r6, r3
 80079b2:	f67f aebf 	bls.w	8007734 <_scanf_float+0x84>
 80079b6:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 80079ba:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 80079be:	464a      	mov	r2, r9
 80079c0:	4640      	mov	r0, r8
 80079c2:	4798      	blx	r3
 80079c4:	6923      	ldr	r3, [r4, #16]
 80079c6:	3b01      	subs	r3, #1
 80079c8:	6123      	str	r3, [r4, #16]
 80079ca:	e7f0      	b.n	80079ae <_scanf_float+0x2fe>
 80079cc:	46aa      	mov	sl, r5
 80079ce:	46b3      	mov	fp, r6
 80079d0:	e7de      	b.n	8007990 <_scanf_float+0x2e0>
 80079d2:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 80079d6:	6923      	ldr	r3, [r4, #16]
 80079d8:	2965      	cmp	r1, #101	@ 0x65
 80079da:	f103 33ff 	add.w	r3, r3, #4294967295
 80079de:	f106 35ff 	add.w	r5, r6, #4294967295
 80079e2:	6123      	str	r3, [r4, #16]
 80079e4:	d00c      	beq.n	8007a00 <_scanf_float+0x350>
 80079e6:	2945      	cmp	r1, #69	@ 0x45
 80079e8:	d00a      	beq.n	8007a00 <_scanf_float+0x350>
 80079ea:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 80079ee:	464a      	mov	r2, r9
 80079f0:	4640      	mov	r0, r8
 80079f2:	4798      	blx	r3
 80079f4:	6923      	ldr	r3, [r4, #16]
 80079f6:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 80079fa:	3b01      	subs	r3, #1
 80079fc:	1eb5      	subs	r5, r6, #2
 80079fe:	6123      	str	r3, [r4, #16]
 8007a00:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8007a04:	464a      	mov	r2, r9
 8007a06:	4640      	mov	r0, r8
 8007a08:	4798      	blx	r3
 8007a0a:	462e      	mov	r6, r5
 8007a0c:	6822      	ldr	r2, [r4, #0]
 8007a0e:	f012 0210 	ands.w	r2, r2, #16
 8007a12:	d001      	beq.n	8007a18 <_scanf_float+0x368>
 8007a14:	2000      	movs	r0, #0
 8007a16:	e68e      	b.n	8007736 <_scanf_float+0x86>
 8007a18:	7032      	strb	r2, [r6, #0]
 8007a1a:	6823      	ldr	r3, [r4, #0]
 8007a1c:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8007a20:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8007a24:	d125      	bne.n	8007a72 <_scanf_float+0x3c2>
 8007a26:	9b02      	ldr	r3, [sp, #8]
 8007a28:	429f      	cmp	r7, r3
 8007a2a:	d00a      	beq.n	8007a42 <_scanf_float+0x392>
 8007a2c:	1bda      	subs	r2, r3, r7
 8007a2e:	f204 136f 	addw	r3, r4, #367	@ 0x16f
 8007a32:	429e      	cmp	r6, r3
 8007a34:	bf28      	it	cs
 8007a36:	f504 76b7 	addcs.w	r6, r4, #366	@ 0x16e
 8007a3a:	4922      	ldr	r1, [pc, #136]	@ (8007ac4 <_scanf_float+0x414>)
 8007a3c:	4630      	mov	r0, r6
 8007a3e:	f000 f907 	bl	8007c50 <siprintf>
 8007a42:	9901      	ldr	r1, [sp, #4]
 8007a44:	2200      	movs	r2, #0
 8007a46:	4640      	mov	r0, r8
 8007a48:	f002 fc02 	bl	800a250 <_strtod_r>
 8007a4c:	9b03      	ldr	r3, [sp, #12]
 8007a4e:	6821      	ldr	r1, [r4, #0]
 8007a50:	681b      	ldr	r3, [r3, #0]
 8007a52:	f011 0f02 	tst.w	r1, #2
 8007a56:	ec57 6b10 	vmov	r6, r7, d0
 8007a5a:	f103 0204 	add.w	r2, r3, #4
 8007a5e:	d015      	beq.n	8007a8c <_scanf_float+0x3dc>
 8007a60:	9903      	ldr	r1, [sp, #12]
 8007a62:	600a      	str	r2, [r1, #0]
 8007a64:	681b      	ldr	r3, [r3, #0]
 8007a66:	e9c3 6700 	strd	r6, r7, [r3]
 8007a6a:	68e3      	ldr	r3, [r4, #12]
 8007a6c:	3301      	adds	r3, #1
 8007a6e:	60e3      	str	r3, [r4, #12]
 8007a70:	e7d0      	b.n	8007a14 <_scanf_float+0x364>
 8007a72:	9b04      	ldr	r3, [sp, #16]
 8007a74:	2b00      	cmp	r3, #0
 8007a76:	d0e4      	beq.n	8007a42 <_scanf_float+0x392>
 8007a78:	9905      	ldr	r1, [sp, #20]
 8007a7a:	230a      	movs	r3, #10
 8007a7c:	3101      	adds	r1, #1
 8007a7e:	4640      	mov	r0, r8
 8007a80:	f002 fc66 	bl	800a350 <_strtol_r>
 8007a84:	9b04      	ldr	r3, [sp, #16]
 8007a86:	9e05      	ldr	r6, [sp, #20]
 8007a88:	1ac2      	subs	r2, r0, r3
 8007a8a:	e7d0      	b.n	8007a2e <_scanf_float+0x37e>
 8007a8c:	f011 0f04 	tst.w	r1, #4
 8007a90:	9903      	ldr	r1, [sp, #12]
 8007a92:	600a      	str	r2, [r1, #0]
 8007a94:	d1e6      	bne.n	8007a64 <_scanf_float+0x3b4>
 8007a96:	681d      	ldr	r5, [r3, #0]
 8007a98:	4632      	mov	r2, r6
 8007a9a:	463b      	mov	r3, r7
 8007a9c:	4630      	mov	r0, r6
 8007a9e:	4639      	mov	r1, r7
 8007aa0:	f7f9 f844 	bl	8000b2c <__aeabi_dcmpun>
 8007aa4:	b128      	cbz	r0, 8007ab2 <_scanf_float+0x402>
 8007aa6:	4808      	ldr	r0, [pc, #32]	@ (8007ac8 <_scanf_float+0x418>)
 8007aa8:	f000 f9c6 	bl	8007e38 <nanf>
 8007aac:	ed85 0a00 	vstr	s0, [r5]
 8007ab0:	e7db      	b.n	8007a6a <_scanf_float+0x3ba>
 8007ab2:	4630      	mov	r0, r6
 8007ab4:	4639      	mov	r1, r7
 8007ab6:	f7f9 f897 	bl	8000be8 <__aeabi_d2f>
 8007aba:	6028      	str	r0, [r5, #0]
 8007abc:	e7d5      	b.n	8007a6a <_scanf_float+0x3ba>
 8007abe:	2700      	movs	r7, #0
 8007ac0:	e62e      	b.n	8007720 <_scanf_float+0x70>
 8007ac2:	bf00      	nop
 8007ac4:	0800b5fc 	.word	0x0800b5fc
 8007ac8:	0800b73d 	.word	0x0800b73d

08007acc <std>:
 8007acc:	2300      	movs	r3, #0
 8007ace:	b510      	push	{r4, lr}
 8007ad0:	4604      	mov	r4, r0
 8007ad2:	e9c0 3300 	strd	r3, r3, [r0]
 8007ad6:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8007ada:	6083      	str	r3, [r0, #8]
 8007adc:	8181      	strh	r1, [r0, #12]
 8007ade:	6643      	str	r3, [r0, #100]	@ 0x64
 8007ae0:	81c2      	strh	r2, [r0, #14]
 8007ae2:	6183      	str	r3, [r0, #24]
 8007ae4:	4619      	mov	r1, r3
 8007ae6:	2208      	movs	r2, #8
 8007ae8:	305c      	adds	r0, #92	@ 0x5c
 8007aea:	f000 f916 	bl	8007d1a <memset>
 8007aee:	4b0d      	ldr	r3, [pc, #52]	@ (8007b24 <std+0x58>)
 8007af0:	6263      	str	r3, [r4, #36]	@ 0x24
 8007af2:	4b0d      	ldr	r3, [pc, #52]	@ (8007b28 <std+0x5c>)
 8007af4:	62a3      	str	r3, [r4, #40]	@ 0x28
 8007af6:	4b0d      	ldr	r3, [pc, #52]	@ (8007b2c <std+0x60>)
 8007af8:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8007afa:	4b0d      	ldr	r3, [pc, #52]	@ (8007b30 <std+0x64>)
 8007afc:	6323      	str	r3, [r4, #48]	@ 0x30
 8007afe:	4b0d      	ldr	r3, [pc, #52]	@ (8007b34 <std+0x68>)
 8007b00:	6224      	str	r4, [r4, #32]
 8007b02:	429c      	cmp	r4, r3
 8007b04:	d006      	beq.n	8007b14 <std+0x48>
 8007b06:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8007b0a:	4294      	cmp	r4, r2
 8007b0c:	d002      	beq.n	8007b14 <std+0x48>
 8007b0e:	33d0      	adds	r3, #208	@ 0xd0
 8007b10:	429c      	cmp	r4, r3
 8007b12:	d105      	bne.n	8007b20 <std+0x54>
 8007b14:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8007b18:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007b1c:	f000 b97a 	b.w	8007e14 <__retarget_lock_init_recursive>
 8007b20:	bd10      	pop	{r4, pc}
 8007b22:	bf00      	nop
 8007b24:	08007c95 	.word	0x08007c95
 8007b28:	08007cb7 	.word	0x08007cb7
 8007b2c:	08007cef 	.word	0x08007cef
 8007b30:	08007d13 	.word	0x08007d13
 8007b34:	20001958 	.word	0x20001958

08007b38 <stdio_exit_handler>:
 8007b38:	4a02      	ldr	r2, [pc, #8]	@ (8007b44 <stdio_exit_handler+0xc>)
 8007b3a:	4903      	ldr	r1, [pc, #12]	@ (8007b48 <stdio_exit_handler+0x10>)
 8007b3c:	4803      	ldr	r0, [pc, #12]	@ (8007b4c <stdio_exit_handler+0x14>)
 8007b3e:	f000 b869 	b.w	8007c14 <_fwalk_sglue>
 8007b42:	bf00      	nop
 8007b44:	20000018 	.word	0x20000018
 8007b48:	0800a70d 	.word	0x0800a70d
 8007b4c:	20000028 	.word	0x20000028

08007b50 <cleanup_stdio>:
 8007b50:	6841      	ldr	r1, [r0, #4]
 8007b52:	4b0c      	ldr	r3, [pc, #48]	@ (8007b84 <cleanup_stdio+0x34>)
 8007b54:	4299      	cmp	r1, r3
 8007b56:	b510      	push	{r4, lr}
 8007b58:	4604      	mov	r4, r0
 8007b5a:	d001      	beq.n	8007b60 <cleanup_stdio+0x10>
 8007b5c:	f002 fdd6 	bl	800a70c <_fflush_r>
 8007b60:	68a1      	ldr	r1, [r4, #8]
 8007b62:	4b09      	ldr	r3, [pc, #36]	@ (8007b88 <cleanup_stdio+0x38>)
 8007b64:	4299      	cmp	r1, r3
 8007b66:	d002      	beq.n	8007b6e <cleanup_stdio+0x1e>
 8007b68:	4620      	mov	r0, r4
 8007b6a:	f002 fdcf 	bl	800a70c <_fflush_r>
 8007b6e:	68e1      	ldr	r1, [r4, #12]
 8007b70:	4b06      	ldr	r3, [pc, #24]	@ (8007b8c <cleanup_stdio+0x3c>)
 8007b72:	4299      	cmp	r1, r3
 8007b74:	d004      	beq.n	8007b80 <cleanup_stdio+0x30>
 8007b76:	4620      	mov	r0, r4
 8007b78:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007b7c:	f002 bdc6 	b.w	800a70c <_fflush_r>
 8007b80:	bd10      	pop	{r4, pc}
 8007b82:	bf00      	nop
 8007b84:	20001958 	.word	0x20001958
 8007b88:	200019c0 	.word	0x200019c0
 8007b8c:	20001a28 	.word	0x20001a28

08007b90 <global_stdio_init.part.0>:
 8007b90:	b510      	push	{r4, lr}
 8007b92:	4b0b      	ldr	r3, [pc, #44]	@ (8007bc0 <global_stdio_init.part.0+0x30>)
 8007b94:	4c0b      	ldr	r4, [pc, #44]	@ (8007bc4 <global_stdio_init.part.0+0x34>)
 8007b96:	4a0c      	ldr	r2, [pc, #48]	@ (8007bc8 <global_stdio_init.part.0+0x38>)
 8007b98:	601a      	str	r2, [r3, #0]
 8007b9a:	4620      	mov	r0, r4
 8007b9c:	2200      	movs	r2, #0
 8007b9e:	2104      	movs	r1, #4
 8007ba0:	f7ff ff94 	bl	8007acc <std>
 8007ba4:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8007ba8:	2201      	movs	r2, #1
 8007baa:	2109      	movs	r1, #9
 8007bac:	f7ff ff8e 	bl	8007acc <std>
 8007bb0:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8007bb4:	2202      	movs	r2, #2
 8007bb6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007bba:	2112      	movs	r1, #18
 8007bbc:	f7ff bf86 	b.w	8007acc <std>
 8007bc0:	20001a90 	.word	0x20001a90
 8007bc4:	20001958 	.word	0x20001958
 8007bc8:	08007b39 	.word	0x08007b39

08007bcc <__sfp_lock_acquire>:
 8007bcc:	4801      	ldr	r0, [pc, #4]	@ (8007bd4 <__sfp_lock_acquire+0x8>)
 8007bce:	f000 b922 	b.w	8007e16 <__retarget_lock_acquire_recursive>
 8007bd2:	bf00      	nop
 8007bd4:	20001a99 	.word	0x20001a99

08007bd8 <__sfp_lock_release>:
 8007bd8:	4801      	ldr	r0, [pc, #4]	@ (8007be0 <__sfp_lock_release+0x8>)
 8007bda:	f000 b91d 	b.w	8007e18 <__retarget_lock_release_recursive>
 8007bde:	bf00      	nop
 8007be0:	20001a99 	.word	0x20001a99

08007be4 <__sinit>:
 8007be4:	b510      	push	{r4, lr}
 8007be6:	4604      	mov	r4, r0
 8007be8:	f7ff fff0 	bl	8007bcc <__sfp_lock_acquire>
 8007bec:	6a23      	ldr	r3, [r4, #32]
 8007bee:	b11b      	cbz	r3, 8007bf8 <__sinit+0x14>
 8007bf0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007bf4:	f7ff bff0 	b.w	8007bd8 <__sfp_lock_release>
 8007bf8:	4b04      	ldr	r3, [pc, #16]	@ (8007c0c <__sinit+0x28>)
 8007bfa:	6223      	str	r3, [r4, #32]
 8007bfc:	4b04      	ldr	r3, [pc, #16]	@ (8007c10 <__sinit+0x2c>)
 8007bfe:	681b      	ldr	r3, [r3, #0]
 8007c00:	2b00      	cmp	r3, #0
 8007c02:	d1f5      	bne.n	8007bf0 <__sinit+0xc>
 8007c04:	f7ff ffc4 	bl	8007b90 <global_stdio_init.part.0>
 8007c08:	e7f2      	b.n	8007bf0 <__sinit+0xc>
 8007c0a:	bf00      	nop
 8007c0c:	08007b51 	.word	0x08007b51
 8007c10:	20001a90 	.word	0x20001a90

08007c14 <_fwalk_sglue>:
 8007c14:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007c18:	4607      	mov	r7, r0
 8007c1a:	4688      	mov	r8, r1
 8007c1c:	4614      	mov	r4, r2
 8007c1e:	2600      	movs	r6, #0
 8007c20:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8007c24:	f1b9 0901 	subs.w	r9, r9, #1
 8007c28:	d505      	bpl.n	8007c36 <_fwalk_sglue+0x22>
 8007c2a:	6824      	ldr	r4, [r4, #0]
 8007c2c:	2c00      	cmp	r4, #0
 8007c2e:	d1f7      	bne.n	8007c20 <_fwalk_sglue+0xc>
 8007c30:	4630      	mov	r0, r6
 8007c32:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007c36:	89ab      	ldrh	r3, [r5, #12]
 8007c38:	2b01      	cmp	r3, #1
 8007c3a:	d907      	bls.n	8007c4c <_fwalk_sglue+0x38>
 8007c3c:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8007c40:	3301      	adds	r3, #1
 8007c42:	d003      	beq.n	8007c4c <_fwalk_sglue+0x38>
 8007c44:	4629      	mov	r1, r5
 8007c46:	4638      	mov	r0, r7
 8007c48:	47c0      	blx	r8
 8007c4a:	4306      	orrs	r6, r0
 8007c4c:	3568      	adds	r5, #104	@ 0x68
 8007c4e:	e7e9      	b.n	8007c24 <_fwalk_sglue+0x10>

08007c50 <siprintf>:
 8007c50:	b40e      	push	{r1, r2, r3}
 8007c52:	b510      	push	{r4, lr}
 8007c54:	b09d      	sub	sp, #116	@ 0x74
 8007c56:	ab1f      	add	r3, sp, #124	@ 0x7c
 8007c58:	9002      	str	r0, [sp, #8]
 8007c5a:	9006      	str	r0, [sp, #24]
 8007c5c:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8007c60:	480a      	ldr	r0, [pc, #40]	@ (8007c8c <siprintf+0x3c>)
 8007c62:	9107      	str	r1, [sp, #28]
 8007c64:	9104      	str	r1, [sp, #16]
 8007c66:	490a      	ldr	r1, [pc, #40]	@ (8007c90 <siprintf+0x40>)
 8007c68:	f853 2b04 	ldr.w	r2, [r3], #4
 8007c6c:	9105      	str	r1, [sp, #20]
 8007c6e:	2400      	movs	r4, #0
 8007c70:	a902      	add	r1, sp, #8
 8007c72:	6800      	ldr	r0, [r0, #0]
 8007c74:	9301      	str	r3, [sp, #4]
 8007c76:	941b      	str	r4, [sp, #108]	@ 0x6c
 8007c78:	f002 fbc8 	bl	800a40c <_svfiprintf_r>
 8007c7c:	9b02      	ldr	r3, [sp, #8]
 8007c7e:	701c      	strb	r4, [r3, #0]
 8007c80:	b01d      	add	sp, #116	@ 0x74
 8007c82:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007c86:	b003      	add	sp, #12
 8007c88:	4770      	bx	lr
 8007c8a:	bf00      	nop
 8007c8c:	20000024 	.word	0x20000024
 8007c90:	ffff0208 	.word	0xffff0208

08007c94 <__sread>:
 8007c94:	b510      	push	{r4, lr}
 8007c96:	460c      	mov	r4, r1
 8007c98:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007c9c:	f000 f86c 	bl	8007d78 <_read_r>
 8007ca0:	2800      	cmp	r0, #0
 8007ca2:	bfab      	itete	ge
 8007ca4:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8007ca6:	89a3      	ldrhlt	r3, [r4, #12]
 8007ca8:	181b      	addge	r3, r3, r0
 8007caa:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8007cae:	bfac      	ite	ge
 8007cb0:	6563      	strge	r3, [r4, #84]	@ 0x54
 8007cb2:	81a3      	strhlt	r3, [r4, #12]
 8007cb4:	bd10      	pop	{r4, pc}

08007cb6 <__swrite>:
 8007cb6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007cba:	461f      	mov	r7, r3
 8007cbc:	898b      	ldrh	r3, [r1, #12]
 8007cbe:	05db      	lsls	r3, r3, #23
 8007cc0:	4605      	mov	r5, r0
 8007cc2:	460c      	mov	r4, r1
 8007cc4:	4616      	mov	r6, r2
 8007cc6:	d505      	bpl.n	8007cd4 <__swrite+0x1e>
 8007cc8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007ccc:	2302      	movs	r3, #2
 8007cce:	2200      	movs	r2, #0
 8007cd0:	f000 f840 	bl	8007d54 <_lseek_r>
 8007cd4:	89a3      	ldrh	r3, [r4, #12]
 8007cd6:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8007cda:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8007cde:	81a3      	strh	r3, [r4, #12]
 8007ce0:	4632      	mov	r2, r6
 8007ce2:	463b      	mov	r3, r7
 8007ce4:	4628      	mov	r0, r5
 8007ce6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8007cea:	f000 b857 	b.w	8007d9c <_write_r>

08007cee <__sseek>:
 8007cee:	b510      	push	{r4, lr}
 8007cf0:	460c      	mov	r4, r1
 8007cf2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007cf6:	f000 f82d 	bl	8007d54 <_lseek_r>
 8007cfa:	1c43      	adds	r3, r0, #1
 8007cfc:	89a3      	ldrh	r3, [r4, #12]
 8007cfe:	bf15      	itete	ne
 8007d00:	6560      	strne	r0, [r4, #84]	@ 0x54
 8007d02:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8007d06:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8007d0a:	81a3      	strheq	r3, [r4, #12]
 8007d0c:	bf18      	it	ne
 8007d0e:	81a3      	strhne	r3, [r4, #12]
 8007d10:	bd10      	pop	{r4, pc}

08007d12 <__sclose>:
 8007d12:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007d16:	f000 b80d 	b.w	8007d34 <_close_r>

08007d1a <memset>:
 8007d1a:	4402      	add	r2, r0
 8007d1c:	4603      	mov	r3, r0
 8007d1e:	4293      	cmp	r3, r2
 8007d20:	d100      	bne.n	8007d24 <memset+0xa>
 8007d22:	4770      	bx	lr
 8007d24:	f803 1b01 	strb.w	r1, [r3], #1
 8007d28:	e7f9      	b.n	8007d1e <memset+0x4>
	...

08007d2c <_localeconv_r>:
 8007d2c:	4800      	ldr	r0, [pc, #0]	@ (8007d30 <_localeconv_r+0x4>)
 8007d2e:	4770      	bx	lr
 8007d30:	20000164 	.word	0x20000164

08007d34 <_close_r>:
 8007d34:	b538      	push	{r3, r4, r5, lr}
 8007d36:	4d06      	ldr	r5, [pc, #24]	@ (8007d50 <_close_r+0x1c>)
 8007d38:	2300      	movs	r3, #0
 8007d3a:	4604      	mov	r4, r0
 8007d3c:	4608      	mov	r0, r1
 8007d3e:	602b      	str	r3, [r5, #0]
 8007d40:	f7fa f99c 	bl	800207c <_close>
 8007d44:	1c43      	adds	r3, r0, #1
 8007d46:	d102      	bne.n	8007d4e <_close_r+0x1a>
 8007d48:	682b      	ldr	r3, [r5, #0]
 8007d4a:	b103      	cbz	r3, 8007d4e <_close_r+0x1a>
 8007d4c:	6023      	str	r3, [r4, #0]
 8007d4e:	bd38      	pop	{r3, r4, r5, pc}
 8007d50:	20001a94 	.word	0x20001a94

08007d54 <_lseek_r>:
 8007d54:	b538      	push	{r3, r4, r5, lr}
 8007d56:	4d07      	ldr	r5, [pc, #28]	@ (8007d74 <_lseek_r+0x20>)
 8007d58:	4604      	mov	r4, r0
 8007d5a:	4608      	mov	r0, r1
 8007d5c:	4611      	mov	r1, r2
 8007d5e:	2200      	movs	r2, #0
 8007d60:	602a      	str	r2, [r5, #0]
 8007d62:	461a      	mov	r2, r3
 8007d64:	f7fa f9b1 	bl	80020ca <_lseek>
 8007d68:	1c43      	adds	r3, r0, #1
 8007d6a:	d102      	bne.n	8007d72 <_lseek_r+0x1e>
 8007d6c:	682b      	ldr	r3, [r5, #0]
 8007d6e:	b103      	cbz	r3, 8007d72 <_lseek_r+0x1e>
 8007d70:	6023      	str	r3, [r4, #0]
 8007d72:	bd38      	pop	{r3, r4, r5, pc}
 8007d74:	20001a94 	.word	0x20001a94

08007d78 <_read_r>:
 8007d78:	b538      	push	{r3, r4, r5, lr}
 8007d7a:	4d07      	ldr	r5, [pc, #28]	@ (8007d98 <_read_r+0x20>)
 8007d7c:	4604      	mov	r4, r0
 8007d7e:	4608      	mov	r0, r1
 8007d80:	4611      	mov	r1, r2
 8007d82:	2200      	movs	r2, #0
 8007d84:	602a      	str	r2, [r5, #0]
 8007d86:	461a      	mov	r2, r3
 8007d88:	f7fa f93f 	bl	800200a <_read>
 8007d8c:	1c43      	adds	r3, r0, #1
 8007d8e:	d102      	bne.n	8007d96 <_read_r+0x1e>
 8007d90:	682b      	ldr	r3, [r5, #0]
 8007d92:	b103      	cbz	r3, 8007d96 <_read_r+0x1e>
 8007d94:	6023      	str	r3, [r4, #0]
 8007d96:	bd38      	pop	{r3, r4, r5, pc}
 8007d98:	20001a94 	.word	0x20001a94

08007d9c <_write_r>:
 8007d9c:	b538      	push	{r3, r4, r5, lr}
 8007d9e:	4d07      	ldr	r5, [pc, #28]	@ (8007dbc <_write_r+0x20>)
 8007da0:	4604      	mov	r4, r0
 8007da2:	4608      	mov	r0, r1
 8007da4:	4611      	mov	r1, r2
 8007da6:	2200      	movs	r2, #0
 8007da8:	602a      	str	r2, [r5, #0]
 8007daa:	461a      	mov	r2, r3
 8007dac:	f7fa f94a 	bl	8002044 <_write>
 8007db0:	1c43      	adds	r3, r0, #1
 8007db2:	d102      	bne.n	8007dba <_write_r+0x1e>
 8007db4:	682b      	ldr	r3, [r5, #0]
 8007db6:	b103      	cbz	r3, 8007dba <_write_r+0x1e>
 8007db8:	6023      	str	r3, [r4, #0]
 8007dba:	bd38      	pop	{r3, r4, r5, pc}
 8007dbc:	20001a94 	.word	0x20001a94

08007dc0 <__errno>:
 8007dc0:	4b01      	ldr	r3, [pc, #4]	@ (8007dc8 <__errno+0x8>)
 8007dc2:	6818      	ldr	r0, [r3, #0]
 8007dc4:	4770      	bx	lr
 8007dc6:	bf00      	nop
 8007dc8:	20000024 	.word	0x20000024

08007dcc <__libc_init_array>:
 8007dcc:	b570      	push	{r4, r5, r6, lr}
 8007dce:	4d0d      	ldr	r5, [pc, #52]	@ (8007e04 <__libc_init_array+0x38>)
 8007dd0:	4c0d      	ldr	r4, [pc, #52]	@ (8007e08 <__libc_init_array+0x3c>)
 8007dd2:	1b64      	subs	r4, r4, r5
 8007dd4:	10a4      	asrs	r4, r4, #2
 8007dd6:	2600      	movs	r6, #0
 8007dd8:	42a6      	cmp	r6, r4
 8007dda:	d109      	bne.n	8007df0 <__libc_init_array+0x24>
 8007ddc:	4d0b      	ldr	r5, [pc, #44]	@ (8007e0c <__libc_init_array+0x40>)
 8007dde:	4c0c      	ldr	r4, [pc, #48]	@ (8007e10 <__libc_init_array+0x44>)
 8007de0:	f003 fb78 	bl	800b4d4 <_init>
 8007de4:	1b64      	subs	r4, r4, r5
 8007de6:	10a4      	asrs	r4, r4, #2
 8007de8:	2600      	movs	r6, #0
 8007dea:	42a6      	cmp	r6, r4
 8007dec:	d105      	bne.n	8007dfa <__libc_init_array+0x2e>
 8007dee:	bd70      	pop	{r4, r5, r6, pc}
 8007df0:	f855 3b04 	ldr.w	r3, [r5], #4
 8007df4:	4798      	blx	r3
 8007df6:	3601      	adds	r6, #1
 8007df8:	e7ee      	b.n	8007dd8 <__libc_init_array+0xc>
 8007dfa:	f855 3b04 	ldr.w	r3, [r5], #4
 8007dfe:	4798      	blx	r3
 8007e00:	3601      	adds	r6, #1
 8007e02:	e7f2      	b.n	8007dea <__libc_init_array+0x1e>
 8007e04:	0800b9fc 	.word	0x0800b9fc
 8007e08:	0800b9fc 	.word	0x0800b9fc
 8007e0c:	0800b9fc 	.word	0x0800b9fc
 8007e10:	0800ba00 	.word	0x0800ba00

08007e14 <__retarget_lock_init_recursive>:
 8007e14:	4770      	bx	lr

08007e16 <__retarget_lock_acquire_recursive>:
 8007e16:	4770      	bx	lr

08007e18 <__retarget_lock_release_recursive>:
 8007e18:	4770      	bx	lr

08007e1a <memcpy>:
 8007e1a:	440a      	add	r2, r1
 8007e1c:	4291      	cmp	r1, r2
 8007e1e:	f100 33ff 	add.w	r3, r0, #4294967295
 8007e22:	d100      	bne.n	8007e26 <memcpy+0xc>
 8007e24:	4770      	bx	lr
 8007e26:	b510      	push	{r4, lr}
 8007e28:	f811 4b01 	ldrb.w	r4, [r1], #1
 8007e2c:	f803 4f01 	strb.w	r4, [r3, #1]!
 8007e30:	4291      	cmp	r1, r2
 8007e32:	d1f9      	bne.n	8007e28 <memcpy+0xe>
 8007e34:	bd10      	pop	{r4, pc}
	...

08007e38 <nanf>:
 8007e38:	ed9f 0a01 	vldr	s0, [pc, #4]	@ 8007e40 <nanf+0x8>
 8007e3c:	4770      	bx	lr
 8007e3e:	bf00      	nop
 8007e40:	7fc00000 	.word	0x7fc00000

08007e44 <quorem>:
 8007e44:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007e48:	6903      	ldr	r3, [r0, #16]
 8007e4a:	690c      	ldr	r4, [r1, #16]
 8007e4c:	42a3      	cmp	r3, r4
 8007e4e:	4607      	mov	r7, r0
 8007e50:	db7e      	blt.n	8007f50 <quorem+0x10c>
 8007e52:	3c01      	subs	r4, #1
 8007e54:	f101 0814 	add.w	r8, r1, #20
 8007e58:	00a3      	lsls	r3, r4, #2
 8007e5a:	f100 0514 	add.w	r5, r0, #20
 8007e5e:	9300      	str	r3, [sp, #0]
 8007e60:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8007e64:	9301      	str	r3, [sp, #4]
 8007e66:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8007e6a:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8007e6e:	3301      	adds	r3, #1
 8007e70:	429a      	cmp	r2, r3
 8007e72:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8007e76:	fbb2 f6f3 	udiv	r6, r2, r3
 8007e7a:	d32e      	bcc.n	8007eda <quorem+0x96>
 8007e7c:	f04f 0a00 	mov.w	sl, #0
 8007e80:	46c4      	mov	ip, r8
 8007e82:	46ae      	mov	lr, r5
 8007e84:	46d3      	mov	fp, sl
 8007e86:	f85c 3b04 	ldr.w	r3, [ip], #4
 8007e8a:	b298      	uxth	r0, r3
 8007e8c:	fb06 a000 	mla	r0, r6, r0, sl
 8007e90:	0c02      	lsrs	r2, r0, #16
 8007e92:	0c1b      	lsrs	r3, r3, #16
 8007e94:	fb06 2303 	mla	r3, r6, r3, r2
 8007e98:	f8de 2000 	ldr.w	r2, [lr]
 8007e9c:	b280      	uxth	r0, r0
 8007e9e:	b292      	uxth	r2, r2
 8007ea0:	1a12      	subs	r2, r2, r0
 8007ea2:	445a      	add	r2, fp
 8007ea4:	f8de 0000 	ldr.w	r0, [lr]
 8007ea8:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8007eac:	b29b      	uxth	r3, r3
 8007eae:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 8007eb2:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 8007eb6:	b292      	uxth	r2, r2
 8007eb8:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 8007ebc:	45e1      	cmp	r9, ip
 8007ebe:	f84e 2b04 	str.w	r2, [lr], #4
 8007ec2:	ea4f 4b23 	mov.w	fp, r3, asr #16
 8007ec6:	d2de      	bcs.n	8007e86 <quorem+0x42>
 8007ec8:	9b00      	ldr	r3, [sp, #0]
 8007eca:	58eb      	ldr	r3, [r5, r3]
 8007ecc:	b92b      	cbnz	r3, 8007eda <quorem+0x96>
 8007ece:	9b01      	ldr	r3, [sp, #4]
 8007ed0:	3b04      	subs	r3, #4
 8007ed2:	429d      	cmp	r5, r3
 8007ed4:	461a      	mov	r2, r3
 8007ed6:	d32f      	bcc.n	8007f38 <quorem+0xf4>
 8007ed8:	613c      	str	r4, [r7, #16]
 8007eda:	4638      	mov	r0, r7
 8007edc:	f001 f9c8 	bl	8009270 <__mcmp>
 8007ee0:	2800      	cmp	r0, #0
 8007ee2:	db25      	blt.n	8007f30 <quorem+0xec>
 8007ee4:	4629      	mov	r1, r5
 8007ee6:	2000      	movs	r0, #0
 8007ee8:	f858 2b04 	ldr.w	r2, [r8], #4
 8007eec:	f8d1 c000 	ldr.w	ip, [r1]
 8007ef0:	fa1f fe82 	uxth.w	lr, r2
 8007ef4:	fa1f f38c 	uxth.w	r3, ip
 8007ef8:	eba3 030e 	sub.w	r3, r3, lr
 8007efc:	4403      	add	r3, r0
 8007efe:	0c12      	lsrs	r2, r2, #16
 8007f00:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 8007f04:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 8007f08:	b29b      	uxth	r3, r3
 8007f0a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8007f0e:	45c1      	cmp	r9, r8
 8007f10:	f841 3b04 	str.w	r3, [r1], #4
 8007f14:	ea4f 4022 	mov.w	r0, r2, asr #16
 8007f18:	d2e6      	bcs.n	8007ee8 <quorem+0xa4>
 8007f1a:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8007f1e:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8007f22:	b922      	cbnz	r2, 8007f2e <quorem+0xea>
 8007f24:	3b04      	subs	r3, #4
 8007f26:	429d      	cmp	r5, r3
 8007f28:	461a      	mov	r2, r3
 8007f2a:	d30b      	bcc.n	8007f44 <quorem+0x100>
 8007f2c:	613c      	str	r4, [r7, #16]
 8007f2e:	3601      	adds	r6, #1
 8007f30:	4630      	mov	r0, r6
 8007f32:	b003      	add	sp, #12
 8007f34:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007f38:	6812      	ldr	r2, [r2, #0]
 8007f3a:	3b04      	subs	r3, #4
 8007f3c:	2a00      	cmp	r2, #0
 8007f3e:	d1cb      	bne.n	8007ed8 <quorem+0x94>
 8007f40:	3c01      	subs	r4, #1
 8007f42:	e7c6      	b.n	8007ed2 <quorem+0x8e>
 8007f44:	6812      	ldr	r2, [r2, #0]
 8007f46:	3b04      	subs	r3, #4
 8007f48:	2a00      	cmp	r2, #0
 8007f4a:	d1ef      	bne.n	8007f2c <quorem+0xe8>
 8007f4c:	3c01      	subs	r4, #1
 8007f4e:	e7ea      	b.n	8007f26 <quorem+0xe2>
 8007f50:	2000      	movs	r0, #0
 8007f52:	e7ee      	b.n	8007f32 <quorem+0xee>
 8007f54:	0000      	movs	r0, r0
	...

08007f58 <_dtoa_r>:
 8007f58:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007f5c:	69c7      	ldr	r7, [r0, #28]
 8007f5e:	b097      	sub	sp, #92	@ 0x5c
 8007f60:	ed8d 0b04 	vstr	d0, [sp, #16]
 8007f64:	ec55 4b10 	vmov	r4, r5, d0
 8007f68:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 8007f6a:	9107      	str	r1, [sp, #28]
 8007f6c:	4681      	mov	r9, r0
 8007f6e:	920c      	str	r2, [sp, #48]	@ 0x30
 8007f70:	9311      	str	r3, [sp, #68]	@ 0x44
 8007f72:	b97f      	cbnz	r7, 8007f94 <_dtoa_r+0x3c>
 8007f74:	2010      	movs	r0, #16
 8007f76:	f000 fe09 	bl	8008b8c <malloc>
 8007f7a:	4602      	mov	r2, r0
 8007f7c:	f8c9 001c 	str.w	r0, [r9, #28]
 8007f80:	b920      	cbnz	r0, 8007f8c <_dtoa_r+0x34>
 8007f82:	4ba9      	ldr	r3, [pc, #676]	@ (8008228 <_dtoa_r+0x2d0>)
 8007f84:	21ef      	movs	r1, #239	@ 0xef
 8007f86:	48a9      	ldr	r0, [pc, #676]	@ (800822c <_dtoa_r+0x2d4>)
 8007f88:	f002 fc2e 	bl	800a7e8 <__assert_func>
 8007f8c:	e9c0 7701 	strd	r7, r7, [r0, #4]
 8007f90:	6007      	str	r7, [r0, #0]
 8007f92:	60c7      	str	r7, [r0, #12]
 8007f94:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8007f98:	6819      	ldr	r1, [r3, #0]
 8007f9a:	b159      	cbz	r1, 8007fb4 <_dtoa_r+0x5c>
 8007f9c:	685a      	ldr	r2, [r3, #4]
 8007f9e:	604a      	str	r2, [r1, #4]
 8007fa0:	2301      	movs	r3, #1
 8007fa2:	4093      	lsls	r3, r2
 8007fa4:	608b      	str	r3, [r1, #8]
 8007fa6:	4648      	mov	r0, r9
 8007fa8:	f000 fee6 	bl	8008d78 <_Bfree>
 8007fac:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8007fb0:	2200      	movs	r2, #0
 8007fb2:	601a      	str	r2, [r3, #0]
 8007fb4:	1e2b      	subs	r3, r5, #0
 8007fb6:	bfb9      	ittee	lt
 8007fb8:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 8007fbc:	9305      	strlt	r3, [sp, #20]
 8007fbe:	2300      	movge	r3, #0
 8007fc0:	6033      	strge	r3, [r6, #0]
 8007fc2:	9f05      	ldr	r7, [sp, #20]
 8007fc4:	4b9a      	ldr	r3, [pc, #616]	@ (8008230 <_dtoa_r+0x2d8>)
 8007fc6:	bfbc      	itt	lt
 8007fc8:	2201      	movlt	r2, #1
 8007fca:	6032      	strlt	r2, [r6, #0]
 8007fcc:	43bb      	bics	r3, r7
 8007fce:	d112      	bne.n	8007ff6 <_dtoa_r+0x9e>
 8007fd0:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8007fd2:	f242 730f 	movw	r3, #9999	@ 0x270f
 8007fd6:	6013      	str	r3, [r2, #0]
 8007fd8:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8007fdc:	4323      	orrs	r3, r4
 8007fde:	f000 855a 	beq.w	8008a96 <_dtoa_r+0xb3e>
 8007fe2:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8007fe4:	f8df a25c 	ldr.w	sl, [pc, #604]	@ 8008244 <_dtoa_r+0x2ec>
 8007fe8:	2b00      	cmp	r3, #0
 8007fea:	f000 855c 	beq.w	8008aa6 <_dtoa_r+0xb4e>
 8007fee:	f10a 0303 	add.w	r3, sl, #3
 8007ff2:	f000 bd56 	b.w	8008aa2 <_dtoa_r+0xb4a>
 8007ff6:	ed9d 7b04 	vldr	d7, [sp, #16]
 8007ffa:	2200      	movs	r2, #0
 8007ffc:	ec51 0b17 	vmov	r0, r1, d7
 8008000:	2300      	movs	r3, #0
 8008002:	ed8d 7b0a 	vstr	d7, [sp, #40]	@ 0x28
 8008006:	f7f8 fd5f 	bl	8000ac8 <__aeabi_dcmpeq>
 800800a:	4680      	mov	r8, r0
 800800c:	b158      	cbz	r0, 8008026 <_dtoa_r+0xce>
 800800e:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8008010:	2301      	movs	r3, #1
 8008012:	6013      	str	r3, [r2, #0]
 8008014:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8008016:	b113      	cbz	r3, 800801e <_dtoa_r+0xc6>
 8008018:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 800801a:	4b86      	ldr	r3, [pc, #536]	@ (8008234 <_dtoa_r+0x2dc>)
 800801c:	6013      	str	r3, [r2, #0]
 800801e:	f8df a228 	ldr.w	sl, [pc, #552]	@ 8008248 <_dtoa_r+0x2f0>
 8008022:	f000 bd40 	b.w	8008aa6 <_dtoa_r+0xb4e>
 8008026:	ed9d 0b0a 	vldr	d0, [sp, #40]	@ 0x28
 800802a:	aa14      	add	r2, sp, #80	@ 0x50
 800802c:	a915      	add	r1, sp, #84	@ 0x54
 800802e:	4648      	mov	r0, r9
 8008030:	f001 fa3e 	bl	80094b0 <__d2b>
 8008034:	f3c7 560a 	ubfx	r6, r7, #20, #11
 8008038:	9002      	str	r0, [sp, #8]
 800803a:	2e00      	cmp	r6, #0
 800803c:	d078      	beq.n	8008130 <_dtoa_r+0x1d8>
 800803e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8008040:	f8cd 8048 	str.w	r8, [sp, #72]	@ 0x48
 8008044:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8008048:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800804c:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 8008050:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 8008054:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 8008058:	4619      	mov	r1, r3
 800805a:	2200      	movs	r2, #0
 800805c:	4b76      	ldr	r3, [pc, #472]	@ (8008238 <_dtoa_r+0x2e0>)
 800805e:	f7f8 f913 	bl	8000288 <__aeabi_dsub>
 8008062:	a36b      	add	r3, pc, #428	@ (adr r3, 8008210 <_dtoa_r+0x2b8>)
 8008064:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008068:	f7f8 fac6 	bl	80005f8 <__aeabi_dmul>
 800806c:	a36a      	add	r3, pc, #424	@ (adr r3, 8008218 <_dtoa_r+0x2c0>)
 800806e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008072:	f7f8 f90b 	bl	800028c <__adddf3>
 8008076:	4604      	mov	r4, r0
 8008078:	4630      	mov	r0, r6
 800807a:	460d      	mov	r5, r1
 800807c:	f7f8 fa52 	bl	8000524 <__aeabi_i2d>
 8008080:	a367      	add	r3, pc, #412	@ (adr r3, 8008220 <_dtoa_r+0x2c8>)
 8008082:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008086:	f7f8 fab7 	bl	80005f8 <__aeabi_dmul>
 800808a:	4602      	mov	r2, r0
 800808c:	460b      	mov	r3, r1
 800808e:	4620      	mov	r0, r4
 8008090:	4629      	mov	r1, r5
 8008092:	f7f8 f8fb 	bl	800028c <__adddf3>
 8008096:	4604      	mov	r4, r0
 8008098:	460d      	mov	r5, r1
 800809a:	f7f8 fd5d 	bl	8000b58 <__aeabi_d2iz>
 800809e:	2200      	movs	r2, #0
 80080a0:	4607      	mov	r7, r0
 80080a2:	2300      	movs	r3, #0
 80080a4:	4620      	mov	r0, r4
 80080a6:	4629      	mov	r1, r5
 80080a8:	f7f8 fd18 	bl	8000adc <__aeabi_dcmplt>
 80080ac:	b140      	cbz	r0, 80080c0 <_dtoa_r+0x168>
 80080ae:	4638      	mov	r0, r7
 80080b0:	f7f8 fa38 	bl	8000524 <__aeabi_i2d>
 80080b4:	4622      	mov	r2, r4
 80080b6:	462b      	mov	r3, r5
 80080b8:	f7f8 fd06 	bl	8000ac8 <__aeabi_dcmpeq>
 80080bc:	b900      	cbnz	r0, 80080c0 <_dtoa_r+0x168>
 80080be:	3f01      	subs	r7, #1
 80080c0:	2f16      	cmp	r7, #22
 80080c2:	d852      	bhi.n	800816a <_dtoa_r+0x212>
 80080c4:	4b5d      	ldr	r3, [pc, #372]	@ (800823c <_dtoa_r+0x2e4>)
 80080c6:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 80080ca:	e9d3 2300 	ldrd	r2, r3, [r3]
 80080ce:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 80080d2:	f7f8 fd03 	bl	8000adc <__aeabi_dcmplt>
 80080d6:	2800      	cmp	r0, #0
 80080d8:	d049      	beq.n	800816e <_dtoa_r+0x216>
 80080da:	3f01      	subs	r7, #1
 80080dc:	2300      	movs	r3, #0
 80080de:	9310      	str	r3, [sp, #64]	@ 0x40
 80080e0:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 80080e2:	1b9b      	subs	r3, r3, r6
 80080e4:	1e5a      	subs	r2, r3, #1
 80080e6:	bf45      	ittet	mi
 80080e8:	f1c3 0301 	rsbmi	r3, r3, #1
 80080ec:	9300      	strmi	r3, [sp, #0]
 80080ee:	2300      	movpl	r3, #0
 80080f0:	2300      	movmi	r3, #0
 80080f2:	9206      	str	r2, [sp, #24]
 80080f4:	bf54      	ite	pl
 80080f6:	9300      	strpl	r3, [sp, #0]
 80080f8:	9306      	strmi	r3, [sp, #24]
 80080fa:	2f00      	cmp	r7, #0
 80080fc:	db39      	blt.n	8008172 <_dtoa_r+0x21a>
 80080fe:	9b06      	ldr	r3, [sp, #24]
 8008100:	970d      	str	r7, [sp, #52]	@ 0x34
 8008102:	443b      	add	r3, r7
 8008104:	9306      	str	r3, [sp, #24]
 8008106:	2300      	movs	r3, #0
 8008108:	9308      	str	r3, [sp, #32]
 800810a:	9b07      	ldr	r3, [sp, #28]
 800810c:	2b09      	cmp	r3, #9
 800810e:	d863      	bhi.n	80081d8 <_dtoa_r+0x280>
 8008110:	2b05      	cmp	r3, #5
 8008112:	bfc4      	itt	gt
 8008114:	3b04      	subgt	r3, #4
 8008116:	9307      	strgt	r3, [sp, #28]
 8008118:	9b07      	ldr	r3, [sp, #28]
 800811a:	f1a3 0302 	sub.w	r3, r3, #2
 800811e:	bfcc      	ite	gt
 8008120:	2400      	movgt	r4, #0
 8008122:	2401      	movle	r4, #1
 8008124:	2b03      	cmp	r3, #3
 8008126:	d863      	bhi.n	80081f0 <_dtoa_r+0x298>
 8008128:	e8df f003 	tbb	[pc, r3]
 800812c:	2b375452 	.word	0x2b375452
 8008130:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 8008134:	441e      	add	r6, r3
 8008136:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 800813a:	2b20      	cmp	r3, #32
 800813c:	bfc1      	itttt	gt
 800813e:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 8008142:	409f      	lslgt	r7, r3
 8008144:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 8008148:	fa24 f303 	lsrgt.w	r3, r4, r3
 800814c:	bfd6      	itet	le
 800814e:	f1c3 0320 	rsble	r3, r3, #32
 8008152:	ea47 0003 	orrgt.w	r0, r7, r3
 8008156:	fa04 f003 	lslle.w	r0, r4, r3
 800815a:	f7f8 f9d3 	bl	8000504 <__aeabi_ui2d>
 800815e:	2201      	movs	r2, #1
 8008160:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 8008164:	3e01      	subs	r6, #1
 8008166:	9212      	str	r2, [sp, #72]	@ 0x48
 8008168:	e776      	b.n	8008058 <_dtoa_r+0x100>
 800816a:	2301      	movs	r3, #1
 800816c:	e7b7      	b.n	80080de <_dtoa_r+0x186>
 800816e:	9010      	str	r0, [sp, #64]	@ 0x40
 8008170:	e7b6      	b.n	80080e0 <_dtoa_r+0x188>
 8008172:	9b00      	ldr	r3, [sp, #0]
 8008174:	1bdb      	subs	r3, r3, r7
 8008176:	9300      	str	r3, [sp, #0]
 8008178:	427b      	negs	r3, r7
 800817a:	9308      	str	r3, [sp, #32]
 800817c:	2300      	movs	r3, #0
 800817e:	930d      	str	r3, [sp, #52]	@ 0x34
 8008180:	e7c3      	b.n	800810a <_dtoa_r+0x1b2>
 8008182:	2301      	movs	r3, #1
 8008184:	9309      	str	r3, [sp, #36]	@ 0x24
 8008186:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8008188:	eb07 0b03 	add.w	fp, r7, r3
 800818c:	f10b 0301 	add.w	r3, fp, #1
 8008190:	2b01      	cmp	r3, #1
 8008192:	9303      	str	r3, [sp, #12]
 8008194:	bfb8      	it	lt
 8008196:	2301      	movlt	r3, #1
 8008198:	e006      	b.n	80081a8 <_dtoa_r+0x250>
 800819a:	2301      	movs	r3, #1
 800819c:	9309      	str	r3, [sp, #36]	@ 0x24
 800819e:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80081a0:	2b00      	cmp	r3, #0
 80081a2:	dd28      	ble.n	80081f6 <_dtoa_r+0x29e>
 80081a4:	469b      	mov	fp, r3
 80081a6:	9303      	str	r3, [sp, #12]
 80081a8:	f8d9 001c 	ldr.w	r0, [r9, #28]
 80081ac:	2100      	movs	r1, #0
 80081ae:	2204      	movs	r2, #4
 80081b0:	f102 0514 	add.w	r5, r2, #20
 80081b4:	429d      	cmp	r5, r3
 80081b6:	d926      	bls.n	8008206 <_dtoa_r+0x2ae>
 80081b8:	6041      	str	r1, [r0, #4]
 80081ba:	4648      	mov	r0, r9
 80081bc:	f000 fd9c 	bl	8008cf8 <_Balloc>
 80081c0:	4682      	mov	sl, r0
 80081c2:	2800      	cmp	r0, #0
 80081c4:	d142      	bne.n	800824c <_dtoa_r+0x2f4>
 80081c6:	4b1e      	ldr	r3, [pc, #120]	@ (8008240 <_dtoa_r+0x2e8>)
 80081c8:	4602      	mov	r2, r0
 80081ca:	f240 11af 	movw	r1, #431	@ 0x1af
 80081ce:	e6da      	b.n	8007f86 <_dtoa_r+0x2e>
 80081d0:	2300      	movs	r3, #0
 80081d2:	e7e3      	b.n	800819c <_dtoa_r+0x244>
 80081d4:	2300      	movs	r3, #0
 80081d6:	e7d5      	b.n	8008184 <_dtoa_r+0x22c>
 80081d8:	2401      	movs	r4, #1
 80081da:	2300      	movs	r3, #0
 80081dc:	9307      	str	r3, [sp, #28]
 80081de:	9409      	str	r4, [sp, #36]	@ 0x24
 80081e0:	f04f 3bff 	mov.w	fp, #4294967295
 80081e4:	2200      	movs	r2, #0
 80081e6:	f8cd b00c 	str.w	fp, [sp, #12]
 80081ea:	2312      	movs	r3, #18
 80081ec:	920c      	str	r2, [sp, #48]	@ 0x30
 80081ee:	e7db      	b.n	80081a8 <_dtoa_r+0x250>
 80081f0:	2301      	movs	r3, #1
 80081f2:	9309      	str	r3, [sp, #36]	@ 0x24
 80081f4:	e7f4      	b.n	80081e0 <_dtoa_r+0x288>
 80081f6:	f04f 0b01 	mov.w	fp, #1
 80081fa:	f8cd b00c 	str.w	fp, [sp, #12]
 80081fe:	465b      	mov	r3, fp
 8008200:	f8cd b030 	str.w	fp, [sp, #48]	@ 0x30
 8008204:	e7d0      	b.n	80081a8 <_dtoa_r+0x250>
 8008206:	3101      	adds	r1, #1
 8008208:	0052      	lsls	r2, r2, #1
 800820a:	e7d1      	b.n	80081b0 <_dtoa_r+0x258>
 800820c:	f3af 8000 	nop.w
 8008210:	636f4361 	.word	0x636f4361
 8008214:	3fd287a7 	.word	0x3fd287a7
 8008218:	8b60c8b3 	.word	0x8b60c8b3
 800821c:	3fc68a28 	.word	0x3fc68a28
 8008220:	509f79fb 	.word	0x509f79fb
 8008224:	3fd34413 	.word	0x3fd34413
 8008228:	0800b60e 	.word	0x0800b60e
 800822c:	0800b625 	.word	0x0800b625
 8008230:	7ff00000 	.word	0x7ff00000
 8008234:	0800b5d9 	.word	0x0800b5d9
 8008238:	3ff80000 	.word	0x3ff80000
 800823c:	0800b7d8 	.word	0x0800b7d8
 8008240:	0800b67d 	.word	0x0800b67d
 8008244:	0800b60a 	.word	0x0800b60a
 8008248:	0800b5d8 	.word	0x0800b5d8
 800824c:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8008250:	6018      	str	r0, [r3, #0]
 8008252:	9b03      	ldr	r3, [sp, #12]
 8008254:	2b0e      	cmp	r3, #14
 8008256:	f200 80a1 	bhi.w	800839c <_dtoa_r+0x444>
 800825a:	2c00      	cmp	r4, #0
 800825c:	f000 809e 	beq.w	800839c <_dtoa_r+0x444>
 8008260:	2f00      	cmp	r7, #0
 8008262:	dd33      	ble.n	80082cc <_dtoa_r+0x374>
 8008264:	4b9c      	ldr	r3, [pc, #624]	@ (80084d8 <_dtoa_r+0x580>)
 8008266:	f007 020f 	and.w	r2, r7, #15
 800826a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800826e:	ed93 7b00 	vldr	d7, [r3]
 8008272:	05f8      	lsls	r0, r7, #23
 8008274:	ed8d 7b0e 	vstr	d7, [sp, #56]	@ 0x38
 8008278:	ea4f 1427 	mov.w	r4, r7, asr #4
 800827c:	d516      	bpl.n	80082ac <_dtoa_r+0x354>
 800827e:	4b97      	ldr	r3, [pc, #604]	@ (80084dc <_dtoa_r+0x584>)
 8008280:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8008284:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8008288:	f7f8 fae0 	bl	800084c <__aeabi_ddiv>
 800828c:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8008290:	f004 040f 	and.w	r4, r4, #15
 8008294:	2603      	movs	r6, #3
 8008296:	4d91      	ldr	r5, [pc, #580]	@ (80084dc <_dtoa_r+0x584>)
 8008298:	b954      	cbnz	r4, 80082b0 <_dtoa_r+0x358>
 800829a:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800829e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80082a2:	f7f8 fad3 	bl	800084c <__aeabi_ddiv>
 80082a6:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80082aa:	e028      	b.n	80082fe <_dtoa_r+0x3a6>
 80082ac:	2602      	movs	r6, #2
 80082ae:	e7f2      	b.n	8008296 <_dtoa_r+0x33e>
 80082b0:	07e1      	lsls	r1, r4, #31
 80082b2:	d508      	bpl.n	80082c6 <_dtoa_r+0x36e>
 80082b4:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 80082b8:	e9d5 2300 	ldrd	r2, r3, [r5]
 80082bc:	f7f8 f99c 	bl	80005f8 <__aeabi_dmul>
 80082c0:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 80082c4:	3601      	adds	r6, #1
 80082c6:	1064      	asrs	r4, r4, #1
 80082c8:	3508      	adds	r5, #8
 80082ca:	e7e5      	b.n	8008298 <_dtoa_r+0x340>
 80082cc:	f000 80af 	beq.w	800842e <_dtoa_r+0x4d6>
 80082d0:	427c      	negs	r4, r7
 80082d2:	4b81      	ldr	r3, [pc, #516]	@ (80084d8 <_dtoa_r+0x580>)
 80082d4:	4d81      	ldr	r5, [pc, #516]	@ (80084dc <_dtoa_r+0x584>)
 80082d6:	f004 020f 	and.w	r2, r4, #15
 80082da:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80082de:	e9d3 2300 	ldrd	r2, r3, [r3]
 80082e2:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 80082e6:	f7f8 f987 	bl	80005f8 <__aeabi_dmul>
 80082ea:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80082ee:	1124      	asrs	r4, r4, #4
 80082f0:	2300      	movs	r3, #0
 80082f2:	2602      	movs	r6, #2
 80082f4:	2c00      	cmp	r4, #0
 80082f6:	f040 808f 	bne.w	8008418 <_dtoa_r+0x4c0>
 80082fa:	2b00      	cmp	r3, #0
 80082fc:	d1d3      	bne.n	80082a6 <_dtoa_r+0x34e>
 80082fe:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8008300:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 8008304:	2b00      	cmp	r3, #0
 8008306:	f000 8094 	beq.w	8008432 <_dtoa_r+0x4da>
 800830a:	4b75      	ldr	r3, [pc, #468]	@ (80084e0 <_dtoa_r+0x588>)
 800830c:	2200      	movs	r2, #0
 800830e:	4620      	mov	r0, r4
 8008310:	4629      	mov	r1, r5
 8008312:	f7f8 fbe3 	bl	8000adc <__aeabi_dcmplt>
 8008316:	2800      	cmp	r0, #0
 8008318:	f000 808b 	beq.w	8008432 <_dtoa_r+0x4da>
 800831c:	9b03      	ldr	r3, [sp, #12]
 800831e:	2b00      	cmp	r3, #0
 8008320:	f000 8087 	beq.w	8008432 <_dtoa_r+0x4da>
 8008324:	f1bb 0f00 	cmp.w	fp, #0
 8008328:	dd34      	ble.n	8008394 <_dtoa_r+0x43c>
 800832a:	4620      	mov	r0, r4
 800832c:	4b6d      	ldr	r3, [pc, #436]	@ (80084e4 <_dtoa_r+0x58c>)
 800832e:	2200      	movs	r2, #0
 8008330:	4629      	mov	r1, r5
 8008332:	f7f8 f961 	bl	80005f8 <__aeabi_dmul>
 8008336:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800833a:	f107 38ff 	add.w	r8, r7, #4294967295
 800833e:	3601      	adds	r6, #1
 8008340:	465c      	mov	r4, fp
 8008342:	4630      	mov	r0, r6
 8008344:	f7f8 f8ee 	bl	8000524 <__aeabi_i2d>
 8008348:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800834c:	f7f8 f954 	bl	80005f8 <__aeabi_dmul>
 8008350:	4b65      	ldr	r3, [pc, #404]	@ (80084e8 <_dtoa_r+0x590>)
 8008352:	2200      	movs	r2, #0
 8008354:	f7f7 ff9a 	bl	800028c <__adddf3>
 8008358:	4605      	mov	r5, r0
 800835a:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 800835e:	2c00      	cmp	r4, #0
 8008360:	d16a      	bne.n	8008438 <_dtoa_r+0x4e0>
 8008362:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8008366:	4b61      	ldr	r3, [pc, #388]	@ (80084ec <_dtoa_r+0x594>)
 8008368:	2200      	movs	r2, #0
 800836a:	f7f7 ff8d 	bl	8000288 <__aeabi_dsub>
 800836e:	4602      	mov	r2, r0
 8008370:	460b      	mov	r3, r1
 8008372:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8008376:	462a      	mov	r2, r5
 8008378:	4633      	mov	r3, r6
 800837a:	f7f8 fbcd 	bl	8000b18 <__aeabi_dcmpgt>
 800837e:	2800      	cmp	r0, #0
 8008380:	f040 8298 	bne.w	80088b4 <_dtoa_r+0x95c>
 8008384:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8008388:	462a      	mov	r2, r5
 800838a:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 800838e:	f7f8 fba5 	bl	8000adc <__aeabi_dcmplt>
 8008392:	bb38      	cbnz	r0, 80083e4 <_dtoa_r+0x48c>
 8008394:	e9dd 340a 	ldrd	r3, r4, [sp, #40]	@ 0x28
 8008398:	e9cd 3404 	strd	r3, r4, [sp, #16]
 800839c:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 800839e:	2b00      	cmp	r3, #0
 80083a0:	f2c0 8157 	blt.w	8008652 <_dtoa_r+0x6fa>
 80083a4:	2f0e      	cmp	r7, #14
 80083a6:	f300 8154 	bgt.w	8008652 <_dtoa_r+0x6fa>
 80083aa:	4b4b      	ldr	r3, [pc, #300]	@ (80084d8 <_dtoa_r+0x580>)
 80083ac:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 80083b0:	ed93 7b00 	vldr	d7, [r3]
 80083b4:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80083b6:	2b00      	cmp	r3, #0
 80083b8:	ed8d 7b00 	vstr	d7, [sp]
 80083bc:	f280 80e5 	bge.w	800858a <_dtoa_r+0x632>
 80083c0:	9b03      	ldr	r3, [sp, #12]
 80083c2:	2b00      	cmp	r3, #0
 80083c4:	f300 80e1 	bgt.w	800858a <_dtoa_r+0x632>
 80083c8:	d10c      	bne.n	80083e4 <_dtoa_r+0x48c>
 80083ca:	4b48      	ldr	r3, [pc, #288]	@ (80084ec <_dtoa_r+0x594>)
 80083cc:	2200      	movs	r2, #0
 80083ce:	ec51 0b17 	vmov	r0, r1, d7
 80083d2:	f7f8 f911 	bl	80005f8 <__aeabi_dmul>
 80083d6:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80083da:	f7f8 fb93 	bl	8000b04 <__aeabi_dcmpge>
 80083de:	2800      	cmp	r0, #0
 80083e0:	f000 8266 	beq.w	80088b0 <_dtoa_r+0x958>
 80083e4:	2400      	movs	r4, #0
 80083e6:	4625      	mov	r5, r4
 80083e8:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80083ea:	4656      	mov	r6, sl
 80083ec:	ea6f 0803 	mvn.w	r8, r3
 80083f0:	2700      	movs	r7, #0
 80083f2:	4621      	mov	r1, r4
 80083f4:	4648      	mov	r0, r9
 80083f6:	f000 fcbf 	bl	8008d78 <_Bfree>
 80083fa:	2d00      	cmp	r5, #0
 80083fc:	f000 80bd 	beq.w	800857a <_dtoa_r+0x622>
 8008400:	b12f      	cbz	r7, 800840e <_dtoa_r+0x4b6>
 8008402:	42af      	cmp	r7, r5
 8008404:	d003      	beq.n	800840e <_dtoa_r+0x4b6>
 8008406:	4639      	mov	r1, r7
 8008408:	4648      	mov	r0, r9
 800840a:	f000 fcb5 	bl	8008d78 <_Bfree>
 800840e:	4629      	mov	r1, r5
 8008410:	4648      	mov	r0, r9
 8008412:	f000 fcb1 	bl	8008d78 <_Bfree>
 8008416:	e0b0      	b.n	800857a <_dtoa_r+0x622>
 8008418:	07e2      	lsls	r2, r4, #31
 800841a:	d505      	bpl.n	8008428 <_dtoa_r+0x4d0>
 800841c:	e9d5 2300 	ldrd	r2, r3, [r5]
 8008420:	f7f8 f8ea 	bl	80005f8 <__aeabi_dmul>
 8008424:	3601      	adds	r6, #1
 8008426:	2301      	movs	r3, #1
 8008428:	1064      	asrs	r4, r4, #1
 800842a:	3508      	adds	r5, #8
 800842c:	e762      	b.n	80082f4 <_dtoa_r+0x39c>
 800842e:	2602      	movs	r6, #2
 8008430:	e765      	b.n	80082fe <_dtoa_r+0x3a6>
 8008432:	9c03      	ldr	r4, [sp, #12]
 8008434:	46b8      	mov	r8, r7
 8008436:	e784      	b.n	8008342 <_dtoa_r+0x3ea>
 8008438:	4b27      	ldr	r3, [pc, #156]	@ (80084d8 <_dtoa_r+0x580>)
 800843a:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800843c:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8008440:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8008444:	4454      	add	r4, sl
 8008446:	2900      	cmp	r1, #0
 8008448:	d054      	beq.n	80084f4 <_dtoa_r+0x59c>
 800844a:	4929      	ldr	r1, [pc, #164]	@ (80084f0 <_dtoa_r+0x598>)
 800844c:	2000      	movs	r0, #0
 800844e:	f7f8 f9fd 	bl	800084c <__aeabi_ddiv>
 8008452:	4633      	mov	r3, r6
 8008454:	462a      	mov	r2, r5
 8008456:	f7f7 ff17 	bl	8000288 <__aeabi_dsub>
 800845a:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800845e:	4656      	mov	r6, sl
 8008460:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8008464:	f7f8 fb78 	bl	8000b58 <__aeabi_d2iz>
 8008468:	4605      	mov	r5, r0
 800846a:	f7f8 f85b 	bl	8000524 <__aeabi_i2d>
 800846e:	4602      	mov	r2, r0
 8008470:	460b      	mov	r3, r1
 8008472:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8008476:	f7f7 ff07 	bl	8000288 <__aeabi_dsub>
 800847a:	3530      	adds	r5, #48	@ 0x30
 800847c:	4602      	mov	r2, r0
 800847e:	460b      	mov	r3, r1
 8008480:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8008484:	f806 5b01 	strb.w	r5, [r6], #1
 8008488:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800848c:	f7f8 fb26 	bl	8000adc <__aeabi_dcmplt>
 8008490:	2800      	cmp	r0, #0
 8008492:	d172      	bne.n	800857a <_dtoa_r+0x622>
 8008494:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8008498:	4911      	ldr	r1, [pc, #68]	@ (80084e0 <_dtoa_r+0x588>)
 800849a:	2000      	movs	r0, #0
 800849c:	f7f7 fef4 	bl	8000288 <__aeabi_dsub>
 80084a0:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 80084a4:	f7f8 fb1a 	bl	8000adc <__aeabi_dcmplt>
 80084a8:	2800      	cmp	r0, #0
 80084aa:	f040 80b4 	bne.w	8008616 <_dtoa_r+0x6be>
 80084ae:	42a6      	cmp	r6, r4
 80084b0:	f43f af70 	beq.w	8008394 <_dtoa_r+0x43c>
 80084b4:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 80084b8:	4b0a      	ldr	r3, [pc, #40]	@ (80084e4 <_dtoa_r+0x58c>)
 80084ba:	2200      	movs	r2, #0
 80084bc:	f7f8 f89c 	bl	80005f8 <__aeabi_dmul>
 80084c0:	4b08      	ldr	r3, [pc, #32]	@ (80084e4 <_dtoa_r+0x58c>)
 80084c2:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 80084c6:	2200      	movs	r2, #0
 80084c8:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80084cc:	f7f8 f894 	bl	80005f8 <__aeabi_dmul>
 80084d0:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80084d4:	e7c4      	b.n	8008460 <_dtoa_r+0x508>
 80084d6:	bf00      	nop
 80084d8:	0800b7d8 	.word	0x0800b7d8
 80084dc:	0800b7b0 	.word	0x0800b7b0
 80084e0:	3ff00000 	.word	0x3ff00000
 80084e4:	40240000 	.word	0x40240000
 80084e8:	401c0000 	.word	0x401c0000
 80084ec:	40140000 	.word	0x40140000
 80084f0:	3fe00000 	.word	0x3fe00000
 80084f4:	4631      	mov	r1, r6
 80084f6:	4628      	mov	r0, r5
 80084f8:	f7f8 f87e 	bl	80005f8 <__aeabi_dmul>
 80084fc:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8008500:	9413      	str	r4, [sp, #76]	@ 0x4c
 8008502:	4656      	mov	r6, sl
 8008504:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8008508:	f7f8 fb26 	bl	8000b58 <__aeabi_d2iz>
 800850c:	4605      	mov	r5, r0
 800850e:	f7f8 f809 	bl	8000524 <__aeabi_i2d>
 8008512:	4602      	mov	r2, r0
 8008514:	460b      	mov	r3, r1
 8008516:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800851a:	f7f7 feb5 	bl	8000288 <__aeabi_dsub>
 800851e:	3530      	adds	r5, #48	@ 0x30
 8008520:	f806 5b01 	strb.w	r5, [r6], #1
 8008524:	4602      	mov	r2, r0
 8008526:	460b      	mov	r3, r1
 8008528:	42a6      	cmp	r6, r4
 800852a:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800852e:	f04f 0200 	mov.w	r2, #0
 8008532:	d124      	bne.n	800857e <_dtoa_r+0x626>
 8008534:	4baf      	ldr	r3, [pc, #700]	@ (80087f4 <_dtoa_r+0x89c>)
 8008536:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 800853a:	f7f7 fea7 	bl	800028c <__adddf3>
 800853e:	4602      	mov	r2, r0
 8008540:	460b      	mov	r3, r1
 8008542:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8008546:	f7f8 fae7 	bl	8000b18 <__aeabi_dcmpgt>
 800854a:	2800      	cmp	r0, #0
 800854c:	d163      	bne.n	8008616 <_dtoa_r+0x6be>
 800854e:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8008552:	49a8      	ldr	r1, [pc, #672]	@ (80087f4 <_dtoa_r+0x89c>)
 8008554:	2000      	movs	r0, #0
 8008556:	f7f7 fe97 	bl	8000288 <__aeabi_dsub>
 800855a:	4602      	mov	r2, r0
 800855c:	460b      	mov	r3, r1
 800855e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8008562:	f7f8 fabb 	bl	8000adc <__aeabi_dcmplt>
 8008566:	2800      	cmp	r0, #0
 8008568:	f43f af14 	beq.w	8008394 <_dtoa_r+0x43c>
 800856c:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 800856e:	1e73      	subs	r3, r6, #1
 8008570:	9313      	str	r3, [sp, #76]	@ 0x4c
 8008572:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8008576:	2b30      	cmp	r3, #48	@ 0x30
 8008578:	d0f8      	beq.n	800856c <_dtoa_r+0x614>
 800857a:	4647      	mov	r7, r8
 800857c:	e03b      	b.n	80085f6 <_dtoa_r+0x69e>
 800857e:	4b9e      	ldr	r3, [pc, #632]	@ (80087f8 <_dtoa_r+0x8a0>)
 8008580:	f7f8 f83a 	bl	80005f8 <__aeabi_dmul>
 8008584:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8008588:	e7bc      	b.n	8008504 <_dtoa_r+0x5ac>
 800858a:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 800858e:	4656      	mov	r6, sl
 8008590:	e9dd 2300 	ldrd	r2, r3, [sp]
 8008594:	4620      	mov	r0, r4
 8008596:	4629      	mov	r1, r5
 8008598:	f7f8 f958 	bl	800084c <__aeabi_ddiv>
 800859c:	f7f8 fadc 	bl	8000b58 <__aeabi_d2iz>
 80085a0:	4680      	mov	r8, r0
 80085a2:	f7f7 ffbf 	bl	8000524 <__aeabi_i2d>
 80085a6:	e9dd 2300 	ldrd	r2, r3, [sp]
 80085aa:	f7f8 f825 	bl	80005f8 <__aeabi_dmul>
 80085ae:	4602      	mov	r2, r0
 80085b0:	460b      	mov	r3, r1
 80085b2:	4620      	mov	r0, r4
 80085b4:	4629      	mov	r1, r5
 80085b6:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 80085ba:	f7f7 fe65 	bl	8000288 <__aeabi_dsub>
 80085be:	f806 4b01 	strb.w	r4, [r6], #1
 80085c2:	9d03      	ldr	r5, [sp, #12]
 80085c4:	eba6 040a 	sub.w	r4, r6, sl
 80085c8:	42a5      	cmp	r5, r4
 80085ca:	4602      	mov	r2, r0
 80085cc:	460b      	mov	r3, r1
 80085ce:	d133      	bne.n	8008638 <_dtoa_r+0x6e0>
 80085d0:	f7f7 fe5c 	bl	800028c <__adddf3>
 80085d4:	e9dd 2300 	ldrd	r2, r3, [sp]
 80085d8:	4604      	mov	r4, r0
 80085da:	460d      	mov	r5, r1
 80085dc:	f7f8 fa9c 	bl	8000b18 <__aeabi_dcmpgt>
 80085e0:	b9c0      	cbnz	r0, 8008614 <_dtoa_r+0x6bc>
 80085e2:	e9dd 2300 	ldrd	r2, r3, [sp]
 80085e6:	4620      	mov	r0, r4
 80085e8:	4629      	mov	r1, r5
 80085ea:	f7f8 fa6d 	bl	8000ac8 <__aeabi_dcmpeq>
 80085ee:	b110      	cbz	r0, 80085f6 <_dtoa_r+0x69e>
 80085f0:	f018 0f01 	tst.w	r8, #1
 80085f4:	d10e      	bne.n	8008614 <_dtoa_r+0x6bc>
 80085f6:	9902      	ldr	r1, [sp, #8]
 80085f8:	4648      	mov	r0, r9
 80085fa:	f000 fbbd 	bl	8008d78 <_Bfree>
 80085fe:	2300      	movs	r3, #0
 8008600:	7033      	strb	r3, [r6, #0]
 8008602:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8008604:	3701      	adds	r7, #1
 8008606:	601f      	str	r7, [r3, #0]
 8008608:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800860a:	2b00      	cmp	r3, #0
 800860c:	f000 824b 	beq.w	8008aa6 <_dtoa_r+0xb4e>
 8008610:	601e      	str	r6, [r3, #0]
 8008612:	e248      	b.n	8008aa6 <_dtoa_r+0xb4e>
 8008614:	46b8      	mov	r8, r7
 8008616:	4633      	mov	r3, r6
 8008618:	461e      	mov	r6, r3
 800861a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800861e:	2a39      	cmp	r2, #57	@ 0x39
 8008620:	d106      	bne.n	8008630 <_dtoa_r+0x6d8>
 8008622:	459a      	cmp	sl, r3
 8008624:	d1f8      	bne.n	8008618 <_dtoa_r+0x6c0>
 8008626:	2230      	movs	r2, #48	@ 0x30
 8008628:	f108 0801 	add.w	r8, r8, #1
 800862c:	f88a 2000 	strb.w	r2, [sl]
 8008630:	781a      	ldrb	r2, [r3, #0]
 8008632:	3201      	adds	r2, #1
 8008634:	701a      	strb	r2, [r3, #0]
 8008636:	e7a0      	b.n	800857a <_dtoa_r+0x622>
 8008638:	4b6f      	ldr	r3, [pc, #444]	@ (80087f8 <_dtoa_r+0x8a0>)
 800863a:	2200      	movs	r2, #0
 800863c:	f7f7 ffdc 	bl	80005f8 <__aeabi_dmul>
 8008640:	2200      	movs	r2, #0
 8008642:	2300      	movs	r3, #0
 8008644:	4604      	mov	r4, r0
 8008646:	460d      	mov	r5, r1
 8008648:	f7f8 fa3e 	bl	8000ac8 <__aeabi_dcmpeq>
 800864c:	2800      	cmp	r0, #0
 800864e:	d09f      	beq.n	8008590 <_dtoa_r+0x638>
 8008650:	e7d1      	b.n	80085f6 <_dtoa_r+0x69e>
 8008652:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8008654:	2a00      	cmp	r2, #0
 8008656:	f000 80ea 	beq.w	800882e <_dtoa_r+0x8d6>
 800865a:	9a07      	ldr	r2, [sp, #28]
 800865c:	2a01      	cmp	r2, #1
 800865e:	f300 80cd 	bgt.w	80087fc <_dtoa_r+0x8a4>
 8008662:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 8008664:	2a00      	cmp	r2, #0
 8008666:	f000 80c1 	beq.w	80087ec <_dtoa_r+0x894>
 800866a:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 800866e:	9c08      	ldr	r4, [sp, #32]
 8008670:	9e00      	ldr	r6, [sp, #0]
 8008672:	9a00      	ldr	r2, [sp, #0]
 8008674:	441a      	add	r2, r3
 8008676:	9200      	str	r2, [sp, #0]
 8008678:	9a06      	ldr	r2, [sp, #24]
 800867a:	2101      	movs	r1, #1
 800867c:	441a      	add	r2, r3
 800867e:	4648      	mov	r0, r9
 8008680:	9206      	str	r2, [sp, #24]
 8008682:	f000 fc77 	bl	8008f74 <__i2b>
 8008686:	4605      	mov	r5, r0
 8008688:	b166      	cbz	r6, 80086a4 <_dtoa_r+0x74c>
 800868a:	9b06      	ldr	r3, [sp, #24]
 800868c:	2b00      	cmp	r3, #0
 800868e:	dd09      	ble.n	80086a4 <_dtoa_r+0x74c>
 8008690:	42b3      	cmp	r3, r6
 8008692:	9a00      	ldr	r2, [sp, #0]
 8008694:	bfa8      	it	ge
 8008696:	4633      	movge	r3, r6
 8008698:	1ad2      	subs	r2, r2, r3
 800869a:	9200      	str	r2, [sp, #0]
 800869c:	9a06      	ldr	r2, [sp, #24]
 800869e:	1af6      	subs	r6, r6, r3
 80086a0:	1ad3      	subs	r3, r2, r3
 80086a2:	9306      	str	r3, [sp, #24]
 80086a4:	9b08      	ldr	r3, [sp, #32]
 80086a6:	b30b      	cbz	r3, 80086ec <_dtoa_r+0x794>
 80086a8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80086aa:	2b00      	cmp	r3, #0
 80086ac:	f000 80c6 	beq.w	800883c <_dtoa_r+0x8e4>
 80086b0:	2c00      	cmp	r4, #0
 80086b2:	f000 80c0 	beq.w	8008836 <_dtoa_r+0x8de>
 80086b6:	4629      	mov	r1, r5
 80086b8:	4622      	mov	r2, r4
 80086ba:	4648      	mov	r0, r9
 80086bc:	f000 fd12 	bl	80090e4 <__pow5mult>
 80086c0:	9a02      	ldr	r2, [sp, #8]
 80086c2:	4601      	mov	r1, r0
 80086c4:	4605      	mov	r5, r0
 80086c6:	4648      	mov	r0, r9
 80086c8:	f000 fc6a 	bl	8008fa0 <__multiply>
 80086cc:	9902      	ldr	r1, [sp, #8]
 80086ce:	4680      	mov	r8, r0
 80086d0:	4648      	mov	r0, r9
 80086d2:	f000 fb51 	bl	8008d78 <_Bfree>
 80086d6:	9b08      	ldr	r3, [sp, #32]
 80086d8:	1b1b      	subs	r3, r3, r4
 80086da:	9308      	str	r3, [sp, #32]
 80086dc:	f000 80b1 	beq.w	8008842 <_dtoa_r+0x8ea>
 80086e0:	9a08      	ldr	r2, [sp, #32]
 80086e2:	4641      	mov	r1, r8
 80086e4:	4648      	mov	r0, r9
 80086e6:	f000 fcfd 	bl	80090e4 <__pow5mult>
 80086ea:	9002      	str	r0, [sp, #8]
 80086ec:	2101      	movs	r1, #1
 80086ee:	4648      	mov	r0, r9
 80086f0:	f000 fc40 	bl	8008f74 <__i2b>
 80086f4:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80086f6:	4604      	mov	r4, r0
 80086f8:	2b00      	cmp	r3, #0
 80086fa:	f000 81d8 	beq.w	8008aae <_dtoa_r+0xb56>
 80086fe:	461a      	mov	r2, r3
 8008700:	4601      	mov	r1, r0
 8008702:	4648      	mov	r0, r9
 8008704:	f000 fcee 	bl	80090e4 <__pow5mult>
 8008708:	9b07      	ldr	r3, [sp, #28]
 800870a:	2b01      	cmp	r3, #1
 800870c:	4604      	mov	r4, r0
 800870e:	f300 809f 	bgt.w	8008850 <_dtoa_r+0x8f8>
 8008712:	9b04      	ldr	r3, [sp, #16]
 8008714:	2b00      	cmp	r3, #0
 8008716:	f040 8097 	bne.w	8008848 <_dtoa_r+0x8f0>
 800871a:	9b05      	ldr	r3, [sp, #20]
 800871c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8008720:	2b00      	cmp	r3, #0
 8008722:	f040 8093 	bne.w	800884c <_dtoa_r+0x8f4>
 8008726:	9b05      	ldr	r3, [sp, #20]
 8008728:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800872c:	0d1b      	lsrs	r3, r3, #20
 800872e:	051b      	lsls	r3, r3, #20
 8008730:	b133      	cbz	r3, 8008740 <_dtoa_r+0x7e8>
 8008732:	9b00      	ldr	r3, [sp, #0]
 8008734:	3301      	adds	r3, #1
 8008736:	9300      	str	r3, [sp, #0]
 8008738:	9b06      	ldr	r3, [sp, #24]
 800873a:	3301      	adds	r3, #1
 800873c:	9306      	str	r3, [sp, #24]
 800873e:	2301      	movs	r3, #1
 8008740:	9308      	str	r3, [sp, #32]
 8008742:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8008744:	2b00      	cmp	r3, #0
 8008746:	f000 81b8 	beq.w	8008aba <_dtoa_r+0xb62>
 800874a:	6923      	ldr	r3, [r4, #16]
 800874c:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8008750:	6918      	ldr	r0, [r3, #16]
 8008752:	f000 fbc3 	bl	8008edc <__hi0bits>
 8008756:	f1c0 0020 	rsb	r0, r0, #32
 800875a:	9b06      	ldr	r3, [sp, #24]
 800875c:	4418      	add	r0, r3
 800875e:	f010 001f 	ands.w	r0, r0, #31
 8008762:	f000 8082 	beq.w	800886a <_dtoa_r+0x912>
 8008766:	f1c0 0320 	rsb	r3, r0, #32
 800876a:	2b04      	cmp	r3, #4
 800876c:	dd73      	ble.n	8008856 <_dtoa_r+0x8fe>
 800876e:	9b00      	ldr	r3, [sp, #0]
 8008770:	f1c0 001c 	rsb	r0, r0, #28
 8008774:	4403      	add	r3, r0
 8008776:	9300      	str	r3, [sp, #0]
 8008778:	9b06      	ldr	r3, [sp, #24]
 800877a:	4403      	add	r3, r0
 800877c:	4406      	add	r6, r0
 800877e:	9306      	str	r3, [sp, #24]
 8008780:	9b00      	ldr	r3, [sp, #0]
 8008782:	2b00      	cmp	r3, #0
 8008784:	dd05      	ble.n	8008792 <_dtoa_r+0x83a>
 8008786:	9902      	ldr	r1, [sp, #8]
 8008788:	461a      	mov	r2, r3
 800878a:	4648      	mov	r0, r9
 800878c:	f000 fd04 	bl	8009198 <__lshift>
 8008790:	9002      	str	r0, [sp, #8]
 8008792:	9b06      	ldr	r3, [sp, #24]
 8008794:	2b00      	cmp	r3, #0
 8008796:	dd05      	ble.n	80087a4 <_dtoa_r+0x84c>
 8008798:	4621      	mov	r1, r4
 800879a:	461a      	mov	r2, r3
 800879c:	4648      	mov	r0, r9
 800879e:	f000 fcfb 	bl	8009198 <__lshift>
 80087a2:	4604      	mov	r4, r0
 80087a4:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 80087a6:	2b00      	cmp	r3, #0
 80087a8:	d061      	beq.n	800886e <_dtoa_r+0x916>
 80087aa:	9802      	ldr	r0, [sp, #8]
 80087ac:	4621      	mov	r1, r4
 80087ae:	f000 fd5f 	bl	8009270 <__mcmp>
 80087b2:	2800      	cmp	r0, #0
 80087b4:	da5b      	bge.n	800886e <_dtoa_r+0x916>
 80087b6:	2300      	movs	r3, #0
 80087b8:	9902      	ldr	r1, [sp, #8]
 80087ba:	220a      	movs	r2, #10
 80087bc:	4648      	mov	r0, r9
 80087be:	f000 fafd 	bl	8008dbc <__multadd>
 80087c2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80087c4:	9002      	str	r0, [sp, #8]
 80087c6:	f107 38ff 	add.w	r8, r7, #4294967295
 80087ca:	2b00      	cmp	r3, #0
 80087cc:	f000 8177 	beq.w	8008abe <_dtoa_r+0xb66>
 80087d0:	4629      	mov	r1, r5
 80087d2:	2300      	movs	r3, #0
 80087d4:	220a      	movs	r2, #10
 80087d6:	4648      	mov	r0, r9
 80087d8:	f000 faf0 	bl	8008dbc <__multadd>
 80087dc:	f1bb 0f00 	cmp.w	fp, #0
 80087e0:	4605      	mov	r5, r0
 80087e2:	dc6f      	bgt.n	80088c4 <_dtoa_r+0x96c>
 80087e4:	9b07      	ldr	r3, [sp, #28]
 80087e6:	2b02      	cmp	r3, #2
 80087e8:	dc49      	bgt.n	800887e <_dtoa_r+0x926>
 80087ea:	e06b      	b.n	80088c4 <_dtoa_r+0x96c>
 80087ec:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 80087ee:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 80087f2:	e73c      	b.n	800866e <_dtoa_r+0x716>
 80087f4:	3fe00000 	.word	0x3fe00000
 80087f8:	40240000 	.word	0x40240000
 80087fc:	9b03      	ldr	r3, [sp, #12]
 80087fe:	1e5c      	subs	r4, r3, #1
 8008800:	9b08      	ldr	r3, [sp, #32]
 8008802:	42a3      	cmp	r3, r4
 8008804:	db09      	blt.n	800881a <_dtoa_r+0x8c2>
 8008806:	1b1c      	subs	r4, r3, r4
 8008808:	9b03      	ldr	r3, [sp, #12]
 800880a:	2b00      	cmp	r3, #0
 800880c:	f6bf af30 	bge.w	8008670 <_dtoa_r+0x718>
 8008810:	9b00      	ldr	r3, [sp, #0]
 8008812:	9a03      	ldr	r2, [sp, #12]
 8008814:	1a9e      	subs	r6, r3, r2
 8008816:	2300      	movs	r3, #0
 8008818:	e72b      	b.n	8008672 <_dtoa_r+0x71a>
 800881a:	9b08      	ldr	r3, [sp, #32]
 800881c:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800881e:	9408      	str	r4, [sp, #32]
 8008820:	1ae3      	subs	r3, r4, r3
 8008822:	441a      	add	r2, r3
 8008824:	9e00      	ldr	r6, [sp, #0]
 8008826:	9b03      	ldr	r3, [sp, #12]
 8008828:	920d      	str	r2, [sp, #52]	@ 0x34
 800882a:	2400      	movs	r4, #0
 800882c:	e721      	b.n	8008672 <_dtoa_r+0x71a>
 800882e:	9c08      	ldr	r4, [sp, #32]
 8008830:	9e00      	ldr	r6, [sp, #0]
 8008832:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 8008834:	e728      	b.n	8008688 <_dtoa_r+0x730>
 8008836:	f8dd 8008 	ldr.w	r8, [sp, #8]
 800883a:	e751      	b.n	80086e0 <_dtoa_r+0x788>
 800883c:	9a08      	ldr	r2, [sp, #32]
 800883e:	9902      	ldr	r1, [sp, #8]
 8008840:	e750      	b.n	80086e4 <_dtoa_r+0x78c>
 8008842:	f8cd 8008 	str.w	r8, [sp, #8]
 8008846:	e751      	b.n	80086ec <_dtoa_r+0x794>
 8008848:	2300      	movs	r3, #0
 800884a:	e779      	b.n	8008740 <_dtoa_r+0x7e8>
 800884c:	9b04      	ldr	r3, [sp, #16]
 800884e:	e777      	b.n	8008740 <_dtoa_r+0x7e8>
 8008850:	2300      	movs	r3, #0
 8008852:	9308      	str	r3, [sp, #32]
 8008854:	e779      	b.n	800874a <_dtoa_r+0x7f2>
 8008856:	d093      	beq.n	8008780 <_dtoa_r+0x828>
 8008858:	9a00      	ldr	r2, [sp, #0]
 800885a:	331c      	adds	r3, #28
 800885c:	441a      	add	r2, r3
 800885e:	9200      	str	r2, [sp, #0]
 8008860:	9a06      	ldr	r2, [sp, #24]
 8008862:	441a      	add	r2, r3
 8008864:	441e      	add	r6, r3
 8008866:	9206      	str	r2, [sp, #24]
 8008868:	e78a      	b.n	8008780 <_dtoa_r+0x828>
 800886a:	4603      	mov	r3, r0
 800886c:	e7f4      	b.n	8008858 <_dtoa_r+0x900>
 800886e:	9b03      	ldr	r3, [sp, #12]
 8008870:	2b00      	cmp	r3, #0
 8008872:	46b8      	mov	r8, r7
 8008874:	dc20      	bgt.n	80088b8 <_dtoa_r+0x960>
 8008876:	469b      	mov	fp, r3
 8008878:	9b07      	ldr	r3, [sp, #28]
 800887a:	2b02      	cmp	r3, #2
 800887c:	dd1e      	ble.n	80088bc <_dtoa_r+0x964>
 800887e:	f1bb 0f00 	cmp.w	fp, #0
 8008882:	f47f adb1 	bne.w	80083e8 <_dtoa_r+0x490>
 8008886:	4621      	mov	r1, r4
 8008888:	465b      	mov	r3, fp
 800888a:	2205      	movs	r2, #5
 800888c:	4648      	mov	r0, r9
 800888e:	f000 fa95 	bl	8008dbc <__multadd>
 8008892:	4601      	mov	r1, r0
 8008894:	4604      	mov	r4, r0
 8008896:	9802      	ldr	r0, [sp, #8]
 8008898:	f000 fcea 	bl	8009270 <__mcmp>
 800889c:	2800      	cmp	r0, #0
 800889e:	f77f ada3 	ble.w	80083e8 <_dtoa_r+0x490>
 80088a2:	4656      	mov	r6, sl
 80088a4:	2331      	movs	r3, #49	@ 0x31
 80088a6:	f806 3b01 	strb.w	r3, [r6], #1
 80088aa:	f108 0801 	add.w	r8, r8, #1
 80088ae:	e59f      	b.n	80083f0 <_dtoa_r+0x498>
 80088b0:	9c03      	ldr	r4, [sp, #12]
 80088b2:	46b8      	mov	r8, r7
 80088b4:	4625      	mov	r5, r4
 80088b6:	e7f4      	b.n	80088a2 <_dtoa_r+0x94a>
 80088b8:	f8dd b00c 	ldr.w	fp, [sp, #12]
 80088bc:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80088be:	2b00      	cmp	r3, #0
 80088c0:	f000 8101 	beq.w	8008ac6 <_dtoa_r+0xb6e>
 80088c4:	2e00      	cmp	r6, #0
 80088c6:	dd05      	ble.n	80088d4 <_dtoa_r+0x97c>
 80088c8:	4629      	mov	r1, r5
 80088ca:	4632      	mov	r2, r6
 80088cc:	4648      	mov	r0, r9
 80088ce:	f000 fc63 	bl	8009198 <__lshift>
 80088d2:	4605      	mov	r5, r0
 80088d4:	9b08      	ldr	r3, [sp, #32]
 80088d6:	2b00      	cmp	r3, #0
 80088d8:	d05c      	beq.n	8008994 <_dtoa_r+0xa3c>
 80088da:	6869      	ldr	r1, [r5, #4]
 80088dc:	4648      	mov	r0, r9
 80088de:	f000 fa0b 	bl	8008cf8 <_Balloc>
 80088e2:	4606      	mov	r6, r0
 80088e4:	b928      	cbnz	r0, 80088f2 <_dtoa_r+0x99a>
 80088e6:	4b82      	ldr	r3, [pc, #520]	@ (8008af0 <_dtoa_r+0xb98>)
 80088e8:	4602      	mov	r2, r0
 80088ea:	f240 21ef 	movw	r1, #751	@ 0x2ef
 80088ee:	f7ff bb4a 	b.w	8007f86 <_dtoa_r+0x2e>
 80088f2:	692a      	ldr	r2, [r5, #16]
 80088f4:	3202      	adds	r2, #2
 80088f6:	0092      	lsls	r2, r2, #2
 80088f8:	f105 010c 	add.w	r1, r5, #12
 80088fc:	300c      	adds	r0, #12
 80088fe:	f7ff fa8c 	bl	8007e1a <memcpy>
 8008902:	2201      	movs	r2, #1
 8008904:	4631      	mov	r1, r6
 8008906:	4648      	mov	r0, r9
 8008908:	f000 fc46 	bl	8009198 <__lshift>
 800890c:	f10a 0301 	add.w	r3, sl, #1
 8008910:	9300      	str	r3, [sp, #0]
 8008912:	eb0a 030b 	add.w	r3, sl, fp
 8008916:	9308      	str	r3, [sp, #32]
 8008918:	9b04      	ldr	r3, [sp, #16]
 800891a:	f003 0301 	and.w	r3, r3, #1
 800891e:	462f      	mov	r7, r5
 8008920:	9306      	str	r3, [sp, #24]
 8008922:	4605      	mov	r5, r0
 8008924:	9b00      	ldr	r3, [sp, #0]
 8008926:	9802      	ldr	r0, [sp, #8]
 8008928:	4621      	mov	r1, r4
 800892a:	f103 3bff 	add.w	fp, r3, #4294967295
 800892e:	f7ff fa89 	bl	8007e44 <quorem>
 8008932:	4603      	mov	r3, r0
 8008934:	3330      	adds	r3, #48	@ 0x30
 8008936:	9003      	str	r0, [sp, #12]
 8008938:	4639      	mov	r1, r7
 800893a:	9802      	ldr	r0, [sp, #8]
 800893c:	9309      	str	r3, [sp, #36]	@ 0x24
 800893e:	f000 fc97 	bl	8009270 <__mcmp>
 8008942:	462a      	mov	r2, r5
 8008944:	9004      	str	r0, [sp, #16]
 8008946:	4621      	mov	r1, r4
 8008948:	4648      	mov	r0, r9
 800894a:	f000 fcad 	bl	80092a8 <__mdiff>
 800894e:	68c2      	ldr	r2, [r0, #12]
 8008950:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008952:	4606      	mov	r6, r0
 8008954:	bb02      	cbnz	r2, 8008998 <_dtoa_r+0xa40>
 8008956:	4601      	mov	r1, r0
 8008958:	9802      	ldr	r0, [sp, #8]
 800895a:	f000 fc89 	bl	8009270 <__mcmp>
 800895e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008960:	4602      	mov	r2, r0
 8008962:	4631      	mov	r1, r6
 8008964:	4648      	mov	r0, r9
 8008966:	920c      	str	r2, [sp, #48]	@ 0x30
 8008968:	9309      	str	r3, [sp, #36]	@ 0x24
 800896a:	f000 fa05 	bl	8008d78 <_Bfree>
 800896e:	9b07      	ldr	r3, [sp, #28]
 8008970:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 8008972:	9e00      	ldr	r6, [sp, #0]
 8008974:	ea42 0103 	orr.w	r1, r2, r3
 8008978:	9b06      	ldr	r3, [sp, #24]
 800897a:	4319      	orrs	r1, r3
 800897c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800897e:	d10d      	bne.n	800899c <_dtoa_r+0xa44>
 8008980:	2b39      	cmp	r3, #57	@ 0x39
 8008982:	d027      	beq.n	80089d4 <_dtoa_r+0xa7c>
 8008984:	9a04      	ldr	r2, [sp, #16]
 8008986:	2a00      	cmp	r2, #0
 8008988:	dd01      	ble.n	800898e <_dtoa_r+0xa36>
 800898a:	9b03      	ldr	r3, [sp, #12]
 800898c:	3331      	adds	r3, #49	@ 0x31
 800898e:	f88b 3000 	strb.w	r3, [fp]
 8008992:	e52e      	b.n	80083f2 <_dtoa_r+0x49a>
 8008994:	4628      	mov	r0, r5
 8008996:	e7b9      	b.n	800890c <_dtoa_r+0x9b4>
 8008998:	2201      	movs	r2, #1
 800899a:	e7e2      	b.n	8008962 <_dtoa_r+0xa0a>
 800899c:	9904      	ldr	r1, [sp, #16]
 800899e:	2900      	cmp	r1, #0
 80089a0:	db04      	blt.n	80089ac <_dtoa_r+0xa54>
 80089a2:	9807      	ldr	r0, [sp, #28]
 80089a4:	4301      	orrs	r1, r0
 80089a6:	9806      	ldr	r0, [sp, #24]
 80089a8:	4301      	orrs	r1, r0
 80089aa:	d120      	bne.n	80089ee <_dtoa_r+0xa96>
 80089ac:	2a00      	cmp	r2, #0
 80089ae:	ddee      	ble.n	800898e <_dtoa_r+0xa36>
 80089b0:	9902      	ldr	r1, [sp, #8]
 80089b2:	9300      	str	r3, [sp, #0]
 80089b4:	2201      	movs	r2, #1
 80089b6:	4648      	mov	r0, r9
 80089b8:	f000 fbee 	bl	8009198 <__lshift>
 80089bc:	4621      	mov	r1, r4
 80089be:	9002      	str	r0, [sp, #8]
 80089c0:	f000 fc56 	bl	8009270 <__mcmp>
 80089c4:	2800      	cmp	r0, #0
 80089c6:	9b00      	ldr	r3, [sp, #0]
 80089c8:	dc02      	bgt.n	80089d0 <_dtoa_r+0xa78>
 80089ca:	d1e0      	bne.n	800898e <_dtoa_r+0xa36>
 80089cc:	07da      	lsls	r2, r3, #31
 80089ce:	d5de      	bpl.n	800898e <_dtoa_r+0xa36>
 80089d0:	2b39      	cmp	r3, #57	@ 0x39
 80089d2:	d1da      	bne.n	800898a <_dtoa_r+0xa32>
 80089d4:	2339      	movs	r3, #57	@ 0x39
 80089d6:	f88b 3000 	strb.w	r3, [fp]
 80089da:	4633      	mov	r3, r6
 80089dc:	461e      	mov	r6, r3
 80089de:	3b01      	subs	r3, #1
 80089e0:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 80089e4:	2a39      	cmp	r2, #57	@ 0x39
 80089e6:	d04e      	beq.n	8008a86 <_dtoa_r+0xb2e>
 80089e8:	3201      	adds	r2, #1
 80089ea:	701a      	strb	r2, [r3, #0]
 80089ec:	e501      	b.n	80083f2 <_dtoa_r+0x49a>
 80089ee:	2a00      	cmp	r2, #0
 80089f0:	dd03      	ble.n	80089fa <_dtoa_r+0xaa2>
 80089f2:	2b39      	cmp	r3, #57	@ 0x39
 80089f4:	d0ee      	beq.n	80089d4 <_dtoa_r+0xa7c>
 80089f6:	3301      	adds	r3, #1
 80089f8:	e7c9      	b.n	800898e <_dtoa_r+0xa36>
 80089fa:	9a00      	ldr	r2, [sp, #0]
 80089fc:	9908      	ldr	r1, [sp, #32]
 80089fe:	f802 3c01 	strb.w	r3, [r2, #-1]
 8008a02:	428a      	cmp	r2, r1
 8008a04:	d028      	beq.n	8008a58 <_dtoa_r+0xb00>
 8008a06:	9902      	ldr	r1, [sp, #8]
 8008a08:	2300      	movs	r3, #0
 8008a0a:	220a      	movs	r2, #10
 8008a0c:	4648      	mov	r0, r9
 8008a0e:	f000 f9d5 	bl	8008dbc <__multadd>
 8008a12:	42af      	cmp	r7, r5
 8008a14:	9002      	str	r0, [sp, #8]
 8008a16:	f04f 0300 	mov.w	r3, #0
 8008a1a:	f04f 020a 	mov.w	r2, #10
 8008a1e:	4639      	mov	r1, r7
 8008a20:	4648      	mov	r0, r9
 8008a22:	d107      	bne.n	8008a34 <_dtoa_r+0xadc>
 8008a24:	f000 f9ca 	bl	8008dbc <__multadd>
 8008a28:	4607      	mov	r7, r0
 8008a2a:	4605      	mov	r5, r0
 8008a2c:	9b00      	ldr	r3, [sp, #0]
 8008a2e:	3301      	adds	r3, #1
 8008a30:	9300      	str	r3, [sp, #0]
 8008a32:	e777      	b.n	8008924 <_dtoa_r+0x9cc>
 8008a34:	f000 f9c2 	bl	8008dbc <__multadd>
 8008a38:	4629      	mov	r1, r5
 8008a3a:	4607      	mov	r7, r0
 8008a3c:	2300      	movs	r3, #0
 8008a3e:	220a      	movs	r2, #10
 8008a40:	4648      	mov	r0, r9
 8008a42:	f000 f9bb 	bl	8008dbc <__multadd>
 8008a46:	4605      	mov	r5, r0
 8008a48:	e7f0      	b.n	8008a2c <_dtoa_r+0xad4>
 8008a4a:	f1bb 0f00 	cmp.w	fp, #0
 8008a4e:	bfcc      	ite	gt
 8008a50:	465e      	movgt	r6, fp
 8008a52:	2601      	movle	r6, #1
 8008a54:	4456      	add	r6, sl
 8008a56:	2700      	movs	r7, #0
 8008a58:	9902      	ldr	r1, [sp, #8]
 8008a5a:	9300      	str	r3, [sp, #0]
 8008a5c:	2201      	movs	r2, #1
 8008a5e:	4648      	mov	r0, r9
 8008a60:	f000 fb9a 	bl	8009198 <__lshift>
 8008a64:	4621      	mov	r1, r4
 8008a66:	9002      	str	r0, [sp, #8]
 8008a68:	f000 fc02 	bl	8009270 <__mcmp>
 8008a6c:	2800      	cmp	r0, #0
 8008a6e:	dcb4      	bgt.n	80089da <_dtoa_r+0xa82>
 8008a70:	d102      	bne.n	8008a78 <_dtoa_r+0xb20>
 8008a72:	9b00      	ldr	r3, [sp, #0]
 8008a74:	07db      	lsls	r3, r3, #31
 8008a76:	d4b0      	bmi.n	80089da <_dtoa_r+0xa82>
 8008a78:	4633      	mov	r3, r6
 8008a7a:	461e      	mov	r6, r3
 8008a7c:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8008a80:	2a30      	cmp	r2, #48	@ 0x30
 8008a82:	d0fa      	beq.n	8008a7a <_dtoa_r+0xb22>
 8008a84:	e4b5      	b.n	80083f2 <_dtoa_r+0x49a>
 8008a86:	459a      	cmp	sl, r3
 8008a88:	d1a8      	bne.n	80089dc <_dtoa_r+0xa84>
 8008a8a:	2331      	movs	r3, #49	@ 0x31
 8008a8c:	f108 0801 	add.w	r8, r8, #1
 8008a90:	f88a 3000 	strb.w	r3, [sl]
 8008a94:	e4ad      	b.n	80083f2 <_dtoa_r+0x49a>
 8008a96:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8008a98:	f8df a058 	ldr.w	sl, [pc, #88]	@ 8008af4 <_dtoa_r+0xb9c>
 8008a9c:	b11b      	cbz	r3, 8008aa6 <_dtoa_r+0xb4e>
 8008a9e:	f10a 0308 	add.w	r3, sl, #8
 8008aa2:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 8008aa4:	6013      	str	r3, [r2, #0]
 8008aa6:	4650      	mov	r0, sl
 8008aa8:	b017      	add	sp, #92	@ 0x5c
 8008aaa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008aae:	9b07      	ldr	r3, [sp, #28]
 8008ab0:	2b01      	cmp	r3, #1
 8008ab2:	f77f ae2e 	ble.w	8008712 <_dtoa_r+0x7ba>
 8008ab6:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8008ab8:	9308      	str	r3, [sp, #32]
 8008aba:	2001      	movs	r0, #1
 8008abc:	e64d      	b.n	800875a <_dtoa_r+0x802>
 8008abe:	f1bb 0f00 	cmp.w	fp, #0
 8008ac2:	f77f aed9 	ble.w	8008878 <_dtoa_r+0x920>
 8008ac6:	4656      	mov	r6, sl
 8008ac8:	9802      	ldr	r0, [sp, #8]
 8008aca:	4621      	mov	r1, r4
 8008acc:	f7ff f9ba 	bl	8007e44 <quorem>
 8008ad0:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 8008ad4:	f806 3b01 	strb.w	r3, [r6], #1
 8008ad8:	eba6 020a 	sub.w	r2, r6, sl
 8008adc:	4593      	cmp	fp, r2
 8008ade:	ddb4      	ble.n	8008a4a <_dtoa_r+0xaf2>
 8008ae0:	9902      	ldr	r1, [sp, #8]
 8008ae2:	2300      	movs	r3, #0
 8008ae4:	220a      	movs	r2, #10
 8008ae6:	4648      	mov	r0, r9
 8008ae8:	f000 f968 	bl	8008dbc <__multadd>
 8008aec:	9002      	str	r0, [sp, #8]
 8008aee:	e7eb      	b.n	8008ac8 <_dtoa_r+0xb70>
 8008af0:	0800b67d 	.word	0x0800b67d
 8008af4:	0800b601 	.word	0x0800b601

08008af8 <_free_r>:
 8008af8:	b538      	push	{r3, r4, r5, lr}
 8008afa:	4605      	mov	r5, r0
 8008afc:	2900      	cmp	r1, #0
 8008afe:	d041      	beq.n	8008b84 <_free_r+0x8c>
 8008b00:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8008b04:	1f0c      	subs	r4, r1, #4
 8008b06:	2b00      	cmp	r3, #0
 8008b08:	bfb8      	it	lt
 8008b0a:	18e4      	addlt	r4, r4, r3
 8008b0c:	f000 f8e8 	bl	8008ce0 <__malloc_lock>
 8008b10:	4a1d      	ldr	r2, [pc, #116]	@ (8008b88 <_free_r+0x90>)
 8008b12:	6813      	ldr	r3, [r2, #0]
 8008b14:	b933      	cbnz	r3, 8008b24 <_free_r+0x2c>
 8008b16:	6063      	str	r3, [r4, #4]
 8008b18:	6014      	str	r4, [r2, #0]
 8008b1a:	4628      	mov	r0, r5
 8008b1c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8008b20:	f000 b8e4 	b.w	8008cec <__malloc_unlock>
 8008b24:	42a3      	cmp	r3, r4
 8008b26:	d908      	bls.n	8008b3a <_free_r+0x42>
 8008b28:	6820      	ldr	r0, [r4, #0]
 8008b2a:	1821      	adds	r1, r4, r0
 8008b2c:	428b      	cmp	r3, r1
 8008b2e:	bf01      	itttt	eq
 8008b30:	6819      	ldreq	r1, [r3, #0]
 8008b32:	685b      	ldreq	r3, [r3, #4]
 8008b34:	1809      	addeq	r1, r1, r0
 8008b36:	6021      	streq	r1, [r4, #0]
 8008b38:	e7ed      	b.n	8008b16 <_free_r+0x1e>
 8008b3a:	461a      	mov	r2, r3
 8008b3c:	685b      	ldr	r3, [r3, #4]
 8008b3e:	b10b      	cbz	r3, 8008b44 <_free_r+0x4c>
 8008b40:	42a3      	cmp	r3, r4
 8008b42:	d9fa      	bls.n	8008b3a <_free_r+0x42>
 8008b44:	6811      	ldr	r1, [r2, #0]
 8008b46:	1850      	adds	r0, r2, r1
 8008b48:	42a0      	cmp	r0, r4
 8008b4a:	d10b      	bne.n	8008b64 <_free_r+0x6c>
 8008b4c:	6820      	ldr	r0, [r4, #0]
 8008b4e:	4401      	add	r1, r0
 8008b50:	1850      	adds	r0, r2, r1
 8008b52:	4283      	cmp	r3, r0
 8008b54:	6011      	str	r1, [r2, #0]
 8008b56:	d1e0      	bne.n	8008b1a <_free_r+0x22>
 8008b58:	6818      	ldr	r0, [r3, #0]
 8008b5a:	685b      	ldr	r3, [r3, #4]
 8008b5c:	6053      	str	r3, [r2, #4]
 8008b5e:	4408      	add	r0, r1
 8008b60:	6010      	str	r0, [r2, #0]
 8008b62:	e7da      	b.n	8008b1a <_free_r+0x22>
 8008b64:	d902      	bls.n	8008b6c <_free_r+0x74>
 8008b66:	230c      	movs	r3, #12
 8008b68:	602b      	str	r3, [r5, #0]
 8008b6a:	e7d6      	b.n	8008b1a <_free_r+0x22>
 8008b6c:	6820      	ldr	r0, [r4, #0]
 8008b6e:	1821      	adds	r1, r4, r0
 8008b70:	428b      	cmp	r3, r1
 8008b72:	bf04      	itt	eq
 8008b74:	6819      	ldreq	r1, [r3, #0]
 8008b76:	685b      	ldreq	r3, [r3, #4]
 8008b78:	6063      	str	r3, [r4, #4]
 8008b7a:	bf04      	itt	eq
 8008b7c:	1809      	addeq	r1, r1, r0
 8008b7e:	6021      	streq	r1, [r4, #0]
 8008b80:	6054      	str	r4, [r2, #4]
 8008b82:	e7ca      	b.n	8008b1a <_free_r+0x22>
 8008b84:	bd38      	pop	{r3, r4, r5, pc}
 8008b86:	bf00      	nop
 8008b88:	20001aa0 	.word	0x20001aa0

08008b8c <malloc>:
 8008b8c:	4b02      	ldr	r3, [pc, #8]	@ (8008b98 <malloc+0xc>)
 8008b8e:	4601      	mov	r1, r0
 8008b90:	6818      	ldr	r0, [r3, #0]
 8008b92:	f000 b825 	b.w	8008be0 <_malloc_r>
 8008b96:	bf00      	nop
 8008b98:	20000024 	.word	0x20000024

08008b9c <sbrk_aligned>:
 8008b9c:	b570      	push	{r4, r5, r6, lr}
 8008b9e:	4e0f      	ldr	r6, [pc, #60]	@ (8008bdc <sbrk_aligned+0x40>)
 8008ba0:	460c      	mov	r4, r1
 8008ba2:	6831      	ldr	r1, [r6, #0]
 8008ba4:	4605      	mov	r5, r0
 8008ba6:	b911      	cbnz	r1, 8008bae <sbrk_aligned+0x12>
 8008ba8:	f001 fe04 	bl	800a7b4 <_sbrk_r>
 8008bac:	6030      	str	r0, [r6, #0]
 8008bae:	4621      	mov	r1, r4
 8008bb0:	4628      	mov	r0, r5
 8008bb2:	f001 fdff 	bl	800a7b4 <_sbrk_r>
 8008bb6:	1c43      	adds	r3, r0, #1
 8008bb8:	d103      	bne.n	8008bc2 <sbrk_aligned+0x26>
 8008bba:	f04f 34ff 	mov.w	r4, #4294967295
 8008bbe:	4620      	mov	r0, r4
 8008bc0:	bd70      	pop	{r4, r5, r6, pc}
 8008bc2:	1cc4      	adds	r4, r0, #3
 8008bc4:	f024 0403 	bic.w	r4, r4, #3
 8008bc8:	42a0      	cmp	r0, r4
 8008bca:	d0f8      	beq.n	8008bbe <sbrk_aligned+0x22>
 8008bcc:	1a21      	subs	r1, r4, r0
 8008bce:	4628      	mov	r0, r5
 8008bd0:	f001 fdf0 	bl	800a7b4 <_sbrk_r>
 8008bd4:	3001      	adds	r0, #1
 8008bd6:	d1f2      	bne.n	8008bbe <sbrk_aligned+0x22>
 8008bd8:	e7ef      	b.n	8008bba <sbrk_aligned+0x1e>
 8008bda:	bf00      	nop
 8008bdc:	20001a9c 	.word	0x20001a9c

08008be0 <_malloc_r>:
 8008be0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008be4:	1ccd      	adds	r5, r1, #3
 8008be6:	f025 0503 	bic.w	r5, r5, #3
 8008bea:	3508      	adds	r5, #8
 8008bec:	2d0c      	cmp	r5, #12
 8008bee:	bf38      	it	cc
 8008bf0:	250c      	movcc	r5, #12
 8008bf2:	2d00      	cmp	r5, #0
 8008bf4:	4606      	mov	r6, r0
 8008bf6:	db01      	blt.n	8008bfc <_malloc_r+0x1c>
 8008bf8:	42a9      	cmp	r1, r5
 8008bfa:	d904      	bls.n	8008c06 <_malloc_r+0x26>
 8008bfc:	230c      	movs	r3, #12
 8008bfe:	6033      	str	r3, [r6, #0]
 8008c00:	2000      	movs	r0, #0
 8008c02:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008c06:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8008cdc <_malloc_r+0xfc>
 8008c0a:	f000 f869 	bl	8008ce0 <__malloc_lock>
 8008c0e:	f8d8 3000 	ldr.w	r3, [r8]
 8008c12:	461c      	mov	r4, r3
 8008c14:	bb44      	cbnz	r4, 8008c68 <_malloc_r+0x88>
 8008c16:	4629      	mov	r1, r5
 8008c18:	4630      	mov	r0, r6
 8008c1a:	f7ff ffbf 	bl	8008b9c <sbrk_aligned>
 8008c1e:	1c43      	adds	r3, r0, #1
 8008c20:	4604      	mov	r4, r0
 8008c22:	d158      	bne.n	8008cd6 <_malloc_r+0xf6>
 8008c24:	f8d8 4000 	ldr.w	r4, [r8]
 8008c28:	4627      	mov	r7, r4
 8008c2a:	2f00      	cmp	r7, #0
 8008c2c:	d143      	bne.n	8008cb6 <_malloc_r+0xd6>
 8008c2e:	2c00      	cmp	r4, #0
 8008c30:	d04b      	beq.n	8008cca <_malloc_r+0xea>
 8008c32:	6823      	ldr	r3, [r4, #0]
 8008c34:	4639      	mov	r1, r7
 8008c36:	4630      	mov	r0, r6
 8008c38:	eb04 0903 	add.w	r9, r4, r3
 8008c3c:	f001 fdba 	bl	800a7b4 <_sbrk_r>
 8008c40:	4581      	cmp	r9, r0
 8008c42:	d142      	bne.n	8008cca <_malloc_r+0xea>
 8008c44:	6821      	ldr	r1, [r4, #0]
 8008c46:	1a6d      	subs	r5, r5, r1
 8008c48:	4629      	mov	r1, r5
 8008c4a:	4630      	mov	r0, r6
 8008c4c:	f7ff ffa6 	bl	8008b9c <sbrk_aligned>
 8008c50:	3001      	adds	r0, #1
 8008c52:	d03a      	beq.n	8008cca <_malloc_r+0xea>
 8008c54:	6823      	ldr	r3, [r4, #0]
 8008c56:	442b      	add	r3, r5
 8008c58:	6023      	str	r3, [r4, #0]
 8008c5a:	f8d8 3000 	ldr.w	r3, [r8]
 8008c5e:	685a      	ldr	r2, [r3, #4]
 8008c60:	bb62      	cbnz	r2, 8008cbc <_malloc_r+0xdc>
 8008c62:	f8c8 7000 	str.w	r7, [r8]
 8008c66:	e00f      	b.n	8008c88 <_malloc_r+0xa8>
 8008c68:	6822      	ldr	r2, [r4, #0]
 8008c6a:	1b52      	subs	r2, r2, r5
 8008c6c:	d420      	bmi.n	8008cb0 <_malloc_r+0xd0>
 8008c6e:	2a0b      	cmp	r2, #11
 8008c70:	d917      	bls.n	8008ca2 <_malloc_r+0xc2>
 8008c72:	1961      	adds	r1, r4, r5
 8008c74:	42a3      	cmp	r3, r4
 8008c76:	6025      	str	r5, [r4, #0]
 8008c78:	bf18      	it	ne
 8008c7a:	6059      	strne	r1, [r3, #4]
 8008c7c:	6863      	ldr	r3, [r4, #4]
 8008c7e:	bf08      	it	eq
 8008c80:	f8c8 1000 	streq.w	r1, [r8]
 8008c84:	5162      	str	r2, [r4, r5]
 8008c86:	604b      	str	r3, [r1, #4]
 8008c88:	4630      	mov	r0, r6
 8008c8a:	f000 f82f 	bl	8008cec <__malloc_unlock>
 8008c8e:	f104 000b 	add.w	r0, r4, #11
 8008c92:	1d23      	adds	r3, r4, #4
 8008c94:	f020 0007 	bic.w	r0, r0, #7
 8008c98:	1ac2      	subs	r2, r0, r3
 8008c9a:	bf1c      	itt	ne
 8008c9c:	1a1b      	subne	r3, r3, r0
 8008c9e:	50a3      	strne	r3, [r4, r2]
 8008ca0:	e7af      	b.n	8008c02 <_malloc_r+0x22>
 8008ca2:	6862      	ldr	r2, [r4, #4]
 8008ca4:	42a3      	cmp	r3, r4
 8008ca6:	bf0c      	ite	eq
 8008ca8:	f8c8 2000 	streq.w	r2, [r8]
 8008cac:	605a      	strne	r2, [r3, #4]
 8008cae:	e7eb      	b.n	8008c88 <_malloc_r+0xa8>
 8008cb0:	4623      	mov	r3, r4
 8008cb2:	6864      	ldr	r4, [r4, #4]
 8008cb4:	e7ae      	b.n	8008c14 <_malloc_r+0x34>
 8008cb6:	463c      	mov	r4, r7
 8008cb8:	687f      	ldr	r7, [r7, #4]
 8008cba:	e7b6      	b.n	8008c2a <_malloc_r+0x4a>
 8008cbc:	461a      	mov	r2, r3
 8008cbe:	685b      	ldr	r3, [r3, #4]
 8008cc0:	42a3      	cmp	r3, r4
 8008cc2:	d1fb      	bne.n	8008cbc <_malloc_r+0xdc>
 8008cc4:	2300      	movs	r3, #0
 8008cc6:	6053      	str	r3, [r2, #4]
 8008cc8:	e7de      	b.n	8008c88 <_malloc_r+0xa8>
 8008cca:	230c      	movs	r3, #12
 8008ccc:	6033      	str	r3, [r6, #0]
 8008cce:	4630      	mov	r0, r6
 8008cd0:	f000 f80c 	bl	8008cec <__malloc_unlock>
 8008cd4:	e794      	b.n	8008c00 <_malloc_r+0x20>
 8008cd6:	6005      	str	r5, [r0, #0]
 8008cd8:	e7d6      	b.n	8008c88 <_malloc_r+0xa8>
 8008cda:	bf00      	nop
 8008cdc:	20001aa0 	.word	0x20001aa0

08008ce0 <__malloc_lock>:
 8008ce0:	4801      	ldr	r0, [pc, #4]	@ (8008ce8 <__malloc_lock+0x8>)
 8008ce2:	f7ff b898 	b.w	8007e16 <__retarget_lock_acquire_recursive>
 8008ce6:	bf00      	nop
 8008ce8:	20001a98 	.word	0x20001a98

08008cec <__malloc_unlock>:
 8008cec:	4801      	ldr	r0, [pc, #4]	@ (8008cf4 <__malloc_unlock+0x8>)
 8008cee:	f7ff b893 	b.w	8007e18 <__retarget_lock_release_recursive>
 8008cf2:	bf00      	nop
 8008cf4:	20001a98 	.word	0x20001a98

08008cf8 <_Balloc>:
 8008cf8:	b570      	push	{r4, r5, r6, lr}
 8008cfa:	69c6      	ldr	r6, [r0, #28]
 8008cfc:	4604      	mov	r4, r0
 8008cfe:	460d      	mov	r5, r1
 8008d00:	b976      	cbnz	r6, 8008d20 <_Balloc+0x28>
 8008d02:	2010      	movs	r0, #16
 8008d04:	f7ff ff42 	bl	8008b8c <malloc>
 8008d08:	4602      	mov	r2, r0
 8008d0a:	61e0      	str	r0, [r4, #28]
 8008d0c:	b920      	cbnz	r0, 8008d18 <_Balloc+0x20>
 8008d0e:	4b18      	ldr	r3, [pc, #96]	@ (8008d70 <_Balloc+0x78>)
 8008d10:	4818      	ldr	r0, [pc, #96]	@ (8008d74 <_Balloc+0x7c>)
 8008d12:	216b      	movs	r1, #107	@ 0x6b
 8008d14:	f001 fd68 	bl	800a7e8 <__assert_func>
 8008d18:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8008d1c:	6006      	str	r6, [r0, #0]
 8008d1e:	60c6      	str	r6, [r0, #12]
 8008d20:	69e6      	ldr	r6, [r4, #28]
 8008d22:	68f3      	ldr	r3, [r6, #12]
 8008d24:	b183      	cbz	r3, 8008d48 <_Balloc+0x50>
 8008d26:	69e3      	ldr	r3, [r4, #28]
 8008d28:	68db      	ldr	r3, [r3, #12]
 8008d2a:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8008d2e:	b9b8      	cbnz	r0, 8008d60 <_Balloc+0x68>
 8008d30:	2101      	movs	r1, #1
 8008d32:	fa01 f605 	lsl.w	r6, r1, r5
 8008d36:	1d72      	adds	r2, r6, #5
 8008d38:	0092      	lsls	r2, r2, #2
 8008d3a:	4620      	mov	r0, r4
 8008d3c:	f001 fd72 	bl	800a824 <_calloc_r>
 8008d40:	b160      	cbz	r0, 8008d5c <_Balloc+0x64>
 8008d42:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8008d46:	e00e      	b.n	8008d66 <_Balloc+0x6e>
 8008d48:	2221      	movs	r2, #33	@ 0x21
 8008d4a:	2104      	movs	r1, #4
 8008d4c:	4620      	mov	r0, r4
 8008d4e:	f001 fd69 	bl	800a824 <_calloc_r>
 8008d52:	69e3      	ldr	r3, [r4, #28]
 8008d54:	60f0      	str	r0, [r6, #12]
 8008d56:	68db      	ldr	r3, [r3, #12]
 8008d58:	2b00      	cmp	r3, #0
 8008d5a:	d1e4      	bne.n	8008d26 <_Balloc+0x2e>
 8008d5c:	2000      	movs	r0, #0
 8008d5e:	bd70      	pop	{r4, r5, r6, pc}
 8008d60:	6802      	ldr	r2, [r0, #0]
 8008d62:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8008d66:	2300      	movs	r3, #0
 8008d68:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8008d6c:	e7f7      	b.n	8008d5e <_Balloc+0x66>
 8008d6e:	bf00      	nop
 8008d70:	0800b60e 	.word	0x0800b60e
 8008d74:	0800b68e 	.word	0x0800b68e

08008d78 <_Bfree>:
 8008d78:	b570      	push	{r4, r5, r6, lr}
 8008d7a:	69c6      	ldr	r6, [r0, #28]
 8008d7c:	4605      	mov	r5, r0
 8008d7e:	460c      	mov	r4, r1
 8008d80:	b976      	cbnz	r6, 8008da0 <_Bfree+0x28>
 8008d82:	2010      	movs	r0, #16
 8008d84:	f7ff ff02 	bl	8008b8c <malloc>
 8008d88:	4602      	mov	r2, r0
 8008d8a:	61e8      	str	r0, [r5, #28]
 8008d8c:	b920      	cbnz	r0, 8008d98 <_Bfree+0x20>
 8008d8e:	4b09      	ldr	r3, [pc, #36]	@ (8008db4 <_Bfree+0x3c>)
 8008d90:	4809      	ldr	r0, [pc, #36]	@ (8008db8 <_Bfree+0x40>)
 8008d92:	218f      	movs	r1, #143	@ 0x8f
 8008d94:	f001 fd28 	bl	800a7e8 <__assert_func>
 8008d98:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8008d9c:	6006      	str	r6, [r0, #0]
 8008d9e:	60c6      	str	r6, [r0, #12]
 8008da0:	b13c      	cbz	r4, 8008db2 <_Bfree+0x3a>
 8008da2:	69eb      	ldr	r3, [r5, #28]
 8008da4:	6862      	ldr	r2, [r4, #4]
 8008da6:	68db      	ldr	r3, [r3, #12]
 8008da8:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8008dac:	6021      	str	r1, [r4, #0]
 8008dae:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8008db2:	bd70      	pop	{r4, r5, r6, pc}
 8008db4:	0800b60e 	.word	0x0800b60e
 8008db8:	0800b68e 	.word	0x0800b68e

08008dbc <__multadd>:
 8008dbc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008dc0:	690d      	ldr	r5, [r1, #16]
 8008dc2:	4607      	mov	r7, r0
 8008dc4:	460c      	mov	r4, r1
 8008dc6:	461e      	mov	r6, r3
 8008dc8:	f101 0c14 	add.w	ip, r1, #20
 8008dcc:	2000      	movs	r0, #0
 8008dce:	f8dc 3000 	ldr.w	r3, [ip]
 8008dd2:	b299      	uxth	r1, r3
 8008dd4:	fb02 6101 	mla	r1, r2, r1, r6
 8008dd8:	0c1e      	lsrs	r6, r3, #16
 8008dda:	0c0b      	lsrs	r3, r1, #16
 8008ddc:	fb02 3306 	mla	r3, r2, r6, r3
 8008de0:	b289      	uxth	r1, r1
 8008de2:	3001      	adds	r0, #1
 8008de4:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8008de8:	4285      	cmp	r5, r0
 8008dea:	f84c 1b04 	str.w	r1, [ip], #4
 8008dee:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8008df2:	dcec      	bgt.n	8008dce <__multadd+0x12>
 8008df4:	b30e      	cbz	r6, 8008e3a <__multadd+0x7e>
 8008df6:	68a3      	ldr	r3, [r4, #8]
 8008df8:	42ab      	cmp	r3, r5
 8008dfa:	dc19      	bgt.n	8008e30 <__multadd+0x74>
 8008dfc:	6861      	ldr	r1, [r4, #4]
 8008dfe:	4638      	mov	r0, r7
 8008e00:	3101      	adds	r1, #1
 8008e02:	f7ff ff79 	bl	8008cf8 <_Balloc>
 8008e06:	4680      	mov	r8, r0
 8008e08:	b928      	cbnz	r0, 8008e16 <__multadd+0x5a>
 8008e0a:	4602      	mov	r2, r0
 8008e0c:	4b0c      	ldr	r3, [pc, #48]	@ (8008e40 <__multadd+0x84>)
 8008e0e:	480d      	ldr	r0, [pc, #52]	@ (8008e44 <__multadd+0x88>)
 8008e10:	21ba      	movs	r1, #186	@ 0xba
 8008e12:	f001 fce9 	bl	800a7e8 <__assert_func>
 8008e16:	6922      	ldr	r2, [r4, #16]
 8008e18:	3202      	adds	r2, #2
 8008e1a:	f104 010c 	add.w	r1, r4, #12
 8008e1e:	0092      	lsls	r2, r2, #2
 8008e20:	300c      	adds	r0, #12
 8008e22:	f7fe fffa 	bl	8007e1a <memcpy>
 8008e26:	4621      	mov	r1, r4
 8008e28:	4638      	mov	r0, r7
 8008e2a:	f7ff ffa5 	bl	8008d78 <_Bfree>
 8008e2e:	4644      	mov	r4, r8
 8008e30:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8008e34:	3501      	adds	r5, #1
 8008e36:	615e      	str	r6, [r3, #20]
 8008e38:	6125      	str	r5, [r4, #16]
 8008e3a:	4620      	mov	r0, r4
 8008e3c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008e40:	0800b67d 	.word	0x0800b67d
 8008e44:	0800b68e 	.word	0x0800b68e

08008e48 <__s2b>:
 8008e48:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008e4c:	460c      	mov	r4, r1
 8008e4e:	4615      	mov	r5, r2
 8008e50:	461f      	mov	r7, r3
 8008e52:	2209      	movs	r2, #9
 8008e54:	3308      	adds	r3, #8
 8008e56:	4606      	mov	r6, r0
 8008e58:	fb93 f3f2 	sdiv	r3, r3, r2
 8008e5c:	2100      	movs	r1, #0
 8008e5e:	2201      	movs	r2, #1
 8008e60:	429a      	cmp	r2, r3
 8008e62:	db09      	blt.n	8008e78 <__s2b+0x30>
 8008e64:	4630      	mov	r0, r6
 8008e66:	f7ff ff47 	bl	8008cf8 <_Balloc>
 8008e6a:	b940      	cbnz	r0, 8008e7e <__s2b+0x36>
 8008e6c:	4602      	mov	r2, r0
 8008e6e:	4b19      	ldr	r3, [pc, #100]	@ (8008ed4 <__s2b+0x8c>)
 8008e70:	4819      	ldr	r0, [pc, #100]	@ (8008ed8 <__s2b+0x90>)
 8008e72:	21d3      	movs	r1, #211	@ 0xd3
 8008e74:	f001 fcb8 	bl	800a7e8 <__assert_func>
 8008e78:	0052      	lsls	r2, r2, #1
 8008e7a:	3101      	adds	r1, #1
 8008e7c:	e7f0      	b.n	8008e60 <__s2b+0x18>
 8008e7e:	9b08      	ldr	r3, [sp, #32]
 8008e80:	6143      	str	r3, [r0, #20]
 8008e82:	2d09      	cmp	r5, #9
 8008e84:	f04f 0301 	mov.w	r3, #1
 8008e88:	6103      	str	r3, [r0, #16]
 8008e8a:	dd16      	ble.n	8008eba <__s2b+0x72>
 8008e8c:	f104 0909 	add.w	r9, r4, #9
 8008e90:	46c8      	mov	r8, r9
 8008e92:	442c      	add	r4, r5
 8008e94:	f818 3b01 	ldrb.w	r3, [r8], #1
 8008e98:	4601      	mov	r1, r0
 8008e9a:	3b30      	subs	r3, #48	@ 0x30
 8008e9c:	220a      	movs	r2, #10
 8008e9e:	4630      	mov	r0, r6
 8008ea0:	f7ff ff8c 	bl	8008dbc <__multadd>
 8008ea4:	45a0      	cmp	r8, r4
 8008ea6:	d1f5      	bne.n	8008e94 <__s2b+0x4c>
 8008ea8:	f1a5 0408 	sub.w	r4, r5, #8
 8008eac:	444c      	add	r4, r9
 8008eae:	1b2d      	subs	r5, r5, r4
 8008eb0:	1963      	adds	r3, r4, r5
 8008eb2:	42bb      	cmp	r3, r7
 8008eb4:	db04      	blt.n	8008ec0 <__s2b+0x78>
 8008eb6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008eba:	340a      	adds	r4, #10
 8008ebc:	2509      	movs	r5, #9
 8008ebe:	e7f6      	b.n	8008eae <__s2b+0x66>
 8008ec0:	f814 3b01 	ldrb.w	r3, [r4], #1
 8008ec4:	4601      	mov	r1, r0
 8008ec6:	3b30      	subs	r3, #48	@ 0x30
 8008ec8:	220a      	movs	r2, #10
 8008eca:	4630      	mov	r0, r6
 8008ecc:	f7ff ff76 	bl	8008dbc <__multadd>
 8008ed0:	e7ee      	b.n	8008eb0 <__s2b+0x68>
 8008ed2:	bf00      	nop
 8008ed4:	0800b67d 	.word	0x0800b67d
 8008ed8:	0800b68e 	.word	0x0800b68e

08008edc <__hi0bits>:
 8008edc:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 8008ee0:	4603      	mov	r3, r0
 8008ee2:	bf36      	itet	cc
 8008ee4:	0403      	lslcc	r3, r0, #16
 8008ee6:	2000      	movcs	r0, #0
 8008ee8:	2010      	movcc	r0, #16
 8008eea:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8008eee:	bf3c      	itt	cc
 8008ef0:	021b      	lslcc	r3, r3, #8
 8008ef2:	3008      	addcc	r0, #8
 8008ef4:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8008ef8:	bf3c      	itt	cc
 8008efa:	011b      	lslcc	r3, r3, #4
 8008efc:	3004      	addcc	r0, #4
 8008efe:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008f02:	bf3c      	itt	cc
 8008f04:	009b      	lslcc	r3, r3, #2
 8008f06:	3002      	addcc	r0, #2
 8008f08:	2b00      	cmp	r3, #0
 8008f0a:	db05      	blt.n	8008f18 <__hi0bits+0x3c>
 8008f0c:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 8008f10:	f100 0001 	add.w	r0, r0, #1
 8008f14:	bf08      	it	eq
 8008f16:	2020      	moveq	r0, #32
 8008f18:	4770      	bx	lr

08008f1a <__lo0bits>:
 8008f1a:	6803      	ldr	r3, [r0, #0]
 8008f1c:	4602      	mov	r2, r0
 8008f1e:	f013 0007 	ands.w	r0, r3, #7
 8008f22:	d00b      	beq.n	8008f3c <__lo0bits+0x22>
 8008f24:	07d9      	lsls	r1, r3, #31
 8008f26:	d421      	bmi.n	8008f6c <__lo0bits+0x52>
 8008f28:	0798      	lsls	r0, r3, #30
 8008f2a:	bf49      	itett	mi
 8008f2c:	085b      	lsrmi	r3, r3, #1
 8008f2e:	089b      	lsrpl	r3, r3, #2
 8008f30:	2001      	movmi	r0, #1
 8008f32:	6013      	strmi	r3, [r2, #0]
 8008f34:	bf5c      	itt	pl
 8008f36:	6013      	strpl	r3, [r2, #0]
 8008f38:	2002      	movpl	r0, #2
 8008f3a:	4770      	bx	lr
 8008f3c:	b299      	uxth	r1, r3
 8008f3e:	b909      	cbnz	r1, 8008f44 <__lo0bits+0x2a>
 8008f40:	0c1b      	lsrs	r3, r3, #16
 8008f42:	2010      	movs	r0, #16
 8008f44:	b2d9      	uxtb	r1, r3
 8008f46:	b909      	cbnz	r1, 8008f4c <__lo0bits+0x32>
 8008f48:	3008      	adds	r0, #8
 8008f4a:	0a1b      	lsrs	r3, r3, #8
 8008f4c:	0719      	lsls	r1, r3, #28
 8008f4e:	bf04      	itt	eq
 8008f50:	091b      	lsreq	r3, r3, #4
 8008f52:	3004      	addeq	r0, #4
 8008f54:	0799      	lsls	r1, r3, #30
 8008f56:	bf04      	itt	eq
 8008f58:	089b      	lsreq	r3, r3, #2
 8008f5a:	3002      	addeq	r0, #2
 8008f5c:	07d9      	lsls	r1, r3, #31
 8008f5e:	d403      	bmi.n	8008f68 <__lo0bits+0x4e>
 8008f60:	085b      	lsrs	r3, r3, #1
 8008f62:	f100 0001 	add.w	r0, r0, #1
 8008f66:	d003      	beq.n	8008f70 <__lo0bits+0x56>
 8008f68:	6013      	str	r3, [r2, #0]
 8008f6a:	4770      	bx	lr
 8008f6c:	2000      	movs	r0, #0
 8008f6e:	4770      	bx	lr
 8008f70:	2020      	movs	r0, #32
 8008f72:	4770      	bx	lr

08008f74 <__i2b>:
 8008f74:	b510      	push	{r4, lr}
 8008f76:	460c      	mov	r4, r1
 8008f78:	2101      	movs	r1, #1
 8008f7a:	f7ff febd 	bl	8008cf8 <_Balloc>
 8008f7e:	4602      	mov	r2, r0
 8008f80:	b928      	cbnz	r0, 8008f8e <__i2b+0x1a>
 8008f82:	4b05      	ldr	r3, [pc, #20]	@ (8008f98 <__i2b+0x24>)
 8008f84:	4805      	ldr	r0, [pc, #20]	@ (8008f9c <__i2b+0x28>)
 8008f86:	f240 1145 	movw	r1, #325	@ 0x145
 8008f8a:	f001 fc2d 	bl	800a7e8 <__assert_func>
 8008f8e:	2301      	movs	r3, #1
 8008f90:	6144      	str	r4, [r0, #20]
 8008f92:	6103      	str	r3, [r0, #16]
 8008f94:	bd10      	pop	{r4, pc}
 8008f96:	bf00      	nop
 8008f98:	0800b67d 	.word	0x0800b67d
 8008f9c:	0800b68e 	.word	0x0800b68e

08008fa0 <__multiply>:
 8008fa0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008fa4:	4617      	mov	r7, r2
 8008fa6:	690a      	ldr	r2, [r1, #16]
 8008fa8:	693b      	ldr	r3, [r7, #16]
 8008faa:	429a      	cmp	r2, r3
 8008fac:	bfa8      	it	ge
 8008fae:	463b      	movge	r3, r7
 8008fb0:	4689      	mov	r9, r1
 8008fb2:	bfa4      	itt	ge
 8008fb4:	460f      	movge	r7, r1
 8008fb6:	4699      	movge	r9, r3
 8008fb8:	693d      	ldr	r5, [r7, #16]
 8008fba:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8008fbe:	68bb      	ldr	r3, [r7, #8]
 8008fc0:	6879      	ldr	r1, [r7, #4]
 8008fc2:	eb05 060a 	add.w	r6, r5, sl
 8008fc6:	42b3      	cmp	r3, r6
 8008fc8:	b085      	sub	sp, #20
 8008fca:	bfb8      	it	lt
 8008fcc:	3101      	addlt	r1, #1
 8008fce:	f7ff fe93 	bl	8008cf8 <_Balloc>
 8008fd2:	b930      	cbnz	r0, 8008fe2 <__multiply+0x42>
 8008fd4:	4602      	mov	r2, r0
 8008fd6:	4b41      	ldr	r3, [pc, #260]	@ (80090dc <__multiply+0x13c>)
 8008fd8:	4841      	ldr	r0, [pc, #260]	@ (80090e0 <__multiply+0x140>)
 8008fda:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 8008fde:	f001 fc03 	bl	800a7e8 <__assert_func>
 8008fe2:	f100 0414 	add.w	r4, r0, #20
 8008fe6:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 8008fea:	4623      	mov	r3, r4
 8008fec:	2200      	movs	r2, #0
 8008fee:	4573      	cmp	r3, lr
 8008ff0:	d320      	bcc.n	8009034 <__multiply+0x94>
 8008ff2:	f107 0814 	add.w	r8, r7, #20
 8008ff6:	f109 0114 	add.w	r1, r9, #20
 8008ffa:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 8008ffe:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 8009002:	9302      	str	r3, [sp, #8]
 8009004:	1beb      	subs	r3, r5, r7
 8009006:	3b15      	subs	r3, #21
 8009008:	f023 0303 	bic.w	r3, r3, #3
 800900c:	3304      	adds	r3, #4
 800900e:	3715      	adds	r7, #21
 8009010:	42bd      	cmp	r5, r7
 8009012:	bf38      	it	cc
 8009014:	2304      	movcc	r3, #4
 8009016:	9301      	str	r3, [sp, #4]
 8009018:	9b02      	ldr	r3, [sp, #8]
 800901a:	9103      	str	r1, [sp, #12]
 800901c:	428b      	cmp	r3, r1
 800901e:	d80c      	bhi.n	800903a <__multiply+0x9a>
 8009020:	2e00      	cmp	r6, #0
 8009022:	dd03      	ble.n	800902c <__multiply+0x8c>
 8009024:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 8009028:	2b00      	cmp	r3, #0
 800902a:	d055      	beq.n	80090d8 <__multiply+0x138>
 800902c:	6106      	str	r6, [r0, #16]
 800902e:	b005      	add	sp, #20
 8009030:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009034:	f843 2b04 	str.w	r2, [r3], #4
 8009038:	e7d9      	b.n	8008fee <__multiply+0x4e>
 800903a:	f8b1 a000 	ldrh.w	sl, [r1]
 800903e:	f1ba 0f00 	cmp.w	sl, #0
 8009042:	d01f      	beq.n	8009084 <__multiply+0xe4>
 8009044:	46c4      	mov	ip, r8
 8009046:	46a1      	mov	r9, r4
 8009048:	2700      	movs	r7, #0
 800904a:	f85c 2b04 	ldr.w	r2, [ip], #4
 800904e:	f8d9 3000 	ldr.w	r3, [r9]
 8009052:	fa1f fb82 	uxth.w	fp, r2
 8009056:	b29b      	uxth	r3, r3
 8009058:	fb0a 330b 	mla	r3, sl, fp, r3
 800905c:	443b      	add	r3, r7
 800905e:	f8d9 7000 	ldr.w	r7, [r9]
 8009062:	0c12      	lsrs	r2, r2, #16
 8009064:	0c3f      	lsrs	r7, r7, #16
 8009066:	fb0a 7202 	mla	r2, sl, r2, r7
 800906a:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 800906e:	b29b      	uxth	r3, r3
 8009070:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8009074:	4565      	cmp	r5, ip
 8009076:	f849 3b04 	str.w	r3, [r9], #4
 800907a:	ea4f 4712 	mov.w	r7, r2, lsr #16
 800907e:	d8e4      	bhi.n	800904a <__multiply+0xaa>
 8009080:	9b01      	ldr	r3, [sp, #4]
 8009082:	50e7      	str	r7, [r4, r3]
 8009084:	9b03      	ldr	r3, [sp, #12]
 8009086:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 800908a:	3104      	adds	r1, #4
 800908c:	f1b9 0f00 	cmp.w	r9, #0
 8009090:	d020      	beq.n	80090d4 <__multiply+0x134>
 8009092:	6823      	ldr	r3, [r4, #0]
 8009094:	4647      	mov	r7, r8
 8009096:	46a4      	mov	ip, r4
 8009098:	f04f 0a00 	mov.w	sl, #0
 800909c:	f8b7 b000 	ldrh.w	fp, [r7]
 80090a0:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 80090a4:	fb09 220b 	mla	r2, r9, fp, r2
 80090a8:	4452      	add	r2, sl
 80090aa:	b29b      	uxth	r3, r3
 80090ac:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80090b0:	f84c 3b04 	str.w	r3, [ip], #4
 80090b4:	f857 3b04 	ldr.w	r3, [r7], #4
 80090b8:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80090bc:	f8bc 3000 	ldrh.w	r3, [ip]
 80090c0:	fb09 330a 	mla	r3, r9, sl, r3
 80090c4:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 80090c8:	42bd      	cmp	r5, r7
 80090ca:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80090ce:	d8e5      	bhi.n	800909c <__multiply+0xfc>
 80090d0:	9a01      	ldr	r2, [sp, #4]
 80090d2:	50a3      	str	r3, [r4, r2]
 80090d4:	3404      	adds	r4, #4
 80090d6:	e79f      	b.n	8009018 <__multiply+0x78>
 80090d8:	3e01      	subs	r6, #1
 80090da:	e7a1      	b.n	8009020 <__multiply+0x80>
 80090dc:	0800b67d 	.word	0x0800b67d
 80090e0:	0800b68e 	.word	0x0800b68e

080090e4 <__pow5mult>:
 80090e4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80090e8:	4615      	mov	r5, r2
 80090ea:	f012 0203 	ands.w	r2, r2, #3
 80090ee:	4607      	mov	r7, r0
 80090f0:	460e      	mov	r6, r1
 80090f2:	d007      	beq.n	8009104 <__pow5mult+0x20>
 80090f4:	4c25      	ldr	r4, [pc, #148]	@ (800918c <__pow5mult+0xa8>)
 80090f6:	3a01      	subs	r2, #1
 80090f8:	2300      	movs	r3, #0
 80090fa:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 80090fe:	f7ff fe5d 	bl	8008dbc <__multadd>
 8009102:	4606      	mov	r6, r0
 8009104:	10ad      	asrs	r5, r5, #2
 8009106:	d03d      	beq.n	8009184 <__pow5mult+0xa0>
 8009108:	69fc      	ldr	r4, [r7, #28]
 800910a:	b97c      	cbnz	r4, 800912c <__pow5mult+0x48>
 800910c:	2010      	movs	r0, #16
 800910e:	f7ff fd3d 	bl	8008b8c <malloc>
 8009112:	4602      	mov	r2, r0
 8009114:	61f8      	str	r0, [r7, #28]
 8009116:	b928      	cbnz	r0, 8009124 <__pow5mult+0x40>
 8009118:	4b1d      	ldr	r3, [pc, #116]	@ (8009190 <__pow5mult+0xac>)
 800911a:	481e      	ldr	r0, [pc, #120]	@ (8009194 <__pow5mult+0xb0>)
 800911c:	f240 11b3 	movw	r1, #435	@ 0x1b3
 8009120:	f001 fb62 	bl	800a7e8 <__assert_func>
 8009124:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8009128:	6004      	str	r4, [r0, #0]
 800912a:	60c4      	str	r4, [r0, #12]
 800912c:	f8d7 801c 	ldr.w	r8, [r7, #28]
 8009130:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8009134:	b94c      	cbnz	r4, 800914a <__pow5mult+0x66>
 8009136:	f240 2171 	movw	r1, #625	@ 0x271
 800913a:	4638      	mov	r0, r7
 800913c:	f7ff ff1a 	bl	8008f74 <__i2b>
 8009140:	2300      	movs	r3, #0
 8009142:	f8c8 0008 	str.w	r0, [r8, #8]
 8009146:	4604      	mov	r4, r0
 8009148:	6003      	str	r3, [r0, #0]
 800914a:	f04f 0900 	mov.w	r9, #0
 800914e:	07eb      	lsls	r3, r5, #31
 8009150:	d50a      	bpl.n	8009168 <__pow5mult+0x84>
 8009152:	4631      	mov	r1, r6
 8009154:	4622      	mov	r2, r4
 8009156:	4638      	mov	r0, r7
 8009158:	f7ff ff22 	bl	8008fa0 <__multiply>
 800915c:	4631      	mov	r1, r6
 800915e:	4680      	mov	r8, r0
 8009160:	4638      	mov	r0, r7
 8009162:	f7ff fe09 	bl	8008d78 <_Bfree>
 8009166:	4646      	mov	r6, r8
 8009168:	106d      	asrs	r5, r5, #1
 800916a:	d00b      	beq.n	8009184 <__pow5mult+0xa0>
 800916c:	6820      	ldr	r0, [r4, #0]
 800916e:	b938      	cbnz	r0, 8009180 <__pow5mult+0x9c>
 8009170:	4622      	mov	r2, r4
 8009172:	4621      	mov	r1, r4
 8009174:	4638      	mov	r0, r7
 8009176:	f7ff ff13 	bl	8008fa0 <__multiply>
 800917a:	6020      	str	r0, [r4, #0]
 800917c:	f8c0 9000 	str.w	r9, [r0]
 8009180:	4604      	mov	r4, r0
 8009182:	e7e4      	b.n	800914e <__pow5mult+0x6a>
 8009184:	4630      	mov	r0, r6
 8009186:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800918a:	bf00      	nop
 800918c:	0800b7a0 	.word	0x0800b7a0
 8009190:	0800b60e 	.word	0x0800b60e
 8009194:	0800b68e 	.word	0x0800b68e

08009198 <__lshift>:
 8009198:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800919c:	460c      	mov	r4, r1
 800919e:	6849      	ldr	r1, [r1, #4]
 80091a0:	6923      	ldr	r3, [r4, #16]
 80091a2:	eb03 1862 	add.w	r8, r3, r2, asr #5
 80091a6:	68a3      	ldr	r3, [r4, #8]
 80091a8:	4607      	mov	r7, r0
 80091aa:	4691      	mov	r9, r2
 80091ac:	ea4f 1a62 	mov.w	sl, r2, asr #5
 80091b0:	f108 0601 	add.w	r6, r8, #1
 80091b4:	42b3      	cmp	r3, r6
 80091b6:	db0b      	blt.n	80091d0 <__lshift+0x38>
 80091b8:	4638      	mov	r0, r7
 80091ba:	f7ff fd9d 	bl	8008cf8 <_Balloc>
 80091be:	4605      	mov	r5, r0
 80091c0:	b948      	cbnz	r0, 80091d6 <__lshift+0x3e>
 80091c2:	4602      	mov	r2, r0
 80091c4:	4b28      	ldr	r3, [pc, #160]	@ (8009268 <__lshift+0xd0>)
 80091c6:	4829      	ldr	r0, [pc, #164]	@ (800926c <__lshift+0xd4>)
 80091c8:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 80091cc:	f001 fb0c 	bl	800a7e8 <__assert_func>
 80091d0:	3101      	adds	r1, #1
 80091d2:	005b      	lsls	r3, r3, #1
 80091d4:	e7ee      	b.n	80091b4 <__lshift+0x1c>
 80091d6:	2300      	movs	r3, #0
 80091d8:	f100 0114 	add.w	r1, r0, #20
 80091dc:	f100 0210 	add.w	r2, r0, #16
 80091e0:	4618      	mov	r0, r3
 80091e2:	4553      	cmp	r3, sl
 80091e4:	db33      	blt.n	800924e <__lshift+0xb6>
 80091e6:	6920      	ldr	r0, [r4, #16]
 80091e8:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 80091ec:	f104 0314 	add.w	r3, r4, #20
 80091f0:	f019 091f 	ands.w	r9, r9, #31
 80091f4:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 80091f8:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 80091fc:	d02b      	beq.n	8009256 <__lshift+0xbe>
 80091fe:	f1c9 0e20 	rsb	lr, r9, #32
 8009202:	468a      	mov	sl, r1
 8009204:	2200      	movs	r2, #0
 8009206:	6818      	ldr	r0, [r3, #0]
 8009208:	fa00 f009 	lsl.w	r0, r0, r9
 800920c:	4310      	orrs	r0, r2
 800920e:	f84a 0b04 	str.w	r0, [sl], #4
 8009212:	f853 2b04 	ldr.w	r2, [r3], #4
 8009216:	459c      	cmp	ip, r3
 8009218:	fa22 f20e 	lsr.w	r2, r2, lr
 800921c:	d8f3      	bhi.n	8009206 <__lshift+0x6e>
 800921e:	ebac 0304 	sub.w	r3, ip, r4
 8009222:	3b15      	subs	r3, #21
 8009224:	f023 0303 	bic.w	r3, r3, #3
 8009228:	3304      	adds	r3, #4
 800922a:	f104 0015 	add.w	r0, r4, #21
 800922e:	4560      	cmp	r0, ip
 8009230:	bf88      	it	hi
 8009232:	2304      	movhi	r3, #4
 8009234:	50ca      	str	r2, [r1, r3]
 8009236:	b10a      	cbz	r2, 800923c <__lshift+0xa4>
 8009238:	f108 0602 	add.w	r6, r8, #2
 800923c:	3e01      	subs	r6, #1
 800923e:	4638      	mov	r0, r7
 8009240:	612e      	str	r6, [r5, #16]
 8009242:	4621      	mov	r1, r4
 8009244:	f7ff fd98 	bl	8008d78 <_Bfree>
 8009248:	4628      	mov	r0, r5
 800924a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800924e:	f842 0f04 	str.w	r0, [r2, #4]!
 8009252:	3301      	adds	r3, #1
 8009254:	e7c5      	b.n	80091e2 <__lshift+0x4a>
 8009256:	3904      	subs	r1, #4
 8009258:	f853 2b04 	ldr.w	r2, [r3], #4
 800925c:	f841 2f04 	str.w	r2, [r1, #4]!
 8009260:	459c      	cmp	ip, r3
 8009262:	d8f9      	bhi.n	8009258 <__lshift+0xc0>
 8009264:	e7ea      	b.n	800923c <__lshift+0xa4>
 8009266:	bf00      	nop
 8009268:	0800b67d 	.word	0x0800b67d
 800926c:	0800b68e 	.word	0x0800b68e

08009270 <__mcmp>:
 8009270:	690a      	ldr	r2, [r1, #16]
 8009272:	4603      	mov	r3, r0
 8009274:	6900      	ldr	r0, [r0, #16]
 8009276:	1a80      	subs	r0, r0, r2
 8009278:	b530      	push	{r4, r5, lr}
 800927a:	d10e      	bne.n	800929a <__mcmp+0x2a>
 800927c:	3314      	adds	r3, #20
 800927e:	3114      	adds	r1, #20
 8009280:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8009284:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8009288:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800928c:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8009290:	4295      	cmp	r5, r2
 8009292:	d003      	beq.n	800929c <__mcmp+0x2c>
 8009294:	d205      	bcs.n	80092a2 <__mcmp+0x32>
 8009296:	f04f 30ff 	mov.w	r0, #4294967295
 800929a:	bd30      	pop	{r4, r5, pc}
 800929c:	42a3      	cmp	r3, r4
 800929e:	d3f3      	bcc.n	8009288 <__mcmp+0x18>
 80092a0:	e7fb      	b.n	800929a <__mcmp+0x2a>
 80092a2:	2001      	movs	r0, #1
 80092a4:	e7f9      	b.n	800929a <__mcmp+0x2a>
	...

080092a8 <__mdiff>:
 80092a8:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80092ac:	4689      	mov	r9, r1
 80092ae:	4606      	mov	r6, r0
 80092b0:	4611      	mov	r1, r2
 80092b2:	4648      	mov	r0, r9
 80092b4:	4614      	mov	r4, r2
 80092b6:	f7ff ffdb 	bl	8009270 <__mcmp>
 80092ba:	1e05      	subs	r5, r0, #0
 80092bc:	d112      	bne.n	80092e4 <__mdiff+0x3c>
 80092be:	4629      	mov	r1, r5
 80092c0:	4630      	mov	r0, r6
 80092c2:	f7ff fd19 	bl	8008cf8 <_Balloc>
 80092c6:	4602      	mov	r2, r0
 80092c8:	b928      	cbnz	r0, 80092d6 <__mdiff+0x2e>
 80092ca:	4b3f      	ldr	r3, [pc, #252]	@ (80093c8 <__mdiff+0x120>)
 80092cc:	f240 2137 	movw	r1, #567	@ 0x237
 80092d0:	483e      	ldr	r0, [pc, #248]	@ (80093cc <__mdiff+0x124>)
 80092d2:	f001 fa89 	bl	800a7e8 <__assert_func>
 80092d6:	2301      	movs	r3, #1
 80092d8:	e9c0 3504 	strd	r3, r5, [r0, #16]
 80092dc:	4610      	mov	r0, r2
 80092de:	b003      	add	sp, #12
 80092e0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80092e4:	bfbc      	itt	lt
 80092e6:	464b      	movlt	r3, r9
 80092e8:	46a1      	movlt	r9, r4
 80092ea:	4630      	mov	r0, r6
 80092ec:	f8d9 1004 	ldr.w	r1, [r9, #4]
 80092f0:	bfba      	itte	lt
 80092f2:	461c      	movlt	r4, r3
 80092f4:	2501      	movlt	r5, #1
 80092f6:	2500      	movge	r5, #0
 80092f8:	f7ff fcfe 	bl	8008cf8 <_Balloc>
 80092fc:	4602      	mov	r2, r0
 80092fe:	b918      	cbnz	r0, 8009308 <__mdiff+0x60>
 8009300:	4b31      	ldr	r3, [pc, #196]	@ (80093c8 <__mdiff+0x120>)
 8009302:	f240 2145 	movw	r1, #581	@ 0x245
 8009306:	e7e3      	b.n	80092d0 <__mdiff+0x28>
 8009308:	f8d9 7010 	ldr.w	r7, [r9, #16]
 800930c:	6926      	ldr	r6, [r4, #16]
 800930e:	60c5      	str	r5, [r0, #12]
 8009310:	f109 0310 	add.w	r3, r9, #16
 8009314:	f109 0514 	add.w	r5, r9, #20
 8009318:	f104 0e14 	add.w	lr, r4, #20
 800931c:	f100 0b14 	add.w	fp, r0, #20
 8009320:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 8009324:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 8009328:	9301      	str	r3, [sp, #4]
 800932a:	46d9      	mov	r9, fp
 800932c:	f04f 0c00 	mov.w	ip, #0
 8009330:	9b01      	ldr	r3, [sp, #4]
 8009332:	f85e 0b04 	ldr.w	r0, [lr], #4
 8009336:	f853 af04 	ldr.w	sl, [r3, #4]!
 800933a:	9301      	str	r3, [sp, #4]
 800933c:	fa1f f38a 	uxth.w	r3, sl
 8009340:	4619      	mov	r1, r3
 8009342:	b283      	uxth	r3, r0
 8009344:	1acb      	subs	r3, r1, r3
 8009346:	0c00      	lsrs	r0, r0, #16
 8009348:	4463      	add	r3, ip
 800934a:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 800934e:	eb00 4023 	add.w	r0, r0, r3, asr #16
 8009352:	b29b      	uxth	r3, r3
 8009354:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 8009358:	4576      	cmp	r6, lr
 800935a:	f849 3b04 	str.w	r3, [r9], #4
 800935e:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8009362:	d8e5      	bhi.n	8009330 <__mdiff+0x88>
 8009364:	1b33      	subs	r3, r6, r4
 8009366:	3b15      	subs	r3, #21
 8009368:	f023 0303 	bic.w	r3, r3, #3
 800936c:	3415      	adds	r4, #21
 800936e:	3304      	adds	r3, #4
 8009370:	42a6      	cmp	r6, r4
 8009372:	bf38      	it	cc
 8009374:	2304      	movcc	r3, #4
 8009376:	441d      	add	r5, r3
 8009378:	445b      	add	r3, fp
 800937a:	461e      	mov	r6, r3
 800937c:	462c      	mov	r4, r5
 800937e:	4544      	cmp	r4, r8
 8009380:	d30e      	bcc.n	80093a0 <__mdiff+0xf8>
 8009382:	f108 0103 	add.w	r1, r8, #3
 8009386:	1b49      	subs	r1, r1, r5
 8009388:	f021 0103 	bic.w	r1, r1, #3
 800938c:	3d03      	subs	r5, #3
 800938e:	45a8      	cmp	r8, r5
 8009390:	bf38      	it	cc
 8009392:	2100      	movcc	r1, #0
 8009394:	440b      	add	r3, r1
 8009396:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800939a:	b191      	cbz	r1, 80093c2 <__mdiff+0x11a>
 800939c:	6117      	str	r7, [r2, #16]
 800939e:	e79d      	b.n	80092dc <__mdiff+0x34>
 80093a0:	f854 1b04 	ldr.w	r1, [r4], #4
 80093a4:	46e6      	mov	lr, ip
 80093a6:	0c08      	lsrs	r0, r1, #16
 80093a8:	fa1c fc81 	uxtah	ip, ip, r1
 80093ac:	4471      	add	r1, lr
 80093ae:	eb00 402c 	add.w	r0, r0, ip, asr #16
 80093b2:	b289      	uxth	r1, r1
 80093b4:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 80093b8:	f846 1b04 	str.w	r1, [r6], #4
 80093bc:	ea4f 4c20 	mov.w	ip, r0, asr #16
 80093c0:	e7dd      	b.n	800937e <__mdiff+0xd6>
 80093c2:	3f01      	subs	r7, #1
 80093c4:	e7e7      	b.n	8009396 <__mdiff+0xee>
 80093c6:	bf00      	nop
 80093c8:	0800b67d 	.word	0x0800b67d
 80093cc:	0800b68e 	.word	0x0800b68e

080093d0 <__ulp>:
 80093d0:	b082      	sub	sp, #8
 80093d2:	ed8d 0b00 	vstr	d0, [sp]
 80093d6:	9a01      	ldr	r2, [sp, #4]
 80093d8:	4b0f      	ldr	r3, [pc, #60]	@ (8009418 <__ulp+0x48>)
 80093da:	4013      	ands	r3, r2
 80093dc:	f1a3 7350 	sub.w	r3, r3, #54525952	@ 0x3400000
 80093e0:	2b00      	cmp	r3, #0
 80093e2:	dc08      	bgt.n	80093f6 <__ulp+0x26>
 80093e4:	425b      	negs	r3, r3
 80093e6:	f1b3 7fa0 	cmp.w	r3, #20971520	@ 0x1400000
 80093ea:	ea4f 5223 	mov.w	r2, r3, asr #20
 80093ee:	da04      	bge.n	80093fa <__ulp+0x2a>
 80093f0:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 80093f4:	4113      	asrs	r3, r2
 80093f6:	2200      	movs	r2, #0
 80093f8:	e008      	b.n	800940c <__ulp+0x3c>
 80093fa:	f1a2 0314 	sub.w	r3, r2, #20
 80093fe:	2b1e      	cmp	r3, #30
 8009400:	bfda      	itte	le
 8009402:	f04f 4200 	movle.w	r2, #2147483648	@ 0x80000000
 8009406:	40da      	lsrle	r2, r3
 8009408:	2201      	movgt	r2, #1
 800940a:	2300      	movs	r3, #0
 800940c:	4619      	mov	r1, r3
 800940e:	4610      	mov	r0, r2
 8009410:	ec41 0b10 	vmov	d0, r0, r1
 8009414:	b002      	add	sp, #8
 8009416:	4770      	bx	lr
 8009418:	7ff00000 	.word	0x7ff00000

0800941c <__b2d>:
 800941c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009420:	6906      	ldr	r6, [r0, #16]
 8009422:	f100 0814 	add.w	r8, r0, #20
 8009426:	eb08 0686 	add.w	r6, r8, r6, lsl #2
 800942a:	1f37      	subs	r7, r6, #4
 800942c:	f856 2c04 	ldr.w	r2, [r6, #-4]
 8009430:	4610      	mov	r0, r2
 8009432:	f7ff fd53 	bl	8008edc <__hi0bits>
 8009436:	f1c0 0320 	rsb	r3, r0, #32
 800943a:	280a      	cmp	r0, #10
 800943c:	600b      	str	r3, [r1, #0]
 800943e:	491b      	ldr	r1, [pc, #108]	@ (80094ac <__b2d+0x90>)
 8009440:	dc15      	bgt.n	800946e <__b2d+0x52>
 8009442:	f1c0 0c0b 	rsb	ip, r0, #11
 8009446:	fa22 f30c 	lsr.w	r3, r2, ip
 800944a:	45b8      	cmp	r8, r7
 800944c:	ea43 0501 	orr.w	r5, r3, r1
 8009450:	bf34      	ite	cc
 8009452:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 8009456:	2300      	movcs	r3, #0
 8009458:	3015      	adds	r0, #21
 800945a:	fa02 f000 	lsl.w	r0, r2, r0
 800945e:	fa23 f30c 	lsr.w	r3, r3, ip
 8009462:	4303      	orrs	r3, r0
 8009464:	461c      	mov	r4, r3
 8009466:	ec45 4b10 	vmov	d0, r4, r5
 800946a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800946e:	45b8      	cmp	r8, r7
 8009470:	bf3a      	itte	cc
 8009472:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 8009476:	f1a6 0708 	subcc.w	r7, r6, #8
 800947a:	2300      	movcs	r3, #0
 800947c:	380b      	subs	r0, #11
 800947e:	d012      	beq.n	80094a6 <__b2d+0x8a>
 8009480:	f1c0 0120 	rsb	r1, r0, #32
 8009484:	fa23 f401 	lsr.w	r4, r3, r1
 8009488:	4082      	lsls	r2, r0
 800948a:	4322      	orrs	r2, r4
 800948c:	4547      	cmp	r7, r8
 800948e:	f042 557f 	orr.w	r5, r2, #1069547520	@ 0x3fc00000
 8009492:	bf8c      	ite	hi
 8009494:	f857 2c04 	ldrhi.w	r2, [r7, #-4]
 8009498:	2200      	movls	r2, #0
 800949a:	4083      	lsls	r3, r0
 800949c:	40ca      	lsrs	r2, r1
 800949e:	f445 1540 	orr.w	r5, r5, #3145728	@ 0x300000
 80094a2:	4313      	orrs	r3, r2
 80094a4:	e7de      	b.n	8009464 <__b2d+0x48>
 80094a6:	ea42 0501 	orr.w	r5, r2, r1
 80094aa:	e7db      	b.n	8009464 <__b2d+0x48>
 80094ac:	3ff00000 	.word	0x3ff00000

080094b0 <__d2b>:
 80094b0:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 80094b4:	460f      	mov	r7, r1
 80094b6:	2101      	movs	r1, #1
 80094b8:	ec59 8b10 	vmov	r8, r9, d0
 80094bc:	4616      	mov	r6, r2
 80094be:	f7ff fc1b 	bl	8008cf8 <_Balloc>
 80094c2:	4604      	mov	r4, r0
 80094c4:	b930      	cbnz	r0, 80094d4 <__d2b+0x24>
 80094c6:	4602      	mov	r2, r0
 80094c8:	4b23      	ldr	r3, [pc, #140]	@ (8009558 <__d2b+0xa8>)
 80094ca:	4824      	ldr	r0, [pc, #144]	@ (800955c <__d2b+0xac>)
 80094cc:	f240 310f 	movw	r1, #783	@ 0x30f
 80094d0:	f001 f98a 	bl	800a7e8 <__assert_func>
 80094d4:	f3c9 550a 	ubfx	r5, r9, #20, #11
 80094d8:	f3c9 0313 	ubfx	r3, r9, #0, #20
 80094dc:	b10d      	cbz	r5, 80094e2 <__d2b+0x32>
 80094de:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80094e2:	9301      	str	r3, [sp, #4]
 80094e4:	f1b8 0300 	subs.w	r3, r8, #0
 80094e8:	d023      	beq.n	8009532 <__d2b+0x82>
 80094ea:	4668      	mov	r0, sp
 80094ec:	9300      	str	r3, [sp, #0]
 80094ee:	f7ff fd14 	bl	8008f1a <__lo0bits>
 80094f2:	e9dd 1200 	ldrd	r1, r2, [sp]
 80094f6:	b1d0      	cbz	r0, 800952e <__d2b+0x7e>
 80094f8:	f1c0 0320 	rsb	r3, r0, #32
 80094fc:	fa02 f303 	lsl.w	r3, r2, r3
 8009500:	430b      	orrs	r3, r1
 8009502:	40c2      	lsrs	r2, r0
 8009504:	6163      	str	r3, [r4, #20]
 8009506:	9201      	str	r2, [sp, #4]
 8009508:	9b01      	ldr	r3, [sp, #4]
 800950a:	61a3      	str	r3, [r4, #24]
 800950c:	2b00      	cmp	r3, #0
 800950e:	bf0c      	ite	eq
 8009510:	2201      	moveq	r2, #1
 8009512:	2202      	movne	r2, #2
 8009514:	6122      	str	r2, [r4, #16]
 8009516:	b1a5      	cbz	r5, 8009542 <__d2b+0x92>
 8009518:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 800951c:	4405      	add	r5, r0
 800951e:	603d      	str	r5, [r7, #0]
 8009520:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 8009524:	6030      	str	r0, [r6, #0]
 8009526:	4620      	mov	r0, r4
 8009528:	b003      	add	sp, #12
 800952a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800952e:	6161      	str	r1, [r4, #20]
 8009530:	e7ea      	b.n	8009508 <__d2b+0x58>
 8009532:	a801      	add	r0, sp, #4
 8009534:	f7ff fcf1 	bl	8008f1a <__lo0bits>
 8009538:	9b01      	ldr	r3, [sp, #4]
 800953a:	6163      	str	r3, [r4, #20]
 800953c:	3020      	adds	r0, #32
 800953e:	2201      	movs	r2, #1
 8009540:	e7e8      	b.n	8009514 <__d2b+0x64>
 8009542:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8009546:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 800954a:	6038      	str	r0, [r7, #0]
 800954c:	6918      	ldr	r0, [r3, #16]
 800954e:	f7ff fcc5 	bl	8008edc <__hi0bits>
 8009552:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8009556:	e7e5      	b.n	8009524 <__d2b+0x74>
 8009558:	0800b67d 	.word	0x0800b67d
 800955c:	0800b68e 	.word	0x0800b68e

08009560 <__ratio>:
 8009560:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009564:	b085      	sub	sp, #20
 8009566:	e9cd 1000 	strd	r1, r0, [sp]
 800956a:	a902      	add	r1, sp, #8
 800956c:	f7ff ff56 	bl	800941c <__b2d>
 8009570:	9800      	ldr	r0, [sp, #0]
 8009572:	a903      	add	r1, sp, #12
 8009574:	ec55 4b10 	vmov	r4, r5, d0
 8009578:	f7ff ff50 	bl	800941c <__b2d>
 800957c:	9b01      	ldr	r3, [sp, #4]
 800957e:	6919      	ldr	r1, [r3, #16]
 8009580:	9b00      	ldr	r3, [sp, #0]
 8009582:	691b      	ldr	r3, [r3, #16]
 8009584:	1ac9      	subs	r1, r1, r3
 8009586:	e9dd 3202 	ldrd	r3, r2, [sp, #8]
 800958a:	1a9b      	subs	r3, r3, r2
 800958c:	ec5b ab10 	vmov	sl, fp, d0
 8009590:	eb03 1341 	add.w	r3, r3, r1, lsl #5
 8009594:	2b00      	cmp	r3, #0
 8009596:	bfce      	itee	gt
 8009598:	462a      	movgt	r2, r5
 800959a:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 800959e:	465a      	movle	r2, fp
 80095a0:	462f      	mov	r7, r5
 80095a2:	46d9      	mov	r9, fp
 80095a4:	bfcc      	ite	gt
 80095a6:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 80095aa:	eb02 5903 	addle.w	r9, r2, r3, lsl #20
 80095ae:	464b      	mov	r3, r9
 80095b0:	4652      	mov	r2, sl
 80095b2:	4620      	mov	r0, r4
 80095b4:	4639      	mov	r1, r7
 80095b6:	f7f7 f949 	bl	800084c <__aeabi_ddiv>
 80095ba:	ec41 0b10 	vmov	d0, r0, r1
 80095be:	b005      	add	sp, #20
 80095c0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

080095c4 <__copybits>:
 80095c4:	3901      	subs	r1, #1
 80095c6:	b570      	push	{r4, r5, r6, lr}
 80095c8:	1149      	asrs	r1, r1, #5
 80095ca:	6914      	ldr	r4, [r2, #16]
 80095cc:	3101      	adds	r1, #1
 80095ce:	f102 0314 	add.w	r3, r2, #20
 80095d2:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 80095d6:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 80095da:	1f05      	subs	r5, r0, #4
 80095dc:	42a3      	cmp	r3, r4
 80095de:	d30c      	bcc.n	80095fa <__copybits+0x36>
 80095e0:	1aa3      	subs	r3, r4, r2
 80095e2:	3b11      	subs	r3, #17
 80095e4:	f023 0303 	bic.w	r3, r3, #3
 80095e8:	3211      	adds	r2, #17
 80095ea:	42a2      	cmp	r2, r4
 80095ec:	bf88      	it	hi
 80095ee:	2300      	movhi	r3, #0
 80095f0:	4418      	add	r0, r3
 80095f2:	2300      	movs	r3, #0
 80095f4:	4288      	cmp	r0, r1
 80095f6:	d305      	bcc.n	8009604 <__copybits+0x40>
 80095f8:	bd70      	pop	{r4, r5, r6, pc}
 80095fa:	f853 6b04 	ldr.w	r6, [r3], #4
 80095fe:	f845 6f04 	str.w	r6, [r5, #4]!
 8009602:	e7eb      	b.n	80095dc <__copybits+0x18>
 8009604:	f840 3b04 	str.w	r3, [r0], #4
 8009608:	e7f4      	b.n	80095f4 <__copybits+0x30>

0800960a <__any_on>:
 800960a:	f100 0214 	add.w	r2, r0, #20
 800960e:	6900      	ldr	r0, [r0, #16]
 8009610:	114b      	asrs	r3, r1, #5
 8009612:	4298      	cmp	r0, r3
 8009614:	b510      	push	{r4, lr}
 8009616:	db11      	blt.n	800963c <__any_on+0x32>
 8009618:	dd0a      	ble.n	8009630 <__any_on+0x26>
 800961a:	f011 011f 	ands.w	r1, r1, #31
 800961e:	d007      	beq.n	8009630 <__any_on+0x26>
 8009620:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 8009624:	fa24 f001 	lsr.w	r0, r4, r1
 8009628:	fa00 f101 	lsl.w	r1, r0, r1
 800962c:	428c      	cmp	r4, r1
 800962e:	d10b      	bne.n	8009648 <__any_on+0x3e>
 8009630:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8009634:	4293      	cmp	r3, r2
 8009636:	d803      	bhi.n	8009640 <__any_on+0x36>
 8009638:	2000      	movs	r0, #0
 800963a:	bd10      	pop	{r4, pc}
 800963c:	4603      	mov	r3, r0
 800963e:	e7f7      	b.n	8009630 <__any_on+0x26>
 8009640:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8009644:	2900      	cmp	r1, #0
 8009646:	d0f5      	beq.n	8009634 <__any_on+0x2a>
 8009648:	2001      	movs	r0, #1
 800964a:	e7f6      	b.n	800963a <__any_on+0x30>

0800964c <sulp>:
 800964c:	b570      	push	{r4, r5, r6, lr}
 800964e:	4604      	mov	r4, r0
 8009650:	460d      	mov	r5, r1
 8009652:	ec45 4b10 	vmov	d0, r4, r5
 8009656:	4616      	mov	r6, r2
 8009658:	f7ff feba 	bl	80093d0 <__ulp>
 800965c:	ec51 0b10 	vmov	r0, r1, d0
 8009660:	b17e      	cbz	r6, 8009682 <sulp+0x36>
 8009662:	f3c5 530a 	ubfx	r3, r5, #20, #11
 8009666:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 800966a:	2b00      	cmp	r3, #0
 800966c:	dd09      	ble.n	8009682 <sulp+0x36>
 800966e:	051b      	lsls	r3, r3, #20
 8009670:	f103 557f 	add.w	r5, r3, #1069547520	@ 0x3fc00000
 8009674:	2400      	movs	r4, #0
 8009676:	f505 1540 	add.w	r5, r5, #3145728	@ 0x300000
 800967a:	4622      	mov	r2, r4
 800967c:	462b      	mov	r3, r5
 800967e:	f7f6 ffbb 	bl	80005f8 <__aeabi_dmul>
 8009682:	ec41 0b10 	vmov	d0, r0, r1
 8009686:	bd70      	pop	{r4, r5, r6, pc}

08009688 <_strtod_l>:
 8009688:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800968c:	b09f      	sub	sp, #124	@ 0x7c
 800968e:	460c      	mov	r4, r1
 8009690:	9217      	str	r2, [sp, #92]	@ 0x5c
 8009692:	2200      	movs	r2, #0
 8009694:	921a      	str	r2, [sp, #104]	@ 0x68
 8009696:	9005      	str	r0, [sp, #20]
 8009698:	f04f 0a00 	mov.w	sl, #0
 800969c:	f04f 0b00 	mov.w	fp, #0
 80096a0:	460a      	mov	r2, r1
 80096a2:	9219      	str	r2, [sp, #100]	@ 0x64
 80096a4:	7811      	ldrb	r1, [r2, #0]
 80096a6:	292b      	cmp	r1, #43	@ 0x2b
 80096a8:	d04a      	beq.n	8009740 <_strtod_l+0xb8>
 80096aa:	d838      	bhi.n	800971e <_strtod_l+0x96>
 80096ac:	290d      	cmp	r1, #13
 80096ae:	d832      	bhi.n	8009716 <_strtod_l+0x8e>
 80096b0:	2908      	cmp	r1, #8
 80096b2:	d832      	bhi.n	800971a <_strtod_l+0x92>
 80096b4:	2900      	cmp	r1, #0
 80096b6:	d03b      	beq.n	8009730 <_strtod_l+0xa8>
 80096b8:	2200      	movs	r2, #0
 80096ba:	920e      	str	r2, [sp, #56]	@ 0x38
 80096bc:	9d19      	ldr	r5, [sp, #100]	@ 0x64
 80096be:	782a      	ldrb	r2, [r5, #0]
 80096c0:	2a30      	cmp	r2, #48	@ 0x30
 80096c2:	f040 80b2 	bne.w	800982a <_strtod_l+0x1a2>
 80096c6:	786a      	ldrb	r2, [r5, #1]
 80096c8:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 80096cc:	2a58      	cmp	r2, #88	@ 0x58
 80096ce:	d16e      	bne.n	80097ae <_strtod_l+0x126>
 80096d0:	9302      	str	r3, [sp, #8]
 80096d2:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80096d4:	9301      	str	r3, [sp, #4]
 80096d6:	ab1a      	add	r3, sp, #104	@ 0x68
 80096d8:	9300      	str	r3, [sp, #0]
 80096da:	4a8f      	ldr	r2, [pc, #572]	@ (8009918 <_strtod_l+0x290>)
 80096dc:	9805      	ldr	r0, [sp, #20]
 80096de:	ab1b      	add	r3, sp, #108	@ 0x6c
 80096e0:	a919      	add	r1, sp, #100	@ 0x64
 80096e2:	f001 f91b 	bl	800a91c <__gethex>
 80096e6:	f010 060f 	ands.w	r6, r0, #15
 80096ea:	4604      	mov	r4, r0
 80096ec:	d005      	beq.n	80096fa <_strtod_l+0x72>
 80096ee:	2e06      	cmp	r6, #6
 80096f0:	d128      	bne.n	8009744 <_strtod_l+0xbc>
 80096f2:	3501      	adds	r5, #1
 80096f4:	2300      	movs	r3, #0
 80096f6:	9519      	str	r5, [sp, #100]	@ 0x64
 80096f8:	930e      	str	r3, [sp, #56]	@ 0x38
 80096fa:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 80096fc:	2b00      	cmp	r3, #0
 80096fe:	f040 858e 	bne.w	800a21e <_strtod_l+0xb96>
 8009702:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8009704:	b1cb      	cbz	r3, 800973a <_strtod_l+0xb2>
 8009706:	4652      	mov	r2, sl
 8009708:	f10b 4300 	add.w	r3, fp, #2147483648	@ 0x80000000
 800970c:	ec43 2b10 	vmov	d0, r2, r3
 8009710:	b01f      	add	sp, #124	@ 0x7c
 8009712:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009716:	2920      	cmp	r1, #32
 8009718:	d1ce      	bne.n	80096b8 <_strtod_l+0x30>
 800971a:	3201      	adds	r2, #1
 800971c:	e7c1      	b.n	80096a2 <_strtod_l+0x1a>
 800971e:	292d      	cmp	r1, #45	@ 0x2d
 8009720:	d1ca      	bne.n	80096b8 <_strtod_l+0x30>
 8009722:	2101      	movs	r1, #1
 8009724:	910e      	str	r1, [sp, #56]	@ 0x38
 8009726:	1c51      	adds	r1, r2, #1
 8009728:	9119      	str	r1, [sp, #100]	@ 0x64
 800972a:	7852      	ldrb	r2, [r2, #1]
 800972c:	2a00      	cmp	r2, #0
 800972e:	d1c5      	bne.n	80096bc <_strtod_l+0x34>
 8009730:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 8009732:	9419      	str	r4, [sp, #100]	@ 0x64
 8009734:	2b00      	cmp	r3, #0
 8009736:	f040 8570 	bne.w	800a21a <_strtod_l+0xb92>
 800973a:	4652      	mov	r2, sl
 800973c:	465b      	mov	r3, fp
 800973e:	e7e5      	b.n	800970c <_strtod_l+0x84>
 8009740:	2100      	movs	r1, #0
 8009742:	e7ef      	b.n	8009724 <_strtod_l+0x9c>
 8009744:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 8009746:	b13a      	cbz	r2, 8009758 <_strtod_l+0xd0>
 8009748:	2135      	movs	r1, #53	@ 0x35
 800974a:	a81c      	add	r0, sp, #112	@ 0x70
 800974c:	f7ff ff3a 	bl	80095c4 <__copybits>
 8009750:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8009752:	9805      	ldr	r0, [sp, #20]
 8009754:	f7ff fb10 	bl	8008d78 <_Bfree>
 8009758:	3e01      	subs	r6, #1
 800975a:	9a1b      	ldr	r2, [sp, #108]	@ 0x6c
 800975c:	2e04      	cmp	r6, #4
 800975e:	d806      	bhi.n	800976e <_strtod_l+0xe6>
 8009760:	e8df f006 	tbb	[pc, r6]
 8009764:	201d0314 	.word	0x201d0314
 8009768:	14          	.byte	0x14
 8009769:	00          	.byte	0x00
 800976a:	e9dd ab1c 	ldrd	sl, fp, [sp, #112]	@ 0x70
 800976e:	05e1      	lsls	r1, r4, #23
 8009770:	bf48      	it	mi
 8009772:	f04b 4b00 	orrmi.w	fp, fp, #2147483648	@ 0x80000000
 8009776:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800977a:	0d1b      	lsrs	r3, r3, #20
 800977c:	051b      	lsls	r3, r3, #20
 800977e:	2b00      	cmp	r3, #0
 8009780:	d1bb      	bne.n	80096fa <_strtod_l+0x72>
 8009782:	f7fe fb1d 	bl	8007dc0 <__errno>
 8009786:	2322      	movs	r3, #34	@ 0x22
 8009788:	6003      	str	r3, [r0, #0]
 800978a:	e7b6      	b.n	80096fa <_strtod_l+0x72>
 800978c:	e9dd a31c 	ldrd	sl, r3, [sp, #112]	@ 0x70
 8009790:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 8009794:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 8009798:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 800979c:	e7e7      	b.n	800976e <_strtod_l+0xe6>
 800979e:	f8df b180 	ldr.w	fp, [pc, #384]	@ 8009920 <_strtod_l+0x298>
 80097a2:	e7e4      	b.n	800976e <_strtod_l+0xe6>
 80097a4:	f06f 4b00 	mvn.w	fp, #2147483648	@ 0x80000000
 80097a8:	f04f 3aff 	mov.w	sl, #4294967295
 80097ac:	e7df      	b.n	800976e <_strtod_l+0xe6>
 80097ae:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80097b0:	1c5a      	adds	r2, r3, #1
 80097b2:	9219      	str	r2, [sp, #100]	@ 0x64
 80097b4:	785b      	ldrb	r3, [r3, #1]
 80097b6:	2b30      	cmp	r3, #48	@ 0x30
 80097b8:	d0f9      	beq.n	80097ae <_strtod_l+0x126>
 80097ba:	2b00      	cmp	r3, #0
 80097bc:	d09d      	beq.n	80096fa <_strtod_l+0x72>
 80097be:	2301      	movs	r3, #1
 80097c0:	2700      	movs	r7, #0
 80097c2:	9308      	str	r3, [sp, #32]
 80097c4:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80097c6:	930c      	str	r3, [sp, #48]	@ 0x30
 80097c8:	970b      	str	r7, [sp, #44]	@ 0x2c
 80097ca:	46b9      	mov	r9, r7
 80097cc:	220a      	movs	r2, #10
 80097ce:	9819      	ldr	r0, [sp, #100]	@ 0x64
 80097d0:	7805      	ldrb	r5, [r0, #0]
 80097d2:	f1a5 0330 	sub.w	r3, r5, #48	@ 0x30
 80097d6:	b2d9      	uxtb	r1, r3
 80097d8:	2909      	cmp	r1, #9
 80097da:	d928      	bls.n	800982e <_strtod_l+0x1a6>
 80097dc:	494f      	ldr	r1, [pc, #316]	@ (800991c <_strtod_l+0x294>)
 80097de:	2201      	movs	r2, #1
 80097e0:	f000 ffd6 	bl	800a790 <strncmp>
 80097e4:	2800      	cmp	r0, #0
 80097e6:	d032      	beq.n	800984e <_strtod_l+0x1c6>
 80097e8:	2000      	movs	r0, #0
 80097ea:	462a      	mov	r2, r5
 80097ec:	900a      	str	r0, [sp, #40]	@ 0x28
 80097ee:	464d      	mov	r5, r9
 80097f0:	4603      	mov	r3, r0
 80097f2:	2a65      	cmp	r2, #101	@ 0x65
 80097f4:	d001      	beq.n	80097fa <_strtod_l+0x172>
 80097f6:	2a45      	cmp	r2, #69	@ 0x45
 80097f8:	d114      	bne.n	8009824 <_strtod_l+0x19c>
 80097fa:	b91d      	cbnz	r5, 8009804 <_strtod_l+0x17c>
 80097fc:	9a08      	ldr	r2, [sp, #32]
 80097fe:	4302      	orrs	r2, r0
 8009800:	d096      	beq.n	8009730 <_strtod_l+0xa8>
 8009802:	2500      	movs	r5, #0
 8009804:	9c19      	ldr	r4, [sp, #100]	@ 0x64
 8009806:	1c62      	adds	r2, r4, #1
 8009808:	9219      	str	r2, [sp, #100]	@ 0x64
 800980a:	7862      	ldrb	r2, [r4, #1]
 800980c:	2a2b      	cmp	r2, #43	@ 0x2b
 800980e:	d07a      	beq.n	8009906 <_strtod_l+0x27e>
 8009810:	2a2d      	cmp	r2, #45	@ 0x2d
 8009812:	d07e      	beq.n	8009912 <_strtod_l+0x28a>
 8009814:	f04f 0c00 	mov.w	ip, #0
 8009818:	f1a2 0130 	sub.w	r1, r2, #48	@ 0x30
 800981c:	2909      	cmp	r1, #9
 800981e:	f240 8085 	bls.w	800992c <_strtod_l+0x2a4>
 8009822:	9419      	str	r4, [sp, #100]	@ 0x64
 8009824:	f04f 0800 	mov.w	r8, #0
 8009828:	e0a5      	b.n	8009976 <_strtod_l+0x2ee>
 800982a:	2300      	movs	r3, #0
 800982c:	e7c8      	b.n	80097c0 <_strtod_l+0x138>
 800982e:	f1b9 0f08 	cmp.w	r9, #8
 8009832:	bfd8      	it	le
 8009834:	990b      	ldrle	r1, [sp, #44]	@ 0x2c
 8009836:	f100 0001 	add.w	r0, r0, #1
 800983a:	bfda      	itte	le
 800983c:	fb02 3301 	mlale	r3, r2, r1, r3
 8009840:	930b      	strle	r3, [sp, #44]	@ 0x2c
 8009842:	fb02 3707 	mlagt	r7, r2, r7, r3
 8009846:	f109 0901 	add.w	r9, r9, #1
 800984a:	9019      	str	r0, [sp, #100]	@ 0x64
 800984c:	e7bf      	b.n	80097ce <_strtod_l+0x146>
 800984e:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8009850:	1c5a      	adds	r2, r3, #1
 8009852:	9219      	str	r2, [sp, #100]	@ 0x64
 8009854:	785a      	ldrb	r2, [r3, #1]
 8009856:	f1b9 0f00 	cmp.w	r9, #0
 800985a:	d03b      	beq.n	80098d4 <_strtod_l+0x24c>
 800985c:	900a      	str	r0, [sp, #40]	@ 0x28
 800985e:	464d      	mov	r5, r9
 8009860:	f1a2 0330 	sub.w	r3, r2, #48	@ 0x30
 8009864:	2b09      	cmp	r3, #9
 8009866:	d912      	bls.n	800988e <_strtod_l+0x206>
 8009868:	2301      	movs	r3, #1
 800986a:	e7c2      	b.n	80097f2 <_strtod_l+0x16a>
 800986c:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800986e:	1c5a      	adds	r2, r3, #1
 8009870:	9219      	str	r2, [sp, #100]	@ 0x64
 8009872:	785a      	ldrb	r2, [r3, #1]
 8009874:	3001      	adds	r0, #1
 8009876:	2a30      	cmp	r2, #48	@ 0x30
 8009878:	d0f8      	beq.n	800986c <_strtod_l+0x1e4>
 800987a:	f1a2 0331 	sub.w	r3, r2, #49	@ 0x31
 800987e:	2b08      	cmp	r3, #8
 8009880:	f200 84d2 	bhi.w	800a228 <_strtod_l+0xba0>
 8009884:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8009886:	900a      	str	r0, [sp, #40]	@ 0x28
 8009888:	2000      	movs	r0, #0
 800988a:	930c      	str	r3, [sp, #48]	@ 0x30
 800988c:	4605      	mov	r5, r0
 800988e:	3a30      	subs	r2, #48	@ 0x30
 8009890:	f100 0301 	add.w	r3, r0, #1
 8009894:	d018      	beq.n	80098c8 <_strtod_l+0x240>
 8009896:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8009898:	4419      	add	r1, r3
 800989a:	910a      	str	r1, [sp, #40]	@ 0x28
 800989c:	462e      	mov	r6, r5
 800989e:	f04f 0e0a 	mov.w	lr, #10
 80098a2:	1c71      	adds	r1, r6, #1
 80098a4:	eba1 0c05 	sub.w	ip, r1, r5
 80098a8:	4563      	cmp	r3, ip
 80098aa:	dc15      	bgt.n	80098d8 <_strtod_l+0x250>
 80098ac:	ea20 70e0 	bic.w	r0, r0, r0, asr #31
 80098b0:	182b      	adds	r3, r5, r0
 80098b2:	2b08      	cmp	r3, #8
 80098b4:	f105 0501 	add.w	r5, r5, #1
 80098b8:	4405      	add	r5, r0
 80098ba:	dc1a      	bgt.n	80098f2 <_strtod_l+0x26a>
 80098bc:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 80098be:	230a      	movs	r3, #10
 80098c0:	fb03 2301 	mla	r3, r3, r1, r2
 80098c4:	930b      	str	r3, [sp, #44]	@ 0x2c
 80098c6:	2300      	movs	r3, #0
 80098c8:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 80098ca:	1c51      	adds	r1, r2, #1
 80098cc:	9119      	str	r1, [sp, #100]	@ 0x64
 80098ce:	7852      	ldrb	r2, [r2, #1]
 80098d0:	4618      	mov	r0, r3
 80098d2:	e7c5      	b.n	8009860 <_strtod_l+0x1d8>
 80098d4:	4648      	mov	r0, r9
 80098d6:	e7ce      	b.n	8009876 <_strtod_l+0x1ee>
 80098d8:	2e08      	cmp	r6, #8
 80098da:	dc05      	bgt.n	80098e8 <_strtod_l+0x260>
 80098dc:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 80098de:	fb0e f606 	mul.w	r6, lr, r6
 80098e2:	960b      	str	r6, [sp, #44]	@ 0x2c
 80098e4:	460e      	mov	r6, r1
 80098e6:	e7dc      	b.n	80098a2 <_strtod_l+0x21a>
 80098e8:	2910      	cmp	r1, #16
 80098ea:	bfd8      	it	le
 80098ec:	fb0e f707 	mulle.w	r7, lr, r7
 80098f0:	e7f8      	b.n	80098e4 <_strtod_l+0x25c>
 80098f2:	2b0f      	cmp	r3, #15
 80098f4:	bfdc      	itt	le
 80098f6:	230a      	movle	r3, #10
 80098f8:	fb03 2707 	mlale	r7, r3, r7, r2
 80098fc:	e7e3      	b.n	80098c6 <_strtod_l+0x23e>
 80098fe:	2300      	movs	r3, #0
 8009900:	930a      	str	r3, [sp, #40]	@ 0x28
 8009902:	2301      	movs	r3, #1
 8009904:	e77a      	b.n	80097fc <_strtod_l+0x174>
 8009906:	f04f 0c00 	mov.w	ip, #0
 800990a:	1ca2      	adds	r2, r4, #2
 800990c:	9219      	str	r2, [sp, #100]	@ 0x64
 800990e:	78a2      	ldrb	r2, [r4, #2]
 8009910:	e782      	b.n	8009818 <_strtod_l+0x190>
 8009912:	f04f 0c01 	mov.w	ip, #1
 8009916:	e7f8      	b.n	800990a <_strtod_l+0x282>
 8009918:	0800b8b4 	.word	0x0800b8b4
 800991c:	0800b6e7 	.word	0x0800b6e7
 8009920:	7ff00000 	.word	0x7ff00000
 8009924:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8009926:	1c51      	adds	r1, r2, #1
 8009928:	9119      	str	r1, [sp, #100]	@ 0x64
 800992a:	7852      	ldrb	r2, [r2, #1]
 800992c:	2a30      	cmp	r2, #48	@ 0x30
 800992e:	d0f9      	beq.n	8009924 <_strtod_l+0x29c>
 8009930:	f1a2 0131 	sub.w	r1, r2, #49	@ 0x31
 8009934:	2908      	cmp	r1, #8
 8009936:	f63f af75 	bhi.w	8009824 <_strtod_l+0x19c>
 800993a:	3a30      	subs	r2, #48	@ 0x30
 800993c:	9209      	str	r2, [sp, #36]	@ 0x24
 800993e:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8009940:	920f      	str	r2, [sp, #60]	@ 0x3c
 8009942:	f04f 080a 	mov.w	r8, #10
 8009946:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8009948:	1c56      	adds	r6, r2, #1
 800994a:	9619      	str	r6, [sp, #100]	@ 0x64
 800994c:	7852      	ldrb	r2, [r2, #1]
 800994e:	f1a2 0e30 	sub.w	lr, r2, #48	@ 0x30
 8009952:	f1be 0f09 	cmp.w	lr, #9
 8009956:	d939      	bls.n	80099cc <_strtod_l+0x344>
 8009958:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 800995a:	1a76      	subs	r6, r6, r1
 800995c:	2e08      	cmp	r6, #8
 800995e:	f644 681f 	movw	r8, #19999	@ 0x4e1f
 8009962:	dc03      	bgt.n	800996c <_strtod_l+0x2e4>
 8009964:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8009966:	4588      	cmp	r8, r1
 8009968:	bfa8      	it	ge
 800996a:	4688      	movge	r8, r1
 800996c:	f1bc 0f00 	cmp.w	ip, #0
 8009970:	d001      	beq.n	8009976 <_strtod_l+0x2ee>
 8009972:	f1c8 0800 	rsb	r8, r8, #0
 8009976:	2d00      	cmp	r5, #0
 8009978:	d14e      	bne.n	8009a18 <_strtod_l+0x390>
 800997a:	9908      	ldr	r1, [sp, #32]
 800997c:	4308      	orrs	r0, r1
 800997e:	f47f aebc 	bne.w	80096fa <_strtod_l+0x72>
 8009982:	2b00      	cmp	r3, #0
 8009984:	f47f aed4 	bne.w	8009730 <_strtod_l+0xa8>
 8009988:	2a69      	cmp	r2, #105	@ 0x69
 800998a:	d028      	beq.n	80099de <_strtod_l+0x356>
 800998c:	dc25      	bgt.n	80099da <_strtod_l+0x352>
 800998e:	2a49      	cmp	r2, #73	@ 0x49
 8009990:	d025      	beq.n	80099de <_strtod_l+0x356>
 8009992:	2a4e      	cmp	r2, #78	@ 0x4e
 8009994:	f47f aecc 	bne.w	8009730 <_strtod_l+0xa8>
 8009998:	499a      	ldr	r1, [pc, #616]	@ (8009c04 <_strtod_l+0x57c>)
 800999a:	a819      	add	r0, sp, #100	@ 0x64
 800999c:	f001 f9e0 	bl	800ad60 <__match>
 80099a0:	2800      	cmp	r0, #0
 80099a2:	f43f aec5 	beq.w	8009730 <_strtod_l+0xa8>
 80099a6:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80099a8:	781b      	ldrb	r3, [r3, #0]
 80099aa:	2b28      	cmp	r3, #40	@ 0x28
 80099ac:	d12e      	bne.n	8009a0c <_strtod_l+0x384>
 80099ae:	4996      	ldr	r1, [pc, #600]	@ (8009c08 <_strtod_l+0x580>)
 80099b0:	aa1c      	add	r2, sp, #112	@ 0x70
 80099b2:	a819      	add	r0, sp, #100	@ 0x64
 80099b4:	f001 f9e8 	bl	800ad88 <__hexnan>
 80099b8:	2805      	cmp	r0, #5
 80099ba:	d127      	bne.n	8009a0c <_strtod_l+0x384>
 80099bc:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 80099be:	f8dd a070 	ldr.w	sl, [sp, #112]	@ 0x70
 80099c2:	f043 4bff 	orr.w	fp, r3, #2139095040	@ 0x7f800000
 80099c6:	f44b 0be0 	orr.w	fp, fp, #7340032	@ 0x700000
 80099ca:	e696      	b.n	80096fa <_strtod_l+0x72>
 80099cc:	9909      	ldr	r1, [sp, #36]	@ 0x24
 80099ce:	fb08 2101 	mla	r1, r8, r1, r2
 80099d2:	f1a1 0230 	sub.w	r2, r1, #48	@ 0x30
 80099d6:	9209      	str	r2, [sp, #36]	@ 0x24
 80099d8:	e7b5      	b.n	8009946 <_strtod_l+0x2be>
 80099da:	2a6e      	cmp	r2, #110	@ 0x6e
 80099dc:	e7da      	b.n	8009994 <_strtod_l+0x30c>
 80099de:	498b      	ldr	r1, [pc, #556]	@ (8009c0c <_strtod_l+0x584>)
 80099e0:	a819      	add	r0, sp, #100	@ 0x64
 80099e2:	f001 f9bd 	bl	800ad60 <__match>
 80099e6:	2800      	cmp	r0, #0
 80099e8:	f43f aea2 	beq.w	8009730 <_strtod_l+0xa8>
 80099ec:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80099ee:	4988      	ldr	r1, [pc, #544]	@ (8009c10 <_strtod_l+0x588>)
 80099f0:	3b01      	subs	r3, #1
 80099f2:	a819      	add	r0, sp, #100	@ 0x64
 80099f4:	9319      	str	r3, [sp, #100]	@ 0x64
 80099f6:	f001 f9b3 	bl	800ad60 <__match>
 80099fa:	b910      	cbnz	r0, 8009a02 <_strtod_l+0x37a>
 80099fc:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80099fe:	3301      	adds	r3, #1
 8009a00:	9319      	str	r3, [sp, #100]	@ 0x64
 8009a02:	f8df b21c 	ldr.w	fp, [pc, #540]	@ 8009c20 <_strtod_l+0x598>
 8009a06:	f04f 0a00 	mov.w	sl, #0
 8009a0a:	e676      	b.n	80096fa <_strtod_l+0x72>
 8009a0c:	4881      	ldr	r0, [pc, #516]	@ (8009c14 <_strtod_l+0x58c>)
 8009a0e:	f000 fee3 	bl	800a7d8 <nan>
 8009a12:	ec5b ab10 	vmov	sl, fp, d0
 8009a16:	e670      	b.n	80096fa <_strtod_l+0x72>
 8009a18:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8009a1a:	980b      	ldr	r0, [sp, #44]	@ 0x2c
 8009a1c:	eba8 0303 	sub.w	r3, r8, r3
 8009a20:	f1b9 0f00 	cmp.w	r9, #0
 8009a24:	bf08      	it	eq
 8009a26:	46a9      	moveq	r9, r5
 8009a28:	2d10      	cmp	r5, #16
 8009a2a:	9309      	str	r3, [sp, #36]	@ 0x24
 8009a2c:	462c      	mov	r4, r5
 8009a2e:	bfa8      	it	ge
 8009a30:	2410      	movge	r4, #16
 8009a32:	f7f6 fd67 	bl	8000504 <__aeabi_ui2d>
 8009a36:	2d09      	cmp	r5, #9
 8009a38:	4682      	mov	sl, r0
 8009a3a:	468b      	mov	fp, r1
 8009a3c:	dc13      	bgt.n	8009a66 <_strtod_l+0x3de>
 8009a3e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009a40:	2b00      	cmp	r3, #0
 8009a42:	f43f ae5a 	beq.w	80096fa <_strtod_l+0x72>
 8009a46:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009a48:	dd78      	ble.n	8009b3c <_strtod_l+0x4b4>
 8009a4a:	2b16      	cmp	r3, #22
 8009a4c:	dc5f      	bgt.n	8009b0e <_strtod_l+0x486>
 8009a4e:	4972      	ldr	r1, [pc, #456]	@ (8009c18 <_strtod_l+0x590>)
 8009a50:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8009a54:	e9d1 0100 	ldrd	r0, r1, [r1]
 8009a58:	4652      	mov	r2, sl
 8009a5a:	465b      	mov	r3, fp
 8009a5c:	f7f6 fdcc 	bl	80005f8 <__aeabi_dmul>
 8009a60:	4682      	mov	sl, r0
 8009a62:	468b      	mov	fp, r1
 8009a64:	e649      	b.n	80096fa <_strtod_l+0x72>
 8009a66:	4b6c      	ldr	r3, [pc, #432]	@ (8009c18 <_strtod_l+0x590>)
 8009a68:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8009a6c:	e953 2312 	ldrd	r2, r3, [r3, #-72]	@ 0x48
 8009a70:	f7f6 fdc2 	bl	80005f8 <__aeabi_dmul>
 8009a74:	4682      	mov	sl, r0
 8009a76:	4638      	mov	r0, r7
 8009a78:	468b      	mov	fp, r1
 8009a7a:	f7f6 fd43 	bl	8000504 <__aeabi_ui2d>
 8009a7e:	4602      	mov	r2, r0
 8009a80:	460b      	mov	r3, r1
 8009a82:	4650      	mov	r0, sl
 8009a84:	4659      	mov	r1, fp
 8009a86:	f7f6 fc01 	bl	800028c <__adddf3>
 8009a8a:	2d0f      	cmp	r5, #15
 8009a8c:	4682      	mov	sl, r0
 8009a8e:	468b      	mov	fp, r1
 8009a90:	ddd5      	ble.n	8009a3e <_strtod_l+0x3b6>
 8009a92:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009a94:	1b2c      	subs	r4, r5, r4
 8009a96:	441c      	add	r4, r3
 8009a98:	2c00      	cmp	r4, #0
 8009a9a:	f340 8093 	ble.w	8009bc4 <_strtod_l+0x53c>
 8009a9e:	f014 030f 	ands.w	r3, r4, #15
 8009aa2:	d00a      	beq.n	8009aba <_strtod_l+0x432>
 8009aa4:	495c      	ldr	r1, [pc, #368]	@ (8009c18 <_strtod_l+0x590>)
 8009aa6:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8009aaa:	4652      	mov	r2, sl
 8009aac:	465b      	mov	r3, fp
 8009aae:	e9d1 0100 	ldrd	r0, r1, [r1]
 8009ab2:	f7f6 fda1 	bl	80005f8 <__aeabi_dmul>
 8009ab6:	4682      	mov	sl, r0
 8009ab8:	468b      	mov	fp, r1
 8009aba:	f034 040f 	bics.w	r4, r4, #15
 8009abe:	d073      	beq.n	8009ba8 <_strtod_l+0x520>
 8009ac0:	f5b4 7f9a 	cmp.w	r4, #308	@ 0x134
 8009ac4:	dd49      	ble.n	8009b5a <_strtod_l+0x4d2>
 8009ac6:	2400      	movs	r4, #0
 8009ac8:	46a0      	mov	r8, r4
 8009aca:	940b      	str	r4, [sp, #44]	@ 0x2c
 8009acc:	46a1      	mov	r9, r4
 8009ace:	9a05      	ldr	r2, [sp, #20]
 8009ad0:	f8df b14c 	ldr.w	fp, [pc, #332]	@ 8009c20 <_strtod_l+0x598>
 8009ad4:	2322      	movs	r3, #34	@ 0x22
 8009ad6:	6013      	str	r3, [r2, #0]
 8009ad8:	f04f 0a00 	mov.w	sl, #0
 8009adc:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8009ade:	2b00      	cmp	r3, #0
 8009ae0:	f43f ae0b 	beq.w	80096fa <_strtod_l+0x72>
 8009ae4:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8009ae6:	9805      	ldr	r0, [sp, #20]
 8009ae8:	f7ff f946 	bl	8008d78 <_Bfree>
 8009aec:	9805      	ldr	r0, [sp, #20]
 8009aee:	4649      	mov	r1, r9
 8009af0:	f7ff f942 	bl	8008d78 <_Bfree>
 8009af4:	9805      	ldr	r0, [sp, #20]
 8009af6:	4641      	mov	r1, r8
 8009af8:	f7ff f93e 	bl	8008d78 <_Bfree>
 8009afc:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8009afe:	9805      	ldr	r0, [sp, #20]
 8009b00:	f7ff f93a 	bl	8008d78 <_Bfree>
 8009b04:	9805      	ldr	r0, [sp, #20]
 8009b06:	4621      	mov	r1, r4
 8009b08:	f7ff f936 	bl	8008d78 <_Bfree>
 8009b0c:	e5f5      	b.n	80096fa <_strtod_l+0x72>
 8009b0e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8009b10:	f1c5 0325 	rsb	r3, r5, #37	@ 0x25
 8009b14:	4293      	cmp	r3, r2
 8009b16:	dbbc      	blt.n	8009a92 <_strtod_l+0x40a>
 8009b18:	4c3f      	ldr	r4, [pc, #252]	@ (8009c18 <_strtod_l+0x590>)
 8009b1a:	f1c5 050f 	rsb	r5, r5, #15
 8009b1e:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 8009b22:	4652      	mov	r2, sl
 8009b24:	465b      	mov	r3, fp
 8009b26:	e9d1 0100 	ldrd	r0, r1, [r1]
 8009b2a:	f7f6 fd65 	bl	80005f8 <__aeabi_dmul>
 8009b2e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009b30:	1b5d      	subs	r5, r3, r5
 8009b32:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 8009b36:	e9d4 2300 	ldrd	r2, r3, [r4]
 8009b3a:	e78f      	b.n	8009a5c <_strtod_l+0x3d4>
 8009b3c:	3316      	adds	r3, #22
 8009b3e:	dba8      	blt.n	8009a92 <_strtod_l+0x40a>
 8009b40:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8009b42:	eba3 0808 	sub.w	r8, r3, r8
 8009b46:	4b34      	ldr	r3, [pc, #208]	@ (8009c18 <_strtod_l+0x590>)
 8009b48:	eb03 08c8 	add.w	r8, r3, r8, lsl #3
 8009b4c:	e9d8 2300 	ldrd	r2, r3, [r8]
 8009b50:	4650      	mov	r0, sl
 8009b52:	4659      	mov	r1, fp
 8009b54:	f7f6 fe7a 	bl	800084c <__aeabi_ddiv>
 8009b58:	e782      	b.n	8009a60 <_strtod_l+0x3d8>
 8009b5a:	2300      	movs	r3, #0
 8009b5c:	4f2f      	ldr	r7, [pc, #188]	@ (8009c1c <_strtod_l+0x594>)
 8009b5e:	1124      	asrs	r4, r4, #4
 8009b60:	4650      	mov	r0, sl
 8009b62:	4659      	mov	r1, fp
 8009b64:	461e      	mov	r6, r3
 8009b66:	2c01      	cmp	r4, #1
 8009b68:	dc21      	bgt.n	8009bae <_strtod_l+0x526>
 8009b6a:	b10b      	cbz	r3, 8009b70 <_strtod_l+0x4e8>
 8009b6c:	4682      	mov	sl, r0
 8009b6e:	468b      	mov	fp, r1
 8009b70:	492a      	ldr	r1, [pc, #168]	@ (8009c1c <_strtod_l+0x594>)
 8009b72:	f1ab 7b54 	sub.w	fp, fp, #55574528	@ 0x3500000
 8009b76:	eb01 01c6 	add.w	r1, r1, r6, lsl #3
 8009b7a:	4652      	mov	r2, sl
 8009b7c:	465b      	mov	r3, fp
 8009b7e:	e9d1 0100 	ldrd	r0, r1, [r1]
 8009b82:	f7f6 fd39 	bl	80005f8 <__aeabi_dmul>
 8009b86:	4b26      	ldr	r3, [pc, #152]	@ (8009c20 <_strtod_l+0x598>)
 8009b88:	460a      	mov	r2, r1
 8009b8a:	400b      	ands	r3, r1
 8009b8c:	4925      	ldr	r1, [pc, #148]	@ (8009c24 <_strtod_l+0x59c>)
 8009b8e:	428b      	cmp	r3, r1
 8009b90:	4682      	mov	sl, r0
 8009b92:	d898      	bhi.n	8009ac6 <_strtod_l+0x43e>
 8009b94:	f5a1 1180 	sub.w	r1, r1, #1048576	@ 0x100000
 8009b98:	428b      	cmp	r3, r1
 8009b9a:	bf86      	itte	hi
 8009b9c:	f8df b088 	ldrhi.w	fp, [pc, #136]	@ 8009c28 <_strtod_l+0x5a0>
 8009ba0:	f04f 3aff 	movhi.w	sl, #4294967295
 8009ba4:	f102 7b54 	addls.w	fp, r2, #55574528	@ 0x3500000
 8009ba8:	2300      	movs	r3, #0
 8009baa:	9308      	str	r3, [sp, #32]
 8009bac:	e076      	b.n	8009c9c <_strtod_l+0x614>
 8009bae:	07e2      	lsls	r2, r4, #31
 8009bb0:	d504      	bpl.n	8009bbc <_strtod_l+0x534>
 8009bb2:	e9d7 2300 	ldrd	r2, r3, [r7]
 8009bb6:	f7f6 fd1f 	bl	80005f8 <__aeabi_dmul>
 8009bba:	2301      	movs	r3, #1
 8009bbc:	3601      	adds	r6, #1
 8009bbe:	1064      	asrs	r4, r4, #1
 8009bc0:	3708      	adds	r7, #8
 8009bc2:	e7d0      	b.n	8009b66 <_strtod_l+0x4de>
 8009bc4:	d0f0      	beq.n	8009ba8 <_strtod_l+0x520>
 8009bc6:	4264      	negs	r4, r4
 8009bc8:	f014 020f 	ands.w	r2, r4, #15
 8009bcc:	d00a      	beq.n	8009be4 <_strtod_l+0x55c>
 8009bce:	4b12      	ldr	r3, [pc, #72]	@ (8009c18 <_strtod_l+0x590>)
 8009bd0:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8009bd4:	4650      	mov	r0, sl
 8009bd6:	4659      	mov	r1, fp
 8009bd8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009bdc:	f7f6 fe36 	bl	800084c <__aeabi_ddiv>
 8009be0:	4682      	mov	sl, r0
 8009be2:	468b      	mov	fp, r1
 8009be4:	1124      	asrs	r4, r4, #4
 8009be6:	d0df      	beq.n	8009ba8 <_strtod_l+0x520>
 8009be8:	2c1f      	cmp	r4, #31
 8009bea:	dd1f      	ble.n	8009c2c <_strtod_l+0x5a4>
 8009bec:	2400      	movs	r4, #0
 8009bee:	46a0      	mov	r8, r4
 8009bf0:	940b      	str	r4, [sp, #44]	@ 0x2c
 8009bf2:	46a1      	mov	r9, r4
 8009bf4:	9a05      	ldr	r2, [sp, #20]
 8009bf6:	2322      	movs	r3, #34	@ 0x22
 8009bf8:	f04f 0a00 	mov.w	sl, #0
 8009bfc:	f04f 0b00 	mov.w	fp, #0
 8009c00:	6013      	str	r3, [r2, #0]
 8009c02:	e76b      	b.n	8009adc <_strtod_l+0x454>
 8009c04:	0800b5d5 	.word	0x0800b5d5
 8009c08:	0800b8a0 	.word	0x0800b8a0
 8009c0c:	0800b5cd 	.word	0x0800b5cd
 8009c10:	0800b604 	.word	0x0800b604
 8009c14:	0800b73d 	.word	0x0800b73d
 8009c18:	0800b7d8 	.word	0x0800b7d8
 8009c1c:	0800b7b0 	.word	0x0800b7b0
 8009c20:	7ff00000 	.word	0x7ff00000
 8009c24:	7ca00000 	.word	0x7ca00000
 8009c28:	7fefffff 	.word	0x7fefffff
 8009c2c:	f014 0310 	ands.w	r3, r4, #16
 8009c30:	bf18      	it	ne
 8009c32:	236a      	movne	r3, #106	@ 0x6a
 8009c34:	4ea9      	ldr	r6, [pc, #676]	@ (8009edc <_strtod_l+0x854>)
 8009c36:	9308      	str	r3, [sp, #32]
 8009c38:	4650      	mov	r0, sl
 8009c3a:	4659      	mov	r1, fp
 8009c3c:	2300      	movs	r3, #0
 8009c3e:	07e7      	lsls	r7, r4, #31
 8009c40:	d504      	bpl.n	8009c4c <_strtod_l+0x5c4>
 8009c42:	e9d6 2300 	ldrd	r2, r3, [r6]
 8009c46:	f7f6 fcd7 	bl	80005f8 <__aeabi_dmul>
 8009c4a:	2301      	movs	r3, #1
 8009c4c:	1064      	asrs	r4, r4, #1
 8009c4e:	f106 0608 	add.w	r6, r6, #8
 8009c52:	d1f4      	bne.n	8009c3e <_strtod_l+0x5b6>
 8009c54:	b10b      	cbz	r3, 8009c5a <_strtod_l+0x5d2>
 8009c56:	4682      	mov	sl, r0
 8009c58:	468b      	mov	fp, r1
 8009c5a:	9b08      	ldr	r3, [sp, #32]
 8009c5c:	b1b3      	cbz	r3, 8009c8c <_strtod_l+0x604>
 8009c5e:	f3cb 520a 	ubfx	r2, fp, #20, #11
 8009c62:	f1c2 036b 	rsb	r3, r2, #107	@ 0x6b
 8009c66:	2b00      	cmp	r3, #0
 8009c68:	4659      	mov	r1, fp
 8009c6a:	dd0f      	ble.n	8009c8c <_strtod_l+0x604>
 8009c6c:	2b1f      	cmp	r3, #31
 8009c6e:	dd56      	ble.n	8009d1e <_strtod_l+0x696>
 8009c70:	2b34      	cmp	r3, #52	@ 0x34
 8009c72:	bfde      	ittt	le
 8009c74:	f04f 33ff 	movle.w	r3, #4294967295
 8009c78:	f1c2 024b 	rsble	r2, r2, #75	@ 0x4b
 8009c7c:	4093      	lslle	r3, r2
 8009c7e:	f04f 0a00 	mov.w	sl, #0
 8009c82:	bfcc      	ite	gt
 8009c84:	f04f 7b5c 	movgt.w	fp, #57671680	@ 0x3700000
 8009c88:	ea03 0b01 	andle.w	fp, r3, r1
 8009c8c:	2200      	movs	r2, #0
 8009c8e:	2300      	movs	r3, #0
 8009c90:	4650      	mov	r0, sl
 8009c92:	4659      	mov	r1, fp
 8009c94:	f7f6 ff18 	bl	8000ac8 <__aeabi_dcmpeq>
 8009c98:	2800      	cmp	r0, #0
 8009c9a:	d1a7      	bne.n	8009bec <_strtod_l+0x564>
 8009c9c:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8009c9e:	9300      	str	r3, [sp, #0]
 8009ca0:	990c      	ldr	r1, [sp, #48]	@ 0x30
 8009ca2:	9805      	ldr	r0, [sp, #20]
 8009ca4:	462b      	mov	r3, r5
 8009ca6:	464a      	mov	r2, r9
 8009ca8:	f7ff f8ce 	bl	8008e48 <__s2b>
 8009cac:	900b      	str	r0, [sp, #44]	@ 0x2c
 8009cae:	2800      	cmp	r0, #0
 8009cb0:	f43f af09 	beq.w	8009ac6 <_strtod_l+0x43e>
 8009cb4:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8009cb6:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8009cb8:	2a00      	cmp	r2, #0
 8009cba:	eba3 0308 	sub.w	r3, r3, r8
 8009cbe:	bfa8      	it	ge
 8009cc0:	2300      	movge	r3, #0
 8009cc2:	9312      	str	r3, [sp, #72]	@ 0x48
 8009cc4:	2400      	movs	r4, #0
 8009cc6:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 8009cca:	9316      	str	r3, [sp, #88]	@ 0x58
 8009ccc:	46a0      	mov	r8, r4
 8009cce:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8009cd0:	9805      	ldr	r0, [sp, #20]
 8009cd2:	6859      	ldr	r1, [r3, #4]
 8009cd4:	f7ff f810 	bl	8008cf8 <_Balloc>
 8009cd8:	4681      	mov	r9, r0
 8009cda:	2800      	cmp	r0, #0
 8009cdc:	f43f aef7 	beq.w	8009ace <_strtod_l+0x446>
 8009ce0:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8009ce2:	691a      	ldr	r2, [r3, #16]
 8009ce4:	3202      	adds	r2, #2
 8009ce6:	f103 010c 	add.w	r1, r3, #12
 8009cea:	0092      	lsls	r2, r2, #2
 8009cec:	300c      	adds	r0, #12
 8009cee:	f7fe f894 	bl	8007e1a <memcpy>
 8009cf2:	ec4b ab10 	vmov	d0, sl, fp
 8009cf6:	9805      	ldr	r0, [sp, #20]
 8009cf8:	aa1c      	add	r2, sp, #112	@ 0x70
 8009cfa:	a91b      	add	r1, sp, #108	@ 0x6c
 8009cfc:	e9cd ab0c 	strd	sl, fp, [sp, #48]	@ 0x30
 8009d00:	f7ff fbd6 	bl	80094b0 <__d2b>
 8009d04:	901a      	str	r0, [sp, #104]	@ 0x68
 8009d06:	2800      	cmp	r0, #0
 8009d08:	f43f aee1 	beq.w	8009ace <_strtod_l+0x446>
 8009d0c:	9805      	ldr	r0, [sp, #20]
 8009d0e:	2101      	movs	r1, #1
 8009d10:	f7ff f930 	bl	8008f74 <__i2b>
 8009d14:	4680      	mov	r8, r0
 8009d16:	b948      	cbnz	r0, 8009d2c <_strtod_l+0x6a4>
 8009d18:	f04f 0800 	mov.w	r8, #0
 8009d1c:	e6d7      	b.n	8009ace <_strtod_l+0x446>
 8009d1e:	f04f 32ff 	mov.w	r2, #4294967295
 8009d22:	fa02 f303 	lsl.w	r3, r2, r3
 8009d26:	ea03 0a0a 	and.w	sl, r3, sl
 8009d2a:	e7af      	b.n	8009c8c <_strtod_l+0x604>
 8009d2c:	9d1b      	ldr	r5, [sp, #108]	@ 0x6c
 8009d2e:	9a1c      	ldr	r2, [sp, #112]	@ 0x70
 8009d30:	2d00      	cmp	r5, #0
 8009d32:	bfab      	itete	ge
 8009d34:	9b12      	ldrge	r3, [sp, #72]	@ 0x48
 8009d36:	9b16      	ldrlt	r3, [sp, #88]	@ 0x58
 8009d38:	9e16      	ldrge	r6, [sp, #88]	@ 0x58
 8009d3a:	9f12      	ldrlt	r7, [sp, #72]	@ 0x48
 8009d3c:	bfac      	ite	ge
 8009d3e:	18ef      	addge	r7, r5, r3
 8009d40:	1b5e      	sublt	r6, r3, r5
 8009d42:	9b08      	ldr	r3, [sp, #32]
 8009d44:	1aed      	subs	r5, r5, r3
 8009d46:	4415      	add	r5, r2
 8009d48:	4b65      	ldr	r3, [pc, #404]	@ (8009ee0 <_strtod_l+0x858>)
 8009d4a:	3d01      	subs	r5, #1
 8009d4c:	429d      	cmp	r5, r3
 8009d4e:	f1c2 0236 	rsb	r2, r2, #54	@ 0x36
 8009d52:	da50      	bge.n	8009df6 <_strtod_l+0x76e>
 8009d54:	1b5b      	subs	r3, r3, r5
 8009d56:	2b1f      	cmp	r3, #31
 8009d58:	eba2 0203 	sub.w	r2, r2, r3
 8009d5c:	f04f 0101 	mov.w	r1, #1
 8009d60:	dc3d      	bgt.n	8009dde <_strtod_l+0x756>
 8009d62:	fa01 f303 	lsl.w	r3, r1, r3
 8009d66:	9313      	str	r3, [sp, #76]	@ 0x4c
 8009d68:	2300      	movs	r3, #0
 8009d6a:	9310      	str	r3, [sp, #64]	@ 0x40
 8009d6c:	18bd      	adds	r5, r7, r2
 8009d6e:	9b08      	ldr	r3, [sp, #32]
 8009d70:	42af      	cmp	r7, r5
 8009d72:	4416      	add	r6, r2
 8009d74:	441e      	add	r6, r3
 8009d76:	463b      	mov	r3, r7
 8009d78:	bfa8      	it	ge
 8009d7a:	462b      	movge	r3, r5
 8009d7c:	42b3      	cmp	r3, r6
 8009d7e:	bfa8      	it	ge
 8009d80:	4633      	movge	r3, r6
 8009d82:	2b00      	cmp	r3, #0
 8009d84:	bfc2      	ittt	gt
 8009d86:	1aed      	subgt	r5, r5, r3
 8009d88:	1af6      	subgt	r6, r6, r3
 8009d8a:	1aff      	subgt	r7, r7, r3
 8009d8c:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8009d8e:	2b00      	cmp	r3, #0
 8009d90:	dd16      	ble.n	8009dc0 <_strtod_l+0x738>
 8009d92:	4641      	mov	r1, r8
 8009d94:	9805      	ldr	r0, [sp, #20]
 8009d96:	461a      	mov	r2, r3
 8009d98:	f7ff f9a4 	bl	80090e4 <__pow5mult>
 8009d9c:	4680      	mov	r8, r0
 8009d9e:	2800      	cmp	r0, #0
 8009da0:	d0ba      	beq.n	8009d18 <_strtod_l+0x690>
 8009da2:	4601      	mov	r1, r0
 8009da4:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 8009da6:	9805      	ldr	r0, [sp, #20]
 8009da8:	f7ff f8fa 	bl	8008fa0 <__multiply>
 8009dac:	900a      	str	r0, [sp, #40]	@ 0x28
 8009dae:	2800      	cmp	r0, #0
 8009db0:	f43f ae8d 	beq.w	8009ace <_strtod_l+0x446>
 8009db4:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8009db6:	9805      	ldr	r0, [sp, #20]
 8009db8:	f7fe ffde 	bl	8008d78 <_Bfree>
 8009dbc:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8009dbe:	931a      	str	r3, [sp, #104]	@ 0x68
 8009dc0:	2d00      	cmp	r5, #0
 8009dc2:	dc1d      	bgt.n	8009e00 <_strtod_l+0x778>
 8009dc4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009dc6:	2b00      	cmp	r3, #0
 8009dc8:	dd23      	ble.n	8009e12 <_strtod_l+0x78a>
 8009dca:	4649      	mov	r1, r9
 8009dcc:	9a16      	ldr	r2, [sp, #88]	@ 0x58
 8009dce:	9805      	ldr	r0, [sp, #20]
 8009dd0:	f7ff f988 	bl	80090e4 <__pow5mult>
 8009dd4:	4681      	mov	r9, r0
 8009dd6:	b9e0      	cbnz	r0, 8009e12 <_strtod_l+0x78a>
 8009dd8:	f04f 0900 	mov.w	r9, #0
 8009ddc:	e677      	b.n	8009ace <_strtod_l+0x446>
 8009dde:	f1c5 457f 	rsb	r5, r5, #4278190080	@ 0xff000000
 8009de2:	f505 057f 	add.w	r5, r5, #16711680	@ 0xff0000
 8009de6:	f505 457b 	add.w	r5, r5, #64256	@ 0xfb00
 8009dea:	35e2      	adds	r5, #226	@ 0xe2
 8009dec:	fa01 f305 	lsl.w	r3, r1, r5
 8009df0:	9310      	str	r3, [sp, #64]	@ 0x40
 8009df2:	9113      	str	r1, [sp, #76]	@ 0x4c
 8009df4:	e7ba      	b.n	8009d6c <_strtod_l+0x6e4>
 8009df6:	2300      	movs	r3, #0
 8009df8:	9310      	str	r3, [sp, #64]	@ 0x40
 8009dfa:	2301      	movs	r3, #1
 8009dfc:	9313      	str	r3, [sp, #76]	@ 0x4c
 8009dfe:	e7b5      	b.n	8009d6c <_strtod_l+0x6e4>
 8009e00:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8009e02:	9805      	ldr	r0, [sp, #20]
 8009e04:	462a      	mov	r2, r5
 8009e06:	f7ff f9c7 	bl	8009198 <__lshift>
 8009e0a:	901a      	str	r0, [sp, #104]	@ 0x68
 8009e0c:	2800      	cmp	r0, #0
 8009e0e:	d1d9      	bne.n	8009dc4 <_strtod_l+0x73c>
 8009e10:	e65d      	b.n	8009ace <_strtod_l+0x446>
 8009e12:	2e00      	cmp	r6, #0
 8009e14:	dd07      	ble.n	8009e26 <_strtod_l+0x79e>
 8009e16:	4649      	mov	r1, r9
 8009e18:	9805      	ldr	r0, [sp, #20]
 8009e1a:	4632      	mov	r2, r6
 8009e1c:	f7ff f9bc 	bl	8009198 <__lshift>
 8009e20:	4681      	mov	r9, r0
 8009e22:	2800      	cmp	r0, #0
 8009e24:	d0d8      	beq.n	8009dd8 <_strtod_l+0x750>
 8009e26:	2f00      	cmp	r7, #0
 8009e28:	dd08      	ble.n	8009e3c <_strtod_l+0x7b4>
 8009e2a:	4641      	mov	r1, r8
 8009e2c:	9805      	ldr	r0, [sp, #20]
 8009e2e:	463a      	mov	r2, r7
 8009e30:	f7ff f9b2 	bl	8009198 <__lshift>
 8009e34:	4680      	mov	r8, r0
 8009e36:	2800      	cmp	r0, #0
 8009e38:	f43f ae49 	beq.w	8009ace <_strtod_l+0x446>
 8009e3c:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8009e3e:	9805      	ldr	r0, [sp, #20]
 8009e40:	464a      	mov	r2, r9
 8009e42:	f7ff fa31 	bl	80092a8 <__mdiff>
 8009e46:	4604      	mov	r4, r0
 8009e48:	2800      	cmp	r0, #0
 8009e4a:	f43f ae40 	beq.w	8009ace <_strtod_l+0x446>
 8009e4e:	68c3      	ldr	r3, [r0, #12]
 8009e50:	930f      	str	r3, [sp, #60]	@ 0x3c
 8009e52:	2300      	movs	r3, #0
 8009e54:	60c3      	str	r3, [r0, #12]
 8009e56:	4641      	mov	r1, r8
 8009e58:	f7ff fa0a 	bl	8009270 <__mcmp>
 8009e5c:	2800      	cmp	r0, #0
 8009e5e:	da45      	bge.n	8009eec <_strtod_l+0x864>
 8009e60:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8009e62:	ea53 030a 	orrs.w	r3, r3, sl
 8009e66:	d16b      	bne.n	8009f40 <_strtod_l+0x8b8>
 8009e68:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8009e6c:	2b00      	cmp	r3, #0
 8009e6e:	d167      	bne.n	8009f40 <_strtod_l+0x8b8>
 8009e70:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8009e74:	0d1b      	lsrs	r3, r3, #20
 8009e76:	051b      	lsls	r3, r3, #20
 8009e78:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 8009e7c:	d960      	bls.n	8009f40 <_strtod_l+0x8b8>
 8009e7e:	6963      	ldr	r3, [r4, #20]
 8009e80:	b913      	cbnz	r3, 8009e88 <_strtod_l+0x800>
 8009e82:	6923      	ldr	r3, [r4, #16]
 8009e84:	2b01      	cmp	r3, #1
 8009e86:	dd5b      	ble.n	8009f40 <_strtod_l+0x8b8>
 8009e88:	4621      	mov	r1, r4
 8009e8a:	2201      	movs	r2, #1
 8009e8c:	9805      	ldr	r0, [sp, #20]
 8009e8e:	f7ff f983 	bl	8009198 <__lshift>
 8009e92:	4641      	mov	r1, r8
 8009e94:	4604      	mov	r4, r0
 8009e96:	f7ff f9eb 	bl	8009270 <__mcmp>
 8009e9a:	2800      	cmp	r0, #0
 8009e9c:	dd50      	ble.n	8009f40 <_strtod_l+0x8b8>
 8009e9e:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8009ea2:	9a08      	ldr	r2, [sp, #32]
 8009ea4:	0d1b      	lsrs	r3, r3, #20
 8009ea6:	051b      	lsls	r3, r3, #20
 8009ea8:	2a00      	cmp	r2, #0
 8009eaa:	d06a      	beq.n	8009f82 <_strtod_l+0x8fa>
 8009eac:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 8009eb0:	d867      	bhi.n	8009f82 <_strtod_l+0x8fa>
 8009eb2:	f1b3 7f5c 	cmp.w	r3, #57671680	@ 0x3700000
 8009eb6:	f67f ae9d 	bls.w	8009bf4 <_strtod_l+0x56c>
 8009eba:	4b0a      	ldr	r3, [pc, #40]	@ (8009ee4 <_strtod_l+0x85c>)
 8009ebc:	4650      	mov	r0, sl
 8009ebe:	4659      	mov	r1, fp
 8009ec0:	2200      	movs	r2, #0
 8009ec2:	f7f6 fb99 	bl	80005f8 <__aeabi_dmul>
 8009ec6:	4b08      	ldr	r3, [pc, #32]	@ (8009ee8 <_strtod_l+0x860>)
 8009ec8:	400b      	ands	r3, r1
 8009eca:	4682      	mov	sl, r0
 8009ecc:	468b      	mov	fp, r1
 8009ece:	2b00      	cmp	r3, #0
 8009ed0:	f47f ae08 	bne.w	8009ae4 <_strtod_l+0x45c>
 8009ed4:	9a05      	ldr	r2, [sp, #20]
 8009ed6:	2322      	movs	r3, #34	@ 0x22
 8009ed8:	6013      	str	r3, [r2, #0]
 8009eda:	e603      	b.n	8009ae4 <_strtod_l+0x45c>
 8009edc:	0800b8c8 	.word	0x0800b8c8
 8009ee0:	fffffc02 	.word	0xfffffc02
 8009ee4:	39500000 	.word	0x39500000
 8009ee8:	7ff00000 	.word	0x7ff00000
 8009eec:	f8cd b028 	str.w	fp, [sp, #40]	@ 0x28
 8009ef0:	d165      	bne.n	8009fbe <_strtod_l+0x936>
 8009ef2:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 8009ef4:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8009ef8:	b35a      	cbz	r2, 8009f52 <_strtod_l+0x8ca>
 8009efa:	4a9f      	ldr	r2, [pc, #636]	@ (800a178 <_strtod_l+0xaf0>)
 8009efc:	4293      	cmp	r3, r2
 8009efe:	d12b      	bne.n	8009f58 <_strtod_l+0x8d0>
 8009f00:	9b08      	ldr	r3, [sp, #32]
 8009f02:	4651      	mov	r1, sl
 8009f04:	b303      	cbz	r3, 8009f48 <_strtod_l+0x8c0>
 8009f06:	4b9d      	ldr	r3, [pc, #628]	@ (800a17c <_strtod_l+0xaf4>)
 8009f08:	465a      	mov	r2, fp
 8009f0a:	4013      	ands	r3, r2
 8009f0c:	f1b3 6fd4 	cmp.w	r3, #111149056	@ 0x6a00000
 8009f10:	f04f 32ff 	mov.w	r2, #4294967295
 8009f14:	d81b      	bhi.n	8009f4e <_strtod_l+0x8c6>
 8009f16:	0d1b      	lsrs	r3, r3, #20
 8009f18:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 8009f1c:	fa02 f303 	lsl.w	r3, r2, r3
 8009f20:	4299      	cmp	r1, r3
 8009f22:	d119      	bne.n	8009f58 <_strtod_l+0x8d0>
 8009f24:	4b96      	ldr	r3, [pc, #600]	@ (800a180 <_strtod_l+0xaf8>)
 8009f26:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8009f28:	429a      	cmp	r2, r3
 8009f2a:	d102      	bne.n	8009f32 <_strtod_l+0x8aa>
 8009f2c:	3101      	adds	r1, #1
 8009f2e:	f43f adce 	beq.w	8009ace <_strtod_l+0x446>
 8009f32:	4b92      	ldr	r3, [pc, #584]	@ (800a17c <_strtod_l+0xaf4>)
 8009f34:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8009f36:	401a      	ands	r2, r3
 8009f38:	f502 1b80 	add.w	fp, r2, #1048576	@ 0x100000
 8009f3c:	f04f 0a00 	mov.w	sl, #0
 8009f40:	9b08      	ldr	r3, [sp, #32]
 8009f42:	2b00      	cmp	r3, #0
 8009f44:	d1b9      	bne.n	8009eba <_strtod_l+0x832>
 8009f46:	e5cd      	b.n	8009ae4 <_strtod_l+0x45c>
 8009f48:	f04f 33ff 	mov.w	r3, #4294967295
 8009f4c:	e7e8      	b.n	8009f20 <_strtod_l+0x898>
 8009f4e:	4613      	mov	r3, r2
 8009f50:	e7e6      	b.n	8009f20 <_strtod_l+0x898>
 8009f52:	ea53 030a 	orrs.w	r3, r3, sl
 8009f56:	d0a2      	beq.n	8009e9e <_strtod_l+0x816>
 8009f58:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8009f5a:	b1db      	cbz	r3, 8009f94 <_strtod_l+0x90c>
 8009f5c:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8009f5e:	4213      	tst	r3, r2
 8009f60:	d0ee      	beq.n	8009f40 <_strtod_l+0x8b8>
 8009f62:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8009f64:	9a08      	ldr	r2, [sp, #32]
 8009f66:	4650      	mov	r0, sl
 8009f68:	4659      	mov	r1, fp
 8009f6a:	b1bb      	cbz	r3, 8009f9c <_strtod_l+0x914>
 8009f6c:	f7ff fb6e 	bl	800964c <sulp>
 8009f70:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8009f74:	ec53 2b10 	vmov	r2, r3, d0
 8009f78:	f7f6 f988 	bl	800028c <__adddf3>
 8009f7c:	4682      	mov	sl, r0
 8009f7e:	468b      	mov	fp, r1
 8009f80:	e7de      	b.n	8009f40 <_strtod_l+0x8b8>
 8009f82:	f5a3 1380 	sub.w	r3, r3, #1048576	@ 0x100000
 8009f86:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 8009f8a:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 8009f8e:	f04f 3aff 	mov.w	sl, #4294967295
 8009f92:	e7d5      	b.n	8009f40 <_strtod_l+0x8b8>
 8009f94:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8009f96:	ea13 0f0a 	tst.w	r3, sl
 8009f9a:	e7e1      	b.n	8009f60 <_strtod_l+0x8d8>
 8009f9c:	f7ff fb56 	bl	800964c <sulp>
 8009fa0:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8009fa4:	ec53 2b10 	vmov	r2, r3, d0
 8009fa8:	f7f6 f96e 	bl	8000288 <__aeabi_dsub>
 8009fac:	2200      	movs	r2, #0
 8009fae:	2300      	movs	r3, #0
 8009fb0:	4682      	mov	sl, r0
 8009fb2:	468b      	mov	fp, r1
 8009fb4:	f7f6 fd88 	bl	8000ac8 <__aeabi_dcmpeq>
 8009fb8:	2800      	cmp	r0, #0
 8009fba:	d0c1      	beq.n	8009f40 <_strtod_l+0x8b8>
 8009fbc:	e61a      	b.n	8009bf4 <_strtod_l+0x56c>
 8009fbe:	4641      	mov	r1, r8
 8009fc0:	4620      	mov	r0, r4
 8009fc2:	f7ff facd 	bl	8009560 <__ratio>
 8009fc6:	ec57 6b10 	vmov	r6, r7, d0
 8009fca:	2200      	movs	r2, #0
 8009fcc:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8009fd0:	4630      	mov	r0, r6
 8009fd2:	4639      	mov	r1, r7
 8009fd4:	f7f6 fd8c 	bl	8000af0 <__aeabi_dcmple>
 8009fd8:	2800      	cmp	r0, #0
 8009fda:	d06f      	beq.n	800a0bc <_strtod_l+0xa34>
 8009fdc:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8009fde:	2b00      	cmp	r3, #0
 8009fe0:	d17a      	bne.n	800a0d8 <_strtod_l+0xa50>
 8009fe2:	f1ba 0f00 	cmp.w	sl, #0
 8009fe6:	d158      	bne.n	800a09a <_strtod_l+0xa12>
 8009fe8:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8009fea:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8009fee:	2b00      	cmp	r3, #0
 8009ff0:	d15a      	bne.n	800a0a8 <_strtod_l+0xa20>
 8009ff2:	4b64      	ldr	r3, [pc, #400]	@ (800a184 <_strtod_l+0xafc>)
 8009ff4:	2200      	movs	r2, #0
 8009ff6:	4630      	mov	r0, r6
 8009ff8:	4639      	mov	r1, r7
 8009ffa:	f7f6 fd6f 	bl	8000adc <__aeabi_dcmplt>
 8009ffe:	2800      	cmp	r0, #0
 800a000:	d159      	bne.n	800a0b6 <_strtod_l+0xa2e>
 800a002:	4630      	mov	r0, r6
 800a004:	4639      	mov	r1, r7
 800a006:	4b60      	ldr	r3, [pc, #384]	@ (800a188 <_strtod_l+0xb00>)
 800a008:	2200      	movs	r2, #0
 800a00a:	f7f6 faf5 	bl	80005f8 <__aeabi_dmul>
 800a00e:	4606      	mov	r6, r0
 800a010:	460f      	mov	r7, r1
 800a012:	f107 4300 	add.w	r3, r7, #2147483648	@ 0x80000000
 800a016:	9606      	str	r6, [sp, #24]
 800a018:	9307      	str	r3, [sp, #28]
 800a01a:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800a01e:	4d57      	ldr	r5, [pc, #348]	@ (800a17c <_strtod_l+0xaf4>)
 800a020:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 800a024:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800a026:	401d      	ands	r5, r3
 800a028:	4b58      	ldr	r3, [pc, #352]	@ (800a18c <_strtod_l+0xb04>)
 800a02a:	429d      	cmp	r5, r3
 800a02c:	f040 80b2 	bne.w	800a194 <_strtod_l+0xb0c>
 800a030:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800a032:	f1a3 7b54 	sub.w	fp, r3, #55574528	@ 0x3500000
 800a036:	ec4b ab10 	vmov	d0, sl, fp
 800a03a:	f7ff f9c9 	bl	80093d0 <__ulp>
 800a03e:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800a042:	ec51 0b10 	vmov	r0, r1, d0
 800a046:	f7f6 fad7 	bl	80005f8 <__aeabi_dmul>
 800a04a:	4652      	mov	r2, sl
 800a04c:	465b      	mov	r3, fp
 800a04e:	f7f6 f91d 	bl	800028c <__adddf3>
 800a052:	460b      	mov	r3, r1
 800a054:	4949      	ldr	r1, [pc, #292]	@ (800a17c <_strtod_l+0xaf4>)
 800a056:	4a4e      	ldr	r2, [pc, #312]	@ (800a190 <_strtod_l+0xb08>)
 800a058:	4019      	ands	r1, r3
 800a05a:	4291      	cmp	r1, r2
 800a05c:	4682      	mov	sl, r0
 800a05e:	d942      	bls.n	800a0e6 <_strtod_l+0xa5e>
 800a060:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800a062:	4b47      	ldr	r3, [pc, #284]	@ (800a180 <_strtod_l+0xaf8>)
 800a064:	429a      	cmp	r2, r3
 800a066:	d103      	bne.n	800a070 <_strtod_l+0x9e8>
 800a068:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800a06a:	3301      	adds	r3, #1
 800a06c:	f43f ad2f 	beq.w	8009ace <_strtod_l+0x446>
 800a070:	f8df b10c 	ldr.w	fp, [pc, #268]	@ 800a180 <_strtod_l+0xaf8>
 800a074:	f04f 3aff 	mov.w	sl, #4294967295
 800a078:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800a07a:	9805      	ldr	r0, [sp, #20]
 800a07c:	f7fe fe7c 	bl	8008d78 <_Bfree>
 800a080:	9805      	ldr	r0, [sp, #20]
 800a082:	4649      	mov	r1, r9
 800a084:	f7fe fe78 	bl	8008d78 <_Bfree>
 800a088:	9805      	ldr	r0, [sp, #20]
 800a08a:	4641      	mov	r1, r8
 800a08c:	f7fe fe74 	bl	8008d78 <_Bfree>
 800a090:	9805      	ldr	r0, [sp, #20]
 800a092:	4621      	mov	r1, r4
 800a094:	f7fe fe70 	bl	8008d78 <_Bfree>
 800a098:	e619      	b.n	8009cce <_strtod_l+0x646>
 800a09a:	f1ba 0f01 	cmp.w	sl, #1
 800a09e:	d103      	bne.n	800a0a8 <_strtod_l+0xa20>
 800a0a0:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800a0a2:	2b00      	cmp	r3, #0
 800a0a4:	f43f ada6 	beq.w	8009bf4 <_strtod_l+0x56c>
 800a0a8:	ed9f 7b2b 	vldr	d7, [pc, #172]	@ 800a158 <_strtod_l+0xad0>
 800a0ac:	4f35      	ldr	r7, [pc, #212]	@ (800a184 <_strtod_l+0xafc>)
 800a0ae:	ed8d 7b06 	vstr	d7, [sp, #24]
 800a0b2:	2600      	movs	r6, #0
 800a0b4:	e7b1      	b.n	800a01a <_strtod_l+0x992>
 800a0b6:	4f34      	ldr	r7, [pc, #208]	@ (800a188 <_strtod_l+0xb00>)
 800a0b8:	2600      	movs	r6, #0
 800a0ba:	e7aa      	b.n	800a012 <_strtod_l+0x98a>
 800a0bc:	4b32      	ldr	r3, [pc, #200]	@ (800a188 <_strtod_l+0xb00>)
 800a0be:	4630      	mov	r0, r6
 800a0c0:	4639      	mov	r1, r7
 800a0c2:	2200      	movs	r2, #0
 800a0c4:	f7f6 fa98 	bl	80005f8 <__aeabi_dmul>
 800a0c8:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800a0ca:	4606      	mov	r6, r0
 800a0cc:	460f      	mov	r7, r1
 800a0ce:	2b00      	cmp	r3, #0
 800a0d0:	d09f      	beq.n	800a012 <_strtod_l+0x98a>
 800a0d2:	e9cd 6706 	strd	r6, r7, [sp, #24]
 800a0d6:	e7a0      	b.n	800a01a <_strtod_l+0x992>
 800a0d8:	ed9f 7b21 	vldr	d7, [pc, #132]	@ 800a160 <_strtod_l+0xad8>
 800a0dc:	ed8d 7b06 	vstr	d7, [sp, #24]
 800a0e0:	ec57 6b17 	vmov	r6, r7, d7
 800a0e4:	e799      	b.n	800a01a <_strtod_l+0x992>
 800a0e6:	f103 7b54 	add.w	fp, r3, #55574528	@ 0x3500000
 800a0ea:	9b08      	ldr	r3, [sp, #32]
 800a0ec:	f8cd b028 	str.w	fp, [sp, #40]	@ 0x28
 800a0f0:	2b00      	cmp	r3, #0
 800a0f2:	d1c1      	bne.n	800a078 <_strtod_l+0x9f0>
 800a0f4:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800a0f8:	0d1b      	lsrs	r3, r3, #20
 800a0fa:	051b      	lsls	r3, r3, #20
 800a0fc:	429d      	cmp	r5, r3
 800a0fe:	d1bb      	bne.n	800a078 <_strtod_l+0x9f0>
 800a100:	4630      	mov	r0, r6
 800a102:	4639      	mov	r1, r7
 800a104:	f7f6 fdd8 	bl	8000cb8 <__aeabi_d2lz>
 800a108:	f7f6 fa48 	bl	800059c <__aeabi_l2d>
 800a10c:	4602      	mov	r2, r0
 800a10e:	460b      	mov	r3, r1
 800a110:	4630      	mov	r0, r6
 800a112:	4639      	mov	r1, r7
 800a114:	f7f6 f8b8 	bl	8000288 <__aeabi_dsub>
 800a118:	460b      	mov	r3, r1
 800a11a:	4602      	mov	r2, r0
 800a11c:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 800a120:	f3cb 0613 	ubfx	r6, fp, #0, #20
 800a124:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800a126:	ea46 060a 	orr.w	r6, r6, sl
 800a12a:	431e      	orrs	r6, r3
 800a12c:	d06f      	beq.n	800a20e <_strtod_l+0xb86>
 800a12e:	a30e      	add	r3, pc, #56	@ (adr r3, 800a168 <_strtod_l+0xae0>)
 800a130:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a134:	f7f6 fcd2 	bl	8000adc <__aeabi_dcmplt>
 800a138:	2800      	cmp	r0, #0
 800a13a:	f47f acd3 	bne.w	8009ae4 <_strtod_l+0x45c>
 800a13e:	a30c      	add	r3, pc, #48	@ (adr r3, 800a170 <_strtod_l+0xae8>)
 800a140:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a144:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800a148:	f7f6 fce6 	bl	8000b18 <__aeabi_dcmpgt>
 800a14c:	2800      	cmp	r0, #0
 800a14e:	d093      	beq.n	800a078 <_strtod_l+0x9f0>
 800a150:	e4c8      	b.n	8009ae4 <_strtod_l+0x45c>
 800a152:	bf00      	nop
 800a154:	f3af 8000 	nop.w
 800a158:	00000000 	.word	0x00000000
 800a15c:	bff00000 	.word	0xbff00000
 800a160:	00000000 	.word	0x00000000
 800a164:	3ff00000 	.word	0x3ff00000
 800a168:	94a03595 	.word	0x94a03595
 800a16c:	3fdfffff 	.word	0x3fdfffff
 800a170:	35afe535 	.word	0x35afe535
 800a174:	3fe00000 	.word	0x3fe00000
 800a178:	000fffff 	.word	0x000fffff
 800a17c:	7ff00000 	.word	0x7ff00000
 800a180:	7fefffff 	.word	0x7fefffff
 800a184:	3ff00000 	.word	0x3ff00000
 800a188:	3fe00000 	.word	0x3fe00000
 800a18c:	7fe00000 	.word	0x7fe00000
 800a190:	7c9fffff 	.word	0x7c9fffff
 800a194:	9b08      	ldr	r3, [sp, #32]
 800a196:	b323      	cbz	r3, 800a1e2 <_strtod_l+0xb5a>
 800a198:	f1b5 6fd4 	cmp.w	r5, #111149056	@ 0x6a00000
 800a19c:	d821      	bhi.n	800a1e2 <_strtod_l+0xb5a>
 800a19e:	a328      	add	r3, pc, #160	@ (adr r3, 800a240 <_strtod_l+0xbb8>)
 800a1a0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a1a4:	4630      	mov	r0, r6
 800a1a6:	4639      	mov	r1, r7
 800a1a8:	f7f6 fca2 	bl	8000af0 <__aeabi_dcmple>
 800a1ac:	b1a0      	cbz	r0, 800a1d8 <_strtod_l+0xb50>
 800a1ae:	4639      	mov	r1, r7
 800a1b0:	4630      	mov	r0, r6
 800a1b2:	f7f6 fcf9 	bl	8000ba8 <__aeabi_d2uiz>
 800a1b6:	2801      	cmp	r0, #1
 800a1b8:	bf38      	it	cc
 800a1ba:	2001      	movcc	r0, #1
 800a1bc:	f7f6 f9a2 	bl	8000504 <__aeabi_ui2d>
 800a1c0:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800a1c2:	4606      	mov	r6, r0
 800a1c4:	460f      	mov	r7, r1
 800a1c6:	b9fb      	cbnz	r3, 800a208 <_strtod_l+0xb80>
 800a1c8:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800a1cc:	9014      	str	r0, [sp, #80]	@ 0x50
 800a1ce:	9315      	str	r3, [sp, #84]	@ 0x54
 800a1d0:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	@ 0x50
 800a1d4:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 800a1d8:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800a1da:	f103 63d6 	add.w	r3, r3, #112197632	@ 0x6b00000
 800a1de:	1b5b      	subs	r3, r3, r5
 800a1e0:	9311      	str	r3, [sp, #68]	@ 0x44
 800a1e2:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 800a1e6:	e9dd ab10 	ldrd	sl, fp, [sp, #64]	@ 0x40
 800a1ea:	f7ff f8f1 	bl	80093d0 <__ulp>
 800a1ee:	4650      	mov	r0, sl
 800a1f0:	ec53 2b10 	vmov	r2, r3, d0
 800a1f4:	4659      	mov	r1, fp
 800a1f6:	f7f6 f9ff 	bl	80005f8 <__aeabi_dmul>
 800a1fa:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 800a1fe:	f7f6 f845 	bl	800028c <__adddf3>
 800a202:	4682      	mov	sl, r0
 800a204:	468b      	mov	fp, r1
 800a206:	e770      	b.n	800a0ea <_strtod_l+0xa62>
 800a208:	e9cd 6714 	strd	r6, r7, [sp, #80]	@ 0x50
 800a20c:	e7e0      	b.n	800a1d0 <_strtod_l+0xb48>
 800a20e:	a30e      	add	r3, pc, #56	@ (adr r3, 800a248 <_strtod_l+0xbc0>)
 800a210:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a214:	f7f6 fc62 	bl	8000adc <__aeabi_dcmplt>
 800a218:	e798      	b.n	800a14c <_strtod_l+0xac4>
 800a21a:	2300      	movs	r3, #0
 800a21c:	930e      	str	r3, [sp, #56]	@ 0x38
 800a21e:	9a17      	ldr	r2, [sp, #92]	@ 0x5c
 800a220:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800a222:	6013      	str	r3, [r2, #0]
 800a224:	f7ff ba6d 	b.w	8009702 <_strtod_l+0x7a>
 800a228:	2a65      	cmp	r2, #101	@ 0x65
 800a22a:	f43f ab68 	beq.w	80098fe <_strtod_l+0x276>
 800a22e:	2a45      	cmp	r2, #69	@ 0x45
 800a230:	f43f ab65 	beq.w	80098fe <_strtod_l+0x276>
 800a234:	2301      	movs	r3, #1
 800a236:	f7ff bba0 	b.w	800997a <_strtod_l+0x2f2>
 800a23a:	bf00      	nop
 800a23c:	f3af 8000 	nop.w
 800a240:	ffc00000 	.word	0xffc00000
 800a244:	41dfffff 	.word	0x41dfffff
 800a248:	94a03595 	.word	0x94a03595
 800a24c:	3fcfffff 	.word	0x3fcfffff

0800a250 <_strtod_r>:
 800a250:	4b01      	ldr	r3, [pc, #4]	@ (800a258 <_strtod_r+0x8>)
 800a252:	f7ff ba19 	b.w	8009688 <_strtod_l>
 800a256:	bf00      	nop
 800a258:	20000074 	.word	0x20000074

0800a25c <_strtol_l.isra.0>:
 800a25c:	2b24      	cmp	r3, #36	@ 0x24
 800a25e:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a262:	4686      	mov	lr, r0
 800a264:	4690      	mov	r8, r2
 800a266:	d801      	bhi.n	800a26c <_strtol_l.isra.0+0x10>
 800a268:	2b01      	cmp	r3, #1
 800a26a:	d106      	bne.n	800a27a <_strtol_l.isra.0+0x1e>
 800a26c:	f7fd fda8 	bl	8007dc0 <__errno>
 800a270:	2316      	movs	r3, #22
 800a272:	6003      	str	r3, [r0, #0]
 800a274:	2000      	movs	r0, #0
 800a276:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a27a:	4834      	ldr	r0, [pc, #208]	@ (800a34c <_strtol_l.isra.0+0xf0>)
 800a27c:	460d      	mov	r5, r1
 800a27e:	462a      	mov	r2, r5
 800a280:	f815 4b01 	ldrb.w	r4, [r5], #1
 800a284:	5d06      	ldrb	r6, [r0, r4]
 800a286:	f016 0608 	ands.w	r6, r6, #8
 800a28a:	d1f8      	bne.n	800a27e <_strtol_l.isra.0+0x22>
 800a28c:	2c2d      	cmp	r4, #45	@ 0x2d
 800a28e:	d110      	bne.n	800a2b2 <_strtol_l.isra.0+0x56>
 800a290:	782c      	ldrb	r4, [r5, #0]
 800a292:	2601      	movs	r6, #1
 800a294:	1c95      	adds	r5, r2, #2
 800a296:	f033 0210 	bics.w	r2, r3, #16
 800a29a:	d115      	bne.n	800a2c8 <_strtol_l.isra.0+0x6c>
 800a29c:	2c30      	cmp	r4, #48	@ 0x30
 800a29e:	d10d      	bne.n	800a2bc <_strtol_l.isra.0+0x60>
 800a2a0:	782a      	ldrb	r2, [r5, #0]
 800a2a2:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 800a2a6:	2a58      	cmp	r2, #88	@ 0x58
 800a2a8:	d108      	bne.n	800a2bc <_strtol_l.isra.0+0x60>
 800a2aa:	786c      	ldrb	r4, [r5, #1]
 800a2ac:	3502      	adds	r5, #2
 800a2ae:	2310      	movs	r3, #16
 800a2b0:	e00a      	b.n	800a2c8 <_strtol_l.isra.0+0x6c>
 800a2b2:	2c2b      	cmp	r4, #43	@ 0x2b
 800a2b4:	bf04      	itt	eq
 800a2b6:	782c      	ldrbeq	r4, [r5, #0]
 800a2b8:	1c95      	addeq	r5, r2, #2
 800a2ba:	e7ec      	b.n	800a296 <_strtol_l.isra.0+0x3a>
 800a2bc:	2b00      	cmp	r3, #0
 800a2be:	d1f6      	bne.n	800a2ae <_strtol_l.isra.0+0x52>
 800a2c0:	2c30      	cmp	r4, #48	@ 0x30
 800a2c2:	bf14      	ite	ne
 800a2c4:	230a      	movne	r3, #10
 800a2c6:	2308      	moveq	r3, #8
 800a2c8:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 800a2cc:	f10c 3cff 	add.w	ip, ip, #4294967295
 800a2d0:	2200      	movs	r2, #0
 800a2d2:	fbbc f9f3 	udiv	r9, ip, r3
 800a2d6:	4610      	mov	r0, r2
 800a2d8:	fb03 ca19 	mls	sl, r3, r9, ip
 800a2dc:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 800a2e0:	2f09      	cmp	r7, #9
 800a2e2:	d80f      	bhi.n	800a304 <_strtol_l.isra.0+0xa8>
 800a2e4:	463c      	mov	r4, r7
 800a2e6:	42a3      	cmp	r3, r4
 800a2e8:	dd1b      	ble.n	800a322 <_strtol_l.isra.0+0xc6>
 800a2ea:	1c57      	adds	r7, r2, #1
 800a2ec:	d007      	beq.n	800a2fe <_strtol_l.isra.0+0xa2>
 800a2ee:	4581      	cmp	r9, r0
 800a2f0:	d314      	bcc.n	800a31c <_strtol_l.isra.0+0xc0>
 800a2f2:	d101      	bne.n	800a2f8 <_strtol_l.isra.0+0x9c>
 800a2f4:	45a2      	cmp	sl, r4
 800a2f6:	db11      	blt.n	800a31c <_strtol_l.isra.0+0xc0>
 800a2f8:	fb00 4003 	mla	r0, r0, r3, r4
 800a2fc:	2201      	movs	r2, #1
 800a2fe:	f815 4b01 	ldrb.w	r4, [r5], #1
 800a302:	e7eb      	b.n	800a2dc <_strtol_l.isra.0+0x80>
 800a304:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 800a308:	2f19      	cmp	r7, #25
 800a30a:	d801      	bhi.n	800a310 <_strtol_l.isra.0+0xb4>
 800a30c:	3c37      	subs	r4, #55	@ 0x37
 800a30e:	e7ea      	b.n	800a2e6 <_strtol_l.isra.0+0x8a>
 800a310:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 800a314:	2f19      	cmp	r7, #25
 800a316:	d804      	bhi.n	800a322 <_strtol_l.isra.0+0xc6>
 800a318:	3c57      	subs	r4, #87	@ 0x57
 800a31a:	e7e4      	b.n	800a2e6 <_strtol_l.isra.0+0x8a>
 800a31c:	f04f 32ff 	mov.w	r2, #4294967295
 800a320:	e7ed      	b.n	800a2fe <_strtol_l.isra.0+0xa2>
 800a322:	1c53      	adds	r3, r2, #1
 800a324:	d108      	bne.n	800a338 <_strtol_l.isra.0+0xdc>
 800a326:	2322      	movs	r3, #34	@ 0x22
 800a328:	f8ce 3000 	str.w	r3, [lr]
 800a32c:	4660      	mov	r0, ip
 800a32e:	f1b8 0f00 	cmp.w	r8, #0
 800a332:	d0a0      	beq.n	800a276 <_strtol_l.isra.0+0x1a>
 800a334:	1e69      	subs	r1, r5, #1
 800a336:	e006      	b.n	800a346 <_strtol_l.isra.0+0xea>
 800a338:	b106      	cbz	r6, 800a33c <_strtol_l.isra.0+0xe0>
 800a33a:	4240      	negs	r0, r0
 800a33c:	f1b8 0f00 	cmp.w	r8, #0
 800a340:	d099      	beq.n	800a276 <_strtol_l.isra.0+0x1a>
 800a342:	2a00      	cmp	r2, #0
 800a344:	d1f6      	bne.n	800a334 <_strtol_l.isra.0+0xd8>
 800a346:	f8c8 1000 	str.w	r1, [r8]
 800a34a:	e794      	b.n	800a276 <_strtol_l.isra.0+0x1a>
 800a34c:	0800b8f1 	.word	0x0800b8f1

0800a350 <_strtol_r>:
 800a350:	f7ff bf84 	b.w	800a25c <_strtol_l.isra.0>

0800a354 <__ssputs_r>:
 800a354:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a358:	688e      	ldr	r6, [r1, #8]
 800a35a:	461f      	mov	r7, r3
 800a35c:	42be      	cmp	r6, r7
 800a35e:	680b      	ldr	r3, [r1, #0]
 800a360:	4682      	mov	sl, r0
 800a362:	460c      	mov	r4, r1
 800a364:	4690      	mov	r8, r2
 800a366:	d82d      	bhi.n	800a3c4 <__ssputs_r+0x70>
 800a368:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800a36c:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800a370:	d026      	beq.n	800a3c0 <__ssputs_r+0x6c>
 800a372:	6965      	ldr	r5, [r4, #20]
 800a374:	6909      	ldr	r1, [r1, #16]
 800a376:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800a37a:	eba3 0901 	sub.w	r9, r3, r1
 800a37e:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800a382:	1c7b      	adds	r3, r7, #1
 800a384:	444b      	add	r3, r9
 800a386:	106d      	asrs	r5, r5, #1
 800a388:	429d      	cmp	r5, r3
 800a38a:	bf38      	it	cc
 800a38c:	461d      	movcc	r5, r3
 800a38e:	0553      	lsls	r3, r2, #21
 800a390:	d527      	bpl.n	800a3e2 <__ssputs_r+0x8e>
 800a392:	4629      	mov	r1, r5
 800a394:	f7fe fc24 	bl	8008be0 <_malloc_r>
 800a398:	4606      	mov	r6, r0
 800a39a:	b360      	cbz	r0, 800a3f6 <__ssputs_r+0xa2>
 800a39c:	6921      	ldr	r1, [r4, #16]
 800a39e:	464a      	mov	r2, r9
 800a3a0:	f7fd fd3b 	bl	8007e1a <memcpy>
 800a3a4:	89a3      	ldrh	r3, [r4, #12]
 800a3a6:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800a3aa:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800a3ae:	81a3      	strh	r3, [r4, #12]
 800a3b0:	6126      	str	r6, [r4, #16]
 800a3b2:	6165      	str	r5, [r4, #20]
 800a3b4:	444e      	add	r6, r9
 800a3b6:	eba5 0509 	sub.w	r5, r5, r9
 800a3ba:	6026      	str	r6, [r4, #0]
 800a3bc:	60a5      	str	r5, [r4, #8]
 800a3be:	463e      	mov	r6, r7
 800a3c0:	42be      	cmp	r6, r7
 800a3c2:	d900      	bls.n	800a3c6 <__ssputs_r+0x72>
 800a3c4:	463e      	mov	r6, r7
 800a3c6:	6820      	ldr	r0, [r4, #0]
 800a3c8:	4632      	mov	r2, r6
 800a3ca:	4641      	mov	r1, r8
 800a3cc:	f000 f9c6 	bl	800a75c <memmove>
 800a3d0:	68a3      	ldr	r3, [r4, #8]
 800a3d2:	1b9b      	subs	r3, r3, r6
 800a3d4:	60a3      	str	r3, [r4, #8]
 800a3d6:	6823      	ldr	r3, [r4, #0]
 800a3d8:	4433      	add	r3, r6
 800a3da:	6023      	str	r3, [r4, #0]
 800a3dc:	2000      	movs	r0, #0
 800a3de:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a3e2:	462a      	mov	r2, r5
 800a3e4:	f000 fd7d 	bl	800aee2 <_realloc_r>
 800a3e8:	4606      	mov	r6, r0
 800a3ea:	2800      	cmp	r0, #0
 800a3ec:	d1e0      	bne.n	800a3b0 <__ssputs_r+0x5c>
 800a3ee:	6921      	ldr	r1, [r4, #16]
 800a3f0:	4650      	mov	r0, sl
 800a3f2:	f7fe fb81 	bl	8008af8 <_free_r>
 800a3f6:	230c      	movs	r3, #12
 800a3f8:	f8ca 3000 	str.w	r3, [sl]
 800a3fc:	89a3      	ldrh	r3, [r4, #12]
 800a3fe:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800a402:	81a3      	strh	r3, [r4, #12]
 800a404:	f04f 30ff 	mov.w	r0, #4294967295
 800a408:	e7e9      	b.n	800a3de <__ssputs_r+0x8a>
	...

0800a40c <_svfiprintf_r>:
 800a40c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a410:	4698      	mov	r8, r3
 800a412:	898b      	ldrh	r3, [r1, #12]
 800a414:	061b      	lsls	r3, r3, #24
 800a416:	b09d      	sub	sp, #116	@ 0x74
 800a418:	4607      	mov	r7, r0
 800a41a:	460d      	mov	r5, r1
 800a41c:	4614      	mov	r4, r2
 800a41e:	d510      	bpl.n	800a442 <_svfiprintf_r+0x36>
 800a420:	690b      	ldr	r3, [r1, #16]
 800a422:	b973      	cbnz	r3, 800a442 <_svfiprintf_r+0x36>
 800a424:	2140      	movs	r1, #64	@ 0x40
 800a426:	f7fe fbdb 	bl	8008be0 <_malloc_r>
 800a42a:	6028      	str	r0, [r5, #0]
 800a42c:	6128      	str	r0, [r5, #16]
 800a42e:	b930      	cbnz	r0, 800a43e <_svfiprintf_r+0x32>
 800a430:	230c      	movs	r3, #12
 800a432:	603b      	str	r3, [r7, #0]
 800a434:	f04f 30ff 	mov.w	r0, #4294967295
 800a438:	b01d      	add	sp, #116	@ 0x74
 800a43a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a43e:	2340      	movs	r3, #64	@ 0x40
 800a440:	616b      	str	r3, [r5, #20]
 800a442:	2300      	movs	r3, #0
 800a444:	9309      	str	r3, [sp, #36]	@ 0x24
 800a446:	2320      	movs	r3, #32
 800a448:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800a44c:	f8cd 800c 	str.w	r8, [sp, #12]
 800a450:	2330      	movs	r3, #48	@ 0x30
 800a452:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 800a5f0 <_svfiprintf_r+0x1e4>
 800a456:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800a45a:	f04f 0901 	mov.w	r9, #1
 800a45e:	4623      	mov	r3, r4
 800a460:	469a      	mov	sl, r3
 800a462:	f813 2b01 	ldrb.w	r2, [r3], #1
 800a466:	b10a      	cbz	r2, 800a46c <_svfiprintf_r+0x60>
 800a468:	2a25      	cmp	r2, #37	@ 0x25
 800a46a:	d1f9      	bne.n	800a460 <_svfiprintf_r+0x54>
 800a46c:	ebba 0b04 	subs.w	fp, sl, r4
 800a470:	d00b      	beq.n	800a48a <_svfiprintf_r+0x7e>
 800a472:	465b      	mov	r3, fp
 800a474:	4622      	mov	r2, r4
 800a476:	4629      	mov	r1, r5
 800a478:	4638      	mov	r0, r7
 800a47a:	f7ff ff6b 	bl	800a354 <__ssputs_r>
 800a47e:	3001      	adds	r0, #1
 800a480:	f000 80a7 	beq.w	800a5d2 <_svfiprintf_r+0x1c6>
 800a484:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800a486:	445a      	add	r2, fp
 800a488:	9209      	str	r2, [sp, #36]	@ 0x24
 800a48a:	f89a 3000 	ldrb.w	r3, [sl]
 800a48e:	2b00      	cmp	r3, #0
 800a490:	f000 809f 	beq.w	800a5d2 <_svfiprintf_r+0x1c6>
 800a494:	2300      	movs	r3, #0
 800a496:	f04f 32ff 	mov.w	r2, #4294967295
 800a49a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800a49e:	f10a 0a01 	add.w	sl, sl, #1
 800a4a2:	9304      	str	r3, [sp, #16]
 800a4a4:	9307      	str	r3, [sp, #28]
 800a4a6:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800a4aa:	931a      	str	r3, [sp, #104]	@ 0x68
 800a4ac:	4654      	mov	r4, sl
 800a4ae:	2205      	movs	r2, #5
 800a4b0:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a4b4:	484e      	ldr	r0, [pc, #312]	@ (800a5f0 <_svfiprintf_r+0x1e4>)
 800a4b6:	f7f5 fe8b 	bl	80001d0 <memchr>
 800a4ba:	9a04      	ldr	r2, [sp, #16]
 800a4bc:	b9d8      	cbnz	r0, 800a4f6 <_svfiprintf_r+0xea>
 800a4be:	06d0      	lsls	r0, r2, #27
 800a4c0:	bf44      	itt	mi
 800a4c2:	2320      	movmi	r3, #32
 800a4c4:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800a4c8:	0711      	lsls	r1, r2, #28
 800a4ca:	bf44      	itt	mi
 800a4cc:	232b      	movmi	r3, #43	@ 0x2b
 800a4ce:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800a4d2:	f89a 3000 	ldrb.w	r3, [sl]
 800a4d6:	2b2a      	cmp	r3, #42	@ 0x2a
 800a4d8:	d015      	beq.n	800a506 <_svfiprintf_r+0xfa>
 800a4da:	9a07      	ldr	r2, [sp, #28]
 800a4dc:	4654      	mov	r4, sl
 800a4de:	2000      	movs	r0, #0
 800a4e0:	f04f 0c0a 	mov.w	ip, #10
 800a4e4:	4621      	mov	r1, r4
 800a4e6:	f811 3b01 	ldrb.w	r3, [r1], #1
 800a4ea:	3b30      	subs	r3, #48	@ 0x30
 800a4ec:	2b09      	cmp	r3, #9
 800a4ee:	d94b      	bls.n	800a588 <_svfiprintf_r+0x17c>
 800a4f0:	b1b0      	cbz	r0, 800a520 <_svfiprintf_r+0x114>
 800a4f2:	9207      	str	r2, [sp, #28]
 800a4f4:	e014      	b.n	800a520 <_svfiprintf_r+0x114>
 800a4f6:	eba0 0308 	sub.w	r3, r0, r8
 800a4fa:	fa09 f303 	lsl.w	r3, r9, r3
 800a4fe:	4313      	orrs	r3, r2
 800a500:	9304      	str	r3, [sp, #16]
 800a502:	46a2      	mov	sl, r4
 800a504:	e7d2      	b.n	800a4ac <_svfiprintf_r+0xa0>
 800a506:	9b03      	ldr	r3, [sp, #12]
 800a508:	1d19      	adds	r1, r3, #4
 800a50a:	681b      	ldr	r3, [r3, #0]
 800a50c:	9103      	str	r1, [sp, #12]
 800a50e:	2b00      	cmp	r3, #0
 800a510:	bfbb      	ittet	lt
 800a512:	425b      	neglt	r3, r3
 800a514:	f042 0202 	orrlt.w	r2, r2, #2
 800a518:	9307      	strge	r3, [sp, #28]
 800a51a:	9307      	strlt	r3, [sp, #28]
 800a51c:	bfb8      	it	lt
 800a51e:	9204      	strlt	r2, [sp, #16]
 800a520:	7823      	ldrb	r3, [r4, #0]
 800a522:	2b2e      	cmp	r3, #46	@ 0x2e
 800a524:	d10a      	bne.n	800a53c <_svfiprintf_r+0x130>
 800a526:	7863      	ldrb	r3, [r4, #1]
 800a528:	2b2a      	cmp	r3, #42	@ 0x2a
 800a52a:	d132      	bne.n	800a592 <_svfiprintf_r+0x186>
 800a52c:	9b03      	ldr	r3, [sp, #12]
 800a52e:	1d1a      	adds	r2, r3, #4
 800a530:	681b      	ldr	r3, [r3, #0]
 800a532:	9203      	str	r2, [sp, #12]
 800a534:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800a538:	3402      	adds	r4, #2
 800a53a:	9305      	str	r3, [sp, #20]
 800a53c:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 800a600 <_svfiprintf_r+0x1f4>
 800a540:	7821      	ldrb	r1, [r4, #0]
 800a542:	2203      	movs	r2, #3
 800a544:	4650      	mov	r0, sl
 800a546:	f7f5 fe43 	bl	80001d0 <memchr>
 800a54a:	b138      	cbz	r0, 800a55c <_svfiprintf_r+0x150>
 800a54c:	9b04      	ldr	r3, [sp, #16]
 800a54e:	eba0 000a 	sub.w	r0, r0, sl
 800a552:	2240      	movs	r2, #64	@ 0x40
 800a554:	4082      	lsls	r2, r0
 800a556:	4313      	orrs	r3, r2
 800a558:	3401      	adds	r4, #1
 800a55a:	9304      	str	r3, [sp, #16]
 800a55c:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a560:	4824      	ldr	r0, [pc, #144]	@ (800a5f4 <_svfiprintf_r+0x1e8>)
 800a562:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800a566:	2206      	movs	r2, #6
 800a568:	f7f5 fe32 	bl	80001d0 <memchr>
 800a56c:	2800      	cmp	r0, #0
 800a56e:	d036      	beq.n	800a5de <_svfiprintf_r+0x1d2>
 800a570:	4b21      	ldr	r3, [pc, #132]	@ (800a5f8 <_svfiprintf_r+0x1ec>)
 800a572:	bb1b      	cbnz	r3, 800a5bc <_svfiprintf_r+0x1b0>
 800a574:	9b03      	ldr	r3, [sp, #12]
 800a576:	3307      	adds	r3, #7
 800a578:	f023 0307 	bic.w	r3, r3, #7
 800a57c:	3308      	adds	r3, #8
 800a57e:	9303      	str	r3, [sp, #12]
 800a580:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a582:	4433      	add	r3, r6
 800a584:	9309      	str	r3, [sp, #36]	@ 0x24
 800a586:	e76a      	b.n	800a45e <_svfiprintf_r+0x52>
 800a588:	fb0c 3202 	mla	r2, ip, r2, r3
 800a58c:	460c      	mov	r4, r1
 800a58e:	2001      	movs	r0, #1
 800a590:	e7a8      	b.n	800a4e4 <_svfiprintf_r+0xd8>
 800a592:	2300      	movs	r3, #0
 800a594:	3401      	adds	r4, #1
 800a596:	9305      	str	r3, [sp, #20]
 800a598:	4619      	mov	r1, r3
 800a59a:	f04f 0c0a 	mov.w	ip, #10
 800a59e:	4620      	mov	r0, r4
 800a5a0:	f810 2b01 	ldrb.w	r2, [r0], #1
 800a5a4:	3a30      	subs	r2, #48	@ 0x30
 800a5a6:	2a09      	cmp	r2, #9
 800a5a8:	d903      	bls.n	800a5b2 <_svfiprintf_r+0x1a6>
 800a5aa:	2b00      	cmp	r3, #0
 800a5ac:	d0c6      	beq.n	800a53c <_svfiprintf_r+0x130>
 800a5ae:	9105      	str	r1, [sp, #20]
 800a5b0:	e7c4      	b.n	800a53c <_svfiprintf_r+0x130>
 800a5b2:	fb0c 2101 	mla	r1, ip, r1, r2
 800a5b6:	4604      	mov	r4, r0
 800a5b8:	2301      	movs	r3, #1
 800a5ba:	e7f0      	b.n	800a59e <_svfiprintf_r+0x192>
 800a5bc:	ab03      	add	r3, sp, #12
 800a5be:	9300      	str	r3, [sp, #0]
 800a5c0:	462a      	mov	r2, r5
 800a5c2:	4b0e      	ldr	r3, [pc, #56]	@ (800a5fc <_svfiprintf_r+0x1f0>)
 800a5c4:	a904      	add	r1, sp, #16
 800a5c6:	4638      	mov	r0, r7
 800a5c8:	f7fc fcbc 	bl	8006f44 <_printf_float>
 800a5cc:	1c42      	adds	r2, r0, #1
 800a5ce:	4606      	mov	r6, r0
 800a5d0:	d1d6      	bne.n	800a580 <_svfiprintf_r+0x174>
 800a5d2:	89ab      	ldrh	r3, [r5, #12]
 800a5d4:	065b      	lsls	r3, r3, #25
 800a5d6:	f53f af2d 	bmi.w	800a434 <_svfiprintf_r+0x28>
 800a5da:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800a5dc:	e72c      	b.n	800a438 <_svfiprintf_r+0x2c>
 800a5de:	ab03      	add	r3, sp, #12
 800a5e0:	9300      	str	r3, [sp, #0]
 800a5e2:	462a      	mov	r2, r5
 800a5e4:	4b05      	ldr	r3, [pc, #20]	@ (800a5fc <_svfiprintf_r+0x1f0>)
 800a5e6:	a904      	add	r1, sp, #16
 800a5e8:	4638      	mov	r0, r7
 800a5ea:	f7fc ff43 	bl	8007474 <_printf_i>
 800a5ee:	e7ed      	b.n	800a5cc <_svfiprintf_r+0x1c0>
 800a5f0:	0800b6e9 	.word	0x0800b6e9
 800a5f4:	0800b6f3 	.word	0x0800b6f3
 800a5f8:	08006f45 	.word	0x08006f45
 800a5fc:	0800a355 	.word	0x0800a355
 800a600:	0800b6ef 	.word	0x0800b6ef

0800a604 <__sflush_r>:
 800a604:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800a608:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a60c:	0716      	lsls	r6, r2, #28
 800a60e:	4605      	mov	r5, r0
 800a610:	460c      	mov	r4, r1
 800a612:	d454      	bmi.n	800a6be <__sflush_r+0xba>
 800a614:	684b      	ldr	r3, [r1, #4]
 800a616:	2b00      	cmp	r3, #0
 800a618:	dc02      	bgt.n	800a620 <__sflush_r+0x1c>
 800a61a:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800a61c:	2b00      	cmp	r3, #0
 800a61e:	dd48      	ble.n	800a6b2 <__sflush_r+0xae>
 800a620:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800a622:	2e00      	cmp	r6, #0
 800a624:	d045      	beq.n	800a6b2 <__sflush_r+0xae>
 800a626:	2300      	movs	r3, #0
 800a628:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800a62c:	682f      	ldr	r7, [r5, #0]
 800a62e:	6a21      	ldr	r1, [r4, #32]
 800a630:	602b      	str	r3, [r5, #0]
 800a632:	d030      	beq.n	800a696 <__sflush_r+0x92>
 800a634:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800a636:	89a3      	ldrh	r3, [r4, #12]
 800a638:	0759      	lsls	r1, r3, #29
 800a63a:	d505      	bpl.n	800a648 <__sflush_r+0x44>
 800a63c:	6863      	ldr	r3, [r4, #4]
 800a63e:	1ad2      	subs	r2, r2, r3
 800a640:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800a642:	b10b      	cbz	r3, 800a648 <__sflush_r+0x44>
 800a644:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800a646:	1ad2      	subs	r2, r2, r3
 800a648:	2300      	movs	r3, #0
 800a64a:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800a64c:	6a21      	ldr	r1, [r4, #32]
 800a64e:	4628      	mov	r0, r5
 800a650:	47b0      	blx	r6
 800a652:	1c43      	adds	r3, r0, #1
 800a654:	89a3      	ldrh	r3, [r4, #12]
 800a656:	d106      	bne.n	800a666 <__sflush_r+0x62>
 800a658:	6829      	ldr	r1, [r5, #0]
 800a65a:	291d      	cmp	r1, #29
 800a65c:	d82b      	bhi.n	800a6b6 <__sflush_r+0xb2>
 800a65e:	4a2a      	ldr	r2, [pc, #168]	@ (800a708 <__sflush_r+0x104>)
 800a660:	40ca      	lsrs	r2, r1
 800a662:	07d6      	lsls	r6, r2, #31
 800a664:	d527      	bpl.n	800a6b6 <__sflush_r+0xb2>
 800a666:	2200      	movs	r2, #0
 800a668:	6062      	str	r2, [r4, #4]
 800a66a:	04d9      	lsls	r1, r3, #19
 800a66c:	6922      	ldr	r2, [r4, #16]
 800a66e:	6022      	str	r2, [r4, #0]
 800a670:	d504      	bpl.n	800a67c <__sflush_r+0x78>
 800a672:	1c42      	adds	r2, r0, #1
 800a674:	d101      	bne.n	800a67a <__sflush_r+0x76>
 800a676:	682b      	ldr	r3, [r5, #0]
 800a678:	b903      	cbnz	r3, 800a67c <__sflush_r+0x78>
 800a67a:	6560      	str	r0, [r4, #84]	@ 0x54
 800a67c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800a67e:	602f      	str	r7, [r5, #0]
 800a680:	b1b9      	cbz	r1, 800a6b2 <__sflush_r+0xae>
 800a682:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800a686:	4299      	cmp	r1, r3
 800a688:	d002      	beq.n	800a690 <__sflush_r+0x8c>
 800a68a:	4628      	mov	r0, r5
 800a68c:	f7fe fa34 	bl	8008af8 <_free_r>
 800a690:	2300      	movs	r3, #0
 800a692:	6363      	str	r3, [r4, #52]	@ 0x34
 800a694:	e00d      	b.n	800a6b2 <__sflush_r+0xae>
 800a696:	2301      	movs	r3, #1
 800a698:	4628      	mov	r0, r5
 800a69a:	47b0      	blx	r6
 800a69c:	4602      	mov	r2, r0
 800a69e:	1c50      	adds	r0, r2, #1
 800a6a0:	d1c9      	bne.n	800a636 <__sflush_r+0x32>
 800a6a2:	682b      	ldr	r3, [r5, #0]
 800a6a4:	2b00      	cmp	r3, #0
 800a6a6:	d0c6      	beq.n	800a636 <__sflush_r+0x32>
 800a6a8:	2b1d      	cmp	r3, #29
 800a6aa:	d001      	beq.n	800a6b0 <__sflush_r+0xac>
 800a6ac:	2b16      	cmp	r3, #22
 800a6ae:	d11e      	bne.n	800a6ee <__sflush_r+0xea>
 800a6b0:	602f      	str	r7, [r5, #0]
 800a6b2:	2000      	movs	r0, #0
 800a6b4:	e022      	b.n	800a6fc <__sflush_r+0xf8>
 800a6b6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800a6ba:	b21b      	sxth	r3, r3
 800a6bc:	e01b      	b.n	800a6f6 <__sflush_r+0xf2>
 800a6be:	690f      	ldr	r7, [r1, #16]
 800a6c0:	2f00      	cmp	r7, #0
 800a6c2:	d0f6      	beq.n	800a6b2 <__sflush_r+0xae>
 800a6c4:	0793      	lsls	r3, r2, #30
 800a6c6:	680e      	ldr	r6, [r1, #0]
 800a6c8:	bf08      	it	eq
 800a6ca:	694b      	ldreq	r3, [r1, #20]
 800a6cc:	600f      	str	r7, [r1, #0]
 800a6ce:	bf18      	it	ne
 800a6d0:	2300      	movne	r3, #0
 800a6d2:	eba6 0807 	sub.w	r8, r6, r7
 800a6d6:	608b      	str	r3, [r1, #8]
 800a6d8:	f1b8 0f00 	cmp.w	r8, #0
 800a6dc:	dde9      	ble.n	800a6b2 <__sflush_r+0xae>
 800a6de:	6a21      	ldr	r1, [r4, #32]
 800a6e0:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800a6e2:	4643      	mov	r3, r8
 800a6e4:	463a      	mov	r2, r7
 800a6e6:	4628      	mov	r0, r5
 800a6e8:	47b0      	blx	r6
 800a6ea:	2800      	cmp	r0, #0
 800a6ec:	dc08      	bgt.n	800a700 <__sflush_r+0xfc>
 800a6ee:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a6f2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800a6f6:	81a3      	strh	r3, [r4, #12]
 800a6f8:	f04f 30ff 	mov.w	r0, #4294967295
 800a6fc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a700:	4407      	add	r7, r0
 800a702:	eba8 0800 	sub.w	r8, r8, r0
 800a706:	e7e7      	b.n	800a6d8 <__sflush_r+0xd4>
 800a708:	20400001 	.word	0x20400001

0800a70c <_fflush_r>:
 800a70c:	b538      	push	{r3, r4, r5, lr}
 800a70e:	690b      	ldr	r3, [r1, #16]
 800a710:	4605      	mov	r5, r0
 800a712:	460c      	mov	r4, r1
 800a714:	b913      	cbnz	r3, 800a71c <_fflush_r+0x10>
 800a716:	2500      	movs	r5, #0
 800a718:	4628      	mov	r0, r5
 800a71a:	bd38      	pop	{r3, r4, r5, pc}
 800a71c:	b118      	cbz	r0, 800a726 <_fflush_r+0x1a>
 800a71e:	6a03      	ldr	r3, [r0, #32]
 800a720:	b90b      	cbnz	r3, 800a726 <_fflush_r+0x1a>
 800a722:	f7fd fa5f 	bl	8007be4 <__sinit>
 800a726:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a72a:	2b00      	cmp	r3, #0
 800a72c:	d0f3      	beq.n	800a716 <_fflush_r+0xa>
 800a72e:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800a730:	07d0      	lsls	r0, r2, #31
 800a732:	d404      	bmi.n	800a73e <_fflush_r+0x32>
 800a734:	0599      	lsls	r1, r3, #22
 800a736:	d402      	bmi.n	800a73e <_fflush_r+0x32>
 800a738:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800a73a:	f7fd fb6c 	bl	8007e16 <__retarget_lock_acquire_recursive>
 800a73e:	4628      	mov	r0, r5
 800a740:	4621      	mov	r1, r4
 800a742:	f7ff ff5f 	bl	800a604 <__sflush_r>
 800a746:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800a748:	07da      	lsls	r2, r3, #31
 800a74a:	4605      	mov	r5, r0
 800a74c:	d4e4      	bmi.n	800a718 <_fflush_r+0xc>
 800a74e:	89a3      	ldrh	r3, [r4, #12]
 800a750:	059b      	lsls	r3, r3, #22
 800a752:	d4e1      	bmi.n	800a718 <_fflush_r+0xc>
 800a754:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800a756:	f7fd fb5f 	bl	8007e18 <__retarget_lock_release_recursive>
 800a75a:	e7dd      	b.n	800a718 <_fflush_r+0xc>

0800a75c <memmove>:
 800a75c:	4288      	cmp	r0, r1
 800a75e:	b510      	push	{r4, lr}
 800a760:	eb01 0402 	add.w	r4, r1, r2
 800a764:	d902      	bls.n	800a76c <memmove+0x10>
 800a766:	4284      	cmp	r4, r0
 800a768:	4623      	mov	r3, r4
 800a76a:	d807      	bhi.n	800a77c <memmove+0x20>
 800a76c:	1e43      	subs	r3, r0, #1
 800a76e:	42a1      	cmp	r1, r4
 800a770:	d008      	beq.n	800a784 <memmove+0x28>
 800a772:	f811 2b01 	ldrb.w	r2, [r1], #1
 800a776:	f803 2f01 	strb.w	r2, [r3, #1]!
 800a77a:	e7f8      	b.n	800a76e <memmove+0x12>
 800a77c:	4402      	add	r2, r0
 800a77e:	4601      	mov	r1, r0
 800a780:	428a      	cmp	r2, r1
 800a782:	d100      	bne.n	800a786 <memmove+0x2a>
 800a784:	bd10      	pop	{r4, pc}
 800a786:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800a78a:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800a78e:	e7f7      	b.n	800a780 <memmove+0x24>

0800a790 <strncmp>:
 800a790:	b510      	push	{r4, lr}
 800a792:	b16a      	cbz	r2, 800a7b0 <strncmp+0x20>
 800a794:	3901      	subs	r1, #1
 800a796:	1884      	adds	r4, r0, r2
 800a798:	f810 2b01 	ldrb.w	r2, [r0], #1
 800a79c:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 800a7a0:	429a      	cmp	r2, r3
 800a7a2:	d103      	bne.n	800a7ac <strncmp+0x1c>
 800a7a4:	42a0      	cmp	r0, r4
 800a7a6:	d001      	beq.n	800a7ac <strncmp+0x1c>
 800a7a8:	2a00      	cmp	r2, #0
 800a7aa:	d1f5      	bne.n	800a798 <strncmp+0x8>
 800a7ac:	1ad0      	subs	r0, r2, r3
 800a7ae:	bd10      	pop	{r4, pc}
 800a7b0:	4610      	mov	r0, r2
 800a7b2:	e7fc      	b.n	800a7ae <strncmp+0x1e>

0800a7b4 <_sbrk_r>:
 800a7b4:	b538      	push	{r3, r4, r5, lr}
 800a7b6:	4d06      	ldr	r5, [pc, #24]	@ (800a7d0 <_sbrk_r+0x1c>)
 800a7b8:	2300      	movs	r3, #0
 800a7ba:	4604      	mov	r4, r0
 800a7bc:	4608      	mov	r0, r1
 800a7be:	602b      	str	r3, [r5, #0]
 800a7c0:	f7f7 fc90 	bl	80020e4 <_sbrk>
 800a7c4:	1c43      	adds	r3, r0, #1
 800a7c6:	d102      	bne.n	800a7ce <_sbrk_r+0x1a>
 800a7c8:	682b      	ldr	r3, [r5, #0]
 800a7ca:	b103      	cbz	r3, 800a7ce <_sbrk_r+0x1a>
 800a7cc:	6023      	str	r3, [r4, #0]
 800a7ce:	bd38      	pop	{r3, r4, r5, pc}
 800a7d0:	20001a94 	.word	0x20001a94
 800a7d4:	00000000 	.word	0x00000000

0800a7d8 <nan>:
 800a7d8:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 800a7e0 <nan+0x8>
 800a7dc:	4770      	bx	lr
 800a7de:	bf00      	nop
 800a7e0:	00000000 	.word	0x00000000
 800a7e4:	7ff80000 	.word	0x7ff80000

0800a7e8 <__assert_func>:
 800a7e8:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800a7ea:	4614      	mov	r4, r2
 800a7ec:	461a      	mov	r2, r3
 800a7ee:	4b09      	ldr	r3, [pc, #36]	@ (800a814 <__assert_func+0x2c>)
 800a7f0:	681b      	ldr	r3, [r3, #0]
 800a7f2:	4605      	mov	r5, r0
 800a7f4:	68d8      	ldr	r0, [r3, #12]
 800a7f6:	b14c      	cbz	r4, 800a80c <__assert_func+0x24>
 800a7f8:	4b07      	ldr	r3, [pc, #28]	@ (800a818 <__assert_func+0x30>)
 800a7fa:	9100      	str	r1, [sp, #0]
 800a7fc:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800a800:	4906      	ldr	r1, [pc, #24]	@ (800a81c <__assert_func+0x34>)
 800a802:	462b      	mov	r3, r5
 800a804:	f000 fba8 	bl	800af58 <fiprintf>
 800a808:	f000 fbb8 	bl	800af7c <abort>
 800a80c:	4b04      	ldr	r3, [pc, #16]	@ (800a820 <__assert_func+0x38>)
 800a80e:	461c      	mov	r4, r3
 800a810:	e7f3      	b.n	800a7fa <__assert_func+0x12>
 800a812:	bf00      	nop
 800a814:	20000024 	.word	0x20000024
 800a818:	0800b702 	.word	0x0800b702
 800a81c:	0800b70f 	.word	0x0800b70f
 800a820:	0800b73d 	.word	0x0800b73d

0800a824 <_calloc_r>:
 800a824:	b570      	push	{r4, r5, r6, lr}
 800a826:	fba1 5402 	umull	r5, r4, r1, r2
 800a82a:	b934      	cbnz	r4, 800a83a <_calloc_r+0x16>
 800a82c:	4629      	mov	r1, r5
 800a82e:	f7fe f9d7 	bl	8008be0 <_malloc_r>
 800a832:	4606      	mov	r6, r0
 800a834:	b928      	cbnz	r0, 800a842 <_calloc_r+0x1e>
 800a836:	4630      	mov	r0, r6
 800a838:	bd70      	pop	{r4, r5, r6, pc}
 800a83a:	220c      	movs	r2, #12
 800a83c:	6002      	str	r2, [r0, #0]
 800a83e:	2600      	movs	r6, #0
 800a840:	e7f9      	b.n	800a836 <_calloc_r+0x12>
 800a842:	462a      	mov	r2, r5
 800a844:	4621      	mov	r1, r4
 800a846:	f7fd fa68 	bl	8007d1a <memset>
 800a84a:	e7f4      	b.n	800a836 <_calloc_r+0x12>

0800a84c <rshift>:
 800a84c:	6903      	ldr	r3, [r0, #16]
 800a84e:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 800a852:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800a856:	ea4f 1261 	mov.w	r2, r1, asr #5
 800a85a:	f100 0414 	add.w	r4, r0, #20
 800a85e:	dd45      	ble.n	800a8ec <rshift+0xa0>
 800a860:	f011 011f 	ands.w	r1, r1, #31
 800a864:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 800a868:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 800a86c:	d10c      	bne.n	800a888 <rshift+0x3c>
 800a86e:	f100 0710 	add.w	r7, r0, #16
 800a872:	4629      	mov	r1, r5
 800a874:	42b1      	cmp	r1, r6
 800a876:	d334      	bcc.n	800a8e2 <rshift+0x96>
 800a878:	1a9b      	subs	r3, r3, r2
 800a87a:	009b      	lsls	r3, r3, #2
 800a87c:	1eea      	subs	r2, r5, #3
 800a87e:	4296      	cmp	r6, r2
 800a880:	bf38      	it	cc
 800a882:	2300      	movcc	r3, #0
 800a884:	4423      	add	r3, r4
 800a886:	e015      	b.n	800a8b4 <rshift+0x68>
 800a888:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 800a88c:	f1c1 0820 	rsb	r8, r1, #32
 800a890:	40cf      	lsrs	r7, r1
 800a892:	f105 0e04 	add.w	lr, r5, #4
 800a896:	46a1      	mov	r9, r4
 800a898:	4576      	cmp	r6, lr
 800a89a:	46f4      	mov	ip, lr
 800a89c:	d815      	bhi.n	800a8ca <rshift+0x7e>
 800a89e:	1a9a      	subs	r2, r3, r2
 800a8a0:	0092      	lsls	r2, r2, #2
 800a8a2:	3a04      	subs	r2, #4
 800a8a4:	3501      	adds	r5, #1
 800a8a6:	42ae      	cmp	r6, r5
 800a8a8:	bf38      	it	cc
 800a8aa:	2200      	movcc	r2, #0
 800a8ac:	18a3      	adds	r3, r4, r2
 800a8ae:	50a7      	str	r7, [r4, r2]
 800a8b0:	b107      	cbz	r7, 800a8b4 <rshift+0x68>
 800a8b2:	3304      	adds	r3, #4
 800a8b4:	1b1a      	subs	r2, r3, r4
 800a8b6:	42a3      	cmp	r3, r4
 800a8b8:	ea4f 02a2 	mov.w	r2, r2, asr #2
 800a8bc:	bf08      	it	eq
 800a8be:	2300      	moveq	r3, #0
 800a8c0:	6102      	str	r2, [r0, #16]
 800a8c2:	bf08      	it	eq
 800a8c4:	6143      	streq	r3, [r0, #20]
 800a8c6:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800a8ca:	f8dc c000 	ldr.w	ip, [ip]
 800a8ce:	fa0c fc08 	lsl.w	ip, ip, r8
 800a8d2:	ea4c 0707 	orr.w	r7, ip, r7
 800a8d6:	f849 7b04 	str.w	r7, [r9], #4
 800a8da:	f85e 7b04 	ldr.w	r7, [lr], #4
 800a8de:	40cf      	lsrs	r7, r1
 800a8e0:	e7da      	b.n	800a898 <rshift+0x4c>
 800a8e2:	f851 cb04 	ldr.w	ip, [r1], #4
 800a8e6:	f847 cf04 	str.w	ip, [r7, #4]!
 800a8ea:	e7c3      	b.n	800a874 <rshift+0x28>
 800a8ec:	4623      	mov	r3, r4
 800a8ee:	e7e1      	b.n	800a8b4 <rshift+0x68>

0800a8f0 <__hexdig_fun>:
 800a8f0:	f1a0 0330 	sub.w	r3, r0, #48	@ 0x30
 800a8f4:	2b09      	cmp	r3, #9
 800a8f6:	d802      	bhi.n	800a8fe <__hexdig_fun+0xe>
 800a8f8:	3820      	subs	r0, #32
 800a8fa:	b2c0      	uxtb	r0, r0
 800a8fc:	4770      	bx	lr
 800a8fe:	f1a0 0361 	sub.w	r3, r0, #97	@ 0x61
 800a902:	2b05      	cmp	r3, #5
 800a904:	d801      	bhi.n	800a90a <__hexdig_fun+0x1a>
 800a906:	3847      	subs	r0, #71	@ 0x47
 800a908:	e7f7      	b.n	800a8fa <__hexdig_fun+0xa>
 800a90a:	f1a0 0341 	sub.w	r3, r0, #65	@ 0x41
 800a90e:	2b05      	cmp	r3, #5
 800a910:	d801      	bhi.n	800a916 <__hexdig_fun+0x26>
 800a912:	3827      	subs	r0, #39	@ 0x27
 800a914:	e7f1      	b.n	800a8fa <__hexdig_fun+0xa>
 800a916:	2000      	movs	r0, #0
 800a918:	4770      	bx	lr
	...

0800a91c <__gethex>:
 800a91c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a920:	b085      	sub	sp, #20
 800a922:	468a      	mov	sl, r1
 800a924:	9302      	str	r3, [sp, #8]
 800a926:	680b      	ldr	r3, [r1, #0]
 800a928:	9001      	str	r0, [sp, #4]
 800a92a:	4690      	mov	r8, r2
 800a92c:	1c9c      	adds	r4, r3, #2
 800a92e:	46a1      	mov	r9, r4
 800a930:	f814 0b01 	ldrb.w	r0, [r4], #1
 800a934:	2830      	cmp	r0, #48	@ 0x30
 800a936:	d0fa      	beq.n	800a92e <__gethex+0x12>
 800a938:	eba9 0303 	sub.w	r3, r9, r3
 800a93c:	f1a3 0b02 	sub.w	fp, r3, #2
 800a940:	f7ff ffd6 	bl	800a8f0 <__hexdig_fun>
 800a944:	4605      	mov	r5, r0
 800a946:	2800      	cmp	r0, #0
 800a948:	d168      	bne.n	800aa1c <__gethex+0x100>
 800a94a:	49a0      	ldr	r1, [pc, #640]	@ (800abcc <__gethex+0x2b0>)
 800a94c:	2201      	movs	r2, #1
 800a94e:	4648      	mov	r0, r9
 800a950:	f7ff ff1e 	bl	800a790 <strncmp>
 800a954:	4607      	mov	r7, r0
 800a956:	2800      	cmp	r0, #0
 800a958:	d167      	bne.n	800aa2a <__gethex+0x10e>
 800a95a:	f899 0001 	ldrb.w	r0, [r9, #1]
 800a95e:	4626      	mov	r6, r4
 800a960:	f7ff ffc6 	bl	800a8f0 <__hexdig_fun>
 800a964:	2800      	cmp	r0, #0
 800a966:	d062      	beq.n	800aa2e <__gethex+0x112>
 800a968:	4623      	mov	r3, r4
 800a96a:	7818      	ldrb	r0, [r3, #0]
 800a96c:	2830      	cmp	r0, #48	@ 0x30
 800a96e:	4699      	mov	r9, r3
 800a970:	f103 0301 	add.w	r3, r3, #1
 800a974:	d0f9      	beq.n	800a96a <__gethex+0x4e>
 800a976:	f7ff ffbb 	bl	800a8f0 <__hexdig_fun>
 800a97a:	fab0 f580 	clz	r5, r0
 800a97e:	096d      	lsrs	r5, r5, #5
 800a980:	f04f 0b01 	mov.w	fp, #1
 800a984:	464a      	mov	r2, r9
 800a986:	4616      	mov	r6, r2
 800a988:	3201      	adds	r2, #1
 800a98a:	7830      	ldrb	r0, [r6, #0]
 800a98c:	f7ff ffb0 	bl	800a8f0 <__hexdig_fun>
 800a990:	2800      	cmp	r0, #0
 800a992:	d1f8      	bne.n	800a986 <__gethex+0x6a>
 800a994:	498d      	ldr	r1, [pc, #564]	@ (800abcc <__gethex+0x2b0>)
 800a996:	2201      	movs	r2, #1
 800a998:	4630      	mov	r0, r6
 800a99a:	f7ff fef9 	bl	800a790 <strncmp>
 800a99e:	2800      	cmp	r0, #0
 800a9a0:	d13f      	bne.n	800aa22 <__gethex+0x106>
 800a9a2:	b944      	cbnz	r4, 800a9b6 <__gethex+0x9a>
 800a9a4:	1c74      	adds	r4, r6, #1
 800a9a6:	4622      	mov	r2, r4
 800a9a8:	4616      	mov	r6, r2
 800a9aa:	3201      	adds	r2, #1
 800a9ac:	7830      	ldrb	r0, [r6, #0]
 800a9ae:	f7ff ff9f 	bl	800a8f0 <__hexdig_fun>
 800a9b2:	2800      	cmp	r0, #0
 800a9b4:	d1f8      	bne.n	800a9a8 <__gethex+0x8c>
 800a9b6:	1ba4      	subs	r4, r4, r6
 800a9b8:	00a7      	lsls	r7, r4, #2
 800a9ba:	7833      	ldrb	r3, [r6, #0]
 800a9bc:	f003 03df 	and.w	r3, r3, #223	@ 0xdf
 800a9c0:	2b50      	cmp	r3, #80	@ 0x50
 800a9c2:	d13e      	bne.n	800aa42 <__gethex+0x126>
 800a9c4:	7873      	ldrb	r3, [r6, #1]
 800a9c6:	2b2b      	cmp	r3, #43	@ 0x2b
 800a9c8:	d033      	beq.n	800aa32 <__gethex+0x116>
 800a9ca:	2b2d      	cmp	r3, #45	@ 0x2d
 800a9cc:	d034      	beq.n	800aa38 <__gethex+0x11c>
 800a9ce:	1c71      	adds	r1, r6, #1
 800a9d0:	2400      	movs	r4, #0
 800a9d2:	7808      	ldrb	r0, [r1, #0]
 800a9d4:	f7ff ff8c 	bl	800a8f0 <__hexdig_fun>
 800a9d8:	1e43      	subs	r3, r0, #1
 800a9da:	b2db      	uxtb	r3, r3
 800a9dc:	2b18      	cmp	r3, #24
 800a9de:	d830      	bhi.n	800aa42 <__gethex+0x126>
 800a9e0:	f1a0 0210 	sub.w	r2, r0, #16
 800a9e4:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 800a9e8:	f7ff ff82 	bl	800a8f0 <__hexdig_fun>
 800a9ec:	f100 3cff 	add.w	ip, r0, #4294967295
 800a9f0:	fa5f fc8c 	uxtb.w	ip, ip
 800a9f4:	f1bc 0f18 	cmp.w	ip, #24
 800a9f8:	f04f 030a 	mov.w	r3, #10
 800a9fc:	d91e      	bls.n	800aa3c <__gethex+0x120>
 800a9fe:	b104      	cbz	r4, 800aa02 <__gethex+0xe6>
 800aa00:	4252      	negs	r2, r2
 800aa02:	4417      	add	r7, r2
 800aa04:	f8ca 1000 	str.w	r1, [sl]
 800aa08:	b1ed      	cbz	r5, 800aa46 <__gethex+0x12a>
 800aa0a:	f1bb 0f00 	cmp.w	fp, #0
 800aa0e:	bf0c      	ite	eq
 800aa10:	2506      	moveq	r5, #6
 800aa12:	2500      	movne	r5, #0
 800aa14:	4628      	mov	r0, r5
 800aa16:	b005      	add	sp, #20
 800aa18:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800aa1c:	2500      	movs	r5, #0
 800aa1e:	462c      	mov	r4, r5
 800aa20:	e7b0      	b.n	800a984 <__gethex+0x68>
 800aa22:	2c00      	cmp	r4, #0
 800aa24:	d1c7      	bne.n	800a9b6 <__gethex+0x9a>
 800aa26:	4627      	mov	r7, r4
 800aa28:	e7c7      	b.n	800a9ba <__gethex+0x9e>
 800aa2a:	464e      	mov	r6, r9
 800aa2c:	462f      	mov	r7, r5
 800aa2e:	2501      	movs	r5, #1
 800aa30:	e7c3      	b.n	800a9ba <__gethex+0x9e>
 800aa32:	2400      	movs	r4, #0
 800aa34:	1cb1      	adds	r1, r6, #2
 800aa36:	e7cc      	b.n	800a9d2 <__gethex+0xb6>
 800aa38:	2401      	movs	r4, #1
 800aa3a:	e7fb      	b.n	800aa34 <__gethex+0x118>
 800aa3c:	fb03 0002 	mla	r0, r3, r2, r0
 800aa40:	e7ce      	b.n	800a9e0 <__gethex+0xc4>
 800aa42:	4631      	mov	r1, r6
 800aa44:	e7de      	b.n	800aa04 <__gethex+0xe8>
 800aa46:	eba6 0309 	sub.w	r3, r6, r9
 800aa4a:	3b01      	subs	r3, #1
 800aa4c:	4629      	mov	r1, r5
 800aa4e:	2b07      	cmp	r3, #7
 800aa50:	dc0a      	bgt.n	800aa68 <__gethex+0x14c>
 800aa52:	9801      	ldr	r0, [sp, #4]
 800aa54:	f7fe f950 	bl	8008cf8 <_Balloc>
 800aa58:	4604      	mov	r4, r0
 800aa5a:	b940      	cbnz	r0, 800aa6e <__gethex+0x152>
 800aa5c:	4b5c      	ldr	r3, [pc, #368]	@ (800abd0 <__gethex+0x2b4>)
 800aa5e:	4602      	mov	r2, r0
 800aa60:	21e4      	movs	r1, #228	@ 0xe4
 800aa62:	485c      	ldr	r0, [pc, #368]	@ (800abd4 <__gethex+0x2b8>)
 800aa64:	f7ff fec0 	bl	800a7e8 <__assert_func>
 800aa68:	3101      	adds	r1, #1
 800aa6a:	105b      	asrs	r3, r3, #1
 800aa6c:	e7ef      	b.n	800aa4e <__gethex+0x132>
 800aa6e:	f100 0a14 	add.w	sl, r0, #20
 800aa72:	2300      	movs	r3, #0
 800aa74:	4655      	mov	r5, sl
 800aa76:	469b      	mov	fp, r3
 800aa78:	45b1      	cmp	r9, r6
 800aa7a:	d337      	bcc.n	800aaec <__gethex+0x1d0>
 800aa7c:	f845 bb04 	str.w	fp, [r5], #4
 800aa80:	eba5 050a 	sub.w	r5, r5, sl
 800aa84:	10ad      	asrs	r5, r5, #2
 800aa86:	6125      	str	r5, [r4, #16]
 800aa88:	4658      	mov	r0, fp
 800aa8a:	f7fe fa27 	bl	8008edc <__hi0bits>
 800aa8e:	016d      	lsls	r5, r5, #5
 800aa90:	f8d8 6000 	ldr.w	r6, [r8]
 800aa94:	1a2d      	subs	r5, r5, r0
 800aa96:	42b5      	cmp	r5, r6
 800aa98:	dd54      	ble.n	800ab44 <__gethex+0x228>
 800aa9a:	1bad      	subs	r5, r5, r6
 800aa9c:	4629      	mov	r1, r5
 800aa9e:	4620      	mov	r0, r4
 800aaa0:	f7fe fdb3 	bl	800960a <__any_on>
 800aaa4:	4681      	mov	r9, r0
 800aaa6:	b178      	cbz	r0, 800aac8 <__gethex+0x1ac>
 800aaa8:	1e6b      	subs	r3, r5, #1
 800aaaa:	1159      	asrs	r1, r3, #5
 800aaac:	f003 021f 	and.w	r2, r3, #31
 800aab0:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 800aab4:	f04f 0901 	mov.w	r9, #1
 800aab8:	fa09 f202 	lsl.w	r2, r9, r2
 800aabc:	420a      	tst	r2, r1
 800aabe:	d003      	beq.n	800aac8 <__gethex+0x1ac>
 800aac0:	454b      	cmp	r3, r9
 800aac2:	dc36      	bgt.n	800ab32 <__gethex+0x216>
 800aac4:	f04f 0902 	mov.w	r9, #2
 800aac8:	4629      	mov	r1, r5
 800aaca:	4620      	mov	r0, r4
 800aacc:	f7ff febe 	bl	800a84c <rshift>
 800aad0:	442f      	add	r7, r5
 800aad2:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800aad6:	42bb      	cmp	r3, r7
 800aad8:	da42      	bge.n	800ab60 <__gethex+0x244>
 800aada:	9801      	ldr	r0, [sp, #4]
 800aadc:	4621      	mov	r1, r4
 800aade:	f7fe f94b 	bl	8008d78 <_Bfree>
 800aae2:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800aae4:	2300      	movs	r3, #0
 800aae6:	6013      	str	r3, [r2, #0]
 800aae8:	25a3      	movs	r5, #163	@ 0xa3
 800aaea:	e793      	b.n	800aa14 <__gethex+0xf8>
 800aaec:	f816 2d01 	ldrb.w	r2, [r6, #-1]!
 800aaf0:	2a2e      	cmp	r2, #46	@ 0x2e
 800aaf2:	d012      	beq.n	800ab1a <__gethex+0x1fe>
 800aaf4:	2b20      	cmp	r3, #32
 800aaf6:	d104      	bne.n	800ab02 <__gethex+0x1e6>
 800aaf8:	f845 bb04 	str.w	fp, [r5], #4
 800aafc:	f04f 0b00 	mov.w	fp, #0
 800ab00:	465b      	mov	r3, fp
 800ab02:	7830      	ldrb	r0, [r6, #0]
 800ab04:	9303      	str	r3, [sp, #12]
 800ab06:	f7ff fef3 	bl	800a8f0 <__hexdig_fun>
 800ab0a:	9b03      	ldr	r3, [sp, #12]
 800ab0c:	f000 000f 	and.w	r0, r0, #15
 800ab10:	4098      	lsls	r0, r3
 800ab12:	ea4b 0b00 	orr.w	fp, fp, r0
 800ab16:	3304      	adds	r3, #4
 800ab18:	e7ae      	b.n	800aa78 <__gethex+0x15c>
 800ab1a:	45b1      	cmp	r9, r6
 800ab1c:	d8ea      	bhi.n	800aaf4 <__gethex+0x1d8>
 800ab1e:	492b      	ldr	r1, [pc, #172]	@ (800abcc <__gethex+0x2b0>)
 800ab20:	9303      	str	r3, [sp, #12]
 800ab22:	2201      	movs	r2, #1
 800ab24:	4630      	mov	r0, r6
 800ab26:	f7ff fe33 	bl	800a790 <strncmp>
 800ab2a:	9b03      	ldr	r3, [sp, #12]
 800ab2c:	2800      	cmp	r0, #0
 800ab2e:	d1e1      	bne.n	800aaf4 <__gethex+0x1d8>
 800ab30:	e7a2      	b.n	800aa78 <__gethex+0x15c>
 800ab32:	1ea9      	subs	r1, r5, #2
 800ab34:	4620      	mov	r0, r4
 800ab36:	f7fe fd68 	bl	800960a <__any_on>
 800ab3a:	2800      	cmp	r0, #0
 800ab3c:	d0c2      	beq.n	800aac4 <__gethex+0x1a8>
 800ab3e:	f04f 0903 	mov.w	r9, #3
 800ab42:	e7c1      	b.n	800aac8 <__gethex+0x1ac>
 800ab44:	da09      	bge.n	800ab5a <__gethex+0x23e>
 800ab46:	1b75      	subs	r5, r6, r5
 800ab48:	4621      	mov	r1, r4
 800ab4a:	9801      	ldr	r0, [sp, #4]
 800ab4c:	462a      	mov	r2, r5
 800ab4e:	f7fe fb23 	bl	8009198 <__lshift>
 800ab52:	1b7f      	subs	r7, r7, r5
 800ab54:	4604      	mov	r4, r0
 800ab56:	f100 0a14 	add.w	sl, r0, #20
 800ab5a:	f04f 0900 	mov.w	r9, #0
 800ab5e:	e7b8      	b.n	800aad2 <__gethex+0x1b6>
 800ab60:	f8d8 5004 	ldr.w	r5, [r8, #4]
 800ab64:	42bd      	cmp	r5, r7
 800ab66:	dd6f      	ble.n	800ac48 <__gethex+0x32c>
 800ab68:	1bed      	subs	r5, r5, r7
 800ab6a:	42ae      	cmp	r6, r5
 800ab6c:	dc34      	bgt.n	800abd8 <__gethex+0x2bc>
 800ab6e:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800ab72:	2b02      	cmp	r3, #2
 800ab74:	d022      	beq.n	800abbc <__gethex+0x2a0>
 800ab76:	2b03      	cmp	r3, #3
 800ab78:	d024      	beq.n	800abc4 <__gethex+0x2a8>
 800ab7a:	2b01      	cmp	r3, #1
 800ab7c:	d115      	bne.n	800abaa <__gethex+0x28e>
 800ab7e:	42ae      	cmp	r6, r5
 800ab80:	d113      	bne.n	800abaa <__gethex+0x28e>
 800ab82:	2e01      	cmp	r6, #1
 800ab84:	d10b      	bne.n	800ab9e <__gethex+0x282>
 800ab86:	9a02      	ldr	r2, [sp, #8]
 800ab88:	f8d8 3004 	ldr.w	r3, [r8, #4]
 800ab8c:	6013      	str	r3, [r2, #0]
 800ab8e:	2301      	movs	r3, #1
 800ab90:	6123      	str	r3, [r4, #16]
 800ab92:	f8ca 3000 	str.w	r3, [sl]
 800ab96:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800ab98:	2562      	movs	r5, #98	@ 0x62
 800ab9a:	601c      	str	r4, [r3, #0]
 800ab9c:	e73a      	b.n	800aa14 <__gethex+0xf8>
 800ab9e:	1e71      	subs	r1, r6, #1
 800aba0:	4620      	mov	r0, r4
 800aba2:	f7fe fd32 	bl	800960a <__any_on>
 800aba6:	2800      	cmp	r0, #0
 800aba8:	d1ed      	bne.n	800ab86 <__gethex+0x26a>
 800abaa:	9801      	ldr	r0, [sp, #4]
 800abac:	4621      	mov	r1, r4
 800abae:	f7fe f8e3 	bl	8008d78 <_Bfree>
 800abb2:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800abb4:	2300      	movs	r3, #0
 800abb6:	6013      	str	r3, [r2, #0]
 800abb8:	2550      	movs	r5, #80	@ 0x50
 800abba:	e72b      	b.n	800aa14 <__gethex+0xf8>
 800abbc:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800abbe:	2b00      	cmp	r3, #0
 800abc0:	d1f3      	bne.n	800abaa <__gethex+0x28e>
 800abc2:	e7e0      	b.n	800ab86 <__gethex+0x26a>
 800abc4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800abc6:	2b00      	cmp	r3, #0
 800abc8:	d1dd      	bne.n	800ab86 <__gethex+0x26a>
 800abca:	e7ee      	b.n	800abaa <__gethex+0x28e>
 800abcc:	0800b6e7 	.word	0x0800b6e7
 800abd0:	0800b67d 	.word	0x0800b67d
 800abd4:	0800b73e 	.word	0x0800b73e
 800abd8:	1e6f      	subs	r7, r5, #1
 800abda:	f1b9 0f00 	cmp.w	r9, #0
 800abde:	d130      	bne.n	800ac42 <__gethex+0x326>
 800abe0:	b127      	cbz	r7, 800abec <__gethex+0x2d0>
 800abe2:	4639      	mov	r1, r7
 800abe4:	4620      	mov	r0, r4
 800abe6:	f7fe fd10 	bl	800960a <__any_on>
 800abea:	4681      	mov	r9, r0
 800abec:	117a      	asrs	r2, r7, #5
 800abee:	2301      	movs	r3, #1
 800abf0:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 800abf4:	f007 071f 	and.w	r7, r7, #31
 800abf8:	40bb      	lsls	r3, r7
 800abfa:	4213      	tst	r3, r2
 800abfc:	4629      	mov	r1, r5
 800abfe:	4620      	mov	r0, r4
 800ac00:	bf18      	it	ne
 800ac02:	f049 0902 	orrne.w	r9, r9, #2
 800ac06:	f7ff fe21 	bl	800a84c <rshift>
 800ac0a:	f8d8 7004 	ldr.w	r7, [r8, #4]
 800ac0e:	1b76      	subs	r6, r6, r5
 800ac10:	2502      	movs	r5, #2
 800ac12:	f1b9 0f00 	cmp.w	r9, #0
 800ac16:	d047      	beq.n	800aca8 <__gethex+0x38c>
 800ac18:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800ac1c:	2b02      	cmp	r3, #2
 800ac1e:	d015      	beq.n	800ac4c <__gethex+0x330>
 800ac20:	2b03      	cmp	r3, #3
 800ac22:	d017      	beq.n	800ac54 <__gethex+0x338>
 800ac24:	2b01      	cmp	r3, #1
 800ac26:	d109      	bne.n	800ac3c <__gethex+0x320>
 800ac28:	f019 0f02 	tst.w	r9, #2
 800ac2c:	d006      	beq.n	800ac3c <__gethex+0x320>
 800ac2e:	f8da 3000 	ldr.w	r3, [sl]
 800ac32:	ea49 0903 	orr.w	r9, r9, r3
 800ac36:	f019 0f01 	tst.w	r9, #1
 800ac3a:	d10e      	bne.n	800ac5a <__gethex+0x33e>
 800ac3c:	f045 0510 	orr.w	r5, r5, #16
 800ac40:	e032      	b.n	800aca8 <__gethex+0x38c>
 800ac42:	f04f 0901 	mov.w	r9, #1
 800ac46:	e7d1      	b.n	800abec <__gethex+0x2d0>
 800ac48:	2501      	movs	r5, #1
 800ac4a:	e7e2      	b.n	800ac12 <__gethex+0x2f6>
 800ac4c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800ac4e:	f1c3 0301 	rsb	r3, r3, #1
 800ac52:	930f      	str	r3, [sp, #60]	@ 0x3c
 800ac54:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800ac56:	2b00      	cmp	r3, #0
 800ac58:	d0f0      	beq.n	800ac3c <__gethex+0x320>
 800ac5a:	f8d4 b010 	ldr.w	fp, [r4, #16]
 800ac5e:	f104 0314 	add.w	r3, r4, #20
 800ac62:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 800ac66:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 800ac6a:	f04f 0c00 	mov.w	ip, #0
 800ac6e:	4618      	mov	r0, r3
 800ac70:	f853 2b04 	ldr.w	r2, [r3], #4
 800ac74:	f1b2 3fff 	cmp.w	r2, #4294967295
 800ac78:	d01b      	beq.n	800acb2 <__gethex+0x396>
 800ac7a:	3201      	adds	r2, #1
 800ac7c:	6002      	str	r2, [r0, #0]
 800ac7e:	2d02      	cmp	r5, #2
 800ac80:	f104 0314 	add.w	r3, r4, #20
 800ac84:	d13c      	bne.n	800ad00 <__gethex+0x3e4>
 800ac86:	f8d8 2000 	ldr.w	r2, [r8]
 800ac8a:	3a01      	subs	r2, #1
 800ac8c:	42b2      	cmp	r2, r6
 800ac8e:	d109      	bne.n	800aca4 <__gethex+0x388>
 800ac90:	1171      	asrs	r1, r6, #5
 800ac92:	2201      	movs	r2, #1
 800ac94:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800ac98:	f006 061f 	and.w	r6, r6, #31
 800ac9c:	fa02 f606 	lsl.w	r6, r2, r6
 800aca0:	421e      	tst	r6, r3
 800aca2:	d13a      	bne.n	800ad1a <__gethex+0x3fe>
 800aca4:	f045 0520 	orr.w	r5, r5, #32
 800aca8:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800acaa:	601c      	str	r4, [r3, #0]
 800acac:	9b02      	ldr	r3, [sp, #8]
 800acae:	601f      	str	r7, [r3, #0]
 800acb0:	e6b0      	b.n	800aa14 <__gethex+0xf8>
 800acb2:	4299      	cmp	r1, r3
 800acb4:	f843 cc04 	str.w	ip, [r3, #-4]
 800acb8:	d8d9      	bhi.n	800ac6e <__gethex+0x352>
 800acba:	68a3      	ldr	r3, [r4, #8]
 800acbc:	459b      	cmp	fp, r3
 800acbe:	db17      	blt.n	800acf0 <__gethex+0x3d4>
 800acc0:	6861      	ldr	r1, [r4, #4]
 800acc2:	9801      	ldr	r0, [sp, #4]
 800acc4:	3101      	adds	r1, #1
 800acc6:	f7fe f817 	bl	8008cf8 <_Balloc>
 800acca:	4681      	mov	r9, r0
 800accc:	b918      	cbnz	r0, 800acd6 <__gethex+0x3ba>
 800acce:	4b1a      	ldr	r3, [pc, #104]	@ (800ad38 <__gethex+0x41c>)
 800acd0:	4602      	mov	r2, r0
 800acd2:	2184      	movs	r1, #132	@ 0x84
 800acd4:	e6c5      	b.n	800aa62 <__gethex+0x146>
 800acd6:	6922      	ldr	r2, [r4, #16]
 800acd8:	3202      	adds	r2, #2
 800acda:	f104 010c 	add.w	r1, r4, #12
 800acde:	0092      	lsls	r2, r2, #2
 800ace0:	300c      	adds	r0, #12
 800ace2:	f7fd f89a 	bl	8007e1a <memcpy>
 800ace6:	4621      	mov	r1, r4
 800ace8:	9801      	ldr	r0, [sp, #4]
 800acea:	f7fe f845 	bl	8008d78 <_Bfree>
 800acee:	464c      	mov	r4, r9
 800acf0:	6923      	ldr	r3, [r4, #16]
 800acf2:	1c5a      	adds	r2, r3, #1
 800acf4:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800acf8:	6122      	str	r2, [r4, #16]
 800acfa:	2201      	movs	r2, #1
 800acfc:	615a      	str	r2, [r3, #20]
 800acfe:	e7be      	b.n	800ac7e <__gethex+0x362>
 800ad00:	6922      	ldr	r2, [r4, #16]
 800ad02:	455a      	cmp	r2, fp
 800ad04:	dd0b      	ble.n	800ad1e <__gethex+0x402>
 800ad06:	2101      	movs	r1, #1
 800ad08:	4620      	mov	r0, r4
 800ad0a:	f7ff fd9f 	bl	800a84c <rshift>
 800ad0e:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800ad12:	3701      	adds	r7, #1
 800ad14:	42bb      	cmp	r3, r7
 800ad16:	f6ff aee0 	blt.w	800aada <__gethex+0x1be>
 800ad1a:	2501      	movs	r5, #1
 800ad1c:	e7c2      	b.n	800aca4 <__gethex+0x388>
 800ad1e:	f016 061f 	ands.w	r6, r6, #31
 800ad22:	d0fa      	beq.n	800ad1a <__gethex+0x3fe>
 800ad24:	4453      	add	r3, sl
 800ad26:	f1c6 0620 	rsb	r6, r6, #32
 800ad2a:	f853 0c04 	ldr.w	r0, [r3, #-4]
 800ad2e:	f7fe f8d5 	bl	8008edc <__hi0bits>
 800ad32:	42b0      	cmp	r0, r6
 800ad34:	dbe7      	blt.n	800ad06 <__gethex+0x3ea>
 800ad36:	e7f0      	b.n	800ad1a <__gethex+0x3fe>
 800ad38:	0800b67d 	.word	0x0800b67d

0800ad3c <L_shift>:
 800ad3c:	f1c2 0208 	rsb	r2, r2, #8
 800ad40:	0092      	lsls	r2, r2, #2
 800ad42:	b570      	push	{r4, r5, r6, lr}
 800ad44:	f1c2 0620 	rsb	r6, r2, #32
 800ad48:	6843      	ldr	r3, [r0, #4]
 800ad4a:	6804      	ldr	r4, [r0, #0]
 800ad4c:	fa03 f506 	lsl.w	r5, r3, r6
 800ad50:	432c      	orrs	r4, r5
 800ad52:	40d3      	lsrs	r3, r2
 800ad54:	6004      	str	r4, [r0, #0]
 800ad56:	f840 3f04 	str.w	r3, [r0, #4]!
 800ad5a:	4288      	cmp	r0, r1
 800ad5c:	d3f4      	bcc.n	800ad48 <L_shift+0xc>
 800ad5e:	bd70      	pop	{r4, r5, r6, pc}

0800ad60 <__match>:
 800ad60:	b530      	push	{r4, r5, lr}
 800ad62:	6803      	ldr	r3, [r0, #0]
 800ad64:	3301      	adds	r3, #1
 800ad66:	f811 4b01 	ldrb.w	r4, [r1], #1
 800ad6a:	b914      	cbnz	r4, 800ad72 <__match+0x12>
 800ad6c:	6003      	str	r3, [r0, #0]
 800ad6e:	2001      	movs	r0, #1
 800ad70:	bd30      	pop	{r4, r5, pc}
 800ad72:	f813 2b01 	ldrb.w	r2, [r3], #1
 800ad76:	f1a2 0541 	sub.w	r5, r2, #65	@ 0x41
 800ad7a:	2d19      	cmp	r5, #25
 800ad7c:	bf98      	it	ls
 800ad7e:	3220      	addls	r2, #32
 800ad80:	42a2      	cmp	r2, r4
 800ad82:	d0f0      	beq.n	800ad66 <__match+0x6>
 800ad84:	2000      	movs	r0, #0
 800ad86:	e7f3      	b.n	800ad70 <__match+0x10>

0800ad88 <__hexnan>:
 800ad88:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ad8c:	680b      	ldr	r3, [r1, #0]
 800ad8e:	6801      	ldr	r1, [r0, #0]
 800ad90:	115e      	asrs	r6, r3, #5
 800ad92:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 800ad96:	f013 031f 	ands.w	r3, r3, #31
 800ad9a:	b087      	sub	sp, #28
 800ad9c:	bf18      	it	ne
 800ad9e:	3604      	addne	r6, #4
 800ada0:	2500      	movs	r5, #0
 800ada2:	1f37      	subs	r7, r6, #4
 800ada4:	4682      	mov	sl, r0
 800ada6:	4690      	mov	r8, r2
 800ada8:	9301      	str	r3, [sp, #4]
 800adaa:	f846 5c04 	str.w	r5, [r6, #-4]
 800adae:	46b9      	mov	r9, r7
 800adb0:	463c      	mov	r4, r7
 800adb2:	9502      	str	r5, [sp, #8]
 800adb4:	46ab      	mov	fp, r5
 800adb6:	784a      	ldrb	r2, [r1, #1]
 800adb8:	1c4b      	adds	r3, r1, #1
 800adba:	9303      	str	r3, [sp, #12]
 800adbc:	b342      	cbz	r2, 800ae10 <__hexnan+0x88>
 800adbe:	4610      	mov	r0, r2
 800adc0:	9105      	str	r1, [sp, #20]
 800adc2:	9204      	str	r2, [sp, #16]
 800adc4:	f7ff fd94 	bl	800a8f0 <__hexdig_fun>
 800adc8:	2800      	cmp	r0, #0
 800adca:	d151      	bne.n	800ae70 <__hexnan+0xe8>
 800adcc:	9a04      	ldr	r2, [sp, #16]
 800adce:	9905      	ldr	r1, [sp, #20]
 800add0:	2a20      	cmp	r2, #32
 800add2:	d818      	bhi.n	800ae06 <__hexnan+0x7e>
 800add4:	9b02      	ldr	r3, [sp, #8]
 800add6:	459b      	cmp	fp, r3
 800add8:	dd13      	ble.n	800ae02 <__hexnan+0x7a>
 800adda:	454c      	cmp	r4, r9
 800addc:	d206      	bcs.n	800adec <__hexnan+0x64>
 800adde:	2d07      	cmp	r5, #7
 800ade0:	dc04      	bgt.n	800adec <__hexnan+0x64>
 800ade2:	462a      	mov	r2, r5
 800ade4:	4649      	mov	r1, r9
 800ade6:	4620      	mov	r0, r4
 800ade8:	f7ff ffa8 	bl	800ad3c <L_shift>
 800adec:	4544      	cmp	r4, r8
 800adee:	d952      	bls.n	800ae96 <__hexnan+0x10e>
 800adf0:	2300      	movs	r3, #0
 800adf2:	f1a4 0904 	sub.w	r9, r4, #4
 800adf6:	f844 3c04 	str.w	r3, [r4, #-4]
 800adfa:	f8cd b008 	str.w	fp, [sp, #8]
 800adfe:	464c      	mov	r4, r9
 800ae00:	461d      	mov	r5, r3
 800ae02:	9903      	ldr	r1, [sp, #12]
 800ae04:	e7d7      	b.n	800adb6 <__hexnan+0x2e>
 800ae06:	2a29      	cmp	r2, #41	@ 0x29
 800ae08:	d157      	bne.n	800aeba <__hexnan+0x132>
 800ae0a:	3102      	adds	r1, #2
 800ae0c:	f8ca 1000 	str.w	r1, [sl]
 800ae10:	f1bb 0f00 	cmp.w	fp, #0
 800ae14:	d051      	beq.n	800aeba <__hexnan+0x132>
 800ae16:	454c      	cmp	r4, r9
 800ae18:	d206      	bcs.n	800ae28 <__hexnan+0xa0>
 800ae1a:	2d07      	cmp	r5, #7
 800ae1c:	dc04      	bgt.n	800ae28 <__hexnan+0xa0>
 800ae1e:	462a      	mov	r2, r5
 800ae20:	4649      	mov	r1, r9
 800ae22:	4620      	mov	r0, r4
 800ae24:	f7ff ff8a 	bl	800ad3c <L_shift>
 800ae28:	4544      	cmp	r4, r8
 800ae2a:	d936      	bls.n	800ae9a <__hexnan+0x112>
 800ae2c:	f1a8 0204 	sub.w	r2, r8, #4
 800ae30:	4623      	mov	r3, r4
 800ae32:	f853 1b04 	ldr.w	r1, [r3], #4
 800ae36:	f842 1f04 	str.w	r1, [r2, #4]!
 800ae3a:	429f      	cmp	r7, r3
 800ae3c:	d2f9      	bcs.n	800ae32 <__hexnan+0xaa>
 800ae3e:	1b3b      	subs	r3, r7, r4
 800ae40:	f023 0303 	bic.w	r3, r3, #3
 800ae44:	3304      	adds	r3, #4
 800ae46:	3401      	adds	r4, #1
 800ae48:	3e03      	subs	r6, #3
 800ae4a:	42b4      	cmp	r4, r6
 800ae4c:	bf88      	it	hi
 800ae4e:	2304      	movhi	r3, #4
 800ae50:	4443      	add	r3, r8
 800ae52:	2200      	movs	r2, #0
 800ae54:	f843 2b04 	str.w	r2, [r3], #4
 800ae58:	429f      	cmp	r7, r3
 800ae5a:	d2fb      	bcs.n	800ae54 <__hexnan+0xcc>
 800ae5c:	683b      	ldr	r3, [r7, #0]
 800ae5e:	b91b      	cbnz	r3, 800ae68 <__hexnan+0xe0>
 800ae60:	4547      	cmp	r7, r8
 800ae62:	d128      	bne.n	800aeb6 <__hexnan+0x12e>
 800ae64:	2301      	movs	r3, #1
 800ae66:	603b      	str	r3, [r7, #0]
 800ae68:	2005      	movs	r0, #5
 800ae6a:	b007      	add	sp, #28
 800ae6c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ae70:	3501      	adds	r5, #1
 800ae72:	2d08      	cmp	r5, #8
 800ae74:	f10b 0b01 	add.w	fp, fp, #1
 800ae78:	dd06      	ble.n	800ae88 <__hexnan+0x100>
 800ae7a:	4544      	cmp	r4, r8
 800ae7c:	d9c1      	bls.n	800ae02 <__hexnan+0x7a>
 800ae7e:	2300      	movs	r3, #0
 800ae80:	f844 3c04 	str.w	r3, [r4, #-4]
 800ae84:	2501      	movs	r5, #1
 800ae86:	3c04      	subs	r4, #4
 800ae88:	6822      	ldr	r2, [r4, #0]
 800ae8a:	f000 000f 	and.w	r0, r0, #15
 800ae8e:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 800ae92:	6020      	str	r0, [r4, #0]
 800ae94:	e7b5      	b.n	800ae02 <__hexnan+0x7a>
 800ae96:	2508      	movs	r5, #8
 800ae98:	e7b3      	b.n	800ae02 <__hexnan+0x7a>
 800ae9a:	9b01      	ldr	r3, [sp, #4]
 800ae9c:	2b00      	cmp	r3, #0
 800ae9e:	d0dd      	beq.n	800ae5c <__hexnan+0xd4>
 800aea0:	f1c3 0320 	rsb	r3, r3, #32
 800aea4:	f04f 32ff 	mov.w	r2, #4294967295
 800aea8:	40da      	lsrs	r2, r3
 800aeaa:	f856 3c04 	ldr.w	r3, [r6, #-4]
 800aeae:	4013      	ands	r3, r2
 800aeb0:	f846 3c04 	str.w	r3, [r6, #-4]
 800aeb4:	e7d2      	b.n	800ae5c <__hexnan+0xd4>
 800aeb6:	3f04      	subs	r7, #4
 800aeb8:	e7d0      	b.n	800ae5c <__hexnan+0xd4>
 800aeba:	2004      	movs	r0, #4
 800aebc:	e7d5      	b.n	800ae6a <__hexnan+0xe2>

0800aebe <__ascii_mbtowc>:
 800aebe:	b082      	sub	sp, #8
 800aec0:	b901      	cbnz	r1, 800aec4 <__ascii_mbtowc+0x6>
 800aec2:	a901      	add	r1, sp, #4
 800aec4:	b142      	cbz	r2, 800aed8 <__ascii_mbtowc+0x1a>
 800aec6:	b14b      	cbz	r3, 800aedc <__ascii_mbtowc+0x1e>
 800aec8:	7813      	ldrb	r3, [r2, #0]
 800aeca:	600b      	str	r3, [r1, #0]
 800aecc:	7812      	ldrb	r2, [r2, #0]
 800aece:	1e10      	subs	r0, r2, #0
 800aed0:	bf18      	it	ne
 800aed2:	2001      	movne	r0, #1
 800aed4:	b002      	add	sp, #8
 800aed6:	4770      	bx	lr
 800aed8:	4610      	mov	r0, r2
 800aeda:	e7fb      	b.n	800aed4 <__ascii_mbtowc+0x16>
 800aedc:	f06f 0001 	mvn.w	r0, #1
 800aee0:	e7f8      	b.n	800aed4 <__ascii_mbtowc+0x16>

0800aee2 <_realloc_r>:
 800aee2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800aee6:	4607      	mov	r7, r0
 800aee8:	4614      	mov	r4, r2
 800aeea:	460d      	mov	r5, r1
 800aeec:	b921      	cbnz	r1, 800aef8 <_realloc_r+0x16>
 800aeee:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800aef2:	4611      	mov	r1, r2
 800aef4:	f7fd be74 	b.w	8008be0 <_malloc_r>
 800aef8:	b92a      	cbnz	r2, 800af06 <_realloc_r+0x24>
 800aefa:	f7fd fdfd 	bl	8008af8 <_free_r>
 800aefe:	4625      	mov	r5, r4
 800af00:	4628      	mov	r0, r5
 800af02:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800af06:	f000 f840 	bl	800af8a <_malloc_usable_size_r>
 800af0a:	4284      	cmp	r4, r0
 800af0c:	4606      	mov	r6, r0
 800af0e:	d802      	bhi.n	800af16 <_realloc_r+0x34>
 800af10:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800af14:	d8f4      	bhi.n	800af00 <_realloc_r+0x1e>
 800af16:	4621      	mov	r1, r4
 800af18:	4638      	mov	r0, r7
 800af1a:	f7fd fe61 	bl	8008be0 <_malloc_r>
 800af1e:	4680      	mov	r8, r0
 800af20:	b908      	cbnz	r0, 800af26 <_realloc_r+0x44>
 800af22:	4645      	mov	r5, r8
 800af24:	e7ec      	b.n	800af00 <_realloc_r+0x1e>
 800af26:	42b4      	cmp	r4, r6
 800af28:	4622      	mov	r2, r4
 800af2a:	4629      	mov	r1, r5
 800af2c:	bf28      	it	cs
 800af2e:	4632      	movcs	r2, r6
 800af30:	f7fc ff73 	bl	8007e1a <memcpy>
 800af34:	4629      	mov	r1, r5
 800af36:	4638      	mov	r0, r7
 800af38:	f7fd fdde 	bl	8008af8 <_free_r>
 800af3c:	e7f1      	b.n	800af22 <_realloc_r+0x40>

0800af3e <__ascii_wctomb>:
 800af3e:	4603      	mov	r3, r0
 800af40:	4608      	mov	r0, r1
 800af42:	b141      	cbz	r1, 800af56 <__ascii_wctomb+0x18>
 800af44:	2aff      	cmp	r2, #255	@ 0xff
 800af46:	d904      	bls.n	800af52 <__ascii_wctomb+0x14>
 800af48:	228a      	movs	r2, #138	@ 0x8a
 800af4a:	601a      	str	r2, [r3, #0]
 800af4c:	f04f 30ff 	mov.w	r0, #4294967295
 800af50:	4770      	bx	lr
 800af52:	700a      	strb	r2, [r1, #0]
 800af54:	2001      	movs	r0, #1
 800af56:	4770      	bx	lr

0800af58 <fiprintf>:
 800af58:	b40e      	push	{r1, r2, r3}
 800af5a:	b503      	push	{r0, r1, lr}
 800af5c:	4601      	mov	r1, r0
 800af5e:	ab03      	add	r3, sp, #12
 800af60:	4805      	ldr	r0, [pc, #20]	@ (800af78 <fiprintf+0x20>)
 800af62:	f853 2b04 	ldr.w	r2, [r3], #4
 800af66:	6800      	ldr	r0, [r0, #0]
 800af68:	9301      	str	r3, [sp, #4]
 800af6a:	f000 f83f 	bl	800afec <_vfiprintf_r>
 800af6e:	b002      	add	sp, #8
 800af70:	f85d eb04 	ldr.w	lr, [sp], #4
 800af74:	b003      	add	sp, #12
 800af76:	4770      	bx	lr
 800af78:	20000024 	.word	0x20000024

0800af7c <abort>:
 800af7c:	b508      	push	{r3, lr}
 800af7e:	2006      	movs	r0, #6
 800af80:	f000 fa08 	bl	800b394 <raise>
 800af84:	2001      	movs	r0, #1
 800af86:	f7f7 f835 	bl	8001ff4 <_exit>

0800af8a <_malloc_usable_size_r>:
 800af8a:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800af8e:	1f18      	subs	r0, r3, #4
 800af90:	2b00      	cmp	r3, #0
 800af92:	bfbc      	itt	lt
 800af94:	580b      	ldrlt	r3, [r1, r0]
 800af96:	18c0      	addlt	r0, r0, r3
 800af98:	4770      	bx	lr

0800af9a <__sfputc_r>:
 800af9a:	6893      	ldr	r3, [r2, #8]
 800af9c:	3b01      	subs	r3, #1
 800af9e:	2b00      	cmp	r3, #0
 800afa0:	b410      	push	{r4}
 800afa2:	6093      	str	r3, [r2, #8]
 800afa4:	da08      	bge.n	800afb8 <__sfputc_r+0x1e>
 800afa6:	6994      	ldr	r4, [r2, #24]
 800afa8:	42a3      	cmp	r3, r4
 800afaa:	db01      	blt.n	800afb0 <__sfputc_r+0x16>
 800afac:	290a      	cmp	r1, #10
 800afae:	d103      	bne.n	800afb8 <__sfputc_r+0x1e>
 800afb0:	f85d 4b04 	ldr.w	r4, [sp], #4
 800afb4:	f000 b932 	b.w	800b21c <__swbuf_r>
 800afb8:	6813      	ldr	r3, [r2, #0]
 800afba:	1c58      	adds	r0, r3, #1
 800afbc:	6010      	str	r0, [r2, #0]
 800afbe:	7019      	strb	r1, [r3, #0]
 800afc0:	4608      	mov	r0, r1
 800afc2:	f85d 4b04 	ldr.w	r4, [sp], #4
 800afc6:	4770      	bx	lr

0800afc8 <__sfputs_r>:
 800afc8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800afca:	4606      	mov	r6, r0
 800afcc:	460f      	mov	r7, r1
 800afce:	4614      	mov	r4, r2
 800afd0:	18d5      	adds	r5, r2, r3
 800afd2:	42ac      	cmp	r4, r5
 800afd4:	d101      	bne.n	800afda <__sfputs_r+0x12>
 800afd6:	2000      	movs	r0, #0
 800afd8:	e007      	b.n	800afea <__sfputs_r+0x22>
 800afda:	f814 1b01 	ldrb.w	r1, [r4], #1
 800afde:	463a      	mov	r2, r7
 800afe0:	4630      	mov	r0, r6
 800afe2:	f7ff ffda 	bl	800af9a <__sfputc_r>
 800afe6:	1c43      	adds	r3, r0, #1
 800afe8:	d1f3      	bne.n	800afd2 <__sfputs_r+0xa>
 800afea:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800afec <_vfiprintf_r>:
 800afec:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800aff0:	460d      	mov	r5, r1
 800aff2:	b09d      	sub	sp, #116	@ 0x74
 800aff4:	4614      	mov	r4, r2
 800aff6:	4698      	mov	r8, r3
 800aff8:	4606      	mov	r6, r0
 800affa:	b118      	cbz	r0, 800b004 <_vfiprintf_r+0x18>
 800affc:	6a03      	ldr	r3, [r0, #32]
 800affe:	b90b      	cbnz	r3, 800b004 <_vfiprintf_r+0x18>
 800b000:	f7fc fdf0 	bl	8007be4 <__sinit>
 800b004:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800b006:	07d9      	lsls	r1, r3, #31
 800b008:	d405      	bmi.n	800b016 <_vfiprintf_r+0x2a>
 800b00a:	89ab      	ldrh	r3, [r5, #12]
 800b00c:	059a      	lsls	r2, r3, #22
 800b00e:	d402      	bmi.n	800b016 <_vfiprintf_r+0x2a>
 800b010:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800b012:	f7fc ff00 	bl	8007e16 <__retarget_lock_acquire_recursive>
 800b016:	89ab      	ldrh	r3, [r5, #12]
 800b018:	071b      	lsls	r3, r3, #28
 800b01a:	d501      	bpl.n	800b020 <_vfiprintf_r+0x34>
 800b01c:	692b      	ldr	r3, [r5, #16]
 800b01e:	b99b      	cbnz	r3, 800b048 <_vfiprintf_r+0x5c>
 800b020:	4629      	mov	r1, r5
 800b022:	4630      	mov	r0, r6
 800b024:	f000 f938 	bl	800b298 <__swsetup_r>
 800b028:	b170      	cbz	r0, 800b048 <_vfiprintf_r+0x5c>
 800b02a:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800b02c:	07dc      	lsls	r4, r3, #31
 800b02e:	d504      	bpl.n	800b03a <_vfiprintf_r+0x4e>
 800b030:	f04f 30ff 	mov.w	r0, #4294967295
 800b034:	b01d      	add	sp, #116	@ 0x74
 800b036:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b03a:	89ab      	ldrh	r3, [r5, #12]
 800b03c:	0598      	lsls	r0, r3, #22
 800b03e:	d4f7      	bmi.n	800b030 <_vfiprintf_r+0x44>
 800b040:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800b042:	f7fc fee9 	bl	8007e18 <__retarget_lock_release_recursive>
 800b046:	e7f3      	b.n	800b030 <_vfiprintf_r+0x44>
 800b048:	2300      	movs	r3, #0
 800b04a:	9309      	str	r3, [sp, #36]	@ 0x24
 800b04c:	2320      	movs	r3, #32
 800b04e:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800b052:	f8cd 800c 	str.w	r8, [sp, #12]
 800b056:	2330      	movs	r3, #48	@ 0x30
 800b058:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 800b208 <_vfiprintf_r+0x21c>
 800b05c:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800b060:	f04f 0901 	mov.w	r9, #1
 800b064:	4623      	mov	r3, r4
 800b066:	469a      	mov	sl, r3
 800b068:	f813 2b01 	ldrb.w	r2, [r3], #1
 800b06c:	b10a      	cbz	r2, 800b072 <_vfiprintf_r+0x86>
 800b06e:	2a25      	cmp	r2, #37	@ 0x25
 800b070:	d1f9      	bne.n	800b066 <_vfiprintf_r+0x7a>
 800b072:	ebba 0b04 	subs.w	fp, sl, r4
 800b076:	d00b      	beq.n	800b090 <_vfiprintf_r+0xa4>
 800b078:	465b      	mov	r3, fp
 800b07a:	4622      	mov	r2, r4
 800b07c:	4629      	mov	r1, r5
 800b07e:	4630      	mov	r0, r6
 800b080:	f7ff ffa2 	bl	800afc8 <__sfputs_r>
 800b084:	3001      	adds	r0, #1
 800b086:	f000 80a7 	beq.w	800b1d8 <_vfiprintf_r+0x1ec>
 800b08a:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800b08c:	445a      	add	r2, fp
 800b08e:	9209      	str	r2, [sp, #36]	@ 0x24
 800b090:	f89a 3000 	ldrb.w	r3, [sl]
 800b094:	2b00      	cmp	r3, #0
 800b096:	f000 809f 	beq.w	800b1d8 <_vfiprintf_r+0x1ec>
 800b09a:	2300      	movs	r3, #0
 800b09c:	f04f 32ff 	mov.w	r2, #4294967295
 800b0a0:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800b0a4:	f10a 0a01 	add.w	sl, sl, #1
 800b0a8:	9304      	str	r3, [sp, #16]
 800b0aa:	9307      	str	r3, [sp, #28]
 800b0ac:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800b0b0:	931a      	str	r3, [sp, #104]	@ 0x68
 800b0b2:	4654      	mov	r4, sl
 800b0b4:	2205      	movs	r2, #5
 800b0b6:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b0ba:	4853      	ldr	r0, [pc, #332]	@ (800b208 <_vfiprintf_r+0x21c>)
 800b0bc:	f7f5 f888 	bl	80001d0 <memchr>
 800b0c0:	9a04      	ldr	r2, [sp, #16]
 800b0c2:	b9d8      	cbnz	r0, 800b0fc <_vfiprintf_r+0x110>
 800b0c4:	06d1      	lsls	r1, r2, #27
 800b0c6:	bf44      	itt	mi
 800b0c8:	2320      	movmi	r3, #32
 800b0ca:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800b0ce:	0713      	lsls	r3, r2, #28
 800b0d0:	bf44      	itt	mi
 800b0d2:	232b      	movmi	r3, #43	@ 0x2b
 800b0d4:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800b0d8:	f89a 3000 	ldrb.w	r3, [sl]
 800b0dc:	2b2a      	cmp	r3, #42	@ 0x2a
 800b0de:	d015      	beq.n	800b10c <_vfiprintf_r+0x120>
 800b0e0:	9a07      	ldr	r2, [sp, #28]
 800b0e2:	4654      	mov	r4, sl
 800b0e4:	2000      	movs	r0, #0
 800b0e6:	f04f 0c0a 	mov.w	ip, #10
 800b0ea:	4621      	mov	r1, r4
 800b0ec:	f811 3b01 	ldrb.w	r3, [r1], #1
 800b0f0:	3b30      	subs	r3, #48	@ 0x30
 800b0f2:	2b09      	cmp	r3, #9
 800b0f4:	d94b      	bls.n	800b18e <_vfiprintf_r+0x1a2>
 800b0f6:	b1b0      	cbz	r0, 800b126 <_vfiprintf_r+0x13a>
 800b0f8:	9207      	str	r2, [sp, #28]
 800b0fa:	e014      	b.n	800b126 <_vfiprintf_r+0x13a>
 800b0fc:	eba0 0308 	sub.w	r3, r0, r8
 800b100:	fa09 f303 	lsl.w	r3, r9, r3
 800b104:	4313      	orrs	r3, r2
 800b106:	9304      	str	r3, [sp, #16]
 800b108:	46a2      	mov	sl, r4
 800b10a:	e7d2      	b.n	800b0b2 <_vfiprintf_r+0xc6>
 800b10c:	9b03      	ldr	r3, [sp, #12]
 800b10e:	1d19      	adds	r1, r3, #4
 800b110:	681b      	ldr	r3, [r3, #0]
 800b112:	9103      	str	r1, [sp, #12]
 800b114:	2b00      	cmp	r3, #0
 800b116:	bfbb      	ittet	lt
 800b118:	425b      	neglt	r3, r3
 800b11a:	f042 0202 	orrlt.w	r2, r2, #2
 800b11e:	9307      	strge	r3, [sp, #28]
 800b120:	9307      	strlt	r3, [sp, #28]
 800b122:	bfb8      	it	lt
 800b124:	9204      	strlt	r2, [sp, #16]
 800b126:	7823      	ldrb	r3, [r4, #0]
 800b128:	2b2e      	cmp	r3, #46	@ 0x2e
 800b12a:	d10a      	bne.n	800b142 <_vfiprintf_r+0x156>
 800b12c:	7863      	ldrb	r3, [r4, #1]
 800b12e:	2b2a      	cmp	r3, #42	@ 0x2a
 800b130:	d132      	bne.n	800b198 <_vfiprintf_r+0x1ac>
 800b132:	9b03      	ldr	r3, [sp, #12]
 800b134:	1d1a      	adds	r2, r3, #4
 800b136:	681b      	ldr	r3, [r3, #0]
 800b138:	9203      	str	r2, [sp, #12]
 800b13a:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800b13e:	3402      	adds	r4, #2
 800b140:	9305      	str	r3, [sp, #20]
 800b142:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800b218 <_vfiprintf_r+0x22c>
 800b146:	7821      	ldrb	r1, [r4, #0]
 800b148:	2203      	movs	r2, #3
 800b14a:	4650      	mov	r0, sl
 800b14c:	f7f5 f840 	bl	80001d0 <memchr>
 800b150:	b138      	cbz	r0, 800b162 <_vfiprintf_r+0x176>
 800b152:	9b04      	ldr	r3, [sp, #16]
 800b154:	eba0 000a 	sub.w	r0, r0, sl
 800b158:	2240      	movs	r2, #64	@ 0x40
 800b15a:	4082      	lsls	r2, r0
 800b15c:	4313      	orrs	r3, r2
 800b15e:	3401      	adds	r4, #1
 800b160:	9304      	str	r3, [sp, #16]
 800b162:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b166:	4829      	ldr	r0, [pc, #164]	@ (800b20c <_vfiprintf_r+0x220>)
 800b168:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800b16c:	2206      	movs	r2, #6
 800b16e:	f7f5 f82f 	bl	80001d0 <memchr>
 800b172:	2800      	cmp	r0, #0
 800b174:	d03f      	beq.n	800b1f6 <_vfiprintf_r+0x20a>
 800b176:	4b26      	ldr	r3, [pc, #152]	@ (800b210 <_vfiprintf_r+0x224>)
 800b178:	bb1b      	cbnz	r3, 800b1c2 <_vfiprintf_r+0x1d6>
 800b17a:	9b03      	ldr	r3, [sp, #12]
 800b17c:	3307      	adds	r3, #7
 800b17e:	f023 0307 	bic.w	r3, r3, #7
 800b182:	3308      	adds	r3, #8
 800b184:	9303      	str	r3, [sp, #12]
 800b186:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b188:	443b      	add	r3, r7
 800b18a:	9309      	str	r3, [sp, #36]	@ 0x24
 800b18c:	e76a      	b.n	800b064 <_vfiprintf_r+0x78>
 800b18e:	fb0c 3202 	mla	r2, ip, r2, r3
 800b192:	460c      	mov	r4, r1
 800b194:	2001      	movs	r0, #1
 800b196:	e7a8      	b.n	800b0ea <_vfiprintf_r+0xfe>
 800b198:	2300      	movs	r3, #0
 800b19a:	3401      	adds	r4, #1
 800b19c:	9305      	str	r3, [sp, #20]
 800b19e:	4619      	mov	r1, r3
 800b1a0:	f04f 0c0a 	mov.w	ip, #10
 800b1a4:	4620      	mov	r0, r4
 800b1a6:	f810 2b01 	ldrb.w	r2, [r0], #1
 800b1aa:	3a30      	subs	r2, #48	@ 0x30
 800b1ac:	2a09      	cmp	r2, #9
 800b1ae:	d903      	bls.n	800b1b8 <_vfiprintf_r+0x1cc>
 800b1b0:	2b00      	cmp	r3, #0
 800b1b2:	d0c6      	beq.n	800b142 <_vfiprintf_r+0x156>
 800b1b4:	9105      	str	r1, [sp, #20]
 800b1b6:	e7c4      	b.n	800b142 <_vfiprintf_r+0x156>
 800b1b8:	fb0c 2101 	mla	r1, ip, r1, r2
 800b1bc:	4604      	mov	r4, r0
 800b1be:	2301      	movs	r3, #1
 800b1c0:	e7f0      	b.n	800b1a4 <_vfiprintf_r+0x1b8>
 800b1c2:	ab03      	add	r3, sp, #12
 800b1c4:	9300      	str	r3, [sp, #0]
 800b1c6:	462a      	mov	r2, r5
 800b1c8:	4b12      	ldr	r3, [pc, #72]	@ (800b214 <_vfiprintf_r+0x228>)
 800b1ca:	a904      	add	r1, sp, #16
 800b1cc:	4630      	mov	r0, r6
 800b1ce:	f7fb feb9 	bl	8006f44 <_printf_float>
 800b1d2:	4607      	mov	r7, r0
 800b1d4:	1c78      	adds	r0, r7, #1
 800b1d6:	d1d6      	bne.n	800b186 <_vfiprintf_r+0x19a>
 800b1d8:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800b1da:	07d9      	lsls	r1, r3, #31
 800b1dc:	d405      	bmi.n	800b1ea <_vfiprintf_r+0x1fe>
 800b1de:	89ab      	ldrh	r3, [r5, #12]
 800b1e0:	059a      	lsls	r2, r3, #22
 800b1e2:	d402      	bmi.n	800b1ea <_vfiprintf_r+0x1fe>
 800b1e4:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800b1e6:	f7fc fe17 	bl	8007e18 <__retarget_lock_release_recursive>
 800b1ea:	89ab      	ldrh	r3, [r5, #12]
 800b1ec:	065b      	lsls	r3, r3, #25
 800b1ee:	f53f af1f 	bmi.w	800b030 <_vfiprintf_r+0x44>
 800b1f2:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800b1f4:	e71e      	b.n	800b034 <_vfiprintf_r+0x48>
 800b1f6:	ab03      	add	r3, sp, #12
 800b1f8:	9300      	str	r3, [sp, #0]
 800b1fa:	462a      	mov	r2, r5
 800b1fc:	4b05      	ldr	r3, [pc, #20]	@ (800b214 <_vfiprintf_r+0x228>)
 800b1fe:	a904      	add	r1, sp, #16
 800b200:	4630      	mov	r0, r6
 800b202:	f7fc f937 	bl	8007474 <_printf_i>
 800b206:	e7e4      	b.n	800b1d2 <_vfiprintf_r+0x1e6>
 800b208:	0800b6e9 	.word	0x0800b6e9
 800b20c:	0800b6f3 	.word	0x0800b6f3
 800b210:	08006f45 	.word	0x08006f45
 800b214:	0800afc9 	.word	0x0800afc9
 800b218:	0800b6ef 	.word	0x0800b6ef

0800b21c <__swbuf_r>:
 800b21c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b21e:	460e      	mov	r6, r1
 800b220:	4614      	mov	r4, r2
 800b222:	4605      	mov	r5, r0
 800b224:	b118      	cbz	r0, 800b22e <__swbuf_r+0x12>
 800b226:	6a03      	ldr	r3, [r0, #32]
 800b228:	b90b      	cbnz	r3, 800b22e <__swbuf_r+0x12>
 800b22a:	f7fc fcdb 	bl	8007be4 <__sinit>
 800b22e:	69a3      	ldr	r3, [r4, #24]
 800b230:	60a3      	str	r3, [r4, #8]
 800b232:	89a3      	ldrh	r3, [r4, #12]
 800b234:	071a      	lsls	r2, r3, #28
 800b236:	d501      	bpl.n	800b23c <__swbuf_r+0x20>
 800b238:	6923      	ldr	r3, [r4, #16]
 800b23a:	b943      	cbnz	r3, 800b24e <__swbuf_r+0x32>
 800b23c:	4621      	mov	r1, r4
 800b23e:	4628      	mov	r0, r5
 800b240:	f000 f82a 	bl	800b298 <__swsetup_r>
 800b244:	b118      	cbz	r0, 800b24e <__swbuf_r+0x32>
 800b246:	f04f 37ff 	mov.w	r7, #4294967295
 800b24a:	4638      	mov	r0, r7
 800b24c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800b24e:	6823      	ldr	r3, [r4, #0]
 800b250:	6922      	ldr	r2, [r4, #16]
 800b252:	1a98      	subs	r0, r3, r2
 800b254:	6963      	ldr	r3, [r4, #20]
 800b256:	b2f6      	uxtb	r6, r6
 800b258:	4283      	cmp	r3, r0
 800b25a:	4637      	mov	r7, r6
 800b25c:	dc05      	bgt.n	800b26a <__swbuf_r+0x4e>
 800b25e:	4621      	mov	r1, r4
 800b260:	4628      	mov	r0, r5
 800b262:	f7ff fa53 	bl	800a70c <_fflush_r>
 800b266:	2800      	cmp	r0, #0
 800b268:	d1ed      	bne.n	800b246 <__swbuf_r+0x2a>
 800b26a:	68a3      	ldr	r3, [r4, #8]
 800b26c:	3b01      	subs	r3, #1
 800b26e:	60a3      	str	r3, [r4, #8]
 800b270:	6823      	ldr	r3, [r4, #0]
 800b272:	1c5a      	adds	r2, r3, #1
 800b274:	6022      	str	r2, [r4, #0]
 800b276:	701e      	strb	r6, [r3, #0]
 800b278:	6962      	ldr	r2, [r4, #20]
 800b27a:	1c43      	adds	r3, r0, #1
 800b27c:	429a      	cmp	r2, r3
 800b27e:	d004      	beq.n	800b28a <__swbuf_r+0x6e>
 800b280:	89a3      	ldrh	r3, [r4, #12]
 800b282:	07db      	lsls	r3, r3, #31
 800b284:	d5e1      	bpl.n	800b24a <__swbuf_r+0x2e>
 800b286:	2e0a      	cmp	r6, #10
 800b288:	d1df      	bne.n	800b24a <__swbuf_r+0x2e>
 800b28a:	4621      	mov	r1, r4
 800b28c:	4628      	mov	r0, r5
 800b28e:	f7ff fa3d 	bl	800a70c <_fflush_r>
 800b292:	2800      	cmp	r0, #0
 800b294:	d0d9      	beq.n	800b24a <__swbuf_r+0x2e>
 800b296:	e7d6      	b.n	800b246 <__swbuf_r+0x2a>

0800b298 <__swsetup_r>:
 800b298:	b538      	push	{r3, r4, r5, lr}
 800b29a:	4b29      	ldr	r3, [pc, #164]	@ (800b340 <__swsetup_r+0xa8>)
 800b29c:	4605      	mov	r5, r0
 800b29e:	6818      	ldr	r0, [r3, #0]
 800b2a0:	460c      	mov	r4, r1
 800b2a2:	b118      	cbz	r0, 800b2ac <__swsetup_r+0x14>
 800b2a4:	6a03      	ldr	r3, [r0, #32]
 800b2a6:	b90b      	cbnz	r3, 800b2ac <__swsetup_r+0x14>
 800b2a8:	f7fc fc9c 	bl	8007be4 <__sinit>
 800b2ac:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b2b0:	0719      	lsls	r1, r3, #28
 800b2b2:	d422      	bmi.n	800b2fa <__swsetup_r+0x62>
 800b2b4:	06da      	lsls	r2, r3, #27
 800b2b6:	d407      	bmi.n	800b2c8 <__swsetup_r+0x30>
 800b2b8:	2209      	movs	r2, #9
 800b2ba:	602a      	str	r2, [r5, #0]
 800b2bc:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800b2c0:	81a3      	strh	r3, [r4, #12]
 800b2c2:	f04f 30ff 	mov.w	r0, #4294967295
 800b2c6:	e033      	b.n	800b330 <__swsetup_r+0x98>
 800b2c8:	0758      	lsls	r0, r3, #29
 800b2ca:	d512      	bpl.n	800b2f2 <__swsetup_r+0x5a>
 800b2cc:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800b2ce:	b141      	cbz	r1, 800b2e2 <__swsetup_r+0x4a>
 800b2d0:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800b2d4:	4299      	cmp	r1, r3
 800b2d6:	d002      	beq.n	800b2de <__swsetup_r+0x46>
 800b2d8:	4628      	mov	r0, r5
 800b2da:	f7fd fc0d 	bl	8008af8 <_free_r>
 800b2de:	2300      	movs	r3, #0
 800b2e0:	6363      	str	r3, [r4, #52]	@ 0x34
 800b2e2:	89a3      	ldrh	r3, [r4, #12]
 800b2e4:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800b2e8:	81a3      	strh	r3, [r4, #12]
 800b2ea:	2300      	movs	r3, #0
 800b2ec:	6063      	str	r3, [r4, #4]
 800b2ee:	6923      	ldr	r3, [r4, #16]
 800b2f0:	6023      	str	r3, [r4, #0]
 800b2f2:	89a3      	ldrh	r3, [r4, #12]
 800b2f4:	f043 0308 	orr.w	r3, r3, #8
 800b2f8:	81a3      	strh	r3, [r4, #12]
 800b2fa:	6923      	ldr	r3, [r4, #16]
 800b2fc:	b94b      	cbnz	r3, 800b312 <__swsetup_r+0x7a>
 800b2fe:	89a3      	ldrh	r3, [r4, #12]
 800b300:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800b304:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800b308:	d003      	beq.n	800b312 <__swsetup_r+0x7a>
 800b30a:	4621      	mov	r1, r4
 800b30c:	4628      	mov	r0, r5
 800b30e:	f000 f883 	bl	800b418 <__smakebuf_r>
 800b312:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b316:	f013 0201 	ands.w	r2, r3, #1
 800b31a:	d00a      	beq.n	800b332 <__swsetup_r+0x9a>
 800b31c:	2200      	movs	r2, #0
 800b31e:	60a2      	str	r2, [r4, #8]
 800b320:	6962      	ldr	r2, [r4, #20]
 800b322:	4252      	negs	r2, r2
 800b324:	61a2      	str	r2, [r4, #24]
 800b326:	6922      	ldr	r2, [r4, #16]
 800b328:	b942      	cbnz	r2, 800b33c <__swsetup_r+0xa4>
 800b32a:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800b32e:	d1c5      	bne.n	800b2bc <__swsetup_r+0x24>
 800b330:	bd38      	pop	{r3, r4, r5, pc}
 800b332:	0799      	lsls	r1, r3, #30
 800b334:	bf58      	it	pl
 800b336:	6962      	ldrpl	r2, [r4, #20]
 800b338:	60a2      	str	r2, [r4, #8]
 800b33a:	e7f4      	b.n	800b326 <__swsetup_r+0x8e>
 800b33c:	2000      	movs	r0, #0
 800b33e:	e7f7      	b.n	800b330 <__swsetup_r+0x98>
 800b340:	20000024 	.word	0x20000024

0800b344 <_raise_r>:
 800b344:	291f      	cmp	r1, #31
 800b346:	b538      	push	{r3, r4, r5, lr}
 800b348:	4605      	mov	r5, r0
 800b34a:	460c      	mov	r4, r1
 800b34c:	d904      	bls.n	800b358 <_raise_r+0x14>
 800b34e:	2316      	movs	r3, #22
 800b350:	6003      	str	r3, [r0, #0]
 800b352:	f04f 30ff 	mov.w	r0, #4294967295
 800b356:	bd38      	pop	{r3, r4, r5, pc}
 800b358:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800b35a:	b112      	cbz	r2, 800b362 <_raise_r+0x1e>
 800b35c:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800b360:	b94b      	cbnz	r3, 800b376 <_raise_r+0x32>
 800b362:	4628      	mov	r0, r5
 800b364:	f000 f830 	bl	800b3c8 <_getpid_r>
 800b368:	4622      	mov	r2, r4
 800b36a:	4601      	mov	r1, r0
 800b36c:	4628      	mov	r0, r5
 800b36e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800b372:	f000 b817 	b.w	800b3a4 <_kill_r>
 800b376:	2b01      	cmp	r3, #1
 800b378:	d00a      	beq.n	800b390 <_raise_r+0x4c>
 800b37a:	1c59      	adds	r1, r3, #1
 800b37c:	d103      	bne.n	800b386 <_raise_r+0x42>
 800b37e:	2316      	movs	r3, #22
 800b380:	6003      	str	r3, [r0, #0]
 800b382:	2001      	movs	r0, #1
 800b384:	e7e7      	b.n	800b356 <_raise_r+0x12>
 800b386:	2100      	movs	r1, #0
 800b388:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800b38c:	4620      	mov	r0, r4
 800b38e:	4798      	blx	r3
 800b390:	2000      	movs	r0, #0
 800b392:	e7e0      	b.n	800b356 <_raise_r+0x12>

0800b394 <raise>:
 800b394:	4b02      	ldr	r3, [pc, #8]	@ (800b3a0 <raise+0xc>)
 800b396:	4601      	mov	r1, r0
 800b398:	6818      	ldr	r0, [r3, #0]
 800b39a:	f7ff bfd3 	b.w	800b344 <_raise_r>
 800b39e:	bf00      	nop
 800b3a0:	20000024 	.word	0x20000024

0800b3a4 <_kill_r>:
 800b3a4:	b538      	push	{r3, r4, r5, lr}
 800b3a6:	4d07      	ldr	r5, [pc, #28]	@ (800b3c4 <_kill_r+0x20>)
 800b3a8:	2300      	movs	r3, #0
 800b3aa:	4604      	mov	r4, r0
 800b3ac:	4608      	mov	r0, r1
 800b3ae:	4611      	mov	r1, r2
 800b3b0:	602b      	str	r3, [r5, #0]
 800b3b2:	f7f6 fe0f 	bl	8001fd4 <_kill>
 800b3b6:	1c43      	adds	r3, r0, #1
 800b3b8:	d102      	bne.n	800b3c0 <_kill_r+0x1c>
 800b3ba:	682b      	ldr	r3, [r5, #0]
 800b3bc:	b103      	cbz	r3, 800b3c0 <_kill_r+0x1c>
 800b3be:	6023      	str	r3, [r4, #0]
 800b3c0:	bd38      	pop	{r3, r4, r5, pc}
 800b3c2:	bf00      	nop
 800b3c4:	20001a94 	.word	0x20001a94

0800b3c8 <_getpid_r>:
 800b3c8:	f7f6 bdfc 	b.w	8001fc4 <_getpid>

0800b3cc <__swhatbuf_r>:
 800b3cc:	b570      	push	{r4, r5, r6, lr}
 800b3ce:	460c      	mov	r4, r1
 800b3d0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b3d4:	2900      	cmp	r1, #0
 800b3d6:	b096      	sub	sp, #88	@ 0x58
 800b3d8:	4615      	mov	r5, r2
 800b3da:	461e      	mov	r6, r3
 800b3dc:	da0d      	bge.n	800b3fa <__swhatbuf_r+0x2e>
 800b3de:	89a3      	ldrh	r3, [r4, #12]
 800b3e0:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800b3e4:	f04f 0100 	mov.w	r1, #0
 800b3e8:	bf14      	ite	ne
 800b3ea:	2340      	movne	r3, #64	@ 0x40
 800b3ec:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800b3f0:	2000      	movs	r0, #0
 800b3f2:	6031      	str	r1, [r6, #0]
 800b3f4:	602b      	str	r3, [r5, #0]
 800b3f6:	b016      	add	sp, #88	@ 0x58
 800b3f8:	bd70      	pop	{r4, r5, r6, pc}
 800b3fa:	466a      	mov	r2, sp
 800b3fc:	f000 f848 	bl	800b490 <_fstat_r>
 800b400:	2800      	cmp	r0, #0
 800b402:	dbec      	blt.n	800b3de <__swhatbuf_r+0x12>
 800b404:	9901      	ldr	r1, [sp, #4]
 800b406:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800b40a:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800b40e:	4259      	negs	r1, r3
 800b410:	4159      	adcs	r1, r3
 800b412:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800b416:	e7eb      	b.n	800b3f0 <__swhatbuf_r+0x24>

0800b418 <__smakebuf_r>:
 800b418:	898b      	ldrh	r3, [r1, #12]
 800b41a:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800b41c:	079d      	lsls	r5, r3, #30
 800b41e:	4606      	mov	r6, r0
 800b420:	460c      	mov	r4, r1
 800b422:	d507      	bpl.n	800b434 <__smakebuf_r+0x1c>
 800b424:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800b428:	6023      	str	r3, [r4, #0]
 800b42a:	6123      	str	r3, [r4, #16]
 800b42c:	2301      	movs	r3, #1
 800b42e:	6163      	str	r3, [r4, #20]
 800b430:	b003      	add	sp, #12
 800b432:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800b434:	ab01      	add	r3, sp, #4
 800b436:	466a      	mov	r2, sp
 800b438:	f7ff ffc8 	bl	800b3cc <__swhatbuf_r>
 800b43c:	9f00      	ldr	r7, [sp, #0]
 800b43e:	4605      	mov	r5, r0
 800b440:	4639      	mov	r1, r7
 800b442:	4630      	mov	r0, r6
 800b444:	f7fd fbcc 	bl	8008be0 <_malloc_r>
 800b448:	b948      	cbnz	r0, 800b45e <__smakebuf_r+0x46>
 800b44a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b44e:	059a      	lsls	r2, r3, #22
 800b450:	d4ee      	bmi.n	800b430 <__smakebuf_r+0x18>
 800b452:	f023 0303 	bic.w	r3, r3, #3
 800b456:	f043 0302 	orr.w	r3, r3, #2
 800b45a:	81a3      	strh	r3, [r4, #12]
 800b45c:	e7e2      	b.n	800b424 <__smakebuf_r+0xc>
 800b45e:	89a3      	ldrh	r3, [r4, #12]
 800b460:	6020      	str	r0, [r4, #0]
 800b462:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800b466:	81a3      	strh	r3, [r4, #12]
 800b468:	9b01      	ldr	r3, [sp, #4]
 800b46a:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800b46e:	b15b      	cbz	r3, 800b488 <__smakebuf_r+0x70>
 800b470:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800b474:	4630      	mov	r0, r6
 800b476:	f000 f81d 	bl	800b4b4 <_isatty_r>
 800b47a:	b128      	cbz	r0, 800b488 <__smakebuf_r+0x70>
 800b47c:	89a3      	ldrh	r3, [r4, #12]
 800b47e:	f023 0303 	bic.w	r3, r3, #3
 800b482:	f043 0301 	orr.w	r3, r3, #1
 800b486:	81a3      	strh	r3, [r4, #12]
 800b488:	89a3      	ldrh	r3, [r4, #12]
 800b48a:	431d      	orrs	r5, r3
 800b48c:	81a5      	strh	r5, [r4, #12]
 800b48e:	e7cf      	b.n	800b430 <__smakebuf_r+0x18>

0800b490 <_fstat_r>:
 800b490:	b538      	push	{r3, r4, r5, lr}
 800b492:	4d07      	ldr	r5, [pc, #28]	@ (800b4b0 <_fstat_r+0x20>)
 800b494:	2300      	movs	r3, #0
 800b496:	4604      	mov	r4, r0
 800b498:	4608      	mov	r0, r1
 800b49a:	4611      	mov	r1, r2
 800b49c:	602b      	str	r3, [r5, #0]
 800b49e:	f7f6 fdf9 	bl	8002094 <_fstat>
 800b4a2:	1c43      	adds	r3, r0, #1
 800b4a4:	d102      	bne.n	800b4ac <_fstat_r+0x1c>
 800b4a6:	682b      	ldr	r3, [r5, #0]
 800b4a8:	b103      	cbz	r3, 800b4ac <_fstat_r+0x1c>
 800b4aa:	6023      	str	r3, [r4, #0]
 800b4ac:	bd38      	pop	{r3, r4, r5, pc}
 800b4ae:	bf00      	nop
 800b4b0:	20001a94 	.word	0x20001a94

0800b4b4 <_isatty_r>:
 800b4b4:	b538      	push	{r3, r4, r5, lr}
 800b4b6:	4d06      	ldr	r5, [pc, #24]	@ (800b4d0 <_isatty_r+0x1c>)
 800b4b8:	2300      	movs	r3, #0
 800b4ba:	4604      	mov	r4, r0
 800b4bc:	4608      	mov	r0, r1
 800b4be:	602b      	str	r3, [r5, #0]
 800b4c0:	f7f6 fdf8 	bl	80020b4 <_isatty>
 800b4c4:	1c43      	adds	r3, r0, #1
 800b4c6:	d102      	bne.n	800b4ce <_isatty_r+0x1a>
 800b4c8:	682b      	ldr	r3, [r5, #0]
 800b4ca:	b103      	cbz	r3, 800b4ce <_isatty_r+0x1a>
 800b4cc:	6023      	str	r3, [r4, #0]
 800b4ce:	bd38      	pop	{r3, r4, r5, pc}
 800b4d0:	20001a94 	.word	0x20001a94

0800b4d4 <_init>:
 800b4d4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b4d6:	bf00      	nop
 800b4d8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b4da:	bc08      	pop	{r3}
 800b4dc:	469e      	mov	lr, r3
 800b4de:	4770      	bx	lr

0800b4e0 <_fini>:
 800b4e0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b4e2:	bf00      	nop
 800b4e4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b4e6:	bc08      	pop	{r3}
 800b4e8:	469e      	mov	lr, r3
 800b4ea:	4770      	bx	lr
