{
  "module_name": "tegra210-mc.h",
  "hash_id": "5324ea5168bfa7230c502ada3d3014621f3de106222105650ee15cd248592942",
  "original_prompt": "Ingested from linux-6.6.14/include/dt-bindings/memory/tegra210-mc.h",
  "human_readable_source": " \n#ifndef DT_BINDINGS_MEMORY_TEGRA210_MC_H\n#define DT_BINDINGS_MEMORY_TEGRA210_MC_H\n\n#define TEGRA_SWGROUP_PTC\t0\n#define TEGRA_SWGROUP_DC\t1\n#define TEGRA_SWGROUP_DCB\t2\n#define TEGRA_SWGROUP_AFI\t3\n#define TEGRA_SWGROUP_AVPC\t4\n#define TEGRA_SWGROUP_HDA\t5\n#define TEGRA_SWGROUP_HC\t6\n#define TEGRA_SWGROUP_NVENC\t7\n#define TEGRA_SWGROUP_PPCS\t8\n#define TEGRA_SWGROUP_SATA\t9\n#define TEGRA_SWGROUP_MPCORE\t10\n#define TEGRA_SWGROUP_ISP2\t11\n#define TEGRA_SWGROUP_XUSB_HOST\t12\n#define TEGRA_SWGROUP_XUSB_DEV\t13\n#define TEGRA_SWGROUP_ISP2B\t14\n#define TEGRA_SWGROUP_TSEC\t15\n#define TEGRA_SWGROUP_A9AVP\t16\n#define TEGRA_SWGROUP_GPU\t17\n#define TEGRA_SWGROUP_SDMMC1A\t18\n#define TEGRA_SWGROUP_SDMMC2A\t19\n#define TEGRA_SWGROUP_SDMMC3A\t20\n#define TEGRA_SWGROUP_SDMMC4A\t21\n#define TEGRA_SWGROUP_VIC\t22\n#define TEGRA_SWGROUP_VI\t23\n#define TEGRA_SWGROUP_NVDEC\t24\n#define TEGRA_SWGROUP_APE\t25\n#define TEGRA_SWGROUP_NVJPG\t26\n#define TEGRA_SWGROUP_SE\t27\n#define TEGRA_SWGROUP_AXIAP\t28\n#define TEGRA_SWGROUP_ETR\t29\n#define TEGRA_SWGROUP_TSECB\t30\n#define TEGRA_SWGROUP_NV\t31\n#define TEGRA_SWGROUP_NV2\t32\n#define TEGRA_SWGROUP_PPCS1\t33\n#define TEGRA_SWGROUP_DC1\t34\n#define TEGRA_SWGROUP_PPCS2\t35\n#define TEGRA_SWGROUP_HC1\t36\n#define TEGRA_SWGROUP_SE1\t37\n#define TEGRA_SWGROUP_TSEC1\t38\n#define TEGRA_SWGROUP_TSECB1\t39\n#define TEGRA_SWGROUP_NVDEC1\t40\n\n#define TEGRA210_MC_RESET_AFI\t\t0\n#define TEGRA210_MC_RESET_AVPC\t\t1\n#define TEGRA210_MC_RESET_DC\t\t2\n#define TEGRA210_MC_RESET_DCB\t\t3\n#define TEGRA210_MC_RESET_HC\t\t4\n#define TEGRA210_MC_RESET_HDA\t\t5\n#define TEGRA210_MC_RESET_ISP2\t\t6\n#define TEGRA210_MC_RESET_MPCORE\t7\n#define TEGRA210_MC_RESET_NVENC\t\t8\n#define TEGRA210_MC_RESET_PPCS\t\t9\n#define TEGRA210_MC_RESET_SATA\t\t10\n#define TEGRA210_MC_RESET_VI\t\t11\n#define TEGRA210_MC_RESET_VIC\t\t12\n#define TEGRA210_MC_RESET_XUSB_HOST\t13\n#define TEGRA210_MC_RESET_XUSB_DEV\t14\n#define TEGRA210_MC_RESET_A9AVP\t\t15\n#define TEGRA210_MC_RESET_TSEC\t\t16\n#define TEGRA210_MC_RESET_SDMMC1\t17\n#define TEGRA210_MC_RESET_SDMMC2\t18\n#define TEGRA210_MC_RESET_SDMMC3\t19\n#define TEGRA210_MC_RESET_SDMMC4\t20\n#define TEGRA210_MC_RESET_ISP2B\t\t21\n#define TEGRA210_MC_RESET_GPU\t\t22\n#define TEGRA210_MC_RESET_NVDEC\t\t23\n#define TEGRA210_MC_RESET_APE\t\t24\n#define TEGRA210_MC_RESET_SE\t\t25\n#define TEGRA210_MC_RESET_NVJPG\t\t26\n#define TEGRA210_MC_RESET_AXIAP\t\t27\n#define TEGRA210_MC_RESET_ETR\t\t28\n#define TEGRA210_MC_RESET_TSECB\t\t29\n\n#endif\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}