// Seed: 1655281500
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9
);
  inout wire id_9;
  inout wire id_8;
  inout wire id_7;
  assign module_1.id_10 = 0;
  inout wire id_6;
  input wire id_5;
  output supply0 id_4;
  inout wire id_3;
  output wire id_2;
  inout wire id_1;
  assign id_4 = -1;
  logic id_10;
endmodule
module module_1 (
    input tri0 id_0,
    output tri1 id_1,
    input supply0 id_2,
    input tri id_3,
    input tri1 id_4,
    output wand id_5,
    output wand id_6,
    output uwire id_7,
    output wand id_8,
    output wor id_9,
    input uwire id_10,
    input uwire id_11,
    output wire id_12
);
  wire  id_14;
  logic id_15 = id_0;
  module_0 modCall_1 (
      id_14,
      id_15,
      id_15,
      id_14,
      id_14,
      id_14,
      id_15,
      id_15,
      id_14
  );
endmodule
