

================================================================
== Vivado HLS Report for 'matmul_hw'
================================================================
* Date:           Thu Apr 27 18:22:39 2017

* Version:        2016.4 (Build 1733598 on Wed Dec 14 22:59:20 MST 2016)
* Project:        hls_matmul_float
* Solution:       matmul_9b_16x16
* Product family: artix7
* Target device:  xc7a100tcsg324-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.26|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------+------+------+------+---------+
    |   Latency   |   Interval  | Pipeline|
    |  min |  max |  min |  max |   Type  |
    +------+------+------+------+---------+
    |  1109|  1109|  1110|  1110|   none  |
    +------+------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+------+------+----------+-----------+-----------+------+----------+
        |          |   Latency   | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|  min |  max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+------+------+----------+-----------+-----------+------+----------+
        |- L_col   |  1107|  1107|        88|          4|          1|   256|    yes   |
        +----------+------+------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|    608|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|     20|    1392|   1380|
|Memory           |        0|      -|    1024|    128|
|Multiplexer      |        -|      -|       -|    876|
|Register         |        -|      -|    2147|    491|
+-----------------+---------+-------+--------+-------+
|Total            |        0|     20|    4563|   3483|
+-----------------+---------+-------+--------+-------+
|Available        |      270|    240|  126800|  63400|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      8|       3|      5|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +-------------------------+----------------------+---------+-------+-----+-----+
    |         Instance        |        Module        | BRAM_18K| DSP48E|  FF | LUT |
    +-------------------------+----------------------+---------+-------+-----+-----+
    |matmul_hw_fadd_32bkb_U1  |matmul_hw_fadd_32bkb  |        0|      2|  205|  205|
    |matmul_hw_fadd_32bkb_U2  |matmul_hw_fadd_32bkb  |        0|      2|  205|  205|
    |matmul_hw_fadd_32bkb_U3  |matmul_hw_fadd_32bkb  |        0|      2|  205|  205|
    |matmul_hw_fadd_32bkb_U4  |matmul_hw_fadd_32bkb  |        0|      2|  205|  205|
    |matmul_hw_fmul_32cud_U5  |matmul_hw_fmul_32cud  |        0|      3|  143|  140|
    |matmul_hw_fmul_32cud_U6  |matmul_hw_fmul_32cud  |        0|      3|  143|  140|
    |matmul_hw_fmul_32cud_U7  |matmul_hw_fmul_32cud  |        0|      3|  143|  140|
    |matmul_hw_fmul_32cud_U8  |matmul_hw_fmul_32cud  |        0|      3|  143|  140|
    +-------------------------+----------------------+---------+-------+-----+-----+
    |Total                    |                      |        0|     20| 1392| 1380|
    +-------------------------+----------------------+---------+-------+-----+-----+

    * DSP48: 
    N/A

    * Memory: 
    +-------------+--------------------+---------+----+----+------+-----+------+-------------+
    |    Memory   |       Module       | BRAM_18K| FF | LUT| Words| Bits| Banks| W*Bits*Banks|
    +-------------+--------------------+---------+----+----+------+-----+------+-------------+
    |b_copy_0_U   |matmul_hw_b_copy_0  |        0|  64|   8|    16|   32|     1|          512|
    |b_copy_1_U   |matmul_hw_b_copy_0  |        0|  64|   8|    16|   32|     1|          512|
    |b_copy_2_U   |matmul_hw_b_copy_0  |        0|  64|   8|    16|   32|     1|          512|
    |b_copy_3_U   |matmul_hw_b_copy_0  |        0|  64|   8|    16|   32|     1|          512|
    |b_copy_4_U   |matmul_hw_b_copy_0  |        0|  64|   8|    16|   32|     1|          512|
    |b_copy_5_U   |matmul_hw_b_copy_0  |        0|  64|   8|    16|   32|     1|          512|
    |b_copy_6_U   |matmul_hw_b_copy_0  |        0|  64|   8|    16|   32|     1|          512|
    |b_copy_7_U   |matmul_hw_b_copy_0  |        0|  64|   8|    16|   32|     1|          512|
    |b_copy_8_U   |matmul_hw_b_copy_0  |        0|  64|   8|    16|   32|     1|          512|
    |b_copy_9_U   |matmul_hw_b_copy_0  |        0|  64|   8|    16|   32|     1|          512|
    |b_copy_10_U  |matmul_hw_b_copy_0  |        0|  64|   8|    16|   32|     1|          512|
    |b_copy_11_U  |matmul_hw_b_copy_0  |        0|  64|   8|    16|   32|     1|          512|
    |b_copy_12_U  |matmul_hw_b_copy_0  |        0|  64|   8|    16|   32|     1|          512|
    |b_copy_13_U  |matmul_hw_b_copy_0  |        0|  64|   8|    16|   32|     1|          512|
    |b_copy_14_U  |matmul_hw_b_copy_0  |        0|  64|   8|    16|   32|     1|          512|
    |b_copy_15_U  |matmul_hw_b_copy_0  |        0|  64|   8|    16|   32|     1|          512|
    +-------------+--------------------+---------+----+----+------+-----+------+-------------+
    |Total        |                    |        0|1024| 128|   256|  512|    16|         8192|
    +-------------+--------------------+---------+----+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------------+----------+-------+---+----+------------+------------+
    |         Variable Name         | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------------+----------+-------+---+----+------------+------------+
    |i_1_fu_944_p2                  |     +    |      0|  0|   5|           5|           1|
    |indvar_flatten_next_fu_938_p2  |     +    |      0|  0|   9|           9|           1|
    |j_1_fu_1188_p2                 |     +    |      0|  0|   5|           5|           1|
    |tmp_15_fu_1036_p2              |     +    |      0|  0|   6|           6|           5|
    |tmp_17_fu_1174_p2              |     +    |      0|  0|   7|           7|           6|
    |tmp_18_fu_1387_p2              |     +    |      0|  0|  10|          10|          10|
    |exitcond_flatten_fu_932_p2     |   icmp   |      0|  0|   4|           9|          10|
    |exitcond_fu_950_p2             |   icmp   |      0|  0|   3|           5|           6|
    |tmp1_fu_970_p2                 |   icmp   |      0|  0|   2|           5|           1|
    |tmp_3_fu_1067_p2               |   icmp   |      0|  0|   2|           5|           1|
    |tmp_mid1_fu_964_p2             |   icmp   |      0|  0|   2|           5|           1|
    |tmp_10_fu_1050_p2              |    or    |      0|  0|  10|           7|           2|
    |tmp_12_fu_1102_p2              |    or    |      0|  0|  10|           7|           2|
    |tmp_7_fu_1016_p2               |    or    |      0|  0|  10|           7|           1|
    |a_row_load_10_fu_1268_p3       |  select  |      0|  0|  32|           1|          32|
    |a_row_load_11_fu_1261_p3       |  select  |      0|  0|  32|           1|          32|
    |a_row_load_12_fu_1119_p3       |  select  |      0|  0|  32|           1|          32|
    |a_row_load_13_fu_1254_p3       |  select  |      0|  0|  32|           1|          32|
    |a_row_load_14_fu_1247_p3       |  select  |      0|  0|  32|           1|          32|
    |a_row_load_15_fu_1240_p3       |  select  |      0|  0|  32|           1|          32|
    |a_row_load_1_fu_1317_p3        |  select  |      0|  0|  32|           1|          32|
    |a_row_load_2_fu_1310_p3        |  select  |      0|  0|  32|           1|          32|
    |a_row_load_3_fu_1303_p3        |  select  |      0|  0|  32|           1|          32|
    |a_row_load_4_fu_1135_p3        |  select  |      0|  0|  32|           1|          32|
    |a_row_load_5_fu_1296_p3        |  select  |      0|  0|  32|           1|          32|
    |a_row_load_6_fu_1289_p3        |  select  |      0|  0|  32|           1|          32|
    |a_row_load_7_fu_1282_p3        |  select  |      0|  0|  32|           1|          32|
    |a_row_load_8_fu_1127_p3        |  select  |      0|  0|  32|           1|          32|
    |a_row_load_9_fu_1275_p3        |  select  |      0|  0|  32|           1|          32|
    |a_row_load_fu_1143_p3          |  select  |      0|  0|  32|           1|          32|
    |j_mid2_fu_956_p3               |  select  |      0|  0|   5|           1|           1|
    |tmp_1_mid2_v_fu_984_p3         |  select  |      0|  0|   5|           1|           5|
    |tmp_mid2_fu_976_p3             |  select  |      0|  0|   1|           1|           1|
    +-------------------------------+----------+-------+---+----+------------+------------+
    |Total                          |          |      0|  0| 608|         111|         567|
    +-------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------+----+-----------+-----+-----------+
    |             Name             | LUT| Input Size| Bits| Total Bits|
    +------------------------------+----+-----------+-----+-----------+
    |a_0_Addr_A_orig               |  32|          5|   32|        160|
    |a_1_Addr_A_orig               |  32|          5|   32|        160|
    |a_2_Addr_A_orig               |  32|          5|   32|        160|
    |a_3_Addr_A_orig               |  32|          5|   32|        160|
    |ap_NS_fsm                     |   1|          7|    1|          7|
    |ap_enable_reg_pp0_iter21      |   1|          2|    1|          2|
    |b_0_Addr_A_orig               |  32|          5|   32|        160|
    |b_1_Addr_A_orig               |  32|          5|   32|        160|
    |b_2_Addr_A_orig               |  32|          5|   32|        160|
    |b_3_Addr_A_orig               |  32|          5|   32|        160|
    |b_copy_0_address0             |   4|          3|    4|         12|
    |b_copy_10_address0            |   4|          3|    4|         12|
    |b_copy_11_address0            |   4|          3|    4|         12|
    |b_copy_12_address0            |   4|          3|    4|         12|
    |b_copy_13_address0            |   4|          3|    4|         12|
    |b_copy_14_address0            |   4|          3|    4|         12|
    |b_copy_15_address0            |   4|          3|    4|         12|
    |b_copy_1_address0             |   4|          3|    4|         12|
    |b_copy_2_address0             |   4|          3|    4|         12|
    |b_copy_3_address0             |   4|          3|    4|         12|
    |b_copy_4_address0             |   4|          3|    4|         12|
    |b_copy_5_address0             |   4|          3|    4|         12|
    |b_copy_6_address0             |   4|          3|    4|         12|
    |b_copy_7_address0             |   4|          3|    4|         12|
    |b_copy_8_address0             |   4|          3|    4|         12|
    |b_copy_9_address0             |   4|          3|    4|         12|
    |c_WEN_A                       |   4|          2|    4|          8|
    |grp_fu_867_p0                 |  32|          5|   32|        160|
    |grp_fu_867_p1                 |  32|          5|   32|        160|
    |grp_fu_872_p0                 |  32|          5|   32|        160|
    |grp_fu_872_p1                 |  32|          5|   32|        160|
    |grp_fu_876_p0                 |  32|          5|   32|        160|
    |grp_fu_876_p1                 |  32|          5|   32|        160|
    |grp_fu_880_p0                 |  32|          5|   32|        160|
    |grp_fu_880_p1                 |  32|          5|   32|        160|
    |grp_fu_884_p0                 |  32|          5|   32|        160|
    |grp_fu_884_p1                 |  32|          5|   32|        160|
    |grp_fu_889_p0                 |  32|          5|   32|        160|
    |grp_fu_889_p1                 |  32|          5|   32|        160|
    |grp_fu_894_p0                 |  32|          5|   32|        160|
    |grp_fu_894_p1                 |  32|          5|   32|        160|
    |grp_fu_899_p0                 |  32|          5|   32|        160|
    |grp_fu_899_p1                 |  32|          5|   32|        160|
    |i_phi_fu_849_p4               |   5|          2|    5|         10|
    |i_reg_845                     |   5|          2|    5|         10|
    |indvar_flatten_phi_fu_838_p4  |   9|          2|    9|         18|
    |indvar_flatten_reg_834        |   9|          2|    9|         18|
    |j_phi_fu_860_p4               |   5|          2|    5|         10|
    |j_reg_856                     |   5|          2|    5|         10|
    +------------------------------+----+-----------+-----+-----------+
    |Total                         | 876|        191|  876|       4125|
    +------------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------+----+----+-----+-----------+
    |             Name             | FF | LUT| Bits| Const Bits|
    +------------------------------+----+----+-----+-----------+
    |a_0_load_1_reg_1670           |  32|   0|   32|          0|
    |a_1_load_1_reg_1675           |  32|   0|   32|          0|
    |a_2_load_1_reg_1680           |  32|   0|   32|          0|
    |a_3_load_1_reg_1685           |  32|   0|   32|          0|
    |a_row_load_015_fu_102         |  32|   0|   32|          0|
    |a_row_load_10_reg_1871        |  32|   0|   32|          0|
    |a_row_load_11_reg_1866        |  32|   0|   32|          0|
    |a_row_load_14_reg_1856        |  32|   0|   32|          0|
    |a_row_load_15_reg_1851        |  32|   0|   32|          0|
    |a_row_load_16_fu_158          |  32|   0|   32|          0|
    |a_row_load_17_fu_154          |  32|   0|   32|          0|
    |a_row_load_18_fu_150          |  32|   0|   32|          0|
    |a_row_load_19_fu_146          |  32|   0|   32|          0|
    |a_row_load_20_fu_142          |  32|   0|   32|          0|
    |a_row_load_21_fu_138          |  32|   0|   32|          0|
    |a_row_load_22_fu_134          |  32|   0|   32|          0|
    |a_row_load_23_fu_130          |  32|   0|   32|          0|
    |a_row_load_24_fu_126          |  32|   0|   32|          0|
    |a_row_load_25_fu_122          |  32|   0|   32|          0|
    |a_row_load_26_fu_118          |  32|   0|   32|          0|
    |a_row_load_27_fu_114          |  32|   0|   32|          0|
    |a_row_load_28_fu_110          |  32|   0|   32|          0|
    |a_row_load_29_fu_106          |  32|   0|   32|          0|
    |a_row_load_2_reg_1901         |  32|   0|   32|          0|
    |a_row_load_3_reg_1896         |  32|   0|   32|          0|
    |a_row_load_6_reg_1886         |  32|   0|   32|          0|
    |a_row_load_7_reg_1881         |  32|   0|   32|          0|
    |a_row_load_s_fu_162           |  32|   0|   32|          0|
    |ap_CS_fsm                     |   6|   0|    6|          0|
    |ap_enable_reg_pp0_iter0       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter11      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter12      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter13      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter14      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter15      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter16      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter17      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter18      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter19      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter20      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter21      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9       |   1|   0|    1|          0|
    |exitcond_flatten_reg_1493     |   1|   0|    1|          0|
    |i_reg_845                     |   5|   0|    5|          0|
    |indvar_flatten_next_reg_1497  |   9|   0|    9|          0|
    |indvar_flatten_reg_834        |   9|   0|    9|          0|
    |j_1_reg_1846                  |   5|   0|    5|          0|
    |j_mid2_reg_1502               |   5|   0|    5|          0|
    |j_reg_856                     |   5|   0|    5|          0|
    |reg_916                       |  32|   0|   32|          0|
    |reg_920                       |  32|   0|   32|          0|
    |reg_924                       |  32|   0|   32|          0|
    |reg_928                       |  32|   0|   32|          0|
    |tmp_18_reg_1911               |  10|   0|   10|          0|
    |tmp_1_mid2_v_reg_1517         |   5|   0|    5|          0|
    |tmp_1_reg_1523                |   5|   0|    7|          2|
    |tmp_2_10_reg_2086             |  32|   0|   32|          0|
    |tmp_2_11_reg_2026             |  32|   0|   32|          0|
    |tmp_2_12_reg_2051             |  32|   0|   32|          0|
    |tmp_2_13_reg_2071             |  32|   0|   32|          0|
    |tmp_2_14_reg_2091             |  32|   0|   32|          0|
    |tmp_2_1_reg_2036              |  32|   0|   32|          0|
    |tmp_2_2_reg_2056              |  32|   0|   32|          0|
    |tmp_2_3_reg_2076              |  32|   0|   32|          0|
    |tmp_2_4_reg_2006              |  32|   0|   32|          0|
    |tmp_2_5_reg_2041              |  32|   0|   32|          0|
    |tmp_2_6_reg_2061              |  32|   0|   32|          0|
    |tmp_2_7_reg_2081              |  32|   0|   32|          0|
    |tmp_2_8_reg_2016              |  32|   0|   32|          0|
    |tmp_2_9_reg_2046              |  32|   0|   32|          0|
    |tmp_2_s_reg_2066              |  32|   0|   32|          0|
    |tmp_3_reg_1650                |   1|   0|    1|          0|
    |tmp_5_10_reg_2151             |  32|   0|   32|          0|
    |tmp_5_11_reg_2156             |  32|   0|   32|          0|
    |tmp_5_12_reg_2161             |  32|   0|   32|          0|
    |tmp_5_13_reg_2166             |  32|   0|   32|          0|
    |tmp_5_14_reg_2171             |  32|   0|   32|          0|
    |tmp_5_1_reg_2101              |  32|   0|   32|          0|
    |tmp_5_2_reg_2106              |  32|   0|   32|          0|
    |tmp_5_3_reg_2111              |  32|   0|   32|          0|
    |tmp_5_4_reg_2116              |  32|   0|   32|          0|
    |tmp_5_5_reg_2121              |  32|   0|   32|          0|
    |tmp_5_6_reg_2126              |  32|   0|   32|          0|
    |tmp_5_7_reg_2131              |  32|   0|   32|          0|
    |tmp_5_8_reg_2136              |  32|   0|   32|          0|
    |tmp_5_9_reg_2141              |  32|   0|   32|          0|
    |tmp_5_reg_2096                |  32|   0|   32|          0|
    |tmp_5_s_reg_2146              |  32|   0|   32|          0|
    |tmp_6_reg_1550                |   5|   0|   64|         59|
    |tmp_9_reg_1710                |   5|   0|   64|         59|
    |tmp_mid2_reg_1513             |   1|   0|    1|          0|
    |tmp_s_reg_1996                |  32|   0|   32|          0|
    |exitcond_flatten_reg_1493     |   0|   1|    1|          0|
    |tmp_18_reg_1911               |   0|  10|   10|          0|
    |tmp_2_10_reg_2086             |   0|  32|   32|          0|
    |tmp_2_11_reg_2026             |   0|  32|   32|          0|
    |tmp_2_12_reg_2051             |   0|  32|   32|          0|
    |tmp_2_13_reg_2071             |   0|  32|   32|          0|
    |tmp_2_14_reg_2091             |   0|  32|   32|          0|
    |tmp_2_1_reg_2036              |   0|  32|   32|          0|
    |tmp_2_2_reg_2056              |   0|  32|   32|          0|
    |tmp_2_3_reg_2076              |   0|  32|   32|          0|
    |tmp_2_4_reg_2006              |   0|  32|   32|          0|
    |tmp_2_5_reg_2041              |   0|  32|   32|          0|
    |tmp_2_6_reg_2061              |   0|  32|   32|          0|
    |tmp_2_7_reg_2081              |   0|  32|   32|          0|
    |tmp_2_8_reg_2016              |   0|  32|   32|          0|
    |tmp_2_9_reg_2046              |   0|  32|   32|          0|
    |tmp_2_s_reg_2066              |   0|  32|   32|          0|
    +------------------------------+----+----+-----+-----------+
    |Total                         |2147| 491| 2758|        120|
    +------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------+-----+-----+------------+--------------+--------------+
|  RTL Ports | Dir | Bits|  Protocol  | Source Object|    C Type    |
+------------+-----+-----+------------+--------------+--------------+
|ap_clk      |  in |    1| ap_ctrl_hs |   matmul_hw  | return value |
|ap_rst      |  in |    1| ap_ctrl_hs |   matmul_hw  | return value |
|ap_start    |  in |    1| ap_ctrl_hs |   matmul_hw  | return value |
|ap_done     | out |    1| ap_ctrl_hs |   matmul_hw  | return value |
|ap_idle     | out |    1| ap_ctrl_hs |   matmul_hw  | return value |
|ap_ready    | out |    1| ap_ctrl_hs |   matmul_hw  | return value |
|a_0_Addr_A  | out |   32|    bram    |      a_0     |     array    |
|a_0_EN_A    | out |    1|    bram    |      a_0     |     array    |
|a_0_WEN_A   | out |    4|    bram    |      a_0     |     array    |
|a_0_Din_A   | out |   32|    bram    |      a_0     |     array    |
|a_0_Dout_A  |  in |   32|    bram    |      a_0     |     array    |
|a_0_Clk_A   | out |    1|    bram    |      a_0     |     array    |
|a_0_Rst_A   | out |    1|    bram    |      a_0     |     array    |
|a_1_Addr_A  | out |   32|    bram    |      a_1     |     array    |
|a_1_EN_A    | out |    1|    bram    |      a_1     |     array    |
|a_1_WEN_A   | out |    4|    bram    |      a_1     |     array    |
|a_1_Din_A   | out |   32|    bram    |      a_1     |     array    |
|a_1_Dout_A  |  in |   32|    bram    |      a_1     |     array    |
|a_1_Clk_A   | out |    1|    bram    |      a_1     |     array    |
|a_1_Rst_A   | out |    1|    bram    |      a_1     |     array    |
|a_2_Addr_A  | out |   32|    bram    |      a_2     |     array    |
|a_2_EN_A    | out |    1|    bram    |      a_2     |     array    |
|a_2_WEN_A   | out |    4|    bram    |      a_2     |     array    |
|a_2_Din_A   | out |   32|    bram    |      a_2     |     array    |
|a_2_Dout_A  |  in |   32|    bram    |      a_2     |     array    |
|a_2_Clk_A   | out |    1|    bram    |      a_2     |     array    |
|a_2_Rst_A   | out |    1|    bram    |      a_2     |     array    |
|a_3_Addr_A  | out |   32|    bram    |      a_3     |     array    |
|a_3_EN_A    | out |    1|    bram    |      a_3     |     array    |
|a_3_WEN_A   | out |    4|    bram    |      a_3     |     array    |
|a_3_Din_A   | out |   32|    bram    |      a_3     |     array    |
|a_3_Dout_A  |  in |   32|    bram    |      a_3     |     array    |
|a_3_Clk_A   | out |    1|    bram    |      a_3     |     array    |
|a_3_Rst_A   | out |    1|    bram    |      a_3     |     array    |
|b_0_Addr_A  | out |   32|    bram    |      b_0     |     array    |
|b_0_EN_A    | out |    1|    bram    |      b_0     |     array    |
|b_0_WEN_A   | out |    4|    bram    |      b_0     |     array    |
|b_0_Din_A   | out |   32|    bram    |      b_0     |     array    |
|b_0_Dout_A  |  in |   32|    bram    |      b_0     |     array    |
|b_0_Clk_A   | out |    1|    bram    |      b_0     |     array    |
|b_0_Rst_A   | out |    1|    bram    |      b_0     |     array    |
|b_1_Addr_A  | out |   32|    bram    |      b_1     |     array    |
|b_1_EN_A    | out |    1|    bram    |      b_1     |     array    |
|b_1_WEN_A   | out |    4|    bram    |      b_1     |     array    |
|b_1_Din_A   | out |   32|    bram    |      b_1     |     array    |
|b_1_Dout_A  |  in |   32|    bram    |      b_1     |     array    |
|b_1_Clk_A   | out |    1|    bram    |      b_1     |     array    |
|b_1_Rst_A   | out |    1|    bram    |      b_1     |     array    |
|b_2_Addr_A  | out |   32|    bram    |      b_2     |     array    |
|b_2_EN_A    | out |    1|    bram    |      b_2     |     array    |
|b_2_WEN_A   | out |    4|    bram    |      b_2     |     array    |
|b_2_Din_A   | out |   32|    bram    |      b_2     |     array    |
|b_2_Dout_A  |  in |   32|    bram    |      b_2     |     array    |
|b_2_Clk_A   | out |    1|    bram    |      b_2     |     array    |
|b_2_Rst_A   | out |    1|    bram    |      b_2     |     array    |
|b_3_Addr_A  | out |   32|    bram    |      b_3     |     array    |
|b_3_EN_A    | out |    1|    bram    |      b_3     |     array    |
|b_3_WEN_A   | out |    4|    bram    |      b_3     |     array    |
|b_3_Din_A   | out |   32|    bram    |      b_3     |     array    |
|b_3_Dout_A  |  in |   32|    bram    |      b_3     |     array    |
|b_3_Clk_A   | out |    1|    bram    |      b_3     |     array    |
|b_3_Rst_A   | out |    1|    bram    |      b_3     |     array    |
|c_Addr_A    | out |   32|    bram    |       c      |     array    |
|c_EN_A      | out |    1|    bram    |       c      |     array    |
|c_WEN_A     | out |    4|    bram    |       c      |     array    |
|c_Din_A     | out |   32|    bram    |       c      |     array    |
|c_Dout_A    |  in |   32|    bram    |       c      |     array    |
|c_Clk_A     | out |    1|    bram    |       c      |     array    |
|c_Rst_A     | out |    1|    bram    |       c      |     array    |
+------------+-----+-----+------------+--------------+--------------+

