[
   {
      "channelCount" : 1,
      "orderId" : 1,
      "baseAddress" : "0x45d10100UL",
      "qos" : 1,
      "asel" : 0,
      "epriority" : 1,
      "name" : "MCU_R5FSS0_MEMBDG_RMST0",
      "atype" : 1,
      "cslBase" : "CSL_QOS_MCU_R5FSS0_MEMBDG_RMST0_MMR_BASE",
      "virtId" : 1
   },
   {
      "channelCount" : 1,
      "baseAddress" : "0x45d10500UL",
      "qos" : 1,
      "orderId" : 1,
      "asel" : 0,
      "name" : "MCU_R5FSS0_MEMBDG_WMST0",
      "epriority" : 1,
      "atype" : 1,
      "cslBase" : "CSL_QOS_MCU_R5FSS0_MEMBDG_WMST0_MMR_BASE",
      "virtId" : 1
   },
   {
      "atype" : 0,
      "cslBase" : "CSL_QOS_MCU_R5FSS0_CPU0_PMST_MMR_BASE",
      "virtId" : 0,
      "channelCount" : 1,
      "orderId" : 1,
      "qos" : 1,
      "baseAddress" : "0x45d10900UL",
      "asel" : 0,
      "name" : "MCU_R5FSS0_CPU0_PMST",
      "epriority" : 1
   },
   {
      "channelCount" : 1,
      "baseAddress" : "0x45d11100UL",
      "qos" : 1,
      "orderId" : 1,
      "asel" : 0,
      "name" : "MCU_R5FSS0_MEMBDG_RMST1",
      "epriority" : 1,
      "atype" : 1,
      "cslBase" : "CSL_QOS_MCU_R5FSS0_MEMBDG_RMST1_MMR_BASE",
      "virtId" : 1
   },
   {
      "atype" : 1,
      "cslBase" : "CSL_QOS_MCU_R5FSS0_MEMBDG_WMST1_MMR_BASE",
      "virtId" : 1,
      "channelCount" : 1,
      "qos" : 1,
      "orderId" : 1,
      "baseAddress" : "0x45d11500UL",
      "asel" : 0,
      "name" : "MCU_R5FSS0_MEMBDG_WMST1",
      "epriority" : 1
   },
   {
      "orderId" : 1,
      "qos" : 1,
      "baseAddress" : "0x45d11900UL",
      "channelCount" : 1,
      "epriority" : 1,
      "name" : "MCU_R5FSS0_CPU1_PMST",
      "asel" : 0,
      "cslBase" : "CSL_QOS_MCU_R5FSS0_CPU1_PMST_MMR_BASE",
      "atype" : 0,
      "virtId" : 0
   },
   {
      "virtId" : 0,
      "atype" : 0,
      "cslBase" : "CSL_QOS_MCU_SA2_UL0_CTXCACH_EXT_DMA_MMR_BASE",
      "asel" : 0,
      "epriority" : 1,
      "name" : "MCU_SA2_UL0_CTXCACH_EXT_DMA",
      "channelCount" : 1,
      "orderId" : 1,
      "qos" : 1,
      "baseAddress" : "0x45d13100UL"
   },
   {
      "epriority" : 1,
      "name" : "MCU_NAVSS0_PROXY0_DST",
      "asel" : 0,
      "orderId" : 1,
      "qos" : 1,
      "baseAddress" : "0x45d20100UL",
      "channelCount" : 1,
      "virtId" : 0,
      "cslBase" : "CSL_QOS_MCU_NAVSS0_PROXY0_DST_MMR_BASE",
      "atype" : 1
   },
   {
      "cslBase" : "CSL_QOS_MCU_NAVSS0_SEC_PROXY0_DST_MMR_BASE",
      "atype" : 1,
      "virtId" : 0,
      "qos" : 1,
      "baseAddress" : "0x45d20500UL",
      "orderId" : 0,
      "channelCount" : 1,
      "epriority" : 1,
      "name" : "MCU_NAVSS0_SEC_PROXY0_DST",
      "asel" : 0
   },
   {
      "cslBase" : "CSL_QOS_MCU_NAVSS0_RINGACC0_DST_MMR_BASE",
      "atype" : 1,
      "virtId" : 0,
      "orderId" : 0,
      "baseAddress" : "0x45d20d00UL",
      "qos" : 0,
      "channelCount" : 1,
      "epriority" : 0,
      "name" : "MCU_NAVSS0_RINGACC0_DST",
      "asel" : 0
   },
   {
      "name" : "NAVSS0_PROXY0_DST",
      "epriority" : 1,
      "asel" : 0,
      "baseAddress" : "0x45d40100UL",
      "qos" : 1,
      "orderId" : 1,
      "channelCount" : 1,
      "virtId" : 0,
      "cslBase" : "CSL_QOS_NAVSS0_PROXY0_DST_MMR_BASE",
      "atype" : 1
   },
   {
      "asel" : 0,
      "epriority" : 1,
      "name" : "NAVSS0_SEC_PROXY0_DST",
      "channelCount" : 1,
      "orderId" : 0,
      "baseAddress" : "0x45d40500UL",
      "qos" : 1,
      "virtId" : 0,
      "atype" : 1,
      "cslBase" : "CSL_QOS_NAVSS0_SEC_PROXY0_DST_MMR_BASE"
   },
   {
      "name" : "NAVSS0_RINGACC0_DST",
      "epriority" : 0,
      "asel" : 0,
      "orderId" : 0,
      "qos" : 0,
      "baseAddress" : "0x45d48100UL",
      "channelCount" : 1,
      "virtId" : 0,
      "cslBase" : "CSL_QOS_NAVSS0_RINGACC0_DST_MMR_BASE",
      "atype" : 1
   },
   {
      "asel" : 0,
      "name" : "NAVSS0_TCU_MSTR",
      "epriority" : 1,
      "channelCount" : 1,
      "orderId" : 1,
      "qos" : 1,
      "baseAddress" : "0x45d50100UL",
      "virtId" : 0,
      "atype" : 0,
      "cslBase" : "CSL_QOS_NAVSS0_TCU_MSTR_MMR_BASE"
   },
   {
      "name" : "NAVSS0_TCU_MSTW",
      "epriority" : 1,
      "asel" : 0,
      "orderId" : 1,
      "qos" : 1,
      "baseAddress" : "0x45d50500UL",
      "channelCount" : 1,
      "virtId" : 0,
      "cslBase" : "CSL_QOS_NAVSS0_TCU_MSTW_MMR_BASE",
      "atype" : 0
   },
   {
      "asel" : 0,
      "name" : "PRU_ICSSG0_PR1_EXT_VBUSM",
      "epriority" : 1,
      "channelCount" : 10,
      "qos" : 0,
      "baseAddress" : "0x45d80100UL",
      "orderId" : 1,
      "virtId" : 0,
      "atype" : 0,
      "cslBase" : "CSL_QOS_PRU_ICSSG0_PR1_EXT_VBUSM_MMR_BASE"
   },
   {
      "virtId" : 0,
      "cslBase" : "CSL_QOS_PRU_ICSSG1_PR1_EXT_VBUSM_MMR_BASE",
      "atype" : 0,
      "epriority" : 1,
      "name" : "PRU_ICSSG1_PR1_EXT_VBUSM",
      "asel" : 0,
      "baseAddress" : "0x45d80500UL",
      "qos" : 0,
      "orderId" : 1,
      "channelCount" : 10
   },
   {
      "virtId" : 1,
      "cslBase" : "CSL_QOS_C66SS0_C66_MDMA_MMR_BASE",
      "atype" : 1,
      "epriority" : 1,
      "name" : "C66SS0_C66_MDMA",
      "asel" : 0,
      "qos" : 1,
      "baseAddress" : "0x45d81100UL",
      "orderId" : 1,
      "channelCount" : 1
   },
   {
      "atype" : 1,
      "cslBase" : "CSL_QOS_C66SS0_C66_CFG_MMR_BASE",
      "virtId" : 1,
      "channelCount" : 1,
      "baseAddress" : "0x45d87100UL",
      "orderId" : 1,
      "qos" : 1,
      "asel" : 0,
      "epriority" : 1,
      "name" : "C66SS0_C66_CFG"
   },
   {
      "channelCount" : 1,
      "qos" : 1,
      "baseAddress" : "0x45d81500UL",
      "orderId" : 1,
      "asel" : 0,
      "epriority" : 1,
      "name" : "C66SS1_C66_MDMA",
      "atype" : 1,
      "cslBase" : "CSL_QOS_C66SS1_C66_MDMA_MMR_BASE",
      "virtId" : 1
   },
   {
      "epriority" : 1,
      "name" : "C66SS1_C66_CFG",
      "asel" : 0,
      "orderId" : 1,
      "qos" : 1,
      "baseAddress" : "0x45d87500UL",
      "channelCount" : 1,
      "virtId" : 1,
      "cslBase" : "CSL_QOS_C66SS1_C66_CFG_MMR_BASE",
      "atype" : 1
   },
   {
      "atype" : 1,
      "cslBase" : "CSL_QOS_MMCSD1_EMMCSDSS_RD_MMR_BASE",
      "virtId" : 1,
      "channelCount" : 1,
      "orderId" : 1,
      "baseAddress" : "0x45d82100UL",
      "qos" : 1,
      "asel" : 0,
      "epriority" : 1,
      "name" : "MMCSD1_EMMCSDSS_RD"
   },
   {
      "channelCount" : 1,
      "baseAddress" : "0x45d82500UL",
      "qos" : 1,
      "orderId" : 1,
      "asel" : 0,
      "epriority" : 1,
      "name" : "MMCSD1_EMMCSDSS_WR",
      "atype" : 1,
      "cslBase" : "CSL_QOS_MMCSD1_EMMCSDSS_WR_MMR_BASE",
      "virtId" : 1
   },
   {
      "orderId" : 1,
      "qos" : 1,
      "baseAddress" : "0x45d82900UL",
      "channelCount" : 1,
      "name" : "MMCSD2_EMMCSDSS_RD",
      "epriority" : 1,
      "asel" : 0,
      "cslBase" : "CSL_QOS_MMCSD2_EMMCSDSS_RD_MMR_BASE",
      "atype" : 1,
      "virtId" : 1
   },
   {
      "virtId" : 1,
      "cslBase" : "CSL_QOS_MMCSD2_EMMCSDSS_WR_MMR_BASE",
      "atype" : 1,
      "epriority" : 1,
      "name" : "MMCSD2_EMMCSDSS_WR",
      "asel" : 0,
      "orderId" : 1,
      "baseAddress" : "0x45d82d00UL",
      "qos" : 1,
      "channelCount" : 1
   },
   {
      "epriority" : 1,
      "name" : "R5FSS0_MEMBDG_RMST0",
      "asel" : 0,
      "baseAddress" : "0x45d84100UL",
      "qos" : 1,
      "orderId" : 1,
      "channelCount" : 1,
      "virtId" : 1,
      "cslBase" : "CSL_QOS_R5FSS0_MEMBDG_RMST0_MMR_BASE",
      "atype" : 1
   },
   {
      "virtId" : 1,
      "cslBase" : "CSL_QOS_R5FSS0_MEMBDG_RMST1_MMR_BASE",
      "atype" : 1,
      "name" : "R5FSS0_MEMBDG_RMST1",
      "epriority" : 1,
      "asel" : 0,
      "qos" : 1,
      "baseAddress" : "0x45d84500UL",
      "orderId" : 1,
      "channelCount" : 1
   },
   {
      "atype" : 1,
      "cslBase" : "CSL_QOS_R5FSS0_MEMBDG_WMST0_MMR_BASE",
      "virtId" : 1,
      "channelCount" : 1,
      "baseAddress" : "0x45d84900UL",
      "qos" : 1,
      "orderId" : 1,
      "asel" : 0,
      "epriority" : 1,
      "name" : "R5FSS0_MEMBDG_WMST0"
   },
   {
      "virtId" : 1,
      "atype" : 1,
      "cslBase" : "CSL_QOS_R5FSS0_MEMBDG_WMST1_MMR_BASE",
      "asel" : 0,
      "name" : "R5FSS0_MEMBDG_WMST1",
      "epriority" : 1,
      "channelCount" : 1,
      "baseAddress" : "0x45d84d00UL",
      "qos" : 1,
      "orderId" : 1
   },
   {
      "cslBase" : "CSL_QOS_R5FSS0_PBDG_RMST0_MMR_BASE",
      "atype" : 1,
      "virtId" : 1,
      "baseAddress" : "0x45d89900UL",
      "qos" : 1,
      "orderId" : 1,
      "channelCount" : 1,
      "name" : "R5FSS0_PBDG_RMST0",
      "epriority" : 1,
      "asel" : 0
   },
   {
      "baseAddress" : "0x45d89d00UL",
      "orderId" : 1,
      "qos" : 1,
      "channelCount" : 1,
      "epriority" : 1,
      "name" : "R5FSS0_PBDG_RMST1",
      "asel" : 0,
      "cslBase" : "CSL_QOS_R5FSS0_PBDG_RMST1_MMR_BASE",
      "atype" : 1,
      "virtId" : 1
   },
   {
      "asel" : 0,
      "name" : "R5FSS0_PBDG_WMST0",
      "epriority" : 1,
      "channelCount" : 1,
      "qos" : 1,
      "orderId" : 1,
      "baseAddress" : "0x45d8a100UL",
      "virtId" : 1,
      "atype" : 1,
      "cslBase" : "CSL_QOS_R5FSS0_PBDG_WMST0_MMR_BASE"
   },
   {
      "asel" : 0,
      "epriority" : 1,
      "name" : "R5FSS0_PBDG_WMST1",
      "channelCount" : 1,
      "baseAddress" : "0x45d8a500UL",
      "qos" : 1,
      "orderId" : 1,
      "virtId" : 1,
      "atype" : 1,
      "cslBase" : "CSL_QOS_R5FSS0_PBDG_WMST1_MMR_BASE"
   },
   {
      "virtId" : 1,
      "cslBase" : "CSL_QOS_R5FSS0_CPU0_PMST_MMR_BASE",
      "atype" : 1,
      "epriority" : 1,
      "name" : "R5FSS0_CPU0_PMST",
      "asel" : 0,
      "baseAddress" : "0x45da4100UL",
      "orderId" : 1,
      "qos" : 1,
      "channelCount" : 1
   },
   {
      "name" : "R5FSS0_CPU1_PMST",
      "epriority" : 1,
      "asel" : 0,
      "orderId" : 1,
      "qos" : 1,
      "baseAddress" : "0x45da4500UL",
      "channelCount" : 1,
      "virtId" : 1,
      "cslBase" : "CSL_QOS_R5FSS0_CPU1_PMST_MMR_BASE",
      "atype" : 1
   },
   {
      "virtId" : 1,
      "atype" : 1,
      "cslBase" : "CSL_QOS_R5FSS1_MEMBDG_RMST0_MMR_BASE",
      "asel" : 0,
      "name" : "R5FSS1_MEMBDG_RMST0",
      "epriority" : 1,
      "channelCount" : 1,
      "orderId" : 1,
      "qos" : 1,
      "baseAddress" : "0x45d85100UL"
   },
   {
      "asel" : 0,
      "name" : "R5FSS1_MEMBDG_RMST1",
      "epriority" : 1,
      "channelCount" : 1,
      "qos" : 1,
      "baseAddress" : "0x45d85500UL",
      "orderId" : 1,
      "virtId" : 1,
      "atype" : 1,
      "cslBase" : "CSL_QOS_R5FSS1_MEMBDG_RMST1_MMR_BASE"
   },
   {
      "virtId" : 1,
      "atype" : 1,
      "cslBase" : "CSL_QOS_R5FSS1_MEMBDG_WMST0_MMR_BASE",
      "asel" : 0,
      "name" : "R5FSS1_MEMBDG_WMST0",
      "epriority" : 1,
      "channelCount" : 1,
      "qos" : 1,
      "orderId" : 1,
      "baseAddress" : "0x45d85900UL"
   },
   {
      "orderId" : 1,
      "qos" : 1,
      "baseAddress" : "0x45d85d00UL",
      "channelCount" : 1,
      "name" : "R5FSS1_MEMBDG_WMST1",
      "epriority" : 1,
      "asel" : 0,
      "cslBase" : "CSL_QOS_R5FSS1_MEMBDG_WMST1_MMR_BASE",
      "atype" : 1,
      "virtId" : 1
   },
   {
      "asel" : 0,
      "name" : "R5FSS1_PBDG_RMST0",
      "epriority" : 1,
      "channelCount" : 1,
      "baseAddress" : "0x45d8a900UL",
      "qos" : 1,
      "orderId" : 1,
      "virtId" : 1,
      "atype" : 1,
      "cslBase" : "CSL_QOS_R5FSS1_PBDG_RMST0_MMR_BASE"
   },
   {
      "baseAddress" : "0x45d8ad00UL",
      "qos" : 1,
      "orderId" : 1,
      "channelCount" : 1,
      "name" : "R5FSS1_PBDG_RMST1",
      "epriority" : 1,
      "asel" : 0,
      "cslBase" : "CSL_QOS_R5FSS1_PBDG_RMST1_MMR_BASE",
      "atype" : 1,
      "virtId" : 1
   },
   {
      "cslBase" : "CSL_QOS_R5FSS1_PBDG_WMST0_MMR_BASE",
      "atype" : 1,
      "virtId" : 1,
      "orderId" : 1,
      "baseAddress" : "0x45d8b100UL",
      "qos" : 1,
      "channelCount" : 1,
      "name" : "R5FSS1_PBDG_WMST0",
      "epriority" : 1,
      "asel" : 0
   },
   {
      "virtId" : 1,
      "cslBase" : "CSL_QOS_R5FSS1_PBDG_WMST1_MMR_BASE",
      "atype" : 1,
      "epriority" : 1,
      "name" : "R5FSS1_PBDG_WMST1",
      "asel" : 0,
      "qos" : 1,
      "orderId" : 1,
      "baseAddress" : "0x45d8b500UL",
      "channelCount" : 1
   },
   {
      "atype" : 1,
      "cslBase" : "CSL_QOS_R5FSS1_CPU0_PMST_MMR_BASE",
      "virtId" : 1,
      "channelCount" : 1,
      "orderId" : 1,
      "baseAddress" : "0x45da4900UL",
      "qos" : 1,
      "asel" : 0,
      "name" : "R5FSS1_CPU0_PMST",
      "epriority" : 1
   },
   {
      "cslBase" : "CSL_QOS_R5FSS1_CPU1_PMST_MMR_BASE",
      "atype" : 1,
      "virtId" : 1,
      "qos" : 1,
      "orderId" : 1,
      "baseAddress" : "0x45da4d00UL",
      "channelCount" : 1,
      "epriority" : 1,
      "name" : "R5FSS1_CPU1_PMST",
      "asel" : 0
   },
   {
      "virtId" : 0,
      "cslBase" : "CSL_QOS_COMPUTE_CLUSTER0_GIC_MEM_RD_VBUSM_MMR_BASE",
      "atype" : 0,
      "name" : "COMPUTE_CLUSTER0_GIC_MEM_RD_VBUSM",
      "epriority" : 1,
      "asel" : 0,
      "qos" : 1,
      "baseAddress" : "0x45d86100UL",
      "orderId" : 1,
      "channelCount" : 1
   },
   {
      "name" : "COMPUTE_CLUSTER0_GIC_MEM_WR_VBUSM",
      "epriority" : 1,
      "asel" : 0,
      "orderId" : 1,
      "baseAddress" : "0x45d86500UL",
      "qos" : 1,
      "channelCount" : 1,
      "virtId" : 0,
      "cslBase" : "CSL_QOS_COMPUTE_CLUSTER0_GIC_MEM_WR_VBUSM_MMR_BASE",
      "atype" : 0
   },
   {
      "cslBase" : "CSL_QOS_SA2_UL0_CTXCACH_EXT_DMA_MMR_BASE",
      "atype" : 1,
      "virtId" : 1,
      "baseAddress" : "0x45d88900UL",
      "qos" : 1,
      "orderId" : 1,
      "channelCount" : 1,
      "name" : "SA2_UL0_CTXCACH_EXT_DMA",
      "epriority" : 1,
      "asel" : 0
   },
   {
      "epriority" : 1,
      "name" : "VPFE0_VBUSM_DMA",
      "asel" : 0,
      "orderId" : 1,
      "qos" : 1,
      "baseAddress" : "0x45d8c100UL",
      "channelCount" : 1,
      "virtId" : 1,
      "cslBase" : "CSL_QOS_VPFE0_VBUSM_DMA_MMR_BASE",
      "atype" : 1
   },
   {
      "virtId" : 0,
      "cslBase" : "CSL_QOS_PCIE0_PCIE_MST_RD_HP_MMR_BASE",
      "atype" : 0,
      "epriority" : 1,
      "name" : "PCIE0_PCIE_MST_RD_HP",
      "asel" : 0,
      "orderId" : 1,
      "baseAddress" : "0x45d90100UL",
      "qos" : 1,
      "channelCount" : 4
   },
   {
      "atype" : 0,
      "cslBase" : "CSL_QOS_PCIE0_PCIE_MST_RD_LP_MMR_BASE",
      "virtId" : 0,
      "channelCount" : 4,
      "baseAddress" : "0x45d90500UL",
      "qos" : 1,
      "orderId" : 1,
      "asel" : 0,
      "name" : "PCIE0_PCIE_MST_RD_LP",
      "epriority" : 1
   },
   {
      "virtId" : 0,
      "cslBase" : "CSL_QOS_PCIE0_PCIE_MST_WR_HP_MMR_BASE",
      "atype" : 0,
      "epriority" : 1,
      "name" : "PCIE0_PCIE_MST_WR_HP",
      "asel" : 0,
      "baseAddress" : "0x45d90900UL",
      "orderId" : 1,
      "qos" : 1,
      "channelCount" : 4
   },
   {
      "channelCount" : 4,
      "baseAddress" : "0x45d90d00UL",
      "orderId" : 1,
      "qos" : 1,
      "asel" : 0,
      "name" : "PCIE0_PCIE_MST_WR_LP",
      "epriority" : 1,
      "atype" : 0,
      "cslBase" : "CSL_QOS_PCIE0_PCIE_MST_WR_LP_MMR_BASE",
      "virtId" : 0
   },
   {
      "qos" : 1,
      "baseAddress" : "0x45d91100UL",
      "orderId" : 1,
      "channelCount" : 4,
      "name" : "PCIE1_PCIE_MST_RD_HP",
      "epriority" : 1,
      "asel" : 0,
      "cslBase" : "CSL_QOS_PCIE1_PCIE_MST_RD_HP_MMR_BASE",
      "atype" : 0,
      "virtId" : 0
   },
   {
      "channelCount" : 4,
      "baseAddress" : "0x45d91500UL",
      "qos" : 1,
      "orderId" : 1,
      "asel" : 0,
      "epriority" : 1,
      "name" : "PCIE1_PCIE_MST_RD_LP",
      "atype" : 0,
      "cslBase" : "CSL_QOS_PCIE1_PCIE_MST_RD_LP_MMR_BASE",
      "virtId" : 0
   },
   {
      "asel" : 0,
      "name" : "PCIE1_PCIE_MST_WR_HP",
      "epriority" : 1,
      "channelCount" : 4,
      "qos" : 1,
      "baseAddress" : "0x45d91900UL",
      "orderId" : 1,
      "virtId" : 0,
      "atype" : 0,
      "cslBase" : "CSL_QOS_PCIE1_PCIE_MST_WR_HP_MMR_BASE"
   },
   {
      "qos" : 1,
      "baseAddress" : "0x45d91d00UL",
      "orderId" : 1,
      "channelCount" : 4,
      "epriority" : 1,
      "name" : "PCIE1_PCIE_MST_WR_LP",
      "asel" : 0,
      "cslBase" : "CSL_QOS_PCIE1_PCIE_MST_WR_LP_MMR_BASE",
      "atype" : 0,
      "virtId" : 0
   },
   {
      "baseAddress" : "0x45d92100UL",
      "qos" : 1,
      "orderId" : 1,
      "channelCount" : 4,
      "epriority" : 1,
      "name" : "PCIE2_PCIE_MST_RD_HP",
      "asel" : 0,
      "cslBase" : "CSL_QOS_PCIE2_PCIE_MST_RD_HP_MMR_BASE",
      "atype" : 0,
      "virtId" : 0
   },
   {
      "virtId" : 0,
      "atype" : 0,
      "cslBase" : "CSL_QOS_PCIE2_PCIE_MST_RD_LP_MMR_BASE",
      "asel" : 0,
      "name" : "PCIE2_PCIE_MST_RD_LP",
      "epriority" : 1,
      "channelCount" : 4,
      "qos" : 1,
      "baseAddress" : "0x45d92500UL",
      "orderId" : 1
   },
   {
      "cslBase" : "CSL_QOS_PCIE2_PCIE_MST_WR_HP_MMR_BASE",
      "atype" : 0,
      "virtId" : 0,
      "qos" : 1,
      "orderId" : 1,
      "baseAddress" : "0x45d92900UL",
      "channelCount" : 4,
      "name" : "PCIE2_PCIE_MST_WR_HP",
      "epriority" : 1,
      "asel" : 0
   },
   {
      "qos" : 1,
      "baseAddress" : "0x45d92d00UL",
      "orderId" : 1,
      "channelCount" : 4,
      "name" : "PCIE2_PCIE_MST_WR_LP",
      "epriority" : 1,
      "asel" : 0,
      "cslBase" : "CSL_QOS_PCIE2_PCIE_MST_WR_LP_MMR_BASE",
      "atype" : 0,
      "virtId" : 0
   },
   {
      "atype" : 0,
      "cslBase" : "CSL_QOS_PCIE3_PCIE_MST_RD_HP_MMR_BASE",
      "virtId" : 0,
      "channelCount" : 4,
      "baseAddress" : "0x45d93100UL",
      "qos" : 1,
      "orderId" : 1,
      "asel" : 0,
      "name" : "PCIE3_PCIE_MST_RD_HP",
      "epriority" : 1
   },
   {
      "epriority" : 1,
      "name" : "PCIE3_PCIE_MST_RD_LP",
      "asel" : 0,
      "baseAddress" : "0x45d93500UL",
      "qos" : 1,
      "orderId" : 1,
      "channelCount" : 4,
      "virtId" : 0,
      "cslBase" : "CSL_QOS_PCIE3_PCIE_MST_RD_LP_MMR_BASE",
      "atype" : 0
   },
   {
      "epriority" : 1,
      "name" : "PCIE3_PCIE_MST_WR_HP",
      "asel" : 0,
      "baseAddress" : "0x45d93900UL",
      "qos" : 1,
      "orderId" : 1,
      "channelCount" : 4,
      "virtId" : 0,
      "cslBase" : "CSL_QOS_PCIE3_PCIE_MST_WR_HP_MMR_BASE",
      "atype" : 0
   },
   {
      "name" : "PCIE3_PCIE_MST_WR_LP",
      "epriority" : 1,
      "asel" : 0,
      "qos" : 1,
      "baseAddress" : "0x45d93d00UL",
      "orderId" : 1,
      "channelCount" : 4,
      "virtId" : 0,
      "cslBase" : "CSL_QOS_PCIE3_PCIE_MST_WR_LP_MMR_BASE",
      "atype" : 0
   },
   {
      "baseAddress" : "0x45d98100UL",
      "qos" : 1,
      "orderId" : 1,
      "channelCount" : 8,
      "name" : "USB0_MSTR0",
      "epriority" : 1,
      "asel" : 0,
      "cslBase" : "CSL_QOS_USB0_MSTR0_MMR_BASE",
      "atype" : 1,
      "virtId" : 1
   },
   {
      "channelCount" : 8,
      "orderId" : 1,
      "baseAddress" : "0x45d98500UL",
      "qos" : 1,
      "asel" : 0,
      "name" : "USB0_MSTW0",
      "epriority" : 1,
      "atype" : 1,
      "cslBase" : "CSL_QOS_USB0_MSTW0_MMR_BASE",
      "virtId" : 1
   },
   {
      "virtId" : 1,
      "cslBase" : "CSL_QOS_USB1_MSTR0_MMR_BASE",
      "atype" : 1,
      "epriority" : 1,
      "name" : "USB1_MSTR0",
      "asel" : 0,
      "baseAddress" : "0x45d98900UL",
      "qos" : 1,
      "orderId" : 1,
      "channelCount" : 8
   },
   {
      "virtId" : 1,
      "atype" : 1,
      "cslBase" : "CSL_QOS_USB1_MSTW0_MMR_BASE",
      "asel" : 0,
      "epriority" : 1,
      "name" : "USB1_MSTW0",
      "channelCount" : 8,
      "qos" : 1,
      "orderId" : 1,
      "baseAddress" : "0x45d98d00UL"
   },
   {
      "channelCount" : 1,
      "orderId" : 1,
      "baseAddress" : "0x45d99d00UL",
      "qos" : 1,
      "asel" : 0,
      "name" : "MLB0_MLBSS_DMA_VBUSP",
      "epriority" : 0,
      "atype" : 1,
      "cslBase" : "CSL_QOS_MLB0_MLBSS_DMA_VBUSP_MMR_BASE",
      "virtId" : 1
   },
   {
      "atype" : 1,
      "cslBase" : "CSL_QOS_MMCSD0_EMMCSS_RD_MMR_BASE",
      "virtId" : 1,
      "channelCount" : 1,
      "qos" : 1,
      "baseAddress" : "0x45d9a100UL",
      "orderId" : 1,
      "asel" : 0,
      "name" : "MMCSD0_EMMCSS_RD",
      "epriority" : 1
   },
   {
      "virtId" : 1,
      "atype" : 1,
      "cslBase" : "CSL_QOS_MMCSD0_EMMCSS_WR_MMR_BASE",
      "asel" : 0,
      "name" : "MMCSD0_EMMCSS_WR",
      "epriority" : 1,
      "channelCount" : 1,
      "baseAddress" : "0x45d9a500UL",
      "orderId" : 1,
      "qos" : 1
   },
   {
      "cslBase" : "CSL_QOS_UFS0_UFSHCI_VBM_MST_RD_MMR_BASE",
      "atype" : 1,
      "virtId" : 1,
      "baseAddress" : "0x45d9b100UL",
      "orderId" : 1,
      "qos" : 1,
      "channelCount" : 2,
      "epriority" : 1,
      "name" : "UFS0_UFSHCI_VBM_MST_RD",
      "asel" : 0
   },
   {
      "atype" : 1,
      "cslBase" : "CSL_QOS_UFS0_UFSHCI_VBM_MST_WR_MMR_BASE",
      "virtId" : 1,
      "channelCount" : 4,
      "qos" : 1,
      "orderId" : 1,
      "baseAddress" : "0x45d9b500UL",
      "asel" : 0,
      "name" : "UFS0_UFSHCI_VBM_MST_WR",
      "epriority" : 1
   },
   {
      "virtId" : 0,
      "atype" : 0,
      "cslBase" : "CSL_QOS_DEBUGSS_WRAP0_VBUSMR_MMR_BASE",
      "asel" : 0,
      "epriority" : 1,
      "name" : "DEBUGSS_WRAP0_VBUSMR",
      "channelCount" : 1,
      "baseAddress" : "0x45da0100UL",
      "qos" : 1,
      "orderId" : 1
   },
   {
      "baseAddress" : "0x45da0500UL",
      "qos" : 1,
      "orderId" : 1,
      "channelCount" : 1,
      "name" : "DEBUGSS_WRAP0_VBUSMW",
      "epriority" : 1,
      "asel" : 0,
      "cslBase" : "CSL_QOS_DEBUGSS_WRAP0_VBUSMW_MMR_BASE",
      "atype" : 0,
      "virtId" : 0
   },
   {
      "asel" : 0,
      "name" : "DMPAC0_DATA_MST",
      "epriority" : 0,
      "channelCount" : 32,
      "orderId" : 0,
      "qos" : 0,
      "baseAddress" : "0x45dc0100UL",
      "virtId" : 1,
      "atype" : 1,
      "cslBase" : "CSL_QOS_DMPAC0_DATA_MST_MMR_BASE"
   },
   {
      "virtId" : 1,
      "atype" : 1,
      "cslBase" : "CSL_QOS_DECODER0_M_VBUSM_R_MMR_BASE",
      "asel" : 0,
      "name" : "DECODER0_M_VBUSM_R",
      "epriority" : 1,
      "channelCount" : 2,
      "qos" : 1,
      "baseAddress" : "0x45dc0500UL",
      "orderId" : 1
   },
   {
      "virtId" : 1,
      "cslBase" : "CSL_QOS_DECODER0_M_VBUSM_W_MMR_BASE",
      "atype" : 1,
      "epriority" : 1,
      "name" : "DECODER0_M_VBUSM_W",
      "asel" : 0,
      "qos" : 1,
      "orderId" : 1,
      "baseAddress" : "0x45dc0900UL",
      "channelCount" : 2
   },
   {
      "virtId" : 1,
      "atype" : 1,
      "cslBase" : "CSL_QOS_ENCODER0_M_VBUSM_R_MMR_BASE",
      "asel" : 0,
      "name" : "ENCODER0_M_VBUSM_R",
      "epriority" : 1,
      "channelCount" : 5,
      "orderId" : 1,
      "qos" : 1,
      "baseAddress" : "0x45dc0d00UL"
   },
   {
      "channelCount" : 5,
      "qos" : 1,
      "baseAddress" : "0x45dc1100UL",
      "orderId" : 1,
      "asel" : 0,
      "epriority" : 1,
      "name" : "ENCODER0_M_VBUSM_W",
      "atype" : 1,
      "cslBase" : "CSL_QOS_ENCODER0_M_VBUSM_W_MMR_BASE",
      "virtId" : 1
   },
   {
      "virtId" : 1,
      "cslBase" : "CSL_QOS_VPAC0_DATA_MST_0_MMR_BASE",
      "atype" : 1,
      "epriority" : 0,
      "name" : "VPAC0_DATA_MST_0",
      "asel" : 0,
      "baseAddress" : "0x45dc1500UL",
      "qos" : 0,
      "orderId" : 0,
      "channelCount" : 32
   },
   {
      "orderId" : 0,
      "qos" : 0,
      "baseAddress" : "0x45dc1900UL",
      "channelCount" : 64,
      "name" : "VPAC0_DATA_MST_1",
      "epriority" : 0,
      "asel" : 0,
      "cslBase" : "CSL_QOS_VPAC0_DATA_MST_1_MMR_BASE",
      "atype" : 1,
      "virtId" : 1
   },
   {
      "cslBase" : "CSL_QOS_VPAC0_LDC0_M_MST_MMR_BASE",
      "atype" : 1,
      "virtId" : 1,
      "qos" : 1,
      "orderId" : 1,
      "baseAddress" : "0x45dc1d00UL",
      "channelCount" : 3,
      "name" : "VPAC0_LDC0_M_MST",
      "epriority" : 1,
      "asel" : 0
   },
   {
      "qos" : 1,
      "baseAddress" : "0x45dc2100UL",
      "orderId" : 1,
      "channelCount" : 10,
      "epriority" : 0,
      "name" : "DSS0_DSS_INST0_VBUSM_DMA",
      "asel" : 0,
      "cslBase" : "CSL_QOS_DSS0_DSS_INST0_VBUSM_DMA_MMR_BASE",
      "atype" : 1,
      "virtId" : 1
   },
   {
      "asel" : 0,
      "name" : "DSS0_DSS_INST0_VBUSM_FBDC",
      "epriority" : 0,
      "channelCount" : 10,
      "qos" : 1,
      "orderId" : 1,
      "baseAddress" : "0x45dc2500UL",
      "virtId" : 1,
      "atype" : 1,
      "cslBase" : "CSL_QOS_DSS0_DSS_INST0_VBUSM_FBDC_MMR_BASE"
   },
   {
      "channelCount" : 48,
      "qos" : 1,
      "baseAddress" : "0x45dc5100UL",
      "orderId" : 1,
      "asel" : 0,
      "epriority" : 1,
      "name" : "GPU0_M0_VBUSM_R_ASYNC",
      "atype" : 1,
      "cslBase" : "CSL_QOS_GPU0_M0_VBUSM_R_ASYNC_MMR_BASE",
      "virtId" : 1
   },
   {
      "cslBase" : "CSL_QOS_GPU0_M0_VBUSM_W_ASYNC_MMR_BASE",
      "atype" : 1,
      "virtId" : 1,
      "qos" : 1,
      "baseAddress" : "0x45dc5900UL",
      "orderId" : 1,
      "channelCount" : 48,
      "name" : "GPU0_M0_VBUSM_W_ASYNC",
      "epriority" : 1,
      "asel" : 0
   },
   {
      "channelCount" : 48,
      "orderId" : 1,
      "qos" : 1,
      "baseAddress" : "0x45dc6100UL",
      "asel" : 0,
      "epriority" : 1,
      "name" : "GPU0_M1_VBUSM_R_ASYNC",
      "atype" : 1,
      "cslBase" : "CSL_QOS_GPU0_M1_VBUSM_R_ASYNC_MMR_BASE",
      "virtId" : 1
   },
   {
      "cslBase" : "CSL_QOS_GPU0_M1_VBUSM_W_ASYNC_MMR_BASE",
      "atype" : 1,
      "virtId" : 1,
      "orderId" : 1,
      "baseAddress" : "0x45dc6900UL",
      "qos" : 1,
      "channelCount" : 48,
      "epriority" : 1,
      "name" : "GPU0_M1_VBUSM_W_ASYNC",
      "asel" : 0
   }
]
