;redcode
;assert 1
	SPL 0, -1
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SPL 0, #-12
	ADD <127, @106
	ADD <127, @106
	SUB #20, @106
	SUB #20, @106
	SUB 3, 20
	SLT -702, -10
	MOV 320, -12
	ADD <127, @100
	SUB 3, 20
	SUB #102, -101
	MOV #102, -101
	SPL <3
	SPL <3
	JMN 127, #106
	ADD <127, @100
	SUB #102, -101
	MOV -17, <-32
	SLT 271, 60
	JMN 127, #106
	ADD <127, @100
	ADD <127, @100
	ADD 30, 5
	SUB 0, 2
	SUB 0, 2
	SUB @127, 106
	SUB 12, @10
	ADD #110, 9
	SUB @127, 106
	SUB @127, 106
	SUB @127, 106
	JMN 127, #106
	SUB #102, -101
	SUB #102, -101
	SUB #102, -101
	SPL <121, 103
	SUB 3, 20
	SUB 3, 20
	SUB @121, 103
	SPL 0, -1
	ADD 270, 60
	SPL 0, -1
	SPL 0, -1
	MOV -1, <-20
	SPL 0, -1
	MOV -7, <-20
