// Seed: 3698079393
module module_0 (
    input wor id_0,
    input wor id_1,
    input uwire id_2,
    output tri id_3,
    input wand id_4,
    input uwire id_5,
    input wire id_6,
    output uwire id_7,
    output uwire id_8,
    input uwire id_9,
    input supply0 id_10,
    input tri id_11,
    input tri id_12,
    input supply1 id_13
    , id_17,
    input wire id_14,
    output wire id_15
);
  parameter id_18 = 1 + ~1;
  assign id_15 = id_14 - -1 / 1'b0;
  assign id_8  = -1;
  time id_19 = id_19;
endmodule
module module_1 #(
    parameter id_15 = 32'd42,
    parameter id_20 = 32'd87
) (
    input  wor  id_0
    , id_3,
    output tri1 id_1
);
  assign id_3 = -1 ? ~id_0 <= id_3 : 1'b0;
  wire [1 : 1 'h0] id_4;
  wire id_5;
  wire  id_6  ,  id_7  ,  id_8  ,  id_9  ,  id_10  ,  id_11  ,  id_12  ,  id_13  ,  id_14  ,  _id_15  ,  id_16  ,  id_17  ,  id_18  ,  id_19  ,  _id_20  ,  id_21  ,  id_22  ,  id_23  ,  id_24  ,  id_25  ,  id_26  ,  id_27  ,  id_28  ,  id_29  ,  id_30  ;
  wire id_31;
  int [-1 : id_15] id_32;
  logic [id_20 : -1  <  1] id_33;
  module_0 modCall_1 (
      id_0,
      id_0,
      id_0,
      id_1,
      id_0,
      id_0,
      id_0,
      id_1,
      id_1,
      id_0,
      id_0,
      id_0,
      id_0,
      id_0,
      id_0,
      id_1
  );
  always @(id_22 or posedge id_8 - "") begin : LABEL_0
    id_33 = id_7;
  end
endmodule
