// Pre-processed
/*
	
	Assembler code implementation file for adl generated by ADL.
	
	*/

#ifndef _MSC_VER
extern "C" {
  #  include "as.h"
}
#endif

#include <stdio.h>
#include <sstream>
#include <string>

extern "C" {
  #  include "as.h"
  #  include "bfd/elf-bfd.h"
  #  include "bfd/bfd.h"
  #  include "bfd/libbfd.h"
}

#define __NO_RNUMBER__

#include "adl-asm-impl.h"
#include "adl-asm-info.h"

#include "helpers/Macros.h"
#include "helpers/le_sintbv.h"
#define bits adl::le_intbv
#define sbits adl::le_sintbv

#define ns_bits adl::le_intbv
#define ns_sbits adl::le_sintbv

#include "helpers/LogUsage.h"
#include "helpers/TypeConv.h"
extern "C" {
  #include "tc-adl.h"
}
#include "target_ISA.h"

using namespace std;




/* Figure out the BFD architecture to use.  These functions 
   are called well before vcpu_md_begin, when the output file is opened.  */ 

enum bfd_architecture vcpu_adl_arch () 
{
  return ADL_TARGET_ARCH;
}

const char adl_parallel_separator_chars[] = "{}";
const char adl_symbol_chars[] = "[";
const char comment_chars[] = "#";
const char line_comment_chars[] = "#";
const char line_separator_chars[] = "";
const char packet_begin_chars[] = "{\n";
  const char packet_end_chars[] = "}\n";
static const char *init_comment_strs[] = {"//",};
static int init_num_comment_strs = 1;
static const char *init_line_comment_strs[] = {"//",};
static int init_num_line_comment_strs = 1;
static int init_queue_size = 2;
static int init_queue_offset = 1;
unsigned long vcpu_adl_mach ()
{
  return default_adl_mach();
}

extern char*
vcpu_adl_target_format ()
{
  return default_adl_target_format();
}

static const char instr_separator_chars[] = ";";


struct vcpu_local_instr_attrs : public adl_instr_attrs {
  vcpu_local_instr_attrs(uint64_t a,const adl_instr_attr_val *vals) : adl_instr_attrs(vals), _attrs(a) {};
  vcpu_local_instr_attrs(const char *a,const adl_instr_attr_val *vals) : adl_instr_attrs(vals), _attrs(a) {};
  bool has_attr(unsigned index) const override { return _attrs.test(index); };
  std::bitset<82> _attrs;
};

enum InstrAttrs {
  instr_done = 0x0,
  instr_opA = 0x1,
  instr_opB = 0x2,
  instr_opV = 0x3,
  instr_opZ = 0x4,
  instr_opX = 0x5,
  instr_opC = 0x6,
  instr_opD = 0x7,
  instr_fnop = 0x8,
  instr_opVs0 = 0x9,
  instr_opVs1 = 0xa,
  instr_opVs2 = 0xb,
  instr_opVror = 0xc,
  instr_opVrol = 0xd,
  instr_opVld = 0xe,
  instr_opVwr = 0xf,
  instr_opVau = 0x10,
  instr_opVsau = 0x11,
  instr_opVsauDot = 0x12,
  instr_opVp = 0x13,
  instr_opS = 0x14,
  instr_opS_LO_st_Iu19_gZ = 0x15,
  instr_opS_HI_st_Iu19_gZ = 0x16,
  instr_opS_LO_ld_gZ_Iu19 = 0x17,
  instr_opS_HI_ld_gZ_Iu19 = 0x18,
  instr_opS_LO_mv_sp_Iu20 = 0x19,
  instr_opS_HI_mv_sp_Iu20 = 0x1a,
  instr_opS_LO_sth_Iu19_gZ = 0x1b,
  instr_opS_HI_sth_Iu19_gZ = 0x1c,
  instr_opS_LO_ld_h_Iu19 = 0x1d,
  instr_opS_HI_ld_h_Iu19 = 0x1e,
  instr_opS_LO_st_Iu19_h = 0x1f,
  instr_opS_HI_st_Iu19_h = 0x20,
  instr_opS_LO_ldh_gZ_Iu19_unsign = 0x21,
  instr_opS_HI_ldh_gZ_Iu19_unsign = 0x22,
  instr_opS_LO_ldh_gZ_Iu19_sign = 0x23,
  instr_opS_HI_ldh_gZ_Iu19_sign = 0x24,
  instr_loop_begin = 0x25,
  instr_loop_end = 0x26,
  instr_loop_label = 0x27,
  instr_null = 0x28,
  instr_jmp_jsr = 0x29,
  instr_rts = 0x2a,
  instr_loop = 0x2b,
  instr_swi = 0x2c,
  instr_nop = 0x2d,
  instr_var = 0x2e,
  instr_inst = 0x2f,
  sau_out_nco = 0x30,
  instr_adl_internal_op_AB = 0x31,
  instr_opBS = 0x32,
  instr_opAB = 0x33,
  instr_opCS = 0x34,
  instr_opDS = 0x35,
  instr_opCA = 0x36,
  instr_opBA = 0x37,
  instr_opCB = 0x38,
  instr_opVldB = 0x39,
  instr_set_prec = 0x3a,
  instr_set_smode = 0x3b,
  instr_lut = 0x3c,
  instr_vcpu1 = 0x3d,
  instr_vcpu2 = 0x3e,
  instr_vcpu3 = 0x3f,
  instr_wide_imm = 0x40,
  param_ATAN_PRESENT = 0x41,
  param_CCP_PRESENT = 0x42,
  param_EXP_PRESENT = 0x43,
  param_LD_ELEM_REORDER = 0x44,
  param_LOG2_PRESENT = 0x45,
  param_LUT_TABLE_COUNT = 0x46,
  param_NCO_PRESENT = 0x47,
  param_RCP_PRESENT = 0x48,
  param_RF_2SCOMP_PRESENT = 0x49,
  param_RRT_PRESENT = 0x4a,
  param_SCALAR_FP_PRESENT = 0x4b,
  param_SIN_COS_PRESENT = 0x4c,
  param_ST_LLR8_QAM_ENABLE = 0x4d,
  param_STACK_OFFSET = 0x4e,
  param_UNALIGN = 0x4f,
  param_VEC_PRED_PRESENT = 0x50,
  param_VEC_RED_PRESENT = 0x51,
};

static void error(const char *msg,int pos ATTRIBUTE_UNUSED,int current_position ATTRIBUTE_UNUSED) ATTRIBUTE_UNUSED;
static void error(const char *msg,int pos ATTRIBUTE_UNUSED,int current_position ATTRIBUTE_UNUSED)
{
  adl_error(msg,pos,current_position);
}

static void info(const char *msg,int pos ATTRIBUTE_UNUSED,int current_position ATTRIBUTE_UNUSED) ATTRIBUTE_UNUSED;
static void info(const char *msg,int pos ATTRIBUTE_UNUSED,int current_position ATTRIBUTE_UNUSED)
{
  adl_info(msg,pos,current_position);
}

// Prefix variables.
static struct adl_prefix_field *pfx_fields0[] = { 0 };
static struct adl_prefix_field *pfx_fields1[] = { 0 };
static struct adl_prefix_fields pfx_queue[] = {{pfx_fields0},{pfx_fields1},};
// Prefix counters.

static void reset_prefix_counters()
{
}

 void adjustCurrLabel (  );
static bool canExchangeOpBS ( adl::InstrInfo & ii );
static bool canExchangeOpCtoOpSld ( adl::InstrInfo * instrCS , adl::InstrInfo * instrS );
static bool canExchangeOpCtoOpSldb ( adl::InstrInfo * instrCS , adl::InstrInfo * instrS );
static bool canExchangeOpCtoOpSldh ( adl::InstrInfo * instrCS , adl::InstrInfo * instrS );
static bool canExchangeOpCtoOpSst ( adl::InstrInfo * instrCS , adl::InstrInfo * instrS );
static bool canExchangeOpCtoOpSstb ( adl::InstrInfo * instrCS , adl::InstrInfo * instrS );
static bool canExchangeOpCtoOpSsth ( adl::InstrInfo * instrCS , adl::InstrInfo * instrS );
 bool checkCurrentBundle ( adl::InstrBundle & currB );
 bool checkLoopConditions ( adl::InstrBundle & currB );
 bool checkNextBundle ( adl::InstrBundle & nextB );
 bool compactOpSes ( adl::InstrBundle & b );
 bool compactable ( adl::InstrBundle & currB , adl::InstrBundle & nextB );
 bool compactableCS ( adl::InstrInfo & ii );
 uint32_t conjNcoValue ( const bits < 2 > & mode , const bits < 32 > & imm );
static bool createOpSVpZInstr ( int * posS , int * posX , int & posZ , int & posVs2 , int & posVs1 , int & posVs0 , int & posVror , int & posVrol , int * posVld , int & posVwr , int & posVsau , int & posVp , adl::InstrInfo & ii , adl::InstrBundle & b );
static bool createOpXBAVZInstr ( int * posB , int * posA , int * posX , int & posZ , int & posVs2 , int & posVs1 , int & posVs0 , int & posVror , int & posVrol , int * posVld , int & posVwr , int & posVsau , int & posVau , adl::InstrInfo & ii , adl::InstrBundle & b );
static bool createOpXBAVaZInstr ( int * posB , int * posA , int * posX , int & posZ , int & posVs2 , int & posVs1 , int & posVs0 , int & posVror , int & posVrol , int * posVld , int & posVwr , int & posVsauDot , adl::InstrInfo & ii , adl::InstrBundle & b );
static bool createOpXCVZInstr ( int * posC , int * posX , int & posZ , int & posVs2 , int & posVs1 , int & posVs0 , int & posVror , int & posVrol , int * posVld , int & posVwr , int & posVsau , int & posVau , adl::InstrInfo & ii , adl::InstrBundle & b );
static bool createOpXCVaZInstr ( int * posC , int * posX , int & posZ , int & posVs2 , int & posVs1 , int & posVs0 , int & posVror , int & posVrol , int * posVld , int & posVwr , int & posVsauDot , adl::InstrInfo & ii , adl::InstrBundle & b );
static bool createOpXDZInstr ( int * posD , int * posX , int & posZ , adl::InstrInfo & ii , adl::InstrBundle & b );
static bool createOpXSVZInstr ( int * posS , int * posX , int & posZ , int & posVs2 , int & posVs1 , int & posVs0 , int & posVror , int & posVrol , int * posVld , int & posVwr , int & posVsau , int & posVau , adl::InstrInfo & ii , adl::InstrBundle & b );
static bool createOpXSVaZInstr ( int * posS , int * posX , int & posZ , int & posVs2 , int & posVs1 , int & posVs0 , int & posVror , int & posVrol , int * posVld , int & posVwr , int & posVsauDot , adl::InstrInfo & ii , adl::InstrBundle & b );
static bool createOpXVpAVZInstr ( int & posVp , int * posA , int * posX , int & posZ , int & posVs2 , int & posVs1 , int & posVs0 , int & posVror , int & posVrol , int * posVld , int & posVwr , int & posVsau , adl::InstrInfo & ii , adl::InstrBundle & b );
static bool createOpXXSSZInstr ( int & extS , int * posX , int & posZ , int * posS , bool & extV , adl::InstrInfo & ii_S , adl::InstrInfo & ii , adl::InstrBundle & b );
 int decideWhichInstrToBuild ( bool extVs0 , bool extVs1 , bool extVs2 , bool extVror , bool extVrol , bool extVwr , bool extVau , bool extVsau , bool extVsauDot , bool extVp , bool extV , bool extZ , bool extFNOP , bool extLOOPEND , bool extDONE , bool extLOOPBREAK , int extA , int extB , int extC , int extD , int extS , int extVld , int extX , int extNOP );
static void exchangeOpAtoOpB ( adl::InstrBundle & b , int & extB , int & extA , int & extVld , int * posA , int * posB );
 bool exchangeOpBtOpS ( adl::InstrBundle & bb );
static void exchangeOpBtoOpS ( adl::InstrBundle & b , int & extB , int & extS , int * posB , int * posS );
static bool exchangeOpCtoOpA ( adl::InstrBundle & b , int idx , int & extA , int * posA );
static bool exchangeOpCtoOpB ( adl::InstrBundle & b , int idx , int & extB );
static bool exchangeOpCtoOpS ( adl::InstrBundle & b , int idx , int & extS );
static void exchangeOpDtoOpS ( adl::InstrBundle & b , int & extD , int & extS , bool extV , int * posD , int * posS );
static bool fitsSignedOnNbits ( int32_t val , int n );
static bool fitsUnsignedOnNbits ( uint32_t val , int n );
static void format3OpSHandling ( int * posS , adl::InstrBundle & b );
static void format3OpSHandlingHiLo ( int * posS , adl::InstrBundle & b );
static void format3OpSHandlingLo ( int * posS , adl::InstrBundle & b );
 uint32_t im17s2imXs ( uint32_t u17 , uint8_t width );
 uint32_t im17s2line ( uint32_t u17 , uint8_t width );
 bool inDelaySlot ( adl::InstrBundle & currB );
 int32_t is32NcoValue ( const bits < 2 > & mode , const bits < 32 > & imm );
 bool isNotOpSButAllowedToCompact ( adl::InstrInfo & ii );
 bool isOpS ( adl::InstrInfo & ii );
static bool isRegA ( uint32_t idx );
static bool isRegG ( uint32_t idx );
 uint32_t iu4even ( bits < 4 > iu4 );
 uint32_t log2_fun_as ( uint32_t num );
 bool notCompactableBS ( adl::InstrInfo & ii );
static bool opDSCheckIfExchangable ( adl::InstrInfo & ii );
static void validateInputOpA ( int * exts [  ] , bool extVp , bool extFNOP , bool extDONE , int bundleIdx );
static void validateInputOpC ( int * exts [  ] , bool extVp , bool extFNOP , bool extDONE , int bundleIdx );
static void validateInputOpS ( int * exts [  ] , bool extV , bool extFNOP , bool extDONE , int bundleIdx );
 uint32_t xtrm1b ( uint32_t xtrm_n );
 uint32_t xtrm6b ( uint32_t xtrm_n , bits < 1 > all_even );
//
// Instruction field getter functions.
//

static inline bits<19> get_opA_imp_bits__42_24__width_64(unsigned x0 ATTRIBUTE_UNUSED, unsigned x1 ATTRIBUTE_UNUSED) {
  return ((x1&0x7ff)<<8) | ((x0&0xff000000)>>24);
  
}

static inline bits<17> get_opB_imp_bits__59_43__width_64(unsigned x0 ATTRIBUTE_UNUSED, unsigned x1 ATTRIBUTE_UNUSED) {
  return ((x1&0xffff800)>>11);
  
}

static inline bits<36> get_opC_imp_bits__59_24__width_64(unsigned x0 ATTRIBUTE_UNUSED, unsigned x1 ATTRIBUTE_UNUSED) {
  return (((uint64_t)((x1&0xfffffff) >> 0) << 8)) | (((uint64_t)((x0&0xff000000) >> 24) << 0));
  
}

static inline bits<58> get_opD_imp_bits__59_2__width_64(unsigned x0 ATTRIBUTE_UNUSED, unsigned x1 ATTRIBUTE_UNUSED) {
  return (((uint64_t)((x1&0xfffffff) >> 0) << 30)) | (((uint64_t)((x0&0xfffffffc) >> 2) << 0));
  
}

static inline bits<29> get_opS_HI_imp_bits__59_31__width_64(unsigned x0 ATTRIBUTE_UNUSED, unsigned x1 ATTRIBUTE_UNUSED) {
  return ((x1&0xfffffff)<<1) | ((x0&0x80000000)>>31);
  
}

static inline bits<29> get_opS_LO_imp_bits__30_2__width_64(unsigned x0 ATTRIBUTE_UNUSED, unsigned x1 ATTRIBUTE_UNUSED) {
  return ((x0&0x7ffffffc)>>2);
  
}

static inline bits<4> get_opVau_imp_bits__5_2__width_64(unsigned x0 ATTRIBUTE_UNUSED, unsigned x1 ATTRIBUTE_UNUSED) {
  return ((x0&0x3c)>>2);
  
}

static inline bits<7> get_opVld_imp_bits__18_12__width_64(unsigned x0 ATTRIBUTE_UNUSED, unsigned x1 ATTRIBUTE_UNUSED) {
  return ((x0&0x7f000)>>12);
  
}

static inline bits<7> get_opVp_imp_bits__26_24_x_5_2__width_64(unsigned x0 ATTRIBUTE_UNUSED, unsigned x1 ATTRIBUTE_UNUSED) {
  return ((x0&0x7000000)>>20) | ((x0&0x3c)>>2);
  
}

static inline bits<7> get_opVp_imp_bits__53_51_x_5_2__width_64(unsigned x0 ATTRIBUTE_UNUSED, unsigned x1 ATTRIBUTE_UNUSED) {
  return ((x1&0x380000)>>15) | ((x0&0x3c)>>2);
  
}

static inline bits<1> get_opVrol_imp_bits__19_19__width_64(unsigned x0 ATTRIBUTE_UNUSED, unsigned x1 ATTRIBUTE_UNUSED) {
  return ((x0&0x80000)>>19);
  
}

static inline bits<1> get_opVror_imp_bits__20_20__width_64(unsigned x0 ATTRIBUTE_UNUSED, unsigned x1 ATTRIBUTE_UNUSED) {
  return ((x0&0x100000)>>20);
  
}

static inline bits<1> get_opVs0_imp_bits__21_21__width_64(unsigned x0 ATTRIBUTE_UNUSED, unsigned x1 ATTRIBUTE_UNUSED) {
  return ((x0&0x200000)>>21);
  
}

static inline bits<1> get_opVs1_imp_bits__22_22__width_64(unsigned x0 ATTRIBUTE_UNUSED, unsigned x1 ATTRIBUTE_UNUSED) {
  return ((x0&0x400000)>>22);
  
}

static inline bits<1> get_opVs2_imp_bits__23_23__width_64(unsigned x0 ATTRIBUTE_UNUSED, unsigned x1 ATTRIBUTE_UNUSED) {
  return ((x0&0x800000)>>23);
  
}

static inline bits<3> get_opVsauDot_imp_bits__8_6__width_64(unsigned x0 ATTRIBUTE_UNUSED, unsigned x1 ATTRIBUTE_UNUSED) {
  return ((x0&0x1c0)>>6);
  
}

static inline bits<3> get_opVsau_imp_bits__8_6__width_64(unsigned x0 ATTRIBUTE_UNUSED, unsigned x1 ATTRIBUTE_UNUSED) {
  return ((x0&0x1c0)>>6);
  
}

static inline bits<3> get_opVwr_imp_bits__11_9__width_64(unsigned x0 ATTRIBUTE_UNUSED, unsigned x1 ATTRIBUTE_UNUSED) {
  return ((x0&0xe00)>>9);
  
}

static inline bits<1> get_opX_HI_imp_bits__61_61__width_64(unsigned x0 ATTRIBUTE_UNUSED, unsigned x1 ATTRIBUTE_UNUSED) {
  return ((x1&0x20000000)>>29);
  
}

static inline bits<1> get_opX_LO_imp_bits__60_60__width_64(unsigned x0 ATTRIBUTE_UNUSED, unsigned x1 ATTRIBUTE_UNUSED) {
  return ((x1&0x10000000)>>28);
  
}

static inline bits<2> get_opZ_imp_bits__1_0__width_64(unsigned x0 ATTRIBUTE_UNUSED, unsigned x1 ATTRIBUTE_UNUSED) {
  return ((x0&0x3));
  
}


static bfd_uint64_t opA_imp_bits__42_24__width_64_std_getter(unsigned *data) {
  return get_opA_imp_bits__42_24__width_64(data[0],data[1]).uint64();
}

static bfd_uint64_t opB_imp_bits__59_43__width_64_std_getter(unsigned *data) {
  return get_opB_imp_bits__59_43__width_64(data[0],data[1]).uint64();
}

static bfd_uint64_t opC_imp_bits__59_24__width_64_std_getter(unsigned *data) {
  return get_opC_imp_bits__59_24__width_64(data[0],data[1]).uint64();
}

static bfd_uint64_t opD_imp_bits__59_2__width_64_std_getter(unsigned *data) {
  return get_opD_imp_bits__59_2__width_64(data[0],data[1]).uint64();
}

static bfd_uint64_t opS_HI_imp_bits__59_31__width_64_std_getter(unsigned *data) {
  return get_opS_HI_imp_bits__59_31__width_64(data[0],data[1]).uint64();
}

static bfd_uint64_t opS_LO_imp_bits__30_2__width_64_std_getter(unsigned *data) {
  return get_opS_LO_imp_bits__30_2__width_64(data[0],data[1]).uint64();
}

static bfd_uint64_t opVau_imp_bits__5_2__width_64_std_getter(unsigned *data) {
  return get_opVau_imp_bits__5_2__width_64(data[0],data[1]).uint64();
}

static bfd_uint64_t opVld_imp_bits__18_12__width_64_std_getter(unsigned *data) {
  return get_opVld_imp_bits__18_12__width_64(data[0],data[1]).uint64();
}

static bfd_uint64_t opVp_imp_bits__26_24_x_5_2__width_64_std_getter(unsigned *data) {
  return get_opVp_imp_bits__26_24_x_5_2__width_64(data[0],data[1]).uint64();
}

static bfd_uint64_t opVp_imp_bits__53_51_x_5_2__width_64_std_getter(unsigned *data) {
  return get_opVp_imp_bits__53_51_x_5_2__width_64(data[0],data[1]).uint64();
}

static bfd_uint64_t opVrol_imp_bits__19_19__width_64_std_getter(unsigned *data) {
  return get_opVrol_imp_bits__19_19__width_64(data[0],data[1]).uint64();
}

static bfd_uint64_t opVror_imp_bits__20_20__width_64_std_getter(unsigned *data) {
  return get_opVror_imp_bits__20_20__width_64(data[0],data[1]).uint64();
}

static bfd_uint64_t opVs0_imp_bits__21_21__width_64_std_getter(unsigned *data) {
  return get_opVs0_imp_bits__21_21__width_64(data[0],data[1]).uint64();
}

static bfd_uint64_t opVs1_imp_bits__22_22__width_64_std_getter(unsigned *data) {
  return get_opVs1_imp_bits__22_22__width_64(data[0],data[1]).uint64();
}

static bfd_uint64_t opVs2_imp_bits__23_23__width_64_std_getter(unsigned *data) {
  return get_opVs2_imp_bits__23_23__width_64(data[0],data[1]).uint64();
}

static bfd_uint64_t opVsauDot_imp_bits__8_6__width_64_std_getter(unsigned *data) {
  return get_opVsauDot_imp_bits__8_6__width_64(data[0],data[1]).uint64();
}

static bfd_uint64_t opVsau_imp_bits__8_6__width_64_std_getter(unsigned *data) {
  return get_opVsau_imp_bits__8_6__width_64(data[0],data[1]).uint64();
}

static bfd_uint64_t opVwr_imp_bits__11_9__width_64_std_getter(unsigned *data) {
  return get_opVwr_imp_bits__11_9__width_64(data[0],data[1]).uint64();
}

static bfd_uint64_t opX_HI_imp_bits__61_61__width_64_std_getter(unsigned *data) {
  return get_opX_HI_imp_bits__61_61__width_64(data[0],data[1]).uint64();
}

static bfd_uint64_t opX_LO_imp_bits__60_60__width_64_std_getter(unsigned *data) {
  return get_opX_LO_imp_bits__60_60__width_64(data[0],data[1]).uint64();
}

static bfd_uint64_t opZ_imp_bits__1_0__width_64_std_getter(unsigned *data) {
  return get_opZ_imp_bits__1_0__width_64(data[0],data[1]).uint64();
}

//
// Instruction field inserter functions.
//

static  void set_A0_M_width_58(unsigned *x ATTRIBUTE_UNUSED, bfd_uint64_t val ATTRIBUTE_UNUSED) {
  x[0] |= ((val&0x1) << 18);
}

static  void set_A10_M_width_58(unsigned *x ATTRIBUTE_UNUSED, bfd_uint64_t val ATTRIBUTE_UNUSED) {
  x[0] |= ((val&0x1) << 28);
}

static  void set_A11_M_width_58(unsigned *x ATTRIBUTE_UNUSED, bfd_uint64_t val ATTRIBUTE_UNUSED) {
  x[0] |= ((val&0x1) << 29);
}

static  void set_A12_M_width_58(unsigned *x ATTRIBUTE_UNUSED, bfd_uint64_t val ATTRIBUTE_UNUSED) {
  x[0] |= ((val&0x1) << 30);
}

static  void set_A13_M_width_58(unsigned *x ATTRIBUTE_UNUSED, bfd_uint64_t val ATTRIBUTE_UNUSED) {
  x[0] |= ((val&0x1) << 31);
}

static  void set_A14_M_width_58(unsigned *x ATTRIBUTE_UNUSED, bfd_uint64_t val ATTRIBUTE_UNUSED) {
  x[1] |= ((val&0x1));
}

static  void set_A15_M_width_58(unsigned *x ATTRIBUTE_UNUSED, bfd_uint64_t val ATTRIBUTE_UNUSED) {
  x[1] |= ((val&0x1) << 1);
}

static  void set_A16_M_width_58(unsigned *x ATTRIBUTE_UNUSED, bfd_uint64_t val ATTRIBUTE_UNUSED) {
  x[1] |= ((val&0x1) << 2);
}

static  void set_A17_M_width_58(unsigned *x ATTRIBUTE_UNUSED, bfd_uint64_t val ATTRIBUTE_UNUSED) {
  x[1] |= ((val&0x1) << 3);
}

static  void set_A18_M_width_58(unsigned *x ATTRIBUTE_UNUSED, bfd_uint64_t val ATTRIBUTE_UNUSED) {
  x[1] |= ((val&0x1) << 4);
}

static  void set_A19_M_width_58(unsigned *x ATTRIBUTE_UNUSED, bfd_uint64_t val ATTRIBUTE_UNUSED) {
  x[1] |= ((val&0x1) << 5);
}

static  void set_A1_M_width_58(unsigned *x ATTRIBUTE_UNUSED, bfd_uint64_t val ATTRIBUTE_UNUSED) {
  x[0] |= ((val&0x1) << 19);
}

static  void set_A2_M_width_58(unsigned *x ATTRIBUTE_UNUSED, bfd_uint64_t val ATTRIBUTE_UNUSED) {
  x[0] |= ((val&0x1) << 20);
}

static  void set_A3_M_width_58(unsigned *x ATTRIBUTE_UNUSED, bfd_uint64_t val ATTRIBUTE_UNUSED) {
  x[0] |= ((val&0x1) << 21);
}

static  void set_A4_M_width_58(unsigned *x ATTRIBUTE_UNUSED, bfd_uint64_t val ATTRIBUTE_UNUSED) {
  x[0] |= ((val&0x1) << 22);
}

static  void set_A5_M_width_58(unsigned *x ATTRIBUTE_UNUSED, bfd_uint64_t val ATTRIBUTE_UNUSED) {
  x[0] |= ((val&0x1) << 23);
}

static  void set_A6_M_width_58(unsigned *x ATTRIBUTE_UNUSED, bfd_uint64_t val ATTRIBUTE_UNUSED) {
  x[0] |= ((val&0x1) << 24);
}

static  void set_A7_M_width_58(unsigned *x ATTRIBUTE_UNUSED, bfd_uint64_t val ATTRIBUTE_UNUSED) {
  x[0] |= ((val&0x1) << 25);
}

static  void set_A8_M_width_58(unsigned *x ATTRIBUTE_UNUSED, bfd_uint64_t val ATTRIBUTE_UNUSED) {
  x[0] |= ((val&0x1) << 26);
}

static  void set_A9_M_width_58(unsigned *x ATTRIBUTE_UNUSED, bfd_uint64_t val ATTRIBUTE_UNUSED) {
  x[0] |= ((val&0x1) << 27);
}

static  void set_AAsubAM_imp_bits__20_20__width_29(unsigned *x ATTRIBUTE_UNUSED, bfd_uint64_t val ATTRIBUTE_UNUSED) {
  x[0] |= ((val&0x1) << 23);
}

static  void set_AXG_imp_bits__14_10__width_19(unsigned *x ATTRIBUTE_UNUSED, bfd_uint64_t val ATTRIBUTE_UNUSED) {
  x[0] |= ((val&0x1f) << 23);
}

static  void set_AXG_imp_bits__17_13__width_29(unsigned *x ATTRIBUTE_UNUSED, bfd_uint64_t val ATTRIBUTE_UNUSED) {
  x[0] |= ((val&0x1f) << 16);
}

static  void set_AXG_imp_bits__26_22__width_36(unsigned *x ATTRIBUTE_UNUSED, bfd_uint64_t val ATTRIBUTE_UNUSED) {
  x[1] |= ((val&0x1f) << 18);
}

static  void set_AXG_imp_bits__27_23__width_36(unsigned *x ATTRIBUTE_UNUSED, bfd_uint64_t val ATTRIBUTE_UNUSED) {
  x[1] |= ((val&0x1f) << 19);
}

static  void set_AXG_imp_bits__29_25__width_36(unsigned *x ATTRIBUTE_UNUSED, bfd_uint64_t val ATTRIBUTE_UNUSED) {
  x[1] |= ((val&0x1f) << 21);
}

static  void set_AXG_imp_bits__4_0__width_17(unsigned *x ATTRIBUTE_UNUSED, bfd_uint64_t val ATTRIBUTE_UNUSED) {
  x[0] |= ((val&0x1f) << 15);
}

static  void set_AXG_imp_bits__4_0__width_29(unsigned *x ATTRIBUTE_UNUSED, bfd_uint64_t val ATTRIBUTE_UNUSED) {
  x[0] |= ((val&0x1f) << 3);
}

static  void set_AXG_imp_bits__4_0__width_36(unsigned *x ATTRIBUTE_UNUSED, bfd_uint64_t val ATTRIBUTE_UNUSED) {
  x[0] |= ((val&0xf) << 28);
  val >>=   0x4;
  x[1] |= ((val&0x1));
}

static  void set_AXG_imp_bits__51_47__width_58(unsigned *x ATTRIBUTE_UNUSED, bfd_uint64_t val ATTRIBUTE_UNUSED) {
  x[1] |= ((val&0x1f) << 21);
}

static  void set_AXG_imp_bits__9_5__width_17(unsigned *x ATTRIBUTE_UNUSED, bfd_uint64_t val ATTRIBUTE_UNUSED) {
  x[0] |= ((val&0x1f) << 20);
}

static  void set_AX_imp_bits__14_10__width_19(unsigned *x ATTRIBUTE_UNUSED, bfd_uint64_t val ATTRIBUTE_UNUSED) {
  x[0] |= ((val&0x1f) << 23);
}

static  void set_AX_imp_bits__25_21__width_36(unsigned *x ATTRIBUTE_UNUSED, bfd_uint64_t val ATTRIBUTE_UNUSED) {
  x[1] |= ((val&0x1f) << 17);
}

static  void set_AX_imp_bits__30_26__width_36(unsigned *x ATTRIBUTE_UNUSED, bfd_uint64_t val ATTRIBUTE_UNUSED) {
  x[1] |= ((val&0x1f) << 22);
}

static  void set_AX_imp_bits__4_0__width_29(unsigned *x ATTRIBUTE_UNUSED, bfd_uint64_t val ATTRIBUTE_UNUSED) {
  x[0] |= ((val&0x1f) << 3);
}

static  void set_AYG_imp_bits__17_13__width_29(unsigned *x ATTRIBUTE_UNUSED, bfd_uint64_t val ATTRIBUTE_UNUSED) {
  x[0] |= ((val&0x1f) << 16);
}

static  void set_AYG_imp_bits__22_18__width_36(unsigned *x ATTRIBUTE_UNUSED, bfd_uint64_t val ATTRIBUTE_UNUSED) {
  x[1] |= ((val&0x1f) << 14);
}

static  void set_AYG_imp_bits__4_0__width_17(unsigned *x ATTRIBUTE_UNUSED, bfd_uint64_t val ATTRIBUTE_UNUSED) {
  x[0] |= ((val&0x1f) << 15);
}

static  void set_AYG_imp_bits__4_0__width_19(unsigned *x ATTRIBUTE_UNUSED, bfd_uint64_t val ATTRIBUTE_UNUSED) {
  x[0] |= ((val&0x1f) << 13);
}

static  void set_AYG_imp_bits__4_0__width_36(unsigned *x ATTRIBUTE_UNUSED, bfd_uint64_t val ATTRIBUTE_UNUSED) {
  x[0] |= ((val&0xf) << 28);
  val >>=   0x4;
  x[1] |= ((val&0x1));
}

static  void set_AYG_imp_bits__7_3__width_17(unsigned *x ATTRIBUTE_UNUSED, bfd_uint64_t val ATTRIBUTE_UNUSED) {
  x[0] |= ((val&0x1f) << 18);
}

static  void set_AYG_imp_bits__8_4__width_29(unsigned *x ATTRIBUTE_UNUSED, bfd_uint64_t val ATTRIBUTE_UNUSED) {
  x[0] |= ((val&0x1f) << 7);
}

static  void set_AYG_imp_bits__9_5__width_17(unsigned *x ATTRIBUTE_UNUSED, bfd_uint64_t val ATTRIBUTE_UNUSED) {
  x[0] |= ((val&0x1f) << 20);
}

static  void set_AYG_imp_bits__9_5__width_19(unsigned *x ATTRIBUTE_UNUSED, bfd_uint64_t val ATTRIBUTE_UNUSED) {
  x[0] |= ((val&0x1f) << 18);
}

static  void set_AY_imp_bits__17_13__width_29(unsigned *x ATTRIBUTE_UNUSED, bfd_uint64_t val ATTRIBUTE_UNUSED) {
  x[0] |= ((val&0x1f) << 16);
}

static  void set_AY_imp_bits__30_26__width_36(unsigned *x ATTRIBUTE_UNUSED, bfd_uint64_t val ATTRIBUTE_UNUSED) {
  x[1] |= ((val&0x1f) << 22);
}

static  void set_AY_imp_bits__8_4__width_17(unsigned *x ATTRIBUTE_UNUSED, bfd_uint64_t val ATTRIBUTE_UNUSED) {
  x[0] |= ((val&0x1f) << 19);
}

static  void set_AY_imp_bits__9_5__width_19(unsigned *x ATTRIBUTE_UNUSED, bfd_uint64_t val ATTRIBUTE_UNUSED) {
  x[0] |= ((val&0x1f) << 18);
}

static  void set_AZ_imp_bits__4_0__width_19(unsigned *x ATTRIBUTE_UNUSED, bfd_uint64_t val ATTRIBUTE_UNUSED) {
  x[0] |= ((val&0x1f) << 13);
}

static  void set_A_RANGE_imp_bits__29_28__width_36(unsigned *x ATTRIBUTE_UNUSED, bfd_uint64_t val ATTRIBUTE_UNUSED) {
  x[1] |= ((val&0x3) << 24);
}

static  void set_A_ZShort_imp_bits__4_2__width_19(unsigned *x ATTRIBUTE_UNUSED, bfd_uint64_t val ATTRIBUTE_UNUSED) {
  x[0] |= ((val&0x7) << 15);
}

static  void set_A_fft_size_width_19(unsigned *x ATTRIBUTE_UNUSED, bfd_uint64_t val ATTRIBUTE_UNUSED) {
  x[0] |= ((val&0xf) << 13);
}

static  void set_A_line_width_19(unsigned *x ATTRIBUTE_UNUSED, bfd_uint64_t val ATTRIBUTE_UNUSED) {
  x[0] |= ((val&0x1) << 22);
}

static  void set_A_sub_width_19(unsigned *x ATTRIBUTE_UNUSED, bfd_uint64_t val ATTRIBUTE_UNUSED) {
  x[0] |= ((val&0x1) << 17);
}

static  void set_A_subLd_imp_bits__3_3__width_19(unsigned *x ATTRIBUTE_UNUSED, bfd_uint64_t val ATTRIBUTE_UNUSED) {
  x[0] |= ((val&0x1) << 16);
}

static  void set_A_subLd_imp_bits__5_5__width_19(unsigned *x ATTRIBUTE_UNUSED, bfd_uint64_t val ATTRIBUTE_UNUSED) {
  x[0] |= ((val&0x1) << 18);
}

static  void set_A_subSt_imp_bits__4_4__width_19(unsigned *x ATTRIBUTE_UNUSED, bfd_uint64_t val ATTRIBUTE_UNUSED) {
  x[0] |= ((val&0x1) << 17);
}

static  void set_A_subSt_imp_bits__5_5__width_19(unsigned *x ATTRIBUTE_UNUSED, bfd_uint64_t val ATTRIBUTE_UNUSED) {
  x[0] |= ((val&0x1) << 18);
}

static  void set_BIT_AREGS_width_29(unsigned *x ATTRIBUTE_UNUSED, bfd_uint64_t val ATTRIBUTE_UNUSED) {
  x[0] |= ((val&0x1) << 24);
}

static  void set_BIT_REORDER_imp_bits__3_3__width_19(unsigned *x ATTRIBUTE_UNUSED, bfd_uint64_t val ATTRIBUTE_UNUSED) {
  x[0] |= ((val&0x1) << 16);
}

static  void set_B_INSTR_CNT_width_17(unsigned *x ATTRIBUTE_UNUSED, bfd_uint64_t val ATTRIBUTE_UNUSED) {
  x[0] |= ((val&0x1f) << 20);
}

static  void set_B_line_width_17(unsigned *x ATTRIBUTE_UNUSED, bfd_uint64_t val ATTRIBUTE_UNUSED) {
  x[0] |= ((val&0x1) << 25);
}

static  void set_B_sub_width_17(unsigned *x ATTRIBUTE_UNUSED, bfd_uint64_t val ATTRIBUTE_UNUSED) {
  x[0] |= ((val&0x1) << 25);
}

static  void set_B_xline_width_17(unsigned *x ATTRIBUTE_UNUSED, bfd_uint64_t val ATTRIBUTE_UNUSED) {
  x[0] |= ((val&0x1) << 22);
}

static  void set_Bl_c_reg_width_17(unsigned *x ATTRIBUTE_UNUSED, bfd_uint64_t val ATTRIBUTE_UNUSED) {
  x[0] |= ((val&0xff) << 19);
}

static  void set_Bs_AUprec_width_17(unsigned *x ATTRIBUTE_UNUSED, bfd_uint64_t val ATTRIBUTE_UNUSED) {
  x[0] |= ((val&0x3) << 15);
  val >>=   0x2;
  x[0] |= ((val&0x1) << 25);
}

static  void set_Bs_AUprec_imp_bits__10_10_x_1_0__width_17(unsigned *x ATTRIBUTE_UNUSED, bfd_uint64_t val ATTRIBUTE_UNUSED) {
  x[0] |= ((val&0x3) << 15);
  val >>=   0x2;
  x[0] |= ((val&0x1) << 25);
}

static  void set_Bs_S0prec_width_17(unsigned *x ATTRIBUTE_UNUSED, bfd_uint64_t val ATTRIBUTE_UNUSED) {
  x[0] |= ((val&0x3) << 17);
}

static  void set_Bs_S1prec_width_17(unsigned *x ATTRIBUTE_UNUSED, bfd_uint64_t val ATTRIBUTE_UNUSED) {
  x[0] |= ((val&0x3) << 19);
}

static  void set_Bs_S2prec_width_17(unsigned *x ATTRIBUTE_UNUSED, bfd_uint64_t val ATTRIBUTE_UNUSED) {
  x[0] |= ((val&0x3) << 21);
}

static  void set_Bs_Vprec_width_17(unsigned *x ATTRIBUTE_UNUSED, bfd_uint64_t val ATTRIBUTE_UNUSED) {
  x[0] |= ((val&0x3) << 23);
}

static  void set_Bs_cgu_reg_width_17(unsigned *x ATTRIBUTE_UNUSED, bfd_uint64_t val ATTRIBUTE_UNUSED) {
  x[0] |= ((val&0xf) << 19);
}

static  void set_Bs_even_width_17(unsigned *x ATTRIBUTE_UNUSED, bfd_uint64_t val ATTRIBUTE_UNUSED) {
  x[0] |= ((val&0x1) << 23);
}

static  void set_Bs_ipg_width_17(unsigned *x ATTRIBUTE_UNUSED, bfd_uint64_t val ATTRIBUTE_UNUSED) {
  x[0] |= ((val&0x3) << 20);
}

static  void set_Bs_lt_mode_width_17(unsigned *x ATTRIBUTE_UNUSED, bfd_uint64_t val ATTRIBUTE_UNUSED) {
  x[0] |= ((val&0x1f) << 21);
}

static  void set_Bs_min_width_17(unsigned *x ATTRIBUTE_UNUSED, bfd_uint64_t val ATTRIBUTE_UNUSED) {
  x[0] |= ((val&0x1) << 24);
}

static  void set_Bs_rpg_width_17(unsigned *x ATTRIBUTE_UNUSED, bfd_uint64_t val ATTRIBUTE_UNUSED) {
  x[0] |= ((val&0x3) << 18);
}

static  void set_Bs_rt_mode_width_17(unsigned *x ATTRIBUTE_UNUSED, bfd_uint64_t val ATTRIBUTE_UNUSED) {
  x[0] |= ((val&0x3f) << 15);
}

static  void set_Bs_signed_width_17(unsigned *x ATTRIBUTE_UNUSED, bfd_uint64_t val ATTRIBUTE_UNUSED) {
  x[0] |= ((val&0x1) << 25);
}

static  void set_CGU_MODE_OVSF_CONJ_imp_bits__10_0__width_17(unsigned *x ATTRIBUTE_UNUSED, bfd_uint64_t val ATTRIBUTE_UNUSED) {
  x[0] |= ((val&0x7ff) << 15);
}

static  void set_COND_imp_bits__19_16__width_29(unsigned *x ATTRIBUTE_UNUSED, bfd_uint64_t val ATTRIBUTE_UNUSED) {
  x[0] |= ((val&0xf) << 19);
}

static  void set_COND_imp_bits__43_40__width_58(unsigned *x ATTRIBUTE_UNUSED, bfd_uint64_t val ATTRIBUTE_UNUSED) {
  x[1] |= ((val&0xf) << 14);
}

static  void set_CREG_ADDR_FIELD_imp_bits__11_4__width_29(unsigned *x ATTRIBUTE_UNUSED, bfd_uint64_t val ATTRIBUTE_UNUSED) {
  x[0] |= ((val&0xff) << 7);
}

static  void set_C_BEGIN_width_36(unsigned *x ATTRIBUTE_UNUSED, bfd_uint64_t val ATTRIBUTE_UNUSED) {
  x[1] |= ((val&0x7ff) << 13);
}

static  void set_C_END_width_36(unsigned *x ATTRIBUTE_UNUSED, bfd_uint64_t val ATTRIBUTE_UNUSED) {
  x[0] |= ((val&0x1) << 31);
  val >>=   0x1;
  x[1] |= ((val&0x3ff));
}

static  void set_C_INSTR_CNT_width_36(unsigned *x ATTRIBUTE_UNUSED, bfd_uint64_t val ATTRIBUTE_UNUSED) {
  x[1] |= ((val&0x3ff) << 12);
}

static  void set_C_ITER_CNT_width_36(unsigned *x ATTRIBUTE_UNUSED, bfd_uint64_t val ATTRIBUTE_UNUSED) {
  x[0] |= ((val&0xf) << 28);
  val >>=   0x4;
  x[1] |= ((val&0xfff));
}

static  void set_C_ITER_CNT_SHORT_imp_bits__10_0__width_17(unsigned *x ATTRIBUTE_UNUSED, bfd_uint64_t val ATTRIBUTE_UNUSED) {
  x[0] |= ((val&0x7ff) << 15);
}

static  void set_C_au_width_36(unsigned *x ATTRIBUTE_UNUSED, bfd_uint64_t val ATTRIBUTE_UNUSED) {
  x[1] |= ((val&0xf) << 21);
}

static  void set_C_cc_width_36(unsigned *x ATTRIBUTE_UNUSED, bfd_uint64_t val ATTRIBUTE_UNUSED) {
  x[1] |= ((val&0xf) << 21);
}

static  void set_DSEX_width_58(unsigned *x ATTRIBUTE_UNUSED, bfd_uint64_t val ATTRIBUTE_UNUSED) {
  x[1] |= ((val&0x1) << 25);
}

static  void set_DSIZE_width_58(unsigned *x ATTRIBUTE_UNUSED, bfd_uint64_t val ATTRIBUTE_UNUSED) {
  x[1] |= ((val&0x3) << 26);
}

static  void set_D_IMAGis16_width_58(unsigned *x ATTRIBUTE_UNUSED, bfd_uint64_t val ATTRIBUTE_UNUSED) {
  x[0] |= ((val&0x3ff) << 22);
  val >>=   0xa;
  x[1] |= ((val&0x3f));
}

static  void set_D_REALis16_width_58(unsigned *x ATTRIBUTE_UNUSED, bfd_uint64_t val ATTRIBUTE_UNUSED) {
  x[0] |= ((val&0xffff) << 6);
}

static  void set_D_nco_mode_width_58(unsigned *x ATTRIBUTE_UNUSED, bfd_uint64_t val ATTRIBUTE_UNUSED) {
  x[1] |= ((val&0x3) << 24);
}

static  void set_D_rS0is11_width_58(unsigned *x ATTRIBUTE_UNUSED, bfd_uint64_t val ATTRIBUTE_UNUSED) {
  x[1] |= ((val&0x7ff) << 14);
}

static  void set_D_rS0iu11_width_58(unsigned *x ATTRIBUTE_UNUSED, bfd_uint64_t val ATTRIBUTE_UNUSED) {
  x[1] |= ((val&0x7ff) << 14);
}

static  void set_D_rS1is11_width_58(unsigned *x ATTRIBUTE_UNUSED, bfd_uint64_t val ATTRIBUTE_UNUSED) {
  x[1] |= ((val&0x7ff) << 2);
}

static  void set_D_rS1iu11_width_58(unsigned *x ATTRIBUTE_UNUSED, bfd_uint64_t val ATTRIBUTE_UNUSED) {
  x[1] |= ((val&0x7ff) << 2);
}

static  void set_D_rS2is11_width_58(unsigned *x ATTRIBUTE_UNUSED, bfd_uint64_t val ATTRIBUTE_UNUSED) {
  x[0] |= ((val&0x3ff) << 22);
  val >>=   0xa;
  x[1] |= ((val&0x1));
}

static  void set_D_rS2iu11_width_58(unsigned *x ATTRIBUTE_UNUSED, bfd_uint64_t val ATTRIBUTE_UNUSED) {
  x[0] |= ((val&0x3ff) << 22);
  val >>=   0xa;
  x[1] |= ((val&0x1));
}

static  void set_D_rStis3_width_58(unsigned *x ATTRIBUTE_UNUSED, bfd_uint64_t val ATTRIBUTE_UNUSED) {
  x[0] |= ((val&0x7) << 6);
}

static  void set_D_rStiu3_width_58(unsigned *x ATTRIBUTE_UNUSED, bfd_uint64_t val ATTRIBUTE_UNUSED) {
  x[0] |= ((val&0x7) << 6);
}

static  void set_D_rVis11_width_58(unsigned *x ATTRIBUTE_UNUSED, bfd_uint64_t val ATTRIBUTE_UNUSED) {
  x[0] |= ((val&0x7ff) << 10);
}

static  void set_D_rViu11_width_58(unsigned *x ATTRIBUTE_UNUSED, bfd_uint64_t val ATTRIBUTE_UNUSED) {
  x[0] |= ((val&0x7ff) << 10);
}

static  void set_G0_M_width_58(unsigned *x ATTRIBUTE_UNUSED, bfd_uint64_t val ATTRIBUTE_UNUSED) {
  x[0] |= ((val&0x1) << 6);
}

static  void set_G10_M_width_58(unsigned *x ATTRIBUTE_UNUSED, bfd_uint64_t val ATTRIBUTE_UNUSED) {
  x[0] |= ((val&0x1) << 16);
}

static  void set_G11_M_width_58(unsigned *x ATTRIBUTE_UNUSED, bfd_uint64_t val ATTRIBUTE_UNUSED) {
  x[0] |= ((val&0x1) << 17);
}

static  void set_G1_M_width_58(unsigned *x ATTRIBUTE_UNUSED, bfd_uint64_t val ATTRIBUTE_UNUSED) {
  x[0] |= ((val&0x1) << 7);
}

static  void set_G2_M_width_58(unsigned *x ATTRIBUTE_UNUSED, bfd_uint64_t val ATTRIBUTE_UNUSED) {
  x[0] |= ((val&0x1) << 8);
}

static  void set_G3_M_width_58(unsigned *x ATTRIBUTE_UNUSED, bfd_uint64_t val ATTRIBUTE_UNUSED) {
  x[0] |= ((val&0x1) << 9);
}

static  void set_G4_M_width_58(unsigned *x ATTRIBUTE_UNUSED, bfd_uint64_t val ATTRIBUTE_UNUSED) {
  x[0] |= ((val&0x1) << 10);
}

static  void set_G5_M_width_58(unsigned *x ATTRIBUTE_UNUSED, bfd_uint64_t val ATTRIBUTE_UNUSED) {
  x[0] |= ((val&0x1) << 11);
}

static  void set_G6_M_width_58(unsigned *x ATTRIBUTE_UNUSED, bfd_uint64_t val ATTRIBUTE_UNUSED) {
  x[0] |= ((val&0x1) << 12);
}

static  void set_G7_M_width_58(unsigned *x ATTRIBUTE_UNUSED, bfd_uint64_t val ATTRIBUTE_UNUSED) {
  x[0] |= ((val&0x1) << 13);
}

static  void set_G8_M_width_58(unsigned *x ATTRIBUTE_UNUSED, bfd_uint64_t val ATTRIBUTE_UNUSED) {
  x[0] |= ((val&0x1) << 14);
}

static  void set_G9_M_width_58(unsigned *x ATTRIBUTE_UNUSED, bfd_uint64_t val ATTRIBUTE_UNUSED) {
  x[0] |= ((val&0x1) << 15);
}

static  void set_GXYZT_imp_bits__3_0__width_17(unsigned *x ATTRIBUTE_UNUSED, bfd_uint64_t val ATTRIBUTE_UNUSED) {
  x[0] |= ((val&0xf) << 15);
}

static  void set_GXY_imp_bits__3_0__width_17(unsigned *x ATTRIBUTE_UNUSED, bfd_uint64_t val ATTRIBUTE_UNUSED) {
  x[0] |= ((val&0xf) << 15);
}

static  void set_GX_SP_H_imp_bits__7_4__width_29(unsigned *x ATTRIBUTE_UNUSED, bfd_uint64_t val ATTRIBUTE_UNUSED) {
  x[0] |= ((val&0xf) << 7);
}

static  void set_GX_SP_NZVC_imp_bits__7_4__width_29(unsigned *x ATTRIBUTE_UNUSED, bfd_uint64_t val ATTRIBUTE_UNUSED) {
  x[0] |= ((val&0xf) << 7);
}

static  void set_GX_SP_imp_bits__35_32__width_58(unsigned *x ATTRIBUTE_UNUSED, bfd_uint64_t val ATTRIBUTE_UNUSED) {
  x[1] |= ((val&0xf) << 6);
}

static  void set_GX_SP_imp_bits__39_36__width_58(unsigned *x ATTRIBUTE_UNUSED, bfd_uint64_t val ATTRIBUTE_UNUSED) {
  x[1] |= ((val&0xf) << 10);
}

static  void set_GX_SP_imp_bits__3_0__width_29(unsigned *x ATTRIBUTE_UNUSED, bfd_uint64_t val ATTRIBUTE_UNUSED) {
  x[0] |= ((val&0xf) << 3);
}

static  void set_GX_SP_imp_bits__7_4__width_29(unsigned *x ATTRIBUTE_UNUSED, bfd_uint64_t val ATTRIBUTE_UNUSED) {
  x[0] |= ((val&0xf) << 7);
}

static  void set_GX_imp_bits__21_18__width_36(unsigned *x ATTRIBUTE_UNUSED, bfd_uint64_t val ATTRIBUTE_UNUSED) {
  x[1] |= ((val&0xf) << 14);
}

static  void set_GX_imp_bits__35_32__width_58(unsigned *x ATTRIBUTE_UNUSED, bfd_uint64_t val ATTRIBUTE_UNUSED) {
  x[1] |= ((val&0xf) << 6);
}

static  void set_GX_imp_bits__39_36__width_58(unsigned *x ATTRIBUTE_UNUSED, bfd_uint64_t val ATTRIBUTE_UNUSED) {
  x[1] |= ((val&0xf) << 10);
}

static  void set_GX_imp_bits__3_0__width_17(unsigned *x ATTRIBUTE_UNUSED, bfd_uint64_t val ATTRIBUTE_UNUSED) {
  x[0] |= ((val&0xf) << 15);
}

static  void set_GX_imp_bits__3_0__width_29(unsigned *x ATTRIBUTE_UNUSED, bfd_uint64_t val ATTRIBUTE_UNUSED) {
  x[0] |= ((val&0xf) << 3);
}

static  void set_GX_imp_bits__7_4__width_29(unsigned *x ATTRIBUTE_UNUSED, bfd_uint64_t val ATTRIBUTE_UNUSED) {
  x[0] |= ((val&0xf) << 7);
}

static  void set_GY_SP_H_imp_bits__11_8__width_29(unsigned *x ATTRIBUTE_UNUSED, bfd_uint64_t val ATTRIBUTE_UNUSED) {
  x[0] |= ((val&0xf) << 11);
}

static  void set_GY_SP_imp_bits__11_8__width_29(unsigned *x ATTRIBUTE_UNUSED, bfd_uint64_t val ATTRIBUTE_UNUSED) {
  x[0] |= ((val&0xf) << 11);
}

static  void set_GY_SP_imp_bits__39_36__width_58(unsigned *x ATTRIBUTE_UNUSED, bfd_uint64_t val ATTRIBUTE_UNUSED) {
  x[1] |= ((val&0xf) << 10);
}

static  void set_GY_imp_bits__11_8__width_29(unsigned *x ATTRIBUTE_UNUSED, bfd_uint64_t val ATTRIBUTE_UNUSED) {
  x[0] |= ((val&0xf) << 11);
}

static  void set_GY_imp_bits__21_18__width_36(unsigned *x ATTRIBUTE_UNUSED, bfd_uint64_t val ATTRIBUTE_UNUSED) {
  x[1] |= ((val&0xf) << 14);
}

static  void set_GY_imp_bits__39_36__width_58(unsigned *x ATTRIBUTE_UNUSED, bfd_uint64_t val ATTRIBUTE_UNUSED) {
  x[1] |= ((val&0xf) << 10);
}

static  void set_GY_imp_bits__7_4__width_17(unsigned *x ATTRIBUTE_UNUSED, bfd_uint64_t val ATTRIBUTE_UNUSED) {
  x[0] |= ((val&0xf) << 19);
}

static  void set_GY_imp_bits__7_4__width_29(unsigned *x ATTRIBUTE_UNUSED, bfd_uint64_t val ATTRIBUTE_UNUSED) {
  x[0] |= ((val&0xf) << 7);
}

static  void set_GZ_SP_NZVC_imp_bits__3_0__width_29(unsigned *x ATTRIBUTE_UNUSED, bfd_uint64_t val ATTRIBUTE_UNUSED) {
  x[0] |= ((val&0xf) << 3);
}

static  void set_GZ_SP_imp_bits__3_0__width_29(unsigned *x ATTRIBUTE_UNUSED, bfd_uint64_t val ATTRIBUTE_UNUSED) {
  x[0] |= ((val&0xf) << 3);
}

static  void set_GZ_imp_bits__11_8__width_29(unsigned *x ATTRIBUTE_UNUSED, bfd_uint64_t val ATTRIBUTE_UNUSED) {
  x[0] |= ((val&0xf) << 11);
}

static  void set_GZ_imp_bits__21_18__width_36(unsigned *x ATTRIBUTE_UNUSED, bfd_uint64_t val ATTRIBUTE_UNUSED) {
  x[1] |= ((val&0xf) << 14);
}

static  void set_GZ_imp_bits__3_0__width_29(unsigned *x ATTRIBUTE_UNUSED, bfd_uint64_t val ATTRIBUTE_UNUSED) {
  x[0] |= ((val&0xf) << 3);
}

static  void set_I16_imp_bits__15_0__width_58(unsigned *x ATTRIBUTE_UNUSED, bfd_uint64_t val ATTRIBUTE_UNUSED) {
  x[0] |= ((val&0xffff) << 6);
}

static  void set_I8_imp_bits__7_0__width_58(unsigned *x ATTRIBUTE_UNUSED, bfd_uint64_t val ATTRIBUTE_UNUSED) {
  x[0] |= ((val&0xff) << 6);
}

static  void set_IM19R4_width_29(unsigned *x ATTRIBUTE_UNUSED, bfd_uint64_t val ATTRIBUTE_UNUSED) {
  x[0] |= ((val&0x7ffff) << 7);
}

static  void set_IM19R5_width_29(unsigned *x ATTRIBUTE_UNUSED, bfd_uint64_t val ATTRIBUTE_UNUSED) {
  x[0] |= ((val&0x7ffff) << 7);
}

static  void set_IM19sR13_imp_bits__18_0__width_36(unsigned *x ATTRIBUTE_UNUSED, bfd_uint64_t val ATTRIBUTE_UNUSED) {
  x[0] |= ((val&0xf) << 28);
  val >>=   0x4;
  x[1] |= ((val&0x7fff));
}

static  void set_IM20R14_width_29(unsigned *x ATTRIBUTE_UNUSED, bfd_uint64_t val ATTRIBUTE_UNUSED) {
  x[0] |= ((val&0xfffff) << 3);
}

static  void set_IM20R15_width_29(unsigned *x ATTRIBUTE_UNUSED, bfd_uint64_t val ATTRIBUTE_UNUSED) {
  x[0] |= ((val&0xfffff) << 3);
}

static  void set_IM20R9_width_58(unsigned *x ATTRIBUTE_UNUSED, bfd_uint64_t val ATTRIBUTE_UNUSED) {
  x[1] |= ((val&0xfffff) << 6);
}

static  void set_IM21R9_width_58(unsigned *x ATTRIBUTE_UNUSED, bfd_uint64_t val ATTRIBUTE_UNUSED) {
  x[1] |= ((val&0x1fffff) << 5);
}

static  void set_IM22R13_width_36(unsigned *x ATTRIBUTE_UNUSED, bfd_uint64_t val ATTRIBUTE_UNUSED) {
  x[0] |= ((val&0xf) << 28);
  val >>=   0x4;
  x[1] |= ((val&0x3ffff));
}

static  void set_IM22R14_width_58(unsigned *x ATTRIBUTE_UNUSED, bfd_uint64_t val ATTRIBUTE_UNUSED) {
  x[0] |= ((val&0x3fffff) << 6);
}

static  void set_IM22R9_width_58(unsigned *x ATTRIBUTE_UNUSED, bfd_uint64_t val ATTRIBUTE_UNUSED) {
  x[1] |= ((val&0x3fffff) << 4);
}

static  void set_IM32R11_width_58(unsigned *x ATTRIBUTE_UNUSED, bfd_uint64_t val ATTRIBUTE_UNUSED) {
  x[0] |= ((val&0x3ffffff) << 6);
  val >>=   0x1a;
  x[1] |= ((val&0x3f));
}

static  void set_IM32R11_imp_bits__31_0__width_58(unsigned *x ATTRIBUTE_UNUSED, bfd_uint64_t val ATTRIBUTE_UNUSED) {
  x[0] |= ((val&0x3ffffff) << 6);
  val >>=   0x1a;
  x[1] |= ((val&0x3f));
}

static  void set_IMs18R_LAB_18_width_36(unsigned *x ATTRIBUTE_UNUSED, bfd_uint64_t val ATTRIBUTE_UNUSED) {
  x[0] |= ((val&0xf) << 28);
  val >>=   0x4;
  x[1] |= ((val&0x3fff));
}

static  void set_IMs21R_LAB_21_imp_bits__17_17_x_25_23_x_16_0__width_36(unsigned *x ATTRIBUTE_UNUSED, bfd_uint64_t val ATTRIBUTE_UNUSED) {
  x[0] |= ((val&0xf) << 28);
  val >>=   0x4;
  x[1] |= ((val&0x1fff));
  val >>=   0xd;
  x[1] |= ((val&0x7) << 19);
  val >>=   0x3;
  x[1] |= ((val&0x1) << 13);
}

static  void set_IMs21R_LAB_21h_imp_bits__17_17_x_24_22_x_16_0__width_36(unsigned *x ATTRIBUTE_UNUSED, bfd_uint64_t val ATTRIBUTE_UNUSED) {
  x[0] |= ((val&0xf) << 28);
  val >>=   0x4;
  x[1] |= ((val&0x1fff));
  val >>=   0xd;
  x[1] |= ((val&0x7) << 18);
  val >>=   0x3;
  x[1] |= ((val&0x1) << 13);
}

static  void set_Is10ofst_imp_bits__13_4__width_29(unsigned *x ATTRIBUTE_UNUSED, bfd_uint64_t val ATTRIBUTE_UNUSED) {
  x[0] |= ((val&0x3ff) << 7);
}

static  void set_Is10ofst_imp_bits__14_5__width_29(unsigned *x ATTRIBUTE_UNUSED, bfd_uint64_t val ATTRIBUTE_UNUSED) {
  x[0] |= ((val&0x3ff) << 8);
}

static  void set_Is11_imp_bits__10_0__width_17(unsigned *x ATTRIBUTE_UNUSED, bfd_uint64_t val ATTRIBUTE_UNUSED) {
  x[0] |= ((val&0x7ff) << 15);
}

static  void set_Is11_imp_bits__10_0__width_19(unsigned *x ATTRIBUTE_UNUSED, bfd_uint64_t val ATTRIBUTE_UNUSED) {
  x[0] |= ((val&0x7ff) << 13);
}

static  void set_Is11_imp_bits__13_3__width_17(unsigned *x ATTRIBUTE_UNUSED, bfd_uint64_t val ATTRIBUTE_UNUSED) {
  x[0] |= ((val&0x7ff) << 18);
}

static  void set_Is15ofst_imp_bits__46_32__width_58(unsigned *x ATTRIBUTE_UNUSED, bfd_uint64_t val ATTRIBUTE_UNUSED) {
  x[1] |= ((val&0x7fff) << 6);
}

static  void set_Is16_imp_bits__15_0__width_58(unsigned *x ATTRIBUTE_UNUSED, bfd_uint64_t val ATTRIBUTE_UNUSED) {
  x[0] |= ((val&0xffff) << 6);
}

static  void set_Is16_imp_bits__19_4__width_29(unsigned *x ATTRIBUTE_UNUSED, bfd_uint64_t val ATTRIBUTE_UNUSED) {
  x[0] |= ((val&0xffff) << 7);
}

static  void set_Is16ofst_imp_bits__15_0__width_36(unsigned *x ATTRIBUTE_UNUSED, bfd_uint64_t val ATTRIBUTE_UNUSED) {
  x[0] |= ((val&0xf) << 28);
  val >>=   0x4;
  x[1] |= ((val&0xfff));
}

static  void set_Is16ofst_imp_bits__47_32__width_58(unsigned *x ATTRIBUTE_UNUSED, bfd_uint64_t val ATTRIBUTE_UNUSED) {
  x[1] |= ((val&0xffff) << 6);
}

static  void set_Is16u_imp_bits__19_4__width_29(unsigned *x ATTRIBUTE_UNUSED, bfd_uint64_t val ATTRIBUTE_UNUSED) {
  x[0] |= ((val&0xffff) << 7);
}

static  void set_Is32_imp_bits__31_0__width_58(unsigned *x ATTRIBUTE_UNUSED, bfd_uint64_t val ATTRIBUTE_UNUSED) {
  x[0] |= ((val&0x3ffffff) << 6);
  val >>=   0x1a;
  x[1] |= ((val&0x3f));
}

static  void set_Is5ofst_imp_bits__4_0__width_17(unsigned *x ATTRIBUTE_UNUSED, bfd_uint64_t val ATTRIBUTE_UNUSED) {
  x[0] |= ((val&0x1f) << 15);
}

static  void set_Is5ofst_imp_bits__8_4__width_19(unsigned *x ATTRIBUTE_UNUSED, bfd_uint64_t val ATTRIBUTE_UNUSED) {
  x[0] |= ((val&0x1f) << 17);
}

static  void set_Is6ofst_imp_bits__8_3__width_19(unsigned *x ATTRIBUTE_UNUSED, bfd_uint64_t val ATTRIBUTE_UNUSED) {
  x[0] |= ((val&0x3f) << 16);
}

static  void set_Is6ofst_imp_bits__9_4__width_17(unsigned *x ATTRIBUTE_UNUSED, bfd_uint64_t val ATTRIBUTE_UNUSED) {
  x[0] |= ((val&0x3f) << 19);
}

static  void set_Is9_imp_bits__8_0__width_19(unsigned *x ATTRIBUTE_UNUSED, bfd_uint64_t val ATTRIBUTE_UNUSED) {
  x[0] |= ((val&0x1ff) << 13);
}

static  void set_Is9ofst_imp_bits__12_4__width_29(unsigned *x ATTRIBUTE_UNUSED, bfd_uint64_t val ATTRIBUTE_UNUSED) {
  x[0] |= ((val&0x1ff) << 7);
}

static  void set_Is9ofst_imp_bits__14_6__width_19(unsigned *x ATTRIBUTE_UNUSED, bfd_uint64_t val ATTRIBUTE_UNUSED) {
  x[0] |= ((val&0x1ff) << 19);
}

static  void set_Is9ofst_imp_bits__24_16__width_36(unsigned *x ATTRIBUTE_UNUSED, bfd_uint64_t val ATTRIBUTE_UNUSED) {
  x[1] |= ((val&0x1ff) << 12);
}

static  void set_Is9ofst_imp_bits__8_0__width_19(unsigned *x ATTRIBUTE_UNUSED, bfd_uint64_t val ATTRIBUTE_UNUSED) {
  x[0] |= ((val&0x1ff) << 13);
}

static  void set_Iu11_imp_bits__10_0__width_17(unsigned *x ATTRIBUTE_UNUSED, bfd_uint64_t val ATTRIBUTE_UNUSED) {
  x[0] |= ((val&0x7ff) << 15);
}

static  void set_Iu11_imp_bits__10_0__width_19(unsigned *x ATTRIBUTE_UNUSED, bfd_uint64_t val ATTRIBUTE_UNUSED) {
  x[0] |= ((val&0x7ff) << 13);
}

static  void set_Iu11_imp_bits__13_3__width_17(unsigned *x ATTRIBUTE_UNUSED, bfd_uint64_t val ATTRIBUTE_UNUSED) {
  x[0] |= ((val&0x7ff) << 18);
}

static  void set_Iu12_imp_bits__11_0__width_29(unsigned *x ATTRIBUTE_UNUSED, bfd_uint64_t val ATTRIBUTE_UNUSED) {
  x[0] |= ((val&0xfff) << 3);
}

static  void set_Iu16_imp_bits__19_4__width_29(unsigned *x ATTRIBUTE_UNUSED, bfd_uint64_t val ATTRIBUTE_UNUSED) {
  x[0] |= ((val&0xffff) << 7);
}

static  void set_Iu16_imp_bits__49_34__width_58(unsigned *x ATTRIBUTE_UNUSED, bfd_uint64_t val ATTRIBUTE_UNUSED) {
  x[1] |= ((val&0xffff) << 8);
}

static  void set_Iu2X_imp_bits__11_10__width_19(unsigned *x ATTRIBUTE_UNUSED, bfd_uint64_t val ATTRIBUTE_UNUSED) {
  x[0] |= ((val&0x3) << 23);
}

static  void set_Iu2Y_imp_bits__9_8__width_19(unsigned *x ATTRIBUTE_UNUSED, bfd_uint64_t val ATTRIBUTE_UNUSED) {
  x[0] |= ((val&0x3) << 21);
}

static  void set_Iu2_imp_bits__1_0__width_17(unsigned *x ATTRIBUTE_UNUSED, bfd_uint64_t val ATTRIBUTE_UNUSED) {
  x[0] |= ((val&0x3) << 15);
}

static  void set_Iu4_imp_bits__11_8__width_17(unsigned *x ATTRIBUTE_UNUSED, bfd_uint64_t val ATTRIBUTE_UNUSED) {
  x[0] |= ((val&0xf) << 23);
}

static  void set_Iu4_imp_bits__3_0__width_17(unsigned *x ATTRIBUTE_UNUSED, bfd_uint64_t val ATTRIBUTE_UNUSED) {
  x[0] |= ((val&0xf) << 15);
}

static  void set_Iu4_imp_bits__3_0__width_29(unsigned *x ATTRIBUTE_UNUSED, bfd_uint64_t val ATTRIBUTE_UNUSED) {
  x[0] |= ((val&0xf) << 3);
}

static  void set_Iu4_imp_bits__7_4__width_29(unsigned *x ATTRIBUTE_UNUSED, bfd_uint64_t val ATTRIBUTE_UNUSED) {
  x[0] |= ((val&0xf) << 7);
}

static  void set_Iu4_imp_bits__8_5__width_17(unsigned *x ATTRIBUTE_UNUSED, bfd_uint64_t val ATTRIBUTE_UNUSED) {
  x[0] |= ((val&0xf) << 20);
}

static  void set_Iu4_imp_bits__8_5__width_19(unsigned *x ATTRIBUTE_UNUSED, bfd_uint64_t val ATTRIBUTE_UNUSED) {
  x[0] |= ((val&0xf) << 18);
}

static  void set_Iu5_imp_bits__12_8__width_29(unsigned *x ATTRIBUTE_UNUSED, bfd_uint64_t val ATTRIBUTE_UNUSED) {
  x[0] |= ((val&0x1f) << 11);
}

static  void set_Iu5_imp_bits__4_0__width_17(unsigned *x ATTRIBUTE_UNUSED, bfd_uint64_t val ATTRIBUTE_UNUSED) {
  x[0] |= ((val&0x1f) << 15);
}

static  void set_Iu5_imp_bits__4_0__width_19(unsigned *x ATTRIBUTE_UNUSED, bfd_uint64_t val ATTRIBUTE_UNUSED) {
  x[0] |= ((val&0x1f) << 13);
}

static  void set_Iu5_imp_bits__4_0__width_29(unsigned *x ATTRIBUTE_UNUSED, bfd_uint64_t val ATTRIBUTE_UNUSED) {
  x[0] |= ((val&0x1f) << 3);
}

static  void set_Iu5_imp_bits__7_3__width_17(unsigned *x ATTRIBUTE_UNUSED, bfd_uint64_t val ATTRIBUTE_UNUSED) {
  x[0] |= ((val&0x1f) << 18);
}

static  void set_Iu6_imp_bits__5_0__width_17(unsigned *x ATTRIBUTE_UNUSED, bfd_uint64_t val ATTRIBUTE_UNUSED) {
  x[0] |= ((val&0x3f) << 15);
}

static  void set_Iu8_imp_bits__23_16__width_36(unsigned *x ATTRIBUTE_UNUSED, bfd_uint64_t val ATTRIBUTE_UNUSED) {
  x[1] |= ((val&0xff) << 12);
}

static  void set_Iu9_imp_bits__16_8__width_29(unsigned *x ATTRIBUTE_UNUSED, bfd_uint64_t val ATTRIBUTE_UNUSED) {
  x[0] |= ((val&0x1ff) << 11);
}

static  void set_Iu9_imp_bits__47_39__width_58(unsigned *x ATTRIBUTE_UNUSED, bfd_uint64_t val ATTRIBUTE_UNUSED) {
  x[1] |= ((val&0x1ff) << 13);
}

static  void set_LI25R8_width_36(unsigned *x ATTRIBUTE_UNUSED, bfd_uint64_t val ATTRIBUTE_UNUSED) {
  x[0] |= ((val&0xf) << 28);
  val >>=   0x4;
  x[1] |= ((val&0x1fffff));
}

static  void set_LI25R8ofst_width_36(unsigned *x ATTRIBUTE_UNUSED, bfd_uint64_t val ATTRIBUTE_UNUSED) {
  x[0] |= ((val&0xf) << 28);
  val >>=   0x4;
  x[1] |= ((val&0x1fffff));
}

static  void set_LINE1b_imp_bits__20_20__width_29(unsigned *x ATTRIBUTE_UNUSED, bfd_uint64_t val ATTRIBUTE_UNUSED) {
  x[0] |= ((val&0x1) << 23);
}

static  void set_LLR_MODE_imp_bits__1_0__width_19(unsigned *x ATTRIBUTE_UNUSED, bfd_uint64_t val ATTRIBUTE_UNUSED) {
  x[0] |= ((val&0x3) << 13);
}

static  void set_MASK_16_imp_bits__15_0__width_29(unsigned *x ATTRIBUTE_UNUSED, bfd_uint64_t val ATTRIBUTE_UNUSED) {
  x[0] |= ((val&0xffff) << 3);
}

static  void set_MASK_32_imp_bits__31_0__width_58(unsigned *x ATTRIBUTE_UNUSED, bfd_uint64_t val ATTRIBUTE_UNUSED) {
  x[0] |= ((val&0x3ffffff) << 6);
  val >>=   0x1a;
  x[1] |= ((val&0x3f));
}

static  void set_MASK_RAG_width_29(unsigned *x ATTRIBUTE_UNUSED, bfd_uint64_t val ATTRIBUTE_UNUSED) {
  x[0] |= ((val&0x1f) << 3);
}

static  void set_MASK_RAG_imp_bits__4_0__width_29(unsigned *x ATTRIBUTE_UNUSED, bfd_uint64_t val ATTRIBUTE_UNUSED) {
  x[0] |= ((val&0x1f) << 3);
}

static  void set_MASK_VP_ALL_imp_bits__3_0__width_29(unsigned *x ATTRIBUTE_UNUSED, bfd_uint64_t val ATTRIBUTE_UNUSED) {
  x[0] |= ((val&0xf) << 3);
}

static  void set_MASK_VP_imp_bits__12_9__width_29(unsigned *x ATTRIBUTE_UNUSED, bfd_uint64_t val ATTRIBUTE_UNUSED) {
  x[0] |= ((val&0xf) << 12);
}

static  void set_RFdes_imp_bits__2_0__width_7(unsigned *x ATTRIBUTE_UNUSED, bfd_uint64_t val ATTRIBUTE_UNUSED) {
  x[0] |= ((val&0x7) << 25);
}

static  void set_RS0_4b_imp_bits__3_0__width_19(unsigned *x ATTRIBUTE_UNUSED, bfd_uint64_t val ATTRIBUTE_UNUSED) {
  x[0] |= ((val&0xf) << 13);
}

static  void set_RS0_4b_imp_bits__6_3__width_17(unsigned *x ATTRIBUTE_UNUSED, bfd_uint64_t val ATTRIBUTE_UNUSED) {
  x[0] |= ((val&0xf) << 18);
}

static  void set_RS1_3b_imp_bits__2_0__width_19(unsigned *x ATTRIBUTE_UNUSED, bfd_uint64_t val ATTRIBUTE_UNUSED) {
  x[0] |= ((val&0x7) << 13);
}

static  void set_RS1_3b_imp_bits__5_3__width_17(unsigned *x ATTRIBUTE_UNUSED, bfd_uint64_t val ATTRIBUTE_UNUSED) {
  x[0] |= ((val&0x7) << 18);
}

static  void set_RS1_4b_imp_bits__10_7__width_17(unsigned *x ATTRIBUTE_UNUSED, bfd_uint64_t val ATTRIBUTE_UNUSED) {
  x[0] |= ((val&0xf) << 22);
}

static  void set_RS1_4b_imp_bits__7_4__width_19(unsigned *x ATTRIBUTE_UNUSED, bfd_uint64_t val ATTRIBUTE_UNUSED) {
  x[0] |= ((val&0xf) << 17);
}

static  void set_RS2_3b_imp_bits__10_8__width_19(unsigned *x ATTRIBUTE_UNUSED, bfd_uint64_t val ATTRIBUTE_UNUSED) {
  x[0] |= ((val&0x7) << 21);
}

static  void set_RS2_3b_imp_bits__13_11__width_17(unsigned *x ATTRIBUTE_UNUSED, bfd_uint64_t val ATTRIBUTE_UNUSED) {
  x[0] |= ((val&0x7) << 26);
}

static  void set_RST_3b_imp_bits__10_8__width_19(unsigned *x ATTRIBUTE_UNUSED, bfd_uint64_t val ATTRIBUTE_UNUSED) {
  x[0] |= ((val&0x7) << 21);
}

static  void set_RST_3b_imp_bits__13_11__width_17(unsigned *x ATTRIBUTE_UNUSED, bfd_uint64_t val ATTRIBUTE_UNUSED) {
  x[0] |= ((val&0x7) << 26);
}

static  void set_RV_4b_imp_bits__10_7__width_17(unsigned *x ATTRIBUTE_UNUSED, bfd_uint64_t val ATTRIBUTE_UNUSED) {
  x[0] |= ((val&0xf) << 22);
}

static  void set_RV_4b_imp_bits__7_4__width_19(unsigned *x ATTRIBUTE_UNUSED, bfd_uint64_t val ATTRIBUTE_UNUSED) {
  x[0] |= ((val&0xf) << 17);
}

static  void set_RX_imp_bits__2_0__width_17(unsigned *x ATTRIBUTE_UNUSED, bfd_uint64_t val ATTRIBUTE_UNUSED) {
  x[0] |= ((val&0x7) << 15);
}

static  void set_RY_imp_bits__5_3__width_17(unsigned *x ATTRIBUTE_UNUSED, bfd_uint64_t val ATTRIBUTE_UNUSED) {
  x[0] |= ((val&0x7) << 18);
}

static  void set_S0_CONJ_width_17(unsigned *x ATTRIBUTE_UNUSED, bfd_uint64_t val ATTRIBUTE_UNUSED) {
  x[0] |= ((val&0x1) << 27);
}

static  void set_S0_MODE_width_17(unsigned *x ATTRIBUTE_UNUSED, bfd_uint64_t val ATTRIBUTE_UNUSED) {
  x[0] |= ((val&0xf) << 15);
}

static  void set_S0_SIGN_width_17(unsigned *x ATTRIBUTE_UNUSED, bfd_uint64_t val ATTRIBUTE_UNUSED) {
  x[0] |= ((val&0x1) << 28);
}

static  void set_S1_MODE_width_17(unsigned *x ATTRIBUTE_UNUSED, bfd_uint64_t val ATTRIBUTE_UNUSED) {
  x[0] |= ((val&0x1f) << 19);
}

static  void set_S2_MODE_width_17(unsigned *x ATTRIBUTE_UNUSED, bfd_uint64_t val ATTRIBUTE_UNUSED) {
  x[0] |= ((val&0x7) << 24);
}

static  void set_UCC_FIELD_imp_bits__20_20__width_29(unsigned *x ATTRIBUTE_UNUSED, bfd_uint64_t val ATTRIBUTE_UNUSED) {
  x[0] |= ((val&0x1) << 23);
}

static  void set_UCC_FIELD_imp_bits__21_21__width_29(unsigned *x ATTRIBUTE_UNUSED, bfd_uint64_t val ATTRIBUTE_UNUSED) {
  x[0] |= ((val&0x1) << 24);
}

static  void set_UCC_FIELD_imp_bits__47_47__width_58(unsigned *x ATTRIBUTE_UNUSED, bfd_uint64_t val ATTRIBUTE_UNUSED) {
  x[1] |= ((val&0x1) << 21);
}

static  void set_UNSIGN_SIGN_imp_bits__20_20__width_29(unsigned *x ATTRIBUTE_UNUSED, bfd_uint64_t val ATTRIBUTE_UNUSED) {
  x[0] |= ((val&0x1) << 23);
}

static  void set_VPC_VPA_width_7(unsigned *x ATTRIBUTE_UNUSED, bfd_uint64_t val ATTRIBUTE_UNUSED) {
  x[0] |= ((val&0x7) << 29);
}

static  void set_VPC_VPA_width_17(unsigned *x ATTRIBUTE_UNUSED, bfd_uint64_t val ATTRIBUTE_UNUSED) {
  x[0] |= ((val&0x7) << 19);
}

static  void set_VPC_VPA_imp_bits__10_8__width_17(unsigned *x ATTRIBUTE_UNUSED, bfd_uint64_t val ATTRIBUTE_UNUSED) {
  x[0] |= ((val&0x7) << 23);
}

static  void set_VPRegPair_imp_bits__0_0__width_29(unsigned *x ATTRIBUTE_UNUSED, bfd_uint64_t val ATTRIBUTE_UNUSED) {
  x[0] |= ((val&0x1) << 3);
}

static  void set_VPRegPair_imp_bits__4_4__width_29(unsigned *x ATTRIBUTE_UNUSED, bfd_uint64_t val ATTRIBUTE_UNUSED) {
  x[0] |= ((val&0x1) << 7);
}

static  void set_VPX_imp_bits__9_8__width_29(unsigned *x ATTRIBUTE_UNUSED, bfd_uint64_t val ATTRIBUTE_UNUSED) {
  x[0] |= ((val&0x3) << 11);
}

static  void set_VPY_imp_bits__7_6__width_29(unsigned *x ATTRIBUTE_UNUSED, bfd_uint64_t val ATTRIBUTE_UNUSED) {
  x[0] |= ((val&0x3) << 9);
}

static  void set_VPZ_imp_bits__5_4__width_29(unsigned *x ATTRIBUTE_UNUSED, bfd_uint64_t val ATTRIBUTE_UNUSED) {
  x[0] |= ((val&0x3) << 7);
}

static  void set_VP_OFFSET_width_29(unsigned *x ATTRIBUTE_UNUSED, bfd_uint64_t val ATTRIBUTE_UNUSED) {
  x[0] |= ((val&0x3) << 7);
}

static  void set_XTRM_VALUE_INDEX_imp_bits__6_6__width_17(unsigned *x ATTRIBUTE_UNUSED, bfd_uint64_t val ATTRIBUTE_UNUSED) {
  x[0] |= ((val&0x1) << 21);
}

static  void set_Z_imp_bits__20_20__width_29(unsigned *x ATTRIBUTE_UNUSED, bfd_uint64_t val ATTRIBUTE_UNUSED) {
  x[0] |= ((val&0x1) << 23);
}

static  void set_imme16_imp_bits__15_0__width_36(unsigned *x ATTRIBUTE_UNUSED, bfd_uint64_t val ATTRIBUTE_UNUSED) {
  x[0] |= ((val&0xf) << 28);
  val >>=   0x4;
  x[1] |= ((val&0xfff));
}

static  void set_imme8_imp_bits__7_0__width_36(unsigned *x ATTRIBUTE_UNUSED, bfd_uint64_t val ATTRIBUTE_UNUSED) {
  x[0] |= ((val&0xf) << 28);
  val >>=   0x4;
  x[1] |= ((val&0xf));
}

static  void set_nco_conj_imp_bits__32_32__width_58(unsigned *x ATTRIBUTE_UNUSED, bfd_uint64_t val ATTRIBUTE_UNUSED) {
  x[1] |= ((val&0x1) << 6);
}

static  void set_opA_imp_bits__42_24__width_64(unsigned *x ATTRIBUTE_UNUSED, bfd_uint64_t val ATTRIBUTE_UNUSED) {
  x[0] |= ((val&0xff) << 24);
  val >>=   0x8;
  x[1] |= ((val&0x7ff));
}

static  void set_opB_imp_bits__59_43__width_64(unsigned *x ATTRIBUTE_UNUSED, bfd_uint64_t val ATTRIBUTE_UNUSED) {
  x[1] |= ((val&0x1ffff) << 11);
}

static  void set_opC_imp_bits__59_24__width_64(unsigned *x ATTRIBUTE_UNUSED, bfd_uint64_t val ATTRIBUTE_UNUSED) {
  x[0] |= ((val&0xff) << 24);
  val >>=   0x8;
  x[1] |= ((val&0xfffffff));
}

static  void set_opD_imp_bits__59_2__width_64(unsigned *x ATTRIBUTE_UNUSED, bfd_uint64_t val ATTRIBUTE_UNUSED) {
  x[0] |= ((val&0x3fffffff) << 2);
  val >>=   0x1e;
  x[1] |= ((val&0xfffffff));
}

static  void set_opS_HI_imp_bits__59_31__width_64(unsigned *x ATTRIBUTE_UNUSED, bfd_uint64_t val ATTRIBUTE_UNUSED) {
  x[0] |= ((val&0x1) << 31);
  val >>=   0x1;
  x[1] |= ((val&0xfffffff));
}

static  void set_opS_LO_imp_bits__30_2__width_64(unsigned *x ATTRIBUTE_UNUSED, bfd_uint64_t val ATTRIBUTE_UNUSED) {
  x[0] |= ((val&0x1fffffff) << 2);
}

static  void set_opVau_imp_bits__5_2__width_64(unsigned *x ATTRIBUTE_UNUSED, bfd_uint64_t val ATTRIBUTE_UNUSED) {
  x[0] |= ((val&0xf) << 2);
}

static  void set_opVld_imp_bits__18_12__width_64(unsigned *x ATTRIBUTE_UNUSED, bfd_uint64_t val ATTRIBUTE_UNUSED) {
  x[0] |= ((val&0x7f) << 12);
}

static  void set_opVp_imp_bits__26_24_x_5_2__width_64(unsigned *x ATTRIBUTE_UNUSED, bfd_uint64_t val ATTRIBUTE_UNUSED) {
  x[0] |= ((val&0xf) << 2);
  val >>=   0x4;
  x[0] |= ((val&0x7) << 24);
}

static  void set_opVp_imp_bits__53_51_x_5_2__width_64(unsigned *x ATTRIBUTE_UNUSED, bfd_uint64_t val ATTRIBUTE_UNUSED) {
  x[0] |= ((val&0xf) << 2);
  val >>=   0x4;
  x[1] |= ((val&0x7) << 19);
}

static  void set_opVrol_imp_bits__19_19__width_64(unsigned *x ATTRIBUTE_UNUSED, bfd_uint64_t val ATTRIBUTE_UNUSED) {
  x[0] |= ((val&0x1) << 19);
}

static  void set_opVror_imp_bits__20_20__width_64(unsigned *x ATTRIBUTE_UNUSED, bfd_uint64_t val ATTRIBUTE_UNUSED) {
  x[0] |= ((val&0x1) << 20);
}

static  void set_opVs0_imp_bits__21_21__width_64(unsigned *x ATTRIBUTE_UNUSED, bfd_uint64_t val ATTRIBUTE_UNUSED) {
  x[0] |= ((val&0x1) << 21);
}

static  void set_opVs1_imp_bits__22_22__width_64(unsigned *x ATTRIBUTE_UNUSED, bfd_uint64_t val ATTRIBUTE_UNUSED) {
  x[0] |= ((val&0x1) << 22);
}

static  void set_opVs2_imp_bits__23_23__width_64(unsigned *x ATTRIBUTE_UNUSED, bfd_uint64_t val ATTRIBUTE_UNUSED) {
  x[0] |= ((val&0x1) << 23);
}

static  void set_opVsauDot_imp_bits__8_6__width_64(unsigned *x ATTRIBUTE_UNUSED, bfd_uint64_t val ATTRIBUTE_UNUSED) {
  x[0] |= ((val&0x7) << 6);
}

static  void set_opVsau_imp_bits__8_6__width_64(unsigned *x ATTRIBUTE_UNUSED, bfd_uint64_t val ATTRIBUTE_UNUSED) {
  x[0] |= ((val&0x7) << 6);
}

static  void set_opVwr_imp_bits__11_9__width_64(unsigned *x ATTRIBUTE_UNUSED, bfd_uint64_t val ATTRIBUTE_UNUSED) {
  x[0] |= ((val&0x7) << 9);
}

static  void set_opX_HI_imp_bits__61_61__width_64(unsigned *x ATTRIBUTE_UNUSED, bfd_uint64_t val ATTRIBUTE_UNUSED) {
  x[1] |= ((val&0x1) << 29);
}

static  void set_opX_LO_imp_bits__60_60__width_64(unsigned *x ATTRIBUTE_UNUSED, bfd_uint64_t val ATTRIBUTE_UNUSED) {
  x[1] |= ((val&0x1) << 28);
}

static  void set_opZ_imp_bits__1_0__width_64(unsigned *x ATTRIBUTE_UNUSED, bfd_uint64_t val ATTRIBUTE_UNUSED) {
  x[0] |= ((val&0x3));
}

static  void set_rX_imp_bits__14_12__width_19(unsigned *x ATTRIBUTE_UNUSED, bfd_uint64_t val ATTRIBUTE_UNUSED) {
  x[0] |= ((val&0x7) << 25);
}

static  void set_rX_imp_bits__2_0__width_17(unsigned *x ATTRIBUTE_UNUSED, bfd_uint64_t val ATTRIBUTE_UNUSED) {
  x[0] |= ((val&0x7) << 15);
}

static  void set_rX_imp_bits__2_0__width_36(unsigned *x ATTRIBUTE_UNUSED, bfd_uint64_t val ATTRIBUTE_UNUSED) {
  x[0] |= ((val&0x7) << 28);
}

static  void set_reserved_imp_bits__10_0__width_17(unsigned *x ATTRIBUTE_UNUSED, bfd_uint64_t val ATTRIBUTE_UNUSED) {
  x[0] |= ((val&0x7ff) << 15);
}

static  void set_reserved_imp_bits__10_10__width_17(unsigned *x ATTRIBUTE_UNUSED, bfd_uint64_t val ATTRIBUTE_UNUSED) {
  x[0] |= ((val&0x1) << 25);
}

static  void set_reserved_imp_bits__10_10_x_8_6__width_17(unsigned *x ATTRIBUTE_UNUSED, bfd_uint64_t val ATTRIBUTE_UNUSED) {
  x[0] |= ((val&0x7) << 21);
  val >>=   0x3;
  x[0] |= ((val&0x1) << 25);
}

static  void set_reserved_imp_bits__10_10_x_8_8__width_17(unsigned *x ATTRIBUTE_UNUSED, bfd_uint64_t val ATTRIBUTE_UNUSED) {
  x[0] |= ((val&0x1) << 23);
  val >>=   0x1;
  x[0] |= ((val&0x1) << 25);
}

static  void set_reserved_imp_bits__10_2__width_17(unsigned *x ATTRIBUTE_UNUSED, bfd_uint64_t val ATTRIBUTE_UNUSED) {
  x[0] |= ((val&0x1ff) << 17);
}

static  void set_reserved_imp_bits__10_3__width_17(unsigned *x ATTRIBUTE_UNUSED, bfd_uint64_t val ATTRIBUTE_UNUSED) {
  x[0] |= ((val&0xff) << 18);
}

static  void set_reserved_imp_bits__10_6__width_17(unsigned *x ATTRIBUTE_UNUSED, bfd_uint64_t val ATTRIBUTE_UNUSED) {
  x[0] |= ((val&0x1f) << 21);
}

static  void set_reserved_imp_bits__10_7__width_17(unsigned *x ATTRIBUTE_UNUSED, bfd_uint64_t val ATTRIBUTE_UNUSED) {
  x[0] |= ((val&0xf) << 22);
}

static  void set_reserved_imp_bits__10_8__width_17(unsigned *x ATTRIBUTE_UNUSED, bfd_uint64_t val ATTRIBUTE_UNUSED) {
  x[0] |= ((val&0x7) << 23);
}

static  void set_reserved_imp_bits__10_9__width_19(unsigned *x ATTRIBUTE_UNUSED, bfd_uint64_t val ATTRIBUTE_UNUSED) {
  x[0] |= ((val&0x3) << 22);
}

static  void set_reserved_imp_bits__11_10__width_29(unsigned *x ATTRIBUTE_UNUSED, bfd_uint64_t val ATTRIBUTE_UNUSED) {
  x[0] |= ((val&0x3) << 13);
}

static  void set_reserved_imp_bits__12_10__width_29(unsigned *x ATTRIBUTE_UNUSED, bfd_uint64_t val ATTRIBUTE_UNUSED) {
  x[0] |= ((val&0x7) << 13);
}

static  void set_reserved_imp_bits__12_9__width_29(unsigned *x ATTRIBUTE_UNUSED, bfd_uint64_t val ATTRIBUTE_UNUSED) {
  x[0] |= ((val&0xf) << 12);
}

static  void set_reserved_imp_bits__13_12__width_17(unsigned *x ATTRIBUTE_UNUSED, bfd_uint64_t val ATTRIBUTE_UNUSED) {
  x[0] |= ((val&0x3) << 27);
}

static  void set_reserved_imp_bits__13_8__width_29(unsigned *x ATTRIBUTE_UNUSED, bfd_uint64_t val ATTRIBUTE_UNUSED) {
  x[0] |= ((val&0x3f) << 11);
}

static  void set_reserved_imp_bits__14_12__width_29(unsigned *x ATTRIBUTE_UNUSED, bfd_uint64_t val ATTRIBUTE_UNUSED) {
  x[0] |= ((val&0x7) << 15);
}

static  void set_reserved_imp_bits__14_5__width_36(unsigned *x ATTRIBUTE_UNUSED, bfd_uint64_t val ATTRIBUTE_UNUSED) {
  x[1] |= ((val&0x3ff) << 1);
}

static  void set_reserved_imp_bits__14_8__width_29(unsigned *x ATTRIBUTE_UNUSED, bfd_uint64_t val ATTRIBUTE_UNUSED) {
  x[0] |= ((val&0x7f) << 11);
}

static  void set_reserved_imp_bits__15_12__width_29(unsigned *x ATTRIBUTE_UNUSED, bfd_uint64_t val ATTRIBUTE_UNUSED) {
  x[0] |= ((val&0xf) << 15);
}

static  void set_reserved_imp_bits__15_13__width_29(unsigned *x ATTRIBUTE_UNUSED, bfd_uint64_t val ATTRIBUTE_UNUSED) {
  x[0] |= ((val&0x7) << 16);
}

static  void set_reserved_imp_bits__15_15_x_14_12__width_29(unsigned *x ATTRIBUTE_UNUSED, bfd_uint64_t val ATTRIBUTE_UNUSED) {
  x[0] |= ((val&0xf) << 15);
}

static  void set_reserved_imp_bits__15_8__width_29(unsigned *x ATTRIBUTE_UNUSED, bfd_uint64_t val ATTRIBUTE_UNUSED) {
  x[0] |= ((val&0xff) << 11);
}

static  void set_reserved_imp_bits__15_8__width_36(unsigned *x ATTRIBUTE_UNUSED, bfd_uint64_t val ATTRIBUTE_UNUSED) {
  x[1] |= ((val&0xff) << 4);
}

static  void set_reserved_imp_bits__16_0__width_29(unsigned *x ATTRIBUTE_UNUSED, bfd_uint64_t val ATTRIBUTE_UNUSED) {
  x[0] |= ((val&0x1ffff) << 3);
}

static  void set_reserved_imp_bits__16_12__width_29(unsigned *x ATTRIBUTE_UNUSED, bfd_uint64_t val ATTRIBUTE_UNUSED) {
  x[0] |= ((val&0x1f) << 15);
}

static  void set_reserved_imp_bits__16_13__width_29(unsigned *x ATTRIBUTE_UNUSED, bfd_uint64_t val ATTRIBUTE_UNUSED) {
  x[0] |= ((val&0xf) << 16);
}

static  void set_reserved_imp_bits__16_8__width_29(unsigned *x ATTRIBUTE_UNUSED, bfd_uint64_t val ATTRIBUTE_UNUSED) {
  x[0] |= ((val&0x1ff) << 11);
}

static  void set_reserved_imp_bits__17_13__width_29(unsigned *x ATTRIBUTE_UNUSED, bfd_uint64_t val ATTRIBUTE_UNUSED) {
  x[0] |= ((val&0x1f) << 16);
}

static  void set_reserved_imp_bits__17_16_x_14_13__width_29(unsigned *x ATTRIBUTE_UNUSED, bfd_uint64_t val ATTRIBUTE_UNUSED) {
  x[0] |= ((val&0x3) << 16);
  val >>=   0x2;
  x[0] |= ((val&0x3) << 19);
}

static  void set_reserved_imp_bits__17_8__width_29(unsigned *x ATTRIBUTE_UNUSED, bfd_uint64_t val ATTRIBUTE_UNUSED) {
  x[0] |= ((val&0x3ff) << 11);
}

static  void set_reserved_imp_bits__18_12_x_3_0__width_29(unsigned *x ATTRIBUTE_UNUSED, bfd_uint64_t val ATTRIBUTE_UNUSED) {
  x[0] |= ((val&0xf) << 3);
  val >>=   0x4;
  x[0] |= ((val&0x7f) << 15);
}

static  void set_reserved_imp_bits__18_8__width_29(unsigned *x ATTRIBUTE_UNUSED, bfd_uint64_t val ATTRIBUTE_UNUSED) {
  x[0] |= ((val&0x7ff) << 11);
}

static  void set_reserved_imp_bits__19_12__width_29(unsigned *x ATTRIBUTE_UNUSED, bfd_uint64_t val ATTRIBUTE_UNUSED) {
  x[0] |= ((val&0xff) << 15);
}

static  void set_reserved_imp_bits__19_16_x_12_12__width_29(unsigned *x ATTRIBUTE_UNUSED, bfd_uint64_t val ATTRIBUTE_UNUSED) {
  x[0] |= ((val&0x1) << 15);
  val >>=   0x1;
  x[0] |= ((val&0xf) << 19);
}

static  void set_reserved_imp_bits__19_16_x_12_8__width_29(unsigned *x ATTRIBUTE_UNUSED, bfd_uint64_t val ATTRIBUTE_UNUSED) {
  x[0] |= ((val&0x1f) << 11);
  val >>=   0x5;
  x[0] |= ((val&0xf) << 19);
}

static  void set_reserved_imp_bits__19_16_x_13_8__width_29(unsigned *x ATTRIBUTE_UNUSED, bfd_uint64_t val ATTRIBUTE_UNUSED) {
  x[0] |= ((val&0x3f) << 11);
  val >>=   0x6;
  x[0] |= ((val&0xf) << 19);
}

static  void set_reserved_imp_bits__19_19__width_36(unsigned *x ATTRIBUTE_UNUSED, bfd_uint64_t val ATTRIBUTE_UNUSED) {
  x[1] |= ((val&0x1) << 15);
}

static  void set_reserved_imp_bits__19_4__width_29(unsigned *x ATTRIBUTE_UNUSED, bfd_uint64_t val ATTRIBUTE_UNUSED) {
  x[0] |= ((val&0xffff) << 7);
}

static  void set_reserved_imp_bits__19_8__width_29(unsigned *x ATTRIBUTE_UNUSED, bfd_uint64_t val ATTRIBUTE_UNUSED) {
  x[0] |= ((val&0xfff) << 11);
}

static  void set_reserved_imp_bits__20_0__width_29(unsigned *x ATTRIBUTE_UNUSED, bfd_uint64_t val ATTRIBUTE_UNUSED) {
  x[0] |= ((val&0x1fffff) << 3);
}

static  void set_reserved_imp_bits__20_10__width_29(unsigned *x ATTRIBUTE_UNUSED, bfd_uint64_t val ATTRIBUTE_UNUSED) {
  x[0] |= ((val&0x7ff) << 13);
}

static  void set_reserved_imp_bits__20_15__width_29(unsigned *x ATTRIBUTE_UNUSED, bfd_uint64_t val ATTRIBUTE_UNUSED) {
  x[0] |= ((val&0x3f) << 18);
}

static  void set_reserved_imp_bits__20_16__width_29(unsigned *x ATTRIBUTE_UNUSED, bfd_uint64_t val ATTRIBUTE_UNUSED) {
  x[0] |= ((val&0x1f) << 19);
}

static  void set_reserved_imp_bits__20_19_x_11_6__width_29(unsigned *x ATTRIBUTE_UNUSED, bfd_uint64_t val ATTRIBUTE_UNUSED) {
  x[0] |= ((val&0x3f) << 9);
  val >>=   0x6;
  x[0] |= ((val&0x3) << 22);
}

static  void set_reserved_imp_bits__20_20__width_29(unsigned *x ATTRIBUTE_UNUSED, bfd_uint64_t val ATTRIBUTE_UNUSED) {
  x[0] |= ((val&0x1) << 23);
}

static  void set_reserved_imp_bits__20_20_x_14_12__width_29(unsigned *x ATTRIBUTE_UNUSED, bfd_uint64_t val ATTRIBUTE_UNUSED) {
  x[0] |= ((val&0x7) << 15);
  val >>=   0x3;
  x[0] |= ((val&0x1) << 23);
}

static  void set_reserved_imp_bits__20_20_x_14_12_x_11_8__width_29(unsigned *x ATTRIBUTE_UNUSED, bfd_uint64_t val ATTRIBUTE_UNUSED) {
  x[0] |= ((val&0x7f) << 11);
  val >>=   0x7;
  x[0] |= ((val&0x1) << 23);
}

static  void set_reserved_imp_bits__20_20_x_17_14__width_29(unsigned *x ATTRIBUTE_UNUSED, bfd_uint64_t val ATTRIBUTE_UNUSED) {
  x[0] |= ((val&0xf) << 17);
  val >>=   0x4;
  x[0] |= ((val&0x1) << 23);
}

static  void set_reserved_imp_bits__20_4__width_29(unsigned *x ATTRIBUTE_UNUSED, bfd_uint64_t val ATTRIBUTE_UNUSED) {
  x[0] |= ((val&0x1ffff) << 7);
}

static  void set_reserved_imp_bits__21_18__width_36(unsigned *x ATTRIBUTE_UNUSED, bfd_uint64_t val ATTRIBUTE_UNUSED) {
  x[1] |= ((val&0xf) << 14);
}

static  void set_reserved_imp_bits__22_22__width_36(unsigned *x ATTRIBUTE_UNUSED, bfd_uint64_t val ATTRIBUTE_UNUSED) {
  x[1] |= ((val&0x1) << 18);
}

static  void set_reserved_imp_bits__22_22_x_17_0__width_36(unsigned *x ATTRIBUTE_UNUSED, bfd_uint64_t val ATTRIBUTE_UNUSED) {
  x[0] |= ((val&0xf) << 28);
  val >>=   0x4;
  x[1] |= ((val&0x3fff));
  val >>=   0xe;
  x[1] |= ((val&0x1) << 18);
}

static  void set_reserved_imp_bits__23_22_x_17_16__width_36(unsigned *x ATTRIBUTE_UNUSED, bfd_uint64_t val ATTRIBUTE_UNUSED) {
  x[1] |= ((val&0x3) << 12);
  val >>=   0x2;
  x[1] |= ((val&0x3) << 18);
}

static  void set_reserved_imp_bits__23_22_x_17_16_x_14_5__width_36(unsigned *x ATTRIBUTE_UNUSED, bfd_uint64_t val ATTRIBUTE_UNUSED) {
  x[1] |= ((val&0x3ff) << 1);
  val >>=   0xa;
  x[1] |= ((val&0x3) << 12);
  val >>=   0x2;
  x[1] |= ((val&0x3) << 18);
}

static  void set_reserved_imp_bits__24_22_x_17_0__width_36(unsigned *x ATTRIBUTE_UNUSED, bfd_uint64_t val ATTRIBUTE_UNUSED) {
  x[0] |= ((val&0xf) << 28);
  val >>=   0x4;
  x[1] |= ((val&0x3fff));
  val >>=   0xe;
  x[1] |= ((val&0x7) << 18);
}

static  void set_reserved_imp_bits__25_21_x_19_19__width_36(unsigned *x ATTRIBUTE_UNUSED, bfd_uint64_t val ATTRIBUTE_UNUSED) {
  x[1] |= ((val&0x1) << 15);
  val >>=   0x1;
  x[1] |= ((val&0x1f) << 17);
}

static  void set_reserved_imp_bits__25_22__width_36(unsigned *x ATTRIBUTE_UNUSED, bfd_uint64_t val ATTRIBUTE_UNUSED) {
  x[1] |= ((val&0xf) << 18);
}

static  void set_reserved_imp_bits__25_25__width_36(unsigned *x ATTRIBUTE_UNUSED, bfd_uint64_t val ATTRIBUTE_UNUSED) {
  x[1] |= ((val&0x1) << 21);
}

static  void set_reserved_imp_bits__26_26__width_36(unsigned *x ATTRIBUTE_UNUSED, bfd_uint64_t val ATTRIBUTE_UNUSED) {
  x[1] |= ((val&0x1) << 22);
}

static  void set_reserved_imp_bits__27_27_x_21_18__width_36(unsigned *x ATTRIBUTE_UNUSED, bfd_uint64_t val ATTRIBUTE_UNUSED) {
  x[1] |= ((val&0xf) << 14);
  val >>=   0x4;
  x[1] |= ((val&0x1) << 23);
}

static  void set_reserved_imp_bits__28_16__width_36(unsigned *x ATTRIBUTE_UNUSED, bfd_uint64_t val ATTRIBUTE_UNUSED) {
  x[1] |= ((val&0x1fff) << 12);
}

static  void set_reserved_imp_bits__28_26__width_36(unsigned *x ATTRIBUTE_UNUSED, bfd_uint64_t val ATTRIBUTE_UNUSED) {
  x[1] |= ((val&0x7) << 22);
}

static  void set_reserved_imp_bits__28_8__width_58(unsigned *x ATTRIBUTE_UNUSED, bfd_uint64_t val ATTRIBUTE_UNUSED) {
  x[0] |= ((val&0x3ffff) << 14);
  val >>=   0x12;
  x[1] |= ((val&0x7));
}

static  void set_reserved_imp_bits__29_26_x_15_5__width_36(unsigned *x ATTRIBUTE_UNUSED, bfd_uint64_t val ATTRIBUTE_UNUSED) {
  x[1] |= ((val&0x7ff) << 1);
  val >>=   0xb;
  x[1] |= ((val&0xf) << 22);
}

static  void set_reserved_imp_bits__2_0__width_19(unsigned *x ATTRIBUTE_UNUSED, bfd_uint64_t val ATTRIBUTE_UNUSED) {
  x[0] |= ((val&0x7) << 13);
}

static  void set_reserved_imp_bits__30_16__width_58(unsigned *x ATTRIBUTE_UNUSED, bfd_uint64_t val ATTRIBUTE_UNUSED) {
  x[0] |= ((val&0x3ff) << 22);
  val >>=   0xa;
  x[1] |= ((val&0x1f));
}

static  void set_reserved_imp_bits__30_27__width_64(unsigned *x ATTRIBUTE_UNUSED, bfd_uint64_t val ATTRIBUTE_UNUSED) {
  x[0] |= ((val&0xf) << 27);
}

static  void set_reserved_imp_bits__30_28_x_16_14__width_36(unsigned *x ATTRIBUTE_UNUSED, bfd_uint64_t val ATTRIBUTE_UNUSED) {
  x[1] |= ((val&0x7) << 10);
  val >>=   0x3;
  x[1] |= ((val&0x7) << 24);
}

static  void set_reserved_imp_bits__3_0__width_17(unsigned *x ATTRIBUTE_UNUSED, bfd_uint64_t val ATTRIBUTE_UNUSED) {
  x[0] |= ((val&0xf) << 15);
}

static  void set_reserved_imp_bits__46_45__width_58(unsigned *x ATTRIBUTE_UNUSED, bfd_uint64_t val ATTRIBUTE_UNUSED) {
  x[1] |= ((val&0x3) << 19);
}

static  void set_reserved_imp_bits__47_40__width_58(unsigned *x ATTRIBUTE_UNUSED, bfd_uint64_t val ATTRIBUTE_UNUSED) {
  x[1] |= ((val&0xff) << 14);
}

static  void set_reserved_imp_bits__47_44__width_58(unsigned *x ATTRIBUTE_UNUSED, bfd_uint64_t val ATTRIBUTE_UNUSED) {
  x[1] |= ((val&0xf) << 18);
}

static  void set_reserved_imp_bits__47_45__width_58(unsigned *x ATTRIBUTE_UNUSED, bfd_uint64_t val ATTRIBUTE_UNUSED) {
  x[1] |= ((val&0x7) << 19);
}

static  void set_reserved_imp_bits__47_45_x_35_32__width_58(unsigned *x ATTRIBUTE_UNUSED, bfd_uint64_t val ATTRIBUTE_UNUSED) {
  x[1] |= ((val&0xf) << 6);
  val >>=   0x4;
  x[1] |= ((val&0x7) << 19);
}

static  void set_reserved_imp_bits__50_16__width_58(unsigned *x ATTRIBUTE_UNUSED, bfd_uint64_t val ATTRIBUTE_UNUSED) {
  x[0] |= ((val&0x3ff) << 22);
  val >>=   0xa;
  x[1] |= ((val&0x1ffffff));
}

static  void set_reserved_imp_bits__50_32__width_58(unsigned *x ATTRIBUTE_UNUSED, bfd_uint64_t val ATTRIBUTE_UNUSED) {
  x[1] |= ((val&0x7ffff) << 6);
}

static  void set_reserved_imp_bits__50_36_x_31_22__width_58(unsigned *x ATTRIBUTE_UNUSED, bfd_uint64_t val ATTRIBUTE_UNUSED) {
  x[0] |= ((val&0xf) << 28);
  val >>=   0x4;
  x[1] |= ((val&0x3f));
  val >>=   0x6;
  x[1] |= ((val&0x7fff) << 10);
}

static  void set_reserved_imp_bits__50_43__width_64(unsigned *x ATTRIBUTE_UNUSED, bfd_uint64_t val ATTRIBUTE_UNUSED) {
  x[1] |= ((val&0xff) << 11);
}

static  void set_reserved_imp_bits__50_48_x_38_36__width_58(unsigned *x ATTRIBUTE_UNUSED, bfd_uint64_t val ATTRIBUTE_UNUSED) {
  x[1] |= ((val&0x7) << 10);
  val >>=   0x3;
  x[1] |= ((val&0x7) << 22);
}

static  void set_reserved_imp_bits__51_0__width_58(unsigned *x ATTRIBUTE_UNUSED, bfd_uint64_t val ATTRIBUTE_UNUSED) {
  x[0] |= ((val&0x3ffffff) << 6);
  val >>=   0x1a;
  x[1] |= ((val&0x3ffffff));
}

static  void set_reserved_imp_bits__51_32__width_58(unsigned *x ATTRIBUTE_UNUSED, bfd_uint64_t val ATTRIBUTE_UNUSED) {
  x[1] |= ((val&0xfffff) << 6);
}

static  void set_reserved_imp_bits__51_36_x_31_22__width_58(unsigned *x ATTRIBUTE_UNUSED, bfd_uint64_t val ATTRIBUTE_UNUSED) {
  x[0] |= ((val&0xf) << 28);
  val >>=   0x4;
  x[1] |= ((val&0x3f));
  val >>=   0x6;
  x[1] |= ((val&0xffff) << 10);
}

static  void set_reserved_imp_bits__51_48__width_58(unsigned *x ATTRIBUTE_UNUSED, bfd_uint64_t val ATTRIBUTE_UNUSED) {
  x[1] |= ((val&0xf) << 22);
}

static  void set_reserved_imp_bits__51_51_x_39_39_x_27_27_x_15_15_x_3_3__width_58(unsigned *x ATTRIBUTE_UNUSED, bfd_uint64_t val ATTRIBUTE_UNUSED) {
  x[0] |= ((val&0x1) << 9);
  val >>=   0x1;
  x[0] |= ((val&0x1) << 21);
  val >>=   0x1;
  x[1] |= ((val&0x1) << 1);
  val >>=   0x1;
  x[1] |= ((val&0x1) << 13);
  val >>=   0x1;
  x[1] |= ((val&0x1) << 25);
}

static  void set_reserved_imp_bits__5_3__width_17(unsigned *x ATTRIBUTE_UNUSED, bfd_uint64_t val ATTRIBUTE_UNUSED) {
  x[0] |= ((val&0x7) << 18);
}

static  void set_reserved_imp_bits__6_4__width_17(unsigned *x ATTRIBUTE_UNUSED, bfd_uint64_t val ATTRIBUTE_UNUSED) {
  x[0] |= ((val&0x7) << 19);
}

static  void set_reserved_imp_bits__6_4__width_29(unsigned *x ATTRIBUTE_UNUSED, bfd_uint64_t val ATTRIBUTE_UNUSED) {
  x[0] |= ((val&0x7) << 7);
}

static  void set_reserved_imp_bits__6_5__width_29(unsigned *x ATTRIBUTE_UNUSED, bfd_uint64_t val ATTRIBUTE_UNUSED) {
  x[0] |= ((val&0x3) << 8);
}

static  void set_reserved_imp_bits__7_0__width_17(unsigned *x ATTRIBUTE_UNUSED, bfd_uint64_t val ATTRIBUTE_UNUSED) {
  x[0] |= ((val&0xff) << 15);
}

static  void set_reserved_imp_bits__7_0__width_19(unsigned *x ATTRIBUTE_UNUSED, bfd_uint64_t val ATTRIBUTE_UNUSED) {
  x[0] |= ((val&0xff) << 13);
}

static  void set_reserved_imp_bits__7_5__width_29(unsigned *x ATTRIBUTE_UNUSED, bfd_uint64_t val ATTRIBUTE_UNUSED) {
  x[0] |= ((val&0x7) << 8);
}

static  void set_reserved_imp_bits__8_4__width_17(unsigned *x ATTRIBUTE_UNUSED, bfd_uint64_t val ATTRIBUTE_UNUSED) {
  x[0] |= ((val&0x1f) << 19);
}

static  void set_reserved_imp_bits__8_6__width_29(unsigned *x ATTRIBUTE_UNUSED, bfd_uint64_t val ATTRIBUTE_UNUSED) {
  x[0] |= ((val&0x7) << 9);
}

static  void set_reserved_imp_bits__9_0__width_17(unsigned *x ATTRIBUTE_UNUSED, bfd_uint64_t val ATTRIBUTE_UNUSED) {
  x[0] |= ((val&0x3ff) << 15);
}

static  void set_reserved_imp_bits__9_2__width_17(unsigned *x ATTRIBUTE_UNUSED, bfd_uint64_t val ATTRIBUTE_UNUSED) {
  x[0] |= ((val&0xff) << 17);
}

static  void set_reserved_imp_bits__9_4__width_17(unsigned *x ATTRIBUTE_UNUSED, bfd_uint64_t val ATTRIBUTE_UNUSED) {
  x[0] |= ((val&0x3f) << 19);
}

static  void set_reserved_imp_bits__9_4__width_19(unsigned *x ATTRIBUTE_UNUSED, bfd_uint64_t val ATTRIBUTE_UNUSED) {
  x[0] |= ((val&0x3f) << 17);
}

static  void set_reserved_imp_bits__9_5__width_17(unsigned *x ATTRIBUTE_UNUSED, bfd_uint64_t val ATTRIBUTE_UNUSED) {
  x[0] |= ((val&0x1f) << 20);
}

static  void set_reserved_imp_bits__9_5__width_19(unsigned *x ATTRIBUTE_UNUSED, bfd_uint64_t val ATTRIBUTE_UNUSED) {
  x[0] |= ((val&0x1f) << 18);
}

static  void set_reserved_imp_bits__9_6__width_19(unsigned *x ATTRIBUTE_UNUSED, bfd_uint64_t val ATTRIBUTE_UNUSED) {
  x[0] |= ((val&0xf) << 19);
}

static  void set_reserved_imp_bits__9_8__width_17(unsigned *x ATTRIBUTE_UNUSED, bfd_uint64_t val ATTRIBUTE_UNUSED) {
  x[0] |= ((val&0x3) << 23);
}

static  void set_sex_imp_bits__22_22__width_29(unsigned *x ATTRIBUTE_UNUSED, bfd_uint64_t val ATTRIBUTE_UNUSED) {
  x[0] |= ((val&0x1) << 25);
}


//
// Instruction field clearer functions.
//

static  void clear_A0_M_width_58(unsigned *x ATTRIBUTE_UNUSED) {
    x[0] = x[0] & (~0x40000);
  
}

static  void clear_A10_M_width_58(unsigned *x ATTRIBUTE_UNUSED) {
    x[0] = x[0] & (~0x10000000);
  
}

static  void clear_A11_M_width_58(unsigned *x ATTRIBUTE_UNUSED) {
    x[0] = x[0] & (~0x20000000);
  
}

static  void clear_A12_M_width_58(unsigned *x ATTRIBUTE_UNUSED) {
    x[0] = x[0] & (~0x40000000);
  
}

static  void clear_A13_M_width_58(unsigned *x ATTRIBUTE_UNUSED) {
    x[0] = x[0] & (~0x80000000);
  
}

static  void clear_A14_M_width_58(unsigned *x ATTRIBUTE_UNUSED) {
    x[1] = x[1] & (~0x1);
  
}

static  void clear_A15_M_width_58(unsigned *x ATTRIBUTE_UNUSED) {
    x[1] = x[1] & (~0x2);
  
}

static  void clear_A16_M_width_58(unsigned *x ATTRIBUTE_UNUSED) {
    x[1] = x[1] & (~0x4);
  
}

static  void clear_A17_M_width_58(unsigned *x ATTRIBUTE_UNUSED) {
    x[1] = x[1] & (~0x8);
  
}

static  void clear_A18_M_width_58(unsigned *x ATTRIBUTE_UNUSED) {
    x[1] = x[1] & (~0x10);
  
}

static  void clear_A19_M_width_58(unsigned *x ATTRIBUTE_UNUSED) {
    x[1] = x[1] & (~0x20);
  
}

static  void clear_A1_M_width_58(unsigned *x ATTRIBUTE_UNUSED) {
    x[0] = x[0] & (~0x80000);
  
}

static  void clear_A2_M_width_58(unsigned *x ATTRIBUTE_UNUSED) {
    x[0] = x[0] & (~0x100000);
  
}

static  void clear_A3_M_width_58(unsigned *x ATTRIBUTE_UNUSED) {
    x[0] = x[0] & (~0x200000);
  
}

static  void clear_A4_M_width_58(unsigned *x ATTRIBUTE_UNUSED) {
    x[0] = x[0] & (~0x400000);
  
}

static  void clear_A5_M_width_58(unsigned *x ATTRIBUTE_UNUSED) {
    x[0] = x[0] & (~0x800000);
  
}

static  void clear_A6_M_width_58(unsigned *x ATTRIBUTE_UNUSED) {
    x[0] = x[0] & (~0x1000000);
  
}

static  void clear_A7_M_width_58(unsigned *x ATTRIBUTE_UNUSED) {
    x[0] = x[0] & (~0x2000000);
  
}

static  void clear_A8_M_width_58(unsigned *x ATTRIBUTE_UNUSED) {
    x[0] = x[0] & (~0x4000000);
  
}

static  void clear_A9_M_width_58(unsigned *x ATTRIBUTE_UNUSED) {
    x[0] = x[0] & (~0x8000000);
  
}

static  void clear_AAsubAM_imp_bits__20_20__width_29(unsigned *x ATTRIBUTE_UNUSED) {
    x[0] = x[0] & (~0x800000);
  
}

static  void clear_AXG_imp_bits__14_10__width_19(unsigned *x ATTRIBUTE_UNUSED) {
    x[0] = x[0] & (~0xf800000);
  
}

static  void clear_AXG_imp_bits__17_13__width_29(unsigned *x ATTRIBUTE_UNUSED) {
    x[0] = x[0] & (~0x1f0000);
  
}

static  void clear_AXG_imp_bits__26_22__width_36(unsigned *x ATTRIBUTE_UNUSED) {
    x[1] = x[1] & (~0x7c0000);
  
}

static  void clear_AXG_imp_bits__27_23__width_36(unsigned *x ATTRIBUTE_UNUSED) {
    x[1] = x[1] & (~0xf80000);
  
}

static  void clear_AXG_imp_bits__29_25__width_36(unsigned *x ATTRIBUTE_UNUSED) {
    x[1] = x[1] & (~0x3e00000);
  
}

static  void clear_AXG_imp_bits__4_0__width_17(unsigned *x ATTRIBUTE_UNUSED) {
    x[0] = x[0] & (~0xf8000);
  
}

static  void clear_AXG_imp_bits__4_0__width_29(unsigned *x ATTRIBUTE_UNUSED) {
    x[0] = x[0] & (~0xf8);
  
}

static  void clear_AXG_imp_bits__4_0__width_36(unsigned *x ATTRIBUTE_UNUSED) {
    x[1] = x[1] & (~0x1);
    x[0] = x[0] & (~0xf0000000);
  
}

static  void clear_AXG_imp_bits__51_47__width_58(unsigned *x ATTRIBUTE_UNUSED) {
    x[1] = x[1] & (~0x3e00000);
  
}

static  void clear_AXG_imp_bits__9_5__width_17(unsigned *x ATTRIBUTE_UNUSED) {
    x[0] = x[0] & (~0x1f00000);
  
}

static  void clear_AX_imp_bits__14_10__width_19(unsigned *x ATTRIBUTE_UNUSED) {
    x[0] = x[0] & (~0xf800000);
  
}

static  void clear_AX_imp_bits__25_21__width_36(unsigned *x ATTRIBUTE_UNUSED) {
    x[1] = x[1] & (~0x3e0000);
  
}

static  void clear_AX_imp_bits__30_26__width_36(unsigned *x ATTRIBUTE_UNUSED) {
    x[1] = x[1] & (~0x7c00000);
  
}

static  void clear_AX_imp_bits__4_0__width_29(unsigned *x ATTRIBUTE_UNUSED) {
    x[0] = x[0] & (~0xf8);
  
}

static  void clear_AYG_imp_bits__17_13__width_29(unsigned *x ATTRIBUTE_UNUSED) {
    x[0] = x[0] & (~0x1f0000);
  
}

static  void clear_AYG_imp_bits__22_18__width_36(unsigned *x ATTRIBUTE_UNUSED) {
    x[1] = x[1] & (~0x7c000);
  
}

static  void clear_AYG_imp_bits__4_0__width_17(unsigned *x ATTRIBUTE_UNUSED) {
    x[0] = x[0] & (~0xf8000);
  
}

static  void clear_AYG_imp_bits__4_0__width_19(unsigned *x ATTRIBUTE_UNUSED) {
    x[0] = x[0] & (~0x3e000);
  
}

static  void clear_AYG_imp_bits__4_0__width_36(unsigned *x ATTRIBUTE_UNUSED) {
    x[1] = x[1] & (~0x1);
    x[0] = x[0] & (~0xf0000000);
  
}

static  void clear_AYG_imp_bits__7_3__width_17(unsigned *x ATTRIBUTE_UNUSED) {
    x[0] = x[0] & (~0x7c0000);
  
}

static  void clear_AYG_imp_bits__8_4__width_29(unsigned *x ATTRIBUTE_UNUSED) {
    x[0] = x[0] & (~0xf80);
  
}

static  void clear_AYG_imp_bits__9_5__width_17(unsigned *x ATTRIBUTE_UNUSED) {
    x[0] = x[0] & (~0x1f00000);
  
}

static  void clear_AYG_imp_bits__9_5__width_19(unsigned *x ATTRIBUTE_UNUSED) {
    x[0] = x[0] & (~0x7c0000);
  
}

static  void clear_AY_imp_bits__17_13__width_29(unsigned *x ATTRIBUTE_UNUSED) {
    x[0] = x[0] & (~0x1f0000);
  
}

static  void clear_AY_imp_bits__30_26__width_36(unsigned *x ATTRIBUTE_UNUSED) {
    x[1] = x[1] & (~0x7c00000);
  
}

static  void clear_AY_imp_bits__8_4__width_17(unsigned *x ATTRIBUTE_UNUSED) {
    x[0] = x[0] & (~0xf80000);
  
}

static  void clear_AY_imp_bits__9_5__width_19(unsigned *x ATTRIBUTE_UNUSED) {
    x[0] = x[0] & (~0x7c0000);
  
}

static  void clear_AZ_imp_bits__4_0__width_19(unsigned *x ATTRIBUTE_UNUSED) {
    x[0] = x[0] & (~0x3e000);
  
}

static  void clear_A_RANGE_imp_bits__29_28__width_36(unsigned *x ATTRIBUTE_UNUSED) {
    x[1] = x[1] & (~0x3000000);
  
}

static  void clear_A_ZShort_imp_bits__4_2__width_19(unsigned *x ATTRIBUTE_UNUSED) {
    x[0] = x[0] & (~0x38000);
  
}

static  void clear_A_fft_size_width_19(unsigned *x ATTRIBUTE_UNUSED) {
    x[0] = x[0] & (~0x1e000);
  
}

static  void clear_A_line_width_19(unsigned *x ATTRIBUTE_UNUSED) {
    x[0] = x[0] & (~0x400000);
  
}

static  void clear_A_sub_width_19(unsigned *x ATTRIBUTE_UNUSED) {
    x[0] = x[0] & (~0x20000);
  
}

static  void clear_A_subLd_imp_bits__3_3__width_19(unsigned *x ATTRIBUTE_UNUSED) {
    x[0] = x[0] & (~0x10000);
  
}

static  void clear_A_subLd_imp_bits__5_5__width_19(unsigned *x ATTRIBUTE_UNUSED) {
    x[0] = x[0] & (~0x40000);
  
}

static  void clear_A_subSt_imp_bits__4_4__width_19(unsigned *x ATTRIBUTE_UNUSED) {
    x[0] = x[0] & (~0x20000);
  
}

static  void clear_A_subSt_imp_bits__5_5__width_19(unsigned *x ATTRIBUTE_UNUSED) {
    x[0] = x[0] & (~0x40000);
  
}

static  void clear_BIT_AREGS_width_29(unsigned *x ATTRIBUTE_UNUSED) {
    x[0] = x[0] & (~0x1000000);
  
}

static  void clear_BIT_REORDER_imp_bits__3_3__width_19(unsigned *x ATTRIBUTE_UNUSED) {
    x[0] = x[0] & (~0x10000);
  
}

static  void clear_B_INSTR_CNT_width_17(unsigned *x ATTRIBUTE_UNUSED) {
    x[0] = x[0] & (~0x1f00000);
  
}

static  void clear_B_line_width_17(unsigned *x ATTRIBUTE_UNUSED) {
    x[0] = x[0] & (~0x2000000);
  
}

static  void clear_B_sub_width_17(unsigned *x ATTRIBUTE_UNUSED) {
    x[0] = x[0] & (~0x2000000);
  
}

static  void clear_B_xline_width_17(unsigned *x ATTRIBUTE_UNUSED) {
    x[0] = x[0] & (~0x400000);
  
}

static  void clear_Bl_c_reg_width_17(unsigned *x ATTRIBUTE_UNUSED) {
    x[0] = x[0] & (~0x7f80000);
  
}

static  void clear_Bs_AUprec_width_17(unsigned *x ATTRIBUTE_UNUSED) {
    x[0] = x[0] & (~0x2018000);
  
}

static  void clear_Bs_AUprec_imp_bits__10_10_x_1_0__width_17(unsigned *x ATTRIBUTE_UNUSED) {
    x[0] = x[0] & (~0x2018000);
  
}

static  void clear_Bs_S0prec_width_17(unsigned *x ATTRIBUTE_UNUSED) {
    x[0] = x[0] & (~0x60000);
  
}

static  void clear_Bs_S1prec_width_17(unsigned *x ATTRIBUTE_UNUSED) {
    x[0] = x[0] & (~0x180000);
  
}

static  void clear_Bs_S2prec_width_17(unsigned *x ATTRIBUTE_UNUSED) {
    x[0] = x[0] & (~0x600000);
  
}

static  void clear_Bs_Vprec_width_17(unsigned *x ATTRIBUTE_UNUSED) {
    x[0] = x[0] & (~0x1800000);
  
}

static  void clear_Bs_cgu_reg_width_17(unsigned *x ATTRIBUTE_UNUSED) {
    x[0] = x[0] & (~0x780000);
  
}

static  void clear_Bs_even_width_17(unsigned *x ATTRIBUTE_UNUSED) {
    x[0] = x[0] & (~0x800000);
  
}

static  void clear_Bs_ipg_width_17(unsigned *x ATTRIBUTE_UNUSED) {
    x[0] = x[0] & (~0x300000);
  
}

static  void clear_Bs_lt_mode_width_17(unsigned *x ATTRIBUTE_UNUSED) {
    x[0] = x[0] & (~0x3e00000);
  
}

static  void clear_Bs_min_width_17(unsigned *x ATTRIBUTE_UNUSED) {
    x[0] = x[0] & (~0x1000000);
  
}

static  void clear_Bs_rpg_width_17(unsigned *x ATTRIBUTE_UNUSED) {
    x[0] = x[0] & (~0xc0000);
  
}

static  void clear_Bs_rt_mode_width_17(unsigned *x ATTRIBUTE_UNUSED) {
    x[0] = x[0] & (~0x1f8000);
  
}

static  void clear_Bs_signed_width_17(unsigned *x ATTRIBUTE_UNUSED) {
    x[0] = x[0] & (~0x2000000);
  
}

static  void clear_CGU_MODE_OVSF_CONJ_imp_bits__10_0__width_17(unsigned *x ATTRIBUTE_UNUSED) {
    x[0] = x[0] & (~0x3ff8000);
  
}

static  void clear_COND_imp_bits__19_16__width_29(unsigned *x ATTRIBUTE_UNUSED) {
    x[0] = x[0] & (~0x780000);
  
}

static  void clear_COND_imp_bits__43_40__width_58(unsigned *x ATTRIBUTE_UNUSED) {
    x[1] = x[1] & (~0x3c000);
  
}

static  void clear_CREG_ADDR_FIELD_imp_bits__11_4__width_29(unsigned *x ATTRIBUTE_UNUSED) {
    x[0] = x[0] & (~0x7f80);
  
}

static  void clear_C_BEGIN_width_36(unsigned *x ATTRIBUTE_UNUSED) {
    x[1] = x[1] & (~0xffe000);
  
}

static  void clear_C_END_width_36(unsigned *x ATTRIBUTE_UNUSED) {
    x[1] = x[1] & (~0x3ff);
    x[0] = x[0] & (~0x80000000);
  
}

static  void clear_C_INSTR_CNT_width_36(unsigned *x ATTRIBUTE_UNUSED) {
    x[1] = x[1] & (~0x3ff000);
  
}

static  void clear_C_ITER_CNT_width_36(unsigned *x ATTRIBUTE_UNUSED) {
    x[1] = x[1] & (~0xfff);
    x[0] = x[0] & (~0xf0000000);
  
}

static  void clear_C_ITER_CNT_SHORT_imp_bits__10_0__width_17(unsigned *x ATTRIBUTE_UNUSED) {
    x[0] = x[0] & (~0x3ff8000);
  
}

static  void clear_C_au_width_36(unsigned *x ATTRIBUTE_UNUSED) {
    x[1] = x[1] & (~0x1e00000);
  
}

static  void clear_C_cc_width_36(unsigned *x ATTRIBUTE_UNUSED) {
    x[1] = x[1] & (~0x1e00000);
  
}

static  void clear_DSEX_width_58(unsigned *x ATTRIBUTE_UNUSED) {
    x[1] = x[1] & (~0x2000000);
  
}

static  void clear_DSIZE_width_58(unsigned *x ATTRIBUTE_UNUSED) {
    x[1] = x[1] & (~0xc000000);
  
}

static  void clear_D_IMAGis16_width_58(unsigned *x ATTRIBUTE_UNUSED) {
    x[1] = x[1] & (~0x3f);
    x[0] = x[0] & (~0xffc00000);
  
}

static  void clear_D_REALis16_width_58(unsigned *x ATTRIBUTE_UNUSED) {
    x[0] = x[0] & (~0x3fffc0);
  
}

static  void clear_D_nco_mode_width_58(unsigned *x ATTRIBUTE_UNUSED) {
    x[1] = x[1] & (~0x3000000);
  
}

static  void clear_D_rS0is11_width_58(unsigned *x ATTRIBUTE_UNUSED) {
    x[1] = x[1] & (~0x1ffc000);
  
}

static  void clear_D_rS0iu11_width_58(unsigned *x ATTRIBUTE_UNUSED) {
    x[1] = x[1] & (~0x1ffc000);
  
}

static  void clear_D_rS1is11_width_58(unsigned *x ATTRIBUTE_UNUSED) {
    x[1] = x[1] & (~0x1ffc);
  
}

static  void clear_D_rS1iu11_width_58(unsigned *x ATTRIBUTE_UNUSED) {
    x[1] = x[1] & (~0x1ffc);
  
}

static  void clear_D_rS2is11_width_58(unsigned *x ATTRIBUTE_UNUSED) {
    x[1] = x[1] & (~0x1);
    x[0] = x[0] & (~0xffc00000);
  
}

static  void clear_D_rS2iu11_width_58(unsigned *x ATTRIBUTE_UNUSED) {
    x[1] = x[1] & (~0x1);
    x[0] = x[0] & (~0xffc00000);
  
}

static  void clear_D_rStis3_width_58(unsigned *x ATTRIBUTE_UNUSED) {
    x[0] = x[0] & (~0x1c0);
  
}

static  void clear_D_rStiu3_width_58(unsigned *x ATTRIBUTE_UNUSED) {
    x[0] = x[0] & (~0x1c0);
  
}

static  void clear_D_rVis11_width_58(unsigned *x ATTRIBUTE_UNUSED) {
    x[0] = x[0] & (~0x1ffc00);
  
}

static  void clear_D_rViu11_width_58(unsigned *x ATTRIBUTE_UNUSED) {
    x[0] = x[0] & (~0x1ffc00);
  
}

static  void clear_G0_M_width_58(unsigned *x ATTRIBUTE_UNUSED) {
    x[0] = x[0] & (~0x40);
  
}

static  void clear_G10_M_width_58(unsigned *x ATTRIBUTE_UNUSED) {
    x[0] = x[0] & (~0x10000);
  
}

static  void clear_G11_M_width_58(unsigned *x ATTRIBUTE_UNUSED) {
    x[0] = x[0] & (~0x20000);
  
}

static  void clear_G1_M_width_58(unsigned *x ATTRIBUTE_UNUSED) {
    x[0] = x[0] & (~0x80);
  
}

static  void clear_G2_M_width_58(unsigned *x ATTRIBUTE_UNUSED) {
    x[0] = x[0] & (~0x100);
  
}

static  void clear_G3_M_width_58(unsigned *x ATTRIBUTE_UNUSED) {
    x[0] = x[0] & (~0x200);
  
}

static  void clear_G4_M_width_58(unsigned *x ATTRIBUTE_UNUSED) {
    x[0] = x[0] & (~0x400);
  
}

static  void clear_G5_M_width_58(unsigned *x ATTRIBUTE_UNUSED) {
    x[0] = x[0] & (~0x800);
  
}

static  void clear_G6_M_width_58(unsigned *x ATTRIBUTE_UNUSED) {
    x[0] = x[0] & (~0x1000);
  
}

static  void clear_G7_M_width_58(unsigned *x ATTRIBUTE_UNUSED) {
    x[0] = x[0] & (~0x2000);
  
}

static  void clear_G8_M_width_58(unsigned *x ATTRIBUTE_UNUSED) {
    x[0] = x[0] & (~0x4000);
  
}

static  void clear_G9_M_width_58(unsigned *x ATTRIBUTE_UNUSED) {
    x[0] = x[0] & (~0x8000);
  
}

static  void clear_GXYZT_imp_bits__3_0__width_17(unsigned *x ATTRIBUTE_UNUSED) {
    x[0] = x[0] & (~0x78000);
  
}

static  void clear_GXY_imp_bits__3_0__width_17(unsigned *x ATTRIBUTE_UNUSED) {
    x[0] = x[0] & (~0x78000);
  
}

static  void clear_GX_SP_H_imp_bits__7_4__width_29(unsigned *x ATTRIBUTE_UNUSED) {
    x[0] = x[0] & (~0x780);
  
}

static  void clear_GX_SP_NZVC_imp_bits__7_4__width_29(unsigned *x ATTRIBUTE_UNUSED) {
    x[0] = x[0] & (~0x780);
  
}

static  void clear_GX_SP_imp_bits__35_32__width_58(unsigned *x ATTRIBUTE_UNUSED) {
    x[1] = x[1] & (~0x3c0);
  
}

static  void clear_GX_SP_imp_bits__39_36__width_58(unsigned *x ATTRIBUTE_UNUSED) {
    x[1] = x[1] & (~0x3c00);
  
}

static  void clear_GX_SP_imp_bits__3_0__width_29(unsigned *x ATTRIBUTE_UNUSED) {
    x[0] = x[0] & (~0x78);
  
}

static  void clear_GX_SP_imp_bits__7_4__width_29(unsigned *x ATTRIBUTE_UNUSED) {
    x[0] = x[0] & (~0x780);
  
}

static  void clear_GX_imp_bits__21_18__width_36(unsigned *x ATTRIBUTE_UNUSED) {
    x[1] = x[1] & (~0x3c000);
  
}

static  void clear_GX_imp_bits__35_32__width_58(unsigned *x ATTRIBUTE_UNUSED) {
    x[1] = x[1] & (~0x3c0);
  
}

static  void clear_GX_imp_bits__39_36__width_58(unsigned *x ATTRIBUTE_UNUSED) {
    x[1] = x[1] & (~0x3c00);
  
}

static  void clear_GX_imp_bits__3_0__width_17(unsigned *x ATTRIBUTE_UNUSED) {
    x[0] = x[0] & (~0x78000);
  
}

static  void clear_GX_imp_bits__3_0__width_29(unsigned *x ATTRIBUTE_UNUSED) {
    x[0] = x[0] & (~0x78);
  
}

static  void clear_GX_imp_bits__7_4__width_29(unsigned *x ATTRIBUTE_UNUSED) {
    x[0] = x[0] & (~0x780);
  
}

static  void clear_GY_SP_H_imp_bits__11_8__width_29(unsigned *x ATTRIBUTE_UNUSED) {
    x[0] = x[0] & (~0x7800);
  
}

static  void clear_GY_SP_imp_bits__11_8__width_29(unsigned *x ATTRIBUTE_UNUSED) {
    x[0] = x[0] & (~0x7800);
  
}

static  void clear_GY_SP_imp_bits__39_36__width_58(unsigned *x ATTRIBUTE_UNUSED) {
    x[1] = x[1] & (~0x3c00);
  
}

static  void clear_GY_imp_bits__11_8__width_29(unsigned *x ATTRIBUTE_UNUSED) {
    x[0] = x[0] & (~0x7800);
  
}

static  void clear_GY_imp_bits__21_18__width_36(unsigned *x ATTRIBUTE_UNUSED) {
    x[1] = x[1] & (~0x3c000);
  
}

static  void clear_GY_imp_bits__39_36__width_58(unsigned *x ATTRIBUTE_UNUSED) {
    x[1] = x[1] & (~0x3c00);
  
}

static  void clear_GY_imp_bits__7_4__width_17(unsigned *x ATTRIBUTE_UNUSED) {
    x[0] = x[0] & (~0x780000);
  
}

static  void clear_GY_imp_bits__7_4__width_29(unsigned *x ATTRIBUTE_UNUSED) {
    x[0] = x[0] & (~0x780);
  
}

static  void clear_GZ_SP_NZVC_imp_bits__3_0__width_29(unsigned *x ATTRIBUTE_UNUSED) {
    x[0] = x[0] & (~0x78);
  
}

static  void clear_GZ_SP_imp_bits__3_0__width_29(unsigned *x ATTRIBUTE_UNUSED) {
    x[0] = x[0] & (~0x78);
  
}

static  void clear_GZ_imp_bits__11_8__width_29(unsigned *x ATTRIBUTE_UNUSED) {
    x[0] = x[0] & (~0x7800);
  
}

static  void clear_GZ_imp_bits__21_18__width_36(unsigned *x ATTRIBUTE_UNUSED) {
    x[1] = x[1] & (~0x3c000);
  
}

static  void clear_GZ_imp_bits__3_0__width_29(unsigned *x ATTRIBUTE_UNUSED) {
    x[0] = x[0] & (~0x78);
  
}

static  void clear_I16_imp_bits__15_0__width_58(unsigned *x ATTRIBUTE_UNUSED) {
    x[0] = x[0] & (~0x3fffc0);
  
}

static  void clear_I8_imp_bits__7_0__width_58(unsigned *x ATTRIBUTE_UNUSED) {
    x[0] = x[0] & (~0x3fc0);
  
}

static  void clear_IM19R4_width_29(unsigned *x ATTRIBUTE_UNUSED) {
    x[0] = x[0] & (~0x3ffff80);
  
}

static  void clear_IM19R5_width_29(unsigned *x ATTRIBUTE_UNUSED) {
    x[0] = x[0] & (~0x3ffff80);
  
}

static  void clear_IM19sR13_imp_bits__18_0__width_36(unsigned *x ATTRIBUTE_UNUSED) {
    x[1] = x[1] & (~0x7fff);
    x[0] = x[0] & (~0xf0000000);
  
}

static  void clear_IM20R14_width_29(unsigned *x ATTRIBUTE_UNUSED) {
    x[0] = x[0] & (~0x7ffff8);
  
}

static  void clear_IM20R15_width_29(unsigned *x ATTRIBUTE_UNUSED) {
    x[0] = x[0] & (~0x7ffff8);
  
}

static  void clear_IM20R9_width_58(unsigned *x ATTRIBUTE_UNUSED) {
    x[1] = x[1] & (~0x3ffffc0);
  
}

static  void clear_IM21R9_width_58(unsigned *x ATTRIBUTE_UNUSED) {
    x[1] = x[1] & (~0x3ffffe0);
  
}

static  void clear_IM22R13_width_36(unsigned *x ATTRIBUTE_UNUSED) {
    x[1] = x[1] & (~0x3ffff);
    x[0] = x[0] & (~0xf0000000);
  
}

static  void clear_IM22R14_width_58(unsigned *x ATTRIBUTE_UNUSED) {
    x[0] = x[0] & (~0xfffffc0);
  
}

static  void clear_IM22R9_width_58(unsigned *x ATTRIBUTE_UNUSED) {
    x[1] = x[1] & (~0x3fffff0);
  
}

static  void clear_IM32R11_width_58(unsigned *x ATTRIBUTE_UNUSED) {
    x[1] = x[1] & (~0x3f);
    x[0] = x[0] & (~0xffffffc0);
  
}

static  void clear_IM32R11_imp_bits__31_0__width_58(unsigned *x ATTRIBUTE_UNUSED) {
    x[1] = x[1] & (~0x3f);
    x[0] = x[0] & (~0xffffffc0);
  
}

static  void clear_IMs18R_LAB_18_width_36(unsigned *x ATTRIBUTE_UNUSED) {
    x[1] = x[1] & (~0x3fff);
    x[0] = x[0] & (~0xf0000000);
  
}

static  void clear_IMs21R_LAB_21_imp_bits__17_17_x_25_23_x_16_0__width_36(unsigned *x ATTRIBUTE_UNUSED) {
    x[1] = x[1] & (~0x383fff);
    x[0] = x[0] & (~0xf0000000);
  
}

static  void clear_IMs21R_LAB_21h_imp_bits__17_17_x_24_22_x_16_0__width_36(unsigned *x ATTRIBUTE_UNUSED) {
    x[1] = x[1] & (~0x1c3fff);
    x[0] = x[0] & (~0xf0000000);
  
}

static  void clear_Is10ofst_imp_bits__13_4__width_29(unsigned *x ATTRIBUTE_UNUSED) {
    x[0] = x[0] & (~0x1ff80);
  
}

static  void clear_Is10ofst_imp_bits__14_5__width_29(unsigned *x ATTRIBUTE_UNUSED) {
    x[0] = x[0] & (~0x3ff00);
  
}

static  void clear_Is11_imp_bits__10_0__width_17(unsigned *x ATTRIBUTE_UNUSED) {
    x[0] = x[0] & (~0x3ff8000);
  
}

static  void clear_Is11_imp_bits__10_0__width_19(unsigned *x ATTRIBUTE_UNUSED) {
    x[0] = x[0] & (~0xffe000);
  
}

static  void clear_Is11_imp_bits__13_3__width_17(unsigned *x ATTRIBUTE_UNUSED) {
    x[0] = x[0] & (~0x1ffc0000);
  
}

static  void clear_Is15ofst_imp_bits__46_32__width_58(unsigned *x ATTRIBUTE_UNUSED) {
    x[1] = x[1] & (~0x1fffc0);
  
}

static  void clear_Is16_imp_bits__15_0__width_58(unsigned *x ATTRIBUTE_UNUSED) {
    x[0] = x[0] & (~0x3fffc0);
  
}

static  void clear_Is16_imp_bits__19_4__width_29(unsigned *x ATTRIBUTE_UNUSED) {
    x[0] = x[0] & (~0x7fff80);
  
}

static  void clear_Is16ofst_imp_bits__15_0__width_36(unsigned *x ATTRIBUTE_UNUSED) {
    x[1] = x[1] & (~0xfff);
    x[0] = x[0] & (~0xf0000000);
  
}

static  void clear_Is16ofst_imp_bits__47_32__width_58(unsigned *x ATTRIBUTE_UNUSED) {
    x[1] = x[1] & (~0x3fffc0);
  
}

static  void clear_Is16u_imp_bits__19_4__width_29(unsigned *x ATTRIBUTE_UNUSED) {
    x[0] = x[0] & (~0x7fff80);
  
}

static  void clear_Is32_imp_bits__31_0__width_58(unsigned *x ATTRIBUTE_UNUSED) {
    x[1] = x[1] & (~0x3f);
    x[0] = x[0] & (~0xffffffc0);
  
}

static  void clear_Is5ofst_imp_bits__4_0__width_17(unsigned *x ATTRIBUTE_UNUSED) {
    x[0] = x[0] & (~0xf8000);
  
}

static  void clear_Is5ofst_imp_bits__8_4__width_19(unsigned *x ATTRIBUTE_UNUSED) {
    x[0] = x[0] & (~0x3e0000);
  
}

static  void clear_Is6ofst_imp_bits__8_3__width_19(unsigned *x ATTRIBUTE_UNUSED) {
    x[0] = x[0] & (~0x3f0000);
  
}

static  void clear_Is6ofst_imp_bits__9_4__width_17(unsigned *x ATTRIBUTE_UNUSED) {
    x[0] = x[0] & (~0x1f80000);
  
}

static  void clear_Is9_imp_bits__8_0__width_19(unsigned *x ATTRIBUTE_UNUSED) {
    x[0] = x[0] & (~0x3fe000);
  
}

static  void clear_Is9ofst_imp_bits__12_4__width_29(unsigned *x ATTRIBUTE_UNUSED) {
    x[0] = x[0] & (~0xff80);
  
}

static  void clear_Is9ofst_imp_bits__14_6__width_19(unsigned *x ATTRIBUTE_UNUSED) {
    x[0] = x[0] & (~0xff80000);
  
}

static  void clear_Is9ofst_imp_bits__24_16__width_36(unsigned *x ATTRIBUTE_UNUSED) {
    x[1] = x[1] & (~0x1ff000);
  
}

static  void clear_Is9ofst_imp_bits__8_0__width_19(unsigned *x ATTRIBUTE_UNUSED) {
    x[0] = x[0] & (~0x3fe000);
  
}

static  void clear_Iu11_imp_bits__10_0__width_17(unsigned *x ATTRIBUTE_UNUSED) {
    x[0] = x[0] & (~0x3ff8000);
  
}

static  void clear_Iu11_imp_bits__10_0__width_19(unsigned *x ATTRIBUTE_UNUSED) {
    x[0] = x[0] & (~0xffe000);
  
}

static  void clear_Iu11_imp_bits__13_3__width_17(unsigned *x ATTRIBUTE_UNUSED) {
    x[0] = x[0] & (~0x1ffc0000);
  
}

static  void clear_Iu12_imp_bits__11_0__width_29(unsigned *x ATTRIBUTE_UNUSED) {
    x[0] = x[0] & (~0x7ff8);
  
}

static  void clear_Iu16_imp_bits__19_4__width_29(unsigned *x ATTRIBUTE_UNUSED) {
    x[0] = x[0] & (~0x7fff80);
  
}

static  void clear_Iu16_imp_bits__49_34__width_58(unsigned *x ATTRIBUTE_UNUSED) {
    x[1] = x[1] & (~0xffff00);
  
}

static  void clear_Iu2X_imp_bits__11_10__width_19(unsigned *x ATTRIBUTE_UNUSED) {
    x[0] = x[0] & (~0x1800000);
  
}

static  void clear_Iu2Y_imp_bits__9_8__width_19(unsigned *x ATTRIBUTE_UNUSED) {
    x[0] = x[0] & (~0x600000);
  
}

static  void clear_Iu2_imp_bits__1_0__width_17(unsigned *x ATTRIBUTE_UNUSED) {
    x[0] = x[0] & (~0x18000);
  
}

static  void clear_Iu4_imp_bits__11_8__width_17(unsigned *x ATTRIBUTE_UNUSED) {
    x[0] = x[0] & (~0x7800000);
  
}

static  void clear_Iu4_imp_bits__3_0__width_17(unsigned *x ATTRIBUTE_UNUSED) {
    x[0] = x[0] & (~0x78000);
  
}

static  void clear_Iu4_imp_bits__3_0__width_29(unsigned *x ATTRIBUTE_UNUSED) {
    x[0] = x[0] & (~0x78);
  
}

static  void clear_Iu4_imp_bits__7_4__width_29(unsigned *x ATTRIBUTE_UNUSED) {
    x[0] = x[0] & (~0x780);
  
}

static  void clear_Iu4_imp_bits__8_5__width_17(unsigned *x ATTRIBUTE_UNUSED) {
    x[0] = x[0] & (~0xf00000);
  
}

static  void clear_Iu4_imp_bits__8_5__width_19(unsigned *x ATTRIBUTE_UNUSED) {
    x[0] = x[0] & (~0x3c0000);
  
}

static  void clear_Iu5_imp_bits__12_8__width_29(unsigned *x ATTRIBUTE_UNUSED) {
    x[0] = x[0] & (~0xf800);
  
}

static  void clear_Iu5_imp_bits__4_0__width_17(unsigned *x ATTRIBUTE_UNUSED) {
    x[0] = x[0] & (~0xf8000);
  
}

static  void clear_Iu5_imp_bits__4_0__width_19(unsigned *x ATTRIBUTE_UNUSED) {
    x[0] = x[0] & (~0x3e000);
  
}

static  void clear_Iu5_imp_bits__4_0__width_29(unsigned *x ATTRIBUTE_UNUSED) {
    x[0] = x[0] & (~0xf8);
  
}

static  void clear_Iu5_imp_bits__7_3__width_17(unsigned *x ATTRIBUTE_UNUSED) {
    x[0] = x[0] & (~0x7c0000);
  
}

static  void clear_Iu6_imp_bits__5_0__width_17(unsigned *x ATTRIBUTE_UNUSED) {
    x[0] = x[0] & (~0x1f8000);
  
}

static  void clear_Iu8_imp_bits__23_16__width_36(unsigned *x ATTRIBUTE_UNUSED) {
    x[1] = x[1] & (~0xff000);
  
}

static  void clear_Iu9_imp_bits__16_8__width_29(unsigned *x ATTRIBUTE_UNUSED) {
    x[0] = x[0] & (~0xff800);
  
}

static  void clear_Iu9_imp_bits__47_39__width_58(unsigned *x ATTRIBUTE_UNUSED) {
    x[1] = x[1] & (~0x3fe000);
  
}

static  void clear_LI25R8_width_36(unsigned *x ATTRIBUTE_UNUSED) {
    x[1] = x[1] & (~0x1fffff);
    x[0] = x[0] & (~0xf0000000);
  
}

static  void clear_LI25R8ofst_width_36(unsigned *x ATTRIBUTE_UNUSED) {
    x[1] = x[1] & (~0x1fffff);
    x[0] = x[0] & (~0xf0000000);
  
}

static  void clear_LINE1b_imp_bits__20_20__width_29(unsigned *x ATTRIBUTE_UNUSED) {
    x[0] = x[0] & (~0x800000);
  
}

static  void clear_LLR_MODE_imp_bits__1_0__width_19(unsigned *x ATTRIBUTE_UNUSED) {
    x[0] = x[0] & (~0x6000);
  
}

static  void clear_MASK_16_imp_bits__15_0__width_29(unsigned *x ATTRIBUTE_UNUSED) {
    x[0] = x[0] & (~0x7fff8);
  
}

static  void clear_MASK_32_imp_bits__31_0__width_58(unsigned *x ATTRIBUTE_UNUSED) {
    x[1] = x[1] & (~0x3f);
    x[0] = x[0] & (~0xffffffc0);
  
}

static  void clear_MASK_RAG_width_29(unsigned *x ATTRIBUTE_UNUSED) {
    x[0] = x[0] & (~0xf8);
  
}

static  void clear_MASK_RAG_imp_bits__4_0__width_29(unsigned *x ATTRIBUTE_UNUSED) {
    x[0] = x[0] & (~0xf8);
  
}

static  void clear_MASK_VP_ALL_imp_bits__3_0__width_29(unsigned *x ATTRIBUTE_UNUSED) {
    x[0] = x[0] & (~0x78);
  
}

static  void clear_MASK_VP_imp_bits__12_9__width_29(unsigned *x ATTRIBUTE_UNUSED) {
    x[0] = x[0] & (~0xf000);
  
}

static  void clear_RFdes_imp_bits__2_0__width_7(unsigned *x ATTRIBUTE_UNUSED) {
    x[0] = x[0] & (~0xe000000);
  
}

static  void clear_RS0_4b_imp_bits__3_0__width_19(unsigned *x ATTRIBUTE_UNUSED) {
    x[0] = x[0] & (~0x1e000);
  
}

static  void clear_RS0_4b_imp_bits__6_3__width_17(unsigned *x ATTRIBUTE_UNUSED) {
    x[0] = x[0] & (~0x3c0000);
  
}

static  void clear_RS1_3b_imp_bits__2_0__width_19(unsigned *x ATTRIBUTE_UNUSED) {
    x[0] = x[0] & (~0xe000);
  
}

static  void clear_RS1_3b_imp_bits__5_3__width_17(unsigned *x ATTRIBUTE_UNUSED) {
    x[0] = x[0] & (~0x1c0000);
  
}

static  void clear_RS1_4b_imp_bits__10_7__width_17(unsigned *x ATTRIBUTE_UNUSED) {
    x[0] = x[0] & (~0x3c00000);
  
}

static  void clear_RS1_4b_imp_bits__7_4__width_19(unsigned *x ATTRIBUTE_UNUSED) {
    x[0] = x[0] & (~0x1e0000);
  
}

static  void clear_RS2_3b_imp_bits__10_8__width_19(unsigned *x ATTRIBUTE_UNUSED) {
    x[0] = x[0] & (~0xe00000);
  
}

static  void clear_RS2_3b_imp_bits__13_11__width_17(unsigned *x ATTRIBUTE_UNUSED) {
    x[0] = x[0] & (~0x1c000000);
  
}

static  void clear_RST_3b_imp_bits__10_8__width_19(unsigned *x ATTRIBUTE_UNUSED) {
    x[0] = x[0] & (~0xe00000);
  
}

static  void clear_RST_3b_imp_bits__13_11__width_17(unsigned *x ATTRIBUTE_UNUSED) {
    x[0] = x[0] & (~0x1c000000);
  
}

static  void clear_RV_4b_imp_bits__10_7__width_17(unsigned *x ATTRIBUTE_UNUSED) {
    x[0] = x[0] & (~0x3c00000);
  
}

static  void clear_RV_4b_imp_bits__7_4__width_19(unsigned *x ATTRIBUTE_UNUSED) {
    x[0] = x[0] & (~0x1e0000);
  
}

static  void clear_RX_imp_bits__2_0__width_17(unsigned *x ATTRIBUTE_UNUSED) {
    x[0] = x[0] & (~0x38000);
  
}

static  void clear_RY_imp_bits__5_3__width_17(unsigned *x ATTRIBUTE_UNUSED) {
    x[0] = x[0] & (~0x1c0000);
  
}

static  void clear_S0_CONJ_width_17(unsigned *x ATTRIBUTE_UNUSED) {
    x[0] = x[0] & (~0x8000000);
  
}

static  void clear_S0_MODE_width_17(unsigned *x ATTRIBUTE_UNUSED) {
    x[0] = x[0] & (~0x78000);
  
}

static  void clear_S0_SIGN_width_17(unsigned *x ATTRIBUTE_UNUSED) {
    x[0] = x[0] & (~0x10000000);
  
}

static  void clear_S1_MODE_width_17(unsigned *x ATTRIBUTE_UNUSED) {
    x[0] = x[0] & (~0xf80000);
  
}

static  void clear_S2_MODE_width_17(unsigned *x ATTRIBUTE_UNUSED) {
    x[0] = x[0] & (~0x7000000);
  
}

static  void clear_UCC_FIELD_imp_bits__20_20__width_29(unsigned *x ATTRIBUTE_UNUSED) {
    x[0] = x[0] & (~0x800000);
  
}

static  void clear_UCC_FIELD_imp_bits__21_21__width_29(unsigned *x ATTRIBUTE_UNUSED) {
    x[0] = x[0] & (~0x1000000);
  
}

static  void clear_UCC_FIELD_imp_bits__47_47__width_58(unsigned *x ATTRIBUTE_UNUSED) {
    x[1] = x[1] & (~0x200000);
  
}

static  void clear_UNSIGN_SIGN_imp_bits__20_20__width_29(unsigned *x ATTRIBUTE_UNUSED) {
    x[0] = x[0] & (~0x800000);
  
}

static  void clear_VPC_VPA_width_7(unsigned *x ATTRIBUTE_UNUSED) {
    x[0] = x[0] & (~0xe0000000);
  
}

static  void clear_VPC_VPA_width_17(unsigned *x ATTRIBUTE_UNUSED) {
    x[0] = x[0] & (~0x380000);
  
}

static  void clear_VPC_VPA_imp_bits__10_8__width_17(unsigned *x ATTRIBUTE_UNUSED) {
    x[0] = x[0] & (~0x3800000);
  
}

static  void clear_VPRegPair_imp_bits__0_0__width_29(unsigned *x ATTRIBUTE_UNUSED) {
    x[0] = x[0] & (~0x8);
  
}

static  void clear_VPRegPair_imp_bits__4_4__width_29(unsigned *x ATTRIBUTE_UNUSED) {
    x[0] = x[0] & (~0x80);
  
}

static  void clear_VPX_imp_bits__9_8__width_29(unsigned *x ATTRIBUTE_UNUSED) {
    x[0] = x[0] & (~0x1800);
  
}

static  void clear_VPY_imp_bits__7_6__width_29(unsigned *x ATTRIBUTE_UNUSED) {
    x[0] = x[0] & (~0x600);
  
}

static  void clear_VPZ_imp_bits__5_4__width_29(unsigned *x ATTRIBUTE_UNUSED) {
    x[0] = x[0] & (~0x180);
  
}

static  void clear_VP_OFFSET_width_29(unsigned *x ATTRIBUTE_UNUSED) {
    x[0] = x[0] & (~0x180);
  
}

static  void clear_XTRM_VALUE_INDEX_imp_bits__6_6__width_17(unsigned *x ATTRIBUTE_UNUSED) {
    x[0] = x[0] & (~0x200000);
  
}

static  void clear_Z_imp_bits__20_20__width_29(unsigned *x ATTRIBUTE_UNUSED) {
    x[0] = x[0] & (~0x800000);
  
}

static  void clear_imme16_imp_bits__15_0__width_36(unsigned *x ATTRIBUTE_UNUSED) {
    x[1] = x[1] & (~0xfff);
    x[0] = x[0] & (~0xf0000000);
  
}

static  void clear_imme8_imp_bits__7_0__width_36(unsigned *x ATTRIBUTE_UNUSED) {
    x[1] = x[1] & (~0xf);
    x[0] = x[0] & (~0xf0000000);
  
}

static  void clear_nco_conj_imp_bits__32_32__width_58(unsigned *x ATTRIBUTE_UNUSED) {
    x[1] = x[1] & (~0x40);
  
}

static  void clear_opA_imp_bits__42_24__width_64(unsigned *x ATTRIBUTE_UNUSED) {
    x[1] = x[1] & (~0x7ff);
    x[0] = x[0] & (~0xff000000);
  
}

static  void clear_opB_imp_bits__59_43__width_64(unsigned *x ATTRIBUTE_UNUSED) {
    x[1] = x[1] & (~0xffff800);
  
}

static  void clear_opC_imp_bits__59_24__width_64(unsigned *x ATTRIBUTE_UNUSED) {
    x[1] = x[1] & (~0xfffffff);
    x[0] = x[0] & (~0xff000000);
  
}

static  void clear_opD_imp_bits__59_2__width_64(unsigned *x ATTRIBUTE_UNUSED) {
    x[1] = x[1] & (~0xfffffff);
    x[0] = x[0] & (~0xfffffffc);
  
}

static  void clear_opS_HI_imp_bits__59_31__width_64(unsigned *x ATTRIBUTE_UNUSED) {
    x[1] = x[1] & (~0xfffffff);
    x[0] = x[0] & (~0x80000000);
  
}

static  void clear_opS_LO_imp_bits__30_2__width_64(unsigned *x ATTRIBUTE_UNUSED) {
    x[0] = x[0] & (~0x7ffffffc);
  
}

static  void clear_opVau_imp_bits__5_2__width_64(unsigned *x ATTRIBUTE_UNUSED) {
    x[0] = x[0] & (~0x3c);
  
}

static  void clear_opVld_imp_bits__18_12__width_64(unsigned *x ATTRIBUTE_UNUSED) {
    x[0] = x[0] & (~0x7f000);
  
}

static  void clear_opVp_imp_bits__26_24_x_5_2__width_64(unsigned *x ATTRIBUTE_UNUSED) {
    x[0] = x[0] & (~0x700003c);
  
}

static  void clear_opVp_imp_bits__53_51_x_5_2__width_64(unsigned *x ATTRIBUTE_UNUSED) {
    x[1] = x[1] & (~0x380000);
    x[0] = x[0] & (~0x3c);
  
}

static  void clear_opVrol_imp_bits__19_19__width_64(unsigned *x ATTRIBUTE_UNUSED) {
    x[0] = x[0] & (~0x80000);
  
}

static  void clear_opVror_imp_bits__20_20__width_64(unsigned *x ATTRIBUTE_UNUSED) {
    x[0] = x[0] & (~0x100000);
  
}

static  void clear_opVs0_imp_bits__21_21__width_64(unsigned *x ATTRIBUTE_UNUSED) {
    x[0] = x[0] & (~0x200000);
  
}

static  void clear_opVs1_imp_bits__22_22__width_64(unsigned *x ATTRIBUTE_UNUSED) {
    x[0] = x[0] & (~0x400000);
  
}

static  void clear_opVs2_imp_bits__23_23__width_64(unsigned *x ATTRIBUTE_UNUSED) {
    x[0] = x[0] & (~0x800000);
  
}

static  void clear_opVsauDot_imp_bits__8_6__width_64(unsigned *x ATTRIBUTE_UNUSED) {
    x[0] = x[0] & (~0x1c0);
  
}

static  void clear_opVsau_imp_bits__8_6__width_64(unsigned *x ATTRIBUTE_UNUSED) {
    x[0] = x[0] & (~0x1c0);
  
}

static  void clear_opVwr_imp_bits__11_9__width_64(unsigned *x ATTRIBUTE_UNUSED) {
    x[0] = x[0] & (~0xe00);
  
}

static  void clear_opX_HI_imp_bits__61_61__width_64(unsigned *x ATTRIBUTE_UNUSED) {
    x[1] = x[1] & (~0x20000000);
  
}

static  void clear_opX_LO_imp_bits__60_60__width_64(unsigned *x ATTRIBUTE_UNUSED) {
    x[1] = x[1] & (~0x10000000);
  
}

static  void clear_opZ_imp_bits__1_0__width_64(unsigned *x ATTRIBUTE_UNUSED) {
    x[0] = x[0] & (~0x3);
  
}

static  void clear_rX_imp_bits__14_12__width_19(unsigned *x ATTRIBUTE_UNUSED) {
    x[0] = x[0] & (~0xe000000);
  
}

static  void clear_rX_imp_bits__2_0__width_17(unsigned *x ATTRIBUTE_UNUSED) {
    x[0] = x[0] & (~0x38000);
  
}

static  void clear_rX_imp_bits__2_0__width_36(unsigned *x ATTRIBUTE_UNUSED) {
    x[0] = x[0] & (~0x70000000);
  
}

static  void clear_reserved_imp_bits__10_0__width_17(unsigned *x ATTRIBUTE_UNUSED) {
    x[0] = x[0] & (~0x3ff8000);
  
}

static  void clear_reserved_imp_bits__10_10__width_17(unsigned *x ATTRIBUTE_UNUSED) {
    x[0] = x[0] & (~0x2000000);
  
}

static  void clear_reserved_imp_bits__10_10_x_8_6__width_17(unsigned *x ATTRIBUTE_UNUSED) {
    x[0] = x[0] & (~0x2e00000);
  
}

static  void clear_reserved_imp_bits__10_10_x_8_8__width_17(unsigned *x ATTRIBUTE_UNUSED) {
    x[0] = x[0] & (~0x2800000);
  
}

static  void clear_reserved_imp_bits__10_2__width_17(unsigned *x ATTRIBUTE_UNUSED) {
    x[0] = x[0] & (~0x3fe0000);
  
}

static  void clear_reserved_imp_bits__10_3__width_17(unsigned *x ATTRIBUTE_UNUSED) {
    x[0] = x[0] & (~0x3fc0000);
  
}

static  void clear_reserved_imp_bits__10_6__width_17(unsigned *x ATTRIBUTE_UNUSED) {
    x[0] = x[0] & (~0x3e00000);
  
}

static  void clear_reserved_imp_bits__10_7__width_17(unsigned *x ATTRIBUTE_UNUSED) {
    x[0] = x[0] & (~0x3c00000);
  
}

static  void clear_reserved_imp_bits__10_8__width_17(unsigned *x ATTRIBUTE_UNUSED) {
    x[0] = x[0] & (~0x3800000);
  
}

static  void clear_reserved_imp_bits__10_9__width_19(unsigned *x ATTRIBUTE_UNUSED) {
    x[0] = x[0] & (~0xc00000);
  
}

static  void clear_reserved_imp_bits__11_10__width_29(unsigned *x ATTRIBUTE_UNUSED) {
    x[0] = x[0] & (~0x6000);
  
}

static  void clear_reserved_imp_bits__12_10__width_29(unsigned *x ATTRIBUTE_UNUSED) {
    x[0] = x[0] & (~0xe000);
  
}

static  void clear_reserved_imp_bits__12_9__width_29(unsigned *x ATTRIBUTE_UNUSED) {
    x[0] = x[0] & (~0xf000);
  
}

static  void clear_reserved_imp_bits__13_12__width_17(unsigned *x ATTRIBUTE_UNUSED) {
    x[0] = x[0] & (~0x18000000);
  
}

static  void clear_reserved_imp_bits__13_8__width_29(unsigned *x ATTRIBUTE_UNUSED) {
    x[0] = x[0] & (~0x1f800);
  
}

static  void clear_reserved_imp_bits__14_12__width_29(unsigned *x ATTRIBUTE_UNUSED) {
    x[0] = x[0] & (~0x38000);
  
}

static  void clear_reserved_imp_bits__14_5__width_36(unsigned *x ATTRIBUTE_UNUSED) {
    x[1] = x[1] & (~0x7fe);
  
}

static  void clear_reserved_imp_bits__14_8__width_29(unsigned *x ATTRIBUTE_UNUSED) {
    x[0] = x[0] & (~0x3f800);
  
}

static  void clear_reserved_imp_bits__15_12__width_29(unsigned *x ATTRIBUTE_UNUSED) {
    x[0] = x[0] & (~0x78000);
  
}

static  void clear_reserved_imp_bits__15_13__width_29(unsigned *x ATTRIBUTE_UNUSED) {
    x[0] = x[0] & (~0x70000);
  
}

static  void clear_reserved_imp_bits__15_15_x_14_12__width_29(unsigned *x ATTRIBUTE_UNUSED) {
    x[0] = x[0] & (~0x78000);
  
}

static  void clear_reserved_imp_bits__15_8__width_29(unsigned *x ATTRIBUTE_UNUSED) {
    x[0] = x[0] & (~0x7f800);
  
}

static  void clear_reserved_imp_bits__15_8__width_36(unsigned *x ATTRIBUTE_UNUSED) {
    x[1] = x[1] & (~0xff0);
  
}

static  void clear_reserved_imp_bits__16_0__width_29(unsigned *x ATTRIBUTE_UNUSED) {
    x[0] = x[0] & (~0xffff8);
  
}

static  void clear_reserved_imp_bits__16_12__width_29(unsigned *x ATTRIBUTE_UNUSED) {
    x[0] = x[0] & (~0xf8000);
  
}

static  void clear_reserved_imp_bits__16_13__width_29(unsigned *x ATTRIBUTE_UNUSED) {
    x[0] = x[0] & (~0xf0000);
  
}

static  void clear_reserved_imp_bits__16_8__width_29(unsigned *x ATTRIBUTE_UNUSED) {
    x[0] = x[0] & (~0xff800);
  
}

static  void clear_reserved_imp_bits__17_13__width_29(unsigned *x ATTRIBUTE_UNUSED) {
    x[0] = x[0] & (~0x1f0000);
  
}

static  void clear_reserved_imp_bits__17_16_x_14_13__width_29(unsigned *x ATTRIBUTE_UNUSED) {
    x[0] = x[0] & (~0x1b0000);
  
}

static  void clear_reserved_imp_bits__17_8__width_29(unsigned *x ATTRIBUTE_UNUSED) {
    x[0] = x[0] & (~0x1ff800);
  
}

static  void clear_reserved_imp_bits__18_12_x_3_0__width_29(unsigned *x ATTRIBUTE_UNUSED) {
    x[0] = x[0] & (~0x3f8078);
  
}

static  void clear_reserved_imp_bits__18_8__width_29(unsigned *x ATTRIBUTE_UNUSED) {
    x[0] = x[0] & (~0x3ff800);
  
}

static  void clear_reserved_imp_bits__19_12__width_29(unsigned *x ATTRIBUTE_UNUSED) {
    x[0] = x[0] & (~0x7f8000);
  
}

static  void clear_reserved_imp_bits__19_16_x_12_12__width_29(unsigned *x ATTRIBUTE_UNUSED) {
    x[0] = x[0] & (~0x788000);
  
}

static  void clear_reserved_imp_bits__19_16_x_12_8__width_29(unsigned *x ATTRIBUTE_UNUSED) {
    x[0] = x[0] & (~0x78f800);
  
}

static  void clear_reserved_imp_bits__19_16_x_13_8__width_29(unsigned *x ATTRIBUTE_UNUSED) {
    x[0] = x[0] & (~0x79f800);
  
}

static  void clear_reserved_imp_bits__19_19__width_36(unsigned *x ATTRIBUTE_UNUSED) {
    x[1] = x[1] & (~0x8000);
  
}

static  void clear_reserved_imp_bits__19_4__width_29(unsigned *x ATTRIBUTE_UNUSED) {
    x[0] = x[0] & (~0x7fff80);
  
}

static  void clear_reserved_imp_bits__19_8__width_29(unsigned *x ATTRIBUTE_UNUSED) {
    x[0] = x[0] & (~0x7ff800);
  
}

static  void clear_reserved_imp_bits__20_0__width_29(unsigned *x ATTRIBUTE_UNUSED) {
    x[0] = x[0] & (~0xfffff8);
  
}

static  void clear_reserved_imp_bits__20_10__width_29(unsigned *x ATTRIBUTE_UNUSED) {
    x[0] = x[0] & (~0xffe000);
  
}

static  void clear_reserved_imp_bits__20_15__width_29(unsigned *x ATTRIBUTE_UNUSED) {
    x[0] = x[0] & (~0xfc0000);
  
}

static  void clear_reserved_imp_bits__20_16__width_29(unsigned *x ATTRIBUTE_UNUSED) {
    x[0] = x[0] & (~0xf80000);
  
}

static  void clear_reserved_imp_bits__20_19_x_11_6__width_29(unsigned *x ATTRIBUTE_UNUSED) {
    x[0] = x[0] & (~0xc07e00);
  
}

static  void clear_reserved_imp_bits__20_20__width_29(unsigned *x ATTRIBUTE_UNUSED) {
    x[0] = x[0] & (~0x800000);
  
}

static  void clear_reserved_imp_bits__20_20_x_14_12__width_29(unsigned *x ATTRIBUTE_UNUSED) {
    x[0] = x[0] & (~0x838000);
  
}

static  void clear_reserved_imp_bits__20_20_x_14_12_x_11_8__width_29(unsigned *x ATTRIBUTE_UNUSED) {
    x[0] = x[0] & (~0x83f800);
  
}

static  void clear_reserved_imp_bits__20_20_x_17_14__width_29(unsigned *x ATTRIBUTE_UNUSED) {
    x[0] = x[0] & (~0x9e0000);
  
}

static  void clear_reserved_imp_bits__20_4__width_29(unsigned *x ATTRIBUTE_UNUSED) {
    x[0] = x[0] & (~0xffff80);
  
}

static  void clear_reserved_imp_bits__21_18__width_36(unsigned *x ATTRIBUTE_UNUSED) {
    x[1] = x[1] & (~0x3c000);
  
}

static  void clear_reserved_imp_bits__22_22__width_36(unsigned *x ATTRIBUTE_UNUSED) {
    x[1] = x[1] & (~0x40000);
  
}

static  void clear_reserved_imp_bits__22_22_x_17_0__width_36(unsigned *x ATTRIBUTE_UNUSED) {
    x[1] = x[1] & (~0x43fff);
    x[0] = x[0] & (~0xf0000000);
  
}

static  void clear_reserved_imp_bits__23_22_x_17_16__width_36(unsigned *x ATTRIBUTE_UNUSED) {
    x[1] = x[1] & (~0xc3000);
  
}

static  void clear_reserved_imp_bits__23_22_x_17_16_x_14_5__width_36(unsigned *x ATTRIBUTE_UNUSED) {
    x[1] = x[1] & (~0xc37fe);
  
}

static  void clear_reserved_imp_bits__24_22_x_17_0__width_36(unsigned *x ATTRIBUTE_UNUSED) {
    x[1] = x[1] & (~0x1c3fff);
    x[0] = x[0] & (~0xf0000000);
  
}

static  void clear_reserved_imp_bits__25_21_x_19_19__width_36(unsigned *x ATTRIBUTE_UNUSED) {
    x[1] = x[1] & (~0x3e8000);
  
}

static  void clear_reserved_imp_bits__25_22__width_36(unsigned *x ATTRIBUTE_UNUSED) {
    x[1] = x[1] & (~0x3c0000);
  
}

static  void clear_reserved_imp_bits__25_25__width_36(unsigned *x ATTRIBUTE_UNUSED) {
    x[1] = x[1] & (~0x200000);
  
}

static  void clear_reserved_imp_bits__26_26__width_36(unsigned *x ATTRIBUTE_UNUSED) {
    x[1] = x[1] & (~0x400000);
  
}

static  void clear_reserved_imp_bits__27_27_x_21_18__width_36(unsigned *x ATTRIBUTE_UNUSED) {
    x[1] = x[1] & (~0x83c000);
  
}

static  void clear_reserved_imp_bits__28_16__width_36(unsigned *x ATTRIBUTE_UNUSED) {
    x[1] = x[1] & (~0x1fff000);
  
}

static  void clear_reserved_imp_bits__28_26__width_36(unsigned *x ATTRIBUTE_UNUSED) {
    x[1] = x[1] & (~0x1c00000);
  
}

static  void clear_reserved_imp_bits__28_8__width_58(unsigned *x ATTRIBUTE_UNUSED) {
    x[1] = x[1] & (~0x7);
    x[0] = x[0] & (~0xffffc000);
  
}

static  void clear_reserved_imp_bits__29_26_x_15_5__width_36(unsigned *x ATTRIBUTE_UNUSED) {
    x[1] = x[1] & (~0x3c00ffe);
  
}

static  void clear_reserved_imp_bits__2_0__width_19(unsigned *x ATTRIBUTE_UNUSED) {
    x[0] = x[0] & (~0xe000);
  
}

static  void clear_reserved_imp_bits__30_16__width_58(unsigned *x ATTRIBUTE_UNUSED) {
    x[1] = x[1] & (~0x1f);
    x[0] = x[0] & (~0xffc00000);
  
}

static  void clear_reserved_imp_bits__30_27__width_64(unsigned *x ATTRIBUTE_UNUSED) {
    x[0] = x[0] & (~0x78000000);
  
}

static  void clear_reserved_imp_bits__30_28_x_16_14__width_36(unsigned *x ATTRIBUTE_UNUSED) {
    x[1] = x[1] & (~0x7001c00);
  
}

static  void clear_reserved_imp_bits__3_0__width_17(unsigned *x ATTRIBUTE_UNUSED) {
    x[0] = x[0] & (~0x78000);
  
}

static  void clear_reserved_imp_bits__46_45__width_58(unsigned *x ATTRIBUTE_UNUSED) {
    x[1] = x[1] & (~0x180000);
  
}

static  void clear_reserved_imp_bits__47_40__width_58(unsigned *x ATTRIBUTE_UNUSED) {
    x[1] = x[1] & (~0x3fc000);
  
}

static  void clear_reserved_imp_bits__47_44__width_58(unsigned *x ATTRIBUTE_UNUSED) {
    x[1] = x[1] & (~0x3c0000);
  
}

static  void clear_reserved_imp_bits__47_45__width_58(unsigned *x ATTRIBUTE_UNUSED) {
    x[1] = x[1] & (~0x380000);
  
}

static  void clear_reserved_imp_bits__47_45_x_35_32__width_58(unsigned *x ATTRIBUTE_UNUSED) {
    x[1] = x[1] & (~0x3803c0);
  
}

static  void clear_reserved_imp_bits__50_16__width_58(unsigned *x ATTRIBUTE_UNUSED) {
    x[1] = x[1] & (~0x1ffffff);
    x[0] = x[0] & (~0xffc00000);
  
}

static  void clear_reserved_imp_bits__50_32__width_58(unsigned *x ATTRIBUTE_UNUSED) {
    x[1] = x[1] & (~0x1ffffc0);
  
}

static  void clear_reserved_imp_bits__50_36_x_31_22__width_58(unsigned *x ATTRIBUTE_UNUSED) {
    x[1] = x[1] & (~0x1fffc3f);
    x[0] = x[0] & (~0xf0000000);
  
}

static  void clear_reserved_imp_bits__50_43__width_64(unsigned *x ATTRIBUTE_UNUSED) {
    x[1] = x[1] & (~0x7f800);
  
}

static  void clear_reserved_imp_bits__50_48_x_38_36__width_58(unsigned *x ATTRIBUTE_UNUSED) {
    x[1] = x[1] & (~0x1c01c00);
  
}

static  void clear_reserved_imp_bits__51_0__width_58(unsigned *x ATTRIBUTE_UNUSED) {
    x[1] = x[1] & (~0x3ffffff);
    x[0] = x[0] & (~0xffffffc0);
  
}

static  void clear_reserved_imp_bits__51_32__width_58(unsigned *x ATTRIBUTE_UNUSED) {
    x[1] = x[1] & (~0x3ffffc0);
  
}

static  void clear_reserved_imp_bits__51_36_x_31_22__width_58(unsigned *x ATTRIBUTE_UNUSED) {
    x[1] = x[1] & (~0x3fffc3f);
    x[0] = x[0] & (~0xf0000000);
  
}

static  void clear_reserved_imp_bits__51_48__width_58(unsigned *x ATTRIBUTE_UNUSED) {
    x[1] = x[1] & (~0x3c00000);
  
}

static  void clear_reserved_imp_bits__51_51_x_39_39_x_27_27_x_15_15_x_3_3__width_58(unsigned *x ATTRIBUTE_UNUSED) {
    x[1] = x[1] & (~0x2002002);
    x[0] = x[0] & (~0x200200);
  
}

static  void clear_reserved_imp_bits__5_3__width_17(unsigned *x ATTRIBUTE_UNUSED) {
    x[0] = x[0] & (~0x1c0000);
  
}

static  void clear_reserved_imp_bits__6_4__width_17(unsigned *x ATTRIBUTE_UNUSED) {
    x[0] = x[0] & (~0x380000);
  
}

static  void clear_reserved_imp_bits__6_4__width_29(unsigned *x ATTRIBUTE_UNUSED) {
    x[0] = x[0] & (~0x380);
  
}

static  void clear_reserved_imp_bits__6_5__width_29(unsigned *x ATTRIBUTE_UNUSED) {
    x[0] = x[0] & (~0x300);
  
}

static  void clear_reserved_imp_bits__7_0__width_17(unsigned *x ATTRIBUTE_UNUSED) {
    x[0] = x[0] & (~0x7f8000);
  
}

static  void clear_reserved_imp_bits__7_0__width_19(unsigned *x ATTRIBUTE_UNUSED) {
    x[0] = x[0] & (~0x1fe000);
  
}

static  void clear_reserved_imp_bits__7_5__width_29(unsigned *x ATTRIBUTE_UNUSED) {
    x[0] = x[0] & (~0x700);
  
}

static  void clear_reserved_imp_bits__8_4__width_17(unsigned *x ATTRIBUTE_UNUSED) {
    x[0] = x[0] & (~0xf80000);
  
}

static  void clear_reserved_imp_bits__8_6__width_29(unsigned *x ATTRIBUTE_UNUSED) {
    x[0] = x[0] & (~0xe00);
  
}

static  void clear_reserved_imp_bits__9_0__width_17(unsigned *x ATTRIBUTE_UNUSED) {
    x[0] = x[0] & (~0x1ff8000);
  
}

static  void clear_reserved_imp_bits__9_2__width_17(unsigned *x ATTRIBUTE_UNUSED) {
    x[0] = x[0] & (~0x1fe0000);
  
}

static  void clear_reserved_imp_bits__9_4__width_17(unsigned *x ATTRIBUTE_UNUSED) {
    x[0] = x[0] & (~0x1f80000);
  
}

static  void clear_reserved_imp_bits__9_4__width_19(unsigned *x ATTRIBUTE_UNUSED) {
    x[0] = x[0] & (~0x7e0000);
  
}

static  void clear_reserved_imp_bits__9_5__width_17(unsigned *x ATTRIBUTE_UNUSED) {
    x[0] = x[0] & (~0x1f00000);
  
}

static  void clear_reserved_imp_bits__9_5__width_19(unsigned *x ATTRIBUTE_UNUSED) {
    x[0] = x[0] & (~0x7c0000);
  
}

static  void clear_reserved_imp_bits__9_6__width_19(unsigned *x ATTRIBUTE_UNUSED) {
    x[0] = x[0] & (~0x780000);
  
}

static  void clear_reserved_imp_bits__9_8__width_17(unsigned *x ATTRIBUTE_UNUSED) {
    x[0] = x[0] & (~0x1800000);
  
}

static  void clear_sex_imp_bits__22_22__width_29(unsigned *x ATTRIBUTE_UNUSED) {
    x[0] = x[0] & (~0x2000000);
  
}


static bfd_uint64_t B_INSTR_CNT_1_checker(bfd_uint64_t n, bool check_only){
  bfd_boolean result1 = FALSE;
  bfd_boolean result2 = FALSE;
  if (1ULL <= n && n <= 32ULL) {
      result1 = TRUE;
  } 
  result2 = TRUE;
  
  if (check_only) {
       return (result1 && result2) ? 1 : 0;}
  
  if (!(result1 && result2)) {
      as_fatal(_("Operand B_INSTR_CNT_1 is out of bounds"));
      return -1;
  }
  return n;
};
static bfd_uint64_t C_INSTR_CNT_1_checker(bfd_uint64_t n, bool check_only){
  bfd_boolean result1 = FALSE;
  bfd_boolean result2 = FALSE;
  if (1ULL <= n && n <= 1024ULL) {
      result1 = TRUE;
  } 
  result2 = TRUE;
  
  if (check_only) {
       return (result1 && result2) ? 1 : 0;}
  
  if (!(result1 && result2)) {
      as_fatal(_("Operand C_INSTR_CNT_1 is out of bounds"));
      return -1;
  }
  return n;
};
static bfd_uint64_t C_ITER_CNT_1_checker(bfd_uint64_t n, bool check_only){
  bfd_boolean result1 = FALSE;
  bfd_boolean result2 = FALSE;
  if (1ULL <= n && n <= 65536ULL) {
      result1 = TRUE;
  } 
  result2 = TRUE;
  
  if (check_only) {
       return (result1 && result2) ? 1 : 0;}
  
  if (!(result1 && result2)) {
      as_fatal(_("Operand C_ITER_CNT_1 is out of bounds"));
      return -1;
  }
  return n;
};
static bfd_uint64_t C_ITER_CNT_SHORT_1_checker(bfd_uint64_t n, bool check_only){
  bfd_boolean result1 = FALSE;
  bfd_boolean result2 = FALSE;
  if (1ULL <= n && n <= 2048ULL) {
      result1 = TRUE;
  } 
  result2 = TRUE;
  
  if (check_only) {
       return (result1 && result2) ? 1 : 0;}
  
  if (!(result1 && result2)) {
      as_fatal(_("Operand C_ITER_CNT_SHORT_1 is out of bounds"));
      return -1;
  }
  return n;
};
static bfd_uint64_t Iu25n_checker(bfd_uint64_t n, bool check_only){
  bfd_boolean result1 = FALSE;
  bfd_boolean result2 = FALSE;
  if (n <= 16777216UL) {
      result1 = TRUE;
  } 
  result2 = TRUE;
  
  if (check_only) {
       return (result1 && result2) ? 1 : 0;}
  
  if (!(result1 && result2)) {
      as_fatal(_("Operand Iu25n is out of bounds"));
      return -1;
  }
  return n;
};
static bfd_uint64_t XTRM_N_checker(bfd_uint64_t n, bool check_only){
  bfd_boolean result1 = FALSE;
  bfd_boolean result2 = FALSE;
  if (2ULL <= n && n <= 8192ULL) {
      result1 = TRUE;
  } 
  result2 = TRUE;
  
  if (check_only) {
       return (result1 && result2) ? 1 : 0;}
  
  if (!(result1 && result2)) {
      as_fatal(_("Operand XTRM_N is out of bounds"));
      return -1;
  }
  return n;
};
// For field A0
static enum_field _sym1[] = { { "", 0 }, { "a0", 1 }, { "a0,", 1 }, };
static enum_fields _sym2 = { _sym1 , 3 };

// For field A0_M
static enum_field _sym3[] = { { "", 0 }, { "a0", 1 }, { "a0,", 1 }, };
static enum_fields _sym4 = { _sym3 , 3 };

// For field A1
static enum_field _sym5[] = { { "", 0 }, { "a1", 1 }, { "a1,", 1 }, };
static enum_fields _sym6 = { _sym5 , 3 };

// For field A10
static enum_field _sym7[] = { { "", 0 }, { "a10", 1 }, { "a10,", 1 }, };
static enum_fields _sym8 = { _sym7 , 3 };

// For field A10_M
static enum_field _sym9[] = { { "", 0 }, { "a10", 1 }, { "a10,", 1 }, };
static enum_fields _sym10 = { _sym9 , 3 };

// For field A11
static enum_field _sym11[] = { { "", 0 }, { "a11", 1 }, { "a11,", 1 }, };
static enum_fields _sym12 = { _sym11 , 3 };

// For field A11_M
static enum_field _sym13[] = { { "", 0 }, { "a11", 1 }, { "a11,", 1 }, };
static enum_fields _sym14 = { _sym13 , 3 };

// For field A12
static enum_field _sym15[] = { { "", 0 }, { "a12", 1 }, { "a12,", 1 }, };
static enum_fields _sym16 = { _sym15 , 3 };

// For field A12_M
static enum_field _sym17[] = { { "", 0 }, { "a12", 1 }, { "a12,", 1 }, };
static enum_fields _sym18 = { _sym17 , 3 };

// For field A13
static enum_field _sym19[] = { { "", 0 }, { "a13", 1 }, { "a13,", 1 }, };
static enum_fields _sym20 = { _sym19 , 3 };

// For field A13_M
static enum_field _sym21[] = { { "", 0 }, { "a13", 1 }, { "a13,", 1 }, };
static enum_fields _sym22 = { _sym21 , 3 };

// For field A14
static enum_field _sym23[] = { { "", 0 }, { "a14", 1 }, { "a14,", 1 }, };
static enum_fields _sym24 = { _sym23 , 3 };

// For field A14_M
static enum_field _sym25[] = { { "", 0 }, { "a14", 1 }, { "a14,", 1 }, };
static enum_fields _sym26 = { _sym25 , 3 };

// For field A15
static enum_field _sym27[] = { { "", 0 }, { "a15", 1 }, { "a15,", 1 }, };
static enum_fields _sym28 = { _sym27 , 3 };

// For field A15_M
static enum_field _sym29[] = { { "", 0 }, { "a15", 1 }, { "a15,", 1 }, };
static enum_fields _sym30 = { _sym29 , 3 };

// For field A16
static enum_field _sym31[] = { { "", 0 }, { "a16", 1 }, { "a16,", 1 }, };
static enum_fields _sym32 = { _sym31 , 3 };

// For field A16_M
static enum_field _sym33[] = { { "", 0 }, { "a16", 1 }, { "a16,", 1 }, };
static enum_fields _sym34 = { _sym33 , 3 };

// For field A17
static enum_field _sym35[] = { { "", 0 }, { "a17", 1 }, { "a17,", 1 }, };
static enum_fields _sym36 = { _sym35 , 3 };

// For field A17_M
static enum_field _sym37[] = { { "", 0 }, { "a17", 1 }, { "a17,", 1 }, };
static enum_fields _sym38 = { _sym37 , 3 };

// For field A18
static enum_field _sym39[] = { { "", 0 }, { "a18", 1 }, { "a18,", 1 }, };
static enum_fields _sym40 = { _sym39 , 3 };

// For field A18_M
static enum_field _sym41[] = { { "", 0 }, { "a18", 1 }, { "a18,", 1 }, };
static enum_fields _sym42 = { _sym41 , 3 };

// For field A19
static enum_field _sym43[] = { { "", 0 }, { "a19", 1 }, { "a19,", 1 }, };
static enum_fields _sym44 = { _sym43 , 3 };

// For field A19_M
static enum_field _sym45[] = { { "", 0 }, { "a19", 1 }, { "a19,", 1 }, };
static enum_fields _sym46 = { _sym45 , 3 };

// For field A1_M
static enum_field _sym47[] = { { "", 0 }, { "a1", 1 }, { "a1,", 1 }, };
static enum_fields _sym48 = { _sym47 , 3 };

// For field A2
static enum_field _sym49[] = { { "", 0 }, { "a2", 1 }, { "a2,", 1 }, };
static enum_fields _sym50 = { _sym49 , 3 };

// For field A2_M
static enum_field _sym51[] = { { "", 0 }, { "a2", 1 }, { "a2,", 1 }, };
static enum_fields _sym52 = { _sym51 , 3 };

// For field A3
static enum_field _sym53[] = { { "", 0 }, { "a3", 1 }, { "a3,", 1 }, };
static enum_fields _sym54 = { _sym53 , 3 };

// For field A3_M
static enum_field _sym55[] = { { "", 0 }, { "a3", 1 }, { "a3,", 1 }, };
static enum_fields _sym56 = { _sym55 , 3 };

// For field A4
static enum_field _sym57[] = { { "", 0 }, { "a4", 1 }, { "a4,", 1 }, };
static enum_fields _sym58 = { _sym57 , 3 };

// For field A4_M
static enum_field _sym59[] = { { "", 0 }, { "a4", 1 }, { "a4,", 1 }, };
static enum_fields _sym60 = { _sym59 , 3 };

// For field A5
static enum_field _sym61[] = { { "", 0 }, { "a5", 1 }, { "a5,", 1 }, };
static enum_fields _sym62 = { _sym61 , 3 };

// For field A5_M
static enum_field _sym63[] = { { "", 0 }, { "a5", 1 }, { "a5,", 1 }, };
static enum_fields _sym64 = { _sym63 , 3 };

// For field A6
static enum_field _sym65[] = { { "", 0 }, { "a6", 1 }, { "a6,", 1 }, };
static enum_fields _sym66 = { _sym65 , 3 };

// For field A6_M
static enum_field _sym67[] = { { "", 0 }, { "a6", 1 }, { "a6,", 1 }, };
static enum_fields _sym68 = { _sym67 , 3 };

// For field A7
static enum_field _sym69[] = { { "", 0 }, { "a7", 1 }, { "a7,", 1 }, };
static enum_fields _sym70 = { _sym69 , 3 };

// For field A7_M
static enum_field _sym71[] = { { "", 0 }, { "a7", 1 }, { "a7,", 1 }, };
static enum_fields _sym72 = { _sym71 , 3 };

// For field A8
static enum_field _sym73[] = { { "", 0 }, { "a8", 1 }, { "a8,", 1 }, };
static enum_fields _sym74 = { _sym73 , 3 };

// For field A8_M
static enum_field _sym75[] = { { "", 0 }, { "a8", 1 }, { "a8,", 1 }, };
static enum_fields _sym76 = { _sym75 , 3 };

// For field A9
static enum_field _sym77[] = { { "", 0 }, { "a9", 1 }, { "a9,", 1 }, };
static enum_fields _sym78 = { _sym77 , 3 };

// For field A9_M
static enum_field _sym79[] = { { "", 0 }, { "a9", 1 }, { "a9,", 1 }, };
static enum_fields _sym80 = { _sym79 , 3 };

// For field AAsubAM
static enum_field _sym81[] = { { "+", 0 }, { "-", 1 }, };
static enum_fields _sym82 = { _sym81 , 2 };

// For field AAsubAM_imp_bits__20_20_
static enum_field _sym83[] = { { "+", 0 }, { "-", 1 }, };
static enum_fields _sym84 = { _sym83 , 2 };

// For field AX
static enum_field _sym85[] = { { "a0", 12 }, { "a1", 13 }, { "a10", 22 }, { "a11", 23 }, { "a12", 24 }, { "a13", 25 }, { "a14", 26 }, { "a15", 27 }, { "a16", 28 }, { "a17", 29 }, { "a18", 30 }, { "a19", 31 }, { "a2", 14 }, { "a3", 15 }, { "a4", 16 }, { "a5", 17 }, { "a6", 18 }, { "a7", 19 }, { "a8", 20 }, { "a9", 21 }, };
static enum_fields _sym86 = { _sym85 , 20 };

// For field AXG
static enum_field _sym87[] = { { "a0", 12 }, { "a1", 13 }, { "a10", 22 }, { "a11", 23 }, { "a12", 24 }, { "a13", 25 }, { "a14", 26 }, { "a15", 27 }, { "a16", 28 }, { "a17", 29 }, { "a18", 30 }, { "a19", 31 }, { "a2", 14 }, { "a3", 15 }, { "a4", 16 }, { "a5", 17 }, { "a6", 18 }, { "a7", 19 }, { "a8", 20 }, { "a9", 21 }, { "g0", 0 }, { "g1", 1 }, { "g10", 10 }, { "g11", 11 }, { "g2", 2 }, { "g3", 3 }, { "g4", 4 }, { "g5", 5 }, { "g6", 6 }, { "g7", 7 }, { "g8", 8 }, { "g9", 9 }, };
static enum_fields _sym88 = { _sym87 , 32 };

// For field AXG_imp_bits__14_10_
static enum_field _sym89[] = { { "a0", 12 }, { "a1", 13 }, { "a10", 22 }, { "a11", 23 }, { "a12", 24 }, { "a13", 25 }, { "a14", 26 }, { "a15", 27 }, { "a16", 28 }, { "a17", 29 }, { "a18", 30 }, { "a19", 31 }, { "a2", 14 }, { "a3", 15 }, { "a4", 16 }, { "a5", 17 }, { "a6", 18 }, { "a7", 19 }, { "a8", 20 }, { "a9", 21 }, { "g0", 0 }, { "g1", 1 }, { "g10", 10 }, { "g11", 11 }, { "g2", 2 }, { "g3", 3 }, { "g4", 4 }, { "g5", 5 }, { "g6", 6 }, { "g7", 7 }, { "g8", 8 }, { "g9", 9 }, };
static enum_fields _sym90 = { _sym89 , 32 };

// For field AXG_imp_bits__17_13_
static enum_field _sym91[] = { { "a0", 12 }, { "a1", 13 }, { "a10", 22 }, { "a11", 23 }, { "a12", 24 }, { "a13", 25 }, { "a14", 26 }, { "a15", 27 }, { "a16", 28 }, { "a17", 29 }, { "a18", 30 }, { "a19", 31 }, { "a2", 14 }, { "a3", 15 }, { "a4", 16 }, { "a5", 17 }, { "a6", 18 }, { "a7", 19 }, { "a8", 20 }, { "a9", 21 }, { "g0", 0 }, { "g1", 1 }, { "g10", 10 }, { "g11", 11 }, { "g2", 2 }, { "g3", 3 }, { "g4", 4 }, { "g5", 5 }, { "g6", 6 }, { "g7", 7 }, { "g8", 8 }, { "g9", 9 }, };
static enum_fields _sym92 = { _sym91 , 32 };

// For field AXG_imp_bits__26_22_
static enum_field _sym93[] = { { "a0", 12 }, { "a1", 13 }, { "a10", 22 }, { "a11", 23 }, { "a12", 24 }, { "a13", 25 }, { "a14", 26 }, { "a15", 27 }, { "a16", 28 }, { "a17", 29 }, { "a18", 30 }, { "a19", 31 }, { "a2", 14 }, { "a3", 15 }, { "a4", 16 }, { "a5", 17 }, { "a6", 18 }, { "a7", 19 }, { "a8", 20 }, { "a9", 21 }, { "g0", 0 }, { "g1", 1 }, { "g10", 10 }, { "g11", 11 }, { "g2", 2 }, { "g3", 3 }, { "g4", 4 }, { "g5", 5 }, { "g6", 6 }, { "g7", 7 }, { "g8", 8 }, { "g9", 9 }, };
static enum_fields _sym94 = { _sym93 , 32 };

// For field AXG_imp_bits__27_23_
static enum_field _sym95[] = { { "a0", 12 }, { "a1", 13 }, { "a10", 22 }, { "a11", 23 }, { "a12", 24 }, { "a13", 25 }, { "a14", 26 }, { "a15", 27 }, { "a16", 28 }, { "a17", 29 }, { "a18", 30 }, { "a19", 31 }, { "a2", 14 }, { "a3", 15 }, { "a4", 16 }, { "a5", 17 }, { "a6", 18 }, { "a7", 19 }, { "a8", 20 }, { "a9", 21 }, { "g0", 0 }, { "g1", 1 }, { "g10", 10 }, { "g11", 11 }, { "g2", 2 }, { "g3", 3 }, { "g4", 4 }, { "g5", 5 }, { "g6", 6 }, { "g7", 7 }, { "g8", 8 }, { "g9", 9 }, };
static enum_fields _sym96 = { _sym95 , 32 };

// For field AXG_imp_bits__29_25_
static enum_field _sym97[] = { { "a0", 12 }, { "a1", 13 }, { "a10", 22 }, { "a11", 23 }, { "a12", 24 }, { "a13", 25 }, { "a14", 26 }, { "a15", 27 }, { "a16", 28 }, { "a17", 29 }, { "a18", 30 }, { "a19", 31 }, { "a2", 14 }, { "a3", 15 }, { "a4", 16 }, { "a5", 17 }, { "a6", 18 }, { "a7", 19 }, { "a8", 20 }, { "a9", 21 }, { "g0", 0 }, { "g1", 1 }, { "g10", 10 }, { "g11", 11 }, { "g2", 2 }, { "g3", 3 }, { "g4", 4 }, { "g5", 5 }, { "g6", 6 }, { "g7", 7 }, { "g8", 8 }, { "g9", 9 }, };
static enum_fields _sym98 = { _sym97 , 32 };

// For field AXG_imp_bits__4_0_
static enum_field _sym99[] = { { "a0", 12 }, { "a1", 13 }, { "a10", 22 }, { "a11", 23 }, { "a12", 24 }, { "a13", 25 }, { "a14", 26 }, { "a15", 27 }, { "a16", 28 }, { "a17", 29 }, { "a18", 30 }, { "a19", 31 }, { "a2", 14 }, { "a3", 15 }, { "a4", 16 }, { "a5", 17 }, { "a6", 18 }, { "a7", 19 }, { "a8", 20 }, { "a9", 21 }, { "g0", 0 }, { "g1", 1 }, { "g10", 10 }, { "g11", 11 }, { "g2", 2 }, { "g3", 3 }, { "g4", 4 }, { "g5", 5 }, { "g6", 6 }, { "g7", 7 }, { "g8", 8 }, { "g9", 9 }, };
static enum_fields _sym100 = { _sym99 , 32 };

// For field AXG_imp_bits__51_47_
static enum_field _sym101[] = { { "a0", 12 }, { "a1", 13 }, { "a10", 22 }, { "a11", 23 }, { "a12", 24 }, { "a13", 25 }, { "a14", 26 }, { "a15", 27 }, { "a16", 28 }, { "a17", 29 }, { "a18", 30 }, { "a19", 31 }, { "a2", 14 }, { "a3", 15 }, { "a4", 16 }, { "a5", 17 }, { "a6", 18 }, { "a7", 19 }, { "a8", 20 }, { "a9", 21 }, { "g0", 0 }, { "g1", 1 }, { "g10", 10 }, { "g11", 11 }, { "g2", 2 }, { "g3", 3 }, { "g4", 4 }, { "g5", 5 }, { "g6", 6 }, { "g7", 7 }, { "g8", 8 }, { "g9", 9 }, };
static enum_fields _sym102 = { _sym101 , 32 };

// For field AXG_imp_bits__9_5_
static enum_field _sym103[] = { { "a0", 12 }, { "a1", 13 }, { "a10", 22 }, { "a11", 23 }, { "a12", 24 }, { "a13", 25 }, { "a14", 26 }, { "a15", 27 }, { "a16", 28 }, { "a17", 29 }, { "a18", 30 }, { "a19", 31 }, { "a2", 14 }, { "a3", 15 }, { "a4", 16 }, { "a5", 17 }, { "a6", 18 }, { "a7", 19 }, { "a8", 20 }, { "a9", 21 }, { "g0", 0 }, { "g1", 1 }, { "g10", 10 }, { "g11", 11 }, { "g2", 2 }, { "g3", 3 }, { "g4", 4 }, { "g5", 5 }, { "g6", 6 }, { "g7", 7 }, { "g8", 8 }, { "g9", 9 }, };
static enum_fields _sym104 = { _sym103 , 32 };

// For field AX_imp_bits__14_10_
static enum_field _sym105[] = { { "a0", 12 }, { "a1", 13 }, { "a10", 22 }, { "a11", 23 }, { "a12", 24 }, { "a13", 25 }, { "a14", 26 }, { "a15", 27 }, { "a16", 28 }, { "a17", 29 }, { "a18", 30 }, { "a19", 31 }, { "a2", 14 }, { "a3", 15 }, { "a4", 16 }, { "a5", 17 }, { "a6", 18 }, { "a7", 19 }, { "a8", 20 }, { "a9", 21 }, };
static enum_fields _sym106 = { _sym105 , 20 };

// For field AX_imp_bits__25_21_
static enum_field _sym107[] = { { "a0", 12 }, { "a1", 13 }, { "a10", 22 }, { "a11", 23 }, { "a12", 24 }, { "a13", 25 }, { "a14", 26 }, { "a15", 27 }, { "a16", 28 }, { "a17", 29 }, { "a18", 30 }, { "a19", 31 }, { "a2", 14 }, { "a3", 15 }, { "a4", 16 }, { "a5", 17 }, { "a6", 18 }, { "a7", 19 }, { "a8", 20 }, { "a9", 21 }, };
static enum_fields _sym108 = { _sym107 , 20 };

// For field AX_imp_bits__30_26_
static enum_field _sym109[] = { { "a0", 12 }, { "a1", 13 }, { "a10", 22 }, { "a11", 23 }, { "a12", 24 }, { "a13", 25 }, { "a14", 26 }, { "a15", 27 }, { "a16", 28 }, { "a17", 29 }, { "a18", 30 }, { "a19", 31 }, { "a2", 14 }, { "a3", 15 }, { "a4", 16 }, { "a5", 17 }, { "a6", 18 }, { "a7", 19 }, { "a8", 20 }, { "a9", 21 }, };
static enum_fields _sym110 = { _sym109 , 20 };

// For field AX_imp_bits__4_0_
static enum_field _sym111[] = { { "a0", 12 }, { "a1", 13 }, { "a10", 22 }, { "a11", 23 }, { "a12", 24 }, { "a13", 25 }, { "a14", 26 }, { "a15", 27 }, { "a16", 28 }, { "a17", 29 }, { "a18", 30 }, { "a19", 31 }, { "a2", 14 }, { "a3", 15 }, { "a4", 16 }, { "a5", 17 }, { "a6", 18 }, { "a7", 19 }, { "a8", 20 }, { "a9", 21 }, };
static enum_fields _sym112 = { _sym111 , 20 };

// For field AY
static enum_field _sym113[] = { { "a0", 12 }, { "a1", 13 }, { "a10", 22 }, { "a11", 23 }, { "a12", 24 }, { "a13", 25 }, { "a14", 26 }, { "a15", 27 }, { "a16", 28 }, { "a17", 29 }, { "a18", 30 }, { "a19", 31 }, { "a2", 14 }, { "a3", 15 }, { "a4", 16 }, { "a5", 17 }, { "a6", 18 }, { "a7", 19 }, { "a8", 20 }, { "a9", 21 }, };
static enum_fields _sym114 = { _sym113 , 20 };

// For field AYG
static enum_field _sym115[] = { { "a0", 12 }, { "a1", 13 }, { "a10", 22 }, { "a11", 23 }, { "a12", 24 }, { "a13", 25 }, { "a14", 26 }, { "a15", 27 }, { "a16", 28 }, { "a17", 29 }, { "a18", 30 }, { "a19", 31 }, { "a2", 14 }, { "a3", 15 }, { "a4", 16 }, { "a5", 17 }, { "a6", 18 }, { "a7", 19 }, { "a8", 20 }, { "a9", 21 }, { "g0", 0 }, { "g1", 1 }, { "g10", 10 }, { "g11", 11 }, { "g2", 2 }, { "g3", 3 }, { "g4", 4 }, { "g5", 5 }, { "g6", 6 }, { "g7", 7 }, { "g8", 8 }, { "g9", 9 }, };
static enum_fields _sym116 = { _sym115 , 32 };

// For field AYG_imp_bits__17_13_
static enum_field _sym117[] = { { "a0", 12 }, { "a1", 13 }, { "a10", 22 }, { "a11", 23 }, { "a12", 24 }, { "a13", 25 }, { "a14", 26 }, { "a15", 27 }, { "a16", 28 }, { "a17", 29 }, { "a18", 30 }, { "a19", 31 }, { "a2", 14 }, { "a3", 15 }, { "a4", 16 }, { "a5", 17 }, { "a6", 18 }, { "a7", 19 }, { "a8", 20 }, { "a9", 21 }, { "g0", 0 }, { "g1", 1 }, { "g10", 10 }, { "g11", 11 }, { "g2", 2 }, { "g3", 3 }, { "g4", 4 }, { "g5", 5 }, { "g6", 6 }, { "g7", 7 }, { "g8", 8 }, { "g9", 9 }, };
static enum_fields _sym118 = { _sym117 , 32 };

// For field AYG_imp_bits__22_18_
static enum_field _sym119[] = { { "a0", 12 }, { "a1", 13 }, { "a10", 22 }, { "a11", 23 }, { "a12", 24 }, { "a13", 25 }, { "a14", 26 }, { "a15", 27 }, { "a16", 28 }, { "a17", 29 }, { "a18", 30 }, { "a19", 31 }, { "a2", 14 }, { "a3", 15 }, { "a4", 16 }, { "a5", 17 }, { "a6", 18 }, { "a7", 19 }, { "a8", 20 }, { "a9", 21 }, { "g0", 0 }, { "g1", 1 }, { "g10", 10 }, { "g11", 11 }, { "g2", 2 }, { "g3", 3 }, { "g4", 4 }, { "g5", 5 }, { "g6", 6 }, { "g7", 7 }, { "g8", 8 }, { "g9", 9 }, };
static enum_fields _sym120 = { _sym119 , 32 };

// For field AYG_imp_bits__4_0_
static enum_field _sym121[] = { { "a0", 12 }, { "a1", 13 }, { "a10", 22 }, { "a11", 23 }, { "a12", 24 }, { "a13", 25 }, { "a14", 26 }, { "a15", 27 }, { "a16", 28 }, { "a17", 29 }, { "a18", 30 }, { "a19", 31 }, { "a2", 14 }, { "a3", 15 }, { "a4", 16 }, { "a5", 17 }, { "a6", 18 }, { "a7", 19 }, { "a8", 20 }, { "a9", 21 }, { "g0", 0 }, { "g1", 1 }, { "g10", 10 }, { "g11", 11 }, { "g2", 2 }, { "g3", 3 }, { "g4", 4 }, { "g5", 5 }, { "g6", 6 }, { "g7", 7 }, { "g8", 8 }, { "g9", 9 }, };
static enum_fields _sym122 = { _sym121 , 32 };

// For field AYG_imp_bits__7_3_
static enum_field _sym123[] = { { "a0", 12 }, { "a1", 13 }, { "a10", 22 }, { "a11", 23 }, { "a12", 24 }, { "a13", 25 }, { "a14", 26 }, { "a15", 27 }, { "a16", 28 }, { "a17", 29 }, { "a18", 30 }, { "a19", 31 }, { "a2", 14 }, { "a3", 15 }, { "a4", 16 }, { "a5", 17 }, { "a6", 18 }, { "a7", 19 }, { "a8", 20 }, { "a9", 21 }, { "g0", 0 }, { "g1", 1 }, { "g10", 10 }, { "g11", 11 }, { "g2", 2 }, { "g3", 3 }, { "g4", 4 }, { "g5", 5 }, { "g6", 6 }, { "g7", 7 }, { "g8", 8 }, { "g9", 9 }, };
static enum_fields _sym124 = { _sym123 , 32 };

// For field AYG_imp_bits__8_4_
static enum_field _sym125[] = { { "a0", 12 }, { "a1", 13 }, { "a10", 22 }, { "a11", 23 }, { "a12", 24 }, { "a13", 25 }, { "a14", 26 }, { "a15", 27 }, { "a16", 28 }, { "a17", 29 }, { "a18", 30 }, { "a19", 31 }, { "a2", 14 }, { "a3", 15 }, { "a4", 16 }, { "a5", 17 }, { "a6", 18 }, { "a7", 19 }, { "a8", 20 }, { "a9", 21 }, { "g0", 0 }, { "g1", 1 }, { "g10", 10 }, { "g11", 11 }, { "g2", 2 }, { "g3", 3 }, { "g4", 4 }, { "g5", 5 }, { "g6", 6 }, { "g7", 7 }, { "g8", 8 }, { "g9", 9 }, };
static enum_fields _sym126 = { _sym125 , 32 };

// For field AYG_imp_bits__9_5_
static enum_field _sym127[] = { { "a0", 12 }, { "a1", 13 }, { "a10", 22 }, { "a11", 23 }, { "a12", 24 }, { "a13", 25 }, { "a14", 26 }, { "a15", 27 }, { "a16", 28 }, { "a17", 29 }, { "a18", 30 }, { "a19", 31 }, { "a2", 14 }, { "a3", 15 }, { "a4", 16 }, { "a5", 17 }, { "a6", 18 }, { "a7", 19 }, { "a8", 20 }, { "a9", 21 }, { "g0", 0 }, { "g1", 1 }, { "g10", 10 }, { "g11", 11 }, { "g2", 2 }, { "g3", 3 }, { "g4", 4 }, { "g5", 5 }, { "g6", 6 }, { "g7", 7 }, { "g8", 8 }, { "g9", 9 }, };
static enum_fields _sym128 = { _sym127 , 32 };

// For field AY_imp_bits__17_13_
static enum_field _sym129[] = { { "a0", 12 }, { "a1", 13 }, { "a10", 22 }, { "a11", 23 }, { "a12", 24 }, { "a13", 25 }, { "a14", 26 }, { "a15", 27 }, { "a16", 28 }, { "a17", 29 }, { "a18", 30 }, { "a19", 31 }, { "a2", 14 }, { "a3", 15 }, { "a4", 16 }, { "a5", 17 }, { "a6", 18 }, { "a7", 19 }, { "a8", 20 }, { "a9", 21 }, };
static enum_fields _sym130 = { _sym129 , 20 };

// For field AY_imp_bits__30_26_
static enum_field _sym131[] = { { "a0", 12 }, { "a1", 13 }, { "a10", 22 }, { "a11", 23 }, { "a12", 24 }, { "a13", 25 }, { "a14", 26 }, { "a15", 27 }, { "a16", 28 }, { "a17", 29 }, { "a18", 30 }, { "a19", 31 }, { "a2", 14 }, { "a3", 15 }, { "a4", 16 }, { "a5", 17 }, { "a6", 18 }, { "a7", 19 }, { "a8", 20 }, { "a9", 21 }, };
static enum_fields _sym132 = { _sym131 , 20 };

// For field AY_imp_bits__8_4_
static enum_field _sym133[] = { { "a0", 12 }, { "a1", 13 }, { "a10", 22 }, { "a11", 23 }, { "a12", 24 }, { "a13", 25 }, { "a14", 26 }, { "a15", 27 }, { "a16", 28 }, { "a17", 29 }, { "a18", 30 }, { "a19", 31 }, { "a2", 14 }, { "a3", 15 }, { "a4", 16 }, { "a5", 17 }, { "a6", 18 }, { "a7", 19 }, { "a8", 20 }, { "a9", 21 }, };
static enum_fields _sym134 = { _sym133 , 20 };

// For field AY_imp_bits__9_5_
static enum_field _sym135[] = { { "a0", 12 }, { "a1", 13 }, { "a10", 22 }, { "a11", 23 }, { "a12", 24 }, { "a13", 25 }, { "a14", 26 }, { "a15", 27 }, { "a16", 28 }, { "a17", 29 }, { "a18", 30 }, { "a19", 31 }, { "a2", 14 }, { "a3", 15 }, { "a4", 16 }, { "a5", 17 }, { "a6", 18 }, { "a7", 19 }, { "a8", 20 }, { "a9", 21 }, };
static enum_fields _sym136 = { _sym135 , 20 };

// For field AZ
static enum_field _sym137[] = { { "a0", 12 }, { "a1", 13 }, { "a10", 22 }, { "a11", 23 }, { "a12", 24 }, { "a13", 25 }, { "a14", 26 }, { "a15", 27 }, { "a16", 28 }, { "a17", 29 }, { "a18", 30 }, { "a19", 31 }, { "a2", 14 }, { "a3", 15 }, { "a4", 16 }, { "a5", 17 }, { "a6", 18 }, { "a7", 19 }, { "a8", 20 }, { "a9", 21 }, };
static enum_fields _sym138 = { _sym137 , 20 };

// For field AZG
static enum_field _sym139[] = { { "a0", 12 }, { "a1", 13 }, { "a10", 22 }, { "a11", 23 }, { "a12", 24 }, { "a13", 25 }, { "a14", 26 }, { "a15", 27 }, { "a16", 28 }, { "a17", 29 }, { "a18", 30 }, { "a19", 31 }, { "a2", 14 }, { "a3", 15 }, { "a4", 16 }, { "a5", 17 }, { "a6", 18 }, { "a7", 19 }, { "a8", 20 }, { "a9", 21 }, { "g0", 0 }, { "g1", 1 }, { "g10", 10 }, { "g11", 11 }, { "g2", 2 }, { "g3", 3 }, { "g4", 4 }, { "g5", 5 }, { "g6", 6 }, { "g7", 7 }, { "g8", 8 }, { "g9", 9 }, };
static enum_fields _sym140 = { _sym139 , 32 };

// For field AZ_imp_bits__4_0_
static enum_field _sym141[] = { { "a0", 12 }, { "a1", 13 }, { "a10", 22 }, { "a11", 23 }, { "a12", 24 }, { "a13", 25 }, { "a14", 26 }, { "a15", 27 }, { "a16", 28 }, { "a17", 29 }, { "a18", 30 }, { "a19", 31 }, { "a2", 14 }, { "a3", 15 }, { "a4", 16 }, { "a5", 17 }, { "a6", 18 }, { "a7", 19 }, { "a8", 20 }, { "a9", 21 }, };
static enum_fields _sym142 = { _sym141 , 20 };

// For field A_RANGE
static enum_field _sym143[] = { { "a0", 0 }, { "a1", 1 }, { "a2", 2 }, { "a3", 3 }, };
static enum_fields _sym144 = { _sym143 , 4 };

// For field A_RANGE_imp_bits__29_28_
static enum_field _sym145[] = { { "a0", 0 }, { "a1", 1 }, { "a2", 2 }, { "a3", 3 }, };
static enum_fields _sym146 = { _sym145 , 4 };

// For field A_ZShort
static enum_field _sym147[] = { { "a10", 6 }, { "a11", 7 }, { "a4", 0 }, { "a5", 1 }, { "a6", 2 }, { "a7", 3 }, { "a8", 4 }, { "a9", 5 }, };
static enum_fields _sym148 = { _sym147 , 8 };

// For field A_ZShort_imp_bits__4_2_
static enum_field _sym149[] = { { "a10", 6 }, { "a11", 7 }, { "a4", 0 }, { "a5", 1 }, { "a6", 2 }, { "a7", 3 }, { "a8", 4 }, { "a9", 5 }, };
static enum_fields _sym150 = { _sym149 , 8 };

// For field A_br
static enum_field _sym151[] = { { "", 0 }, { ".br", 1 }, };
static enum_fields _sym152 = { _sym151 , 2 };

// For field A_line
static enum_field _sym153[] = { { "", 0 }, { ".laddr", 1 }, };
static enum_fields _sym154 = { _sym153 , 2 };

// For field A_sub
static enum_field _sym155[] = { { "+", 0 }, { "-", 1 }, };
static enum_fields _sym156 = { _sym155 , 2 };

// For field A_subLd
static enum_field _sym157[] = { { "+", 0 }, { "-", 1 }, };
static enum_fields _sym158 = { _sym157 , 2 };

// For field A_subLd_imp_bits__3_3_
static enum_field _sym159[] = { { "+", 0 }, { "-", 1 }, };
static enum_fields _sym160 = { _sym159 , 2 };

// For field A_subLd_imp_bits__5_5_
static enum_field _sym161[] = { { "+", 0 }, { "-", 1 }, };
static enum_fields _sym162 = { _sym161 , 2 };

// For field A_subSt
static enum_field _sym163[] = { { "+", 0 }, { "-", 1 }, };
static enum_fields _sym164 = { _sym163 , 2 };

// For field A_subSt_imp_bits__4_4_
static enum_field _sym165[] = { { "+", 0 }, { "-", 1 }, };
static enum_fields _sym166 = { _sym165 , 2 };

// For field A_subSt_imp_bits__5_5_
static enum_field _sym167[] = { { "+", 0 }, { "-", 1 }, };
static enum_fields _sym168 = { _sym167 , 2 };

// For field BIT_REORDER
static enum_field _sym169[] = { { "", 0 }, { ".br", 1 }, };
static enum_fields _sym170 = { _sym169 , 2 };

// For field BIT_REORDER_imp_bits__3_3_
static enum_field _sym171[] = { { "", 0 }, { ".br", 1 }, };
static enum_fields _sym172 = { _sym171 , 2 };

// For field B_line
static enum_field _sym173[] = { { "", 0 }, { ".laddr", 1 }, };
static enum_fields _sym174 = { _sym173 , 2 };

// For field B_sub
static enum_field _sym175[] = { { "+", 0 }, { "-", 1 }, };
static enum_fields _sym176 = { _sym175 , 2 };

// For field Bs_AUprec
static enum_field _sym177[] = { { "double", 3 }, { "f24", 1 }, { "padd", 0 }, { "paddF24", 5 }, { "paddSingle", 6 }, { "single", 2 }, };
static enum_fields _sym178 = { _sym177 , 6 };

// For field Bs_AUprec_imp_bits__10_10_x_1_0_
static enum_field _sym179[] = { { "double", 3 }, { "f24", 1 }, { "padd", 0 }, { "paddF24", 5 }, { "paddSingle", 6 }, { "single", 2 }, };
static enum_fields _sym180 = { _sym179 , 6 };

// For field Bs_S0prec
static enum_field _sym181[] = { { "double", 3 }, { "half", 1 }, { "half_fixed", 0 }, { "single", 2 }, };
static enum_fields _sym182 = { _sym181 , 4 };

// For field Bs_S1prec
static enum_field _sym183[] = { { "double", 3 }, { "half", 1 }, { "half_fixed", 0 }, { "single", 2 }, };
static enum_fields _sym184 = { _sym183 , 4 };

// For field Bs_S2prec
static enum_field _sym185[] = { { "double", 3 }, { "half", 1 }, { "half_fixed", 0 }, { "single", 2 }, };
static enum_fields _sym186 = { _sym185 , 4 };

// For field Bs_Vprec
static enum_field _sym187[] = { { "double", 3 }, { "half", 1 }, { "half_fixed", 0 }, { "single", 2 }, };
static enum_fields _sym188 = { _sym187 , 4 };

// For field Bs_cgu_mode
static enum_field _sym189[] = { { "dl_sc", 1 }, { "dl_sc1", 0 }, { "lte_gold", 4 }, { "ul_sc_long", 2 }, { "ul_sc_short", 3 }, };
static enum_fields _sym190 = { _sym189 , 5 };

// For field Bs_cgu_reg
static enum_field _sym191[] = { { "dl_sc_x", 0 }, { "dl_sc_x_bak", 10 }, { "dl_sc_y", 1 }, { "gold_x1", 6 }, { "gold_x2", 7 }, { "ovsf_dl_sc_y", 8 }, { "ovsf_dl_sc_y_bak", 9 }, { "ovsf_num", 5 }, { "ul_sc_short", 4 }, { "ul_sc_x", 2 }, { "ul_sc_y", 3 }, { "vd_qs_d", 12 }, { "vd_ts_d", 11 }, };
static enum_fields _sym192 = { _sym191 , 13 };

// For field Bs_even
static enum_field _sym193[] = { { "all", 0 }, { "even", 1 }, };
static enum_fields _sym194 = { _sym193 , 2 };

// For field Bs_lt_mode
static enum_field _sym195[] = { { "R4R5R6l1", 12 }, { "R4R5R6l2", 13 }, { "R4R5R6l4", 14 }, { "R4R5R6l8", 15 }, { "R4R5R7l1", 28 }, { "R4R5R7l2", 29 }, { "R4R5R7l4", 30 }, { "R4R5R7l8", 31 }, { "R4R5l1", 12 }, { "R4R5l2", 13 }, { "R4R5l4", 14 }, { "R4R5l8", 15 }, { "R4l1", 4 }, { "R4l2", 5 }, { "R4l4", 6 }, { "R4l8", 7 }, { "R5l1", 8 }, { "R5l2", 9 }, { "R5l4", 10 }, { "R5l8", 11 }, { "R6R7l1", 28 }, { "R6R7l2", 29 }, { "R6R7l4", 30 }, { "R6R7l8", 31 }, { "R6l1", 20 }, { "R6l2", 21 }, { "R6l4", 22 }, { "R6l8", 23 }, { "R7l1", 24 }, { "R7l2", 25 }, { "R7l4", 26 }, { "R7l8", 27 }, };
static enum_fields _sym196 = { _sym195 , 32 };

// For field Bs_min
static enum_field _sym197[] = { { "max", 0 }, { "min", 1 }, };
static enum_fields _sym198 = { _sym197 , 2 };

// For field Bs_nco_reg
static enum_field _sym199[] = { { "nco_freq", 0 }, { "nco_k", 3 }, { "nco_phase", 1 }, };
static enum_fields _sym200 = { _sym199 , 3 };

// For field Bs_rt_mode
static enum_field _sym201[] = { { "R0R1R2r1", 24 }, { "R0R1R2r2", 25 }, { "R0R1R2r4", 26 }, { "R0R1R2r8", 27 }, { "R0R1R3r1", 56 }, { "R0R1R3r2", 57 }, { "R0R1R3r4", 58 }, { "R0R1R3r8", 59 }, { "R0R1r1", 24 }, { "R0R1r2", 25 }, { "R0R1r4", 26 }, { "R0R1r8", 27 }, { "R0R1rND1", 29 }, { "R0R1rND2", 31 }, { "R0R1rND4", 30 }, { "R0r1", 8 }, { "R0r2", 9 }, { "R0r4", 10 }, { "R0r8", 11 }, { "R0rND1", 13 }, { "R0rND2", 15 }, { "R0rND4", 14 }, { "R1r1", 16 }, { "R1r2", 17 }, { "R1r4", 18 }, { "R1r8", 19 }, { "R1rND1", 21 }, { "R1rND2", 23 }, { "R1rND4", 22 }, { "R2R3r1", 56 }, { "R2R3r2", 57 }, { "R2R3r4", 58 }, { "R2R3r8", 59 }, { "R2R3rND1", 61 }, { "R2R3rND2", 63 }, { "R2R3rND4", 62 }, { "R2r1", 40 }, { "R2r2", 41 }, { "R2r4", 42 }, { "R2r8", 43 }, { "R2rND1", 45 }, { "R2rND2", 47 }, { "R2rND4", 46 }, { "R3r1", 48 }, { "R3r2", 49 }, { "R3r4", 50 }, { "R3r8", 51 }, { "R3rND1", 53 }, { "R3rND2", 55 }, { "R3rND4", 54 }, };
static enum_fields _sym202 = { _sym201 , 50 };

// For field Bs_signed
static enum_field _sym203[] = { { "signed", 1 }, { "unsigned", 0 }, };
static enum_fields _sym204 = { _sym203 , 2 };

// For field COND
static enum_field _sym205[] = { { "", 0 }, { ".al", 0 }, { ".cc", 14 }, { ".clr", 4 }, { ".cs", 1 }, { ".eq", 4 }, { ".ge", 5 }, { ".gt", 6 }, { ".hi", 3 }, { ".hs", 14 }, { ".le", 9 }, { ".lo", 1 }, { ".ls", 12 }, { ".lt", 10 }, { ".mi", 8 }, { ".ne", 11 }, { ".nv", 15 }, { ".pl", 7 }, { ".set", 11 }, { ".vc", 13 }, { ".vs", 2 }, { ".xc", 15 }, };
static enum_fields _sym206 = { _sym205 , 22 };

// For field COND_AL
static enum_field _sym207[] = { { ".al", 0 }, { ".cc", 14 }, { ".clr", 4 }, { ".cs", 1 }, { ".eq", 4 }, { ".ge", 5 }, { ".gt", 6 }, { ".hi", 3 }, { ".hs", 14 }, { ".le", 9 }, { ".lo", 1 }, { ".ls", 12 }, { ".lt", 10 }, { ".mi", 8 }, { ".ne", 11 }, { ".nv", 15 }, { ".pl", 7 }, { ".set", 11 }, { ".vc", 13 }, { ".vs", 2 }, { ".xc", 15 }, };
static enum_fields _sym208 = { _sym207 , 21 };

// For field COND_imp_bits__19_16_
static enum_field _sym209[] = { { "", 0 }, { ".al", 0 }, { ".cc", 14 }, { ".clr", 4 }, { ".cs", 1 }, { ".eq", 4 }, { ".ge", 5 }, { ".gt", 6 }, { ".hi", 3 }, { ".hs", 14 }, { ".le", 9 }, { ".lo", 1 }, { ".ls", 12 }, { ".lt", 10 }, { ".mi", 8 }, { ".ne", 11 }, { ".nv", 15 }, { ".pl", 7 }, { ".set", 11 }, { ".vc", 13 }, { ".vs", 2 }, { ".xc", 15 }, };
static enum_fields _sym210 = { _sym209 , 22 };

// For field COND_imp_bits__43_40_
static enum_field _sym211[] = { { "", 0 }, { ".al", 0 }, { ".cc", 14 }, { ".clr", 4 }, { ".cs", 1 }, { ".eq", 4 }, { ".ge", 5 }, { ".gt", 6 }, { ".hi", 3 }, { ".hs", 14 }, { ".le", 9 }, { ".lo", 1 }, { ".ls", 12 }, { ".lt", 10 }, { ".mi", 8 }, { ".ne", 11 }, { ".nv", 15 }, { ".pl", 7 }, { ".set", 11 }, { ".vc", 13 }, { ".vs", 2 }, { ".xc", 15 }, };
static enum_fields _sym212 = { _sym211 , 22 };

// For field C_au
static enum_field _sym213[] = { { ".au_an", 9 }, { ".au_ap", 8 }, { ".au_az", 1 }, { ".au_nan", 11 }, { ".au_nap", 10 }, { ".au_naz", 3 }, };
static enum_fields _sym214 = { _sym213 , 6 };

// For field C_cc
static enum_field _sym215[] = { { "", 0 }, { ".al", 0 }, { ".cc", 14 }, { ".clr", 4 }, { ".cs", 1 }, { ".eq", 4 }, { ".ge", 5 }, { ".gt", 6 }, { ".hi", 3 }, { ".hs", 14 }, { ".le", 9 }, { ".lo", 1 }, { ".ls", 12 }, { ".lt", 10 }, { ".mi", 8 }, { ".ne", 11 }, { ".nv", 15 }, { ".pl", 7 }, { ".set", 11 }, { ".vc", 13 }, { ".vs", 2 }, };
static enum_fields _sym216 = { _sym215 , 21 };

// For field DSEX
static enum_field _sym217[] = { { "", 0 }, { ".s", 1 }, };
static enum_fields _sym218 = { _sym217 , 2 };

// For field DSIZE
static enum_field _sym219[] = { { "b", 0 }, { "h", 1 }, { "w", 2 }, };
static enum_fields _sym220 = { _sym219 , 3 };

// For field D_nco_mode
static enum_field _sym221[] = { { "normal", 0 }, { "radix2", 2 }, { "singles", 1 }, };
static enum_fields _sym222 = { _sym221 , 3 };

// For field G0
static enum_field _sym223[] = { { "", 0 }, { "g0", 1 }, { "g0,", 1 }, };
static enum_fields _sym224 = { _sym223 , 3 };

// For field G0_M
static enum_field _sym225[] = { { "", 0 }, { "g0", 1 }, { "g0,", 1 }, };
static enum_fields _sym226 = { _sym225 , 3 };

// For field G1
static enum_field _sym227[] = { { "", 0 }, { "g1", 1 }, { "g1,", 1 }, };
static enum_fields _sym228 = { _sym227 , 3 };

// For field G10
static enum_field _sym229[] = { { "", 0 }, { "g10", 1 }, { "g10,", 1 }, };
static enum_fields _sym230 = { _sym229 , 3 };

// For field G10_M
static enum_field _sym231[] = { { "", 0 }, { "g10", 1 }, { "g10,", 1 }, };
static enum_fields _sym232 = { _sym231 , 3 };

// For field G11
static enum_field _sym233[] = { { "", 0 }, { "g11", 1 }, { "g11,", 1 }, };
static enum_fields _sym234 = { _sym233 , 3 };

// For field G11_M
static enum_field _sym235[] = { { "", 0 }, { "g11", 1 }, { "g11,", 1 }, };
static enum_fields _sym236 = { _sym235 , 3 };

// For field G1_M
static enum_field _sym237[] = { { "", 0 }, { "g1", 1 }, { "g1,", 1 }, };
static enum_fields _sym238 = { _sym237 , 3 };

// For field G2
static enum_field _sym239[] = { { "", 0 }, { "g2", 1 }, { "g2,", 1 }, };
static enum_fields _sym240 = { _sym239 , 3 };

// For field G2_M
static enum_field _sym241[] = { { "", 0 }, { "g2", 1 }, { "g2,", 1 }, };
static enum_fields _sym242 = { _sym241 , 3 };

// For field G3
static enum_field _sym243[] = { { "", 0 }, { "g3", 1 }, { "g3,", 1 }, };
static enum_fields _sym244 = { _sym243 , 3 };

// For field G3_M
static enum_field _sym245[] = { { "", 0 }, { "g3", 1 }, { "g3,", 1 }, };
static enum_fields _sym246 = { _sym245 , 3 };

// For field G4
static enum_field _sym247[] = { { "", 0 }, { "g4", 1 }, { "g4,", 1 }, };
static enum_fields _sym248 = { _sym247 , 3 };

// For field G4_M
static enum_field _sym249[] = { { "", 0 }, { "g4", 1 }, { "g4,", 1 }, };
static enum_fields _sym250 = { _sym249 , 3 };

// For field G5
static enum_field _sym251[] = { { "", 0 }, { "g5", 1 }, { "g5,", 1 }, };
static enum_fields _sym252 = { _sym251 , 3 };

// For field G5_M
static enum_field _sym253[] = { { "", 0 }, { "g5", 1 }, { "g5,", 1 }, };
static enum_fields _sym254 = { _sym253 , 3 };

// For field G6
static enum_field _sym255[] = { { "", 0 }, { "g6", 1 }, { "g6,", 1 }, };
static enum_fields _sym256 = { _sym255 , 3 };

// For field G6_M
static enum_field _sym257[] = { { "", 0 }, { "g6", 1 }, { "g6,", 1 }, };
static enum_fields _sym258 = { _sym257 , 3 };

// For field G7
static enum_field _sym259[] = { { "", 0 }, { "g7", 1 }, { "g7,", 1 }, };
static enum_fields _sym260 = { _sym259 , 3 };

// For field G7_M
static enum_field _sym261[] = { { "", 0 }, { "g7", 1 }, { "g7,", 1 }, };
static enum_fields _sym262 = { _sym261 , 3 };

// For field G8
static enum_field _sym263[] = { { "", 0 }, { "g8", 1 }, { "g8,", 1 }, };
static enum_fields _sym264 = { _sym263 , 3 };

// For field G8_M
static enum_field _sym265[] = { { "", 0 }, { "g8", 1 }, { "g8,", 1 }, };
static enum_fields _sym266 = { _sym265 , 3 };

// For field G9
static enum_field _sym267[] = { { "", 0 }, { "g9", 1 }, { "g9,", 1 }, };
static enum_fields _sym268 = { _sym267 , 3 };

// For field G9_M
static enum_field _sym269[] = { { "", 0 }, { "g9", 1 }, { "g9,", 1 }, };
static enum_fields _sym270 = { _sym269 , 3 };

// For field GX
static enum_field _sym271[] = { { "g0", 0 }, { "g1", 1 }, { "g10", 10 }, { "g11", 11 }, { "g2", 2 }, { "g3", 3 }, { "g4", 4 }, { "g5", 5 }, { "g6", 6 }, { "g7", 7 }, { "g8", 8 }, { "g9", 9 }, };
static enum_fields _sym272 = { _sym271 , 12 };

// For field GXY
static enum_field _sym273[] = { { "g0:g1", 0 }, { "g10:g11", 10 }, { "g1:g2", 1 }, { "g2:g3", 2 }, { "g3:g4", 3 }, { "g4:g5", 4 }, { "g5:g6", 5 }, { "g6:g7", 6 }, { "g7:g8", 7 }, { "g8:g9", 8 }, { "g9:g10", 9 }, };
static enum_fields _sym274 = { _sym273 , 11 };

// For field GXYZT
static enum_field _sym275[] = { { "g0:g1:g2:g3", 0 }, { "g1:g2:g3:g4", 1 }, { "g2:g3:g4:g5", 2 }, { "g3:g4:g5:g6", 3 }, { "g4:g5:g6:g7", 4 }, { "g5:g6:g7:g8", 5 }, { "g6:g7:g8:g9", 6 }, { "g7:g8:g9:g10", 7 }, { "g8:g9:g10:g11", 8 }, };
static enum_fields _sym276 = { _sym275 , 9 };

// For field GXYZT_imp_bits__3_0_
static enum_field _sym277[] = { { "g0:g1:g2:g3", 0 }, { "g1:g2:g3:g4", 1 }, { "g2:g3:g4:g5", 2 }, { "g3:g4:g5:g6", 3 }, { "g4:g5:g6:g7", 4 }, { "g5:g6:g7:g8", 5 }, { "g6:g7:g8:g9", 6 }, { "g7:g8:g9:g10", 7 }, { "g8:g9:g10:g11", 8 }, };
static enum_fields _sym278 = { _sym277 , 9 };

// For field GXY_imp_bits__3_0_
static enum_field _sym279[] = { { "g0:g1", 0 }, { "g10:g11", 10 }, { "g1:g2", 1 }, { "g2:g3", 2 }, { "g3:g4", 3 }, { "g4:g5", 4 }, { "g5:g6", 5 }, { "g6:g7", 6 }, { "g7:g8", 7 }, { "g8:g9", 8 }, { "g9:g10", 9 }, };
static enum_fields _sym280 = { _sym279 , 11 };

// For field GX_SP
static enum_field _sym281[] = { { "g0", 0 }, { "g1", 1 }, { "g10", 10 }, { "g11", 11 }, { "g2", 2 }, { "g3", 3 }, { "g4", 4 }, { "g5", 5 }, { "g6", 6 }, { "g7", 7 }, { "g8", 8 }, { "g9", 9 }, { "sp", 14 }, };
static enum_fields _sym282 = { _sym281 , 13 };

// For field GX_SP_H
static enum_field _sym283[] = { { "H", 12 }, { "g0", 0 }, { "g1", 1 }, { "g10", 10 }, { "g11", 11 }, { "g2", 2 }, { "g3", 3 }, { "g4", 4 }, { "g5", 5 }, { "g6", 6 }, { "g7", 7 }, { "g8", 8 }, { "g9", 9 }, { "sp", 14 }, };
static enum_fields _sym284 = { _sym283 , 14 };

// For field GX_SP_H_imp_bits__7_4_
static enum_field _sym285[] = { { "H", 12 }, { "g0", 0 }, { "g1", 1 }, { "g10", 10 }, { "g11", 11 }, { "g2", 2 }, { "g3", 3 }, { "g4", 4 }, { "g5", 5 }, { "g6", 6 }, { "g7", 7 }, { "g8", 8 }, { "g9", 9 }, { "sp", 14 }, };
static enum_fields _sym286 = { _sym285 , 14 };

// For field GX_SP_NZVC
static enum_field _sym287[] = { { "cc", 13 }, { "g0", 0 }, { "g1", 1 }, { "g10", 10 }, { "g11", 11 }, { "g2", 2 }, { "g3", 3 }, { "g4", 4 }, { "g5", 5 }, { "g6", 6 }, { "g7", 7 }, { "g8", 8 }, { "g9", 9 }, { "sp", 14 }, };
static enum_fields _sym288 = { _sym287 , 14 };

// For field GX_SP_NZVC_imp_bits__7_4_
static enum_field _sym289[] = { { "cc", 13 }, { "g0", 0 }, { "g1", 1 }, { "g10", 10 }, { "g11", 11 }, { "g2", 2 }, { "g3", 3 }, { "g4", 4 }, { "g5", 5 }, { "g6", 6 }, { "g7", 7 }, { "g8", 8 }, { "g9", 9 }, { "sp", 14 }, };
static enum_fields _sym290 = { _sym289 , 14 };

// For field GX_SP_imp_bits__35_32_
static enum_field _sym291[] = { { "g0", 0 }, { "g1", 1 }, { "g10", 10 }, { "g11", 11 }, { "g2", 2 }, { "g3", 3 }, { "g4", 4 }, { "g5", 5 }, { "g6", 6 }, { "g7", 7 }, { "g8", 8 }, { "g9", 9 }, { "sp", 14 }, };
static enum_fields _sym292 = { _sym291 , 13 };

// For field GX_SP_imp_bits__39_36_
static enum_field _sym293[] = { { "g0", 0 }, { "g1", 1 }, { "g10", 10 }, { "g11", 11 }, { "g2", 2 }, { "g3", 3 }, { "g4", 4 }, { "g5", 5 }, { "g6", 6 }, { "g7", 7 }, { "g8", 8 }, { "g9", 9 }, { "sp", 14 }, };
static enum_fields _sym294 = { _sym293 , 13 };

// For field GX_SP_imp_bits__3_0_
static enum_field _sym295[] = { { "g0", 0 }, { "g1", 1 }, { "g10", 10 }, { "g11", 11 }, { "g2", 2 }, { "g3", 3 }, { "g4", 4 }, { "g5", 5 }, { "g6", 6 }, { "g7", 7 }, { "g8", 8 }, { "g9", 9 }, { "sp", 14 }, };
static enum_fields _sym296 = { _sym295 , 13 };

// For field GX_SP_imp_bits__7_4_
static enum_field _sym297[] = { { "g0", 0 }, { "g1", 1 }, { "g10", 10 }, { "g11", 11 }, { "g2", 2 }, { "g3", 3 }, { "g4", 4 }, { "g5", 5 }, { "g6", 6 }, { "g7", 7 }, { "g8", 8 }, { "g9", 9 }, { "sp", 14 }, };
static enum_fields _sym298 = { _sym297 , 13 };

// For field GX_imp_bits__21_18_
static enum_field _sym299[] = { { "g0", 0 }, { "g1", 1 }, { "g10", 10 }, { "g11", 11 }, { "g2", 2 }, { "g3", 3 }, { "g4", 4 }, { "g5", 5 }, { "g6", 6 }, { "g7", 7 }, { "g8", 8 }, { "g9", 9 }, };
static enum_fields _sym300 = { _sym299 , 12 };

// For field GX_imp_bits__35_32_
static enum_field _sym301[] = { { "g0", 0 }, { "g1", 1 }, { "g10", 10 }, { "g11", 11 }, { "g2", 2 }, { "g3", 3 }, { "g4", 4 }, { "g5", 5 }, { "g6", 6 }, { "g7", 7 }, { "g8", 8 }, { "g9", 9 }, };
static enum_fields _sym302 = { _sym301 , 12 };

// For field GX_imp_bits__39_36_
static enum_field _sym303[] = { { "g0", 0 }, { "g1", 1 }, { "g10", 10 }, { "g11", 11 }, { "g2", 2 }, { "g3", 3 }, { "g4", 4 }, { "g5", 5 }, { "g6", 6 }, { "g7", 7 }, { "g8", 8 }, { "g9", 9 }, };
static enum_fields _sym304 = { _sym303 , 12 };

// For field GX_imp_bits__3_0_
static enum_field _sym305[] = { { "g0", 0 }, { "g1", 1 }, { "g10", 10 }, { "g11", 11 }, { "g2", 2 }, { "g3", 3 }, { "g4", 4 }, { "g5", 5 }, { "g6", 6 }, { "g7", 7 }, { "g8", 8 }, { "g9", 9 }, };
static enum_fields _sym306 = { _sym305 , 12 };

// For field GX_imp_bits__7_4_
static enum_field _sym307[] = { { "g0", 0 }, { "g1", 1 }, { "g10", 10 }, { "g11", 11 }, { "g2", 2 }, { "g3", 3 }, { "g4", 4 }, { "g5", 5 }, { "g6", 6 }, { "g7", 7 }, { "g8", 8 }, { "g9", 9 }, };
static enum_fields _sym308 = { _sym307 , 12 };

// For field GY
static enum_field _sym309[] = { { "g0", 0 }, { "g1", 1 }, { "g10", 10 }, { "g11", 11 }, { "g2", 2 }, { "g3", 3 }, { "g4", 4 }, { "g5", 5 }, { "g6", 6 }, { "g7", 7 }, { "g8", 8 }, { "g9", 9 }, };
static enum_fields _sym310 = { _sym309 , 12 };

// For field GY_SP
static enum_field _sym311[] = { { "g0", 0 }, { "g1", 1 }, { "g10", 10 }, { "g11", 11 }, { "g2", 2 }, { "g3", 3 }, { "g4", 4 }, { "g5", 5 }, { "g6", 6 }, { "g7", 7 }, { "g8", 8 }, { "g9", 9 }, { "sp", 14 }, };
static enum_fields _sym312 = { _sym311 , 13 };

// For field GY_SP_H
static enum_field _sym313[] = { { "H", 12 }, { "g0", 0 }, { "g1", 1 }, { "g10", 10 }, { "g11", 11 }, { "g2", 2 }, { "g3", 3 }, { "g4", 4 }, { "g5", 5 }, { "g6", 6 }, { "g7", 7 }, { "g8", 8 }, { "g9", 9 }, { "sp", 14 }, };
static enum_fields _sym314 = { _sym313 , 14 };

// For field GY_SP_H_imp_bits__11_8_
static enum_field _sym315[] = { { "H", 12 }, { "g0", 0 }, { "g1", 1 }, { "g10", 10 }, { "g11", 11 }, { "g2", 2 }, { "g3", 3 }, { "g4", 4 }, { "g5", 5 }, { "g6", 6 }, { "g7", 7 }, { "g8", 8 }, { "g9", 9 }, { "sp", 14 }, };
static enum_fields _sym316 = { _sym315 , 14 };

// For field GY_SP_NZVC
static enum_field _sym317[] = { { "cc", 13 }, { "g0", 0 }, { "g1", 1 }, { "g10", 10 }, { "g11", 11 }, { "g2", 2 }, { "g3", 3 }, { "g4", 4 }, { "g5", 5 }, { "g6", 6 }, { "g7", 7 }, { "g8", 8 }, { "g9", 9 }, { "sp", 14 }, };
static enum_fields _sym318 = { _sym317 , 14 };

// For field GY_SP_imp_bits__11_8_
static enum_field _sym319[] = { { "g0", 0 }, { "g1", 1 }, { "g10", 10 }, { "g11", 11 }, { "g2", 2 }, { "g3", 3 }, { "g4", 4 }, { "g5", 5 }, { "g6", 6 }, { "g7", 7 }, { "g8", 8 }, { "g9", 9 }, { "sp", 14 }, };
static enum_fields _sym320 = { _sym319 , 13 };

// For field GY_SP_imp_bits__39_36_
static enum_field _sym321[] = { { "g0", 0 }, { "g1", 1 }, { "g10", 10 }, { "g11", 11 }, { "g2", 2 }, { "g3", 3 }, { "g4", 4 }, { "g5", 5 }, { "g6", 6 }, { "g7", 7 }, { "g8", 8 }, { "g9", 9 }, { "sp", 14 }, };
static enum_fields _sym322 = { _sym321 , 13 };

// For field GY_imp_bits__11_8_
static enum_field _sym323[] = { { "g0", 0 }, { "g1", 1 }, { "g10", 10 }, { "g11", 11 }, { "g2", 2 }, { "g3", 3 }, { "g4", 4 }, { "g5", 5 }, { "g6", 6 }, { "g7", 7 }, { "g8", 8 }, { "g9", 9 }, };
static enum_fields _sym324 = { _sym323 , 12 };

// For field GY_imp_bits__21_18_
static enum_field _sym325[] = { { "g0", 0 }, { "g1", 1 }, { "g10", 10 }, { "g11", 11 }, { "g2", 2 }, { "g3", 3 }, { "g4", 4 }, { "g5", 5 }, { "g6", 6 }, { "g7", 7 }, { "g8", 8 }, { "g9", 9 }, };
static enum_fields _sym326 = { _sym325 , 12 };

// For field GY_imp_bits__39_36_
static enum_field _sym327[] = { { "g0", 0 }, { "g1", 1 }, { "g10", 10 }, { "g11", 11 }, { "g2", 2 }, { "g3", 3 }, { "g4", 4 }, { "g5", 5 }, { "g6", 6 }, { "g7", 7 }, { "g8", 8 }, { "g9", 9 }, };
static enum_fields _sym328 = { _sym327 , 12 };

// For field GY_imp_bits__7_4_
static enum_field _sym329[] = { { "g0", 0 }, { "g1", 1 }, { "g10", 10 }, { "g11", 11 }, { "g2", 2 }, { "g3", 3 }, { "g4", 4 }, { "g5", 5 }, { "g6", 6 }, { "g7", 7 }, { "g8", 8 }, { "g9", 9 }, };
static enum_fields _sym330 = { _sym329 , 12 };

// For field GZ
static enum_field _sym331[] = { { "g0", 0 }, { "g1", 1 }, { "g10", 10 }, { "g11", 11 }, { "g2", 2 }, { "g3", 3 }, { "g4", 4 }, { "g5", 5 }, { "g6", 6 }, { "g7", 7 }, { "g8", 8 }, { "g9", 9 }, };
static enum_fields _sym332 = { _sym331 , 12 };

// For field GZ_SP
static enum_field _sym333[] = { { "g0", 0 }, { "g1", 1 }, { "g10", 10 }, { "g11", 11 }, { "g2", 2 }, { "g3", 3 }, { "g4", 4 }, { "g5", 5 }, { "g6", 6 }, { "g7", 7 }, { "g8", 8 }, { "g9", 9 }, { "sp", 14 }, };
static enum_fields _sym334 = { _sym333 , 13 };

// For field GZ_SP_NZVC
static enum_field _sym335[] = { { "cc", 13 }, { "g0", 0 }, { "g1", 1 }, { "g10", 10 }, { "g11", 11 }, { "g2", 2 }, { "g3", 3 }, { "g4", 4 }, { "g5", 5 }, { "g6", 6 }, { "g7", 7 }, { "g8", 8 }, { "g9", 9 }, { "sp", 14 }, };
static enum_fields _sym336 = { _sym335 , 14 };

// For field GZ_SP_NZVC_imp_bits__3_0_
static enum_field _sym337[] = { { "cc", 13 }, { "g0", 0 }, { "g1", 1 }, { "g10", 10 }, { "g11", 11 }, { "g2", 2 }, { "g3", 3 }, { "g4", 4 }, { "g5", 5 }, { "g6", 6 }, { "g7", 7 }, { "g8", 8 }, { "g9", 9 }, { "sp", 14 }, };
static enum_fields _sym338 = { _sym337 , 14 };

// For field GZ_SP_imp_bits__3_0_
static enum_field _sym339[] = { { "g0", 0 }, { "g1", 1 }, { "g10", 10 }, { "g11", 11 }, { "g2", 2 }, { "g3", 3 }, { "g4", 4 }, { "g5", 5 }, { "g6", 6 }, { "g7", 7 }, { "g8", 8 }, { "g9", 9 }, { "sp", 14 }, };
static enum_fields _sym340 = { _sym339 , 13 };

// For field GZ_imp_bits__11_8_
static enum_field _sym341[] = { { "g0", 0 }, { "g1", 1 }, { "g10", 10 }, { "g11", 11 }, { "g2", 2 }, { "g3", 3 }, { "g4", 4 }, { "g5", 5 }, { "g6", 6 }, { "g7", 7 }, { "g8", 8 }, { "g9", 9 }, };
static enum_fields _sym342 = { _sym341 , 12 };

// For field GZ_imp_bits__21_18_
static enum_field _sym343[] = { { "g0", 0 }, { "g1", 1 }, { "g10", 10 }, { "g11", 11 }, { "g2", 2 }, { "g3", 3 }, { "g4", 4 }, { "g5", 5 }, { "g6", 6 }, { "g7", 7 }, { "g8", 8 }, { "g9", 9 }, };
static enum_fields _sym344 = { _sym343 , 12 };

// For field GZ_imp_bits__3_0_
static enum_field _sym345[] = { { "g0", 0 }, { "g1", 1 }, { "g10", 10 }, { "g11", 11 }, { "g2", 2 }, { "g3", 3 }, { "g4", 4 }, { "g5", 5 }, { "g6", 6 }, { "g7", 7 }, { "g8", 8 }, { "g9", 9 }, };
static enum_fields _sym346 = { _sym345 , 12 };

// For field LINE1b
static enum_field _sym347[] = { { "", 0 }, { ".laddr", 1 }, };
static enum_fields _sym348 = { _sym347 , 2 };

// For field LINE1b_imp_bits__20_20_
static enum_field _sym349[] = { { "", 0 }, { ".laddr", 1 }, };
static enum_fields _sym350 = { _sym349 , 2 };

// For field LLR_MODE
static enum_field _sym351[] = { { ".llr4", 0 }, { ".llr4half", 1 }, { ".llr8", 2 }, { ".llr8half", 3 }, };
static enum_fields _sym352 = { _sym351 , 4 };

// For field LLR_MODE_imp_bits__1_0_
static enum_field _sym353[] = { { ".llr4", 0 }, { ".llr4half", 1 }, { ".llr8", 2 }, { ".llr8half", 3 }, };
static enum_fields _sym354 = { _sym353 , 4 };

// For field MASK_RAG
static enum_field _sym355[] = { { "rS0", 16 }, { "rS0,rS1", 24 }, { "rS0,rS1,rS2", 28 }, { "rS0,rS1,rS2,rSt", 29 }, { "rS0,rS1,rS2,rV", 30 }, { "rS0,rS1,rS2,rV,rSt", 31 }, { "rS0,rS1,rSt", 25 }, { "rS0,rS1,rV", 26 }, { "rS0,rS1,rV,rSt", 27 }, { "rS0,rS2", 20 }, { "rS0,rS2,rSt", 21 }, { "rS0,rS2,rV", 22 }, { "rS0,rS2,rV,rSt", 23 }, { "rS0,rSt", 17 }, { "rS0,rV", 18 }, { "rS0,rV,rSt", 19 }, { "rS1", 8 }, { "rS1,rS2", 12 }, { "rS1,rS2,rSt", 13 }, { "rS1,rS2,rV", 14 }, { "rS1,rS2,rV,rSt", 15 }, { "rS1,rSt", 9 }, { "rS1,rV", 10 }, { "rS1,rV,rSt", 11 }, { "rS2", 4 }, { "rS2,rSt", 5 }, { "rS2,rV", 6 }, { "rS2,rV,rSt", 7 }, { "rSt", 1 }, { "rV", 2 }, { "rV,rSt", 3 }, };
static enum_fields _sym356 = { _sym355 , 31 };

// For field MASK_RAG_imp_bits__4_0_
static enum_field _sym357[] = { { "rS0", 16 }, { "rS0,rS1", 24 }, { "rS0,rS1,rS2", 28 }, { "rS0,rS1,rS2,rSt", 29 }, { "rS0,rS1,rS2,rV", 30 }, { "rS0,rS1,rS2,rV,rSt", 31 }, { "rS0,rS1,rSt", 25 }, { "rS0,rS1,rV", 26 }, { "rS0,rS1,rV,rSt", 27 }, { "rS0,rS2", 20 }, { "rS0,rS2,rSt", 21 }, { "rS0,rS2,rV", 22 }, { "rS0,rS2,rV,rSt", 23 }, { "rS0,rSt", 17 }, { "rS0,rV", 18 }, { "rS0,rV,rSt", 19 }, { "rS1", 8 }, { "rS1,rS2", 12 }, { "rS1,rS2,rSt", 13 }, { "rS1,rS2,rV", 14 }, { "rS1,rS2,rV,rSt", 15 }, { "rS1,rSt", 9 }, { "rS1,rV", 10 }, { "rS1,rV,rSt", 11 }, { "rS2", 4 }, { "rS2,rSt", 5 }, { "rS2,rV", 6 }, { "rS2,rV,rSt", 7 }, { "rSt", 1 }, { "rV", 2 }, { "rV,rSt", 3 }, };
static enum_fields _sym358 = { _sym357 , 31 };

// For field MASK_VP
static enum_field _sym359[] = { { "VP0", 1 }, { "VP0,VP1", 3 }, { "VP0,VP1,VP2,VP3", 15 }, { "VP1", 2 }, { "VP2", 4 }, { "VP2,VP3", 12 }, { "VP3", 8 }, };
static enum_fields _sym360 = { _sym359 , 7 };

// For field MASK_VP_ALL
static enum_field _sym361[] = { { "VP0", 1 }, { "VP0,VP1", 3 }, { "VP0,VP1,VP2", 7 }, { "VP0,VP1,VP2,VP3", 15 }, { "VP0,VP1,VP3", 11 }, { "VP0,VP2", 5 }, { "VP0,VP2,VP3", 13 }, { "VP0,VP3", 9 }, { "VP1", 2 }, { "VP1,VP2", 6 }, { "VP1,VP2,VP3", 14 }, { "VP1,VP3", 10 }, { "VP2", 4 }, { "VP2,VP3", 12 }, { "VP3", 8 }, };
static enum_fields _sym362 = { _sym361 , 15 };

// For field MASK_VP_ALL_imp_bits__3_0_
static enum_field _sym363[] = { { "VP0", 1 }, { "VP0,VP1", 3 }, { "VP0,VP1,VP2", 7 }, { "VP0,VP1,VP2,VP3", 15 }, { "VP0,VP1,VP3", 11 }, { "VP0,VP2", 5 }, { "VP0,VP2,VP3", 13 }, { "VP0,VP3", 9 }, { "VP1", 2 }, { "VP1,VP2", 6 }, { "VP1,VP2,VP3", 14 }, { "VP1,VP3", 10 }, { "VP2", 4 }, { "VP2,VP3", 12 }, { "VP3", 8 }, };
static enum_fields _sym364 = { _sym363 , 15 };

// For field MASK_VP_imp_bits__12_9_
static enum_field _sym365[] = { { "VP0", 1 }, { "VP0,VP1", 3 }, { "VP0,VP1,VP2,VP3", 15 }, { "VP1", 2 }, { "VP2", 4 }, { "VP2,VP3", 12 }, { "VP3", 8 }, };
static enum_fields _sym366 = { _sym365 , 7 };

// For field RFdes
static enum_field _sym367[] = { { "R0", 0 }, { "R1", 1 }, { "R2", 2 }, { "R3", 3 }, { "R4", 4 }, { "R5", 5 }, { "R6", 6 }, { "R7", 7 }, };
static enum_fields _sym368 = { _sym367 , 8 };

// For field RFdes_imp_bits__2_0_
static enum_field _sym369[] = { { "R0", 0 }, { "R1", 1 }, { "R2", 2 }, { "R3", 3 }, { "R4", 4 }, { "R5", 5 }, { "R6", 6 }, { "R7", 7 }, };
static enum_fields _sym370 = { _sym369 , 8 };

// For field RX
static enum_field _sym371[] = { { "R0", 0 }, { "R1", 1 }, { "R2", 2 }, { "R3", 3 }, { "R4", 4 }, { "R5", 5 }, { "R6", 6 }, { "R7", 7 }, };
static enum_fields _sym372 = { _sym371 , 8 };

// For field RX_imp_bits__2_0_
static enum_field _sym373[] = { { "R0", 0 }, { "R1", 1 }, { "R2", 2 }, { "R3", 3 }, { "R4", 4 }, { "R5", 5 }, { "R6", 6 }, { "R7", 7 }, };
static enum_fields _sym374 = { _sym373 , 8 };

// For field RY
static enum_field _sym375[] = { { "R0", 0 }, { "R1", 1 }, { "R2", 2 }, { "R3", 3 }, { "R4", 4 }, { "R5", 5 }, { "R6", 6 }, { "R7", 7 }, };
static enum_fields _sym376 = { _sym375 , 8 };

// For field RY_imp_bits__5_3_
static enum_field _sym377[] = { { "R0", 0 }, { "R1", 1 }, { "R2", 2 }, { "R3", 3 }, { "R4", 4 }, { "R5", 5 }, { "R6", 6 }, { "R7", 7 }, };
static enum_fields _sym378 = { _sym377 , 8 };

// For field S0_CONJ
static enum_field _sym379[] = { { "", 0 }, { "S0conj", 1 }, };
static enum_fields _sym380 = { _sym379 , 2 };

// For field S0_MODE
static enum_field _sym381[] = { { "S0abs", 12 }, { "S0cplx1", 14 }, { "S0fft1", 11 }, { "S0fft2", 10 }, { "S0fft3", 9 }, { "S0fft4", 6 }, { "S0fft5", 7 }, { "S0fftn", 8 }, { "S0group2nc", 9 }, { "S0group2nr", 8 }, { "S0hlinecplx", 1 }, { "S0hword", 2 }, { "S0i1i1r1r1", 4 }, { "S0i1r1i1r1", 3 }, { "S0nop", 0 }, { "S0real1", 6 }, { "S0straight", 5 }, { "S0word", 10 }, { "S0zeros", 7 }, };
static enum_fields _sym382 = { _sym381 , 19 };

// For field S0_SIGN
static enum_field _sym383[] = { { "", 0 }, { "S0chs", 1 }, };
static enum_fields _sym384 = { _sym383 , 2 };

// For field S1_MODE
static enum_field _sym385[] = { { "S1cgu_hlinecplx", 16 }, { "S1cgu_i2i1r2r1", 18 }, { "S1cgu_r2c_im0", 28 }, { "S1cgu_r2c_re0", 30 }, { "S1cgu_straight", 20 }, { "S1cplx1", 6 }, { "S1cplx_conj", 13 }, { "S1hlinecplx", 1 }, { "S1i2i1r2r1", 2 }, { "S1interp2nc", 25 }, { "S1interp2nr", 24 }, { "S1nco", 11 }, { "S1nop", 0 }, { "S1qline", 3 }, { "S1r2c", 8 }, { "S1r2c_conj", 9 }, { "S1r2c_im0", 12 }, { "S1r2c_re0", 14 }, { "S1real1", 7 }, { "S1real_conj", 10 }, { "S1straight", 4 }, { "S1zeros", 23 }, };
static enum_fields _sym386 = { _sym385 , 22 };

// For field S2_MODE
static enum_field _sym387[] = { { "S2cplx1", 6 }, { "S2fft1", 7 }, { "S2fft2", 6 }, { "S2fft3", 5 }, { "S2fft4", 2 }, { "S2fft5", 3 }, { "S2fftn", 4 }, { "S2hlinecplx", 1 }, { "S2i1i2r1r2", 5 }, { "S2i1r1i1r1", 4 }, { "S2nop", 0 }, { "S2real1", 2 }, { "S2straight", 7 }, { "S2zeros", 3 }, };
static enum_fields _sym388 = { _sym387 , 14 };

// For field SIGN_COND
static enum_field _sym389[] = { { ".s.al", 0 }, { ".s.cc", 14 }, { ".s.clr", 4 }, { ".s.cs", 1 }, { ".s.eq", 4 }, { ".s.ge", 5 }, { ".s.gt", 6 }, { ".s.hi", 3 }, { ".s.hs", 14 }, { ".s.le", 9 }, { ".s.lo", 1 }, { ".s.ls", 12 }, { ".s.lt", 10 }, { ".s.mi", 8 }, { ".s.ne", 11 }, { ".s.nv", 15 }, { ".s.pl", 7 }, { ".s.set", 11 }, { ".s.vc", 13 }, { ".s.vs", 2 }, { ".s.xc", 15 }, };
static enum_fields _sym390 = { _sym389 , 21 };

// For field UCC_FIELD
static enum_field _sym391[] = { { "", 0 }, { ".ucc", 1 }, };
static enum_fields _sym392 = { _sym391 , 2 };

// For field UCC_FIELD_imp_bits__20_20_
static enum_field _sym393[] = { { "", 0 }, { ".ucc", 1 }, };
static enum_fields _sym394 = { _sym393 , 2 };

// For field UCC_FIELD_imp_bits__21_21_
static enum_field _sym395[] = { { "", 0 }, { ".ucc", 1 }, };
static enum_fields _sym396 = { _sym395 , 2 };

// For field UCC_FIELD_imp_bits__47_47_
static enum_field _sym397[] = { { "", 0 }, { ".ucc", 1 }, };
static enum_fields _sym398 = { _sym397 , 2 };

// For field UNSIGN_SIGN
static enum_field _sym399[] = { { "", 0 }, { ".s", 1 }, };
static enum_fields _sym400 = { _sym399 , 2 };

// For field UNSIGN_SIGN_imp_bits__20_20_
static enum_field _sym401[] = { { "", 0 }, { ".s", 1 }, };
static enum_fields _sym402 = { _sym401 , 2 };

// For field VPC_VPA
static enum_field _sym403[] = { { ".uvp", 4 }, { ".uvp.vpnz", 6 }, { ".uvp.vpz", 7 }, { ".vpnz", 2 }, { ".vpz", 3 }, };
static enum_fields _sym404 = { _sym403 , 5 };

// For field VPC_VPA_imp_bits__10_8_
static enum_field _sym405[] = { { ".uvp", 4 }, { ".uvp.vpnz", 6 }, { ".uvp.vpz", 7 }, { ".vpnz", 2 }, { ".vpz", 3 }, };
static enum_fields _sym406 = { _sym405 , 5 };

// For field VPRegPair
static enum_field _sym407[] = { { "VP[1:0]", 0 }, { "VP[3:2]", 1 }, };
static enum_fields _sym408 = { _sym407 , 2 };

// For field VPRegPair_imp_bits__0_0_
static enum_field _sym409[] = { { "VP[1:0]", 0 }, { "VP[3:2]", 1 }, };
static enum_fields _sym410 = { _sym409 , 2 };

// For field VPRegPair_imp_bits__4_4_
static enum_field _sym411[] = { { "VP[1:0]", 0 }, { "VP[3:2]", 1 }, };
static enum_fields _sym412 = { _sym411 , 2 };

// For field VPX
static enum_field _sym413[] = { { "VP0", 0 }, { "VP1", 1 }, { "VP2", 2 }, { "VP3", 3 }, };
static enum_fields _sym414 = { _sym413 , 4 };

// For field VPX_imp_bits__9_8_
static enum_field _sym415[] = { { "VP0", 0 }, { "VP1", 1 }, { "VP2", 2 }, { "VP3", 3 }, };
static enum_fields _sym416 = { _sym415 , 4 };

// For field VPY
static enum_field _sym417[] = { { "VP0", 0 }, { "VP1", 1 }, { "VP2", 2 }, { "VP3", 3 }, };
static enum_fields _sym418 = { _sym417 , 4 };

// For field VPY_imp_bits__7_6_
static enum_field _sym419[] = { { "VP0", 0 }, { "VP1", 1 }, { "VP2", 2 }, { "VP3", 3 }, };
static enum_fields _sym420 = { _sym419 , 4 };

// For field VPZ
static enum_field _sym421[] = { { "VP0", 0 }, { "VP1", 1 }, { "VP2", 2 }, { "VP3", 3 }, };
static enum_fields _sym422 = { _sym421 , 4 };

// For field VPZ_imp_bits__5_4_
static enum_field _sym423[] = { { "VP0", 0 }, { "VP1", 1 }, { "VP2", 2 }, { "VP3", 3 }, };
static enum_fields _sym424 = { _sym423 , 4 };

// For field VP_OFFSET
static enum_field _sym425[] = { { "0", 0 }, { "1", 1 }, { "2", 2 }, { "4", 3 }, };
static enum_fields _sym426 = { _sym425 , 4 };

// For field XTRM_VALUE_INDEX
static enum_field _sym427[] = { { "index", 0 }, { "value", 1 }, };
static enum_fields _sym428 = { _sym427 , 2 };

// For field XTRM_VALUE_INDEX_imp_bits__6_6_
static enum_field _sym429[] = { { "index", 0 }, { "value", 1 }, };
static enum_fields _sym430 = { _sym429 , 2 };

// For field Z
static enum_field _sym431[] = { { "", 0 }, { ".z", 1 }, };
static enum_fields _sym432 = { _sym431 , 2 };

// For field Z_imp_bits__20_20_
static enum_field _sym433[] = { { "", 0 }, { ".z", 1 }, };
static enum_fields _sym434 = { _sym433 , 2 };

// For field rX
static enum_field _sym435[] = { { "rS0", 4 }, { "rS1", 3 }, { "rS2", 2 }, { "rSt", 0 }, { "rV", 1 }, };
static enum_fields _sym436 = { _sym435 , 5 };

// For field rX_imp_bits__14_12_
static enum_field _sym437[] = { { "rS0", 4 }, { "rS1", 3 }, { "rS2", 2 }, { "rSt", 0 }, { "rV", 1 }, };
static enum_fields _sym438 = { _sym437 , 5 };

// For field rX_imp_bits__2_0_
static enum_field _sym439[] = { { "rS0", 4 }, { "rS1", 3 }, { "rS2", 2 }, { "rSt", 0 }, { "rV", 1 }, };
static enum_fields _sym440 = { _sym439 , 5 };

// For field sex
static enum_field _sym441[] = { { "", 0 }, { ".s", 1 }, };
static enum_fields _sym442 = { _sym441 , 2 };

// For field sex_imp_bits__22_22_
static enum_field _sym443[] = { { "", 0 }, { ".s", 1 }, };
static enum_fields _sym444 = { _sym443 , 2 };

// Instruction operands.
static struct adl_field adl_operands [] = {
  {"A0",0,0,1,0,0,0,-1,-1,0,-1,0,&_sym2,0},	// 0
  {"A0_M_width_58",1,1,1,set_A0_M_width_58,clear_A0_M_width_58,0,-1,-1,0,-1,0,&_sym4,0},	// 1
  {"A1",2,2,1,0,0,0,-1,-1,0,-1,0,&_sym6,0},	// 2
  {"A10",3,3,1,0,0,0,-1,-1,0,-1,0,&_sym8,0},	// 3
  {"A10_M_width_58",4,4,1,set_A10_M_width_58,clear_A10_M_width_58,0,-1,-1,0,-1,0,&_sym10,0},	// 4
  {"A11",5,5,1,0,0,0,-1,-1,0,-1,0,&_sym12,0},	// 5
  {"A11_M_width_58",6,6,1,set_A11_M_width_58,clear_A11_M_width_58,0,-1,-1,0,-1,0,&_sym14,0},	// 6
  {"A12",7,7,1,0,0,0,-1,-1,0,-1,0,&_sym16,0},	// 7
  {"A12_M_width_58",8,8,1,set_A12_M_width_58,clear_A12_M_width_58,0,-1,-1,0,-1,0,&_sym18,0},	// 8
  {"A13",9,9,1,0,0,0,-1,-1,0,-1,0,&_sym20,0},	// 9
  {"A13_M_width_58",10,10,1,set_A13_M_width_58,clear_A13_M_width_58,0,-1,-1,0,-1,0,&_sym22,0},	// 10
  {"A14",11,11,1,0,0,0,-1,-1,0,-1,0,&_sym24,0},	// 11
  {"A14_M_width_58",12,12,1,set_A14_M_width_58,clear_A14_M_width_58,0,-1,-1,0,-1,0,&_sym26,0},	// 12
  {"A15",13,13,1,0,0,0,-1,-1,0,-1,0,&_sym28,0},	// 13
  {"A15_M_width_58",14,14,1,set_A15_M_width_58,clear_A15_M_width_58,0,-1,-1,0,-1,0,&_sym30,0},	// 14
  {"A16",15,15,1,0,0,0,-1,-1,0,-1,0,&_sym32,0},	// 15
  {"A16_M_width_58",16,16,1,set_A16_M_width_58,clear_A16_M_width_58,0,-1,-1,0,-1,0,&_sym34,0},	// 16
  {"A17",17,17,1,0,0,0,-1,-1,0,-1,0,&_sym36,0},	// 17
  {"A17_M_width_58",18,18,1,set_A17_M_width_58,clear_A17_M_width_58,0,-1,-1,0,-1,0,&_sym38,0},	// 18
  {"A18",19,19,1,0,0,0,-1,-1,0,-1,0,&_sym40,0},	// 19
  {"A18_M_width_58",20,20,1,set_A18_M_width_58,clear_A18_M_width_58,0,-1,-1,0,-1,0,&_sym42,0},	// 20
  {"A19",21,21,1,0,0,0,-1,-1,0,-1,0,&_sym44,0},	// 21
  {"A19_M_width_58",22,22,1,set_A19_M_width_58,clear_A19_M_width_58,0,-1,-1,0,-1,0,&_sym46,0},	// 22
  {"A1_M_width_58",23,23,1,set_A1_M_width_58,clear_A1_M_width_58,0,-1,-1,0,-1,0,&_sym48,0},	// 23
  {"A2",24,24,1,0,0,0,-1,-1,0,-1,0,&_sym50,0},	// 24
  {"A2_M_width_58",25,25,1,set_A2_M_width_58,clear_A2_M_width_58,0,-1,-1,0,-1,0,&_sym52,0},	// 25
  {"A3",26,26,1,0,0,0,-1,-1,0,-1,0,&_sym54,0},	// 26
  {"A3_M_width_58",27,27,1,set_A3_M_width_58,clear_A3_M_width_58,0,-1,-1,0,-1,0,&_sym56,0},	// 27
  {"A4",28,28,1,0,0,0,-1,-1,0,-1,0,&_sym58,0},	// 28
  {"A4_M_width_58",29,29,1,set_A4_M_width_58,clear_A4_M_width_58,0,-1,-1,0,-1,0,&_sym60,0},	// 29
  {"A5",30,30,1,0,0,0,-1,-1,0,-1,0,&_sym62,0},	// 30
  {"A5_M_width_58",31,31,1,set_A5_M_width_58,clear_A5_M_width_58,0,-1,-1,0,-1,0,&_sym64,0},	// 31
  {"A6",32,32,1,0,0,0,-1,-1,0,-1,0,&_sym66,0},	// 32
  {"A6_M_width_58",33,33,1,set_A6_M_width_58,clear_A6_M_width_58,0,-1,-1,0,-1,0,&_sym68,0},	// 33
  {"A7",34,34,1,0,0,0,-1,-1,0,-1,0,&_sym70,0},	// 34
  {"A7_M_width_58",35,35,1,set_A7_M_width_58,clear_A7_M_width_58,0,-1,-1,0,-1,0,&_sym72,0},	// 35
  {"A8",36,36,1,0,0,0,-1,-1,0,-1,0,&_sym74,0},	// 36
  {"A8_M_width_58",37,37,1,set_A8_M_width_58,clear_A8_M_width_58,0,-1,-1,0,-1,0,&_sym76,0},	// 37
  {"A9",38,38,1,0,0,0,-1,-1,0,-1,0,&_sym78,0},	// 38
  {"A9_M_width_58",39,39,1,set_A9_M_width_58,clear_A9_M_width_58,0,-1,-1,0,-1,0,&_sym80,0},	// 39
  {"AAsubAM",40,40,1,0,0,0,-1,-1,0,-1,0,&_sym82,0},	// 40
  {"AAsubAM_imp_bits__20_20__width_29",40,40,1,set_AAsubAM_imp_bits__20_20__width_29,clear_AAsubAM_imp_bits__20_20__width_29,0,-1,-1,0,-1,0,&_sym84,0},	// 41
  {"AX",42,42,5,0,0,0,-1,-1,0,-1,0,&_sym86,0},	// 42
  {"AXG",43,43,5,0,0,0,-1,-1,0,-1,0,&_sym88,0},	// 43
  {"AXG_imp_bits__14_10__width_19",43,43,5,set_AXG_imp_bits__14_10__width_19,clear_AXG_imp_bits__14_10__width_19,0,-1,-1,0,-1,0,&_sym90,0},	// 44
  {"AXG_imp_bits__17_13__width_29",43,43,5,set_AXG_imp_bits__17_13__width_29,clear_AXG_imp_bits__17_13__width_29,0,-1,-1,0,-1,0,&_sym92,0},	// 45
  {"AXG_imp_bits__26_22__width_36",43,43,5,set_AXG_imp_bits__26_22__width_36,clear_AXG_imp_bits__26_22__width_36,0,-1,-1,0,-1,0,&_sym94,0},	// 46
  {"AXG_imp_bits__27_23__width_36",43,43,5,set_AXG_imp_bits__27_23__width_36,clear_AXG_imp_bits__27_23__width_36,0,-1,-1,0,-1,0,&_sym96,0},	// 47
  {"AXG_imp_bits__29_25__width_36",43,43,5,set_AXG_imp_bits__29_25__width_36,clear_AXG_imp_bits__29_25__width_36,0,-1,-1,0,-1,0,&_sym98,0},	// 48
  {"AXG_imp_bits__4_0__width_17",43,43,5,set_AXG_imp_bits__4_0__width_17,clear_AXG_imp_bits__4_0__width_17,0,-1,-1,0,-1,0,&_sym100,0},	// 49
  {"AXG_imp_bits__4_0__width_29",43,43,5,set_AXG_imp_bits__4_0__width_29,clear_AXG_imp_bits__4_0__width_29,0,-1,-1,0,-1,0,&_sym100,0},	// 50
  {"AXG_imp_bits__4_0__width_36",43,43,5,set_AXG_imp_bits__4_0__width_36,clear_AXG_imp_bits__4_0__width_36,0,-1,-1,0,-1,0,&_sym100,0},	// 51
  {"AXG_imp_bits__51_47__width_58",43,43,5,set_AXG_imp_bits__51_47__width_58,clear_AXG_imp_bits__51_47__width_58,0,-1,-1,0,-1,0,&_sym102,0},	// 52
  {"AXG_imp_bits__9_5__width_17",43,43,5,set_AXG_imp_bits__9_5__width_17,clear_AXG_imp_bits__9_5__width_17,0,-1,-1,0,-1,0,&_sym104,0},	// 53
  {"AX_imp_bits__14_10__width_19",42,42,5,set_AX_imp_bits__14_10__width_19,clear_AX_imp_bits__14_10__width_19,0,-1,-1,0,-1,0,&_sym106,0},	// 54
  {"AX_imp_bits__25_21__width_36",42,42,5,set_AX_imp_bits__25_21__width_36,clear_AX_imp_bits__25_21__width_36,0,-1,-1,0,-1,0,&_sym108,0},	// 55
  {"AX_imp_bits__30_26__width_36",42,42,5,set_AX_imp_bits__30_26__width_36,clear_AX_imp_bits__30_26__width_36,0,-1,-1,0,-1,0,&_sym110,0},	// 56
  {"AX_imp_bits__4_0__width_29",42,42,5,set_AX_imp_bits__4_0__width_29,clear_AX_imp_bits__4_0__width_29,0,-1,-1,0,-1,0,&_sym112,0},	// 57
  {"AY",56,58,5,0,0,0,-1,-1,0,-1,0,&_sym114,0},	// 58
  {"AYG",57,59,5,0,0,0,-1,-1,0,-1,0,&_sym116,0},	// 59
  {"AYG_imp_bits__17_13__width_29",57,59,5,set_AYG_imp_bits__17_13__width_29,clear_AYG_imp_bits__17_13__width_29,0,-1,-1,0,-1,0,&_sym118,0},	// 60
  {"AYG_imp_bits__22_18__width_36",57,59,5,set_AYG_imp_bits__22_18__width_36,clear_AYG_imp_bits__22_18__width_36,0,-1,-1,0,-1,0,&_sym120,0},	// 61
  {"AYG_imp_bits__4_0__width_17",57,59,5,set_AYG_imp_bits__4_0__width_17,clear_AYG_imp_bits__4_0__width_17,0,-1,-1,0,-1,0,&_sym122,0},	// 62
  {"AYG_imp_bits__4_0__width_19",57,59,5,set_AYG_imp_bits__4_0__width_19,clear_AYG_imp_bits__4_0__width_19,0,-1,-1,0,-1,0,&_sym122,0},	// 63
  {"AYG_imp_bits__4_0__width_36",57,59,5,set_AYG_imp_bits__4_0__width_36,clear_AYG_imp_bits__4_0__width_36,0,-1,-1,0,-1,0,&_sym122,0},	// 64
  {"AYG_imp_bits__7_3__width_17",57,59,5,set_AYG_imp_bits__7_3__width_17,clear_AYG_imp_bits__7_3__width_17,0,-1,-1,0,-1,0,&_sym124,0},	// 65
  {"AYG_imp_bits__8_4__width_29",57,59,5,set_AYG_imp_bits__8_4__width_29,clear_AYG_imp_bits__8_4__width_29,0,-1,-1,0,-1,0,&_sym126,0},	// 66
  {"AYG_imp_bits__9_5__width_17",57,59,5,set_AYG_imp_bits__9_5__width_17,clear_AYG_imp_bits__9_5__width_17,0,-1,-1,0,-1,0,&_sym128,0},	// 67
  {"AYG_imp_bits__9_5__width_19",57,59,5,set_AYG_imp_bits__9_5__width_19,clear_AYG_imp_bits__9_5__width_19,0,-1,-1,0,-1,0,&_sym128,0},	// 68
  {"AY_imp_bits__17_13__width_29",56,58,5,set_AY_imp_bits__17_13__width_29,clear_AY_imp_bits__17_13__width_29,0,-1,-1,0,-1,0,&_sym130,0},	// 69
  {"AY_imp_bits__30_26__width_36",56,58,5,set_AY_imp_bits__30_26__width_36,clear_AY_imp_bits__30_26__width_36,0,-1,-1,0,-1,0,&_sym132,0},	// 70
  {"AY_imp_bits__8_4__width_17",56,58,5,set_AY_imp_bits__8_4__width_17,clear_AY_imp_bits__8_4__width_17,0,-1,-1,0,-1,0,&_sym134,0},	// 71
  {"AY_imp_bits__9_5__width_19",56,58,5,set_AY_imp_bits__9_5__width_19,clear_AY_imp_bits__9_5__width_19,0,-1,-1,0,-1,0,&_sym136,0},	// 72
  {"AZ",68,73,5,0,0,0,-1,-1,0,-1,0,&_sym138,0},	// 73
  {"AZG",69,74,5,0,0,0,-1,-1,0,-1,0,&_sym140,0},	// 74
  {"AZ_imp_bits__4_0__width_19",68,73,5,set_AZ_imp_bits__4_0__width_19,clear_AZ_imp_bits__4_0__width_19,0,-1,-1,0,-1,0,&_sym142,0},	// 75
  {"A_RANGE",71,76,2,0,0,0,-1,-1,0,-1,0,&_sym144,0},	// 76
  {"A_RANGE_imp_bits__29_28__width_36",71,76,2,set_A_RANGE_imp_bits__29_28__width_36,clear_A_RANGE_imp_bits__29_28__width_36,0,-1,-1,0,-1,0,&_sym146,0},	// 77
  {"A_ZShort",73,78,3,0,0,0,-1,-1,0,-1,0,&_sym148,0},	// 78
  {"A_ZShort_imp_bits__4_2__width_19",73,78,3,set_A_ZShort_imp_bits__4_2__width_19,clear_A_ZShort_imp_bits__4_2__width_19,0,-1,-1,0,-1,0,&_sym150,0},	// 79
  {"A_fft_size_width_19",76,80,4,set_A_fft_size_width_19,clear_A_fft_size_width_19,0,-1,-1,0,-1,0,0,0},	// 80
  {"A_line_width_19",77,81,1,set_A_line_width_19,clear_A_line_width_19,0,-1,-1,0,-1,0,&_sym154,0},	// 81
  {"A_sub_width_19",78,82,1,set_A_sub_width_19,clear_A_sub_width_19,0,-1,-1,0,-1,0,&_sym156,0},	// 82
  {"A_subLd",79,83,1,0,0,0,-1,-1,0,-1,0,&_sym158,0},	// 83
  {"A_subLd_imp_bits__3_3__width_19",79,83,1,set_A_subLd_imp_bits__3_3__width_19,clear_A_subLd_imp_bits__3_3__width_19,0,-1,-1,0,-1,0,&_sym160,0},	// 84
  {"A_subLd_imp_bits__5_5__width_19",79,83,1,set_A_subLd_imp_bits__5_5__width_19,clear_A_subLd_imp_bits__5_5__width_19,0,-1,-1,0,-1,0,&_sym162,0},	// 85
  {"A_subSt",82,86,1,0,0,0,-1,-1,0,-1,0,&_sym164,0},	// 86
  {"A_subSt_imp_bits__4_4__width_19",82,86,1,set_A_subSt_imp_bits__4_4__width_19,clear_A_subSt_imp_bits__4_4__width_19,0,-1,-1,0,-1,0,&_sym166,0},	// 87
  {"A_subSt_imp_bits__5_5__width_19",82,86,1,set_A_subSt_imp_bits__5_5__width_19,clear_A_subSt_imp_bits__5_5__width_19,0,-1,-1,0,-1,0,&_sym168,0},	// 88
  {"BIT_AREGS_width_29",85,89,1,set_BIT_AREGS_width_29,clear_BIT_AREGS_width_29,0,-1,-1,0,-1,0,0,0},	// 89
  {"BIT_REORDER",86,90,1,0,0,0,-1,-1,0,-1,0,&_sym170,0},	// 90
  {"BIT_REORDER_imp_bits__3_3__width_19",86,90,1,set_BIT_REORDER_imp_bits__3_3__width_19,clear_BIT_REORDER_imp_bits__3_3__width_19,0,-1,-1,0,-1,0,&_sym172,0},	// 91
  {"B_INSTR_CNT_width_17",88,92,5,set_B_INSTR_CNT_width_17,clear_B_INSTR_CNT_width_17,0,-1,-1,0,-1,0,0,0},	// 92
  {"B_INSTR_CNT_1",89,93,6,0,0,0,-1,-1,0,-1,0,0,0},	// 93
  {"B_LABEL_LOOP_BEGIN",90,94,25,0,0,0,-1,(BFD_RELOC_UNUSED + 1),0,64,0,0,0},	// 94
  {"B_LABEL_LOOP_END",91,95,25,0,0,0,-1,(BFD_RELOC_UNUSED + 2),0,64,0,0,0},	// 95
  {"B_line_width_17",92,96,1,set_B_line_width_17,clear_B_line_width_17,0,-1,-1,0,-1,0,&_sym174,0},	// 96
  {"B_sub_width_17",93,97,1,set_B_sub_width_17,clear_B_sub_width_17,0,-1,-1,0,-1,0,&_sym176,0},	// 97
  {"B_xline_width_17",94,98,1,set_B_xline_width_17,clear_B_xline_width_17,0,-1,-1,0,-1,0,0,0},	// 98
  {"Bl_c_reg_width_17",95,99,8,set_Bl_c_reg_width_17,clear_Bl_c_reg_width_17,0,-1,-1,0,-1,0,0,0},	// 99
  {"Bs_AUprec_width_17",96,100,3,set_Bs_AUprec_width_17,clear_Bs_AUprec_width_17,0,-1,-1,0,-1,0,&_sym178,0},	// 100
  {"Bs_AUprec_imp_bits__10_10_x_1_0__width_17",96,100,3,set_Bs_AUprec_imp_bits__10_10_x_1_0__width_17,clear_Bs_AUprec_imp_bits__10_10_x_1_0__width_17,0,-1,-1,0,-1,0,&_sym180,0},	// 101
  {"Bs_S0prec_width_17",98,102,2,set_Bs_S0prec_width_17,clear_Bs_S0prec_width_17,0,-1,-1,0,-1,0,&_sym182,0},	// 102
  {"Bs_S1prec_width_17",99,103,2,set_Bs_S1prec_width_17,clear_Bs_S1prec_width_17,0,-1,-1,0,-1,0,&_sym184,0},	// 103
  {"Bs_S2prec_width_17",100,104,2,set_Bs_S2prec_width_17,clear_Bs_S2prec_width_17,0,-1,-1,0,-1,0,&_sym186,0},	// 104
  {"Bs_Vprec_width_17",101,105,2,set_Bs_Vprec_width_17,clear_Bs_Vprec_width_17,0,-1,-1,0,-1,0,&_sym188,0},	// 105
  {"Bs_cgu_reg_width_17",103,106,4,set_Bs_cgu_reg_width_17,clear_Bs_cgu_reg_width_17,0,-1,-1,0,-1,0,&_sym192,0},	// 106
  {"Bs_even_width_17",104,107,1,set_Bs_even_width_17,clear_Bs_even_width_17,0,-1,-1,0,-1,0,&_sym194,0},	// 107
  {"Bs_ipg_width_17",105,108,2,set_Bs_ipg_width_17,clear_Bs_ipg_width_17,0,-1,-1,0,-1,0,0,0},	// 108
  {"Bs_lt_mode_width_17",106,109,5,set_Bs_lt_mode_width_17,clear_Bs_lt_mode_width_17,0,-1,-1,0,-1,0,&_sym196,0},	// 109
  {"Bs_min_width_17",107,110,1,set_Bs_min_width_17,clear_Bs_min_width_17,0,-1,-1,0,-1,0,&_sym198,0},	// 110
  {"Bs_rpg_width_17",109,111,2,set_Bs_rpg_width_17,clear_Bs_rpg_width_17,0,-1,-1,0,-1,0,0,0},	// 111
  {"Bs_rt_mode_width_17",110,112,6,set_Bs_rt_mode_width_17,clear_Bs_rt_mode_width_17,0,-1,-1,0,-1,0,&_sym202,0},	// 112
  {"Bs_signed_width_17",111,113,1,set_Bs_signed_width_17,clear_Bs_signed_width_17,0,-1,-1,0,-1,0,&_sym204,0},	// 113
  {"CGU_MODE_OVSF_CONJ",112,114,11,0,0,0,-1,-1,0,-1,0,0,0},	// 114
  {"CGU_MODE_OVSF_CONJ_imp_bits__10_0__width_17",112,114,11,set_CGU_MODE_OVSF_CONJ_imp_bits__10_0__width_17,clear_CGU_MODE_OVSF_CONJ_imp_bits__10_0__width_17,0,-1,-1,0,-1,0,0,0},	// 115
  {"COND",114,116,4,0,0,0,-1,-1,0,-1,0,&_sym206,0},	// 116
  {"COND_AL",115,117,4,0,0,0,-1,-1,0,-1,0,&_sym208,0},	// 117
  {"COND_imp_bits__19_16__width_29",114,116,4,set_COND_imp_bits__19_16__width_29,clear_COND_imp_bits__19_16__width_29,0,-1,-1,0,-1,0,&_sym210,0},	// 118
  {"COND_imp_bits__43_40__width_58",114,116,4,set_COND_imp_bits__43_40__width_58,clear_COND_imp_bits__43_40__width_58,0,-1,-1,0,-1,0,&_sym212,0},	// 119
  {"CREG_ADDR_FIELD",118,120,8,0,0,0,-1,-1,0,-1,0,0,0},	// 120
  {"CREG_ADDR_FIELD_imp_bits__11_4__width_29",118,120,8,set_CREG_ADDR_FIELD_imp_bits__11_4__width_29,clear_CREG_ADDR_FIELD_imp_bits__11_4__width_29,0,-1,-1,0,-1,0,0,0},	// 121
  {"C_BEGIN_width_36",120,122,11,set_C_BEGIN_width_36,clear_C_BEGIN_width_36,0,-1,-1,0,-1,0,0,0},	// 122
  {"C_END_width_36",121,123,11,set_C_END_width_36,clear_C_END_width_36,0,-1,-1,0,-1,0,0,0},	// 123
  {"C_INSTR_CNT_width_36",122,124,10,set_C_INSTR_CNT_width_36,clear_C_INSTR_CNT_width_36,0,-1,-1,0,-1,0,0,0},	// 124
  {"C_INSTR_CNT_1",123,125,11,0,0,0,-1,-1,0,-1,0,0,0},	// 125
  {"C_ITER_CNT_width_36",124,126,16,set_C_ITER_CNT_width_36,clear_C_ITER_CNT_width_36,0,-1,-1,0,-1,0,0,0},	// 126
  {"C_ITER_CNT_1",125,127,17,0,0,0,-1,-1,0,-1,0,0,0},	// 127
  {"C_ITER_CNT_SHORT",126,128,11,0,0,0,-1,-1,0,-1,0,0,0},	// 128
  {"C_ITER_CNT_SHORT_1",127,129,12,0,0,0,-1,-1,0,-1,0,0,0},	// 129
  {"C_ITER_CNT_SHORT_imp_bits__10_0__width_17",126,128,11,set_C_ITER_CNT_SHORT_imp_bits__10_0__width_17,clear_C_ITER_CNT_SHORT_imp_bits__10_0__width_17,0,-1,-1,0,-1,0,0,0},	// 130
  {"C_au_width_36",129,131,4,set_C_au_width_36,clear_C_au_width_36,0,-1,-1,0,-1,0,&_sym214,0},	// 131
  {"C_cc_width_36",130,132,4,set_C_cc_width_36,clear_C_cc_width_36,0,-1,-1,0,-1,0,&_sym216,0},	// 132
  {"DSEX_width_58",131,133,1,set_DSEX_width_58,clear_DSEX_width_58,0,-1,-1,0,-1,0,&_sym218,0},	// 133
  {"DSIZE_width_58",132,134,2,set_DSIZE_width_58,clear_DSIZE_width_58,0,-1,-1,0,-1,0,&_sym220,0},	// 134
  {"D_IMAGis16_width_58",133,135,16,set_D_IMAGis16_width_58,clear_D_IMAGis16_width_58,0,-1,-1,0,-1,0,0,0},	// 135
  {"D_REALis16_width_58",134,136,16,set_D_REALis16_width_58,clear_D_REALis16_width_58,0,-1,-1,0,-1,0,0,0},	// 136
  {"D_nco_mode_width_58",135,137,2,set_D_nco_mode_width_58,clear_D_nco_mode_width_58,0,-1,-1,0,-1,0,&_sym222,0},	// 137
  {"D_rS0is11_width_58",136,138,11,set_D_rS0is11_width_58,clear_D_rS0is11_width_58,0,-1,-1,0,-1,0,0,0},	// 138
  {"D_rS0iu11_width_58",137,139,11,set_D_rS0iu11_width_58,clear_D_rS0iu11_width_58,0,-1,-1,0,-1,0,0,0},	// 139
  {"D_rS1is11_width_58",138,140,11,set_D_rS1is11_width_58,clear_D_rS1is11_width_58,0,-1,-1,0,-1,0,0,0},	// 140
  {"D_rS1iu11_width_58",139,141,11,set_D_rS1iu11_width_58,clear_D_rS1iu11_width_58,0,-1,-1,0,-1,0,0,0},	// 141
  {"D_rS2is11_width_58",140,142,11,set_D_rS2is11_width_58,clear_D_rS2is11_width_58,0,-1,-1,0,-1,0,0,0},	// 142
  {"D_rS2iu11_width_58",141,143,11,set_D_rS2iu11_width_58,clear_D_rS2iu11_width_58,0,-1,-1,0,-1,0,0,0},	// 143
  {"D_rStis3_width_58",142,144,3,set_D_rStis3_width_58,clear_D_rStis3_width_58,0,-1,-1,0,-1,0,0,0},	// 144
  {"D_rStiu3_width_58",143,145,3,set_D_rStiu3_width_58,clear_D_rStiu3_width_58,0,-1,-1,0,-1,0,0,0},	// 145
  {"D_rVis11_width_58",144,146,11,set_D_rVis11_width_58,clear_D_rVis11_width_58,0,-1,-1,0,-1,0,0,0},	// 146
  {"D_rViu11_width_58",145,147,11,set_D_rViu11_width_58,clear_D_rViu11_width_58,0,-1,-1,0,-1,0,0,0},	// 147
  {"G0",146,148,1,0,0,0,-1,-1,0,-1,0,&_sym224,0},	// 148
  {"G0_M_width_58",147,149,1,set_G0_M_width_58,clear_G0_M_width_58,0,-1,-1,0,-1,0,&_sym226,0},	// 149
  {"G1",148,150,1,0,0,0,-1,-1,0,-1,0,&_sym228,0},	// 150
  {"G10",149,151,1,0,0,0,-1,-1,0,-1,0,&_sym230,0},	// 151
  {"G10_M_width_58",150,152,1,set_G10_M_width_58,clear_G10_M_width_58,0,-1,-1,0,-1,0,&_sym232,0},	// 152
  {"G11",151,153,1,0,0,0,-1,-1,0,-1,0,&_sym234,0},	// 153
  {"G11_M_width_58",152,154,1,set_G11_M_width_58,clear_G11_M_width_58,0,-1,-1,0,-1,0,&_sym236,0},	// 154
  {"G1_M_width_58",153,155,1,set_G1_M_width_58,clear_G1_M_width_58,0,-1,-1,0,-1,0,&_sym238,0},	// 155
  {"G2",154,156,1,0,0,0,-1,-1,0,-1,0,&_sym240,0},	// 156
  {"G2_M_width_58",155,157,1,set_G2_M_width_58,clear_G2_M_width_58,0,-1,-1,0,-1,0,&_sym242,0},	// 157
  {"G3",156,158,1,0,0,0,-1,-1,0,-1,0,&_sym244,0},	// 158
  {"G3_M_width_58",157,159,1,set_G3_M_width_58,clear_G3_M_width_58,0,-1,-1,0,-1,0,&_sym246,0},	// 159
  {"G4",158,160,1,0,0,0,-1,-1,0,-1,0,&_sym248,0},	// 160
  {"G4_M_width_58",159,161,1,set_G4_M_width_58,clear_G4_M_width_58,0,-1,-1,0,-1,0,&_sym250,0},	// 161
  {"G5",160,162,1,0,0,0,-1,-1,0,-1,0,&_sym252,0},	// 162
  {"G5_M_width_58",161,163,1,set_G5_M_width_58,clear_G5_M_width_58,0,-1,-1,0,-1,0,&_sym254,0},	// 163
  {"G6",162,164,1,0,0,0,-1,-1,0,-1,0,&_sym256,0},	// 164
  {"G6_M_width_58",163,165,1,set_G6_M_width_58,clear_G6_M_width_58,0,-1,-1,0,-1,0,&_sym258,0},	// 165
  {"G7",164,166,1,0,0,0,-1,-1,0,-1,0,&_sym260,0},	// 166
  {"G7_M_width_58",165,167,1,set_G7_M_width_58,clear_G7_M_width_58,0,-1,-1,0,-1,0,&_sym262,0},	// 167
  {"G8",166,168,1,0,0,0,-1,-1,0,-1,0,&_sym264,0},	// 168
  {"G8_M_width_58",167,169,1,set_G8_M_width_58,clear_G8_M_width_58,0,-1,-1,0,-1,0,&_sym266,0},	// 169
  {"G9",168,170,1,0,0,0,-1,-1,0,-1,0,&_sym268,0},	// 170
  {"G9_M_width_58",169,171,1,set_G9_M_width_58,clear_G9_M_width_58,0,-1,-1,0,-1,0,&_sym270,0},	// 171
  {"GX",170,172,4,0,0,0,-1,-1,0,-1,0,&_sym272,0},	// 172
  {"GXY",171,173,4,0,0,0,-1,-1,0,-1,0,&_sym274,0},	// 173
  {"GXYZT",172,174,4,0,0,0,-1,-1,0,-1,0,&_sym276,0},	// 174
  {"GXYZT_imp_bits__3_0__width_17",172,174,4,set_GXYZT_imp_bits__3_0__width_17,clear_GXYZT_imp_bits__3_0__width_17,0,-1,-1,0,-1,0,&_sym278,0},	// 175
  {"GXY_imp_bits__3_0__width_17",171,173,4,set_GXY_imp_bits__3_0__width_17,clear_GXY_imp_bits__3_0__width_17,0,-1,-1,0,-1,0,&_sym280,0},	// 176
  {"GX_SP",175,177,4,0,0,0,-1,-1,0,-1,0,&_sym282,0},	// 177
  {"GX_SP_H",176,178,4,0,0,0,-1,-1,0,-1,0,&_sym284,0},	// 178
  {"GX_SP_H_imp_bits__7_4__width_29",176,178,4,set_GX_SP_H_imp_bits__7_4__width_29,clear_GX_SP_H_imp_bits__7_4__width_29,0,-1,-1,0,-1,0,&_sym286,0},	// 179
  {"GX_SP_NZVC",178,180,4,0,0,0,-1,-1,0,-1,0,&_sym288,0},	// 180
  {"GX_SP_NZVC_imp_bits__7_4__width_29",178,180,4,set_GX_SP_NZVC_imp_bits__7_4__width_29,clear_GX_SP_NZVC_imp_bits__7_4__width_29,0,-1,-1,0,-1,0,&_sym290,0},	// 181
  {"GX_SP_imp_bits__35_32__width_58",175,177,4,set_GX_SP_imp_bits__35_32__width_58,clear_GX_SP_imp_bits__35_32__width_58,0,-1,-1,0,-1,0,&_sym292,0},	// 182
  {"GX_SP_imp_bits__39_36__width_58",175,177,4,set_GX_SP_imp_bits__39_36__width_58,clear_GX_SP_imp_bits__39_36__width_58,0,-1,-1,0,-1,0,&_sym294,0},	// 183
  {"GX_SP_imp_bits__3_0__width_29",175,177,4,set_GX_SP_imp_bits__3_0__width_29,clear_GX_SP_imp_bits__3_0__width_29,0,-1,-1,0,-1,0,&_sym296,0},	// 184
  {"GX_SP_imp_bits__7_4__width_29",175,177,4,set_GX_SP_imp_bits__7_4__width_29,clear_GX_SP_imp_bits__7_4__width_29,0,-1,-1,0,-1,0,&_sym298,0},	// 185
  {"GX_imp_bits__21_18__width_36",170,172,4,set_GX_imp_bits__21_18__width_36,clear_GX_imp_bits__21_18__width_36,0,-1,-1,0,-1,0,&_sym300,0},	// 186
  {"GX_imp_bits__35_32__width_58",170,172,4,set_GX_imp_bits__35_32__width_58,clear_GX_imp_bits__35_32__width_58,0,-1,-1,0,-1,0,&_sym302,0},	// 187
  {"GX_imp_bits__39_36__width_58",170,172,4,set_GX_imp_bits__39_36__width_58,clear_GX_imp_bits__39_36__width_58,0,-1,-1,0,-1,0,&_sym304,0},	// 188
  {"GX_imp_bits__3_0__width_17",170,172,4,set_GX_imp_bits__3_0__width_17,clear_GX_imp_bits__3_0__width_17,0,-1,-1,0,-1,0,&_sym306,0},	// 189
  {"GX_imp_bits__3_0__width_29",170,172,4,set_GX_imp_bits__3_0__width_29,clear_GX_imp_bits__3_0__width_29,0,-1,-1,0,-1,0,&_sym306,0},	// 190
  {"GX_imp_bits__7_4__width_29",170,172,4,set_GX_imp_bits__7_4__width_29,clear_GX_imp_bits__7_4__width_29,0,-1,-1,0,-1,0,&_sym308,0},	// 191
  {"GY",189,192,4,0,0,0,-1,-1,0,-1,0,&_sym310,0},	// 192
  {"GY_SP",190,193,4,0,0,0,-1,-1,0,-1,0,&_sym312,0},	// 193
  {"GY_SP_H",191,194,4,0,0,0,-1,-1,0,-1,0,&_sym314,0},	// 194
  {"GY_SP_H_imp_bits__11_8__width_29",191,194,4,set_GY_SP_H_imp_bits__11_8__width_29,clear_GY_SP_H_imp_bits__11_8__width_29,0,-1,-1,0,-1,0,&_sym316,0},	// 195
  {"GY_SP_NZVC",193,196,4,0,0,0,-1,-1,0,-1,0,&_sym318,0},	// 196
  {"GY_SP_imp_bits__11_8__width_29",190,193,4,set_GY_SP_imp_bits__11_8__width_29,clear_GY_SP_imp_bits__11_8__width_29,0,-1,-1,0,-1,0,&_sym320,0},	// 197
  {"GY_SP_imp_bits__39_36__width_58",190,193,4,set_GY_SP_imp_bits__39_36__width_58,clear_GY_SP_imp_bits__39_36__width_58,0,-1,-1,0,-1,0,&_sym322,0},	// 198
  {"GY_imp_bits__11_8__width_29",189,192,4,set_GY_imp_bits__11_8__width_29,clear_GY_imp_bits__11_8__width_29,0,-1,-1,0,-1,0,&_sym324,0},	// 199
  {"GY_imp_bits__21_18__width_36",189,192,4,set_GY_imp_bits__21_18__width_36,clear_GY_imp_bits__21_18__width_36,0,-1,-1,0,-1,0,&_sym326,0},	// 200
  {"GY_imp_bits__39_36__width_58",189,192,4,set_GY_imp_bits__39_36__width_58,clear_GY_imp_bits__39_36__width_58,0,-1,-1,0,-1,0,&_sym328,0},	// 201
  {"GY_imp_bits__7_4__width_17",189,192,4,set_GY_imp_bits__7_4__width_17,clear_GY_imp_bits__7_4__width_17,0,-1,-1,0,-1,0,&_sym330,0},	// 202
  {"GY_imp_bits__7_4__width_29",189,192,4,set_GY_imp_bits__7_4__width_29,clear_GY_imp_bits__7_4__width_29,0,-1,-1,0,-1,0,&_sym330,0},	// 203
  {"GZ",200,204,4,0,0,0,-1,-1,0,-1,0,&_sym332,0},	// 204
  {"GZ_SP",201,205,4,0,0,0,-1,-1,0,-1,0,&_sym334,0},	// 205
  {"GZ_SP_NZVC",202,206,4,0,0,0,-1,-1,0,-1,0,&_sym336,0},	// 206
  {"GZ_SP_NZVC_imp_bits__3_0__width_29",202,206,4,set_GZ_SP_NZVC_imp_bits__3_0__width_29,clear_GZ_SP_NZVC_imp_bits__3_0__width_29,0,-1,-1,0,-1,0,&_sym338,0},	// 207
  {"GZ_SP_imp_bits__3_0__width_29",201,205,4,set_GZ_SP_imp_bits__3_0__width_29,clear_GZ_SP_imp_bits__3_0__width_29,0,-1,-1,0,-1,0,&_sym340,0},	// 208
  {"GZ_imp_bits__11_8__width_29",200,204,4,set_GZ_imp_bits__11_8__width_29,clear_GZ_imp_bits__11_8__width_29,0,-1,-1,0,-1,0,&_sym342,0},	// 209
  {"GZ_imp_bits__21_18__width_36",200,204,4,set_GZ_imp_bits__21_18__width_36,clear_GZ_imp_bits__21_18__width_36,0,-1,-1,0,-1,0,&_sym344,0},	// 210
  {"GZ_imp_bits__3_0__width_29",200,204,4,set_GZ_imp_bits__3_0__width_29,clear_GZ_imp_bits__3_0__width_29,0,-1,-1,0,-1,0,&_sym346,0},	// 211
  {"I16",208,212,16,0,0,0,-1,-1,0,-1,0,0,0},	// 212
  {"I16_imp_bits__15_0__width_58",208,212,16,set_I16_imp_bits__15_0__width_58,clear_I16_imp_bits__15_0__width_58,0,-1,-1,0,-1,0,0,0},	// 213
  {"I8",210,214,8,0,0,0,-1,-1,0,-1,0,0,0},	// 214
  {"I8_imp_bits__7_0__width_58",210,214,8,set_I8_imp_bits__7_0__width_58,clear_I8_imp_bits__7_0__width_58,0,-1,-1,0,-1,0,0,0},	// 215
  {"IM19R4_width_29",212,216,19,set_IM19R4_width_29,clear_IM19R4_width_29,0,-1,(BFD_RELOC_UNUSED + 14),0,64,0,0,0},	// 216
  {"IM19R5_width_29",213,217,19,set_IM19R5_width_29,clear_IM19R5_width_29,0,-1,(BFD_RELOC_UNUSED + 13),0,-1,0,0,0},	// 217
  {"IM19R9",214,218,19,0,0,0,-1,(BFD_RELOC_UNUSED + 9),0,64,0,0,0},	// 218
  {"IM19sR13",215,219,19,0,0,0,-1,(BFD_RELOC_UNUSED + 21),0,64,0,0,0},	// 219
  {"IM19sR13_imp_bits__18_0__width_36",215,219,19,set_IM19sR13_imp_bits__18_0__width_36,clear_IM19sR13_imp_bits__18_0__width_36,0,-1,(BFD_RELOC_UNUSED + 21),0,64,0,0,0},	// 220
  {"IM20R14_width_29",217,221,20,set_IM20R14_width_29,clear_IM20R14_width_29,0,-1,(BFD_RELOC_UNUSED + 25),0,-1,0,0,0},	// 221
  {"IM20R15_width_29",218,222,20,set_IM20R15_width_29,clear_IM20R15_width_29,0,-1,(BFD_RELOC_UNUSED + 24),0,-1,0,0,0},	// 222
  {"IM20R9_width_58",219,223,20,set_IM20R9_width_58,clear_IM20R9_width_58,0,-1,(BFD_RELOC_UNUSED + 10),0,-1,0,0,0},	// 223
  {"IM21R9_width_58",220,224,21,set_IM21R9_width_58,clear_IM21R9_width_58,0,-1,(BFD_RELOC_UNUSED + 11),0,-1,0,0,0},	// 224
  {"IM22R13_width_36",221,225,22,set_IM22R13_width_36,clear_IM22R13_width_36,0,-1,(BFD_RELOC_UNUSED + 18),0,-1,0,0,0},	// 225
  {"IM22R14_width_58",222,226,22,set_IM22R14_width_58,clear_IM22R14_width_58,0,-1,(BFD_RELOC_UNUSED + 3),0,64,0,0,0},	// 226
  {"IM22R9_width_58",223,227,22,set_IM22R9_width_58,clear_IM22R9_width_58,0,-1,(BFD_RELOC_UNUSED + 12),0,64,0,0,0},	// 227
  {"IM32",224,228,32,0,0,0,-1,-1,0,-1,0,0,0},	// 228
  {"IM32R11_width_58",225,229,32,set_IM32R11_width_58,clear_IM32R11_width_58,0,-1,(BFD_RELOC_UNUSED + 19),0,-1,0,0,0},	// 229
  {"IM32R11_imp_bits__31_0__width_58",225,229,32,set_IM32R11_imp_bits__31_0__width_58,clear_IM32R11_imp_bits__31_0__width_58,0,-1,(BFD_RELOC_UNUSED + 19),0,-1,0,0,0},	// 230
  {"IMs18R_LAB_18_width_36",227,231,18,set_IMs18R_LAB_18_width_36,clear_IMs18R_LAB_18_width_36,0,0,(BFD_RELOC_UNUSED + 15),0,-1,0,0,0},	// 231
  {"IMs21R_LAB_21",228,232,21,0,0,0,0,(BFD_RELOC_UNUSED + 16),0,-1,0,0,0},	// 232
  {"IMs21R_LAB_21_imp_bits__17_17_x_25_23_x_16_0__width_36",228,232,21,set_IMs21R_LAB_21_imp_bits__17_17_x_25_23_x_16_0__width_36,clear_IMs21R_LAB_21_imp_bits__17_17_x_25_23_x_16_0__width_36,0,0,(BFD_RELOC_UNUSED + 16),0,-1,0,0,0},	// 233
  {"IMs21R_LAB_21h",230,234,21,0,0,0,0,(BFD_RELOC_UNUSED + 17),0,-1,0,0,0},	// 234
  {"IMs21R_LAB_21h_imp_bits__17_17_x_24_22_x_16_0__width_36",230,234,21,set_IMs21R_LAB_21h_imp_bits__17_17_x_24_22_x_16_0__width_36,clear_IMs21R_LAB_21h_imp_bits__17_17_x_24_22_x_16_0__width_36,0,0,(BFD_RELOC_UNUSED + 17),0,-1,0,0,0},	// 235
  {"Is10",232,236,10,0,0,0,-1,-1,0,-1,0,0,0},	// 236
  {"Is10ofst",233,237,10,0,0,0,0,-1,0,-1,0,0,0},	// 237
  {"Is10ofst_imp_bits__13_4__width_29",233,237,10,set_Is10ofst_imp_bits__13_4__width_29,clear_Is10ofst_imp_bits__13_4__width_29,0,0,-1,0,-1,0,0,0},	// 238
  {"Is10ofst_imp_bits__14_5__width_29",233,237,10,set_Is10ofst_imp_bits__14_5__width_29,clear_Is10ofst_imp_bits__14_5__width_29,0,0,-1,0,-1,0,0,0},	// 239
  {"Is11",236,240,11,0,0,0,-1,-1,0,-1,0,0,0},	// 240
  {"Is11_imp_bits__10_0__width_17",236,240,11,set_Is11_imp_bits__10_0__width_17,clear_Is11_imp_bits__10_0__width_17,0,-1,-1,0,-1,0,0,0},	// 241
  {"Is11_imp_bits__10_0__width_19",236,240,11,set_Is11_imp_bits__10_0__width_19,clear_Is11_imp_bits__10_0__width_19,0,-1,-1,0,-1,0,0,0},	// 242
  {"Is11_imp_bits__13_3__width_17",236,240,11,set_Is11_imp_bits__13_3__width_17,clear_Is11_imp_bits__13_3__width_17,0,-1,-1,0,-1,0,0,0},	// 243
  {"Is15",239,244,15,0,0,0,-1,-1,0,-1,0,0,0},	// 244
  {"Is15ofst",240,245,15,0,0,0,0,-1,0,-1,0,0,0},	// 245
  {"Is15ofst_imp_bits__46_32__width_58",240,245,15,set_Is15ofst_imp_bits__46_32__width_58,clear_Is15ofst_imp_bits__46_32__width_58,0,0,-1,0,-1,0,0,0},	// 246
  {"Is16",242,247,16,0,0,0,-1,-1,0,-1,0,0,0},	// 247
  {"Is16_imp_bits__15_0__width_58",242,247,16,set_Is16_imp_bits__15_0__width_58,clear_Is16_imp_bits__15_0__width_58,0,-1,-1,0,-1,0,0,0},	// 248
  {"Is16_imp_bits__19_4__width_29",242,247,16,set_Is16_imp_bits__19_4__width_29,clear_Is16_imp_bits__19_4__width_29,0,-1,-1,0,-1,0,0,0},	// 249
  {"Is16ofst",245,250,16,0,0,0,0,-1,0,-1,0,0,0},	// 250
  {"Is16ofst_imp_bits__15_0__width_36",245,250,16,set_Is16ofst_imp_bits__15_0__width_36,clear_Is16ofst_imp_bits__15_0__width_36,0,0,-1,0,-1,0,0,0},	// 251
  {"Is16ofst_imp_bits__47_32__width_58",245,250,16,set_Is16ofst_imp_bits__47_32__width_58,clear_Is16ofst_imp_bits__47_32__width_58,0,0,-1,0,-1,0,0,0},	// 252
  {"Is16u",248,253,16,0,0,0,-1,-1,0,-1,0,0,0},	// 253
  {"Is16u_imp_bits__19_4__width_29",248,253,16,set_Is16u_imp_bits__19_4__width_29,clear_Is16u_imp_bits__19_4__width_29,0,-1,-1,0,-1,0,0,0},	// 254
  {"Is17",250,255,17,0,0,0,-1,-1,0,-1,0,0,0},	// 255
  {"Is17ofst",251,256,17,0,0,0,0,-1,0,-1,0,0,0},	// 256
  {"Is18",252,257,18,0,0,0,-1,-1,0,-1,0,0,0},	// 257
  {"Is25",253,258,25,0,0,0,-1,-1,0,-1,0,0,0},	// 258
  {"Is32",254,259,32,0,0,0,-1,-1,0,-1,0,0,0},	// 259
  {"Is32_imp_bits__31_0__width_58",254,259,32,set_Is32_imp_bits__31_0__width_58,clear_Is32_imp_bits__31_0__width_58,0,-1,-1,0,-1,0,0,0},	// 260
  {"Is5",256,261,5,0,0,0,-1,-1,0,-1,0,0,0},	// 261
  {"Is5ofst",257,262,5,0,0,0,0,-1,0,-1,0,0,0},	// 262
  {"Is5ofst_imp_bits__4_0__width_17",257,262,5,set_Is5ofst_imp_bits__4_0__width_17,clear_Is5ofst_imp_bits__4_0__width_17,0,0,-1,0,-1,0,0,0},	// 263
  {"Is5ofst_imp_bits__8_4__width_19",257,262,5,set_Is5ofst_imp_bits__8_4__width_19,clear_Is5ofst_imp_bits__8_4__width_19,0,0,-1,0,-1,0,0,0},	// 264
  {"Is6",260,265,6,0,0,0,-1,-1,0,-1,0,0,0},	// 265
  {"Is6ofst",261,266,6,0,0,0,0,-1,0,-1,0,0,0},	// 266
  {"Is6ofst_imp_bits__8_3__width_19",261,266,6,set_Is6ofst_imp_bits__8_3__width_19,clear_Is6ofst_imp_bits__8_3__width_19,0,0,-1,0,-1,0,0,0},	// 267
  {"Is6ofst_imp_bits__9_4__width_17",261,266,6,set_Is6ofst_imp_bits__9_4__width_17,clear_Is6ofst_imp_bits__9_4__width_17,0,0,-1,0,-1,0,0,0},	// 268
  {"Is8",264,269,8,0,0,0,-1,-1,0,-1,0,0,0},	// 269
  {"Is9",265,270,9,0,0,0,-1,-1,0,-1,0,0,0},	// 270
  {"Is9_imp_bits__8_0__width_19",265,270,9,set_Is9_imp_bits__8_0__width_19,clear_Is9_imp_bits__8_0__width_19,0,-1,-1,0,-1,0,0,0},	// 271
  {"Is9ofst",267,272,9,0,0,0,0,-1,0,-1,0,0,0},	// 272
  {"Is9ofst_imp_bits__12_4__width_29",267,272,9,set_Is9ofst_imp_bits__12_4__width_29,clear_Is9ofst_imp_bits__12_4__width_29,0,0,-1,0,-1,0,0,0},	// 273
  {"Is9ofst_imp_bits__14_6__width_19",267,272,9,set_Is9ofst_imp_bits__14_6__width_19,clear_Is9ofst_imp_bits__14_6__width_19,0,0,-1,0,-1,0,0,0},	// 274
  {"Is9ofst_imp_bits__24_16__width_36",267,272,9,set_Is9ofst_imp_bits__24_16__width_36,clear_Is9ofst_imp_bits__24_16__width_36,0,0,-1,0,-1,0,0,0},	// 275
  {"Is9ofst_imp_bits__8_0__width_19",267,272,9,set_Is9ofst_imp_bits__8_0__width_19,clear_Is9ofst_imp_bits__8_0__width_19,0,0,-1,0,-1,0,0,0},	// 276
  {"IsXWide",272,277,8,0,0,0,-1,-1,0,-1,0,0,0},	// 277
  {"IsXofstWide",273,278,8,0,0,0,0,-1,0,-1,0,0,0},	// 278
  {"Iu11",274,279,11,0,0,0,-1,-1,0,-1,0,0,0},	// 279
  {"Iu11_imp_bits__10_0__width_17",274,279,11,set_Iu11_imp_bits__10_0__width_17,clear_Iu11_imp_bits__10_0__width_17,0,-1,-1,0,-1,0,0,0},	// 280
  {"Iu11_imp_bits__10_0__width_19",274,279,11,set_Iu11_imp_bits__10_0__width_19,clear_Iu11_imp_bits__10_0__width_19,0,-1,-1,0,-1,0,0,0},	// 281
  {"Iu11_imp_bits__13_3__width_17",274,279,11,set_Iu11_imp_bits__13_3__width_17,clear_Iu11_imp_bits__13_3__width_17,0,-1,-1,0,-1,0,0,0},	// 282
  {"Iu12",277,283,12,0,0,0,-1,-1,0,-1,0,0,0},	// 283
  {"Iu12_imp_bits__11_0__width_29",277,283,12,set_Iu12_imp_bits__11_0__width_29,clear_Iu12_imp_bits__11_0__width_29,0,-1,-1,0,-1,0,0,0},	// 284
  {"Iu16",279,285,16,0,0,0,-1,-1,0,-1,0,0,0},	// 285
  {"Iu16_imp_bits__19_4__width_29",279,285,16,set_Iu16_imp_bits__19_4__width_29,clear_Iu16_imp_bits__19_4__width_29,0,-1,-1,0,-1,0,0,0},	// 286
  {"Iu16_imp_bits__49_34__width_58",279,285,16,set_Iu16_imp_bits__49_34__width_58,clear_Iu16_imp_bits__49_34__width_58,0,-1,-1,0,-1,0,0,0},	// 287
  {"Iu2",282,288,2,0,0,0,-1,-1,0,-1,0,0,0},	// 288
  {"Iu25",283,289,25,0,0,0,-1,-1,0,-1,0,0,0},	// 289
  {"Iu25n",284,290,25,0,0,0,-1,-1,0,-1,0,0,0},	// 290
  {"Iu2X",285,291,2,0,0,0,-1,-1,0,-1,0,0,0},	// 291
  {"Iu2X_imp_bits__11_10__width_19",285,291,2,set_Iu2X_imp_bits__11_10__width_19,clear_Iu2X_imp_bits__11_10__width_19,0,-1,-1,0,-1,0,0,0},	// 292
  {"Iu2Y",287,293,2,0,0,0,-1,-1,0,-1,0,0,0},	// 293
  {"Iu2Y_imp_bits__9_8__width_19",287,293,2,set_Iu2Y_imp_bits__9_8__width_19,clear_Iu2Y_imp_bits__9_8__width_19,0,-1,-1,0,-1,0,0,0},	// 294
  {"Iu2_imp_bits__1_0__width_17",282,288,2,set_Iu2_imp_bits__1_0__width_17,clear_Iu2_imp_bits__1_0__width_17,0,-1,-1,0,-1,0,0,0},	// 295
  {"Iu4",290,296,4,0,0,0,-1,-1,0,-1,0,0,0},	// 296
  {"Iu4_imp_bits__11_8__width_17",290,296,4,set_Iu4_imp_bits__11_8__width_17,clear_Iu4_imp_bits__11_8__width_17,0,-1,-1,0,-1,0,0,0},	// 297
  {"Iu4_imp_bits__3_0__width_17",290,296,4,set_Iu4_imp_bits__3_0__width_17,clear_Iu4_imp_bits__3_0__width_17,0,-1,-1,0,-1,0,0,0},	// 298
  {"Iu4_imp_bits__3_0__width_29",290,296,4,set_Iu4_imp_bits__3_0__width_29,clear_Iu4_imp_bits__3_0__width_29,0,-1,-1,0,-1,0,0,0},	// 299
  {"Iu4_imp_bits__7_4__width_29",290,296,4,set_Iu4_imp_bits__7_4__width_29,clear_Iu4_imp_bits__7_4__width_29,0,-1,-1,0,-1,0,0,0},	// 300
  {"Iu4_imp_bits__8_5__width_17",290,296,4,set_Iu4_imp_bits__8_5__width_17,clear_Iu4_imp_bits__8_5__width_17,0,-1,-1,0,-1,0,0,0},	// 301
  {"Iu4_imp_bits__8_5__width_19",290,296,4,set_Iu4_imp_bits__8_5__width_19,clear_Iu4_imp_bits__8_5__width_19,0,-1,-1,0,-1,0,0,0},	// 302
  {"Iu5",295,303,5,0,0,0,-1,-1,0,-1,0,0,0},	// 303
  {"Iu5_imp_bits__12_8__width_29",295,303,5,set_Iu5_imp_bits__12_8__width_29,clear_Iu5_imp_bits__12_8__width_29,0,-1,-1,0,-1,0,0,0},	// 304
  {"Iu5_imp_bits__4_0__width_17",295,303,5,set_Iu5_imp_bits__4_0__width_17,clear_Iu5_imp_bits__4_0__width_17,0,-1,-1,0,-1,0,0,0},	// 305
  {"Iu5_imp_bits__4_0__width_19",295,303,5,set_Iu5_imp_bits__4_0__width_19,clear_Iu5_imp_bits__4_0__width_19,0,-1,-1,0,-1,0,0,0},	// 306
  {"Iu5_imp_bits__4_0__width_29",295,303,5,set_Iu5_imp_bits__4_0__width_29,clear_Iu5_imp_bits__4_0__width_29,0,-1,-1,0,-1,0,0,0},	// 307
  {"Iu5_imp_bits__7_3__width_17",295,303,5,set_Iu5_imp_bits__7_3__width_17,clear_Iu5_imp_bits__7_3__width_17,0,-1,-1,0,-1,0,0,0},	// 308
  {"Iu6",299,309,6,0,0,0,-1,-1,0,-1,0,0,0},	// 309
  {"Iu6_imp_bits__5_0__width_17",299,309,6,set_Iu6_imp_bits__5_0__width_17,clear_Iu6_imp_bits__5_0__width_17,0,-1,-1,0,-1,0,0,0},	// 310
  {"Iu8",301,311,8,0,0,0,-1,-1,0,-1,0,0,0},	// 311
  {"Iu8_imp_bits__23_16__width_36",301,311,8,set_Iu8_imp_bits__23_16__width_36,clear_Iu8_imp_bits__23_16__width_36,0,-1,-1,0,-1,0,0,0},	// 312
  {"Iu9",303,313,9,0,0,0,-1,-1,0,-1,0,0,0},	// 313
  {"Iu9_imp_bits__16_8__width_29",303,313,9,set_Iu9_imp_bits__16_8__width_29,clear_Iu9_imp_bits__16_8__width_29,0,-1,-1,0,-1,0,0,0},	// 314
  {"Iu9_imp_bits__47_39__width_58",303,313,9,set_Iu9_imp_bits__47_39__width_58,clear_Iu9_imp_bits__47_39__width_58,0,-1,-1,0,-1,0,0,0},	// 315
  {"LABEL_LOOP_BEGIN",306,316,25,0,0,0,-1,(BFD_RELOC_UNUSED + 4),0,64,0,0,0},	// 316
  {"LABEL_LOOP_END",307,317,25,0,0,0,-1,(BFD_RELOC_UNUSED + 5),0,64,0,0,0},	// 317
  {"LI25R8_width_36",308,318,25,set_LI25R8_width_36,clear_LI25R8_width_36,0,-1,(BFD_RELOC_UNUSED + 22),0,-1,0,0,0},	// 318
  {"LI25R8ofst_width_36",309,319,25,set_LI25R8ofst_width_36,clear_LI25R8ofst_width_36,0,0,(BFD_RELOC_UNUSED + 23),0,-1,0,0,0},	// 319
  {"LINE1b",310,320,1,0,0,0,-1,-1,0,-1,0,&_sym348,0},	// 320
  {"LINE1b_imp_bits__20_20__width_29",310,320,1,set_LINE1b_imp_bits__20_20__width_29,clear_LINE1b_imp_bits__20_20__width_29,0,-1,-1,0,-1,0,&_sym350,0},	// 321
  {"LLR_MODE",312,322,2,0,0,0,-1,-1,0,-1,0,&_sym352,0},	// 322
  {"LLR_MODE_imp_bits__1_0__width_19",312,322,2,set_LLR_MODE_imp_bits__1_0__width_19,clear_LLR_MODE_imp_bits__1_0__width_19,0,-1,-1,0,-1,0,&_sym354,0},	// 323
  {"MASK_16",315,324,16,0,0,0,-1,-1,0,-1,0,0,0},	// 324
  {"MASK_16_imp_bits__15_0__width_29",315,324,16,set_MASK_16_imp_bits__15_0__width_29,clear_MASK_16_imp_bits__15_0__width_29,0,-1,-1,0,-1,0,0,0},	// 325
  {"MASK_32",317,326,32,0,0,0,-1,-1,0,-1,0,0,0},	// 326
  {"MASK_32_imp_bits__31_0__width_58",317,326,32,set_MASK_32_imp_bits__31_0__width_58,clear_MASK_32_imp_bits__31_0__width_58,0,-1,-1,0,-1,0,0,0},	// 327
  {"MASK_RAG_width_29",319,328,5,set_MASK_RAG_width_29,clear_MASK_RAG_width_29,0,-1,-1,0,-1,0,&_sym356,0},	// 328
  {"MASK_RAG_imp_bits__4_0__width_29",319,328,5,set_MASK_RAG_imp_bits__4_0__width_29,clear_MASK_RAG_imp_bits__4_0__width_29,0,-1,-1,0,-1,0,&_sym358,0},	// 329
  {"MASK_VP",321,330,4,0,0,0,-1,-1,0,-1,0,&_sym360,0},	// 330
  {"MASK_VP_ALL",322,331,4,0,0,0,-1,-1,0,-1,0,&_sym362,0},	// 331
  {"MASK_VP_ALL_imp_bits__3_0__width_29",322,331,4,set_MASK_VP_ALL_imp_bits__3_0__width_29,clear_MASK_VP_ALL_imp_bits__3_0__width_29,0,-1,-1,0,-1,0,&_sym364,0},	// 332
  {"MASK_VP_imp_bits__12_9__width_29",321,330,4,set_MASK_VP_imp_bits__12_9__width_29,clear_MASK_VP_imp_bits__12_9__width_29,0,-1,-1,0,-1,0,&_sym366,0},	// 333
  {"RFdes",327,334,3,0,0,0,-1,-1,0,-1,0,&_sym368,0},	// 334
  {"RFdes_imp_bits__2_0__width_7",327,334,3,set_RFdes_imp_bits__2_0__width_7,clear_RFdes_imp_bits__2_0__width_7,0,-1,-1,0,-1,0,&_sym370,0},	// 335
  {"RS0_4b",329,336,4,0,0,0,-1,-1,0,-1,0,0,0},	// 336
  {"RS0_4b_imp_bits__3_0__width_19",329,336,4,set_RS0_4b_imp_bits__3_0__width_19,clear_RS0_4b_imp_bits__3_0__width_19,0,-1,-1,0,-1,0,0,0},	// 337
  {"RS0_4b_imp_bits__6_3__width_17",329,336,4,set_RS0_4b_imp_bits__6_3__width_17,clear_RS0_4b_imp_bits__6_3__width_17,0,-1,-1,0,-1,0,0,0},	// 338
  {"RS1_3b",332,339,3,0,0,0,-1,-1,0,-1,0,0,0},	// 339
  {"RS1_3b_imp_bits__2_0__width_19",332,339,3,set_RS1_3b_imp_bits__2_0__width_19,clear_RS1_3b_imp_bits__2_0__width_19,0,-1,-1,0,-1,0,0,0},	// 340
  {"RS1_3b_imp_bits__5_3__width_17",332,339,3,set_RS1_3b_imp_bits__5_3__width_17,clear_RS1_3b_imp_bits__5_3__width_17,0,-1,-1,0,-1,0,0,0},	// 341
  {"RS1_4b",335,342,4,0,0,0,-1,-1,0,-1,0,0,0},	// 342
  {"RS1_4b_imp_bits__10_7__width_17",335,342,4,set_RS1_4b_imp_bits__10_7__width_17,clear_RS1_4b_imp_bits__10_7__width_17,0,-1,-1,0,-1,0,0,0},	// 343
  {"RS1_4b_imp_bits__7_4__width_19",335,342,4,set_RS1_4b_imp_bits__7_4__width_19,clear_RS1_4b_imp_bits__7_4__width_19,0,-1,-1,0,-1,0,0,0},	// 344
  {"RS2_3b",338,345,3,0,0,0,-1,-1,0,-1,0,0,0},	// 345
  {"RS2_3b_imp_bits__10_8__width_19",338,345,3,set_RS2_3b_imp_bits__10_8__width_19,clear_RS2_3b_imp_bits__10_8__width_19,0,-1,-1,0,-1,0,0,0},	// 346
  {"RS2_3b_imp_bits__13_11__width_17",338,345,3,set_RS2_3b_imp_bits__13_11__width_17,clear_RS2_3b_imp_bits__13_11__width_17,0,-1,-1,0,-1,0,0,0},	// 347
  {"RS2_4b",341,348,4,0,0,0,-1,-1,0,-1,0,0,0},	// 348
  {"RST_3b",342,349,3,0,0,0,-1,-1,0,-1,0,0,0},	// 349
  {"RST_3b_imp_bits__10_8__width_19",342,349,3,set_RST_3b_imp_bits__10_8__width_19,clear_RST_3b_imp_bits__10_8__width_19,0,-1,-1,0,-1,0,0,0},	// 350
  {"RST_3b_imp_bits__13_11__width_17",342,349,3,set_RST_3b_imp_bits__13_11__width_17,clear_RST_3b_imp_bits__13_11__width_17,0,-1,-1,0,-1,0,0,0},	// 351
  {"RV_4b",346,352,4,0,0,0,-1,-1,0,-1,0,0,0},	// 352
  {"RV_4b_imp_bits__10_7__width_17",346,352,4,set_RV_4b_imp_bits__10_7__width_17,clear_RV_4b_imp_bits__10_7__width_17,0,-1,-1,0,-1,0,0,0},	// 353
  {"RV_4b_imp_bits__7_4__width_19",346,352,4,set_RV_4b_imp_bits__7_4__width_19,clear_RV_4b_imp_bits__7_4__width_19,0,-1,-1,0,-1,0,0,0},	// 354
  {"RX",349,355,3,0,0,0,-1,-1,0,-1,0,&_sym372,0},	// 355
  {"RX_imp_bits__2_0__width_17",349,355,3,set_RX_imp_bits__2_0__width_17,clear_RX_imp_bits__2_0__width_17,0,-1,-1,0,-1,0,&_sym374,0},	// 356
  {"RY",351,357,3,0,0,0,-1,-1,0,-1,0,&_sym376,0},	// 357
  {"RY_imp_bits__5_3__width_17",351,357,3,set_RY_imp_bits__5_3__width_17,clear_RY_imp_bits__5_3__width_17,0,-1,-1,0,-1,0,&_sym378,0},	// 358
  {"S0_CONJ_width_17",353,359,1,set_S0_CONJ_width_17,clear_S0_CONJ_width_17,0,-1,-1,0,-1,0,&_sym380,0},	// 359
  {"S0_MODE_width_17",354,360,4,set_S0_MODE_width_17,clear_S0_MODE_width_17,0,-1,-1,0,-1,0,&_sym382,0},	// 360
  {"S0_SIGN_width_17",355,361,1,set_S0_SIGN_width_17,clear_S0_SIGN_width_17,0,-1,-1,0,-1,0,&_sym384,0},	// 361
  {"S1_MODE_width_17",356,362,5,set_S1_MODE_width_17,clear_S1_MODE_width_17,0,-1,-1,0,-1,0,&_sym386,0},	// 362
  {"S2_MODE_width_17",357,363,3,set_S2_MODE_width_17,clear_S2_MODE_width_17,0,-1,-1,0,-1,0,&_sym388,0},	// 363
  {"SIGN_COND",358,364,5,0,0,0,-1,-1,0,-1,0,&_sym390,0},	// 364
  {"UCC_FIELD",359,365,1,0,0,0,-1,-1,0,-1,0,&_sym392,0},	// 365
  {"UCC_FIELD_imp_bits__20_20__width_29",359,365,1,set_UCC_FIELD_imp_bits__20_20__width_29,clear_UCC_FIELD_imp_bits__20_20__width_29,0,-1,-1,0,-1,0,&_sym394,0},	// 366
  {"UCC_FIELD_imp_bits__21_21__width_29",359,365,1,set_UCC_FIELD_imp_bits__21_21__width_29,clear_UCC_FIELD_imp_bits__21_21__width_29,0,-1,-1,0,-1,0,&_sym396,0},	// 367
  {"UCC_FIELD_imp_bits__47_47__width_58",359,365,1,set_UCC_FIELD_imp_bits__47_47__width_58,clear_UCC_FIELD_imp_bits__47_47__width_58,0,-1,-1,0,-1,0,&_sym398,0},	// 368
  {"UNSIGN_SIGN",363,369,1,0,0,0,-1,-1,0,-1,0,&_sym400,0},	// 369
  {"UNSIGN_SIGN_imp_bits__20_20__width_29",363,369,1,set_UNSIGN_SIGN_imp_bits__20_20__width_29,clear_UNSIGN_SIGN_imp_bits__20_20__width_29,0,-1,-1,0,-1,0,&_sym402,0},	// 370
  {"VPC_VPA_width_7",365,371,3,set_VPC_VPA_width_7,clear_VPC_VPA_width_7,0,-1,-1,0,-1,0,&_sym404,0},	// 371
  {"VPC_VPA_width_17",365,372,3,set_VPC_VPA_width_17,clear_VPC_VPA_width_17,0,-1,-1,0,-1,0,&_sym404,0},	// 372
  {"VPC_VPA_imp_bits__10_8__width_17",365,371,3,set_VPC_VPA_imp_bits__10_8__width_17,clear_VPC_VPA_imp_bits__10_8__width_17,0,-1,-1,0,-1,0,&_sym406,0},	// 373
  {"VPRegPair",367,374,1,0,0,0,-1,-1,0,-1,0,&_sym408,0},	// 374
  {"VPRegPair_imp_bits__0_0__width_29",367,374,1,set_VPRegPair_imp_bits__0_0__width_29,clear_VPRegPair_imp_bits__0_0__width_29,0,-1,-1,0,-1,0,&_sym410,0},	// 375
  {"VPRegPair_imp_bits__4_4__width_29",367,374,1,set_VPRegPair_imp_bits__4_4__width_29,clear_VPRegPair_imp_bits__4_4__width_29,0,-1,-1,0,-1,0,&_sym412,0},	// 376
  {"VPX",370,377,2,0,0,0,-1,-1,0,-1,0,&_sym414,0},	// 377
  {"VPX_imp_bits__9_8__width_29",370,377,2,set_VPX_imp_bits__9_8__width_29,clear_VPX_imp_bits__9_8__width_29,0,-1,-1,0,-1,0,&_sym416,0},	// 378
  {"VPY",372,379,2,0,0,0,-1,-1,0,-1,0,&_sym418,0},	// 379
  {"VPY_imp_bits__7_6__width_29",372,379,2,set_VPY_imp_bits__7_6__width_29,clear_VPY_imp_bits__7_6__width_29,0,-1,-1,0,-1,0,&_sym420,0},	// 380
  {"VPZ",374,381,2,0,0,0,-1,-1,0,-1,0,&_sym422,0},	// 381
  {"VPZ_imp_bits__5_4__width_29",374,381,2,set_VPZ_imp_bits__5_4__width_29,clear_VPZ_imp_bits__5_4__width_29,0,-1,-1,0,-1,0,&_sym424,0},	// 382
  {"VP_OFFSET_width_29",376,383,2,set_VP_OFFSET_width_29,clear_VP_OFFSET_width_29,0,-1,-1,0,-1,0,&_sym426,0},	// 383
  {"XTRM_N",479,384,14,0,0,0,-1,-1,0,-1,0,0,0},	// 384
  {"XTRM_VALUE_INDEX",480,385,1,0,0,0,-1,-1,0,-1,0,&_sym428,0},	// 385
  {"XTRM_VALUE_INDEX_imp_bits__6_6__width_17",480,385,1,set_XTRM_VALUE_INDEX_imp_bits__6_6__width_17,clear_XTRM_VALUE_INDEX_imp_bits__6_6__width_17,0,-1,-1,0,-1,0,&_sym430,0},	// 386
  {"Z",482,387,1,0,0,0,-1,-1,0,-1,0,&_sym432,0},	// 387
  {"Z_imp_bits__20_20__width_29",482,387,1,set_Z_imp_bits__20_20__width_29,clear_Z_imp_bits__20_20__width_29,0,-1,-1,0,-1,0,&_sym434,0},	// 388
  {"imme16",484,389,16,0,0,0,-1,-1,0,-1,0,0,0},	// 389
  {"imme16_imp_bits__15_0__width_36",484,389,16,set_imme16_imp_bits__15_0__width_36,clear_imme16_imp_bits__15_0__width_36,0,-1,-1,0,-1,0,0,0},	// 390
  {"imme8",486,391,8,0,0,0,-1,-1,0,-1,0,0,0},	// 391
  {"imme8_imp_bits__7_0__width_36",486,391,8,set_imme8_imp_bits__7_0__width_36,clear_imme8_imp_bits__7_0__width_36,0,-1,-1,0,-1,0,0,0},	// 392
  {"nco_conj",488,393,1,0,0,0,-1,-1,0,-1,0,0,0},	// 393
  {"nco_conj_imp_bits__32_32__width_58",488,393,1,set_nco_conj_imp_bits__32_32__width_58,clear_nco_conj_imp_bits__32_32__width_58,0,-1,-1,0,-1,0,0,0},	// 394
  {"opA",490,395,19,0,0,0,-1,-1,0,-1,0,0,0},	// 395
  {"opA_imp_bits__42_24__width_64",490,395,19,set_opA_imp_bits__42_24__width_64,clear_opA_imp_bits__42_24__width_64,opA_imp_bits__42_24__width_64_std_getter,-1,-1,0,-1,0,0,0},	// 396
  {"opB",492,397,17,0,0,0,-1,-1,0,-1,0,0,0},	// 397
  {"opB_imp_bits__59_43__width_64",492,397,17,set_opB_imp_bits__59_43__width_64,clear_opB_imp_bits__59_43__width_64,opB_imp_bits__59_43__width_64_std_getter,-1,-1,0,-1,0,0,0},	// 398
  {"opC",494,399,36,0,0,0,-1,-1,0,-1,0,0,0},	// 399
  {"opC_imp_bits__59_24__width_64",494,399,36,set_opC_imp_bits__59_24__width_64,clear_opC_imp_bits__59_24__width_64,opC_imp_bits__59_24__width_64_std_getter,-1,(BFD_RELOC_UNUSED + 15),0,-1,0,0,0},	// 400
  {"opD",496,401,58,0,0,0,-1,-1,0,-1,0,0,0},	// 401
  {"opD_imp_bits__59_2__width_64",496,401,58,set_opD_imp_bits__59_2__width_64,clear_opD_imp_bits__59_2__width_64,opD_imp_bits__59_2__width_64_std_getter,-1,(BFD_RELOC_UNUSED + 3),0,64,0,0,0},	// 402
  {"opS_HI",498,403,29,0,0,0,-1,-1,0,-1,0,0,0},	// 403
  {"opS_HI_imp_bits__59_31__width_64",498,403,29,set_opS_HI_imp_bits__59_31__width_64,clear_opS_HI_imp_bits__59_31__width_64,opS_HI_imp_bits__59_31__width_64_std_getter,-1,(BFD_RELOC_UNUSED + 13),0,-1,0,0,0},	// 404
  {"opS_LO",500,405,29,0,0,0,-1,-1,0,-1,0,0,0},	// 405
  {"opS_LO_imp_bits__30_2__width_64",500,405,29,set_opS_LO_imp_bits__30_2__width_64,clear_opS_LO_imp_bits__30_2__width_64,opS_LO_imp_bits__30_2__width_64_std_getter,-1,(BFD_RELOC_UNUSED + 14),0,64,0,0,0},	// 406
  {"opVau",502,407,4,0,0,0,-1,-1,0,-1,0,0,0},	// 407
  {"opVau_imp_bits__5_2__width_64",502,407,4,set_opVau_imp_bits__5_2__width_64,clear_opVau_imp_bits__5_2__width_64,opVau_imp_bits__5_2__width_64_std_getter,-1,-1,0,-1,0,0,0},	// 408
  {"opVld",504,409,7,0,0,0,-1,-1,0,-1,0,0,0},	// 409
  {"opVld_imp_bits__18_12__width_64",504,409,7,set_opVld_imp_bits__18_12__width_64,clear_opVld_imp_bits__18_12__width_64,opVld_imp_bits__18_12__width_64_std_getter,-1,-1,0,-1,0,0,0},	// 410
  {"opVp",506,411,7,0,0,0,-1,-1,0,-1,0,0,0},	// 411
  {"opVp_imp_bits__26_24_x_5_2__width_64",506,411,7,set_opVp_imp_bits__26_24_x_5_2__width_64,clear_opVp_imp_bits__26_24_x_5_2__width_64,opVp_imp_bits__26_24_x_5_2__width_64_std_getter,-1,-1,0,-1,0,0,0},	// 412
  {"opVp_imp_bits__53_51_x_5_2__width_64",506,411,7,set_opVp_imp_bits__53_51_x_5_2__width_64,clear_opVp_imp_bits__53_51_x_5_2__width_64,opVp_imp_bits__53_51_x_5_2__width_64_std_getter,-1,-1,0,-1,0,0,0},	// 413
  {"opVrol",509,414,1,0,0,0,-1,-1,0,-1,0,0,0},	// 414
  {"opVrol_imp_bits__19_19__width_64",509,414,1,set_opVrol_imp_bits__19_19__width_64,clear_opVrol_imp_bits__19_19__width_64,opVrol_imp_bits__19_19__width_64_std_getter,-1,-1,0,-1,0,0,0},	// 415
  {"opVror",511,416,1,0,0,0,-1,-1,0,-1,0,0,0},	// 416
  {"opVror_imp_bits__20_20__width_64",511,416,1,set_opVror_imp_bits__20_20__width_64,clear_opVror_imp_bits__20_20__width_64,opVror_imp_bits__20_20__width_64_std_getter,-1,-1,0,-1,0,0,0},	// 417
  {"opVs0",513,418,1,0,0,0,-1,-1,0,-1,0,0,0},	// 418
  {"opVs0_imp_bits__21_21__width_64",513,418,1,set_opVs0_imp_bits__21_21__width_64,clear_opVs0_imp_bits__21_21__width_64,opVs0_imp_bits__21_21__width_64_std_getter,-1,-1,0,-1,0,0,0},	// 419
  {"opVs1",515,420,1,0,0,0,-1,-1,0,-1,0,0,0},	// 420
  {"opVs1_imp_bits__22_22__width_64",515,420,1,set_opVs1_imp_bits__22_22__width_64,clear_opVs1_imp_bits__22_22__width_64,opVs1_imp_bits__22_22__width_64_std_getter,-1,-1,0,-1,0,0,0},	// 421
  {"opVs2",517,422,1,0,0,0,-1,-1,0,-1,0,0,0},	// 422
  {"opVs2_imp_bits__23_23__width_64",517,422,1,set_opVs2_imp_bits__23_23__width_64,clear_opVs2_imp_bits__23_23__width_64,opVs2_imp_bits__23_23__width_64_std_getter,-1,-1,0,-1,0,0,0},	// 423
  {"opVsau",519,424,3,0,0,0,-1,-1,0,-1,0,0,0},	// 424
  {"opVsauDot",520,425,3,0,0,0,-1,-1,0,-1,0,0,0},	// 425
  {"opVsauDot_imp_bits__8_6__width_64",520,425,3,set_opVsauDot_imp_bits__8_6__width_64,clear_opVsauDot_imp_bits__8_6__width_64,opVsauDot_imp_bits__8_6__width_64_std_getter,-1,-1,0,-1,0,0,0},	// 426
  {"opVsau_imp_bits__8_6__width_64",519,424,3,set_opVsau_imp_bits__8_6__width_64,clear_opVsau_imp_bits__8_6__width_64,opVsau_imp_bits__8_6__width_64_std_getter,-1,-1,0,-1,0,0,0},	// 427
  {"opVwr",523,428,3,0,0,0,-1,-1,0,-1,0,0,0},	// 428
  {"opVwr_imp_bits__11_9__width_64",523,428,3,set_opVwr_imp_bits__11_9__width_64,clear_opVwr_imp_bits__11_9__width_64,opVwr_imp_bits__11_9__width_64_std_getter,-1,-1,0,-1,0,0,0},	// 429
  {"opX_HI",525,430,1,0,0,0,-1,-1,0,-1,0,0,0},	// 430
  {"opX_HI_imp_bits__61_61__width_64",525,430,1,set_opX_HI_imp_bits__61_61__width_64,clear_opX_HI_imp_bits__61_61__width_64,opX_HI_imp_bits__61_61__width_64_std_getter,-1,-1,0,-1,0,0,0},	// 431
  {"opX_LO",527,432,1,0,0,0,-1,-1,0,-1,0,0,0},	// 432
  {"opX_LO_imp_bits__60_60__width_64",527,432,1,set_opX_LO_imp_bits__60_60__width_64,clear_opX_LO_imp_bits__60_60__width_64,opX_LO_imp_bits__60_60__width_64_std_getter,-1,-1,0,-1,0,0,0},	// 433
  {"opZ",529,434,2,0,0,0,-1,-1,0,-1,0,0,0},	// 434
  {"opZ_imp_bits__1_0__width_64",529,434,2,set_opZ_imp_bits__1_0__width_64,clear_opZ_imp_bits__1_0__width_64,opZ_imp_bits__1_0__width_64_std_getter,-1,-1,0,-1,0,0,0},	// 435
  {"rX",531,436,3,0,0,0,-1,-1,0,-1,0,&_sym436,0},	// 436
  {"rX_imp_bits__14_12__width_19",531,436,3,set_rX_imp_bits__14_12__width_19,clear_rX_imp_bits__14_12__width_19,0,-1,-1,0,-1,0,&_sym438,0},	// 437
  {"rX_imp_bits__2_0__width_17",531,436,3,set_rX_imp_bits__2_0__width_17,clear_rX_imp_bits__2_0__width_17,0,-1,-1,0,-1,0,&_sym440,0},	// 438
  {"rX_imp_bits__2_0__width_36",531,436,3,set_rX_imp_bits__2_0__width_36,clear_rX_imp_bits__2_0__width_36,0,-1,-1,0,-1,0,&_sym440,0},	// 439
  {"reserved_imp_bits__10_0__width_17",534,440,11,set_reserved_imp_bits__10_0__width_17,clear_reserved_imp_bits__10_0__width_17,0,-1,-1,0,-1,0,0,0},	// 440
  {"reserved_imp_bits__10_10__width_17",535,441,1,set_reserved_imp_bits__10_10__width_17,clear_reserved_imp_bits__10_10__width_17,0,-1,-1,0,-1,0,0,0},	// 441
  {"reserved_imp_bits__10_10_x_8_6__width_17",536,442,4,set_reserved_imp_bits__10_10_x_8_6__width_17,clear_reserved_imp_bits__10_10_x_8_6__width_17,0,-1,-1,0,-1,0,0,0},	// 442
  {"reserved_imp_bits__10_10_x_8_8__width_17",537,443,2,set_reserved_imp_bits__10_10_x_8_8__width_17,clear_reserved_imp_bits__10_10_x_8_8__width_17,0,-1,-1,0,-1,0,0,0},	// 443
  {"reserved_imp_bits__10_2__width_17",538,444,9,set_reserved_imp_bits__10_2__width_17,clear_reserved_imp_bits__10_2__width_17,0,-1,-1,0,-1,0,0,0},	// 444
  {"reserved_imp_bits__10_3__width_17",539,445,8,set_reserved_imp_bits__10_3__width_17,clear_reserved_imp_bits__10_3__width_17,0,-1,-1,0,-1,0,0,0},	// 445
  {"reserved_imp_bits__10_6__width_17",540,446,5,set_reserved_imp_bits__10_6__width_17,clear_reserved_imp_bits__10_6__width_17,0,-1,-1,0,-1,0,0,0},	// 446
  {"reserved_imp_bits__10_7__width_17",541,447,4,set_reserved_imp_bits__10_7__width_17,clear_reserved_imp_bits__10_7__width_17,0,-1,-1,0,-1,0,0,0},	// 447
  {"reserved_imp_bits__10_8__width_17",542,448,3,set_reserved_imp_bits__10_8__width_17,clear_reserved_imp_bits__10_8__width_17,0,-1,-1,0,-1,0,0,0},	// 448
  {"reserved_imp_bits__10_9__width_19",543,449,2,set_reserved_imp_bits__10_9__width_19,clear_reserved_imp_bits__10_9__width_19,0,-1,-1,0,-1,0,0,0},	// 449
  {"reserved_imp_bits__11_10__width_29",544,450,2,set_reserved_imp_bits__11_10__width_29,clear_reserved_imp_bits__11_10__width_29,0,-1,-1,0,-1,0,0,0},	// 450
  {"reserved_imp_bits__12_10__width_29",545,451,3,set_reserved_imp_bits__12_10__width_29,clear_reserved_imp_bits__12_10__width_29,0,-1,-1,0,-1,0,0,0},	// 451
  {"reserved_imp_bits__12_9__width_29",546,452,4,set_reserved_imp_bits__12_9__width_29,clear_reserved_imp_bits__12_9__width_29,0,-1,-1,0,-1,0,0,0},	// 452
  {"reserved_imp_bits__13_12__width_17",547,453,2,set_reserved_imp_bits__13_12__width_17,clear_reserved_imp_bits__13_12__width_17,0,-1,-1,0,-1,0,0,0},	// 453
  {"reserved_imp_bits__13_8__width_29",548,454,6,set_reserved_imp_bits__13_8__width_29,clear_reserved_imp_bits__13_8__width_29,0,-1,-1,0,-1,0,0,0},	// 454
  {"reserved_imp_bits__14_12__width_29",549,455,3,set_reserved_imp_bits__14_12__width_29,clear_reserved_imp_bits__14_12__width_29,0,-1,-1,0,-1,0,0,0},	// 455
  {"reserved_imp_bits__14_5__width_36",550,456,10,set_reserved_imp_bits__14_5__width_36,clear_reserved_imp_bits__14_5__width_36,0,-1,-1,0,-1,0,0,0},	// 456
  {"reserved_imp_bits__14_8__width_29",551,457,7,set_reserved_imp_bits__14_8__width_29,clear_reserved_imp_bits__14_8__width_29,0,-1,-1,0,-1,0,0,0},	// 457
  {"reserved_imp_bits__15_12__width_29",552,458,4,set_reserved_imp_bits__15_12__width_29,clear_reserved_imp_bits__15_12__width_29,0,-1,-1,0,-1,0,0,0},	// 458
  {"reserved_imp_bits__15_13__width_29",553,459,3,set_reserved_imp_bits__15_13__width_29,clear_reserved_imp_bits__15_13__width_29,0,-1,-1,0,-1,0,0,0},	// 459
  {"reserved_imp_bits__15_15_x_14_12__width_29",554,460,4,set_reserved_imp_bits__15_15_x_14_12__width_29,clear_reserved_imp_bits__15_15_x_14_12__width_29,0,-1,-1,0,-1,0,0,0},	// 460
  {"reserved_imp_bits__15_8__width_29",555,461,8,set_reserved_imp_bits__15_8__width_29,clear_reserved_imp_bits__15_8__width_29,0,-1,-1,0,-1,0,0,0},	// 461
  {"reserved_imp_bits__15_8__width_36",555,462,8,set_reserved_imp_bits__15_8__width_36,clear_reserved_imp_bits__15_8__width_36,0,-1,-1,0,-1,0,0,0},	// 462
  {"reserved_imp_bits__16_0__width_29",556,463,17,set_reserved_imp_bits__16_0__width_29,clear_reserved_imp_bits__16_0__width_29,0,-1,-1,0,-1,0,0,0},	// 463
  {"reserved_imp_bits__16_12__width_29",557,464,5,set_reserved_imp_bits__16_12__width_29,clear_reserved_imp_bits__16_12__width_29,0,-1,-1,0,-1,0,0,0},	// 464
  {"reserved_imp_bits__16_13__width_29",558,465,4,set_reserved_imp_bits__16_13__width_29,clear_reserved_imp_bits__16_13__width_29,0,-1,-1,0,-1,0,0,0},	// 465
  {"reserved_imp_bits__16_8__width_29",559,466,9,set_reserved_imp_bits__16_8__width_29,clear_reserved_imp_bits__16_8__width_29,0,-1,-1,0,-1,0,0,0},	// 466
  {"reserved_imp_bits__17_13__width_29",560,467,5,set_reserved_imp_bits__17_13__width_29,clear_reserved_imp_bits__17_13__width_29,0,-1,-1,0,-1,0,0,0},	// 467
  {"reserved_imp_bits__17_16_x_14_13__width_29",561,468,4,set_reserved_imp_bits__17_16_x_14_13__width_29,clear_reserved_imp_bits__17_16_x_14_13__width_29,0,-1,-1,0,-1,0,0,0},	// 468
  {"reserved_imp_bits__17_8__width_29",562,469,10,set_reserved_imp_bits__17_8__width_29,clear_reserved_imp_bits__17_8__width_29,0,-1,-1,0,-1,0,0,0},	// 469
  {"reserved_imp_bits__18_12_x_3_0__width_29",563,470,11,set_reserved_imp_bits__18_12_x_3_0__width_29,clear_reserved_imp_bits__18_12_x_3_0__width_29,0,-1,-1,0,-1,0,0,0},	// 470
  {"reserved_imp_bits__18_8__width_29",564,471,11,set_reserved_imp_bits__18_8__width_29,clear_reserved_imp_bits__18_8__width_29,0,-1,-1,0,-1,0,0,0},	// 471
  {"reserved_imp_bits__19_12__width_29",565,472,8,set_reserved_imp_bits__19_12__width_29,clear_reserved_imp_bits__19_12__width_29,0,-1,-1,0,-1,0,0,0},	// 472
  {"reserved_imp_bits__19_16_x_12_12__width_29",566,473,5,set_reserved_imp_bits__19_16_x_12_12__width_29,clear_reserved_imp_bits__19_16_x_12_12__width_29,0,-1,-1,0,-1,0,0,0},	// 473
  {"reserved_imp_bits__19_16_x_12_8__width_29",567,474,9,set_reserved_imp_bits__19_16_x_12_8__width_29,clear_reserved_imp_bits__19_16_x_12_8__width_29,0,-1,-1,0,-1,0,0,0},	// 474
  {"reserved_imp_bits__19_16_x_13_8__width_29",568,475,10,set_reserved_imp_bits__19_16_x_13_8__width_29,clear_reserved_imp_bits__19_16_x_13_8__width_29,0,-1,-1,0,-1,0,0,0},	// 475
  {"reserved_imp_bits__19_19__width_36",569,476,1,set_reserved_imp_bits__19_19__width_36,clear_reserved_imp_bits__19_19__width_36,0,-1,-1,0,-1,0,0,0},	// 476
  {"reserved_imp_bits__19_4__width_29",570,477,16,set_reserved_imp_bits__19_4__width_29,clear_reserved_imp_bits__19_4__width_29,0,-1,-1,0,-1,0,0,0},	// 477
  {"reserved_imp_bits__19_8__width_29",571,478,12,set_reserved_imp_bits__19_8__width_29,clear_reserved_imp_bits__19_8__width_29,0,-1,-1,0,-1,0,0,0},	// 478
  {"reserved_imp_bits__20_0__width_29",572,479,21,set_reserved_imp_bits__20_0__width_29,clear_reserved_imp_bits__20_0__width_29,0,-1,-1,0,-1,0,0,0},	// 479
  {"reserved_imp_bits__20_10__width_29",573,480,11,set_reserved_imp_bits__20_10__width_29,clear_reserved_imp_bits__20_10__width_29,0,-1,-1,0,-1,0,0,0},	// 480
  {"reserved_imp_bits__20_15__width_29",574,481,6,set_reserved_imp_bits__20_15__width_29,clear_reserved_imp_bits__20_15__width_29,0,-1,-1,0,-1,0,0,0},	// 481
  {"reserved_imp_bits__20_16__width_29",575,482,5,set_reserved_imp_bits__20_16__width_29,clear_reserved_imp_bits__20_16__width_29,0,-1,-1,0,-1,0,0,0},	// 482
  {"reserved_imp_bits__20_19_x_11_6__width_29",576,483,8,set_reserved_imp_bits__20_19_x_11_6__width_29,clear_reserved_imp_bits__20_19_x_11_6__width_29,0,-1,-1,0,-1,0,0,0},	// 483
  {"reserved_imp_bits__20_20__width_29",577,484,1,set_reserved_imp_bits__20_20__width_29,clear_reserved_imp_bits__20_20__width_29,0,-1,-1,0,-1,0,0,0},	// 484
  {"reserved_imp_bits__20_20_x_14_12__width_29",578,485,4,set_reserved_imp_bits__20_20_x_14_12__width_29,clear_reserved_imp_bits__20_20_x_14_12__width_29,0,-1,-1,0,-1,0,0,0},	// 485
  {"reserved_imp_bits__20_20_x_14_12_x_11_8__width_29",579,486,8,set_reserved_imp_bits__20_20_x_14_12_x_11_8__width_29,clear_reserved_imp_bits__20_20_x_14_12_x_11_8__width_29,0,-1,-1,0,-1,0,0,0},	// 486
  {"reserved_imp_bits__20_20_x_17_14__width_29",580,487,5,set_reserved_imp_bits__20_20_x_17_14__width_29,clear_reserved_imp_bits__20_20_x_17_14__width_29,0,-1,-1,0,-1,0,0,0},	// 487
  {"reserved_imp_bits__20_4__width_29",581,488,17,set_reserved_imp_bits__20_4__width_29,clear_reserved_imp_bits__20_4__width_29,0,-1,-1,0,-1,0,0,0},	// 488
  {"reserved_imp_bits__21_18__width_36",582,489,4,set_reserved_imp_bits__21_18__width_36,clear_reserved_imp_bits__21_18__width_36,0,-1,-1,0,-1,0,0,0},	// 489
  {"reserved_imp_bits__22_22__width_36",583,490,1,set_reserved_imp_bits__22_22__width_36,clear_reserved_imp_bits__22_22__width_36,0,-1,-1,0,-1,0,0,0},	// 490
  {"reserved_imp_bits__22_22_x_17_0__width_36",584,491,19,set_reserved_imp_bits__22_22_x_17_0__width_36,clear_reserved_imp_bits__22_22_x_17_0__width_36,0,-1,-1,0,-1,0,0,0},	// 491
  {"reserved_imp_bits__23_22_x_17_16__width_36",585,492,4,set_reserved_imp_bits__23_22_x_17_16__width_36,clear_reserved_imp_bits__23_22_x_17_16__width_36,0,-1,-1,0,-1,0,0,0},	// 492
  {"reserved_imp_bits__23_22_x_17_16_x_14_5__width_36",586,493,14,set_reserved_imp_bits__23_22_x_17_16_x_14_5__width_36,clear_reserved_imp_bits__23_22_x_17_16_x_14_5__width_36,0,-1,-1,0,-1,0,0,0},	// 493
  {"reserved_imp_bits__24_22_x_17_0__width_36",587,494,21,set_reserved_imp_bits__24_22_x_17_0__width_36,clear_reserved_imp_bits__24_22_x_17_0__width_36,0,-1,-1,0,-1,0,0,0},	// 494
  {"reserved_imp_bits__25_21_x_19_19__width_36",588,495,6,set_reserved_imp_bits__25_21_x_19_19__width_36,clear_reserved_imp_bits__25_21_x_19_19__width_36,0,-1,-1,0,-1,0,0,0},	// 495
  {"reserved_imp_bits__25_22__width_36",589,496,4,set_reserved_imp_bits__25_22__width_36,clear_reserved_imp_bits__25_22__width_36,0,-1,-1,0,-1,0,0,0},	// 496
  {"reserved_imp_bits__25_25__width_36",590,497,1,set_reserved_imp_bits__25_25__width_36,clear_reserved_imp_bits__25_25__width_36,0,-1,-1,0,-1,0,0,0},	// 497
  {"reserved_imp_bits__26_26__width_36",591,498,1,set_reserved_imp_bits__26_26__width_36,clear_reserved_imp_bits__26_26__width_36,0,-1,-1,0,-1,0,0,0},	// 498
  {"reserved_imp_bits__27_27_x_21_18__width_36",592,499,5,set_reserved_imp_bits__27_27_x_21_18__width_36,clear_reserved_imp_bits__27_27_x_21_18__width_36,0,-1,-1,0,-1,0,0,0},	// 499
  {"reserved_imp_bits__28_16__width_36",593,500,13,set_reserved_imp_bits__28_16__width_36,clear_reserved_imp_bits__28_16__width_36,0,-1,-1,0,-1,0,0,0},	// 500
  {"reserved_imp_bits__28_26__width_36",594,501,3,set_reserved_imp_bits__28_26__width_36,clear_reserved_imp_bits__28_26__width_36,0,-1,-1,0,-1,0,0,0},	// 501
  {"reserved_imp_bits__28_8__width_58",595,502,21,set_reserved_imp_bits__28_8__width_58,clear_reserved_imp_bits__28_8__width_58,0,-1,-1,0,-1,0,0,0},	// 502
  {"reserved_imp_bits__29_26_x_15_5__width_36",596,503,15,set_reserved_imp_bits__29_26_x_15_5__width_36,clear_reserved_imp_bits__29_26_x_15_5__width_36,0,-1,-1,0,-1,0,0,0},	// 503
  {"reserved_imp_bits__2_0__width_19",597,504,3,set_reserved_imp_bits__2_0__width_19,clear_reserved_imp_bits__2_0__width_19,0,-1,-1,0,-1,0,0,0},	// 504
  {"reserved_imp_bits__30_16__width_58",598,505,15,set_reserved_imp_bits__30_16__width_58,clear_reserved_imp_bits__30_16__width_58,0,-1,-1,0,-1,0,0,0},	// 505
  {"reserved_imp_bits__30_27__width_64",599,506,4,set_reserved_imp_bits__30_27__width_64,clear_reserved_imp_bits__30_27__width_64,0,-1,-1,0,-1,0,0,0},	// 506
  {"reserved_imp_bits__30_28_x_16_14__width_36",600,507,6,set_reserved_imp_bits__30_28_x_16_14__width_36,clear_reserved_imp_bits__30_28_x_16_14__width_36,0,-1,-1,0,-1,0,0,0},	// 507
  {"reserved_imp_bits__3_0__width_17",601,508,4,set_reserved_imp_bits__3_0__width_17,clear_reserved_imp_bits__3_0__width_17,0,-1,-1,0,-1,0,0,0},	// 508
  {"reserved_imp_bits__46_45__width_58",602,509,2,set_reserved_imp_bits__46_45__width_58,clear_reserved_imp_bits__46_45__width_58,0,-1,-1,0,-1,0,0,0},	// 509
  {"reserved_imp_bits__47_40__width_58",603,510,8,set_reserved_imp_bits__47_40__width_58,clear_reserved_imp_bits__47_40__width_58,0,-1,-1,0,-1,0,0,0},	// 510
  {"reserved_imp_bits__47_44__width_58",604,511,4,set_reserved_imp_bits__47_44__width_58,clear_reserved_imp_bits__47_44__width_58,0,-1,-1,0,-1,0,0,0},	// 511
  {"reserved_imp_bits__47_45__width_58",605,512,3,set_reserved_imp_bits__47_45__width_58,clear_reserved_imp_bits__47_45__width_58,0,-1,-1,0,-1,0,0,0},	// 512
  {"reserved_imp_bits__47_45_x_35_32__width_58",606,513,7,set_reserved_imp_bits__47_45_x_35_32__width_58,clear_reserved_imp_bits__47_45_x_35_32__width_58,0,-1,-1,0,-1,0,0,0},	// 513
  {"reserved_imp_bits__50_16__width_58",607,514,35,set_reserved_imp_bits__50_16__width_58,clear_reserved_imp_bits__50_16__width_58,0,-1,-1,0,-1,0,0,0},	// 514
  {"reserved_imp_bits__50_32__width_58",608,515,19,set_reserved_imp_bits__50_32__width_58,clear_reserved_imp_bits__50_32__width_58,0,-1,-1,0,-1,0,0,0},	// 515
  {"reserved_imp_bits__50_36_x_31_22__width_58",609,516,25,set_reserved_imp_bits__50_36_x_31_22__width_58,clear_reserved_imp_bits__50_36_x_31_22__width_58,0,-1,-1,0,-1,0,0,0},	// 516
  {"reserved_imp_bits__50_43__width_64",610,517,8,set_reserved_imp_bits__50_43__width_64,clear_reserved_imp_bits__50_43__width_64,0,-1,-1,0,-1,0,0,0},	// 517
  {"reserved_imp_bits__50_48_x_38_36__width_58",611,518,6,set_reserved_imp_bits__50_48_x_38_36__width_58,clear_reserved_imp_bits__50_48_x_38_36__width_58,0,-1,-1,0,-1,0,0,0},	// 518
  {"reserved_imp_bits__51_0__width_58",612,519,52,set_reserved_imp_bits__51_0__width_58,clear_reserved_imp_bits__51_0__width_58,0,-1,-1,0,-1,0,0,0},	// 519
  {"reserved_imp_bits__51_32__width_58",613,520,20,set_reserved_imp_bits__51_32__width_58,clear_reserved_imp_bits__51_32__width_58,0,-1,-1,0,-1,0,0,0},	// 520
  {"reserved_imp_bits__51_36_x_31_22__width_58",614,521,26,set_reserved_imp_bits__51_36_x_31_22__width_58,clear_reserved_imp_bits__51_36_x_31_22__width_58,0,-1,-1,0,-1,0,0,0},	// 521
  {"reserved_imp_bits__51_48__width_58",615,522,4,set_reserved_imp_bits__51_48__width_58,clear_reserved_imp_bits__51_48__width_58,0,-1,-1,0,-1,0,0,0},	// 522
  {"reserved_imp_bits__51_51_x_39_39_x_27_27_x_15_15_x_3_3__width_58",616,523,5,set_reserved_imp_bits__51_51_x_39_39_x_27_27_x_15_15_x_3_3__width_58,clear_reserved_imp_bits__51_51_x_39_39_x_27_27_x_15_15_x_3_3__width_58,0,-1,-1,0,-1,0,0,0},	// 523
  {"reserved_imp_bits__5_3__width_17",617,524,3,set_reserved_imp_bits__5_3__width_17,clear_reserved_imp_bits__5_3__width_17,0,-1,-1,0,-1,0,0,0},	// 524
  {"reserved_imp_bits__6_4__width_17",618,525,3,set_reserved_imp_bits__6_4__width_17,clear_reserved_imp_bits__6_4__width_17,0,-1,-1,0,-1,0,0,0},	// 525
  {"reserved_imp_bits__6_4__width_29",618,526,3,set_reserved_imp_bits__6_4__width_29,clear_reserved_imp_bits__6_4__width_29,0,-1,-1,0,-1,0,0,0},	// 526
  {"reserved_imp_bits__6_5__width_29",619,527,2,set_reserved_imp_bits__6_5__width_29,clear_reserved_imp_bits__6_5__width_29,0,-1,-1,0,-1,0,0,0},	// 527
  {"reserved_imp_bits__7_0__width_17",620,528,8,set_reserved_imp_bits__7_0__width_17,clear_reserved_imp_bits__7_0__width_17,0,-1,-1,0,-1,0,0,0},	// 528
  {"reserved_imp_bits__7_0__width_19",620,529,8,set_reserved_imp_bits__7_0__width_19,clear_reserved_imp_bits__7_0__width_19,0,-1,-1,0,-1,0,0,0},	// 529
  {"reserved_imp_bits__7_5__width_29",621,530,3,set_reserved_imp_bits__7_5__width_29,clear_reserved_imp_bits__7_5__width_29,0,-1,-1,0,-1,0,0,0},	// 530
  {"reserved_imp_bits__8_4__width_17",622,531,5,set_reserved_imp_bits__8_4__width_17,clear_reserved_imp_bits__8_4__width_17,0,-1,-1,0,-1,0,0,0},	// 531
  {"reserved_imp_bits__8_6__width_29",623,532,3,set_reserved_imp_bits__8_6__width_29,clear_reserved_imp_bits__8_6__width_29,0,-1,-1,0,-1,0,0,0},	// 532
  {"reserved_imp_bits__9_0__width_17",624,533,10,set_reserved_imp_bits__9_0__width_17,clear_reserved_imp_bits__9_0__width_17,0,-1,-1,0,-1,0,0,0},	// 533
  {"reserved_imp_bits__9_2__width_17",625,534,8,set_reserved_imp_bits__9_2__width_17,clear_reserved_imp_bits__9_2__width_17,0,-1,-1,0,-1,0,0,0},	// 534
  {"reserved_imp_bits__9_4__width_17",626,535,6,set_reserved_imp_bits__9_4__width_17,clear_reserved_imp_bits__9_4__width_17,0,-1,-1,0,-1,0,0,0},	// 535
  {"reserved_imp_bits__9_4__width_19",626,536,6,set_reserved_imp_bits__9_4__width_19,clear_reserved_imp_bits__9_4__width_19,0,-1,-1,0,-1,0,0,0},	// 536
  {"reserved_imp_bits__9_5__width_17",627,537,5,set_reserved_imp_bits__9_5__width_17,clear_reserved_imp_bits__9_5__width_17,0,-1,-1,0,-1,0,0,0},	// 537
  {"reserved_imp_bits__9_5__width_19",627,538,5,set_reserved_imp_bits__9_5__width_19,clear_reserved_imp_bits__9_5__width_19,0,-1,-1,0,-1,0,0,0},	// 538
  {"reserved_imp_bits__9_6__width_19",628,539,4,set_reserved_imp_bits__9_6__width_19,clear_reserved_imp_bits__9_6__width_19,0,-1,-1,0,-1,0,0,0},	// 539
  {"reserved_imp_bits__9_8__width_17",629,540,2,set_reserved_imp_bits__9_8__width_17,clear_reserved_imp_bits__9_8__width_17,0,-1,-1,0,-1,0,0,0},	// 540
  {"sex",630,541,1,0,0,0,-1,-1,0,-1,0,&_sym442,0},	// 541
  {"sex_imp_bits__22_22__width_29",630,541,1,set_sex_imp_bits__22_22__width_29,clear_sex_imp_bits__22_22__width_29,0,-1,-1,0,-1,0,&_sym444,0},	// 542
};

static const int num_adl_operands = 543;

static struct adl_name_pair adl_operands_by_index [] = {
  { "A0_M", 1 },
  { "A10_M", 4 },
  { "A11_M", 6 },
  { "A12_M", 8 },
  { "A13_M", 10 },
  { "A14_M", 12 },
  { "A15_M", 14 },
  { "A16_M", 16 },
  { "A17_M", 18 },
  { "A18_M", 20 },
  { "A19_M", 22 },
  { "A1_M", 23 },
  { "A2_M", 25 },
  { "A3_M", 27 },
  { "A4_M", 29 },
  { "A5_M", 31 },
  { "A6_M", 33 },
  { "A7_M", 35 },
  { "A8_M", 37 },
  { "A9_M", 39 },
  { "AAsubAM", 40 },
  { "AX", 42 },
  { "AXG", 43 },
  { "AY", 58 },
  { "AYG", 59 },
  { "AZ", 73 },
  { "A_RANGE", 76 },
  { "A_ZShort", 78 },
  { "A_fft_size", 80 },
  { "A_line", 81 },
  { "A_sub", 82 },
  { "A_subLd", 83 },
  { "A_subSt", 86 },
  { "BIT_AREGS", 89 },
  { "BIT_REORDER", 90 },
  { "B_INSTR_CNT", 92 },
  { "B_line", 96 },
  { "B_sub", 97 },
  { "B_xline", 98 },
  { "Bl_c_reg", 99 },
  { "Bs_AUprec", 100 },
  { "Bs_S0prec", 102 },
  { "Bs_S1prec", 103 },
  { "Bs_S2prec", 104 },
  { "Bs_Vprec", 105 },
  { "Bs_cgu_reg", 106 },
  { "Bs_even", 107 },
  { "Bs_ipg", 108 },
  { "Bs_lt_mode", 109 },
  { "Bs_min", 110 },
  { "Bs_rpg", 111 },
  { "Bs_rt_mode", 112 },
  { "Bs_signed", 113 },
  { "CGU_MODE_OVSF_CONJ", 114 },
  { "COND", 116 },
  { "CREG_ADDR_FIELD", 120 },
  { "C_BEGIN", 122 },
  { "C_END", 123 },
  { "C_INSTR_CNT", 124 },
  { "C_ITER_CNT", 126 },
  { "C_ITER_CNT_SHORT", 128 },
  { "C_au", 131 },
  { "C_cc", 132 },
  { "DSEX", 133 },
  { "DSIZE", 134 },
  { "D_IMAGis16", 135 },
  { "D_REALis16", 136 },
  { "D_nco_mode", 137 },
  { "D_rS0is11", 138 },
  { "D_rS0iu11", 139 },
  { "D_rS1is11", 140 },
  { "D_rS1iu11", 141 },
  { "D_rS2is11", 142 },
  { "D_rS2iu11", 143 },
  { "D_rStis3", 144 },
  { "D_rStiu3", 145 },
  { "D_rVis11", 146 },
  { "D_rViu11", 147 },
  { "G0_M", 149 },
  { "G10_M", 152 },
  { "G11_M", 154 },
  { "G1_M", 155 },
  { "G2_M", 157 },
  { "G3_M", 159 },
  { "G4_M", 161 },
  { "G5_M", 163 },
  { "G6_M", 165 },
  { "G7_M", 167 },
  { "G8_M", 169 },
  { "G9_M", 171 },
  { "GX", 172 },
  { "GXY", 173 },
  { "GXYZT", 174 },
  { "GX_SP", 177 },
  { "GX_SP_H", 178 },
  { "GX_SP_NZVC", 180 },
  { "GY", 192 },
  { "GY_SP", 193 },
  { "GY_SP_H", 194 },
  { "GZ", 204 },
  { "GZ_SP", 205 },
  { "GZ_SP_NZVC", 206 },
  { "I16", 212 },
  { "I8", 214 },
  { "IM19R4", 216 },
  { "IM19R5", 217 },
  { "IM19sR13", 219 },
  { "IM20R14", 221 },
  { "IM20R15", 222 },
  { "IM20R9", 223 },
  { "IM21R9", 224 },
  { "IM22R13", 225 },
  { "IM22R14", 226 },
  { "IM22R9", 227 },
  { "IM32R11", 229 },
  { "IMs18R_LAB_18", 231 },
  { "IMs21R_LAB_21", 232 },
  { "IMs21R_LAB_21h", 234 },
  { "Is10ofst", 237 },
  { "Is11", 240 },
  { "Is15ofst", 245 },
  { "Is16", 247 },
  { "Is16ofst", 250 },
  { "Is16u", 253 },
  { "Is32", 259 },
  { "Is5ofst", 262 },
  { "Is6ofst", 266 },
  { "Is9", 270 },
  { "Is9ofst", 272 },
  { "Iu11", 279 },
  { "Iu12", 283 },
  { "Iu16", 285 },
  { "Iu2", 288 },
  { "Iu2X", 291 },
  { "Iu2Y", 293 },
  { "Iu4", 296 },
  { "Iu5", 303 },
  { "Iu6", 309 },
  { "Iu8", 311 },
  { "Iu9", 313 },
  { "LI25R8", 318 },
  { "LI25R8ofst", 319 },
  { "LINE1b", 320 },
  { "LLR_MODE", 322 },
  { "MASK_16", 324 },
  { "MASK_32", 326 },
  { "MASK_RAG", 328 },
  { "MASK_VP", 330 },
  { "MASK_VP_ALL", 331 },
  { "RFdes", 334 },
  { "RS0_4b", 336 },
  { "RS1_3b", 339 },
  { "RS1_4b", 342 },
  { "RS2_3b", 345 },
  { "RST_3b", 349 },
  { "RV_4b", 352 },
  { "RX", 355 },
  { "RY", 357 },
  { "S0_CONJ", 359 },
  { "S0_MODE", 360 },
  { "S0_SIGN", 361 },
  { "S1_MODE", 362 },
  { "S2_MODE", 363 },
  { "UCC_FIELD", 365 },
  { "UNSIGN_SIGN", 369 },
  { "VPC_VPA", 371 },
  { "VPRegPair", 374 },
  { "VPX", 377 },
  { "VPY", 379 },
  { "VPZ", 381 },
  { "VP_OFFSET", 383 },
  { "XTRM_VALUE_INDEX", 385 },
  { "Z", 387 },
  { "imme16", 389 },
  { "imme8", 391 },
  { "nco_conj", 393 },
  { "opA", 395 },
  { "opB", 397 },
  { "opC", 399 },
  { "opD", 401 },
  { "opS_HI", 403 },
  { "opS_LO", 405 },
  { "opVau", 407 },
  { "opVld", 409 },
  { "opVp", 411 },
  { "opVrol", 414 },
  { "opVror", 416 },
  { "opVs0", 418 },
  { "opVs1", 420 },
  { "opVs2", 422 },
  { "opVsau", 424 },
  { "opVsauDot", 425 },
  { "opVwr", 428 },
  { "opX_HI", 430 },
  { "opX_LO", 432 },
  { "opZ", 434 },
  { "rX", 436 },
  { "sex", 541 },
  { "A_br", 4294967295 },
};

static const int num_adl_operands_by_index = 199;

enum InstrBlocks {
};


// Instruction opXBAVZ
static vcpu_local_instr_attrs _sym445 { (uint64_t)0 , nullptr };

// Instruction opXBAVZ
static struct adl_operand _sym446_operands_operands[] = { {433, 0, 0, 0, 0, 3, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{398, 1, 0, 0, 0, 4, 0ull, 0x1ffffull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{396, 2, 0, 0, 0, 21, 0ull, 0x7ffffull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{419, 3, 0, 0, 0, 42, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{421, 4, 0, 0, 0, 41, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{423, 5, 0, 0, 0, 40, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{417, 6, 0, 0, 0, 43, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{415, 7, 0, 0, 0, 44, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{410, 8, 0, 0, 0, 45, 0ull, 0x7full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{429, 9, 0, 0, 0, 52, 0ull, 0x7ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{408, 10, 0, 0, 0, 58, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{427, 11, 0, 0, 0, 55, 0ull, 0x7ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{435, 12, 0, 0, 0, 62, 0ull, 0x3ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym447[] = { 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,  (struct enum_fields *) -1,};

// Instruction opXBAVaZ
static vcpu_local_instr_attrs _sym448 { (uint64_t)0 , nullptr };

// Instruction opXBAVaZ
static struct adl_operand _sym449_operands_operands[] = { {433, 0, 0, 0, 0, 3, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{398, 1, 0, 0, 0, 4, 0ull, 0x1ffffull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{396, 2, 0, 0, 0, 21, 0ull, 0x7ffffull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{419, 3, 0, 0, 0, 42, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{421, 4, 0, 0, 0, 41, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{423, 5, 0, 0, 0, 40, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{417, 6, 0, 0, 0, 43, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{415, 7, 0, 0, 0, 44, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{410, 8, 0, 0, 0, 45, 0ull, 0x7full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{429, 9, 0, 0, 0, 52, 0ull, 0x7ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{426, 10, 0, 0, 0, 55, 0ull, 0x7ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{435, 11, 0, 0, 0, 62, 0ull, 0x3ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym450[] = { 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,  (struct enum_fields *) -1,};

// Instruction opXCVZ
static vcpu_local_instr_attrs _sym451 { (uint64_t)0 , nullptr };

// Instruction opXCVZ
static struct adl_operand _sym452_operands_operands[] = { {433, 0, 0, 0, 0, 3, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{400, 1, 0, 0, 0, 4, 0ull, 0xfffffffffull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{419, 2, 0, 0, 0, 42, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{421, 3, 0, 0, 0, 41, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{423, 4, 0, 0, 0, 40, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{417, 5, 0, 0, 0, 43, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{415, 6, 0, 0, 0, 44, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{410, 7, 0, 0, 0, 45, 0ull, 0x7full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{429, 8, 0, 0, 0, 52, 0ull, 0x7ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{408, 9, 0, 0, 0, 58, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{427, 10, 0, 0, 0, 55, 0ull, 0x7ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{435, 11, 0, 0, 0, 62, 0ull, 0x3ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym453[] = { 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,  (struct enum_fields *) -1,};

// Instruction opXCVaZ
static vcpu_local_instr_attrs _sym454 { (uint64_t)0 , nullptr };

// Instruction opXCVaZ
static struct adl_operand _sym455_operands_operands[] = { {433, 0, 0, 0, 0, 3, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{400, 1, 0, 0, 0, 4, 0ull, 0xfffffffffull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{419, 2, 0, 0, 0, 42, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{421, 3, 0, 0, 0, 41, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{423, 4, 0, 0, 0, 40, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{417, 5, 0, 0, 0, 43, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{415, 6, 0, 0, 0, 44, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{410, 7, 0, 0, 0, 45, 0ull, 0x7full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{429, 8, 0, 0, 0, 52, 0ull, 0x7ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{426, 9, 0, 0, 0, 55, 0ull, 0x7ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{435, 10, 0, 0, 0, 62, 0ull, 0x3ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym456[] = { 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,  (struct enum_fields *) -1,};

// Instruction opXDZ
static vcpu_local_instr_attrs _sym457 { (uint64_t)0 , nullptr };

// Instruction opXDZ
static struct adl_operand _sym458_operands_operands[] = { {433, 0, 0, 0, 0, 3, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{402, 1, 0, 0, 0, 4, 0ull, 0x3ffffffffffffffull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{435, 2, 0, 0, 0, 62, 0ull, 0x3ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym459[] = { 0, 0, 0,  (struct enum_fields *) -1,};

// Instruction opXSVZ
static vcpu_local_instr_attrs _sym460 { (uint64_t)0 , nullptr };

// Instruction opXSVZ
static struct adl_operand _sym461_operands_operands[] = { {433, 0, 0, 0, 0, 3, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{404, 1, 0, 0, 0, 4, 0ull, 0x1fffffffull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{419, 2, 0, 0, 0, 42, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{421, 3, 0, 0, 0, 41, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{423, 4, 0, 0, 0, 40, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{417, 5, 0, 0, 0, 43, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{415, 6, 0, 0, 0, 44, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{410, 7, 0, 0, 0, 45, 0ull, 0x7full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{429, 8, 0, 0, 0, 52, 0ull, 0x7ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{427, 9, 0, 0, 0, 55, 0ull, 0x7ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{408, 10, 0, 0, 0, 58, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{435, 11, 0, 0, 0, 62, 0ull, 0x3ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym462[] = { 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,  (struct enum_fields *) -1,};

// Instruction opXSVaZ
static vcpu_local_instr_attrs _sym463 { (uint64_t)0 , nullptr };

// Instruction opXSVaZ
static struct adl_operand _sym464_operands_operands[] = { {433, 0, 0, 0, 0, 3, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{404, 1, 0, 0, 0, 4, 0ull, 0x1fffffffull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{419, 2, 0, 0, 0, 42, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{421, 3, 0, 0, 0, 41, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{423, 4, 0, 0, 0, 40, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{417, 5, 0, 0, 0, 43, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{415, 6, 0, 0, 0, 44, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{410, 7, 0, 0, 0, 45, 0ull, 0x7full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{429, 8, 0, 0, 0, 52, 0ull, 0x7ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{426, 9, 0, 0, 0, 55, 0ull, 0x7ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{435, 10, 0, 0, 0, 62, 0ull, 0x3ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym465[] = { 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,  (struct enum_fields *) -1,};

// Instruction opXSVpZ
static vcpu_local_instr_attrs _sym466 { (uint64_t)0 , nullptr };

// Instruction opXSVpZ
static struct adl_operand _sym467_operands_operands[] = { {433, 0, 0, 0, 0, 3, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{404, 1, 0, 0, 0, 4, 0ull, 0x1fffffffull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{419, 2, 0, 0, 0, 42, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{421, 3, 0, 0, 0, 41, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{423, 4, 0, 0, 0, 40, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{417, 5, 0, 0, 0, 43, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{415, 6, 0, 0, 0, 44, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{410, 7, 0, 0, 0, 45, 0ull, 0x7full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{429, 8, 0, 0, 0, 52, 0ull, 0x7ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{412, 9, 0, 0, 0, 37, 0ull, 0x7full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{427, 10, 0, 0, 0, 55, 0ull, 0x7ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{435, 11, 0, 0, 0, 62, 0ull, 0x3ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym468[] = { 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,  (struct enum_fields *) -1,};

// Instruction opXVpAVZ
static vcpu_local_instr_attrs _sym469 { (uint64_t)0 , nullptr };

// Instruction opXVpAVZ
static struct adl_operand _sym470_operands_operands[] = { {433, 0, 0, 0, 0, 3, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{413, 1, 0, 0, 0, 10, 0ull, 0x7full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{396, 2, 0, 0, 0, 21, 0ull, 0x7ffffull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{419, 3, 0, 0, 0, 42, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{421, 4, 0, 0, 0, 41, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{423, 5, 0, 0, 0, 40, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{417, 6, 0, 0, 0, 43, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{415, 7, 0, 0, 0, 44, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{410, 8, 0, 0, 0, 45, 0ull, 0x7full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{429, 9, 0, 0, 0, 52, 0ull, 0x7ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{427, 10, 0, 0, 0, 55, 0ull, 0x7ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{435, 11, 0, 0, 0, 62, 0ull, 0x3ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym471[] = { 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,  (struct enum_fields *) -1,};

// Instruction opXXSSZ
static vcpu_local_instr_attrs _sym472 { (uint64_t)0 , nullptr };

// Instruction opXXSSZ
static struct adl_operand _sym473_operands_operands[] = { {431, 0, 0, 0, 0, 2, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{433, 1, 0, 0, 0, 3, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{404, 2, 0, 0, 0, 4, 0ull, 0x1fffffffull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{406, 3, 0, 0, 0, 33, 0ull, 0x1fffffffull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{435, 4, 0, 0, 0, 62, 0ull, 0x3ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym474[] = { 0, 0, 0, 0, 0,  (struct enum_fields *) -1,};

// Instruction addA_line_aX_Is9
static vcpu_local_instr_attrs _sym475 { "0000000000000000000010000000000000000000000000000000000000000000000000000000000010" , nullptr };

// Instruction addA_line_aX_Is9
static struct adl_operand _sym476_operands_operands[] = { {81, 0, 0, 0, 0, 9, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{54, 1, ADL_REGISTER, 0, 0, 4, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{271, 2, ADL_SIGNED, 0, 0, 10, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym477[] = { &_sym154, &_sym86, 0,  (struct enum_fields *) -1,};

// Instruction addA_line_aX_Is9_add
static vcpu_local_instr_attrs _sym478 { "0000000000000000000010000000000000000000000000000000000000000000000000000000000010" , nullptr };

// Shorthand:  addA_line_aX_Is9_add -> addA_line_aX_Is9;
static struct adl_operand _sym479_operands[] = { {54, 0, ADL_REGISTER, 0, 0, 4, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{271, 1, ADL_SIGNED, 0, 0, 10, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction addA_line_aX_Is9_add
static struct adl_operand _sym480_operands_operands[] = { {42, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{270, 1, ADL_SIGNED, 0, 0, 0, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym481[] = {
  // addA_line_aX_Is9    (0)
  { "addA_line_aX_Is9", 1, 2, 19, 64,  0x1, { 0x10000000,},0, "", 0, 2, 2, 0, 0, 0, _sym479_operands,0,0,0, 0,0,&_sym478,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym482[] = { &_sym86, 0,  (struct enum_fields *) -1,};

// Instruction addA_line_aX_Is9_wide_imm
static vcpu_local_instr_attrs _sym483 { "0000000000000000010010000000000000000000000000000000000000000000000000000000000010" , nullptr };

// Shorthand:  addA_line_aX_Is9_wide_imm -> addA_line_aX_Is9;

static bfd_uint64_t _sym485_modifier (const expressionS *operands, unsigned __cia ATTRIBUTE_UNUSED) { return im17s2line ( ((int)(((operands[1].X_add_number) & (1 << 16)) ? ((operands[1].X_add_number)- (1 << 17)):(operands[1].X_add_number))) , 9 ); }

static int _sym485_mod_indices[] = { 1,  -1 };

static bfd_uint64_t _sym486_modifier (const expressionS *operands, unsigned __cia ATTRIBUTE_UNUSED) { return im17s2imXs ( ((int)(((operands[1].X_add_number) & (1 << 16)) ? ((operands[1].X_add_number)- (1 << 17)):(operands[1].X_add_number))) , 9 ); }

static int _sym486_mod_indices[] = { 1,  -1 };
static struct adl_operand _sym484_operands[] = { {54, 0, ADL_REGISTER, 0, 0, 4, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{81, -1, 0, 0, 0, 0, 0, 0, 0, _sym485_modifier, _sym485_mod_indices, 0, 0,0, -1,-1,0},{271, -1, 0, 0, 0, 0, 0, 0, 0, _sym486_modifier, _sym486_mod_indices, 0, 0,0, -1,-1,0}, };

// Instruction addA_line_aX_Is9_wide_imm
static struct adl_operand _sym487_operands_operands[] = { {42, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{255, 1, ADL_SIGNED, 0, 0, 0, ((bfd_int64_t)18446744073709486081ull-1), 65535ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym488[] = {
  // addA_line_aX_Is9    (0)
  { "addA_line_aX_Is9", 1, 2, 19, 64,  0x1, { 0x10000000,},0, "", 0, 3, 3, 0, 0, 0, _sym484_operands,0,0,0, 0,0,&_sym483,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym489[] = { &_sym86, 0,  (struct enum_fields *) -1,};

// Instruction add_aX_aY_aZ
static vcpu_local_instr_attrs _sym490 { "0000000000000000000010000000000000000000000000000000000000000000000000000000000010" , nullptr };

// Instruction add_aX_aY_aZ
static struct adl_operand _sym491_operands_operands[] = { {54, 0, ADL_REGISTER, 0, 0, 4, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{72, 1, ADL_REGISTER, 0, 0, 9, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{75, 2, ADL_REGISTER, 0, 0, 14, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym492[] = { &_sym86, &_sym114, &_sym138,  (struct enum_fields *) -1,};

// Instruction add_aX_aY_aZ_add_aX_aY
static vcpu_local_instr_attrs _sym493 { "0000000000000000000010000000000000000000000000000000000000000000000000000000000010" , nullptr };

// Shorthand:  add_aX_aY_aZ_add_aX_aY -> add_aX_aY_aZ;
static struct adl_operand _sym494_operands[] = { {54, 0, ADL_REGISTER, 0, 0, 4, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{72, 0, ADL_REGISTER, 0, 0, 9, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{75, 1, ADL_REGISTER, 0, 0, 14, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction add_aX_aY_aZ_add_aX_aY
static struct adl_operand _sym495_operands_operands[] = { {42, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{58, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym496[] = {
  // add_aX_aY_aZ    (0)
  { "add_aX_aY_aZ", 1, 2, 19, 64,  0x1, { 0x80000000,},0, "", 0, 3, 3, 0, 0, 0, _sym494_operands,0,0,0, 0,0,&_sym493,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym497[] = { &_sym86, &_sym114,  (struct enum_fields *) -1,};

// Instruction add_line1_aX_Is9_add
static vcpu_local_instr_attrs _sym498 { "0000000000000000000010000000000000000000000000000000000000000000000000000000000010" , nullptr };

// Shorthand:  add_line1_aX_Is9_add -> addA_line_aX_Is9;
static struct adl_operand _sym499_operands[] = { {54, 0, ADL_REGISTER, 0, 0, 4, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{271, 1, ADL_SIGNED, 0, 0, 10, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction add_line1_aX_Is9_add
static struct adl_operand _sym500_operands_operands[] = { {42, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{270, 1, ADL_SIGNED, 0, 0, 0, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym501[] = {
  // addA_line_aX_Is9    (0)
  { "addA_line_aX_Is9", 1, 2, 19, 64,  0x1, { 0x10400000,},0, "", 0, 2, 2, 0, 0, 0, _sym499_operands,0,0,0, 0,0,&_sym498,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym502[] = { &_sym86, 0,  (struct enum_fields *) -1,};

// Instruction add_line_aX_Is9_line0_wide_imm
adl_instr_attr_val _sym503[] = { { instr_opA,  0, 0 }, { instr_inst,  0, "add_aX_Is19_syn" }, { instr_vcpu1,  0, 0 }, { -1, 0, 0 } };
static vcpu_local_instr_attrs _sym504 { "0000000000000000000010000000000000100000000000000000000000000000000000000000000010" , _sym503 };

// Shorthand:  add_line_aX_Is9_line0_wide_imm -> addA_line_aX_Is9;
static struct adl_operand _sym505_operands[] = { {54, 0, ADL_REGISTER, 0, 0, 4, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{271, 1, ADL_SIGNED, 0, 0, 10, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction add_line_aX_Is9_line0_wide_imm
static struct adl_operand _sym506_operands_operands[] = { {42, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{270, 1, ADL_SIGNED, 0, 0, 0, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym507[] = {
  // addA_line_aX_Is9    (0)
  { "addA_line_aX_Is9", 1, 2, 19, 64,  0x1, { 0x10000000,},0, "", 0, 2, 2, 0, 0, 0, _sym505_operands,0,0,0, 0,0,&_sym504,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym508[] = { &_sym86, 0,  (struct enum_fields *) -1,};

// Instruction add_line_aX_Is9_line1_wide_imm
adl_instr_attr_val _sym509[] = { { instr_opA,  0, 0 }, { instr_inst,  0, "add_aX_Is19_syn" }, { instr_vcpu1,  0, 0 }, { -1, 0, 0 } };
static vcpu_local_instr_attrs _sym510 { "0000000000000000000010000000000000100000000000000000000000000000000000000000000010" , _sym509 };

// Shorthand:  add_line_aX_Is9_line1_wide_imm -> addA_line_aX_Is9;
static struct adl_operand _sym511_operands[] = { {54, 0, ADL_REGISTER, 0, 0, 4, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{271, 1, ADL_SIGNED, 9, 0, 10, ((bfd_int64_t)18446744073709486081ull-1), 65535ull, 0x1ffull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction add_line_aX_Is9_line1_wide_imm
static struct adl_operand _sym512_operands_operands[] = { {42, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{277, 1, ADL_SIGNED, 9, 0, 0, ((bfd_int64_t)18446744073709486081ull-1), 65535ull, 0x1ffull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym513[] = {
  // addA_line_aX_Is9    (0)
  { "addA_line_aX_Is9", 1, 2, 19, 64,  0x1, { 0x10400000,},0, "", 0, 2, 2, 0, 0, 0, _sym511_operands,0,0,0, 0,0,&_sym510,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym514[] = { &_sym86, 0,  (struct enum_fields *) -1,};

// Instruction ldA_line_agX_is9
static vcpu_local_instr_attrs _sym515 { "0000000000000000000010000000000000000000000000000000000000000000000000000000000010" , nullptr };

// Instruction ldA_line_agX_is9
static struct adl_operand _sym516_operands_operands[] = { {81, 0, 0, 0, 0, 9, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{44, 1, ADL_REGISTER, 0, 0, 4, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{276, 2, ADL_SIGNED, 0, 0, 10, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym517[] = { &_sym154, &_sym88, 0,  (struct enum_fields *) -1,};

// Instruction ldA_line_agX_is9_ld_line0
static vcpu_local_instr_attrs _sym518 { "0000000000000000000010000000000000000000000000000000000000000000000000000000000010" , nullptr };

// Shorthand:  ldA_line_agX_is9_ld_line0 -> ldA_line_agX_is9;
static struct adl_operand _sym519_operands[] = { {44, 0, ADL_REGISTER, 0, 0, 4, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{276, 1, ADL_SIGNED, 0, 0, 10, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction ldA_line_agX_is9_ld_line0
static struct adl_operand _sym520_operands_operands[] = { {43, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{272, 1, ADL_SIGNED, 0, 0, 0, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym521[] = {
  // ldA_line_agX_is9    (0)
  { "ldA_line_agX_is9", 1, 2, 19, 64,  0x1, { 0x20000000,},0, "", 0, 2, 2, 0, 0, 0, _sym519_operands,0,0,0, 0,0,&_sym518,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym522[] = { &_sym88, 0,  (struct enum_fields *) -1,};

// Instruction ldA_line_agX_is9_ld_line1
adl_instr_attr_val _sym523[] = { { instr_opA,  0, 0 }, { instr_inst,  0, "ldB_line_agX_is5_ld_line1" }, { instr_adl_internal_op_AB,  0, 0 }, { instr_vcpu1,  0, 0 }, { -1, 0, 0 } };
static vcpu_local_instr_attrs _sym524 { "0000000000000000000010000000000010100000000000000000000000000000000000000000000010" , _sym523 };

// Shorthand:  ldA_line_agX_is9_ld_line1 -> ldA_line_agX_is9;
static struct adl_operand _sym525_operands[] = { {44, 0, ADL_REGISTER, 0, 0, 4, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{276, 1, ADL_SIGNED, 0, 0, 10, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction ldA_line_agX_is9_ld_line1
static struct adl_operand _sym526_operands_operands[] = { {43, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{272, 1, ADL_SIGNED, 0, 0, 0, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym527[] = {
  // ldA_line_agX_is9    (0)
  { "ldA_line_agX_is9", 1, 2, 19, 64,  0x1, { 0x20400000,},0, "", 0, 2, 2, 0, 0, 0, _sym525_operands,0,0,0, 0,0,&_sym524,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym528[] = { &_sym88, 0,  (struct enum_fields *) -1,};

// Instruction ldA_line_agX_is9_ld_zero
static vcpu_local_instr_attrs _sym529 { "0000000000000000000010000000000000000000000000000000000000000000000000000000000010" , nullptr };

// Shorthand:  ldA_line_agX_is9_ld_zero -> ldA_line_agX_is9;
static struct adl_operand _sym530_operands[] = { {44, 0, ADL_REGISTER, 0, 0, 4, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{81, 1, 0, 0, 0, 9, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction ldA_line_agX_is9_ld_zero
static struct adl_operand _sym531_operands_operands[] = { {43, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{81, 1, 0, 0, 0, 9, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym532[] = {
  // ldA_line_agX_is9    (0)
  { "ldA_line_agX_is9", 1, 2, 19, 64,  0x1, { 0x20000000,},0, "", 0, 2, 2, 0, 0, 0, _sym530_operands,0,0,0, 0,0,&_sym529,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym533[] = { &_sym88, &_sym154,  (struct enum_fields *) -1,};

// Instruction ldA_line_agX_is9_wide_imm
static vcpu_local_instr_attrs _sym534 { "0000000000000000010010000000000000000000000000000000000000000000000000000000000010" , nullptr };

// Shorthand:  ldA_line_agX_is9_wide_imm -> ldA_line_agX_is9;

static bfd_uint64_t _sym536_modifier (const expressionS *operands, unsigned __cia ATTRIBUTE_UNUSED) { return im17s2line ( ((int)(((operands[1].X_add_number) & (1 << 16)) ? ((operands[1].X_add_number)- (1 << 17)):(operands[1].X_add_number))) , 9 ); }

static int _sym536_mod_indices[] = { 1,  -1 };

static bfd_uint64_t _sym537_modifier (const expressionS *operands, unsigned __cia ATTRIBUTE_UNUSED) { return im17s2imXs ( ((int)(((operands[1].X_add_number) & (1 << 16)) ? ((operands[1].X_add_number)- (1 << 17)):(operands[1].X_add_number))) , 9 ); }

static int _sym537_mod_indices[] = { 1,  -1 };
static struct adl_operand _sym535_operands[] = { {44, 0, ADL_REGISTER, 0, 0, 4, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{81, -1, 0, 0, 0, 0, 0, 0, 0, _sym536_modifier, _sym536_mod_indices, 0, 0,0, -1,-1,0},{276, -1, 0, 0, 0, 0, 0, 0, 0, _sym537_modifier, _sym537_mod_indices, 0, 0,0, -1,-1,0}, };

// Instruction ldA_line_agX_is9_wide_imm
static struct adl_operand _sym538_operands_operands[] = { {43, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{256, 1, ADL_SIGNED, 0, 0, 0, ((bfd_int64_t)18446744073709486081ull-1), 65535ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym539[] = {
  // ldA_line_agX_is9    (0)
  { "ldA_line_agX_is9", 1, 2, 19, 64,  0x1, { 0x20000000,},0, "", 0, 3, 3, 0, 0, 0, _sym535_operands,0,0,0, 0,0,&_sym534,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym540[] = { &_sym88, 0,  (struct enum_fields *) -1,};

// Instruction ldA_line_agX_is9_wide_imm_ld
adl_instr_attr_val _sym541[] = { { instr_opA,  0, 0 }, { instr_inst,  0, "ldB_line_agX_is5_wide_imm_ld" }, { instr_adl_internal_op_AB,  0, 0 }, { instr_vcpu1,  0, 0 }, { instr_wide_imm,  0, 0 }, { -1, 0, 0 } };
static vcpu_local_instr_attrs _sym542 { "0000000000000000010010000000000010100000000000000000000000000000000000000000000010" , _sym541 };

// Shorthand:  ldA_line_agX_is9_wide_imm_ld -> ldA_line_agX_is9;

static bfd_uint64_t _sym544_modifier (const expressionS *operands, unsigned __cia ATTRIBUTE_UNUSED) { return im17s2line ( ((int)(((operands[1].X_add_number) & (1 << 16)) ? ((operands[1].X_add_number)- (1 << 17)):(operands[1].X_add_number))) , 9 ); }

static int _sym544_mod_indices[] = { 1,  -1 };

static bfd_uint64_t _sym545_modifier (const expressionS *operands, unsigned __cia ATTRIBUTE_UNUSED) { return im17s2imXs ( ((int)(((operands[1].X_add_number) & (1 << 16)) ? ((operands[1].X_add_number)- (1 << 17)):(operands[1].X_add_number))) , 9 ); }

static int _sym545_mod_indices[] = { 1,  -1 };
static struct adl_operand _sym543_operands[] = { {44, 0, ADL_REGISTER, 0, 0, 4, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{81, -1, 0, 0, 0, 0, 0, 0, 0, _sym544_modifier, _sym544_mod_indices, 0, 0,0, -1,-1,0},{276, -1, 0, 0, 0, 0, 0, 0, 0, _sym545_modifier, _sym545_mod_indices, 0, 0,0, -1,-1,0}, };

// Instruction ldA_line_agX_is9_wide_imm_ld
static struct adl_operand _sym546_operands_operands[] = { {43, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{256, 1, ADL_SIGNED, 0, 0, 0, ((bfd_int64_t)18446744073709486081ull-1), 65535ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym547[] = {
  // ldA_line_agX_is9    (0)
  { "ldA_line_agX_is9", 1, 2, 19, 64,  0x1, { 0x20000000,},0, "", 0, 3, 3, 0, 0, 0, _sym543_operands,0,0,0, 0,0,&_sym542,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym548[] = { &_sym88, 0,  (struct enum_fields *) -1,};

// Instruction ldA_line_agX_is9_zero
static vcpu_local_instr_attrs _sym549 { "0000000000000000000010000000000000000000000000000000000000000000000000000000000010" , nullptr };

// Shorthand:  ldA_line_agX_is9_zero -> ldA_line_agX_is9;
static struct adl_operand _sym550_operands[] = { {44, 0, ADL_REGISTER, 0, 0, 4, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{81, 1, 0, 0, 0, 9, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction ldA_line_agX_is9_zero
static struct adl_operand _sym551_operands_operands[] = { {43, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{81, 1, 0, 0, 0, 9, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym552[] = {
  // ldA_line_agX_is9    (0)
  { "ldA_line_agX_is9", 1, 2, 19, 64,  0x1, { 0x20000000,},0, "", 0, 2, 2, 0, 0, 0, _sym550_operands,0,0,0, 0,0,&_sym549,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym553[] = { &_sym88, &_sym154,  (struct enum_fields *) -1,};

// Instruction ldA_line_lc_agX_is6
static vcpu_local_instr_attrs _sym554 { "0000000000000001001000000000000000000000000000000000000000000000000000000000000010" , nullptr };

// Instruction ldA_line_lc_agX_is6
static struct adl_operand _sym555_operands_operands[] = { {81, 0, 0, 0, 0, 9, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{44, 1, ADL_REGISTER, 0, 0, 4, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{267, 2, ADL_SIGNED, 0, 0, 10, ((bfd_int64_t)18446744073709551585ull-1), 31ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym556[] = { &_sym154, &_sym88, 0,  (struct enum_fields *) -1,};

// Instruction ldA_line_lc_agX_is6_wide_imm
static vcpu_local_instr_attrs _sym557 { "0000000000000001011000000000000000000000000000000000000000000000000000000000000010" , nullptr };

// Shorthand:  ldA_line_lc_agX_is6_wide_imm -> ldA_line_lc_agX_is6;

static bfd_uint64_t _sym559_modifier (const expressionS *operands, unsigned __cia ATTRIBUTE_UNUSED) { return im17s2line ( ((int)(((operands[1].X_add_number) & (1 << 16)) ? ((operands[1].X_add_number)- (1 << 17)):(operands[1].X_add_number))) , 6 ); }

static int _sym559_mod_indices[] = { 1,  -1 };

static bfd_uint64_t _sym560_modifier (const expressionS *operands, unsigned __cia ATTRIBUTE_UNUSED) { return im17s2imXs ( ((int)(((operands[1].X_add_number) & (1 << 16)) ? ((operands[1].X_add_number)- (1 << 17)):(operands[1].X_add_number))) , 6 ); }

static int _sym560_mod_indices[] = { 1,  -1 };
static struct adl_operand _sym558_operands[] = { {44, 0, ADL_REGISTER, 0, 0, 4, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{81, -1, 0, 0, 0, 0, 0, 0, 0, _sym559_modifier, _sym559_mod_indices, 0, 0,0, -1,-1,0},{267, -1, 0, 0, 0, 0, 0, 0, 0, _sym560_modifier, _sym560_mod_indices, 0, 0,0, -1,-1,0}, };

// Instruction ldA_line_lc_agX_is6_wide_imm
static struct adl_operand _sym561_operands_operands[] = { {43, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{256, 1, ADL_SIGNED, 0, 0, 0, ((bfd_int64_t)18446744073709486081ull-1), 65535ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym562[] = {
  // ldA_line_lc_agX_is6    (0)
  { "ldA_line_lc_agX_is6", 1, 2, 19, 64,  0x1, { 0x5000e000,},0, "", 0, 3, 3, 0, 0, 0, _sym558_operands,0,0,1, 0,0,&_sym557,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym563[] = { &_sym88, 0,  (struct enum_fields *) -1,};

// Instruction ldA_line_lc_agX_is6_zero
static vcpu_local_instr_attrs _sym564 { "0000000000000001001000000000000000000000000000000000000000000000000000000000000010" , nullptr };

// Shorthand:  ldA_line_lc_agX_is6_zero -> ldA_line_lc_agX_is6;
static struct adl_operand _sym565_operands[] = { {44, 0, ADL_REGISTER, 0, 0, 4, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{81, 1, 0, 0, 0, 9, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction ldA_line_lc_agX_is6_zero
static struct adl_operand _sym566_operands_operands[] = { {43, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{81, 1, 0, 0, 0, 9, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym567[] = {
  // ldA_line_lc_agX_is6    (0)
  { "ldA_line_lc_agX_is6", 1, 2, 19, 64,  0x1, { 0x5000e000,},0, "", 0, 2, 2, 0, 0, 0, _sym565_operands,0,0,1, 0,0,&_sym564,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym568[] = { &_sym88, &_sym154,  (struct enum_fields *) -1,};

// Instruction ld_br_agX_agY
static vcpu_local_instr_attrs _sym569 { "0000000000000000000010000000000000000000000000000000000000000000000000000000000010" , nullptr };

// Instruction ld_br_agX_agY
static struct adl_operand _sym570_operands_operands[] = { {91, 0, 0, 0, 0, 15, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{44, 1, ADL_REGISTER, 0, 0, 4, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{82, 2, 0, 0, 0, 14, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{68, 3, ADL_REGISTER, 0, 0, 9, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym571[] = { &_sym170, &_sym88, &_sym156, &_sym116,  (struct enum_fields *) -1,};

// Instruction ld_br_agX_agY_ld
adl_instr_attr_val _sym572[] = { { instr_opA,  0, 0 }, { instr_inst,  0, "ldB_agX_agY_ld" }, { instr_adl_internal_op_AB,  0, 0 }, { instr_vcpu1,  0, 0 }, { -1, 0, 0 } };
static vcpu_local_instr_attrs _sym573 { "0000000000000000000010000000000010100000000000000000000000000000000000000000000010" , _sym572 };

// Shorthand:  ld_br_agX_agY_ld -> ld_br_agX_agY;
static struct adl_operand _sym574_operands[] = { {44, 1, ADL_REGISTER, 0, 0, 4, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{68, 3, ADL_REGISTER, 0, 0, 9, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{82, 2, 0, 0, 0, 14, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{91, 0, 0, 0, 0, 15, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction ld_br_agX_agY_ld
static struct adl_operand _sym575_operands_operands[] = { {90, 0, 0, 0, 0, 0, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{43, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{82, 2, 0, 0, 0, 14, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{59, 3, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym576[] = {
  // ld_br_agX_agY    (0)
  { "ld_br_agX_agY", 1, 2, 19, 64,  0x1, { 0x50000000,},0, "", 0, 4, 4, 0, 0, 0, _sym574_operands,0,0,0, 0,0,&_sym573,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym577[] = { &_sym170, &_sym88, &_sym156, &_sym116,  (struct enum_fields *) -1,};

// Instruction ld_br_lc_agX_agY
static vcpu_local_instr_attrs _sym578 { "0000000000000001001000000000000000000000000000000000000000000000000000000000000010" , nullptr };

// Instruction ld_br_lc_agX_agY
static struct adl_operand _sym579_operands_operands[] = { {91, 0, 0, 0, 0, 15, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{44, 1, ADL_REGISTER, 0, 0, 4, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{82, 2, 0, 0, 0, 14, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{68, 3, ADL_REGISTER, 0, 0, 9, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym580[] = { &_sym170, &_sym88, &_sym156, &_sym116,  (struct enum_fields *) -1,};

// Instruction ld_line_agX_is9_Line0_wide_imm
adl_instr_attr_val _sym581[] = { { instr_opA,  0, 0 }, { instr_inst,  0, "ldB_line_agX_is5_line0" }, { instr_adl_internal_op_AB,  0, 0 }, { instr_vcpu1,  0, 0 }, { -1, 0, 0 } };
static vcpu_local_instr_attrs _sym582 { "0000000000000000000010000000000010100000000000000000000000000000000000000000000010" , _sym581 };

// Shorthand:  ld_line_agX_is9_Line0_wide_imm -> ldA_line_agX_is9;
static struct adl_operand _sym583_operands[] = { {44, 0, ADL_REGISTER, 0, 0, 4, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{276, 1, ADL_SIGNED, 0, 0, 10, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction ld_line_agX_is9_Line0_wide_imm
static struct adl_operand _sym584_operands_operands[] = { {43, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{272, 1, ADL_SIGNED, 0, 0, 0, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym585[] = {
  // ldA_line_agX_is9    (0)
  { "ldA_line_agX_is9", 1, 2, 19, 64,  0x1, { 0x20000000,},0, "", 0, 2, 2, 0, 0, 0, _sym583_operands,0,0,0, 0,0,&_sym582,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym586[] = { &_sym88, 0,  (struct enum_fields *) -1,};

// Instruction ld_line_agX_is9_Line1_wide_imm
adl_instr_attr_val _sym587[] = { { instr_opA,  0, 0 }, { instr_inst,  0, "ldB_line_agX_is5_wide_imm_ld" }, { instr_adl_internal_op_AB,  0, 0 }, { instr_vcpu1,  0, 0 }, { -1, 0, 0 } };
static vcpu_local_instr_attrs _sym588 { "0000000000000000000010000000000010100000000000000000000000000000000000000000000010" , _sym587 };

// Shorthand:  ld_line_agX_is9_Line1_wide_imm -> ldA_line_agX_is9;
static struct adl_operand _sym589_operands[] = { {44, 0, ADL_REGISTER, 0, 0, 4, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{276, 1, ADL_SIGNED, 9, 0, 10, ((bfd_int64_t)18446744073709486081ull-1), 65535ull, 0x1ffull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction ld_line_agX_is9_Line1_wide_imm
static struct adl_operand _sym590_operands_operands[] = { {43, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{278, 1, ADL_SIGNED, 9, 0, 0, ((bfd_int64_t)18446744073709486081ull-1), 65535ull, 0x1ffull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym591[] = {
  // ldA_line_agX_is9    (0)
  { "ldA_line_agX_is9", 1, 2, 19, 64,  0x1, { 0x20400000,},0, "", 0, 2, 2, 0, 0, 0, _sym589_operands,0,0,0, 0,0,&_sym588,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym592[] = { &_sym88, 0,  (struct enum_fields *) -1,};

// Instruction mvA_VRAincr_agY_rX
static vcpu_local_instr_attrs _sym593 { "0000000000000000000100000000000000000000000000000000000000000000000000000000000010" , nullptr };

// Instruction mvA_VRAincr_agY_rX
static struct adl_operand _sym594_operands_operands[] = { {63, 0, ADL_REGISTER, 0, 0, 14, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{437, 1, 0, 0, 0, 4, 0ull, 0x7ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym595[] = { &_sym116, &_sym436,  (struct enum_fields *) -1,};

// Instruction mvA_VRAincr_agY_rX_set
adl_instr_attr_val _sym596[] = { { instr_opA,  0, 0 }, { instr_inst,  0, "mvB_VRAincr_agY_rX_set" }, { instr_opAB,  0, 0 }, { instr_vcpu2,  0, 0 }, { -1, 0, 0 } };
static vcpu_local_instr_attrs _sym597 { "0000000000000000000100000000001000100000000000000000000000000000000000000000000010" , _sym596 };

// Shorthand:  mvA_VRAincr_agY_rX_set -> mvA_VRAincr_agY_rX;
static struct adl_operand _sym598_operands[] = { {437, 1, 0, 0, 0, 4, 0ull, 0x7ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{63, 0, ADL_REGISTER, 0, 0, 14, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction mvA_VRAincr_agY_rX_set
static struct adl_operand _sym599_operands_operands[] = { {59, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{436, 1, 0, 0, 0, 0, 0ull, 0x7ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym600[] = {
  // mvA_VRAincr_agY_rX    (0)
  { "mvA_VRAincr_agY_rX", 1, 2, 19, 64,  0x1, { 0xd1800000,},0, "", 0, 2, 2, 0, 0, 0, _sym598_operands,0,0,0, 0,0,&_sym597,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym601[] = { &_sym116, &_sym436,  (struct enum_fields *) -1,};

// Instruction mvA_VRAincr_rX_agY
static vcpu_local_instr_attrs _sym602 { "0000000000000000000100000000000000000000000000000000000000000000000000000000000010" , nullptr };

// Instruction mvA_VRAincr_rX_agY
static struct adl_operand _sym603_operands_operands[] = { {437, 0, 0, 0, 0, 4, 0ull, 0x7ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{63, 1, ADL_REGISTER, 0, 0, 14, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym604[] = { &_sym436, &_sym116,  (struct enum_fields *) -1,};

// Instruction mvA_VRAincr_rX_agY_set
adl_instr_attr_val _sym605[] = { { instr_opA,  0, 0 }, { instr_inst,  0, "mvB_VRAincr_rX_agY_set" }, { instr_opAB,  0, 0 }, { instr_vcpu2,  0, 0 }, { -1, 0, 0 } };
static vcpu_local_instr_attrs _sym606 { "0000000000000000000100000000001000100000000000000000000000000000000000000000000010" , _sym605 };

// Shorthand:  mvA_VRAincr_rX_agY_set -> mvA_VRAincr_rX_agY;
static struct adl_operand _sym607_operands[] = { {437, 0, 0, 0, 0, 4, 0ull, 0x7ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{63, 1, ADL_REGISTER, 0, 0, 14, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction mvA_VRAincr_rX_agY_set
static struct adl_operand _sym608_operands_operands[] = { {436, 0, 0, 0, 0, 0, 0ull, 0x7ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{59, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym609[] = {
  // mvA_VRAincr_rX_agY    (0)
  { "mvA_VRAincr_rX_agY", 1, 2, 19, 64,  0x1, { 0xd1000000,},0, "", 0, 2, 2, 0, 0, 0, _sym607_operands,0,0,0, 0,0,&_sym606,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym610[] = { &_sym436, &_sym116,  (struct enum_fields *) -1,};

// Instruction mvA_VRAptr_agY_rX
static vcpu_local_instr_attrs _sym611 { "0000000000000000000100000000000000000000000000000000000000000000000000000000000010" , nullptr };

// Instruction mvA_VRAptr_agY_rX
static struct adl_operand _sym612_operands_operands[] = { {63, 0, ADL_REGISTER, 0, 0, 14, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{437, 1, 0, 0, 0, 4, 0ull, 0x7ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym613[] = { &_sym116, &_sym436,  (struct enum_fields *) -1,};

// Instruction mvA_VRAptr_agY_rX_set
adl_instr_attr_val _sym614[] = { { instr_opA,  0, 0 }, { instr_inst,  0, "mvB_VRAptr_agY_rX_set" }, { instr_opAB,  0, 0 }, { instr_vcpu2,  0, 0 }, { -1, 0, 0 } };
static vcpu_local_instr_attrs _sym615 { "0000000000000000000100000000001000100000000000000000000000000000000000000000000010" , _sym614 };

// Shorthand:  mvA_VRAptr_agY_rX_set -> mvA_VRAptr_agY_rX;
static struct adl_operand _sym616_operands[] = { {437, 1, 0, 0, 0, 4, 0ull, 0x7ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{63, 0, ADL_REGISTER, 0, 0, 14, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction mvA_VRAptr_agY_rX_set
static struct adl_operand _sym617_operands_operands[] = { {59, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{436, 1, 0, 0, 0, 0, 0ull, 0x7ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym618[] = {
  // mvA_VRAptr_agY_rX    (0)
  { "mvA_VRAptr_agY_rX", 1, 2, 19, 64,  0x1, { 0xc1800000,},0, "", 0, 2, 2, 0, 0, 0, _sym616_operands,0,0,0, 0,0,&_sym615,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym619[] = { &_sym116, &_sym436,  (struct enum_fields *) -1,};

// Instruction mvA_VRAptr_rX_agY
static vcpu_local_instr_attrs _sym620 { "0000000000000000000100000000000000000000000000000000000000000000000000000000000010" , nullptr };

// Instruction mvA_VRAptr_rX_agY
static struct adl_operand _sym621_operands_operands[] = { {437, 0, 0, 0, 0, 4, 0ull, 0x7ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{63, 1, ADL_REGISTER, 0, 0, 14, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym622[] = { &_sym436, &_sym116,  (struct enum_fields *) -1,};

// Instruction mvA_VRAptr_rX_agY_set
adl_instr_attr_val _sym623[] = { { instr_opA,  0, 0 }, { instr_inst,  0, "mvB_VRAptr_rX_agY_set" }, { instr_opAB,  0, 0 }, { instr_vcpu2,  0, 0 }, { -1, 0, 0 } };
static vcpu_local_instr_attrs _sym624 { "0000000000000000000100000000001000100000000000000000000000000000000000000000000010" , _sym623 };

// Shorthand:  mvA_VRAptr_rX_agY_set -> mvA_VRAptr_rX_agY;
static struct adl_operand _sym625_operands[] = { {437, 0, 0, 0, 0, 4, 0ull, 0x7ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{63, 1, ADL_REGISTER, 0, 0, 14, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction mvA_VRAptr_rX_agY_set
static struct adl_operand _sym626_operands_operands[] = { {436, 0, 0, 0, 0, 0, 0ull, 0x7ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{59, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym627[] = {
  // mvA_VRAptr_rX_agY    (0)
  { "mvA_VRAptr_rX_agY", 1, 2, 19, 64,  0x1, { 0xc1000000,},0, "", 0, 2, 2, 0, 0, 0, _sym625_operands,0,0,0, 0,0,&_sym624,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym628[] = { &_sym436, &_sym116,  (struct enum_fields *) -1,};

// Instruction mvA_VRArange1_agY_rX
static vcpu_local_instr_attrs _sym629 { "0000000000000000000100000000000000000000000000000000000000000000000000000000000010" , nullptr };

// Instruction mvA_VRArange1_agY_rX
static struct adl_operand _sym630_operands_operands[] = { {63, 0, ADL_REGISTER, 0, 0, 14, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{437, 1, 0, 0, 0, 4, 0ull, 0x7ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym631[] = { &_sym116, &_sym436,  (struct enum_fields *) -1,};

// Instruction mvA_VRArange1_agY_rX_set
adl_instr_attr_val _sym632[] = { { instr_opA,  0, 0 }, { instr_inst,  0, "mvB_VRArange1_agY_rX_set" }, { instr_opAB,  0, 0 }, { instr_vcpu2,  0, 0 }, { -1, 0, 0 } };
static vcpu_local_instr_attrs _sym633 { "0000000000000000000100000000001000100000000000000000000000000000000000000000000010" , _sym632 };

// Shorthand:  mvA_VRArange1_agY_rX_set -> mvA_VRArange1_agY_rX;
static struct adl_operand _sym634_operands[] = { {437, 1, 0, 0, 0, 4, 0ull, 0x7ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{63, 0, ADL_REGISTER, 0, 0, 14, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction mvA_VRArange1_agY_rX_set
static struct adl_operand _sym635_operands_operands[] = { {59, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{436, 1, 0, 0, 0, 0, 0ull, 0x7ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym636[] = {
  // mvA_VRArange1_agY_rX    (0)
  { "mvA_VRArange1_agY_rX", 1, 2, 19, 64,  0x1, { 0xe0800000,},0, "", 0, 2, 2, 0, 0, 0, _sym634_operands,0,0,0, 0,0,&_sym633,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym637[] = { &_sym116, &_sym436,  (struct enum_fields *) -1,};

// Instruction mvA_VRArange1_rX_agY
static vcpu_local_instr_attrs _sym638 { "0000000000000000000100000000000000000000000000000000000000000000000000000000000010" , nullptr };

// Instruction mvA_VRArange1_rX_agY
static struct adl_operand _sym639_operands_operands[] = { {437, 0, 0, 0, 0, 4, 0ull, 0x7ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{63, 1, ADL_REGISTER, 0, 0, 14, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym640[] = { &_sym436, &_sym116,  (struct enum_fields *) -1,};

// Instruction mvA_VRArange1_rX_agY_set
adl_instr_attr_val _sym641[] = { { instr_opA,  0, 0 }, { instr_inst,  0, "mvB_VRArange1_rX_agY_set" }, { instr_opAB,  0, 0 }, { instr_vcpu2,  0, 0 }, { -1, 0, 0 } };
static vcpu_local_instr_attrs _sym642 { "0000000000000000000100000000001000100000000000000000000000000000000000000000000010" , _sym641 };

// Shorthand:  mvA_VRArange1_rX_agY_set -> mvA_VRArange1_rX_agY;
static struct adl_operand _sym643_operands[] = { {437, 0, 0, 0, 0, 4, 0ull, 0x7ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{63, 1, ADL_REGISTER, 0, 0, 14, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction mvA_VRArange1_rX_agY_set
static struct adl_operand _sym644_operands_operands[] = { {436, 0, 0, 0, 0, 0, 0ull, 0x7ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{59, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym645[] = {
  // mvA_VRArange1_rX_agY    (0)
  { "mvA_VRArange1_rX_agY", 1, 2, 19, 64,  0x1, { 0xe0000000,},0, "", 0, 2, 2, 0, 0, 0, _sym643_operands,0,0,0, 0,0,&_sym642,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym646[] = { &_sym436, &_sym116,  (struct enum_fields *) -1,};

// Instruction mvA_VRArange2_agY_rX
static vcpu_local_instr_attrs _sym647 { "0000000000000000000100000000000000000000000000000000000000000000000000000000000010" , nullptr };

// Instruction mvA_VRArange2_agY_rX
static struct adl_operand _sym648_operands_operands[] = { {63, 0, ADL_REGISTER, 0, 0, 14, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{437, 1, 0, 0, 0, 4, 0ull, 0x7ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym649[] = { &_sym116, &_sym436,  (struct enum_fields *) -1,};

// Instruction mvA_VRArange2_agY_rX_set
adl_instr_attr_val _sym650[] = { { instr_opA,  0, 0 }, { instr_inst,  0, "mvB_VRArange2_agY_rX_set" }, { instr_opAB,  0, 0 }, { instr_vcpu2,  0, 0 }, { -1, 0, 0 } };
static vcpu_local_instr_attrs _sym651 { "0000000000000000000100000000001000100000000000000000000000000000000000000000000010" , _sym650 };

// Shorthand:  mvA_VRArange2_agY_rX_set -> mvA_VRArange2_agY_rX;
static struct adl_operand _sym652_operands[] = { {437, 1, 0, 0, 0, 4, 0ull, 0x7ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{63, 0, ADL_REGISTER, 0, 0, 14, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction mvA_VRArange2_agY_rX_set
static struct adl_operand _sym653_operands_operands[] = { {59, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{436, 1, 0, 0, 0, 0, 0ull, 0x7ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym654[] = {
  // mvA_VRArange2_agY_rX    (0)
  { "mvA_VRArange2_agY_rX", 1, 2, 19, 64,  0x1, { 0xe1800000,},0, "", 0, 2, 2, 0, 0, 0, _sym652_operands,0,0,0, 0,0,&_sym651,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym655[] = { &_sym116, &_sym436,  (struct enum_fields *) -1,};

// Instruction mvA_VRArange2_rX_agY
static vcpu_local_instr_attrs _sym656 { "0000000000000000000100000000000000000000000000000000000000000000000000000000000010" , nullptr };

// Instruction mvA_VRArange2_rX_agY
static struct adl_operand _sym657_operands_operands[] = { {437, 0, 0, 0, 0, 4, 0ull, 0x7ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{63, 1, ADL_REGISTER, 0, 0, 14, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym658[] = { &_sym436, &_sym116,  (struct enum_fields *) -1,};

// Instruction mvA_VRArange2_rX_agY_set
adl_instr_attr_val _sym659[] = { { instr_opA,  0, 0 }, { instr_inst,  0, "mvB_VRArange2_rX_agY_set" }, { instr_opAB,  0, 0 }, { instr_vcpu2,  0, 0 }, { -1, 0, 0 } };
static vcpu_local_instr_attrs _sym660 { "0000000000000000000100000000001000100000000000000000000000000000000000000000000010" , _sym659 };

// Shorthand:  mvA_VRArange2_rX_agY_set -> mvA_VRArange2_rX_agY;
static struct adl_operand _sym661_operands[] = { {437, 0, 0, 0, 0, 4, 0ull, 0x7ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{63, 1, ADL_REGISTER, 0, 0, 14, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction mvA_VRArange2_rX_agY_set
static struct adl_operand _sym662_operands_operands[] = { {436, 0, 0, 0, 0, 0, 0ull, 0x7ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{59, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym663[] = {
  // mvA_VRArange2_rX_agY    (0)
  { "mvA_VRArange2_rX_agY", 1, 2, 19, 64,  0x1, { 0xe1000000,},0, "", 0, 2, 2, 0, 0, 0, _sym661_operands,0,0,0, 0,0,&_sym660,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym664[] = { &_sym436, &_sym116,  (struct enum_fields *) -1,};

// Instruction nop_a
static vcpu_local_instr_attrs _sym665 { "0000000000000000000010000000000000001000000000000000000000000000000000000000000010" , nullptr };

// Instruction nop_a
static struct enum_fields *_sym667[] = {  (struct enum_fields *) -1,};

// Instruction nop_a_syn
adl_instr_attr_val _sym668[] = { { instr_opA,  0, 0 }, { instr_nop,  0, 0 }, { instr_inst,  0, "nop_b" }, { instr_opAB,  0, 0 }, { instr_vcpu1,  0, 0 }, { -1, 0, 0 } };
static vcpu_local_instr_attrs _sym669 { "0000000000000000000010000000001000101000000000000000000000000000000000000000000010" , _sym668 };

// Shorthand:  nop_a_syn -> nop_a;

// Instruction nop_a_syn
static struct adl_opcode _sym672[] = {
  // nop_a    (0)
  { "nop_a", 1, 2, 19, 64,  0x1, { },0, "", 0, 0, 0, 0, 0, 0, 0,0,0,0, 0,0,&_sym669,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym673[] = {  (struct enum_fields *) -1,};

// Instruction setA_VRAincr_rX_Is11
static vcpu_local_instr_attrs _sym674 { "0000000000000000000100000000000000000000000000000000000000000000000000000000000010" , nullptr };

// Instruction setA_VRAincr_rX_Is11
static struct adl_operand _sym675_operands_operands[] = { {437, 0, 0, 0, 0, 4, 0ull, 0x7ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{242, 1, ADL_SIGNED, 0, 0, 8, ((bfd_int64_t)18446744073709550593ull-1), 1023ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym676[] = { &_sym436, 0,  (struct enum_fields *) -1,};

// Instruction setA_VRAincr_rX_Is11_set
adl_instr_attr_val _sym677[] = { { instr_opA,  0, 0 }, { instr_inst,  0, "setB_VRAincr_rX_Is11_set" }, { instr_opAB,  0, 0 }, { instr_vcpu2,  0, 0 }, { -1, 0, 0 } };
static vcpu_local_instr_attrs _sym678 { "0000000000000000000100000000001000100000000000000000000000000000000000000000000010" , _sym677 };

// Shorthand:  setA_VRAincr_rX_Is11_set -> setA_VRAincr_rX_Is11;
static struct adl_operand _sym679_operands[] = { {437, 0, 0, 0, 0, 4, 0ull, 0x7ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{242, 1, ADL_SIGNED, 0, 0, 8, ((bfd_int64_t)18446744073709550593ull-1), 1023ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction setA_VRAincr_rX_Is11_set
static struct adl_operand _sym680_operands_operands[] = { {436, 0, 0, 0, 0, 0, 0ull, 0x7ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{240, 1, ADL_SIGNED, 0, 0, 0, ((bfd_int64_t)18446744073709550593ull-1), 1023ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym681[] = {
  // setA_VRAincr_rX_Is11    (0)
  { "setA_VRAincr_rX_Is11", 1, 2, 19, 64,  0x1, { 0xd0000000,},0, "", 0, 2, 2, 0, 0, 0, _sym679_operands,0,0,0, 0,0,&_sym678,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym682[] = { &_sym436, 0,  (struct enum_fields *) -1,};

// Instruction setA_VRAptrIP_Iu4_Iu5_syntax
static vcpu_local_instr_attrs _sym683 { "0000000000000000001000000000000000000000000000000000000000000000000000000000000010" , nullptr };

// Shorthand:  setA_VRAptrIP_Iu4_Iu5_syntax -> setA_VRAptrIP_Iu5_Iu4;

static bfd_uint64_t _sym685_modifier (const expressionS *operands, unsigned __cia ATTRIBUTE_UNUSED) { return iu4even ( (operands[1].X_add_number) ); }

static int _sym685_mod_indices[] = { 1,  -1 };
static struct adl_operand _sym684_operands[] = { {302, -1, 0, 0, 0, 0, 0, 0, 0, _sym685_modifier, _sym685_mod_indices, 0, 0,0, -1,-1,0},{306, 0, 0, 0, 0, 14, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction setA_VRAptrIP_Iu4_Iu5_syntax
static struct adl_operand _sym686_operands_operands[] = { {303, 0, 0, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{296, 1, 0, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym687[] = {
  // setA_VRAptrIP_Iu5_Iu4    (0)
  { "setA_VRAptrIP_Iu5_Iu4", 1, 2, 19, 64,  0x1, { 0xce000000,},0, "", 0, 2, 2, 0, 0, 0, _sym684_operands,0,0,0, 0,0,&_sym683,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym688[] = { 0, 0,  (struct enum_fields *) -1,};

// Instruction setA_VRAptrIP_Iu5_Iu4
static vcpu_local_instr_attrs _sym689 { "0000000000000000001000000000000000000000000000000000000000000000000000000000000010" , nullptr };

// Instruction setA_VRAptrIP_Iu5_Iu4
static struct adl_operand _sym690_operands_operands[] = { {302, 0, 0, 0, 0, 10, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{306, 1, 0, 0, 0, 14, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym691[] = { 0, 0, 0,  (struct enum_fields *) -1,};

// Instruction setA_VRAptrIP_Iu5_Iu4_set
adl_instr_attr_val _sym692[] = { { instr_opA,  0, 0 }, { instr_inst,  0, "setB_VRAptrIP_Iu4_Iu5_set" }, { instr_opAB,  0, 0 }, { instr_vcpu3,  0, 0 }, { -1, 0, 0 } };
static vcpu_local_instr_attrs _sym693 { "0000000000000000001000000000001000100000000000000000000000000000000000000000000010" , _sym692 };

// Shorthand:  setA_VRAptrIP_Iu5_Iu4_set -> setA_VRAptrIP_Iu5_Iu4;

static bfd_uint64_t _sym695_modifier (const expressionS *operands, unsigned __cia ATTRIBUTE_UNUSED) { return iu4even ( (operands[1].X_add_number) ); }

static int _sym695_mod_indices[] = { 1,  -1 };
static struct adl_operand _sym694_operands[] = { {302, -1, 0, 0, 0, 0, 0, 0, 0, _sym695_modifier, _sym695_mod_indices, 0, 0,0, -1,-1,0},{306, 0, 0, 0, 0, 14, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction setA_VRAptrIP_Iu5_Iu4_set
static struct adl_operand _sym696_operands_operands[] = { {303, 0, 0, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{296, 1, 0, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym697[] = {
  // setA_VRAptrIP_Iu5_Iu4    (0)
  { "setA_VRAptrIP_Iu5_Iu4", 1, 2, 19, 64,  0x1, { 0xce000000,},0, "", 0, 2, 2, 0, 0, 0, _sym694_operands,0,0,0, 0,0,&_sym693,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym698[] = { 0, 0,  (struct enum_fields *) -1,};

// Instruction setA_VRAptr_rS2rS1rS0_Iu3_Iu4_Iu4
static vcpu_local_instr_attrs _sym699 { "0000000000000000001000000000000000000000000000000000000000000000000000000000000010" , nullptr };

// Instruction setA_VRAptr_rS2rS1rS0_Iu3_Iu4_Iu4
static struct adl_operand _sym700_operands_operands[] = { {346, 0, 0, 0, 0, 8, 0ull, 0x7ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{344, 1, 0, 0, 0, 11, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{337, 2, 0, 0, 0, 15, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym701[] = { 0, 0, 0,  (struct enum_fields *) -1,};

// Instruction setA_VRAptr_rS2rS1rS0_Iu3_Iu4_Iu4_set
adl_instr_attr_val _sym702[] = { { instr_opA,  0, 0 }, { instr_inst,  0, "setB_VRAptr_rS2rS1rS0_Iu3_Iu4_Iu4_set" }, { instr_opAB,  0, 0 }, { instr_vcpu3,  0, 0 }, { -1, 0, 0 } };
static vcpu_local_instr_attrs _sym703 { "0000000000000000001000000000001000100000000000000000000000000000000000000000000010" , _sym702 };

// Shorthand:  setA_VRAptr_rS2rS1rS0_Iu3_Iu4_Iu4_set -> setA_VRAptr_rS2rS1rS0_Iu3_Iu4_Iu4;
static struct adl_operand _sym704_operands[] = { {346, 0, 0, 0, 0, 8, 0ull, 0x7ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{344, 1, 0, 0, 0, 11, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{337, 2, 0, 0, 0, 15, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction setA_VRAptr_rS2rS1rS0_Iu3_Iu4_Iu4_set
static struct adl_operand _sym705_operands_operands[] = { {345, 0, 0, 0, 0, 0, 0ull, 0x7ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{342, 1, 0, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{336, 2, 0, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym706[] = {
  // setA_VRAptr_rS2rS1rS0_Iu3_Iu4_Iu4    (0)
  { "setA_VRAptr_rS2rS1rS0_Iu3_Iu4_Iu4", 1, 2, 19, 64,  0x1, { 0xca000000,},0, "", 0, 3, 3, 0, 0, 0, _sym704_operands,0,0,0, 0,0,&_sym703,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym707[] = { 0, 0, 0,  (struct enum_fields *) -1,};

// Instruction setA_VRAptr_rStrV_Iu3_Iu4
static vcpu_local_instr_attrs _sym708 { "0000000000000000001000000000000000000000000000000000000000000000000000000000000010" , nullptr };

// Instruction setA_VRAptr_rStrV_Iu3_Iu4
static struct adl_operand _sym709_operands_operands[] = { {350, 0, 0, 0, 0, 8, 0ull, 0x7ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{354, 1, 0, 0, 0, 11, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym710[] = { 0, 0,  (struct enum_fields *) -1,};

// Instruction setA_VRAptr_rStrV_Iu3_Iu4_set
adl_instr_attr_val _sym711[] = { { instr_opA,  0, 0 }, { instr_inst,  0, "setB_VRAptr_rStrV_Iu3_Iu4_set" }, { instr_opAB,  0, 0 }, { instr_vcpu3,  0, 0 }, { -1, 0, 0 } };
static vcpu_local_instr_attrs _sym712 { "0000000000000000001000000000001000100000000000000000000000000000000000000000000010" , _sym711 };

// Shorthand:  setA_VRAptr_rStrV_Iu3_Iu4_set -> setA_VRAptr_rStrV_Iu3_Iu4;
static struct adl_operand _sym713_operands[] = { {350, 0, 0, 0, 0, 8, 0ull, 0x7ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{354, 1, 0, 0, 0, 11, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction setA_VRAptr_rStrV_Iu3_Iu4_set
static struct adl_operand _sym714_operands_operands[] = { {349, 0, 0, 0, 0, 0, 0ull, 0x7ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{352, 1, 0, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym715[] = {
  // setA_VRAptr_rStrV_Iu3_Iu4    (0)
  { "setA_VRAptr_rStrV_Iu3_Iu4", 1, 2, 19, 64,  0x1, { 0xcc000000,},0, "", 0, 2, 2, 0, 0, 0, _sym713_operands,0,0,0, 0,0,&_sym712,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym716[] = { 0, 0,  (struct enum_fields *) -1,};

// Instruction setA_VRAptr_rStrVrS1_Iu3_Iu4_Iu3
static vcpu_local_instr_attrs _sym717 { "0000000000000000001000000000000000000000000000000000000000000000000000000000000010" , nullptr };

// Instruction setA_VRAptr_rStrVrS1_Iu3_Iu4_Iu3
static struct adl_operand _sym718_operands_operands[] = { {350, 0, 0, 0, 0, 8, 0ull, 0x7ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{354, 1, 0, 0, 0, 11, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{340, 2, 0, 0, 0, 16, 0ull, 0x7ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym719[] = { 0, 0, 0,  (struct enum_fields *) -1,};

// Instruction setA_VRAptr_rStrVrS1_Iu3_Iu4_Iu3_set
adl_instr_attr_val _sym720[] = { { instr_opA,  0, 0 }, { instr_inst,  0, "setB_VRAptr_rStrVrS1_Iu3_Iu4_Iu3_set" }, { instr_opAB,  0, 0 }, { instr_vcpu3,  0, 0 }, { -1, 0, 0 } };
static vcpu_local_instr_attrs _sym721 { "0000000000000000001000000000001000100000000000000000000000000000000000000000000010" , _sym720 };

// Shorthand:  setA_VRAptr_rStrVrS1_Iu3_Iu4_Iu3_set -> setA_VRAptr_rStrVrS1_Iu3_Iu4_Iu3;
static struct adl_operand _sym722_operands[] = { {350, 0, 0, 0, 0, 8, 0ull, 0x7ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{354, 1, 0, 0, 0, 11, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{340, 2, 0, 0, 0, 16, 0ull, 0x7ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction setA_VRAptr_rStrVrS1_Iu3_Iu4_Iu3_set
static struct adl_operand _sym723_operands_operands[] = { {349, 0, 0, 0, 0, 0, 0ull, 0x7ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{352, 1, 0, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{339, 2, 0, 0, 0, 0, 0ull, 0x7ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym724[] = {
  // setA_VRAptr_rStrVrS1_Iu3_Iu4_Iu3    (0)
  { "setA_VRAptr_rStrVrS1_Iu3_Iu4_Iu3", 1, 2, 19, 64,  0x1, { 0xcc010000,},0, "", 0, 3, 3, 0, 0, 0, _sym722_operands,0,0,0, 0,0,&_sym721,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym725[] = { 0, 0, 0,  (struct enum_fields *) -1,};

// Instruction setA_VRAptr_rX_Iu11
static vcpu_local_instr_attrs _sym726 { "0000000000000000000010000000000000000000000000000000000000000000000000000000000010" , nullptr };

// Instruction setA_VRAptr_rX_Iu11
static struct adl_operand _sym727_operands_operands[] = { {437, 0, 0, 0, 0, 4, 0ull, 0x7ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{281, 1, 0, 0, 0, 8, 0ull, 0x7ffull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym728[] = { &_sym436, 0,  (struct enum_fields *) -1,};

// Instruction setA_VRAptr_rX_Iu11_set
adl_instr_attr_val _sym729[] = { { instr_opA,  0, 0 }, { instr_inst,  0, "setB_VRAptr_rX_Iu11_set" }, { instr_opAB,  0, 0 }, { instr_vcpu1,  0, 0 }, { -1, 0, 0 } };
static vcpu_local_instr_attrs _sym730 { "0000000000000000000010000000001000100000000000000000000000000000000000000000000010" , _sym729 };

// Shorthand:  setA_VRAptr_rX_Iu11_set -> setA_VRAptr_rX_Iu11;
static struct adl_operand _sym731_operands[] = { {437, 0, 0, 0, 0, 4, 0ull, 0x7ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{281, 1, 0, 0, 0, 8, 0ull, 0x7ffull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction setA_VRAptr_rX_Iu11_set
static struct adl_operand _sym732_operands_operands[] = { {436, 0, 0, 0, 0, 0, 0ull, 0x7ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{279, 1, 0, 0, 0, 0, 0ull, 0x7ffull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym733[] = {
  // setA_VRAptr_rX_Iu11    (0)
  { "setA_VRAptr_rX_Iu11", 1, 2, 19, 64,  0x1, { 0xc0000000,},0, "", 0, 2, 2, 0, 0, 0, _sym731_operands,0,0,0, 0,0,&_sym730,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym734[] = { &_sym436, 0,  (struct enum_fields *) -1,};

// Instruction setA_page_rX_Iu2_Iu2
static vcpu_local_instr_attrs _sym735 { "0000000000000000000010000000000000000000000000000000000000000000000000000000000010" , nullptr };

// Instruction setA_page_rX_Iu2_Iu2
static struct adl_operand _sym736_operands_operands[] = { {437, 0, 0, 0, 0, 4, 0ull, 0x7ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{292, 1, 0, 0, 0, 7, 0ull, 0x3ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{294, 2, 0, 0, 0, 9, 0ull, 0x3ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym737[] = { &_sym436, 0, 0,  (struct enum_fields *) -1,};

// Instruction setA_page_rX_Iu2_Iu2_set
adl_instr_attr_val _sym738[] = { { instr_opA,  0, 0 }, { instr_inst,  0, "setB_page_rX_ipg_rpg_set" }, { instr_opAB,  0, 0 }, { instr_vcpu1,  0, 0 }, { -1, 0, 0 } };
static vcpu_local_instr_attrs _sym739 { "0000000000000000000010000000001000100000000000000000000000000000000000000000000010" , _sym738 };

// Shorthand:  setA_page_rX_Iu2_Iu2_set -> setA_page_rX_Iu2_Iu2;
static struct adl_operand _sym740_operands[] = { {437, 0, 0, 0, 0, 4, 0ull, 0x7ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{292, 1, 0, 0, 0, 7, 0ull, 0x3ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{294, 2, 0, 0, 0, 9, 0ull, 0x3ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction setA_page_rX_Iu2_Iu2_set
static struct adl_operand _sym741_operands_operands[] = { {436, 0, 0, 0, 0, 0, 0ull, 0x7ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{291, 1, 0, 0, 0, 0, 0ull, 0x3ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{293, 2, 0, 0, 0, 0, 0ull, 0x3ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym742[] = {
  // setA_page_rX_Iu2_Iu2    (0)
  { "setA_page_rX_Iu2_Iu2", 1, 2, 19, 64,  0x1, { 0xb0000000,},0, "", 0, 3, 3, 0, 0, 0, _sym740_operands,0,0,0, 0,0,&_sym739,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym743[] = { &_sym436, 0, 0,  (struct enum_fields *) -1,};

// Instruction set_br_fft_size
static vcpu_local_instr_attrs _sym744 { "0000000000000000000010000000000000000000000000000000000000000000000000000000000010" , nullptr };

// Instruction set_br_fft_size
static struct adl_operand _sym745_operands_operands[] = { {44, 0, ADL_REGISTER, 0, 0, 4, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{80, 1, 0, 0, 0, 15, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym746[] = { &_sym88, 0,  (struct enum_fields *) -1,};

// Instruction stA_laddr_sc_agX_Is5
static vcpu_local_instr_attrs _sym747 { "0000000000000001001000000000000000000000000000000000000000000000000000000000000010" , nullptr };

// Instruction stA_laddr_sc_agX_Is5
static struct adl_operand _sym748_operands_operands[] = { {81, 0, 0, 0, 0, 9, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{44, 1, ADL_REGISTER, 0, 0, 4, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{264, 2, ADL_SIGNED, 0, 0, 10, ((bfd_int64_t)18446744073709551601ull-1), 15ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym749[] = { &_sym154, &_sym88, 0,  (struct enum_fields *) -1,};

// Instruction stA_laddr_sc_agX_Is5_wide_imm
static vcpu_local_instr_attrs _sym750 { "0000000000000001011000000000000000000000000000000000000000000000000000000000000010" , nullptr };

// Shorthand:  stA_laddr_sc_agX_Is5_wide_imm -> stA_laddr_sc_agX_Is5;

static bfd_uint64_t _sym752_modifier (const expressionS *operands, unsigned __cia ATTRIBUTE_UNUSED) { return im17s2line ( ((int)(((operands[1].X_add_number) & (1 << 16)) ? ((operands[1].X_add_number)- (1 << 17)):(operands[1].X_add_number))) , 5 ); }

static int _sym752_mod_indices[] = { 1,  -1 };

static bfd_uint64_t _sym753_modifier (const expressionS *operands, unsigned __cia ATTRIBUTE_UNUSED) { return im17s2imXs ( ((int)(((operands[1].X_add_number) & (1 << 16)) ? ((operands[1].X_add_number)- (1 << 17)):(operands[1].X_add_number))) , 5 ); }

static int _sym753_mod_indices[] = { 1,  -1 };
static struct adl_operand _sym751_operands[] = { {44, 0, ADL_REGISTER, 0, 0, 4, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{81, -1, 0, 0, 0, 0, 0, 0, 0, _sym752_modifier, _sym752_mod_indices, 0, 0,0, -1,-1,0},{264, -1, 0, 0, 0, 0, 0, 0, 0, _sym753_modifier, _sym753_mod_indices, 0, 0,0, -1,-1,0}, };

// Instruction stA_laddr_sc_agX_Is5_wide_imm
static struct adl_operand _sym754_operands_operands[] = { {43, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{256, 1, ADL_SIGNED, 0, 0, 0, ((bfd_int64_t)18446744073709486081ull-1), 65535ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym755[] = {
  // stA_laddr_sc_agX_Is5    (0)
  { "stA_laddr_sc_agX_Is5", 1, 2, 19, 64,  0x1, { 0x60004000,},0, "", 0, 3, 3, 0, 0, 0, _sym751_operands,0,0,1, 0,0,&_sym750,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym756[] = { &_sym88, 0,  (struct enum_fields *) -1,};

// Instruction stA_laddr_sc_agX_zero
static vcpu_local_instr_attrs _sym757 { "0000000000000001001000000000000000000000000000000000000000000000000000000000000010" , nullptr };

// Shorthand:  stA_laddr_sc_agX_zero -> stA_laddr_sc_agX_Is5;
static struct adl_operand _sym758_operands[] = { {44, 0, ADL_REGISTER, 0, 0, 4, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{81, 1, 0, 0, 0, 9, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction stA_laddr_sc_agX_zero
static struct adl_operand _sym759_operands_operands[] = { {43, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{81, 1, 0, 0, 0, 9, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym760[] = {
  // stA_laddr_sc_agX_Is5    (0)
  { "stA_laddr_sc_agX_Is5", 1, 2, 19, 64,  0x1, { 0x60004000,},0, "", 0, 2, 2, 0, 0, 0, _sym758_operands,0,0,1, 0,0,&_sym757,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym761[] = { &_sym88, &_sym154,  (struct enum_fields *) -1,};

// Instruction stA_line1_agX_is9_st
static vcpu_local_instr_attrs _sym762 { "0000000000000000000010000000000000000000000000000000000000000000000000000000000010" , nullptr };

// Shorthand:  stA_line1_agX_is9_st -> stA_line_agX_is9;
static struct adl_operand _sym763_operands[] = { {44, 0, ADL_REGISTER, 0, 0, 4, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{276, 1, ADL_SIGNED, 0, 0, 10, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction stA_line1_agX_is9_st
static struct adl_operand _sym764_operands_operands[] = { {43, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{272, 1, ADL_SIGNED, 0, 0, 0, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym765[] = {
  // stA_line_agX_is9    (0)
  { "stA_line_agX_is9", 1, 2, 19, 64,  0x1, { 0x30400000,},0, "", 0, 2, 2, 0, 0, 0, _sym763_operands,0,0,0, 0,0,&_sym762,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym766[] = { &_sym88, 0,  (struct enum_fields *) -1,};

// Instruction stA_line_agX_is9
static vcpu_local_instr_attrs _sym767 { "0000000000000000000010000000000000000000000000000000000000000000000000000000000010" , nullptr };

// Instruction stA_line_agX_is9
static struct adl_operand _sym768_operands_operands[] = { {81, 0, 0, 0, 0, 9, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{44, 1, ADL_REGISTER, 0, 0, 4, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{276, 2, ADL_SIGNED, 0, 0, 10, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym769[] = { &_sym154, &_sym88, 0,  (struct enum_fields *) -1,};

// Instruction stA_line_agX_is9_st
static vcpu_local_instr_attrs _sym770 { "0000000000000000000010000000000000000000000000000000000000000000000000000000000010" , nullptr };

// Shorthand:  stA_line_agX_is9_st -> stA_line_agX_is9;
static struct adl_operand _sym771_operands[] = { {44, 0, ADL_REGISTER, 0, 0, 4, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{276, 1, ADL_SIGNED, 0, 0, 10, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction stA_line_agX_is9_st
static struct adl_operand _sym772_operands_operands[] = { {43, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{272, 1, ADL_SIGNED, 0, 0, 0, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym773[] = {
  // stA_line_agX_is9    (0)
  { "stA_line_agX_is9", 1, 2, 19, 64,  0x1, { 0x30000000,},0, "", 0, 2, 2, 0, 0, 0, _sym771_operands,0,0,0, 0,0,&_sym770,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym774[] = { &_sym88, 0,  (struct enum_fields *) -1,};

// Instruction stA_line_agX_is9_st_zero
static vcpu_local_instr_attrs _sym775 { "0000000000000000000010000000000000000000000000000000000000000000000000000000000010" , nullptr };

// Shorthand:  stA_line_agX_is9_st_zero -> stA_line_agX_is9;
static struct adl_operand _sym776_operands[] = { {44, 0, ADL_REGISTER, 0, 0, 4, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{81, 1, 0, 0, 0, 9, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction stA_line_agX_is9_st_zero
static struct adl_operand _sym777_operands_operands[] = { {43, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{81, 1, 0, 0, 0, 9, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym778[] = {
  // stA_line_agX_is9    (0)
  { "stA_line_agX_is9", 1, 2, 19, 64,  0x1, { 0x30000000,},0, "", 0, 2, 2, 0, 0, 0, _sym776_operands,0,0,0, 0,0,&_sym775,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym779[] = { &_sym88, &_sym154,  (struct enum_fields *) -1,};

// Instruction stA_line_agX_is9_wide_imm
static vcpu_local_instr_attrs _sym780 { "0000000000000000010010000000000000000000000000000000000000000000000000000000000010" , nullptr };

// Shorthand:  stA_line_agX_is9_wide_imm -> stA_line_agX_is9;

static bfd_uint64_t _sym782_modifier (const expressionS *operands, unsigned __cia ATTRIBUTE_UNUSED) { return im17s2line ( ((int)(((operands[1].X_add_number) & (1 << 16)) ? ((operands[1].X_add_number)- (1 << 17)):(operands[1].X_add_number))) , 9 ); }

static int _sym782_mod_indices[] = { 1,  -1 };

static bfd_uint64_t _sym783_modifier (const expressionS *operands, unsigned __cia ATTRIBUTE_UNUSED) { return im17s2imXs ( ((int)(((operands[1].X_add_number) & (1 << 16)) ? ((operands[1].X_add_number)- (1 << 17)):(operands[1].X_add_number))) , 9 ); }

static int _sym783_mod_indices[] = { 1,  -1 };
static struct adl_operand _sym781_operands[] = { {44, 0, ADL_REGISTER, 0, 0, 4, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{81, -1, 0, 0, 0, 0, 0, 0, 0, _sym782_modifier, _sym782_mod_indices, 0, 0,0, -1,-1,0},{276, -1, 0, 0, 0, 0, 0, 0, 0, _sym783_modifier, _sym783_mod_indices, 0, 0,0, -1,-1,0}, };

// Instruction stA_line_agX_is9_wide_imm
static struct adl_operand _sym784_operands_operands[] = { {43, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{256, 1, ADL_SIGNED, 0, 0, 0, ((bfd_int64_t)18446744073709486081ull-1), 65535ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym785[] = {
  // stA_line_agX_is9    (0)
  { "stA_line_agX_is9", 1, 2, 19, 64,  0x1, { 0x30000000,},0, "", 0, 3, 3, 0, 0, 0, _sym781_operands,0,0,0, 0,0,&_sym780,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym786[] = { &_sym88, 0,  (struct enum_fields *) -1,};

// Instruction stA_line_agX_is9_zero
static vcpu_local_instr_attrs _sym787 { "0000000000000000000010000000000000000000000000000000000000000000000000000000000010" , nullptr };

// Shorthand:  stA_line_agX_is9_zero -> stA_line_agX_is9;
static struct adl_operand _sym788_operands[] = { {44, 0, ADL_REGISTER, 0, 0, 4, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{81, 1, 0, 0, 0, 9, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction stA_line_agX_is9_zero
static struct adl_operand _sym789_operands_operands[] = { {43, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{81, 1, 0, 0, 0, 9, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym790[] = {
  // stA_line_agX_is9    (0)
  { "stA_line_agX_is9", 1, 2, 19, 64,  0x1, { 0x30000000,},0, "", 0, 2, 2, 0, 0, 0, _sym788_operands,0,0,0, 0,0,&_sym787,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym791[] = { &_sym88, &_sym154,  (struct enum_fields *) -1,};

// Instruction stA_w_line1_agX_is9_st
static vcpu_local_instr_attrs _sym792 { "0000000000000000000010000000000000000000000000000000000000000000000000000000000010" , nullptr };

// Shorthand:  stA_w_line1_agX_is9_st -> stA_w_line_agX_is9;
static struct adl_operand _sym793_operands[] = { {44, 0, ADL_REGISTER, 0, 0, 4, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{276, 1, ADL_SIGNED, 0, 0, 10, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction stA_w_line1_agX_is9_st
static struct adl_operand _sym794_operands_operands[] = { {43, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{272, 1, ADL_SIGNED, 0, 0, 0, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym795[] = {
  // stA_w_line_agX_is9    (0)
  { "stA_w_line_agX_is9", 1, 2, 19, 64,  0x1, { 0x40400000,},0, "", 0, 2, 2, 0, 0, 0, _sym793_operands,0,0,0, 0,0,&_sym792,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym796[] = { &_sym88, 0,  (struct enum_fields *) -1,};

// Instruction stA_w_line_agX_is9
static vcpu_local_instr_attrs _sym797 { "0000000000000000000010000000000000000000000000000000000000000000000000000000000010" , nullptr };

// Instruction stA_w_line_agX_is9
static struct adl_operand _sym798_operands_operands[] = { {81, 0, 0, 0, 0, 9, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{44, 1, ADL_REGISTER, 0, 0, 4, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{276, 2, ADL_SIGNED, 0, 0, 10, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym799[] = { &_sym154, &_sym88, 0,  (struct enum_fields *) -1,};

// Instruction stA_w_line_agX_is9_st
static vcpu_local_instr_attrs _sym800 { "0000000000000000000010000000000000000000000000000000000000000000000000000000000010" , nullptr };

// Shorthand:  stA_w_line_agX_is9_st -> stA_w_line_agX_is9;
static struct adl_operand _sym801_operands[] = { {44, 0, ADL_REGISTER, 0, 0, 4, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{276, 1, ADL_SIGNED, 0, 0, 10, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction stA_w_line_agX_is9_st
static struct adl_operand _sym802_operands_operands[] = { {43, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{272, 1, ADL_SIGNED, 0, 0, 0, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym803[] = {
  // stA_w_line_agX_is9    (0)
  { "stA_w_line_agX_is9", 1, 2, 19, 64,  0x1, { 0x40000000,},0, "", 0, 2, 2, 0, 0, 0, _sym801_operands,0,0,0, 0,0,&_sym800,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym804[] = { &_sym88, 0,  (struct enum_fields *) -1,};

// Instruction stA_w_line_agX_is9_st_zero
static vcpu_local_instr_attrs _sym805 { "0000000000000000000010000000000000000000000000000000000000000000000000000000000010" , nullptr };

// Shorthand:  stA_w_line_agX_is9_st_zero -> stA_w_line_agX_is9;
static struct adl_operand _sym806_operands[] = { {44, 0, ADL_REGISTER, 0, 0, 4, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{81, 1, 0, 0, 0, 9, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction stA_w_line_agX_is9_st_zero
static struct adl_operand _sym807_operands_operands[] = { {43, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{81, 1, 0, 0, 0, 9, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym808[] = {
  // stA_w_line_agX_is9    (0)
  { "stA_w_line_agX_is9", 1, 2, 19, 64,  0x1, { 0x40000000,},0, "", 0, 2, 2, 0, 0, 0, _sym806_operands,0,0,0, 0,0,&_sym805,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym809[] = { &_sym88, &_sym154,  (struct enum_fields *) -1,};

// Instruction stA_w_line_agX_is9_wide_imm
static vcpu_local_instr_attrs _sym810 { "0000000000000000010010000000000000000000000000000000000000000000000000000000000010" , nullptr };

// Shorthand:  stA_w_line_agX_is9_wide_imm -> stA_w_line_agX_is9;

static bfd_uint64_t _sym812_modifier (const expressionS *operands, unsigned __cia ATTRIBUTE_UNUSED) { return im17s2line ( ((int)(((operands[1].X_add_number) & (1 << 16)) ? ((operands[1].X_add_number)- (1 << 17)):(operands[1].X_add_number))) , 9 ); }

static int _sym812_mod_indices[] = { 1,  -1 };

static bfd_uint64_t _sym813_modifier (const expressionS *operands, unsigned __cia ATTRIBUTE_UNUSED) { return im17s2imXs ( ((int)(((operands[1].X_add_number) & (1 << 16)) ? ((operands[1].X_add_number)- (1 << 17)):(operands[1].X_add_number))) , 9 ); }

static int _sym813_mod_indices[] = { 1,  -1 };
static struct adl_operand _sym811_operands[] = { {44, 0, ADL_REGISTER, 0, 0, 4, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{81, -1, 0, 0, 0, 0, 0, 0, 0, _sym812_modifier, _sym812_mod_indices, 0, 0,0, -1,-1,0},{276, -1, 0, 0, 0, 0, 0, 0, 0, _sym813_modifier, _sym813_mod_indices, 0, 0,0, -1,-1,0}, };

// Instruction stA_w_line_agX_is9_wide_imm
static struct adl_operand _sym814_operands_operands[] = { {43, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{256, 1, ADL_SIGNED, 0, 0, 0, ((bfd_int64_t)18446744073709486081ull-1), 65535ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym815[] = {
  // stA_w_line_agX_is9    (0)
  { "stA_w_line_agX_is9", 1, 2, 19, 64,  0x1, { 0x40000000,},0, "", 0, 3, 3, 0, 0, 0, _sym811_operands,0,0,0, 0,0,&_sym810,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym816[] = { &_sym88, 0,  (struct enum_fields *) -1,};

// Instruction stA_w_line_agX_is9_zero
static vcpu_local_instr_attrs _sym817 { "0000000000000000000010000000000000000000000000000000000000000000000000000000000010" , nullptr };

// Shorthand:  stA_w_line_agX_is9_zero -> stA_w_line_agX_is9;
static struct adl_operand _sym818_operands[] = { {44, 0, ADL_REGISTER, 0, 0, 4, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{81, 1, 0, 0, 0, 9, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction stA_w_line_agX_is9_zero
static struct adl_operand _sym819_operands_operands[] = { {43, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{81, 1, 0, 0, 0, 9, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym820[] = {
  // stA_w_line_agX_is9    (0)
  { "stA_w_line_agX_is9", 1, 2, 19, 64,  0x1, { 0x40000000,},0, "", 0, 2, 2, 0, 0, 0, _sym818_operands,0,0,0, 0,0,&_sym817,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym821[] = { &_sym88, &_sym154,  (struct enum_fields *) -1,};

// Instruction st_agX_agY
static vcpu_local_instr_attrs _sym822 { "0000000000000000000010000000000000000000000000000000000000000000000000000000000010" , nullptr };

// Instruction st_agX_agY
static struct adl_operand _sym823_operands_operands[] = { {44, 0, ADL_REGISTER, 0, 0, 4, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{82, 1, 0, 0, 0, 14, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{68, 2, ADL_REGISTER, 0, 0, 9, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym824[] = { &_sym88, &_sym156, &_sym116,  (struct enum_fields *) -1,};

// Instruction st_agX_agY_llr_mode
static vcpu_local_instr_attrs _sym825 { "0000000000000000000010000000000000000000000000000000000000000000000000000000000010" , nullptr };

// Instruction st_agX_agY_llr_mode
static struct adl_operand _sym826_operands_operands[] = { {323, 0, 0, 0, 0, 17, 0ull, 0x3ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{44, 1, ADL_REGISTER, 0, 0, 4, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{82, 2, 0, 0, 0, 14, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{68, 3, ADL_REGISTER, 0, 0, 9, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym827[] = { &_sym352, &_sym88, &_sym156, &_sym116,  (struct enum_fields *) -1,};

// Instruction st_line_agX_is9_line0_wide_imm
adl_instr_attr_val _sym828[] = { { instr_opA,  0, 0 }, { instr_inst,  0, "st_agX_Is18" }, { instr_vcpu1,  0, 0 }, { -1, 0, 0 } };
static vcpu_local_instr_attrs _sym829 { "0000000000000000000010000000000000100000000000000000000000000000000000000000000010" , _sym828 };

// Shorthand:  st_line_agX_is9_line0_wide_imm -> stA_line_agX_is9;
static struct adl_operand _sym830_operands[] = { {44, 0, ADL_REGISTER, 0, 0, 4, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{276, 1, ADL_SIGNED, 0, 0, 10, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction st_line_agX_is9_line0_wide_imm
static struct adl_operand _sym831_operands_operands[] = { {43, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{272, 1, ADL_SIGNED, 0, 0, 0, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym832[] = {
  // stA_line_agX_is9    (0)
  { "stA_line_agX_is9", 1, 2, 19, 64,  0x1, { 0x30000000,},0, "", 0, 2, 2, 0, 0, 0, _sym830_operands,0,0,0, 0,0,&_sym829,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym833[] = { &_sym88, 0,  (struct enum_fields *) -1,};

// Instruction st_line_agX_is9_line1_wide_imm
adl_instr_attr_val _sym834[] = { { instr_opA,  0, 0 }, { instr_inst,  0, "st_agX_Is18" }, { instr_vcpu1,  0, 0 }, { -1, 0, 0 } };
static vcpu_local_instr_attrs _sym835 { "0000000000000000000010000000000000100000000000000000000000000000000000000000000010" , _sym834 };

// Shorthand:  st_line_agX_is9_line1_wide_imm -> stA_line_agX_is9;
static struct adl_operand _sym836_operands[] = { {44, 0, ADL_REGISTER, 0, 0, 4, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{276, 1, ADL_SIGNED, 9, 0, 10, ((bfd_int64_t)18446744073709486081ull-1), 65535ull, 0x1ffull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction st_line_agX_is9_line1_wide_imm
static struct adl_operand _sym837_operands_operands[] = { {43, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{278, 1, ADL_SIGNED, 9, 0, 0, ((bfd_int64_t)18446744073709486081ull-1), 65535ull, 0x1ffull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym838[] = {
  // stA_line_agX_is9    (0)
  { "stA_line_agX_is9", 1, 2, 19, 64,  0x1, { 0x30400000,},0, "", 0, 2, 2, 0, 0, 0, _sym836_operands,0,0,0, 0,0,&_sym835,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym839[] = { &_sym88, 0,  (struct enum_fields *) -1,};

// Instruction st_sc_agX_agY
static vcpu_local_instr_attrs _sym840 { "0000000000000001001000000000000000000000000000000000000000000000000000000000000010" , nullptr };

// Instruction st_sc_agX_agY
static struct adl_operand _sym841_operands_operands[] = { {44, 0, ADL_REGISTER, 0, 0, 4, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{82, 1, 0, 0, 0, 14, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{68, 2, ADL_REGISTER, 0, 0, 9, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym842[] = { &_sym88, &_sym156, &_sym116,  (struct enum_fields *) -1,};

// Instruction st_uline
static vcpu_local_instr_attrs _sym843 { "0010000000000000000100000000000000000000000000000000000000000000000000000000000010" , nullptr };

// Instruction st_uline
static struct adl_operand _sym844_operands_operands[] = { {44, 0, ADL_REGISTER, 0, 0, 4, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym845[] = { &_sym88,  (struct enum_fields *) -1,};

// Instruction st_uline_llr8
static vcpu_local_instr_attrs _sym846 { "0010100000000000001000000000000000000000000000000000000000000000000000000000000010" , nullptr };

// Instruction st_uline_llr8
static struct adl_operand _sym847_operands_operands[] = { {44, 0, ADL_REGISTER, 0, 0, 4, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym848[] = { &_sym88,  (struct enum_fields *) -1,};

// Instruction st_uline_llr8half
static vcpu_local_instr_attrs _sym849 { "0010100000000000001000000000000000000000000000000000000000000000000000000000000010" , nullptr };

// Instruction st_uline_llr8half
static struct adl_operand _sym850_operands_operands[] = { {44, 0, ADL_REGISTER, 0, 0, 4, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym851[] = { &_sym88,  (struct enum_fields *) -1,};

// Instruction st_w_agX_agY
static vcpu_local_instr_attrs _sym852 { "0000000000000000000010000000000000000000000000000000000000000000000000000000000010" , nullptr };

// Instruction st_w_agX_agY
static struct adl_operand _sym853_operands_operands[] = { {44, 0, ADL_REGISTER, 0, 0, 4, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{82, 1, 0, 0, 0, 14, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{68, 2, ADL_REGISTER, 0, 0, 9, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym854[] = { &_sym88, &_sym156, &_sym116,  (struct enum_fields *) -1,};

// Instruction st_w_br_aX_aY
static vcpu_local_instr_attrs _sym855 { "0000000000000000000010000000000000000000000000000000000000000000000000000000000010" , nullptr };

// Instruction st_w_br_aX_aY
static struct adl_operand _sym856_operands_operands[] = { {44, 0, ADL_REGISTER, 0, 0, 4, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{82, 1, 0, 0, 0, 14, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{68, 2, ADL_REGISTER, 0, 0, 9, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym857[] = { &_sym88, &_sym156, &_sym116,  (struct enum_fields *) -1,};

// Instruction st_w_line_agX_is9_line0_wide_imm
adl_instr_attr_val _sym858[] = { { instr_opA,  0, 0 }, { instr_inst,  0, "st_w_agX_Is18" }, { instr_vcpu1,  0, 0 }, { -1, 0, 0 } };
static vcpu_local_instr_attrs _sym859 { "0000000000000000000010000000000000100000000000000000000000000000000000000000000010" , _sym858 };

// Shorthand:  st_w_line_agX_is9_line0_wide_imm -> stA_w_line_agX_is9;
static struct adl_operand _sym860_operands[] = { {44, 0, ADL_REGISTER, 0, 0, 4, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{276, 1, ADL_SIGNED, 0, 0, 10, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction st_w_line_agX_is9_line0_wide_imm
static struct adl_operand _sym861_operands_operands[] = { {43, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{272, 1, ADL_SIGNED, 0, 0, 0, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym862[] = {
  // stA_w_line_agX_is9    (0)
  { "stA_w_line_agX_is9", 1, 2, 19, 64,  0x1, { 0x40000000,},0, "", 0, 2, 2, 0, 0, 0, _sym860_operands,0,0,0, 0,0,&_sym859,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym863[] = { &_sym88, 0,  (struct enum_fields *) -1,};

// Instruction st_w_line_agX_is9_line1_wide_imm
adl_instr_attr_val _sym864[] = { { instr_opA,  0, 0 }, { instr_inst,  0, "st_w_agX_Is18" }, { instr_vcpu1,  0, 0 }, { -1, 0, 0 } };
static vcpu_local_instr_attrs _sym865 { "0000000000000000000010000000000000100000000000000000000000000000000000000000000010" , _sym864 };

// Shorthand:  st_w_line_agX_is9_line1_wide_imm -> stA_w_line_agX_is9;
static struct adl_operand _sym866_operands[] = { {44, 0, ADL_REGISTER, 0, 0, 4, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{276, 1, ADL_SIGNED, 9, 0, 10, ((bfd_int64_t)18446744073709486081ull-1), 65535ull, 0x1ffull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction st_w_line_agX_is9_line1_wide_imm
static struct adl_operand _sym867_operands_operands[] = { {43, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{278, 1, ADL_SIGNED, 9, 0, 0, ((bfd_int64_t)18446744073709486081ull-1), 65535ull, 0x1ffull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym868[] = {
  // stA_w_line_agX_is9    (0)
  { "stA_w_line_agX_is9", 1, 2, 19, 64,  0x1, { 0x40400000,},0, "", 0, 2, 2, 0, 0, 0, _sym866_operands,0,0,0, 0,0,&_sym865,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym869[] = { &_sym88, 0,  (struct enum_fields *) -1,};

// Instruction stld_agX_agY
static vcpu_local_instr_attrs _sym870 { "0000000000000000001000000000000000000000000000000000000000000000000000000000000010" , nullptr };

// Instruction stld_agX_agY
static struct adl_operand _sym871_operands_operands[] = { {87, 0, 0, 0, 0, 14, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{44, 1, ADL_REGISTER, 0, 0, 4, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{84, 2, 0, 0, 0, 15, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{68, 3, ADL_REGISTER, 0, 0, 9, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym872[] = { &_sym164, &_sym88, &_sym158, &_sym116,  (struct enum_fields *) -1,};

// Instruction stld_laddr_Is9_aZ
static vcpu_local_instr_attrs _sym873 { "0000000000000000001000000000000000000000000000000000000000000000000000000000000010" , nullptr };

// Instruction stld_laddr_Is9_aZ
static struct adl_operand _sym874_operands_operands[] = { {274, 0, ADL_SIGNED, 0, 0, 4, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{85, 1, 0, 0, 0, 13, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{79, 2, ADL_REGISTER, 0, 0, 14, 0ull, 0x7ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym875[] = { 0, &_sym158, &_sym148,  (struct enum_fields *) -1,};

// Instruction stld_laddr_Is9_aZ_zero
static vcpu_local_instr_attrs _sym876 { "0000000000000000001000000000000000000000000000000000000000000000000000000000000010" , nullptr };

// Shorthand:  stld_laddr_Is9_aZ_zero -> stld_laddr_Is9_aZ;
static struct adl_operand _sym877_operands[] = { {85, 0, 0, 0, 0, 13, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{79, 1, ADL_REGISTER, 0, 0, 14, 0ull, 0x7ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction stld_laddr_Is9_aZ_zero
static struct adl_operand _sym878_operands_operands[] = { {83, 0, 0, 0, 0, 0, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{78, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0x7ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym879[] = {
  // stld_laddr_Is9_aZ    (0)
  { "stld_laddr_Is9_aZ", 1, 2, 19, 64,  0x1, { 0x50002000,},0, "", 0, 2, 2, 0, 0, 0, _sym877_operands,0,0,0, 0,0,&_sym876,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym880[] = { &_sym158, &_sym148,  (struct enum_fields *) -1,};

// Instruction stld_laddr_aZ_Is9
static vcpu_local_instr_attrs _sym881 { "0000000000000000001000000000000000000000000000000000000000000000000000000000000010" , nullptr };

// Instruction stld_laddr_aZ_Is9
static struct adl_operand _sym882_operands_operands[] = { {88, 0, 0, 0, 0, 13, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{79, 1, ADL_REGISTER, 0, 0, 14, 0ull, 0x7ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{274, 2, ADL_SIGNED, 0, 0, 4, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym883[] = { &_sym164, &_sym148, 0,  (struct enum_fields *) -1,};

// Instruction stld_laddr_aZ_Is9_zero
static vcpu_local_instr_attrs _sym884 { "0000000000000000001000000000000000000000000000000000000000000000000000000000000010" , nullptr };

// Shorthand:  stld_laddr_aZ_Is9_zero -> stld_laddr_aZ_Is9;
static struct adl_operand _sym885_operands[] = { {88, 0, 0, 0, 0, 13, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{79, 1, ADL_REGISTER, 0, 0, 14, 0ull, 0x7ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction stld_laddr_aZ_Is9_zero
static struct adl_operand _sym886_operands_operands[] = { {86, 0, 0, 0, 0, 0, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{78, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0x7ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym887[] = {
  // stld_laddr_aZ_Is9    (0)
  { "stld_laddr_aZ_Is9", 1, 2, 19, 64,  0x1, { 0x50004000,},0, "", 0, 2, 2, 0, 0, 0, _sym885_operands,0,0,0, 0,0,&_sym884,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym888[] = { &_sym164, &_sym148,  (struct enum_fields *) -1,};

// Instruction sub_aX_aY_aZ
static vcpu_local_instr_attrs _sym889 { "0000000000000000000010000000000000000000000000000000000000000000000000000000000010" , nullptr };

// Instruction sub_aX_aY_aZ
static struct adl_operand _sym890_operands_operands[] = { {54, 0, ADL_REGISTER, 0, 0, 4, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{72, 1, ADL_REGISTER, 0, 0, 9, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{75, 2, ADL_REGISTER, 0, 0, 14, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym891[] = { &_sym86, &_sym114, &_sym138,  (struct enum_fields *) -1,};

// Instruction sub_aX_aY_aZ_sub_aX_aY
static vcpu_local_instr_attrs _sym892 { "0000000000000000000010000000000000000000000000000000000000000000000000000000000010" , nullptr };

// Shorthand:  sub_aX_aY_aZ_sub_aX_aY -> sub_aX_aY_aZ;
static struct adl_operand _sym893_operands[] = { {54, 0, ADL_REGISTER, 0, 0, 4, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{72, 0, ADL_REGISTER, 0, 0, 9, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{75, 1, ADL_REGISTER, 0, 0, 14, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction sub_aX_aY_aZ_sub_aX_aY
static struct adl_operand _sym894_operands_operands[] = { {42, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{58, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym895[] = {
  // sub_aX_aY_aZ    (0)
  { "sub_aX_aY_aZ", 1, 2, 19, 64,  0x1, { 0x90000000,},0, "", 0, 3, 3, 0, 0, 0, _sym893_operands,0,0,0, 0,0,&_sym892,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym896[] = { &_sym86, &_sym114,  (struct enum_fields *) -1,};

// Instruction add_nco_k_Is11
static vcpu_local_instr_attrs _sym897 { "0000000000100000000010000000000000000000000000000000000000000000000000000000000100" , nullptr };

// Instruction add_nco_k_Is11
static struct adl_operand _sym898_operands_operands[] = { {241, 0, ADL_SIGNED, 0, 0, 6, ((bfd_int64_t)18446744073709550593ull-1), 1023ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym899[] = { 0,  (struct enum_fields *) -1,};

// Instruction clr_VRA
static vcpu_local_instr_attrs _sym900 { "0000000000000000000010000000000000000000000000000000000000000000000000000000000100" , nullptr };

// Instruction clr_VRA
static struct enum_fields *_sym902[] = {  (struct enum_fields *) -1,};

// Instruction clr_VRA_Iu5_Iu4
static vcpu_local_instr_attrs _sym903 { "0000000000000000001000000000000000000000000000000000000000000000000000000000000100" , nullptr };

// Instruction clr_VRA_Iu5_Iu4
static struct adl_operand _sym904_operands_operands[] = { {305, 0, 0, 0, 0, 12, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{301, 1, 0, 0, 0, 8, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym905[] = { 0, 0,  (struct enum_fields *) -1,};

// Instruction dovpB_c_a
static vcpu_local_instr_attrs _sym906 { "0000000000000000001000000000000000000000000000000000000000000000000000000000000100" , nullptr };

// Instruction dovpB_c_a
static struct adl_operand _sym907_operands_operands[] = { {373, 0, 0, 0, 0, 6, 0ull, 0x7ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym908[] = { &_sym406, 0,  (struct enum_fields *) -1,};

// Instruction fa0to1_Iu2
static vcpu_local_instr_attrs _sym909 { "0000000000000000000010000000000000000000000000000000000000000000000000000000000100" , nullptr };

// Instruction fa0to1_Iu2
static struct adl_operand _sym910_operands_operands[] = { {295, 0, 0, 0, 0, 15, 0ull, 0x3ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym911[] = { 0,  (struct enum_fields *) -1,};

// Instruction fill_d_rV_gX
static vcpu_local_instr_attrs _sym912 { "0000000000000000000100000000000000000000000000000000000000000000000000000000000100" , nullptr };

// Instruction fill_d_rV_gX
static struct adl_operand _sym913_operands_operands[] = { {176, 0, ADL_REGISTER, 0, 0, 13, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym914[] = { &_sym274,  (struct enum_fields *) -1,};

// Instruction fill_h_rV_gX
static vcpu_local_instr_attrs _sym915 { "0000000000000000000100000000000000000000000000000000000000000000000000000000000100" , nullptr };

// Instruction fill_h_rV_gX
static struct adl_operand _sym916_operands_operands[] = { {189, 0, ADL_REGISTER, 0, 0, 13, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym917[] = { &_sym272,  (struct enum_fields *) -1,};

// Instruction fill_q_rV_gX
static vcpu_local_instr_attrs _sym918 { "0000000000000000000100000000000000000000000000000000000000000000000000000000000100" , nullptr };

// Instruction fill_q_rV_gX
static struct adl_operand _sym919_operands_operands[] = { {175, 0, ADL_REGISTER, 0, 0, 13, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym920[] = { &_sym276,  (struct enum_fields *) -1,};

// Instruction fill_w_rV_gX
static vcpu_local_instr_attrs _sym921 { "0000000000000000000100000000000000000000000000000000000000000000000000000000000100" , nullptr };

// Instruction fill_w_rV_gX
static struct adl_operand _sym922_operands_operands[] = { {189, 0, ADL_REGISTER, 0, 0, 13, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym923[] = { &_sym272,  (struct enum_fields *) -1,};

// Instruction fix2float_gX_gY
static vcpu_local_instr_attrs _sym924 { "0000000000000000000010000000000000000000000000000000000000000000000000000000000100" , nullptr };

// Instruction fix2float_gX_gY
static struct adl_operand _sym925_operands_operands[] = { {189, 0, ADL_REGISTER, 0, 0, 13, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{202, 1, ADL_REGISTER, 0, 0, 9, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym926[] = { &_sym272, &_sym310,  (struct enum_fields *) -1,};

// Instruction float2fix_gX_gY
static vcpu_local_instr_attrs _sym927 { "0000000000000000000010000000000000000000000000000000000000000000000000000000000100" , nullptr };

// Instruction float2fix_gX_gY
static struct adl_operand _sym928_operands_operands[] = { {189, 0, ADL_REGISTER, 0, 0, 13, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{202, 1, ADL_REGISTER, 0, 0, 9, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym929[] = { &_sym272, &_sym310,  (struct enum_fields *) -1,};

// Instruction floathptofloatsp_gX_gY
static vcpu_local_instr_attrs _sym930 { "0000000000000000000100000000000000000000000000000000000000000000000000000000000100" , nullptr };

// Instruction floathptofloatsp_gX_gY
static struct adl_operand _sym931_operands_operands[] = { {189, 0, ADL_REGISTER, 0, 0, 13, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{202, 1, ADL_REGISTER, 0, 0, 9, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym932[] = { &_sym272, &_sym310,  (struct enum_fields *) -1,};

// Instruction floatsptofloathp_gX_gY
static vcpu_local_instr_attrs _sym933 { "0000000000000000000100000000000000000000000000000000000000000000000000000000000100" , nullptr };

// Instruction floatsptofloathp_gX_gY
static struct adl_operand _sym934_operands_operands[] = { {189, 0, ADL_REGISTER, 0, 0, 13, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{202, 1, ADL_REGISTER, 0, 0, 9, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym935[] = { &_sym272, &_sym310,  (struct enum_fields *) -1,};

// Instruction floatsptohfix_gX_gY
static vcpu_local_instr_attrs _sym936 { "0000000000000000000100000000000000000000000000000000000000000000000000000000000100" , nullptr };

// Instruction floatsptohfix_gX_gY
static struct adl_operand _sym937_operands_operands[] = { {189, 0, ADL_REGISTER, 0, 0, 13, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{202, 1, ADL_REGISTER, 0, 0, 9, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym938[] = { &_sym272, &_sym310,  (struct enum_fields *) -1,};

// Instruction floatx2n_gX_gY
static vcpu_local_instr_attrs _sym939 { "0000000000000000000010000000000000000000000000000000000000000000000000000000000100" , nullptr };

// Instruction floatx2n_gX_gY
static struct adl_operand _sym940_operands_operands[] = { {189, 0, ADL_REGISTER, 0, 0, 13, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{202, 1, ADL_REGISTER, 0, 0, 9, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym941[] = { &_sym272, &_sym310,  (struct enum_fields *) -1,};

// Instruction hfixtofloatsp_gX_gY
static vcpu_local_instr_attrs _sym942 { "0000000000000000000100000000000000000000000000000000000000000000000000000000000100" , nullptr };

// Instruction hfixtofloatsp_gX_gY
static struct adl_operand _sym943_operands_operands[] = { {189, 0, ADL_REGISTER, 0, 0, 13, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{202, 1, ADL_REGISTER, 0, 0, 9, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym944[] = { &_sym272, &_sym310,  (struct enum_fields *) -1,};

// Instruction ldB_Rx
static vcpu_local_instr_attrs _sym945 { "0000000000000000000100000000000000000000000000000000000000000000000000000000000100" , nullptr };

// Instruction ldB_Rx
static struct adl_operand _sym946_operands_operands[] = { {356, 0, ADL_REGISTER, 0, 0, 14, 0ull, 0x7ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym947[] = { &_sym372,  (struct enum_fields *) -1,};

// Instruction ldB_Rx_opB
adl_instr_attr_val _sym948[] = { { instr_opB,  0, 0 }, { instr_inst,  0, "ld_Rx_normal_opVld" }, { instr_vcpu2,  0, 0 }, { -1, 0, 0 } };
static vcpu_local_instr_attrs _sym949 { "0000000000000000000100000000000000100000000000000000000000000000000000000000000100" , _sym948 };

// Shorthand:  ldB_Rx_opB -> ldB_Rx;
static struct adl_operand _sym950_operands[] = { {356, 0, ADL_REGISTER, 0, 0, 14, 0ull, 0x7ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction ldB_Rx_opB
static struct adl_operand _sym951_operands_operands[] = { {355, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0x7ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym952[] = {
  // ldB_Rx    (0)
  { "ldB_Rx", 1, 2, 17, 64,  0x1, { 0x40000000,},0, "", 0, 1, 1, 0, 0, 0, _sym950_operands,0,0,0, 0,0,&_sym949,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym953[] = { &_sym372,  (struct enum_fields *) -1,};

// Instruction ldB_agX_agY
static vcpu_local_instr_attrs _sym954 { "0000000000000000001000000000000000000000000000000000000000000000000000000000000100" , nullptr };

// Instruction ldB_agX_agY
static struct adl_operand _sym955_operands_operands[] = { {53, 0, ADL_REGISTER, 0, 0, 7, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{97, 1, 0, 0, 0, 6, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{62, 2, ADL_REGISTER, 0, 0, 12, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym956[] = { &_sym88, &_sym176, &_sym116,  (struct enum_fields *) -1,};

// Instruction ldB_agX_agY_ld
adl_instr_attr_val _sym957[] = { { instr_opB,  0, 0 }, { instr_inst,  0, "ld_br_agX_agY_ld" }, { instr_opBA,  0, 0 }, { instr_vcpu3,  0, 0 }, { -1, 0, 0 } };
static vcpu_local_instr_attrs _sym958 { "0000000000000000001000000010000000100000000000000000000000000000000000000000000100" , _sym957 };

// Shorthand:  ldB_agX_agY_ld -> ldB_agX_agY;
static struct adl_operand _sym959_operands[] = { {97, 0, 0, 0, 0, 6, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{53, 1, ADL_REGISTER, 0, 0, 7, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{62, 2, ADL_REGISTER, 0, 0, 12, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction ldB_agX_agY_ld
static struct adl_operand _sym960_operands_operands[] = { {97, 0, 0, 0, 0, 6, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{43, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{59, 2, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym961[] = {
  // ldB_agX_agY    (0)
  { "ldB_agX_agY", 1, 2, 17, 64,  0x1, { 0x70000000,},0, "", 0, 3, 3, 0, 0, 0, _sym959_operands,0,0,0, 0,0,&_sym958,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym962[] = { &_sym176, &_sym88, &_sym116,  (struct enum_fields *) -1,};

// Instruction ldB_lc_agX_agY
static vcpu_local_instr_attrs _sym963 { "0000000000000001001000000000000000000000000000000000000000000000000000000000000100" , nullptr };

// Instruction ldB_lc_agX_agY
static struct adl_operand _sym964_operands_operands[] = { {53, 0, ADL_REGISTER, 0, 0, 7, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{97, 1, 0, 0, 0, 6, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{62, 2, ADL_REGISTER, 0, 0, 12, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym965[] = { &_sym88, &_sym176, &_sym116,  (struct enum_fields *) -1,};

// Instruction ldB_line_agX_is5
static vcpu_local_instr_attrs _sym966 { "0000000000000000001000000000000000000000000000000000000000000000000000000000000100" , nullptr };

// Instruction ldB_line_agX_is5
static struct adl_operand _sym967_operands_operands[] = { {96, 0, 0, 0, 0, 6, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{53, 1, ADL_REGISTER, 0, 0, 7, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{263, 2, ADL_SIGNED, 0, 0, 12, ((bfd_int64_t)18446744073709551601ull-1), 15ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym968[] = { &_sym174, &_sym88, 0,  (struct enum_fields *) -1,};

// Instruction ldB_line_agX_is5_ld_line1
adl_instr_attr_val _sym969[] = { { instr_opB,  0, 0 }, { instr_inst,  0, "ldA_line_agX_is9_ld_line1" }, { instr_opBA,  0, 0 }, { instr_vcpu3,  0, 0 }, { -1, 0, 0 } };
static vcpu_local_instr_attrs _sym970 { "0000000000000000001000000010000000100000000000000000000000000000000000000000000100" , _sym969 };

// Shorthand:  ldB_line_agX_is5_ld_line1 -> ldB_line_agX_is5;
static struct adl_operand _sym971_operands[] = { {53, 0, ADL_REGISTER, 0, 0, 7, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{263, 1, ADL_SIGNED, 0, 0, 12, ((bfd_int64_t)18446744073709551601ull-1), 15ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction ldB_line_agX_is5_ld_line1
static struct adl_operand _sym972_operands_operands[] = { {43, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{262, 1, ADL_SIGNED, 0, 0, 0, ((bfd_int64_t)18446744073709551601ull-1), 15ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym973[] = {
  // ldB_line_agX_is5    (0)
  { "ldB_line_agX_is5", 1, 2, 17, 64,  0x1, { 0x76000000,},0, "", 0, 2, 2, 0, 0, 0, _sym971_operands,0,0,1, 0,0,&_sym970,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym974[] = { &_sym88, 0,  (struct enum_fields *) -1,};

// Instruction ldB_line_agX_is5_line0
adl_instr_attr_val _sym975[] = { { instr_opB,  0, 0 }, { instr_inst,  0, "ld_line_agX_is9_Line0_wide_imm" }, { instr_opBA,  0, 0 }, { instr_vcpu3,  0, 0 }, { -1, 0, 0 } };
static vcpu_local_instr_attrs _sym976 { "0000000000000000001000000010000000100000000000000000000000000000000000000000000100" , _sym975 };

// Shorthand:  ldB_line_agX_is5_line0 -> ldB_line_agX_is5;
static struct adl_operand _sym977_operands[] = { {53, 0, ADL_REGISTER, 0, 0, 7, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{263, 1, ADL_SIGNED, 0, 0, 12, ((bfd_int64_t)18446744073709551601ull-1), 15ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction ldB_line_agX_is5_line0
static struct adl_operand _sym978_operands_operands[] = { {43, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{262, 1, ADL_SIGNED, 0, 0, 0, ((bfd_int64_t)18446744073709551601ull-1), 15ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym979[] = {
  // ldB_line_agX_is5    (0)
  { "ldB_line_agX_is5", 1, 2, 17, 64,  0x1, { 0x74000000,},0, "", 0, 2, 2, 0, 0, 0, _sym977_operands,0,0,1, 0,0,&_sym976,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym980[] = { &_sym88, 0,  (struct enum_fields *) -1,};

// Instruction ldB_line_agX_is5_wide_imm
static vcpu_local_instr_attrs _sym981 { "0000000000000000011000000000000000000000000000000000000000000000000000000000000100" , nullptr };

// Shorthand:  ldB_line_agX_is5_wide_imm -> ldB_line_agX_is5;

static bfd_uint64_t _sym983_modifier (const expressionS *operands, unsigned __cia ATTRIBUTE_UNUSED) { return im17s2line ( ((int)(((operands[1].X_add_number) & (1 << 16)) ? ((operands[1].X_add_number)- (1 << 17)):(operands[1].X_add_number))) , 5 ); }

static int _sym983_mod_indices[] = { 1,  -1 };

static bfd_uint64_t _sym984_modifier (const expressionS *operands, unsigned __cia ATTRIBUTE_UNUSED) { return im17s2imXs ( ((int)(((operands[1].X_add_number) & (1 << 16)) ? ((operands[1].X_add_number)- (1 << 17)):(operands[1].X_add_number))) , 5 ); }

static int _sym984_mod_indices[] = { 1,  -1 };
static struct adl_operand _sym982_operands[] = { {96, -1, 0, 0, 0, 0, 0, 0, 0, _sym983_modifier, _sym983_mod_indices, 0, 0,0, -1,-1,0},{53, 0, ADL_REGISTER, 0, 0, 7, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{263, -1, 0, 0, 0, 0, 0, 0, 0, _sym984_modifier, _sym984_mod_indices, 0, 0,0, -1,-1,0}, };

// Instruction ldB_line_agX_is5_wide_imm
static struct adl_operand _sym985_operands_operands[] = { {43, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{256, 1, ADL_SIGNED, 0, 0, 0, ((bfd_int64_t)18446744073709486081ull-1), 65535ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym986[] = {
  // ldB_line_agX_is5    (0)
  { "ldB_line_agX_is5", 1, 2, 17, 64,  0x1, { 0x74000000,},0, "", 0, 3, 3, 0, 0, 0, _sym982_operands,0,0,1, 0,0,&_sym981,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym987[] = { &_sym88, 0,  (struct enum_fields *) -1,};

// Instruction ldB_line_agX_is5_wide_imm_ld
adl_instr_attr_val _sym988[] = { { instr_opB,  0, 0 }, { instr_inst,  0, "ldA_line_agX_is9_wide_imm_ld" }, { instr_opBA,  0, 0 }, { instr_vcpu3,  0, 0 }, { instr_wide_imm,  0, 0 }, { -1, 0, 0 } };
static vcpu_local_instr_attrs _sym989 { "0000000000000000011000000010000000100000000000000000000000000000000000000000000100" , _sym988 };

// Shorthand:  ldB_line_agX_is5_wide_imm_ld -> ldB_line_agX_is5;

static bfd_uint64_t _sym991_modifier (const expressionS *operands, unsigned __cia ATTRIBUTE_UNUSED) { return im17s2line ( ((int)(((operands[1].X_add_number) & (1 << 16)) ? ((operands[1].X_add_number)- (1 << 17)):(operands[1].X_add_number))) , 5 ); }

static int _sym991_mod_indices[] = { 1,  -1 };

static bfd_uint64_t _sym992_modifier (const expressionS *operands, unsigned __cia ATTRIBUTE_UNUSED) { return im17s2imXs ( ((int)(((operands[1].X_add_number) & (1 << 16)) ? ((operands[1].X_add_number)- (1 << 17)):(operands[1].X_add_number))) , 5 ); }

static int _sym992_mod_indices[] = { 1,  -1 };
static struct adl_operand _sym990_operands[] = { {96, -1, 0, 0, 0, 0, 0, 0, 0, _sym991_modifier, _sym991_mod_indices, 0, 0,0, -1,-1,0},{53, 0, ADL_REGISTER, 0, 0, 7, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{263, -1, 0, 0, 0, 0, 0, 0, 0, _sym992_modifier, _sym992_mod_indices, 0, 0,0, -1,-1,0}, };

// Instruction ldB_line_agX_is5_wide_imm_ld
static struct adl_operand _sym993_operands_operands[] = { {43, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{256, 1, ADL_SIGNED, 0, 0, 0, ((bfd_int64_t)18446744073709486081ull-1), 65535ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym994[] = {
  // ldB_line_agX_is5    (0)
  { "ldB_line_agX_is5", 1, 2, 17, 64,  0x1, { 0x74000000,},0, "", 0, 3, 3, 0, 0, 0, _sym990_operands,0,0,1, 0,0,&_sym989,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym995[] = { &_sym88, 0,  (struct enum_fields *) -1,};

// Instruction ldB_line_agX_is5_zero
static vcpu_local_instr_attrs _sym996 { "0000000000000000001000000000000000000000000000000000000000000000000000000000000100" , nullptr };

// Shorthand:  ldB_line_agX_is5_zero -> ldB_line_agX_is5;
static struct adl_operand _sym997_operands[] = { {96, 1, 0, 0, 0, 6, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{53, 0, ADL_REGISTER, 0, 0, 7, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction ldB_line_agX_is5_zero
static struct adl_operand _sym998_operands_operands[] = { {43, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{96, 1, 0, 0, 0, 6, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym999[] = {
  // ldB_line_agX_is5    (0)
  { "ldB_line_agX_is5", 1, 2, 17, 64,  0x1, { 0x74000000,},0, "", 0, 2, 2, 0, 0, 0, _sym997_operands,0,0,1, 0,0,&_sym996,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym1000[] = { &_sym88, &_sym174,  (struct enum_fields *) -1,};

// Instruction ldB_line_agX_is5_zero_ld
static vcpu_local_instr_attrs _sym1001 { "0000000000000000001000000000000000000000000000000000000000000000000000000000000100" , nullptr };

// Shorthand:  ldB_line_agX_is5_zero_ld -> ldB_line_agX_is5;
static struct adl_operand _sym1002_operands[] = { {96, 1, 0, 0, 0, 6, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{53, 0, ADL_REGISTER, 0, 0, 7, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction ldB_line_agX_is5_zero_ld
static struct adl_operand _sym1003_operands_operands[] = { {43, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{96, 1, 0, 0, 0, 6, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym1004[] = {
  // ldB_line_agX_is5    (0)
  { "ldB_line_agX_is5", 1, 2, 17, 64,  0x1, { 0x74000000,},0, "", 0, 2, 2, 0, 0, 0, _sym1002_operands,0,0,1, 0,0,&_sym1001,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym1005[] = { &_sym88, &_sym174,  (struct enum_fields *) -1,};

// Instruction ldB_line_lc_agX_is5
static vcpu_local_instr_attrs _sym1006 { "0000000000000001001000000000000000000000000000000000000000000000000000000000000100" , nullptr };

// Instruction ldB_line_lc_agX_is5
static struct adl_operand _sym1007_operands_operands[] = { {96, 0, 0, 0, 0, 6, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{53, 1, ADL_REGISTER, 0, 0, 7, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{263, 2, ADL_SIGNED, 0, 0, 12, ((bfd_int64_t)18446744073709551601ull-1), 15ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym1008[] = { &_sym174, &_sym88, 0,  (struct enum_fields *) -1,};

// Instruction ldB_line_lc_agX_is5_wide_imm
static vcpu_local_instr_attrs _sym1009 { "0000000000000001011000000000000000000000000000000000000000000000000000000000000100" , nullptr };

// Shorthand:  ldB_line_lc_agX_is5_wide_imm -> ldB_line_lc_agX_is5;

static bfd_uint64_t _sym1011_modifier (const expressionS *operands, unsigned __cia ATTRIBUTE_UNUSED) { return im17s2line ( ((int)(((operands[1].X_add_number) & (1 << 16)) ? ((operands[1].X_add_number)- (1 << 17)):(operands[1].X_add_number))) , 5 ); }

static int _sym1011_mod_indices[] = { 1,  -1 };

static bfd_uint64_t _sym1012_modifier (const expressionS *operands, unsigned __cia ATTRIBUTE_UNUSED) { return im17s2imXs ( ((int)(((operands[1].X_add_number) & (1 << 16)) ? ((operands[1].X_add_number)- (1 << 17)):(operands[1].X_add_number))) , 5 ); }

static int _sym1012_mod_indices[] = { 1,  -1 };
static struct adl_operand _sym1010_operands[] = { {96, -1, 0, 0, 0, 0, 0, 0, 0, _sym1011_modifier, _sym1011_mod_indices, 0, 0,0, -1,-1,0},{53, 0, ADL_REGISTER, 0, 0, 7, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{263, -1, 0, 0, 0, 0, 0, 0, 0, _sym1012_modifier, _sym1012_mod_indices, 0, 0,0, -1,-1,0}, };

// Instruction ldB_line_lc_agX_is5_wide_imm
static struct adl_operand _sym1013_operands_operands[] = { {43, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{256, 1, ADL_SIGNED, 0, 0, 0, ((bfd_int64_t)18446744073709486081ull-1), 65535ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym1014[] = {
  // ldB_line_lc_agX_is5    (0)
  { "ldB_line_lc_agX_is5", 1, 2, 17, 64,  0x1, { 0x7c000000,},0, "", 0, 3, 3, 0, 0, 0, _sym1010_operands,0,0,1, 0,0,&_sym1009,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym1015[] = { &_sym88, 0,  (struct enum_fields *) -1,};

// Instruction ldB_line_lc_agX_is5_zero
static vcpu_local_instr_attrs _sym1016 { "0000000000000001001000000000000000000000000000000000000000000000000000000000000100" , nullptr };

// Shorthand:  ldB_line_lc_agX_is5_zero -> ldB_line_lc_agX_is5;
static struct adl_operand _sym1017_operands[] = { {96, 1, 0, 0, 0, 6, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{53, 0, ADL_REGISTER, 0, 0, 7, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction ldB_line_lc_agX_is5_zero
static struct adl_operand _sym1018_operands_operands[] = { {43, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{96, 1, 0, 0, 0, 6, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym1019[] = {
  // ldB_line_lc_agX_is5    (0)
  { "ldB_line_lc_agX_is5", 1, 2, 17, 64,  0x1, { 0x7c000000,},0, "", 0, 2, 2, 0, 0, 0, _sym1017_operands,0,0,1, 0,0,&_sym1016,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym1020[] = { &_sym88, &_sym174,  (struct enum_fields *) -1,};

// Instruction lfsr_gX_gY
static vcpu_local_instr_attrs _sym1021 { "0000000000000000000010000000000000000000000000000000000000000000000000000000000100" , nullptr };

// Instruction lfsr_gX_gY
static struct adl_operand _sym1022_operands_operands[] = { {189, 0, ADL_REGISTER, 0, 0, 13, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{202, 1, ADL_REGISTER, 0, 0, 9, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym1023[] = { &_sym272, &_sym310,  (struct enum_fields *) -1,};

// Instruction loop_stop
static vcpu_local_instr_attrs _sym1024 { "0000000000000000000010000000000000000010000000000000000000000000000000000000000100" , nullptr };

// Instruction loop_stop
static struct enum_fields *_sym1026[] = {  (struct enum_fields *) -1,};

// Instruction lsb2rf_rV_gX
static vcpu_local_instr_attrs _sym1027 { "0000000000000000000010000000000000000000000000000000000000000000000000000000000100" , nullptr };

// Instruction lsb2rf_rV_gX
static struct adl_operand _sym1028_operands_operands[] = { {189, 0, ADL_REGISTER, 0, 0, 13, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym1029[] = { &_sym272,  (struct enum_fields *) -1,};

// Instruction lsb2rf_sr_rV_gX
static vcpu_local_instr_attrs _sym1030 { "0000000000000000000010000000000000000000000000000000000000000000000000000000000100" , nullptr };

// Instruction lsb2rf_sr_rV_gX
static struct adl_operand _sym1031_operands_operands[] = { {189, 0, ADL_REGISTER, 0, 0, 13, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym1032[] = { &_sym272,  (struct enum_fields *) -1,};

// Instruction lut_fwr_gX_Is6
static vcpu_local_instr_attrs _sym1033 { "0000000000000000000101000000000000000000000000000000000000000000000000000000000100" , nullptr };

// Instruction lut_fwr_gX_Is6
static struct adl_operand _sym1034_operands_operands[] = { {189, 0, ADL_REGISTER, 0, 0, 13, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{268, 1, ADL_SIGNED, 0, 0, 7, ((bfd_int64_t)18446744073709551585ull-1), 31ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym1035[] = { &_sym272, 0,  (struct enum_fields *) -1,};

// Instruction lut_fwr_gX_Is6_zero
static vcpu_local_instr_attrs _sym1036 { "0000000000000000000101000000000000000000000000000000000000000000000000000000000100" , nullptr };

// Shorthand:  lut_fwr_gX_Is6_zero -> lut_fwr_gX_Is6;
static struct adl_operand _sym1037_operands[] = { {189, 0, ADL_REGISTER, 0, 0, 13, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction lut_fwr_gX_Is6_zero
static struct adl_operand _sym1038_operands_operands[] = { {172, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym1039[] = {
  // lut_fwr_gX_Is6    (0)
  { "lut_fwr_gX_Is6", 1, 2, 17, 64,  0x1, { 0x6a000000,},0, "", 0, 1, 1, 0, 0, 0, _sym1037_operands,0,0,0, 0,0,&_sym1036,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym1040[] = { &_sym272,  (struct enum_fields *) -1,};

// Instruction lut_hsw
static vcpu_local_instr_attrs _sym1041 { "0000000000000000000101000000000000000000000000000000000000000000000000000000000100" , nullptr };

// Instruction lut_hsw
static struct enum_fields *_sym1043[] = {  (struct enum_fields *) -1,};

// Instruction lut_hwr_gX_Is6
static vcpu_local_instr_attrs _sym1044 { "0000000000000000000101000000000000000000000000000000000000000000000000000000000100" , nullptr };

// Instruction lut_hwr_gX_Is6
static struct adl_operand _sym1045_operands_operands[] = { {189, 0, ADL_REGISTER, 0, 0, 13, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{268, 1, ADL_SIGNED, 0, 0, 7, ((bfd_int64_t)18446744073709551585ull-1), 31ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym1046[] = { &_sym272, 0,  (struct enum_fields *) -1,};

// Instruction lut_hwr_gX_Is6_zero
static vcpu_local_instr_attrs _sym1047 { "0000000000000000000101000000000000000000000000000000000000000000000000000000000100" , nullptr };

// Shorthand:  lut_hwr_gX_Is6_zero -> lut_hwr_gX_Is6;
static struct adl_operand _sym1048_operands[] = { {189, 0, ADL_REGISTER, 0, 0, 13, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction lut_hwr_gX_Is6_zero
static struct adl_operand _sym1049_operands_operands[] = { {172, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym1050[] = {
  // lut_hwr_gX_Is6    (0)
  { "lut_hwr_gX_Is6", 1, 2, 17, 64,  0x1, { 0x68000000,},0, "", 0, 1, 1, 0, 0, 0, _sym1048_operands,0,0,0, 0,0,&_sym1047,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym1051[] = { &_sym272,  (struct enum_fields *) -1,};

// Instruction mvB_VRAincr_agY_rX
static vcpu_local_instr_attrs _sym1052 { "0000000000000000000100000000000000000000000000000000000000000000000000000000000100" , nullptr };

// Instruction mvB_VRAincr_agY_rX
static struct adl_operand _sym1053_operands_operands[] = { {65, 0, ADL_REGISTER, 0, 0, 9, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{438, 1, 0, 0, 0, 14, 0ull, 0x7ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym1054[] = { &_sym116, &_sym436,  (struct enum_fields *) -1,};

// Instruction mvB_VRAincr_agY_rX_set
adl_instr_attr_val _sym1055[] = { { instr_opB,  0, 0 }, { instr_inst,  0, "mvA_VRAincr_agY_rX_set" }, { instr_opBA,  0, 0 }, { instr_vcpu2,  0, 0 }, { -1, 0, 0 } };
static vcpu_local_instr_attrs _sym1056 { "0000000000000000000100000010000000100000000000000000000000000000000000000000000100" , _sym1055 };

// Shorthand:  mvB_VRAincr_agY_rX_set -> mvB_VRAincr_agY_rX;
static struct adl_operand _sym1057_operands[] = { {65, 0, ADL_REGISTER, 0, 0, 9, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{438, 1, 0, 0, 0, 14, 0ull, 0x7ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction mvB_VRAincr_agY_rX_set
static struct adl_operand _sym1058_operands_operands[] = { {59, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{436, 1, 0, 0, 0, 0, 0ull, 0x7ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym1059[] = {
  // mvB_VRAincr_agY_rX    (0)
  { "mvB_VRAincr_agY_rX", 1, 2, 17, 64,  0x1, { 0x92000000,},0, "", 0, 2, 2, 0, 0, 0, _sym1057_operands,0,0,0, 0,0,&_sym1056,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym1060[] = { &_sym116, &_sym436,  (struct enum_fields *) -1,};

// Instruction mvB_VRAincr_rX_agY
static vcpu_local_instr_attrs _sym1061 { "0000000000000000000100000000000000000000000000000000000000000000000000000000000100" , nullptr };

// Instruction mvB_VRAincr_rX_agY
static struct adl_operand _sym1062_operands_operands[] = { {438, 0, 0, 0, 0, 14, 0ull, 0x7ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{65, 1, ADL_REGISTER, 0, 0, 9, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym1063[] = { &_sym436, &_sym116,  (struct enum_fields *) -1,};

// Instruction mvB_VRAincr_rX_agY_set
adl_instr_attr_val _sym1064[] = { { instr_opB,  0, 0 }, { instr_inst,  0, "mvA_VRAincr_rX_agY_set" }, { instr_opBA,  0, 0 }, { instr_vcpu2,  0, 0 }, { -1, 0, 0 } };
static vcpu_local_instr_attrs _sym1065 { "0000000000000000000100000010000000100000000000000000000000000000000000000000000100" , _sym1064 };

// Shorthand:  mvB_VRAincr_rX_agY_set -> mvB_VRAincr_rX_agY;
static struct adl_operand _sym1066_operands[] = { {65, 1, ADL_REGISTER, 0, 0, 9, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{438, 0, 0, 0, 0, 14, 0ull, 0x7ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction mvB_VRAincr_rX_agY_set
static struct adl_operand _sym1067_operands_operands[] = { {436, 0, 0, 0, 0, 0, 0ull, 0x7ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{59, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym1068[] = {
  // mvB_VRAincr_rX_agY    (0)
  { "mvB_VRAincr_rX_agY", 1, 2, 17, 64,  0x1, { 0x90000000,},0, "", 0, 2, 2, 0, 0, 0, _sym1066_operands,0,0,0, 0,0,&_sym1065,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym1069[] = { &_sym436, &_sym116,  (struct enum_fields *) -1,};

// Instruction mvB_VRAptr_agY_rX
static vcpu_local_instr_attrs _sym1070 { "0000000000000000000100000000000000000000000000000000000000000000000000000000000100" , nullptr };

// Instruction mvB_VRAptr_agY_rX
static struct adl_operand _sym1071_operands_operands[] = { {65, 0, ADL_REGISTER, 0, 0, 9, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{438, 1, 0, 0, 0, 14, 0ull, 0x7ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym1072[] = { &_sym116, &_sym436,  (struct enum_fields *) -1,};

// Instruction mvB_VRAptr_agY_rX_set
adl_instr_attr_val _sym1073[] = { { instr_opB,  0, 0 }, { instr_inst,  0, "mvA_VRAptr_agY_rX_set" }, { instr_opBA,  0, 0 }, { instr_vcpu2,  0, 0 }, { -1, 0, 0 } };
static vcpu_local_instr_attrs _sym1074 { "0000000000000000000100000010000000100000000000000000000000000000000000000000000100" , _sym1073 };

// Shorthand:  mvB_VRAptr_agY_rX_set -> mvB_VRAptr_agY_rX;
static struct adl_operand _sym1075_operands[] = { {65, 0, ADL_REGISTER, 0, 0, 9, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{438, 1, 0, 0, 0, 14, 0ull, 0x7ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction mvB_VRAptr_agY_rX_set
static struct adl_operand _sym1076_operands_operands[] = { {59, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{436, 1, 0, 0, 0, 0, 0ull, 0x7ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym1077[] = {
  // mvB_VRAptr_agY_rX    (0)
  { "mvB_VRAptr_agY_rX", 1, 2, 17, 64,  0x1, { 0x9a000000,},0, "", 0, 2, 2, 0, 0, 0, _sym1075_operands,0,0,0, 0,0,&_sym1074,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym1078[] = { &_sym116, &_sym436,  (struct enum_fields *) -1,};

// Instruction mvB_VRAptr_rX_agY
static vcpu_local_instr_attrs _sym1079 { "0000000000000000000100000000000000000000000000000000000000000000000000000000000100" , nullptr };

// Instruction mvB_VRAptr_rX_agY
static struct adl_operand _sym1080_operands_operands[] = { {438, 0, 0, 0, 0, 14, 0ull, 0x7ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{65, 1, ADL_REGISTER, 0, 0, 9, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym1081[] = { &_sym436, &_sym116,  (struct enum_fields *) -1,};

// Instruction mvB_VRAptr_rX_agY_set
adl_instr_attr_val _sym1082[] = { { instr_opB,  0, 0 }, { instr_inst,  0, "mvA_VRAptr_rX_agY_set" }, { instr_opBA,  0, 0 }, { instr_vcpu2,  0, 0 }, { -1, 0, 0 } };
static vcpu_local_instr_attrs _sym1083 { "0000000000000000000100000010000000100000000000000000000000000000000000000000000100" , _sym1082 };

// Shorthand:  mvB_VRAptr_rX_agY_set -> mvB_VRAptr_rX_agY;
static struct adl_operand _sym1084_operands[] = { {65, 0, ADL_REGISTER, 0, 0, 9, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{438, 1, 0, 0, 0, 14, 0ull, 0x7ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction mvB_VRAptr_rX_agY_set
static struct adl_operand _sym1085_operands_operands[] = { {59, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{436, 1, 0, 0, 0, 0, 0ull, 0x7ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym1086[] = {
  // mvB_VRAptr_rX_agY    (0)
  { "mvB_VRAptr_rX_agY", 1, 2, 17, 64,  0x1, { 0x98000000,},0, "", 0, 2, 2, 0, 0, 0, _sym1084_operands,0,0,0, 0,0,&_sym1083,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym1087[] = { &_sym116, &_sym436,  (struct enum_fields *) -1,};

// Instruction mvB_VRArange1_agY_rX
static vcpu_local_instr_attrs _sym1088 { "0000000000000000000100000000000000000000000000000000000000000000000000000000000100" , nullptr };

// Instruction mvB_VRArange1_agY_rX
static struct adl_operand _sym1089_operands_operands[] = { {65, 0, ADL_REGISTER, 0, 0, 9, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{438, 1, 0, 0, 0, 14, 0ull, 0x7ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym1090[] = { &_sym116, &_sym436,  (struct enum_fields *) -1,};

// Instruction mvB_VRArange1_agY_rX_set
adl_instr_attr_val _sym1091[] = { { instr_opB,  0, 0 }, { instr_inst,  0, "mvA_VRArange1_agY_rX_set" }, { instr_opBA,  0, 0 }, { instr_vcpu2,  0, 0 }, { -1, 0, 0 } };
static vcpu_local_instr_attrs _sym1092 { "0000000000000000000100000010000000100000000000000000000000000000000000000000000100" , _sym1091 };

// Shorthand:  mvB_VRArange1_agY_rX_set -> mvB_VRArange1_agY_rX;
static struct adl_operand _sym1093_operands[] = { {65, 0, ADL_REGISTER, 0, 0, 9, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{438, 1, 0, 0, 0, 14, 0ull, 0x7ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction mvB_VRArange1_agY_rX_set
static struct adl_operand _sym1094_operands_operands[] = { {59, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{436, 1, 0, 0, 0, 0, 0ull, 0x7ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym1095[] = {
  // mvB_VRArange1_agY_rX    (0)
  { "mvB_VRArange1_agY_rX", 1, 2, 17, 64,  0x1, { 0x8a000000,},0, "", 0, 2, 2, 0, 0, 0, _sym1093_operands,0,0,0, 0,0,&_sym1092,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym1096[] = { &_sym116, &_sym436,  (struct enum_fields *) -1,};

// Instruction mvB_VRArange1_rX_agY
static vcpu_local_instr_attrs _sym1097 { "0000000000000000000100000000000000000000000000000000000000000000000000000000000100" , nullptr };

// Instruction mvB_VRArange1_rX_agY
static struct adl_operand _sym1098_operands_operands[] = { {438, 0, 0, 0, 0, 14, 0ull, 0x7ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{65, 1, ADL_REGISTER, 0, 0, 9, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym1099[] = { &_sym436, &_sym116,  (struct enum_fields *) -1,};

// Instruction mvB_VRArange1_rX_agY_set
adl_instr_attr_val _sym1100[] = { { instr_opB,  0, 0 }, { instr_inst,  0, "mvA_VRArange1_rX_agY_set" }, { instr_opBA,  0, 0 }, { instr_vcpu2,  0, 0 }, { -1, 0, 0 } };
static vcpu_local_instr_attrs _sym1101 { "0000000000000000000100000010000000100000000000000000000000000000000000000000000100" , _sym1100 };

// Shorthand:  mvB_VRArange1_rX_agY_set -> mvB_VRArange1_rX_agY;
static struct adl_operand _sym1102_operands[] = { {65, 0, ADL_REGISTER, 0, 0, 9, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{438, 1, 0, 0, 0, 14, 0ull, 0x7ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction mvB_VRArange1_rX_agY_set
static struct adl_operand _sym1103_operands_operands[] = { {59, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{436, 1, 0, 0, 0, 0, 0ull, 0x7ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym1104[] = {
  // mvB_VRArange1_rX_agY    (0)
  { "mvB_VRArange1_rX_agY", 1, 2, 17, 64,  0x1, { 0x88000000,},0, "", 0, 2, 2, 0, 0, 0, _sym1102_operands,0,0,0, 0,0,&_sym1101,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym1105[] = { &_sym116, &_sym436,  (struct enum_fields *) -1,};

// Instruction mvB_VRArange2_agY_rX
static vcpu_local_instr_attrs _sym1106 { "0000000000000000000100000000000000000000000000000000000000000000000000000000000100" , nullptr };

// Instruction mvB_VRArange2_agY_rX
static struct adl_operand _sym1107_operands_operands[] = { {65, 0, ADL_REGISTER, 0, 0, 9, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{438, 1, 0, 0, 0, 14, 0ull, 0x7ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym1108[] = { &_sym116, &_sym436,  (struct enum_fields *) -1,};

// Instruction mvB_VRArange2_agY_rX_set
adl_instr_attr_val _sym1109[] = { { instr_opB,  0, 0 }, { instr_inst,  0, "mvA_VRArange2_agY_rX_set" }, { instr_opBA,  0, 0 }, { instr_vcpu2,  0, 0 }, { -1, 0, 0 } };
static vcpu_local_instr_attrs _sym1110 { "0000000000000000000100000010000000100000000000000000000000000000000000000000000100" , _sym1109 };

// Shorthand:  mvB_VRArange2_agY_rX_set -> mvB_VRArange2_agY_rX;
static struct adl_operand _sym1111_operands[] = { {65, 0, ADL_REGISTER, 0, 0, 9, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{438, 1, 0, 0, 0, 14, 0ull, 0x7ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction mvB_VRArange2_agY_rX_set
static struct adl_operand _sym1112_operands_operands[] = { {59, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{436, 1, 0, 0, 0, 0, 0ull, 0x7ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym1113[] = {
  // mvB_VRArange2_agY_rX    (0)
  { "mvB_VRArange2_agY_rX", 1, 2, 17, 64,  0x1, { 0x8e000000,},0, "", 0, 2, 2, 0, 0, 0, _sym1111_operands,0,0,0, 0,0,&_sym1110,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym1114[] = { &_sym116, &_sym436,  (struct enum_fields *) -1,};

// Instruction mvB_VRArange2_rX_agY
static vcpu_local_instr_attrs _sym1115 { "0000000000000000000100000000000000000000000000000000000000000000000000000000000100" , nullptr };

// Instruction mvB_VRArange2_rX_agY
static struct adl_operand _sym1116_operands_operands[] = { {438, 0, 0, 0, 0, 14, 0ull, 0x7ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{65, 1, ADL_REGISTER, 0, 0, 9, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym1117[] = { &_sym436, &_sym116,  (struct enum_fields *) -1,};

// Instruction mvB_VRArange2_rX_agY_set
adl_instr_attr_val _sym1118[] = { { instr_opB,  0, 0 }, { instr_inst,  0, "mvA_VRArange2_rX_agY_set" }, { instr_opBA,  0, 0 }, { instr_vcpu2,  0, 0 }, { -1, 0, 0 } };
static vcpu_local_instr_attrs _sym1119 { "0000000000000000000100000010000000100000000000000000000000000000000000000000000100" , _sym1118 };

// Shorthand:  mvB_VRArange2_rX_agY_set -> mvB_VRArange2_rX_agY;
static struct adl_operand _sym1120_operands[] = { {65, 0, ADL_REGISTER, 0, 0, 9, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{438, 1, 0, 0, 0, 14, 0ull, 0x7ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction mvB_VRArange2_rX_agY_set
static struct adl_operand _sym1121_operands_operands[] = { {59, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{436, 1, 0, 0, 0, 0, 0ull, 0x7ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym1122[] = {
  // mvB_VRArange2_rX_agY    (0)
  { "mvB_VRArange2_rX_agY", 1, 2, 17, 64,  0x1, { 0x8c000000,},0, "", 0, 2, 2, 0, 0, 0, _sym1120_operands,0,0,0, 0,0,&_sym1119,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym1123[] = { &_sym116, &_sym436,  (struct enum_fields *) -1,};

// Instruction mvB_agX_agY
static vcpu_local_instr_attrs _sym1124 { "0000000000000000000010000000000000000000000000000000000000000000000000000000000100" , nullptr };

// Instruction mvB_agX_agY
static struct adl_operand _sym1125_operands_operands[] = { {49, 0, ADL_REGISTER, 0, 0, 12, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{67, 1, ADL_REGISTER, 0, 0, 7, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym1126[] = { &_sym88, &_sym116,  (struct enum_fields *) -1,};

// Instruction mvB_agX_sp
static vcpu_local_instr_attrs _sym1127 { "0000000000000000000010000000000000000000000000000000000000000000000000000000000100" , nullptr };

// Instruction mvB_agX_sp
static struct adl_operand _sym1128_operands_operands[] = { {49, 0, ADL_REGISTER, 0, 0, 12, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym1129[] = { &_sym88,  (struct enum_fields *) -1,};

// Instruction mvB_sp_agX
static vcpu_local_instr_attrs _sym1130 { "0000000000000000000010000000000000000000000000000000000000000000000000000000000100" , nullptr };

// Instruction mvB_sp_agX
static struct adl_operand _sym1131_operands_operands[] = { {53, 0, ADL_REGISTER, 0, 0, 7, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym1132[] = { &_sym88,  (struct enum_fields *) -1,};

// Instruction mv_Rx_Ry
static vcpu_local_instr_attrs _sym1133 { "0000000000000000000100000000000000000000000000000000000000000000000000000000000100" , nullptr };

// Instruction mv_Rx_Ry
static struct adl_operand _sym1134_operands_operands[] = { {356, 0, ADL_REGISTER, 0, 0, 14, 0ull, 0x7ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{358, 1, ADL_REGISTER, 0, 0, 11, 0ull, 0x7ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym1135[] = { &_sym372, &_sym376,  (struct enum_fields *) -1,};

// Instruction mv_agX_agY
adl_instr_attr_val _sym1136[] = { { instr_opB,  0, 0 }, { instr_inst,  0, "mvS_aX_agY_mv" }, { instr_opBS,  0, 0 }, { instr_vcpu1,  0, 0 }, { -1, 0, 0 } };
static vcpu_local_instr_attrs _sym1137 { "0000000000000000000010000000000100100000000000000000000000000000000000000000000100" , _sym1136 };

// Shorthand:  mv_agX_agY -> mvB_agX_agY;
static struct adl_operand _sym1138_operands[] = { {67, 1, ADL_REGISTER, 0, 0, 7, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{49, 0, ADL_REGISTER, 0, 0, 12, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction mv_agX_agY
static struct adl_operand _sym1139_operands_operands[] = { {43, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{59, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym1140[] = {
  // mvB_agX_agY    (0)
  { "mvB_agX_agY", 1, 2, 17, 64,  0x1, { 0x60000000,},0, "", 0, 2, 2, 0, 0, 0, _sym1138_operands,0,0,0, 0,0,&_sym1137,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym1141[] = { &_sym88, &_sym116,  (struct enum_fields *) -1,};

// Instruction mv_agX_sp
adl_instr_attr_val _sym1142[] = { { instr_opB,  0, 0 }, { instr_inst,  0, "mvS_aX_sp_mv" }, { instr_opBS,  0, 0 }, { instr_vcpu1,  0, 0 }, { -1, 0, 0 } };
static vcpu_local_instr_attrs _sym1143 { "0000000000000000000010000000000100100000000000000000000000000000000000000000000100" , _sym1142 };

// Shorthand:  mv_agX_sp -> mvB_agX_sp;
static struct adl_operand _sym1144_operands[] = { {49, 0, ADL_REGISTER, 0, 0, 12, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction mv_agX_sp
static struct adl_operand _sym1145_operands_operands[] = { {43, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym1146[] = {
  // mvB_agX_sp    (0)
  { "mvB_agX_sp", 1, 2, 17, 64,  0x1, { 0x5df00000,},0, "", 0, 1, 1, 0, 0, 0, _sym1144_operands,0,0,0, 0,0,&_sym1143,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym1147[] = { &_sym88,  (struct enum_fields *) -1,};

// Instruction mv_cgu_gX
static vcpu_local_instr_attrs _sym1148 { "0000000000000000000010000000000000000000000000000000000000000000000000000000000100" , nullptr };

// Instruction mv_cgu_gX
static struct adl_operand _sym1149_operands_operands[] = { {106, 0, ADL_REGISTER, 0, 0, 9, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{189, 1, ADL_REGISTER, 0, 0, 13, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym1150[] = { &_sym192, &_sym272,  (struct enum_fields *) -1,};

// Instruction mv_d_rV_gX
static vcpu_local_instr_attrs _sym1151 { "0000000000000000000100000000000000000000000000000000000000000000000000000000000100" , nullptr };

// Instruction mv_d_rV_gX
static struct adl_operand _sym1152_operands_operands[] = { {176, 0, ADL_REGISTER, 0, 0, 13, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym1153[] = { &_sym274,  (struct enum_fields *) -1,};

// Instruction mv_gX_cgu
static vcpu_local_instr_attrs _sym1154 { "0000000000000000000010000000000000000000000000000000000000000000000000000000000100" , nullptr };

// Instruction mv_gX_cgu
static struct adl_operand _sym1155_operands_operands[] = { {189, 0, ADL_REGISTER, 0, 0, 13, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{106, 1, ADL_REGISTER, 0, 0, 9, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym1156[] = { &_sym272, &_sym192,  (struct enum_fields *) -1,};

// Instruction mv_gX_nco_freq
static vcpu_local_instr_attrs _sym1157 { "0000000000100000000100000000000000000000000000000000000000000000000000000000000100" , nullptr };

// Instruction mv_gX_nco_freq
static struct adl_operand _sym1158_operands_operands[] = { {189, 0, ADL_REGISTER, 0, 0, 13, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym1159[] = { &_sym272,  (struct enum_fields *) -1,};

// Instruction mv_gX_nco_k
static vcpu_local_instr_attrs _sym1160 { "0000000000100000000100000000000000000000000000000000000000000000000000000000000100" , nullptr };

// Instruction mv_gX_nco_k
static struct adl_operand _sym1161_operands_operands[] = { {189, 0, ADL_REGISTER, 0, 0, 13, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym1162[] = { &_sym272,  (struct enum_fields *) -1,};

// Instruction mv_gX_nco_phase
static vcpu_local_instr_attrs _sym1163 { "0000000000100000000010000000000000000000000000000000000000000000000000000000000100" , nullptr };

// Instruction mv_gX_nco_phase
static struct adl_operand _sym1164_operands_operands[] = { {189, 0, ADL_REGISTER, 0, 0, 13, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym1165[] = { &_sym272,  (struct enum_fields *) -1,};

// Instruction mv_h_gX_rS0
static vcpu_local_instr_attrs _sym1166 { "0000000000000000000010000000000000000000000000000000000000000000000000000000000100" , nullptr };

// Instruction mv_h_gX_rS0
static struct adl_operand _sym1167_operands_operands[] = { {189, 0, ADL_REGISTER, 0, 0, 13, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym1168[] = { &_sym272,  (struct enum_fields *) -1,};

// Instruction mv_h_rV_gX
static vcpu_local_instr_attrs _sym1169 { "0000000000000000000010000000000000000000000000000000000000000000000000000000000100" , nullptr };

// Instruction mv_h_rV_gX
static struct adl_operand _sym1170_operands_operands[] = { {189, 0, ADL_REGISTER, 0, 0, 13, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym1171[] = { &_sym272,  (struct enum_fields *) -1,};

// Instruction mv_nco_freq_gX
static vcpu_local_instr_attrs _sym1172 { "0000000000100000000010000000000000000000000000000000000000000000000000000000000100" , nullptr };

// Instruction mv_nco_freq_gX
static struct adl_operand _sym1173_operands_operands[] = { {189, 0, ADL_REGISTER, 0, 0, 13, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym1174[] = { &_sym272,  (struct enum_fields *) -1,};

// Instruction mv_nco_k_Iu11
static vcpu_local_instr_attrs _sym1175 { "0000000000100000000010000000000000000000000000000000000000000000000000000000000100" , nullptr };

// Instruction mv_nco_k_Iu11
static struct adl_operand _sym1176_operands_operands[] = { {280, 0, 0, 0, 0, 6, 0ull, 0x7ffull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym1177[] = { 0,  (struct enum_fields *) -1,};

// Instruction mv_nco_k_gX
static vcpu_local_instr_attrs _sym1178 { "0000000000100000000010000000000000000000000000000000000000000000000000000000000100" , nullptr };

// Instruction mv_nco_k_gX
static struct adl_operand _sym1179_operands_operands[] = { {189, 0, ADL_REGISTER, 0, 0, 13, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym1180[] = { &_sym272,  (struct enum_fields *) -1,};

// Instruction mv_nco_phase_gX
static vcpu_local_instr_attrs _sym1181 { "0000000000100000000010000000000000000000000000000000000000000000000000000000000100" , nullptr };

// Instruction mv_nco_phase_gX
static struct adl_operand _sym1182_operands_operands[] = { {189, 0, ADL_REGISTER, 0, 0, 13, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym1183[] = { &_sym272,  (struct enum_fields *) -1,};

// Instruction mv_q_rV_gX
static vcpu_local_instr_attrs _sym1184 { "0000000000000000000100000000000000000000000000000000000000000000000000000000000100" , nullptr };

// Instruction mv_q_rV_gX
static struct adl_operand _sym1185_operands_operands[] = { {175, 0, ADL_REGISTER, 0, 0, 13, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym1186[] = { &_sym276,  (struct enum_fields *) -1,};

// Instruction mv_sp_agX
adl_instr_attr_val _sym1187[] = { { instr_opB,  0, 0 }, { instr_inst,  0, "mvS_sp_aY_mv" }, { instr_opBS,  0, 0 }, { instr_vcpu1,  0, 0 }, { -1, 0, 0 } };
static vcpu_local_instr_attrs _sym1188 { "0000000000000000000010000000000100100000000000000000000000000000000000000000000100" , _sym1187 };

// Shorthand:  mv_sp_agX -> mvB_sp_agX;
static struct adl_operand _sym1189_operands[] = { {53, 0, ADL_REGISTER, 0, 0, 7, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction mv_sp_agX
static struct adl_operand _sym1190_operands_operands[] = { {43, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym1191[] = {
  // mvB_sp_agX    (0)
  { "mvB_sp_agX", 1, 2, 17, 64,  0x1, { 0x5e0f8000,},0, "", 0, 1, 1, 0, 0, 0, _sym1189_operands,0,0,0, 0,0,&_sym1188,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym1192[] = { &_sym88,  (struct enum_fields *) -1,};

// Instruction mv_w_gX_rS0
static vcpu_local_instr_attrs _sym1193 { "0000000000000000000010000000000000000000000000000000000000000000000000000000000100" , nullptr };

// Instruction mv_w_gX_rS0
static struct adl_operand _sym1194_operands_operands[] = { {189, 0, ADL_REGISTER, 0, 0, 13, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym1195[] = { &_sym272,  (struct enum_fields *) -1,};

// Instruction mv_w_rV_gX
static vcpu_local_instr_attrs _sym1196 { "0000000000000000000010000000000000000000000000000000000000000000000000000000000100" , nullptr };

// Instruction mv_w_rV_gX
static struct adl_operand _sym1197_operands_operands[] = { {189, 0, ADL_REGISTER, 0, 0, 13, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym1198[] = { &_sym272,  (struct enum_fields *) -1,};

// Instruction nop_b
static vcpu_local_instr_attrs _sym1199 { "0000000000000000000010000000000000001000000000000000000000000000000000000000000100" , nullptr };

// Instruction nop_b
static struct enum_fields *_sym1201[] = {  (struct enum_fields *) -1,};

// Instruction nop_b_syn
adl_instr_attr_val _sym1202[] = { { instr_opB,  0, 0 }, { instr_nop,  0, 0 }, { instr_inst,  0, "nop_a" }, { instr_opBS,  0, 0 }, { instr_opBA,  0, 0 }, { instr_vcpu1,  0, 0 }, { -1, 0, 0 } };
static vcpu_local_instr_attrs _sym1203 { "0000000000000000000010000010000100101000000000000000000000000000000000000000000100" , _sym1202 };

// Shorthand:  nop_b_syn -> nop_b;

// Instruction nop_b_syn
static struct adl_opcode _sym1206[] = {
  // nop_b    (0)
  { "nop_b", 1, 2, 17, 64,  0x1, { },0, "", 0, 0, 0, 0, 0, 0, 0,0,0,0, 0,0,&_sym1203,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym1207[] = {  (struct enum_fields *) -1,};

// Instruction setB_VRAincr_rX_Is11
static vcpu_local_instr_attrs _sym1208 { "0000000000000000000010000000000000000000000000000000000000000000000000000000000100" , nullptr };

// Instruction setB_VRAincr_rX_Is11
static struct adl_operand _sym1209_operands_operands[] = { {438, 0, 0, 0, 0, 14, 0ull, 0x7ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{243, 1, ADL_SIGNED, 0, 0, 3, ((bfd_int64_t)18446744073709550593ull-1), 1023ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym1210[] = { &_sym436, 0,  (struct enum_fields *) -1,};

// Instruction setB_VRAincr_rX_Is11_set
adl_instr_attr_val _sym1211[] = { { instr_opB,  0, 0 }, { instr_inst,  0, "setA_VRAincr_rX_Is11_set" }, { instr_opBA,  0, 0 }, { instr_vcpu1,  0, 0 }, { -1, 0, 0 } };
static vcpu_local_instr_attrs _sym1212 { "0000000000000000000010000010000000100000000000000000000000000000000000000000000100" , _sym1211 };

// Shorthand:  setB_VRAincr_rX_Is11_set -> setB_VRAincr_rX_Is11;
static struct adl_operand _sym1213_operands[] = { {243, 1, ADL_SIGNED, 0, 0, 3, ((bfd_int64_t)18446744073709550593ull-1), 1023ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{438, 0, 0, 0, 0, 14, 0ull, 0x7ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction setB_VRAincr_rX_Is11_set
static struct adl_operand _sym1214_operands_operands[] = { {436, 0, 0, 0, 0, 0, 0ull, 0x7ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{240, 1, ADL_SIGNED, 0, 0, 0, ((bfd_int64_t)18446744073709550593ull-1), 1023ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym1215[] = {
  // setB_VRAincr_rX_Is11    (0)
  { "setB_VRAincr_rX_Is11", 1, 2, 17, 64,  0x1, { 0xc0000000,},0, "", 0, 2, 2, 0, 0, 0, _sym1213_operands,0,0,0, 0,0,&_sym1212,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym1216[] = { &_sym436, 0,  (struct enum_fields *) -1,};

// Instruction setB_VRAptrIP_Iu4_Iu5
static vcpu_local_instr_attrs _sym1217 { "0000000000000000001000000000000000000000000000000000000000000000000000000000000100" , nullptr };

// Instruction setB_VRAptrIP_Iu4_Iu5
static struct adl_operand _sym1218_operands_operands[] = { {297, 0, 0, 0, 0, 5, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{308, 1, 0, 0, 0, 9, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym1219[] = { 0, 0, 0,  (struct enum_fields *) -1,};

// Instruction setB_VRAptrIP_Iu4_Iu5_set
adl_instr_attr_val _sym1220[] = { { instr_opB,  0, 0 }, { instr_inst,  0, "setA_VRAptrIP_Iu5_Iu4_set" }, { instr_opBA,  0, 0 }, { instr_vcpu3,  0, 0 }, { -1, 0, 0 } };
static vcpu_local_instr_attrs _sym1221 { "0000000000000000001000000010000000100000000000000000000000000000000000000000000100" , _sym1220 };

// Shorthand:  setB_VRAptrIP_Iu4_Iu5_set -> setB_VRAptrIP_Iu4_Iu5;

static bfd_uint64_t _sym1223_modifier (const expressionS *operands, unsigned __cia ATTRIBUTE_UNUSED) { return iu4even ( (operands[1].X_add_number) ); }

static int _sym1223_mod_indices[] = { 1,  -1 };
static struct adl_operand _sym1222_operands[] = { {297, -1, 0, 0, 0, 0, 0, 0, 0, _sym1223_modifier, _sym1223_mod_indices, 0, 0,0, -1,-1,0},{308, 0, 0, 0, 0, 9, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction setB_VRAptrIP_Iu4_Iu5_set
static struct adl_operand _sym1224_operands_operands[] = { {303, 0, 0, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{296, 1, 0, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym1225[] = {
  // setB_VRAptrIP_Iu4_Iu5    (0)
  { "setB_VRAptrIP_Iu4_Iu5", 1, 2, 17, 64,  0x1, { 0xe0038000,},0, "", 0, 2, 2, 0, 0, 0, _sym1222_operands,0,0,0, 0,0,&_sym1221,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym1226[] = { 0, 0,  (struct enum_fields *) -1,};

// Instruction setB_VRAptrIP_Iu4_Iu5_syntax
static vcpu_local_instr_attrs _sym1227 { "0000000000000000001000000000000000000000000000000000000000000000000000000000000100" , nullptr };

// Shorthand:  setB_VRAptrIP_Iu4_Iu5_syntax -> setB_VRAptrIP_Iu4_Iu5;

static bfd_uint64_t _sym1229_modifier (const expressionS *operands, unsigned __cia ATTRIBUTE_UNUSED) { return iu4even ( (operands[1].X_add_number) ); }

static int _sym1229_mod_indices[] = { 1,  -1 };
static struct adl_operand _sym1228_operands[] = { {297, -1, 0, 0, 0, 0, 0, 0, 0, _sym1229_modifier, _sym1229_mod_indices, 0, 0,0, -1,-1,0},{308, 0, 0, 0, 0, 9, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction setB_VRAptrIP_Iu4_Iu5_syntax
static struct adl_operand _sym1230_operands_operands[] = { {303, 0, 0, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{296, 1, 0, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym1231[] = {
  // setB_VRAptrIP_Iu4_Iu5    (0)
  { "setB_VRAptrIP_Iu4_Iu5", 1, 2, 17, 64,  0x1, { 0xe0038000,},0, "", 0, 2, 2, 0, 0, 0, _sym1228_operands,0,0,0, 0,0,&_sym1227,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym1232[] = { 0, 0,  (struct enum_fields *) -1,};

// Instruction setB_VRAptr_rS2rS1rS0_Iu3_Iu4_Iu4
static vcpu_local_instr_attrs _sym1233 { "0000000000000000001000000000000000000000000000000000000000000000000000000000000100" , nullptr };

// Instruction setB_VRAptr_rS2rS1rS0_Iu3_Iu4_Iu4
static struct adl_operand _sym1234_operands_operands[] = { {347, 0, 0, 0, 0, 3, 0ull, 0x7ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{343, 1, 0, 0, 0, 6, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{338, 2, 0, 0, 0, 10, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym1235[] = { 0, 0, 0,  (struct enum_fields *) -1,};

// Instruction setB_VRAptr_rS2rS1rS0_Iu3_Iu4_Iu4_set
adl_instr_attr_val _sym1236[] = { { instr_opB,  0, 0 }, { instr_inst,  0, "setA_VRAptr_rS2rS1rS0_Iu3_Iu4_Iu4_set" }, { instr_opBA,  0, 0 }, { instr_vcpu3,  0, 0 }, { -1, 0, 0 } };
static vcpu_local_instr_attrs _sym1237 { "0000000000000000001000000010000000100000000000000000000000000000000000000000000100" , _sym1236 };

// Shorthand:  setB_VRAptr_rS2rS1rS0_Iu3_Iu4_Iu4_set -> setB_VRAptr_rS2rS1rS0_Iu3_Iu4_Iu4;
static struct adl_operand _sym1238_operands[] = { {347, 0, 0, 0, 0, 3, 0ull, 0x7ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{343, 1, 0, 0, 0, 6, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{338, 2, 0, 0, 0, 10, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction setB_VRAptr_rS2rS1rS0_Iu3_Iu4_Iu4_set
static struct adl_operand _sym1239_operands_operands[] = { {345, 0, 0, 0, 0, 0, 0ull, 0x7ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{342, 1, 0, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{336, 2, 0, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym1240[] = {
  // setB_VRAptr_rS2rS1rS0_Iu3_Iu4_Iu4    (0)
  { "setB_VRAptr_rS2rS1rS0_Iu3_Iu4_Iu4", 1, 2, 17, 64,  0x1, { 0xe0028000,},0, "", 0, 3, 3, 0, 0, 0, _sym1238_operands,0,0,0, 0,0,&_sym1237,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym1241[] = { 0, 0, 0,  (struct enum_fields *) -1,};

// Instruction setB_VRAptr_rStrV_Iu3_Iu4
static vcpu_local_instr_attrs _sym1242 { "0000000000000000001000000000000000000000000000000000000000000000000000000000000100" , nullptr };

// Instruction setB_VRAptr_rStrV_Iu3_Iu4
static struct adl_operand _sym1243_operands_operands[] = { {351, 0, 0, 0, 0, 3, 0ull, 0x7ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{353, 1, 0, 0, 0, 6, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym1244[] = { 0, 0,  (struct enum_fields *) -1,};

// Instruction setB_VRAptr_rStrV_Iu3_Iu4_set
adl_instr_attr_val _sym1245[] = { { instr_opB,  0, 0 }, { instr_inst,  0, "setA_VRAptr_rStrV_Iu3_Iu4_set" }, { instr_opBA,  0, 0 }, { instr_vcpu3,  0, 0 }, { -1, 0, 0 } };
static vcpu_local_instr_attrs _sym1246 { "0000000000000000001000000010000000100000000000000000000000000000000000000000000100" , _sym1245 };

// Shorthand:  setB_VRAptr_rStrV_Iu3_Iu4_set -> setB_VRAptr_rStrV_Iu3_Iu4;
static struct adl_operand _sym1247_operands[] = { {351, 0, 0, 0, 0, 3, 0ull, 0x7ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{353, 1, 0, 0, 0, 6, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction setB_VRAptr_rStrV_Iu3_Iu4_set
static struct adl_operand _sym1248_operands_operands[] = { {349, 0, 0, 0, 0, 0, 0ull, 0x7ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{352, 1, 0, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym1249[] = {
  // setB_VRAptr_rStrV_Iu3_Iu4    (0)
  { "setB_VRAptr_rStrV_Iu3_Iu4", 1, 2, 17, 64,  0x1, { 0xe0030000,},0, "", 0, 2, 2, 0, 0, 0, _sym1247_operands,0,0,0, 0,0,&_sym1246,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym1250[] = { 0, 0,  (struct enum_fields *) -1,};

// Instruction setB_VRAptr_rStrVrS1_Iu3_Iu4_Iu3
static vcpu_local_instr_attrs _sym1251 { "0000000000000000001000000000000000000000000000000000000000000000000000000000000100" , nullptr };

// Instruction setB_VRAptr_rStrVrS1_Iu3_Iu4_Iu3
static struct adl_operand _sym1252_operands_operands[] = { {351, 0, 0, 0, 0, 3, 0ull, 0x7ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{353, 1, 0, 0, 0, 6, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{341, 2, 0, 0, 0, 11, 0ull, 0x7ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym1253[] = { 0, 0, 0,  (struct enum_fields *) -1,};

// Instruction setB_VRAptr_rStrVrS1_Iu3_Iu4_Iu3_set
adl_instr_attr_val _sym1254[] = { { instr_opB,  0, 0 }, { instr_inst,  0, "setA_VRAptr_rStrVrS1_Iu3_Iu4_Iu3_set" }, { instr_opBA,  0, 0 }, { instr_vcpu3,  0, 0 }, { -1, 0, 0 } };
static vcpu_local_instr_attrs _sym1255 { "0000000000000000001000000010000000100000000000000000000000000000000000000000000100" , _sym1254 };

// Shorthand:  setB_VRAptr_rStrVrS1_Iu3_Iu4_Iu3_set -> setB_VRAptr_rStrVrS1_Iu3_Iu4_Iu3;
static struct adl_operand _sym1256_operands[] = { {351, 0, 0, 0, 0, 3, 0ull, 0x7ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{353, 1, 0, 0, 0, 6, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{341, 2, 0, 0, 0, 11, 0ull, 0x7ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction setB_VRAptr_rStrVrS1_Iu3_Iu4_Iu3_set
static struct adl_operand _sym1257_operands_operands[] = { {349, 0, 0, 0, 0, 0, 0ull, 0x7ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{352, 1, 0, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{339, 2, 0, 0, 0, 0, 0ull, 0x7ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym1258[] = {
  // setB_VRAptr_rStrVrS1_Iu3_Iu4_Iu3    (0)
  { "setB_VRAptr_rStrVrS1_Iu3_Iu4_Iu3", 1, 2, 17, 64,  0x1, { 0xe0230000,},0, "", 0, 3, 3, 0, 0, 0, _sym1256_operands,0,0,0, 0,0,&_sym1255,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym1259[] = { 0, 0, 0,  (struct enum_fields *) -1,};

// Instruction setB_VRAptr_rX_Iu11
static vcpu_local_instr_attrs _sym1260 { "0000000000000000000010000000000000000000000000000000000000000000000000000000000100" , nullptr };

// Instruction setB_VRAptr_rX_Iu11
static struct adl_operand _sym1261_operands_operands[] = { {438, 0, 0, 0, 0, 14, 0ull, 0x7ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{282, 1, 0, 0, 0, 3, 0ull, 0x7ffull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym1262[] = { &_sym436, 0,  (struct enum_fields *) -1,};

// Instruction setB_VRAptr_rX_Iu11_set
adl_instr_attr_val _sym1263[] = { { instr_opB,  0, 0 }, { instr_inst,  0, "setA_VRAptr_rX_Iu11_set" }, { instr_opBA,  0, 0 }, { instr_vcpu1,  0, 0 }, { -1, 0, 0 } };
static vcpu_local_instr_attrs _sym1264 { "0000000000000000000010000010000000100000000000000000000000000000000000000000000100" , _sym1263 };

// Shorthand:  setB_VRAptr_rX_Iu11_set -> setB_VRAptr_rX_Iu11;
static struct adl_operand _sym1265_operands[] = { {282, 0, 0, 0, 0, 3, 0ull, 0x7ffull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{438, 1, 0, 0, 0, 14, 0ull, 0x7ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction setB_VRAptr_rX_Iu11_set
static struct adl_operand _sym1266_operands_operands[] = { {279, 0, 0, 0, 0, 0, 0ull, 0x7ffull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{436, 1, 0, 0, 0, 0, 0ull, 0x7ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym1267[] = {
  // setB_VRAptr_rX_Iu11    (0)
  { "setB_VRAptr_rX_Iu11", 1, 2, 17, 64,  0x1, { 0xe0000000,},0, "", 0, 2, 2, 0, 0, 0, _sym1265_operands,0,0,0, 0,0,&_sym1264,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym1268[] = { 0, &_sym436,  (struct enum_fields *) -1,};

// Instruction setB_creg_creg_Iu4
static vcpu_local_instr_attrs _sym1269 { "0000000000000000000100000000000000000000000000000000000000000000000000000000000100" , nullptr };

// Instruction setB_creg_creg_Iu4
static struct adl_operand _sym1270_operands_operands[] = { {99, 0, 0, 0, 0, 5, 0ull, 0xffull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{298, 1, 0, 0, 0, 13, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym1271[] = { 0, 0,  (struct enum_fields *) -1,};

// Instruction setB_creg_creg_Iu4_opB
adl_instr_attr_val _sym1272[] = { { instr_opB,  0, 0 }, { instr_inst,  0, "set_creg_creg_Iu4_opS" }, { instr_opBS,  0, 0 }, { instr_vcpu2,  0, 0 }, { -1, 0, 0 } };
static vcpu_local_instr_attrs _sym1273 { "0000000000000000000100000000000100100000000000000000000000000000000000000000000100" , _sym1272 };

// Shorthand:  setB_creg_creg_Iu4_opB -> setB_creg_creg_Iu4;
static struct adl_operand _sym1274_operands[] = { {99, 0, 0, 0, 0, 5, 0ull, 0xffull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{298, 1, 0, 0, 0, 13, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction setB_creg_creg_Iu4_opB
static struct adl_operand _sym1275_operands_operands[] = { {99, 0, 0, 0, 0, 5, 0ull, 0xffull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{296, 1, 0, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym1276[] = {
  // setB_creg_creg_Iu4    (0)
  { "setB_creg_creg_Iu4", 1, 2, 17, 64,  0x1, { 0x80000000,},0, "", 0, 2, 2, 0, 0, 0, _sym1274_operands,0,0,0, 0,0,&_sym1273,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym1277[] = { 0, 0,  (struct enum_fields *) -1,};

// Instruction setB_loop_Iu11
static vcpu_local_instr_attrs _sym1278 { "0000000000000000000010000000000000000010000000000000000000000000000000000000000100" , nullptr };

// Instruction setB_loop_Iu11
static struct adl_operand _sym1279_operands_operands[] = { {130, 0, 0, 0, 0, 6, 0ull, 0x7ffull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym1280[] = { 0,  (struct enum_fields *) -1,};

// Instruction setB_loop_Iu11_syn
static vcpu_local_instr_attrs _sym1281 { "0000000000000000000010000000000000000010000000000000000000000000000000000000000100" , nullptr };

// Shorthand:  setB_loop_Iu11_syn -> setB_loop_Iu11;

static bfd_uint64_t _sym1283_modifier (const expressionS *operands, unsigned __cia ATTRIBUTE_UNUSED) { return (C_ITER_CNT_SHORT_1_checker((operands[0].X_add_number),FALSE)) - 1; }

static int _sym1283_mod_indices[] = { 0,  -1 };
static struct adl_operand _sym1282_operands[] = { {130, -1, 0, 0, 0, 0, 0, 0, 0, _sym1283_modifier, _sym1283_mod_indices, 0, 0,0, -1,-1,0}, };

// Instruction setB_loop_Iu11_syn
static struct adl_operand _sym1284_operands_operands[] = { {129, 0, 0, 0, 0, 0, 0ull, 0xfffull, 0ull, 0, 0, 0,C_ITER_CNT_SHORT_1_checker, 0,-1,-1,0}, };
static struct adl_opcode _sym1285[] = {
  // setB_loop_Iu11    (0)
  { "setB_loop_Iu11", 1, 2, 17, 64,  0x1, { 0x28000000,},0, "", 0, 1, 1, 0, 0, 0, _sym1282_operands,0,0,0, 0,0,&_sym1281,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym1286[] = { 0,  (struct enum_fields *) -1,};

// Instruction setB_loop_agX_INSTR
static vcpu_local_instr_attrs _sym1287 { "0000000000000000000100000000000000000010000000000000000000000000000000000000000100" , nullptr };

// Instruction setB_loop_agX_INSTR
static struct adl_operand _sym1288_operands_operands[] = { {92, 0, 0, 0, 0, 7, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{49, 1, ADL_REGISTER, 0, 0, 12, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym1289[] = { 0, &_sym100,  (struct enum_fields *) -1,};

// Instruction setB_loop_agX_INSTR_setB_loop_asX_Lb_Le
static vcpu_local_instr_attrs _sym1290 { "0000000000000000000100000000000000000010001000000000000000000000000000000000000100" , nullptr };

// Shorthand:  setB_loop_agX_INSTR_setB_loop_asX_Lb_Le -> setB_loop_agX_INSTR;

static bfd_uint64_t _sym1292_modifier (const expressionS *operands, unsigned __cia ATTRIBUTE_UNUSED) { return ( ((operands[2].X_add_number) >> 2) - ((operands[1].X_add_number) >> 2) ) / 2; }

static int _sym1292_mod_indices[] = { 1, 2,  -1 };
static struct adl_operand _sym1291_operands[] = { {92, -1, 0, 0, 0, 0, 0, 0, 0, _sym1292_modifier, _sym1292_mod_indices, 0, 0,0, -1,-1,0},{49, 0, ADL_REGISTER, 0, 0, 12, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction setB_loop_agX_INSTR_setB_loop_asX_Lb_Le
static struct adl_operand _sym1293_operands_operands[] = { {43, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{94, 1, 0, 2, 0, 0, 0ull, 0x7ffffffull, 0x3ull, 0, 0, 0, 0, 0,-1,-1,0},{95, 2, 0, 2, 0, 0, 0ull, 0x7ffffffull, 0x3ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym1294[] = {
  // setB_loop_agX_INSTR    (0)
  { "setB_loop_agX_INSTR", 1, 2, 17, 64,  0x1, { 0x2e000000,},0, "", 0, 2, 2, 0, 0, 0, _sym1291_operands,0,0,0, 0,0,&_sym1290,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym1295[] = { &_sym88, 0, 0,  (struct enum_fields *) -1,};

// Instruction setB_loop_agX_INSTR_set_loop_asX_Lb_Le
adl_instr_attr_val _sym1296[] = { { instr_opB,  0, 0 }, { instr_loop_label,  0, 0 }, { instr_loop,  0, 0 }, { instr_inst,  0, "set_loop_aX_INSTR_set_loop_asX_Lb_Le" }, { instr_vcpu2,  0, 0 }, { -1, 0, 0 } };
static vcpu_local_instr_attrs _sym1297 { "0000000000000000000100000000000000100010001000000000000000000000000000000000000100" , _sym1296 };

// Shorthand:  setB_loop_agX_INSTR_set_loop_asX_Lb_Le -> setB_loop_agX_INSTR;

static bfd_uint64_t _sym1299_modifier (const expressionS *operands, unsigned __cia ATTRIBUTE_UNUSED) { return ( ((operands[1].X_add_number) >> 2) - ((operands[2].X_add_number) >> 2) ) / 2; }

static int _sym1299_mod_indices[] = { 1, 2,  -1 };
static struct adl_operand _sym1298_operands[] = { {92, -1, 0, 0, 0, 0, 0, 0, 0, _sym1299_modifier, _sym1299_mod_indices, 0, 0,0, -1,-1,0},{49, 0, ADL_REGISTER, 0, 0, 12, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction setB_loop_agX_INSTR_set_loop_asX_Lb_Le
static struct adl_operand _sym1300_operands_operands[] = { {43, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{95, 1, 0, 2, 0, 0, 0ull, 0x7ffffffull, 0x3ull, 0, 0, 0, 0, 0,-1,-1,0},{94, 2, 0, 2, 0, 0, 0ull, 0x7ffffffull, 0x3ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym1301[] = {
  // setB_loop_agX_INSTR    (0)
  { "setB_loop_agX_INSTR", 1, 2, 17, 64,  0x1, { 0x2e000000,},0, "", 0, 2, 2, 0, 0, 0, _sym1298_operands,0,0,0, 0,0,&_sym1297,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym1302[] = { &_sym88, 0, 0,  (struct enum_fields *) -1,};

// Instruction setB_loop_agX_INSTR_syn
static vcpu_local_instr_attrs _sym1303 { "0000000000000000000100000000000000000010000000000000000000000000000000000000000100" , nullptr };

// Shorthand:  setB_loop_agX_INSTR_syn -> setB_loop_agX_INSTR;

static bfd_uint64_t _sym1305_modifier (const expressionS *operands, unsigned __cia ATTRIBUTE_UNUSED) { return (B_INSTR_CNT_1_checker((operands[1].X_add_number),FALSE)) - 1; }

static int _sym1305_mod_indices[] = { 1,  -1 };
static struct adl_operand _sym1304_operands[] = { {92, -1, 0, 0, 0, 0, 0, 0, 0, _sym1305_modifier, _sym1305_mod_indices, 0, 0,0, -1,-1,0},{49, 0, ADL_REGISTER, 0, 0, 12, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction setB_loop_agX_INSTR_syn
static struct adl_operand _sym1306_operands_operands[] = { {43, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{93, 1, 0, 0, 0, 0, 0ull, 0x3full, 0ull, 0, 0, 0,B_INSTR_CNT_1_checker, 0,-1,-1,0}, };
static struct adl_opcode _sym1307[] = {
  // setB_loop_agX_INSTR    (0)
  { "setB_loop_agX_INSTR", 1, 2, 17, 64,  0x1, { 0x2e000000,},0, "", 0, 2, 2, 0, 0, 0, _sym1304_operands,0,0,0, 0,0,&_sym1303,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym1308[] = { &_sym88, 0,  (struct enum_fields *) -1,};

// Instruction setB_loop_agX_INSTR_syn_set
adl_instr_attr_val _sym1309[] = { { instr_opB,  0, 0 }, { instr_loop,  0, 0 }, { instr_inst,  0, "set_loop_agX_INSTR_syn" }, { instr_vcpu2,  0, 0 }, { -1, 0, 0 } };
static vcpu_local_instr_attrs _sym1310 { "0000000000000000000100000000000000100010000000000000000000000000000000000000000100" , _sym1309 };

// Shorthand:  setB_loop_agX_INSTR_syn_set -> setB_loop_agX_INSTR;

static bfd_uint64_t _sym1312_modifier (const expressionS *operands, unsigned __cia ATTRIBUTE_UNUSED) { return (B_INSTR_CNT_1_checker((operands[1].X_add_number),FALSE)) - 1; }

static int _sym1312_mod_indices[] = { 1,  -1 };
static struct adl_operand _sym1311_operands[] = { {92, -1, 0, 0, 0, 0, 0, 0, 0, _sym1312_modifier, _sym1312_mod_indices, 0, 0,0, -1,-1,0},{49, 0, ADL_REGISTER, 0, 0, 12, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction setB_loop_agX_INSTR_syn_set
static struct adl_operand _sym1313_operands_operands[] = { {43, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{93, 1, 0, 0, 0, 0, 0ull, 0x3full, 0ull, 0, 0, 0,B_INSTR_CNT_1_checker, 0,-1,-1,0}, };
static struct adl_opcode _sym1314[] = {
  // setB_loop_agX_INSTR    (0)
  { "setB_loop_agX_INSTR", 1, 2, 17, 64,  0x1, { 0x2e000000,},0, "", 0, 2, 2, 0, 0, 0, _sym1311_operands,0,0,0, 0,0,&_sym1310,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym1315[] = { &_sym88, 0,  (struct enum_fields *) -1,};

// Instruction setB_page_rX_ipg_rpg
static vcpu_local_instr_attrs _sym1316 { "0000000000000000000010000000000000000000000000000000000000000000000000000000000100" , nullptr };

// Instruction setB_page_rX_ipg_rpg
static struct adl_operand _sym1317_operands_operands[] = { {438, 0, 0, 0, 0, 14, 0ull, 0x7ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{108, 1, 0, 0, 0, 10, 0ull, 0x3ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{111, 2, 0, 0, 0, 12, 0ull, 0x3ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym1318[] = { &_sym436, 0, 0,  (struct enum_fields *) -1,};

// Instruction setB_page_rX_ipg_rpg_set
adl_instr_attr_val _sym1319[] = { { instr_opB,  0, 0 }, { instr_inst,  0, "setA_page_rX_Iu2_Iu2_set" }, { instr_opBA,  0, 0 }, { instr_vcpu1,  0, 0 }, { -1, 0, 0 } };
static vcpu_local_instr_attrs _sym1320 { "0000000000000000000010000010000000100000000000000000000000000000000000000000000100" , _sym1319 };

// Shorthand:  setB_page_rX_ipg_rpg_set -> setB_page_rX_ipg_rpg;
static struct adl_operand _sym1321_operands[] = { {108, 1, 0, 0, 0, 10, 0ull, 0x3ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{111, 2, 0, 0, 0, 12, 0ull, 0x3ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{438, 0, 0, 0, 0, 14, 0ull, 0x7ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction setB_page_rX_ipg_rpg_set
static struct adl_operand _sym1322_operands_operands[] = { {436, 0, 0, 0, 0, 0, 0ull, 0x7ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{108, 1, 0, 0, 0, 10, 0ull, 0x3ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{111, 2, 0, 0, 0, 12, 0ull, 0x3ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym1323[] = {
  // setB_page_rX_ipg_rpg    (0)
  { "setB_page_rX_ipg_rpg", 1, 2, 17, 64,  0x1, { 0x38000000,},0, "", 0, 3, 3, 0, 0, 0, _sym1321_operands,0,0,0, 0,0,&_sym1320,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym1324[] = { &_sym436, 0, 0,  (struct enum_fields *) -1,};

// Instruction set_Smode_10_opB
static vcpu_local_instr_attrs _sym1325 { "0000000000000000000010100000000000000000000000000000000000000000000000000000000100" , nullptr };

// Shorthand:  set_Smode_10_opB -> set_Smode_conj_sign;
static struct adl_operand _sym1326_operands[] = { {361, 1, 0, 0, 0, 3, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{359, 0, 0, 0, 0, 4, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{362, 3, 0, 0, 0, 8, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{360, 2, 0, 0, 0, 13, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction set_Smode_10_opB
static struct adl_operand _sym1327_operands_operands[] = { {359, 0, 0, 0, 0, 4, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{361, 1, 0, 0, 0, 3, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{360, 2, 0, 0, 0, 13, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{362, 3, 0, 0, 0, 8, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym1328[] = {
  // set_Smode_conj_sign    (0)
  { "set_Smode_conj_sign", 1, 2, 17, 64,  0x1, { 0xa0000000,},0, "", 0, 4, 4, 0, 0, 0, _sym1326_operands,0,0,0, 0,0,&_sym1325,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym1329[] = { &_sym380, &_sym384, &_sym382, &_sym386,  (struct enum_fields *) -1,};

// Instruction set_Smode_11_opB
static vcpu_local_instr_attrs _sym1330 { "0000000000000000000010100000000000000000000000000000000000000000000000000000000100" , nullptr };

// Shorthand:  set_Smode_11_opB -> set_Smode_conj_sign;
static struct adl_operand _sym1331_operands[] = { {363, 1, 0, 0, 0, 5, 0ull, 0x7ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{360, 0, 0, 0, 0, 13, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction set_Smode_11_opB
static struct adl_operand _sym1332_operands_operands[] = { {360, 0, 0, 0, 0, 13, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{363, 1, 0, 0, 0, 5, 0ull, 0x7ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym1333[] = {
  // set_Smode_conj_sign    (0)
  { "set_Smode_conj_sign", 1, 2, 17, 64,  0x1, { 0xa0000000,},0, "", 0, 2, 2, 0, 0, 0, _sym1331_operands,0,0,0, 0,0,&_sym1330,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym1334[] = { &_sym382, &_sym388,  (struct enum_fields *) -1,};

// Instruction set_Smode_12_opB
static vcpu_local_instr_attrs _sym1335 { "0000000000000000000010100000000000000000000000000000000000000000000000000000000100" , nullptr };

// Shorthand:  set_Smode_12_opB -> set_Smode_conj_sign;
static struct adl_operand _sym1336_operands[] = { {359, 0, 0, 0, 0, 4, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{363, 2, 0, 0, 0, 5, 0ull, 0x7ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{360, 1, 0, 0, 0, 13, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction set_Smode_12_opB
static struct adl_operand _sym1337_operands_operands[] = { {359, 0, 0, 0, 0, 4, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{360, 1, 0, 0, 0, 13, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{363, 2, 0, 0, 0, 5, 0ull, 0x7ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym1338[] = {
  // set_Smode_conj_sign    (0)
  { "set_Smode_conj_sign", 1, 2, 17, 64,  0x1, { 0xa0000000,},0, "", 0, 3, 3, 0, 0, 0, _sym1336_operands,0,0,0, 0,0,&_sym1335,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym1339[] = { &_sym380, &_sym382, &_sym388,  (struct enum_fields *) -1,};

// Instruction set_Smode_13_opB
static vcpu_local_instr_attrs _sym1340 { "0000000000000000000010100000000000000000000000000000000000000000000000000000000100" , nullptr };

// Shorthand:  set_Smode_13_opB -> set_Smode_conj_sign;
static struct adl_operand _sym1341_operands[] = { {361, 0, 0, 0, 0, 3, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{363, 2, 0, 0, 0, 5, 0ull, 0x7ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{360, 1, 0, 0, 0, 13, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction set_Smode_13_opB
static struct adl_operand _sym1342_operands_operands[] = { {361, 0, 0, 0, 0, 3, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{360, 1, 0, 0, 0, 13, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{363, 2, 0, 0, 0, 5, 0ull, 0x7ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym1343[] = {
  // set_Smode_conj_sign    (0)
  { "set_Smode_conj_sign", 1, 2, 17, 64,  0x1, { 0xa0000000,},0, "", 0, 3, 3, 0, 0, 0, _sym1341_operands,0,0,0, 0,0,&_sym1340,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym1344[] = { &_sym384, &_sym382, &_sym388,  (struct enum_fields *) -1,};

// Instruction set_Smode_14_opB
static vcpu_local_instr_attrs _sym1345 { "0000000000000000000010100000000000000000000000000000000000000000000000000000000100" , nullptr };

// Shorthand:  set_Smode_14_opB -> set_Smode_conj_sign;
static struct adl_operand _sym1346_operands[] = { {361, 1, 0, 0, 0, 3, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{359, 0, 0, 0, 0, 4, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{363, 3, 0, 0, 0, 5, 0ull, 0x7ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{360, 2, 0, 0, 0, 13, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction set_Smode_14_opB
static struct adl_operand _sym1347_operands_operands[] = { {359, 0, 0, 0, 0, 4, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{361, 1, 0, 0, 0, 3, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{360, 2, 0, 0, 0, 13, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{363, 3, 0, 0, 0, 5, 0ull, 0x7ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym1348[] = {
  // set_Smode_conj_sign    (0)
  { "set_Smode_conj_sign", 1, 2, 17, 64,  0x1, { 0xa0000000,},0, "", 0, 4, 4, 0, 0, 0, _sym1346_operands,0,0,0, 0,0,&_sym1345,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym1349[] = { &_sym380, &_sym384, &_sym382, &_sym388,  (struct enum_fields *) -1,};

// Instruction set_Smode_15_opB
static vcpu_local_instr_attrs _sym1350 { "0000000000000000000010100000000000000000000000000000000000000000000000000000000100" , nullptr };

// Shorthand:  set_Smode_15_opB -> set_Smode_conj_sign;
static struct adl_operand _sym1351_operands[] = { {363, 1, 0, 0, 0, 5, 0ull, 0x7ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{362, 0, 0, 0, 0, 8, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction set_Smode_15_opB
static struct adl_operand _sym1352_operands_operands[] = { {362, 0, 0, 0, 0, 8, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{363, 1, 0, 0, 0, 5, 0ull, 0x7ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym1353[] = {
  // set_Smode_conj_sign    (0)
  { "set_Smode_conj_sign", 1, 2, 17, 64,  0x1, { 0xa0000000,},0, "", 0, 2, 2, 0, 0, 0, _sym1351_operands,0,0,0, 0,0,&_sym1350,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym1354[] = { &_sym386, &_sym388,  (struct enum_fields *) -1,};

// Instruction set_Smode_16_opB
static vcpu_local_instr_attrs _sym1355 { "0000000000000000000010100000000000000000000000000000000000000000000000000000000100" , nullptr };

// Shorthand:  set_Smode_16_opB -> set_Smode_conj_sign;
static struct adl_operand _sym1356_operands[] = { {363, 2, 0, 0, 0, 5, 0ull, 0x7ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{362, 1, 0, 0, 0, 8, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{360, 0, 0, 0, 0, 13, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction set_Smode_16_opB
static struct adl_operand _sym1357_operands_operands[] = { {360, 0, 0, 0, 0, 13, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{362, 1, 0, 0, 0, 8, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{363, 2, 0, 0, 0, 5, 0ull, 0x7ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym1358[] = {
  // set_Smode_conj_sign    (0)
  { "set_Smode_conj_sign", 1, 2, 17, 64,  0x1, { 0xa0000000,},0, "", 0, 3, 3, 0, 0, 0, _sym1356_operands,0,0,0, 0,0,&_sym1355,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym1359[] = { &_sym382, &_sym386, &_sym388,  (struct enum_fields *) -1,};

// Instruction set_Smode_17_opB
static vcpu_local_instr_attrs _sym1360 { "0000000000000000000010100000000000000000000000000000000000000000000000000000000100" , nullptr };

// Shorthand:  set_Smode_17_opB -> set_Smode_conj_sign;
static struct adl_operand _sym1361_operands[] = { {359, 0, 0, 0, 0, 4, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{363, 3, 0, 0, 0, 5, 0ull, 0x7ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{362, 2, 0, 0, 0, 8, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{360, 1, 0, 0, 0, 13, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction set_Smode_17_opB
static struct adl_operand _sym1362_operands_operands[] = { {359, 0, 0, 0, 0, 4, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{360, 1, 0, 0, 0, 13, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{362, 2, 0, 0, 0, 8, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{363, 3, 0, 0, 0, 5, 0ull, 0x7ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym1363[] = {
  // set_Smode_conj_sign    (0)
  { "set_Smode_conj_sign", 1, 2, 17, 64,  0x1, { 0xa0000000,},0, "", 0, 4, 4, 0, 0, 0, _sym1361_operands,0,0,0, 0,0,&_sym1360,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym1364[] = { &_sym380, &_sym382, &_sym386, &_sym388,  (struct enum_fields *) -1,};

// Instruction set_Smode_18_opB
static vcpu_local_instr_attrs _sym1365 { "0000000000000000000010100000000000000000000000000000000000000000000000000000000100" , nullptr };

// Shorthand:  set_Smode_18_opB -> set_Smode_conj_sign;
static struct adl_operand _sym1366_operands[] = { {361, 0, 0, 0, 0, 3, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{363, 3, 0, 0, 0, 5, 0ull, 0x7ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{362, 2, 0, 0, 0, 8, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{360, 1, 0, 0, 0, 13, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction set_Smode_18_opB
static struct adl_operand _sym1367_operands_operands[] = { {361, 0, 0, 0, 0, 3, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{360, 1, 0, 0, 0, 13, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{362, 2, 0, 0, 0, 8, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{363, 3, 0, 0, 0, 5, 0ull, 0x7ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym1368[] = {
  // set_Smode_conj_sign    (0)
  { "set_Smode_conj_sign", 1, 2, 17, 64,  0x1, { 0xa0000000,},0, "", 0, 4, 4, 0, 0, 0, _sym1366_operands,0,0,0, 0,0,&_sym1365,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym1369[] = { &_sym384, &_sym382, &_sym386, &_sym388,  (struct enum_fields *) -1,};

// Instruction set_Smode_1_opB
static vcpu_local_instr_attrs _sym1370 { "0000000000000000000010100000000000000000000000000000000000000000000000000000000100" , nullptr };

// Shorthand:  set_Smode_1_opB -> set_Smode_conj_sign;
static struct adl_operand _sym1371_operands[] = { {360, 0, 0, 0, 0, 13, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction set_Smode_1_opB
static struct adl_operand _sym1372_operands_operands[] = { {360, 0, 0, 0, 0, 13, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym1373[] = {
  // set_Smode_conj_sign    (0)
  { "set_Smode_conj_sign", 1, 2, 17, 64,  0x1, { 0xa0000000,},0, "", 0, 1, 1, 0, 0, 0, _sym1371_operands,0,0,0, 0,0,&_sym1370,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym1374[] = { &_sym382,  (struct enum_fields *) -1,};

// Instruction set_Smode_2_opB
static vcpu_local_instr_attrs _sym1375 { "0000000000000000000010100000000000000000000000000000000000000000000000000000000100" , nullptr };

// Shorthand:  set_Smode_2_opB -> set_Smode_conj_sign;
static struct adl_operand _sym1376_operands[] = { {359, 0, 0, 0, 0, 4, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{360, 1, 0, 0, 0, 13, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction set_Smode_2_opB
static struct adl_operand _sym1377_operands_operands[] = { {359, 0, 0, 0, 0, 4, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{360, 1, 0, 0, 0, 13, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym1378[] = {
  // set_Smode_conj_sign    (0)
  { "set_Smode_conj_sign", 1, 2, 17, 64,  0x1, { 0xa0000000,},0, "", 0, 2, 2, 0, 0, 0, _sym1376_operands,0,0,0, 0,0,&_sym1375,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym1379[] = { &_sym380, &_sym382,  (struct enum_fields *) -1,};

// Instruction set_Smode_3_opB
static vcpu_local_instr_attrs _sym1380 { "0000000000000000000010100000000000000000000000000000000000000000000000000000000100" , nullptr };

// Shorthand:  set_Smode_3_opB -> set_Smode_conj_sign;
static struct adl_operand _sym1381_operands[] = { {361, 0, 0, 0, 0, 3, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{360, 1, 0, 0, 0, 13, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction set_Smode_3_opB
static struct adl_operand _sym1382_operands_operands[] = { {361, 0, 0, 0, 0, 3, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{360, 1, 0, 0, 0, 13, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym1383[] = {
  // set_Smode_conj_sign    (0)
  { "set_Smode_conj_sign", 1, 2, 17, 64,  0x1, { 0xa0000000,},0, "", 0, 2, 2, 0, 0, 0, _sym1381_operands,0,0,0, 0,0,&_sym1380,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym1384[] = { &_sym384, &_sym382,  (struct enum_fields *) -1,};

// Instruction set_Smode_4_opB
static vcpu_local_instr_attrs _sym1385 { "0000000000000000000010100000000000000000000000000000000000000000000000000000000100" , nullptr };

// Shorthand:  set_Smode_4_opB -> set_Smode_conj_sign;
static struct adl_operand _sym1386_operands[] = { {361, 1, 0, 0, 0, 3, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{359, 0, 0, 0, 0, 4, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{360, 2, 0, 0, 0, 13, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction set_Smode_4_opB
static struct adl_operand _sym1387_operands_operands[] = { {359, 0, 0, 0, 0, 4, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{361, 1, 0, 0, 0, 3, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{360, 2, 0, 0, 0, 13, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym1388[] = {
  // set_Smode_conj_sign    (0)
  { "set_Smode_conj_sign", 1, 2, 17, 64,  0x1, { 0xa0000000,},0, "", 0, 3, 3, 0, 0, 0, _sym1386_operands,0,0,0, 0,0,&_sym1385,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym1389[] = { &_sym380, &_sym384, &_sym382,  (struct enum_fields *) -1,};

// Instruction set_Smode_5_opB
static vcpu_local_instr_attrs _sym1390 { "0000000000000000000010100000000000000000000000000000000000000000000000000000000100" , nullptr };

// Shorthand:  set_Smode_5_opB -> set_Smode_conj_sign;
static struct adl_operand _sym1391_operands[] = { {362, 0, 0, 0, 0, 8, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction set_Smode_5_opB
static struct adl_operand _sym1392_operands_operands[] = { {362, 0, 0, 0, 0, 8, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym1393[] = {
  // set_Smode_conj_sign    (0)
  { "set_Smode_conj_sign", 1, 2, 17, 64,  0x1, { 0xa0000000,},0, "", 0, 1, 1, 0, 0, 0, _sym1391_operands,0,0,0, 0,0,&_sym1390,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym1394[] = { &_sym386,  (struct enum_fields *) -1,};

// Instruction set_Smode_6_opB
static vcpu_local_instr_attrs _sym1395 { "0000000000000000000010100000000000000000000000000000000000000000000000000000000100" , nullptr };

// Shorthand:  set_Smode_6_opB -> set_Smode_conj_sign;
static struct adl_operand _sym1396_operands[] = { {363, 0, 0, 0, 0, 5, 0ull, 0x7ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction set_Smode_6_opB
static struct adl_operand _sym1397_operands_operands[] = { {363, 0, 0, 0, 0, 5, 0ull, 0x7ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym1398[] = {
  // set_Smode_conj_sign    (0)
  { "set_Smode_conj_sign", 1, 2, 17, 64,  0x1, { 0xa0000000,},0, "", 0, 1, 1, 0, 0, 0, _sym1396_operands,0,0,0, 0,0,&_sym1395,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym1399[] = { &_sym388,  (struct enum_fields *) -1,};

// Instruction set_Smode_7_opB
static vcpu_local_instr_attrs _sym1400 { "0000000000000000000010100000000000000000000000000000000000000000000000000000000100" , nullptr };

// Shorthand:  set_Smode_7_opB -> set_Smode_conj_sign;
static struct adl_operand _sym1401_operands[] = { {362, 1, 0, 0, 0, 8, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{360, 0, 0, 0, 0, 13, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction set_Smode_7_opB
static struct adl_operand _sym1402_operands_operands[] = { {360, 0, 0, 0, 0, 13, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{362, 1, 0, 0, 0, 8, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym1403[] = {
  // set_Smode_conj_sign    (0)
  { "set_Smode_conj_sign", 1, 2, 17, 64,  0x1, { 0xa0000000,},0, "", 0, 2, 2, 0, 0, 0, _sym1401_operands,0,0,0, 0,0,&_sym1400,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym1404[] = { &_sym382, &_sym386,  (struct enum_fields *) -1,};

// Instruction set_Smode_8_opB
static vcpu_local_instr_attrs _sym1405 { "0000000000000000000010100000000000000000000000000000000000000000000000000000000100" , nullptr };

// Shorthand:  set_Smode_8_opB -> set_Smode_conj_sign;
static struct adl_operand _sym1406_operands[] = { {359, 0, 0, 0, 0, 4, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{362, 2, 0, 0, 0, 8, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{360, 1, 0, 0, 0, 13, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction set_Smode_8_opB
static struct adl_operand _sym1407_operands_operands[] = { {359, 0, 0, 0, 0, 4, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{360, 1, 0, 0, 0, 13, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{362, 2, 0, 0, 0, 8, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym1408[] = {
  // set_Smode_conj_sign    (0)
  { "set_Smode_conj_sign", 1, 2, 17, 64,  0x1, { 0xa0000000,},0, "", 0, 3, 3, 0, 0, 0, _sym1406_operands,0,0,0, 0,0,&_sym1405,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym1409[] = { &_sym380, &_sym382, &_sym386,  (struct enum_fields *) -1,};

// Instruction set_Smode_9_opB
static vcpu_local_instr_attrs _sym1410 { "0000000000000000000010100000000000000000000000000000000000000000000000000000000100" , nullptr };

// Shorthand:  set_Smode_9_opB -> set_Smode_conj_sign;
static struct adl_operand _sym1411_operands[] = { {361, 0, 0, 0, 0, 3, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{362, 2, 0, 0, 0, 8, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{360, 1, 0, 0, 0, 13, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction set_Smode_9_opB
static struct adl_operand _sym1412_operands_operands[] = { {361, 0, 0, 0, 0, 3, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{360, 1, 0, 0, 0, 13, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{362, 2, 0, 0, 0, 8, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym1413[] = {
  // set_Smode_conj_sign    (0)
  { "set_Smode_conj_sign", 1, 2, 17, 64,  0x1, { 0xa0000000,},0, "", 0, 3, 3, 0, 0, 0, _sym1411_operands,0,0,0, 0,0,&_sym1410,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym1414[] = { &_sym384, &_sym382, &_sym386,  (struct enum_fields *) -1,};

// Instruction set_Smode_conj_sign
static vcpu_local_instr_attrs _sym1415 { "0000000000000000000010100000000000000000000000000000000000000000000000000000000100" , nullptr };

// Instruction set_Smode_conj_sign
static struct adl_operand _sym1416_operands_operands[] = { {359, 0, 0, 0, 0, 4, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{361, 1, 0, 0, 0, 3, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{360, 2, 0, 0, 0, 13, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{362, 3, 0, 0, 0, 8, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{363, 4, 0, 0, 0, 5, 0ull, 0x7ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym1417[] = { &_sym380, &_sym384, &_sym382, &_sym386, &_sym388,  (struct enum_fields *) -1,};

// Instruction set_cgu
static vcpu_local_instr_attrs _sym1418 { "0000000000000000000010000000000000000000000000000000000000000000000000000000000100" , nullptr };

// Instruction set_cgu
static struct adl_operand _sym1419_operands_operands[] = { {115, 0, 0, 0, 0, 6, 0ull, 0x7ffull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym1420[] = { 0,  (struct enum_fields *) -1,};

// Instruction set_loop_Iu11_syn
adl_instr_attr_val _sym1421[] = { { instr_opB,  0, 0 }, { instr_loop,  0, 0 }, { instr_inst,  0, "setC_loop_ITER_set" }, { instr_vcpu1,  0, 0 }, { -1, 0, 0 } };
static vcpu_local_instr_attrs _sym1422 { "0000000000000000000010000000000000100010000000000000000000000000000000000000000100" , _sym1421 };

// Shorthand:  set_loop_Iu11_syn -> setB_loop_Iu11;

static bfd_uint64_t _sym1424_modifier (const expressionS *operands, unsigned __cia ATTRIBUTE_UNUSED) { return (C_ITER_CNT_SHORT_1_checker((operands[0].X_add_number),FALSE)) - 1; }

static int _sym1424_mod_indices[] = { 0,  -1 };
static struct adl_operand _sym1423_operands[] = { {130, -1, 0, 0, 0, 0, 0, 0, 0, _sym1424_modifier, _sym1424_mod_indices, 0, 0,0, -1,-1,0}, };

// Instruction set_loop_Iu11_syn
static struct adl_operand _sym1425_operands_operands[] = { {129, 0, 0, 0, 0, 0, 0ull, 0xfffull, 0ull, 0, 0, 0,C_ITER_CNT_SHORT_1_checker, 0,-1,-1,0}, };
static struct adl_opcode _sym1426[] = {
  // setB_loop_Iu11    (0)
  { "setB_loop_Iu11", 1, 2, 17, 64,  0x1, { 0x28000000,},0, "", 0, 1, 1, 0, 0, 0, _sym1423_operands,0,0,0, 0,0,&_sym1422,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym1427[] = { 0,  (struct enum_fields *) -1,};

// Instruction set_loop_agX
static vcpu_local_instr_attrs _sym1428 { "0000000000000000000010000000000000000010000000000000000000000000000000000000000100" , nullptr };

// Instruction set_loop_agX
static struct adl_operand _sym1429_operands_operands[] = { {49, 0, ADL_REGISTER, 0, 0, 12, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym1430[] = { &_sym88,  (struct enum_fields *) -1,};

// Instruction set_lut_Iu2
static vcpu_local_instr_attrs _sym1431 { "0000000000000000000101000000000000000000000000000000000000000000000000000000000100" , nullptr };

// Instruction set_lut_Iu2
static struct adl_operand _sym1432_operands_operands[] = { {295, 0, 0, 0, 0, 15, 0ull, 0x3ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym1433[] = { 0,  (struct enum_fields *) -1,};

// Instruction set_prec
static vcpu_local_instr_attrs _sym1434 { "0000000000000000000010010000000000000000000000000000000000000000000000000000000100" , nullptr };

// Instruction set_prec
static struct adl_operand _sym1435_operands_operands[] = { {102, 0, 0, 0, 0, 13, 0ull, 0x3ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{103, 1, 0, 0, 0, 11, 0ull, 0x3ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{104, 2, 0, 0, 0, 9, 0ull, 0x3ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{100, 3, 0, 0, 0, 6, 0ull, 0x7ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{105, 4, 0, 0, 0, 7, 0ull, 0x3ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym1436[] = { &_sym182, &_sym184, &_sym186, &_sym178, &_sym188,  (struct enum_fields *) -1,};

// Instruction set_rot_lt_mode_rt_mode
static vcpu_local_instr_attrs _sym1437 { "0000000000000000000010000000000000000000000000000000000000000000000000000000000100" , nullptr };

// Instruction set_rot_lt_mode_rt_mode
static struct adl_operand _sym1438_operands_operands[] = { {109, 0, 0, 0, 0, 6, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{112, 1, 0, 0, 0, 11, 0ull, 0x3full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym1439[] = { &_sym196, &_sym202,  (struct enum_fields *) -1,};

// Instruction set_rot_lt_mode_rt_mode_lt
static vcpu_local_instr_attrs _sym1440 { "0000000000000000000010000000000000000000000000000000000000000000000000000000000100" , nullptr };

// Shorthand:  set_rot_lt_mode_rt_mode_lt -> set_rot_lt_mode_rt_mode;
static struct adl_operand _sym1441_operands[] = { {109, 0, 0, 0, 0, 6, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction set_rot_lt_mode_rt_mode_lt
static struct adl_operand _sym1442_operands_operands[] = { {109, 0, 0, 0, 0, 6, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym1443[] = {
  // set_rot_lt_mode_rt_mode    (0)
  { "set_rot_lt_mode_rt_mode", 1, 2, 17, 64,  0x1, { 0x34000000,},0, "", 0, 1, 1, 0, 0, 0, _sym1441_operands,0,0,0, 0,0,&_sym1440,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym1444[] = { &_sym196,  (struct enum_fields *) -1,};

// Instruction set_rot_lt_mode_rt_mode_rt
static vcpu_local_instr_attrs _sym1445 { "0000000000000000000010000000000000000000000000000000000000000000000000000000000100" , nullptr };

// Shorthand:  set_rot_lt_mode_rt_mode_rt -> set_rot_lt_mode_rt_mode;
static struct adl_operand _sym1446_operands[] = { {112, 0, 0, 0, 0, 11, 0ull, 0x3full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction set_rot_lt_mode_rt_mode_rt
static struct adl_operand _sym1447_operands_operands[] = { {112, 0, 0, 0, 0, 11, 0ull, 0x3full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym1448[] = {
  // set_rot_lt_mode_rt_mode    (0)
  { "set_rot_lt_mode_rt_mode", 1, 2, 17, 64,  0x1, { 0x34000000,},0, "", 0, 1, 1, 0, 0, 0, _sym1446_operands,0,0,0, 0,0,&_sym1445,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym1449[] = { &_sym202,  (struct enum_fields *) -1,};

// Instruction set_rot_lt_mode_rt_mode_rt_lt
static vcpu_local_instr_attrs _sym1450 { "0000000000000000000010000000000000000000000000000000000000000000000000000000000100" , nullptr };

// Shorthand:  set_rot_lt_mode_rt_mode_rt_lt -> set_rot_lt_mode_rt_mode;
static struct adl_operand _sym1451_operands[] = { {109, 1, 0, 0, 0, 6, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{112, 0, 0, 0, 0, 11, 0ull, 0x3full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction set_rot_lt_mode_rt_mode_rt_lt
static struct adl_operand _sym1452_operands_operands[] = { {112, 0, 0, 0, 0, 11, 0ull, 0x3full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{109, 1, 0, 0, 0, 6, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym1453[] = {
  // set_rot_lt_mode_rt_mode    (0)
  { "set_rot_lt_mode_rt_mode", 1, 2, 17, 64,  0x1, { 0x34000000,},0, "", 0, 2, 2, 0, 0, 0, _sym1451_operands,0,0,0, 0,0,&_sym1450,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym1454[] = { &_sym202, &_sym196,  (struct enum_fields *) -1,};

// Instruction set_xtrm
static vcpu_local_instr_attrs _sym1455 { "0000000000000000000010000000000000000000000000000000000000000000000000000000000100" , nullptr };

// Instruction set_xtrm
static struct adl_operand _sym1456_operands_operands[] = { {113, 0, 0, 0, 0, 6, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{110, 1, 0, 0, 0, 7, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{107, 2, 0, 0, 0, 8, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{98, 3, 0, 0, 0, 9, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{386, 4, 0, 0, 0, 10, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{310, 5, 0, 0, 0, 11, 0ull, 0x3full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym1457[] = { &_sym204, &_sym198, &_sym194, 0, &_sym430, 0,  (struct enum_fields *) -1,};

// Instruction set_xtrm_syntax
static vcpu_local_instr_attrs _sym1458 { "0000000000000000000010000000000000000000000000000000000000000000000000000000000100" , nullptr };

// Shorthand:  set_xtrm_syntax -> set_xtrm;

static bfd_uint64_t _sym1460_modifier (const expressionS *operands, unsigned __cia ATTRIBUTE_UNUSED) { return xtrm1b ( (XTRM_N_checker((operands[4].X_add_number),FALSE)) ); }

static int _sym1460_mod_indices[] = { 4,  -1 };

static bfd_uint64_t _sym1461_modifier (const expressionS *operands, unsigned __cia ATTRIBUTE_UNUSED) { return xtrm6b ( (XTRM_N_checker((operands[4].X_add_number),FALSE)) , (operands[2].X_add_number) ); }

static int _sym1461_mod_indices[] = { 2, 4,  -1 };
static struct adl_operand _sym1459_operands[] = { {113, 0, 0, 0, 0, 6, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{110, 1, 0, 0, 0, 7, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{107, 2, 0, 0, 0, 8, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{98, -1, 0, 0, 0, 0, 0, 0, 0, _sym1460_modifier, _sym1460_mod_indices, 0, 0,0, -1,-1,0},{386, 3, 0, 0, 0, 10, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{310, -1, 0, 0, 0, 0, 0, 0, 0, _sym1461_modifier, _sym1461_mod_indices, 0, 0,0, -1,-1,0}, };

// Instruction set_xtrm_syntax
static struct adl_operand _sym1462_operands_operands[] = { {113, 0, 0, 0, 0, 6, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{110, 1, 0, 0, 0, 7, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{107, 2, 0, 0, 0, 8, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{385, 3, 0, 0, 0, 0, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{384, 4, 0, 0, 0, 0, 0ull, 0x3fffull, 0ull, 0, 0, 0,XTRM_N_checker, 0,-1,-1,0}, };
static struct adl_opcode _sym1463[] = {
  // set_xtrm    (0)
  { "set_xtrm", 1, 2, 17, 64,  0x1, { 0x20000000,},0, "", 0, 6, 6, 0, 0, 0, _sym1459_operands,0,0,0, 0,0,&_sym1458,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym1464[] = { &_sym204, &_sym198, &_sym194, &_sym428, 0,  (struct enum_fields *) -1,};

// Instruction xtrm_aY
static vcpu_local_instr_attrs _sym1465 { "0000000000000000000010000000000000000000000000000000000000000000000000000000000100" , nullptr };

// Instruction xtrm_aY
static struct adl_operand _sym1466_operands_operands[] = { {71, 0, ADL_REGISTER, 0, 0, 8, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym1467[] = { &_sym114,  (struct enum_fields *) -1,};

// Instruction xtrm_aY_gX
static vcpu_local_instr_attrs _sym1468 { "0000000000000000000010000000000000000000000000000000000000000000000000000000000100" , nullptr };

// Instruction xtrm_aY_gX
static struct adl_operand _sym1469_operands_operands[] = { {71, 0, ADL_REGISTER, 0, 0, 8, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{189, 1, ADL_REGISTER, 0, 0, 13, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym1470[] = { &_sym114, &_sym272,  (struct enum_fields *) -1,};

// Instruction xtrm_gX
static vcpu_local_instr_attrs _sym1471 { "0000000000000000000010000000000000000000000000000000000000000000000000000000000100" , nullptr };

// Instruction xtrm_gX
static struct adl_operand _sym1472_operands_operands[] = { {189, 0, ADL_REGISTER, 0, 0, 13, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym1473[] = { &_sym272,  (struct enum_fields *) -1,};

// Instruction loop_begin
static vcpu_local_instr_attrs _sym1474 { "0000000000000000000010000000000000000010000010000000000000000000000000000000010000" , nullptr };

// Instruction loop_begin
static struct enum_fields *_sym1476[] = {  (struct enum_fields *) -1,};

// Instruction loop_break
static vcpu_local_instr_attrs _sym1477 { "0000000000000000000010000000000000000010000010000000000000000000000000000000010000" , nullptr };

// Instruction loop_break
static struct enum_fields *_sym1479[] = {  (struct enum_fields *) -1,};

// Instruction opZ_nop
static vcpu_local_instr_attrs _sym1480 { "0000000000000000000010000000000000001000000000000000000000000000000000000000010000" , nullptr };

// Instruction opZ_nop
static struct enum_fields *_sym1482[] = {  (struct enum_fields *) -1,};

// Instruction rts
static vcpu_local_instr_attrs _sym1483 { "0000000000000000000010000000000000000001000000000000000000000000000000000000010000" , nullptr };

// Instruction rts
static struct enum_fields *_sym1485[] = {  (struct enum_fields *) -1,};

// Instruction opX_nop
static vcpu_local_instr_attrs _sym1486 { "0000000000000000000000000000000000001000000000000000000000000000000000000000100000" , nullptr };

// Instruction opX_nop
static struct enum_fields *_sym1488[] = {  (struct enum_fields *) -1,};

// Instruction swbreak
static vcpu_local_instr_attrs _sym1489 { "0000000000000000000010000000000000000000000000000000000000000000000000000000100000" , nullptr };

// Instruction swbreak
static struct enum_fields *_sym1491[] = {  (struct enum_fields *) -1,};

// Instruction swbreak_HI
static vcpu_local_instr_attrs _sym1492 { "0000000000000000000010000000000000000000000000000000000000000000000000000000100000" , nullptr };

// Shorthand:  swbreak_HI -> swbreak;

// Instruction swbreak_HI
static struct adl_opcode _sym1495[] = {
  // swbreak    (0)
  { "swbreak", 1, 1, 1, 64,  0x0, { 0x80000000,},0, "", 0, 0, 0, 0, 0, 0, 0,0,0,0, 0,0,&_sym1492,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym1496[] = {  (struct enum_fields *) -1,};

// Instruction opX_nop
static vcpu_local_instr_attrs _sym1497 { "0000000000000000000000000000000000001000000000000000000000000000000000000000100000" , nullptr };

// Instruction opX_nop
static struct enum_fields *_sym1499[] = {  (struct enum_fields *) -1,};

// Instruction swbreak
static vcpu_local_instr_attrs _sym1500 { "0000000000000000000010000000000000000000000000000000000000000000000000000000100000" , nullptr };

// Instruction swbreak
static struct enum_fields *_sym1502[] = {  (struct enum_fields *) -1,};

// Instruction swbreak_LO
static vcpu_local_instr_attrs _sym1503 { "0000000000000000000010000000000000000000000000000000000000000000000000000000100000" , nullptr };

// Shorthand:  swbreak_LO -> swbreak;

// Instruction swbreak_LO
static struct adl_opcode _sym1506[] = {
  // swbreak    (0)
  { "swbreak", 1, 1, 1, 64,  0x0, { 0x80000000,},0, "", 0, 0, 0, 0, 0, 0, 0,0,0,0, 0,0,&_sym1503,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym1507[] = {  (struct enum_fields *) -1,};

// Instruction addC_aX_Is19_syn
static vcpu_local_instr_attrs _sym1508 { "0000000000000000000010000000000000000000000000000000000000000000000000000001000000" , nullptr };

// Shorthand:  addC_aX_Is19_syn -> addC_aY_aX_Is19;
static struct adl_operand _sym1509_operands[] = { {70, 0, ADL_REGISTER, 0, 0, 5, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{55, 0, ADL_REGISTER, 0, 0, 10, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{220, 1, ADL_ABSOLUTE | ADL_SIGNED, 0, 0, 17, ((bfd_int64_t)18446744073709289473ull-1), 262143ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction addC_aX_Is19_syn
static struct adl_operand _sym1510_operands_operands[] = { {42, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{219, 1, ADL_ABSOLUTE | ADL_SIGNED, 0, 0, 0, ((bfd_int64_t)18446744073709289473ull-1), 262143ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym1511[] = {
  // addC_aY_aX_Is19    (0)
  { "addC_aY_aX_Is19", 1, 4, 36, 64,  0x3, { 0x0,0x50000000,},0, "", 0, 3, 3, 0, 0, 0, _sym1509_operands,0,0,0, 0,0,&_sym1508,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym1512[] = { &_sym86, 0,  (struct enum_fields *) -1,};

// Instruction addC_aY_aX_Is19
static vcpu_local_instr_attrs _sym1513 { "0000000000000000000010000000000000000000000000000000000000000000000000000001000000" , nullptr };

// Instruction addC_aY_aX_Is19
static struct adl_operand _sym1514_operands_operands[] = { {70, 0, ADL_REGISTER, 0, 0, 5, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{55, 1, ADL_REGISTER, 0, 0, 10, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{220, 2, ADL_ABSOLUTE | ADL_SIGNED, 0, 0, 17, ((bfd_int64_t)18446744073709289473ull-1), 262143ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym1515[] = { &_sym114, &_sym86, 0,  (struct enum_fields *) -1,};

// Instruction add_aX_Is19_syn
adl_instr_attr_val _sym1516[] = { { instr_opC,  0, 0 }, { instr_inst,  0, "add_line_aX_Is9_line1_wide_imm" }, { instr_opCA,  0, 0 }, { instr_vcpu1,  0, 0 }, { -1, 0, 0 } };
static vcpu_local_instr_attrs _sym1517 { "0000000000000000000010000001000000100000000000000000000000000000000000000001000000" , _sym1516 };

// Shorthand:  add_aX_Is19_syn -> addC_aY_aX_Is19;
static struct adl_operand _sym1518_operands[] = { {70, 0, ADL_REGISTER, 0, 0, 5, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{55, 0, ADL_REGISTER, 0, 0, 10, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{220, 1, ADL_ABSOLUTE | ADL_SIGNED, 0, 0, 17, ((bfd_int64_t)18446744073709289473ull-1), 262143ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction add_aX_Is19_syn
static struct adl_operand _sym1519_operands_operands[] = { {42, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{219, 1, ADL_ABSOLUTE | ADL_SIGNED, 0, 0, 0, ((bfd_int64_t)18446744073709289473ull-1), 262143ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym1520[] = {
  // addC_aY_aX_Is19    (0)
  { "addC_aY_aX_Is19", 1, 4, 36, 64,  0x3, { 0x0,0x50000000,},0, "", 0, 3, 3, 0, 0, 0, _sym1518_operands,0,0,0, 0,0,&_sym1517,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym1521[] = { &_sym86, 0,  (struct enum_fields *) -1,};

// Instruction add_aY_aX_Is19_syn
static vcpu_local_instr_attrs _sym1522 { "0000000000000000000010000000000000000000000000000000000000000000000000000001000000" , nullptr };

// Shorthand:  add_aY_aX_Is19_syn -> addC_aY_aX_Is19;
static struct adl_operand _sym1523_operands[] = { {70, 0, ADL_REGISTER, 0, 0, 5, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{55, 1, ADL_REGISTER, 0, 0, 10, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{220, 2, ADL_ABSOLUTE | ADL_SIGNED, 0, 0, 17, ((bfd_int64_t)18446744073709289473ull-1), 262143ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction add_aY_aX_Is19_syn
static struct adl_operand _sym1524_operands_operands[] = { {58, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{42, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{219, 2, ADL_ABSOLUTE | ADL_SIGNED, 0, 0, 0, ((bfd_int64_t)18446744073709289473ull-1), 262143ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym1525[] = {
  // addC_aY_aX_Is19    (0)
  { "addC_aY_aX_Is19", 1, 4, 36, 64,  0x3, { 0x0,0x50000000,},0, "", 0, 3, 3, 0, 0, 0, _sym1523_operands,0,0,0, 0,0,&_sym1522,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym1526[] = { &_sym114, &_sym86, 0,  (struct enum_fields *) -1,};

// Instruction add_aY_sp_Is19
static vcpu_local_instr_attrs _sym1527 { "0000000000000000000100000000000000000000000000000000000000000000000000000001000000" , nullptr };

// Instruction add_aY_sp_Is19
static struct adl_operand _sym1528_operands_operands[] = { {70, 0, ADL_REGISTER, 0, 0, 5, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{220, 1, ADL_ABSOLUTE | ADL_SIGNED, 0, 0, 17, ((bfd_int64_t)18446744073709289473ull-1), 262143ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym1529[] = { &_sym114, 0,  (struct enum_fields *) -1,};

// Instruction cmp_aX_I
static vcpu_local_instr_attrs _sym1530 { "0000000000000000001000000000000000000000000000000000000000000000000000000001000000" , nullptr };

// Instruction cmp_aX_I
static struct adl_operand _sym1531_operands_operands[] = { {56, 0, ADL_REGISTER, 0, 0, 5, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{225, 1, ADL_ABSOLUTE, 0, 0, 14, 0ull, 0x3fffffull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym1532[] = { &_sym86, 0,  (struct enum_fields *) -1,};

// Instruction jmp_Iu25
static vcpu_local_instr_attrs _sym1533 { "0000000000000000000010000000000000000000100000000000000000000000000000000001000000" , nullptr };

// Shorthand:  jmp_Iu25 -> jmp_cc_Iu25;
static struct adl_operand _sym1534_operands[] = { {318, 0, ADL_ABSOLUTE, 2, 0, 11, 0ull, 0x7ffffffull, 0x3ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction jmp_Iu25
static struct adl_operand _sym1535_operands_operands[] = { {318, 0, ADL_ABSOLUTE, 2, 0, 11, 0ull, 0x7ffffffull, 0x3ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym1536[] = {
  // jmp_cc_Iu25    (0)
  { "jmp_cc_Iu25", 1, 4, 36, 64,  0x3, { 0x0,0x24000000,},0, "", 0, 1, 1, 0, 0, 0, _sym1534_operands,0,0,1, 0,0,&_sym1533,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym1537[] = { 0,  (struct enum_fields *) -1,};

// Instruction jmp_au_Iu25
static vcpu_local_instr_attrs _sym1538 { "0000000000000000000010000000000000000000100000000000000000000000000000000001000000" , nullptr };

// Instruction jmp_au_Iu25
static struct adl_operand _sym1539_operands_operands[] = { {131, 0, 0, 0, 0, 7, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{318, 1, ADL_ABSOLUTE, 2, 0, 11, 0ull, 0x7ffffffull, 0x3ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym1540[] = { &_sym214, 0,  (struct enum_fields *) -1,};

// Instruction jmp_au_gX
static vcpu_local_instr_attrs _sym1541 { "0000000000000000000010000000000000000000100000000000000000000000000000000001000000" , nullptr };

// Instruction jmp_au_gX
static struct adl_operand _sym1542_operands_operands[] = { {131, 0, 0, 0, 0, 7, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{186, 1, ADL_REGISTER, 0, 0, 14, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym1543[] = { &_sym214, &_sym272,  (struct enum_fields *) -1,};

// Instruction jmp_au_pc_Is25
static vcpu_local_instr_attrs _sym1544 { "0000000000000000000100000000000000000000100000000000000000000000000000000001000000" , nullptr };

// Instruction jmp_au_pc_Is25
static struct adl_operand _sym1545_operands_operands[] = { {131, 0, 0, 0, 0, 7, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{319, 1, ADL_SIGNED, 2, 0, 11, ((bfd_int64_t)18446744073642442753ull-1), 67108863ull, 0x3ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym1546[] = { &_sym214, 0,  (struct enum_fields *) -1,};

// Instruction jmp_au_pc_Is25_minus
static vcpu_local_instr_attrs _sym1547 { "0000000000000000000100000000000000000000100000000000000000000000000000000001000000" , nullptr };

// Shorthand:  jmp_au_pc_Is25_minus -> jmp_au_pc_Is25;

static bfd_uint64_t _sym1549_modifier (const expressionS *operands, unsigned __cia ATTRIBUTE_UNUSED) { return - (Iu25n_checker((operands[1].X_add_number),FALSE)); }

static int _sym1549_mod_indices[] = { 1,  -1 };
static struct adl_operand _sym1548_operands[] = { {131, 0, 0, 0, 0, 7, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{319, -1, 0, 0, 0, 0, 0, 0, 0, _sym1549_modifier, _sym1549_mod_indices, 0, 0,0, -1,-1,0}, };

// Instruction jmp_au_pc_Is25_minus
static struct adl_operand _sym1550_operands_operands[] = { {131, 0, 0, 0, 0, 7, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{290, 1, 0, 0, 0, 0, 0ull, 0x1ffffffull, 0ull, 0, 0, 0,Iu25n_checker, 0,-1,-1,0}, };
static struct adl_opcode _sym1551[] = {
  // jmp_au_pc_Is25    (0)
  { "jmp_au_pc_Is25", 1, 4, 36, 64,  0x3, { 0x0,0x36000000,},0, "", 0, 2, 2, 0, 1, 0, _sym1548_operands,0,0,1, 0,0,&_sym1547,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym1552[] = { &_sym214, 0,  (struct enum_fields *) -1,};

// Instruction jmp_au_pc_Is25_zero
static vcpu_local_instr_attrs _sym1553 { "0000000000000000000100000000000000000000100000000000000000000000000000000001000000" , nullptr };

// Shorthand:  jmp_au_pc_Is25_zero -> jmp_au_pc_Is25;
static struct adl_operand _sym1554_operands[] = { {131, 0, 0, 0, 0, 7, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction jmp_au_pc_Is25_zero
static struct adl_operand _sym1555_operands_operands[] = { {131, 0, 0, 0, 0, 7, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym1556[] = {
  // jmp_au_pc_Is25    (0)
  { "jmp_au_pc_Is25", 1, 4, 36, 64,  0x3, { 0x0,0x36000000,},0, "", 0, 1, 1, 0, 1, 0, _sym1554_operands,0,0,1, 0,0,&_sym1553,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym1557[] = { &_sym214,  (struct enum_fields *) -1,};

// Instruction jmp_cc_Iu25
static vcpu_local_instr_attrs _sym1558 { "0000000000000000000010000000000000000000100000000000000000000000000000000001000000" , nullptr };

// Instruction jmp_cc_Iu25
static struct adl_operand _sym1559_operands_operands[] = { {132, 0, 0, 0, 0, 7, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{318, 1, ADL_ABSOLUTE, 2, 0, 11, 0ull, 0x7ffffffull, 0x3ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym1560[] = { &_sym216, 0,  (struct enum_fields *) -1,};

// Instruction jmp_cc_au_gX
static vcpu_local_instr_attrs _sym1561 { "0000000000000000000100000000000000000000100000000000000000000000000000000001000000" , nullptr };

// Instruction jmp_cc_au_gX
static struct adl_operand _sym1562_operands_operands[] = { {131, 0, 0, 0, 0, 7, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{186, 1, ADL_REGISTER, 0, 0, 14, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym1563[] = { &_sym214, &_sym272,  (struct enum_fields *) -1,};

// Instruction jmp_cc_gX
static vcpu_local_instr_attrs _sym1564 { "0000000000000000000010000000000000000000100000000000000000000000000000000001000000" , nullptr };

// Instruction jmp_cc_gX
static struct adl_operand _sym1565_operands_operands[] = { {132, 0, 0, 0, 0, 7, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{186, 1, ADL_REGISTER, 0, 0, 14, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym1566[] = { &_sym216, &_sym272,  (struct enum_fields *) -1,};

// Instruction jmp_cc_pc_Is25
static vcpu_local_instr_attrs _sym1567 { "0000000000000000000100000000000000000000100000000000000000000000000000000001000000" , nullptr };

// Instruction jmp_cc_pc_Is25
static struct adl_operand _sym1568_operands_operands[] = { {132, 0, 0, 0, 0, 7, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{319, 1, ADL_SIGNED, 2, 0, 11, ((bfd_int64_t)18446744073642442753ull-1), 67108863ull, 0x3ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym1569[] = { &_sym216, 0,  (struct enum_fields *) -1,};

// Instruction jmp_cc_pc_Is25_minus
static vcpu_local_instr_attrs _sym1570 { "0000000000000000000100000000000000000000100000000000000000000000000000000001000000" , nullptr };

// Shorthand:  jmp_cc_pc_Is25_minus -> jmp_cc_pc_Is25;

static bfd_uint64_t _sym1572_modifier (const expressionS *operands, unsigned __cia ATTRIBUTE_UNUSED) { return - (Iu25n_checker((operands[1].X_add_number),FALSE)); }

static int _sym1572_mod_indices[] = { 1,  -1 };
static struct adl_operand _sym1571_operands[] = { {132, 0, 0, 0, 0, 7, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{319, -1, 0, 0, 0, 0, 0, 0, 0, _sym1572_modifier, _sym1572_mod_indices, 0, 0,0, -1,-1,0}, };

// Instruction jmp_cc_pc_Is25_minus
static struct adl_operand _sym1573_operands_operands[] = { {132, 0, 0, 0, 0, 7, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{290, 1, 0, 0, 0, 0, 0ull, 0x1ffffffull, 0ull, 0, 0, 0,Iu25n_checker, 0,-1,-1,0}, };
static struct adl_opcode _sym1574[] = {
  // jmp_cc_pc_Is25    (0)
  { "jmp_cc_pc_Is25", 1, 4, 36, 64,  0x3, { 0x0,0x34000000,},0, "", 0, 2, 2, 0, 1, 0, _sym1571_operands,0,0,1, 0,0,&_sym1570,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym1575[] = { &_sym216, 0,  (struct enum_fields *) -1,};

// Instruction jmp_cc_pc_Is25_zero
static vcpu_local_instr_attrs _sym1576 { "0000000000000000000100000000000000000000100000000000000000000000000000000001000000" , nullptr };

// Shorthand:  jmp_cc_pc_Is25_zero -> jmp_cc_pc_Is25;
static struct adl_operand _sym1577_operands[] = { {132, 0, 0, 0, 0, 7, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction jmp_cc_pc_Is25_zero
static struct adl_operand _sym1578_operands_operands[] = { {132, 0, 0, 0, 0, 7, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym1579[] = {
  // jmp_cc_pc_Is25    (0)
  { "jmp_cc_pc_Is25", 1, 4, 36, 64,  0x3, { 0x0,0x34000000,},0, "", 0, 1, 1, 0, 1, 0, _sym1577_operands,0,0,1, 0,0,&_sym1576,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym1580[] = { &_sym216,  (struct enum_fields *) -1,};

// Instruction jmp_cc_pc_gX
static vcpu_local_instr_attrs _sym1581 { "0000000000000000000100000000000000000000100000000000000000000000000000000001000000" , nullptr };

// Instruction jmp_cc_pc_gX
static struct adl_operand _sym1582_operands_operands[] = { {132, 0, 0, 0, 0, 7, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{186, 1, ADL_REGISTER, 0, 0, 14, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym1583[] = { &_sym216, &_sym272,  (struct enum_fields *) -1,};

// Instruction jmp_gX
static vcpu_local_instr_attrs _sym1584 { "0000000000000000000010000000000000000000100000000000000000000000000000000001000000" , nullptr };

// Shorthand:  jmp_gX -> jmp_cc_gX;
static struct adl_operand _sym1585_operands[] = { {186, 0, ADL_REGISTER, 0, 0, 14, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction jmp_gX
static struct adl_operand _sym1586_operands_operands[] = { {172, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym1587[] = {
  // jmp_cc_gX    (0)
  { "jmp_cc_gX", 1, 4, 36, 64,  0x3, { 0x0,0x2c000000,},0, "", 0, 1, 1, 0, 0, 0, _sym1585_operands,0,0,1, 0,0,&_sym1584,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym1588[] = { &_sym272,  (struct enum_fields *) -1,};

// Instruction jmp_pc_Is25_minus
static vcpu_local_instr_attrs _sym1589 { "0000000000000000000100000000000000000000100000000000000000000000000000000001000000" , nullptr };

// Shorthand:  jmp_pc_Is25_minus -> jmp_cc_pc_Is25;

static bfd_uint64_t _sym1591_modifier (const expressionS *operands, unsigned __cia ATTRIBUTE_UNUSED) { return - (Iu25n_checker((operands[0].X_add_number),FALSE)); }

static int _sym1591_mod_indices[] = { 0,  -1 };
static struct adl_operand _sym1590_operands[] = { {319, -1, 0, 0, 0, 0, 0, 0, 0, _sym1591_modifier, _sym1591_mod_indices, 0, 0,0, -1,-1,0}, };

// Instruction jmp_pc_Is25_minus
static struct adl_operand _sym1592_operands_operands[] = { {290, 0, 0, 0, 0, 0, 0ull, 0x1ffffffull, 0ull, 0, 0, 0,Iu25n_checker, 0,-1,-1,0}, };
static struct adl_opcode _sym1593[] = {
  // jmp_cc_pc_Is25    (0)
  { "jmp_cc_pc_Is25", 1, 4, 36, 64,  0x3, { 0x0,0x34000000,},0, "", 0, 1, 1, 0, 0, 0, _sym1590_operands,0,0,1, 0,0,&_sym1589,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym1594[] = { 0,  (struct enum_fields *) -1,};

// Instruction jmp_pc_Is25_plus
static vcpu_local_instr_attrs _sym1595 { "0000000000000000000100000000000000000000100000000000000000000000000000000001000000" , nullptr };

// Shorthand:  jmp_pc_Is25_plus -> jmp_cc_pc_Is25;
static struct adl_operand _sym1596_operands[] = { {319, 0, ADL_SIGNED, 2, 0, 11, ((bfd_int64_t)18446744073642442753ull-1), 67108863ull, 0x3ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction jmp_pc_Is25_plus
static struct adl_operand _sym1597_operands_operands[] = { {319, 0, ADL_SIGNED, 2, 0, 11, ((bfd_int64_t)18446744073642442753ull-1), 67108863ull, 0x3ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym1598[] = {
  // jmp_cc_pc_Is25    (0)
  { "jmp_cc_pc_Is25", 1, 4, 36, 64,  0x3, { 0x0,0x34000000,},0, "", 0, 1, 1, 0, 0, 0, _sym1596_operands,0,0,1, 0,0,&_sym1595,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym1599[] = { 0,  (struct enum_fields *) -1,};

// Instruction jmp_pc_gX
static vcpu_local_instr_attrs _sym1600 { "0000000000000000000100000000000000000000100000000000000000000000000000000001000000" , nullptr };

// Shorthand:  jmp_pc_gX -> jmp_cc_pc_gX;
static struct adl_operand _sym1601_operands[] = { {186, 0, ADL_REGISTER, 0, 0, 14, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction jmp_pc_gX
static struct adl_operand _sym1602_operands_operands[] = { {172, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym1603[] = {
  // jmp_cc_pc_gX    (0)
  { "jmp_cc_pc_gX", 1, 4, 36, 64,  0x3, { 0x0,0x3c000000,},0, "", 0, 1, 1, 0, 0, 0, _sym1601_operands,0,0,1, 0,0,&_sym1600,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym1604[] = { &_sym272,  (struct enum_fields *) -1,};

// Instruction jsr_au_Iu25
static vcpu_local_instr_attrs _sym1605 { "0000000000000000000010000000000000000000100000000000000000000000000000000001000000" , nullptr };

// Instruction jsr_au_Iu25
static struct adl_operand _sym1606_operands_operands[] = { {131, 0, 0, 0, 0, 7, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{318, 1, ADL_ABSOLUTE, 2, 0, 11, 0ull, 0x7ffffffull, 0x3ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym1607[] = { &_sym214, 0,  (struct enum_fields *) -1,};

// Instruction jsr_au_gX
static vcpu_local_instr_attrs _sym1608 { "0000000000000000000010000000000000000000100000000000000000000000000000000001000000" , nullptr };

// Instruction jsr_au_gX
static struct adl_operand _sym1609_operands_operands[] = { {131, 0, 0, 0, 0, 7, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{186, 1, ADL_REGISTER, 0, 0, 14, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym1610[] = { &_sym214, &_sym272,  (struct enum_fields *) -1,};

// Instruction jsr_au_pc_Is25
static vcpu_local_instr_attrs _sym1611 { "0000000000000000000100000000000000000000100000000000000000000000000000000001000000" , nullptr };

// Instruction jsr_au_pc_Is25
static struct adl_operand _sym1612_operands_operands[] = { {131, 0, 0, 0, 0, 7, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{319, 1, ADL_SIGNED, 2, 0, 11, ((bfd_int64_t)18446744073642442753ull-1), 67108863ull, 0x3ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym1613[] = { &_sym214, 0,  (struct enum_fields *) -1,};

// Instruction jsr_au_pc_Is25_minus
static vcpu_local_instr_attrs _sym1614 { "0000000000000000000100000000000000000000100000000000000000000000000000000001000000" , nullptr };

// Shorthand:  jsr_au_pc_Is25_minus -> jsr_au_pc_Is25;

static bfd_uint64_t _sym1616_modifier (const expressionS *operands, unsigned __cia ATTRIBUTE_UNUSED) { return - (Iu25n_checker((operands[1].X_add_number),FALSE)); }

static int _sym1616_mod_indices[] = { 1,  -1 };
static struct adl_operand _sym1615_operands[] = { {131, 0, 0, 0, 0, 7, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{319, -1, 0, 0, 0, 0, 0, 0, 0, _sym1616_modifier, _sym1616_mod_indices, 0, 0,0, -1,-1,0}, };

// Instruction jsr_au_pc_Is25_minus
static struct adl_operand _sym1617_operands_operands[] = { {131, 0, 0, 0, 0, 7, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{290, 1, 0, 0, 0, 0, 0ull, 0x1ffffffull, 0ull, 0, 0, 0,Iu25n_checker, 0,-1,-1,0}, };
static struct adl_opcode _sym1618[] = {
  // jsr_au_pc_Is25    (0)
  { "jsr_au_pc_Is25", 1, 4, 36, 64,  0x3, { 0x0,0x32000000,},0, "", 0, 2, 2, 0, 1, 0, _sym1615_operands,0,0,1, 0,0,&_sym1614,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym1619[] = { &_sym214, 0,  (struct enum_fields *) -1,};

// Instruction jsr_au_pc_Is25_zero
static vcpu_local_instr_attrs _sym1620 { "0000000000000000000100000000000000000000100000000000000000000000000000000001000000" , nullptr };

// Shorthand:  jsr_au_pc_Is25_zero -> jsr_au_pc_Is25;
static struct adl_operand _sym1621_operands[] = { {131, 0, 0, 0, 0, 7, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction jsr_au_pc_Is25_zero
static struct adl_operand _sym1622_operands_operands[] = { {131, 0, 0, 0, 0, 7, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym1623[] = {
  // jsr_au_pc_Is25    (0)
  { "jsr_au_pc_Is25", 1, 4, 36, 64,  0x3, { 0x0,0x32000000,},0, "", 0, 1, 1, 0, 1, 0, _sym1621_operands,0,0,1, 0,0,&_sym1620,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym1624[] = { &_sym214,  (struct enum_fields *) -1,};

// Instruction jsr_au_pc_gX
static vcpu_local_instr_attrs _sym1625 { "0000000000000000000100000000000000000000100000000000000000000000000000000001000000" , nullptr };

// Instruction jsr_au_pc_gX
static struct adl_operand _sym1626_operands_operands[] = { {131, 0, 0, 0, 0, 7, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{186, 1, ADL_REGISTER, 0, 0, 14, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym1627[] = { &_sym214, &_sym272,  (struct enum_fields *) -1,};

// Instruction jsr_cc_Iu25
static vcpu_local_instr_attrs _sym1628 { "0000000000000000000010000000000000000000100000000000000000000000000000000001000000" , nullptr };

// Instruction jsr_cc_Iu25
static struct adl_operand _sym1629_operands_operands[] = { {132, 0, 0, 0, 0, 7, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{318, 1, ADL_ABSOLUTE, 2, 0, 11, 0ull, 0x7ffffffull, 0x3ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym1630[] = { &_sym216, 0,  (struct enum_fields *) -1,};

// Instruction jsr_cc_gX
static vcpu_local_instr_attrs _sym1631 { "0000000000000000000010000000000000000000100000000000000000000000000000000001000000" , nullptr };

// Instruction jsr_cc_gX
static struct adl_operand _sym1632_operands_operands[] = { {132, 0, 0, 0, 0, 7, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{186, 1, ADL_REGISTER, 0, 0, 14, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym1633[] = { &_sym216, &_sym272,  (struct enum_fields *) -1,};

// Instruction jsr_cc_pc_Is25
static vcpu_local_instr_attrs _sym1634 { "0000000000000000000100000000000000000000100000000000000000000000000000000001000000" , nullptr };

// Instruction jsr_cc_pc_Is25
static struct adl_operand _sym1635_operands_operands[] = { {132, 0, 0, 0, 0, 7, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{319, 1, ADL_SIGNED, 2, 0, 11, ((bfd_int64_t)18446744073642442753ull-1), 67108863ull, 0x3ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym1636[] = { &_sym216, 0,  (struct enum_fields *) -1,};

// Instruction jsr_cc_pc_Is25_minus
static vcpu_local_instr_attrs _sym1637 { "0000000000000000000100000000000000000000100000000000000000000000000000000001000000" , nullptr };

// Shorthand:  jsr_cc_pc_Is25_minus -> jsr_cc_pc_Is25;

static bfd_uint64_t _sym1639_modifier (const expressionS *operands, unsigned __cia ATTRIBUTE_UNUSED) { return - (Iu25n_checker((operands[1].X_add_number),FALSE)); }

static int _sym1639_mod_indices[] = { 1,  -1 };
static struct adl_operand _sym1638_operands[] = { {132, 0, 0, 0, 0, 7, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{319, -1, 0, 0, 0, 0, 0, 0, 0, _sym1639_modifier, _sym1639_mod_indices, 0, 0,0, -1,-1,0}, };

// Instruction jsr_cc_pc_Is25_minus
static struct adl_operand _sym1640_operands_operands[] = { {132, 0, 0, 0, 0, 7, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{290, 1, 0, 0, 0, 0, 0ull, 0x1ffffffull, 0ull, 0, 0, 0,Iu25n_checker, 0,-1,-1,0}, };
static struct adl_opcode _sym1641[] = {
  // jsr_cc_pc_Is25    (0)
  { "jsr_cc_pc_Is25", 1, 4, 36, 64,  0x3, { 0x0,0x30000000,},0, "", 0, 2, 2, 0, 1, 0, _sym1638_operands,0,0,1, 0,0,&_sym1637,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym1642[] = { &_sym216, 0,  (struct enum_fields *) -1,};

// Instruction jsr_cc_pc_Is25_zero
static vcpu_local_instr_attrs _sym1643 { "0000000000000000000100000000000000000000100000000000000000000000000000000001000000" , nullptr };

// Shorthand:  jsr_cc_pc_Is25_zero -> jsr_cc_pc_Is25;
static struct adl_operand _sym1644_operands[] = { {132, 0, 0, 0, 0, 7, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction jsr_cc_pc_Is25_zero
static struct adl_operand _sym1645_operands_operands[] = { {132, 0, 0, 0, 0, 7, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym1646[] = {
  // jsr_cc_pc_Is25    (0)
  { "jsr_cc_pc_Is25", 1, 4, 36, 64,  0x3, { 0x0,0x30000000,},0, "", 0, 1, 1, 0, 1, 0, _sym1644_operands,0,0,1, 0,0,&_sym1643,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym1647[] = { &_sym216,  (struct enum_fields *) -1,};

// Instruction jsr_cc_pc_gX
static vcpu_local_instr_attrs _sym1648 { "0000000000000000000100000000000000000000100000000000000000000000000000000001000000" , nullptr };

// Instruction jsr_cc_pc_gX
static struct adl_operand _sym1649_operands_operands[] = { {132, 0, 0, 0, 0, 7, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{186, 1, ADL_REGISTER, 0, 0, 14, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym1650[] = { &_sym216, &_sym272,  (struct enum_fields *) -1,};

// Instruction ldC_agX_Is18
static vcpu_local_instr_attrs _sym1651 { "0000000000000000001000000000000000000000000000000000000000000000000000000001000000" , nullptr };

// Instruction ldC_agX_Is18
static struct adl_operand _sym1652_operands_operands[] = { {46, 0, ADL_REGISTER, 0, 0, 9, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{231, 1, ADL_EXT_SIGNED, 0, 0, 18, ((bfd_int64_t)18446744073709420545ull-1), 262143ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym1653[] = { &_sym88, 0,  (struct enum_fields *) -1,};

// Instruction ldC_agX_Is18_zero
static vcpu_local_instr_attrs _sym1654 { "0000000000000000001000000000000000000000000000000000000000000000000000000001000000" , nullptr };

// Shorthand:  ldC_agX_Is18_zero -> ldC_agX_Is18;
static struct adl_operand _sym1655_operands[] = { {46, 0, ADL_REGISTER, 0, 0, 9, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction ldC_agX_Is18_zero
static struct adl_operand _sym1656_operands_operands[] = { {43, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym1657[] = {
  // ldC_agX_Is18    (0)
  { "ldC_agX_Is18", 1, 4, 36, 64,  0x3, { 0x0,0x61000000,},0, "", 0, 1, 1, 0, 0, 0, _sym1655_operands,0,0,0, 0,0,&_sym1654,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym1658[] = { &_sym88,  (struct enum_fields *) -1,};

// Instruction ldC_agY_spIs21
static vcpu_local_instr_attrs _sym1659 { "0001000000000000001000000000000000000000000000000000000000000000000000000001000000" , nullptr };

// Instruction ldC_agY_spIs21
static struct adl_operand _sym1660_operands_operands[] = { {61, 0, ADL_REGISTER, 0, 0, 13, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{233, 1, ADL_SIGNED, 0, 0, 10, ((bfd_int64_t)18446744073708503041ull-1), 1048575ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym1661[] = { &_sym116, 0,  (struct enum_fields *) -1,};

// Instruction ldC_agY_spIs21_zero
static vcpu_local_instr_attrs _sym1662 { "0001000000000000001000000000000000000000000000000000000000000000000000000001000000" , nullptr };

// Shorthand:  ldC_agY_spIs21_zero -> ldC_agY_spIs21;
static struct adl_operand _sym1663_operands[] = { {61, 0, ADL_REGISTER, 0, 0, 13, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction ldC_agY_spIs21_zero
static struct adl_operand _sym1664_operands_operands[] = { {59, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym1665[] = {
  // ldC_agY_spIs21    (0)
  { "ldC_agY_spIs21", 1, 4, 36, 64,  0x3, { 0x0,0x66000000,},0, "", 0, 1, 1, 0, 0, 0, _sym1663_operands,0,0,0, 0,0,&_sym1662,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym1666[] = { &_sym116,  (struct enum_fields *) -1,};

// Instruction ldC_gY_agXIs18
static vcpu_local_instr_attrs _sym1667 { "0000000000000000001000000000000000000000000000000000000000000000000000000001000000" , nullptr };

// Instruction ldC_gY_agXIs18
static struct adl_operand _sym1668_operands_operands[] = { {200, 0, ADL_REGISTER, 0, 0, 14, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{46, 1, ADL_REGISTER, 0, 0, 9, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{231, 2, ADL_EXT_SIGNED, 0, 0, 18, ((bfd_int64_t)18446744073709420545ull-1), 262143ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym1669[] = { &_sym310, &_sym88, 0,  (struct enum_fields *) -1,};

// Instruction ldC_gY_agXIs18_zero
static vcpu_local_instr_attrs _sym1670 { "0000000000000000001000000000000000000000000000000000000000000000000000000001000000" , nullptr };

// Shorthand:  ldC_gY_agXIs18_zero -> ldC_gY_agXIs18;
static struct adl_operand _sym1671_operands[] = { {46, 1, ADL_REGISTER, 0, 0, 9, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{200, 0, ADL_REGISTER, 0, 0, 14, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction ldC_gY_agXIs18_zero
static struct adl_operand _sym1672_operands_operands[] = { {192, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{43, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym1673[] = {
  // ldC_gY_agXIs18    (0)
  { "ldC_gY_agXIs18", 1, 4, 36, 64,  0x3, { 0x0,0x64000000,},0, "", 0, 2, 2, 0, 0, 0, _sym1671_operands,0,0,0, 0,0,&_sym1670,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym1674[] = { &_sym310, &_sym88,  (struct enum_fields *) -1,};

// Instruction ldC_gY_agX_Is18
static vcpu_local_instr_attrs _sym1675 { "0000000000000000001000000000000000000000000000000000000000000000000000000001000000" , nullptr };

// Instruction ldC_gY_agX_Is18
static struct adl_operand _sym1676_operands_operands[] = { {200, 0, ADL_REGISTER, 0, 0, 14, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{46, 1, ADL_REGISTER, 0, 0, 9, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{231, 2, ADL_EXT_SIGNED, 0, 0, 18, ((bfd_int64_t)18446744073709420545ull-1), 262143ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym1677[] = { &_sym310, &_sym88, 0,  (struct enum_fields *) -1,};

// Instruction ldC_gY_agX_Is18_zero
static vcpu_local_instr_attrs _sym1678 { "0000000000000000001000000000000000000000000000000000000000000000000000000001000000" , nullptr };

// Shorthand:  ldC_gY_agX_Is18_zero -> ldC_gY_agX_Is18;
static struct adl_operand _sym1679_operands[] = { {46, 1, ADL_REGISTER, 0, 0, 9, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{200, 0, ADL_REGISTER, 0, 0, 14, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction ldC_gY_agX_Is18_zero
static struct adl_operand _sym1680_operands_operands[] = { {192, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{43, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym1681[] = {
  // ldC_gY_agX_Is18    (0)
  { "ldC_gY_agX_Is18", 1, 4, 36, 64,  0x3, { 0x0,0x63000000,},0, "", 0, 2, 2, 0, 0, 0, _sym1679_operands,0,0,0, 0,0,&_sym1678,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym1682[] = { &_sym310, &_sym88,  (struct enum_fields *) -1,};

// Instruction ldC_u_agY_spIs21
static vcpu_local_instr_attrs _sym1683 { "0001000000000000001000000000000000000000000000000000000000000000000000000001000000" , nullptr };

// Instruction ldC_u_agY_spIs21
static struct adl_operand _sym1684_operands_operands[] = { {61, 0, ADL_REGISTER, 0, 0, 13, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{233, 1, ADL_SIGNED, 0, 0, 10, ((bfd_int64_t)18446744073708503041ull-1), 1048575ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym1685[] = { &_sym116, 0,  (struct enum_fields *) -1,};

// Instruction ldC_u_agY_spIs21_zero
static vcpu_local_instr_attrs _sym1686 { "0001000000000000001000000000000000000000000000000000000000000000000000000001000000" , nullptr };

// Shorthand:  ldC_u_agY_spIs21_zero -> ldC_u_agY_spIs21;
static struct adl_operand _sym1687_operands[] = { {61, 0, ADL_REGISTER, 0, 0, 13, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction ldC_u_agY_spIs21_zero
static struct adl_operand _sym1688_operands_operands[] = { {59, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym1689[] = {
  // ldC_u_agY_spIs21    (0)
  { "ldC_u_agY_spIs21", 1, 4, 36, 64,  0x3, { 0x0,0x67000000,},0, "", 0, 1, 1, 0, 0, 0, _sym1687_operands,0,0,0, 0,0,&_sym1686,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym1690[] = { &_sym116,  (struct enum_fields *) -1,};

// Instruction ldC_u_gY_agXIs18
static vcpu_local_instr_attrs _sym1691 { "0000000000000000001000000000000000000000000000000000000000000000000000000001000000" , nullptr };

// Instruction ldC_u_gY_agXIs18
static struct adl_operand _sym1692_operands_operands[] = { {200, 0, ADL_REGISTER, 0, 0, 14, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{46, 1, ADL_REGISTER, 0, 0, 9, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{231, 2, ADL_EXT_SIGNED, 0, 0, 18, ((bfd_int64_t)18446744073709420545ull-1), 262143ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym1693[] = { &_sym310, &_sym88, 0,  (struct enum_fields *) -1,};

// Instruction ldC_u_gY_agXIs18_zero
static vcpu_local_instr_attrs _sym1694 { "0000000000000000001000000000000000000000000000000000000000000000000000000001000000" , nullptr };

// Shorthand:  ldC_u_gY_agXIs18_zero -> ldC_u_gY_agXIs18;
static struct adl_operand _sym1695_operands[] = { {46, 1, ADL_REGISTER, 0, 0, 9, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{200, 0, ADL_REGISTER, 0, 0, 14, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction ldC_u_gY_agXIs18_zero
static struct adl_operand _sym1696_operands_operands[] = { {192, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{43, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym1697[] = {
  // ldC_u_gY_agXIs18    (0)
  { "ldC_u_gY_agXIs18", 1, 4, 36, 64,  0x3, { 0x0,0x65000000,},0, "", 0, 2, 2, 0, 0, 0, _sym1695_operands,0,0,0, 0,0,&_sym1694,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym1698[] = { &_sym310, &_sym88,  (struct enum_fields *) -1,};

// Instruction ld_agX_Is18
static vcpu_local_instr_attrs _sym1699 { "0000000000000000001000000000000000000000000000000000000000000000000000000001000000" , nullptr };

// Shorthand:  ld_agX_Is18 -> ldC_agX_Is18;
static struct adl_operand _sym1700_operands[] = { {46, 0, ADL_REGISTER, 0, 0, 9, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{231, 1, ADL_EXT_SIGNED, 0, 0, 18, ((bfd_int64_t)18446744073709420545ull-1), 262143ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction ld_agX_Is18
static struct adl_operand _sym1701_operands_operands[] = { {43, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{231, 1, ADL_EXT_SIGNED, 0, 0, 18, ((bfd_int64_t)18446744073709420545ull-1), 262143ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym1702[] = {
  // ldC_agX_Is18    (0)
  { "ldC_agX_Is18", 1, 4, 36, 64,  0x3, { 0x0,0x61000000,},0, "", 0, 2, 2, 0, 0, 0, _sym1700_operands,0,0,0, 0,0,&_sym1699,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym1703[] = { &_sym88, 0,  (struct enum_fields *) -1,};

// Instruction ld_agY_spIs21
adl_instr_attr_val _sym1704[] = { { instr_opC,  0, 0 }, { instr_inst,  0, "ld_gX_sp_Is10" }, { instr_opCS,  0, 0 }, { instr_vcpu3,  0, 0 }, { param_STACK_OFFSET,  0, 0 }, { -1, 0, 0 } };
static vcpu_local_instr_attrs _sym1705 { "0001000000000000001000000000010000100000000000000000000000000000000000000001000000" , _sym1704 };

// Shorthand:  ld_agY_spIs21 -> ldC_agY_spIs21;
static struct adl_operand _sym1706_operands[] = { {233, 1, ADL_SIGNED, 0, 0, 10, ((bfd_int64_t)18446744073708503041ull-1), 1048575ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{61, 0, ADL_REGISTER, 0, 0, 13, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction ld_agY_spIs21
static struct adl_operand _sym1707_operands_operands[] = { {59, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{232, 1, ADL_SIGNED, 0, 0, 0, ((bfd_int64_t)18446744073708503041ull-1), 1048575ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym1708[] = {
  // ldC_agY_spIs21    (0)
  { "ldC_agY_spIs21", 1, 4, 36, 64,  0x3, { 0x0,0x66000000,},0, "", 0, 2, 2, 0, 0, 0, _sym1706_operands,0,0,0, 0,0,&_sym1705,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym1709[] = { &_sym116, 0,  (struct enum_fields *) -1,};

// Instruction ld_agY_spIs21_zero
static vcpu_local_instr_attrs _sym1710 { "0001000000000000001000000000000000000000000000000000000000000000000000000001000000" , nullptr };

// Shorthand:  ld_agY_spIs21_zero -> ldC_agY_spIs21;
static struct adl_operand _sym1711_operands[] = { {61, 0, ADL_REGISTER, 0, 0, 13, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction ld_agY_spIs21_zero
static struct adl_operand _sym1712_operands_operands[] = { {59, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym1713[] = {
  // ldC_agY_spIs21    (0)
  { "ldC_agY_spIs21", 1, 4, 36, 64,  0x3, { 0x0,0x66000000,},0, "", 0, 1, 1, 0, 0, 0, _sym1711_operands,0,0,0, 0,0,&_sym1710,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym1714[] = { &_sym116,  (struct enum_fields *) -1,};

// Instruction ld_gY_agXIs18
adl_instr_attr_val _sym1715[] = { { instr_opC,  0, 0 }, { instr_inst,  0, "ldS_GX_agY_Is9_line1_wide_imm_ld" }, { instr_opCS,  0, 0 }, { instr_vcpu3,  0, 0 }, { -1, 0, 0 } };
static vcpu_local_instr_attrs _sym1716 { "0000000000000000001000000000010000100000000000000000000000000000000000000001000000" , _sym1715 };

// Shorthand:  ld_gY_agXIs18 -> ldC_gY_agXIs18;
static struct adl_operand _sym1717_operands[] = { {46, 1, ADL_REGISTER, 0, 0, 9, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{200, 0, ADL_REGISTER, 0, 0, 14, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{231, 2, ADL_EXT_SIGNED, 0, 0, 18, ((bfd_int64_t)18446744073709420545ull-1), 262143ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction ld_gY_agXIs18
static struct adl_operand _sym1718_operands_operands[] = { {192, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{43, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{231, 2, ADL_EXT_SIGNED, 0, 0, 18, ((bfd_int64_t)18446744073709420545ull-1), 262143ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym1719[] = {
  // ldC_gY_agXIs18    (0)
  { "ldC_gY_agXIs18", 1, 4, 36, 64,  0x3, { 0x0,0x64000000,},0, "", 0, 3, 3, 0, 0, 0, _sym1717_operands,0,0,0, 0,0,&_sym1716,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym1720[] = { &_sym310, &_sym88, 0,  (struct enum_fields *) -1,};

// Instruction ld_gY_agXIs18_zero
static vcpu_local_instr_attrs _sym1721 { "0000000000000000001000000000000000000000000000000000000000000000000000000001000000" , nullptr };

// Shorthand:  ld_gY_agXIs18_zero -> ldC_gY_agXIs18;
static struct adl_operand _sym1722_operands[] = { {46, 1, ADL_REGISTER, 0, 0, 9, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{200, 0, ADL_REGISTER, 0, 0, 14, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction ld_gY_agXIs18_zero
static struct adl_operand _sym1723_operands_operands[] = { {192, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{43, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym1724[] = {
  // ldC_gY_agXIs18    (0)
  { "ldC_gY_agXIs18", 1, 4, 36, 64,  0x3, { 0x0,0x64000000,},0, "", 0, 2, 2, 0, 0, 0, _sym1722_operands,0,0,0, 0,0,&_sym1721,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym1725[] = { &_sym310, &_sym88,  (struct enum_fields *) -1,};

// Instruction ld_gY_agX_Is18
adl_instr_attr_val _sym1726[] = { { instr_opC,  0, 0 }, { instr_inst,  0, "ldS_GX_agY_u_Is9_line1_wide_imm_ld" }, { instr_opCS,  0, 0 }, { instr_vcpu3,  0, 0 }, { -1, 0, 0 } };
static vcpu_local_instr_attrs _sym1727 { "0000000000000000001000000000010000100000000000000000000000000000000000000001000000" , _sym1726 };

// Shorthand:  ld_gY_agX_Is18 -> ldC_gY_agX_Is18;
static struct adl_operand _sym1728_operands[] = { {46, 1, ADL_REGISTER, 0, 0, 9, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{200, 0, ADL_REGISTER, 0, 0, 14, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{231, 2, ADL_EXT_SIGNED, 0, 0, 18, ((bfd_int64_t)18446744073709420545ull-1), 262143ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction ld_gY_agX_Is18
static struct adl_operand _sym1729_operands_operands[] = { {192, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{43, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{231, 2, ADL_EXT_SIGNED, 0, 0, 18, ((bfd_int64_t)18446744073709420545ull-1), 262143ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym1730[] = {
  // ldC_gY_agX_Is18    (0)
  { "ldC_gY_agX_Is18", 1, 4, 36, 64,  0x3, { 0x0,0x63000000,},0, "", 0, 3, 3, 0, 0, 0, _sym1728_operands,0,0,0, 0,0,&_sym1727,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym1731[] = { &_sym310, &_sym88, 0,  (struct enum_fields *) -1,};

// Instruction ld_gY_agX_Is18_zero
static vcpu_local_instr_attrs _sym1732 { "0000000000000000001000000000000000000000000000000000000000000000000000000001000000" , nullptr };

// Shorthand:  ld_gY_agX_Is18_zero -> ldC_gY_agX_Is18;
static struct adl_operand _sym1733_operands[] = { {46, 1, ADL_REGISTER, 0, 0, 9, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{200, 0, ADL_REGISTER, 0, 0, 14, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction ld_gY_agX_Is18_zero
static struct adl_operand _sym1734_operands_operands[] = { {192, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{43, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym1735[] = {
  // ldC_gY_agX_Is18    (0)
  { "ldC_gY_agX_Is18", 1, 4, 36, 64,  0x3, { 0x0,0x63000000,},0, "", 0, 2, 2, 0, 0, 0, _sym1733_operands,0,0,0, 0,0,&_sym1732,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym1736[] = { &_sym310, &_sym88,  (struct enum_fields *) -1,};

// Instruction ld_u_gY_agXIs18
adl_instr_attr_val _sym1737[] = { { instr_opC,  0, 0 }, { instr_inst,  0, "ldS_u_GX_agY_Is9_line1_wide_imm_ld" }, { instr_opCS,  0, 0 }, { instr_vcpu3,  0, 0 }, { -1, 0, 0 } };
static vcpu_local_instr_attrs _sym1738 { "0000000000000000001000000000010000100000000000000000000000000000000000000001000000" , _sym1737 };

// Shorthand:  ld_u_gY_agXIs18 -> ldC_u_gY_agXIs18;
static struct adl_operand _sym1739_operands[] = { {46, 1, ADL_REGISTER, 0, 0, 9, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{200, 0, ADL_REGISTER, 0, 0, 14, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{231, 2, ADL_EXT_SIGNED, 0, 0, 18, ((bfd_int64_t)18446744073709420545ull-1), 262143ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction ld_u_gY_agXIs18
static struct adl_operand _sym1740_operands_operands[] = { {192, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{43, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{231, 2, ADL_EXT_SIGNED, 0, 0, 18, ((bfd_int64_t)18446744073709420545ull-1), 262143ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym1741[] = {
  // ldC_u_gY_agXIs18    (0)
  { "ldC_u_gY_agXIs18", 1, 4, 36, 64,  0x3, { 0x0,0x65000000,},0, "", 0, 3, 3, 0, 0, 0, _sym1739_operands,0,0,0, 0,0,&_sym1738,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym1742[] = { &_sym310, &_sym88, 0,  (struct enum_fields *) -1,};

// Instruction ld_u_gY_agXIs18_zero
static vcpu_local_instr_attrs _sym1743 { "0000000000000000001000000000000000000000000000000000000000000000000000000001000000" , nullptr };

// Shorthand:  ld_u_gY_agXIs18_zero -> ldC_u_gY_agXIs18;
static struct adl_operand _sym1744_operands[] = { {46, 1, ADL_REGISTER, 0, 0, 9, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{200, 0, ADL_REGISTER, 0, 0, 14, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction ld_u_gY_agXIs18_zero
static struct adl_operand _sym1745_operands_operands[] = { {192, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{43, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym1746[] = {
  // ldC_u_gY_agXIs18    (0)
  { "ldC_u_gY_agXIs18", 1, 4, 36, 64,  0x3, { 0x0,0x65000000,},0, "", 0, 2, 2, 0, 0, 0, _sym1744_operands,0,0,0, 0,0,&_sym1743,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym1747[] = { &_sym310, &_sym88,  (struct enum_fields *) -1,};

// Instruction ld_u_gY_spIs21
adl_instr_attr_val _sym1748[] = { { instr_opC,  0, 0 }, { instr_inst,  0, "ld_u_gX_sp_Is10" }, { instr_opCS,  0, 0 }, { instr_vcpu3,  0, 0 }, { param_STACK_OFFSET,  0, 0 }, { -1, 0, 0 } };
static vcpu_local_instr_attrs _sym1749 { "0001000000000000001000000000010000100000000000000000000000000000000000000001000000" , _sym1748 };

// Shorthand:  ld_u_gY_spIs21 -> ldC_u_agY_spIs21;
static struct adl_operand _sym1750_operands[] = { {233, 1, ADL_SIGNED, 0, 0, 10, ((bfd_int64_t)18446744073708503041ull-1), 1048575ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{61, 0, ADL_REGISTER, 0, 0, 13, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction ld_u_gY_spIs21
static struct adl_operand _sym1751_operands_operands[] = { {59, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{232, 1, ADL_SIGNED, 0, 0, 0, ((bfd_int64_t)18446744073708503041ull-1), 1048575ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym1752[] = {
  // ldC_u_agY_spIs21    (0)
  { "ldC_u_agY_spIs21", 1, 4, 36, 64,  0x3, { 0x0,0x67000000,},0, "", 0, 2, 2, 0, 0, 0, _sym1750_operands,0,0,0, 0,0,&_sym1749,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym1753[] = { &_sym116, 0,  (struct enum_fields *) -1,};

// Instruction ld_u_gY_spIs21_zero
static vcpu_local_instr_attrs _sym1754 { "0001000000000000001000000000000000000000000000000000000000000000000000000001000000" , nullptr };

// Shorthand:  ld_u_gY_spIs21_zero -> ldC_u_agY_spIs21;
static struct adl_operand _sym1755_operands[] = { {61, 0, ADL_REGISTER, 0, 0, 13, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction ld_u_gY_spIs21_zero
static struct adl_operand _sym1756_operands_operands[] = { {59, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym1757[] = {
  // ldC_u_agY_spIs21    (0)
  { "ldC_u_agY_spIs21", 1, 4, 36, 64,  0x3, { 0x0,0x67000000,},0, "", 0, 1, 1, 0, 0, 0, _sym1755_operands,0,0,0, 0,0,&_sym1754,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym1758[] = { &_sym116,  (struct enum_fields *) -1,};

// Instruction ldbC_gY_agXIs18
static vcpu_local_instr_attrs _sym1759 { "0000000000000000001000000000000000000000000000000000000000000000000000000001000000" , nullptr };

// Instruction ldbC_gY_agXIs18
static struct adl_operand _sym1760_operands_operands[] = { {200, 0, ADL_REGISTER, 0, 0, 14, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{46, 1, ADL_REGISTER, 0, 0, 9, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{231, 2, ADL_EXT_SIGNED, 0, 0, 18, ((bfd_int64_t)18446744073709420545ull-1), 262143ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym1761[] = { &_sym310, &_sym88, 0,  (struct enum_fields *) -1,};

// Instruction ldbC_gY_agXIs18_zero
static vcpu_local_instr_attrs _sym1762 { "0000000000000000001000000000000000000000000000000000000000000000000000000001000000" , nullptr };

// Shorthand:  ldbC_gY_agXIs18_zero -> ldbC_gY_agXIs18;
static struct adl_operand _sym1763_operands[] = { {46, 1, ADL_REGISTER, 0, 0, 9, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{200, 0, ADL_REGISTER, 0, 0, 14, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction ldbC_gY_agXIs18_zero
static struct adl_operand _sym1764_operands_operands[] = { {192, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{43, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym1765[] = {
  // ldbC_gY_agXIs18    (0)
  { "ldbC_gY_agXIs18", 1, 4, 36, 64,  0x3, { 0x0,0x64800000,},0, "", 0, 2, 2, 0, 0, 0, _sym1763_operands,0,0,0, 0,0,&_sym1762,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym1766[] = { &_sym310, &_sym88,  (struct enum_fields *) -1,};

// Instruction ldbC_gY_agX_Is18
static vcpu_local_instr_attrs _sym1767 { "0000000000000000001000000000000000000000000000000000000000000000000000000001000000" , nullptr };

// Instruction ldbC_gY_agX_Is18
static struct adl_operand _sym1768_operands_operands[] = { {200, 0, ADL_REGISTER, 0, 0, 14, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{46, 1, ADL_REGISTER, 0, 0, 9, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{231, 2, ADL_EXT_SIGNED, 0, 0, 18, ((bfd_int64_t)18446744073709420545ull-1), 262143ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym1769[] = { &_sym310, &_sym88, 0,  (struct enum_fields *) -1,};

// Instruction ldbC_gY_agX_Is18_zero
static vcpu_local_instr_attrs _sym1770 { "0000000000000000001000000000000000000000000000000000000000000000000000000001000000" , nullptr };

// Shorthand:  ldbC_gY_agX_Is18_zero -> ldbC_gY_agX_Is18;
static struct adl_operand _sym1771_operands[] = { {46, 1, ADL_REGISTER, 0, 0, 9, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{200, 0, ADL_REGISTER, 0, 0, 14, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction ldbC_gY_agX_Is18_zero
static struct adl_operand _sym1772_operands_operands[] = { {192, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{43, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym1773[] = {
  // ldbC_gY_agX_Is18    (0)
  { "ldbC_gY_agX_Is18", 1, 4, 36, 64,  0x3, { 0x0,0x61800000,},0, "", 0, 2, 2, 0, 0, 0, _sym1771_operands,0,0,0, 0,0,&_sym1770,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym1774[] = { &_sym310, &_sym88,  (struct enum_fields *) -1,};

// Instruction ldbC_s_gY_agXIs18
static vcpu_local_instr_attrs _sym1775 { "0000000000000000001000000000000000000000000000000000000000000000000000000001000000" , nullptr };

// Instruction ldbC_s_gY_agXIs18
static struct adl_operand _sym1776_operands_operands[] = { {200, 0, ADL_REGISTER, 0, 0, 14, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{46, 1, ADL_REGISTER, 0, 0, 9, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{231, 2, ADL_EXT_SIGNED, 0, 0, 18, ((bfd_int64_t)18446744073709420545ull-1), 262143ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym1777[] = { &_sym310, &_sym88, 0,  (struct enum_fields *) -1,};

// Instruction ldbC_s_gY_agXIs18_zero
static vcpu_local_instr_attrs _sym1778 { "0000000000000000001000000000000000000000000000000000000000000000000000000001000000" , nullptr };

// Shorthand:  ldbC_s_gY_agXIs18_zero -> ldbC_s_gY_agXIs18;
static struct adl_operand _sym1779_operands[] = { {46, 1, ADL_REGISTER, 0, 0, 9, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{200, 0, ADL_REGISTER, 0, 0, 14, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction ldbC_s_gY_agXIs18_zero
static struct adl_operand _sym1780_operands_operands[] = { {192, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{43, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym1781[] = {
  // ldbC_s_gY_agXIs18    (0)
  { "ldbC_s_gY_agXIs18", 1, 4, 36, 64,  0x3, { 0x0,0x66800000,},0, "", 0, 2, 2, 0, 0, 0, _sym1779_operands,0,0,0, 0,0,&_sym1778,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym1782[] = { &_sym310, &_sym88,  (struct enum_fields *) -1,};

// Instruction ldbC_s_gY_agX_Is18
static vcpu_local_instr_attrs _sym1783 { "0000000000000000001000000000000000000000000000000000000000000000000000000001000000" , nullptr };

// Instruction ldbC_s_gY_agX_Is18
static struct adl_operand _sym1784_operands_operands[] = { {200, 0, ADL_REGISTER, 0, 0, 14, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{46, 1, ADL_REGISTER, 0, 0, 9, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{231, 2, ADL_EXT_SIGNED, 0, 0, 18, ((bfd_int64_t)18446744073709420545ull-1), 262143ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym1785[] = { &_sym310, &_sym88, 0,  (struct enum_fields *) -1,};

// Instruction ldbC_s_gY_agX_Is18_zero
static vcpu_local_instr_attrs _sym1786 { "0000000000000000001000000000000000000000000000000000000000000000000000000001000000" , nullptr };

// Shorthand:  ldbC_s_gY_agX_Is18_zero -> ldbC_s_gY_agX_Is18;
static struct adl_operand _sym1787_operands[] = { {46, 1, ADL_REGISTER, 0, 0, 9, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{200, 0, ADL_REGISTER, 0, 0, 14, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction ldbC_s_gY_agX_Is18_zero
static struct adl_operand _sym1788_operands_operands[] = { {192, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{43, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym1789[] = {
  // ldbC_s_gY_agX_Is18    (0)
  { "ldbC_s_gY_agX_Is18", 1, 4, 36, 64,  0x3, { 0x0,0x63800000,},0, "", 0, 2, 2, 0, 0, 0, _sym1787_operands,0,0,0, 0,0,&_sym1786,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym1790[] = { &_sym310, &_sym88,  (struct enum_fields *) -1,};

// Instruction ldbC_u_gY_agXIs18
static vcpu_local_instr_attrs _sym1791 { "0000000000000000001000000000000000000000000000000000000000000000000000000001000000" , nullptr };

// Instruction ldbC_u_gY_agXIs18
static struct adl_operand _sym1792_operands_operands[] = { {200, 0, ADL_REGISTER, 0, 0, 14, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{46, 1, ADL_REGISTER, 0, 0, 9, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{231, 2, ADL_EXT_SIGNED, 0, 0, 18, ((bfd_int64_t)18446744073709420545ull-1), 262143ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym1793[] = { &_sym310, &_sym88, 0,  (struct enum_fields *) -1,};

// Instruction ldbC_u_gY_agXIs18_zero
static vcpu_local_instr_attrs _sym1794 { "0000000000000000001000000000000000000000000000000000000000000000000000000001000000" , nullptr };

// Shorthand:  ldbC_u_gY_agXIs18_zero -> ldbC_u_gY_agXIs18;
static struct adl_operand _sym1795_operands[] = { {46, 1, ADL_REGISTER, 0, 0, 9, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{200, 0, ADL_REGISTER, 0, 0, 14, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction ldbC_u_gY_agXIs18_zero
static struct adl_operand _sym1796_operands_operands[] = { {192, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{43, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym1797[] = {
  // ldbC_u_gY_agXIs18    (0)
  { "ldbC_u_gY_agXIs18", 1, 4, 36, 64,  0x3, { 0x0,0x65800000,},0, "", 0, 2, 2, 0, 0, 0, _sym1795_operands,0,0,0, 0,0,&_sym1794,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym1798[] = { &_sym310, &_sym88,  (struct enum_fields *) -1,};

// Instruction ldbC_u_s_gY_agXIs18
static vcpu_local_instr_attrs _sym1799 { "0000000000000000001000000000000000000000000000000000000000000000000000000001000000" , nullptr };

// Instruction ldbC_u_s_gY_agXIs18
static struct adl_operand _sym1800_operands_operands[] = { {200, 0, ADL_REGISTER, 0, 0, 14, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{46, 1, ADL_REGISTER, 0, 0, 9, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{231, 2, ADL_EXT_SIGNED, 0, 0, 18, ((bfd_int64_t)18446744073709420545ull-1), 262143ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym1801[] = { &_sym310, &_sym88, 0,  (struct enum_fields *) -1,};

// Instruction ldbC_u_s_gY_agXIs18_zero
static vcpu_local_instr_attrs _sym1802 { "0000000000000000001000000000000000000000000000000000000000000000000000000001000000" , nullptr };

// Shorthand:  ldbC_u_s_gY_agXIs18_zero -> ldbC_u_s_gY_agXIs18;
static struct adl_operand _sym1803_operands[] = { {46, 1, ADL_REGISTER, 0, 0, 9, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{200, 0, ADL_REGISTER, 0, 0, 14, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction ldbC_u_s_gY_agXIs18_zero
static struct adl_operand _sym1804_operands_operands[] = { {192, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{43, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym1805[] = {
  // ldbC_u_s_gY_agXIs18    (0)
  { "ldbC_u_s_gY_agXIs18", 1, 4, 36, 64,  0x3, { 0x0,0x67800000,},0, "", 0, 2, 2, 0, 0, 0, _sym1803_operands,0,0,0, 0,0,&_sym1802,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym1806[] = { &_sym310, &_sym88,  (struct enum_fields *) -1,};

// Instruction ldb_gY_agXIs18
adl_instr_attr_val _sym1807[] = { { instr_opC,  0, 0 }, { instr_inst,  0, "ldb_s_gZ_agX_Is9_line1_wide_imm_ld" }, { instr_opCS,  0, 0 }, { instr_vcpu3,  0, 0 }, { -1, 0, 0 } };
static vcpu_local_instr_attrs _sym1808 { "0000000000000000001000000000010000100000000000000000000000000000000000000001000000" , _sym1807 };

// Shorthand:  ldb_gY_agXIs18 -> ldbC_gY_agXIs18;
static struct adl_operand _sym1809_operands[] = { {46, 1, ADL_REGISTER, 0, 0, 9, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{200, 0, ADL_REGISTER, 0, 0, 14, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{231, 2, ADL_EXT_SIGNED, 0, 0, 18, ((bfd_int64_t)18446744073709420545ull-1), 262143ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction ldb_gY_agXIs18
static struct adl_operand _sym1810_operands_operands[] = { {192, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{43, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{231, 2, ADL_EXT_SIGNED, 0, 0, 18, ((bfd_int64_t)18446744073709420545ull-1), 262143ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym1811[] = {
  // ldbC_gY_agXIs18    (0)
  { "ldbC_gY_agXIs18", 1, 4, 36, 64,  0x3, { 0x0,0x64800000,},0, "", 0, 3, 3, 0, 0, 0, _sym1809_operands,0,0,0, 0,0,&_sym1808,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym1812[] = { &_sym310, &_sym88, 0,  (struct enum_fields *) -1,};

// Instruction ldb_gY_agXIs18_zero
static vcpu_local_instr_attrs _sym1813 { "0000000000000000001000000000000000000000000000000000000000000000000000000001000000" , nullptr };

// Shorthand:  ldb_gY_agXIs18_zero -> ldbC_gY_agXIs18;
static struct adl_operand _sym1814_operands[] = { {46, 1, ADL_REGISTER, 0, 0, 9, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{200, 0, ADL_REGISTER, 0, 0, 14, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction ldb_gY_agXIs18_zero
static struct adl_operand _sym1815_operands_operands[] = { {192, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{43, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym1816[] = {
  // ldbC_gY_agXIs18    (0)
  { "ldbC_gY_agXIs18", 1, 4, 36, 64,  0x3, { 0x0,0x64800000,},0, "", 0, 2, 2, 0, 0, 0, _sym1814_operands,0,0,0, 0,0,&_sym1813,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym1817[] = { &_sym310, &_sym88,  (struct enum_fields *) -1,};

// Instruction ldb_gY_agX_Is18
adl_instr_attr_val _sym1818[] = { { instr_opC,  0, 0 }, { instr_inst,  0, "ldb_s_gY_agX_u_Is9_line1_wide_imm_ld" }, { instr_opCS,  0, 0 }, { instr_vcpu3,  0, 0 }, { -1, 0, 0 } };
static vcpu_local_instr_attrs _sym1819 { "0000000000000000001000000000010000100000000000000000000000000000000000000001000000" , _sym1818 };

// Shorthand:  ldb_gY_agX_Is18 -> ldbC_gY_agX_Is18;
static struct adl_operand _sym1820_operands[] = { {46, 1, ADL_REGISTER, 0, 0, 9, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{200, 0, ADL_REGISTER, 0, 0, 14, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{231, 2, ADL_EXT_SIGNED, 0, 0, 18, ((bfd_int64_t)18446744073709420545ull-1), 262143ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction ldb_gY_agX_Is18
static struct adl_operand _sym1821_operands_operands[] = { {192, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{43, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{231, 2, ADL_EXT_SIGNED, 0, 0, 18, ((bfd_int64_t)18446744073709420545ull-1), 262143ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym1822[] = {
  // ldbC_gY_agX_Is18    (0)
  { "ldbC_gY_agX_Is18", 1, 4, 36, 64,  0x3, { 0x0,0x61800000,},0, "", 0, 3, 3, 0, 0, 0, _sym1820_operands,0,0,0, 0,0,&_sym1819,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym1823[] = { &_sym310, &_sym88, 0,  (struct enum_fields *) -1,};

// Instruction ldb_gY_agX_Is18_zero
static vcpu_local_instr_attrs _sym1824 { "0000000000000000001000000000000000000000000000000000000000000000000000000001000000" , nullptr };

// Shorthand:  ldb_gY_agX_Is18_zero -> ldbC_gY_agX_Is18;
static struct adl_operand _sym1825_operands[] = { {46, 1, ADL_REGISTER, 0, 0, 9, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{200, 0, ADL_REGISTER, 0, 0, 14, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction ldb_gY_agX_Is18_zero
static struct adl_operand _sym1826_operands_operands[] = { {192, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{43, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym1827[] = {
  // ldbC_gY_agX_Is18    (0)
  { "ldbC_gY_agX_Is18", 1, 4, 36, 64,  0x3, { 0x0,0x61800000,},0, "", 0, 2, 2, 0, 0, 0, _sym1825_operands,0,0,0, 0,0,&_sym1824,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym1828[] = { &_sym310, &_sym88,  (struct enum_fields *) -1,};

// Instruction ldb_s_gY_agXIs18
adl_instr_attr_val _sym1829[] = { { instr_opC,  0, 0 }, { instr_inst,  0, "ldb_s_gZ_agX_Is9_line1_wide_imm_lds" }, { instr_opCS,  0, 0 }, { instr_vcpu3,  0, 0 }, { -1, 0, 0 } };
static vcpu_local_instr_attrs _sym1830 { "0000000000000000001000000000010000100000000000000000000000000000000000000001000000" , _sym1829 };

// Shorthand:  ldb_s_gY_agXIs18 -> ldbC_s_gY_agXIs18;
static struct adl_operand _sym1831_operands[] = { {46, 1, ADL_REGISTER, 0, 0, 9, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{200, 0, ADL_REGISTER, 0, 0, 14, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{231, 2, ADL_EXT_SIGNED, 0, 0, 18, ((bfd_int64_t)18446744073709420545ull-1), 262143ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction ldb_s_gY_agXIs18
static struct adl_operand _sym1832_operands_operands[] = { {192, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{43, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{231, 2, ADL_EXT_SIGNED, 0, 0, 18, ((bfd_int64_t)18446744073709420545ull-1), 262143ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym1833[] = {
  // ldbC_s_gY_agXIs18    (0)
  { "ldbC_s_gY_agXIs18", 1, 4, 36, 64,  0x3, { 0x0,0x66800000,},0, "", 0, 3, 3, 0, 0, 0, _sym1831_operands,0,0,0, 0,0,&_sym1830,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym1834[] = { &_sym310, &_sym88, 0,  (struct enum_fields *) -1,};

// Instruction ldb_s_gY_agXIs18_zero
static vcpu_local_instr_attrs _sym1835 { "0000000000000000001000000000000000000000000000000000000000000000000000000001000000" , nullptr };

// Shorthand:  ldb_s_gY_agXIs18_zero -> ldbC_s_gY_agXIs18;
static struct adl_operand _sym1836_operands[] = { {46, 1, ADL_REGISTER, 0, 0, 9, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{200, 0, ADL_REGISTER, 0, 0, 14, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction ldb_s_gY_agXIs18_zero
static struct adl_operand _sym1837_operands_operands[] = { {192, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{43, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym1838[] = {
  // ldbC_s_gY_agXIs18    (0)
  { "ldbC_s_gY_agXIs18", 1, 4, 36, 64,  0x3, { 0x0,0x66800000,},0, "", 0, 2, 2, 0, 0, 0, _sym1836_operands,0,0,0, 0,0,&_sym1835,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym1839[] = { &_sym310, &_sym88,  (struct enum_fields *) -1,};

// Instruction ldb_s_gY_agX_Is18
adl_instr_attr_val _sym1840[] = { { instr_opC,  0, 0 }, { instr_inst,  0, "ldb_s_gY_agX_u_Is9_line1_wide_imm_lds" }, { instr_opCS,  0, 0 }, { instr_vcpu3,  0, 0 }, { -1, 0, 0 } };
static vcpu_local_instr_attrs _sym1841 { "0000000000000000001000000000010000100000000000000000000000000000000000000001000000" , _sym1840 };

// Shorthand:  ldb_s_gY_agX_Is18 -> ldbC_s_gY_agX_Is18;
static struct adl_operand _sym1842_operands[] = { {46, 1, ADL_REGISTER, 0, 0, 9, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{200, 0, ADL_REGISTER, 0, 0, 14, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{231, 2, ADL_EXT_SIGNED, 0, 0, 18, ((bfd_int64_t)18446744073709420545ull-1), 262143ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction ldb_s_gY_agX_Is18
static struct adl_operand _sym1843_operands_operands[] = { {192, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{43, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{231, 2, ADL_EXT_SIGNED, 0, 0, 18, ((bfd_int64_t)18446744073709420545ull-1), 262143ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym1844[] = {
  // ldbC_s_gY_agX_Is18    (0)
  { "ldbC_s_gY_agX_Is18", 1, 4, 36, 64,  0x3, { 0x0,0x63800000,},0, "", 0, 3, 3, 0, 0, 0, _sym1842_operands,0,0,0, 0,0,&_sym1841,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym1845[] = { &_sym310, &_sym88, 0,  (struct enum_fields *) -1,};

// Instruction ldb_s_gY_agX_Is18_zero
static vcpu_local_instr_attrs _sym1846 { "0000000000000000001000000000000000000000000000000000000000000000000000000001000000" , nullptr };

// Shorthand:  ldb_s_gY_agX_Is18_zero -> ldbC_s_gY_agX_Is18;
static struct adl_operand _sym1847_operands[] = { {46, 1, ADL_REGISTER, 0, 0, 9, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{200, 0, ADL_REGISTER, 0, 0, 14, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction ldb_s_gY_agX_Is18_zero
static struct adl_operand _sym1848_operands_operands[] = { {192, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{43, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym1849[] = {
  // ldbC_s_gY_agX_Is18    (0)
  { "ldbC_s_gY_agX_Is18", 1, 4, 36, 64,  0x3, { 0x0,0x63800000,},0, "", 0, 2, 2, 0, 0, 0, _sym1847_operands,0,0,0, 0,0,&_sym1846,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym1850[] = { &_sym310, &_sym88,  (struct enum_fields *) -1,};

// Instruction ldb_u_gY_agXIs18
adl_instr_attr_val _sym1851[] = { { instr_opC,  0, 0 }, { instr_inst,  0, "ldb_u_s_gY_agX_Is9_line1_wide_imm_ld" }, { instr_opCS,  0, 0 }, { instr_vcpu3,  0, 0 }, { -1, 0, 0 } };
static vcpu_local_instr_attrs _sym1852 { "0000000000000000001000000000010000100000000000000000000000000000000000000001000000" , _sym1851 };

// Shorthand:  ldb_u_gY_agXIs18 -> ldbC_u_gY_agXIs18;
static struct adl_operand _sym1853_operands[] = { {46, 1, ADL_REGISTER, 0, 0, 9, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{200, 0, ADL_REGISTER, 0, 0, 14, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{231, 2, ADL_EXT_SIGNED, 0, 0, 18, ((bfd_int64_t)18446744073709420545ull-1), 262143ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction ldb_u_gY_agXIs18
static struct adl_operand _sym1854_operands_operands[] = { {192, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{43, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{231, 2, ADL_EXT_SIGNED, 0, 0, 18, ((bfd_int64_t)18446744073709420545ull-1), 262143ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym1855[] = {
  // ldbC_u_gY_agXIs18    (0)
  { "ldbC_u_gY_agXIs18", 1, 4, 36, 64,  0x3, { 0x0,0x65800000,},0, "", 0, 3, 3, 0, 0, 0, _sym1853_operands,0,0,0, 0,0,&_sym1852,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym1856[] = { &_sym310, &_sym88, 0,  (struct enum_fields *) -1,};

// Instruction ldb_u_gY_agXIs18_zero
static vcpu_local_instr_attrs _sym1857 { "0000000000000000001000000000000000000000000000000000000000000000000000000001000000" , nullptr };

// Shorthand:  ldb_u_gY_agXIs18_zero -> ldbC_u_gY_agXIs18;
static struct adl_operand _sym1858_operands[] = { {46, 1, ADL_REGISTER, 0, 0, 9, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{200, 0, ADL_REGISTER, 0, 0, 14, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction ldb_u_gY_agXIs18_zero
static struct adl_operand _sym1859_operands_operands[] = { {192, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{43, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym1860[] = {
  // ldbC_u_gY_agXIs18    (0)
  { "ldbC_u_gY_agXIs18", 1, 4, 36, 64,  0x3, { 0x0,0x65800000,},0, "", 0, 2, 2, 0, 0, 0, _sym1858_operands,0,0,0, 0,0,&_sym1857,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym1861[] = { &_sym310, &_sym88,  (struct enum_fields *) -1,};

// Instruction ldb_u_s_gY_agXIs18
adl_instr_attr_val _sym1862[] = { { instr_opC,  0, 0 }, { instr_inst,  0, "ldb_u_s_gY_agX_Is9_line1_wide_imm_lds" }, { instr_opCS,  0, 0 }, { instr_vcpu3,  0, 0 }, { -1, 0, 0 } };
static vcpu_local_instr_attrs _sym1863 { "0000000000000000001000000000010000100000000000000000000000000000000000000001000000" , _sym1862 };

// Shorthand:  ldb_u_s_gY_agXIs18 -> ldbC_u_s_gY_agXIs18;
static struct adl_operand _sym1864_operands[] = { {46, 1, ADL_REGISTER, 0, 0, 9, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{200, 0, ADL_REGISTER, 0, 0, 14, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{231, 2, ADL_EXT_SIGNED, 0, 0, 18, ((bfd_int64_t)18446744073709420545ull-1), 262143ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction ldb_u_s_gY_agXIs18
static struct adl_operand _sym1865_operands_operands[] = { {192, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{43, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{231, 2, ADL_EXT_SIGNED, 0, 0, 18, ((bfd_int64_t)18446744073709420545ull-1), 262143ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym1866[] = {
  // ldbC_u_s_gY_agXIs18    (0)
  { "ldbC_u_s_gY_agXIs18", 1, 4, 36, 64,  0x3, { 0x0,0x67800000,},0, "", 0, 3, 3, 0, 0, 0, _sym1864_operands,0,0,0, 0,0,&_sym1863,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym1867[] = { &_sym310, &_sym88, 0,  (struct enum_fields *) -1,};

// Instruction ldb_u_s_gY_agXIs18_zero
static vcpu_local_instr_attrs _sym1868 { "0000000000000000001000000000000000000000000000000000000000000000000000000001000000" , nullptr };

// Shorthand:  ldb_u_s_gY_agXIs18_zero -> ldbC_u_s_gY_agXIs18;
static struct adl_operand _sym1869_operands[] = { {46, 1, ADL_REGISTER, 0, 0, 9, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{200, 0, ADL_REGISTER, 0, 0, 14, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction ldb_u_s_gY_agXIs18_zero
static struct adl_operand _sym1870_operands_operands[] = { {192, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{43, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym1871[] = {
  // ldbC_u_s_gY_agXIs18    (0)
  { "ldbC_u_s_gY_agXIs18", 1, 4, 36, 64,  0x3, { 0x0,0x67800000,},0, "", 0, 2, 2, 0, 0, 0, _sym1869_operands,0,0,0, 0,0,&_sym1868,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym1872[] = { &_sym310, &_sym88,  (struct enum_fields *) -1,};

// Instruction ldhC_gY_agXIs18
static vcpu_local_instr_attrs _sym1873 { "0000000000000000000100000000000000000000000000000000000000000000000000000001000000" , nullptr };

// Instruction ldhC_gY_agXIs18
static struct adl_operand _sym1874_operands_operands[] = { {200, 0, ADL_REGISTER, 0, 0, 14, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{46, 1, ADL_REGISTER, 0, 0, 9, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{231, 2, ADL_EXT_SIGNED, 0, 0, 18, ((bfd_int64_t)18446744073709420545ull-1), 262143ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym1875[] = { &_sym310, &_sym88, 0,  (struct enum_fields *) -1,};

// Instruction ldhC_gY_agXIs18_zero
static vcpu_local_instr_attrs _sym1876 { "0000000000000000000100000000000000000000000000000000000000000000000000000001000000" , nullptr };

// Shorthand:  ldhC_gY_agXIs18_zero -> ldhC_gY_agXIs18;
static struct adl_operand _sym1877_operands[] = { {46, 1, ADL_REGISTER, 0, 0, 9, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{200, 0, ADL_REGISTER, 0, 0, 14, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction ldhC_gY_agXIs18_zero
static struct adl_operand _sym1878_operands_operands[] = { {192, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{43, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym1879[] = {
  // ldhC_gY_agXIs18    (0)
  { "ldhC_gY_agXIs18", 1, 4, 36, 64,  0x3, { 0x0,0x6c000000,},0, "", 0, 2, 2, 0, 0, 0, _sym1877_operands,0,0,0, 0,0,&_sym1876,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym1880[] = { &_sym310, &_sym88,  (struct enum_fields *) -1,};

// Instruction ldhC_gY_agX_Is18
static vcpu_local_instr_attrs _sym1881 { "0000000000000000000100000000000000000000000000000000000000000000000000000001000000" , nullptr };

// Instruction ldhC_gY_agX_Is18
static struct adl_operand _sym1882_operands_operands[] = { {200, 0, ADL_REGISTER, 0, 0, 14, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{46, 1, ADL_REGISTER, 0, 0, 9, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{231, 2, ADL_EXT_SIGNED, 0, 0, 18, ((bfd_int64_t)18446744073709420545ull-1), 262143ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym1883[] = { &_sym310, &_sym88, 0,  (struct enum_fields *) -1,};

// Instruction ldhC_gY_agX_Is18_zero
static vcpu_local_instr_attrs _sym1884 { "0000000000000000000100000000000000000000000000000000000000000000000000000001000000" , nullptr };

// Shorthand:  ldhC_gY_agX_Is18_zero -> ldhC_gY_agX_Is18;
static struct adl_operand _sym1885_operands[] = { {46, 1, ADL_REGISTER, 0, 0, 9, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{200, 0, ADL_REGISTER, 0, 0, 14, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction ldhC_gY_agX_Is18_zero
static struct adl_operand _sym1886_operands_operands[] = { {192, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{43, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym1887[] = {
  // ldhC_gY_agX_Is18    (0)
  { "ldhC_gY_agX_Is18", 1, 4, 36, 64,  0x3, { 0x0,0x69000000,},0, "", 0, 2, 2, 0, 0, 0, _sym1885_operands,0,0,0, 0,0,&_sym1884,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym1888[] = { &_sym310, &_sym88,  (struct enum_fields *) -1,};

// Instruction ldhC_gY_spIs21
static vcpu_local_instr_attrs _sym1889 { "0001000000000000000100000000000000000000000000000000000000000000000000000001000000" , nullptr };

// Instruction ldhC_gY_spIs21
static struct adl_operand _sym1890_operands_operands[] = { {200, 0, ADL_REGISTER, 0, 0, 14, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{235, 1, ADL_SIGNED, 0, 0, 11, ((bfd_int64_t)18446744073708503041ull-1), 1048575ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym1891[] = { &_sym310, 0,  (struct enum_fields *) -1,};

// Instruction ldhC_gY_spIs21_ldh
static vcpu_local_instr_attrs _sym1892 { "0001000000000000000100000000000000000000000000000000000000000000000000000001000000" , nullptr };

// Shorthand:  ldhC_gY_spIs21_ldh -> ldhC_gY_spIs21;
static struct adl_operand _sym1893_operands[] = { {235, 1, ADL_SIGNED, 0, 0, 11, ((bfd_int64_t)18446744073708503041ull-1), 1048575ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{200, 0, ADL_REGISTER, 0, 0, 14, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction ldhC_gY_spIs21_ldh
static struct adl_operand _sym1894_operands_operands[] = { {192, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{234, 1, ADL_SIGNED, 0, 0, 0, ((bfd_int64_t)18446744073708503041ull-1), 1048575ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym1895[] = {
  // ldhC_gY_spIs21    (0)
  { "ldhC_gY_spIs21", 1, 4, 36, 64,  0x3, { 0x0,0x6c800000,},0, "", 0, 2, 2, 0, 0, 0, _sym1893_operands,0,0,0, 0,0,&_sym1892,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym1896[] = { &_sym310, 0,  (struct enum_fields *) -1,};

// Instruction ldhC_gY_spIs21_ldh_zero
static vcpu_local_instr_attrs _sym1897 { "0001000000000000000100000000000000000000000000000000000000000000000000000001000000" , nullptr };

// Shorthand:  ldhC_gY_spIs21_ldh_zero -> ldhC_gY_spIs21;
static struct adl_operand _sym1898_operands[] = { {200, 0, ADL_REGISTER, 0, 0, 14, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction ldhC_gY_spIs21_ldh_zero
static struct adl_operand _sym1899_operands_operands[] = { {192, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym1900[] = {
  // ldhC_gY_spIs21    (0)
  { "ldhC_gY_spIs21", 1, 4, 36, 64,  0x3, { 0x0,0x6c800000,},0, "", 0, 1, 1, 0, 0, 0, _sym1898_operands,0,0,0, 0,0,&_sym1897,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym1901[] = { &_sym310,  (struct enum_fields *) -1,};

// Instruction ldhC_gY_spIs21_zero
static vcpu_local_instr_attrs _sym1902 { "0001000000000000000100000000000000000000000000000000000000000000000000000001000000" , nullptr };

// Shorthand:  ldhC_gY_spIs21_zero -> ldhC_gY_spIs21;
static struct adl_operand _sym1903_operands[] = { {200, 0, ADL_REGISTER, 0, 0, 14, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction ldhC_gY_spIs21_zero
static struct adl_operand _sym1904_operands_operands[] = { {192, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym1905[] = {
  // ldhC_gY_spIs21    (0)
  { "ldhC_gY_spIs21", 1, 4, 36, 64,  0x3, { 0x0,0x6c800000,},0, "", 0, 1, 1, 0, 0, 0, _sym1903_operands,0,0,0, 0,0,&_sym1902,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym1906[] = { &_sym310,  (struct enum_fields *) -1,};

// Instruction ldhC_gY_sp_Is21
static vcpu_local_instr_attrs _sym1907 { "0001000000000000000100000000000000000000000000000000000000000000000000000001000000" , nullptr };

// Instruction ldhC_gY_sp_Is21
static struct adl_operand _sym1908_operands_operands[] = { {200, 0, ADL_REGISTER, 0, 0, 14, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{235, 1, ADL_SIGNED, 0, 0, 11, ((bfd_int64_t)18446744073708503041ull-1), 1048575ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym1909[] = { &_sym310, 0,  (struct enum_fields *) -1,};

// Instruction ldhC_gY_sp_Is21_ldh
static vcpu_local_instr_attrs _sym1910 { "0001000000000000000100000000000000000000000000000000000000000000000000000001000000" , nullptr };

// Shorthand:  ldhC_gY_sp_Is21_ldh -> ldhC_gY_sp_Is21;
static struct adl_operand _sym1911_operands[] = { {235, 1, ADL_SIGNED, 0, 0, 11, ((bfd_int64_t)18446744073708503041ull-1), 1048575ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{200, 0, ADL_REGISTER, 0, 0, 14, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction ldhC_gY_sp_Is21_ldh
static struct adl_operand _sym1912_operands_operands[] = { {192, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{234, 1, ADL_SIGNED, 0, 0, 0, ((bfd_int64_t)18446744073708503041ull-1), 1048575ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym1913[] = {
  // ldhC_gY_sp_Is21    (0)
  { "ldhC_gY_sp_Is21", 1, 4, 36, 64,  0x3, { 0x0,0x69800000,},0, "", 0, 2, 2, 0, 0, 0, _sym1911_operands,0,0,0, 0,0,&_sym1910,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym1914[] = { &_sym310, 0,  (struct enum_fields *) -1,};

// Instruction ldhC_gY_sp_Is21_ldh_zero
static vcpu_local_instr_attrs _sym1915 { "0001000000000000000100000000000000000000000000000000000000000000000000000001000000" , nullptr };

// Shorthand:  ldhC_gY_sp_Is21_ldh_zero -> ldhC_gY_sp_Is21;
static struct adl_operand _sym1916_operands[] = { {200, 0, ADL_REGISTER, 0, 0, 14, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction ldhC_gY_sp_Is21_ldh_zero
static struct adl_operand _sym1917_operands_operands[] = { {192, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym1918[] = {
  // ldhC_gY_sp_Is21    (0)
  { "ldhC_gY_sp_Is21", 1, 4, 36, 64,  0x3, { 0x0,0x69800000,},0, "", 0, 1, 1, 0, 0, 0, _sym1916_operands,0,0,0, 0,0,&_sym1915,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym1919[] = { &_sym310,  (struct enum_fields *) -1,};

// Instruction ldhC_gY_sp_Is21_zero
static vcpu_local_instr_attrs _sym1920 { "0001000000000000000100000000000000000000000000000000000000000000000000000001000000" , nullptr };

// Shorthand:  ldhC_gY_sp_Is21_zero -> ldhC_gY_sp_Is21;
static struct adl_operand _sym1921_operands[] = { {200, 0, ADL_REGISTER, 0, 0, 14, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction ldhC_gY_sp_Is21_zero
static struct adl_operand _sym1922_operands_operands[] = { {192, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym1923[] = {
  // ldhC_gY_sp_Is21    (0)
  { "ldhC_gY_sp_Is21", 1, 4, 36, 64,  0x3, { 0x0,0x69800000,},0, "", 0, 1, 1, 0, 0, 0, _sym1921_operands,0,0,0, 0,0,&_sym1920,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym1924[] = { &_sym310,  (struct enum_fields *) -1,};

// Instruction ldhC_s_gY_agXIs18
static vcpu_local_instr_attrs _sym1925 { "0000000000000000000100000000000000000000000000000000000000000000000000000001000000" , nullptr };

// Instruction ldhC_s_gY_agXIs18
static struct adl_operand _sym1926_operands_operands[] = { {200, 0, ADL_REGISTER, 0, 0, 14, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{46, 1, ADL_REGISTER, 0, 0, 9, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{231, 2, ADL_EXT_SIGNED, 0, 0, 18, ((bfd_int64_t)18446744073709420545ull-1), 262143ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym1927[] = { &_sym310, &_sym88, 0,  (struct enum_fields *) -1,};

// Instruction ldhC_s_gY_agXIs18_zero
static vcpu_local_instr_attrs _sym1928 { "0000000000000000000100000000000000000000000000000000000000000000000000000001000000" , nullptr };

// Shorthand:  ldhC_s_gY_agXIs18_zero -> ldhC_s_gY_agXIs18;
static struct adl_operand _sym1929_operands[] = { {46, 1, ADL_REGISTER, 0, 0, 9, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{200, 0, ADL_REGISTER, 0, 0, 14, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction ldhC_s_gY_agXIs18_zero
static struct adl_operand _sym1930_operands_operands[] = { {192, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{43, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym1931[] = {
  // ldhC_s_gY_agXIs18    (0)
  { "ldhC_s_gY_agXIs18", 1, 4, 36, 64,  0x3, { 0x0,0x6e000000,},0, "", 0, 2, 2, 0, 0, 0, _sym1929_operands,0,0,0, 0,0,&_sym1928,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym1932[] = { &_sym310, &_sym88,  (struct enum_fields *) -1,};

// Instruction ldhC_s_gY_agX_Is18
static vcpu_local_instr_attrs _sym1933 { "0000000000000000000100000000000000000000000000000000000000000000000000000001000000" , nullptr };

// Instruction ldhC_s_gY_agX_Is18
static struct adl_operand _sym1934_operands_operands[] = { {200, 0, ADL_REGISTER, 0, 0, 14, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{46, 1, ADL_REGISTER, 0, 0, 9, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{231, 2, ADL_EXT_SIGNED, 0, 0, 18, ((bfd_int64_t)18446744073709420545ull-1), 262143ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym1935[] = { &_sym310, &_sym88, 0,  (struct enum_fields *) -1,};

// Instruction ldhC_s_gY_agX_Is18_zero
static vcpu_local_instr_attrs _sym1936 { "0000000000000000000100000000000000000000000000000000000000000000000000000001000000" , nullptr };

// Shorthand:  ldhC_s_gY_agX_Is18_zero -> ldhC_s_gY_agX_Is18;
static struct adl_operand _sym1937_operands[] = { {46, 1, ADL_REGISTER, 0, 0, 9, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{200, 0, ADL_REGISTER, 0, 0, 14, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction ldhC_s_gY_agX_Is18_zero
static struct adl_operand _sym1938_operands_operands[] = { {192, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{43, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym1939[] = {
  // ldhC_s_gY_agX_Is18    (0)
  { "ldhC_s_gY_agX_Is18", 1, 4, 36, 64,  0x3, { 0x0,0x6b000000,},0, "", 0, 2, 2, 0, 0, 0, _sym1937_operands,0,0,0, 0,0,&_sym1936,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym1940[] = { &_sym310, &_sym88,  (struct enum_fields *) -1,};

// Instruction ldhC_s_gY_spIs21
static vcpu_local_instr_attrs _sym1941 { "0001000000000000000100000000000000000000000000000000000000000000000000000001000000" , nullptr };

// Instruction ldhC_s_gY_spIs21
static struct adl_operand _sym1942_operands_operands[] = { {200, 0, ADL_REGISTER, 0, 0, 14, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{235, 1, ADL_SIGNED, 0, 0, 11, ((bfd_int64_t)18446744073708503041ull-1), 1048575ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym1943[] = { &_sym310, 0,  (struct enum_fields *) -1,};

// Instruction ldhC_s_gY_spIs21_ldh
static vcpu_local_instr_attrs _sym1944 { "0001000000000000000100000000000000000000000000000000000000000000000000000001000000" , nullptr };

// Shorthand:  ldhC_s_gY_spIs21_ldh -> ldhC_s_gY_spIs21;
static struct adl_operand _sym1945_operands[] = { {235, 1, ADL_SIGNED, 0, 0, 11, ((bfd_int64_t)18446744073708503041ull-1), 1048575ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{200, 0, ADL_REGISTER, 0, 0, 14, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction ldhC_s_gY_spIs21_ldh
static struct adl_operand _sym1946_operands_operands[] = { {192, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{234, 1, ADL_SIGNED, 0, 0, 0, ((bfd_int64_t)18446744073708503041ull-1), 1048575ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym1947[] = {
  // ldhC_s_gY_spIs21    (0)
  { "ldhC_s_gY_spIs21", 1, 4, 36, 64,  0x3, { 0x0,0x6e800000,},0, "", 0, 2, 2, 0, 0, 0, _sym1945_operands,0,0,0, 0,0,&_sym1944,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym1948[] = { &_sym310, 0,  (struct enum_fields *) -1,};

// Instruction ldhC_s_gY_spIs21_ldh_zero
static vcpu_local_instr_attrs _sym1949 { "0001000000000000000100000000000000000000000000000000000000000000000000000001000000" , nullptr };

// Shorthand:  ldhC_s_gY_spIs21_ldh_zero -> ldhC_s_gY_spIs21;
static struct adl_operand _sym1950_operands[] = { {200, 0, ADL_REGISTER, 0, 0, 14, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction ldhC_s_gY_spIs21_ldh_zero
static struct adl_operand _sym1951_operands_operands[] = { {192, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym1952[] = {
  // ldhC_s_gY_spIs21    (0)
  { "ldhC_s_gY_spIs21", 1, 4, 36, 64,  0x3, { 0x0,0x6e800000,},0, "", 0, 1, 1, 0, 0, 0, _sym1950_operands,0,0,0, 0,0,&_sym1949,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym1953[] = { &_sym310,  (struct enum_fields *) -1,};

// Instruction ldhC_s_gY_spIs21_zero
static vcpu_local_instr_attrs _sym1954 { "0001000000000000000100000000000000000000000000000000000000000000000000000001000000" , nullptr };

// Shorthand:  ldhC_s_gY_spIs21_zero -> ldhC_s_gY_spIs21;
static struct adl_operand _sym1955_operands[] = { {200, 0, ADL_REGISTER, 0, 0, 14, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction ldhC_s_gY_spIs21_zero
static struct adl_operand _sym1956_operands_operands[] = { {192, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym1957[] = {
  // ldhC_s_gY_spIs21    (0)
  { "ldhC_s_gY_spIs21", 1, 4, 36, 64,  0x3, { 0x0,0x6e800000,},0, "", 0, 1, 1, 0, 0, 0, _sym1955_operands,0,0,0, 0,0,&_sym1954,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym1958[] = { &_sym310,  (struct enum_fields *) -1,};

// Instruction ldhC_s_gY_sp_Is21
static vcpu_local_instr_attrs _sym1959 { "0001000000000000000100000000000000000000000000000000000000000000000000000001000000" , nullptr };

// Instruction ldhC_s_gY_sp_Is21
static struct adl_operand _sym1960_operands_operands[] = { {200, 0, ADL_REGISTER, 0, 0, 14, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{235, 1, ADL_SIGNED, 0, 0, 11, ((bfd_int64_t)18446744073708503041ull-1), 1048575ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym1961[] = { &_sym310, 0,  (struct enum_fields *) -1,};

// Instruction ldhC_s_gY_sp_Is21_ldh
static vcpu_local_instr_attrs _sym1962 { "0001000000000000000100000000000000000000000000000000000000000000000000000001000000" , nullptr };

// Shorthand:  ldhC_s_gY_sp_Is21_ldh -> ldhC_s_gY_sp_Is21;
static struct adl_operand _sym1963_operands[] = { {235, 1, ADL_SIGNED, 0, 0, 11, ((bfd_int64_t)18446744073708503041ull-1), 1048575ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{200, 0, ADL_REGISTER, 0, 0, 14, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction ldhC_s_gY_sp_Is21_ldh
static struct adl_operand _sym1964_operands_operands[] = { {192, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{234, 1, ADL_SIGNED, 0, 0, 0, ((bfd_int64_t)18446744073708503041ull-1), 1048575ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym1965[] = {
  // ldhC_s_gY_sp_Is21    (0)
  { "ldhC_s_gY_sp_Is21", 1, 4, 36, 64,  0x3, { 0x0,0x6b800000,},0, "", 0, 2, 2, 0, 0, 0, _sym1963_operands,0,0,0, 0,0,&_sym1962,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym1966[] = { &_sym310, 0,  (struct enum_fields *) -1,};

// Instruction ldhC_s_gY_sp_Is21_ldh_zero
static vcpu_local_instr_attrs _sym1967 { "0001000000000000000100000000000000000000000000000000000000000000000000000001000000" , nullptr };

// Shorthand:  ldhC_s_gY_sp_Is21_ldh_zero -> ldhC_s_gY_sp_Is21;
static struct adl_operand _sym1968_operands[] = { {200, 0, ADL_REGISTER, 0, 0, 14, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction ldhC_s_gY_sp_Is21_ldh_zero
static struct adl_operand _sym1969_operands_operands[] = { {192, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym1970[] = {
  // ldhC_s_gY_sp_Is21    (0)
  { "ldhC_s_gY_sp_Is21", 1, 4, 36, 64,  0x3, { 0x0,0x6b800000,},0, "", 0, 1, 1, 0, 0, 0, _sym1968_operands,0,0,0, 0,0,&_sym1967,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym1971[] = { &_sym310,  (struct enum_fields *) -1,};

// Instruction ldhC_s_gY_sp_Is21_zero
static vcpu_local_instr_attrs _sym1972 { "0001000000000000000100000000000000000000000000000000000000000000000000000001000000" , nullptr };

// Shorthand:  ldhC_s_gY_sp_Is21_zero -> ldhC_s_gY_sp_Is21;
static struct adl_operand _sym1973_operands[] = { {200, 0, ADL_REGISTER, 0, 0, 14, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction ldhC_s_gY_sp_Is21_zero
static struct adl_operand _sym1974_operands_operands[] = { {192, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym1975[] = {
  // ldhC_s_gY_sp_Is21    (0)
  { "ldhC_s_gY_sp_Is21", 1, 4, 36, 64,  0x3, { 0x0,0x6b800000,},0, "", 0, 1, 1, 0, 0, 0, _sym1973_operands,0,0,0, 0,0,&_sym1972,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym1976[] = { &_sym310,  (struct enum_fields *) -1,};

// Instruction ldhC_u_gY_agXIs18
static vcpu_local_instr_attrs _sym1977 { "0000000000000000000100000000000000000000000000000000000000000000000000000001000000" , nullptr };

// Instruction ldhC_u_gY_agXIs18
static struct adl_operand _sym1978_operands_operands[] = { {200, 0, ADL_REGISTER, 0, 0, 14, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{46, 1, ADL_REGISTER, 0, 0, 9, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{231, 2, ADL_EXT_SIGNED, 0, 0, 18, ((bfd_int64_t)18446744073709420545ull-1), 262143ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym1979[] = { &_sym310, &_sym88, 0,  (struct enum_fields *) -1,};

// Instruction ldhC_u_gY_agXIs18_zero
static vcpu_local_instr_attrs _sym1980 { "0000000000000000000100000000000000000000000000000000000000000000000000000001000000" , nullptr };

// Shorthand:  ldhC_u_gY_agXIs18_zero -> ldhC_u_gY_agXIs18;
static struct adl_operand _sym1981_operands[] = { {46, 1, ADL_REGISTER, 0, 0, 9, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{200, 0, ADL_REGISTER, 0, 0, 14, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction ldhC_u_gY_agXIs18_zero
static struct adl_operand _sym1982_operands_operands[] = { {192, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{43, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym1983[] = {
  // ldhC_u_gY_agXIs18    (0)
  { "ldhC_u_gY_agXIs18", 1, 4, 36, 64,  0x3, { 0x0,0x6d000000,},0, "", 0, 2, 2, 0, 0, 0, _sym1981_operands,0,0,0, 0,0,&_sym1980,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym1984[] = { &_sym310, &_sym88,  (struct enum_fields *) -1,};

// Instruction ldhC_u_gY_spIs21
static vcpu_local_instr_attrs _sym1985 { "0001000000000000000100000000000000000000000000000000000000000000000000000001000000" , nullptr };

// Instruction ldhC_u_gY_spIs21
static struct adl_operand _sym1986_operands_operands[] = { {200, 0, ADL_REGISTER, 0, 0, 14, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{235, 1, ADL_SIGNED, 0, 0, 11, ((bfd_int64_t)18446744073708503041ull-1), 1048575ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym1987[] = { &_sym310, 0,  (struct enum_fields *) -1,};

// Instruction ldhC_u_gY_spIs21_ldh
static vcpu_local_instr_attrs _sym1988 { "0001000000000000000100000000000000000000000000000000000000000000000000000001000000" , nullptr };

// Shorthand:  ldhC_u_gY_spIs21_ldh -> ldhC_u_gY_spIs21;
static struct adl_operand _sym1989_operands[] = { {235, 1, ADL_SIGNED, 0, 0, 11, ((bfd_int64_t)18446744073708503041ull-1), 1048575ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{200, 0, ADL_REGISTER, 0, 0, 14, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction ldhC_u_gY_spIs21_ldh
static struct adl_operand _sym1990_operands_operands[] = { {192, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{234, 1, ADL_SIGNED, 0, 0, 0, ((bfd_int64_t)18446744073708503041ull-1), 1048575ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym1991[] = {
  // ldhC_u_gY_spIs21    (0)
  { "ldhC_u_gY_spIs21", 1, 4, 36, 64,  0x3, { 0x0,0x6d800000,},0, "", 0, 2, 2, 0, 0, 0, _sym1989_operands,0,0,0, 0,0,&_sym1988,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym1992[] = { &_sym310, 0,  (struct enum_fields *) -1,};

// Instruction ldhC_u_gY_spIs21_ldh_zero
static vcpu_local_instr_attrs _sym1993 { "0001000000000000000100000000000000000000000000000000000000000000000000000001000000" , nullptr };

// Shorthand:  ldhC_u_gY_spIs21_ldh_zero -> ldhC_u_gY_spIs21;
static struct adl_operand _sym1994_operands[] = { {200, 0, ADL_REGISTER, 0, 0, 14, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction ldhC_u_gY_spIs21_ldh_zero
static struct adl_operand _sym1995_operands_operands[] = { {192, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym1996[] = {
  // ldhC_u_gY_spIs21    (0)
  { "ldhC_u_gY_spIs21", 1, 4, 36, 64,  0x3, { 0x0,0x6d800000,},0, "", 0, 1, 1, 0, 0, 0, _sym1994_operands,0,0,0, 0,0,&_sym1993,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym1997[] = { &_sym310,  (struct enum_fields *) -1,};

// Instruction ldhC_u_gY_spIs21_zero
static vcpu_local_instr_attrs _sym1998 { "0001000000000000000100000000000000000000000000000000000000000000000000000001000000" , nullptr };

// Shorthand:  ldhC_u_gY_spIs21_zero -> ldhC_u_gY_spIs21;
static struct adl_operand _sym1999_operands[] = { {200, 0, ADL_REGISTER, 0, 0, 14, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction ldhC_u_gY_spIs21_zero
static struct adl_operand _sym2000_operands_operands[] = { {192, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym2001[] = {
  // ldhC_u_gY_spIs21    (0)
  { "ldhC_u_gY_spIs21", 1, 4, 36, 64,  0x3, { 0x0,0x6d800000,},0, "", 0, 1, 1, 0, 0, 0, _sym1999_operands,0,0,0, 0,0,&_sym1998,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym2002[] = { &_sym310,  (struct enum_fields *) -1,};

// Instruction ldhC_u_s_gY_agXIs18
static vcpu_local_instr_attrs _sym2003 { "0000000000000000000100000000000000000000000000000000000000000000000000000001000000" , nullptr };

// Instruction ldhC_u_s_gY_agXIs18
static struct adl_operand _sym2004_operands_operands[] = { {200, 0, ADL_REGISTER, 0, 0, 14, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{46, 1, ADL_REGISTER, 0, 0, 9, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{231, 2, ADL_EXT_SIGNED, 0, 0, 18, ((bfd_int64_t)18446744073709420545ull-1), 262143ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym2005[] = { &_sym310, &_sym88, 0,  (struct enum_fields *) -1,};

// Instruction ldhC_u_s_gY_agXIs18_zero
static vcpu_local_instr_attrs _sym2006 { "0000000000000000000100000000000000000000000000000000000000000000000000000001000000" , nullptr };

// Shorthand:  ldhC_u_s_gY_agXIs18_zero -> ldhC_u_s_gY_agXIs18;
static struct adl_operand _sym2007_operands[] = { {46, 1, ADL_REGISTER, 0, 0, 9, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{200, 0, ADL_REGISTER, 0, 0, 14, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction ldhC_u_s_gY_agXIs18_zero
static struct adl_operand _sym2008_operands_operands[] = { {192, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{43, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym2009[] = {
  // ldhC_u_s_gY_agXIs18    (0)
  { "ldhC_u_s_gY_agXIs18", 1, 4, 36, 64,  0x3, { 0x0,0x6f000000,},0, "", 0, 2, 2, 0, 0, 0, _sym2007_operands,0,0,0, 0,0,&_sym2006,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym2010[] = { &_sym310, &_sym88,  (struct enum_fields *) -1,};

// Instruction ldhC_u_s_gY_spIs21
static vcpu_local_instr_attrs _sym2011 { "0001000000000000000100000000000000000000000000000000000000000000000000000001000000" , nullptr };

// Instruction ldhC_u_s_gY_spIs21
static struct adl_operand _sym2012_operands_operands[] = { {200, 0, ADL_REGISTER, 0, 0, 14, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{235, 1, ADL_SIGNED, 0, 0, 11, ((bfd_int64_t)18446744073708503041ull-1), 1048575ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym2013[] = { &_sym310, 0,  (struct enum_fields *) -1,};

// Instruction ldhC_u_s_gY_spIs21_ldh
static vcpu_local_instr_attrs _sym2014 { "0001000000000000000100000000000000000000000000000000000000000000000000000001000000" , nullptr };

// Shorthand:  ldhC_u_s_gY_spIs21_ldh -> ldhC_u_s_gY_spIs21;
static struct adl_operand _sym2015_operands[] = { {235, 1, ADL_SIGNED, 0, 0, 11, ((bfd_int64_t)18446744073708503041ull-1), 1048575ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{200, 0, ADL_REGISTER, 0, 0, 14, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction ldhC_u_s_gY_spIs21_ldh
static struct adl_operand _sym2016_operands_operands[] = { {192, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{234, 1, ADL_SIGNED, 0, 0, 0, ((bfd_int64_t)18446744073708503041ull-1), 1048575ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym2017[] = {
  // ldhC_u_s_gY_spIs21    (0)
  { "ldhC_u_s_gY_spIs21", 1, 4, 36, 64,  0x3, { 0x0,0x6f800000,},0, "", 0, 2, 2, 0, 0, 0, _sym2015_operands,0,0,0, 0,0,&_sym2014,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym2018[] = { &_sym310, 0,  (struct enum_fields *) -1,};

// Instruction ldhC_u_s_gY_spIs21_ldh_zero
static vcpu_local_instr_attrs _sym2019 { "0001000000000000000100000000000000000000000000000000000000000000000000000001000000" , nullptr };

// Shorthand:  ldhC_u_s_gY_spIs21_ldh_zero -> ldhC_u_s_gY_spIs21;
static struct adl_operand _sym2020_operands[] = { {200, 0, ADL_REGISTER, 0, 0, 14, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction ldhC_u_s_gY_spIs21_ldh_zero
static struct adl_operand _sym2021_operands_operands[] = { {192, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym2022[] = {
  // ldhC_u_s_gY_spIs21    (0)
  { "ldhC_u_s_gY_spIs21", 1, 4, 36, 64,  0x3, { 0x0,0x6f800000,},0, "", 0, 1, 1, 0, 0, 0, _sym2020_operands,0,0,0, 0,0,&_sym2019,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym2023[] = { &_sym310,  (struct enum_fields *) -1,};

// Instruction ldhC_u_s_gY_spIs21_zero
static vcpu_local_instr_attrs _sym2024 { "0001000000000000000100000000000000000000000000000000000000000000000000000001000000" , nullptr };

// Shorthand:  ldhC_u_s_gY_spIs21_zero -> ldhC_u_s_gY_spIs21;
static struct adl_operand _sym2025_operands[] = { {200, 0, ADL_REGISTER, 0, 0, 14, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction ldhC_u_s_gY_spIs21_zero
static struct adl_operand _sym2026_operands_operands[] = { {192, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym2027[] = {
  // ldhC_u_s_gY_spIs21    (0)
  { "ldhC_u_s_gY_spIs21", 1, 4, 36, 64,  0x3, { 0x0,0x6f800000,},0, "", 0, 1, 1, 0, 0, 0, _sym2025_operands,0,0,0, 0,0,&_sym2024,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym2028[] = { &_sym310,  (struct enum_fields *) -1,};

// Instruction ldh_gY_agXIs18
adl_instr_attr_val _sym2029[] = { { instr_opC,  0, 0 }, { instr_inst,  0, "ldh_s_gZ_agX_Is9_line1_wide_imm_ld" }, { instr_opCS,  0, 0 }, { instr_vcpu2,  0, 0 }, { -1, 0, 0 } };
static vcpu_local_instr_attrs _sym2030 { "0000000000000000000100000000010000100000000000000000000000000000000000000001000000" , _sym2029 };

// Shorthand:  ldh_gY_agXIs18 -> ldhC_gY_agXIs18;
static struct adl_operand _sym2031_operands[] = { {46, 1, ADL_REGISTER, 0, 0, 9, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{200, 0, ADL_REGISTER, 0, 0, 14, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{231, 2, ADL_EXT_SIGNED, 0, 0, 18, ((bfd_int64_t)18446744073709420545ull-1), 262143ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction ldh_gY_agXIs18
static struct adl_operand _sym2032_operands_operands[] = { {192, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{43, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{231, 2, ADL_EXT_SIGNED, 0, 0, 18, ((bfd_int64_t)18446744073709420545ull-1), 262143ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym2033[] = {
  // ldhC_gY_agXIs18    (0)
  { "ldhC_gY_agXIs18", 1, 4, 36, 64,  0x3, { 0x0,0x6c000000,},0, "", 0, 3, 3, 0, 0, 0, _sym2031_operands,0,0,0, 0,0,&_sym2030,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym2034[] = { &_sym310, &_sym88, 0,  (struct enum_fields *) -1,};

// Instruction ldh_gY_agXIs18_zero
static vcpu_local_instr_attrs _sym2035 { "0000000000000000000100000000000000000000000000000000000000000000000000000001000000" , nullptr };

// Shorthand:  ldh_gY_agXIs18_zero -> ldhC_gY_agXIs18;
static struct adl_operand _sym2036_operands[] = { {46, 1, ADL_REGISTER, 0, 0, 9, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{200, 0, ADL_REGISTER, 0, 0, 14, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction ldh_gY_agXIs18_zero
static struct adl_operand _sym2037_operands_operands[] = { {192, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{43, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym2038[] = {
  // ldhC_gY_agXIs18    (0)
  { "ldhC_gY_agXIs18", 1, 4, 36, 64,  0x3, { 0x0,0x6c000000,},0, "", 0, 2, 2, 0, 0, 0, _sym2036_operands,0,0,0, 0,0,&_sym2035,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym2039[] = { &_sym310, &_sym88,  (struct enum_fields *) -1,};

// Instruction ldh_gY_agX_Is18
adl_instr_attr_val _sym2040[] = { { instr_opC,  0, 0 }, { instr_inst,  0, "ldh_s_gY_agX_u_Is9_line1_wide_imm_ld" }, { instr_opCS,  0, 0 }, { instr_vcpu2,  0, 0 }, { -1, 0, 0 } };
static vcpu_local_instr_attrs _sym2041 { "0000000000000000000100000000010000100000000000000000000000000000000000000001000000" , _sym2040 };

// Shorthand:  ldh_gY_agX_Is18 -> ldhC_gY_agX_Is18;
static struct adl_operand _sym2042_operands[] = { {46, 1, ADL_REGISTER, 0, 0, 9, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{200, 0, ADL_REGISTER, 0, 0, 14, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{231, 2, ADL_EXT_SIGNED, 0, 0, 18, ((bfd_int64_t)18446744073709420545ull-1), 262143ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction ldh_gY_agX_Is18
static struct adl_operand _sym2043_operands_operands[] = { {192, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{43, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{231, 2, ADL_EXT_SIGNED, 0, 0, 18, ((bfd_int64_t)18446744073709420545ull-1), 262143ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym2044[] = {
  // ldhC_gY_agX_Is18    (0)
  { "ldhC_gY_agX_Is18", 1, 4, 36, 64,  0x3, { 0x0,0x69000000,},0, "", 0, 3, 3, 0, 0, 0, _sym2042_operands,0,0,0, 0,0,&_sym2041,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym2045[] = { &_sym310, &_sym88, 0,  (struct enum_fields *) -1,};

// Instruction ldh_gY_agX_Is18_zero
static vcpu_local_instr_attrs _sym2046 { "0000000000000000000100000000000000000000000000000000000000000000000000000001000000" , nullptr };

// Shorthand:  ldh_gY_agX_Is18_zero -> ldhC_gY_agX_Is18;
static struct adl_operand _sym2047_operands[] = { {46, 1, ADL_REGISTER, 0, 0, 9, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{200, 0, ADL_REGISTER, 0, 0, 14, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction ldh_gY_agX_Is18_zero
static struct adl_operand _sym2048_operands_operands[] = { {192, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{43, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym2049[] = {
  // ldhC_gY_agX_Is18    (0)
  { "ldhC_gY_agX_Is18", 1, 4, 36, 64,  0x3, { 0x0,0x69000000,},0, "", 0, 2, 2, 0, 0, 0, _sym2047_operands,0,0,0, 0,0,&_sym2046,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym2050[] = { &_sym310, &_sym88,  (struct enum_fields *) -1,};

// Instruction ldh_s_gY_agXIs18
adl_instr_attr_val _sym2051[] = { { instr_opC,  0, 0 }, { instr_inst,  0, "ldh_s_gZ_agX_Is9_line1_wide_imm_lds" }, { instr_opCS,  0, 0 }, { instr_vcpu2,  0, 0 }, { -1, 0, 0 } };
static vcpu_local_instr_attrs _sym2052 { "0000000000000000000100000000010000100000000000000000000000000000000000000001000000" , _sym2051 };

// Shorthand:  ldh_s_gY_agXIs18 -> ldhC_s_gY_agXIs18;
static struct adl_operand _sym2053_operands[] = { {46, 1, ADL_REGISTER, 0, 0, 9, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{200, 0, ADL_REGISTER, 0, 0, 14, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{231, 2, ADL_EXT_SIGNED, 0, 0, 18, ((bfd_int64_t)18446744073709420545ull-1), 262143ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction ldh_s_gY_agXIs18
static struct adl_operand _sym2054_operands_operands[] = { {192, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{43, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{231, 2, ADL_EXT_SIGNED, 0, 0, 18, ((bfd_int64_t)18446744073709420545ull-1), 262143ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym2055[] = {
  // ldhC_s_gY_agXIs18    (0)
  { "ldhC_s_gY_agXIs18", 1, 4, 36, 64,  0x3, { 0x0,0x6e000000,},0, "", 0, 3, 3, 0, 0, 0, _sym2053_operands,0,0,0, 0,0,&_sym2052,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym2056[] = { &_sym310, &_sym88, 0,  (struct enum_fields *) -1,};

// Instruction ldh_s_gY_agXIs18_zero
static vcpu_local_instr_attrs _sym2057 { "0000000000000000000100000000000000000000000000000000000000000000000000000001000000" , nullptr };

// Shorthand:  ldh_s_gY_agXIs18_zero -> ldhC_s_gY_agXIs18;
static struct adl_operand _sym2058_operands[] = { {46, 1, ADL_REGISTER, 0, 0, 9, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{200, 0, ADL_REGISTER, 0, 0, 14, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction ldh_s_gY_agXIs18_zero
static struct adl_operand _sym2059_operands_operands[] = { {192, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{43, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym2060[] = {
  // ldhC_s_gY_agXIs18    (0)
  { "ldhC_s_gY_agXIs18", 1, 4, 36, 64,  0x3, { 0x0,0x6e000000,},0, "", 0, 2, 2, 0, 0, 0, _sym2058_operands,0,0,0, 0,0,&_sym2057,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym2061[] = { &_sym310, &_sym88,  (struct enum_fields *) -1,};

// Instruction ldh_s_gY_agX_Is18
adl_instr_attr_val _sym2062[] = { { instr_opC,  0, 0 }, { instr_inst,  0, "ldh_s_gY_agX_u_Is9_line1_wide_imm_lds" }, { instr_opCS,  0, 0 }, { instr_vcpu2,  0, 0 }, { -1, 0, 0 } };
static vcpu_local_instr_attrs _sym2063 { "0000000000000000000100000000010000100000000000000000000000000000000000000001000000" , _sym2062 };

// Shorthand:  ldh_s_gY_agX_Is18 -> ldhC_s_gY_agX_Is18;
static struct adl_operand _sym2064_operands[] = { {46, 1, ADL_REGISTER, 0, 0, 9, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{200, 0, ADL_REGISTER, 0, 0, 14, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{231, 2, ADL_EXT_SIGNED, 0, 0, 18, ((bfd_int64_t)18446744073709420545ull-1), 262143ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction ldh_s_gY_agX_Is18
static struct adl_operand _sym2065_operands_operands[] = { {192, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{43, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{231, 2, ADL_EXT_SIGNED, 0, 0, 18, ((bfd_int64_t)18446744073709420545ull-1), 262143ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym2066[] = {
  // ldhC_s_gY_agX_Is18    (0)
  { "ldhC_s_gY_agX_Is18", 1, 4, 36, 64,  0x3, { 0x0,0x6b000000,},0, "", 0, 3, 3, 0, 0, 0, _sym2064_operands,0,0,0, 0,0,&_sym2063,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym2067[] = { &_sym310, &_sym88, 0,  (struct enum_fields *) -1,};

// Instruction ldh_s_gY_agX_Is18_zero
static vcpu_local_instr_attrs _sym2068 { "0000000000000000000100000000000000000000000000000000000000000000000000000001000000" , nullptr };

// Shorthand:  ldh_s_gY_agX_Is18_zero -> ldhC_s_gY_agX_Is18;
static struct adl_operand _sym2069_operands[] = { {46, 1, ADL_REGISTER, 0, 0, 9, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{200, 0, ADL_REGISTER, 0, 0, 14, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction ldh_s_gY_agX_Is18_zero
static struct adl_operand _sym2070_operands_operands[] = { {192, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{43, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym2071[] = {
  // ldhC_s_gY_agX_Is18    (0)
  { "ldhC_s_gY_agX_Is18", 1, 4, 36, 64,  0x3, { 0x0,0x6b000000,},0, "", 0, 2, 2, 0, 0, 0, _sym2069_operands,0,0,0, 0,0,&_sym2068,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym2072[] = { &_sym310, &_sym88,  (struct enum_fields *) -1,};

// Instruction ldh_u_gY_agXIs18
adl_instr_attr_val _sym2073[] = { { instr_opC,  0, 0 }, { instr_inst,  0, "ldh_u_s_gY_agX_Is9_line1_wide_imm_ld" }, { instr_opCS,  0, 0 }, { instr_vcpu2,  0, 0 }, { -1, 0, 0 } };
static vcpu_local_instr_attrs _sym2074 { "0000000000000000000100000000010000100000000000000000000000000000000000000001000000" , _sym2073 };

// Shorthand:  ldh_u_gY_agXIs18 -> ldhC_u_gY_agXIs18;
static struct adl_operand _sym2075_operands[] = { {46, 1, ADL_REGISTER, 0, 0, 9, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{200, 0, ADL_REGISTER, 0, 0, 14, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{231, 2, ADL_EXT_SIGNED, 0, 0, 18, ((bfd_int64_t)18446744073709420545ull-1), 262143ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction ldh_u_gY_agXIs18
static struct adl_operand _sym2076_operands_operands[] = { {192, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{43, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{231, 2, ADL_EXT_SIGNED, 0, 0, 18, ((bfd_int64_t)18446744073709420545ull-1), 262143ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym2077[] = {
  // ldhC_u_gY_agXIs18    (0)
  { "ldhC_u_gY_agXIs18", 1, 4, 36, 64,  0x3, { 0x0,0x6d000000,},0, "", 0, 3, 3, 0, 0, 0, _sym2075_operands,0,0,0, 0,0,&_sym2074,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym2078[] = { &_sym310, &_sym88, 0,  (struct enum_fields *) -1,};

// Instruction ldh_u_gY_agXIs18_zero
static vcpu_local_instr_attrs _sym2079 { "0000000000000000000100000000000000000000000000000000000000000000000000000001000000" , nullptr };

// Shorthand:  ldh_u_gY_agXIs18_zero -> ldhC_u_gY_agXIs18;
static struct adl_operand _sym2080_operands[] = { {46, 1, ADL_REGISTER, 0, 0, 9, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{200, 0, ADL_REGISTER, 0, 0, 14, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction ldh_u_gY_agXIs18_zero
static struct adl_operand _sym2081_operands_operands[] = { {192, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{43, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym2082[] = {
  // ldhC_u_gY_agXIs18    (0)
  { "ldhC_u_gY_agXIs18", 1, 4, 36, 64,  0x3, { 0x0,0x6d000000,},0, "", 0, 2, 2, 0, 0, 0, _sym2080_operands,0,0,0, 0,0,&_sym2079,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym2083[] = { &_sym310, &_sym88,  (struct enum_fields *) -1,};

// Instruction ldh_u_s_gY_agXIs18
adl_instr_attr_val _sym2084[] = { { instr_opC,  0, 0 }, { instr_inst,  0, "ldh_u_s_gY_agX_Is9_line1_wide_imm_lds" }, { instr_opCS,  0, 0 }, { instr_vcpu2,  0, 0 }, { -1, 0, 0 } };
static vcpu_local_instr_attrs _sym2085 { "0000000000000000000100000000010000100000000000000000000000000000000000000001000000" , _sym2084 };

// Shorthand:  ldh_u_s_gY_agXIs18 -> ldhC_u_s_gY_agXIs18;
static struct adl_operand _sym2086_operands[] = { {46, 1, ADL_REGISTER, 0, 0, 9, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{200, 0, ADL_REGISTER, 0, 0, 14, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{231, 2, ADL_EXT_SIGNED, 0, 0, 18, ((bfd_int64_t)18446744073709420545ull-1), 262143ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction ldh_u_s_gY_agXIs18
static struct adl_operand _sym2087_operands_operands[] = { {192, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{43, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{231, 2, ADL_EXT_SIGNED, 0, 0, 18, ((bfd_int64_t)18446744073709420545ull-1), 262143ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym2088[] = {
  // ldhC_u_s_gY_agXIs18    (0)
  { "ldhC_u_s_gY_agXIs18", 1, 4, 36, 64,  0x3, { 0x0,0x6f000000,},0, "", 0, 3, 3, 0, 0, 0, _sym2086_operands,0,0,0, 0,0,&_sym2085,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym2089[] = { &_sym310, &_sym88, 0,  (struct enum_fields *) -1,};

// Instruction ldh_u_s_gY_agXIs18_zero
static vcpu_local_instr_attrs _sym2090 { "0000000000000000000100000000000000000000000000000000000000000000000000000001000000" , nullptr };

// Shorthand:  ldh_u_s_gY_agXIs18_zero -> ldhC_u_s_gY_agXIs18;
static struct adl_operand _sym2091_operands[] = { {46, 1, ADL_REGISTER, 0, 0, 9, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{200, 0, ADL_REGISTER, 0, 0, 14, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction ldh_u_s_gY_agXIs18_zero
static struct adl_operand _sym2092_operands_operands[] = { {192, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{43, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym2093[] = {
  // ldhC_u_s_gY_agXIs18    (0)
  { "ldhC_u_s_gY_agXIs18", 1, 4, 36, 64,  0x3, { 0x0,0x6f000000,},0, "", 0, 2, 2, 0, 0, 0, _sym2091_operands,0,0,0, 0,0,&_sym2090,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym2094[] = { &_sym310, &_sym88,  (struct enum_fields *) -1,};

// Instruction loop_break_au_Iu25
static vcpu_local_instr_attrs _sym2095 { "0000000000000000000100000000000000000010100000000000000000000000000000000001000000" , nullptr };

// Shorthand:  loop_break_au_Iu25 -> jmp_au_Iu25;
static struct adl_operand _sym2096_operands[] = { {131, 0, 0, 0, 0, 7, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{318, 1, ADL_ABSOLUTE, 2, 0, 11, 0ull, 0x7ffffffull, 0x3ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction loop_break_au_Iu25
static struct adl_operand _sym2097_operands_operands[] = { {131, 0, 0, 0, 0, 7, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{318, 1, ADL_ABSOLUTE, 2, 0, 11, 0ull, 0x7ffffffull, 0x3ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym2098[] = {
  // jmp_au_Iu25    (0)
  { "jmp_au_Iu25", 1, 4, 36, 64,  0x3, { 0x0,0x26000000,},0, "", 0, 2, 2, 0, 1, 0, _sym2096_operands,0,0,1, 0,0,&_sym2095,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym2099[] = { &_sym214, 0,  (struct enum_fields *) -1,};

// Instruction loop_break_cc_Iu25
static vcpu_local_instr_attrs _sym2100 { "0000000000000000000100000000000000000010100000000000000000000000000000000001000000" , nullptr };

// Shorthand:  loop_break_cc_Iu25 -> jmp_cc_Iu25;
static struct adl_operand _sym2101_operands[] = { {132, 0, 0, 0, 0, 7, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{318, 1, ADL_ABSOLUTE, 2, 0, 11, 0ull, 0x7ffffffull, 0x3ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction loop_break_cc_Iu25
static struct adl_operand _sym2102_operands_operands[] = { {132, 0, 0, 0, 0, 7, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{318, 1, ADL_ABSOLUTE, 2, 0, 11, 0ull, 0x7ffffffull, 0x3ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym2103[] = {
  // jmp_cc_Iu25    (0)
  { "jmp_cc_Iu25", 1, 4, 36, 64,  0x3, { 0x0,0x24000000,},0, "", 0, 2, 2, 0, 1, 0, _sym2101_operands,0,0,1, 0,0,&_sym2100,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym2104[] = { &_sym216, 0,  (struct enum_fields *) -1,};

// Instruction mv_aX_I
static vcpu_local_instr_attrs _sym2105 { "0000000000000000001000000000000000000000000000000000000000000000000000000001000000" , nullptr };

// Instruction mv_aX_I
static struct adl_operand _sym2106_operands_operands[] = { {56, 0, ADL_REGISTER, 0, 0, 5, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{225, 1, ADL_ABSOLUTE, 0, 0, 14, 0ull, 0x3fffffull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym2107[] = { &_sym86, 0,  (struct enum_fields *) -1,};

// Instruction nop_c
static vcpu_local_instr_attrs _sym2108 { "0000000000000000000010000000000000001000000000000000000000000000000000000001000000" , nullptr };

// Instruction nop_c
static struct enum_fields *_sym2110[] = {  (struct enum_fields *) -1,};

// Instruction nop_c_syn
static vcpu_local_instr_attrs _sym2111 { "0000000000000000000010000000000000001000000000000000000000000000000000000001000000" , nullptr };

// Shorthand:  nop_c_syn -> nop_c;

// Instruction nop_c_syn
static struct adl_opcode _sym2114[] = {
  // nop_c    (0)
  { "nop_c", 1, 4, 36, 64,  0x3, { },0, "", 0, 0, 0, 0, 0, 0, 0,0,0,0, 0,0,&_sym2111,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym2115[] = {  (struct enum_fields *) -1,};

// Instruction setC_loop_ITER
static vcpu_local_instr_attrs _sym2116 { "0000000000000000000100000000000000000010000000000000000000000000000000000001000000" , nullptr };

// Instruction setC_loop_ITER
static struct adl_operand _sym2117_operands_operands[] = { {126, 0, 0, 0, 0, 20, 0ull, 0xffffull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym2118[] = { 0, 0,  (struct enum_fields *) -1,};

// Instruction setC_loop_ITER_set
adl_instr_attr_val _sym2119[] = { { instr_opC,  0, 0 }, { instr_loop,  0, 0 }, { instr_inst,  0, "set_loop_Iu11_syn" }, { instr_opCB,  0, 0 }, { instr_vcpu2,  0, 0 }, { -1, 0, 0 } };
static vcpu_local_instr_attrs _sym2120 { "0000000000000000000100000100000000100010000000000000000000000000000000000001000000" , _sym2119 };

// Shorthand:  setC_loop_ITER_set -> setC_loop_ITER;

static bfd_uint64_t _sym2122_modifier (const expressionS *operands, unsigned __cia ATTRIBUTE_UNUSED) { return (C_ITER_CNT_1_checker((operands[0].X_add_number),FALSE)) - 1; }

static int _sym2122_mod_indices[] = { 0,  -1 };
static struct adl_operand _sym2121_operands[] = { {126, -1, 0, 0, 0, 0, 0, 0, 0, _sym2122_modifier, _sym2122_mod_indices, 0, 0,0, -1,-1,0}, };

// Instruction setC_loop_ITER_set
static struct adl_operand _sym2123_operands_operands[] = { {127, 0, 0, 0, 0, 0, 0ull, 0x1ffffull, 0ull, 0, 0, 0,C_ITER_CNT_1_checker, 0,-1,-1,0}, };
static struct adl_opcode _sym2124[] = {
  // setC_loop_ITER    (0)
  { "setC_loop_ITER", 1, 4, 36, 64,  0x3, { 0x0,0xa000000,},0, "", 0, 1, 1, 0, 0, 0, _sym2121_operands,0,0,0, 0,0,&_sym2120,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym2125[] = { 0,  (struct enum_fields *) -1,};

// Instruction setC_loop_ITER_setC
adl_instr_attr_val _sym2126[] = { { instr_opC,  0, 0 }, { instr_loop,  0, 0 }, { instr_inst,  0, "set_loop_Iu11" }, { instr_opCB,  0, 0 }, { instr_vcpu2,  0, 0 }, { -1, 0, 0 } };
static vcpu_local_instr_attrs _sym2127 { "0000000000000000000100000100000000100010000000000000000000000000000000000001000000" , _sym2126 };

// Shorthand:  setC_loop_ITER_setC -> setC_loop_ITER;

static bfd_uint64_t _sym2129_modifier (const expressionS *operands, unsigned __cia ATTRIBUTE_UNUSED) { return (C_ITER_CNT_1_checker((operands[0].X_add_number),FALSE)) - 1; }

static int _sym2129_mod_indices[] = { 0,  -1 };
static struct adl_operand _sym2128_operands[] = { {126, -1, 0, 0, 0, 0, 0, 0, 0, _sym2129_modifier, _sym2129_mod_indices, 0, 0,0, -1,-1,0}, };

// Instruction setC_loop_ITER_setC
static struct adl_operand _sym2130_operands_operands[] = { {127, 0, 0, 0, 0, 0, 0ull, 0x1ffffull, 0ull, 0, 0, 0,C_ITER_CNT_1_checker, 0,-1,-1,0}, };
static struct adl_opcode _sym2131[] = {
  // setC_loop_ITER    (0)
  { "setC_loop_ITER", 1, 4, 36, 64,  0x3, { 0x0,0xa000000,},0, "", 0, 1, 1, 0, 0, 0, _sym2128_operands,0,0,0, 0,0,&_sym2127,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym2132[] = { 0,  (struct enum_fields *) -1,};

// Instruction setC_loop_aX_INSTR_set_loop_asX_Lb_Le
static vcpu_local_instr_attrs _sym2133 { "0000000000000000000010000000000000000010001000000000000000000000000000000001000000" , nullptr };

// Shorthand:  setC_loop_aX_INSTR_set_loop_asX_Lb_Le -> setC_loop_agX_INSTR;

static bfd_uint64_t _sym2135_modifier (const expressionS *operands, unsigned __cia ATTRIBUTE_UNUSED) { return ( ((operands[2].X_add_number) >> 2) - ((operands[1].X_add_number) >> 2) ) / 2; }

static int _sym2135_mod_indices[] = { 1, 2,  -1 };
static struct adl_operand _sym2134_operands[] = { {124, -1, 0, 0, 0, 0, 0, 0, 0, _sym2135_modifier, _sym2135_mod_indices, 0, 0,0, -1,-1,0},{51, 0, ADL_REGISTER, 0, 0, 31, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction setC_loop_aX_INSTR_set_loop_asX_Lb_Le
static struct adl_operand _sym2136_operands_operands[] = { {43, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{316, 1, 0, 2, 0, 0, 0ull, 0x7ffffffull, 0x3ull, 0, 0, 0, 0, 0,-1,-1,0},{317, 2, 0, 2, 0, 0, 0ull, 0x7ffffffull, 0x3ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym2137[] = {
  // setC_loop_agX_INSTR    (0)
  { "setC_loop_agX_INSTR", 1, 4, 36, 64,  0x3, { 0x0,0xc000000,},0, "", 0, 2, 2, 0, 0, 0, _sym2134_operands,0,0,0, 0,0,&_sym2133,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym2138[] = { &_sym88, 0, 0,  (struct enum_fields *) -1,};

// Instruction setC_loop_agX_INSTR
static vcpu_local_instr_attrs _sym2139 { "0000000000000000000010000000000000000010000000000000000000000000000000000001000000" , nullptr };

// Instruction setC_loop_agX_INSTR
static struct adl_operand _sym2140_operands_operands[] = { {124, 0, 0, 0, 0, 10, 0ull, 0x3ffull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{51, 1, ADL_REGISTER, 0, 0, 31, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym2141[] = { 0, 0, &_sym100,  (struct enum_fields *) -1,};

// Instruction setC_loop_agX_INSTR_syn
static vcpu_local_instr_attrs _sym2142 { "0000000000000000000010000000000000000010000000000000000000000000000000000001000000" , nullptr };

// Shorthand:  setC_loop_agX_INSTR_syn -> setC_loop_agX_INSTR;

static bfd_uint64_t _sym2144_modifier (const expressionS *operands, unsigned __cia ATTRIBUTE_UNUSED) { return (C_INSTR_CNT_1_checker((operands[1].X_add_number),FALSE)) - 1; }

static int _sym2144_mod_indices[] = { 1,  -1 };
static struct adl_operand _sym2143_operands[] = { {124, -1, 0, 0, 0, 0, 0, 0, 0, _sym2144_modifier, _sym2144_mod_indices, 0, 0,0, -1,-1,0},{51, 0, ADL_REGISTER, 0, 0, 31, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction setC_loop_agX_INSTR_syn
static struct adl_operand _sym2145_operands_operands[] = { {43, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{125, 1, 0, 0, 0, 0, 0ull, 0x7ffull, 0ull, 0, 0, 0,C_INSTR_CNT_1_checker, 0,-1,-1,0}, };
static struct adl_opcode _sym2146[] = {
  // setC_loop_agX_INSTR    (0)
  { "setC_loop_agX_INSTR", 1, 4, 36, 64,  0x3, { 0x0,0xc000000,},0, "", 0, 2, 2, 0, 0, 0, _sym2143_operands,0,0,0, 0,0,&_sym2142,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym2147[] = { &_sym88, 0,  (struct enum_fields *) -1,};

// Instruction set_VRArange1_rX_BEGIN_END
static vcpu_local_instr_attrs _sym2148 { "0000000000000000000010000000000000000000000000000000000000000000000000000001000000" , nullptr };

// Instruction set_VRArange1_rX_BEGIN_END
static struct adl_operand _sym2149_operands_operands[] = { {439, 0, 0, 0, 0, 33, 0ull, 0x7ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{122, 1, 0, 0, 0, 8, 0ull, 0x7ffull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{123, 2, 0, 0, 0, 22, 0ull, 0x7ffull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym2150[] = { &_sym436, 0, 0,  (struct enum_fields *) -1,};

// Instruction set_VRArange2_rX_BEGIN_END
static vcpu_local_instr_attrs _sym2151 { "0000000000000000000010000000000000000000000000000000000000000000000000000001000000" , nullptr };

// Instruction set_VRArange2_rX_BEGIN_END
static struct adl_operand _sym2152_operands_operands[] = { {439, 0, 0, 0, 0, 33, 0ull, 0x7ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{122, 1, 0, 0, 0, 8, 0ull, 0x7ffull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{123, 2, 0, 0, 0, 22, 0ull, 0x7ffull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym2153[] = { &_sym436, 0, 0,  (struct enum_fields *) -1,};

// Instruction set_loop_ITER_INSTR
static vcpu_local_instr_attrs _sym2154 { "0000000000000000000010000000000000000010000000000000000000000000000000000001000000" , nullptr };

// Instruction set_loop_ITER_INSTR
static struct adl_operand _sym2155_operands_operands[] = { {124, 0, 0, 0, 0, 10, 0ull, 0x3ffull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{126, 1, 0, 0, 0, 20, 0ull, 0xffffull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym2156[] = { 0, 0, 0,  (struct enum_fields *) -1,};

// Instruction set_loop_ITER_INSTR_set_loop_I_Lb_Le
static vcpu_local_instr_attrs _sym2157 { "0000000000000000000010000000000000000010001000000000000000000000000000000001000000" , nullptr };

// Shorthand:  set_loop_ITER_INSTR_set_loop_I_Lb_Le -> set_loop_ITER_INSTR;

static bfd_uint64_t _sym2159_modifier (const expressionS *operands, unsigned __cia ATTRIBUTE_UNUSED) { return ( ((operands[2].X_add_number) >> 2) - ((operands[1].X_add_number) >> 2) ) / 2; }

static int _sym2159_mod_indices[] = { 1, 2,  -1 };

static bfd_uint64_t _sym2160_modifier (const expressionS *operands, unsigned __cia ATTRIBUTE_UNUSED) { return (C_ITER_CNT_1_checker((operands[0].X_add_number),FALSE)) - 1; }

static int _sym2160_mod_indices[] = { 0,  -1 };
static struct adl_operand _sym2158_operands[] = { {124, -1, 0, 0, 0, 0, 0, 0, 0, _sym2159_modifier, _sym2159_mod_indices, 0, 0,0, -1,-1,0},{126, -1, 0, 0, 0, 0, 0, 0, 0, _sym2160_modifier, _sym2160_mod_indices, 0, 0,0, -1,-1,0}, };

// Instruction set_loop_ITER_INSTR_set_loop_I_Lb_Le
static struct adl_operand _sym2161_operands_operands[] = { {127, 0, 0, 0, 0, 0, 0ull, 0x1ffffull, 0ull, 0, 0, 0,C_ITER_CNT_1_checker, 0,-1,-1,0},{316, 1, 0, 2, 0, 0, 0ull, 0x7ffffffull, 0x3ull, 0, 0, 0, 0, 0,-1,-1,0},{317, 2, 0, 2, 0, 0, 0ull, 0x7ffffffull, 0x3ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym2162[] = {
  // set_loop_ITER_INSTR    (0)
  { "set_loop_ITER_INSTR", 1, 4, 36, 64,  0x3, { 0x0,0x8000000,},0, "", 0, 2, 2, 0, 0, 0, _sym2158_operands,0,0,0, 0,0,&_sym2157,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym2163[] = { 0, 0, 0,  (struct enum_fields *) -1,};

// Instruction set_loop_ITER_INSTR_syn
static vcpu_local_instr_attrs _sym2164 { "0000000000000000000010000000000000000010000000000000000000000000000000000001000000" , nullptr };

// Shorthand:  set_loop_ITER_INSTR_syn -> set_loop_ITER_INSTR;

static bfd_uint64_t _sym2166_modifier (const expressionS *operands, unsigned __cia ATTRIBUTE_UNUSED) { return (C_INSTR_CNT_1_checker((operands[1].X_add_number),FALSE)) - 1; }

static int _sym2166_mod_indices[] = { 1,  -1 };

static bfd_uint64_t _sym2167_modifier (const expressionS *operands, unsigned __cia ATTRIBUTE_UNUSED) { return (C_ITER_CNT_1_checker((operands[0].X_add_number),FALSE)) - 1; }

static int _sym2167_mod_indices[] = { 0,  -1 };
static struct adl_operand _sym2165_operands[] = { {124, -1, 0, 0, 0, 0, 0, 0, 0, _sym2166_modifier, _sym2166_mod_indices, 0, 0,0, -1,-1,0},{126, -1, 0, 0, 0, 0, 0, 0, 0, _sym2167_modifier, _sym2167_mod_indices, 0, 0,0, -1,-1,0}, };

// Instruction set_loop_ITER_INSTR_syn
static struct adl_operand _sym2168_operands_operands[] = { {127, 0, 0, 0, 0, 0, 0ull, 0x1ffffull, 0ull, 0, 0, 0,C_ITER_CNT_1_checker, 0,-1,-1,0},{125, 1, 0, 0, 0, 0, 0ull, 0x7ffull, 0ull, 0, 0, 0,C_INSTR_CNT_1_checker, 0,-1,-1,0}, };
static struct adl_opcode _sym2169[] = {
  // set_loop_ITER_INSTR    (0)
  { "set_loop_ITER_INSTR", 1, 4, 36, 64,  0x3, { 0x0,0x8000000,},0, "", 0, 2, 2, 0, 0, 0, _sym2165_operands,0,0,0, 0,0,&_sym2164,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym2170[] = { 0, 0,  (struct enum_fields *) -1,};

// Instruction set_loop_aX_INSTR_set_loop_asX_Lb_Le
adl_instr_attr_val _sym2171[] = { { instr_opC,  0, 0 }, { instr_loop_label,  0, 0 }, { instr_loop,  0, 0 }, { instr_inst,  0, "setB_loop_agX_INSTR_set_loop_asX_Lb_Le" }, { instr_opCB,  0, 0 }, { instr_vcpu1,  0, 0 }, { -1, 0, 0 } };
static vcpu_local_instr_attrs _sym2172 { "0000000000000000000010000100000000100010001000000000000000000000000000000001000000" , _sym2171 };

// Shorthand:  set_loop_aX_INSTR_set_loop_asX_Lb_Le -> setC_loop_agX_INSTR;

static bfd_uint64_t _sym2174_modifier (const expressionS *operands, unsigned __cia ATTRIBUTE_UNUSED) { return ( ((operands[2].X_add_number) >> 2) - ((operands[1].X_add_number) >> 2) ) / 2; }

static int _sym2174_mod_indices[] = { 1, 2,  -1 };
static struct adl_operand _sym2173_operands[] = { {124, -1, 0, 0, 0, 0, 0, 0, 0, _sym2174_modifier, _sym2174_mod_indices, 0, 0,0, -1,-1,0},{51, 0, ADL_REGISTER, 0, 0, 31, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction set_loop_aX_INSTR_set_loop_asX_Lb_Le
static struct adl_operand _sym2175_operands_operands[] = { {43, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{316, 1, 0, 2, 0, 0, 0ull, 0x7ffffffull, 0x3ull, 0, 0, 0, 0, 0,-1,-1,0},{317, 2, 0, 2, 0, 0, 0ull, 0x7ffffffull, 0x3ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym2176[] = {
  // setC_loop_agX_INSTR    (0)
  { "setC_loop_agX_INSTR", 1, 4, 36, 64,  0x3, { 0x0,0xc000000,},0, "", 0, 2, 2, 0, 0, 0, _sym2173_operands,0,0,0, 0,0,&_sym2172,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym2177[] = { &_sym88, 0, 0,  (struct enum_fields *) -1,};

// Instruction set_loop_agX_INSTR_syn
adl_instr_attr_val _sym2178[] = { { instr_opC,  0, 0 }, { instr_loop,  0, 0 }, { instr_inst,  0, "setB_loop_agX_INSTR_syn_set" }, { instr_opCB,  0, 0 }, { instr_vcpu1,  0, 0 }, { -1, 0, 0 } };
static vcpu_local_instr_attrs _sym2179 { "0000000000000000000010000100000000100010000000000000000000000000000000000001000000" , _sym2178 };

// Shorthand:  set_loop_agX_INSTR_syn -> setC_loop_agX_INSTR;

static bfd_uint64_t _sym2181_modifier (const expressionS *operands, unsigned __cia ATTRIBUTE_UNUSED) { return (C_INSTR_CNT_1_checker((operands[1].X_add_number),FALSE)) - 1; }

static int _sym2181_mod_indices[] = { 1,  -1 };
static struct adl_operand _sym2180_operands[] = { {124, -1, 0, 0, 0, 0, 0, 0, 0, _sym2181_modifier, _sym2181_mod_indices, 0, 0,0, -1,-1,0},{51, 0, ADL_REGISTER, 0, 0, 31, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction set_loop_agX_INSTR_syn
static struct adl_operand _sym2182_operands_operands[] = { {43, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{125, 1, 0, 0, 0, 0, 0ull, 0x7ffull, 0ull, 0, 0, 0,C_INSTR_CNT_1_checker, 0,-1,-1,0}, };
static struct adl_opcode _sym2183[] = {
  // setC_loop_agX_INSTR    (0)
  { "setC_loop_agX_INSTR", 1, 4, 36, 64,  0x3, { 0x0,0xc000000,},0, "", 0, 2, 2, 0, 0, 0, _sym2180_operands,0,0,0, 0,0,&_sym2179,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym2184[] = { &_sym88, 0,  (struct enum_fields *) -1,};

// Instruction set_range_aY_agX_I
static vcpu_local_instr_attrs _sym2185 { "0000000000000000001000000000000000000000000000000000000000000000000000000001000000" , nullptr };

// Instruction set_range_aY_agX_I
static struct adl_operand _sym2186_operands_operands[] = { {77, 0, ADL_REGISTER, 0, 0, 6, 0ull, 0x3ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{47, 1, ADL_REGISTER, 0, 0, 8, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{225, 2, ADL_ABSOLUTE, 0, 0, 14, 0ull, 0x3fffffull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym2187[] = { &_sym144, &_sym88, 0,  (struct enum_fields *) -1,};

// Instruction set_range_aZ_agX_gY
static vcpu_local_instr_attrs _sym2188 { "0000000000000000000010000000000000000000000000000000000000000000000000000001000000" , nullptr };

// Instruction set_range_aZ_agX_gY
static struct adl_operand _sym2189_operands_operands[] = { {77, 0, ADL_REGISTER, 0, 0, 6, 0ull, 0x3ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{47, 1, ADL_REGISTER, 0, 0, 8, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{200, 2, ADL_REGISTER, 0, 0, 14, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym2190[] = { &_sym144, &_sym88, &_sym310,  (struct enum_fields *) -1,};

// Instruction stC_agX_Is18
static vcpu_local_instr_attrs _sym2191 { "0000000000000000000100000000000000000000000000000000000000000000000000000001000000" , nullptr };

// Instruction stC_agX_Is18
static struct adl_operand _sym2192_operands_operands[] = { {46, 0, ADL_REGISTER, 0, 0, 9, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{231, 1, ADL_EXT_SIGNED, 0, 0, 18, ((bfd_int64_t)18446744073709420545ull-1), 262143ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym2193[] = { &_sym88, 0,  (struct enum_fields *) -1,};

// Instruction stC_agX_Is18_gY
static vcpu_local_instr_attrs _sym2194 { "0000000000000000000100000000000000000000000000000000000000000000000000000001000000" , nullptr };

// Instruction stC_agX_Is18_gY
static struct adl_operand _sym2195_operands_operands[] = { {46, 0, ADL_REGISTER, 0, 0, 9, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{231, 1, ADL_EXT_SIGNED, 0, 0, 18, ((bfd_int64_t)18446744073709420545ull-1), 262143ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{200, 2, ADL_REGISTER, 0, 0, 14, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym2196[] = { &_sym88, 0, &_sym310,  (struct enum_fields *) -1,};

// Instruction stC_agX_Is18_gY_zero
static vcpu_local_instr_attrs _sym2197 { "0000000000000000000100000000000000000000000000000000000000000000000000000001000000" , nullptr };

// Shorthand:  stC_agX_Is18_gY_zero -> stC_agX_Is18_gY;
static struct adl_operand _sym2198_operands[] = { {46, 1, ADL_REGISTER, 0, 0, 9, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{200, 0, ADL_REGISTER, 0, 0, 14, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction stC_agX_Is18_gY_zero
static struct adl_operand _sym2199_operands_operands[] = { {192, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{43, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym2200[] = {
  // stC_agX_Is18_gY    (0)
  { "stC_agX_Is18_gY", 1, 4, 36, 64,  0x3, { 0x0,0x76000000,},0, "", 0, 2, 2, 0, 0, 0, _sym2198_operands,0,0,0, 0,0,&_sym2197,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym2201[] = { &_sym310, &_sym88,  (struct enum_fields *) -1,};

// Instruction stC_agX_Is18_u_gY
static vcpu_local_instr_attrs _sym2202 { "0000000000000000000100000000000000000000000000000000000000000000000000000001000000" , nullptr };

// Instruction stC_agX_Is18_u_gY
static struct adl_operand _sym2203_operands_operands[] = { {46, 0, ADL_REGISTER, 0, 0, 9, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{231, 1, ADL_EXT_SIGNED, 0, 0, 18, ((bfd_int64_t)18446744073709420545ull-1), 262143ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{200, 2, ADL_REGISTER, 0, 0, 14, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym2204[] = { &_sym88, 0, &_sym310,  (struct enum_fields *) -1,};

// Instruction stC_agX_Is18_u_gY_st
adl_instr_attr_val _sym2205[] = { { instr_opC,  0, 0 }, { instr_inst,  0, "st_agY_Is9_u_gX_line1_wide_imm_st" }, { instr_opCS,  0, 0 }, { instr_vcpu2,  0, 0 }, { -1, 0, 0 } };
static vcpu_local_instr_attrs _sym2206 { "0000000000000000000100000000010000100000000000000000000000000000000000000001000000" , _sym2205 };

// Shorthand:  stC_agX_Is18_u_gY_st -> stC_agX_Is18_u_gY;
static struct adl_operand _sym2207_operands[] = { {46, 0, ADL_REGISTER, 0, 0, 9, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{200, 2, ADL_REGISTER, 0, 0, 14, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{231, 1, ADL_EXT_SIGNED, 0, 0, 18, ((bfd_int64_t)18446744073709420545ull-1), 262143ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction stC_agX_Is18_u_gY_st
static struct adl_operand _sym2208_operands_operands[] = { {43, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{231, 1, ADL_EXT_SIGNED, 0, 0, 18, ((bfd_int64_t)18446744073709420545ull-1), 262143ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{192, 2, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym2209[] = {
  // stC_agX_Is18_u_gY    (0)
  { "stC_agX_Is18_u_gY", 1, 4, 36, 64,  0x3, { 0x0,0x75000000,},0, "", 0, 3, 3, 0, 0, 0, _sym2207_operands,0,0,0, 0,0,&_sym2206,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym2210[] = { &_sym88, 0, &_sym310,  (struct enum_fields *) -1,};

// Instruction stC_agX_Is18_u_gY_st_zero
static vcpu_local_instr_attrs _sym2211 { "0000000000000000000100000000000000000000000000000000000000000000000000000001000000" , nullptr };

// Shorthand:  stC_agX_Is18_u_gY_st_zero -> stC_agX_Is18_u_gY;
static struct adl_operand _sym2212_operands[] = { {46, 1, ADL_REGISTER, 0, 0, 9, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{200, 0, ADL_REGISTER, 0, 0, 14, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction stC_agX_Is18_u_gY_st_zero
static struct adl_operand _sym2213_operands_operands[] = { {192, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{43, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym2214[] = {
  // stC_agX_Is18_u_gY    (0)
  { "stC_agX_Is18_u_gY", 1, 4, 36, 64,  0x3, { 0x0,0x75000000,},0, "", 0, 2, 2, 0, 0, 0, _sym2212_operands,0,0,0, 0,0,&_sym2211,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym2215[] = { &_sym310, &_sym88,  (struct enum_fields *) -1,};

// Instruction stC_agX_Is18_u_gY_zero
static vcpu_local_instr_attrs _sym2216 { "0000000000000000000100000000000000000000000000000000000000000000000000000001000000" , nullptr };

// Shorthand:  stC_agX_Is18_u_gY_zero -> stC_agX_Is18_u_gY;
static struct adl_operand _sym2217_operands[] = { {46, 1, ADL_REGISTER, 0, 0, 9, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{200, 0, ADL_REGISTER, 0, 0, 14, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction stC_agX_Is18_u_gY_zero
static struct adl_operand _sym2218_operands_operands[] = { {192, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{43, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym2219[] = {
  // stC_agX_Is18_u_gY    (0)
  { "stC_agX_Is18_u_gY", 1, 4, 36, 64,  0x3, { 0x0,0x75000000,},0, "", 0, 2, 2, 0, 0, 0, _sym2217_operands,0,0,0, 0,0,&_sym2216,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym2220[] = { &_sym310, &_sym88,  (struct enum_fields *) -1,};

// Instruction stC_agX_Is18_zero
static vcpu_local_instr_attrs _sym2221 { "0000000000000000000100000000000000000000000000000000000000000000000000000001000000" , nullptr };

// Shorthand:  stC_agX_Is18_zero -> stC_agX_Is18;
static struct adl_operand _sym2222_operands[] = { {46, 0, ADL_REGISTER, 0, 0, 9, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction stC_agX_Is18_zero
static struct adl_operand _sym2223_operands_operands[] = { {43, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym2224[] = {
  // stC_agX_Is18    (0)
  { "stC_agX_Is18", 1, 4, 36, 64,  0x3, { 0x0,0x71000000,},0, "", 0, 1, 1, 0, 0, 0, _sym2222_operands,0,0,0, 0,0,&_sym2221,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym2225[] = { &_sym88,  (struct enum_fields *) -1,};

// Instruction stC_agY_spIs21
static vcpu_local_instr_attrs _sym2226 { "0001000000000000000100000000000000000000000000000000000000000000000000000001000000" , nullptr };

// Instruction stC_agY_spIs21
static struct adl_operand _sym2227_operands_operands[] = { {233, 0, ADL_SIGNED, 0, 0, 10, ((bfd_int64_t)18446744073708503041ull-1), 1048575ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{61, 1, ADL_REGISTER, 0, 0, 13, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym2228[] = { 0, &_sym116,  (struct enum_fields *) -1,};

// Instruction stC_agY_spIs21_zero
static vcpu_local_instr_attrs _sym2229 { "0001000000000000000100000000000000000000000000000000000000000000000000000001000000" , nullptr };

// Shorthand:  stC_agY_spIs21_zero -> stC_agY_spIs21;
static struct adl_operand _sym2230_operands[] = { {61, 0, ADL_REGISTER, 0, 0, 13, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction stC_agY_spIs21_zero
static struct adl_operand _sym2231_operands_operands[] = { {59, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym2232[] = {
  // stC_agY_spIs21    (0)
  { "stC_agY_spIs21", 1, 4, 36, 64,  0x3, { 0x0,0x76800000,},0, "", 0, 1, 1, 0, 0, 0, _sym2230_operands,0,0,0, 0,0,&_sym2229,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym2233[] = { &_sym116,  (struct enum_fields *) -1,};

// Instruction stC_sp_Is21_u_agY
static vcpu_local_instr_attrs _sym2234 { "0001000000000000000100000000000000000000000000000000000000000000000000000001000000" , nullptr };

// Instruction stC_sp_Is21_u_agY
static struct adl_operand _sym2235_operands_operands[] = { {233, 0, ADL_SIGNED, 0, 0, 10, ((bfd_int64_t)18446744073708503041ull-1), 1048575ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{61, 1, ADL_REGISTER, 0, 0, 13, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym2236[] = { 0, &_sym116,  (struct enum_fields *) -1,};

// Instruction stC_sp_Is21_u_agY_st
adl_instr_attr_val _sym2237[] = { { instr_opC,  0, 0 }, { instr_inst,  0, "st_u_sp_Is10_gX" }, { instr_opCS,  0, 0 }, { instr_vcpu2,  0, 0 }, { param_STACK_OFFSET,  0, 0 }, { -1, 0, 0 } };
static vcpu_local_instr_attrs _sym2238 { "0001000000000000000100000000010000100000000000000000000000000000000000000001000000" , _sym2237 };

// Shorthand:  stC_sp_Is21_u_agY_st -> stC_sp_Is21_u_agY;
static struct adl_operand _sym2239_operands[] = { {233, 0, ADL_SIGNED, 0, 0, 10, ((bfd_int64_t)18446744073708503041ull-1), 1048575ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{61, 1, ADL_REGISTER, 0, 0, 13, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction stC_sp_Is21_u_agY_st
static struct adl_operand _sym2240_operands_operands[] = { {232, 0, ADL_SIGNED, 0, 0, 0, ((bfd_int64_t)18446744073708503041ull-1), 1048575ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{59, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym2241[] = {
  // stC_sp_Is21_u_agY    (0)
  { "stC_sp_Is21_u_agY", 1, 4, 36, 64,  0x3, { 0x0,0x75800000,},0, "", 0, 2, 2, 0, 0, 0, _sym2239_operands,0,0,0, 0,0,&_sym2238,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym2242[] = { 0, &_sym116,  (struct enum_fields *) -1,};

// Instruction stC_sp_Is21_u_agY_st_zero
static vcpu_local_instr_attrs _sym2243 { "0001000000000000000100000000000000000000000000000000000000000000000000000001000000" , nullptr };

// Shorthand:  stC_sp_Is21_u_agY_st_zero -> stC_sp_Is21_u_agY;
static struct adl_operand _sym2244_operands[] = { {61, 0, ADL_REGISTER, 0, 0, 13, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction stC_sp_Is21_u_agY_st_zero
static struct adl_operand _sym2245_operands_operands[] = { {59, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym2246[] = {
  // stC_sp_Is21_u_agY    (0)
  { "stC_sp_Is21_u_agY", 1, 4, 36, 64,  0x3, { 0x0,0x75800000,},0, "", 0, 1, 1, 0, 0, 0, _sym2244_operands,0,0,0, 0,0,&_sym2243,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym2247[] = { &_sym116,  (struct enum_fields *) -1,};

// Instruction stC_sp_Is21_u_agY_zero
static vcpu_local_instr_attrs _sym2248 { "0001000000000000000100000000000000000000000000000000000000000000000000000001000000" , nullptr };

// Shorthand:  stC_sp_Is21_u_agY_zero -> stC_sp_Is21_u_agY;
static struct adl_operand _sym2249_operands[] = { {61, 0, ADL_REGISTER, 0, 0, 13, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction stC_sp_Is21_u_agY_zero
static struct adl_operand _sym2250_operands_operands[] = { {59, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym2251[] = {
  // stC_sp_Is21_u_agY    (0)
  { "stC_sp_Is21_u_agY", 1, 4, 36, 64,  0x3, { 0x0,0x75800000,},0, "", 0, 1, 1, 0, 0, 0, _sym2249_operands,0,0,0, 0,0,&_sym2248,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym2252[] = { &_sym116,  (struct enum_fields *) -1,};

// Instruction stC_u_agY_spIs21
static vcpu_local_instr_attrs _sym2253 { "0001000000000000000100000000000000000000000000000000000000000000000000000001000000" , nullptr };

// Instruction stC_u_agY_spIs21
static struct adl_operand _sym2254_operands_operands[] = { {233, 0, ADL_SIGNED, 0, 0, 10, ((bfd_int64_t)18446744073708503041ull-1), 1048575ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{61, 1, ADL_REGISTER, 0, 0, 13, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym2255[] = { 0, &_sym116,  (struct enum_fields *) -1,};

// Instruction stC_u_agY_spIs21_zero
static vcpu_local_instr_attrs _sym2256 { "0001000000000000000100000000000000000000000000000000000000000000000000000001000000" , nullptr };

// Shorthand:  stC_u_agY_spIs21_zero -> stC_u_agY_spIs21;
static struct adl_operand _sym2257_operands[] = { {61, 0, ADL_REGISTER, 0, 0, 13, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction stC_u_agY_spIs21_zero
static struct adl_operand _sym2258_operands_operands[] = { {59, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym2259[] = {
  // stC_u_agY_spIs21    (0)
  { "stC_u_agY_spIs21", 1, 4, 36, 64,  0x3, { 0x0,0x77800000,},0, "", 0, 1, 1, 0, 0, 0, _sym2257_operands,0,0,0, 0,0,&_sym2256,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym2260[] = { &_sym116,  (struct enum_fields *) -1,};

// Instruction stC_u_gY_agXIs18
static vcpu_local_instr_attrs _sym2261 { "0000000000000000000100000000000000000000000000000000000000000000000000000001000000" , nullptr };

// Instruction stC_u_gY_agXIs18
static struct adl_operand _sym2262_operands_operands[] = { {46, 0, ADL_REGISTER, 0, 0, 9, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{231, 1, ADL_EXT_SIGNED, 0, 0, 18, ((bfd_int64_t)18446744073709420545ull-1), 262143ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{200, 2, ADL_REGISTER, 0, 0, 14, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym2263[] = { &_sym88, 0, &_sym310,  (struct enum_fields *) -1,};

// Instruction stC_u_gY_agXIs18_zero
static vcpu_local_instr_attrs _sym2264 { "0000000000000000000100000000000000000000000000000000000000000000000000000001000000" , nullptr };

// Shorthand:  stC_u_gY_agXIs18_zero -> stC_u_gY_agXIs18;
static struct adl_operand _sym2265_operands[] = { {46, 1, ADL_REGISTER, 0, 0, 9, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{200, 0, ADL_REGISTER, 0, 0, 14, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction stC_u_gY_agXIs18_zero
static struct adl_operand _sym2266_operands_operands[] = { {192, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{43, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym2267[] = {
  // stC_u_gY_agXIs18    (0)
  { "stC_u_gY_agXIs18", 1, 4, 36, 64,  0x3, { 0x0,0x77000000,},0, "", 0, 2, 2, 0, 0, 0, _sym2265_operands,0,0,0, 0,0,&_sym2264,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym2268[] = { &_sym310, &_sym88,  (struct enum_fields *) -1,};

// Instruction stC_w_agX_Is18
static vcpu_local_instr_attrs _sym2269 { "0000000000000000000100000000000000000000000000000000000000000000000000000001000000" , nullptr };

// Instruction stC_w_agX_Is18
static struct adl_operand _sym2270_operands_operands[] = { {46, 0, ADL_REGISTER, 0, 0, 9, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{231, 1, ADL_EXT_SIGNED, 0, 0, 18, ((bfd_int64_t)18446744073709420545ull-1), 262143ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym2271[] = { &_sym88, 0,  (struct enum_fields *) -1,};

// Instruction stC_w_agX_Is18_zero
static vcpu_local_instr_attrs _sym2272 { "0000000000000000000100000000000000000000000000000000000000000000000000000001000000" , nullptr };

// Shorthand:  stC_w_agX_Is18_zero -> stC_w_agX_Is18;
static struct adl_operand _sym2273_operands[] = { {46, 0, ADL_REGISTER, 0, 0, 9, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction stC_w_agX_Is18_zero
static struct adl_operand _sym2274_operands_operands[] = { {43, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym2275[] = {
  // stC_w_agX_Is18    (0)
  { "stC_w_agX_Is18", 1, 4, 36, 64,  0x3, { 0x0,0x73000000,},0, "", 0, 1, 1, 0, 0, 0, _sym2273_operands,0,0,0, 0,0,&_sym2272,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym2276[] = { &_sym88,  (struct enum_fields *) -1,};

// Instruction st_agX_Is18
adl_instr_attr_val _sym2277[] = { { instr_opC,  0, 0 }, { instr_inst,  0, "st_line_agX_is9_line1_wide_imm" }, { instr_opCA,  0, 0 }, { instr_vcpu2,  0, 0 }, { -1, 0, 0 } };
static vcpu_local_instr_attrs _sym2278 { "0000000000000000000100000001000000100000000000000000000000000000000000000001000000" , _sym2277 };

// Shorthand:  st_agX_Is18 -> stC_agX_Is18;
static struct adl_operand _sym2279_operands[] = { {46, 0, ADL_REGISTER, 0, 0, 9, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{231, 1, ADL_EXT_SIGNED, 0, 0, 18, ((bfd_int64_t)18446744073709420545ull-1), 262143ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction st_agX_Is18
static struct adl_operand _sym2280_operands_operands[] = { {43, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{231, 1, ADL_EXT_SIGNED, 0, 0, 18, ((bfd_int64_t)18446744073709420545ull-1), 262143ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym2281[] = {
  // stC_agX_Is18    (0)
  { "stC_agX_Is18", 1, 4, 36, 64,  0x3, { 0x0,0x71000000,},0, "", 0, 2, 2, 0, 0, 0, _sym2279_operands,0,0,0, 0,0,&_sym2278,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym2282[] = { &_sym88, 0,  (struct enum_fields *) -1,};

// Instruction st_agX_Is18_zero
static vcpu_local_instr_attrs _sym2283 { "0000000000000000000100000000000000000000000000000000000000000000000000000001000000" , nullptr };

// Shorthand:  st_agX_Is18_zero -> stC_agX_Is18;
static struct adl_operand _sym2284_operands[] = { {46, 0, ADL_REGISTER, 0, 0, 9, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction st_agX_Is18_zero
static struct adl_operand _sym2285_operands_operands[] = { {43, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym2286[] = {
  // stC_agX_Is18    (0)
  { "stC_agX_Is18", 1, 4, 36, 64,  0x3, { 0x0,0x71000000,},0, "", 0, 1, 1, 0, 0, 0, _sym2284_operands,0,0,0, 0,0,&_sym2283,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym2287[] = { &_sym88,  (struct enum_fields *) -1,};

// Instruction st_gY_aXIs18
adl_instr_attr_val _sym2288[] = { { instr_opC,  0, 0 }, { instr_inst,  0, "st_agY_Is9_gX_line1_wide_imm_st" }, { instr_opCS,  0, 0 }, { instr_vcpu2,  0, 0 }, { -1, 0, 0 } };
static vcpu_local_instr_attrs _sym2289 { "0000000000000000000100000000010000100000000000000000000000000000000000000001000000" , _sym2288 };

// Shorthand:  st_gY_aXIs18 -> stC_agX_Is18_gY;
static struct adl_operand _sym2290_operands[] = { {46, 0, ADL_REGISTER, 0, 0, 9, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{200, 2, ADL_REGISTER, 0, 0, 14, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{231, 1, ADL_EXT_SIGNED, 0, 0, 18, ((bfd_int64_t)18446744073709420545ull-1), 262143ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction st_gY_aXIs18
static struct adl_operand _sym2291_operands_operands[] = { {43, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{231, 1, ADL_EXT_SIGNED, 0, 0, 18, ((bfd_int64_t)18446744073709420545ull-1), 262143ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{192, 2, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym2292[] = {
  // stC_agX_Is18_gY    (0)
  { "stC_agX_Is18_gY", 1, 4, 36, 64,  0x3, { 0x0,0x76000000,},0, "", 0, 3, 3, 0, 0, 0, _sym2290_operands,0,0,0, 0,0,&_sym2289,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym2293[] = { &_sym88, 0, &_sym310,  (struct enum_fields *) -1,};

// Instruction st_gY_aXIs18_zero
static vcpu_local_instr_attrs _sym2294 { "0000000000000000000100000000000000000000000000000000000000000000000000000001000000" , nullptr };

// Shorthand:  st_gY_aXIs18_zero -> stC_agX_Is18_gY;
static struct adl_operand _sym2295_operands[] = { {46, 1, ADL_REGISTER, 0, 0, 9, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{200, 0, ADL_REGISTER, 0, 0, 14, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction st_gY_aXIs18_zero
static struct adl_operand _sym2296_operands_operands[] = { {192, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{43, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym2297[] = {
  // stC_agX_Is18_gY    (0)
  { "stC_agX_Is18_gY", 1, 4, 36, 64,  0x3, { 0x0,0x76000000,},0, "", 0, 2, 2, 0, 0, 0, _sym2295_operands,0,0,0, 0,0,&_sym2294,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym2298[] = { &_sym310, &_sym88,  (struct enum_fields *) -1,};

// Instruction st_gY_spIs21
adl_instr_attr_val _sym2299[] = { { instr_opC,  0, 0 }, { instr_inst,  0, "st_sp_Is10_gX" }, { instr_opCS,  0, 0 }, { instr_vcpu2,  0, 0 }, { param_STACK_OFFSET,  0, 0 }, { -1, 0, 0 } };
static vcpu_local_instr_attrs _sym2300 { "0001000000000000000100000000010000100000000000000000000000000000000000000001000000" , _sym2299 };

// Shorthand:  st_gY_spIs21 -> stC_agY_spIs21;
static struct adl_operand _sym2301_operands[] = { {233, 0, ADL_SIGNED, 0, 0, 10, ((bfd_int64_t)18446744073708503041ull-1), 1048575ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{61, 1, ADL_REGISTER, 0, 0, 13, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction st_gY_spIs21
static struct adl_operand _sym2302_operands_operands[] = { {232, 0, ADL_SIGNED, 0, 0, 0, ((bfd_int64_t)18446744073708503041ull-1), 1048575ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{59, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym2303[] = {
  // stC_agY_spIs21    (0)
  { "stC_agY_spIs21", 1, 4, 36, 64,  0x3, { 0x0,0x76800000,},0, "", 0, 2, 2, 0, 0, 0, _sym2301_operands,0,0,0, 0,0,&_sym2300,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym2304[] = { 0, &_sym116,  (struct enum_fields *) -1,};

// Instruction st_gY_spIs21_zero
static vcpu_local_instr_attrs _sym2305 { "0001000000000000000100000000000000000000000000000000000000000000000000000001000000" , nullptr };

// Shorthand:  st_gY_spIs21_zero -> stC_agY_spIs21;
static struct adl_operand _sym2306_operands[] = { {61, 0, ADL_REGISTER, 0, 0, 13, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction st_gY_spIs21_zero
static struct adl_operand _sym2307_operands_operands[] = { {59, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym2308[] = {
  // stC_agY_spIs21    (0)
  { "stC_agY_spIs21", 1, 4, 36, 64,  0x3, { 0x0,0x76800000,},0, "", 0, 1, 1, 0, 0, 0, _sym2306_operands,0,0,0, 0,0,&_sym2305,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym2309[] = { &_sym116,  (struct enum_fields *) -1,};

// Instruction st_high_agX_Is16_Iu8
static vcpu_local_instr_attrs _sym2310 { "0000000000000000000100000000000000000000000000000000000000000000000000000001000000" , nullptr };

// Instruction st_high_agX_Is16_Iu8
static struct adl_operand _sym2311_operands_operands[] = { {48, 0, ADL_REGISTER, 0, 0, 6, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{251, 1, ADL_SIGNED, 0, 0, 20, ((bfd_int64_t)18446744073709518849ull-1), 32767ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{312, 2, 0, 0, 0, 12, 0ull, 0xffull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym2312[] = { &_sym88, 0, 0,  (struct enum_fields *) -1,};

// Instruction st_high_agX_Is16_Iu8_zero
static vcpu_local_instr_attrs _sym2313 { "0000000000000000000100000000000000000000000000000000000000000000000000000001000000" , nullptr };

// Shorthand:  st_high_agX_Is16_Iu8_zero -> st_high_agX_Is16_Iu8;
static struct adl_operand _sym2314_operands[] = { {48, 0, ADL_REGISTER, 0, 0, 6, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{312, 1, 0, 0, 0, 12, 0ull, 0xffull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction st_high_agX_Is16_Iu8_zero
static struct adl_operand _sym2315_operands_operands[] = { {43, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{311, 1, 0, 0, 0, 0, 0ull, 0xffull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym2316[] = {
  // st_high_agX_Is16_Iu8    (0)
  { "st_high_agX_Is16_Iu8", 1, 4, 36, 64,  0x3, { 0x0,0x94000000,},0, "", 0, 2, 2, 0, 0, 0, _sym2314_operands,0,0,0, 0,0,&_sym2313,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym2317[] = { &_sym88, 0,  (struct enum_fields *) -1,};

// Instruction st_high_agX_Is16_gZ
static vcpu_local_instr_attrs _sym2318 { "0000000000000000000100000000000000000000000000000000000000000000000000000001000000" , nullptr };

// Instruction st_high_agX_Is16_gZ
static struct adl_operand _sym2319_operands_operands[] = { {48, 0, ADL_REGISTER, 0, 0, 6, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{251, 1, ADL_SIGNED, 0, 0, 20, ((bfd_int64_t)18446744073709518849ull-1), 32767ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{210, 2, ADL_REGISTER, 0, 0, 14, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym2320[] = { &_sym88, 0, &_sym332,  (struct enum_fields *) -1,};

// Instruction st_high_agX_Is16_gZ_zero
static vcpu_local_instr_attrs _sym2321 { "0000000000000000000100000000000000000000000000000000000000000000000000000001000000" , nullptr };

// Shorthand:  st_high_agX_Is16_gZ_zero -> st_high_agX_Is16_gZ;
static struct adl_operand _sym2322_operands[] = { {48, 0, ADL_REGISTER, 0, 0, 6, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{210, 1, ADL_REGISTER, 0, 0, 14, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction st_high_agX_Is16_gZ_zero
static struct adl_operand _sym2323_operands_operands[] = { {43, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{204, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym2324[] = {
  // st_high_agX_Is16_gZ    (0)
  { "st_high_agX_Is16_gZ", 1, 4, 36, 64,  0x3, { 0x0,0x94100000,},0, "", 0, 2, 2, 0, 0, 0, _sym2322_operands,0,0,0, 0,0,&_sym2321,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym2325[] = { &_sym88, &_sym332,  (struct enum_fields *) -1,};

// Instruction st_high_agX_agY_Iu8_minus
static vcpu_local_instr_attrs _sym2326 { "0000000000000000000100000000000000000000000000000000000000000000000000000001000000" , nullptr };

// Instruction st_high_agX_agY_Iu8_minus
static struct adl_operand _sym2327_operands_operands[] = { {48, 0, ADL_REGISTER, 0, 0, 6, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{64, 1, ADL_REGISTER, 0, 0, 31, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{312, 2, 0, 0, 0, 12, 0ull, 0xffull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym2328[] = { &_sym88, &_sym116, 0,  (struct enum_fields *) -1,};

// Instruction st_high_agX_agY_Iu8_plus
static vcpu_local_instr_attrs _sym2329 { "0000000000000000000100000000000000000000000000000000000000000000000000000001000000" , nullptr };

// Instruction st_high_agX_agY_Iu8_plus
static struct adl_operand _sym2330_operands_operands[] = { {48, 0, ADL_REGISTER, 0, 0, 6, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{64, 1, ADL_REGISTER, 0, 0, 31, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{312, 2, 0, 0, 0, 12, 0ull, 0xffull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym2331[] = { &_sym88, &_sym116, 0,  (struct enum_fields *) -1,};

// Instruction st_high_agX_agY_gZ_minus
static vcpu_local_instr_attrs _sym2332 { "0000000000000000000100000000000000000000000000000000000000000000000000000001000000" , nullptr };

// Instruction st_high_agX_agY_gZ_minus
static struct adl_operand _sym2333_operands_operands[] = { {48, 0, ADL_REGISTER, 0, 0, 6, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{64, 1, ADL_REGISTER, 0, 0, 31, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{210, 2, ADL_REGISTER, 0, 0, 14, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym2334[] = { &_sym88, &_sym116, &_sym332,  (struct enum_fields *) -1,};

// Instruction st_high_agX_agY_gZ_plus
static vcpu_local_instr_attrs _sym2335 { "0000000000000000000100000000000000000000000000000000000000000000000000000001000000" , nullptr };

// Instruction st_high_agX_agY_gZ_plus
static struct adl_operand _sym2336_operands_operands[] = { {48, 0, ADL_REGISTER, 0, 0, 6, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{64, 1, ADL_REGISTER, 0, 0, 31, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{210, 2, ADL_REGISTER, 0, 0, 14, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym2337[] = { &_sym88, &_sym116, &_sym332,  (struct enum_fields *) -1,};

// Instruction st_low_agX_Is16_Iu8
static vcpu_local_instr_attrs _sym2338 { "0000000000000000000100000000000000000000000000000000000000000000000000000001000000" , nullptr };

// Instruction st_low_agX_Is16_Iu8
static struct adl_operand _sym2339_operands_operands[] = { {48, 0, ADL_REGISTER, 0, 0, 6, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{251, 1, ADL_SIGNED, 0, 0, 20, ((bfd_int64_t)18446744073709518849ull-1), 32767ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{312, 2, 0, 0, 0, 12, 0ull, 0xffull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym2340[] = { &_sym88, 0, 0,  (struct enum_fields *) -1,};

// Instruction st_low_agX_Is16_Iu8_zero
static vcpu_local_instr_attrs _sym2341 { "0000000000000000000100000000000000000000000000000000000000000000000000000001000000" , nullptr };

// Shorthand:  st_low_agX_Is16_Iu8_zero -> st_low_agX_Is16_Iu8;
static struct adl_operand _sym2342_operands[] = { {48, 0, ADL_REGISTER, 0, 0, 6, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{312, 1, 0, 0, 0, 12, 0ull, 0xffull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction st_low_agX_Is16_Iu8_zero
static struct adl_operand _sym2343_operands_operands[] = { {43, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{311, 1, 0, 0, 0, 0, 0ull, 0xffull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym2344[] = {
  // st_low_agX_Is16_Iu8    (0)
  { "st_low_agX_Is16_Iu8", 1, 4, 36, 64,  0x3, { 0x0,0x8c000000,},0, "", 0, 2, 2, 0, 0, 0, _sym2342_operands,0,0,0, 0,0,&_sym2341,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym2345[] = { &_sym88, 0,  (struct enum_fields *) -1,};

// Instruction st_low_agX_Is16_gZ
static vcpu_local_instr_attrs _sym2346 { "0000000000000000000100000000000000000000000000000000000000000000000000000001000000" , nullptr };

// Instruction st_low_agX_Is16_gZ
static struct adl_operand _sym2347_operands_operands[] = { {48, 0, ADL_REGISTER, 0, 0, 6, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{251, 1, ADL_SIGNED, 0, 0, 20, ((bfd_int64_t)18446744073709518849ull-1), 32767ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{210, 2, ADL_REGISTER, 0, 0, 14, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym2348[] = { &_sym88, 0, &_sym332,  (struct enum_fields *) -1,};

// Instruction st_low_agX_Is16_gZ_zero
static vcpu_local_instr_attrs _sym2349 { "0000000000000000000100000000000000000000000000000000000000000000000000000001000000" , nullptr };

// Shorthand:  st_low_agX_Is16_gZ_zero -> st_low_agX_Is16_gZ;
static struct adl_operand _sym2350_operands[] = { {48, 0, ADL_REGISTER, 0, 0, 6, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{210, 1, ADL_REGISTER, 0, 0, 14, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction st_low_agX_Is16_gZ_zero
static struct adl_operand _sym2351_operands_operands[] = { {43, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{204, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym2352[] = {
  // st_low_agX_Is16_gZ    (0)
  { "st_low_agX_Is16_gZ", 1, 4, 36, 64,  0x3, { 0x0,0x8c100000,},0, "", 0, 2, 2, 0, 0, 0, _sym2350_operands,0,0,0, 0,0,&_sym2349,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym2353[] = { &_sym88, &_sym332,  (struct enum_fields *) -1,};

// Instruction st_low_agX_agY_Iu8_minus
static vcpu_local_instr_attrs _sym2354 { "0000000000000000000100000000000000000000000000000000000000000000000000000001000000" , nullptr };

// Instruction st_low_agX_agY_Iu8_minus
static struct adl_operand _sym2355_operands_operands[] = { {48, 0, ADL_REGISTER, 0, 0, 6, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{64, 1, ADL_REGISTER, 0, 0, 31, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{312, 2, 0, 0, 0, 12, 0ull, 0xffull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym2356[] = { &_sym88, &_sym116, 0,  (struct enum_fields *) -1,};

// Instruction st_low_agX_agY_Iu8_plus
static vcpu_local_instr_attrs _sym2357 { "0000000000000000000100000000000000000000000000000000000000000000000000000001000000" , nullptr };

// Instruction st_low_agX_agY_Iu8_plus
static struct adl_operand _sym2358_operands_operands[] = { {48, 0, ADL_REGISTER, 0, 0, 6, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{64, 1, ADL_REGISTER, 0, 0, 31, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{312, 2, 0, 0, 0, 12, 0ull, 0xffull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym2359[] = { &_sym88, &_sym116, 0,  (struct enum_fields *) -1,};

// Instruction st_low_agX_agY_gZ_minus
static vcpu_local_instr_attrs _sym2360 { "0000000000000000000100000000000000000000000000000000000000000000000000000001000000" , nullptr };

// Instruction st_low_agX_agY_gZ_minus
static struct adl_operand _sym2361_operands_operands[] = { {48, 0, ADL_REGISTER, 0, 0, 6, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{64, 1, ADL_REGISTER, 0, 0, 31, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{210, 2, ADL_REGISTER, 0, 0, 14, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym2362[] = { &_sym88, &_sym116, &_sym332,  (struct enum_fields *) -1,};

// Instruction st_low_agX_agY_gZ_plus
static vcpu_local_instr_attrs _sym2363 { "0000000000000000000100000000000000000000000000000000000000000000000000000001000000" , nullptr };

// Instruction st_low_agX_agY_gZ_plus
static struct adl_operand _sym2364_operands_operands[] = { {48, 0, ADL_REGISTER, 0, 0, 6, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{64, 1, ADL_REGISTER, 0, 0, 31, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{210, 2, ADL_REGISTER, 0, 0, 14, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym2365[] = { &_sym88, &_sym116, &_sym332,  (struct enum_fields *) -1,};

// Instruction st_u_gY_agXIs18
adl_instr_attr_val _sym2366[] = { { instr_opC,  0, 0 }, { instr_inst,  0, "st_u_agY_Is9_gX_line1_wide_imm_st" }, { instr_opCS,  0, 0 }, { instr_vcpu2,  0, 0 }, { -1, 0, 0 } };
static vcpu_local_instr_attrs _sym2367 { "0000000000000000000100000000010000100000000000000000000000000000000000000001000000" , _sym2366 };

// Shorthand:  st_u_gY_agXIs18 -> stC_u_gY_agXIs18;
static struct adl_operand _sym2368_operands[] = { {46, 0, ADL_REGISTER, 0, 0, 9, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{200, 2, ADL_REGISTER, 0, 0, 14, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{231, 1, ADL_EXT_SIGNED, 0, 0, 18, ((bfd_int64_t)18446744073709420545ull-1), 262143ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction st_u_gY_agXIs18
static struct adl_operand _sym2369_operands_operands[] = { {43, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{231, 1, ADL_EXT_SIGNED, 0, 0, 18, ((bfd_int64_t)18446744073709420545ull-1), 262143ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{192, 2, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym2370[] = {
  // stC_u_gY_agXIs18    (0)
  { "stC_u_gY_agXIs18", 1, 4, 36, 64,  0x3, { 0x0,0x77000000,},0, "", 0, 3, 3, 0, 0, 0, _sym2368_operands,0,0,0, 0,0,&_sym2367,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym2371[] = { &_sym88, 0, &_sym310,  (struct enum_fields *) -1,};

// Instruction st_u_gY_agXIs18_zero
static vcpu_local_instr_attrs _sym2372 { "0000000000000000000100000000000000000000000000000000000000000000000000000001000000" , nullptr };

// Shorthand:  st_u_gY_agXIs18_zero -> stC_u_gY_agXIs18;
static struct adl_operand _sym2373_operands[] = { {46, 1, ADL_REGISTER, 0, 0, 9, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{200, 0, ADL_REGISTER, 0, 0, 14, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction st_u_gY_agXIs18_zero
static struct adl_operand _sym2374_operands_operands[] = { {192, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{43, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym2375[] = {
  // stC_u_gY_agXIs18    (0)
  { "stC_u_gY_agXIs18", 1, 4, 36, 64,  0x3, { 0x0,0x77000000,},0, "", 0, 2, 2, 0, 0, 0, _sym2373_operands,0,0,0, 0,0,&_sym2372,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym2376[] = { &_sym310, &_sym88,  (struct enum_fields *) -1,};

// Instruction st_u_gY_spIs21
adl_instr_attr_val _sym2377[] = { { instr_opC,  0, 0 }, { instr_inst,  0, "st_u_sp_Is10_gX" }, { instr_opCS,  0, 0 }, { instr_vcpu2,  0, 0 }, { param_STACK_OFFSET,  0, 0 }, { -1, 0, 0 } };
static vcpu_local_instr_attrs _sym2378 { "0001000000000000000100000000010000100000000000000000000000000000000000000001000000" , _sym2377 };

// Shorthand:  st_u_gY_spIs21 -> stC_u_agY_spIs21;
static struct adl_operand _sym2379_operands[] = { {233, 0, ADL_SIGNED, 0, 0, 10, ((bfd_int64_t)18446744073708503041ull-1), 1048575ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{61, 1, ADL_REGISTER, 0, 0, 13, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction st_u_gY_spIs21
static struct adl_operand _sym2380_operands_operands[] = { {232, 0, ADL_SIGNED, 0, 0, 0, ((bfd_int64_t)18446744073708503041ull-1), 1048575ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{59, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym2381[] = {
  // stC_u_agY_spIs21    (0)
  { "stC_u_agY_spIs21", 1, 4, 36, 64,  0x3, { 0x0,0x77800000,},0, "", 0, 2, 2, 0, 0, 0, _sym2379_operands,0,0,0, 0,0,&_sym2378,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym2382[] = { 0, &_sym116,  (struct enum_fields *) -1,};

// Instruction st_u_gY_spIs21_zero
static vcpu_local_instr_attrs _sym2383 { "0001000000000000000100000000000000000000000000000000000000000000000000000001000000" , nullptr };

// Shorthand:  st_u_gY_spIs21_zero -> stC_u_agY_spIs21;
static struct adl_operand _sym2384_operands[] = { {61, 0, ADL_REGISTER, 0, 0, 13, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction st_u_gY_spIs21_zero
static struct adl_operand _sym2385_operands_operands[] = { {59, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym2386[] = {
  // stC_u_agY_spIs21    (0)
  { "stC_u_agY_spIs21", 1, 4, 36, 64,  0x3, { 0x0,0x77800000,},0, "", 0, 1, 1, 0, 0, 0, _sym2384_operands,0,0,0, 0,0,&_sym2383,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym2387[] = { &_sym116,  (struct enum_fields *) -1,};

// Instruction st_w_agX_Is18
adl_instr_attr_val _sym2388[] = { { instr_opC,  0, 0 }, { instr_inst,  0, "st_w_line_agX_is9_line1_wide_imm" }, { instr_opCA,  0, 0 }, { instr_vcpu2,  0, 0 }, { -1, 0, 0 } };
static vcpu_local_instr_attrs _sym2389 { "0000000000000000000100000001000000100000000000000000000000000000000000000001000000" , _sym2388 };

// Shorthand:  st_w_agX_Is18 -> stC_w_agX_Is18;
static struct adl_operand _sym2390_operands[] = { {46, 0, ADL_REGISTER, 0, 0, 9, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{231, 1, ADL_EXT_SIGNED, 0, 0, 18, ((bfd_int64_t)18446744073709420545ull-1), 262143ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction st_w_agX_Is18
static struct adl_operand _sym2391_operands_operands[] = { {43, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{231, 1, ADL_EXT_SIGNED, 0, 0, 18, ((bfd_int64_t)18446744073709420545ull-1), 262143ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym2392[] = {
  // stC_w_agX_Is18    (0)
  { "stC_w_agX_Is18", 1, 4, 36, 64,  0x3, { 0x0,0x73000000,},0, "", 0, 2, 2, 0, 0, 0, _sym2390_operands,0,0,0, 0,0,&_sym2389,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym2393[] = { &_sym88, 0,  (struct enum_fields *) -1,};

// Instruction st_w_agX_Is18_zero
static vcpu_local_instr_attrs _sym2394 { "0000000000000000000100000000000000000000000000000000000000000000000000000001000000" , nullptr };

// Shorthand:  st_w_agX_Is18_zero -> stC_w_agX_Is18;
static struct adl_operand _sym2395_operands[] = { {46, 0, ADL_REGISTER, 0, 0, 9, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction st_w_agX_Is18_zero
static struct adl_operand _sym2396_operands_operands[] = { {43, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym2397[] = {
  // stC_w_agX_Is18    (0)
  { "stC_w_agX_Is18", 1, 4, 36, 64,  0x3, { 0x0,0x73000000,},0, "", 0, 1, 1, 0, 0, 0, _sym2395_operands,0,0,0, 0,0,&_sym2394,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym2398[] = { &_sym88,  (struct enum_fields *) -1,};

// Instruction stbC_gY_agXIs18
static vcpu_local_instr_attrs _sym2399 { "0000000000000000001000000000000000000000000000000000000000000000000000000001000000" , nullptr };

// Instruction stbC_gY_agXIs18
static struct adl_operand _sym2400_operands_operands[] = { {46, 0, ADL_REGISTER, 0, 0, 9, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{231, 1, ADL_EXT_SIGNED, 0, 0, 18, ((bfd_int64_t)18446744073709420545ull-1), 262143ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{200, 2, ADL_REGISTER, 0, 0, 14, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym2401[] = { &_sym88, 0, &_sym310,  (struct enum_fields *) -1,};

// Instruction stbC_gY_agXIs18_zero
static vcpu_local_instr_attrs _sym2402 { "0000000000000000001000000000000000000000000000000000000000000000000000000001000000" , nullptr };

// Shorthand:  stbC_gY_agXIs18_zero -> stbC_gY_agXIs18;
static struct adl_operand _sym2403_operands[] = { {46, 1, ADL_REGISTER, 0, 0, 9, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{200, 0, ADL_REGISTER, 0, 0, 14, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction stbC_gY_agXIs18_zero
static struct adl_operand _sym2404_operands_operands[] = { {192, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{43, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym2405[] = {
  // stbC_gY_agXIs18    (0)
  { "stbC_gY_agXIs18", 1, 4, 36, 64,  0x3, { 0x0,0x7e000000,},0, "", 0, 2, 2, 0, 0, 0, _sym2403_operands,0,0,0, 0,0,&_sym2402,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym2406[] = { &_sym310, &_sym88,  (struct enum_fields *) -1,};

// Instruction stbC_gY_agX_Is18
static vcpu_local_instr_attrs _sym2407 { "0000000000000000001000000000000000000000000000000000000000000000000000000001000000" , nullptr };

// Instruction stbC_gY_agX_Is18
static struct adl_operand _sym2408_operands_operands[] = { {46, 0, ADL_REGISTER, 0, 0, 9, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{231, 1, ADL_EXT_SIGNED, 0, 0, 18, ((bfd_int64_t)18446744073709420545ull-1), 262143ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{200, 2, ADL_REGISTER, 0, 0, 14, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym2409[] = { &_sym88, 0, &_sym310,  (struct enum_fields *) -1,};

// Instruction stbC_gY_agX_Is18_zero
static vcpu_local_instr_attrs _sym2410 { "0000000000000000001000000000000000000000000000000000000000000000000000000001000000" , nullptr };

// Shorthand:  stbC_gY_agX_Is18_zero -> stbC_gY_agX_Is18;
static struct adl_operand _sym2411_operands[] = { {46, 1, ADL_REGISTER, 0, 0, 9, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{200, 0, ADL_REGISTER, 0, 0, 14, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction stbC_gY_agX_Is18_zero
static struct adl_operand _sym2412_operands_operands[] = { {192, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{43, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym2413[] = {
  // stbC_gY_agX_Is18    (0)
  { "stbC_gY_agX_Is18", 1, 4, 36, 64,  0x3, { 0x0,0x7b000000,},0, "", 0, 2, 2, 0, 0, 0, _sym2411_operands,0,0,0, 0,0,&_sym2410,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym2414[] = { &_sym310, &_sym88,  (struct enum_fields *) -1,};

// Instruction stbC_u_gY_agXIs18
static vcpu_local_instr_attrs _sym2415 { "0000000000000000001000000000000000000000000000000000000000000000000000000001000000" , nullptr };

// Instruction stbC_u_gY_agXIs18
static struct adl_operand _sym2416_operands_operands[] = { {46, 0, ADL_REGISTER, 0, 0, 9, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{231, 1, ADL_EXT_SIGNED, 0, 0, 18, ((bfd_int64_t)18446744073709420545ull-1), 262143ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{200, 2, ADL_REGISTER, 0, 0, 14, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym2417[] = { &_sym88, 0, &_sym310,  (struct enum_fields *) -1,};

// Instruction stbC_u_gY_agXIs18_zero
static vcpu_local_instr_attrs _sym2418 { "0000000000000000001000000000000000000000000000000000000000000000000000000001000000" , nullptr };

// Shorthand:  stbC_u_gY_agXIs18_zero -> stbC_u_gY_agXIs18;
static struct adl_operand _sym2419_operands[] = { {46, 1, ADL_REGISTER, 0, 0, 9, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{200, 0, ADL_REGISTER, 0, 0, 14, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction stbC_u_gY_agXIs18_zero
static struct adl_operand _sym2420_operands_operands[] = { {192, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{43, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym2421[] = {
  // stbC_u_gY_agXIs18    (0)
  { "stbC_u_gY_agXIs18", 1, 4, 36, 64,  0x3, { 0x0,0x7f000000,},0, "", 0, 2, 2, 0, 0, 0, _sym2419_operands,0,0,0, 0,0,&_sym2418,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym2422[] = { &_sym310, &_sym88,  (struct enum_fields *) -1,};

// Instruction stb_agX_Is9_I8
static vcpu_local_instr_attrs _sym2423 { "0000000000000000001000000000000000000000000000000000000000000000000000000001000000" , nullptr };

// Instruction stb_agX_Is9_I8
static struct adl_operand _sym2424_operands_operands[] = { {48, 0, ADL_REGISTER, 0, 0, 6, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{275, 1, ADL_SIGNED, 0, 0, 11, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{392, 2, 0, 0, 0, 28, 0ull, 0xffull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym2425[] = { &_sym88, 0, 0,  (struct enum_fields *) -1,};

// Instruction stb_agX_Is9_I8_zero
static vcpu_local_instr_attrs _sym2426 { "0000000000000000001000000000000000000000000000000000000000000000000000000001000000" , nullptr };

// Shorthand:  stb_agX_Is9_I8_zero -> stb_agX_Is9_I8;
static struct adl_operand _sym2427_operands[] = { {48, 0, ADL_REGISTER, 0, 0, 6, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{392, 1, 0, 0, 0, 28, 0ull, 0xffull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction stb_agX_Is9_I8_zero
static struct adl_operand _sym2428_operands_operands[] = { {43, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{391, 1, 0, 0, 0, 0, 0ull, 0xffull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym2429[] = {
  // stb_agX_Is9_I8    (0)
  { "stb_agX_Is9_I8", 1, 4, 36, 64,  0x3, { 0x0,0x84000000,},0, "", 0, 2, 2, 0, 0, 0, _sym2427_operands,0,0,0, 0,0,&_sym2426,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym2430[] = { &_sym88, 0,  (struct enum_fields *) -1,};

// Instruction stb_gY_agXIs18
adl_instr_attr_val _sym2431[] = { { instr_opC,  0, 0 }, { instr_inst,  0, "stbS_aY_Is9_gZ_line1_wide_imm_st" }, { instr_opCS,  0, 0 }, { instr_vcpu3,  0, 0 }, { -1, 0, 0 } };
static vcpu_local_instr_attrs _sym2432 { "0000000000000000001000000000010000100000000000000000000000000000000000000001000000" , _sym2431 };

// Shorthand:  stb_gY_agXIs18 -> stbC_gY_agXIs18;
static struct adl_operand _sym2433_operands[] = { {46, 0, ADL_REGISTER, 0, 0, 9, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{200, 2, ADL_REGISTER, 0, 0, 14, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{231, 1, ADL_EXT_SIGNED, 0, 0, 18, ((bfd_int64_t)18446744073709420545ull-1), 262143ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction stb_gY_agXIs18
static struct adl_operand _sym2434_operands_operands[] = { {43, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{231, 1, ADL_EXT_SIGNED, 0, 0, 18, ((bfd_int64_t)18446744073709420545ull-1), 262143ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{192, 2, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym2435[] = {
  // stbC_gY_agXIs18    (0)
  { "stbC_gY_agXIs18", 1, 4, 36, 64,  0x3, { 0x0,0x7e000000,},0, "", 0, 3, 3, 0, 0, 0, _sym2433_operands,0,0,0, 0,0,&_sym2432,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym2436[] = { &_sym88, 0, &_sym310,  (struct enum_fields *) -1,};

// Instruction stb_gY_agXIs18_zero
static vcpu_local_instr_attrs _sym2437 { "0000000000000000001000000000000000000000000000000000000000000000000000000001000000" , nullptr };

// Shorthand:  stb_gY_agXIs18_zero -> stbC_gY_agXIs18;
static struct adl_operand _sym2438_operands[] = { {46, 1, ADL_REGISTER, 0, 0, 9, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{200, 0, ADL_REGISTER, 0, 0, 14, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction stb_gY_agXIs18_zero
static struct adl_operand _sym2439_operands_operands[] = { {192, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{43, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym2440[] = {
  // stbC_gY_agXIs18    (0)
  { "stbC_gY_agXIs18", 1, 4, 36, 64,  0x3, { 0x0,0x7e000000,},0, "", 0, 2, 2, 0, 0, 0, _sym2438_operands,0,0,0, 0,0,&_sym2437,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym2441[] = { &_sym310, &_sym88,  (struct enum_fields *) -1,};

// Instruction stb_gY_agX_Is18
adl_instr_attr_val _sym2442[] = { { instr_opC,  0, 0 }, { instr_inst,  0, "stbS_agX_u_Is9_gZ_line1_wide_imm_st" }, { instr_opCS,  0, 0 }, { instr_vcpu3,  0, 0 }, { -1, 0, 0 } };
static vcpu_local_instr_attrs _sym2443 { "0000000000000000001000000000010000100000000000000000000000000000000000000001000000" , _sym2442 };

// Shorthand:  stb_gY_agX_Is18 -> stbC_gY_agX_Is18;
static struct adl_operand _sym2444_operands[] = { {46, 0, ADL_REGISTER, 0, 0, 9, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{200, 2, ADL_REGISTER, 0, 0, 14, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{231, 1, ADL_EXT_SIGNED, 0, 0, 18, ((bfd_int64_t)18446744073709420545ull-1), 262143ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction stb_gY_agX_Is18
static struct adl_operand _sym2445_operands_operands[] = { {43, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{231, 1, ADL_EXT_SIGNED, 0, 0, 18, ((bfd_int64_t)18446744073709420545ull-1), 262143ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{192, 2, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym2446[] = {
  // stbC_gY_agX_Is18    (0)
  { "stbC_gY_agX_Is18", 1, 4, 36, 64,  0x3, { 0x0,0x7b000000,},0, "", 0, 3, 3, 0, 0, 0, _sym2444_operands,0,0,0, 0,0,&_sym2443,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym2447[] = { &_sym88, 0, &_sym310,  (struct enum_fields *) -1,};

// Instruction stb_gY_agX_Is18_zero
static vcpu_local_instr_attrs _sym2448 { "0000000000000000001000000000000000000000000000000000000000000000000000000001000000" , nullptr };

// Shorthand:  stb_gY_agX_Is18_zero -> stbC_gY_agX_Is18;
static struct adl_operand _sym2449_operands[] = { {46, 1, ADL_REGISTER, 0, 0, 9, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{200, 0, ADL_REGISTER, 0, 0, 14, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction stb_gY_agX_Is18_zero
static struct adl_operand _sym2450_operands_operands[] = { {192, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{43, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym2451[] = {
  // stbC_gY_agX_Is18    (0)
  { "stbC_gY_agX_Is18", 1, 4, 36, 64,  0x3, { 0x0,0x7b000000,},0, "", 0, 2, 2, 0, 0, 0, _sym2449_operands,0,0,0, 0,0,&_sym2448,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym2452[] = { &_sym310, &_sym88,  (struct enum_fields *) -1,};

// Instruction stb_u_gY_agXIs18
adl_instr_attr_val _sym2453[] = { { instr_opC,  0, 0 }, { instr_inst,  0, "stbS_u_aY_Is9_gZ_line1_wide_imm_st" }, { instr_opCS,  0, 0 }, { instr_vcpu3,  0, 0 }, { -1, 0, 0 } };
static vcpu_local_instr_attrs _sym2454 { "0000000000000000001000000000010000100000000000000000000000000000000000000001000000" , _sym2453 };

// Shorthand:  stb_u_gY_agXIs18 -> stbC_u_gY_agXIs18;
static struct adl_operand _sym2455_operands[] = { {46, 0, ADL_REGISTER, 0, 0, 9, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{200, 2, ADL_REGISTER, 0, 0, 14, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{231, 1, ADL_EXT_SIGNED, 0, 0, 18, ((bfd_int64_t)18446744073709420545ull-1), 262143ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction stb_u_gY_agXIs18
static struct adl_operand _sym2456_operands_operands[] = { {43, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{231, 1, ADL_EXT_SIGNED, 0, 0, 18, ((bfd_int64_t)18446744073709420545ull-1), 262143ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{192, 2, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym2457[] = {
  // stbC_u_gY_agXIs18    (0)
  { "stbC_u_gY_agXIs18", 1, 4, 36, 64,  0x3, { 0x0,0x7f000000,},0, "", 0, 3, 3, 0, 0, 0, _sym2455_operands,0,0,0, 0,0,&_sym2454,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym2458[] = { &_sym88, 0, &_sym310,  (struct enum_fields *) -1,};

// Instruction stb_u_gY_agXIs18_zero
static vcpu_local_instr_attrs _sym2459 { "0000000000000000001000000000000000000000000000000000000000000000000000000001000000" , nullptr };

// Shorthand:  stb_u_gY_agXIs18_zero -> stbC_u_gY_agXIs18;
static struct adl_operand _sym2460_operands[] = { {46, 1, ADL_REGISTER, 0, 0, 9, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{200, 0, ADL_REGISTER, 0, 0, 14, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction stb_u_gY_agXIs18_zero
static struct adl_operand _sym2461_operands_operands[] = { {192, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{43, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym2462[] = {
  // stbC_u_gY_agXIs18    (0)
  { "stbC_u_gY_agXIs18", 1, 4, 36, 64,  0x3, { 0x0,0x7f000000,},0, "", 0, 2, 2, 0, 0, 0, _sym2460_operands,0,0,0, 0,0,&_sym2459,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym2463[] = { &_sym310, &_sym88,  (struct enum_fields *) -1,};

// Instruction sthC_gY_agXIs18
static vcpu_local_instr_attrs _sym2464 { "0000000000000000001000000000000000000000000000000000000000000000000000000001000000" , nullptr };

// Instruction sthC_gY_agXIs18
static struct adl_operand _sym2465_operands_operands[] = { {46, 0, ADL_REGISTER, 0, 0, 9, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{231, 1, ADL_EXT_SIGNED, 0, 0, 18, ((bfd_int64_t)18446744073709420545ull-1), 262143ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{200, 2, ADL_REGISTER, 0, 0, 14, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym2466[] = { &_sym88, 0, &_sym310,  (struct enum_fields *) -1,};

// Instruction sthC_gY_agXIs18_zero
static vcpu_local_instr_attrs _sym2467 { "0000000000000000001000000000000000000000000000000000000000000000000000000001000000" , nullptr };

// Shorthand:  sthC_gY_agXIs18_zero -> sthC_gY_agXIs18;
static struct adl_operand _sym2468_operands[] = { {46, 1, ADL_REGISTER, 0, 0, 9, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{200, 0, ADL_REGISTER, 0, 0, 14, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction sthC_gY_agXIs18_zero
static struct adl_operand _sym2469_operands_operands[] = { {192, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{43, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym2470[] = {
  // sthC_gY_agXIs18    (0)
  { "sthC_gY_agXIs18", 1, 4, 36, 64,  0x3, { 0x0,0x7c000000,},0, "", 0, 2, 2, 0, 0, 0, _sym2468_operands,0,0,0, 0,0,&_sym2467,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym2471[] = { &_sym310, &_sym88,  (struct enum_fields *) -1,};

// Instruction sthC_gY_agX_Is18
static vcpu_local_instr_attrs _sym2472 { "0000000000000000001000000000000000000000000000000000000000000000000000000001000000" , nullptr };

// Instruction sthC_gY_agX_Is18
static struct adl_operand _sym2473_operands_operands[] = { {46, 0, ADL_REGISTER, 0, 0, 9, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{231, 1, ADL_EXT_SIGNED, 0, 0, 18, ((bfd_int64_t)18446744073709420545ull-1), 262143ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{200, 2, ADL_REGISTER, 0, 0, 14, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym2474[] = { &_sym88, 0, &_sym310,  (struct enum_fields *) -1,};

// Instruction sthC_gY_agX_Is18_zero
static vcpu_local_instr_attrs _sym2475 { "0000000000000000001000000000000000000000000000000000000000000000000000000001000000" , nullptr };

// Shorthand:  sthC_gY_agX_Is18_zero -> sthC_gY_agX_Is18;
static struct adl_operand _sym2476_operands[] = { {46, 1, ADL_REGISTER, 0, 0, 9, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{200, 0, ADL_REGISTER, 0, 0, 14, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction sthC_gY_agX_Is18_zero
static struct adl_operand _sym2477_operands_operands[] = { {192, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{43, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym2478[] = {
  // sthC_gY_agX_Is18    (0)
  { "sthC_gY_agX_Is18", 1, 4, 36, 64,  0x3, { 0x0,0x79000000,},0, "", 0, 2, 2, 0, 0, 0, _sym2476_operands,0,0,0, 0,0,&_sym2475,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym2479[] = { &_sym310, &_sym88,  (struct enum_fields *) -1,};

// Instruction sthC_gY_spIs21
static vcpu_local_instr_attrs _sym2480 { "0001000000000000000100000000000000000000000000000000000000000000000000000001000000" , nullptr };

// Instruction sthC_gY_spIs21
static struct adl_operand _sym2481_operands_operands[] = { {235, 0, ADL_SIGNED, 0, 0, 11, ((bfd_int64_t)18446744073708503041ull-1), 1048575ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{200, 1, ADL_REGISTER, 0, 0, 14, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym2482[] = { 0, &_sym310,  (struct enum_fields *) -1,};

// Instruction sthC_gY_spIs21_sth
static vcpu_local_instr_attrs _sym2483 { "0001000000000000000100000000000000000000000000000000000000000000000000000001000000" , nullptr };

// Shorthand:  sthC_gY_spIs21_sth -> sthC_gY_spIs21;
static struct adl_operand _sym2484_operands[] = { {235, 0, ADL_SIGNED, 0, 0, 11, ((bfd_int64_t)18446744073708503041ull-1), 1048575ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{200, 1, ADL_REGISTER, 0, 0, 14, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction sthC_gY_spIs21_sth
static struct adl_operand _sym2485_operands_operands[] = { {234, 0, ADL_SIGNED, 0, 0, 0, ((bfd_int64_t)18446744073708503041ull-1), 1048575ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{192, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym2486[] = {
  // sthC_gY_spIs21    (0)
  { "sthC_gY_spIs21", 1, 4, 36, 64,  0x3, { 0x0,0x7c800000,},0, "", 0, 2, 2, 0, 0, 0, _sym2484_operands,0,0,0, 0,0,&_sym2483,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym2487[] = { 0, &_sym310,  (struct enum_fields *) -1,};

// Instruction sthC_gY_spIs21_sth_zero
static vcpu_local_instr_attrs _sym2488 { "0001000000000000000100000000000000000000000000000000000000000000000000000001000000" , nullptr };

// Shorthand:  sthC_gY_spIs21_sth_zero -> sthC_gY_spIs21;
static struct adl_operand _sym2489_operands[] = { {200, 0, ADL_REGISTER, 0, 0, 14, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction sthC_gY_spIs21_sth_zero
static struct adl_operand _sym2490_operands_operands[] = { {192, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym2491[] = {
  // sthC_gY_spIs21    (0)
  { "sthC_gY_spIs21", 1, 4, 36, 64,  0x3, { 0x0,0x7c800000,},0, "", 0, 1, 1, 0, 0, 0, _sym2489_operands,0,0,0, 0,0,&_sym2488,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym2492[] = { &_sym310,  (struct enum_fields *) -1,};

// Instruction sthC_gY_spIs21_zero
static vcpu_local_instr_attrs _sym2493 { "0001000000000000000100000000000000000000000000000000000000000000000000000001000000" , nullptr };

// Shorthand:  sthC_gY_spIs21_zero -> sthC_gY_spIs21;
static struct adl_operand _sym2494_operands[] = { {200, 0, ADL_REGISTER, 0, 0, 14, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction sthC_gY_spIs21_zero
static struct adl_operand _sym2495_operands_operands[] = { {192, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym2496[] = {
  // sthC_gY_spIs21    (0)
  { "sthC_gY_spIs21", 1, 4, 36, 64,  0x3, { 0x0,0x7c800000,},0, "", 0, 1, 1, 0, 0, 0, _sym2494_operands,0,0,0, 0,0,&_sym2493,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym2497[] = { &_sym310,  (struct enum_fields *) -1,};

// Instruction sthC_gY_sp_Is21
static vcpu_local_instr_attrs _sym2498 { "0001000000000000000100000000000000000000000000000000000000000000000000000001000000" , nullptr };

// Instruction sthC_gY_sp_Is21
static struct adl_operand _sym2499_operands_operands[] = { {235, 0, ADL_SIGNED, 0, 0, 11, ((bfd_int64_t)18446744073708503041ull-1), 1048575ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{200, 1, ADL_REGISTER, 0, 0, 14, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym2500[] = { 0, &_sym310,  (struct enum_fields *) -1,};

// Instruction sthC_gY_sp_Is21_sth
static vcpu_local_instr_attrs _sym2501 { "0001000000000000000100000000000000000000000000000000000000000000000000000001000000" , nullptr };

// Shorthand:  sthC_gY_sp_Is21_sth -> sthC_gY_sp_Is21;
static struct adl_operand _sym2502_operands[] = { {235, 0, ADL_SIGNED, 0, 0, 11, ((bfd_int64_t)18446744073708503041ull-1), 1048575ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{200, 1, ADL_REGISTER, 0, 0, 14, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction sthC_gY_sp_Is21_sth
static struct adl_operand _sym2503_operands_operands[] = { {234, 0, ADL_SIGNED, 0, 0, 0, ((bfd_int64_t)18446744073708503041ull-1), 1048575ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{192, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym2504[] = {
  // sthC_gY_sp_Is21    (0)
  { "sthC_gY_sp_Is21", 1, 4, 36, 64,  0x3, { 0x0,0x79800000,},0, "", 0, 2, 2, 0, 0, 0, _sym2502_operands,0,0,0, 0,0,&_sym2501,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym2505[] = { 0, &_sym310,  (struct enum_fields *) -1,};

// Instruction sthC_gY_sp_Is21_sth_zero
static vcpu_local_instr_attrs _sym2506 { "0001000000000000000100000000000000000000000000000000000000000000000000000001000000" , nullptr };

// Shorthand:  sthC_gY_sp_Is21_sth_zero -> sthC_gY_sp_Is21;
static struct adl_operand _sym2507_operands[] = { {200, 0, ADL_REGISTER, 0, 0, 14, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction sthC_gY_sp_Is21_sth_zero
static struct adl_operand _sym2508_operands_operands[] = { {192, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym2509[] = {
  // sthC_gY_sp_Is21    (0)
  { "sthC_gY_sp_Is21", 1, 4, 36, 64,  0x3, { 0x0,0x79800000,},0, "", 0, 1, 1, 0, 0, 0, _sym2507_operands,0,0,0, 0,0,&_sym2506,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym2510[] = { &_sym310,  (struct enum_fields *) -1,};

// Instruction sthC_gY_sp_Is21_zero
static vcpu_local_instr_attrs _sym2511 { "0001000000000000000100000000000000000000000000000000000000000000000000000001000000" , nullptr };

// Shorthand:  sthC_gY_sp_Is21_zero -> sthC_gY_sp_Is21;
static struct adl_operand _sym2512_operands[] = { {200, 0, ADL_REGISTER, 0, 0, 14, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction sthC_gY_sp_Is21_zero
static struct adl_operand _sym2513_operands_operands[] = { {192, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym2514[] = {
  // sthC_gY_sp_Is21    (0)
  { "sthC_gY_sp_Is21", 1, 4, 36, 64,  0x3, { 0x0,0x79800000,},0, "", 0, 1, 1, 0, 0, 0, _sym2512_operands,0,0,0, 0,0,&_sym2511,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym2515[] = { &_sym310,  (struct enum_fields *) -1,};

// Instruction sthC_u_gY_agXIs18
static vcpu_local_instr_attrs _sym2516 { "0000000000000000001000000000000000000000000000000000000000000000000000000001000000" , nullptr };

// Instruction sthC_u_gY_agXIs18
static struct adl_operand _sym2517_operands_operands[] = { {46, 0, ADL_REGISTER, 0, 0, 9, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{231, 1, ADL_EXT_SIGNED, 0, 0, 18, ((bfd_int64_t)18446744073709420545ull-1), 262143ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{200, 2, ADL_REGISTER, 0, 0, 14, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym2518[] = { &_sym88, 0, &_sym310,  (struct enum_fields *) -1,};

// Instruction sthC_u_gY_agXIs18_zero
static vcpu_local_instr_attrs _sym2519 { "0000000000000000001000000000000000000000000000000000000000000000000000000001000000" , nullptr };

// Shorthand:  sthC_u_gY_agXIs18_zero -> sthC_u_gY_agXIs18;
static struct adl_operand _sym2520_operands[] = { {46, 1, ADL_REGISTER, 0, 0, 9, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{200, 0, ADL_REGISTER, 0, 0, 14, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction sthC_u_gY_agXIs18_zero
static struct adl_operand _sym2521_operands_operands[] = { {192, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{43, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym2522[] = {
  // sthC_u_gY_agXIs18    (0)
  { "sthC_u_gY_agXIs18", 1, 4, 36, 64,  0x3, { 0x0,0x7d000000,},0, "", 0, 2, 2, 0, 0, 0, _sym2520_operands,0,0,0, 0,0,&_sym2519,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym2523[] = { &_sym310, &_sym88,  (struct enum_fields *) -1,};

// Instruction sthC_u_gY_spIs21
static vcpu_local_instr_attrs _sym2524 { "0001000000000000000100000000000000000000000000000000000000000000000000000001000000" , nullptr };

// Instruction sthC_u_gY_spIs21
static struct adl_operand _sym2525_operands_operands[] = { {235, 0, ADL_SIGNED, 0, 0, 11, ((bfd_int64_t)18446744073708503041ull-1), 1048575ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{200, 1, ADL_REGISTER, 0, 0, 14, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym2526[] = { 0, &_sym310,  (struct enum_fields *) -1,};

// Instruction sthC_u_gY_spIs21_sth
static vcpu_local_instr_attrs _sym2527 { "0001000000000000000100000000000000000000000000000000000000000000000000000001000000" , nullptr };

// Shorthand:  sthC_u_gY_spIs21_sth -> sthC_u_gY_spIs21;
static struct adl_operand _sym2528_operands[] = { {235, 0, ADL_SIGNED, 0, 0, 11, ((bfd_int64_t)18446744073708503041ull-1), 1048575ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{200, 1, ADL_REGISTER, 0, 0, 14, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction sthC_u_gY_spIs21_sth
static struct adl_operand _sym2529_operands_operands[] = { {234, 0, ADL_SIGNED, 0, 0, 0, ((bfd_int64_t)18446744073708503041ull-1), 1048575ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{192, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym2530[] = {
  // sthC_u_gY_spIs21    (0)
  { "sthC_u_gY_spIs21", 1, 4, 36, 64,  0x3, { 0x0,0x7d800000,},0, "", 0, 2, 2, 0, 0, 0, _sym2528_operands,0,0,0, 0,0,&_sym2527,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym2531[] = { 0, &_sym310,  (struct enum_fields *) -1,};

// Instruction sthC_u_gY_spIs21_sth_zero
static vcpu_local_instr_attrs _sym2532 { "0001000000000000000100000000000000000000000000000000000000000000000000000001000000" , nullptr };

// Shorthand:  sthC_u_gY_spIs21_sth_zero -> sthC_u_gY_spIs21;
static struct adl_operand _sym2533_operands[] = { {200, 0, ADL_REGISTER, 0, 0, 14, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction sthC_u_gY_spIs21_sth_zero
static struct adl_operand _sym2534_operands_operands[] = { {192, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym2535[] = {
  // sthC_u_gY_spIs21    (0)
  { "sthC_u_gY_spIs21", 1, 4, 36, 64,  0x3, { 0x0,0x7d800000,},0, "", 0, 1, 1, 0, 0, 0, _sym2533_operands,0,0,0, 0,0,&_sym2532,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym2536[] = { &_sym310,  (struct enum_fields *) -1,};

// Instruction sthC_u_gY_spIs21_zero
static vcpu_local_instr_attrs _sym2537 { "0001000000000000000100000000000000000000000000000000000000000000000000000001000000" , nullptr };

// Shorthand:  sthC_u_gY_spIs21_zero -> sthC_u_gY_spIs21;
static struct adl_operand _sym2538_operands[] = { {200, 0, ADL_REGISTER, 0, 0, 14, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction sthC_u_gY_spIs21_zero
static struct adl_operand _sym2539_operands_operands[] = { {192, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym2540[] = {
  // sthC_u_gY_spIs21    (0)
  { "sthC_u_gY_spIs21", 1, 4, 36, 64,  0x3, { 0x0,0x7d800000,},0, "", 0, 1, 1, 0, 0, 0, _sym2538_operands,0,0,0, 0,0,&_sym2537,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym2541[] = { &_sym310,  (struct enum_fields *) -1,};

// Instruction sth_agX_Is9_I16
static vcpu_local_instr_attrs _sym2542 { "0000000000000000000100000000000000000000000000000000000000000000000000000001000000" , nullptr };

// Instruction sth_agX_Is9_I16
static struct adl_operand _sym2543_operands_operands[] = { {48, 0, ADL_REGISTER, 0, 0, 6, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{275, 1, ADL_SIGNED, 0, 0, 11, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{390, 2, 0, 0, 0, 20, 0ull, 0xffffull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym2544[] = { &_sym88, 0, 0,  (struct enum_fields *) -1,};

// Instruction sth_agX_Is9_I16_zero
static vcpu_local_instr_attrs _sym2545 { "0000000000000000000100000000000000000000000000000000000000000000000000000001000000" , nullptr };

// Shorthand:  sth_agX_Is9_I16_zero -> sth_agX_Is9_I16;
static struct adl_operand _sym2546_operands[] = { {48, 0, ADL_REGISTER, 0, 0, 6, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{390, 1, 0, 0, 0, 20, 0ull, 0xffffull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction sth_agX_Is9_I16_zero
static struct adl_operand _sym2547_operands_operands[] = { {43, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{389, 1, 0, 0, 0, 0, 0ull, 0xffffull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym2548[] = {
  // sth_agX_Is9_I16    (0)
  { "sth_agX_Is9_I16", 1, 4, 36, 64,  0x3, { 0x0,0x80000000,},0, "", 0, 2, 2, 0, 0, 0, _sym2546_operands,0,0,0, 0,0,&_sym2545,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym2549[] = { &_sym88, 0,  (struct enum_fields *) -1,};

// Instruction sth_gY_agXIs18
adl_instr_attr_val _sym2550[] = { { instr_opC,  0, 0 }, { instr_inst,  0, "sth_agY_Is9_gZ_line1_wide_imm_st" }, { instr_opCS,  0, 0 }, { instr_vcpu3,  0, 0 }, { -1, 0, 0 } };
static vcpu_local_instr_attrs _sym2551 { "0000000000000000001000000000010000100000000000000000000000000000000000000001000000" , _sym2550 };

// Shorthand:  sth_gY_agXIs18 -> sthC_gY_agXIs18;
static struct adl_operand _sym2552_operands[] = { {46, 0, ADL_REGISTER, 0, 0, 9, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{200, 2, ADL_REGISTER, 0, 0, 14, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{231, 1, ADL_EXT_SIGNED, 0, 0, 18, ((bfd_int64_t)18446744073709420545ull-1), 262143ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction sth_gY_agXIs18
static struct adl_operand _sym2553_operands_operands[] = { {43, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{231, 1, ADL_EXT_SIGNED, 0, 0, 18, ((bfd_int64_t)18446744073709420545ull-1), 262143ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{192, 2, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym2554[] = {
  // sthC_gY_agXIs18    (0)
  { "sthC_gY_agXIs18", 1, 4, 36, 64,  0x3, { 0x0,0x7c000000,},0, "", 0, 3, 3, 0, 0, 0, _sym2552_operands,0,0,0, 0,0,&_sym2551,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym2555[] = { &_sym88, 0, &_sym310,  (struct enum_fields *) -1,};

// Instruction sth_gY_agXIs18_zero
static vcpu_local_instr_attrs _sym2556 { "0000000000000000001000000000000000000000000000000000000000000000000000000001000000" , nullptr };

// Shorthand:  sth_gY_agXIs18_zero -> sthC_gY_agXIs18;
static struct adl_operand _sym2557_operands[] = { {46, 1, ADL_REGISTER, 0, 0, 9, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{200, 0, ADL_REGISTER, 0, 0, 14, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction sth_gY_agXIs18_zero
static struct adl_operand _sym2558_operands_operands[] = { {192, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{43, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym2559[] = {
  // sthC_gY_agXIs18    (0)
  { "sthC_gY_agXIs18", 1, 4, 36, 64,  0x3, { 0x0,0x7c000000,},0, "", 0, 2, 2, 0, 0, 0, _sym2557_operands,0,0,0, 0,0,&_sym2556,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym2560[] = { &_sym310, &_sym88,  (struct enum_fields *) -1,};

// Instruction sth_gY_agX_Is18
adl_instr_attr_val _sym2561[] = { { instr_opC,  0, 0 }, { instr_inst,  0, "sth_agY_u_Is9_gZ_line1_wide_imm_st" }, { instr_opCS,  0, 0 }, { instr_vcpu3,  0, 0 }, { -1, 0, 0 } };
static vcpu_local_instr_attrs _sym2562 { "0000000000000000001000000000010000100000000000000000000000000000000000000001000000" , _sym2561 };

// Shorthand:  sth_gY_agX_Is18 -> sthC_gY_agX_Is18;
static struct adl_operand _sym2563_operands[] = { {46, 0, ADL_REGISTER, 0, 0, 9, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{200, 2, ADL_REGISTER, 0, 0, 14, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{231, 1, ADL_EXT_SIGNED, 0, 0, 18, ((bfd_int64_t)18446744073709420545ull-1), 262143ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction sth_gY_agX_Is18
static struct adl_operand _sym2564_operands_operands[] = { {43, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{231, 1, ADL_EXT_SIGNED, 0, 0, 18, ((bfd_int64_t)18446744073709420545ull-1), 262143ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{192, 2, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym2565[] = {
  // sthC_gY_agX_Is18    (0)
  { "sthC_gY_agX_Is18", 1, 4, 36, 64,  0x3, { 0x0,0x79000000,},0, "", 0, 3, 3, 0, 0, 0, _sym2563_operands,0,0,0, 0,0,&_sym2562,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym2566[] = { &_sym88, 0, &_sym310,  (struct enum_fields *) -1,};

// Instruction sth_gY_agX_Is18_zero
static vcpu_local_instr_attrs _sym2567 { "0000000000000000001000000000000000000000000000000000000000000000000000000001000000" , nullptr };

// Shorthand:  sth_gY_agX_Is18_zero -> sthC_gY_agX_Is18;
static struct adl_operand _sym2568_operands[] = { {46, 1, ADL_REGISTER, 0, 0, 9, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{200, 0, ADL_REGISTER, 0, 0, 14, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction sth_gY_agX_Is18_zero
static struct adl_operand _sym2569_operands_operands[] = { {192, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{43, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym2570[] = {
  // sthC_gY_agX_Is18    (0)
  { "sthC_gY_agX_Is18", 1, 4, 36, 64,  0x3, { 0x0,0x79000000,},0, "", 0, 2, 2, 0, 0, 0, _sym2568_operands,0,0,0, 0,0,&_sym2567,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym2571[] = { &_sym310, &_sym88,  (struct enum_fields *) -1,};

// Instruction sth_u_gY_agXIs18
adl_instr_attr_val _sym2572[] = { { instr_opC,  0, 0 }, { instr_inst,  0, "sthS_u_agX_Is9_gZ_line1_wide_imm_st" }, { instr_opCS,  0, 0 }, { instr_vcpu3,  0, 0 }, { -1, 0, 0 } };
static vcpu_local_instr_attrs _sym2573 { "0000000000000000001000000000010000100000000000000000000000000000000000000001000000" , _sym2572 };

// Shorthand:  sth_u_gY_agXIs18 -> sthC_u_gY_agXIs18;
static struct adl_operand _sym2574_operands[] = { {46, 0, ADL_REGISTER, 0, 0, 9, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{200, 2, ADL_REGISTER, 0, 0, 14, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{231, 1, ADL_EXT_SIGNED, 0, 0, 18, ((bfd_int64_t)18446744073709420545ull-1), 262143ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction sth_u_gY_agXIs18
static struct adl_operand _sym2575_operands_operands[] = { {43, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{231, 1, ADL_EXT_SIGNED, 0, 0, 18, ((bfd_int64_t)18446744073709420545ull-1), 262143ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{192, 2, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym2576[] = {
  // sthC_u_gY_agXIs18    (0)
  { "sthC_u_gY_agXIs18", 1, 4, 36, 64,  0x3, { 0x0,0x7d000000,},0, "", 0, 3, 3, 0, 0, 0, _sym2574_operands,0,0,0, 0,0,&_sym2573,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym2577[] = { &_sym88, 0, &_sym310,  (struct enum_fields *) -1,};

// Instruction sth_u_gY_agXIs18_zero
static vcpu_local_instr_attrs _sym2578 { "0000000000000000001000000000000000000000000000000000000000000000000000000001000000" , nullptr };

// Shorthand:  sth_u_gY_agXIs18_zero -> sthC_u_gY_agXIs18;
static struct adl_operand _sym2579_operands[] = { {46, 1, ADL_REGISTER, 0, 0, 9, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{200, 0, ADL_REGISTER, 0, 0, 14, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction sth_u_gY_agXIs18_zero
static struct adl_operand _sym2580_operands_operands[] = { {192, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{43, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym2581[] = {
  // sthC_u_gY_agXIs18    (0)
  { "sthC_u_gY_agXIs18", 1, 4, 36, 64,  0x3, { 0x0,0x7d000000,},0, "", 0, 2, 2, 0, 0, 0, _sym2579_operands,0,0,0, 0,0,&_sym2578,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym2582[] = { &_sym310, &_sym88,  (struct enum_fields *) -1,};

// Instruction swi_cc_Iu16
static vcpu_local_instr_attrs _sym2583 { "0000000000000000000100000000000000000100100000000000000000000000000000000001000000" , nullptr };

// Shorthand:  swi_cc_Iu16 -> jsr_cc_Iu25;
static struct adl_operand _sym2584_operands[] = { {132, 0, 0, 0, 0, 7, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{318, 1, 0, 0, 0, 11, 0ull, 0xffffull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction swi_cc_Iu16
static struct adl_operand _sym2585_operands_operands[] = { {132, 0, 0, 0, 0, 7, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{285, 1, 0, 0, 0, 0, 0ull, 0xffffull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym2586[] = {
  // jsr_cc_Iu25    (0)
  { "jsr_cc_Iu25", 1, 4, 36, 64,  0x3, { 0x0,0x20000000,},0, "", 0, 2, 2, 0, 1, 0, _sym2584_operands,0,0,1, 0,0,&_sym2583,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym2587[] = { &_sym216, 0,  (struct enum_fields *) -1,};

// Instruction addD_ucc_cond_gX_gY_I32
static vcpu_local_instr_attrs _sym2588 { "0000000000000000001000000000000000000000000000000000000000000000000000000010000000" , nullptr };

// Instruction addD_ucc_cond_gX_gY_I32
static struct adl_operand _sym2589_operands_operands[] = { {368, 0, 0, 0, 0, 10, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{119, 1, 0, 0, 0, 14, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{182, 2, ADL_REGISTER, 0, 0, 22, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{198, 3, ADL_REGISTER, 0, 0, 18, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{229, 4, ADL_ABSOLUTE | ADL_EXT_SIGNED, 0, 0, 26, ((bfd_int64_t)18446744071562067969ull-1), 4294967295ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym2590[] = { &_sym392, &_sym206, &_sym282, &_sym312, 0,  (struct enum_fields *) -1,};

// Instruction add_ucc_cond_gX_I32
adl_instr_attr_val _sym2591[] = { { instr_opD,  0, 0 }, { instr_inst,  0, "addS_ucc_z_gZ_Iu16_add_z" }, { instr_opDS,  0, 0 }, { instr_vcpu3,  0, 0 }, { -1, 0, 0 } };
static vcpu_local_instr_attrs _sym2592 { "0000000000000000001000000000100000100000000000000000000000000000000000000010000000" , _sym2591 };

// Shorthand:  add_ucc_cond_gX_I32 -> addD_ucc_cond_gX_gY_I32;
static struct adl_operand _sym2593_operands[] = { {368, 0, 0, 0, 0, 10, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{119, 1, 0, 0, 0, 14, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{198, 2, ADL_REGISTER, 0, 0, 18, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{182, 2, ADL_REGISTER, 0, 0, 22, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{230, 3, ADL_ABSOLUTE | ADL_EXT_SIGNED, 0, 0, 26, ((bfd_int64_t)18446744071562067969ull-1), 4294967295ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction add_ucc_cond_gX_I32
static struct adl_operand _sym2594_operands_operands[] = { {365, 0, 0, 0, 0, 0, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{117, 1, 0, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{177, 2, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{229, 3, ADL_ABSOLUTE | ADL_EXT_SIGNED, 0, 0, 26, ((bfd_int64_t)18446744071562067969ull-1), 4294967295ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym2595[] = {
  // addD_ucc_cond_gX_gY_I32    (0)
  { "addD_ucc_cond_gX_gY_I32", 1, 7, 58, 64,  0x3, { 0x0,0x24400000,},0, "", 0, 5, 5, 0, 2, 0, _sym2593_operands,0,0,2, 0,0,&_sym2592,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym2596[] = { &_sym392, &_sym208, &_sym282, 0,  (struct enum_fields *) -1,};

// Instruction add_ucc_cond_gX_I32_addD
static vcpu_local_instr_attrs _sym2597 { "0000000000000000001000000000000000000000000000000000000000000000000000000010000000" , nullptr };

// Shorthand:  add_ucc_cond_gX_I32_addD -> addD_ucc_cond_gX_gY_I32;
static struct adl_operand _sym2598_operands[] = { {368, 0, 0, 0, 0, 10, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{119, 1, 0, 0, 0, 14, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{198, 2, ADL_REGISTER, 0, 0, 18, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{182, 2, ADL_REGISTER, 0, 0, 22, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{230, 3, ADL_ABSOLUTE | ADL_EXT_SIGNED, 0, 0, 26, ((bfd_int64_t)18446744071562067969ull-1), 4294967295ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction add_ucc_cond_gX_I32_addD
static struct adl_operand _sym2599_operands_operands[] = { {365, 0, 0, 0, 0, 0, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{116, 1, 0, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{177, 2, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{229, 3, ADL_ABSOLUTE | ADL_EXT_SIGNED, 0, 0, 26, ((bfd_int64_t)18446744071562067969ull-1), 4294967295ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym2600[] = {
  // addD_ucc_cond_gX_gY_I32    (0)
  { "addD_ucc_cond_gX_gY_I32", 1, 7, 58, 64,  0x3, { 0x0,0x24400000,},0, "", 0, 5, 5, 0, 2, 0, _sym2598_operands,0,0,2, 0,0,&_sym2597,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym2601[] = { &_sym392, &_sym206, &_sym282, 0,  (struct enum_fields *) -1,};

// Instruction add_ucc_cond_gX_gY_I32
static vcpu_local_instr_attrs _sym2602 { "0000000000000000001000000000000000000000000000000000000000000000000000000010000000" , nullptr };

// Shorthand:  add_ucc_cond_gX_gY_I32 -> addD_ucc_cond_gX_gY_I32;
static struct adl_operand _sym2603_operands[] = { {368, 0, 0, 0, 0, 10, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{119, 1, 0, 0, 0, 14, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{198, 3, ADL_REGISTER, 0, 0, 18, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{182, 2, ADL_REGISTER, 0, 0, 22, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{230, 4, ADL_ABSOLUTE | ADL_EXT_SIGNED, 0, 0, 26, ((bfd_int64_t)18446744071562067969ull-1), 4294967295ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction add_ucc_cond_gX_gY_I32
static struct adl_operand _sym2604_operands_operands[] = { {365, 0, 0, 0, 0, 0, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{116, 1, 0, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{177, 2, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{193, 3, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{229, 4, ADL_ABSOLUTE | ADL_EXT_SIGNED, 0, 0, 26, ((bfd_int64_t)18446744071562067969ull-1), 4294967295ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym2605[] = {
  // addD_ucc_cond_gX_gY_I32    (0)
  { "addD_ucc_cond_gX_gY_I32", 1, 7, 58, 64,  0x3, { 0x0,0x24400000,},0, "", 0, 5, 5, 0, 2, 0, _sym2603_operands,0,0,2, 0,0,&_sym2602,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym2606[] = { &_sym392, &_sym206, &_sym282, &_sym312, 0,  (struct enum_fields *) -1,};

// Instruction add_ucc_gX_I32
adl_instr_attr_val _sym2607[] = { { instr_opD,  0, 0 }, { instr_inst,  0, "addS_ucc_z_gZ_Iu16_add_z" }, { instr_opDS,  0, 0 }, { instr_vcpu3,  0, 0 }, { -1, 0, 0 } };
static vcpu_local_instr_attrs _sym2608 { "0000000000000000001000000000100000100000000000000000000000000000000000000010000000" , _sym2607 };

// Shorthand:  add_ucc_gX_I32 -> addD_ucc_cond_gX_gY_I32;
static struct adl_operand _sym2609_operands[] = { {368, 0, 0, 0, 0, 10, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{198, 1, ADL_REGISTER, 0, 0, 18, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{182, 1, ADL_REGISTER, 0, 0, 22, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{230, 2, ADL_ABSOLUTE | ADL_EXT_SIGNED, 0, 0, 26, ((bfd_int64_t)18446744071562067969ull-1), 4294967295ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction add_ucc_gX_I32
static struct adl_operand _sym2610_operands_operands[] = { {365, 0, 0, 0, 0, 0, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{177, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{229, 2, ADL_ABSOLUTE | ADL_EXT_SIGNED, 0, 0, 26, ((bfd_int64_t)18446744071562067969ull-1), 4294967295ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym2611[] = {
  // addD_ucc_cond_gX_gY_I32    (0)
  { "addD_ucc_cond_gX_gY_I32", 1, 7, 58, 64,  0x3, { 0x0,0x24400000,},0, "", 0, 4, 4, 0, 1, 0, _sym2609_operands,0,0,2, 0,0,&_sym2608,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym2612[] = { &_sym392, &_sym282, 0,  (struct enum_fields *) -1,};

// Instruction andD_gX_gY_I32
static vcpu_local_instr_attrs _sym2613 { "0000000000000000000010000000000000000000000000000000000000000000000000000010000000" , nullptr };

// Instruction andD_gX_gY_I32
static struct adl_operand _sym2614_operands_operands[] = { {119, 0, 0, 0, 0, 14, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{182, 1, ADL_REGISTER, 0, 0, 22, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{198, 2, ADL_REGISTER, 0, 0, 18, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{229, 3, ADL_ABSOLUTE | ADL_EXT_SIGNED, 0, 0, 26, ((bfd_int64_t)18446744071562067969ull-1), 4294967295ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym2615[] = { &_sym206, &_sym282, &_sym312, 0,  (struct enum_fields *) -1,};

// Instruction andD_gX_gY_I32_andD_cc_gX_I32
adl_instr_attr_val _sym2616[] = { { instr_opD,  0, 0 }, { instr_inst,  0, "and_z_gX_Iu16" }, { instr_opDS,  0, 0 }, { instr_vcpu1,  0, 0 }, { -1, 0, 0 } };
static vcpu_local_instr_attrs _sym2617 { "0000000000000000000010000000100000100000000000000000000000000000000000000010000000" , _sym2616 };

// Shorthand:  andD_gX_gY_I32_andD_cc_gX_I32 -> andD_gX_gY_I32;
static struct adl_operand _sym2618_operands[] = { {119, 0, 0, 0, 0, 14, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{198, 1, ADL_REGISTER, 0, 0, 18, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{182, 1, ADL_REGISTER, 0, 0, 22, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{230, 2, ADL_ABSOLUTE | ADL_EXT_SIGNED, 0, 0, 26, ((bfd_int64_t)18446744071562067969ull-1), 4294967295ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction andD_gX_gY_I32_andD_cc_gX_I32
static struct adl_operand _sym2619_operands_operands[] = { {117, 0, 0, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{177, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{229, 2, ADL_ABSOLUTE | ADL_EXT_SIGNED, 0, 0, 26, ((bfd_int64_t)18446744071562067969ull-1), 4294967295ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym2620[] = {
  // andD_gX_gY_I32    (0)
  { "andD_gX_gY_I32", 1, 7, 58, 64,  0x3, { 0x0,0x24c00000,},0, "", 0, 4, 4, 0, 1, 0, _sym2618_operands,0,0,1, 0,0,&_sym2617,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym2621[] = { &_sym208, &_sym282, 0,  (struct enum_fields *) -1,};

// Instruction andD_gX_gY_I32_andD_cc_gX_I32D
static vcpu_local_instr_attrs _sym2622 { "0000000000000000000010000000000000000000000000000000000000000000000000000010000000" , nullptr };

// Shorthand:  andD_gX_gY_I32_andD_cc_gX_I32D -> andD_gX_gY_I32;
static struct adl_operand _sym2623_operands[] = { {119, 0, 0, 0, 0, 14, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{198, 1, ADL_REGISTER, 0, 0, 18, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{182, 1, ADL_REGISTER, 0, 0, 22, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{230, 2, ADL_ABSOLUTE | ADL_EXT_SIGNED, 0, 0, 26, ((bfd_int64_t)18446744071562067969ull-1), 4294967295ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction andD_gX_gY_I32_andD_cc_gX_I32D
static struct adl_operand _sym2624_operands_operands[] = { {116, 0, 0, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{177, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{229, 2, ADL_ABSOLUTE | ADL_EXT_SIGNED, 0, 0, 26, ((bfd_int64_t)18446744071562067969ull-1), 4294967295ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym2625[] = {
  // andD_gX_gY_I32    (0)
  { "andD_gX_gY_I32", 1, 7, 58, 64,  0x3, { 0x0,0x24c00000,},0, "", 0, 4, 4, 0, 1, 0, _sym2623_operands,0,0,1, 0,0,&_sym2622,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym2626[] = { &_sym206, &_sym282, 0,  (struct enum_fields *) -1,};

// Instruction andD_gX_gY_I32_andD_gX_I32
adl_instr_attr_val _sym2627[] = { { instr_opD,  0, 0 }, { instr_inst,  0, "and_z_gX_Iu16" }, { instr_opDS,  0, 0 }, { instr_vcpu1,  0, 0 }, { -1, 0, 0 } };
static vcpu_local_instr_attrs _sym2628 { "0000000000000000000010000000100000100000000000000000000000000000000000000010000000" , _sym2627 };

// Shorthand:  andD_gX_gY_I32_andD_gX_I32 -> andD_gX_gY_I32;
static struct adl_operand _sym2629_operands[] = { {198, 0, ADL_REGISTER, 0, 0, 18, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{182, 0, ADL_REGISTER, 0, 0, 22, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{230, 1, ADL_ABSOLUTE | ADL_EXT_SIGNED, 0, 0, 26, ((bfd_int64_t)18446744071562067969ull-1), 4294967295ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction andD_gX_gY_I32_andD_gX_I32
static struct adl_operand _sym2630_operands_operands[] = { {177, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{229, 1, ADL_ABSOLUTE | ADL_EXT_SIGNED, 0, 0, 26, ((bfd_int64_t)18446744071562067969ull-1), 4294967295ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym2631[] = {
  // andD_gX_gY_I32    (0)
  { "andD_gX_gY_I32", 1, 7, 58, 64,  0x3, { 0x0,0x24c00000,},0, "", 0, 3, 3, 0, 0, 0, _sym2629_operands,0,0,1, 0,0,&_sym2628,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym2632[] = { &_sym282, 0,  (struct enum_fields *) -1,};

// Instruction andD_gX_gY_I32_and_gX_gY_I32
static vcpu_local_instr_attrs _sym2633 { "0000000000000000000010000000000000000000000000000000000000000000000000000010000000" , nullptr };

// Shorthand:  andD_gX_gY_I32_and_gX_gY_I32 -> andD_gX_gY_I32;
static struct adl_operand _sym2634_operands[] = { {119, 0, 0, 0, 0, 14, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{198, 2, ADL_REGISTER, 0, 0, 18, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{182, 1, ADL_REGISTER, 0, 0, 22, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{230, 3, ADL_ABSOLUTE | ADL_EXT_SIGNED, 0, 0, 26, ((bfd_int64_t)18446744071562067969ull-1), 4294967295ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction andD_gX_gY_I32_and_gX_gY_I32
static struct adl_operand _sym2635_operands_operands[] = { {116, 0, 0, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{177, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{193, 2, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{229, 3, ADL_ABSOLUTE | ADL_EXT_SIGNED, 0, 0, 26, ((bfd_int64_t)18446744071562067969ull-1), 4294967295ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym2636[] = {
  // andD_gX_gY_I32    (0)
  { "andD_gX_gY_I32", 1, 7, 58, 64,  0x3, { 0x0,0x24c00000,},0, "", 0, 4, 4, 0, 1, 0, _sym2634_operands,0,0,1, 0,0,&_sym2633,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym2637[] = { &_sym206, &_sym282, &_sym312, 0,  (struct enum_fields *) -1,};

// Instruction clrip_Iu9_Iu32
static vcpu_local_instr_attrs _sym2638 { "0000000000000000000100000000000000000000000000000000000000000000000000000010000000" , nullptr };

// Instruction clrip_Iu9_Iu32
static struct adl_operand _sym2639_operands_operands[] = { {315, 0, 0, 0, 0, 10, 0ull, 0x1ffull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{229, 1, ADL_ABSOLUTE | ADL_EXT_SIGNED, 0, 0, 26, ((bfd_int64_t)18446744071562067969ull-1), 4294967295ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym2640[] = { 0, 0,  (struct enum_fields *) -1,};

// Instruction cmpD_gX_I32
static vcpu_local_instr_attrs _sym2641 { "0000000000000000001010000000000000000000000000000000000000000000000000000010000000" , nullptr };

// Instruction cmpD_gX_I32
static struct adl_operand _sym2642_operands_operands[] = { {119, 0, 0, 0, 0, 14, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{183, 1, ADL_REGISTER, 0, 0, 18, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{229, 2, ADL_ABSOLUTE | ADL_EXT_SIGNED, 0, 0, 26, ((bfd_int64_t)18446744071562067969ull-1), 4294967295ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym2643[] = { &_sym206, &_sym282, 0,  (struct enum_fields *) -1,};

// Instruction cmp_gX_I32
adl_instr_attr_val _sym2644[] = { { instr_opD,  0, 0 }, { instr_inst,  0, "cmpS_z_gZ_Iu16_cmp_z" }, { instr_opDS,  0, 0 }, { instr_vcpu1,  0, 0 }, { instr_vcpu3,  0, 0 }, { -1, 0, 0 } };
static vcpu_local_instr_attrs _sym2645 { "0000000000000000001010000000100000100000000000000000000000000000000000000010000000" , _sym2644 };

// Shorthand:  cmp_gX_I32 -> cmpD_gX_I32;
static struct adl_operand _sym2646_operands[] = { {183, 0, ADL_REGISTER, 0, 0, 18, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{230, 1, ADL_ABSOLUTE | ADL_EXT_SIGNED, 0, 0, 26, ((bfd_int64_t)18446744071562067969ull-1), 4294967295ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction cmp_gX_I32
static struct adl_operand _sym2647_operands_operands[] = { {177, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{229, 1, ADL_ABSOLUTE | ADL_EXT_SIGNED, 0, 0, 26, ((bfd_int64_t)18446744071562067969ull-1), 4294967295ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym2648[] = {
  // cmpD_gX_I32    (0)
  { "cmpD_gX_I32", 1, 7, 58, 64,  0x3, { 0x0,0x26400000,},0, "", 0, 2, 2, 0, 0, 0, _sym2646_operands,0,0,1, 0,0,&_sym2645,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym2649[] = { &_sym282, 0,  (struct enum_fields *) -1,};

// Instruction cmp_gX_I32_cc
adl_instr_attr_val _sym2650[] = { { instr_opD,  0, 0 }, { instr_inst,  0, "cmpS_z_gZ_Iu16_cmp_z" }, { instr_opDS,  0, 0 }, { instr_vcpu1,  0, 0 }, { instr_vcpu3,  0, 0 }, { -1, 0, 0 } };
static vcpu_local_instr_attrs _sym2651 { "0000000000000000001010000000100000100000000000000000000000000000000000000010000000" , _sym2650 };

// Shorthand:  cmp_gX_I32_cc -> cmpD_gX_I32;
static struct adl_operand _sym2652_operands[] = { {119, 0, 0, 0, 0, 14, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{183, 1, ADL_REGISTER, 0, 0, 18, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{230, 2, ADL_ABSOLUTE | ADL_EXT_SIGNED, 0, 0, 26, ((bfd_int64_t)18446744071562067969ull-1), 4294967295ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction cmp_gX_I32_cc
static struct adl_operand _sym2653_operands_operands[] = { {117, 0, 0, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{177, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{229, 2, ADL_ABSOLUTE | ADL_EXT_SIGNED, 0, 0, 26, ((bfd_int64_t)18446744071562067969ull-1), 4294967295ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym2654[] = {
  // cmpD_gX_I32    (0)
  { "cmpD_gX_I32", 1, 7, 58, 64,  0x3, { 0x0,0x26400000,},0, "", 0, 3, 3, 0, 1, 0, _sym2652_operands,0,0,1, 0,0,&_sym2651,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym2655[] = { &_sym208, &_sym282, 0,  (struct enum_fields *) -1,};

// Instruction done
static vcpu_local_instr_attrs _sym2656 { "0000000000000000000010000000000000000000000000000000000000000000000000000010000000" , nullptr };

// Instruction done
static struct enum_fields *_sym2658[] = {  (struct enum_fields *) -1,};

// Instruction fadd_ucc_cond_gX_gY_I32
static vcpu_local_instr_attrs _sym2659 { "0000001000000000001000000000000000000000000000000000000000000000000000000010000000" , nullptr };

// Instruction fadd_ucc_cond_gX_gY_I32
static struct adl_operand _sym2660_operands_operands[] = { {368, 0, 0, 0, 0, 10, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{119, 1, 0, 0, 0, 14, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{187, 2, ADL_REGISTER, 0, 0, 22, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{201, 3, ADL_REGISTER, 0, 0, 18, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{229, 4, ADL_ABSOLUTE | ADL_EXT_SIGNED, 0, 0, 26, ((bfd_int64_t)18446744071562067969ull-1), 4294967295ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym2661[] = { &_sym392, &_sym206, &_sym272, &_sym310, 0,  (struct enum_fields *) -1,};

// Instruction fcmpD_cc_gX_I32
static vcpu_local_instr_attrs _sym2662 { "0000001000000000001000000000000000000000000000000000000000000000000000000010000000" , nullptr };

// Instruction fcmpD_cc_gX_I32
static struct adl_operand _sym2663_operands_operands[] = { {119, 0, 0, 0, 0, 14, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{188, 1, ADL_REGISTER, 0, 0, 18, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{229, 2, ADL_ABSOLUTE | ADL_EXT_SIGNED, 0, 0, 26, ((bfd_int64_t)18446744071562067969ull-1), 4294967295ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym2664[] = { &_sym206, &_sym272, 0,  (struct enum_fields *) -1,};

// Instruction fdiv_gX_gY_I32
static vcpu_local_instr_attrs _sym2665 { "0000001000000000001000000000000000000000000000000000000000000000000000000010000000" , nullptr };

// Instruction fdiv_gX_gY_I32
static struct adl_operand _sym2666_operands_operands[] = { {119, 0, 0, 0, 0, 14, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{187, 1, ADL_REGISTER, 0, 0, 22, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{201, 2, ADL_REGISTER, 0, 0, 18, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{229, 3, ADL_ABSOLUTE | ADL_EXT_SIGNED, 0, 0, 26, ((bfd_int64_t)18446744071562067969ull-1), 4294967295ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym2667[] = { &_sym206, &_sym272, &_sym310, 0,  (struct enum_fields *) -1,};

// Instruction fdiv_gX_gY_I32_fdiv_gX_I32
static vcpu_local_instr_attrs _sym2668 { "0000001000000000001000000000000000000000000000000000000000000000000000000010000000" , nullptr };

// Shorthand:  fdiv_gX_gY_I32_fdiv_gX_I32 -> fdiv_gX_gY_I32;
static struct adl_operand _sym2669_operands[] = { {201, 0, ADL_REGISTER, 0, 0, 18, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{187, 0, ADL_REGISTER, 0, 0, 22, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{230, 1, ADL_ABSOLUTE | ADL_EXT_SIGNED, 0, 0, 26, ((bfd_int64_t)18446744071562067969ull-1), 4294967295ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction fdiv_gX_gY_I32_fdiv_gX_I32
static struct adl_operand _sym2670_operands_operands[] = { {172, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{229, 1, ADL_ABSOLUTE | ADL_EXT_SIGNED, 0, 0, 26, ((bfd_int64_t)18446744071562067969ull-1), 4294967295ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym2671[] = {
  // fdiv_gX_gY_I32    (0)
  { "fdiv_gX_gY_I32", 1, 7, 58, 64,  0x3, { 0x0,0x27440000,},0, "", 0, 3, 3, 0, 0, 0, _sym2669_operands,0,0,1, 0,0,&_sym2668,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym2672[] = { &_sym272, 0,  (struct enum_fields *) -1,};

// Instruction floatx2n_gX_I32
static vcpu_local_instr_attrs _sym2673 { "0000000000000000000010000000000000000000000000000000000000000000000000000010000000" , nullptr };

// Shorthand:  floatx2n_gX_I32 -> floatx2n_gX_gY_I32;
static struct adl_operand _sym2674_operands[] = { {201, 0, ADL_REGISTER, 0, 0, 18, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{187, 0, ADL_REGISTER, 0, 0, 22, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{230, 1, ADL_ABSOLUTE | ADL_EXT_SIGNED, 0, 0, 26, ((bfd_int64_t)18446744071562067969ull-1), 4294967295ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction floatx2n_gX_I32
static struct adl_operand _sym2675_operands_operands[] = { {172, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{229, 1, ADL_ABSOLUTE | ADL_EXT_SIGNED, 0, 0, 26, ((bfd_int64_t)18446744071562067969ull-1), 4294967295ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym2676[] = {
  // floatx2n_gX_gY_I32    (0)
  { "floatx2n_gX_gY_I32", 1, 7, 58, 64,  0x3, { 0x0,0x26000000,},0, "", 0, 3, 3, 0, 0, 0, _sym2674_operands,0,0,0, 0,0,&_sym2673,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym2677[] = { &_sym272, 0,  (struct enum_fields *) -1,};

// Instruction floatx2n_gX_gY_I32
static vcpu_local_instr_attrs _sym2678 { "0000000000000000000010000000000000000000000000000000000000000000000000000010000000" , nullptr };

// Instruction floatx2n_gX_gY_I32
static struct adl_operand _sym2679_operands_operands[] = { {187, 0, ADL_REGISTER, 0, 0, 22, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{201, 1, ADL_REGISTER, 0, 0, 18, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{229, 2, ADL_ABSOLUTE | ADL_EXT_SIGNED, 0, 0, 26, ((bfd_int64_t)18446744071562067969ull-1), 4294967295ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym2680[] = { &_sym272, &_sym310, 0,  (struct enum_fields *) -1,};

// Instruction fmul_gX_gY_I32
static vcpu_local_instr_attrs _sym2681 { "0000001000000000001000000000000000000000000000000000000000000000000000000010000000" , nullptr };

// Instruction fmul_gX_gY_I32
static struct adl_operand _sym2682_operands_operands[] = { {119, 0, 0, 0, 0, 14, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{187, 1, ADL_REGISTER, 0, 0, 22, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{201, 2, ADL_REGISTER, 0, 0, 18, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{229, 3, ADL_ABSOLUTE | ADL_EXT_SIGNED, 0, 0, 26, ((bfd_int64_t)18446744071562067969ull-1), 4294967295ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym2683[] = { &_sym206, &_sym272, &_sym310, 0,  (struct enum_fields *) -1,};

// Instruction fmul_gX_gY_I32_fmul_gX_I32
static vcpu_local_instr_attrs _sym2684 { "0000001000000000001000000000000000000000000000000000000000000000000000000010000000" , nullptr };

// Shorthand:  fmul_gX_gY_I32_fmul_gX_I32 -> fmul_gX_gY_I32;
static struct adl_operand _sym2685_operands[] = { {201, 0, ADL_REGISTER, 0, 0, 18, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{187, 0, ADL_REGISTER, 0, 0, 22, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{230, 1, ADL_ABSOLUTE | ADL_EXT_SIGNED, 0, 0, 26, ((bfd_int64_t)18446744071562067969ull-1), 4294967295ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction fmul_gX_gY_I32_fmul_gX_I32
static struct adl_operand _sym2686_operands_operands[] = { {172, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{229, 1, ADL_ABSOLUTE | ADL_EXT_SIGNED, 0, 0, 26, ((bfd_int64_t)18446744071562067969ull-1), 4294967295ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym2687[] = {
  // fmul_gX_gY_I32    (0)
  { "fmul_gX_gY_I32", 1, 7, 58, 64,  0x3, { 0x0,0x27040000,},0, "", 0, 3, 3, 0, 0, 0, _sym2685_operands,0,0,1, 0,0,&_sym2684,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym2688[] = { &_sym272, 0,  (struct enum_fields *) -1,};

// Instruction fsub_ucc_cond_gX_gY_I32
static vcpu_local_instr_attrs _sym2689 { "0000001000000000001000000000000000000000000000000000000000000000000000000010000000" , nullptr };

// Instruction fsub_ucc_cond_gX_gY_I32
static struct adl_operand _sym2690_operands_operands[] = { {368, 0, 0, 0, 0, 10, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{119, 1, 0, 0, 0, 14, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{187, 2, ADL_REGISTER, 0, 0, 22, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{201, 3, ADL_REGISTER, 0, 0, 18, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{229, 4, ADL_ABSOLUTE | ADL_EXT_SIGNED, 0, 0, 26, ((bfd_int64_t)18446744071562067969ull-1), 4294967295ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym2691[] = { &_sym392, &_sym206, &_sym272, &_sym310, 0,  (struct enum_fields *) -1,};

// Instruction ldX_s_gX_Iu22_impl
static vcpu_local_instr_attrs _sym2692 { "0000000000000000001000000000000000000000000000000000000000000000000000000010000000" , nullptr };

// Instruction ldX_s_gX_Iu22_impl
static struct adl_operand _sym2693_operands_operands[] = { {134, 0, 0, 0, 0, 4, 0ull, 0x3ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{133, 1, 0, 0, 0, 6, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{187, 2, ADL_REGISTER, 0, 0, 22, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{226, 3, ADL_ABSOLUTE, 0, 0, 36, 0ull, 0x3fffffull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym2694[] = { &_sym220, &_sym218, 0, &_sym302, 0,  (struct enum_fields *) -1,};

// Instruction ldb_s_gX_Iu22
static vcpu_local_instr_attrs _sym2695 { "0000000000000000001000000000000000000000000000000000000000000000000000000010000000" , nullptr };

// Shorthand:  ldb_s_gX_Iu22 -> ldX_s_gX_Iu22_impl;
static struct adl_operand _sym2696_operands[] = { {133, 0, 0, 0, 0, 6, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{187, 1, ADL_REGISTER, 0, 0, 22, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{226, 2, ADL_ABSOLUTE, 0, 0, 36, 0ull, 0x3fffffull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction ldb_s_gX_Iu22
static struct adl_operand _sym2697_operands_operands[] = { {133, 0, 0, 0, 0, 6, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{172, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{226, 2, ADL_ABSOLUTE, 0, 0, 36, 0ull, 0x3fffffull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym2698[] = {
  // ldX_s_gX_Iu22_impl    (0)
  { "ldX_s_gX_Iu22_impl", 1, 7, 58, 64,  0x3, { 0x0,0x60000000,},0, "", 0, 3, 3, 0, 1, 0, _sym2696_operands,0,0,0, 0,0,&_sym2695,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym2699[] = { &_sym218, &_sym272, 0,  (struct enum_fields *) -1,};

// Instruction ldh_s_gX_Iu22
static vcpu_local_instr_attrs _sym2700 { "0000000000000000001000000000000000000000000000000000000000000000000000000010000000" , nullptr };

// Shorthand:  ldh_s_gX_Iu22 -> ldX_s_gX_Iu22_impl;
static struct adl_operand _sym2701_operands[] = { {133, 0, 0, 0, 0, 6, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{187, 1, ADL_REGISTER, 0, 0, 22, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{226, 2, ADL_ABSOLUTE, 0, 0, 36, 0ull, 0x3fffffull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction ldh_s_gX_Iu22
static struct adl_operand _sym2702_operands_operands[] = { {133, 0, 0, 0, 0, 6, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{172, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{226, 2, ADL_ABSOLUTE, 0, 0, 36, 0ull, 0x3fffffull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym2703[] = {
  // ldX_s_gX_Iu22_impl    (0)
  { "ldX_s_gX_Iu22_impl", 1, 7, 58, 64,  0x3, { 0x0,0x64000000,},0, "", 0, 3, 3, 0, 1, 0, _sym2701_operands,0,0,0, 0,0,&_sym2700,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym2704[] = { &_sym218, &_sym272, 0,  (struct enum_fields *) -1,};

// Instruction ldm
static vcpu_local_instr_attrs _sym2705 { "0000000000000000000100000000000000010000000000000000000000000000000000000010000000" , nullptr };

// Instruction ldm
static struct adl_operand _sym2706_operands_operands[] = { {252, 0, ADL_SIGNED, 0, 0, 10, ((bfd_int64_t)18446744073709518849ull-1), 32767ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{327, 1, 0, 0, 0, 26, 0ull, 0xffffffffull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym2707[] = { 0, 0, 0,  (struct enum_fields *) -1,};

// Instruction ldm_stx
static vcpu_local_instr_attrs _sym2708 { "0000000000000000000100000000000000010000000000000000000000000000000000000010000000" , nullptr };

// Shorthand:  ldm_stx -> ldm;

static bfd_uint64_t _sym2710_modifier (const expressionS *operands, unsigned __cia ATTRIBUTE_UNUSED) { return ( (operands[20].X_add_number) << 0 ) + ( (operands[21].X_add_number) << 1 ) + ( (operands[22].X_add_number) << 2 ) + ( (operands[23].X_add_number) << 3 ) + ( (operands[24].X_add_number) << 4 ) + ( (operands[25].X_add_number) << 5 ) + ( (operands[26].X_add_number) << 6 ) + ( (operands[27].X_add_number) << 7 ) + ( (operands[28].X_add_number) << 8 ) + ( (operands[29].X_add_number) << 9 ) + ( (operands[30].X_add_number) << 10 ) + ( (operands[31].X_add_number) << 11 ) + ( (operands[0].X_add_number) << 12 ) + ( (operands[1].X_add_number) << 13 ) + ( (operands[2].X_add_number) << 14 ) + ( (operands[3].X_add_number) << 15 ) + ( (operands[4].X_add_number) << 16 ) + ( (operands[5].X_add_number) << 17 ) + ( (operands[6].X_add_number) << 18 ) + ( (operands[7].X_add_number) << 19 ) + ( (operands[8].X_add_number) << 20 ) + ( (operands[9].X_add_number) << 21 ) + ( (operands[10].X_add_number) << 22 ) + ( (operands[11].X_add_number) << 23 ) + ( (operands[12].X_add_number) << 24 ) + ( (operands[13].X_add_number) << 25 ) + ( (operands[14].X_add_number) << 26 ) + ( (operands[15].X_add_number) << 27 ) + ( (operands[16].X_add_number) << 28 ) + ( (operands[17].X_add_number) << 29 ) + ( (operands[18].X_add_number) << 30 ) + ( (operands[19].X_add_number) << 31 ); }

static int _sym2710_mod_indices[] = { 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31,  -1 };
static struct adl_operand _sym2709_operands[] = { {252, 32, ADL_SIGNED, 0, 0, 10, ((bfd_int64_t)18446744073709518849ull-1), 32767ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{327, -1, 0, 0, 0, 0, 0, 0, 0, _sym2710_modifier, _sym2710_mod_indices, 0, 0,0, -1,-1,0}, };

// Instruction ldm_stx
static struct adl_operand _sym2711_operands_operands[] = { {1, 0, 0, 0, 0, 45, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{23, 1, 0, 0, 0, 44, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{25, 2, 0, 0, 0, 43, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{27, 3, 0, 0, 0, 42, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{29, 4, 0, 0, 0, 41, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{31, 5, 0, 0, 0, 40, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{33, 6, 0, 0, 0, 39, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{35, 7, 0, 0, 0, 38, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{37, 8, 0, 0, 0, 37, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{39, 9, 0, 0, 0, 36, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{4, 10, 0, 0, 0, 35, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{6, 11, 0, 0, 0, 34, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{8, 12, 0, 0, 0, 33, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{10, 13, 0, 0, 0, 32, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{12, 14, 0, 0, 0, 31, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{14, 15, 0, 0, 0, 30, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{16, 16, 0, 0, 0, 29, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{18, 17, 0, 0, 0, 28, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{20, 18, 0, 0, 0, 27, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{22, 19, 0, 0, 0, 26, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{149, 20, 0, 0, 0, 57, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{155, 21, 0, 0, 0, 56, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{157, 22, 0, 0, 0, 55, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{159, 23, 0, 0, 0, 54, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{161, 24, 0, 0, 0, 53, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{163, 25, 0, 0, 0, 52, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{165, 26, 0, 0, 0, 51, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{167, 27, 0, 0, 0, 50, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{169, 28, 0, 0, 0, 49, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{171, 29, 0, 0, 0, 48, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{152, 30, 0, 0, 0, 47, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{154, 31, 0, 0, 0, 46, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{250, 32, ADL_SIGNED, 0, 0, 0, ((bfd_int64_t)18446744073709518849ull-1), 32767ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym2712[] = {
  // ldm    (0)
  { "ldm", 1, 7, 58, 64,  0x3, { 0x0,0x30000000,},0, "", 0, 2, 2, 0, 0, 0, _sym2709_operands,0,0,0, 0,0,&_sym2708,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym2713[] = { &_sym4, &_sym48, &_sym52, &_sym56, &_sym60, &_sym64, &_sym68, &_sym72, &_sym76, &_sym80, &_sym10, &_sym14, &_sym18, &_sym22, &_sym26, &_sym30, &_sym34, &_sym38, &_sym42, &_sym46, &_sym226, &_sym238, &_sym242, &_sym246, &_sym250, &_sym254, &_sym258, &_sym262, &_sym266, &_sym270, &_sym232, &_sym236, 0,  (struct enum_fields *) -1,};

// Instruction ldm_stx_zero
static vcpu_local_instr_attrs _sym2714 { "0000000000000000000100000000000000010000000000000000000000000000000000000010000000" , nullptr };

// Shorthand:  ldm_stx_zero -> ldm;

static bfd_uint64_t _sym2716_modifier (const expressionS *operands, unsigned __cia ATTRIBUTE_UNUSED) { return ( (operands[20].X_add_number) << 0 ) + ( (operands[21].X_add_number) << 1 ) + ( (operands[22].X_add_number) << 2 ) + ( (operands[23].X_add_number) << 3 ) + ( (operands[24].X_add_number) << 4 ) + ( (operands[25].X_add_number) << 5 ) + ( (operands[26].X_add_number) << 6 ) + ( (operands[27].X_add_number) << 7 ) + ( (operands[28].X_add_number) << 8 ) + ( (operands[29].X_add_number) << 9 ) + ( (operands[30].X_add_number) << 10 ) + ( (operands[31].X_add_number) << 11 ) + ( (operands[0].X_add_number) << 12 ) + ( (operands[1].X_add_number) << 13 ) + ( (operands[2].X_add_number) << 14 ) + ( (operands[3].X_add_number) << 15 ) + ( (operands[4].X_add_number) << 16 ) + ( (operands[5].X_add_number) << 17 ) + ( (operands[6].X_add_number) << 18 ) + ( (operands[7].X_add_number) << 19 ) + ( (operands[8].X_add_number) << 20 ) + ( (operands[9].X_add_number) << 21 ) + ( (operands[10].X_add_number) << 22 ) + ( (operands[11].X_add_number) << 23 ) + ( (operands[12].X_add_number) << 24 ) + ( (operands[13].X_add_number) << 25 ) + ( (operands[14].X_add_number) << 26 ) + ( (operands[15].X_add_number) << 27 ) + ( (operands[16].X_add_number) << 28 ) + ( (operands[17].X_add_number) << 29 ) + ( (operands[18].X_add_number) << 30 ) + ( (operands[19].X_add_number) << 31 ); }

static int _sym2716_mod_indices[] = { 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31,  -1 };
static struct adl_operand _sym2715_operands[] = { {327, -1, 0, 0, 0, 0, 0, 0, 0, _sym2716_modifier, _sym2716_mod_indices, 0, 0,0, -1,-1,0}, };

// Instruction ldm_stx_zero
static struct adl_operand _sym2717_operands_operands[] = { {1, 0, 0, 0, 0, 45, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{23, 1, 0, 0, 0, 44, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{25, 2, 0, 0, 0, 43, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{27, 3, 0, 0, 0, 42, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{29, 4, 0, 0, 0, 41, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{31, 5, 0, 0, 0, 40, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{33, 6, 0, 0, 0, 39, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{35, 7, 0, 0, 0, 38, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{37, 8, 0, 0, 0, 37, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{39, 9, 0, 0, 0, 36, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{4, 10, 0, 0, 0, 35, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{6, 11, 0, 0, 0, 34, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{8, 12, 0, 0, 0, 33, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{10, 13, 0, 0, 0, 32, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{12, 14, 0, 0, 0, 31, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{14, 15, 0, 0, 0, 30, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{16, 16, 0, 0, 0, 29, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{18, 17, 0, 0, 0, 28, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{20, 18, 0, 0, 0, 27, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{22, 19, 0, 0, 0, 26, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{149, 20, 0, 0, 0, 57, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{155, 21, 0, 0, 0, 56, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{157, 22, 0, 0, 0, 55, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{159, 23, 0, 0, 0, 54, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{161, 24, 0, 0, 0, 53, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{163, 25, 0, 0, 0, 52, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{165, 26, 0, 0, 0, 51, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{167, 27, 0, 0, 0, 50, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{169, 28, 0, 0, 0, 49, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{171, 29, 0, 0, 0, 48, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{152, 30, 0, 0, 0, 47, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{154, 31, 0, 0, 0, 46, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym2718[] = {
  // ldm    (0)
  { "ldm", 1, 7, 58, 64,  0x3, { 0x0,0x30000000,},0, "", 0, 1, 1, 0, 0, 0, _sym2715_operands,0,0,0, 0,0,&_sym2714,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym2719[] = { &_sym4, &_sym48, &_sym52, &_sym56, &_sym60, &_sym64, &_sym68, &_sym72, &_sym76, &_sym80, &_sym10, &_sym14, &_sym18, &_sym22, &_sym26, &_sym30, &_sym34, &_sym38, &_sym42, &_sym46, &_sym226, &_sym238, &_sym242, &_sym246, &_sym250, &_sym254, &_sym258, &_sym262, &_sym266, &_sym270, &_sym232, &_sym236,  (struct enum_fields *) -1,};

// Instruction ldw_gX_Iu22
static vcpu_local_instr_attrs _sym2720 { "0000000000000000001000000000000000000000000000000000000000000000000000000010000000" , nullptr };

// Shorthand:  ldw_gX_Iu22 -> ldX_s_gX_Iu22_impl;
static struct adl_operand _sym2721_operands[] = { {187, 0, ADL_REGISTER, 0, 0, 22, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{226, 1, ADL_ABSOLUTE, 0, 0, 36, 0ull, 0x3fffffull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction ldw_gX_Iu22
static struct adl_operand _sym2722_operands_operands[] = { {172, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{226, 1, ADL_ABSOLUTE, 0, 0, 36, 0ull, 0x3fffffull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym2723[] = {
  // ldX_s_gX_Iu22_impl    (0)
  { "ldX_s_gX_Iu22_impl", 1, 7, 58, 64,  0x3, { 0x0,0x68000000,},0, "", 0, 2, 2, 0, 0, 0, _sym2721_operands,0,0,0, 0,0,&_sym2720,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym2724[] = { &_sym272, 0,  (struct enum_fields *) -1,};

// Instruction ldw_gX_Iu22_ld
static vcpu_local_instr_attrs _sym2725 { "0000000000000000001000000000000000000000000000000000000000000000000000000010000000" , nullptr };

// Shorthand:  ldw_gX_Iu22_ld -> ldX_s_gX_Iu22_impl;
static struct adl_operand _sym2726_operands[] = { {187, 0, ADL_REGISTER, 0, 0, 22, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{226, 1, ADL_ABSOLUTE, 0, 0, 36, 0ull, 0x3fffffull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction ldw_gX_Iu22_ld
static struct adl_operand _sym2727_operands_operands[] = { {172, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{226, 1, ADL_ABSOLUTE, 0, 0, 36, 0ull, 0x3fffffull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym2728[] = {
  // ldX_s_gX_Iu22_impl    (0)
  { "ldX_s_gX_Iu22_impl", 1, 7, 58, 64,  0x3, { 0x0,0x68000000,},0, "", 0, 2, 2, 0, 0, 0, _sym2726_operands,0,0,0, 0,0,&_sym2725,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym2729[] = { &_sym272, 0,  (struct enum_fields *) -1,};

// Instruction lfsr_gX_gY_Iu32
static vcpu_local_instr_attrs _sym2730 { "0000000000000000000010000000000000000000000000000000000000000000000000000010000000" , nullptr };

// Instruction lfsr_gX_gY_Iu32
static struct adl_operand _sym2731_operands_operands[] = { {187, 0, ADL_REGISTER, 0, 0, 22, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{201, 1, ADL_REGISTER, 0, 0, 18, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{229, 2, ADL_ABSOLUTE | ADL_EXT_SIGNED, 0, 0, 26, ((bfd_int64_t)18446744071562067969ull-1), 4294967295ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym2732[] = { &_sym272, &_sym310, 0,  (struct enum_fields *) -1,};

// Instruction mpyD_gX_gY_I32
static vcpu_local_instr_attrs _sym2733 { "0000000000000000001000000000000000000000000000000000000000000000000000000010000000" , nullptr };

// Instruction mpyD_gX_gY_I32
static struct adl_operand _sym2734_operands_operands[] = { {119, 0, 0, 0, 0, 14, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{187, 1, ADL_REGISTER, 0, 0, 22, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{201, 2, ADL_REGISTER, 0, 0, 18, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{229, 3, ADL_ABSOLUTE | ADL_EXT_SIGNED, 0, 0, 26, ((bfd_int64_t)18446744071562067969ull-1), 4294967295ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym2735[] = { &_sym206, &_sym272, &_sym310, 0,  (struct enum_fields *) -1,};

// Instruction mpyD_gX_gY_I32_mpy_cc_gX_I32
adl_instr_attr_val _sym2736[] = { { instr_opD,  0, 0 }, { instr_inst,  0, "mpyS_z_gZ_Iu16_mpy_z" }, { instr_opDS,  0, 0 }, { instr_vcpu3,  0, 0 }, { -1, 0, 0 } };
static vcpu_local_instr_attrs _sym2737 { "0000000000000000001000000000100000100000000000000000000000000000000000000010000000" , _sym2736 };

// Shorthand:  mpyD_gX_gY_I32_mpy_cc_gX_I32 -> mpyD_gX_gY_I32;
static struct adl_operand _sym2738_operands[] = { {119, 0, 0, 0, 0, 14, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{201, 1, ADL_REGISTER, 0, 0, 18, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{187, 1, ADL_REGISTER, 0, 0, 22, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{230, 2, ADL_ABSOLUTE | ADL_EXT_SIGNED, 0, 0, 26, ((bfd_int64_t)18446744071562067969ull-1), 4294967295ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction mpyD_gX_gY_I32_mpy_cc_gX_I32
static struct adl_operand _sym2739_operands_operands[] = { {117, 0, 0, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{172, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{229, 2, ADL_ABSOLUTE | ADL_EXT_SIGNED, 0, 0, 26, ((bfd_int64_t)18446744071562067969ull-1), 4294967295ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym2740[] = {
  // mpyD_gX_gY_I32    (0)
  { "mpyD_gX_gY_I32", 1, 7, 58, 64,  0x3, { 0x0,0x27000000,},0, "", 0, 4, 4, 0, 1, 0, _sym2738_operands,0,0,1, 0,0,&_sym2737,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym2741[] = { &_sym208, &_sym272, 0,  (struct enum_fields *) -1,};

// Instruction mpyD_gX_gY_I32_mpy_gX_I32
adl_instr_attr_val _sym2742[] = { { instr_opD,  0, 0 }, { instr_inst,  0, "mpyS_z_gZ_Iu16_mpy_z" }, { instr_opDS,  0, 0 }, { instr_vcpu3,  0, 0 }, { -1, 0, 0 } };
static vcpu_local_instr_attrs _sym2743 { "0000000000000000001000000000100000100000000000000000000000000000000000000010000000" , _sym2742 };

// Shorthand:  mpyD_gX_gY_I32_mpy_gX_I32 -> mpyD_gX_gY_I32;
static struct adl_operand _sym2744_operands[] = { {201, 0, ADL_REGISTER, 0, 0, 18, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{187, 0, ADL_REGISTER, 0, 0, 22, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{230, 1, ADL_ABSOLUTE | ADL_EXT_SIGNED, 0, 0, 26, ((bfd_int64_t)18446744071562067969ull-1), 4294967295ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction mpyD_gX_gY_I32_mpy_gX_I32
static struct adl_operand _sym2745_operands_operands[] = { {172, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{229, 1, ADL_ABSOLUTE | ADL_EXT_SIGNED, 0, 0, 26, ((bfd_int64_t)18446744071562067969ull-1), 4294967295ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym2746[] = {
  // mpyD_gX_gY_I32    (0)
  { "mpyD_gX_gY_I32", 1, 7, 58, 64,  0x3, { 0x0,0x27000000,},0, "", 0, 3, 3, 0, 0, 0, _sym2744_operands,0,0,1, 0,0,&_sym2743,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym2747[] = { &_sym272, 0,  (struct enum_fields *) -1,};

// Instruction mpy_gX_gY_I32
static vcpu_local_instr_attrs _sym2748 { "0000000000000000001000000000000000000000000000000000000000000000000000000010000000" , nullptr };

// Shorthand:  mpy_gX_gY_I32 -> mpyD_gX_gY_I32;
static struct adl_operand _sym2749_operands[] = { {119, 0, 0, 0, 0, 14, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{201, 2, ADL_REGISTER, 0, 0, 18, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{187, 1, ADL_REGISTER, 0, 0, 22, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{230, 3, ADL_ABSOLUTE | ADL_EXT_SIGNED, 0, 0, 26, ((bfd_int64_t)18446744071562067969ull-1), 4294967295ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction mpy_gX_gY_I32
static struct adl_operand _sym2750_operands_operands[] = { {116, 0, 0, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{172, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{192, 2, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{229, 3, ADL_ABSOLUTE | ADL_EXT_SIGNED, 0, 0, 26, ((bfd_int64_t)18446744071562067969ull-1), 4294967295ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym2751[] = {
  // mpyD_gX_gY_I32    (0)
  { "mpyD_gX_gY_I32", 1, 7, 58, 64,  0x3, { 0x0,0x27000000,},0, "", 0, 4, 4, 0, 1, 0, _sym2749_operands,0,0,1, 0,0,&_sym2748,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym2752[] = { &_sym206, &_sym272, &_sym310, 0,  (struct enum_fields *) -1,};

// Instruction mvD_gX_I32
static vcpu_local_instr_attrs _sym2753 { "0000000000000000000010000000000000000000000000000000000000000000000000000010000000" , nullptr };

// Instruction mvD_gX_I32
static struct adl_operand _sym2754_operands_operands[] = { {119, 0, 0, 0, 0, 14, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{182, 1, ADL_REGISTER, 0, 0, 22, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{229, 2, ADL_ABSOLUTE | ADL_EXT_SIGNED, 0, 0, 26, ((bfd_int64_t)18446744071562067969ull-1), 4294967295ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym2755[] = { &_sym206, &_sym282, 0,  (struct enum_fields *) -1,};

// Instruction mvD_gX_I32_mv
adl_instr_attr_val _sym2756[] = { { instr_opD,  0, 0 }, { instr_inst,  0, "mvS_z_gZ_Iu16_mv_z" }, { instr_opDS,  0, 0 }, { instr_vcpu1,  0, 0 }, { -1, 0, 0 } };
static vcpu_local_instr_attrs _sym2757 { "0000000000000000000010000000100000100000000000000000000000000000000000000010000000" , _sym2756 };

// Shorthand:  mvD_gX_I32_mv -> mvD_gX_I32;
static struct adl_operand _sym2758_operands[] = { {182, 0, ADL_REGISTER, 0, 0, 22, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{230, 1, ADL_ABSOLUTE | ADL_EXT_SIGNED, 0, 0, 26, ((bfd_int64_t)18446744071562067969ull-1), 4294967295ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction mvD_gX_I32_mv
static struct adl_operand _sym2759_operands_operands[] = { {172, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{229, 1, ADL_ABSOLUTE | ADL_EXT_SIGNED, 0, 0, 26, ((bfd_int64_t)18446744071562067969ull-1), 4294967295ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym2760[] = {
  // mvD_gX_I32    (0)
  { "mvD_gX_I32", 1, 7, 58, 64,  0x3, { 0x0,0x24000000,},0, "", 0, 2, 2, 0, 0, 0, _sym2758_operands,0,0,1, 0,0,&_sym2757,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym2761[] = { &_sym272, 0,  (struct enum_fields *) -1,};

// Instruction mvD_gX_I32_mv_cc
adl_instr_attr_val _sym2762[] = { { instr_opD,  0, 0 }, { instr_inst,  0, "mvS_z_gZ_Iu16_mv_z" }, { instr_opDS,  0, 0 }, { instr_vcpu1,  0, 0 }, { -1, 0, 0 } };
static vcpu_local_instr_attrs _sym2763 { "0000000000000000000010000000100000100000000000000000000000000000000000000010000000" , _sym2762 };

// Shorthand:  mvD_gX_I32_mv_cc -> mvD_gX_I32;
static struct adl_operand _sym2764_operands[] = { {119, 0, 0, 0, 0, 14, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{182, 1, ADL_REGISTER, 0, 0, 22, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{230, 2, ADL_ABSOLUTE | ADL_EXT_SIGNED, 0, 0, 26, ((bfd_int64_t)18446744071562067969ull-1), 4294967295ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction mvD_gX_I32_mv_cc
static struct adl_operand _sym2765_operands_operands[] = { {117, 0, 0, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{172, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{229, 2, ADL_ABSOLUTE | ADL_EXT_SIGNED, 0, 0, 26, ((bfd_int64_t)18446744071562067969ull-1), 4294967295ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym2766[] = {
  // mvD_gX_I32    (0)
  { "mvD_gX_I32", 1, 7, 58, 64,  0x3, { 0x0,0x24000000,},0, "", 0, 3, 3, 0, 1, 0, _sym2764_operands,0,0,1, 0,0,&_sym2763,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym2767[] = { &_sym208, &_sym272, 0,  (struct enum_fields *) -1,};

// Instruction mvD_gX_I32_mv_sp
static vcpu_local_instr_attrs _sym2768 { "0000000000000000000010000000000000000000000000000000000000000000000000000010000000" , nullptr };

// Shorthand:  mvD_gX_I32_mv_sp -> mvD_gX_I32;
static struct adl_operand _sym2769_operands[] = { {119, 0, 0, 0, 0, 14, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{230, 1, ADL_ABSOLUTE | ADL_EXT_SIGNED, 0, 0, 26, ((bfd_int64_t)18446744071562067969ull-1), 4294967295ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction mvD_gX_I32_mv_sp
static struct adl_operand _sym2770_operands_operands[] = { {116, 0, 0, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{229, 1, ADL_ABSOLUTE | ADL_EXT_SIGNED, 0, 0, 26, ((bfd_int64_t)18446744071562067969ull-1), 4294967295ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym2771[] = {
  // mvD_gX_I32    (0)
  { "mvD_gX_I32", 1, 7, 58, 64,  0x3, { 0x0,0x24000380,},0, "", 0, 2, 2, 0, 1, 0, _sym2769_operands,0,0,1, 0,0,&_sym2768,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym2772[] = { &_sym206, 0,  (struct enum_fields *) -1,};

// Instruction mv_h_rV_Is16
static vcpu_local_instr_attrs _sym2773 { "0000000000000000000010000000000000000000000000000000000000000000000000000010000000" , nullptr };

// Instruction mv_h_rV_Is16
static struct adl_operand _sym2774_operands_operands[] = { {248, 0, ADL_SIGNED, 0, 0, 42, ((bfd_int64_t)18446744073709518849ull-1), 32767ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym2775[] = { 0,  (struct enum_fields *) -1,};

// Instruction mv_w_rV_real_imag
static vcpu_local_instr_attrs _sym2776 { "0000000000000000000010000000000000000000000000000000000000000000000000000010000000" , nullptr };

// Instruction mv_w_rV_real_imag
static struct adl_operand _sym2777_operands_operands[] = { {136, 0, ADL_EXT_SIGNED, 0, 0, 42, ((bfd_int64_t)18446744073709518849ull-1), 65535ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{135, 1, ADL_EXT_SIGNED, 0, 0, 26, ((bfd_int64_t)18446744073709518849ull-1), 65535ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym2778[] = { 0, 0,  (struct enum_fields *) -1,};

// Instruction mv_w_rV_real_imag_1
static vcpu_local_instr_attrs _sym2779 { "0000000000000000000010000000000000000000000000000000000000000000000000000010000000" , nullptr };

// Shorthand:  mv_w_rV_real_imag_1 -> mv_w_rV_real_imag;

static bfd_uint64_t _sym2781_modifier (const expressionS *operands, unsigned __cia ATTRIBUTE_UNUSED) { return ( (operands[0].X_add_number) & 0xFFFF0000 ) >> 16; }

static int _sym2781_mod_indices[] = { 0,  -1 };

static bfd_uint64_t _sym2782_modifier (const expressionS *operands, unsigned __cia ATTRIBUTE_UNUSED) { return (operands[0].X_add_number) & 0xFFFF; }

static int _sym2782_mod_indices[] = { 0,  -1 };
static struct adl_operand _sym2780_operands[] = { {135, -1, 0, 0, 0, 0, 0, 0, 0, _sym2781_modifier, _sym2781_mod_indices, 0, 0,0, -1,-1,0},{136, -1, 0, 0, 0, 0, 0, 0, 0, _sym2782_modifier, _sym2782_mod_indices, 0, 0,0, -1,-1,0}, };

// Instruction mv_w_rV_real_imag_1
static struct adl_operand _sym2783_operands_operands[] = { {228, 0, 0, 0, 0, 0, 0ull, 0xffffffffull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym2784[] = {
  // mv_w_rV_real_imag    (0)
  { "mv_w_rV_real_imag", 1, 7, 58, 64,  0x3, { 0x0,0x14000000,},0, "", 0, 2, 2, 0, 0, 0, _sym2780_operands,0,0,0, 0,0,&_sym2779,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym2785[] = { 0,  (struct enum_fields *) -1,};

// Instruction mv_w_rV_real_imag_2
static vcpu_local_instr_attrs _sym2786 { "0000000000000000000010000000000000000000000000000000000000000000000000000010000000" , nullptr };

// Shorthand:  mv_w_rV_real_imag_2 -> mv_w_rV_real_imag;
static struct adl_operand _sym2787_operands[] = { {135, 1, ADL_EXT_SIGNED, 0, 0, 26, ((bfd_int64_t)18446744073709518849ull-1), 65535ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{136, 0, ADL_EXT_SIGNED, 0, 0, 42, ((bfd_int64_t)18446744073709518849ull-1), 65535ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction mv_w_rV_real_imag_2
static struct adl_operand _sym2788_operands_operands[] = { {136, 0, ADL_EXT_SIGNED, 0, 0, 42, ((bfd_int64_t)18446744073709518849ull-1), 65535ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{135, 1, ADL_EXT_SIGNED, 0, 0, 26, ((bfd_int64_t)18446744073709518849ull-1), 65535ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym2789[] = {
  // mv_w_rV_real_imag    (0)
  { "mv_w_rV_real_imag", 1, 7, 58, 64,  0x3, { 0x0,0x14000000,},0, "", 0, 2, 2, 0, 0, 0, _sym2787_operands,0,0,0, 0,0,&_sym2786,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym2790[] = { 0, 0,  (struct enum_fields *) -1,};

// Instruction mv_w_rV_real_imag_3
static vcpu_local_instr_attrs _sym2791 { "0000000000000000000010000000000000000000000000000000000000000000000000000010000000" , nullptr };

// Shorthand:  mv_w_rV_real_imag_3 -> mv_w_rV_real_imag;

static bfd_uint64_t _sym2793_modifier (const expressionS *operands, unsigned __cia ATTRIBUTE_UNUSED) { return ( (operands[0].X_add_number) & 0xFFFF0000 ) >> 16; }

static int _sym2793_mod_indices[] = { 0,  -1 };

static bfd_uint64_t _sym2794_modifier (const expressionS *operands, unsigned __cia ATTRIBUTE_UNUSED) { return (operands[0].X_add_number) & 0xFFFF; }

static int _sym2794_mod_indices[] = { 0,  -1 };
static struct adl_operand _sym2792_operands[] = { {135, -1, 0, 0, 0, 0, 0, 0, 0, _sym2793_modifier, _sym2793_mod_indices, 0, 0,0, -1,-1,0},{136, -1, 0, 0, 0, 0, 0, 0, 0, _sym2794_modifier, _sym2794_mod_indices, 0, 0,0, -1,-1,0}, };

// Instruction mv_w_rV_real_imag_3
static struct adl_operand _sym2795_operands_operands[] = { {228, 0, 0, 0, 0, 0, 0ull, 0xffffffffull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym2796[] = {
  // mv_w_rV_real_imag    (0)
  { "mv_w_rV_real_imag", 1, 7, 58, 64,  0x3, { 0x0,0x14000000,},0, "", 0, 2, 2, 0, 0, 0, _sym2792_operands,0,0,0, 0,0,&_sym2791,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym2797[] = { 0,  (struct enum_fields *) -1,};

// Instruction mvip_Iu9_Iu32
static vcpu_local_instr_attrs _sym2798 { "0000000000000000000010000000000000000000000000000000000000000000000000000010000000" , nullptr };

// Instruction mvip_Iu9_Iu32
static struct adl_operand _sym2799_operands_operands[] = { {315, 0, 0, 0, 0, 10, 0ull, 0x1ffull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{229, 1, ADL_ABSOLUTE | ADL_EXT_SIGNED, 0, 0, 26, ((bfd_int64_t)18446744071562067969ull-1), 4294967295ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym2800[] = { 0, 0,  (struct enum_fields *) -1,};

// Instruction mvip_Iu9_gX_Iu32
static vcpu_local_instr_attrs _sym2801 { "0000000000000000000010000000000000000000000000000000000000000000000000000010000000" , nullptr };

// Instruction mvip_Iu9_gX_Iu32
static struct adl_operand _sym2802_operands_operands[] = { {315, 0, 0, 0, 0, 10, 0ull, 0x1ffull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{187, 1, ADL_REGISTER, 0, 0, 22, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{229, 2, ADL_ABSOLUTE | ADL_EXT_SIGNED, 0, 0, 26, ((bfd_int64_t)18446744071562067969ull-1), 4294967295ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym2803[] = { 0, &_sym272, 0,  (struct enum_fields *) -1,};

// Instruction mvip_gX_Iu9_Iu32
static vcpu_local_instr_attrs _sym2804 { "0000000000000000000010000000000000000000000000000000000000000000000000000010000000" , nullptr };

// Instruction mvip_gX_Iu9_Iu32
static struct adl_operand _sym2805_operands_operands[] = { {187, 0, ADL_REGISTER, 0, 0, 22, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{315, 1, 0, 0, 0, 10, 0ull, 0x1ffull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{229, 2, ADL_ABSOLUTE | ADL_EXT_SIGNED, 0, 0, 26, ((bfd_int64_t)18446744071562067969ull-1), 4294967295ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym2806[] = { &_sym272, 0, 0,  (struct enum_fields *) -1,};

// Instruction orD_gX_gY_I32
static vcpu_local_instr_attrs _sym2807 { "0000000000000000000010000000000000000000000000000000000000000000000000000010000000" , nullptr };

// Instruction orD_gX_gY_I32
static struct adl_operand _sym2808_operands_operands[] = { {119, 0, 0, 0, 0, 14, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{187, 1, ADL_REGISTER, 0, 0, 22, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{201, 2, ADL_REGISTER, 0, 0, 18, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{229, 3, ADL_ABSOLUTE | ADL_EXT_SIGNED, 0, 0, 26, ((bfd_int64_t)18446744071562067969ull-1), 4294967295ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym2809[] = { &_sym206, &_sym272, &_sym310, 0,  (struct enum_fields *) -1,};

// Instruction orD_gX_gY_I32_or_cc_gX_I32
adl_instr_attr_val _sym2810[] = { { instr_opD,  0, 0 }, { instr_inst,  0, "orS_gX_Iu16_or" }, { instr_opDS,  0, 0 }, { instr_vcpu1,  0, 0 }, { -1, 0, 0 } };
static vcpu_local_instr_attrs _sym2811 { "0000000000000000000010000000100000100000000000000000000000000000000000000010000000" , _sym2810 };

// Shorthand:  orD_gX_gY_I32_or_cc_gX_I32 -> orD_gX_gY_I32;
static struct adl_operand _sym2812_operands[] = { {119, 0, 0, 0, 0, 14, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{201, 1, ADL_REGISTER, 0, 0, 18, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{187, 1, ADL_REGISTER, 0, 0, 22, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{230, 2, ADL_ABSOLUTE | ADL_EXT_SIGNED, 0, 0, 26, ((bfd_int64_t)18446744071562067969ull-1), 4294967295ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction orD_gX_gY_I32_or_cc_gX_I32
static struct adl_operand _sym2813_operands_operands[] = { {117, 0, 0, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{172, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{229, 2, ADL_ABSOLUTE | ADL_EXT_SIGNED, 0, 0, 26, ((bfd_int64_t)18446744071562067969ull-1), 4294967295ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym2814[] = {
  // orD_gX_gY_I32    (0)
  { "orD_gX_gY_I32", 1, 7, 58, 64,  0x3, { 0x0,0x25000000,},0, "", 0, 4, 4, 0, 1, 0, _sym2812_operands,0,0,1, 0,0,&_sym2811,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym2815[] = { &_sym208, &_sym272, 0,  (struct enum_fields *) -1,};

// Instruction orD_gX_gY_I32_or_cc_gX_gY_I32
static vcpu_local_instr_attrs _sym2816 { "0000000000000000000010000000000000000000000000000000000000000000000000000010000000" , nullptr };

// Shorthand:  orD_gX_gY_I32_or_cc_gX_gY_I32 -> orD_gX_gY_I32;
static struct adl_operand _sym2817_operands[] = { {119, 0, 0, 0, 0, 14, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{201, 2, ADL_REGISTER, 0, 0, 18, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{187, 1, ADL_REGISTER, 0, 0, 22, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{230, 3, ADL_ABSOLUTE | ADL_EXT_SIGNED, 0, 0, 26, ((bfd_int64_t)18446744071562067969ull-1), 4294967295ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction orD_gX_gY_I32_or_cc_gX_gY_I32
static struct adl_operand _sym2818_operands_operands[] = { {116, 0, 0, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{172, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{192, 2, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{229, 3, ADL_ABSOLUTE | ADL_EXT_SIGNED, 0, 0, 26, ((bfd_int64_t)18446744071562067969ull-1), 4294967295ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym2819[] = {
  // orD_gX_gY_I32    (0)
  { "orD_gX_gY_I32", 1, 7, 58, 64,  0x3, { 0x0,0x25000000,},0, "", 0, 4, 4, 0, 1, 0, _sym2817_operands,0,0,1, 0,0,&_sym2816,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym2820[] = { &_sym206, &_sym272, &_sym310, 0,  (struct enum_fields *) -1,};

// Instruction orD_gX_gY_I32_or_gX_I32
adl_instr_attr_val _sym2821[] = { { instr_opD,  0, 0 }, { instr_inst,  0, "orS_gX_Iu16_or" }, { instr_opDS,  0, 0 }, { instr_vcpu1,  0, 0 }, { -1, 0, 0 } };
static vcpu_local_instr_attrs _sym2822 { "0000000000000000000010000000100000100000000000000000000000000000000000000010000000" , _sym2821 };

// Shorthand:  orD_gX_gY_I32_or_gX_I32 -> orD_gX_gY_I32;
static struct adl_operand _sym2823_operands[] = { {201, 0, ADL_REGISTER, 0, 0, 18, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{187, 0, ADL_REGISTER, 0, 0, 22, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{230, 1, ADL_ABSOLUTE | ADL_EXT_SIGNED, 0, 0, 26, ((bfd_int64_t)18446744071562067969ull-1), 4294967295ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction orD_gX_gY_I32_or_gX_I32
static struct adl_operand _sym2824_operands_operands[] = { {172, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{229, 1, ADL_ABSOLUTE | ADL_EXT_SIGNED, 0, 0, 26, ((bfd_int64_t)18446744071562067969ull-1), 4294967295ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym2825[] = {
  // orD_gX_gY_I32    (0)
  { "orD_gX_gY_I32", 1, 7, 58, 64,  0x3, { 0x0,0x25000000,},0, "", 0, 3, 3, 0, 0, 0, _sym2823_operands,0,0,1, 0,0,&_sym2822,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym2826[] = { &_sym272, 0,  (struct enum_fields *) -1,};

// Instruction push_I32
static vcpu_local_instr_attrs _sym2827 { "0000000000000000000010000000000000000000000000000000000000000000000000000010000000" , nullptr };

// Instruction push_I32
static struct adl_operand _sym2828_operands_operands[] = { {229, 0, ADL_ABSOLUTE | ADL_EXT_SIGNED, 0, 0, 26, ((bfd_int64_t)18446744071562067969ull-1), 4294967295ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym2829[] = { 0,  (struct enum_fields *) -1,};

// Instruction set_incr_rSX_rVis_rSt
static vcpu_local_instr_attrs _sym2830 { "0000000000000000000010000000000000000000000000000000000000000000000000000010000000" , nullptr };

// Instruction set_incr_rSX_rVis_rSt
static struct adl_operand _sym2831_operands_operands[] = { {138, 0, ADL_SIGNED, 0, 0, 7, ((bfd_int64_t)18446744073709550593ull-1), 1023ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{140, 1, ADL_SIGNED, 0, 0, 19, ((bfd_int64_t)18446744073709550593ull-1), 1023ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{142, 2, ADL_SIGNED, 0, 0, 31, ((bfd_int64_t)18446744073709550593ull-1), 1023ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{146, 3, ADL_SIGNED, 0, 0, 43, ((bfd_int64_t)18446744073709550593ull-1), 1023ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{144, 4, ADL_EXT_SIGNED, 0, 0, 55, ((bfd_int64_t)18446744073709551613ull-1), 7ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym2832[] = { 0, 0, 0, 0, 0,  (struct enum_fields *) -1,};

// Instruction set_nco_Iu16_Is32
static vcpu_local_instr_attrs _sym2833 { "0000000000100000001000000000000000000000000000000000000000000000000000000010000000" , nullptr };

// Shorthand:  set_nco_Iu16_Is32 -> set_nco_Iu16_Is32_impl;

static bfd_uint64_t _sym2835_modifier (const expressionS *operands, unsigned __cia ATTRIBUTE_UNUSED) { return conjNcoValue ( (operands[0].X_add_number) , ((int)(((operands[2].X_add_number) & ((unsigned long long)1 << 31)) ? ((operands[2].X_add_number)- ((unsigned long long)1 << 32)):(operands[2].X_add_number))) ); }

static int _sym2835_mod_indices[] = { 0, 2,  -1 };

static bfd_uint64_t _sym2836_modifier (const expressionS *operands, unsigned __cia ATTRIBUTE_UNUSED) { return is32NcoValue ( (operands[0].X_add_number) , ((int)(((operands[2].X_add_number) & ((unsigned long long)1 << 31)) ? ((operands[2].X_add_number)- ((unsigned long long)1 << 32)):(operands[2].X_add_number))) ); }

static int _sym2836_mod_indices[] = { 0, 2,  -1 };
static struct adl_operand _sym2834_operands[] = { {137, 0, 0, 0, 0, 6, 0ull, 0x3ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{287, 1, 0, 0, 0, 8, 0ull, 0xffffull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{394, -1, 0, 0, 0, 0, 0, 0, 0, _sym2835_modifier, _sym2835_mod_indices, 0, 0,0, -1,-1,0},{260, -1, 0, 0, 0, 0, 0, 0, 0, _sym2836_modifier, _sym2836_mod_indices, 0, 0,0, -1,-1,0}, };

// Instruction set_nco_Iu16_Is32
static struct adl_operand _sym2837_operands_operands[] = { {137, 0, 0, 0, 0, 6, 0ull, 0x3ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{285, 1, 0, 0, 0, 0, 0ull, 0xffffull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{259, 2, ADL_SIGNED, 0, 0, 0, ((bfd_int64_t)18446744071562067969ull-1), 2147483647ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym2838[] = {
  // set_nco_Iu16_Is32_impl    (0)
  { "set_nco_Iu16_Is32_impl", 1, 7, 58, 64,  0x3, { 0x0,0x10000000,},0, "", 0, 4, 4, 0, 0, 0, _sym2834_operands,0,0,0, 0,0,&_sym2833,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym2839[] = { &_sym222, 0, 0,  (struct enum_fields *) -1,};

// Instruction set_nco_Iu16_Is32_impl
static vcpu_local_instr_attrs _sym2840 { "0000000000100000001000000000000000000000000000000000000000000000000000000010000000" , nullptr };

// Instruction set_nco_Iu16_Is32_impl
static struct adl_operand _sym2841_operands_operands[] = { {137, 0, 0, 0, 0, 6, 0ull, 0x3ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{287, 1, 0, 0, 0, 8, 0ull, 0xffffull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{394, 2, 0, 0, 0, 25, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{260, 3, ADL_SIGNED, 0, 0, 26, ((bfd_int64_t)18446744071562067969ull-1), 2147483647ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym2842[] = { &_sym222, 0, 0, 0,  (struct enum_fields *) -1,};

// Instruction set_rSX_rViu_rSt
static vcpu_local_instr_attrs _sym2843 { "0000000000000000000010000000000000000000000000000000000000000000000000000010000000" , nullptr };

// Instruction set_rSX_rViu_rSt
static struct adl_operand _sym2844_operands_operands[] = { {139, 0, 0, 0, 0, 7, 0ull, 0x7ffull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{141, 1, 0, 0, 0, 19, 0ull, 0x7ffull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{143, 2, 0, 0, 0, 31, 0ull, 0x7ffull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{147, 3, 0, 0, 0, 43, 0ull, 0x7ffull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{145, 4, 0, 0, 0, 55, 0ull, 0x7ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym2845[] = { 0, 0, 0, 0, 0,  (struct enum_fields *) -1,};

// Instruction setip_Iu9_Iu32
static vcpu_local_instr_attrs _sym2846 { "0000000000000000000100000000000000000000000000000000000000000000000000000010000000" , nullptr };

// Instruction setip_Iu9_Iu32
static struct adl_operand _sym2847_operands_operands[] = { {315, 0, 0, 0, 0, 10, 0ull, 0x1ffull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{229, 1, ADL_ABSOLUTE | ADL_EXT_SIGNED, 0, 0, 26, ((bfd_int64_t)18446744071562067969ull-1), 4294967295ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym2848[] = { 0, 0,  (struct enum_fields *) -1,};

// Instruction stX_Iu22_gX_impl
static vcpu_local_instr_attrs _sym2849 { "0000000000000000001000000000000000000000000000000000000000000000000000000010000000" , nullptr };

// Instruction stX_Iu22_gX_impl
static struct adl_operand _sym2850_operands_operands[] = { {134, 0, 0, 0, 0, 4, 0ull, 0x3ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{187, 1, ADL_REGISTER, 0, 0, 22, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{226, 2, ADL_ABSOLUTE, 0, 0, 36, 0ull, 0x3fffffull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym2851[] = { &_sym220, 0, &_sym302, 0,  (struct enum_fields *) -1,};

// Instruction st_agX_Is15_real_imag
static vcpu_local_instr_attrs _sym2852 { "0000000000000000000100000000000000000000000000000000000000000000000000000010000000" , nullptr };

// Instruction st_agX_Is15_real_imag
static struct adl_operand _sym2853_operands_operands[] = { {52, 0, ADL_REGISTER, 0, 0, 6, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{246, 1, ADL_SIGNED, 0, 0, 11, ((bfd_int64_t)18446744073709535233ull-1), 16383ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{136, 2, ADL_EXT_SIGNED, 0, 0, 42, ((bfd_int64_t)18446744073709518849ull-1), 65535ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{135, 3, ADL_EXT_SIGNED, 0, 0, 26, ((bfd_int64_t)18446744073709518849ull-1), 65535ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym2854[] = { &_sym88, 0, 0, 0,  (struct enum_fields *) -1,};

// Instruction st_agX_Is15_real_imag_zero
static vcpu_local_instr_attrs _sym2855 { "0000000000000000000100000000000000000000000000000000000000000000000000000010000000" , nullptr };

// Shorthand:  st_agX_Is15_real_imag_zero -> st_agX_Is15_real_imag;
static struct adl_operand _sym2856_operands[] = { {52, 0, ADL_REGISTER, 0, 0, 6, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{135, 1, ADL_EXT_SIGNED, 0, 0, 26, ((bfd_int64_t)18446744073709518849ull-1), 65535ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{136, 2, ADL_EXT_SIGNED, 0, 0, 42, ((bfd_int64_t)18446744073709518849ull-1), 65535ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction st_agX_Is15_real_imag_zero
static struct adl_operand _sym2857_operands_operands[] = { {43, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{135, 1, ADL_EXT_SIGNED, 0, 0, 26, ((bfd_int64_t)18446744073709518849ull-1), 65535ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{136, 2, ADL_EXT_SIGNED, 0, 0, 42, ((bfd_int64_t)18446744073709518849ull-1), 65535ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym2858[] = {
  // st_agX_Is15_real_imag    (0)
  { "st_agX_Is15_real_imag", 1, 7, 58, 64,  0x3, { 0x0,0x18000000,},0, "", 0, 3, 3, 0, 0, 0, _sym2856_operands,0,0,0, 0,0,&_sym2855,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym2859[] = { &_sym88, 0, 0,  (struct enum_fields *) -1,};

// Instruction stb_Iu22_I8
static vcpu_local_instr_attrs _sym2860 { "0000000000000000001000000000000000000000000000000000000000000000000000000010000000" , nullptr };

// Instruction stb_Iu22_I8
static struct adl_operand _sym2861_operands_operands[] = { {227, 0, ADL_ABSOLUTE, 0, 0, 6, 0ull, 0x3fffffull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{215, 1, 0, 0, 0, 50, 0ull, 0xffull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym2862[] = { 0, 0,  (struct enum_fields *) -1,};

// Instruction stb_Iu22_gX
static vcpu_local_instr_attrs _sym2863 { "0000000000000000001000000000000000000000000000000000000000000000000000000010000000" , nullptr };

// Shorthand:  stb_Iu22_gX -> stX_Iu22_gX_impl;
static struct adl_operand _sym2864_operands[] = { {187, 1, ADL_REGISTER, 0, 0, 22, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{226, 0, ADL_ABSOLUTE, 0, 0, 36, 0ull, 0x3fffffull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction stb_Iu22_gX
static struct adl_operand _sym2865_operands_operands[] = { {226, 0, ADL_ABSOLUTE, 0, 0, 36, 0ull, 0x3fffffull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{172, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym2866[] = {
  // stX_Iu22_gX_impl    (0)
  { "stX_Iu22_gX_impl", 1, 7, 58, 64,  0x3, { 0x0,0x50000000,},0, "", 0, 2, 2, 0, 0, 0, _sym2864_operands,0,0,0, 0,0,&_sym2863,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym2867[] = { 0, &_sym272,  (struct enum_fields *) -1,};

// Instruction sth_Iu21_I16
static vcpu_local_instr_attrs _sym2868 { "0000000000000000001000000000000000000000000000000000000000000000000000000010000000" , nullptr };

// Instruction sth_Iu21_I16
static struct adl_operand _sym2869_operands_operands[] = { {224, 0, ADL_ABSOLUTE, 1, 0, 6, 0ull, 0x3fffffull, 0x1ull, 0, 0, 0, 0, 0,-1,-1,0},{213, 1, 0, 0, 0, 42, 0ull, 0xffffull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym2870[] = { 0, 0, 0,  (struct enum_fields *) -1,};

// Instruction sth_Iu21_I16_withBytes
static vcpu_local_instr_attrs _sym2871 { "0000000000000000001000000000000000000000000000000000000000000000000000000010000000" , nullptr };

// Shorthand:  sth_Iu21_I16_withBytes -> sth_Iu21_I16;
static struct adl_operand _sym2872_operands[] = { {224, 0, ADL_ABSOLUTE, 1, 0, 6, 0ull, 0x3fffffull, 0x1ull, 0, 0, 0, 0, 0,-1,-1,0},{213, 1, 0, 0, 0, 42, 0ull, 0xffffull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction sth_Iu21_I16_withBytes
static struct adl_operand _sym2873_operands_operands[] = { {224, 0, ADL_ABSOLUTE, 1, 0, 6, 0ull, 0x3fffffull, 0x1ull, 0, 0, 0, 0, 0,-1,-1,0},{212, 1, 0, 0, 0, 0, 0ull, 0xffffull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym2874[] = {
  // sth_Iu21_I16    (0)
  { "sth_Iu21_I16", 1, 7, 58, 64,  0x3, { 0x0,0x44000000,},0, "", 0, 2, 2, 0, 0, 0, _sym2872_operands,0,0,0, 0,0,&_sym2871,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym2875[] = { 0, 0,  (struct enum_fields *) -1,};

// Instruction sth_Iu22_gX
static vcpu_local_instr_attrs _sym2876 { "0000000000000000001000000000000000000000000000000000000000000000000000000010000000" , nullptr };

// Shorthand:  sth_Iu22_gX -> stX_Iu22_gX_impl;
static struct adl_operand _sym2877_operands[] = { {187, 1, ADL_REGISTER, 0, 0, 22, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{226, 0, ADL_ABSOLUTE, 0, 0, 36, 0ull, 0x3fffffull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction sth_Iu22_gX
static struct adl_operand _sym2878_operands_operands[] = { {226, 0, ADL_ABSOLUTE, 0, 0, 36, 0ull, 0x3fffffull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{172, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym2879[] = {
  // stX_Iu22_gX_impl    (0)
  { "stX_Iu22_gX_impl", 1, 7, 58, 64,  0x3, { 0x0,0x54000000,},0, "", 0, 2, 2, 0, 0, 0, _sym2877_operands,0,0,0, 0,0,&_sym2876,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym2880[] = { 0, &_sym272,  (struct enum_fields *) -1,};

// Instruction stm
static vcpu_local_instr_attrs _sym2881 { "0000000000000000000100000000000000010000000000000000000000000000000000000010000000" , nullptr };

// Instruction stm
static struct adl_operand _sym2882_operands_operands[] = { {252, 0, ADL_SIGNED, 0, 0, 10, ((bfd_int64_t)18446744073709518849ull-1), 32767ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{327, 1, 0, 0, 0, 26, 0ull, 0xffffffffull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym2883[] = { 0, 0, 0,  (struct enum_fields *) -1,};

// Instruction stm_stx
static vcpu_local_instr_attrs _sym2884 { "0000000000000000000100000000000000010000000000000000000000000000000000000010000000" , nullptr };

// Shorthand:  stm_stx -> stm;

static bfd_uint64_t _sym2886_modifier (const expressionS *operands, unsigned __cia ATTRIBUTE_UNUSED) { return ( (operands[21].X_add_number) << 0 ) + ( (operands[22].X_add_number) << 1 ) + ( (operands[23].X_add_number) << 2 ) + ( (operands[24].X_add_number) << 3 ) + ( (operands[25].X_add_number) << 4 ) + ( (operands[26].X_add_number) << 5 ) + ( (operands[27].X_add_number) << 6 ) + ( (operands[28].X_add_number) << 7 ) + ( (operands[29].X_add_number) << 8 ) + ( (operands[30].X_add_number) << 9 ) + ( (operands[31].X_add_number) << 10 ) + ( (operands[32].X_add_number) << 11 ) + ( (operands[1].X_add_number) << 12 ) + ( (operands[2].X_add_number) << 13 ) + ( (operands[3].X_add_number) << 14 ) + ( (operands[4].X_add_number) << 15 ) + ( (operands[5].X_add_number) << 16 ) + ( (operands[6].X_add_number) << 17 ) + ( (operands[7].X_add_number) << 18 ) + ( (operands[8].X_add_number) << 19 ) + ( (operands[9].X_add_number) << 20 ) + ( (operands[10].X_add_number) << 21 ) + ( (operands[11].X_add_number) << 22 ) + ( (operands[12].X_add_number) << 23 ) + ( (operands[13].X_add_number) << 24 ) + ( (operands[14].X_add_number) << 25 ) + ( (operands[15].X_add_number) << 26 ) + ( (operands[16].X_add_number) << 27 ) + ( (operands[17].X_add_number) << 28 ) + ( (operands[18].X_add_number) << 29 ) + ( (operands[19].X_add_number) << 30 ) + ( (operands[20].X_add_number) << 31 ); }

static int _sym2886_mod_indices[] = { 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32,  -1 };
static struct adl_operand _sym2885_operands[] = { {252, 0, ADL_SIGNED, 0, 0, 10, ((bfd_int64_t)18446744073709518849ull-1), 32767ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{327, -1, 0, 0, 0, 0, 0, 0, 0, _sym2886_modifier, _sym2886_mod_indices, 0, 0,0, -1,-1,0}, };

// Instruction stm_stx
static struct adl_operand _sym2887_operands_operands[] = { {250, 0, ADL_SIGNED, 0, 0, 0, ((bfd_int64_t)18446744073709518849ull-1), 32767ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{1, 1, 0, 0, 0, 45, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{23, 2, 0, 0, 0, 44, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{25, 3, 0, 0, 0, 43, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{27, 4, 0, 0, 0, 42, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{29, 5, 0, 0, 0, 41, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{31, 6, 0, 0, 0, 40, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{33, 7, 0, 0, 0, 39, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{35, 8, 0, 0, 0, 38, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{37, 9, 0, 0, 0, 37, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{39, 10, 0, 0, 0, 36, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{4, 11, 0, 0, 0, 35, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{6, 12, 0, 0, 0, 34, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{8, 13, 0, 0, 0, 33, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{10, 14, 0, 0, 0, 32, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{12, 15, 0, 0, 0, 31, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{14, 16, 0, 0, 0, 30, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{16, 17, 0, 0, 0, 29, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{18, 18, 0, 0, 0, 28, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{20, 19, 0, 0, 0, 27, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{22, 20, 0, 0, 0, 26, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{149, 21, 0, 0, 0, 57, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{155, 22, 0, 0, 0, 56, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{157, 23, 0, 0, 0, 55, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{159, 24, 0, 0, 0, 54, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{161, 25, 0, 0, 0, 53, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{163, 26, 0, 0, 0, 52, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{165, 27, 0, 0, 0, 51, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{167, 28, 0, 0, 0, 50, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{169, 29, 0, 0, 0, 49, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{171, 30, 0, 0, 0, 48, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{152, 31, 0, 0, 0, 47, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{154, 32, 0, 0, 0, 46, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym2888[] = {
  // stm    (0)
  { "stm", 1, 7, 58, 64,  0x3, { 0x0,0x34000000,},0, "", 0, 2, 2, 0, 0, 0, _sym2885_operands,0,0,0, 0,0,&_sym2884,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym2889[] = { 0, &_sym4, &_sym48, &_sym52, &_sym56, &_sym60, &_sym64, &_sym68, &_sym72, &_sym76, &_sym80, &_sym10, &_sym14, &_sym18, &_sym22, &_sym26, &_sym30, &_sym34, &_sym38, &_sym42, &_sym46, &_sym226, &_sym238, &_sym242, &_sym246, &_sym250, &_sym254, &_sym258, &_sym262, &_sym266, &_sym270, &_sym232, &_sym236,  (struct enum_fields *) -1,};

// Instruction stm_stx_zero
static vcpu_local_instr_attrs _sym2890 { "0000000000000000000100000000000000010000000000000000000000000000000000000010000000" , nullptr };

// Shorthand:  stm_stx_zero -> stm;

static bfd_uint64_t _sym2892_modifier (const expressionS *operands, unsigned __cia ATTRIBUTE_UNUSED) { return ( (operands[20].X_add_number) << 0 ) + ( (operands[21].X_add_number) << 1 ) + ( (operands[22].X_add_number) << 2 ) + ( (operands[23].X_add_number) << 3 ) + ( (operands[24].X_add_number) << 4 ) + ( (operands[25].X_add_number) << 5 ) + ( (operands[26].X_add_number) << 6 ) + ( (operands[27].X_add_number) << 7 ) + ( (operands[28].X_add_number) << 8 ) + ( (operands[29].X_add_number) << 9 ) + ( (operands[30].X_add_number) << 10 ) + ( (operands[31].X_add_number) << 11 ) + ( (operands[0].X_add_number) << 12 ) + ( (operands[1].X_add_number) << 13 ) + ( (operands[2].X_add_number) << 14 ) + ( (operands[3].X_add_number) << 15 ) + ( (operands[4].X_add_number) << 16 ) + ( (operands[5].X_add_number) << 17 ) + ( (operands[6].X_add_number) << 18 ) + ( (operands[7].X_add_number) << 19 ) + ( (operands[8].X_add_number) << 20 ) + ( (operands[9].X_add_number) << 21 ) + ( (operands[10].X_add_number) << 22 ) + ( (operands[11].X_add_number) << 23 ) + ( (operands[12].X_add_number) << 24 ) + ( (operands[13].X_add_number) << 25 ) + ( (operands[14].X_add_number) << 26 ) + ( (operands[15].X_add_number) << 27 ) + ( (operands[16].X_add_number) << 28 ) + ( (operands[17].X_add_number) << 29 ) + ( (operands[18].X_add_number) << 30 ) + ( (operands[19].X_add_number) << 31 ); }

static int _sym2892_mod_indices[] = { 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31,  -1 };
static struct adl_operand _sym2891_operands[] = { {327, -1, 0, 0, 0, 0, 0, 0, 0, _sym2892_modifier, _sym2892_mod_indices, 0, 0,0, -1,-1,0}, };

// Instruction stm_stx_zero
static struct adl_operand _sym2893_operands_operands[] = { {1, 0, 0, 0, 0, 45, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{23, 1, 0, 0, 0, 44, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{25, 2, 0, 0, 0, 43, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{27, 3, 0, 0, 0, 42, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{29, 4, 0, 0, 0, 41, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{31, 5, 0, 0, 0, 40, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{33, 6, 0, 0, 0, 39, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{35, 7, 0, 0, 0, 38, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{37, 8, 0, 0, 0, 37, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{39, 9, 0, 0, 0, 36, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{4, 10, 0, 0, 0, 35, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{6, 11, 0, 0, 0, 34, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{8, 12, 0, 0, 0, 33, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{10, 13, 0, 0, 0, 32, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{12, 14, 0, 0, 0, 31, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{14, 15, 0, 0, 0, 30, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{16, 16, 0, 0, 0, 29, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{18, 17, 0, 0, 0, 28, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{20, 18, 0, 0, 0, 27, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{22, 19, 0, 0, 0, 26, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{149, 20, 0, 0, 0, 57, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{155, 21, 0, 0, 0, 56, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{157, 22, 0, 0, 0, 55, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{159, 23, 0, 0, 0, 54, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{161, 24, 0, 0, 0, 53, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{163, 25, 0, 0, 0, 52, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{165, 26, 0, 0, 0, 51, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{167, 27, 0, 0, 0, 50, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{169, 28, 0, 0, 0, 49, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{171, 29, 0, 0, 0, 48, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{152, 30, 0, 0, 0, 47, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{154, 31, 0, 0, 0, 46, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym2894[] = {
  // stm    (0)
  { "stm", 1, 7, 58, 64,  0x3, { 0x0,0x34000000,},0, "", 0, 1, 1, 0, 0, 0, _sym2891_operands,0,0,0, 0,0,&_sym2890,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym2895[] = { &_sym4, &_sym48, &_sym52, &_sym56, &_sym60, &_sym64, &_sym68, &_sym72, &_sym76, &_sym80, &_sym10, &_sym14, &_sym18, &_sym22, &_sym26, &_sym30, &_sym34, &_sym38, &_sym42, &_sym46, &_sym226, &_sym238, &_sym242, &_sym246, &_sym250, &_sym254, &_sym258, &_sym262, &_sym266, &_sym270, &_sym232, &_sym236,  (struct enum_fields *) -1,};

// Instruction stw_Iu20_I32
static vcpu_local_instr_attrs _sym2896 { "0000000000000000001000000000000000000000000000000000000000000000000000000010000000" , nullptr };

// Instruction stw_Iu20_I32
static struct adl_operand _sym2897_operands_operands[] = { {223, 0, ADL_ABSOLUTE, 2, 0, 6, 0ull, 0x3fffffull, 0x3ull, 0, 0, 0, 0, 0,-1,-1,0},{229, 1, ADL_ABSOLUTE | ADL_EXT_SIGNED, 0, 0, 26, ((bfd_int64_t)18446744071562067969ull-1), 4294967295ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym2898[] = { 0, 0,  (struct enum_fields *) -1,};

// Instruction stw_Iu20_I32_st_withBytes
static vcpu_local_instr_attrs _sym2899 { "0000000000000000001000000000000000000000000000000000000000000000000000000010000000" , nullptr };

// Shorthand:  stw_Iu20_I32_st_withBytes -> stw_Iu20_I32;
static struct adl_operand _sym2900_operands[] = { {223, 0, ADL_ABSOLUTE, 2, 0, 6, 0ull, 0x3fffffull, 0x3ull, 0, 0, 0, 0, 0,-1,-1,0},{229, 1, ADL_ABSOLUTE | ADL_EXT_SIGNED, 0, 0, 26, ((bfd_int64_t)18446744071562067969ull-1), 4294967295ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction stw_Iu20_I32_st_withBytes
static struct adl_operand _sym2901_operands_operands[] = { {223, 0, ADL_ABSOLUTE, 2, 0, 6, 0ull, 0x3fffffull, 0x3ull, 0, 0, 0, 0, 0,-1,-1,0},{229, 1, ADL_ABSOLUTE | ADL_EXT_SIGNED, 0, 0, 26, ((bfd_int64_t)18446744071562067969ull-1), 4294967295ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym2902[] = {
  // stw_Iu20_I32    (0)
  { "stw_Iu20_I32", 1, 7, 58, 64,  0x3, { 0x0,0x48000000,},0, "", 0, 2, 2, 0, 0, 0, _sym2900_operands,0,0,0, 0,0,&_sym2899,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym2903[] = { 0, 0,  (struct enum_fields *) -1,};

// Instruction stw_Iu20_I32_withBytes
static vcpu_local_instr_attrs _sym2904 { "0000000000000000001000000000000000000000000000000000000000000000000000000010000000" , nullptr };

// Shorthand:  stw_Iu20_I32_withBytes -> stw_Iu20_I32;
static struct adl_operand _sym2905_operands[] = { {223, 0, ADL_ABSOLUTE, 2, 0, 6, 0ull, 0x3fffffull, 0x3ull, 0, 0, 0, 0, 0,-1,-1,0},{229, 1, ADL_ABSOLUTE | ADL_EXT_SIGNED, 0, 0, 26, ((bfd_int64_t)18446744071562067969ull-1), 4294967295ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction stw_Iu20_I32_withBytes
static struct adl_operand _sym2906_operands_operands[] = { {223, 0, ADL_ABSOLUTE, 2, 0, 6, 0ull, 0x3fffffull, 0x3ull, 0, 0, 0, 0, 0,-1,-1,0},{229, 1, ADL_ABSOLUTE | ADL_EXT_SIGNED, 0, 0, 26, ((bfd_int64_t)18446744071562067969ull-1), 4294967295ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym2907[] = {
  // stw_Iu20_I32    (0)
  { "stw_Iu20_I32", 1, 7, 58, 64,  0x3, { 0x0,0x48000000,},0, "", 0, 2, 2, 0, 0, 0, _sym2905_operands,0,0,0, 0,0,&_sym2904,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym2908[] = { 0, 0,  (struct enum_fields *) -1,};

// Instruction stw_Iu22_gX
static vcpu_local_instr_attrs _sym2909 { "0000000000000000001000000000000000000000000000000000000000000000000000000010000000" , nullptr };

// Shorthand:  stw_Iu22_gX -> stX_Iu22_gX_impl;
static struct adl_operand _sym2910_operands[] = { {187, 1, ADL_REGISTER, 0, 0, 22, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{226, 0, ADL_ABSOLUTE, 0, 0, 36, 0ull, 0x3fffffull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction stw_Iu22_gX
static struct adl_operand _sym2911_operands_operands[] = { {226, 0, ADL_ABSOLUTE, 0, 0, 36, 0ull, 0x3fffffull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{172, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym2912[] = {
  // stX_Iu22_gX_impl    (0)
  { "stX_Iu22_gX_impl", 1, 7, 58, 64,  0x3, { 0x0,0x58000000,},0, "", 0, 2, 2, 0, 0, 0, _sym2910_operands,0,0,0, 0,0,&_sym2909,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym2913[] = { 0, &_sym272,  (struct enum_fields *) -1,};

// Instruction stw_Iu22_gX_st
static vcpu_local_instr_attrs _sym2914 { "0000000000000000001000000000000000000000000000000000000000000000000000000010000000" , nullptr };

// Shorthand:  stw_Iu22_gX_st -> stX_Iu22_gX_impl;
static struct adl_operand _sym2915_operands[] = { {187, 1, ADL_REGISTER, 0, 0, 22, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{226, 0, ADL_ABSOLUTE, 0, 0, 36, 0ull, 0x3fffffull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction stw_Iu22_gX_st
static struct adl_operand _sym2916_operands_operands[] = { {226, 0, ADL_ABSOLUTE, 0, 0, 36, 0ull, 0x3fffffull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{172, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym2917[] = {
  // stX_Iu22_gX_impl    (0)
  { "stX_Iu22_gX_impl", 1, 7, 58, 64,  0x3, { 0x0,0x58000000,},0, "", 0, 2, 2, 0, 0, 0, _sym2915_operands,0,0,0, 0,0,&_sym2914,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym2918[] = { 0, &_sym272,  (struct enum_fields *) -1,};

// Instruction subD_ucc_cond_gX_I32_sub
adl_instr_attr_val _sym2919[] = { { instr_opD,  0, 0 }, { instr_inst,  0, "subS_ucc_z_gZ_Iu16_sub_z" }, { instr_opDS,  0, 0 }, { instr_vcpu3,  0, 0 }, { -1, 0, 0 } };
static vcpu_local_instr_attrs _sym2920 { "0000000000000000001000000000100000100000000000000000000000000000000000000010000000" , _sym2919 };

// Shorthand:  subD_ucc_cond_gX_I32_sub -> subD_ucc_cond_gX_gY_I32;
static struct adl_operand _sym2921_operands[] = { {368, 0, 0, 0, 0, 10, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{119, 1, 0, 0, 0, 14, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{198, 2, ADL_REGISTER, 0, 0, 18, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{182, 2, ADL_REGISTER, 0, 0, 22, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{230, 3, ADL_ABSOLUTE | ADL_EXT_SIGNED, 0, 0, 26, ((bfd_int64_t)18446744071562067969ull-1), 4294967295ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction subD_ucc_cond_gX_I32_sub
static struct adl_operand _sym2922_operands_operands[] = { {365, 0, 0, 0, 0, 0, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{117, 1, 0, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{177, 2, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{229, 3, ADL_ABSOLUTE | ADL_EXT_SIGNED, 0, 0, 26, ((bfd_int64_t)18446744071562067969ull-1), 4294967295ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym2923[] = {
  // subD_ucc_cond_gX_gY_I32    (0)
  { "subD_ucc_cond_gX_gY_I32", 1, 7, 58, 64,  0x3, { 0x0,0x24800000,},0, "", 0, 5, 5, 0, 2, 0, _sym2921_operands,0,0,2, 0,0,&_sym2920,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym2924[] = { &_sym392, &_sym208, &_sym282, 0,  (struct enum_fields *) -1,};

// Instruction subD_ucc_cond_gX_gY_I32
static vcpu_local_instr_attrs _sym2925 { "0000000000000000001000000000000000000000000000000000000000000000000000000010000000" , nullptr };

// Instruction subD_ucc_cond_gX_gY_I32
static struct adl_operand _sym2926_operands_operands[] = { {368, 0, 0, 0, 0, 10, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{119, 1, 0, 0, 0, 14, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{182, 2, ADL_REGISTER, 0, 0, 22, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{198, 3, ADL_REGISTER, 0, 0, 18, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{229, 4, ADL_ABSOLUTE | ADL_EXT_SIGNED, 0, 0, 26, ((bfd_int64_t)18446744071562067969ull-1), 4294967295ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym2927[] = { &_sym392, &_sym206, &_sym282, &_sym312, 0,  (struct enum_fields *) -1,};

// Instruction subD_ucc_cond_gX_gY_I32_sub
static vcpu_local_instr_attrs _sym2928 { "0000000000000000001000000000000000000000000000000000000000000000000000000010000000" , nullptr };

// Shorthand:  subD_ucc_cond_gX_gY_I32_sub -> subD_ucc_cond_gX_gY_I32;
static struct adl_operand _sym2929_operands[] = { {368, 0, 0, 0, 0, 10, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{119, 1, 0, 0, 0, 14, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{198, 3, ADL_REGISTER, 0, 0, 18, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{182, 2, ADL_REGISTER, 0, 0, 22, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{230, 4, ADL_ABSOLUTE | ADL_EXT_SIGNED, 0, 0, 26, ((bfd_int64_t)18446744071562067969ull-1), 4294967295ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction subD_ucc_cond_gX_gY_I32_sub
static struct adl_operand _sym2930_operands_operands[] = { {365, 0, 0, 0, 0, 0, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{116, 1, 0, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{177, 2, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{193, 3, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{229, 4, ADL_ABSOLUTE | ADL_EXT_SIGNED, 0, 0, 26, ((bfd_int64_t)18446744071562067969ull-1), 4294967295ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym2931[] = {
  // subD_ucc_cond_gX_gY_I32    (0)
  { "subD_ucc_cond_gX_gY_I32", 1, 7, 58, 64,  0x3, { 0x0,0x24800000,},0, "", 0, 5, 5, 0, 2, 0, _sym2929_operands,0,0,2, 0,0,&_sym2928,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym2932[] = { &_sym392, &_sym206, &_sym282, &_sym312, 0,  (struct enum_fields *) -1,};

// Instruction subD_ucc_gX_I32_sub
adl_instr_attr_val _sym2933[] = { { instr_opD,  0, 0 }, { instr_inst,  0, "subS_ucc_z_gZ_Iu16_sub_z" }, { instr_opDS,  0, 0 }, { instr_vcpu3,  0, 0 }, { -1, 0, 0 } };
static vcpu_local_instr_attrs _sym2934 { "0000000000000000001000000000100000100000000000000000000000000000000000000010000000" , _sym2933 };

// Shorthand:  subD_ucc_gX_I32_sub -> subD_ucc_cond_gX_gY_I32;
static struct adl_operand _sym2935_operands[] = { {368, 0, 0, 0, 0, 10, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{198, 1, ADL_REGISTER, 0, 0, 18, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{182, 1, ADL_REGISTER, 0, 0, 22, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{230, 2, ADL_ABSOLUTE | ADL_EXT_SIGNED, 0, 0, 26, ((bfd_int64_t)18446744071562067969ull-1), 4294967295ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction subD_ucc_gX_I32_sub
static struct adl_operand _sym2936_operands_operands[] = { {365, 0, 0, 0, 0, 0, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{177, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{229, 2, ADL_ABSOLUTE | ADL_EXT_SIGNED, 0, 0, 26, ((bfd_int64_t)18446744071562067969ull-1), 4294967295ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym2937[] = {
  // subD_ucc_cond_gX_gY_I32    (0)
  { "subD_ucc_cond_gX_gY_I32", 1, 7, 58, 64,  0x3, { 0x0,0x24800000,},0, "", 0, 4, 4, 0, 1, 0, _sym2935_operands,0,0,2, 0,0,&_sym2934,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym2938[] = { &_sym392, &_sym282, 0,  (struct enum_fields *) -1,};

// Instruction xorD_gX_gY_I32
static vcpu_local_instr_attrs _sym2939 { "0000000000000000000010000000000000000000000000000000000000000000000000000010000000" , nullptr };

// Instruction xorD_gX_gY_I32
static struct adl_operand _sym2940_operands_operands[] = { {119, 0, 0, 0, 0, 14, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{187, 1, ADL_REGISTER, 0, 0, 22, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{201, 2, ADL_REGISTER, 0, 0, 18, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{229, 3, ADL_ABSOLUTE | ADL_EXT_SIGNED, 0, 0, 26, ((bfd_int64_t)18446744071562067969ull-1), 4294967295ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym2941[] = { &_sym206, &_sym272, &_sym310, 0,  (struct enum_fields *) -1,};

// Instruction xorD_gX_gY_I32_xor_cc_gX_I32
adl_instr_attr_val _sym2942[] = { { instr_opD,  0, 0 }, { instr_inst,  0, "xorS_gX_Iu16_xor" }, { instr_opDS,  0, 0 }, { instr_vcpu1,  0, 0 }, { -1, 0, 0 } };
static vcpu_local_instr_attrs _sym2943 { "0000000000000000000010000000100000100000000000000000000000000000000000000010000000" , _sym2942 };

// Shorthand:  xorD_gX_gY_I32_xor_cc_gX_I32 -> xorD_gX_gY_I32;
static struct adl_operand _sym2944_operands[] = { {119, 0, 0, 0, 0, 14, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{201, 1, ADL_REGISTER, 0, 0, 18, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{187, 1, ADL_REGISTER, 0, 0, 22, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{230, 2, ADL_ABSOLUTE | ADL_EXT_SIGNED, 0, 0, 26, ((bfd_int64_t)18446744071562067969ull-1), 4294967295ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction xorD_gX_gY_I32_xor_cc_gX_I32
static struct adl_operand _sym2945_operands_operands[] = { {117, 0, 0, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{172, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{229, 2, ADL_ABSOLUTE | ADL_EXT_SIGNED, 0, 0, 26, ((bfd_int64_t)18446744071562067969ull-1), 4294967295ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym2946[] = {
  // xorD_gX_gY_I32    (0)
  { "xorD_gX_gY_I32", 1, 7, 58, 64,  0x3, { 0x0,0x26c00000,},0, "", 0, 4, 4, 0, 1, 0, _sym2944_operands,0,0,1, 0,0,&_sym2943,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym2947[] = { &_sym208, &_sym272, 0,  (struct enum_fields *) -1,};

// Instruction xorD_gX_gY_I32_xor_cc_gX_gY_I32
static vcpu_local_instr_attrs _sym2948 { "0000000000000000000010000000000000000000000000000000000000000000000000000010000000" , nullptr };

// Shorthand:  xorD_gX_gY_I32_xor_cc_gX_gY_I32 -> xorD_gX_gY_I32;
static struct adl_operand _sym2949_operands[] = { {119, 0, 0, 0, 0, 14, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{201, 2, ADL_REGISTER, 0, 0, 18, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{187, 1, ADL_REGISTER, 0, 0, 22, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{230, 3, ADL_ABSOLUTE | ADL_EXT_SIGNED, 0, 0, 26, ((bfd_int64_t)18446744071562067969ull-1), 4294967295ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction xorD_gX_gY_I32_xor_cc_gX_gY_I32
static struct adl_operand _sym2950_operands_operands[] = { {116, 0, 0, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{172, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{192, 2, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{229, 3, ADL_ABSOLUTE | ADL_EXT_SIGNED, 0, 0, 26, ((bfd_int64_t)18446744071562067969ull-1), 4294967295ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym2951[] = {
  // xorD_gX_gY_I32    (0)
  { "xorD_gX_gY_I32", 1, 7, 58, 64,  0x3, { 0x0,0x26c00000,},0, "", 0, 4, 4, 0, 1, 0, _sym2949_operands,0,0,1, 0,0,&_sym2948,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym2952[] = { &_sym206, &_sym272, &_sym310, 0,  (struct enum_fields *) -1,};

// Instruction xorD_gX_gY_I32_xor_gX_I32
adl_instr_attr_val _sym2953[] = { { instr_opD,  0, 0 }, { instr_inst,  0, "xorS_gX_Iu16_xor" }, { instr_opDS,  0, 0 }, { instr_vcpu1,  0, 0 }, { -1, 0, 0 } };
static vcpu_local_instr_attrs _sym2954 { "0000000000000000000010000000100000100000000000000000000000000000000000000010000000" , _sym2953 };

// Shorthand:  xorD_gX_gY_I32_xor_gX_I32 -> xorD_gX_gY_I32;
static struct adl_operand _sym2955_operands[] = { {201, 0, ADL_REGISTER, 0, 0, 18, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{187, 0, ADL_REGISTER, 0, 0, 22, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{230, 1, ADL_ABSOLUTE | ADL_EXT_SIGNED, 0, 0, 26, ((bfd_int64_t)18446744071562067969ull-1), 4294967295ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction xorD_gX_gY_I32_xor_gX_I32
static struct adl_operand _sym2956_operands_operands[] = { {172, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{229, 1, ADL_ABSOLUTE | ADL_EXT_SIGNED, 0, 0, 26, ((bfd_int64_t)18446744071562067969ull-1), 4294967295ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym2957[] = {
  // xorD_gX_gY_I32    (0)
  { "xorD_gX_gY_I32", 1, 7, 58, 64,  0x3, { 0x0,0x26c00000,},0, "", 0, 3, 3, 0, 0, 0, _sym2955_operands,0,0,1, 0,0,&_sym2954,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym2958[] = { &_sym272, 0,  (struct enum_fields *) -1,};

// Instruction fnop
static vcpu_local_instr_attrs _sym2959 { "0000000000000000000010000000000000001000000000000000000000000000000000000100000000" , nullptr };

// Instruction fnop
static struct enum_fields *_sym2961[] = {  (struct enum_fields *) -1,};

// Instruction loop_end
static vcpu_local_instr_attrs _sym2962 { "0000000000000000000010000000000000000010000100000000000000000000000000000100000000" , nullptr };

// Shorthand:  loop_end -> fnop;

// Instruction loop_end
static struct adl_opcode _sym2965[] = {
  // fnop    (0)
  { "fnop", 1, 8, 64, 64,  0x7, { 0x0,0x60000000,},0, "", 0, 0, 0, 0, 0, 0, 0,0,0,0, 0,0,&_sym2962,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym2966[] = {  (struct enum_fields *) -1,};

// Instruction rd_S0
static vcpu_local_instr_attrs _sym2967 { "0000000000000000000010000000000000000000000000000000000000000000000000001000001000" , nullptr };

// Instruction rd_S0
static struct enum_fields *_sym2969[] = {  (struct enum_fields *) -1,};

// Instruction rd_s0_nop
static vcpu_local_instr_attrs _sym2970 { "0000000000000000000010000000000000001000000000000000000000000000000000001000001000" , nullptr };

// Instruction rd_s0_nop
static struct enum_fields *_sym2972[] = {  (struct enum_fields *) -1,};

// Instruction rd_S1
static vcpu_local_instr_attrs _sym2973 { "0000000000000000000010000000000001000000000000000000000000000000000000010000001000" , nullptr };

// Instruction rd_S1
static struct enum_fields *_sym2975[] = {  (struct enum_fields *) -1,};

// Instruction rd_s1_nop
static vcpu_local_instr_attrs _sym2976 { "0000000000000000000010000000000000001000000000000000000000000000000000010000001000" , nullptr };

// Instruction rd_s1_nop
static struct enum_fields *_sym2978[] = {  (struct enum_fields *) -1,};

// Instruction rd_S2
static vcpu_local_instr_attrs _sym2979 { "0000000000000000000010000000000000000000000000000000000000000000000000100000001000" , nullptr };

// Instruction rd_S2
static struct enum_fields *_sym2981[] = {  (struct enum_fields *) -1,};

// Instruction rd_s2_nop
static vcpu_local_instr_attrs _sym2982 { "0000000000000000000010000000000000001000000000000000000000000000000000100000001000" , nullptr };

// Instruction rd_s2_nop
static struct enum_fields *_sym2984[] = {  (struct enum_fields *) -1,};

// Instruction ror
static vcpu_local_instr_attrs _sym2985 { "0000000000000000000010000000000000000000000000000000000000000000000001000000001000" , nullptr };

// Instruction ror
static struct enum_fields *_sym2987[] = {  (struct enum_fields *) -1,};

// Instruction ror_nop
static vcpu_local_instr_attrs _sym2988 { "0000000000000000000010000000000000001000000000000000000000000000000001000000001000" , nullptr };

// Instruction ror_nop
static struct enum_fields *_sym2990[] = {  (struct enum_fields *) -1,};

// Instruction rol
static vcpu_local_instr_attrs _sym2991 { "0000000000000000000100000000000000000000000000000000000000000000000010000000001000" , nullptr };

// Instruction rol
static struct enum_fields *_sym2993[] = {  (struct enum_fields *) -1,};

// Instruction rol_nop
static vcpu_local_instr_attrs _sym2994 { "0000000000000000000100000000000000001000000000000000000000000000000010000000001000" , nullptr };

// Instruction rol_nop
static struct enum_fields *_sym2996[] = {  (struct enum_fields *) -1,};

// Instruction bin2num_Rx
static vcpu_local_instr_attrs _sym2997 { "0000000000000000000010000000000000000000000000000000000000000000000100000000001000" , nullptr };

// Instruction bin2num_Rx
static struct adl_operand _sym2998_operands_operands[] = { {335, 0, ADL_REGISTER, 0, 0, 4, 0ull, 0x7ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym2999[] = { &_sym368,  (struct enum_fields *) -1,};

// Instruction clr_Rx_ld_Rx_zeros
static vcpu_local_instr_attrs _sym3000 { "0000000000000000000010000000000000000000000000000000000000000000000100000000001000" , nullptr };

// Instruction clr_Rx_ld_Rx_zeros
static struct adl_operand _sym3001_operands_operands[] = { {335, 0, ADL_REGISTER, 0, 0, 4, 0ull, 0x7ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym3002[] = { &_sym368,  (struct enum_fields *) -1,};

// Instruction ld_2scomp_Rx
static vcpu_local_instr_attrs _sym3003 { "0000000010000000000100000000000000000000000000000000000000000000000100000000001000" , nullptr };

// Instruction ld_2scomp_Rx
static struct adl_operand _sym3004_operands_operands[] = { {335, 0, ADL_REGISTER, 0, 0, 4, 0ull, 0x7ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym3005[] = { &_sym368,  (struct enum_fields *) -1,};

// Instruction ld_Rx_h2h
static vcpu_local_instr_attrs _sym3006 { "0000000000000000000010000000000000000000000000000000000000000000000100000000001000" , nullptr };

// Instruction ld_Rx_h2h
static struct adl_operand _sym3007_operands_operands[] = { {335, 0, ADL_REGISTER, 0, 0, 4, 0ull, 0x7ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym3008[] = { &_sym368,  (struct enum_fields *) -1,};

// Instruction ld_Rx_h2l
static vcpu_local_instr_attrs _sym3009 { "0000000000000000000010000000000000000000000000000000000000000000000100000000001000" , nullptr };

// Instruction ld_Rx_h2l
static struct adl_operand _sym3010_operands_operands[] = { {335, 0, ADL_REGISTER, 0, 0, 4, 0ull, 0x7ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym3011[] = { &_sym368,  (struct enum_fields *) -1,};

// Instruction ld_Rx_h2l_l2h
static vcpu_local_instr_attrs _sym3012 { "0000000000000000000010000000000000000000000000000000000000000000000100000000001000" , nullptr };

// Instruction ld_Rx_h2l_l2h
static struct adl_operand _sym3013_operands_operands[] = { {335, 0, ADL_REGISTER, 0, 0, 4, 0ull, 0x7ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym3014[] = { &_sym368,  (struct enum_fields *) -1,};

// Instruction ld_Rx_l2h
static vcpu_local_instr_attrs _sym3015 { "0000000000000000000010000000000000000000000000000000000000000000000100000000001000" , nullptr };

// Instruction ld_Rx_l2h
static struct adl_operand _sym3016_operands_operands[] = { {335, 0, ADL_REGISTER, 0, 0, 4, 0ull, 0x7ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym3017[] = { &_sym368,  (struct enum_fields *) -1,};

// Instruction ld_Rx_l2h_h2l
static vcpu_local_instr_attrs _sym3018 { "0000000000000000000010000000000000000000000000000000000000000000000100000000001000" , nullptr };

// Instruction ld_Rx_l2h_h2l
static struct adl_operand _sym3019_operands_operands[] = { {335, 0, ADL_REGISTER, 0, 0, 4, 0ull, 0x7ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym3020[] = { &_sym368,  (struct enum_fields *) -1,};

// Instruction ld_Rx_l2l
static vcpu_local_instr_attrs _sym3021 { "0000000000000000000010000000000000000000000000000000000000000000000100000000001000" , nullptr };

// Instruction ld_Rx_l2l
static struct adl_operand _sym3022_operands_operands[] = { {335, 0, ADL_REGISTER, 0, 0, 4, 0ull, 0x7ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym3023[] = { &_sym368,  (struct enum_fields *) -1,};

// Instruction ld_Rx_nop
static vcpu_local_instr_attrs _sym3024 { "0000000000000000000010000000000000001000000000000000000000000000000100000000001000" , nullptr };

// Instruction ld_Rx_nop
static struct enum_fields *_sym3026[] = {  (struct enum_fields *) -1,};

// Instruction ld_Rx_normal
static vcpu_local_instr_attrs _sym3027 { "0000000000000000000010000000000000000000000000000000000000000000000100000000001000" , nullptr };

// Instruction ld_Rx_normal
static struct adl_operand _sym3028_operands_operands[] = { {335, 0, ADL_REGISTER, 0, 0, 4, 0ull, 0x7ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym3029[] = { &_sym368,  (struct enum_fields *) -1,};

// Instruction ld_Rx_normal_opVld
adl_instr_attr_val _sym3030[] = { { instr_opV,  0, 0 }, { instr_opVld,  0, 0 }, { instr_inst,  0, "ldB_Rx_opB" }, { instr_opVldB,  0, 0 }, { instr_vcpu1,  0, 0 }, { -1, 0, 0 } };
static vcpu_local_instr_attrs _sym3031 { "0000000000000000000010001000000000100000000000000000000000000000000100000000001000" , _sym3030 };

// Shorthand:  ld_Rx_normal_opVld -> ld_Rx_normal;
static struct adl_operand _sym3032_operands[] = { {335, 0, ADL_REGISTER, 0, 0, 4, 0ull, 0x7ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction ld_Rx_normal_opVld
static struct adl_operand _sym3033_operands_operands[] = { {355, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0x7ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym3034[] = {
  // ld_Rx_normal    (0)
  { "ld_Rx_normal", 1, 1, 7, 64,  0x0, { 0x10000000,},0, "", 0, 1, 1, 0, 0, 0, _sym3032_operands,0,0,0, 0,0,&_sym3031,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym3035[] = { &_sym372,  (struct enum_fields *) -1,};

// Instruction ld_Rx_replace_h
static vcpu_local_instr_attrs _sym3036 { "0000000000000000000010000000000000000000000000000000000000000000000100000000001000" , nullptr };

// Instruction ld_Rx_replace_h
static struct adl_operand _sym3037_operands_operands[] = { {335, 0, ADL_REGISTER, 0, 0, 4, 0ull, 0x7ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym3038[] = { &_sym368,  (struct enum_fields *) -1,};

// Instruction ld_Rx_replace_l
static vcpu_local_instr_attrs _sym3039 { "0000000000000000000010000000000000000000000000000000000000000000000100000000001000" , nullptr };

// Instruction ld_Rx_replace_l
static struct adl_operand _sym3040_operands_operands[] = { {335, 0, ADL_REGISTER, 0, 0, 4, 0ull, 0x7ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym3041[] = { &_sym368,  (struct enum_fields *) -1,};

// Instruction ld_el_rev
static vcpu_local_instr_attrs _sym3042 { "0000000000000100001000000000000000000000000000000000000000000000000100000000001000" , nullptr };

// Instruction ld_el_rev
static struct adl_operand _sym3043_operands_operands[] = { {335, 0, ADL_REGISTER, 0, 0, 4, 0ull, 0x7ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym3044[] = { &_sym368,  (struct enum_fields *) -1,};

// Instruction ld_qam_Rx
static vcpu_local_instr_attrs _sym3045 { "0000000000000000000010000000000000000000000000000000000000000000000100000000001000" , nullptr };

// Instruction ld_qam_Rx
static struct adl_operand _sym3046_operands_operands[] = { {335, 0, ADL_REGISTER, 0, 0, 4, 0ull, 0x7ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym3047[] = { &_sym368,  (struct enum_fields *) -1,};

// Instruction wr_even_fft3
static vcpu_local_instr_attrs _sym3048 { "0000000000000000000010000000000000000000000000000000000000000000001000000000001000" , nullptr };

// Instruction wr_even_fft3
static struct enum_fields *_sym3050[] = {  (struct enum_fields *) -1,};

// Instruction wr_even_fft3_even
static vcpu_local_instr_attrs _sym3051 { "0000000000000000000010000000000000000000000000000000000000000000001000000000001000" , nullptr };

// Shorthand:  wr_even_fft3_even -> wr_even_fft3;

// Instruction wr_even_fft3_even
static struct adl_opcode _sym3054[] = {
  // wr_even_fft3    (0)
  { "wr_even_fft3", 1, 1, 3, 64,  0x0, { 0xc0000000,},0, "", 0, 0, 0, 0, 0, 0, 0,0,0,0, 0,0,&_sym3051,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym3055[] = {  (struct enum_fields *) -1,};

// Instruction wr_even_fft3_fft3
static vcpu_local_instr_attrs _sym3056 { "0000000000000000000010000000000000000000000000000000000000000000001000000000001000" , nullptr };

// Shorthand:  wr_even_fft3_fft3 -> wr_even_fft3;

// Instruction wr_even_fft3_fft3
static struct adl_opcode _sym3059[] = {
  // wr_even_fft3    (0)
  { "wr_even_fft3", 1, 1, 3, 64,  0x0, { 0xc0000000,},0, "", 0, 0, 0, 0, 0, 0, 0,0,0,0, 0,0,&_sym3056,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym3060[] = {  (struct enum_fields *) -1,};

// Instruction wr_fft7_fft2
static vcpu_local_instr_attrs _sym3061 { "0000000000000000000010000000000000000000000000000000000000000000001000000000001000" , nullptr };

// Instruction wr_fft7_fft2
static struct enum_fields *_sym3063[] = {  (struct enum_fields *) -1,};

// Instruction wr_fft7_fft2_fft2
static vcpu_local_instr_attrs _sym3064 { "0000000000000000000010000000000000000000000000000000000000000000001000000000001000" , nullptr };

// Shorthand:  wr_fft7_fft2_fft2 -> wr_fft7_fft2;

// Instruction wr_fft7_fft2_fft2
static struct adl_opcode _sym3067[] = {
  // wr_fft7_fft2    (0)
  { "wr_fft7_fft2", 1, 1, 3, 64,  0x0, { 0xe0000000,},0, "", 0, 0, 0, 0, 0, 0, 0,0,0,0, 0,0,&_sym3064,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym3068[] = {  (struct enum_fields *) -1,};

// Instruction wr_fft7_fft2_fft7
static vcpu_local_instr_attrs _sym3069 { "0000000000000000000010000000000000000000000000000000000000000000001000000000001000" , nullptr };

// Shorthand:  wr_fft7_fft2_fft7 -> wr_fft7_fft2;

// Instruction wr_fft7_fft2_fft7
static struct adl_opcode _sym3072[] = {
  // wr_fft7_fft2    (0)
  { "wr_fft7_fft2", 1, 1, 3, 64,  0x0, { 0xe0000000,},0, "", 0, 0, 0, 0, 0, 0, 0,0,0,0, 0,0,&_sym3069,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym3073[] = {  (struct enum_fields *) -1,};

// Instruction wr_fftn_fft1
static vcpu_local_instr_attrs _sym3074 { "0000000000000000000010000000000000000000000000000000000000000000001000000000001000" , nullptr };

// Instruction wr_fftn_fft1
static struct enum_fields *_sym3076[] = {  (struct enum_fields *) -1,};

// Instruction wr_fftn_fft1_wr_fft1
static vcpu_local_instr_attrs _sym3077 { "0000000000000000000010000000000000000000000000000000000000000000001000000000001000" , nullptr };

// Shorthand:  wr_fftn_fft1_wr_fft1 -> wr_fftn_fft1;

// Instruction wr_fftn_fft1_wr_fft1
static struct adl_opcode _sym3080[] = {
  // wr_fftn_fft1    (0)
  { "wr_fftn_fft1", 1, 1, 3, 64,  0x0, { 0x40000000,},0, "", 0, 0, 0, 0, 0, 0, 0,0,0,0, 0,0,&_sym3077,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym3081[] = {  (struct enum_fields *) -1,};

// Instruction wr_fftn_fft1_wr_fftn
static vcpu_local_instr_attrs _sym3082 { "0000000000000000000010000000000000000000000000000000000000000000001000000000001000" , nullptr };

// Shorthand:  wr_fftn_fft1_wr_fftn -> wr_fftn_fft1;

// Instruction wr_fftn_fft1_wr_fftn
static struct adl_opcode _sym3085[] = {
  // wr_fftn_fft1    (0)
  { "wr_fftn_fft1", 1, 1, 3, 64,  0x0, { 0x40000000,},0, "", 0, 0, 0, 0, 0, 0, 0,0,0,0, 0,0,&_sym3082,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym3086[] = {  (struct enum_fields *) -1,};

// Instruction wr_fn1_fft6
static vcpu_local_instr_attrs _sym3087 { "0000000000000000000010000000000000000000000000000000000000000000001000000000001000" , nullptr };

// Instruction wr_fn1_fft6
static struct enum_fields *_sym3089[] = {  (struct enum_fields *) -1,};

// Instruction wr_fn1_fft6_wr_fft6
static vcpu_local_instr_attrs _sym3090 { "0000000000000000000010000000000000000000000000000000000000000000001000000000001000" , nullptr };

// Shorthand:  wr_fn1_fft6_wr_fft6 -> wr_fn1_fft6;

// Instruction wr_fn1_fft6_wr_fft6
static struct adl_opcode _sym3093[] = {
  // wr_fn1_fft6    (0)
  { "wr_fn1_fft6", 1, 1, 3, 64,  0x0, { 0x60000000,},0, "", 0, 0, 0, 0, 0, 0, 0,0,0,0, 0,0,&_sym3090,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym3094[] = {  (struct enum_fields *) -1,};

// Instruction wr_fn1_fft6_wr_fn1
static vcpu_local_instr_attrs _sym3095 { "0000000000000000000010000000000000000000000000000000000000000000001000000000001000" , nullptr };

// Shorthand:  wr_fn1_fft6_wr_fn1 -> wr_fn1_fft6;

// Instruction wr_fn1_fft6_wr_fn1
static struct adl_opcode _sym3098[] = {
  // wr_fn1_fft6    (0)
  { "wr_fn1_fft6", 1, 1, 3, 64,  0x0, { 0x60000000,},0, "", 0, 0, 0, 0, 0, 0, 0,0,0,0, 0,0,&_sym3095,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym3099[] = {  (struct enum_fields *) -1,};

// Instruction wr_fn_fft5
static vcpu_local_instr_attrs _sym3100 { "0000000000000000000010000000000000000000000000000000000000000000001000000000001000" , nullptr };

// Instruction wr_fn_fft5
static struct enum_fields *_sym3102[] = {  (struct enum_fields *) -1,};

// Instruction wr_fn_fft5_wr_fft5
static vcpu_local_instr_attrs _sym3103 { "0000000000000000000010000000000000000000000000000000000000000000001000000000001000" , nullptr };

// Shorthand:  wr_fn_fft5_wr_fft5 -> wr_fn_fft5;

// Instruction wr_fn_fft5_wr_fft5
static struct adl_opcode _sym3106[] = {
  // wr_fn_fft5    (0)
  { "wr_fn_fft5", 1, 1, 3, 64,  0x0, { 0x80000000,},0, "", 0, 0, 0, 0, 0, 0, 0,0,0,0, 0,0,&_sym3103,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym3107[] = {  (struct enum_fields *) -1,};

// Instruction wr_fn_fft5_wr_fn
static vcpu_local_instr_attrs _sym3108 { "0000000000000000000010000000000000000000000000000000000000000000001000000000001000" , nullptr };

// Shorthand:  wr_fn_fft5_wr_fn -> wr_fn_fft5;

// Instruction wr_fn_fft5_wr_fn
static struct adl_opcode _sym3111[] = {
  // wr_fn_fft5    (0)
  { "wr_fn_fft5", 1, 1, 3, 64,  0x0, { 0x80000000,},0, "", 0, 0, 0, 0, 0, 0, 0,0,0,0, 0,0,&_sym3108,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym3112[] = {  (struct enum_fields *) -1,};

// Instruction wr_hlinecplx
static vcpu_local_instr_attrs _sym3113 { "0000000000000000000010000000000000000000000000000000000000000000001000000000001000" , nullptr };

// Instruction wr_hlinecplx
static struct enum_fields *_sym3115[] = {  (struct enum_fields *) -1,};

// Instruction wr_nop
static vcpu_local_instr_attrs _sym3116 { "0000000000000000000010000000000000001000000000000000000000000000001000000000001000" , nullptr };

// Instruction wr_nop
static struct enum_fields *_sym3118[] = {  (struct enum_fields *) -1,};

// Instruction wr_straight_fft4
static vcpu_local_instr_attrs _sym3119 { "0000000000000000000010000000000000000000000000000000000000000000001000000000001000" , nullptr };

// Instruction wr_straight_fft4
static struct enum_fields *_sym3121[] = {  (struct enum_fields *) -1,};

// Instruction wr_straight_fft4_fft4
static vcpu_local_instr_attrs _sym3122 { "0000000000000000000010000000000000000000000000000000000000000000001000000000001000" , nullptr };

// Shorthand:  wr_straight_fft4_fft4 -> wr_straight_fft4;

// Instruction wr_straight_fft4_fft4
static struct adl_opcode _sym3125[] = {
  // wr_straight_fft4    (0)
  { "wr_straight_fft4", 1, 1, 3, 64,  0x0, { 0xa0000000,},0, "", 0, 0, 0, 0, 0, 0, 0,0,0,0, 0,0,&_sym3122,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym3126[] = {  (struct enum_fields *) -1,};

// Instruction wr_straight_fft4_straight
static vcpu_local_instr_attrs _sym3127 { "0000000000000000000010000000000000000000000000000000000000000000001000000000001000" , nullptr };

// Shorthand:  wr_straight_fft4_straight -> wr_straight_fft4;

// Instruction wr_straight_fft4_straight
static struct adl_opcode _sym3130[] = {
  // wr_straight_fft4    (0)
  { "wr_straight_fft4", 1, 1, 3, 64,  0x0, { 0xa0000000,},0, "", 0, 0, 0, 0, 0, 0, 0,0,0,0, 0,0,&_sym3127,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym3131[] = {  (struct enum_fields *) -1,};

// Instruction au_nop
static vcpu_local_instr_attrs _sym3132 { "0000000000000000000010000000000000001000000000000000000000000000010000000000001000" , nullptr };

// Instruction au_nop
static struct enum_fields *_sym3134[] = {  (struct enum_fields *) -1,};

// Instruction clr_au
static vcpu_local_instr_attrs _sym3135 { "0000000000000000000100000000000000000000000000000000000000000000010000000000001000" , nullptr };

// Instruction clr_au
static struct enum_fields *_sym3137[] = {  (struct enum_fields *) -1,};

// Instruction cmac
static vcpu_local_instr_attrs _sym3138 { "0000000000000000000100000000000000000000000000000000000000000000010000000000001000" , nullptr };

// Instruction cmac
static struct enum_fields *_sym3140[] = {  (struct enum_fields *) -1,};

// Instruction cmac_sau
static vcpu_local_instr_attrs _sym3141 { "0000000000000000000100000000000000000000000000000000000000000000010000000000001000" , nullptr };

// Instruction cmac_sau
static struct enum_fields *_sym3143[] = {  (struct enum_fields *) -1,};

// Instruction cmad
static vcpu_local_instr_attrs _sym3144 { "0000000000000000000100000000000000000000000000000000000000000000010000000000001000" , nullptr };

// Instruction cmad
static struct enum_fields *_sym3146[] = {  (struct enum_fields *) -1,};

// Instruction cmad_sau
static vcpu_local_instr_attrs _sym3147 { "0000000000000000000100000000000000000000000000000000000000000000010000000000001000" , nullptr };

// Instruction cmad_sau
static struct enum_fields *_sym3149[] = {  (struct enum_fields *) -1,};

// Instruction dif
static vcpu_local_instr_attrs _sym3150 { "0000000000000000000010000000000000000000000000000000000000000000010000000000001000" , nullptr };

// Shorthand:  dif -> dif_sau;

// Instruction dif
static struct adl_opcode _sym3153[] = {
  // dif_sau    (0)
  { "dif_sau", 1, 1, 4, 64,  0x0, { 0xd0000000,},0, "", 0, 0, 0, 0, 0, 0, 0,0,0,0, 0,0,&_sym3150,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym3154[] = {  (struct enum_fields *) -1,};

// Instruction dif_sau
static vcpu_local_instr_attrs _sym3155 { "0000000000000000000010000000000000000000000000000000000000000000010000000000001000" , nullptr };

// Instruction dif_sau
static struct enum_fields *_sym3157[] = {  (struct enum_fields *) -1,};

// Instruction dit
static vcpu_local_instr_attrs _sym3158 { "0000000000000000000100000000000000000000000000000000000000000000010000000000001000" , nullptr };

// Shorthand:  dit -> cmad;

// Instruction dit
static struct adl_opcode _sym3161[] = {
  // cmad    (0)
  { "cmad", 1, 1, 4, 64,  0x0, { 0x60000000,},0, "", 0, 0, 0, 0, 0, 0, 0,0,0,0, 0,0,&_sym3158,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym3162[] = {  (struct enum_fields *) -1,};

// Instruction mads
static vcpu_local_instr_attrs _sym3163 { "0000000000000000000010000000000000000000000000000000000000000000010000000000001000" , nullptr };

// Instruction mads
static struct enum_fields *_sym3165[] = {  (struct enum_fields *) -1,};

// Instruction mads_sau
static vcpu_local_instr_attrs _sym3166 { "0000000000000000000100000000000000000000000000000000000000000000010000000000001000" , nullptr };

// Instruction mads_sau
static struct enum_fields *_sym3168[] = {  (struct enum_fields *) -1,};

// Instruction maf
static vcpu_local_instr_attrs _sym3169 { "0000000000000000000010000000000000000000000000000000000000000000010000000000001000" , nullptr };

// Instruction maf
static struct enum_fields *_sym3171[] = {  (struct enum_fields *) -1,};

// Instruction mafac
static vcpu_local_instr_attrs _sym3172 { "0000000000000000000100000000000000000000000000000000000000000000010000000000001000" , nullptr };

// Instruction mafac
static struct enum_fields *_sym3174[] = {  (struct enum_fields *) -1,};

// Instruction rmac
static vcpu_local_instr_attrs _sym3175 { "0000000000000000000100000000000000000000000000000000000000000000010000000000001000" , nullptr };

// Instruction rmac
static struct enum_fields *_sym3177[] = {  (struct enum_fields *) -1,};

// Instruction rmac_sau
static vcpu_local_instr_attrs _sym3178 { "0000000000000000000100000000000000000000000000000000000000000000010000000000001000" , nullptr };

// Instruction rmac_sau
static struct enum_fields *_sym3180[] = {  (struct enum_fields *) -1,};

// Instruction rmad
static vcpu_local_instr_attrs _sym3181 { "0000000000000000000100000000000000000000000000000000000000000000010000000000001000" , nullptr };

// Instruction rmad
static struct enum_fields *_sym3183[] = {  (struct enum_fields *) -1,};

// Instruction rmad_sau
static vcpu_local_instr_attrs _sym3184 { "0000000000000000000100000000000000000000000000000000000000000000010000000000001000" , nullptr };

// Instruction rmad_sau
static struct enum_fields *_sym3186[] = {  (struct enum_fields *) -1,};

// Instruction atan_atan2_mvllr
static vcpu_local_instr_attrs _sym3187 { "0000000000000000001010000000000000000000000000000000000000000000100000000000001000" , nullptr };

// Instruction atan_atan2_mvllr
static struct enum_fields *_sym3189[] = {  (struct enum_fields *) -1,};

// Instruction atan_atan2_mvllr_atan
static vcpu_local_instr_attrs _sym3190 { "0000000000000000101110000000000000000000000000000000000000000000100000000000001000" , nullptr };

// Shorthand:  atan_atan2_mvllr_atan -> atan_atan2_mvllr;

// Instruction atan_atan2_mvllr_atan
static struct adl_opcode _sym3193[] = {
  // atan_atan2_mvllr    (0)
  { "atan_atan2_mvllr", 1, 1, 3, 64,  0x0, { 0x80000000,},0, "", 0, 0, 0, 0, 0, 0, 0,0,0,0, 0,0,&_sym3190,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym3194[] = {  (struct enum_fields *) -1,};

// Instruction atan_atan2_mvllr_atan2
static vcpu_local_instr_attrs _sym3195 { "0000000000000000101010000000000000000000000000000000000000000000100000000000001000" , nullptr };

// Shorthand:  atan_atan2_mvllr_atan2 -> atan_atan2_mvllr;

// Instruction atan_atan2_mvllr_atan2
static struct adl_opcode _sym3198[] = {
  // atan_atan2_mvllr    (0)
  { "atan_atan2_mvllr", 1, 1, 3, 64,  0x0, { 0x80000000,},0, "", 0, 0, 0, 0, 0, 0, 0,0,0,0, 0,0,&_sym3195,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym3199[] = {  (struct enum_fields *) -1,};

// Instruction atan_atan2_mvllr_mvllr
static vcpu_local_instr_attrs _sym3200 { "0000000000000001001000000000000000000000000000000000000000000000100000000000001000" , nullptr };

// Shorthand:  atan_atan2_mvllr_mvllr -> atan_atan2_mvllr;

// Instruction atan_atan2_mvllr_mvllr
static struct adl_opcode _sym3203[] = {
  // atan_atan2_mvllr    (0)
  { "atan_atan2_mvllr", 1, 1, 3, 64,  0x0, { 0x80000000,},0, "", 0, 0, 0, 0, 0, 0, 0,0,0,0, 0,0,&_sym3200,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym3204[] = {  (struct enum_fields *) -1,};

// Instruction ccp_nop
static vcpu_local_instr_attrs _sym3205 { "0000000000000000001000000000000000001000000000000000000000000000100000000000001000" , nullptr };

// Shorthand:  ccp_nop -> sau_nop;

// Instruction ccp_nop
static struct adl_opcode _sym3208[] = {
  // sau_nop    (0)
  { "sau_nop", 1, 1, 3, 64,  0x0, { },0, "", 0, 0, 0, 0, 0, 0, 0,0,0,0, 0,0,&_sym3205,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym3209[] = {  (struct enum_fields *) -1,};

// Instruction lut_rd_dec
static vcpu_local_instr_attrs _sym3210 { "0000000000000000000100000000000000000000000000000000000000000000100000000000001000" , nullptr };

// Instruction lut_rd_dec
static struct enum_fields *_sym3212[] = {  (struct enum_fields *) -1,};

// Instruction lut_rd_dec_dec
static vcpu_local_instr_attrs _sym3213 { "0000000000000001001000000000000000000000000000000000000000000000100000000000001000" , nullptr };

// Shorthand:  lut_rd_dec_dec -> lut_rd_dec;

// Instruction lut_rd_dec_dec
static struct adl_opcode _sym3216[] = {
  // lut_rd_dec    (0)
  { "lut_rd_dec", 1, 1, 3, 64,  0x0, { 0xe0000000,},0, "", 0, 0, 0, 0, 0, 0, 0,0,0,0, 0,0,&_sym3213,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym3217[] = {  (struct enum_fields *) -1,};

// Instruction lut_rd_dec_lut_rd
static vcpu_local_instr_attrs _sym3218 { "0000000000010000000101000000000000000000000000000000000000000000100000000000001000" , nullptr };

// Shorthand:  lut_rd_dec_lut_rd -> lut_rd_dec;

// Instruction lut_rd_dec_lut_rd
static struct adl_opcode _sym3221[] = {
  // lut_rd_dec    (0)
  { "lut_rd_dec", 1, 1, 3, 64,  0x0, { 0xe0000000,},0, "", 0, 0, 0, 0, 0, 0, 0,0,0,0, 0,0,&_sym3218,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym3222[] = {  (struct enum_fields *) -1,};

// Instruction nco_expj_vpp
static vcpu_local_instr_attrs _sym3223 { "0000000000000000001100000000000000000000000000000000000000000000100000000000001000" , nullptr };

// Instruction nco_expj_vpp
static struct enum_fields *_sym3225[] = {  (struct enum_fields *) -1,};

// Instruction nco_expj_vpp_expj
static vcpu_local_instr_attrs _sym3226 { "0000010000000000001100000000000000000000000000000000000000000000100000000000001000" , nullptr };

// Shorthand:  nco_expj_vpp_expj -> nco_expj_vpp;

// Instruction nco_expj_vpp_expj
static struct adl_opcode _sym3229[] = {
  // nco_expj_vpp    (0)
  { "nco_expj_vpp", 1, 1, 3, 64,  0x0, { 0xa0000000,},0, "", 0, 0, 0, 0, 0, 0, 0,0,0,0, 0,0,&_sym3226,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym3230[] = {  (struct enum_fields *) -1,};

// Instruction nco_expj_vpp_nco
static vcpu_local_instr_attrs _sym3231 { "0000000000100000001100000000000000000000000000000000000000000000100000000000001000" , nullptr };

// Shorthand:  nco_expj_vpp_nco -> nco_expj_vpp;

// Instruction nco_expj_vpp_nco
static struct adl_opcode _sym3234[] = {
  // nco_expj_vpp    (0)
  { "nco_expj_vpp", 1, 1, 3, 64,  0x0, { 0xa0000000,},0, "", 0, 0, 0, 0, 0, 0, 0,0,0,0, 0,0,&_sym3231,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym3235[] = {  (struct enum_fields *) -1,};

// Instruction nco_expj_vpp_vpp
static vcpu_local_instr_attrs _sym3236 { "0000000000000001001000000000000000000000000000000000000000000000100000000000001000" , nullptr };

// Shorthand:  nco_expj_vpp_vpp -> nco_expj_vpp;

// Instruction nco_expj_vpp_vpp
static struct adl_opcode _sym3239[] = {
  // nco_expj_vpp    (0)
  { "nco_expj_vpp", 1, 1, 3, 64,  0x0, { 0xa0000000,},0, "", 0, 0, 0, 0, 0, 0, 0,0,0,0, 0,0,&_sym3236,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym3240[] = {  (struct enum_fields *) -1,};

// Instruction padd_exp_vacs
static vcpu_local_instr_attrs _sym3241 { "0000000000000000001100000000000000000000000000000000000000000000100000000000001000" , nullptr };

// Instruction padd_exp_vacs
static struct enum_fields *_sym3243[] = {  (struct enum_fields *) -1,};

// Instruction padd_exp_vacs_exp
static vcpu_local_instr_attrs _sym3244 { "0000000000000010001100000000000000000000000000000000000000000000100000000000001000" , nullptr };

// Shorthand:  padd_exp_vacs_exp -> padd_exp_vacs;

// Instruction padd_exp_vacs_exp
static struct adl_opcode _sym3247[] = {
  // padd_exp_vacs    (0)
  { "padd_exp_vacs", 1, 1, 3, 64,  0x0, { 0xc0000000,},0, "", 0, 0, 0, 0, 0, 0, 0,0,0,0, 0,0,&_sym3244,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym3248[] = {  (struct enum_fields *) -1,};

// Instruction padd_exp_vacs_padd
static vcpu_local_instr_attrs _sym3249 { "0000000000000000001100000000000000000000000000000000000000000000100000000000001000" , nullptr };

// Shorthand:  padd_exp_vacs_padd -> padd_exp_vacs;

// Instruction padd_exp_vacs_padd
static struct adl_opcode _sym3252[] = {
  // padd_exp_vacs    (0)
  { "padd_exp_vacs", 1, 1, 3, 64,  0x0, { 0xc0000000,},0, "", 0, 0, 0, 0, 0, 0, 0,0,0,0, 0,0,&_sym3249,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym3253[] = {  (struct enum_fields *) -1,};

// Instruction padd_exp_vacs_vacs
static vcpu_local_instr_attrs _sym3254 { "0000000000000001001000000000000000000000000000000000000000000000100000000000001000" , nullptr };

// Shorthand:  padd_exp_vacs_vacs -> padd_exp_vacs;

// Instruction padd_exp_vacs_vacs
static struct adl_opcode _sym3257[] = {
  // padd_exp_vacs    (0)
  { "padd_exp_vacs", 1, 1, 3, 64,  0x0, { 0xc0000000,},0, "", 0, 0, 0, 0, 0, 0, 0,0,0,0, 0,0,&_sym3254,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym3258[] = {  (struct enum_fields *) -1,};

// Instruction rcp_log2_enc
static vcpu_local_instr_attrs _sym3259 { "0000000000000000001010000000000000000000000000000000000000000000100000000000001000" , nullptr };

// Instruction rcp_log2_enc
static struct enum_fields *_sym3261[] = {  (struct enum_fields *) -1,};

// Instruction rcp_log2_enc_enc
static vcpu_local_instr_attrs _sym3262 { "0000000000000001001000000000000000000000000000000000000000000000100000000000001000" , nullptr };

// Shorthand:  rcp_log2_enc_enc -> rcp_log2_enc;

// Instruction rcp_log2_enc_enc
static struct adl_opcode _sym3265[] = {
  // rcp_log2_enc    (0)
  { "rcp_log2_enc", 1, 1, 3, 64,  0x0, { 0x60000000,},0, "", 0, 0, 0, 0, 0, 0, 0,0,0,0, 0,0,&_sym3262,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym3266[] = {  (struct enum_fields *) -1,};

// Instruction rcp_log2_enc_log2
static vcpu_local_instr_attrs _sym3267 { "0000000000001000001010000000000000000000000000000000000000000000100000000000001000" , nullptr };

// Shorthand:  rcp_log2_enc_log2 -> rcp_log2_enc;

// Instruction rcp_log2_enc_log2
static struct adl_opcode _sym3270[] = {
  // rcp_log2_enc    (0)
  { "rcp_log2_enc", 1, 1, 3, 64,  0x0, { 0x60000000,},0, "", 0, 0, 0, 0, 0, 0, 0,0,0,0, 0,0,&_sym3267,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym3271[] = {  (struct enum_fields *) -1,};

// Instruction rcp_log2_enc_rcp
static vcpu_local_instr_attrs _sym3272 { "0000000001000000001110000000000000000000000000000000000000000000100000000000001000" , nullptr };

// Shorthand:  rcp_log2_enc_rcp -> rcp_log2_enc;

// Instruction rcp_log2_enc_rcp
static struct adl_opcode _sym3275[] = {
  // rcp_log2_enc    (0)
  { "rcp_log2_enc", 1, 1, 3, 64,  0x0, { 0x60000000,},0, "", 0, 0, 0, 0, 0, 0, 0,0,0,0, 0,0,&_sym3272,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym3276[] = {  (struct enum_fields *) -1,};

// Instruction rrt_cos_acos_lutsel
static vcpu_local_instr_attrs _sym3277 { "0000000000000000001010000000000000000000000000000000000000000000100000000000001000" , nullptr };

// Instruction rrt_cos_acos_lutsel
static struct enum_fields *_sym3279[] = {  (struct enum_fields *) -1,};

// Instruction rrt_cos_acos_lutsel_acos
static vcpu_local_instr_attrs _sym3280 { "0000010000000000001010000000000000000000000000000000000000000000100000000000001000" , nullptr };

// Shorthand:  rrt_cos_acos_lutsel_acos -> rrt_cos_acos_lutsel;

// Instruction rrt_cos_acos_lutsel_acos
static struct adl_opcode _sym3283[] = {
  // rrt_cos_acos_lutsel    (0)
  { "rrt_cos_acos_lutsel", 1, 1, 3, 64,  0x0, { 0x40000000,},0, "", 0, 0, 0, 0, 0, 0, 0,0,0,0, 0,0,&_sym3280,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym3284[] = {  (struct enum_fields *) -1,};

// Instruction rrt_cos_acos_lutsel_cos
static vcpu_local_instr_attrs _sym3285 { "0000010000000000001010000000000000000000000000000000000000000000100000000000001000" , nullptr };

// Shorthand:  rrt_cos_acos_lutsel_cos -> rrt_cos_acos_lutsel;

// Instruction rrt_cos_acos_lutsel_cos
static struct adl_opcode _sym3288[] = {
  // rrt_cos_acos_lutsel    (0)
  { "rrt_cos_acos_lutsel", 1, 1, 3, 64,  0x0, { 0x40000000,},0, "", 0, 0, 0, 0, 0, 0, 0,0,0,0, 0,0,&_sym3285,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym3289[] = {  (struct enum_fields *) -1,};

// Instruction rrt_cos_acos_lutsel_lut
static vcpu_local_instr_attrs _sym3290 { "0000000000000001001000000000000000000000000000000000000000000000100000000000001000" , nullptr };

// Shorthand:  rrt_cos_acos_lutsel_lut -> rrt_cos_acos_lutsel;

// Instruction rrt_cos_acos_lutsel_lut
static struct adl_opcode _sym3293[] = {
  // rrt_cos_acos_lutsel    (0)
  { "rrt_cos_acos_lutsel", 1, 1, 3, 64,  0x0, { 0x40000000,},0, "", 0, 0, 0, 0, 0, 0, 0,0,0,0, 0,0,&_sym3290,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym3294[] = {  (struct enum_fields *) -1,};

// Instruction rrt_cos_acos_lutsel_lutsel
static vcpu_local_instr_attrs _sym3295 { "0000000000000001001000000000000000000000000000000000000000000000100000000000001000" , nullptr };

// Shorthand:  rrt_cos_acos_lutsel_lutsel -> rrt_cos_acos_lutsel;

// Instruction rrt_cos_acos_lutsel_lutsel
static struct adl_opcode _sym3298[] = {
  // rrt_cos_acos_lutsel    (0)
  { "rrt_cos_acos_lutsel", 1, 1, 3, 64,  0x0, { 0x40000000,},0, "", 0, 0, 0, 0, 0, 0, 0,0,0,0, 0,0,&_sym3295,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym3299[] = {  (struct enum_fields *) -1,};

// Instruction rrt_cos_acos_lutsel_rrt
static vcpu_local_instr_attrs _sym3300 { "0000000100000000001110000000000000000000000000000000000000000000100000000000001000" , nullptr };

// Shorthand:  rrt_cos_acos_lutsel_rrt -> rrt_cos_acos_lutsel;

// Instruction rrt_cos_acos_lutsel_rrt
static struct adl_opcode _sym3303[] = {
  // rrt_cos_acos_lutsel    (0)
  { "rrt_cos_acos_lutsel", 1, 1, 3, 64,  0x0, { 0x40000000,},0, "", 0, 0, 0, 0, 0, 0, 0,0,0,0, 0,0,&_sym3300,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym3304[] = {  (struct enum_fields *) -1,};

// Instruction rrt_cos_acos_lutsel_sel
static vcpu_local_instr_attrs _sym3305 { "0000000000000001001000000000000000000000000000000000000000000000100000000000001000" , nullptr };

// Shorthand:  rrt_cos_acos_lutsel_sel -> rrt_cos_acos_lutsel;

// Instruction rrt_cos_acos_lutsel_sel
static struct adl_opcode _sym3308[] = {
  // rrt_cos_acos_lutsel    (0)
  { "rrt_cos_acos_lutsel", 1, 1, 3, 64,  0x0, { 0x40000000,},0, "", 0, 0, 0, 0, 0, 0, 0,0,0,0, 0,0,&_sym3305,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym3309[] = {  (struct enum_fields *) -1,};

// Instruction sau_nop
static vcpu_local_instr_attrs _sym3310 { "0000000000000000000010000000000000001000000000000000000000000000100000000000001000" , nullptr };

// Instruction sau_nop
static struct enum_fields *_sym3312[] = {  (struct enum_fields *) -1,};

// Instruction srt_sin_asin_mvbat
static vcpu_local_instr_attrs _sym3313 { "0000000000000000001110000000000000000000000000000000000000000000100000000000001000" , nullptr };

// Instruction srt_sin_asin_mvbat
static struct enum_fields *_sym3315[] = {  (struct enum_fields *) -1,};

// Instruction srt_sin_asin_mvbat_asin
static vcpu_local_instr_attrs _sym3316 { "0000010000000000001110000000000000000000000000000000000000000000100000000000001000" , nullptr };

// Shorthand:  srt_sin_asin_mvbat_asin -> srt_sin_asin_mvbat;

// Instruction srt_sin_asin_mvbat_asin
static struct adl_opcode _sym3319[] = {
  // srt_sin_asin_mvbat    (0)
  { "srt_sin_asin_mvbat", 1, 1, 3, 64,  0x0, { 0x20000000,},0, "", 0, 0, 0, 0, 0, 0, 0,0,0,0, 0,0,&_sym3316,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym3320[] = {  (struct enum_fields *) -1,};

// Instruction srt_sin_asin_mvbat_mvbat
static vcpu_local_instr_attrs _sym3321 { "0000000000000001001000000000000000000000000000000000000000000000100000000000001000" , nullptr };

// Shorthand:  srt_sin_asin_mvbat_mvbat -> srt_sin_asin_mvbat;

// Instruction srt_sin_asin_mvbat_mvbat
static struct adl_opcode _sym3324[] = {
  // srt_sin_asin_mvbat    (0)
  { "srt_sin_asin_mvbat", 1, 1, 3, 64,  0x0, { 0x20000000,},0, "", 0, 0, 0, 0, 0, 0, 0,0,0,0, 0,0,&_sym3321,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym3325[] = {  (struct enum_fields *) -1,};

// Instruction srt_sin_asin_mvbat_sin
static vcpu_local_instr_attrs _sym3326 { "0000010000000000001110000000000000000000000000000000000000000000100000000000001000" , nullptr };

// Shorthand:  srt_sin_asin_mvbat_sin -> srt_sin_asin_mvbat;

// Instruction srt_sin_asin_mvbat_sin
static struct adl_opcode _sym3329[] = {
  // srt_sin_asin_mvbat    (0)
  { "srt_sin_asin_mvbat", 1, 1, 3, 64,  0x0, { 0x20000000,},0, "", 0, 0, 0, 0, 0, 0, 0,0,0,0, 0,0,&_sym3326,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym3330[] = {  (struct enum_fields *) -1,};

// Instruction srt_sin_asin_mvbat_srt
static vcpu_local_instr_attrs _sym3331 { "0000000000000000001110000000000000000000000000000000000000000000100000000000001000" , nullptr };

// Shorthand:  srt_sin_asin_mvbat_srt -> srt_sin_asin_mvbat;

// Instruction srt_sin_asin_mvbat_srt
static struct adl_opcode _sym3334[] = {
  // srt_sin_asin_mvbat    (0)
  { "srt_sin_asin_mvbat", 1, 1, 3, 64,  0x0, { 0x20000000,},0, "", 0, 0, 0, 0, 0, 0, 0,0,0,0, 0,0,&_sym3331,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym3335[] = {  (struct enum_fields *) -1,};

// Instruction ravg
static vcpu_local_instr_attrs _sym3336 { "1000000000000000001000000000000000000000000000000000000000000001000000000000001000" , nullptr };

// Instruction ravg
static struct enum_fields *_sym3338[] = {  (struct enum_fields *) -1,};

// Instruction rload
static vcpu_local_instr_attrs _sym3339 { "1000000000000000001000000000000000000000000000000000000000000001000000000000001000" , nullptr };

// Instruction rload
static struct enum_fields *_sym3341[] = {  (struct enum_fields *) -1,};

// Instruction rprod
static vcpu_local_instr_attrs _sym3342 { "1000000000000000001000000000000000000000000000000000000000000001000000000000001000" , nullptr };

// Instruction rprod
static struct enum_fields *_sym3344[] = {  (struct enum_fields *) -1,};

// Instruction rsum
static vcpu_local_instr_attrs _sym3345 { "1000000000000000001000000000000000000000000000000000000000000001000000000000001000" , nullptr };

// Instruction rsum
static struct enum_fields *_sym3347[] = {  (struct enum_fields *) -1,};

// Instruction maf_uvp
static vcpu_local_instr_attrs _sym3348 { "0100000000000000001000000000000000000000000000000000000000000010000000000000001000" , nullptr };

// Shorthand:  maf_uvp -> maf_vp;

// Instruction maf_uvp
static struct adl_opcode _sym3351[] = {
  // maf_vp    (0)
  { "maf_vp", 1, 1, 7, 64,  0x0, { 0x98000000,},0, "", 0, 0, 0, 0, 0, 0, 0,0,0,0, 0,0,&_sym3348,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym3352[] = {  (struct enum_fields *) -1,};

// Instruction maf_uvp_vpnz
static vcpu_local_instr_attrs _sym3353 { "0100000000000000001000000000000000000000000000000000000000000010000000000000001000" , nullptr };

// Shorthand:  maf_uvp_vpnz -> maf_vp;

// Instruction maf_uvp_vpnz
static struct adl_opcode _sym3356[] = {
  // maf_vp    (0)
  { "maf_vp", 1, 1, 7, 64,  0x0, { 0xd8000000,},0, "", 0, 0, 0, 0, 0, 0, 0,0,0,0, 0,0,&_sym3353,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym3357[] = {  (struct enum_fields *) -1,};

// Instruction maf_uvp_vpz
static vcpu_local_instr_attrs _sym3358 { "0100000000000000001000000000000000000000000000000000000000000010000000000000001000" , nullptr };

// Shorthand:  maf_uvp_vpz -> maf_vp;

// Instruction maf_uvp_vpz
static struct adl_opcode _sym3361[] = {
  // maf_vp    (0)
  { "maf_vp", 1, 1, 7, 64,  0x0, { 0xf8000000,},0, "", 0, 0, 0, 0, 0, 0, 0,0,0,0, 0,0,&_sym3358,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym3362[] = {  (struct enum_fields *) -1,};

// Instruction maf_vp
static vcpu_local_instr_attrs _sym3363 { "0100000000000000001000000000000000000000000000000000000000000010000000000000001000" , nullptr };

// Instruction maf_vp
static struct adl_operand _sym3364_operands_operands[] = { {371, 0, 0, 0, 0, 0, 0ull, 0x7ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym3365[] = { &_sym404,  (struct enum_fields *) -1,};

// Instruction maf_vpnz
static vcpu_local_instr_attrs _sym3366 { "0100000000000000001000000000000000000000000000000000000000000010000000000000001000" , nullptr };

// Shorthand:  maf_vpnz -> maf_vp;

// Instruction maf_vpnz
static struct adl_opcode _sym3369[] = {
  // maf_vp    (0)
  { "maf_vp", 1, 1, 7, 64,  0x0, { 0x58000000,},0, "", 0, 0, 0, 0, 0, 0, 0,0,0,0, 0,0,&_sym3366,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym3370[] = {  (struct enum_fields *) -1,};

// Instruction maf_vpz
static vcpu_local_instr_attrs _sym3371 { "0100000000000000001000000000000000000000000000000000000000000010000000000000001000" , nullptr };

// Shorthand:  maf_vpz -> maf_vp;

// Instruction maf_vpz
static struct adl_opcode _sym3374[] = {
  // maf_vp    (0)
  { "maf_vp", 1, 1, 7, 64,  0x0, { 0x78000000,},0, "", 0, 0, 0, 0, 0, 0, 0,0,0,0, 0,0,&_sym3371,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym3375[] = {  (struct enum_fields *) -1,};

// Instruction rmac_sau_uvp
static vcpu_local_instr_attrs _sym3376 { "0100000000000000001000000000000000000000000000000000000000000010000000000000001000" , nullptr };

// Shorthand:  rmac_sau_uvp -> rmac_sau_vp;

// Instruction rmac_sau_uvp
static struct adl_opcode _sym3379[] = {
  // rmac_sau_vp    (0)
  { "rmac_sau_vp", 1, 1, 7, 64,  0x0, { 0x92000000,},0, "", 0, 0, 0, 0, 0, 0, 0,0,0,0, 0,0,&_sym3376,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym3380[] = {  (struct enum_fields *) -1,};

// Instruction rmac_sau_uvp_vpnz
static vcpu_local_instr_attrs _sym3381 { "0100000000000000001000000000000000000000000000000000000000000010000000000000001000" , nullptr };

// Shorthand:  rmac_sau_uvp_vpnz -> rmac_sau_vp;

// Instruction rmac_sau_uvp_vpnz
static struct adl_opcode _sym3384[] = {
  // rmac_sau_vp    (0)
  { "rmac_sau_vp", 1, 1, 7, 64,  0x0, { 0xd2000000,},0, "", 0, 0, 0, 0, 0, 0, 0,0,0,0, 0,0,&_sym3381,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym3385[] = {  (struct enum_fields *) -1,};

// Instruction rmac_sau_uvp_vpz
static vcpu_local_instr_attrs _sym3386 { "0100000000000000001000000000000000000000000000000000000000000010000000000000001000" , nullptr };

// Shorthand:  rmac_sau_uvp_vpz -> rmac_sau_vp;

// Instruction rmac_sau_uvp_vpz
static struct adl_opcode _sym3389[] = {
  // rmac_sau_vp    (0)
  { "rmac_sau_vp", 1, 1, 7, 64,  0x0, { 0xf2000000,},0, "", 0, 0, 0, 0, 0, 0, 0,0,0,0, 0,0,&_sym3386,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym3390[] = {  (struct enum_fields *) -1,};

// Instruction rmac_sau_vp
static vcpu_local_instr_attrs _sym3391 { "0100000000000000001000000000000000000000000000000000000000000010000000000000001000" , nullptr };

// Instruction rmac_sau_vp
static struct adl_operand _sym3392_operands_operands[] = { {371, 0, 0, 0, 0, 0, 0ull, 0x7ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym3393[] = { &_sym404,  (struct enum_fields *) -1,};

// Instruction rmac_sau_vpnz
static vcpu_local_instr_attrs _sym3394 { "0100000000000000001000000000000000000000000000000000000000000010000000000000001000" , nullptr };

// Shorthand:  rmac_sau_vpnz -> rmac_sau_vp;

// Instruction rmac_sau_vpnz
static struct adl_opcode _sym3397[] = {
  // rmac_sau_vp    (0)
  { "rmac_sau_vp", 1, 1, 7, 64,  0x0, { 0x52000000,},0, "", 0, 0, 0, 0, 0, 0, 0,0,0,0, 0,0,&_sym3394,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym3398[] = {  (struct enum_fields *) -1,};

// Instruction rmac_sau_vpz
static vcpu_local_instr_attrs _sym3399 { "0100000000000000001000000000000000000000000000000000000000000010000000000000001000" , nullptr };

// Shorthand:  rmac_sau_vpz -> rmac_sau_vp;

// Instruction rmac_sau_vpz
static struct adl_opcode _sym3402[] = {
  // rmac_sau_vp    (0)
  { "rmac_sau_vp", 1, 1, 7, 64,  0x0, { 0x72000000,},0, "", 0, 0, 0, 0, 0, 0, 0,0,0,0, 0,0,&_sym3399,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym3403[] = {  (struct enum_fields *) -1,};

// Instruction rmac_uvp
static vcpu_local_instr_attrs _sym3404 { "0100000000000000001000000000000000000000000000000000000000000010000000000000001000" , nullptr };

// Shorthand:  rmac_uvp -> rmac_vp;

// Instruction rmac_uvp
static struct adl_opcode _sym3407[] = {
  // rmac_vp    (0)
  { "rmac_vp", 1, 1, 7, 64,  0x0, { 0x90000000,},0, "", 0, 0, 0, 0, 0, 0, 0,0,0,0, 0,0,&_sym3404,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym3408[] = {  (struct enum_fields *) -1,};

// Instruction rmac_uvp_vpnz
static vcpu_local_instr_attrs _sym3409 { "0100000000000000001000000000000000000000000000000000000000000010000000000000001000" , nullptr };

// Shorthand:  rmac_uvp_vpnz -> rmac_vp;

// Instruction rmac_uvp_vpnz
static struct adl_opcode _sym3412[] = {
  // rmac_vp    (0)
  { "rmac_vp", 1, 1, 7, 64,  0x0, { 0xd0000000,},0, "", 0, 0, 0, 0, 0, 0, 0,0,0,0, 0,0,&_sym3409,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym3413[] = {  (struct enum_fields *) -1,};

// Instruction rmac_uvp_vpz
static vcpu_local_instr_attrs _sym3414 { "0100000000000000001000000000000000000000000000000000000000000010000000000000001000" , nullptr };

// Shorthand:  rmac_uvp_vpz -> rmac_vp;

// Instruction rmac_uvp_vpz
static struct adl_opcode _sym3417[] = {
  // rmac_vp    (0)
  { "rmac_vp", 1, 1, 7, 64,  0x0, { 0xf0000000,},0, "", 0, 0, 0, 0, 0, 0, 0,0,0,0, 0,0,&_sym3414,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym3418[] = {  (struct enum_fields *) -1,};

// Instruction rmac_vp
static vcpu_local_instr_attrs _sym3419 { "0100000000000000001000000000000000000000000000000000000000000010000000000000001000" , nullptr };

// Instruction rmac_vp
static struct adl_operand _sym3420_operands_operands[] = { {371, 0, 0, 0, 0, 0, 0ull, 0x7ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym3421[] = { &_sym404,  (struct enum_fields *) -1,};

// Instruction rmac_vpnz
static vcpu_local_instr_attrs _sym3422 { "0100000000000000001000000000000000000000000000000000000000000010000000000000001000" , nullptr };

// Shorthand:  rmac_vpnz -> rmac_vp;

// Instruction rmac_vpnz
static struct adl_opcode _sym3425[] = {
  // rmac_vp    (0)
  { "rmac_vp", 1, 1, 7, 64,  0x0, { 0x50000000,},0, "", 0, 0, 0, 0, 0, 0, 0,0,0,0, 0,0,&_sym3422,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym3426[] = {  (struct enum_fields *) -1,};

// Instruction rmac_vpz
static vcpu_local_instr_attrs _sym3427 { "0100000000000000001000000000000000000000000000000000000000000010000000000000001000" , nullptr };

// Shorthand:  rmac_vpz -> rmac_vp;

// Instruction rmac_vpz
static struct adl_opcode _sym3430[] = {
  // rmac_vp    (0)
  { "rmac_vp", 1, 1, 7, 64,  0x0, { 0x70000000,},0, "", 0, 0, 0, 0, 0, 0, 0,0,0,0, 0,0,&_sym3427,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym3431[] = {  (struct enum_fields *) -1,};

// Instruction rmad_sau_uvp
static vcpu_local_instr_attrs _sym3432 { "0100000000000000001000000000000000000000000000000000000000000010000000000000001000" , nullptr };

// Shorthand:  rmad_sau_uvp -> rmad_sau_vp;

// Instruction rmad_sau_uvp
static struct adl_opcode _sym3435[] = {
  // rmad_sau_vp    (0)
  { "rmad_sau_vp", 1, 1, 7, 64,  0x0, { 0x8a000000,},0, "", 0, 0, 0, 0, 0, 0, 0,0,0,1, 0,0,&_sym3432,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym3436[] = {  (struct enum_fields *) -1,};

// Instruction rmad_sau_uvp_vpnz
static vcpu_local_instr_attrs _sym3437 { "0100000000000000001000000000000000000000000000000000000000000010000000000000001000" , nullptr };

// Shorthand:  rmad_sau_uvp_vpnz -> rmad_sau_vp;

// Instruction rmad_sau_uvp_vpnz
static struct adl_opcode _sym3440[] = {
  // rmad_sau_vp    (0)
  { "rmad_sau_vp", 1, 1, 7, 64,  0x0, { 0xca000000,},0, "", 0, 0, 0, 0, 0, 0, 0,0,0,1, 0,0,&_sym3437,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym3441[] = {  (struct enum_fields *) -1,};

// Instruction rmad_sau_uvp_vpz
static vcpu_local_instr_attrs _sym3442 { "0100000000000000001000000000000000000000000000000000000000000010000000000000001000" , nullptr };

// Shorthand:  rmad_sau_uvp_vpz -> rmad_sau_vp;

// Instruction rmad_sau_uvp_vpz
static struct adl_opcode _sym3445[] = {
  // rmad_sau_vp    (0)
  { "rmad_sau_vp", 1, 1, 7, 64,  0x0, { 0xea000000,},0, "", 0, 0, 0, 0, 0, 0, 0,0,0,1, 0,0,&_sym3442,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym3446[] = {  (struct enum_fields *) -1,};

// Instruction rmad_sau_vp
static vcpu_local_instr_attrs _sym3447 { "0100000000000000001000000000000000000000000000000000000000000010000000000000001000" , nullptr };

// Instruction rmad_sau_vp
static struct adl_operand _sym3448_operands_operands[] = { {371, 0, 0, 0, 0, 0, 0ull, 0x7ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym3449[] = { &_sym404,  (struct enum_fields *) -1,};

// Instruction rmad_sau_vpnz
static vcpu_local_instr_attrs _sym3450 { "0100000000000000001000000000000000000000000000000000000000000010000000000000001000" , nullptr };

// Shorthand:  rmad_sau_vpnz -> rmad_sau_vp;

// Instruction rmad_sau_vpnz
static struct adl_opcode _sym3453[] = {
  // rmad_sau_vp    (0)
  { "rmad_sau_vp", 1, 1, 7, 64,  0x0, { 0x4a000000,},0, "", 0, 0, 0, 0, 0, 0, 0,0,0,1, 0,0,&_sym3450,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym3454[] = {  (struct enum_fields *) -1,};

// Instruction rmad_sau_vpz
static vcpu_local_instr_attrs _sym3455 { "0100000000000000001000000000000000000000000000000000000000000010000000000000001000" , nullptr };

// Shorthand:  rmad_sau_vpz -> rmad_sau_vp;

// Instruction rmad_sau_vpz
static struct adl_opcode _sym3458[] = {
  // rmad_sau_vp    (0)
  { "rmad_sau_vp", 1, 1, 7, 64,  0x0, { 0x6a000000,},0, "", 0, 0, 0, 0, 0, 0, 0,0,0,1, 0,0,&_sym3455,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym3459[] = {  (struct enum_fields *) -1,};

// Instruction rmad_uvp
static vcpu_local_instr_attrs _sym3460 { "0100000000000000001000000000000000000000000000000000000000000010000000000000001000" , nullptr };

// Shorthand:  rmad_uvp -> rmad_vp;

// Instruction rmad_uvp
static struct adl_opcode _sym3463[] = {
  // rmad_vp    (0)
  { "rmad_vp", 1, 1, 7, 64,  0x0, { 0x88000000,},0, "", 0, 0, 0, 0, 0, 0, 0,0,0,0, 0,0,&_sym3460,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym3464[] = {  (struct enum_fields *) -1,};

// Instruction rmad_uvp_vpnz
static vcpu_local_instr_attrs _sym3465 { "0100000000000000001000000000000000000000000000000000000000000010000000000000001000" , nullptr };

// Shorthand:  rmad_uvp_vpnz -> rmad_vp;

// Instruction rmad_uvp_vpnz
static struct adl_opcode _sym3468[] = {
  // rmad_vp    (0)
  { "rmad_vp", 1, 1, 7, 64,  0x0, { 0xc8000000,},0, "", 0, 0, 0, 0, 0, 0, 0,0,0,0, 0,0,&_sym3465,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym3469[] = {  (struct enum_fields *) -1,};

// Instruction rmad_uvp_vpz
static vcpu_local_instr_attrs _sym3470 { "0100000000000000001000000000000000000000000000000000000000000010000000000000001000" , nullptr };

// Shorthand:  rmad_uvp_vpz -> rmad_vp;

// Instruction rmad_uvp_vpz
static struct adl_opcode _sym3473[] = {
  // rmad_vp    (0)
  { "rmad_vp", 1, 1, 7, 64,  0x0, { 0xe8000000,},0, "", 0, 0, 0, 0, 0, 0, 0,0,0,0, 0,0,&_sym3470,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym3474[] = {  (struct enum_fields *) -1,};

// Instruction rmad_vp
static vcpu_local_instr_attrs _sym3475 { "0100000000000000001000000000000000000000000000000000000000000010000000000000001000" , nullptr };

// Instruction rmad_vp
static struct adl_operand _sym3476_operands_operands[] = { {371, 0, 0, 0, 0, 0, 0ull, 0x7ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym3477[] = { &_sym404,  (struct enum_fields *) -1,};

// Instruction rmad_vpnz
static vcpu_local_instr_attrs _sym3478 { "0100000000000000001000000000000000000000000000000000000000000010000000000000001000" , nullptr };

// Shorthand:  rmad_vpnz -> rmad_vp;

// Instruction rmad_vpnz
static struct adl_opcode _sym3481[] = {
  // rmad_vp    (0)
  { "rmad_vp", 1, 1, 7, 64,  0x0, { 0x48000000,},0, "", 0, 0, 0, 0, 0, 0, 0,0,0,0, 0,0,&_sym3478,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym3482[] = {  (struct enum_fields *) -1,};

// Instruction rmad_vpz
static vcpu_local_instr_attrs _sym3483 { "0100000000000000001000000000000000000000000000000000000000000010000000000000001000" , nullptr };

// Shorthand:  rmad_vpz -> rmad_vp;

// Instruction rmad_vpz
static struct adl_opcode _sym3486[] = {
  // rmad_vp    (0)
  { "rmad_vp", 1, 1, 7, 64,  0x0, { 0x68000000,},0, "", 0, 0, 0, 0, 0, 0, 0,0,0,0, 0,0,&_sym3483,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym3487[] = {  (struct enum_fields *) -1,};

// Instruction abs_cc_gZ_gX
static vcpu_local_instr_attrs _sym3488 { "0000000000000000001000000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Instruction abs_cc_gZ_gX
static struct adl_operand _sym3489_operands_operands[] = { {118, 0, 0, 0, 0, 9, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 1, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{191, 2, ADL_REGISTER, 0, 0, 21, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym3490[] = { &_sym206, &_sym332, &_sym272,  (struct enum_fields *) -1,};

// Instruction addS_ucc_cc_gZ_gX_gY
static vcpu_local_instr_attrs _sym3491 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  addS_ucc_cc_gZ_gX_gY -> add_cc_gZ_gX_gY;
static struct adl_operand _sym3492_operands[] = { {366, 0, 0, 0, 0, 8, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{118, 1, 0, 0, 0, 9, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{195, 4, ADL_REGISTER, 0, 0, 17, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{179, 3, ADL_REGISTER, 0, 0, 21, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{208, 2, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction addS_ucc_cc_gZ_gX_gY
static struct adl_operand _sym3493_operands_operands[] = { {365, 0, 0, 0, 0, 0, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{116, 1, 0, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{205, 2, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{177, 3, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{193, 4, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym3494[] = {
  // add_cc_gZ_gX_gY    (0)
  { "add_cc_gZ_gX_gY", 1, 3, 29, 64,  0x1, { 0x34000000,},0, "", 0, 5, 5, 0, 2, 0, _sym3492_operands,0,0,2, 0,0,&_sym3491,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym3495[] = { &_sym392, &_sym206, &_sym334, &_sym282, &_sym312,  (struct enum_fields *) -1,};

// Instruction addS_ucc_s_gZ_Is16
static vcpu_local_instr_attrs _sym3496 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Instruction addS_ucc_s_gZ_Is16
static struct adl_operand _sym3497_operands_operands[] = { {367, 0, 0, 0, 0, 7, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{208, 1, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{249, 2, ADL_SIGNED, 0, 0, 9, ((bfd_int64_t)18446744073709518849ull-1), 32767ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym3498[] = { &_sym392, &_sym334, 0,  (struct enum_fields *) -1,};

// Instruction addS_ucc_s_gZ_Is16_add
static vcpu_local_instr_attrs _sym3499 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  addS_ucc_s_gZ_Is16_add -> addS_ucc_s_gZ_Is16;
static struct adl_operand _sym3500_operands[] = { {367, 0, 0, 0, 0, 7, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{249, 2, ADL_SIGNED, 0, 0, 9, ((bfd_int64_t)18446744073709518849ull-1), 32767ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{208, 1, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction addS_ucc_s_gZ_Is16_add
static struct adl_operand _sym3501_operands_operands[] = { {365, 0, 0, 0, 0, 0, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{205, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{247, 2, ADL_SIGNED, 0, 0, 0, ((bfd_int64_t)18446744073709518849ull-1), 32767ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym3502[] = {
  // addS_ucc_s_gZ_Is16    (0)
  { "addS_ucc_s_gZ_Is16", 1, 3, 29, 64,  0x1, { 0x68800000,},0, "", 0, 3, 3, 0, 1, 0, _sym3500_operands,0,0,1, 0,0,&_sym3499,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym3503[] = { &_sym392, &_sym334, 0,  (struct enum_fields *) -1,};

// Instruction addS_ucc_s_gZ_Is16_add_s
static vcpu_local_instr_attrs _sym3504 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  addS_ucc_s_gZ_Is16_add_s -> addS_ucc_s_gZ_Is16;
static struct adl_operand _sym3505_operands[] = { {367, 0, 0, 0, 0, 7, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{249, 2, ADL_SIGNED, 0, 0, 9, ((bfd_int64_t)18446744073709518849ull-1), 32767ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{208, 1, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction addS_ucc_s_gZ_Is16_add_s
static struct adl_operand _sym3506_operands_operands[] = { {365, 0, 0, 0, 0, 0, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{205, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{247, 2, ADL_SIGNED, 0, 0, 0, ((bfd_int64_t)18446744073709518849ull-1), 32767ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym3507[] = {
  // addS_ucc_s_gZ_Is16    (0)
  { "addS_ucc_s_gZ_Is16", 1, 3, 29, 64,  0x1, { 0x68800000,},0, "", 0, 3, 3, 0, 1, 0, _sym3505_operands,0,0,1, 0,0,&_sym3504,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym3508[] = { &_sym392, &_sym334, 0,  (struct enum_fields *) -1,};

// Instruction addS_ucc_z_gZ_Iu16
static vcpu_local_instr_attrs _sym3509 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Instruction addS_ucc_z_gZ_Iu16
static struct adl_operand _sym3510_operands_operands[] = { {367, 0, 0, 0, 0, 7, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{208, 1, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{286, 2, 0, 0, 0, 9, 0ull, 0xffffull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym3511[] = { &_sym392, &_sym334, 0,  (struct enum_fields *) -1,};

// Instruction addS_ucc_z_gZ_Iu16_add
static vcpu_local_instr_attrs _sym3512 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  addS_ucc_z_gZ_Iu16_add -> addS_ucc_z_gZ_Iu16;
static struct adl_operand _sym3513_operands[] = { {367, 0, 0, 0, 0, 7, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{286, 2, 0, 0, 0, 9, 0ull, 0xffffull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{208, 1, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction addS_ucc_z_gZ_Iu16_add
static struct adl_operand _sym3514_operands_operands[] = { {365, 0, 0, 0, 0, 0, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{205, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{285, 2, 0, 0, 0, 0, 0ull, 0xffffull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym3515[] = {
  // addS_ucc_z_gZ_Iu16    (0)
  { "addS_ucc_z_gZ_Iu16", 1, 3, 29, 64,  0x1, { 0x68000000,},0, "", 0, 3, 3, 0, 1, 0, _sym3513_operands,0,0,1, 0,0,&_sym3512,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym3516[] = { &_sym392, &_sym334, 0,  (struct enum_fields *) -1,};

// Instruction addS_ucc_z_gZ_Iu16_add_z
adl_instr_attr_val _sym3517[] = { { instr_opS,  0, 0 }, { instr_inst,  0, "add_ucc_cond_gX_I32" }, { instr_vcpu1,  0, 0 }, { -1, 0, 0 } };
static vcpu_local_instr_attrs _sym3518 { "0000000000000000000010000000000000100000000000000000000000000100000000000000000000" , _sym3517 };

// Shorthand:  addS_ucc_z_gZ_Iu16_add_z -> addS_ucc_z_gZ_Iu16;
static struct adl_operand _sym3519_operands[] = { {367, 0, 0, 0, 0, 7, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{286, 2, 0, 0, 0, 9, 0ull, 0xffffull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{208, 1, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction addS_ucc_z_gZ_Iu16_add_z
static struct adl_operand _sym3520_operands_operands[] = { {365, 0, 0, 0, 0, 0, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{205, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{285, 2, 0, 0, 0, 0, 0ull, 0xffffull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym3521[] = {
  // addS_ucc_z_gZ_Iu16    (0)
  { "addS_ucc_z_gZ_Iu16", 1, 3, 29, 64,  0x1, { 0x68000000,},0, "", 0, 3, 3, 0, 1, 0, _sym3519_operands,0,0,1, 0,0,&_sym3518,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym3522[] = { &_sym392, &_sym334, 0,  (struct enum_fields *) -1,};

// Instruction add_cc_gZ_H_H
static vcpu_local_instr_attrs _sym3523 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  add_cc_gZ_H_H -> add_cc_gZ_gX_gY;
static struct adl_operand _sym3524_operands[] = { {118, 0, 0, 0, 0, 9, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{208, 1, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction add_cc_gZ_H_H
static struct adl_operand _sym3525_operands_operands[] = { {116, 0, 0, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{204, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym3526[] = {
  // add_cc_gZ_gX_gY    (0)
  { "add_cc_gZ_gX_gY", 1, 3, 29, 64,  0x1, { 0x34006600,},0, "", 0, 2, 2, 0, 1, 0, _sym3524_operands,0,0,2, 0,0,&_sym3523,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym3527[] = { &_sym206, &_sym332,  (struct enum_fields *) -1,};

// Instruction add_cc_gZ_H_gY
static vcpu_local_instr_attrs _sym3528 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  add_cc_gZ_H_gY -> add_cc_gZ_gX_gY;
static struct adl_operand _sym3529_operands[] = { {118, 0, 0, 0, 0, 9, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{195, 2, ADL_REGISTER, 0, 0, 17, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{208, 1, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction add_cc_gZ_H_gY
static struct adl_operand _sym3530_operands_operands[] = { {116, 0, 0, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{204, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{192, 2, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym3531[] = {
  // add_cc_gZ_gX_gY    (0)
  { "add_cc_gZ_gX_gY", 1, 3, 29, 64,  0x1, { 0x34000600,},0, "", 0, 3, 3, 0, 1, 0, _sym3529_operands,0,0,2, 0,0,&_sym3528,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym3532[] = { &_sym206, &_sym332, &_sym310,  (struct enum_fields *) -1,};

// Instruction add_cc_gZ_gX_H
static vcpu_local_instr_attrs _sym3533 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  add_cc_gZ_gX_H -> add_cc_gZ_gX_gY;
static struct adl_operand _sym3534_operands[] = { {118, 0, 0, 0, 0, 9, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{179, 2, ADL_REGISTER, 0, 0, 21, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{208, 1, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction add_cc_gZ_gX_H
static struct adl_operand _sym3535_operands_operands[] = { {116, 0, 0, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{204, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{172, 2, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym3536[] = {
  // add_cc_gZ_gX_gY    (0)
  { "add_cc_gZ_gX_gY", 1, 3, 29, 64,  0x1, { 0x34006000,},0, "", 0, 3, 3, 0, 1, 0, _sym3534_operands,0,0,2, 0,0,&_sym3533,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym3537[] = { &_sym206, &_sym332, &_sym272,  (struct enum_fields *) -1,};

// Instruction add_cc_gZ_gX_gY
static vcpu_local_instr_attrs _sym3538 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Instruction add_cc_gZ_gX_gY
static struct adl_operand _sym3539_operands_operands[] = { {366, 0, 0, 0, 0, 8, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{118, 1, 0, 0, 0, 9, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{208, 2, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{179, 3, ADL_REGISTER, 0, 0, 21, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{195, 4, ADL_REGISTER, 0, 0, 17, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym3540[] = { &_sym392, &_sym206, &_sym334, &_sym284, &_sym314,  (struct enum_fields *) -1,};

// Instruction add_cc_gZ_gX_h
static vcpu_local_instr_attrs _sym3541 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  add_cc_gZ_gX_h -> add_cc_gZ_gX_gY;
static struct adl_operand _sym3542_operands[] = { {118, 0, 0, 0, 0, 9, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{179, 2, ADL_REGISTER, 0, 0, 21, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{208, 1, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction add_cc_gZ_gX_h
static struct adl_operand _sym3543_operands_operands[] = { {116, 0, 0, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{204, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{172, 2, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym3544[] = {
  // add_cc_gZ_gX_gY    (0)
  { "add_cc_gZ_gX_gY", 1, 3, 29, 64,  0x1, { 0x34006000,},0, "", 0, 3, 3, 0, 1, 0, _sym3542_operands,0,0,2, 0,0,&_sym3541,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym3545[] = { &_sym206, &_sym332, &_sym272,  (struct enum_fields *) -1,};

// Instruction add_cc_gZ_h_gY
static vcpu_local_instr_attrs _sym3546 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  add_cc_gZ_h_gY -> add_cc_gZ_gX_gY;
static struct adl_operand _sym3547_operands[] = { {118, 0, 0, 0, 0, 9, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{195, 2, ADL_REGISTER, 0, 0, 17, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{208, 1, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction add_cc_gZ_h_gY
static struct adl_operand _sym3548_operands_operands[] = { {116, 0, 0, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{204, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{192, 2, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym3549[] = {
  // add_cc_gZ_gX_gY    (0)
  { "add_cc_gZ_gX_gY", 1, 3, 29, 64,  0x1, { 0x34000600,},0, "", 0, 3, 3, 0, 1, 0, _sym3547_operands,0,0,2, 0,0,&_sym3546,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym3550[] = { &_sym206, &_sym332, &_sym310,  (struct enum_fields *) -1,};

// Instruction add_cc_gZ_h_h
static vcpu_local_instr_attrs _sym3551 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  add_cc_gZ_h_h -> add_cc_gZ_gX_gY;
static struct adl_operand _sym3552_operands[] = { {118, 0, 0, 0, 0, 9, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{208, 1, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction add_cc_gZ_h_h
static struct adl_operand _sym3553_operands_operands[] = { {116, 0, 0, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{204, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym3554[] = {
  // add_cc_gZ_gX_gY    (0)
  { "add_cc_gZ_gX_gY", 1, 3, 29, 64,  0x1, { 0x34006600,},0, "", 0, 2, 2, 0, 1, 0, _sym3552_operands,0,0,2, 0,0,&_sym3551,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym3555[] = { &_sym206, &_sym332,  (struct enum_fields *) -1,};

// Instruction andS_z_gX_Iu16
static vcpu_local_instr_attrs _sym3556 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Instruction andS_z_gX_Iu16
static struct adl_operand _sym3557_operands_operands[] = { {388, 0, 0, 0, 0, 8, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{184, 1, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{286, 2, 0, 0, 0, 9, 0ull, 0xffffull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym3558[] = { &_sym432, &_sym282, 0,  (struct enum_fields *) -1,};

// Instruction and_H
static vcpu_local_instr_attrs _sym3559 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  and_H -> and_h;

// Instruction and_H
static struct adl_opcode _sym3562[] = {
  // and_h    (0)
  { "and_h", 1, 3, 29, 64,  0x1, { 0x18000060,},0, "", 0, 0, 0, 0, 0, 0, 0,0,0,0, 0,0,&_sym3559,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym3563[] = {  (struct enum_fields *) -1,};

// Instruction and_VPz_VPx_VPy
static vcpu_local_instr_attrs _sym3564 { "0100000000000000001000000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Instruction and_VPz_VPx_VPy
static struct adl_operand _sym3565_operands_operands[] = { {382, 0, ADL_REGISTER, 0, 0, 23, 0ull, 0x3ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{378, 1, ADL_REGISTER, 0, 0, 19, 0ull, 0x3ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{380, 2, ADL_REGISTER, 0, 0, 21, 0ull, 0x3ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym3566[] = { &_sym422, &_sym414, &_sym418,  (struct enum_fields *) -1,};

// Instruction and_cc_gZ_gX_gY
static vcpu_local_instr_attrs _sym3567 { "0000000000000000001010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Instruction and_cc_gZ_gX_gY
static struct adl_operand _sym3568_operands_operands[] = { {118, 0, 0, 0, 0, 9, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{208, 1, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{185, 2, ADL_REGISTER, 0, 0, 21, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{197, 3, ADL_REGISTER, 0, 0, 17, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym3569[] = { &_sym206, &_sym334, &_sym282, &_sym312,  (struct enum_fields *) -1,};

// Instruction and_h
static vcpu_local_instr_attrs _sym3570 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Instruction and_h
static struct enum_fields *_sym3572[] = {  (struct enum_fields *) -1,};

// Instruction and_z_gX_Iu16
adl_instr_attr_val _sym3573[] = { { instr_opS,  0, 0 }, { instr_inst,  0, "andD_gX_gY_I32_and_gX_I32" }, { instr_vcpu1,  0, 0 }, { -1, 0, 0 } };
static vcpu_local_instr_attrs _sym3574 { "0000000000000000000010000000000000100000000000000000000000000100000000000000000000" , _sym3573 };

// Shorthand:  and_z_gX_Iu16 -> andS_z_gX_Iu16;
static struct adl_operand _sym3575_operands[] = { {286, 1, 0, 0, 0, 9, 0ull, 0xffffull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{184, 0, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction and_z_gX_Iu16
static struct adl_operand _sym3576_operands_operands[] = { {177, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{285, 1, 0, 0, 0, 0, 0ull, 0xffffull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym3577[] = {
  // andS_z_gX_Iu16    (0)
  { "andS_z_gX_Iu16", 1, 3, 29, 64,  0x1, { 0x18000000,},0, "", 0, 2, 2, 0, 0, 0, _sym3575_operands,0,0,0, 0,0,&_sym3574,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym3578[] = { &_sym282, 0,  (struct enum_fields *) -1,};

// Instruction and_z_gX_Iu16_z
adl_instr_attr_val _sym3579[] = { { instr_opS,  0, 0 }, { instr_inst,  0, "andD_gX_gY_I32_and_gX_I32" }, { instr_vcpu1,  0, 0 }, { -1, 0, 0 } };
static vcpu_local_instr_attrs _sym3580 { "0000000000000000000010000000000000100000000000000000000000000100000000000000000000" , _sym3579 };

// Shorthand:  and_z_gX_Iu16_z -> andS_z_gX_Iu16;
static struct adl_operand _sym3581_operands[] = { {286, 1, 0, 0, 0, 9, 0ull, 0xffffull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{184, 0, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction and_z_gX_Iu16_z
static struct adl_operand _sym3582_operands_operands[] = { {177, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{285, 1, 0, 0, 0, 0, 0ull, 0xffffull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym3583[] = {
  // andS_z_gX_Iu16    (0)
  { "andS_z_gX_Iu16", 1, 3, 29, 64,  0x1, { 0x18800000,},0, "", 0, 2, 2, 0, 0, 0, _sym3581_operands,0,0,0, 0,0,&_sym3580,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym3584[] = { &_sym282, 0,  (struct enum_fields *) -1,};

// Instruction bclr_cc_gZ_gY_gX
static vcpu_local_instr_attrs _sym3585 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Instruction bclr_cc_gZ_gY_gX
static struct adl_operand _sym3586_operands_operands[] = { {118, 0, 0, 0, 0, 9, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 1, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{191, 2, ADL_REGISTER, 0, 0, 21, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{199, 3, ADL_REGISTER, 0, 0, 17, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym3587[] = { &_sym206, &_sym332, &_sym272, &_sym310,  (struct enum_fields *) -1,};

// Instruction bclr_gZ_gY_Iu5
static vcpu_local_instr_attrs _sym3588 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Instruction bclr_gZ_gY_Iu5
static struct adl_operand _sym3589_operands_operands[] = { {118, 0, 0, 0, 0, 9, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 1, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{191, 2, ADL_REGISTER, 0, 0, 21, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{304, 3, 0, 0, 0, 16, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym3590[] = { &_sym206, &_sym332, &_sym272, 0,  (struct enum_fields *) -1,};

// Instruction bclrip_Iu9_Iu5
static vcpu_local_instr_attrs _sym3591 { "0000000000000000000100000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Instruction bclrip_Iu9_Iu5
static struct adl_operand _sym3592_operands_operands[] = { {314, 0, 0, 0, 0, 12, 0ull, 0x1ffull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{307, 1, 0, 0, 0, 24, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym3593[] = { 0, 0,  (struct enum_fields *) -1,};

// Instruction bclrip_Iu9_gX
static vcpu_local_instr_attrs _sym3594 { "0000000000000000000100000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Instruction bclrip_Iu9_gX
static struct adl_operand _sym3595_operands_operands[] = { {314, 0, 0, 0, 0, 12, 0ull, 0x1ffull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{190, 1, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym3596[] = { 0, &_sym272,  (struct enum_fields *) -1,};

// Instruction bset_gZ_gY_Iu5
static vcpu_local_instr_attrs _sym3597 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Instruction bset_gZ_gY_Iu5
static struct adl_operand _sym3598_operands_operands[] = { {118, 0, 0, 0, 0, 9, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 1, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{191, 2, ADL_REGISTER, 0, 0, 21, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{304, 3, 0, 0, 0, 16, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym3599[] = { &_sym206, &_sym332, &_sym272, 0,  (struct enum_fields *) -1,};

// Instruction bsetip_Iu9_Iu5
static vcpu_local_instr_attrs _sym3600 { "0000000000000000000100000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Instruction bsetip_Iu9_Iu5
static struct adl_operand _sym3601_operands_operands[] = { {314, 0, 0, 0, 0, 12, 0ull, 0x1ffull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{307, 1, 0, 0, 0, 24, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym3602[] = { 0, 0,  (struct enum_fields *) -1,};

// Instruction bsetip_Iu9_gX
static vcpu_local_instr_attrs _sym3603 { "0000000000000000000100000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Instruction bsetip_Iu9_gX
static struct adl_operand _sym3604_operands_operands[] = { {314, 0, 0, 0, 0, 12, 0ull, 0x1ffull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{190, 1, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym3605[] = { 0, &_sym272,  (struct enum_fields *) -1,};

// Instruction btst_gX_I
static vcpu_local_instr_attrs _sym3606 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Instruction btst_gX_I
static struct adl_operand _sym3607_operands_operands[] = { {203, 0, ADL_REGISTER, 0, 0, 21, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{304, 1, 0, 0, 0, 16, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym3608[] = { &_sym310, 0,  (struct enum_fields *) -1,};

// Instruction btstip_Iu9_Iu5
static vcpu_local_instr_attrs _sym3609 { "0000000000000000000100000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Instruction btstip_Iu9_Iu5
static struct adl_operand _sym3610_operands_operands[] = { {314, 0, 0, 0, 0, 12, 0ull, 0x1ffull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{307, 1, 0, 0, 0, 24, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym3611[] = { 0, 0,  (struct enum_fields *) -1,};

// Instruction btstip_Iu9_gX
static vcpu_local_instr_attrs _sym3612 { "0000000000000000000100000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Instruction btstip_Iu9_gX
static struct adl_operand _sym3613_operands_operands[] = { {314, 0, 0, 0, 0, 12, 0ull, 0x1ffull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{190, 1, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym3614[] = { 0, &_sym272,  (struct enum_fields *) -1,};

// Instruction bxor_cc_gZ_gX_Iu5
static vcpu_local_instr_attrs _sym3615 { "0000000000000000001000000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Instruction bxor_cc_gZ_gX_Iu5
static struct adl_operand _sym3616_operands_operands[] = { {118, 0, 0, 0, 0, 9, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 1, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{191, 2, ADL_REGISTER, 0, 0, 21, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{304, 3, 0, 0, 0, 16, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym3617[] = { &_sym206, &_sym332, &_sym272, 0,  (struct enum_fields *) -1,};

// Instruction clr_VRA_gX_gY
static vcpu_local_instr_attrs _sym3618 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Instruction clr_VRA_gX_gY
static struct adl_operand _sym3619_operands_operands[] = { {191, 0, ADL_REGISTER, 0, 0, 21, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{199, 1, ADL_REGISTER, 0, 0, 17, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym3620[] = { &_sym272, &_sym310,  (struct enum_fields *) -1,};

// Instruction clr_g_Iu12
static vcpu_local_instr_attrs _sym3621 { "0000000000000000001000000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Instruction clr_g_Iu12
static struct adl_operand _sym3622_operands_operands[] = { {284, 0, 0, 0, 0, 17, 0ull, 0xfffull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym3623[] = { 0,  (struct enum_fields *) -1,};

// Instruction clrip_Iu9_gX
static vcpu_local_instr_attrs _sym3624 { "0000000000000000000100000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Instruction clrip_Iu9_gX
static struct adl_operand _sym3625_operands_operands[] = { {314, 0, 0, 0, 0, 12, 0ull, 0x1ffull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{190, 1, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym3626[] = { 0, &_sym272,  (struct enum_fields *) -1,};

// Instruction clrm_VPmask_Iu4
static vcpu_local_instr_attrs _sym3627 { "0100000000000000001000000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Instruction clrm_VPmask_Iu4
static struct adl_operand _sym3628_operands_operands[] = { {332, 0, 0, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym3629[] = { &_sym362,  (struct enum_fields *) -1,};

// Instruction cmpS_s_gZ_Is16
static vcpu_local_instr_attrs _sym3630 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Instruction cmpS_s_gZ_Is16
static struct adl_operand _sym3631_operands_operands[] = { {211, 0, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{249, 1, ADL_SIGNED, 0, 0, 9, ((bfd_int64_t)18446744073709518849ull-1), 32767ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym3632[] = { &_sym332, 0,  (struct enum_fields *) -1,};

// Instruction cmpS_s_gZ_Is16_cmp
static vcpu_local_instr_attrs _sym3633 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  cmpS_s_gZ_Is16_cmp -> cmpS_s_gZ_Is16;
static struct adl_operand _sym3634_operands[] = { {249, 1, ADL_SIGNED, 0, 0, 9, ((bfd_int64_t)18446744073709518849ull-1), 32767ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 0, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction cmpS_s_gZ_Is16_cmp
static struct adl_operand _sym3635_operands_operands[] = { {204, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{247, 1, ADL_SIGNED, 0, 0, 0, ((bfd_int64_t)18446744073709518849ull-1), 32767ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym3636[] = {
  // cmpS_s_gZ_Is16    (0)
  { "cmpS_s_gZ_Is16", 1, 3, 29, 64,  0x1, { 0x61800000,},0, "", 0, 2, 2, 0, 0, 0, _sym3634_operands,0,0,0, 0,0,&_sym3633,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym3637[] = { &_sym332, 0,  (struct enum_fields *) -1,};

// Instruction cmpS_s_gZ_Is16_cmp_s
static vcpu_local_instr_attrs _sym3638 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  cmpS_s_gZ_Is16_cmp_s -> cmpS_s_gZ_Is16;
static struct adl_operand _sym3639_operands[] = { {249, 1, ADL_SIGNED, 0, 0, 9, ((bfd_int64_t)18446744073709518849ull-1), 32767ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 0, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction cmpS_s_gZ_Is16_cmp_s
static struct adl_operand _sym3640_operands_operands[] = { {204, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{247, 1, ADL_SIGNED, 0, 0, 0, ((bfd_int64_t)18446744073709518849ull-1), 32767ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym3641[] = {
  // cmpS_s_gZ_Is16    (0)
  { "cmpS_s_gZ_Is16", 1, 3, 29, 64,  0x1, { 0x61800000,},0, "", 0, 2, 2, 0, 0, 0, _sym3639_operands,0,0,0, 0,0,&_sym3638,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym3642[] = { &_sym332, 0,  (struct enum_fields *) -1,};

// Instruction cmpS_z_gZ_Iu16
static vcpu_local_instr_attrs _sym3643 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Instruction cmpS_z_gZ_Iu16
static struct adl_operand _sym3644_operands_operands[] = { {208, 0, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{286, 1, 0, 0, 0, 9, 0ull, 0xffffull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym3645[] = { &_sym334, 0,  (struct enum_fields *) -1,};

// Instruction cmpS_z_gZ_Iu16_cmp
static vcpu_local_instr_attrs _sym3646 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  cmpS_z_gZ_Iu16_cmp -> cmpS_z_gZ_Iu16;
static struct adl_operand _sym3647_operands[] = { {286, 1, 0, 0, 0, 9, 0ull, 0xffffull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{208, 0, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction cmpS_z_gZ_Iu16_cmp
static struct adl_operand _sym3648_operands_operands[] = { {205, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{285, 1, 0, 0, 0, 0, 0ull, 0xffffull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym3649[] = {
  // cmpS_z_gZ_Iu16    (0)
  { "cmpS_z_gZ_Iu16", 1, 3, 29, 64,  0x1, { 0x61000000,},0, "", 0, 2, 2, 0, 0, 0, _sym3647_operands,0,0,0, 0,0,&_sym3646,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym3650[] = { &_sym334, 0,  (struct enum_fields *) -1,};

// Instruction cmpS_z_gZ_Iu16_cmp_z
adl_instr_attr_val _sym3651[] = { { instr_opS,  0, 0 }, { instr_inst,  0, "cmp_gX_I32" }, { instr_vcpu1,  0, 0 }, { -1, 0, 0 } };
static vcpu_local_instr_attrs _sym3652 { "0000000000000000000010000000000000100000000000000000000000000100000000000000000000" , _sym3651 };

// Shorthand:  cmpS_z_gZ_Iu16_cmp_z -> cmpS_z_gZ_Iu16;
static struct adl_operand _sym3653_operands[] = { {286, 1, 0, 0, 0, 9, 0ull, 0xffffull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{208, 0, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction cmpS_z_gZ_Iu16_cmp_z
static struct adl_operand _sym3654_operands_operands[] = { {205, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{285, 1, 0, 0, 0, 0, 0ull, 0xffffull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym3655[] = {
  // cmpS_z_gZ_Iu16    (0)
  { "cmpS_z_gZ_Iu16", 1, 3, 29, 64,  0x1, { 0x61000000,},0, "", 0, 2, 2, 0, 0, 0, _sym3653_operands,0,0,0, 0,0,&_sym3652,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym3656[] = { &_sym334, 0,  (struct enum_fields *) -1,};

// Instruction cmp_cc_gX_gY
static vcpu_local_instr_attrs _sym3657 { "0000000000000000001010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Instruction cmp_cc_gX_gY
static struct adl_operand _sym3658_operands_operands[] = { {118, 0, 0, 0, 0, 9, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{185, 1, ADL_REGISTER, 0, 0, 21, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{197, 2, ADL_REGISTER, 0, 0, 17, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym3659[] = { &_sym206, &_sym282, &_sym312,  (struct enum_fields *) -1,};

// Instruction cntl_gZ_gX
static vcpu_local_instr_attrs _sym3660 { "0000000000000000001010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  cntl_gZ_gX -> fns_gZ_gX;
static struct adl_operand _sym3661_operands[] = { {191, 1, ADL_REGISTER, 0, 0, 21, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 0, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction cntl_gZ_gX
static struct adl_operand _sym3662_operands_operands[] = { {204, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{172, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym3663[] = {
  // fns_gZ_gX    (0)
  { "fns_gZ_gX", 1, 3, 29, 64,  0x1, { 0x3d800000,},0, "", 0, 2, 2, 0, 0, 0, _sym3661_operands,0,0,0, 0,0,&_sym3660,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym3664[] = { &_sym332, &_sym272,  (struct enum_fields *) -1,};

// Instruction cnto_gZ_gX
static vcpu_local_instr_attrs _sym3665 { "0000000000000000001000000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  cnto_gZ_gX -> sum1_gZ_gX;
static struct adl_operand _sym3666_operands[] = { {191, 1, ADL_REGISTER, 0, 0, 21, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 0, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction cnto_gZ_gX
static struct adl_operand _sym3667_operands_operands[] = { {204, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{172, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym3668[] = {
  // sum1_gZ_gX    (0)
  { "sum1_gZ_gX", 1, 3, 29, 64,  0x1, { 0x3d200000,},0, "", 0, 2, 2, 0, 0, 0, _sym3666_operands,0,0,0, 0,0,&_sym3665,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym3669[] = { &_sym332, &_sym272,  (struct enum_fields *) -1,};

// Instruction cntz_gZ_gX
static vcpu_local_instr_attrs _sym3670 { "0000000000000000001000000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Instruction cntz_gZ_gX
static struct adl_operand _sym3671_operands_operands[] = { {211, 0, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{191, 1, ADL_REGISTER, 0, 0, 21, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym3672[] = { &_sym332, &_sym272,  (struct enum_fields *) -1,};

// Instruction com_VPmask_Iu4
static vcpu_local_instr_attrs _sym3673 { "0100000000000000001000000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Instruction com_VPmask_Iu4
static struct adl_operand _sym3674_operands_operands[] = { {332, 0, 0, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym3675[] = { &_sym362,  (struct enum_fields *) -1,};

// Instruction div_cc_s_gZ_gX_gY
static vcpu_local_instr_attrs _sym3676 { "0000000000000000001010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Instruction div_cc_s_gZ_gX_gY
static struct adl_operand _sym3677_operands_operands[] = { {118, 0, 0, 0, 0, 9, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{370, 1, 0, 0, 0, 8, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 2, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{191, 3, ADL_REGISTER, 0, 0, 21, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{199, 4, ADL_REGISTER, 0, 0, 17, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym3678[] = { &_sym206, &_sym400, &_sym332, &_sym272, &_sym310,  (struct enum_fields *) -1,};

// Instruction div_s_gZ_Is16
static vcpu_local_instr_attrs _sym3679 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Instruction div_s_gZ_Is16
static struct adl_operand _sym3680_operands_operands[] = { {211, 0, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{249, 1, ADL_SIGNED, 0, 0, 9, ((bfd_int64_t)18446744073709518849ull-1), 32767ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym3681[] = { &_sym332, 0,  (struct enum_fields *) -1,};

// Instruction div_s_gZ_Is16_div
static vcpu_local_instr_attrs _sym3682 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  div_s_gZ_Is16_div -> div_s_gZ_Is16;
static struct adl_operand _sym3683_operands[] = { {249, 1, ADL_SIGNED, 0, 0, 9, ((bfd_int64_t)18446744073709518849ull-1), 32767ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 0, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction div_s_gZ_Is16_div
static struct adl_operand _sym3684_operands_operands[] = { {204, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{247, 1, ADL_SIGNED, 0, 0, 0, ((bfd_int64_t)18446744073709518849ull-1), 32767ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym3685[] = {
  // div_s_gZ_Is16    (0)
  { "div_s_gZ_Is16", 1, 3, 29, 64,  0x1, { 0x62800000,},0, "", 0, 2, 2, 0, 0, 0, _sym3683_operands,0,0,0, 0,0,&_sym3682,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym3686[] = { &_sym332, 0,  (struct enum_fields *) -1,};

// Instruction div_z_gZ_Iu16
static vcpu_local_instr_attrs _sym3687 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Instruction div_z_gZ_Iu16
static struct adl_operand _sym3688_operands_operands[] = { {211, 0, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{286, 1, 0, 0, 0, 9, 0ull, 0xffffull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym3689[] = { &_sym332, 0,  (struct enum_fields *) -1,};

// Instruction div_z_gZ_Iu16_div
static vcpu_local_instr_attrs _sym3690 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  div_z_gZ_Iu16_div -> div_z_gZ_Iu16;
static struct adl_operand _sym3691_operands[] = { {286, 1, 0, 0, 0, 9, 0ull, 0xffffull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 0, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction div_z_gZ_Iu16_div
static struct adl_operand _sym3692_operands_operands[] = { {204, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{285, 1, 0, 0, 0, 0, 0ull, 0xffffull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym3693[] = {
  // div_z_gZ_Iu16    (0)
  { "div_z_gZ_Iu16", 1, 3, 29, 64,  0x1, { 0x62000000,},0, "", 0, 2, 2, 0, 0, 0, _sym3691_operands,0,0,0, 0,0,&_sym3690,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym3694[] = { &_sym332, 0,  (struct enum_fields *) -1,};

// Instruction exgS_aX_agY
static vcpu_local_instr_attrs _sym3695 { "0000000000000000001000000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Instruction exgS_aX_agY
static struct adl_operand _sym3696_operands_operands[] = { {57, 0, ADL_REGISTER, 0, 0, 24, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{60, 1, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym3697[] = { &_sym86, &_sym116,  (struct enum_fields *) -1,};

// Instruction exg_aX_sp
static vcpu_local_instr_attrs _sym3698 { "0000000000000000001000000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Instruction exg_aX_sp
static struct adl_operand _sym3699_operands_operands[] = { {57, 0, ADL_REGISTER, 0, 0, 24, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym3700[] = { &_sym86,  (struct enum_fields *) -1,};

// Instruction exg_cc_gZ_gX
static vcpu_local_instr_attrs _sym3701 { "0000000000000000001000000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Instruction exg_cc_gZ_gX
static struct adl_operand _sym3702_operands_operands[] = { {118, 0, 0, 0, 0, 9, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{208, 1, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{185, 2, ADL_REGISTER, 0, 0, 21, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym3703[] = { &_sym206, &_sym334, &_sym282,  (struct enum_fields *) -1,};

// Instruction exp_cc_gZ_gX
static vcpu_local_instr_attrs _sym3704 { "0000000000000000001000000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Instruction exp_cc_gZ_gX
static struct adl_operand _sym3705_operands_operands[] = { {118, 0, 0, 0, 0, 9, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 1, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{191, 2, ADL_REGISTER, 0, 0, 21, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym3706[] = { &_sym206, &_sym332, &_sym272,  (struct enum_fields *) -1,};

// Instruction fabs_gZ_gY
static vcpu_local_instr_attrs _sym3707 { "0000000000000000001000000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Instruction fabs_gZ_gY
static struct adl_operand _sym3708_operands_operands[] = { {118, 0, 0, 0, 0, 9, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 1, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{191, 2, ADL_REGISTER, 0, 0, 21, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym3709[] = { &_sym206, &_sym332, &_sym272,  (struct enum_fields *) -1,};

// Instruction fadd_cc_gZ_gX_gY
static vcpu_local_instr_attrs _sym3710 { "0000001000000000001000000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Instruction fadd_cc_gZ_gX_gY
static struct adl_operand _sym3711_operands_operands[] = { {366, 0, 0, 0, 0, 8, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{118, 1, 0, 0, 0, 9, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 2, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{191, 3, ADL_REGISTER, 0, 0, 21, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{199, 4, ADL_REGISTER, 0, 0, 17, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym3712[] = { &_sym392, &_sym206, &_sym332, &_sym272, &_sym310,  (struct enum_fields *) -1,};

// Instruction fcmp_cc_gX_gY
static vcpu_local_instr_attrs _sym3713 { "0000001000000000001000000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Instruction fcmp_cc_gX_gY
static struct adl_operand _sym3714_operands_operands[] = { {118, 0, 0, 0, 0, 9, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{191, 1, ADL_REGISTER, 0, 0, 21, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{199, 2, ADL_REGISTER, 0, 0, 17, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym3715[] = { &_sym206, &_sym272, &_sym310,  (struct enum_fields *) -1,};

// Instruction fcmp_gX_gY
static vcpu_local_instr_attrs _sym3716 { "0000001000000000001000000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  fcmp_gX_gY -> fcmp_cc_gX_gY;
static struct adl_operand _sym3717_operands[] = { {118, 0, 0, 0, 0, 9, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{199, 2, ADL_REGISTER, 0, 0, 17, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{191, 1, ADL_REGISTER, 0, 0, 21, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction fcmp_gX_gY
static struct adl_operand _sym3718_operands_operands[] = { {116, 0, 0, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{172, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{192, 2, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym3719[] = {
  // fcmp_cc_gX_gY    (0)
  { "fcmp_cc_gX_gY", 1, 3, 29, 64,  0x1, { 0x35040078,},0, "", 0, 3, 3, 0, 1, 0, _sym3717_operands,0,0,1, 0,0,&_sym3716,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym3720[] = { &_sym206, &_sym272, &_sym310,  (struct enum_fields *) -1,};

// Instruction fdiv_cc_gZ_gX_gY
static vcpu_local_instr_attrs _sym3721 { "0000001000000000001000000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Instruction fdiv_cc_gZ_gX_gY
static struct adl_operand _sym3722_operands_operands[] = { {118, 0, 0, 0, 0, 9, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 1, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{191, 2, ADL_REGISTER, 0, 0, 21, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{199, 3, ADL_REGISTER, 0, 0, 17, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym3723[] = { &_sym206, &_sym332, &_sym272, &_sym310,  (struct enum_fields *) -1,};

// Instruction ff0to1_gZ_gX
static vcpu_local_instr_attrs _sym3724 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Instruction ff0to1_gZ_gX
static struct adl_operand _sym3725_operands_operands[] = { {211, 0, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{191, 1, ADL_REGISTER, 0, 0, 21, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym3726[] = { &_sym332, &_sym272,  (struct enum_fields *) -1,};

// Instruction ff1_gZ_gX
static vcpu_local_instr_attrs _sym3727 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Instruction ff1_gZ_gX
static struct adl_operand _sym3728_operands_operands[] = { {211, 0, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{191, 1, ADL_REGISTER, 0, 0, 21, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym3729[] = { &_sym332, &_sym272,  (struct enum_fields *) -1,};

// Instruction ff1to0_gZ_gX
static vcpu_local_instr_attrs _sym3730 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Instruction ff1to0_gZ_gX
static struct adl_operand _sym3731_operands_operands[] = { {211, 0, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{191, 1, ADL_REGISTER, 0, 0, 21, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym3732[] = { &_sym332, &_sym272,  (struct enum_fields *) -1,};

// Instruction fmac_cc_gZ_gX_gY
static vcpu_local_instr_attrs _sym3733 { "0000001000000000001000000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Instruction fmac_cc_gZ_gX_gY
static struct adl_operand _sym3734_operands_operands[] = { {118, 0, 0, 0, 0, 9, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 1, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{191, 2, ADL_REGISTER, 0, 0, 21, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{199, 3, ADL_REGISTER, 0, 0, 17, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym3735[] = { &_sym206, &_sym332, &_sym272, &_sym310,  (struct enum_fields *) -1,};

// Instruction fmax_gZ_gX_gY
static vcpu_local_instr_attrs _sym3736 { "0000001000000000001000000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Instruction fmax_gZ_gX_gY
static struct adl_operand _sym3737_operands_operands[] = { {211, 0, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{191, 1, ADL_REGISTER, 0, 0, 21, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{199, 2, ADL_REGISTER, 0, 0, 17, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym3738[] = { &_sym332, &_sym272, &_sym310,  (struct enum_fields *) -1,};

// Instruction fmin_gZ_gX_gY
static vcpu_local_instr_attrs _sym3739 { "0000001000000000001000000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Instruction fmin_gZ_gX_gY
static struct adl_operand _sym3740_operands_operands[] = { {211, 0, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{191, 1, ADL_REGISTER, 0, 0, 21, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{199, 2, ADL_REGISTER, 0, 0, 17, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym3741[] = { &_sym332, &_sym272, &_sym310,  (struct enum_fields *) -1,};

// Instruction fmul_cc_gZ_gX_gY
static vcpu_local_instr_attrs _sym3742 { "0000001000000000001000000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Instruction fmul_cc_gZ_gX_gY
static struct adl_operand _sym3743_operands_operands[] = { {118, 0, 0, 0, 0, 9, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 1, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{191, 2, ADL_REGISTER, 0, 0, 21, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{199, 3, ADL_REGISTER, 0, 0, 17, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym3744[] = { &_sym206, &_sym332, &_sym272, &_sym310,  (struct enum_fields *) -1,};

// Instruction fneg_cc_gZ_gX
static vcpu_local_instr_attrs _sym3745 { "0000000000000000001000000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  fneg_cc_gZ_gX -> bxor_cc_gZ_gX_Iu5;
static struct adl_operand _sym3746_operands[] = { {118, 0, 0, 0, 0, 9, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{191, 2, ADL_REGISTER, 0, 0, 21, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 1, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction fneg_cc_gZ_gX
static struct adl_operand _sym3747_operands_operands[] = { {116, 0, 0, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{204, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{172, 2, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym3748[] = {
  // bxor_cc_gZ_gX_Iu5    (0)
  { "bxor_cc_gZ_gX_Iu5", 1, 3, 29, 64,  0x1, { 0x3980f800,},0, "", 0, 3, 3, 0, 1, 0, _sym3746_operands,0,0,1, 0,0,&_sym3745,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym3749[] = { &_sym206, &_sym332, &_sym272,  (struct enum_fields *) -1,};

// Instruction fns_gZ_gX
static vcpu_local_instr_attrs _sym3750 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Instruction fns_gZ_gX
static struct adl_operand _sym3751_operands_operands[] = { {211, 0, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{191, 1, ADL_REGISTER, 0, 0, 21, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym3752[] = { &_sym332, &_sym272,  (struct enum_fields *) -1,};

// Instruction frcp_cc_gZ_gX
static vcpu_local_instr_attrs _sym3753 { "0000001000000000001000000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Instruction frcp_cc_gZ_gX
static struct adl_operand _sym3754_operands_operands[] = { {118, 0, 0, 0, 0, 9, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 1, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{191, 2, ADL_REGISTER, 0, 0, 21, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym3755[] = { &_sym206, &_sym332, &_sym272,  (struct enum_fields *) -1,};

// Instruction fsub_cc_gZ_gX_gY
static vcpu_local_instr_attrs _sym3756 { "0000001000000000001000000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Instruction fsub_cc_gZ_gX_gY
static struct adl_operand _sym3757_operands_operands[] = { {366, 0, 0, 0, 0, 8, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{118, 1, 0, 0, 0, 9, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 2, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{191, 3, ADL_REGISTER, 0, 0, 21, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{199, 4, ADL_REGISTER, 0, 0, 17, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym3758[] = { &_sym392, &_sym206, &_sym332, &_sym272, &_sym310,  (struct enum_fields *) -1,};

// Instruction int2sp_cc_gZ_gX
static vcpu_local_instr_attrs _sym3759 { "0000001000000000001000000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Instruction int2sp_cc_gZ_gX
static struct adl_operand _sym3760_operands_operands[] = { {118, 0, 0, 0, 0, 9, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 1, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{191, 2, ADL_REGISTER, 0, 0, 21, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym3761[] = { &_sym206, &_sym332, &_sym272,  (struct enum_fields *) -1,};

// Instruction ldS_GX_agY_Is9
static vcpu_local_instr_attrs _sym3762 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Instruction ldS_GX_agY_Is9
static struct adl_operand _sym3763_operands_operands[] = { {321, 0, 0, 0, 0, 8, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{190, 1, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{60, 2, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{273, 3, ADL_SIGNED, 0, 0, 16, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym3764[] = { &_sym348, &_sym272, &_sym116, 0,  (struct enum_fields *) -1,};

// Instruction ldS_GX_agY_Is9_ld
static vcpu_local_instr_attrs _sym3765 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  ldS_GX_agY_Is9_ld -> ldS_GX_agY_Is9;
static struct adl_operand _sym3766_operands[] = { {60, 1, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{273, 2, ADL_SIGNED, 0, 0, 16, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{190, 0, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction ldS_GX_agY_Is9_ld
static struct adl_operand _sym3767_operands_operands[] = { {172, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{59, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{272, 2, ADL_SIGNED, 0, 0, 0, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym3768[] = {
  // ldS_GX_agY_Is9    (0)
  { "ldS_GX_agY_Is9", 1, 3, 29, 64,  0x1, { 0x4000000,},0, "", 0, 3, 3, 0, 0, 0, _sym3766_operands,0,0,1, 0,0,&_sym3765,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym3769[] = { &_sym272, &_sym116, 0,  (struct enum_fields *) -1,};

// Instruction ldS_GX_agY_Is9_ld_line
static vcpu_local_instr_attrs _sym3770 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  ldS_GX_agY_Is9_ld_line -> ldS_GX_agY_Is9;
static struct adl_operand _sym3771_operands[] = { {60, 1, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{273, 2, ADL_SIGNED, 0, 0, 16, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{190, 0, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction ldS_GX_agY_Is9_ld_line
static struct adl_operand _sym3772_operands_operands[] = { {172, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{59, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{272, 2, ADL_SIGNED, 0, 0, 0, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym3773[] = {
  // ldS_GX_agY_Is9    (0)
  { "ldS_GX_agY_Is9", 1, 3, 29, 64,  0x1, { 0x4800000,},0, "", 0, 3, 3, 0, 0, 0, _sym3771_operands,0,0,1, 0,0,&_sym3770,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym3774[] = { &_sym272, &_sym116, 0,  (struct enum_fields *) -1,};

// Instruction ldS_GX_agY_Is9_ld_zero
static vcpu_local_instr_attrs _sym3775 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  ldS_GX_agY_Is9_ld_zero -> ldS_GX_agY_Is9;
static struct adl_operand _sym3776_operands[] = { {321, 0, 0, 0, 0, 8, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{60, 2, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{190, 1, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction ldS_GX_agY_Is9_ld_zero
static struct adl_operand _sym3777_operands_operands[] = { {320, 0, 0, 0, 0, 0, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{172, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{59, 2, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym3778[] = {
  // ldS_GX_agY_Is9    (0)
  { "ldS_GX_agY_Is9", 1, 3, 29, 64,  0x1, { 0x4000000,},0, "", 0, 3, 3, 0, 0, 0, _sym3776_operands,0,0,1, 0,0,&_sym3775,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym3779[] = { &_sym348, &_sym272, &_sym116,  (struct enum_fields *) -1,};

// Instruction ldS_GX_agY_Is9_line0_wide_imm_ld
adl_instr_attr_val _sym3780[] = { { instr_opS,  0, 0 }, { instr_inst,  0, "ld_gY_agXIs18" }, { instr_vcpu1,  0, 0 }, { -1, 0, 0 } };
static vcpu_local_instr_attrs _sym3781 { "0000000000000000000010000000000000100000000000000000000000000100000000000000000000" , _sym3780 };

// Shorthand:  ldS_GX_agY_Is9_line0_wide_imm_ld -> ldS_GX_agY_Is9;
static struct adl_operand _sym3782_operands[] = { {60, 1, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{273, 2, ADL_SIGNED, 0, 0, 16, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{190, 0, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction ldS_GX_agY_Is9_line0_wide_imm_ld
static struct adl_operand _sym3783_operands_operands[] = { {172, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{59, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{272, 2, ADL_SIGNED, 0, 0, 0, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym3784[] = {
  // ldS_GX_agY_Is9    (0)
  { "ldS_GX_agY_Is9", 1, 3, 29, 64,  0x1, { 0x4000000,},0, "", 0, 3, 3, 0, 0, 0, _sym3782_operands,0,0,1, 0,0,&_sym3781,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym3785[] = { &_sym272, &_sym116, 0,  (struct enum_fields *) -1,};

// Instruction ldS_GX_agY_Is9_line1_wide_imm_ld
adl_instr_attr_val _sym3786[] = { { instr_opS,  0, 0 }, { instr_inst,  0, "ld_gY_agXIs18" }, { instr_vcpu1,  0, 0 }, { -1, 0, 0 } };
static vcpu_local_instr_attrs _sym3787 { "0000000000000000000010000000000000100000000000000000000000000100000000000000000000" , _sym3786 };

// Shorthand:  ldS_GX_agY_Is9_line1_wide_imm_ld -> ldS_GX_agY_Is9;
static struct adl_operand _sym3788_operands[] = { {60, 1, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{273, 2, ADL_SIGNED, 9, 0, 16, ((bfd_int64_t)18446744073709486081ull-1), 65535ull, 0x1ffull, 0, 0, 0, 0, 0,-1,-1,0},{190, 0, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction ldS_GX_agY_Is9_line1_wide_imm_ld
static struct adl_operand _sym3789_operands_operands[] = { {172, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{59, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{278, 2, ADL_SIGNED, 9, 0, 0, ((bfd_int64_t)18446744073709486081ull-1), 65535ull, 0x1ffull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym3790[] = {
  // ldS_GX_agY_Is9    (0)
  { "ldS_GX_agY_Is9", 1, 3, 29, 64,  0x1, { 0x4800000,},0, "", 0, 3, 3, 0, 0, 0, _sym3788_operands,0,0,1, 0,0,&_sym3787,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym3791[] = { &_sym272, &_sym116, 0,  (struct enum_fields *) -1,};

// Instruction ldS_GX_agY_Is9_wide_imm
static vcpu_local_instr_attrs _sym3792 { "0000000000000000010010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  ldS_GX_agY_Is9_wide_imm -> ldS_GX_agY_Is9;

static bfd_uint64_t _sym3794_modifier (const expressionS *operands, unsigned __cia ATTRIBUTE_UNUSED) { return im17s2line ( ((int)(((operands[2].X_add_number) & (1 << 16)) ? ((operands[2].X_add_number)- (1 << 17)):(operands[2].X_add_number))) , 9 ); }

static int _sym3794_mod_indices[] = { 2,  -1 };

static bfd_uint64_t _sym3795_modifier (const expressionS *operands, unsigned __cia ATTRIBUTE_UNUSED) { return im17s2imXs ( ((int)(((operands[2].X_add_number) & (1 << 16)) ? ((operands[2].X_add_number)- (1 << 17)):(operands[2].X_add_number))) , 9 ); }

static int _sym3795_mod_indices[] = { 2,  -1 };
static struct adl_operand _sym3793_operands[] = { {321, -1, 0, 0, 0, 0, 0, 0, 0, _sym3794_modifier, _sym3794_mod_indices, 0, 0,0, -1,-1,0},{60, 1, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{273, -1, 0, 0, 0, 0, 0, 0, 0, _sym3795_modifier, _sym3795_mod_indices, 0, 0,0, -1,-1,0},{190, 0, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction ldS_GX_agY_Is9_wide_imm
static struct adl_operand _sym3796_operands_operands[] = { {172, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{59, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{256, 2, ADL_SIGNED, 0, 0, 0, ((bfd_int64_t)18446744073709486081ull-1), 65535ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym3797[] = {
  // ldS_GX_agY_Is9    (0)
  { "ldS_GX_agY_Is9", 1, 3, 29, 64,  0x1, { 0x4000000,},0, "", 0, 4, 4, 0, 0, 0, _sym3793_operands,0,0,1, 0,0,&_sym3792,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym3798[] = { &_sym272, &_sym116, 0,  (struct enum_fields *) -1,};

// Instruction ldS_GX_agY_Is9_zero
static vcpu_local_instr_attrs _sym3799 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  ldS_GX_agY_Is9_zero -> ldS_GX_agY_Is9;
static struct adl_operand _sym3800_operands[] = { {321, 0, 0, 0, 0, 8, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{60, 2, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{190, 1, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction ldS_GX_agY_Is9_zero
static struct adl_operand _sym3801_operands_operands[] = { {320, 0, 0, 0, 0, 0, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{172, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{59, 2, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym3802[] = {
  // ldS_GX_agY_Is9    (0)
  { "ldS_GX_agY_Is9", 1, 3, 29, 64,  0x1, { 0x4000000,},0, "", 0, 3, 3, 0, 0, 0, _sym3800_operands,0,0,1, 0,0,&_sym3799,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym3803[] = { &_sym348, &_sym272, &_sym116,  (struct enum_fields *) -1,};

// Instruction ldS_GX_agY_u_Is9
static vcpu_local_instr_attrs _sym3804 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Instruction ldS_GX_agY_u_Is9
static struct adl_operand _sym3805_operands_operands[] = { {321, 0, 0, 0, 0, 8, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{190, 1, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{60, 2, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{273, 3, ADL_SIGNED, 0, 0, 16, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym3806[] = { &_sym348, &_sym272, &_sym116, 0,  (struct enum_fields *) -1,};

// Instruction ldS_GX_agY_u_Is9_ld
static vcpu_local_instr_attrs _sym3807 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  ldS_GX_agY_u_Is9_ld -> ldS_GX_agY_u_Is9;
static struct adl_operand _sym3808_operands[] = { {60, 1, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{273, 2, ADL_SIGNED, 0, 0, 16, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{190, 0, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction ldS_GX_agY_u_Is9_ld
static struct adl_operand _sym3809_operands_operands[] = { {172, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{59, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{272, 2, ADL_SIGNED, 0, 0, 0, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym3810[] = {
  // ldS_GX_agY_u_Is9    (0)
  { "ldS_GX_agY_u_Is9", 1, 3, 29, 64,  0x1, { 0x4600000,},0, "", 0, 3, 3, 0, 0, 0, _sym3808_operands,0,0,1, 0,0,&_sym3807,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym3811[] = { &_sym272, &_sym116, 0,  (struct enum_fields *) -1,};

// Instruction ldS_GX_agY_u_Is9_ld_line
static vcpu_local_instr_attrs _sym3812 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  ldS_GX_agY_u_Is9_ld_line -> ldS_GX_agY_u_Is9;
static struct adl_operand _sym3813_operands[] = { {60, 1, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{273, 2, ADL_SIGNED, 0, 0, 16, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{190, 0, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction ldS_GX_agY_u_Is9_ld_line
static struct adl_operand _sym3814_operands_operands[] = { {172, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{59, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{272, 2, ADL_SIGNED, 0, 0, 0, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym3815[] = {
  // ldS_GX_agY_u_Is9    (0)
  { "ldS_GX_agY_u_Is9", 1, 3, 29, 64,  0x1, { 0x4e00000,},0, "", 0, 3, 3, 0, 0, 0, _sym3813_operands,0,0,1, 0,0,&_sym3812,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym3816[] = { &_sym272, &_sym116, 0,  (struct enum_fields *) -1,};

// Instruction ldS_GX_agY_u_Is9_ld_zero
static vcpu_local_instr_attrs _sym3817 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  ldS_GX_agY_u_Is9_ld_zero -> ldS_GX_agY_u_Is9;
static struct adl_operand _sym3818_operands[] = { {321, 0, 0, 0, 0, 8, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{60, 2, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{190, 1, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction ldS_GX_agY_u_Is9_ld_zero
static struct adl_operand _sym3819_operands_operands[] = { {320, 0, 0, 0, 0, 0, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{172, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{59, 2, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym3820[] = {
  // ldS_GX_agY_u_Is9    (0)
  { "ldS_GX_agY_u_Is9", 1, 3, 29, 64,  0x1, { 0x4600000,},0, "", 0, 3, 3, 0, 0, 0, _sym3818_operands,0,0,1, 0,0,&_sym3817,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym3821[] = { &_sym348, &_sym272, &_sym116,  (struct enum_fields *) -1,};

// Instruction ldS_GX_agY_u_Is9_line0_wide_imm_ld
adl_instr_attr_val _sym3822[] = { { instr_opS,  0, 0 }, { instr_inst,  0, "ld_gY_agX_Is18" }, { instr_vcpu1,  0, 0 }, { -1, 0, 0 } };
static vcpu_local_instr_attrs _sym3823 { "0000000000000000000010000000000000100000000000000000000000000100000000000000000000" , _sym3822 };

// Shorthand:  ldS_GX_agY_u_Is9_line0_wide_imm_ld -> ldS_GX_agY_u_Is9;
static struct adl_operand _sym3824_operands[] = { {60, 1, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{273, 2, ADL_SIGNED, 0, 0, 16, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{190, 0, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction ldS_GX_agY_u_Is9_line0_wide_imm_ld
static struct adl_operand _sym3825_operands_operands[] = { {172, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{59, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{272, 2, ADL_SIGNED, 0, 0, 0, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym3826[] = {
  // ldS_GX_agY_u_Is9    (0)
  { "ldS_GX_agY_u_Is9", 1, 3, 29, 64,  0x1, { 0x4600000,},0, "", 0, 3, 3, 0, 0, 0, _sym3824_operands,0,0,1, 0,0,&_sym3823,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym3827[] = { &_sym272, &_sym116, 0,  (struct enum_fields *) -1,};

// Instruction ldS_GX_agY_u_Is9_line1_wide_imm_ld
adl_instr_attr_val _sym3828[] = { { instr_opS,  0, 0 }, { instr_inst,  0, "ld_gY_agX_Is18" }, { instr_vcpu1,  0, 0 }, { -1, 0, 0 } };
static vcpu_local_instr_attrs _sym3829 { "0000000000000000000010000000000000100000000000000000000000000100000000000000000000" , _sym3828 };

// Shorthand:  ldS_GX_agY_u_Is9_line1_wide_imm_ld -> ldS_GX_agY_u_Is9;
static struct adl_operand _sym3830_operands[] = { {60, 1, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{273, 2, ADL_SIGNED, 9, 0, 16, ((bfd_int64_t)18446744073709486081ull-1), 65535ull, 0x1ffull, 0, 0, 0, 0, 0,-1,-1,0},{190, 0, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction ldS_GX_agY_u_Is9_line1_wide_imm_ld
static struct adl_operand _sym3831_operands_operands[] = { {172, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{59, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{278, 2, ADL_SIGNED, 9, 0, 0, ((bfd_int64_t)18446744073709486081ull-1), 65535ull, 0x1ffull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym3832[] = {
  // ldS_GX_agY_u_Is9    (0)
  { "ldS_GX_agY_u_Is9", 1, 3, 29, 64,  0x1, { 0x4e00000,},0, "", 0, 3, 3, 0, 0, 0, _sym3830_operands,0,0,1, 0,0,&_sym3829,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym3833[] = { &_sym272, &_sym116, 0,  (struct enum_fields *) -1,};

// Instruction ldS_GX_agY_u_Is9_wide_imm
static vcpu_local_instr_attrs _sym3834 { "0000000000000000010010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  ldS_GX_agY_u_Is9_wide_imm -> ldS_GX_agY_u_Is9;

static bfd_uint64_t _sym3836_modifier (const expressionS *operands, unsigned __cia ATTRIBUTE_UNUSED) { return im17s2line ( ((int)(((operands[2].X_add_number) & (1 << 16)) ? ((operands[2].X_add_number)- (1 << 17)):(operands[2].X_add_number))) , 9 ); }

static int _sym3836_mod_indices[] = { 2,  -1 };

static bfd_uint64_t _sym3837_modifier (const expressionS *operands, unsigned __cia ATTRIBUTE_UNUSED) { return im17s2imXs ( ((int)(((operands[2].X_add_number) & (1 << 16)) ? ((operands[2].X_add_number)- (1 << 17)):(operands[2].X_add_number))) , 9 ); }

static int _sym3837_mod_indices[] = { 2,  -1 };
static struct adl_operand _sym3835_operands[] = { {321, -1, 0, 0, 0, 0, 0, 0, 0, _sym3836_modifier, _sym3836_mod_indices, 0, 0,0, -1,-1,0},{60, 1, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{273, -1, 0, 0, 0, 0, 0, 0, 0, _sym3837_modifier, _sym3837_mod_indices, 0, 0,0, -1,-1,0},{190, 0, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction ldS_GX_agY_u_Is9_wide_imm
static struct adl_operand _sym3838_operands_operands[] = { {172, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{59, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{256, 2, ADL_SIGNED, 0, 0, 0, ((bfd_int64_t)18446744073709486081ull-1), 65535ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym3839[] = {
  // ldS_GX_agY_u_Is9    (0)
  { "ldS_GX_agY_u_Is9", 1, 3, 29, 64,  0x1, { 0x4600000,},0, "", 0, 4, 4, 0, 0, 0, _sym3835_operands,0,0,1, 0,0,&_sym3834,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym3840[] = { &_sym272, &_sym116, 0,  (struct enum_fields *) -1,};

// Instruction ldS_GX_agY_u_Is9_zero
static vcpu_local_instr_attrs _sym3841 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  ldS_GX_agY_u_Is9_zero -> ldS_GX_agY_u_Is9;
static struct adl_operand _sym3842_operands[] = { {321, 0, 0, 0, 0, 8, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{60, 2, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{190, 1, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction ldS_GX_agY_u_Is9_zero
static struct adl_operand _sym3843_operands_operands[] = { {320, 0, 0, 0, 0, 0, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{172, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{59, 2, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym3844[] = {
  // ldS_GX_agY_u_Is9    (0)
  { "ldS_GX_agY_u_Is9", 1, 3, 29, 64,  0x1, { 0x4600000,},0, "", 0, 3, 3, 0, 0, 0, _sym3842_operands,0,0,1, 0,0,&_sym3841,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym3845[] = { &_sym348, &_sym272, &_sym116,  (struct enum_fields *) -1,};

// Instruction ldS_gX_sp_Is10
static vcpu_local_instr_attrs _sym3846 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Instruction ldS_gX_sp_Is10
static struct adl_operand _sym3847_operands_operands[] = { {190, 0, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{238, 1, ADL_SIGNED, 0, 0, 15, ((bfd_int64_t)18446744073709551105ull-1), 511ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym3848[] = { &_sym272, 0,  (struct enum_fields *) -1,};

// Instruction ldS_gX_sp_Is10_zero
static vcpu_local_instr_attrs _sym3849 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  ldS_gX_sp_Is10_zero -> ldS_gX_sp_Is10;
static struct adl_operand _sym3850_operands[] = { {190, 0, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction ldS_gX_sp_Is10_zero
static struct adl_operand _sym3851_operands_operands[] = { {172, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym3852[] = {
  // ldS_gX_sp_Is10    (0)
  { "ldS_gX_sp_Is10", 1, 3, 29, 64,  0x1, { 0x2000000,},0, "", 0, 1, 1, 0, 0, 0, _sym3850_operands,0,0,0, 0,0,&_sym3849,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym3853[] = { &_sym272,  (struct enum_fields *) -1,};

// Instruction ldS_u_GX_agY_Is9
static vcpu_local_instr_attrs _sym3854 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Instruction ldS_u_GX_agY_Is9
static struct adl_operand _sym3855_operands_operands[] = { {321, 0, 0, 0, 0, 8, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{190, 1, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{60, 2, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{273, 3, ADL_SIGNED, 0, 0, 16, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym3856[] = { &_sym348, &_sym272, &_sym116, 0,  (struct enum_fields *) -1,};

// Instruction ldS_u_GX_agY_Is9_ld
static vcpu_local_instr_attrs _sym3857 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  ldS_u_GX_agY_Is9_ld -> ldS_u_GX_agY_Is9;
static struct adl_operand _sym3858_operands[] = { {60, 1, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{273, 2, ADL_SIGNED, 0, 0, 16, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{190, 0, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction ldS_u_GX_agY_Is9_ld
static struct adl_operand _sym3859_operands_operands[] = { {172, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{59, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{272, 2, ADL_SIGNED, 0, 0, 0, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym3860[] = {
  // ldS_u_GX_agY_Is9    (0)
  { "ldS_u_GX_agY_Is9", 1, 3, 29, 64,  0x1, { 0x4200000,},0, "", 0, 3, 3, 0, 0, 0, _sym3858_operands,0,0,1, 0,0,&_sym3857,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym3861[] = { &_sym272, &_sym116, 0,  (struct enum_fields *) -1,};

// Instruction ldS_u_GX_agY_Is9_ld_line
static vcpu_local_instr_attrs _sym3862 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  ldS_u_GX_agY_Is9_ld_line -> ldS_u_GX_agY_Is9;
static struct adl_operand _sym3863_operands[] = { {60, 1, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{273, 2, ADL_SIGNED, 0, 0, 16, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{190, 0, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction ldS_u_GX_agY_Is9_ld_line
static struct adl_operand _sym3864_operands_operands[] = { {172, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{59, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{272, 2, ADL_SIGNED, 0, 0, 0, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym3865[] = {
  // ldS_u_GX_agY_Is9    (0)
  { "ldS_u_GX_agY_Is9", 1, 3, 29, 64,  0x1, { 0x4a00000,},0, "", 0, 3, 3, 0, 0, 0, _sym3863_operands,0,0,1, 0,0,&_sym3862,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym3866[] = { &_sym272, &_sym116, 0,  (struct enum_fields *) -1,};

// Instruction ldS_u_GX_agY_Is9_ld_zero
static vcpu_local_instr_attrs _sym3867 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  ldS_u_GX_agY_Is9_ld_zero -> ldS_u_GX_agY_Is9;
static struct adl_operand _sym3868_operands[] = { {321, 0, 0, 0, 0, 8, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{60, 2, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{190, 1, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction ldS_u_GX_agY_Is9_ld_zero
static struct adl_operand _sym3869_operands_operands[] = { {320, 0, 0, 0, 0, 0, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{172, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{59, 2, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym3870[] = {
  // ldS_u_GX_agY_Is9    (0)
  { "ldS_u_GX_agY_Is9", 1, 3, 29, 64,  0x1, { 0x4200000,},0, "", 0, 3, 3, 0, 0, 0, _sym3868_operands,0,0,1, 0,0,&_sym3867,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym3871[] = { &_sym348, &_sym272, &_sym116,  (struct enum_fields *) -1,};

// Instruction ldS_u_GX_agY_Is9_line0_wide_imm_ld
adl_instr_attr_val _sym3872[] = { { instr_opS,  0, 0 }, { instr_inst,  0, "ld_u_gY_agXIs18" }, { instr_vcpu1,  0, 0 }, { -1, 0, 0 } };
static vcpu_local_instr_attrs _sym3873 { "0000000000000000000010000000000000100000000000000000000000000100000000000000000000" , _sym3872 };

// Shorthand:  ldS_u_GX_agY_Is9_line0_wide_imm_ld -> ldS_u_GX_agY_Is9;
static struct adl_operand _sym3874_operands[] = { {60, 1, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{273, 2, ADL_SIGNED, 0, 0, 16, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{190, 0, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction ldS_u_GX_agY_Is9_line0_wide_imm_ld
static struct adl_operand _sym3875_operands_operands[] = { {172, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{59, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{272, 2, ADL_SIGNED, 0, 0, 0, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym3876[] = {
  // ldS_u_GX_agY_Is9    (0)
  { "ldS_u_GX_agY_Is9", 1, 3, 29, 64,  0x1, { 0x4200000,},0, "", 0, 3, 3, 0, 0, 0, _sym3874_operands,0,0,1, 0,0,&_sym3873,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym3877[] = { &_sym272, &_sym116, 0,  (struct enum_fields *) -1,};

// Instruction ldS_u_GX_agY_Is9_line1_wide_imm_ld
adl_instr_attr_val _sym3878[] = { { instr_opS,  0, 0 }, { instr_inst,  0, "ld_u_gY_agXIs18" }, { instr_vcpu1,  0, 0 }, { -1, 0, 0 } };
static vcpu_local_instr_attrs _sym3879 { "0000000000000000000010000000000000100000000000000000000000000100000000000000000000" , _sym3878 };

// Shorthand:  ldS_u_GX_agY_Is9_line1_wide_imm_ld -> ldS_u_GX_agY_Is9;
static struct adl_operand _sym3880_operands[] = { {60, 1, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{273, 2, ADL_SIGNED, 9, 0, 16, ((bfd_int64_t)18446744073709486081ull-1), 65535ull, 0x1ffull, 0, 0, 0, 0, 0,-1,-1,0},{190, 0, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction ldS_u_GX_agY_Is9_line1_wide_imm_ld
static struct adl_operand _sym3881_operands_operands[] = { {172, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{59, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{278, 2, ADL_SIGNED, 9, 0, 0, ((bfd_int64_t)18446744073709486081ull-1), 65535ull, 0x1ffull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym3882[] = {
  // ldS_u_GX_agY_Is9    (0)
  { "ldS_u_GX_agY_Is9", 1, 3, 29, 64,  0x1, { 0x4a00000,},0, "", 0, 3, 3, 0, 0, 0, _sym3880_operands,0,0,1, 0,0,&_sym3879,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym3883[] = { &_sym272, &_sym116, 0,  (struct enum_fields *) -1,};

// Instruction ldS_u_GX_agY_Is9_wide_imm
static vcpu_local_instr_attrs _sym3884 { "0000000000000000010010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  ldS_u_GX_agY_Is9_wide_imm -> ldS_u_GX_agY_Is9;

static bfd_uint64_t _sym3886_modifier (const expressionS *operands, unsigned __cia ATTRIBUTE_UNUSED) { return im17s2line ( ((int)(((operands[2].X_add_number) & (1 << 16)) ? ((operands[2].X_add_number)- (1 << 17)):(operands[2].X_add_number))) , 9 ); }

static int _sym3886_mod_indices[] = { 2,  -1 };

static bfd_uint64_t _sym3887_modifier (const expressionS *operands, unsigned __cia ATTRIBUTE_UNUSED) { return im17s2imXs ( ((int)(((operands[2].X_add_number) & (1 << 16)) ? ((operands[2].X_add_number)- (1 << 17)):(operands[2].X_add_number))) , 9 ); }

static int _sym3887_mod_indices[] = { 2,  -1 };
static struct adl_operand _sym3885_operands[] = { {321, -1, 0, 0, 0, 0, 0, 0, 0, _sym3886_modifier, _sym3886_mod_indices, 0, 0,0, -1,-1,0},{60, 1, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{273, -1, 0, 0, 0, 0, 0, 0, 0, _sym3887_modifier, _sym3887_mod_indices, 0, 0,0, -1,-1,0},{190, 0, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction ldS_u_GX_agY_Is9_wide_imm
static struct adl_operand _sym3888_operands_operands[] = { {172, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{59, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{256, 2, ADL_SIGNED, 0, 0, 0, ((bfd_int64_t)18446744073709486081ull-1), 65535ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym3889[] = {
  // ldS_u_GX_agY_Is9    (0)
  { "ldS_u_GX_agY_Is9", 1, 3, 29, 64,  0x1, { 0x4200000,},0, "", 0, 4, 4, 0, 0, 0, _sym3885_operands,0,0,1, 0,0,&_sym3884,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym3890[] = { &_sym272, &_sym116, 0,  (struct enum_fields *) -1,};

// Instruction ldS_u_GX_agY_Is9_zero
static vcpu_local_instr_attrs _sym3891 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  ldS_u_GX_agY_Is9_zero -> ldS_u_GX_agY_Is9;
static struct adl_operand _sym3892_operands[] = { {321, 0, 0, 0, 0, 8, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{60, 2, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{190, 1, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction ldS_u_GX_agY_Is9_zero
static struct adl_operand _sym3893_operands_operands[] = { {320, 0, 0, 0, 0, 0, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{172, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{59, 2, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym3894[] = {
  // ldS_u_GX_agY_Is9    (0)
  { "ldS_u_GX_agY_Is9", 1, 3, 29, 64,  0x1, { 0x4200000,},0, "", 0, 3, 3, 0, 0, 0, _sym3892_operands,0,0,1, 0,0,&_sym3891,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym3895[] = { &_sym348, &_sym272, &_sym116,  (struct enum_fields *) -1,};

// Instruction ldS_u_gX_sp_Is10
adl_instr_attr_val _sym3896[] = { { instr_opS,  0, 0 }, { instr_inst,  0, "ld_u_gY_spIs21" }, { instr_vcpu1,  0, 0 }, { -1, 0, 0 } };
static vcpu_local_instr_attrs _sym3897 { "0000000000000000000010000000000000100000000000000000000000000100000000000000000000" , _sym3896 };

// Shorthand:  ldS_u_gX_sp_Is10 -> ld_u_gX_sp_Is10;
static struct adl_operand _sym3898_operands[] = { {238, 1, ADL_SIGNED, 0, 0, 15, ((bfd_int64_t)18446744073709551105ull-1), 511ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{190, 0, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction ldS_u_gX_sp_Is10
static struct adl_operand _sym3899_operands_operands[] = { {172, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{237, 1, ADL_SIGNED, 0, 0, 0, ((bfd_int64_t)18446744073709551105ull-1), 511ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym3900[] = {
  // ld_u_gX_sp_Is10    (0)
  { "ld_u_gX_sp_Is10", 1, 3, 29, 64,  0x1, { 0x2200000,},0, "", 0, 2, 2, 0, 0, 0, _sym3898_operands,0,0,0, 0,0,&_sym3897,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym3901[] = { &_sym272, 0,  (struct enum_fields *) -1,};

// Instruction ldS_u_gX_sp_Is10_zero
adl_instr_attr_val _sym3902[] = { { instr_opS,  0, 0 }, { instr_inst,  0, "ld_u_gY_spIs21" }, { instr_vcpu1,  0, 0 }, { -1, 0, 0 } };
static vcpu_local_instr_attrs _sym3903 { "0000000000000000000010000000000000100000000000000000000000000100000000000000000000" , _sym3902 };

// Shorthand:  ldS_u_gX_sp_Is10_zero -> ld_u_gX_sp_Is10;
static struct adl_operand _sym3904_operands[] = { {190, 0, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction ldS_u_gX_sp_Is10_zero
static struct adl_operand _sym3905_operands_operands[] = { {172, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym3906[] = {
  // ld_u_gX_sp_Is10    (0)
  { "ld_u_gX_sp_Is10", 1, 3, 29, 64,  0x1, { 0x2200000,},0, "", 0, 1, 1, 0, 0, 0, _sym3904_operands,0,0,0, 0,0,&_sym3903,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym3907[] = { &_sym272,  (struct enum_fields *) -1,};

// Instruction ld_H_Iu19_HI
static vcpu_local_instr_attrs _sym3908 { "0000000000000000000010000000000000000000000000000001000000000100000000000000000000" , nullptr };

// Shorthand:  ld_H_Iu19_HI -> ld_h_Iu19_HI;
static struct adl_operand _sym3909_operands[] = { {217, 0, ADL_ABSOLUTE, 0, 0, 6, 0ull, 0x7ffffull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction ld_H_Iu19_HI
static struct adl_operand _sym3910_operands_operands[] = { {217, 0, ADL_ABSOLUTE, 0, 0, 6, 0ull, 0x7ffffull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym3911[] = {
  // ld_h_Iu19_HI    (0)
  { "ld_h_Iu19_HI", 1, 3, 29, 64,  0x1, { 0x40000060,},0, "", 0, 1, 1, 0, 0, 0, _sym3909_operands,0,0,0, 0,0,&_sym3908,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym3912[] = { 0,  (struct enum_fields *) -1,};

// Instruction ld_H_agX_agY_minus
static vcpu_local_instr_attrs _sym3913 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  ld_H_agX_agY_minus -> ld_h_agX_agY;
static struct adl_operand _sym3914_operands[] = { {45, 0, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{66, 1, ADL_REGISTER, 0, 0, 20, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction ld_H_agX_agY_minus
static struct adl_operand _sym3915_operands_operands[] = { {43, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{59, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym3916[] = {
  // ld_h_agX_agY    (0)
  { "ld_h_agX_agY", 1, 3, 29, 64,  0x1, { 0xc800060,},0, "", 0, 2, 2, 0, 0, 0, _sym3914_operands,0,0,0, 0,0,&_sym3913,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym3917[] = { &_sym88, &_sym116,  (struct enum_fields *) -1,};

// Instruction ld_H_agX_agY_plus
static vcpu_local_instr_attrs _sym3918 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  ld_H_agX_agY_plus -> ld_h_agX_agY;
static struct adl_operand _sym3919_operands[] = { {45, 0, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{66, 1, ADL_REGISTER, 0, 0, 20, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction ld_H_agX_agY_plus
static struct adl_operand _sym3920_operands_operands[] = { {43, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{59, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym3921[] = {
  // ld_h_agX_agY    (0)
  { "ld_h_agX_agY", 1, 3, 29, 64,  0x1, { 0xc000060,},0, "", 0, 2, 2, 0, 0, 0, _sym3919_operands,0,0,0, 0,0,&_sym3918,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym3922[] = { &_sym88, &_sym116,  (struct enum_fields *) -1,};

// Instruction ld_H_agY_Is9
static vcpu_local_instr_attrs _sym3923 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  ld_H_agY_Is9 -> ld_h_agY_Is9;
static struct adl_operand _sym3924_operands[] = { {60, 0, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{273, 1, ADL_SIGNED, 0, 0, 16, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction ld_H_agY_Is9
static struct adl_operand _sym3925_operands_operands[] = { {59, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{272, 1, ADL_SIGNED, 0, 0, 0, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym3926[] = {
  // ld_h_agY_Is9    (0)
  { "ld_h_agY_Is9", 1, 3, 29, 64,  0x1, { 0x4000060,},0, "", 0, 2, 2, 0, 0, 0, _sym3924_operands,0,0,0, 0,0,&_sym3923,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym3927[] = { &_sym116, 0,  (struct enum_fields *) -1,};

// Instruction ld_H_agY_Is9_zero
static vcpu_local_instr_attrs _sym3928 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  ld_H_agY_Is9_zero -> ld_h_agY_Is9;
static struct adl_operand _sym3929_operands[] = { {60, 0, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction ld_H_agY_Is9_zero
static struct adl_operand _sym3930_operands_operands[] = { {59, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym3931[] = {
  // ld_h_agY_Is9    (0)
  { "ld_h_agY_Is9", 1, 3, 29, 64,  0x1, { 0x4000060,},0, "", 0, 1, 1, 0, 0, 0, _sym3929_operands,0,0,0, 0,0,&_sym3928,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym3932[] = { &_sym116,  (struct enum_fields *) -1,};

// Instruction ld_H_sp_Is10
static vcpu_local_instr_attrs _sym3933 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  ld_H_sp_Is10 -> ld_h_sp_Is10;
static struct adl_operand _sym3934_operands[] = { {238, 0, ADL_SIGNED, 0, 0, 15, ((bfd_int64_t)18446744073709551105ull-1), 511ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction ld_H_sp_Is10
static struct adl_operand _sym3935_operands_operands[] = { {237, 0, ADL_SIGNED, 0, 0, 0, ((bfd_int64_t)18446744073709551105ull-1), 511ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym3936[] = {
  // ld_h_sp_Is10    (0)
  { "ld_h_sp_Is10", 1, 3, 29, 64,  0x1, { 0x2000060,},0, "", 0, 1, 1, 0, 0, 0, _sym3934_operands,0,0,0, 0,0,&_sym3933,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym3937[] = { 0,  (struct enum_fields *) -1,};

// Instruction ld_H_sp_Is10_zero
static vcpu_local_instr_attrs _sym3938 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  ld_H_sp_Is10_zero -> ld_h_sp_Is10;

// Instruction ld_H_sp_Is10_zero
static struct adl_opcode _sym3941[] = {
  // ld_h_sp_Is10    (0)
  { "ld_h_sp_Is10", 1, 3, 29, 64,  0x1, { 0x2000060,},0, "", 0, 0, 0, 0, 0, 0, 0,0,0,0, 0,0,&_sym3938,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym3942[] = {  (struct enum_fields *) -1,};

// Instruction ld_gX_sp_Is10
adl_instr_attr_val _sym3943[] = { { instr_opS,  0, 0 }, { instr_inst,  0, "ld_agY_spIs21" }, { instr_vcpu1,  0, 0 }, { -1, 0, 0 } };
static vcpu_local_instr_attrs _sym3944 { "0000000000000000000010000000000000100000000000000000000000000100000000000000000000" , _sym3943 };

// Shorthand:  ld_gX_sp_Is10 -> ldS_gX_sp_Is10;
static struct adl_operand _sym3945_operands[] = { {238, 1, ADL_SIGNED, 0, 0, 15, ((bfd_int64_t)18446744073709551105ull-1), 511ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{190, 0, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction ld_gX_sp_Is10
static struct adl_operand _sym3946_operands_operands[] = { {172, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{237, 1, ADL_SIGNED, 0, 0, 0, ((bfd_int64_t)18446744073709551105ull-1), 511ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym3947[] = {
  // ldS_gX_sp_Is10    (0)
  { "ldS_gX_sp_Is10", 1, 3, 29, 64,  0x1, { 0x2000000,},0, "", 0, 2, 2, 0, 0, 0, _sym3945_operands,0,0,0, 0,0,&_sym3944,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym3948[] = { &_sym272, 0,  (struct enum_fields *) -1,};

// Instruction ld_gX_sp_Is10_zero
static vcpu_local_instr_attrs _sym3949 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  ld_gX_sp_Is10_zero -> ldS_gX_sp_Is10;
static struct adl_operand _sym3950_operands[] = { {190, 0, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction ld_gX_sp_Is10_zero
static struct adl_operand _sym3951_operands_operands[] = { {172, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym3952[] = {
  // ldS_gX_sp_Is10    (0)
  { "ldS_gX_sp_Is10", 1, 3, 29, 64,  0x1, { 0x2000000,},0, "", 0, 1, 1, 0, 0, 0, _sym3950_operands,0,0,0, 0,0,&_sym3949,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym3953[] = { &_sym272,  (struct enum_fields *) -1,};

// Instruction ld_gZ_agX_agY
static vcpu_local_instr_attrs _sym3954 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Instruction ld_gZ_agX_agY
static struct adl_operand _sym3955_operands_operands[] = { {41, 0, 0, 0, 0, 8, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{45, 1, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{66, 2, ADL_REGISTER, 0, 0, 20, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 3, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym3956[] = { &_sym84, &_sym92, 0, &_sym126, &_sym346,  (struct enum_fields *) -1,};

// Instruction ld_gZ_agX_agY_minus
static vcpu_local_instr_attrs _sym3957 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  ld_gZ_agX_agY_minus -> ld_gZ_agX_agY;
static struct adl_operand _sym3958_operands[] = { {45, 1, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{66, 2, ADL_REGISTER, 0, 0, 20, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 0, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction ld_gZ_agX_agY_minus
static struct adl_operand _sym3959_operands_operands[] = { {204, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{43, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{59, 2, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym3960[] = {
  // ld_gZ_agX_agY    (0)
  { "ld_gZ_agX_agY", 1, 3, 29, 64,  0x1, { 0xc800000,},0, "", 0, 3, 3, 0, 0, 0, _sym3958_operands,0,0,0, 0,0,&_sym3957,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym3961[] = { &_sym332, &_sym88, &_sym116,  (struct enum_fields *) -1,};

// Instruction ld_gZ_agX_agY_plus
static vcpu_local_instr_attrs _sym3962 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  ld_gZ_agX_agY_plus -> ld_gZ_agX_agY;
static struct adl_operand _sym3963_operands[] = { {45, 1, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{66, 2, ADL_REGISTER, 0, 0, 20, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 0, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction ld_gZ_agX_agY_plus
static struct adl_operand _sym3964_operands_operands[] = { {204, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{43, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{59, 2, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym3965[] = {
  // ld_gZ_agX_agY    (0)
  { "ld_gZ_agX_agY", 1, 3, 29, 64,  0x1, { 0xc000000,},0, "", 0, 3, 3, 0, 0, 0, _sym3963_operands,0,0,0, 0,0,&_sym3962,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym3966[] = { &_sym332, &_sym88, &_sym116,  (struct enum_fields *) -1,};

// Instruction ld_h_Iu19_HI
static vcpu_local_instr_attrs _sym3967 { "0000000000000000000010000000000000000000000000000001000000000100000000000000000000" , nullptr };

// Instruction ld_h_Iu19_HI
static struct adl_operand _sym3968_operands_operands[] = { {217, 0, ADL_ABSOLUTE, 0, 0, 6, 0ull, 0x7ffffull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym3969[] = { 0,  (struct enum_fields *) -1,};

// Instruction ld_h_agX_agY
static vcpu_local_instr_attrs _sym3970 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Instruction ld_h_agX_agY
static struct adl_operand _sym3971_operands_operands[] = { {41, 0, 0, 0, 0, 8, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{45, 1, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{66, 2, ADL_REGISTER, 0, 0, 20, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym3972[] = { &_sym84, &_sym92, 0, &_sym126,  (struct enum_fields *) -1,};

// Instruction ld_h_agX_agY_minus
static vcpu_local_instr_attrs _sym3973 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  ld_h_agX_agY_minus -> ld_h_agX_agY;
static struct adl_operand _sym3974_operands[] = { {45, 0, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{66, 1, ADL_REGISTER, 0, 0, 20, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction ld_h_agX_agY_minus
static struct adl_operand _sym3975_operands_operands[] = { {43, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{59, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym3976[] = {
  // ld_h_agX_agY    (0)
  { "ld_h_agX_agY", 1, 3, 29, 64,  0x1, { 0xc800060,},0, "", 0, 2, 2, 0, 0, 0, _sym3974_operands,0,0,0, 0,0,&_sym3973,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym3977[] = { &_sym88, &_sym116,  (struct enum_fields *) -1,};

// Instruction ld_h_agX_agY_plus
static vcpu_local_instr_attrs _sym3978 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  ld_h_agX_agY_plus -> ld_h_agX_agY;
static struct adl_operand _sym3979_operands[] = { {45, 0, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{66, 1, ADL_REGISTER, 0, 0, 20, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction ld_h_agX_agY_plus
static struct adl_operand _sym3980_operands_operands[] = { {43, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{59, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym3981[] = {
  // ld_h_agX_agY    (0)
  { "ld_h_agX_agY", 1, 3, 29, 64,  0x1, { 0xc000060,},0, "", 0, 2, 2, 0, 0, 0, _sym3979_operands,0,0,0, 0,0,&_sym3978,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym3982[] = { &_sym88, &_sym116,  (struct enum_fields *) -1,};

// Instruction ld_h_agY_Is9
static vcpu_local_instr_attrs _sym3983 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Instruction ld_h_agY_Is9
static struct adl_operand _sym3984_operands_operands[] = { {60, 0, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{273, 1, ADL_SIGNED, 0, 0, 16, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym3985[] = { &_sym116, 0,  (struct enum_fields *) -1,};

// Instruction ld_h_agY_Is9_zero
static vcpu_local_instr_attrs _sym3986 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  ld_h_agY_Is9_zero -> ld_h_agY_Is9;
static struct adl_operand _sym3987_operands[] = { {60, 0, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction ld_h_agY_Is9_zero
static struct adl_operand _sym3988_operands_operands[] = { {59, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym3989[] = {
  // ld_h_agY_Is9    (0)
  { "ld_h_agY_Is9", 1, 3, 29, 64,  0x1, { 0x4000060,},0, "", 0, 1, 1, 0, 0, 0, _sym3987_operands,0,0,0, 0,0,&_sym3986,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym3990[] = { &_sym116,  (struct enum_fields *) -1,};

// Instruction ld_h_sp_Is10
static vcpu_local_instr_attrs _sym3991 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Instruction ld_h_sp_Is10
static struct adl_operand _sym3992_operands_operands[] = { {238, 0, ADL_SIGNED, 0, 0, 15, ((bfd_int64_t)18446744073709551105ull-1), 511ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym3993[] = { 0,  (struct enum_fields *) -1,};

// Instruction ld_h_sp_Is10_zero
static vcpu_local_instr_attrs _sym3994 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  ld_h_sp_Is10_zero -> ld_h_sp_Is10;

// Instruction ld_h_sp_Is10_zero
static struct adl_opcode _sym3997[] = {
  // ld_h_sp_Is10    (0)
  { "ld_h_sp_Is10", 1, 3, 29, 64,  0x1, { 0x2000060,},0, "", 0, 0, 0, 0, 0, 0, 0,0,0,0, 0,0,&_sym3994,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym3998[] = {  (struct enum_fields *) -1,};

// Instruction ld_u_H_agX_agY_minus
static vcpu_local_instr_attrs _sym3999 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  ld_u_H_agX_agY_minus -> ld_u_h_agX_agY;
static struct adl_operand _sym4000_operands[] = { {45, 0, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{66, 1, ADL_REGISTER, 0, 0, 20, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction ld_u_H_agX_agY_minus
static struct adl_operand _sym4001_operands_operands[] = { {43, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{59, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym4002[] = {
  // ld_u_h_agX_agY    (0)
  { "ld_u_h_agX_agY", 1, 3, 29, 64,  0x1, { 0xca00060,},0, "", 0, 2, 2, 0, 0, 0, _sym4000_operands,0,0,0, 0,0,&_sym3999,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym4003[] = { &_sym88, &_sym116,  (struct enum_fields *) -1,};

// Instruction ld_u_H_agX_agY_plus
static vcpu_local_instr_attrs _sym4004 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  ld_u_H_agX_agY_plus -> ld_u_h_agX_agY;
static struct adl_operand _sym4005_operands[] = { {45, 0, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{66, 1, ADL_REGISTER, 0, 0, 20, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction ld_u_H_agX_agY_plus
static struct adl_operand _sym4006_operands_operands[] = { {43, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{59, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym4007[] = {
  // ld_u_h_agX_agY    (0)
  { "ld_u_h_agX_agY", 1, 3, 29, 64,  0x1, { 0xc200060,},0, "", 0, 2, 2, 0, 0, 0, _sym4005_operands,0,0,0, 0,0,&_sym4004,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym4008[] = { &_sym88, &_sym116,  (struct enum_fields *) -1,};

// Instruction ld_u_H_agX_u_agY_minus
static vcpu_local_instr_attrs _sym4009 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  ld_u_H_agX_u_agY_minus -> ld_u_h_agX_u_agY;
static struct adl_operand _sym4010_operands[] = { {45, 0, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{66, 1, ADL_REGISTER, 0, 0, 20, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction ld_u_H_agX_u_agY_minus
static struct adl_operand _sym4011_operands_operands[] = { {43, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{59, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym4012[] = {
  // ld_u_h_agX_u_agY    (0)
  { "ld_u_h_agX_u_agY", 1, 3, 29, 64,  0x1, { 0xce00060,},0, "", 0, 2, 2, 0, 0, 0, _sym4010_operands,0,0,0, 0,0,&_sym4009,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym4013[] = { &_sym88, &_sym116,  (struct enum_fields *) -1,};

// Instruction ld_u_H_agX_u_agY_plus
static vcpu_local_instr_attrs _sym4014 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  ld_u_H_agX_u_agY_plus -> ld_u_h_agX_u_agY;
static struct adl_operand _sym4015_operands[] = { {45, 0, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{66, 1, ADL_REGISTER, 0, 0, 20, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction ld_u_H_agX_u_agY_plus
static struct adl_operand _sym4016_operands_operands[] = { {43, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{59, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym4017[] = {
  // ld_u_h_agX_u_agY    (0)
  { "ld_u_h_agX_u_agY", 1, 3, 29, 64,  0x1, { 0xc600060,},0, "", 0, 2, 2, 0, 0, 0, _sym4015_operands,0,0,0, 0,0,&_sym4014,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym4018[] = { &_sym88, &_sym116,  (struct enum_fields *) -1,};

// Instruction ld_u_H_agY_Is9
static vcpu_local_instr_attrs _sym4019 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  ld_u_H_agY_Is9 -> ld_u_h_agY_Is9;
static struct adl_operand _sym4020_operands[] = { {60, 0, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{273, 1, ADL_SIGNED, 0, 0, 16, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction ld_u_H_agY_Is9
static struct adl_operand _sym4021_operands_operands[] = { {59, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{272, 1, ADL_SIGNED, 0, 0, 0, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym4022[] = {
  // ld_u_h_agY_Is9    (0)
  { "ld_u_h_agY_Is9", 1, 3, 29, 64,  0x1, { 0x4200060,},0, "", 0, 2, 2, 0, 0, 0, _sym4020_operands,0,0,0, 0,0,&_sym4019,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym4023[] = { &_sym116, 0,  (struct enum_fields *) -1,};

// Instruction ld_u_H_agY_Is9_zero
static vcpu_local_instr_attrs _sym4024 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  ld_u_H_agY_Is9_zero -> ld_u_h_agY_Is9;
static struct adl_operand _sym4025_operands[] = { {60, 0, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction ld_u_H_agY_Is9_zero
static struct adl_operand _sym4026_operands_operands[] = { {59, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym4027[] = {
  // ld_u_h_agY_Is9    (0)
  { "ld_u_h_agY_Is9", 1, 3, 29, 64,  0x1, { 0x4200060,},0, "", 0, 1, 1, 0, 0, 0, _sym4025_operands,0,0,0, 0,0,&_sym4024,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym4028[] = { &_sym116,  (struct enum_fields *) -1,};

// Instruction ld_u_H_agY_u_Is9
static vcpu_local_instr_attrs _sym4029 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  ld_u_H_agY_u_Is9 -> ld_u_h_agY_u_Is9;
static struct adl_operand _sym4030_operands[] = { {60, 0, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{273, 1, ADL_SIGNED, 0, 0, 16, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction ld_u_H_agY_u_Is9
static struct adl_operand _sym4031_operands_operands[] = { {59, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{272, 1, ADL_SIGNED, 0, 0, 0, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym4032[] = {
  // ld_u_h_agY_u_Is9    (0)
  { "ld_u_h_agY_u_Is9", 1, 3, 29, 64,  0x1, { 0x4600060,},0, "", 0, 2, 2, 0, 0, 0, _sym4030_operands,0,0,0, 0,0,&_sym4029,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym4033[] = { &_sym116, 0,  (struct enum_fields *) -1,};

// Instruction ld_u_H_agY_u_Is9_zero
static vcpu_local_instr_attrs _sym4034 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  ld_u_H_agY_u_Is9_zero -> ld_u_h_agY_u_Is9;
static struct adl_operand _sym4035_operands[] = { {60, 0, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction ld_u_H_agY_u_Is9_zero
static struct adl_operand _sym4036_operands_operands[] = { {59, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym4037[] = {
  // ld_u_h_agY_u_Is9    (0)
  { "ld_u_h_agY_u_Is9", 1, 3, 29, 64,  0x1, { 0x4600060,},0, "", 0, 1, 1, 0, 0, 0, _sym4035_operands,0,0,0, 0,0,&_sym4034,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym4038[] = { &_sym116,  (struct enum_fields *) -1,};

// Instruction ld_u_H_sp_Is10
static vcpu_local_instr_attrs _sym4039 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  ld_u_H_sp_Is10 -> ld_u_h_sp_Is10;
static struct adl_operand _sym4040_operands[] = { {238, 0, ADL_SIGNED, 0, 0, 15, ((bfd_int64_t)18446744073709551105ull-1), 511ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction ld_u_H_sp_Is10
static struct adl_operand _sym4041_operands_operands[] = { {237, 0, ADL_SIGNED, 0, 0, 0, ((bfd_int64_t)18446744073709551105ull-1), 511ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym4042[] = {
  // ld_u_h_sp_Is10    (0)
  { "ld_u_h_sp_Is10", 1, 3, 29, 64,  0x1, { 0x2200060,},0, "", 0, 1, 1, 0, 0, 0, _sym4040_operands,0,0,0, 0,0,&_sym4039,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym4043[] = { 0,  (struct enum_fields *) -1,};

// Instruction ld_u_H_sp_Is10_zero
static vcpu_local_instr_attrs _sym4044 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  ld_u_H_sp_Is10_zero -> ld_u_h_sp_Is10;

// Instruction ld_u_H_sp_Is10_zero
static struct adl_opcode _sym4047[] = {
  // ld_u_h_sp_Is10    (0)
  { "ld_u_h_sp_Is10", 1, 3, 29, 64,  0x1, { 0x2200060,},0, "", 0, 0, 0, 0, 0, 0, 0,0,0,0, 0,0,&_sym4044,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym4048[] = {  (struct enum_fields *) -1,};

// Instruction ld_u_gX_sp_Is10
adl_instr_attr_val _sym4049[] = { { instr_opS,  0, 0 }, { instr_inst,  0, "ld_u_gY_spIs21" }, { instr_vcpu1,  0, 0 }, { -1, 0, 0 } };
static vcpu_local_instr_attrs _sym4050 { "0000000000000000000010000000000000100000000000000000000000000100000000000000000000" , _sym4049 };

// Instruction ld_u_gX_sp_Is10
static struct adl_operand _sym4051_operands_operands[] = { {190, 0, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{238, 1, ADL_SIGNED, 0, 0, 15, ((bfd_int64_t)18446744073709551105ull-1), 511ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym4052[] = { &_sym272, 0,  (struct enum_fields *) -1,};

// Instruction ld_u_gX_sp_Is10_zero
adl_instr_attr_val _sym4053[] = { { instr_opS,  0, 0 }, { instr_inst,  0, "ld_u_gY_spIs21" }, { instr_vcpu1,  0, 0 }, { -1, 0, 0 } };
static vcpu_local_instr_attrs _sym4054 { "0000000000000000000010000000000000100000000000000000000000000100000000000000000000" , _sym4053 };

// Shorthand:  ld_u_gX_sp_Is10_zero -> ld_u_gX_sp_Is10;
static struct adl_operand _sym4055_operands[] = { {190, 0, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction ld_u_gX_sp_Is10_zero
static struct adl_operand _sym4056_operands_operands[] = { {172, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym4057[] = {
  // ld_u_gX_sp_Is10    (0)
  { "ld_u_gX_sp_Is10", 1, 3, 29, 64,  0x1, { 0x2200000,},0, "", 0, 1, 1, 0, 0, 0, _sym4055_operands,0,0,0, 0,0,&_sym4054,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym4058[] = { &_sym272,  (struct enum_fields *) -1,};

// Instruction ld_u_gZ_agX_agY_u
static vcpu_local_instr_attrs _sym4059 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Instruction ld_u_gZ_agX_agY_u
static struct adl_operand _sym4060_operands_operands[] = { {41, 0, 0, 0, 0, 8, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{45, 1, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{66, 2, ADL_REGISTER, 0, 0, 20, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 3, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym4061[] = { &_sym84, &_sym92, 0, &_sym126, &_sym346,  (struct enum_fields *) -1,};

// Instruction ld_u_gZ_agX_agY_u_minus
static vcpu_local_instr_attrs _sym4062 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  ld_u_gZ_agX_agY_u_minus -> ld_u_gZ_agX_agY_u;
static struct adl_operand _sym4063_operands[] = { {45, 1, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{66, 2, ADL_REGISTER, 0, 0, 20, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 0, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction ld_u_gZ_agX_agY_u_minus
static struct adl_operand _sym4064_operands_operands[] = { {204, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{43, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{59, 2, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym4065[] = {
  // ld_u_gZ_agX_agY_u    (0)
  { "ld_u_gZ_agX_agY_u", 1, 3, 29, 64,  0x1, { 0xca00000,},0, "", 0, 3, 3, 0, 0, 0, _sym4063_operands,0,0,0, 0,0,&_sym4062,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym4066[] = { &_sym332, &_sym88, &_sym116,  (struct enum_fields *) -1,};

// Instruction ld_u_gZ_agX_agY_u_plus
static vcpu_local_instr_attrs _sym4067 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  ld_u_gZ_agX_agY_u_plus -> ld_u_gZ_agX_agY_u;
static struct adl_operand _sym4068_operands[] = { {45, 1, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{66, 2, ADL_REGISTER, 0, 0, 20, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 0, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction ld_u_gZ_agX_agY_u_plus
static struct adl_operand _sym4069_operands_operands[] = { {204, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{43, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{59, 2, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym4070[] = {
  // ld_u_gZ_agX_agY_u    (0)
  { "ld_u_gZ_agX_agY_u", 1, 3, 29, 64,  0x1, { 0xc200000,},0, "", 0, 3, 3, 0, 0, 0, _sym4068_operands,0,0,0, 0,0,&_sym4067,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym4071[] = { &_sym332, &_sym88, &_sym116,  (struct enum_fields *) -1,};

// Instruction ld_u_gZ_agX_u_agY
static vcpu_local_instr_attrs _sym4072 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Instruction ld_u_gZ_agX_u_agY
static struct adl_operand _sym4073_operands_operands[] = { {41, 0, 0, 0, 0, 8, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{45, 1, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{66, 2, ADL_REGISTER, 0, 0, 20, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 3, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym4074[] = { &_sym84, &_sym92, 0, &_sym126, &_sym346,  (struct enum_fields *) -1,};

// Instruction ld_u_gZ_agX_u_agY_minus
static vcpu_local_instr_attrs _sym4075 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  ld_u_gZ_agX_u_agY_minus -> ld_u_gZ_agX_u_agY;
static struct adl_operand _sym4076_operands[] = { {45, 1, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{66, 2, ADL_REGISTER, 0, 0, 20, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 0, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction ld_u_gZ_agX_u_agY_minus
static struct adl_operand _sym4077_operands_operands[] = { {204, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{43, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{59, 2, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym4078[] = {
  // ld_u_gZ_agX_u_agY    (0)
  { "ld_u_gZ_agX_u_agY", 1, 3, 29, 64,  0x1, { 0xce00000,},0, "", 0, 3, 3, 0, 0, 0, _sym4076_operands,0,0,0, 0,0,&_sym4075,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym4079[] = { &_sym332, &_sym88, &_sym116,  (struct enum_fields *) -1,};

// Instruction ld_u_gZ_agX_u_agY_plus
static vcpu_local_instr_attrs _sym4080 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  ld_u_gZ_agX_u_agY_plus -> ld_u_gZ_agX_u_agY;
static struct adl_operand _sym4081_operands[] = { {45, 1, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{66, 2, ADL_REGISTER, 0, 0, 20, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 0, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction ld_u_gZ_agX_u_agY_plus
static struct adl_operand _sym4082_operands_operands[] = { {204, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{43, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{59, 2, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym4083[] = {
  // ld_u_gZ_agX_u_agY    (0)
  { "ld_u_gZ_agX_u_agY", 1, 3, 29, 64,  0x1, { 0xc600000,},0, "", 0, 3, 3, 0, 0, 0, _sym4081_operands,0,0,0, 0,0,&_sym4080,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym4084[] = { &_sym332, &_sym88, &_sym116,  (struct enum_fields *) -1,};

// Instruction ld_u_h_agX_agY
static vcpu_local_instr_attrs _sym4085 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Instruction ld_u_h_agX_agY
static struct adl_operand _sym4086_operands_operands[] = { {41, 0, 0, 0, 0, 8, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{45, 1, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{66, 2, ADL_REGISTER, 0, 0, 20, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym4087[] = { &_sym84, &_sym92, 0, &_sym126,  (struct enum_fields *) -1,};

// Instruction ld_u_h_agX_agY_minus
static vcpu_local_instr_attrs _sym4088 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  ld_u_h_agX_agY_minus -> ld_u_h_agX_agY;
static struct adl_operand _sym4089_operands[] = { {45, 0, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{66, 1, ADL_REGISTER, 0, 0, 20, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction ld_u_h_agX_agY_minus
static struct adl_operand _sym4090_operands_operands[] = { {43, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{59, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym4091[] = {
  // ld_u_h_agX_agY    (0)
  { "ld_u_h_agX_agY", 1, 3, 29, 64,  0x1, { 0xca00060,},0, "", 0, 2, 2, 0, 0, 0, _sym4089_operands,0,0,0, 0,0,&_sym4088,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym4092[] = { &_sym88, &_sym116,  (struct enum_fields *) -1,};

// Instruction ld_u_h_agX_agY_plus
static vcpu_local_instr_attrs _sym4093 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  ld_u_h_agX_agY_plus -> ld_u_h_agX_agY;
static struct adl_operand _sym4094_operands[] = { {45, 0, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{66, 1, ADL_REGISTER, 0, 0, 20, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction ld_u_h_agX_agY_plus
static struct adl_operand _sym4095_operands_operands[] = { {43, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{59, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym4096[] = {
  // ld_u_h_agX_agY    (0)
  { "ld_u_h_agX_agY", 1, 3, 29, 64,  0x1, { 0xc200060,},0, "", 0, 2, 2, 0, 0, 0, _sym4094_operands,0,0,0, 0,0,&_sym4093,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym4097[] = { &_sym88, &_sym116,  (struct enum_fields *) -1,};

// Instruction ld_u_h_agX_u_agY
static vcpu_local_instr_attrs _sym4098 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Instruction ld_u_h_agX_u_agY
static struct adl_operand _sym4099_operands_operands[] = { {41, 0, 0, 0, 0, 8, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{45, 1, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{66, 2, ADL_REGISTER, 0, 0, 20, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym4100[] = { &_sym84, &_sym92, 0, &_sym126,  (struct enum_fields *) -1,};

// Instruction ld_u_h_agX_u_agY_minus
static vcpu_local_instr_attrs _sym4101 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  ld_u_h_agX_u_agY_minus -> ld_u_h_agX_u_agY;
static struct adl_operand _sym4102_operands[] = { {45, 0, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{66, 1, ADL_REGISTER, 0, 0, 20, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction ld_u_h_agX_u_agY_minus
static struct adl_operand _sym4103_operands_operands[] = { {43, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{59, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym4104[] = {
  // ld_u_h_agX_u_agY    (0)
  { "ld_u_h_agX_u_agY", 1, 3, 29, 64,  0x1, { 0xce00060,},0, "", 0, 2, 2, 0, 0, 0, _sym4102_operands,0,0,0, 0,0,&_sym4101,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym4105[] = { &_sym88, &_sym116,  (struct enum_fields *) -1,};

// Instruction ld_u_h_agX_u_agY_plus
static vcpu_local_instr_attrs _sym4106 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  ld_u_h_agX_u_agY_plus -> ld_u_h_agX_u_agY;
static struct adl_operand _sym4107_operands[] = { {45, 0, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{66, 1, ADL_REGISTER, 0, 0, 20, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction ld_u_h_agX_u_agY_plus
static struct adl_operand _sym4108_operands_operands[] = { {43, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{59, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym4109[] = {
  // ld_u_h_agX_u_agY    (0)
  { "ld_u_h_agX_u_agY", 1, 3, 29, 64,  0x1, { 0xc600060,},0, "", 0, 2, 2, 0, 0, 0, _sym4107_operands,0,0,0, 0,0,&_sym4106,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym4110[] = { &_sym88, &_sym116,  (struct enum_fields *) -1,};

// Instruction ld_u_h_agY_Is9
static vcpu_local_instr_attrs _sym4111 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Instruction ld_u_h_agY_Is9
static struct adl_operand _sym4112_operands_operands[] = { {60, 0, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{273, 1, ADL_SIGNED, 0, 0, 16, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym4113[] = { &_sym116, 0,  (struct enum_fields *) -1,};

// Instruction ld_u_h_agY_Is9_zero
static vcpu_local_instr_attrs _sym4114 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  ld_u_h_agY_Is9_zero -> ld_u_h_agY_Is9;
static struct adl_operand _sym4115_operands[] = { {60, 0, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction ld_u_h_agY_Is9_zero
static struct adl_operand _sym4116_operands_operands[] = { {59, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym4117[] = {
  // ld_u_h_agY_Is9    (0)
  { "ld_u_h_agY_Is9", 1, 3, 29, 64,  0x1, { 0x4200060,},0, "", 0, 1, 1, 0, 0, 0, _sym4115_operands,0,0,0, 0,0,&_sym4114,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym4118[] = { &_sym116,  (struct enum_fields *) -1,};

// Instruction ld_u_h_agY_u_Is9
static vcpu_local_instr_attrs _sym4119 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Instruction ld_u_h_agY_u_Is9
static struct adl_operand _sym4120_operands_operands[] = { {60, 0, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{273, 1, ADL_SIGNED, 0, 0, 16, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym4121[] = { &_sym116, 0,  (struct enum_fields *) -1,};

// Instruction ld_u_h_agY_u_Is9_zero
static vcpu_local_instr_attrs _sym4122 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  ld_u_h_agY_u_Is9_zero -> ld_u_h_agY_u_Is9;
static struct adl_operand _sym4123_operands[] = { {60, 0, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction ld_u_h_agY_u_Is9_zero
static struct adl_operand _sym4124_operands_operands[] = { {59, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym4125[] = {
  // ld_u_h_agY_u_Is9    (0)
  { "ld_u_h_agY_u_Is9", 1, 3, 29, 64,  0x1, { 0x4600060,},0, "", 0, 1, 1, 0, 0, 0, _sym4123_operands,0,0,0, 0,0,&_sym4122,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym4126[] = { &_sym116,  (struct enum_fields *) -1,};

// Instruction ld_u_h_sp_Is10
static vcpu_local_instr_attrs _sym4127 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Instruction ld_u_h_sp_Is10
static struct adl_operand _sym4128_operands_operands[] = { {238, 0, ADL_SIGNED, 0, 0, 15, ((bfd_int64_t)18446744073709551105ull-1), 511ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym4129[] = { 0,  (struct enum_fields *) -1,};

// Instruction ld_u_h_sp_Is10_zero
static vcpu_local_instr_attrs _sym4130 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  ld_u_h_sp_Is10_zero -> ld_u_h_sp_Is10;

// Instruction ld_u_h_sp_Is10_zero
static struct adl_opcode _sym4133[] = {
  // ld_u_h_sp_Is10    (0)
  { "ld_u_h_sp_Is10", 1, 3, 29, 64,  0x1, { 0x2200060,},0, "", 0, 0, 0, 0, 0, 0, 0,0,0,0, 0,0,&_sym4130,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym4134[] = {  (struct enum_fields *) -1,};

// Instruction ld_u_x2_gZ_agX_agY_u
static vcpu_local_instr_attrs _sym4135 { "0000000000000000000100000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Instruction ld_u_x2_gZ_agX_agY_u
static struct adl_operand _sym4136_operands_operands[] = { {41, 0, 0, 0, 0, 8, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{45, 1, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{66, 2, ADL_REGISTER, 0, 0, 20, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 3, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym4137[] = { &_sym84, &_sym92, 0, &_sym126, &_sym346,  (struct enum_fields *) -1,};

// Instruction ld_u_x2_gZ_agX_agY_u_minus
static vcpu_local_instr_attrs _sym4138 { "0000000000000000000100000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  ld_u_x2_gZ_agX_agY_u_minus -> ld_u_x2_gZ_agX_agY_u;
static struct adl_operand _sym4139_operands[] = { {45, 1, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{66, 2, ADL_REGISTER, 0, 0, 20, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 0, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction ld_u_x2_gZ_agX_agY_u_minus
static struct adl_operand _sym4140_operands_operands[] = { {204, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{43, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{59, 2, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym4141[] = {
  // ld_u_x2_gZ_agX_agY_u    (0)
  { "ld_u_x2_gZ_agX_agY_u", 1, 3, 29, 64,  0x1, { 0xca01000,},0, "", 0, 3, 3, 0, 0, 0, _sym4139_operands,0,0,0, 0,0,&_sym4138,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym4142[] = { &_sym332, &_sym88, &_sym116,  (struct enum_fields *) -1,};

// Instruction ld_u_x2_gZ_agX_agY_u_plus
static vcpu_local_instr_attrs _sym4143 { "0000000000000000000100000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  ld_u_x2_gZ_agX_agY_u_plus -> ld_u_x2_gZ_agX_agY_u;
static struct adl_operand _sym4144_operands[] = { {45, 1, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{66, 2, ADL_REGISTER, 0, 0, 20, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 0, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction ld_u_x2_gZ_agX_agY_u_plus
static struct adl_operand _sym4145_operands_operands[] = { {204, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{43, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{59, 2, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym4146[] = {
  // ld_u_x2_gZ_agX_agY_u    (0)
  { "ld_u_x2_gZ_agX_agY_u", 1, 3, 29, 64,  0x1, { 0xc201000,},0, "", 0, 3, 3, 0, 0, 0, _sym4144_operands,0,0,0, 0,0,&_sym4143,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym4147[] = { &_sym332, &_sym88, &_sym116,  (struct enum_fields *) -1,};

// Instruction ld_u_x2_gZ_agX_u_agY
static vcpu_local_instr_attrs _sym4148 { "0000000000000000000100000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Instruction ld_u_x2_gZ_agX_u_agY
static struct adl_operand _sym4149_operands_operands[] = { {41, 0, 0, 0, 0, 8, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{45, 1, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{66, 2, ADL_REGISTER, 0, 0, 20, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 3, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym4150[] = { &_sym84, &_sym92, 0, &_sym126, &_sym346,  (struct enum_fields *) -1,};

// Instruction ld_u_x2_gZ_agX_u_agY_minus
static vcpu_local_instr_attrs _sym4151 { "0000000000000000000100000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  ld_u_x2_gZ_agX_u_agY_minus -> ld_u_x2_gZ_agX_u_agY;
static struct adl_operand _sym4152_operands[] = { {45, 1, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{66, 2, ADL_REGISTER, 0, 0, 20, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 0, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction ld_u_x2_gZ_agX_u_agY_minus
static struct adl_operand _sym4153_operands_operands[] = { {204, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{43, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{59, 2, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym4154[] = {
  // ld_u_x2_gZ_agX_u_agY    (0)
  { "ld_u_x2_gZ_agX_u_agY", 1, 3, 29, 64,  0x1, { 0xce01000,},0, "", 0, 3, 3, 0, 0, 0, _sym4152_operands,0,0,0, 0,0,&_sym4151,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym4155[] = { &_sym332, &_sym88, &_sym116,  (struct enum_fields *) -1,};

// Instruction ld_u_x2_gZ_agX_u_agY_plus
static vcpu_local_instr_attrs _sym4156 { "0000000000000000000100000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  ld_u_x2_gZ_agX_u_agY_plus -> ld_u_x2_gZ_agX_u_agY;
static struct adl_operand _sym4157_operands[] = { {45, 1, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{66, 2, ADL_REGISTER, 0, 0, 20, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 0, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction ld_u_x2_gZ_agX_u_agY_plus
static struct adl_operand _sym4158_operands_operands[] = { {204, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{43, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{59, 2, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym4159[] = {
  // ld_u_x2_gZ_agX_u_agY    (0)
  { "ld_u_x2_gZ_agX_u_agY", 1, 3, 29, 64,  0x1, { 0xc601000,},0, "", 0, 3, 3, 0, 0, 0, _sym4157_operands,0,0,0, 0,0,&_sym4156,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym4160[] = { &_sym332, &_sym88, &_sym116,  (struct enum_fields *) -1,};

// Instruction ld_x2_gZ_agX_agY
static vcpu_local_instr_attrs _sym4161 { "0000000000000000000100000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Instruction ld_x2_gZ_agX_agY
static struct adl_operand _sym4162_operands_operands[] = { {41, 0, 0, 0, 0, 8, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{45, 1, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{66, 2, ADL_REGISTER, 0, 0, 20, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 3, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym4163[] = { &_sym84, &_sym92, 0, &_sym126, &_sym346,  (struct enum_fields *) -1,};

// Instruction ld_x2_gZ_agX_agY_minus
static vcpu_local_instr_attrs _sym4164 { "0000000000000000000100000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  ld_x2_gZ_agX_agY_minus -> ld_x2_gZ_agX_agY;
static struct adl_operand _sym4165_operands[] = { {45, 1, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{66, 2, ADL_REGISTER, 0, 0, 20, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 0, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction ld_x2_gZ_agX_agY_minus
static struct adl_operand _sym4166_operands_operands[] = { {204, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{43, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{59, 2, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym4167[] = {
  // ld_x2_gZ_agX_agY    (0)
  { "ld_x2_gZ_agX_agY", 1, 3, 29, 64,  0x1, { 0xc801000,},0, "", 0, 3, 3, 0, 0, 0, _sym4165_operands,0,0,0, 0,0,&_sym4164,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym4168[] = { &_sym332, &_sym88, &_sym116,  (struct enum_fields *) -1,};

// Instruction ld_x2_gZ_agX_agY_plus
static vcpu_local_instr_attrs _sym4169 { "0000000000000000000100000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  ld_x2_gZ_agX_agY_plus -> ld_x2_gZ_agX_agY;
static struct adl_operand _sym4170_operands[] = { {45, 1, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{66, 2, ADL_REGISTER, 0, 0, 20, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 0, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction ld_x2_gZ_agX_agY_plus
static struct adl_operand _sym4171_operands_operands[] = { {204, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{43, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{59, 2, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym4172[] = {
  // ld_x2_gZ_agX_agY    (0)
  { "ld_x2_gZ_agX_agY", 1, 3, 29, 64,  0x1, { 0xc001000,},0, "", 0, 3, 3, 0, 0, 0, _sym4170_operands,0,0,0, 0,0,&_sym4169,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym4173[] = { &_sym332, &_sym88, &_sym116,  (struct enum_fields *) -1,};

// Instruction ldb_s_gY_agX_u_Is9
static vcpu_local_instr_attrs _sym4174 { "0000000000000000001000000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Instruction ldb_s_gY_agX_u_Is9
static struct adl_operand _sym4175_operands_operands[] = { {321, 0, 0, 0, 0, 8, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{542, 1, 0, 0, 0, 6, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 2, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{45, 3, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{273, 4, ADL_SIGNED, 0, 0, 16, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym4176[] = { &_sym348, &_sym442, &_sym332, &_sym88, 0,  (struct enum_fields *) -1,};

// Instruction ldb_s_gY_agX_u_Is9_ld
static vcpu_local_instr_attrs _sym4177 { "0000000000000000001000000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  ldb_s_gY_agX_u_Is9_ld -> ldb_s_gY_agX_u_Is9;
static struct adl_operand _sym4178_operands[] = { {45, 1, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{273, 2, ADL_SIGNED, 0, 0, 16, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 0, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction ldb_s_gY_agX_u_Is9_ld
static struct adl_operand _sym4179_operands_operands[] = { {204, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{43, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{272, 2, ADL_SIGNED, 0, 0, 0, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym4180[] = {
  // ldb_s_gY_agX_u_Is9    (0)
  { "ldb_s_gY_agX_u_Is9", 1, 3, 29, 64,  0x1, { 0xec600000,},0, "", 0, 3, 3, 0, 0, 0, _sym4178_operands,0,0,2, 0,0,&_sym4177,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym4181[] = { &_sym332, &_sym88, 0,  (struct enum_fields *) -1,};

// Instruction ldb_s_gY_agX_u_Is9_ld_line
static vcpu_local_instr_attrs _sym4182 { "0000000000000000001000000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  ldb_s_gY_agX_u_Is9_ld_line -> ldb_s_gY_agX_u_Is9;
static struct adl_operand _sym4183_operands[] = { {45, 1, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{273, 2, ADL_SIGNED, 0, 0, 16, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 0, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction ldb_s_gY_agX_u_Is9_ld_line
static struct adl_operand _sym4184_operands_operands[] = { {204, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{43, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{272, 2, ADL_SIGNED, 0, 0, 0, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym4185[] = {
  // ldb_s_gY_agX_u_Is9    (0)
  { "ldb_s_gY_agX_u_Is9", 1, 3, 29, 64,  0x1, { 0xece00000,},0, "", 0, 3, 3, 0, 0, 0, _sym4183_operands,0,0,2, 0,0,&_sym4182,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym4186[] = { &_sym332, &_sym88, 0,  (struct enum_fields *) -1,};

// Instruction ldb_s_gY_agX_u_Is9_ld_zero
static vcpu_local_instr_attrs _sym4187 { "0000000000000000001000000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  ldb_s_gY_agX_u_Is9_ld_zero -> ldb_s_gY_agX_u_Is9;
static struct adl_operand _sym4188_operands[] = { {542, 3, 0, 0, 0, 6, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{321, 0, 0, 0, 0, 8, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{45, 2, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 1, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction ldb_s_gY_agX_u_Is9_ld_zero
static struct adl_operand _sym4189_operands_operands[] = { {320, 0, 0, 0, 0, 0, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{204, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{43, 2, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{541, 3, 0, 0, 0, 0, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym4190[] = {
  // ldb_s_gY_agX_u_Is9    (0)
  { "ldb_s_gY_agX_u_Is9", 1, 3, 29, 64,  0x1, { 0xec600000,},0, "", 0, 4, 4, 0, 0, 0, _sym4188_operands,0,0,2, 0,0,&_sym4187,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym4191[] = { &_sym348, &_sym332, &_sym88, &_sym442,  (struct enum_fields *) -1,};

// Instruction ldb_s_gY_agX_u_Is9_lds
static vcpu_local_instr_attrs _sym4192 { "0000000000000000001000000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  ldb_s_gY_agX_u_Is9_lds -> ldb_s_gY_agX_u_Is9;
static struct adl_operand _sym4193_operands[] = { {45, 1, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{273, 2, ADL_SIGNED, 0, 0, 16, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 0, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction ldb_s_gY_agX_u_Is9_lds
static struct adl_operand _sym4194_operands_operands[] = { {204, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{43, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{272, 2, ADL_SIGNED, 0, 0, 0, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym4195[] = {
  // ldb_s_gY_agX_u_Is9    (0)
  { "ldb_s_gY_agX_u_Is9", 1, 3, 29, 64,  0x1, { 0xee600000,},0, "", 0, 3, 3, 0, 0, 0, _sym4193_operands,0,0,2, 0,0,&_sym4192,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym4196[] = { &_sym332, &_sym88, 0,  (struct enum_fields *) -1,};

// Instruction ldb_s_gY_agX_u_Is9_lds_line
static vcpu_local_instr_attrs _sym4197 { "0000000000000000001000000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  ldb_s_gY_agX_u_Is9_lds_line -> ldb_s_gY_agX_u_Is9;
static struct adl_operand _sym4198_operands[] = { {45, 1, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{273, 2, ADL_SIGNED, 0, 0, 16, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 0, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction ldb_s_gY_agX_u_Is9_lds_line
static struct adl_operand _sym4199_operands_operands[] = { {204, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{43, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{272, 2, ADL_SIGNED, 0, 0, 0, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym4200[] = {
  // ldb_s_gY_agX_u_Is9    (0)
  { "ldb_s_gY_agX_u_Is9", 1, 3, 29, 64,  0x1, { 0xeee00000,},0, "", 0, 3, 3, 0, 0, 0, _sym4198_operands,0,0,2, 0,0,&_sym4197,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym4201[] = { &_sym332, &_sym88, 0,  (struct enum_fields *) -1,};

// Instruction ldb_s_gY_agX_u_Is9_line0_wide_imm_ld
adl_instr_attr_val _sym4202[] = { { instr_opS,  0, 0 }, { instr_inst,  0, "ldb_gY_agX_Is18" }, { instr_vcpu3,  0, 0 }, { -1, 0, 0 } };
static vcpu_local_instr_attrs _sym4203 { "0000000000000000001000000000000000100000000000000000000000000100000000000000000000" , _sym4202 };

// Shorthand:  ldb_s_gY_agX_u_Is9_line0_wide_imm_ld -> ldb_s_gY_agX_u_Is9;
static struct adl_operand _sym4204_operands[] = { {45, 1, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{273, 2, ADL_SIGNED, 0, 0, 16, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 0, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction ldb_s_gY_agX_u_Is9_line0_wide_imm_ld
static struct adl_operand _sym4205_operands_operands[] = { {204, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{43, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{272, 2, ADL_SIGNED, 0, 0, 0, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym4206[] = {
  // ldb_s_gY_agX_u_Is9    (0)
  { "ldb_s_gY_agX_u_Is9", 1, 3, 29, 64,  0x1, { 0xec600000,},0, "", 0, 3, 3, 0, 0, 0, _sym4204_operands,0,0,2, 0,0,&_sym4203,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym4207[] = { &_sym332, &_sym88, 0,  (struct enum_fields *) -1,};

// Instruction ldb_s_gY_agX_u_Is9_line0_wide_imm_lds
adl_instr_attr_val _sym4208[] = { { instr_opS,  0, 0 }, { instr_inst,  0, "ldb_s_gY_agX_Is18" }, { instr_vcpu3,  0, 0 }, { -1, 0, 0 } };
static vcpu_local_instr_attrs _sym4209 { "0000000000000000001000000000000000100000000000000000000000000100000000000000000000" , _sym4208 };

// Shorthand:  ldb_s_gY_agX_u_Is9_line0_wide_imm_lds -> ldb_s_gY_agX_u_Is9;
static struct adl_operand _sym4210_operands[] = { {45, 1, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{273, 2, ADL_SIGNED, 0, 0, 16, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 0, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction ldb_s_gY_agX_u_Is9_line0_wide_imm_lds
static struct adl_operand _sym4211_operands_operands[] = { {204, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{43, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{272, 2, ADL_SIGNED, 0, 0, 0, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym4212[] = {
  // ldb_s_gY_agX_u_Is9    (0)
  { "ldb_s_gY_agX_u_Is9", 1, 3, 29, 64,  0x1, { 0xee600000,},0, "", 0, 3, 3, 0, 0, 0, _sym4210_operands,0,0,2, 0,0,&_sym4209,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym4213[] = { &_sym332, &_sym88, 0,  (struct enum_fields *) -1,};

// Instruction ldb_s_gY_agX_u_Is9_line1_wide_imm_ld
adl_instr_attr_val _sym4214[] = { { instr_opS,  0, 0 }, { instr_inst,  0, "ldb_gY_agX_Is18" }, { instr_vcpu3,  0, 0 }, { -1, 0, 0 } };
static vcpu_local_instr_attrs _sym4215 { "0000000000000000001000000000000000100000000000000000000000000100000000000000000000" , _sym4214 };

// Shorthand:  ldb_s_gY_agX_u_Is9_line1_wide_imm_ld -> ldb_s_gY_agX_u_Is9;
static struct adl_operand _sym4216_operands[] = { {45, 1, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{273, 2, ADL_SIGNED, 9, 0, 16, ((bfd_int64_t)18446744073709486081ull-1), 65535ull, 0x1ffull, 0, 0, 0, 0, 0,-1,-1,0},{211, 0, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction ldb_s_gY_agX_u_Is9_line1_wide_imm_ld
static struct adl_operand _sym4217_operands_operands[] = { {204, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{43, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{278, 2, ADL_SIGNED, 9, 0, 0, ((bfd_int64_t)18446744073709486081ull-1), 65535ull, 0x1ffull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym4218[] = {
  // ldb_s_gY_agX_u_Is9    (0)
  { "ldb_s_gY_agX_u_Is9", 1, 3, 29, 64,  0x1, { 0xece00000,},0, "", 0, 3, 3, 0, 0, 0, _sym4216_operands,0,0,2, 0,0,&_sym4215,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym4219[] = { &_sym332, &_sym88, 0,  (struct enum_fields *) -1,};

// Instruction ldb_s_gY_agX_u_Is9_line1_wide_imm_lds
adl_instr_attr_val _sym4220[] = { { instr_opS,  0, 0 }, { instr_inst,  0, "ldb_s_gY_agX_Is18" }, { instr_vcpu3,  0, 0 }, { -1, 0, 0 } };
static vcpu_local_instr_attrs _sym4221 { "0000000000000000001000000000000000100000000000000000000000000100000000000000000000" , _sym4220 };

// Shorthand:  ldb_s_gY_agX_u_Is9_line1_wide_imm_lds -> ldb_s_gY_agX_u_Is9;
static struct adl_operand _sym4222_operands[] = { {45, 1, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{273, 2, ADL_SIGNED, 9, 0, 16, ((bfd_int64_t)18446744073709486081ull-1), 65535ull, 0x1ffull, 0, 0, 0, 0, 0,-1,-1,0},{211, 0, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction ldb_s_gY_agX_u_Is9_line1_wide_imm_lds
static struct adl_operand _sym4223_operands_operands[] = { {204, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{43, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{278, 2, ADL_SIGNED, 9, 0, 0, ((bfd_int64_t)18446744073709486081ull-1), 65535ull, 0x1ffull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym4224[] = {
  // ldb_s_gY_agX_u_Is9    (0)
  { "ldb_s_gY_agX_u_Is9", 1, 3, 29, 64,  0x1, { 0xeee00000,},0, "", 0, 3, 3, 0, 0, 0, _sym4222_operands,0,0,2, 0,0,&_sym4221,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym4225[] = { &_sym332, &_sym88, 0,  (struct enum_fields *) -1,};

// Instruction ldb_s_gY_agX_u_Is9_wide_imm
static vcpu_local_instr_attrs _sym4226 { "0000000000000000011000000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  ldb_s_gY_agX_u_Is9_wide_imm -> ldb_s_gY_agX_u_Is9;

static bfd_uint64_t _sym4228_modifier (const expressionS *operands, unsigned __cia ATTRIBUTE_UNUSED) { return im17s2line ( ((int)(((operands[3].X_add_number) & (1 << 16)) ? ((operands[3].X_add_number)- (1 << 17)):(operands[3].X_add_number))) , 9 ); }

static int _sym4228_mod_indices[] = { 3,  -1 };

static bfd_uint64_t _sym4229_modifier (const expressionS *operands, unsigned __cia ATTRIBUTE_UNUSED) { return im17s2imXs ( ((int)(((operands[3].X_add_number) & (1 << 16)) ? ((operands[3].X_add_number)- (1 << 17)):(operands[3].X_add_number))) , 9 ); }

static int _sym4229_mod_indices[] = { 3,  -1 };
static struct adl_operand _sym4227_operands[] = { {542, 0, 0, 0, 0, 6, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{321, -1, 0, 0, 0, 0, 0, 0, 0, _sym4228_modifier, _sym4228_mod_indices, 0, 0,0, -1,-1,0},{45, 2, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{273, -1, 0, 0, 0, 0, 0, 0, 0, _sym4229_modifier, _sym4229_mod_indices, 0, 0,0, -1,-1,0},{211, 1, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction ldb_s_gY_agX_u_Is9_wide_imm
static struct adl_operand _sym4230_operands_operands[] = { {541, 0, 0, 0, 0, 0, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{204, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{43, 2, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{256, 3, ADL_SIGNED, 0, 0, 0, ((bfd_int64_t)18446744073709486081ull-1), 65535ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym4231[] = {
  // ldb_s_gY_agX_u_Is9    (0)
  { "ldb_s_gY_agX_u_Is9", 1, 3, 29, 64,  0x1, { 0xec600000,},0, "", 0, 5, 5, 0, 1, 0, _sym4227_operands,0,0,2, 0,0,&_sym4226,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym4232[] = { &_sym442, &_sym332, &_sym88, 0,  (struct enum_fields *) -1,};

// Instruction ldb_s_gY_agX_u_Is9_zero
static vcpu_local_instr_attrs _sym4233 { "0000000000000000001000000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  ldb_s_gY_agX_u_Is9_zero -> ldb_s_gY_agX_u_Is9;
static struct adl_operand _sym4234_operands[] = { {542, 3, 0, 0, 0, 6, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{321, 0, 0, 0, 0, 8, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{45, 2, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 1, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction ldb_s_gY_agX_u_Is9_zero
static struct adl_operand _sym4235_operands_operands[] = { {320, 0, 0, 0, 0, 0, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{204, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{43, 2, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{541, 3, 0, 0, 0, 0, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym4236[] = {
  // ldb_s_gY_agX_u_Is9    (0)
  { "ldb_s_gY_agX_u_Is9", 1, 3, 29, 64,  0x1, { 0xec600000,},0, "", 0, 4, 4, 0, 0, 0, _sym4234_operands,0,0,2, 0,0,&_sym4233,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym4237[] = { &_sym348, &_sym332, &_sym88, &_sym442,  (struct enum_fields *) -1,};

// Instruction ldb_s_gZ_agX_Is9
static vcpu_local_instr_attrs _sym4238 { "0000000000000000001000000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Instruction ldb_s_gZ_agX_Is9
static struct adl_operand _sym4239_operands_operands[] = { {321, 0, 0, 0, 0, 8, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{542, 1, 0, 0, 0, 6, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 2, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{45, 3, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{273, 4, ADL_SIGNED, 0, 0, 16, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym4240[] = { &_sym348, &_sym442, &_sym332, &_sym88, 0,  (struct enum_fields *) -1,};

// Instruction ldb_s_gZ_agX_Is9_ld
static vcpu_local_instr_attrs _sym4241 { "0000000000000000001000000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  ldb_s_gZ_agX_Is9_ld -> ldb_s_gZ_agX_Is9;
static struct adl_operand _sym4242_operands[] = { {45, 1, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{273, 2, ADL_SIGNED, 0, 0, 16, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 0, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction ldb_s_gZ_agX_Is9_ld
static struct adl_operand _sym4243_operands_operands[] = { {204, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{43, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{272, 2, ADL_SIGNED, 0, 0, 0, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym4244[] = {
  // ldb_s_gZ_agX_Is9    (0)
  { "ldb_s_gZ_agX_Is9", 1, 3, 29, 64,  0x1, { 0xec000000,},0, "", 0, 3, 3, 0, 0, 0, _sym4242_operands,0,0,2, 0,0,&_sym4241,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym4245[] = { &_sym332, &_sym88, 0,  (struct enum_fields *) -1,};

// Instruction ldb_s_gZ_agX_Is9_ld_line
static vcpu_local_instr_attrs _sym4246 { "0000000000000000001000000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  ldb_s_gZ_agX_Is9_ld_line -> ldb_s_gZ_agX_Is9;
static struct adl_operand _sym4247_operands[] = { {45, 1, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{273, 2, ADL_SIGNED, 0, 0, 16, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 0, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction ldb_s_gZ_agX_Is9_ld_line
static struct adl_operand _sym4248_operands_operands[] = { {204, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{43, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{272, 2, ADL_SIGNED, 0, 0, 0, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym4249[] = {
  // ldb_s_gZ_agX_Is9    (0)
  { "ldb_s_gZ_agX_Is9", 1, 3, 29, 64,  0x1, { 0xec800000,},0, "", 0, 3, 3, 0, 0, 0, _sym4247_operands,0,0,2, 0,0,&_sym4246,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym4250[] = { &_sym332, &_sym88, 0,  (struct enum_fields *) -1,};

// Instruction ldb_s_gZ_agX_Is9_ld_zero
static vcpu_local_instr_attrs _sym4251 { "0000000000000000001000000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  ldb_s_gZ_agX_Is9_ld_zero -> ldb_s_gZ_agX_Is9;
static struct adl_operand _sym4252_operands[] = { {542, 3, 0, 0, 0, 6, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{321, 0, 0, 0, 0, 8, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{45, 2, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 1, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction ldb_s_gZ_agX_Is9_ld_zero
static struct adl_operand _sym4253_operands_operands[] = { {320, 0, 0, 0, 0, 0, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{204, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{43, 2, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{541, 3, 0, 0, 0, 0, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym4254[] = {
  // ldb_s_gZ_agX_Is9    (0)
  { "ldb_s_gZ_agX_Is9", 1, 3, 29, 64,  0x1, { 0xec000000,},0, "", 0, 4, 4, 0, 0, 0, _sym4252_operands,0,0,2, 0,0,&_sym4251,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym4255[] = { &_sym348, &_sym332, &_sym88, &_sym442,  (struct enum_fields *) -1,};

// Instruction ldb_s_gZ_agX_Is9_lds
static vcpu_local_instr_attrs _sym4256 { "0000000000000000001000000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  ldb_s_gZ_agX_Is9_lds -> ldb_s_gZ_agX_Is9;
static struct adl_operand _sym4257_operands[] = { {45, 1, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{273, 2, ADL_SIGNED, 0, 0, 16, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 0, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction ldb_s_gZ_agX_Is9_lds
static struct adl_operand _sym4258_operands_operands[] = { {204, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{43, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{272, 2, ADL_SIGNED, 0, 0, 0, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym4259[] = {
  // ldb_s_gZ_agX_Is9    (0)
  { "ldb_s_gZ_agX_Is9", 1, 3, 29, 64,  0x1, { 0xee000000,},0, "", 0, 3, 3, 0, 0, 0, _sym4257_operands,0,0,2, 0,0,&_sym4256,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym4260[] = { &_sym332, &_sym88, 0,  (struct enum_fields *) -1,};

// Instruction ldb_s_gZ_agX_Is9_lds_line
static vcpu_local_instr_attrs _sym4261 { "0000000000000000001000000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  ldb_s_gZ_agX_Is9_lds_line -> ldb_s_gZ_agX_Is9;
static struct adl_operand _sym4262_operands[] = { {45, 1, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{273, 2, ADL_SIGNED, 0, 0, 16, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 0, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction ldb_s_gZ_agX_Is9_lds_line
static struct adl_operand _sym4263_operands_operands[] = { {204, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{43, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{272, 2, ADL_SIGNED, 0, 0, 0, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym4264[] = {
  // ldb_s_gZ_agX_Is9    (0)
  { "ldb_s_gZ_agX_Is9", 1, 3, 29, 64,  0x1, { 0xee800000,},0, "", 0, 3, 3, 0, 0, 0, _sym4262_operands,0,0,2, 0,0,&_sym4261,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym4265[] = { &_sym332, &_sym88, 0,  (struct enum_fields *) -1,};

// Instruction ldb_s_gZ_agX_Is9_line0_wide_imm_ld
adl_instr_attr_val _sym4266[] = { { instr_opS,  0, 0 }, { instr_inst,  0, "ldb_gY_agXIs18" }, { instr_vcpu3,  0, 0 }, { -1, 0, 0 } };
static vcpu_local_instr_attrs _sym4267 { "0000000000000000001000000000000000100000000000000000000000000100000000000000000000" , _sym4266 };

// Shorthand:  ldb_s_gZ_agX_Is9_line0_wide_imm_ld -> ldb_s_gZ_agX_Is9;
static struct adl_operand _sym4268_operands[] = { {45, 1, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{273, 2, ADL_SIGNED, 0, 0, 16, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 0, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction ldb_s_gZ_agX_Is9_line0_wide_imm_ld
static struct adl_operand _sym4269_operands_operands[] = { {204, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{43, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{272, 2, ADL_SIGNED, 0, 0, 0, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym4270[] = {
  // ldb_s_gZ_agX_Is9    (0)
  { "ldb_s_gZ_agX_Is9", 1, 3, 29, 64,  0x1, { 0xec000000,},0, "", 0, 3, 3, 0, 0, 0, _sym4268_operands,0,0,2, 0,0,&_sym4267,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym4271[] = { &_sym332, &_sym88, 0,  (struct enum_fields *) -1,};

// Instruction ldb_s_gZ_agX_Is9_line0_wide_imm_lds
adl_instr_attr_val _sym4272[] = { { instr_opS,  0, 0 }, { instr_inst,  0, "ldb_s_gY_agXIs18" }, { instr_vcpu3,  0, 0 }, { -1, 0, 0 } };
static vcpu_local_instr_attrs _sym4273 { "0000000000000000001000000000000000100000000000000000000000000100000000000000000000" , _sym4272 };

// Shorthand:  ldb_s_gZ_agX_Is9_line0_wide_imm_lds -> ldb_s_gZ_agX_Is9;
static struct adl_operand _sym4274_operands[] = { {45, 1, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{273, 2, ADL_SIGNED, 0, 0, 16, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 0, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction ldb_s_gZ_agX_Is9_line0_wide_imm_lds
static struct adl_operand _sym4275_operands_operands[] = { {204, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{43, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{272, 2, ADL_SIGNED, 0, 0, 0, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym4276[] = {
  // ldb_s_gZ_agX_Is9    (0)
  { "ldb_s_gZ_agX_Is9", 1, 3, 29, 64,  0x1, { 0xee000000,},0, "", 0, 3, 3, 0, 0, 0, _sym4274_operands,0,0,2, 0,0,&_sym4273,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym4277[] = { &_sym332, &_sym88, 0,  (struct enum_fields *) -1,};

// Instruction ldb_s_gZ_agX_Is9_line1_wide_imm_ld
adl_instr_attr_val _sym4278[] = { { instr_opS,  0, 0 }, { instr_inst,  0, "ldb_gY_agXIs18" }, { instr_vcpu3,  0, 0 }, { -1, 0, 0 } };
static vcpu_local_instr_attrs _sym4279 { "0000000000000000001000000000000000100000000000000000000000000100000000000000000000" , _sym4278 };

// Shorthand:  ldb_s_gZ_agX_Is9_line1_wide_imm_ld -> ldb_s_gZ_agX_Is9;
static struct adl_operand _sym4280_operands[] = { {45, 1, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{273, 2, ADL_SIGNED, 9, 0, 16, ((bfd_int64_t)18446744073709486081ull-1), 65535ull, 0x1ffull, 0, 0, 0, 0, 0,-1,-1,0},{211, 0, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction ldb_s_gZ_agX_Is9_line1_wide_imm_ld
static struct adl_operand _sym4281_operands_operands[] = { {204, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{43, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{278, 2, ADL_SIGNED, 9, 0, 0, ((bfd_int64_t)18446744073709486081ull-1), 65535ull, 0x1ffull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym4282[] = {
  // ldb_s_gZ_agX_Is9    (0)
  { "ldb_s_gZ_agX_Is9", 1, 3, 29, 64,  0x1, { 0xec800000,},0, "", 0, 3, 3, 0, 0, 0, _sym4280_operands,0,0,2, 0,0,&_sym4279,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym4283[] = { &_sym332, &_sym88, 0,  (struct enum_fields *) -1,};

// Instruction ldb_s_gZ_agX_Is9_line1_wide_imm_lds
adl_instr_attr_val _sym4284[] = { { instr_opS,  0, 0 }, { instr_inst,  0, "ldb_s_gY_agXIs18" }, { instr_vcpu3,  0, 0 }, { -1, 0, 0 } };
static vcpu_local_instr_attrs _sym4285 { "0000000000000000001000000000000000100000000000000000000000000100000000000000000000" , _sym4284 };

// Shorthand:  ldb_s_gZ_agX_Is9_line1_wide_imm_lds -> ldb_s_gZ_agX_Is9;
static struct adl_operand _sym4286_operands[] = { {45, 1, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{273, 2, ADL_SIGNED, 9, 0, 16, ((bfd_int64_t)18446744073709486081ull-1), 65535ull, 0x1ffull, 0, 0, 0, 0, 0,-1,-1,0},{211, 0, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction ldb_s_gZ_agX_Is9_line1_wide_imm_lds
static struct adl_operand _sym4287_operands_operands[] = { {204, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{43, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{278, 2, ADL_SIGNED, 9, 0, 0, ((bfd_int64_t)18446744073709486081ull-1), 65535ull, 0x1ffull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym4288[] = {
  // ldb_s_gZ_agX_Is9    (0)
  { "ldb_s_gZ_agX_Is9", 1, 3, 29, 64,  0x1, { 0xee800000,},0, "", 0, 3, 3, 0, 0, 0, _sym4286_operands,0,0,2, 0,0,&_sym4285,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym4289[] = { &_sym332, &_sym88, 0,  (struct enum_fields *) -1,};

// Instruction ldb_s_gZ_agX_Is9_wide_imm
static vcpu_local_instr_attrs _sym4290 { "0000000000000000011000000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  ldb_s_gZ_agX_Is9_wide_imm -> ldb_s_gZ_agX_Is9;

static bfd_uint64_t _sym4292_modifier (const expressionS *operands, unsigned __cia ATTRIBUTE_UNUSED) { return im17s2line ( ((int)(((operands[3].X_add_number) & (1 << 16)) ? ((operands[3].X_add_number)- (1 << 17)):(operands[3].X_add_number))) , 9 ); }

static int _sym4292_mod_indices[] = { 3,  -1 };

static bfd_uint64_t _sym4293_modifier (const expressionS *operands, unsigned __cia ATTRIBUTE_UNUSED) { return im17s2imXs ( ((int)(((operands[3].X_add_number) & (1 << 16)) ? ((operands[3].X_add_number)- (1 << 17)):(operands[3].X_add_number))) , 9 ); }

static int _sym4293_mod_indices[] = { 3,  -1 };
static struct adl_operand _sym4291_operands[] = { {542, 0, 0, 0, 0, 6, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{321, -1, 0, 0, 0, 0, 0, 0, 0, _sym4292_modifier, _sym4292_mod_indices, 0, 0,0, -1,-1,0},{45, 2, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{273, -1, 0, 0, 0, 0, 0, 0, 0, _sym4293_modifier, _sym4293_mod_indices, 0, 0,0, -1,-1,0},{211, 1, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction ldb_s_gZ_agX_Is9_wide_imm
static struct adl_operand _sym4294_operands_operands[] = { {541, 0, 0, 0, 0, 0, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{204, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{43, 2, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{256, 3, ADL_SIGNED, 0, 0, 0, ((bfd_int64_t)18446744073709486081ull-1), 65535ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym4295[] = {
  // ldb_s_gZ_agX_Is9    (0)
  { "ldb_s_gZ_agX_Is9", 1, 3, 29, 64,  0x1, { 0xec000000,},0, "", 0, 5, 5, 0, 1, 0, _sym4291_operands,0,0,2, 0,0,&_sym4290,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym4296[] = { &_sym442, &_sym332, &_sym88, 0,  (struct enum_fields *) -1,};

// Instruction ldb_s_gZ_agX_Is9_zero
static vcpu_local_instr_attrs _sym4297 { "0000000000000000001000000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  ldb_s_gZ_agX_Is9_zero -> ldb_s_gZ_agX_Is9;
static struct adl_operand _sym4298_operands[] = { {542, 3, 0, 0, 0, 6, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{321, 0, 0, 0, 0, 8, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{45, 2, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 1, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction ldb_s_gZ_agX_Is9_zero
static struct adl_operand _sym4299_operands_operands[] = { {320, 0, 0, 0, 0, 0, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{204, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{43, 2, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{541, 3, 0, 0, 0, 0, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym4300[] = {
  // ldb_s_gZ_agX_Is9    (0)
  { "ldb_s_gZ_agX_Is9", 1, 3, 29, 64,  0x1, { 0xec000000,},0, "", 0, 4, 4, 0, 0, 0, _sym4298_operands,0,0,2, 0,0,&_sym4297,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym4301[] = { &_sym348, &_sym332, &_sym88, &_sym442,  (struct enum_fields *) -1,};

// Instruction ldb_s_gZ_agX_agY
static vcpu_local_instr_attrs _sym4302 { "0000000000000000001000000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Instruction ldb_s_gZ_agX_agY
static struct adl_operand _sym4303_operands_operands[] = { {542, 0, 0, 0, 0, 6, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{41, 1, 0, 0, 0, 8, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{45, 2, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{66, 3, ADL_REGISTER, 0, 0, 20, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 4, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym4304[] = { &_sym444, &_sym84, &_sym92, 0, &_sym126, &_sym346,  (struct enum_fields *) -1,};

// Instruction ldb_s_gZ_agX_agY_add
static vcpu_local_instr_attrs _sym4305 { "0000000000000000001000000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  ldb_s_gZ_agX_agY_add -> ldb_s_gZ_agX_agY;
static struct adl_operand _sym4306_operands[] = { {542, 0, 0, 0, 0, 6, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{45, 2, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{66, 3, ADL_REGISTER, 0, 0, 20, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 1, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction ldb_s_gZ_agX_agY_add
static struct adl_operand _sym4307_operands_operands[] = { {541, 0, 0, 0, 0, 0, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{204, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{43, 2, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{59, 3, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym4308[] = {
  // ldb_s_gZ_agX_agY    (0)
  { "ldb_s_gZ_agX_agY", 1, 3, 29, 64,  0x1, { 0xfc000000,},0, "", 0, 4, 4, 0, 1, 0, _sym4306_operands,0,0,0, 0,0,&_sym4305,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym4309[] = { &_sym442, &_sym332, &_sym88, &_sym116,  (struct enum_fields *) -1,};

// Instruction ldb_s_gZ_agX_agY_subtract
static vcpu_local_instr_attrs _sym4310 { "0000000000000000001000000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  ldb_s_gZ_agX_agY_subtract -> ldb_s_gZ_agX_agY;
static struct adl_operand _sym4311_operands[] = { {542, 0, 0, 0, 0, 6, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{45, 2, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{66, 3, ADL_REGISTER, 0, 0, 20, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 1, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction ldb_s_gZ_agX_agY_subtract
static struct adl_operand _sym4312_operands_operands[] = { {541, 0, 0, 0, 0, 0, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{204, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{43, 2, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{59, 3, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym4313[] = {
  // ldb_s_gZ_agX_agY    (0)
  { "ldb_s_gZ_agX_agY", 1, 3, 29, 64,  0x1, { 0xfc800000,},0, "", 0, 4, 4, 0, 1, 0, _sym4311_operands,0,0,0, 0,0,&_sym4310,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym4314[] = { &_sym442, &_sym332, &_sym88, &_sym116,  (struct enum_fields *) -1,};

// Instruction ldb_u_s_gY_agX_Is9
static vcpu_local_instr_attrs _sym4315 { "0000000000000000001000000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Instruction ldb_u_s_gY_agX_Is9
static struct adl_operand _sym4316_operands_operands[] = { {321, 0, 0, 0, 0, 8, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{542, 1, 0, 0, 0, 6, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 2, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{45, 3, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{273, 4, ADL_SIGNED, 0, 0, 16, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym4317[] = { &_sym348, &_sym442, &_sym332, &_sym88, 0,  (struct enum_fields *) -1,};

// Instruction ldb_u_s_gY_agX_Is9_ld
static vcpu_local_instr_attrs _sym4318 { "0000000000000000001000000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  ldb_u_s_gY_agX_Is9_ld -> ldb_u_s_gY_agX_Is9;
static struct adl_operand _sym4319_operands[] = { {45, 1, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{273, 2, ADL_SIGNED, 0, 0, 16, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 0, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction ldb_u_s_gY_agX_Is9_ld
static struct adl_operand _sym4320_operands_operands[] = { {204, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{43, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{272, 2, ADL_SIGNED, 0, 0, 0, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym4321[] = {
  // ldb_u_s_gY_agX_Is9    (0)
  { "ldb_u_s_gY_agX_Is9", 1, 3, 29, 64,  0x1, { 0xec200000,},0, "", 0, 3, 3, 0, 0, 0, _sym4319_operands,0,0,2, 0,0,&_sym4318,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym4322[] = { &_sym332, &_sym88, 0,  (struct enum_fields *) -1,};

// Instruction ldb_u_s_gY_agX_Is9_ld_line
static vcpu_local_instr_attrs _sym4323 { "0000000000000000001000000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  ldb_u_s_gY_agX_Is9_ld_line -> ldb_u_s_gY_agX_Is9;
static struct adl_operand _sym4324_operands[] = { {45, 1, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{273, 2, ADL_SIGNED, 0, 0, 16, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 0, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction ldb_u_s_gY_agX_Is9_ld_line
static struct adl_operand _sym4325_operands_operands[] = { {204, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{43, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{272, 2, ADL_SIGNED, 0, 0, 0, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym4326[] = {
  // ldb_u_s_gY_agX_Is9    (0)
  { "ldb_u_s_gY_agX_Is9", 1, 3, 29, 64,  0x1, { 0xeca00000,},0, "", 0, 3, 3, 0, 0, 0, _sym4324_operands,0,0,2, 0,0,&_sym4323,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym4327[] = { &_sym332, &_sym88, 0,  (struct enum_fields *) -1,};

// Instruction ldb_u_s_gY_agX_Is9_ld_zero
static vcpu_local_instr_attrs _sym4328 { "0000000000000000001000000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  ldb_u_s_gY_agX_Is9_ld_zero -> ldb_u_s_gY_agX_Is9;
static struct adl_operand _sym4329_operands[] = { {542, 3, 0, 0, 0, 6, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{321, 0, 0, 0, 0, 8, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{45, 2, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 1, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction ldb_u_s_gY_agX_Is9_ld_zero
static struct adl_operand _sym4330_operands_operands[] = { {320, 0, 0, 0, 0, 0, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{204, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{43, 2, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{541, 3, 0, 0, 0, 0, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym4331[] = {
  // ldb_u_s_gY_agX_Is9    (0)
  { "ldb_u_s_gY_agX_Is9", 1, 3, 29, 64,  0x1, { 0xec200000,},0, "", 0, 4, 4, 0, 0, 0, _sym4329_operands,0,0,2, 0,0,&_sym4328,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym4332[] = { &_sym348, &_sym332, &_sym88, &_sym442,  (struct enum_fields *) -1,};

// Instruction ldb_u_s_gY_agX_Is9_lds
static vcpu_local_instr_attrs _sym4333 { "0000000000000000001000000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  ldb_u_s_gY_agX_Is9_lds -> ldb_u_s_gY_agX_Is9;
static struct adl_operand _sym4334_operands[] = { {45, 1, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{273, 2, ADL_SIGNED, 0, 0, 16, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 0, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction ldb_u_s_gY_agX_Is9_lds
static struct adl_operand _sym4335_operands_operands[] = { {204, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{43, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{272, 2, ADL_SIGNED, 0, 0, 0, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym4336[] = {
  // ldb_u_s_gY_agX_Is9    (0)
  { "ldb_u_s_gY_agX_Is9", 1, 3, 29, 64,  0x1, { 0xee200000,},0, "", 0, 3, 3, 0, 0, 0, _sym4334_operands,0,0,2, 0,0,&_sym4333,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym4337[] = { &_sym332, &_sym88, 0,  (struct enum_fields *) -1,};

// Instruction ldb_u_s_gY_agX_Is9_lds_line
static vcpu_local_instr_attrs _sym4338 { "0000000000000000001000000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  ldb_u_s_gY_agX_Is9_lds_line -> ldb_u_s_gY_agX_Is9;
static struct adl_operand _sym4339_operands[] = { {45, 1, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{273, 2, ADL_SIGNED, 0, 0, 16, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 0, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction ldb_u_s_gY_agX_Is9_lds_line
static struct adl_operand _sym4340_operands_operands[] = { {204, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{43, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{272, 2, ADL_SIGNED, 0, 0, 0, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym4341[] = {
  // ldb_u_s_gY_agX_Is9    (0)
  { "ldb_u_s_gY_agX_Is9", 1, 3, 29, 64,  0x1, { 0xeea00000,},0, "", 0, 3, 3, 0, 0, 0, _sym4339_operands,0,0,2, 0,0,&_sym4338,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym4342[] = { &_sym332, &_sym88, 0,  (struct enum_fields *) -1,};

// Instruction ldb_u_s_gY_agX_Is9_line0_wide_imm_ld
adl_instr_attr_val _sym4343[] = { { instr_opS,  0, 0 }, { instr_inst,  0, "ldb_u_gY_agXIs18" }, { instr_vcpu3,  0, 0 }, { -1, 0, 0 } };
static vcpu_local_instr_attrs _sym4344 { "0000000000000000001000000000000000100000000000000000000000000100000000000000000000" , _sym4343 };

// Shorthand:  ldb_u_s_gY_agX_Is9_line0_wide_imm_ld -> ldb_u_s_gY_agX_Is9;
static struct adl_operand _sym4345_operands[] = { {45, 1, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{273, 2, ADL_SIGNED, 0, 0, 16, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 0, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction ldb_u_s_gY_agX_Is9_line0_wide_imm_ld
static struct adl_operand _sym4346_operands_operands[] = { {204, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{43, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{272, 2, ADL_SIGNED, 0, 0, 0, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym4347[] = {
  // ldb_u_s_gY_agX_Is9    (0)
  { "ldb_u_s_gY_agX_Is9", 1, 3, 29, 64,  0x1, { 0xec200000,},0, "", 0, 3, 3, 0, 0, 0, _sym4345_operands,0,0,2, 0,0,&_sym4344,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym4348[] = { &_sym332, &_sym88, 0,  (struct enum_fields *) -1,};

// Instruction ldb_u_s_gY_agX_Is9_line0_wide_imm_lds
adl_instr_attr_val _sym4349[] = { { instr_opS,  0, 0 }, { instr_inst,  0, "ldb_u_s_gY_agXIs18" }, { instr_vcpu3,  0, 0 }, { -1, 0, 0 } };
static vcpu_local_instr_attrs _sym4350 { "0000000000000000001000000000000000100000000000000000000000000100000000000000000000" , _sym4349 };

// Shorthand:  ldb_u_s_gY_agX_Is9_line0_wide_imm_lds -> ldb_u_s_gY_agX_Is9;
static struct adl_operand _sym4351_operands[] = { {45, 1, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{273, 2, ADL_SIGNED, 0, 0, 16, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 0, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction ldb_u_s_gY_agX_Is9_line0_wide_imm_lds
static struct adl_operand _sym4352_operands_operands[] = { {204, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{43, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{272, 2, ADL_SIGNED, 0, 0, 0, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym4353[] = {
  // ldb_u_s_gY_agX_Is9    (0)
  { "ldb_u_s_gY_agX_Is9", 1, 3, 29, 64,  0x1, { 0xee200000,},0, "", 0, 3, 3, 0, 0, 0, _sym4351_operands,0,0,2, 0,0,&_sym4350,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym4354[] = { &_sym332, &_sym88, 0,  (struct enum_fields *) -1,};

// Instruction ldb_u_s_gY_agX_Is9_line1_wide_imm_ld
adl_instr_attr_val _sym4355[] = { { instr_opS,  0, 0 }, { instr_inst,  0, "ldb_u_gY_agXIs18" }, { instr_vcpu3,  0, 0 }, { -1, 0, 0 } };
static vcpu_local_instr_attrs _sym4356 { "0000000000000000001000000000000000100000000000000000000000000100000000000000000000" , _sym4355 };

// Shorthand:  ldb_u_s_gY_agX_Is9_line1_wide_imm_ld -> ldb_u_s_gY_agX_Is9;
static struct adl_operand _sym4357_operands[] = { {45, 1, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{273, 2, ADL_SIGNED, 9, 0, 16, ((bfd_int64_t)18446744073709486081ull-1), 65535ull, 0x1ffull, 0, 0, 0, 0, 0,-1,-1,0},{211, 0, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction ldb_u_s_gY_agX_Is9_line1_wide_imm_ld
static struct adl_operand _sym4358_operands_operands[] = { {204, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{43, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{278, 2, ADL_SIGNED, 9, 0, 0, ((bfd_int64_t)18446744073709486081ull-1), 65535ull, 0x1ffull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym4359[] = {
  // ldb_u_s_gY_agX_Is9    (0)
  { "ldb_u_s_gY_agX_Is9", 1, 3, 29, 64,  0x1, { 0xeca00000,},0, "", 0, 3, 3, 0, 0, 0, _sym4357_operands,0,0,2, 0,0,&_sym4356,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym4360[] = { &_sym332, &_sym88, 0,  (struct enum_fields *) -1,};

// Instruction ldb_u_s_gY_agX_Is9_line1_wide_imm_lds
adl_instr_attr_val _sym4361[] = { { instr_opS,  0, 0 }, { instr_inst,  0, "ldb_u_s_gY_agXIs18" }, { instr_vcpu3,  0, 0 }, { -1, 0, 0 } };
static vcpu_local_instr_attrs _sym4362 { "0000000000000000001000000000000000100000000000000000000000000100000000000000000000" , _sym4361 };

// Shorthand:  ldb_u_s_gY_agX_Is9_line1_wide_imm_lds -> ldb_u_s_gY_agX_Is9;
static struct adl_operand _sym4363_operands[] = { {45, 1, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{273, 2, ADL_SIGNED, 9, 0, 16, ((bfd_int64_t)18446744073709486081ull-1), 65535ull, 0x1ffull, 0, 0, 0, 0, 0,-1,-1,0},{211, 0, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction ldb_u_s_gY_agX_Is9_line1_wide_imm_lds
static struct adl_operand _sym4364_operands_operands[] = { {204, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{43, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{278, 2, ADL_SIGNED, 9, 0, 0, ((bfd_int64_t)18446744073709486081ull-1), 65535ull, 0x1ffull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym4365[] = {
  // ldb_u_s_gY_agX_Is9    (0)
  { "ldb_u_s_gY_agX_Is9", 1, 3, 29, 64,  0x1, { 0xeea00000,},0, "", 0, 3, 3, 0, 0, 0, _sym4363_operands,0,0,2, 0,0,&_sym4362,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym4366[] = { &_sym332, &_sym88, 0,  (struct enum_fields *) -1,};

// Instruction ldb_u_s_gY_agX_Is9_wide_imm
static vcpu_local_instr_attrs _sym4367 { "0000000000000000011000000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  ldb_u_s_gY_agX_Is9_wide_imm -> ldb_u_s_gY_agX_Is9;

static bfd_uint64_t _sym4369_modifier (const expressionS *operands, unsigned __cia ATTRIBUTE_UNUSED) { return im17s2line ( ((int)(((operands[3].X_add_number) & (1 << 16)) ? ((operands[3].X_add_number)- (1 << 17)):(operands[3].X_add_number))) , 9 ); }

static int _sym4369_mod_indices[] = { 3,  -1 };

static bfd_uint64_t _sym4370_modifier (const expressionS *operands, unsigned __cia ATTRIBUTE_UNUSED) { return im17s2imXs ( ((int)(((operands[3].X_add_number) & (1 << 16)) ? ((operands[3].X_add_number)- (1 << 17)):(operands[3].X_add_number))) , 9 ); }

static int _sym4370_mod_indices[] = { 3,  -1 };
static struct adl_operand _sym4368_operands[] = { {542, 0, 0, 0, 0, 6, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{321, -1, 0, 0, 0, 0, 0, 0, 0, _sym4369_modifier, _sym4369_mod_indices, 0, 0,0, -1,-1,0},{45, 2, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{273, -1, 0, 0, 0, 0, 0, 0, 0, _sym4370_modifier, _sym4370_mod_indices, 0, 0,0, -1,-1,0},{211, 1, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction ldb_u_s_gY_agX_Is9_wide_imm
static struct adl_operand _sym4371_operands_operands[] = { {541, 0, 0, 0, 0, 0, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{204, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{43, 2, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{256, 3, ADL_SIGNED, 0, 0, 0, ((bfd_int64_t)18446744073709486081ull-1), 65535ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym4372[] = {
  // ldb_u_s_gY_agX_Is9    (0)
  { "ldb_u_s_gY_agX_Is9", 1, 3, 29, 64,  0x1, { 0xec200000,},0, "", 0, 5, 5, 0, 1, 0, _sym4368_operands,0,0,2, 0,0,&_sym4367,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym4373[] = { &_sym442, &_sym332, &_sym88, 0,  (struct enum_fields *) -1,};

// Instruction ldb_u_s_gY_agX_Is9_zero
static vcpu_local_instr_attrs _sym4374 { "0000000000000000001000000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  ldb_u_s_gY_agX_Is9_zero -> ldb_u_s_gY_agX_Is9;
static struct adl_operand _sym4375_operands[] = { {542, 1, 0, 0, 0, 6, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{321, 0, 0, 0, 0, 8, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{45, 3, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 2, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction ldb_u_s_gY_agX_Is9_zero
static struct adl_operand _sym4376_operands_operands[] = { {320, 0, 0, 0, 0, 0, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{541, 1, 0, 0, 0, 0, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{204, 2, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{43, 3, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym4377[] = {
  // ldb_u_s_gY_agX_Is9    (0)
  { "ldb_u_s_gY_agX_Is9", 1, 3, 29, 64,  0x1, { 0xec200000,},0, "", 0, 4, 4, 0, 2, 0, _sym4375_operands,0,0,2, 0,0,&_sym4374,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym4378[] = { &_sym348, &_sym442, &_sym332, &_sym88,  (struct enum_fields *) -1,};

// Instruction ldb_u_s_gZ_agX_agY
static vcpu_local_instr_attrs _sym4379 { "0000000000000000001000000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Instruction ldb_u_s_gZ_agX_agY
static struct adl_operand _sym4380_operands_operands[] = { {542, 0, 0, 0, 0, 6, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{41, 1, 0, 0, 0, 8, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{45, 2, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{66, 3, ADL_REGISTER, 0, 0, 20, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 4, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym4381[] = { &_sym444, &_sym84, &_sym92, 0, &_sym126, &_sym346,  (struct enum_fields *) -1,};

// Instruction ldb_u_s_gZ_agX_agY_add_signed
static vcpu_local_instr_attrs _sym4382 { "0000000000000000001000000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  ldb_u_s_gZ_agX_agY_add_signed -> ldb_u_s_gZ_agX_agY;
static struct adl_operand _sym4383_operands[] = { {45, 1, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{66, 2, ADL_REGISTER, 0, 0, 20, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 0, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction ldb_u_s_gZ_agX_agY_add_signed
static struct adl_operand _sym4384_operands_operands[] = { {204, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{43, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{59, 2, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym4385[] = {
  // ldb_u_s_gZ_agX_agY    (0)
  { "ldb_u_s_gZ_agX_agY", 1, 3, 29, 64,  0x1, { 0xfe200000,},0, "", 0, 3, 3, 0, 0, 0, _sym4383_operands,0,0,0, 0,0,&_sym4382,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym4386[] = { &_sym332, &_sym88, &_sym116,  (struct enum_fields *) -1,};

// Instruction ldb_u_s_gZ_agX_agY_add_unsigned
static vcpu_local_instr_attrs _sym4387 { "0000000000000000001000000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  ldb_u_s_gZ_agX_agY_add_unsigned -> ldb_u_s_gZ_agX_agY;
static struct adl_operand _sym4388_operands[] = { {45, 1, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{66, 2, ADL_REGISTER, 0, 0, 20, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 0, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction ldb_u_s_gZ_agX_agY_add_unsigned
static struct adl_operand _sym4389_operands_operands[] = { {204, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{43, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{59, 2, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym4390[] = {
  // ldb_u_s_gZ_agX_agY    (0)
  { "ldb_u_s_gZ_agX_agY", 1, 3, 29, 64,  0x1, { 0xfc200000,},0, "", 0, 3, 3, 0, 0, 0, _sym4388_operands,0,0,0, 0,0,&_sym4387,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym4391[] = { &_sym332, &_sym88, &_sym116,  (struct enum_fields *) -1,};

// Instruction ldb_u_s_gZ_agX_agY_subtract_signed
static vcpu_local_instr_attrs _sym4392 { "0000000000000000001000000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  ldb_u_s_gZ_agX_agY_subtract_signed -> ldb_u_s_gZ_agX_agY;
static struct adl_operand _sym4393_operands[] = { {45, 1, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{66, 2, ADL_REGISTER, 0, 0, 20, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 0, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction ldb_u_s_gZ_agX_agY_subtract_signed
static struct adl_operand _sym4394_operands_operands[] = { {204, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{43, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{59, 2, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym4395[] = {
  // ldb_u_s_gZ_agX_agY    (0)
  { "ldb_u_s_gZ_agX_agY", 1, 3, 29, 64,  0x1, { 0xfea00000,},0, "", 0, 3, 3, 0, 0, 0, _sym4393_operands,0,0,0, 0,0,&_sym4392,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym4396[] = { &_sym332, &_sym88, &_sym116,  (struct enum_fields *) -1,};

// Instruction ldb_u_s_gZ_agX_agY_subtract_unsigned
static vcpu_local_instr_attrs _sym4397 { "0000000000000000001000000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  ldb_u_s_gZ_agX_agY_subtract_unsigned -> ldb_u_s_gZ_agX_agY;
static struct adl_operand _sym4398_operands[] = { {45, 1, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{66, 2, ADL_REGISTER, 0, 0, 20, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 0, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction ldb_u_s_gZ_agX_agY_subtract_unsigned
static struct adl_operand _sym4399_operands_operands[] = { {204, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{43, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{59, 2, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym4400[] = {
  // ldb_u_s_gZ_agX_agY    (0)
  { "ldb_u_s_gZ_agX_agY", 1, 3, 29, 64,  0x1, { 0xfca00000,},0, "", 0, 3, 3, 0, 0, 0, _sym4398_operands,0,0,0, 0,0,&_sym4397,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym4401[] = { &_sym332, &_sym88, &_sym116,  (struct enum_fields *) -1,};

// Instruction ldb_u_s_u_gZ_agX_agY
static vcpu_local_instr_attrs _sym4402 { "0000000000000000001000000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Instruction ldb_u_s_u_gZ_agX_agY
static struct adl_operand _sym4403_operands_operands[] = { {542, 0, 0, 0, 0, 6, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{41, 1, 0, 0, 0, 8, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{45, 2, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{66, 3, ADL_REGISTER, 0, 0, 20, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 4, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym4404[] = { &_sym444, &_sym84, &_sym92, 0, &_sym126, &_sym346,  (struct enum_fields *) -1,};

// Instruction ldb_u_s_u_gZ_agX_agY_add
static vcpu_local_instr_attrs _sym4405 { "0000000000000000001000000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  ldb_u_s_u_gZ_agX_agY_add -> ldb_u_s_u_gZ_agX_agY;
static struct adl_operand _sym4406_operands[] = { {542, 0, 0, 0, 0, 6, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{45, 2, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{66, 3, ADL_REGISTER, 0, 0, 20, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 1, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction ldb_u_s_u_gZ_agX_agY_add
static struct adl_operand _sym4407_operands_operands[] = { {541, 0, 0, 0, 0, 0, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{204, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{43, 2, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{59, 3, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym4408[] = {
  // ldb_u_s_u_gZ_agX_agY    (0)
  { "ldb_u_s_u_gZ_agX_agY", 1, 3, 29, 64,  0x1, { 0xfc600000,},0, "", 0, 4, 4, 0, 1, 0, _sym4406_operands,0,0,0, 0,0,&_sym4405,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym4409[] = { &_sym442, &_sym332, &_sym88, &_sym116,  (struct enum_fields *) -1,};

// Instruction ldb_u_s_u_gZ_agX_agY_subtract
static vcpu_local_instr_attrs _sym4410 { "0000000000000000001000000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  ldb_u_s_u_gZ_agX_agY_subtract -> ldb_u_s_u_gZ_agX_agY;
static struct adl_operand _sym4411_operands[] = { {542, 0, 0, 0, 0, 6, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{45, 2, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{66, 3, ADL_REGISTER, 0, 0, 20, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 1, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction ldb_u_s_u_gZ_agX_agY_subtract
static struct adl_operand _sym4412_operands_operands[] = { {541, 0, 0, 0, 0, 0, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{204, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{43, 2, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{59, 3, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym4413[] = {
  // ldb_u_s_u_gZ_agX_agY    (0)
  { "ldb_u_s_u_gZ_agX_agY", 1, 3, 29, 64,  0x1, { 0xfce00000,},0, "", 0, 4, 4, 0, 1, 0, _sym4411_operands,0,0,0, 0,0,&_sym4410,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym4414[] = { &_sym442, &_sym332, &_sym88, &_sym116,  (struct enum_fields *) -1,};

// Instruction ldh_s_gY_agX_u_Is9
static vcpu_local_instr_attrs _sym4415 { "0000000000000000000100000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Instruction ldh_s_gY_agX_u_Is9
static struct adl_operand _sym4416_operands_operands[] = { {321, 0, 0, 0, 0, 8, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{542, 1, 0, 0, 0, 6, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 2, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{45, 3, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{273, 4, ADL_SIGNED, 0, 0, 16, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym4417[] = { &_sym348, &_sym442, &_sym332, &_sym88, 0,  (struct enum_fields *) -1,};

// Instruction ldh_s_gY_agX_u_Is9_ld
static vcpu_local_instr_attrs _sym4418 { "0000000000000000000100000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  ldh_s_gY_agX_u_Is9_ld -> ldh_s_gY_agX_u_Is9;
static struct adl_operand _sym4419_operands[] = { {45, 1, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{273, 2, ADL_SIGNED, 0, 0, 16, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 0, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction ldh_s_gY_agX_u_Is9_ld
static struct adl_operand _sym4420_operands_operands[] = { {204, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{43, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{272, 2, ADL_SIGNED, 0, 0, 0, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym4421[] = {
  // ldh_s_gY_agX_u_Is9    (0)
  { "ldh_s_gY_agX_u_Is9", 1, 3, 29, 64,  0x1, { 0x6c600000,},0, "", 0, 3, 3, 0, 0, 0, _sym4419_operands,0,0,2, 0,0,&_sym4418,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym4422[] = { &_sym332, &_sym88, 0,  (struct enum_fields *) -1,};

// Instruction ldh_s_gY_agX_u_Is9_ld_line
static vcpu_local_instr_attrs _sym4423 { "0000000000000000000100000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  ldh_s_gY_agX_u_Is9_ld_line -> ldh_s_gY_agX_u_Is9;
static struct adl_operand _sym4424_operands[] = { {45, 1, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{273, 2, ADL_SIGNED, 0, 0, 16, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 0, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction ldh_s_gY_agX_u_Is9_ld_line
static struct adl_operand _sym4425_operands_operands[] = { {204, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{43, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{272, 2, ADL_SIGNED, 0, 0, 0, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym4426[] = {
  // ldh_s_gY_agX_u_Is9    (0)
  { "ldh_s_gY_agX_u_Is9", 1, 3, 29, 64,  0x1, { 0x6ce00000,},0, "", 0, 3, 3, 0, 0, 0, _sym4424_operands,0,0,2, 0,0,&_sym4423,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym4427[] = { &_sym332, &_sym88, 0,  (struct enum_fields *) -1,};

// Instruction ldh_s_gY_agX_u_Is9_ld_zero
static vcpu_local_instr_attrs _sym4428 { "0000000000000000000100000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  ldh_s_gY_agX_u_Is9_ld_zero -> ldh_s_gY_agX_u_Is9;
static struct adl_operand _sym4429_operands[] = { {542, 3, 0, 0, 0, 6, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{321, 0, 0, 0, 0, 8, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{45, 2, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 1, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction ldh_s_gY_agX_u_Is9_ld_zero
static struct adl_operand _sym4430_operands_operands[] = { {320, 0, 0, 0, 0, 0, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{204, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{43, 2, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{541, 3, 0, 0, 0, 0, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym4431[] = {
  // ldh_s_gY_agX_u_Is9    (0)
  { "ldh_s_gY_agX_u_Is9", 1, 3, 29, 64,  0x1, { 0x6c600000,},0, "", 0, 4, 4, 0, 0, 0, _sym4429_operands,0,0,2, 0,0,&_sym4428,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym4432[] = { &_sym348, &_sym332, &_sym88, &_sym442,  (struct enum_fields *) -1,};

// Instruction ldh_s_gY_agX_u_Is9_lds
static vcpu_local_instr_attrs _sym4433 { "0000000000000000000100000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  ldh_s_gY_agX_u_Is9_lds -> ldh_s_gY_agX_u_Is9;
static struct adl_operand _sym4434_operands[] = { {45, 1, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{273, 2, ADL_SIGNED, 0, 0, 16, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 0, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction ldh_s_gY_agX_u_Is9_lds
static struct adl_operand _sym4435_operands_operands[] = { {204, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{43, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{272, 2, ADL_SIGNED, 0, 0, 0, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym4436[] = {
  // ldh_s_gY_agX_u_Is9    (0)
  { "ldh_s_gY_agX_u_Is9", 1, 3, 29, 64,  0x1, { 0x6e600000,},0, "", 0, 3, 3, 0, 0, 0, _sym4434_operands,0,0,2, 0,0,&_sym4433,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym4437[] = { &_sym332, &_sym88, 0,  (struct enum_fields *) -1,};

// Instruction ldh_s_gY_agX_u_Is9_lds_line
static vcpu_local_instr_attrs _sym4438 { "0000000000000000000100000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  ldh_s_gY_agX_u_Is9_lds_line -> ldh_s_gY_agX_u_Is9;
static struct adl_operand _sym4439_operands[] = { {45, 1, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{273, 2, ADL_SIGNED, 0, 0, 16, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 0, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction ldh_s_gY_agX_u_Is9_lds_line
static struct adl_operand _sym4440_operands_operands[] = { {204, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{43, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{272, 2, ADL_SIGNED, 0, 0, 0, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym4441[] = {
  // ldh_s_gY_agX_u_Is9    (0)
  { "ldh_s_gY_agX_u_Is9", 1, 3, 29, 64,  0x1, { 0x6ee00000,},0, "", 0, 3, 3, 0, 0, 0, _sym4439_operands,0,0,2, 0,0,&_sym4438,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym4442[] = { &_sym332, &_sym88, 0,  (struct enum_fields *) -1,};

// Instruction ldh_s_gY_agX_u_Is9_line0_wide_imm_ld
adl_instr_attr_val _sym4443[] = { { instr_opS,  0, 0 }, { instr_inst,  0, "ldh_gY_agX_Is18" }, { instr_vcpu2,  0, 0 }, { -1, 0, 0 } };
static vcpu_local_instr_attrs _sym4444 { "0000000000000000000100000000000000100000000000000000000000000100000000000000000000" , _sym4443 };

// Shorthand:  ldh_s_gY_agX_u_Is9_line0_wide_imm_ld -> ldh_s_gY_agX_u_Is9;
static struct adl_operand _sym4445_operands[] = { {45, 1, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{273, 2, ADL_SIGNED, 0, 0, 16, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 0, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction ldh_s_gY_agX_u_Is9_line0_wide_imm_ld
static struct adl_operand _sym4446_operands_operands[] = { {204, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{43, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{272, 2, ADL_SIGNED, 0, 0, 0, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym4447[] = {
  // ldh_s_gY_agX_u_Is9    (0)
  { "ldh_s_gY_agX_u_Is9", 1, 3, 29, 64,  0x1, { 0x6c600000,},0, "", 0, 3, 3, 0, 0, 0, _sym4445_operands,0,0,2, 0,0,&_sym4444,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym4448[] = { &_sym332, &_sym88, 0,  (struct enum_fields *) -1,};

// Instruction ldh_s_gY_agX_u_Is9_line0_wide_imm_lds
adl_instr_attr_val _sym4449[] = { { instr_opS,  0, 0 }, { instr_inst,  0, "ldh_s_gY_agX_Is18" }, { instr_vcpu2,  0, 0 }, { -1, 0, 0 } };
static vcpu_local_instr_attrs _sym4450 { "0000000000000000000100000000000000100000000000000000000000000100000000000000000000" , _sym4449 };

// Shorthand:  ldh_s_gY_agX_u_Is9_line0_wide_imm_lds -> ldh_s_gY_agX_u_Is9;
static struct adl_operand _sym4451_operands[] = { {45, 1, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{273, 2, ADL_SIGNED, 0, 0, 16, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 0, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction ldh_s_gY_agX_u_Is9_line0_wide_imm_lds
static struct adl_operand _sym4452_operands_operands[] = { {204, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{43, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{272, 2, ADL_SIGNED, 0, 0, 0, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym4453[] = {
  // ldh_s_gY_agX_u_Is9    (0)
  { "ldh_s_gY_agX_u_Is9", 1, 3, 29, 64,  0x1, { 0x6e600000,},0, "", 0, 3, 3, 0, 0, 0, _sym4451_operands,0,0,2, 0,0,&_sym4450,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym4454[] = { &_sym332, &_sym88, 0,  (struct enum_fields *) -1,};

// Instruction ldh_s_gY_agX_u_Is9_line1_wide_imm_ld
adl_instr_attr_val _sym4455[] = { { instr_opS,  0, 0 }, { instr_inst,  0, "ldh_gY_agX_Is18" }, { instr_vcpu2,  0, 0 }, { -1, 0, 0 } };
static vcpu_local_instr_attrs _sym4456 { "0000000000000000000100000000000000100000000000000000000000000100000000000000000000" , _sym4455 };

// Shorthand:  ldh_s_gY_agX_u_Is9_line1_wide_imm_ld -> ldh_s_gY_agX_u_Is9;
static struct adl_operand _sym4457_operands[] = { {45, 1, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{273, 2, ADL_SIGNED, 9, 0, 16, ((bfd_int64_t)18446744073709486081ull-1), 65535ull, 0x1ffull, 0, 0, 0, 0, 0,-1,-1,0},{211, 0, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction ldh_s_gY_agX_u_Is9_line1_wide_imm_ld
static struct adl_operand _sym4458_operands_operands[] = { {204, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{43, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{278, 2, ADL_SIGNED, 9, 0, 0, ((bfd_int64_t)18446744073709486081ull-1), 65535ull, 0x1ffull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym4459[] = {
  // ldh_s_gY_agX_u_Is9    (0)
  { "ldh_s_gY_agX_u_Is9", 1, 3, 29, 64,  0x1, { 0x6ce00000,},0, "", 0, 3, 3, 0, 0, 0, _sym4457_operands,0,0,2, 0,0,&_sym4456,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym4460[] = { &_sym332, &_sym88, 0,  (struct enum_fields *) -1,};

// Instruction ldh_s_gY_agX_u_Is9_line1_wide_imm_lds
adl_instr_attr_val _sym4461[] = { { instr_opS,  0, 0 }, { instr_inst,  0, "ldh_s_gY_agX_Is18" }, { instr_vcpu2,  0, 0 }, { -1, 0, 0 } };
static vcpu_local_instr_attrs _sym4462 { "0000000000000000000100000000000000100000000000000000000000000100000000000000000000" , _sym4461 };

// Shorthand:  ldh_s_gY_agX_u_Is9_line1_wide_imm_lds -> ldh_s_gY_agX_u_Is9;
static struct adl_operand _sym4463_operands[] = { {45, 1, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{273, 2, ADL_SIGNED, 9, 0, 16, ((bfd_int64_t)18446744073709486081ull-1), 65535ull, 0x1ffull, 0, 0, 0, 0, 0,-1,-1,0},{211, 0, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction ldh_s_gY_agX_u_Is9_line1_wide_imm_lds
static struct adl_operand _sym4464_operands_operands[] = { {204, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{43, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{278, 2, ADL_SIGNED, 9, 0, 0, ((bfd_int64_t)18446744073709486081ull-1), 65535ull, 0x1ffull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym4465[] = {
  // ldh_s_gY_agX_u_Is9    (0)
  { "ldh_s_gY_agX_u_Is9", 1, 3, 29, 64,  0x1, { 0x6ee00000,},0, "", 0, 3, 3, 0, 0, 0, _sym4463_operands,0,0,2, 0,0,&_sym4462,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym4466[] = { &_sym332, &_sym88, 0,  (struct enum_fields *) -1,};

// Instruction ldh_s_gY_agX_u_Is9_wide_imm
static vcpu_local_instr_attrs _sym4467 { "0000000000000000010100000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  ldh_s_gY_agX_u_Is9_wide_imm -> ldh_s_gY_agX_u_Is9;

static bfd_uint64_t _sym4469_modifier (const expressionS *operands, unsigned __cia ATTRIBUTE_UNUSED) { return im17s2line ( ((int)(((operands[3].X_add_number) & (1 << 16)) ? ((operands[3].X_add_number)- (1 << 17)):(operands[3].X_add_number))) , 9 ); }

static int _sym4469_mod_indices[] = { 3,  -1 };

static bfd_uint64_t _sym4470_modifier (const expressionS *operands, unsigned __cia ATTRIBUTE_UNUSED) { return im17s2imXs ( ((int)(((operands[3].X_add_number) & (1 << 16)) ? ((operands[3].X_add_number)- (1 << 17)):(operands[3].X_add_number))) , 9 ); }

static int _sym4470_mod_indices[] = { 3,  -1 };
static struct adl_operand _sym4468_operands[] = { {542, 0, 0, 0, 0, 6, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{321, -1, 0, 0, 0, 0, 0, 0, 0, _sym4469_modifier, _sym4469_mod_indices, 0, 0,0, -1,-1,0},{45, 2, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{273, -1, 0, 0, 0, 0, 0, 0, 0, _sym4470_modifier, _sym4470_mod_indices, 0, 0,0, -1,-1,0},{211, 1, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction ldh_s_gY_agX_u_Is9_wide_imm
static struct adl_operand _sym4471_operands_operands[] = { {541, 0, 0, 0, 0, 0, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{204, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{43, 2, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{256, 3, ADL_SIGNED, 0, 0, 0, ((bfd_int64_t)18446744073709486081ull-1), 65535ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym4472[] = {
  // ldh_s_gY_agX_u_Is9    (0)
  { "ldh_s_gY_agX_u_Is9", 1, 3, 29, 64,  0x1, { 0x6c600000,},0, "", 0, 5, 5, 0, 1, 0, _sym4468_operands,0,0,2, 0,0,&_sym4467,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym4473[] = { &_sym442, &_sym332, &_sym88, 0,  (struct enum_fields *) -1,};

// Instruction ldh_s_gY_agX_u_Is9_zero
static vcpu_local_instr_attrs _sym4474 { "0000000000000000000100000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  ldh_s_gY_agX_u_Is9_zero -> ldh_s_gY_agX_u_Is9;
static struct adl_operand _sym4475_operands[] = { {542, 3, 0, 0, 0, 6, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{321, 0, 0, 0, 0, 8, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{45, 2, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 1, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction ldh_s_gY_agX_u_Is9_zero
static struct adl_operand _sym4476_operands_operands[] = { {320, 0, 0, 0, 0, 0, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{204, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{43, 2, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{541, 3, 0, 0, 0, 0, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym4477[] = {
  // ldh_s_gY_agX_u_Is9    (0)
  { "ldh_s_gY_agX_u_Is9", 1, 3, 29, 64,  0x1, { 0x6c600000,},0, "", 0, 4, 4, 0, 0, 0, _sym4475_operands,0,0,2, 0,0,&_sym4474,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym4478[] = { &_sym348, &_sym332, &_sym88, &_sym442,  (struct enum_fields *) -1,};

// Instruction ldh_s_gZ_agX_Is9
static vcpu_local_instr_attrs _sym4479 { "0000000000000000000100000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Instruction ldh_s_gZ_agX_Is9
static struct adl_operand _sym4480_operands_operands[] = { {321, 0, 0, 0, 0, 8, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{542, 1, 0, 0, 0, 6, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 2, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{45, 3, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{273, 4, ADL_SIGNED, 0, 0, 16, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym4481[] = { &_sym348, &_sym442, &_sym332, &_sym88, 0,  (struct enum_fields *) -1,};

// Instruction ldh_s_gZ_agX_Is9_ld
static vcpu_local_instr_attrs _sym4482 { "0000000000000000000100000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  ldh_s_gZ_agX_Is9_ld -> ldh_s_gZ_agX_Is9;
static struct adl_operand _sym4483_operands[] = { {45, 1, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{273, 2, ADL_SIGNED, 0, 0, 16, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 0, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction ldh_s_gZ_agX_Is9_ld
static struct adl_operand _sym4484_operands_operands[] = { {204, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{43, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{272, 2, ADL_SIGNED, 0, 0, 0, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym4485[] = {
  // ldh_s_gZ_agX_Is9    (0)
  { "ldh_s_gZ_agX_Is9", 1, 3, 29, 64,  0x1, { 0x6c000000,},0, "", 0, 3, 3, 0, 0, 0, _sym4483_operands,0,0,2, 0,0,&_sym4482,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym4486[] = { &_sym332, &_sym88, 0,  (struct enum_fields *) -1,};

// Instruction ldh_s_gZ_agX_Is9_ld_line
static vcpu_local_instr_attrs _sym4487 { "0000000000000000000100000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  ldh_s_gZ_agX_Is9_ld_line -> ldh_s_gZ_agX_Is9;
static struct adl_operand _sym4488_operands[] = { {45, 1, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{273, 2, ADL_SIGNED, 0, 0, 16, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 0, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction ldh_s_gZ_agX_Is9_ld_line
static struct adl_operand _sym4489_operands_operands[] = { {204, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{43, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{272, 2, ADL_SIGNED, 0, 0, 0, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym4490[] = {
  // ldh_s_gZ_agX_Is9    (0)
  { "ldh_s_gZ_agX_Is9", 1, 3, 29, 64,  0x1, { 0x6c800000,},0, "", 0, 3, 3, 0, 0, 0, _sym4488_operands,0,0,2, 0,0,&_sym4487,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym4491[] = { &_sym332, &_sym88, 0,  (struct enum_fields *) -1,};

// Instruction ldh_s_gZ_agX_Is9_ld_zero
static vcpu_local_instr_attrs _sym4492 { "0000000000000000000100000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  ldh_s_gZ_agX_Is9_ld_zero -> ldh_s_gZ_agX_Is9;
static struct adl_operand _sym4493_operands[] = { {542, 3, 0, 0, 0, 6, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{321, 0, 0, 0, 0, 8, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{45, 2, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 1, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction ldh_s_gZ_agX_Is9_ld_zero
static struct adl_operand _sym4494_operands_operands[] = { {320, 0, 0, 0, 0, 0, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{204, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{43, 2, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{541, 3, 0, 0, 0, 0, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym4495[] = {
  // ldh_s_gZ_agX_Is9    (0)
  { "ldh_s_gZ_agX_Is9", 1, 3, 29, 64,  0x1, { 0x6c000000,},0, "", 0, 4, 4, 0, 0, 0, _sym4493_operands,0,0,2, 0,0,&_sym4492,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym4496[] = { &_sym348, &_sym332, &_sym88, &_sym442,  (struct enum_fields *) -1,};

// Instruction ldh_s_gZ_agX_Is9_lds
static vcpu_local_instr_attrs _sym4497 { "0000000000000000000100000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  ldh_s_gZ_agX_Is9_lds -> ldh_s_gZ_agX_Is9;
static struct adl_operand _sym4498_operands[] = { {45, 1, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{273, 2, ADL_SIGNED, 0, 0, 16, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 0, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction ldh_s_gZ_agX_Is9_lds
static struct adl_operand _sym4499_operands_operands[] = { {204, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{43, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{272, 2, ADL_SIGNED, 0, 0, 0, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym4500[] = {
  // ldh_s_gZ_agX_Is9    (0)
  { "ldh_s_gZ_agX_Is9", 1, 3, 29, 64,  0x1, { 0x6e000000,},0, "", 0, 3, 3, 0, 0, 0, _sym4498_operands,0,0,2, 0,0,&_sym4497,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym4501[] = { &_sym332, &_sym88, 0,  (struct enum_fields *) -1,};

// Instruction ldh_s_gZ_agX_Is9_lds_line
static vcpu_local_instr_attrs _sym4502 { "0000000000000000000100000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  ldh_s_gZ_agX_Is9_lds_line -> ldh_s_gZ_agX_Is9;
static struct adl_operand _sym4503_operands[] = { {45, 1, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{273, 2, ADL_SIGNED, 0, 0, 16, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 0, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction ldh_s_gZ_agX_Is9_lds_line
static struct adl_operand _sym4504_operands_operands[] = { {204, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{43, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{272, 2, ADL_SIGNED, 0, 0, 0, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym4505[] = {
  // ldh_s_gZ_agX_Is9    (0)
  { "ldh_s_gZ_agX_Is9", 1, 3, 29, 64,  0x1, { 0x6e800000,},0, "", 0, 3, 3, 0, 0, 0, _sym4503_operands,0,0,2, 0,0,&_sym4502,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym4506[] = { &_sym332, &_sym88, 0,  (struct enum_fields *) -1,};

// Instruction ldh_s_gZ_agX_Is9_line0_wide_imm_ld
adl_instr_attr_val _sym4507[] = { { instr_opS,  0, 0 }, { instr_inst,  0, "ldh_gY_agXIs18" }, { instr_vcpu2,  0, 0 }, { -1, 0, 0 } };
static vcpu_local_instr_attrs _sym4508 { "0000000000000000000100000000000000100000000000000000000000000100000000000000000000" , _sym4507 };

// Shorthand:  ldh_s_gZ_agX_Is9_line0_wide_imm_ld -> ldh_s_gZ_agX_Is9;
static struct adl_operand _sym4509_operands[] = { {45, 1, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{273, 2, ADL_SIGNED, 0, 0, 16, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 0, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction ldh_s_gZ_agX_Is9_line0_wide_imm_ld
static struct adl_operand _sym4510_operands_operands[] = { {204, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{43, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{272, 2, ADL_SIGNED, 0, 0, 0, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym4511[] = {
  // ldh_s_gZ_agX_Is9    (0)
  { "ldh_s_gZ_agX_Is9", 1, 3, 29, 64,  0x1, { 0x6c000000,},0, "", 0, 3, 3, 0, 0, 0, _sym4509_operands,0,0,2, 0,0,&_sym4508,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym4512[] = { &_sym332, &_sym88, 0,  (struct enum_fields *) -1,};

// Instruction ldh_s_gZ_agX_Is9_line0_wide_imm_lds
adl_instr_attr_val _sym4513[] = { { instr_opS,  0, 0 }, { instr_inst,  0, "ldh_s_gY_agXIs18" }, { instr_vcpu2,  0, 0 }, { -1, 0, 0 } };
static vcpu_local_instr_attrs _sym4514 { "0000000000000000000100000000000000100000000000000000000000000100000000000000000000" , _sym4513 };

// Shorthand:  ldh_s_gZ_agX_Is9_line0_wide_imm_lds -> ldh_s_gZ_agX_Is9;
static struct adl_operand _sym4515_operands[] = { {45, 1, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{273, 2, ADL_SIGNED, 0, 0, 16, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 0, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction ldh_s_gZ_agX_Is9_line0_wide_imm_lds
static struct adl_operand _sym4516_operands_operands[] = { {204, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{43, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{272, 2, ADL_SIGNED, 0, 0, 0, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym4517[] = {
  // ldh_s_gZ_agX_Is9    (0)
  { "ldh_s_gZ_agX_Is9", 1, 3, 29, 64,  0x1, { 0x6e000000,},0, "", 0, 3, 3, 0, 0, 0, _sym4515_operands,0,0,2, 0,0,&_sym4514,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym4518[] = { &_sym332, &_sym88, 0,  (struct enum_fields *) -1,};

// Instruction ldh_s_gZ_agX_Is9_line1_wide_imm_ld
adl_instr_attr_val _sym4519[] = { { instr_opS,  0, 0 }, { instr_inst,  0, "ldh_gY_agXIs18" }, { instr_vcpu2,  0, 0 }, { -1, 0, 0 } };
static vcpu_local_instr_attrs _sym4520 { "0000000000000000000100000000000000100000000000000000000000000100000000000000000000" , _sym4519 };

// Shorthand:  ldh_s_gZ_agX_Is9_line1_wide_imm_ld -> ldh_s_gZ_agX_Is9;
static struct adl_operand _sym4521_operands[] = { {45, 1, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{273, 2, ADL_SIGNED, 9, 0, 16, ((bfd_int64_t)18446744073709486081ull-1), 65535ull, 0x1ffull, 0, 0, 0, 0, 0,-1,-1,0},{211, 0, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction ldh_s_gZ_agX_Is9_line1_wide_imm_ld
static struct adl_operand _sym4522_operands_operands[] = { {204, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{43, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{278, 2, ADL_SIGNED, 9, 0, 0, ((bfd_int64_t)18446744073709486081ull-1), 65535ull, 0x1ffull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym4523[] = {
  // ldh_s_gZ_agX_Is9    (0)
  { "ldh_s_gZ_agX_Is9", 1, 3, 29, 64,  0x1, { 0x6c800000,},0, "", 0, 3, 3, 0, 0, 0, _sym4521_operands,0,0,2, 0,0,&_sym4520,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym4524[] = { &_sym332, &_sym88, 0,  (struct enum_fields *) -1,};

// Instruction ldh_s_gZ_agX_Is9_line1_wide_imm_lds
adl_instr_attr_val _sym4525[] = { { instr_opS,  0, 0 }, { instr_inst,  0, "ldh_s_gY_agXIs18" }, { instr_vcpu2,  0, 0 }, { -1, 0, 0 } };
static vcpu_local_instr_attrs _sym4526 { "0000000000000000000100000000000000100000000000000000000000000100000000000000000000" , _sym4525 };

// Shorthand:  ldh_s_gZ_agX_Is9_line1_wide_imm_lds -> ldh_s_gZ_agX_Is9;
static struct adl_operand _sym4527_operands[] = { {45, 1, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{273, 2, ADL_SIGNED, 9, 0, 16, ((bfd_int64_t)18446744073709486081ull-1), 65535ull, 0x1ffull, 0, 0, 0, 0, 0,-1,-1,0},{211, 0, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction ldh_s_gZ_agX_Is9_line1_wide_imm_lds
static struct adl_operand _sym4528_operands_operands[] = { {204, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{43, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{278, 2, ADL_SIGNED, 9, 0, 0, ((bfd_int64_t)18446744073709486081ull-1), 65535ull, 0x1ffull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym4529[] = {
  // ldh_s_gZ_agX_Is9    (0)
  { "ldh_s_gZ_agX_Is9", 1, 3, 29, 64,  0x1, { 0x6e800000,},0, "", 0, 3, 3, 0, 0, 0, _sym4527_operands,0,0,2, 0,0,&_sym4526,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym4530[] = { &_sym332, &_sym88, 0,  (struct enum_fields *) -1,};

// Instruction ldh_s_gZ_agX_Is9_wide_imm
static vcpu_local_instr_attrs _sym4531 { "0000000000000000010100000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  ldh_s_gZ_agX_Is9_wide_imm -> ldh_s_gZ_agX_Is9;

static bfd_uint64_t _sym4533_modifier (const expressionS *operands, unsigned __cia ATTRIBUTE_UNUSED) { return im17s2line ( ((int)(((operands[3].X_add_number) & (1 << 16)) ? ((operands[3].X_add_number)- (1 << 17)):(operands[3].X_add_number))) , 9 ); }

static int _sym4533_mod_indices[] = { 3,  -1 };

static bfd_uint64_t _sym4534_modifier (const expressionS *operands, unsigned __cia ATTRIBUTE_UNUSED) { return im17s2imXs ( ((int)(((operands[3].X_add_number) & (1 << 16)) ? ((operands[3].X_add_number)- (1 << 17)):(operands[3].X_add_number))) , 9 ); }

static int _sym4534_mod_indices[] = { 3,  -1 };
static struct adl_operand _sym4532_operands[] = { {542, 0, 0, 0, 0, 6, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{321, -1, 0, 0, 0, 0, 0, 0, 0, _sym4533_modifier, _sym4533_mod_indices, 0, 0,0, -1,-1,0},{45, 2, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{273, -1, 0, 0, 0, 0, 0, 0, 0, _sym4534_modifier, _sym4534_mod_indices, 0, 0,0, -1,-1,0},{211, 1, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction ldh_s_gZ_agX_Is9_wide_imm
static struct adl_operand _sym4535_operands_operands[] = { {541, 0, 0, 0, 0, 0, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{204, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{43, 2, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{256, 3, ADL_SIGNED, 0, 0, 0, ((bfd_int64_t)18446744073709486081ull-1), 65535ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym4536[] = {
  // ldh_s_gZ_agX_Is9    (0)
  { "ldh_s_gZ_agX_Is9", 1, 3, 29, 64,  0x1, { 0x6c000000,},0, "", 0, 5, 5, 0, 1, 0, _sym4532_operands,0,0,2, 0,0,&_sym4531,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym4537[] = { &_sym442, &_sym332, &_sym88, 0,  (struct enum_fields *) -1,};

// Instruction ldh_s_gZ_agX_Is9_zero
static vcpu_local_instr_attrs _sym4538 { "0000000000000000000100000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  ldh_s_gZ_agX_Is9_zero -> ldh_s_gZ_agX_Is9;
static struct adl_operand _sym4539_operands[] = { {542, 3, 0, 0, 0, 6, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{321, 0, 0, 0, 0, 8, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{45, 2, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 1, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction ldh_s_gZ_agX_Is9_zero
static struct adl_operand _sym4540_operands_operands[] = { {320, 0, 0, 0, 0, 0, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{204, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{43, 2, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{541, 3, 0, 0, 0, 0, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym4541[] = {
  // ldh_s_gZ_agX_Is9    (0)
  { "ldh_s_gZ_agX_Is9", 1, 3, 29, 64,  0x1, { 0x6c000000,},0, "", 0, 4, 4, 0, 0, 0, _sym4539_operands,0,0,2, 0,0,&_sym4538,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym4542[] = { &_sym348, &_sym332, &_sym88, &_sym442,  (struct enum_fields *) -1,};

// Instruction ldh_s_gZ_agX_agY
static vcpu_local_instr_attrs _sym4543 { "0000000000000000000100000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Instruction ldh_s_gZ_agX_agY
static struct adl_operand _sym4544_operands_operands[] = { {542, 0, 0, 0, 0, 6, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{41, 1, 0, 0, 0, 8, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{45, 2, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{66, 3, ADL_REGISTER, 0, 0, 20, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 4, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym4545[] = { &_sym444, &_sym84, &_sym92, 0, &_sym126, &_sym346,  (struct enum_fields *) -1,};

// Instruction ldh_s_gZ_agX_agY_minus
static vcpu_local_instr_attrs _sym4546 { "0000000000000000000100000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  ldh_s_gZ_agX_agY_minus -> ldh_s_gZ_agX_agY;
static struct adl_operand _sym4547_operands[] = { {542, 0, 0, 0, 0, 6, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{45, 2, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{66, 3, ADL_REGISTER, 0, 0, 20, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 1, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction ldh_s_gZ_agX_agY_minus
static struct adl_operand _sym4548_operands_operands[] = { {541, 0, 0, 0, 0, 0, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{204, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{43, 2, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{59, 3, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym4549[] = {
  // ldh_s_gZ_agX_agY    (0)
  { "ldh_s_gZ_agX_agY", 1, 3, 29, 64,  0x1, { 0x7c800000,},0, "", 0, 4, 4, 0, 1, 0, _sym4547_operands,0,0,0, 0,0,&_sym4546,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym4550[] = { &_sym442, &_sym332, &_sym88, &_sym116,  (struct enum_fields *) -1,};

// Instruction ldh_s_gZ_agX_agY_plus
static vcpu_local_instr_attrs _sym4551 { "0000000000000000000100000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  ldh_s_gZ_agX_agY_plus -> ldh_s_gZ_agX_agY;
static struct adl_operand _sym4552_operands[] = { {542, 0, 0, 0, 0, 6, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{45, 2, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{66, 3, ADL_REGISTER, 0, 0, 20, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 1, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction ldh_s_gZ_agX_agY_plus
static struct adl_operand _sym4553_operands_operands[] = { {541, 0, 0, 0, 0, 0, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{204, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{43, 2, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{59, 3, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym4554[] = {
  // ldh_s_gZ_agX_agY    (0)
  { "ldh_s_gZ_agX_agY", 1, 3, 29, 64,  0x1, { 0x7c000000,},0, "", 0, 4, 4, 0, 1, 0, _sym4552_operands,0,0,0, 0,0,&_sym4551,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym4555[] = { &_sym442, &_sym332, &_sym88, &_sym116,  (struct enum_fields *) -1,};

// Instruction ldh_u_s_gY_agX_Is9
static vcpu_local_instr_attrs _sym4556 { "0000000000000000000100000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Instruction ldh_u_s_gY_agX_Is9
static struct adl_operand _sym4557_operands_operands[] = { {321, 0, 0, 0, 0, 8, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{542, 1, 0, 0, 0, 6, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 2, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{45, 3, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{273, 4, ADL_SIGNED, 0, 0, 16, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym4558[] = { &_sym348, &_sym442, &_sym332, &_sym88, 0,  (struct enum_fields *) -1,};

// Instruction ldh_u_s_gY_agX_Is9_ld
static vcpu_local_instr_attrs _sym4559 { "0000000000000000000100000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  ldh_u_s_gY_agX_Is9_ld -> ldh_u_s_gY_agX_Is9;
static struct adl_operand _sym4560_operands[] = { {45, 1, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{273, 2, ADL_SIGNED, 0, 0, 16, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 0, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction ldh_u_s_gY_agX_Is9_ld
static struct adl_operand _sym4561_operands_operands[] = { {204, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{43, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{272, 2, ADL_SIGNED, 0, 0, 0, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym4562[] = {
  // ldh_u_s_gY_agX_Is9    (0)
  { "ldh_u_s_gY_agX_Is9", 1, 3, 29, 64,  0x1, { 0x6c200000,},0, "", 0, 3, 3, 0, 0, 0, _sym4560_operands,0,0,1, 0,0,&_sym4559,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym4563[] = { &_sym332, &_sym88, 0,  (struct enum_fields *) -1,};

// Instruction ldh_u_s_gY_agX_Is9_ld_line
static vcpu_local_instr_attrs _sym4564 { "0000000000000000000100000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  ldh_u_s_gY_agX_Is9_ld_line -> ldh_u_s_gY_agX_Is9;
static struct adl_operand _sym4565_operands[] = { {45, 1, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{273, 2, ADL_SIGNED, 0, 0, 16, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 0, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction ldh_u_s_gY_agX_Is9_ld_line
static struct adl_operand _sym4566_operands_operands[] = { {204, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{43, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{272, 2, ADL_SIGNED, 0, 0, 0, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym4567[] = {
  // ldh_u_s_gY_agX_Is9    (0)
  { "ldh_u_s_gY_agX_Is9", 1, 3, 29, 64,  0x1, { 0x6ca00000,},0, "", 0, 3, 3, 0, 0, 0, _sym4565_operands,0,0,1, 0,0,&_sym4564,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym4568[] = { &_sym332, &_sym88, 0,  (struct enum_fields *) -1,};

// Instruction ldh_u_s_gY_agX_Is9_ld_zero
static vcpu_local_instr_attrs _sym4569 { "0000000000000000000100000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  ldh_u_s_gY_agX_Is9_ld_zero -> ldh_u_s_gY_agX_Is9;
static struct adl_operand _sym4570_operands[] = { {542, 3, 0, 0, 0, 6, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{321, 0, 0, 0, 0, 8, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{45, 2, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 1, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction ldh_u_s_gY_agX_Is9_ld_zero
static struct adl_operand _sym4571_operands_operands[] = { {320, 0, 0, 0, 0, 0, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{204, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{43, 2, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{541, 3, 0, 0, 0, 0, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym4572[] = {
  // ldh_u_s_gY_agX_Is9    (0)
  { "ldh_u_s_gY_agX_Is9", 1, 3, 29, 64,  0x1, { 0x6c200000,},0, "", 0, 4, 4, 0, 0, 0, _sym4570_operands,0,0,1, 0,0,&_sym4569,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym4573[] = { &_sym348, &_sym332, &_sym88, &_sym442,  (struct enum_fields *) -1,};

// Instruction ldh_u_s_gY_agX_Is9_lds
static vcpu_local_instr_attrs _sym4574 { "0000000000000000000100000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  ldh_u_s_gY_agX_Is9_lds -> ldh_u_s_gY_agX_Is9;
static struct adl_operand _sym4575_operands[] = { {45, 1, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{273, 2, ADL_SIGNED, 0, 0, 16, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 0, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction ldh_u_s_gY_agX_Is9_lds
static struct adl_operand _sym4576_operands_operands[] = { {204, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{43, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{272, 2, ADL_SIGNED, 0, 0, 0, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym4577[] = {
  // ldh_u_s_gY_agX_Is9    (0)
  { "ldh_u_s_gY_agX_Is9", 1, 3, 29, 64,  0x1, { 0x6e200000,},0, "", 0, 3, 3, 0, 0, 0, _sym4575_operands,0,0,1, 0,0,&_sym4574,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym4578[] = { &_sym332, &_sym88, 0,  (struct enum_fields *) -1,};

// Instruction ldh_u_s_gY_agX_Is9_lds_line
static vcpu_local_instr_attrs _sym4579 { "0000000000000000000100000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  ldh_u_s_gY_agX_Is9_lds_line -> ldh_u_s_gY_agX_Is9;
static struct adl_operand _sym4580_operands[] = { {45, 1, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{273, 2, ADL_SIGNED, 0, 0, 16, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 0, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction ldh_u_s_gY_agX_Is9_lds_line
static struct adl_operand _sym4581_operands_operands[] = { {204, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{43, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{272, 2, ADL_SIGNED, 0, 0, 0, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym4582[] = {
  // ldh_u_s_gY_agX_Is9    (0)
  { "ldh_u_s_gY_agX_Is9", 1, 3, 29, 64,  0x1, { 0x6ea00000,},0, "", 0, 3, 3, 0, 0, 0, _sym4580_operands,0,0,1, 0,0,&_sym4579,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym4583[] = { &_sym332, &_sym88, 0,  (struct enum_fields *) -1,};

// Instruction ldh_u_s_gY_agX_Is9_line0_wide_imm_ld
adl_instr_attr_val _sym4584[] = { { instr_opS,  0, 0 }, { instr_inst,  0, "ldh_u_gY_agXIs18" }, { instr_vcpu2,  0, 0 }, { -1, 0, 0 } };
static vcpu_local_instr_attrs _sym4585 { "0000000000000000000100000000000000100000000000000000000000000100000000000000000000" , _sym4584 };

// Shorthand:  ldh_u_s_gY_agX_Is9_line0_wide_imm_ld -> ldh_u_s_gY_agX_Is9;
static struct adl_operand _sym4586_operands[] = { {45, 1, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{273, 2, ADL_SIGNED, 0, 0, 16, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 0, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction ldh_u_s_gY_agX_Is9_line0_wide_imm_ld
static struct adl_operand _sym4587_operands_operands[] = { {204, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{43, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{272, 2, ADL_SIGNED, 0, 0, 0, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym4588[] = {
  // ldh_u_s_gY_agX_Is9    (0)
  { "ldh_u_s_gY_agX_Is9", 1, 3, 29, 64,  0x1, { 0x6c200000,},0, "", 0, 3, 3, 0, 0, 0, _sym4586_operands,0,0,1, 0,0,&_sym4585,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym4589[] = { &_sym332, &_sym88, 0,  (struct enum_fields *) -1,};

// Instruction ldh_u_s_gY_agX_Is9_line0_wide_imm_lds
adl_instr_attr_val _sym4590[] = { { instr_opS,  0, 0 }, { instr_inst,  0, "ldh_u_s_gY_agXIs18" }, { instr_vcpu2,  0, 0 }, { -1, 0, 0 } };
static vcpu_local_instr_attrs _sym4591 { "0000000000000000000100000000000000100000000000000000000000000100000000000000000000" , _sym4590 };

// Shorthand:  ldh_u_s_gY_agX_Is9_line0_wide_imm_lds -> ldh_u_s_gY_agX_Is9;
static struct adl_operand _sym4592_operands[] = { {45, 1, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{273, 2, ADL_SIGNED, 0, 0, 16, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 0, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction ldh_u_s_gY_agX_Is9_line0_wide_imm_lds
static struct adl_operand _sym4593_operands_operands[] = { {204, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{43, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{272, 2, ADL_SIGNED, 0, 0, 0, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym4594[] = {
  // ldh_u_s_gY_agX_Is9    (0)
  { "ldh_u_s_gY_agX_Is9", 1, 3, 29, 64,  0x1, { 0x6e200000,},0, "", 0, 3, 3, 0, 0, 0, _sym4592_operands,0,0,1, 0,0,&_sym4591,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym4595[] = { &_sym332, &_sym88, 0,  (struct enum_fields *) -1,};

// Instruction ldh_u_s_gY_agX_Is9_line1_wide_imm_ld
adl_instr_attr_val _sym4596[] = { { instr_opS,  0, 0 }, { instr_inst,  0, "ldh_u_gY_agXIs18" }, { instr_vcpu2,  0, 0 }, { -1, 0, 0 } };
static vcpu_local_instr_attrs _sym4597 { "0000000000000000000100000000000000100000000000000000000000000100000000000000000000" , _sym4596 };

// Shorthand:  ldh_u_s_gY_agX_Is9_line1_wide_imm_ld -> ldh_u_s_gY_agX_Is9;
static struct adl_operand _sym4598_operands[] = { {45, 1, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{273, 2, ADL_SIGNED, 9, 0, 16, ((bfd_int64_t)18446744073709486081ull-1), 65535ull, 0x1ffull, 0, 0, 0, 0, 0,-1,-1,0},{211, 0, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction ldh_u_s_gY_agX_Is9_line1_wide_imm_ld
static struct adl_operand _sym4599_operands_operands[] = { {204, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{43, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{278, 2, ADL_SIGNED, 9, 0, 0, ((bfd_int64_t)18446744073709486081ull-1), 65535ull, 0x1ffull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym4600[] = {
  // ldh_u_s_gY_agX_Is9    (0)
  { "ldh_u_s_gY_agX_Is9", 1, 3, 29, 64,  0x1, { 0x6ca00000,},0, "", 0, 3, 3, 0, 0, 0, _sym4598_operands,0,0,1, 0,0,&_sym4597,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym4601[] = { &_sym332, &_sym88, 0,  (struct enum_fields *) -1,};

// Instruction ldh_u_s_gY_agX_Is9_line1_wide_imm_lds
adl_instr_attr_val _sym4602[] = { { instr_opS,  0, 0 }, { instr_inst,  0, "ldh_u_s_gY_agXIs18" }, { instr_vcpu2,  0, 0 }, { -1, 0, 0 } };
static vcpu_local_instr_attrs _sym4603 { "0000000000000000000100000000000000100000000000000000000000000100000000000000000000" , _sym4602 };

// Shorthand:  ldh_u_s_gY_agX_Is9_line1_wide_imm_lds -> ldh_u_s_gY_agX_Is9;
static struct adl_operand _sym4604_operands[] = { {45, 1, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{273, 2, ADL_SIGNED, 9, 0, 16, ((bfd_int64_t)18446744073709486081ull-1), 65535ull, 0x1ffull, 0, 0, 0, 0, 0,-1,-1,0},{211, 0, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction ldh_u_s_gY_agX_Is9_line1_wide_imm_lds
static struct adl_operand _sym4605_operands_operands[] = { {204, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{43, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{278, 2, ADL_SIGNED, 9, 0, 0, ((bfd_int64_t)18446744073709486081ull-1), 65535ull, 0x1ffull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym4606[] = {
  // ldh_u_s_gY_agX_Is9    (0)
  { "ldh_u_s_gY_agX_Is9", 1, 3, 29, 64,  0x1, { 0x6ea00000,},0, "", 0, 3, 3, 0, 0, 0, _sym4604_operands,0,0,1, 0,0,&_sym4603,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym4607[] = { &_sym332, &_sym88, 0,  (struct enum_fields *) -1,};

// Instruction ldh_u_s_gY_agX_Is9_wide_imm
static vcpu_local_instr_attrs _sym4608 { "0000000000000000010100000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  ldh_u_s_gY_agX_Is9_wide_imm -> ldh_u_s_gY_agX_Is9;

static bfd_uint64_t _sym4610_modifier (const expressionS *operands, unsigned __cia ATTRIBUTE_UNUSED) { return im17s2line ( ((int)(((operands[3].X_add_number) & (1 << 16)) ? ((operands[3].X_add_number)- (1 << 17)):(operands[3].X_add_number))) , 9 ); }

static int _sym4610_mod_indices[] = { 3,  -1 };

static bfd_uint64_t _sym4611_modifier (const expressionS *operands, unsigned __cia ATTRIBUTE_UNUSED) { return im17s2imXs ( ((int)(((operands[3].X_add_number) & (1 << 16)) ? ((operands[3].X_add_number)- (1 << 17)):(operands[3].X_add_number))) , 9 ); }

static int _sym4611_mod_indices[] = { 3,  -1 };
static struct adl_operand _sym4609_operands[] = { {542, 0, 0, 0, 0, 6, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{321, -1, 0, 0, 0, 0, 0, 0, 0, _sym4610_modifier, _sym4610_mod_indices, 0, 0,0, -1,-1,0},{45, 2, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{273, -1, 0, 0, 0, 0, 0, 0, 0, _sym4611_modifier, _sym4611_mod_indices, 0, 0,0, -1,-1,0},{211, 1, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction ldh_u_s_gY_agX_Is9_wide_imm
static struct adl_operand _sym4612_operands_operands[] = { {541, 0, 0, 0, 0, 0, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{204, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{43, 2, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{256, 3, ADL_SIGNED, 0, 0, 0, ((bfd_int64_t)18446744073709486081ull-1), 65535ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym4613[] = {
  // ldh_u_s_gY_agX_Is9    (0)
  { "ldh_u_s_gY_agX_Is9", 1, 3, 29, 64,  0x1, { 0x6c200000,},0, "", 0, 5, 5, 0, 0, 0, _sym4609_operands,0,0,1, 0,0,&_sym4608,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym4614[] = { &_sym442, &_sym332, &_sym88, 0,  (struct enum_fields *) -1,};

// Instruction ldh_u_s_gY_agX_Is9_zero
static vcpu_local_instr_attrs _sym4615 { "0000000000000000000100000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  ldh_u_s_gY_agX_Is9_zero -> ldh_u_s_gY_agX_Is9;
static struct adl_operand _sym4616_operands[] = { {542, 1, 0, 0, 0, 6, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{321, 0, 0, 0, 0, 8, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{45, 3, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 2, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction ldh_u_s_gY_agX_Is9_zero
static struct adl_operand _sym4617_operands_operands[] = { {320, 0, 0, 0, 0, 0, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{541, 1, 0, 0, 0, 0, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{204, 2, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{43, 3, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym4618[] = {
  // ldh_u_s_gY_agX_Is9    (0)
  { "ldh_u_s_gY_agX_Is9", 1, 3, 29, 64,  0x1, { 0x6c200000,},0, "", 0, 4, 4, 0, 1, 0, _sym4616_operands,0,0,1, 0,0,&_sym4615,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym4619[] = { &_sym348, &_sym442, &_sym332, &_sym88,  (struct enum_fields *) -1,};

// Instruction ldh_u_s_gZ_agX_agY
static vcpu_local_instr_attrs _sym4620 { "0000000000000000000100000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Instruction ldh_u_s_gZ_agX_agY
static struct adl_operand _sym4621_operands_operands[] = { {542, 0, 0, 0, 0, 6, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{41, 1, 0, 0, 0, 8, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{45, 2, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{66, 3, ADL_REGISTER, 0, 0, 20, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 4, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym4622[] = { &_sym444, &_sym84, &_sym92, 0, &_sym126, &_sym346,  (struct enum_fields *) -1,};

// Instruction ldh_u_s_gZ_agX_agY_s
static vcpu_local_instr_attrs _sym4623 { "0000000000000000000100000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  ldh_u_s_gZ_agX_agY_s -> ldh_u_s_gZ_agX_agY;
static struct adl_operand _sym4624_operands[] = { {45, 1, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{66, 2, ADL_REGISTER, 0, 0, 20, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 0, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction ldh_u_s_gZ_agX_agY_s
static struct adl_operand _sym4625_operands_operands[] = { {204, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{43, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{59, 2, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym4626[] = {
  // ldh_u_s_gZ_agX_agY    (0)
  { "ldh_u_s_gZ_agX_agY", 1, 3, 29, 64,  0x1, { 0x7e200000,},0, "", 0, 3, 3, 0, 0, 0, _sym4624_operands,0,0,0, 0,0,&_sym4623,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym4627[] = { &_sym332, &_sym88, &_sym116,  (struct enum_fields *) -1,};

// Instruction ldh_u_s_gZ_agX_agY_s_minus
static vcpu_local_instr_attrs _sym4628 { "0000000000000000000100000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  ldh_u_s_gZ_agX_agY_s_minus -> ldh_u_s_gZ_agX_agY;
static struct adl_operand _sym4629_operands[] = { {45, 1, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{66, 2, ADL_REGISTER, 0, 0, 20, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 0, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction ldh_u_s_gZ_agX_agY_s_minus
static struct adl_operand _sym4630_operands_operands[] = { {204, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{43, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{59, 2, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym4631[] = {
  // ldh_u_s_gZ_agX_agY    (0)
  { "ldh_u_s_gZ_agX_agY", 1, 3, 29, 64,  0x1, { 0x7ea00000,},0, "", 0, 3, 3, 0, 0, 0, _sym4629_operands,0,0,0, 0,0,&_sym4628,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym4632[] = { &_sym332, &_sym88, &_sym116,  (struct enum_fields *) -1,};

// Instruction ldh_u_s_gZ_agX_agY_unsigned
static vcpu_local_instr_attrs _sym4633 { "0000000000000000000100000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  ldh_u_s_gZ_agX_agY_unsigned -> ldh_u_s_gZ_agX_agY;
static struct adl_operand _sym4634_operands[] = { {45, 1, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{66, 2, ADL_REGISTER, 0, 0, 20, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 0, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction ldh_u_s_gZ_agX_agY_unsigned
static struct adl_operand _sym4635_operands_operands[] = { {204, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{43, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{59, 2, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym4636[] = {
  // ldh_u_s_gZ_agX_agY    (0)
  { "ldh_u_s_gZ_agX_agY", 1, 3, 29, 64,  0x1, { 0x7c200000,},0, "", 0, 3, 3, 0, 0, 0, _sym4634_operands,0,0,0, 0,0,&_sym4633,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym4637[] = { &_sym332, &_sym88, &_sym116,  (struct enum_fields *) -1,};

// Instruction ldh_u_s_gZ_agX_agY_unsigned_minus
static vcpu_local_instr_attrs _sym4638 { "0000000000000000000100000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  ldh_u_s_gZ_agX_agY_unsigned_minus -> ldh_u_s_gZ_agX_agY;
static struct adl_operand _sym4639_operands[] = { {45, 1, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{66, 2, ADL_REGISTER, 0, 0, 20, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 0, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction ldh_u_s_gZ_agX_agY_unsigned_minus
static struct adl_operand _sym4640_operands_operands[] = { {204, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{43, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{59, 2, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym4641[] = {
  // ldh_u_s_gZ_agX_agY    (0)
  { "ldh_u_s_gZ_agX_agY", 1, 3, 29, 64,  0x1, { 0x7ca00000,},0, "", 0, 3, 3, 0, 0, 0, _sym4639_operands,0,0,0, 0,0,&_sym4638,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym4642[] = { &_sym332, &_sym88, &_sym116,  (struct enum_fields *) -1,};

// Instruction ldh_u_s_u_gZ_agX_agY
static vcpu_local_instr_attrs _sym4643 { "0000000000000000000100000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Instruction ldh_u_s_u_gZ_agX_agY
static struct adl_operand _sym4644_operands_operands[] = { {542, 0, 0, 0, 0, 6, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{41, 1, 0, 0, 0, 8, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{45, 2, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{66, 3, ADL_REGISTER, 0, 0, 20, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 4, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym4645[] = { &_sym444, &_sym84, &_sym92, 0, &_sym126, &_sym346,  (struct enum_fields *) -1,};

// Instruction ldh_u_s_u_gZ_agX_agY_minus
static vcpu_local_instr_attrs _sym4646 { "0000000000000000000100000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  ldh_u_s_u_gZ_agX_agY_minus -> ldh_u_s_u_gZ_agX_agY;
static struct adl_operand _sym4647_operands[] = { {542, 0, 0, 0, 0, 6, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{45, 2, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{66, 3, ADL_REGISTER, 0, 0, 20, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 1, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction ldh_u_s_u_gZ_agX_agY_minus
static struct adl_operand _sym4648_operands_operands[] = { {541, 0, 0, 0, 0, 0, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{204, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{43, 2, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{59, 3, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym4649[] = {
  // ldh_u_s_u_gZ_agX_agY    (0)
  { "ldh_u_s_u_gZ_agX_agY", 1, 3, 29, 64,  0x1, { 0x7ce00000,},0, "", 0, 4, 4, 0, 1, 0, _sym4647_operands,0,0,0, 0,0,&_sym4646,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym4650[] = { &_sym442, &_sym332, &_sym88, &_sym116,  (struct enum_fields *) -1,};

// Instruction ldh_u_s_u_gZ_agX_agY_plus
static vcpu_local_instr_attrs _sym4651 { "0000000000000000000100000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  ldh_u_s_u_gZ_agX_agY_plus -> ldh_u_s_u_gZ_agX_agY;
static struct adl_operand _sym4652_operands[] = { {542, 0, 0, 0, 0, 6, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{45, 2, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{66, 3, ADL_REGISTER, 0, 0, 20, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 1, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction ldh_u_s_u_gZ_agX_agY_plus
static struct adl_operand _sym4653_operands_operands[] = { {541, 0, 0, 0, 0, 0, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{204, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{43, 2, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{59, 3, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym4654[] = {
  // ldh_u_s_u_gZ_agX_agY    (0)
  { "ldh_u_s_u_gZ_agX_agY", 1, 3, 29, 64,  0x1, { 0x7c600000,},0, "", 0, 4, 4, 0, 1, 0, _sym4652_operands,0,0,0, 0,0,&_sym4651,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym4655[] = { &_sym442, &_sym332, &_sym88, &_sym116,  (struct enum_fields *) -1,};

// Instruction ldm_Iu4_AYG_Iu2
static vcpu_local_instr_attrs _sym4656 { "0100000000000000001000000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Instruction ldm_Iu4_AYG_Iu2
static struct adl_operand _sym4657_operands_operands[] = { {333, 0, 0, 0, 0, 16, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{60, 1, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{383, 2, 0, 0, 0, 23, 0ull, 0x3ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym4658[] = { &_sym360, &_sym116, &_sym426,  (struct enum_fields *) -1,};

// Instruction ldm_Iu5_sp_Is10
static vcpu_local_instr_attrs _sym4659 { "0000000000000000000100000000000000010000000000000000000000000100000000000000000000" , nullptr };

// Instruction ldm_Iu5_sp_Is10
static struct adl_operand _sym4660_operands_operands[] = { {328, 0, 0, 0, 0, 24, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{239, 1, ADL_SIGNED, 0, 0, 14, ((bfd_int64_t)18446744073709551105ull-1), 511ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym4661[] = { &_sym356, 0,  (struct enum_fields *) -1,};

// Instruction ldm_Iu5_sp_Is10_zero
static vcpu_local_instr_attrs _sym4662 { "0000000000000000000100000000000000010000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  ldm_Iu5_sp_Is10_zero -> ldm_Iu5_sp_Is10;
static struct adl_operand _sym4663_operands[] = { {328, 0, 0, 0, 0, 24, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction ldm_Iu5_sp_Is10_zero
static struct adl_operand _sym4664_operands_operands[] = { {328, 0, 0, 0, 0, 24, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym4665[] = {
  // ldm_Iu5_sp_Is10    (0)
  { "ldm_Iu5_sp_Is10", 1, 3, 29, 64,  0x1, { 0x12000000,},0, "", 0, 1, 1, 0, 0, 0, _sym4663_operands,0,0,0, 0,0,&_sym4662,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym4666[] = { &_sym356,  (struct enum_fields *) -1,};

// Instruction log_gZ_gX
static vcpu_local_instr_attrs _sym4667 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Instruction log_gZ_gX
static struct adl_operand _sym4668_operands_operands[] = { {211, 0, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{191, 1, ADL_REGISTER, 0, 0, 21, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym4669[] = { &_sym332, &_sym272,  (struct enum_fields *) -1,};

// Instruction mac_cc_gZ_gX_gY
static vcpu_local_instr_attrs _sym4670 { "0000000000000000001000000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Instruction mac_cc_gZ_gX_gY
static struct adl_operand _sym4671_operands_operands[] = { {118, 0, 0, 0, 0, 9, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 1, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{191, 2, ADL_REGISTER, 0, 0, 21, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{199, 3, ADL_REGISTER, 0, 0, 17, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym4672[] = { &_sym206, &_sym332, &_sym272, &_sym310,  (struct enum_fields *) -1,};

// Instruction mant_cc_gZ_gX
static vcpu_local_instr_attrs _sym4673 { "0000000000000000001000000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Instruction mant_cc_gZ_gX
static struct adl_operand _sym4674_operands_operands[] = { {118, 0, 0, 0, 0, 9, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 1, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{191, 2, ADL_REGISTER, 0, 0, 21, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym4675[] = { &_sym206, &_sym332, &_sym272,  (struct enum_fields *) -1,};

// Instruction max_gZ_gX_gY
static vcpu_local_instr_attrs _sym4676 { "0000000000000000001000000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Instruction max_gZ_gX_gY
static struct adl_operand _sym4677_operands_operands[] = { {211, 0, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{191, 1, ADL_REGISTER, 0, 0, 21, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{199, 2, ADL_REGISTER, 0, 0, 17, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym4678[] = { &_sym332, &_sym272, &_sym310,  (struct enum_fields *) -1,};

// Instruction min_gZ_gX_gY
static vcpu_local_instr_attrs _sym4679 { "0000000000000000001000000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Instruction min_gZ_gX_gY
static struct adl_operand _sym4680_operands_operands[] = { {211, 0, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{191, 1, ADL_REGISTER, 0, 0, 21, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{199, 2, ADL_REGISTER, 0, 0, 17, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym4681[] = { &_sym332, &_sym272, &_sym310,  (struct enum_fields *) -1,};

// Instruction mod_s_cc_GZ_GX_GY
static vcpu_local_instr_attrs _sym4682 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Instruction mod_s_cc_GZ_GX_GY
static struct adl_operand _sym4683_operands_operands[] = { {370, 0, 0, 0, 0, 8, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{118, 1, 0, 0, 0, 9, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 2, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{191, 3, ADL_REGISTER, 0, 0, 21, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{199, 4, ADL_REGISTER, 0, 0, 17, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym4684[] = { &_sym400, &_sym206, &_sym332, &_sym272, &_sym310,  (struct enum_fields *) -1,};

// Instruction mod_s_gZ_Is16
static vcpu_local_instr_attrs _sym4685 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Instruction mod_s_gZ_Is16
static struct adl_operand _sym4686_operands_operands[] = { {211, 0, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{249, 1, ADL_SIGNED, 0, 0, 9, ((bfd_int64_t)18446744073709518849ull-1), 32767ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym4687[] = { &_sym332, 0,  (struct enum_fields *) -1,};

// Instruction mod_s_gZ_Is16_mod
static vcpu_local_instr_attrs _sym4688 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  mod_s_gZ_Is16_mod -> mod_s_gZ_Is16;
static struct adl_operand _sym4689_operands[] = { {249, 1, ADL_SIGNED, 0, 0, 9, ((bfd_int64_t)18446744073709518849ull-1), 32767ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 0, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction mod_s_gZ_Is16_mod
static struct adl_operand _sym4690_operands_operands[] = { {204, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{247, 1, ADL_SIGNED, 0, 0, 0, ((bfd_int64_t)18446744073709518849ull-1), 32767ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym4691[] = {
  // mod_s_gZ_Is16    (0)
  { "mod_s_gZ_Is16", 1, 3, 29, 64,  0x1, { 0x63800000,},0, "", 0, 2, 2, 0, 0, 0, _sym4689_operands,0,0,0, 0,0,&_sym4688,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym4692[] = { &_sym332, 0,  (struct enum_fields *) -1,};

// Instruction mod_z_gZ_Iu16
static vcpu_local_instr_attrs _sym4693 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Instruction mod_z_gZ_Iu16
static struct adl_operand _sym4694_operands_operands[] = { {211, 0, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{286, 1, 0, 0, 0, 9, 0ull, 0xffffull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym4695[] = { &_sym332, 0,  (struct enum_fields *) -1,};

// Instruction mod_z_gZ_Iu16_mod
static vcpu_local_instr_attrs _sym4696 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  mod_z_gZ_Iu16_mod -> mod_z_gZ_Iu16;
static struct adl_operand _sym4697_operands[] = { {286, 1, 0, 0, 0, 9, 0ull, 0xffffull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 0, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction mod_z_gZ_Iu16_mod
static struct adl_operand _sym4698_operands_operands[] = { {204, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{285, 1, 0, 0, 0, 0, 0ull, 0xffffull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym4699[] = {
  // mod_z_gZ_Iu16    (0)
  { "mod_z_gZ_Iu16", 1, 3, 29, 64,  0x1, { 0x63000000,},0, "", 0, 2, 2, 0, 0, 0, _sym4697_operands,0,0,0, 0,0,&_sym4696,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym4700[] = { &_sym332, 0,  (struct enum_fields *) -1,};

// Instruction mpyS_s_gZ_Is16
static vcpu_local_instr_attrs _sym4701 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Instruction mpyS_s_gZ_Is16
static struct adl_operand _sym4702_operands_operands[] = { {211, 0, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{249, 1, ADL_SIGNED, 0, 0, 9, ((bfd_int64_t)18446744073709518849ull-1), 32767ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym4703[] = { &_sym332, 0,  (struct enum_fields *) -1,};

// Instruction mpyS_s_gZ_Is16_mpy
static vcpu_local_instr_attrs _sym4704 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  mpyS_s_gZ_Is16_mpy -> mpyS_s_gZ_Is16;
static struct adl_operand _sym4705_operands[] = { {249, 1, ADL_SIGNED, 0, 0, 9, ((bfd_int64_t)18446744073709518849ull-1), 32767ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 0, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction mpyS_s_gZ_Is16_mpy
static struct adl_operand _sym4706_operands_operands[] = { {204, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{247, 1, ADL_SIGNED, 0, 0, 0, ((bfd_int64_t)18446744073709518849ull-1), 32767ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym4707[] = {
  // mpyS_s_gZ_Is16    (0)
  { "mpyS_s_gZ_Is16", 1, 3, 29, 64,  0x1, { 0x64800000,},0, "", 0, 2, 2, 0, 0, 0, _sym4705_operands,0,0,0, 0,0,&_sym4704,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym4708[] = { &_sym332, 0,  (struct enum_fields *) -1,};

// Instruction mpyS_s_gZ_Is16_mpy_s
static vcpu_local_instr_attrs _sym4709 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  mpyS_s_gZ_Is16_mpy_s -> mpyS_s_gZ_Is16;
static struct adl_operand _sym4710_operands[] = { {249, 1, ADL_SIGNED, 0, 0, 9, ((bfd_int64_t)18446744073709518849ull-1), 32767ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 0, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction mpyS_s_gZ_Is16_mpy_s
static struct adl_operand _sym4711_operands_operands[] = { {204, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{247, 1, ADL_SIGNED, 0, 0, 0, ((bfd_int64_t)18446744073709518849ull-1), 32767ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym4712[] = {
  // mpyS_s_gZ_Is16    (0)
  { "mpyS_s_gZ_Is16", 1, 3, 29, 64,  0x1, { 0x64800000,},0, "", 0, 2, 2, 0, 0, 0, _sym4710_operands,0,0,0, 0,0,&_sym4709,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym4713[] = { &_sym332, 0,  (struct enum_fields *) -1,};

// Instruction mpyS_z_gZ_Iu16
static vcpu_local_instr_attrs _sym4714 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Instruction mpyS_z_gZ_Iu16
static struct adl_operand _sym4715_operands_operands[] = { {211, 0, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{286, 1, 0, 0, 0, 9, 0ull, 0xffffull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym4716[] = { &_sym332, 0,  (struct enum_fields *) -1,};

// Instruction mpyS_z_gZ_Iu16_mpy
adl_instr_attr_val _sym4717[] = { { instr_opS,  0, 0 }, { instr_inst,  0, "mpyD_gX_gY_I32_mpy_gX_I32" }, { instr_vcpu1,  0, 0 }, { -1, 0, 0 } };
static vcpu_local_instr_attrs _sym4718 { "0000000000000000000010000000000000100000000000000000000000000100000000000000000000" , _sym4717 };

// Shorthand:  mpyS_z_gZ_Iu16_mpy -> mpyS_z_gZ_Iu16;
static struct adl_operand _sym4719_operands[] = { {286, 1, 0, 0, 0, 9, 0ull, 0xffffull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 0, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction mpyS_z_gZ_Iu16_mpy
static struct adl_operand _sym4720_operands_operands[] = { {204, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{285, 1, 0, 0, 0, 0, 0ull, 0xffffull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym4721[] = {
  // mpyS_z_gZ_Iu16    (0)
  { "mpyS_z_gZ_Iu16", 1, 3, 29, 64,  0x1, { 0x64000000,},0, "", 0, 2, 2, 0, 0, 0, _sym4719_operands,0,0,0, 0,0,&_sym4718,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym4722[] = { &_sym332, 0,  (struct enum_fields *) -1,};

// Instruction mpyS_z_gZ_Iu16_mpy_z
adl_instr_attr_val _sym4723[] = { { instr_opS,  0, 0 }, { instr_inst,  0, "mpyD_gX_gY_I32_mpy_gX_I32" }, { instr_vcpu1,  0, 0 }, { -1, 0, 0 } };
static vcpu_local_instr_attrs _sym4724 { "0000000000000000000010000000000000100000000000000000000000000100000000000000000000" , _sym4723 };

// Shorthand:  mpyS_z_gZ_Iu16_mpy_z -> mpyS_z_gZ_Iu16;
static struct adl_operand _sym4725_operands[] = { {286, 1, 0, 0, 0, 9, 0ull, 0xffffull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 0, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction mpyS_z_gZ_Iu16_mpy_z
static struct adl_operand _sym4726_operands_operands[] = { {204, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{285, 1, 0, 0, 0, 0, 0ull, 0xffffull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym4727[] = {
  // mpyS_z_gZ_Iu16    (0)
  { "mpyS_z_gZ_Iu16", 1, 3, 29, 64,  0x1, { 0x64000000,},0, "", 0, 2, 2, 0, 0, 0, _sym4725_operands,0,0,0, 0,0,&_sym4724,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym4728[] = { &_sym332, 0,  (struct enum_fields *) -1,};

// Instruction mpy_cc_s_gZ_gX_gY
static vcpu_local_instr_attrs _sym4729 { "0000000000000000001000000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Instruction mpy_cc_s_gZ_gX_gY
static struct adl_operand _sym4730_operands_operands[] = { {118, 0, 0, 0, 0, 9, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{370, 1, 0, 0, 0, 8, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 2, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{191, 3, ADL_REGISTER, 0, 0, 21, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{199, 4, ADL_REGISTER, 0, 0, 17, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym4731[] = { &_sym206, &_sym400, &_sym332, &_sym272, &_sym310,  (struct enum_fields *) -1,};

// Instruction mvS_aX_agY
static vcpu_local_instr_attrs _sym4732 { "0000000000000000001000000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  mvS_aX_agY -> mvS_agX_agY;
static struct adl_operand _sym4733_operands[] = { {60, 1, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{50, 0, ADL_REGISTER, 0, 0, 24, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction mvS_aX_agY
static struct adl_operand _sym4734_operands_operands[] = { {42, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{59, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym4735[] = {
  // mvS_agX_agY    (0)
  { "mvS_agX_agY", 1, 3, 29, 64,  0x1, { 0x6000000,},0, "", 0, 2, 2, 0, 0, 0, _sym4733_operands,0,0,0, 0,0,&_sym4732,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym4736[] = { &_sym86, &_sym116,  (struct enum_fields *) -1,};

// Instruction mvS_aX_agY_mv
adl_instr_attr_val _sym4737[] = { { instr_opS,  0, 0 }, { instr_inst,  0, "mv_agX_agY" }, { instr_vcpu3,  0, 0 }, { -1, 0, 0 } };
static vcpu_local_instr_attrs _sym4738 { "0000000000000000001000000000000000100000000000000000000000000100000000000000000000" , _sym4737 };

// Shorthand:  mvS_aX_agY_mv -> mvS_agX_agY;
static struct adl_operand _sym4739_operands[] = { {60, 1, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{50, 0, ADL_REGISTER, 0, 0, 24, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction mvS_aX_agY_mv
static struct adl_operand _sym4740_operands_operands[] = { {42, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{59, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym4741[] = {
  // mvS_agX_agY    (0)
  { "mvS_agX_agY", 1, 3, 29, 64,  0x1, { 0x6000000,},0, "", 0, 2, 2, 0, 0, 0, _sym4739_operands,0,0,0, 0,0,&_sym4738,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym4742[] = { &_sym86, &_sym116,  (struct enum_fields *) -1,};

// Instruction mvS_aX_sp
static vcpu_local_instr_attrs _sym4743 { "0000000000000000001010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Instruction mvS_aX_sp
static struct adl_operand _sym4744_operands_operands[] = { {57, 0, ADL_REGISTER, 0, 0, 24, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym4745[] = { &_sym86,  (struct enum_fields *) -1,};

// Instruction mvS_aX_sp_mv
adl_instr_attr_val _sym4746[] = { { instr_opS,  0, 0 }, { instr_inst,  0, "mv_agX_sp" }, { instr_vcpu1,  0, 0 }, { instr_vcpu3,  0, 0 }, { -1, 0, 0 } };
static vcpu_local_instr_attrs _sym4747 { "0000000000000000001010000000000000100000000000000000000000000100000000000000000000" , _sym4746 };

// Shorthand:  mvS_aX_sp_mv -> mvS_aX_sp;
static struct adl_operand _sym4748_operands[] = { {57, 0, ADL_REGISTER, 0, 0, 24, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction mvS_aX_sp_mv
static struct adl_operand _sym4749_operands_operands[] = { {42, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym4750[] = {
  // mvS_aX_sp    (0)
  { "mvS_aX_sp", 1, 3, 29, 64,  0x1, { 0x63f0000,},0, "", 0, 1, 1, 0, 0, 0, _sym4748_operands,0,0,0, 0,0,&_sym4747,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym4751[] = { &_sym86,  (struct enum_fields *) -1,};

// Instruction mvS_agX_aY
static vcpu_local_instr_attrs _sym4752 { "0000000000000000001000000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  mvS_agX_aY -> mvS_agX_agY;
static struct adl_operand _sym4753_operands[] = { {60, 1, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{50, 0, ADL_REGISTER, 0, 0, 24, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction mvS_agX_aY
static struct adl_operand _sym4754_operands_operands[] = { {43, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{58, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym4755[] = {
  // mvS_agX_agY    (0)
  { "mvS_agX_agY", 1, 3, 29, 64,  0x1, { 0x6000000,},0, "", 0, 2, 2, 0, 0, 0, _sym4753_operands,0,0,0, 0,0,&_sym4752,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym4756[] = { &_sym88, &_sym114,  (struct enum_fields *) -1,};

// Instruction mvS_agX_aY_mv
adl_instr_attr_val _sym4757[] = { { instr_opS,  0, 0 }, { instr_inst,  0, "mv_agX_agY" }, { instr_vcpu3,  0, 0 }, { -1, 0, 0 } };
static vcpu_local_instr_attrs _sym4758 { "0000000000000000001000000000000000100000000000000000000000000100000000000000000000" , _sym4757 };

// Shorthand:  mvS_agX_aY_mv -> mvS_agX_agY;
static struct adl_operand _sym4759_operands[] = { {60, 1, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{50, 0, ADL_REGISTER, 0, 0, 24, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction mvS_agX_aY_mv
static struct adl_operand _sym4760_operands_operands[] = { {43, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{58, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym4761[] = {
  // mvS_agX_agY    (0)
  { "mvS_agX_agY", 1, 3, 29, 64,  0x1, { 0x6000000,},0, "", 0, 2, 2, 0, 0, 0, _sym4759_operands,0,0,0, 0,0,&_sym4758,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym4762[] = { &_sym88, &_sym114,  (struct enum_fields *) -1,};

// Instruction mvS_agX_agY
static vcpu_local_instr_attrs _sym4763 { "0000000000000000001000000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Instruction mvS_agX_agY
static struct adl_operand _sym4764_operands_operands[] = { {60, 0, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{50, 1, ADL_REGISTER, 0, 0, 24, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym4765[] = { 0, &_sym118, &_sym100,  (struct enum_fields *) -1,};

// Instruction mvS_s_gZ_Is16
static vcpu_local_instr_attrs _sym4766 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Instruction mvS_s_gZ_Is16
static struct adl_operand _sym4767_operands_operands[] = { {211, 0, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{254, 1, ADL_EXT_SIGNED, 0, 0, 9, ((bfd_int64_t)18446744073709518849ull-1), 65535ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym4768[] = { &_sym332, 0,  (struct enum_fields *) -1,};

// Instruction mvS_s_gZ_Is16_mv_s
static vcpu_local_instr_attrs _sym4769 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  mvS_s_gZ_Is16_mv_s -> mvS_s_gZ_Is16;
static struct adl_operand _sym4770_operands[] = { {254, 1, ADL_EXT_SIGNED, 0, 0, 9, ((bfd_int64_t)18446744073709518849ull-1), 65535ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 0, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction mvS_s_gZ_Is16_mv_s
static struct adl_operand _sym4771_operands_operands[] = { {204, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{253, 1, ADL_EXT_SIGNED, 0, 0, 0, ((bfd_int64_t)18446744073709518849ull-1), 65535ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym4772[] = {
  // mvS_s_gZ_Is16    (0)
  { "mvS_s_gZ_Is16", 1, 3, 29, 64,  0x1, { 0x60800000,},0, "", 0, 2, 2, 0, 0, 0, _sym4770_operands,0,0,0, 0,0,&_sym4769,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym4773[] = { &_sym332, 0,  (struct enum_fields *) -1,};

// Instruction mvS_sp_aY
static vcpu_local_instr_attrs _sym4774 { "0000000000000000001000000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Instruction mvS_sp_aY
static struct adl_operand _sym4775_operands_operands[] = { {69, 0, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym4776[] = { &_sym114,  (struct enum_fields *) -1,};

// Instruction mvS_sp_aY_mv
adl_instr_attr_val _sym4777[] = { { instr_opS,  0, 0 }, { instr_inst,  0, "mv_sp_agX" }, { instr_vcpu1,  0, 0 }, { instr_vcpu3,  0, 0 }, { -1, 0, 0 } };
static vcpu_local_instr_attrs _sym4778 { "0000000000000000001010000000000000100000000000000000000000000100000000000000000000" , _sym4777 };

// Shorthand:  mvS_sp_aY_mv -> mvS_sp_aY;
static struct adl_operand _sym4779_operands[] = { {69, 0, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction mvS_sp_aY_mv
static struct adl_operand _sym4780_operands_operands[] = { {58, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym4781[] = {
  // mvS_sp_aY    (0)
  { "mvS_sp_aY", 1, 3, 29, 64,  0x1, { 0x60001f8,},0, "", 0, 1, 1, 0, 0, 0, _sym4779_operands,0,0,0, 0,0,&_sym4778,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym4782[] = { &_sym114,  (struct enum_fields *) -1,};

// Instruction mvS_z_gZ_Iu16
static vcpu_local_instr_attrs _sym4783 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Instruction mvS_z_gZ_Iu16
static struct adl_operand _sym4784_operands_operands[] = { {211, 0, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{286, 1, 0, 0, 0, 9, 0ull, 0xffffull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym4785[] = { &_sym332, 0,  (struct enum_fields *) -1,};

// Instruction mvS_z_gZ_Iu16_mv
static vcpu_local_instr_attrs _sym4786 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  mvS_z_gZ_Iu16_mv -> mvS_z_gZ_Iu16;
static struct adl_operand _sym4787_operands[] = { {286, 1, 0, 0, 0, 9, 0ull, 0xffffull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 0, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction mvS_z_gZ_Iu16_mv
static struct adl_operand _sym4788_operands_operands[] = { {204, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{285, 1, 0, 0, 0, 0, 0ull, 0xffffull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym4789[] = {
  // mvS_z_gZ_Iu16    (0)
  { "mvS_z_gZ_Iu16", 1, 3, 29, 64,  0x1, { 0x60000000,},0, "", 0, 2, 2, 0, 0, 0, _sym4787_operands,0,0,0, 0,0,&_sym4786,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym4790[] = { &_sym332, 0,  (struct enum_fields *) -1,};

// Instruction mvS_z_gZ_Iu16_mv_z
adl_instr_attr_val _sym4791[] = { { instr_opS,  0, 0 }, { instr_inst,  0, "mvD_gX_I32_mv_cc" }, { instr_vcpu1,  0, 0 }, { -1, 0, 0 } };
static vcpu_local_instr_attrs _sym4792 { "0000000000000000000010000000000000100000000000000000000000000100000000000000000000" , _sym4791 };

// Shorthand:  mvS_z_gZ_Iu16_mv_z -> mvS_z_gZ_Iu16;
static struct adl_operand _sym4793_operands[] = { {286, 1, 0, 0, 0, 9, 0ull, 0xffffull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 0, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction mvS_z_gZ_Iu16_mv_z
static struct adl_operand _sym4794_operands_operands[] = { {204, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{285, 1, 0, 0, 0, 0, 0ull, 0xffffull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym4795[] = {
  // mvS_z_gZ_Iu16    (0)
  { "mvS_z_gZ_Iu16", 1, 3, 29, 64,  0x1, { 0x60000000,},0, "", 0, 2, 2, 0, 0, 0, _sym4793_operands,0,0,0, 0,0,&_sym4792,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym4796[] = { &_sym332, 0,  (struct enum_fields *) -1,};

// Instruction mv_H_VPX_Iu1
static vcpu_local_instr_attrs _sym4797 { "0100000000000000001000000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  mv_H_VPX_Iu1 -> mv_h_VPX_Iu1;
static struct adl_operand _sym4798_operands[] = { {376, 0, 0, 0, 0, 24, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction mv_H_VPX_Iu1
static struct adl_operand _sym4799_operands_operands[] = { {374, 0, 0, 0, 0, 0, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym4800[] = {
  // mv_h_VPX_Iu1    (0)
  { "mv_h_VPX_Iu1", 1, 3, 29, 64,  0x1, { 0x3b010060,},0, "", 0, 1, 1, 0, 1, 0, _sym4798_operands,0,0,1, 0,0,&_sym4797,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym4801[] = { &_sym408,  (struct enum_fields *) -1,};

// Instruction mv_VPX_Iu1_H
static vcpu_local_instr_attrs _sym4802 { "0100000000000000001000000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  mv_VPX_Iu1_H -> mv_VPX_Iu1_h;
static struct adl_operand _sym4803_operands[] = { {375, 0, 0, 0, 0, 28, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction mv_VPX_Iu1_H
static struct adl_operand _sym4804_operands_operands[] = { {374, 0, 0, 0, 0, 0, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym4805[] = {
  // mv_VPX_Iu1_h    (0)
  { "mv_VPX_Iu1_h", 1, 3, 29, 64,  0x1, { 0x3b010600,},0, "", 0, 1, 1, 0, 1, 0, _sym4803_operands,0,0,1, 0,0,&_sym4802,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym4806[] = { &_sym408,  (struct enum_fields *) -1,};

// Instruction mv_VPX_Iu1_h
static vcpu_local_instr_attrs _sym4807 { "0100000000000000001000000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Instruction mv_VPX_Iu1_h
static struct adl_operand _sym4808_operands_operands[] = { {375, 0, 0, 0, 0, 28, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym4809[] = { &_sym408,  (struct enum_fields *) -1,};

// Instruction mv_cc_Iu4
static vcpu_local_instr_attrs _sym4810 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Instruction mv_cc_Iu4
static struct adl_operand _sym4811_operands_operands[] = { {300, 0, 0, 0, 0, 21, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym4812[] = { 0,  (struct enum_fields *) -1,};

// Instruction mv_cc_gZ_gX
static vcpu_local_instr_attrs _sym4813 { "0000000000000000001000000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Instruction mv_cc_gZ_gX
static struct adl_operand _sym4814_operands_operands[] = { {118, 0, 0, 0, 0, 9, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{207, 1, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{181, 2, ADL_REGISTER, 0, 0, 21, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym4815[] = { &_sym206, &_sym336, &_sym288,  (struct enum_fields *) -1,};

// Instruction mv_cc_gZ_pc
static vcpu_local_instr_attrs _sym4816 { "0000000000000000001100000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Instruction mv_cc_gZ_pc
static struct adl_operand _sym4817_operands_operands[] = { {118, 0, 0, 0, 0, 9, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 1, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym4818[] = { &_sym206, &_sym332,  (struct enum_fields *) -1,};

// Instruction mv_cc_gZ_quot
static vcpu_local_instr_attrs _sym4819 { "0000000000000000001010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Instruction mv_cc_gZ_quot
static struct adl_operand _sym4820_operands_operands[] = { {118, 0, 0, 0, 0, 9, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 1, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym4821[] = { &_sym206, &_sym332,  (struct enum_fields *) -1,};

// Instruction mv_cc_gZ_rem
static vcpu_local_instr_attrs _sym4822 { "0000000000000000001010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Instruction mv_cc_gZ_rem
static struct adl_operand _sym4823_operands_operands[] = { {118, 0, 0, 0, 0, 9, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 1, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym4824[] = { &_sym206, &_sym332,  (struct enum_fields *) -1,};

// Instruction mv_h_VPX_Iu1
static vcpu_local_instr_attrs _sym4825 { "0100000000000000001000000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Instruction mv_h_VPX_Iu1
static struct adl_operand _sym4826_operands_operands[] = { {376, 0, 0, 0, 0, 24, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym4827[] = { &_sym408,  (struct enum_fields *) -1,};

// Instruction mv_sp_Iu20_opS_HI
static vcpu_local_instr_attrs _sym4828 { "0000000000000000001000000000000000000000000000000000000100000100000000000000000000" , nullptr };

// Instruction mv_sp_Iu20_opS_HI
static struct adl_operand _sym4829_operands_operands[] = { {222, 0, ADL_ABSOLUTE, 2, 0, 9, 0ull, 0x3fffffull, 0x3ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym4830[] = { 0,  (struct enum_fields *) -1,};

// Instruction mvh_s_cc_s_gZ_gX
static vcpu_local_instr_attrs _sym4831 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  mvh_s_cc_s_gZ_gX -> mvh_s_gZ_gX;
static struct adl_operand _sym4832_operands[] = { {118, 0, 0, 0, 0, 9, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{191, 2, ADL_REGISTER, 0, 0, 21, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 1, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction mvh_s_cc_s_gZ_gX
static struct adl_operand _sym4833_operands_operands[] = { {364, 0, 0, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{204, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{172, 2, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym4834[] = {
  // mvh_s_gZ_gX    (0)
  { "mvh_s_gZ_gX", 1, 3, 29, 64,  0x1, { 0x3b040000,},0, "", 0, 3, 3, 0, 1, 0, _sym4832_operands,0,0,0, 0,0,&_sym4831,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym4835[] = { &_sym390, &_sym332, &_sym272,  (struct enum_fields *) -1,};

// Instruction mvh_s_gZ_gX
static vcpu_local_instr_attrs _sym4836 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Instruction mvh_s_gZ_gX
static struct adl_operand _sym4837_operands_operands[] = { {118, 0, 0, 0, 0, 9, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 1, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{191, 2, ADL_REGISTER, 0, 0, 21, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym4838[] = { &_sym206, &_sym332, &_sym272,  (struct enum_fields *) -1,};

// Instruction mvh_s_s_gZ_gX
static vcpu_local_instr_attrs _sym4839 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  mvh_s_s_gZ_gX -> mvh_s_gZ_gX;
static struct adl_operand _sym4840_operands[] = { {191, 1, ADL_REGISTER, 0, 0, 21, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 0, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction mvh_s_s_gZ_gX
static struct adl_operand _sym4841_operands_operands[] = { {204, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{172, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym4842[] = {
  // mvh_s_gZ_gX    (0)
  { "mvh_s_gZ_gX", 1, 3, 29, 64,  0x1, { 0x3b040000,},0, "", 0, 2, 2, 0, 0, 0, _sym4840_operands,0,0,0, 0,0,&_sym4839,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym4843[] = { &_sym332, &_sym272,  (struct enum_fields *) -1,};

// Instruction mvip_Iu9_gX
static vcpu_local_instr_attrs _sym4844 { "0000000000000000000100000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Instruction mvip_Iu9_gX
static struct adl_operand _sym4845_operands_operands[] = { {314, 0, 0, 0, 0, 12, 0ull, 0x1ffull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{190, 1, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym4846[] = { 0, &_sym272,  (struct enum_fields *) -1,};

// Instruction mvip_Iu9_gX_gY
static vcpu_local_instr_attrs _sym4847 { "0000000000000000000100000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Instruction mvip_Iu9_gX_gY
static struct adl_operand _sym4848_operands_operands[] = { {314, 0, 0, 0, 0, 12, 0ull, 0x1ffull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{190, 1, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{203, 2, ADL_REGISTER, 0, 0, 21, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym4849[] = { 0, &_sym272, &_sym310,  (struct enum_fields *) -1,};

// Instruction mvip_gX_Iu9
static vcpu_local_instr_attrs _sym4850 { "0000000000000000000100000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Instruction mvip_gX_Iu9
static struct adl_operand _sym4851_operands_operands[] = { {190, 0, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{314, 1, 0, 0, 0, 12, 0ull, 0x1ffull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym4852[] = { &_sym272, 0,  (struct enum_fields *) -1,};

// Instruction mvip_gX_Iu9_gY
static vcpu_local_instr_attrs _sym4853 { "0000000000000000000100000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Instruction mvip_gX_Iu9_gY
static struct adl_operand _sym4854_operands_operands[] = { {190, 0, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{314, 1, 0, 0, 0, 12, 0ull, 0x1ffull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{203, 2, ADL_REGISTER, 0, 0, 21, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym4855[] = { &_sym272, 0, &_sym310,  (struct enum_fields *) -1,};

// Instruction mvip_gX_gZ
static vcpu_local_instr_attrs _sym4856 { "0000000000000000000100000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Instruction mvip_gX_gZ
static struct adl_operand _sym4857_operands_operands[] = { {190, 0, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{209, 1, ADL_REGISTER, 0, 0, 17, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym4858[] = { &_sym272, &_sym332,  (struct enum_fields *) -1,};

// Instruction mvip_gX_gZ_gY
static vcpu_local_instr_attrs _sym4859 { "0000000000000000000100000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Instruction mvip_gX_gZ_gY
static struct adl_operand _sym4860_operands_operands[] = { {190, 0, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{209, 1, ADL_REGISTER, 0, 0, 17, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{203, 2, ADL_REGISTER, 0, 0, 21, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym4861[] = { &_sym272, &_sym332, &_sym310,  (struct enum_fields *) -1,};

// Instruction mvip_gZ_gX
static vcpu_local_instr_attrs _sym4862 { "0000000000000000000100000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Instruction mvip_gZ_gX
static struct adl_operand _sym4863_operands_operands[] = { {209, 0, ADL_REGISTER, 0, 0, 17, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{190, 1, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym4864[] = { &_sym332, &_sym272,  (struct enum_fields *) -1,};

// Instruction mvip_gZ_gX_gY
static vcpu_local_instr_attrs _sym4865 { "0000000000000000000100000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Instruction mvip_gZ_gX_gY
static struct adl_operand _sym4866_operands_operands[] = { {209, 0, ADL_REGISTER, 0, 0, 17, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{190, 1, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{203, 2, ADL_REGISTER, 0, 0, 21, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym4867[] = { &_sym332, &_sym272, &_sym310,  (struct enum_fields *) -1,};

// Instruction nop_s
static vcpu_local_instr_attrs _sym4868 { "0000000000000000000010000000000000001000000000000000000000000100000000000000000000" , nullptr };

// Instruction nop_s
static struct enum_fields *_sym4870[] = {  (struct enum_fields *) -1,};

// Instruction nop_s_syn
static vcpu_local_instr_attrs _sym4871 { "0000000000000000000010000000000000001000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  nop_s_syn -> nop_s;

// Instruction nop_s_syn
static struct adl_opcode _sym4874[] = {
  // nop_s    (0)
  { "nop_s", 1, 3, 29, 64,  0x1, { 0x7000000,},0, "", 0, 0, 0, 0, 0, 0, 0,0,0,0, 0,0,&_sym4871,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym4875[] = {  (struct enum_fields *) -1,};

// Instruction not_cc_gZ_gX
static vcpu_local_instr_attrs _sym4876 { "0000000000000000001010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Instruction not_cc_gZ_gX
static struct adl_operand _sym4877_operands_operands[] = { {118, 0, 0, 0, 0, 9, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 1, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{191, 2, ADL_REGISTER, 0, 0, 21, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym4878[] = { &_sym206, &_sym332, &_sym272,  (struct enum_fields *) -1,};

// Instruction null
static vcpu_local_instr_attrs _sym4879 { "0000000000000000000010000000000000000000010000000000000000000100000000000000000000" , nullptr };

// Instruction null
static struct enum_fields *_sym4881[] = {  (struct enum_fields *) -1,};

// Instruction orS_gX_Iu16
static vcpu_local_instr_attrs _sym4882 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Instruction orS_gX_Iu16
static struct adl_operand _sym4883_operands_operands[] = { {190, 0, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{286, 1, 0, 0, 0, 9, 0ull, 0xffffull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym4884[] = { &_sym272, 0,  (struct enum_fields *) -1,};

// Instruction orS_gX_Iu16_or
adl_instr_attr_val _sym4885[] = { { instr_opS,  0, 0 }, { instr_inst,  0, "orD_gX_gY_I32_or_cc_gX_I32" }, { instr_vcpu1,  0, 0 }, { -1, 0, 0 } };
static vcpu_local_instr_attrs _sym4886 { "0000000000000000000010000000000000100000000000000000000000000100000000000000000000" , _sym4885 };

// Shorthand:  orS_gX_Iu16_or -> orS_gX_Iu16;
static struct adl_operand _sym4887_operands[] = { {286, 1, 0, 0, 0, 9, 0ull, 0xffffull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{190, 0, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction orS_gX_Iu16_or
static struct adl_operand _sym4888_operands_operands[] = { {172, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{285, 1, 0, 0, 0, 0, 0ull, 0xffffull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym4889[] = {
  // orS_gX_Iu16    (0)
  { "orS_gX_Iu16", 1, 3, 29, 64,  0x1, { 0x20000000,},0, "", 0, 2, 2, 0, 0, 0, _sym4887_operands,0,0,0, 0,0,&_sym4886,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym4890[] = { &_sym272, 0,  (struct enum_fields *) -1,};

// Instruction or_H
static vcpu_local_instr_attrs _sym4891 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  or_H -> or_h;

// Instruction or_H
static struct adl_opcode _sym4894[] = {
  // or_h    (0)
  { "or_h", 1, 3, 29, 64,  0x1, { 0x20000060,},0, "", 0, 0, 0, 0, 0, 0, 0,0,0,0, 0,0,&_sym4891,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym4895[] = {  (struct enum_fields *) -1,};

// Instruction or_VPz_VPx_VPy
static vcpu_local_instr_attrs _sym4896 { "0100000000000000001000000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Instruction or_VPz_VPx_VPy
static struct adl_operand _sym4897_operands_operands[] = { {382, 0, ADL_REGISTER, 0, 0, 23, 0ull, 0x3ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{378, 1, ADL_REGISTER, 0, 0, 19, 0ull, 0x3ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{380, 2, ADL_REGISTER, 0, 0, 21, 0ull, 0x3ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym4898[] = { &_sym422, &_sym414, &_sym418,  (struct enum_fields *) -1,};

// Instruction or_cc_gZ_gX_gY
static vcpu_local_instr_attrs _sym4899 { "0000000000000000001010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Instruction or_cc_gZ_gX_gY
static struct adl_operand _sym4900_operands_operands[] = { {118, 0, 0, 0, 0, 9, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 1, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{191, 2, ADL_REGISTER, 0, 0, 21, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{199, 3, ADL_REGISTER, 0, 0, 17, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym4901[] = { &_sym206, &_sym332, &_sym272, &_sym310,  (struct enum_fields *) -1,};

// Instruction or_h
static vcpu_local_instr_attrs _sym4902 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Instruction or_h
static struct enum_fields *_sym4904[] = {  (struct enum_fields *) -1,};

// Instruction popm_a_I
static vcpu_local_instr_attrs _sym4905 { "0000000000000000000010000000000000010000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  popm_a_I -> popm_ag_impl;

static bfd_uint64_t _sym4907_modifier (const expressionS *operands, unsigned __cia ATTRIBUTE_UNUSED) { return ( (operands[0].X_add_number) << 0 ) + ( (operands[1].X_add_number) << 1 ) + ( (operands[2].X_add_number) << 2 ) + ( (operands[3].X_add_number) << 3 ) + ( (operands[4].X_add_number) << 4 ) + ( (operands[5].X_add_number) << 5 ) + ( (operands[6].X_add_number) << 6 ) + ( (operands[7].X_add_number) << 7 ) + ( (operands[8].X_add_number) << 8 ) + ( (operands[9].X_add_number) << 9 ) + ( (operands[10].X_add_number) << 10 ) + ( (operands[11].X_add_number) << 11 ) + ( (operands[12].X_add_number) << 12 ) + ( (operands[13].X_add_number) << 13 ) + ( (operands[14].X_add_number) << 14 ) + ( (operands[15].X_add_number) << 15 ); }

static int _sym4907_mod_indices[] = { 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15,  -1 };
static struct adl_operand _sym4906_operands[] = { {325, -1, 0, 0, 0, 0, 0, 0, 0, _sym4907_modifier, _sym4907_mod_indices, 0, 0,0, -1,-1,0}, };

// Instruction popm_a_I
static struct adl_operand _sym4908_operands_operands[] = { {28, 0, 0, 0, 0, 0, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{30, 1, 0, 0, 0, 0, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{32, 2, 0, 0, 0, 0, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{34, 3, 0, 0, 0, 0, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{36, 4, 0, 0, 0, 0, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{38, 5, 0, 0, 0, 0, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{3, 6, 0, 0, 0, 0, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{5, 7, 0, 0, 0, 0, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{7, 8, 0, 0, 0, 0, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{9, 9, 0, 0, 0, 0, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{11, 10, 0, 0, 0, 0, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{13, 11, 0, 0, 0, 0, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{15, 12, 0, 0, 0, 0, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{17, 13, 0, 0, 0, 0, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{19, 14, 0, 0, 0, 0, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{21, 15, 0, 0, 0, 0, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym4909[] = {
  // popm_ag_impl    (0)
  { "popm_ag_impl", 1, 3, 29, 64,  0x1, { 0x11000000,},0, "", 0, 1, 1, 0, 16, 0, _sym4906_operands,0,0,0, 0,0,&_sym4905,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym4910[] = { &_sym58, &_sym62, &_sym66, &_sym70, &_sym74, &_sym78, &_sym8, &_sym12, &_sym16, &_sym20, &_sym24, &_sym28, &_sym32, &_sym36, &_sym40, &_sym44,  (struct enum_fields *) -1,};

// Instruction popm_ag_impl
static vcpu_local_instr_attrs _sym4911 { "0000000000000000000010000000000000010000000000000000000000000100000000000000000000" , nullptr };

// Instruction popm_ag_impl
static struct adl_operand _sym4912_operands_operands[] = { {89, 0, 0, 0, 0, 7, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{325, 1, 0, 0, 0, 13, 0ull, 0xffffull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym4913[] = { 0, 0, 0,  (struct enum_fields *) -1,};

// Instruction popm_g
static vcpu_local_instr_attrs _sym4914 { "0000000000000000000010000000000000010000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  popm_g -> popm_ag_impl;

static bfd_uint64_t _sym4916_modifier (const expressionS *operands, unsigned __cia ATTRIBUTE_UNUSED) { return ( (operands[0].X_add_number) << 0 ) + ( (operands[1].X_add_number) << 1 ) + ( (operands[2].X_add_number) << 2 ) + ( (operands[3].X_add_number) << 3 ) + ( (operands[4].X_add_number) << 4 ) + ( (operands[5].X_add_number) << 5 ) + ( (operands[6].X_add_number) << 6 ) + ( (operands[7].X_add_number) << 7 ) + ( (operands[8].X_add_number) << 8 ) + ( (operands[9].X_add_number) << 9 ) + ( (operands[10].X_add_number) << 10 ) + ( (operands[11].X_add_number) << 11 ) + ( (operands[12].X_add_number) << 12 ) + ( (operands[13].X_add_number) << 13 ) + ( (operands[14].X_add_number) << 14 ) + ( (operands[15].X_add_number) << 15 ); }

static int _sym4916_mod_indices[] = { 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15,  -1 };
static struct adl_operand _sym4915_operands[] = { {325, -1, 0, 0, 0, 0, 0, 0, 0, _sym4916_modifier, _sym4916_mod_indices, 0, 0,0, -1,-1,0}, };

// Instruction popm_g
static struct adl_operand _sym4917_operands_operands[] = { {148, 0, 0, 0, 0, 0, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{150, 1, 0, 0, 0, 0, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{156, 2, 0, 0, 0, 0, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{158, 3, 0, 0, 0, 0, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{160, 4, 0, 0, 0, 0, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{162, 5, 0, 0, 0, 0, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{164, 6, 0, 0, 0, 0, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{166, 7, 0, 0, 0, 0, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{168, 8, 0, 0, 0, 0, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{170, 9, 0, 0, 0, 0, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{151, 10, 0, 0, 0, 0, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{153, 11, 0, 0, 0, 0, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{0, 12, 0, 0, 0, 0, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{2, 13, 0, 0, 0, 0, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{24, 14, 0, 0, 0, 0, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{26, 15, 0, 0, 0, 0, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym4918[] = {
  // popm_ag_impl    (0)
  { "popm_ag_impl", 1, 3, 29, 64,  0x1, { 0x10000000,},0, "", 0, 1, 1, 0, 16, 0, _sym4915_operands,0,0,0, 0,0,&_sym4914,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym4919[] = { &_sym224, &_sym228, &_sym240, &_sym244, &_sym248, &_sym252, &_sym256, &_sym260, &_sym264, &_sym268, &_sym230, &_sym234, &_sym2, &_sym6, &_sym50, &_sym54,  (struct enum_fields *) -1,};

// Instruction pushm_a_I
static vcpu_local_instr_attrs _sym4920 { "0000000000000000000010000000000000010000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  pushm_a_I -> pushm_ag_impl;

static bfd_uint64_t _sym4922_modifier (const expressionS *operands, unsigned __cia ATTRIBUTE_UNUSED) { return ( (operands[0].X_add_number) << 0 ) + ( (operands[1].X_add_number) << 1 ) + ( (operands[2].X_add_number) << 2 ) + ( (operands[3].X_add_number) << 3 ) + ( (operands[4].X_add_number) << 4 ) + ( (operands[5].X_add_number) << 5 ) + ( (operands[6].X_add_number) << 6 ) + ( (operands[7].X_add_number) << 7 ) + ( (operands[8].X_add_number) << 8 ) + ( (operands[9].X_add_number) << 9 ) + ( (operands[10].X_add_number) << 10 ) + ( (operands[11].X_add_number) << 11 ) + ( (operands[12].X_add_number) << 12 ) + ( (operands[13].X_add_number) << 13 ) + ( (operands[14].X_add_number) << 14 ) + ( (operands[15].X_add_number) << 15 ); }

static int _sym4922_mod_indices[] = { 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15,  -1 };
static struct adl_operand _sym4921_operands[] = { {325, -1, 0, 0, 0, 0, 0, 0, 0, _sym4922_modifier, _sym4922_mod_indices, 0, 0,0, -1,-1,0}, };

// Instruction pushm_a_I
static struct adl_operand _sym4923_operands_operands[] = { {28, 0, 0, 0, 0, 0, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{30, 1, 0, 0, 0, 0, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{32, 2, 0, 0, 0, 0, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{34, 3, 0, 0, 0, 0, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{36, 4, 0, 0, 0, 0, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{38, 5, 0, 0, 0, 0, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{3, 6, 0, 0, 0, 0, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{5, 7, 0, 0, 0, 0, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{7, 8, 0, 0, 0, 0, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{9, 9, 0, 0, 0, 0, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{11, 10, 0, 0, 0, 0, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{13, 11, 0, 0, 0, 0, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{15, 12, 0, 0, 0, 0, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{17, 13, 0, 0, 0, 0, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{19, 14, 0, 0, 0, 0, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{21, 15, 0, 0, 0, 0, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym4924[] = {
  // pushm_ag_impl    (0)
  { "pushm_ag_impl", 1, 3, 29, 64,  0x1, { 0x15000000,},0, "", 0, 1, 1, 0, 16, 0, _sym4921_operands,0,0,0, 0,0,&_sym4920,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym4925[] = { &_sym58, &_sym62, &_sym66, &_sym70, &_sym74, &_sym78, &_sym8, &_sym12, &_sym16, &_sym20, &_sym24, &_sym28, &_sym32, &_sym36, &_sym40, &_sym44,  (struct enum_fields *) -1,};

// Instruction pushm_ag_impl
static vcpu_local_instr_attrs _sym4926 { "0000000000000000000010000000000000010000000000000000000000000100000000000000000000" , nullptr };

// Instruction pushm_ag_impl
static struct adl_operand _sym4927_operands_operands[] = { {89, 0, 0, 0, 0, 7, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{325, 1, 0, 0, 0, 13, 0ull, 0xffffull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym4928[] = { 0, 0, 0,  (struct enum_fields *) -1,};

// Instruction pushm_g
static vcpu_local_instr_attrs _sym4929 { "0000000000000000000010000000000000010000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  pushm_g -> pushm_ag_impl;

static bfd_uint64_t _sym4931_modifier (const expressionS *operands, unsigned __cia ATTRIBUTE_UNUSED) { return ( (operands[0].X_add_number) << 0 ) + ( (operands[1].X_add_number) << 1 ) + ( (operands[2].X_add_number) << 2 ) + ( (operands[3].X_add_number) << 3 ) + ( (operands[4].X_add_number) << 4 ) + ( (operands[5].X_add_number) << 5 ) + ( (operands[6].X_add_number) << 6 ) + ( (operands[7].X_add_number) << 7 ) + ( (operands[8].X_add_number) << 8 ) + ( (operands[9].X_add_number) << 9 ) + ( (operands[10].X_add_number) << 10 ) + ( (operands[11].X_add_number) << 11 ) + ( (operands[12].X_add_number) << 12 ) + ( (operands[13].X_add_number) << 13 ) + ( (operands[14].X_add_number) << 14 ) + ( (operands[15].X_add_number) << 15 ); }

static int _sym4931_mod_indices[] = { 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15,  -1 };
static struct adl_operand _sym4930_operands[] = { {325, -1, 0, 0, 0, 0, 0, 0, 0, _sym4931_modifier, _sym4931_mod_indices, 0, 0,0, -1,-1,0}, };

// Instruction pushm_g
static struct adl_operand _sym4932_operands_operands[] = { {148, 0, 0, 0, 0, 0, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{150, 1, 0, 0, 0, 0, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{156, 2, 0, 0, 0, 0, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{158, 3, 0, 0, 0, 0, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{160, 4, 0, 0, 0, 0, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{162, 5, 0, 0, 0, 0, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{164, 6, 0, 0, 0, 0, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{166, 7, 0, 0, 0, 0, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{168, 8, 0, 0, 0, 0, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{170, 9, 0, 0, 0, 0, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{151, 10, 0, 0, 0, 0, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{153, 11, 0, 0, 0, 0, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{0, 12, 0, 0, 0, 0, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{2, 13, 0, 0, 0, 0, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{24, 14, 0, 0, 0, 0, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{26, 15, 0, 0, 0, 0, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym4933[] = {
  // pushm_ag_impl    (0)
  { "pushm_ag_impl", 1, 3, 29, 64,  0x1, { 0x14000000,},0, "", 0, 1, 1, 0, 16, 0, _sym4930_operands,0,0,0, 0,0,&_sym4929,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym4934[] = { &_sym224, &_sym228, &_sym240, &_sym244, &_sym248, &_sym252, &_sym256, &_sym260, &_sym264, &_sym268, &_sym230, &_sym234, &_sym2, &_sym6, &_sym50, &_sym54,  (struct enum_fields *) -1,};

// Instruction rdiv_s_gZ_Is16
static vcpu_local_instr_attrs _sym4935 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Instruction rdiv_s_gZ_Is16
static struct adl_operand _sym4936_operands_operands[] = { {211, 0, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{249, 1, ADL_SIGNED, 0, 0, 9, ((bfd_int64_t)18446744073709518849ull-1), 32767ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym4937[] = { &_sym332, 0,  (struct enum_fields *) -1,};

// Instruction rdiv_s_gZ_Is16_rdiv
static vcpu_local_instr_attrs _sym4938 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  rdiv_s_gZ_Is16_rdiv -> rdiv_s_gZ_Is16;
static struct adl_operand _sym4939_operands[] = { {249, 1, ADL_SIGNED, 0, 0, 9, ((bfd_int64_t)18446744073709518849ull-1), 32767ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 0, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction rdiv_s_gZ_Is16_rdiv
static struct adl_operand _sym4940_operands_operands[] = { {204, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{247, 1, ADL_SIGNED, 0, 0, 0, ((bfd_int64_t)18446744073709518849ull-1), 32767ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym4941[] = {
  // rdiv_s_gZ_Is16    (0)
  { "rdiv_s_gZ_Is16", 1, 3, 29, 64,  0x1, { 0x65800000,},0, "", 0, 2, 2, 0, 0, 0, _sym4939_operands,0,0,0, 0,0,&_sym4938,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym4942[] = { &_sym332, 0,  (struct enum_fields *) -1,};

// Instruction rdiv_z_gZ_Iu16
static vcpu_local_instr_attrs _sym4943 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Instruction rdiv_z_gZ_Iu16
static struct adl_operand _sym4944_operands_operands[] = { {211, 0, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{286, 1, 0, 0, 0, 9, 0ull, 0xffffull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym4945[] = { &_sym332, 0,  (struct enum_fields *) -1,};

// Instruction rdiv_z_gZ_Iu16_rdiv
static vcpu_local_instr_attrs _sym4946 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  rdiv_z_gZ_Iu16_rdiv -> rdiv_z_gZ_Iu16;
static struct adl_operand _sym4947_operands[] = { {286, 1, 0, 0, 0, 9, 0ull, 0xffffull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 0, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction rdiv_z_gZ_Iu16_rdiv
static struct adl_operand _sym4948_operands_operands[] = { {204, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{285, 1, 0, 0, 0, 0, 0ull, 0xffffull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym4949[] = {
  // rdiv_z_gZ_Iu16    (0)
  { "rdiv_z_gZ_Iu16", 1, 3, 29, 64,  0x1, { 0x65000000,},0, "", 0, 2, 2, 0, 0, 0, _sym4947_operands,0,0,0, 0,0,&_sym4946,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym4950[] = { &_sym332, 0,  (struct enum_fields *) -1,};

// Instruction rmod_s_gZ_Is16
static vcpu_local_instr_attrs _sym4951 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Instruction rmod_s_gZ_Is16
static struct adl_operand _sym4952_operands_operands[] = { {211, 0, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{249, 1, ADL_SIGNED, 0, 0, 9, ((bfd_int64_t)18446744073709518849ull-1), 32767ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym4953[] = { &_sym332, 0,  (struct enum_fields *) -1,};

// Instruction rmod_s_gZ_Is16_rmod
static vcpu_local_instr_attrs _sym4954 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  rmod_s_gZ_Is16_rmod -> rmod_s_gZ_Is16;
static struct adl_operand _sym4955_operands[] = { {249, 1, ADL_SIGNED, 0, 0, 9, ((bfd_int64_t)18446744073709518849ull-1), 32767ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 0, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction rmod_s_gZ_Is16_rmod
static struct adl_operand _sym4956_operands_operands[] = { {204, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{247, 1, ADL_SIGNED, 0, 0, 0, ((bfd_int64_t)18446744073709518849ull-1), 32767ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym4957[] = {
  // rmod_s_gZ_Is16    (0)
  { "rmod_s_gZ_Is16", 1, 3, 29, 64,  0x1, { 0x66800000,},0, "", 0, 2, 2, 0, 0, 0, _sym4955_operands,0,0,0, 0,0,&_sym4954,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym4958[] = { &_sym332, 0,  (struct enum_fields *) -1,};

// Instruction rmod_z_gZ_Iu16
static vcpu_local_instr_attrs _sym4959 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Instruction rmod_z_gZ_Iu16
static struct adl_operand _sym4960_operands_operands[] = { {211, 0, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{286, 1, 0, 0, 0, 9, 0ull, 0xffffull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym4961[] = { &_sym332, 0,  (struct enum_fields *) -1,};

// Instruction rmod_z_gZ_Iu16_rmod
static vcpu_local_instr_attrs _sym4962 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  rmod_z_gZ_Iu16_rmod -> rmod_z_gZ_Iu16;
static struct adl_operand _sym4963_operands[] = { {286, 1, 0, 0, 0, 9, 0ull, 0xffffull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 0, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction rmod_z_gZ_Iu16_rmod
static struct adl_operand _sym4964_operands_operands[] = { {204, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{285, 1, 0, 0, 0, 0, 0ull, 0xffffull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym4965[] = {
  // rmod_z_gZ_Iu16    (0)
  { "rmod_z_gZ_Iu16", 1, 3, 29, 64,  0x1, { 0x66000000,},0, "", 0, 2, 2, 0, 0, 0, _sym4963_operands,0,0,0, 0,0,&_sym4962,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym4966[] = { &_sym332, 0,  (struct enum_fields *) -1,};

// Instruction rotl_cc_gZ_gX_gY
static vcpu_local_instr_attrs _sym4967 { "0000000000000000001000000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Instruction rotl_cc_gZ_gX_gY
static struct adl_operand _sym4968_operands_operands[] = { {118, 0, 0, 0, 0, 9, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 1, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{191, 2, ADL_REGISTER, 0, 0, 21, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{199, 3, ADL_REGISTER, 0, 0, 17, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym4969[] = { &_sym206, &_sym332, &_sym272, &_sym310,  (struct enum_fields *) -1,};

// Instruction rotl_gX_gY_Iu5
static vcpu_local_instr_attrs _sym4970 { "0000000000000000001000000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Instruction rotl_gX_gY_Iu5
static struct adl_operand _sym4971_operands_operands[] = { {190, 0, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{203, 1, ADL_REGISTER, 0, 0, 21, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{304, 2, 0, 0, 0, 16, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym4972[] = { &_sym272, &_sym310, 0,  (struct enum_fields *) -1,};

// Instruction rotr_cc_gZ_gX_gY
static vcpu_local_instr_attrs _sym4973 { "0000000000000000001000000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Instruction rotr_cc_gZ_gX_gY
static struct adl_operand _sym4974_operands_operands[] = { {118, 0, 0, 0, 0, 9, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 1, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{191, 2, ADL_REGISTER, 0, 0, 21, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{199, 3, ADL_REGISTER, 0, 0, 17, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym4975[] = { &_sym206, &_sym332, &_sym272, &_sym310,  (struct enum_fields *) -1,};

// Instruction rotr_gX_gY_Iu5
static vcpu_local_instr_attrs _sym4976 { "0000000000000000001000000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Instruction rotr_gX_gY_Iu5
static struct adl_operand _sym4977_operands_operands[] = { {190, 0, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{203, 1, ADL_REGISTER, 0, 0, 21, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{304, 2, 0, 0, 0, 16, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym4978[] = { &_sym272, &_sym310, 0,  (struct enum_fields *) -1,};

// Instruction rsub_s_gZ_Is16
static vcpu_local_instr_attrs _sym4979 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Instruction rsub_s_gZ_Is16
static struct adl_operand _sym4980_operands_operands[] = { {211, 0, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{249, 1, ADL_SIGNED, 0, 0, 9, ((bfd_int64_t)18446744073709518849ull-1), 32767ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym4981[] = { &_sym332, 0,  (struct enum_fields *) -1,};

// Instruction rsub_s_gZ_Is16_rsub
static vcpu_local_instr_attrs _sym4982 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  rsub_s_gZ_Is16_rsub -> rsub_s_gZ_Is16;
static struct adl_operand _sym4983_operands[] = { {249, 1, ADL_SIGNED, 0, 0, 9, ((bfd_int64_t)18446744073709518849ull-1), 32767ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 0, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction rsub_s_gZ_Is16_rsub
static struct adl_operand _sym4984_operands_operands[] = { {204, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{247, 1, ADL_SIGNED, 0, 0, 0, ((bfd_int64_t)18446744073709518849ull-1), 32767ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym4985[] = {
  // rsub_s_gZ_Is16    (0)
  { "rsub_s_gZ_Is16", 1, 3, 29, 64,  0x1, { 0x67800000,},0, "", 0, 2, 2, 0, 0, 0, _sym4983_operands,0,0,0, 0,0,&_sym4982,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym4986[] = { &_sym332, 0,  (struct enum_fields *) -1,};

// Instruction rsub_z_gZ_Iu16
static vcpu_local_instr_attrs _sym4987 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Instruction rsub_z_gZ_Iu16
static struct adl_operand _sym4988_operands_operands[] = { {208, 0, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{286, 1, 0, 0, 0, 9, 0ull, 0xffffull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym4989[] = { &_sym334, 0,  (struct enum_fields *) -1,};

// Instruction rsub_z_gZ_Iu16_rsub
static vcpu_local_instr_attrs _sym4990 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  rsub_z_gZ_Iu16_rsub -> rsub_z_gZ_Iu16;
static struct adl_operand _sym4991_operands[] = { {286, 1, 0, 0, 0, 9, 0ull, 0xffffull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{208, 0, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction rsub_z_gZ_Iu16_rsub
static struct adl_operand _sym4992_operands_operands[] = { {205, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{285, 1, 0, 0, 0, 0, 0ull, 0xffffull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym4993[] = {
  // rsub_z_gZ_Iu16    (0)
  { "rsub_z_gZ_Iu16", 1, 3, 29, 64,  0x1, { 0x67000000,},0, "", 0, 2, 2, 0, 0, 0, _sym4991_operands,0,0,0, 0,0,&_sym4990,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym4994[] = { &_sym334, 0,  (struct enum_fields *) -1,};

// Instruction set_creg_creg_Iu4
static vcpu_local_instr_attrs _sym4995 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Instruction set_creg_creg_Iu4
static struct adl_operand _sym4996_operands_operands[] = { {121, 0, 0, 0, 0, 17, 0ull, 0xffull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{299, 1, 0, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym4997[] = { 0, 0,  (struct enum_fields *) -1,};

// Instruction set_creg_creg_Iu4_opS
adl_instr_attr_val _sym4998[] = { { instr_opS,  0, 0 }, { instr_inst,  0, "setB_creg_creg_Iu4_opB" }, { instr_vcpu1,  0, 0 }, { -1, 0, 0 } };
static vcpu_local_instr_attrs _sym4999 { "0000000000000000000010000000000000100000000000000000000000000100000000000000000000" , _sym4998 };

// Shorthand:  set_creg_creg_Iu4_opS -> set_creg_creg_Iu4;
static struct adl_operand _sym5000_operands[] = { {121, 0, 0, 0, 0, 17, 0ull, 0xffull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{299, 1, 0, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction set_creg_creg_Iu4_opS
static struct adl_operand _sym5001_operands_operands[] = { {120, 0, 0, 0, 0, 0, 0ull, 0xffull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{296, 1, 0, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym5002[] = {
  // set_creg_creg_Iu4    (0)
  { "set_creg_creg_Iu4", 1, 3, 29, 64,  0x1, { 0x1400000,},0, "", 0, 2, 2, 0, 0, 0, _sym5000_operands,0,0,0, 0,0,&_sym4999,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym5003[] = { 0, 0,  (struct enum_fields *) -1,};

// Instruction setip_Iu9_gX
static vcpu_local_instr_attrs _sym5004 { "0000000000000000000100000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Instruction setip_Iu9_gX
static struct adl_operand _sym5005_operands_operands[] = { {314, 0, 0, 0, 0, 12, 0ull, 0x1ffull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{190, 1, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym5006[] = { 0, &_sym272,  (struct enum_fields *) -1,};

// Instruction sextb_cc_gZ_gX
static vcpu_local_instr_attrs _sym5007 { "0000000000000000001000000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Instruction sextb_cc_gZ_gX
static struct adl_operand _sym5008_operands_operands[] = { {118, 0, 0, 0, 0, 9, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 1, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{191, 2, ADL_REGISTER, 0, 0, 21, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym5009[] = { &_sym206, &_sym332, &_sym272,  (struct enum_fields *) -1,};

// Instruction sexth_cc_gZ_gX
static vcpu_local_instr_attrs _sym5010 { "0000000000000000001000000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Instruction sexth_cc_gZ_gX
static struct adl_operand _sym5011_operands_operands[] = { {118, 0, 0, 0, 0, 9, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 1, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{191, 2, ADL_REGISTER, 0, 0, 21, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym5012[] = { &_sym206, &_sym332, &_sym272,  (struct enum_fields *) -1,};

// Instruction sign_gX_gY
static vcpu_local_instr_attrs _sym5013 { "0000000000000000001000000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Instruction sign_gX_gY
static struct adl_operand _sym5014_operands_operands[] = { {190, 0, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{203, 1, ADL_REGISTER, 0, 0, 21, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym5015[] = { &_sym272, &_sym310,  (struct enum_fields *) -1,};

// Instruction sl_cc_gZ_gX_gY
static vcpu_local_instr_attrs _sym5016 { "0000000000000000001010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Instruction sl_cc_gZ_gX_gY
static struct adl_operand _sym5017_operands_operands[] = { {118, 0, 0, 0, 0, 9, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 1, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{191, 2, ADL_REGISTER, 0, 0, 21, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{199, 3, ADL_REGISTER, 0, 0, 17, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym5018[] = { &_sym206, &_sym332, &_sym272, &_sym310,  (struct enum_fields *) -1,};

// Instruction sl_gX_gY_Iu5
static vcpu_local_instr_attrs _sym5019 { "0000000000000000001010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Instruction sl_gX_gY_Iu5
static struct adl_operand _sym5020_operands_operands[] = { {190, 0, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{203, 1, ADL_REGISTER, 0, 0, 21, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{304, 2, 0, 0, 0, 16, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym5021[] = { &_sym272, &_sym310, 0,  (struct enum_fields *) -1,};

// Instruction sp2int_cc_gZ_gX
static vcpu_local_instr_attrs _sym5022 { "0000001000000000001000000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Instruction sp2int_cc_gZ_gX
static struct adl_operand _sym5023_operands_operands[] = { {118, 0, 0, 0, 0, 9, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 1, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{191, 2, ADL_REGISTER, 0, 0, 21, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym5024[] = { &_sym206, &_sym332, &_sym272,  (struct enum_fields *) -1,};

// Instruction sr_cc_gZ_gX_gY
static vcpu_local_instr_attrs _sym5025 { "0000000000000000001000000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Instruction sr_cc_gZ_gX_gY
static struct adl_operand _sym5026_operands_operands[] = { {118, 0, 0, 0, 0, 9, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{370, 1, 0, 0, 0, 8, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 2, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{191, 3, ADL_REGISTER, 0, 0, 21, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{199, 4, ADL_REGISTER, 0, 0, 17, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym5027[] = { &_sym206, &_sym400, &_sym332, &_sym272, &_sym310,  (struct enum_fields *) -1,};

// Instruction sr_gX_gY_Iu5
static vcpu_local_instr_attrs _sym5028 { "0000000000000000001000000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Instruction sr_gX_gY_Iu5
static struct adl_operand _sym5029_operands_operands[] = { {190, 0, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{203, 1, ADL_REGISTER, 0, 0, 21, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{304, 2, 0, 0, 0, 16, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym5030[] = { &_sym272, &_sym310, 0,  (struct enum_fields *) -1,};

// Instruction sr_s_gY_gX_Iu5
static vcpu_local_instr_attrs _sym5031 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Instruction sr_s_gY_gX_Iu5
static struct adl_operand _sym5032_operands_operands[] = { {190, 0, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{203, 1, ADL_REGISTER, 0, 0, 21, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{304, 2, 0, 0, 0, 16, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym5033[] = { &_sym272, &_sym310, 0,  (struct enum_fields *) -1,};

// Instruction stS_sp_Is10_gX
adl_instr_attr_val _sym5034[] = { { instr_opS,  0, 0 }, { instr_inst,  0, "st_gY_spIs21" }, { instr_vcpu1,  0, 0 }, { -1, 0, 0 } };
static vcpu_local_instr_attrs _sym5035 { "0000000000000000000010000000000000100000000000000000000000000100000000000000000000" , _sym5034 };

// Shorthand:  stS_sp_Is10_gX -> st_sp_Is10_gX;
static struct adl_operand _sym5036_operands[] = { {238, 0, ADL_SIGNED, 0, 0, 15, ((bfd_int64_t)18446744073709551105ull-1), 511ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{190, 1, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction stS_sp_Is10_gX
static struct adl_operand _sym5037_operands_operands[] = { {237, 0, ADL_SIGNED, 0, 0, 0, ((bfd_int64_t)18446744073709551105ull-1), 511ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{172, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym5038[] = {
  // st_sp_Is10_gX    (0)
  { "st_sp_Is10_gX", 1, 3, 29, 64,  0x1, { 0x3000000,},0, "", 0, 2, 2, 0, 0, 0, _sym5036_operands,0,0,0, 0,0,&_sym5035,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym5039[] = { 0, &_sym272,  (struct enum_fields *) -1,};

// Instruction stS_sp_Is10_gX_zero
adl_instr_attr_val _sym5040[] = { { instr_opS,  0, 0 }, { instr_inst,  0, "st_gY_spIs21" }, { instr_vcpu1,  0, 0 }, { -1, 0, 0 } };
static vcpu_local_instr_attrs _sym5041 { "0000000000000000000010000000000000100000000000000000000000000100000000000000000000" , _sym5040 };

// Shorthand:  stS_sp_Is10_gX_zero -> st_sp_Is10_gX;
static struct adl_operand _sym5042_operands[] = { {190, 0, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction stS_sp_Is10_gX_zero
static struct adl_operand _sym5043_operands_operands[] = { {172, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym5044[] = {
  // st_sp_Is10_gX    (0)
  { "st_sp_Is10_gX", 1, 3, 29, 64,  0x1, { 0x3000000,},0, "", 0, 1, 1, 0, 0, 0, _sym5042_operands,0,0,0, 0,0,&_sym5041,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym5045[] = { &_sym272,  (struct enum_fields *) -1,};

// Instruction stS_u_sp_Is10_gX
adl_instr_attr_val _sym5046[] = { { instr_opS,  0, 0 }, { instr_inst,  0, "stC_sp_Is21_u_agY_st" }, { instr_vcpu1,  0, 0 }, { -1, 0, 0 } };
static vcpu_local_instr_attrs _sym5047 { "0000000000000000000010000000000000100000000000000000000000000100000000000000000000" , _sym5046 };

// Shorthand:  stS_u_sp_Is10_gX -> st_u_sp_Is10_gX;
static struct adl_operand _sym5048_operands[] = { {238, 0, ADL_SIGNED, 0, 0, 15, ((bfd_int64_t)18446744073709551105ull-1), 511ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{190, 1, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction stS_u_sp_Is10_gX
static struct adl_operand _sym5049_operands_operands[] = { {237, 0, ADL_SIGNED, 0, 0, 0, ((bfd_int64_t)18446744073709551105ull-1), 511ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{172, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym5050[] = {
  // st_u_sp_Is10_gX    (0)
  { "st_u_sp_Is10_gX", 1, 3, 29, 64,  0x1, { 0x3600000,},0, "", 0, 2, 2, 0, 0, 0, _sym5048_operands,0,0,0, 0,0,&_sym5047,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym5051[] = { 0, &_sym272,  (struct enum_fields *) -1,};

// Instruction stS_u_sp_Is10_gX_zero
adl_instr_attr_val _sym5052[] = { { instr_opS,  0, 0 }, { instr_inst,  0, "stC_sp_Is21_u_agY_st" }, { instr_vcpu1,  0, 0 }, { -1, 0, 0 } };
static vcpu_local_instr_attrs _sym5053 { "0000000000000000000010000000000000100000000000000000000000000100000000000000000000" , _sym5052 };

// Shorthand:  stS_u_sp_Is10_gX_zero -> st_u_sp_Is10_gX;
static struct adl_operand _sym5054_operands[] = { {190, 0, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction stS_u_sp_Is10_gX_zero
static struct adl_operand _sym5055_operands_operands[] = { {172, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym5056[] = {
  // st_u_sp_Is10_gX    (0)
  { "st_u_sp_Is10_gX", 1, 3, 29, 64,  0x1, { 0x3600000,},0, "", 0, 1, 1, 0, 0, 0, _sym5054_operands,0,0,0, 0,0,&_sym5053,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym5057[] = { &_sym272,  (struct enum_fields *) -1,};

// Instruction st_Iu19_H_HI
static vcpu_local_instr_attrs _sym5058 { "0000000000000000000010000000000000000000000000000100000000000100000000000000000000" , nullptr };

// Shorthand:  st_Iu19_H_HI -> st_Iu19_h_HI;
static struct adl_operand _sym5059_operands[] = { {217, 0, ADL_ABSOLUTE, 0, 0, 6, 0ull, 0x7ffffull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction st_Iu19_H_HI
static struct adl_operand _sym5060_operands_operands[] = { {217, 0, ADL_ABSOLUTE, 0, 0, 6, 0ull, 0x7ffffull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym5061[] = {
  // st_Iu19_h_HI    (0)
  { "st_Iu19_h_HI", 1, 3, 29, 64,  0x1, { 0x50000060,},0, "", 0, 1, 1, 0, 0, 0, _sym5059_operands,0,0,0, 0,0,&_sym5058,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym5062[] = { 0,  (struct enum_fields *) -1,};

// Instruction st_Iu19_h_HI
static vcpu_local_instr_attrs _sym5063 { "0000000000000000000010000000000000000000000000000100000000000100000000000000000000" , nullptr };

// Instruction st_Iu19_h_HI
static struct adl_operand _sym5064_operands_operands[] = { {217, 0, ADL_ABSOLUTE, 0, 0, 6, 0ull, 0x7ffffull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym5065[] = { 0,  (struct enum_fields *) -1,};

// Instruction st_agY_Is9_H
static vcpu_local_instr_attrs _sym5066 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  st_agY_Is9_H -> st_agY_Is9_h;
static struct adl_operand _sym5067_operands[] = { {60, 0, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{273, 1, ADL_SIGNED, 0, 0, 16, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction st_agY_Is9_H
static struct adl_operand _sym5068_operands_operands[] = { {59, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{272, 1, ADL_SIGNED, 0, 0, 0, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym5069[] = {
  // st_agY_Is9_h    (0)
  { "st_agY_Is9_h", 1, 3, 29, 64,  0x1, { 0x5000060,},0, "", 0, 2, 2, 0, 0, 0, _sym5067_operands,0,0,0, 0,0,&_sym5066,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym5070[] = { &_sym116, 0,  (struct enum_fields *) -1,};

// Instruction st_agY_Is9_H_zero
static vcpu_local_instr_attrs _sym5071 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  st_agY_Is9_H_zero -> st_agY_Is9_h;
static struct adl_operand _sym5072_operands[] = { {60, 0, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction st_agY_Is9_H_zero
static struct adl_operand _sym5073_operands_operands[] = { {59, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym5074[] = {
  // st_agY_Is9_h    (0)
  { "st_agY_Is9_h", 1, 3, 29, 64,  0x1, { 0x5000060,},0, "", 0, 1, 1, 0, 0, 0, _sym5072_operands,0,0,0, 0,0,&_sym5071,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym5075[] = { &_sym116,  (struct enum_fields *) -1,};

// Instruction st_agY_Is9_gX
static vcpu_local_instr_attrs _sym5076 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Instruction st_agY_Is9_gX
static struct adl_operand _sym5077_operands_operands[] = { {321, 0, 0, 0, 0, 8, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{60, 1, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{273, 2, ADL_SIGNED, 0, 0, 16, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{190, 3, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym5078[] = { &_sym348, &_sym116, 0, &_sym272,  (struct enum_fields *) -1,};

// Instruction st_agY_Is9_gX_line0_wide_imm_st
adl_instr_attr_val _sym5079[] = { { instr_opS,  0, 0 }, { instr_inst,  0, "st_gY_aXIs18" }, { instr_vcpu1,  0, 0 }, { -1, 0, 0 } };
static vcpu_local_instr_attrs _sym5080 { "0000000000000000000010000000000000100000000000000000000000000100000000000000000000" , _sym5079 };

// Shorthand:  st_agY_Is9_gX_line0_wide_imm_st -> st_agY_Is9_gX;
static struct adl_operand _sym5081_operands[] = { {60, 0, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{273, 1, ADL_SIGNED, 0, 0, 16, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{190, 2, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction st_agY_Is9_gX_line0_wide_imm_st
static struct adl_operand _sym5082_operands_operands[] = { {59, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{272, 1, ADL_SIGNED, 0, 0, 0, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{172, 2, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym5083[] = {
  // st_agY_Is9_gX    (0)
  { "st_agY_Is9_gX", 1, 3, 29, 64,  0x1, { 0x5000000,},0, "", 0, 3, 3, 0, 0, 0, _sym5081_operands,0,0,1, 0,0,&_sym5080,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym5084[] = { &_sym116, 0, &_sym272,  (struct enum_fields *) -1,};

// Instruction st_agY_Is9_gX_line1_wide_imm_st
adl_instr_attr_val _sym5085[] = { { instr_opS,  0, 0 }, { instr_inst,  0, "st_gY_aXIs18" }, { instr_vcpu1,  0, 0 }, { -1, 0, 0 } };
static vcpu_local_instr_attrs _sym5086 { "0000000000000000000010000000000000100000000000000000000000000100000000000000000000" , _sym5085 };

// Shorthand:  st_agY_Is9_gX_line1_wide_imm_st -> st_agY_Is9_gX;
static struct adl_operand _sym5087_operands[] = { {60, 0, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{273, 1, ADL_SIGNED, 9, 0, 16, ((bfd_int64_t)18446744073709486081ull-1), 65535ull, 0x1ffull, 0, 0, 0, 0, 0,-1,-1,0},{190, 2, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction st_agY_Is9_gX_line1_wide_imm_st
static struct adl_operand _sym5088_operands_operands[] = { {59, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{278, 1, ADL_SIGNED, 9, 0, 0, ((bfd_int64_t)18446744073709486081ull-1), 65535ull, 0x1ffull, 0, 0, 0, 0, 0,-1,-1,0},{172, 2, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym5089[] = {
  // st_agY_Is9_gX    (0)
  { "st_agY_Is9_gX", 1, 3, 29, 64,  0x1, { 0x5800000,},0, "", 0, 3, 3, 0, 0, 0, _sym5087_operands,0,0,1, 0,0,&_sym5086,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym5090[] = { &_sym116, 0, &_sym272,  (struct enum_fields *) -1,};

// Instruction st_agY_Is9_gX_st
static vcpu_local_instr_attrs _sym5091 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  st_agY_Is9_gX_st -> st_agY_Is9_gX;
static struct adl_operand _sym5092_operands[] = { {60, 0, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{273, 1, ADL_SIGNED, 0, 0, 16, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{190, 2, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction st_agY_Is9_gX_st
static struct adl_operand _sym5093_operands_operands[] = { {59, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{272, 1, ADL_SIGNED, 0, 0, 0, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{172, 2, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym5094[] = {
  // st_agY_Is9_gX    (0)
  { "st_agY_Is9_gX", 1, 3, 29, 64,  0x1, { 0x5000000,},0, "", 0, 3, 3, 0, 0, 0, _sym5092_operands,0,0,1, 0,0,&_sym5091,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym5095[] = { &_sym116, 0, &_sym272,  (struct enum_fields *) -1,};

// Instruction st_agY_Is9_gX_st_line
static vcpu_local_instr_attrs _sym5096 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  st_agY_Is9_gX_st_line -> st_agY_Is9_gX;
static struct adl_operand _sym5097_operands[] = { {60, 0, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{273, 1, ADL_SIGNED, 0, 0, 16, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{190, 2, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction st_agY_Is9_gX_st_line
static struct adl_operand _sym5098_operands_operands[] = { {59, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{272, 1, ADL_SIGNED, 0, 0, 0, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{172, 2, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym5099[] = {
  // st_agY_Is9_gX    (0)
  { "st_agY_Is9_gX", 1, 3, 29, 64,  0x1, { 0x5800000,},0, "", 0, 3, 3, 0, 0, 0, _sym5097_operands,0,0,1, 0,0,&_sym5096,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym5100[] = { &_sym116, 0, &_sym272,  (struct enum_fields *) -1,};

// Instruction st_agY_Is9_gX_st_zero
static vcpu_local_instr_attrs _sym5101 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  st_agY_Is9_gX_st_zero -> st_agY_Is9_gX;
static struct adl_operand _sym5102_operands[] = { {321, 0, 0, 0, 0, 8, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{60, 1, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{190, 2, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction st_agY_Is9_gX_st_zero
static struct adl_operand _sym5103_operands_operands[] = { {320, 0, 0, 0, 0, 0, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{59, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{172, 2, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym5104[] = {
  // st_agY_Is9_gX    (0)
  { "st_agY_Is9_gX", 1, 3, 29, 64,  0x1, { 0x5000000,},0, "", 0, 3, 3, 0, 0, 0, _sym5102_operands,0,0,1, 0,0,&_sym5101,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym5105[] = { &_sym348, &_sym116, &_sym272,  (struct enum_fields *) -1,};

// Instruction st_agY_Is9_gX_wide_imm
static vcpu_local_instr_attrs _sym5106 { "0000000000000000010010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  st_agY_Is9_gX_wide_imm -> st_agY_Is9_gX;

static bfd_uint64_t _sym5108_modifier (const expressionS *operands, unsigned __cia ATTRIBUTE_UNUSED) { return im17s2line ( ((int)(((operands[1].X_add_number) & (1 << 16)) ? ((operands[1].X_add_number)- (1 << 17)):(operands[1].X_add_number))) , 9 ); }

static int _sym5108_mod_indices[] = { 1,  -1 };

static bfd_uint64_t _sym5109_modifier (const expressionS *operands, unsigned __cia ATTRIBUTE_UNUSED) { return im17s2imXs ( ((int)(((operands[1].X_add_number) & (1 << 16)) ? ((operands[1].X_add_number)- (1 << 17)):(operands[1].X_add_number))) , 9 ); }

static int _sym5109_mod_indices[] = { 1,  -1 };
static struct adl_operand _sym5107_operands[] = { {321, -1, 0, 0, 0, 0, 0, 0, 0, _sym5108_modifier, _sym5108_mod_indices, 0, 0,0, -1,-1,0},{60, 0, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{273, -1, 0, 0, 0, 0, 0, 0, 0, _sym5109_modifier, _sym5109_mod_indices, 0, 0,0, -1,-1,0},{190, 2, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction st_agY_Is9_gX_wide_imm
static struct adl_operand _sym5110_operands_operands[] = { {59, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{256, 1, ADL_SIGNED, 0, 0, 0, ((bfd_int64_t)18446744073709486081ull-1), 65535ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{172, 2, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym5111[] = {
  // st_agY_Is9_gX    (0)
  { "st_agY_Is9_gX", 1, 3, 29, 64,  0x1, { 0x5000000,},0, "", 0, 4, 4, 0, 0, 0, _sym5107_operands,0,0,1, 0,0,&_sym5106,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym5112[] = { &_sym116, 0, &_sym272,  (struct enum_fields *) -1,};

// Instruction st_agY_Is9_gX_zero
static vcpu_local_instr_attrs _sym5113 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  st_agY_Is9_gX_zero -> st_agY_Is9_gX;
static struct adl_operand _sym5114_operands[] = { {321, 0, 0, 0, 0, 8, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{60, 1, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{190, 2, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction st_agY_Is9_gX_zero
static struct adl_operand _sym5115_operands_operands[] = { {320, 0, 0, 0, 0, 0, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{59, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{172, 2, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym5116[] = {
  // st_agY_Is9_gX    (0)
  { "st_agY_Is9_gX", 1, 3, 29, 64,  0x1, { 0x5000000,},0, "", 0, 3, 3, 0, 0, 0, _sym5114_operands,0,0,1, 0,0,&_sym5113,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym5117[] = { &_sym348, &_sym116, &_sym272,  (struct enum_fields *) -1,};

// Instruction st_agY_Is9_h
static vcpu_local_instr_attrs _sym5118 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Instruction st_agY_Is9_h
static struct adl_operand _sym5119_operands_operands[] = { {60, 0, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{273, 1, ADL_SIGNED, 0, 0, 16, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym5120[] = { &_sym116, 0,  (struct enum_fields *) -1,};

// Instruction st_agY_Is9_h_zero
static vcpu_local_instr_attrs _sym5121 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  st_agY_Is9_h_zero -> st_agY_Is9_h;
static struct adl_operand _sym5122_operands[] = { {60, 0, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction st_agY_Is9_h_zero
static struct adl_operand _sym5123_operands_operands[] = { {59, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym5124[] = {
  // st_agY_Is9_h    (0)
  { "st_agY_Is9_h", 1, 3, 29, 64,  0x1, { 0x5000060,},0, "", 0, 1, 1, 0, 0, 0, _sym5122_operands,0,0,0, 0,0,&_sym5121,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym5125[] = { &_sym116,  (struct enum_fields *) -1,};

// Instruction st_agY_Is9_u_gX
static vcpu_local_instr_attrs _sym5126 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Instruction st_agY_Is9_u_gX
static struct adl_operand _sym5127_operands_operands[] = { {321, 0, 0, 0, 0, 8, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{60, 1, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{273, 2, ADL_SIGNED, 0, 0, 16, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{190, 3, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym5128[] = { &_sym348, &_sym116, 0, &_sym272,  (struct enum_fields *) -1,};

// Instruction st_agY_Is9_u_gX_line0_wide_imm_st
adl_instr_attr_val _sym5129[] = { { instr_opS,  0, 0 }, { instr_inst,  0, "stC_agX_Is18_u_gY_st" }, { instr_vcpu1,  0, 0 }, { -1, 0, 0 } };
static vcpu_local_instr_attrs _sym5130 { "0000000000000000000010000000000000100000000000000000000000000100000000000000000000" , _sym5129 };

// Shorthand:  st_agY_Is9_u_gX_line0_wide_imm_st -> st_agY_Is9_u_gX;
static struct adl_operand _sym5131_operands[] = { {60, 0, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{273, 1, ADL_SIGNED, 0, 0, 16, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{190, 2, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction st_agY_Is9_u_gX_line0_wide_imm_st
static struct adl_operand _sym5132_operands_operands[] = { {59, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{272, 1, ADL_SIGNED, 0, 0, 0, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{172, 2, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym5133[] = {
  // st_agY_Is9_u_gX    (0)
  { "st_agY_Is9_u_gX", 1, 3, 29, 64,  0x1, { 0x5600000,},0, "", 0, 3, 3, 0, 0, 0, _sym5131_operands,0,0,1, 0,0,&_sym5130,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym5134[] = { &_sym116, 0, &_sym272,  (struct enum_fields *) -1,};

// Instruction st_agY_Is9_u_gX_line1_wide_imm_st
adl_instr_attr_val _sym5135[] = { { instr_opS,  0, 0 }, { instr_inst,  0, "stC_agX_Is18_u_gY_st" }, { instr_vcpu1,  0, 0 }, { -1, 0, 0 } };
static vcpu_local_instr_attrs _sym5136 { "0000000000000000000010000000000000100000000000000000000000000100000000000000000000" , _sym5135 };

// Shorthand:  st_agY_Is9_u_gX_line1_wide_imm_st -> st_agY_Is9_u_gX;
static struct adl_operand _sym5137_operands[] = { {60, 0, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{273, 1, ADL_SIGNED, 9, 0, 16, ((bfd_int64_t)18446744073709486081ull-1), 65535ull, 0x1ffull, 0, 0, 0, 0, 0,-1,-1,0},{190, 2, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction st_agY_Is9_u_gX_line1_wide_imm_st
static struct adl_operand _sym5138_operands_operands[] = { {59, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{278, 1, ADL_SIGNED, 9, 0, 0, ((bfd_int64_t)18446744073709486081ull-1), 65535ull, 0x1ffull, 0, 0, 0, 0, 0,-1,-1,0},{172, 2, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym5139[] = {
  // st_agY_Is9_u_gX    (0)
  { "st_agY_Is9_u_gX", 1, 3, 29, 64,  0x1, { 0x5e00000,},0, "", 0, 3, 3, 0, 0, 0, _sym5137_operands,0,0,1, 0,0,&_sym5136,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym5140[] = { &_sym116, 0, &_sym272,  (struct enum_fields *) -1,};

// Instruction st_agY_Is9_u_gX_st
static vcpu_local_instr_attrs _sym5141 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  st_agY_Is9_u_gX_st -> st_agY_Is9_u_gX;
static struct adl_operand _sym5142_operands[] = { {60, 0, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{273, 1, ADL_SIGNED, 0, 0, 16, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{190, 2, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction st_agY_Is9_u_gX_st
static struct adl_operand _sym5143_operands_operands[] = { {59, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{272, 1, ADL_SIGNED, 0, 0, 0, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{172, 2, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym5144[] = {
  // st_agY_Is9_u_gX    (0)
  { "st_agY_Is9_u_gX", 1, 3, 29, 64,  0x1, { 0x5600000,},0, "", 0, 3, 3, 0, 0, 0, _sym5142_operands,0,0,1, 0,0,&_sym5141,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym5145[] = { &_sym116, 0, &_sym272,  (struct enum_fields *) -1,};

// Instruction st_agY_Is9_u_gX_st_line
static vcpu_local_instr_attrs _sym5146 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  st_agY_Is9_u_gX_st_line -> st_agY_Is9_u_gX;
static struct adl_operand _sym5147_operands[] = { {60, 0, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{273, 1, ADL_SIGNED, 0, 0, 16, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{190, 2, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction st_agY_Is9_u_gX_st_line
static struct adl_operand _sym5148_operands_operands[] = { {59, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{272, 1, ADL_SIGNED, 0, 0, 0, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{172, 2, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym5149[] = {
  // st_agY_Is9_u_gX    (0)
  { "st_agY_Is9_u_gX", 1, 3, 29, 64,  0x1, { 0x5e00000,},0, "", 0, 3, 3, 0, 0, 0, _sym5147_operands,0,0,1, 0,0,&_sym5146,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym5150[] = { &_sym116, 0, &_sym272,  (struct enum_fields *) -1,};

// Instruction st_agY_Is9_u_gX_st_zero
static vcpu_local_instr_attrs _sym5151 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  st_agY_Is9_u_gX_st_zero -> st_agY_Is9_u_gX;
static struct adl_operand _sym5152_operands[] = { {321, 0, 0, 0, 0, 8, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{60, 1, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{190, 2, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction st_agY_Is9_u_gX_st_zero
static struct adl_operand _sym5153_operands_operands[] = { {320, 0, 0, 0, 0, 0, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{59, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{172, 2, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym5154[] = {
  // st_agY_Is9_u_gX    (0)
  { "st_agY_Is9_u_gX", 1, 3, 29, 64,  0x1, { 0x5600000,},0, "", 0, 3, 3, 0, 0, 0, _sym5152_operands,0,0,1, 0,0,&_sym5151,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym5155[] = { &_sym348, &_sym116, &_sym272,  (struct enum_fields *) -1,};

// Instruction st_agY_Is9_u_gX_wide_imm
static vcpu_local_instr_attrs _sym5156 { "0000000000000000010010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  st_agY_Is9_u_gX_wide_imm -> st_agY_Is9_u_gX;

static bfd_uint64_t _sym5158_modifier (const expressionS *operands, unsigned __cia ATTRIBUTE_UNUSED) { return im17s2line ( ((int)(((operands[1].X_add_number) & (1 << 16)) ? ((operands[1].X_add_number)- (1 << 17)):(operands[1].X_add_number))) , 9 ); }

static int _sym5158_mod_indices[] = { 1,  -1 };

static bfd_uint64_t _sym5159_modifier (const expressionS *operands, unsigned __cia ATTRIBUTE_UNUSED) { return im17s2imXs ( ((int)(((operands[1].X_add_number) & (1 << 16)) ? ((operands[1].X_add_number)- (1 << 17)):(operands[1].X_add_number))) , 9 ); }

static int _sym5159_mod_indices[] = { 1,  -1 };
static struct adl_operand _sym5157_operands[] = { {321, -1, 0, 0, 0, 0, 0, 0, 0, _sym5158_modifier, _sym5158_mod_indices, 0, 0,0, -1,-1,0},{60, 0, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{273, -1, 0, 0, 0, 0, 0, 0, 0, _sym5159_modifier, _sym5159_mod_indices, 0, 0,0, -1,-1,0},{190, 2, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction st_agY_Is9_u_gX_wide_imm
static struct adl_operand _sym5160_operands_operands[] = { {59, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{256, 1, ADL_SIGNED, 0, 0, 0, ((bfd_int64_t)18446744073709486081ull-1), 65535ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{172, 2, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym5161[] = {
  // st_agY_Is9_u_gX    (0)
  { "st_agY_Is9_u_gX", 1, 3, 29, 64,  0x1, { 0x5600000,},0, "", 0, 4, 4, 0, 0, 0, _sym5157_operands,0,0,1, 0,0,&_sym5156,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym5162[] = { &_sym116, 0, &_sym272,  (struct enum_fields *) -1,};

// Instruction st_agY_Is9_u_gX_zero
static vcpu_local_instr_attrs _sym5163 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  st_agY_Is9_u_gX_zero -> st_agY_Is9_u_gX;
static struct adl_operand _sym5164_operands[] = { {321, 0, 0, 0, 0, 8, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{60, 1, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{190, 2, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction st_agY_Is9_u_gX_zero
static struct adl_operand _sym5165_operands_operands[] = { {320, 0, 0, 0, 0, 0, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{59, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{172, 2, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym5166[] = {
  // st_agY_Is9_u_gX    (0)
  { "st_agY_Is9_u_gX", 1, 3, 29, 64,  0x1, { 0x5600000,},0, "", 0, 3, 3, 0, 0, 0, _sym5164_operands,0,0,1, 0,0,&_sym5163,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym5167[] = { &_sym348, &_sym116, &_sym272,  (struct enum_fields *) -1,};

// Instruction st_agY_agZ_H_minus
static vcpu_local_instr_attrs _sym5168 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  st_agY_agZ_H_minus -> st_agY_agZ_h;
static struct adl_operand _sym5169_operands[] = { {45, 0, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{66, 1, ADL_REGISTER, 0, 0, 20, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction st_agY_agZ_H_minus
static struct adl_operand _sym5170_operands_operands[] = { {43, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{59, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym5171[] = {
  // st_agY_agZ_h    (0)
  { "st_agY_agZ_h", 1, 3, 29, 64,  0x1, { 0xd800060,},0, "", 0, 2, 2, 0, 0, 0, _sym5169_operands,0,0,0, 0,0,&_sym5168,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym5172[] = { &_sym88, &_sym116,  (struct enum_fields *) -1,};

// Instruction st_agY_agZ_H_plus
static vcpu_local_instr_attrs _sym5173 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  st_agY_agZ_H_plus -> st_agY_agZ_h;
static struct adl_operand _sym5174_operands[] = { {45, 0, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{66, 1, ADL_REGISTER, 0, 0, 20, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction st_agY_agZ_H_plus
static struct adl_operand _sym5175_operands_operands[] = { {43, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{59, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym5176[] = {
  // st_agY_agZ_h    (0)
  { "st_agY_agZ_h", 1, 3, 29, 64,  0x1, { 0xd000060,},0, "", 0, 2, 2, 0, 0, 0, _sym5174_operands,0,0,0, 0,0,&_sym5173,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym5177[] = { &_sym88, &_sym116,  (struct enum_fields *) -1,};

// Instruction st_agY_agZ_h
static vcpu_local_instr_attrs _sym5178 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Instruction st_agY_agZ_h
static struct adl_operand _sym5179_operands_operands[] = { {41, 0, 0, 0, 0, 8, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{45, 1, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{66, 2, ADL_REGISTER, 0, 0, 20, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym5180[] = { &_sym84, &_sym92, 0, &_sym126,  (struct enum_fields *) -1,};

// Instruction st_agY_agZ_h_minus
static vcpu_local_instr_attrs _sym5181 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  st_agY_agZ_h_minus -> st_agY_agZ_h;
static struct adl_operand _sym5182_operands[] = { {45, 0, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{66, 1, ADL_REGISTER, 0, 0, 20, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction st_agY_agZ_h_minus
static struct adl_operand _sym5183_operands_operands[] = { {43, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{59, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym5184[] = {
  // st_agY_agZ_h    (0)
  { "st_agY_agZ_h", 1, 3, 29, 64,  0x1, { 0xd800060,},0, "", 0, 2, 2, 0, 0, 0, _sym5182_operands,0,0,0, 0,0,&_sym5181,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym5185[] = { &_sym88, &_sym116,  (struct enum_fields *) -1,};

// Instruction st_agY_agZ_h_plus
static vcpu_local_instr_attrs _sym5186 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  st_agY_agZ_h_plus -> st_agY_agZ_h;
static struct adl_operand _sym5187_operands[] = { {45, 0, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{66, 1, ADL_REGISTER, 0, 0, 20, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction st_agY_agZ_h_plus
static struct adl_operand _sym5188_operands_operands[] = { {43, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{59, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym5189[] = {
  // st_agY_agZ_h    (0)
  { "st_agY_agZ_h", 1, 3, 29, 64,  0x1, { 0xd000060,},0, "", 0, 2, 2, 0, 0, 0, _sym5187_operands,0,0,0, 0,0,&_sym5186,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym5190[] = { &_sym88, &_sym116,  (struct enum_fields *) -1,};

// Instruction st_agY_agZ_u_gZ
static vcpu_local_instr_attrs _sym5191 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Instruction st_agY_agZ_u_gZ
static struct adl_operand _sym5192_operands_operands[] = { {41, 0, 0, 0, 0, 8, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{45, 1, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{66, 2, ADL_REGISTER, 0, 0, 20, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 3, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym5193[] = { &_sym84, &_sym92, 0, &_sym126, &_sym346,  (struct enum_fields *) -1,};

// Instruction st_agY_agZ_u_gZ_minus
static vcpu_local_instr_attrs _sym5194 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  st_agY_agZ_u_gZ_minus -> st_agY_agZ_u_gZ;
static struct adl_operand _sym5195_operands[] = { {45, 0, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{66, 1, ADL_REGISTER, 0, 0, 20, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 2, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction st_agY_agZ_u_gZ_minus
static struct adl_operand _sym5196_operands_operands[] = { {43, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{59, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{204, 2, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym5197[] = {
  // st_agY_agZ_u_gZ    (0)
  { "st_agY_agZ_u_gZ", 1, 3, 29, 64,  0x1, { 0xd800000,},0, "", 0, 3, 3, 0, 0, 0, _sym5195_operands,0,0,0, 0,0,&_sym5194,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym5198[] = { &_sym88, &_sym116, &_sym332,  (struct enum_fields *) -1,};

// Instruction st_agY_agZ_u_gZ_plus
static vcpu_local_instr_attrs _sym5199 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  st_agY_agZ_u_gZ_plus -> st_agY_agZ_u_gZ;
static struct adl_operand _sym5200_operands[] = { {45, 0, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{66, 1, ADL_REGISTER, 0, 0, 20, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 2, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction st_agY_agZ_u_gZ_plus
static struct adl_operand _sym5201_operands_operands[] = { {43, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{59, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{204, 2, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym5202[] = {
  // st_agY_agZ_u_gZ    (0)
  { "st_agY_agZ_u_gZ", 1, 3, 29, 64,  0x1, { 0xd000000,},0, "", 0, 3, 3, 0, 0, 0, _sym5200_operands,0,0,0, 0,0,&_sym5199,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym5203[] = { &_sym88, &_sym116, &_sym332,  (struct enum_fields *) -1,};

// Instruction st_sp_Is10_H
static vcpu_local_instr_attrs _sym5204 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  st_sp_Is10_H -> st_sp_Is10_h;
static struct adl_operand _sym5205_operands[] = { {238, 0, ADL_SIGNED, 0, 0, 15, ((bfd_int64_t)18446744073709551105ull-1), 511ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction st_sp_Is10_H
static struct adl_operand _sym5206_operands_operands[] = { {237, 0, ADL_SIGNED, 0, 0, 0, ((bfd_int64_t)18446744073709551105ull-1), 511ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym5207[] = {
  // st_sp_Is10_h    (0)
  { "st_sp_Is10_h", 1, 3, 29, 64,  0x1, { 0x3000060,},0, "", 0, 1, 1, 0, 0, 0, _sym5205_operands,0,0,0, 0,0,&_sym5204,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym5208[] = { 0,  (struct enum_fields *) -1,};

// Instruction st_sp_Is10_H_zero
static vcpu_local_instr_attrs _sym5209 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  st_sp_Is10_H_zero -> st_sp_Is10_h;

// Instruction st_sp_Is10_H_zero
static struct adl_opcode _sym5212[] = {
  // st_sp_Is10_h    (0)
  { "st_sp_Is10_h", 1, 3, 29, 64,  0x1, { 0x3000060,},0, "", 0, 0, 0, 0, 0, 0, 0,0,0,0, 0,0,&_sym5209,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym5213[] = {  (struct enum_fields *) -1,};

// Instruction st_sp_Is10_gX
adl_instr_attr_val _sym5214[] = { { instr_opS,  0, 0 }, { instr_inst,  0, "st_gY_spIs21" }, { instr_vcpu1,  0, 0 }, { -1, 0, 0 } };
static vcpu_local_instr_attrs _sym5215 { "0000000000000000000010000000000000100000000000000000000000000100000000000000000000" , _sym5214 };

// Instruction st_sp_Is10_gX
static struct adl_operand _sym5216_operands_operands[] = { {238, 0, ADL_SIGNED, 0, 0, 15, ((bfd_int64_t)18446744073709551105ull-1), 511ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{190, 1, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym5217[] = { 0, &_sym272,  (struct enum_fields *) -1,};

// Instruction st_sp_Is10_gX_zero
adl_instr_attr_val _sym5218[] = { { instr_opS,  0, 0 }, { instr_inst,  0, "st_gY_spIs21" }, { instr_vcpu1,  0, 0 }, { -1, 0, 0 } };
static vcpu_local_instr_attrs _sym5219 { "0000000000000000000010000000000000100000000000000000000000000100000000000000000000" , _sym5218 };

// Shorthand:  st_sp_Is10_gX_zero -> st_sp_Is10_gX;
static struct adl_operand _sym5220_operands[] = { {190, 0, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction st_sp_Is10_gX_zero
static struct adl_operand _sym5221_operands_operands[] = { {172, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym5222[] = {
  // st_sp_Is10_gX    (0)
  { "st_sp_Is10_gX", 1, 3, 29, 64,  0x1, { 0x3000000,},0, "", 0, 1, 1, 0, 0, 0, _sym5220_operands,0,0,0, 0,0,&_sym5219,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym5223[] = { &_sym272,  (struct enum_fields *) -1,};

// Instruction st_sp_Is10_h
static vcpu_local_instr_attrs _sym5224 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Instruction st_sp_Is10_h
static struct adl_operand _sym5225_operands_operands[] = { {238, 0, ADL_SIGNED, 0, 0, 15, ((bfd_int64_t)18446744073709551105ull-1), 511ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym5226[] = { 0,  (struct enum_fields *) -1,};

// Instruction st_sp_Is10_h_zero
static vcpu_local_instr_attrs _sym5227 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  st_sp_Is10_h_zero -> st_sp_Is10_h;

// Instruction st_sp_Is10_h_zero
static struct adl_opcode _sym5230[] = {
  // st_sp_Is10_h    (0)
  { "st_sp_Is10_h", 1, 3, 29, 64,  0x1, { 0x3000060,},0, "", 0, 0, 0, 0, 0, 0, 0,0,0,0, 0,0,&_sym5227,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym5231[] = {  (struct enum_fields *) -1,};

// Instruction st_u_aY_Is9_gX_st
static vcpu_local_instr_attrs _sym5232 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  st_u_aY_Is9_gX_st -> st_u_agY_Is9_gX;
static struct adl_operand _sym5233_operands[] = { {60, 0, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{273, 1, ADL_SIGNED, 0, 0, 16, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{190, 2, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction st_u_aY_Is9_gX_st
static struct adl_operand _sym5234_operands_operands[] = { {59, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{272, 1, ADL_SIGNED, 0, 0, 0, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{172, 2, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym5235[] = {
  // st_u_agY_Is9_gX    (0)
  { "st_u_agY_Is9_gX", 1, 3, 29, 64,  0x1, { 0x5200000,},0, "", 0, 3, 3, 0, 0, 0, _sym5233_operands,0,0,1, 0,0,&_sym5232,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym5236[] = { &_sym116, 0, &_sym272,  (struct enum_fields *) -1,};

// Instruction st_u_aY_Is9_gX_st_line
static vcpu_local_instr_attrs _sym5237 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  st_u_aY_Is9_gX_st_line -> st_u_agY_Is9_gX;
static struct adl_operand _sym5238_operands[] = { {60, 0, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{273, 1, ADL_SIGNED, 0, 0, 16, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{190, 2, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction st_u_aY_Is9_gX_st_line
static struct adl_operand _sym5239_operands_operands[] = { {59, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{272, 1, ADL_SIGNED, 0, 0, 0, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{172, 2, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym5240[] = {
  // st_u_agY_Is9_gX    (0)
  { "st_u_agY_Is9_gX", 1, 3, 29, 64,  0x1, { 0x5a00000,},0, "", 0, 3, 3, 0, 0, 0, _sym5238_operands,0,0,1, 0,0,&_sym5237,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym5241[] = { &_sym116, 0, &_sym272,  (struct enum_fields *) -1,};

// Instruction st_u_aY_Is9_gX_st_zero
static vcpu_local_instr_attrs _sym5242 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  st_u_aY_Is9_gX_st_zero -> st_u_agY_Is9_gX;
static struct adl_operand _sym5243_operands[] = { {321, 0, 0, 0, 0, 8, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{60, 1, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{190, 2, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction st_u_aY_Is9_gX_st_zero
static struct adl_operand _sym5244_operands_operands[] = { {320, 0, 0, 0, 0, 0, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{59, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{172, 2, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym5245[] = {
  // st_u_agY_Is9_gX    (0)
  { "st_u_agY_Is9_gX", 1, 3, 29, 64,  0x1, { 0x5200000,},0, "", 0, 3, 3, 0, 0, 0, _sym5243_operands,0,0,1, 0,0,&_sym5242,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym5246[] = { &_sym348, &_sym116, &_sym272,  (struct enum_fields *) -1,};

// Instruction st_u_agY_Is9_H
static vcpu_local_instr_attrs _sym5247 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  st_u_agY_Is9_H -> st_u_agY_Is9_h;
static struct adl_operand _sym5248_operands[] = { {60, 0, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{273, 1, ADL_SIGNED, 0, 0, 16, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction st_u_agY_Is9_H
static struct adl_operand _sym5249_operands_operands[] = { {59, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{272, 1, ADL_SIGNED, 0, 0, 0, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym5250[] = {
  // st_u_agY_Is9_h    (0)
  { "st_u_agY_Is9_h", 1, 3, 29, 64,  0x1, { 0x5200060,},0, "", 0, 2, 2, 0, 0, 0, _sym5248_operands,0,0,0, 0,0,&_sym5247,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym5251[] = { &_sym116, 0,  (struct enum_fields *) -1,};

// Instruction st_u_agY_Is9_H_zero
static vcpu_local_instr_attrs _sym5252 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  st_u_agY_Is9_H_zero -> st_u_agY_Is9_h;
static struct adl_operand _sym5253_operands[] = { {60, 0, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction st_u_agY_Is9_H_zero
static struct adl_operand _sym5254_operands_operands[] = { {59, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym5255[] = {
  // st_u_agY_Is9_h    (0)
  { "st_u_agY_Is9_h", 1, 3, 29, 64,  0x1, { 0x5200060,},0, "", 0, 1, 1, 0, 0, 0, _sym5253_operands,0,0,0, 0,0,&_sym5252,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym5256[] = { &_sym116,  (struct enum_fields *) -1,};

// Instruction st_u_agY_Is9_gX
static vcpu_local_instr_attrs _sym5257 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Instruction st_u_agY_Is9_gX
static struct adl_operand _sym5258_operands_operands[] = { {321, 0, 0, 0, 0, 8, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{60, 1, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{273, 2, ADL_SIGNED, 0, 0, 16, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{190, 3, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym5259[] = { &_sym348, &_sym116, 0, &_sym272,  (struct enum_fields *) -1,};

// Instruction st_u_agY_Is9_gX_line0_wide_imm_st
adl_instr_attr_val _sym5260[] = { { instr_opS,  0, 0 }, { instr_inst,  0, "st_u_gY_agXIs18" }, { instr_vcpu1,  0, 0 }, { -1, 0, 0 } };
static vcpu_local_instr_attrs _sym5261 { "0000000000000000000010000000000000100000000000000000000000000100000000000000000000" , _sym5260 };

// Shorthand:  st_u_agY_Is9_gX_line0_wide_imm_st -> st_u_agY_Is9_gX;
static struct adl_operand _sym5262_operands[] = { {60, 0, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{273, 1, ADL_SIGNED, 0, 0, 16, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{190, 2, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction st_u_agY_Is9_gX_line0_wide_imm_st
static struct adl_operand _sym5263_operands_operands[] = { {59, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{272, 1, ADL_SIGNED, 0, 0, 0, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{172, 2, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym5264[] = {
  // st_u_agY_Is9_gX    (0)
  { "st_u_agY_Is9_gX", 1, 3, 29, 64,  0x1, { 0x5200000,},0, "", 0, 3, 3, 0, 0, 0, _sym5262_operands,0,0,1, 0,0,&_sym5261,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym5265[] = { &_sym116, 0, &_sym272,  (struct enum_fields *) -1,};

// Instruction st_u_agY_Is9_gX_line1_wide_imm_st
adl_instr_attr_val _sym5266[] = { { instr_opS,  0, 0 }, { instr_inst,  0, "st_u_gY_agXIs18" }, { instr_vcpu1,  0, 0 }, { -1, 0, 0 } };
static vcpu_local_instr_attrs _sym5267 { "0000000000000000000010000000000000100000000000000000000000000100000000000000000000" , _sym5266 };

// Shorthand:  st_u_agY_Is9_gX_line1_wide_imm_st -> st_u_agY_Is9_gX;
static struct adl_operand _sym5268_operands[] = { {60, 0, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{273, 1, ADL_SIGNED, 9, 0, 16, ((bfd_int64_t)18446744073709486081ull-1), 65535ull, 0x1ffull, 0, 0, 0, 0, 0,-1,-1,0},{190, 2, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction st_u_agY_Is9_gX_line1_wide_imm_st
static struct adl_operand _sym5269_operands_operands[] = { {59, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{278, 1, ADL_SIGNED, 9, 0, 0, ((bfd_int64_t)18446744073709486081ull-1), 65535ull, 0x1ffull, 0, 0, 0, 0, 0,-1,-1,0},{172, 2, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym5270[] = {
  // st_u_agY_Is9_gX    (0)
  { "st_u_agY_Is9_gX", 1, 3, 29, 64,  0x1, { 0x5a00000,},0, "", 0, 3, 3, 0, 0, 0, _sym5268_operands,0,0,1, 0,0,&_sym5267,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym5271[] = { &_sym116, 0, &_sym272,  (struct enum_fields *) -1,};

// Instruction st_u_agY_Is9_gX_wide_imm
static vcpu_local_instr_attrs _sym5272 { "0000000000000000010010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  st_u_agY_Is9_gX_wide_imm -> st_u_agY_Is9_gX;

static bfd_uint64_t _sym5274_modifier (const expressionS *operands, unsigned __cia ATTRIBUTE_UNUSED) { return im17s2line ( ((int)(((operands[1].X_add_number) & (1 << 16)) ? ((operands[1].X_add_number)- (1 << 17)):(operands[1].X_add_number))) , 9 ); }

static int _sym5274_mod_indices[] = { 1,  -1 };

static bfd_uint64_t _sym5275_modifier (const expressionS *operands, unsigned __cia ATTRIBUTE_UNUSED) { return im17s2imXs ( ((int)(((operands[1].X_add_number) & (1 << 16)) ? ((operands[1].X_add_number)- (1 << 17)):(operands[1].X_add_number))) , 9 ); }

static int _sym5275_mod_indices[] = { 1,  -1 };
static struct adl_operand _sym5273_operands[] = { {321, -1, 0, 0, 0, 0, 0, 0, 0, _sym5274_modifier, _sym5274_mod_indices, 0, 0,0, -1,-1,0},{60, 0, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{273, -1, 0, 0, 0, 0, 0, 0, 0, _sym5275_modifier, _sym5275_mod_indices, 0, 0,0, -1,-1,0},{190, 2, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction st_u_agY_Is9_gX_wide_imm
static struct adl_operand _sym5276_operands_operands[] = { {59, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{256, 1, ADL_SIGNED, 0, 0, 0, ((bfd_int64_t)18446744073709486081ull-1), 65535ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{172, 2, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym5277[] = {
  // st_u_agY_Is9_gX    (0)
  { "st_u_agY_Is9_gX", 1, 3, 29, 64,  0x1, { 0x5200000,},0, "", 0, 4, 4, 0, 0, 0, _sym5273_operands,0,0,1, 0,0,&_sym5272,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym5278[] = { &_sym116, 0, &_sym272,  (struct enum_fields *) -1,};

// Instruction st_u_agY_Is9_gX_zero
static vcpu_local_instr_attrs _sym5279 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  st_u_agY_Is9_gX_zero -> st_u_agY_Is9_gX;
static struct adl_operand _sym5280_operands[] = { {321, 0, 0, 0, 0, 8, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{60, 1, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{190, 2, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction st_u_agY_Is9_gX_zero
static struct adl_operand _sym5281_operands_operands[] = { {320, 0, 0, 0, 0, 0, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{59, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{172, 2, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym5282[] = {
  // st_u_agY_Is9_gX    (0)
  { "st_u_agY_Is9_gX", 1, 3, 29, 64,  0x1, { 0x5200000,},0, "", 0, 3, 3, 0, 0, 0, _sym5280_operands,0,0,1, 0,0,&_sym5279,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym5283[] = { &_sym348, &_sym116, &_sym272,  (struct enum_fields *) -1,};

// Instruction st_u_agY_Is9_h
static vcpu_local_instr_attrs _sym5284 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Instruction st_u_agY_Is9_h
static struct adl_operand _sym5285_operands_operands[] = { {60, 0, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{273, 1, ADL_SIGNED, 0, 0, 16, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym5286[] = { &_sym116, 0,  (struct enum_fields *) -1,};

// Instruction st_u_agY_Is9_h_zero
static vcpu_local_instr_attrs _sym5287 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  st_u_agY_Is9_h_zero -> st_u_agY_Is9_h;
static struct adl_operand _sym5288_operands[] = { {60, 0, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction st_u_agY_Is9_h_zero
static struct adl_operand _sym5289_operands_operands[] = { {59, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym5290[] = {
  // st_u_agY_Is9_h    (0)
  { "st_u_agY_Is9_h", 1, 3, 29, 64,  0x1, { 0x5200060,},0, "", 0, 1, 1, 0, 0, 0, _sym5288_operands,0,0,0, 0,0,&_sym5287,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym5291[] = { &_sym116,  (struct enum_fields *) -1,};

// Instruction st_u_agY_agZ_H_minus
static vcpu_local_instr_attrs _sym5292 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  st_u_agY_agZ_H_minus -> st_u_agY_agZ_h;
static struct adl_operand _sym5293_operands[] = { {45, 0, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{66, 1, ADL_REGISTER, 0, 0, 20, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction st_u_agY_agZ_H_minus
static struct adl_operand _sym5294_operands_operands[] = { {43, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{59, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym5295[] = {
  // st_u_agY_agZ_h    (0)
  { "st_u_agY_agZ_h", 1, 3, 29, 64,  0x1, { 0xda00060,},0, "", 0, 2, 2, 0, 0, 0, _sym5293_operands,0,0,0, 0,0,&_sym5292,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym5296[] = { &_sym88, &_sym116,  (struct enum_fields *) -1,};

// Instruction st_u_agY_agZ_H_plus
static vcpu_local_instr_attrs _sym5297 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  st_u_agY_agZ_H_plus -> st_u_agY_agZ_h;
static struct adl_operand _sym5298_operands[] = { {45, 0, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{66, 1, ADL_REGISTER, 0, 0, 20, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction st_u_agY_agZ_H_plus
static struct adl_operand _sym5299_operands_operands[] = { {43, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{59, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym5300[] = {
  // st_u_agY_agZ_h    (0)
  { "st_u_agY_agZ_h", 1, 3, 29, 64,  0x1, { 0xd200060,},0, "", 0, 2, 2, 0, 0, 0, _sym5298_operands,0,0,0, 0,0,&_sym5297,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym5301[] = { &_sym88, &_sym116,  (struct enum_fields *) -1,};

// Instruction st_u_agY_agZ_h
static vcpu_local_instr_attrs _sym5302 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Instruction st_u_agY_agZ_h
static struct adl_operand _sym5303_operands_operands[] = { {41, 0, 0, 0, 0, 8, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{45, 1, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{66, 2, ADL_REGISTER, 0, 0, 20, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym5304[] = { &_sym84, &_sym92, 0, &_sym126,  (struct enum_fields *) -1,};

// Instruction st_u_agY_agZ_h_minus
static vcpu_local_instr_attrs _sym5305 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  st_u_agY_agZ_h_minus -> st_u_agY_agZ_h;
static struct adl_operand _sym5306_operands[] = { {45, 0, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{66, 1, ADL_REGISTER, 0, 0, 20, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction st_u_agY_agZ_h_minus
static struct adl_operand _sym5307_operands_operands[] = { {43, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{59, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym5308[] = {
  // st_u_agY_agZ_h    (0)
  { "st_u_agY_agZ_h", 1, 3, 29, 64,  0x1, { 0xda00060,},0, "", 0, 2, 2, 0, 0, 0, _sym5306_operands,0,0,0, 0,0,&_sym5305,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym5309[] = { &_sym88, &_sym116,  (struct enum_fields *) -1,};

// Instruction st_u_agY_agZ_h_plus
static vcpu_local_instr_attrs _sym5310 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  st_u_agY_agZ_h_plus -> st_u_agY_agZ_h;
static struct adl_operand _sym5311_operands[] = { {45, 0, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{66, 1, ADL_REGISTER, 0, 0, 20, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction st_u_agY_agZ_h_plus
static struct adl_operand _sym5312_operands_operands[] = { {43, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{59, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym5313[] = {
  // st_u_agY_agZ_h    (0)
  { "st_u_agY_agZ_h", 1, 3, 29, 64,  0x1, { 0xd200060,},0, "", 0, 2, 2, 0, 0, 0, _sym5311_operands,0,0,0, 0,0,&_sym5310,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym5314[] = { &_sym88, &_sym116,  (struct enum_fields *) -1,};

// Instruction st_u_agY_agZ_u_gZ
static vcpu_local_instr_attrs _sym5315 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Instruction st_u_agY_agZ_u_gZ
static struct adl_operand _sym5316_operands_operands[] = { {41, 0, 0, 0, 0, 8, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{45, 1, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{66, 2, ADL_REGISTER, 0, 0, 20, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 3, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym5317[] = { &_sym84, &_sym92, 0, &_sym126, &_sym346,  (struct enum_fields *) -1,};

// Instruction st_u_agY_agZ_u_gZ_minus
static vcpu_local_instr_attrs _sym5318 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  st_u_agY_agZ_u_gZ_minus -> st_u_agY_agZ_u_gZ;
static struct adl_operand _sym5319_operands[] = { {45, 0, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{66, 1, ADL_REGISTER, 0, 0, 20, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 2, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction st_u_agY_agZ_u_gZ_minus
static struct adl_operand _sym5320_operands_operands[] = { {43, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{59, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{204, 2, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym5321[] = {
  // st_u_agY_agZ_u_gZ    (0)
  { "st_u_agY_agZ_u_gZ", 1, 3, 29, 64,  0x1, { 0xda00000,},0, "", 0, 3, 3, 0, 0, 0, _sym5319_operands,0,0,0, 0,0,&_sym5318,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym5322[] = { &_sym88, &_sym116, &_sym332,  (struct enum_fields *) -1,};

// Instruction st_u_agY_agZ_u_gZ_plus
static vcpu_local_instr_attrs _sym5323 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  st_u_agY_agZ_u_gZ_plus -> st_u_agY_agZ_u_gZ;
static struct adl_operand _sym5324_operands[] = { {45, 0, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{66, 1, ADL_REGISTER, 0, 0, 20, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 2, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction st_u_agY_agZ_u_gZ_plus
static struct adl_operand _sym5325_operands_operands[] = { {43, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{59, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{204, 2, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym5326[] = {
  // st_u_agY_agZ_u_gZ    (0)
  { "st_u_agY_agZ_u_gZ", 1, 3, 29, 64,  0x1, { 0xd200000,},0, "", 0, 3, 3, 0, 0, 0, _sym5324_operands,0,0,0, 0,0,&_sym5323,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym5327[] = { &_sym88, &_sym116, &_sym332,  (struct enum_fields *) -1,};

// Instruction st_u_agY_u_Is9_H
static vcpu_local_instr_attrs _sym5328 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  st_u_agY_u_Is9_H -> st_u_agY_u_Is9_h;
static struct adl_operand _sym5329_operands[] = { {60, 0, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{273, 1, ADL_SIGNED, 0, 0, 16, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction st_u_agY_u_Is9_H
static struct adl_operand _sym5330_operands_operands[] = { {59, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{272, 1, ADL_SIGNED, 0, 0, 0, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym5331[] = {
  // st_u_agY_u_Is9_h    (0)
  { "st_u_agY_u_Is9_h", 1, 3, 29, 64,  0x1, { 0x5600060,},0, "", 0, 2, 2, 0, 0, 0, _sym5329_operands,0,0,0, 0,0,&_sym5328,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym5332[] = { &_sym116, 0,  (struct enum_fields *) -1,};

// Instruction st_u_agY_u_Is9_H_zero
static vcpu_local_instr_attrs _sym5333 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  st_u_agY_u_Is9_H_zero -> st_u_agY_u_Is9_h;
static struct adl_operand _sym5334_operands[] = { {60, 0, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction st_u_agY_u_Is9_H_zero
static struct adl_operand _sym5335_operands_operands[] = { {59, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym5336[] = {
  // st_u_agY_u_Is9_h    (0)
  { "st_u_agY_u_Is9_h", 1, 3, 29, 64,  0x1, { 0x5600060,},0, "", 0, 1, 1, 0, 0, 0, _sym5334_operands,0,0,0, 0,0,&_sym5333,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym5337[] = { &_sym116,  (struct enum_fields *) -1,};

// Instruction st_u_agY_u_Is9_h
static vcpu_local_instr_attrs _sym5338 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Instruction st_u_agY_u_Is9_h
static struct adl_operand _sym5339_operands_operands[] = { {60, 0, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{273, 1, ADL_SIGNED, 0, 0, 16, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym5340[] = { &_sym116, 0,  (struct enum_fields *) -1,};

// Instruction st_u_agY_u_Is9_h_zero
static vcpu_local_instr_attrs _sym5341 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  st_u_agY_u_Is9_h_zero -> st_u_agY_u_Is9_h;
static struct adl_operand _sym5342_operands[] = { {60, 0, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction st_u_agY_u_Is9_h_zero
static struct adl_operand _sym5343_operands_operands[] = { {59, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym5344[] = {
  // st_u_agY_u_Is9_h    (0)
  { "st_u_agY_u_Is9_h", 1, 3, 29, 64,  0x1, { 0x5600060,},0, "", 0, 1, 1, 0, 0, 0, _sym5342_operands,0,0,0, 0,0,&_sym5341,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym5345[] = { &_sym116,  (struct enum_fields *) -1,};

// Instruction st_u_agY_u_agZ_H_minus
static vcpu_local_instr_attrs _sym5346 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  st_u_agY_u_agZ_H_minus -> st_u_agY_u_agZ_h;
static struct adl_operand _sym5347_operands[] = { {45, 0, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{66, 1, ADL_REGISTER, 0, 0, 20, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction st_u_agY_u_agZ_H_minus
static struct adl_operand _sym5348_operands_operands[] = { {43, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{59, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym5349[] = {
  // st_u_agY_u_agZ_h    (0)
  { "st_u_agY_u_agZ_h", 1, 3, 29, 64,  0x1, { 0xde00060,},0, "", 0, 2, 2, 0, 0, 0, _sym5347_operands,0,0,0, 0,0,&_sym5346,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym5350[] = { &_sym88, &_sym116,  (struct enum_fields *) -1,};

// Instruction st_u_agY_u_agZ_H_plus
static vcpu_local_instr_attrs _sym5351 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  st_u_agY_u_agZ_H_plus -> st_u_agY_u_agZ_h;
static struct adl_operand _sym5352_operands[] = { {45, 0, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{66, 1, ADL_REGISTER, 0, 0, 20, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction st_u_agY_u_agZ_H_plus
static struct adl_operand _sym5353_operands_operands[] = { {43, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{59, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym5354[] = {
  // st_u_agY_u_agZ_h    (0)
  { "st_u_agY_u_agZ_h", 1, 3, 29, 64,  0x1, { 0xd600060,},0, "", 0, 2, 2, 0, 0, 0, _sym5352_operands,0,0,0, 0,0,&_sym5351,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym5355[] = { &_sym88, &_sym116,  (struct enum_fields *) -1,};

// Instruction st_u_agY_u_agZ_gZ
static vcpu_local_instr_attrs _sym5356 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Instruction st_u_agY_u_agZ_gZ
static struct adl_operand _sym5357_operands_operands[] = { {41, 0, 0, 0, 0, 8, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{45, 1, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{66, 2, ADL_REGISTER, 0, 0, 20, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 3, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym5358[] = { &_sym84, &_sym92, 0, &_sym126, &_sym346,  (struct enum_fields *) -1,};

// Instruction st_u_agY_u_agZ_gZ_minus
static vcpu_local_instr_attrs _sym5359 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  st_u_agY_u_agZ_gZ_minus -> st_u_agY_u_agZ_gZ;
static struct adl_operand _sym5360_operands[] = { {45, 0, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{66, 1, ADL_REGISTER, 0, 0, 20, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 2, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction st_u_agY_u_agZ_gZ_minus
static struct adl_operand _sym5361_operands_operands[] = { {43, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{59, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{204, 2, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym5362[] = {
  // st_u_agY_u_agZ_gZ    (0)
  { "st_u_agY_u_agZ_gZ", 1, 3, 29, 64,  0x1, { 0xde00000,},0, "", 0, 3, 3, 0, 0, 0, _sym5360_operands,0,0,0, 0,0,&_sym5359,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym5363[] = { &_sym88, &_sym116, &_sym332,  (struct enum_fields *) -1,};

// Instruction st_u_agY_u_agZ_gZ_plus
static vcpu_local_instr_attrs _sym5364 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  st_u_agY_u_agZ_gZ_plus -> st_u_agY_u_agZ_gZ;
static struct adl_operand _sym5365_operands[] = { {45, 0, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{66, 1, ADL_REGISTER, 0, 0, 20, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 2, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction st_u_agY_u_agZ_gZ_plus
static struct adl_operand _sym5366_operands_operands[] = { {43, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{59, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{204, 2, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym5367[] = {
  // st_u_agY_u_agZ_gZ    (0)
  { "st_u_agY_u_agZ_gZ", 1, 3, 29, 64,  0x1, { 0xd600000,},0, "", 0, 3, 3, 0, 0, 0, _sym5365_operands,0,0,0, 0,0,&_sym5364,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym5368[] = { &_sym88, &_sym116, &_sym332,  (struct enum_fields *) -1,};

// Instruction st_u_agY_u_agZ_h
static vcpu_local_instr_attrs _sym5369 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Instruction st_u_agY_u_agZ_h
static struct adl_operand _sym5370_operands_operands[] = { {45, 0, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{41, 1, 0, 0, 0, 8, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{66, 2, ADL_REGISTER, 0, 0, 20, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym5371[] = { &_sym88, &_sym82, &_sym116,  (struct enum_fields *) -1,};

// Instruction st_u_agY_u_agZ_h_minus
static vcpu_local_instr_attrs _sym5372 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  st_u_agY_u_agZ_h_minus -> st_u_agY_u_agZ_h;
static struct adl_operand _sym5373_operands[] = { {45, 0, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{66, 1, ADL_REGISTER, 0, 0, 20, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction st_u_agY_u_agZ_h_minus
static struct adl_operand _sym5374_operands_operands[] = { {43, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{59, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym5375[] = {
  // st_u_agY_u_agZ_h    (0)
  { "st_u_agY_u_agZ_h", 1, 3, 29, 64,  0x1, { 0xde00060,},0, "", 0, 2, 2, 0, 0, 0, _sym5373_operands,0,0,0, 0,0,&_sym5372,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym5376[] = { &_sym88, &_sym116,  (struct enum_fields *) -1,};

// Instruction st_u_agY_u_agZ_h_plus
static vcpu_local_instr_attrs _sym5377 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  st_u_agY_u_agZ_h_plus -> st_u_agY_u_agZ_h;
static struct adl_operand _sym5378_operands[] = { {45, 0, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{66, 1, ADL_REGISTER, 0, 0, 20, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction st_u_agY_u_agZ_h_plus
static struct adl_operand _sym5379_operands_operands[] = { {43, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{59, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym5380[] = {
  // st_u_agY_u_agZ_h    (0)
  { "st_u_agY_u_agZ_h", 1, 3, 29, 64,  0x1, { 0xd600060,},0, "", 0, 2, 2, 0, 0, 0, _sym5378_operands,0,0,0, 0,0,&_sym5377,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym5381[] = { &_sym88, &_sym116,  (struct enum_fields *) -1,};

// Instruction st_u_sp_Is10_gX
adl_instr_attr_val _sym5382[] = { { instr_opS,  0, 0 }, { instr_inst,  0, "stC_sp_Is21_u_agY_st" }, { instr_vcpu1,  0, 0 }, { -1, 0, 0 } };
static vcpu_local_instr_attrs _sym5383 { "0000000000000000000010000000000000100000000000000000000000000100000000000000000000" , _sym5382 };

// Instruction st_u_sp_Is10_gX
static struct adl_operand _sym5384_operands_operands[] = { {238, 0, ADL_SIGNED, 0, 0, 15, ((bfd_int64_t)18446744073709551105ull-1), 511ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{190, 1, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym5385[] = { 0, &_sym272,  (struct enum_fields *) -1,};

// Instruction st_u_sp_Is10_gX_zero
adl_instr_attr_val _sym5386[] = { { instr_opS,  0, 0 }, { instr_inst,  0, "stC_sp_Is21_u_agY_st" }, { instr_vcpu1,  0, 0 }, { -1, 0, 0 } };
static vcpu_local_instr_attrs _sym5387 { "0000000000000000000010000000000000100000000000000000000000000100000000000000000000" , _sym5386 };

// Shorthand:  st_u_sp_Is10_gX_zero -> st_u_sp_Is10_gX;
static struct adl_operand _sym5388_operands[] = { {190, 0, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction st_u_sp_Is10_gX_zero
static struct adl_operand _sym5389_operands_operands[] = { {172, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym5390[] = {
  // st_u_sp_Is10_gX    (0)
  { "st_u_sp_Is10_gX", 1, 3, 29, 64,  0x1, { 0x3600000,},0, "", 0, 1, 1, 0, 0, 0, _sym5388_operands,0,0,0, 0,0,&_sym5387,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym5391[] = { &_sym272,  (struct enum_fields *) -1,};

// Instruction st_u_sp_u_Is10_H
static vcpu_local_instr_attrs _sym5392 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  st_u_sp_u_Is10_H -> st_u_sp_u_Is10_h;
static struct adl_operand _sym5393_operands[] = { {238, 0, ADL_SIGNED, 0, 0, 15, ((bfd_int64_t)18446744073709551105ull-1), 511ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction st_u_sp_u_Is10_H
static struct adl_operand _sym5394_operands_operands[] = { {237, 0, ADL_SIGNED, 0, 0, 0, ((bfd_int64_t)18446744073709551105ull-1), 511ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym5395[] = {
  // st_u_sp_u_Is10_h    (0)
  { "st_u_sp_u_Is10_h", 1, 3, 29, 64,  0x1, { 0x3600060,},0, "", 0, 1, 1, 0, 0, 0, _sym5393_operands,0,0,0, 0,0,&_sym5392,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym5396[] = { 0,  (struct enum_fields *) -1,};

// Instruction st_u_sp_u_Is10_H_zero
static vcpu_local_instr_attrs _sym5397 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  st_u_sp_u_Is10_H_zero -> st_u_sp_u_Is10_h;

// Instruction st_u_sp_u_Is10_H_zero
static struct adl_opcode _sym5400[] = {
  // st_u_sp_u_Is10_h    (0)
  { "st_u_sp_u_Is10_h", 1, 3, 29, 64,  0x1, { 0x3600060,},0, "", 0, 0, 0, 0, 0, 0, 0,0,0,0, 0,0,&_sym5397,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym5401[] = {  (struct enum_fields *) -1,};

// Instruction st_u_sp_u_Is10_h
static vcpu_local_instr_attrs _sym5402 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Instruction st_u_sp_u_Is10_h
static struct adl_operand _sym5403_operands_operands[] = { {238, 0, ADL_SIGNED, 0, 0, 15, ((bfd_int64_t)18446744073709551105ull-1), 511ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym5404[] = { 0,  (struct enum_fields *) -1,};

// Instruction st_u_sp_u_Is10_h_zero
static vcpu_local_instr_attrs _sym5405 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  st_u_sp_u_Is10_h_zero -> st_u_sp_u_Is10_h;

// Instruction st_u_sp_u_Is10_h_zero
static struct adl_opcode _sym5408[] = {
  // st_u_sp_u_Is10_h    (0)
  { "st_u_sp_u_Is10_h", 1, 3, 29, 64,  0x1, { 0x3600060,},0, "", 0, 0, 0, 0, 0, 0, 0,0,0,0, 0,0,&_sym5405,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym5409[] = {  (struct enum_fields *) -1,};

// Instruction st_u_x2_agY_agZ_u_gZ
static vcpu_local_instr_attrs _sym5410 { "0000000000000000000100000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Instruction st_u_x2_agY_agZ_u_gZ
static struct adl_operand _sym5411_operands_operands[] = { {41, 0, 0, 0, 0, 8, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{45, 1, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{66, 2, ADL_REGISTER, 0, 0, 20, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 3, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym5412[] = { &_sym84, &_sym92, 0, &_sym126, &_sym346,  (struct enum_fields *) -1,};

// Instruction st_u_x2_agY_agZ_u_gZ_minus
static vcpu_local_instr_attrs _sym5413 { "0000000000000000000100000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  st_u_x2_agY_agZ_u_gZ_minus -> st_u_x2_agY_agZ_u_gZ;
static struct adl_operand _sym5414_operands[] = { {45, 0, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{66, 1, ADL_REGISTER, 0, 0, 20, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 2, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction st_u_x2_agY_agZ_u_gZ_minus
static struct adl_operand _sym5415_operands_operands[] = { {43, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{59, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{204, 2, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym5416[] = {
  // st_u_x2_agY_agZ_u_gZ    (0)
  { "st_u_x2_agY_agZ_u_gZ", 1, 3, 29, 64,  0x1, { 0xda01000,},0, "", 0, 3, 3, 0, 0, 0, _sym5414_operands,0,0,0, 0,0,&_sym5413,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym5417[] = { &_sym88, &_sym116, &_sym332,  (struct enum_fields *) -1,};

// Instruction st_u_x2_agY_agZ_u_gZ_plus
static vcpu_local_instr_attrs _sym5418 { "0000000000000000000100000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  st_u_x2_agY_agZ_u_gZ_plus -> st_u_x2_agY_agZ_u_gZ;
static struct adl_operand _sym5419_operands[] = { {45, 0, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{66, 1, ADL_REGISTER, 0, 0, 20, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 2, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction st_u_x2_agY_agZ_u_gZ_plus
static struct adl_operand _sym5420_operands_operands[] = { {43, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{59, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{204, 2, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym5421[] = {
  // st_u_x2_agY_agZ_u_gZ    (0)
  { "st_u_x2_agY_agZ_u_gZ", 1, 3, 29, 64,  0x1, { 0xd201000,},0, "", 0, 3, 3, 0, 0, 0, _sym5419_operands,0,0,0, 0,0,&_sym5418,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym5422[] = { &_sym88, &_sym116, &_sym332,  (struct enum_fields *) -1,};

// Instruction st_u_x2_agY_u_agZ_gZ
static vcpu_local_instr_attrs _sym5423 { "0000000000000000000100000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Instruction st_u_x2_agY_u_agZ_gZ
static struct adl_operand _sym5424_operands_operands[] = { {41, 0, 0, 0, 0, 8, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{45, 1, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{66, 2, ADL_REGISTER, 0, 0, 20, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 3, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym5425[] = { &_sym84, &_sym92, 0, &_sym126, &_sym346,  (struct enum_fields *) -1,};

// Instruction st_u_x2_agY_u_agZ_gZ_minus
static vcpu_local_instr_attrs _sym5426 { "0000000000000000000100000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  st_u_x2_agY_u_agZ_gZ_minus -> st_u_x2_agY_u_agZ_gZ;
static struct adl_operand _sym5427_operands[] = { {45, 0, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{66, 1, ADL_REGISTER, 0, 0, 20, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 2, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction st_u_x2_agY_u_agZ_gZ_minus
static struct adl_operand _sym5428_operands_operands[] = { {43, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{59, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{204, 2, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym5429[] = {
  // st_u_x2_agY_u_agZ_gZ    (0)
  { "st_u_x2_agY_u_agZ_gZ", 1, 3, 29, 64,  0x1, { 0xde01000,},0, "", 0, 3, 3, 0, 0, 0, _sym5427_operands,0,0,0, 0,0,&_sym5426,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym5430[] = { &_sym88, &_sym116, &_sym332,  (struct enum_fields *) -1,};

// Instruction st_u_x2_agY_u_agZ_gZ_plus
static vcpu_local_instr_attrs _sym5431 { "0000000000000000000100000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  st_u_x2_agY_u_agZ_gZ_plus -> st_u_x2_agY_u_agZ_gZ;
static struct adl_operand _sym5432_operands[] = { {45, 0, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{66, 1, ADL_REGISTER, 0, 0, 20, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 2, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction st_u_x2_agY_u_agZ_gZ_plus
static struct adl_operand _sym5433_operands_operands[] = { {43, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{59, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{204, 2, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym5434[] = {
  // st_u_x2_agY_u_agZ_gZ    (0)
  { "st_u_x2_agY_u_agZ_gZ", 1, 3, 29, 64,  0x1, { 0xd601000,},0, "", 0, 3, 3, 0, 0, 0, _sym5432_operands,0,0,0, 0,0,&_sym5431,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym5435[] = { &_sym88, &_sym116, &_sym332,  (struct enum_fields *) -1,};

// Instruction st_x2_agY_agZ_u_gZ
static vcpu_local_instr_attrs _sym5436 { "0000000000000000000100000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Instruction st_x2_agY_agZ_u_gZ
static struct adl_operand _sym5437_operands_operands[] = { {41, 0, 0, 0, 0, 8, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{45, 1, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{66, 2, ADL_REGISTER, 0, 0, 20, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 3, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym5438[] = { &_sym84, &_sym92, 0, &_sym126, &_sym346,  (struct enum_fields *) -1,};

// Instruction st_x2_agY_agZ_u_gZ_minus
static vcpu_local_instr_attrs _sym5439 { "0000000000000000000100000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  st_x2_agY_agZ_u_gZ_minus -> st_x2_agY_agZ_u_gZ;
static struct adl_operand _sym5440_operands[] = { {45, 0, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{66, 1, ADL_REGISTER, 0, 0, 20, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 2, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction st_x2_agY_agZ_u_gZ_minus
static struct adl_operand _sym5441_operands_operands[] = { {43, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{59, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{204, 2, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym5442[] = {
  // st_x2_agY_agZ_u_gZ    (0)
  { "st_x2_agY_agZ_u_gZ", 1, 3, 29, 64,  0x1, { 0xd801000,},0, "", 0, 3, 3, 0, 0, 0, _sym5440_operands,0,0,0, 0,0,&_sym5439,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym5443[] = { &_sym88, &_sym116, &_sym332,  (struct enum_fields *) -1,};

// Instruction st_x2_agY_agZ_u_gZ_plus
static vcpu_local_instr_attrs _sym5444 { "0000000000000000000100000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  st_x2_agY_agZ_u_gZ_plus -> st_x2_agY_agZ_u_gZ;
static struct adl_operand _sym5445_operands[] = { {45, 0, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{66, 1, ADL_REGISTER, 0, 0, 20, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 2, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction st_x2_agY_agZ_u_gZ_plus
static struct adl_operand _sym5446_operands_operands[] = { {43, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{59, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{204, 2, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym5447[] = {
  // st_x2_agY_agZ_u_gZ    (0)
  { "st_x2_agY_agZ_u_gZ", 1, 3, 29, 64,  0x1, { 0xd001000,},0, "", 0, 3, 3, 0, 0, 0, _sym5445_operands,0,0,0, 0,0,&_sym5444,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym5448[] = { &_sym88, &_sym116, &_sym332,  (struct enum_fields *) -1,};

// Instruction stbS_aY_Is9_gZ
static vcpu_local_instr_attrs _sym5449 { "0000000000000000001000000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Instruction stbS_aY_Is9_gZ
static struct adl_operand _sym5450_operands_operands[] = { {321, 0, 0, 0, 0, 8, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{45, 1, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{273, 2, ADL_SIGNED, 0, 0, 16, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 3, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym5451[] = { &_sym348, &_sym88, 0, &_sym332,  (struct enum_fields *) -1,};

// Instruction stbS_aY_Is9_gZ_line0_wide_imm_st
adl_instr_attr_val _sym5452[] = { { instr_opS,  0, 0 }, { instr_inst,  0, "stb_gY_agXIs18" }, { instr_vcpu3,  0, 0 }, { -1, 0, 0 } };
static vcpu_local_instr_attrs _sym5453 { "0000000000000000001000000000000000100000000000000000000000000100000000000000000000" , _sym5452 };

// Shorthand:  stbS_aY_Is9_gZ_line0_wide_imm_st -> stbS_aY_Is9_gZ;
static struct adl_operand _sym5454_operands[] = { {45, 0, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{273, 1, ADL_SIGNED, 0, 0, 16, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 2, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction stbS_aY_Is9_gZ_line0_wide_imm_st
static struct adl_operand _sym5455_operands_operands[] = { {43, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{272, 1, ADL_SIGNED, 0, 0, 0, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{204, 2, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym5456[] = {
  // stbS_aY_Is9_gZ    (0)
  { "stbS_aY_Is9_gZ", 1, 3, 29, 64,  0x1, { 0xed000000,},0, "", 0, 3, 3, 0, 0, 0, _sym5454_operands,0,0,1, 0,0,&_sym5453,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym5457[] = { &_sym88, 0, &_sym332,  (struct enum_fields *) -1,};

// Instruction stbS_aY_Is9_gZ_line1_wide_imm_st
adl_instr_attr_val _sym5458[] = { { instr_opS,  0, 0 }, { instr_inst,  0, "stb_gY_agXIs18" }, { instr_vcpu3,  0, 0 }, { -1, 0, 0 } };
static vcpu_local_instr_attrs _sym5459 { "0000000000000000001000000000000000100000000000000000000000000100000000000000000000" , _sym5458 };

// Shorthand:  stbS_aY_Is9_gZ_line1_wide_imm_st -> stbS_aY_Is9_gZ;
static struct adl_operand _sym5460_operands[] = { {45, 0, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{273, 1, ADL_SIGNED, 9, 0, 16, ((bfd_int64_t)18446744073709486081ull-1), 65535ull, 0x1ffull, 0, 0, 0, 0, 0,-1,-1,0},{211, 2, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction stbS_aY_Is9_gZ_line1_wide_imm_st
static struct adl_operand _sym5461_operands_operands[] = { {43, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{278, 1, ADL_SIGNED, 9, 0, 0, ((bfd_int64_t)18446744073709486081ull-1), 65535ull, 0x1ffull, 0, 0, 0, 0, 0,-1,-1,0},{204, 2, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym5462[] = {
  // stbS_aY_Is9_gZ    (0)
  { "stbS_aY_Is9_gZ", 1, 3, 29, 64,  0x1, { 0xed800000,},0, "", 0, 3, 3, 0, 0, 0, _sym5460_operands,0,0,1, 0,0,&_sym5459,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym5463[] = { &_sym88, 0, &_sym332,  (struct enum_fields *) -1,};

// Instruction stbS_aY_Is9_gZ_st
static vcpu_local_instr_attrs _sym5464 { "0000000000000000001000000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  stbS_aY_Is9_gZ_st -> stbS_aY_Is9_gZ;
static struct adl_operand _sym5465_operands[] = { {45, 0, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{273, 1, ADL_SIGNED, 0, 0, 16, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 2, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction stbS_aY_Is9_gZ_st
static struct adl_operand _sym5466_operands_operands[] = { {43, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{272, 1, ADL_SIGNED, 0, 0, 0, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{204, 2, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym5467[] = {
  // stbS_aY_Is9_gZ    (0)
  { "stbS_aY_Is9_gZ", 1, 3, 29, 64,  0x1, { 0xed000000,},0, "", 0, 3, 3, 0, 0, 0, _sym5465_operands,0,0,1, 0,0,&_sym5464,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym5468[] = { &_sym88, 0, &_sym332,  (struct enum_fields *) -1,};

// Instruction stbS_aY_Is9_gZ_st_line
static vcpu_local_instr_attrs _sym5469 { "0000000000000000001000000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  stbS_aY_Is9_gZ_st_line -> stbS_aY_Is9_gZ;
static struct adl_operand _sym5470_operands[] = { {45, 0, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{273, 1, ADL_SIGNED, 0, 0, 16, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 2, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction stbS_aY_Is9_gZ_st_line
static struct adl_operand _sym5471_operands_operands[] = { {43, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{272, 1, ADL_SIGNED, 0, 0, 0, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{204, 2, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym5472[] = {
  // stbS_aY_Is9_gZ    (0)
  { "stbS_aY_Is9_gZ", 1, 3, 29, 64,  0x1, { 0xed800000,},0, "", 0, 3, 3, 0, 0, 0, _sym5470_operands,0,0,1, 0,0,&_sym5469,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym5473[] = { &_sym88, 0, &_sym332,  (struct enum_fields *) -1,};

// Instruction stbS_aY_Is9_gZ_st_zero
static vcpu_local_instr_attrs _sym5474 { "0000000000000000001000000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  stbS_aY_Is9_gZ_st_zero -> stbS_aY_Is9_gZ;
static struct adl_operand _sym5475_operands[] = { {321, 0, 0, 0, 0, 8, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{45, 1, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 2, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction stbS_aY_Is9_gZ_st_zero
static struct adl_operand _sym5476_operands_operands[] = { {320, 0, 0, 0, 0, 0, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{43, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{204, 2, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym5477[] = {
  // stbS_aY_Is9_gZ    (0)
  { "stbS_aY_Is9_gZ", 1, 3, 29, 64,  0x1, { 0xed000000,},0, "", 0, 3, 3, 0, 0, 0, _sym5475_operands,0,0,1, 0,0,&_sym5474,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym5478[] = { &_sym348, &_sym88, &_sym332,  (struct enum_fields *) -1,};

// Instruction stbS_aY_Is9_gZ_wide_imm
static vcpu_local_instr_attrs _sym5479 { "0000000000000000011000000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  stbS_aY_Is9_gZ_wide_imm -> stbS_aY_Is9_gZ;

static bfd_uint64_t _sym5481_modifier (const expressionS *operands, unsigned __cia ATTRIBUTE_UNUSED) { return im17s2line ( ((int)(((operands[1].X_add_number) & (1 << 16)) ? ((operands[1].X_add_number)- (1 << 17)):(operands[1].X_add_number))) , 9 ); }

static int _sym5481_mod_indices[] = { 1,  -1 };

static bfd_uint64_t _sym5482_modifier (const expressionS *operands, unsigned __cia ATTRIBUTE_UNUSED) { return im17s2imXs ( ((int)(((operands[1].X_add_number) & (1 << 16)) ? ((operands[1].X_add_number)- (1 << 17)):(operands[1].X_add_number))) , 9 ); }

static int _sym5482_mod_indices[] = { 1,  -1 };
static struct adl_operand _sym5480_operands[] = { {321, -1, 0, 0, 0, 0, 0, 0, 0, _sym5481_modifier, _sym5481_mod_indices, 0, 0,0, -1,-1,0},{45, 0, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{273, -1, 0, 0, 0, 0, 0, 0, 0, _sym5482_modifier, _sym5482_mod_indices, 0, 0,0, -1,-1,0},{211, 2, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction stbS_aY_Is9_gZ_wide_imm
static struct adl_operand _sym5483_operands_operands[] = { {43, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{256, 1, ADL_SIGNED, 0, 0, 0, ((bfd_int64_t)18446744073709486081ull-1), 65535ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{204, 2, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym5484[] = {
  // stbS_aY_Is9_gZ    (0)
  { "stbS_aY_Is9_gZ", 1, 3, 29, 64,  0x1, { 0xed000000,},0, "", 0, 4, 4, 0, 0, 0, _sym5480_operands,0,0,1, 0,0,&_sym5479,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym5485[] = { &_sym88, 0, &_sym332,  (struct enum_fields *) -1,};

// Instruction stbS_aY_Is9_gZ_zero
static vcpu_local_instr_attrs _sym5486 { "0000000000000000001000000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  stbS_aY_Is9_gZ_zero -> stbS_aY_Is9_gZ;
static struct adl_operand _sym5487_operands[] = { {321, 0, 0, 0, 0, 8, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{45, 1, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 2, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction stbS_aY_Is9_gZ_zero
static struct adl_operand _sym5488_operands_operands[] = { {320, 0, 0, 0, 0, 0, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{43, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{204, 2, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym5489[] = {
  // stbS_aY_Is9_gZ    (0)
  { "stbS_aY_Is9_gZ", 1, 3, 29, 64,  0x1, { 0xed000000,},0, "", 0, 3, 3, 0, 0, 0, _sym5487_operands,0,0,1, 0,0,&_sym5486,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym5490[] = { &_sym348, &_sym88, &_sym332,  (struct enum_fields *) -1,};

// Instruction stbS_agX_u_Is9_gZ
static vcpu_local_instr_attrs _sym5491 { "0000000000000000001000000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Instruction stbS_agX_u_Is9_gZ
static struct adl_operand _sym5492_operands_operands[] = { {321, 0, 0, 0, 0, 8, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{45, 1, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{273, 2, ADL_SIGNED, 0, 0, 16, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 3, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym5493[] = { &_sym348, &_sym88, 0, &_sym332,  (struct enum_fields *) -1,};

// Instruction stbS_agX_u_Is9_gZ_line0_wide_imm_st
adl_instr_attr_val _sym5494[] = { { instr_opS,  0, 0 }, { instr_inst,  0, "stb_gY_agX_Is18" }, { instr_vcpu3,  0, 0 }, { -1, 0, 0 } };
static vcpu_local_instr_attrs _sym5495 { "0000000000000000001000000000000000100000000000000000000000000100000000000000000000" , _sym5494 };

// Shorthand:  stbS_agX_u_Is9_gZ_line0_wide_imm_st -> stbS_agX_u_Is9_gZ;
static struct adl_operand _sym5496_operands[] = { {45, 0, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{273, 1, ADL_SIGNED, 0, 0, 16, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 2, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction stbS_agX_u_Is9_gZ_line0_wide_imm_st
static struct adl_operand _sym5497_operands_operands[] = { {43, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{272, 1, ADL_SIGNED, 0, 0, 0, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{204, 2, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym5498[] = {
  // stbS_agX_u_Is9_gZ    (0)
  { "stbS_agX_u_Is9_gZ", 1, 3, 29, 64,  0x1, { 0xed600000,},0, "", 0, 3, 3, 0, 0, 0, _sym5496_operands,0,0,1, 0,0,&_sym5495,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym5499[] = { &_sym88, 0, &_sym332,  (struct enum_fields *) -1,};

// Instruction stbS_agX_u_Is9_gZ_line1_wide_imm_st
adl_instr_attr_val _sym5500[] = { { instr_opS,  0, 0 }, { instr_inst,  0, "stb_gY_agX_Is18" }, { instr_vcpu3,  0, 0 }, { -1, 0, 0 } };
static vcpu_local_instr_attrs _sym5501 { "0000000000000000001000000000000000100000000000000000000000000100000000000000000000" , _sym5500 };

// Shorthand:  stbS_agX_u_Is9_gZ_line1_wide_imm_st -> stbS_agX_u_Is9_gZ;
static struct adl_operand _sym5502_operands[] = { {45, 0, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{273, 1, ADL_SIGNED, 9, 0, 16, ((bfd_int64_t)18446744073709486081ull-1), 65535ull, 0x1ffull, 0, 0, 0, 0, 0,-1,-1,0},{211, 2, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction stbS_agX_u_Is9_gZ_line1_wide_imm_st
static struct adl_operand _sym5503_operands_operands[] = { {43, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{278, 1, ADL_SIGNED, 9, 0, 0, ((bfd_int64_t)18446744073709486081ull-1), 65535ull, 0x1ffull, 0, 0, 0, 0, 0,-1,-1,0},{204, 2, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym5504[] = {
  // stbS_agX_u_Is9_gZ    (0)
  { "stbS_agX_u_Is9_gZ", 1, 3, 29, 64,  0x1, { 0xede00000,},0, "", 0, 3, 3, 0, 0, 0, _sym5502_operands,0,0,1, 0,0,&_sym5501,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym5505[] = { &_sym88, 0, &_sym332,  (struct enum_fields *) -1,};

// Instruction stbS_agX_u_Is9_gZ_st
static vcpu_local_instr_attrs _sym5506 { "0000000000000000001000000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  stbS_agX_u_Is9_gZ_st -> stbS_agX_u_Is9_gZ;
static struct adl_operand _sym5507_operands[] = { {45, 0, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{273, 1, ADL_SIGNED, 0, 0, 16, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 2, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction stbS_agX_u_Is9_gZ_st
static struct adl_operand _sym5508_operands_operands[] = { {43, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{272, 1, ADL_SIGNED, 0, 0, 0, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{204, 2, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym5509[] = {
  // stbS_agX_u_Is9_gZ    (0)
  { "stbS_agX_u_Is9_gZ", 1, 3, 29, 64,  0x1, { 0xed600000,},0, "", 0, 3, 3, 0, 0, 0, _sym5507_operands,0,0,1, 0,0,&_sym5506,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym5510[] = { &_sym88, 0, &_sym332,  (struct enum_fields *) -1,};

// Instruction stbS_agX_u_Is9_gZ_st_line
static vcpu_local_instr_attrs _sym5511 { "0000000000000000001000000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  stbS_agX_u_Is9_gZ_st_line -> stbS_agX_u_Is9_gZ;
static struct adl_operand _sym5512_operands[] = { {45, 0, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{273, 1, ADL_SIGNED, 0, 0, 16, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 2, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction stbS_agX_u_Is9_gZ_st_line
static struct adl_operand _sym5513_operands_operands[] = { {43, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{272, 1, ADL_SIGNED, 0, 0, 0, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{204, 2, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym5514[] = {
  // stbS_agX_u_Is9_gZ    (0)
  { "stbS_agX_u_Is9_gZ", 1, 3, 29, 64,  0x1, { 0xede00000,},0, "", 0, 3, 3, 0, 0, 0, _sym5512_operands,0,0,1, 0,0,&_sym5511,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym5515[] = { &_sym88, 0, &_sym332,  (struct enum_fields *) -1,};

// Instruction stbS_agX_u_Is9_gZ_st_zero
static vcpu_local_instr_attrs _sym5516 { "0000000000000000001000000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  stbS_agX_u_Is9_gZ_st_zero -> stbS_agX_u_Is9_gZ;
static struct adl_operand _sym5517_operands[] = { {321, 0, 0, 0, 0, 8, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{45, 1, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 2, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction stbS_agX_u_Is9_gZ_st_zero
static struct adl_operand _sym5518_operands_operands[] = { {320, 0, 0, 0, 0, 0, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{43, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{204, 2, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym5519[] = {
  // stbS_agX_u_Is9_gZ    (0)
  { "stbS_agX_u_Is9_gZ", 1, 3, 29, 64,  0x1, { 0xed600000,},0, "", 0, 3, 3, 0, 0, 0, _sym5517_operands,0,0,1, 0,0,&_sym5516,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym5520[] = { &_sym348, &_sym88, &_sym332,  (struct enum_fields *) -1,};

// Instruction stbS_agX_u_Is9_gZ_wide_imm
static vcpu_local_instr_attrs _sym5521 { "0000000000000000011000000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  stbS_agX_u_Is9_gZ_wide_imm -> stbS_agX_u_Is9_gZ;

static bfd_uint64_t _sym5523_modifier (const expressionS *operands, unsigned __cia ATTRIBUTE_UNUSED) { return im17s2line ( ((int)(((operands[1].X_add_number) & (1 << 16)) ? ((operands[1].X_add_number)- (1 << 17)):(operands[1].X_add_number))) , 9 ); }

static int _sym5523_mod_indices[] = { 1,  -1 };

static bfd_uint64_t _sym5524_modifier (const expressionS *operands, unsigned __cia ATTRIBUTE_UNUSED) { return im17s2imXs ( ((int)(((operands[1].X_add_number) & (1 << 16)) ? ((operands[1].X_add_number)- (1 << 17)):(operands[1].X_add_number))) , 9 ); }

static int _sym5524_mod_indices[] = { 1,  -1 };
static struct adl_operand _sym5522_operands[] = { {321, -1, 0, 0, 0, 0, 0, 0, 0, _sym5523_modifier, _sym5523_mod_indices, 0, 0,0, -1,-1,0},{45, 0, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{273, -1, 0, 0, 0, 0, 0, 0, 0, _sym5524_modifier, _sym5524_mod_indices, 0, 0,0, -1,-1,0},{211, 2, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction stbS_agX_u_Is9_gZ_wide_imm
static struct adl_operand _sym5525_operands_operands[] = { {43, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{256, 1, ADL_SIGNED, 0, 0, 0, ((bfd_int64_t)18446744073709486081ull-1), 65535ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{204, 2, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym5526[] = {
  // stbS_agX_u_Is9_gZ    (0)
  { "stbS_agX_u_Is9_gZ", 1, 3, 29, 64,  0x1, { 0xed600000,},0, "", 0, 4, 4, 0, 0, 0, _sym5522_operands,0,0,1, 0,0,&_sym5521,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym5527[] = { &_sym88, 0, &_sym332,  (struct enum_fields *) -1,};

// Instruction stbS_agX_u_Is9_gZ_zero
static vcpu_local_instr_attrs _sym5528 { "0000000000000000001000000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  stbS_agX_u_Is9_gZ_zero -> stbS_agX_u_Is9_gZ;
static struct adl_operand _sym5529_operands[] = { {321, 0, 0, 0, 0, 8, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{45, 1, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 2, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction stbS_agX_u_Is9_gZ_zero
static struct adl_operand _sym5530_operands_operands[] = { {320, 0, 0, 0, 0, 0, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{43, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{204, 2, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym5531[] = {
  // stbS_agX_u_Is9_gZ    (0)
  { "stbS_agX_u_Is9_gZ", 1, 3, 29, 64,  0x1, { 0xed600000,},0, "", 0, 3, 3, 0, 0, 0, _sym5529_operands,0,0,1, 0,0,&_sym5528,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym5532[] = { &_sym348, &_sym88, &_sym332,  (struct enum_fields *) -1,};

// Instruction stbS_u_aY_Is9_gZ
static vcpu_local_instr_attrs _sym5533 { "0000000000000000001000000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Instruction stbS_u_aY_Is9_gZ
static struct adl_operand _sym5534_operands_operands[] = { {321, 0, 0, 0, 0, 8, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{45, 1, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{273, 2, ADL_SIGNED, 0, 0, 16, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 3, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym5535[] = { &_sym348, &_sym88, 0, &_sym332,  (struct enum_fields *) -1,};

// Instruction stbS_u_aY_Is9_gZ_line0_wide_imm_st
adl_instr_attr_val _sym5536[] = { { instr_opS,  0, 0 }, { instr_inst,  0, "stb_u_gY_agXIs18" }, { instr_vcpu3,  0, 0 }, { -1, 0, 0 } };
static vcpu_local_instr_attrs _sym5537 { "0000000000000000001000000000000000100000000000000000000000000100000000000000000000" , _sym5536 };

// Shorthand:  stbS_u_aY_Is9_gZ_line0_wide_imm_st -> stbS_u_aY_Is9_gZ;
static struct adl_operand _sym5538_operands[] = { {45, 0, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{273, 1, ADL_SIGNED, 0, 0, 16, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 2, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction stbS_u_aY_Is9_gZ_line0_wide_imm_st
static struct adl_operand _sym5539_operands_operands[] = { {43, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{272, 1, ADL_SIGNED, 0, 0, 0, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{204, 2, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym5540[] = {
  // stbS_u_aY_Is9_gZ    (0)
  { "stbS_u_aY_Is9_gZ", 1, 3, 29, 64,  0x1, { 0xed200000,},0, "", 0, 3, 3, 0, 0, 0, _sym5538_operands,0,0,1, 0,0,&_sym5537,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym5541[] = { &_sym88, 0, &_sym332,  (struct enum_fields *) -1,};

// Instruction stbS_u_aY_Is9_gZ_line1_wide_imm_st
adl_instr_attr_val _sym5542[] = { { instr_opS,  0, 0 }, { instr_inst,  0, "stb_u_gY_agXIs18" }, { instr_vcpu3,  0, 0 }, { -1, 0, 0 } };
static vcpu_local_instr_attrs _sym5543 { "0000000000000000001000000000000000100000000000000000000000000100000000000000000000" , _sym5542 };

// Shorthand:  stbS_u_aY_Is9_gZ_line1_wide_imm_st -> stbS_u_aY_Is9_gZ;
static struct adl_operand _sym5544_operands[] = { {45, 0, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{273, 1, ADL_SIGNED, 9, 0, 16, ((bfd_int64_t)18446744073709486081ull-1), 65535ull, 0x1ffull, 0, 0, 0, 0, 0,-1,-1,0},{211, 2, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction stbS_u_aY_Is9_gZ_line1_wide_imm_st
static struct adl_operand _sym5545_operands_operands[] = { {43, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{278, 1, ADL_SIGNED, 9, 0, 0, ((bfd_int64_t)18446744073709486081ull-1), 65535ull, 0x1ffull, 0, 0, 0, 0, 0,-1,-1,0},{204, 2, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym5546[] = {
  // stbS_u_aY_Is9_gZ    (0)
  { "stbS_u_aY_Is9_gZ", 1, 3, 29, 64,  0x1, { 0xeda00000,},0, "", 0, 3, 3, 0, 0, 0, _sym5544_operands,0,0,1, 0,0,&_sym5543,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym5547[] = { &_sym88, 0, &_sym332,  (struct enum_fields *) -1,};

// Instruction stbS_u_aY_Is9_gZ_st
static vcpu_local_instr_attrs _sym5548 { "0000000000000000001000000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  stbS_u_aY_Is9_gZ_st -> stbS_u_aY_Is9_gZ;
static struct adl_operand _sym5549_operands[] = { {45, 0, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{273, 1, ADL_SIGNED, 0, 0, 16, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 2, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction stbS_u_aY_Is9_gZ_st
static struct adl_operand _sym5550_operands_operands[] = { {43, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{272, 1, ADL_SIGNED, 0, 0, 0, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{204, 2, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym5551[] = {
  // stbS_u_aY_Is9_gZ    (0)
  { "stbS_u_aY_Is9_gZ", 1, 3, 29, 64,  0x1, { 0xed200000,},0, "", 0, 3, 3, 0, 0, 0, _sym5549_operands,0,0,1, 0,0,&_sym5548,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym5552[] = { &_sym88, 0, &_sym332,  (struct enum_fields *) -1,};

// Instruction stbS_u_aY_Is9_gZ_st_line
static vcpu_local_instr_attrs _sym5553 { "0000000000000000001000000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  stbS_u_aY_Is9_gZ_st_line -> stbS_u_aY_Is9_gZ;
static struct adl_operand _sym5554_operands[] = { {45, 0, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{273, 1, ADL_SIGNED, 0, 0, 16, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 2, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction stbS_u_aY_Is9_gZ_st_line
static struct adl_operand _sym5555_operands_operands[] = { {43, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{272, 1, ADL_SIGNED, 0, 0, 0, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{204, 2, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym5556[] = {
  // stbS_u_aY_Is9_gZ    (0)
  { "stbS_u_aY_Is9_gZ", 1, 3, 29, 64,  0x1, { 0xeda00000,},0, "", 0, 3, 3, 0, 0, 0, _sym5554_operands,0,0,1, 0,0,&_sym5553,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym5557[] = { &_sym88, 0, &_sym332,  (struct enum_fields *) -1,};

// Instruction stbS_u_aY_Is9_gZ_st_zero
static vcpu_local_instr_attrs _sym5558 { "0000000000000000001000000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  stbS_u_aY_Is9_gZ_st_zero -> stbS_u_aY_Is9_gZ;
static struct adl_operand _sym5559_operands[] = { {321, 0, 0, 0, 0, 8, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{45, 1, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 2, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction stbS_u_aY_Is9_gZ_st_zero
static struct adl_operand _sym5560_operands_operands[] = { {320, 0, 0, 0, 0, 0, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{43, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{204, 2, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym5561[] = {
  // stbS_u_aY_Is9_gZ    (0)
  { "stbS_u_aY_Is9_gZ", 1, 3, 29, 64,  0x1, { 0xed200000,},0, "", 0, 3, 3, 0, 0, 0, _sym5559_operands,0,0,1, 0,0,&_sym5558,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym5562[] = { &_sym348, &_sym88, &_sym332,  (struct enum_fields *) -1,};

// Instruction stbS_u_aY_Is9_gZ_wide_imm
static vcpu_local_instr_attrs _sym5563 { "0000000000000000011000000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  stbS_u_aY_Is9_gZ_wide_imm -> stbS_u_aY_Is9_gZ;

static bfd_uint64_t _sym5565_modifier (const expressionS *operands, unsigned __cia ATTRIBUTE_UNUSED) { return im17s2line ( ((int)(((operands[1].X_add_number) & (1 << 16)) ? ((operands[1].X_add_number)- (1 << 17)):(operands[1].X_add_number))) , 9 ); }

static int _sym5565_mod_indices[] = { 1,  -1 };

static bfd_uint64_t _sym5566_modifier (const expressionS *operands, unsigned __cia ATTRIBUTE_UNUSED) { return im17s2imXs ( ((int)(((operands[1].X_add_number) & (1 << 16)) ? ((operands[1].X_add_number)- (1 << 17)):(operands[1].X_add_number))) , 9 ); }

static int _sym5566_mod_indices[] = { 1,  -1 };
static struct adl_operand _sym5564_operands[] = { {321, -1, 0, 0, 0, 0, 0, 0, 0, _sym5565_modifier, _sym5565_mod_indices, 0, 0,0, -1,-1,0},{45, 0, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{273, -1, 0, 0, 0, 0, 0, 0, 0, _sym5566_modifier, _sym5566_mod_indices, 0, 0,0, -1,-1,0},{211, 2, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction stbS_u_aY_Is9_gZ_wide_imm
static struct adl_operand _sym5567_operands_operands[] = { {43, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{256, 1, ADL_SIGNED, 0, 0, 0, ((bfd_int64_t)18446744073709486081ull-1), 65535ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{204, 2, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym5568[] = {
  // stbS_u_aY_Is9_gZ    (0)
  { "stbS_u_aY_Is9_gZ", 1, 3, 29, 64,  0x1, { 0xed200000,},0, "", 0, 4, 4, 0, 0, 0, _sym5564_operands,0,0,1, 0,0,&_sym5563,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym5569[] = { &_sym88, 0, &_sym332,  (struct enum_fields *) -1,};

// Instruction stbS_u_aY_Is9_gZ_zero
static vcpu_local_instr_attrs _sym5570 { "0000000000000000001000000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  stbS_u_aY_Is9_gZ_zero -> stbS_u_aY_Is9_gZ;
static struct adl_operand _sym5571_operands[] = { {321, 0, 0, 0, 0, 8, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{45, 1, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 2, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction stbS_u_aY_Is9_gZ_zero
static struct adl_operand _sym5572_operands_operands[] = { {320, 0, 0, 0, 0, 0, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{43, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{204, 2, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym5573[] = {
  // stbS_u_aY_Is9_gZ    (0)
  { "stbS_u_aY_Is9_gZ", 1, 3, 29, 64,  0x1, { 0xed200000,},0, "", 0, 3, 3, 0, 0, 0, _sym5571_operands,0,0,1, 0,0,&_sym5570,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym5574[] = { &_sym348, &_sym88, &_sym332,  (struct enum_fields *) -1,};

// Instruction stb_agX_agY_gZ
static vcpu_local_instr_attrs _sym5575 { "0000000000000000001000000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Instruction stb_agX_agY_gZ
static struct adl_operand _sym5576_operands_operands[] = { {45, 0, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{41, 1, 0, 0, 0, 8, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{66, 2, ADL_REGISTER, 0, 0, 20, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 3, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym5577[] = { &_sym88, &_sym82, &_sym116, &_sym332,  (struct enum_fields *) -1,};

// Instruction stb_agX_agY_gZ_AAsubAM
static vcpu_local_instr_attrs _sym5578 { "0000000000000000001000000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Instruction stb_agX_agY_gZ_AAsubAM
static struct adl_operand _sym5579_operands_operands[] = { {45, 0, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{41, 1, 0, 0, 0, 8, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{66, 2, ADL_REGISTER, 0, 0, 20, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 3, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym5580[] = { &_sym88, &_sym82, &_sym116, &_sym332,  (struct enum_fields *) -1,};

// Instruction stb_u_agX_agY_gZ
static vcpu_local_instr_attrs _sym5581 { "0000000000000000001000000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Instruction stb_u_agX_agY_gZ
static struct adl_operand _sym5582_operands_operands[] = { {45, 0, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{41, 1, 0, 0, 0, 8, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{66, 2, ADL_REGISTER, 0, 0, 20, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 3, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym5583[] = { &_sym88, &_sym82, &_sym116, &_sym332,  (struct enum_fields *) -1,};

// Instruction sthS_u_agX_Is9_gZ
static vcpu_local_instr_attrs _sym5584 { "0000000000000000000100000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Instruction sthS_u_agX_Is9_gZ
static struct adl_operand _sym5585_operands_operands[] = { {321, 0, 0, 0, 0, 8, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{45, 1, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{273, 2, ADL_SIGNED, 0, 0, 16, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 3, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym5586[] = { &_sym348, &_sym88, 0, &_sym332,  (struct enum_fields *) -1,};

// Instruction sthS_u_agX_Is9_gZ__line1_wide_imm_st
adl_instr_attr_val _sym5587[] = { { instr_opS,  0, 0 }, { instr_inst,  0, "sth_u_gY_agXIs18" }, { instr_vcpu2,  0, 0 }, { -1, 0, 0 } };
static vcpu_local_instr_attrs _sym5588 { "0000000000000000000100000000000000100000000000000000000000000100000000000000000000" , _sym5587 };

// Shorthand:  sthS_u_agX_Is9_gZ__line1_wide_imm_st -> sthS_u_agX_Is9_gZ;
static struct adl_operand _sym5589_operands[] = { {45, 0, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{273, 1, ADL_SIGNED, 9, 0, 16, ((bfd_int64_t)18446744073709486081ull-1), 65535ull, 0x1ffull, 0, 0, 0, 0, 0,-1,-1,0},{211, 2, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction sthS_u_agX_Is9_gZ__line1_wide_imm_st
static struct adl_operand _sym5590_operands_operands[] = { {43, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{278, 1, ADL_SIGNED, 9, 0, 0, ((bfd_int64_t)18446744073709486081ull-1), 65535ull, 0x1ffull, 0, 0, 0, 0, 0,-1,-1,0},{204, 2, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym5591[] = {
  // sthS_u_agX_Is9_gZ    (0)
  { "sthS_u_agX_Is9_gZ", 1, 3, 29, 64,  0x1, { 0x6da00000,},0, "", 0, 3, 3, 0, 0, 0, _sym5589_operands,0,0,1, 0,0,&_sym5588,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym5592[] = { &_sym88, 0, &_sym332,  (struct enum_fields *) -1,};

// Instruction sthS_u_agX_Is9_gZ_line0_st
static vcpu_local_instr_attrs _sym5593 { "0000000000000000000100000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  sthS_u_agX_Is9_gZ_line0_st -> sthS_u_agX_Is9_gZ;
static struct adl_operand _sym5594_operands[] = { {45, 0, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{273, 1, ADL_SIGNED, 0, 0, 16, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 2, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction sthS_u_agX_Is9_gZ_line0_st
static struct adl_operand _sym5595_operands_operands[] = { {43, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{272, 1, ADL_SIGNED, 0, 0, 0, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{204, 2, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym5596[] = {
  // sthS_u_agX_Is9_gZ    (0)
  { "sthS_u_agX_Is9_gZ", 1, 3, 29, 64,  0x1, { 0x6d200000,},0, "", 0, 3, 3, 0, 0, 0, _sym5594_operands,0,0,1, 0,0,&_sym5593,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym5597[] = { &_sym88, 0, &_sym332,  (struct enum_fields *) -1,};

// Instruction sthS_u_agX_Is9_gZ_line0_wide_imm_st
adl_instr_attr_val _sym5598[] = { { instr_opS,  0, 0 }, { instr_inst,  0, "sth_u_gY_agXIs18" }, { instr_vcpu2,  0, 0 }, { -1, 0, 0 } };
static vcpu_local_instr_attrs _sym5599 { "0000000000000000000100000000000000100000000000000000000000000100000000000000000000" , _sym5598 };

// Shorthand:  sthS_u_agX_Is9_gZ_line0_wide_imm_st -> sthS_u_agX_Is9_gZ;
static struct adl_operand _sym5600_operands[] = { {45, 0, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{273, 1, ADL_SIGNED, 0, 0, 16, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 2, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction sthS_u_agX_Is9_gZ_line0_wide_imm_st
static struct adl_operand _sym5601_operands_operands[] = { {43, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{272, 1, ADL_SIGNED, 0, 0, 0, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{204, 2, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym5602[] = {
  // sthS_u_agX_Is9_gZ    (0)
  { "sthS_u_agX_Is9_gZ", 1, 3, 29, 64,  0x1, { 0x6d200000,},0, "", 0, 3, 3, 0, 0, 0, _sym5600_operands,0,0,1, 0,0,&_sym5599,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym5603[] = { &_sym88, 0, &_sym332,  (struct enum_fields *) -1,};

// Instruction sthS_u_agX_Is9_gZ_line1_st
static vcpu_local_instr_attrs _sym5604 { "0000000000000000000100000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  sthS_u_agX_Is9_gZ_line1_st -> sthS_u_agX_Is9_gZ;
static struct adl_operand _sym5605_operands[] = { {45, 0, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{273, 1, ADL_SIGNED, 0, 0, 16, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 2, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction sthS_u_agX_Is9_gZ_line1_st
static struct adl_operand _sym5606_operands_operands[] = { {43, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{272, 1, ADL_SIGNED, 0, 0, 0, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{204, 2, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym5607[] = {
  // sthS_u_agX_Is9_gZ    (0)
  { "sthS_u_agX_Is9_gZ", 1, 3, 29, 64,  0x1, { 0x6da00000,},0, "", 0, 3, 3, 0, 0, 0, _sym5605_operands,0,0,1, 0,0,&_sym5604,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym5608[] = { &_sym88, 0, &_sym332,  (struct enum_fields *) -1,};

// Instruction sthS_u_agX_Is9_gZ_st_zero
static vcpu_local_instr_attrs _sym5609 { "0000000000000000000100000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  sthS_u_agX_Is9_gZ_st_zero -> sthS_u_agX_Is9_gZ;
static struct adl_operand _sym5610_operands[] = { {321, 0, 0, 0, 0, 8, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{45, 1, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 2, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction sthS_u_agX_Is9_gZ_st_zero
static struct adl_operand _sym5611_operands_operands[] = { {320, 0, 0, 0, 0, 0, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{43, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{204, 2, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym5612[] = {
  // sthS_u_agX_Is9_gZ    (0)
  { "sthS_u_agX_Is9_gZ", 1, 3, 29, 64,  0x1, { 0x6d200000,},0, "", 0, 3, 3, 0, 0, 0, _sym5610_operands,0,0,1, 0,0,&_sym5609,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym5613[] = { &_sym348, &_sym88, &_sym332,  (struct enum_fields *) -1,};

// Instruction sthS_u_agX_Is9_gZ_wide_imm
static vcpu_local_instr_attrs _sym5614 { "0000000000000000010100000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  sthS_u_agX_Is9_gZ_wide_imm -> sthS_u_agX_Is9_gZ;

static bfd_uint64_t _sym5616_modifier (const expressionS *operands, unsigned __cia ATTRIBUTE_UNUSED) { return im17s2line ( ((int)(((operands[1].X_add_number) & (1 << 16)) ? ((operands[1].X_add_number)- (1 << 17)):(operands[1].X_add_number))) , 9 ); }

static int _sym5616_mod_indices[] = { 1,  -1 };

static bfd_uint64_t _sym5617_modifier (const expressionS *operands, unsigned __cia ATTRIBUTE_UNUSED) { return im17s2imXs ( ((int)(((operands[1].X_add_number) & (1 << 16)) ? ((operands[1].X_add_number)- (1 << 17)):(operands[1].X_add_number))) , 9 ); }

static int _sym5617_mod_indices[] = { 1,  -1 };
static struct adl_operand _sym5615_operands[] = { {321, -1, 0, 0, 0, 0, 0, 0, 0, _sym5616_modifier, _sym5616_mod_indices, 0, 0,0, -1,-1,0},{45, 0, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{273, -1, 0, 0, 0, 0, 0, 0, 0, _sym5617_modifier, _sym5617_mod_indices, 0, 0,0, -1,-1,0},{211, 2, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction sthS_u_agX_Is9_gZ_wide_imm
static struct adl_operand _sym5618_operands_operands[] = { {43, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{256, 1, ADL_SIGNED, 0, 0, 0, ((bfd_int64_t)18446744073709486081ull-1), 65535ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{204, 2, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym5619[] = {
  // sthS_u_agX_Is9_gZ    (0)
  { "sthS_u_agX_Is9_gZ", 1, 3, 29, 64,  0x1, { 0x6d200000,},0, "", 0, 4, 4, 0, 0, 0, _sym5615_operands,0,0,1, 0,0,&_sym5614,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym5620[] = { &_sym88, 0, &_sym332,  (struct enum_fields *) -1,};

// Instruction sthS_u_agX_Is9_gZ_zero
static vcpu_local_instr_attrs _sym5621 { "0000000000000000000100000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  sthS_u_agX_Is9_gZ_zero -> sthS_u_agX_Is9_gZ;
static struct adl_operand _sym5622_operands[] = { {321, 0, 0, 0, 0, 8, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{45, 1, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 2, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction sthS_u_agX_Is9_gZ_zero
static struct adl_operand _sym5623_operands_operands[] = { {320, 0, 0, 0, 0, 0, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{43, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{204, 2, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym5624[] = {
  // sthS_u_agX_Is9_gZ    (0)
  { "sthS_u_agX_Is9_gZ", 1, 3, 29, 64,  0x1, { 0x6d200000,},0, "", 0, 3, 3, 0, 0, 0, _sym5622_operands,0,0,1, 0,0,&_sym5621,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym5625[] = { &_sym348, &_sym88, &_sym332,  (struct enum_fields *) -1,};

// Instruction sth_agX_agY_gZ
static vcpu_local_instr_attrs _sym5626 { "0000000000000000000100000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Instruction sth_agX_agY_gZ
static struct adl_operand _sym5627_operands_operands[] = { {41, 0, 0, 0, 0, 8, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{45, 1, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{66, 2, ADL_REGISTER, 0, 0, 20, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 3, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym5628[] = { &_sym84, &_sym92, 0, &_sym126, &_sym346,  (struct enum_fields *) -1,};

// Instruction sth_agX_agY_gZ_minus
static vcpu_local_instr_attrs _sym5629 { "0000000000000000000100000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  sth_agX_agY_gZ_minus -> sth_agX_agY_gZ;
static struct adl_operand _sym5630_operands[] = { {45, 0, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{66, 1, ADL_REGISTER, 0, 0, 20, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 2, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction sth_agX_agY_gZ_minus
static struct adl_operand _sym5631_operands_operands[] = { {43, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{59, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{204, 2, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym5632[] = {
  // sth_agX_agY_gZ    (0)
  { "sth_agX_agY_gZ", 1, 3, 29, 64,  0x1, { 0x7d800000,},0, "", 0, 3, 3, 0, 0, 0, _sym5630_operands,0,0,0, 0,0,&_sym5629,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym5633[] = { &_sym88, &_sym116, &_sym332,  (struct enum_fields *) -1,};

// Instruction sth_agX_agY_gZ_unsign
static vcpu_local_instr_attrs _sym5634 { "0000000000000000000100000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  sth_agX_agY_gZ_unsign -> sth_agX_agY_gZ;
static struct adl_operand _sym5635_operands[] = { {45, 0, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{66, 1, ADL_REGISTER, 0, 0, 20, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 2, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction sth_agX_agY_gZ_unsign
static struct adl_operand _sym5636_operands_operands[] = { {43, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{59, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{204, 2, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym5637[] = {
  // sth_agX_agY_gZ    (0)
  { "sth_agX_agY_gZ", 1, 3, 29, 64,  0x1, { 0x7d000000,},0, "", 0, 3, 3, 0, 0, 0, _sym5635_operands,0,0,0, 0,0,&_sym5634,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym5638[] = { &_sym88, &_sym116, &_sym332,  (struct enum_fields *) -1,};

// Instruction sth_agX_agY_pi_gZ
static vcpu_local_instr_attrs _sym5639 { "0000000000000000000100000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Instruction sth_agX_agY_pi_gZ
static struct adl_operand _sym5640_operands_operands[] = { {41, 0, 0, 0, 0, 8, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{45, 1, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{66, 2, ADL_REGISTER, 0, 0, 20, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 3, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym5641[] = { &_sym84, &_sym92, 0, &_sym126, &_sym346,  (struct enum_fields *) -1,};

// Instruction sth_agX_agY_pi_gZ_minus
static vcpu_local_instr_attrs _sym5642 { "0000000000000000000100000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  sth_agX_agY_pi_gZ_minus -> sth_agX_agY_pi_gZ;
static struct adl_operand _sym5643_operands[] = { {45, 0, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{66, 1, ADL_REGISTER, 0, 0, 20, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 2, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction sth_agX_agY_pi_gZ_minus
static struct adl_operand _sym5644_operands_operands[] = { {43, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{59, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{204, 2, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym5645[] = {
  // sth_agX_agY_pi_gZ    (0)
  { "sth_agX_agY_pi_gZ", 1, 3, 29, 64,  0x1, { 0x7de00000,},0, "", 0, 3, 3, 0, 0, 0, _sym5643_operands,0,0,0, 0,0,&_sym5642,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym5646[] = { &_sym88, &_sym116, &_sym332,  (struct enum_fields *) -1,};

// Instruction sth_agX_agY_pi_gZ_unsign
static vcpu_local_instr_attrs _sym5647 { "0000000000000000000100000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  sth_agX_agY_pi_gZ_unsign -> sth_agX_agY_pi_gZ;
static struct adl_operand _sym5648_operands[] = { {45, 0, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{66, 1, ADL_REGISTER, 0, 0, 20, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 2, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction sth_agX_agY_pi_gZ_unsign
static struct adl_operand _sym5649_operands_operands[] = { {43, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{59, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{204, 2, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym5650[] = {
  // sth_agX_agY_pi_gZ    (0)
  { "sth_agX_agY_pi_gZ", 1, 3, 29, 64,  0x1, { 0x7d600000,},0, "", 0, 3, 3, 0, 0, 0, _sym5648_operands,0,0,0, 0,0,&_sym5647,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym5651[] = { &_sym88, &_sym116, &_sym332,  (struct enum_fields *) -1,};

// Instruction sth_agY_Is9_gZ
static vcpu_local_instr_attrs _sym5652 { "0000000000000000000100000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Instruction sth_agY_Is9_gZ
static struct adl_operand _sym5653_operands_operands[] = { {321, 0, 0, 0, 0, 8, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{45, 1, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{273, 2, ADL_SIGNED, 0, 0, 16, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 3, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym5654[] = { &_sym348, &_sym88, 0, &_sym332,  (struct enum_fields *) -1,};

// Instruction sth_agY_Is9_gZ_line0_wide_imm_st
adl_instr_attr_val _sym5655[] = { { instr_opS,  0, 0 }, { instr_inst,  0, "sth_gY_agXIs18" }, { instr_vcpu2,  0, 0 }, { -1, 0, 0 } };
static vcpu_local_instr_attrs _sym5656 { "0000000000000000000100000000000000100000000000000000000000000100000000000000000000" , _sym5655 };

// Shorthand:  sth_agY_Is9_gZ_line0_wide_imm_st -> sth_agY_Is9_gZ;
static struct adl_operand _sym5657_operands[] = { {45, 0, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{273, 1, ADL_SIGNED, 0, 0, 16, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 2, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction sth_agY_Is9_gZ_line0_wide_imm_st
static struct adl_operand _sym5658_operands_operands[] = { {43, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{272, 1, ADL_SIGNED, 0, 0, 0, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{204, 2, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym5659[] = {
  // sth_agY_Is9_gZ    (0)
  { "sth_agY_Is9_gZ", 1, 3, 29, 64,  0x1, { 0x6d000000,},0, "", 0, 3, 3, 0, 0, 0, _sym5657_operands,0,0,1, 0,0,&_sym5656,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym5660[] = { &_sym88, 0, &_sym332,  (struct enum_fields *) -1,};

// Instruction sth_agY_Is9_gZ_line1_wide_imm_st
adl_instr_attr_val _sym5661[] = { { instr_opS,  0, 0 }, { instr_inst,  0, "sth_gY_agXIs18" }, { instr_vcpu2,  0, 0 }, { -1, 0, 0 } };
static vcpu_local_instr_attrs _sym5662 { "0000000000000000000100000000000000100000000000000000000000000100000000000000000000" , _sym5661 };

// Shorthand:  sth_agY_Is9_gZ_line1_wide_imm_st -> sth_agY_Is9_gZ;
static struct adl_operand _sym5663_operands[] = { {45, 0, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{273, 1, ADL_SIGNED, 9, 0, 16, ((bfd_int64_t)18446744073709486081ull-1), 65535ull, 0x1ffull, 0, 0, 0, 0, 0,-1,-1,0},{211, 2, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction sth_agY_Is9_gZ_line1_wide_imm_st
static struct adl_operand _sym5664_operands_operands[] = { {43, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{278, 1, ADL_SIGNED, 9, 0, 0, ((bfd_int64_t)18446744073709486081ull-1), 65535ull, 0x1ffull, 0, 0, 0, 0, 0,-1,-1,0},{204, 2, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym5665[] = {
  // sth_agY_Is9_gZ    (0)
  { "sth_agY_Is9_gZ", 1, 3, 29, 64,  0x1, { 0x6d800000,},0, "", 0, 3, 3, 0, 0, 0, _sym5663_operands,0,0,1, 0,0,&_sym5662,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym5666[] = { &_sym88, 0, &_sym332,  (struct enum_fields *) -1,};

// Instruction sth_agY_Is9_gZ_st
static vcpu_local_instr_attrs _sym5667 { "0000000000000000000100000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  sth_agY_Is9_gZ_st -> sth_agY_Is9_gZ;
static struct adl_operand _sym5668_operands[] = { {45, 0, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{273, 1, ADL_SIGNED, 0, 0, 16, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 2, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction sth_agY_Is9_gZ_st
static struct adl_operand _sym5669_operands_operands[] = { {43, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{272, 1, ADL_SIGNED, 0, 0, 0, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{204, 2, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym5670[] = {
  // sth_agY_Is9_gZ    (0)
  { "sth_agY_Is9_gZ", 1, 3, 29, 64,  0x1, { 0x6d000000,},0, "", 0, 3, 3, 0, 0, 0, _sym5668_operands,0,0,1, 0,0,&_sym5667,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym5671[] = { &_sym88, 0, &_sym332,  (struct enum_fields *) -1,};

// Instruction sth_agY_Is9_gZ_st_line
static vcpu_local_instr_attrs _sym5672 { "0000000000000000000100000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  sth_agY_Is9_gZ_st_line -> sth_agY_Is9_gZ;
static struct adl_operand _sym5673_operands[] = { {45, 0, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{273, 1, ADL_SIGNED, 0, 0, 16, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 2, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction sth_agY_Is9_gZ_st_line
static struct adl_operand _sym5674_operands_operands[] = { {43, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{272, 1, ADL_SIGNED, 0, 0, 0, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{204, 2, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym5675[] = {
  // sth_agY_Is9_gZ    (0)
  { "sth_agY_Is9_gZ", 1, 3, 29, 64,  0x1, { 0x6d800000,},0, "", 0, 3, 3, 0, 0, 0, _sym5673_operands,0,0,1, 0,0,&_sym5672,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym5676[] = { &_sym88, 0, &_sym332,  (struct enum_fields *) -1,};

// Instruction sth_agY_Is9_gZ_st_zero
static vcpu_local_instr_attrs _sym5677 { "0000000000000000000100000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  sth_agY_Is9_gZ_st_zero -> sth_agY_Is9_gZ;
static struct adl_operand _sym5678_operands[] = { {321, 0, 0, 0, 0, 8, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{45, 1, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 2, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction sth_agY_Is9_gZ_st_zero
static struct adl_operand _sym5679_operands_operands[] = { {320, 0, 0, 0, 0, 0, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{43, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{204, 2, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym5680[] = {
  // sth_agY_Is9_gZ    (0)
  { "sth_agY_Is9_gZ", 1, 3, 29, 64,  0x1, { 0x6d000000,},0, "", 0, 3, 3, 0, 0, 0, _sym5678_operands,0,0,1, 0,0,&_sym5677,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym5681[] = { &_sym348, &_sym88, &_sym332,  (struct enum_fields *) -1,};

// Instruction sth_agY_Is9_gZ_wide_imm
static vcpu_local_instr_attrs _sym5682 { "0000000000000000010100000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  sth_agY_Is9_gZ_wide_imm -> sth_agY_Is9_gZ;

static bfd_uint64_t _sym5684_modifier (const expressionS *operands, unsigned __cia ATTRIBUTE_UNUSED) { return im17s2line ( ((int)(((operands[1].X_add_number) & (1 << 16)) ? ((operands[1].X_add_number)- (1 << 17)):(operands[1].X_add_number))) , 9 ); }

static int _sym5684_mod_indices[] = { 1,  -1 };

static bfd_uint64_t _sym5685_modifier (const expressionS *operands, unsigned __cia ATTRIBUTE_UNUSED) { return im17s2imXs ( ((int)(((operands[1].X_add_number) & (1 << 16)) ? ((operands[1].X_add_number)- (1 << 17)):(operands[1].X_add_number))) , 9 ); }

static int _sym5685_mod_indices[] = { 1,  -1 };
static struct adl_operand _sym5683_operands[] = { {321, -1, 0, 0, 0, 0, 0, 0, 0, _sym5684_modifier, _sym5684_mod_indices, 0, 0,0, -1,-1,0},{45, 0, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{273, -1, 0, 0, 0, 0, 0, 0, 0, _sym5685_modifier, _sym5685_mod_indices, 0, 0,0, -1,-1,0},{211, 2, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction sth_agY_Is9_gZ_wide_imm
static struct adl_operand _sym5686_operands_operands[] = { {43, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{256, 1, ADL_SIGNED, 0, 0, 0, ((bfd_int64_t)18446744073709486081ull-1), 65535ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{204, 2, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym5687[] = {
  // sth_agY_Is9_gZ    (0)
  { "sth_agY_Is9_gZ", 1, 3, 29, 64,  0x1, { 0x6d000000,},0, "", 0, 4, 4, 0, 0, 0, _sym5683_operands,0,0,1, 0,0,&_sym5682,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym5688[] = { &_sym88, 0, &_sym332,  (struct enum_fields *) -1,};

// Instruction sth_agY_Is9_gZ_zero
static vcpu_local_instr_attrs _sym5689 { "0000000000000000000100000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  sth_agY_Is9_gZ_zero -> sth_agY_Is9_gZ;
static struct adl_operand _sym5690_operands[] = { {321, 0, 0, 0, 0, 8, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{45, 1, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 2, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction sth_agY_Is9_gZ_zero
static struct adl_operand _sym5691_operands_operands[] = { {320, 0, 0, 0, 0, 0, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{43, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{204, 2, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym5692[] = {
  // sth_agY_Is9_gZ    (0)
  { "sth_agY_Is9_gZ", 1, 3, 29, 64,  0x1, { 0x6d000000,},0, "", 0, 3, 3, 0, 0, 0, _sym5690_operands,0,0,1, 0,0,&_sym5689,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym5693[] = { &_sym348, &_sym88, &_sym332,  (struct enum_fields *) -1,};

// Instruction sth_agY_u_Is9_gZ
static vcpu_local_instr_attrs _sym5694 { "0000000000000000000100000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Instruction sth_agY_u_Is9_gZ
static struct adl_operand _sym5695_operands_operands[] = { {321, 0, 0, 0, 0, 8, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{45, 1, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{273, 2, ADL_SIGNED, 0, 0, 16, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 3, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym5696[] = { &_sym348, &_sym88, 0, &_sym332,  (struct enum_fields *) -1,};

// Instruction sth_agY_u_Is9_gZ_line0_wide_imm_st
adl_instr_attr_val _sym5697[] = { { instr_opS,  0, 0 }, { instr_inst,  0, "sth_gY_agX_Is18" }, { instr_vcpu2,  0, 0 }, { -1, 0, 0 } };
static vcpu_local_instr_attrs _sym5698 { "0000000000000000000100000000000000100000000000000000000000000100000000000000000000" , _sym5697 };

// Shorthand:  sth_agY_u_Is9_gZ_line0_wide_imm_st -> sth_agY_u_Is9_gZ;
static struct adl_operand _sym5699_operands[] = { {45, 0, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{273, 1, ADL_SIGNED, 0, 0, 16, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 2, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction sth_agY_u_Is9_gZ_line0_wide_imm_st
static struct adl_operand _sym5700_operands_operands[] = { {43, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{272, 1, ADL_SIGNED, 0, 0, 0, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{204, 2, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym5701[] = {
  // sth_agY_u_Is9_gZ    (0)
  { "sth_agY_u_Is9_gZ", 1, 3, 29, 64,  0x1, { 0x6d600000,},0, "", 0, 3, 3, 0, 0, 0, _sym5699_operands,0,0,1, 0,0,&_sym5698,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym5702[] = { &_sym88, 0, &_sym332,  (struct enum_fields *) -1,};

// Instruction sth_agY_u_Is9_gZ_line1_wide_imm_st
adl_instr_attr_val _sym5703[] = { { instr_opS,  0, 0 }, { instr_inst,  0, "sth_gY_agX_Is18" }, { instr_vcpu2,  0, 0 }, { -1, 0, 0 } };
static vcpu_local_instr_attrs _sym5704 { "0000000000000000000100000000000000100000000000000000000000000100000000000000000000" , _sym5703 };

// Shorthand:  sth_agY_u_Is9_gZ_line1_wide_imm_st -> sth_agY_u_Is9_gZ;
static struct adl_operand _sym5705_operands[] = { {45, 0, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{273, 1, ADL_SIGNED, 9, 0, 16, ((bfd_int64_t)18446744073709486081ull-1), 65535ull, 0x1ffull, 0, 0, 0, 0, 0,-1,-1,0},{211, 2, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction sth_agY_u_Is9_gZ_line1_wide_imm_st
static struct adl_operand _sym5706_operands_operands[] = { {43, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{278, 1, ADL_SIGNED, 9, 0, 0, ((bfd_int64_t)18446744073709486081ull-1), 65535ull, 0x1ffull, 0, 0, 0, 0, 0,-1,-1,0},{204, 2, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym5707[] = {
  // sth_agY_u_Is9_gZ    (0)
  { "sth_agY_u_Is9_gZ", 1, 3, 29, 64,  0x1, { 0x6de00000,},0, "", 0, 3, 3, 0, 0, 0, _sym5705_operands,0,0,1, 0,0,&_sym5704,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym5708[] = { &_sym88, 0, &_sym332,  (struct enum_fields *) -1,};

// Instruction sth_agY_u_Is9_gZ_st
static vcpu_local_instr_attrs _sym5709 { "0000000000000000000100000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  sth_agY_u_Is9_gZ_st -> sth_agY_u_Is9_gZ;
static struct adl_operand _sym5710_operands[] = { {45, 0, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{273, 1, ADL_SIGNED, 0, 0, 16, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 2, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction sth_agY_u_Is9_gZ_st
static struct adl_operand _sym5711_operands_operands[] = { {43, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{272, 1, ADL_SIGNED, 0, 0, 0, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{204, 2, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym5712[] = {
  // sth_agY_u_Is9_gZ    (0)
  { "sth_agY_u_Is9_gZ", 1, 3, 29, 64,  0x1, { 0x6d600000,},0, "", 0, 3, 3, 0, 0, 0, _sym5710_operands,0,0,1, 0,0,&_sym5709,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym5713[] = { &_sym88, 0, &_sym332,  (struct enum_fields *) -1,};

// Instruction sth_agY_u_Is9_gZ_st_line
static vcpu_local_instr_attrs _sym5714 { "0000000000000000000100000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  sth_agY_u_Is9_gZ_st_line -> sth_agY_u_Is9_gZ;
static struct adl_operand _sym5715_operands[] = { {45, 0, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{273, 1, ADL_SIGNED, 0, 0, 16, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 2, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction sth_agY_u_Is9_gZ_st_line
static struct adl_operand _sym5716_operands_operands[] = { {43, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{272, 1, ADL_SIGNED, 0, 0, 0, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{204, 2, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym5717[] = {
  // sth_agY_u_Is9_gZ    (0)
  { "sth_agY_u_Is9_gZ", 1, 3, 29, 64,  0x1, { 0x6de00000,},0, "", 0, 3, 3, 0, 0, 0, _sym5715_operands,0,0,1, 0,0,&_sym5714,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym5718[] = { &_sym88, 0, &_sym332,  (struct enum_fields *) -1,};

// Instruction sth_agY_u_Is9_gZ_st_zero
static vcpu_local_instr_attrs _sym5719 { "0000000000000000000100000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  sth_agY_u_Is9_gZ_st_zero -> sth_agY_u_Is9_gZ;
static struct adl_operand _sym5720_operands[] = { {321, 0, 0, 0, 0, 8, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{45, 1, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 2, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction sth_agY_u_Is9_gZ_st_zero
static struct adl_operand _sym5721_operands_operands[] = { {320, 0, 0, 0, 0, 0, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{43, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{204, 2, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym5722[] = {
  // sth_agY_u_Is9_gZ    (0)
  { "sth_agY_u_Is9_gZ", 1, 3, 29, 64,  0x1, { 0x6d600000,},0, "", 0, 3, 3, 0, 0, 0, _sym5720_operands,0,0,1, 0,0,&_sym5719,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym5723[] = { &_sym348, &_sym88, &_sym332,  (struct enum_fields *) -1,};

// Instruction sth_agY_u_Is9_gZ_wide_imm
static vcpu_local_instr_attrs _sym5724 { "0000000000000000010100000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  sth_agY_u_Is9_gZ_wide_imm -> sth_agY_u_Is9_gZ;

static bfd_uint64_t _sym5726_modifier (const expressionS *operands, unsigned __cia ATTRIBUTE_UNUSED) { return im17s2line ( ((int)(((operands[1].X_add_number) & (1 << 16)) ? ((operands[1].X_add_number)- (1 << 17)):(operands[1].X_add_number))) , 9 ); }

static int _sym5726_mod_indices[] = { 1,  -1 };

static bfd_uint64_t _sym5727_modifier (const expressionS *operands, unsigned __cia ATTRIBUTE_UNUSED) { return im17s2imXs ( ((int)(((operands[1].X_add_number) & (1 << 16)) ? ((operands[1].X_add_number)- (1 << 17)):(operands[1].X_add_number))) , 9 ); }

static int _sym5727_mod_indices[] = { 1,  -1 };
static struct adl_operand _sym5725_operands[] = { {321, -1, 0, 0, 0, 0, 0, 0, 0, _sym5726_modifier, _sym5726_mod_indices, 0, 0,0, -1,-1,0},{45, 0, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{273, -1, 0, 0, 0, 0, 0, 0, 0, _sym5727_modifier, _sym5727_mod_indices, 0, 0,0, -1,-1,0},{211, 2, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction sth_agY_u_Is9_gZ_wide_imm
static struct adl_operand _sym5728_operands_operands[] = { {43, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{256, 1, ADL_SIGNED, 0, 0, 0, ((bfd_int64_t)18446744073709486081ull-1), 65535ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{204, 2, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym5729[] = {
  // sth_agY_u_Is9_gZ    (0)
  { "sth_agY_u_Is9_gZ", 1, 3, 29, 64,  0x1, { 0x6d600000,},0, "", 0, 4, 4, 0, 0, 0, _sym5725_operands,0,0,1, 0,0,&_sym5724,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym5730[] = { &_sym88, 0, &_sym332,  (struct enum_fields *) -1,};

// Instruction sth_agY_u_Is9_gZ_zero
static vcpu_local_instr_attrs _sym5731 { "0000000000000000000100000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  sth_agY_u_Is9_gZ_zero -> sth_agY_u_Is9_gZ;
static struct adl_operand _sym5732_operands[] = { {321, 0, 0, 0, 0, 8, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{45, 1, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 2, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction sth_agY_u_Is9_gZ_zero
static struct adl_operand _sym5733_operands_operands[] = { {320, 0, 0, 0, 0, 0, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{43, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{204, 2, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym5734[] = {
  // sth_agY_u_Is9_gZ    (0)
  { "sth_agY_u_Is9_gZ", 1, 3, 29, 64,  0x1, { 0x6d600000,},0, "", 0, 3, 3, 0, 0, 0, _sym5732_operands,0,0,1, 0,0,&_sym5731,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym5735[] = { &_sym348, &_sym88, &_sym332,  (struct enum_fields *) -1,};

// Instruction sth_u_agX_agY_gZ
static vcpu_local_instr_attrs _sym5736 { "0000000000000000000100000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Instruction sth_u_agX_agY_gZ
static struct adl_operand _sym5737_operands_operands[] = { {41, 0, 0, 0, 0, 8, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{45, 1, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{66, 2, ADL_REGISTER, 0, 0, 20, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 3, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym5738[] = { &_sym84, &_sym92, 0, &_sym126, &_sym346,  (struct enum_fields *) -1,};

// Instruction sth_u_agX_agY_gZ_minus
static vcpu_local_instr_attrs _sym5739 { "0000000000000000000100000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  sth_u_agX_agY_gZ_minus -> sth_u_agX_agY_gZ;
static struct adl_operand _sym5740_operands[] = { {45, 0, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{66, 1, ADL_REGISTER, 0, 0, 20, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 2, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction sth_u_agX_agY_gZ_minus
static struct adl_operand _sym5741_operands_operands[] = { {43, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{59, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{204, 2, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym5742[] = {
  // sth_u_agX_agY_gZ    (0)
  { "sth_u_agX_agY_gZ", 1, 3, 29, 64,  0x1, { 0x7da00000,},0, "", 0, 3, 3, 0, 0, 0, _sym5740_operands,0,0,0, 0,0,&_sym5739,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym5743[] = { &_sym88, &_sym116, &_sym332,  (struct enum_fields *) -1,};

// Instruction sth_u_agX_agY_gZ_unsign
static vcpu_local_instr_attrs _sym5744 { "0000000000000000000100000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  sth_u_agX_agY_gZ_unsign -> sth_u_agX_agY_gZ;
static struct adl_operand _sym5745_operands[] = { {45, 0, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{66, 1, ADL_REGISTER, 0, 0, 20, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 2, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction sth_u_agX_agY_gZ_unsign
static struct adl_operand _sym5746_operands_operands[] = { {43, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{59, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{204, 2, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym5747[] = {
  // sth_u_agX_agY_gZ    (0)
  { "sth_u_agX_agY_gZ", 1, 3, 29, 64,  0x1, { 0x7d200000,},0, "", 0, 3, 3, 0, 0, 0, _sym5745_operands,0,0,0, 0,0,&_sym5744,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym5748[] = { &_sym88, &_sym116, &_sym332,  (struct enum_fields *) -1,};

// Instruction stm_Iu4_AYG_Iu2
static vcpu_local_instr_attrs _sym5749 { "0100000000000000001000000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Instruction stm_Iu4_AYG_Iu2
static struct adl_operand _sym5750_operands_operands[] = { {60, 0, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{383, 1, 0, 0, 0, 23, 0ull, 0x3ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{333, 2, 0, 0, 0, 16, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym5751[] = { &_sym116, &_sym426, &_sym360,  (struct enum_fields *) -1,};

// Instruction stm_sp_Is10_Iu5
static vcpu_local_instr_attrs _sym5752 { "0000000000000000000100000000000000010000000000000000000000000100000000000000000000" , nullptr };

// Instruction stm_sp_Is10_Iu5
static struct adl_operand _sym5753_operands_operands[] = { {239, 0, ADL_SIGNED, 0, 0, 14, ((bfd_int64_t)18446744073709551105ull-1), 511ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{328, 1, 0, 0, 0, 24, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym5754[] = { 0, &_sym356,  (struct enum_fields *) -1,};

// Instruction stm_sp_Is10_Iu5_zero
static vcpu_local_instr_attrs _sym5755 { "0000000000000000000100000000000000010000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  stm_sp_Is10_Iu5_zero -> stm_sp_Is10_Iu5;
static struct adl_operand _sym5756_operands[] = { {329, 0, 0, 0, 0, 24, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction stm_sp_Is10_Iu5_zero
static struct adl_operand _sym5757_operands_operands[] = { {328, 0, 0, 0, 0, 24, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym5758[] = {
  // stm_sp_Is10_Iu5    (0)
  { "stm_sp_Is10_Iu5", 1, 3, 29, 64,  0x1, { 0x16000000,},0, "", 0, 1, 1, 0, 0, 0, _sym5756_operands,0,0,0, 0,0,&_sym5755,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym5759[] = { &_sym356,  (struct enum_fields *) -1,};

// Instruction subS_ucc_cc_gZ_gX_gY
static vcpu_local_instr_attrs _sym5760 { "0000000000000000001010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  subS_ucc_cc_gZ_gX_gY -> sub_cc_gZ_gX_gY;
static struct adl_operand _sym5761_operands[] = { {366, 0, 0, 0, 0, 8, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{118, 1, 0, 0, 0, 9, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{197, 4, ADL_REGISTER, 0, 0, 17, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{185, 3, ADL_REGISTER, 0, 0, 21, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{208, 2, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction subS_ucc_cc_gZ_gX_gY
static struct adl_operand _sym5762_operands_operands[] = { {365, 0, 0, 0, 0, 0, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{116, 1, 0, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{205, 2, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{177, 3, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{193, 4, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym5763[] = {
  // sub_cc_gZ_gX_gY    (0)
  { "sub_cc_gZ_gX_gY", 1, 3, 29, 64,  0x1, { 0x35000000,},0, "", 0, 5, 5, 0, 2, 0, _sym5761_operands,0,0,2, 0,0,&_sym5760,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym5764[] = { &_sym392, &_sym206, &_sym334, &_sym282, &_sym312,  (struct enum_fields *) -1,};

// Instruction subS_ucc_s_gZ_Is16
static vcpu_local_instr_attrs _sym5765 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Instruction subS_ucc_s_gZ_Is16
static struct adl_operand _sym5766_operands_operands[] = { {367, 0, 0, 0, 0, 7, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{208, 1, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{249, 2, ADL_SIGNED, 0, 0, 9, ((bfd_int64_t)18446744073709518849ull-1), 32767ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym5767[] = { &_sym392, &_sym334, 0,  (struct enum_fields *) -1,};

// Instruction subS_ucc_s_gZ_Is16_sub
static vcpu_local_instr_attrs _sym5768 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  subS_ucc_s_gZ_Is16_sub -> subS_ucc_s_gZ_Is16;
static struct adl_operand _sym5769_operands[] = { {367, 0, 0, 0, 0, 7, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{249, 2, ADL_SIGNED, 0, 0, 9, ((bfd_int64_t)18446744073709518849ull-1), 32767ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{208, 1, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction subS_ucc_s_gZ_Is16_sub
static struct adl_operand _sym5770_operands_operands[] = { {365, 0, 0, 0, 0, 0, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{205, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{247, 2, ADL_SIGNED, 0, 0, 0, ((bfd_int64_t)18446744073709518849ull-1), 32767ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym5771[] = {
  // subS_ucc_s_gZ_Is16    (0)
  { "subS_ucc_s_gZ_Is16", 1, 3, 29, 64,  0x1, { 0x6a800000,},0, "", 0, 3, 3, 0, 1, 0, _sym5769_operands,0,0,1, 0,0,&_sym5768,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym5772[] = { &_sym392, &_sym334, 0,  (struct enum_fields *) -1,};

// Instruction subS_ucc_s_gZ_Is16_sub_s
static vcpu_local_instr_attrs _sym5773 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  subS_ucc_s_gZ_Is16_sub_s -> subS_ucc_s_gZ_Is16;
static struct adl_operand _sym5774_operands[] = { {367, 0, 0, 0, 0, 7, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{249, 2, ADL_SIGNED, 0, 0, 9, ((bfd_int64_t)18446744073709518849ull-1), 32767ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{208, 1, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction subS_ucc_s_gZ_Is16_sub_s
static struct adl_operand _sym5775_operands_operands[] = { {365, 0, 0, 0, 0, 0, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{205, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{247, 2, ADL_SIGNED, 0, 0, 0, ((bfd_int64_t)18446744073709518849ull-1), 32767ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym5776[] = {
  // subS_ucc_s_gZ_Is16    (0)
  { "subS_ucc_s_gZ_Is16", 1, 3, 29, 64,  0x1, { 0x6a800000,},0, "", 0, 3, 3, 0, 1, 0, _sym5774_operands,0,0,1, 0,0,&_sym5773,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym5777[] = { &_sym392, &_sym334, 0,  (struct enum_fields *) -1,};

// Instruction subS_ucc_z_gZ_Iu16
static vcpu_local_instr_attrs _sym5778 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Instruction subS_ucc_z_gZ_Iu16
static struct adl_operand _sym5779_operands_operands[] = { {367, 0, 0, 0, 0, 7, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{208, 1, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{286, 2, 0, 0, 0, 9, 0ull, 0xffffull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym5780[] = { &_sym392, &_sym334, 0,  (struct enum_fields *) -1,};

// Instruction subS_ucc_z_gZ_Iu16_sub
static vcpu_local_instr_attrs _sym5781 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  subS_ucc_z_gZ_Iu16_sub -> subS_ucc_z_gZ_Iu16;
static struct adl_operand _sym5782_operands[] = { {367, 0, 0, 0, 0, 7, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{286, 2, 0, 0, 0, 9, 0ull, 0xffffull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{208, 1, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction subS_ucc_z_gZ_Iu16_sub
static struct adl_operand _sym5783_operands_operands[] = { {365, 0, 0, 0, 0, 0, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{205, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{285, 2, 0, 0, 0, 0, 0ull, 0xffffull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym5784[] = {
  // subS_ucc_z_gZ_Iu16    (0)
  { "subS_ucc_z_gZ_Iu16", 1, 3, 29, 64,  0x1, { 0x6a000000,},0, "", 0, 3, 3, 0, 1, 0, _sym5782_operands,0,0,1, 0,0,&_sym5781,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym5785[] = { &_sym392, &_sym334, 0,  (struct enum_fields *) -1,};

// Instruction subS_ucc_z_gZ_Iu16_sub_z
adl_instr_attr_val _sym5786[] = { { instr_opS,  0, 0 }, { instr_inst,  0, "subD_ucc_cond_gX_I32_sub" }, { instr_vcpu1,  0, 0 }, { -1, 0, 0 } };
static vcpu_local_instr_attrs _sym5787 { "0000000000000000000010000000000000100000000000000000000000000100000000000000000000" , _sym5786 };

// Shorthand:  subS_ucc_z_gZ_Iu16_sub_z -> subS_ucc_z_gZ_Iu16;
static struct adl_operand _sym5788_operands[] = { {367, 0, 0, 0, 0, 7, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{286, 2, 0, 0, 0, 9, 0ull, 0xffffull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{208, 1, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction subS_ucc_z_gZ_Iu16_sub_z
static struct adl_operand _sym5789_operands_operands[] = { {365, 0, 0, 0, 0, 0, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{205, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{285, 2, 0, 0, 0, 0, 0ull, 0xffffull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym5790[] = {
  // subS_ucc_z_gZ_Iu16    (0)
  { "subS_ucc_z_gZ_Iu16", 1, 3, 29, 64,  0x1, { 0x6a000000,},0, "", 0, 3, 3, 0, 1, 0, _sym5788_operands,0,0,1, 0,0,&_sym5787,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym5791[] = { &_sym392, &_sym334, 0,  (struct enum_fields *) -1,};

// Instruction sub_cc_gZ_gX_gY
static vcpu_local_instr_attrs _sym5792 { "0000000000000000001010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Instruction sub_cc_gZ_gX_gY
static struct adl_operand _sym5793_operands_operands[] = { {366, 0, 0, 0, 0, 8, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{118, 1, 0, 0, 0, 9, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{208, 2, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{185, 3, ADL_REGISTER, 0, 0, 21, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{197, 4, ADL_REGISTER, 0, 0, 17, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym5794[] = { &_sym392, &_sym206, &_sym334, &_sym282, &_sym312,  (struct enum_fields *) -1,};

// Instruction sum1_gZ_gX
static vcpu_local_instr_attrs _sym5795 { "0000000000000000001000000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Instruction sum1_gZ_gX
static struct adl_operand _sym5796_operands_operands[] = { {211, 0, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{191, 1, ADL_REGISTER, 0, 0, 21, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym5797[] = { &_sym332, &_sym272,  (struct enum_fields *) -1,};

// Instruction xorS_gX_Iu16
static vcpu_local_instr_attrs _sym5798 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Instruction xorS_gX_Iu16
static struct adl_operand _sym5799_operands_operands[] = { {190, 0, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{286, 1, 0, 0, 0, 9, 0ull, 0xffffull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym5800[] = { &_sym272, 0,  (struct enum_fields *) -1,};

// Instruction xorS_gX_Iu16_xor
adl_instr_attr_val _sym5801[] = { { instr_opS,  0, 0 }, { instr_inst,  0, "xorD_gX_gY_I32_xor_cc_gX_I32" }, { instr_vcpu1,  0, 0 }, { -1, 0, 0 } };
static vcpu_local_instr_attrs _sym5802 { "0000000000000000000010000000000000100000000000000000000000000100000000000000000000" , _sym5801 };

// Shorthand:  xorS_gX_Iu16_xor -> xorS_gX_Iu16;
static struct adl_operand _sym5803_operands[] = { {286, 1, 0, 0, 0, 9, 0ull, 0xffffull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{190, 0, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction xorS_gX_Iu16_xor
static struct adl_operand _sym5804_operands_operands[] = { {172, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{285, 1, 0, 0, 0, 0, 0ull, 0xffffull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym5805[] = {
  // xorS_gX_Iu16    (0)
  { "xorS_gX_Iu16", 1, 3, 29, 64,  0x1, { 0x28000000,},0, "", 0, 2, 2, 0, 0, 0, _sym5803_operands,0,0,0, 0,0,&_sym5802,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym5806[] = { &_sym272, 0,  (struct enum_fields *) -1,};

// Instruction xor_VPz_VPx_VPy
static vcpu_local_instr_attrs _sym5807 { "0100000000000000001000000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Instruction xor_VPz_VPx_VPy
static struct adl_operand _sym5808_operands_operands[] = { {382, 0, ADL_REGISTER, 0, 0, 23, 0ull, 0x3ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{378, 1, ADL_REGISTER, 0, 0, 19, 0ull, 0x3ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{380, 2, ADL_REGISTER, 0, 0, 21, 0ull, 0x3ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym5809[] = { &_sym422, &_sym414, &_sym418,  (struct enum_fields *) -1,};

// Instruction xor_cc_gZ_gX_gY
static vcpu_local_instr_attrs _sym5810 { "0000000000000000001010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Instruction xor_cc_gZ_gX_gY
static struct adl_operand _sym5811_operands_operands[] = { {118, 0, 0, 0, 0, 9, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 1, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{191, 2, ADL_REGISTER, 0, 0, 21, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{199, 3, ADL_REGISTER, 0, 0, 17, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym5812[] = { &_sym206, &_sym332, &_sym272, &_sym310,  (struct enum_fields *) -1,};

// Instruction zextb_cc_gZ_gX
static vcpu_local_instr_attrs _sym5813 { "0000000000000000001000000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Instruction zextb_cc_gZ_gX
static struct adl_operand _sym5814_operands_operands[] = { {118, 0, 0, 0, 0, 9, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 1, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{191, 2, ADL_REGISTER, 0, 0, 21, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym5815[] = { &_sym206, &_sym332, &_sym272,  (struct enum_fields *) -1,};

// Instruction zexth_cc_gZ_gX
static vcpu_local_instr_attrs _sym5816 { "0000000000000000001000000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Instruction zexth_cc_gZ_gX
static struct adl_operand _sym5817_operands_operands[] = { {118, 0, 0, 0, 0, 9, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 1, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{191, 2, ADL_REGISTER, 0, 0, 21, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym5818[] = { &_sym206, &_sym332, &_sym272,  (struct enum_fields *) -1,};

// Instruction abs_cc_gZ_gX
static vcpu_local_instr_attrs _sym5819 { "0000000000000000001000000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Instruction abs_cc_gZ_gX
static struct adl_operand _sym5820_operands_operands[] = { {118, 0, 0, 0, 0, 9, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 1, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{191, 2, ADL_REGISTER, 0, 0, 21, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym5821[] = { &_sym206, &_sym332, &_sym272,  (struct enum_fields *) -1,};

// Instruction addS_ucc_cc_gZ_gX_gY
static vcpu_local_instr_attrs _sym5822 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  addS_ucc_cc_gZ_gX_gY -> add_cc_gZ_gX_gY;
static struct adl_operand _sym5823_operands[] = { {366, 0, 0, 0, 0, 8, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{118, 1, 0, 0, 0, 9, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{195, 4, ADL_REGISTER, 0, 0, 17, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{179, 3, ADL_REGISTER, 0, 0, 21, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{208, 2, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction addS_ucc_cc_gZ_gX_gY
static struct adl_operand _sym5824_operands_operands[] = { {365, 0, 0, 0, 0, 0, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{116, 1, 0, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{205, 2, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{177, 3, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{193, 4, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym5825[] = {
  // add_cc_gZ_gX_gY    (0)
  { "add_cc_gZ_gX_gY", 1, 3, 29, 64,  0x1, { 0x34000000,},0, "", 0, 5, 5, 0, 2, 0, _sym5823_operands,0,0,2, 0,0,&_sym5822,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym5826[] = { &_sym392, &_sym206, &_sym334, &_sym282, &_sym312,  (struct enum_fields *) -1,};

// Instruction addS_ucc_s_gZ_Is16
static vcpu_local_instr_attrs _sym5827 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Instruction addS_ucc_s_gZ_Is16
static struct adl_operand _sym5828_operands_operands[] = { {367, 0, 0, 0, 0, 7, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{208, 1, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{249, 2, ADL_SIGNED, 0, 0, 9, ((bfd_int64_t)18446744073709518849ull-1), 32767ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym5829[] = { &_sym392, &_sym334, 0,  (struct enum_fields *) -1,};

// Instruction addS_ucc_s_gZ_Is16_add
static vcpu_local_instr_attrs _sym5830 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  addS_ucc_s_gZ_Is16_add -> addS_ucc_s_gZ_Is16;
static struct adl_operand _sym5831_operands[] = { {367, 0, 0, 0, 0, 7, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{249, 2, ADL_SIGNED, 0, 0, 9, ((bfd_int64_t)18446744073709518849ull-1), 32767ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{208, 1, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction addS_ucc_s_gZ_Is16_add
static struct adl_operand _sym5832_operands_operands[] = { {365, 0, 0, 0, 0, 0, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{205, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{247, 2, ADL_SIGNED, 0, 0, 0, ((bfd_int64_t)18446744073709518849ull-1), 32767ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym5833[] = {
  // addS_ucc_s_gZ_Is16    (0)
  { "addS_ucc_s_gZ_Is16", 1, 3, 29, 64,  0x1, { 0x68800000,},0, "", 0, 3, 3, 0, 1, 0, _sym5831_operands,0,0,1, 0,0,&_sym5830,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym5834[] = { &_sym392, &_sym334, 0,  (struct enum_fields *) -1,};

// Instruction addS_ucc_s_gZ_Is16_add_s
static vcpu_local_instr_attrs _sym5835 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  addS_ucc_s_gZ_Is16_add_s -> addS_ucc_s_gZ_Is16;
static struct adl_operand _sym5836_operands[] = { {367, 0, 0, 0, 0, 7, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{249, 2, ADL_SIGNED, 0, 0, 9, ((bfd_int64_t)18446744073709518849ull-1), 32767ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{208, 1, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction addS_ucc_s_gZ_Is16_add_s
static struct adl_operand _sym5837_operands_operands[] = { {365, 0, 0, 0, 0, 0, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{205, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{247, 2, ADL_SIGNED, 0, 0, 0, ((bfd_int64_t)18446744073709518849ull-1), 32767ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym5838[] = {
  // addS_ucc_s_gZ_Is16    (0)
  { "addS_ucc_s_gZ_Is16", 1, 3, 29, 64,  0x1, { 0x68800000,},0, "", 0, 3, 3, 0, 1, 0, _sym5836_operands,0,0,1, 0,0,&_sym5835,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym5839[] = { &_sym392, &_sym334, 0,  (struct enum_fields *) -1,};

// Instruction addS_ucc_z_gZ_Iu16
static vcpu_local_instr_attrs _sym5840 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Instruction addS_ucc_z_gZ_Iu16
static struct adl_operand _sym5841_operands_operands[] = { {367, 0, 0, 0, 0, 7, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{208, 1, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{286, 2, 0, 0, 0, 9, 0ull, 0xffffull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym5842[] = { &_sym392, &_sym334, 0,  (struct enum_fields *) -1,};

// Instruction addS_ucc_z_gZ_Iu16_add
static vcpu_local_instr_attrs _sym5843 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  addS_ucc_z_gZ_Iu16_add -> addS_ucc_z_gZ_Iu16;
static struct adl_operand _sym5844_operands[] = { {367, 0, 0, 0, 0, 7, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{286, 2, 0, 0, 0, 9, 0ull, 0xffffull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{208, 1, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction addS_ucc_z_gZ_Iu16_add
static struct adl_operand _sym5845_operands_operands[] = { {365, 0, 0, 0, 0, 0, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{205, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{285, 2, 0, 0, 0, 0, 0ull, 0xffffull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym5846[] = {
  // addS_ucc_z_gZ_Iu16    (0)
  { "addS_ucc_z_gZ_Iu16", 1, 3, 29, 64,  0x1, { 0x68000000,},0, "", 0, 3, 3, 0, 1, 0, _sym5844_operands,0,0,1, 0,0,&_sym5843,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym5847[] = { &_sym392, &_sym334, 0,  (struct enum_fields *) -1,};

// Instruction addS_ucc_z_gZ_Iu16_add_z
adl_instr_attr_val _sym5848[] = { { instr_opS,  0, 0 }, { instr_inst,  0, "add_ucc_cond_gX_I32" }, { instr_vcpu1,  0, 0 }, { -1, 0, 0 } };
static vcpu_local_instr_attrs _sym5849 { "0000000000000000000010000000000000100000000000000000000000000100000000000000000000" , _sym5848 };

// Shorthand:  addS_ucc_z_gZ_Iu16_add_z -> addS_ucc_z_gZ_Iu16;
static struct adl_operand _sym5850_operands[] = { {367, 0, 0, 0, 0, 7, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{286, 2, 0, 0, 0, 9, 0ull, 0xffffull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{208, 1, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction addS_ucc_z_gZ_Iu16_add_z
static struct adl_operand _sym5851_operands_operands[] = { {365, 0, 0, 0, 0, 0, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{205, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{285, 2, 0, 0, 0, 0, 0ull, 0xffffull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym5852[] = {
  // addS_ucc_z_gZ_Iu16    (0)
  { "addS_ucc_z_gZ_Iu16", 1, 3, 29, 64,  0x1, { 0x68000000,},0, "", 0, 3, 3, 0, 1, 0, _sym5850_operands,0,0,1, 0,0,&_sym5849,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym5853[] = { &_sym392, &_sym334, 0,  (struct enum_fields *) -1,};

// Instruction add_cc_gZ_H_H
static vcpu_local_instr_attrs _sym5854 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  add_cc_gZ_H_H -> add_cc_gZ_gX_gY;
static struct adl_operand _sym5855_operands[] = { {118, 0, 0, 0, 0, 9, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{208, 1, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction add_cc_gZ_H_H
static struct adl_operand _sym5856_operands_operands[] = { {116, 0, 0, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{204, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym5857[] = {
  // add_cc_gZ_gX_gY    (0)
  { "add_cc_gZ_gX_gY", 1, 3, 29, 64,  0x1, { 0x34006600,},0, "", 0, 2, 2, 0, 1, 0, _sym5855_operands,0,0,2, 0,0,&_sym5854,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym5858[] = { &_sym206, &_sym332,  (struct enum_fields *) -1,};

// Instruction add_cc_gZ_H_gY
static vcpu_local_instr_attrs _sym5859 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  add_cc_gZ_H_gY -> add_cc_gZ_gX_gY;
static struct adl_operand _sym5860_operands[] = { {118, 0, 0, 0, 0, 9, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{195, 2, ADL_REGISTER, 0, 0, 17, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{208, 1, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction add_cc_gZ_H_gY
static struct adl_operand _sym5861_operands_operands[] = { {116, 0, 0, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{204, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{192, 2, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym5862[] = {
  // add_cc_gZ_gX_gY    (0)
  { "add_cc_gZ_gX_gY", 1, 3, 29, 64,  0x1, { 0x34000600,},0, "", 0, 3, 3, 0, 1, 0, _sym5860_operands,0,0,2, 0,0,&_sym5859,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym5863[] = { &_sym206, &_sym332, &_sym310,  (struct enum_fields *) -1,};

// Instruction add_cc_gZ_gX_H
static vcpu_local_instr_attrs _sym5864 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  add_cc_gZ_gX_H -> add_cc_gZ_gX_gY;
static struct adl_operand _sym5865_operands[] = { {118, 0, 0, 0, 0, 9, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{179, 2, ADL_REGISTER, 0, 0, 21, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{208, 1, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction add_cc_gZ_gX_H
static struct adl_operand _sym5866_operands_operands[] = { {116, 0, 0, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{204, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{172, 2, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym5867[] = {
  // add_cc_gZ_gX_gY    (0)
  { "add_cc_gZ_gX_gY", 1, 3, 29, 64,  0x1, { 0x34006000,},0, "", 0, 3, 3, 0, 1, 0, _sym5865_operands,0,0,2, 0,0,&_sym5864,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym5868[] = { &_sym206, &_sym332, &_sym272,  (struct enum_fields *) -1,};

// Instruction add_cc_gZ_gX_gY
static vcpu_local_instr_attrs _sym5869 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Instruction add_cc_gZ_gX_gY
static struct adl_operand _sym5870_operands_operands[] = { {366, 0, 0, 0, 0, 8, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{118, 1, 0, 0, 0, 9, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{208, 2, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{179, 3, ADL_REGISTER, 0, 0, 21, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{195, 4, ADL_REGISTER, 0, 0, 17, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym5871[] = { &_sym392, &_sym206, &_sym334, &_sym284, &_sym314,  (struct enum_fields *) -1,};

// Instruction add_cc_gZ_gX_h
static vcpu_local_instr_attrs _sym5872 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  add_cc_gZ_gX_h -> add_cc_gZ_gX_gY;
static struct adl_operand _sym5873_operands[] = { {118, 0, 0, 0, 0, 9, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{179, 2, ADL_REGISTER, 0, 0, 21, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{208, 1, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction add_cc_gZ_gX_h
static struct adl_operand _sym5874_operands_operands[] = { {116, 0, 0, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{204, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{172, 2, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym5875[] = {
  // add_cc_gZ_gX_gY    (0)
  { "add_cc_gZ_gX_gY", 1, 3, 29, 64,  0x1, { 0x34006000,},0, "", 0, 3, 3, 0, 1, 0, _sym5873_operands,0,0,2, 0,0,&_sym5872,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym5876[] = { &_sym206, &_sym332, &_sym272,  (struct enum_fields *) -1,};

// Instruction add_cc_gZ_h_gY
static vcpu_local_instr_attrs _sym5877 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  add_cc_gZ_h_gY -> add_cc_gZ_gX_gY;
static struct adl_operand _sym5878_operands[] = { {118, 0, 0, 0, 0, 9, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{195, 2, ADL_REGISTER, 0, 0, 17, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{208, 1, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction add_cc_gZ_h_gY
static struct adl_operand _sym5879_operands_operands[] = { {116, 0, 0, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{204, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{192, 2, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym5880[] = {
  // add_cc_gZ_gX_gY    (0)
  { "add_cc_gZ_gX_gY", 1, 3, 29, 64,  0x1, { 0x34000600,},0, "", 0, 3, 3, 0, 1, 0, _sym5878_operands,0,0,2, 0,0,&_sym5877,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym5881[] = { &_sym206, &_sym332, &_sym310,  (struct enum_fields *) -1,};

// Instruction add_cc_gZ_h_h
static vcpu_local_instr_attrs _sym5882 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  add_cc_gZ_h_h -> add_cc_gZ_gX_gY;
static struct adl_operand _sym5883_operands[] = { {118, 0, 0, 0, 0, 9, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{208, 1, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction add_cc_gZ_h_h
static struct adl_operand _sym5884_operands_operands[] = { {116, 0, 0, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{204, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym5885[] = {
  // add_cc_gZ_gX_gY    (0)
  { "add_cc_gZ_gX_gY", 1, 3, 29, 64,  0x1, { 0x34006600,},0, "", 0, 2, 2, 0, 1, 0, _sym5883_operands,0,0,2, 0,0,&_sym5882,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym5886[] = { &_sym206, &_sym332,  (struct enum_fields *) -1,};

// Instruction andS_z_gX_Iu16
static vcpu_local_instr_attrs _sym5887 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Instruction andS_z_gX_Iu16
static struct adl_operand _sym5888_operands_operands[] = { {388, 0, 0, 0, 0, 8, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{184, 1, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{286, 2, 0, 0, 0, 9, 0ull, 0xffffull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym5889[] = { &_sym432, &_sym282, 0,  (struct enum_fields *) -1,};

// Instruction and_H
static vcpu_local_instr_attrs _sym5890 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  and_H -> and_h;

// Instruction and_H
static struct adl_opcode _sym5893[] = {
  // and_h    (0)
  { "and_h", 1, 3, 29, 64,  0x1, { 0x18000060,},0, "", 0, 0, 0, 0, 0, 0, 0,0,0,0, 0,0,&_sym5890,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym5894[] = {  (struct enum_fields *) -1,};

// Instruction and_VPz_VPx_VPy
static vcpu_local_instr_attrs _sym5895 { "0100000000000000001000000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Instruction and_VPz_VPx_VPy
static struct adl_operand _sym5896_operands_operands[] = { {382, 0, ADL_REGISTER, 0, 0, 23, 0ull, 0x3ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{378, 1, ADL_REGISTER, 0, 0, 19, 0ull, 0x3ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{380, 2, ADL_REGISTER, 0, 0, 21, 0ull, 0x3ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym5897[] = { &_sym422, &_sym414, &_sym418,  (struct enum_fields *) -1,};

// Instruction and_cc_gZ_gX_gY
static vcpu_local_instr_attrs _sym5898 { "0000000000000000001010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Instruction and_cc_gZ_gX_gY
static struct adl_operand _sym5899_operands_operands[] = { {118, 0, 0, 0, 0, 9, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{208, 1, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{185, 2, ADL_REGISTER, 0, 0, 21, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{197, 3, ADL_REGISTER, 0, 0, 17, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym5900[] = { &_sym206, &_sym334, &_sym282, &_sym312,  (struct enum_fields *) -1,};

// Instruction and_h
static vcpu_local_instr_attrs _sym5901 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Instruction and_h
static struct enum_fields *_sym5903[] = {  (struct enum_fields *) -1,};

// Instruction and_z_gX_Iu16
adl_instr_attr_val _sym5904[] = { { instr_opS,  0, 0 }, { instr_inst,  0, "andD_gX_gY_I32_and_gX_I32" }, { instr_vcpu1,  0, 0 }, { -1, 0, 0 } };
static vcpu_local_instr_attrs _sym5905 { "0000000000000000000010000000000000100000000000000000000000000100000000000000000000" , _sym5904 };

// Shorthand:  and_z_gX_Iu16 -> andS_z_gX_Iu16;
static struct adl_operand _sym5906_operands[] = { {286, 1, 0, 0, 0, 9, 0ull, 0xffffull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{184, 0, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction and_z_gX_Iu16
static struct adl_operand _sym5907_operands_operands[] = { {177, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{285, 1, 0, 0, 0, 0, 0ull, 0xffffull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym5908[] = {
  // andS_z_gX_Iu16    (0)
  { "andS_z_gX_Iu16", 1, 3, 29, 64,  0x1, { 0x18000000,},0, "", 0, 2, 2, 0, 0, 0, _sym5906_operands,0,0,0, 0,0,&_sym5905,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym5909[] = { &_sym282, 0,  (struct enum_fields *) -1,};

// Instruction and_z_gX_Iu16_z
adl_instr_attr_val _sym5910[] = { { instr_opS,  0, 0 }, { instr_inst,  0, "andD_gX_gY_I32_and_gX_I32" }, { instr_vcpu1,  0, 0 }, { -1, 0, 0 } };
static vcpu_local_instr_attrs _sym5911 { "0000000000000000000010000000000000100000000000000000000000000100000000000000000000" , _sym5910 };

// Shorthand:  and_z_gX_Iu16_z -> andS_z_gX_Iu16;
static struct adl_operand _sym5912_operands[] = { {286, 1, 0, 0, 0, 9, 0ull, 0xffffull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{184, 0, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction and_z_gX_Iu16_z
static struct adl_operand _sym5913_operands_operands[] = { {177, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{285, 1, 0, 0, 0, 0, 0ull, 0xffffull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym5914[] = {
  // andS_z_gX_Iu16    (0)
  { "andS_z_gX_Iu16", 1, 3, 29, 64,  0x1, { 0x18800000,},0, "", 0, 2, 2, 0, 0, 0, _sym5912_operands,0,0,0, 0,0,&_sym5911,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym5915[] = { &_sym282, 0,  (struct enum_fields *) -1,};

// Instruction bclr_cc_gZ_gY_gX
static vcpu_local_instr_attrs _sym5916 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Instruction bclr_cc_gZ_gY_gX
static struct adl_operand _sym5917_operands_operands[] = { {118, 0, 0, 0, 0, 9, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 1, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{191, 2, ADL_REGISTER, 0, 0, 21, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{199, 3, ADL_REGISTER, 0, 0, 17, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym5918[] = { &_sym206, &_sym332, &_sym272, &_sym310,  (struct enum_fields *) -1,};

// Instruction bclr_gZ_gY_Iu5
static vcpu_local_instr_attrs _sym5919 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Instruction bclr_gZ_gY_Iu5
static struct adl_operand _sym5920_operands_operands[] = { {118, 0, 0, 0, 0, 9, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 1, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{191, 2, ADL_REGISTER, 0, 0, 21, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{304, 3, 0, 0, 0, 16, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym5921[] = { &_sym206, &_sym332, &_sym272, 0,  (struct enum_fields *) -1,};

// Instruction bclrip_Iu9_Iu5
static vcpu_local_instr_attrs _sym5922 { "0000000000000000000100000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Instruction bclrip_Iu9_Iu5
static struct adl_operand _sym5923_operands_operands[] = { {314, 0, 0, 0, 0, 12, 0ull, 0x1ffull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{307, 1, 0, 0, 0, 24, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym5924[] = { 0, 0,  (struct enum_fields *) -1,};

// Instruction bclrip_Iu9_gX
static vcpu_local_instr_attrs _sym5925 { "0000000000000000000100000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Instruction bclrip_Iu9_gX
static struct adl_operand _sym5926_operands_operands[] = { {314, 0, 0, 0, 0, 12, 0ull, 0x1ffull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{190, 1, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym5927[] = { 0, &_sym272,  (struct enum_fields *) -1,};

// Instruction bset_gZ_gY_Iu5
static vcpu_local_instr_attrs _sym5928 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Instruction bset_gZ_gY_Iu5
static struct adl_operand _sym5929_operands_operands[] = { {118, 0, 0, 0, 0, 9, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 1, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{191, 2, ADL_REGISTER, 0, 0, 21, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{304, 3, 0, 0, 0, 16, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym5930[] = { &_sym206, &_sym332, &_sym272, 0,  (struct enum_fields *) -1,};

// Instruction bsetip_Iu9_Iu5
static vcpu_local_instr_attrs _sym5931 { "0000000000000000000100000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Instruction bsetip_Iu9_Iu5
static struct adl_operand _sym5932_operands_operands[] = { {314, 0, 0, 0, 0, 12, 0ull, 0x1ffull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{307, 1, 0, 0, 0, 24, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym5933[] = { 0, 0,  (struct enum_fields *) -1,};

// Instruction bsetip_Iu9_gX
static vcpu_local_instr_attrs _sym5934 { "0000000000000000000100000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Instruction bsetip_Iu9_gX
static struct adl_operand _sym5935_operands_operands[] = { {314, 0, 0, 0, 0, 12, 0ull, 0x1ffull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{190, 1, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym5936[] = { 0, &_sym272,  (struct enum_fields *) -1,};

// Instruction btst_gX_I
static vcpu_local_instr_attrs _sym5937 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Instruction btst_gX_I
static struct adl_operand _sym5938_operands_operands[] = { {203, 0, ADL_REGISTER, 0, 0, 21, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{304, 1, 0, 0, 0, 16, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym5939[] = { &_sym310, 0,  (struct enum_fields *) -1,};

// Instruction btstip_Iu9_Iu5
static vcpu_local_instr_attrs _sym5940 { "0000000000000000000100000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Instruction btstip_Iu9_Iu5
static struct adl_operand _sym5941_operands_operands[] = { {314, 0, 0, 0, 0, 12, 0ull, 0x1ffull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{307, 1, 0, 0, 0, 24, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym5942[] = { 0, 0,  (struct enum_fields *) -1,};

// Instruction btstip_Iu9_gX
static vcpu_local_instr_attrs _sym5943 { "0000000000000000000100000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Instruction btstip_Iu9_gX
static struct adl_operand _sym5944_operands_operands[] = { {314, 0, 0, 0, 0, 12, 0ull, 0x1ffull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{190, 1, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym5945[] = { 0, &_sym272,  (struct enum_fields *) -1,};

// Instruction bxor_cc_gZ_gX_Iu5
static vcpu_local_instr_attrs _sym5946 { "0000000000000000001000000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Instruction bxor_cc_gZ_gX_Iu5
static struct adl_operand _sym5947_operands_operands[] = { {118, 0, 0, 0, 0, 9, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 1, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{191, 2, ADL_REGISTER, 0, 0, 21, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{304, 3, 0, 0, 0, 16, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym5948[] = { &_sym206, &_sym332, &_sym272, 0,  (struct enum_fields *) -1,};

// Instruction clr_VRA_gX_gY
static vcpu_local_instr_attrs _sym5949 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Instruction clr_VRA_gX_gY
static struct adl_operand _sym5950_operands_operands[] = { {191, 0, ADL_REGISTER, 0, 0, 21, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{199, 1, ADL_REGISTER, 0, 0, 17, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym5951[] = { &_sym272, &_sym310,  (struct enum_fields *) -1,};

// Instruction clr_g_Iu12
static vcpu_local_instr_attrs _sym5952 { "0000000000000000001000000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Instruction clr_g_Iu12
static struct adl_operand _sym5953_operands_operands[] = { {284, 0, 0, 0, 0, 17, 0ull, 0xfffull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym5954[] = { 0,  (struct enum_fields *) -1,};

// Instruction clrip_Iu9_gX
static vcpu_local_instr_attrs _sym5955 { "0000000000000000000100000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Instruction clrip_Iu9_gX
static struct adl_operand _sym5956_operands_operands[] = { {314, 0, 0, 0, 0, 12, 0ull, 0x1ffull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{190, 1, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym5957[] = { 0, &_sym272,  (struct enum_fields *) -1,};

// Instruction clrm_VPmask_Iu4
static vcpu_local_instr_attrs _sym5958 { "0100000000000000001000000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Instruction clrm_VPmask_Iu4
static struct adl_operand _sym5959_operands_operands[] = { {332, 0, 0, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym5960[] = { &_sym362,  (struct enum_fields *) -1,};

// Instruction cmpS_s_gZ_Is16
static vcpu_local_instr_attrs _sym5961 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Instruction cmpS_s_gZ_Is16
static struct adl_operand _sym5962_operands_operands[] = { {211, 0, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{249, 1, ADL_SIGNED, 0, 0, 9, ((bfd_int64_t)18446744073709518849ull-1), 32767ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym5963[] = { &_sym332, 0,  (struct enum_fields *) -1,};

// Instruction cmpS_s_gZ_Is16_cmp
static vcpu_local_instr_attrs _sym5964 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  cmpS_s_gZ_Is16_cmp -> cmpS_s_gZ_Is16;
static struct adl_operand _sym5965_operands[] = { {249, 1, ADL_SIGNED, 0, 0, 9, ((bfd_int64_t)18446744073709518849ull-1), 32767ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 0, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction cmpS_s_gZ_Is16_cmp
static struct adl_operand _sym5966_operands_operands[] = { {204, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{247, 1, ADL_SIGNED, 0, 0, 0, ((bfd_int64_t)18446744073709518849ull-1), 32767ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym5967[] = {
  // cmpS_s_gZ_Is16    (0)
  { "cmpS_s_gZ_Is16", 1, 3, 29, 64,  0x1, { 0x61800000,},0, "", 0, 2, 2, 0, 0, 0, _sym5965_operands,0,0,0, 0,0,&_sym5964,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym5968[] = { &_sym332, 0,  (struct enum_fields *) -1,};

// Instruction cmpS_s_gZ_Is16_cmp_s
static vcpu_local_instr_attrs _sym5969 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  cmpS_s_gZ_Is16_cmp_s -> cmpS_s_gZ_Is16;
static struct adl_operand _sym5970_operands[] = { {249, 1, ADL_SIGNED, 0, 0, 9, ((bfd_int64_t)18446744073709518849ull-1), 32767ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 0, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction cmpS_s_gZ_Is16_cmp_s
static struct adl_operand _sym5971_operands_operands[] = { {204, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{247, 1, ADL_SIGNED, 0, 0, 0, ((bfd_int64_t)18446744073709518849ull-1), 32767ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym5972[] = {
  // cmpS_s_gZ_Is16    (0)
  { "cmpS_s_gZ_Is16", 1, 3, 29, 64,  0x1, { 0x61800000,},0, "", 0, 2, 2, 0, 0, 0, _sym5970_operands,0,0,0, 0,0,&_sym5969,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym5973[] = { &_sym332, 0,  (struct enum_fields *) -1,};

// Instruction cmpS_z_gZ_Iu16
static vcpu_local_instr_attrs _sym5974 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Instruction cmpS_z_gZ_Iu16
static struct adl_operand _sym5975_operands_operands[] = { {208, 0, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{286, 1, 0, 0, 0, 9, 0ull, 0xffffull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym5976[] = { &_sym334, 0,  (struct enum_fields *) -1,};

// Instruction cmpS_z_gZ_Iu16_cmp
static vcpu_local_instr_attrs _sym5977 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  cmpS_z_gZ_Iu16_cmp -> cmpS_z_gZ_Iu16;
static struct adl_operand _sym5978_operands[] = { {286, 1, 0, 0, 0, 9, 0ull, 0xffffull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{208, 0, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction cmpS_z_gZ_Iu16_cmp
static struct adl_operand _sym5979_operands_operands[] = { {205, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{285, 1, 0, 0, 0, 0, 0ull, 0xffffull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym5980[] = {
  // cmpS_z_gZ_Iu16    (0)
  { "cmpS_z_gZ_Iu16", 1, 3, 29, 64,  0x1, { 0x61000000,},0, "", 0, 2, 2, 0, 0, 0, _sym5978_operands,0,0,0, 0,0,&_sym5977,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym5981[] = { &_sym334, 0,  (struct enum_fields *) -1,};

// Instruction cmpS_z_gZ_Iu16_cmp_z
adl_instr_attr_val _sym5982[] = { { instr_opS,  0, 0 }, { instr_inst,  0, "cmp_gX_I32" }, { instr_vcpu1,  0, 0 }, { -1, 0, 0 } };
static vcpu_local_instr_attrs _sym5983 { "0000000000000000000010000000000000100000000000000000000000000100000000000000000000" , _sym5982 };

// Shorthand:  cmpS_z_gZ_Iu16_cmp_z -> cmpS_z_gZ_Iu16;
static struct adl_operand _sym5984_operands[] = { {286, 1, 0, 0, 0, 9, 0ull, 0xffffull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{208, 0, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction cmpS_z_gZ_Iu16_cmp_z
static struct adl_operand _sym5985_operands_operands[] = { {205, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{285, 1, 0, 0, 0, 0, 0ull, 0xffffull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym5986[] = {
  // cmpS_z_gZ_Iu16    (0)
  { "cmpS_z_gZ_Iu16", 1, 3, 29, 64,  0x1, { 0x61000000,},0, "", 0, 2, 2, 0, 0, 0, _sym5984_operands,0,0,0, 0,0,&_sym5983,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym5987[] = { &_sym334, 0,  (struct enum_fields *) -1,};

// Instruction cmp_cc_gX_gY
static vcpu_local_instr_attrs _sym5988 { "0000000000000000001010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Instruction cmp_cc_gX_gY
static struct adl_operand _sym5989_operands_operands[] = { {118, 0, 0, 0, 0, 9, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{185, 1, ADL_REGISTER, 0, 0, 21, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{197, 2, ADL_REGISTER, 0, 0, 17, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym5990[] = { &_sym206, &_sym282, &_sym312,  (struct enum_fields *) -1,};

// Instruction cntl_gZ_gX
static vcpu_local_instr_attrs _sym5991 { "0000000000000000001010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  cntl_gZ_gX -> fns_gZ_gX;
static struct adl_operand _sym5992_operands[] = { {191, 1, ADL_REGISTER, 0, 0, 21, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 0, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction cntl_gZ_gX
static struct adl_operand _sym5993_operands_operands[] = { {204, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{172, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym5994[] = {
  // fns_gZ_gX    (0)
  { "fns_gZ_gX", 1, 3, 29, 64,  0x1, { 0x3d800000,},0, "", 0, 2, 2, 0, 0, 0, _sym5992_operands,0,0,0, 0,0,&_sym5991,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym5995[] = { &_sym332, &_sym272,  (struct enum_fields *) -1,};

// Instruction cnto_gZ_gX
static vcpu_local_instr_attrs _sym5996 { "0000000000000000001000000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  cnto_gZ_gX -> sum1_gZ_gX;
static struct adl_operand _sym5997_operands[] = { {191, 1, ADL_REGISTER, 0, 0, 21, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 0, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction cnto_gZ_gX
static struct adl_operand _sym5998_operands_operands[] = { {204, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{172, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym5999[] = {
  // sum1_gZ_gX    (0)
  { "sum1_gZ_gX", 1, 3, 29, 64,  0x1, { 0x3d200000,},0, "", 0, 2, 2, 0, 0, 0, _sym5997_operands,0,0,0, 0,0,&_sym5996,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym6000[] = { &_sym332, &_sym272,  (struct enum_fields *) -1,};

// Instruction cntz_gZ_gX
static vcpu_local_instr_attrs _sym6001 { "0000000000000000001000000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Instruction cntz_gZ_gX
static struct adl_operand _sym6002_operands_operands[] = { {211, 0, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{191, 1, ADL_REGISTER, 0, 0, 21, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym6003[] = { &_sym332, &_sym272,  (struct enum_fields *) -1,};

// Instruction com_VPmask_Iu4
static vcpu_local_instr_attrs _sym6004 { "0100000000000000001000000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Instruction com_VPmask_Iu4
static struct adl_operand _sym6005_operands_operands[] = { {332, 0, 0, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym6006[] = { &_sym362,  (struct enum_fields *) -1,};

// Instruction div_cc_s_gZ_gX_gY
static vcpu_local_instr_attrs _sym6007 { "0000000000000000001010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Instruction div_cc_s_gZ_gX_gY
static struct adl_operand _sym6008_operands_operands[] = { {118, 0, 0, 0, 0, 9, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{370, 1, 0, 0, 0, 8, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 2, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{191, 3, ADL_REGISTER, 0, 0, 21, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{199, 4, ADL_REGISTER, 0, 0, 17, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym6009[] = { &_sym206, &_sym400, &_sym332, &_sym272, &_sym310,  (struct enum_fields *) -1,};

// Instruction div_s_gZ_Is16
static vcpu_local_instr_attrs _sym6010 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Instruction div_s_gZ_Is16
static struct adl_operand _sym6011_operands_operands[] = { {211, 0, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{249, 1, ADL_SIGNED, 0, 0, 9, ((bfd_int64_t)18446744073709518849ull-1), 32767ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym6012[] = { &_sym332, 0,  (struct enum_fields *) -1,};

// Instruction div_s_gZ_Is16_div
static vcpu_local_instr_attrs _sym6013 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  div_s_gZ_Is16_div -> div_s_gZ_Is16;
static struct adl_operand _sym6014_operands[] = { {249, 1, ADL_SIGNED, 0, 0, 9, ((bfd_int64_t)18446744073709518849ull-1), 32767ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 0, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction div_s_gZ_Is16_div
static struct adl_operand _sym6015_operands_operands[] = { {204, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{247, 1, ADL_SIGNED, 0, 0, 0, ((bfd_int64_t)18446744073709518849ull-1), 32767ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym6016[] = {
  // div_s_gZ_Is16    (0)
  { "div_s_gZ_Is16", 1, 3, 29, 64,  0x1, { 0x62800000,},0, "", 0, 2, 2, 0, 0, 0, _sym6014_operands,0,0,0, 0,0,&_sym6013,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym6017[] = { &_sym332, 0,  (struct enum_fields *) -1,};

// Instruction div_z_gZ_Iu16
static vcpu_local_instr_attrs _sym6018 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Instruction div_z_gZ_Iu16
static struct adl_operand _sym6019_operands_operands[] = { {211, 0, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{286, 1, 0, 0, 0, 9, 0ull, 0xffffull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym6020[] = { &_sym332, 0,  (struct enum_fields *) -1,};

// Instruction div_z_gZ_Iu16_div
static vcpu_local_instr_attrs _sym6021 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  div_z_gZ_Iu16_div -> div_z_gZ_Iu16;
static struct adl_operand _sym6022_operands[] = { {286, 1, 0, 0, 0, 9, 0ull, 0xffffull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 0, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction div_z_gZ_Iu16_div
static struct adl_operand _sym6023_operands_operands[] = { {204, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{285, 1, 0, 0, 0, 0, 0ull, 0xffffull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym6024[] = {
  // div_z_gZ_Iu16    (0)
  { "div_z_gZ_Iu16", 1, 3, 29, 64,  0x1, { 0x62000000,},0, "", 0, 2, 2, 0, 0, 0, _sym6022_operands,0,0,0, 0,0,&_sym6021,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym6025[] = { &_sym332, 0,  (struct enum_fields *) -1,};

// Instruction exgS_aX_agY
static vcpu_local_instr_attrs _sym6026 { "0000000000000000001000000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Instruction exgS_aX_agY
static struct adl_operand _sym6027_operands_operands[] = { {57, 0, ADL_REGISTER, 0, 0, 24, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{60, 1, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym6028[] = { &_sym86, &_sym116,  (struct enum_fields *) -1,};

// Instruction exg_aX_sp
static vcpu_local_instr_attrs _sym6029 { "0000000000000000001000000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Instruction exg_aX_sp
static struct adl_operand _sym6030_operands_operands[] = { {57, 0, ADL_REGISTER, 0, 0, 24, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym6031[] = { &_sym86,  (struct enum_fields *) -1,};

// Instruction exg_cc_gZ_gX
static vcpu_local_instr_attrs _sym6032 { "0000000000000000001000000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Instruction exg_cc_gZ_gX
static struct adl_operand _sym6033_operands_operands[] = { {118, 0, 0, 0, 0, 9, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{208, 1, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{185, 2, ADL_REGISTER, 0, 0, 21, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym6034[] = { &_sym206, &_sym334, &_sym282,  (struct enum_fields *) -1,};

// Instruction exp_cc_gZ_gX
static vcpu_local_instr_attrs _sym6035 { "0000000000000000001000000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Instruction exp_cc_gZ_gX
static struct adl_operand _sym6036_operands_operands[] = { {118, 0, 0, 0, 0, 9, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 1, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{191, 2, ADL_REGISTER, 0, 0, 21, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym6037[] = { &_sym206, &_sym332, &_sym272,  (struct enum_fields *) -1,};

// Instruction fabs_gZ_gY
static vcpu_local_instr_attrs _sym6038 { "0000000000000000001000000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Instruction fabs_gZ_gY
static struct adl_operand _sym6039_operands_operands[] = { {118, 0, 0, 0, 0, 9, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 1, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{191, 2, ADL_REGISTER, 0, 0, 21, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym6040[] = { &_sym206, &_sym332, &_sym272,  (struct enum_fields *) -1,};

// Instruction fadd_cc_gZ_gX_gY
static vcpu_local_instr_attrs _sym6041 { "0000001000000000001000000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Instruction fadd_cc_gZ_gX_gY
static struct adl_operand _sym6042_operands_operands[] = { {366, 0, 0, 0, 0, 8, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{118, 1, 0, 0, 0, 9, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 2, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{191, 3, ADL_REGISTER, 0, 0, 21, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{199, 4, ADL_REGISTER, 0, 0, 17, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym6043[] = { &_sym392, &_sym206, &_sym332, &_sym272, &_sym310,  (struct enum_fields *) -1,};

// Instruction fcmp_cc_gX_gY
static vcpu_local_instr_attrs _sym6044 { "0000001000000000001000000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Instruction fcmp_cc_gX_gY
static struct adl_operand _sym6045_operands_operands[] = { {118, 0, 0, 0, 0, 9, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{191, 1, ADL_REGISTER, 0, 0, 21, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{199, 2, ADL_REGISTER, 0, 0, 17, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym6046[] = { &_sym206, &_sym272, &_sym310,  (struct enum_fields *) -1,};

// Instruction fcmp_gX_gY
static vcpu_local_instr_attrs _sym6047 { "0000001000000000001000000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  fcmp_gX_gY -> fcmp_cc_gX_gY;
static struct adl_operand _sym6048_operands[] = { {118, 0, 0, 0, 0, 9, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{199, 2, ADL_REGISTER, 0, 0, 17, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{191, 1, ADL_REGISTER, 0, 0, 21, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction fcmp_gX_gY
static struct adl_operand _sym6049_operands_operands[] = { {116, 0, 0, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{172, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{192, 2, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym6050[] = {
  // fcmp_cc_gX_gY    (0)
  { "fcmp_cc_gX_gY", 1, 3, 29, 64,  0x1, { 0x35040078,},0, "", 0, 3, 3, 0, 1, 0, _sym6048_operands,0,0,1, 0,0,&_sym6047,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym6051[] = { &_sym206, &_sym272, &_sym310,  (struct enum_fields *) -1,};

// Instruction fdiv_cc_gZ_gX_gY
static vcpu_local_instr_attrs _sym6052 { "0000001000000000001000000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Instruction fdiv_cc_gZ_gX_gY
static struct adl_operand _sym6053_operands_operands[] = { {118, 0, 0, 0, 0, 9, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 1, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{191, 2, ADL_REGISTER, 0, 0, 21, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{199, 3, ADL_REGISTER, 0, 0, 17, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym6054[] = { &_sym206, &_sym332, &_sym272, &_sym310,  (struct enum_fields *) -1,};

// Instruction ff0to1_gZ_gX
static vcpu_local_instr_attrs _sym6055 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Instruction ff0to1_gZ_gX
static struct adl_operand _sym6056_operands_operands[] = { {211, 0, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{191, 1, ADL_REGISTER, 0, 0, 21, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym6057[] = { &_sym332, &_sym272,  (struct enum_fields *) -1,};

// Instruction ff1_gZ_gX
static vcpu_local_instr_attrs _sym6058 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Instruction ff1_gZ_gX
static struct adl_operand _sym6059_operands_operands[] = { {211, 0, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{191, 1, ADL_REGISTER, 0, 0, 21, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym6060[] = { &_sym332, &_sym272,  (struct enum_fields *) -1,};

// Instruction ff1to0_gZ_gX
static vcpu_local_instr_attrs _sym6061 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Instruction ff1to0_gZ_gX
static struct adl_operand _sym6062_operands_operands[] = { {211, 0, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{191, 1, ADL_REGISTER, 0, 0, 21, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym6063[] = { &_sym332, &_sym272,  (struct enum_fields *) -1,};

// Instruction fmac_cc_gZ_gX_gY
static vcpu_local_instr_attrs _sym6064 { "0000001000000000001000000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Instruction fmac_cc_gZ_gX_gY
static struct adl_operand _sym6065_operands_operands[] = { {118, 0, 0, 0, 0, 9, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 1, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{191, 2, ADL_REGISTER, 0, 0, 21, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{199, 3, ADL_REGISTER, 0, 0, 17, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym6066[] = { &_sym206, &_sym332, &_sym272, &_sym310,  (struct enum_fields *) -1,};

// Instruction fmax_gZ_gX_gY
static vcpu_local_instr_attrs _sym6067 { "0000001000000000001000000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Instruction fmax_gZ_gX_gY
static struct adl_operand _sym6068_operands_operands[] = { {211, 0, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{191, 1, ADL_REGISTER, 0, 0, 21, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{199, 2, ADL_REGISTER, 0, 0, 17, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym6069[] = { &_sym332, &_sym272, &_sym310,  (struct enum_fields *) -1,};

// Instruction fmin_gZ_gX_gY
static vcpu_local_instr_attrs _sym6070 { "0000001000000000001000000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Instruction fmin_gZ_gX_gY
static struct adl_operand _sym6071_operands_operands[] = { {211, 0, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{191, 1, ADL_REGISTER, 0, 0, 21, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{199, 2, ADL_REGISTER, 0, 0, 17, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym6072[] = { &_sym332, &_sym272, &_sym310,  (struct enum_fields *) -1,};

// Instruction fmul_cc_gZ_gX_gY
static vcpu_local_instr_attrs _sym6073 { "0000001000000000001000000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Instruction fmul_cc_gZ_gX_gY
static struct adl_operand _sym6074_operands_operands[] = { {118, 0, 0, 0, 0, 9, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 1, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{191, 2, ADL_REGISTER, 0, 0, 21, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{199, 3, ADL_REGISTER, 0, 0, 17, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym6075[] = { &_sym206, &_sym332, &_sym272, &_sym310,  (struct enum_fields *) -1,};

// Instruction fneg_cc_gZ_gX
static vcpu_local_instr_attrs _sym6076 { "0000000000000000001000000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  fneg_cc_gZ_gX -> bxor_cc_gZ_gX_Iu5;
static struct adl_operand _sym6077_operands[] = { {118, 0, 0, 0, 0, 9, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{191, 2, ADL_REGISTER, 0, 0, 21, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 1, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction fneg_cc_gZ_gX
static struct adl_operand _sym6078_operands_operands[] = { {116, 0, 0, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{204, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{172, 2, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym6079[] = {
  // bxor_cc_gZ_gX_Iu5    (0)
  { "bxor_cc_gZ_gX_Iu5", 1, 3, 29, 64,  0x1, { 0x3980f800,},0, "", 0, 3, 3, 0, 1, 0, _sym6077_operands,0,0,1, 0,0,&_sym6076,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym6080[] = { &_sym206, &_sym332, &_sym272,  (struct enum_fields *) -1,};

// Instruction fns_gZ_gX
static vcpu_local_instr_attrs _sym6081 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Instruction fns_gZ_gX
static struct adl_operand _sym6082_operands_operands[] = { {211, 0, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{191, 1, ADL_REGISTER, 0, 0, 21, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym6083[] = { &_sym332, &_sym272,  (struct enum_fields *) -1,};

// Instruction frcp_cc_gZ_gX
static vcpu_local_instr_attrs _sym6084 { "0000001000000000001000000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Instruction frcp_cc_gZ_gX
static struct adl_operand _sym6085_operands_operands[] = { {118, 0, 0, 0, 0, 9, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 1, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{191, 2, ADL_REGISTER, 0, 0, 21, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym6086[] = { &_sym206, &_sym332, &_sym272,  (struct enum_fields *) -1,};

// Instruction fsub_cc_gZ_gX_gY
static vcpu_local_instr_attrs _sym6087 { "0000001000000000001000000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Instruction fsub_cc_gZ_gX_gY
static struct adl_operand _sym6088_operands_operands[] = { {366, 0, 0, 0, 0, 8, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{118, 1, 0, 0, 0, 9, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 2, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{191, 3, ADL_REGISTER, 0, 0, 21, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{199, 4, ADL_REGISTER, 0, 0, 17, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym6089[] = { &_sym392, &_sym206, &_sym332, &_sym272, &_sym310,  (struct enum_fields *) -1,};

// Instruction int2sp_cc_gZ_gX
static vcpu_local_instr_attrs _sym6090 { "0000001000000000001000000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Instruction int2sp_cc_gZ_gX
static struct adl_operand _sym6091_operands_operands[] = { {118, 0, 0, 0, 0, 9, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 1, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{191, 2, ADL_REGISTER, 0, 0, 21, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym6092[] = { &_sym206, &_sym332, &_sym272,  (struct enum_fields *) -1,};

// Instruction ldS_GX_agY_Is9
static vcpu_local_instr_attrs _sym6093 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Instruction ldS_GX_agY_Is9
static struct adl_operand _sym6094_operands_operands[] = { {321, 0, 0, 0, 0, 8, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{190, 1, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{60, 2, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{273, 3, ADL_SIGNED, 0, 0, 16, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym6095[] = { &_sym348, &_sym272, &_sym116, 0,  (struct enum_fields *) -1,};

// Instruction ldS_GX_agY_Is9_ld
static vcpu_local_instr_attrs _sym6096 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  ldS_GX_agY_Is9_ld -> ldS_GX_agY_Is9;
static struct adl_operand _sym6097_operands[] = { {60, 1, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{273, 2, ADL_SIGNED, 0, 0, 16, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{190, 0, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction ldS_GX_agY_Is9_ld
static struct adl_operand _sym6098_operands_operands[] = { {172, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{59, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{272, 2, ADL_SIGNED, 0, 0, 0, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym6099[] = {
  // ldS_GX_agY_Is9    (0)
  { "ldS_GX_agY_Is9", 1, 3, 29, 64,  0x1, { 0x4000000,},0, "", 0, 3, 3, 0, 0, 0, _sym6097_operands,0,0,1, 0,0,&_sym6096,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym6100[] = { &_sym272, &_sym116, 0,  (struct enum_fields *) -1,};

// Instruction ldS_GX_agY_Is9_ld_line
static vcpu_local_instr_attrs _sym6101 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  ldS_GX_agY_Is9_ld_line -> ldS_GX_agY_Is9;
static struct adl_operand _sym6102_operands[] = { {60, 1, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{273, 2, ADL_SIGNED, 0, 0, 16, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{190, 0, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction ldS_GX_agY_Is9_ld_line
static struct adl_operand _sym6103_operands_operands[] = { {172, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{59, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{272, 2, ADL_SIGNED, 0, 0, 0, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym6104[] = {
  // ldS_GX_agY_Is9    (0)
  { "ldS_GX_agY_Is9", 1, 3, 29, 64,  0x1, { 0x4800000,},0, "", 0, 3, 3, 0, 0, 0, _sym6102_operands,0,0,1, 0,0,&_sym6101,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym6105[] = { &_sym272, &_sym116, 0,  (struct enum_fields *) -1,};

// Instruction ldS_GX_agY_Is9_ld_zero
static vcpu_local_instr_attrs _sym6106 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  ldS_GX_agY_Is9_ld_zero -> ldS_GX_agY_Is9;
static struct adl_operand _sym6107_operands[] = { {321, 0, 0, 0, 0, 8, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{60, 2, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{190, 1, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction ldS_GX_agY_Is9_ld_zero
static struct adl_operand _sym6108_operands_operands[] = { {320, 0, 0, 0, 0, 0, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{172, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{59, 2, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym6109[] = {
  // ldS_GX_agY_Is9    (0)
  { "ldS_GX_agY_Is9", 1, 3, 29, 64,  0x1, { 0x4000000,},0, "", 0, 3, 3, 0, 0, 0, _sym6107_operands,0,0,1, 0,0,&_sym6106,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym6110[] = { &_sym348, &_sym272, &_sym116,  (struct enum_fields *) -1,};

// Instruction ldS_GX_agY_Is9_line0_wide_imm_ld
adl_instr_attr_val _sym6111[] = { { instr_opS,  0, 0 }, { instr_inst,  0, "ld_gY_agXIs18" }, { instr_vcpu1,  0, 0 }, { -1, 0, 0 } };
static vcpu_local_instr_attrs _sym6112 { "0000000000000000000010000000000000100000000000000000000000000100000000000000000000" , _sym6111 };

// Shorthand:  ldS_GX_agY_Is9_line0_wide_imm_ld -> ldS_GX_agY_Is9;
static struct adl_operand _sym6113_operands[] = { {60, 1, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{273, 2, ADL_SIGNED, 0, 0, 16, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{190, 0, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction ldS_GX_agY_Is9_line0_wide_imm_ld
static struct adl_operand _sym6114_operands_operands[] = { {172, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{59, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{272, 2, ADL_SIGNED, 0, 0, 0, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym6115[] = {
  // ldS_GX_agY_Is9    (0)
  { "ldS_GX_agY_Is9", 1, 3, 29, 64,  0x1, { 0x4000000,},0, "", 0, 3, 3, 0, 0, 0, _sym6113_operands,0,0,1, 0,0,&_sym6112,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym6116[] = { &_sym272, &_sym116, 0,  (struct enum_fields *) -1,};

// Instruction ldS_GX_agY_Is9_line1_wide_imm_ld
adl_instr_attr_val _sym6117[] = { { instr_opS,  0, 0 }, { instr_inst,  0, "ld_gY_agXIs18" }, { instr_vcpu1,  0, 0 }, { -1, 0, 0 } };
static vcpu_local_instr_attrs _sym6118 { "0000000000000000000010000000000000100000000000000000000000000100000000000000000000" , _sym6117 };

// Shorthand:  ldS_GX_agY_Is9_line1_wide_imm_ld -> ldS_GX_agY_Is9;
static struct adl_operand _sym6119_operands[] = { {60, 1, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{273, 2, ADL_SIGNED, 9, 0, 16, ((bfd_int64_t)18446744073709486081ull-1), 65535ull, 0x1ffull, 0, 0, 0, 0, 0,-1,-1,0},{190, 0, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction ldS_GX_agY_Is9_line1_wide_imm_ld
static struct adl_operand _sym6120_operands_operands[] = { {172, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{59, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{278, 2, ADL_SIGNED, 9, 0, 0, ((bfd_int64_t)18446744073709486081ull-1), 65535ull, 0x1ffull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym6121[] = {
  // ldS_GX_agY_Is9    (0)
  { "ldS_GX_agY_Is9", 1, 3, 29, 64,  0x1, { 0x4800000,},0, "", 0, 3, 3, 0, 0, 0, _sym6119_operands,0,0,1, 0,0,&_sym6118,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym6122[] = { &_sym272, &_sym116, 0,  (struct enum_fields *) -1,};

// Instruction ldS_GX_agY_Is9_wide_imm
static vcpu_local_instr_attrs _sym6123 { "0000000000000000010010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  ldS_GX_agY_Is9_wide_imm -> ldS_GX_agY_Is9;

static bfd_uint64_t _sym6125_modifier (const expressionS *operands, unsigned __cia ATTRIBUTE_UNUSED) { return im17s2line ( ((int)(((operands[2].X_add_number) & (1 << 16)) ? ((operands[2].X_add_number)- (1 << 17)):(operands[2].X_add_number))) , 9 ); }

static int _sym6125_mod_indices[] = { 2,  -1 };

static bfd_uint64_t _sym6126_modifier (const expressionS *operands, unsigned __cia ATTRIBUTE_UNUSED) { return im17s2imXs ( ((int)(((operands[2].X_add_number) & (1 << 16)) ? ((operands[2].X_add_number)- (1 << 17)):(operands[2].X_add_number))) , 9 ); }

static int _sym6126_mod_indices[] = { 2,  -1 };
static struct adl_operand _sym6124_operands[] = { {321, -1, 0, 0, 0, 0, 0, 0, 0, _sym6125_modifier, _sym6125_mod_indices, 0, 0,0, -1,-1,0},{60, 1, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{273, -1, 0, 0, 0, 0, 0, 0, 0, _sym6126_modifier, _sym6126_mod_indices, 0, 0,0, -1,-1,0},{190, 0, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction ldS_GX_agY_Is9_wide_imm
static struct adl_operand _sym6127_operands_operands[] = { {172, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{59, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{256, 2, ADL_SIGNED, 0, 0, 0, ((bfd_int64_t)18446744073709486081ull-1), 65535ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym6128[] = {
  // ldS_GX_agY_Is9    (0)
  { "ldS_GX_agY_Is9", 1, 3, 29, 64,  0x1, { 0x4000000,},0, "", 0, 4, 4, 0, 0, 0, _sym6124_operands,0,0,1, 0,0,&_sym6123,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym6129[] = { &_sym272, &_sym116, 0,  (struct enum_fields *) -1,};

// Instruction ldS_GX_agY_Is9_zero
static vcpu_local_instr_attrs _sym6130 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  ldS_GX_agY_Is9_zero -> ldS_GX_agY_Is9;
static struct adl_operand _sym6131_operands[] = { {321, 0, 0, 0, 0, 8, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{60, 2, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{190, 1, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction ldS_GX_agY_Is9_zero
static struct adl_operand _sym6132_operands_operands[] = { {320, 0, 0, 0, 0, 0, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{172, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{59, 2, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym6133[] = {
  // ldS_GX_agY_Is9    (0)
  { "ldS_GX_agY_Is9", 1, 3, 29, 64,  0x1, { 0x4000000,},0, "", 0, 3, 3, 0, 0, 0, _sym6131_operands,0,0,1, 0,0,&_sym6130,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym6134[] = { &_sym348, &_sym272, &_sym116,  (struct enum_fields *) -1,};

// Instruction ldS_GX_agY_u_Is9
static vcpu_local_instr_attrs _sym6135 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Instruction ldS_GX_agY_u_Is9
static struct adl_operand _sym6136_operands_operands[] = { {321, 0, 0, 0, 0, 8, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{190, 1, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{60, 2, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{273, 3, ADL_SIGNED, 0, 0, 16, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym6137[] = { &_sym348, &_sym272, &_sym116, 0,  (struct enum_fields *) -1,};

// Instruction ldS_GX_agY_u_Is9_ld
static vcpu_local_instr_attrs _sym6138 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  ldS_GX_agY_u_Is9_ld -> ldS_GX_agY_u_Is9;
static struct adl_operand _sym6139_operands[] = { {60, 1, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{273, 2, ADL_SIGNED, 0, 0, 16, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{190, 0, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction ldS_GX_agY_u_Is9_ld
static struct adl_operand _sym6140_operands_operands[] = { {172, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{59, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{272, 2, ADL_SIGNED, 0, 0, 0, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym6141[] = {
  // ldS_GX_agY_u_Is9    (0)
  { "ldS_GX_agY_u_Is9", 1, 3, 29, 64,  0x1, { 0x4600000,},0, "", 0, 3, 3, 0, 0, 0, _sym6139_operands,0,0,1, 0,0,&_sym6138,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym6142[] = { &_sym272, &_sym116, 0,  (struct enum_fields *) -1,};

// Instruction ldS_GX_agY_u_Is9_ld_line
static vcpu_local_instr_attrs _sym6143 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  ldS_GX_agY_u_Is9_ld_line -> ldS_GX_agY_u_Is9;
static struct adl_operand _sym6144_operands[] = { {60, 1, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{273, 2, ADL_SIGNED, 0, 0, 16, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{190, 0, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction ldS_GX_agY_u_Is9_ld_line
static struct adl_operand _sym6145_operands_operands[] = { {172, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{59, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{272, 2, ADL_SIGNED, 0, 0, 0, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym6146[] = {
  // ldS_GX_agY_u_Is9    (0)
  { "ldS_GX_agY_u_Is9", 1, 3, 29, 64,  0x1, { 0x4e00000,},0, "", 0, 3, 3, 0, 0, 0, _sym6144_operands,0,0,1, 0,0,&_sym6143,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym6147[] = { &_sym272, &_sym116, 0,  (struct enum_fields *) -1,};

// Instruction ldS_GX_agY_u_Is9_ld_zero
static vcpu_local_instr_attrs _sym6148 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  ldS_GX_agY_u_Is9_ld_zero -> ldS_GX_agY_u_Is9;
static struct adl_operand _sym6149_operands[] = { {321, 0, 0, 0, 0, 8, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{60, 2, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{190, 1, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction ldS_GX_agY_u_Is9_ld_zero
static struct adl_operand _sym6150_operands_operands[] = { {320, 0, 0, 0, 0, 0, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{172, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{59, 2, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym6151[] = {
  // ldS_GX_agY_u_Is9    (0)
  { "ldS_GX_agY_u_Is9", 1, 3, 29, 64,  0x1, { 0x4600000,},0, "", 0, 3, 3, 0, 0, 0, _sym6149_operands,0,0,1, 0,0,&_sym6148,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym6152[] = { &_sym348, &_sym272, &_sym116,  (struct enum_fields *) -1,};

// Instruction ldS_GX_agY_u_Is9_line0_wide_imm_ld
adl_instr_attr_val _sym6153[] = { { instr_opS,  0, 0 }, { instr_inst,  0, "ld_gY_agX_Is18" }, { instr_vcpu1,  0, 0 }, { -1, 0, 0 } };
static vcpu_local_instr_attrs _sym6154 { "0000000000000000000010000000000000100000000000000000000000000100000000000000000000" , _sym6153 };

// Shorthand:  ldS_GX_agY_u_Is9_line0_wide_imm_ld -> ldS_GX_agY_u_Is9;
static struct adl_operand _sym6155_operands[] = { {60, 1, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{273, 2, ADL_SIGNED, 0, 0, 16, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{190, 0, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction ldS_GX_agY_u_Is9_line0_wide_imm_ld
static struct adl_operand _sym6156_operands_operands[] = { {172, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{59, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{272, 2, ADL_SIGNED, 0, 0, 0, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym6157[] = {
  // ldS_GX_agY_u_Is9    (0)
  { "ldS_GX_agY_u_Is9", 1, 3, 29, 64,  0x1, { 0x4600000,},0, "", 0, 3, 3, 0, 0, 0, _sym6155_operands,0,0,1, 0,0,&_sym6154,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym6158[] = { &_sym272, &_sym116, 0,  (struct enum_fields *) -1,};

// Instruction ldS_GX_agY_u_Is9_line1_wide_imm_ld
adl_instr_attr_val _sym6159[] = { { instr_opS,  0, 0 }, { instr_inst,  0, "ld_gY_agX_Is18" }, { instr_vcpu1,  0, 0 }, { -1, 0, 0 } };
static vcpu_local_instr_attrs _sym6160 { "0000000000000000000010000000000000100000000000000000000000000100000000000000000000" , _sym6159 };

// Shorthand:  ldS_GX_agY_u_Is9_line1_wide_imm_ld -> ldS_GX_agY_u_Is9;
static struct adl_operand _sym6161_operands[] = { {60, 1, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{273, 2, ADL_SIGNED, 9, 0, 16, ((bfd_int64_t)18446744073709486081ull-1), 65535ull, 0x1ffull, 0, 0, 0, 0, 0,-1,-1,0},{190, 0, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction ldS_GX_agY_u_Is9_line1_wide_imm_ld
static struct adl_operand _sym6162_operands_operands[] = { {172, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{59, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{278, 2, ADL_SIGNED, 9, 0, 0, ((bfd_int64_t)18446744073709486081ull-1), 65535ull, 0x1ffull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym6163[] = {
  // ldS_GX_agY_u_Is9    (0)
  { "ldS_GX_agY_u_Is9", 1, 3, 29, 64,  0x1, { 0x4e00000,},0, "", 0, 3, 3, 0, 0, 0, _sym6161_operands,0,0,1, 0,0,&_sym6160,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym6164[] = { &_sym272, &_sym116, 0,  (struct enum_fields *) -1,};

// Instruction ldS_GX_agY_u_Is9_wide_imm
static vcpu_local_instr_attrs _sym6165 { "0000000000000000010010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  ldS_GX_agY_u_Is9_wide_imm -> ldS_GX_agY_u_Is9;

static bfd_uint64_t _sym6167_modifier (const expressionS *operands, unsigned __cia ATTRIBUTE_UNUSED) { return im17s2line ( ((int)(((operands[2].X_add_number) & (1 << 16)) ? ((operands[2].X_add_number)- (1 << 17)):(operands[2].X_add_number))) , 9 ); }

static int _sym6167_mod_indices[] = { 2,  -1 };

static bfd_uint64_t _sym6168_modifier (const expressionS *operands, unsigned __cia ATTRIBUTE_UNUSED) { return im17s2imXs ( ((int)(((operands[2].X_add_number) & (1 << 16)) ? ((operands[2].X_add_number)- (1 << 17)):(operands[2].X_add_number))) , 9 ); }

static int _sym6168_mod_indices[] = { 2,  -1 };
static struct adl_operand _sym6166_operands[] = { {321, -1, 0, 0, 0, 0, 0, 0, 0, _sym6167_modifier, _sym6167_mod_indices, 0, 0,0, -1,-1,0},{60, 1, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{273, -1, 0, 0, 0, 0, 0, 0, 0, _sym6168_modifier, _sym6168_mod_indices, 0, 0,0, -1,-1,0},{190, 0, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction ldS_GX_agY_u_Is9_wide_imm
static struct adl_operand _sym6169_operands_operands[] = { {172, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{59, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{256, 2, ADL_SIGNED, 0, 0, 0, ((bfd_int64_t)18446744073709486081ull-1), 65535ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym6170[] = {
  // ldS_GX_agY_u_Is9    (0)
  { "ldS_GX_agY_u_Is9", 1, 3, 29, 64,  0x1, { 0x4600000,},0, "", 0, 4, 4, 0, 0, 0, _sym6166_operands,0,0,1, 0,0,&_sym6165,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym6171[] = { &_sym272, &_sym116, 0,  (struct enum_fields *) -1,};

// Instruction ldS_GX_agY_u_Is9_zero
static vcpu_local_instr_attrs _sym6172 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  ldS_GX_agY_u_Is9_zero -> ldS_GX_agY_u_Is9;
static struct adl_operand _sym6173_operands[] = { {321, 0, 0, 0, 0, 8, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{60, 2, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{190, 1, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction ldS_GX_agY_u_Is9_zero
static struct adl_operand _sym6174_operands_operands[] = { {320, 0, 0, 0, 0, 0, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{172, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{59, 2, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym6175[] = {
  // ldS_GX_agY_u_Is9    (0)
  { "ldS_GX_agY_u_Is9", 1, 3, 29, 64,  0x1, { 0x4600000,},0, "", 0, 3, 3, 0, 0, 0, _sym6173_operands,0,0,1, 0,0,&_sym6172,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym6176[] = { &_sym348, &_sym272, &_sym116,  (struct enum_fields *) -1,};

// Instruction ldS_gX_sp_Is10
static vcpu_local_instr_attrs _sym6177 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Instruction ldS_gX_sp_Is10
static struct adl_operand _sym6178_operands_operands[] = { {190, 0, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{238, 1, ADL_SIGNED, 0, 0, 15, ((bfd_int64_t)18446744073709551105ull-1), 511ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym6179[] = { &_sym272, 0,  (struct enum_fields *) -1,};

// Instruction ldS_gX_sp_Is10_zero
static vcpu_local_instr_attrs _sym6180 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  ldS_gX_sp_Is10_zero -> ldS_gX_sp_Is10;
static struct adl_operand _sym6181_operands[] = { {190, 0, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction ldS_gX_sp_Is10_zero
static struct adl_operand _sym6182_operands_operands[] = { {172, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym6183[] = {
  // ldS_gX_sp_Is10    (0)
  { "ldS_gX_sp_Is10", 1, 3, 29, 64,  0x1, { 0x2000000,},0, "", 0, 1, 1, 0, 0, 0, _sym6181_operands,0,0,0, 0,0,&_sym6180,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym6184[] = { &_sym272,  (struct enum_fields *) -1,};

// Instruction ldS_u_GX_agY_Is9
static vcpu_local_instr_attrs _sym6185 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Instruction ldS_u_GX_agY_Is9
static struct adl_operand _sym6186_operands_operands[] = { {321, 0, 0, 0, 0, 8, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{190, 1, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{60, 2, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{273, 3, ADL_SIGNED, 0, 0, 16, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym6187[] = { &_sym348, &_sym272, &_sym116, 0,  (struct enum_fields *) -1,};

// Instruction ldS_u_GX_agY_Is9_ld
static vcpu_local_instr_attrs _sym6188 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  ldS_u_GX_agY_Is9_ld -> ldS_u_GX_agY_Is9;
static struct adl_operand _sym6189_operands[] = { {60, 1, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{273, 2, ADL_SIGNED, 0, 0, 16, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{190, 0, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction ldS_u_GX_agY_Is9_ld
static struct adl_operand _sym6190_operands_operands[] = { {172, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{59, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{272, 2, ADL_SIGNED, 0, 0, 0, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym6191[] = {
  // ldS_u_GX_agY_Is9    (0)
  { "ldS_u_GX_agY_Is9", 1, 3, 29, 64,  0x1, { 0x4200000,},0, "", 0, 3, 3, 0, 0, 0, _sym6189_operands,0,0,1, 0,0,&_sym6188,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym6192[] = { &_sym272, &_sym116, 0,  (struct enum_fields *) -1,};

// Instruction ldS_u_GX_agY_Is9_ld_line
static vcpu_local_instr_attrs _sym6193 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  ldS_u_GX_agY_Is9_ld_line -> ldS_u_GX_agY_Is9;
static struct adl_operand _sym6194_operands[] = { {60, 1, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{273, 2, ADL_SIGNED, 0, 0, 16, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{190, 0, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction ldS_u_GX_agY_Is9_ld_line
static struct adl_operand _sym6195_operands_operands[] = { {172, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{59, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{272, 2, ADL_SIGNED, 0, 0, 0, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym6196[] = {
  // ldS_u_GX_agY_Is9    (0)
  { "ldS_u_GX_agY_Is9", 1, 3, 29, 64,  0x1, { 0x4a00000,},0, "", 0, 3, 3, 0, 0, 0, _sym6194_operands,0,0,1, 0,0,&_sym6193,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym6197[] = { &_sym272, &_sym116, 0,  (struct enum_fields *) -1,};

// Instruction ldS_u_GX_agY_Is9_ld_zero
static vcpu_local_instr_attrs _sym6198 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  ldS_u_GX_agY_Is9_ld_zero -> ldS_u_GX_agY_Is9;
static struct adl_operand _sym6199_operands[] = { {321, 0, 0, 0, 0, 8, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{60, 2, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{190, 1, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction ldS_u_GX_agY_Is9_ld_zero
static struct adl_operand _sym6200_operands_operands[] = { {320, 0, 0, 0, 0, 0, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{172, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{59, 2, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym6201[] = {
  // ldS_u_GX_agY_Is9    (0)
  { "ldS_u_GX_agY_Is9", 1, 3, 29, 64,  0x1, { 0x4200000,},0, "", 0, 3, 3, 0, 0, 0, _sym6199_operands,0,0,1, 0,0,&_sym6198,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym6202[] = { &_sym348, &_sym272, &_sym116,  (struct enum_fields *) -1,};

// Instruction ldS_u_GX_agY_Is9_line0_wide_imm_ld
adl_instr_attr_val _sym6203[] = { { instr_opS,  0, 0 }, { instr_inst,  0, "ld_u_gY_agXIs18" }, { instr_vcpu1,  0, 0 }, { -1, 0, 0 } };
static vcpu_local_instr_attrs _sym6204 { "0000000000000000000010000000000000100000000000000000000000000100000000000000000000" , _sym6203 };

// Shorthand:  ldS_u_GX_agY_Is9_line0_wide_imm_ld -> ldS_u_GX_agY_Is9;
static struct adl_operand _sym6205_operands[] = { {60, 1, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{273, 2, ADL_SIGNED, 0, 0, 16, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{190, 0, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction ldS_u_GX_agY_Is9_line0_wide_imm_ld
static struct adl_operand _sym6206_operands_operands[] = { {172, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{59, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{272, 2, ADL_SIGNED, 0, 0, 0, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym6207[] = {
  // ldS_u_GX_agY_Is9    (0)
  { "ldS_u_GX_agY_Is9", 1, 3, 29, 64,  0x1, { 0x4200000,},0, "", 0, 3, 3, 0, 0, 0, _sym6205_operands,0,0,1, 0,0,&_sym6204,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym6208[] = { &_sym272, &_sym116, 0,  (struct enum_fields *) -1,};

// Instruction ldS_u_GX_agY_Is9_line1_wide_imm_ld
adl_instr_attr_val _sym6209[] = { { instr_opS,  0, 0 }, { instr_inst,  0, "ld_u_gY_agXIs18" }, { instr_vcpu1,  0, 0 }, { -1, 0, 0 } };
static vcpu_local_instr_attrs _sym6210 { "0000000000000000000010000000000000100000000000000000000000000100000000000000000000" , _sym6209 };

// Shorthand:  ldS_u_GX_agY_Is9_line1_wide_imm_ld -> ldS_u_GX_agY_Is9;
static struct adl_operand _sym6211_operands[] = { {60, 1, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{273, 2, ADL_SIGNED, 9, 0, 16, ((bfd_int64_t)18446744073709486081ull-1), 65535ull, 0x1ffull, 0, 0, 0, 0, 0,-1,-1,0},{190, 0, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction ldS_u_GX_agY_Is9_line1_wide_imm_ld
static struct adl_operand _sym6212_operands_operands[] = { {172, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{59, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{278, 2, ADL_SIGNED, 9, 0, 0, ((bfd_int64_t)18446744073709486081ull-1), 65535ull, 0x1ffull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym6213[] = {
  // ldS_u_GX_agY_Is9    (0)
  { "ldS_u_GX_agY_Is9", 1, 3, 29, 64,  0x1, { 0x4a00000,},0, "", 0, 3, 3, 0, 0, 0, _sym6211_operands,0,0,1, 0,0,&_sym6210,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym6214[] = { &_sym272, &_sym116, 0,  (struct enum_fields *) -1,};

// Instruction ldS_u_GX_agY_Is9_wide_imm
static vcpu_local_instr_attrs _sym6215 { "0000000000000000010010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  ldS_u_GX_agY_Is9_wide_imm -> ldS_u_GX_agY_Is9;

static bfd_uint64_t _sym6217_modifier (const expressionS *operands, unsigned __cia ATTRIBUTE_UNUSED) { return im17s2line ( ((int)(((operands[2].X_add_number) & (1 << 16)) ? ((operands[2].X_add_number)- (1 << 17)):(operands[2].X_add_number))) , 9 ); }

static int _sym6217_mod_indices[] = { 2,  -1 };

static bfd_uint64_t _sym6218_modifier (const expressionS *operands, unsigned __cia ATTRIBUTE_UNUSED) { return im17s2imXs ( ((int)(((operands[2].X_add_number) & (1 << 16)) ? ((operands[2].X_add_number)- (1 << 17)):(operands[2].X_add_number))) , 9 ); }

static int _sym6218_mod_indices[] = { 2,  -1 };
static struct adl_operand _sym6216_operands[] = { {321, -1, 0, 0, 0, 0, 0, 0, 0, _sym6217_modifier, _sym6217_mod_indices, 0, 0,0, -1,-1,0},{60, 1, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{273, -1, 0, 0, 0, 0, 0, 0, 0, _sym6218_modifier, _sym6218_mod_indices, 0, 0,0, -1,-1,0},{190, 0, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction ldS_u_GX_agY_Is9_wide_imm
static struct adl_operand _sym6219_operands_operands[] = { {172, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{59, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{256, 2, ADL_SIGNED, 0, 0, 0, ((bfd_int64_t)18446744073709486081ull-1), 65535ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym6220[] = {
  // ldS_u_GX_agY_Is9    (0)
  { "ldS_u_GX_agY_Is9", 1, 3, 29, 64,  0x1, { 0x4200000,},0, "", 0, 4, 4, 0, 0, 0, _sym6216_operands,0,0,1, 0,0,&_sym6215,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym6221[] = { &_sym272, &_sym116, 0,  (struct enum_fields *) -1,};

// Instruction ldS_u_GX_agY_Is9_zero
static vcpu_local_instr_attrs _sym6222 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  ldS_u_GX_agY_Is9_zero -> ldS_u_GX_agY_Is9;
static struct adl_operand _sym6223_operands[] = { {321, 0, 0, 0, 0, 8, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{60, 2, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{190, 1, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction ldS_u_GX_agY_Is9_zero
static struct adl_operand _sym6224_operands_operands[] = { {320, 0, 0, 0, 0, 0, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{172, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{59, 2, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym6225[] = {
  // ldS_u_GX_agY_Is9    (0)
  { "ldS_u_GX_agY_Is9", 1, 3, 29, 64,  0x1, { 0x4200000,},0, "", 0, 3, 3, 0, 0, 0, _sym6223_operands,0,0,1, 0,0,&_sym6222,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym6226[] = { &_sym348, &_sym272, &_sym116,  (struct enum_fields *) -1,};

// Instruction ldS_u_gX_sp_Is10
adl_instr_attr_val _sym6227[] = { { instr_opS,  0, 0 }, { instr_inst,  0, "ld_u_gY_spIs21" }, { instr_vcpu1,  0, 0 }, { -1, 0, 0 } };
static vcpu_local_instr_attrs _sym6228 { "0000000000000000000010000000000000100000000000000000000000000100000000000000000000" , _sym6227 };

// Shorthand:  ldS_u_gX_sp_Is10 -> ld_u_gX_sp_Is10;
static struct adl_operand _sym6229_operands[] = { {238, 1, ADL_SIGNED, 0, 0, 15, ((bfd_int64_t)18446744073709551105ull-1), 511ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{190, 0, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction ldS_u_gX_sp_Is10
static struct adl_operand _sym6230_operands_operands[] = { {172, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{237, 1, ADL_SIGNED, 0, 0, 0, ((bfd_int64_t)18446744073709551105ull-1), 511ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym6231[] = {
  // ld_u_gX_sp_Is10    (0)
  { "ld_u_gX_sp_Is10", 1, 3, 29, 64,  0x1, { 0x2200000,},0, "", 0, 2, 2, 0, 0, 0, _sym6229_operands,0,0,0, 0,0,&_sym6228,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym6232[] = { &_sym272, 0,  (struct enum_fields *) -1,};

// Instruction ldS_u_gX_sp_Is10_zero
adl_instr_attr_val _sym6233[] = { { instr_opS,  0, 0 }, { instr_inst,  0, "ld_u_gY_spIs21" }, { instr_vcpu1,  0, 0 }, { -1, 0, 0 } };
static vcpu_local_instr_attrs _sym6234 { "0000000000000000000010000000000000100000000000000000000000000100000000000000000000" , _sym6233 };

// Shorthand:  ldS_u_gX_sp_Is10_zero -> ld_u_gX_sp_Is10;
static struct adl_operand _sym6235_operands[] = { {190, 0, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction ldS_u_gX_sp_Is10_zero
static struct adl_operand _sym6236_operands_operands[] = { {172, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym6237[] = {
  // ld_u_gX_sp_Is10    (0)
  { "ld_u_gX_sp_Is10", 1, 3, 29, 64,  0x1, { 0x2200000,},0, "", 0, 1, 1, 0, 0, 0, _sym6235_operands,0,0,0, 0,0,&_sym6234,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym6238[] = { &_sym272,  (struct enum_fields *) -1,};

// Instruction ld_H_Iu19_LO
static vcpu_local_instr_attrs _sym6239 { "0000000000000000000010000000000000000000000000000000100000000100000000000000000000" , nullptr };

// Shorthand:  ld_H_Iu19_LO -> ld_h_Iu19_LO;
static struct adl_operand _sym6240_operands[] = { {216, 0, ADL_ABSOLUTE, 0, 0, 6, 0ull, 0x7ffffull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction ld_H_Iu19_LO
static struct adl_operand _sym6241_operands_operands[] = { {216, 0, ADL_ABSOLUTE, 0, 0, 6, 0ull, 0x7ffffull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym6242[] = {
  // ld_h_Iu19_LO    (0)
  { "ld_h_Iu19_LO", 1, 3, 29, 64,  0x1, { 0x40000060,},0, "", 0, 1, 1, 0, 0, 0, _sym6240_operands,0,0,0, 0,0,&_sym6239,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym6243[] = { 0,  (struct enum_fields *) -1,};

// Instruction ld_H_agX_agY_minus
static vcpu_local_instr_attrs _sym6244 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  ld_H_agX_agY_minus -> ld_h_agX_agY;
static struct adl_operand _sym6245_operands[] = { {45, 0, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{66, 1, ADL_REGISTER, 0, 0, 20, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction ld_H_agX_agY_minus
static struct adl_operand _sym6246_operands_operands[] = { {43, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{59, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym6247[] = {
  // ld_h_agX_agY    (0)
  { "ld_h_agX_agY", 1, 3, 29, 64,  0x1, { 0xc800060,},0, "", 0, 2, 2, 0, 0, 0, _sym6245_operands,0,0,0, 0,0,&_sym6244,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym6248[] = { &_sym88, &_sym116,  (struct enum_fields *) -1,};

// Instruction ld_H_agX_agY_plus
static vcpu_local_instr_attrs _sym6249 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  ld_H_agX_agY_plus -> ld_h_agX_agY;
static struct adl_operand _sym6250_operands[] = { {45, 0, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{66, 1, ADL_REGISTER, 0, 0, 20, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction ld_H_agX_agY_plus
static struct adl_operand _sym6251_operands_operands[] = { {43, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{59, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym6252[] = {
  // ld_h_agX_agY    (0)
  { "ld_h_agX_agY", 1, 3, 29, 64,  0x1, { 0xc000060,},0, "", 0, 2, 2, 0, 0, 0, _sym6250_operands,0,0,0, 0,0,&_sym6249,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym6253[] = { &_sym88, &_sym116,  (struct enum_fields *) -1,};

// Instruction ld_H_agY_Is9
static vcpu_local_instr_attrs _sym6254 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  ld_H_agY_Is9 -> ld_h_agY_Is9;
static struct adl_operand _sym6255_operands[] = { {60, 0, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{273, 1, ADL_SIGNED, 0, 0, 16, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction ld_H_agY_Is9
static struct adl_operand _sym6256_operands_operands[] = { {59, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{272, 1, ADL_SIGNED, 0, 0, 0, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym6257[] = {
  // ld_h_agY_Is9    (0)
  { "ld_h_agY_Is9", 1, 3, 29, 64,  0x1, { 0x4000060,},0, "", 0, 2, 2, 0, 0, 0, _sym6255_operands,0,0,0, 0,0,&_sym6254,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym6258[] = { &_sym116, 0,  (struct enum_fields *) -1,};

// Instruction ld_H_agY_Is9_zero
static vcpu_local_instr_attrs _sym6259 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  ld_H_agY_Is9_zero -> ld_h_agY_Is9;
static struct adl_operand _sym6260_operands[] = { {60, 0, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction ld_H_agY_Is9_zero
static struct adl_operand _sym6261_operands_operands[] = { {59, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym6262[] = {
  // ld_h_agY_Is9    (0)
  { "ld_h_agY_Is9", 1, 3, 29, 64,  0x1, { 0x4000060,},0, "", 0, 1, 1, 0, 0, 0, _sym6260_operands,0,0,0, 0,0,&_sym6259,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym6263[] = { &_sym116,  (struct enum_fields *) -1,};

// Instruction ld_H_sp_Is10
static vcpu_local_instr_attrs _sym6264 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  ld_H_sp_Is10 -> ld_h_sp_Is10;
static struct adl_operand _sym6265_operands[] = { {238, 0, ADL_SIGNED, 0, 0, 15, ((bfd_int64_t)18446744073709551105ull-1), 511ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction ld_H_sp_Is10
static struct adl_operand _sym6266_operands_operands[] = { {237, 0, ADL_SIGNED, 0, 0, 0, ((bfd_int64_t)18446744073709551105ull-1), 511ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym6267[] = {
  // ld_h_sp_Is10    (0)
  { "ld_h_sp_Is10", 1, 3, 29, 64,  0x1, { 0x2000060,},0, "", 0, 1, 1, 0, 0, 0, _sym6265_operands,0,0,0, 0,0,&_sym6264,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym6268[] = { 0,  (struct enum_fields *) -1,};

// Instruction ld_H_sp_Is10_zero
static vcpu_local_instr_attrs _sym6269 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  ld_H_sp_Is10_zero -> ld_h_sp_Is10;

// Instruction ld_H_sp_Is10_zero
static struct adl_opcode _sym6272[] = {
  // ld_h_sp_Is10    (0)
  { "ld_h_sp_Is10", 1, 3, 29, 64,  0x1, { 0x2000060,},0, "", 0, 0, 0, 0, 0, 0, 0,0,0,0, 0,0,&_sym6269,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym6273[] = {  (struct enum_fields *) -1,};

// Instruction ld_gX_sp_Is10
adl_instr_attr_val _sym6274[] = { { instr_opS,  0, 0 }, { instr_inst,  0, "ld_agY_spIs21" }, { instr_vcpu1,  0, 0 }, { -1, 0, 0 } };
static vcpu_local_instr_attrs _sym6275 { "0000000000000000000010000000000000100000000000000000000000000100000000000000000000" , _sym6274 };

// Shorthand:  ld_gX_sp_Is10 -> ldS_gX_sp_Is10;
static struct adl_operand _sym6276_operands[] = { {238, 1, ADL_SIGNED, 0, 0, 15, ((bfd_int64_t)18446744073709551105ull-1), 511ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{190, 0, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction ld_gX_sp_Is10
static struct adl_operand _sym6277_operands_operands[] = { {172, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{237, 1, ADL_SIGNED, 0, 0, 0, ((bfd_int64_t)18446744073709551105ull-1), 511ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym6278[] = {
  // ldS_gX_sp_Is10    (0)
  { "ldS_gX_sp_Is10", 1, 3, 29, 64,  0x1, { 0x2000000,},0, "", 0, 2, 2, 0, 0, 0, _sym6276_operands,0,0,0, 0,0,&_sym6275,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym6279[] = { &_sym272, 0,  (struct enum_fields *) -1,};

// Instruction ld_gX_sp_Is10_zero
static vcpu_local_instr_attrs _sym6280 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  ld_gX_sp_Is10_zero -> ldS_gX_sp_Is10;
static struct adl_operand _sym6281_operands[] = { {190, 0, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction ld_gX_sp_Is10_zero
static struct adl_operand _sym6282_operands_operands[] = { {172, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym6283[] = {
  // ldS_gX_sp_Is10    (0)
  { "ldS_gX_sp_Is10", 1, 3, 29, 64,  0x1, { 0x2000000,},0, "", 0, 1, 1, 0, 0, 0, _sym6281_operands,0,0,0, 0,0,&_sym6280,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym6284[] = { &_sym272,  (struct enum_fields *) -1,};

// Instruction ld_gZ_agX_agY
static vcpu_local_instr_attrs _sym6285 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Instruction ld_gZ_agX_agY
static struct adl_operand _sym6286_operands_operands[] = { {41, 0, 0, 0, 0, 8, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{45, 1, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{66, 2, ADL_REGISTER, 0, 0, 20, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 3, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym6287[] = { &_sym84, &_sym92, 0, &_sym126, &_sym346,  (struct enum_fields *) -1,};

// Instruction ld_gZ_agX_agY_minus
static vcpu_local_instr_attrs _sym6288 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  ld_gZ_agX_agY_minus -> ld_gZ_agX_agY;
static struct adl_operand _sym6289_operands[] = { {45, 1, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{66, 2, ADL_REGISTER, 0, 0, 20, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 0, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction ld_gZ_agX_agY_minus
static struct adl_operand _sym6290_operands_operands[] = { {204, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{43, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{59, 2, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym6291[] = {
  // ld_gZ_agX_agY    (0)
  { "ld_gZ_agX_agY", 1, 3, 29, 64,  0x1, { 0xc800000,},0, "", 0, 3, 3, 0, 0, 0, _sym6289_operands,0,0,0, 0,0,&_sym6288,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym6292[] = { &_sym332, &_sym88, &_sym116,  (struct enum_fields *) -1,};

// Instruction ld_gZ_agX_agY_plus
static vcpu_local_instr_attrs _sym6293 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  ld_gZ_agX_agY_plus -> ld_gZ_agX_agY;
static struct adl_operand _sym6294_operands[] = { {45, 1, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{66, 2, ADL_REGISTER, 0, 0, 20, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 0, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction ld_gZ_agX_agY_plus
static struct adl_operand _sym6295_operands_operands[] = { {204, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{43, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{59, 2, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym6296[] = {
  // ld_gZ_agX_agY    (0)
  { "ld_gZ_agX_agY", 1, 3, 29, 64,  0x1, { 0xc000000,},0, "", 0, 3, 3, 0, 0, 0, _sym6294_operands,0,0,0, 0,0,&_sym6293,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym6297[] = { &_sym332, &_sym88, &_sym116,  (struct enum_fields *) -1,};

// Instruction ld_h_Iu19_LO
static vcpu_local_instr_attrs _sym6298 { "0000000000000000000010000000000000000000000000000000100000000100000000000000000000" , nullptr };

// Instruction ld_h_Iu19_LO
static struct adl_operand _sym6299_operands_operands[] = { {216, 0, ADL_ABSOLUTE, 0, 0, 6, 0ull, 0x7ffffull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym6300[] = { 0,  (struct enum_fields *) -1,};

// Instruction ld_h_agX_agY
static vcpu_local_instr_attrs _sym6301 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Instruction ld_h_agX_agY
static struct adl_operand _sym6302_operands_operands[] = { {41, 0, 0, 0, 0, 8, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{45, 1, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{66, 2, ADL_REGISTER, 0, 0, 20, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym6303[] = { &_sym84, &_sym92, 0, &_sym126,  (struct enum_fields *) -1,};

// Instruction ld_h_agX_agY_minus
static vcpu_local_instr_attrs _sym6304 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  ld_h_agX_agY_minus -> ld_h_agX_agY;
static struct adl_operand _sym6305_operands[] = { {45, 0, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{66, 1, ADL_REGISTER, 0, 0, 20, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction ld_h_agX_agY_minus
static struct adl_operand _sym6306_operands_operands[] = { {43, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{59, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym6307[] = {
  // ld_h_agX_agY    (0)
  { "ld_h_agX_agY", 1, 3, 29, 64,  0x1, { 0xc800060,},0, "", 0, 2, 2, 0, 0, 0, _sym6305_operands,0,0,0, 0,0,&_sym6304,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym6308[] = { &_sym88, &_sym116,  (struct enum_fields *) -1,};

// Instruction ld_h_agX_agY_plus
static vcpu_local_instr_attrs _sym6309 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  ld_h_agX_agY_plus -> ld_h_agX_agY;
static struct adl_operand _sym6310_operands[] = { {45, 0, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{66, 1, ADL_REGISTER, 0, 0, 20, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction ld_h_agX_agY_plus
static struct adl_operand _sym6311_operands_operands[] = { {43, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{59, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym6312[] = {
  // ld_h_agX_agY    (0)
  { "ld_h_agX_agY", 1, 3, 29, 64,  0x1, { 0xc000060,},0, "", 0, 2, 2, 0, 0, 0, _sym6310_operands,0,0,0, 0,0,&_sym6309,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym6313[] = { &_sym88, &_sym116,  (struct enum_fields *) -1,};

// Instruction ld_h_agY_Is9
static vcpu_local_instr_attrs _sym6314 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Instruction ld_h_agY_Is9
static struct adl_operand _sym6315_operands_operands[] = { {60, 0, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{273, 1, ADL_SIGNED, 0, 0, 16, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym6316[] = { &_sym116, 0,  (struct enum_fields *) -1,};

// Instruction ld_h_agY_Is9_zero
static vcpu_local_instr_attrs _sym6317 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  ld_h_agY_Is9_zero -> ld_h_agY_Is9;
static struct adl_operand _sym6318_operands[] = { {60, 0, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction ld_h_agY_Is9_zero
static struct adl_operand _sym6319_operands_operands[] = { {59, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym6320[] = {
  // ld_h_agY_Is9    (0)
  { "ld_h_agY_Is9", 1, 3, 29, 64,  0x1, { 0x4000060,},0, "", 0, 1, 1, 0, 0, 0, _sym6318_operands,0,0,0, 0,0,&_sym6317,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym6321[] = { &_sym116,  (struct enum_fields *) -1,};

// Instruction ld_h_sp_Is10
static vcpu_local_instr_attrs _sym6322 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Instruction ld_h_sp_Is10
static struct adl_operand _sym6323_operands_operands[] = { {238, 0, ADL_SIGNED, 0, 0, 15, ((bfd_int64_t)18446744073709551105ull-1), 511ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym6324[] = { 0,  (struct enum_fields *) -1,};

// Instruction ld_h_sp_Is10_zero
static vcpu_local_instr_attrs _sym6325 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  ld_h_sp_Is10_zero -> ld_h_sp_Is10;

// Instruction ld_h_sp_Is10_zero
static struct adl_opcode _sym6328[] = {
  // ld_h_sp_Is10    (0)
  { "ld_h_sp_Is10", 1, 3, 29, 64,  0x1, { 0x2000060,},0, "", 0, 0, 0, 0, 0, 0, 0,0,0,0, 0,0,&_sym6325,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym6329[] = {  (struct enum_fields *) -1,};

// Instruction ld_u_H_agX_agY_minus
static vcpu_local_instr_attrs _sym6330 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  ld_u_H_agX_agY_minus -> ld_u_h_agX_agY;
static struct adl_operand _sym6331_operands[] = { {45, 0, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{66, 1, ADL_REGISTER, 0, 0, 20, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction ld_u_H_agX_agY_minus
static struct adl_operand _sym6332_operands_operands[] = { {43, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{59, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym6333[] = {
  // ld_u_h_agX_agY    (0)
  { "ld_u_h_agX_agY", 1, 3, 29, 64,  0x1, { 0xca00060,},0, "", 0, 2, 2, 0, 0, 0, _sym6331_operands,0,0,0, 0,0,&_sym6330,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym6334[] = { &_sym88, &_sym116,  (struct enum_fields *) -1,};

// Instruction ld_u_H_agX_agY_plus
static vcpu_local_instr_attrs _sym6335 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  ld_u_H_agX_agY_plus -> ld_u_h_agX_agY;
static struct adl_operand _sym6336_operands[] = { {45, 0, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{66, 1, ADL_REGISTER, 0, 0, 20, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction ld_u_H_agX_agY_plus
static struct adl_operand _sym6337_operands_operands[] = { {43, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{59, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym6338[] = {
  // ld_u_h_agX_agY    (0)
  { "ld_u_h_agX_agY", 1, 3, 29, 64,  0x1, { 0xc200060,},0, "", 0, 2, 2, 0, 0, 0, _sym6336_operands,0,0,0, 0,0,&_sym6335,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym6339[] = { &_sym88, &_sym116,  (struct enum_fields *) -1,};

// Instruction ld_u_H_agX_u_agY_minus
static vcpu_local_instr_attrs _sym6340 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  ld_u_H_agX_u_agY_minus -> ld_u_h_agX_u_agY;
static struct adl_operand _sym6341_operands[] = { {45, 0, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{66, 1, ADL_REGISTER, 0, 0, 20, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction ld_u_H_agX_u_agY_minus
static struct adl_operand _sym6342_operands_operands[] = { {43, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{59, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym6343[] = {
  // ld_u_h_agX_u_agY    (0)
  { "ld_u_h_agX_u_agY", 1, 3, 29, 64,  0x1, { 0xce00060,},0, "", 0, 2, 2, 0, 0, 0, _sym6341_operands,0,0,0, 0,0,&_sym6340,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym6344[] = { &_sym88, &_sym116,  (struct enum_fields *) -1,};

// Instruction ld_u_H_agX_u_agY_plus
static vcpu_local_instr_attrs _sym6345 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  ld_u_H_agX_u_agY_plus -> ld_u_h_agX_u_agY;
static struct adl_operand _sym6346_operands[] = { {45, 0, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{66, 1, ADL_REGISTER, 0, 0, 20, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction ld_u_H_agX_u_agY_plus
static struct adl_operand _sym6347_operands_operands[] = { {43, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{59, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym6348[] = {
  // ld_u_h_agX_u_agY    (0)
  { "ld_u_h_agX_u_agY", 1, 3, 29, 64,  0x1, { 0xc600060,},0, "", 0, 2, 2, 0, 0, 0, _sym6346_operands,0,0,0, 0,0,&_sym6345,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym6349[] = { &_sym88, &_sym116,  (struct enum_fields *) -1,};

// Instruction ld_u_H_agY_Is9
static vcpu_local_instr_attrs _sym6350 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  ld_u_H_agY_Is9 -> ld_u_h_agY_Is9;
static struct adl_operand _sym6351_operands[] = { {60, 0, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{273, 1, ADL_SIGNED, 0, 0, 16, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction ld_u_H_agY_Is9
static struct adl_operand _sym6352_operands_operands[] = { {59, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{272, 1, ADL_SIGNED, 0, 0, 0, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym6353[] = {
  // ld_u_h_agY_Is9    (0)
  { "ld_u_h_agY_Is9", 1, 3, 29, 64,  0x1, { 0x4200060,},0, "", 0, 2, 2, 0, 0, 0, _sym6351_operands,0,0,0, 0,0,&_sym6350,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym6354[] = { &_sym116, 0,  (struct enum_fields *) -1,};

// Instruction ld_u_H_agY_Is9_zero
static vcpu_local_instr_attrs _sym6355 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  ld_u_H_agY_Is9_zero -> ld_u_h_agY_Is9;
static struct adl_operand _sym6356_operands[] = { {60, 0, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction ld_u_H_agY_Is9_zero
static struct adl_operand _sym6357_operands_operands[] = { {59, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym6358[] = {
  // ld_u_h_agY_Is9    (0)
  { "ld_u_h_agY_Is9", 1, 3, 29, 64,  0x1, { 0x4200060,},0, "", 0, 1, 1, 0, 0, 0, _sym6356_operands,0,0,0, 0,0,&_sym6355,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym6359[] = { &_sym116,  (struct enum_fields *) -1,};

// Instruction ld_u_H_agY_u_Is9
static vcpu_local_instr_attrs _sym6360 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  ld_u_H_agY_u_Is9 -> ld_u_h_agY_u_Is9;
static struct adl_operand _sym6361_operands[] = { {60, 0, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{273, 1, ADL_SIGNED, 0, 0, 16, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction ld_u_H_agY_u_Is9
static struct adl_operand _sym6362_operands_operands[] = { {59, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{272, 1, ADL_SIGNED, 0, 0, 0, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym6363[] = {
  // ld_u_h_agY_u_Is9    (0)
  { "ld_u_h_agY_u_Is9", 1, 3, 29, 64,  0x1, { 0x4600060,},0, "", 0, 2, 2, 0, 0, 0, _sym6361_operands,0,0,0, 0,0,&_sym6360,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym6364[] = { &_sym116, 0,  (struct enum_fields *) -1,};

// Instruction ld_u_H_agY_u_Is9_zero
static vcpu_local_instr_attrs _sym6365 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  ld_u_H_agY_u_Is9_zero -> ld_u_h_agY_u_Is9;
static struct adl_operand _sym6366_operands[] = { {60, 0, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction ld_u_H_agY_u_Is9_zero
static struct adl_operand _sym6367_operands_operands[] = { {59, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym6368[] = {
  // ld_u_h_agY_u_Is9    (0)
  { "ld_u_h_agY_u_Is9", 1, 3, 29, 64,  0x1, { 0x4600060,},0, "", 0, 1, 1, 0, 0, 0, _sym6366_operands,0,0,0, 0,0,&_sym6365,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym6369[] = { &_sym116,  (struct enum_fields *) -1,};

// Instruction ld_u_H_sp_Is10
static vcpu_local_instr_attrs _sym6370 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  ld_u_H_sp_Is10 -> ld_u_h_sp_Is10;
static struct adl_operand _sym6371_operands[] = { {238, 0, ADL_SIGNED, 0, 0, 15, ((bfd_int64_t)18446744073709551105ull-1), 511ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction ld_u_H_sp_Is10
static struct adl_operand _sym6372_operands_operands[] = { {237, 0, ADL_SIGNED, 0, 0, 0, ((bfd_int64_t)18446744073709551105ull-1), 511ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym6373[] = {
  // ld_u_h_sp_Is10    (0)
  { "ld_u_h_sp_Is10", 1, 3, 29, 64,  0x1, { 0x2200060,},0, "", 0, 1, 1, 0, 0, 0, _sym6371_operands,0,0,0, 0,0,&_sym6370,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym6374[] = { 0,  (struct enum_fields *) -1,};

// Instruction ld_u_H_sp_Is10_zero
static vcpu_local_instr_attrs _sym6375 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  ld_u_H_sp_Is10_zero -> ld_u_h_sp_Is10;

// Instruction ld_u_H_sp_Is10_zero
static struct adl_opcode _sym6378[] = {
  // ld_u_h_sp_Is10    (0)
  { "ld_u_h_sp_Is10", 1, 3, 29, 64,  0x1, { 0x2200060,},0, "", 0, 0, 0, 0, 0, 0, 0,0,0,0, 0,0,&_sym6375,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym6379[] = {  (struct enum_fields *) -1,};

// Instruction ld_u_gX_sp_Is10
adl_instr_attr_val _sym6380[] = { { instr_opS,  0, 0 }, { instr_inst,  0, "ld_u_gY_spIs21" }, { instr_vcpu1,  0, 0 }, { -1, 0, 0 } };
static vcpu_local_instr_attrs _sym6381 { "0000000000000000000010000000000000100000000000000000000000000100000000000000000000" , _sym6380 };

// Instruction ld_u_gX_sp_Is10
static struct adl_operand _sym6382_operands_operands[] = { {190, 0, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{238, 1, ADL_SIGNED, 0, 0, 15, ((bfd_int64_t)18446744073709551105ull-1), 511ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym6383[] = { &_sym272, 0,  (struct enum_fields *) -1,};

// Instruction ld_u_gX_sp_Is10_zero
adl_instr_attr_val _sym6384[] = { { instr_opS,  0, 0 }, { instr_inst,  0, "ld_u_gY_spIs21" }, { instr_vcpu1,  0, 0 }, { -1, 0, 0 } };
static vcpu_local_instr_attrs _sym6385 { "0000000000000000000010000000000000100000000000000000000000000100000000000000000000" , _sym6384 };

// Shorthand:  ld_u_gX_sp_Is10_zero -> ld_u_gX_sp_Is10;
static struct adl_operand _sym6386_operands[] = { {190, 0, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction ld_u_gX_sp_Is10_zero
static struct adl_operand _sym6387_operands_operands[] = { {172, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym6388[] = {
  // ld_u_gX_sp_Is10    (0)
  { "ld_u_gX_sp_Is10", 1, 3, 29, 64,  0x1, { 0x2200000,},0, "", 0, 1, 1, 0, 0, 0, _sym6386_operands,0,0,0, 0,0,&_sym6385,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym6389[] = { &_sym272,  (struct enum_fields *) -1,};

// Instruction ld_u_gZ_agX_agY_u
static vcpu_local_instr_attrs _sym6390 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Instruction ld_u_gZ_agX_agY_u
static struct adl_operand _sym6391_operands_operands[] = { {41, 0, 0, 0, 0, 8, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{45, 1, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{66, 2, ADL_REGISTER, 0, 0, 20, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 3, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym6392[] = { &_sym84, &_sym92, 0, &_sym126, &_sym346,  (struct enum_fields *) -1,};

// Instruction ld_u_gZ_agX_agY_u_minus
static vcpu_local_instr_attrs _sym6393 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  ld_u_gZ_agX_agY_u_minus -> ld_u_gZ_agX_agY_u;
static struct adl_operand _sym6394_operands[] = { {45, 1, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{66, 2, ADL_REGISTER, 0, 0, 20, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 0, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction ld_u_gZ_agX_agY_u_minus
static struct adl_operand _sym6395_operands_operands[] = { {204, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{43, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{59, 2, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym6396[] = {
  // ld_u_gZ_agX_agY_u    (0)
  { "ld_u_gZ_agX_agY_u", 1, 3, 29, 64,  0x1, { 0xca00000,},0, "", 0, 3, 3, 0, 0, 0, _sym6394_operands,0,0,0, 0,0,&_sym6393,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym6397[] = { &_sym332, &_sym88, &_sym116,  (struct enum_fields *) -1,};

// Instruction ld_u_gZ_agX_agY_u_plus
static vcpu_local_instr_attrs _sym6398 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  ld_u_gZ_agX_agY_u_plus -> ld_u_gZ_agX_agY_u;
static struct adl_operand _sym6399_operands[] = { {45, 1, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{66, 2, ADL_REGISTER, 0, 0, 20, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 0, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction ld_u_gZ_agX_agY_u_plus
static struct adl_operand _sym6400_operands_operands[] = { {204, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{43, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{59, 2, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym6401[] = {
  // ld_u_gZ_agX_agY_u    (0)
  { "ld_u_gZ_agX_agY_u", 1, 3, 29, 64,  0x1, { 0xc200000,},0, "", 0, 3, 3, 0, 0, 0, _sym6399_operands,0,0,0, 0,0,&_sym6398,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym6402[] = { &_sym332, &_sym88, &_sym116,  (struct enum_fields *) -1,};

// Instruction ld_u_gZ_agX_u_agY
static vcpu_local_instr_attrs _sym6403 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Instruction ld_u_gZ_agX_u_agY
static struct adl_operand _sym6404_operands_operands[] = { {41, 0, 0, 0, 0, 8, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{45, 1, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{66, 2, ADL_REGISTER, 0, 0, 20, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 3, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym6405[] = { &_sym84, &_sym92, 0, &_sym126, &_sym346,  (struct enum_fields *) -1,};

// Instruction ld_u_gZ_agX_u_agY_minus
static vcpu_local_instr_attrs _sym6406 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  ld_u_gZ_agX_u_agY_minus -> ld_u_gZ_agX_u_agY;
static struct adl_operand _sym6407_operands[] = { {45, 1, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{66, 2, ADL_REGISTER, 0, 0, 20, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 0, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction ld_u_gZ_agX_u_agY_minus
static struct adl_operand _sym6408_operands_operands[] = { {204, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{43, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{59, 2, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym6409[] = {
  // ld_u_gZ_agX_u_agY    (0)
  { "ld_u_gZ_agX_u_agY", 1, 3, 29, 64,  0x1, { 0xce00000,},0, "", 0, 3, 3, 0, 0, 0, _sym6407_operands,0,0,0, 0,0,&_sym6406,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym6410[] = { &_sym332, &_sym88, &_sym116,  (struct enum_fields *) -1,};

// Instruction ld_u_gZ_agX_u_agY_plus
static vcpu_local_instr_attrs _sym6411 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  ld_u_gZ_agX_u_agY_plus -> ld_u_gZ_agX_u_agY;
static struct adl_operand _sym6412_operands[] = { {45, 1, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{66, 2, ADL_REGISTER, 0, 0, 20, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 0, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction ld_u_gZ_agX_u_agY_plus
static struct adl_operand _sym6413_operands_operands[] = { {204, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{43, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{59, 2, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym6414[] = {
  // ld_u_gZ_agX_u_agY    (0)
  { "ld_u_gZ_agX_u_agY", 1, 3, 29, 64,  0x1, { 0xc600000,},0, "", 0, 3, 3, 0, 0, 0, _sym6412_operands,0,0,0, 0,0,&_sym6411,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym6415[] = { &_sym332, &_sym88, &_sym116,  (struct enum_fields *) -1,};

// Instruction ld_u_h_agX_agY
static vcpu_local_instr_attrs _sym6416 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Instruction ld_u_h_agX_agY
static struct adl_operand _sym6417_operands_operands[] = { {41, 0, 0, 0, 0, 8, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{45, 1, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{66, 2, ADL_REGISTER, 0, 0, 20, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym6418[] = { &_sym84, &_sym92, 0, &_sym126,  (struct enum_fields *) -1,};

// Instruction ld_u_h_agX_agY_minus
static vcpu_local_instr_attrs _sym6419 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  ld_u_h_agX_agY_minus -> ld_u_h_agX_agY;
static struct adl_operand _sym6420_operands[] = { {45, 0, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{66, 1, ADL_REGISTER, 0, 0, 20, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction ld_u_h_agX_agY_minus
static struct adl_operand _sym6421_operands_operands[] = { {43, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{59, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym6422[] = {
  // ld_u_h_agX_agY    (0)
  { "ld_u_h_agX_agY", 1, 3, 29, 64,  0x1, { 0xca00060,},0, "", 0, 2, 2, 0, 0, 0, _sym6420_operands,0,0,0, 0,0,&_sym6419,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym6423[] = { &_sym88, &_sym116,  (struct enum_fields *) -1,};

// Instruction ld_u_h_agX_agY_plus
static vcpu_local_instr_attrs _sym6424 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  ld_u_h_agX_agY_plus -> ld_u_h_agX_agY;
static struct adl_operand _sym6425_operands[] = { {45, 0, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{66, 1, ADL_REGISTER, 0, 0, 20, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction ld_u_h_agX_agY_plus
static struct adl_operand _sym6426_operands_operands[] = { {43, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{59, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym6427[] = {
  // ld_u_h_agX_agY    (0)
  { "ld_u_h_agX_agY", 1, 3, 29, 64,  0x1, { 0xc200060,},0, "", 0, 2, 2, 0, 0, 0, _sym6425_operands,0,0,0, 0,0,&_sym6424,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym6428[] = { &_sym88, &_sym116,  (struct enum_fields *) -1,};

// Instruction ld_u_h_agX_u_agY
static vcpu_local_instr_attrs _sym6429 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Instruction ld_u_h_agX_u_agY
static struct adl_operand _sym6430_operands_operands[] = { {41, 0, 0, 0, 0, 8, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{45, 1, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{66, 2, ADL_REGISTER, 0, 0, 20, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym6431[] = { &_sym84, &_sym92, 0, &_sym126,  (struct enum_fields *) -1,};

// Instruction ld_u_h_agX_u_agY_minus
static vcpu_local_instr_attrs _sym6432 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  ld_u_h_agX_u_agY_minus -> ld_u_h_agX_u_agY;
static struct adl_operand _sym6433_operands[] = { {45, 0, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{66, 1, ADL_REGISTER, 0, 0, 20, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction ld_u_h_agX_u_agY_minus
static struct adl_operand _sym6434_operands_operands[] = { {43, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{59, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym6435[] = {
  // ld_u_h_agX_u_agY    (0)
  { "ld_u_h_agX_u_agY", 1, 3, 29, 64,  0x1, { 0xce00060,},0, "", 0, 2, 2, 0, 0, 0, _sym6433_operands,0,0,0, 0,0,&_sym6432,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym6436[] = { &_sym88, &_sym116,  (struct enum_fields *) -1,};

// Instruction ld_u_h_agX_u_agY_plus
static vcpu_local_instr_attrs _sym6437 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  ld_u_h_agX_u_agY_plus -> ld_u_h_agX_u_agY;
static struct adl_operand _sym6438_operands[] = { {45, 0, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{66, 1, ADL_REGISTER, 0, 0, 20, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction ld_u_h_agX_u_agY_plus
static struct adl_operand _sym6439_operands_operands[] = { {43, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{59, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym6440[] = {
  // ld_u_h_agX_u_agY    (0)
  { "ld_u_h_agX_u_agY", 1, 3, 29, 64,  0x1, { 0xc600060,},0, "", 0, 2, 2, 0, 0, 0, _sym6438_operands,0,0,0, 0,0,&_sym6437,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym6441[] = { &_sym88, &_sym116,  (struct enum_fields *) -1,};

// Instruction ld_u_h_agY_Is9
static vcpu_local_instr_attrs _sym6442 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Instruction ld_u_h_agY_Is9
static struct adl_operand _sym6443_operands_operands[] = { {60, 0, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{273, 1, ADL_SIGNED, 0, 0, 16, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym6444[] = { &_sym116, 0,  (struct enum_fields *) -1,};

// Instruction ld_u_h_agY_Is9_zero
static vcpu_local_instr_attrs _sym6445 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  ld_u_h_agY_Is9_zero -> ld_u_h_agY_Is9;
static struct adl_operand _sym6446_operands[] = { {60, 0, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction ld_u_h_agY_Is9_zero
static struct adl_operand _sym6447_operands_operands[] = { {59, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym6448[] = {
  // ld_u_h_agY_Is9    (0)
  { "ld_u_h_agY_Is9", 1, 3, 29, 64,  0x1, { 0x4200060,},0, "", 0, 1, 1, 0, 0, 0, _sym6446_operands,0,0,0, 0,0,&_sym6445,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym6449[] = { &_sym116,  (struct enum_fields *) -1,};

// Instruction ld_u_h_agY_u_Is9
static vcpu_local_instr_attrs _sym6450 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Instruction ld_u_h_agY_u_Is9
static struct adl_operand _sym6451_operands_operands[] = { {60, 0, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{273, 1, ADL_SIGNED, 0, 0, 16, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym6452[] = { &_sym116, 0,  (struct enum_fields *) -1,};

// Instruction ld_u_h_agY_u_Is9_zero
static vcpu_local_instr_attrs _sym6453 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  ld_u_h_agY_u_Is9_zero -> ld_u_h_agY_u_Is9;
static struct adl_operand _sym6454_operands[] = { {60, 0, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction ld_u_h_agY_u_Is9_zero
static struct adl_operand _sym6455_operands_operands[] = { {59, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym6456[] = {
  // ld_u_h_agY_u_Is9    (0)
  { "ld_u_h_agY_u_Is9", 1, 3, 29, 64,  0x1, { 0x4600060,},0, "", 0, 1, 1, 0, 0, 0, _sym6454_operands,0,0,0, 0,0,&_sym6453,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym6457[] = { &_sym116,  (struct enum_fields *) -1,};

// Instruction ld_u_h_sp_Is10
static vcpu_local_instr_attrs _sym6458 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Instruction ld_u_h_sp_Is10
static struct adl_operand _sym6459_operands_operands[] = { {238, 0, ADL_SIGNED, 0, 0, 15, ((bfd_int64_t)18446744073709551105ull-1), 511ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym6460[] = { 0,  (struct enum_fields *) -1,};

// Instruction ld_u_h_sp_Is10_zero
static vcpu_local_instr_attrs _sym6461 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  ld_u_h_sp_Is10_zero -> ld_u_h_sp_Is10;

// Instruction ld_u_h_sp_Is10_zero
static struct adl_opcode _sym6464[] = {
  // ld_u_h_sp_Is10    (0)
  { "ld_u_h_sp_Is10", 1, 3, 29, 64,  0x1, { 0x2200060,},0, "", 0, 0, 0, 0, 0, 0, 0,0,0,0, 0,0,&_sym6461,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym6465[] = {  (struct enum_fields *) -1,};

// Instruction ld_u_x2_gZ_agX_agY_u
static vcpu_local_instr_attrs _sym6466 { "0000000000000000000100000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Instruction ld_u_x2_gZ_agX_agY_u
static struct adl_operand _sym6467_operands_operands[] = { {41, 0, 0, 0, 0, 8, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{45, 1, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{66, 2, ADL_REGISTER, 0, 0, 20, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 3, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym6468[] = { &_sym84, &_sym92, 0, &_sym126, &_sym346,  (struct enum_fields *) -1,};

// Instruction ld_u_x2_gZ_agX_agY_u_minus
static vcpu_local_instr_attrs _sym6469 { "0000000000000000000100000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  ld_u_x2_gZ_agX_agY_u_minus -> ld_u_x2_gZ_agX_agY_u;
static struct adl_operand _sym6470_operands[] = { {45, 1, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{66, 2, ADL_REGISTER, 0, 0, 20, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 0, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction ld_u_x2_gZ_agX_agY_u_minus
static struct adl_operand _sym6471_operands_operands[] = { {204, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{43, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{59, 2, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym6472[] = {
  // ld_u_x2_gZ_agX_agY_u    (0)
  { "ld_u_x2_gZ_agX_agY_u", 1, 3, 29, 64,  0x1, { 0xca01000,},0, "", 0, 3, 3, 0, 0, 0, _sym6470_operands,0,0,0, 0,0,&_sym6469,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym6473[] = { &_sym332, &_sym88, &_sym116,  (struct enum_fields *) -1,};

// Instruction ld_u_x2_gZ_agX_agY_u_plus
static vcpu_local_instr_attrs _sym6474 { "0000000000000000000100000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  ld_u_x2_gZ_agX_agY_u_plus -> ld_u_x2_gZ_agX_agY_u;
static struct adl_operand _sym6475_operands[] = { {45, 1, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{66, 2, ADL_REGISTER, 0, 0, 20, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 0, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction ld_u_x2_gZ_agX_agY_u_plus
static struct adl_operand _sym6476_operands_operands[] = { {204, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{43, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{59, 2, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym6477[] = {
  // ld_u_x2_gZ_agX_agY_u    (0)
  { "ld_u_x2_gZ_agX_agY_u", 1, 3, 29, 64,  0x1, { 0xc201000,},0, "", 0, 3, 3, 0, 0, 0, _sym6475_operands,0,0,0, 0,0,&_sym6474,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym6478[] = { &_sym332, &_sym88, &_sym116,  (struct enum_fields *) -1,};

// Instruction ld_u_x2_gZ_agX_u_agY
static vcpu_local_instr_attrs _sym6479 { "0000000000000000000100000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Instruction ld_u_x2_gZ_agX_u_agY
static struct adl_operand _sym6480_operands_operands[] = { {41, 0, 0, 0, 0, 8, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{45, 1, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{66, 2, ADL_REGISTER, 0, 0, 20, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 3, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym6481[] = { &_sym84, &_sym92, 0, &_sym126, &_sym346,  (struct enum_fields *) -1,};

// Instruction ld_u_x2_gZ_agX_u_agY_minus
static vcpu_local_instr_attrs _sym6482 { "0000000000000000000100000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  ld_u_x2_gZ_agX_u_agY_minus -> ld_u_x2_gZ_agX_u_agY;
static struct adl_operand _sym6483_operands[] = { {45, 1, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{66, 2, ADL_REGISTER, 0, 0, 20, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 0, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction ld_u_x2_gZ_agX_u_agY_minus
static struct adl_operand _sym6484_operands_operands[] = { {204, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{43, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{59, 2, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym6485[] = {
  // ld_u_x2_gZ_agX_u_agY    (0)
  { "ld_u_x2_gZ_agX_u_agY", 1, 3, 29, 64,  0x1, { 0xce01000,},0, "", 0, 3, 3, 0, 0, 0, _sym6483_operands,0,0,0, 0,0,&_sym6482,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym6486[] = { &_sym332, &_sym88, &_sym116,  (struct enum_fields *) -1,};

// Instruction ld_u_x2_gZ_agX_u_agY_plus
static vcpu_local_instr_attrs _sym6487 { "0000000000000000000100000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  ld_u_x2_gZ_agX_u_agY_plus -> ld_u_x2_gZ_agX_u_agY;
static struct adl_operand _sym6488_operands[] = { {45, 1, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{66, 2, ADL_REGISTER, 0, 0, 20, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 0, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction ld_u_x2_gZ_agX_u_agY_plus
static struct adl_operand _sym6489_operands_operands[] = { {204, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{43, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{59, 2, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym6490[] = {
  // ld_u_x2_gZ_agX_u_agY    (0)
  { "ld_u_x2_gZ_agX_u_agY", 1, 3, 29, 64,  0x1, { 0xc601000,},0, "", 0, 3, 3, 0, 0, 0, _sym6488_operands,0,0,0, 0,0,&_sym6487,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym6491[] = { &_sym332, &_sym88, &_sym116,  (struct enum_fields *) -1,};

// Instruction ld_x2_gZ_agX_agY
static vcpu_local_instr_attrs _sym6492 { "0000000000000000000100000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Instruction ld_x2_gZ_agX_agY
static struct adl_operand _sym6493_operands_operands[] = { {41, 0, 0, 0, 0, 8, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{45, 1, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{66, 2, ADL_REGISTER, 0, 0, 20, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 3, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym6494[] = { &_sym84, &_sym92, 0, &_sym126, &_sym346,  (struct enum_fields *) -1,};

// Instruction ld_x2_gZ_agX_agY_minus
static vcpu_local_instr_attrs _sym6495 { "0000000000000000000100000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  ld_x2_gZ_agX_agY_minus -> ld_x2_gZ_agX_agY;
static struct adl_operand _sym6496_operands[] = { {45, 1, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{66, 2, ADL_REGISTER, 0, 0, 20, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 0, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction ld_x2_gZ_agX_agY_minus
static struct adl_operand _sym6497_operands_operands[] = { {204, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{43, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{59, 2, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym6498[] = {
  // ld_x2_gZ_agX_agY    (0)
  { "ld_x2_gZ_agX_agY", 1, 3, 29, 64,  0x1, { 0xc801000,},0, "", 0, 3, 3, 0, 0, 0, _sym6496_operands,0,0,0, 0,0,&_sym6495,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym6499[] = { &_sym332, &_sym88, &_sym116,  (struct enum_fields *) -1,};

// Instruction ld_x2_gZ_agX_agY_plus
static vcpu_local_instr_attrs _sym6500 { "0000000000000000000100000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  ld_x2_gZ_agX_agY_plus -> ld_x2_gZ_agX_agY;
static struct adl_operand _sym6501_operands[] = { {45, 1, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{66, 2, ADL_REGISTER, 0, 0, 20, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 0, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction ld_x2_gZ_agX_agY_plus
static struct adl_operand _sym6502_operands_operands[] = { {204, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{43, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{59, 2, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym6503[] = {
  // ld_x2_gZ_agX_agY    (0)
  { "ld_x2_gZ_agX_agY", 1, 3, 29, 64,  0x1, { 0xc001000,},0, "", 0, 3, 3, 0, 0, 0, _sym6501_operands,0,0,0, 0,0,&_sym6500,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym6504[] = { &_sym332, &_sym88, &_sym116,  (struct enum_fields *) -1,};

// Instruction ldb_s_gY_agX_u_Is9
static vcpu_local_instr_attrs _sym6505 { "0000000000000000001000000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Instruction ldb_s_gY_agX_u_Is9
static struct adl_operand _sym6506_operands_operands[] = { {321, 0, 0, 0, 0, 8, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{542, 1, 0, 0, 0, 6, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 2, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{45, 3, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{273, 4, ADL_SIGNED, 0, 0, 16, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym6507[] = { &_sym348, &_sym442, &_sym332, &_sym88, 0,  (struct enum_fields *) -1,};

// Instruction ldb_s_gY_agX_u_Is9_ld
static vcpu_local_instr_attrs _sym6508 { "0000000000000000001000000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  ldb_s_gY_agX_u_Is9_ld -> ldb_s_gY_agX_u_Is9;
static struct adl_operand _sym6509_operands[] = { {45, 1, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{273, 2, ADL_SIGNED, 0, 0, 16, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 0, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction ldb_s_gY_agX_u_Is9_ld
static struct adl_operand _sym6510_operands_operands[] = { {204, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{43, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{272, 2, ADL_SIGNED, 0, 0, 0, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym6511[] = {
  // ldb_s_gY_agX_u_Is9    (0)
  { "ldb_s_gY_agX_u_Is9", 1, 3, 29, 64,  0x1, { 0xec600000,},0, "", 0, 3, 3, 0, 0, 0, _sym6509_operands,0,0,2, 0,0,&_sym6508,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym6512[] = { &_sym332, &_sym88, 0,  (struct enum_fields *) -1,};

// Instruction ldb_s_gY_agX_u_Is9_ld_line
static vcpu_local_instr_attrs _sym6513 { "0000000000000000001000000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  ldb_s_gY_agX_u_Is9_ld_line -> ldb_s_gY_agX_u_Is9;
static struct adl_operand _sym6514_operands[] = { {45, 1, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{273, 2, ADL_SIGNED, 0, 0, 16, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 0, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction ldb_s_gY_agX_u_Is9_ld_line
static struct adl_operand _sym6515_operands_operands[] = { {204, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{43, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{272, 2, ADL_SIGNED, 0, 0, 0, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym6516[] = {
  // ldb_s_gY_agX_u_Is9    (0)
  { "ldb_s_gY_agX_u_Is9", 1, 3, 29, 64,  0x1, { 0xece00000,},0, "", 0, 3, 3, 0, 0, 0, _sym6514_operands,0,0,2, 0,0,&_sym6513,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym6517[] = { &_sym332, &_sym88, 0,  (struct enum_fields *) -1,};

// Instruction ldb_s_gY_agX_u_Is9_ld_zero
static vcpu_local_instr_attrs _sym6518 { "0000000000000000001000000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  ldb_s_gY_agX_u_Is9_ld_zero -> ldb_s_gY_agX_u_Is9;
static struct adl_operand _sym6519_operands[] = { {542, 3, 0, 0, 0, 6, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{321, 0, 0, 0, 0, 8, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{45, 2, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 1, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction ldb_s_gY_agX_u_Is9_ld_zero
static struct adl_operand _sym6520_operands_operands[] = { {320, 0, 0, 0, 0, 0, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{204, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{43, 2, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{541, 3, 0, 0, 0, 0, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym6521[] = {
  // ldb_s_gY_agX_u_Is9    (0)
  { "ldb_s_gY_agX_u_Is9", 1, 3, 29, 64,  0x1, { 0xec600000,},0, "", 0, 4, 4, 0, 0, 0, _sym6519_operands,0,0,2, 0,0,&_sym6518,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym6522[] = { &_sym348, &_sym332, &_sym88, &_sym442,  (struct enum_fields *) -1,};

// Instruction ldb_s_gY_agX_u_Is9_lds
static vcpu_local_instr_attrs _sym6523 { "0000000000000000001000000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  ldb_s_gY_agX_u_Is9_lds -> ldb_s_gY_agX_u_Is9;
static struct adl_operand _sym6524_operands[] = { {45, 1, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{273, 2, ADL_SIGNED, 0, 0, 16, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 0, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction ldb_s_gY_agX_u_Is9_lds
static struct adl_operand _sym6525_operands_operands[] = { {204, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{43, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{272, 2, ADL_SIGNED, 0, 0, 0, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym6526[] = {
  // ldb_s_gY_agX_u_Is9    (0)
  { "ldb_s_gY_agX_u_Is9", 1, 3, 29, 64,  0x1, { 0xee600000,},0, "", 0, 3, 3, 0, 0, 0, _sym6524_operands,0,0,2, 0,0,&_sym6523,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym6527[] = { &_sym332, &_sym88, 0,  (struct enum_fields *) -1,};

// Instruction ldb_s_gY_agX_u_Is9_lds_line
static vcpu_local_instr_attrs _sym6528 { "0000000000000000001000000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  ldb_s_gY_agX_u_Is9_lds_line -> ldb_s_gY_agX_u_Is9;
static struct adl_operand _sym6529_operands[] = { {45, 1, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{273, 2, ADL_SIGNED, 0, 0, 16, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 0, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction ldb_s_gY_agX_u_Is9_lds_line
static struct adl_operand _sym6530_operands_operands[] = { {204, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{43, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{272, 2, ADL_SIGNED, 0, 0, 0, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym6531[] = {
  // ldb_s_gY_agX_u_Is9    (0)
  { "ldb_s_gY_agX_u_Is9", 1, 3, 29, 64,  0x1, { 0xeee00000,},0, "", 0, 3, 3, 0, 0, 0, _sym6529_operands,0,0,2, 0,0,&_sym6528,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym6532[] = { &_sym332, &_sym88, 0,  (struct enum_fields *) -1,};

// Instruction ldb_s_gY_agX_u_Is9_line0_wide_imm_ld
adl_instr_attr_val _sym6533[] = { { instr_opS,  0, 0 }, { instr_inst,  0, "ldb_gY_agX_Is18" }, { instr_vcpu3,  0, 0 }, { -1, 0, 0 } };
static vcpu_local_instr_attrs _sym6534 { "0000000000000000001000000000000000100000000000000000000000000100000000000000000000" , _sym6533 };

// Shorthand:  ldb_s_gY_agX_u_Is9_line0_wide_imm_ld -> ldb_s_gY_agX_u_Is9;
static struct adl_operand _sym6535_operands[] = { {45, 1, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{273, 2, ADL_SIGNED, 0, 0, 16, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 0, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction ldb_s_gY_agX_u_Is9_line0_wide_imm_ld
static struct adl_operand _sym6536_operands_operands[] = { {204, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{43, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{272, 2, ADL_SIGNED, 0, 0, 0, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym6537[] = {
  // ldb_s_gY_agX_u_Is9    (0)
  { "ldb_s_gY_agX_u_Is9", 1, 3, 29, 64,  0x1, { 0xec600000,},0, "", 0, 3, 3, 0, 0, 0, _sym6535_operands,0,0,2, 0,0,&_sym6534,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym6538[] = { &_sym332, &_sym88, 0,  (struct enum_fields *) -1,};

// Instruction ldb_s_gY_agX_u_Is9_line0_wide_imm_lds
adl_instr_attr_val _sym6539[] = { { instr_opS,  0, 0 }, { instr_inst,  0, "ldb_s_gY_agX_Is18" }, { instr_vcpu3,  0, 0 }, { -1, 0, 0 } };
static vcpu_local_instr_attrs _sym6540 { "0000000000000000001000000000000000100000000000000000000000000100000000000000000000" , _sym6539 };

// Shorthand:  ldb_s_gY_agX_u_Is9_line0_wide_imm_lds -> ldb_s_gY_agX_u_Is9;
static struct adl_operand _sym6541_operands[] = { {45, 1, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{273, 2, ADL_SIGNED, 0, 0, 16, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 0, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction ldb_s_gY_agX_u_Is9_line0_wide_imm_lds
static struct adl_operand _sym6542_operands_operands[] = { {204, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{43, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{272, 2, ADL_SIGNED, 0, 0, 0, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym6543[] = {
  // ldb_s_gY_agX_u_Is9    (0)
  { "ldb_s_gY_agX_u_Is9", 1, 3, 29, 64,  0x1, { 0xee600000,},0, "", 0, 3, 3, 0, 0, 0, _sym6541_operands,0,0,2, 0,0,&_sym6540,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym6544[] = { &_sym332, &_sym88, 0,  (struct enum_fields *) -1,};

// Instruction ldb_s_gY_agX_u_Is9_line1_wide_imm_ld
adl_instr_attr_val _sym6545[] = { { instr_opS,  0, 0 }, { instr_inst,  0, "ldb_gY_agX_Is18" }, { instr_vcpu3,  0, 0 }, { -1, 0, 0 } };
static vcpu_local_instr_attrs _sym6546 { "0000000000000000001000000000000000100000000000000000000000000100000000000000000000" , _sym6545 };

// Shorthand:  ldb_s_gY_agX_u_Is9_line1_wide_imm_ld -> ldb_s_gY_agX_u_Is9;
static struct adl_operand _sym6547_operands[] = { {45, 1, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{273, 2, ADL_SIGNED, 9, 0, 16, ((bfd_int64_t)18446744073709486081ull-1), 65535ull, 0x1ffull, 0, 0, 0, 0, 0,-1,-1,0},{211, 0, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction ldb_s_gY_agX_u_Is9_line1_wide_imm_ld
static struct adl_operand _sym6548_operands_operands[] = { {204, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{43, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{278, 2, ADL_SIGNED, 9, 0, 0, ((bfd_int64_t)18446744073709486081ull-1), 65535ull, 0x1ffull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym6549[] = {
  // ldb_s_gY_agX_u_Is9    (0)
  { "ldb_s_gY_agX_u_Is9", 1, 3, 29, 64,  0x1, { 0xece00000,},0, "", 0, 3, 3, 0, 0, 0, _sym6547_operands,0,0,2, 0,0,&_sym6546,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym6550[] = { &_sym332, &_sym88, 0,  (struct enum_fields *) -1,};

// Instruction ldb_s_gY_agX_u_Is9_line1_wide_imm_lds
adl_instr_attr_val _sym6551[] = { { instr_opS,  0, 0 }, { instr_inst,  0, "ldb_s_gY_agX_Is18" }, { instr_vcpu3,  0, 0 }, { -1, 0, 0 } };
static vcpu_local_instr_attrs _sym6552 { "0000000000000000001000000000000000100000000000000000000000000100000000000000000000" , _sym6551 };

// Shorthand:  ldb_s_gY_agX_u_Is9_line1_wide_imm_lds -> ldb_s_gY_agX_u_Is9;
static struct adl_operand _sym6553_operands[] = { {45, 1, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{273, 2, ADL_SIGNED, 9, 0, 16, ((bfd_int64_t)18446744073709486081ull-1), 65535ull, 0x1ffull, 0, 0, 0, 0, 0,-1,-1,0},{211, 0, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction ldb_s_gY_agX_u_Is9_line1_wide_imm_lds
static struct adl_operand _sym6554_operands_operands[] = { {204, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{43, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{278, 2, ADL_SIGNED, 9, 0, 0, ((bfd_int64_t)18446744073709486081ull-1), 65535ull, 0x1ffull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym6555[] = {
  // ldb_s_gY_agX_u_Is9    (0)
  { "ldb_s_gY_agX_u_Is9", 1, 3, 29, 64,  0x1, { 0xeee00000,},0, "", 0, 3, 3, 0, 0, 0, _sym6553_operands,0,0,2, 0,0,&_sym6552,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym6556[] = { &_sym332, &_sym88, 0,  (struct enum_fields *) -1,};

// Instruction ldb_s_gY_agX_u_Is9_wide_imm
static vcpu_local_instr_attrs _sym6557 { "0000000000000000011000000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  ldb_s_gY_agX_u_Is9_wide_imm -> ldb_s_gY_agX_u_Is9;

static bfd_uint64_t _sym6559_modifier (const expressionS *operands, unsigned __cia ATTRIBUTE_UNUSED) { return im17s2line ( ((int)(((operands[3].X_add_number) & (1 << 16)) ? ((operands[3].X_add_number)- (1 << 17)):(operands[3].X_add_number))) , 9 ); }

static int _sym6559_mod_indices[] = { 3,  -1 };

static bfd_uint64_t _sym6560_modifier (const expressionS *operands, unsigned __cia ATTRIBUTE_UNUSED) { return im17s2imXs ( ((int)(((operands[3].X_add_number) & (1 << 16)) ? ((operands[3].X_add_number)- (1 << 17)):(operands[3].X_add_number))) , 9 ); }

static int _sym6560_mod_indices[] = { 3,  -1 };
static struct adl_operand _sym6558_operands[] = { {542, 0, 0, 0, 0, 6, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{321, -1, 0, 0, 0, 0, 0, 0, 0, _sym6559_modifier, _sym6559_mod_indices, 0, 0,0, -1,-1,0},{45, 2, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{273, -1, 0, 0, 0, 0, 0, 0, 0, _sym6560_modifier, _sym6560_mod_indices, 0, 0,0, -1,-1,0},{211, 1, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction ldb_s_gY_agX_u_Is9_wide_imm
static struct adl_operand _sym6561_operands_operands[] = { {541, 0, 0, 0, 0, 0, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{204, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{43, 2, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{256, 3, ADL_SIGNED, 0, 0, 0, ((bfd_int64_t)18446744073709486081ull-1), 65535ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym6562[] = {
  // ldb_s_gY_agX_u_Is9    (0)
  { "ldb_s_gY_agX_u_Is9", 1, 3, 29, 64,  0x1, { 0xec600000,},0, "", 0, 5, 5, 0, 1, 0, _sym6558_operands,0,0,2, 0,0,&_sym6557,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym6563[] = { &_sym442, &_sym332, &_sym88, 0,  (struct enum_fields *) -1,};

// Instruction ldb_s_gY_agX_u_Is9_zero
static vcpu_local_instr_attrs _sym6564 { "0000000000000000001000000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  ldb_s_gY_agX_u_Is9_zero -> ldb_s_gY_agX_u_Is9;
static struct adl_operand _sym6565_operands[] = { {542, 3, 0, 0, 0, 6, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{321, 0, 0, 0, 0, 8, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{45, 2, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 1, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction ldb_s_gY_agX_u_Is9_zero
static struct adl_operand _sym6566_operands_operands[] = { {320, 0, 0, 0, 0, 0, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{204, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{43, 2, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{541, 3, 0, 0, 0, 0, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym6567[] = {
  // ldb_s_gY_agX_u_Is9    (0)
  { "ldb_s_gY_agX_u_Is9", 1, 3, 29, 64,  0x1, { 0xec600000,},0, "", 0, 4, 4, 0, 0, 0, _sym6565_operands,0,0,2, 0,0,&_sym6564,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym6568[] = { &_sym348, &_sym332, &_sym88, &_sym442,  (struct enum_fields *) -1,};

// Instruction ldb_s_gZ_agX_Is9
static vcpu_local_instr_attrs _sym6569 { "0000000000000000001000000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Instruction ldb_s_gZ_agX_Is9
static struct adl_operand _sym6570_operands_operands[] = { {321, 0, 0, 0, 0, 8, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{542, 1, 0, 0, 0, 6, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 2, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{45, 3, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{273, 4, ADL_SIGNED, 0, 0, 16, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym6571[] = { &_sym348, &_sym442, &_sym332, &_sym88, 0,  (struct enum_fields *) -1,};

// Instruction ldb_s_gZ_agX_Is9_ld
static vcpu_local_instr_attrs _sym6572 { "0000000000000000001000000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  ldb_s_gZ_agX_Is9_ld -> ldb_s_gZ_agX_Is9;
static struct adl_operand _sym6573_operands[] = { {45, 1, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{273, 2, ADL_SIGNED, 0, 0, 16, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 0, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction ldb_s_gZ_agX_Is9_ld
static struct adl_operand _sym6574_operands_operands[] = { {204, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{43, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{272, 2, ADL_SIGNED, 0, 0, 0, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym6575[] = {
  // ldb_s_gZ_agX_Is9    (0)
  { "ldb_s_gZ_agX_Is9", 1, 3, 29, 64,  0x1, { 0xec000000,},0, "", 0, 3, 3, 0, 0, 0, _sym6573_operands,0,0,2, 0,0,&_sym6572,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym6576[] = { &_sym332, &_sym88, 0,  (struct enum_fields *) -1,};

// Instruction ldb_s_gZ_agX_Is9_ld_line
static vcpu_local_instr_attrs _sym6577 { "0000000000000000001000000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  ldb_s_gZ_agX_Is9_ld_line -> ldb_s_gZ_agX_Is9;
static struct adl_operand _sym6578_operands[] = { {45, 1, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{273, 2, ADL_SIGNED, 0, 0, 16, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 0, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction ldb_s_gZ_agX_Is9_ld_line
static struct adl_operand _sym6579_operands_operands[] = { {204, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{43, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{272, 2, ADL_SIGNED, 0, 0, 0, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym6580[] = {
  // ldb_s_gZ_agX_Is9    (0)
  { "ldb_s_gZ_agX_Is9", 1, 3, 29, 64,  0x1, { 0xec800000,},0, "", 0, 3, 3, 0, 0, 0, _sym6578_operands,0,0,2, 0,0,&_sym6577,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym6581[] = { &_sym332, &_sym88, 0,  (struct enum_fields *) -1,};

// Instruction ldb_s_gZ_agX_Is9_ld_zero
static vcpu_local_instr_attrs _sym6582 { "0000000000000000001000000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  ldb_s_gZ_agX_Is9_ld_zero -> ldb_s_gZ_agX_Is9;
static struct adl_operand _sym6583_operands[] = { {542, 3, 0, 0, 0, 6, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{321, 0, 0, 0, 0, 8, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{45, 2, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 1, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction ldb_s_gZ_agX_Is9_ld_zero
static struct adl_operand _sym6584_operands_operands[] = { {320, 0, 0, 0, 0, 0, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{204, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{43, 2, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{541, 3, 0, 0, 0, 0, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym6585[] = {
  // ldb_s_gZ_agX_Is9    (0)
  { "ldb_s_gZ_agX_Is9", 1, 3, 29, 64,  0x1, { 0xec000000,},0, "", 0, 4, 4, 0, 0, 0, _sym6583_operands,0,0,2, 0,0,&_sym6582,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym6586[] = { &_sym348, &_sym332, &_sym88, &_sym442,  (struct enum_fields *) -1,};

// Instruction ldb_s_gZ_agX_Is9_lds
static vcpu_local_instr_attrs _sym6587 { "0000000000000000001000000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  ldb_s_gZ_agX_Is9_lds -> ldb_s_gZ_agX_Is9;
static struct adl_operand _sym6588_operands[] = { {45, 1, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{273, 2, ADL_SIGNED, 0, 0, 16, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 0, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction ldb_s_gZ_agX_Is9_lds
static struct adl_operand _sym6589_operands_operands[] = { {204, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{43, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{272, 2, ADL_SIGNED, 0, 0, 0, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym6590[] = {
  // ldb_s_gZ_agX_Is9    (0)
  { "ldb_s_gZ_agX_Is9", 1, 3, 29, 64,  0x1, { 0xee000000,},0, "", 0, 3, 3, 0, 0, 0, _sym6588_operands,0,0,2, 0,0,&_sym6587,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym6591[] = { &_sym332, &_sym88, 0,  (struct enum_fields *) -1,};

// Instruction ldb_s_gZ_agX_Is9_lds_line
static vcpu_local_instr_attrs _sym6592 { "0000000000000000001000000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  ldb_s_gZ_agX_Is9_lds_line -> ldb_s_gZ_agX_Is9;
static struct adl_operand _sym6593_operands[] = { {45, 1, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{273, 2, ADL_SIGNED, 0, 0, 16, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 0, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction ldb_s_gZ_agX_Is9_lds_line
static struct adl_operand _sym6594_operands_operands[] = { {204, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{43, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{272, 2, ADL_SIGNED, 0, 0, 0, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym6595[] = {
  // ldb_s_gZ_agX_Is9    (0)
  { "ldb_s_gZ_agX_Is9", 1, 3, 29, 64,  0x1, { 0xee800000,},0, "", 0, 3, 3, 0, 0, 0, _sym6593_operands,0,0,2, 0,0,&_sym6592,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym6596[] = { &_sym332, &_sym88, 0,  (struct enum_fields *) -1,};

// Instruction ldb_s_gZ_agX_Is9_line0_wide_imm_ld
adl_instr_attr_val _sym6597[] = { { instr_opS,  0, 0 }, { instr_inst,  0, "ldb_gY_agXIs18" }, { instr_vcpu3,  0, 0 }, { -1, 0, 0 } };
static vcpu_local_instr_attrs _sym6598 { "0000000000000000001000000000000000100000000000000000000000000100000000000000000000" , _sym6597 };

// Shorthand:  ldb_s_gZ_agX_Is9_line0_wide_imm_ld -> ldb_s_gZ_agX_Is9;
static struct adl_operand _sym6599_operands[] = { {45, 1, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{273, 2, ADL_SIGNED, 0, 0, 16, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 0, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction ldb_s_gZ_agX_Is9_line0_wide_imm_ld
static struct adl_operand _sym6600_operands_operands[] = { {204, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{43, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{272, 2, ADL_SIGNED, 0, 0, 0, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym6601[] = {
  // ldb_s_gZ_agX_Is9    (0)
  { "ldb_s_gZ_agX_Is9", 1, 3, 29, 64,  0x1, { 0xec000000,},0, "", 0, 3, 3, 0, 0, 0, _sym6599_operands,0,0,2, 0,0,&_sym6598,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym6602[] = { &_sym332, &_sym88, 0,  (struct enum_fields *) -1,};

// Instruction ldb_s_gZ_agX_Is9_line0_wide_imm_lds
adl_instr_attr_val _sym6603[] = { { instr_opS,  0, 0 }, { instr_inst,  0, "ldb_s_gY_agXIs18" }, { instr_vcpu3,  0, 0 }, { -1, 0, 0 } };
static vcpu_local_instr_attrs _sym6604 { "0000000000000000001000000000000000100000000000000000000000000100000000000000000000" , _sym6603 };

// Shorthand:  ldb_s_gZ_agX_Is9_line0_wide_imm_lds -> ldb_s_gZ_agX_Is9;
static struct adl_operand _sym6605_operands[] = { {45, 1, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{273, 2, ADL_SIGNED, 0, 0, 16, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 0, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction ldb_s_gZ_agX_Is9_line0_wide_imm_lds
static struct adl_operand _sym6606_operands_operands[] = { {204, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{43, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{272, 2, ADL_SIGNED, 0, 0, 0, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym6607[] = {
  // ldb_s_gZ_agX_Is9    (0)
  { "ldb_s_gZ_agX_Is9", 1, 3, 29, 64,  0x1, { 0xee000000,},0, "", 0, 3, 3, 0, 0, 0, _sym6605_operands,0,0,2, 0,0,&_sym6604,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym6608[] = { &_sym332, &_sym88, 0,  (struct enum_fields *) -1,};

// Instruction ldb_s_gZ_agX_Is9_line1_wide_imm_ld
adl_instr_attr_val _sym6609[] = { { instr_opS,  0, 0 }, { instr_inst,  0, "ldb_gY_agXIs18" }, { instr_vcpu3,  0, 0 }, { -1, 0, 0 } };
static vcpu_local_instr_attrs _sym6610 { "0000000000000000001000000000000000100000000000000000000000000100000000000000000000" , _sym6609 };

// Shorthand:  ldb_s_gZ_agX_Is9_line1_wide_imm_ld -> ldb_s_gZ_agX_Is9;
static struct adl_operand _sym6611_operands[] = { {45, 1, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{273, 2, ADL_SIGNED, 9, 0, 16, ((bfd_int64_t)18446744073709486081ull-1), 65535ull, 0x1ffull, 0, 0, 0, 0, 0,-1,-1,0},{211, 0, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction ldb_s_gZ_agX_Is9_line1_wide_imm_ld
static struct adl_operand _sym6612_operands_operands[] = { {204, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{43, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{278, 2, ADL_SIGNED, 9, 0, 0, ((bfd_int64_t)18446744073709486081ull-1), 65535ull, 0x1ffull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym6613[] = {
  // ldb_s_gZ_agX_Is9    (0)
  { "ldb_s_gZ_agX_Is9", 1, 3, 29, 64,  0x1, { 0xec800000,},0, "", 0, 3, 3, 0, 0, 0, _sym6611_operands,0,0,2, 0,0,&_sym6610,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym6614[] = { &_sym332, &_sym88, 0,  (struct enum_fields *) -1,};

// Instruction ldb_s_gZ_agX_Is9_line1_wide_imm_lds
adl_instr_attr_val _sym6615[] = { { instr_opS,  0, 0 }, { instr_inst,  0, "ldb_s_gY_agXIs18" }, { instr_vcpu3,  0, 0 }, { -1, 0, 0 } };
static vcpu_local_instr_attrs _sym6616 { "0000000000000000001000000000000000100000000000000000000000000100000000000000000000" , _sym6615 };

// Shorthand:  ldb_s_gZ_agX_Is9_line1_wide_imm_lds -> ldb_s_gZ_agX_Is9;
static struct adl_operand _sym6617_operands[] = { {45, 1, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{273, 2, ADL_SIGNED, 9, 0, 16, ((bfd_int64_t)18446744073709486081ull-1), 65535ull, 0x1ffull, 0, 0, 0, 0, 0,-1,-1,0},{211, 0, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction ldb_s_gZ_agX_Is9_line1_wide_imm_lds
static struct adl_operand _sym6618_operands_operands[] = { {204, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{43, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{278, 2, ADL_SIGNED, 9, 0, 0, ((bfd_int64_t)18446744073709486081ull-1), 65535ull, 0x1ffull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym6619[] = {
  // ldb_s_gZ_agX_Is9    (0)
  { "ldb_s_gZ_agX_Is9", 1, 3, 29, 64,  0x1, { 0xee800000,},0, "", 0, 3, 3, 0, 0, 0, _sym6617_operands,0,0,2, 0,0,&_sym6616,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym6620[] = { &_sym332, &_sym88, 0,  (struct enum_fields *) -1,};

// Instruction ldb_s_gZ_agX_Is9_wide_imm
static vcpu_local_instr_attrs _sym6621 { "0000000000000000011000000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  ldb_s_gZ_agX_Is9_wide_imm -> ldb_s_gZ_agX_Is9;

static bfd_uint64_t _sym6623_modifier (const expressionS *operands, unsigned __cia ATTRIBUTE_UNUSED) { return im17s2line ( ((int)(((operands[3].X_add_number) & (1 << 16)) ? ((operands[3].X_add_number)- (1 << 17)):(operands[3].X_add_number))) , 9 ); }

static int _sym6623_mod_indices[] = { 3,  -1 };

static bfd_uint64_t _sym6624_modifier (const expressionS *operands, unsigned __cia ATTRIBUTE_UNUSED) { return im17s2imXs ( ((int)(((operands[3].X_add_number) & (1 << 16)) ? ((operands[3].X_add_number)- (1 << 17)):(operands[3].X_add_number))) , 9 ); }

static int _sym6624_mod_indices[] = { 3,  -1 };
static struct adl_operand _sym6622_operands[] = { {542, 0, 0, 0, 0, 6, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{321, -1, 0, 0, 0, 0, 0, 0, 0, _sym6623_modifier, _sym6623_mod_indices, 0, 0,0, -1,-1,0},{45, 2, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{273, -1, 0, 0, 0, 0, 0, 0, 0, _sym6624_modifier, _sym6624_mod_indices, 0, 0,0, -1,-1,0},{211, 1, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction ldb_s_gZ_agX_Is9_wide_imm
static struct adl_operand _sym6625_operands_operands[] = { {541, 0, 0, 0, 0, 0, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{204, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{43, 2, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{256, 3, ADL_SIGNED, 0, 0, 0, ((bfd_int64_t)18446744073709486081ull-1), 65535ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym6626[] = {
  // ldb_s_gZ_agX_Is9    (0)
  { "ldb_s_gZ_agX_Is9", 1, 3, 29, 64,  0x1, { 0xec000000,},0, "", 0, 5, 5, 0, 1, 0, _sym6622_operands,0,0,2, 0,0,&_sym6621,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym6627[] = { &_sym442, &_sym332, &_sym88, 0,  (struct enum_fields *) -1,};

// Instruction ldb_s_gZ_agX_Is9_zero
static vcpu_local_instr_attrs _sym6628 { "0000000000000000001000000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  ldb_s_gZ_agX_Is9_zero -> ldb_s_gZ_agX_Is9;
static struct adl_operand _sym6629_operands[] = { {542, 3, 0, 0, 0, 6, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{321, 0, 0, 0, 0, 8, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{45, 2, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 1, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction ldb_s_gZ_agX_Is9_zero
static struct adl_operand _sym6630_operands_operands[] = { {320, 0, 0, 0, 0, 0, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{204, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{43, 2, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{541, 3, 0, 0, 0, 0, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym6631[] = {
  // ldb_s_gZ_agX_Is9    (0)
  { "ldb_s_gZ_agX_Is9", 1, 3, 29, 64,  0x1, { 0xec000000,},0, "", 0, 4, 4, 0, 0, 0, _sym6629_operands,0,0,2, 0,0,&_sym6628,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym6632[] = { &_sym348, &_sym332, &_sym88, &_sym442,  (struct enum_fields *) -1,};

// Instruction ldb_s_gZ_agX_agY
static vcpu_local_instr_attrs _sym6633 { "0000000000000000001000000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Instruction ldb_s_gZ_agX_agY
static struct adl_operand _sym6634_operands_operands[] = { {542, 0, 0, 0, 0, 6, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{41, 1, 0, 0, 0, 8, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{45, 2, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{66, 3, ADL_REGISTER, 0, 0, 20, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 4, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym6635[] = { &_sym444, &_sym84, &_sym92, 0, &_sym126, &_sym346,  (struct enum_fields *) -1,};

// Instruction ldb_s_gZ_agX_agY_add
static vcpu_local_instr_attrs _sym6636 { "0000000000000000001000000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  ldb_s_gZ_agX_agY_add -> ldb_s_gZ_agX_agY;
static struct adl_operand _sym6637_operands[] = { {542, 0, 0, 0, 0, 6, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{45, 2, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{66, 3, ADL_REGISTER, 0, 0, 20, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 1, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction ldb_s_gZ_agX_agY_add
static struct adl_operand _sym6638_operands_operands[] = { {541, 0, 0, 0, 0, 0, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{204, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{43, 2, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{59, 3, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym6639[] = {
  // ldb_s_gZ_agX_agY    (0)
  { "ldb_s_gZ_agX_agY", 1, 3, 29, 64,  0x1, { 0xfc000000,},0, "", 0, 4, 4, 0, 1, 0, _sym6637_operands,0,0,0, 0,0,&_sym6636,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym6640[] = { &_sym442, &_sym332, &_sym88, &_sym116,  (struct enum_fields *) -1,};

// Instruction ldb_s_gZ_agX_agY_subtract
static vcpu_local_instr_attrs _sym6641 { "0000000000000000001000000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  ldb_s_gZ_agX_agY_subtract -> ldb_s_gZ_agX_agY;
static struct adl_operand _sym6642_operands[] = { {542, 0, 0, 0, 0, 6, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{45, 2, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{66, 3, ADL_REGISTER, 0, 0, 20, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 1, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction ldb_s_gZ_agX_agY_subtract
static struct adl_operand _sym6643_operands_operands[] = { {541, 0, 0, 0, 0, 0, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{204, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{43, 2, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{59, 3, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym6644[] = {
  // ldb_s_gZ_agX_agY    (0)
  { "ldb_s_gZ_agX_agY", 1, 3, 29, 64,  0x1, { 0xfc800000,},0, "", 0, 4, 4, 0, 1, 0, _sym6642_operands,0,0,0, 0,0,&_sym6641,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym6645[] = { &_sym442, &_sym332, &_sym88, &_sym116,  (struct enum_fields *) -1,};

// Instruction ldb_u_s_gY_agX_Is9
static vcpu_local_instr_attrs _sym6646 { "0000000000000000001000000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Instruction ldb_u_s_gY_agX_Is9
static struct adl_operand _sym6647_operands_operands[] = { {321, 0, 0, 0, 0, 8, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{542, 1, 0, 0, 0, 6, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 2, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{45, 3, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{273, 4, ADL_SIGNED, 0, 0, 16, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym6648[] = { &_sym348, &_sym442, &_sym332, &_sym88, 0,  (struct enum_fields *) -1,};

// Instruction ldb_u_s_gY_agX_Is9_ld
static vcpu_local_instr_attrs _sym6649 { "0000000000000000001000000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  ldb_u_s_gY_agX_Is9_ld -> ldb_u_s_gY_agX_Is9;
static struct adl_operand _sym6650_operands[] = { {45, 1, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{273, 2, ADL_SIGNED, 0, 0, 16, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 0, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction ldb_u_s_gY_agX_Is9_ld
static struct adl_operand _sym6651_operands_operands[] = { {204, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{43, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{272, 2, ADL_SIGNED, 0, 0, 0, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym6652[] = {
  // ldb_u_s_gY_agX_Is9    (0)
  { "ldb_u_s_gY_agX_Is9", 1, 3, 29, 64,  0x1, { 0xec200000,},0, "", 0, 3, 3, 0, 0, 0, _sym6650_operands,0,0,2, 0,0,&_sym6649,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym6653[] = { &_sym332, &_sym88, 0,  (struct enum_fields *) -1,};

// Instruction ldb_u_s_gY_agX_Is9_ld_line
static vcpu_local_instr_attrs _sym6654 { "0000000000000000001000000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  ldb_u_s_gY_agX_Is9_ld_line -> ldb_u_s_gY_agX_Is9;
static struct adl_operand _sym6655_operands[] = { {45, 1, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{273, 2, ADL_SIGNED, 0, 0, 16, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 0, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction ldb_u_s_gY_agX_Is9_ld_line
static struct adl_operand _sym6656_operands_operands[] = { {204, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{43, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{272, 2, ADL_SIGNED, 0, 0, 0, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym6657[] = {
  // ldb_u_s_gY_agX_Is9    (0)
  { "ldb_u_s_gY_agX_Is9", 1, 3, 29, 64,  0x1, { 0xeca00000,},0, "", 0, 3, 3, 0, 0, 0, _sym6655_operands,0,0,2, 0,0,&_sym6654,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym6658[] = { &_sym332, &_sym88, 0,  (struct enum_fields *) -1,};

// Instruction ldb_u_s_gY_agX_Is9_ld_zero
static vcpu_local_instr_attrs _sym6659 { "0000000000000000001000000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  ldb_u_s_gY_agX_Is9_ld_zero -> ldb_u_s_gY_agX_Is9;
static struct adl_operand _sym6660_operands[] = { {542, 3, 0, 0, 0, 6, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{321, 0, 0, 0, 0, 8, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{45, 2, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 1, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction ldb_u_s_gY_agX_Is9_ld_zero
static struct adl_operand _sym6661_operands_operands[] = { {320, 0, 0, 0, 0, 0, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{204, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{43, 2, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{541, 3, 0, 0, 0, 0, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym6662[] = {
  // ldb_u_s_gY_agX_Is9    (0)
  { "ldb_u_s_gY_agX_Is9", 1, 3, 29, 64,  0x1, { 0xec200000,},0, "", 0, 4, 4, 0, 0, 0, _sym6660_operands,0,0,2, 0,0,&_sym6659,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym6663[] = { &_sym348, &_sym332, &_sym88, &_sym442,  (struct enum_fields *) -1,};

// Instruction ldb_u_s_gY_agX_Is9_lds
static vcpu_local_instr_attrs _sym6664 { "0000000000000000001000000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  ldb_u_s_gY_agX_Is9_lds -> ldb_u_s_gY_agX_Is9;
static struct adl_operand _sym6665_operands[] = { {45, 1, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{273, 2, ADL_SIGNED, 0, 0, 16, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 0, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction ldb_u_s_gY_agX_Is9_lds
static struct adl_operand _sym6666_operands_operands[] = { {204, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{43, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{272, 2, ADL_SIGNED, 0, 0, 0, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym6667[] = {
  // ldb_u_s_gY_agX_Is9    (0)
  { "ldb_u_s_gY_agX_Is9", 1, 3, 29, 64,  0x1, { 0xee200000,},0, "", 0, 3, 3, 0, 0, 0, _sym6665_operands,0,0,2, 0,0,&_sym6664,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym6668[] = { &_sym332, &_sym88, 0,  (struct enum_fields *) -1,};

// Instruction ldb_u_s_gY_agX_Is9_lds_line
static vcpu_local_instr_attrs _sym6669 { "0000000000000000001000000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  ldb_u_s_gY_agX_Is9_lds_line -> ldb_u_s_gY_agX_Is9;
static struct adl_operand _sym6670_operands[] = { {45, 1, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{273, 2, ADL_SIGNED, 0, 0, 16, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 0, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction ldb_u_s_gY_agX_Is9_lds_line
static struct adl_operand _sym6671_operands_operands[] = { {204, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{43, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{272, 2, ADL_SIGNED, 0, 0, 0, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym6672[] = {
  // ldb_u_s_gY_agX_Is9    (0)
  { "ldb_u_s_gY_agX_Is9", 1, 3, 29, 64,  0x1, { 0xeea00000,},0, "", 0, 3, 3, 0, 0, 0, _sym6670_operands,0,0,2, 0,0,&_sym6669,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym6673[] = { &_sym332, &_sym88, 0,  (struct enum_fields *) -1,};

// Instruction ldb_u_s_gY_agX_Is9_line0_wide_imm_ld
adl_instr_attr_val _sym6674[] = { { instr_opS,  0, 0 }, { instr_inst,  0, "ldb_u_gY_agXIs18" }, { instr_vcpu3,  0, 0 }, { -1, 0, 0 } };
static vcpu_local_instr_attrs _sym6675 { "0000000000000000001000000000000000100000000000000000000000000100000000000000000000" , _sym6674 };

// Shorthand:  ldb_u_s_gY_agX_Is9_line0_wide_imm_ld -> ldb_u_s_gY_agX_Is9;
static struct adl_operand _sym6676_operands[] = { {45, 1, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{273, 2, ADL_SIGNED, 0, 0, 16, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 0, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction ldb_u_s_gY_agX_Is9_line0_wide_imm_ld
static struct adl_operand _sym6677_operands_operands[] = { {204, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{43, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{272, 2, ADL_SIGNED, 0, 0, 0, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym6678[] = {
  // ldb_u_s_gY_agX_Is9    (0)
  { "ldb_u_s_gY_agX_Is9", 1, 3, 29, 64,  0x1, { 0xec200000,},0, "", 0, 3, 3, 0, 0, 0, _sym6676_operands,0,0,2, 0,0,&_sym6675,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym6679[] = { &_sym332, &_sym88, 0,  (struct enum_fields *) -1,};

// Instruction ldb_u_s_gY_agX_Is9_line0_wide_imm_lds
adl_instr_attr_val _sym6680[] = { { instr_opS,  0, 0 }, { instr_inst,  0, "ldb_u_s_gY_agXIs18" }, { instr_vcpu3,  0, 0 }, { -1, 0, 0 } };
static vcpu_local_instr_attrs _sym6681 { "0000000000000000001000000000000000100000000000000000000000000100000000000000000000" , _sym6680 };

// Shorthand:  ldb_u_s_gY_agX_Is9_line0_wide_imm_lds -> ldb_u_s_gY_agX_Is9;
static struct adl_operand _sym6682_operands[] = { {45, 1, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{273, 2, ADL_SIGNED, 0, 0, 16, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 0, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction ldb_u_s_gY_agX_Is9_line0_wide_imm_lds
static struct adl_operand _sym6683_operands_operands[] = { {204, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{43, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{272, 2, ADL_SIGNED, 0, 0, 0, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym6684[] = {
  // ldb_u_s_gY_agX_Is9    (0)
  { "ldb_u_s_gY_agX_Is9", 1, 3, 29, 64,  0x1, { 0xee200000,},0, "", 0, 3, 3, 0, 0, 0, _sym6682_operands,0,0,2, 0,0,&_sym6681,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym6685[] = { &_sym332, &_sym88, 0,  (struct enum_fields *) -1,};

// Instruction ldb_u_s_gY_agX_Is9_line1_wide_imm_ld
adl_instr_attr_val _sym6686[] = { { instr_opS,  0, 0 }, { instr_inst,  0, "ldb_u_gY_agXIs18" }, { instr_vcpu3,  0, 0 }, { -1, 0, 0 } };
static vcpu_local_instr_attrs _sym6687 { "0000000000000000001000000000000000100000000000000000000000000100000000000000000000" , _sym6686 };

// Shorthand:  ldb_u_s_gY_agX_Is9_line1_wide_imm_ld -> ldb_u_s_gY_agX_Is9;
static struct adl_operand _sym6688_operands[] = { {45, 1, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{273, 2, ADL_SIGNED, 9, 0, 16, ((bfd_int64_t)18446744073709486081ull-1), 65535ull, 0x1ffull, 0, 0, 0, 0, 0,-1,-1,0},{211, 0, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction ldb_u_s_gY_agX_Is9_line1_wide_imm_ld
static struct adl_operand _sym6689_operands_operands[] = { {204, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{43, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{278, 2, ADL_SIGNED, 9, 0, 0, ((bfd_int64_t)18446744073709486081ull-1), 65535ull, 0x1ffull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym6690[] = {
  // ldb_u_s_gY_agX_Is9    (0)
  { "ldb_u_s_gY_agX_Is9", 1, 3, 29, 64,  0x1, { 0xeca00000,},0, "", 0, 3, 3, 0, 0, 0, _sym6688_operands,0,0,2, 0,0,&_sym6687,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym6691[] = { &_sym332, &_sym88, 0,  (struct enum_fields *) -1,};

// Instruction ldb_u_s_gY_agX_Is9_line1_wide_imm_lds
adl_instr_attr_val _sym6692[] = { { instr_opS,  0, 0 }, { instr_inst,  0, "ldb_u_s_gY_agXIs18" }, { instr_vcpu3,  0, 0 }, { -1, 0, 0 } };
static vcpu_local_instr_attrs _sym6693 { "0000000000000000001000000000000000100000000000000000000000000100000000000000000000" , _sym6692 };

// Shorthand:  ldb_u_s_gY_agX_Is9_line1_wide_imm_lds -> ldb_u_s_gY_agX_Is9;
static struct adl_operand _sym6694_operands[] = { {45, 1, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{273, 2, ADL_SIGNED, 9, 0, 16, ((bfd_int64_t)18446744073709486081ull-1), 65535ull, 0x1ffull, 0, 0, 0, 0, 0,-1,-1,0},{211, 0, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction ldb_u_s_gY_agX_Is9_line1_wide_imm_lds
static struct adl_operand _sym6695_operands_operands[] = { {204, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{43, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{278, 2, ADL_SIGNED, 9, 0, 0, ((bfd_int64_t)18446744073709486081ull-1), 65535ull, 0x1ffull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym6696[] = {
  // ldb_u_s_gY_agX_Is9    (0)
  { "ldb_u_s_gY_agX_Is9", 1, 3, 29, 64,  0x1, { 0xeea00000,},0, "", 0, 3, 3, 0, 0, 0, _sym6694_operands,0,0,2, 0,0,&_sym6693,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym6697[] = { &_sym332, &_sym88, 0,  (struct enum_fields *) -1,};

// Instruction ldb_u_s_gY_agX_Is9_wide_imm
static vcpu_local_instr_attrs _sym6698 { "0000000000000000011000000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  ldb_u_s_gY_agX_Is9_wide_imm -> ldb_u_s_gY_agX_Is9;

static bfd_uint64_t _sym6700_modifier (const expressionS *operands, unsigned __cia ATTRIBUTE_UNUSED) { return im17s2line ( ((int)(((operands[3].X_add_number) & (1 << 16)) ? ((operands[3].X_add_number)- (1 << 17)):(operands[3].X_add_number))) , 9 ); }

static int _sym6700_mod_indices[] = { 3,  -1 };

static bfd_uint64_t _sym6701_modifier (const expressionS *operands, unsigned __cia ATTRIBUTE_UNUSED) { return im17s2imXs ( ((int)(((operands[3].X_add_number) & (1 << 16)) ? ((operands[3].X_add_number)- (1 << 17)):(operands[3].X_add_number))) , 9 ); }

static int _sym6701_mod_indices[] = { 3,  -1 };
static struct adl_operand _sym6699_operands[] = { {542, 0, 0, 0, 0, 6, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{321, -1, 0, 0, 0, 0, 0, 0, 0, _sym6700_modifier, _sym6700_mod_indices, 0, 0,0, -1,-1,0},{45, 2, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{273, -1, 0, 0, 0, 0, 0, 0, 0, _sym6701_modifier, _sym6701_mod_indices, 0, 0,0, -1,-1,0},{211, 1, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction ldb_u_s_gY_agX_Is9_wide_imm
static struct adl_operand _sym6702_operands_operands[] = { {541, 0, 0, 0, 0, 0, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{204, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{43, 2, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{256, 3, ADL_SIGNED, 0, 0, 0, ((bfd_int64_t)18446744073709486081ull-1), 65535ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym6703[] = {
  // ldb_u_s_gY_agX_Is9    (0)
  { "ldb_u_s_gY_agX_Is9", 1, 3, 29, 64,  0x1, { 0xec200000,},0, "", 0, 5, 5, 0, 1, 0, _sym6699_operands,0,0,2, 0,0,&_sym6698,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym6704[] = { &_sym442, &_sym332, &_sym88, 0,  (struct enum_fields *) -1,};

// Instruction ldb_u_s_gY_agX_Is9_zero
static vcpu_local_instr_attrs _sym6705 { "0000000000000000001000000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  ldb_u_s_gY_agX_Is9_zero -> ldb_u_s_gY_agX_Is9;
static struct adl_operand _sym6706_operands[] = { {542, 1, 0, 0, 0, 6, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{321, 0, 0, 0, 0, 8, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{45, 3, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 2, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction ldb_u_s_gY_agX_Is9_zero
static struct adl_operand _sym6707_operands_operands[] = { {320, 0, 0, 0, 0, 0, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{541, 1, 0, 0, 0, 0, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{204, 2, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{43, 3, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym6708[] = {
  // ldb_u_s_gY_agX_Is9    (0)
  { "ldb_u_s_gY_agX_Is9", 1, 3, 29, 64,  0x1, { 0xec200000,},0, "", 0, 4, 4, 0, 2, 0, _sym6706_operands,0,0,2, 0,0,&_sym6705,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym6709[] = { &_sym348, &_sym442, &_sym332, &_sym88,  (struct enum_fields *) -1,};

// Instruction ldb_u_s_gZ_agX_agY
static vcpu_local_instr_attrs _sym6710 { "0000000000000000001000000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Instruction ldb_u_s_gZ_agX_agY
static struct adl_operand _sym6711_operands_operands[] = { {542, 0, 0, 0, 0, 6, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{41, 1, 0, 0, 0, 8, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{45, 2, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{66, 3, ADL_REGISTER, 0, 0, 20, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 4, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym6712[] = { &_sym444, &_sym84, &_sym92, 0, &_sym126, &_sym346,  (struct enum_fields *) -1,};

// Instruction ldb_u_s_gZ_agX_agY_add_signed
static vcpu_local_instr_attrs _sym6713 { "0000000000000000001000000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  ldb_u_s_gZ_agX_agY_add_signed -> ldb_u_s_gZ_agX_agY;
static struct adl_operand _sym6714_operands[] = { {45, 1, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{66, 2, ADL_REGISTER, 0, 0, 20, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 0, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction ldb_u_s_gZ_agX_agY_add_signed
static struct adl_operand _sym6715_operands_operands[] = { {204, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{43, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{59, 2, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym6716[] = {
  // ldb_u_s_gZ_agX_agY    (0)
  { "ldb_u_s_gZ_agX_agY", 1, 3, 29, 64,  0x1, { 0xfe200000,},0, "", 0, 3, 3, 0, 0, 0, _sym6714_operands,0,0,0, 0,0,&_sym6713,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym6717[] = { &_sym332, &_sym88, &_sym116,  (struct enum_fields *) -1,};

// Instruction ldb_u_s_gZ_agX_agY_add_unsigned
static vcpu_local_instr_attrs _sym6718 { "0000000000000000001000000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  ldb_u_s_gZ_agX_agY_add_unsigned -> ldb_u_s_gZ_agX_agY;
static struct adl_operand _sym6719_operands[] = { {45, 1, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{66, 2, ADL_REGISTER, 0, 0, 20, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 0, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction ldb_u_s_gZ_agX_agY_add_unsigned
static struct adl_operand _sym6720_operands_operands[] = { {204, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{43, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{59, 2, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym6721[] = {
  // ldb_u_s_gZ_agX_agY    (0)
  { "ldb_u_s_gZ_agX_agY", 1, 3, 29, 64,  0x1, { 0xfc200000,},0, "", 0, 3, 3, 0, 0, 0, _sym6719_operands,0,0,0, 0,0,&_sym6718,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym6722[] = { &_sym332, &_sym88, &_sym116,  (struct enum_fields *) -1,};

// Instruction ldb_u_s_gZ_agX_agY_subtract_signed
static vcpu_local_instr_attrs _sym6723 { "0000000000000000001000000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  ldb_u_s_gZ_agX_agY_subtract_signed -> ldb_u_s_gZ_agX_agY;
static struct adl_operand _sym6724_operands[] = { {45, 1, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{66, 2, ADL_REGISTER, 0, 0, 20, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 0, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction ldb_u_s_gZ_agX_agY_subtract_signed
static struct adl_operand _sym6725_operands_operands[] = { {204, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{43, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{59, 2, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym6726[] = {
  // ldb_u_s_gZ_agX_agY    (0)
  { "ldb_u_s_gZ_agX_agY", 1, 3, 29, 64,  0x1, { 0xfea00000,},0, "", 0, 3, 3, 0, 0, 0, _sym6724_operands,0,0,0, 0,0,&_sym6723,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym6727[] = { &_sym332, &_sym88, &_sym116,  (struct enum_fields *) -1,};

// Instruction ldb_u_s_gZ_agX_agY_subtract_unsigned
static vcpu_local_instr_attrs _sym6728 { "0000000000000000001000000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  ldb_u_s_gZ_agX_agY_subtract_unsigned -> ldb_u_s_gZ_agX_agY;
static struct adl_operand _sym6729_operands[] = { {45, 1, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{66, 2, ADL_REGISTER, 0, 0, 20, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 0, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction ldb_u_s_gZ_agX_agY_subtract_unsigned
static struct adl_operand _sym6730_operands_operands[] = { {204, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{43, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{59, 2, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym6731[] = {
  // ldb_u_s_gZ_agX_agY    (0)
  { "ldb_u_s_gZ_agX_agY", 1, 3, 29, 64,  0x1, { 0xfca00000,},0, "", 0, 3, 3, 0, 0, 0, _sym6729_operands,0,0,0, 0,0,&_sym6728,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym6732[] = { &_sym332, &_sym88, &_sym116,  (struct enum_fields *) -1,};

// Instruction ldb_u_s_u_gZ_agX_agY
static vcpu_local_instr_attrs _sym6733 { "0000000000000000001000000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Instruction ldb_u_s_u_gZ_agX_agY
static struct adl_operand _sym6734_operands_operands[] = { {542, 0, 0, 0, 0, 6, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{41, 1, 0, 0, 0, 8, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{45, 2, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{66, 3, ADL_REGISTER, 0, 0, 20, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 4, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym6735[] = { &_sym444, &_sym84, &_sym92, 0, &_sym126, &_sym346,  (struct enum_fields *) -1,};

// Instruction ldb_u_s_u_gZ_agX_agY_add
static vcpu_local_instr_attrs _sym6736 { "0000000000000000001000000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  ldb_u_s_u_gZ_agX_agY_add -> ldb_u_s_u_gZ_agX_agY;
static struct adl_operand _sym6737_operands[] = { {542, 0, 0, 0, 0, 6, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{45, 2, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{66, 3, ADL_REGISTER, 0, 0, 20, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 1, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction ldb_u_s_u_gZ_agX_agY_add
static struct adl_operand _sym6738_operands_operands[] = { {541, 0, 0, 0, 0, 0, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{204, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{43, 2, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{59, 3, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym6739[] = {
  // ldb_u_s_u_gZ_agX_agY    (0)
  { "ldb_u_s_u_gZ_agX_agY", 1, 3, 29, 64,  0x1, { 0xfc600000,},0, "", 0, 4, 4, 0, 1, 0, _sym6737_operands,0,0,0, 0,0,&_sym6736,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym6740[] = { &_sym442, &_sym332, &_sym88, &_sym116,  (struct enum_fields *) -1,};

// Instruction ldb_u_s_u_gZ_agX_agY_subtract
static vcpu_local_instr_attrs _sym6741 { "0000000000000000001000000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  ldb_u_s_u_gZ_agX_agY_subtract -> ldb_u_s_u_gZ_agX_agY;
static struct adl_operand _sym6742_operands[] = { {542, 0, 0, 0, 0, 6, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{45, 2, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{66, 3, ADL_REGISTER, 0, 0, 20, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 1, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction ldb_u_s_u_gZ_agX_agY_subtract
static struct adl_operand _sym6743_operands_operands[] = { {541, 0, 0, 0, 0, 0, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{204, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{43, 2, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{59, 3, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym6744[] = {
  // ldb_u_s_u_gZ_agX_agY    (0)
  { "ldb_u_s_u_gZ_agX_agY", 1, 3, 29, 64,  0x1, { 0xfce00000,},0, "", 0, 4, 4, 0, 1, 0, _sym6742_operands,0,0,0, 0,0,&_sym6741,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym6745[] = { &_sym442, &_sym332, &_sym88, &_sym116,  (struct enum_fields *) -1,};

// Instruction ldh_s_gY_agX_u_Is9
static vcpu_local_instr_attrs _sym6746 { "0000000000000000000100000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Instruction ldh_s_gY_agX_u_Is9
static struct adl_operand _sym6747_operands_operands[] = { {321, 0, 0, 0, 0, 8, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{542, 1, 0, 0, 0, 6, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 2, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{45, 3, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{273, 4, ADL_SIGNED, 0, 0, 16, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym6748[] = { &_sym348, &_sym442, &_sym332, &_sym88, 0,  (struct enum_fields *) -1,};

// Instruction ldh_s_gY_agX_u_Is9_ld
static vcpu_local_instr_attrs _sym6749 { "0000000000000000000100000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  ldh_s_gY_agX_u_Is9_ld -> ldh_s_gY_agX_u_Is9;
static struct adl_operand _sym6750_operands[] = { {45, 1, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{273, 2, ADL_SIGNED, 0, 0, 16, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 0, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction ldh_s_gY_agX_u_Is9_ld
static struct adl_operand _sym6751_operands_operands[] = { {204, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{43, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{272, 2, ADL_SIGNED, 0, 0, 0, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym6752[] = {
  // ldh_s_gY_agX_u_Is9    (0)
  { "ldh_s_gY_agX_u_Is9", 1, 3, 29, 64,  0x1, { 0x6c600000,},0, "", 0, 3, 3, 0, 0, 0, _sym6750_operands,0,0,2, 0,0,&_sym6749,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym6753[] = { &_sym332, &_sym88, 0,  (struct enum_fields *) -1,};

// Instruction ldh_s_gY_agX_u_Is9_ld_line
static vcpu_local_instr_attrs _sym6754 { "0000000000000000000100000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  ldh_s_gY_agX_u_Is9_ld_line -> ldh_s_gY_agX_u_Is9;
static struct adl_operand _sym6755_operands[] = { {45, 1, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{273, 2, ADL_SIGNED, 0, 0, 16, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 0, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction ldh_s_gY_agX_u_Is9_ld_line
static struct adl_operand _sym6756_operands_operands[] = { {204, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{43, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{272, 2, ADL_SIGNED, 0, 0, 0, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym6757[] = {
  // ldh_s_gY_agX_u_Is9    (0)
  { "ldh_s_gY_agX_u_Is9", 1, 3, 29, 64,  0x1, { 0x6ce00000,},0, "", 0, 3, 3, 0, 0, 0, _sym6755_operands,0,0,2, 0,0,&_sym6754,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym6758[] = { &_sym332, &_sym88, 0,  (struct enum_fields *) -1,};

// Instruction ldh_s_gY_agX_u_Is9_ld_zero
static vcpu_local_instr_attrs _sym6759 { "0000000000000000000100000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  ldh_s_gY_agX_u_Is9_ld_zero -> ldh_s_gY_agX_u_Is9;
static struct adl_operand _sym6760_operands[] = { {542, 3, 0, 0, 0, 6, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{321, 0, 0, 0, 0, 8, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{45, 2, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 1, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction ldh_s_gY_agX_u_Is9_ld_zero
static struct adl_operand _sym6761_operands_operands[] = { {320, 0, 0, 0, 0, 0, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{204, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{43, 2, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{541, 3, 0, 0, 0, 0, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym6762[] = {
  // ldh_s_gY_agX_u_Is9    (0)
  { "ldh_s_gY_agX_u_Is9", 1, 3, 29, 64,  0x1, { 0x6c600000,},0, "", 0, 4, 4, 0, 0, 0, _sym6760_operands,0,0,2, 0,0,&_sym6759,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym6763[] = { &_sym348, &_sym332, &_sym88, &_sym442,  (struct enum_fields *) -1,};

// Instruction ldh_s_gY_agX_u_Is9_lds
static vcpu_local_instr_attrs _sym6764 { "0000000000000000000100000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  ldh_s_gY_agX_u_Is9_lds -> ldh_s_gY_agX_u_Is9;
static struct adl_operand _sym6765_operands[] = { {45, 1, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{273, 2, ADL_SIGNED, 0, 0, 16, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 0, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction ldh_s_gY_agX_u_Is9_lds
static struct adl_operand _sym6766_operands_operands[] = { {204, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{43, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{272, 2, ADL_SIGNED, 0, 0, 0, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym6767[] = {
  // ldh_s_gY_agX_u_Is9    (0)
  { "ldh_s_gY_agX_u_Is9", 1, 3, 29, 64,  0x1, { 0x6e600000,},0, "", 0, 3, 3, 0, 0, 0, _sym6765_operands,0,0,2, 0,0,&_sym6764,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym6768[] = { &_sym332, &_sym88, 0,  (struct enum_fields *) -1,};

// Instruction ldh_s_gY_agX_u_Is9_lds_line
static vcpu_local_instr_attrs _sym6769 { "0000000000000000000100000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  ldh_s_gY_agX_u_Is9_lds_line -> ldh_s_gY_agX_u_Is9;
static struct adl_operand _sym6770_operands[] = { {45, 1, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{273, 2, ADL_SIGNED, 0, 0, 16, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 0, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction ldh_s_gY_agX_u_Is9_lds_line
static struct adl_operand _sym6771_operands_operands[] = { {204, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{43, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{272, 2, ADL_SIGNED, 0, 0, 0, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym6772[] = {
  // ldh_s_gY_agX_u_Is9    (0)
  { "ldh_s_gY_agX_u_Is9", 1, 3, 29, 64,  0x1, { 0x6ee00000,},0, "", 0, 3, 3, 0, 0, 0, _sym6770_operands,0,0,2, 0,0,&_sym6769,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym6773[] = { &_sym332, &_sym88, 0,  (struct enum_fields *) -1,};

// Instruction ldh_s_gY_agX_u_Is9_line0_wide_imm_ld
adl_instr_attr_val _sym6774[] = { { instr_opS,  0, 0 }, { instr_inst,  0, "ldh_gY_agX_Is18" }, { instr_vcpu2,  0, 0 }, { -1, 0, 0 } };
static vcpu_local_instr_attrs _sym6775 { "0000000000000000000100000000000000100000000000000000000000000100000000000000000000" , _sym6774 };

// Shorthand:  ldh_s_gY_agX_u_Is9_line0_wide_imm_ld -> ldh_s_gY_agX_u_Is9;
static struct adl_operand _sym6776_operands[] = { {45, 1, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{273, 2, ADL_SIGNED, 0, 0, 16, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 0, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction ldh_s_gY_agX_u_Is9_line0_wide_imm_ld
static struct adl_operand _sym6777_operands_operands[] = { {204, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{43, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{272, 2, ADL_SIGNED, 0, 0, 0, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym6778[] = {
  // ldh_s_gY_agX_u_Is9    (0)
  { "ldh_s_gY_agX_u_Is9", 1, 3, 29, 64,  0x1, { 0x6c600000,},0, "", 0, 3, 3, 0, 0, 0, _sym6776_operands,0,0,2, 0,0,&_sym6775,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym6779[] = { &_sym332, &_sym88, 0,  (struct enum_fields *) -1,};

// Instruction ldh_s_gY_agX_u_Is9_line0_wide_imm_lds
adl_instr_attr_val _sym6780[] = { { instr_opS,  0, 0 }, { instr_inst,  0, "ldh_s_gY_agX_Is18" }, { instr_vcpu2,  0, 0 }, { -1, 0, 0 } };
static vcpu_local_instr_attrs _sym6781 { "0000000000000000000100000000000000100000000000000000000000000100000000000000000000" , _sym6780 };

// Shorthand:  ldh_s_gY_agX_u_Is9_line0_wide_imm_lds -> ldh_s_gY_agX_u_Is9;
static struct adl_operand _sym6782_operands[] = { {45, 1, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{273, 2, ADL_SIGNED, 0, 0, 16, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 0, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction ldh_s_gY_agX_u_Is9_line0_wide_imm_lds
static struct adl_operand _sym6783_operands_operands[] = { {204, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{43, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{272, 2, ADL_SIGNED, 0, 0, 0, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym6784[] = {
  // ldh_s_gY_agX_u_Is9    (0)
  { "ldh_s_gY_agX_u_Is9", 1, 3, 29, 64,  0x1, { 0x6e600000,},0, "", 0, 3, 3, 0, 0, 0, _sym6782_operands,0,0,2, 0,0,&_sym6781,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym6785[] = { &_sym332, &_sym88, 0,  (struct enum_fields *) -1,};

// Instruction ldh_s_gY_agX_u_Is9_line1_wide_imm_ld
adl_instr_attr_val _sym6786[] = { { instr_opS,  0, 0 }, { instr_inst,  0, "ldh_gY_agX_Is18" }, { instr_vcpu2,  0, 0 }, { -1, 0, 0 } };
static vcpu_local_instr_attrs _sym6787 { "0000000000000000000100000000000000100000000000000000000000000100000000000000000000" , _sym6786 };

// Shorthand:  ldh_s_gY_agX_u_Is9_line1_wide_imm_ld -> ldh_s_gY_agX_u_Is9;
static struct adl_operand _sym6788_operands[] = { {45, 1, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{273, 2, ADL_SIGNED, 9, 0, 16, ((bfd_int64_t)18446744073709486081ull-1), 65535ull, 0x1ffull, 0, 0, 0, 0, 0,-1,-1,0},{211, 0, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction ldh_s_gY_agX_u_Is9_line1_wide_imm_ld
static struct adl_operand _sym6789_operands_operands[] = { {204, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{43, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{278, 2, ADL_SIGNED, 9, 0, 0, ((bfd_int64_t)18446744073709486081ull-1), 65535ull, 0x1ffull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym6790[] = {
  // ldh_s_gY_agX_u_Is9    (0)
  { "ldh_s_gY_agX_u_Is9", 1, 3, 29, 64,  0x1, { 0x6ce00000,},0, "", 0, 3, 3, 0, 0, 0, _sym6788_operands,0,0,2, 0,0,&_sym6787,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym6791[] = { &_sym332, &_sym88, 0,  (struct enum_fields *) -1,};

// Instruction ldh_s_gY_agX_u_Is9_line1_wide_imm_lds
adl_instr_attr_val _sym6792[] = { { instr_opS,  0, 0 }, { instr_inst,  0, "ldh_s_gY_agX_Is18" }, { instr_vcpu2,  0, 0 }, { -1, 0, 0 } };
static vcpu_local_instr_attrs _sym6793 { "0000000000000000000100000000000000100000000000000000000000000100000000000000000000" , _sym6792 };

// Shorthand:  ldh_s_gY_agX_u_Is9_line1_wide_imm_lds -> ldh_s_gY_agX_u_Is9;
static struct adl_operand _sym6794_operands[] = { {45, 1, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{273, 2, ADL_SIGNED, 9, 0, 16, ((bfd_int64_t)18446744073709486081ull-1), 65535ull, 0x1ffull, 0, 0, 0, 0, 0,-1,-1,0},{211, 0, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction ldh_s_gY_agX_u_Is9_line1_wide_imm_lds
static struct adl_operand _sym6795_operands_operands[] = { {204, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{43, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{278, 2, ADL_SIGNED, 9, 0, 0, ((bfd_int64_t)18446744073709486081ull-1), 65535ull, 0x1ffull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym6796[] = {
  // ldh_s_gY_agX_u_Is9    (0)
  { "ldh_s_gY_agX_u_Is9", 1, 3, 29, 64,  0x1, { 0x6ee00000,},0, "", 0, 3, 3, 0, 0, 0, _sym6794_operands,0,0,2, 0,0,&_sym6793,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym6797[] = { &_sym332, &_sym88, 0,  (struct enum_fields *) -1,};

// Instruction ldh_s_gY_agX_u_Is9_wide_imm
static vcpu_local_instr_attrs _sym6798 { "0000000000000000010100000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  ldh_s_gY_agX_u_Is9_wide_imm -> ldh_s_gY_agX_u_Is9;

static bfd_uint64_t _sym6800_modifier (const expressionS *operands, unsigned __cia ATTRIBUTE_UNUSED) { return im17s2line ( ((int)(((operands[3].X_add_number) & (1 << 16)) ? ((operands[3].X_add_number)- (1 << 17)):(operands[3].X_add_number))) , 9 ); }

static int _sym6800_mod_indices[] = { 3,  -1 };

static bfd_uint64_t _sym6801_modifier (const expressionS *operands, unsigned __cia ATTRIBUTE_UNUSED) { return im17s2imXs ( ((int)(((operands[3].X_add_number) & (1 << 16)) ? ((operands[3].X_add_number)- (1 << 17)):(operands[3].X_add_number))) , 9 ); }

static int _sym6801_mod_indices[] = { 3,  -1 };
static struct adl_operand _sym6799_operands[] = { {542, 0, 0, 0, 0, 6, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{321, -1, 0, 0, 0, 0, 0, 0, 0, _sym6800_modifier, _sym6800_mod_indices, 0, 0,0, -1,-1,0},{45, 2, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{273, -1, 0, 0, 0, 0, 0, 0, 0, _sym6801_modifier, _sym6801_mod_indices, 0, 0,0, -1,-1,0},{211, 1, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction ldh_s_gY_agX_u_Is9_wide_imm
static struct adl_operand _sym6802_operands_operands[] = { {541, 0, 0, 0, 0, 0, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{204, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{43, 2, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{256, 3, ADL_SIGNED, 0, 0, 0, ((bfd_int64_t)18446744073709486081ull-1), 65535ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym6803[] = {
  // ldh_s_gY_agX_u_Is9    (0)
  { "ldh_s_gY_agX_u_Is9", 1, 3, 29, 64,  0x1, { 0x6c600000,},0, "", 0, 5, 5, 0, 1, 0, _sym6799_operands,0,0,2, 0,0,&_sym6798,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym6804[] = { &_sym442, &_sym332, &_sym88, 0,  (struct enum_fields *) -1,};

// Instruction ldh_s_gY_agX_u_Is9_zero
static vcpu_local_instr_attrs _sym6805 { "0000000000000000000100000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  ldh_s_gY_agX_u_Is9_zero -> ldh_s_gY_agX_u_Is9;
static struct adl_operand _sym6806_operands[] = { {542, 3, 0, 0, 0, 6, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{321, 0, 0, 0, 0, 8, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{45, 2, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 1, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction ldh_s_gY_agX_u_Is9_zero
static struct adl_operand _sym6807_operands_operands[] = { {320, 0, 0, 0, 0, 0, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{204, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{43, 2, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{541, 3, 0, 0, 0, 0, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym6808[] = {
  // ldh_s_gY_agX_u_Is9    (0)
  { "ldh_s_gY_agX_u_Is9", 1, 3, 29, 64,  0x1, { 0x6c600000,},0, "", 0, 4, 4, 0, 0, 0, _sym6806_operands,0,0,2, 0,0,&_sym6805,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym6809[] = { &_sym348, &_sym332, &_sym88, &_sym442,  (struct enum_fields *) -1,};

// Instruction ldh_s_gZ_agX_Is9
static vcpu_local_instr_attrs _sym6810 { "0000000000000000000100000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Instruction ldh_s_gZ_agX_Is9
static struct adl_operand _sym6811_operands_operands[] = { {321, 0, 0, 0, 0, 8, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{542, 1, 0, 0, 0, 6, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 2, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{45, 3, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{273, 4, ADL_SIGNED, 0, 0, 16, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym6812[] = { &_sym348, &_sym442, &_sym332, &_sym88, 0,  (struct enum_fields *) -1,};

// Instruction ldh_s_gZ_agX_Is9_ld
static vcpu_local_instr_attrs _sym6813 { "0000000000000000000100000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  ldh_s_gZ_agX_Is9_ld -> ldh_s_gZ_agX_Is9;
static struct adl_operand _sym6814_operands[] = { {45, 1, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{273, 2, ADL_SIGNED, 0, 0, 16, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 0, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction ldh_s_gZ_agX_Is9_ld
static struct adl_operand _sym6815_operands_operands[] = { {204, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{43, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{272, 2, ADL_SIGNED, 0, 0, 0, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym6816[] = {
  // ldh_s_gZ_agX_Is9    (0)
  { "ldh_s_gZ_agX_Is9", 1, 3, 29, 64,  0x1, { 0x6c000000,},0, "", 0, 3, 3, 0, 0, 0, _sym6814_operands,0,0,2, 0,0,&_sym6813,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym6817[] = { &_sym332, &_sym88, 0,  (struct enum_fields *) -1,};

// Instruction ldh_s_gZ_agX_Is9_ld_line
static vcpu_local_instr_attrs _sym6818 { "0000000000000000000100000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  ldh_s_gZ_agX_Is9_ld_line -> ldh_s_gZ_agX_Is9;
static struct adl_operand _sym6819_operands[] = { {45, 1, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{273, 2, ADL_SIGNED, 0, 0, 16, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 0, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction ldh_s_gZ_agX_Is9_ld_line
static struct adl_operand _sym6820_operands_operands[] = { {204, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{43, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{272, 2, ADL_SIGNED, 0, 0, 0, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym6821[] = {
  // ldh_s_gZ_agX_Is9    (0)
  { "ldh_s_gZ_agX_Is9", 1, 3, 29, 64,  0x1, { 0x6c800000,},0, "", 0, 3, 3, 0, 0, 0, _sym6819_operands,0,0,2, 0,0,&_sym6818,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym6822[] = { &_sym332, &_sym88, 0,  (struct enum_fields *) -1,};

// Instruction ldh_s_gZ_agX_Is9_ld_zero
static vcpu_local_instr_attrs _sym6823 { "0000000000000000000100000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  ldh_s_gZ_agX_Is9_ld_zero -> ldh_s_gZ_agX_Is9;
static struct adl_operand _sym6824_operands[] = { {542, 3, 0, 0, 0, 6, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{321, 0, 0, 0, 0, 8, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{45, 2, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 1, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction ldh_s_gZ_agX_Is9_ld_zero
static struct adl_operand _sym6825_operands_operands[] = { {320, 0, 0, 0, 0, 0, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{204, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{43, 2, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{541, 3, 0, 0, 0, 0, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym6826[] = {
  // ldh_s_gZ_agX_Is9    (0)
  { "ldh_s_gZ_agX_Is9", 1, 3, 29, 64,  0x1, { 0x6c000000,},0, "", 0, 4, 4, 0, 0, 0, _sym6824_operands,0,0,2, 0,0,&_sym6823,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym6827[] = { &_sym348, &_sym332, &_sym88, &_sym442,  (struct enum_fields *) -1,};

// Instruction ldh_s_gZ_agX_Is9_lds
static vcpu_local_instr_attrs _sym6828 { "0000000000000000000100000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  ldh_s_gZ_agX_Is9_lds -> ldh_s_gZ_agX_Is9;
static struct adl_operand _sym6829_operands[] = { {45, 1, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{273, 2, ADL_SIGNED, 0, 0, 16, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 0, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction ldh_s_gZ_agX_Is9_lds
static struct adl_operand _sym6830_operands_operands[] = { {204, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{43, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{272, 2, ADL_SIGNED, 0, 0, 0, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym6831[] = {
  // ldh_s_gZ_agX_Is9    (0)
  { "ldh_s_gZ_agX_Is9", 1, 3, 29, 64,  0x1, { 0x6e000000,},0, "", 0, 3, 3, 0, 0, 0, _sym6829_operands,0,0,2, 0,0,&_sym6828,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym6832[] = { &_sym332, &_sym88, 0,  (struct enum_fields *) -1,};

// Instruction ldh_s_gZ_agX_Is9_lds_line
static vcpu_local_instr_attrs _sym6833 { "0000000000000000000100000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  ldh_s_gZ_agX_Is9_lds_line -> ldh_s_gZ_agX_Is9;
static struct adl_operand _sym6834_operands[] = { {45, 1, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{273, 2, ADL_SIGNED, 0, 0, 16, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 0, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction ldh_s_gZ_agX_Is9_lds_line
static struct adl_operand _sym6835_operands_operands[] = { {204, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{43, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{272, 2, ADL_SIGNED, 0, 0, 0, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym6836[] = {
  // ldh_s_gZ_agX_Is9    (0)
  { "ldh_s_gZ_agX_Is9", 1, 3, 29, 64,  0x1, { 0x6e800000,},0, "", 0, 3, 3, 0, 0, 0, _sym6834_operands,0,0,2, 0,0,&_sym6833,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym6837[] = { &_sym332, &_sym88, 0,  (struct enum_fields *) -1,};

// Instruction ldh_s_gZ_agX_Is9_line0_wide_imm_ld
adl_instr_attr_val _sym6838[] = { { instr_opS,  0, 0 }, { instr_inst,  0, "ldh_gY_agXIs18" }, { instr_vcpu2,  0, 0 }, { -1, 0, 0 } };
static vcpu_local_instr_attrs _sym6839 { "0000000000000000000100000000000000100000000000000000000000000100000000000000000000" , _sym6838 };

// Shorthand:  ldh_s_gZ_agX_Is9_line0_wide_imm_ld -> ldh_s_gZ_agX_Is9;
static struct adl_operand _sym6840_operands[] = { {45, 1, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{273, 2, ADL_SIGNED, 0, 0, 16, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 0, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction ldh_s_gZ_agX_Is9_line0_wide_imm_ld
static struct adl_operand _sym6841_operands_operands[] = { {204, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{43, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{272, 2, ADL_SIGNED, 0, 0, 0, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym6842[] = {
  // ldh_s_gZ_agX_Is9    (0)
  { "ldh_s_gZ_agX_Is9", 1, 3, 29, 64,  0x1, { 0x6c000000,},0, "", 0, 3, 3, 0, 0, 0, _sym6840_operands,0,0,2, 0,0,&_sym6839,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym6843[] = { &_sym332, &_sym88, 0,  (struct enum_fields *) -1,};

// Instruction ldh_s_gZ_agX_Is9_line0_wide_imm_lds
adl_instr_attr_val _sym6844[] = { { instr_opS,  0, 0 }, { instr_inst,  0, "ldh_s_gY_agXIs18" }, { instr_vcpu2,  0, 0 }, { -1, 0, 0 } };
static vcpu_local_instr_attrs _sym6845 { "0000000000000000000100000000000000100000000000000000000000000100000000000000000000" , _sym6844 };

// Shorthand:  ldh_s_gZ_agX_Is9_line0_wide_imm_lds -> ldh_s_gZ_agX_Is9;
static struct adl_operand _sym6846_operands[] = { {45, 1, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{273, 2, ADL_SIGNED, 0, 0, 16, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 0, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction ldh_s_gZ_agX_Is9_line0_wide_imm_lds
static struct adl_operand _sym6847_operands_operands[] = { {204, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{43, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{272, 2, ADL_SIGNED, 0, 0, 0, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym6848[] = {
  // ldh_s_gZ_agX_Is9    (0)
  { "ldh_s_gZ_agX_Is9", 1, 3, 29, 64,  0x1, { 0x6e000000,},0, "", 0, 3, 3, 0, 0, 0, _sym6846_operands,0,0,2, 0,0,&_sym6845,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym6849[] = { &_sym332, &_sym88, 0,  (struct enum_fields *) -1,};

// Instruction ldh_s_gZ_agX_Is9_line1_wide_imm_ld
adl_instr_attr_val _sym6850[] = { { instr_opS,  0, 0 }, { instr_inst,  0, "ldh_gY_agXIs18" }, { instr_vcpu2,  0, 0 }, { -1, 0, 0 } };
static vcpu_local_instr_attrs _sym6851 { "0000000000000000000100000000000000100000000000000000000000000100000000000000000000" , _sym6850 };

// Shorthand:  ldh_s_gZ_agX_Is9_line1_wide_imm_ld -> ldh_s_gZ_agX_Is9;
static struct adl_operand _sym6852_operands[] = { {45, 1, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{273, 2, ADL_SIGNED, 9, 0, 16, ((bfd_int64_t)18446744073709486081ull-1), 65535ull, 0x1ffull, 0, 0, 0, 0, 0,-1,-1,0},{211, 0, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction ldh_s_gZ_agX_Is9_line1_wide_imm_ld
static struct adl_operand _sym6853_operands_operands[] = { {204, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{43, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{278, 2, ADL_SIGNED, 9, 0, 0, ((bfd_int64_t)18446744073709486081ull-1), 65535ull, 0x1ffull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym6854[] = {
  // ldh_s_gZ_agX_Is9    (0)
  { "ldh_s_gZ_agX_Is9", 1, 3, 29, 64,  0x1, { 0x6c800000,},0, "", 0, 3, 3, 0, 0, 0, _sym6852_operands,0,0,2, 0,0,&_sym6851,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym6855[] = { &_sym332, &_sym88, 0,  (struct enum_fields *) -1,};

// Instruction ldh_s_gZ_agX_Is9_line1_wide_imm_lds
adl_instr_attr_val _sym6856[] = { { instr_opS,  0, 0 }, { instr_inst,  0, "ldh_s_gY_agXIs18" }, { instr_vcpu2,  0, 0 }, { -1, 0, 0 } };
static vcpu_local_instr_attrs _sym6857 { "0000000000000000000100000000000000100000000000000000000000000100000000000000000000" , _sym6856 };

// Shorthand:  ldh_s_gZ_agX_Is9_line1_wide_imm_lds -> ldh_s_gZ_agX_Is9;
static struct adl_operand _sym6858_operands[] = { {45, 1, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{273, 2, ADL_SIGNED, 9, 0, 16, ((bfd_int64_t)18446744073709486081ull-1), 65535ull, 0x1ffull, 0, 0, 0, 0, 0,-1,-1,0},{211, 0, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction ldh_s_gZ_agX_Is9_line1_wide_imm_lds
static struct adl_operand _sym6859_operands_operands[] = { {204, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{43, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{278, 2, ADL_SIGNED, 9, 0, 0, ((bfd_int64_t)18446744073709486081ull-1), 65535ull, 0x1ffull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym6860[] = {
  // ldh_s_gZ_agX_Is9    (0)
  { "ldh_s_gZ_agX_Is9", 1, 3, 29, 64,  0x1, { 0x6e800000,},0, "", 0, 3, 3, 0, 0, 0, _sym6858_operands,0,0,2, 0,0,&_sym6857,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym6861[] = { &_sym332, &_sym88, 0,  (struct enum_fields *) -1,};

// Instruction ldh_s_gZ_agX_Is9_wide_imm
static vcpu_local_instr_attrs _sym6862 { "0000000000000000010100000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  ldh_s_gZ_agX_Is9_wide_imm -> ldh_s_gZ_agX_Is9;

static bfd_uint64_t _sym6864_modifier (const expressionS *operands, unsigned __cia ATTRIBUTE_UNUSED) { return im17s2line ( ((int)(((operands[3].X_add_number) & (1 << 16)) ? ((operands[3].X_add_number)- (1 << 17)):(operands[3].X_add_number))) , 9 ); }

static int _sym6864_mod_indices[] = { 3,  -1 };

static bfd_uint64_t _sym6865_modifier (const expressionS *operands, unsigned __cia ATTRIBUTE_UNUSED) { return im17s2imXs ( ((int)(((operands[3].X_add_number) & (1 << 16)) ? ((operands[3].X_add_number)- (1 << 17)):(operands[3].X_add_number))) , 9 ); }

static int _sym6865_mod_indices[] = { 3,  -1 };
static struct adl_operand _sym6863_operands[] = { {542, 0, 0, 0, 0, 6, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{321, -1, 0, 0, 0, 0, 0, 0, 0, _sym6864_modifier, _sym6864_mod_indices, 0, 0,0, -1,-1,0},{45, 2, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{273, -1, 0, 0, 0, 0, 0, 0, 0, _sym6865_modifier, _sym6865_mod_indices, 0, 0,0, -1,-1,0},{211, 1, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction ldh_s_gZ_agX_Is9_wide_imm
static struct adl_operand _sym6866_operands_operands[] = { {541, 0, 0, 0, 0, 0, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{204, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{43, 2, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{256, 3, ADL_SIGNED, 0, 0, 0, ((bfd_int64_t)18446744073709486081ull-1), 65535ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym6867[] = {
  // ldh_s_gZ_agX_Is9    (0)
  { "ldh_s_gZ_agX_Is9", 1, 3, 29, 64,  0x1, { 0x6c000000,},0, "", 0, 5, 5, 0, 1, 0, _sym6863_operands,0,0,2, 0,0,&_sym6862,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym6868[] = { &_sym442, &_sym332, &_sym88, 0,  (struct enum_fields *) -1,};

// Instruction ldh_s_gZ_agX_Is9_zero
static vcpu_local_instr_attrs _sym6869 { "0000000000000000000100000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  ldh_s_gZ_agX_Is9_zero -> ldh_s_gZ_agX_Is9;
static struct adl_operand _sym6870_operands[] = { {542, 3, 0, 0, 0, 6, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{321, 0, 0, 0, 0, 8, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{45, 2, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 1, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction ldh_s_gZ_agX_Is9_zero
static struct adl_operand _sym6871_operands_operands[] = { {320, 0, 0, 0, 0, 0, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{204, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{43, 2, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{541, 3, 0, 0, 0, 0, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym6872[] = {
  // ldh_s_gZ_agX_Is9    (0)
  { "ldh_s_gZ_agX_Is9", 1, 3, 29, 64,  0x1, { 0x6c000000,},0, "", 0, 4, 4, 0, 0, 0, _sym6870_operands,0,0,2, 0,0,&_sym6869,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym6873[] = { &_sym348, &_sym332, &_sym88, &_sym442,  (struct enum_fields *) -1,};

// Instruction ldh_s_gZ_agX_agY
static vcpu_local_instr_attrs _sym6874 { "0000000000000000000100000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Instruction ldh_s_gZ_agX_agY
static struct adl_operand _sym6875_operands_operands[] = { {542, 0, 0, 0, 0, 6, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{41, 1, 0, 0, 0, 8, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{45, 2, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{66, 3, ADL_REGISTER, 0, 0, 20, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 4, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym6876[] = { &_sym444, &_sym84, &_sym92, 0, &_sym126, &_sym346,  (struct enum_fields *) -1,};

// Instruction ldh_s_gZ_agX_agY_minus
static vcpu_local_instr_attrs _sym6877 { "0000000000000000000100000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  ldh_s_gZ_agX_agY_minus -> ldh_s_gZ_agX_agY;
static struct adl_operand _sym6878_operands[] = { {542, 0, 0, 0, 0, 6, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{45, 2, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{66, 3, ADL_REGISTER, 0, 0, 20, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 1, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction ldh_s_gZ_agX_agY_minus
static struct adl_operand _sym6879_operands_operands[] = { {541, 0, 0, 0, 0, 0, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{204, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{43, 2, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{59, 3, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym6880[] = {
  // ldh_s_gZ_agX_agY    (0)
  { "ldh_s_gZ_agX_agY", 1, 3, 29, 64,  0x1, { 0x7c800000,},0, "", 0, 4, 4, 0, 1, 0, _sym6878_operands,0,0,0, 0,0,&_sym6877,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym6881[] = { &_sym442, &_sym332, &_sym88, &_sym116,  (struct enum_fields *) -1,};

// Instruction ldh_s_gZ_agX_agY_plus
static vcpu_local_instr_attrs _sym6882 { "0000000000000000000100000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  ldh_s_gZ_agX_agY_plus -> ldh_s_gZ_agX_agY;
static struct adl_operand _sym6883_operands[] = { {542, 0, 0, 0, 0, 6, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{45, 2, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{66, 3, ADL_REGISTER, 0, 0, 20, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 1, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction ldh_s_gZ_agX_agY_plus
static struct adl_operand _sym6884_operands_operands[] = { {541, 0, 0, 0, 0, 0, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{204, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{43, 2, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{59, 3, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym6885[] = {
  // ldh_s_gZ_agX_agY    (0)
  { "ldh_s_gZ_agX_agY", 1, 3, 29, 64,  0x1, { 0x7c000000,},0, "", 0, 4, 4, 0, 1, 0, _sym6883_operands,0,0,0, 0,0,&_sym6882,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym6886[] = { &_sym442, &_sym332, &_sym88, &_sym116,  (struct enum_fields *) -1,};

// Instruction ldh_u_s_gY_agX_Is9
static vcpu_local_instr_attrs _sym6887 { "0000000000000000000100000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Instruction ldh_u_s_gY_agX_Is9
static struct adl_operand _sym6888_operands_operands[] = { {321, 0, 0, 0, 0, 8, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{542, 1, 0, 0, 0, 6, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 2, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{45, 3, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{273, 4, ADL_SIGNED, 0, 0, 16, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym6889[] = { &_sym348, &_sym442, &_sym332, &_sym88, 0,  (struct enum_fields *) -1,};

// Instruction ldh_u_s_gY_agX_Is9_ld
static vcpu_local_instr_attrs _sym6890 { "0000000000000000000100000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  ldh_u_s_gY_agX_Is9_ld -> ldh_u_s_gY_agX_Is9;
static struct adl_operand _sym6891_operands[] = { {45, 1, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{273, 2, ADL_SIGNED, 0, 0, 16, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 0, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction ldh_u_s_gY_agX_Is9_ld
static struct adl_operand _sym6892_operands_operands[] = { {204, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{43, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{272, 2, ADL_SIGNED, 0, 0, 0, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym6893[] = {
  // ldh_u_s_gY_agX_Is9    (0)
  { "ldh_u_s_gY_agX_Is9", 1, 3, 29, 64,  0x1, { 0x6c200000,},0, "", 0, 3, 3, 0, 0, 0, _sym6891_operands,0,0,1, 0,0,&_sym6890,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym6894[] = { &_sym332, &_sym88, 0,  (struct enum_fields *) -1,};

// Instruction ldh_u_s_gY_agX_Is9_ld_line
static vcpu_local_instr_attrs _sym6895 { "0000000000000000000100000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  ldh_u_s_gY_agX_Is9_ld_line -> ldh_u_s_gY_agX_Is9;
static struct adl_operand _sym6896_operands[] = { {45, 1, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{273, 2, ADL_SIGNED, 0, 0, 16, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 0, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction ldh_u_s_gY_agX_Is9_ld_line
static struct adl_operand _sym6897_operands_operands[] = { {204, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{43, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{272, 2, ADL_SIGNED, 0, 0, 0, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym6898[] = {
  // ldh_u_s_gY_agX_Is9    (0)
  { "ldh_u_s_gY_agX_Is9", 1, 3, 29, 64,  0x1, { 0x6ca00000,},0, "", 0, 3, 3, 0, 0, 0, _sym6896_operands,0,0,1, 0,0,&_sym6895,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym6899[] = { &_sym332, &_sym88, 0,  (struct enum_fields *) -1,};

// Instruction ldh_u_s_gY_agX_Is9_ld_zero
static vcpu_local_instr_attrs _sym6900 { "0000000000000000000100000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  ldh_u_s_gY_agX_Is9_ld_zero -> ldh_u_s_gY_agX_Is9;
static struct adl_operand _sym6901_operands[] = { {542, 3, 0, 0, 0, 6, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{321, 0, 0, 0, 0, 8, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{45, 2, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 1, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction ldh_u_s_gY_agX_Is9_ld_zero
static struct adl_operand _sym6902_operands_operands[] = { {320, 0, 0, 0, 0, 0, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{204, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{43, 2, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{541, 3, 0, 0, 0, 0, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym6903[] = {
  // ldh_u_s_gY_agX_Is9    (0)
  { "ldh_u_s_gY_agX_Is9", 1, 3, 29, 64,  0x1, { 0x6c200000,},0, "", 0, 4, 4, 0, 0, 0, _sym6901_operands,0,0,1, 0,0,&_sym6900,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym6904[] = { &_sym348, &_sym332, &_sym88, &_sym442,  (struct enum_fields *) -1,};

// Instruction ldh_u_s_gY_agX_Is9_lds
static vcpu_local_instr_attrs _sym6905 { "0000000000000000000100000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  ldh_u_s_gY_agX_Is9_lds -> ldh_u_s_gY_agX_Is9;
static struct adl_operand _sym6906_operands[] = { {45, 1, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{273, 2, ADL_SIGNED, 0, 0, 16, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 0, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction ldh_u_s_gY_agX_Is9_lds
static struct adl_operand _sym6907_operands_operands[] = { {204, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{43, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{272, 2, ADL_SIGNED, 0, 0, 0, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym6908[] = {
  // ldh_u_s_gY_agX_Is9    (0)
  { "ldh_u_s_gY_agX_Is9", 1, 3, 29, 64,  0x1, { 0x6e200000,},0, "", 0, 3, 3, 0, 0, 0, _sym6906_operands,0,0,1, 0,0,&_sym6905,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym6909[] = { &_sym332, &_sym88, 0,  (struct enum_fields *) -1,};

// Instruction ldh_u_s_gY_agX_Is9_lds_line
static vcpu_local_instr_attrs _sym6910 { "0000000000000000000100000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  ldh_u_s_gY_agX_Is9_lds_line -> ldh_u_s_gY_agX_Is9;
static struct adl_operand _sym6911_operands[] = { {45, 1, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{273, 2, ADL_SIGNED, 0, 0, 16, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 0, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction ldh_u_s_gY_agX_Is9_lds_line
static struct adl_operand _sym6912_operands_operands[] = { {204, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{43, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{272, 2, ADL_SIGNED, 0, 0, 0, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym6913[] = {
  // ldh_u_s_gY_agX_Is9    (0)
  { "ldh_u_s_gY_agX_Is9", 1, 3, 29, 64,  0x1, { 0x6ea00000,},0, "", 0, 3, 3, 0, 0, 0, _sym6911_operands,0,0,1, 0,0,&_sym6910,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym6914[] = { &_sym332, &_sym88, 0,  (struct enum_fields *) -1,};

// Instruction ldh_u_s_gY_agX_Is9_line0_wide_imm_ld
adl_instr_attr_val _sym6915[] = { { instr_opS,  0, 0 }, { instr_inst,  0, "ldh_u_gY_agXIs18" }, { instr_vcpu2,  0, 0 }, { -1, 0, 0 } };
static vcpu_local_instr_attrs _sym6916 { "0000000000000000000100000000000000100000000000000000000000000100000000000000000000" , _sym6915 };

// Shorthand:  ldh_u_s_gY_agX_Is9_line0_wide_imm_ld -> ldh_u_s_gY_agX_Is9;
static struct adl_operand _sym6917_operands[] = { {45, 1, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{273, 2, ADL_SIGNED, 0, 0, 16, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 0, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction ldh_u_s_gY_agX_Is9_line0_wide_imm_ld
static struct adl_operand _sym6918_operands_operands[] = { {204, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{43, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{272, 2, ADL_SIGNED, 0, 0, 0, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym6919[] = {
  // ldh_u_s_gY_agX_Is9    (0)
  { "ldh_u_s_gY_agX_Is9", 1, 3, 29, 64,  0x1, { 0x6c200000,},0, "", 0, 3, 3, 0, 0, 0, _sym6917_operands,0,0,1, 0,0,&_sym6916,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym6920[] = { &_sym332, &_sym88, 0,  (struct enum_fields *) -1,};

// Instruction ldh_u_s_gY_agX_Is9_line0_wide_imm_lds
adl_instr_attr_val _sym6921[] = { { instr_opS,  0, 0 }, { instr_inst,  0, "ldh_u_s_gY_agXIs18" }, { instr_vcpu2,  0, 0 }, { -1, 0, 0 } };
static vcpu_local_instr_attrs _sym6922 { "0000000000000000000100000000000000100000000000000000000000000100000000000000000000" , _sym6921 };

// Shorthand:  ldh_u_s_gY_agX_Is9_line0_wide_imm_lds -> ldh_u_s_gY_agX_Is9;
static struct adl_operand _sym6923_operands[] = { {45, 1, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{273, 2, ADL_SIGNED, 0, 0, 16, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 0, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction ldh_u_s_gY_agX_Is9_line0_wide_imm_lds
static struct adl_operand _sym6924_operands_operands[] = { {204, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{43, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{272, 2, ADL_SIGNED, 0, 0, 0, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym6925[] = {
  // ldh_u_s_gY_agX_Is9    (0)
  { "ldh_u_s_gY_agX_Is9", 1, 3, 29, 64,  0x1, { 0x6e200000,},0, "", 0, 3, 3, 0, 0, 0, _sym6923_operands,0,0,1, 0,0,&_sym6922,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym6926[] = { &_sym332, &_sym88, 0,  (struct enum_fields *) -1,};

// Instruction ldh_u_s_gY_agX_Is9_line1_wide_imm_ld
adl_instr_attr_val _sym6927[] = { { instr_opS,  0, 0 }, { instr_inst,  0, "ldh_u_gY_agXIs18" }, { instr_vcpu2,  0, 0 }, { -1, 0, 0 } };
static vcpu_local_instr_attrs _sym6928 { "0000000000000000000100000000000000100000000000000000000000000100000000000000000000" , _sym6927 };

// Shorthand:  ldh_u_s_gY_agX_Is9_line1_wide_imm_ld -> ldh_u_s_gY_agX_Is9;
static struct adl_operand _sym6929_operands[] = { {45, 1, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{273, 2, ADL_SIGNED, 9, 0, 16, ((bfd_int64_t)18446744073709486081ull-1), 65535ull, 0x1ffull, 0, 0, 0, 0, 0,-1,-1,0},{211, 0, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction ldh_u_s_gY_agX_Is9_line1_wide_imm_ld
static struct adl_operand _sym6930_operands_operands[] = { {204, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{43, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{278, 2, ADL_SIGNED, 9, 0, 0, ((bfd_int64_t)18446744073709486081ull-1), 65535ull, 0x1ffull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym6931[] = {
  // ldh_u_s_gY_agX_Is9    (0)
  { "ldh_u_s_gY_agX_Is9", 1, 3, 29, 64,  0x1, { 0x6ca00000,},0, "", 0, 3, 3, 0, 0, 0, _sym6929_operands,0,0,1, 0,0,&_sym6928,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym6932[] = { &_sym332, &_sym88, 0,  (struct enum_fields *) -1,};

// Instruction ldh_u_s_gY_agX_Is9_line1_wide_imm_lds
adl_instr_attr_val _sym6933[] = { { instr_opS,  0, 0 }, { instr_inst,  0, "ldh_u_s_gY_agXIs18" }, { instr_vcpu2,  0, 0 }, { -1, 0, 0 } };
static vcpu_local_instr_attrs _sym6934 { "0000000000000000000100000000000000100000000000000000000000000100000000000000000000" , _sym6933 };

// Shorthand:  ldh_u_s_gY_agX_Is9_line1_wide_imm_lds -> ldh_u_s_gY_agX_Is9;
static struct adl_operand _sym6935_operands[] = { {45, 1, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{273, 2, ADL_SIGNED, 9, 0, 16, ((bfd_int64_t)18446744073709486081ull-1), 65535ull, 0x1ffull, 0, 0, 0, 0, 0,-1,-1,0},{211, 0, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction ldh_u_s_gY_agX_Is9_line1_wide_imm_lds
static struct adl_operand _sym6936_operands_operands[] = { {204, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{43, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{278, 2, ADL_SIGNED, 9, 0, 0, ((bfd_int64_t)18446744073709486081ull-1), 65535ull, 0x1ffull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym6937[] = {
  // ldh_u_s_gY_agX_Is9    (0)
  { "ldh_u_s_gY_agX_Is9", 1, 3, 29, 64,  0x1, { 0x6ea00000,},0, "", 0, 3, 3, 0, 0, 0, _sym6935_operands,0,0,1, 0,0,&_sym6934,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym6938[] = { &_sym332, &_sym88, 0,  (struct enum_fields *) -1,};

// Instruction ldh_u_s_gY_agX_Is9_wide_imm
static vcpu_local_instr_attrs _sym6939 { "0000000000000000010100000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  ldh_u_s_gY_agX_Is9_wide_imm -> ldh_u_s_gY_agX_Is9;

static bfd_uint64_t _sym6941_modifier (const expressionS *operands, unsigned __cia ATTRIBUTE_UNUSED) { return im17s2line ( ((int)(((operands[3].X_add_number) & (1 << 16)) ? ((operands[3].X_add_number)- (1 << 17)):(operands[3].X_add_number))) , 9 ); }

static int _sym6941_mod_indices[] = { 3,  -1 };

static bfd_uint64_t _sym6942_modifier (const expressionS *operands, unsigned __cia ATTRIBUTE_UNUSED) { return im17s2imXs ( ((int)(((operands[3].X_add_number) & (1 << 16)) ? ((operands[3].X_add_number)- (1 << 17)):(operands[3].X_add_number))) , 9 ); }

static int _sym6942_mod_indices[] = { 3,  -1 };
static struct adl_operand _sym6940_operands[] = { {542, 0, 0, 0, 0, 6, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{321, -1, 0, 0, 0, 0, 0, 0, 0, _sym6941_modifier, _sym6941_mod_indices, 0, 0,0, -1,-1,0},{45, 2, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{273, -1, 0, 0, 0, 0, 0, 0, 0, _sym6942_modifier, _sym6942_mod_indices, 0, 0,0, -1,-1,0},{211, 1, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction ldh_u_s_gY_agX_Is9_wide_imm
static struct adl_operand _sym6943_operands_operands[] = { {541, 0, 0, 0, 0, 0, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{204, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{43, 2, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{256, 3, ADL_SIGNED, 0, 0, 0, ((bfd_int64_t)18446744073709486081ull-1), 65535ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym6944[] = {
  // ldh_u_s_gY_agX_Is9    (0)
  { "ldh_u_s_gY_agX_Is9", 1, 3, 29, 64,  0x1, { 0x6c200000,},0, "", 0, 5, 5, 0, 0, 0, _sym6940_operands,0,0,1, 0,0,&_sym6939,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym6945[] = { &_sym442, &_sym332, &_sym88, 0,  (struct enum_fields *) -1,};

// Instruction ldh_u_s_gY_agX_Is9_zero
static vcpu_local_instr_attrs _sym6946 { "0000000000000000000100000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  ldh_u_s_gY_agX_Is9_zero -> ldh_u_s_gY_agX_Is9;
static struct adl_operand _sym6947_operands[] = { {542, 1, 0, 0, 0, 6, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{321, 0, 0, 0, 0, 8, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{45, 3, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 2, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction ldh_u_s_gY_agX_Is9_zero
static struct adl_operand _sym6948_operands_operands[] = { {320, 0, 0, 0, 0, 0, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{541, 1, 0, 0, 0, 0, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{204, 2, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{43, 3, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym6949[] = {
  // ldh_u_s_gY_agX_Is9    (0)
  { "ldh_u_s_gY_agX_Is9", 1, 3, 29, 64,  0x1, { 0x6c200000,},0, "", 0, 4, 4, 0, 1, 0, _sym6947_operands,0,0,1, 0,0,&_sym6946,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym6950[] = { &_sym348, &_sym442, &_sym332, &_sym88,  (struct enum_fields *) -1,};

// Instruction ldh_u_s_gZ_agX_agY
static vcpu_local_instr_attrs _sym6951 { "0000000000000000000100000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Instruction ldh_u_s_gZ_agX_agY
static struct adl_operand _sym6952_operands_operands[] = { {542, 0, 0, 0, 0, 6, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{41, 1, 0, 0, 0, 8, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{45, 2, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{66, 3, ADL_REGISTER, 0, 0, 20, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 4, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym6953[] = { &_sym444, &_sym84, &_sym92, 0, &_sym126, &_sym346,  (struct enum_fields *) -1,};

// Instruction ldh_u_s_gZ_agX_agY_s
static vcpu_local_instr_attrs _sym6954 { "0000000000000000000100000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  ldh_u_s_gZ_agX_agY_s -> ldh_u_s_gZ_agX_agY;
static struct adl_operand _sym6955_operands[] = { {45, 1, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{66, 2, ADL_REGISTER, 0, 0, 20, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 0, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction ldh_u_s_gZ_agX_agY_s
static struct adl_operand _sym6956_operands_operands[] = { {204, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{43, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{59, 2, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym6957[] = {
  // ldh_u_s_gZ_agX_agY    (0)
  { "ldh_u_s_gZ_agX_agY", 1, 3, 29, 64,  0x1, { 0x7e200000,},0, "", 0, 3, 3, 0, 0, 0, _sym6955_operands,0,0,0, 0,0,&_sym6954,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym6958[] = { &_sym332, &_sym88, &_sym116,  (struct enum_fields *) -1,};

// Instruction ldh_u_s_gZ_agX_agY_s_minus
static vcpu_local_instr_attrs _sym6959 { "0000000000000000000100000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  ldh_u_s_gZ_agX_agY_s_minus -> ldh_u_s_gZ_agX_agY;
static struct adl_operand _sym6960_operands[] = { {45, 1, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{66, 2, ADL_REGISTER, 0, 0, 20, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 0, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction ldh_u_s_gZ_agX_agY_s_minus
static struct adl_operand _sym6961_operands_operands[] = { {204, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{43, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{59, 2, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym6962[] = {
  // ldh_u_s_gZ_agX_agY    (0)
  { "ldh_u_s_gZ_agX_agY", 1, 3, 29, 64,  0x1, { 0x7ea00000,},0, "", 0, 3, 3, 0, 0, 0, _sym6960_operands,0,0,0, 0,0,&_sym6959,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym6963[] = { &_sym332, &_sym88, &_sym116,  (struct enum_fields *) -1,};

// Instruction ldh_u_s_gZ_agX_agY_unsigned
static vcpu_local_instr_attrs _sym6964 { "0000000000000000000100000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  ldh_u_s_gZ_agX_agY_unsigned -> ldh_u_s_gZ_agX_agY;
static struct adl_operand _sym6965_operands[] = { {45, 1, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{66, 2, ADL_REGISTER, 0, 0, 20, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 0, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction ldh_u_s_gZ_agX_agY_unsigned
static struct adl_operand _sym6966_operands_operands[] = { {204, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{43, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{59, 2, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym6967[] = {
  // ldh_u_s_gZ_agX_agY    (0)
  { "ldh_u_s_gZ_agX_agY", 1, 3, 29, 64,  0x1, { 0x7c200000,},0, "", 0, 3, 3, 0, 0, 0, _sym6965_operands,0,0,0, 0,0,&_sym6964,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym6968[] = { &_sym332, &_sym88, &_sym116,  (struct enum_fields *) -1,};

// Instruction ldh_u_s_gZ_agX_agY_unsigned_minus
static vcpu_local_instr_attrs _sym6969 { "0000000000000000000100000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  ldh_u_s_gZ_agX_agY_unsigned_minus -> ldh_u_s_gZ_agX_agY;
static struct adl_operand _sym6970_operands[] = { {45, 1, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{66, 2, ADL_REGISTER, 0, 0, 20, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 0, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction ldh_u_s_gZ_agX_agY_unsigned_minus
static struct adl_operand _sym6971_operands_operands[] = { {204, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{43, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{59, 2, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym6972[] = {
  // ldh_u_s_gZ_agX_agY    (0)
  { "ldh_u_s_gZ_agX_agY", 1, 3, 29, 64,  0x1, { 0x7ca00000,},0, "", 0, 3, 3, 0, 0, 0, _sym6970_operands,0,0,0, 0,0,&_sym6969,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym6973[] = { &_sym332, &_sym88, &_sym116,  (struct enum_fields *) -1,};

// Instruction ldh_u_s_u_gZ_agX_agY
static vcpu_local_instr_attrs _sym6974 { "0000000000000000000100000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Instruction ldh_u_s_u_gZ_agX_agY
static struct adl_operand _sym6975_operands_operands[] = { {542, 0, 0, 0, 0, 6, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{41, 1, 0, 0, 0, 8, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{45, 2, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{66, 3, ADL_REGISTER, 0, 0, 20, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 4, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym6976[] = { &_sym444, &_sym84, &_sym92, 0, &_sym126, &_sym346,  (struct enum_fields *) -1,};

// Instruction ldh_u_s_u_gZ_agX_agY_minus
static vcpu_local_instr_attrs _sym6977 { "0000000000000000000100000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  ldh_u_s_u_gZ_agX_agY_minus -> ldh_u_s_u_gZ_agX_agY;
static struct adl_operand _sym6978_operands[] = { {542, 0, 0, 0, 0, 6, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{45, 2, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{66, 3, ADL_REGISTER, 0, 0, 20, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 1, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction ldh_u_s_u_gZ_agX_agY_minus
static struct adl_operand _sym6979_operands_operands[] = { {541, 0, 0, 0, 0, 0, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{204, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{43, 2, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{59, 3, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym6980[] = {
  // ldh_u_s_u_gZ_agX_agY    (0)
  { "ldh_u_s_u_gZ_agX_agY", 1, 3, 29, 64,  0x1, { 0x7ce00000,},0, "", 0, 4, 4, 0, 1, 0, _sym6978_operands,0,0,0, 0,0,&_sym6977,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym6981[] = { &_sym442, &_sym332, &_sym88, &_sym116,  (struct enum_fields *) -1,};

// Instruction ldh_u_s_u_gZ_agX_agY_plus
static vcpu_local_instr_attrs _sym6982 { "0000000000000000000100000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  ldh_u_s_u_gZ_agX_agY_plus -> ldh_u_s_u_gZ_agX_agY;
static struct adl_operand _sym6983_operands[] = { {542, 0, 0, 0, 0, 6, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{45, 2, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{66, 3, ADL_REGISTER, 0, 0, 20, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 1, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction ldh_u_s_u_gZ_agX_agY_plus
static struct adl_operand _sym6984_operands_operands[] = { {541, 0, 0, 0, 0, 0, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{204, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{43, 2, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{59, 3, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym6985[] = {
  // ldh_u_s_u_gZ_agX_agY    (0)
  { "ldh_u_s_u_gZ_agX_agY", 1, 3, 29, 64,  0x1, { 0x7c600000,},0, "", 0, 4, 4, 0, 1, 0, _sym6983_operands,0,0,0, 0,0,&_sym6982,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym6986[] = { &_sym442, &_sym332, &_sym88, &_sym116,  (struct enum_fields *) -1,};

// Instruction ldm_Iu4_AYG_Iu2
static vcpu_local_instr_attrs _sym6987 { "0100000000000000001000000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Instruction ldm_Iu4_AYG_Iu2
static struct adl_operand _sym6988_operands_operands[] = { {333, 0, 0, 0, 0, 16, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{60, 1, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{383, 2, 0, 0, 0, 23, 0ull, 0x3ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym6989[] = { &_sym360, &_sym116, &_sym426,  (struct enum_fields *) -1,};

// Instruction ldm_Iu5_sp_Is10
static vcpu_local_instr_attrs _sym6990 { "0000000000000000000100000000000000010000000000000000000000000100000000000000000000" , nullptr };

// Instruction ldm_Iu5_sp_Is10
static struct adl_operand _sym6991_operands_operands[] = { {328, 0, 0, 0, 0, 24, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{239, 1, ADL_SIGNED, 0, 0, 14, ((bfd_int64_t)18446744073709551105ull-1), 511ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym6992[] = { &_sym356, 0,  (struct enum_fields *) -1,};

// Instruction ldm_Iu5_sp_Is10_zero
static vcpu_local_instr_attrs _sym6993 { "0000000000000000000100000000000000010000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  ldm_Iu5_sp_Is10_zero -> ldm_Iu5_sp_Is10;
static struct adl_operand _sym6994_operands[] = { {328, 0, 0, 0, 0, 24, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction ldm_Iu5_sp_Is10_zero
static struct adl_operand _sym6995_operands_operands[] = { {328, 0, 0, 0, 0, 24, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym6996[] = {
  // ldm_Iu5_sp_Is10    (0)
  { "ldm_Iu5_sp_Is10", 1, 3, 29, 64,  0x1, { 0x12000000,},0, "", 0, 1, 1, 0, 0, 0, _sym6994_operands,0,0,0, 0,0,&_sym6993,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym6997[] = { &_sym356,  (struct enum_fields *) -1,};

// Instruction log_gZ_gX
static vcpu_local_instr_attrs _sym6998 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Instruction log_gZ_gX
static struct adl_operand _sym6999_operands_operands[] = { {211, 0, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{191, 1, ADL_REGISTER, 0, 0, 21, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym7000[] = { &_sym332, &_sym272,  (struct enum_fields *) -1,};

// Instruction mac_cc_gZ_gX_gY
static vcpu_local_instr_attrs _sym7001 { "0000000000000000001000000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Instruction mac_cc_gZ_gX_gY
static struct adl_operand _sym7002_operands_operands[] = { {118, 0, 0, 0, 0, 9, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 1, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{191, 2, ADL_REGISTER, 0, 0, 21, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{199, 3, ADL_REGISTER, 0, 0, 17, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym7003[] = { &_sym206, &_sym332, &_sym272, &_sym310,  (struct enum_fields *) -1,};

// Instruction mant_cc_gZ_gX
static vcpu_local_instr_attrs _sym7004 { "0000000000000000001000000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Instruction mant_cc_gZ_gX
static struct adl_operand _sym7005_operands_operands[] = { {118, 0, 0, 0, 0, 9, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 1, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{191, 2, ADL_REGISTER, 0, 0, 21, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym7006[] = { &_sym206, &_sym332, &_sym272,  (struct enum_fields *) -1,};

// Instruction max_gZ_gX_gY
static vcpu_local_instr_attrs _sym7007 { "0000000000000000001000000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Instruction max_gZ_gX_gY
static struct adl_operand _sym7008_operands_operands[] = { {211, 0, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{191, 1, ADL_REGISTER, 0, 0, 21, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{199, 2, ADL_REGISTER, 0, 0, 17, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym7009[] = { &_sym332, &_sym272, &_sym310,  (struct enum_fields *) -1,};

// Instruction min_gZ_gX_gY
static vcpu_local_instr_attrs _sym7010 { "0000000000000000001000000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Instruction min_gZ_gX_gY
static struct adl_operand _sym7011_operands_operands[] = { {211, 0, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{191, 1, ADL_REGISTER, 0, 0, 21, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{199, 2, ADL_REGISTER, 0, 0, 17, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym7012[] = { &_sym332, &_sym272, &_sym310,  (struct enum_fields *) -1,};

// Instruction mod_s_cc_GZ_GX_GY
static vcpu_local_instr_attrs _sym7013 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Instruction mod_s_cc_GZ_GX_GY
static struct adl_operand _sym7014_operands_operands[] = { {370, 0, 0, 0, 0, 8, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{118, 1, 0, 0, 0, 9, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 2, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{191, 3, ADL_REGISTER, 0, 0, 21, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{199, 4, ADL_REGISTER, 0, 0, 17, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym7015[] = { &_sym400, &_sym206, &_sym332, &_sym272, &_sym310,  (struct enum_fields *) -1,};

// Instruction mod_s_gZ_Is16
static vcpu_local_instr_attrs _sym7016 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Instruction mod_s_gZ_Is16
static struct adl_operand _sym7017_operands_operands[] = { {211, 0, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{249, 1, ADL_SIGNED, 0, 0, 9, ((bfd_int64_t)18446744073709518849ull-1), 32767ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym7018[] = { &_sym332, 0,  (struct enum_fields *) -1,};

// Instruction mod_s_gZ_Is16_mod
static vcpu_local_instr_attrs _sym7019 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  mod_s_gZ_Is16_mod -> mod_s_gZ_Is16;
static struct adl_operand _sym7020_operands[] = { {249, 1, ADL_SIGNED, 0, 0, 9, ((bfd_int64_t)18446744073709518849ull-1), 32767ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 0, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction mod_s_gZ_Is16_mod
static struct adl_operand _sym7021_operands_operands[] = { {204, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{247, 1, ADL_SIGNED, 0, 0, 0, ((bfd_int64_t)18446744073709518849ull-1), 32767ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym7022[] = {
  // mod_s_gZ_Is16    (0)
  { "mod_s_gZ_Is16", 1, 3, 29, 64,  0x1, { 0x63800000,},0, "", 0, 2, 2, 0, 0, 0, _sym7020_operands,0,0,0, 0,0,&_sym7019,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym7023[] = { &_sym332, 0,  (struct enum_fields *) -1,};

// Instruction mod_z_gZ_Iu16
static vcpu_local_instr_attrs _sym7024 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Instruction mod_z_gZ_Iu16
static struct adl_operand _sym7025_operands_operands[] = { {211, 0, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{286, 1, 0, 0, 0, 9, 0ull, 0xffffull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym7026[] = { &_sym332, 0,  (struct enum_fields *) -1,};

// Instruction mod_z_gZ_Iu16_mod
static vcpu_local_instr_attrs _sym7027 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  mod_z_gZ_Iu16_mod -> mod_z_gZ_Iu16;
static struct adl_operand _sym7028_operands[] = { {286, 1, 0, 0, 0, 9, 0ull, 0xffffull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 0, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction mod_z_gZ_Iu16_mod
static struct adl_operand _sym7029_operands_operands[] = { {204, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{285, 1, 0, 0, 0, 0, 0ull, 0xffffull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym7030[] = {
  // mod_z_gZ_Iu16    (0)
  { "mod_z_gZ_Iu16", 1, 3, 29, 64,  0x1, { 0x63000000,},0, "", 0, 2, 2, 0, 0, 0, _sym7028_operands,0,0,0, 0,0,&_sym7027,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym7031[] = { &_sym332, 0,  (struct enum_fields *) -1,};

// Instruction mpyS_s_gZ_Is16
static vcpu_local_instr_attrs _sym7032 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Instruction mpyS_s_gZ_Is16
static struct adl_operand _sym7033_operands_operands[] = { {211, 0, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{249, 1, ADL_SIGNED, 0, 0, 9, ((bfd_int64_t)18446744073709518849ull-1), 32767ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym7034[] = { &_sym332, 0,  (struct enum_fields *) -1,};

// Instruction mpyS_s_gZ_Is16_mpy
static vcpu_local_instr_attrs _sym7035 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  mpyS_s_gZ_Is16_mpy -> mpyS_s_gZ_Is16;
static struct adl_operand _sym7036_operands[] = { {249, 1, ADL_SIGNED, 0, 0, 9, ((bfd_int64_t)18446744073709518849ull-1), 32767ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 0, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction mpyS_s_gZ_Is16_mpy
static struct adl_operand _sym7037_operands_operands[] = { {204, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{247, 1, ADL_SIGNED, 0, 0, 0, ((bfd_int64_t)18446744073709518849ull-1), 32767ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym7038[] = {
  // mpyS_s_gZ_Is16    (0)
  { "mpyS_s_gZ_Is16", 1, 3, 29, 64,  0x1, { 0x64800000,},0, "", 0, 2, 2, 0, 0, 0, _sym7036_operands,0,0,0, 0,0,&_sym7035,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym7039[] = { &_sym332, 0,  (struct enum_fields *) -1,};

// Instruction mpyS_s_gZ_Is16_mpy_s
static vcpu_local_instr_attrs _sym7040 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  mpyS_s_gZ_Is16_mpy_s -> mpyS_s_gZ_Is16;
static struct adl_operand _sym7041_operands[] = { {249, 1, ADL_SIGNED, 0, 0, 9, ((bfd_int64_t)18446744073709518849ull-1), 32767ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 0, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction mpyS_s_gZ_Is16_mpy_s
static struct adl_operand _sym7042_operands_operands[] = { {204, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{247, 1, ADL_SIGNED, 0, 0, 0, ((bfd_int64_t)18446744073709518849ull-1), 32767ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym7043[] = {
  // mpyS_s_gZ_Is16    (0)
  { "mpyS_s_gZ_Is16", 1, 3, 29, 64,  0x1, { 0x64800000,},0, "", 0, 2, 2, 0, 0, 0, _sym7041_operands,0,0,0, 0,0,&_sym7040,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym7044[] = { &_sym332, 0,  (struct enum_fields *) -1,};

// Instruction mpyS_z_gZ_Iu16
static vcpu_local_instr_attrs _sym7045 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Instruction mpyS_z_gZ_Iu16
static struct adl_operand _sym7046_operands_operands[] = { {211, 0, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{286, 1, 0, 0, 0, 9, 0ull, 0xffffull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym7047[] = { &_sym332, 0,  (struct enum_fields *) -1,};

// Instruction mpyS_z_gZ_Iu16_mpy
adl_instr_attr_val _sym7048[] = { { instr_opS,  0, 0 }, { instr_inst,  0, "mpyD_gX_gY_I32_mpy_gX_I32" }, { instr_vcpu1,  0, 0 }, { -1, 0, 0 } };
static vcpu_local_instr_attrs _sym7049 { "0000000000000000000010000000000000100000000000000000000000000100000000000000000000" , _sym7048 };

// Shorthand:  mpyS_z_gZ_Iu16_mpy -> mpyS_z_gZ_Iu16;
static struct adl_operand _sym7050_operands[] = { {286, 1, 0, 0, 0, 9, 0ull, 0xffffull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 0, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction mpyS_z_gZ_Iu16_mpy
static struct adl_operand _sym7051_operands_operands[] = { {204, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{285, 1, 0, 0, 0, 0, 0ull, 0xffffull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym7052[] = {
  // mpyS_z_gZ_Iu16    (0)
  { "mpyS_z_gZ_Iu16", 1, 3, 29, 64,  0x1, { 0x64000000,},0, "", 0, 2, 2, 0, 0, 0, _sym7050_operands,0,0,0, 0,0,&_sym7049,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym7053[] = { &_sym332, 0,  (struct enum_fields *) -1,};

// Instruction mpyS_z_gZ_Iu16_mpy_z
adl_instr_attr_val _sym7054[] = { { instr_opS,  0, 0 }, { instr_inst,  0, "mpyD_gX_gY_I32_mpy_gX_I32" }, { instr_vcpu1,  0, 0 }, { -1, 0, 0 } };
static vcpu_local_instr_attrs _sym7055 { "0000000000000000000010000000000000100000000000000000000000000100000000000000000000" , _sym7054 };

// Shorthand:  mpyS_z_gZ_Iu16_mpy_z -> mpyS_z_gZ_Iu16;
static struct adl_operand _sym7056_operands[] = { {286, 1, 0, 0, 0, 9, 0ull, 0xffffull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 0, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction mpyS_z_gZ_Iu16_mpy_z
static struct adl_operand _sym7057_operands_operands[] = { {204, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{285, 1, 0, 0, 0, 0, 0ull, 0xffffull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym7058[] = {
  // mpyS_z_gZ_Iu16    (0)
  { "mpyS_z_gZ_Iu16", 1, 3, 29, 64,  0x1, { 0x64000000,},0, "", 0, 2, 2, 0, 0, 0, _sym7056_operands,0,0,0, 0,0,&_sym7055,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym7059[] = { &_sym332, 0,  (struct enum_fields *) -1,};

// Instruction mpy_cc_s_gZ_gX_gY
static vcpu_local_instr_attrs _sym7060 { "0000000000000000001000000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Instruction mpy_cc_s_gZ_gX_gY
static struct adl_operand _sym7061_operands_operands[] = { {118, 0, 0, 0, 0, 9, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{370, 1, 0, 0, 0, 8, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 2, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{191, 3, ADL_REGISTER, 0, 0, 21, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{199, 4, ADL_REGISTER, 0, 0, 17, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym7062[] = { &_sym206, &_sym400, &_sym332, &_sym272, &_sym310,  (struct enum_fields *) -1,};

// Instruction mvS_aX_agY
static vcpu_local_instr_attrs _sym7063 { "0000000000000000001000000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  mvS_aX_agY -> mvS_agX_agY;
static struct adl_operand _sym7064_operands[] = { {60, 1, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{50, 0, ADL_REGISTER, 0, 0, 24, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction mvS_aX_agY
static struct adl_operand _sym7065_operands_operands[] = { {42, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{59, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym7066[] = {
  // mvS_agX_agY    (0)
  { "mvS_agX_agY", 1, 3, 29, 64,  0x1, { 0x6000000,},0, "", 0, 2, 2, 0, 0, 0, _sym7064_operands,0,0,0, 0,0,&_sym7063,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym7067[] = { &_sym86, &_sym116,  (struct enum_fields *) -1,};

// Instruction mvS_aX_agY_mv
adl_instr_attr_val _sym7068[] = { { instr_opS,  0, 0 }, { instr_inst,  0, "mv_agX_agY" }, { instr_vcpu3,  0, 0 }, { -1, 0, 0 } };
static vcpu_local_instr_attrs _sym7069 { "0000000000000000001000000000000000100000000000000000000000000100000000000000000000" , _sym7068 };

// Shorthand:  mvS_aX_agY_mv -> mvS_agX_agY;
static struct adl_operand _sym7070_operands[] = { {60, 1, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{50, 0, ADL_REGISTER, 0, 0, 24, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction mvS_aX_agY_mv
static struct adl_operand _sym7071_operands_operands[] = { {42, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{59, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym7072[] = {
  // mvS_agX_agY    (0)
  { "mvS_agX_agY", 1, 3, 29, 64,  0x1, { 0x6000000,},0, "", 0, 2, 2, 0, 0, 0, _sym7070_operands,0,0,0, 0,0,&_sym7069,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym7073[] = { &_sym86, &_sym116,  (struct enum_fields *) -1,};

// Instruction mvS_aX_sp
static vcpu_local_instr_attrs _sym7074 { "0000000000000000001010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Instruction mvS_aX_sp
static struct adl_operand _sym7075_operands_operands[] = { {57, 0, ADL_REGISTER, 0, 0, 24, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym7076[] = { &_sym86,  (struct enum_fields *) -1,};

// Instruction mvS_aX_sp_mv
adl_instr_attr_val _sym7077[] = { { instr_opS,  0, 0 }, { instr_inst,  0, "mv_agX_sp" }, { instr_vcpu1,  0, 0 }, { instr_vcpu3,  0, 0 }, { -1, 0, 0 } };
static vcpu_local_instr_attrs _sym7078 { "0000000000000000001010000000000000100000000000000000000000000100000000000000000000" , _sym7077 };

// Shorthand:  mvS_aX_sp_mv -> mvS_aX_sp;
static struct adl_operand _sym7079_operands[] = { {57, 0, ADL_REGISTER, 0, 0, 24, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction mvS_aX_sp_mv
static struct adl_operand _sym7080_operands_operands[] = { {42, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym7081[] = {
  // mvS_aX_sp    (0)
  { "mvS_aX_sp", 1, 3, 29, 64,  0x1, { 0x63f0000,},0, "", 0, 1, 1, 0, 0, 0, _sym7079_operands,0,0,0, 0,0,&_sym7078,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym7082[] = { &_sym86,  (struct enum_fields *) -1,};

// Instruction mvS_agX_aY
static vcpu_local_instr_attrs _sym7083 { "0000000000000000001000000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  mvS_agX_aY -> mvS_agX_agY;
static struct adl_operand _sym7084_operands[] = { {60, 1, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{50, 0, ADL_REGISTER, 0, 0, 24, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction mvS_agX_aY
static struct adl_operand _sym7085_operands_operands[] = { {43, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{58, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym7086[] = {
  // mvS_agX_agY    (0)
  { "mvS_agX_agY", 1, 3, 29, 64,  0x1, { 0x6000000,},0, "", 0, 2, 2, 0, 0, 0, _sym7084_operands,0,0,0, 0,0,&_sym7083,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym7087[] = { &_sym88, &_sym114,  (struct enum_fields *) -1,};

// Instruction mvS_agX_aY_mv
adl_instr_attr_val _sym7088[] = { { instr_opS,  0, 0 }, { instr_inst,  0, "mv_agX_agY" }, { instr_vcpu3,  0, 0 }, { -1, 0, 0 } };
static vcpu_local_instr_attrs _sym7089 { "0000000000000000001000000000000000100000000000000000000000000100000000000000000000" , _sym7088 };

// Shorthand:  mvS_agX_aY_mv -> mvS_agX_agY;
static struct adl_operand _sym7090_operands[] = { {60, 1, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{50, 0, ADL_REGISTER, 0, 0, 24, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction mvS_agX_aY_mv
static struct adl_operand _sym7091_operands_operands[] = { {43, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{58, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym7092[] = {
  // mvS_agX_agY    (0)
  { "mvS_agX_agY", 1, 3, 29, 64,  0x1, { 0x6000000,},0, "", 0, 2, 2, 0, 0, 0, _sym7090_operands,0,0,0, 0,0,&_sym7089,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym7093[] = { &_sym88, &_sym114,  (struct enum_fields *) -1,};

// Instruction mvS_agX_agY
static vcpu_local_instr_attrs _sym7094 { "0000000000000000001000000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Instruction mvS_agX_agY
static struct adl_operand _sym7095_operands_operands[] = { {60, 0, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{50, 1, ADL_REGISTER, 0, 0, 24, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym7096[] = { 0, &_sym118, &_sym100,  (struct enum_fields *) -1,};

// Instruction mvS_s_gZ_Is16
static vcpu_local_instr_attrs _sym7097 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Instruction mvS_s_gZ_Is16
static struct adl_operand _sym7098_operands_operands[] = { {211, 0, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{254, 1, ADL_EXT_SIGNED, 0, 0, 9, ((bfd_int64_t)18446744073709518849ull-1), 65535ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym7099[] = { &_sym332, 0,  (struct enum_fields *) -1,};

// Instruction mvS_s_gZ_Is16_mv_s
static vcpu_local_instr_attrs _sym7100 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  mvS_s_gZ_Is16_mv_s -> mvS_s_gZ_Is16;
static struct adl_operand _sym7101_operands[] = { {254, 1, ADL_EXT_SIGNED, 0, 0, 9, ((bfd_int64_t)18446744073709518849ull-1), 65535ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 0, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction mvS_s_gZ_Is16_mv_s
static struct adl_operand _sym7102_operands_operands[] = { {204, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{253, 1, ADL_EXT_SIGNED, 0, 0, 0, ((bfd_int64_t)18446744073709518849ull-1), 65535ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym7103[] = {
  // mvS_s_gZ_Is16    (0)
  { "mvS_s_gZ_Is16", 1, 3, 29, 64,  0x1, { 0x60800000,},0, "", 0, 2, 2, 0, 0, 0, _sym7101_operands,0,0,0, 0,0,&_sym7100,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym7104[] = { &_sym332, 0,  (struct enum_fields *) -1,};

// Instruction mvS_sp_aY
static vcpu_local_instr_attrs _sym7105 { "0000000000000000001000000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Instruction mvS_sp_aY
static struct adl_operand _sym7106_operands_operands[] = { {69, 0, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym7107[] = { &_sym114,  (struct enum_fields *) -1,};

// Instruction mvS_sp_aY_mv
adl_instr_attr_val _sym7108[] = { { instr_opS,  0, 0 }, { instr_inst,  0, "mv_sp_agX" }, { instr_vcpu1,  0, 0 }, { instr_vcpu3,  0, 0 }, { -1, 0, 0 } };
static vcpu_local_instr_attrs _sym7109 { "0000000000000000001010000000000000100000000000000000000000000100000000000000000000" , _sym7108 };

// Shorthand:  mvS_sp_aY_mv -> mvS_sp_aY;
static struct adl_operand _sym7110_operands[] = { {69, 0, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction mvS_sp_aY_mv
static struct adl_operand _sym7111_operands_operands[] = { {58, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym7112[] = {
  // mvS_sp_aY    (0)
  { "mvS_sp_aY", 1, 3, 29, 64,  0x1, { 0x60001f8,},0, "", 0, 1, 1, 0, 0, 0, _sym7110_operands,0,0,0, 0,0,&_sym7109,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym7113[] = { &_sym114,  (struct enum_fields *) -1,};

// Instruction mvS_z_gZ_Iu16
static vcpu_local_instr_attrs _sym7114 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Instruction mvS_z_gZ_Iu16
static struct adl_operand _sym7115_operands_operands[] = { {211, 0, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{286, 1, 0, 0, 0, 9, 0ull, 0xffffull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym7116[] = { &_sym332, 0,  (struct enum_fields *) -1,};

// Instruction mvS_z_gZ_Iu16_mv
static vcpu_local_instr_attrs _sym7117 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  mvS_z_gZ_Iu16_mv -> mvS_z_gZ_Iu16;
static struct adl_operand _sym7118_operands[] = { {286, 1, 0, 0, 0, 9, 0ull, 0xffffull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 0, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction mvS_z_gZ_Iu16_mv
static struct adl_operand _sym7119_operands_operands[] = { {204, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{285, 1, 0, 0, 0, 0, 0ull, 0xffffull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym7120[] = {
  // mvS_z_gZ_Iu16    (0)
  { "mvS_z_gZ_Iu16", 1, 3, 29, 64,  0x1, { 0x60000000,},0, "", 0, 2, 2, 0, 0, 0, _sym7118_operands,0,0,0, 0,0,&_sym7117,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym7121[] = { &_sym332, 0,  (struct enum_fields *) -1,};

// Instruction mvS_z_gZ_Iu16_mv_z
adl_instr_attr_val _sym7122[] = { { instr_opS,  0, 0 }, { instr_inst,  0, "mvD_gX_I32_mv_cc" }, { instr_vcpu1,  0, 0 }, { -1, 0, 0 } };
static vcpu_local_instr_attrs _sym7123 { "0000000000000000000010000000000000100000000000000000000000000100000000000000000000" , _sym7122 };

// Shorthand:  mvS_z_gZ_Iu16_mv_z -> mvS_z_gZ_Iu16;
static struct adl_operand _sym7124_operands[] = { {286, 1, 0, 0, 0, 9, 0ull, 0xffffull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 0, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction mvS_z_gZ_Iu16_mv_z
static struct adl_operand _sym7125_operands_operands[] = { {204, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{285, 1, 0, 0, 0, 0, 0ull, 0xffffull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym7126[] = {
  // mvS_z_gZ_Iu16    (0)
  { "mvS_z_gZ_Iu16", 1, 3, 29, 64,  0x1, { 0x60000000,},0, "", 0, 2, 2, 0, 0, 0, _sym7124_operands,0,0,0, 0,0,&_sym7123,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym7127[] = { &_sym332, 0,  (struct enum_fields *) -1,};

// Instruction mv_H_VPX_Iu1
static vcpu_local_instr_attrs _sym7128 { "0100000000000000001000000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  mv_H_VPX_Iu1 -> mv_h_VPX_Iu1;
static struct adl_operand _sym7129_operands[] = { {376, 0, 0, 0, 0, 24, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction mv_H_VPX_Iu1
static struct adl_operand _sym7130_operands_operands[] = { {374, 0, 0, 0, 0, 0, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym7131[] = {
  // mv_h_VPX_Iu1    (0)
  { "mv_h_VPX_Iu1", 1, 3, 29, 64,  0x1, { 0x3b010060,},0, "", 0, 1, 1, 0, 1, 0, _sym7129_operands,0,0,1, 0,0,&_sym7128,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym7132[] = { &_sym408,  (struct enum_fields *) -1,};

// Instruction mv_VPX_Iu1_H
static vcpu_local_instr_attrs _sym7133 { "0100000000000000001000000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  mv_VPX_Iu1_H -> mv_VPX_Iu1_h;
static struct adl_operand _sym7134_operands[] = { {375, 0, 0, 0, 0, 28, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction mv_VPX_Iu1_H
static struct adl_operand _sym7135_operands_operands[] = { {374, 0, 0, 0, 0, 0, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym7136[] = {
  // mv_VPX_Iu1_h    (0)
  { "mv_VPX_Iu1_h", 1, 3, 29, 64,  0x1, { 0x3b010600,},0, "", 0, 1, 1, 0, 1, 0, _sym7134_operands,0,0,1, 0,0,&_sym7133,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym7137[] = { &_sym408,  (struct enum_fields *) -1,};

// Instruction mv_VPX_Iu1_h
static vcpu_local_instr_attrs _sym7138 { "0100000000000000001000000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Instruction mv_VPX_Iu1_h
static struct adl_operand _sym7139_operands_operands[] = { {375, 0, 0, 0, 0, 28, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym7140[] = { &_sym408,  (struct enum_fields *) -1,};

// Instruction mv_cc_Iu4
static vcpu_local_instr_attrs _sym7141 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Instruction mv_cc_Iu4
static struct adl_operand _sym7142_operands_operands[] = { {300, 0, 0, 0, 0, 21, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym7143[] = { 0,  (struct enum_fields *) -1,};

// Instruction mv_cc_gZ_gX
static vcpu_local_instr_attrs _sym7144 { "0000000000000000001000000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Instruction mv_cc_gZ_gX
static struct adl_operand _sym7145_operands_operands[] = { {118, 0, 0, 0, 0, 9, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{207, 1, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{181, 2, ADL_REGISTER, 0, 0, 21, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym7146[] = { &_sym206, &_sym336, &_sym288,  (struct enum_fields *) -1,};

// Instruction mv_cc_gZ_pc
static vcpu_local_instr_attrs _sym7147 { "0000000000000000001100000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Instruction mv_cc_gZ_pc
static struct adl_operand _sym7148_operands_operands[] = { {118, 0, 0, 0, 0, 9, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 1, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym7149[] = { &_sym206, &_sym332,  (struct enum_fields *) -1,};

// Instruction mv_cc_gZ_quot
static vcpu_local_instr_attrs _sym7150 { "0000000000000000001010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Instruction mv_cc_gZ_quot
static struct adl_operand _sym7151_operands_operands[] = { {118, 0, 0, 0, 0, 9, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 1, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym7152[] = { &_sym206, &_sym332,  (struct enum_fields *) -1,};

// Instruction mv_cc_gZ_rem
static vcpu_local_instr_attrs _sym7153 { "0000000000000000001010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Instruction mv_cc_gZ_rem
static struct adl_operand _sym7154_operands_operands[] = { {118, 0, 0, 0, 0, 9, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 1, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym7155[] = { &_sym206, &_sym332,  (struct enum_fields *) -1,};

// Instruction mv_h_VPX_Iu1
static vcpu_local_instr_attrs _sym7156 { "0100000000000000001000000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Instruction mv_h_VPX_Iu1
static struct adl_operand _sym7157_operands_operands[] = { {376, 0, 0, 0, 0, 24, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym7158[] = { &_sym408,  (struct enum_fields *) -1,};

// Instruction mv_sp_Iu20_opS_LO
static vcpu_local_instr_attrs _sym7159 { "0000000000000000001000000000000000000000000000000000000010000100000000000000000000" , nullptr };

// Instruction mv_sp_Iu20_opS_LO
static struct adl_operand _sym7160_operands_operands[] = { {221, 0, ADL_ABSOLUTE, 2, 0, 9, 0ull, 0x3fffffull, 0x3ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym7161[] = { 0,  (struct enum_fields *) -1,};

// Instruction mvh_s_cc_s_gZ_gX
static vcpu_local_instr_attrs _sym7162 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  mvh_s_cc_s_gZ_gX -> mvh_s_gZ_gX;
static struct adl_operand _sym7163_operands[] = { {118, 0, 0, 0, 0, 9, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{191, 2, ADL_REGISTER, 0, 0, 21, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 1, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction mvh_s_cc_s_gZ_gX
static struct adl_operand _sym7164_operands_operands[] = { {364, 0, 0, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{204, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{172, 2, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym7165[] = {
  // mvh_s_gZ_gX    (0)
  { "mvh_s_gZ_gX", 1, 3, 29, 64,  0x1, { 0x3b040000,},0, "", 0, 3, 3, 0, 1, 0, _sym7163_operands,0,0,0, 0,0,&_sym7162,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym7166[] = { &_sym390, &_sym332, &_sym272,  (struct enum_fields *) -1,};

// Instruction mvh_s_gZ_gX
static vcpu_local_instr_attrs _sym7167 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Instruction mvh_s_gZ_gX
static struct adl_operand _sym7168_operands_operands[] = { {118, 0, 0, 0, 0, 9, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 1, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{191, 2, ADL_REGISTER, 0, 0, 21, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym7169[] = { &_sym206, &_sym332, &_sym272,  (struct enum_fields *) -1,};

// Instruction mvh_s_s_gZ_gX
static vcpu_local_instr_attrs _sym7170 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  mvh_s_s_gZ_gX -> mvh_s_gZ_gX;
static struct adl_operand _sym7171_operands[] = { {191, 1, ADL_REGISTER, 0, 0, 21, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 0, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction mvh_s_s_gZ_gX
static struct adl_operand _sym7172_operands_operands[] = { {204, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{172, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym7173[] = {
  // mvh_s_gZ_gX    (0)
  { "mvh_s_gZ_gX", 1, 3, 29, 64,  0x1, { 0x3b040000,},0, "", 0, 2, 2, 0, 0, 0, _sym7171_operands,0,0,0, 0,0,&_sym7170,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym7174[] = { &_sym332, &_sym272,  (struct enum_fields *) -1,};

// Instruction mvip_Iu9_gX
static vcpu_local_instr_attrs _sym7175 { "0000000000000000000100000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Instruction mvip_Iu9_gX
static struct adl_operand _sym7176_operands_operands[] = { {314, 0, 0, 0, 0, 12, 0ull, 0x1ffull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{190, 1, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym7177[] = { 0, &_sym272,  (struct enum_fields *) -1,};

// Instruction mvip_Iu9_gX_gY
static vcpu_local_instr_attrs _sym7178 { "0000000000000000000100000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Instruction mvip_Iu9_gX_gY
static struct adl_operand _sym7179_operands_operands[] = { {314, 0, 0, 0, 0, 12, 0ull, 0x1ffull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{190, 1, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{203, 2, ADL_REGISTER, 0, 0, 21, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym7180[] = { 0, &_sym272, &_sym310,  (struct enum_fields *) -1,};

// Instruction mvip_gX_Iu9
static vcpu_local_instr_attrs _sym7181 { "0000000000000000000100000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Instruction mvip_gX_Iu9
static struct adl_operand _sym7182_operands_operands[] = { {190, 0, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{314, 1, 0, 0, 0, 12, 0ull, 0x1ffull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym7183[] = { &_sym272, 0,  (struct enum_fields *) -1,};

// Instruction mvip_gX_Iu9_gY
static vcpu_local_instr_attrs _sym7184 { "0000000000000000000100000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Instruction mvip_gX_Iu9_gY
static struct adl_operand _sym7185_operands_operands[] = { {190, 0, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{314, 1, 0, 0, 0, 12, 0ull, 0x1ffull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{203, 2, ADL_REGISTER, 0, 0, 21, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym7186[] = { &_sym272, 0, &_sym310,  (struct enum_fields *) -1,};

// Instruction mvip_gX_gZ
static vcpu_local_instr_attrs _sym7187 { "0000000000000000000100000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Instruction mvip_gX_gZ
static struct adl_operand _sym7188_operands_operands[] = { {190, 0, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{209, 1, ADL_REGISTER, 0, 0, 17, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym7189[] = { &_sym272, &_sym332,  (struct enum_fields *) -1,};

// Instruction mvip_gX_gZ_gY
static vcpu_local_instr_attrs _sym7190 { "0000000000000000000100000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Instruction mvip_gX_gZ_gY
static struct adl_operand _sym7191_operands_operands[] = { {190, 0, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{209, 1, ADL_REGISTER, 0, 0, 17, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{203, 2, ADL_REGISTER, 0, 0, 21, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym7192[] = { &_sym272, &_sym332, &_sym310,  (struct enum_fields *) -1,};

// Instruction mvip_gZ_gX
static vcpu_local_instr_attrs _sym7193 { "0000000000000000000100000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Instruction mvip_gZ_gX
static struct adl_operand _sym7194_operands_operands[] = { {209, 0, ADL_REGISTER, 0, 0, 17, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{190, 1, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym7195[] = { &_sym332, &_sym272,  (struct enum_fields *) -1,};

// Instruction mvip_gZ_gX_gY
static vcpu_local_instr_attrs _sym7196 { "0000000000000000000100000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Instruction mvip_gZ_gX_gY
static struct adl_operand _sym7197_operands_operands[] = { {209, 0, ADL_REGISTER, 0, 0, 17, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{190, 1, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{203, 2, ADL_REGISTER, 0, 0, 21, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym7198[] = { &_sym332, &_sym272, &_sym310,  (struct enum_fields *) -1,};

// Instruction nop_s
static vcpu_local_instr_attrs _sym7199 { "0000000000000000000010000000000000001000000000000000000000000100000000000000000000" , nullptr };

// Instruction nop_s
static struct enum_fields *_sym7201[] = {  (struct enum_fields *) -1,};

// Instruction nop_s_syn
static vcpu_local_instr_attrs _sym7202 { "0000000000000000000010000000000000001000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  nop_s_syn -> nop_s;

// Instruction nop_s_syn
static struct adl_opcode _sym7205[] = {
  // nop_s    (0)
  { "nop_s", 1, 3, 29, 64,  0x1, { 0x7000000,},0, "", 0, 0, 0, 0, 0, 0, 0,0,0,0, 0,0,&_sym7202,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym7206[] = {  (struct enum_fields *) -1,};

// Instruction not_cc_gZ_gX
static vcpu_local_instr_attrs _sym7207 { "0000000000000000001010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Instruction not_cc_gZ_gX
static struct adl_operand _sym7208_operands_operands[] = { {118, 0, 0, 0, 0, 9, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 1, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{191, 2, ADL_REGISTER, 0, 0, 21, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym7209[] = { &_sym206, &_sym332, &_sym272,  (struct enum_fields *) -1,};

// Instruction null
static vcpu_local_instr_attrs _sym7210 { "0000000000000000000010000000000000000000010000000000000000000100000000000000000000" , nullptr };

// Instruction null
static struct enum_fields *_sym7212[] = {  (struct enum_fields *) -1,};

// Instruction orS_gX_Iu16
static vcpu_local_instr_attrs _sym7213 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Instruction orS_gX_Iu16
static struct adl_operand _sym7214_operands_operands[] = { {190, 0, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{286, 1, 0, 0, 0, 9, 0ull, 0xffffull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym7215[] = { &_sym272, 0,  (struct enum_fields *) -1,};

// Instruction orS_gX_Iu16_or
adl_instr_attr_val _sym7216[] = { { instr_opS,  0, 0 }, { instr_inst,  0, "orD_gX_gY_I32_or_cc_gX_I32" }, { instr_vcpu1,  0, 0 }, { -1, 0, 0 } };
static vcpu_local_instr_attrs _sym7217 { "0000000000000000000010000000000000100000000000000000000000000100000000000000000000" , _sym7216 };

// Shorthand:  orS_gX_Iu16_or -> orS_gX_Iu16;
static struct adl_operand _sym7218_operands[] = { {286, 1, 0, 0, 0, 9, 0ull, 0xffffull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{190, 0, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction orS_gX_Iu16_or
static struct adl_operand _sym7219_operands_operands[] = { {172, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{285, 1, 0, 0, 0, 0, 0ull, 0xffffull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym7220[] = {
  // orS_gX_Iu16    (0)
  { "orS_gX_Iu16", 1, 3, 29, 64,  0x1, { 0x20000000,},0, "", 0, 2, 2, 0, 0, 0, _sym7218_operands,0,0,0, 0,0,&_sym7217,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym7221[] = { &_sym272, 0,  (struct enum_fields *) -1,};

// Instruction or_H
static vcpu_local_instr_attrs _sym7222 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  or_H -> or_h;

// Instruction or_H
static struct adl_opcode _sym7225[] = {
  // or_h    (0)
  { "or_h", 1, 3, 29, 64,  0x1, { 0x20000060,},0, "", 0, 0, 0, 0, 0, 0, 0,0,0,0, 0,0,&_sym7222,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym7226[] = {  (struct enum_fields *) -1,};

// Instruction or_VPz_VPx_VPy
static vcpu_local_instr_attrs _sym7227 { "0100000000000000001000000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Instruction or_VPz_VPx_VPy
static struct adl_operand _sym7228_operands_operands[] = { {382, 0, ADL_REGISTER, 0, 0, 23, 0ull, 0x3ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{378, 1, ADL_REGISTER, 0, 0, 19, 0ull, 0x3ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{380, 2, ADL_REGISTER, 0, 0, 21, 0ull, 0x3ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym7229[] = { &_sym422, &_sym414, &_sym418,  (struct enum_fields *) -1,};

// Instruction or_cc_gZ_gX_gY
static vcpu_local_instr_attrs _sym7230 { "0000000000000000001010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Instruction or_cc_gZ_gX_gY
static struct adl_operand _sym7231_operands_operands[] = { {118, 0, 0, 0, 0, 9, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 1, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{191, 2, ADL_REGISTER, 0, 0, 21, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{199, 3, ADL_REGISTER, 0, 0, 17, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym7232[] = { &_sym206, &_sym332, &_sym272, &_sym310,  (struct enum_fields *) -1,};

// Instruction or_h
static vcpu_local_instr_attrs _sym7233 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Instruction or_h
static struct enum_fields *_sym7235[] = {  (struct enum_fields *) -1,};

// Instruction popm_a_I
static vcpu_local_instr_attrs _sym7236 { "0000000000000000000010000000000000010000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  popm_a_I -> popm_ag_impl;

static bfd_uint64_t _sym7238_modifier (const expressionS *operands, unsigned __cia ATTRIBUTE_UNUSED) { return ( (operands[0].X_add_number) << 0 ) + ( (operands[1].X_add_number) << 1 ) + ( (operands[2].X_add_number) << 2 ) + ( (operands[3].X_add_number) << 3 ) + ( (operands[4].X_add_number) << 4 ) + ( (operands[5].X_add_number) << 5 ) + ( (operands[6].X_add_number) << 6 ) + ( (operands[7].X_add_number) << 7 ) + ( (operands[8].X_add_number) << 8 ) + ( (operands[9].X_add_number) << 9 ) + ( (operands[10].X_add_number) << 10 ) + ( (operands[11].X_add_number) << 11 ) + ( (operands[12].X_add_number) << 12 ) + ( (operands[13].X_add_number) << 13 ) + ( (operands[14].X_add_number) << 14 ) + ( (operands[15].X_add_number) << 15 ); }

static int _sym7238_mod_indices[] = { 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15,  -1 };
static struct adl_operand _sym7237_operands[] = { {325, -1, 0, 0, 0, 0, 0, 0, 0, _sym7238_modifier, _sym7238_mod_indices, 0, 0,0, -1,-1,0}, };

// Instruction popm_a_I
static struct adl_operand _sym7239_operands_operands[] = { {28, 0, 0, 0, 0, 0, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{30, 1, 0, 0, 0, 0, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{32, 2, 0, 0, 0, 0, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{34, 3, 0, 0, 0, 0, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{36, 4, 0, 0, 0, 0, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{38, 5, 0, 0, 0, 0, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{3, 6, 0, 0, 0, 0, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{5, 7, 0, 0, 0, 0, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{7, 8, 0, 0, 0, 0, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{9, 9, 0, 0, 0, 0, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{11, 10, 0, 0, 0, 0, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{13, 11, 0, 0, 0, 0, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{15, 12, 0, 0, 0, 0, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{17, 13, 0, 0, 0, 0, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{19, 14, 0, 0, 0, 0, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{21, 15, 0, 0, 0, 0, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym7240[] = {
  // popm_ag_impl    (0)
  { "popm_ag_impl", 1, 3, 29, 64,  0x1, { 0x11000000,},0, "", 0, 1, 1, 0, 16, 0, _sym7237_operands,0,0,0, 0,0,&_sym7236,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym7241[] = { &_sym58, &_sym62, &_sym66, &_sym70, &_sym74, &_sym78, &_sym8, &_sym12, &_sym16, &_sym20, &_sym24, &_sym28, &_sym32, &_sym36, &_sym40, &_sym44,  (struct enum_fields *) -1,};

// Instruction popm_ag_impl
static vcpu_local_instr_attrs _sym7242 { "0000000000000000000010000000000000010000000000000000000000000100000000000000000000" , nullptr };

// Instruction popm_ag_impl
static struct adl_operand _sym7243_operands_operands[] = { {89, 0, 0, 0, 0, 7, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{325, 1, 0, 0, 0, 13, 0ull, 0xffffull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym7244[] = { 0, 0, 0,  (struct enum_fields *) -1,};

// Instruction popm_g
static vcpu_local_instr_attrs _sym7245 { "0000000000000000000010000000000000010000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  popm_g -> popm_ag_impl;

static bfd_uint64_t _sym7247_modifier (const expressionS *operands, unsigned __cia ATTRIBUTE_UNUSED) { return ( (operands[0].X_add_number) << 0 ) + ( (operands[1].X_add_number) << 1 ) + ( (operands[2].X_add_number) << 2 ) + ( (operands[3].X_add_number) << 3 ) + ( (operands[4].X_add_number) << 4 ) + ( (operands[5].X_add_number) << 5 ) + ( (operands[6].X_add_number) << 6 ) + ( (operands[7].X_add_number) << 7 ) + ( (operands[8].X_add_number) << 8 ) + ( (operands[9].X_add_number) << 9 ) + ( (operands[10].X_add_number) << 10 ) + ( (operands[11].X_add_number) << 11 ) + ( (operands[12].X_add_number) << 12 ) + ( (operands[13].X_add_number) << 13 ) + ( (operands[14].X_add_number) << 14 ) + ( (operands[15].X_add_number) << 15 ); }

static int _sym7247_mod_indices[] = { 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15,  -1 };
static struct adl_operand _sym7246_operands[] = { {325, -1, 0, 0, 0, 0, 0, 0, 0, _sym7247_modifier, _sym7247_mod_indices, 0, 0,0, -1,-1,0}, };

// Instruction popm_g
static struct adl_operand _sym7248_operands_operands[] = { {148, 0, 0, 0, 0, 0, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{150, 1, 0, 0, 0, 0, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{156, 2, 0, 0, 0, 0, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{158, 3, 0, 0, 0, 0, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{160, 4, 0, 0, 0, 0, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{162, 5, 0, 0, 0, 0, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{164, 6, 0, 0, 0, 0, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{166, 7, 0, 0, 0, 0, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{168, 8, 0, 0, 0, 0, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{170, 9, 0, 0, 0, 0, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{151, 10, 0, 0, 0, 0, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{153, 11, 0, 0, 0, 0, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{0, 12, 0, 0, 0, 0, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{2, 13, 0, 0, 0, 0, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{24, 14, 0, 0, 0, 0, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{26, 15, 0, 0, 0, 0, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym7249[] = {
  // popm_ag_impl    (0)
  { "popm_ag_impl", 1, 3, 29, 64,  0x1, { 0x10000000,},0, "", 0, 1, 1, 0, 16, 0, _sym7246_operands,0,0,0, 0,0,&_sym7245,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym7250[] = { &_sym224, &_sym228, &_sym240, &_sym244, &_sym248, &_sym252, &_sym256, &_sym260, &_sym264, &_sym268, &_sym230, &_sym234, &_sym2, &_sym6, &_sym50, &_sym54,  (struct enum_fields *) -1,};

// Instruction pushm_a_I
static vcpu_local_instr_attrs _sym7251 { "0000000000000000000010000000000000010000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  pushm_a_I -> pushm_ag_impl;

static bfd_uint64_t _sym7253_modifier (const expressionS *operands, unsigned __cia ATTRIBUTE_UNUSED) { return ( (operands[0].X_add_number) << 0 ) + ( (operands[1].X_add_number) << 1 ) + ( (operands[2].X_add_number) << 2 ) + ( (operands[3].X_add_number) << 3 ) + ( (operands[4].X_add_number) << 4 ) + ( (operands[5].X_add_number) << 5 ) + ( (operands[6].X_add_number) << 6 ) + ( (operands[7].X_add_number) << 7 ) + ( (operands[8].X_add_number) << 8 ) + ( (operands[9].X_add_number) << 9 ) + ( (operands[10].X_add_number) << 10 ) + ( (operands[11].X_add_number) << 11 ) + ( (operands[12].X_add_number) << 12 ) + ( (operands[13].X_add_number) << 13 ) + ( (operands[14].X_add_number) << 14 ) + ( (operands[15].X_add_number) << 15 ); }

static int _sym7253_mod_indices[] = { 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15,  -1 };
static struct adl_operand _sym7252_operands[] = { {325, -1, 0, 0, 0, 0, 0, 0, 0, _sym7253_modifier, _sym7253_mod_indices, 0, 0,0, -1,-1,0}, };

// Instruction pushm_a_I
static struct adl_operand _sym7254_operands_operands[] = { {28, 0, 0, 0, 0, 0, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{30, 1, 0, 0, 0, 0, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{32, 2, 0, 0, 0, 0, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{34, 3, 0, 0, 0, 0, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{36, 4, 0, 0, 0, 0, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{38, 5, 0, 0, 0, 0, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{3, 6, 0, 0, 0, 0, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{5, 7, 0, 0, 0, 0, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{7, 8, 0, 0, 0, 0, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{9, 9, 0, 0, 0, 0, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{11, 10, 0, 0, 0, 0, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{13, 11, 0, 0, 0, 0, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{15, 12, 0, 0, 0, 0, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{17, 13, 0, 0, 0, 0, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{19, 14, 0, 0, 0, 0, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{21, 15, 0, 0, 0, 0, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym7255[] = {
  // pushm_ag_impl    (0)
  { "pushm_ag_impl", 1, 3, 29, 64,  0x1, { 0x15000000,},0, "", 0, 1, 1, 0, 16, 0, _sym7252_operands,0,0,0, 0,0,&_sym7251,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym7256[] = { &_sym58, &_sym62, &_sym66, &_sym70, &_sym74, &_sym78, &_sym8, &_sym12, &_sym16, &_sym20, &_sym24, &_sym28, &_sym32, &_sym36, &_sym40, &_sym44,  (struct enum_fields *) -1,};

// Instruction pushm_ag_impl
static vcpu_local_instr_attrs _sym7257 { "0000000000000000000010000000000000010000000000000000000000000100000000000000000000" , nullptr };

// Instruction pushm_ag_impl
static struct adl_operand _sym7258_operands_operands[] = { {89, 0, 0, 0, 0, 7, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{325, 1, 0, 0, 0, 13, 0ull, 0xffffull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym7259[] = { 0, 0, 0,  (struct enum_fields *) -1,};

// Instruction pushm_g
static vcpu_local_instr_attrs _sym7260 { "0000000000000000000010000000000000010000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  pushm_g -> pushm_ag_impl;

static bfd_uint64_t _sym7262_modifier (const expressionS *operands, unsigned __cia ATTRIBUTE_UNUSED) { return ( (operands[0].X_add_number) << 0 ) + ( (operands[1].X_add_number) << 1 ) + ( (operands[2].X_add_number) << 2 ) + ( (operands[3].X_add_number) << 3 ) + ( (operands[4].X_add_number) << 4 ) + ( (operands[5].X_add_number) << 5 ) + ( (operands[6].X_add_number) << 6 ) + ( (operands[7].X_add_number) << 7 ) + ( (operands[8].X_add_number) << 8 ) + ( (operands[9].X_add_number) << 9 ) + ( (operands[10].X_add_number) << 10 ) + ( (operands[11].X_add_number) << 11 ) + ( (operands[12].X_add_number) << 12 ) + ( (operands[13].X_add_number) << 13 ) + ( (operands[14].X_add_number) << 14 ) + ( (operands[15].X_add_number) << 15 ); }

static int _sym7262_mod_indices[] = { 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15,  -1 };
static struct adl_operand _sym7261_operands[] = { {325, -1, 0, 0, 0, 0, 0, 0, 0, _sym7262_modifier, _sym7262_mod_indices, 0, 0,0, -1,-1,0}, };

// Instruction pushm_g
static struct adl_operand _sym7263_operands_operands[] = { {148, 0, 0, 0, 0, 0, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{150, 1, 0, 0, 0, 0, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{156, 2, 0, 0, 0, 0, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{158, 3, 0, 0, 0, 0, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{160, 4, 0, 0, 0, 0, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{162, 5, 0, 0, 0, 0, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{164, 6, 0, 0, 0, 0, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{166, 7, 0, 0, 0, 0, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{168, 8, 0, 0, 0, 0, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{170, 9, 0, 0, 0, 0, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{151, 10, 0, 0, 0, 0, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{153, 11, 0, 0, 0, 0, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{0, 12, 0, 0, 0, 0, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{2, 13, 0, 0, 0, 0, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{24, 14, 0, 0, 0, 0, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{26, 15, 0, 0, 0, 0, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym7264[] = {
  // pushm_ag_impl    (0)
  { "pushm_ag_impl", 1, 3, 29, 64,  0x1, { 0x14000000,},0, "", 0, 1, 1, 0, 16, 0, _sym7261_operands,0,0,0, 0,0,&_sym7260,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym7265[] = { &_sym224, &_sym228, &_sym240, &_sym244, &_sym248, &_sym252, &_sym256, &_sym260, &_sym264, &_sym268, &_sym230, &_sym234, &_sym2, &_sym6, &_sym50, &_sym54,  (struct enum_fields *) -1,};

// Instruction rdiv_s_gZ_Is16
static vcpu_local_instr_attrs _sym7266 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Instruction rdiv_s_gZ_Is16
static struct adl_operand _sym7267_operands_operands[] = { {211, 0, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{249, 1, ADL_SIGNED, 0, 0, 9, ((bfd_int64_t)18446744073709518849ull-1), 32767ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym7268[] = { &_sym332, 0,  (struct enum_fields *) -1,};

// Instruction rdiv_s_gZ_Is16_rdiv
static vcpu_local_instr_attrs _sym7269 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  rdiv_s_gZ_Is16_rdiv -> rdiv_s_gZ_Is16;
static struct adl_operand _sym7270_operands[] = { {249, 1, ADL_SIGNED, 0, 0, 9, ((bfd_int64_t)18446744073709518849ull-1), 32767ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 0, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction rdiv_s_gZ_Is16_rdiv
static struct adl_operand _sym7271_operands_operands[] = { {204, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{247, 1, ADL_SIGNED, 0, 0, 0, ((bfd_int64_t)18446744073709518849ull-1), 32767ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym7272[] = {
  // rdiv_s_gZ_Is16    (0)
  { "rdiv_s_gZ_Is16", 1, 3, 29, 64,  0x1, { 0x65800000,},0, "", 0, 2, 2, 0, 0, 0, _sym7270_operands,0,0,0, 0,0,&_sym7269,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym7273[] = { &_sym332, 0,  (struct enum_fields *) -1,};

// Instruction rdiv_z_gZ_Iu16
static vcpu_local_instr_attrs _sym7274 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Instruction rdiv_z_gZ_Iu16
static struct adl_operand _sym7275_operands_operands[] = { {211, 0, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{286, 1, 0, 0, 0, 9, 0ull, 0xffffull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym7276[] = { &_sym332, 0,  (struct enum_fields *) -1,};

// Instruction rdiv_z_gZ_Iu16_rdiv
static vcpu_local_instr_attrs _sym7277 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  rdiv_z_gZ_Iu16_rdiv -> rdiv_z_gZ_Iu16;
static struct adl_operand _sym7278_operands[] = { {286, 1, 0, 0, 0, 9, 0ull, 0xffffull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 0, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction rdiv_z_gZ_Iu16_rdiv
static struct adl_operand _sym7279_operands_operands[] = { {204, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{285, 1, 0, 0, 0, 0, 0ull, 0xffffull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym7280[] = {
  // rdiv_z_gZ_Iu16    (0)
  { "rdiv_z_gZ_Iu16", 1, 3, 29, 64,  0x1, { 0x65000000,},0, "", 0, 2, 2, 0, 0, 0, _sym7278_operands,0,0,0, 0,0,&_sym7277,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym7281[] = { &_sym332, 0,  (struct enum_fields *) -1,};

// Instruction rmod_s_gZ_Is16
static vcpu_local_instr_attrs _sym7282 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Instruction rmod_s_gZ_Is16
static struct adl_operand _sym7283_operands_operands[] = { {211, 0, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{249, 1, ADL_SIGNED, 0, 0, 9, ((bfd_int64_t)18446744073709518849ull-1), 32767ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym7284[] = { &_sym332, 0,  (struct enum_fields *) -1,};

// Instruction rmod_s_gZ_Is16_rmod
static vcpu_local_instr_attrs _sym7285 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  rmod_s_gZ_Is16_rmod -> rmod_s_gZ_Is16;
static struct adl_operand _sym7286_operands[] = { {249, 1, ADL_SIGNED, 0, 0, 9, ((bfd_int64_t)18446744073709518849ull-1), 32767ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 0, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction rmod_s_gZ_Is16_rmod
static struct adl_operand _sym7287_operands_operands[] = { {204, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{247, 1, ADL_SIGNED, 0, 0, 0, ((bfd_int64_t)18446744073709518849ull-1), 32767ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym7288[] = {
  // rmod_s_gZ_Is16    (0)
  { "rmod_s_gZ_Is16", 1, 3, 29, 64,  0x1, { 0x66800000,},0, "", 0, 2, 2, 0, 0, 0, _sym7286_operands,0,0,0, 0,0,&_sym7285,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym7289[] = { &_sym332, 0,  (struct enum_fields *) -1,};

// Instruction rmod_z_gZ_Iu16
static vcpu_local_instr_attrs _sym7290 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Instruction rmod_z_gZ_Iu16
static struct adl_operand _sym7291_operands_operands[] = { {211, 0, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{286, 1, 0, 0, 0, 9, 0ull, 0xffffull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym7292[] = { &_sym332, 0,  (struct enum_fields *) -1,};

// Instruction rmod_z_gZ_Iu16_rmod
static vcpu_local_instr_attrs _sym7293 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  rmod_z_gZ_Iu16_rmod -> rmod_z_gZ_Iu16;
static struct adl_operand _sym7294_operands[] = { {286, 1, 0, 0, 0, 9, 0ull, 0xffffull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 0, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction rmod_z_gZ_Iu16_rmod
static struct adl_operand _sym7295_operands_operands[] = { {204, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{285, 1, 0, 0, 0, 0, 0ull, 0xffffull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym7296[] = {
  // rmod_z_gZ_Iu16    (0)
  { "rmod_z_gZ_Iu16", 1, 3, 29, 64,  0x1, { 0x66000000,},0, "", 0, 2, 2, 0, 0, 0, _sym7294_operands,0,0,0, 0,0,&_sym7293,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym7297[] = { &_sym332, 0,  (struct enum_fields *) -1,};

// Instruction rotl_cc_gZ_gX_gY
static vcpu_local_instr_attrs _sym7298 { "0000000000000000001000000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Instruction rotl_cc_gZ_gX_gY
static struct adl_operand _sym7299_operands_operands[] = { {118, 0, 0, 0, 0, 9, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 1, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{191, 2, ADL_REGISTER, 0, 0, 21, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{199, 3, ADL_REGISTER, 0, 0, 17, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym7300[] = { &_sym206, &_sym332, &_sym272, &_sym310,  (struct enum_fields *) -1,};

// Instruction rotl_gX_gY_Iu5
static vcpu_local_instr_attrs _sym7301 { "0000000000000000001000000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Instruction rotl_gX_gY_Iu5
static struct adl_operand _sym7302_operands_operands[] = { {190, 0, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{203, 1, ADL_REGISTER, 0, 0, 21, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{304, 2, 0, 0, 0, 16, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym7303[] = { &_sym272, &_sym310, 0,  (struct enum_fields *) -1,};

// Instruction rotr_cc_gZ_gX_gY
static vcpu_local_instr_attrs _sym7304 { "0000000000000000001000000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Instruction rotr_cc_gZ_gX_gY
static struct adl_operand _sym7305_operands_operands[] = { {118, 0, 0, 0, 0, 9, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 1, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{191, 2, ADL_REGISTER, 0, 0, 21, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{199, 3, ADL_REGISTER, 0, 0, 17, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym7306[] = { &_sym206, &_sym332, &_sym272, &_sym310,  (struct enum_fields *) -1,};

// Instruction rotr_gX_gY_Iu5
static vcpu_local_instr_attrs _sym7307 { "0000000000000000001000000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Instruction rotr_gX_gY_Iu5
static struct adl_operand _sym7308_operands_operands[] = { {190, 0, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{203, 1, ADL_REGISTER, 0, 0, 21, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{304, 2, 0, 0, 0, 16, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym7309[] = { &_sym272, &_sym310, 0,  (struct enum_fields *) -1,};

// Instruction rsub_s_gZ_Is16
static vcpu_local_instr_attrs _sym7310 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Instruction rsub_s_gZ_Is16
static struct adl_operand _sym7311_operands_operands[] = { {211, 0, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{249, 1, ADL_SIGNED, 0, 0, 9, ((bfd_int64_t)18446744073709518849ull-1), 32767ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym7312[] = { &_sym332, 0,  (struct enum_fields *) -1,};

// Instruction rsub_s_gZ_Is16_rsub
static vcpu_local_instr_attrs _sym7313 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  rsub_s_gZ_Is16_rsub -> rsub_s_gZ_Is16;
static struct adl_operand _sym7314_operands[] = { {249, 1, ADL_SIGNED, 0, 0, 9, ((bfd_int64_t)18446744073709518849ull-1), 32767ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 0, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction rsub_s_gZ_Is16_rsub
static struct adl_operand _sym7315_operands_operands[] = { {204, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{247, 1, ADL_SIGNED, 0, 0, 0, ((bfd_int64_t)18446744073709518849ull-1), 32767ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym7316[] = {
  // rsub_s_gZ_Is16    (0)
  { "rsub_s_gZ_Is16", 1, 3, 29, 64,  0x1, { 0x67800000,},0, "", 0, 2, 2, 0, 0, 0, _sym7314_operands,0,0,0, 0,0,&_sym7313,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym7317[] = { &_sym332, 0,  (struct enum_fields *) -1,};

// Instruction rsub_z_gZ_Iu16
static vcpu_local_instr_attrs _sym7318 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Instruction rsub_z_gZ_Iu16
static struct adl_operand _sym7319_operands_operands[] = { {208, 0, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{286, 1, 0, 0, 0, 9, 0ull, 0xffffull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym7320[] = { &_sym334, 0,  (struct enum_fields *) -1,};

// Instruction rsub_z_gZ_Iu16_rsub
static vcpu_local_instr_attrs _sym7321 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  rsub_z_gZ_Iu16_rsub -> rsub_z_gZ_Iu16;
static struct adl_operand _sym7322_operands[] = { {286, 1, 0, 0, 0, 9, 0ull, 0xffffull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{208, 0, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction rsub_z_gZ_Iu16_rsub
static struct adl_operand _sym7323_operands_operands[] = { {205, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{285, 1, 0, 0, 0, 0, 0ull, 0xffffull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym7324[] = {
  // rsub_z_gZ_Iu16    (0)
  { "rsub_z_gZ_Iu16", 1, 3, 29, 64,  0x1, { 0x67000000,},0, "", 0, 2, 2, 0, 0, 0, _sym7322_operands,0,0,0, 0,0,&_sym7321,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym7325[] = { &_sym334, 0,  (struct enum_fields *) -1,};

// Instruction set_creg_creg_Iu4
static vcpu_local_instr_attrs _sym7326 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Instruction set_creg_creg_Iu4
static struct adl_operand _sym7327_operands_operands[] = { {121, 0, 0, 0, 0, 17, 0ull, 0xffull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{299, 1, 0, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym7328[] = { 0, 0,  (struct enum_fields *) -1,};

// Instruction set_creg_creg_Iu4_opS
adl_instr_attr_val _sym7329[] = { { instr_opS,  0, 0 }, { instr_inst,  0, "setB_creg_creg_Iu4_opB" }, { instr_vcpu1,  0, 0 }, { -1, 0, 0 } };
static vcpu_local_instr_attrs _sym7330 { "0000000000000000000010000000000000100000000000000000000000000100000000000000000000" , _sym7329 };

// Shorthand:  set_creg_creg_Iu4_opS -> set_creg_creg_Iu4;
static struct adl_operand _sym7331_operands[] = { {121, 0, 0, 0, 0, 17, 0ull, 0xffull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{299, 1, 0, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction set_creg_creg_Iu4_opS
static struct adl_operand _sym7332_operands_operands[] = { {120, 0, 0, 0, 0, 0, 0ull, 0xffull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{296, 1, 0, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym7333[] = {
  // set_creg_creg_Iu4    (0)
  { "set_creg_creg_Iu4", 1, 3, 29, 64,  0x1, { 0x1400000,},0, "", 0, 2, 2, 0, 0, 0, _sym7331_operands,0,0,0, 0,0,&_sym7330,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym7334[] = { 0, 0,  (struct enum_fields *) -1,};

// Instruction setip_Iu9_gX
static vcpu_local_instr_attrs _sym7335 { "0000000000000000000100000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Instruction setip_Iu9_gX
static struct adl_operand _sym7336_operands_operands[] = { {314, 0, 0, 0, 0, 12, 0ull, 0x1ffull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{190, 1, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym7337[] = { 0, &_sym272,  (struct enum_fields *) -1,};

// Instruction sextb_cc_gZ_gX
static vcpu_local_instr_attrs _sym7338 { "0000000000000000001000000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Instruction sextb_cc_gZ_gX
static struct adl_operand _sym7339_operands_operands[] = { {118, 0, 0, 0, 0, 9, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 1, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{191, 2, ADL_REGISTER, 0, 0, 21, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym7340[] = { &_sym206, &_sym332, &_sym272,  (struct enum_fields *) -1,};

// Instruction sexth_cc_gZ_gX
static vcpu_local_instr_attrs _sym7341 { "0000000000000000001000000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Instruction sexth_cc_gZ_gX
static struct adl_operand _sym7342_operands_operands[] = { {118, 0, 0, 0, 0, 9, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 1, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{191, 2, ADL_REGISTER, 0, 0, 21, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym7343[] = { &_sym206, &_sym332, &_sym272,  (struct enum_fields *) -1,};

// Instruction sign_gX_gY
static vcpu_local_instr_attrs _sym7344 { "0000000000000000001000000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Instruction sign_gX_gY
static struct adl_operand _sym7345_operands_operands[] = { {190, 0, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{203, 1, ADL_REGISTER, 0, 0, 21, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym7346[] = { &_sym272, &_sym310,  (struct enum_fields *) -1,};

// Instruction sl_cc_gZ_gX_gY
static vcpu_local_instr_attrs _sym7347 { "0000000000000000001010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Instruction sl_cc_gZ_gX_gY
static struct adl_operand _sym7348_operands_operands[] = { {118, 0, 0, 0, 0, 9, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 1, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{191, 2, ADL_REGISTER, 0, 0, 21, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{199, 3, ADL_REGISTER, 0, 0, 17, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym7349[] = { &_sym206, &_sym332, &_sym272, &_sym310,  (struct enum_fields *) -1,};

// Instruction sl_gX_gY_Iu5
static vcpu_local_instr_attrs _sym7350 { "0000000000000000001010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Instruction sl_gX_gY_Iu5
static struct adl_operand _sym7351_operands_operands[] = { {190, 0, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{203, 1, ADL_REGISTER, 0, 0, 21, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{304, 2, 0, 0, 0, 16, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym7352[] = { &_sym272, &_sym310, 0,  (struct enum_fields *) -1,};

// Instruction sp2int_cc_gZ_gX
static vcpu_local_instr_attrs _sym7353 { "0000001000000000001000000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Instruction sp2int_cc_gZ_gX
static struct adl_operand _sym7354_operands_operands[] = { {118, 0, 0, 0, 0, 9, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 1, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{191, 2, ADL_REGISTER, 0, 0, 21, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym7355[] = { &_sym206, &_sym332, &_sym272,  (struct enum_fields *) -1,};

// Instruction sr_cc_gZ_gX_gY
static vcpu_local_instr_attrs _sym7356 { "0000000000000000001000000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Instruction sr_cc_gZ_gX_gY
static struct adl_operand _sym7357_operands_operands[] = { {118, 0, 0, 0, 0, 9, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{370, 1, 0, 0, 0, 8, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 2, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{191, 3, ADL_REGISTER, 0, 0, 21, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{199, 4, ADL_REGISTER, 0, 0, 17, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym7358[] = { &_sym206, &_sym400, &_sym332, &_sym272, &_sym310,  (struct enum_fields *) -1,};

// Instruction sr_gX_gY_Iu5
static vcpu_local_instr_attrs _sym7359 { "0000000000000000001000000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Instruction sr_gX_gY_Iu5
static struct adl_operand _sym7360_operands_operands[] = { {190, 0, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{203, 1, ADL_REGISTER, 0, 0, 21, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{304, 2, 0, 0, 0, 16, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym7361[] = { &_sym272, &_sym310, 0,  (struct enum_fields *) -1,};

// Instruction sr_s_gY_gX_Iu5
static vcpu_local_instr_attrs _sym7362 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Instruction sr_s_gY_gX_Iu5
static struct adl_operand _sym7363_operands_operands[] = { {190, 0, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{203, 1, ADL_REGISTER, 0, 0, 21, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{304, 2, 0, 0, 0, 16, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym7364[] = { &_sym272, &_sym310, 0,  (struct enum_fields *) -1,};

// Instruction stS_sp_Is10_gX
adl_instr_attr_val _sym7365[] = { { instr_opS,  0, 0 }, { instr_inst,  0, "st_gY_spIs21" }, { instr_vcpu1,  0, 0 }, { -1, 0, 0 } };
static vcpu_local_instr_attrs _sym7366 { "0000000000000000000010000000000000100000000000000000000000000100000000000000000000" , _sym7365 };

// Shorthand:  stS_sp_Is10_gX -> st_sp_Is10_gX;
static struct adl_operand _sym7367_operands[] = { {238, 0, ADL_SIGNED, 0, 0, 15, ((bfd_int64_t)18446744073709551105ull-1), 511ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{190, 1, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction stS_sp_Is10_gX
static struct adl_operand _sym7368_operands_operands[] = { {237, 0, ADL_SIGNED, 0, 0, 0, ((bfd_int64_t)18446744073709551105ull-1), 511ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{172, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym7369[] = {
  // st_sp_Is10_gX    (0)
  { "st_sp_Is10_gX", 1, 3, 29, 64,  0x1, { 0x3000000,},0, "", 0, 2, 2, 0, 0, 0, _sym7367_operands,0,0,0, 0,0,&_sym7366,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym7370[] = { 0, &_sym272,  (struct enum_fields *) -1,};

// Instruction stS_sp_Is10_gX_zero
adl_instr_attr_val _sym7371[] = { { instr_opS,  0, 0 }, { instr_inst,  0, "st_gY_spIs21" }, { instr_vcpu1,  0, 0 }, { -1, 0, 0 } };
static vcpu_local_instr_attrs _sym7372 { "0000000000000000000010000000000000100000000000000000000000000100000000000000000000" , _sym7371 };

// Shorthand:  stS_sp_Is10_gX_zero -> st_sp_Is10_gX;
static struct adl_operand _sym7373_operands[] = { {190, 0, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction stS_sp_Is10_gX_zero
static struct adl_operand _sym7374_operands_operands[] = { {172, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym7375[] = {
  // st_sp_Is10_gX    (0)
  { "st_sp_Is10_gX", 1, 3, 29, 64,  0x1, { 0x3000000,},0, "", 0, 1, 1, 0, 0, 0, _sym7373_operands,0,0,0, 0,0,&_sym7372,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym7376[] = { &_sym272,  (struct enum_fields *) -1,};

// Instruction stS_u_sp_Is10_gX
adl_instr_attr_val _sym7377[] = { { instr_opS,  0, 0 }, { instr_inst,  0, "stC_sp_Is21_u_agY_st" }, { instr_vcpu1,  0, 0 }, { -1, 0, 0 } };
static vcpu_local_instr_attrs _sym7378 { "0000000000000000000010000000000000100000000000000000000000000100000000000000000000" , _sym7377 };

// Shorthand:  stS_u_sp_Is10_gX -> st_u_sp_Is10_gX;
static struct adl_operand _sym7379_operands[] = { {238, 0, ADL_SIGNED, 0, 0, 15, ((bfd_int64_t)18446744073709551105ull-1), 511ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{190, 1, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction stS_u_sp_Is10_gX
static struct adl_operand _sym7380_operands_operands[] = { {237, 0, ADL_SIGNED, 0, 0, 0, ((bfd_int64_t)18446744073709551105ull-1), 511ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{172, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym7381[] = {
  // st_u_sp_Is10_gX    (0)
  { "st_u_sp_Is10_gX", 1, 3, 29, 64,  0x1, { 0x3600000,},0, "", 0, 2, 2, 0, 0, 0, _sym7379_operands,0,0,0, 0,0,&_sym7378,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym7382[] = { 0, &_sym272,  (struct enum_fields *) -1,};

// Instruction stS_u_sp_Is10_gX_zero
adl_instr_attr_val _sym7383[] = { { instr_opS,  0, 0 }, { instr_inst,  0, "stC_sp_Is21_u_agY_st" }, { instr_vcpu1,  0, 0 }, { -1, 0, 0 } };
static vcpu_local_instr_attrs _sym7384 { "0000000000000000000010000000000000100000000000000000000000000100000000000000000000" , _sym7383 };

// Shorthand:  stS_u_sp_Is10_gX_zero -> st_u_sp_Is10_gX;
static struct adl_operand _sym7385_operands[] = { {190, 0, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction stS_u_sp_Is10_gX_zero
static struct adl_operand _sym7386_operands_operands[] = { {172, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym7387[] = {
  // st_u_sp_Is10_gX    (0)
  { "st_u_sp_Is10_gX", 1, 3, 29, 64,  0x1, { 0x3600000,},0, "", 0, 1, 1, 0, 0, 0, _sym7385_operands,0,0,0, 0,0,&_sym7384,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym7388[] = { &_sym272,  (struct enum_fields *) -1,};

// Instruction st_Iu19_H_LO
static vcpu_local_instr_attrs _sym7389 { "0000000000000000000010000000000000000000000000000010000000000100000000000000000000" , nullptr };

// Shorthand:  st_Iu19_H_LO -> st_Iu19_h_LO;
static struct adl_operand _sym7390_operands[] = { {216, 0, ADL_ABSOLUTE, 0, 0, 6, 0ull, 0x7ffffull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction st_Iu19_H_LO
static struct adl_operand _sym7391_operands_operands[] = { {216, 0, ADL_ABSOLUTE, 0, 0, 6, 0ull, 0x7ffffull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym7392[] = {
  // st_Iu19_h_LO    (0)
  { "st_Iu19_h_LO", 1, 3, 29, 64,  0x1, { 0x50000060,},0, "", 0, 1, 1, 0, 0, 0, _sym7390_operands,0,0,0, 0,0,&_sym7389,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym7393[] = { 0,  (struct enum_fields *) -1,};

// Instruction st_Iu19_h_LO
static vcpu_local_instr_attrs _sym7394 { "0000000000000000000010000000000000000000000000000010000000000100000000000000000000" , nullptr };

// Instruction st_Iu19_h_LO
static struct adl_operand _sym7395_operands_operands[] = { {216, 0, ADL_ABSOLUTE, 0, 0, 6, 0ull, 0x7ffffull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym7396[] = { 0,  (struct enum_fields *) -1,};

// Instruction st_agY_Is9_H
static vcpu_local_instr_attrs _sym7397 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  st_agY_Is9_H -> st_agY_Is9_h;
static struct adl_operand _sym7398_operands[] = { {60, 0, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{273, 1, ADL_SIGNED, 0, 0, 16, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction st_agY_Is9_H
static struct adl_operand _sym7399_operands_operands[] = { {59, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{272, 1, ADL_SIGNED, 0, 0, 0, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym7400[] = {
  // st_agY_Is9_h    (0)
  { "st_agY_Is9_h", 1, 3, 29, 64,  0x1, { 0x5000060,},0, "", 0, 2, 2, 0, 0, 0, _sym7398_operands,0,0,0, 0,0,&_sym7397,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym7401[] = { &_sym116, 0,  (struct enum_fields *) -1,};

// Instruction st_agY_Is9_H_zero
static vcpu_local_instr_attrs _sym7402 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  st_agY_Is9_H_zero -> st_agY_Is9_h;
static struct adl_operand _sym7403_operands[] = { {60, 0, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction st_agY_Is9_H_zero
static struct adl_operand _sym7404_operands_operands[] = { {59, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym7405[] = {
  // st_agY_Is9_h    (0)
  { "st_agY_Is9_h", 1, 3, 29, 64,  0x1, { 0x5000060,},0, "", 0, 1, 1, 0, 0, 0, _sym7403_operands,0,0,0, 0,0,&_sym7402,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym7406[] = { &_sym116,  (struct enum_fields *) -1,};

// Instruction st_agY_Is9_gX
static vcpu_local_instr_attrs _sym7407 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Instruction st_agY_Is9_gX
static struct adl_operand _sym7408_operands_operands[] = { {321, 0, 0, 0, 0, 8, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{60, 1, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{273, 2, ADL_SIGNED, 0, 0, 16, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{190, 3, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym7409[] = { &_sym348, &_sym116, 0, &_sym272,  (struct enum_fields *) -1,};

// Instruction st_agY_Is9_gX_line0_wide_imm_st
adl_instr_attr_val _sym7410[] = { { instr_opS,  0, 0 }, { instr_inst,  0, "st_gY_aXIs18" }, { instr_vcpu1,  0, 0 }, { -1, 0, 0 } };
static vcpu_local_instr_attrs _sym7411 { "0000000000000000000010000000000000100000000000000000000000000100000000000000000000" , _sym7410 };

// Shorthand:  st_agY_Is9_gX_line0_wide_imm_st -> st_agY_Is9_gX;
static struct adl_operand _sym7412_operands[] = { {60, 0, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{273, 1, ADL_SIGNED, 0, 0, 16, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{190, 2, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction st_agY_Is9_gX_line0_wide_imm_st
static struct adl_operand _sym7413_operands_operands[] = { {59, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{272, 1, ADL_SIGNED, 0, 0, 0, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{172, 2, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym7414[] = {
  // st_agY_Is9_gX    (0)
  { "st_agY_Is9_gX", 1, 3, 29, 64,  0x1, { 0x5000000,},0, "", 0, 3, 3, 0, 0, 0, _sym7412_operands,0,0,1, 0,0,&_sym7411,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym7415[] = { &_sym116, 0, &_sym272,  (struct enum_fields *) -1,};

// Instruction st_agY_Is9_gX_line1_wide_imm_st
adl_instr_attr_val _sym7416[] = { { instr_opS,  0, 0 }, { instr_inst,  0, "st_gY_aXIs18" }, { instr_vcpu1,  0, 0 }, { -1, 0, 0 } };
static vcpu_local_instr_attrs _sym7417 { "0000000000000000000010000000000000100000000000000000000000000100000000000000000000" , _sym7416 };

// Shorthand:  st_agY_Is9_gX_line1_wide_imm_st -> st_agY_Is9_gX;
static struct adl_operand _sym7418_operands[] = { {60, 0, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{273, 1, ADL_SIGNED, 9, 0, 16, ((bfd_int64_t)18446744073709486081ull-1), 65535ull, 0x1ffull, 0, 0, 0, 0, 0,-1,-1,0},{190, 2, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction st_agY_Is9_gX_line1_wide_imm_st
static struct adl_operand _sym7419_operands_operands[] = { {59, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{278, 1, ADL_SIGNED, 9, 0, 0, ((bfd_int64_t)18446744073709486081ull-1), 65535ull, 0x1ffull, 0, 0, 0, 0, 0,-1,-1,0},{172, 2, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym7420[] = {
  // st_agY_Is9_gX    (0)
  { "st_agY_Is9_gX", 1, 3, 29, 64,  0x1, { 0x5800000,},0, "", 0, 3, 3, 0, 0, 0, _sym7418_operands,0,0,1, 0,0,&_sym7417,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym7421[] = { &_sym116, 0, &_sym272,  (struct enum_fields *) -1,};

// Instruction st_agY_Is9_gX_st
static vcpu_local_instr_attrs _sym7422 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  st_agY_Is9_gX_st -> st_agY_Is9_gX;
static struct adl_operand _sym7423_operands[] = { {60, 0, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{273, 1, ADL_SIGNED, 0, 0, 16, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{190, 2, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction st_agY_Is9_gX_st
static struct adl_operand _sym7424_operands_operands[] = { {59, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{272, 1, ADL_SIGNED, 0, 0, 0, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{172, 2, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym7425[] = {
  // st_agY_Is9_gX    (0)
  { "st_agY_Is9_gX", 1, 3, 29, 64,  0x1, { 0x5000000,},0, "", 0, 3, 3, 0, 0, 0, _sym7423_operands,0,0,1, 0,0,&_sym7422,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym7426[] = { &_sym116, 0, &_sym272,  (struct enum_fields *) -1,};

// Instruction st_agY_Is9_gX_st_line
static vcpu_local_instr_attrs _sym7427 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  st_agY_Is9_gX_st_line -> st_agY_Is9_gX;
static struct adl_operand _sym7428_operands[] = { {60, 0, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{273, 1, ADL_SIGNED, 0, 0, 16, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{190, 2, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction st_agY_Is9_gX_st_line
static struct adl_operand _sym7429_operands_operands[] = { {59, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{272, 1, ADL_SIGNED, 0, 0, 0, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{172, 2, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym7430[] = {
  // st_agY_Is9_gX    (0)
  { "st_agY_Is9_gX", 1, 3, 29, 64,  0x1, { 0x5800000,},0, "", 0, 3, 3, 0, 0, 0, _sym7428_operands,0,0,1, 0,0,&_sym7427,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym7431[] = { &_sym116, 0, &_sym272,  (struct enum_fields *) -1,};

// Instruction st_agY_Is9_gX_st_zero
static vcpu_local_instr_attrs _sym7432 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  st_agY_Is9_gX_st_zero -> st_agY_Is9_gX;
static struct adl_operand _sym7433_operands[] = { {321, 0, 0, 0, 0, 8, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{60, 1, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{190, 2, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction st_agY_Is9_gX_st_zero
static struct adl_operand _sym7434_operands_operands[] = { {320, 0, 0, 0, 0, 0, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{59, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{172, 2, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym7435[] = {
  // st_agY_Is9_gX    (0)
  { "st_agY_Is9_gX", 1, 3, 29, 64,  0x1, { 0x5000000,},0, "", 0, 3, 3, 0, 0, 0, _sym7433_operands,0,0,1, 0,0,&_sym7432,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym7436[] = { &_sym348, &_sym116, &_sym272,  (struct enum_fields *) -1,};

// Instruction st_agY_Is9_gX_wide_imm
static vcpu_local_instr_attrs _sym7437 { "0000000000000000010010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  st_agY_Is9_gX_wide_imm -> st_agY_Is9_gX;

static bfd_uint64_t _sym7439_modifier (const expressionS *operands, unsigned __cia ATTRIBUTE_UNUSED) { return im17s2line ( ((int)(((operands[1].X_add_number) & (1 << 16)) ? ((operands[1].X_add_number)- (1 << 17)):(operands[1].X_add_number))) , 9 ); }

static int _sym7439_mod_indices[] = { 1,  -1 };

static bfd_uint64_t _sym7440_modifier (const expressionS *operands, unsigned __cia ATTRIBUTE_UNUSED) { return im17s2imXs ( ((int)(((operands[1].X_add_number) & (1 << 16)) ? ((operands[1].X_add_number)- (1 << 17)):(operands[1].X_add_number))) , 9 ); }

static int _sym7440_mod_indices[] = { 1,  -1 };
static struct adl_operand _sym7438_operands[] = { {321, -1, 0, 0, 0, 0, 0, 0, 0, _sym7439_modifier, _sym7439_mod_indices, 0, 0,0, -1,-1,0},{60, 0, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{273, -1, 0, 0, 0, 0, 0, 0, 0, _sym7440_modifier, _sym7440_mod_indices, 0, 0,0, -1,-1,0},{190, 2, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction st_agY_Is9_gX_wide_imm
static struct adl_operand _sym7441_operands_operands[] = { {59, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{256, 1, ADL_SIGNED, 0, 0, 0, ((bfd_int64_t)18446744073709486081ull-1), 65535ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{172, 2, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym7442[] = {
  // st_agY_Is9_gX    (0)
  { "st_agY_Is9_gX", 1, 3, 29, 64,  0x1, { 0x5000000,},0, "", 0, 4, 4, 0, 0, 0, _sym7438_operands,0,0,1, 0,0,&_sym7437,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym7443[] = { &_sym116, 0, &_sym272,  (struct enum_fields *) -1,};

// Instruction st_agY_Is9_gX_zero
static vcpu_local_instr_attrs _sym7444 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  st_agY_Is9_gX_zero -> st_agY_Is9_gX;
static struct adl_operand _sym7445_operands[] = { {321, 0, 0, 0, 0, 8, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{60, 1, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{190, 2, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction st_agY_Is9_gX_zero
static struct adl_operand _sym7446_operands_operands[] = { {320, 0, 0, 0, 0, 0, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{59, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{172, 2, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym7447[] = {
  // st_agY_Is9_gX    (0)
  { "st_agY_Is9_gX", 1, 3, 29, 64,  0x1, { 0x5000000,},0, "", 0, 3, 3, 0, 0, 0, _sym7445_operands,0,0,1, 0,0,&_sym7444,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym7448[] = { &_sym348, &_sym116, &_sym272,  (struct enum_fields *) -1,};

// Instruction st_agY_Is9_h
static vcpu_local_instr_attrs _sym7449 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Instruction st_agY_Is9_h
static struct adl_operand _sym7450_operands_operands[] = { {60, 0, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{273, 1, ADL_SIGNED, 0, 0, 16, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym7451[] = { &_sym116, 0,  (struct enum_fields *) -1,};

// Instruction st_agY_Is9_h_zero
static vcpu_local_instr_attrs _sym7452 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  st_agY_Is9_h_zero -> st_agY_Is9_h;
static struct adl_operand _sym7453_operands[] = { {60, 0, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction st_agY_Is9_h_zero
static struct adl_operand _sym7454_operands_operands[] = { {59, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym7455[] = {
  // st_agY_Is9_h    (0)
  { "st_agY_Is9_h", 1, 3, 29, 64,  0x1, { 0x5000060,},0, "", 0, 1, 1, 0, 0, 0, _sym7453_operands,0,0,0, 0,0,&_sym7452,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym7456[] = { &_sym116,  (struct enum_fields *) -1,};

// Instruction st_agY_Is9_u_gX
static vcpu_local_instr_attrs _sym7457 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Instruction st_agY_Is9_u_gX
static struct adl_operand _sym7458_operands_operands[] = { {321, 0, 0, 0, 0, 8, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{60, 1, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{273, 2, ADL_SIGNED, 0, 0, 16, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{190, 3, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym7459[] = { &_sym348, &_sym116, 0, &_sym272,  (struct enum_fields *) -1,};

// Instruction st_agY_Is9_u_gX_line0_wide_imm_st
adl_instr_attr_val _sym7460[] = { { instr_opS,  0, 0 }, { instr_inst,  0, "stC_agX_Is18_u_gY_st" }, { instr_vcpu1,  0, 0 }, { -1, 0, 0 } };
static vcpu_local_instr_attrs _sym7461 { "0000000000000000000010000000000000100000000000000000000000000100000000000000000000" , _sym7460 };

// Shorthand:  st_agY_Is9_u_gX_line0_wide_imm_st -> st_agY_Is9_u_gX;
static struct adl_operand _sym7462_operands[] = { {60, 0, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{273, 1, ADL_SIGNED, 0, 0, 16, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{190, 2, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction st_agY_Is9_u_gX_line0_wide_imm_st
static struct adl_operand _sym7463_operands_operands[] = { {59, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{272, 1, ADL_SIGNED, 0, 0, 0, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{172, 2, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym7464[] = {
  // st_agY_Is9_u_gX    (0)
  { "st_agY_Is9_u_gX", 1, 3, 29, 64,  0x1, { 0x5600000,},0, "", 0, 3, 3, 0, 0, 0, _sym7462_operands,0,0,1, 0,0,&_sym7461,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym7465[] = { &_sym116, 0, &_sym272,  (struct enum_fields *) -1,};

// Instruction st_agY_Is9_u_gX_line1_wide_imm_st
adl_instr_attr_val _sym7466[] = { { instr_opS,  0, 0 }, { instr_inst,  0, "stC_agX_Is18_u_gY_st" }, { instr_vcpu1,  0, 0 }, { -1, 0, 0 } };
static vcpu_local_instr_attrs _sym7467 { "0000000000000000000010000000000000100000000000000000000000000100000000000000000000" , _sym7466 };

// Shorthand:  st_agY_Is9_u_gX_line1_wide_imm_st -> st_agY_Is9_u_gX;
static struct adl_operand _sym7468_operands[] = { {60, 0, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{273, 1, ADL_SIGNED, 9, 0, 16, ((bfd_int64_t)18446744073709486081ull-1), 65535ull, 0x1ffull, 0, 0, 0, 0, 0,-1,-1,0},{190, 2, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction st_agY_Is9_u_gX_line1_wide_imm_st
static struct adl_operand _sym7469_operands_operands[] = { {59, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{278, 1, ADL_SIGNED, 9, 0, 0, ((bfd_int64_t)18446744073709486081ull-1), 65535ull, 0x1ffull, 0, 0, 0, 0, 0,-1,-1,0},{172, 2, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym7470[] = {
  // st_agY_Is9_u_gX    (0)
  { "st_agY_Is9_u_gX", 1, 3, 29, 64,  0x1, { 0x5e00000,},0, "", 0, 3, 3, 0, 0, 0, _sym7468_operands,0,0,1, 0,0,&_sym7467,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym7471[] = { &_sym116, 0, &_sym272,  (struct enum_fields *) -1,};

// Instruction st_agY_Is9_u_gX_st
static vcpu_local_instr_attrs _sym7472 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  st_agY_Is9_u_gX_st -> st_agY_Is9_u_gX;
static struct adl_operand _sym7473_operands[] = { {60, 0, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{273, 1, ADL_SIGNED, 0, 0, 16, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{190, 2, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction st_agY_Is9_u_gX_st
static struct adl_operand _sym7474_operands_operands[] = { {59, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{272, 1, ADL_SIGNED, 0, 0, 0, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{172, 2, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym7475[] = {
  // st_agY_Is9_u_gX    (0)
  { "st_agY_Is9_u_gX", 1, 3, 29, 64,  0x1, { 0x5600000,},0, "", 0, 3, 3, 0, 0, 0, _sym7473_operands,0,0,1, 0,0,&_sym7472,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym7476[] = { &_sym116, 0, &_sym272,  (struct enum_fields *) -1,};

// Instruction st_agY_Is9_u_gX_st_line
static vcpu_local_instr_attrs _sym7477 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  st_agY_Is9_u_gX_st_line -> st_agY_Is9_u_gX;
static struct adl_operand _sym7478_operands[] = { {60, 0, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{273, 1, ADL_SIGNED, 0, 0, 16, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{190, 2, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction st_agY_Is9_u_gX_st_line
static struct adl_operand _sym7479_operands_operands[] = { {59, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{272, 1, ADL_SIGNED, 0, 0, 0, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{172, 2, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym7480[] = {
  // st_agY_Is9_u_gX    (0)
  { "st_agY_Is9_u_gX", 1, 3, 29, 64,  0x1, { 0x5e00000,},0, "", 0, 3, 3, 0, 0, 0, _sym7478_operands,0,0,1, 0,0,&_sym7477,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym7481[] = { &_sym116, 0, &_sym272,  (struct enum_fields *) -1,};

// Instruction st_agY_Is9_u_gX_st_zero
static vcpu_local_instr_attrs _sym7482 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  st_agY_Is9_u_gX_st_zero -> st_agY_Is9_u_gX;
static struct adl_operand _sym7483_operands[] = { {321, 0, 0, 0, 0, 8, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{60, 1, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{190, 2, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction st_agY_Is9_u_gX_st_zero
static struct adl_operand _sym7484_operands_operands[] = { {320, 0, 0, 0, 0, 0, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{59, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{172, 2, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym7485[] = {
  // st_agY_Is9_u_gX    (0)
  { "st_agY_Is9_u_gX", 1, 3, 29, 64,  0x1, { 0x5600000,},0, "", 0, 3, 3, 0, 0, 0, _sym7483_operands,0,0,1, 0,0,&_sym7482,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym7486[] = { &_sym348, &_sym116, &_sym272,  (struct enum_fields *) -1,};

// Instruction st_agY_Is9_u_gX_wide_imm
static vcpu_local_instr_attrs _sym7487 { "0000000000000000010010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  st_agY_Is9_u_gX_wide_imm -> st_agY_Is9_u_gX;

static bfd_uint64_t _sym7489_modifier (const expressionS *operands, unsigned __cia ATTRIBUTE_UNUSED) { return im17s2line ( ((int)(((operands[1].X_add_number) & (1 << 16)) ? ((operands[1].X_add_number)- (1 << 17)):(operands[1].X_add_number))) , 9 ); }

static int _sym7489_mod_indices[] = { 1,  -1 };

static bfd_uint64_t _sym7490_modifier (const expressionS *operands, unsigned __cia ATTRIBUTE_UNUSED) { return im17s2imXs ( ((int)(((operands[1].X_add_number) & (1 << 16)) ? ((operands[1].X_add_number)- (1 << 17)):(operands[1].X_add_number))) , 9 ); }

static int _sym7490_mod_indices[] = { 1,  -1 };
static struct adl_operand _sym7488_operands[] = { {321, -1, 0, 0, 0, 0, 0, 0, 0, _sym7489_modifier, _sym7489_mod_indices, 0, 0,0, -1,-1,0},{60, 0, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{273, -1, 0, 0, 0, 0, 0, 0, 0, _sym7490_modifier, _sym7490_mod_indices, 0, 0,0, -1,-1,0},{190, 2, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction st_agY_Is9_u_gX_wide_imm
static struct adl_operand _sym7491_operands_operands[] = { {59, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{256, 1, ADL_SIGNED, 0, 0, 0, ((bfd_int64_t)18446744073709486081ull-1), 65535ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{172, 2, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym7492[] = {
  // st_agY_Is9_u_gX    (0)
  { "st_agY_Is9_u_gX", 1, 3, 29, 64,  0x1, { 0x5600000,},0, "", 0, 4, 4, 0, 0, 0, _sym7488_operands,0,0,1, 0,0,&_sym7487,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym7493[] = { &_sym116, 0, &_sym272,  (struct enum_fields *) -1,};

// Instruction st_agY_Is9_u_gX_zero
static vcpu_local_instr_attrs _sym7494 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  st_agY_Is9_u_gX_zero -> st_agY_Is9_u_gX;
static struct adl_operand _sym7495_operands[] = { {321, 0, 0, 0, 0, 8, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{60, 1, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{190, 2, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction st_agY_Is9_u_gX_zero
static struct adl_operand _sym7496_operands_operands[] = { {320, 0, 0, 0, 0, 0, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{59, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{172, 2, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym7497[] = {
  // st_agY_Is9_u_gX    (0)
  { "st_agY_Is9_u_gX", 1, 3, 29, 64,  0x1, { 0x5600000,},0, "", 0, 3, 3, 0, 0, 0, _sym7495_operands,0,0,1, 0,0,&_sym7494,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym7498[] = { &_sym348, &_sym116, &_sym272,  (struct enum_fields *) -1,};

// Instruction st_agY_agZ_H_minus
static vcpu_local_instr_attrs _sym7499 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  st_agY_agZ_H_minus -> st_agY_agZ_h;
static struct adl_operand _sym7500_operands[] = { {45, 0, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{66, 1, ADL_REGISTER, 0, 0, 20, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction st_agY_agZ_H_minus
static struct adl_operand _sym7501_operands_operands[] = { {43, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{59, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym7502[] = {
  // st_agY_agZ_h    (0)
  { "st_agY_agZ_h", 1, 3, 29, 64,  0x1, { 0xd800060,},0, "", 0, 2, 2, 0, 0, 0, _sym7500_operands,0,0,0, 0,0,&_sym7499,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym7503[] = { &_sym88, &_sym116,  (struct enum_fields *) -1,};

// Instruction st_agY_agZ_H_plus
static vcpu_local_instr_attrs _sym7504 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  st_agY_agZ_H_plus -> st_agY_agZ_h;
static struct adl_operand _sym7505_operands[] = { {45, 0, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{66, 1, ADL_REGISTER, 0, 0, 20, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction st_agY_agZ_H_plus
static struct adl_operand _sym7506_operands_operands[] = { {43, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{59, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym7507[] = {
  // st_agY_agZ_h    (0)
  { "st_agY_agZ_h", 1, 3, 29, 64,  0x1, { 0xd000060,},0, "", 0, 2, 2, 0, 0, 0, _sym7505_operands,0,0,0, 0,0,&_sym7504,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym7508[] = { &_sym88, &_sym116,  (struct enum_fields *) -1,};

// Instruction st_agY_agZ_h
static vcpu_local_instr_attrs _sym7509 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Instruction st_agY_agZ_h
static struct adl_operand _sym7510_operands_operands[] = { {41, 0, 0, 0, 0, 8, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{45, 1, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{66, 2, ADL_REGISTER, 0, 0, 20, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym7511[] = { &_sym84, &_sym92, 0, &_sym126,  (struct enum_fields *) -1,};

// Instruction st_agY_agZ_h_minus
static vcpu_local_instr_attrs _sym7512 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  st_agY_agZ_h_minus -> st_agY_agZ_h;
static struct adl_operand _sym7513_operands[] = { {45, 0, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{66, 1, ADL_REGISTER, 0, 0, 20, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction st_agY_agZ_h_minus
static struct adl_operand _sym7514_operands_operands[] = { {43, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{59, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym7515[] = {
  // st_agY_agZ_h    (0)
  { "st_agY_agZ_h", 1, 3, 29, 64,  0x1, { 0xd800060,},0, "", 0, 2, 2, 0, 0, 0, _sym7513_operands,0,0,0, 0,0,&_sym7512,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym7516[] = { &_sym88, &_sym116,  (struct enum_fields *) -1,};

// Instruction st_agY_agZ_h_plus
static vcpu_local_instr_attrs _sym7517 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  st_agY_agZ_h_plus -> st_agY_agZ_h;
static struct adl_operand _sym7518_operands[] = { {45, 0, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{66, 1, ADL_REGISTER, 0, 0, 20, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction st_agY_agZ_h_plus
static struct adl_operand _sym7519_operands_operands[] = { {43, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{59, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym7520[] = {
  // st_agY_agZ_h    (0)
  { "st_agY_agZ_h", 1, 3, 29, 64,  0x1, { 0xd000060,},0, "", 0, 2, 2, 0, 0, 0, _sym7518_operands,0,0,0, 0,0,&_sym7517,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym7521[] = { &_sym88, &_sym116,  (struct enum_fields *) -1,};

// Instruction st_agY_agZ_u_gZ
static vcpu_local_instr_attrs _sym7522 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Instruction st_agY_agZ_u_gZ
static struct adl_operand _sym7523_operands_operands[] = { {41, 0, 0, 0, 0, 8, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{45, 1, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{66, 2, ADL_REGISTER, 0, 0, 20, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 3, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym7524[] = { &_sym84, &_sym92, 0, &_sym126, &_sym346,  (struct enum_fields *) -1,};

// Instruction st_agY_agZ_u_gZ_minus
static vcpu_local_instr_attrs _sym7525 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  st_agY_agZ_u_gZ_minus -> st_agY_agZ_u_gZ;
static struct adl_operand _sym7526_operands[] = { {45, 0, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{66, 1, ADL_REGISTER, 0, 0, 20, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 2, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction st_agY_agZ_u_gZ_minus
static struct adl_operand _sym7527_operands_operands[] = { {43, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{59, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{204, 2, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym7528[] = {
  // st_agY_agZ_u_gZ    (0)
  { "st_agY_agZ_u_gZ", 1, 3, 29, 64,  0x1, { 0xd800000,},0, "", 0, 3, 3, 0, 0, 0, _sym7526_operands,0,0,0, 0,0,&_sym7525,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym7529[] = { &_sym88, &_sym116, &_sym332,  (struct enum_fields *) -1,};

// Instruction st_agY_agZ_u_gZ_plus
static vcpu_local_instr_attrs _sym7530 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  st_agY_agZ_u_gZ_plus -> st_agY_agZ_u_gZ;
static struct adl_operand _sym7531_operands[] = { {45, 0, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{66, 1, ADL_REGISTER, 0, 0, 20, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 2, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction st_agY_agZ_u_gZ_plus
static struct adl_operand _sym7532_operands_operands[] = { {43, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{59, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{204, 2, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym7533[] = {
  // st_agY_agZ_u_gZ    (0)
  { "st_agY_agZ_u_gZ", 1, 3, 29, 64,  0x1, { 0xd000000,},0, "", 0, 3, 3, 0, 0, 0, _sym7531_operands,0,0,0, 0,0,&_sym7530,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym7534[] = { &_sym88, &_sym116, &_sym332,  (struct enum_fields *) -1,};

// Instruction st_sp_Is10_H
static vcpu_local_instr_attrs _sym7535 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  st_sp_Is10_H -> st_sp_Is10_h;
static struct adl_operand _sym7536_operands[] = { {238, 0, ADL_SIGNED, 0, 0, 15, ((bfd_int64_t)18446744073709551105ull-1), 511ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction st_sp_Is10_H
static struct adl_operand _sym7537_operands_operands[] = { {237, 0, ADL_SIGNED, 0, 0, 0, ((bfd_int64_t)18446744073709551105ull-1), 511ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym7538[] = {
  // st_sp_Is10_h    (0)
  { "st_sp_Is10_h", 1, 3, 29, 64,  0x1, { 0x3000060,},0, "", 0, 1, 1, 0, 0, 0, _sym7536_operands,0,0,0, 0,0,&_sym7535,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym7539[] = { 0,  (struct enum_fields *) -1,};

// Instruction st_sp_Is10_H_zero
static vcpu_local_instr_attrs _sym7540 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  st_sp_Is10_H_zero -> st_sp_Is10_h;

// Instruction st_sp_Is10_H_zero
static struct adl_opcode _sym7543[] = {
  // st_sp_Is10_h    (0)
  { "st_sp_Is10_h", 1, 3, 29, 64,  0x1, { 0x3000060,},0, "", 0, 0, 0, 0, 0, 0, 0,0,0,0, 0,0,&_sym7540,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym7544[] = {  (struct enum_fields *) -1,};

// Instruction st_sp_Is10_gX
adl_instr_attr_val _sym7545[] = { { instr_opS,  0, 0 }, { instr_inst,  0, "st_gY_spIs21" }, { instr_vcpu1,  0, 0 }, { -1, 0, 0 } };
static vcpu_local_instr_attrs _sym7546 { "0000000000000000000010000000000000100000000000000000000000000100000000000000000000" , _sym7545 };

// Instruction st_sp_Is10_gX
static struct adl_operand _sym7547_operands_operands[] = { {238, 0, ADL_SIGNED, 0, 0, 15, ((bfd_int64_t)18446744073709551105ull-1), 511ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{190, 1, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym7548[] = { 0, &_sym272,  (struct enum_fields *) -1,};

// Instruction st_sp_Is10_gX_zero
adl_instr_attr_val _sym7549[] = { { instr_opS,  0, 0 }, { instr_inst,  0, "st_gY_spIs21" }, { instr_vcpu1,  0, 0 }, { -1, 0, 0 } };
static vcpu_local_instr_attrs _sym7550 { "0000000000000000000010000000000000100000000000000000000000000100000000000000000000" , _sym7549 };

// Shorthand:  st_sp_Is10_gX_zero -> st_sp_Is10_gX;
static struct adl_operand _sym7551_operands[] = { {190, 0, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction st_sp_Is10_gX_zero
static struct adl_operand _sym7552_operands_operands[] = { {172, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym7553[] = {
  // st_sp_Is10_gX    (0)
  { "st_sp_Is10_gX", 1, 3, 29, 64,  0x1, { 0x3000000,},0, "", 0, 1, 1, 0, 0, 0, _sym7551_operands,0,0,0, 0,0,&_sym7550,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym7554[] = { &_sym272,  (struct enum_fields *) -1,};

// Instruction st_sp_Is10_h
static vcpu_local_instr_attrs _sym7555 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Instruction st_sp_Is10_h
static struct adl_operand _sym7556_operands_operands[] = { {238, 0, ADL_SIGNED, 0, 0, 15, ((bfd_int64_t)18446744073709551105ull-1), 511ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym7557[] = { 0,  (struct enum_fields *) -1,};

// Instruction st_sp_Is10_h_zero
static vcpu_local_instr_attrs _sym7558 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  st_sp_Is10_h_zero -> st_sp_Is10_h;

// Instruction st_sp_Is10_h_zero
static struct adl_opcode _sym7561[] = {
  // st_sp_Is10_h    (0)
  { "st_sp_Is10_h", 1, 3, 29, 64,  0x1, { 0x3000060,},0, "", 0, 0, 0, 0, 0, 0, 0,0,0,0, 0,0,&_sym7558,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym7562[] = {  (struct enum_fields *) -1,};

// Instruction st_u_aY_Is9_gX_st
static vcpu_local_instr_attrs _sym7563 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  st_u_aY_Is9_gX_st -> st_u_agY_Is9_gX;
static struct adl_operand _sym7564_operands[] = { {60, 0, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{273, 1, ADL_SIGNED, 0, 0, 16, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{190, 2, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction st_u_aY_Is9_gX_st
static struct adl_operand _sym7565_operands_operands[] = { {59, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{272, 1, ADL_SIGNED, 0, 0, 0, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{172, 2, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym7566[] = {
  // st_u_agY_Is9_gX    (0)
  { "st_u_agY_Is9_gX", 1, 3, 29, 64,  0x1, { 0x5200000,},0, "", 0, 3, 3, 0, 0, 0, _sym7564_operands,0,0,1, 0,0,&_sym7563,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym7567[] = { &_sym116, 0, &_sym272,  (struct enum_fields *) -1,};

// Instruction st_u_aY_Is9_gX_st_line
static vcpu_local_instr_attrs _sym7568 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  st_u_aY_Is9_gX_st_line -> st_u_agY_Is9_gX;
static struct adl_operand _sym7569_operands[] = { {60, 0, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{273, 1, ADL_SIGNED, 0, 0, 16, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{190, 2, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction st_u_aY_Is9_gX_st_line
static struct adl_operand _sym7570_operands_operands[] = { {59, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{272, 1, ADL_SIGNED, 0, 0, 0, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{172, 2, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym7571[] = {
  // st_u_agY_Is9_gX    (0)
  { "st_u_agY_Is9_gX", 1, 3, 29, 64,  0x1, { 0x5a00000,},0, "", 0, 3, 3, 0, 0, 0, _sym7569_operands,0,0,1, 0,0,&_sym7568,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym7572[] = { &_sym116, 0, &_sym272,  (struct enum_fields *) -1,};

// Instruction st_u_aY_Is9_gX_st_zero
static vcpu_local_instr_attrs _sym7573 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  st_u_aY_Is9_gX_st_zero -> st_u_agY_Is9_gX;
static struct adl_operand _sym7574_operands[] = { {321, 0, 0, 0, 0, 8, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{60, 1, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{190, 2, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction st_u_aY_Is9_gX_st_zero
static struct adl_operand _sym7575_operands_operands[] = { {320, 0, 0, 0, 0, 0, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{59, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{172, 2, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym7576[] = {
  // st_u_agY_Is9_gX    (0)
  { "st_u_agY_Is9_gX", 1, 3, 29, 64,  0x1, { 0x5200000,},0, "", 0, 3, 3, 0, 0, 0, _sym7574_operands,0,0,1, 0,0,&_sym7573,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym7577[] = { &_sym348, &_sym116, &_sym272,  (struct enum_fields *) -1,};

// Instruction st_u_agY_Is9_H
static vcpu_local_instr_attrs _sym7578 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  st_u_agY_Is9_H -> st_u_agY_Is9_h;
static struct adl_operand _sym7579_operands[] = { {60, 0, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{273, 1, ADL_SIGNED, 0, 0, 16, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction st_u_agY_Is9_H
static struct adl_operand _sym7580_operands_operands[] = { {59, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{272, 1, ADL_SIGNED, 0, 0, 0, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym7581[] = {
  // st_u_agY_Is9_h    (0)
  { "st_u_agY_Is9_h", 1, 3, 29, 64,  0x1, { 0x5200060,},0, "", 0, 2, 2, 0, 0, 0, _sym7579_operands,0,0,0, 0,0,&_sym7578,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym7582[] = { &_sym116, 0,  (struct enum_fields *) -1,};

// Instruction st_u_agY_Is9_H_zero
static vcpu_local_instr_attrs _sym7583 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  st_u_agY_Is9_H_zero -> st_u_agY_Is9_h;
static struct adl_operand _sym7584_operands[] = { {60, 0, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction st_u_agY_Is9_H_zero
static struct adl_operand _sym7585_operands_operands[] = { {59, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym7586[] = {
  // st_u_agY_Is9_h    (0)
  { "st_u_agY_Is9_h", 1, 3, 29, 64,  0x1, { 0x5200060,},0, "", 0, 1, 1, 0, 0, 0, _sym7584_operands,0,0,0, 0,0,&_sym7583,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym7587[] = { &_sym116,  (struct enum_fields *) -1,};

// Instruction st_u_agY_Is9_gX
static vcpu_local_instr_attrs _sym7588 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Instruction st_u_agY_Is9_gX
static struct adl_operand _sym7589_operands_operands[] = { {321, 0, 0, 0, 0, 8, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{60, 1, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{273, 2, ADL_SIGNED, 0, 0, 16, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{190, 3, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym7590[] = { &_sym348, &_sym116, 0, &_sym272,  (struct enum_fields *) -1,};

// Instruction st_u_agY_Is9_gX_line0_wide_imm_st
adl_instr_attr_val _sym7591[] = { { instr_opS,  0, 0 }, { instr_inst,  0, "st_u_gY_agXIs18" }, { instr_vcpu1,  0, 0 }, { -1, 0, 0 } };
static vcpu_local_instr_attrs _sym7592 { "0000000000000000000010000000000000100000000000000000000000000100000000000000000000" , _sym7591 };

// Shorthand:  st_u_agY_Is9_gX_line0_wide_imm_st -> st_u_agY_Is9_gX;
static struct adl_operand _sym7593_operands[] = { {60, 0, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{273, 1, ADL_SIGNED, 0, 0, 16, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{190, 2, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction st_u_agY_Is9_gX_line0_wide_imm_st
static struct adl_operand _sym7594_operands_operands[] = { {59, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{272, 1, ADL_SIGNED, 0, 0, 0, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{172, 2, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym7595[] = {
  // st_u_agY_Is9_gX    (0)
  { "st_u_agY_Is9_gX", 1, 3, 29, 64,  0x1, { 0x5200000,},0, "", 0, 3, 3, 0, 0, 0, _sym7593_operands,0,0,1, 0,0,&_sym7592,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym7596[] = { &_sym116, 0, &_sym272,  (struct enum_fields *) -1,};

// Instruction st_u_agY_Is9_gX_line1_wide_imm_st
adl_instr_attr_val _sym7597[] = { { instr_opS,  0, 0 }, { instr_inst,  0, "st_u_gY_agXIs18" }, { instr_vcpu1,  0, 0 }, { -1, 0, 0 } };
static vcpu_local_instr_attrs _sym7598 { "0000000000000000000010000000000000100000000000000000000000000100000000000000000000" , _sym7597 };

// Shorthand:  st_u_agY_Is9_gX_line1_wide_imm_st -> st_u_agY_Is9_gX;
static struct adl_operand _sym7599_operands[] = { {60, 0, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{273, 1, ADL_SIGNED, 9, 0, 16, ((bfd_int64_t)18446744073709486081ull-1), 65535ull, 0x1ffull, 0, 0, 0, 0, 0,-1,-1,0},{190, 2, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction st_u_agY_Is9_gX_line1_wide_imm_st
static struct adl_operand _sym7600_operands_operands[] = { {59, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{278, 1, ADL_SIGNED, 9, 0, 0, ((bfd_int64_t)18446744073709486081ull-1), 65535ull, 0x1ffull, 0, 0, 0, 0, 0,-1,-1,0},{172, 2, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym7601[] = {
  // st_u_agY_Is9_gX    (0)
  { "st_u_agY_Is9_gX", 1, 3, 29, 64,  0x1, { 0x5a00000,},0, "", 0, 3, 3, 0, 0, 0, _sym7599_operands,0,0,1, 0,0,&_sym7598,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym7602[] = { &_sym116, 0, &_sym272,  (struct enum_fields *) -1,};

// Instruction st_u_agY_Is9_gX_wide_imm
static vcpu_local_instr_attrs _sym7603 { "0000000000000000010010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  st_u_agY_Is9_gX_wide_imm -> st_u_agY_Is9_gX;

static bfd_uint64_t _sym7605_modifier (const expressionS *operands, unsigned __cia ATTRIBUTE_UNUSED) { return im17s2line ( ((int)(((operands[1].X_add_number) & (1 << 16)) ? ((operands[1].X_add_number)- (1 << 17)):(operands[1].X_add_number))) , 9 ); }

static int _sym7605_mod_indices[] = { 1,  -1 };

static bfd_uint64_t _sym7606_modifier (const expressionS *operands, unsigned __cia ATTRIBUTE_UNUSED) { return im17s2imXs ( ((int)(((operands[1].X_add_number) & (1 << 16)) ? ((operands[1].X_add_number)- (1 << 17)):(operands[1].X_add_number))) , 9 ); }

static int _sym7606_mod_indices[] = { 1,  -1 };
static struct adl_operand _sym7604_operands[] = { {321, -1, 0, 0, 0, 0, 0, 0, 0, _sym7605_modifier, _sym7605_mod_indices, 0, 0,0, -1,-1,0},{60, 0, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{273, -1, 0, 0, 0, 0, 0, 0, 0, _sym7606_modifier, _sym7606_mod_indices, 0, 0,0, -1,-1,0},{190, 2, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction st_u_agY_Is9_gX_wide_imm
static struct adl_operand _sym7607_operands_operands[] = { {59, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{256, 1, ADL_SIGNED, 0, 0, 0, ((bfd_int64_t)18446744073709486081ull-1), 65535ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{172, 2, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym7608[] = {
  // st_u_agY_Is9_gX    (0)
  { "st_u_agY_Is9_gX", 1, 3, 29, 64,  0x1, { 0x5200000,},0, "", 0, 4, 4, 0, 0, 0, _sym7604_operands,0,0,1, 0,0,&_sym7603,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym7609[] = { &_sym116, 0, &_sym272,  (struct enum_fields *) -1,};

// Instruction st_u_agY_Is9_gX_zero
static vcpu_local_instr_attrs _sym7610 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  st_u_agY_Is9_gX_zero -> st_u_agY_Is9_gX;
static struct adl_operand _sym7611_operands[] = { {321, 0, 0, 0, 0, 8, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{60, 1, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{190, 2, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction st_u_agY_Is9_gX_zero
static struct adl_operand _sym7612_operands_operands[] = { {320, 0, 0, 0, 0, 0, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{59, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{172, 2, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym7613[] = {
  // st_u_agY_Is9_gX    (0)
  { "st_u_agY_Is9_gX", 1, 3, 29, 64,  0x1, { 0x5200000,},0, "", 0, 3, 3, 0, 0, 0, _sym7611_operands,0,0,1, 0,0,&_sym7610,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym7614[] = { &_sym348, &_sym116, &_sym272,  (struct enum_fields *) -1,};

// Instruction st_u_agY_Is9_h
static vcpu_local_instr_attrs _sym7615 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Instruction st_u_agY_Is9_h
static struct adl_operand _sym7616_operands_operands[] = { {60, 0, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{273, 1, ADL_SIGNED, 0, 0, 16, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym7617[] = { &_sym116, 0,  (struct enum_fields *) -1,};

// Instruction st_u_agY_Is9_h_zero
static vcpu_local_instr_attrs _sym7618 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  st_u_agY_Is9_h_zero -> st_u_agY_Is9_h;
static struct adl_operand _sym7619_operands[] = { {60, 0, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction st_u_agY_Is9_h_zero
static struct adl_operand _sym7620_operands_operands[] = { {59, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym7621[] = {
  // st_u_agY_Is9_h    (0)
  { "st_u_agY_Is9_h", 1, 3, 29, 64,  0x1, { 0x5200060,},0, "", 0, 1, 1, 0, 0, 0, _sym7619_operands,0,0,0, 0,0,&_sym7618,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym7622[] = { &_sym116,  (struct enum_fields *) -1,};

// Instruction st_u_agY_agZ_H_minus
static vcpu_local_instr_attrs _sym7623 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  st_u_agY_agZ_H_minus -> st_u_agY_agZ_h;
static struct adl_operand _sym7624_operands[] = { {45, 0, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{66, 1, ADL_REGISTER, 0, 0, 20, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction st_u_agY_agZ_H_minus
static struct adl_operand _sym7625_operands_operands[] = { {43, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{59, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym7626[] = {
  // st_u_agY_agZ_h    (0)
  { "st_u_agY_agZ_h", 1, 3, 29, 64,  0x1, { 0xda00060,},0, "", 0, 2, 2, 0, 0, 0, _sym7624_operands,0,0,0, 0,0,&_sym7623,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym7627[] = { &_sym88, &_sym116,  (struct enum_fields *) -1,};

// Instruction st_u_agY_agZ_H_plus
static vcpu_local_instr_attrs _sym7628 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  st_u_agY_agZ_H_plus -> st_u_agY_agZ_h;
static struct adl_operand _sym7629_operands[] = { {45, 0, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{66, 1, ADL_REGISTER, 0, 0, 20, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction st_u_agY_agZ_H_plus
static struct adl_operand _sym7630_operands_operands[] = { {43, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{59, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym7631[] = {
  // st_u_agY_agZ_h    (0)
  { "st_u_agY_agZ_h", 1, 3, 29, 64,  0x1, { 0xd200060,},0, "", 0, 2, 2, 0, 0, 0, _sym7629_operands,0,0,0, 0,0,&_sym7628,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym7632[] = { &_sym88, &_sym116,  (struct enum_fields *) -1,};

// Instruction st_u_agY_agZ_h
static vcpu_local_instr_attrs _sym7633 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Instruction st_u_agY_agZ_h
static struct adl_operand _sym7634_operands_operands[] = { {41, 0, 0, 0, 0, 8, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{45, 1, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{66, 2, ADL_REGISTER, 0, 0, 20, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym7635[] = { &_sym84, &_sym92, 0, &_sym126,  (struct enum_fields *) -1,};

// Instruction st_u_agY_agZ_h_minus
static vcpu_local_instr_attrs _sym7636 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  st_u_agY_agZ_h_minus -> st_u_agY_agZ_h;
static struct adl_operand _sym7637_operands[] = { {45, 0, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{66, 1, ADL_REGISTER, 0, 0, 20, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction st_u_agY_agZ_h_minus
static struct adl_operand _sym7638_operands_operands[] = { {43, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{59, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym7639[] = {
  // st_u_agY_agZ_h    (0)
  { "st_u_agY_agZ_h", 1, 3, 29, 64,  0x1, { 0xda00060,},0, "", 0, 2, 2, 0, 0, 0, _sym7637_operands,0,0,0, 0,0,&_sym7636,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym7640[] = { &_sym88, &_sym116,  (struct enum_fields *) -1,};

// Instruction st_u_agY_agZ_h_plus
static vcpu_local_instr_attrs _sym7641 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  st_u_agY_agZ_h_plus -> st_u_agY_agZ_h;
static struct adl_operand _sym7642_operands[] = { {45, 0, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{66, 1, ADL_REGISTER, 0, 0, 20, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction st_u_agY_agZ_h_plus
static struct adl_operand _sym7643_operands_operands[] = { {43, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{59, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym7644[] = {
  // st_u_agY_agZ_h    (0)
  { "st_u_agY_agZ_h", 1, 3, 29, 64,  0x1, { 0xd200060,},0, "", 0, 2, 2, 0, 0, 0, _sym7642_operands,0,0,0, 0,0,&_sym7641,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym7645[] = { &_sym88, &_sym116,  (struct enum_fields *) -1,};

// Instruction st_u_agY_agZ_u_gZ
static vcpu_local_instr_attrs _sym7646 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Instruction st_u_agY_agZ_u_gZ
static struct adl_operand _sym7647_operands_operands[] = { {41, 0, 0, 0, 0, 8, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{45, 1, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{66, 2, ADL_REGISTER, 0, 0, 20, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 3, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym7648[] = { &_sym84, &_sym92, 0, &_sym126, &_sym346,  (struct enum_fields *) -1,};

// Instruction st_u_agY_agZ_u_gZ_minus
static vcpu_local_instr_attrs _sym7649 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  st_u_agY_agZ_u_gZ_minus -> st_u_agY_agZ_u_gZ;
static struct adl_operand _sym7650_operands[] = { {45, 0, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{66, 1, ADL_REGISTER, 0, 0, 20, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 2, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction st_u_agY_agZ_u_gZ_minus
static struct adl_operand _sym7651_operands_operands[] = { {43, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{59, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{204, 2, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym7652[] = {
  // st_u_agY_agZ_u_gZ    (0)
  { "st_u_agY_agZ_u_gZ", 1, 3, 29, 64,  0x1, { 0xda00000,},0, "", 0, 3, 3, 0, 0, 0, _sym7650_operands,0,0,0, 0,0,&_sym7649,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym7653[] = { &_sym88, &_sym116, &_sym332,  (struct enum_fields *) -1,};

// Instruction st_u_agY_agZ_u_gZ_plus
static vcpu_local_instr_attrs _sym7654 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  st_u_agY_agZ_u_gZ_plus -> st_u_agY_agZ_u_gZ;
static struct adl_operand _sym7655_operands[] = { {45, 0, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{66, 1, ADL_REGISTER, 0, 0, 20, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 2, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction st_u_agY_agZ_u_gZ_plus
static struct adl_operand _sym7656_operands_operands[] = { {43, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{59, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{204, 2, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym7657[] = {
  // st_u_agY_agZ_u_gZ    (0)
  { "st_u_agY_agZ_u_gZ", 1, 3, 29, 64,  0x1, { 0xd200000,},0, "", 0, 3, 3, 0, 0, 0, _sym7655_operands,0,0,0, 0,0,&_sym7654,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym7658[] = { &_sym88, &_sym116, &_sym332,  (struct enum_fields *) -1,};

// Instruction st_u_agY_u_Is9_H
static vcpu_local_instr_attrs _sym7659 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  st_u_agY_u_Is9_H -> st_u_agY_u_Is9_h;
static struct adl_operand _sym7660_operands[] = { {60, 0, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{273, 1, ADL_SIGNED, 0, 0, 16, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction st_u_agY_u_Is9_H
static struct adl_operand _sym7661_operands_operands[] = { {59, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{272, 1, ADL_SIGNED, 0, 0, 0, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym7662[] = {
  // st_u_agY_u_Is9_h    (0)
  { "st_u_agY_u_Is9_h", 1, 3, 29, 64,  0x1, { 0x5600060,},0, "", 0, 2, 2, 0, 0, 0, _sym7660_operands,0,0,0, 0,0,&_sym7659,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym7663[] = { &_sym116, 0,  (struct enum_fields *) -1,};

// Instruction st_u_agY_u_Is9_H_zero
static vcpu_local_instr_attrs _sym7664 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  st_u_agY_u_Is9_H_zero -> st_u_agY_u_Is9_h;
static struct adl_operand _sym7665_operands[] = { {60, 0, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction st_u_agY_u_Is9_H_zero
static struct adl_operand _sym7666_operands_operands[] = { {59, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym7667[] = {
  // st_u_agY_u_Is9_h    (0)
  { "st_u_agY_u_Is9_h", 1, 3, 29, 64,  0x1, { 0x5600060,},0, "", 0, 1, 1, 0, 0, 0, _sym7665_operands,0,0,0, 0,0,&_sym7664,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym7668[] = { &_sym116,  (struct enum_fields *) -1,};

// Instruction st_u_agY_u_Is9_h
static vcpu_local_instr_attrs _sym7669 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Instruction st_u_agY_u_Is9_h
static struct adl_operand _sym7670_operands_operands[] = { {60, 0, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{273, 1, ADL_SIGNED, 0, 0, 16, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym7671[] = { &_sym116, 0,  (struct enum_fields *) -1,};

// Instruction st_u_agY_u_Is9_h_zero
static vcpu_local_instr_attrs _sym7672 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  st_u_agY_u_Is9_h_zero -> st_u_agY_u_Is9_h;
static struct adl_operand _sym7673_operands[] = { {60, 0, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction st_u_agY_u_Is9_h_zero
static struct adl_operand _sym7674_operands_operands[] = { {59, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym7675[] = {
  // st_u_agY_u_Is9_h    (0)
  { "st_u_agY_u_Is9_h", 1, 3, 29, 64,  0x1, { 0x5600060,},0, "", 0, 1, 1, 0, 0, 0, _sym7673_operands,0,0,0, 0,0,&_sym7672,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym7676[] = { &_sym116,  (struct enum_fields *) -1,};

// Instruction st_u_agY_u_agZ_H_minus
static vcpu_local_instr_attrs _sym7677 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  st_u_agY_u_agZ_H_minus -> st_u_agY_u_agZ_h;
static struct adl_operand _sym7678_operands[] = { {45, 0, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{66, 1, ADL_REGISTER, 0, 0, 20, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction st_u_agY_u_agZ_H_minus
static struct adl_operand _sym7679_operands_operands[] = { {43, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{59, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym7680[] = {
  // st_u_agY_u_agZ_h    (0)
  { "st_u_agY_u_agZ_h", 1, 3, 29, 64,  0x1, { 0xde00060,},0, "", 0, 2, 2, 0, 0, 0, _sym7678_operands,0,0,0, 0,0,&_sym7677,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym7681[] = { &_sym88, &_sym116,  (struct enum_fields *) -1,};

// Instruction st_u_agY_u_agZ_H_plus
static vcpu_local_instr_attrs _sym7682 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  st_u_agY_u_agZ_H_plus -> st_u_agY_u_agZ_h;
static struct adl_operand _sym7683_operands[] = { {45, 0, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{66, 1, ADL_REGISTER, 0, 0, 20, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction st_u_agY_u_agZ_H_plus
static struct adl_operand _sym7684_operands_operands[] = { {43, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{59, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym7685[] = {
  // st_u_agY_u_agZ_h    (0)
  { "st_u_agY_u_agZ_h", 1, 3, 29, 64,  0x1, { 0xd600060,},0, "", 0, 2, 2, 0, 0, 0, _sym7683_operands,0,0,0, 0,0,&_sym7682,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym7686[] = { &_sym88, &_sym116,  (struct enum_fields *) -1,};

// Instruction st_u_agY_u_agZ_gZ
static vcpu_local_instr_attrs _sym7687 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Instruction st_u_agY_u_agZ_gZ
static struct adl_operand _sym7688_operands_operands[] = { {41, 0, 0, 0, 0, 8, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{45, 1, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{66, 2, ADL_REGISTER, 0, 0, 20, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 3, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym7689[] = { &_sym84, &_sym92, 0, &_sym126, &_sym346,  (struct enum_fields *) -1,};

// Instruction st_u_agY_u_agZ_gZ_minus
static vcpu_local_instr_attrs _sym7690 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  st_u_agY_u_agZ_gZ_minus -> st_u_agY_u_agZ_gZ;
static struct adl_operand _sym7691_operands[] = { {45, 0, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{66, 1, ADL_REGISTER, 0, 0, 20, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 2, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction st_u_agY_u_agZ_gZ_minus
static struct adl_operand _sym7692_operands_operands[] = { {43, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{59, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{204, 2, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym7693[] = {
  // st_u_agY_u_agZ_gZ    (0)
  { "st_u_agY_u_agZ_gZ", 1, 3, 29, 64,  0x1, { 0xde00000,},0, "", 0, 3, 3, 0, 0, 0, _sym7691_operands,0,0,0, 0,0,&_sym7690,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym7694[] = { &_sym88, &_sym116, &_sym332,  (struct enum_fields *) -1,};

// Instruction st_u_agY_u_agZ_gZ_plus
static vcpu_local_instr_attrs _sym7695 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  st_u_agY_u_agZ_gZ_plus -> st_u_agY_u_agZ_gZ;
static struct adl_operand _sym7696_operands[] = { {45, 0, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{66, 1, ADL_REGISTER, 0, 0, 20, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 2, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction st_u_agY_u_agZ_gZ_plus
static struct adl_operand _sym7697_operands_operands[] = { {43, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{59, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{204, 2, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym7698[] = {
  // st_u_agY_u_agZ_gZ    (0)
  { "st_u_agY_u_agZ_gZ", 1, 3, 29, 64,  0x1, { 0xd600000,},0, "", 0, 3, 3, 0, 0, 0, _sym7696_operands,0,0,0, 0,0,&_sym7695,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym7699[] = { &_sym88, &_sym116, &_sym332,  (struct enum_fields *) -1,};

// Instruction st_u_agY_u_agZ_h
static vcpu_local_instr_attrs _sym7700 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Instruction st_u_agY_u_agZ_h
static struct adl_operand _sym7701_operands_operands[] = { {45, 0, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{41, 1, 0, 0, 0, 8, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{66, 2, ADL_REGISTER, 0, 0, 20, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym7702[] = { &_sym88, &_sym82, &_sym116,  (struct enum_fields *) -1,};

// Instruction st_u_agY_u_agZ_h_minus
static vcpu_local_instr_attrs _sym7703 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  st_u_agY_u_agZ_h_minus -> st_u_agY_u_agZ_h;
static struct adl_operand _sym7704_operands[] = { {45, 0, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{66, 1, ADL_REGISTER, 0, 0, 20, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction st_u_agY_u_agZ_h_minus
static struct adl_operand _sym7705_operands_operands[] = { {43, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{59, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym7706[] = {
  // st_u_agY_u_agZ_h    (0)
  { "st_u_agY_u_agZ_h", 1, 3, 29, 64,  0x1, { 0xde00060,},0, "", 0, 2, 2, 0, 0, 0, _sym7704_operands,0,0,0, 0,0,&_sym7703,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym7707[] = { &_sym88, &_sym116,  (struct enum_fields *) -1,};

// Instruction st_u_agY_u_agZ_h_plus
static vcpu_local_instr_attrs _sym7708 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  st_u_agY_u_agZ_h_plus -> st_u_agY_u_agZ_h;
static struct adl_operand _sym7709_operands[] = { {45, 0, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{66, 1, ADL_REGISTER, 0, 0, 20, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction st_u_agY_u_agZ_h_plus
static struct adl_operand _sym7710_operands_operands[] = { {43, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{59, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym7711[] = {
  // st_u_agY_u_agZ_h    (0)
  { "st_u_agY_u_agZ_h", 1, 3, 29, 64,  0x1, { 0xd600060,},0, "", 0, 2, 2, 0, 0, 0, _sym7709_operands,0,0,0, 0,0,&_sym7708,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym7712[] = { &_sym88, &_sym116,  (struct enum_fields *) -1,};

// Instruction st_u_sp_Is10_gX
adl_instr_attr_val _sym7713[] = { { instr_opS,  0, 0 }, { instr_inst,  0, "stC_sp_Is21_u_agY_st" }, { instr_vcpu1,  0, 0 }, { -1, 0, 0 } };
static vcpu_local_instr_attrs _sym7714 { "0000000000000000000010000000000000100000000000000000000000000100000000000000000000" , _sym7713 };

// Instruction st_u_sp_Is10_gX
static struct adl_operand _sym7715_operands_operands[] = { {238, 0, ADL_SIGNED, 0, 0, 15, ((bfd_int64_t)18446744073709551105ull-1), 511ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{190, 1, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym7716[] = { 0, &_sym272,  (struct enum_fields *) -1,};

// Instruction st_u_sp_Is10_gX_zero
adl_instr_attr_val _sym7717[] = { { instr_opS,  0, 0 }, { instr_inst,  0, "stC_sp_Is21_u_agY_st" }, { instr_vcpu1,  0, 0 }, { -1, 0, 0 } };
static vcpu_local_instr_attrs _sym7718 { "0000000000000000000010000000000000100000000000000000000000000100000000000000000000" , _sym7717 };

// Shorthand:  st_u_sp_Is10_gX_zero -> st_u_sp_Is10_gX;
static struct adl_operand _sym7719_operands[] = { {190, 0, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction st_u_sp_Is10_gX_zero
static struct adl_operand _sym7720_operands_operands[] = { {172, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym7721[] = {
  // st_u_sp_Is10_gX    (0)
  { "st_u_sp_Is10_gX", 1, 3, 29, 64,  0x1, { 0x3600000,},0, "", 0, 1, 1, 0, 0, 0, _sym7719_operands,0,0,0, 0,0,&_sym7718,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym7722[] = { &_sym272,  (struct enum_fields *) -1,};

// Instruction st_u_sp_u_Is10_H
static vcpu_local_instr_attrs _sym7723 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  st_u_sp_u_Is10_H -> st_u_sp_u_Is10_h;
static struct adl_operand _sym7724_operands[] = { {238, 0, ADL_SIGNED, 0, 0, 15, ((bfd_int64_t)18446744073709551105ull-1), 511ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction st_u_sp_u_Is10_H
static struct adl_operand _sym7725_operands_operands[] = { {237, 0, ADL_SIGNED, 0, 0, 0, ((bfd_int64_t)18446744073709551105ull-1), 511ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym7726[] = {
  // st_u_sp_u_Is10_h    (0)
  { "st_u_sp_u_Is10_h", 1, 3, 29, 64,  0x1, { 0x3600060,},0, "", 0, 1, 1, 0, 0, 0, _sym7724_operands,0,0,0, 0,0,&_sym7723,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym7727[] = { 0,  (struct enum_fields *) -1,};

// Instruction st_u_sp_u_Is10_H_zero
static vcpu_local_instr_attrs _sym7728 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  st_u_sp_u_Is10_H_zero -> st_u_sp_u_Is10_h;

// Instruction st_u_sp_u_Is10_H_zero
static struct adl_opcode _sym7731[] = {
  // st_u_sp_u_Is10_h    (0)
  { "st_u_sp_u_Is10_h", 1, 3, 29, 64,  0x1, { 0x3600060,},0, "", 0, 0, 0, 0, 0, 0, 0,0,0,0, 0,0,&_sym7728,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym7732[] = {  (struct enum_fields *) -1,};

// Instruction st_u_sp_u_Is10_h
static vcpu_local_instr_attrs _sym7733 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Instruction st_u_sp_u_Is10_h
static struct adl_operand _sym7734_operands_operands[] = { {238, 0, ADL_SIGNED, 0, 0, 15, ((bfd_int64_t)18446744073709551105ull-1), 511ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym7735[] = { 0,  (struct enum_fields *) -1,};

// Instruction st_u_sp_u_Is10_h_zero
static vcpu_local_instr_attrs _sym7736 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  st_u_sp_u_Is10_h_zero -> st_u_sp_u_Is10_h;

// Instruction st_u_sp_u_Is10_h_zero
static struct adl_opcode _sym7739[] = {
  // st_u_sp_u_Is10_h    (0)
  { "st_u_sp_u_Is10_h", 1, 3, 29, 64,  0x1, { 0x3600060,},0, "", 0, 0, 0, 0, 0, 0, 0,0,0,0, 0,0,&_sym7736,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym7740[] = {  (struct enum_fields *) -1,};

// Instruction st_u_x2_agY_agZ_u_gZ
static vcpu_local_instr_attrs _sym7741 { "0000000000000000000100000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Instruction st_u_x2_agY_agZ_u_gZ
static struct adl_operand _sym7742_operands_operands[] = { {41, 0, 0, 0, 0, 8, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{45, 1, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{66, 2, ADL_REGISTER, 0, 0, 20, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 3, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym7743[] = { &_sym84, &_sym92, 0, &_sym126, &_sym346,  (struct enum_fields *) -1,};

// Instruction st_u_x2_agY_agZ_u_gZ_minus
static vcpu_local_instr_attrs _sym7744 { "0000000000000000000100000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  st_u_x2_agY_agZ_u_gZ_minus -> st_u_x2_agY_agZ_u_gZ;
static struct adl_operand _sym7745_operands[] = { {45, 0, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{66, 1, ADL_REGISTER, 0, 0, 20, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 2, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction st_u_x2_agY_agZ_u_gZ_minus
static struct adl_operand _sym7746_operands_operands[] = { {43, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{59, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{204, 2, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym7747[] = {
  // st_u_x2_agY_agZ_u_gZ    (0)
  { "st_u_x2_agY_agZ_u_gZ", 1, 3, 29, 64,  0x1, { 0xda01000,},0, "", 0, 3, 3, 0, 0, 0, _sym7745_operands,0,0,0, 0,0,&_sym7744,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym7748[] = { &_sym88, &_sym116, &_sym332,  (struct enum_fields *) -1,};

// Instruction st_u_x2_agY_agZ_u_gZ_plus
static vcpu_local_instr_attrs _sym7749 { "0000000000000000000100000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  st_u_x2_agY_agZ_u_gZ_plus -> st_u_x2_agY_agZ_u_gZ;
static struct adl_operand _sym7750_operands[] = { {45, 0, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{66, 1, ADL_REGISTER, 0, 0, 20, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 2, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction st_u_x2_agY_agZ_u_gZ_plus
static struct adl_operand _sym7751_operands_operands[] = { {43, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{59, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{204, 2, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym7752[] = {
  // st_u_x2_agY_agZ_u_gZ    (0)
  { "st_u_x2_agY_agZ_u_gZ", 1, 3, 29, 64,  0x1, { 0xd201000,},0, "", 0, 3, 3, 0, 0, 0, _sym7750_operands,0,0,0, 0,0,&_sym7749,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym7753[] = { &_sym88, &_sym116, &_sym332,  (struct enum_fields *) -1,};

// Instruction st_u_x2_agY_u_agZ_gZ
static vcpu_local_instr_attrs _sym7754 { "0000000000000000000100000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Instruction st_u_x2_agY_u_agZ_gZ
static struct adl_operand _sym7755_operands_operands[] = { {41, 0, 0, 0, 0, 8, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{45, 1, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{66, 2, ADL_REGISTER, 0, 0, 20, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 3, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym7756[] = { &_sym84, &_sym92, 0, &_sym126, &_sym346,  (struct enum_fields *) -1,};

// Instruction st_u_x2_agY_u_agZ_gZ_minus
static vcpu_local_instr_attrs _sym7757 { "0000000000000000000100000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  st_u_x2_agY_u_agZ_gZ_minus -> st_u_x2_agY_u_agZ_gZ;
static struct adl_operand _sym7758_operands[] = { {45, 0, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{66, 1, ADL_REGISTER, 0, 0, 20, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 2, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction st_u_x2_agY_u_agZ_gZ_minus
static struct adl_operand _sym7759_operands_operands[] = { {43, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{59, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{204, 2, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym7760[] = {
  // st_u_x2_agY_u_agZ_gZ    (0)
  { "st_u_x2_agY_u_agZ_gZ", 1, 3, 29, 64,  0x1, { 0xde01000,},0, "", 0, 3, 3, 0, 0, 0, _sym7758_operands,0,0,0, 0,0,&_sym7757,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym7761[] = { &_sym88, &_sym116, &_sym332,  (struct enum_fields *) -1,};

// Instruction st_u_x2_agY_u_agZ_gZ_plus
static vcpu_local_instr_attrs _sym7762 { "0000000000000000000100000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  st_u_x2_agY_u_agZ_gZ_plus -> st_u_x2_agY_u_agZ_gZ;
static struct adl_operand _sym7763_operands[] = { {45, 0, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{66, 1, ADL_REGISTER, 0, 0, 20, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 2, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction st_u_x2_agY_u_agZ_gZ_plus
static struct adl_operand _sym7764_operands_operands[] = { {43, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{59, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{204, 2, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym7765[] = {
  // st_u_x2_agY_u_agZ_gZ    (0)
  { "st_u_x2_agY_u_agZ_gZ", 1, 3, 29, 64,  0x1, { 0xd601000,},0, "", 0, 3, 3, 0, 0, 0, _sym7763_operands,0,0,0, 0,0,&_sym7762,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym7766[] = { &_sym88, &_sym116, &_sym332,  (struct enum_fields *) -1,};

// Instruction st_x2_agY_agZ_u_gZ
static vcpu_local_instr_attrs _sym7767 { "0000000000000000000100000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Instruction st_x2_agY_agZ_u_gZ
static struct adl_operand _sym7768_operands_operands[] = { {41, 0, 0, 0, 0, 8, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{45, 1, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{66, 2, ADL_REGISTER, 0, 0, 20, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 3, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym7769[] = { &_sym84, &_sym92, 0, &_sym126, &_sym346,  (struct enum_fields *) -1,};

// Instruction st_x2_agY_agZ_u_gZ_minus
static vcpu_local_instr_attrs _sym7770 { "0000000000000000000100000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  st_x2_agY_agZ_u_gZ_minus -> st_x2_agY_agZ_u_gZ;
static struct adl_operand _sym7771_operands[] = { {45, 0, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{66, 1, ADL_REGISTER, 0, 0, 20, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 2, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction st_x2_agY_agZ_u_gZ_minus
static struct adl_operand _sym7772_operands_operands[] = { {43, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{59, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{204, 2, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym7773[] = {
  // st_x2_agY_agZ_u_gZ    (0)
  { "st_x2_agY_agZ_u_gZ", 1, 3, 29, 64,  0x1, { 0xd801000,},0, "", 0, 3, 3, 0, 0, 0, _sym7771_operands,0,0,0, 0,0,&_sym7770,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym7774[] = { &_sym88, &_sym116, &_sym332,  (struct enum_fields *) -1,};

// Instruction st_x2_agY_agZ_u_gZ_plus
static vcpu_local_instr_attrs _sym7775 { "0000000000000000000100000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  st_x2_agY_agZ_u_gZ_plus -> st_x2_agY_agZ_u_gZ;
static struct adl_operand _sym7776_operands[] = { {45, 0, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{66, 1, ADL_REGISTER, 0, 0, 20, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 2, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction st_x2_agY_agZ_u_gZ_plus
static struct adl_operand _sym7777_operands_operands[] = { {43, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{59, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{204, 2, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym7778[] = {
  // st_x2_agY_agZ_u_gZ    (0)
  { "st_x2_agY_agZ_u_gZ", 1, 3, 29, 64,  0x1, { 0xd001000,},0, "", 0, 3, 3, 0, 0, 0, _sym7776_operands,0,0,0, 0,0,&_sym7775,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym7779[] = { &_sym88, &_sym116, &_sym332,  (struct enum_fields *) -1,};

// Instruction stbS_aY_Is9_gZ
static vcpu_local_instr_attrs _sym7780 { "0000000000000000001000000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Instruction stbS_aY_Is9_gZ
static struct adl_operand _sym7781_operands_operands[] = { {321, 0, 0, 0, 0, 8, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{45, 1, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{273, 2, ADL_SIGNED, 0, 0, 16, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 3, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym7782[] = { &_sym348, &_sym88, 0, &_sym332,  (struct enum_fields *) -1,};

// Instruction stbS_aY_Is9_gZ_line0_wide_imm_st
adl_instr_attr_val _sym7783[] = { { instr_opS,  0, 0 }, { instr_inst,  0, "stb_gY_agXIs18" }, { instr_vcpu3,  0, 0 }, { -1, 0, 0 } };
static vcpu_local_instr_attrs _sym7784 { "0000000000000000001000000000000000100000000000000000000000000100000000000000000000" , _sym7783 };

// Shorthand:  stbS_aY_Is9_gZ_line0_wide_imm_st -> stbS_aY_Is9_gZ;
static struct adl_operand _sym7785_operands[] = { {45, 0, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{273, 1, ADL_SIGNED, 0, 0, 16, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 2, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction stbS_aY_Is9_gZ_line0_wide_imm_st
static struct adl_operand _sym7786_operands_operands[] = { {43, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{272, 1, ADL_SIGNED, 0, 0, 0, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{204, 2, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym7787[] = {
  // stbS_aY_Is9_gZ    (0)
  { "stbS_aY_Is9_gZ", 1, 3, 29, 64,  0x1, { 0xed000000,},0, "", 0, 3, 3, 0, 0, 0, _sym7785_operands,0,0,1, 0,0,&_sym7784,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym7788[] = { &_sym88, 0, &_sym332,  (struct enum_fields *) -1,};

// Instruction stbS_aY_Is9_gZ_line1_wide_imm_st
adl_instr_attr_val _sym7789[] = { { instr_opS,  0, 0 }, { instr_inst,  0, "stb_gY_agXIs18" }, { instr_vcpu3,  0, 0 }, { -1, 0, 0 } };
static vcpu_local_instr_attrs _sym7790 { "0000000000000000001000000000000000100000000000000000000000000100000000000000000000" , _sym7789 };

// Shorthand:  stbS_aY_Is9_gZ_line1_wide_imm_st -> stbS_aY_Is9_gZ;
static struct adl_operand _sym7791_operands[] = { {45, 0, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{273, 1, ADL_SIGNED, 9, 0, 16, ((bfd_int64_t)18446744073709486081ull-1), 65535ull, 0x1ffull, 0, 0, 0, 0, 0,-1,-1,0},{211, 2, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction stbS_aY_Is9_gZ_line1_wide_imm_st
static struct adl_operand _sym7792_operands_operands[] = { {43, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{278, 1, ADL_SIGNED, 9, 0, 0, ((bfd_int64_t)18446744073709486081ull-1), 65535ull, 0x1ffull, 0, 0, 0, 0, 0,-1,-1,0},{204, 2, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym7793[] = {
  // stbS_aY_Is9_gZ    (0)
  { "stbS_aY_Is9_gZ", 1, 3, 29, 64,  0x1, { 0xed800000,},0, "", 0, 3, 3, 0, 0, 0, _sym7791_operands,0,0,1, 0,0,&_sym7790,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym7794[] = { &_sym88, 0, &_sym332,  (struct enum_fields *) -1,};

// Instruction stbS_aY_Is9_gZ_st
static vcpu_local_instr_attrs _sym7795 { "0000000000000000001000000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  stbS_aY_Is9_gZ_st -> stbS_aY_Is9_gZ;
static struct adl_operand _sym7796_operands[] = { {45, 0, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{273, 1, ADL_SIGNED, 0, 0, 16, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 2, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction stbS_aY_Is9_gZ_st
static struct adl_operand _sym7797_operands_operands[] = { {43, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{272, 1, ADL_SIGNED, 0, 0, 0, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{204, 2, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym7798[] = {
  // stbS_aY_Is9_gZ    (0)
  { "stbS_aY_Is9_gZ", 1, 3, 29, 64,  0x1, { 0xed000000,},0, "", 0, 3, 3, 0, 0, 0, _sym7796_operands,0,0,1, 0,0,&_sym7795,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym7799[] = { &_sym88, 0, &_sym332,  (struct enum_fields *) -1,};

// Instruction stbS_aY_Is9_gZ_st_line
static vcpu_local_instr_attrs _sym7800 { "0000000000000000001000000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  stbS_aY_Is9_gZ_st_line -> stbS_aY_Is9_gZ;
static struct adl_operand _sym7801_operands[] = { {45, 0, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{273, 1, ADL_SIGNED, 0, 0, 16, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 2, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction stbS_aY_Is9_gZ_st_line
static struct adl_operand _sym7802_operands_operands[] = { {43, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{272, 1, ADL_SIGNED, 0, 0, 0, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{204, 2, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym7803[] = {
  // stbS_aY_Is9_gZ    (0)
  { "stbS_aY_Is9_gZ", 1, 3, 29, 64,  0x1, { 0xed800000,},0, "", 0, 3, 3, 0, 0, 0, _sym7801_operands,0,0,1, 0,0,&_sym7800,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym7804[] = { &_sym88, 0, &_sym332,  (struct enum_fields *) -1,};

// Instruction stbS_aY_Is9_gZ_st_zero
static vcpu_local_instr_attrs _sym7805 { "0000000000000000001000000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  stbS_aY_Is9_gZ_st_zero -> stbS_aY_Is9_gZ;
static struct adl_operand _sym7806_operands[] = { {321, 0, 0, 0, 0, 8, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{45, 1, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 2, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction stbS_aY_Is9_gZ_st_zero
static struct adl_operand _sym7807_operands_operands[] = { {320, 0, 0, 0, 0, 0, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{43, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{204, 2, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym7808[] = {
  // stbS_aY_Is9_gZ    (0)
  { "stbS_aY_Is9_gZ", 1, 3, 29, 64,  0x1, { 0xed000000,},0, "", 0, 3, 3, 0, 0, 0, _sym7806_operands,0,0,1, 0,0,&_sym7805,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym7809[] = { &_sym348, &_sym88, &_sym332,  (struct enum_fields *) -1,};

// Instruction stbS_aY_Is9_gZ_wide_imm
static vcpu_local_instr_attrs _sym7810 { "0000000000000000011000000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  stbS_aY_Is9_gZ_wide_imm -> stbS_aY_Is9_gZ;

static bfd_uint64_t _sym7812_modifier (const expressionS *operands, unsigned __cia ATTRIBUTE_UNUSED) { return im17s2line ( ((int)(((operands[1].X_add_number) & (1 << 16)) ? ((operands[1].X_add_number)- (1 << 17)):(operands[1].X_add_number))) , 9 ); }

static int _sym7812_mod_indices[] = { 1,  -1 };

static bfd_uint64_t _sym7813_modifier (const expressionS *operands, unsigned __cia ATTRIBUTE_UNUSED) { return im17s2imXs ( ((int)(((operands[1].X_add_number) & (1 << 16)) ? ((operands[1].X_add_number)- (1 << 17)):(operands[1].X_add_number))) , 9 ); }

static int _sym7813_mod_indices[] = { 1,  -1 };
static struct adl_operand _sym7811_operands[] = { {321, -1, 0, 0, 0, 0, 0, 0, 0, _sym7812_modifier, _sym7812_mod_indices, 0, 0,0, -1,-1,0},{45, 0, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{273, -1, 0, 0, 0, 0, 0, 0, 0, _sym7813_modifier, _sym7813_mod_indices, 0, 0,0, -1,-1,0},{211, 2, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction stbS_aY_Is9_gZ_wide_imm
static struct adl_operand _sym7814_operands_operands[] = { {43, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{256, 1, ADL_SIGNED, 0, 0, 0, ((bfd_int64_t)18446744073709486081ull-1), 65535ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{204, 2, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym7815[] = {
  // stbS_aY_Is9_gZ    (0)
  { "stbS_aY_Is9_gZ", 1, 3, 29, 64,  0x1, { 0xed000000,},0, "", 0, 4, 4, 0, 0, 0, _sym7811_operands,0,0,1, 0,0,&_sym7810,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym7816[] = { &_sym88, 0, &_sym332,  (struct enum_fields *) -1,};

// Instruction stbS_aY_Is9_gZ_zero
static vcpu_local_instr_attrs _sym7817 { "0000000000000000001000000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  stbS_aY_Is9_gZ_zero -> stbS_aY_Is9_gZ;
static struct adl_operand _sym7818_operands[] = { {321, 0, 0, 0, 0, 8, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{45, 1, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 2, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction stbS_aY_Is9_gZ_zero
static struct adl_operand _sym7819_operands_operands[] = { {320, 0, 0, 0, 0, 0, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{43, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{204, 2, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym7820[] = {
  // stbS_aY_Is9_gZ    (0)
  { "stbS_aY_Is9_gZ", 1, 3, 29, 64,  0x1, { 0xed000000,},0, "", 0, 3, 3, 0, 0, 0, _sym7818_operands,0,0,1, 0,0,&_sym7817,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym7821[] = { &_sym348, &_sym88, &_sym332,  (struct enum_fields *) -1,};

// Instruction stbS_agX_u_Is9_gZ
static vcpu_local_instr_attrs _sym7822 { "0000000000000000001000000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Instruction stbS_agX_u_Is9_gZ
static struct adl_operand _sym7823_operands_operands[] = { {321, 0, 0, 0, 0, 8, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{45, 1, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{273, 2, ADL_SIGNED, 0, 0, 16, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 3, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym7824[] = { &_sym348, &_sym88, 0, &_sym332,  (struct enum_fields *) -1,};

// Instruction stbS_agX_u_Is9_gZ_line0_wide_imm_st
adl_instr_attr_val _sym7825[] = { { instr_opS,  0, 0 }, { instr_inst,  0, "stb_gY_agX_Is18" }, { instr_vcpu3,  0, 0 }, { -1, 0, 0 } };
static vcpu_local_instr_attrs _sym7826 { "0000000000000000001000000000000000100000000000000000000000000100000000000000000000" , _sym7825 };

// Shorthand:  stbS_agX_u_Is9_gZ_line0_wide_imm_st -> stbS_agX_u_Is9_gZ;
static struct adl_operand _sym7827_operands[] = { {45, 0, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{273, 1, ADL_SIGNED, 0, 0, 16, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 2, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction stbS_agX_u_Is9_gZ_line0_wide_imm_st
static struct adl_operand _sym7828_operands_operands[] = { {43, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{272, 1, ADL_SIGNED, 0, 0, 0, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{204, 2, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym7829[] = {
  // stbS_agX_u_Is9_gZ    (0)
  { "stbS_agX_u_Is9_gZ", 1, 3, 29, 64,  0x1, { 0xed600000,},0, "", 0, 3, 3, 0, 0, 0, _sym7827_operands,0,0,1, 0,0,&_sym7826,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym7830[] = { &_sym88, 0, &_sym332,  (struct enum_fields *) -1,};

// Instruction stbS_agX_u_Is9_gZ_line1_wide_imm_st
adl_instr_attr_val _sym7831[] = { { instr_opS,  0, 0 }, { instr_inst,  0, "stb_gY_agX_Is18" }, { instr_vcpu3,  0, 0 }, { -1, 0, 0 } };
static vcpu_local_instr_attrs _sym7832 { "0000000000000000001000000000000000100000000000000000000000000100000000000000000000" , _sym7831 };

// Shorthand:  stbS_agX_u_Is9_gZ_line1_wide_imm_st -> stbS_agX_u_Is9_gZ;
static struct adl_operand _sym7833_operands[] = { {45, 0, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{273, 1, ADL_SIGNED, 9, 0, 16, ((bfd_int64_t)18446744073709486081ull-1), 65535ull, 0x1ffull, 0, 0, 0, 0, 0,-1,-1,0},{211, 2, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction stbS_agX_u_Is9_gZ_line1_wide_imm_st
static struct adl_operand _sym7834_operands_operands[] = { {43, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{278, 1, ADL_SIGNED, 9, 0, 0, ((bfd_int64_t)18446744073709486081ull-1), 65535ull, 0x1ffull, 0, 0, 0, 0, 0,-1,-1,0},{204, 2, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym7835[] = {
  // stbS_agX_u_Is9_gZ    (0)
  { "stbS_agX_u_Is9_gZ", 1, 3, 29, 64,  0x1, { 0xede00000,},0, "", 0, 3, 3, 0, 0, 0, _sym7833_operands,0,0,1, 0,0,&_sym7832,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym7836[] = { &_sym88, 0, &_sym332,  (struct enum_fields *) -1,};

// Instruction stbS_agX_u_Is9_gZ_st
static vcpu_local_instr_attrs _sym7837 { "0000000000000000001000000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  stbS_agX_u_Is9_gZ_st -> stbS_agX_u_Is9_gZ;
static struct adl_operand _sym7838_operands[] = { {45, 0, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{273, 1, ADL_SIGNED, 0, 0, 16, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 2, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction stbS_agX_u_Is9_gZ_st
static struct adl_operand _sym7839_operands_operands[] = { {43, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{272, 1, ADL_SIGNED, 0, 0, 0, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{204, 2, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym7840[] = {
  // stbS_agX_u_Is9_gZ    (0)
  { "stbS_agX_u_Is9_gZ", 1, 3, 29, 64,  0x1, { 0xed600000,},0, "", 0, 3, 3, 0, 0, 0, _sym7838_operands,0,0,1, 0,0,&_sym7837,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym7841[] = { &_sym88, 0, &_sym332,  (struct enum_fields *) -1,};

// Instruction stbS_agX_u_Is9_gZ_st_line
static vcpu_local_instr_attrs _sym7842 { "0000000000000000001000000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  stbS_agX_u_Is9_gZ_st_line -> stbS_agX_u_Is9_gZ;
static struct adl_operand _sym7843_operands[] = { {45, 0, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{273, 1, ADL_SIGNED, 0, 0, 16, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 2, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction stbS_agX_u_Is9_gZ_st_line
static struct adl_operand _sym7844_operands_operands[] = { {43, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{272, 1, ADL_SIGNED, 0, 0, 0, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{204, 2, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym7845[] = {
  // stbS_agX_u_Is9_gZ    (0)
  { "stbS_agX_u_Is9_gZ", 1, 3, 29, 64,  0x1, { 0xede00000,},0, "", 0, 3, 3, 0, 0, 0, _sym7843_operands,0,0,1, 0,0,&_sym7842,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym7846[] = { &_sym88, 0, &_sym332,  (struct enum_fields *) -1,};

// Instruction stbS_agX_u_Is9_gZ_st_zero
static vcpu_local_instr_attrs _sym7847 { "0000000000000000001000000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  stbS_agX_u_Is9_gZ_st_zero -> stbS_agX_u_Is9_gZ;
static struct adl_operand _sym7848_operands[] = { {321, 0, 0, 0, 0, 8, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{45, 1, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 2, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction stbS_agX_u_Is9_gZ_st_zero
static struct adl_operand _sym7849_operands_operands[] = { {320, 0, 0, 0, 0, 0, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{43, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{204, 2, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym7850[] = {
  // stbS_agX_u_Is9_gZ    (0)
  { "stbS_agX_u_Is9_gZ", 1, 3, 29, 64,  0x1, { 0xed600000,},0, "", 0, 3, 3, 0, 0, 0, _sym7848_operands,0,0,1, 0,0,&_sym7847,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym7851[] = { &_sym348, &_sym88, &_sym332,  (struct enum_fields *) -1,};

// Instruction stbS_agX_u_Is9_gZ_wide_imm
static vcpu_local_instr_attrs _sym7852 { "0000000000000000011000000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  stbS_agX_u_Is9_gZ_wide_imm -> stbS_agX_u_Is9_gZ;

static bfd_uint64_t _sym7854_modifier (const expressionS *operands, unsigned __cia ATTRIBUTE_UNUSED) { return im17s2line ( ((int)(((operands[1].X_add_number) & (1 << 16)) ? ((operands[1].X_add_number)- (1 << 17)):(operands[1].X_add_number))) , 9 ); }

static int _sym7854_mod_indices[] = { 1,  -1 };

static bfd_uint64_t _sym7855_modifier (const expressionS *operands, unsigned __cia ATTRIBUTE_UNUSED) { return im17s2imXs ( ((int)(((operands[1].X_add_number) & (1 << 16)) ? ((operands[1].X_add_number)- (1 << 17)):(operands[1].X_add_number))) , 9 ); }

static int _sym7855_mod_indices[] = { 1,  -1 };
static struct adl_operand _sym7853_operands[] = { {321, -1, 0, 0, 0, 0, 0, 0, 0, _sym7854_modifier, _sym7854_mod_indices, 0, 0,0, -1,-1,0},{45, 0, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{273, -1, 0, 0, 0, 0, 0, 0, 0, _sym7855_modifier, _sym7855_mod_indices, 0, 0,0, -1,-1,0},{211, 2, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction stbS_agX_u_Is9_gZ_wide_imm
static struct adl_operand _sym7856_operands_operands[] = { {43, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{256, 1, ADL_SIGNED, 0, 0, 0, ((bfd_int64_t)18446744073709486081ull-1), 65535ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{204, 2, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym7857[] = {
  // stbS_agX_u_Is9_gZ    (0)
  { "stbS_agX_u_Is9_gZ", 1, 3, 29, 64,  0x1, { 0xed600000,},0, "", 0, 4, 4, 0, 0, 0, _sym7853_operands,0,0,1, 0,0,&_sym7852,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym7858[] = { &_sym88, 0, &_sym332,  (struct enum_fields *) -1,};

// Instruction stbS_agX_u_Is9_gZ_zero
static vcpu_local_instr_attrs _sym7859 { "0000000000000000001000000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  stbS_agX_u_Is9_gZ_zero -> stbS_agX_u_Is9_gZ;
static struct adl_operand _sym7860_operands[] = { {321, 0, 0, 0, 0, 8, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{45, 1, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 2, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction stbS_agX_u_Is9_gZ_zero
static struct adl_operand _sym7861_operands_operands[] = { {320, 0, 0, 0, 0, 0, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{43, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{204, 2, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym7862[] = {
  // stbS_agX_u_Is9_gZ    (0)
  { "stbS_agX_u_Is9_gZ", 1, 3, 29, 64,  0x1, { 0xed600000,},0, "", 0, 3, 3, 0, 0, 0, _sym7860_operands,0,0,1, 0,0,&_sym7859,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym7863[] = { &_sym348, &_sym88, &_sym332,  (struct enum_fields *) -1,};

// Instruction stbS_u_aY_Is9_gZ
static vcpu_local_instr_attrs _sym7864 { "0000000000000000001000000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Instruction stbS_u_aY_Is9_gZ
static struct adl_operand _sym7865_operands_operands[] = { {321, 0, 0, 0, 0, 8, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{45, 1, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{273, 2, ADL_SIGNED, 0, 0, 16, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 3, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym7866[] = { &_sym348, &_sym88, 0, &_sym332,  (struct enum_fields *) -1,};

// Instruction stbS_u_aY_Is9_gZ_line0_wide_imm_st
adl_instr_attr_val _sym7867[] = { { instr_opS,  0, 0 }, { instr_inst,  0, "stb_u_gY_agXIs18" }, { instr_vcpu3,  0, 0 }, { -1, 0, 0 } };
static vcpu_local_instr_attrs _sym7868 { "0000000000000000001000000000000000100000000000000000000000000100000000000000000000" , _sym7867 };

// Shorthand:  stbS_u_aY_Is9_gZ_line0_wide_imm_st -> stbS_u_aY_Is9_gZ;
static struct adl_operand _sym7869_operands[] = { {45, 0, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{273, 1, ADL_SIGNED, 0, 0, 16, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 2, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction stbS_u_aY_Is9_gZ_line0_wide_imm_st
static struct adl_operand _sym7870_operands_operands[] = { {43, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{272, 1, ADL_SIGNED, 0, 0, 0, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{204, 2, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym7871[] = {
  // stbS_u_aY_Is9_gZ    (0)
  { "stbS_u_aY_Is9_gZ", 1, 3, 29, 64,  0x1, { 0xed200000,},0, "", 0, 3, 3, 0, 0, 0, _sym7869_operands,0,0,1, 0,0,&_sym7868,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym7872[] = { &_sym88, 0, &_sym332,  (struct enum_fields *) -1,};

// Instruction stbS_u_aY_Is9_gZ_line1_wide_imm_st
adl_instr_attr_val _sym7873[] = { { instr_opS,  0, 0 }, { instr_inst,  0, "stb_u_gY_agXIs18" }, { instr_vcpu3,  0, 0 }, { -1, 0, 0 } };
static vcpu_local_instr_attrs _sym7874 { "0000000000000000001000000000000000100000000000000000000000000100000000000000000000" , _sym7873 };

// Shorthand:  stbS_u_aY_Is9_gZ_line1_wide_imm_st -> stbS_u_aY_Is9_gZ;
static struct adl_operand _sym7875_operands[] = { {45, 0, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{273, 1, ADL_SIGNED, 9, 0, 16, ((bfd_int64_t)18446744073709486081ull-1), 65535ull, 0x1ffull, 0, 0, 0, 0, 0,-1,-1,0},{211, 2, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction stbS_u_aY_Is9_gZ_line1_wide_imm_st
static struct adl_operand _sym7876_operands_operands[] = { {43, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{278, 1, ADL_SIGNED, 9, 0, 0, ((bfd_int64_t)18446744073709486081ull-1), 65535ull, 0x1ffull, 0, 0, 0, 0, 0,-1,-1,0},{204, 2, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym7877[] = {
  // stbS_u_aY_Is9_gZ    (0)
  { "stbS_u_aY_Is9_gZ", 1, 3, 29, 64,  0x1, { 0xeda00000,},0, "", 0, 3, 3, 0, 0, 0, _sym7875_operands,0,0,1, 0,0,&_sym7874,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym7878[] = { &_sym88, 0, &_sym332,  (struct enum_fields *) -1,};

// Instruction stbS_u_aY_Is9_gZ_st
static vcpu_local_instr_attrs _sym7879 { "0000000000000000001000000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  stbS_u_aY_Is9_gZ_st -> stbS_u_aY_Is9_gZ;
static struct adl_operand _sym7880_operands[] = { {45, 0, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{273, 1, ADL_SIGNED, 0, 0, 16, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 2, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction stbS_u_aY_Is9_gZ_st
static struct adl_operand _sym7881_operands_operands[] = { {43, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{272, 1, ADL_SIGNED, 0, 0, 0, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{204, 2, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym7882[] = {
  // stbS_u_aY_Is9_gZ    (0)
  { "stbS_u_aY_Is9_gZ", 1, 3, 29, 64,  0x1, { 0xed200000,},0, "", 0, 3, 3, 0, 0, 0, _sym7880_operands,0,0,1, 0,0,&_sym7879,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym7883[] = { &_sym88, 0, &_sym332,  (struct enum_fields *) -1,};

// Instruction stbS_u_aY_Is9_gZ_st_line
static vcpu_local_instr_attrs _sym7884 { "0000000000000000001000000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  stbS_u_aY_Is9_gZ_st_line -> stbS_u_aY_Is9_gZ;
static struct adl_operand _sym7885_operands[] = { {45, 0, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{273, 1, ADL_SIGNED, 0, 0, 16, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 2, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction stbS_u_aY_Is9_gZ_st_line
static struct adl_operand _sym7886_operands_operands[] = { {43, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{272, 1, ADL_SIGNED, 0, 0, 0, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{204, 2, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym7887[] = {
  // stbS_u_aY_Is9_gZ    (0)
  { "stbS_u_aY_Is9_gZ", 1, 3, 29, 64,  0x1, { 0xeda00000,},0, "", 0, 3, 3, 0, 0, 0, _sym7885_operands,0,0,1, 0,0,&_sym7884,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym7888[] = { &_sym88, 0, &_sym332,  (struct enum_fields *) -1,};

// Instruction stbS_u_aY_Is9_gZ_st_zero
static vcpu_local_instr_attrs _sym7889 { "0000000000000000001000000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  stbS_u_aY_Is9_gZ_st_zero -> stbS_u_aY_Is9_gZ;
static struct adl_operand _sym7890_operands[] = { {321, 0, 0, 0, 0, 8, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{45, 1, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 2, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction stbS_u_aY_Is9_gZ_st_zero
static struct adl_operand _sym7891_operands_operands[] = { {320, 0, 0, 0, 0, 0, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{43, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{204, 2, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym7892[] = {
  // stbS_u_aY_Is9_gZ    (0)
  { "stbS_u_aY_Is9_gZ", 1, 3, 29, 64,  0x1, { 0xed200000,},0, "", 0, 3, 3, 0, 0, 0, _sym7890_operands,0,0,1, 0,0,&_sym7889,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym7893[] = { &_sym348, &_sym88, &_sym332,  (struct enum_fields *) -1,};

// Instruction stbS_u_aY_Is9_gZ_wide_imm
static vcpu_local_instr_attrs _sym7894 { "0000000000000000011000000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  stbS_u_aY_Is9_gZ_wide_imm -> stbS_u_aY_Is9_gZ;

static bfd_uint64_t _sym7896_modifier (const expressionS *operands, unsigned __cia ATTRIBUTE_UNUSED) { return im17s2line ( ((int)(((operands[1].X_add_number) & (1 << 16)) ? ((operands[1].X_add_number)- (1 << 17)):(operands[1].X_add_number))) , 9 ); }

static int _sym7896_mod_indices[] = { 1,  -1 };

static bfd_uint64_t _sym7897_modifier (const expressionS *operands, unsigned __cia ATTRIBUTE_UNUSED) { return im17s2imXs ( ((int)(((operands[1].X_add_number) & (1 << 16)) ? ((operands[1].X_add_number)- (1 << 17)):(operands[1].X_add_number))) , 9 ); }

static int _sym7897_mod_indices[] = { 1,  -1 };
static struct adl_operand _sym7895_operands[] = { {321, -1, 0, 0, 0, 0, 0, 0, 0, _sym7896_modifier, _sym7896_mod_indices, 0, 0,0, -1,-1,0},{45, 0, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{273, -1, 0, 0, 0, 0, 0, 0, 0, _sym7897_modifier, _sym7897_mod_indices, 0, 0,0, -1,-1,0},{211, 2, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction stbS_u_aY_Is9_gZ_wide_imm
static struct adl_operand _sym7898_operands_operands[] = { {43, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{256, 1, ADL_SIGNED, 0, 0, 0, ((bfd_int64_t)18446744073709486081ull-1), 65535ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{204, 2, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym7899[] = {
  // stbS_u_aY_Is9_gZ    (0)
  { "stbS_u_aY_Is9_gZ", 1, 3, 29, 64,  0x1, { 0xed200000,},0, "", 0, 4, 4, 0, 0, 0, _sym7895_operands,0,0,1, 0,0,&_sym7894,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym7900[] = { &_sym88, 0, &_sym332,  (struct enum_fields *) -1,};

// Instruction stbS_u_aY_Is9_gZ_zero
static vcpu_local_instr_attrs _sym7901 { "0000000000000000001000000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  stbS_u_aY_Is9_gZ_zero -> stbS_u_aY_Is9_gZ;
static struct adl_operand _sym7902_operands[] = { {321, 0, 0, 0, 0, 8, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{45, 1, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 2, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction stbS_u_aY_Is9_gZ_zero
static struct adl_operand _sym7903_operands_operands[] = { {320, 0, 0, 0, 0, 0, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{43, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{204, 2, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym7904[] = {
  // stbS_u_aY_Is9_gZ    (0)
  { "stbS_u_aY_Is9_gZ", 1, 3, 29, 64,  0x1, { 0xed200000,},0, "", 0, 3, 3, 0, 0, 0, _sym7902_operands,0,0,1, 0,0,&_sym7901,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym7905[] = { &_sym348, &_sym88, &_sym332,  (struct enum_fields *) -1,};

// Instruction stb_agX_agY_gZ
static vcpu_local_instr_attrs _sym7906 { "0000000000000000001000000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Instruction stb_agX_agY_gZ
static struct adl_operand _sym7907_operands_operands[] = { {45, 0, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{41, 1, 0, 0, 0, 8, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{66, 2, ADL_REGISTER, 0, 0, 20, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 3, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym7908[] = { &_sym88, &_sym82, &_sym116, &_sym332,  (struct enum_fields *) -1,};

// Instruction stb_agX_agY_gZ_AAsubAM
static vcpu_local_instr_attrs _sym7909 { "0000000000000000001000000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Instruction stb_agX_agY_gZ_AAsubAM
static struct adl_operand _sym7910_operands_operands[] = { {45, 0, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{41, 1, 0, 0, 0, 8, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{66, 2, ADL_REGISTER, 0, 0, 20, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 3, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym7911[] = { &_sym88, &_sym82, &_sym116, &_sym332,  (struct enum_fields *) -1,};

// Instruction stb_u_agX_agY_gZ
static vcpu_local_instr_attrs _sym7912 { "0000000000000000001000000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Instruction stb_u_agX_agY_gZ
static struct adl_operand _sym7913_operands_operands[] = { {45, 0, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{41, 1, 0, 0, 0, 8, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{66, 2, ADL_REGISTER, 0, 0, 20, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 3, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym7914[] = { &_sym88, &_sym82, &_sym116, &_sym332,  (struct enum_fields *) -1,};

// Instruction sthS_u_agX_Is9_gZ
static vcpu_local_instr_attrs _sym7915 { "0000000000000000000100000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Instruction sthS_u_agX_Is9_gZ
static struct adl_operand _sym7916_operands_operands[] = { {321, 0, 0, 0, 0, 8, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{45, 1, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{273, 2, ADL_SIGNED, 0, 0, 16, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 3, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym7917[] = { &_sym348, &_sym88, 0, &_sym332,  (struct enum_fields *) -1,};

// Instruction sthS_u_agX_Is9_gZ__line1_wide_imm_st
adl_instr_attr_val _sym7918[] = { { instr_opS,  0, 0 }, { instr_inst,  0, "sth_u_gY_agXIs18" }, { instr_vcpu2,  0, 0 }, { -1, 0, 0 } };
static vcpu_local_instr_attrs _sym7919 { "0000000000000000000100000000000000100000000000000000000000000100000000000000000000" , _sym7918 };

// Shorthand:  sthS_u_agX_Is9_gZ__line1_wide_imm_st -> sthS_u_agX_Is9_gZ;
static struct adl_operand _sym7920_operands[] = { {45, 0, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{273, 1, ADL_SIGNED, 9, 0, 16, ((bfd_int64_t)18446744073709486081ull-1), 65535ull, 0x1ffull, 0, 0, 0, 0, 0,-1,-1,0},{211, 2, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction sthS_u_agX_Is9_gZ__line1_wide_imm_st
static struct adl_operand _sym7921_operands_operands[] = { {43, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{278, 1, ADL_SIGNED, 9, 0, 0, ((bfd_int64_t)18446744073709486081ull-1), 65535ull, 0x1ffull, 0, 0, 0, 0, 0,-1,-1,0},{204, 2, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym7922[] = {
  // sthS_u_agX_Is9_gZ    (0)
  { "sthS_u_agX_Is9_gZ", 1, 3, 29, 64,  0x1, { 0x6da00000,},0, "", 0, 3, 3, 0, 0, 0, _sym7920_operands,0,0,1, 0,0,&_sym7919,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym7923[] = { &_sym88, 0, &_sym332,  (struct enum_fields *) -1,};

// Instruction sthS_u_agX_Is9_gZ_line0_st
static vcpu_local_instr_attrs _sym7924 { "0000000000000000000100000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  sthS_u_agX_Is9_gZ_line0_st -> sthS_u_agX_Is9_gZ;
static struct adl_operand _sym7925_operands[] = { {45, 0, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{273, 1, ADL_SIGNED, 0, 0, 16, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 2, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction sthS_u_agX_Is9_gZ_line0_st
static struct adl_operand _sym7926_operands_operands[] = { {43, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{272, 1, ADL_SIGNED, 0, 0, 0, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{204, 2, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym7927[] = {
  // sthS_u_agX_Is9_gZ    (0)
  { "sthS_u_agX_Is9_gZ", 1, 3, 29, 64,  0x1, { 0x6d200000,},0, "", 0, 3, 3, 0, 0, 0, _sym7925_operands,0,0,1, 0,0,&_sym7924,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym7928[] = { &_sym88, 0, &_sym332,  (struct enum_fields *) -1,};

// Instruction sthS_u_agX_Is9_gZ_line0_wide_imm_st
adl_instr_attr_val _sym7929[] = { { instr_opS,  0, 0 }, { instr_inst,  0, "sth_u_gY_agXIs18" }, { instr_vcpu2,  0, 0 }, { -1, 0, 0 } };
static vcpu_local_instr_attrs _sym7930 { "0000000000000000000100000000000000100000000000000000000000000100000000000000000000" , _sym7929 };

// Shorthand:  sthS_u_agX_Is9_gZ_line0_wide_imm_st -> sthS_u_agX_Is9_gZ;
static struct adl_operand _sym7931_operands[] = { {45, 0, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{273, 1, ADL_SIGNED, 0, 0, 16, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 2, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction sthS_u_agX_Is9_gZ_line0_wide_imm_st
static struct adl_operand _sym7932_operands_operands[] = { {43, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{272, 1, ADL_SIGNED, 0, 0, 0, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{204, 2, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym7933[] = {
  // sthS_u_agX_Is9_gZ    (0)
  { "sthS_u_agX_Is9_gZ", 1, 3, 29, 64,  0x1, { 0x6d200000,},0, "", 0, 3, 3, 0, 0, 0, _sym7931_operands,0,0,1, 0,0,&_sym7930,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym7934[] = { &_sym88, 0, &_sym332,  (struct enum_fields *) -1,};

// Instruction sthS_u_agX_Is9_gZ_line1_st
static vcpu_local_instr_attrs _sym7935 { "0000000000000000000100000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  sthS_u_agX_Is9_gZ_line1_st -> sthS_u_agX_Is9_gZ;
static struct adl_operand _sym7936_operands[] = { {45, 0, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{273, 1, ADL_SIGNED, 0, 0, 16, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 2, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction sthS_u_agX_Is9_gZ_line1_st
static struct adl_operand _sym7937_operands_operands[] = { {43, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{272, 1, ADL_SIGNED, 0, 0, 0, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{204, 2, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym7938[] = {
  // sthS_u_agX_Is9_gZ    (0)
  { "sthS_u_agX_Is9_gZ", 1, 3, 29, 64,  0x1, { 0x6da00000,},0, "", 0, 3, 3, 0, 0, 0, _sym7936_operands,0,0,1, 0,0,&_sym7935,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym7939[] = { &_sym88, 0, &_sym332,  (struct enum_fields *) -1,};

// Instruction sthS_u_agX_Is9_gZ_st_zero
static vcpu_local_instr_attrs _sym7940 { "0000000000000000000100000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  sthS_u_agX_Is9_gZ_st_zero -> sthS_u_agX_Is9_gZ;
static struct adl_operand _sym7941_operands[] = { {321, 0, 0, 0, 0, 8, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{45, 1, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 2, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction sthS_u_agX_Is9_gZ_st_zero
static struct adl_operand _sym7942_operands_operands[] = { {320, 0, 0, 0, 0, 0, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{43, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{204, 2, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym7943[] = {
  // sthS_u_agX_Is9_gZ    (0)
  { "sthS_u_agX_Is9_gZ", 1, 3, 29, 64,  0x1, { 0x6d200000,},0, "", 0, 3, 3, 0, 0, 0, _sym7941_operands,0,0,1, 0,0,&_sym7940,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym7944[] = { &_sym348, &_sym88, &_sym332,  (struct enum_fields *) -1,};

// Instruction sthS_u_agX_Is9_gZ_wide_imm
static vcpu_local_instr_attrs _sym7945 { "0000000000000000010100000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  sthS_u_agX_Is9_gZ_wide_imm -> sthS_u_agX_Is9_gZ;

static bfd_uint64_t _sym7947_modifier (const expressionS *operands, unsigned __cia ATTRIBUTE_UNUSED) { return im17s2line ( ((int)(((operands[1].X_add_number) & (1 << 16)) ? ((operands[1].X_add_number)- (1 << 17)):(operands[1].X_add_number))) , 9 ); }

static int _sym7947_mod_indices[] = { 1,  -1 };

static bfd_uint64_t _sym7948_modifier (const expressionS *operands, unsigned __cia ATTRIBUTE_UNUSED) { return im17s2imXs ( ((int)(((operands[1].X_add_number) & (1 << 16)) ? ((operands[1].X_add_number)- (1 << 17)):(operands[1].X_add_number))) , 9 ); }

static int _sym7948_mod_indices[] = { 1,  -1 };
static struct adl_operand _sym7946_operands[] = { {321, -1, 0, 0, 0, 0, 0, 0, 0, _sym7947_modifier, _sym7947_mod_indices, 0, 0,0, -1,-1,0},{45, 0, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{273, -1, 0, 0, 0, 0, 0, 0, 0, _sym7948_modifier, _sym7948_mod_indices, 0, 0,0, -1,-1,0},{211, 2, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction sthS_u_agX_Is9_gZ_wide_imm
static struct adl_operand _sym7949_operands_operands[] = { {43, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{256, 1, ADL_SIGNED, 0, 0, 0, ((bfd_int64_t)18446744073709486081ull-1), 65535ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{204, 2, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym7950[] = {
  // sthS_u_agX_Is9_gZ    (0)
  { "sthS_u_agX_Is9_gZ", 1, 3, 29, 64,  0x1, { 0x6d200000,},0, "", 0, 4, 4, 0, 0, 0, _sym7946_operands,0,0,1, 0,0,&_sym7945,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym7951[] = { &_sym88, 0, &_sym332,  (struct enum_fields *) -1,};

// Instruction sthS_u_agX_Is9_gZ_zero
static vcpu_local_instr_attrs _sym7952 { "0000000000000000000100000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  sthS_u_agX_Is9_gZ_zero -> sthS_u_agX_Is9_gZ;
static struct adl_operand _sym7953_operands[] = { {321, 0, 0, 0, 0, 8, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{45, 1, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 2, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction sthS_u_agX_Is9_gZ_zero
static struct adl_operand _sym7954_operands_operands[] = { {320, 0, 0, 0, 0, 0, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{43, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{204, 2, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym7955[] = {
  // sthS_u_agX_Is9_gZ    (0)
  { "sthS_u_agX_Is9_gZ", 1, 3, 29, 64,  0x1, { 0x6d200000,},0, "", 0, 3, 3, 0, 0, 0, _sym7953_operands,0,0,1, 0,0,&_sym7952,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym7956[] = { &_sym348, &_sym88, &_sym332,  (struct enum_fields *) -1,};

// Instruction sth_agX_agY_gZ
static vcpu_local_instr_attrs _sym7957 { "0000000000000000000100000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Instruction sth_agX_agY_gZ
static struct adl_operand _sym7958_operands_operands[] = { {41, 0, 0, 0, 0, 8, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{45, 1, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{66, 2, ADL_REGISTER, 0, 0, 20, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 3, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym7959[] = { &_sym84, &_sym92, 0, &_sym126, &_sym346,  (struct enum_fields *) -1,};

// Instruction sth_agX_agY_gZ_minus
static vcpu_local_instr_attrs _sym7960 { "0000000000000000000100000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  sth_agX_agY_gZ_minus -> sth_agX_agY_gZ;
static struct adl_operand _sym7961_operands[] = { {45, 0, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{66, 1, ADL_REGISTER, 0, 0, 20, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 2, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction sth_agX_agY_gZ_minus
static struct adl_operand _sym7962_operands_operands[] = { {43, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{59, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{204, 2, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym7963[] = {
  // sth_agX_agY_gZ    (0)
  { "sth_agX_agY_gZ", 1, 3, 29, 64,  0x1, { 0x7d800000,},0, "", 0, 3, 3, 0, 0, 0, _sym7961_operands,0,0,0, 0,0,&_sym7960,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym7964[] = { &_sym88, &_sym116, &_sym332,  (struct enum_fields *) -1,};

// Instruction sth_agX_agY_gZ_unsign
static vcpu_local_instr_attrs _sym7965 { "0000000000000000000100000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  sth_agX_agY_gZ_unsign -> sth_agX_agY_gZ;
static struct adl_operand _sym7966_operands[] = { {45, 0, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{66, 1, ADL_REGISTER, 0, 0, 20, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 2, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction sth_agX_agY_gZ_unsign
static struct adl_operand _sym7967_operands_operands[] = { {43, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{59, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{204, 2, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym7968[] = {
  // sth_agX_agY_gZ    (0)
  { "sth_agX_agY_gZ", 1, 3, 29, 64,  0x1, { 0x7d000000,},0, "", 0, 3, 3, 0, 0, 0, _sym7966_operands,0,0,0, 0,0,&_sym7965,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym7969[] = { &_sym88, &_sym116, &_sym332,  (struct enum_fields *) -1,};

// Instruction sth_agX_agY_pi_gZ
static vcpu_local_instr_attrs _sym7970 { "0000000000000000000100000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Instruction sth_agX_agY_pi_gZ
static struct adl_operand _sym7971_operands_operands[] = { {41, 0, 0, 0, 0, 8, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{45, 1, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{66, 2, ADL_REGISTER, 0, 0, 20, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 3, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym7972[] = { &_sym84, &_sym92, 0, &_sym126, &_sym346,  (struct enum_fields *) -1,};

// Instruction sth_agX_agY_pi_gZ_minus
static vcpu_local_instr_attrs _sym7973 { "0000000000000000000100000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  sth_agX_agY_pi_gZ_minus -> sth_agX_agY_pi_gZ;
static struct adl_operand _sym7974_operands[] = { {45, 0, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{66, 1, ADL_REGISTER, 0, 0, 20, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 2, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction sth_agX_agY_pi_gZ_minus
static struct adl_operand _sym7975_operands_operands[] = { {43, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{59, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{204, 2, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym7976[] = {
  // sth_agX_agY_pi_gZ    (0)
  { "sth_agX_agY_pi_gZ", 1, 3, 29, 64,  0x1, { 0x7de00000,},0, "", 0, 3, 3, 0, 0, 0, _sym7974_operands,0,0,0, 0,0,&_sym7973,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym7977[] = { &_sym88, &_sym116, &_sym332,  (struct enum_fields *) -1,};

// Instruction sth_agX_agY_pi_gZ_unsign
static vcpu_local_instr_attrs _sym7978 { "0000000000000000000100000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  sth_agX_agY_pi_gZ_unsign -> sth_agX_agY_pi_gZ;
static struct adl_operand _sym7979_operands[] = { {45, 0, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{66, 1, ADL_REGISTER, 0, 0, 20, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 2, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction sth_agX_agY_pi_gZ_unsign
static struct adl_operand _sym7980_operands_operands[] = { {43, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{59, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{204, 2, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym7981[] = {
  // sth_agX_agY_pi_gZ    (0)
  { "sth_agX_agY_pi_gZ", 1, 3, 29, 64,  0x1, { 0x7d600000,},0, "", 0, 3, 3, 0, 0, 0, _sym7979_operands,0,0,0, 0,0,&_sym7978,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym7982[] = { &_sym88, &_sym116, &_sym332,  (struct enum_fields *) -1,};

// Instruction sth_agY_Is9_gZ
static vcpu_local_instr_attrs _sym7983 { "0000000000000000000100000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Instruction sth_agY_Is9_gZ
static struct adl_operand _sym7984_operands_operands[] = { {321, 0, 0, 0, 0, 8, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{45, 1, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{273, 2, ADL_SIGNED, 0, 0, 16, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 3, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym7985[] = { &_sym348, &_sym88, 0, &_sym332,  (struct enum_fields *) -1,};

// Instruction sth_agY_Is9_gZ_line0_wide_imm_st
adl_instr_attr_val _sym7986[] = { { instr_opS,  0, 0 }, { instr_inst,  0, "sth_gY_agXIs18" }, { instr_vcpu2,  0, 0 }, { -1, 0, 0 } };
static vcpu_local_instr_attrs _sym7987 { "0000000000000000000100000000000000100000000000000000000000000100000000000000000000" , _sym7986 };

// Shorthand:  sth_agY_Is9_gZ_line0_wide_imm_st -> sth_agY_Is9_gZ;
static struct adl_operand _sym7988_operands[] = { {45, 0, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{273, 1, ADL_SIGNED, 0, 0, 16, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 2, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction sth_agY_Is9_gZ_line0_wide_imm_st
static struct adl_operand _sym7989_operands_operands[] = { {43, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{272, 1, ADL_SIGNED, 0, 0, 0, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{204, 2, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym7990[] = {
  // sth_agY_Is9_gZ    (0)
  { "sth_agY_Is9_gZ", 1, 3, 29, 64,  0x1, { 0x6d000000,},0, "", 0, 3, 3, 0, 0, 0, _sym7988_operands,0,0,1, 0,0,&_sym7987,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym7991[] = { &_sym88, 0, &_sym332,  (struct enum_fields *) -1,};

// Instruction sth_agY_Is9_gZ_line1_wide_imm_st
adl_instr_attr_val _sym7992[] = { { instr_opS,  0, 0 }, { instr_inst,  0, "sth_gY_agXIs18" }, { instr_vcpu2,  0, 0 }, { -1, 0, 0 } };
static vcpu_local_instr_attrs _sym7993 { "0000000000000000000100000000000000100000000000000000000000000100000000000000000000" , _sym7992 };

// Shorthand:  sth_agY_Is9_gZ_line1_wide_imm_st -> sth_agY_Is9_gZ;
static struct adl_operand _sym7994_operands[] = { {45, 0, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{273, 1, ADL_SIGNED, 9, 0, 16, ((bfd_int64_t)18446744073709486081ull-1), 65535ull, 0x1ffull, 0, 0, 0, 0, 0,-1,-1,0},{211, 2, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction sth_agY_Is9_gZ_line1_wide_imm_st
static struct adl_operand _sym7995_operands_operands[] = { {43, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{278, 1, ADL_SIGNED, 9, 0, 0, ((bfd_int64_t)18446744073709486081ull-1), 65535ull, 0x1ffull, 0, 0, 0, 0, 0,-1,-1,0},{204, 2, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym7996[] = {
  // sth_agY_Is9_gZ    (0)
  { "sth_agY_Is9_gZ", 1, 3, 29, 64,  0x1, { 0x6d800000,},0, "", 0, 3, 3, 0, 0, 0, _sym7994_operands,0,0,1, 0,0,&_sym7993,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym7997[] = { &_sym88, 0, &_sym332,  (struct enum_fields *) -1,};

// Instruction sth_agY_Is9_gZ_st
static vcpu_local_instr_attrs _sym7998 { "0000000000000000000100000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  sth_agY_Is9_gZ_st -> sth_agY_Is9_gZ;
static struct adl_operand _sym7999_operands[] = { {45, 0, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{273, 1, ADL_SIGNED, 0, 0, 16, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 2, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction sth_agY_Is9_gZ_st
static struct adl_operand _sym8000_operands_operands[] = { {43, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{272, 1, ADL_SIGNED, 0, 0, 0, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{204, 2, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym8001[] = {
  // sth_agY_Is9_gZ    (0)
  { "sth_agY_Is9_gZ", 1, 3, 29, 64,  0x1, { 0x6d000000,},0, "", 0, 3, 3, 0, 0, 0, _sym7999_operands,0,0,1, 0,0,&_sym7998,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym8002[] = { &_sym88, 0, &_sym332,  (struct enum_fields *) -1,};

// Instruction sth_agY_Is9_gZ_st_line
static vcpu_local_instr_attrs _sym8003 { "0000000000000000000100000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  sth_agY_Is9_gZ_st_line -> sth_agY_Is9_gZ;
static struct adl_operand _sym8004_operands[] = { {45, 0, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{273, 1, ADL_SIGNED, 0, 0, 16, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 2, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction sth_agY_Is9_gZ_st_line
static struct adl_operand _sym8005_operands_operands[] = { {43, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{272, 1, ADL_SIGNED, 0, 0, 0, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{204, 2, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym8006[] = {
  // sth_agY_Is9_gZ    (0)
  { "sth_agY_Is9_gZ", 1, 3, 29, 64,  0x1, { 0x6d800000,},0, "", 0, 3, 3, 0, 0, 0, _sym8004_operands,0,0,1, 0,0,&_sym8003,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym8007[] = { &_sym88, 0, &_sym332,  (struct enum_fields *) -1,};

// Instruction sth_agY_Is9_gZ_st_zero
static vcpu_local_instr_attrs _sym8008 { "0000000000000000000100000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  sth_agY_Is9_gZ_st_zero -> sth_agY_Is9_gZ;
static struct adl_operand _sym8009_operands[] = { {321, 0, 0, 0, 0, 8, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{45, 1, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 2, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction sth_agY_Is9_gZ_st_zero
static struct adl_operand _sym8010_operands_operands[] = { {320, 0, 0, 0, 0, 0, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{43, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{204, 2, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym8011[] = {
  // sth_agY_Is9_gZ    (0)
  { "sth_agY_Is9_gZ", 1, 3, 29, 64,  0x1, { 0x6d000000,},0, "", 0, 3, 3, 0, 0, 0, _sym8009_operands,0,0,1, 0,0,&_sym8008,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym8012[] = { &_sym348, &_sym88, &_sym332,  (struct enum_fields *) -1,};

// Instruction sth_agY_Is9_gZ_wide_imm
static vcpu_local_instr_attrs _sym8013 { "0000000000000000010100000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  sth_agY_Is9_gZ_wide_imm -> sth_agY_Is9_gZ;

static bfd_uint64_t _sym8015_modifier (const expressionS *operands, unsigned __cia ATTRIBUTE_UNUSED) { return im17s2line ( ((int)(((operands[1].X_add_number) & (1 << 16)) ? ((operands[1].X_add_number)- (1 << 17)):(operands[1].X_add_number))) , 9 ); }

static int _sym8015_mod_indices[] = { 1,  -1 };

static bfd_uint64_t _sym8016_modifier (const expressionS *operands, unsigned __cia ATTRIBUTE_UNUSED) { return im17s2imXs ( ((int)(((operands[1].X_add_number) & (1 << 16)) ? ((operands[1].X_add_number)- (1 << 17)):(operands[1].X_add_number))) , 9 ); }

static int _sym8016_mod_indices[] = { 1,  -1 };
static struct adl_operand _sym8014_operands[] = { {321, -1, 0, 0, 0, 0, 0, 0, 0, _sym8015_modifier, _sym8015_mod_indices, 0, 0,0, -1,-1,0},{45, 0, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{273, -1, 0, 0, 0, 0, 0, 0, 0, _sym8016_modifier, _sym8016_mod_indices, 0, 0,0, -1,-1,0},{211, 2, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction sth_agY_Is9_gZ_wide_imm
static struct adl_operand _sym8017_operands_operands[] = { {43, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{256, 1, ADL_SIGNED, 0, 0, 0, ((bfd_int64_t)18446744073709486081ull-1), 65535ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{204, 2, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym8018[] = {
  // sth_agY_Is9_gZ    (0)
  { "sth_agY_Is9_gZ", 1, 3, 29, 64,  0x1, { 0x6d000000,},0, "", 0, 4, 4, 0, 0, 0, _sym8014_operands,0,0,1, 0,0,&_sym8013,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym8019[] = { &_sym88, 0, &_sym332,  (struct enum_fields *) -1,};

// Instruction sth_agY_Is9_gZ_zero
static vcpu_local_instr_attrs _sym8020 { "0000000000000000000100000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  sth_agY_Is9_gZ_zero -> sth_agY_Is9_gZ;
static struct adl_operand _sym8021_operands[] = { {321, 0, 0, 0, 0, 8, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{45, 1, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 2, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction sth_agY_Is9_gZ_zero
static struct adl_operand _sym8022_operands_operands[] = { {320, 0, 0, 0, 0, 0, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{43, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{204, 2, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym8023[] = {
  // sth_agY_Is9_gZ    (0)
  { "sth_agY_Is9_gZ", 1, 3, 29, 64,  0x1, { 0x6d000000,},0, "", 0, 3, 3, 0, 0, 0, _sym8021_operands,0,0,1, 0,0,&_sym8020,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym8024[] = { &_sym348, &_sym88, &_sym332,  (struct enum_fields *) -1,};

// Instruction sth_agY_u_Is9_gZ
static vcpu_local_instr_attrs _sym8025 { "0000000000000000000100000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Instruction sth_agY_u_Is9_gZ
static struct adl_operand _sym8026_operands_operands[] = { {321, 0, 0, 0, 0, 8, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{45, 1, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{273, 2, ADL_SIGNED, 0, 0, 16, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 3, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym8027[] = { &_sym348, &_sym88, 0, &_sym332,  (struct enum_fields *) -1,};

// Instruction sth_agY_u_Is9_gZ_line0_wide_imm_st
adl_instr_attr_val _sym8028[] = { { instr_opS,  0, 0 }, { instr_inst,  0, "sth_gY_agX_Is18" }, { instr_vcpu2,  0, 0 }, { -1, 0, 0 } };
static vcpu_local_instr_attrs _sym8029 { "0000000000000000000100000000000000100000000000000000000000000100000000000000000000" , _sym8028 };

// Shorthand:  sth_agY_u_Is9_gZ_line0_wide_imm_st -> sth_agY_u_Is9_gZ;
static struct adl_operand _sym8030_operands[] = { {45, 0, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{273, 1, ADL_SIGNED, 0, 0, 16, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 2, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction sth_agY_u_Is9_gZ_line0_wide_imm_st
static struct adl_operand _sym8031_operands_operands[] = { {43, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{272, 1, ADL_SIGNED, 0, 0, 0, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{204, 2, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym8032[] = {
  // sth_agY_u_Is9_gZ    (0)
  { "sth_agY_u_Is9_gZ", 1, 3, 29, 64,  0x1, { 0x6d600000,},0, "", 0, 3, 3, 0, 0, 0, _sym8030_operands,0,0,1, 0,0,&_sym8029,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym8033[] = { &_sym88, 0, &_sym332,  (struct enum_fields *) -1,};

// Instruction sth_agY_u_Is9_gZ_line1_wide_imm_st
adl_instr_attr_val _sym8034[] = { { instr_opS,  0, 0 }, { instr_inst,  0, "sth_gY_agX_Is18" }, { instr_vcpu2,  0, 0 }, { -1, 0, 0 } };
static vcpu_local_instr_attrs _sym8035 { "0000000000000000000100000000000000100000000000000000000000000100000000000000000000" , _sym8034 };

// Shorthand:  sth_agY_u_Is9_gZ_line1_wide_imm_st -> sth_agY_u_Is9_gZ;
static struct adl_operand _sym8036_operands[] = { {45, 0, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{273, 1, ADL_SIGNED, 9, 0, 16, ((bfd_int64_t)18446744073709486081ull-1), 65535ull, 0x1ffull, 0, 0, 0, 0, 0,-1,-1,0},{211, 2, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction sth_agY_u_Is9_gZ_line1_wide_imm_st
static struct adl_operand _sym8037_operands_operands[] = { {43, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{278, 1, ADL_SIGNED, 9, 0, 0, ((bfd_int64_t)18446744073709486081ull-1), 65535ull, 0x1ffull, 0, 0, 0, 0, 0,-1,-1,0},{204, 2, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym8038[] = {
  // sth_agY_u_Is9_gZ    (0)
  { "sth_agY_u_Is9_gZ", 1, 3, 29, 64,  0x1, { 0x6de00000,},0, "", 0, 3, 3, 0, 0, 0, _sym8036_operands,0,0,1, 0,0,&_sym8035,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym8039[] = { &_sym88, 0, &_sym332,  (struct enum_fields *) -1,};

// Instruction sth_agY_u_Is9_gZ_st
static vcpu_local_instr_attrs _sym8040 { "0000000000000000000100000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  sth_agY_u_Is9_gZ_st -> sth_agY_u_Is9_gZ;
static struct adl_operand _sym8041_operands[] = { {45, 0, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{273, 1, ADL_SIGNED, 0, 0, 16, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 2, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction sth_agY_u_Is9_gZ_st
static struct adl_operand _sym8042_operands_operands[] = { {43, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{272, 1, ADL_SIGNED, 0, 0, 0, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{204, 2, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym8043[] = {
  // sth_agY_u_Is9_gZ    (0)
  { "sth_agY_u_Is9_gZ", 1, 3, 29, 64,  0x1, { 0x6d600000,},0, "", 0, 3, 3, 0, 0, 0, _sym8041_operands,0,0,1, 0,0,&_sym8040,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym8044[] = { &_sym88, 0, &_sym332,  (struct enum_fields *) -1,};

// Instruction sth_agY_u_Is9_gZ_st_line
static vcpu_local_instr_attrs _sym8045 { "0000000000000000000100000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  sth_agY_u_Is9_gZ_st_line -> sth_agY_u_Is9_gZ;
static struct adl_operand _sym8046_operands[] = { {45, 0, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{273, 1, ADL_SIGNED, 0, 0, 16, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 2, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction sth_agY_u_Is9_gZ_st_line
static struct adl_operand _sym8047_operands_operands[] = { {43, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{272, 1, ADL_SIGNED, 0, 0, 0, ((bfd_int64_t)18446744073709551361ull-1), 255ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{204, 2, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym8048[] = {
  // sth_agY_u_Is9_gZ    (0)
  { "sth_agY_u_Is9_gZ", 1, 3, 29, 64,  0x1, { 0x6de00000,},0, "", 0, 3, 3, 0, 0, 0, _sym8046_operands,0,0,1, 0,0,&_sym8045,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym8049[] = { &_sym88, 0, &_sym332,  (struct enum_fields *) -1,};

// Instruction sth_agY_u_Is9_gZ_st_zero
static vcpu_local_instr_attrs _sym8050 { "0000000000000000000100000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  sth_agY_u_Is9_gZ_st_zero -> sth_agY_u_Is9_gZ;
static struct adl_operand _sym8051_operands[] = { {321, 0, 0, 0, 0, 8, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{45, 1, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 2, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction sth_agY_u_Is9_gZ_st_zero
static struct adl_operand _sym8052_operands_operands[] = { {320, 0, 0, 0, 0, 0, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{43, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{204, 2, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym8053[] = {
  // sth_agY_u_Is9_gZ    (0)
  { "sth_agY_u_Is9_gZ", 1, 3, 29, 64,  0x1, { 0x6d600000,},0, "", 0, 3, 3, 0, 0, 0, _sym8051_operands,0,0,1, 0,0,&_sym8050,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym8054[] = { &_sym348, &_sym88, &_sym332,  (struct enum_fields *) -1,};

// Instruction sth_agY_u_Is9_gZ_wide_imm
static vcpu_local_instr_attrs _sym8055 { "0000000000000000010100000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  sth_agY_u_Is9_gZ_wide_imm -> sth_agY_u_Is9_gZ;

static bfd_uint64_t _sym8057_modifier (const expressionS *operands, unsigned __cia ATTRIBUTE_UNUSED) { return im17s2line ( ((int)(((operands[1].X_add_number) & (1 << 16)) ? ((operands[1].X_add_number)- (1 << 17)):(operands[1].X_add_number))) , 9 ); }

static int _sym8057_mod_indices[] = { 1,  -1 };

static bfd_uint64_t _sym8058_modifier (const expressionS *operands, unsigned __cia ATTRIBUTE_UNUSED) { return im17s2imXs ( ((int)(((operands[1].X_add_number) & (1 << 16)) ? ((operands[1].X_add_number)- (1 << 17)):(operands[1].X_add_number))) , 9 ); }

static int _sym8058_mod_indices[] = { 1,  -1 };
static struct adl_operand _sym8056_operands[] = { {321, -1, 0, 0, 0, 0, 0, 0, 0, _sym8057_modifier, _sym8057_mod_indices, 0, 0,0, -1,-1,0},{45, 0, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{273, -1, 0, 0, 0, 0, 0, 0, 0, _sym8058_modifier, _sym8058_mod_indices, 0, 0,0, -1,-1,0},{211, 2, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction sth_agY_u_Is9_gZ_wide_imm
static struct adl_operand _sym8059_operands_operands[] = { {43, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{256, 1, ADL_SIGNED, 0, 0, 0, ((bfd_int64_t)18446744073709486081ull-1), 65535ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{204, 2, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym8060[] = {
  // sth_agY_u_Is9_gZ    (0)
  { "sth_agY_u_Is9_gZ", 1, 3, 29, 64,  0x1, { 0x6d600000,},0, "", 0, 4, 4, 0, 0, 0, _sym8056_operands,0,0,1, 0,0,&_sym8055,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym8061[] = { &_sym88, 0, &_sym332,  (struct enum_fields *) -1,};

// Instruction sth_agY_u_Is9_gZ_zero
static vcpu_local_instr_attrs _sym8062 { "0000000000000000000100000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  sth_agY_u_Is9_gZ_zero -> sth_agY_u_Is9_gZ;
static struct adl_operand _sym8063_operands[] = { {321, 0, 0, 0, 0, 8, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{45, 1, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 2, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction sth_agY_u_Is9_gZ_zero
static struct adl_operand _sym8064_operands_operands[] = { {320, 0, 0, 0, 0, 0, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{43, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{204, 2, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym8065[] = {
  // sth_agY_u_Is9_gZ    (0)
  { "sth_agY_u_Is9_gZ", 1, 3, 29, 64,  0x1, { 0x6d600000,},0, "", 0, 3, 3, 0, 0, 0, _sym8063_operands,0,0,1, 0,0,&_sym8062,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym8066[] = { &_sym348, &_sym88, &_sym332,  (struct enum_fields *) -1,};

// Instruction sth_u_agX_agY_gZ
static vcpu_local_instr_attrs _sym8067 { "0000000000000000000100000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Instruction sth_u_agX_agY_gZ
static struct adl_operand _sym8068_operands_operands[] = { {41, 0, 0, 0, 0, 8, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{45, 1, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{66, 2, ADL_REGISTER, 0, 0, 20, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 3, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym8069[] = { &_sym84, &_sym92, 0, &_sym126, &_sym346,  (struct enum_fields *) -1,};

// Instruction sth_u_agX_agY_gZ_minus
static vcpu_local_instr_attrs _sym8070 { "0000000000000000000100000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  sth_u_agX_agY_gZ_minus -> sth_u_agX_agY_gZ;
static struct adl_operand _sym8071_operands[] = { {45, 0, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{66, 1, ADL_REGISTER, 0, 0, 20, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 2, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction sth_u_agX_agY_gZ_minus
static struct adl_operand _sym8072_operands_operands[] = { {43, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{59, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{204, 2, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym8073[] = {
  // sth_u_agX_agY_gZ    (0)
  { "sth_u_agX_agY_gZ", 1, 3, 29, 64,  0x1, { 0x7da00000,},0, "", 0, 3, 3, 0, 0, 0, _sym8071_operands,0,0,0, 0,0,&_sym8070,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym8074[] = { &_sym88, &_sym116, &_sym332,  (struct enum_fields *) -1,};

// Instruction sth_u_agX_agY_gZ_unsign
static vcpu_local_instr_attrs _sym8075 { "0000000000000000000100000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  sth_u_agX_agY_gZ_unsign -> sth_u_agX_agY_gZ;
static struct adl_operand _sym8076_operands[] = { {45, 0, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{66, 1, ADL_REGISTER, 0, 0, 20, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 2, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction sth_u_agX_agY_gZ_unsign
static struct adl_operand _sym8077_operands_operands[] = { {43, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{59, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{204, 2, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym8078[] = {
  // sth_u_agX_agY_gZ    (0)
  { "sth_u_agX_agY_gZ", 1, 3, 29, 64,  0x1, { 0x7d200000,},0, "", 0, 3, 3, 0, 0, 0, _sym8076_operands,0,0,0, 0,0,&_sym8075,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym8079[] = { &_sym88, &_sym116, &_sym332,  (struct enum_fields *) -1,};

// Instruction stm_Iu4_AYG_Iu2
static vcpu_local_instr_attrs _sym8080 { "0100000000000000001000000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Instruction stm_Iu4_AYG_Iu2
static struct adl_operand _sym8081_operands_operands[] = { {60, 0, ADL_REGISTER, 0, 0, 11, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{383, 1, 0, 0, 0, 23, 0ull, 0x3ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{333, 2, 0, 0, 0, 16, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym8082[] = { &_sym116, &_sym426, &_sym360,  (struct enum_fields *) -1,};

// Instruction stm_sp_Is10_Iu5
static vcpu_local_instr_attrs _sym8083 { "0000000000000000000100000000000000010000000000000000000000000100000000000000000000" , nullptr };

// Instruction stm_sp_Is10_Iu5
static struct adl_operand _sym8084_operands_operands[] = { {239, 0, ADL_SIGNED, 0, 0, 14, ((bfd_int64_t)18446744073709551105ull-1), 511ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{328, 1, 0, 0, 0, 24, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym8085[] = { 0, &_sym356,  (struct enum_fields *) -1,};

// Instruction stm_sp_Is10_Iu5_zero
static vcpu_local_instr_attrs _sym8086 { "0000000000000000000100000000000000010000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  stm_sp_Is10_Iu5_zero -> stm_sp_Is10_Iu5;
static struct adl_operand _sym8087_operands[] = { {329, 0, 0, 0, 0, 24, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction stm_sp_Is10_Iu5_zero
static struct adl_operand _sym8088_operands_operands[] = { {328, 0, 0, 0, 0, 24, 0ull, 0x1full, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym8089[] = {
  // stm_sp_Is10_Iu5    (0)
  { "stm_sp_Is10_Iu5", 1, 3, 29, 64,  0x1, { 0x16000000,},0, "", 0, 1, 1, 0, 0, 0, _sym8087_operands,0,0,0, 0,0,&_sym8086,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym8090[] = { &_sym356,  (struct enum_fields *) -1,};

// Instruction subS_ucc_cc_gZ_gX_gY
static vcpu_local_instr_attrs _sym8091 { "0000000000000000001010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  subS_ucc_cc_gZ_gX_gY -> sub_cc_gZ_gX_gY;
static struct adl_operand _sym8092_operands[] = { {366, 0, 0, 0, 0, 8, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{118, 1, 0, 0, 0, 9, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{197, 4, ADL_REGISTER, 0, 0, 17, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{185, 3, ADL_REGISTER, 0, 0, 21, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{208, 2, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction subS_ucc_cc_gZ_gX_gY
static struct adl_operand _sym8093_operands_operands[] = { {365, 0, 0, 0, 0, 0, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{116, 1, 0, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{205, 2, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{177, 3, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{193, 4, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym8094[] = {
  // sub_cc_gZ_gX_gY    (0)
  { "sub_cc_gZ_gX_gY", 1, 3, 29, 64,  0x1, { 0x35000000,},0, "", 0, 5, 5, 0, 2, 0, _sym8092_operands,0,0,2, 0,0,&_sym8091,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym8095[] = { &_sym392, &_sym206, &_sym334, &_sym282, &_sym312,  (struct enum_fields *) -1,};

// Instruction subS_ucc_s_gZ_Is16
static vcpu_local_instr_attrs _sym8096 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Instruction subS_ucc_s_gZ_Is16
static struct adl_operand _sym8097_operands_operands[] = { {367, 0, 0, 0, 0, 7, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{208, 1, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{249, 2, ADL_SIGNED, 0, 0, 9, ((bfd_int64_t)18446744073709518849ull-1), 32767ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym8098[] = { &_sym392, &_sym334, 0,  (struct enum_fields *) -1,};

// Instruction subS_ucc_s_gZ_Is16_sub
static vcpu_local_instr_attrs _sym8099 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  subS_ucc_s_gZ_Is16_sub -> subS_ucc_s_gZ_Is16;
static struct adl_operand _sym8100_operands[] = { {367, 0, 0, 0, 0, 7, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{249, 2, ADL_SIGNED, 0, 0, 9, ((bfd_int64_t)18446744073709518849ull-1), 32767ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{208, 1, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction subS_ucc_s_gZ_Is16_sub
static struct adl_operand _sym8101_operands_operands[] = { {365, 0, 0, 0, 0, 0, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{205, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{247, 2, ADL_SIGNED, 0, 0, 0, ((bfd_int64_t)18446744073709518849ull-1), 32767ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym8102[] = {
  // subS_ucc_s_gZ_Is16    (0)
  { "subS_ucc_s_gZ_Is16", 1, 3, 29, 64,  0x1, { 0x6a800000,},0, "", 0, 3, 3, 0, 1, 0, _sym8100_operands,0,0,1, 0,0,&_sym8099,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym8103[] = { &_sym392, &_sym334, 0,  (struct enum_fields *) -1,};

// Instruction subS_ucc_s_gZ_Is16_sub_s
static vcpu_local_instr_attrs _sym8104 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  subS_ucc_s_gZ_Is16_sub_s -> subS_ucc_s_gZ_Is16;
static struct adl_operand _sym8105_operands[] = { {367, 0, 0, 0, 0, 7, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{249, 2, ADL_SIGNED, 0, 0, 9, ((bfd_int64_t)18446744073709518849ull-1), 32767ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{208, 1, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction subS_ucc_s_gZ_Is16_sub_s
static struct adl_operand _sym8106_operands_operands[] = { {365, 0, 0, 0, 0, 0, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{205, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{247, 2, ADL_SIGNED, 0, 0, 0, ((bfd_int64_t)18446744073709518849ull-1), 32767ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym8107[] = {
  // subS_ucc_s_gZ_Is16    (0)
  { "subS_ucc_s_gZ_Is16", 1, 3, 29, 64,  0x1, { 0x6a800000,},0, "", 0, 3, 3, 0, 1, 0, _sym8105_operands,0,0,1, 0,0,&_sym8104,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym8108[] = { &_sym392, &_sym334, 0,  (struct enum_fields *) -1,};

// Instruction subS_ucc_z_gZ_Iu16
static vcpu_local_instr_attrs _sym8109 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Instruction subS_ucc_z_gZ_Iu16
static struct adl_operand _sym8110_operands_operands[] = { {367, 0, 0, 0, 0, 7, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{208, 1, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{286, 2, 0, 0, 0, 9, 0ull, 0xffffull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym8111[] = { &_sym392, &_sym334, 0,  (struct enum_fields *) -1,};

// Instruction subS_ucc_z_gZ_Iu16_sub
static vcpu_local_instr_attrs _sym8112 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Shorthand:  subS_ucc_z_gZ_Iu16_sub -> subS_ucc_z_gZ_Iu16;
static struct adl_operand _sym8113_operands[] = { {367, 0, 0, 0, 0, 7, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{286, 2, 0, 0, 0, 9, 0ull, 0xffffull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{208, 1, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction subS_ucc_z_gZ_Iu16_sub
static struct adl_operand _sym8114_operands_operands[] = { {365, 0, 0, 0, 0, 0, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{205, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{285, 2, 0, 0, 0, 0, 0ull, 0xffffull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym8115[] = {
  // subS_ucc_z_gZ_Iu16    (0)
  { "subS_ucc_z_gZ_Iu16", 1, 3, 29, 64,  0x1, { 0x6a000000,},0, "", 0, 3, 3, 0, 1, 0, _sym8113_operands,0,0,1, 0,0,&_sym8112,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym8116[] = { &_sym392, &_sym334, 0,  (struct enum_fields *) -1,};

// Instruction subS_ucc_z_gZ_Iu16_sub_z
adl_instr_attr_val _sym8117[] = { { instr_opS,  0, 0 }, { instr_inst,  0, "subD_ucc_cond_gX_I32_sub" }, { instr_vcpu1,  0, 0 }, { -1, 0, 0 } };
static vcpu_local_instr_attrs _sym8118 { "0000000000000000000010000000000000100000000000000000000000000100000000000000000000" , _sym8117 };

// Shorthand:  subS_ucc_z_gZ_Iu16_sub_z -> subS_ucc_z_gZ_Iu16;
static struct adl_operand _sym8119_operands[] = { {367, 0, 0, 0, 0, 7, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{286, 2, 0, 0, 0, 9, 0ull, 0xffffull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{208, 1, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction subS_ucc_z_gZ_Iu16_sub_z
static struct adl_operand _sym8120_operands_operands[] = { {365, 0, 0, 0, 0, 0, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{205, 1, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{285, 2, 0, 0, 0, 0, 0ull, 0xffffull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym8121[] = {
  // subS_ucc_z_gZ_Iu16    (0)
  { "subS_ucc_z_gZ_Iu16", 1, 3, 29, 64,  0x1, { 0x6a000000,},0, "", 0, 3, 3, 0, 1, 0, _sym8119_operands,0,0,1, 0,0,&_sym8118,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym8122[] = { &_sym392, &_sym334, 0,  (struct enum_fields *) -1,};

// Instruction sub_cc_gZ_gX_gY
static vcpu_local_instr_attrs _sym8123 { "0000000000000000001010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Instruction sub_cc_gZ_gX_gY
static struct adl_operand _sym8124_operands_operands[] = { {366, 0, 0, 0, 0, 8, 0ull, 0x1ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{118, 1, 0, 0, 0, 9, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{208, 2, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{185, 3, ADL_REGISTER, 0, 0, 21, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{197, 4, ADL_REGISTER, 0, 0, 17, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym8125[] = { &_sym392, &_sym206, &_sym334, &_sym282, &_sym312,  (struct enum_fields *) -1,};

// Instruction sum1_gZ_gX
static vcpu_local_instr_attrs _sym8126 { "0000000000000000001000000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Instruction sum1_gZ_gX
static struct adl_operand _sym8127_operands_operands[] = { {211, 0, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{191, 1, ADL_REGISTER, 0, 0, 21, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym8128[] = { &_sym332, &_sym272,  (struct enum_fields *) -1,};

// Instruction xorS_gX_Iu16
static vcpu_local_instr_attrs _sym8129 { "0000000000000000000010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Instruction xorS_gX_Iu16
static struct adl_operand _sym8130_operands_operands[] = { {190, 0, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{286, 1, 0, 0, 0, 9, 0ull, 0xffffull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym8131[] = { &_sym272, 0,  (struct enum_fields *) -1,};

// Instruction xorS_gX_Iu16_xor
adl_instr_attr_val _sym8132[] = { { instr_opS,  0, 0 }, { instr_inst,  0, "xorD_gX_gY_I32_xor_cc_gX_I32" }, { instr_vcpu1,  0, 0 }, { -1, 0, 0 } };
static vcpu_local_instr_attrs _sym8133 { "0000000000000000000010000000000000100000000000000000000000000100000000000000000000" , _sym8132 };

// Shorthand:  xorS_gX_Iu16_xor -> xorS_gX_Iu16;
static struct adl_operand _sym8134_operands[] = { {286, 1, 0, 0, 0, 9, 0ull, 0xffffull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{190, 0, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };

// Instruction xorS_gX_Iu16_xor
static struct adl_operand _sym8135_operands_operands[] = { {172, 0, ADL_REGISTER, 0, 0, 0, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{285, 1, 0, 0, 0, 0, 0ull, 0xffffull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct adl_opcode _sym8136[] = {
  // xorS_gX_Iu16    (0)
  { "xorS_gX_Iu16", 1, 3, 29, 64,  0x1, { 0x28000000,},0, "", 0, 2, 2, 0, 0, 0, _sym8134_operands,0,0,0, 0,0,&_sym8133,0,{}, 0,0,0,0,0,-1, },
};

static struct enum_fields *_sym8137[] = { &_sym272, 0,  (struct enum_fields *) -1,};

// Instruction xor_VPz_VPx_VPy
static vcpu_local_instr_attrs _sym8138 { "0100000000000000001000000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Instruction xor_VPz_VPx_VPy
static struct adl_operand _sym8139_operands_operands[] = { {382, 0, ADL_REGISTER, 0, 0, 23, 0ull, 0x3ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{378, 1, ADL_REGISTER, 0, 0, 19, 0ull, 0x3ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{380, 2, ADL_REGISTER, 0, 0, 21, 0ull, 0x3ull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym8140[] = { &_sym422, &_sym414, &_sym418,  (struct enum_fields *) -1,};

// Instruction xor_cc_gZ_gX_gY
static vcpu_local_instr_attrs _sym8141 { "0000000000000000001010000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Instruction xor_cc_gZ_gX_gY
static struct adl_operand _sym8142_operands_operands[] = { {118, 0, 0, 0, 0, 9, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 1, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{191, 2, ADL_REGISTER, 0, 0, 21, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{199, 3, ADL_REGISTER, 0, 0, 17, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym8143[] = { &_sym206, &_sym332, &_sym272, &_sym310,  (struct enum_fields *) -1,};

// Instruction zextb_cc_gZ_gX
static vcpu_local_instr_attrs _sym8144 { "0000000000000000001000000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Instruction zextb_cc_gZ_gX
static struct adl_operand _sym8145_operands_operands[] = { {118, 0, 0, 0, 0, 9, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 1, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{191, 2, ADL_REGISTER, 0, 0, 21, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym8146[] = { &_sym206, &_sym332, &_sym272,  (struct enum_fields *) -1,};

// Instruction zexth_cc_gZ_gX
static vcpu_local_instr_attrs _sym8147 { "0000000000000000001000000000000000000000000000000000000000000100000000000000000000" , nullptr };

// Instruction zexth_cc_gZ_gX
static struct adl_operand _sym8148_operands_operands[] = { {118, 0, 0, 0, 0, 9, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{211, 1, ADL_REGISTER, 0, 0, 25, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0},{191, 2, ADL_REGISTER, 0, 0, 21, 0ull, 0xfull, 0ull, 0, 0, 0, 0, 0,-1,-1,0}, };
static struct enum_fields *_sym8149[] = { &_sym206, &_sym332, &_sym272,  (struct enum_fields *) -1,};

// Instructions named 'abs'.
static struct adl_opcode _sym8150[] = {
  // abs_cc_gZ_gX    (0)
  { "abs_cc_gZ_gX", 1, 3, 29, 64,  0x0, { 0x3c000000,},_sym3490, "^ *(\\.al|\\.cs|\\.lo|\\.vs|\\.hi|\\.eq|\\.clr|\\.ge|\\.gt|\\.pl|\\.mi|\\.le|\\.lt|\\.ne|\\.set|\\.ls|\\.vc|\\.cc|\\.hs|\\.nv|\\.xc|) (g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11)$", 0, 3, 3, 0, 1, 0, _sym3489_operands_operands,0,0,1, 0,0,&_sym3488,0,{}, 0,0,0,0,0,1, },
  // abs_cc_gZ_gX    (1)
  { "abs_cc_gZ_gX", 1, 3, 29, 64,  0x0, { 0x3c000000,},_sym5821, "^ *(\\.al|\\.cs|\\.lo|\\.vs|\\.hi|\\.eq|\\.clr|\\.ge|\\.gt|\\.pl|\\.mi|\\.le|\\.lt|\\.ne|\\.set|\\.ls|\\.vc|\\.cc|\\.hs|\\.nv|\\.xc|) (g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11)$", 0, 3, 3, 0, 1, 0, _sym5820_operands_operands,0,0,1, 0,0,&_sym5819,0,{}, 0,0,0,0,0,1, },
};

// Instructions named 'acos'.
static struct adl_opcode _sym8151[] = {
  // rrt_cos_acos_lutsel_acos    (0)
  { "rrt_cos_acos_lutsel_acos", 1, 0, 3, 64,  0x0, { 0 },_sym3284, "$", 0, 0, 0, 0, 0, 0, 0,_sym3283,1,0, 0,0,&_sym3280,0,{}, 0,0,0,0,0,-1, },
};

// Instructions named 'add'.
static struct adl_opcode _sym8152[] = {
  // add_line_aX_Is9_line0_wide_imm    (0)
  { "add_line_aX_Is9_line0_wide_imm", 1, 0, 19, 64,  0x0, { 0 },_sym508, "^ *(a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19),([^},[, ]+)$", 0, 2, 2, 0, 0, 0, _sym506_operands_operands,_sym507,1,0, 0,0,&_sym504,0,{}, 0,0,0,0,0,33, },
// add_line_aX_Is9_line1_wide_imm    (1)
{ "add_line_aX_Is9_line1_wide_imm", 1, 0, 19, 64,  0x0, { 0 },_sym514, "^ *(a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19),([^},[, ]+)$", 0, 2, 2, 0, 0, 0, _sym512_operands_operands,_sym513,1,0, 0,0,&_sym510,0,{}, 0,0,0,0,0,1, },
// add_aX_aY_aZ    (2)
{ "add_aX_aY_aZ", 1, 2, 19, 64,  0x0, { 0x80000000,},_sym492, "^ *(a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19),(a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19),(a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)$", 0, 3, 3, 0, 0, 0, _sym491_operands_operands,0,0,0, 0,0,&_sym490,0,{}, 0,0,0,0,0,-1, },
// add_aX_aY_aZ_add_aX_aY    (3)
{ "add_aX_aY_aZ_add_aX_aY", 1, 0, 19, 64,  0x0, { 0 },_sym497, "^ *(a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19),(a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)$", 0, 2, 2, 0, 0, 0, _sym495_operands_operands,_sym496,1,0, 0,0,&_sym493,0,{}, 0,0,0,0,0,-1, },
// addA_line_aX_Is9_add    (4)
{ "addA_line_aX_Is9_add", 1, 0, 19, 64,  0x0, { 0 },_sym482, "^ *(a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19),([^},[, ]+)$", 0, 2, 2, 0, 0, 0, _sym480_operands_operands,_sym481,1,0, 0,0,&_sym478,0,{}, 0,0,0,0,0,33, },
// add_nco_k_Is11    (5)
{ "add_nco_k_Is11", 1, 2, 17, 64,  0x0, { 0x18000000,},_sym899, "^ *nco_k,([^},[_, ]+)$", 0, 1, 1, 0, 0, 0, _sym898_operands_operands,0,0,0, 0,0,&_sym897,0,{}, 0,0,0,0,0,5, },
// add_ucc_gX_I32    (6)
{ "add_ucc_gX_I32", 1, 0, 58, 64,  0x0, { 0 },_sym2612, "^ *(\\.ucc|) (g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|sp),([^},[ , ]+)$", 0, 3, 3, 0, 1, 0, _sym2610_operands_operands,_sym2611,1,1, 0,0,&_sym2608,0,{}, 0,0,0,0,0,6, },
// add_cc_gZ_gX_h    (7)
{ "add_cc_gZ_gX_h", 1, 0, 29, 64,  0x0, { 0 },_sym5876, "^ *(\\.al|\\.cs|\\.lo|\\.vs|\\.hi|\\.eq|\\.clr|\\.ge|\\.gt|\\.pl|\\.mi|\\.le|\\.lt|\\.ne|\\.set|\\.ls|\\.vc|\\.cc|\\.hs|\\.nv|\\.xc|) (g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),h$", 0, 3, 3, 0, 1, 0, _sym5874_operands_operands,_sym5875,1,1, 0,0,&_sym5872,0,{}, 0,0,0,0,0,9, },
// add_cc_gZ_gX_H    (8)
{ "add_cc_gZ_gX_H", 1, 0, 29, 64,  0x0, { 0 },_sym5868, "^ *(\\.al|\\.cs|\\.lo|\\.vs|\\.hi|\\.eq|\\.clr|\\.ge|\\.gt|\\.pl|\\.mi|\\.le|\\.lt|\\.ne|\\.set|\\.ls|\\.vc|\\.cc|\\.hs|\\.nv|\\.xc|) (g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),H$", 0, 3, 3, 0, 1, 0, _sym5866_operands_operands,_sym5867,1,1, 0,0,&_sym5864,0,{}, 0,0,0,0,0,10, },
// add_cc_gZ_gX_h    (9)
{ "add_cc_gZ_gX_h", 1, 0, 29, 64,  0x0, { 0 },_sym3545, "^ *(\\.al|\\.cs|\\.lo|\\.vs|\\.hi|\\.eq|\\.clr|\\.ge|\\.gt|\\.pl|\\.mi|\\.le|\\.lt|\\.ne|\\.set|\\.ls|\\.vc|\\.cc|\\.hs|\\.nv|\\.xc|) (g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),h$", 0, 3, 3, 0, 1, 0, _sym3543_operands_operands,_sym3544,1,1, 0,0,&_sym3541,0,{}, 0,0,0,0,0,9, },
// add_cc_gZ_gX_H    (10)
{ "add_cc_gZ_gX_H", 1, 0, 29, 64,  0x0, { 0 },_sym3537, "^ *(\\.al|\\.cs|\\.lo|\\.vs|\\.hi|\\.eq|\\.clr|\\.ge|\\.gt|\\.pl|\\.mi|\\.le|\\.lt|\\.ne|\\.set|\\.ls|\\.vc|\\.cc|\\.hs|\\.nv|\\.xc|) (g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),H$", 0, 3, 3, 0, 1, 0, _sym3535_operands_operands,_sym3536,1,1, 0,0,&_sym3533,0,{}, 0,0,0,0,0,10, },
// add_cc_gZ_gX_gY    (11)
{ "add_cc_gZ_gX_gY", 1, 3, 29, 64,  0x0, { 0x34000000,},_sym5871, "^ *(\\.ucc|\\.al|\\.cs|\\.lo|\\.vs|\\.hi|\\.eq|\\.clr|\\.ge|\\.gt|\\.pl|\\.mi|\\.le|\\.lt|\\.ne|\\.set|\\.ls|\\.vc|\\.cc|\\.hs|\\.nv|\\.xc|)(\\.ucc|\\.al|\\.cs|\\.lo|\\.vs|\\.hi|\\.eq|\\.clr|\\.ge|\\.gt|\\.pl|\\.mi|\\.le|\\.lt|\\.ne|\\.set|\\.ls|\\.vc|\\.cc|\\.hs|\\.nv|\\.xc|) (g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|sp),(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|H|sp),(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|H|sp)$", 0, 5, 5, 0, 2, 0, _sym5870_operands_operands,0,0,2, 0,0,&_sym5869,0,{}, 0,0,0,0,0,12, },
// add_cc_gZ_gX_gY    (12)
{ "add_cc_gZ_gX_gY", 1, 3, 29, 64,  0x0, { 0x34000000,},_sym3540, "^ *(\\.ucc|\\.al|\\.cs|\\.lo|\\.vs|\\.hi|\\.eq|\\.clr|\\.ge|\\.gt|\\.pl|\\.mi|\\.le|\\.lt|\\.ne|\\.set|\\.ls|\\.vc|\\.cc|\\.hs|\\.nv|\\.xc|)(\\.ucc|\\.al|\\.cs|\\.lo|\\.vs|\\.hi|\\.eq|\\.clr|\\.ge|\\.gt|\\.pl|\\.mi|\\.le|\\.lt|\\.ne|\\.set|\\.ls|\\.vc|\\.cc|\\.hs|\\.nv|\\.xc|) (g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|sp),(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|H|sp),(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|H|sp)$", 0, 5, 5, 0, 2, 0, _sym3539_operands_operands,0,0,2, 0,0,&_sym3538,0,{}, 0,0,0,0,0,12, },
// add_cc_gZ_h_gY    (13)
{ "add_cc_gZ_h_gY", 1, 0, 29, 64,  0x0, { 0 },_sym5881, "^ *(\\.al|\\.cs|\\.lo|\\.vs|\\.hi|\\.eq|\\.clr|\\.ge|\\.gt|\\.pl|\\.mi|\\.le|\\.lt|\\.ne|\\.set|\\.ls|\\.vc|\\.cc|\\.hs|\\.nv|\\.xc|) (g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),h,(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11)$", 0, 3, 3, 0, 1, 0, _sym5879_operands_operands,_sym5880,1,1, 0,0,&_sym5877,0,{}, 0,0,0,0,0,15, },
// add_cc_gZ_H_gY    (14)
{ "add_cc_gZ_H_gY", 1, 0, 29, 64,  0x0, { 0 },_sym5863, "^ *(\\.al|\\.cs|\\.lo|\\.vs|\\.hi|\\.eq|\\.clr|\\.ge|\\.gt|\\.pl|\\.mi|\\.le|\\.lt|\\.ne|\\.set|\\.ls|\\.vc|\\.cc|\\.hs|\\.nv|\\.xc|) (g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),H,(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11)$", 0, 3, 3, 0, 1, 0, _sym5861_operands_operands,_sym5862,1,1, 0,0,&_sym5859,0,{}, 0,0,0,0,0,16, },
// add_cc_gZ_h_gY    (15)
{ "add_cc_gZ_h_gY", 1, 0, 29, 64,  0x0, { 0 },_sym3550, "^ *(\\.al|\\.cs|\\.lo|\\.vs|\\.hi|\\.eq|\\.clr|\\.ge|\\.gt|\\.pl|\\.mi|\\.le|\\.lt|\\.ne|\\.set|\\.ls|\\.vc|\\.cc|\\.hs|\\.nv|\\.xc|) (g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),h,(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11)$", 0, 3, 3, 0, 1, 0, _sym3548_operands_operands,_sym3549,1,1, 0,0,&_sym3546,0,{}, 0,0,0,0,0,15, },
// add_cc_gZ_H_gY    (16)
{ "add_cc_gZ_H_gY", 1, 0, 29, 64,  0x0, { 0 },_sym3532, "^ *(\\.al|\\.cs|\\.lo|\\.vs|\\.hi|\\.eq|\\.clr|\\.ge|\\.gt|\\.pl|\\.mi|\\.le|\\.lt|\\.ne|\\.set|\\.ls|\\.vc|\\.cc|\\.hs|\\.nv|\\.xc|) (g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),H,(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11)$", 0, 3, 3, 0, 1, 0, _sym3530_operands_operands,_sym3531,1,1, 0,0,&_sym3528,0,{}, 0,0,0,0,0,16, },
// add_cc_gZ_H_H    (17)
{ "add_cc_gZ_H_H", 1, 0, 29, 64,  0x0, { 0 },_sym3527, "^ *(\\.al|\\.cs|\\.lo|\\.vs|\\.hi|\\.eq|\\.clr|\\.ge|\\.gt|\\.pl|\\.mi|\\.le|\\.lt|\\.ne|\\.set|\\.ls|\\.vc|\\.cc|\\.hs|\\.nv|\\.xc|) (g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),H,H$", 0, 2, 2, 0, 1, 0, _sym3525_operands_operands,_sym3526,1,1, 0,0,&_sym3523,0,{}, 0,0,0,0,0,19, },
// add_cc_gZ_h_h    (18)
{ "add_cc_gZ_h_h", 1, 0, 29, 64,  0x0, { 0 },_sym5886, "^ *(\\.al|\\.cs|\\.lo|\\.vs|\\.hi|\\.eq|\\.clr|\\.ge|\\.gt|\\.pl|\\.mi|\\.le|\\.lt|\\.ne|\\.set|\\.ls|\\.vc|\\.cc|\\.hs|\\.nv|\\.xc|) (g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),h,h$", 0, 2, 2, 0, 1, 0, _sym5884_operands_operands,_sym5885,1,1, 0,0,&_sym5882,0,{}, 0,0,0,0,0,20, },
// add_cc_gZ_H_H    (19)
{ "add_cc_gZ_H_H", 1, 0, 29, 64,  0x0, { 0 },_sym5858, "^ *(\\.al|\\.cs|\\.lo|\\.vs|\\.hi|\\.eq|\\.clr|\\.ge|\\.gt|\\.pl|\\.mi|\\.le|\\.lt|\\.ne|\\.set|\\.ls|\\.vc|\\.cc|\\.hs|\\.nv|\\.xc|) (g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),H,H$", 0, 2, 2, 0, 1, 0, _sym5856_operands_operands,_sym5857,1,1, 0,0,&_sym5854,0,{}, 0,0,0,0,0,19, },
// add_cc_gZ_h_h    (20)
{ "add_cc_gZ_h_h", 1, 0, 29, 64,  0x0, { 0 },_sym3555, "^ *(\\.al|\\.cs|\\.lo|\\.vs|\\.hi|\\.eq|\\.clr|\\.ge|\\.gt|\\.pl|\\.mi|\\.le|\\.lt|\\.ne|\\.set|\\.ls|\\.vc|\\.cc|\\.hs|\\.nv|\\.xc|) (g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),h,h$", 0, 2, 2, 0, 1, 0, _sym3553_operands_operands,_sym3554,1,1, 0,0,&_sym3551,0,{}, 0,0,0,0,0,20, },
// addS_ucc_z_gZ_Iu16_add_z    (21)
{ "addS_ucc_z_gZ_Iu16_add_z", 1, 0, 29, 64,  0x0, { 0 },_sym3522, "^ *(\\.ucc|)\\.z (g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|sp),([^},[. , ]+)$", 0, 3, 3, 0, 1, 0, _sym3520_operands_operands,_sym3521,1,1, 0,0,&_sym3518,0,{}, 0,0,0,0,0,22, },
// addS_ucc_z_gZ_Iu16_add_z    (22)
{ "addS_ucc_z_gZ_Iu16_add_z", 1, 0, 29, 64,  0x0, { 0 },_sym5853, "^ *(\\.ucc|)\\.z (g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|sp),([^},[. , ]+)$", 0, 3, 3, 0, 1, 0, _sym5851_operands_operands,_sym5852,1,1, 0,0,&_sym5849,0,{}, 0,0,0,0,0,22, },
// addS_ucc_s_gZ_Is16_add_s    (23)
{ "addS_ucc_s_gZ_Is16_add_s", 1, 0, 29, 64,  0x0, { 0 },_sym5839, "^ *(\\.ucc|)\\.s (g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|sp),([^},[. , ]+)$", 0, 3, 3, 0, 1, 0, _sym5837_operands_operands,_sym5838,1,1, 0,0,&_sym5835,0,{}, 0,0,0,0,0,24, },
// addS_ucc_s_gZ_Is16_add_s    (24)
{ "addS_ucc_s_gZ_Is16_add_s", 1, 0, 29, 64,  0x0, { 0 },_sym3508, "^ *(\\.ucc|)\\.s (g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|sp),([^},[. , ]+)$", 0, 3, 3, 0, 1, 0, _sym3506_operands_operands,_sym3507,1,1, 0,0,&_sym3504,0,{}, 0,0,0,0,0,24, },
// addS_ucc_s_gZ_Is16_add    (25)
{ "addS_ucc_s_gZ_Is16_add", 1, 0, 29, 64,  0x0, { 0 },_sym5834, "^ *(\\.ucc|) (g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|sp),([^},[ , ]+)$", 0, 3, 3, 0, 1, 0, _sym5832_operands_operands,_sym5833,1,1, 0,0,&_sym5830,0,{}, 0,0,0,0,0,6, },
// addS_ucc_z_gZ_Iu16_add    (26)
{ "addS_ucc_z_gZ_Iu16_add", 1, 0, 29, 64,  0x0, { 0 },_sym5847, "^ *(\\.ucc|) (g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|sp),([^},[ , ]+)$", 0, 3, 3, 0, 1, 0, _sym5845_operands_operands,_sym5846,1,1, 0,0,&_sym5843,0,{}, 0,0,0,0,0,28, },
// addS_ucc_s_gZ_Is16_add    (27)
{ "addS_ucc_s_gZ_Is16_add", 1, 0, 29, 64,  0x0, { 0 },_sym3503, "^ *(\\.ucc|) (g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|sp),([^},[ , ]+)$", 0, 3, 3, 0, 1, 0, _sym3501_operands_operands,_sym3502,1,1, 0,0,&_sym3499,0,{}, 0,0,0,0,0,6, },
// addS_ucc_z_gZ_Iu16_add    (28)
{ "addS_ucc_z_gZ_Iu16_add", 1, 0, 29, 64,  0x0, { 0 },_sym3516, "^ *(\\.ucc|) (g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|sp),([^},[ , ]+)$", 0, 3, 3, 0, 1, 0, _sym3514_operands_operands,_sym3515,1,1, 0,0,&_sym3512,0,{}, 0,0,0,0,0,28, },
// add_ucc_cond_gX_gY_I32    (29)
{ "add_ucc_cond_gX_gY_I32", 1, 0, 58, 64,  0x0, { 0 },_sym2606, "^ *(\\.ucc|\\.al|\\.cs|\\.lo|\\.vs|\\.hi|\\.eq|\\.clr|\\.ge|\\.gt|\\.pl|\\.mi|\\.le|\\.lt|\\.ne|\\.set|\\.ls|\\.vc|\\.cc|\\.hs|\\.nv|\\.xc|)(\\.ucc|\\.al|\\.cs|\\.lo|\\.vs|\\.hi|\\.eq|\\.clr|\\.ge|\\.gt|\\.pl|\\.mi|\\.le|\\.lt|\\.ne|\\.set|\\.ls|\\.vc|\\.cc|\\.hs|\\.nv|\\.xc|) (g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|sp),(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|sp),([^},[ ,, ]+)$", 0, 5, 5, 0, 2, 0, _sym2604_operands_operands,_sym2605,1,2, 0,0,&_sym2602,0,{}, 0,0,0,0,0,29, },
// add_ucc_cond_gX_I32    (30)
{ "add_ucc_cond_gX_I32", 1, 0, 58, 64,  0x0, { 0 },_sym2596, "^ *(\\.ucc|\\.al|\\.cs|\\.lo|\\.vs|\\.hi|\\.eq|\\.clr|\\.ge|\\.gt|\\.pl|\\.mi|\\.le|\\.lt|\\.ne|\\.set|\\.ls|\\.vc|\\.cc|\\.hs|\\.nv|\\.xc|)(\\.ucc|\\.al|\\.cs|\\.lo|\\.vs|\\.hi|\\.eq|\\.clr|\\.ge|\\.gt|\\.pl|\\.mi|\\.le|\\.lt|\\.ne|\\.set|\\.ls|\\.vc|\\.cc|\\.hs|\\.nv|\\.xc|) (g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|sp),([^},[ , ]+)$", 0, 4, 4, 0, 2, 0, _sym2594_operands_operands,_sym2595,1,2, 0,0,&_sym2592,0,{}, 0,0,0,0,0,30, },
// add_aY_aX_Is19_syn    (31)
{ "add_aY_aX_Is19_syn", 1, 0, 36, 64,  0x0, { 0 },_sym1526, "^ *(a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19),(a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19),([^},[,, ]+)$", 0, 3, 3, 0, 0, 0, _sym1524_operands_operands,_sym1525,1,0, 0,0,&_sym1522,0,{}, 0,0,0,0,0,31, },
// add_aY_sp_Is19    (32)
{ "add_aY_sp_Is19", 1, 4, 36, 64,  0x0, { 0x0,0x50010000,},_sym1529, "^ *(a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19),sp,([^},[,, ]+)$", 0, 2, 2, 0, 0, 0, _sym1528_operands_operands,0,0,0, 0,0,&_sym1527,0,{}, 0,0,0,0,0,32, },
// add_aX_Is19_syn    (33)
{ "add_aX_Is19_syn", 1, 0, 36, 64,  0x0, { 0 },_sym1521, "^ *(a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19),([^},[, ]+)$", 0, 2, 2, 0, 0, 0, _sym1519_operands_operands,_sym1520,1,0, 0,0,&_sym1517,0,{}, 0,0,0,0,0,33, },
};

// Instructions named 'add.laddr'.
static struct adl_opcode _sym8153[] = {
  // add_line1_aX_Is9_add    (0)
  { "add_line1_aX_Is9_add", 1, 0, 19, 64,  0x0, { 0 },_sym502, "^ *(a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19),([^},[, ]+)$", 0, 2, 2, 0, 0, 0, _sym500_operands_operands,_sym501,1,0, 0,0,&_sym498,0,{}, 0,0,0,0,0,0, },
};

// Instructions named 'adda'.
static struct adl_opcode _sym8154[] = {
  // addA_line_aX_Is9    (0)
  { "addA_line_aX_Is9", 1, 2, 19, 64,  0x0, { 0x10000000,},_sym477, "^ *(\\.laddr|) (a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19),([^},[ , ]+)$", 0, 3, 3, 0, 0, 0, _sym476_operands_operands,0,0,0, 0,0,&_sym475,0,{}, 0,0,0,0,0,0, },
// addA_line_aX_Is9_wide_imm    (1)
{ "addA_line_aX_Is9_wide_imm", 1, 0, 19, 64,  0x0, { 0 },_sym489, "^ *(a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19),([^},[, ]+)$", 0, 2, 2, 0, 0, 0, _sym487_operands_operands,_sym488,1,0, 0,0,&_sym483,0,{}, 0,0,0,0,0,1, },
};

// Instructions named 'addc'.
static struct adl_opcode _sym8155[] = {
  // addC_aY_aX_Is19    (0)
  { "addC_aY_aX_Is19", 1, 4, 36, 64,  0x0, { 0x0,0x50000000,},_sym1515, "^ *(a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19),(a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19),([^},[,, ]+)$", 0, 3, 3, 0, 0, 0, _sym1514_operands_operands,0,0,0, 0,0,&_sym1513,0,{}, 0,0,0,0,0,0, },
// addC_aX_Is19_syn    (1)
{ "addC_aX_Is19_syn", 1, 0, 36, 64,  0x0, { 0 },_sym1512, "^ *(a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19),([^},[, ]+)$", 0, 2, 2, 0, 0, 0, _sym1510_operands_operands,_sym1511,1,0, 0,0,&_sym1508,0,{}, 0,0,0,0,0,1, },
};

// Instructions named 'addd'.
static struct adl_opcode _sym8156[] = {
  // addD_ucc_cond_gX_gY_I32    (0)
  { "addD_ucc_cond_gX_gY_I32", 1, 7, 58, 64,  0x0, { 0x0,0x24400000,},_sym2590, "^ *(\\.ucc|\\.al|\\.cs|\\.lo|\\.vs|\\.hi|\\.eq|\\.clr|\\.ge|\\.gt|\\.pl|\\.mi|\\.le|\\.lt|\\.ne|\\.set|\\.ls|\\.vc|\\.cc|\\.hs|\\.nv|\\.xc|)(\\.ucc|\\.al|\\.cs|\\.lo|\\.vs|\\.hi|\\.eq|\\.clr|\\.ge|\\.gt|\\.pl|\\.mi|\\.le|\\.lt|\\.ne|\\.set|\\.ls|\\.vc|\\.cc|\\.hs|\\.nv|\\.xc|) (g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|sp),(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|sp),([^},[ ,, ]+)$", 0, 5, 5, 0, 2, 0, _sym2589_operands_operands,0,0,2, 0,0,&_sym2588,0,{}, 0,0,0,0,0,0, },
// add_ucc_cond_gX_I32_addD    (1)
{ "add_ucc_cond_gX_I32_addD", 1, 0, 58, 64,  0x0, { 0 },_sym2601, "^ *(\\.ucc|\\.al|\\.cs|\\.lo|\\.vs|\\.hi|\\.eq|\\.clr|\\.ge|\\.gt|\\.pl|\\.mi|\\.le|\\.lt|\\.ne|\\.set|\\.ls|\\.vc|\\.cc|\\.hs|\\.nv|\\.xc|)(\\.ucc|\\.al|\\.cs|\\.lo|\\.vs|\\.hi|\\.eq|\\.clr|\\.ge|\\.gt|\\.pl|\\.mi|\\.le|\\.lt|\\.ne|\\.set|\\.ls|\\.vc|\\.cc|\\.hs|\\.nv|\\.xc|) (g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|sp),([^},[ , ]+)$", 0, 4, 4, 0, 2, 0, _sym2599_operands_operands,_sym2600,1,2, 0,0,&_sym2597,0,{}, 0,0,0,0,0,1, },
};

// Instructions named 'adds'.
static struct adl_opcode _sym8157[] = {
  // addS_ucc_cc_gZ_gX_gY    (0)
  { "addS_ucc_cc_gZ_gX_gY", 1, 0, 29, 64,  0x0, { 0 },_sym3495, "^ *(\\.ucc|\\.al|\\.cs|\\.lo|\\.vs|\\.hi|\\.eq|\\.clr|\\.ge|\\.gt|\\.pl|\\.mi|\\.le|\\.lt|\\.ne|\\.set|\\.ls|\\.vc|\\.cc|\\.hs|\\.nv|\\.xc|)(\\.ucc|\\.al|\\.cs|\\.lo|\\.vs|\\.hi|\\.eq|\\.clr|\\.ge|\\.gt|\\.pl|\\.mi|\\.le|\\.lt|\\.ne|\\.set|\\.ls|\\.vc|\\.cc|\\.hs|\\.nv|\\.xc|) (g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|sp),(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|sp),(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|sp)$", 0, 5, 5, 0, 2, 0, _sym3493_operands_operands,_sym3494,1,2, 0,0,&_sym3491,0,{}, 0,0,0,0,0,1, },
  // addS_ucc_cc_gZ_gX_gY    (1)
  { "addS_ucc_cc_gZ_gX_gY", 1, 0, 29, 64,  0x0, { 0 },_sym5826, "^ *(\\.ucc|\\.al|\\.cs|\\.lo|\\.vs|\\.hi|\\.eq|\\.clr|\\.ge|\\.gt|\\.pl|\\.mi|\\.le|\\.lt|\\.ne|\\.set|\\.ls|\\.vc|\\.cc|\\.hs|\\.nv|\\.xc|)(\\.ucc|\\.al|\\.cs|\\.lo|\\.vs|\\.hi|\\.eq|\\.clr|\\.ge|\\.gt|\\.pl|\\.mi|\\.le|\\.lt|\\.ne|\\.set|\\.ls|\\.vc|\\.cc|\\.hs|\\.nv|\\.xc|) (g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|sp),(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|sp),(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|sp)$", 0, 5, 5, 0, 2, 0, _sym5824_operands_operands,_sym5825,1,2, 0,0,&_sym5822,0,{}, 0,0,0,0,0,1, },
  // addS_ucc_s_gZ_Is16    (2)
  { "addS_ucc_s_gZ_Is16", 1, 3, 29, 64,  0x0, { 0x68800000,},_sym3498, "^ *(\\.ucc|)\\.s (g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|sp),([^},[. , ]+)$", 0, 3, 3, 0, 1, 0, _sym3497_operands_operands,0,0,1, 0,0,&_sym3496,0,{}, 0,0,0,0,0,4, },
// addS_ucc_z_gZ_Iu16    (3)
{ "addS_ucc_z_gZ_Iu16", 1, 3, 29, 64,  0x0, { 0x68000000,},_sym3511, "^ *(\\.ucc|)\\.z (g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|sp),([^},[. , ]+)$", 0, 3, 3, 0, 1, 0, _sym3510_operands_operands,0,0,1, 0,0,&_sym3509,0,{}, 0,0,0,0,0,5, },
// addS_ucc_s_gZ_Is16    (4)
{ "addS_ucc_s_gZ_Is16", 1, 3, 29, 64,  0x0, { 0x68800000,},_sym5829, "^ *(\\.ucc|)\\.s (g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|sp),([^},[. , ]+)$", 0, 3, 3, 0, 1, 0, _sym5828_operands_operands,0,0,1, 0,0,&_sym5827,0,{}, 0,0,0,0,0,4, },
// addS_ucc_z_gZ_Iu16    (5)
{ "addS_ucc_z_gZ_Iu16", 1, 3, 29, 64,  0x0, { 0x68000000,},_sym5842, "^ *(\\.ucc|)\\.z (g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|sp),([^},[. , ]+)$", 0, 3, 3, 0, 1, 0, _sym5841_operands_operands,0,0,1, 0,0,&_sym5840,0,{}, 0,0,0,0,0,5, },
};

// Instructions named 'and'.
static struct adl_opcode _sym8158[] = {
  // and_cc_gZ_gX_gY    (0)
  { "and_cc_gZ_gX_gY", 1, 3, 29, 64,  0x0, { 0x37000000,},_sym3569, "^ *(\\.al|\\.cs|\\.lo|\\.vs|\\.hi|\\.eq|\\.clr|\\.ge|\\.gt|\\.pl|\\.mi|\\.le|\\.lt|\\.ne|\\.set|\\.ls|\\.vc|\\.cc|\\.hs|\\.nv|\\.xc|) (g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|sp),(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|sp),(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|sp)$", 0, 4, 4, 0, 1, 0, _sym3568_operands_operands,0,0,1, 0,0,&_sym3567,0,{}, 0,0,0,0,0,1, },
  // and_cc_gZ_gX_gY    (1)
  { "and_cc_gZ_gX_gY", 1, 3, 29, 64,  0x0, { 0x37000000,},_sym5900, "^ *(\\.al|\\.cs|\\.lo|\\.vs|\\.hi|\\.eq|\\.clr|\\.ge|\\.gt|\\.pl|\\.mi|\\.le|\\.lt|\\.ne|\\.set|\\.ls|\\.vc|\\.cc|\\.hs|\\.nv|\\.xc|) (g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|sp),(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|sp),(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|sp)$", 0, 4, 4, 0, 1, 0, _sym5899_operands_operands,0,0,1, 0,0,&_sym5898,0,{}, 0,0,0,0,0,1, },
  // and_VPz_VPx_VPy    (2)
  { "and_VPz_VPx_VPy", 1, 3, 29, 64,  0x0, { 0x18000068,},_sym3566, "^ *(VP0|VP1|VP2|VP3),(VP0|VP1|VP2|VP3),(VP0|VP1|VP2|VP3)$", 0, 3, 3, 0, 0, 0, _sym3565_operands_operands,0,0,0, 0,0,&_sym3564,0,{}, 0,0,0,0,0,-1, },
  // and_VPz_VPx_VPy    (3)
  { "and_VPz_VPx_VPy", 1, 3, 29, 64,  0x0, { 0x18000068,},_sym5897, "^ *(VP0|VP1|VP2|VP3),(VP0|VP1|VP2|VP3),(VP0|VP1|VP2|VP3)$", 0, 3, 3, 0, 0, 0, _sym5896_operands_operands,0,0,0, 0,0,&_sym5895,0,{}, 0,0,0,0,0,-1, },
  // and_z_gX_Iu16    (4)
  { "and_z_gX_Iu16", 1, 0, 29, 64,  0x0, { 0 },_sym3578, "^ *(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|sp),([^},[, ]+)$", 0, 2, 2, 0, 0, 0, _sym3576_operands_operands,_sym3577,1,0, 0,0,&_sym3574,0,{}, 0,0,0,0,0,12, },
// and_z_gX_Iu16    (5)
{ "and_z_gX_Iu16", 1, 0, 29, 64,  0x0, { 0 },_sym5909, "^ *(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|sp),([^},[, ]+)$", 0, 2, 2, 0, 0, 0, _sym5907_operands_operands,_sym5908,1,0, 0,0,&_sym5905,0,{}, 0,0,0,0,0,12, },
// and_H    (6)
{ "and_H", 1, 0, 29, 64,  0x0, { 0 },_sym3563, "^ *H$", 0, 0, 0, 0, 0, 0, 0,_sym3562,1,0, 0,0,&_sym3559,0,{}, 0,0,0,0,0,-1, },
// and_h    (7)
{ "and_h", 1, 3, 29, 64,  0x0, { 0x18000060,},_sym3572, "^ *h$", 0, 0, 0, 0, 0, 0, 0,0,0,0, 0,0,&_sym3570,0,{}, 0,0,0,0,0,-1, },
// and_H    (8)
{ "and_H", 1, 0, 29, 64,  0x0, { 0 },_sym5894, "^ *H$", 0, 0, 0, 0, 0, 0, 0,_sym5893,1,0, 0,0,&_sym5890,0,{}, 0,0,0,0,0,-1, },
// and_h    (9)
{ "and_h", 1, 3, 29, 64,  0x0, { 0x18000060,},_sym5903, "^ *h$", 0, 0, 0, 0, 0, 0, 0,0,0,0, 0,0,&_sym5901,0,{}, 0,0,0,0,0,-1, },
// andD_gX_gY_I32_and_gX_gY_I32    (10)
{ "andD_gX_gY_I32_and_gX_gY_I32", 1, 0, 58, 64,  0x0, { 0 },_sym2637, "^ *(\\.al|\\.cs|\\.lo|\\.vs|\\.hi|\\.eq|\\.clr|\\.ge|\\.gt|\\.pl|\\.mi|\\.le|\\.lt|\\.ne|\\.set|\\.ls|\\.vc|\\.cc|\\.hs|\\.nv|\\.xc|) (g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|sp),(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|sp),([^},[ ,, ]+)$", 0, 4, 4, 0, 1, 0, _sym2635_operands_operands,_sym2636,1,1, 0,0,&_sym2633,0,{}, 0,0,0,0,0,10, },
// andD_gX_gY_I32_andD_cc_gX_I32    (11)
{ "andD_gX_gY_I32_andD_cc_gX_I32", 1, 0, 58, 64,  0x0, { 0 },_sym2621, "^ *(\\.al|\\.cs|\\.lo|\\.vs|\\.hi|\\.eq|\\.clr|\\.ge|\\.gt|\\.pl|\\.mi|\\.le|\\.lt|\\.ne|\\.set|\\.ls|\\.vc|\\.cc|\\.hs|\\.nv|\\.xc) (g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|sp),([^},[ , ]+)$", 0, 3, 3, 0, 1, 0, _sym2619_operands_operands,_sym2620,1,1, 0,0,&_sym2617,0,{}, 0,0,0,0,0,11, },
// andD_gX_gY_I32_andD_gX_I32    (12)
{ "andD_gX_gY_I32_andD_gX_I32", 1, 0, 58, 64,  0x0, { 0 },_sym2632, "^ *(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|sp),([^},[, ]+)$", 0, 2, 2, 0, 0, 0, _sym2630_operands_operands,_sym2631,1,0, 0,0,&_sym2628,0,{}, 0,0,0,0,0,12, },
};

// Instructions named 'and.z'.
static struct adl_opcode _sym8159[] = {
  // and_z_gX_Iu16_z    (0)
  { "and_z_gX_Iu16_z", 1, 0, 29, 64,  0x0, { 0 },_sym3584, "^ *(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|sp),([^},[, ]+)$", 0, 2, 2, 0, 0, 0, _sym3582_operands_operands,_sym3583,1,0, 0,0,&_sym3580,0,{}, 0,0,0,0,0,1, },
// and_z_gX_Iu16_z    (1)
{ "and_z_gX_Iu16_z", 1, 0, 29, 64,  0x0, { 0 },_sym5915, "^ *(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|sp),([^},[, ]+)$", 0, 2, 2, 0, 0, 0, _sym5913_operands_operands,_sym5914,1,0, 0,0,&_sym5911,0,{}, 0,0,0,0,0,1, },
};

// Instructions named 'andd'.
static struct adl_opcode _sym8160[] = {
  // andD_gX_gY_I32    (0)
  { "andD_gX_gY_I32", 1, 7, 58, 64,  0x0, { 0x0,0x24c00000,},_sym2615, "^ *(\\.al|\\.cs|\\.lo|\\.vs|\\.hi|\\.eq|\\.clr|\\.ge|\\.gt|\\.pl|\\.mi|\\.le|\\.lt|\\.ne|\\.set|\\.ls|\\.vc|\\.cc|\\.hs|\\.nv|\\.xc|) (g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|sp),(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|sp),([^},[ ,, ]+)$", 0, 4, 4, 0, 1, 0, _sym2614_operands_operands,0,0,1, 0,0,&_sym2613,0,{}, 0,0,0,0,0,0, },
// andD_gX_gY_I32_andD_cc_gX_I32D    (1)
{ "andD_gX_gY_I32_andD_cc_gX_I32D", 1, 0, 58, 64,  0x0, { 0 },_sym2626, "^ *(\\.al|\\.cs|\\.lo|\\.vs|\\.hi|\\.eq|\\.clr|\\.ge|\\.gt|\\.pl|\\.mi|\\.le|\\.lt|\\.ne|\\.set|\\.ls|\\.vc|\\.cc|\\.hs|\\.nv|\\.xc|) (g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|sp),([^},[ , ]+)$", 0, 3, 3, 0, 1, 0, _sym2624_operands_operands,_sym2625,1,1, 0,0,&_sym2622,0,{}, 0,0,0,0,0,1, },
};

// Instructions named 'ands'.
static struct adl_opcode _sym8161[] = {
  // andS_z_gX_Iu16    (0)
  { "andS_z_gX_Iu16", 1, 3, 29, 64,  0x0, { 0x18000000,},_sym3558, "^ *(\\.z|) (g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|sp),([^},[ , ]+)$", 0, 3, 3, 0, 0, 0, _sym3557_operands_operands,0,0,0, 0,0,&_sym3556,0,{}, 0,0,0,0,0,1, },
// andS_z_gX_Iu16    (1)
{ "andS_z_gX_Iu16", 1, 3, 29, 64,  0x0, { 0x18000000,},_sym5889, "^ *(\\.z|) (g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|sp),([^},[ , ]+)$", 0, 3, 3, 0, 0, 0, _sym5888_operands_operands,0,0,0, 0,0,&_sym5887,0,{}, 0,0,0,0,0,1, },
};

// Instructions named 'asin'.
static struct adl_opcode _sym8162[] = {
  // srt_sin_asin_mvbat_asin    (0)
  { "srt_sin_asin_mvbat_asin", 1, 0, 3, 64,  0x0, { 0 },_sym3320, "$", 0, 0, 0, 0, 0, 0, 0,_sym3319,1,0, 0,0,&_sym3316,0,{}, 0,0,0,0,0,-1, },
};

// Instructions named 'atan'.
static struct adl_opcode _sym8163[] = {
  // atan_atan2_mvllr_atan    (0)
  { "atan_atan2_mvllr_atan", 1, 0, 3, 64,  0x0, { 0 },_sym3194, "$", 0, 0, 0, 0, 0, 0, 0,_sym3193,1,0, 0,0,&_sym3190,0,{}, 0,0,0,0,0,-1, },
};

// Instructions named 'atan2'.
static struct adl_opcode _sym8164[] = {
  // atan_atan2_mvllr_atan2    (0)
  { "atan_atan2_mvllr_atan2", 1, 0, 3, 64,  0x0, { 0 },_sym3199, "$", 0, 0, 0, 0, 0, 0, 0,_sym3198,1,0, 0,0,&_sym3195,0,{}, 0,0,0,0,0,-1, },
};

// Instructions named 'atan_atan2_mvllr'.
static struct adl_opcode _sym8165[] = {
  // atan_atan2_mvllr    (0)
  { "atan_atan2_mvllr", 1, 1, 3, 64,  0x0, { 0x80000000,},_sym3189, "$", 0, 0, 0, 0, 0, 0, 0,0,0,0, 0,0,&_sym3187,0,{}, 0,0,0,0,0,-1, },
};

// Instructions named 'au_nop'.
static struct adl_opcode _sym8166[] = {
  // au_nop    (0)
  { "au_nop", 1, 1, 4, 64,  0x0, { },_sym3134, "$", 0, 0, 0, 0, 0, 0, 0,0,0,0, 0,0,&_sym3132,0,{}, 0,0,0,0,0,-1, },
};

// Instructions named 'bclr'.
static struct adl_opcode _sym8167[] = {
  // bclr_cc_gZ_gY_gX    (0)
  { "bclr_cc_gZ_gY_gX", 1, 3, 29, 64,  0x0, { 0x3a000000,},_sym3587, "^ *(\\.al|\\.cs|\\.lo|\\.vs|\\.hi|\\.eq|\\.clr|\\.ge|\\.gt|\\.pl|\\.mi|\\.le|\\.lt|\\.ne|\\.set|\\.ls|\\.vc|\\.cc|\\.hs|\\.nv|\\.xc|) (g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11)$", 0, 4, 4, 0, 1, 0, _sym3586_operands_operands,0,0,1, 0,0,&_sym3585,0,{}, 0,0,0,0,0,1, },
  // bclr_cc_gZ_gY_gX    (1)
  { "bclr_cc_gZ_gY_gX", 1, 3, 29, 64,  0x0, { 0x3a000000,},_sym5918, "^ *(\\.al|\\.cs|\\.lo|\\.vs|\\.hi|\\.eq|\\.clr|\\.ge|\\.gt|\\.pl|\\.mi|\\.le|\\.lt|\\.ne|\\.set|\\.ls|\\.vc|\\.cc|\\.hs|\\.nv|\\.xc|) (g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11)$", 0, 4, 4, 0, 1, 0, _sym5917_operands_operands,0,0,1, 0,0,&_sym5916,0,{}, 0,0,0,0,0,1, },
  // bclr_gZ_gY_Iu5    (2)
  { "bclr_gZ_gY_Iu5", 1, 3, 29, 64,  0x0, { 0x3a800000,},_sym3590, "^ *(\\.al|\\.cs|\\.lo|\\.vs|\\.hi|\\.eq|\\.clr|\\.ge|\\.gt|\\.pl|\\.mi|\\.le|\\.lt|\\.ne|\\.set|\\.ls|\\.vc|\\.cc|\\.hs|\\.nv|\\.xc|) (g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),([^},[ ,, ]+)$", 0, 4, 4, 0, 1, 0, _sym3589_operands_operands,0,0,1, 0,0,&_sym3588,0,{}, 0,0,0,0,0,3, },
// bclr_gZ_gY_Iu5    (3)
{ "bclr_gZ_gY_Iu5", 1, 3, 29, 64,  0x0, { 0x3a800000,},_sym5921, "^ *(\\.al|\\.cs|\\.lo|\\.vs|\\.hi|\\.eq|\\.clr|\\.ge|\\.gt|\\.pl|\\.mi|\\.le|\\.lt|\\.ne|\\.set|\\.ls|\\.vc|\\.cc|\\.hs|\\.nv|\\.xc|) (g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),([^},[ ,, ]+)$", 0, 4, 4, 0, 1, 0, _sym5920_operands_operands,0,0,1, 0,0,&_sym5919,0,{}, 0,0,0,0,0,3, },
};

// Instructions named 'bclrip'.
static struct adl_opcode _sym8168[] = {
  // bclrip_Iu9_gX    (0)
  { "bclrip_Iu9_gX", 1, 3, 29, 64,  0x0, { 0x9e00000,},_sym3596, "^ *([^},[, ]+),(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11)$", 0, 2, 2, 0, 0, 0, _sym3595_operands_operands,0,0,0, 0,0,&_sym3594,0,{}, 0,0,0,0,0,1, },
// bclrip_Iu9_gX    (1)
{ "bclrip_Iu9_gX", 1, 3, 29, 64,  0x0, { 0x9e00000,},_sym5927, "^ *([^},[, ]+),(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11)$", 0, 2, 2, 0, 0, 0, _sym5926_operands_operands,0,0,0, 0,0,&_sym5925,0,{}, 0,0,0,0,0,1, },
// bclrip_Iu9_Iu5    (2)
{ "bclrip_Iu9_Iu5", 1, 3, 29, 64,  0x0, { 0x1e00000,},_sym3593, "^ *([^},[, ]+),([^},[, ]+)$", 0, 2, 2, 0, 0, 0, _sym3592_operands_operands,0,0,0, 0,0,&_sym3591,0,{}, 0,0,0,0,0,3, },
// bclrip_Iu9_Iu5    (3)
{ "bclrip_Iu9_Iu5", 1, 3, 29, 64,  0x0, { 0x1e00000,},_sym5924, "^ *([^},[, ]+),([^},[, ]+)$", 0, 2, 2, 0, 0, 0, _sym5923_operands_operands,0,0,0, 0,0,&_sym5922,0,{}, 0,0,0,0,0,3, },
};

// Instructions named 'bin2num'.
static struct adl_opcode _sym8169[] = {
  // bin2num_Rx    (0)
  { "bin2num_Rx", 1, 1, 7, 64,  0x0, { 0xc0000000,},_sym2999, "^ *(R0|R1|R2|R3|R4|R5|R6|R7)$", 0, 1, 1, 0, 0, 0, _sym2998_operands_operands,0,0,0, 0,0,&_sym2997,0,{}, 0,0,0,0,0,-1, },
};

// Instructions named 'bset'.
static struct adl_opcode _sym8170[] = {
  // bset_gZ_gY_Iu5    (0)
  { "bset_gZ_gY_Iu5", 1, 3, 29, 64,  0x0, { 0x38800000,},_sym3599, "^ *(\\.al|\\.cs|\\.lo|\\.vs|\\.hi|\\.eq|\\.clr|\\.ge|\\.gt|\\.pl|\\.mi|\\.le|\\.lt|\\.ne|\\.set|\\.ls|\\.vc|\\.cc|\\.hs|\\.nv|\\.xc|) (g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),([^},[ ,, ]+)$", 0, 4, 4, 0, 1, 0, _sym3598_operands_operands,0,0,1, 0,0,&_sym3597,0,{}, 0,0,0,0,0,1, },
// bset_gZ_gY_Iu5    (1)
{ "bset_gZ_gY_Iu5", 1, 3, 29, 64,  0x0, { 0x38800000,},_sym5930, "^ *(\\.al|\\.cs|\\.lo|\\.vs|\\.hi|\\.eq|\\.clr|\\.ge|\\.gt|\\.pl|\\.mi|\\.le|\\.lt|\\.ne|\\.set|\\.ls|\\.vc|\\.cc|\\.hs|\\.nv|\\.xc|) (g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),([^},[ ,, ]+)$", 0, 4, 4, 0, 1, 0, _sym5929_operands_operands,0,0,1, 0,0,&_sym5928,0,{}, 0,0,0,0,0,1, },
};

// Instructions named 'bsetip'.
static struct adl_opcode _sym8171[] = {
  // bsetip_Iu9_gX    (0)
  { "bsetip_Iu9_gX", 1, 3, 29, 64,  0x0, { 0x9f00000,},_sym3605, "^ *([^},[, ]+),(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11)$", 0, 2, 2, 0, 0, 0, _sym3604_operands_operands,0,0,0, 0,0,&_sym3603,0,{}, 0,0,0,0,0,1, },
// bsetip_Iu9_gX    (1)
{ "bsetip_Iu9_gX", 1, 3, 29, 64,  0x0, { 0x9f00000,},_sym5936, "^ *([^},[, ]+),(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11)$", 0, 2, 2, 0, 0, 0, _sym5935_operands_operands,0,0,0, 0,0,&_sym5934,0,{}, 0,0,0,0,0,1, },
// bsetip_Iu9_Iu5    (2)
{ "bsetip_Iu9_Iu5", 1, 3, 29, 64,  0x0, { 0x1f00000,},_sym3602, "^ *([^},[, ]+),([^},[, ]+)$", 0, 2, 2, 0, 0, 0, _sym3601_operands_operands,0,0,0, 0,0,&_sym3600,0,{}, 0,0,0,0,0,3, },
// bsetip_Iu9_Iu5    (3)
{ "bsetip_Iu9_Iu5", 1, 3, 29, 64,  0x0, { 0x1f00000,},_sym5933, "^ *([^},[, ]+),([^},[, ]+)$", 0, 2, 2, 0, 0, 0, _sym5932_operands_operands,0,0,0, 0,0,&_sym5931,0,{}, 0,0,0,0,0,3, },
};

// Instructions named 'btst'.
static struct adl_opcode _sym8172[] = {
  // btst_gX_I    (0)
  { "btst_gX_I", 1, 3, 29, 64,  0x0, { 0x1c00078,},_sym3608, "^ *(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),([^},[, ]+)$", 0, 2, 2, 0, 0, 0, _sym3607_operands_operands,0,0,0, 0,0,&_sym3606,0,{}, 0,0,0,0,0,1, },
// btst_gX_I    (1)
{ "btst_gX_I", 1, 3, 29, 64,  0x0, { 0x1c00078,},_sym5939, "^ *(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),([^},[, ]+)$", 0, 2, 2, 0, 0, 0, _sym5938_operands_operands,0,0,0, 0,0,&_sym5937,0,{}, 0,0,0,0,0,1, },
};

// Instructions named 'btstip'.
static struct adl_opcode _sym8173[] = {
  // btstip_Iu9_gX    (0)
  { "btstip_Iu9_gX", 1, 3, 29, 64,  0x0, { 0x1d00400,},_sym3614, "^ *([^},[, ]+),(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11)$", 0, 2, 2, 0, 0, 0, _sym3613_operands_operands,0,0,0, 0,0,&_sym3612,0,{}, 0,0,0,0,0,1, },
// btstip_Iu9_gX    (1)
{ "btstip_Iu9_gX", 1, 3, 29, 64,  0x0, { 0x1d00400,},_sym5945, "^ *([^},[, ]+),(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11)$", 0, 2, 2, 0, 0, 0, _sym5944_operands_operands,0,0,0, 0,0,&_sym5943,0,{}, 0,0,0,0,0,1, },
// btstip_Iu9_Iu5    (2)
{ "btstip_Iu9_Iu5", 1, 3, 29, 64,  0x0, { 0x1d00000,},_sym3611, "^ *([^},[, ]+),([^},[, ]+)$", 0, 2, 2, 0, 0, 0, _sym3610_operands_operands,0,0,0, 0,0,&_sym3609,0,{}, 0,0,0,0,0,3, },
// btstip_Iu9_Iu5    (3)
{ "btstip_Iu9_Iu5", 1, 3, 29, 64,  0x0, { 0x1d00000,},_sym5942, "^ *([^},[, ]+),([^},[, ]+)$", 0, 2, 2, 0, 0, 0, _sym5941_operands_operands,0,0,0, 0,0,&_sym5940,0,{}, 0,0,0,0,0,3, },
};

// Instructions named 'bxor'.
static struct adl_opcode _sym8174[] = {
  // bxor_cc_gZ_gX_Iu5    (0)
  { "bxor_cc_gZ_gX_Iu5", 1, 3, 29, 64,  0x0, { 0x39800000,},_sym3617, "^ *(\\.al|\\.cs|\\.lo|\\.vs|\\.hi|\\.eq|\\.clr|\\.ge|\\.gt|\\.pl|\\.mi|\\.le|\\.lt|\\.ne|\\.set|\\.ls|\\.vc|\\.cc|\\.hs|\\.nv|\\.xc|) (g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),([^},[ ,, ]+)$", 0, 4, 4, 0, 1, 0, _sym3616_operands_operands,0,0,1, 0,0,&_sym3615,0,{}, 0,0,0,0,0,1, },
// bxor_cc_gZ_gX_Iu5    (1)
{ "bxor_cc_gZ_gX_Iu5", 1, 3, 29, 64,  0x0, { 0x39800000,},_sym5948, "^ *(\\.al|\\.cs|\\.lo|\\.vs|\\.hi|\\.eq|\\.clr|\\.ge|\\.gt|\\.pl|\\.mi|\\.le|\\.lt|\\.ne|\\.set|\\.ls|\\.vc|\\.cc|\\.hs|\\.nv|\\.xc|) (g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),([^},[ ,, ]+)$", 0, 4, 4, 0, 1, 0, _sym5947_operands_operands,0,0,1, 0,0,&_sym5946,0,{}, 0,0,0,0,0,1, },
};

// Instructions named 'clr'.
static struct adl_opcode _sym8175[] = {
  // clr_Rx_ld_Rx_zeros    (0)
  { "clr_Rx_ld_Rx_zeros", 1, 1, 7, 64,  0x0, { 0xa0000000,},_sym3002, "^ *(R0|R1|R2|R3|R4|R5|R6|R7)$", 0, 1, 1, 0, 0, 0, _sym3001_operands_operands,0,0,0, 0,0,&_sym3000,0,{}, 0,0,0,0,0,-1, },
};

// Instructions named 'clr.au'.
static struct adl_opcode _sym8176[] = {
  // clr_au    (0)
  { "clr_au", 1, 1, 4, 64,  0x0, { 0x10000000,},_sym3137, "$", 0, 0, 0, 0, 0, 0, 0,0,0,0, 0,0,&_sym3135,0,{}, 0,0,0,0,0,-1, },
};

// Instructions named 'clr.g'.
static struct adl_opcode _sym8177[] = {
  // clr_g_Iu12    (0)
  { "clr_g_Iu12", 1, 3, 29, 64,  0x0, { 0x3f000000,},_sym3623, "^ *([^},[ ]+)$", 0, 1, 1, 0, 0, 0, _sym3622_operands_operands,0,0,0, 0,0,&_sym3621,0,{}, 0,0,0,0,0,1, },
// clr_g_Iu12    (1)
{ "clr_g_Iu12", 1, 3, 29, 64,  0x0, { 0x3f000000,},_sym5954, "^ *([^},[ ]+)$", 0, 1, 1, 0, 0, 0, _sym5953_operands_operands,0,0,0, 0,0,&_sym5952,0,{}, 0,0,0,0,0,1, },
};

// Instructions named 'clr.vra'.
static struct adl_opcode _sym8178[] = {
  // clr_VRA_Iu5_Iu4    (0)
  { "clr_VRA_Iu5_Iu4", 1, 2, 17, 64,  0x0, { 0x3c000000,},_sym905, "^ *([^},[, ]+),([^},[, ]+)$", 0, 2, 2, 0, 0, 0, _sym904_operands_operands,0,0,0, 0,0,&_sym903,0,{}, 0,0,0,0,0,0, },
// clr_VRA    (1)
{ "clr_VRA", 1, 2, 17, 64,  0x0, { 0x3c000000,},_sym902, "$", 0, 0, 0, 0, 0, 0, 0,0,0,0, 0,0,&_sym900,0,{}, 0,0,0,0,0,-1, },
// clr_VRA_gX_gY    (2)
{ "clr_VRA_gX_gY", 1, 3, 29, 64,  0x0, { 0x3cc00000,},_sym3620, "^ *(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11)$", 0, 2, 2, 0, 0, 0, _sym3619_operands_operands,0,0,0, 0,0,&_sym3618,0,{}, 0,0,0,0,0,-1, },
// clr_VRA_gX_gY    (3)
{ "clr_VRA_gX_gY", 1, 3, 29, 64,  0x0, { 0x3cc00000,},_sym5951, "^ *(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11)$", 0, 2, 2, 0, 0, 0, _sym5950_operands_operands,0,0,0, 0,0,&_sym5949,0,{}, 0,0,0,0,0,-1, },
};

// Instructions named 'clrip'.
static struct adl_opcode _sym8179[] = {
  // clrip_Iu9_gX    (0)
  { "clrip_Iu9_gX", 1, 3, 29, 64,  0x0, { 0x9e00400,},_sym3626, "^ *([^},[, ]+),(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11)$", 0, 2, 2, 0, 0, 0, _sym3625_operands_operands,0,0,0, 0,0,&_sym3624,0,{}, 0,0,0,0,0,1, },
// clrip_Iu9_gX    (1)
{ "clrip_Iu9_gX", 1, 3, 29, 64,  0x0, { 0x9e00400,},_sym5957, "^ *([^},[, ]+),(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11)$", 0, 2, 2, 0, 0, 0, _sym5956_operands_operands,0,0,0, 0,0,&_sym5955,0,{}, 0,0,0,0,0,1, },
// clrip_Iu9_Iu32    (2)
{ "clrip_Iu9_Iu32", 1, 7, 58, 64,  0x0, { 0x0,0x28000380,},_sym2640, "^ *([^},[, ]+),([^},[, ]+)$", 0, 2, 2, 0, 0, 0, _sym2639_operands_operands,0,0,0, 0,0,&_sym2638,0,{}, 0,0,0,0,0,2, },
};

// Instructions named 'clrm'.
static struct adl_opcode _sym8180[] = {
  // clrm_VPmask_Iu4    (0)
  { "clrm_VPmask_Iu4", 1, 3, 29, 64,  0x0, { 0x3f800000,},_sym3629, "^ *(VP0|VP1|VP0,VP1|VP2|VP0,VP2|VP1,VP2|VP0,VP1,VP2|VP3|VP0,VP3|VP1,VP3|VP0,VP1,VP3|VP2,VP3|VP0,VP2,VP3|VP1,VP2,VP3|VP0,VP1,VP2,VP3)$", 0, 1, 1, 0, 0, 0, _sym3628_operands_operands,0,0,0, 0,0,&_sym3627,0,{}, 0,0,0,0,0,1, },
  // clrm_VPmask_Iu4    (1)
  { "clrm_VPmask_Iu4", 1, 3, 29, 64,  0x0, { 0x3f800000,},_sym5960, "^ *(VP0|VP1|VP0,VP1|VP2|VP0,VP2|VP1,VP2|VP0,VP1,VP2|VP3|VP0,VP3|VP1,VP3|VP0,VP1,VP3|VP2,VP3|VP0,VP2,VP3|VP1,VP2,VP3|VP0,VP1,VP2,VP3)$", 0, 1, 1, 0, 0, 0, _sym5959_operands_operands,0,0,0, 0,0,&_sym5958,0,{}, 0,0,0,0,0,1, },
};

// Instructions named 'cmac'.
static struct adl_opcode _sym8181[] = {
  // cmac    (0)
  { "cmac", 1, 1, 4, 64,  0x0, { 0xa0000000,},_sym3140, "$", 0, 0, 0, 0, 0, 0, 0,0,0,0, 0,0,&_sym3138,0,{}, 0,0,0,0,0,-1, },
};

// Instructions named 'cmac.sau'.
static struct adl_opcode _sym8182[] = {
  // cmac_sau    (0)
  { "cmac_sau", 1, 1, 4, 64,  0x0, { 0xb0000000,},_sym3143, "$", 0, 0, 0, 0, 0, 0, 0,0,0,0, 0,0,&_sym3141,0,{}, 0,0,0,0,0,-1, },
};

// Instructions named 'cmad'.
static struct adl_opcode _sym8183[] = {
  // cmad    (0)
  { "cmad", 1, 1, 4, 64,  0x0, { 0x60000000,},_sym3146, "$", 0, 0, 0, 0, 0, 0, 0,0,0,0, 0,0,&_sym3144,0,{}, 0,0,0,0,0,-1, },
};

// Instructions named 'cmad.sau'.
static struct adl_opcode _sym8184[] = {
  // cmad_sau    (0)
  { "cmad_sau", 1, 1, 4, 64,  0x0, { 0x70000000,},_sym3149, "$", 0, 0, 0, 0, 0, 0, 0,0,0,0, 0,0,&_sym3147,0,{}, 0,0,0,0,0,-1, },
};

// Instructions named 'cmp'.
static struct adl_opcode _sym8185[] = {
  // cmp_cc_gX_gY    (0)
  { "cmp_cc_gX_gY", 1, 3, 29, 64,  0x0, { 0x35000078,},_sym3659, "^ *(\\.al|\\.cs|\\.lo|\\.vs|\\.hi|\\.eq|\\.clr|\\.ge|\\.gt|\\.pl|\\.mi|\\.le|\\.lt|\\.ne|\\.set|\\.ls|\\.vc|\\.cc|\\.hs|\\.nv|\\.xc|) (g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|sp),(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|sp)$", 0, 3, 3, 0, 1, 0, _sym3658_operands_operands,0,0,1, 0,0,&_sym3657,0,{}, 0,0,0,0,0,1, },
  // cmp_cc_gX_gY    (1)
  { "cmp_cc_gX_gY", 1, 3, 29, 64,  0x0, { 0x35000078,},_sym5990, "^ *(\\.al|\\.cs|\\.lo|\\.vs|\\.hi|\\.eq|\\.clr|\\.ge|\\.gt|\\.pl|\\.mi|\\.le|\\.lt|\\.ne|\\.set|\\.ls|\\.vc|\\.cc|\\.hs|\\.nv|\\.xc|) (g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|sp),(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|sp)$", 0, 3, 3, 0, 1, 0, _sym5989_operands_operands,0,0,1, 0,0,&_sym5988,0,{}, 0,0,0,0,0,1, },
  // cmpS_s_gZ_Is16_cmp    (2)
  { "cmpS_s_gZ_Is16_cmp", 1, 0, 29, 64,  0x0, { 0 },_sym3637, "^ *(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),([^},[, ]+)$", 0, 2, 2, 0, 0, 0, _sym3635_operands_operands,_sym3636,1,0, 0,0,&_sym3633,0,{}, 0,0,0,0,0,4, },
// cmpS_z_gZ_Iu16_cmp    (3)
{ "cmpS_z_gZ_Iu16_cmp", 1, 0, 29, 64,  0x0, { 0 },_sym3650, "^ *(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|sp),([^},[, ]+)$", 0, 2, 2, 0, 0, 0, _sym3648_operands_operands,_sym3649,1,0, 0,0,&_sym3646,0,{}, 0,0,0,0,0,8, },
// cmpS_s_gZ_Is16_cmp    (4)
{ "cmpS_s_gZ_Is16_cmp", 1, 0, 29, 64,  0x0, { 0 },_sym5968, "^ *(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),([^},[, ]+)$", 0, 2, 2, 0, 0, 0, _sym5966_operands_operands,_sym5967,1,0, 0,0,&_sym5964,0,{}, 0,0,0,0,0,4, },
// cmpS_z_gZ_Iu16_cmp    (5)
{ "cmpS_z_gZ_Iu16_cmp", 1, 0, 29, 64,  0x0, { 0 },_sym5981, "^ *(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|sp),([^},[, ]+)$", 0, 2, 2, 0, 0, 0, _sym5979_operands_operands,_sym5980,1,0, 0,0,&_sym5977,0,{}, 0,0,0,0,0,8, },
// cmp_gX_I32_cc    (6)
{ "cmp_gX_I32_cc", 1, 0, 58, 64,  0x0, { 0 },_sym2655, "^ *(\\.al|\\.cs|\\.lo|\\.vs|\\.hi|\\.eq|\\.clr|\\.ge|\\.gt|\\.pl|\\.mi|\\.le|\\.lt|\\.ne|\\.set|\\.ls|\\.vc|\\.cc|\\.hs|\\.nv|\\.xc) (g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|sp),([^},[ , ]+)$", 0, 3, 3, 0, 1, 0, _sym2653_operands_operands,_sym2654,1,1, 0,0,&_sym2651,0,{}, 0,0,0,0,0,6, },
// cmp_aX_I    (7)
{ "cmp_aX_I", 1, 4, 36, 64,  0x0, { 0x0,0x58000000,},_sym1532, "^ *(a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19),([^},[, ]+)$", 0, 2, 2, 0, 0, 0, _sym1531_operands_operands,0,0,0, 0,0,&_sym1530,0,{}, 0,0,0,0,0,7, },
// cmp_gX_I32    (8)
{ "cmp_gX_I32", 1, 0, 58, 64,  0x0, { 0 },_sym2649, "^ *(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|sp),([^},[, ]+)$", 0, 2, 2, 0, 0, 0, _sym2647_operands_operands,_sym2648,1,0, 0,0,&_sym2645,0,{}, 0,0,0,0,0,8, },
};

// Instructions named 'cmp.s'.
static struct adl_opcode _sym8186[] = {
  // cmpS_s_gZ_Is16_cmp_s    (0)
  { "cmpS_s_gZ_Is16_cmp_s", 1, 0, 29, 64,  0x0, { 0 },_sym3642, "^ *(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),([^},[, ]+)$", 0, 2, 2, 0, 0, 0, _sym3640_operands_operands,_sym3641,1,0, 0,0,&_sym3638,0,{}, 0,0,0,0,0,1, },
// cmpS_s_gZ_Is16_cmp_s    (1)
{ "cmpS_s_gZ_Is16_cmp_s", 1, 0, 29, 64,  0x0, { 0 },_sym5973, "^ *(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),([^},[, ]+)$", 0, 2, 2, 0, 0, 0, _sym5971_operands_operands,_sym5972,1,0, 0,0,&_sym5969,0,{}, 0,0,0,0,0,1, },
};

// Instructions named 'cmp.z'.
static struct adl_opcode _sym8187[] = {
  // cmpS_z_gZ_Iu16_cmp_z    (0)
  { "cmpS_z_gZ_Iu16_cmp_z", 1, 0, 29, 64,  0x0, { 0 },_sym3656, "^ *(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|sp),([^},[, ]+)$", 0, 2, 2, 0, 0, 0, _sym3654_operands_operands,_sym3655,1,0, 0,0,&_sym3652,0,{}, 0,0,0,0,0,1, },
// cmpS_z_gZ_Iu16_cmp_z    (1)
{ "cmpS_z_gZ_Iu16_cmp_z", 1, 0, 29, 64,  0x0, { 0 },_sym5987, "^ *(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|sp),([^},[, ]+)$", 0, 2, 2, 0, 0, 0, _sym5985_operands_operands,_sym5986,1,0, 0,0,&_sym5983,0,{}, 0,0,0,0,0,1, },
};

// Instructions named 'cmpd'.
static struct adl_opcode _sym8188[] = {
  // cmpD_gX_I32    (0)
  { "cmpD_gX_I32", 1, 7, 58, 64,  0x0, { 0x0,0x26400000,},_sym2643, "^ *(\\.al|\\.cs|\\.lo|\\.vs|\\.hi|\\.eq|\\.clr|\\.ge|\\.gt|\\.pl|\\.mi|\\.le|\\.lt|\\.ne|\\.set|\\.ls|\\.vc|\\.cc|\\.hs|\\.nv|\\.xc|) (g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|sp),([^},[ , ]+)$", 0, 3, 3, 0, 1, 0, _sym2642_operands_operands,0,0,1, 0,0,&_sym2641,0,{}, 0,0,0,0,0,0, },
};

// Instructions named 'cmps.s'.
static struct adl_opcode _sym8189[] = {
  // cmpS_s_gZ_Is16    (0)
  { "cmpS_s_gZ_Is16", 1, 3, 29, 64,  0x0, { 0x61800000,},_sym3632, "^ *(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),([^},[, ]+)$", 0, 2, 2, 0, 0, 0, _sym3631_operands_operands,0,0,0, 0,0,&_sym3630,0,{}, 0,0,0,0,0,1, },
// cmpS_s_gZ_Is16    (1)
{ "cmpS_s_gZ_Is16", 1, 3, 29, 64,  0x0, { 0x61800000,},_sym5963, "^ *(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),([^},[, ]+)$", 0, 2, 2, 0, 0, 0, _sym5962_operands_operands,0,0,0, 0,0,&_sym5961,0,{}, 0,0,0,0,0,1, },
};

// Instructions named 'cmps.z'.
static struct adl_opcode _sym8190[] = {
  // cmpS_z_gZ_Iu16    (0)
  { "cmpS_z_gZ_Iu16", 1, 3, 29, 64,  0x0, { 0x61000000,},_sym3645, "^ *(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|sp),([^},[, ]+)$", 0, 2, 2, 0, 0, 0, _sym3644_operands_operands,0,0,0, 0,0,&_sym3643,0,{}, 0,0,0,0,0,1, },
// cmpS_z_gZ_Iu16    (1)
{ "cmpS_z_gZ_Iu16", 1, 3, 29, 64,  0x0, { 0x61000000,},_sym5976, "^ *(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|sp),([^},[, ]+)$", 0, 2, 2, 0, 0, 0, _sym5975_operands_operands,0,0,0, 0,0,&_sym5974,0,{}, 0,0,0,0,0,1, },
};

// Instructions named 'cntl'.
static struct adl_opcode _sym8191[] = {
  // cntl_gZ_gX    (0)
  { "cntl_gZ_gX", 1, 0, 29, 64,  0x0, { 0 },_sym3664, "^ *(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11)$", 0, 2, 2, 0, 0, 0, _sym3662_operands_operands,_sym3663,1,0, 0,0,&_sym3660,0,{}, 0,0,0,0,0,-1, },
  // cntl_gZ_gX    (1)
  { "cntl_gZ_gX", 1, 0, 29, 64,  0x0, { 0 },_sym5995, "^ *(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11)$", 0, 2, 2, 0, 0, 0, _sym5993_operands_operands,_sym5994,1,0, 0,0,&_sym5991,0,{}, 0,0,0,0,0,-1, },
};

// Instructions named 'cnto'.
static struct adl_opcode _sym8192[] = {
  // cnto_gZ_gX    (0)
  { "cnto_gZ_gX", 1, 0, 29, 64,  0x0, { 0 },_sym3669, "^ *(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11)$", 0, 2, 2, 0, 0, 0, _sym3667_operands_operands,_sym3668,1,0, 0,0,&_sym3665,0,{}, 0,0,0,0,0,-1, },
  // cnto_gZ_gX    (1)
  { "cnto_gZ_gX", 1, 0, 29, 64,  0x0, { 0 },_sym6000, "^ *(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11)$", 0, 2, 2, 0, 0, 0, _sym5998_operands_operands,_sym5999,1,0, 0,0,&_sym5996,0,{}, 0,0,0,0,0,-1, },
};

// Instructions named 'cntz'.
static struct adl_opcode _sym8193[] = {
  // cntz_gZ_gX    (0)
  { "cntz_gZ_gX", 1, 3, 29, 64,  0x0, { 0x3d300000,},_sym3672, "^ *(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11)$", 0, 2, 2, 0, 0, 0, _sym3671_operands_operands,0,0,0, 0,0,&_sym3670,0,{}, 0,0,0,0,0,-1, },
  // cntz_gZ_gX    (1)
  { "cntz_gZ_gX", 1, 3, 29, 64,  0x0, { 0x3d300000,},_sym6003, "^ *(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11)$", 0, 2, 2, 0, 0, 0, _sym6002_operands_operands,0,0,0, 0,0,&_sym6001,0,{}, 0,0,0,0,0,-1, },
};

// Instructions named 'com'.
static struct adl_opcode _sym8194[] = {
  // com_VPmask_Iu4    (0)
  { "com_VPmask_Iu4", 1, 3, 29, 64,  0x0, { 0x3b820680,},_sym3675, "^ *(VP0|VP1|VP0,VP1|VP2|VP0,VP2|VP1,VP2|VP0,VP1,VP2|VP3|VP0,VP3|VP1,VP3|VP0,VP1,VP3|VP2,VP3|VP0,VP2,VP3|VP1,VP2,VP3|VP0,VP1,VP2,VP3)$", 0, 1, 1, 0, 0, 0, _sym3674_operands_operands,0,0,0, 0,0,&_sym3673,0,{}, 0,0,0,0,0,1, },
  // com_VPmask_Iu4    (1)
  { "com_VPmask_Iu4", 1, 3, 29, 64,  0x0, { 0x3b820680,},_sym6006, "^ *(VP0|VP1|VP0,VP1|VP2|VP0,VP2|VP1,VP2|VP0,VP1,VP2|VP3|VP0,VP3|VP1,VP3|VP0,VP1,VP3|VP2,VP3|VP0,VP2,VP3|VP1,VP2,VP3|VP0,VP1,VP2,VP3)$", 0, 1, 1, 0, 0, 0, _sym6005_operands_operands,0,0,0, 0,0,&_sym6004,0,{}, 0,0,0,0,0,1, },
};

// Instructions named 'cos'.
static struct adl_opcode _sym8195[] = {
  // rrt_cos_acos_lutsel_cos    (0)
  { "rrt_cos_acos_lutsel_cos", 1, 0, 3, 64,  0x0, { 0 },_sym3289, "$", 0, 0, 0, 0, 0, 0, 0,_sym3288,1,0, 0,0,&_sym3285,0,{}, 0,0,0,0,0,-1, },
};

// Instructions named 'dif'.
static struct adl_opcode _sym8196[] = {
  // dif    (0)
  { "dif", 1, 0, 4, 64,  0x0, { 0 },_sym3154, "$", 0, 0, 0, 0, 0, 0, 0,_sym3153,1,0, 0,0,&_sym3150,0,{}, 0,0,0,0,0,-1, },
};

// Instructions named 'dif.sau'.
static struct adl_opcode _sym8197[] = {
  // dif_sau    (0)
  { "dif_sau", 1, 1, 4, 64,  0x0, { 0xd0000000,},_sym3157, "$", 0, 0, 0, 0, 0, 0, 0,0,0,0, 0,0,&_sym3155,0,{}, 0,0,0,0,0,-1, },
};

// Instructions named 'dit'.
static struct adl_opcode _sym8198[] = {
  // dit    (0)
  { "dit", 1, 0, 4, 64,  0x0, { 0 },_sym3162, "$", 0, 0, 0, 0, 0, 0, 0,_sym3161,1,0, 0,0,&_sym3158,0,{}, 0,0,0,0,0,-1, },
};

// Instructions named 'div'.
static struct adl_opcode _sym8199[] = {
  // div_cc_s_gZ_gX_gY    (0)
  { "div_cc_s_gZ_gX_gY", 1, 3, 29, 64,  0x0, { 0x31000000,},_sym3678, "^ *(\\.al|\\.cs|\\.lo|\\.vs|\\.hi|\\.eq|\\.clr|\\.ge|\\.gt|\\.pl|\\.mi|\\.le|\\.lt|\\.ne|\\.set|\\.ls|\\.vc|\\.cc|\\.hs|\\.nv|\\.xc|\\.s|)(\\.al|\\.cs|\\.lo|\\.vs|\\.hi|\\.eq|\\.clr|\\.ge|\\.gt|\\.pl|\\.mi|\\.le|\\.lt|\\.ne|\\.set|\\.ls|\\.vc|\\.cc|\\.hs|\\.nv|\\.xc|\\.s|) (g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11)$", 0, 5, 5, 0, 2, 0, _sym3677_operands_operands,0,0,2, 0,0,&_sym3676,0,{}, 0,0,0,0,0,1, },
  // div_cc_s_gZ_gX_gY    (1)
  { "div_cc_s_gZ_gX_gY", 1, 3, 29, 64,  0x0, { 0x31000000,},_sym6009, "^ *(\\.al|\\.cs|\\.lo|\\.vs|\\.hi|\\.eq|\\.clr|\\.ge|\\.gt|\\.pl|\\.mi|\\.le|\\.lt|\\.ne|\\.set|\\.ls|\\.vc|\\.cc|\\.hs|\\.nv|\\.xc|\\.s|)(\\.al|\\.cs|\\.lo|\\.vs|\\.hi|\\.eq|\\.clr|\\.ge|\\.gt|\\.pl|\\.mi|\\.le|\\.lt|\\.ne|\\.set|\\.ls|\\.vc|\\.cc|\\.hs|\\.nv|\\.xc|\\.s|) (g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11)$", 0, 5, 5, 0, 2, 0, _sym6008_operands_operands,0,0,2, 0,0,&_sym6007,0,{}, 0,0,0,0,0,1, },
  // div_s_gZ_Is16_div    (2)
  { "div_s_gZ_Is16_div", 1, 0, 29, 64,  0x0, { 0 },_sym3686, "^ *(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),([^},[, ]+)$", 0, 2, 2, 0, 0, 0, _sym3684_operands_operands,_sym3685,1,0, 0,0,&_sym3682,0,{}, 0,0,0,0,0,4, },
// div_z_gZ_Iu16_div    (3)
{ "div_z_gZ_Iu16_div", 1, 0, 29, 64,  0x0, { 0 },_sym3694, "^ *(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),([^},[, ]+)$", 0, 2, 2, 0, 0, 0, _sym3692_operands_operands,_sym3693,1,0, 0,0,&_sym3690,0,{}, 0,0,0,0,0,5, },
// div_s_gZ_Is16_div    (4)
{ "div_s_gZ_Is16_div", 1, 0, 29, 64,  0x0, { 0 },_sym6017, "^ *(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),([^},[, ]+)$", 0, 2, 2, 0, 0, 0, _sym6015_operands_operands,_sym6016,1,0, 0,0,&_sym6013,0,{}, 0,0,0,0,0,4, },
// div_z_gZ_Iu16_div    (5)
{ "div_z_gZ_Iu16_div", 1, 0, 29, 64,  0x0, { 0 },_sym6025, "^ *(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),([^},[, ]+)$", 0, 2, 2, 0, 0, 0, _sym6023_operands_operands,_sym6024,1,0, 0,0,&_sym6021,0,{}, 0,0,0,0,0,5, },
};

// Instructions named 'div.s'.
static struct adl_opcode _sym8200[] = {
  // div_s_gZ_Is16    (0)
  { "div_s_gZ_Is16", 1, 3, 29, 64,  0x0, { 0x62800000,},_sym3681, "^ *(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),([^},[, ]+)$", 0, 2, 2, 0, 0, 0, _sym3680_operands_operands,0,0,0, 0,0,&_sym3679,0,{}, 0,0,0,0,0,1, },
// div_s_gZ_Is16    (1)
{ "div_s_gZ_Is16", 1, 3, 29, 64,  0x0, { 0x62800000,},_sym6012, "^ *(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),([^},[, ]+)$", 0, 2, 2, 0, 0, 0, _sym6011_operands_operands,0,0,0, 0,0,&_sym6010,0,{}, 0,0,0,0,0,1, },
};

// Instructions named 'div.z'.
static struct adl_opcode _sym8201[] = {
  // div_z_gZ_Iu16    (0)
  { "div_z_gZ_Iu16", 1, 3, 29, 64,  0x0, { 0x62000000,},_sym3689, "^ *(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),([^},[, ]+)$", 0, 2, 2, 0, 0, 0, _sym3688_operands_operands,0,0,0, 0,0,&_sym3687,0,{}, 0,0,0,0,0,1, },
// div_z_gZ_Iu16    (1)
{ "div_z_gZ_Iu16", 1, 3, 29, 64,  0x0, { 0x62000000,},_sym6020, "^ *(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),([^},[, ]+)$", 0, 2, 2, 0, 0, 0, _sym6019_operands_operands,0,0,0, 0,0,&_sym6018,0,{}, 0,0,0,0,0,1, },
};

// Instructions named 'done'.
static struct adl_opcode _sym8202[] = {
  // done    (0)
  { "done", 1, 7, 58, 64,  0x0, { 0x0,0x4000000,},_sym2658, "$", 0, 0, 0, 0, 0, 0, 0,0,0,0, 0,0,&_sym2656,0,{}, 0,0,0,0,0,-1, },
};

// Instructions named 'dovpb_c_a'.
static struct adl_opcode _sym8203[] = {
  // dovpB_c_a    (0)
  { "dovpB_c_a", 1, 2, 17, 64,  0x0, { 0x6c000000,},_sym908, "^ *([^} ,\t,]+)$", 0, 1, 2, 0, 0, 2, _sym907_operands_operands,0,0,0, 0,0,&_sym906,0,{}, 0,0,0,0,0,0, },
};

// Instructions named 'exg'.
static struct adl_opcode _sym8204[] = {
  // exg_cc_gZ_gX    (0)
  { "exg_cc_gZ_gX", 1, 3, 29, 64,  0x0, { 0x3b008000,},_sym3703, "^ *(\\.al|\\.cs|\\.lo|\\.vs|\\.hi|\\.eq|\\.clr|\\.ge|\\.gt|\\.pl|\\.mi|\\.le|\\.lt|\\.ne|\\.set|\\.ls|\\.vc|\\.cc|\\.hs|\\.nv|\\.xc|) (g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|sp),(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|sp)$", 0, 3, 3, 0, 1, 0, _sym3702_operands_operands,0,0,1, 0,0,&_sym3701,0,{}, 0,0,0,0,0,1, },
  // exg_cc_gZ_gX    (1)
  { "exg_cc_gZ_gX", 1, 3, 29, 64,  0x0, { 0x3b008000,},_sym6034, "^ *(\\.al|\\.cs|\\.lo|\\.vs|\\.hi|\\.eq|\\.clr|\\.ge|\\.gt|\\.pl|\\.mi|\\.le|\\.lt|\\.ne|\\.set|\\.ls|\\.vc|\\.cc|\\.hs|\\.nv|\\.xc|) (g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|sp),(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|sp)$", 0, 3, 3, 0, 1, 0, _sym6033_operands_operands,0,0,1, 0,0,&_sym6032,0,{}, 0,0,0,0,0,1, },
};

// Instructions named 'exgs'.
static struct adl_opcode _sym8205[] = {
  // exgS_aX_agY    (0)
  { "exgS_aX_agY", 1, 3, 29, 64,  0x0, { 0x6008000,},_sym3697, "^ *(a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19),(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)$", 0, 2, 2, 0, 0, 0, _sym3696_operands_operands,0,0,0, 0,0,&_sym3695,0,{}, 0,0,0,0,0,-1, },
  // exgS_aX_agY    (1)
  { "exgS_aX_agY", 1, 3, 29, 64,  0x0, { 0x6008000,},_sym6028, "^ *(a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19),(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)$", 0, 2, 2, 0, 0, 0, _sym6027_operands_operands,0,0,0, 0,0,&_sym6026,0,{}, 0,0,0,0,0,-1, },
  // exg_aX_sp    (2)
  { "exg_aX_sp", 1, 3, 29, 64,  0x0, { 0x63f8000,},_sym3700, "^ *(a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19),sp$", 0, 1, 1, 0, 0, 0, _sym3699_operands_operands,0,0,0, 0,0,&_sym3698,0,{}, 0,0,0,0,0,-1, },
  // exg_aX_sp    (3)
  { "exg_aX_sp", 1, 3, 29, 64,  0x0, { 0x63f8000,},_sym6031, "^ *(a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19),sp$", 0, 1, 1, 0, 0, 0, _sym6030_operands_operands,0,0,0, 0,0,&_sym6029,0,{}, 0,0,0,0,0,-1, },
};

// Instructions named 'exp'.
static struct adl_opcode _sym8206[] = {
  // exp_cc_gZ_gX    (0)
  { "exp_cc_gZ_gX", 1, 3, 29, 64,  0x0, { 0x37806800,},_sym3706, "^ *(\\.al|\\.cs|\\.lo|\\.vs|\\.hi|\\.eq|\\.clr|\\.ge|\\.gt|\\.pl|\\.mi|\\.le|\\.lt|\\.ne|\\.set|\\.ls|\\.vc|\\.cc|\\.hs|\\.nv|\\.xc|) (g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11)$", 0, 3, 3, 0, 1, 0, _sym3705_operands_operands,0,0,1, 0,0,&_sym3704,0,{}, 0,0,0,0,0,1, },
  // exp_cc_gZ_gX    (1)
  { "exp_cc_gZ_gX", 1, 3, 29, 64,  0x0, { 0x37806800,},_sym6037, "^ *(\\.al|\\.cs|\\.lo|\\.vs|\\.hi|\\.eq|\\.clr|\\.ge|\\.gt|\\.pl|\\.mi|\\.le|\\.lt|\\.ne|\\.set|\\.ls|\\.vc|\\.cc|\\.hs|\\.nv|\\.xc|) (g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11)$", 0, 3, 3, 0, 1, 0, _sym6036_operands_operands,0,0,1, 0,0,&_sym6035,0,{}, 0,0,0,0,0,1, },
  // padd_exp_vacs_exp    (2)
  { "padd_exp_vacs_exp", 1, 0, 3, 64,  0x0, { 0 },_sym3248, "$", 0, 0, 0, 0, 0, 0, 0,_sym3247,1,0, 0,0,&_sym3244,0,{}, 0,0,0,0,0,-1, },
};

// Instructions named 'expj'.
static struct adl_opcode _sym8207[] = {
  // nco_expj_vpp_expj    (0)
  { "nco_expj_vpp_expj", 1, 0, 3, 64,  0x0, { 0 },_sym3230, "$", 0, 0, 0, 0, 0, 0, 0,_sym3229,1,0, 0,0,&_sym3226,0,{}, 0,0,0,0,0,-1, },
};

// Instructions named 'fa0to1'.
static struct adl_opcode _sym8208[] = {
  // fa0to1_Iu2    (0)
  { "fa0to1_Iu2", 1, 2, 17, 64,  0x0, { 0x1c000000,},_sym911, "^ *([^},[ ]+)$", 0, 1, 1, 0, 0, 0, _sym910_operands_operands,0,0,0, 0,0,&_sym909,0,{}, 0,0,0,0,0,0, },
};

// Instructions named 'fabs'.
static struct adl_opcode _sym8209[] = {
  // fabs_gZ_gY    (0)
  { "fabs_gZ_gY", 1, 3, 29, 64,  0x0, { 0x3a80f800,},_sym3709, "^ *(\\.al|\\.cs|\\.lo|\\.vs|\\.hi|\\.eq|\\.clr|\\.ge|\\.gt|\\.pl|\\.mi|\\.le|\\.lt|\\.ne|\\.set|\\.ls|\\.vc|\\.cc|\\.hs|\\.nv|\\.xc|) (g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11)$", 0, 3, 3, 0, 1, 0, _sym3708_operands_operands,0,0,1, 0,0,&_sym3707,0,{}, 0,0,0,0,0,1, },
  // fabs_gZ_gY    (1)
  { "fabs_gZ_gY", 1, 3, 29, 64,  0x0, { 0x3a80f800,},_sym6040, "^ *(\\.al|\\.cs|\\.lo|\\.vs|\\.hi|\\.eq|\\.clr|\\.ge|\\.gt|\\.pl|\\.mi|\\.le|\\.lt|\\.ne|\\.set|\\.ls|\\.vc|\\.cc|\\.hs|\\.nv|\\.xc|) (g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11)$", 0, 3, 3, 0, 1, 0, _sym6039_operands_operands,0,0,1, 0,0,&_sym6038,0,{}, 0,0,0,0,0,1, },
};

// Instructions named 'fadd'.
static struct adl_opcode _sym8210[] = {
  // fadd_cc_gZ_gX_gY    (0)
  { "fadd_cc_gZ_gX_gY", 1, 3, 29, 64,  0x0, { 0x34040000,},_sym3712, "^ *(\\.ucc|\\.al|\\.cs|\\.lo|\\.vs|\\.hi|\\.eq|\\.clr|\\.ge|\\.gt|\\.pl|\\.mi|\\.le|\\.lt|\\.ne|\\.set|\\.ls|\\.vc|\\.cc|\\.hs|\\.nv|\\.xc|)(\\.ucc|\\.al|\\.cs|\\.lo|\\.vs|\\.hi|\\.eq|\\.clr|\\.ge|\\.gt|\\.pl|\\.mi|\\.le|\\.lt|\\.ne|\\.set|\\.ls|\\.vc|\\.cc|\\.hs|\\.nv|\\.xc|) (g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11)$", 0, 5, 5, 0, 2, 0, _sym3711_operands_operands,0,0,2, 0,0,&_sym3710,0,{}, 0,0,0,0,0,1, },
  // fadd_cc_gZ_gX_gY    (1)
  { "fadd_cc_gZ_gX_gY", 1, 3, 29, 64,  0x0, { 0x34040000,},_sym6043, "^ *(\\.ucc|\\.al|\\.cs|\\.lo|\\.vs|\\.hi|\\.eq|\\.clr|\\.ge|\\.gt|\\.pl|\\.mi|\\.le|\\.lt|\\.ne|\\.set|\\.ls|\\.vc|\\.cc|\\.hs|\\.nv|\\.xc|)(\\.ucc|\\.al|\\.cs|\\.lo|\\.vs|\\.hi|\\.eq|\\.clr|\\.ge|\\.gt|\\.pl|\\.mi|\\.le|\\.lt|\\.ne|\\.set|\\.ls|\\.vc|\\.cc|\\.hs|\\.nv|\\.xc|) (g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11)$", 0, 5, 5, 0, 2, 0, _sym6042_operands_operands,0,0,2, 0,0,&_sym6041,0,{}, 0,0,0,0,0,1, },
  // fadd_ucc_cond_gX_gY_I32    (2)
  { "fadd_ucc_cond_gX_gY_I32", 1, 7, 58, 64,  0x0, { 0x0,0x24440000,},_sym2661, "^ *(\\.ucc|\\.al|\\.cs|\\.lo|\\.vs|\\.hi|\\.eq|\\.clr|\\.ge|\\.gt|\\.pl|\\.mi|\\.le|\\.lt|\\.ne|\\.set|\\.ls|\\.vc|\\.cc|\\.hs|\\.nv|\\.xc|)(\\.ucc|\\.al|\\.cs|\\.lo|\\.vs|\\.hi|\\.eq|\\.clr|\\.ge|\\.gt|\\.pl|\\.mi|\\.le|\\.lt|\\.ne|\\.set|\\.ls|\\.vc|\\.cc|\\.hs|\\.nv|\\.xc|) (g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),([^},[ ,, ]+)$", 0, 5, 5, 0, 2, 0, _sym2660_operands_operands,0,0,2, 0,0,&_sym2659,0,{}, 0,0,0,0,0,2, },
};

// Instructions named 'fcmp'.
static struct adl_opcode _sym8211[] = {
  // fcmp_cc_gX_gY    (0)
  { "fcmp_cc_gX_gY", 1, 3, 29, 64,  0x0, { 0x35040078,},_sym3715, "^ *(\\.al|\\.cs|\\.lo|\\.vs|\\.hi|\\.eq|\\.clr|\\.ge|\\.gt|\\.pl|\\.mi|\\.le|\\.lt|\\.ne|\\.set|\\.ls|\\.vc|\\.cc|\\.hs|\\.nv|\\.xc|) (g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11)$", 0, 3, 3, 0, 1, 0, _sym3714_operands_operands,0,0,1, 0,0,&_sym3713,0,{}, 0,0,0,0,0,3, },
  // fcmp_gX_gY    (1)
  { "fcmp_gX_gY", 1, 0, 29, 64,  0x0, { 0 },_sym3720, "^ *(\\.al|\\.cs|\\.lo|\\.vs|\\.hi|\\.eq|\\.clr|\\.ge|\\.gt|\\.pl|\\.mi|\\.le|\\.lt|\\.ne|\\.set|\\.ls|\\.vc|\\.cc|\\.hs|\\.nv|\\.xc|) (g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11)$", 0, 3, 3, 0, 1, 0, _sym3718_operands_operands,_sym3719,1,1, 0,0,&_sym3716,0,{}, 0,0,0,0,0,3, },
  // fcmp_cc_gX_gY    (2)
  { "fcmp_cc_gX_gY", 1, 3, 29, 64,  0x0, { 0x35040078,},_sym6046, "^ *(\\.al|\\.cs|\\.lo|\\.vs|\\.hi|\\.eq|\\.clr|\\.ge|\\.gt|\\.pl|\\.mi|\\.le|\\.lt|\\.ne|\\.set|\\.ls|\\.vc|\\.cc|\\.hs|\\.nv|\\.xc|) (g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11)$", 0, 3, 3, 0, 1, 0, _sym6045_operands_operands,0,0,1, 0,0,&_sym6044,0,{}, 0,0,0,0,0,3, },
  // fcmp_gX_gY    (3)
  { "fcmp_gX_gY", 1, 0, 29, 64,  0x0, { 0 },_sym6051, "^ *(\\.al|\\.cs|\\.lo|\\.vs|\\.hi|\\.eq|\\.clr|\\.ge|\\.gt|\\.pl|\\.mi|\\.le|\\.lt|\\.ne|\\.set|\\.ls|\\.vc|\\.cc|\\.hs|\\.nv|\\.xc|) (g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11)$", 0, 3, 3, 0, 1, 0, _sym6049_operands_operands,_sym6050,1,1, 0,0,&_sym6047,0,{}, 0,0,0,0,0,3, },
};

// Instructions named 'fcmpd'.
static struct adl_opcode _sym8212[] = {
  // fcmpD_cc_gX_I32    (0)
  { "fcmpD_cc_gX_I32", 1, 7, 58, 64,  0x0, { 0x0,0x26440000,},_sym2664, "^ *(\\.al|\\.cs|\\.lo|\\.vs|\\.hi|\\.eq|\\.clr|\\.ge|\\.gt|\\.pl|\\.mi|\\.le|\\.lt|\\.ne|\\.set|\\.ls|\\.vc|\\.cc|\\.hs|\\.nv|\\.xc|) (g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),([^},[ , ]+)$", 0, 3, 3, 0, 1, 0, _sym2663_operands_operands,0,0,1, 0,0,&_sym2662,0,{}, 0,0,0,0,0,0, },
};

// Instructions named 'fdiv'.
static struct adl_opcode _sym8213[] = {
  // fdiv_cc_gZ_gX_gY    (0)
  { "fdiv_cc_gZ_gX_gY", 1, 3, 29, 64,  0x0, { 0x31040000,},_sym3723, "^ *(\\.al|\\.cs|\\.lo|\\.vs|\\.hi|\\.eq|\\.clr|\\.ge|\\.gt|\\.pl|\\.mi|\\.le|\\.lt|\\.ne|\\.set|\\.ls|\\.vc|\\.cc|\\.hs|\\.nv|\\.xc|) (g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11)$", 0, 4, 4, 0, 1, 0, _sym3722_operands_operands,0,0,1, 0,0,&_sym3721,0,{}, 0,0,0,0,0,1, },
  // fdiv_cc_gZ_gX_gY    (1)
  { "fdiv_cc_gZ_gX_gY", 1, 3, 29, 64,  0x0, { 0x31040000,},_sym6054, "^ *(\\.al|\\.cs|\\.lo|\\.vs|\\.hi|\\.eq|\\.clr|\\.ge|\\.gt|\\.pl|\\.mi|\\.le|\\.lt|\\.ne|\\.set|\\.ls|\\.vc|\\.cc|\\.hs|\\.nv|\\.xc|) (g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11)$", 0, 4, 4, 0, 1, 0, _sym6053_operands_operands,0,0,1, 0,0,&_sym6052,0,{}, 0,0,0,0,0,1, },
  // fdiv_gX_gY_I32    (2)
  { "fdiv_gX_gY_I32", 1, 7, 58, 64,  0x0, { 0x0,0x27440000,},_sym2667, "^ *(\\.al|\\.cs|\\.lo|\\.vs|\\.hi|\\.eq|\\.clr|\\.ge|\\.gt|\\.pl|\\.mi|\\.le|\\.lt|\\.ne|\\.set|\\.ls|\\.vc|\\.cc|\\.hs|\\.nv|\\.xc|) (g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),([^},[ ,, ]+)$", 0, 4, 4, 0, 1, 0, _sym2666_operands_operands,0,0,1, 0,0,&_sym2665,0,{}, 0,0,0,0,0,2, },
// fdiv_gX_gY_I32_fdiv_gX_I32    (3)
{ "fdiv_gX_gY_I32_fdiv_gX_I32", 1, 0, 58, 64,  0x0, { 0 },_sym2672, "^ *(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),([^},[, ]+)$", 0, 2, 2, 0, 0, 0, _sym2670_operands_operands,_sym2671,1,0, 0,0,&_sym2668,0,{}, 0,0,0,0,0,3, },
};

// Instructions named 'ff0to1'.
static struct adl_opcode _sym8214[] = {
  // ff0to1_gZ_gX    (0)
  { "ff0to1_gZ_gX", 1, 3, 29, 64,  0x0, { 0x3d600000,},_sym3726, "^ *(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11)$", 0, 2, 2, 0, 0, 0, _sym3725_operands_operands,0,0,0, 0,0,&_sym3724,0,{}, 0,0,0,0,0,-1, },
  // ff0to1_gZ_gX    (1)
  { "ff0to1_gZ_gX", 1, 3, 29, 64,  0x0, { 0x3d600000,},_sym6057, "^ *(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11)$", 0, 2, 2, 0, 0, 0, _sym6056_operands_operands,0,0,0, 0,0,&_sym6055,0,{}, 0,0,0,0,0,-1, },
};

// Instructions named 'ff1'.
static struct adl_opcode _sym8215[] = {
  // ff1_gZ_gX    (0)
  { "ff1_gZ_gX", 1, 3, 29, 64,  0x0, { 0x3d000000,},_sym3729, "^ *(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11)$", 0, 2, 2, 0, 0, 0, _sym3728_operands_operands,0,0,0, 0,0,&_sym3727,0,{}, 0,0,0,0,0,-1, },
  // ff1_gZ_gX    (1)
  { "ff1_gZ_gX", 1, 3, 29, 64,  0x0, { 0x3d000000,},_sym6060, "^ *(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11)$", 0, 2, 2, 0, 0, 0, _sym6059_operands_operands,0,0,0, 0,0,&_sym6058,0,{}, 0,0,0,0,0,-1, },
};

// Instructions named 'ff1to0'.
static struct adl_opcode _sym8216[] = {
  // ff1to0_gZ_gX    (0)
  { "ff1to0_gZ_gX", 1, 3, 29, 64,  0x0, { 0x3de00000,},_sym3732, "^ *(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11)$", 0, 2, 2, 0, 0, 0, _sym3731_operands_operands,0,0,0, 0,0,&_sym3730,0,{}, 0,0,0,0,0,-1, },
  // ff1to0_gZ_gX    (1)
  { "ff1to0_gZ_gX", 1, 3, 29, 64,  0x0, { 0x3de00000,},_sym6063, "^ *(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11)$", 0, 2, 2, 0, 0, 0, _sym6062_operands_operands,0,0,0, 0,0,&_sym6061,0,{}, 0,0,0,0,0,-1, },
};

// Instructions named 'fill.d'.
static struct adl_opcode _sym8217[] = {
  // fill_d_rV_gX    (0)
  { "fill_d_rV_gX", 1, 2, 17, 64,  0x0, { 0x4ec00000,},_sym914, "^ *\\[rV\\],(g0:g1|g1:g2|g2:g3|g3:g4|g4:g5|g5:g6|g6:g7|g7:g8|g8:g9|g9:g10|g10:g11)$", 0, 1, 1, 0, 0, 0, _sym913_operands_operands,0,0,0, 0,0,&_sym912,0,{}, 0,0,0,0,0,-1, },
};

// Instructions named 'fill.h'.
static struct adl_opcode _sym8218[] = {
  // fill_h_rV_gX    (0)
  { "fill_h_rV_gX", 1, 2, 17, 64,  0x0, { 0x4e800000,},_sym917, "^ *\\[rV\\],(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11)$", 0, 1, 1, 0, 0, 0, _sym916_operands_operands,0,0,0, 0,0,&_sym915,0,{}, 0,0,0,0,0,-1, },
};

// Instructions named 'fill.q'.
static struct adl_opcode _sym8219[] = {
  // fill_q_rV_gX    (0)
  { "fill_q_rV_gX", 1, 2, 17, 64,  0x0, { 0x4cc00000,},_sym920, "^ *\\[rV\\],(g0:g1:g2:g3|g1:g2:g3:g4|g2:g3:g4:g5|g3:g4:g5:g6|g4:g5:g6:g7|g5:g6:g7:g8|g6:g7:g8:g9|g7:g8:g9:g10|g8:g9:g10:g11)$", 0, 1, 1, 0, 0, 0, _sym919_operands_operands,0,0,0, 0,0,&_sym918,0,{}, 0,0,0,0,0,-1, },
};

// Instructions named 'fill.w'.
static struct adl_opcode _sym8220[] = {
  // fill_w_rV_gX    (0)
  { "fill_w_rV_gX", 1, 2, 17, 64,  0x0, { 0x4c800000,},_sym923, "^ *\\[rV\\],(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11)$", 0, 1, 1, 0, 0, 0, _sym922_operands_operands,0,0,0, 0,0,&_sym921,0,{}, 0,0,0,0,0,-1, },
};

// Instructions named 'fix2float'.
static struct adl_opcode _sym8221[] = {
  // fix2float_gX_gY    (0)
  { "fix2float_gX_gY", 1, 2, 17, 64,  0x0, { 0x58000000,},_sym926, "^ *(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11)$", 0, 2, 2, 0, 0, 0, _sym925_operands_operands,0,0,0, 0,0,&_sym924,0,{}, 0,0,0,0,0,-1, },
};

// Instructions named 'float2fix'.
static struct adl_opcode _sym8222[] = {
  // float2fix_gX_gY    (0)
  { "float2fix_gX_gY", 1, 2, 17, 64,  0x0, { 0x5a000000,},_sym929, "^ *(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11)$", 0, 2, 2, 0, 0, 0, _sym928_operands_operands,0,0,0, 0,0,&_sym927,0,{}, 0,0,0,0,0,-1, },
};

// Instructions named 'floathptofloatsp'.
static struct adl_opcode _sym8223[] = {
  // floathptofloatsp_gX_gY    (0)
  { "floathptofloatsp_gX_gY", 1, 2, 17, 64,  0x0, { 0x59000000,},_sym932, "^ *(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11)$", 0, 2, 2, 0, 0, 0, _sym931_operands_operands,0,0,0, 0,0,&_sym930,0,{}, 0,0,0,0,0,-1, },
};

// Instructions named 'floatsptofloathp'.
static struct adl_opcode _sym8224[] = {
  // floatsptofloathp_gX_gY    (0)
  { "floatsptofloathp_gX_gY", 1, 2, 17, 64,  0x0, { 0x5b000000,},_sym935, "^ *(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11)$", 0, 2, 2, 0, 0, 0, _sym934_operands_operands,0,0,0, 0,0,&_sym933,0,{}, 0,0,0,0,0,-1, },
};

// Instructions named 'floatsptohfix'.
static struct adl_opcode _sym8225[] = {
  // floatsptohfix_gX_gY    (0)
  { "floatsptohfix_gX_gY", 1, 2, 17, 64,  0x0, { 0x5a800000,},_sym938, "^ *(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11)$", 0, 2, 2, 0, 0, 0, _sym937_operands_operands,0,0,0, 0,0,&_sym936,0,{}, 0,0,0,0,0,-1, },
};

// Instructions named 'floatx2n'.
static struct adl_opcode _sym8226[] = {
  // floatx2n_gX_gY    (0)
  { "floatx2n_gX_gY", 1, 2, 17, 64,  0x0, { 0x50000000,},_sym941, "^ *(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11)$", 0, 2, 2, 0, 0, 0, _sym940_operands_operands,0,0,0, 0,0,&_sym939,0,{}, 0,0,0,0,0,-1, },
  // floatx2n_gX_gY_I32    (1)
  { "floatx2n_gX_gY_I32", 1, 7, 58, 64,  0x0, { 0x0,0x26000000,},_sym2680, "^ *(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),([^},[,, ]+)$", 0, 3, 3, 0, 0, 0, _sym2679_operands_operands,0,0,0, 0,0,&_sym2678,0,{}, 0,0,0,0,0,1, },
// floatx2n_gX_I32    (2)
{ "floatx2n_gX_I32", 1, 0, 58, 64,  0x0, { 0 },_sym2677, "^ *(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),([^},[, ]+)$", 0, 2, 2, 0, 0, 0, _sym2675_operands_operands,_sym2676,1,0, 0,0,&_sym2673,0,{}, 0,0,0,0,0,2, },
};

// Instructions named 'fmac'.
static struct adl_opcode _sym8227[] = {
  // fmac_cc_gZ_gX_gY    (0)
  { "fmac_cc_gZ_gX_gY", 1, 3, 29, 64,  0x0, { 0xb0840000,},_sym3735, "^ *(\\.al|\\.cs|\\.lo|\\.vs|\\.hi|\\.eq|\\.clr|\\.ge|\\.gt|\\.pl|\\.mi|\\.le|\\.lt|\\.ne|\\.set|\\.ls|\\.vc|\\.cc|\\.hs|\\.nv|\\.xc|) (g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11)$", 0, 4, 4, 0, 1, 0, _sym3734_operands_operands,0,0,1, 0,0,&_sym3733,0,{}, 0,0,0,0,0,1, },
  // fmac_cc_gZ_gX_gY    (1)
  { "fmac_cc_gZ_gX_gY", 1, 3, 29, 64,  0x0, { 0xb0840000,},_sym6066, "^ *(\\.al|\\.cs|\\.lo|\\.vs|\\.hi|\\.eq|\\.clr|\\.ge|\\.gt|\\.pl|\\.mi|\\.le|\\.lt|\\.ne|\\.set|\\.ls|\\.vc|\\.cc|\\.hs|\\.nv|\\.xc|) (g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11)$", 0, 4, 4, 0, 1, 0, _sym6065_operands_operands,0,0,1, 0,0,&_sym6064,0,{}, 0,0,0,0,0,1, },
};

// Instructions named 'fmax'.
static struct adl_opcode _sym8228[] = {
  // fmax_gZ_gX_gY    (0)
  { "fmax_gZ_gX_gY", 1, 3, 29, 64,  0x0, { 0x3b070000,},_sym3738, "^ *(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11)$", 0, 3, 3, 0, 0, 0, _sym3737_operands_operands,0,0,0, 0,0,&_sym3736,0,{}, 0,0,0,0,0,-1, },
  // fmax_gZ_gX_gY    (1)
  { "fmax_gZ_gX_gY", 1, 3, 29, 64,  0x0, { 0x3b070000,},_sym6069, "^ *(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11)$", 0, 3, 3, 0, 0, 0, _sym6068_operands_operands,0,0,0, 0,0,&_sym6067,0,{}, 0,0,0,0,0,-1, },
};

// Instructions named 'fmin'.
static struct adl_opcode _sym8229[] = {
  // fmin_gZ_gX_gY    (0)
  { "fmin_gZ_gX_gY", 1, 3, 29, 64,  0x0, { 0x3b060000,},_sym3741, "^ *(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11)$", 0, 3, 3, 0, 0, 0, _sym3740_operands_operands,0,0,0, 0,0,&_sym3739,0,{}, 0,0,0,0,0,-1, },
  // fmin_gZ_gX_gY    (1)
  { "fmin_gZ_gX_gY", 1, 3, 29, 64,  0x0, { 0x3b060000,},_sym6072, "^ *(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11)$", 0, 3, 3, 0, 0, 0, _sym6071_operands_operands,0,0,0, 0,0,&_sym6070,0,{}, 0,0,0,0,0,-1, },
};

// Instructions named 'fmul'.
static struct adl_opcode _sym8230[] = {
  // fmul_cc_gZ_gX_gY    (0)
  { "fmul_cc_gZ_gX_gY", 1, 3, 29, 64,  0x0, { 0x30040000,},_sym3744, "^ *(\\.al|\\.cs|\\.lo|\\.vs|\\.hi|\\.eq|\\.clr|\\.ge|\\.gt|\\.pl|\\.mi|\\.le|\\.lt|\\.ne|\\.set|\\.ls|\\.vc|\\.cc|\\.hs|\\.nv|\\.xc|) (g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11)$", 0, 4, 4, 0, 1, 0, _sym3743_operands_operands,0,0,1, 0,0,&_sym3742,0,{}, 0,0,0,0,0,1, },
  // fmul_cc_gZ_gX_gY    (1)
  { "fmul_cc_gZ_gX_gY", 1, 3, 29, 64,  0x0, { 0x30040000,},_sym6075, "^ *(\\.al|\\.cs|\\.lo|\\.vs|\\.hi|\\.eq|\\.clr|\\.ge|\\.gt|\\.pl|\\.mi|\\.le|\\.lt|\\.ne|\\.set|\\.ls|\\.vc|\\.cc|\\.hs|\\.nv|\\.xc|) (g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11)$", 0, 4, 4, 0, 1, 0, _sym6074_operands_operands,0,0,1, 0,0,&_sym6073,0,{}, 0,0,0,0,0,1, },
  // fmul_gX_gY_I32    (2)
  { "fmul_gX_gY_I32", 1, 7, 58, 64,  0x0, { 0x0,0x27040000,},_sym2683, "^ *(\\.al|\\.cs|\\.lo|\\.vs|\\.hi|\\.eq|\\.clr|\\.ge|\\.gt|\\.pl|\\.mi|\\.le|\\.lt|\\.ne|\\.set|\\.ls|\\.vc|\\.cc|\\.hs|\\.nv|\\.xc|) (g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),([^},[ ,, ]+)$", 0, 4, 4, 0, 1, 0, _sym2682_operands_operands,0,0,1, 0,0,&_sym2681,0,{}, 0,0,0,0,0,2, },
// fmul_gX_gY_I32_fmul_gX_I32    (3)
{ "fmul_gX_gY_I32_fmul_gX_I32", 1, 0, 58, 64,  0x0, { 0 },_sym2688, "^ *(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),([^},[, ]+)$", 0, 2, 2, 0, 0, 0, _sym2686_operands_operands,_sym2687,1,0, 0,0,&_sym2684,0,{}, 0,0,0,0,0,3, },
};

// Instructions named 'fneg'.
static struct adl_opcode _sym8231[] = {
  // fneg_cc_gZ_gX    (0)
  { "fneg_cc_gZ_gX", 1, 0, 29, 64,  0x0, { 0 },_sym3749, "^ *(\\.al|\\.cs|\\.lo|\\.vs|\\.hi|\\.eq|\\.clr|\\.ge|\\.gt|\\.pl|\\.mi|\\.le|\\.lt|\\.ne|\\.set|\\.ls|\\.vc|\\.cc|\\.hs|\\.nv|\\.xc|) (g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11)$", 0, 3, 3, 0, 1, 0, _sym3747_operands_operands,_sym3748,1,1, 0,0,&_sym3745,0,{}, 0,0,0,0,0,1, },
  // fneg_cc_gZ_gX    (1)
  { "fneg_cc_gZ_gX", 1, 0, 29, 64,  0x0, { 0 },_sym6080, "^ *(\\.al|\\.cs|\\.lo|\\.vs|\\.hi|\\.eq|\\.clr|\\.ge|\\.gt|\\.pl|\\.mi|\\.le|\\.lt|\\.ne|\\.set|\\.ls|\\.vc|\\.cc|\\.hs|\\.nv|\\.xc|) (g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11)$", 0, 3, 3, 0, 1, 0, _sym6078_operands_operands,_sym6079,1,1, 0,0,&_sym6076,0,{}, 0,0,0,0,0,1, },
};

// Instructions named 'fnop'.
static struct adl_opcode _sym8232[] = {
  // fnop    (0)
  { "fnop", 1, 8, 64, 64,  0x0, { 0x0,0x60000000,},_sym2961, "$", 0, 0, 0, 0, 0, 0, 0,0,0,0, 0,0,&_sym2959,0,{}, 0,0,0,0,0,-1, },
};

// Instructions named 'fns'.
static struct adl_opcode _sym8233[] = {
  // fns_gZ_gX    (0)
  { "fns_gZ_gX", 1, 3, 29, 64,  0x0, { 0x3d800000,},_sym3752, "^ *(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11)$", 0, 2, 2, 0, 0, 0, _sym3751_operands_operands,0,0,0, 0,0,&_sym3750,0,{}, 0,0,0,0,0,-1, },
  // fns_gZ_gX    (1)
  { "fns_gZ_gX", 1, 3, 29, 64,  0x0, { 0x3d800000,},_sym6083, "^ *(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11)$", 0, 2, 2, 0, 0, 0, _sym6082_operands_operands,0,0,0, 0,0,&_sym6081,0,{}, 0,0,0,0,0,-1, },
};

// Instructions named 'frcp'.
static struct adl_opcode _sym8234[] = {
  // frcp_cc_gZ_gX    (0)
  { "frcp_cc_gZ_gX", 1, 3, 29, 64,  0x0, { 0xb1040000,},_sym3755, "^ *(\\.al|\\.cs|\\.lo|\\.vs|\\.hi|\\.eq|\\.clr|\\.ge|\\.gt|\\.pl|\\.mi|\\.le|\\.lt|\\.ne|\\.set|\\.ls|\\.vc|\\.cc|\\.hs|\\.nv|\\.xc|) (g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11)$", 0, 3, 3, 0, 1, 0, _sym3754_operands_operands,0,0,1, 0,0,&_sym3753,0,{}, 0,0,0,0,0,1, },
  // frcp_cc_gZ_gX    (1)
  { "frcp_cc_gZ_gX", 1, 3, 29, 64,  0x0, { 0xb1040000,},_sym6086, "^ *(\\.al|\\.cs|\\.lo|\\.vs|\\.hi|\\.eq|\\.clr|\\.ge|\\.gt|\\.pl|\\.mi|\\.le|\\.lt|\\.ne|\\.set|\\.ls|\\.vc|\\.cc|\\.hs|\\.nv|\\.xc|) (g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11)$", 0, 3, 3, 0, 1, 0, _sym6085_operands_operands,0,0,1, 0,0,&_sym6084,0,{}, 0,0,0,0,0,1, },
};

// Instructions named 'fsub'.
static struct adl_opcode _sym8235[] = {
  // fsub_cc_gZ_gX_gY    (0)
  { "fsub_cc_gZ_gX_gY", 1, 3, 29, 64,  0x0, { 0x35040000,},_sym3758, "^ *(\\.ucc|\\.al|\\.cs|\\.lo|\\.vs|\\.hi|\\.eq|\\.clr|\\.ge|\\.gt|\\.pl|\\.mi|\\.le|\\.lt|\\.ne|\\.set|\\.ls|\\.vc|\\.cc|\\.hs|\\.nv|\\.xc|)(\\.ucc|\\.al|\\.cs|\\.lo|\\.vs|\\.hi|\\.eq|\\.clr|\\.ge|\\.gt|\\.pl|\\.mi|\\.le|\\.lt|\\.ne|\\.set|\\.ls|\\.vc|\\.cc|\\.hs|\\.nv|\\.xc|) (g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11)$", 0, 5, 5, 0, 2, 0, _sym3757_operands_operands,0,0,2, 0,0,&_sym3756,0,{}, 0,0,0,0,0,1, },
  // fsub_cc_gZ_gX_gY    (1)
  { "fsub_cc_gZ_gX_gY", 1, 3, 29, 64,  0x0, { 0x35040000,},_sym6089, "^ *(\\.ucc|\\.al|\\.cs|\\.lo|\\.vs|\\.hi|\\.eq|\\.clr|\\.ge|\\.gt|\\.pl|\\.mi|\\.le|\\.lt|\\.ne|\\.set|\\.ls|\\.vc|\\.cc|\\.hs|\\.nv|\\.xc|)(\\.ucc|\\.al|\\.cs|\\.lo|\\.vs|\\.hi|\\.eq|\\.clr|\\.ge|\\.gt|\\.pl|\\.mi|\\.le|\\.lt|\\.ne|\\.set|\\.ls|\\.vc|\\.cc|\\.hs|\\.nv|\\.xc|) (g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11)$", 0, 5, 5, 0, 2, 0, _sym6088_operands_operands,0,0,2, 0,0,&_sym6087,0,{}, 0,0,0,0,0,1, },
  // fsub_ucc_cond_gX_gY_I32    (2)
  { "fsub_ucc_cond_gX_gY_I32", 1, 7, 58, 64,  0x0, { 0x0,0x24840000,},_sym2691, "^ *(\\.ucc|\\.al|\\.cs|\\.lo|\\.vs|\\.hi|\\.eq|\\.clr|\\.ge|\\.gt|\\.pl|\\.mi|\\.le|\\.lt|\\.ne|\\.set|\\.ls|\\.vc|\\.cc|\\.hs|\\.nv|\\.xc|)(\\.ucc|\\.al|\\.cs|\\.lo|\\.vs|\\.hi|\\.eq|\\.clr|\\.ge|\\.gt|\\.pl|\\.mi|\\.le|\\.lt|\\.ne|\\.set|\\.ls|\\.vc|\\.cc|\\.hs|\\.nv|\\.xc|) (g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),([^},[ ,, ]+)$", 0, 5, 5, 0, 2, 0, _sym2690_operands_operands,0,0,2, 0,0,&_sym2689,0,{}, 0,0,0,0,0,2, },
};

// Instructions named 'hfixtofloatsp'.
static struct adl_opcode _sym8236[] = {
  // hfixtofloatsp_gX_gY    (0)
  { "hfixtofloatsp_gX_gY", 1, 2, 17, 64,  0x0, { 0x58800000,},_sym944, "^ *(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11)$", 0, 2, 2, 0, 0, 0, _sym943_operands_operands,0,0,0, 0,0,&_sym942,0,{}, 0,0,0,0,0,-1, },
};

// Instructions named 'int2sp'.
static struct adl_opcode _sym8237[] = {
  // int2sp_cc_gZ_gX    (0)
  { "int2sp_cc_gZ_gX", 1, 3, 29, 64,  0x0, { 0xbb000000,},_sym3761, "^ *(\\.al|\\.cs|\\.lo|\\.vs|\\.hi|\\.eq|\\.clr|\\.ge|\\.gt|\\.pl|\\.mi|\\.le|\\.lt|\\.ne|\\.set|\\.ls|\\.vc|\\.cc|\\.hs|\\.nv|\\.xc|) (g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11)$", 0, 3, 3, 0, 1, 0, _sym3760_operands_operands,0,0,1, 0,0,&_sym3759,0,{}, 0,0,0,0,0,1, },
  // int2sp_cc_gZ_gX    (1)
  { "int2sp_cc_gZ_gX", 1, 3, 29, 64,  0x0, { 0xbb000000,},_sym6092, "^ *(\\.al|\\.cs|\\.lo|\\.vs|\\.hi|\\.eq|\\.clr|\\.ge|\\.gt|\\.pl|\\.mi|\\.le|\\.lt|\\.ne|\\.set|\\.ls|\\.vc|\\.cc|\\.hs|\\.nv|\\.xc|) (g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11)$", 0, 3, 3, 0, 1, 0, _sym6091_operands_operands,0,0,1, 0,0,&_sym6090,0,{}, 0,0,0,0,0,1, },
};

// Instructions named 'jmp'.
static struct adl_opcode _sym8238[] = {
  // jmp_cc_au_gX    (0)
  { "jmp_cc_au_gX", 1, 4, 36, 64,  0x0, { 0x0,0x3e000000,},_sym1563, "^ *(\\.au_az|\\.au_naz|\\.au_ap|\\.au_an|\\.au_nap|\\.au_nan) \\[pc\\+(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11)\\]$", 0, 2, 2, 0, 1, 0, _sym1562_operands_operands,0,0,1, 0,0,&_sym1561,0,{}, 0,0,0,0,0,0, },
  // jmp_cc_pc_gX    (1)
  { "jmp_cc_pc_gX", 1, 4, 36, 64,  0x0, { 0x0,0x3c000000,},_sym1583, "^ *(\\.al|\\.cs|\\.lo|\\.vs|\\.hi|\\.eq|\\.clr|\\.ge|\\.gt|\\.pl|\\.mi|\\.le|\\.lt|\\.ne|\\.set|\\.ls|\\.vc|\\.cc|\\.hs|\\.nv|) \\[pc\\+(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11)\\]$", 0, 2, 2, 0, 1, 0, _sym1582_operands_operands,0,0,1, 0,0,&_sym1581,0,{}, 0,0,0,0,0,1, },
  // jmp_pc_gX    (2)
  { "jmp_pc_gX", 1, 0, 36, 64,  0x0, { 0 },_sym1604, "^ *\\[pc\\+(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11)\\]$", 0, 1, 1, 0, 0, 0, _sym1602_operands_operands,_sym1603,1,0, 0,0,&_sym1600,0,{}, 0,0,0,0,0,-1, },
  // jmp_au_pc_Is25_minus    (3)
  { "jmp_au_pc_Is25_minus", 1, 0, 36, 64,  0x0, { 0 },_sym1552, "^ *(\\.au_az|\\.au_naz|\\.au_ap|\\.au_an|\\.au_nap|\\.au_nan) \\[pc\\-([^},[[  ]+)\\]$", 0, 2, 2, 0, 1, 0, _sym1550_operands_operands,_sym1551,1,1, 0,0,&_sym1547,0,{}, 0,0,0,0,0,3, },
// jmp_cc_pc_Is25_minus    (4)
{ "jmp_cc_pc_Is25_minus", 1, 0, 36, 64,  0x0, { 0 },_sym1575, "^ *(\\.al|\\.cs|\\.lo|\\.vs|\\.hi|\\.eq|\\.clr|\\.ge|\\.gt|\\.pl|\\.mi|\\.le|\\.lt|\\.ne|\\.set|\\.ls|\\.vc|\\.cc|\\.hs|\\.nv|) \\[pc\\-([^},[[  ]+)\\]$", 0, 2, 2, 0, 1, 0, _sym1573_operands_operands,_sym1574,1,1, 0,0,&_sym1570,0,{}, 0,0,0,0,0,4, },
// jmp_au_pc_Is25_zero    (5)
{ "jmp_au_pc_Is25_zero", 1, 0, 36, 64,  0x0, { 0 },_sym1557, "^ *(\\.au_az|\\.au_naz|\\.au_ap|\\.au_an|\\.au_nap|\\.au_nan) \\[pc\\]$", 0, 1, 1, 0, 1, 0, _sym1555_operands_operands,_sym1556,1,1, 0,0,&_sym1553,0,{}, 0,0,0,0,0,5, },
// jmp_cc_pc_Is25_zero    (6)
{ "jmp_cc_pc_Is25_zero", 1, 0, 36, 64,  0x0, { 0 },_sym1580, "^ *(\\.al|\\.cs|\\.lo|\\.vs|\\.hi|\\.eq|\\.clr|\\.ge|\\.gt|\\.pl|\\.mi|\\.le|\\.lt|\\.ne|\\.set|\\.ls|\\.vc|\\.cc|\\.hs|\\.nv|) \\[pc\\]$", 0, 1, 1, 0, 1, 0, _sym1578_operands_operands,_sym1579,1,1, 0,0,&_sym1576,0,{}, 0,0,0,0,0,6, },
// jmp_au_pc_Is25    (7)
{ "jmp_au_pc_Is25", 1, 4, 36, 64,  0x0, { 0x0,0x36000000,},_sym1546, "^ *(\\.au_az|\\.au_naz|\\.au_ap|\\.au_an|\\.au_nap|\\.au_nan) \\[pc([+-][^},[[  ]+)?\\]$", 0, 2, 2, 0, 1, 0, _sym1545_operands_operands,0,0,1, 0,0,&_sym1544,0,{}, 0,0,0,0,0,7, },
// jmp_cc_pc_Is25    (8)
{ "jmp_cc_pc_Is25", 1, 4, 36, 64,  0x0, { 0x0,0x34000000,},_sym1569, "^ *(\\.al|\\.cs|\\.lo|\\.vs|\\.hi|\\.eq|\\.clr|\\.ge|\\.gt|\\.pl|\\.mi|\\.le|\\.lt|\\.ne|\\.set|\\.ls|\\.vc|\\.cc|\\.hs|\\.nv|) \\[pc([+-][^},[[  ]+)?\\]$", 0, 2, 2, 0, 1, 0, _sym1568_operands_operands,0,0,1, 0,0,&_sym1567,0,{}, 0,0,0,0,0,8, },
// jmp_pc_Is25_minus    (9)
{ "jmp_pc_Is25_minus", 1, 0, 36, 64,  0x0, { 0 },_sym1594, "^ *\\[pc\\-([^},[[ ]+)\\]$", 0, 1, 1, 0, 0, 0, _sym1592_operands_operands,_sym1593,1,0, 0,0,&_sym1589,0,{}, 0,0,0,0,0,9, },
// jmp_pc_Is25_plus    (10)
{ "jmp_pc_Is25_plus", 1, 0, 36, 64,  0x0, { 0 },_sym1599, "^ *\\[pc([+-][^},[[ ]+)?\\]$", 0, 1, 1, 0, 0, 0, _sym1597_operands_operands,_sym1598,1,0, 0,0,&_sym1595,0,{}, 0,0,0,0,0,10, },
// jmp_cc_gX    (11)
{ "jmp_cc_gX", 1, 4, 36, 64,  0x0, { 0x0,0x2c000000,},_sym1566, "^ *(\\.al|\\.cs|\\.lo|\\.vs|\\.hi|\\.eq|\\.clr|\\.ge|\\.gt|\\.pl|\\.mi|\\.le|\\.lt|\\.ne|\\.set|\\.ls|\\.vc|\\.cc|\\.hs|\\.nv|) (g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11)$", 0, 2, 2, 0, 1, 0, _sym1565_operands_operands,0,0,1, 0,0,&_sym1564,0,{}, 0,0,0,0,0,11, },
// jmp_au_gX    (12)
{ "jmp_au_gX", 1, 4, 36, 64,  0x0, { 0x0,0x2e000000,},_sym1543, "^ *(\\.au_az|\\.au_naz|\\.au_ap|\\.au_an|\\.au_nap|\\.au_nan) (g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11)$", 0, 2, 2, 0, 1, 0, _sym1542_operands_operands,0,0,1, 0,0,&_sym1541,0,{}, 0,0,0,0,0,12, },
// jmp_gX    (13)
{ "jmp_gX", 1, 0, 36, 64,  0x0, { 0 },_sym1588, "^ *(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11)$", 0, 1, 1, 0, 0, 0, _sym1586_operands_operands,_sym1587,1,0, 0,0,&_sym1584,0,{}, 0,0,0,0,0,-1, },
// jmp_cc_Iu25    (14)
{ "jmp_cc_Iu25", 1, 4, 36, 64,  0x0, { 0x0,0x24000000,},_sym1560, "^ *(\\.al|\\.cs|\\.lo|\\.vs|\\.hi|\\.eq|\\.clr|\\.ge|\\.gt|\\.pl|\\.mi|\\.le|\\.lt|\\.ne|\\.set|\\.ls|\\.vc|\\.cc|\\.hs|\\.nv|) ([^},[  ]+)$", 0, 2, 2, 0, 1, 0, _sym1559_operands_operands,0,0,1, 0,0,&_sym1558,0,{}, 0,0,0,0,0,14, },
// jmp_au_Iu25    (15)
{ "jmp_au_Iu25", 1, 4, 36, 64,  0x0, { 0x0,0x26000000,},_sym1540, "^ *(\\.au_az|\\.au_naz|\\.au_ap|\\.au_an|\\.au_nap|\\.au_nan) ([^},[  ]+)$", 0, 2, 2, 0, 1, 0, _sym1539_operands_operands,0,0,1, 0,0,&_sym1538,0,{}, 0,0,0,0,0,15, },
// jmp_Iu25    (16)
{ "jmp_Iu25", 1, 0, 36, 64,  0x0, { 0 },_sym1537, "^ *([^},[ ]+)$", 0, 1, 1, 0, 0, 0, _sym1535_operands_operands,_sym1536,1,0, 0,0,&_sym1533,0,{}, 0,0,0,0,0,16, },
};

// Instructions named 'jsr'.
static struct adl_opcode _sym8239[] = {
  // jsr_au_pc_gX    (0)
  { "jsr_au_pc_gX", 1, 4, 36, 64,  0x0, { 0x0,0x3a000000,},_sym1627, "^ *(\\.au_az|\\.au_naz|\\.au_ap|\\.au_an|\\.au_nap|\\.au_nan) \\[pc\\+(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11)\\]$", 0, 2, 2, 0, 1, 0, _sym1626_operands_operands,0,0,1, 0,0,&_sym1625,0,{}, 0,0,0,0,0,0, },
  // jsr_cc_pc_gX    (1)
  { "jsr_cc_pc_gX", 1, 4, 36, 64,  0x0, { 0x0,0x38000000,},_sym1650, "^ *(\\.al|\\.cs|\\.lo|\\.vs|\\.hi|\\.eq|\\.clr|\\.ge|\\.gt|\\.pl|\\.mi|\\.le|\\.lt|\\.ne|\\.set|\\.ls|\\.vc|\\.cc|\\.hs|\\.nv|) \\[pc\\+(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11)\\]$", 0, 2, 2, 0, 1, 0, _sym1649_operands_operands,0,0,1, 0,0,&_sym1648,0,{}, 0,0,0,0,0,1, },
  // jsr_au_pc_Is25_minus    (2)
  { "jsr_au_pc_Is25_minus", 1, 0, 36, 64,  0x0, { 0 },_sym1619, "^ *(\\.au_az|\\.au_naz|\\.au_ap|\\.au_an|\\.au_nap|\\.au_nan) \\[pc\\-([^},[[  ]+)\\]$", 0, 2, 2, 0, 1, 0, _sym1617_operands_operands,_sym1618,1,1, 0,0,&_sym1614,0,{}, 0,0,0,0,0,2, },
// jsr_cc_pc_Is25_minus    (3)
{ "jsr_cc_pc_Is25_minus", 1, 0, 36, 64,  0x0, { 0 },_sym1642, "^ *(\\.al|\\.cs|\\.lo|\\.vs|\\.hi|\\.eq|\\.clr|\\.ge|\\.gt|\\.pl|\\.mi|\\.le|\\.lt|\\.ne|\\.set|\\.ls|\\.vc|\\.cc|\\.hs|\\.nv|) \\[pc\\-([^},[[  ]+)\\]$", 0, 2, 2, 0, 1, 0, _sym1640_operands_operands,_sym1641,1,1, 0,0,&_sym1637,0,{}, 0,0,0,0,0,3, },
// jsr_au_pc_Is25_zero    (4)
{ "jsr_au_pc_Is25_zero", 1, 0, 36, 64,  0x0, { 0 },_sym1624, "^ *(\\.au_az|\\.au_naz|\\.au_ap|\\.au_an|\\.au_nap|\\.au_nan) \\[pc\\]$", 0, 1, 1, 0, 1, 0, _sym1622_operands_operands,_sym1623,1,1, 0,0,&_sym1620,0,{}, 0,0,0,0,0,4, },
// jsr_cc_pc_Is25_zero    (5)
{ "jsr_cc_pc_Is25_zero", 1, 0, 36, 64,  0x0, { 0 },_sym1647, "^ *(\\.al|\\.cs|\\.lo|\\.vs|\\.hi|\\.eq|\\.clr|\\.ge|\\.gt|\\.pl|\\.mi|\\.le|\\.lt|\\.ne|\\.set|\\.ls|\\.vc|\\.cc|\\.hs|\\.nv|) \\[pc\\]$", 0, 1, 1, 0, 1, 0, _sym1645_operands_operands,_sym1646,1,1, 0,0,&_sym1643,0,{}, 0,0,0,0,0,5, },
// jsr_au_pc_Is25    (6)
{ "jsr_au_pc_Is25", 1, 4, 36, 64,  0x0, { 0x0,0x32000000,},_sym1613, "^ *(\\.au_az|\\.au_naz|\\.au_ap|\\.au_an|\\.au_nap|\\.au_nan) \\[pc([+-][^},[[  ]+)?\\]$", 0, 2, 2, 0, 1, 0, _sym1612_operands_operands,0,0,1, 0,0,&_sym1611,0,{}, 0,0,0,0,0,6, },
// jsr_cc_pc_Is25    (7)
{ "jsr_cc_pc_Is25", 1, 4, 36, 64,  0x0, { 0x0,0x30000000,},_sym1636, "^ *(\\.al|\\.cs|\\.lo|\\.vs|\\.hi|\\.eq|\\.clr|\\.ge|\\.gt|\\.pl|\\.mi|\\.le|\\.lt|\\.ne|\\.set|\\.ls|\\.vc|\\.cc|\\.hs|\\.nv|) \\[pc([+-][^},[[  ]+)?\\]$", 0, 2, 2, 0, 1, 0, _sym1635_operands_operands,0,0,1, 0,0,&_sym1634,0,{}, 0,0,0,0,0,7, },
// jsr_au_gX    (8)
{ "jsr_au_gX", 1, 4, 36, 64,  0x0, { 0x0,0x2a000000,},_sym1610, "^ *(\\.au_az|\\.au_naz|\\.au_ap|\\.au_an|\\.au_nap|\\.au_nan) (g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11)$", 0, 2, 2, 0, 1, 0, _sym1609_operands_operands,0,0,1, 0,0,&_sym1608,0,{}, 0,0,0,0,0,8, },
// jsr_cc_gX    (9)
{ "jsr_cc_gX", 1, 4, 36, 64,  0x0, { 0x0,0x28000000,},_sym1633, "^ *(\\.al|\\.cs|\\.lo|\\.vs|\\.hi|\\.eq|\\.clr|\\.ge|\\.gt|\\.pl|\\.mi|\\.le|\\.lt|\\.ne|\\.set|\\.ls|\\.vc|\\.cc|\\.hs|\\.nv|) (g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11)$", 0, 2, 2, 0, 1, 0, _sym1632_operands_operands,0,0,1, 0,0,&_sym1631,0,{}, 0,0,0,0,0,9, },
// jsr_au_Iu25    (10)
{ "jsr_au_Iu25", 1, 4, 36, 64,  0x0, { 0x0,0x22000000,},_sym1607, "^ *(\\.au_az|\\.au_naz|\\.au_ap|\\.au_an|\\.au_nap|\\.au_nan) ([^},[  ]+)$", 0, 2, 2, 0, 1, 0, _sym1606_operands_operands,0,0,1, 0,0,&_sym1605,0,{}, 0,0,0,0,0,10, },
// jsr_cc_Iu25    (11)
{ "jsr_cc_Iu25", 1, 4, 36, 64,  0x0, { 0x0,0x20000000,},_sym1630, "^ *(\\.al|\\.cs|\\.lo|\\.vs|\\.hi|\\.eq|\\.clr|\\.ge|\\.gt|\\.pl|\\.mi|\\.le|\\.lt|\\.ne|\\.set|\\.ls|\\.vc|\\.cc|\\.hs|\\.nv|) ([^},[  ]+)$", 0, 2, 2, 0, 1, 0, _sym1629_operands_operands,0,0,1, 0,0,&_sym1628,0,{}, 0,0,0,0,0,11, },
};

// Instructions named 'ld'.
static struct adl_opcode _sym8240[] = {
  // ld_line_agX_is9_Line0_wide_imm    (0)
  { "ld_line_agX_is9_Line0_wide_imm", 1, 0, 19, 64,  0x0, { 0 },_sym586, "^ *\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\]([+-][^},[[ ]+)?$", 0, 2, 2, 0, 0, 0, _sym584_operands_operands,_sym585,1,0, 0,0,&_sym582,0,{}, 0,0,0,0,0,57, },
// ld_line_agX_is9_Line1_wide_imm    (1)
{ "ld_line_agX_is9_Line1_wide_imm", 1, 0, 19, 64,  0x0, { 0 },_sym592, "^ *\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\]([+-][^},[[ ]+)?$", 0, 2, 2, 0, 0, 0, _sym590_operands_operands,_sym591,1,0, 0,0,&_sym588,0,{}, 0,0,0,0,0,1, },
// ld_Rx_normal_opVld    (2)
{ "ld_Rx_normal_opVld", 1, 0, 7, 64,  0x0, { 0 },_sym3035, "^ *(R0|R1|R2|R3|R4|R5|R6|R7)$", 0, 1, 1, 0, 0, 0, _sym3033_operands_operands,_sym3034,1,0, 0,0,&_sym3031,0,{}, 0,0,0,0,0,-1, },
// ld_br_agX_agY_ld    (3)
{ "ld_br_agX_agY_ld", 1, 0, 19, 64,  0x0, { 0 },_sym577, "^ *(\\.br|) \\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\](\\+|\\-)(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)$", 0, 4, 4, 0, 0, 0, _sym575_operands_operands,_sym576,1,0, 0,0,&_sym573,0,{}, 0,0,0,0,0,3, },
// ldB_Rx_opB    (4)
{ "ldB_Rx_opB", 1, 0, 17, 64,  0x0, { 0 },_sym953, "^ *(R0|R1|R2|R3|R4|R5|R6|R7)$", 0, 1, 1, 0, 0, 0, _sym951_operands_operands,_sym952,1,0, 0,0,&_sym949,0,{}, 0,0,0,0,0,-1, },
// ldA_line_agX_is9_wide_imm_ld    (5)
{ "ldA_line_agX_is9_wide_imm_ld", 1, 0, 19, 64,  0x0, { 0 },_sym548, "^ *\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\]([+-][^},[[ ]+)?$", 0, 2, 2, 0, 0, 0, _sym546_operands_operands,_sym547,1,0, 0,0,&_sym542,0,{}, 0,0,0,0,0,57, },
// ldS_GX_agY_Is9_line0_wide_imm_ld    (6)
{ "ldS_GX_agY_Is9_line0_wide_imm_ld", 1, 0, 29, 64,  0x0, { 0 },_sym6116, "^ *(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)([+-][^},[[, ]+)?\\]$", 0, 3, 3, 0, 0, 0, _sym6114_operands_operands,_sym6115,1,0, 0,0,&_sym6112,0,{}, 0,0,0,0,0,54, },
// ldS_GX_agY_Is9_line0_wide_imm_ld    (7)
{ "ldS_GX_agY_Is9_line0_wide_imm_ld", 1, 0, 29, 64,  0x0, { 0 },_sym3785, "^ *(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)([+-][^},[[, ]+)?\\]$", 0, 3, 3, 0, 0, 0, _sym3783_operands_operands,_sym3784,1,0, 0,0,&_sym3781,0,{}, 0,0,0,0,0,54, },
// ldS_GX_agY_Is9_line1_wide_imm_ld    (8)
{ "ldS_GX_agY_Is9_line1_wide_imm_ld", 1, 0, 29, 64,  0x0, { 0 },_sym6122, "^ *(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)([+-][^},[[, ]+)?\\]$", 0, 3, 3, 0, 0, 0, _sym6120_operands_operands,_sym6121,1,0, 0,0,&_sym6118,0,{}, 0,0,0,0,0,9, },
// ldS_GX_agY_Is9_line1_wide_imm_ld    (9)
{ "ldS_GX_agY_Is9_line1_wide_imm_ld", 1, 0, 29, 64,  0x0, { 0 },_sym3791, "^ *(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)([+-][^},[[, ]+)?\\]$", 0, 3, 3, 0, 0, 0, _sym3789_operands_operands,_sym3790,1,0, 0,0,&_sym3787,0,{}, 0,0,0,0,0,9, },
// ld_H_agY_Is9    (10)
{ "ld_H_agY_Is9", 1, 0, 29, 64,  0x0, { 0 },_sym6258, "^ *H,\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)([+-][^},[[, ]+)?\\]$", 0, 2, 2, 0, 0, 0, _sym6256_operands_operands,_sym6257,1,0, 0,0,&_sym6254,0,{}, 0,0,0,0,0,13, },
// ld_h_agY_Is9    (11)
{ "ld_h_agY_Is9", 1, 3, 29, 64,  0x0, { 0x4000060,},_sym3985, "^ *h,\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)([+-][^},[[, ]+)?\\]$", 0, 2, 2, 0, 0, 0, _sym3984_operands_operands,0,0,0, 0,0,&_sym3983,0,{}, 0,0,0,0,0,12, },
// ld_h_agY_Is9    (12)
{ "ld_h_agY_Is9", 1, 3, 29, 64,  0x0, { 0x4000060,},_sym6316, "^ *h,\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)([+-][^},[[, ]+)?\\]$", 0, 2, 2, 0, 0, 0, _sym6315_operands_operands,0,0,0, 0,0,&_sym6314,0,{}, 0,0,0,0,0,12, },
// ld_H_agY_Is9    (13)
{ "ld_H_agY_Is9", 1, 0, 29, 64,  0x0, { 0 },_sym3927, "^ *H,\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)([+-][^},[[, ]+)?\\]$", 0, 2, 2, 0, 0, 0, _sym3925_operands_operands,_sym3926,1,0, 0,0,&_sym3923,0,{}, 0,0,0,0,0,13, },
// ld_h_sp_Is10    (14)
{ "ld_h_sp_Is10", 1, 3, 29, 64,  0x0, { 0x2000060,},_sym6324, "^ *h,\\[sp([+-][^},[[, ]+)?\\]$", 0, 1, 1, 0, 0, 0, _sym6323_operands_operands,0,0,0, 0,0,&_sym6322,0,{}, 0,0,0,0,0,17, },
// ld_H_sp_Is10    (15)
{ "ld_H_sp_Is10", 1, 0, 29, 64,  0x0, { 0 },_sym6268, "^ *H,\\[sp([+-][^},[[, ]+)?\\]$", 0, 1, 1, 0, 0, 0, _sym6266_operands_operands,_sym6267,1,0, 0,0,&_sym6264,0,{}, 0,0,0,0,0,16, },
// ld_H_sp_Is10    (16)
{ "ld_H_sp_Is10", 1, 0, 29, 64,  0x0, { 0 },_sym3937, "^ *H,\\[sp([+-][^},[[, ]+)?\\]$", 0, 1, 1, 0, 0, 0, _sym3935_operands_operands,_sym3936,1,0, 0,0,&_sym3933,0,{}, 0,0,0,0,0,16, },
// ld_h_sp_Is10    (17)
{ "ld_h_sp_Is10", 1, 3, 29, 64,  0x0, { 0x2000060,},_sym3993, "^ *h,\\[sp([+-][^},[[, ]+)?\\]$", 0, 1, 1, 0, 0, 0, _sym3992_operands_operands,0,0,0, 0,0,&_sym3991,0,{}, 0,0,0,0,0,17, },
// ldS_GX_agY_u_Is9_line0_wide_imm_ld    (18)
{ "ldS_GX_agY_u_Is9_line0_wide_imm_ld", 1, 0, 29, 64,  0x0, { 0 },_sym3827, "^ *(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\]([+-][^},[[, ]+)?$", 0, 3, 3, 0, 0, 0, _sym3825_operands_operands,_sym3826,1,0, 0,0,&_sym3823,0,{}, 0,0,0,0,0,56, },
// ldS_GX_agY_u_Is9_line0_wide_imm_ld    (19)
{ "ldS_GX_agY_u_Is9_line0_wide_imm_ld", 1, 0, 29, 64,  0x0, { 0 },_sym6158, "^ *(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\]([+-][^},[[, ]+)?$", 0, 3, 3, 0, 0, 0, _sym6156_operands_operands,_sym6157,1,0, 0,0,&_sym6154,0,{}, 0,0,0,0,0,56, },
// ldS_GX_agY_u_Is9_line1_wide_imm_ld    (20)
{ "ldS_GX_agY_u_Is9_line1_wide_imm_ld", 1, 0, 29, 64,  0x0, { 0 },_sym6164, "^ *(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\]([+-][^},[[, ]+)?$", 0, 3, 3, 0, 0, 0, _sym6162_operands_operands,_sym6163,1,0, 0,0,&_sym6160,0,{}, 0,0,0,0,0,21, },
// ldS_GX_agY_u_Is9_line1_wide_imm_ld    (21)
{ "ldS_GX_agY_u_Is9_line1_wide_imm_ld", 1, 0, 29, 64,  0x0, { 0 },_sym3833, "^ *(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\]([+-][^},[[, ]+)?$", 0, 3, 3, 0, 0, 0, _sym3831_operands_operands,_sym3832,1,0, 0,0,&_sym3829,0,{}, 0,0,0,0,0,21, },
// ld_u_gZ_agX_u_agY_minus    (22)
{ "ld_u_gZ_agX_u_agY_minus", 1, 0, 29, 64,  0x0, { 0 },_sym6410, "^ *(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\]\\-(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)$", 0, 3, 3, 0, 0, 0, _sym6408_operands_operands,_sym6409,1,0, 0,0,&_sym6406,0,{}, 0,0,0,0,0,-1, },
// ld_u_gZ_agX_u_agY_plus    (23)
{ "ld_u_gZ_agX_u_agY_plus", 1, 0, 29, 64,  0x0, { 0 },_sym4084, "^ *(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\]\\+(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)$", 0, 3, 3, 0, 0, 0, _sym4082_operands_operands,_sym4083,1,0, 0,0,&_sym4080,0,{}, 0,0,0,0,0,-1, },
// ld_u_gZ_agX_u_agY_minus    (24)
{ "ld_u_gZ_agX_u_agY_minus", 1, 0, 29, 64,  0x0, { 0 },_sym4079, "^ *(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\]\\-(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)$", 0, 3, 3, 0, 0, 0, _sym4077_operands_operands,_sym4078,1,0, 0,0,&_sym4075,0,{}, 0,0,0,0,0,-1, },
// ld_gZ_agX_agY_plus    (25)
{ "ld_gZ_agX_agY_plus", 1, 0, 29, 64,  0x0, { 0 },_sym6297, "^ *(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\+(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\]$", 0, 3, 3, 0, 0, 0, _sym6295_operands_operands,_sym6296,1,0, 0,0,&_sym6293,0,{}, 0,0,0,0,0,-1, },
// ld_u_gZ_agX_u_agY_plus    (26)
{ "ld_u_gZ_agX_u_agY_plus", 1, 0, 29, 64,  0x0, { 0 },_sym6415, "^ *(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\]\\+(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)$", 0, 3, 3, 0, 0, 0, _sym6413_operands_operands,_sym6414,1,0, 0,0,&_sym6411,0,{}, 0,0,0,0,0,-1, },
// ld_gZ_agX_agY_plus    (27)
{ "ld_gZ_agX_agY_plus", 1, 0, 29, 64,  0x0, { 0 },_sym3966, "^ *(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\+(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\]$", 0, 3, 3, 0, 0, 0, _sym3964_operands_operands,_sym3965,1,0, 0,0,&_sym3962,0,{}, 0,0,0,0,0,-1, },
// ld_gZ_agX_agY_minus    (28)
{ "ld_gZ_agX_agY_minus", 1, 0, 29, 64,  0x0, { 0 },_sym3961, "^ *(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\-(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\]$", 0, 3, 3, 0, 0, 0, _sym3959_operands_operands,_sym3960,1,0, 0,0,&_sym3957,0,{}, 0,0,0,0,0,-1, },
// ld_gZ_agX_agY_minus    (29)
{ "ld_gZ_agX_agY_minus", 1, 0, 29, 64,  0x0, { 0 },_sym6292, "^ *(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\-(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\]$", 0, 3, 3, 0, 0, 0, _sym6290_operands_operands,_sym6291,1,0, 0,0,&_sym6288,0,{}, 0,0,0,0,0,-1, },
// ld_H_agX_agY_minus    (30)
{ "ld_H_agX_agY_minus", 1, 0, 29, 64,  0x0, { 0 },_sym6248, "^ *H,\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\-(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\]$", 0, 2, 2, 0, 0, 0, _sym6246_operands_operands,_sym6247,1,0, 0,0,&_sym6244,0,{}, 0,0,0,0,0,-1, },
// ld_H_agX_agY_plus    (31)
{ "ld_H_agX_agY_plus", 1, 0, 29, 64,  0x0, { 0 },_sym6253, "^ *H,\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\+(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\]$", 0, 2, 2, 0, 0, 0, _sym6251_operands_operands,_sym6252,1,0, 0,0,&_sym6249,0,{}, 0,0,0,0,0,-1, },
// ld_h_agX_agY_minus    (32)
{ "ld_h_agX_agY_minus", 1, 0, 29, 64,  0x0, { 0 },_sym6308, "^ *h,\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\-(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\]$", 0, 2, 2, 0, 0, 0, _sym6306_operands_operands,_sym6307,1,0, 0,0,&_sym6304,0,{}, 0,0,0,0,0,-1, },
// ld_h_agX_agY_plus    (33)
{ "ld_h_agX_agY_plus", 1, 0, 29, 64,  0x0, { 0 },_sym6313, "^ *h,\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\+(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\]$", 0, 2, 2, 0, 0, 0, _sym6311_operands_operands,_sym6312,1,0, 0,0,&_sym6309,0,{}, 0,0,0,0,0,-1, },
// ld_u_h_agX_u_agY_plus    (34)
{ "ld_u_h_agX_u_agY_plus", 1, 0, 29, 64,  0x0, { 0 },_sym4110, "^ *h,\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\]\\+(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)$", 0, 2, 2, 0, 0, 0, _sym4108_operands_operands,_sym4109,1,0, 0,0,&_sym4106,0,{}, 0,0,0,0,0,-1, },
// ld_u_h_agX_u_agY_minus    (35)
{ "ld_u_h_agX_u_agY_minus", 1, 0, 29, 64,  0x0, { 0 },_sym4105, "^ *h,\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\]\\-(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)$", 0, 2, 2, 0, 0, 0, _sym4103_operands_operands,_sym4104,1,0, 0,0,&_sym4101,0,{}, 0,0,0,0,0,-1, },
// ld_u_H_agX_u_agY_minus    (36)
{ "ld_u_H_agX_u_agY_minus", 1, 0, 29, 64,  0x0, { 0 },_sym6344, "^ *H,\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\]\\-(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)$", 0, 2, 2, 0, 0, 0, _sym6342_operands_operands,_sym6343,1,0, 0,0,&_sym6340,0,{}, 0,0,0,0,0,-1, },
// ld_u_H_agX_u_agY_plus    (37)
{ "ld_u_H_agX_u_agY_plus", 1, 0, 29, 64,  0x0, { 0 },_sym4018, "^ *H,\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\]\\+(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)$", 0, 2, 2, 0, 0, 0, _sym4016_operands_operands,_sym4017,1,0, 0,0,&_sym4014,0,{}, 0,0,0,0,0,-1, },
// ld_u_H_agX_u_agY_minus    (38)
{ "ld_u_H_agX_u_agY_minus", 1, 0, 29, 64,  0x0, { 0 },_sym4013, "^ *H,\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\]\\-(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)$", 0, 2, 2, 0, 0, 0, _sym4011_operands_operands,_sym4012,1,0, 0,0,&_sym4009,0,{}, 0,0,0,0,0,-1, },
// ld_h_agX_agY_plus    (39)
{ "ld_h_agX_agY_plus", 1, 0, 29, 64,  0x0, { 0 },_sym3982, "^ *h,\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\+(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\]$", 0, 2, 2, 0, 0, 0, _sym3980_operands_operands,_sym3981,1,0, 0,0,&_sym3978,0,{}, 0,0,0,0,0,-1, },
// ld_h_agX_agY_minus    (40)
{ "ld_h_agX_agY_minus", 1, 0, 29, 64,  0x0, { 0 },_sym3977, "^ *h,\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\-(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\]$", 0, 2, 2, 0, 0, 0, _sym3975_operands_operands,_sym3976,1,0, 0,0,&_sym3973,0,{}, 0,0,0,0,0,-1, },
// ld_u_H_agX_u_agY_plus    (41)
{ "ld_u_H_agX_u_agY_plus", 1, 0, 29, 64,  0x0, { 0 },_sym6349, "^ *H,\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\]\\+(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)$", 0, 2, 2, 0, 0, 0, _sym6347_operands_operands,_sym6348,1,0, 0,0,&_sym6345,0,{}, 0,0,0,0,0,-1, },
// ld_H_agX_agY_plus    (42)
{ "ld_H_agX_agY_plus", 1, 0, 29, 64,  0x0, { 0 },_sym3922, "^ *H,\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\+(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\]$", 0, 2, 2, 0, 0, 0, _sym3920_operands_operands,_sym3921,1,0, 0,0,&_sym3918,0,{}, 0,0,0,0,0,-1, },
// ld_H_agX_agY_minus    (43)
{ "ld_H_agX_agY_minus", 1, 0, 29, 64,  0x0, { 0 },_sym3917, "^ *H,\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\-(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\]$", 0, 2, 2, 0, 0, 0, _sym3915_operands_operands,_sym3916,1,0, 0,0,&_sym3913,0,{}, 0,0,0,0,0,-1, },
// ld_u_h_agX_u_agY_minus    (44)
{ "ld_u_h_agX_u_agY_minus", 1, 0, 29, 64,  0x0, { 0 },_sym6436, "^ *h,\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\]\\-(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)$", 0, 2, 2, 0, 0, 0, _sym6434_operands_operands,_sym6435,1,0, 0,0,&_sym6432,0,{}, 0,0,0,0,0,-1, },
// ld_u_h_agX_u_agY_plus    (45)
{ "ld_u_h_agX_u_agY_plus", 1, 0, 29, 64,  0x0, { 0 },_sym6441, "^ *h,\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\]\\+(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)$", 0, 2, 2, 0, 0, 0, _sym6439_operands_operands,_sym6440,1,0, 0,0,&_sym6437,0,{}, 0,0,0,0,0,-1, },
// ld_u_H_agY_u_Is9    (46)
{ "ld_u_H_agY_u_Is9", 1, 0, 29, 64,  0x0, { 0 },_sym6364, "^ *H,\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\]([+-][^},[[, ]+)?$", 0, 2, 2, 0, 0, 0, _sym6362_operands_operands,_sym6363,1,0, 0,0,&_sym6360,0,{}, 0,0,0,0,0,49, },
// ld_u_h_agY_u_Is9    (47)
{ "ld_u_h_agY_u_Is9", 1, 3, 29, 64,  0x0, { 0x4600060,},_sym6452, "^ *h,\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\]([+-][^},[[, ]+)?$", 0, 2, 2, 0, 0, 0, _sym6451_operands_operands,0,0,0, 0,0,&_sym6450,0,{}, 0,0,0,0,0,48, },
// ld_u_h_agY_u_Is9    (48)
{ "ld_u_h_agY_u_Is9", 1, 3, 29, 64,  0x0, { 0x4600060,},_sym4121, "^ *h,\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\]([+-][^},[[, ]+)?$", 0, 2, 2, 0, 0, 0, _sym4120_operands_operands,0,0,0, 0,0,&_sym4119,0,{}, 0,0,0,0,0,48, },
// ld_u_H_agY_u_Is9    (49)
{ "ld_u_H_agY_u_Is9", 1, 0, 29, 64,  0x0, { 0 },_sym4033, "^ *H,\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\]([+-][^},[[, ]+)?$", 0, 2, 2, 0, 0, 0, _sym4031_operands_operands,_sym4032,1,0, 0,0,&_sym4029,0,{}, 0,0,0,0,0,49, },
// ld_h_Iu19_LO    (50)
{ "ld_h_Iu19_LO", 1, 3, 29, 64,  0x0, { 0x40000060,},_sym6300, "^ *h,([^},[, ]+)$", 0, 1, 1, 0, 0, 0, _sym6299_operands_operands,0,0,0, 0,0,&_sym6298,0,{}, 0,0,0,0,0,52, },
// ld_H_Iu19_LO    (51)
{ "ld_H_Iu19_LO", 1, 0, 29, 64,  0x0, { 0 },_sym6243, "^ *H,([^},[, ]+)$", 0, 1, 1, 0, 0, 0, _sym6241_operands_operands,_sym6242,1,0, 0,0,&_sym6239,0,{}, 0,0,0,0,0,53, },
// ld_h_Iu19_HI    (52)
{ "ld_h_Iu19_HI", 1, 3, 29, 64,  0x0, { 0x40000060,},_sym3969, "^ *h,([^},[, ]+)$", 0, 1, 1, 0, 0, 0, _sym3968_operands_operands,0,0,0, 0,0,&_sym3967,0,{}, 0,0,0,0,0,52, },
// ld_H_Iu19_HI    (53)
{ "ld_H_Iu19_HI", 1, 0, 29, 64,  0x0, { 0 },_sym3912, "^ *H,([^},[, ]+)$", 0, 1, 1, 0, 0, 0, _sym3910_operands_operands,_sym3911,1,0, 0,0,&_sym3908,0,{}, 0,0,0,0,0,53, },
// ld_gY_agXIs18    (54)
{ "ld_gY_agXIs18", 1, 0, 36, 64,  0x0, { 0 },_sym1720, "^ *(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)([+-][^},[[, ]+)?\\]$", 0, 3, 3, 0, 0, 0, _sym1718_operands_operands,_sym1719,1,0, 0,0,&_sym1716,0,{}, 0,0,0,0,0,54, },
// ld_agY_spIs21    (55)
{ "ld_agY_spIs21", 1, 0, 36, 64,  0x0, { 0 },_sym1709, "^ *(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19),\\[sp([+-][^},[[, ]+)?\\]$", 0, 2, 2, 0, 0, 0, _sym1707_operands_operands,_sym1708,1,0, 0,0,&_sym1705,0,{}, 0,0,0,0,0,55, },
// ld_gY_agX_Is18    (56)
{ "ld_gY_agX_Is18", 1, 0, 36, 64,  0x0, { 0 },_sym1731, "^ *(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\]([+-][^},[[, ]+)?$", 0, 3, 3, 0, 0, 0, _sym1729_operands_operands,_sym1730,1,0, 0,0,&_sym1727,0,{}, 0,0,0,0,0,56, },
// ld_agX_Is18    (57)
{ "ld_agX_Is18", 1, 0, 36, 64,  0x0, { 0 },_sym1703, "^ *\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\]([+-][^},[[ ]+)?$", 0, 2, 2, 0, 0, 0, _sym1701_operands_operands,_sym1702,1,0, 0,0,&_sym1699,0,{}, 0,0,0,0,0,57, },
// ldw_gX_Iu22_ld    (58)
{ "ldw_gX_Iu22_ld", 1, 0, 58, 64,  0x0, { 0 },_sym2729, "^ *(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),([^},[, ]+)$", 0, 2, 2, 0, 0, 0, _sym2727_operands_operands,_sym2728,1,0, 0,0,&_sym2725,0,{}, 0,0,0,0,0,58, },
};

// Instructions named 'ld.2scomp'.
static struct adl_opcode _sym8241[] = {
  // ld_2scomp_Rx    (0)
  { "ld_2scomp_Rx", 1, 1, 7, 64,  0x0, { 0xd0000000,},_sym3005, "^ *(R0|R1|R2|R3|R4|R5|R6|R7)$", 0, 1, 1, 0, 0, 0, _sym3004_operands_operands,0,0,0, 0,0,&_sym3003,0,{}, 0,0,0,0,0,-1, },
};

// Instructions named 'ld.el_rev'.
static struct adl_opcode _sym8242[] = {
  // ld_el_rev    (0)
  { "ld_el_rev", 1, 1, 7, 64,  0x0, { 0xe0000000,},_sym3044, "^ *(R0|R1|R2|R3|R4|R5|R6|R7)$", 0, 1, 1, 0, 0, 0, _sym3043_operands_operands,0,0,0, 0,0,&_sym3042,0,{}, 0,0,0,0,0,-1, },
};

// Instructions named 'ld.h2h'.
static struct adl_opcode _sym8243[] = {
  // ld_Rx_h2h    (0)
  { "ld_Rx_h2h", 1, 1, 7, 64,  0x0, { 0x30000000,},_sym3008, "^ *(R0|R1|R2|R3|R4|R5|R6|R7)$", 0, 1, 1, 0, 0, 0, _sym3007_operands_operands,0,0,0, 0,0,&_sym3006,0,{}, 0,0,0,0,0,-1, },
};

// Instructions named 'ld.h2l'.
static struct adl_opcode _sym8244[] = {
  // ld_Rx_h2l    (0)
  { "ld_Rx_h2l", 1, 1, 7, 64,  0x0, { 0x60000000,},_sym3011, "^ *(R0|R1|R2|R3|R4|R5|R6|R7)$", 0, 1, 1, 0, 0, 0, _sym3010_operands_operands,0,0,0, 0,0,&_sym3009,0,{}, 0,0,0,0,0,-1, },
};

// Instructions named 'ld.h2l_l2h'.
static struct adl_opcode _sym8245[] = {
  // ld_Rx_h2l_l2h    (0)
  { "ld_Rx_h2l_l2h", 1, 1, 7, 64,  0x0, { 0x40000000,},_sym3014, "^ *(R0|R1|R2|R3|R4|R5|R6|R7)$", 0, 1, 1, 0, 0, 0, _sym3013_operands_operands,0,0,0, 0,0,&_sym3012,0,{}, 0,0,0,0,0,-1, },
};

// Instructions named 'ld.l2h'.
static struct adl_opcode _sym8246[] = {
  // ld_Rx_l2h    (0)
  { "ld_Rx_l2h", 1, 1, 7, 64,  0x0, { 0x70000000,},_sym3017, "^ *(R0|R1|R2|R3|R4|R5|R6|R7)$", 0, 1, 1, 0, 0, 0, _sym3016_operands_operands,0,0,0, 0,0,&_sym3015,0,{}, 0,0,0,0,0,-1, },
};

// Instructions named 'ld.l2h_h2l'.
static struct adl_opcode _sym8247[] = {
  // ld_Rx_l2h_h2l    (0)
  { "ld_Rx_l2h_h2l", 1, 1, 7, 64,  0x0, { 0x50000000,},_sym3020, "^ *(R0|R1|R2|R3|R4|R5|R6|R7)$", 0, 1, 1, 0, 0, 0, _sym3019_operands_operands,0,0,0, 0,0,&_sym3018,0,{}, 0,0,0,0,0,-1, },
};

// Instructions named 'ld.l2l'.
static struct adl_opcode _sym8248[] = {
  // ld_Rx_l2l    (0)
  { "ld_Rx_l2l", 1, 1, 7, 64,  0x0, { 0x20000000,},_sym3023, "^ *(R0|R1|R2|R3|R4|R5|R6|R7)$", 0, 1, 1, 0, 0, 0, _sym3022_operands_operands,0,0,0, 0,0,&_sym3021,0,{}, 0,0,0,0,0,-1, },
};

// Instructions named 'ld.laddr'.
static struct adl_opcode _sym8249[] = {
  // ldA_line_agX_is9_ld_line1    (0)
  { "ldA_line_agX_is9_ld_line1", 1, 0, 19, 64,  0x0, { 0 },_sym528, "^ *\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\]([+-][^},[[ ]+)?$", 0, 2, 2, 0, 0, 0, _sym526_operands_operands,_sym527,1,0, 0,0,&_sym524,0,{}, 0,0,0,0,0,0, },
// ldS_GX_agY_Is9_ld_line    (1)
{ "ldS_GX_agY_Is9_ld_line", 1, 0, 29, 64,  0x0, { 0 },_sym3774, "^ *(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)([+-][^},[[, ]+)?\\]$", 0, 3, 3, 0, 0, 0, _sym3772_operands_operands,_sym3773,1,0, 0,0,&_sym3770,0,{}, 0,0,0,0,0,2, },
// ldS_GX_agY_Is9_ld_line    (2)
{ "ldS_GX_agY_Is9_ld_line", 1, 0, 29, 64,  0x0, { 0 },_sym6105, "^ *(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)([+-][^},[[, ]+)?\\]$", 0, 3, 3, 0, 0, 0, _sym6103_operands_operands,_sym6104,1,0, 0,0,&_sym6101,0,{}, 0,0,0,0,0,2, },
// ldS_GX_agY_u_Is9_ld_line    (3)
{ "ldS_GX_agY_u_Is9_ld_line", 1, 0, 29, 64,  0x0, { 0 },_sym3816, "^ *(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\]([+-][^},[[, ]+)?$", 0, 3, 3, 0, 0, 0, _sym3814_operands_operands,_sym3815,1,0, 0,0,&_sym3812,0,{}, 0,0,0,0,0,4, },
// ldS_GX_agY_u_Is9_ld_line    (4)
{ "ldS_GX_agY_u_Is9_ld_line", 1, 0, 29, 64,  0x0, { 0 },_sym6147, "^ *(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\]([+-][^},[[, ]+)?$", 0, 3, 3, 0, 0, 0, _sym6145_operands_operands,_sym6146,1,0, 0,0,&_sym6143,0,{}, 0,0,0,0,0,4, },
};

// Instructions named 'ld.laddr.u'.
static struct adl_opcode _sym8250[] = {
  // ldS_u_GX_agY_Is9_ld_line    (0)
  { "ldS_u_GX_agY_Is9_ld_line", 1, 0, 29, 64,  0x0, { 0 },_sym3866, "^ *(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)([+-][^},[[, ]+)?\\]$", 0, 3, 3, 0, 0, 0, _sym3864_operands_operands,_sym3865,1,0, 0,0,&_sym3862,0,{}, 0,0,0,0,0,1, },
// ldS_u_GX_agY_Is9_ld_line    (1)
{ "ldS_u_GX_agY_Is9_ld_line", 1, 0, 29, 64,  0x0, { 0 },_sym6197, "^ *(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)([+-][^},[[, ]+)?\\]$", 0, 3, 3, 0, 0, 0, _sym6195_operands_operands,_sym6196,1,0, 0,0,&_sym6193,0,{}, 0,0,0,0,0,1, },
};

// Instructions named 'ld.normal'.
static struct adl_opcode _sym8251[] = {
  // ld_Rx_normal    (0)
  { "ld_Rx_normal", 1, 1, 7, 64,  0x0, { 0x10000000,},_sym3029, "^ *(R0|R1|R2|R3|R4|R5|R6|R7)$", 0, 1, 1, 0, 0, 0, _sym3028_operands_operands,0,0,0, 0,0,&_sym3027,0,{}, 0,0,0,0,0,-1, },
};

// Instructions named 'ld.qam'.
static struct adl_opcode _sym8252[] = {
  // ld_qam_Rx    (0)
  { "ld_qam_Rx", 1, 1, 7, 64,  0x0, { 0xb0000000,},_sym3047, "^ *(R0|R1|R2|R3|R4|R5|R6|R7)$", 0, 1, 1, 0, 0, 0, _sym3046_operands_operands,0,0,0, 0,0,&_sym3045,0,{}, 0,0,0,0,0,-1, },
};

// Instructions named 'ld.replace_h'.
static struct adl_opcode _sym8253[] = {
  // ld_Rx_replace_h    (0)
  { "ld_Rx_replace_h", 1, 1, 7, 64,  0x0, { 0x80000000,},_sym3038, "^ *(R0|R1|R2|R3|R4|R5|R6|R7)$", 0, 1, 1, 0, 0, 0, _sym3037_operands_operands,0,0,0, 0,0,&_sym3036,0,{}, 0,0,0,0,0,-1, },
};

// Instructions named 'ld.replace_l'.
static struct adl_opcode _sym8254[] = {
  // ld_Rx_replace_l    (0)
  { "ld_Rx_replace_l", 1, 1, 7, 64,  0x0, { 0x90000000,},_sym3041, "^ *(R0|R1|R2|R3|R4|R5|R6|R7)$", 0, 1, 1, 0, 0, 0, _sym3040_operands_operands,0,0,0, 0,0,&_sym3039,0,{}, 0,0,0,0,0,-1, },
};

// Instructions named 'ld.u'.
static struct adl_opcode _sym8255[] = {
  // ldS_u_GX_agY_Is9_line0_wide_imm_ld    (0)
  { "ldS_u_GX_agY_Is9_line0_wide_imm_ld", 1, 0, 29, 64,  0x0, { 0 },_sym3877, "^ *(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)([+-][^},[[, ]+)?\\]$", 0, 3, 3, 0, 0, 0, _sym3875_operands_operands,_sym3876,1,0, 0,0,&_sym3873,0,{}, 0,0,0,0,0,26, },
// ldS_u_GX_agY_Is9_line0_wide_imm_ld    (1)
{ "ldS_u_GX_agY_Is9_line0_wide_imm_ld", 1, 0, 29, 64,  0x0, { 0 },_sym6208, "^ *(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)([+-][^},[[, ]+)?\\]$", 0, 3, 3, 0, 0, 0, _sym6206_operands_operands,_sym6207,1,0, 0,0,&_sym6204,0,{}, 0,0,0,0,0,26, },
// ldS_u_GX_agY_Is9_line1_wide_imm_ld    (2)
{ "ldS_u_GX_agY_Is9_line1_wide_imm_ld", 1, 0, 29, 64,  0x0, { 0 },_sym3883, "^ *(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)([+-][^},[[, ]+)?\\]$", 0, 3, 3, 0, 0, 0, _sym3881_operands_operands,_sym3882,1,0, 0,0,&_sym3879,0,{}, 0,0,0,0,0,3, },
// ldS_u_GX_agY_Is9_line1_wide_imm_ld    (3)
{ "ldS_u_GX_agY_Is9_line1_wide_imm_ld", 1, 0, 29, 64,  0x0, { 0 },_sym6214, "^ *(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)([+-][^},[[, ]+)?\\]$", 0, 3, 3, 0, 0, 0, _sym6212_operands_operands,_sym6213,1,0, 0,0,&_sym6210,0,{}, 0,0,0,0,0,3, },
// ld_u_gX_sp_Is10    (4)
{ "ld_u_gX_sp_Is10", 1, 3, 29, 64,  0x0, { 0x2200000,},_sym6383, "^ *(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),\\[sp([+-][^},[[, ]+)?\\]$", 0, 2, 2, 0, 0, 0, _sym6382_operands_operands,0,0,0, 0,0,&_sym6381,0,{}, 0,0,0,0,0,5, },
// ld_u_gX_sp_Is10    (5)
{ "ld_u_gX_sp_Is10", 1, 3, 29, 64,  0x0, { 0x2200000,},_sym4052, "^ *(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),\\[sp([+-][^},[[, ]+)?\\]$", 0, 2, 2, 0, 0, 0, _sym4051_operands_operands,0,0,0, 0,0,&_sym4050,0,{}, 0,0,0,0,0,5, },
// ld_u_h_agY_Is9    (6)
{ "ld_u_h_agY_Is9", 1, 3, 29, 64,  0x0, { 0x4200060,},_sym6444, "^ *h,\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)([+-][^},[[, ]+)?\\]$", 0, 2, 2, 0, 0, 0, _sym6443_operands_operands,0,0,0, 0,0,&_sym6442,0,{}, 0,0,0,0,0,9, },
// ld_u_H_agY_Is9    (7)
{ "ld_u_H_agY_Is9", 1, 0, 29, 64,  0x0, { 0 },_sym4023, "^ *H,\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)([+-][^},[[, ]+)?\\]$", 0, 2, 2, 0, 0, 0, _sym4021_operands_operands,_sym4022,1,0, 0,0,&_sym4019,0,{}, 0,0,0,0,0,8, },
// ld_u_H_agY_Is9    (8)
{ "ld_u_H_agY_Is9", 1, 0, 29, 64,  0x0, { 0 },_sym6354, "^ *H,\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)([+-][^},[[, ]+)?\\]$", 0, 2, 2, 0, 0, 0, _sym6352_operands_operands,_sym6353,1,0, 0,0,&_sym6350,0,{}, 0,0,0,0,0,8, },
// ld_u_h_agY_Is9    (9)
{ "ld_u_h_agY_Is9", 1, 3, 29, 64,  0x0, { 0x4200060,},_sym4113, "^ *h,\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)([+-][^},[[, ]+)?\\]$", 0, 2, 2, 0, 0, 0, _sym4112_operands_operands,0,0,0, 0,0,&_sym4111,0,{}, 0,0,0,0,0,9, },
// ld_u_h_sp_Is10    (10)
{ "ld_u_h_sp_Is10", 1, 3, 29, 64,  0x0, { 0x2200060,},_sym4129, "^ *h,\\[sp([+-][^},[[, ]+)?\\]$", 0, 1, 1, 0, 0, 0, _sym4128_operands_operands,0,0,0, 0,0,&_sym4127,0,{}, 0,0,0,0,0,11, },
// ld_u_h_sp_Is10    (11)
{ "ld_u_h_sp_Is10", 1, 3, 29, 64,  0x0, { 0x2200060,},_sym6460, "^ *h,\\[sp([+-][^},[[, ]+)?\\]$", 0, 1, 1, 0, 0, 0, _sym6459_operands_operands,0,0,0, 0,0,&_sym6458,0,{}, 0,0,0,0,0,11, },
// ld_u_H_sp_Is10    (12)
{ "ld_u_H_sp_Is10", 1, 0, 29, 64,  0x0, { 0 },_sym6374, "^ *H,\\[sp([+-][^},[[, ]+)?\\]$", 0, 1, 1, 0, 0, 0, _sym6372_operands_operands,_sym6373,1,0, 0,0,&_sym6370,0,{}, 0,0,0,0,0,13, },
// ld_u_H_sp_Is10    (13)
{ "ld_u_H_sp_Is10", 1, 0, 29, 64,  0x0, { 0 },_sym4043, "^ *H,\\[sp([+-][^},[[, ]+)?\\]$", 0, 1, 1, 0, 0, 0, _sym4041_operands_operands,_sym4042,1,0, 0,0,&_sym4039,0,{}, 0,0,0,0,0,13, },
// ld_u_gZ_agX_agY_u_plus    (14)
{ "ld_u_gZ_agX_agY_u_plus", 1, 0, 29, 64,  0x0, { 0 },_sym4071, "^ *(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\+(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\]$", 0, 3, 3, 0, 0, 0, _sym4069_operands_operands,_sym4070,1,0, 0,0,&_sym4067,0,{}, 0,0,0,0,0,-1, },
// ld_u_gZ_agX_agY_u_minus    (15)
{ "ld_u_gZ_agX_agY_u_minus", 1, 0, 29, 64,  0x0, { 0 },_sym4066, "^ *(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\-(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\]$", 0, 3, 3, 0, 0, 0, _sym4064_operands_operands,_sym4065,1,0, 0,0,&_sym4062,0,{}, 0,0,0,0,0,-1, },
// ld_u_gZ_agX_agY_u_minus    (16)
{ "ld_u_gZ_agX_agY_u_minus", 1, 0, 29, 64,  0x0, { 0 },_sym6397, "^ *(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\-(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\]$", 0, 3, 3, 0, 0, 0, _sym6395_operands_operands,_sym6396,1,0, 0,0,&_sym6393,0,{}, 0,0,0,0,0,-1, },
// ld_u_gZ_agX_agY_u_plus    (17)
{ "ld_u_gZ_agX_agY_u_plus", 1, 0, 29, 64,  0x0, { 0 },_sym6402, "^ *(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\+(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\]$", 0, 3, 3, 0, 0, 0, _sym6400_operands_operands,_sym6401,1,0, 0,0,&_sym6398,0,{}, 0,0,0,0,0,-1, },
// ld_u_h_agX_agY_plus    (18)
{ "ld_u_h_agX_agY_plus", 1, 0, 29, 64,  0x0, { 0 },_sym4097, "^ *h,\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\+(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\]$", 0, 2, 2, 0, 0, 0, _sym4095_operands_operands,_sym4096,1,0, 0,0,&_sym4093,0,{}, 0,0,0,0,0,-1, },
// ld_u_h_agX_agY_minus    (19)
{ "ld_u_h_agX_agY_minus", 1, 0, 29, 64,  0x0, { 0 },_sym4092, "^ *h,\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\-(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\]$", 0, 2, 2, 0, 0, 0, _sym4090_operands_operands,_sym4091,1,0, 0,0,&_sym4088,0,{}, 0,0,0,0,0,-1, },
// ld_u_H_agX_agY_minus    (20)
{ "ld_u_H_agX_agY_minus", 1, 0, 29, 64,  0x0, { 0 },_sym6334, "^ *H,\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\-(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\]$", 0, 2, 2, 0, 0, 0, _sym6332_operands_operands,_sym6333,1,0, 0,0,&_sym6330,0,{}, 0,0,0,0,0,-1, },
// ld_u_H_agX_agY_plus    (21)
{ "ld_u_H_agX_agY_plus", 1, 0, 29, 64,  0x0, { 0 },_sym6339, "^ *H,\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\+(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\]$", 0, 2, 2, 0, 0, 0, _sym6337_operands_operands,_sym6338,1,0, 0,0,&_sym6335,0,{}, 0,0,0,0,0,-1, },
// ld_u_H_agX_agY_plus    (22)
{ "ld_u_H_agX_agY_plus", 1, 0, 29, 64,  0x0, { 0 },_sym4008, "^ *H,\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\+(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\]$", 0, 2, 2, 0, 0, 0, _sym4006_operands_operands,_sym4007,1,0, 0,0,&_sym4004,0,{}, 0,0,0,0,0,-1, },
// ld_u_h_agX_agY_minus    (23)
{ "ld_u_h_agX_agY_minus", 1, 0, 29, 64,  0x0, { 0 },_sym6423, "^ *h,\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\-(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\]$", 0, 2, 2, 0, 0, 0, _sym6421_operands_operands,_sym6422,1,0, 0,0,&_sym6419,0,{}, 0,0,0,0,0,-1, },
// ld_u_h_agX_agY_plus    (24)
{ "ld_u_h_agX_agY_plus", 1, 0, 29, 64,  0x0, { 0 },_sym6428, "^ *h,\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\+(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\]$", 0, 2, 2, 0, 0, 0, _sym6426_operands_operands,_sym6427,1,0, 0,0,&_sym6424,0,{}, 0,0,0,0,0,-1, },
// ld_u_H_agX_agY_minus    (25)
{ "ld_u_H_agX_agY_minus", 1, 0, 29, 64,  0x0, { 0 },_sym4003, "^ *H,\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\-(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\]$", 0, 2, 2, 0, 0, 0, _sym4001_operands_operands,_sym4002,1,0, 0,0,&_sym3999,0,{}, 0,0,0,0,0,-1, },
// ld_u_gY_agXIs18    (26)
{ "ld_u_gY_agXIs18", 1, 0, 36, 64,  0x0, { 0 },_sym1742, "^ *(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)([+-][^},[[, ]+)?\\]$", 0, 3, 3, 0, 0, 0, _sym1740_operands_operands,_sym1741,1,0, 0,0,&_sym1738,0,{}, 0,0,0,0,0,26, },
// ld_u_gY_spIs21    (27)
{ "ld_u_gY_spIs21", 1, 0, 36, 64,  0x0, { 0 },_sym1753, "^ *(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19),\\[sp([+-][^},[[, ]+)?\\]$", 0, 2, 2, 0, 0, 0, _sym1751_operands_operands,_sym1752,1,0, 0,0,&_sym1749,0,{}, 0,0,0,0,0,27, },
};

// Instructions named 'ld.u.x2'.
static struct adl_opcode _sym8256[] = {
  // ld_u_x2_gZ_agX_agY_u_minus    (0)
  { "ld_u_x2_gZ_agX_agY_u_minus", 1, 0, 29, 64,  0x0, { 0 },_sym4142, "^ *(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\-(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\]$", 0, 3, 3, 0, 0, 0, _sym4140_operands_operands,_sym4141,1,0, 0,0,&_sym4138,0,{}, 0,0,0,0,0,-1, },
  // ld_u_x2_gZ_agX_agY_u_plus    (1)
  { "ld_u_x2_gZ_agX_agY_u_plus", 1, 0, 29, 64,  0x0, { 0 },_sym4147, "^ *(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\+(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\]$", 0, 3, 3, 0, 0, 0, _sym4145_operands_operands,_sym4146,1,0, 0,0,&_sym4143,0,{}, 0,0,0,0,0,-1, },
  // ld_u_x2_gZ_agX_agY_u_minus    (2)
  { "ld_u_x2_gZ_agX_agY_u_minus", 1, 0, 29, 64,  0x0, { 0 },_sym6473, "^ *(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\-(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\]$", 0, 3, 3, 0, 0, 0, _sym6471_operands_operands,_sym6472,1,0, 0,0,&_sym6469,0,{}, 0,0,0,0,0,-1, },
  // ld_u_x2_gZ_agX_agY_u_plus    (3)
  { "ld_u_x2_gZ_agX_agY_u_plus", 1, 0, 29, 64,  0x0, { 0 },_sym6478, "^ *(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\+(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\]$", 0, 3, 3, 0, 0, 0, _sym6476_operands_operands,_sym6477,1,0, 0,0,&_sym6474,0,{}, 0,0,0,0,0,-1, },
};

// Instructions named 'ld.x2'.
static struct adl_opcode _sym8257[] = {
  // ld_u_x2_gZ_agX_u_agY_minus    (0)
  { "ld_u_x2_gZ_agX_u_agY_minus", 1, 0, 29, 64,  0x0, { 0 },_sym4155, "^ *(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\]\\-(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)$", 0, 3, 3, 0, 0, 0, _sym4153_operands_operands,_sym4154,1,0, 0,0,&_sym4151,0,{}, 0,0,0,0,0,-1, },
  // ld_u_x2_gZ_agX_u_agY_plus    (1)
  { "ld_u_x2_gZ_agX_u_agY_plus", 1, 0, 29, 64,  0x0, { 0 },_sym4160, "^ *(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\]\\+(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)$", 0, 3, 3, 0, 0, 0, _sym4158_operands_operands,_sym4159,1,0, 0,0,&_sym4156,0,{}, 0,0,0,0,0,-1, },
  // ld_x2_gZ_agX_agY_minus    (2)
  { "ld_x2_gZ_agX_agY_minus", 1, 0, 29, 64,  0x0, { 0 },_sym4168, "^ *(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\-(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\]$", 0, 3, 3, 0, 0, 0, _sym4166_operands_operands,_sym4167,1,0, 0,0,&_sym4164,0,{}, 0,0,0,0,0,-1, },
  // ld_x2_gZ_agX_agY_plus    (3)
  { "ld_x2_gZ_agX_agY_plus", 1, 0, 29, 64,  0x0, { 0 },_sym4173, "^ *(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\+(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\]$", 0, 3, 3, 0, 0, 0, _sym4171_operands_operands,_sym4172,1,0, 0,0,&_sym4169,0,{}, 0,0,0,0,0,-1, },
  // ld_u_x2_gZ_agX_u_agY_minus    (4)
  { "ld_u_x2_gZ_agX_u_agY_minus", 1, 0, 29, 64,  0x0, { 0 },_sym6486, "^ *(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\]\\-(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)$", 0, 3, 3, 0, 0, 0, _sym6484_operands_operands,_sym6485,1,0, 0,0,&_sym6482,0,{}, 0,0,0,0,0,-1, },
  // ld_u_x2_gZ_agX_u_agY_plus    (5)
  { "ld_u_x2_gZ_agX_u_agY_plus", 1, 0, 29, 64,  0x0, { 0 },_sym6491, "^ *(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\]\\+(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)$", 0, 3, 3, 0, 0, 0, _sym6489_operands_operands,_sym6490,1,0, 0,0,&_sym6487,0,{}, 0,0,0,0,0,-1, },
  // ld_x2_gZ_agX_agY_minus    (6)
  { "ld_x2_gZ_agX_agY_minus", 1, 0, 29, 64,  0x0, { 0 },_sym6499, "^ *(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\-(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\]$", 0, 3, 3, 0, 0, 0, _sym6497_operands_operands,_sym6498,1,0, 0,0,&_sym6495,0,{}, 0,0,0,0,0,-1, },
  // ld_x2_gZ_agX_agY_plus    (7)
  { "ld_x2_gZ_agX_agY_plus", 1, 0, 29, 64,  0x0, { 0 },_sym6504, "^ *(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\+(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\]$", 0, 3, 3, 0, 0, 0, _sym6502_operands_operands,_sym6503,1,0, 0,0,&_sym6500,0,{}, 0,0,0,0,0,-1, },
};

// Instructions named 'ld_agy_spis21_zero'.
static struct adl_opcode _sym8258[] = {
  // ld_agY_spIs21_zero    (0)
  { "ld_agY_spIs21_zero", 1, 0, 36, 64,  0x0, { 0 },_sym1714, "^ *([^} ,\t,]+)$", 0, 1, 2, 0, 0, 1, _sym1712_operands_operands,_sym1713,1,0, 0,0,&_sym1710,0,{}, 0,0,0,0,0,-1, },
};

// Instructions named 'ld_gx_sp_is10'.
static struct adl_opcode _sym8259[] = {
  // ld_gX_sp_Is10    (0)
  { "ld_gX_sp_Is10", 1, 0, 29, 64,  0x0, { 0 },_sym3948, "^ *([^} ,\t,]+),([^} ,\t,]+)$", 0, 2, 4, 0, 0, 2, _sym3946_operands_operands,_sym3947,1,0, 0,0,&_sym3944,0,{}, 0,0,0,0,0,1, },
// ld_gX_sp_Is10    (1)
{ "ld_gX_sp_Is10", 1, 0, 29, 64,  0x0, { 0 },_sym6279, "^ *([^} ,\t,]+),([^} ,\t,]+)$", 0, 2, 4, 0, 0, 2, _sym6277_operands_operands,_sym6278,1,0, 0,0,&_sym6275,0,{}, 0,0,0,0,0,1, },
};

// Instructions named 'ld_gx_sp_is10_zero'.
static struct adl_opcode _sym8260[] = {
  // ld_gX_sp_Is10_zero    (0)
  { "ld_gX_sp_Is10_zero", 1, 0, 29, 64,  0x0, { 0 },_sym3953, "^ *([^} ,\t,]+)$", 0, 1, 2, 0, 0, 1, _sym3951_operands_operands,_sym3952,1,0, 0,0,&_sym3949,0,{}, 0,0,0,0,0,-1, },
// ld_gX_sp_Is10_zero    (1)
{ "ld_gX_sp_Is10_zero", 1, 0, 29, 64,  0x0, { 0 },_sym6284, "^ *([^} ,\t,]+)$", 0, 1, 2, 0, 0, 1, _sym6282_operands_operands,_sym6283,1,0, 0,0,&_sym6280,0,{}, 0,0,0,0,0,-1, },
};

// Instructions named 'ld_gy_agx_is18_zero'.
static struct adl_opcode _sym8261[] = {
  // ld_gY_agX_Is18_zero    (0)
  { "ld_gY_agX_Is18_zero", 1, 0, 36, 64,  0x0, { 0 },_sym1736, "^ *([^} ,\t,]+),([^} ,\t,]+)$", 0, 2, 4, 0, 0, 2, _sym1734_operands_operands,_sym1735,1,0, 0,0,&_sym1732,0,{}, 0,0,0,0,0,-1, },
};

// Instructions named 'ld_gy_agxis18_zero'.
static struct adl_opcode _sym8262[] = {
  // ld_gY_agXIs18_zero    (0)
  { "ld_gY_agXIs18_zero", 1, 0, 36, 64,  0x0, { 0 },_sym1725, "^ *([^} ,\t,]+),([^} ,\t,]+)$", 0, 2, 4, 0, 0, 2, _sym1723_operands_operands,_sym1724,1,0, 0,0,&_sym1721,0,{}, 0,0,0,0,0,-1, },
};

// Instructions named 'ld_gz_agx_agy'.
static struct adl_opcode _sym8263[] = {
  // ld_gZ_agX_agY    (0)
  { "ld_gZ_agX_agY", 1, 3, 29, 64,  0x0, { 0xc000000,},_sym3956, "^ *([^} ,\t,]+),([^} ,\t,]+),([^} ,\t,]+),([^} ,\t,]+)$", 0, 4, 8, 0, 0, 5, _sym3955_operands_operands,0,0,0, 0,0,&_sym3954,0,{}, 0,0,0,0,0,1, },
// ld_gZ_agX_agY    (1)
{ "ld_gZ_agX_agY", 1, 3, 29, 64,  0x0, { 0xc000000,},_sym6287, "^ *([^} ,\t,]+),([^} ,\t,]+),([^} ,\t,]+),([^} ,\t,]+)$", 0, 4, 8, 0, 0, 5, _sym6286_operands_operands,0,0,0, 0,0,&_sym6285,0,{}, 0,0,0,0,0,1, },
};

// Instructions named 'ld_h_agx_agy'.
static struct adl_opcode _sym8264[] = {
  // ld_h_agX_agY    (0)
  { "ld_h_agX_agY", 1, 3, 29, 64,  0x0, { 0xc000060,},_sym3972, "^ *([^} ,\t,]+),([^} ,\t,]+),([^} ,\t,]+)$", 0, 3, 6, 0, 0, 4, _sym3971_operands_operands,0,0,0, 0,0,&_sym3970,0,{}, 0,0,0,0,0,1, },
// ld_h_agX_agY    (1)
{ "ld_h_agX_agY", 1, 3, 29, 64,  0x0, { 0xc000060,},_sym6303, "^ *([^} ,\t,]+),([^} ,\t,]+),([^} ,\t,]+)$", 0, 3, 6, 0, 0, 4, _sym6302_operands_operands,0,0,0, 0,0,&_sym6301,0,{}, 0,0,0,0,0,1, },
};

// Instructions named 'ld_h_agy_is9_zero'.
static struct adl_opcode _sym8265[] = {
  // ld_H_agY_Is9_zero    (0)
  { "ld_H_agY_Is9_zero", 1, 0, 29, 64,  0x0, { 0 },_sym3932, "^ *([^} ,\t,]+)$", 0, 1, 2, 0, 0, 1, _sym3930_operands_operands,_sym3931,1,0, 0,0,&_sym3928,0,{}, 0,0,0,0,0,-1, },
// ld_h_agY_Is9_zero    (1)
{ "ld_h_agY_Is9_zero", 1, 0, 29, 64,  0x0, { 0 },_sym3990, "^ *([^} ,\t,]+)$", 0, 1, 2, 0, 0, 1, _sym3988_operands_operands,_sym3989,1,0, 0,0,&_sym3986,0,{}, 0,0,0,0,0,-1, },
// ld_H_agY_Is9_zero    (2)
{ "ld_H_agY_Is9_zero", 1, 0, 29, 64,  0x0, { 0 },_sym6263, "^ *([^} ,\t,]+)$", 0, 1, 2, 0, 0, 1, _sym6261_operands_operands,_sym6262,1,0, 0,0,&_sym6259,0,{}, 0,0,0,0,0,-1, },
// ld_h_agY_Is9_zero    (3)
{ "ld_h_agY_Is9_zero", 1, 0, 29, 64,  0x0, { 0 },_sym6321, "^ *([^} ,\t,]+)$", 0, 1, 2, 0, 0, 1, _sym6319_operands_operands,_sym6320,1,0, 0,0,&_sym6317,0,{}, 0,0,0,0,0,-1, },
};

// Instructions named 'ld_h_sp_is10_zero'.
static struct adl_opcode _sym8266[] = {
  // ld_H_sp_Is10_zero    (0)
  { "ld_H_sp_Is10_zero", 1, 0, 29, 64,  0x0, { 0 },_sym3942, "$", 0, 0, 0, 0, 0, 0, 0,_sym3941,1,0, 0,0,&_sym3938,0,{}, 0,0,0,0,0,-1, },
  // ld_h_sp_Is10_zero    (1)
  { "ld_h_sp_Is10_zero", 1, 0, 29, 64,  0x0, { 0 },_sym3998, "$", 0, 0, 0, 0, 0, 0, 0,_sym3997,1,0, 0,0,&_sym3994,0,{}, 0,0,0,0,0,-1, },
  // ld_H_sp_Is10_zero    (2)
  { "ld_H_sp_Is10_zero", 1, 0, 29, 64,  0x0, { 0 },_sym6273, "$", 0, 0, 0, 0, 0, 0, 0,_sym6272,1,0, 0,0,&_sym6269,0,{}, 0,0,0,0,0,-1, },
  // ld_h_sp_Is10_zero    (3)
  { "ld_h_sp_Is10_zero", 1, 0, 29, 64,  0x0, { 0 },_sym6329, "$", 0, 0, 0, 0, 0, 0, 0,_sym6328,1,0, 0,0,&_sym6325,0,{}, 0,0,0,0,0,-1, },
};

// Instructions named 'ld_rx_nop'.
static struct adl_opcode _sym8267[] = {
  // ld_Rx_nop    (0)
  { "ld_Rx_nop", 1, 1, 7, 64,  0x0, { },_sym3026, "$", 0, 0, 0, 0, 0, 0, 0,0,0,0, 0,0,&_sym3024,0,{}, 0,0,0,0,0,-1, },
};

// Instructions named 'ld_u_gx_sp_is10_zero'.
static struct adl_opcode _sym8268[] = {
  // ld_u_gX_sp_Is10_zero    (0)
  { "ld_u_gX_sp_Is10_zero", 1, 0, 29, 64,  0x0, { 0 },_sym4058, "^ *([^} ,\t,]+)$", 0, 1, 2, 0, 0, 1, _sym4056_operands_operands,_sym4057,1,0, 0,0,&_sym4054,0,{}, 0,0,0,0,0,-1, },
// ld_u_gX_sp_Is10_zero    (1)
{ "ld_u_gX_sp_Is10_zero", 1, 0, 29, 64,  0x0, { 0 },_sym6389, "^ *([^} ,\t,]+)$", 0, 1, 2, 0, 0, 1, _sym6387_operands_operands,_sym6388,1,0, 0,0,&_sym6385,0,{}, 0,0,0,0,0,-1, },
};

// Instructions named 'ld_u_gy_agxis18_zero'.
static struct adl_opcode _sym8269[] = {
  // ld_u_gY_agXIs18_zero    (0)
  { "ld_u_gY_agXIs18_zero", 1, 0, 36, 64,  0x0, { 0 },_sym1747, "^ *([^} ,\t,]+),([^} ,\t,]+)$", 0, 2, 4, 0, 0, 2, _sym1745_operands_operands,_sym1746,1,0, 0,0,&_sym1743,0,{}, 0,0,0,0,0,-1, },
};

// Instructions named 'ld_u_gy_spis21_zero'.
static struct adl_opcode _sym8270[] = {
  // ld_u_gY_spIs21_zero    (0)
  { "ld_u_gY_spIs21_zero", 1, 0, 36, 64,  0x0, { 0 },_sym1758, "^ *([^} ,\t,]+)$", 0, 1, 2, 0, 0, 1, _sym1756_operands_operands,_sym1757,1,0, 0,0,&_sym1754,0,{}, 0,0,0,0,0,-1, },
};

// Instructions named 'ld_u_gz_agx_agy_u'.
static struct adl_opcode _sym8271[] = {
  // ld_u_gZ_agX_agY_u    (0)
  { "ld_u_gZ_agX_agY_u", 1, 3, 29, 64,  0x0, { 0xc200000,},_sym4061, "^ *([^} ,\t,]+),([^} ,\t,]+),([^} ,\t,]+),([^} ,\t,]+)$", 0, 4, 8, 0, 0, 5, _sym4060_operands_operands,0,0,0, 0,0,&_sym4059,0,{}, 0,0,0,0,0,1, },
// ld_u_gZ_agX_agY_u    (1)
{ "ld_u_gZ_agX_agY_u", 1, 3, 29, 64,  0x0, { 0xc200000,},_sym6392, "^ *([^} ,\t,]+),([^} ,\t,]+),([^} ,\t,]+),([^} ,\t,]+)$", 0, 4, 8, 0, 0, 5, _sym6391_operands_operands,0,0,0, 0,0,&_sym6390,0,{}, 0,0,0,0,0,1, },
};

// Instructions named 'ld_u_gz_agx_u_agy'.
static struct adl_opcode _sym8272[] = {
  // ld_u_gZ_agX_u_agY    (0)
  { "ld_u_gZ_agX_u_agY", 1, 3, 29, 64,  0x0, { 0xc600000,},_sym4074, "^ *([^} ,\t,]+),([^} ,\t,]+),([^} ,\t,]+),([^} ,\t,]+)$", 0, 4, 8, 0, 0, 5, _sym4073_operands_operands,0,0,0, 0,0,&_sym4072,0,{}, 0,0,0,0,0,1, },
// ld_u_gZ_agX_u_agY    (1)
{ "ld_u_gZ_agX_u_agY", 1, 3, 29, 64,  0x0, { 0xc600000,},_sym6405, "^ *([^} ,\t,]+),([^} ,\t,]+),([^} ,\t,]+),([^} ,\t,]+)$", 0, 4, 8, 0, 0, 5, _sym6404_operands_operands,0,0,0, 0,0,&_sym6403,0,{}, 0,0,0,0,0,1, },
};

// Instructions named 'ld_u_h_agx_agy'.
static struct adl_opcode _sym8273[] = {
  // ld_u_h_agX_agY    (0)
  { "ld_u_h_agX_agY", 1, 3, 29, 64,  0x0, { 0xc200060,},_sym4087, "^ *([^} ,\t,]+),([^} ,\t,]+),([^} ,\t,]+)$", 0, 3, 6, 0, 0, 4, _sym4086_operands_operands,0,0,0, 0,0,&_sym4085,0,{}, 0,0,0,0,0,1, },
// ld_u_h_agX_agY    (1)
{ "ld_u_h_agX_agY", 1, 3, 29, 64,  0x0, { 0xc200060,},_sym6418, "^ *([^} ,\t,]+),([^} ,\t,]+),([^} ,\t,]+)$", 0, 3, 6, 0, 0, 4, _sym6417_operands_operands,0,0,0, 0,0,&_sym6416,0,{}, 0,0,0,0,0,1, },
};

// Instructions named 'ld_u_h_agx_u_agy'.
static struct adl_opcode _sym8274[] = {
  // ld_u_h_agX_u_agY    (0)
  { "ld_u_h_agX_u_agY", 1, 3, 29, 64,  0x0, { 0xc600060,},_sym4100, "^ *([^} ,\t,]+),([^} ,\t,]+),([^} ,\t,]+)$", 0, 3, 6, 0, 0, 4, _sym4099_operands_operands,0,0,0, 0,0,&_sym4098,0,{}, 0,0,0,0,0,1, },
// ld_u_h_agX_u_agY    (1)
{ "ld_u_h_agX_u_agY", 1, 3, 29, 64,  0x0, { 0xc600060,},_sym6431, "^ *([^} ,\t,]+),([^} ,\t,]+),([^} ,\t,]+)$", 0, 3, 6, 0, 0, 4, _sym6430_operands_operands,0,0,0, 0,0,&_sym6429,0,{}, 0,0,0,0,0,1, },
};

// Instructions named 'ld_u_h_agy_is9_zero'.
static struct adl_opcode _sym8275[] = {
  // ld_u_H_agY_Is9_zero    (0)
  { "ld_u_H_agY_Is9_zero", 1, 0, 29, 64,  0x0, { 0 },_sym4028, "^ *([^} ,\t,]+)$", 0, 1, 2, 0, 0, 1, _sym4026_operands_operands,_sym4027,1,0, 0,0,&_sym4024,0,{}, 0,0,0,0,0,-1, },
// ld_u_h_agY_Is9_zero    (1)
{ "ld_u_h_agY_Is9_zero", 1, 0, 29, 64,  0x0, { 0 },_sym4118, "^ *([^} ,\t,]+)$", 0, 1, 2, 0, 0, 1, _sym4116_operands_operands,_sym4117,1,0, 0,0,&_sym4114,0,{}, 0,0,0,0,0,-1, },
// ld_u_H_agY_Is9_zero    (2)
{ "ld_u_H_agY_Is9_zero", 1, 0, 29, 64,  0x0, { 0 },_sym6359, "^ *([^} ,\t,]+)$", 0, 1, 2, 0, 0, 1, _sym6357_operands_operands,_sym6358,1,0, 0,0,&_sym6355,0,{}, 0,0,0,0,0,-1, },
// ld_u_h_agY_Is9_zero    (3)
{ "ld_u_h_agY_Is9_zero", 1, 0, 29, 64,  0x0, { 0 },_sym6449, "^ *([^} ,\t,]+)$", 0, 1, 2, 0, 0, 1, _sym6447_operands_operands,_sym6448,1,0, 0,0,&_sym6445,0,{}, 0,0,0,0,0,-1, },
};

// Instructions named 'ld_u_h_agy_u_is9_zero'.
static struct adl_opcode _sym8276[] = {
  // ld_u_H_agY_u_Is9_zero    (0)
  { "ld_u_H_agY_u_Is9_zero", 1, 0, 29, 64,  0x0, { 0 },_sym4038, "^ *([^} ,\t,]+)$", 0, 1, 2, 0, 0, 1, _sym4036_operands_operands,_sym4037,1,0, 0,0,&_sym4034,0,{}, 0,0,0,0,0,-1, },
// ld_u_h_agY_u_Is9_zero    (1)
{ "ld_u_h_agY_u_Is9_zero", 1, 0, 29, 64,  0x0, { 0 },_sym4126, "^ *([^} ,\t,]+)$", 0, 1, 2, 0, 0, 1, _sym4124_operands_operands,_sym4125,1,0, 0,0,&_sym4122,0,{}, 0,0,0,0,0,-1, },
// ld_u_H_agY_u_Is9_zero    (2)
{ "ld_u_H_agY_u_Is9_zero", 1, 0, 29, 64,  0x0, { 0 },_sym6369, "^ *([^} ,\t,]+)$", 0, 1, 2, 0, 0, 1, _sym6367_operands_operands,_sym6368,1,0, 0,0,&_sym6365,0,{}, 0,0,0,0,0,-1, },
// ld_u_h_agY_u_Is9_zero    (3)
{ "ld_u_h_agY_u_Is9_zero", 1, 0, 29, 64,  0x0, { 0 },_sym6457, "^ *([^} ,\t,]+)$", 0, 1, 2, 0, 0, 1, _sym6455_operands_operands,_sym6456,1,0, 0,0,&_sym6453,0,{}, 0,0,0,0,0,-1, },
};

// Instructions named 'ld_u_h_sp_is10_zero'.
static struct adl_opcode _sym8277[] = {
  // ld_u_H_sp_Is10_zero    (0)
  { "ld_u_H_sp_Is10_zero", 1, 0, 29, 64,  0x0, { 0 },_sym4048, "$", 0, 0, 0, 0, 0, 0, 0,_sym4047,1,0, 0,0,&_sym4044,0,{}, 0,0,0,0,0,-1, },
  // ld_u_h_sp_Is10_zero    (1)
  { "ld_u_h_sp_Is10_zero", 1, 0, 29, 64,  0x0, { 0 },_sym4134, "$", 0, 0, 0, 0, 0, 0, 0,_sym4133,1,0, 0,0,&_sym4130,0,{}, 0,0,0,0,0,-1, },
  // ld_u_H_sp_Is10_zero    (2)
  { "ld_u_H_sp_Is10_zero", 1, 0, 29, 64,  0x0, { 0 },_sym6379, "$", 0, 0, 0, 0, 0, 0, 0,_sym6378,1,0, 0,0,&_sym6375,0,{}, 0,0,0,0,0,-1, },
  // ld_u_h_sp_Is10_zero    (3)
  { "ld_u_h_sp_Is10_zero", 1, 0, 29, 64,  0x0, { 0 },_sym6465, "$", 0, 0, 0, 0, 0, 0, 0,_sym6464,1,0, 0,0,&_sym6461,0,{}, 0,0,0,0,0,-1, },
};

// Instructions named 'ld_u_x2_gz_agx_agy_u'.
static struct adl_opcode _sym8278[] = {
  // ld_u_x2_gZ_agX_agY_u    (0)
  { "ld_u_x2_gZ_agX_agY_u", 1, 3, 29, 64,  0x0, { 0xc201000,},_sym4137, "^ *([^} ,\t,]+),([^} ,\t,]+),([^} ,\t,]+),([^} ,\t,]+)$", 0, 4, 8, 0, 0, 5, _sym4136_operands_operands,0,0,0, 0,0,&_sym4135,0,{}, 0,0,0,0,0,1, },
// ld_u_x2_gZ_agX_agY_u    (1)
{ "ld_u_x2_gZ_agX_agY_u", 1, 3, 29, 64,  0x0, { 0xc201000,},_sym6468, "^ *([^} ,\t,]+),([^} ,\t,]+),([^} ,\t,]+),([^} ,\t,]+)$", 0, 4, 8, 0, 0, 5, _sym6467_operands_operands,0,0,0, 0,0,&_sym6466,0,{}, 0,0,0,0,0,1, },
};

// Instructions named 'ld_u_x2_gz_agx_u_agy'.
static struct adl_opcode _sym8279[] = {
  // ld_u_x2_gZ_agX_u_agY    (0)
  { "ld_u_x2_gZ_agX_u_agY", 1, 3, 29, 64,  0x0, { 0xc601000,},_sym4150, "^ *([^} ,\t,]+),([^} ,\t,]+),([^} ,\t,]+),([^} ,\t,]+)$", 0, 4, 8, 0, 0, 5, _sym4149_operands_operands,0,0,0, 0,0,&_sym4148,0,{}, 0,0,0,0,0,1, },
// ld_u_x2_gZ_agX_u_agY    (1)
{ "ld_u_x2_gZ_agX_u_agY", 1, 3, 29, 64,  0x0, { 0xc601000,},_sym6481, "^ *([^} ,\t,]+),([^} ,\t,]+),([^} ,\t,]+),([^} ,\t,]+)$", 0, 4, 8, 0, 0, 5, _sym6480_operands_operands,0,0,0, 0,0,&_sym6479,0,{}, 0,0,0,0,0,1, },
};

// Instructions named 'ld_x2_gz_agx_agy'.
static struct adl_opcode _sym8280[] = {
  // ld_x2_gZ_agX_agY    (0)
  { "ld_x2_gZ_agX_agY", 1, 3, 29, 64,  0x0, { 0xc001000,},_sym4163, "^ *([^} ,\t,]+),([^} ,\t,]+),([^} ,\t,]+),([^} ,\t,]+)$", 0, 4, 8, 0, 0, 5, _sym4162_operands_operands,0,0,0, 0,0,&_sym4161,0,{}, 0,0,0,0,0,1, },
// ld_x2_gZ_agX_agY    (1)
{ "ld_x2_gZ_agX_agY", 1, 3, 29, 64,  0x0, { 0xc001000,},_sym6494, "^ *([^} ,\t,]+),([^} ,\t,]+),([^} ,\t,]+),([^} ,\t,]+)$", 0, 4, 8, 0, 0, 5, _sym6493_operands_operands,0,0,0, 0,0,&_sym6492,0,{}, 0,0,0,0,0,1, },
};

// Instructions named 'lda'.
static struct adl_opcode _sym8281[] = {
  // ld_br_lc_agX_agY    (0)
  { "ld_br_lc_agX_agY", 1, 2, 19, 64,  0x0, { 0x50008000,},_sym580, "^ *(\\.br|)\\.lc \\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\](\\+|\\-)(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)$", 0, 4, 4, 0, 0, 0, _sym579_operands_operands,0,0,0, 0,0,&_sym578,0,{}, 0,0,0,0,0,0, },
  // ld_br_agX_agY    (1)
  { "ld_br_agX_agY", 1, 2, 19, 64,  0x0, { 0x50000000,},_sym571, "^ *(\\.br|) \\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\](\\+|\\-)(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)$", 0, 4, 4, 0, 0, 0, _sym570_operands_operands,0,0,0, 0,0,&_sym569,0,{}, 0,0,0,0,0,1, },
  // ldA_line_lc_agX_is6    (2)
  { "ldA_line_lc_agX_is6", 1, 2, 19, 64,  0x0, { 0x5000e000,},_sym556, "^ *(\\.laddr|)\\.lc \\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\]([+-][^},[[.  ]+)?$", 0, 3, 3, 0, 1, 0, _sym555_operands_operands,0,0,1, 0,0,&_sym554,0,{}, 0,0,0,0,0,2, },
// ldA_line_agX_is9    (3)
{ "ldA_line_agX_is9", 1, 2, 19, 64,  0x0, { 0x20000000,},_sym517, "^ *(\\.laddr|) \\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\]([+-][^},[[  ]+)?$", 0, 3, 3, 0, 0, 0, _sym516_operands_operands,0,0,0, 0,0,&_sym515,0,{}, 0,0,0,0,0,3, },
// ldA_line_agX_is9_wide_imm    (4)
{ "ldA_line_agX_is9_wide_imm", 1, 0, 19, 64,  0x0, { 0 },_sym540, "^ *\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\]([+-][^},[[ ]+)?$", 0, 2, 2, 0, 0, 0, _sym538_operands_operands,_sym539,1,0, 0,0,&_sym534,0,{}, 0,0,0,0,0,4, },
};

// Instructions named 'lda.lc'.
static struct adl_opcode _sym8282[] = {
  // ldA_line_lc_agX_is6_wide_imm    (0)
  { "ldA_line_lc_agX_is6_wide_imm", 1, 0, 19, 64,  0x0, { 0 },_sym563, "^ *\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\]([+-][^},[[ ]+)?$", 0, 2, 2, 0, 0, 0, _sym561_operands_operands,_sym562,1,0, 0,0,&_sym557,0,{}, 0,0,0,0,0,0, },
};

// Instructions named 'lda_line_agx_is9_ld_line0'.
static struct adl_opcode _sym8283[] = {
  // ldA_line_agX_is9_ld_line0    (0)
  { "ldA_line_agX_is9_ld_line0", 1, 0, 19, 64,  0x0, { 0 },_sym522, "^ *([^} ,\t,]+),([^} ,\t,]+)$", 0, 2, 4, 0, 0, 2, _sym520_operands_operands,_sym521,1,0, 0,0,&_sym518,0,{}, 0,0,0,0,0,0, },
};

// Instructions named 'lda_line_agx_is9_ld_zero'.
static struct adl_opcode _sym8284[] = {
  // ldA_line_agX_is9_ld_zero    (0)
  { "ldA_line_agX_is9_ld_zero", 1, 0, 19, 64,  0x0, { 0 },_sym533, "^ *([^} ,\t,]+),([^} ,\t,]+)$", 0, 2, 4, 0, 0, 2, _sym531_operands_operands,_sym532,1,0, 0,0,&_sym529,0,{}, 0,0,0,0,0,0, },
};

// Instructions named 'lda_line_agx_is9_zero'.
static struct adl_opcode _sym8285[] = {
  // ldA_line_agX_is9_zero    (0)
  { "ldA_line_agX_is9_zero", 1, 0, 19, 64,  0x0, { 0 },_sym553, "^ *([^} ,\t,]+),([^} ,\t,]+)$", 0, 2, 4, 0, 0, 2, _sym551_operands_operands,_sym552,1,0, 0,0,&_sym549,0,{}, 0,0,0,0,0,0, },
};

// Instructions named 'lda_line_lc_agx_is6_zero'.
static struct adl_opcode _sym8286[] = {
  // ldA_line_lc_agX_is6_zero    (0)
  { "ldA_line_lc_agX_is6_zero", 1, 0, 19, 64,  0x0, { 0 },_sym568, "^ *([^} ,\t,]+),([^} ,\t,]+)$", 0, 2, 4, 0, 0, 2, _sym566_operands_operands,_sym567,1,0, 0,0,&_sym564,0,{}, 0,0,0,0,0,0, },
};

// Instructions named 'ldb'.
static struct adl_opcode _sym8287[] = {
  // ldB_agX_agY    (0)
  { "ldB_agX_agY", 1, 2, 17, 64,  0x0, { 0x70000000,},_sym956, "^ *\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\](\\+|\\-)(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)$", 0, 3, 3, 0, 0, 0, _sym955_operands_operands,0,0,0, 0,0,&_sym954,0,{}, 0,0,0,0,0,0, },
  // ldB_line_lc_agX_is5    (1)
  { "ldB_line_lc_agX_is5", 1, 2, 17, 64,  0x0, { 0x7c000000,},_sym1008, "^ *(\\.laddr|)\\.lc \\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\]([+-][^},[[.  ]+)?$", 0, 3, 3, 0, 1, 0, _sym1007_operands_operands,0,0,1, 0,0,&_sym1006,0,{}, 0,0,0,0,0,1, },
// ldB_line_agX_is5    (2)
{ "ldB_line_agX_is5", 1, 2, 17, 64,  0x0, { 0x74000000,},_sym968, "^ *(\\.laddr|) \\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\]([+-][^},[[  ]+)?$", 0, 3, 3, 0, 1, 0, _sym967_operands_operands,0,0,1, 0,0,&_sym966,0,{}, 0,0,0,0,0,2, },
// ldB_Rx    (3)
{ "ldB_Rx", 1, 2, 17, 64,  0x0, { 0x40000000,},_sym947, "^ *(R0|R1|R2|R3|R4|R5|R6|R7)$", 0, 1, 1, 0, 0, 0, _sym946_operands_operands,0,0,0, 0,0,&_sym945,0,{}, 0,0,0,0,0,-1, },
// ldB_line_agX_is5_wide_imm    (4)
{ "ldB_line_agX_is5_wide_imm", 1, 0, 17, 64,  0x0, { 0 },_sym987, "^ *\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\]([+-][^},[[ ]+)?$", 0, 2, 2, 0, 0, 0, _sym985_operands_operands,_sym986,1,0, 0,0,&_sym981,0,{}, 0,0,0,0,0,4, },
// ldb_s_gZ_agX_Is9_line0_wide_imm_ld    (5)
{ "ldb_s_gZ_agX_Is9_line0_wide_imm_ld", 1, 0, 29, 64,  0x0, { 0 },_sym6602, "^ *(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)([+-][^},[[, ]+)?\\]$", 0, 3, 3, 0, 0, 0, _sym6600_operands_operands,_sym6601,1,0, 0,0,&_sym6598,0,{}, 0,0,0,0,0,21, },
// ldb_s_gZ_agX_Is9_line0_wide_imm_ld    (6)
{ "ldb_s_gZ_agX_Is9_line0_wide_imm_ld", 1, 0, 29, 64,  0x0, { 0 },_sym4271, "^ *(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)([+-][^},[[, ]+)?\\]$", 0, 3, 3, 0, 0, 0, _sym4269_operands_operands,_sym4270,1,0, 0,0,&_sym4267,0,{}, 0,0,0,0,0,21, },
// ldb_s_gZ_agX_Is9_line1_wide_imm_ld    (7)
{ "ldb_s_gZ_agX_Is9_line1_wide_imm_ld", 1, 0, 29, 64,  0x0, { 0 },_sym6614, "^ *(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)([+-][^},[[, ]+)?\\]$", 0, 3, 3, 0, 0, 0, _sym6612_operands_operands,_sym6613,1,0, 0,0,&_sym6610,0,{}, 0,0,0,0,0,8, },
// ldb_s_gZ_agX_Is9_line1_wide_imm_ld    (8)
{ "ldb_s_gZ_agX_Is9_line1_wide_imm_ld", 1, 0, 29, 64,  0x0, { 0 },_sym4283, "^ *(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)([+-][^},[[, ]+)?\\]$", 0, 3, 3, 0, 0, 0, _sym4281_operands_operands,_sym4282,1,0, 0,0,&_sym4279,0,{}, 0,0,0,0,0,8, },
// ldb_s_gY_agX_u_Is9_line0_wide_imm_ld    (9)
{ "ldb_s_gY_agX_u_Is9_line0_wide_imm_ld", 1, 0, 29, 64,  0x0, { 0 },_sym6538, "^ *(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\]([+-][^},[[, ]+)?$", 0, 3, 3, 0, 0, 0, _sym6536_operands_operands,_sym6537,1,0, 0,0,&_sym6534,0,{}, 0,0,0,0,0,22, },
// ldb_s_gY_agX_u_Is9_line0_wide_imm_ld    (10)
{ "ldb_s_gY_agX_u_Is9_line0_wide_imm_ld", 1, 0, 29, 64,  0x0, { 0 },_sym4207, "^ *(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\]([+-][^},[[, ]+)?$", 0, 3, 3, 0, 0, 0, _sym4205_operands_operands,_sym4206,1,0, 0,0,&_sym4203,0,{}, 0,0,0,0,0,22, },
// ldb_s_gY_agX_u_Is9_line1_wide_imm_ld    (11)
{ "ldb_s_gY_agX_u_Is9_line1_wide_imm_ld", 1, 0, 29, 64,  0x0, { 0 },_sym4219, "^ *(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\]([+-][^},[[, ]+)?$", 0, 3, 3, 0, 0, 0, _sym4217_operands_operands,_sym4218,1,0, 0,0,&_sym4215,0,{}, 0,0,0,0,0,12, },
// ldb_s_gY_agX_u_Is9_line1_wide_imm_ld    (12)
{ "ldb_s_gY_agX_u_Is9_line1_wide_imm_ld", 1, 0, 29, 64,  0x0, { 0 },_sym6550, "^ *(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\]([+-][^},[[, ]+)?$", 0, 3, 3, 0, 0, 0, _sym6548_operands_operands,_sym6549,1,0, 0,0,&_sym6546,0,{}, 0,0,0,0,0,12, },
// ldb_s_gZ_agX_agY_add    (13)
{ "ldb_s_gZ_agX_agY_add", 1, 0, 29, 64,  0x0, { 0 },_sym6640, "^ *(\\.s|) (g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\+(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\]$", 0, 4, 4, 0, 1, 0, _sym6638_operands_operands,_sym6639,1,1, 0,0,&_sym6636,0,{}, 0,0,0,0,0,20, },
// ldb_s_gZ_agX_agY_subtract    (14)
{ "ldb_s_gZ_agX_agY_subtract", 1, 0, 29, 64,  0x0, { 0 },_sym6645, "^ *(\\.s|) (g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\-(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\]$", 0, 4, 4, 0, 1, 0, _sym6643_operands_operands,_sym6644,1,1, 0,0,&_sym6641,0,{}, 0,0,0,0,0,19, },
// ldb_u_s_u_gZ_agX_agY_add    (15)
{ "ldb_u_s_u_gZ_agX_agY_add", 1, 0, 29, 64,  0x0, { 0 },_sym6740, "^ *(\\.s|) (g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\]\\+(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)$", 0, 4, 4, 0, 1, 0, _sym6738_operands_operands,_sym6739,1,1, 0,0,&_sym6736,0,{}, 0,0,0,0,0,18, },
// ldb_u_s_u_gZ_agX_agY_subtract    (16)
{ "ldb_u_s_u_gZ_agX_agY_subtract", 1, 0, 29, 64,  0x0, { 0 },_sym6745, "^ *(\\.s|) (g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\]\\-(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)$", 0, 4, 4, 0, 1, 0, _sym6743_operands_operands,_sym6744,1,1, 0,0,&_sym6741,0,{}, 0,0,0,0,0,17, },
// ldb_u_s_u_gZ_agX_agY_subtract    (17)
{ "ldb_u_s_u_gZ_agX_agY_subtract", 1, 0, 29, 64,  0x0, { 0 },_sym4414, "^ *(\\.s|) (g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\]\\-(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)$", 0, 4, 4, 0, 1, 0, _sym4412_operands_operands,_sym4413,1,1, 0,0,&_sym4410,0,{}, 0,0,0,0,0,17, },
// ldb_u_s_u_gZ_agX_agY_add    (18)
{ "ldb_u_s_u_gZ_agX_agY_add", 1, 0, 29, 64,  0x0, { 0 },_sym4409, "^ *(\\.s|) (g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\]\\+(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)$", 0, 4, 4, 0, 1, 0, _sym4407_operands_operands,_sym4408,1,1, 0,0,&_sym4405,0,{}, 0,0,0,0,0,18, },
// ldb_s_gZ_agX_agY_subtract    (19)
{ "ldb_s_gZ_agX_agY_subtract", 1, 0, 29, 64,  0x0, { 0 },_sym4314, "^ *(\\.s|) (g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\-(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\]$", 0, 4, 4, 0, 1, 0, _sym4312_operands_operands,_sym4313,1,1, 0,0,&_sym4310,0,{}, 0,0,0,0,0,19, },
// ldb_s_gZ_agX_agY_add    (20)
{ "ldb_s_gZ_agX_agY_add", 1, 0, 29, 64,  0x0, { 0 },_sym4309, "^ *(\\.s|) (g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\+(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\]$", 0, 4, 4, 0, 1, 0, _sym4307_operands_operands,_sym4308,1,1, 0,0,&_sym4305,0,{}, 0,0,0,0,0,20, },
// ldb_gY_agXIs18    (21)
{ "ldb_gY_agXIs18", 1, 0, 36, 64,  0x0, { 0 },_sym1812, "^ *(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)([+-][^},[[, ]+)?\\]$", 0, 3, 3, 0, 0, 0, _sym1810_operands_operands,_sym1811,1,0, 0,0,&_sym1808,0,{}, 0,0,0,0,0,21, },
// ldb_gY_agX_Is18    (22)
{ "ldb_gY_agX_Is18", 1, 0, 36, 64,  0x0, { 0 },_sym1823, "^ *(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\]([+-][^},[[, ]+)?$", 0, 3, 3, 0, 0, 0, _sym1821_operands_operands,_sym1822,1,0, 0,0,&_sym1819,0,{}, 0,0,0,0,0,22, },
// ldb_s_gX_Iu22    (23)
{ "ldb_s_gX_Iu22", 1, 0, 58, 64,  0x0, { 0 },_sym2699, "^ *(\\.s|) (g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),([^},[ , ]+)$", 0, 3, 3, 0, 1, 0, _sym2697_operands_operands,_sym2698,1,1, 0,0,&_sym2695,0,{}, 0,0,0,0,0,23, },
};

// Instructions named 'ldb.laddr'.
static struct adl_opcode _sym8288[] = {
  // ldb_s_gZ_agX_Is9_ld_line    (0)
  { "ldb_s_gZ_agX_Is9_ld_line", 1, 0, 29, 64,  0x0, { 0 },_sym4250, "^ *(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)([+-][^},[[, ]+)?\\]$", 0, 3, 3, 0, 0, 0, _sym4248_operands_operands,_sym4249,1,0, 0,0,&_sym4246,0,{}, 0,0,0,0,0,1, },
// ldb_s_gZ_agX_Is9_ld_line    (1)
{ "ldb_s_gZ_agX_Is9_ld_line", 1, 0, 29, 64,  0x0, { 0 },_sym6581, "^ *(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)([+-][^},[[, ]+)?\\]$", 0, 3, 3, 0, 0, 0, _sym6579_operands_operands,_sym6580,1,0, 0,0,&_sym6577,0,{}, 0,0,0,0,0,1, },
// ldb_s_gY_agX_u_Is9_ld_line    (2)
{ "ldb_s_gY_agX_u_Is9_ld_line", 1, 0, 29, 64,  0x0, { 0 },_sym4186, "^ *(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\]([+-][^},[[, ]+)?$", 0, 3, 3, 0, 0, 0, _sym4184_operands_operands,_sym4185,1,0, 0,0,&_sym4182,0,{}, 0,0,0,0,0,3, },
// ldb_s_gY_agX_u_Is9_ld_line    (3)
{ "ldb_s_gY_agX_u_Is9_ld_line", 1, 0, 29, 64,  0x0, { 0 },_sym6517, "^ *(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\]([+-][^},[[, ]+)?$", 0, 3, 3, 0, 0, 0, _sym6515_operands_operands,_sym6516,1,0, 0,0,&_sym6513,0,{}, 0,0,0,0,0,3, },
};

// Instructions named 'ldb.laddr.s'.
static struct adl_opcode _sym8289[] = {
  // ldb_s_gZ_agX_Is9_lds_line    (0)
  { "ldb_s_gZ_agX_Is9_lds_line", 1, 0, 29, 64,  0x0, { 0 },_sym4265, "^ *(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)([+-][^},[[, ]+)?\\]$", 0, 3, 3, 0, 0, 0, _sym4263_operands_operands,_sym4264,1,0, 0,0,&_sym4261,0,{}, 0,0,0,0,0,1, },
// ldb_s_gZ_agX_Is9_lds_line    (1)
{ "ldb_s_gZ_agX_Is9_lds_line", 1, 0, 29, 64,  0x0, { 0 },_sym6596, "^ *(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)([+-][^},[[, ]+)?\\]$", 0, 3, 3, 0, 0, 0, _sym6594_operands_operands,_sym6595,1,0, 0,0,&_sym6592,0,{}, 0,0,0,0,0,1, },
// ldb_s_gY_agX_u_Is9_lds_line    (2)
{ "ldb_s_gY_agX_u_Is9_lds_line", 1, 0, 29, 64,  0x0, { 0 },_sym4201, "^ *(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\]([+-][^},[[, ]+)?$", 0, 3, 3, 0, 0, 0, _sym4199_operands_operands,_sym4200,1,0, 0,0,&_sym4197,0,{}, 0,0,0,0,0,3, },
// ldb_s_gY_agX_u_Is9_lds_line    (3)
{ "ldb_s_gY_agX_u_Is9_lds_line", 1, 0, 29, 64,  0x0, { 0 },_sym6532, "^ *(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\]([+-][^},[[, ]+)?$", 0, 3, 3, 0, 0, 0, _sym6530_operands_operands,_sym6531,1,0, 0,0,&_sym6528,0,{}, 0,0,0,0,0,3, },
};

// Instructions named 'ldb.laddr.u'.
static struct adl_opcode _sym8290[] = {
  // ldb_u_s_gY_agX_Is9_ld_line    (0)
  { "ldb_u_s_gY_agX_Is9_ld_line", 1, 0, 29, 64,  0x0, { 0 },_sym4327, "^ *(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)([+-][^},[[, ]+)?\\]$", 0, 3, 3, 0, 0, 0, _sym4325_operands_operands,_sym4326,1,0, 0,0,&_sym4323,0,{}, 0,0,0,0,0,1, },
// ldb_u_s_gY_agX_Is9_ld_line    (1)
{ "ldb_u_s_gY_agX_Is9_ld_line", 1, 0, 29, 64,  0x0, { 0 },_sym6658, "^ *(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)([+-][^},[[, ]+)?\\]$", 0, 3, 3, 0, 0, 0, _sym6656_operands_operands,_sym6657,1,0, 0,0,&_sym6654,0,{}, 0,0,0,0,0,1, },
};

// Instructions named 'ldb.laddr.u.s'.
static struct adl_opcode _sym8291[] = {
  // ldb_u_s_gY_agX_Is9_lds_line    (0)
  { "ldb_u_s_gY_agX_Is9_lds_line", 1, 0, 29, 64,  0x0, { 0 },_sym4342, "^ *(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)([+-][^},[[, ]+)?\\]$", 0, 3, 3, 0, 0, 0, _sym4340_operands_operands,_sym4341,1,0, 0,0,&_sym4338,0,{}, 0,0,0,0,0,1, },
// ldb_u_s_gY_agX_Is9_lds_line    (1)
{ "ldb_u_s_gY_agX_Is9_lds_line", 1, 0, 29, 64,  0x0, { 0 },_sym6673, "^ *(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)([+-][^},[[, ]+)?\\]$", 0, 3, 3, 0, 0, 0, _sym6671_operands_operands,_sym6672,1,0, 0,0,&_sym6669,0,{}, 0,0,0,0,0,1, },
};

// Instructions named 'ldb.lc'.
static struct adl_opcode _sym8292[] = {
  // ldB_lc_agX_agY    (0)
  { "ldB_lc_agX_agY", 1, 2, 17, 64,  0x0, { 0x78000000,},_sym965, "^ *\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\](\\+|\\-)(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)$", 0, 3, 3, 0, 0, 0, _sym964_operands_operands,0,0,0, 0,0,&_sym963,0,{}, 0,0,0,0,0,0, },
  // ldB_line_lc_agX_is5_wide_imm    (1)
  { "ldB_line_lc_agX_is5_wide_imm", 1, 0, 17, 64,  0x0, { 0 },_sym1015, "^ *\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\]([+-][^},[[ ]+)?$", 0, 2, 2, 0, 0, 0, _sym1013_operands_operands,_sym1014,1,0, 0,0,&_sym1009,0,{}, 0,0,0,0,0,1, },
};

// Instructions named 'ldb.s'.
static struct adl_opcode _sym8293[] = {
  // ldb_s_gZ_agX_Is9_line0_wide_imm_lds    (0)
  { "ldb_s_gZ_agX_Is9_line0_wide_imm_lds", 1, 0, 29, 64,  0x0, { 0 },_sym4277, "^ *(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)([+-][^},[[, ]+)?\\]$", 0, 3, 3, 0, 0, 0, _sym4275_operands_operands,_sym4276,1,0, 0,0,&_sym4273,0,{}, 0,0,0,0,0,8, },
// ldb_s_gZ_agX_Is9_line0_wide_imm_lds    (1)
{ "ldb_s_gZ_agX_Is9_line0_wide_imm_lds", 1, 0, 29, 64,  0x0, { 0 },_sym6608, "^ *(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)([+-][^},[[, ]+)?\\]$", 0, 3, 3, 0, 0, 0, _sym6606_operands_operands,_sym6607,1,0, 0,0,&_sym6604,0,{}, 0,0,0,0,0,8, },
// ldb_s_gZ_agX_Is9_line1_wide_imm_lds    (2)
{ "ldb_s_gZ_agX_Is9_line1_wide_imm_lds", 1, 0, 29, 64,  0x0, { 0 },_sym4289, "^ *(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)([+-][^},[[, ]+)?\\]$", 0, 3, 3, 0, 0, 0, _sym4287_operands_operands,_sym4288,1,0, 0,0,&_sym4285,0,{}, 0,0,0,0,0,3, },
// ldb_s_gZ_agX_Is9_line1_wide_imm_lds    (3)
{ "ldb_s_gZ_agX_Is9_line1_wide_imm_lds", 1, 0, 29, 64,  0x0, { 0 },_sym6620, "^ *(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)([+-][^},[[, ]+)?\\]$", 0, 3, 3, 0, 0, 0, _sym6618_operands_operands,_sym6619,1,0, 0,0,&_sym6616,0,{}, 0,0,0,0,0,3, },
// ldb_s_gY_agX_u_Is9_line0_wide_imm_lds    (4)
{ "ldb_s_gY_agX_u_Is9_line0_wide_imm_lds", 1, 0, 29, 64,  0x0, { 0 },_sym4213, "^ *(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\]([+-][^},[[, ]+)?$", 0, 3, 3, 0, 0, 0, _sym4211_operands_operands,_sym4212,1,0, 0,0,&_sym4209,0,{}, 0,0,0,0,0,9, },
// ldb_s_gY_agX_u_Is9_line0_wide_imm_lds    (5)
{ "ldb_s_gY_agX_u_Is9_line0_wide_imm_lds", 1, 0, 29, 64,  0x0, { 0 },_sym6544, "^ *(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\]([+-][^},[[, ]+)?$", 0, 3, 3, 0, 0, 0, _sym6542_operands_operands,_sym6543,1,0, 0,0,&_sym6540,0,{}, 0,0,0,0,0,9, },
// ldb_s_gY_agX_u_Is9_line1_wide_imm_lds    (6)
{ "ldb_s_gY_agX_u_Is9_line1_wide_imm_lds", 1, 0, 29, 64,  0x0, { 0 },_sym4225, "^ *(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\]([+-][^},[[, ]+)?$", 0, 3, 3, 0, 0, 0, _sym4223_operands_operands,_sym4224,1,0, 0,0,&_sym4221,0,{}, 0,0,0,0,0,7, },
// ldb_s_gY_agX_u_Is9_line1_wide_imm_lds    (7)
{ "ldb_s_gY_agX_u_Is9_line1_wide_imm_lds", 1, 0, 29, 64,  0x0, { 0 },_sym6556, "^ *(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\]([+-][^},[[, ]+)?$", 0, 3, 3, 0, 0, 0, _sym6554_operands_operands,_sym6555,1,0, 0,0,&_sym6552,0,{}, 0,0,0,0,0,7, },
// ldb_s_gY_agXIs18    (8)
{ "ldb_s_gY_agXIs18", 1, 0, 36, 64,  0x0, { 0 },_sym1834, "^ *(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)([+-][^},[[, ]+)?\\]$", 0, 3, 3, 0, 0, 0, _sym1832_operands_operands,_sym1833,1,0, 0,0,&_sym1830,0,{}, 0,0,0,0,0,8, },
// ldb_s_gY_agX_Is18    (9)
{ "ldb_s_gY_agX_Is18", 1, 0, 36, 64,  0x0, { 0 },_sym1845, "^ *(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\]([+-][^},[[, ]+)?$", 0, 3, 3, 0, 0, 0, _sym1843_operands_operands,_sym1844,1,0, 0,0,&_sym1841,0,{}, 0,0,0,0,0,9, },
};

// Instructions named 'ldb.u'.
static struct adl_opcode _sym8294[] = {
  // ldb_u_s_gY_agX_Is9_line0_wide_imm_ld    (0)
  { "ldb_u_s_gY_agX_Is9_line0_wide_imm_ld", 1, 0, 29, 64,  0x0, { 0 },_sym4348, "^ *(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)([+-][^},[[, ]+)?\\]$", 0, 3, 3, 0, 0, 0, _sym4346_operands_operands,_sym4347,1,0, 0,0,&_sym4344,0,{}, 0,0,0,0,0,8, },
// ldb_u_s_gY_agX_Is9_line0_wide_imm_ld    (1)
{ "ldb_u_s_gY_agX_Is9_line0_wide_imm_ld", 1, 0, 29, 64,  0x0, { 0 },_sym6679, "^ *(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)([+-][^},[[, ]+)?\\]$", 0, 3, 3, 0, 0, 0, _sym6677_operands_operands,_sym6678,1,0, 0,0,&_sym6675,0,{}, 0,0,0,0,0,8, },
// ldb_u_s_gY_agX_Is9_line1_wide_imm_ld    (2)
{ "ldb_u_s_gY_agX_Is9_line1_wide_imm_ld", 1, 0, 29, 64,  0x0, { 0 },_sym4360, "^ *(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)([+-][^},[[, ]+)?\\]$", 0, 3, 3, 0, 0, 0, _sym4358_operands_operands,_sym4359,1,0, 0,0,&_sym4356,0,{}, 0,0,0,0,0,3, },
// ldb_u_s_gY_agX_Is9_line1_wide_imm_ld    (3)
{ "ldb_u_s_gY_agX_Is9_line1_wide_imm_ld", 1, 0, 29, 64,  0x0, { 0 },_sym6691, "^ *(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)([+-][^},[[, ]+)?\\]$", 0, 3, 3, 0, 0, 0, _sym6689_operands_operands,_sym6690,1,0, 0,0,&_sym6687,0,{}, 0,0,0,0,0,3, },
// ldb_u_s_gZ_agX_agY_add_unsigned    (4)
{ "ldb_u_s_gZ_agX_agY_add_unsigned", 1, 0, 29, 64,  0x0, { 0 },_sym4391, "^ *(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\+(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\]$", 0, 3, 3, 0, 0, 0, _sym4389_operands_operands,_sym4390,1,0, 0,0,&_sym4387,0,{}, 0,0,0,0,0,-1, },
// ldb_u_s_gZ_agX_agY_subtract_unsigned    (5)
{ "ldb_u_s_gZ_agX_agY_subtract_unsigned", 1, 0, 29, 64,  0x0, { 0 },_sym4401, "^ *(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\-(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\]$", 0, 3, 3, 0, 0, 0, _sym4399_operands_operands,_sym4400,1,0, 0,0,&_sym4397,0,{}, 0,0,0,0,0,-1, },
// ldb_u_s_gZ_agX_agY_add_unsigned    (6)
{ "ldb_u_s_gZ_agX_agY_add_unsigned", 1, 0, 29, 64,  0x0, { 0 },_sym6722, "^ *(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\+(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\]$", 0, 3, 3, 0, 0, 0, _sym6720_operands_operands,_sym6721,1,0, 0,0,&_sym6718,0,{}, 0,0,0,0,0,-1, },
// ldb_u_s_gZ_agX_agY_subtract_unsigned    (7)
{ "ldb_u_s_gZ_agX_agY_subtract_unsigned", 1, 0, 29, 64,  0x0, { 0 },_sym6732, "^ *(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\-(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\]$", 0, 3, 3, 0, 0, 0, _sym6730_operands_operands,_sym6731,1,0, 0,0,&_sym6728,0,{}, 0,0,0,0,0,-1, },
// ldb_u_gY_agXIs18    (8)
{ "ldb_u_gY_agXIs18", 1, 0, 36, 64,  0x0, { 0 },_sym1856, "^ *(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)([+-][^},[[, ]+)?\\]$", 0, 3, 3, 0, 0, 0, _sym1854_operands_operands,_sym1855,1,0, 0,0,&_sym1852,0,{}, 0,0,0,0,0,8, },
};

// Instructions named 'ldb.u.s'.
static struct adl_opcode _sym8295[] = {
  // ldb_u_s_gY_agX_Is9_line0_wide_imm_lds    (0)
  { "ldb_u_s_gY_agX_Is9_line0_wide_imm_lds", 1, 0, 29, 64,  0x0, { 0 },_sym4354, "^ *(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)([+-][^},[[, ]+)?\\]$", 0, 3, 3, 0, 0, 0, _sym4352_operands_operands,_sym4353,1,0, 0,0,&_sym4350,0,{}, 0,0,0,0,0,8, },
// ldb_u_s_gY_agX_Is9_line0_wide_imm_lds    (1)
{ "ldb_u_s_gY_agX_Is9_line0_wide_imm_lds", 1, 0, 29, 64,  0x0, { 0 },_sym6685, "^ *(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)([+-][^},[[, ]+)?\\]$", 0, 3, 3, 0, 0, 0, _sym6683_operands_operands,_sym6684,1,0, 0,0,&_sym6681,0,{}, 0,0,0,0,0,8, },
// ldb_u_s_gY_agX_Is9_line1_wide_imm_lds    (2)
{ "ldb_u_s_gY_agX_Is9_line1_wide_imm_lds", 1, 0, 29, 64,  0x0, { 0 },_sym4366, "^ *(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)([+-][^},[[, ]+)?\\]$", 0, 3, 3, 0, 0, 0, _sym4364_operands_operands,_sym4365,1,0, 0,0,&_sym4362,0,{}, 0,0,0,0,0,3, },
// ldb_u_s_gY_agX_Is9_line1_wide_imm_lds    (3)
{ "ldb_u_s_gY_agX_Is9_line1_wide_imm_lds", 1, 0, 29, 64,  0x0, { 0 },_sym6697, "^ *(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)([+-][^},[[, ]+)?\\]$", 0, 3, 3, 0, 0, 0, _sym6695_operands_operands,_sym6696,1,0, 0,0,&_sym6693,0,{}, 0,0,0,0,0,3, },
// ldb_u_s_gZ_agX_agY_add_signed    (4)
{ "ldb_u_s_gZ_agX_agY_add_signed", 1, 0, 29, 64,  0x0, { 0 },_sym4386, "^ *(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\+(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\]$", 0, 3, 3, 0, 0, 0, _sym4384_operands_operands,_sym4385,1,0, 0,0,&_sym4382,0,{}, 0,0,0,0,0,-1, },
// ldb_u_s_gZ_agX_agY_subtract_signed    (5)
{ "ldb_u_s_gZ_agX_agY_subtract_signed", 1, 0, 29, 64,  0x0, { 0 },_sym4396, "^ *(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\-(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\]$", 0, 3, 3, 0, 0, 0, _sym4394_operands_operands,_sym4395,1,0, 0,0,&_sym4392,0,{}, 0,0,0,0,0,-1, },
// ldb_u_s_gZ_agX_agY_add_signed    (6)
{ "ldb_u_s_gZ_agX_agY_add_signed", 1, 0, 29, 64,  0x0, { 0 },_sym6717, "^ *(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\+(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\]$", 0, 3, 3, 0, 0, 0, _sym6715_operands_operands,_sym6716,1,0, 0,0,&_sym6713,0,{}, 0,0,0,0,0,-1, },
// ldb_u_s_gZ_agX_agY_subtract_signed    (7)
{ "ldb_u_s_gZ_agX_agY_subtract_signed", 1, 0, 29, 64,  0x0, { 0 },_sym6727, "^ *(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\-(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\]$", 0, 3, 3, 0, 0, 0, _sym6725_operands_operands,_sym6726,1,0, 0,0,&_sym6723,0,{}, 0,0,0,0,0,-1, },
// ldb_u_s_gY_agXIs18    (8)
{ "ldb_u_s_gY_agXIs18", 1, 0, 36, 64,  0x0, { 0 },_sym1867, "^ *(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)([+-][^},[[, ]+)?\\]$", 0, 3, 3, 0, 0, 0, _sym1865_operands_operands,_sym1866,1,0, 0,0,&_sym1863,0,{}, 0,0,0,0,0,8, },
};

// Instructions named 'ldb_agx_agy_ld'.
static struct adl_opcode _sym8296[] = {
  // ldB_agX_agY_ld    (0)
  { "ldB_agX_agY_ld", 1, 0, 17, 64,  0x0, { 0 },_sym962, "^ *([^} ,\t,]+),([^} ,\t,]+),([^} ,\t,]+)$", 0, 3, 6, 0, 0, 3, _sym960_operands_operands,_sym961,1,0, 0,0,&_sym958,0,{}, 0,0,0,0,0,0, },
};

// Instructions named 'ldb_gy_agx_is18_zero'.
static struct adl_opcode _sym8297[] = {
  // ldb_gY_agX_Is18_zero    (0)
  { "ldb_gY_agX_Is18_zero", 1, 0, 36, 64,  0x0, { 0 },_sym1828, "^ *([^} ,\t,]+),([^} ,\t,]+)$", 0, 2, 4, 0, 0, 2, _sym1826_operands_operands,_sym1827,1,0, 0,0,&_sym1824,0,{}, 0,0,0,0,0,-1, },
};

// Instructions named 'ldb_gy_agxis18_zero'.
static struct adl_opcode _sym8298[] = {
  // ldb_gY_agXIs18_zero    (0)
  { "ldb_gY_agXIs18_zero", 1, 0, 36, 64,  0x0, { 0 },_sym1817, "^ *([^} ,\t,]+),([^} ,\t,]+)$", 0, 2, 4, 0, 0, 2, _sym1815_operands_operands,_sym1816,1,0, 0,0,&_sym1813,0,{}, 0,0,0,0,0,-1, },
};

// Instructions named 'ldb_line_agx_is5_ld_line1'.
static struct adl_opcode _sym8299[] = {
  // ldB_line_agX_is5_ld_line1    (0)
  { "ldB_line_agX_is5_ld_line1", 1, 0, 17, 64,  0x0, { 0 },_sym974, "^ *([^} ,\t,]+),([^} ,\t,]+)$", 0, 2, 4, 0, 0, 2, _sym972_operands_operands,_sym973,1,0, 0,0,&_sym970,0,{}, 0,0,0,0,0,0, },
};

// Instructions named 'ldb_line_agx_is5_line0'.
static struct adl_opcode _sym8300[] = {
  // ldB_line_agX_is5_line0    (0)
  { "ldB_line_agX_is5_line0", 1, 0, 17, 64,  0x0, { 0 },_sym980, "^ *([^} ,\t,]+),([^} ,\t,]+)$", 0, 2, 4, 0, 0, 2, _sym978_operands_operands,_sym979,1,0, 0,0,&_sym976,0,{}, 0,0,0,0,0,0, },
};

// Instructions named 'ldb_line_agx_is5_wide_imm_ld'.
static struct adl_opcode _sym8301[] = {
  // ldB_line_agX_is5_wide_imm_ld    (0)
  { "ldB_line_agX_is5_wide_imm_ld", 1, 0, 17, 64,  0x0, { 0 },_sym995, "^ *([^} ,\t,]+),([^} ,\t,]+)$", 0, 2, 4, 0, 0, 2, _sym993_operands_operands,_sym994,1,0, 0,0,&_sym989,0,{}, 0,0,0,0,0,0, },
};

// Instructions named 'ldb_line_agx_is5_zero'.
static struct adl_opcode _sym8302[] = {
  // ldB_line_agX_is5_zero    (0)
  { "ldB_line_agX_is5_zero", 1, 0, 17, 64,  0x0, { 0 },_sym1000, "^ *([^} ,\t,]+),([^} ,\t,]+)$", 0, 2, 4, 0, 0, 2, _sym998_operands_operands,_sym999,1,0, 0,0,&_sym996,0,{}, 0,0,0,0,0,0, },
};

// Instructions named 'ldb_line_agx_is5_zero_ld'.
static struct adl_opcode _sym8303[] = {
  // ldB_line_agX_is5_zero_ld    (0)
  { "ldB_line_agX_is5_zero_ld", 1, 0, 17, 64,  0x0, { 0 },_sym1005, "^ *([^} ,\t,]+),([^} ,\t,]+)$", 0, 2, 4, 0, 0, 2, _sym1003_operands_operands,_sym1004,1,0, 0,0,&_sym1001,0,{}, 0,0,0,0,0,0, },
};

// Instructions named 'ldb_line_lc_agx_is5_zero'.
static struct adl_opcode _sym8304[] = {
  // ldB_line_lc_agX_is5_zero    (0)
  { "ldB_line_lc_agX_is5_zero", 1, 0, 17, 64,  0x0, { 0 },_sym1020, "^ *([^} ,\t,]+),([^} ,\t,]+)$", 0, 2, 4, 0, 0, 2, _sym1018_operands_operands,_sym1019,1,0, 0,0,&_sym1016,0,{}, 0,0,0,0,0,0, },
};

// Instructions named 'ldb_s_gy_agx_is18_zero'.
static struct adl_opcode _sym8305[] = {
  // ldb_s_gY_agX_Is18_zero    (0)
  { "ldb_s_gY_agX_Is18_zero", 1, 0, 36, 64,  0x0, { 0 },_sym1850, "^ *([^} ,\t,]+),([^} ,\t,]+)$", 0, 2, 4, 0, 0, 2, _sym1848_operands_operands,_sym1849,1,0, 0,0,&_sym1846,0,{}, 0,0,0,0,0,-1, },
};

// Instructions named 'ldb_s_gy_agx_u_is9_ld'.
static struct adl_opcode _sym8306[] = {
  // ldb_s_gY_agX_u_Is9_ld    (0)
  { "ldb_s_gY_agX_u_Is9_ld", 1, 0, 29, 64,  0x0, { 0 },_sym4181, "^ *([^} ,\t,]+),([^} ,\t,]+),([^} ,\t,]+)$", 0, 3, 6, 0, 0, 3, _sym4179_operands_operands,_sym4180,1,0, 0,0,&_sym4177,0,{}, 0,0,0,0,0,1, },
// ldb_s_gY_agX_u_Is9_ld    (1)
{ "ldb_s_gY_agX_u_Is9_ld", 1, 0, 29, 64,  0x0, { 0 },_sym6512, "^ *([^} ,\t,]+),([^} ,\t,]+),([^} ,\t,]+)$", 0, 3, 6, 0, 0, 3, _sym6510_operands_operands,_sym6511,1,0, 0,0,&_sym6508,0,{}, 0,0,0,0,0,1, },
};

// Instructions named 'ldb_s_gy_agx_u_is9_ld_zero'.
static struct adl_opcode _sym8307[] = {
  // ldb_s_gY_agX_u_Is9_ld_zero    (0)
  { "ldb_s_gY_agX_u_Is9_ld_zero", 1, 0, 29, 64,  0x0, { 0 },_sym4191, "^ *([^} ,\t,]+),([^} ,\t,]+),([^} ,\t,]+),([^} ,\t,]+)$", 0, 4, 8, 0, 0, 4, _sym4189_operands_operands,_sym4190,1,0, 0,0,&_sym4187,0,{}, 0,0,0,0,0,1, },
// ldb_s_gY_agX_u_Is9_ld_zero    (1)
{ "ldb_s_gY_agX_u_Is9_ld_zero", 1, 0, 29, 64,  0x0, { 0 },_sym6522, "^ *([^} ,\t,]+),([^} ,\t,]+),([^} ,\t,]+),([^} ,\t,]+)$", 0, 4, 8, 0, 0, 4, _sym6520_operands_operands,_sym6521,1,0, 0,0,&_sym6518,0,{}, 0,0,0,0,0,1, },
};

// Instructions named 'ldb_s_gy_agx_u_is9_lds'.
static struct adl_opcode _sym8308[] = {
  // ldb_s_gY_agX_u_Is9_lds    (0)
  { "ldb_s_gY_agX_u_Is9_lds", 1, 0, 29, 64,  0x0, { 0 },_sym4196, "^ *([^} ,\t,]+),([^} ,\t,]+),([^} ,\t,]+)$", 0, 3, 6, 0, 0, 3, _sym4194_operands_operands,_sym4195,1,0, 0,0,&_sym4192,0,{}, 0,0,0,0,0,1, },
// ldb_s_gY_agX_u_Is9_lds    (1)
{ "ldb_s_gY_agX_u_Is9_lds", 1, 0, 29, 64,  0x0, { 0 },_sym6527, "^ *([^} ,\t,]+),([^} ,\t,]+),([^} ,\t,]+)$", 0, 3, 6, 0, 0, 3, _sym6525_operands_operands,_sym6526,1,0, 0,0,&_sym6523,0,{}, 0,0,0,0,0,1, },
};

// Instructions named 'ldb_s_gy_agx_u_is9_zero'.
static struct adl_opcode _sym8309[] = {
  // ldb_s_gY_agX_u_Is9_zero    (0)
  { "ldb_s_gY_agX_u_Is9_zero", 1, 0, 29, 64,  0x0, { 0 },_sym4237, "^ *([^} ,\t,]+),([^} ,\t,]+),([^} ,\t,]+),([^} ,\t,]+)$", 0, 4, 8, 0, 0, 4, _sym4235_operands_operands,_sym4236,1,0, 0,0,&_sym4233,0,{}, 0,0,0,0,0,1, },
// ldb_s_gY_agX_u_Is9_zero    (1)
{ "ldb_s_gY_agX_u_Is9_zero", 1, 0, 29, 64,  0x0, { 0 },_sym6568, "^ *([^} ,\t,]+),([^} ,\t,]+),([^} ,\t,]+),([^} ,\t,]+)$", 0, 4, 8, 0, 0, 4, _sym6566_operands_operands,_sym6567,1,0, 0,0,&_sym6564,0,{}, 0,0,0,0,0,1, },
};

// Instructions named 'ldb_s_gy_agxis18_zero'.
static struct adl_opcode _sym8310[] = {
  // ldb_s_gY_agXIs18_zero    (0)
  { "ldb_s_gY_agXIs18_zero", 1, 0, 36, 64,  0x0, { 0 },_sym1839, "^ *([^} ,\t,]+),([^} ,\t,]+)$", 0, 2, 4, 0, 0, 2, _sym1837_operands_operands,_sym1838,1,0, 0,0,&_sym1835,0,{}, 0,0,0,0,0,-1, },
};

// Instructions named 'ldb_s_gz_agx_agy'.
static struct adl_opcode _sym8311[] = {
  // ldb_s_gZ_agX_agY    (0)
  { "ldb_s_gZ_agX_agY", 1, 3, 29, 64,  0x0, { 0xfc000000,},_sym4304, "^ *([^} ,\t,]+),([^} ,\t,]+),([^} ,\t,]+),([^} ,\t,]+),([^} ,\t,]+)$", 0, 5, 10, 0, 0, 6, _sym4303_operands_operands,0,0,0, 0,0,&_sym4302,0,{}, 0,0,0,0,0,1, },
// ldb_s_gZ_agX_agY    (1)
{ "ldb_s_gZ_agX_agY", 1, 3, 29, 64,  0x0, { 0xfc000000,},_sym6635, "^ *([^} ,\t,]+),([^} ,\t,]+),([^} ,\t,]+),([^} ,\t,]+),([^} ,\t,]+)$", 0, 5, 10, 0, 0, 6, _sym6634_operands_operands,0,0,0, 0,0,&_sym6633,0,{}, 0,0,0,0,0,1, },
};

// Instructions named 'ldb_s_gz_agx_is9_ld'.
static struct adl_opcode _sym8312[] = {
  // ldb_s_gZ_agX_Is9_ld    (0)
  { "ldb_s_gZ_agX_Is9_ld", 1, 0, 29, 64,  0x0, { 0 },_sym4245, "^ *([^} ,\t,]+),([^} ,\t,]+),([^} ,\t,]+)$", 0, 3, 6, 0, 0, 3, _sym4243_operands_operands,_sym4244,1,0, 0,0,&_sym4241,0,{}, 0,0,0,0,0,1, },
// ldb_s_gZ_agX_Is9_ld    (1)
{ "ldb_s_gZ_agX_Is9_ld", 1, 0, 29, 64,  0x0, { 0 },_sym6576, "^ *([^} ,\t,]+),([^} ,\t,]+),([^} ,\t,]+)$", 0, 3, 6, 0, 0, 3, _sym6574_operands_operands,_sym6575,1,0, 0,0,&_sym6572,0,{}, 0,0,0,0,0,1, },
};

// Instructions named 'ldb_s_gz_agx_is9_ld_zero'.
static struct adl_opcode _sym8313[] = {
  // ldb_s_gZ_agX_Is9_ld_zero    (0)
  { "ldb_s_gZ_agX_Is9_ld_zero", 1, 0, 29, 64,  0x0, { 0 },_sym4255, "^ *([^} ,\t,]+),([^} ,\t,]+),([^} ,\t,]+),([^} ,\t,]+)$", 0, 4, 8, 0, 0, 4, _sym4253_operands_operands,_sym4254,1,0, 0,0,&_sym4251,0,{}, 0,0,0,0,0,1, },
// ldb_s_gZ_agX_Is9_ld_zero    (1)
{ "ldb_s_gZ_agX_Is9_ld_zero", 1, 0, 29, 64,  0x0, { 0 },_sym6586, "^ *([^} ,\t,]+),([^} ,\t,]+),([^} ,\t,]+),([^} ,\t,]+)$", 0, 4, 8, 0, 0, 4, _sym6584_operands_operands,_sym6585,1,0, 0,0,&_sym6582,0,{}, 0,0,0,0,0,1, },
};

// Instructions named 'ldb_s_gz_agx_is9_lds'.
static struct adl_opcode _sym8314[] = {
  // ldb_s_gZ_agX_Is9_lds    (0)
  { "ldb_s_gZ_agX_Is9_lds", 1, 0, 29, 64,  0x0, { 0 },_sym4260, "^ *([^} ,\t,]+),([^} ,\t,]+),([^} ,\t,]+)$", 0, 3, 6, 0, 0, 3, _sym4258_operands_operands,_sym4259,1,0, 0,0,&_sym4256,0,{}, 0,0,0,0,0,1, },
// ldb_s_gZ_agX_Is9_lds    (1)
{ "ldb_s_gZ_agX_Is9_lds", 1, 0, 29, 64,  0x0, { 0 },_sym6591, "^ *([^} ,\t,]+),([^} ,\t,]+),([^} ,\t,]+)$", 0, 3, 6, 0, 0, 3, _sym6589_operands_operands,_sym6590,1,0, 0,0,&_sym6587,0,{}, 0,0,0,0,0,1, },
};

// Instructions named 'ldb_s_gz_agx_is9_zero'.
static struct adl_opcode _sym8315[] = {
  // ldb_s_gZ_agX_Is9_zero    (0)
  { "ldb_s_gZ_agX_Is9_zero", 1, 0, 29, 64,  0x0, { 0 },_sym4301, "^ *([^} ,\t,]+),([^} ,\t,]+),([^} ,\t,]+),([^} ,\t,]+)$", 0, 4, 8, 0, 0, 4, _sym4299_operands_operands,_sym4300,1,0, 0,0,&_sym4297,0,{}, 0,0,0,0,0,1, },
// ldb_s_gZ_agX_Is9_zero    (1)
{ "ldb_s_gZ_agX_Is9_zero", 1, 0, 29, 64,  0x0, { 0 },_sym6632, "^ *([^} ,\t,]+),([^} ,\t,]+),([^} ,\t,]+),([^} ,\t,]+)$", 0, 4, 8, 0, 0, 4, _sym6630_operands_operands,_sym6631,1,0, 0,0,&_sym6628,0,{}, 0,0,0,0,0,1, },
};

// Instructions named 'ldb_u_gy_agxis18_zero'.
static struct adl_opcode _sym8316[] = {
  // ldb_u_gY_agXIs18_zero    (0)
  { "ldb_u_gY_agXIs18_zero", 1, 0, 36, 64,  0x0, { 0 },_sym1861, "^ *([^} ,\t,]+),([^} ,\t,]+)$", 0, 2, 4, 0, 0, 2, _sym1859_operands_operands,_sym1860,1,0, 0,0,&_sym1857,0,{}, 0,0,0,0,0,-1, },
};

// Instructions named 'ldb_u_s_gy_agx_is9_ld'.
static struct adl_opcode _sym8317[] = {
  // ldb_u_s_gY_agX_Is9_ld    (0)
  { "ldb_u_s_gY_agX_Is9_ld", 1, 0, 29, 64,  0x0, { 0 },_sym4322, "^ *([^} ,\t,]+),([^} ,\t,]+),([^} ,\t,]+)$", 0, 3, 6, 0, 0, 3, _sym4320_operands_operands,_sym4321,1,0, 0,0,&_sym4318,0,{}, 0,0,0,0,0,1, },
// ldb_u_s_gY_agX_Is9_ld    (1)
{ "ldb_u_s_gY_agX_Is9_ld", 1, 0, 29, 64,  0x0, { 0 },_sym6653, "^ *([^} ,\t,]+),([^} ,\t,]+),([^} ,\t,]+)$", 0, 3, 6, 0, 0, 3, _sym6651_operands_operands,_sym6652,1,0, 0,0,&_sym6649,0,{}, 0,0,0,0,0,1, },
};

// Instructions named 'ldb_u_s_gy_agx_is9_ld_zero'.
static struct adl_opcode _sym8318[] = {
  // ldb_u_s_gY_agX_Is9_ld_zero    (0)
  { "ldb_u_s_gY_agX_Is9_ld_zero", 1, 0, 29, 64,  0x0, { 0 },_sym4332, "^ *([^} ,\t,]+),([^} ,\t,]+),([^} ,\t,]+),([^} ,\t,]+)$", 0, 4, 8, 0, 0, 4, _sym4330_operands_operands,_sym4331,1,0, 0,0,&_sym4328,0,{}, 0,0,0,0,0,1, },
// ldb_u_s_gY_agX_Is9_ld_zero    (1)
{ "ldb_u_s_gY_agX_Is9_ld_zero", 1, 0, 29, 64,  0x0, { 0 },_sym6663, "^ *([^} ,\t,]+),([^} ,\t,]+),([^} ,\t,]+),([^} ,\t,]+)$", 0, 4, 8, 0, 0, 4, _sym6661_operands_operands,_sym6662,1,0, 0,0,&_sym6659,0,{}, 0,0,0,0,0,1, },
};

// Instructions named 'ldb_u_s_gy_agx_is9_lds'.
static struct adl_opcode _sym8319[] = {
  // ldb_u_s_gY_agX_Is9_lds    (0)
  { "ldb_u_s_gY_agX_Is9_lds", 1, 0, 29, 64,  0x0, { 0 },_sym4337, "^ *([^} ,\t,]+),([^} ,\t,]+),([^} ,\t,]+)$", 0, 3, 6, 0, 0, 3, _sym4335_operands_operands,_sym4336,1,0, 0,0,&_sym4333,0,{}, 0,0,0,0,0,1, },
// ldb_u_s_gY_agX_Is9_lds    (1)
{ "ldb_u_s_gY_agX_Is9_lds", 1, 0, 29, 64,  0x0, { 0 },_sym6668, "^ *([^} ,\t,]+),([^} ,\t,]+),([^} ,\t,]+)$", 0, 3, 6, 0, 0, 3, _sym6666_operands_operands,_sym6667,1,0, 0,0,&_sym6664,0,{}, 0,0,0,0,0,1, },
};

// Instructions named 'ldb_u_s_gy_agxis18_zero'.
static struct adl_opcode _sym8320[] = {
  // ldb_u_s_gY_agXIs18_zero    (0)
  { "ldb_u_s_gY_agXIs18_zero", 1, 0, 36, 64,  0x0, { 0 },_sym1872, "^ *([^} ,\t,]+),([^} ,\t,]+)$", 0, 2, 4, 0, 0, 2, _sym1870_operands_operands,_sym1871,1,0, 0,0,&_sym1868,0,{}, 0,0,0,0,0,-1, },
};

// Instructions named 'ldb_u_s_gz_agx_agy'.
static struct adl_opcode _sym8321[] = {
  // ldb_u_s_gZ_agX_agY    (0)
  { "ldb_u_s_gZ_agX_agY", 1, 3, 29, 64,  0x0, { 0xfc200000,},_sym4381, "^ *([^} ,\t,]+),([^} ,\t,]+),([^} ,\t,]+),([^} ,\t,]+),([^} ,\t,]+)$", 0, 5, 10, 0, 0, 6, _sym4380_operands_operands,0,0,0, 0,0,&_sym4379,0,{}, 0,0,0,0,0,1, },
// ldb_u_s_gZ_agX_agY    (1)
{ "ldb_u_s_gZ_agX_agY", 1, 3, 29, 64,  0x0, { 0xfc200000,},_sym6712, "^ *([^} ,\t,]+),([^} ,\t,]+),([^} ,\t,]+),([^} ,\t,]+),([^} ,\t,]+)$", 0, 5, 10, 0, 0, 6, _sym6711_operands_operands,0,0,0, 0,0,&_sym6710,0,{}, 0,0,0,0,0,1, },
};

// Instructions named 'ldb_u_s_u_gz_agx_agy'.
static struct adl_opcode _sym8322[] = {
  // ldb_u_s_u_gZ_agX_agY    (0)
  { "ldb_u_s_u_gZ_agX_agY", 1, 3, 29, 64,  0x0, { 0xfc600000,},_sym4404, "^ *([^} ,\t,]+),([^} ,\t,]+),([^} ,\t,]+),([^} ,\t,]+),([^} ,\t,]+)$", 0, 5, 10, 0, 0, 6, _sym4403_operands_operands,0,0,0, 0,0,&_sym4402,0,{}, 0,0,0,0,0,1, },
// ldb_u_s_u_gZ_agX_agY    (1)
{ "ldb_u_s_u_gZ_agX_agY", 1, 3, 29, 64,  0x0, { 0xfc600000,},_sym6735, "^ *([^} ,\t,]+),([^} ,\t,]+),([^} ,\t,]+),([^} ,\t,]+),([^} ,\t,]+)$", 0, 5, 10, 0, 0, 6, _sym6734_operands_operands,0,0,0, 0,0,&_sym6733,0,{}, 0,0,0,0,0,1, },
};

// Instructions named 'ldbc'.
static struct adl_opcode _sym8323[] = {
  // ldbC_gY_agXIs18    (0)
  { "ldbC_gY_agXIs18", 1, 4, 36, 64,  0x0, { 0x0,0x64800000,},_sym1761, "^ *(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)([+-][^},[[, ]+)?\\]$", 0, 3, 3, 0, 0, 0, _sym1760_operands_operands,0,0,0, 0,0,&_sym1759,0,{}, 0,0,0,0,0,0, },
// ldbC_gY_agX_Is18    (1)
{ "ldbC_gY_agX_Is18", 1, 4, 36, 64,  0x0, { 0x0,0x61800000,},_sym1769, "^ *(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\]([+-][^},[[, ]+)?$", 0, 3, 3, 0, 0, 0, _sym1768_operands_operands,0,0,0, 0,0,&_sym1767,0,{}, 0,0,0,0,0,1, },
};

// Instructions named 'ldbc.s'.
static struct adl_opcode _sym8324[] = {
  // ldbC_s_gY_agXIs18    (0)
  { "ldbC_s_gY_agXIs18", 1, 4, 36, 64,  0x0, { 0x0,0x66800000,},_sym1777, "^ *(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)([+-][^},[[, ]+)?\\]$", 0, 3, 3, 0, 0, 0, _sym1776_operands_operands,0,0,0, 0,0,&_sym1775,0,{}, 0,0,0,0,0,0, },
// ldbC_s_gY_agX_Is18    (1)
{ "ldbC_s_gY_agX_Is18", 1, 4, 36, 64,  0x0, { 0x0,0x63800000,},_sym1785, "^ *(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\]([+-][^},[[, ]+)?$", 0, 3, 3, 0, 0, 0, _sym1784_operands_operands,0,0,0, 0,0,&_sym1783,0,{}, 0,0,0,0,0,1, },
};

// Instructions named 'ldbc.u'.
static struct adl_opcode _sym8325[] = {
  // ldbC_u_gY_agXIs18    (0)
  { "ldbC_u_gY_agXIs18", 1, 4, 36, 64,  0x0, { 0x0,0x65800000,},_sym1793, "^ *(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)([+-][^},[[, ]+)?\\]$", 0, 3, 3, 0, 0, 0, _sym1792_operands_operands,0,0,0, 0,0,&_sym1791,0,{}, 0,0,0,0,0,0, },
};

// Instructions named 'ldbc.u.s'.
static struct adl_opcode _sym8326[] = {
  // ldbC_u_s_gY_agXIs18    (0)
  { "ldbC_u_s_gY_agXIs18", 1, 4, 36, 64,  0x0, { 0x0,0x67800000,},_sym1801, "^ *(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)([+-][^},[[, ]+)?\\]$", 0, 3, 3, 0, 0, 0, _sym1800_operands_operands,0,0,0, 0,0,&_sym1799,0,{}, 0,0,0,0,0,0, },
};

// Instructions named 'ldbc_gy_agx_is18_zero'.
static struct adl_opcode _sym8327[] = {
  // ldbC_gY_agX_Is18_zero    (0)
  { "ldbC_gY_agX_Is18_zero", 1, 0, 36, 64,  0x0, { 0 },_sym1774, "^ *([^} ,\t,]+),([^} ,\t,]+)$", 0, 2, 4, 0, 0, 2, _sym1772_operands_operands,_sym1773,1,0, 0,0,&_sym1770,0,{}, 0,0,0,0,0,-1, },
};

// Instructions named 'ldbc_gy_agxis18_zero'.
static struct adl_opcode _sym8328[] = {
  // ldbC_gY_agXIs18_zero    (0)
  { "ldbC_gY_agXIs18_zero", 1, 0, 36, 64,  0x0, { 0 },_sym1766, "^ *([^} ,\t,]+),([^} ,\t,]+)$", 0, 2, 4, 0, 0, 2, _sym1764_operands_operands,_sym1765,1,0, 0,0,&_sym1762,0,{}, 0,0,0,0,0,-1, },
};

// Instructions named 'ldbc_s_gy_agx_is18_zero'.
static struct adl_opcode _sym8329[] = {
  // ldbC_s_gY_agX_Is18_zero    (0)
  { "ldbC_s_gY_agX_Is18_zero", 1, 0, 36, 64,  0x0, { 0 },_sym1790, "^ *([^} ,\t,]+),([^} ,\t,]+)$", 0, 2, 4, 0, 0, 2, _sym1788_operands_operands,_sym1789,1,0, 0,0,&_sym1786,0,{}, 0,0,0,0,0,-1, },
};

// Instructions named 'ldbc_s_gy_agxis18_zero'.
static struct adl_opcode _sym8330[] = {
  // ldbC_s_gY_agXIs18_zero    (0)
  { "ldbC_s_gY_agXIs18_zero", 1, 0, 36, 64,  0x0, { 0 },_sym1782, "^ *([^} ,\t,]+),([^} ,\t,]+)$", 0, 2, 4, 0, 0, 2, _sym1780_operands_operands,_sym1781,1,0, 0,0,&_sym1778,0,{}, 0,0,0,0,0,-1, },
};

// Instructions named 'ldbc_u_gy_agxis18_zero'.
static struct adl_opcode _sym8331[] = {
  // ldbC_u_gY_agXIs18_zero    (0)
  { "ldbC_u_gY_agXIs18_zero", 1, 0, 36, 64,  0x0, { 0 },_sym1798, "^ *([^} ,\t,]+),([^} ,\t,]+)$", 0, 2, 4, 0, 0, 2, _sym1796_operands_operands,_sym1797,1,0, 0,0,&_sym1794,0,{}, 0,0,0,0,0,-1, },
};

// Instructions named 'ldbc_u_s_gy_agxis18_zero'.
static struct adl_opcode _sym8332[] = {
  // ldbC_u_s_gY_agXIs18_zero    (0)
  { "ldbC_u_s_gY_agXIs18_zero", 1, 0, 36, 64,  0x0, { 0 },_sym1806, "^ *([^} ,\t,]+),([^} ,\t,]+)$", 0, 2, 4, 0, 0, 2, _sym1804_operands_operands,_sym1805,1,0, 0,0,&_sym1802,0,{}, 0,0,0,0,0,-1, },
};

// Instructions named 'ldbs'.
static struct adl_opcode _sym8333[] = {
  // ldb_u_s_gY_agX_Is9    (0)
  { "ldb_u_s_gY_agX_Is9", 1, 3, 29, 64,  0x0, { 0xec200000,},_sym4317, "^ *(\\.laddr|\\.s|)\\.u(\\.laddr|\\.s|) (g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)([+-][^},[[. , ]+)?\\]$", 0, 5, 5, 0, 2, 0, _sym4316_operands_operands,0,0,2, 0,0,&_sym4315,0,{}, 0,0,0,0,0,1, },
// ldb_u_s_gY_agX_Is9    (1)
{ "ldb_u_s_gY_agX_Is9", 1, 3, 29, 64,  0x0, { 0xec200000,},_sym6648, "^ *(\\.laddr|\\.s|)\\.u(\\.laddr|\\.s|) (g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)([+-][^},[[. , ]+)?\\]$", 0, 5, 5, 0, 2, 0, _sym6647_operands_operands,0,0,2, 0,0,&_sym6646,0,{}, 0,0,0,0,0,1, },
// ldb_s_gZ_agX_Is9    (2)
{ "ldb_s_gZ_agX_Is9", 1, 3, 29, 64,  0x0, { 0xec000000,},_sym4240, "^ *(\\.laddr|\\.s|)(\\.laddr|\\.s|) (g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)([+-][^},[[ , ]+)?\\]$", 0, 5, 5, 0, 2, 0, _sym4239_operands_operands,0,0,2, 0,0,&_sym4238,0,{}, 0,0,0,0,0,3, },
// ldb_s_gZ_agX_Is9    (3)
{ "ldb_s_gZ_agX_Is9", 1, 3, 29, 64,  0x0, { 0xec000000,},_sym6571, "^ *(\\.laddr|\\.s|)(\\.laddr|\\.s|) (g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)([+-][^},[[ , ]+)?\\]$", 0, 5, 5, 0, 2, 0, _sym6570_operands_operands,0,0,2, 0,0,&_sym6569,0,{}, 0,0,0,0,0,3, },
// ldb_s_gZ_agX_Is9_wide_imm    (4)
{ "ldb_s_gZ_agX_Is9_wide_imm", 1, 0, 29, 64,  0x0, { 0 },_sym4296, "^ *(\\.s|) (g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)([+-][^},[[ , ]+)?\\]$", 0, 4, 4, 0, 1, 0, _sym4294_operands_operands,_sym4295,1,1, 0,0,&_sym4290,0,{}, 0,0,0,0,0,5, },
// ldb_s_gZ_agX_Is9_wide_imm    (5)
{ "ldb_s_gZ_agX_Is9_wide_imm", 1, 0, 29, 64,  0x0, { 0 },_sym6627, "^ *(\\.s|) (g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)([+-][^},[[ , ]+)?\\]$", 0, 4, 4, 0, 1, 0, _sym6625_operands_operands,_sym6626,1,1, 0,0,&_sym6621,0,{}, 0,0,0,0,0,5, },
// ldb_u_s_gY_agX_Is9_zero    (6)
{ "ldb_u_s_gY_agX_Is9_zero", 1, 0, 29, 64,  0x0, { 0 },_sym4378, "^ *(\\.laddr|\\.s|)\\.u(\\.laddr|\\.s|) (g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\]$", 0, 4, 4, 0, 2, 0, _sym4376_operands_operands,_sym4377,1,2, 0,0,&_sym4374,0,{}, 0,0,0,0,0,7, },
// ldb_u_s_gY_agX_Is9_zero    (7)
{ "ldb_u_s_gY_agX_Is9_zero", 1, 0, 29, 64,  0x0, { 0 },_sym6709, "^ *(\\.laddr|\\.s|)\\.u(\\.laddr|\\.s|) (g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\]$", 0, 4, 4, 0, 2, 0, _sym6707_operands_operands,_sym6708,1,2, 0,0,&_sym6705,0,{}, 0,0,0,0,0,7, },
// ldb_s_gY_agX_u_Is9    (8)
{ "ldb_s_gY_agX_u_Is9", 1, 3, 29, 64,  0x0, { 0xec600000,},_sym4176, "^ *(\\.laddr|\\.s|)(\\.laddr|\\.s|) (g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\]([+-][^},[[ , ]+)?$", 0, 5, 5, 0, 2, 0, _sym4175_operands_operands,0,0,2, 0,0,&_sym4174,0,{}, 0,0,0,0,0,9, },
// ldb_s_gY_agX_u_Is9    (9)
{ "ldb_s_gY_agX_u_Is9", 1, 3, 29, 64,  0x0, { 0xec600000,},_sym6507, "^ *(\\.laddr|\\.s|)(\\.laddr|\\.s|) (g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\]([+-][^},[[ , ]+)?$", 0, 5, 5, 0, 2, 0, _sym6506_operands_operands,0,0,2, 0,0,&_sym6505,0,{}, 0,0,0,0,0,9, },
// ldb_s_gY_agX_u_Is9_wide_imm    (10)
{ "ldb_s_gY_agX_u_Is9_wide_imm", 1, 0, 29, 64,  0x0, { 0 },_sym4232, "^ *(\\.s|) (g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\]([+-][^},[[ , ]+)?$", 0, 4, 4, 0, 1, 0, _sym4230_operands_operands,_sym4231,1,1, 0,0,&_sym4226,0,{}, 0,0,0,0,0,11, },
// ldb_s_gY_agX_u_Is9_wide_imm    (11)
{ "ldb_s_gY_agX_u_Is9_wide_imm", 1, 0, 29, 64,  0x0, { 0 },_sym6563, "^ *(\\.s|) (g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\]([+-][^},[[ , ]+)?$", 0, 4, 4, 0, 1, 0, _sym6561_operands_operands,_sym6562,1,1, 0,0,&_sym6557,0,{}, 0,0,0,0,0,11, },
};

// Instructions named 'ldbs.u'.
static struct adl_opcode _sym8334[] = {
  // ldb_u_s_gY_agX_Is9_wide_imm    (0)
  { "ldb_u_s_gY_agX_Is9_wide_imm", 1, 0, 29, 64,  0x0, { 0 },_sym4373, "^ *(\\.s|) (g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)([+-][^},[[ , ]+)?\\]$", 0, 4, 4, 0, 1, 0, _sym4371_operands_operands,_sym4372,1,1, 0,0,&_sym4367,0,{}, 0,0,0,0,0,1, },
// ldb_u_s_gY_agX_Is9_wide_imm    (1)
{ "ldb_u_s_gY_agX_Is9_wide_imm", 1, 0, 29, 64,  0x0, { 0 },_sym6704, "^ *(\\.s|) (g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)([+-][^},[[ , ]+)?\\]$", 0, 4, 4, 0, 1, 0, _sym6702_operands_operands,_sym6703,1,1, 0,0,&_sym6698,0,{}, 0,0,0,0,0,1, },
};

// Instructions named 'ldc'.
static struct adl_opcode _sym8335[] = {
  // ldC_gY_agXIs18    (0)
  { "ldC_gY_agXIs18", 1, 4, 36, 64,  0x0, { 0x0,0x64000000,},_sym1669, "^ *(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)([+-][^},[[, ]+)?\\]$", 0, 3, 3, 0, 0, 0, _sym1668_operands_operands,0,0,0, 0,0,&_sym1667,0,{}, 0,0,0,0,0,0, },
// ldC_agY_spIs21    (1)
{ "ldC_agY_spIs21", 1, 4, 36, 64,  0x0, { 0x0,0x66000000,},_sym1661, "^ *(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19),\\[sp([+-][^},[[, ]+)?\\]$", 0, 2, 2, 0, 0, 0, _sym1660_operands_operands,0,0,0, 0,0,&_sym1659,0,{}, 0,0,0,0,0,1, },
// ldC_gY_agX_Is18    (2)
{ "ldC_gY_agX_Is18", 1, 4, 36, 64,  0x0, { 0x0,0x63000000,},_sym1677, "^ *(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\]([+-][^},[[, ]+)?$", 0, 3, 3, 0, 0, 0, _sym1676_operands_operands,0,0,0, 0,0,&_sym1675,0,{}, 0,0,0,0,0,2, },
// ldC_agX_Is18    (3)
{ "ldC_agX_Is18", 1, 4, 36, 64,  0x0, { 0x0,0x61000000,},_sym1653, "^ *\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\]([+-][^},[[ ]+)?$", 0, 2, 2, 0, 0, 0, _sym1652_operands_operands,0,0,0, 0,0,&_sym1651,0,{}, 0,0,0,0,0,3, },
};

// Instructions named 'ldc.u'.
static struct adl_opcode _sym8336[] = {
  // ldC_u_gY_agXIs18    (0)
  { "ldC_u_gY_agXIs18", 1, 4, 36, 64,  0x0, { 0x0,0x65000000,},_sym1693, "^ *(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)([+-][^},[[, ]+)?\\]$", 0, 3, 3, 0, 0, 0, _sym1692_operands_operands,0,0,0, 0,0,&_sym1691,0,{}, 0,0,0,0,0,0, },
// ldC_u_agY_spIs21    (1)
{ "ldC_u_agY_spIs21", 1, 4, 36, 64,  0x0, { 0x0,0x67000000,},_sym1685, "^ *(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19),\\[sp([+-][^},[[, ]+)?\\]$", 0, 2, 2, 0, 0, 0, _sym1684_operands_operands,0,0,0, 0,0,&_sym1683,0,{}, 0,0,0,0,0,1, },
};

// Instructions named 'ldc_agx_is18_zero'.
static struct adl_opcode _sym8337[] = {
  // ldC_agX_Is18_zero    (0)
  { "ldC_agX_Is18_zero", 1, 0, 36, 64,  0x0, { 0 },_sym1658, "^ *([^} ,\t,]+)$", 0, 1, 2, 0, 0, 1, _sym1656_operands_operands,_sym1657,1,0, 0,0,&_sym1654,0,{}, 0,0,0,0,0,-1, },
};

// Instructions named 'ldc_agy_spis21_zero'.
static struct adl_opcode _sym8338[] = {
  // ldC_agY_spIs21_zero    (0)
  { "ldC_agY_spIs21_zero", 1, 0, 36, 64,  0x0, { 0 },_sym1666, "^ *([^} ,\t,]+)$", 0, 1, 2, 0, 0, 1, _sym1664_operands_operands,_sym1665,1,0, 0,0,&_sym1662,0,{}, 0,0,0,0,0,-1, },
};

// Instructions named 'ldc_gy_agx_is18_zero'.
static struct adl_opcode _sym8339[] = {
  // ldC_gY_agX_Is18_zero    (0)
  { "ldC_gY_agX_Is18_zero", 1, 0, 36, 64,  0x0, { 0 },_sym1682, "^ *([^} ,\t,]+),([^} ,\t,]+)$", 0, 2, 4, 0, 0, 2, _sym1680_operands_operands,_sym1681,1,0, 0,0,&_sym1678,0,{}, 0,0,0,0,0,-1, },
};

// Instructions named 'ldc_gy_agxis18_zero'.
static struct adl_opcode _sym8340[] = {
  // ldC_gY_agXIs18_zero    (0)
  { "ldC_gY_agXIs18_zero", 1, 0, 36, 64,  0x0, { 0 },_sym1674, "^ *([^} ,\t,]+),([^} ,\t,]+)$", 0, 2, 4, 0, 0, 2, _sym1672_operands_operands,_sym1673,1,0, 0,0,&_sym1670,0,{}, 0,0,0,0,0,-1, },
};

// Instructions named 'ldc_u_agy_spis21_zero'.
static struct adl_opcode _sym8341[] = {
  // ldC_u_agY_spIs21_zero    (0)
  { "ldC_u_agY_spIs21_zero", 1, 0, 36, 64,  0x0, { 0 },_sym1690, "^ *([^} ,\t,]+)$", 0, 1, 2, 0, 0, 1, _sym1688_operands_operands,_sym1689,1,0, 0,0,&_sym1686,0,{}, 0,0,0,0,0,-1, },
};

// Instructions named 'ldc_u_gy_agxis18_zero'.
static struct adl_opcode _sym8342[] = {
  // ldC_u_gY_agXIs18_zero    (0)
  { "ldC_u_gY_agXIs18_zero", 1, 0, 36, 64,  0x0, { 0 },_sym1698, "^ *([^} ,\t,]+),([^} ,\t,]+)$", 0, 2, 4, 0, 0, 2, _sym1696_operands_operands,_sym1697,1,0, 0,0,&_sym1694,0,{}, 0,0,0,0,0,-1, },
};

// Instructions named 'ldh'.
static struct adl_opcode _sym8343[] = {
  // ldh_s_gZ_agX_Is9_line0_wide_imm_ld    (0)
  { "ldh_s_gZ_agX_Is9_line0_wide_imm_ld", 1, 0, 29, 64,  0x0, { 0 },_sym4512, "^ *(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)([+-][^},[[, ]+)?\\]$", 0, 3, 3, 0, 0, 0, _sym4510_operands_operands,_sym4511,1,0, 0,0,&_sym4508,0,{}, 0,0,0,0,0,16, },
// ldh_s_gZ_agX_Is9_line0_wide_imm_ld    (1)
{ "ldh_s_gZ_agX_Is9_line0_wide_imm_ld", 1, 0, 29, 64,  0x0, { 0 },_sym6843, "^ *(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)([+-][^},[[, ]+)?\\]$", 0, 3, 3, 0, 0, 0, _sym6841_operands_operands,_sym6842,1,0, 0,0,&_sym6839,0,{}, 0,0,0,0,0,16, },
// ldh_s_gZ_agX_Is9_line1_wide_imm_ld    (2)
{ "ldh_s_gZ_agX_Is9_line1_wide_imm_ld", 1, 0, 29, 64,  0x0, { 0 },_sym4524, "^ *(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)([+-][^},[[, ]+)?\\]$", 0, 3, 3, 0, 0, 0, _sym4522_operands_operands,_sym4523,1,0, 0,0,&_sym4520,0,{}, 0,0,0,0,0,3, },
// ldh_s_gZ_agX_Is9_line1_wide_imm_ld    (3)
{ "ldh_s_gZ_agX_Is9_line1_wide_imm_ld", 1, 0, 29, 64,  0x0, { 0 },_sym6855, "^ *(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)([+-][^},[[, ]+)?\\]$", 0, 3, 3, 0, 0, 0, _sym6853_operands_operands,_sym6854,1,0, 0,0,&_sym6851,0,{}, 0,0,0,0,0,3, },
// ldh_s_gY_agX_u_Is9_line0_wide_imm_ld    (4)
{ "ldh_s_gY_agX_u_Is9_line0_wide_imm_ld", 1, 0, 29, 64,  0x0, { 0 },_sym4448, "^ *(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\]([+-][^},[[, ]+)?$", 0, 3, 3, 0, 0, 0, _sym4446_operands_operands,_sym4447,1,0, 0,0,&_sym4444,0,{}, 0,0,0,0,0,18, },
// ldh_s_gY_agX_u_Is9_line0_wide_imm_ld    (5)
{ "ldh_s_gY_agX_u_Is9_line0_wide_imm_ld", 1, 0, 29, 64,  0x0, { 0 },_sym6779, "^ *(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\]([+-][^},[[, ]+)?$", 0, 3, 3, 0, 0, 0, _sym6777_operands_operands,_sym6778,1,0, 0,0,&_sym6775,0,{}, 0,0,0,0,0,18, },
// ldh_s_gY_agX_u_Is9_line1_wide_imm_ld    (6)
{ "ldh_s_gY_agX_u_Is9_line1_wide_imm_ld", 1, 0, 29, 64,  0x0, { 0 },_sym4460, "^ *(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\]([+-][^},[[, ]+)?$", 0, 3, 3, 0, 0, 0, _sym4458_operands_operands,_sym4459,1,0, 0,0,&_sym4456,0,{}, 0,0,0,0,0,7, },
// ldh_s_gY_agX_u_Is9_line1_wide_imm_ld    (7)
{ "ldh_s_gY_agX_u_Is9_line1_wide_imm_ld", 1, 0, 29, 64,  0x0, { 0 },_sym6791, "^ *(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\]([+-][^},[[, ]+)?$", 0, 3, 3, 0, 0, 0, _sym6789_operands_operands,_sym6790,1,0, 0,0,&_sym6787,0,{}, 0,0,0,0,0,7, },
// ldh_s_gZ_agX_agY_plus    (8)
{ "ldh_s_gZ_agX_agY_plus", 1, 0, 29, 64,  0x0, { 0 },_sym4555, "^ *(\\.s|) (g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\+(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\]$", 0, 4, 4, 0, 1, 0, _sym4553_operands_operands,_sym4554,1,1, 0,0,&_sym4551,0,{}, 0,0,0,0,0,11, },
// ldh_u_s_u_gZ_agX_agY_plus    (9)
{ "ldh_u_s_u_gZ_agX_agY_plus", 1, 0, 29, 64,  0x0, { 0 },_sym6986, "^ *(\\.s|) (g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\]\\+(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)$", 0, 4, 4, 0, 1, 0, _sym6984_operands_operands,_sym6985,1,1, 0,0,&_sym6982,0,{}, 0,0,0,0,0,13, },
// ldh_u_s_u_gZ_agX_agY_minus    (10)
{ "ldh_u_s_u_gZ_agX_agY_minus", 1, 0, 29, 64,  0x0, { 0 },_sym6981, "^ *(\\.s|) (g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\]\\-(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)$", 0, 4, 4, 0, 1, 0, _sym6979_operands_operands,_sym6980,1,1, 0,0,&_sym6977,0,{}, 0,0,0,0,0,14, },
// ldh_s_gZ_agX_agY_plus    (11)
{ "ldh_s_gZ_agX_agY_plus", 1, 0, 29, 64,  0x0, { 0 },_sym6886, "^ *(\\.s|) (g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\+(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\]$", 0, 4, 4, 0, 1, 0, _sym6884_operands_operands,_sym6885,1,1, 0,0,&_sym6882,0,{}, 0,0,0,0,0,11, },
// ldh_s_gZ_agX_agY_minus    (12)
{ "ldh_s_gZ_agX_agY_minus", 1, 0, 29, 64,  0x0, { 0 },_sym6881, "^ *(\\.s|) (g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\-(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\]$", 0, 4, 4, 0, 1, 0, _sym6879_operands_operands,_sym6880,1,1, 0,0,&_sym6877,0,{}, 0,0,0,0,0,15, },
// ldh_u_s_u_gZ_agX_agY_plus    (13)
{ "ldh_u_s_u_gZ_agX_agY_plus", 1, 0, 29, 64,  0x0, { 0 },_sym4655, "^ *(\\.s|) (g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\]\\+(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)$", 0, 4, 4, 0, 1, 0, _sym4653_operands_operands,_sym4654,1,1, 0,0,&_sym4651,0,{}, 0,0,0,0,0,13, },
// ldh_u_s_u_gZ_agX_agY_minus    (14)
{ "ldh_u_s_u_gZ_agX_agY_minus", 1, 0, 29, 64,  0x0, { 0 },_sym4650, "^ *(\\.s|) (g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\]\\-(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)$", 0, 4, 4, 0, 1, 0, _sym4648_operands_operands,_sym4649,1,1, 0,0,&_sym4646,0,{}, 0,0,0,0,0,14, },
// ldh_s_gZ_agX_agY_minus    (15)
{ "ldh_s_gZ_agX_agY_minus", 1, 0, 29, 64,  0x0, { 0 },_sym4550, "^ *(\\.s|) (g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\-(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\]$", 0, 4, 4, 0, 1, 0, _sym4548_operands_operands,_sym4549,1,1, 0,0,&_sym4546,0,{}, 0,0,0,0,0,15, },
// ldh_gY_agXIs18    (16)
{ "ldh_gY_agXIs18", 1, 0, 36, 64,  0x0, { 0 },_sym2034, "^ *(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)([+-][^},[[, ]+)?\\]$", 0, 3, 3, 0, 0, 0, _sym2032_operands_operands,_sym2033,1,0, 0,0,&_sym2030,0,{}, 0,0,0,0,0,16, },
// ldhC_gY_spIs21_ldh    (17)
{ "ldhC_gY_spIs21_ldh", 1, 0, 36, 64,  0x0, { 0 },_sym1896, "^ *(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),\\[sp([+-][^},[[, ]+)?\\]$", 0, 2, 2, 0, 0, 0, _sym1894_operands_operands,_sym1895,1,0, 0,0,&_sym1892,0,{}, 0,0,0,0,0,17, },
// ldh_gY_agX_Is18    (18)
{ "ldh_gY_agX_Is18", 1, 0, 36, 64,  0x0, { 0 },_sym2045, "^ *(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\]([+-][^},[[, ]+)?$", 0, 3, 3, 0, 0, 0, _sym2043_operands_operands,_sym2044,1,0, 0,0,&_sym2041,0,{}, 0,0,0,0,0,18, },
// ldh_s_gX_Iu22    (19)
{ "ldh_s_gX_Iu22", 1, 0, 58, 64,  0x0, { 0 },_sym2704, "^ *(\\.s|) (g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),([^},[ , ]+)$", 0, 3, 3, 0, 1, 0, _sym2702_operands_operands,_sym2703,1,1, 0,0,&_sym2700,0,{}, 0,0,0,0,0,19, },
// ldhC_gY_sp_Is21_ldh    (20)
{ "ldhC_gY_sp_Is21_ldh", 1, 0, 36, 64,  0x0, { 0 },_sym1914, "^ *(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),\\[sp\\]([+-][^},[[, ]+)?$", 0, 2, 2, 0, 0, 0, _sym1912_operands_operands,_sym1913,1,0, 0,0,&_sym1910,0,{}, 0,0,0,0,0,20, },
};

// Instructions named 'ldh.laddr'.
static struct adl_opcode _sym8344[] = {
  // ldh_s_gZ_agX_Is9_ld_line    (0)
  { "ldh_s_gZ_agX_Is9_ld_line", 1, 0, 29, 64,  0x0, { 0 },_sym4491, "^ *(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)([+-][^},[[, ]+)?\\]$", 0, 3, 3, 0, 0, 0, _sym4489_operands_operands,_sym4490,1,0, 0,0,&_sym4487,0,{}, 0,0,0,0,0,1, },
// ldh_s_gZ_agX_Is9_ld_line    (1)
{ "ldh_s_gZ_agX_Is9_ld_line", 1, 0, 29, 64,  0x0, { 0 },_sym6822, "^ *(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)([+-][^},[[, ]+)?\\]$", 0, 3, 3, 0, 0, 0, _sym6820_operands_operands,_sym6821,1,0, 0,0,&_sym6818,0,{}, 0,0,0,0,0,1, },
// ldh_s_gY_agX_u_Is9_ld_line    (2)
{ "ldh_s_gY_agX_u_Is9_ld_line", 1, 0, 29, 64,  0x0, { 0 },_sym4427, "^ *(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\]([+-][^},[[, ]+)?$", 0, 3, 3, 0, 0, 0, _sym4425_operands_operands,_sym4426,1,0, 0,0,&_sym4423,0,{}, 0,0,0,0,0,3, },
// ldh_s_gY_agX_u_Is9_ld_line    (3)
{ "ldh_s_gY_agX_u_Is9_ld_line", 1, 0, 29, 64,  0x0, { 0 },_sym6758, "^ *(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\]([+-][^},[[, ]+)?$", 0, 3, 3, 0, 0, 0, _sym6756_operands_operands,_sym6757,1,0, 0,0,&_sym6754,0,{}, 0,0,0,0,0,3, },
};

// Instructions named 'ldh.laddr.s'.
static struct adl_opcode _sym8345[] = {
  // ldh_s_gZ_agX_Is9_lds_line    (0)
  { "ldh_s_gZ_agX_Is9_lds_line", 1, 0, 29, 64,  0x0, { 0 },_sym4506, "^ *(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)([+-][^},[[, ]+)?\\]$", 0, 3, 3, 0, 0, 0, _sym4504_operands_operands,_sym4505,1,0, 0,0,&_sym4502,0,{}, 0,0,0,0,0,1, },
// ldh_s_gZ_agX_Is9_lds_line    (1)
{ "ldh_s_gZ_agX_Is9_lds_line", 1, 0, 29, 64,  0x0, { 0 },_sym6837, "^ *(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)([+-][^},[[, ]+)?\\]$", 0, 3, 3, 0, 0, 0, _sym6835_operands_operands,_sym6836,1,0, 0,0,&_sym6833,0,{}, 0,0,0,0,0,1, },
// ldh_s_gY_agX_u_Is9_lds_line    (2)
{ "ldh_s_gY_agX_u_Is9_lds_line", 1, 0, 29, 64,  0x0, { 0 },_sym4442, "^ *(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\]([+-][^},[[, ]+)?$", 0, 3, 3, 0, 0, 0, _sym4440_operands_operands,_sym4441,1,0, 0,0,&_sym4438,0,{}, 0,0,0,0,0,3, },
// ldh_s_gY_agX_u_Is9_lds_line    (3)
{ "ldh_s_gY_agX_u_Is9_lds_line", 1, 0, 29, 64,  0x0, { 0 },_sym6773, "^ *(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\]([+-][^},[[, ]+)?$", 0, 3, 3, 0, 0, 0, _sym6771_operands_operands,_sym6772,1,0, 0,0,&_sym6769,0,{}, 0,0,0,0,0,3, },
};

// Instructions named 'ldh.laddr.u'.
static struct adl_opcode _sym8346[] = {
  // ldh_u_s_gY_agX_Is9_ld_line    (0)
  { "ldh_u_s_gY_agX_Is9_ld_line", 1, 0, 29, 64,  0x0, { 0 },_sym4568, "^ *(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)([+-][^},[[, ]+)?\\]$", 0, 3, 3, 0, 0, 0, _sym4566_operands_operands,_sym4567,1,0, 0,0,&_sym4564,0,{}, 0,0,0,0,0,1, },
// ldh_u_s_gY_agX_Is9_ld_line    (1)
{ "ldh_u_s_gY_agX_Is9_ld_line", 1, 0, 29, 64,  0x0, { 0 },_sym6899, "^ *(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)([+-][^},[[, ]+)?\\]$", 0, 3, 3, 0, 0, 0, _sym6897_operands_operands,_sym6898,1,0, 0,0,&_sym6895,0,{}, 0,0,0,0,0,1, },
};

// Instructions named 'ldh.laddr.u.s'.
static struct adl_opcode _sym8347[] = {
  // ldh_u_s_gY_agX_Is9_lds_line    (0)
  { "ldh_u_s_gY_agX_Is9_lds_line", 1, 0, 29, 64,  0x0, { 0 },_sym4583, "^ *(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)([+-][^},[[, ]+)?\\]$", 0, 3, 3, 0, 0, 0, _sym4581_operands_operands,_sym4582,1,0, 0,0,&_sym4579,0,{}, 0,0,0,0,0,1, },
// ldh_u_s_gY_agX_Is9_lds_line    (1)
{ "ldh_u_s_gY_agX_Is9_lds_line", 1, 0, 29, 64,  0x0, { 0 },_sym6914, "^ *(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)([+-][^},[[, ]+)?\\]$", 0, 3, 3, 0, 0, 0, _sym6912_operands_operands,_sym6913,1,0, 0,0,&_sym6910,0,{}, 0,0,0,0,0,1, },
};

// Instructions named 'ldh.s'.
static struct adl_opcode _sym8348[] = {
  // ldh_s_gZ_agX_Is9_line0_wide_imm_lds    (0)
  { "ldh_s_gZ_agX_Is9_line0_wide_imm_lds", 1, 0, 29, 64,  0x0, { 0 },_sym4518, "^ *(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)([+-][^},[[, ]+)?\\]$", 0, 3, 3, 0, 0, 0, _sym4516_operands_operands,_sym4517,1,0, 0,0,&_sym4514,0,{}, 0,0,0,0,0,8, },
// ldh_s_gZ_agX_Is9_line0_wide_imm_lds    (1)
{ "ldh_s_gZ_agX_Is9_line0_wide_imm_lds", 1, 0, 29, 64,  0x0, { 0 },_sym6849, "^ *(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)([+-][^},[[, ]+)?\\]$", 0, 3, 3, 0, 0, 0, _sym6847_operands_operands,_sym6848,1,0, 0,0,&_sym6845,0,{}, 0,0,0,0,0,8, },
// ldh_s_gZ_agX_Is9_line1_wide_imm_lds    (2)
{ "ldh_s_gZ_agX_Is9_line1_wide_imm_lds", 1, 0, 29, 64,  0x0, { 0 },_sym4530, "^ *(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)([+-][^},[[, ]+)?\\]$", 0, 3, 3, 0, 0, 0, _sym4528_operands_operands,_sym4529,1,0, 0,0,&_sym4526,0,{}, 0,0,0,0,0,3, },
// ldh_s_gZ_agX_Is9_line1_wide_imm_lds    (3)
{ "ldh_s_gZ_agX_Is9_line1_wide_imm_lds", 1, 0, 29, 64,  0x0, { 0 },_sym6861, "^ *(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)([+-][^},[[, ]+)?\\]$", 0, 3, 3, 0, 0, 0, _sym6859_operands_operands,_sym6860,1,0, 0,0,&_sym6857,0,{}, 0,0,0,0,0,3, },
// ldh_s_gY_agX_u_Is9_line0_wide_imm_lds    (4)
{ "ldh_s_gY_agX_u_Is9_line0_wide_imm_lds", 1, 0, 29, 64,  0x0, { 0 },_sym4454, "^ *(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\]([+-][^},[[, ]+)?$", 0, 3, 3, 0, 0, 0, _sym4452_operands_operands,_sym4453,1,0, 0,0,&_sym4450,0,{}, 0,0,0,0,0,10, },
// ldh_s_gY_agX_u_Is9_line0_wide_imm_lds    (5)
{ "ldh_s_gY_agX_u_Is9_line0_wide_imm_lds", 1, 0, 29, 64,  0x0, { 0 },_sym6785, "^ *(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\]([+-][^},[[, ]+)?$", 0, 3, 3, 0, 0, 0, _sym6783_operands_operands,_sym6784,1,0, 0,0,&_sym6781,0,{}, 0,0,0,0,0,10, },
// ldh_s_gY_agX_u_Is9_line1_wide_imm_lds    (6)
{ "ldh_s_gY_agX_u_Is9_line1_wide_imm_lds", 1, 0, 29, 64,  0x0, { 0 },_sym4466, "^ *(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\]([+-][^},[[, ]+)?$", 0, 3, 3, 0, 0, 0, _sym4464_operands_operands,_sym4465,1,0, 0,0,&_sym4462,0,{}, 0,0,0,0,0,7, },
// ldh_s_gY_agX_u_Is9_line1_wide_imm_lds    (7)
{ "ldh_s_gY_agX_u_Is9_line1_wide_imm_lds", 1, 0, 29, 64,  0x0, { 0 },_sym6797, "^ *(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\]([+-][^},[[, ]+)?$", 0, 3, 3, 0, 0, 0, _sym6795_operands_operands,_sym6796,1,0, 0,0,&_sym6793,0,{}, 0,0,0,0,0,7, },
// ldh_s_gY_agXIs18    (8)
{ "ldh_s_gY_agXIs18", 1, 0, 36, 64,  0x0, { 0 },_sym2056, "^ *(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)([+-][^},[[, ]+)?\\]$", 0, 3, 3, 0, 0, 0, _sym2054_operands_operands,_sym2055,1,0, 0,0,&_sym2052,0,{}, 0,0,0,0,0,8, },
// ldhC_s_gY_spIs21_ldh    (9)
{ "ldhC_s_gY_spIs21_ldh", 1, 0, 36, 64,  0x0, { 0 },_sym1948, "^ *(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),\\[sp([+-][^},[[, ]+)?\\]$", 0, 2, 2, 0, 0, 0, _sym1946_operands_operands,_sym1947,1,0, 0,0,&_sym1944,0,{}, 0,0,0,0,0,9, },
// ldh_s_gY_agX_Is18    (10)
{ "ldh_s_gY_agX_Is18", 1, 0, 36, 64,  0x0, { 0 },_sym2067, "^ *(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\]([+-][^},[[, ]+)?$", 0, 3, 3, 0, 0, 0, _sym2065_operands_operands,_sym2066,1,0, 0,0,&_sym2063,0,{}, 0,0,0,0,0,10, },
// ldhC_s_gY_sp_Is21_ldh    (11)
{ "ldhC_s_gY_sp_Is21_ldh", 1, 0, 36, 64,  0x0, { 0 },_sym1966, "^ *(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),\\[sp\\]([+-][^},[[, ]+)?$", 0, 2, 2, 0, 0, 0, _sym1964_operands_operands,_sym1965,1,0, 0,0,&_sym1962,0,{}, 0,0,0,0,0,11, },
};

// Instructions named 'ldh.u'.
static struct adl_opcode _sym8349[] = {
  // ldh_u_s_gY_agX_Is9_line0_wide_imm_ld    (0)
  { "ldh_u_s_gY_agX_Is9_line0_wide_imm_ld", 1, 0, 29, 64,  0x0, { 0 },_sym4589, "^ *(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)([+-][^},[[, ]+)?\\]$", 0, 3, 3, 0, 0, 0, _sym4587_operands_operands,_sym4588,1,0, 0,0,&_sym4585,0,{}, 0,0,0,0,0,8, },
// ldh_u_s_gY_agX_Is9_line0_wide_imm_ld    (1)
{ "ldh_u_s_gY_agX_Is9_line0_wide_imm_ld", 1, 0, 29, 64,  0x0, { 0 },_sym6920, "^ *(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)([+-][^},[[, ]+)?\\]$", 0, 3, 3, 0, 0, 0, _sym6918_operands_operands,_sym6919,1,0, 0,0,&_sym6916,0,{}, 0,0,0,0,0,8, },
// ldh_u_s_gY_agX_Is9_line1_wide_imm_ld    (2)
{ "ldh_u_s_gY_agX_Is9_line1_wide_imm_ld", 1, 0, 29, 64,  0x0, { 0 },_sym4601, "^ *(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)([+-][^},[[, ]+)?\\]$", 0, 3, 3, 0, 0, 0, _sym4599_operands_operands,_sym4600,1,0, 0,0,&_sym4597,0,{}, 0,0,0,0,0,3, },
// ldh_u_s_gY_agX_Is9_line1_wide_imm_ld    (3)
{ "ldh_u_s_gY_agX_Is9_line1_wide_imm_ld", 1, 0, 29, 64,  0x0, { 0 },_sym6932, "^ *(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)([+-][^},[[, ]+)?\\]$", 0, 3, 3, 0, 0, 0, _sym6930_operands_operands,_sym6931,1,0, 0,0,&_sym6928,0,{}, 0,0,0,0,0,3, },
// ldh_u_s_gZ_agX_agY_unsigned    (4)
{ "ldh_u_s_gZ_agX_agY_unsigned", 1, 0, 29, 64,  0x0, { 0 },_sym4637, "^ *(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\+(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\]$", 0, 3, 3, 0, 0, 0, _sym4635_operands_operands,_sym4636,1,0, 0,0,&_sym4633,0,{}, 0,0,0,0,0,-1, },
// ldh_u_s_gZ_agX_agY_unsigned_minus    (5)
{ "ldh_u_s_gZ_agX_agY_unsigned_minus", 1, 0, 29, 64,  0x0, { 0 },_sym4642, "^ *(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\-(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\]$", 0, 3, 3, 0, 0, 0, _sym4640_operands_operands,_sym4641,1,0, 0,0,&_sym4638,0,{}, 0,0,0,0,0,-1, },
// ldh_u_s_gZ_agX_agY_unsigned    (6)
{ "ldh_u_s_gZ_agX_agY_unsigned", 1, 0, 29, 64,  0x0, { 0 },_sym6968, "^ *(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\+(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\]$", 0, 3, 3, 0, 0, 0, _sym6966_operands_operands,_sym6967,1,0, 0,0,&_sym6964,0,{}, 0,0,0,0,0,-1, },
// ldh_u_s_gZ_agX_agY_unsigned_minus    (7)
{ "ldh_u_s_gZ_agX_agY_unsigned_minus", 1, 0, 29, 64,  0x0, { 0 },_sym6973, "^ *(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\-(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\]$", 0, 3, 3, 0, 0, 0, _sym6971_operands_operands,_sym6972,1,0, 0,0,&_sym6969,0,{}, 0,0,0,0,0,-1, },
// ldh_u_gY_agXIs18    (8)
{ "ldh_u_gY_agXIs18", 1, 0, 36, 64,  0x0, { 0 },_sym2078, "^ *(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)([+-][^},[[, ]+)?\\]$", 0, 3, 3, 0, 0, 0, _sym2076_operands_operands,_sym2077,1,0, 0,0,&_sym2074,0,{}, 0,0,0,0,0,8, },
// ldhC_u_gY_spIs21_ldh    (9)
{ "ldhC_u_gY_spIs21_ldh", 1, 0, 36, 64,  0x0, { 0 },_sym1992, "^ *(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),\\[sp([+-][^},[[, ]+)?\\]$", 0, 2, 2, 0, 0, 0, _sym1990_operands_operands,_sym1991,1,0, 0,0,&_sym1988,0,{}, 0,0,0,0,0,9, },
};

// Instructions named 'ldh.u.s'.
static struct adl_opcode _sym8350[] = {
  // ldh_u_s_gY_agX_Is9_line0_wide_imm_lds    (0)
  { "ldh_u_s_gY_agX_Is9_line0_wide_imm_lds", 1, 0, 29, 64,  0x0, { 0 },_sym4595, "^ *(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)([+-][^},[[, ]+)?\\]$", 0, 3, 3, 0, 0, 0, _sym4593_operands_operands,_sym4594,1,0, 0,0,&_sym4591,0,{}, 0,0,0,0,0,8, },
// ldh_u_s_gY_agX_Is9_line0_wide_imm_lds    (1)
{ "ldh_u_s_gY_agX_Is9_line0_wide_imm_lds", 1, 0, 29, 64,  0x0, { 0 },_sym6926, "^ *(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)([+-][^},[[, ]+)?\\]$", 0, 3, 3, 0, 0, 0, _sym6924_operands_operands,_sym6925,1,0, 0,0,&_sym6922,0,{}, 0,0,0,0,0,8, },
// ldh_u_s_gY_agX_Is9_line1_wide_imm_lds    (2)
{ "ldh_u_s_gY_agX_Is9_line1_wide_imm_lds", 1, 0, 29, 64,  0x0, { 0 },_sym4607, "^ *(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)([+-][^},[[, ]+)?\\]$", 0, 3, 3, 0, 0, 0, _sym4605_operands_operands,_sym4606,1,0, 0,0,&_sym4603,0,{}, 0,0,0,0,0,3, },
// ldh_u_s_gY_agX_Is9_line1_wide_imm_lds    (3)
{ "ldh_u_s_gY_agX_Is9_line1_wide_imm_lds", 1, 0, 29, 64,  0x0, { 0 },_sym6938, "^ *(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)([+-][^},[[, ]+)?\\]$", 0, 3, 3, 0, 0, 0, _sym6936_operands_operands,_sym6937,1,0, 0,0,&_sym6934,0,{}, 0,0,0,0,0,3, },
// ldh_u_s_gZ_agX_agY_s    (4)
{ "ldh_u_s_gZ_agX_agY_s", 1, 0, 29, 64,  0x0, { 0 },_sym4627, "^ *(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\+(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\]$", 0, 3, 3, 0, 0, 0, _sym4625_operands_operands,_sym4626,1,0, 0,0,&_sym4623,0,{}, 0,0,0,0,0,-1, },
// ldh_u_s_gZ_agX_agY_s_minus    (5)
{ "ldh_u_s_gZ_agX_agY_s_minus", 1, 0, 29, 64,  0x0, { 0 },_sym4632, "^ *(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\-(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\]$", 0, 3, 3, 0, 0, 0, _sym4630_operands_operands,_sym4631,1,0, 0,0,&_sym4628,0,{}, 0,0,0,0,0,-1, },
// ldh_u_s_gZ_agX_agY_s    (6)
{ "ldh_u_s_gZ_agX_agY_s", 1, 0, 29, 64,  0x0, { 0 },_sym6958, "^ *(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\+(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\]$", 0, 3, 3, 0, 0, 0, _sym6956_operands_operands,_sym6957,1,0, 0,0,&_sym6954,0,{}, 0,0,0,0,0,-1, },
// ldh_u_s_gZ_agX_agY_s_minus    (7)
{ "ldh_u_s_gZ_agX_agY_s_minus", 1, 0, 29, 64,  0x0, { 0 },_sym6963, "^ *(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\-(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\]$", 0, 3, 3, 0, 0, 0, _sym6961_operands_operands,_sym6962,1,0, 0,0,&_sym6959,0,{}, 0,0,0,0,0,-1, },
// ldh_u_s_gY_agXIs18    (8)
{ "ldh_u_s_gY_agXIs18", 1, 0, 36, 64,  0x0, { 0 },_sym2089, "^ *(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)([+-][^},[[, ]+)?\\]$", 0, 3, 3, 0, 0, 0, _sym2087_operands_operands,_sym2088,1,0, 0,0,&_sym2085,0,{}, 0,0,0,0,0,8, },
// ldhC_u_s_gY_spIs21_ldh    (9)
{ "ldhC_u_s_gY_spIs21_ldh", 1, 0, 36, 64,  0x0, { 0 },_sym2018, "^ *(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),\\[sp([+-][^},[[, ]+)?\\]$", 0, 2, 2, 0, 0, 0, _sym2016_operands_operands,_sym2017,1,0, 0,0,&_sym2014,0,{}, 0,0,0,0,0,9, },
};

// Instructions named 'ldh_gy_agx_is18_zero'.
static struct adl_opcode _sym8351[] = {
  // ldh_gY_agX_Is18_zero    (0)
  { "ldh_gY_agX_Is18_zero", 1, 0, 36, 64,  0x0, { 0 },_sym2050, "^ *([^} ,\t,]+),([^} ,\t,]+)$", 0, 2, 4, 0, 0, 2, _sym2048_operands_operands,_sym2049,1,0, 0,0,&_sym2046,0,{}, 0,0,0,0,0,-1, },
};

// Instructions named 'ldh_gy_agxis18_zero'.
static struct adl_opcode _sym8352[] = {
  // ldh_gY_agXIs18_zero    (0)
  { "ldh_gY_agXIs18_zero", 1, 0, 36, 64,  0x0, { 0 },_sym2039, "^ *([^} ,\t,]+),([^} ,\t,]+)$", 0, 2, 4, 0, 0, 2, _sym2037_operands_operands,_sym2038,1,0, 0,0,&_sym2035,0,{}, 0,0,0,0,0,-1, },
};

// Instructions named 'ldh_s_gy_agx_is18_zero'.
static struct adl_opcode _sym8353[] = {
  // ldh_s_gY_agX_Is18_zero    (0)
  { "ldh_s_gY_agX_Is18_zero", 1, 0, 36, 64,  0x0, { 0 },_sym2072, "^ *([^} ,\t,]+),([^} ,\t,]+)$", 0, 2, 4, 0, 0, 2, _sym2070_operands_operands,_sym2071,1,0, 0,0,&_sym2068,0,{}, 0,0,0,0,0,-1, },
};

// Instructions named 'ldh_s_gy_agx_u_is9_ld'.
static struct adl_opcode _sym8354[] = {
  // ldh_s_gY_agX_u_Is9_ld    (0)
  { "ldh_s_gY_agX_u_Is9_ld", 1, 0, 29, 64,  0x0, { 0 },_sym4422, "^ *([^} ,\t,]+),([^} ,\t,]+),([^} ,\t,]+)$", 0, 3, 6, 0, 0, 3, _sym4420_operands_operands,_sym4421,1,0, 0,0,&_sym4418,0,{}, 0,0,0,0,0,1, },
// ldh_s_gY_agX_u_Is9_ld    (1)
{ "ldh_s_gY_agX_u_Is9_ld", 1, 0, 29, 64,  0x0, { 0 },_sym6753, "^ *([^} ,\t,]+),([^} ,\t,]+),([^} ,\t,]+)$", 0, 3, 6, 0, 0, 3, _sym6751_operands_operands,_sym6752,1,0, 0,0,&_sym6749,0,{}, 0,0,0,0,0,1, },
};

// Instructions named 'ldh_s_gy_agx_u_is9_ld_zero'.
static struct adl_opcode _sym8355[] = {
  // ldh_s_gY_agX_u_Is9_ld_zero    (0)
  { "ldh_s_gY_agX_u_Is9_ld_zero", 1, 0, 29, 64,  0x0, { 0 },_sym4432, "^ *([^} ,\t,]+),([^} ,\t,]+),([^} ,\t,]+),([^} ,\t,]+)$", 0, 4, 8, 0, 0, 4, _sym4430_operands_operands,_sym4431,1,0, 0,0,&_sym4428,0,{}, 0,0,0,0,0,1, },
// ldh_s_gY_agX_u_Is9_ld_zero    (1)
{ "ldh_s_gY_agX_u_Is9_ld_zero", 1, 0, 29, 64,  0x0, { 0 },_sym6763, "^ *([^} ,\t,]+),([^} ,\t,]+),([^} ,\t,]+),([^} ,\t,]+)$", 0, 4, 8, 0, 0, 4, _sym6761_operands_operands,_sym6762,1,0, 0,0,&_sym6759,0,{}, 0,0,0,0,0,1, },
};

// Instructions named 'ldh_s_gy_agx_u_is9_lds'.
static struct adl_opcode _sym8356[] = {
  // ldh_s_gY_agX_u_Is9_lds    (0)
  { "ldh_s_gY_agX_u_Is9_lds", 1, 0, 29, 64,  0x0, { 0 },_sym4437, "^ *([^} ,\t,]+),([^} ,\t,]+),([^} ,\t,]+)$", 0, 3, 6, 0, 0, 3, _sym4435_operands_operands,_sym4436,1,0, 0,0,&_sym4433,0,{}, 0,0,0,0,0,1, },
// ldh_s_gY_agX_u_Is9_lds    (1)
{ "ldh_s_gY_agX_u_Is9_lds", 1, 0, 29, 64,  0x0, { 0 },_sym6768, "^ *([^} ,\t,]+),([^} ,\t,]+),([^} ,\t,]+)$", 0, 3, 6, 0, 0, 3, _sym6766_operands_operands,_sym6767,1,0, 0,0,&_sym6764,0,{}, 0,0,0,0,0,1, },
};

// Instructions named 'ldh_s_gy_agx_u_is9_zero'.
static struct adl_opcode _sym8357[] = {
  // ldh_s_gY_agX_u_Is9_zero    (0)
  { "ldh_s_gY_agX_u_Is9_zero", 1, 0, 29, 64,  0x0, { 0 },_sym4478, "^ *([^} ,\t,]+),([^} ,\t,]+),([^} ,\t,]+),([^} ,\t,]+)$", 0, 4, 8, 0, 0, 4, _sym4476_operands_operands,_sym4477,1,0, 0,0,&_sym4474,0,{}, 0,0,0,0,0,1, },
// ldh_s_gY_agX_u_Is9_zero    (1)
{ "ldh_s_gY_agX_u_Is9_zero", 1, 0, 29, 64,  0x0, { 0 },_sym6809, "^ *([^} ,\t,]+),([^} ,\t,]+),([^} ,\t,]+),([^} ,\t,]+)$", 0, 4, 8, 0, 0, 4, _sym6807_operands_operands,_sym6808,1,0, 0,0,&_sym6805,0,{}, 0,0,0,0,0,1, },
};

// Instructions named 'ldh_s_gy_agxis18_zero'.
static struct adl_opcode _sym8358[] = {
  // ldh_s_gY_agXIs18_zero    (0)
  { "ldh_s_gY_agXIs18_zero", 1, 0, 36, 64,  0x0, { 0 },_sym2061, "^ *([^} ,\t,]+),([^} ,\t,]+)$", 0, 2, 4, 0, 0, 2, _sym2059_operands_operands,_sym2060,1,0, 0,0,&_sym2057,0,{}, 0,0,0,0,0,-1, },
};

// Instructions named 'ldh_s_gz_agx_agy'.
static struct adl_opcode _sym8359[] = {
  // ldh_s_gZ_agX_agY    (0)
  { "ldh_s_gZ_agX_agY", 1, 3, 29, 64,  0x0, { 0x7c000000,},_sym4545, "^ *([^} ,\t,]+),([^} ,\t,]+),([^} ,\t,]+),([^} ,\t,]+),([^} ,\t,]+)$", 0, 5, 10, 0, 0, 6, _sym4544_operands_operands,0,0,0, 0,0,&_sym4543,0,{}, 0,0,0,0,0,1, },
// ldh_s_gZ_agX_agY    (1)
{ "ldh_s_gZ_agX_agY", 1, 3, 29, 64,  0x0, { 0x7c000000,},_sym6876, "^ *([^} ,\t,]+),([^} ,\t,]+),([^} ,\t,]+),([^} ,\t,]+),([^} ,\t,]+)$", 0, 5, 10, 0, 0, 6, _sym6875_operands_operands,0,0,0, 0,0,&_sym6874,0,{}, 0,0,0,0,0,1, },
};

// Instructions named 'ldh_s_gz_agx_is9_ld'.
static struct adl_opcode _sym8360[] = {
  // ldh_s_gZ_agX_Is9_ld    (0)
  { "ldh_s_gZ_agX_Is9_ld", 1, 0, 29, 64,  0x0, { 0 },_sym4486, "^ *([^} ,\t,]+),([^} ,\t,]+),([^} ,\t,]+)$", 0, 3, 6, 0, 0, 3, _sym4484_operands_operands,_sym4485,1,0, 0,0,&_sym4482,0,{}, 0,0,0,0,0,1, },
// ldh_s_gZ_agX_Is9_ld    (1)
{ "ldh_s_gZ_agX_Is9_ld", 1, 0, 29, 64,  0x0, { 0 },_sym6817, "^ *([^} ,\t,]+),([^} ,\t,]+),([^} ,\t,]+)$", 0, 3, 6, 0, 0, 3, _sym6815_operands_operands,_sym6816,1,0, 0,0,&_sym6813,0,{}, 0,0,0,0,0,1, },
};

// Instructions named 'ldh_s_gz_agx_is9_ld_zero'.
static struct adl_opcode _sym8361[] = {
  // ldh_s_gZ_agX_Is9_ld_zero    (0)
  { "ldh_s_gZ_agX_Is9_ld_zero", 1, 0, 29, 64,  0x0, { 0 },_sym4496, "^ *([^} ,\t,]+),([^} ,\t,]+),([^} ,\t,]+),([^} ,\t,]+)$", 0, 4, 8, 0, 0, 4, _sym4494_operands_operands,_sym4495,1,0, 0,0,&_sym4492,0,{}, 0,0,0,0,0,1, },
// ldh_s_gZ_agX_Is9_ld_zero    (1)
{ "ldh_s_gZ_agX_Is9_ld_zero", 1, 0, 29, 64,  0x0, { 0 },_sym6827, "^ *([^} ,\t,]+),([^} ,\t,]+),([^} ,\t,]+),([^} ,\t,]+)$", 0, 4, 8, 0, 0, 4, _sym6825_operands_operands,_sym6826,1,0, 0,0,&_sym6823,0,{}, 0,0,0,0,0,1, },
};

// Instructions named 'ldh_s_gz_agx_is9_lds'.
static struct adl_opcode _sym8362[] = {
  // ldh_s_gZ_agX_Is9_lds    (0)
  { "ldh_s_gZ_agX_Is9_lds", 1, 0, 29, 64,  0x0, { 0 },_sym4501, "^ *([^} ,\t,]+),([^} ,\t,]+),([^} ,\t,]+)$", 0, 3, 6, 0, 0, 3, _sym4499_operands_operands,_sym4500,1,0, 0,0,&_sym4497,0,{}, 0,0,0,0,0,1, },
// ldh_s_gZ_agX_Is9_lds    (1)
{ "ldh_s_gZ_agX_Is9_lds", 1, 0, 29, 64,  0x0, { 0 },_sym6832, "^ *([^} ,\t,]+),([^} ,\t,]+),([^} ,\t,]+)$", 0, 3, 6, 0, 0, 3, _sym6830_operands_operands,_sym6831,1,0, 0,0,&_sym6828,0,{}, 0,0,0,0,0,1, },
};

// Instructions named 'ldh_s_gz_agx_is9_zero'.
static struct adl_opcode _sym8363[] = {
  // ldh_s_gZ_agX_Is9_zero    (0)
  { "ldh_s_gZ_agX_Is9_zero", 1, 0, 29, 64,  0x0, { 0 },_sym4542, "^ *([^} ,\t,]+),([^} ,\t,]+),([^} ,\t,]+),([^} ,\t,]+)$", 0, 4, 8, 0, 0, 4, _sym4540_operands_operands,_sym4541,1,0, 0,0,&_sym4538,0,{}, 0,0,0,0,0,1, },
// ldh_s_gZ_agX_Is9_zero    (1)
{ "ldh_s_gZ_agX_Is9_zero", 1, 0, 29, 64,  0x0, { 0 },_sym6873, "^ *([^} ,\t,]+),([^} ,\t,]+),([^} ,\t,]+),([^} ,\t,]+)$", 0, 4, 8, 0, 0, 4, _sym6871_operands_operands,_sym6872,1,0, 0,0,&_sym6869,0,{}, 0,0,0,0,0,1, },
};

// Instructions named 'ldh_u_gy_agxis18_zero'.
static struct adl_opcode _sym8364[] = {
  // ldh_u_gY_agXIs18_zero    (0)
  { "ldh_u_gY_agXIs18_zero", 1, 0, 36, 64,  0x0, { 0 },_sym2083, "^ *([^} ,\t,]+),([^} ,\t,]+)$", 0, 2, 4, 0, 0, 2, _sym2081_operands_operands,_sym2082,1,0, 0,0,&_sym2079,0,{}, 0,0,0,0,0,-1, },
};

// Instructions named 'ldh_u_s_gy_agx_is9_ld'.
static struct adl_opcode _sym8365[] = {
  // ldh_u_s_gY_agX_Is9_ld    (0)
  { "ldh_u_s_gY_agX_Is9_ld", 1, 0, 29, 64,  0x0, { 0 },_sym4563, "^ *([^} ,\t,]+),([^} ,\t,]+),([^} ,\t,]+)$", 0, 3, 6, 0, 0, 3, _sym4561_operands_operands,_sym4562,1,0, 0,0,&_sym4559,0,{}, 0,0,0,0,0,1, },
// ldh_u_s_gY_agX_Is9_ld    (1)
{ "ldh_u_s_gY_agX_Is9_ld", 1, 0, 29, 64,  0x0, { 0 },_sym6894, "^ *([^} ,\t,]+),([^} ,\t,]+),([^} ,\t,]+)$", 0, 3, 6, 0, 0, 3, _sym6892_operands_operands,_sym6893,1,0, 0,0,&_sym6890,0,{}, 0,0,0,0,0,1, },
};

// Instructions named 'ldh_u_s_gy_agx_is9_ld_zero'.
static struct adl_opcode _sym8366[] = {
  // ldh_u_s_gY_agX_Is9_ld_zero    (0)
  { "ldh_u_s_gY_agX_Is9_ld_zero", 1, 0, 29, 64,  0x0, { 0 },_sym4573, "^ *([^} ,\t,]+),([^} ,\t,]+),([^} ,\t,]+),([^} ,\t,]+)$", 0, 4, 8, 0, 0, 4, _sym4571_operands_operands,_sym4572,1,0, 0,0,&_sym4569,0,{}, 0,0,0,0,0,1, },
// ldh_u_s_gY_agX_Is9_ld_zero    (1)
{ "ldh_u_s_gY_agX_Is9_ld_zero", 1, 0, 29, 64,  0x0, { 0 },_sym6904, "^ *([^} ,\t,]+),([^} ,\t,]+),([^} ,\t,]+),([^} ,\t,]+)$", 0, 4, 8, 0, 0, 4, _sym6902_operands_operands,_sym6903,1,0, 0,0,&_sym6900,0,{}, 0,0,0,0,0,1, },
};

// Instructions named 'ldh_u_s_gy_agx_is9_lds'.
static struct adl_opcode _sym8367[] = {
  // ldh_u_s_gY_agX_Is9_lds    (0)
  { "ldh_u_s_gY_agX_Is9_lds", 1, 0, 29, 64,  0x0, { 0 },_sym4578, "^ *([^} ,\t,]+),([^} ,\t,]+),([^} ,\t,]+)$", 0, 3, 6, 0, 0, 3, _sym4576_operands_operands,_sym4577,1,0, 0,0,&_sym4574,0,{}, 0,0,0,0,0,1, },
// ldh_u_s_gY_agX_Is9_lds    (1)
{ "ldh_u_s_gY_agX_Is9_lds", 1, 0, 29, 64,  0x0, { 0 },_sym6909, "^ *([^} ,\t,]+),([^} ,\t,]+),([^} ,\t,]+)$", 0, 3, 6, 0, 0, 3, _sym6907_operands_operands,_sym6908,1,0, 0,0,&_sym6905,0,{}, 0,0,0,0,0,1, },
};

// Instructions named 'ldh_u_s_gy_agxis18_zero'.
static struct adl_opcode _sym8368[] = {
  // ldh_u_s_gY_agXIs18_zero    (0)
  { "ldh_u_s_gY_agXIs18_zero", 1, 0, 36, 64,  0x0, { 0 },_sym2094, "^ *([^} ,\t,]+),([^} ,\t,]+)$", 0, 2, 4, 0, 0, 2, _sym2092_operands_operands,_sym2093,1,0, 0,0,&_sym2090,0,{}, 0,0,0,0,0,-1, },
};

// Instructions named 'ldh_u_s_gz_agx_agy'.
static struct adl_opcode _sym8369[] = {
  // ldh_u_s_gZ_agX_agY    (0)
  { "ldh_u_s_gZ_agX_agY", 1, 3, 29, 64,  0x0, { 0x7c200000,},_sym4622, "^ *([^} ,\t,]+),([^} ,\t,]+),([^} ,\t,]+),([^} ,\t,]+),([^} ,\t,]+)$", 0, 5, 10, 0, 0, 6, _sym4621_operands_operands,0,0,0, 0,0,&_sym4620,0,{}, 0,0,0,0,0,1, },
// ldh_u_s_gZ_agX_agY    (1)
{ "ldh_u_s_gZ_agX_agY", 1, 3, 29, 64,  0x0, { 0x7c200000,},_sym6953, "^ *([^} ,\t,]+),([^} ,\t,]+),([^} ,\t,]+),([^} ,\t,]+),([^} ,\t,]+)$", 0, 5, 10, 0, 0, 6, _sym6952_operands_operands,0,0,0, 0,0,&_sym6951,0,{}, 0,0,0,0,0,1, },
};

// Instructions named 'ldh_u_s_u_gz_agx_agy'.
static struct adl_opcode _sym8370[] = {
  // ldh_u_s_u_gZ_agX_agY    (0)
  { "ldh_u_s_u_gZ_agX_agY", 1, 3, 29, 64,  0x0, { 0x7c600000,},_sym4645, "^ *([^} ,\t,]+),([^} ,\t,]+),([^} ,\t,]+),([^} ,\t,]+),([^} ,\t,]+)$", 0, 5, 10, 0, 0, 6, _sym4644_operands_operands,0,0,0, 0,0,&_sym4643,0,{}, 0,0,0,0,0,1, },
// ldh_u_s_u_gZ_agX_agY    (1)
{ "ldh_u_s_u_gZ_agX_agY", 1, 3, 29, 64,  0x0, { 0x7c600000,},_sym6976, "^ *([^} ,\t,]+),([^} ,\t,]+),([^} ,\t,]+),([^} ,\t,]+),([^} ,\t,]+)$", 0, 5, 10, 0, 0, 6, _sym6975_operands_operands,0,0,0, 0,0,&_sym6974,0,{}, 0,0,0,0,0,1, },
};

// Instructions named 'ldhc'.
static struct adl_opcode _sym8371[] = {
  // ldhC_gY_agXIs18    (0)
  { "ldhC_gY_agXIs18", 1, 4, 36, 64,  0x0, { 0x0,0x6c000000,},_sym1875, "^ *(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)([+-][^},[[, ]+)?\\]$", 0, 3, 3, 0, 0, 0, _sym1874_operands_operands,0,0,0, 0,0,&_sym1873,0,{}, 0,0,0,0,0,0, },
// ldhC_gY_spIs21    (1)
{ "ldhC_gY_spIs21", 1, 4, 36, 64,  0x0, { 0x0,0x6c800000,},_sym1891, "^ *(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),\\[sp([+-][^},[[, ]+)?\\]$", 0, 2, 2, 0, 0, 0, _sym1890_operands_operands,0,0,0, 0,0,&_sym1889,0,{}, 0,0,0,0,0,1, },
// ldhC_gY_agX_Is18    (2)
{ "ldhC_gY_agX_Is18", 1, 4, 36, 64,  0x0, { 0x0,0x69000000,},_sym1883, "^ *(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\]([+-][^},[[, ]+)?$", 0, 3, 3, 0, 0, 0, _sym1882_operands_operands,0,0,0, 0,0,&_sym1881,0,{}, 0,0,0,0,0,2, },
// ldhC_gY_sp_Is21    (3)
{ "ldhC_gY_sp_Is21", 1, 4, 36, 64,  0x0, { 0x0,0x69800000,},_sym1909, "^ *(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),\\[sp\\]([+-][^},[[, ]+)?$", 0, 2, 2, 0, 0, 0, _sym1908_operands_operands,0,0,0, 0,0,&_sym1907,0,{}, 0,0,0,0,0,3, },
};

// Instructions named 'ldhc.s'.
static struct adl_opcode _sym8372[] = {
  // ldhC_s_gY_agXIs18    (0)
  { "ldhC_s_gY_agXIs18", 1, 4, 36, 64,  0x0, { 0x0,0x6e000000,},_sym1927, "^ *(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)([+-][^},[[, ]+)?\\]$", 0, 3, 3, 0, 0, 0, _sym1926_operands_operands,0,0,0, 0,0,&_sym1925,0,{}, 0,0,0,0,0,0, },
// ldhC_s_gY_spIs21    (1)
{ "ldhC_s_gY_spIs21", 1, 4, 36, 64,  0x0, { 0x0,0x6e800000,},_sym1943, "^ *(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),\\[sp([+-][^},[[, ]+)?\\]$", 0, 2, 2, 0, 0, 0, _sym1942_operands_operands,0,0,0, 0,0,&_sym1941,0,{}, 0,0,0,0,0,1, },
// ldhC_s_gY_agX_Is18    (2)
{ "ldhC_s_gY_agX_Is18", 1, 4, 36, 64,  0x0, { 0x0,0x6b000000,},_sym1935, "^ *(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\]([+-][^},[[, ]+)?$", 0, 3, 3, 0, 0, 0, _sym1934_operands_operands,0,0,0, 0,0,&_sym1933,0,{}, 0,0,0,0,0,2, },
// ldhC_s_gY_sp_Is21    (3)
{ "ldhC_s_gY_sp_Is21", 1, 4, 36, 64,  0x0, { 0x0,0x6b800000,},_sym1961, "^ *(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),\\[sp\\]([+-][^},[[, ]+)?$", 0, 2, 2, 0, 0, 0, _sym1960_operands_operands,0,0,0, 0,0,&_sym1959,0,{}, 0,0,0,0,0,3, },
};

// Instructions named 'ldhc.u'.
static struct adl_opcode _sym8373[] = {
  // ldhC_u_gY_agXIs18    (0)
  { "ldhC_u_gY_agXIs18", 1, 4, 36, 64,  0x0, { 0x0,0x6d000000,},_sym1979, "^ *(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)([+-][^},[[, ]+)?\\]$", 0, 3, 3, 0, 0, 0, _sym1978_operands_operands,0,0,0, 0,0,&_sym1977,0,{}, 0,0,0,0,0,0, },
// ldhC_u_gY_spIs21    (1)
{ "ldhC_u_gY_spIs21", 1, 4, 36, 64,  0x0, { 0x0,0x6d800000,},_sym1987, "^ *(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),\\[sp([+-][^},[[, ]+)?\\]$", 0, 2, 2, 0, 0, 0, _sym1986_operands_operands,0,0,0, 0,0,&_sym1985,0,{}, 0,0,0,0,0,1, },
};

// Instructions named 'ldhc.u.s'.
static struct adl_opcode _sym8374[] = {
  // ldhC_u_s_gY_agXIs18    (0)
  { "ldhC_u_s_gY_agXIs18", 1, 4, 36, 64,  0x0, { 0x0,0x6f000000,},_sym2005, "^ *(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)([+-][^},[[, ]+)?\\]$", 0, 3, 3, 0, 0, 0, _sym2004_operands_operands,0,0,0, 0,0,&_sym2003,0,{}, 0,0,0,0,0,0, },
// ldhC_u_s_gY_spIs21    (1)
{ "ldhC_u_s_gY_spIs21", 1, 4, 36, 64,  0x0, { 0x0,0x6f800000,},_sym2013, "^ *(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),\\[sp([+-][^},[[, ]+)?\\]$", 0, 2, 2, 0, 0, 0, _sym2012_operands_operands,0,0,0, 0,0,&_sym2011,0,{}, 0,0,0,0,0,1, },
};

// Instructions named 'ldhc_gy_agx_is18_zero'.
static struct adl_opcode _sym8375[] = {
  // ldhC_gY_agX_Is18_zero    (0)
  { "ldhC_gY_agX_Is18_zero", 1, 0, 36, 64,  0x0, { 0 },_sym1888, "^ *([^} ,\t,]+),([^} ,\t,]+)$", 0, 2, 4, 0, 0, 2, _sym1886_operands_operands,_sym1887,1,0, 0,0,&_sym1884,0,{}, 0,0,0,0,0,-1, },
};

// Instructions named 'ldhc_gy_agxis18_zero'.
static struct adl_opcode _sym8376[] = {
  // ldhC_gY_agXIs18_zero    (0)
  { "ldhC_gY_agXIs18_zero", 1, 0, 36, 64,  0x0, { 0 },_sym1880, "^ *([^} ,\t,]+),([^} ,\t,]+)$", 0, 2, 4, 0, 0, 2, _sym1878_operands_operands,_sym1879,1,0, 0,0,&_sym1876,0,{}, 0,0,0,0,0,-1, },
};

// Instructions named 'ldhc_gy_sp_is21_ldh_zero'.
static struct adl_opcode _sym8377[] = {
  // ldhC_gY_sp_Is21_ldh_zero    (0)
  { "ldhC_gY_sp_Is21_ldh_zero", 1, 0, 36, 64,  0x0, { 0 },_sym1919, "^ *([^} ,\t,]+)$", 0, 1, 2, 0, 0, 1, _sym1917_operands_operands,_sym1918,1,0, 0,0,&_sym1915,0,{}, 0,0,0,0,0,-1, },
};

// Instructions named 'ldhc_gy_sp_is21_zero'.
static struct adl_opcode _sym8378[] = {
  // ldhC_gY_sp_Is21_zero    (0)
  { "ldhC_gY_sp_Is21_zero", 1, 0, 36, 64,  0x0, { 0 },_sym1924, "^ *([^} ,\t,]+)$", 0, 1, 2, 0, 0, 1, _sym1922_operands_operands,_sym1923,1,0, 0,0,&_sym1920,0,{}, 0,0,0,0,0,-1, },
};

// Instructions named 'ldhc_gy_spis21_ldh_zero'.
static struct adl_opcode _sym8379[] = {
  // ldhC_gY_spIs21_ldh_zero    (0)
  { "ldhC_gY_spIs21_ldh_zero", 1, 0, 36, 64,  0x0, { 0 },_sym1901, "^ *([^} ,\t,]+)$", 0, 1, 2, 0, 0, 1, _sym1899_operands_operands,_sym1900,1,0, 0,0,&_sym1897,0,{}, 0,0,0,0,0,-1, },
};

// Instructions named 'ldhc_gy_spis21_zero'.
static struct adl_opcode _sym8380[] = {
  // ldhC_gY_spIs21_zero    (0)
  { "ldhC_gY_spIs21_zero", 1, 0, 36, 64,  0x0, { 0 },_sym1906, "^ *([^} ,\t,]+)$", 0, 1, 2, 0, 0, 1, _sym1904_operands_operands,_sym1905,1,0, 0,0,&_sym1902,0,{}, 0,0,0,0,0,-1, },
};

// Instructions named 'ldhc_s_gy_agx_is18_zero'.
static struct adl_opcode _sym8381[] = {
  // ldhC_s_gY_agX_Is18_zero    (0)
  { "ldhC_s_gY_agX_Is18_zero", 1, 0, 36, 64,  0x0, { 0 },_sym1940, "^ *([^} ,\t,]+),([^} ,\t,]+)$", 0, 2, 4, 0, 0, 2, _sym1938_operands_operands,_sym1939,1,0, 0,0,&_sym1936,0,{}, 0,0,0,0,0,-1, },
};

// Instructions named 'ldhc_s_gy_agxis18_zero'.
static struct adl_opcode _sym8382[] = {
  // ldhC_s_gY_agXIs18_zero    (0)
  { "ldhC_s_gY_agXIs18_zero", 1, 0, 36, 64,  0x0, { 0 },_sym1932, "^ *([^} ,\t,]+),([^} ,\t,]+)$", 0, 2, 4, 0, 0, 2, _sym1930_operands_operands,_sym1931,1,0, 0,0,&_sym1928,0,{}, 0,0,0,0,0,-1, },
};

// Instructions named 'ldhc_s_gy_sp_is21_ldh_zero'.
static struct adl_opcode _sym8383[] = {
  // ldhC_s_gY_sp_Is21_ldh_zero    (0)
  { "ldhC_s_gY_sp_Is21_ldh_zero", 1, 0, 36, 64,  0x0, { 0 },_sym1971, "^ *([^} ,\t,]+)$", 0, 1, 2, 0, 0, 1, _sym1969_operands_operands,_sym1970,1,0, 0,0,&_sym1967,0,{}, 0,0,0,0,0,-1, },
};

// Instructions named 'ldhc_s_gy_sp_is21_zero'.
static struct adl_opcode _sym8384[] = {
  // ldhC_s_gY_sp_Is21_zero    (0)
  { "ldhC_s_gY_sp_Is21_zero", 1, 0, 36, 64,  0x0, { 0 },_sym1976, "^ *([^} ,\t,]+)$", 0, 1, 2, 0, 0, 1, _sym1974_operands_operands,_sym1975,1,0, 0,0,&_sym1972,0,{}, 0,0,0,0,0,-1, },
};

// Instructions named 'ldhc_s_gy_spis21_ldh_zero'.
static struct adl_opcode _sym8385[] = {
  // ldhC_s_gY_spIs21_ldh_zero    (0)
  { "ldhC_s_gY_spIs21_ldh_zero", 1, 0, 36, 64,  0x0, { 0 },_sym1953, "^ *([^} ,\t,]+)$", 0, 1, 2, 0, 0, 1, _sym1951_operands_operands,_sym1952,1,0, 0,0,&_sym1949,0,{}, 0,0,0,0,0,-1, },
};

// Instructions named 'ldhc_s_gy_spis21_zero'.
static struct adl_opcode _sym8386[] = {
  // ldhC_s_gY_spIs21_zero    (0)
  { "ldhC_s_gY_spIs21_zero", 1, 0, 36, 64,  0x0, { 0 },_sym1958, "^ *([^} ,\t,]+)$", 0, 1, 2, 0, 0, 1, _sym1956_operands_operands,_sym1957,1,0, 0,0,&_sym1954,0,{}, 0,0,0,0,0,-1, },
};

// Instructions named 'ldhc_u_gy_agxis18_zero'.
static struct adl_opcode _sym8387[] = {
  // ldhC_u_gY_agXIs18_zero    (0)
  { "ldhC_u_gY_agXIs18_zero", 1, 0, 36, 64,  0x0, { 0 },_sym1984, "^ *([^} ,\t,]+),([^} ,\t,]+)$", 0, 2, 4, 0, 0, 2, _sym1982_operands_operands,_sym1983,1,0, 0,0,&_sym1980,0,{}, 0,0,0,0,0,-1, },
};

// Instructions named 'ldhc_u_gy_spis21_ldh_zero'.
static struct adl_opcode _sym8388[] = {
  // ldhC_u_gY_spIs21_ldh_zero    (0)
  { "ldhC_u_gY_spIs21_ldh_zero", 1, 0, 36, 64,  0x0, { 0 },_sym1997, "^ *([^} ,\t,]+)$", 0, 1, 2, 0, 0, 1, _sym1995_operands_operands,_sym1996,1,0, 0,0,&_sym1993,0,{}, 0,0,0,0,0,-1, },
};

// Instructions named 'ldhc_u_gy_spis21_zero'.
static struct adl_opcode _sym8389[] = {
  // ldhC_u_gY_spIs21_zero    (0)
  { "ldhC_u_gY_spIs21_zero", 1, 0, 36, 64,  0x0, { 0 },_sym2002, "^ *([^} ,\t,]+)$", 0, 1, 2, 0, 0, 1, _sym2000_operands_operands,_sym2001,1,0, 0,0,&_sym1998,0,{}, 0,0,0,0,0,-1, },
};

// Instructions named 'ldhc_u_s_gy_agxis18_zero'.
static struct adl_opcode _sym8390[] = {
  // ldhC_u_s_gY_agXIs18_zero    (0)
  { "ldhC_u_s_gY_agXIs18_zero", 1, 0, 36, 64,  0x0, { 0 },_sym2010, "^ *([^} ,\t,]+),([^} ,\t,]+)$", 0, 2, 4, 0, 0, 2, _sym2008_operands_operands,_sym2009,1,0, 0,0,&_sym2006,0,{}, 0,0,0,0,0,-1, },
};

// Instructions named 'ldhc_u_s_gy_spis21_ldh_zero'.
static struct adl_opcode _sym8391[] = {
  // ldhC_u_s_gY_spIs21_ldh_zero    (0)
  { "ldhC_u_s_gY_spIs21_ldh_zero", 1, 0, 36, 64,  0x0, { 0 },_sym2023, "^ *([^} ,\t,]+)$", 0, 1, 2, 0, 0, 1, _sym2021_operands_operands,_sym2022,1,0, 0,0,&_sym2019,0,{}, 0,0,0,0,0,-1, },
};

// Instructions named 'ldhc_u_s_gy_spis21_zero'.
static struct adl_opcode _sym8392[] = {
  // ldhC_u_s_gY_spIs21_zero    (0)
  { "ldhC_u_s_gY_spIs21_zero", 1, 0, 36, 64,  0x0, { 0 },_sym2028, "^ *([^} ,\t,]+)$", 0, 1, 2, 0, 0, 1, _sym2026_operands_operands,_sym2027,1,0, 0,0,&_sym2024,0,{}, 0,0,0,0,0,-1, },
};

// Instructions named 'ldhs'.
static struct adl_opcode _sym8393[] = {
  // ldh_u_s_gY_agX_Is9    (0)
  { "ldh_u_s_gY_agX_Is9", 1, 3, 29, 64,  0x0, { 0x6c200000,},_sym4558, "^ *(\\.laddr|)\\.u(\\.s|) (g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)([+-][^},[[. , ]+)?\\]$", 0, 5, 5, 0, 1, 0, _sym4557_operands_operands,0,0,1, 0,0,&_sym4556,0,{}, 0,0,0,0,0,1, },
// ldh_u_s_gY_agX_Is9    (1)
{ "ldh_u_s_gY_agX_Is9", 1, 3, 29, 64,  0x0, { 0x6c200000,},_sym6889, "^ *(\\.laddr|)\\.u(\\.s|) (g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)([+-][^},[[. , ]+)?\\]$", 0, 5, 5, 0, 1, 0, _sym6888_operands_operands,0,0,1, 0,0,&_sym6887,0,{}, 0,0,0,0,0,1, },
// ldh_s_gZ_agX_Is9    (2)
{ "ldh_s_gZ_agX_Is9", 1, 3, 29, 64,  0x0, { 0x6c000000,},_sym4481, "^ *(\\.laddr|\\.s|)(\\.laddr|\\.s|) (g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)([+-][^},[[ , ]+)?\\]$", 0, 5, 5, 0, 2, 0, _sym4480_operands_operands,0,0,2, 0,0,&_sym4479,0,{}, 0,0,0,0,0,3, },
// ldh_s_gZ_agX_Is9    (3)
{ "ldh_s_gZ_agX_Is9", 1, 3, 29, 64,  0x0, { 0x6c000000,},_sym6812, "^ *(\\.laddr|\\.s|)(\\.laddr|\\.s|) (g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)([+-][^},[[ , ]+)?\\]$", 0, 5, 5, 0, 2, 0, _sym6811_operands_operands,0,0,2, 0,0,&_sym6810,0,{}, 0,0,0,0,0,3, },
// ldh_s_gZ_agX_Is9_wide_imm    (4)
{ "ldh_s_gZ_agX_Is9_wide_imm", 1, 0, 29, 64,  0x0, { 0 },_sym4537, "^ *(\\.s|) (g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)([+-][^},[[ , ]+)?\\]$", 0, 4, 4, 0, 1, 0, _sym4535_operands_operands,_sym4536,1,1, 0,0,&_sym4531,0,{}, 0,0,0,0,0,5, },
// ldh_s_gZ_agX_Is9_wide_imm    (5)
{ "ldh_s_gZ_agX_Is9_wide_imm", 1, 0, 29, 64,  0x0, { 0 },_sym6868, "^ *(\\.s|) (g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)([+-][^},[[ , ]+)?\\]$", 0, 4, 4, 0, 1, 0, _sym6866_operands_operands,_sym6867,1,1, 0,0,&_sym6862,0,{}, 0,0,0,0,0,5, },
// ldh_u_s_gY_agX_Is9_zero    (6)
{ "ldh_u_s_gY_agX_Is9_zero", 1, 0, 29, 64,  0x0, { 0 },_sym4619, "^ *(\\.laddr|)\\.u(\\.s|) (g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\]$", 0, 4, 4, 0, 1, 0, _sym4617_operands_operands,_sym4618,1,1, 0,0,&_sym4615,0,{}, 0,0,0,0,0,7, },
// ldh_u_s_gY_agX_Is9_zero    (7)
{ "ldh_u_s_gY_agX_Is9_zero", 1, 0, 29, 64,  0x0, { 0 },_sym6950, "^ *(\\.laddr|)\\.u(\\.s|) (g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\]$", 0, 4, 4, 0, 1, 0, _sym6948_operands_operands,_sym6949,1,1, 0,0,&_sym6946,0,{}, 0,0,0,0,0,7, },
// ldh_s_gY_agX_u_Is9    (8)
{ "ldh_s_gY_agX_u_Is9", 1, 3, 29, 64,  0x0, { 0x6c600000,},_sym4417, "^ *(\\.laddr|\\.s|)(\\.laddr|\\.s|) (g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\]([+-][^},[[ , ]+)?$", 0, 5, 5, 0, 2, 0, _sym4416_operands_operands,0,0,2, 0,0,&_sym4415,0,{}, 0,0,0,0,0,9, },
// ldh_s_gY_agX_u_Is9    (9)
{ "ldh_s_gY_agX_u_Is9", 1, 3, 29, 64,  0x0, { 0x6c600000,},_sym6748, "^ *(\\.laddr|\\.s|)(\\.laddr|\\.s|) (g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\]([+-][^},[[ , ]+)?$", 0, 5, 5, 0, 2, 0, _sym6747_operands_operands,0,0,2, 0,0,&_sym6746,0,{}, 0,0,0,0,0,9, },
// ldh_s_gY_agX_u_Is9_wide_imm    (10)
{ "ldh_s_gY_agX_u_Is9_wide_imm", 1, 0, 29, 64,  0x0, { 0 },_sym4473, "^ *(\\.s|) (g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\]([+-][^},[[ , ]+)?$", 0, 4, 4, 0, 1, 0, _sym4471_operands_operands,_sym4472,1,1, 0,0,&_sym4467,0,{}, 0,0,0,0,0,11, },
// ldh_s_gY_agX_u_Is9_wide_imm    (11)
{ "ldh_s_gY_agX_u_Is9_wide_imm", 1, 0, 29, 64,  0x0, { 0 },_sym6804, "^ *(\\.s|) (g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\]([+-][^},[[ , ]+)?$", 0, 4, 4, 0, 1, 0, _sym6802_operands_operands,_sym6803,1,1, 0,0,&_sym6798,0,{}, 0,0,0,0,0,11, },
};

// Instructions named 'ldhs.u'.
static struct adl_opcode _sym8394[] = {
  // ldh_u_s_gY_agX_Is9_wide_imm    (0)
  { "ldh_u_s_gY_agX_Is9_wide_imm", 1, 0, 29, 64,  0x0, { 0 },_sym4614, "^ *(\\.s|) (g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)([+-][^},[[ , ]+)?\\]$", 0, 4, 4, 0, 0, 0, _sym4612_operands_operands,_sym4613,1,0, 0,0,&_sym4608,0,{}, 0,0,0,0,0,1, },
// ldh_u_s_gY_agX_Is9_wide_imm    (1)
{ "ldh_u_s_gY_agX_Is9_wide_imm", 1, 0, 29, 64,  0x0, { 0 },_sym6945, "^ *(\\.s|) (g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)([+-][^},[[ , ]+)?\\]$", 0, 4, 4, 0, 0, 0, _sym6943_operands_operands,_sym6944,1,0, 0,0,&_sym6939,0,{}, 0,0,0,0,0,1, },
};

// Instructions named 'ldm'.
static struct adl_opcode _sym8395[] = {
  // ldm_Iu5_sp_Is10    (0)
  { "ldm_Iu5_sp_Is10", 1, 3, 29, 64,  0x0, { 0x12000000,},_sym4661, "^ *(rSt|rV|rV,rSt|rS2|rS2,rSt|rS2,rV|rS2,rV,rSt|rS1|rS1,rSt|rS1,rV|rS1,rV,rSt|rS1,rS2|rS1,rS2,rSt|rS1,rS2,rV|rS1,rS2,rV,rSt|rS0|rS0,rSt|rS0,rV|rS0,rV,rSt|rS0,rS2|rS0,rS2,rSt|rS0,rS2,rV|rS0,rS2,rV,rSt|rS0,rS1|rS0,rS1,rSt|rS0,rS1,rV|rS0,rS1,rV,rSt|rS0,rS1,rS2|rS0,rS1,rS2,rSt|rS0,rS1,rS2,rV|rS0,rS1,rS2,rV,rSt),\\[sp([+-][^},[[,  ]+)?\\]$", 0, 2, 2, 0, 0, 0, _sym4660_operands_operands,0,0,0, 0,0,&_sym4659,0,{}, 0,0,0,0,0,1, },
// ldm_Iu5_sp_Is10    (1)
{ "ldm_Iu5_sp_Is10", 1, 3, 29, 64,  0x0, { 0x12000000,},_sym6992, "^ *(rSt|rV|rV,rSt|rS2|rS2,rSt|rS2,rV|rS2,rV,rSt|rS1|rS1,rSt|rS1,rV|rS1,rV,rSt|rS1,rS2|rS1,rS2,rSt|rS1,rS2,rV|rS1,rS2,rV,rSt|rS0|rS0,rSt|rS0,rV|rS0,rV,rSt|rS0,rS2|rS0,rS2,rSt|rS0,rS2,rV|rS0,rS2,rV,rSt|rS0,rS1|rS0,rS1,rSt|rS0,rS1,rV|rS0,rS1,rV,rSt|rS0,rS1,rS2|rS0,rS1,rS2,rSt|rS0,rS1,rS2,rV|rS0,rS1,rS2,rV,rSt),\\[sp([+-][^},[[,  ]+)?\\]$", 0, 2, 2, 0, 0, 0, _sym6991_operands_operands,0,0,0, 0,0,&_sym6990,0,{}, 0,0,0,0,0,1, },
// ldm_Iu4_AYG_Iu2    (2)
{ "ldm_Iu4_AYG_Iu2", 1, 3, 29, 64,  0x0, { 0x4200068,},_sym4658, "^ *(VP0|VP1|VP0,VP1|VP2|VP3|VP2,VP3|VP0,VP1,VP2,VP3),\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\-(0|1|2|4)\\]$", 0, 3, 3, 0, 0, 0, _sym4657_operands_operands,0,0,0, 0,0,&_sym4656,0,{}, 0,0,0,0,0,3, },
// ldm_Iu4_AYG_Iu2    (3)
{ "ldm_Iu4_AYG_Iu2", 1, 3, 29, 64,  0x0, { 0x4200068,},_sym6989, "^ *(VP0|VP1|VP0,VP1|VP2|VP3|VP2,VP3|VP0,VP1,VP2,VP3),\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\-(0|1|2|4)\\]$", 0, 3, 3, 0, 0, 0, _sym6988_operands_operands,0,0,0, 0,0,&_sym6987,0,{}, 0,0,0,0,0,3, },
// ldm_stx    (4)
{ "ldm_stx", 1, 0, 58, 64,  0x0, { 0 },_sym2713, "^ *(a0,|a0|)(a1,|a1|)(a2,|a2|)(a3,|a3|)(a4,|a4|)(a5,|a5|)(a6,|a6|)(a7,|a7|)(a8,|a8|)(a9,|a9|)(a10,|a10|)(a11,|a11|)(a12,|a12|)(a13,|a13|)(a14,|a14|)(a15,|a15|)(a16,|a16|)(a17,|a17|)(a18,|a18|)(a19,|a19|)(g0,|g0|)(g1,|g1|)(g2,|g2|)(g3,|g3|)(g4,|g4|)(g5,|g5|)(g6,|g6|)(g7,|g7|)(g8,|g8|)(g9,|g9|)(g10,|g10|)(g11,|g11|),\\[sp([+-][^},[[, ]+)?\\]$", 0, 33, 33, 0, 0, 0, _sym2711_operands_operands,_sym2712,1,0, 0,0,&_sym2708,0,{}, 0,0,0,0,0,4, },
// ldm    (5)
{ "ldm", 1, 7, 58, 64,  0x0, { 0x0,0x30000000,},_sym2707, "^ *([^} ,\t,]+),([^} ,\t,]+)$", 0, 2, 4, 0, 0, 3, _sym2706_operands_operands,0,0,0, 0,0,&_sym2705,0,{}, 0,0,0,0,0,5, },
// ldm_stx_zero    (6)
{ "ldm_stx_zero", 1, 0, 58, 64,  0x0, { 0 },_sym2719, "^ *(a0,|a0|)(a1,|a1|)(a2,|a2|)(a3,|a3|)(a4,|a4|)(a5,|a5|)(a6,|a6|)(a7,|a7|)(a8,|a8|)(a9,|a9|)(a10,|a10|)(a11,|a11|)(a12,|a12|)(a13,|a13|)(a14,|a14|)(a15,|a15|)(a16,|a16|)(a17,|a17|)(a18,|a18|)(a19,|a19|)(g0,|g0|)(g1,|g1|)(g2,|g2|)(g3,|g3|)(g4,|g4|)(g5,|g5|)(g6,|g6|)(g7,|g7|)(g8,|g8|)(g9,|g9|)(g10,|g10|)(g11,|g11|),\\[sp\\]$", 0, 32, 32, 0, 0, 0, _sym2717_operands_operands,_sym2718,1,0, 0,0,&_sym2714,0,{}, 0,0,0,0,0,6, },
};

// Instructions named 'ldm_iu5_sp_is10_zero'.
static struct adl_opcode _sym8396[] = {
  // ldm_Iu5_sp_Is10_zero    (0)
  { "ldm_Iu5_sp_Is10_zero", 1, 0, 29, 64,  0x0, { 0 },_sym4666, "^ *([^} ,\t,]+)$", 0, 1, 2, 0, 0, 1, _sym4664_operands_operands,_sym4665,1,0, 0,0,&_sym4662,0,{}, 0,0,0,0,0,1, },
// ldm_Iu5_sp_Is10_zero    (1)
{ "ldm_Iu5_sp_Is10_zero", 1, 0, 29, 64,  0x0, { 0 },_sym6997, "^ *([^} ,\t,]+)$", 0, 1, 2, 0, 0, 1, _sym6995_operands_operands,_sym6996,1,0, 0,0,&_sym6993,0,{}, 0,0,0,0,0,1, },
};

// Instructions named 'lds'.
static struct adl_opcode _sym8397[] = {
  // ldS_u_GX_agY_Is9    (0)
  { "ldS_u_GX_agY_Is9", 1, 3, 29, 64,  0x0, { 0x4200000,},_sym3856, "^ *(\\.laddr|)\\.u (g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)([+-][^},[[. , ]+)?\\]$", 0, 4, 4, 0, 1, 0, _sym3855_operands_operands,0,0,1, 0,0,&_sym3854,0,{}, 0,0,0,0,0,1, },
// ldS_u_GX_agY_Is9    (1)
{ "ldS_u_GX_agY_Is9", 1, 3, 29, 64,  0x0, { 0x4200000,},_sym6187, "^ *(\\.laddr|)\\.u (g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)([+-][^},[[. , ]+)?\\]$", 0, 4, 4, 0, 1, 0, _sym6186_operands_operands,0,0,1, 0,0,&_sym6185,0,{}, 0,0,0,0,0,1, },
// ldS_GX_agY_Is9    (2)
{ "ldS_GX_agY_Is9", 1, 3, 29, 64,  0x0, { 0x4000000,},_sym3764, "^ *(\\.laddr|) (g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)([+-][^},[[ , ]+)?\\]$", 0, 4, 4, 0, 1, 0, _sym3763_operands_operands,0,0,1, 0,0,&_sym3762,0,{}, 0,0,0,0,0,3, },
// ldS_GX_agY_Is9    (3)
{ "ldS_GX_agY_Is9", 1, 3, 29, 64,  0x0, { 0x4000000,},_sym6095, "^ *(\\.laddr|) (g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)([+-][^},[[ , ]+)?\\]$", 0, 4, 4, 0, 1, 0, _sym6094_operands_operands,0,0,1, 0,0,&_sym6093,0,{}, 0,0,0,0,0,3, },
// ldS_GX_agY_Is9_wide_imm    (4)
{ "ldS_GX_agY_Is9_wide_imm", 1, 0, 29, 64,  0x0, { 0 },_sym3798, "^ *(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)([+-][^},[[, ]+)?\\]$", 0, 3, 3, 0, 0, 0, _sym3796_operands_operands,_sym3797,1,0, 0,0,&_sym3792,0,{}, 0,0,0,0,0,5, },
// ldS_GX_agY_Is9_wide_imm    (5)
{ "ldS_GX_agY_Is9_wide_imm", 1, 0, 29, 64,  0x0, { 0 },_sym6129, "^ *(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)([+-][^},[[, ]+)?\\]$", 0, 3, 3, 0, 0, 0, _sym6127_operands_operands,_sym6128,1,0, 0,0,&_sym6123,0,{}, 0,0,0,0,0,5, },
// ldS_gX_sp_Is10    (6)
{ "ldS_gX_sp_Is10", 1, 3, 29, 64,  0x0, { 0x2000000,},_sym3848, "^ *(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),\\[sp([+-][^},[[, ]+)?\\]$", 0, 2, 2, 0, 0, 0, _sym3847_operands_operands,0,0,0, 0,0,&_sym3846,0,{}, 0,0,0,0,0,7, },
// ldS_gX_sp_Is10    (7)
{ "ldS_gX_sp_Is10", 1, 3, 29, 64,  0x0, { 0x2000000,},_sym6179, "^ *(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),\\[sp([+-][^},[[, ]+)?\\]$", 0, 2, 2, 0, 0, 0, _sym6178_operands_operands,0,0,0, 0,0,&_sym6177,0,{}, 0,0,0,0,0,7, },
// ldS_GX_agY_u_Is9    (8)
{ "ldS_GX_agY_u_Is9", 1, 3, 29, 64,  0x0, { 0x4600000,},_sym3806, "^ *(\\.laddr|) (g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\]([+-][^},[[ , ]+)?$", 0, 4, 4, 0, 1, 0, _sym3805_operands_operands,0,0,1, 0,0,&_sym3804,0,{}, 0,0,0,0,0,9, },
// ldS_GX_agY_u_Is9    (9)
{ "ldS_GX_agY_u_Is9", 1, 3, 29, 64,  0x0, { 0x4600000,},_sym6137, "^ *(\\.laddr|) (g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\]([+-][^},[[ , ]+)?$", 0, 4, 4, 0, 1, 0, _sym6136_operands_operands,0,0,1, 0,0,&_sym6135,0,{}, 0,0,0,0,0,9, },
// ldS_GX_agY_u_Is9_wide_imm    (10)
{ "ldS_GX_agY_u_Is9_wide_imm", 1, 0, 29, 64,  0x0, { 0 },_sym3840, "^ *(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\]([+-][^},[[, ]+)?$", 0, 3, 3, 0, 0, 0, _sym3838_operands_operands,_sym3839,1,0, 0,0,&_sym3834,0,{}, 0,0,0,0,0,11, },
// ldS_GX_agY_u_Is9_wide_imm    (11)
{ "ldS_GX_agY_u_Is9_wide_imm", 1, 0, 29, 64,  0x0, { 0 },_sym6171, "^ *(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\]([+-][^},[[, ]+)?$", 0, 3, 3, 0, 0, 0, _sym6169_operands_operands,_sym6170,1,0, 0,0,&_sym6165,0,{}, 0,0,0,0,0,11, },
};

// Instructions named 'lds.u'.
static struct adl_opcode _sym8398[] = {
  // ldS_u_GX_agY_Is9_wide_imm    (0)
  { "ldS_u_GX_agY_Is9_wide_imm", 1, 0, 29, 64,  0x0, { 0 },_sym3890, "^ *(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)([+-][^},[[, ]+)?\\]$", 0, 3, 3, 0, 0, 0, _sym3888_operands_operands,_sym3889,1,0, 0,0,&_sym3884,0,{}, 0,0,0,0,0,1, },
// ldS_u_GX_agY_Is9_wide_imm    (1)
{ "ldS_u_GX_agY_Is9_wide_imm", 1, 0, 29, 64,  0x0, { 0 },_sym6221, "^ *(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)([+-][^},[[, ]+)?\\]$", 0, 3, 3, 0, 0, 0, _sym6219_operands_operands,_sym6220,1,0, 0,0,&_sym6215,0,{}, 0,0,0,0,0,1, },
// ldS_u_gX_sp_Is10    (2)
{ "ldS_u_gX_sp_Is10", 1, 0, 29, 64,  0x0, { 0 },_sym3901, "^ *(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),\\[sp([+-][^},[[, ]+)?\\]$", 0, 2, 2, 0, 0, 0, _sym3899_operands_operands,_sym3900,1,0, 0,0,&_sym3897,0,{}, 0,0,0,0,0,3, },
// ldS_u_gX_sp_Is10    (3)
{ "ldS_u_gX_sp_Is10", 1, 0, 29, 64,  0x0, { 0 },_sym6232, "^ *(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),\\[sp([+-][^},[[, ]+)?\\]$", 0, 2, 2, 0, 0, 0, _sym6230_operands_operands,_sym6231,1,0, 0,0,&_sym6228,0,{}, 0,0,0,0,0,3, },
};

// Instructions named 'lds_gx_agy_is9_ld'.
static struct adl_opcode _sym8399[] = {
  // ldS_GX_agY_Is9_ld    (0)
  { "ldS_GX_agY_Is9_ld", 1, 0, 29, 64,  0x0, { 0 },_sym3769, "^ *([^} ,\t,]+),([^} ,\t,]+),([^} ,\t,]+)$", 0, 3, 6, 0, 0, 3, _sym3767_operands_operands,_sym3768,1,0, 0,0,&_sym3765,0,{}, 0,0,0,0,0,1, },
// ldS_GX_agY_Is9_ld    (1)
{ "ldS_GX_agY_Is9_ld", 1, 0, 29, 64,  0x0, { 0 },_sym6100, "^ *([^} ,\t,]+),([^} ,\t,]+),([^} ,\t,]+)$", 0, 3, 6, 0, 0, 3, _sym6098_operands_operands,_sym6099,1,0, 0,0,&_sym6096,0,{}, 0,0,0,0,0,1, },
};

// Instructions named 'lds_gx_agy_is9_ld_zero'.
static struct adl_opcode _sym8400[] = {
  // ldS_GX_agY_Is9_ld_zero    (0)
  { "ldS_GX_agY_Is9_ld_zero", 1, 0, 29, 64,  0x0, { 0 },_sym3779, "^ *([^} ,\t,]+),([^} ,\t,]+),([^} ,\t,]+)$", 0, 3, 6, 0, 0, 3, _sym3777_operands_operands,_sym3778,1,0, 0,0,&_sym3775,0,{}, 0,0,0,0,0,1, },
// ldS_GX_agY_Is9_ld_zero    (1)
{ "ldS_GX_agY_Is9_ld_zero", 1, 0, 29, 64,  0x0, { 0 },_sym6110, "^ *([^} ,\t,]+),([^} ,\t,]+),([^} ,\t,]+)$", 0, 3, 6, 0, 0, 3, _sym6108_operands_operands,_sym6109,1,0, 0,0,&_sym6106,0,{}, 0,0,0,0,0,1, },
};

// Instructions named 'lds_gx_agy_is9_zero'.
static struct adl_opcode _sym8401[] = {
  // ldS_GX_agY_Is9_zero    (0)
  { "ldS_GX_agY_Is9_zero", 1, 0, 29, 64,  0x0, { 0 },_sym3803, "^ *([^} ,\t,]+),([^} ,\t,]+),([^} ,\t,]+)$", 0, 3, 6, 0, 0, 3, _sym3801_operands_operands,_sym3802,1,0, 0,0,&_sym3799,0,{}, 0,0,0,0,0,1, },
// ldS_GX_agY_Is9_zero    (1)
{ "ldS_GX_agY_Is9_zero", 1, 0, 29, 64,  0x0, { 0 },_sym6134, "^ *([^} ,\t,]+),([^} ,\t,]+),([^} ,\t,]+)$", 0, 3, 6, 0, 0, 3, _sym6132_operands_operands,_sym6133,1,0, 0,0,&_sym6130,0,{}, 0,0,0,0,0,1, },
};

// Instructions named 'lds_gx_agy_u_is9_ld'.
static struct adl_opcode _sym8402[] = {
  // ldS_GX_agY_u_Is9_ld    (0)
  { "ldS_GX_agY_u_Is9_ld", 1, 0, 29, 64,  0x0, { 0 },_sym3811, "^ *([^} ,\t,]+),([^} ,\t,]+),([^} ,\t,]+)$", 0, 3, 6, 0, 0, 3, _sym3809_operands_operands,_sym3810,1,0, 0,0,&_sym3807,0,{}, 0,0,0,0,0,1, },
// ldS_GX_agY_u_Is9_ld    (1)
{ "ldS_GX_agY_u_Is9_ld", 1, 0, 29, 64,  0x0, { 0 },_sym6142, "^ *([^} ,\t,]+),([^} ,\t,]+),([^} ,\t,]+)$", 0, 3, 6, 0, 0, 3, _sym6140_operands_operands,_sym6141,1,0, 0,0,&_sym6138,0,{}, 0,0,0,0,0,1, },
};

// Instructions named 'lds_gx_agy_u_is9_ld_zero'.
static struct adl_opcode _sym8403[] = {
  // ldS_GX_agY_u_Is9_ld_zero    (0)
  { "ldS_GX_agY_u_Is9_ld_zero", 1, 0, 29, 64,  0x0, { 0 },_sym3821, "^ *([^} ,\t,]+),([^} ,\t,]+),([^} ,\t,]+)$", 0, 3, 6, 0, 0, 3, _sym3819_operands_operands,_sym3820,1,0, 0,0,&_sym3817,0,{}, 0,0,0,0,0,1, },
// ldS_GX_agY_u_Is9_ld_zero    (1)
{ "ldS_GX_agY_u_Is9_ld_zero", 1, 0, 29, 64,  0x0, { 0 },_sym6152, "^ *([^} ,\t,]+),([^} ,\t,]+),([^} ,\t,]+)$", 0, 3, 6, 0, 0, 3, _sym6150_operands_operands,_sym6151,1,0, 0,0,&_sym6148,0,{}, 0,0,0,0,0,1, },
};

// Instructions named 'lds_gx_agy_u_is9_zero'.
static struct adl_opcode _sym8404[] = {
  // ldS_GX_agY_u_Is9_zero    (0)
  { "ldS_GX_agY_u_Is9_zero", 1, 0, 29, 64,  0x0, { 0 },_sym3845, "^ *([^} ,\t,]+),([^} ,\t,]+),([^} ,\t,]+)$", 0, 3, 6, 0, 0, 3, _sym3843_operands_operands,_sym3844,1,0, 0,0,&_sym3841,0,{}, 0,0,0,0,0,1, },
// ldS_GX_agY_u_Is9_zero    (1)
{ "ldS_GX_agY_u_Is9_zero", 1, 0, 29, 64,  0x0, { 0 },_sym6176, "^ *([^} ,\t,]+),([^} ,\t,]+),([^} ,\t,]+)$", 0, 3, 6, 0, 0, 3, _sym6174_operands_operands,_sym6175,1,0, 0,0,&_sym6172,0,{}, 0,0,0,0,0,1, },
};

// Instructions named 'lds_gx_sp_is10_zero'.
static struct adl_opcode _sym8405[] = {
  // ldS_gX_sp_Is10_zero    (0)
  { "ldS_gX_sp_Is10_zero", 1, 0, 29, 64,  0x0, { 0 },_sym3853, "^ *([^} ,\t,]+)$", 0, 1, 2, 0, 0, 1, _sym3851_operands_operands,_sym3852,1,0, 0,0,&_sym3849,0,{}, 0,0,0,0,0,-1, },
// ldS_gX_sp_Is10_zero    (1)
{ "ldS_gX_sp_Is10_zero", 1, 0, 29, 64,  0x0, { 0 },_sym6184, "^ *([^} ,\t,]+)$", 0, 1, 2, 0, 0, 1, _sym6182_operands_operands,_sym6183,1,0, 0,0,&_sym6180,0,{}, 0,0,0,0,0,-1, },
};

// Instructions named 'lds_u_gx_agy_is9_ld'.
static struct adl_opcode _sym8406[] = {
  // ldS_u_GX_agY_Is9_ld    (0)
  { "ldS_u_GX_agY_Is9_ld", 1, 0, 29, 64,  0x0, { 0 },_sym3861, "^ *([^} ,\t,]+),([^} ,\t,]+),([^} ,\t,]+)$", 0, 3, 6, 0, 0, 3, _sym3859_operands_operands,_sym3860,1,0, 0,0,&_sym3857,0,{}, 0,0,0,0,0,1, },
// ldS_u_GX_agY_Is9_ld    (1)
{ "ldS_u_GX_agY_Is9_ld", 1, 0, 29, 64,  0x0, { 0 },_sym6192, "^ *([^} ,\t,]+),([^} ,\t,]+),([^} ,\t,]+)$", 0, 3, 6, 0, 0, 3, _sym6190_operands_operands,_sym6191,1,0, 0,0,&_sym6188,0,{}, 0,0,0,0,0,1, },
};

// Instructions named 'lds_u_gx_agy_is9_ld_zero'.
static struct adl_opcode _sym8407[] = {
  // ldS_u_GX_agY_Is9_ld_zero    (0)
  { "ldS_u_GX_agY_Is9_ld_zero", 1, 0, 29, 64,  0x0, { 0 },_sym3871, "^ *([^} ,\t,]+),([^} ,\t,]+),([^} ,\t,]+)$", 0, 3, 6, 0, 0, 3, _sym3869_operands_operands,_sym3870,1,0, 0,0,&_sym3867,0,{}, 0,0,0,0,0,1, },
// ldS_u_GX_agY_Is9_ld_zero    (1)
{ "ldS_u_GX_agY_Is9_ld_zero", 1, 0, 29, 64,  0x0, { 0 },_sym6202, "^ *([^} ,\t,]+),([^} ,\t,]+),([^} ,\t,]+)$", 0, 3, 6, 0, 0, 3, _sym6200_operands_operands,_sym6201,1,0, 0,0,&_sym6198,0,{}, 0,0,0,0,0,1, },
};

// Instructions named 'lds_u_gx_agy_is9_zero'.
static struct adl_opcode _sym8408[] = {
  // ldS_u_GX_agY_Is9_zero    (0)
  { "ldS_u_GX_agY_Is9_zero", 1, 0, 29, 64,  0x0, { 0 },_sym3895, "^ *([^} ,\t,]+),([^} ,\t,]+),([^} ,\t,]+)$", 0, 3, 6, 0, 0, 3, _sym3893_operands_operands,_sym3894,1,0, 0,0,&_sym3891,0,{}, 0,0,0,0,0,1, },
// ldS_u_GX_agY_Is9_zero    (1)
{ "ldS_u_GX_agY_Is9_zero", 1, 0, 29, 64,  0x0, { 0 },_sym6226, "^ *([^} ,\t,]+),([^} ,\t,]+),([^} ,\t,]+)$", 0, 3, 6, 0, 0, 3, _sym6224_operands_operands,_sym6225,1,0, 0,0,&_sym6222,0,{}, 0,0,0,0,0,1, },
};

// Instructions named 'lds_u_gx_sp_is10_zero'.
static struct adl_opcode _sym8409[] = {
  // ldS_u_gX_sp_Is10_zero    (0)
  { "ldS_u_gX_sp_Is10_zero", 1, 0, 29, 64,  0x0, { 0 },_sym3907, "^ *([^} ,\t,]+)$", 0, 1, 2, 0, 0, 1, _sym3905_operands_operands,_sym3906,1,0, 0,0,&_sym3903,0,{}, 0,0,0,0,0,-1, },
// ldS_u_gX_sp_Is10_zero    (1)
{ "ldS_u_gX_sp_Is10_zero", 1, 0, 29, 64,  0x0, { 0 },_sym6238, "^ *([^} ,\t,]+)$", 0, 1, 2, 0, 0, 1, _sym6236_operands_operands,_sym6237,1,0, 0,0,&_sym6234,0,{}, 0,0,0,0,0,-1, },
};

// Instructions named 'ldw'.
static struct adl_opcode _sym8410[] = {
  // ldw_gX_Iu22    (0)
  { "ldw_gX_Iu22", 1, 0, 58, 64,  0x0, { 0 },_sym2724, "^ *(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),([^},[, ]+)$", 0, 2, 2, 0, 0, 0, _sym2722_operands_operands,_sym2723,1,0, 0,0,&_sym2720,0,{}, 0,0,0,0,0,0, },
};

// Instructions named 'ldx_s_gx_iu22_impl'.
static struct adl_opcode _sym8411[] = {
  // ldX_s_gX_Iu22_impl    (0)
  { "ldX_s_gX_Iu22_impl", 1, 7, 58, 64,  0x0, { 0x0,0x60000000,},_sym2694, "^ *([^} ,\t,]+),([^} ,\t,]+),([^} ,\t,]+),([^} ,\t,]+)$", 0, 4, 8, 0, 0, 5, _sym2693_operands_operands,0,0,0, 0,0,&_sym2692,0,{}, 0,0,0,0,0,0, },
};

// Instructions named 'lfsr'.
static struct adl_opcode _sym8412[] = {
  // lfsr_gX_gY    (0)
  { "lfsr_gX_gY", 1, 2, 17, 64,  0x0, { 0x54000000,},_sym1023, "^ *(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11)$", 0, 2, 2, 0, 0, 0, _sym1022_operands_operands,0,0,0, 0,0,&_sym1021,0,{}, 0,0,0,0,0,-1, },
  // lfsr_gX_gY_Iu32    (1)
  { "lfsr_gX_gY_Iu32", 1, 7, 58, 64,  0x0, { 0x0,0x26800000,},_sym2732, "^ *(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),([^},[,, ]+)$", 0, 3, 3, 0, 0, 0, _sym2731_operands_operands,0,0,0, 0,0,&_sym2730,0,{}, 0,0,0,0,0,1, },
};

// Instructions named 'log'.
static struct adl_opcode _sym8413[] = {
  // log_gZ_gX    (0)
  { "log_gZ_gX", 1, 3, 29, 64,  0x0, { 0x3c800000,},_sym4669, "^ *(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11)$", 0, 2, 2, 0, 0, 0, _sym4668_operands_operands,0,0,0, 0,0,&_sym4667,0,{}, 0,0,0,0,0,-1, },
  // log_gZ_gX    (1)
  { "log_gZ_gX", 1, 3, 29, 64,  0x0, { 0x3c800000,},_sym7000, "^ *(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11)$", 0, 2, 2, 0, 0, 0, _sym6999_operands_operands,0,0,0, 0,0,&_sym6998,0,{}, 0,0,0,0,0,-1, },
};

// Instructions named 'log2'.
static struct adl_opcode _sym8414[] = {
  // rcp_log2_enc_log2    (0)
  { "rcp_log2_enc_log2", 1, 0, 3, 64,  0x0, { 0 },_sym3271, "$", 0, 0, 0, 0, 0, 0, 0,_sym3270,1,0, 0,0,&_sym3267,0,{}, 0,0,0,0,0,-1, },
};

// Instructions named 'loop_begin'.
static struct adl_opcode _sym8415[] = {
  // loop_begin    (0)
  { "loop_begin", 1, 1, 2, 64,  0x0, { 0x80000000,},_sym1476, "$", 0, 0, 0, 0, 0, 0, 0,0,0,0, 0,0,&_sym1474,0,{}, 0,0,0,0,0,-1, },
};

// Instructions named 'loop_break'.
static struct adl_opcode _sym8416[] = {
  // loop_break_au_Iu25    (0)
  { "loop_break_au_Iu25", 1, 0, 36, 64,  0x0, { 0 },_sym2099, "^ *(\\.au_az|\\.au_naz|\\.au_ap|\\.au_an|\\.au_nap|\\.au_nan) ([^},[  ]+)$", 0, 2, 2, 0, 1, 0, _sym2097_operands_operands,_sym2098,1,1, 0,0,&_sym2095,0,{}, 0,0,0,0,0,0, },
// loop_break_cc_Iu25    (1)
{ "loop_break_cc_Iu25", 1, 0, 36, 64,  0x0, { 0 },_sym2104, "^ *(\\.al|\\.cs|\\.lo|\\.vs|\\.hi|\\.eq|\\.clr|\\.ge|\\.gt|\\.pl|\\.mi|\\.le|\\.lt|\\.ne|\\.set|\\.ls|\\.vc|\\.cc|\\.hs|\\.nv|) ([^},[  ]+)$", 0, 2, 2, 0, 1, 0, _sym2102_operands_operands,_sym2103,1,1, 0,0,&_sym2100,0,{}, 0,0,0,0,0,1, },
// loop_break    (2)
{ "loop_break", 1, 1, 2, 64,  0x0, { 0xc0000000,},_sym1479, "$", 0, 0, 0, 0, 0, 0, 0,0,0,0, 0,0,&_sym1477,0,{}, 0,0,0,0,0,-1, },
};

// Instructions named 'loop_end'.
static struct adl_opcode _sym8417[] = {
  // loop_end    (0)
  { "loop_end", 1, 0, 64, 64,  0x0, { 0 },_sym2966, "$", 0, 0, 0, 0, 0, 0, 0,_sym2965,1,0, 0,0,&_sym2962,0,{}, 0,0,0,0,0,-1, },
};

// Instructions named 'loop_stop'.
static struct adl_opcode _sym8418[] = {
  // loop_stop    (0)
  { "loop_stop", 1, 2, 17, 64,  0x0, { 0x30000000,},_sym1026, "$", 0, 0, 0, 0, 0, 0, 0,0,0,0, 0,0,&_sym1024,0,{}, 0,0,0,0,0,-1, },
};

// Instructions named 'lsb2rf'.
static struct adl_opcode _sym8419[] = {
  // lsb2rf_rV_gX    (0)
  { "lsb2rf_rV_gX", 1, 2, 17, 64,  0x0, { 0x48000000,},_sym1029, "^ *\\[rV\\],(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11)$", 0, 1, 1, 0, 0, 0, _sym1028_operands_operands,0,0,0, 0,0,&_sym1027,0,{}, 0,0,0,0,0,-1, },
};

// Instructions named 'lsb2rf.sr'.
static struct adl_opcode _sym8420[] = {
  // lsb2rf_sr_rV_gX    (0)
  { "lsb2rf_sr_rV_gX", 1, 2, 17, 64,  0x0, { 0x4a000000,},_sym1032, "^ *\\[rV\\],(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11)$", 0, 1, 1, 0, 0, 0, _sym1031_operands_operands,0,0,0, 0,0,&_sym1030,0,{}, 0,0,0,0,0,-1, },
};

// Instructions named 'lut'.
static struct adl_opcode _sym8421[] = {
  // rrt_cos_acos_lutsel_lut    (0)
  { "rrt_cos_acos_lutsel_lut", 1, 0, 3, 64,  0x0, { 0 },_sym3294, "$", 0, 0, 0, 0, 0, 0, 0,_sym3293,1,0, 0,0,&_sym3290,0,{}, 0,0,0,0,0,-1, },
};

// Instructions named 'lut.fwr'.
static struct adl_opcode _sym8422[] = {
  // lut_fwr_gX_Is6    (0)
  { "lut_fwr_gX_Is6", 1, 2, 17, 64,  0x0, { 0x6a000000,},_sym1035, "^ *\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11)\\]([+-][^},[[ ]+)?$", 0, 2, 2, 0, 0, 0, _sym1034_operands_operands,0,0,0, 0,0,&_sym1033,0,{}, 0,0,0,0,0,0, },
};

// Instructions named 'lut.hsw'.
static struct adl_opcode _sym8423[] = {
  // lut_hsw    (0)
  { "lut_hsw", 1, 2, 17, 64,  0x0, { 0x64000000,},_sym1043, "$", 0, 0, 0, 0, 0, 0, 0,0,0,0, 0,0,&_sym1041,0,{}, 0,0,0,0,0,-1, },
};

// Instructions named 'lut.hwr'.
static struct adl_opcode _sym8424[] = {
  // lut_hwr_gX_Is6    (0)
  { "lut_hwr_gX_Is6", 1, 2, 17, 64,  0x0, { 0x68000000,},_sym1046, "^ *\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11)\\]([+-][^},[[ ]+)?$", 0, 2, 2, 0, 0, 0, _sym1045_operands_operands,0,0,0, 0,0,&_sym1044,0,{}, 0,0,0,0,0,0, },
};

// Instructions named 'lut.rd'.
static struct adl_opcode _sym8425[] = {
  // lut_rd_dec_lut_rd    (0)
  { "lut_rd_dec_lut_rd", 1, 0, 3, 64,  0x0, { 0 },_sym3222, "$", 0, 0, 0, 0, 0, 0, 0,_sym3221,1,0, 0,0,&_sym3218,0,{}, 0,0,0,0,0,-1, },
};

// Instructions named 'lut_fwr_gx_is6_zero'.
static struct adl_opcode _sym8426[] = {
  // lut_fwr_gX_Is6_zero    (0)
  { "lut_fwr_gX_Is6_zero", 1, 0, 17, 64,  0x0, { 0 },_sym1040, "^ *([^} ,\t,]+)$", 0, 1, 2, 0, 0, 1, _sym1038_operands_operands,_sym1039,1,0, 0,0,&_sym1036,0,{}, 0,0,0,0,0,-1, },
};

// Instructions named 'lut_hwr_gx_is6_zero'.
static struct adl_opcode _sym8427[] = {
  // lut_hwr_gX_Is6_zero    (0)
  { "lut_hwr_gX_Is6_zero", 1, 0, 17, 64,  0x0, { 0 },_sym1051, "^ *([^} ,\t,]+)$", 0, 1, 2, 0, 0, 1, _sym1049_operands_operands,_sym1050,1,0, 0,0,&_sym1047,0,{}, 0,0,0,0,0,-1, },
};

// Instructions named 'lut_rd_dec'.
static struct adl_opcode _sym8428[] = {
  // lut_rd_dec    (0)
  { "lut_rd_dec", 1, 1, 3, 64,  0x0, { 0xe0000000,},_sym3212, "$", 0, 0, 0, 0, 0, 0, 0,0,0,0, 0,0,&_sym3210,0,{}, 0,0,0,0,0,-1, },
};

// Instructions named 'lut_sel'.
static struct adl_opcode _sym8429[] = {
  // rrt_cos_acos_lutsel_lutsel    (0)
  { "rrt_cos_acos_lutsel_lutsel", 1, 0, 3, 64,  0x0, { 0 },_sym3299, "$", 0, 0, 0, 0, 0, 0, 0,_sym3298,1,0, 0,0,&_sym3295,0,{}, 0,0,0,0,0,-1, },
};

// Instructions named 'mac'.
static struct adl_opcode _sym8430[] = {
  // mac_cc_gZ_gX_gY    (0)
  { "mac_cc_gZ_gX_gY", 1, 3, 29, 64,  0x0, { 0xb0800000,},_sym4672, "^ *(\\.al|\\.cs|\\.lo|\\.vs|\\.hi|\\.eq|\\.clr|\\.ge|\\.gt|\\.pl|\\.mi|\\.le|\\.lt|\\.ne|\\.set|\\.ls|\\.vc|\\.cc|\\.hs|\\.nv|\\.xc|) (g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11)$", 0, 4, 4, 0, 1, 0, _sym4671_operands_operands,0,0,1, 0,0,&_sym4670,0,{}, 0,0,0,0,0,1, },
  // mac_cc_gZ_gX_gY    (1)
  { "mac_cc_gZ_gX_gY", 1, 3, 29, 64,  0x0, { 0xb0800000,},_sym7003, "^ *(\\.al|\\.cs|\\.lo|\\.vs|\\.hi|\\.eq|\\.clr|\\.ge|\\.gt|\\.pl|\\.mi|\\.le|\\.lt|\\.ne|\\.set|\\.ls|\\.vc|\\.cc|\\.hs|\\.nv|\\.xc|) (g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11)$", 0, 4, 4, 0, 1, 0, _sym7002_operands_operands,0,0,1, 0,0,&_sym7001,0,{}, 0,0,0,0,0,1, },
};

// Instructions named 'mads'.
static struct adl_opcode _sym8431[] = {
  // mads    (0)
  { "mads", 1, 1, 4, 64,  0x0, { 0x20000000,},_sym3165, "$", 0, 0, 0, 0, 0, 0, 0,0,0,0, 0,0,&_sym3163,0,{}, 0,0,0,0,0,-1, },
};

// Instructions named 'mads.sau'.
static struct adl_opcode _sym8432[] = {
  // mads_sau    (0)
  { "mads_sau", 1, 1, 4, 64,  0x0, { 0x30000000,},_sym3168, "$", 0, 0, 0, 0, 0, 0, 0,0,0,0, 0,0,&_sym3166,0,{}, 0,0,0,0,0,-1, },
};

// Instructions named 'maf'.
static struct adl_opcode _sym8433[] = {
  // maf    (0)
  { "maf", 1, 1, 4, 64,  0x0, { 0xc0000000,},_sym3171, "$", 0, 0, 0, 0, 0, 0, 0,0,0,0, 0,0,&_sym3169,0,{}, 0,0,0,0,0,-1, },
};

// Instructions named 'maf.uvp'.
static struct adl_opcode _sym8434[] = {
  // maf_uvp    (0)
  { "maf_uvp", 1, 0, 7, 64,  0x0, { 0 },_sym3352, "$", 0, 0, 0, 0, 0, 0, 0,_sym3351,1,0, 0,0,&_sym3348,0,{}, 0,0,0,0,0,-1, },
};

// Instructions named 'maf.uvp.vpnz'.
static struct adl_opcode _sym8435[] = {
  // maf_uvp_vpnz    (0)
  { "maf_uvp_vpnz", 1, 0, 7, 64,  0x0, { 0 },_sym3357, "$", 0, 0, 0, 0, 0, 0, 0,_sym3356,1,0, 0,0,&_sym3353,0,{}, 0,0,0,0,0,-1, },
};

// Instructions named 'maf.uvp.vpz'.
static struct adl_opcode _sym8436[] = {
  // maf_uvp_vpz    (0)
  { "maf_uvp_vpz", 1, 0, 7, 64,  0x0, { 0 },_sym3362, "$", 0, 0, 0, 0, 0, 0, 0,_sym3361,1,0, 0,0,&_sym3358,0,{}, 0,0,0,0,0,-1, },
};

// Instructions named 'maf.vpnz'.
static struct adl_opcode _sym8437[] = {
  // maf_vpnz    (0)
  { "maf_vpnz", 1, 0, 7, 64,  0x0, { 0 },_sym3370, "$", 0, 0, 0, 0, 0, 0, 0,_sym3369,1,0, 0,0,&_sym3366,0,{}, 0,0,0,0,0,-1, },
};

// Instructions named 'maf.vpz'.
static struct adl_opcode _sym8438[] = {
  // maf_vpz    (0)
  { "maf_vpz", 1, 0, 7, 64,  0x0, { 0 },_sym3375, "$", 0, 0, 0, 0, 0, 0, 0,_sym3374,1,0, 0,0,&_sym3371,0,{}, 0,0,0,0,0,-1, },
};

// Instructions named 'maf_vp'.
static struct adl_opcode _sym8439[] = {
  // maf_vp    (0)
  { "maf_vp", 1, 1, 7, 64,  0x0, { 0x18000000,},_sym3365, "^ *([^} ,\t,]+)$", 0, 1, 2, 0, 0, 1, _sym3364_operands_operands,0,0,0, 0,0,&_sym3363,0,{}, 0,0,0,0,0,0, },
};

// Instructions named 'mafac'.
static struct adl_opcode _sym8440[] = {
  // mafac    (0)
  { "mafac", 1, 1, 4, 64,  0x0, { 0xe0000000,},_sym3174, "$", 0, 0, 0, 0, 0, 0, 0,0,0,0, 0,0,&_sym3172,0,{}, 0,0,0,0,0,-1, },
};

// Instructions named 'mant'.
static struct adl_opcode _sym8441[] = {
  // mant_cc_gZ_gX    (0)
  { "mant_cc_gZ_gX", 1, 3, 29, 64,  0x0, { 0x37806000,},_sym4675, "^ *(\\.al|\\.cs|\\.lo|\\.vs|\\.hi|\\.eq|\\.clr|\\.ge|\\.gt|\\.pl|\\.mi|\\.le|\\.lt|\\.ne|\\.set|\\.ls|\\.vc|\\.cc|\\.hs|\\.nv|\\.xc|) (g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11)$", 0, 3, 3, 0, 1, 0, _sym4674_operands_operands,0,0,1, 0,0,&_sym4673,0,{}, 0,0,0,0,0,1, },
  // mant_cc_gZ_gX    (1)
  { "mant_cc_gZ_gX", 1, 3, 29, 64,  0x0, { 0x37806000,},_sym7006, "^ *(\\.al|\\.cs|\\.lo|\\.vs|\\.hi|\\.eq|\\.clr|\\.ge|\\.gt|\\.pl|\\.mi|\\.le|\\.lt|\\.ne|\\.set|\\.ls|\\.vc|\\.cc|\\.hs|\\.nv|\\.xc|) (g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11)$", 0, 3, 3, 0, 1, 0, _sym7005_operands_operands,0,0,1, 0,0,&_sym7004,0,{}, 0,0,0,0,0,1, },
};

// Instructions named 'max'.
static struct adl_opcode _sym8442[] = {
  // max_gZ_gX_gY    (0)
  { "max_gZ_gX_gY", 1, 3, 29, 64,  0x0, { 0x3b030000,},_sym4678, "^ *(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11)$", 0, 3, 3, 0, 0, 0, _sym4677_operands_operands,0,0,0, 0,0,&_sym4676,0,{}, 0,0,0,0,0,-1, },
  // max_gZ_gX_gY    (1)
  { "max_gZ_gX_gY", 1, 3, 29, 64,  0x0, { 0x3b030000,},_sym7009, "^ *(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11)$", 0, 3, 3, 0, 0, 0, _sym7008_operands_operands,0,0,0, 0,0,&_sym7007,0,{}, 0,0,0,0,0,-1, },
};

// Instructions named 'min'.
static struct adl_opcode _sym8443[] = {
  // min_gZ_gX_gY    (0)
  { "min_gZ_gX_gY", 1, 3, 29, 64,  0x0, { 0x3b020000,},_sym4681, "^ *(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11)$", 0, 3, 3, 0, 0, 0, _sym4680_operands_operands,0,0,0, 0,0,&_sym4679,0,{}, 0,0,0,0,0,-1, },
  // min_gZ_gX_gY    (1)
  { "min_gZ_gX_gY", 1, 3, 29, 64,  0x0, { 0x3b020000,},_sym7012, "^ *(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11)$", 0, 3, 3, 0, 0, 0, _sym7011_operands_operands,0,0,0, 0,0,&_sym7010,0,{}, 0,0,0,0,0,-1, },
};

// Instructions named 'mod'.
static struct adl_opcode _sym8444[] = {
  // mod_s_cc_GZ_GX_GY    (0)
  { "mod_s_cc_GZ_GX_GY", 1, 3, 29, 64,  0x0, { 0x32000000,},_sym4684, "^ *(\\.s|\\.al|\\.cs|\\.lo|\\.vs|\\.hi|\\.eq|\\.clr|\\.ge|\\.gt|\\.pl|\\.mi|\\.le|\\.lt|\\.ne|\\.set|\\.ls|\\.vc|\\.cc|\\.hs|\\.nv|\\.xc|)(\\.s|\\.al|\\.cs|\\.lo|\\.vs|\\.hi|\\.eq|\\.clr|\\.ge|\\.gt|\\.pl|\\.mi|\\.le|\\.lt|\\.ne|\\.set|\\.ls|\\.vc|\\.cc|\\.hs|\\.nv|\\.xc|) (g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11)$", 0, 5, 5, 0, 2, 0, _sym4683_operands_operands,0,0,2, 0,0,&_sym4682,0,{}, 0,0,0,0,0,1, },
  // mod_s_cc_GZ_GX_GY    (1)
  { "mod_s_cc_GZ_GX_GY", 1, 3, 29, 64,  0x0, { 0x32000000,},_sym7015, "^ *(\\.s|\\.al|\\.cs|\\.lo|\\.vs|\\.hi|\\.eq|\\.clr|\\.ge|\\.gt|\\.pl|\\.mi|\\.le|\\.lt|\\.ne|\\.set|\\.ls|\\.vc|\\.cc|\\.hs|\\.nv|\\.xc|)(\\.s|\\.al|\\.cs|\\.lo|\\.vs|\\.hi|\\.eq|\\.clr|\\.ge|\\.gt|\\.pl|\\.mi|\\.le|\\.lt|\\.ne|\\.set|\\.ls|\\.vc|\\.cc|\\.hs|\\.nv|\\.xc|) (g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11)$", 0, 5, 5, 0, 2, 0, _sym7014_operands_operands,0,0,2, 0,0,&_sym7013,0,{}, 0,0,0,0,0,1, },
  // mod_s_gZ_Is16_mod    (2)
  { "mod_s_gZ_Is16_mod", 1, 0, 29, 64,  0x0, { 0 },_sym4692, "^ *(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),([^},[, ]+)$", 0, 2, 2, 0, 0, 0, _sym4690_operands_operands,_sym4691,1,0, 0,0,&_sym4688,0,{}, 0,0,0,0,0,4, },
// mod_z_gZ_Iu16_mod    (3)
{ "mod_z_gZ_Iu16_mod", 1, 0, 29, 64,  0x0, { 0 },_sym4700, "^ *(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),([^},[, ]+)$", 0, 2, 2, 0, 0, 0, _sym4698_operands_operands,_sym4699,1,0, 0,0,&_sym4696,0,{}, 0,0,0,0,0,5, },
// mod_s_gZ_Is16_mod    (4)
{ "mod_s_gZ_Is16_mod", 1, 0, 29, 64,  0x0, { 0 },_sym7023, "^ *(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),([^},[, ]+)$", 0, 2, 2, 0, 0, 0, _sym7021_operands_operands,_sym7022,1,0, 0,0,&_sym7019,0,{}, 0,0,0,0,0,4, },
// mod_z_gZ_Iu16_mod    (5)
{ "mod_z_gZ_Iu16_mod", 1, 0, 29, 64,  0x0, { 0 },_sym7031, "^ *(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),([^},[, ]+)$", 0, 2, 2, 0, 0, 0, _sym7029_operands_operands,_sym7030,1,0, 0,0,&_sym7027,0,{}, 0,0,0,0,0,5, },
};

// Instructions named 'mod.s'.
static struct adl_opcode _sym8445[] = {
  // mod_s_gZ_Is16    (0)
  { "mod_s_gZ_Is16", 1, 3, 29, 64,  0x0, { 0x63800000,},_sym4687, "^ *(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),([^},[, ]+)$", 0, 2, 2, 0, 0, 0, _sym4686_operands_operands,0,0,0, 0,0,&_sym4685,0,{}, 0,0,0,0,0,1, },
// mod_s_gZ_Is16    (1)
{ "mod_s_gZ_Is16", 1, 3, 29, 64,  0x0, { 0x63800000,},_sym7018, "^ *(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),([^},[, ]+)$", 0, 2, 2, 0, 0, 0, _sym7017_operands_operands,0,0,0, 0,0,&_sym7016,0,{}, 0,0,0,0,0,1, },
};

// Instructions named 'mod.z'.
static struct adl_opcode _sym8446[] = {
  // mod_z_gZ_Iu16    (0)
  { "mod_z_gZ_Iu16", 1, 3, 29, 64,  0x0, { 0x63000000,},_sym4695, "^ *(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),([^},[, ]+)$", 0, 2, 2, 0, 0, 0, _sym4694_operands_operands,0,0,0, 0,0,&_sym4693,0,{}, 0,0,0,0,0,1, },
// mod_z_gZ_Iu16    (1)
{ "mod_z_gZ_Iu16", 1, 3, 29, 64,  0x0, { 0x63000000,},_sym7026, "^ *(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),([^},[, ]+)$", 0, 2, 2, 0, 0, 0, _sym7025_operands_operands,0,0,0, 0,0,&_sym7024,0,{}, 0,0,0,0,0,1, },
};

// Instructions named 'mpy'.
static struct adl_opcode _sym8447[] = {
  // mpyD_gX_gY_I32_mpy_gX_I32    (0)
  { "mpyD_gX_gY_I32_mpy_gX_I32", 1, 0, 58, 64,  0x0, { 0 },_sym2747, "^ *(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),([^},[, ]+)$", 0, 2, 2, 0, 0, 0, _sym2745_operands_operands,_sym2746,1,0, 0,0,&_sym2743,0,{}, 0,0,0,0,0,0, },
// mpy_cc_s_gZ_gX_gY    (1)
{ "mpy_cc_s_gZ_gX_gY", 1, 3, 29, 64,  0x0, { 0x30000000,},_sym4731, "^ *(\\.al|\\.cs|\\.lo|\\.vs|\\.hi|\\.eq|\\.clr|\\.ge|\\.gt|\\.pl|\\.mi|\\.le|\\.lt|\\.ne|\\.set|\\.ls|\\.vc|\\.cc|\\.hs|\\.nv|\\.xc|\\.s|)(\\.al|\\.cs|\\.lo|\\.vs|\\.hi|\\.eq|\\.clr|\\.ge|\\.gt|\\.pl|\\.mi|\\.le|\\.lt|\\.ne|\\.set|\\.ls|\\.vc|\\.cc|\\.hs|\\.nv|\\.xc|\\.s|) (g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11)$", 0, 5, 5, 0, 2, 0, _sym4730_operands_operands,0,0,2, 0,0,&_sym4729,0,{}, 0,0,0,0,0,2, },
// mpy_cc_s_gZ_gX_gY    (2)
{ "mpy_cc_s_gZ_gX_gY", 1, 3, 29, 64,  0x0, { 0x30000000,},_sym7062, "^ *(\\.al|\\.cs|\\.lo|\\.vs|\\.hi|\\.eq|\\.clr|\\.ge|\\.gt|\\.pl|\\.mi|\\.le|\\.lt|\\.ne|\\.set|\\.ls|\\.vc|\\.cc|\\.hs|\\.nv|\\.xc|\\.s|)(\\.al|\\.cs|\\.lo|\\.vs|\\.hi|\\.eq|\\.clr|\\.ge|\\.gt|\\.pl|\\.mi|\\.le|\\.lt|\\.ne|\\.set|\\.ls|\\.vc|\\.cc|\\.hs|\\.nv|\\.xc|\\.s|) (g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11)$", 0, 5, 5, 0, 2, 0, _sym7061_operands_operands,0,0,2, 0,0,&_sym7060,0,{}, 0,0,0,0,0,2, },
// mpyS_z_gZ_Iu16_mpy    (3)
{ "mpyS_z_gZ_Iu16_mpy", 1, 0, 29, 64,  0x0, { 0 },_sym4722, "^ *(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),([^},[, ]+)$", 0, 2, 2, 0, 0, 0, _sym4720_operands_operands,_sym4721,1,0, 0,0,&_sym4718,0,{}, 0,0,0,0,0,0, },
// mpyS_z_gZ_Iu16_mpy    (4)
{ "mpyS_z_gZ_Iu16_mpy", 1, 0, 29, 64,  0x0, { 0 },_sym7053, "^ *(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),([^},[, ]+)$", 0, 2, 2, 0, 0, 0, _sym7051_operands_operands,_sym7052,1,0, 0,0,&_sym7049,0,{}, 0,0,0,0,0,0, },
// mpy_gX_gY_I32    (5)
{ "mpy_gX_gY_I32", 1, 0, 58, 64,  0x0, { 0 },_sym2752, "^ *(\\.al|\\.cs|\\.lo|\\.vs|\\.hi|\\.eq|\\.clr|\\.ge|\\.gt|\\.pl|\\.mi|\\.le|\\.lt|\\.ne|\\.set|\\.ls|\\.vc|\\.cc|\\.hs|\\.nv|\\.xc|) (g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),([^},[ ,, ]+)$", 0, 4, 4, 0, 1, 0, _sym2750_operands_operands,_sym2751,1,1, 0,0,&_sym2748,0,{}, 0,0,0,0,0,5, },
// mpyD_gX_gY_I32_mpy_cc_gX_I32    (6)
{ "mpyD_gX_gY_I32_mpy_cc_gX_I32", 1, 0, 58, 64,  0x0, { 0 },_sym2741, "^ *(\\.al|\\.cs|\\.lo|\\.vs|\\.hi|\\.eq|\\.clr|\\.ge|\\.gt|\\.pl|\\.mi|\\.le|\\.lt|\\.ne|\\.set|\\.ls|\\.vc|\\.cc|\\.hs|\\.nv|\\.xc) (g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),([^},[ , ]+)$", 0, 3, 3, 0, 1, 0, _sym2739_operands_operands,_sym2740,1,1, 0,0,&_sym2737,0,{}, 0,0,0,0,0,6, },
};

// Instructions named 'mpy.s'.
static struct adl_opcode _sym8448[] = {
  // mpyS_s_gZ_Is16_mpy_s    (0)
  { "mpyS_s_gZ_Is16_mpy_s", 1, 0, 29, 64,  0x0, { 0 },_sym4713, "^ *(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),([^},[, ]+)$", 0, 2, 2, 0, 0, 0, _sym4711_operands_operands,_sym4712,1,0, 0,0,&_sym4709,0,{}, 0,0,0,0,0,1, },
// mpyS_s_gZ_Is16_mpy_s    (1)
{ "mpyS_s_gZ_Is16_mpy_s", 1, 0, 29, 64,  0x0, { 0 },_sym7044, "^ *(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),([^},[, ]+)$", 0, 2, 2, 0, 0, 0, _sym7042_operands_operands,_sym7043,1,0, 0,0,&_sym7040,0,{}, 0,0,0,0,0,1, },
};

// Instructions named 'mpy.z'.
static struct adl_opcode _sym8449[] = {
  // mpyS_z_gZ_Iu16_mpy_z    (0)
  { "mpyS_z_gZ_Iu16_mpy_z", 1, 0, 29, 64,  0x0, { 0 },_sym4728, "^ *(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),([^},[, ]+)$", 0, 2, 2, 0, 0, 0, _sym4726_operands_operands,_sym4727,1,0, 0,0,&_sym4724,0,{}, 0,0,0,0,0,1, },
// mpyS_z_gZ_Iu16_mpy_z    (1)
{ "mpyS_z_gZ_Iu16_mpy_z", 1, 0, 29, 64,  0x0, { 0 },_sym7059, "^ *(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),([^},[, ]+)$", 0, 2, 2, 0, 0, 0, _sym7057_operands_operands,_sym7058,1,0, 0,0,&_sym7055,0,{}, 0,0,0,0,0,1, },
};

// Instructions named 'mpyd'.
static struct adl_opcode _sym8450[] = {
  // mpyD_gX_gY_I32    (0)
  { "mpyD_gX_gY_I32", 1, 7, 58, 64,  0x0, { 0x0,0x27000000,},_sym2735, "^ *(\\.al|\\.cs|\\.lo|\\.vs|\\.hi|\\.eq|\\.clr|\\.ge|\\.gt|\\.pl|\\.mi|\\.le|\\.lt|\\.ne|\\.set|\\.ls|\\.vc|\\.cc|\\.hs|\\.nv|\\.xc|) (g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),([^},[ ,, ]+)$", 0, 4, 4, 0, 1, 0, _sym2734_operands_operands,0,0,1, 0,0,&_sym2733,0,{}, 0,0,0,0,0,0, },
};

// Instructions named 'mpys.s'.
static struct adl_opcode _sym8451[] = {
  // mpyS_s_gZ_Is16    (0)
  { "mpyS_s_gZ_Is16", 1, 3, 29, 64,  0x0, { 0x64800000,},_sym4703, "^ *(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),([^},[, ]+)$", 0, 2, 2, 0, 0, 0, _sym4702_operands_operands,0,0,0, 0,0,&_sym4701,0,{}, 0,0,0,0,0,1, },
// mpyS_s_gZ_Is16    (1)
{ "mpyS_s_gZ_Is16", 1, 3, 29, 64,  0x0, { 0x64800000,},_sym7034, "^ *(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),([^},[, ]+)$", 0, 2, 2, 0, 0, 0, _sym7033_operands_operands,0,0,0, 0,0,&_sym7032,0,{}, 0,0,0,0,0,1, },
};

// Instructions named 'mpys.z'.
static struct adl_opcode _sym8452[] = {
  // mpyS_z_gZ_Iu16    (0)
  { "mpyS_z_gZ_Iu16", 1, 3, 29, 64,  0x0, { 0x64000000,},_sym4716, "^ *(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),([^},[, ]+)$", 0, 2, 2, 0, 0, 0, _sym4715_operands_operands,0,0,0, 0,0,&_sym4714,0,{}, 0,0,0,0,0,1, },
// mpyS_z_gZ_Iu16    (1)
{ "mpyS_z_gZ_Iu16", 1, 3, 29, 64,  0x0, { 0x64000000,},_sym7047, "^ *(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),([^},[, ]+)$", 0, 2, 2, 0, 0, 0, _sym7046_operands_operands,0,0,0, 0,0,&_sym7045,0,{}, 0,0,0,0,0,1, },
};

// Instructions named 'mpys_s_gz_is16_mpy'.
static struct adl_opcode _sym8453[] = {
  // mpyS_s_gZ_Is16_mpy    (0)
  { "mpyS_s_gZ_Is16_mpy", 1, 0, 29, 64,  0x0, { 0 },_sym4708, "^ *([^} ,\t,]+),([^} ,\t,]+)$", 0, 2, 4, 0, 0, 2, _sym4706_operands_operands,_sym4707,1,0, 0,0,&_sym4704,0,{}, 0,0,0,0,0,1, },
// mpyS_s_gZ_Is16_mpy    (1)
{ "mpyS_s_gZ_Is16_mpy", 1, 0, 29, 64,  0x0, { 0 },_sym7039, "^ *([^} ,\t,]+),([^} ,\t,]+)$", 0, 2, 4, 0, 0, 2, _sym7037_operands_operands,_sym7038,1,0, 0,0,&_sym7035,0,{}, 0,0,0,0,0,1, },
};

// Instructions named 'mv'.
static struct adl_opcode _sym8454[] = {
  // mv_cgu_gX    (0)
  { "mv_cgu_gX", 1, 2, 17, 64,  0x0, { 0xc000000,},_sym1150, "^ *(dl_sc_x|dl_sc_y|ul_sc_x|ul_sc_y|ul_sc_short|ovsf_num|gold_x1|gold_x2|ovsf_dl_sc_y|ovsf_dl_sc_y_bak|dl_sc_x_bak|vd_ts_d|vd_qs_d),(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11)$", 0, 2, 2, 0, 0, 0, _sym1149_operands_operands,0,0,0, 0,0,&_sym1148,0,{}, 0,0,0,0,0,-1, },
  // mv_gX_cgu    (1)
  { "mv_gX_cgu", 1, 2, 17, 64,  0x0, { 0xd000000,},_sym1156, "^ *(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),(dl_sc_x|dl_sc_y|ul_sc_x|ul_sc_y|ul_sc_short|ovsf_num|gold_x1|gold_x2|ovsf_dl_sc_y|ovsf_dl_sc_y_bak|dl_sc_x_bak|vd_ts_d|vd_qs_d)$", 0, 2, 2, 0, 0, 0, _sym1155_operands_operands,0,0,0, 0,0,&_sym1154,0,{}, 0,0,0,0,0,-1, },
  // mv_agX_agY    (2)
  { "mv_agX_agY", 1, 0, 17, 64,  0x0, { 0 },_sym1141, "^ *(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19),(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)$", 0, 2, 2, 0, 0, 0, _sym1139_operands_operands,_sym1140,1,0, 0,0,&_sym1137,0,{}, 0,0,0,0,0,-1, },
  // mv_Rx_Ry    (3)
  { "mv_Rx_Ry", 1, 2, 17, 64,  0x0, { 0x44000000,},_sym1135, "^ *(R0|R1|R2|R3|R4|R5|R6|R7),(R0|R1|R2|R3|R4|R5|R6|R7)$", 0, 2, 2, 0, 0, 0, _sym1134_operands_operands,0,0,0, 0,0,&_sym1133,0,{}, 0,0,0,0,0,-1, },
  // mv_gX_nco_phase    (4)
  { "mv_gX_nco_phase", 1, 2, 17, 64,  0x0, { 0x11080000,},_sym1165, "^ *(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),nco_phase$", 0, 1, 1, 0, 0, 0, _sym1164_operands_operands,0,0,0, 0,0,&_sym1163,0,{}, 0,0,0,0,0,-1, },
  // mv_nco_phase_gX    (5)
  { "mv_nco_phase_gX", 1, 2, 17, 64,  0x0, { 0x10080000,},_sym1183, "^ *nco_phase,(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11)$", 0, 1, 1, 0, 0, 0, _sym1182_operands_operands,0,0,0, 0,0,&_sym1181,0,{}, 0,0,0,0,0,-1, },
  // mv_gX_nco_freq    (6)
  { "mv_gX_nco_freq", 1, 2, 17, 64,  0x0, { 0x11000000,},_sym1159, "^ *(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),nco_freq$", 0, 1, 1, 0, 0, 0, _sym1158_operands_operands,0,0,0, 0,0,&_sym1157,0,{}, 0,0,0,0,0,-1, },
  // mv_nco_freq_gX    (7)
  { "mv_nco_freq_gX", 1, 2, 17, 64,  0x0, { 0x10000000,},_sym1174, "^ *nco_freq,(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11)$", 0, 1, 1, 0, 0, 0, _sym1173_operands_operands,0,0,0, 0,0,&_sym1172,0,{}, 0,0,0,0,0,-1, },
  // mv_gX_nco_k    (8)
  { "mv_gX_nco_k", 1, 2, 17, 64,  0x0, { 0x11180000,},_sym1162, "^ *(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),nco_k$", 0, 1, 1, 0, 0, 0, _sym1161_operands_operands,0,0,0, 0,0,&_sym1160,0,{}, 0,0,0,0,0,-1, },
  // mv_nco_k_gX    (9)
  { "mv_nco_k_gX", 1, 2, 17, 64,  0x0, { 0x10180000,},_sym1180, "^ *nco_k,(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11)$", 0, 1, 1, 0, 0, 0, _sym1179_operands_operands,0,0,0, 0,0,&_sym1178,0,{}, 0,0,0,0,0,-1, },
  // mv_agX_sp    (10)
  { "mv_agX_sp", 1, 0, 17, 64,  0x0, { 0 },_sym1147, "^ *(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19),sp$", 0, 1, 1, 0, 0, 0, _sym1145_operands_operands,_sym1146,1,0, 0,0,&_sym1143,0,{}, 0,0,0,0,0,-1, },
  // mv_sp_agX    (11)
  { "mv_sp_agX", 1, 0, 17, 64,  0x0, { 0 },_sym1192, "^ *sp,(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)$", 0, 1, 1, 0, 0, 0, _sym1190_operands_operands,_sym1191,1,0, 0,0,&_sym1188,0,{}, 0,0,0,0,0,-1, },
  // mv_nco_k_Iu11    (12)
  { "mv_nco_k_Iu11", 1, 2, 17, 64,  0x0, { 0x14000000,},_sym1177, "^ *nco_k,([^},[_, ]+)$", 0, 1, 1, 0, 0, 0, _sym1176_operands_operands,0,0,0, 0,0,&_sym1175,0,{}, 0,0,0,0,0,12, },
// mv_cc_gZ_quot    (13)
{ "mv_cc_gZ_quot", 1, 3, 29, 64,  0x0, { 0x3b001780,},_sym7152, "^ *(\\.al|\\.cs|\\.lo|\\.vs|\\.hi|\\.eq|\\.clr|\\.ge|\\.gt|\\.pl|\\.mi|\\.le|\\.lt|\\.ne|\\.set|\\.ls|\\.vc|\\.cc|\\.hs|\\.nv|\\.xc|) (g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),quot$", 0, 2, 2, 0, 1, 0, _sym7151_operands_operands,0,0,1, 0,0,&_sym7150,0,{}, 0,0,0,0,0,14, },
// mv_cc_gZ_quot    (14)
{ "mv_cc_gZ_quot", 1, 3, 29, 64,  0x0, { 0x3b001780,},_sym4821, "^ *(\\.al|\\.cs|\\.lo|\\.vs|\\.hi|\\.eq|\\.clr|\\.ge|\\.gt|\\.pl|\\.mi|\\.le|\\.lt|\\.ne|\\.set|\\.ls|\\.vc|\\.cc|\\.hs|\\.nv|\\.xc|) (g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),quot$", 0, 2, 2, 0, 1, 0, _sym4820_operands_operands,0,0,1, 0,0,&_sym4819,0,{}, 0,0,0,0,0,14, },
// mv_cc_gZ_rem    (15)
{ "mv_cc_gZ_rem", 1, 3, 29, 64,  0x0, { 0x3b001f80,},_sym7155, "^ *(\\.al|\\.cs|\\.lo|\\.vs|\\.hi|\\.eq|\\.clr|\\.ge|\\.gt|\\.pl|\\.mi|\\.le|\\.lt|\\.ne|\\.set|\\.ls|\\.vc|\\.cc|\\.hs|\\.nv|\\.xc|) (g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),rem$", 0, 2, 2, 0, 1, 0, _sym7154_operands_operands,0,0,1, 0,0,&_sym7153,0,{}, 0,0,0,0,0,16, },
// mv_cc_gZ_rem    (16)
{ "mv_cc_gZ_rem", 1, 3, 29, 64,  0x0, { 0x3b001f80,},_sym4824, "^ *(\\.al|\\.cs|\\.lo|\\.vs|\\.hi|\\.eq|\\.clr|\\.ge|\\.gt|\\.pl|\\.mi|\\.le|\\.lt|\\.ne|\\.set|\\.ls|\\.vc|\\.cc|\\.hs|\\.nv|\\.xc|) (g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),rem$", 0, 2, 2, 0, 1, 0, _sym4823_operands_operands,0,0,1, 0,0,&_sym4822,0,{}, 0,0,0,0,0,16, },
// mv_cc_gZ_pc    (17)
{ "mv_cc_gZ_pc", 1, 3, 29, 64,  0x0, { 0x3b000f80,},_sym7149, "^ *(\\.al|\\.cs|\\.lo|\\.vs|\\.hi|\\.eq|\\.clr|\\.ge|\\.gt|\\.pl|\\.mi|\\.le|\\.lt|\\.ne|\\.set|\\.ls|\\.vc|\\.cc|\\.hs|\\.nv|\\.xc|) (g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),pc$", 0, 2, 2, 0, 1, 0, _sym7148_operands_operands,0,0,1, 0,0,&_sym7147,0,{}, 0,0,0,0,0,18, },
// mv_cc_gZ_pc    (18)
{ "mv_cc_gZ_pc", 1, 3, 29, 64,  0x0, { 0x3b000f80,},_sym4818, "^ *(\\.al|\\.cs|\\.lo|\\.vs|\\.hi|\\.eq|\\.clr|\\.ge|\\.gt|\\.pl|\\.mi|\\.le|\\.lt|\\.ne|\\.set|\\.ls|\\.vc|\\.cc|\\.hs|\\.nv|\\.xc|) (g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),pc$", 0, 2, 2, 0, 1, 0, _sym4817_operands_operands,0,0,1, 0,0,&_sym4816,0,{}, 0,0,0,0,0,18, },
// mvD_gX_I32_mv    (19)
{ "mvD_gX_I32_mv", 1, 0, 58, 64,  0x0, { 0 },_sym2761, "^ *(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),([^},[, ]+)$", 0, 2, 2, 0, 0, 0, _sym2759_operands_operands,_sym2760,1,0, 0,0,&_sym2757,0,{}, 0,0,0,0,0,19, },
// mv_cc_gZ_gX    (20)
{ "mv_cc_gZ_gX", 1, 3, 29, 64,  0x0, { 0x3b000000,},_sym7146, "^ *(\\.al|\\.cs|\\.lo|\\.vs|\\.hi|\\.eq|\\.clr|\\.ge|\\.gt|\\.pl|\\.mi|\\.le|\\.lt|\\.ne|\\.set|\\.ls|\\.vc|\\.cc|\\.hs|\\.nv|\\.xc|) (g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|cc|sp),(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|cc|sp)$", 0, 3, 3, 0, 1, 0, _sym7145_operands_operands,0,0,1, 0,0,&_sym7144,0,{}, 0,0,0,0,0,21, },
// mv_cc_gZ_gX    (21)
{ "mv_cc_gZ_gX", 1, 3, 29, 64,  0x0, { 0x3b000000,},_sym4815, "^ *(\\.al|\\.cs|\\.lo|\\.vs|\\.hi|\\.eq|\\.clr|\\.ge|\\.gt|\\.pl|\\.mi|\\.le|\\.lt|\\.ne|\\.set|\\.ls|\\.vc|\\.cc|\\.hs|\\.nv|\\.xc|) (g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|cc|sp),(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|cc|sp)$", 0, 3, 3, 0, 1, 0, _sym4814_operands_operands,0,0,1, 0,0,&_sym4813,0,{}, 0,0,0,0,0,21, },
// mvS_aX_agY_mv    (22)
{ "mvS_aX_agY_mv", 1, 0, 29, 64,  0x0, { 0 },_sym7073, "^ *(a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19),(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)$", 0, 2, 2, 0, 0, 0, _sym7071_operands_operands,_sym7072,1,0, 0,0,&_sym7069,0,{}, 0,0,0,0,0,-1, },
// mvS_aX_agY_mv    (23)
{ "mvS_aX_agY_mv", 1, 0, 29, 64,  0x0, { 0 },_sym4742, "^ *(a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19),(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)$", 0, 2, 2, 0, 0, 0, _sym4740_operands_operands,_sym4741,1,0, 0,0,&_sym4738,0,{}, 0,0,0,0,0,-1, },
// mvS_agX_aY_mv    (24)
{ "mvS_agX_aY_mv", 1, 0, 29, 64,  0x0, { 0 },_sym4762, "^ *(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19),(a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)$", 0, 2, 2, 0, 0, 0, _sym4760_operands_operands,_sym4761,1,0, 0,0,&_sym4758,0,{}, 0,0,0,0,0,-1, },
// mvS_agX_aY_mv    (25)
{ "mvS_agX_aY_mv", 1, 0, 29, 64,  0x0, { 0 },_sym7093, "^ *(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19),(a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)$", 0, 2, 2, 0, 0, 0, _sym7091_operands_operands,_sym7092,1,0, 0,0,&_sym7089,0,{}, 0,0,0,0,0,-1, },
// mvS_aX_sp_mv    (26)
{ "mvS_aX_sp_mv", 1, 0, 29, 64,  0x0, { 0 },_sym4751, "^ *(a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19),sp$", 0, 1, 1, 0, 0, 0, _sym4749_operands_operands,_sym4750,1,0, 0,0,&_sym4747,0,{}, 0,0,0,0,0,-1, },
// mvS_aX_sp_mv    (27)
{ "mvS_aX_sp_mv", 1, 0, 29, 64,  0x0, { 0 },_sym7082, "^ *(a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19),sp$", 0, 1, 1, 0, 0, 0, _sym7080_operands_operands,_sym7081,1,0, 0,0,&_sym7078,0,{}, 0,0,0,0,0,-1, },
// mv_VPX_Iu1_H    (28)
{ "mv_VPX_Iu1_H", 1, 0, 29, 64,  0x0, { 0 },_sym7137, "^ *(VP\\[1:0\\]|VP\\[3:2\\]),H$", 0, 1, 1, 0, 1, 0, _sym7135_operands_operands,_sym7136,1,1, 0,0,&_sym7133,0,{}, 0,0,0,0,0,35, },
// mv_h_VPX_Iu1    (29)
{ "mv_h_VPX_Iu1", 1, 3, 29, 64,  0x0, { 0x3b010060,},_sym7158, "^ *h,(VP\\[1:0\\]|VP\\[3:2\\])$", 0, 1, 1, 0, 1, 0, _sym7157_operands_operands,0,0,1, 0,0,&_sym7156,0,{}, 0,0,0,0,0,33, },
// mv_H_VPX_Iu1    (30)
{ "mv_H_VPX_Iu1", 1, 0, 29, 64,  0x0, { 0 },_sym7132, "^ *H,(VP\\[1:0\\]|VP\\[3:2\\])$", 0, 1, 1, 0, 1, 0, _sym7130_operands_operands,_sym7131,1,1, 0,0,&_sym7128,0,{}, 0,0,0,0,0,32, },
// mv_VPX_Iu1_h    (31)
{ "mv_VPX_Iu1_h", 1, 3, 29, 64,  0x0, { 0x3b010600,},_sym7140, "^ *(VP\\[1:0\\]|VP\\[3:2\\]),h$", 0, 1, 1, 0, 1, 0, _sym7139_operands_operands,0,0,1, 0,0,&_sym7138,0,{}, 0,0,0,0,0,34, },
// mv_H_VPX_Iu1    (32)
{ "mv_H_VPX_Iu1", 1, 0, 29, 64,  0x0, { 0 },_sym4801, "^ *H,(VP\\[1:0\\]|VP\\[3:2\\])$", 0, 1, 1, 0, 1, 0, _sym4799_operands_operands,_sym4800,1,1, 0,0,&_sym4797,0,{}, 0,0,0,0,0,32, },
// mv_h_VPX_Iu1    (33)
{ "mv_h_VPX_Iu1", 1, 3, 29, 64,  0x0, { 0x3b010060,},_sym4827, "^ *h,(VP\\[1:0\\]|VP\\[3:2\\])$", 0, 1, 1, 0, 1, 0, _sym4826_operands_operands,0,0,1, 0,0,&_sym4825,0,{}, 0,0,0,0,0,33, },
// mv_VPX_Iu1_h    (34)
{ "mv_VPX_Iu1_h", 1, 3, 29, 64,  0x0, { 0x3b010600,},_sym4809, "^ *(VP\\[1:0\\]|VP\\[3:2\\]),h$", 0, 1, 1, 0, 1, 0, _sym4808_operands_operands,0,0,1, 0,0,&_sym4807,0,{}, 0,0,0,0,0,34, },
// mv_VPX_Iu1_H    (35)
{ "mv_VPX_Iu1_H", 1, 0, 29, 64,  0x0, { 0 },_sym4806, "^ *(VP\\[1:0\\]|VP\\[3:2\\]),H$", 0, 1, 1, 0, 1, 0, _sym4804_operands_operands,_sym4805,1,1, 0,0,&_sym4802,0,{}, 0,0,0,0,0,35, },
// mvS_z_gZ_Iu16_mv    (36)
{ "mvS_z_gZ_Iu16_mv", 1, 0, 29, 64,  0x0, { 0 },_sym7121, "^ *(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),([^},[, ]+)$", 0, 2, 2, 0, 0, 0, _sym7119_operands_operands,_sym7120,1,0, 0,0,&_sym7117,0,{}, 0,0,0,0,0,19, },
// mvS_z_gZ_Iu16_mv    (37)
{ "mvS_z_gZ_Iu16_mv", 1, 0, 29, 64,  0x0, { 0 },_sym4790, "^ *(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),([^},[, ]+)$", 0, 2, 2, 0, 0, 0, _sym4788_operands_operands,_sym4789,1,0, 0,0,&_sym4786,0,{}, 0,0,0,0,0,19, },
// mv_cc_Iu4    (38)
{ "mv_cc_Iu4", 1, 3, 29, 64,  0x0, { 0x60000068,},_sym4812, "^ *cc,([^},[, ]+)$", 0, 1, 1, 0, 0, 0, _sym4811_operands_operands,0,0,0, 0,0,&_sym4810,0,{}, 0,0,0,0,0,39, },
// mv_cc_Iu4    (39)
{ "mv_cc_Iu4", 1, 3, 29, 64,  0x0, { 0x60000068,},_sym7143, "^ *cc,([^},[, ]+)$", 0, 1, 1, 0, 0, 0, _sym7142_operands_operands,0,0,0, 0,0,&_sym7141,0,{}, 0,0,0,0,0,39, },
// mv_sp_Iu20_opS_HI    (40)
{ "mv_sp_Iu20_opS_HI", 1, 3, 29, 64,  0x0, { 0x3e000000,},_sym4830, "^ *sp,([^},[, ]+)$", 0, 1, 1, 0, 0, 0, _sym4829_operands_operands,0,0,0, 0,0,&_sym4828,0,{}, 0,0,0,0,0,41, },
// mv_sp_Iu20_opS_LO    (41)
{ "mv_sp_Iu20_opS_LO", 1, 3, 29, 64,  0x0, { 0x3e000000,},_sym7161, "^ *sp,([^},[, ]+)$", 0, 1, 1, 0, 0, 0, _sym7160_operands_operands,0,0,0, 0,0,&_sym7159,0,{}, 0,0,0,0,0,41, },
// mvD_gX_I32_mv_cc    (42)
{ "mvD_gX_I32_mv_cc", 1, 0, 58, 64,  0x0, { 0 },_sym2767, "^ *(\\.al|\\.cs|\\.lo|\\.vs|\\.hi|\\.eq|\\.clr|\\.ge|\\.gt|\\.pl|\\.mi|\\.le|\\.lt|\\.ne|\\.set|\\.ls|\\.vc|\\.cc|\\.hs|\\.nv|\\.xc) (g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),([^},[ , ]+)$", 0, 3, 3, 0, 1, 0, _sym2765_operands_operands,_sym2766,1,1, 0,0,&_sym2763,0,{}, 0,0,0,0,0,42, },
// mvD_gX_I32_mv_sp    (43)
{ "mvD_gX_I32_mv_sp", 1, 0, 58, 64,  0x0, { 0 },_sym2772, "^ *(\\.al|\\.cs|\\.lo|\\.vs|\\.hi|\\.eq|\\.clr|\\.ge|\\.gt|\\.pl|\\.mi|\\.le|\\.lt|\\.ne|\\.set|\\.ls|\\.vc|\\.cc|\\.hs|\\.nv|\\.xc|) sp,([^},[ , ]+)$", 0, 2, 2, 0, 1, 0, _sym2770_operands_operands,_sym2771,1,1, 0,0,&_sym2768,0,{}, 0,0,0,0,0,43, },
// mv_aX_I    (44)
{ "mv_aX_I", 1, 4, 36, 64,  0x0, { 0x0,0x48000000,},_sym2107, "^ *(a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19),([^},[, ]+)$", 0, 2, 2, 0, 0, 0, _sym2106_operands_operands,0,0,0, 0,0,&_sym2105,0,{}, 0,0,0,0,0,44, },
// mv_w_rV_real_imag_2    (45)
{ "mv_w_rV_real_imag_2", 1, 0, 58, 64,  0x0, { 0 },_sym2790, "^ *\\[rV\\],([^},[[,, ]+),([^},[[,, ]+)$", 0, 2, 2, 0, 0, 0, _sym2788_operands_operands,_sym2789,1,0, 0,0,&_sym2786,0,{}, 0,0,0,0,0,45, },
// mv_w_rV_real_imag_1    (46)
{ "mv_w_rV_real_imag_1", 1, 0, 58, 64,  0x0, { 0 },_sym2785, "^ *\\[rV\\],([^},[[, ]+)$", 0, 1, 1, 0, 0, 0, _sym2783_operands_operands,_sym2784,1,0, 0,0,&_sym2779,0,{}, 0,0,0,0,0,46, },
};

// Instructions named 'mv.d'.
static struct adl_opcode _sym8455[] = {
  // mv_d_rV_gX    (0)
  { "mv_d_rV_gX", 1, 2, 17, 64,  0x0, { 0x4e400000,},_sym1153, "^ *\\[rV\\],(g0:g1|g1:g2|g2:g3|g3:g4|g4:g5|g5:g6|g6:g7|g7:g8|g8:g9|g9:g10|g10:g11)$", 0, 1, 1, 0, 0, 0, _sym1152_operands_operands,0,0,0, 0,0,&_sym1151,0,{}, 0,0,0,0,0,-1, },
};

// Instructions named 'mv.h'.
static struct adl_opcode _sym8456[] = {
  // mv_h_gX_rS0    (0)
  { "mv_h_gX_rS0", 1, 2, 17, 64,  0x0, { 0x4f000000,},_sym1168, "^ *(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),\\[rS0\\]$", 0, 1, 1, 0, 0, 0, _sym1167_operands_operands,0,0,0, 0,0,&_sym1166,0,{}, 0,0,0,0,0,-1, },
  // mv_h_rV_gX    (1)
  { "mv_h_rV_gX", 1, 2, 17, 64,  0x0, { 0x4e000000,},_sym1171, "^ *\\[rV\\],(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11)$", 0, 1, 1, 0, 0, 0, _sym1170_operands_operands,0,0,0, 0,0,&_sym1169,0,{}, 0,0,0,0,0,-1, },
  // mv_h_rV_Is16    (2)
  { "mv_h_rV_Is16", 1, 7, 58, 64,  0x0, { 0x0,0x16000000,},_sym2775, "^ *\\[rV\\],([^},[[, ]+)$", 0, 1, 1, 0, 0, 0, _sym2774_operands_operands,0,0,0, 0,0,&_sym2773,0,{}, 0,0,0,0,0,2, },
};

// Instructions named 'mv.q'.
static struct adl_opcode _sym8457[] = {
  // mv_q_rV_gX    (0)
  { "mv_q_rV_gX", 1, 2, 17, 64,  0x0, { 0x4c400000,},_sym1186, "^ *\\[rV\\],(g0:g1:g2:g3|g1:g2:g3:g4|g2:g3:g4:g5|g3:g4:g5:g6|g4:g5:g6:g7|g5:g6:g7:g8|g6:g7:g8:g9|g7:g8:g9:g10|g8:g9:g10:g11)$", 0, 1, 1, 0, 0, 0, _sym1185_operands_operands,0,0,0, 0,0,&_sym1184,0,{}, 0,0,0,0,0,-1, },
};

// Instructions named 'mv.s'.
static struct adl_opcode _sym8458[] = {
  // mvS_s_gZ_Is16_mv_s    (0)
  { "mvS_s_gZ_Is16_mv_s", 1, 0, 29, 64,  0x0, { 0 },_sym4773, "^ *(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),([^},[, ]+)$", 0, 2, 2, 0, 0, 0, _sym4771_operands_operands,_sym4772,1,0, 0,0,&_sym4769,0,{}, 0,0,0,0,0,1, },
// mvS_s_gZ_Is16_mv_s    (1)
{ "mvS_s_gZ_Is16_mv_s", 1, 0, 29, 64,  0x0, { 0 },_sym7104, "^ *(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),([^},[, ]+)$", 0, 2, 2, 0, 0, 0, _sym7102_operands_operands,_sym7103,1,0, 0,0,&_sym7100,0,{}, 0,0,0,0,0,1, },
};

// Instructions named 'mv.vraincr'.
static struct adl_opcode _sym8459[] = {
  // mvA_VRAincr_rX_agY_set    (0)
  { "mvA_VRAincr_rX_agY_set", 1, 0, 19, 64,  0x0, { 0 },_sym610, "^ *(rSt|rV|rS2|rS1|rS0),(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)$", 0, 2, 2, 0, 0, 0, _sym608_operands_operands,_sym609,1,0, 0,0,&_sym606,0,{}, 0,0,0,0,0,0, },
  // mvA_VRAincr_agY_rX_set    (1)
  { "mvA_VRAincr_agY_rX_set", 1, 0, 19, 64,  0x0, { 0 },_sym601, "^ *(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19),(rSt|rV|rS2|rS1|rS0)$", 0, 2, 2, 0, 0, 0, _sym599_operands_operands,_sym600,1,0, 0,0,&_sym597,0,{}, 0,0,0,0,0,1, },
};

// Instructions named 'mv.vraptr'.
static struct adl_opcode _sym8460[] = {
  // mvA_VRAptr_agY_rX_set    (0)
  { "mvA_VRAptr_agY_rX_set", 1, 0, 19, 64,  0x0, { 0 },_sym619, "^ *(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19),(rSt|rV|rS2|rS1|rS0)$", 0, 2, 2, 0, 0, 0, _sym617_operands_operands,_sym618,1,0, 0,0,&_sym615,0,{}, 0,0,0,0,0,0, },
  // mvA_VRAptr_rX_agY_set    (1)
  { "mvA_VRAptr_rX_agY_set", 1, 0, 19, 64,  0x0, { 0 },_sym628, "^ *(rSt|rV|rS2|rS1|rS0),(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)$", 0, 2, 2, 0, 0, 0, _sym626_operands_operands,_sym627,1,0, 0,0,&_sym624,0,{}, 0,0,0,0,0,1, },
};

// Instructions named 'mv.vrarange1'.
static struct adl_opcode _sym8461[] = {
  // mvA_VRArange1_agY_rX_set    (0)
  { "mvA_VRArange1_agY_rX_set", 1, 0, 19, 64,  0x0, { 0 },_sym637, "^ *(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19),(rSt|rV|rS2|rS1|rS0)$", 0, 2, 2, 0, 0, 0, _sym635_operands_operands,_sym636,1,0, 0,0,&_sym633,0,{}, 0,0,0,0,0,0, },
  // mvA_VRArange1_rX_agY_set    (1)
  { "mvA_VRArange1_rX_agY_set", 1, 0, 19, 64,  0x0, { 0 },_sym646, "^ *(rSt|rV|rS2|rS1|rS0),(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)$", 0, 2, 2, 0, 0, 0, _sym644_operands_operands,_sym645,1,0, 0,0,&_sym642,0,{}, 0,0,0,0,0,1, },
};

// Instructions named 'mv.vrarange2'.
static struct adl_opcode _sym8462[] = {
  // mvA_VRArange2_agY_rX_set    (0)
  { "mvA_VRArange2_agY_rX_set", 1, 0, 19, 64,  0x0, { 0 },_sym655, "^ *(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19),(rSt|rV|rS2|rS1|rS0)$", 0, 2, 2, 0, 0, 0, _sym653_operands_operands,_sym654,1,0, 0,0,&_sym651,0,{}, 0,0,0,0,0,0, },
  // mvA_VRArange2_rX_agY_set    (1)
  { "mvA_VRArange2_rX_agY_set", 1, 0, 19, 64,  0x0, { 0 },_sym664, "^ *(rSt|rV|rS2|rS1|rS0),(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)$", 0, 2, 2, 0, 0, 0, _sym662_operands_operands,_sym663,1,0, 0,0,&_sym660,0,{}, 0,0,0,0,0,1, },
};

// Instructions named 'mv.w'.
static struct adl_opcode _sym8463[] = {
  // mv_w_gX_rS0    (0)
  { "mv_w_gX_rS0", 1, 2, 17, 64,  0x0, { 0x4d000000,},_sym1195, "^ *(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),\\[rS0\\]$", 0, 1, 1, 0, 0, 0, _sym1194_operands_operands,0,0,0, 0,0,&_sym1193,0,{}, 0,0,0,0,0,-1, },
  // mv_w_rV_gX    (1)
  { "mv_w_rV_gX", 1, 2, 17, 64,  0x0, { 0x4c000000,},_sym1198, "^ *\\[rV\\],(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11)$", 0, 1, 1, 0, 0, 0, _sym1197_operands_operands,0,0,0, 0,0,&_sym1196,0,{}, 0,0,0,0,0,-1, },
  // mv_w_rV_real_imag    (2)
  { "mv_w_rV_real_imag", 1, 7, 58, 64,  0x0, { 0x0,0x14000000,},_sym2778, "^ *\\[rV\\],([^},[[,, ]+),([^},[[,, ]+)$", 0, 2, 2, 0, 0, 0, _sym2777_operands_operands,0,0,0, 0,0,&_sym2776,0,{}, 0,0,0,0,0,2, },
// mv_w_rV_real_imag_3    (3)
{ "mv_w_rV_real_imag_3", 1, 0, 58, 64,  0x0, { 0 },_sym2797, "^ *\\[rV\\],([^},[[, ]+)$", 0, 1, 1, 0, 0, 0, _sym2795_operands_operands,_sym2796,1,0, 0,0,&_sym2791,0,{}, 0,0,0,0,0,3, },
};

// Instructions named 'mv.z'.
static struct adl_opcode _sym8464[] = {
  // mvS_z_gZ_Iu16_mv_z    (0)
  { "mvS_z_gZ_Iu16_mv_z", 1, 0, 29, 64,  0x0, { 0 },_sym4796, "^ *(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),([^},[, ]+)$", 0, 2, 2, 0, 0, 0, _sym4794_operands_operands,_sym4795,1,0, 0,0,&_sym4792,0,{}, 0,0,0,0,0,1, },
// mvS_z_gZ_Iu16_mv_z    (1)
{ "mvS_z_gZ_Iu16_mv_z", 1, 0, 29, 64,  0x0, { 0 },_sym7127, "^ *(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),([^},[, ]+)$", 0, 2, 2, 0, 0, 0, _sym7125_operands_operands,_sym7126,1,0, 0,0,&_sym7123,0,{}, 0,0,0,0,0,1, },
};

// Instructions named 'mva.vraincr'.
static struct adl_opcode _sym8465[] = {
  // mvA_VRAincr_agY_rX    (0)
  { "mvA_VRAincr_agY_rX", 1, 2, 19, 64,  0x0, { 0xd1800000,},_sym595, "^ *(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19),(rSt|rV|rS2|rS1|rS0)$", 0, 2, 2, 0, 0, 0, _sym594_operands_operands,0,0,0, 0,0,&_sym593,0,{}, 0,0,0,0,0,0, },
  // mvA_VRAincr_rX_agY    (1)
  { "mvA_VRAincr_rX_agY", 1, 2, 19, 64,  0x0, { 0xd1000000,},_sym604, "^ *(rSt|rV|rS2|rS1|rS0),(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)$", 0, 2, 2, 0, 0, 0, _sym603_operands_operands,0,0,0, 0,0,&_sym602,0,{}, 0,0,0,0,0,1, },
};

// Instructions named 'mva.vraptr'.
static struct adl_opcode _sym8466[] = {
  // mvA_VRAptr_agY_rX    (0)
  { "mvA_VRAptr_agY_rX", 1, 2, 19, 64,  0x0, { 0xc1800000,},_sym613, "^ *(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19),(rSt|rV|rS2|rS1|rS0)$", 0, 2, 2, 0, 0, 0, _sym612_operands_operands,0,0,0, 0,0,&_sym611,0,{}, 0,0,0,0,0,0, },
  // mvA_VRAptr_rX_agY    (1)
  { "mvA_VRAptr_rX_agY", 1, 2, 19, 64,  0x0, { 0xc1000000,},_sym622, "^ *(rSt|rV|rS2|rS1|rS0),(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)$", 0, 2, 2, 0, 0, 0, _sym621_operands_operands,0,0,0, 0,0,&_sym620,0,{}, 0,0,0,0,0,1, },
};

// Instructions named 'mva.vrarange1'.
static struct adl_opcode _sym8467[] = {
  // mvA_VRArange1_agY_rX    (0)
  { "mvA_VRArange1_agY_rX", 1, 2, 19, 64,  0x0, { 0xe0800000,},_sym631, "^ *(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19),(rSt|rV|rS2|rS1|rS0)$", 0, 2, 2, 0, 0, 0, _sym630_operands_operands,0,0,0, 0,0,&_sym629,0,{}, 0,0,0,0,0,0, },
  // mvA_VRArange1_rX_agY    (1)
  { "mvA_VRArange1_rX_agY", 1, 2, 19, 64,  0x0, { 0xe0000000,},_sym640, "^ *(rSt|rV|rS2|rS1|rS0),(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)$", 0, 2, 2, 0, 0, 0, _sym639_operands_operands,0,0,0, 0,0,&_sym638,0,{}, 0,0,0,0,0,1, },
};

// Instructions named 'mva.vrarange2'.
static struct adl_opcode _sym8468[] = {
  // mvA_VRArange2_agY_rX    (0)
  { "mvA_VRArange2_agY_rX", 1, 2, 19, 64,  0x0, { 0xe1800000,},_sym649, "^ *(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19),(rSt|rV|rS2|rS1|rS0)$", 0, 2, 2, 0, 0, 0, _sym648_operands_operands,0,0,0, 0,0,&_sym647,0,{}, 0,0,0,0,0,0, },
  // mvA_VRArange2_rX_agY    (1)
  { "mvA_VRArange2_rX_agY", 1, 2, 19, 64,  0x0, { 0xe1000000,},_sym658, "^ *(rSt|rV|rS2|rS1|rS0),(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)$", 0, 2, 2, 0, 0, 0, _sym657_operands_operands,0,0,0, 0,0,&_sym656,0,{}, 0,0,0,0,0,1, },
};

// Instructions named 'mvb'.
static struct adl_opcode _sym8469[] = {
  // mvB_agX_agY    (0)
  { "mvB_agX_agY", 1, 2, 17, 64,  0x0, { 0x60000000,},_sym1126, "^ *(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19),(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)$", 0, 2, 2, 0, 0, 0, _sym1125_operands_operands,0,0,0, 0,0,&_sym1124,0,{}, 0,0,0,0,0,-1, },
  // mvB_agX_sp    (1)
  { "mvB_agX_sp", 1, 2, 17, 64,  0x0, { 0x5df00000,},_sym1129, "^ *(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19),sp$", 0, 1, 1, 0, 0, 0, _sym1128_operands_operands,0,0,0, 0,0,&_sym1127,0,{}, 0,0,0,0,0,-1, },
  // mvB_sp_agX    (2)
  { "mvB_sp_agX", 1, 2, 17, 64,  0x0, { 0x5e0f8000,},_sym1132, "^ *sp,(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)$", 0, 1, 1, 0, 0, 0, _sym1131_operands_operands,0,0,0, 0,0,&_sym1130,0,{}, 0,0,0,0,0,-1, },
};

// Instructions named 'mvb.vraincr'.
static struct adl_opcode _sym8470[] = {
  // mvB_VRAincr_agY_rX    (0)
  { "mvB_VRAincr_agY_rX", 1, 2, 17, 64,  0x0, { 0x92000000,},_sym1054, "^ *(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19),(rSt|rV|rS2|rS1|rS0)$", 0, 2, 2, 0, 0, 0, _sym1053_operands_operands,0,0,0, 0,0,&_sym1052,0,{}, 0,0,0,0,0,0, },
  // mvB_VRAincr_rX_agY    (1)
  { "mvB_VRAincr_rX_agY", 1, 2, 17, 64,  0x0, { 0x90000000,},_sym1063, "^ *(rSt|rV|rS2|rS1|rS0),(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)$", 0, 2, 2, 0, 0, 0, _sym1062_operands_operands,0,0,0, 0,0,&_sym1061,0,{}, 0,0,0,0,0,1, },
};

// Instructions named 'mvb.vraptr'.
static struct adl_opcode _sym8471[] = {
  // mvB_VRAptr_agY_rX    (0)
  { "mvB_VRAptr_agY_rX", 1, 2, 17, 64,  0x0, { 0x9a000000,},_sym1072, "^ *(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19),(rSt|rV|rS2|rS1|rS0)$", 0, 2, 2, 0, 0, 0, _sym1071_operands_operands,0,0,0, 0,0,&_sym1070,0,{}, 0,0,0,0,0,0, },
  // mvB_VRAptr_rX_agY    (1)
  { "mvB_VRAptr_rX_agY", 1, 2, 17, 64,  0x0, { 0x98000000,},_sym1081, "^ *(rSt|rV|rS2|rS1|rS0),(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)$", 0, 2, 2, 0, 0, 0, _sym1080_operands_operands,0,0,0, 0,0,&_sym1079,0,{}, 0,0,0,0,0,1, },
};

// Instructions named 'mvb.vrarange1'.
static struct adl_opcode _sym8472[] = {
  // mvB_VRArange1_agY_rX    (0)
  { "mvB_VRArange1_agY_rX", 1, 2, 17, 64,  0x0, { 0x8a000000,},_sym1090, "^ *(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19),(rSt|rV|rS2|rS1|rS0)$", 0, 2, 2, 0, 0, 0, _sym1089_operands_operands,0,0,0, 0,0,&_sym1088,0,{}, 0,0,0,0,0,0, },
  // mvB_VRArange1_rX_agY    (1)
  { "mvB_VRArange1_rX_agY", 1, 2, 17, 64,  0x0, { 0x88000000,},_sym1099, "^ *(rSt|rV|rS2|rS1|rS0),(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)$", 0, 2, 2, 0, 0, 0, _sym1098_operands_operands,0,0,0, 0,0,&_sym1097,0,{}, 0,0,0,0,0,1, },
};

// Instructions named 'mvb.vrarange2'.
static struct adl_opcode _sym8473[] = {
  // mvB_VRArange2_agY_rX    (0)
  { "mvB_VRArange2_agY_rX", 1, 2, 17, 64,  0x0, { 0x8e000000,},_sym1108, "^ *(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19),(rSt|rV|rS2|rS1|rS0)$", 0, 2, 2, 0, 0, 0, _sym1107_operands_operands,0,0,0, 0,0,&_sym1106,0,{}, 0,0,0,0,0,0, },
  // mvB_VRArange2_rX_agY    (1)
  { "mvB_VRArange2_rX_agY", 1, 2, 17, 64,  0x0, { 0x8c000000,},_sym1117, "^ *(rSt|rV|rS2|rS1|rS0),(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)$", 0, 2, 2, 0, 0, 0, _sym1116_operands_operands,0,0,0, 0,0,&_sym1115,0,{}, 0,0,0,0,0,1, },
};

// Instructions named 'mvb_vraincr_agy_rx_set'.
static struct adl_opcode _sym8474[] = {
  // mvB_VRAincr_agY_rX_set    (0)
  { "mvB_VRAincr_agY_rX_set", 1, 0, 17, 64,  0x0, { 0 },_sym1060, "^ *([^} ,\t,]+),([^} ,\t,]+)$", 0, 2, 4, 0, 0, 2, _sym1058_operands_operands,_sym1059,1,0, 0,0,&_sym1056,0,{}, 0,0,0,0,0,0, },
};

// Instructions named 'mvb_vraincr_rx_agy_set'.
static struct adl_opcode _sym8475[] = {
  // mvB_VRAincr_rX_agY_set    (0)
  { "mvB_VRAincr_rX_agY_set", 1, 0, 17, 64,  0x0, { 0 },_sym1069, "^ *([^} ,\t,]+),([^} ,\t,]+)$", 0, 2, 4, 0, 0, 2, _sym1067_operands_operands,_sym1068,1,0, 0,0,&_sym1065,0,{}, 0,0,0,0,0,0, },
};

// Instructions named 'mvb_vraptr_agy_rx_set'.
static struct adl_opcode _sym8476[] = {
  // mvB_VRAptr_agY_rX_set    (0)
  { "mvB_VRAptr_agY_rX_set", 1, 0, 17, 64,  0x0, { 0 },_sym1078, "^ *([^} ,\t,]+),([^} ,\t,]+)$", 0, 2, 4, 0, 0, 2, _sym1076_operands_operands,_sym1077,1,0, 0,0,&_sym1074,0,{}, 0,0,0,0,0,0, },
};

// Instructions named 'mvb_vraptr_rx_agy_set'.
static struct adl_opcode _sym8477[] = {
  // mvB_VRAptr_rX_agY_set    (0)
  { "mvB_VRAptr_rX_agY_set", 1, 0, 17, 64,  0x0, { 0 },_sym1087, "^ *([^} ,\t,]+),([^} ,\t,]+)$", 0, 2, 4, 0, 0, 2, _sym1085_operands_operands,_sym1086,1,0, 0,0,&_sym1083,0,{}, 0,0,0,0,0,0, },
};

// Instructions named 'mvb_vrarange1_agy_rx_set'.
static struct adl_opcode _sym8478[] = {
  // mvB_VRArange1_agY_rX_set    (0)
  { "mvB_VRArange1_agY_rX_set", 1, 0, 17, 64,  0x0, { 0 },_sym1096, "^ *([^} ,\t,]+),([^} ,\t,]+)$", 0, 2, 4, 0, 0, 2, _sym1094_operands_operands,_sym1095,1,0, 0,0,&_sym1092,0,{}, 0,0,0,0,0,0, },
};

// Instructions named 'mvb_vrarange1_rx_agy_set'.
static struct adl_opcode _sym8479[] = {
  // mvB_VRArange1_rX_agY_set    (0)
  { "mvB_VRArange1_rX_agY_set", 1, 0, 17, 64,  0x0, { 0 },_sym1105, "^ *([^} ,\t,]+),([^} ,\t,]+)$", 0, 2, 4, 0, 0, 2, _sym1103_operands_operands,_sym1104,1,0, 0,0,&_sym1101,0,{}, 0,0,0,0,0,0, },
};

// Instructions named 'mvb_vrarange2_agy_rx_set'.
static struct adl_opcode _sym8480[] = {
  // mvB_VRArange2_agY_rX_set    (0)
  { "mvB_VRArange2_agY_rX_set", 1, 0, 17, 64,  0x0, { 0 },_sym1114, "^ *([^} ,\t,]+),([^} ,\t,]+)$", 0, 2, 4, 0, 0, 2, _sym1112_operands_operands,_sym1113,1,0, 0,0,&_sym1110,0,{}, 0,0,0,0,0,0, },
};

// Instructions named 'mvb_vrarange2_rx_agy_set'.
static struct adl_opcode _sym8481[] = {
  // mvB_VRArange2_rX_agY_set    (0)
  { "mvB_VRArange2_rX_agY_set", 1, 0, 17, 64,  0x0, { 0 },_sym1123, "^ *([^} ,\t,]+),([^} ,\t,]+)$", 0, 2, 4, 0, 0, 2, _sym1121_operands_operands,_sym1122,1,0, 0,0,&_sym1119,0,{}, 0,0,0,0,0,0, },
};

// Instructions named 'mvbat'.
static struct adl_opcode _sym8482[] = {
  // srt_sin_asin_mvbat_mvbat    (0)
  { "srt_sin_asin_mvbat_mvbat", 1, 0, 3, 64,  0x0, { 0 },_sym3325, "$", 0, 0, 0, 0, 0, 0, 0,_sym3324,1,0, 0,0,&_sym3321,0,{}, 0,0,0,0,0,-1, },
};

// Instructions named 'mvd'.
static struct adl_opcode _sym8483[] = {
  // mvD_gX_I32    (0)
  { "mvD_gX_I32", 1, 7, 58, 64,  0x0, { 0x0,0x24000000,},_sym2755, "^ *(\\.al|\\.cs|\\.lo|\\.vs|\\.hi|\\.eq|\\.clr|\\.ge|\\.gt|\\.pl|\\.mi|\\.le|\\.lt|\\.ne|\\.set|\\.ls|\\.vc|\\.cc|\\.hs|\\.nv|\\.xc|) (g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|sp),([^},[ , ]+)$", 0, 3, 3, 0, 1, 0, _sym2754_operands_operands,0,0,1, 0,0,&_sym2753,0,{}, 0,0,0,0,0,0, },
};

// Instructions named 'mvh'.
static struct adl_opcode _sym8484[] = {
  // mvh_s_cc_s_gZ_gX    (0)
  { "mvh_s_cc_s_gZ_gX", 1, 0, 29, 64,  0x0, { 0 },_sym4835, "^ *(\\.s\\.al|\\.s\\.cs|\\.s\\.lo|\\.s\\.vs|\\.s\\.hi|\\.s\\.eq|\\.s\\.clr|\\.s\\.ge|\\.s\\.gt|\\.s\\.pl|\\.s\\.mi|\\.s\\.le|\\.s\\.lt|\\.s\\.ne|\\.s\\.set|\\.s\\.ls|\\.s\\.vc|\\.s\\.cc|\\.s\\.hs|\\.s\\.nv|\\.s\\.xc) (g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11)$", 0, 3, 3, 0, 1, 0, _sym4833_operands_operands,_sym4834,1,1, 0,0,&_sym4831,0,{}, 0,0,0,0,0,1, },
  // mvh_s_cc_s_gZ_gX    (1)
  { "mvh_s_cc_s_gZ_gX", 1, 0, 29, 64,  0x0, { 0 },_sym7166, "^ *(\\.s\\.al|\\.s\\.cs|\\.s\\.lo|\\.s\\.vs|\\.s\\.hi|\\.s\\.eq|\\.s\\.clr|\\.s\\.ge|\\.s\\.gt|\\.s\\.pl|\\.s\\.mi|\\.s\\.le|\\.s\\.lt|\\.s\\.ne|\\.s\\.set|\\.s\\.ls|\\.s\\.vc|\\.s\\.cc|\\.s\\.hs|\\.s\\.nv|\\.s\\.xc) (g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11)$", 0, 3, 3, 0, 1, 0, _sym7164_operands_operands,_sym7165,1,1, 0,0,&_sym7162,0,{}, 0,0,0,0,0,1, },
};

// Instructions named 'mvh.s'.
static struct adl_opcode _sym8485[] = {
  // mvh_s_gZ_gX    (0)
  { "mvh_s_gZ_gX", 1, 3, 29, 64,  0x0, { 0x3b040000,},_sym4838, "^ *(\\.al|\\.cs|\\.lo|\\.vs|\\.hi|\\.eq|\\.clr|\\.ge|\\.gt|\\.pl|\\.mi|\\.le|\\.lt|\\.ne|\\.set|\\.ls|\\.vc|\\.cc|\\.hs|\\.nv|\\.xc|) (g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11)$", 0, 3, 3, 0, 0, 0, _sym4837_operands_operands,0,0,0, 0,0,&_sym4836,0,{}, 0,0,0,0,0,1, },
  // mvh_s_gZ_gX    (1)
  { "mvh_s_gZ_gX", 1, 3, 29, 64,  0x0, { 0x3b040000,},_sym7169, "^ *(\\.al|\\.cs|\\.lo|\\.vs|\\.hi|\\.eq|\\.clr|\\.ge|\\.gt|\\.pl|\\.mi|\\.le|\\.lt|\\.ne|\\.set|\\.ls|\\.vc|\\.cc|\\.hs|\\.nv|\\.xc|) (g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11)$", 0, 3, 3, 0, 0, 0, _sym7168_operands_operands,0,0,0, 0,0,&_sym7167,0,{}, 0,0,0,0,0,1, },
  // mvh_s_s_gZ_gX    (2)
  { "mvh_s_s_gZ_gX", 1, 0, 29, 64,  0x0, { 0 },_sym4843, "^ *(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11)$", 0, 2, 2, 0, 0, 0, _sym4841_operands_operands,_sym4842,1,0, 0,0,&_sym4839,0,{}, 0,0,0,0,0,-1, },
  // mvh_s_s_gZ_gX    (3)
  { "mvh_s_s_gZ_gX", 1, 0, 29, 64,  0x0, { 0 },_sym7174, "^ *(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11)$", 0, 2, 2, 0, 0, 0, _sym7172_operands_operands,_sym7173,1,0, 0,0,&_sym7170,0,{}, 0,0,0,0,0,-1, },
};

// Instructions named 'mvip'.
static struct adl_opcode _sym8486[] = {
  // mvip_gZ_gX_gY    (0)
  { "mvip_gZ_gX_gY", 1, 3, 29, 64,  0x0, { 0x9600000,},_sym7198, "^ *\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11)\\],(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11)$", 0, 3, 3, 0, 0, 0, _sym7197_operands_operands,0,0,0, 0,0,&_sym7196,0,{}, 0,0,0,0,0,-1, },
  // mvip_gX_gZ_gY    (1)
  { "mvip_gX_gZ_gY", 1, 3, 29, 64,  0x0, { 0x9700000,},_sym7192, "^ *(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11)\\],(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11)$", 0, 3, 3, 0, 0, 0, _sym7191_operands_operands,0,0,0, 0,0,&_sym7190,0,{}, 0,0,0,0,0,-1, },
  // mvip_gZ_gX_gY    (2)
  { "mvip_gZ_gX_gY", 1, 3, 29, 64,  0x0, { 0x9600000,},_sym4867, "^ *\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11)\\],(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11)$", 0, 3, 3, 0, 0, 0, _sym4866_operands_operands,0,0,0, 0,0,&_sym4865,0,{}, 0,0,0,0,0,-1, },
  // mvip_gX_gZ_gY    (3)
  { "mvip_gX_gZ_gY", 1, 3, 29, 64,  0x0, { 0x9700000,},_sym4861, "^ *(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11)\\],(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11)$", 0, 3, 3, 0, 0, 0, _sym4860_operands_operands,0,0,0, 0,0,&_sym4859,0,{}, 0,0,0,0,0,-1, },
  // mvip_gZ_gX    (4)
  { "mvip_gZ_gX", 1, 3, 29, 64,  0x0, { 0x9600600,},_sym4864, "^ *\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11)\\],(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11)$", 0, 2, 2, 0, 0, 0, _sym4863_operands_operands,0,0,0, 0,0,&_sym4862,0,{}, 0,0,0,0,0,-1, },
  // mvip_gZ_gX    (5)
  { "mvip_gZ_gX", 1, 3, 29, 64,  0x0, { 0x9600600,},_sym7195, "^ *\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11)\\],(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11)$", 0, 2, 2, 0, 0, 0, _sym7194_operands_operands,0,0,0, 0,0,&_sym7193,0,{}, 0,0,0,0,0,-1, },
  // mvip_gX_gZ    (6)
  { "mvip_gX_gZ", 1, 3, 29, 64,  0x0, { 0x9700600,},_sym7189, "^ *(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11)\\]$", 0, 2, 2, 0, 0, 0, _sym7188_operands_operands,0,0,0, 0,0,&_sym7187,0,{}, 0,0,0,0,0,-1, },
  // mvip_gX_gZ    (7)
  { "mvip_gX_gZ", 1, 3, 29, 64,  0x0, { 0x9700600,},_sym4858, "^ *(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11)\\]$", 0, 2, 2, 0, 0, 0, _sym4857_operands_operands,0,0,0, 0,0,&_sym4856,0,{}, 0,0,0,0,0,-1, },
  // mvip_gX_Iu9_gY    (8)
  { "mvip_gX_Iu9_gY", 1, 3, 29, 64,  0x0, { 0x1700000,},_sym4855, "^ *(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),([^},[,, ]+),(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11)$", 0, 3, 3, 0, 0, 0, _sym4854_operands_operands,0,0,0, 0,0,&_sym4853,0,{}, 0,0,0,0,0,10, },
// mvip_Iu9_gX_gY    (9)
{ "mvip_Iu9_gX_gY", 1, 3, 29, 64,  0x0, { 0x1600000,},_sym7180, "^ *([^},[,, ]+),(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11)$", 0, 3, 3, 0, 0, 0, _sym7179_operands_operands,0,0,0, 0,0,&_sym7178,0,{}, 0,0,0,0,0,11, },
// mvip_gX_Iu9_gY    (10)
{ "mvip_gX_Iu9_gY", 1, 3, 29, 64,  0x0, { 0x1700000,},_sym7186, "^ *(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),([^},[,, ]+),(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11)$", 0, 3, 3, 0, 0, 0, _sym7185_operands_operands,0,0,0, 0,0,&_sym7184,0,{}, 0,0,0,0,0,10, },
// mvip_Iu9_gX_gY    (11)
{ "mvip_Iu9_gX_gY", 1, 3, 29, 64,  0x0, { 0x1600000,},_sym4849, "^ *([^},[,, ]+),(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11)$", 0, 3, 3, 0, 0, 0, _sym4848_operands_operands,0,0,0, 0,0,&_sym4847,0,{}, 0,0,0,0,0,11, },
// mvip_gX_Iu9    (12)
{ "mvip_gX_Iu9", 1, 3, 29, 64,  0x0, { 0x1700600,},_sym4852, "^ *(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),([^},[, ]+)$", 0, 2, 2, 0, 0, 0, _sym4851_operands_operands,0,0,0, 0,0,&_sym4850,0,{}, 0,0,0,0,0,14, },
// mvip_Iu9_gX    (13)
{ "mvip_Iu9_gX", 1, 3, 29, 64,  0x0, { 0x1600600,},_sym7177, "^ *([^},[, ]+),(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11)$", 0, 2, 2, 0, 0, 0, _sym7176_operands_operands,0,0,0, 0,0,&_sym7175,0,{}, 0,0,0,0,0,15, },
// mvip_gX_Iu9    (14)
{ "mvip_gX_Iu9", 1, 3, 29, 64,  0x0, { 0x1700600,},_sym7183, "^ *(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),([^},[, ]+)$", 0, 2, 2, 0, 0, 0, _sym7182_operands_operands,0,0,0, 0,0,&_sym7181,0,{}, 0,0,0,0,0,14, },
// mvip_Iu9_gX    (15)
{ "mvip_Iu9_gX", 1, 3, 29, 64,  0x0, { 0x1600600,},_sym4846, "^ *([^},[, ]+),(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11)$", 0, 2, 2, 0, 0, 0, _sym4845_operands_operands,0,0,0, 0,0,&_sym4844,0,{}, 0,0,0,0,0,15, },
// mvip_gX_Iu9_Iu32    (16)
{ "mvip_gX_Iu9_Iu32", 1, 7, 58, 64,  0x0, { 0x0,0x2a000000,},_sym2806, "^ *(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),([^},[,, ]+),([^},[,, ]+)$", 0, 3, 3, 0, 0, 0, _sym2805_operands_operands,0,0,0, 0,0,&_sym2804,0,{}, 0,0,0,0,0,16, },
// mvip_Iu9_gX_Iu32    (17)
{ "mvip_Iu9_gX_Iu32", 1, 7, 58, 64,  0x0, { 0x0,0x28000000,},_sym2803, "^ *([^},[,, ]+),(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),([^},[,, ]+)$", 0, 3, 3, 0, 0, 0, _sym2802_operands_operands,0,0,0, 0,0,&_sym2801,0,{}, 0,0,0,0,0,17, },
// mvip_Iu9_Iu32    (18)
{ "mvip_Iu9_Iu32", 1, 7, 58, 64,  0x0, { 0x0,0x28000300,},_sym2800, "^ *([^},[, ]+),([^},[, ]+)$", 0, 2, 2, 0, 0, 0, _sym2799_operands_operands,0,0,0, 0,0,&_sym2798,0,{}, 0,0,0,0,0,18, },
};

// Instructions named 'mvllr'.
static struct adl_opcode _sym8487[] = {
  // atan_atan2_mvllr_mvllr    (0)
  { "atan_atan2_mvllr_mvllr", 1, 0, 3, 64,  0x0, { 0 },_sym3204, "$", 0, 0, 0, 0, 0, 0, 0,_sym3203,1,0, 0,0,&_sym3200,0,{}, 0,0,0,0,0,-1, },
};

// Instructions named 'mvs'.
static struct adl_opcode _sym8488[] = {
  // mvS_aX_agY    (0)
  { "mvS_aX_agY", 1, 0, 29, 64,  0x0, { 0 },_sym4736, "^ *(a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19),(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)$", 0, 2, 2, 0, 0, 0, _sym4734_operands_operands,_sym4735,1,0, 0,0,&_sym4732,0,{}, 0,0,0,0,0,-1, },
  // mvS_agX_aY    (1)
  { "mvS_agX_aY", 1, 0, 29, 64,  0x0, { 0 },_sym4756, "^ *(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19),(a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)$", 0, 2, 2, 0, 0, 0, _sym4754_operands_operands,_sym4755,1,0, 0,0,&_sym4752,0,{}, 0,0,0,0,0,-1, },
  // mvS_aX_agY    (2)
  { "mvS_aX_agY", 1, 0, 29, 64,  0x0, { 0 },_sym7067, "^ *(a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19),(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)$", 0, 2, 2, 0, 0, 0, _sym7065_operands_operands,_sym7066,1,0, 0,0,&_sym7063,0,{}, 0,0,0,0,0,-1, },
  // mvS_agX_aY    (3)
  { "mvS_agX_aY", 1, 0, 29, 64,  0x0, { 0 },_sym7087, "^ *(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19),(a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)$", 0, 2, 2, 0, 0, 0, _sym7085_operands_operands,_sym7086,1,0, 0,0,&_sym7083,0,{}, 0,0,0,0,0,-1, },
  // mvS_aX_sp    (4)
  { "mvS_aX_sp", 1, 3, 29, 64,  0x0, { 0x63f0000,},_sym4745, "^ *(a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19),sp$", 0, 1, 1, 0, 0, 0, _sym4744_operands_operands,0,0,0, 0,0,&_sym4743,0,{}, 0,0,0,0,0,-1, },
  // mvS_sp_aY    (5)
  { "mvS_sp_aY", 1, 3, 29, 64,  0x0, { 0x60001f8,},_sym4776, "^ *sp,(a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)$", 0, 1, 1, 0, 0, 0, _sym4775_operands_operands,0,0,0, 0,0,&_sym4774,0,{}, 0,0,0,0,0,-1, },
  // mvS_aX_sp    (6)
  { "mvS_aX_sp", 1, 3, 29, 64,  0x0, { 0x63f0000,},_sym7076, "^ *(a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19),sp$", 0, 1, 1, 0, 0, 0, _sym7075_operands_operands,0,0,0, 0,0,&_sym7074,0,{}, 0,0,0,0,0,-1, },
  // mvS_sp_aY    (7)
  { "mvS_sp_aY", 1, 3, 29, 64,  0x0, { 0x60001f8,},_sym7107, "^ *sp,(a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)$", 0, 1, 1, 0, 0, 0, _sym7106_operands_operands,0,0,0, 0,0,&_sym7105,0,{}, 0,0,0,0,0,-1, },
};

// Instructions named 'mvs.s'.
static struct adl_opcode _sym8489[] = {
  // mvS_s_gZ_Is16    (0)
  { "mvS_s_gZ_Is16", 1, 3, 29, 64,  0x0, { 0x60800000,},_sym4768, "^ *(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),([^},[, ]+)$", 0, 2, 2, 0, 0, 0, _sym4767_operands_operands,0,0,0, 0,0,&_sym4766,0,{}, 0,0,0,0,0,1, },
// mvS_s_gZ_Is16    (1)
{ "mvS_s_gZ_Is16", 1, 3, 29, 64,  0x0, { 0x60800000,},_sym7099, "^ *(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),([^},[, ]+)$", 0, 2, 2, 0, 0, 0, _sym7098_operands_operands,0,0,0, 0,0,&_sym7097,0,{}, 0,0,0,0,0,1, },
};

// Instructions named 'mvs.z'.
static struct adl_opcode _sym8490[] = {
  // mvS_z_gZ_Iu16    (0)
  { "mvS_z_gZ_Iu16", 1, 3, 29, 64,  0x0, { 0x60000000,},_sym4785, "^ *(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),([^},[, ]+)$", 0, 2, 2, 0, 0, 0, _sym4784_operands_operands,0,0,0, 0,0,&_sym4783,0,{}, 0,0,0,0,0,1, },
// mvS_z_gZ_Iu16    (1)
{ "mvS_z_gZ_Iu16", 1, 3, 29, 64,  0x0, { 0x60000000,},_sym7116, "^ *(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),([^},[, ]+)$", 0, 2, 2, 0, 0, 0, _sym7115_operands_operands,0,0,0, 0,0,&_sym7114,0,{}, 0,0,0,0,0,1, },
};

// Instructions named 'mvs_agx_agy'.
static struct adl_opcode _sym8491[] = {
  // mvS_agX_agY    (0)
  { "mvS_agX_agY", 1, 3, 29, 64,  0x0, { 0x6000000,},_sym4765, "^ *([^} ,\t,]+),([^} ,\t,]+)$", 0, 2, 4, 0, 0, 3, _sym4764_operands_operands,0,0,0, 0,0,&_sym4763,0,{}, 0,0,0,0,0,-1, },
// mvS_agX_agY    (1)
{ "mvS_agX_agY", 1, 3, 29, 64,  0x0, { 0x6000000,},_sym7096, "^ *([^} ,\t,]+),([^} ,\t,]+)$", 0, 2, 4, 0, 0, 3, _sym7095_operands_operands,0,0,0, 0,0,&_sym7094,0,{}, 0,0,0,0,0,-1, },
};

// Instructions named 'mvs_sp_ay_mv'.
static struct adl_opcode _sym8492[] = {
  // mvS_sp_aY_mv    (0)
  { "mvS_sp_aY_mv", 1, 0, 29, 64,  0x0, { 0 },_sym4782, "^ *([^} ,\t,]+)$", 0, 1, 2, 0, 0, 1, _sym4780_operands_operands,_sym4781,1,0, 0,0,&_sym4778,0,{}, 0,0,0,0,0,-1, },
// mvS_sp_aY_mv    (1)
{ "mvS_sp_aY_mv", 1, 0, 29, 64,  0x0, { 0 },_sym7113, "^ *([^} ,\t,]+)$", 0, 1, 2, 0, 0, 1, _sym7111_operands_operands,_sym7112,1,0, 0,0,&_sym7109,0,{}, 0,0,0,0,0,-1, },
};

// Instructions named 'nco'.
static struct adl_opcode _sym8493[] = {
  // nco_expj_vpp_nco    (0)
  { "nco_expj_vpp_nco", 1, 0, 3, 64,  0x0, { 0 },_sym3235, "$", 0, 0, 0, 0, 0, 0, 0,_sym3234,1,0, 0,0,&_sym3231,0,{}, 0,0,0,0,0,-1, },
};

// Instructions named 'nco_expj_vpp'.
static struct adl_opcode _sym8494[] = {
  // nco_expj_vpp    (0)
  { "nco_expj_vpp", 1, 1, 3, 64,  0x0, { 0xa0000000,},_sym3225, "$", 0, 0, 0, 0, 0, 0, 0,0,0,0, 0,0,&_sym3223,0,{}, 0,0,0,0,0,-1, },
};

// Instructions named 'nop'.
static struct adl_opcode _sym8495[] = {
  // nop_b_syn    (0)
  { "nop_b_syn", 1, 0, 17, 64,  0x0, { 0 },_sym1207, "$", 0, 0, 0, 0, 0, 0, 0,_sym1206,1,0, 0,0,&_sym1203,0,{}, 0,0,0,0,0,-1, },
  // nop_a_syn    (1)
  { "nop_a_syn", 1, 0, 19, 64,  0x0, { 0 },_sym673, "$", 0, 0, 0, 0, 0, 0, 0,_sym672,1,0, 0,0,&_sym669,0,{}, 0,0,0,0,0,-1, },
  // nop_s_syn    (2)
  { "nop_s_syn", 1, 0, 29, 64,  0x0, { 0 },_sym4875, "$", 0, 0, 0, 0, 0, 0, 0,_sym4874,1,0, 0,0,&_sym4871,0,{}, 0,0,0,0,0,-1, },
  // nop_s_syn    (3)
  { "nop_s_syn", 1, 0, 29, 64,  0x0, { 0 },_sym7206, "$", 0, 0, 0, 0, 0, 0, 0,_sym7205,1,0, 0,0,&_sym7202,0,{}, 0,0,0,0,0,-1, },
  // nop_c_syn    (4)
  { "nop_c_syn", 1, 0, 36, 64,  0x0, { 0 },_sym2115, "$", 0, 0, 0, 0, 0, 0, 0,_sym2114,1,0, 0,0,&_sym2111,0,{}, 0,0,0,0,0,-1, },
  // ccp_nop    (5)
  { "ccp_nop", 1, 0, 3, 64,  0x0, { 0 },_sym3209, "$", 0, 0, 0, 0, 0, 0, 0,_sym3208,1,0, 0,0,&_sym3205,0,{}, 0,0,0,0,0,-1, },
};

// Instructions named 'nopa'.
static struct adl_opcode _sym8496[] = {
  // nop_a    (0)
  { "nop_a", 1, 2, 19, 64,  0x0, { },_sym667, "$", 0, 0, 0, 0, 0, 0, 0,0,0,0, 0,0,&_sym665,0,{}, 0,0,0,0,0,-1, },
};

// Instructions named 'nopb'.
static struct adl_opcode _sym8497[] = {
  // nop_b    (0)
  { "nop_b", 1, 2, 17, 64,  0x0, { },_sym1201, "$", 0, 0, 0, 0, 0, 0, 0,0,0,0, 0,0,&_sym1199,0,{}, 0,0,0,0,0,-1, },
};

// Instructions named 'nopc'.
static struct adl_opcode _sym8498[] = {
  // nop_c    (0)
  { "nop_c", 1, 4, 36, 64,  0x0, { },_sym2110, "$", 0, 0, 0, 0, 0, 0, 0,0,0,0, 0,0,&_sym2108,0,{}, 0,0,0,0,0,-1, },
};

// Instructions named 'nops'.
static struct adl_opcode _sym8499[] = {
  // nop_s    (0)
  { "nop_s", 1, 3, 29, 64,  0x0, { 0x7000000,},_sym4870, "$", 0, 0, 0, 0, 0, 0, 0,0,0,0, 0,0,&_sym4868,0,{}, 0,0,0,0,0,-1, },
  // nop_s    (1)
  { "nop_s", 1, 3, 29, 64,  0x0, { 0x7000000,},_sym7201, "$", 0, 0, 0, 0, 0, 0, 0,0,0,0, 0,0,&_sym7199,0,{}, 0,0,0,0,0,-1, },
};

// Instructions named 'not'.
static struct adl_opcode _sym8500[] = {
  // not_cc_gZ_gX    (0)
  { "not_cc_gZ_gX", 1, 3, 29, 64,  0x0, { 0x3b800000,},_sym4878, "^ *(\\.al|\\.cs|\\.lo|\\.vs|\\.hi|\\.eq|\\.clr|\\.ge|\\.gt|\\.pl|\\.mi|\\.le|\\.lt|\\.ne|\\.set|\\.ls|\\.vc|\\.cc|\\.hs|\\.nv|\\.xc|) (g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11)$", 0, 3, 3, 0, 1, 0, _sym4877_operands_operands,0,0,1, 0,0,&_sym4876,0,{}, 0,0,0,0,0,1, },
  // not_cc_gZ_gX    (1)
  { "not_cc_gZ_gX", 1, 3, 29, 64,  0x0, { 0x3b800000,},_sym7209, "^ *(\\.al|\\.cs|\\.lo|\\.vs|\\.hi|\\.eq|\\.clr|\\.ge|\\.gt|\\.pl|\\.mi|\\.le|\\.lt|\\.ne|\\.set|\\.ls|\\.vc|\\.cc|\\.hs|\\.nv|\\.xc|) (g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11)$", 0, 3, 3, 0, 1, 0, _sym7208_operands_operands,0,0,1, 0,0,&_sym7207,0,{}, 0,0,0,0,0,1, },
};

// Instructions named 'null'.
static struct adl_opcode _sym8501[] = {
  // null    (0)
  { "null", 1, 3, 29, 64,  0x0, { },_sym4881, "$", 0, 0, 0, 0, 0, 0, 0,0,0,0, 0,0,&_sym4879,0,{}, 0,0,0,0,0,-1, },
  // null    (1)
  { "null", 1, 3, 29, 64,  0x0, { },_sym7212, "$", 0, 0, 0, 0, 0, 0, 0,0,0,0, 0,0,&_sym7210,0,{}, 0,0,0,0,0,-1, },
};

// Instructions named 'opx_nop'.
static struct adl_opcode _sym8502[] = {
  // opX_nop    (0)
  { "opX_nop", 1, 1, 1, 64,  0x0, { },_sym1488, "$", 0, 0, 0, 0, 0, 0, 0,0,0,0, 0,0,&_sym1486,0,{}, 0,0,0,0,0,-1, },
  // opX_nop    (1)
  { "opX_nop", 1, 1, 1, 64,  0x0, { },_sym1499, "$", 0, 0, 0, 0, 0, 0, 0,0,0,0, 0,0,&_sym1497,0,{}, 0,0,0,0,0,-1, },
};

// Instructions named 'opxbavaz'.
static struct adl_opcode _sym8503[] = {
  // opXBAVaZ    (0)
  { "opXBAVaZ", 1, 8, 64, 64,  0x0, { 0x3c,0x60000000,},_sym450, "^ *([^},[,,,,,,,,,,, ]+),([^},[,,,,,,,,,,, ]+),([^},[,,,,,,,,,,, ]+),([^},[,,,,,,,,,,, ]+),([^},[,,,,,,,,,,, ]+),([^},[,,,,,,,,,,, ]+),([^},[,,,,,,,,,,, ]+),([^},[,,,,,,,,,,, ]+),([^},[,,,,,,,,,,, ]+),([^},[,,,,,,,,,,, ]+),([^},[,,,,,,,,,,, ]+),([^},[,,,,,,,,,,, ]+)$", 0, 12, 12, 0, 0, 0, _sym449_operands_operands,0,0,0, 0,0,&_sym448,0,{}, 0,0,0,0,0,-1, },
};

// Instructions named 'opxbavz'.
static struct adl_opcode _sym8504[] = {
  // opXBAVZ    (0)
  { "opXBAVZ", 1, 8, 64, 64,  0x0, { 0x0,0x60000000,},_sym447, "^ *([^},[,,,,,,,,,,,, ]+),([^},[,,,,,,,,,,,, ]+),([^},[,,,,,,,,,,,, ]+),([^},[,,,,,,,,,,,, ]+),([^},[,,,,,,,,,,,, ]+),([^},[,,,,,,,,,,,, ]+),([^},[,,,,,,,,,,,, ]+),([^},[,,,,,,,,,,,, ]+),([^},[,,,,,,,,,,,, ]+),([^},[,,,,,,,,,,,, ]+),([^},[,,,,,,,,,,,, ]+),([^},[,,,,,,,,,,,, ]+),([^},[,,,,,,,,,,,, ]+)$", 0, 13, 13, 0, 0, 0, _sym446_operands_operands,0,0,0, 0,0,&_sym445,0,{}, 0,0,0,0,0,-1, },
};

// Instructions named 'opxcvaz'.
static struct adl_opcode _sym8505[] = {
  // opXCVaZ    (0)
  { "opXCVaZ", 1, 8, 64, 64,  0x0, { 0x3c,0x40000000,},_sym456, "^ *([^},[,,,,,,,,,, ]+),([^},[,,,,,,,,,, ]+),([^},[,,,,,,,,,, ]+),([^},[,,,,,,,,,, ]+),([^},[,,,,,,,,,, ]+),([^},[,,,,,,,,,, ]+),([^},[,,,,,,,,,, ]+),([^},[,,,,,,,,,, ]+),([^},[,,,,,,,,,, ]+),([^},[,,,,,,,,,, ]+),([^},[,,,,,,,,,, ]+)$", 0, 11, 11, 0, 0, 0, _sym455_operands_operands,0,0,0, 0,0,&_sym454,0,{}, 0,0,0,0,0,-1, },
};

// Instructions named 'opxcvz'.
static struct adl_opcode _sym8506[] = {
  // opXCVZ    (0)
  { "opXCVZ", 1, 8, 64, 64,  0x0, { 0x0,0x40000000,},_sym453, "^ *([^},[,,,,,,,,,,, ]+),([^},[,,,,,,,,,,, ]+),([^},[,,,,,,,,,,, ]+),([^},[,,,,,,,,,,, ]+),([^},[,,,,,,,,,,, ]+),([^},[,,,,,,,,,,, ]+),([^},[,,,,,,,,,,, ]+),([^},[,,,,,,,,,,, ]+),([^},[,,,,,,,,,,, ]+),([^},[,,,,,,,,,,, ]+),([^},[,,,,,,,,,,, ]+),([^},[,,,,,,,,,,, ]+)$", 0, 12, 12, 0, 0, 0, _sym452_operands_operands,0,0,0, 0,0,&_sym451,0,{}, 0,0,0,0,0,-1, },
};

// Instructions named 'opxdz'.
static struct adl_opcode _sym8507[] = {
  // opXDZ    (0)
  { "opXDZ", 1, 8, 64, 64,  0x0, { },_sym459, "^ *([^},[,, ]+),([^},[,, ]+),([^},[,, ]+)$", 0, 3, 3, 0, 0, 0, _sym458_operands_operands,0,0,0, 0,0,&_sym457,0,{}, 0,0,0,0,0,-1, },
};

// Instructions named 'opxsvaz'.
static struct adl_opcode _sym8508[] = {
  // opXSVaZ    (0)
  { "opXSVaZ", 1, 8, 64, 64,  0x0, { 0x3c,0x20000000,},_sym465, "^ *([^},[,,,,,,,,,, ]+),([^},[,,,,,,,,,, ]+),([^},[,,,,,,,,,, ]+),([^},[,,,,,,,,,, ]+),([^},[,,,,,,,,,, ]+),([^},[,,,,,,,,,, ]+),([^},[,,,,,,,,,, ]+),([^},[,,,,,,,,,, ]+),([^},[,,,,,,,,,, ]+),([^},[,,,,,,,,,, ]+),([^},[,,,,,,,,,, ]+)$", 0, 11, 11, 0, 0, 0, _sym464_operands_operands,0,0,0, 0,0,&_sym463,0,{}, 0,0,0,0,0,-1, },
};

// Instructions named 'opxsvpz'.
static struct adl_opcode _sym8509[] = {
  // opXSVpZ    (0)
  { "opXSVpZ", 1, 8, 64, 64,  0x0, { 0x0,0x20000000,},_sym468, "^ *([^},[,,,,,,,,,,, ]+),([^},[,,,,,,,,,,, ]+),([^},[,,,,,,,,,,, ]+),([^},[,,,,,,,,,,, ]+),([^},[,,,,,,,,,,, ]+),([^},[,,,,,,,,,,, ]+),([^},[,,,,,,,,,,, ]+),([^},[,,,,,,,,,,, ]+),([^},[,,,,,,,,,,, ]+),([^},[,,,,,,,,,,, ]+),([^},[,,,,,,,,,,, ]+),([^},[,,,,,,,,,,, ]+)$", 0, 12, 12, 0, 0, 0, _sym467_operands_operands,0,0,0, 0,0,&_sym466,0,{}, 0,0,0,0,0,-1, },
};

// Instructions named 'opxsvz'.
static struct adl_opcode _sym8510[] = {
  // opXSVZ    (0)
  { "opXSVZ", 1, 8, 64, 64,  0x0, { 0x0,0x20000000,},_sym462, "^ *([^},[,,,,,,,,,,, ]+),([^},[,,,,,,,,,,, ]+),([^},[,,,,,,,,,,, ]+),([^},[,,,,,,,,,,, ]+),([^},[,,,,,,,,,,, ]+),([^},[,,,,,,,,,,, ]+),([^},[,,,,,,,,,,, ]+),([^},[,,,,,,,,,,, ]+),([^},[,,,,,,,,,,, ]+),([^},[,,,,,,,,,,, ]+),([^},[,,,,,,,,,,, ]+),([^},[,,,,,,,,,,, ]+)$", 0, 12, 12, 0, 0, 0, _sym461_operands_operands,0,0,0, 0,0,&_sym460,0,{}, 0,0,0,0,0,-1, },
};

// Instructions named 'opxvpavz'.
static struct adl_opcode _sym8511[] = {
  // opXVpAVZ    (0)
  { "opXVpAVZ", 1, 8, 64, 64,  0x0, { 0x0,0x66c00000,},_sym471, "^ *([^},[,,,,,,,,,,, ]+),([^},[,,,,,,,,,,, ]+),([^},[,,,,,,,,,,, ]+),([^},[,,,,,,,,,,, ]+),([^},[,,,,,,,,,,, ]+),([^},[,,,,,,,,,,, ]+),([^},[,,,,,,,,,,, ]+),([^},[,,,,,,,,,,, ]+),([^},[,,,,,,,,,,, ]+),([^},[,,,,,,,,,,, ]+),([^},[,,,,,,,,,,, ]+),([^},[,,,,,,,,,,, ]+)$", 0, 12, 12, 0, 0, 0, _sym470_operands_operands,0,0,0, 0,0,&_sym469,0,{}, 0,0,0,0,0,-1, },
};

// Instructions named 'opxxssz'.
static struct adl_opcode _sym8512[] = {
  // opXXSSZ    (0)
  { "opXXSSZ", 1, 8, 64, 64,  0x0, { 0x0,0x80000000,},_sym474, "^ *([^},[,,,, ]+),([^},[,,,, ]+),([^},[,,,, ]+),([^},[,,,, ]+),([^},[,,,, ]+)$", 0, 5, 5, 0, 0, 0, _sym473_operands_operands,0,0,0, 0,0,&_sym472,0,{}, 0,0,0,0,0,-1, },
};

// Instructions named 'opz_nop'.
static struct adl_opcode _sym8513[] = {
  // opZ_nop    (0)
  { "opZ_nop", 1, 1, 2, 64,  0x0, { },_sym1482, "$", 0, 0, 0, 0, 0, 0, 0,0,0,0, 0,0,&_sym1480,0,{}, 0,0,0,0,0,-1, },
};

// Instructions named 'or'.
static struct adl_opcode _sym8514[] = {
  // or_cc_gZ_gX_gY    (0)
  { "or_cc_gZ_gX_gY", 1, 3, 29, 64,  0x0, { 0x38000000,},_sym4901, "^ *(\\.al|\\.cs|\\.lo|\\.vs|\\.hi|\\.eq|\\.clr|\\.ge|\\.gt|\\.pl|\\.mi|\\.le|\\.lt|\\.ne|\\.set|\\.ls|\\.vc|\\.cc|\\.hs|\\.nv|\\.xc|) (g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11)$", 0, 4, 4, 0, 1, 0, _sym4900_operands_operands,0,0,1, 0,0,&_sym4899,0,{}, 0,0,0,0,0,1, },
  // or_cc_gZ_gX_gY    (1)
  { "or_cc_gZ_gX_gY", 1, 3, 29, 64,  0x0, { 0x38000000,},_sym7232, "^ *(\\.al|\\.cs|\\.lo|\\.vs|\\.hi|\\.eq|\\.clr|\\.ge|\\.gt|\\.pl|\\.mi|\\.le|\\.lt|\\.ne|\\.set|\\.ls|\\.vc|\\.cc|\\.hs|\\.nv|\\.xc|) (g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11)$", 0, 4, 4, 0, 1, 0, _sym7231_operands_operands,0,0,1, 0,0,&_sym7230,0,{}, 0,0,0,0,0,1, },
  // or_VPz_VPx_VPy    (2)
  { "or_VPz_VPx_VPy", 1, 3, 29, 64,  0x0, { 0x20000068,},_sym4898, "^ *(VP0|VP1|VP2|VP3),(VP0|VP1|VP2|VP3),(VP0|VP1|VP2|VP3)$", 0, 3, 3, 0, 0, 0, _sym4897_operands_operands,0,0,0, 0,0,&_sym4896,0,{}, 0,0,0,0,0,-1, },
  // or_VPz_VPx_VPy    (3)
  { "or_VPz_VPx_VPy", 1, 3, 29, 64,  0x0, { 0x20000068,},_sym7229, "^ *(VP0|VP1|VP2|VP3),(VP0|VP1|VP2|VP3),(VP0|VP1|VP2|VP3)$", 0, 3, 3, 0, 0, 0, _sym7228_operands_operands,0,0,0, 0,0,&_sym7227,0,{}, 0,0,0,0,0,-1, },
  // orS_gX_Iu16_or    (4)
  { "orS_gX_Iu16_or", 1, 0, 29, 64,  0x0, { 0 },_sym4890, "^ *(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),([^},[, ]+)$", 0, 2, 2, 0, 0, 0, _sym4888_operands_operands,_sym4889,1,0, 0,0,&_sym4886,0,{}, 0,0,0,0,0,12, },
// orS_gX_Iu16_or    (5)
{ "orS_gX_Iu16_or", 1, 0, 29, 64,  0x0, { 0 },_sym7221, "^ *(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),([^},[, ]+)$", 0, 2, 2, 0, 0, 0, _sym7219_operands_operands,_sym7220,1,0, 0,0,&_sym7217,0,{}, 0,0,0,0,0,12, },
// or_H    (6)
{ "or_H", 1, 0, 29, 64,  0x0, { 0 },_sym4895, "^ *H$", 0, 0, 0, 0, 0, 0, 0,_sym4894,1,0, 0,0,&_sym4891,0,{}, 0,0,0,0,0,-1, },
// or_h    (7)
{ "or_h", 1, 3, 29, 64,  0x0, { 0x20000060,},_sym4904, "^ *h$", 0, 0, 0, 0, 0, 0, 0,0,0,0, 0,0,&_sym4902,0,{}, 0,0,0,0,0,-1, },
// or_H    (8)
{ "or_H", 1, 0, 29, 64,  0x0, { 0 },_sym7226, "^ *H$", 0, 0, 0, 0, 0, 0, 0,_sym7225,1,0, 0,0,&_sym7222,0,{}, 0,0,0,0,0,-1, },
// or_h    (9)
{ "or_h", 1, 3, 29, 64,  0x0, { 0x20000060,},_sym7235, "^ *h$", 0, 0, 0, 0, 0, 0, 0,0,0,0, 0,0,&_sym7233,0,{}, 0,0,0,0,0,-1, },
// orD_gX_gY_I32_or_cc_gX_gY_I32    (10)
{ "orD_gX_gY_I32_or_cc_gX_gY_I32", 1, 0, 58, 64,  0x0, { 0 },_sym2820, "^ *(\\.al|\\.cs|\\.lo|\\.vs|\\.hi|\\.eq|\\.clr|\\.ge|\\.gt|\\.pl|\\.mi|\\.le|\\.lt|\\.ne|\\.set|\\.ls|\\.vc|\\.cc|\\.hs|\\.nv|\\.xc|) (g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),([^},[ ,, ]+)$", 0, 4, 4, 0, 1, 0, _sym2818_operands_operands,_sym2819,1,1, 0,0,&_sym2816,0,{}, 0,0,0,0,0,10, },
// orD_gX_gY_I32_or_cc_gX_I32    (11)
{ "orD_gX_gY_I32_or_cc_gX_I32", 1, 0, 58, 64,  0x0, { 0 },_sym2815, "^ *(\\.al|\\.cs|\\.lo|\\.vs|\\.hi|\\.eq|\\.clr|\\.ge|\\.gt|\\.pl|\\.mi|\\.le|\\.lt|\\.ne|\\.set|\\.ls|\\.vc|\\.cc|\\.hs|\\.nv|\\.xc) (g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),([^},[ , ]+)$", 0, 3, 3, 0, 1, 0, _sym2813_operands_operands,_sym2814,1,1, 0,0,&_sym2811,0,{}, 0,0,0,0,0,11, },
// orD_gX_gY_I32_or_gX_I32    (12)
{ "orD_gX_gY_I32_or_gX_I32", 1, 0, 58, 64,  0x0, { 0 },_sym2826, "^ *(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),([^},[, ]+)$", 0, 2, 2, 0, 0, 0, _sym2824_operands_operands,_sym2825,1,0, 0,0,&_sym2822,0,{}, 0,0,0,0,0,12, },
};

// Instructions named 'ord'.
static struct adl_opcode _sym8515[] = {
  // orD_gX_gY_I32    (0)
  { "orD_gX_gY_I32", 1, 7, 58, 64,  0x0, { 0x0,0x25000000,},_sym2809, "^ *(\\.al|\\.cs|\\.lo|\\.vs|\\.hi|\\.eq|\\.clr|\\.ge|\\.gt|\\.pl|\\.mi|\\.le|\\.lt|\\.ne|\\.set|\\.ls|\\.vc|\\.cc|\\.hs|\\.nv|\\.xc|) (g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),([^},[ ,, ]+)$", 0, 4, 4, 0, 1, 0, _sym2808_operands_operands,0,0,1, 0,0,&_sym2807,0,{}, 0,0,0,0,0,0, },
};

// Instructions named 'ors'.
static struct adl_opcode _sym8516[] = {
  // orS_gX_Iu16    (0)
  { "orS_gX_Iu16", 1, 3, 29, 64,  0x0, { 0x20000000,},_sym4884, "^ *(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),([^},[, ]+)$", 0, 2, 2, 0, 0, 0, _sym4883_operands_operands,0,0,0, 0,0,&_sym4882,0,{}, 0,0,0,0,0,1, },
// orS_gX_Iu16    (1)
{ "orS_gX_Iu16", 1, 3, 29, 64,  0x0, { 0x20000000,},_sym7215, "^ *(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),([^},[, ]+)$", 0, 2, 2, 0, 0, 0, _sym7214_operands_operands,0,0,0, 0,0,&_sym7213,0,{}, 0,0,0,0,0,1, },
};

// Instructions named 'padd'.
static struct adl_opcode _sym8517[] = {
  // padd_exp_vacs_padd    (0)
  { "padd_exp_vacs_padd", 1, 0, 3, 64,  0x0, { 0 },_sym3253, "$", 0, 0, 0, 0, 0, 0, 0,_sym3252,1,0, 0,0,&_sym3249,0,{}, 0,0,0,0,0,-1, },
};

// Instructions named 'padd_exp_vacs'.
static struct adl_opcode _sym8518[] = {
  // padd_exp_vacs    (0)
  { "padd_exp_vacs", 1, 1, 3, 64,  0x0, { 0xc0000000,},_sym3243, "$", 0, 0, 0, 0, 0, 0, 0,0,0,0, 0,0,&_sym3241,0,{}, 0,0,0,0,0,-1, },
};

// Instructions named 'popm'.
static struct adl_opcode _sym8519[] = {
  // popm_a_I    (0)
  { "popm_a_I", 1, 0, 29, 64,  0x0, { 0 },_sym4910, "^ *(a4,|a4|a5,|a5|a6,|a6|a7,|a7|a8,|a8|a9,|a9|a10,|a10|a11,|a11|a12,|a12|a13,|a13|a14,|a14|a15,|a15|a16,|a16|a17,|a17|a18,|a18|a19,|a19|)(a4,|a4|a5,|a5|a6,|a6|a7,|a7|a8,|a8|a9,|a9|a10,|a10|a11,|a11|a12,|a12|a13,|a13|a14,|a14|a15,|a15|a16,|a16|a17,|a17|a18,|a18|a19,|a19|)(a4,|a4|a5,|a5|a6,|a6|a7,|a7|a8,|a8|a9,|a9|a10,|a10|a11,|a11|a12,|a12|a13,|a13|a14,|a14|a15,|a15|a16,|a16|a17,|a17|a18,|a18|a19,|a19|)(a4,|a4|a5,|a5|a6,|a6|a7,|a7|a8,|a8|a9,|a9|a10,|a10|a11,|a11|a12,|a12|a13,|a13|a14,|a14|a15,|a15|a16,|a16|a17,|a17|a18,|a18|a19,|a19|)(a4,|a4|a5,|a5|a6,|a6|a7,|a7|a8,|a8|a9,|a9|a10,|a10|a11,|a11|a12,|a12|a13,|a13|a14,|a14|a15,|a15|a16,|a16|a17,|a17|a18,|a18|a19,|a19|)(a4,|a4|a5,|a5|a6,|a6|a7,|a7|a8,|a8|a9,|a9|a10,|a10|a11,|a11|a12,|a12|a13,|a13|a14,|a14|a15,|a15|a16,|a16|a17,|a17|a18,|a18|a19,|a19|)(a4,|a4|a5,|a5|a6,|a6|a7,|a7|a8,|a8|a9,|a9|a10,|a10|a11,|a11|a12,|a12|a13,|a13|a14,|a14|a15,|a15|a16,|a16|a17,|a17|a18,|a18|a19,|a19|)(a4,|a4|a5,|a5|a6,|a6|a7,|a7|a8,|a8|a9,|a9|a10,|a10|a11,|a11|a12,|a12|a13,|a13|a14,|a14|a15,|a15|a16,|a16|a17,|a17|a18,|a18|a19,|a19|)(a4,|a4|a5,|a5|a6,|a6|a7,|a7|a8,|a8|a9,|a9|a10,|a10|a11,|a11|a12,|a12|a13,|a13|a14,|a14|a15,|a15|a16,|a16|a17,|a17|a18,|a18|a19,|a19|)(a4,|a4|a5,|a5|a6,|a6|a7,|a7|a8,|a8|a9,|a9|a10,|a10|a11,|a11|a12,|a12|a13,|a13|a14,|a14|a15,|a15|a16,|a16|a17,|a17|a18,|a18|a19,|a19|)(a4,|a4|a5,|a5|a6,|a6|a7,|a7|a8,|a8|a9,|a9|a10,|a10|a11,|a11|a12,|a12|a13,|a13|a14,|a14|a15,|a15|a16,|a16|a17,|a17|a18,|a18|a19,|a19|)(a4,|a4|a5,|a5|a6,|a6|a7,|a7|a8,|a8|a9,|a9|a10,|a10|a11,|a11|a12,|a12|a13,|a13|a14,|a14|a15,|a15|a16,|a16|a17,|a17|a18,|a18|a19,|a19|)(a4,|a4|a5,|a5|a6,|a6|a7,|a7|a8,|a8|a9,|a9|a10,|a10|a11,|a11|a12,|a12|a13,|a13|a14,|a14|a15,|a15|a16,|a16|a17,|a17|a18,|a18|a19,|a19|)(a4,|a4|a5,|a5|a6,|a6|a7,|a7|a8,|a8|a9,|a9|a10,|a10|a11,|a11|a12,|a12|a13,|a13|a14,|a14|a15,|a15|a16,|a16|a17,|a17|a18,|a18|a19,|a19|)(a4,|a4|a5,|a5|a6,|a6|a7,|a7|a8,|a8|a9,|a9|a10,|a10|a11,|a11|a12,|a12|a13,|a13|a14,|a14|a15,|a15|a16,|a16|a17,|a17|a18,|a18|a19,|a19|)(a4,|a4|a5,|a5|a6,|a6|a7,|a7|a8,|a8|a9,|a9|a10,|a10|a11,|a11|a12,|a12|a13,|a13|a14,|a14|a15,|a15|a16,|a16|a17,|a17|a18,|a18|a19,|a19|)$", 0, 16, 16, 0, 16, 0, _sym4908_operands_operands,_sym4909,1,16, 0,0,&_sym4905,0,{}, 0,0,0,0,0,2, },
  // popm_g    (1)
  { "popm_g", 1, 0, 29, 64,  0x0, { 0 },_sym4919, "^ *(g0,|g0|g1,|g1|g2,|g2|g3,|g3|g4,|g4|g5,|g5|g6,|g6|g7,|g7|g8,|g8|g9,|g9|g10,|g10|g11,|g11|a0,|a0|a1,|a1|a2,|a2|a3,|a3|)(g0,|g0|g1,|g1|g2,|g2|g3,|g3|g4,|g4|g5,|g5|g6,|g6|g7,|g7|g8,|g8|g9,|g9|g10,|g10|g11,|g11|a0,|a0|a1,|a1|a2,|a2|a3,|a3|)(g0,|g0|g1,|g1|g2,|g2|g3,|g3|g4,|g4|g5,|g5|g6,|g6|g7,|g7|g8,|g8|g9,|g9|g10,|g10|g11,|g11|a0,|a0|a1,|a1|a2,|a2|a3,|a3|)(g0,|g0|g1,|g1|g2,|g2|g3,|g3|g4,|g4|g5,|g5|g6,|g6|g7,|g7|g8,|g8|g9,|g9|g10,|g10|g11,|g11|a0,|a0|a1,|a1|a2,|a2|a3,|a3|)(g0,|g0|g1,|g1|g2,|g2|g3,|g3|g4,|g4|g5,|g5|g6,|g6|g7,|g7|g8,|g8|g9,|g9|g10,|g10|g11,|g11|a0,|a0|a1,|a1|a2,|a2|a3,|a3|)(g0,|g0|g1,|g1|g2,|g2|g3,|g3|g4,|g4|g5,|g5|g6,|g6|g7,|g7|g8,|g8|g9,|g9|g10,|g10|g11,|g11|a0,|a0|a1,|a1|a2,|a2|a3,|a3|)(g0,|g0|g1,|g1|g2,|g2|g3,|g3|g4,|g4|g5,|g5|g6,|g6|g7,|g7|g8,|g8|g9,|g9|g10,|g10|g11,|g11|a0,|a0|a1,|a1|a2,|a2|a3,|a3|)(g0,|g0|g1,|g1|g2,|g2|g3,|g3|g4,|g4|g5,|g5|g6,|g6|g7,|g7|g8,|g8|g9,|g9|g10,|g10|g11,|g11|a0,|a0|a1,|a1|a2,|a2|a3,|a3|)(g0,|g0|g1,|g1|g2,|g2|g3,|g3|g4,|g4|g5,|g5|g6,|g6|g7,|g7|g8,|g8|g9,|g9|g10,|g10|g11,|g11|a0,|a0|a1,|a1|a2,|a2|a3,|a3|)(g0,|g0|g1,|g1|g2,|g2|g3,|g3|g4,|g4|g5,|g5|g6,|g6|g7,|g7|g8,|g8|g9,|g9|g10,|g10|g11,|g11|a0,|a0|a1,|a1|a2,|a2|a3,|a3|)(g0,|g0|g1,|g1|g2,|g2|g3,|g3|g4,|g4|g5,|g5|g6,|g6|g7,|g7|g8,|g8|g9,|g9|g10,|g10|g11,|g11|a0,|a0|a1,|a1|a2,|a2|a3,|a3|)(g0,|g0|g1,|g1|g2,|g2|g3,|g3|g4,|g4|g5,|g5|g6,|g6|g7,|g7|g8,|g8|g9,|g9|g10,|g10|g11,|g11|a0,|a0|a1,|a1|a2,|a2|a3,|a3|)(g0,|g0|g1,|g1|g2,|g2|g3,|g3|g4,|g4|g5,|g5|g6,|g6|g7,|g7|g8,|g8|g9,|g9|g10,|g10|g11,|g11|a0,|a0|a1,|a1|a2,|a2|a3,|a3|)(g0,|g0|g1,|g1|g2,|g2|g3,|g3|g4,|g4|g5,|g5|g6,|g6|g7,|g7|g8,|g8|g9,|g9|g10,|g10|g11,|g11|a0,|a0|a1,|a1|a2,|a2|a3,|a3|)(g0,|g0|g1,|g1|g2,|g2|g3,|g3|g4,|g4|g5,|g5|g6,|g6|g7,|g7|g8,|g8|g9,|g9|g10,|g10|g11,|g11|a0,|a0|a1,|a1|a2,|a2|a3,|a3|)(g0,|g0|g1,|g1|g2,|g2|g3,|g3|g4,|g4|g5,|g5|g6,|g6|g7,|g7|g8,|g8|g9,|g9|g10,|g10|g11,|g11|a0,|a0|a1,|a1|a2,|a2|a3,|a3|)$", 0, 16, 16, 0, 16, 0, _sym4917_operands_operands,_sym4918,1,16, 0,0,&_sym4914,0,{}, 0,0,0,0,0,3, },
  // popm_a_I    (2)
  { "popm_a_I", 1, 0, 29, 64,  0x0, { 0 },_sym7241, "^ *(a4,|a4|a5,|a5|a6,|a6|a7,|a7|a8,|a8|a9,|a9|a10,|a10|a11,|a11|a12,|a12|a13,|a13|a14,|a14|a15,|a15|a16,|a16|a17,|a17|a18,|a18|a19,|a19|)(a4,|a4|a5,|a5|a6,|a6|a7,|a7|a8,|a8|a9,|a9|a10,|a10|a11,|a11|a12,|a12|a13,|a13|a14,|a14|a15,|a15|a16,|a16|a17,|a17|a18,|a18|a19,|a19|)(a4,|a4|a5,|a5|a6,|a6|a7,|a7|a8,|a8|a9,|a9|a10,|a10|a11,|a11|a12,|a12|a13,|a13|a14,|a14|a15,|a15|a16,|a16|a17,|a17|a18,|a18|a19,|a19|)(a4,|a4|a5,|a5|a6,|a6|a7,|a7|a8,|a8|a9,|a9|a10,|a10|a11,|a11|a12,|a12|a13,|a13|a14,|a14|a15,|a15|a16,|a16|a17,|a17|a18,|a18|a19,|a19|)(a4,|a4|a5,|a5|a6,|a6|a7,|a7|a8,|a8|a9,|a9|a10,|a10|a11,|a11|a12,|a12|a13,|a13|a14,|a14|a15,|a15|a16,|a16|a17,|a17|a18,|a18|a19,|a19|)(a4,|a4|a5,|a5|a6,|a6|a7,|a7|a8,|a8|a9,|a9|a10,|a10|a11,|a11|a12,|a12|a13,|a13|a14,|a14|a15,|a15|a16,|a16|a17,|a17|a18,|a18|a19,|a19|)(a4,|a4|a5,|a5|a6,|a6|a7,|a7|a8,|a8|a9,|a9|a10,|a10|a11,|a11|a12,|a12|a13,|a13|a14,|a14|a15,|a15|a16,|a16|a17,|a17|a18,|a18|a19,|a19|)(a4,|a4|a5,|a5|a6,|a6|a7,|a7|a8,|a8|a9,|a9|a10,|a10|a11,|a11|a12,|a12|a13,|a13|a14,|a14|a15,|a15|a16,|a16|a17,|a17|a18,|a18|a19,|a19|)(a4,|a4|a5,|a5|a6,|a6|a7,|a7|a8,|a8|a9,|a9|a10,|a10|a11,|a11|a12,|a12|a13,|a13|a14,|a14|a15,|a15|a16,|a16|a17,|a17|a18,|a18|a19,|a19|)(a4,|a4|a5,|a5|a6,|a6|a7,|a7|a8,|a8|a9,|a9|a10,|a10|a11,|a11|a12,|a12|a13,|a13|a14,|a14|a15,|a15|a16,|a16|a17,|a17|a18,|a18|a19,|a19|)(a4,|a4|a5,|a5|a6,|a6|a7,|a7|a8,|a8|a9,|a9|a10,|a10|a11,|a11|a12,|a12|a13,|a13|a14,|a14|a15,|a15|a16,|a16|a17,|a17|a18,|a18|a19,|a19|)(a4,|a4|a5,|a5|a6,|a6|a7,|a7|a8,|a8|a9,|a9|a10,|a10|a11,|a11|a12,|a12|a13,|a13|a14,|a14|a15,|a15|a16,|a16|a17,|a17|a18,|a18|a19,|a19|)(a4,|a4|a5,|a5|a6,|a6|a7,|a7|a8,|a8|a9,|a9|a10,|a10|a11,|a11|a12,|a12|a13,|a13|a14,|a14|a15,|a15|a16,|a16|a17,|a17|a18,|a18|a19,|a19|)(a4,|a4|a5,|a5|a6,|a6|a7,|a7|a8,|a8|a9,|a9|a10,|a10|a11,|a11|a12,|a12|a13,|a13|a14,|a14|a15,|a15|a16,|a16|a17,|a17|a18,|a18|a19,|a19|)(a4,|a4|a5,|a5|a6,|a6|a7,|a7|a8,|a8|a9,|a9|a10,|a10|a11,|a11|a12,|a12|a13,|a13|a14,|a14|a15,|a15|a16,|a16|a17,|a17|a18,|a18|a19,|a19|)(a4,|a4|a5,|a5|a6,|a6|a7,|a7|a8,|a8|a9,|a9|a10,|a10|a11,|a11|a12,|a12|a13,|a13|a14,|a14|a15,|a15|a16,|a16|a17,|a17|a18,|a18|a19,|a19|)$", 0, 16, 16, 0, 16, 0, _sym7239_operands_operands,_sym7240,1,16, 0,0,&_sym7236,0,{}, 0,0,0,0,0,2, },
  // popm_g    (3)
  { "popm_g", 1, 0, 29, 64,  0x0, { 0 },_sym7250, "^ *(g0,|g0|g1,|g1|g2,|g2|g3,|g3|g4,|g4|g5,|g5|g6,|g6|g7,|g7|g8,|g8|g9,|g9|g10,|g10|g11,|g11|a0,|a0|a1,|a1|a2,|a2|a3,|a3|)(g0,|g0|g1,|g1|g2,|g2|g3,|g3|g4,|g4|g5,|g5|g6,|g6|g7,|g7|g8,|g8|g9,|g9|g10,|g10|g11,|g11|a0,|a0|a1,|a1|a2,|a2|a3,|a3|)(g0,|g0|g1,|g1|g2,|g2|g3,|g3|g4,|g4|g5,|g5|g6,|g6|g7,|g7|g8,|g8|g9,|g9|g10,|g10|g11,|g11|a0,|a0|a1,|a1|a2,|a2|a3,|a3|)(g0,|g0|g1,|g1|g2,|g2|g3,|g3|g4,|g4|g5,|g5|g6,|g6|g7,|g7|g8,|g8|g9,|g9|g10,|g10|g11,|g11|a0,|a0|a1,|a1|a2,|a2|a3,|a3|)(g0,|g0|g1,|g1|g2,|g2|g3,|g3|g4,|g4|g5,|g5|g6,|g6|g7,|g7|g8,|g8|g9,|g9|g10,|g10|g11,|g11|a0,|a0|a1,|a1|a2,|a2|a3,|a3|)(g0,|g0|g1,|g1|g2,|g2|g3,|g3|g4,|g4|g5,|g5|g6,|g6|g7,|g7|g8,|g8|g9,|g9|g10,|g10|g11,|g11|a0,|a0|a1,|a1|a2,|a2|a3,|a3|)(g0,|g0|g1,|g1|g2,|g2|g3,|g3|g4,|g4|g5,|g5|g6,|g6|g7,|g7|g8,|g8|g9,|g9|g10,|g10|g11,|g11|a0,|a0|a1,|a1|a2,|a2|a3,|a3|)(g0,|g0|g1,|g1|g2,|g2|g3,|g3|g4,|g4|g5,|g5|g6,|g6|g7,|g7|g8,|g8|g9,|g9|g10,|g10|g11,|g11|a0,|a0|a1,|a1|a2,|a2|a3,|a3|)(g0,|g0|g1,|g1|g2,|g2|g3,|g3|g4,|g4|g5,|g5|g6,|g6|g7,|g7|g8,|g8|g9,|g9|g10,|g10|g11,|g11|a0,|a0|a1,|a1|a2,|a2|a3,|a3|)(g0,|g0|g1,|g1|g2,|g2|g3,|g3|g4,|g4|g5,|g5|g6,|g6|g7,|g7|g8,|g8|g9,|g9|g10,|g10|g11,|g11|a0,|a0|a1,|a1|a2,|a2|a3,|a3|)(g0,|g0|g1,|g1|g2,|g2|g3,|g3|g4,|g4|g5,|g5|g6,|g6|g7,|g7|g8,|g8|g9,|g9|g10,|g10|g11,|g11|a0,|a0|a1,|a1|a2,|a2|a3,|a3|)(g0,|g0|g1,|g1|g2,|g2|g3,|g3|g4,|g4|g5,|g5|g6,|g6|g7,|g7|g8,|g8|g9,|g9|g10,|g10|g11,|g11|a0,|a0|a1,|a1|a2,|a2|a3,|a3|)(g0,|g0|g1,|g1|g2,|g2|g3,|g3|g4,|g4|g5,|g5|g6,|g6|g7,|g7|g8,|g8|g9,|g9|g10,|g10|g11,|g11|a0,|a0|a1,|a1|a2,|a2|a3,|a3|)(g0,|g0|g1,|g1|g2,|g2|g3,|g3|g4,|g4|g5,|g5|g6,|g6|g7,|g7|g8,|g8|g9,|g9|g10,|g10|g11,|g11|a0,|a0|a1,|a1|a2,|a2|a3,|a3|)(g0,|g0|g1,|g1|g2,|g2|g3,|g3|g4,|g4|g5,|g5|g6,|g6|g7,|g7|g8,|g8|g9,|g9|g10,|g10|g11,|g11|a0,|a0|a1,|a1|a2,|a2|a3,|a3|)(g0,|g0|g1,|g1|g2,|g2|g3,|g3|g4,|g4|g5,|g5|g6,|g6|g7,|g7|g8,|g8|g9,|g9|g10,|g10|g11,|g11|a0,|a0|a1,|a1|a2,|a2|a3,|a3|)$", 0, 16, 16, 0, 16, 0, _sym7248_operands_operands,_sym7249,1,16, 0,0,&_sym7245,0,{}, 0,0,0,0,0,3, },
};

// Instructions named 'popm_ag_impl'.
static struct adl_opcode _sym8520[] = {
  // popm_ag_impl    (0)
  { "popm_ag_impl", 1, 3, 29, 64,  0x0, { 0x10000000,},_sym4913, "^ *([^} ,\t,]+),([^} ,\t,]+)$", 0, 2, 4, 0, 0, 3, _sym4912_operands_operands,0,0,0, 0,0,&_sym4911,0,{}, 0,0,0,0,0,1, },
// popm_ag_impl    (1)
{ "popm_ag_impl", 1, 3, 29, 64,  0x0, { 0x10000000,},_sym7244, "^ *([^} ,\t,]+),([^} ,\t,]+)$", 0, 2, 4, 0, 0, 3, _sym7243_operands_operands,0,0,0, 0,0,&_sym7242,0,{}, 0,0,0,0,0,1, },
};

// Instructions named 'push'.
static struct adl_opcode _sym8521[] = {
  // push_I32    (0)
  { "push_I32", 1, 7, 58, 64,  0x0, { 0x0,0x20000000,},_sym2829, "^ *([^},[ ]+)$", 0, 1, 1, 0, 0, 0, _sym2828_operands_operands,0,0,0, 0,0,&_sym2827,0,{}, 0,0,0,0,0,0, },
};

// Instructions named 'pushm'.
static struct adl_opcode _sym8522[] = {
  // pushm_a_I    (0)
  { "pushm_a_I", 1, 0, 29, 64,  0x0, { 0 },_sym4925, "^ *(a4,|a4|a5,|a5|a6,|a6|a7,|a7|a8,|a8|a9,|a9|a10,|a10|a11,|a11|a12,|a12|a13,|a13|a14,|a14|a15,|a15|a16,|a16|a17,|a17|a18,|a18|a19,|a19|)(a4,|a4|a5,|a5|a6,|a6|a7,|a7|a8,|a8|a9,|a9|a10,|a10|a11,|a11|a12,|a12|a13,|a13|a14,|a14|a15,|a15|a16,|a16|a17,|a17|a18,|a18|a19,|a19|)(a4,|a4|a5,|a5|a6,|a6|a7,|a7|a8,|a8|a9,|a9|a10,|a10|a11,|a11|a12,|a12|a13,|a13|a14,|a14|a15,|a15|a16,|a16|a17,|a17|a18,|a18|a19,|a19|)(a4,|a4|a5,|a5|a6,|a6|a7,|a7|a8,|a8|a9,|a9|a10,|a10|a11,|a11|a12,|a12|a13,|a13|a14,|a14|a15,|a15|a16,|a16|a17,|a17|a18,|a18|a19,|a19|)(a4,|a4|a5,|a5|a6,|a6|a7,|a7|a8,|a8|a9,|a9|a10,|a10|a11,|a11|a12,|a12|a13,|a13|a14,|a14|a15,|a15|a16,|a16|a17,|a17|a18,|a18|a19,|a19|)(a4,|a4|a5,|a5|a6,|a6|a7,|a7|a8,|a8|a9,|a9|a10,|a10|a11,|a11|a12,|a12|a13,|a13|a14,|a14|a15,|a15|a16,|a16|a17,|a17|a18,|a18|a19,|a19|)(a4,|a4|a5,|a5|a6,|a6|a7,|a7|a8,|a8|a9,|a9|a10,|a10|a11,|a11|a12,|a12|a13,|a13|a14,|a14|a15,|a15|a16,|a16|a17,|a17|a18,|a18|a19,|a19|)(a4,|a4|a5,|a5|a6,|a6|a7,|a7|a8,|a8|a9,|a9|a10,|a10|a11,|a11|a12,|a12|a13,|a13|a14,|a14|a15,|a15|a16,|a16|a17,|a17|a18,|a18|a19,|a19|)(a4,|a4|a5,|a5|a6,|a6|a7,|a7|a8,|a8|a9,|a9|a10,|a10|a11,|a11|a12,|a12|a13,|a13|a14,|a14|a15,|a15|a16,|a16|a17,|a17|a18,|a18|a19,|a19|)(a4,|a4|a5,|a5|a6,|a6|a7,|a7|a8,|a8|a9,|a9|a10,|a10|a11,|a11|a12,|a12|a13,|a13|a14,|a14|a15,|a15|a16,|a16|a17,|a17|a18,|a18|a19,|a19|)(a4,|a4|a5,|a5|a6,|a6|a7,|a7|a8,|a8|a9,|a9|a10,|a10|a11,|a11|a12,|a12|a13,|a13|a14,|a14|a15,|a15|a16,|a16|a17,|a17|a18,|a18|a19,|a19|)(a4,|a4|a5,|a5|a6,|a6|a7,|a7|a8,|a8|a9,|a9|a10,|a10|a11,|a11|a12,|a12|a13,|a13|a14,|a14|a15,|a15|a16,|a16|a17,|a17|a18,|a18|a19,|a19|)(a4,|a4|a5,|a5|a6,|a6|a7,|a7|a8,|a8|a9,|a9|a10,|a10|a11,|a11|a12,|a12|a13,|a13|a14,|a14|a15,|a15|a16,|a16|a17,|a17|a18,|a18|a19,|a19|)(a4,|a4|a5,|a5|a6,|a6|a7,|a7|a8,|a8|a9,|a9|a10,|a10|a11,|a11|a12,|a12|a13,|a13|a14,|a14|a15,|a15|a16,|a16|a17,|a17|a18,|a18|a19,|a19|)(a4,|a4|a5,|a5|a6,|a6|a7,|a7|a8,|a8|a9,|a9|a10,|a10|a11,|a11|a12,|a12|a13,|a13|a14,|a14|a15,|a15|a16,|a16|a17,|a17|a18,|a18|a19,|a19|)(a4,|a4|a5,|a5|a6,|a6|a7,|a7|a8,|a8|a9,|a9|a10,|a10|a11,|a11|a12,|a12|a13,|a13|a14,|a14|a15,|a15|a16,|a16|a17,|a17|a18,|a18|a19,|a19|)$", 0, 16, 16, 0, 16, 0, _sym4923_operands_operands,_sym4924,1,16, 0,0,&_sym4920,0,{}, 0,0,0,0,0,2, },
  // pushm_g    (1)
  { "pushm_g", 1, 0, 29, 64,  0x0, { 0 },_sym4934, "^ *(g0,|g0|g1,|g1|g2,|g2|g3,|g3|g4,|g4|g5,|g5|g6,|g6|g7,|g7|g8,|g8|g9,|g9|g10,|g10|g11,|g11|a0,|a0|a1,|a1|a2,|a2|a3,|a3|)(g0,|g0|g1,|g1|g2,|g2|g3,|g3|g4,|g4|g5,|g5|g6,|g6|g7,|g7|g8,|g8|g9,|g9|g10,|g10|g11,|g11|a0,|a0|a1,|a1|a2,|a2|a3,|a3|)(g0,|g0|g1,|g1|g2,|g2|g3,|g3|g4,|g4|g5,|g5|g6,|g6|g7,|g7|g8,|g8|g9,|g9|g10,|g10|g11,|g11|a0,|a0|a1,|a1|a2,|a2|a3,|a3|)(g0,|g0|g1,|g1|g2,|g2|g3,|g3|g4,|g4|g5,|g5|g6,|g6|g7,|g7|g8,|g8|g9,|g9|g10,|g10|g11,|g11|a0,|a0|a1,|a1|a2,|a2|a3,|a3|)(g0,|g0|g1,|g1|g2,|g2|g3,|g3|g4,|g4|g5,|g5|g6,|g6|g7,|g7|g8,|g8|g9,|g9|g10,|g10|g11,|g11|a0,|a0|a1,|a1|a2,|a2|a3,|a3|)(g0,|g0|g1,|g1|g2,|g2|g3,|g3|g4,|g4|g5,|g5|g6,|g6|g7,|g7|g8,|g8|g9,|g9|g10,|g10|g11,|g11|a0,|a0|a1,|a1|a2,|a2|a3,|a3|)(g0,|g0|g1,|g1|g2,|g2|g3,|g3|g4,|g4|g5,|g5|g6,|g6|g7,|g7|g8,|g8|g9,|g9|g10,|g10|g11,|g11|a0,|a0|a1,|a1|a2,|a2|a3,|a3|)(g0,|g0|g1,|g1|g2,|g2|g3,|g3|g4,|g4|g5,|g5|g6,|g6|g7,|g7|g8,|g8|g9,|g9|g10,|g10|g11,|g11|a0,|a0|a1,|a1|a2,|a2|a3,|a3|)(g0,|g0|g1,|g1|g2,|g2|g3,|g3|g4,|g4|g5,|g5|g6,|g6|g7,|g7|g8,|g8|g9,|g9|g10,|g10|g11,|g11|a0,|a0|a1,|a1|a2,|a2|a3,|a3|)(g0,|g0|g1,|g1|g2,|g2|g3,|g3|g4,|g4|g5,|g5|g6,|g6|g7,|g7|g8,|g8|g9,|g9|g10,|g10|g11,|g11|a0,|a0|a1,|a1|a2,|a2|a3,|a3|)(g0,|g0|g1,|g1|g2,|g2|g3,|g3|g4,|g4|g5,|g5|g6,|g6|g7,|g7|g8,|g8|g9,|g9|g10,|g10|g11,|g11|a0,|a0|a1,|a1|a2,|a2|a3,|a3|)(g0,|g0|g1,|g1|g2,|g2|g3,|g3|g4,|g4|g5,|g5|g6,|g6|g7,|g7|g8,|g8|g9,|g9|g10,|g10|g11,|g11|a0,|a0|a1,|a1|a2,|a2|a3,|a3|)(g0,|g0|g1,|g1|g2,|g2|g3,|g3|g4,|g4|g5,|g5|g6,|g6|g7,|g7|g8,|g8|g9,|g9|g10,|g10|g11,|g11|a0,|a0|a1,|a1|a2,|a2|a3,|a3|)(g0,|g0|g1,|g1|g2,|g2|g3,|g3|g4,|g4|g5,|g5|g6,|g6|g7,|g7|g8,|g8|g9,|g9|g10,|g10|g11,|g11|a0,|a0|a1,|a1|a2,|a2|a3,|a3|)(g0,|g0|g1,|g1|g2,|g2|g3,|g3|g4,|g4|g5,|g5|g6,|g6|g7,|g7|g8,|g8|g9,|g9|g10,|g10|g11,|g11|a0,|a0|a1,|a1|a2,|a2|a3,|a3|)(g0,|g0|g1,|g1|g2,|g2|g3,|g3|g4,|g4|g5,|g5|g6,|g6|g7,|g7|g8,|g8|g9,|g9|g10,|g10|g11,|g11|a0,|a0|a1,|a1|a2,|a2|a3,|a3|)$", 0, 16, 16, 0, 16, 0, _sym4932_operands_operands,_sym4933,1,16, 0,0,&_sym4929,0,{}, 0,0,0,0,0,3, },
  // pushm_a_I    (2)
  { "pushm_a_I", 1, 0, 29, 64,  0x0, { 0 },_sym7256, "^ *(a4,|a4|a5,|a5|a6,|a6|a7,|a7|a8,|a8|a9,|a9|a10,|a10|a11,|a11|a12,|a12|a13,|a13|a14,|a14|a15,|a15|a16,|a16|a17,|a17|a18,|a18|a19,|a19|)(a4,|a4|a5,|a5|a6,|a6|a7,|a7|a8,|a8|a9,|a9|a10,|a10|a11,|a11|a12,|a12|a13,|a13|a14,|a14|a15,|a15|a16,|a16|a17,|a17|a18,|a18|a19,|a19|)(a4,|a4|a5,|a5|a6,|a6|a7,|a7|a8,|a8|a9,|a9|a10,|a10|a11,|a11|a12,|a12|a13,|a13|a14,|a14|a15,|a15|a16,|a16|a17,|a17|a18,|a18|a19,|a19|)(a4,|a4|a5,|a5|a6,|a6|a7,|a7|a8,|a8|a9,|a9|a10,|a10|a11,|a11|a12,|a12|a13,|a13|a14,|a14|a15,|a15|a16,|a16|a17,|a17|a18,|a18|a19,|a19|)(a4,|a4|a5,|a5|a6,|a6|a7,|a7|a8,|a8|a9,|a9|a10,|a10|a11,|a11|a12,|a12|a13,|a13|a14,|a14|a15,|a15|a16,|a16|a17,|a17|a18,|a18|a19,|a19|)(a4,|a4|a5,|a5|a6,|a6|a7,|a7|a8,|a8|a9,|a9|a10,|a10|a11,|a11|a12,|a12|a13,|a13|a14,|a14|a15,|a15|a16,|a16|a17,|a17|a18,|a18|a19,|a19|)(a4,|a4|a5,|a5|a6,|a6|a7,|a7|a8,|a8|a9,|a9|a10,|a10|a11,|a11|a12,|a12|a13,|a13|a14,|a14|a15,|a15|a16,|a16|a17,|a17|a18,|a18|a19,|a19|)(a4,|a4|a5,|a5|a6,|a6|a7,|a7|a8,|a8|a9,|a9|a10,|a10|a11,|a11|a12,|a12|a13,|a13|a14,|a14|a15,|a15|a16,|a16|a17,|a17|a18,|a18|a19,|a19|)(a4,|a4|a5,|a5|a6,|a6|a7,|a7|a8,|a8|a9,|a9|a10,|a10|a11,|a11|a12,|a12|a13,|a13|a14,|a14|a15,|a15|a16,|a16|a17,|a17|a18,|a18|a19,|a19|)(a4,|a4|a5,|a5|a6,|a6|a7,|a7|a8,|a8|a9,|a9|a10,|a10|a11,|a11|a12,|a12|a13,|a13|a14,|a14|a15,|a15|a16,|a16|a17,|a17|a18,|a18|a19,|a19|)(a4,|a4|a5,|a5|a6,|a6|a7,|a7|a8,|a8|a9,|a9|a10,|a10|a11,|a11|a12,|a12|a13,|a13|a14,|a14|a15,|a15|a16,|a16|a17,|a17|a18,|a18|a19,|a19|)(a4,|a4|a5,|a5|a6,|a6|a7,|a7|a8,|a8|a9,|a9|a10,|a10|a11,|a11|a12,|a12|a13,|a13|a14,|a14|a15,|a15|a16,|a16|a17,|a17|a18,|a18|a19,|a19|)(a4,|a4|a5,|a5|a6,|a6|a7,|a7|a8,|a8|a9,|a9|a10,|a10|a11,|a11|a12,|a12|a13,|a13|a14,|a14|a15,|a15|a16,|a16|a17,|a17|a18,|a18|a19,|a19|)(a4,|a4|a5,|a5|a6,|a6|a7,|a7|a8,|a8|a9,|a9|a10,|a10|a11,|a11|a12,|a12|a13,|a13|a14,|a14|a15,|a15|a16,|a16|a17,|a17|a18,|a18|a19,|a19|)(a4,|a4|a5,|a5|a6,|a6|a7,|a7|a8,|a8|a9,|a9|a10,|a10|a11,|a11|a12,|a12|a13,|a13|a14,|a14|a15,|a15|a16,|a16|a17,|a17|a18,|a18|a19,|a19|)(a4,|a4|a5,|a5|a6,|a6|a7,|a7|a8,|a8|a9,|a9|a10,|a10|a11,|a11|a12,|a12|a13,|a13|a14,|a14|a15,|a15|a16,|a16|a17,|a17|a18,|a18|a19,|a19|)$", 0, 16, 16, 0, 16, 0, _sym7254_operands_operands,_sym7255,1,16, 0,0,&_sym7251,0,{}, 0,0,0,0,0,2, },
  // pushm_g    (3)
  { "pushm_g", 1, 0, 29, 64,  0x0, { 0 },_sym7265, "^ *(g0,|g0|g1,|g1|g2,|g2|g3,|g3|g4,|g4|g5,|g5|g6,|g6|g7,|g7|g8,|g8|g9,|g9|g10,|g10|g11,|g11|a0,|a0|a1,|a1|a2,|a2|a3,|a3|)(g0,|g0|g1,|g1|g2,|g2|g3,|g3|g4,|g4|g5,|g5|g6,|g6|g7,|g7|g8,|g8|g9,|g9|g10,|g10|g11,|g11|a0,|a0|a1,|a1|a2,|a2|a3,|a3|)(g0,|g0|g1,|g1|g2,|g2|g3,|g3|g4,|g4|g5,|g5|g6,|g6|g7,|g7|g8,|g8|g9,|g9|g10,|g10|g11,|g11|a0,|a0|a1,|a1|a2,|a2|a3,|a3|)(g0,|g0|g1,|g1|g2,|g2|g3,|g3|g4,|g4|g5,|g5|g6,|g6|g7,|g7|g8,|g8|g9,|g9|g10,|g10|g11,|g11|a0,|a0|a1,|a1|a2,|a2|a3,|a3|)(g0,|g0|g1,|g1|g2,|g2|g3,|g3|g4,|g4|g5,|g5|g6,|g6|g7,|g7|g8,|g8|g9,|g9|g10,|g10|g11,|g11|a0,|a0|a1,|a1|a2,|a2|a3,|a3|)(g0,|g0|g1,|g1|g2,|g2|g3,|g3|g4,|g4|g5,|g5|g6,|g6|g7,|g7|g8,|g8|g9,|g9|g10,|g10|g11,|g11|a0,|a0|a1,|a1|a2,|a2|a3,|a3|)(g0,|g0|g1,|g1|g2,|g2|g3,|g3|g4,|g4|g5,|g5|g6,|g6|g7,|g7|g8,|g8|g9,|g9|g10,|g10|g11,|g11|a0,|a0|a1,|a1|a2,|a2|a3,|a3|)(g0,|g0|g1,|g1|g2,|g2|g3,|g3|g4,|g4|g5,|g5|g6,|g6|g7,|g7|g8,|g8|g9,|g9|g10,|g10|g11,|g11|a0,|a0|a1,|a1|a2,|a2|a3,|a3|)(g0,|g0|g1,|g1|g2,|g2|g3,|g3|g4,|g4|g5,|g5|g6,|g6|g7,|g7|g8,|g8|g9,|g9|g10,|g10|g11,|g11|a0,|a0|a1,|a1|a2,|a2|a3,|a3|)(g0,|g0|g1,|g1|g2,|g2|g3,|g3|g4,|g4|g5,|g5|g6,|g6|g7,|g7|g8,|g8|g9,|g9|g10,|g10|g11,|g11|a0,|a0|a1,|a1|a2,|a2|a3,|a3|)(g0,|g0|g1,|g1|g2,|g2|g3,|g3|g4,|g4|g5,|g5|g6,|g6|g7,|g7|g8,|g8|g9,|g9|g10,|g10|g11,|g11|a0,|a0|a1,|a1|a2,|a2|a3,|a3|)(g0,|g0|g1,|g1|g2,|g2|g3,|g3|g4,|g4|g5,|g5|g6,|g6|g7,|g7|g8,|g8|g9,|g9|g10,|g10|g11,|g11|a0,|a0|a1,|a1|a2,|a2|a3,|a3|)(g0,|g0|g1,|g1|g2,|g2|g3,|g3|g4,|g4|g5,|g5|g6,|g6|g7,|g7|g8,|g8|g9,|g9|g10,|g10|g11,|g11|a0,|a0|a1,|a1|a2,|a2|a3,|a3|)(g0,|g0|g1,|g1|g2,|g2|g3,|g3|g4,|g4|g5,|g5|g6,|g6|g7,|g7|g8,|g8|g9,|g9|g10,|g10|g11,|g11|a0,|a0|a1,|a1|a2,|a2|a3,|a3|)(g0,|g0|g1,|g1|g2,|g2|g3,|g3|g4,|g4|g5,|g5|g6,|g6|g7,|g7|g8,|g8|g9,|g9|g10,|g10|g11,|g11|a0,|a0|a1,|a1|a2,|a2|a3,|a3|)(g0,|g0|g1,|g1|g2,|g2|g3,|g3|g4,|g4|g5,|g5|g6,|g6|g7,|g7|g8,|g8|g9,|g9|g10,|g10|g11,|g11|a0,|a0|a1,|a1|a2,|a2|a3,|a3|)$", 0, 16, 16, 0, 16, 0, _sym7263_operands_operands,_sym7264,1,16, 0,0,&_sym7260,0,{}, 0,0,0,0,0,3, },
};

// Instructions named 'pushm_ag_impl'.
static struct adl_opcode _sym8523[] = {
  // pushm_ag_impl    (0)
  { "pushm_ag_impl", 1, 3, 29, 64,  0x0, { 0x14000000,},_sym4928, "^ *([^} ,\t,]+),([^} ,\t,]+)$", 0, 2, 4, 0, 0, 3, _sym4927_operands_operands,0,0,0, 0,0,&_sym4926,0,{}, 0,0,0,0,0,1, },
// pushm_ag_impl    (1)
{ "pushm_ag_impl", 1, 3, 29, 64,  0x0, { 0x14000000,},_sym7259, "^ *([^} ,\t,]+),([^} ,\t,]+)$", 0, 2, 4, 0, 0, 3, _sym7258_operands_operands,0,0,0, 0,0,&_sym7257,0,{}, 0,0,0,0,0,1, },
};

// Instructions named 'ravg'.
static struct adl_opcode _sym8524[] = {
  // ravg    (0)
  { "ravg", 1, 1, 3, 64,  0x0, { 0x40000000,},_sym3338, "$", 0, 0, 0, 0, 0, 0, 0,0,0,0, 0,0,&_sym3336,0,{}, 0,0,0,0,0,-1, },
};

// Instructions named 'rcp'.
static struct adl_opcode _sym8525[] = {
  // rcp_log2_enc_rcp    (0)
  { "rcp_log2_enc_rcp", 1, 0, 3, 64,  0x0, { 0 },_sym3276, "$", 0, 0, 0, 0, 0, 0, 0,_sym3275,1,0, 0,0,&_sym3272,0,{}, 0,0,0,0,0,-1, },
};

// Instructions named 'rcp_log2_enc'.
static struct adl_opcode _sym8526[] = {
  // rcp_log2_enc    (0)
  { "rcp_log2_enc", 1, 1, 3, 64,  0x0, { 0x60000000,},_sym3261, "$", 0, 0, 0, 0, 0, 0, 0,0,0,0, 0,0,&_sym3259,0,{}, 0,0,0,0,0,-1, },
};

// Instructions named 'rd'.
static struct adl_opcode _sym8527[] = {
  // rd_S0    (0)
  { "rd_S0", 1, 1, 1, 64,  0x0, { 0x80000000,},_sym2969, "^ *S0$", 0, 0, 0, 0, 0, 0, 0,0,0,0, 0,0,&_sym2967,0,{}, 0,0,0,0,0,-1, },
  // rd_S1    (1)
  { "rd_S1", 1, 1, 1, 64,  0x0, { 0x80000000,},_sym2975, "^ *S1$", 0, 0, 0, 0, 0, 0, 0,0,0,0, 0,0,&_sym2973,0,{}, 0,0,0,0,0,-1, },
  // rd_S2    (2)
  { "rd_S2", 1, 1, 1, 64,  0x0, { 0x80000000,},_sym2981, "^ *S2$", 0, 0, 0, 0, 0, 0, 0,0,0,0, 0,0,&_sym2979,0,{}, 0,0,0,0,0,-1, },
};

// Instructions named 'rd_s0_nop'.
static struct adl_opcode _sym8528[] = {
  // rd_s0_nop    (0)
  { "rd_s0_nop", 1, 1, 1, 64,  0x0, { },_sym2972, "$", 0, 0, 0, 0, 0, 0, 0,0,0,0, 0,0,&_sym2970,0,{}, 0,0,0,0,0,-1, },
};

// Instructions named 'rd_s1_nop'.
static struct adl_opcode _sym8529[] = {
  // rd_s1_nop    (0)
  { "rd_s1_nop", 1, 1, 1, 64,  0x0, { },_sym2978, "$", 0, 0, 0, 0, 0, 0, 0,0,0,0, 0,0,&_sym2976,0,{}, 0,0,0,0,0,-1, },
};

// Instructions named 'rd_s2_nop'.
static struct adl_opcode _sym8530[] = {
  // rd_s2_nop    (0)
  { "rd_s2_nop", 1, 1, 1, 64,  0x0, { },_sym2984, "$", 0, 0, 0, 0, 0, 0, 0,0,0,0, 0,0,&_sym2982,0,{}, 0,0,0,0,0,-1, },
};

// Instructions named 'rdiv'.
static struct adl_opcode _sym8531[] = {
  // rdiv_s_gZ_Is16_rdiv    (0)
  { "rdiv_s_gZ_Is16_rdiv", 1, 0, 29, 64,  0x0, { 0 },_sym4942, "^ *(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),([^},[, ]+)$", 0, 2, 2, 0, 0, 0, _sym4940_operands_operands,_sym4941,1,0, 0,0,&_sym4938,0,{}, 0,0,0,0,0,2, },
// rdiv_z_gZ_Iu16_rdiv    (1)
{ "rdiv_z_gZ_Iu16_rdiv", 1, 0, 29, 64,  0x0, { 0 },_sym4950, "^ *(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),([^},[, ]+)$", 0, 2, 2, 0, 0, 0, _sym4948_operands_operands,_sym4949,1,0, 0,0,&_sym4946,0,{}, 0,0,0,0,0,3, },
// rdiv_s_gZ_Is16_rdiv    (2)
{ "rdiv_s_gZ_Is16_rdiv", 1, 0, 29, 64,  0x0, { 0 },_sym7273, "^ *(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),([^},[, ]+)$", 0, 2, 2, 0, 0, 0, _sym7271_operands_operands,_sym7272,1,0, 0,0,&_sym7269,0,{}, 0,0,0,0,0,2, },
// rdiv_z_gZ_Iu16_rdiv    (3)
{ "rdiv_z_gZ_Iu16_rdiv", 1, 0, 29, 64,  0x0, { 0 },_sym7281, "^ *(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),([^},[, ]+)$", 0, 2, 2, 0, 0, 0, _sym7279_operands_operands,_sym7280,1,0, 0,0,&_sym7277,0,{}, 0,0,0,0,0,3, },
};

// Instructions named 'rdiv.s'.
static struct adl_opcode _sym8532[] = {
  // rdiv_s_gZ_Is16    (0)
  { "rdiv_s_gZ_Is16", 1, 3, 29, 64,  0x0, { 0x65800000,},_sym4937, "^ *(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),([^},[, ]+)$", 0, 2, 2, 0, 0, 0, _sym4936_operands_operands,0,0,0, 0,0,&_sym4935,0,{}, 0,0,0,0,0,1, },
// rdiv_s_gZ_Is16    (1)
{ "rdiv_s_gZ_Is16", 1, 3, 29, 64,  0x0, { 0x65800000,},_sym7268, "^ *(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),([^},[, ]+)$", 0, 2, 2, 0, 0, 0, _sym7267_operands_operands,0,0,0, 0,0,&_sym7266,0,{}, 0,0,0,0,0,1, },
};

// Instructions named 'rdiv.z'.
static struct adl_opcode _sym8533[] = {
  // rdiv_z_gZ_Iu16    (0)
  { "rdiv_z_gZ_Iu16", 1, 3, 29, 64,  0x0, { 0x65000000,},_sym4945, "^ *(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),([^},[, ]+)$", 0, 2, 2, 0, 0, 0, _sym4944_operands_operands,0,0,0, 0,0,&_sym4943,0,{}, 0,0,0,0,0,1, },
// rdiv_z_gZ_Iu16    (1)
{ "rdiv_z_gZ_Iu16", 1, 3, 29, 64,  0x0, { 0x65000000,},_sym7276, "^ *(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),([^},[, ]+)$", 0, 2, 2, 0, 0, 0, _sym7275_operands_operands,0,0,0, 0,0,&_sym7274,0,{}, 0,0,0,0,0,1, },
};

// Instructions named 'rload'.
static struct adl_opcode _sym8534[] = {
  // rload    (0)
  { "rload", 1, 1, 3, 64,  0x0, { 0x60000000,},_sym3341, "$", 0, 0, 0, 0, 0, 0, 0,0,0,0, 0,0,&_sym3339,0,{}, 0,0,0,0,0,-1, },
};

// Instructions named 'rmac'.
static struct adl_opcode _sym8535[] = {
  // rmac    (0)
  { "rmac", 1, 1, 4, 64,  0x0, { 0x80000000,},_sym3177, "$", 0, 0, 0, 0, 0, 0, 0,0,0,0, 0,0,&_sym3175,0,{}, 0,0,0,0,0,-1, },
};

// Instructions named 'rmac.sau'.
static struct adl_opcode _sym8536[] = {
  // rmac_sau    (0)
  { "rmac_sau", 1, 1, 4, 64,  0x0, { 0x90000000,},_sym3180, "$", 0, 0, 0, 0, 0, 0, 0,0,0,0, 0,0,&_sym3178,0,{}, 0,0,0,0,0,-1, },
};

// Instructions named 'rmac.sau.uvp'.
static struct adl_opcode _sym8537[] = {
  // rmac_sau_uvp    (0)
  { "rmac_sau_uvp", 1, 0, 7, 64,  0x0, { 0 },_sym3380, "$", 0, 0, 0, 0, 0, 0, 0,_sym3379,1,0, 0,0,&_sym3376,0,{}, 0,0,0,0,0,-1, },
};

// Instructions named 'rmac.sau.uvp.vpnz'.
static struct adl_opcode _sym8538[] = {
  // rmac_sau_uvp_vpnz    (0)
  { "rmac_sau_uvp_vpnz", 1, 0, 7, 64,  0x0, { 0 },_sym3385, "$", 0, 0, 0, 0, 0, 0, 0,_sym3384,1,0, 0,0,&_sym3381,0,{}, 0,0,0,0,0,-1, },
};

// Instructions named 'rmac.sau.uvp.vpz'.
static struct adl_opcode _sym8539[] = {
  // rmac_sau_uvp_vpz    (0)
  { "rmac_sau_uvp_vpz", 1, 0, 7, 64,  0x0, { 0 },_sym3390, "$", 0, 0, 0, 0, 0, 0, 0,_sym3389,1,0, 0,0,&_sym3386,0,{}, 0,0,0,0,0,-1, },
};

// Instructions named 'rmac.sau.vpnz'.
static struct adl_opcode _sym8540[] = {
  // rmac_sau_vpnz    (0)
  { "rmac_sau_vpnz", 1, 0, 7, 64,  0x0, { 0 },_sym3398, "$", 0, 0, 0, 0, 0, 0, 0,_sym3397,1,0, 0,0,&_sym3394,0,{}, 0,0,0,0,0,-1, },
};

// Instructions named 'rmac.sau.vpz'.
static struct adl_opcode _sym8541[] = {
  // rmac_sau_vpz    (0)
  { "rmac_sau_vpz", 1, 0, 7, 64,  0x0, { 0 },_sym3403, "$", 0, 0, 0, 0, 0, 0, 0,_sym3402,1,0, 0,0,&_sym3399,0,{}, 0,0,0,0,0,-1, },
};

// Instructions named 'rmac.uvp'.
static struct adl_opcode _sym8542[] = {
  // rmac_uvp    (0)
  { "rmac_uvp", 1, 0, 7, 64,  0x0, { 0 },_sym3408, "$", 0, 0, 0, 0, 0, 0, 0,_sym3407,1,0, 0,0,&_sym3404,0,{}, 0,0,0,0,0,-1, },
};

// Instructions named 'rmac.uvp.vpnz'.
static struct adl_opcode _sym8543[] = {
  // rmac_uvp_vpnz    (0)
  { "rmac_uvp_vpnz", 1, 0, 7, 64,  0x0, { 0 },_sym3413, "$", 0, 0, 0, 0, 0, 0, 0,_sym3412,1,0, 0,0,&_sym3409,0,{}, 0,0,0,0,0,-1, },
};

// Instructions named 'rmac.uvp.vpz'.
static struct adl_opcode _sym8544[] = {
  // rmac_uvp_vpz    (0)
  { "rmac_uvp_vpz", 1, 0, 7, 64,  0x0, { 0 },_sym3418, "$", 0, 0, 0, 0, 0, 0, 0,_sym3417,1,0, 0,0,&_sym3414,0,{}, 0,0,0,0,0,-1, },
};

// Instructions named 'rmac.vpnz'.
static struct adl_opcode _sym8545[] = {
  // rmac_vpnz    (0)
  { "rmac_vpnz", 1, 0, 7, 64,  0x0, { 0 },_sym3426, "$", 0, 0, 0, 0, 0, 0, 0,_sym3425,1,0, 0,0,&_sym3422,0,{}, 0,0,0,0,0,-1, },
};

// Instructions named 'rmac.vpz'.
static struct adl_opcode _sym8546[] = {
  // rmac_vpz    (0)
  { "rmac_vpz", 1, 0, 7, 64,  0x0, { 0 },_sym3431, "$", 0, 0, 0, 0, 0, 0, 0,_sym3430,1,0, 0,0,&_sym3427,0,{}, 0,0,0,0,0,-1, },
};

// Instructions named 'rmac_sau_vp'.
static struct adl_opcode _sym8547[] = {
  // rmac_sau_vp    (0)
  { "rmac_sau_vp", 1, 1, 7, 64,  0x0, { 0x12000000,},_sym3393, "^ *([^} ,\t,]+)$", 0, 1, 2, 0, 0, 1, _sym3392_operands_operands,0,0,0, 0,0,&_sym3391,0,{}, 0,0,0,0,0,0, },
};

// Instructions named 'rmac_vp'.
static struct adl_opcode _sym8548[] = {
  // rmac_vp    (0)
  { "rmac_vp", 1, 1, 7, 64,  0x0, { 0x10000000,},_sym3421, "^ *([^} ,\t,]+)$", 0, 1, 2, 0, 0, 1, _sym3420_operands_operands,0,0,0, 0,0,&_sym3419,0,{}, 0,0,0,0,0,0, },
};

// Instructions named 'rmad'.
static struct adl_opcode _sym8549[] = {
  // rmad    (0)
  { "rmad", 1, 1, 4, 64,  0x0, { 0x40000000,},_sym3183, "$", 0, 0, 0, 0, 0, 0, 0,0,0,0, 0,0,&_sym3181,0,{}, 0,0,0,0,0,-1, },
};

// Instructions named 'rmad.sau'.
static struct adl_opcode _sym8550[] = {
  // rmad_sau_vp    (0)
  { "rmad_sau_vp", 1, 1, 7, 64,  0x0, { 0xa000000,},_sym3449, "^ *(\\.vpnz|\\.vpz|\\.uvp|\\.uvp\\.vpnz|\\.uvp\\.vpz)$", 0, 1, 1, 0, 1, 0, _sym3448_operands_operands,0,0,1, 0,0,&_sym3447,0,{}, 0,0,0,0,0,0, },
  // rmad_sau    (1)
  { "rmad_sau", 1, 1, 4, 64,  0x0, { 0x50000000,},_sym3186, "$", 0, 0, 0, 0, 0, 0, 0,0,0,0, 0,0,&_sym3184,0,{}, 0,0,0,0,0,-1, },
};

// Instructions named 'rmad.sau.uvp'.
static struct adl_opcode _sym8551[] = {
  // rmad_sau_uvp    (0)
  { "rmad_sau_uvp", 1, 0, 7, 64,  0x0, { 0 },_sym3436, "$", 0, 0, 0, 0, 0, 0, 0,_sym3435,1,0, 0,0,&_sym3432,0,{}, 0,0,0,0,0,-1, },
};

// Instructions named 'rmad.sau.uvp.vpnz'.
static struct adl_opcode _sym8552[] = {
  // rmad_sau_uvp_vpnz    (0)
  { "rmad_sau_uvp_vpnz", 1, 0, 7, 64,  0x0, { 0 },_sym3441, "$", 0, 0, 0, 0, 0, 0, 0,_sym3440,1,0, 0,0,&_sym3437,0,{}, 0,0,0,0,0,-1, },
};

// Instructions named 'rmad.sau.uvp.vpz'.
static struct adl_opcode _sym8553[] = {
  // rmad_sau_uvp_vpz    (0)
  { "rmad_sau_uvp_vpz", 1, 0, 7, 64,  0x0, { 0 },_sym3446, "$", 0, 0, 0, 0, 0, 0, 0,_sym3445,1,0, 0,0,&_sym3442,0,{}, 0,0,0,0,0,-1, },
};

// Instructions named 'rmad.sau.vpnz'.
static struct adl_opcode _sym8554[] = {
  // rmad_sau_vpnz    (0)
  { "rmad_sau_vpnz", 1, 0, 7, 64,  0x0, { 0 },_sym3454, "$", 0, 0, 0, 0, 0, 0, 0,_sym3453,1,0, 0,0,&_sym3450,0,{}, 0,0,0,0,0,-1, },
};

// Instructions named 'rmad.sau.vpz'.
static struct adl_opcode _sym8555[] = {
  // rmad_sau_vpz    (0)
  { "rmad_sau_vpz", 1, 0, 7, 64,  0x0, { 0 },_sym3459, "$", 0, 0, 0, 0, 0, 0, 0,_sym3458,1,0, 0,0,&_sym3455,0,{}, 0,0,0,0,0,-1, },
};

// Instructions named 'rmad.uvp'.
static struct adl_opcode _sym8556[] = {
  // rmad_uvp    (0)
  { "rmad_uvp", 1, 0, 7, 64,  0x0, { 0 },_sym3464, "$", 0, 0, 0, 0, 0, 0, 0,_sym3463,1,0, 0,0,&_sym3460,0,{}, 0,0,0,0,0,-1, },
};

// Instructions named 'rmad.uvp.vpnz'.
static struct adl_opcode _sym8557[] = {
  // rmad_uvp_vpnz    (0)
  { "rmad_uvp_vpnz", 1, 0, 7, 64,  0x0, { 0 },_sym3469, "$", 0, 0, 0, 0, 0, 0, 0,_sym3468,1,0, 0,0,&_sym3465,0,{}, 0,0,0,0,0,-1, },
};

// Instructions named 'rmad.uvp.vpz'.
static struct adl_opcode _sym8558[] = {
  // rmad_uvp_vpz    (0)
  { "rmad_uvp_vpz", 1, 0, 7, 64,  0x0, { 0 },_sym3474, "$", 0, 0, 0, 0, 0, 0, 0,_sym3473,1,0, 0,0,&_sym3470,0,{}, 0,0,0,0,0,-1, },
};

// Instructions named 'rmad.vpnz'.
static struct adl_opcode _sym8559[] = {
  // rmad_vpnz    (0)
  { "rmad_vpnz", 1, 0, 7, 64,  0x0, { 0 },_sym3482, "$", 0, 0, 0, 0, 0, 0, 0,_sym3481,1,0, 0,0,&_sym3478,0,{}, 0,0,0,0,0,-1, },
};

// Instructions named 'rmad.vpz'.
static struct adl_opcode _sym8560[] = {
  // rmad_vpz    (0)
  { "rmad_vpz", 1, 0, 7, 64,  0x0, { 0 },_sym3487, "$", 0, 0, 0, 0, 0, 0, 0,_sym3486,1,0, 0,0,&_sym3483,0,{}, 0,0,0,0,0,-1, },
};

// Instructions named 'rmad_vp'.
static struct adl_opcode _sym8561[] = {
  // rmad_vp    (0)
  { "rmad_vp", 1, 1, 7, 64,  0x0, { 0x8000000,},_sym3477, "^ *([^} ,\t,]+)$", 0, 1, 2, 0, 0, 1, _sym3476_operands_operands,0,0,0, 0,0,&_sym3475,0,{}, 0,0,0,0,0,0, },
};

// Instructions named 'rmod'.
static struct adl_opcode _sym8562[] = {
  // rmod_s_gZ_Is16_rmod    (0)
  { "rmod_s_gZ_Is16_rmod", 1, 0, 29, 64,  0x0, { 0 },_sym4958, "^ *(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),([^},[, ]+)$", 0, 2, 2, 0, 0, 0, _sym4956_operands_operands,_sym4957,1,0, 0,0,&_sym4954,0,{}, 0,0,0,0,0,2, },
// rmod_z_gZ_Iu16_rmod    (1)
{ "rmod_z_gZ_Iu16_rmod", 1, 0, 29, 64,  0x0, { 0 },_sym4966, "^ *(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),([^},[, ]+)$", 0, 2, 2, 0, 0, 0, _sym4964_operands_operands,_sym4965,1,0, 0,0,&_sym4962,0,{}, 0,0,0,0,0,3, },
// rmod_s_gZ_Is16_rmod    (2)
{ "rmod_s_gZ_Is16_rmod", 1, 0, 29, 64,  0x0, { 0 },_sym7289, "^ *(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),([^},[, ]+)$", 0, 2, 2, 0, 0, 0, _sym7287_operands_operands,_sym7288,1,0, 0,0,&_sym7285,0,{}, 0,0,0,0,0,2, },
// rmod_z_gZ_Iu16_rmod    (3)
{ "rmod_z_gZ_Iu16_rmod", 1, 0, 29, 64,  0x0, { 0 },_sym7297, "^ *(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),([^},[, ]+)$", 0, 2, 2, 0, 0, 0, _sym7295_operands_operands,_sym7296,1,0, 0,0,&_sym7293,0,{}, 0,0,0,0,0,3, },
};

// Instructions named 'rmod.s'.
static struct adl_opcode _sym8563[] = {
  // rmod_s_gZ_Is16    (0)
  { "rmod_s_gZ_Is16", 1, 3, 29, 64,  0x0, { 0x66800000,},_sym4953, "^ *(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),([^},[, ]+)$", 0, 2, 2, 0, 0, 0, _sym4952_operands_operands,0,0,0, 0,0,&_sym4951,0,{}, 0,0,0,0,0,1, },
// rmod_s_gZ_Is16    (1)
{ "rmod_s_gZ_Is16", 1, 3, 29, 64,  0x0, { 0x66800000,},_sym7284, "^ *(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),([^},[, ]+)$", 0, 2, 2, 0, 0, 0, _sym7283_operands_operands,0,0,0, 0,0,&_sym7282,0,{}, 0,0,0,0,0,1, },
};

// Instructions named 'rmod.z'.
static struct adl_opcode _sym8564[] = {
  // rmod_z_gZ_Iu16    (0)
  { "rmod_z_gZ_Iu16", 1, 3, 29, 64,  0x0, { 0x66000000,},_sym4961, "^ *(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),([^},[, ]+)$", 0, 2, 2, 0, 0, 0, _sym4960_operands_operands,0,0,0, 0,0,&_sym4959,0,{}, 0,0,0,0,0,1, },
// rmod_z_gZ_Iu16    (1)
{ "rmod_z_gZ_Iu16", 1, 3, 29, 64,  0x0, { 0x66000000,},_sym7292, "^ *(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),([^},[, ]+)$", 0, 2, 2, 0, 0, 0, _sym7291_operands_operands,0,0,0, 0,0,&_sym7290,0,{}, 0,0,0,0,0,1, },
};

// Instructions named 'rol'.
static struct adl_opcode _sym8565[] = {
  // rol    (0)
  { "rol", 1, 1, 1, 64,  0x0, { 0x80000000,},_sym2993, "$", 0, 0, 0, 0, 0, 0, 0,0,0,0, 0,0,&_sym2991,0,{}, 0,0,0,0,0,-1, },
};

// Instructions named 'rol_nop'.
static struct adl_opcode _sym8566[] = {
  // rol_nop    (0)
  { "rol_nop", 1, 1, 1, 64,  0x0, { },_sym2996, "$", 0, 0, 0, 0, 0, 0, 0,0,0,0, 0,0,&_sym2994,0,{}, 0,0,0,0,0,-1, },
};

// Instructions named 'ror'.
static struct adl_opcode _sym8567[] = {
  // ror    (0)
  { "ror", 1, 1, 1, 64,  0x0, { 0x80000000,},_sym2987, "$", 0, 0, 0, 0, 0, 0, 0,0,0,0, 0,0,&_sym2985,0,{}, 0,0,0,0,0,-1, },
};

// Instructions named 'ror_nop'.
static struct adl_opcode _sym8568[] = {
  // ror_nop    (0)
  { "ror_nop", 1, 1, 1, 64,  0x0, { },_sym2990, "$", 0, 0, 0, 0, 0, 0, 0,0,0,0, 0,0,&_sym2988,0,{}, 0,0,0,0,0,-1, },
};

// Instructions named 'rotl'.
static struct adl_opcode _sym8569[] = {
  // rotl_cc_gZ_gX_gY    (0)
  { "rotl_cc_gZ_gX_gY", 1, 3, 29, 64,  0x0, { 0x36040000,},_sym4969, "^ *(\\.al|\\.cs|\\.lo|\\.vs|\\.hi|\\.eq|\\.clr|\\.ge|\\.gt|\\.pl|\\.mi|\\.le|\\.lt|\\.ne|\\.set|\\.ls|\\.vc|\\.cc|\\.hs|\\.nv|\\.xc|) (g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11)$", 0, 4, 4, 0, 1, 0, _sym4968_operands_operands,0,0,1, 0,0,&_sym4967,0,{}, 0,0,0,0,0,1, },
  // rotl_cc_gZ_gX_gY    (1)
  { "rotl_cc_gZ_gX_gY", 1, 3, 29, 64,  0x0, { 0x36040000,},_sym7300, "^ *(\\.al|\\.cs|\\.lo|\\.vs|\\.hi|\\.eq|\\.clr|\\.ge|\\.gt|\\.pl|\\.mi|\\.le|\\.lt|\\.ne|\\.set|\\.ls|\\.vc|\\.cc|\\.hs|\\.nv|\\.xc|) (g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11)$", 0, 4, 4, 0, 1, 0, _sym7299_operands_operands,0,0,1, 0,0,&_sym7298,0,{}, 0,0,0,0,0,1, },
  // rotl_gX_gY_Iu5    (2)
  { "rotl_gX_gY_Iu5", 1, 3, 29, 64,  0x0, { 0x1a40000,},_sym4972, "^ *(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),([^},[,, ]+)$", 0, 3, 3, 0, 0, 0, _sym4971_operands_operands,0,0,0, 0,0,&_sym4970,0,{}, 0,0,0,0,0,3, },
// rotl_gX_gY_Iu5    (3)
{ "rotl_gX_gY_Iu5", 1, 3, 29, 64,  0x0, { 0x1a40000,},_sym7303, "^ *(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),([^},[,, ]+)$", 0, 3, 3, 0, 0, 0, _sym7302_operands_operands,0,0,0, 0,0,&_sym7301,0,{}, 0,0,0,0,0,3, },
};

// Instructions named 'rotr'.
static struct adl_opcode _sym8570[] = {
  // rotr_cc_gZ_gX_gY    (0)
  { "rotr_cc_gZ_gX_gY", 1, 3, 29, 64,  0x0, { 0x33040000,},_sym4975, "^ *(\\.al|\\.cs|\\.lo|\\.vs|\\.hi|\\.eq|\\.clr|\\.ge|\\.gt|\\.pl|\\.mi|\\.le|\\.lt|\\.ne|\\.set|\\.ls|\\.vc|\\.cc|\\.hs|\\.nv|\\.xc|) (g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11)$", 0, 4, 4, 0, 1, 0, _sym4974_operands_operands,0,0,1, 0,0,&_sym4973,0,{}, 0,0,0,0,0,1, },
  // rotr_cc_gZ_gX_gY    (1)
  { "rotr_cc_gZ_gX_gY", 1, 3, 29, 64,  0x0, { 0x33040000,},_sym7306, "^ *(\\.al|\\.cs|\\.lo|\\.vs|\\.hi|\\.eq|\\.clr|\\.ge|\\.gt|\\.pl|\\.mi|\\.le|\\.lt|\\.ne|\\.set|\\.ls|\\.vc|\\.cc|\\.hs|\\.nv|\\.xc|) (g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11)$", 0, 4, 4, 0, 1, 0, _sym7305_operands_operands,0,0,1, 0,0,&_sym7304,0,{}, 0,0,0,0,0,1, },
  // rotr_gX_gY_Iu5    (2)
  { "rotr_gX_gY_Iu5", 1, 3, 29, 64,  0x0, { 0x1840000,},_sym4978, "^ *(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),([^},[,, ]+)$", 0, 3, 3, 0, 0, 0, _sym4977_operands_operands,0,0,0, 0,0,&_sym4976,0,{}, 0,0,0,0,0,3, },
// rotr_gX_gY_Iu5    (3)
{ "rotr_gX_gY_Iu5", 1, 3, 29, 64,  0x0, { 0x1840000,},_sym7309, "^ *(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),([^},[,, ]+)$", 0, 3, 3, 0, 0, 0, _sym7308_operands_operands,0,0,0, 0,0,&_sym7307,0,{}, 0,0,0,0,0,3, },
};

// Instructions named 'rprod'.
static struct adl_opcode _sym8571[] = {
  // rprod    (0)
  { "rprod", 1, 1, 3, 64,  0x0, { 0x20000000,},_sym3344, "$", 0, 0, 0, 0, 0, 0, 0,0,0,0, 0,0,&_sym3342,0,{}, 0,0,0,0,0,-1, },
};

// Instructions named 'rrt'.
static struct adl_opcode _sym8572[] = {
  // rrt_cos_acos_lutsel_rrt    (0)
  { "rrt_cos_acos_lutsel_rrt", 1, 0, 3, 64,  0x0, { 0 },_sym3304, "$", 0, 0, 0, 0, 0, 0, 0,_sym3303,1,0, 0,0,&_sym3300,0,{}, 0,0,0,0,0,-1, },
};

// Instructions named 'rrt_cos_acos_lutsel'.
static struct adl_opcode _sym8573[] = {
  // rrt_cos_acos_lutsel    (0)
  { "rrt_cos_acos_lutsel", 1, 1, 3, 64,  0x0, { 0x40000000,},_sym3279, "$", 0, 0, 0, 0, 0, 0, 0,0,0,0, 0,0,&_sym3277,0,{}, 0,0,0,0,0,-1, },
};

// Instructions named 'rsub'.
static struct adl_opcode _sym8574[] = {
  // rsub_s_gZ_Is16_rsub    (0)
  { "rsub_s_gZ_Is16_rsub", 1, 0, 29, 64,  0x0, { 0 },_sym4986, "^ *(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),([^},[, ]+)$", 0, 2, 2, 0, 0, 0, _sym4984_operands_operands,_sym4985,1,0, 0,0,&_sym4982,0,{}, 0,0,0,0,0,2, },
// rsub_z_gZ_Iu16_rsub    (1)
{ "rsub_z_gZ_Iu16_rsub", 1, 0, 29, 64,  0x0, { 0 },_sym4994, "^ *(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|sp),([^},[, ]+)$", 0, 2, 2, 0, 0, 0, _sym4992_operands_operands,_sym4993,1,0, 0,0,&_sym4990,0,{}, 0,0,0,0,0,3, },
// rsub_s_gZ_Is16_rsub    (2)
{ "rsub_s_gZ_Is16_rsub", 1, 0, 29, 64,  0x0, { 0 },_sym7317, "^ *(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),([^},[, ]+)$", 0, 2, 2, 0, 0, 0, _sym7315_operands_operands,_sym7316,1,0, 0,0,&_sym7313,0,{}, 0,0,0,0,0,2, },
// rsub_z_gZ_Iu16_rsub    (3)
{ "rsub_z_gZ_Iu16_rsub", 1, 0, 29, 64,  0x0, { 0 },_sym7325, "^ *(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|sp),([^},[, ]+)$", 0, 2, 2, 0, 0, 0, _sym7323_operands_operands,_sym7324,1,0, 0,0,&_sym7321,0,{}, 0,0,0,0,0,3, },
};

// Instructions named 'rsub.s'.
static struct adl_opcode _sym8575[] = {
  // rsub_s_gZ_Is16    (0)
  { "rsub_s_gZ_Is16", 1, 3, 29, 64,  0x0, { 0x67800000,},_sym4981, "^ *(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),([^},[, ]+)$", 0, 2, 2, 0, 0, 0, _sym4980_operands_operands,0,0,0, 0,0,&_sym4979,0,{}, 0,0,0,0,0,1, },
// rsub_s_gZ_Is16    (1)
{ "rsub_s_gZ_Is16", 1, 3, 29, 64,  0x0, { 0x67800000,},_sym7312, "^ *(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),([^},[, ]+)$", 0, 2, 2, 0, 0, 0, _sym7311_operands_operands,0,0,0, 0,0,&_sym7310,0,{}, 0,0,0,0,0,1, },
};

// Instructions named 'rsub.z'.
static struct adl_opcode _sym8576[] = {
  // rsub_z_gZ_Iu16    (0)
  { "rsub_z_gZ_Iu16", 1, 3, 29, 64,  0x0, { 0x67000000,},_sym4989, "^ *(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|sp),([^},[, ]+)$", 0, 2, 2, 0, 0, 0, _sym4988_operands_operands,0,0,0, 0,0,&_sym4987,0,{}, 0,0,0,0,0,1, },
// rsub_z_gZ_Iu16    (1)
{ "rsub_z_gZ_Iu16", 1, 3, 29, 64,  0x0, { 0x67000000,},_sym7320, "^ *(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|sp),([^},[, ]+)$", 0, 2, 2, 0, 0, 0, _sym7319_operands_operands,0,0,0, 0,0,&_sym7318,0,{}, 0,0,0,0,0,1, },
};

// Instructions named 'rsum'.
static struct adl_opcode _sym8577[] = {
  // rsum    (0)
  { "rsum", 1, 1, 3, 64,  0x0, { },_sym3347, "$", 0, 0, 0, 0, 0, 0, 0,0,0,0, 0,0,&_sym3345,0,{}, 0,0,0,0,0,-1, },
};

// Instructions named 'rts'.
static struct adl_opcode _sym8578[] = {
  // rts    (0)
  { "rts", 1, 1, 2, 64,  0x0, { 0x40000000,},_sym1485, "$", 0, 0, 0, 0, 0, 0, 0,0,0,0, 0,0,&_sym1483,0,{}, 0,0,0,0,0,-1, },
};

// Instructions named 'sau_nop'.
static struct adl_opcode _sym8579[] = {
  // sau_nop    (0)
  { "sau_nop", 1, 1, 3, 64,  0x0, { },_sym3312, "$", 0, 0, 0, 0, 0, 0, 0,0,0,0, 0,0,&_sym3310,0,{}, 0,0,0,0,0,-1, },
};

// Instructions named 'sel'.
static struct adl_opcode _sym8580[] = {
  // rrt_cos_acos_lutsel_sel    (0)
  { "rrt_cos_acos_lutsel_sel", 1, 0, 3, 64,  0x0, { 0 },_sym3309, "$", 0, 0, 0, 0, 0, 0, 0,_sym3308,1,0, 0,0,&_sym3305,0,{}, 0,0,0,0,0,-1, },
};

// Instructions named 'set.br'.
static struct adl_opcode _sym8581[] = {
  // set_br_fft_size    (0)
  { "set_br_fft_size", 1, 2, 19, 64,  0x0, { 0xa0000000,},_sym746, "^ *(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19),([^},[, ]+)$", 0, 2, 2, 0, 0, 0, _sym745_operands_operands,0,0,0, 0,0,&_sym744,0,{}, 0,0,0,0,0,0, },
};

// Instructions named 'set.cgu'.
static struct adl_opcode _sym8582[] = {
  // set_cgu    (0)
  { "set_cgu", 1, 2, 17, 64,  0x0, { 0x8000000,},_sym1420, "^ *([^},[ ]+)$", 0, 1, 1, 0, 0, 0, _sym1419_operands_operands,0,0,0, 0,0,&_sym1418,0,{}, 0,0,0,0,0,0, },
};

// Instructions named 'set.creg'.
static struct adl_opcode _sym8583[] = {
  // setB_creg_creg_Iu4_opB    (0)
  { "setB_creg_creg_Iu4_opB", 1, 0, 17, 64,  0x0, { 0 },_sym1277, "^ *([^},[, ]+),([^},[, ]+)$", 0, 2, 2, 0, 0, 0, _sym1275_operands_operands,_sym1276,1,0, 0,0,&_sym1273,0,{}, 0,0,0,0,0,2, },
// set_creg_creg_Iu4_opS    (1)
{ "set_creg_creg_Iu4_opS", 1, 0, 29, 64,  0x0, { 0 },_sym5003, "^ *([^},[, ]+),([^},[, ]+)$", 0, 2, 2, 0, 0, 0, _sym5001_operands_operands,_sym5002,1,0, 0,0,&_sym4999,0,{}, 0,0,0,0,0,2, },
// set_creg_creg_Iu4_opS    (2)
{ "set_creg_creg_Iu4_opS", 1, 0, 29, 64,  0x0, { 0 },_sym7334, "^ *([^},[, ]+),([^},[, ]+)$", 0, 2, 2, 0, 0, 0, _sym7332_operands_operands,_sym7333,1,0, 0,0,&_sym7330,0,{}, 0,0,0,0,0,2, },
};

// Instructions named 'set.loop'.
static struct adl_opcode _sym8584[] = {
  // set_loop_agX    (0)
  { "set_loop_agX", 1, 2, 17, 64,  0x0, { 0x2c000000,},_sym1430, "^ *(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)$", 0, 1, 1, 0, 0, 0, _sym1429_operands_operands,0,0,0, 0,0,&_sym1428,0,{}, 0,0,0,0,0,-1, },
  // set_loop_aX_INSTR_set_loop_asX_Lb_Le    (1)
  { "set_loop_aX_INSTR_set_loop_asX_Lb_Le", 1, 0, 36, 64,  0x0, { 0 },_sym2177, "^ *(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19),([^},[,, ]+),([^},[,, ]+)$", 0, 3, 3, 0, 0, 0, _sym2175_operands_operands,_sym2176,1,0, 0,0,&_sym2172,0,{}, 0,0,0,0,0,1, },
// set_loop_agX_INSTR_syn    (2)
{ "set_loop_agX_INSTR_syn", 1, 0, 36, 64,  0x0, { 0 },_sym2184, "^ *(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19),([^},[, ]+)$", 0, 2, 2, 0, 0, 0, _sym2182_operands_operands,_sym2183,1,0, 0,0,&_sym2179,0,{}, 0,0,0,0,0,2, },
// set_loop_ITER_INSTR_set_loop_I_Lb_Le    (3)
{ "set_loop_ITER_INSTR_set_loop_I_Lb_Le", 1, 0, 36, 64,  0x0, { 0 },_sym2163, "^ *([^},[,, ]+),([^},[,, ]+),([^},[,, ]+)$", 0, 3, 3, 0, 0, 0, _sym2161_operands_operands,_sym2162,1,0, 0,0,&_sym2157,0,{}, 0,0,0,0,0,3, },
// set_loop_ITER_INSTR_syn    (4)
{ "set_loop_ITER_INSTR_syn", 1, 0, 36, 64,  0x0, { 0 },_sym2170, "^ *([^},[, ]+),([^},[, ]+)$", 0, 2, 2, 0, 0, 0, _sym2168_operands_operands,_sym2169,1,0, 0,0,&_sym2164,0,{}, 0,0,0,0,0,4, },
// setC_loop_ITER_set    (5)
{ "setC_loop_ITER_set", 1, 0, 36, 64,  0x0, { 0 },_sym2125, "^ *([^},[ ]+)$", 0, 1, 1, 0, 0, 0, _sym2123_operands_operands,_sym2124,1,0, 0,0,&_sym2120,0,{}, 0,0,0,0,0,5, },
};

// Instructions named 'set.lut'.
static struct adl_opcode _sym8585[] = {
  // set_lut_Iu2    (0)
  { "set_lut_Iu2", 1, 2, 17, 64,  0x0, { 0x66000000,},_sym1433, "^ *([^},[ ]+)$", 0, 1, 1, 0, 0, 0, _sym1432_operands_operands,0,0,0, 0,0,&_sym1431,0,{}, 0,0,0,0,0,0, },
};

// Instructions named 'set.nco'.
static struct adl_opcode _sym8586[] = {
  // set_nco_Iu16_Is32    (0)
  { "set_nco_Iu16_Is32", 1, 0, 58, 64,  0x0, { 0 },_sym2839, "^ *(normal|singles|radix2),([^},[,, ]+),([^},[,, ]+)$", 0, 3, 3, 0, 0, 0, _sym2837_operands_operands,_sym2838,1,0, 0,0,&_sym2833,0,{}, 0,0,0,0,0,0, },
};

// Instructions named 'set.prec'.
static struct adl_opcode _sym8587[] = {
  // set_prec    (0)
  { "set_prec", 1, 2, 17, 64,  0x0, { 0x4000000,},_sym1436, "^ *(half_fixed|half|single|double),(half_fixed|half|single|double),(half_fixed|half|single|double),(padd|f24|single|double|paddF24|paddSingle),(half_fixed|half|single|double)$", 0, 5, 5, 0, 0, 0, _sym1435_operands_operands,0,0,0, 0,0,&_sym1434,0,{}, 0,0,0,0,0,0, },
};

// Instructions named 'set.range'.
static struct adl_opcode _sym8588[] = {
  // set_range_aZ_agX_gY    (0)
  { "set_range_aZ_agX_gY", 1, 4, 36, 64,  0x0, { 0x0,0x44000000,},_sym2190, "^ *(a0|a1|a2|a3),(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19),(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11)$", 0, 3, 3, 0, 0, 0, _sym2189_operands_operands,0,0,0, 0,0,&_sym2188,0,{}, 0,0,0,0,0,-1, },
  // set_range_aY_agX_I    (1)
  { "set_range_aY_agX_I", 1, 4, 36, 64,  0x0, { 0x0,0x40000000,},_sym2187, "^ *(a0|a1|a2|a3),(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19),([^},[,, ]+)$", 0, 3, 3, 0, 0, 0, _sym2186_operands_operands,0,0,0, 0,0,&_sym2185,0,{}, 0,0,0,0,0,1, },
};

// Instructions named 'set.rot'.
static struct adl_opcode _sym8589[] = {
  // set_rot_lt_mode_rt_mode    (0)
  { "set_rot_lt_mode_rt_mode", 1, 2, 17, 64,  0x0, { 0x34000000,},_sym1439, "^ *(R4l1|R4l2|R4l4|R4l8|R5l1|R5l2|R5l4|R5l8|R4R5l1|R4R5R6l1|R4R5l2|R4R5R6l2|R4R5l4|R4R5R6l4|R4R5l8|R4R5R6l8|R6l1|R6l2|R6l4|R6l8|R7l1|R7l2|R7l4|R7l8|R6R7l1|R4R5R7l1|R6R7l2|R4R5R7l2|R6R7l4|R4R5R7l4|R6R7l8|R4R5R7l8),(R0r1|R0r2|R0r4|R0r8|R0rND1|R0rND4|R0rND2|R1r1|R1r2|R1r4|R1r8|R1rND1|R1rND4|R1rND2|R0R1r1|R0R1R2r1|R0R1r2|R0R1R2r2|R0R1r4|R0R1R2r4|R0R1r8|R0R1R2r8|R0R1rND1|R0R1rND4|R0R1rND2|R2r1|R2r2|R2r4|R2r8|R2rND1|R2rND4|R2rND2|R3r1|R3r2|R3r4|R3r8|R3rND1|R3rND4|R3rND2|R2R3r1|R0R1R3r1|R2R3r2|R0R1R3r2|R2R3r4|R0R1R3r4|R2R3r8|R0R1R3r8|R2R3rND1|R2R3rND4|R2R3rND2)$", 0, 2, 2, 0, 0, 0, _sym1438_operands_operands,0,0,0, 0,0,&_sym1437,0,{}, 0,0,0,0,0,0, },
  // set_rot_lt_mode_rt_mode_rt_lt    (1)
  { "set_rot_lt_mode_rt_mode_rt_lt", 1, 0, 17, 64,  0x0, { 0 },_sym1454, "^ *(R0r1|R0r2|R0r4|R0r8|R0rND1|R0rND4|R0rND2|R1r1|R1r2|R1r4|R1r8|R1rND1|R1rND4|R1rND2|R0R1r1|R0R1R2r1|R0R1r2|R0R1R2r2|R0R1r4|R0R1R2r4|R0R1r8|R0R1R2r8|R0R1rND1|R0R1rND4|R0R1rND2|R2r1|R2r2|R2r4|R2r8|R2rND1|R2rND4|R2rND2|R3r1|R3r2|R3r4|R3r8|R3rND1|R3rND4|R3rND2|R2R3r1|R0R1R3r1|R2R3r2|R0R1R3r2|R2R3r4|R0R1R3r4|R2R3r8|R0R1R3r8|R2R3rND1|R2R3rND4|R2R3rND2),(R4l1|R4l2|R4l4|R4l8|R5l1|R5l2|R5l4|R5l8|R4R5l1|R4R5R6l1|R4R5l2|R4R5R6l2|R4R5l4|R4R5R6l4|R4R5l8|R4R5R6l8|R6l1|R6l2|R6l4|R6l8|R7l1|R7l2|R7l4|R7l8|R6R7l1|R4R5R7l1|R6R7l2|R4R5R7l2|R6R7l4|R4R5R7l4|R6R7l8|R4R5R7l8)$", 0, 2, 2, 0, 0, 0, _sym1452_operands_operands,_sym1453,1,0, 0,0,&_sym1450,0,{}, 0,0,0,0,0,1, },
  // set_rot_lt_mode_rt_mode_lt    (2)
  { "set_rot_lt_mode_rt_mode_lt", 1, 0, 17, 64,  0x0, { 0 },_sym1444, "^ *(R4l1|R4l2|R4l4|R4l8|R5l1|R5l2|R5l4|R5l8|R4R5l1|R4R5R6l1|R4R5l2|R4R5R6l2|R4R5l4|R4R5R6l4|R4R5l8|R4R5R6l8|R6l1|R6l2|R6l4|R6l8|R7l1|R7l2|R7l4|R7l8|R6R7l1|R4R5R7l1|R6R7l2|R4R5R7l2|R6R7l4|R4R5R7l4|R6R7l8|R4R5R7l8)$", 0, 1, 1, 0, 0, 0, _sym1442_operands_operands,_sym1443,1,0, 0,0,&_sym1440,0,{}, 0,0,0,0,0,2, },
  // set_rot_lt_mode_rt_mode_rt    (3)
  { "set_rot_lt_mode_rt_mode_rt", 1, 0, 17, 64,  0x0, { 0 },_sym1449, "^ *(R0r1|R0r2|R0r4|R0r8|R0rND1|R0rND4|R0rND2|R1r1|R1r2|R1r4|R1r8|R1rND1|R1rND4|R1rND2|R0R1r1|R0R1R2r1|R0R1r2|R0R1R2r2|R0R1r4|R0R1R2r4|R0R1r8|R0R1R2r8|R0R1rND1|R0R1rND4|R0R1rND2|R2r1|R2r2|R2r4|R2r8|R2rND1|R2rND4|R2rND2|R3r1|R3r2|R3r4|R3r8|R3rND1|R3rND4|R3rND2|R2R3r1|R0R1R3r1|R2R3r2|R0R1R3r2|R2R3r4|R0R1R3r4|R2R3r8|R0R1R3r8|R2R3rND1|R2R3rND4|R2R3rND2)$", 0, 1, 1, 0, 0, 0, _sym1447_operands_operands,_sym1448,1,0, 0,0,&_sym1445,0,{}, 0,0,0,0,0,3, },
};

// Instructions named 'set.smode'.
static struct adl_opcode _sym8590[] = {
  // set_Smode_conj_sign    (0)
  { "set_Smode_conj_sign", 1, 2, 17, 64,  0x0, { 0xa0000000,},_sym1417, "^ *(S0conj|),(S0chs|),(S0nop|S0hlinecplx|S0hword|S0i1r1i1r1|S0i1i1r1r1|S0straight|S0real1|S0fft4|S0zeros|S0fft5|S0group2nr|S0fftn|S0group2nc|S0fft3|S0word|S0fft2|S0fft1|S0abs|S0cplx1),(S1nop|S1hlinecplx|S1i2i1r2r1|S1qline|S1straight|S1cplx1|S1real1|S1r2c|S1r2c_conj|S1real_conj|S1nco|S1r2c_im0|S1cplx_conj|S1r2c_re0|S1cgu_hlinecplx|S1cgu_i2i1r2r1|S1cgu_straight|S1zeros|S1interp2nr|S1interp2nc|S1cgu_r2c_im0|S1cgu_r2c_re0),(S2nop|S2hlinecplx|S2real1|S2fft4|S2zeros|S2fft5|S2i1r1i1r1|S2fftn|S2i1i2r1r2|S2fft3|S2cplx1|S2fft2|S2straight|S2fft1)$", 0, 5, 5, 0, 0, 0, _sym1416_operands_operands,0,0,0, 0,0,&_sym1415,0,{}, 0,0,0,0,0,0, },
  // set_Smode_10_opB    (1)
  { "set_Smode_10_opB", 1, 0, 17, 64,  0x0, { 0 },_sym1329, "^ *(S0conj|),(S0chs|),(S0nop|S0hlinecplx|S0hword|S0i1r1i1r1|S0i1i1r1r1|S0straight|S0real1|S0fft4|S0zeros|S0fft5|S0group2nr|S0fftn|S0group2nc|S0fft3|S0word|S0fft2|S0fft1|S0abs|S0cplx1),(S1nop|S1hlinecplx|S1i2i1r2r1|S1qline|S1straight|S1cplx1|S1real1|S1r2c|S1r2c_conj|S1real_conj|S1nco|S1r2c_im0|S1cplx_conj|S1r2c_re0|S1cgu_hlinecplx|S1cgu_i2i1r2r1|S1cgu_straight|S1zeros|S1interp2nr|S1interp2nc|S1cgu_r2c_im0|S1cgu_r2c_re0)$", 0, 4, 4, 0, 0, 0, _sym1327_operands_operands,_sym1328,1,0, 0,0,&_sym1325,0,{}, 0,0,0,0,0,1, },
  // set_Smode_14_opB    (2)
  { "set_Smode_14_opB", 1, 0, 17, 64,  0x0, { 0 },_sym1349, "^ *(S0conj|),(S0chs|),(S0nop|S0hlinecplx|S0hword|S0i1r1i1r1|S0i1i1r1r1|S0straight|S0real1|S0fft4|S0zeros|S0fft5|S0group2nr|S0fftn|S0group2nc|S0fft3|S0word|S0fft2|S0fft1|S0abs|S0cplx1),(S2nop|S2hlinecplx|S2real1|S2fft4|S2zeros|S2fft5|S2i1r1i1r1|S2fftn|S2i1i2r1r2|S2fft3|S2cplx1|S2fft2|S2straight|S2fft1)$", 0, 4, 4, 0, 0, 0, _sym1347_operands_operands,_sym1348,1,0, 0,0,&_sym1345,0,{}, 0,0,0,0,0,2, },
  // set_Smode_17_opB    (3)
  { "set_Smode_17_opB", 1, 0, 17, 64,  0x0, { 0 },_sym1364, "^ *(S0conj|),(S0nop|S0hlinecplx|S0hword|S0i1r1i1r1|S0i1i1r1r1|S0straight|S0real1|S0fft4|S0zeros|S0fft5|S0group2nr|S0fftn|S0group2nc|S0fft3|S0word|S0fft2|S0fft1|S0abs|S0cplx1),(S1nop|S1hlinecplx|S1i2i1r2r1|S1qline|S1straight|S1cplx1|S1real1|S1r2c|S1r2c_conj|S1real_conj|S1nco|S1r2c_im0|S1cplx_conj|S1r2c_re0|S1cgu_hlinecplx|S1cgu_i2i1r2r1|S1cgu_straight|S1zeros|S1interp2nr|S1interp2nc|S1cgu_r2c_im0|S1cgu_r2c_re0),(S2nop|S2hlinecplx|S2real1|S2fft4|S2zeros|S2fft5|S2i1r1i1r1|S2fftn|S2i1i2r1r2|S2fft3|S2cplx1|S2fft2|S2straight|S2fft1)$", 0, 4, 4, 0, 0, 0, _sym1362_operands_operands,_sym1363,1,0, 0,0,&_sym1360,0,{}, 0,0,0,0,0,3, },
  // set_Smode_18_opB    (4)
  { "set_Smode_18_opB", 1, 0, 17, 64,  0x0, { 0 },_sym1369, "^ *(S0chs|),(S0nop|S0hlinecplx|S0hword|S0i1r1i1r1|S0i1i1r1r1|S0straight|S0real1|S0fft4|S0zeros|S0fft5|S0group2nr|S0fftn|S0group2nc|S0fft3|S0word|S0fft2|S0fft1|S0abs|S0cplx1),(S1nop|S1hlinecplx|S1i2i1r2r1|S1qline|S1straight|S1cplx1|S1real1|S1r2c|S1r2c_conj|S1real_conj|S1nco|S1r2c_im0|S1cplx_conj|S1r2c_re0|S1cgu_hlinecplx|S1cgu_i2i1r2r1|S1cgu_straight|S1zeros|S1interp2nr|S1interp2nc|S1cgu_r2c_im0|S1cgu_r2c_re0),(S2nop|S2hlinecplx|S2real1|S2fft4|S2zeros|S2fft5|S2i1r1i1r1|S2fftn|S2i1i2r1r2|S2fft3|S2cplx1|S2fft2|S2straight|S2fft1)$", 0, 4, 4, 0, 0, 0, _sym1367_operands_operands,_sym1368,1,0, 0,0,&_sym1365,0,{}, 0,0,0,0,0,4, },
  // set_Smode_12_opB    (5)
  { "set_Smode_12_opB", 1, 0, 17, 64,  0x0, { 0 },_sym1339, "^ *(S0conj|),(S0nop|S0hlinecplx|S0hword|S0i1r1i1r1|S0i1i1r1r1|S0straight|S0real1|S0fft4|S0zeros|S0fft5|S0group2nr|S0fftn|S0group2nc|S0fft3|S0word|S0fft2|S0fft1|S0abs|S0cplx1),(S2nop|S2hlinecplx|S2real1|S2fft4|S2zeros|S2fft5|S2i1r1i1r1|S2fftn|S2i1i2r1r2|S2fft3|S2cplx1|S2fft2|S2straight|S2fft1)$", 0, 3, 3, 0, 0, 0, _sym1337_operands_operands,_sym1338,1,0, 0,0,&_sym1335,0,{}, 0,0,0,0,0,5, },
  // set_Smode_13_opB    (6)
  { "set_Smode_13_opB", 1, 0, 17, 64,  0x0, { 0 },_sym1344, "^ *(S0chs|),(S0nop|S0hlinecplx|S0hword|S0i1r1i1r1|S0i1i1r1r1|S0straight|S0real1|S0fft4|S0zeros|S0fft5|S0group2nr|S0fftn|S0group2nc|S0fft3|S0word|S0fft2|S0fft1|S0abs|S0cplx1),(S2nop|S2hlinecplx|S2real1|S2fft4|S2zeros|S2fft5|S2i1r1i1r1|S2fftn|S2i1i2r1r2|S2fft3|S2cplx1|S2fft2|S2straight|S2fft1)$", 0, 3, 3, 0, 0, 0, _sym1342_operands_operands,_sym1343,1,0, 0,0,&_sym1340,0,{}, 0,0,0,0,0,6, },
  // set_Smode_16_opB    (7)
  { "set_Smode_16_opB", 1, 0, 17, 64,  0x0, { 0 },_sym1359, "^ *(S0nop|S0hlinecplx|S0hword|S0i1r1i1r1|S0i1i1r1r1|S0straight|S0real1|S0fft4|S0zeros|S0fft5|S0group2nr|S0fftn|S0group2nc|S0fft3|S0word|S0fft2|S0fft1|S0abs|S0cplx1),(S1nop|S1hlinecplx|S1i2i1r2r1|S1qline|S1straight|S1cplx1|S1real1|S1r2c|S1r2c_conj|S1real_conj|S1nco|S1r2c_im0|S1cplx_conj|S1r2c_re0|S1cgu_hlinecplx|S1cgu_i2i1r2r1|S1cgu_straight|S1zeros|S1interp2nr|S1interp2nc|S1cgu_r2c_im0|S1cgu_r2c_re0),(S2nop|S2hlinecplx|S2real1|S2fft4|S2zeros|S2fft5|S2i1r1i1r1|S2fftn|S2i1i2r1r2|S2fft3|S2cplx1|S2fft2|S2straight|S2fft1)$", 0, 3, 3, 0, 0, 0, _sym1357_operands_operands,_sym1358,1,0, 0,0,&_sym1355,0,{}, 0,0,0,0,0,7, },
  // set_Smode_9_opB    (8)
  { "set_Smode_9_opB", 1, 0, 17, 64,  0x0, { 0 },_sym1414, "^ *(S0chs|),(S0nop|S0hlinecplx|S0hword|S0i1r1i1r1|S0i1i1r1r1|S0straight|S0real1|S0fft4|S0zeros|S0fft5|S0group2nr|S0fftn|S0group2nc|S0fft3|S0word|S0fft2|S0fft1|S0abs|S0cplx1),(S1nop|S1hlinecplx|S1i2i1r2r1|S1qline|S1straight|S1cplx1|S1real1|S1r2c|S1r2c_conj|S1real_conj|S1nco|S1r2c_im0|S1cplx_conj|S1r2c_re0|S1cgu_hlinecplx|S1cgu_i2i1r2r1|S1cgu_straight|S1zeros|S1interp2nr|S1interp2nc|S1cgu_r2c_im0|S1cgu_r2c_re0)$", 0, 3, 3, 0, 0, 0, _sym1412_operands_operands,_sym1413,1,0, 0,0,&_sym1410,0,{}, 0,0,0,0,0,8, },
  // set_Smode_8_opB    (9)
  { "set_Smode_8_opB", 1, 0, 17, 64,  0x0, { 0 },_sym1409, "^ *(S0conj|),(S0nop|S0hlinecplx|S0hword|S0i1r1i1r1|S0i1i1r1r1|S0straight|S0real1|S0fft4|S0zeros|S0fft5|S0group2nr|S0fftn|S0group2nc|S0fft3|S0word|S0fft2|S0fft1|S0abs|S0cplx1),(S1nop|S1hlinecplx|S1i2i1r2r1|S1qline|S1straight|S1cplx1|S1real1|S1r2c|S1r2c_conj|S1real_conj|S1nco|S1r2c_im0|S1cplx_conj|S1r2c_re0|S1cgu_hlinecplx|S1cgu_i2i1r2r1|S1cgu_straight|S1zeros|S1interp2nr|S1interp2nc|S1cgu_r2c_im0|S1cgu_r2c_re0)$", 0, 3, 3, 0, 0, 0, _sym1407_operands_operands,_sym1408,1,0, 0,0,&_sym1405,0,{}, 0,0,0,0,0,9, },
  // set_Smode_4_opB    (10)
  { "set_Smode_4_opB", 1, 0, 17, 64,  0x0, { 0 },_sym1389, "^ *(S0conj|),(S0chs|),(S0nop|S0hlinecplx|S0hword|S0i1r1i1r1|S0i1i1r1r1|S0straight|S0real1|S0fft4|S0zeros|S0fft5|S0group2nr|S0fftn|S0group2nc|S0fft3|S0word|S0fft2|S0fft1|S0abs|S0cplx1)$", 0, 3, 3, 0, 0, 0, _sym1387_operands_operands,_sym1388,1,0, 0,0,&_sym1385,0,{}, 0,0,0,0,0,10, },
  // set_Smode_11_opB    (11)
  { "set_Smode_11_opB", 1, 0, 17, 64,  0x0, { 0 },_sym1334, "^ *(S0nop|S0hlinecplx|S0hword|S0i1r1i1r1|S0i1i1r1r1|S0straight|S0real1|S0fft4|S0zeros|S0fft5|S0group2nr|S0fftn|S0group2nc|S0fft3|S0word|S0fft2|S0fft1|S0abs|S0cplx1),(S2nop|S2hlinecplx|S2real1|S2fft4|S2zeros|S2fft5|S2i1r1i1r1|S2fftn|S2i1i2r1r2|S2fft3|S2cplx1|S2fft2|S2straight|S2fft1)$", 0, 2, 2, 0, 0, 0, _sym1332_operands_operands,_sym1333,1,0, 0,0,&_sym1330,0,{}, 0,0,0,0,0,11, },
  // set_Smode_7_opB    (12)
  { "set_Smode_7_opB", 1, 0, 17, 64,  0x0, { 0 },_sym1404, "^ *(S0nop|S0hlinecplx|S0hword|S0i1r1i1r1|S0i1i1r1r1|S0straight|S0real1|S0fft4|S0zeros|S0fft5|S0group2nr|S0fftn|S0group2nc|S0fft3|S0word|S0fft2|S0fft1|S0abs|S0cplx1),(S1nop|S1hlinecplx|S1i2i1r2r1|S1qline|S1straight|S1cplx1|S1real1|S1r2c|S1r2c_conj|S1real_conj|S1nco|S1r2c_im0|S1cplx_conj|S1r2c_re0|S1cgu_hlinecplx|S1cgu_i2i1r2r1|S1cgu_straight|S1zeros|S1interp2nr|S1interp2nc|S1cgu_r2c_im0|S1cgu_r2c_re0)$", 0, 2, 2, 0, 0, 0, _sym1402_operands_operands,_sym1403,1,0, 0,0,&_sym1400,0,{}, 0,0,0,0,0,12, },
  // set_Smode_3_opB    (13)
  { "set_Smode_3_opB", 1, 0, 17, 64,  0x0, { 0 },_sym1384, "^ *(S0chs|),(S0nop|S0hlinecplx|S0hword|S0i1r1i1r1|S0i1i1r1r1|S0straight|S0real1|S0fft4|S0zeros|S0fft5|S0group2nr|S0fftn|S0group2nc|S0fft3|S0word|S0fft2|S0fft1|S0abs|S0cplx1)$", 0, 2, 2, 0, 0, 0, _sym1382_operands_operands,_sym1383,1,0, 0,0,&_sym1380,0,{}, 0,0,0,0,0,13, },
  // set_Smode_2_opB    (14)
  { "set_Smode_2_opB", 1, 0, 17, 64,  0x0, { 0 },_sym1379, "^ *(S0conj|),(S0nop|S0hlinecplx|S0hword|S0i1r1i1r1|S0i1i1r1r1|S0straight|S0real1|S0fft4|S0zeros|S0fft5|S0group2nr|S0fftn|S0group2nc|S0fft3|S0word|S0fft2|S0fft1|S0abs|S0cplx1)$", 0, 2, 2, 0, 0, 0, _sym1377_operands_operands,_sym1378,1,0, 0,0,&_sym1375,0,{}, 0,0,0,0,0,14, },
  // set_Smode_15_opB    (15)
  { "set_Smode_15_opB", 1, 0, 17, 64,  0x0, { 0 },_sym1354, "^ *(S1nop|S1hlinecplx|S1i2i1r2r1|S1qline|S1straight|S1cplx1|S1real1|S1r2c|S1r2c_conj|S1real_conj|S1nco|S1r2c_im0|S1cplx_conj|S1r2c_re0|S1cgu_hlinecplx|S1cgu_i2i1r2r1|S1cgu_straight|S1zeros|S1interp2nr|S1interp2nc|S1cgu_r2c_im0|S1cgu_r2c_re0),(S2nop|S2hlinecplx|S2real1|S2fft4|S2zeros|S2fft5|S2i1r1i1r1|S2fftn|S2i1i2r1r2|S2fft3|S2cplx1|S2fft2|S2straight|S2fft1)$", 0, 2, 2, 0, 0, 0, _sym1352_operands_operands,_sym1353,1,0, 0,0,&_sym1350,0,{}, 0,0,0,0,0,15, },
  // set_Smode_5_opB    (16)
  { "set_Smode_5_opB", 1, 0, 17, 64,  0x0, { 0 },_sym1394, "^ *(S1nop|S1hlinecplx|S1i2i1r2r1|S1qline|S1straight|S1cplx1|S1real1|S1r2c|S1r2c_conj|S1real_conj|S1nco|S1r2c_im0|S1cplx_conj|S1r2c_re0|S1cgu_hlinecplx|S1cgu_i2i1r2r1|S1cgu_straight|S1zeros|S1interp2nr|S1interp2nc|S1cgu_r2c_im0|S1cgu_r2c_re0)$", 0, 1, 1, 0, 0, 0, _sym1392_operands_operands,_sym1393,1,0, 0,0,&_sym1390,0,{}, 0,0,0,0,0,16, },
  // set_Smode_6_opB    (17)
  { "set_Smode_6_opB", 1, 0, 17, 64,  0x0, { 0 },_sym1399, "^ *(S2nop|S2hlinecplx|S2real1|S2fft4|S2zeros|S2fft5|S2i1r1i1r1|S2fftn|S2i1i2r1r2|S2fft3|S2cplx1|S2fft2|S2straight|S2fft1)$", 0, 1, 1, 0, 0, 0, _sym1397_operands_operands,_sym1398,1,0, 0,0,&_sym1395,0,{}, 0,0,0,0,0,17, },
  // set_Smode_1_opB    (18)
  { "set_Smode_1_opB", 1, 0, 17, 64,  0x0, { 0 },_sym1374, "^ *(S0nop|S0hlinecplx|S0hword|S0i1r1i1r1|S0i1i1r1r1|S0straight|S0real1|S0fft4|S0zeros|S0fft5|S0group2nr|S0fftn|S0group2nc|S0fft3|S0word|S0fft2|S0fft1|S0abs|S0cplx1)$", 0, 1, 1, 0, 0, 0, _sym1372_operands_operands,_sym1373,1,0, 0,0,&_sym1370,0,{}, 0,0,0,0,0,18, },
};

// Instructions named 'set.vraincr'.
static struct adl_opcode _sym8591[] = {
  // setA_VRAincr_rX_Is11_set    (0)
  { "setA_VRAincr_rX_Is11_set", 1, 0, 19, 64,  0x0, { 0 },_sym682, "^ *(rSt|rV|rS2|rS1|rS0),([^},[, ]+)$", 0, 2, 2, 0, 0, 0, _sym680_operands_operands,_sym681,1,0, 0,0,&_sym678,0,{}, 0,0,0,0,0,0, },
// set_incr_rSX_rVis_rSt    (1)
{ "set_incr_rSX_rVis_rSt", 1, 7, 58, 64,  0x0, { 0x0,0xc000000,},_sym2832, "^ *([^},[,,,, ]+),([^},[,,,, ]+),([^},[,,,, ]+),([^},[,,,, ]+),([^},[,,,, ]+)$", 0, 5, 5, 0, 0, 0, _sym2831_operands_operands,0,0,0, 0,0,&_sym2830,0,{}, 0,0,0,0,0,1, },
};

// Instructions named 'set.vrapg'.
static struct adl_opcode _sym8592[] = {
  // setA_page_rX_Iu2_Iu2_set    (0)
  { "setA_page_rX_Iu2_Iu2_set", 1, 0, 19, 64,  0x0, { 0 },_sym743, "^ *(rSt|rV|rS2|rS1|rS0),([^},[,, ]+),([^},[,, ]+)$", 0, 3, 3, 0, 0, 0, _sym741_operands_operands,_sym742,1,0, 0,0,&_sym739,0,{}, 0,0,0,0,0,0, },
};

// Instructions named 'set.vraptr'.
static struct adl_opcode _sym8593[] = {
  // setA_VRAptr_rX_Iu11_set    (0)
  { "setA_VRAptr_rX_Iu11_set", 1, 0, 19, 64,  0x0, { 0 },_sym734, "^ *(rSt|rV|rS2|rS1|rS0),([^},[, ]+)$", 0, 2, 2, 0, 0, 0, _sym732_operands_operands,_sym733,1,0, 0,0,&_sym730,0,{}, 0,0,0,0,0,0, },
// setB_VRAptr_rS2rS1rS0_Iu3_Iu4_Iu4_set    (1)
{ "setB_VRAptr_rS2rS1rS0_Iu3_Iu4_Iu4_set", 1, 0, 17, 64,  0x0, { 0 },_sym1241, "^ *rS2rS1rS0,([^},[, ,, ]+),([^},[, ,, ]+),([^},[, ,, ]+)$", 0, 3, 3, 0, 0, 0, _sym1239_operands_operands,_sym1240,1,0, 0,0,&_sym1237,0,{}, 0,0,0,0,0,2, },
// setA_VRAptr_rS2rS1rS0_Iu3_Iu4_Iu4_set    (2)
{ "setA_VRAptr_rS2rS1rS0_Iu3_Iu4_Iu4_set", 1, 0, 19, 64,  0x0, { 0 },_sym707, "^ *rS2rS1rS0,([^},[, ,, ]+),([^},[, ,, ]+),([^},[, ,, ]+)$", 0, 3, 3, 0, 0, 0, _sym705_operands_operands,_sym706,1,0, 0,0,&_sym703,0,{}, 0,0,0,0,0,2, },
// setB_VRAptr_rStrVrS1_Iu3_Iu4_Iu3_set    (3)
{ "setB_VRAptr_rStrVrS1_Iu3_Iu4_Iu3_set", 1, 0, 17, 64,  0x0, { 0 },_sym1259, "^ *rStrVrS1,([^},[, ,, ]+),([^},[, ,, ]+),([^},[, ,, ]+)$", 0, 3, 3, 0, 0, 0, _sym1257_operands_operands,_sym1258,1,0, 0,0,&_sym1255,0,{}, 0,0,0,0,0,4, },
// setA_VRAptr_rStrVrS1_Iu3_Iu4_Iu3_set    (4)
{ "setA_VRAptr_rStrVrS1_Iu3_Iu4_Iu3_set", 1, 0, 19, 64,  0x0, { 0 },_sym725, "^ *rStrVrS1,([^},[, ,, ]+),([^},[, ,, ]+),([^},[, ,, ]+)$", 0, 3, 3, 0, 0, 0, _sym723_operands_operands,_sym724,1,0, 0,0,&_sym721,0,{}, 0,0,0,0,0,4, },
// setB_VRAptr_rStrV_Iu3_Iu4_set    (5)
{ "setB_VRAptr_rStrV_Iu3_Iu4_set", 1, 0, 17, 64,  0x0, { 0 },_sym1250, "^ *rStrV,([^},[, , ]+),([^},[, , ]+)$", 0, 2, 2, 0, 0, 0, _sym1248_operands_operands,_sym1249,1,0, 0,0,&_sym1246,0,{}, 0,0,0,0,0,6, },
// setA_VRAptr_rStrV_Iu3_Iu4_set    (6)
{ "setA_VRAptr_rStrV_Iu3_Iu4_set", 1, 0, 19, 64,  0x0, { 0 },_sym716, "^ *rStrV,([^},[, , ]+),([^},[, , ]+)$", 0, 2, 2, 0, 0, 0, _sym714_operands_operands,_sym715,1,0, 0,0,&_sym712,0,{}, 0,0,0,0,0,6, },
// set_rSX_rViu_rSt    (7)
{ "set_rSX_rViu_rSt", 1, 7, 58, 64,  0x0, { 0x0,0x8000000,},_sym2845, "^ *([^},[,,,, ]+),([^},[,,,, ]+),([^},[,,,, ]+),([^},[,,,, ]+),([^},[,,,, ]+)$", 0, 5, 5, 0, 0, 0, _sym2844_operands_operands,0,0,0, 0,0,&_sym2843,0,{}, 0,0,0,0,0,7, },
};

// Instructions named 'set.vraptrip'.
static struct adl_opcode _sym8594[] = {
  // setB_VRAptrIP_Iu4_Iu5_set    (0)
  { "setB_VRAptrIP_Iu4_Iu5_set", 1, 0, 17, 64,  0x0, { 0 },_sym1226, "^ *([^},[, ]+),([^},[, ]+)$", 0, 2, 2, 0, 0, 0, _sym1224_operands_operands,_sym1225,1,0, 0,0,&_sym1221,0,{}, 0,0,0,0,0,1, },
// setA_VRAptrIP_Iu5_Iu4_set    (1)
{ "setA_VRAptrIP_Iu5_Iu4_set", 1, 0, 19, 64,  0x0, { 0 },_sym698, "^ *([^},[, ]+),([^},[, ]+)$", 0, 2, 2, 0, 0, 0, _sym696_operands_operands,_sym697,1,0, 0,0,&_sym693,0,{}, 0,0,0,0,0,1, },
};

// Instructions named 'set.vrarange1'.
static struct adl_opcode _sym8595[] = {
  // set_VRArange1_rX_BEGIN_END    (0)
  { "set_VRArange1_rX_BEGIN_END", 1, 4, 36, 64,  0x0, { 0x0,0x10000000,},_sym2150, "^ *(rSt|rV|rS2|rS1|rS0),([^},[,, ]+),([^},[,, ]+)$", 0, 3, 3, 0, 0, 0, _sym2149_operands_operands,0,0,0, 0,0,&_sym2148,0,{}, 0,0,0,0,0,0, },
};

// Instructions named 'set.vrarange2'.
static struct adl_opcode _sym8596[] = {
  // set_VRArange2_rX_BEGIN_END    (0)
  { "set_VRArange2_rX_BEGIN_END", 1, 4, 36, 64,  0x0, { 0x0,0x18000000,},_sym2153, "^ *(rSt|rV|rS2|rS1|rS0),([^},[,, ]+),([^},[,, ]+)$", 0, 3, 3, 0, 0, 0, _sym2152_operands_operands,0,0,0, 0,0,&_sym2151,0,{}, 0,0,0,0,0,0, },
};

// Instructions named 'set.xtrm'.
static struct adl_opcode _sym8597[] = {
  // set_xtrm_syntax    (0)
  { "set_xtrm_syntax", 1, 0, 17, 64,  0x0, { 0 },_sym1464, "^ *(unsigned|signed),(max|min),(all|even),(index|value),([^},[,,,, ]+)$", 0, 5, 5, 0, 0, 0, _sym1462_operands_operands,_sym1463,1,0, 0,0,&_sym1458,0,{}, 0,0,0,0,0,0, },
};

// Instructions named 'set_loop_iter_instr'.
static struct adl_opcode _sym8598[] = {
  // set_loop_ITER_INSTR    (0)
  { "set_loop_ITER_INSTR", 1, 4, 36, 64,  0x0, { 0x0,0x8000000,},_sym2156, "^ *([^} ,\t,]+),([^} ,\t,]+)$", 0, 2, 4, 0, 0, 3, _sym2155_operands_operands,0,0,0, 0,0,&_sym2154,0,{}, 0,0,0,0,0,0, },
};

// Instructions named 'set_loop_iu11_syn'.
static struct adl_opcode _sym8599[] = {
  // set_loop_Iu11_syn    (0)
  { "set_loop_Iu11_syn", 1, 0, 17, 64,  0x0, { 0 },_sym1427, "^ *([^} ,\t,]+)$", 0, 1, 2, 0, 0, 1, _sym1425_operands_operands,_sym1426,1,0, 0,0,&_sym1422,0,{}, 0,0,0,0,0,0, },
};

// Instructions named 'set_nco_iu16_is32_impl'.
static struct adl_opcode _sym8600[] = {
  // set_nco_Iu16_Is32_impl    (0)
  { "set_nco_Iu16_Is32_impl", 1, 7, 58, 64,  0x0, { 0x0,0x10000000,},_sym2842, "^ *([^} ,\t,]+),([^} ,\t,]+),([^} ,\t,]+),([^} ,\t,]+)$", 0, 4, 8, 0, 0, 4, _sym2841_operands_operands,0,0,0, 0,0,&_sym2840,0,{}, 0,0,0,0,0,0, },
};

// Instructions named 'set_xtrm'.
static struct adl_opcode _sym8601[] = {
  // set_xtrm    (0)
  { "set_xtrm", 1, 2, 17, 64,  0x0, { 0x20000000,},_sym1457, "^ *([^} ,\t,]+),([^} ,\t,]+),([^} ,\t,]+),([^} ,\t,]+),([^} ,\t,]+),([^} ,\t,]+)$", 0, 6, 12, 0, 0, 6, _sym1456_operands_operands,0,0,0, 0,0,&_sym1455,0,{}, 0,0,0,0,0,0, },
};

// Instructions named 'seta.vraincr'.
static struct adl_opcode _sym8602[] = {
  // setA_VRAincr_rX_Is11    (0)
  { "setA_VRAincr_rX_Is11", 1, 2, 19, 64,  0x0, { 0xd0000000,},_sym676, "^ *(rSt|rV|rS2|rS1|rS0),([^},[, ]+)$", 0, 2, 2, 0, 0, 0, _sym675_operands_operands,0,0,0, 0,0,&_sym674,0,{}, 0,0,0,0,0,0, },
};

// Instructions named 'seta.vrapg'.
static struct adl_opcode _sym8603[] = {
  // setA_page_rX_Iu2_Iu2    (0)
  { "setA_page_rX_Iu2_Iu2", 1, 2, 19, 64,  0x0, { 0xb0000000,},_sym737, "^ *(rSt|rV|rS2|rS1|rS0),([^},[,, ]+),([^},[,, ]+)$", 0, 3, 3, 0, 0, 0, _sym736_operands_operands,0,0,0, 0,0,&_sym735,0,{}, 0,0,0,0,0,0, },
};

// Instructions named 'seta.vraptr'.
static struct adl_opcode _sym8604[] = {
  // setA_VRAptr_rX_Iu11    (0)
  { "setA_VRAptr_rX_Iu11", 1, 2, 19, 64,  0x0, { 0xc0000000,},_sym728, "^ *(rSt|rV|rS2|rS1|rS0),([^},[, ]+)$", 0, 2, 2, 0, 0, 0, _sym727_operands_operands,0,0,0, 0,0,&_sym726,0,{}, 0,0,0,0,0,0, },
// setA_VRAptr_rS2rS1rS0_Iu3_Iu4_Iu4    (1)
{ "setA_VRAptr_rS2rS1rS0_Iu3_Iu4_Iu4", 1, 2, 19, 64,  0x0, { 0xca000000,},_sym701, "^ *rS2rS1rS0,([^},[, ,, ]+),([^},[, ,, ]+),([^},[, ,, ]+)$", 0, 3, 3, 0, 0, 0, _sym700_operands_operands,0,0,0, 0,0,&_sym699,0,{}, 0,0,0,0,0,1, },
// setA_VRAptr_rStrVrS1_Iu3_Iu4_Iu3    (2)
{ "setA_VRAptr_rStrVrS1_Iu3_Iu4_Iu3", 1, 2, 19, 64,  0x0, { 0xcc010000,},_sym719, "^ *rStrVrS1,([^},[, ,, ]+),([^},[, ,, ]+),([^},[, ,, ]+)$", 0, 3, 3, 0, 0, 0, _sym718_operands_operands,0,0,0, 0,0,&_sym717,0,{}, 0,0,0,0,0,2, },
// setA_VRAptr_rStrV_Iu3_Iu4    (3)
{ "setA_VRAptr_rStrV_Iu3_Iu4", 1, 2, 19, 64,  0x0, { 0xcc000000,},_sym710, "^ *rStrV,([^},[, , ]+),([^},[, , ]+)$", 0, 2, 2, 0, 0, 0, _sym709_operands_operands,0,0,0, 0,0,&_sym708,0,{}, 0,0,0,0,0,3, },
};

// Instructions named 'seta.vraptrip'.
static struct adl_opcode _sym8605[] = {
  // setA_VRAptrIP_Iu4_Iu5_syntax    (0)
  { "setA_VRAptrIP_Iu4_Iu5_syntax", 1, 0, 19, 64,  0x0, { 0 },_sym688, "^ *([^},[, ]+),([^},[, ]+)$", 0, 2, 2, 0, 0, 0, _sym686_operands_operands,_sym687,1,0, 0,0,&_sym683,0,{}, 0,0,0,0,0,0, },
};

// Instructions named 'seta_vraptrip_iu5_iu4'.
static struct adl_opcode _sym8606[] = {
  // setA_VRAptrIP_Iu5_Iu4    (0)
  { "setA_VRAptrIP_Iu5_Iu4", 1, 2, 19, 64,  0x0, { 0xce000000,},_sym691, "^ *([^} ,\t,]+),([^} ,\t,]+)$", 0, 2, 4, 0, 0, 3, _sym690_operands_operands,0,0,0, 0,0,&_sym689,0,{}, 0,0,0,0,0,0, },
};

// Instructions named 'setb.creg'.
static struct adl_opcode _sym8607[] = {
  // setB_creg_creg_Iu4    (0)
  { "setB_creg_creg_Iu4", 1, 2, 17, 64,  0x0, { 0x80000000,},_sym1271, "^ *([^},[, ]+),([^},[, ]+)$", 0, 2, 2, 0, 0, 0, _sym1270_operands_operands,0,0,0, 0,0,&_sym1269,0,{}, 0,0,0,0,0,0, },
};

// Instructions named 'setb.loop'.
static struct adl_opcode _sym8608[] = {
  // setB_loop_agX_INSTR_setB_loop_asX_Lb_Le    (0)
  { "setB_loop_agX_INSTR_setB_loop_asX_Lb_Le", 1, 0, 17, 64,  0x0, { 0 },_sym1295, "^ *(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19),([^},[,, ]+),([^},[,, ]+)$", 0, 3, 3, 0, 0, 0, _sym1293_operands_operands,_sym1294,1,0, 0,0,&_sym1290,0,{}, 0,0,0,0,0,0, },
// setB_loop_agX_INSTR_syn    (1)
{ "setB_loop_agX_INSTR_syn", 1, 0, 17, 64,  0x0, { 0 },_sym1308, "^ *(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19),([^},[,  ]+)$", 0, 2, 2, 0, 0, 0, _sym1306_operands_operands,_sym1307,1,0, 0,0,&_sym1303,0,{}, 0,0,0,0,0,1, },
// setB_loop_Iu11_syn    (2)
{ "setB_loop_Iu11_syn", 1, 0, 17, 64,  0x0, { 0 },_sym1286, "^ *([^},[ ]+)$", 0, 1, 1, 0, 0, 0, _sym1284_operands_operands,_sym1285,1,0, 0,0,&_sym1281,0,{}, 0,0,0,0,0,2, },
};

// Instructions named 'setb.vraincr'.
static struct adl_opcode _sym8609[] = {
  // setB_VRAincr_rX_Is11    (0)
  { "setB_VRAincr_rX_Is11", 1, 2, 17, 64,  0x0, { 0xc0000000,},_sym1210, "^ *(rSt|rV|rS2|rS1|rS0),([^},[, ]+)$", 0, 2, 2, 0, 0, 0, _sym1209_operands_operands,0,0,0, 0,0,&_sym1208,0,{}, 0,0,0,0,0,0, },
};

// Instructions named 'setb.vrapg'.
static struct adl_opcode _sym8610[] = {
  // setB_page_rX_ipg_rpg    (0)
  { "setB_page_rX_ipg_rpg", 1, 2, 17, 64,  0x0, { 0x38000000,},_sym1318, "^ *(rSt|rV|rS2|rS1|rS0),([^},[,, ]+),([^},[,, ]+)$", 0, 3, 3, 0, 0, 0, _sym1317_operands_operands,0,0,0, 0,0,&_sym1316,0,{}, 0,0,0,0,0,0, },
};

// Instructions named 'setb.vraptr'.
static struct adl_opcode _sym8611[] = {
  // setB_VRAptr_rX_Iu11    (0)
  { "setB_VRAptr_rX_Iu11", 1, 2, 17, 64,  0x0, { 0xe0000000,},_sym1262, "^ *(rSt|rV|rS2|rS1|rS0),([^},[, ]+)$", 0, 2, 2, 0, 0, 0, _sym1261_operands_operands,0,0,0, 0,0,&_sym1260,0,{}, 0,0,0,0,0,0, },
// setB_VRAptr_rS2rS1rS0_Iu3_Iu4_Iu4    (1)
{ "setB_VRAptr_rS2rS1rS0_Iu3_Iu4_Iu4", 1, 2, 17, 64,  0x0, { 0xe0028000,},_sym1235, "^ *rS2rS1rS0,([^},[, ,, ]+),([^},[, ,, ]+),([^},[, ,, ]+)$", 0, 3, 3, 0, 0, 0, _sym1234_operands_operands,0,0,0, 0,0,&_sym1233,0,{}, 0,0,0,0,0,1, },
// setB_VRAptr_rStrVrS1_Iu3_Iu4_Iu3    (2)
{ "setB_VRAptr_rStrVrS1_Iu3_Iu4_Iu3", 1, 2, 17, 64,  0x0, { 0xe0230000,},_sym1253, "^ *rStrVrS1,([^},[, ,, ]+),([^},[, ,, ]+),([^},[, ,, ]+)$", 0, 3, 3, 0, 0, 0, _sym1252_operands_operands,0,0,0, 0,0,&_sym1251,0,{}, 0,0,0,0,0,2, },
// setB_VRAptr_rStrV_Iu3_Iu4    (3)
{ "setB_VRAptr_rStrV_Iu3_Iu4", 1, 2, 17, 64,  0x0, { 0xe0030000,},_sym1244, "^ *rStrV,([^},[, , ]+),([^},[, , ]+)$", 0, 2, 2, 0, 0, 0, _sym1243_operands_operands,0,0,0, 0,0,&_sym1242,0,{}, 0,0,0,0,0,3, },
};

// Instructions named 'setb.vraptrip'.
static struct adl_opcode _sym8612[] = {
  // setB_VRAptrIP_Iu4_Iu5_syntax    (0)
  { "setB_VRAptrIP_Iu4_Iu5_syntax", 1, 0, 17, 64,  0x0, { 0 },_sym1232, "^ *([^},[, ]+),([^},[, ]+)$", 0, 2, 2, 0, 0, 0, _sym1230_operands_operands,_sym1231,1,0, 0,0,&_sym1227,0,{}, 0,0,0,0,0,0, },
};

// Instructions named 'setb_loop_agx_instr'.
static struct adl_opcode _sym8613[] = {
  // setB_loop_agX_INSTR    (0)
  { "setB_loop_agX_INSTR", 1, 2, 17, 64,  0x0, { 0x2e000000,},_sym1289, "^ *([^} ,\t,]+),([^} ,\t,]+)$", 0, 2, 4, 0, 0, 2, _sym1288_operands_operands,0,0,0, 0,0,&_sym1287,0,{}, 0,0,0,0,0,0, },
};

// Instructions named 'setb_loop_agx_instr_set_loop_asx_lb_le'.
static struct adl_opcode _sym8614[] = {
  // setB_loop_agX_INSTR_set_loop_asX_Lb_Le    (0)
  { "setB_loop_agX_INSTR_set_loop_asX_Lb_Le", 1, 0, 17, 64,  0x0, { 0 },_sym1302, "^ *([^} ,\t,]+),([^} ,\t,]+),([^} ,\t,]+)$", 0, 3, 6, 0, 0, 3, _sym1300_operands_operands,_sym1301,1,0, 0,0,&_sym1297,0,{}, 0,0,0,0,0,0, },
};

// Instructions named 'setb_loop_agx_instr_syn_set'.
static struct adl_opcode _sym8615[] = {
  // setB_loop_agX_INSTR_syn_set    (0)
  { "setB_loop_agX_INSTR_syn_set", 1, 0, 17, 64,  0x0, { 0 },_sym1315, "^ *([^} ,\t,]+),([^} ,\t,]+)$", 0, 2, 4, 0, 0, 2, _sym1313_operands_operands,_sym1314,1,0, 0,0,&_sym1310,0,{}, 0,0,0,0,0,0, },
};

// Instructions named 'setb_loop_iu11'.
static struct adl_opcode _sym8616[] = {
  // setB_loop_Iu11    (0)
  { "setB_loop_Iu11", 1, 2, 17, 64,  0x0, { 0x28000000,},_sym1280, "^ *([^} ,\t,]+)$", 0, 1, 2, 0, 0, 1, _sym1279_operands_operands,0,0,0, 0,0,&_sym1278,0,{}, 0,0,0,0,0,0, },
};

// Instructions named 'setb_page_rx_ipg_rpg_set'.
static struct adl_opcode _sym8617[] = {
  // setB_page_rX_ipg_rpg_set    (0)
  { "setB_page_rX_ipg_rpg_set", 1, 0, 17, 64,  0x0, { 0 },_sym1324, "^ *([^} ,\t,]+),([^} ,\t,]+),([^} ,\t,]+)$", 0, 3, 6, 0, 0, 3, _sym1322_operands_operands,_sym1323,1,0, 0,0,&_sym1320,0,{}, 0,0,0,0,0,0, },
};

// Instructions named 'setb_vraincr_rx_is11_set'.
static struct adl_opcode _sym8618[] = {
  // setB_VRAincr_rX_Is11_set    (0)
  { "setB_VRAincr_rX_Is11_set", 1, 0, 17, 64,  0x0, { 0 },_sym1216, "^ *([^} ,\t,]+),([^} ,\t,]+)$", 0, 2, 4, 0, 0, 2, _sym1214_operands_operands,_sym1215,1,0, 0,0,&_sym1212,0,{}, 0,0,0,0,0,0, },
};

// Instructions named 'setb_vraptr_rx_iu11_set'.
static struct adl_opcode _sym8619[] = {
  // setB_VRAptr_rX_Iu11_set    (0)
  { "setB_VRAptr_rX_Iu11_set", 1, 0, 17, 64,  0x0, { 0 },_sym1268, "^ *([^} ,\t,]+),([^} ,\t,]+)$", 0, 2, 4, 0, 0, 2, _sym1266_operands_operands,_sym1267,1,0, 0,0,&_sym1264,0,{}, 0,0,0,0,0,0, },
};

// Instructions named 'setb_vraptrip_iu4_iu5'.
static struct adl_opcode _sym8620[] = {
  // setB_VRAptrIP_Iu4_Iu5    (0)
  { "setB_VRAptrIP_Iu4_Iu5", 1, 2, 17, 64,  0x0, { 0xe0038000,},_sym1219, "^ *([^} ,\t,]+),([^} ,\t,]+)$", 0, 2, 4, 0, 0, 3, _sym1218_operands_operands,0,0,0, 0,0,&_sym1217,0,{}, 0,0,0,0,0,0, },
};

// Instructions named 'setc.loop'.
static struct adl_opcode _sym8621[] = {
  // setC_loop_aX_INSTR_set_loop_asX_Lb_Le    (0)
  { "setC_loop_aX_INSTR_set_loop_asX_Lb_Le", 1, 0, 36, 64,  0x0, { 0 },_sym2138, "^ *(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19),([^},[,, ]+),([^},[,, ]+)$", 0, 3, 3, 0, 0, 0, _sym2136_operands_operands,_sym2137,1,0, 0,0,&_sym2133,0,{}, 0,0,0,0,0,0, },
// setC_loop_agX_INSTR_syn    (1)
{ "setC_loop_agX_INSTR_syn", 1, 0, 36, 64,  0x0, { 0 },_sym2147, "^ *(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19),([^},[, ]+)$", 0, 2, 2, 0, 0, 0, _sym2145_operands_operands,_sym2146,1,0, 0,0,&_sym2142,0,{}, 0,0,0,0,0,1, },
// setC_loop_ITER_setC    (2)
{ "setC_loop_ITER_setC", 1, 0, 36, 64,  0x0, { 0 },_sym2132, "^ *([^},[ ]+)$", 0, 1, 1, 0, 0, 0, _sym2130_operands_operands,_sym2131,1,0, 0,0,&_sym2127,0,{}, 0,0,0,0,0,2, },
};

// Instructions named 'setc_loop_agx_instr'.
static struct adl_opcode _sym8622[] = {
  // setC_loop_agX_INSTR    (0)
  { "setC_loop_agX_INSTR", 1, 4, 36, 64,  0x0, { 0x0,0xc000000,},_sym2141, "^ *([^} ,\t,]+),([^} ,\t,]+)$", 0, 2, 4, 0, 0, 3, _sym2140_operands_operands,0,0,0, 0,0,&_sym2139,0,{}, 0,0,0,0,0,0, },
};

// Instructions named 'setc_loop_iter'.
static struct adl_opcode _sym8623[] = {
  // setC_loop_ITER    (0)
  { "setC_loop_ITER", 1, 4, 36, 64,  0x0, { 0x0,0xa000000,},_sym2118, "^ *([^} ,\t,]+)$", 0, 1, 2, 0, 0, 2, _sym2117_operands_operands,0,0,0, 0,0,&_sym2116,0,{}, 0,0,0,0,0,0, },
};

// Instructions named 'setip'.
static struct adl_opcode _sym8624[] = {
  // setip_Iu9_gX    (0)
  { "setip_Iu9_gX", 1, 3, 29, 64,  0x0, { 0x9f00400,},_sym5006, "^ *([^},[, ]+),(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11)$", 0, 2, 2, 0, 0, 0, _sym5005_operands_operands,0,0,0, 0,0,&_sym5004,0,{}, 0,0,0,0,0,1, },
// setip_Iu9_gX    (1)
{ "setip_Iu9_gX", 1, 3, 29, 64,  0x0, { 0x9f00400,},_sym7337, "^ *([^},[, ]+),(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11)$", 0, 2, 2, 0, 0, 0, _sym7336_operands_operands,0,0,0, 0,0,&_sym7335,0,{}, 0,0,0,0,0,1, },
// setip_Iu9_Iu32    (2)
{ "setip_Iu9_Iu32", 1, 7, 58, 64,  0x0, { 0x0,0x280003c0,},_sym2848, "^ *([^},[, ]+),([^},[, ]+)$", 0, 2, 2, 0, 0, 0, _sym2847_operands_operands,0,0,0, 0,0,&_sym2846,0,{}, 0,0,0,0,0,2, },
};

// Instructions named 'sets.creg'.
static struct adl_opcode _sym8625[] = {
  // set_creg_creg_Iu4    (0)
  { "set_creg_creg_Iu4", 1, 3, 29, 64,  0x0, { 0x1400000,},_sym4997, "^ *([^},[, ]+),([^},[, ]+)$", 0, 2, 2, 0, 0, 0, _sym4996_operands_operands,0,0,0, 0,0,&_sym4995,0,{}, 0,0,0,0,0,1, },
// set_creg_creg_Iu4    (1)
{ "set_creg_creg_Iu4", 1, 3, 29, 64,  0x0, { 0x1400000,},_sym7328, "^ *([^},[, ]+),([^},[, ]+)$", 0, 2, 2, 0, 0, 0, _sym7327_operands_operands,0,0,0, 0,0,&_sym7326,0,{}, 0,0,0,0,0,1, },
};

// Instructions named 'sextb'.
static struct adl_opcode _sym8626[] = {
  // sextb_cc_gZ_gX    (0)
  { "sextb_cc_gZ_gX", 1, 3, 29, 64,  0x0, { 0x38006800,},_sym5009, "^ *(\\.al|\\.cs|\\.lo|\\.vs|\\.hi|\\.eq|\\.clr|\\.ge|\\.gt|\\.pl|\\.mi|\\.le|\\.lt|\\.ne|\\.set|\\.ls|\\.vc|\\.cc|\\.hs|\\.nv|\\.xc|) (g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11)$", 0, 3, 3, 0, 1, 0, _sym5008_operands_operands,0,0,1, 0,0,&_sym5007,0,{}, 0,0,0,0,0,1, },
  // sextb_cc_gZ_gX    (1)
  { "sextb_cc_gZ_gX", 1, 3, 29, 64,  0x0, { 0x38006800,},_sym7340, "^ *(\\.al|\\.cs|\\.lo|\\.vs|\\.hi|\\.eq|\\.clr|\\.ge|\\.gt|\\.pl|\\.mi|\\.le|\\.lt|\\.ne|\\.set|\\.ls|\\.vc|\\.cc|\\.hs|\\.nv|\\.xc|) (g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11)$", 0, 3, 3, 0, 1, 0, _sym7339_operands_operands,0,0,1, 0,0,&_sym7338,0,{}, 0,0,0,0,0,1, },
};

// Instructions named 'sexth'.
static struct adl_opcode _sym8627[] = {
  // sexth_cc_gZ_gX    (0)
  { "sexth_cc_gZ_gX", 1, 3, 29, 64,  0x0, { 0x38006000,},_sym5012, "^ *(\\.al|\\.cs|\\.lo|\\.vs|\\.hi|\\.eq|\\.clr|\\.ge|\\.gt|\\.pl|\\.mi|\\.le|\\.lt|\\.ne|\\.set|\\.ls|\\.vc|\\.cc|\\.hs|\\.nv|\\.xc|) (g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11)$", 0, 3, 3, 0, 1, 0, _sym5011_operands_operands,0,0,1, 0,0,&_sym5010,0,{}, 0,0,0,0,0,1, },
  // sexth_cc_gZ_gX    (1)
  { "sexth_cc_gZ_gX", 1, 3, 29, 64,  0x0, { 0x38006000,},_sym7343, "^ *(\\.al|\\.cs|\\.lo|\\.vs|\\.hi|\\.eq|\\.clr|\\.ge|\\.gt|\\.pl|\\.mi|\\.le|\\.lt|\\.ne|\\.set|\\.ls|\\.vc|\\.cc|\\.hs|\\.nv|\\.xc|) (g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11)$", 0, 3, 3, 0, 1, 0, _sym7342_operands_operands,0,0,1, 0,0,&_sym7341,0,{}, 0,0,0,0,0,1, },
};

// Instructions named 'sign'.
static struct adl_opcode _sym8628[] = {
  // sign_gX_gY    (0)
  { "sign_gX_gY", 1, 3, 29, 64,  0x0, { 0x180f800,},_sym5015, "^ *(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11)$", 0, 2, 2, 0, 0, 0, _sym5014_operands_operands,0,0,0, 0,0,&_sym5013,0,{}, 0,0,0,0,0,-1, },
  // sign_gX_gY    (1)
  { "sign_gX_gY", 1, 3, 29, 64,  0x0, { 0x180f800,},_sym7346, "^ *(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11)$", 0, 2, 2, 0, 0, 0, _sym7345_operands_operands,0,0,0, 0,0,&_sym7344,0,{}, 0,0,0,0,0,-1, },
};

// Instructions named 'sin'.
static struct adl_opcode _sym8629[] = {
  // srt_sin_asin_mvbat_sin    (0)
  { "srt_sin_asin_mvbat_sin", 1, 0, 3, 64,  0x0, { 0 },_sym3330, "$", 0, 0, 0, 0, 0, 0, 0,_sym3329,1,0, 0,0,&_sym3326,0,{}, 0,0,0,0,0,-1, },
};

// Instructions named 'sl'.
static struct adl_opcode _sym8630[] = {
  // sl_cc_gZ_gX_gY    (0)
  { "sl_cc_gZ_gX_gY", 1, 3, 29, 64,  0x0, { 0x36000000,},_sym5018, "^ *(\\.al|\\.cs|\\.lo|\\.vs|\\.hi|\\.eq|\\.clr|\\.ge|\\.gt|\\.pl|\\.mi|\\.le|\\.lt|\\.ne|\\.set|\\.ls|\\.vc|\\.cc|\\.hs|\\.nv|\\.xc|) (g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11)$", 0, 4, 4, 0, 1, 0, _sym5017_operands_operands,0,0,1, 0,0,&_sym5016,0,{}, 0,0,0,0,0,1, },
  // sl_cc_gZ_gX_gY    (1)
  { "sl_cc_gZ_gX_gY", 1, 3, 29, 64,  0x0, { 0x36000000,},_sym7349, "^ *(\\.al|\\.cs|\\.lo|\\.vs|\\.hi|\\.eq|\\.clr|\\.ge|\\.gt|\\.pl|\\.mi|\\.le|\\.lt|\\.ne|\\.set|\\.ls|\\.vc|\\.cc|\\.hs|\\.nv|\\.xc|) (g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11)$", 0, 4, 4, 0, 1, 0, _sym7348_operands_operands,0,0,1, 0,0,&_sym7347,0,{}, 0,0,0,0,0,1, },
  // sl_gX_gY_Iu5    (2)
  { "sl_gX_gY_Iu5", 1, 3, 29, 64,  0x0, { 0x1a00000,},_sym5021, "^ *(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),([^},[,, ]+)$", 0, 3, 3, 0, 0, 0, _sym5020_operands_operands,0,0,0, 0,0,&_sym5019,0,{}, 0,0,0,0,0,3, },
// sl_gX_gY_Iu5    (3)
{ "sl_gX_gY_Iu5", 1, 3, 29, 64,  0x0, { 0x1a00000,},_sym7352, "^ *(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),([^},[,, ]+)$", 0, 3, 3, 0, 0, 0, _sym7351_operands_operands,0,0,0, 0,0,&_sym7350,0,{}, 0,0,0,0,0,3, },
};

// Instructions named 'sp2int'.
static struct adl_opcode _sym8631[] = {
  // sp2int_cc_gZ_gX    (0)
  { "sp2int_cc_gZ_gX", 1, 3, 29, 64,  0x0, { 0xbb040000,},_sym5024, "^ *(\\.al|\\.cs|\\.lo|\\.vs|\\.hi|\\.eq|\\.clr|\\.ge|\\.gt|\\.pl|\\.mi|\\.le|\\.lt|\\.ne|\\.set|\\.ls|\\.vc|\\.cc|\\.hs|\\.nv|\\.xc|) (g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11)$", 0, 3, 3, 0, 1, 0, _sym5023_operands_operands,0,0,1, 0,0,&_sym5022,0,{}, 0,0,0,0,0,1, },
  // sp2int_cc_gZ_gX    (1)
  { "sp2int_cc_gZ_gX", 1, 3, 29, 64,  0x0, { 0xbb040000,},_sym7355, "^ *(\\.al|\\.cs|\\.lo|\\.vs|\\.hi|\\.eq|\\.clr|\\.ge|\\.gt|\\.pl|\\.mi|\\.le|\\.lt|\\.ne|\\.set|\\.ls|\\.vc|\\.cc|\\.hs|\\.nv|\\.xc|) (g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11)$", 0, 3, 3, 0, 1, 0, _sym7354_operands_operands,0,0,1, 0,0,&_sym7353,0,{}, 0,0,0,0,0,1, },
};

// Instructions named 'sr'.
static struct adl_opcode _sym8632[] = {
  // sr_cc_gZ_gX_gY    (0)
  { "sr_cc_gZ_gX_gY", 1, 3, 29, 64,  0x0, { 0x33000000,},_sym5027, "^ *(\\.al|\\.cs|\\.lo|\\.vs|\\.hi|\\.eq|\\.clr|\\.ge|\\.gt|\\.pl|\\.mi|\\.le|\\.lt|\\.ne|\\.set|\\.ls|\\.vc|\\.cc|\\.hs|\\.nv|\\.xc|\\.s|)(\\.al|\\.cs|\\.lo|\\.vs|\\.hi|\\.eq|\\.clr|\\.ge|\\.gt|\\.pl|\\.mi|\\.le|\\.lt|\\.ne|\\.set|\\.ls|\\.vc|\\.cc|\\.hs|\\.nv|\\.xc|\\.s|) (g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11)$", 0, 5, 5, 0, 2, 0, _sym5026_operands_operands,0,0,2, 0,0,&_sym5025,0,{}, 0,0,0,0,0,1, },
  // sr_cc_gZ_gX_gY    (1)
  { "sr_cc_gZ_gX_gY", 1, 3, 29, 64,  0x0, { 0x33000000,},_sym7358, "^ *(\\.al|\\.cs|\\.lo|\\.vs|\\.hi|\\.eq|\\.clr|\\.ge|\\.gt|\\.pl|\\.mi|\\.le|\\.lt|\\.ne|\\.set|\\.ls|\\.vc|\\.cc|\\.hs|\\.nv|\\.xc|\\.s|)(\\.al|\\.cs|\\.lo|\\.vs|\\.hi|\\.eq|\\.clr|\\.ge|\\.gt|\\.pl|\\.mi|\\.le|\\.lt|\\.ne|\\.set|\\.ls|\\.vc|\\.cc|\\.hs|\\.nv|\\.xc|\\.s|) (g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11)$", 0, 5, 5, 0, 2, 0, _sym7357_operands_operands,0,0,2, 0,0,&_sym7356,0,{}, 0,0,0,0,0,1, },
  // sr_gX_gY_Iu5    (2)
  { "sr_gX_gY_Iu5", 1, 3, 29, 64,  0x0, { 0x1800000,},_sym5030, "^ *(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),([^},[,, ]+)$", 0, 3, 3, 0, 0, 0, _sym5029_operands_operands,0,0,0, 0,0,&_sym5028,0,{}, 0,0,0,0,0,3, },
// sr_gX_gY_Iu5    (3)
{ "sr_gX_gY_Iu5", 1, 3, 29, 64,  0x0, { 0x1800000,},_sym7361, "^ *(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),([^},[,, ]+)$", 0, 3, 3, 0, 0, 0, _sym7360_operands_operands,0,0,0, 0,0,&_sym7359,0,{}, 0,0,0,0,0,3, },
};

// Instructions named 'sr.s'.
static struct adl_opcode _sym8633[] = {
  // sr_s_gY_gX_Iu5    (0)
  { "sr_s_gY_gX_Iu5", 1, 3, 29, 64,  0x0, { 0x9800000,},_sym5033, "^ *(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),([^},[,, ]+)$", 0, 3, 3, 0, 0, 0, _sym5032_operands_operands,0,0,0, 0,0,&_sym5031,0,{}, 0,0,0,0,0,1, },
// sr_s_gY_gX_Iu5    (1)
{ "sr_s_gY_gX_Iu5", 1, 3, 29, 64,  0x0, { 0x9800000,},_sym7364, "^ *(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),([^},[,, ]+)$", 0, 3, 3, 0, 0, 0, _sym7363_operands_operands,0,0,0, 0,0,&_sym7362,0,{}, 0,0,0,0,0,1, },
};

// Instructions named 'srt'.
static struct adl_opcode _sym8634[] = {
  // srt_sin_asin_mvbat_srt    (0)
  { "srt_sin_asin_mvbat_srt", 1, 0, 3, 64,  0x0, { 0 },_sym3335, "$", 0, 0, 0, 0, 0, 0, 0,_sym3334,1,0, 0,0,&_sym3331,0,{}, 0,0,0,0,0,-1, },
};

// Instructions named 'srt_sin_asin_mvbat'.
static struct adl_opcode _sym8635[] = {
  // srt_sin_asin_mvbat    (0)
  { "srt_sin_asin_mvbat", 1, 1, 3, 64,  0x0, { 0x20000000,},_sym3315, "$", 0, 0, 0, 0, 0, 0, 0,0,0,0, 0,0,&_sym3313,0,{}, 0,0,0,0,0,-1, },
};

// Instructions named 'st'.
static struct adl_opcode _sym8636[] = {
  // st_line_agX_is9_line0_wide_imm    (0)
  { "st_line_agX_is9_line0_wide_imm", 1, 0, 19, 64,  0x0, { 0 },_sym833, "^ *\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\]([+-][^},[[ ]+)?$", 0, 2, 2, 0, 0, 0, _sym831_operands_operands,_sym832,1,0, 0,0,&_sym829,0,{}, 0,0,0,0,0,67, },
// st_line_agX_is9_line1_wide_imm    (1)
{ "st_line_agX_is9_line1_wide_imm", 1, 0, 19, 64,  0x0, { 0 },_sym839, "^ *\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\]([+-][^},[[ ]+)?$", 0, 2, 2, 0, 0, 0, _sym837_operands_operands,_sym838,1,0, 0,0,&_sym835,0,{}, 0,0,0,0,0,1, },
// st_agX_agY_llr_mode    (2)
{ "st_agX_agY_llr_mode", 1, 2, 19, 64,  0x0, { 0x60008000,},_sym827, "^ *(\\.llr4|\\.llr4half|\\.llr8|\\.llr8half) \\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\](\\+|\\-)(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)$", 0, 4, 4, 0, 1, 0, _sym826_operands_operands,0,0,1, 0,0,&_sym825,0,{}, 0,0,0,0,0,2, },
// st_agX_agY    (3)
{ "st_agX_agY", 1, 2, 19, 64,  0x0, { 0x60000000,},_sym824, "^ *\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\](\\+|\\-)(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)$", 0, 3, 3, 0, 0, 0, _sym823_operands_operands,0,0,0, 0,0,&_sym822,0,{}, 0,0,0,0,0,3, },
// st_agY_Is9_gX_line0_wide_imm_st    (4)
{ "st_agY_Is9_gX_line0_wide_imm_st", 1, 0, 29, 64,  0x0, { 0 },_sym7415, "^ *\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)([+-][^},[[, ]+)?\\],(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11)$", 0, 3, 3, 0, 0, 0, _sym7413_operands_operands,_sym7414,1,0, 0,0,&_sym7411,0,{}, 0,0,0,0,0,62, },
// st_agY_Is9_gX_line0_wide_imm_st    (5)
{ "st_agY_Is9_gX_line0_wide_imm_st", 1, 0, 29, 64,  0x0, { 0 },_sym5084, "^ *\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)([+-][^},[[, ]+)?\\],(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11)$", 0, 3, 3, 0, 0, 0, _sym5082_operands_operands,_sym5083,1,0, 0,0,&_sym5080,0,{}, 0,0,0,0,0,62, },
// st_agY_Is9_gX_line1_wide_imm_st    (6)
{ "st_agY_Is9_gX_line1_wide_imm_st", 1, 0, 29, 64,  0x0, { 0 },_sym7421, "^ *\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)([+-][^},[[, ]+)?\\],(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11)$", 0, 3, 3, 0, 0, 0, _sym7419_operands_operands,_sym7420,1,0, 0,0,&_sym7417,0,{}, 0,0,0,0,0,7, },
// st_agY_Is9_gX_line1_wide_imm_st    (7)
{ "st_agY_Is9_gX_line1_wide_imm_st", 1, 0, 29, 64,  0x0, { 0 },_sym5090, "^ *\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)([+-][^},[[, ]+)?\\],(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11)$", 0, 3, 3, 0, 0, 0, _sym5088_operands_operands,_sym5089,1,0, 0,0,&_sym5086,0,{}, 0,0,0,0,0,7, },
// st_sp_Is10_gX    (8)
{ "st_sp_Is10_gX", 1, 3, 29, 64,  0x0, { 0x3000000,},_sym5217, "^ *\\[sp([+-][^},[[, ]+)?\\],(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11)$", 0, 2, 2, 0, 0, 0, _sym5216_operands_operands,0,0,0, 0,0,&_sym5215,0,{}, 0,0,0,0,0,9, },
// st_sp_Is10_gX    (9)
{ "st_sp_Is10_gX", 1, 3, 29, 64,  0x0, { 0x3000000,},_sym7548, "^ *\\[sp([+-][^},[[, ]+)?\\],(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11)$", 0, 2, 2, 0, 0, 0, _sym7547_operands_operands,0,0,0, 0,0,&_sym7546,0,{}, 0,0,0,0,0,9, },
// st_agY_Is9_h    (10)
{ "st_agY_Is9_h", 1, 3, 29, 64,  0x0, { 0x5000060,},_sym7451, "^ *\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)([+-][^},[[, ]+)?\\],h$", 0, 2, 2, 0, 0, 0, _sym7450_operands_operands,0,0,0, 0,0,&_sym7449,0,{}, 0,0,0,0,0,11, },
// st_agY_Is9_h    (11)
{ "st_agY_Is9_h", 1, 3, 29, 64,  0x0, { 0x5000060,},_sym5120, "^ *\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)([+-][^},[[, ]+)?\\],h$", 0, 2, 2, 0, 0, 0, _sym5119_operands_operands,0,0,0, 0,0,&_sym5118,0,{}, 0,0,0,0,0,11, },
// st_agY_Is9_H    (12)
{ "st_agY_Is9_H", 1, 0, 29, 64,  0x0, { 0 },_sym7401, "^ *\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)([+-][^},[[, ]+)?\\],H$", 0, 2, 2, 0, 0, 0, _sym7399_operands_operands,_sym7400,1,0, 0,0,&_sym7397,0,{}, 0,0,0,0,0,13, },
// st_agY_Is9_H    (13)
{ "st_agY_Is9_H", 1, 0, 29, 64,  0x0, { 0 },_sym5070, "^ *\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)([+-][^},[[, ]+)?\\],H$", 0, 2, 2, 0, 0, 0, _sym5068_operands_operands,_sym5069,1,0, 0,0,&_sym5066,0,{}, 0,0,0,0,0,13, },
// st_sp_Is10_h    (14)
{ "st_sp_Is10_h", 1, 3, 29, 64,  0x0, { 0x3000060,},_sym7557, "^ *\\[sp([+-][^},[[, ]+)?\\],h$", 0, 1, 1, 0, 0, 0, _sym7556_operands_operands,0,0,0, 0,0,&_sym7555,0,{}, 0,0,0,0,0,16, },
// st_sp_Is10_H    (15)
{ "st_sp_Is10_H", 1, 0, 29, 64,  0x0, { 0 },_sym5208, "^ *\\[sp([+-][^},[[, ]+)?\\],H$", 0, 1, 1, 0, 0, 0, _sym5206_operands_operands,_sym5207,1,0, 0,0,&_sym5204,0,{}, 0,0,0,0,0,17, },
// st_sp_Is10_h    (16)
{ "st_sp_Is10_h", 1, 3, 29, 64,  0x0, { 0x3000060,},_sym5226, "^ *\\[sp([+-][^},[[, ]+)?\\],h$", 0, 1, 1, 0, 0, 0, _sym5225_operands_operands,0,0,0, 0,0,&_sym5224,0,{}, 0,0,0,0,0,16, },
// st_sp_Is10_H    (17)
{ "st_sp_Is10_H", 1, 0, 29, 64,  0x0, { 0 },_sym7539, "^ *\\[sp([+-][^},[[, ]+)?\\],H$", 0, 1, 1, 0, 0, 0, _sym7537_operands_operands,_sym7538,1,0, 0,0,&_sym7535,0,{}, 0,0,0,0,0,17, },
// st_agY_Is9_u_gX_line0_wide_imm_st    (18)
{ "st_agY_Is9_u_gX_line0_wide_imm_st", 1, 0, 29, 64,  0x0, { 0 },_sym5134, "^ *\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\]([+-][^},[[, ]+)?,(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11)$", 0, 3, 3, 0, 0, 0, _sym5132_operands_operands,_sym5133,1,0, 0,0,&_sym5130,0,{}, 0,0,0,0,0,64, },
// st_agY_Is9_u_gX_line0_wide_imm_st    (19)
{ "st_agY_Is9_u_gX_line0_wide_imm_st", 1, 0, 29, 64,  0x0, { 0 },_sym7465, "^ *\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\]([+-][^},[[, ]+)?,(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11)$", 0, 3, 3, 0, 0, 0, _sym7463_operands_operands,_sym7464,1,0, 0,0,&_sym7461,0,{}, 0,0,0,0,0,64, },
// st_agY_Is9_u_gX_line1_wide_imm_st    (20)
{ "st_agY_Is9_u_gX_line1_wide_imm_st", 1, 0, 29, 64,  0x0, { 0 },_sym5140, "^ *\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\]([+-][^},[[, ]+)?,(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11)$", 0, 3, 3, 0, 0, 0, _sym5138_operands_operands,_sym5139,1,0, 0,0,&_sym5136,0,{}, 0,0,0,0,0,21, },
// st_agY_Is9_u_gX_line1_wide_imm_st    (21)
{ "st_agY_Is9_u_gX_line1_wide_imm_st", 1, 0, 29, 64,  0x0, { 0 },_sym7471, "^ *\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\]([+-][^},[[, ]+)?,(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11)$", 0, 3, 3, 0, 0, 0, _sym7469_operands_operands,_sym7470,1,0, 0,0,&_sym7467,0,{}, 0,0,0,0,0,21, },
// st_u_agY_u_agZ_h    (22)
{ "st_u_agY_u_agZ_h", 1, 3, 29, 64,  0x0, { 0xd600060,},_sym5371, "^ *\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\](\\+|\\-)(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19),h$", 0, 3, 3, 0, 0, 0, _sym5370_operands_operands,0,0,0, 0,0,&_sym5369,0,{}, 0,0,0,0,0,23, },
// st_u_agY_u_agZ_h    (23)
{ "st_u_agY_u_agZ_h", 1, 3, 29, 64,  0x0, { 0xd600060,},_sym7702, "^ *\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\](\\+|\\-)(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19),h$", 0, 3, 3, 0, 0, 0, _sym7701_operands_operands,0,0,0, 0,0,&_sym7700,0,{}, 0,0,0,0,0,23, },
// st_agY_agZ_u_gZ_plus    (24)
{ "st_agY_agZ_u_gZ_plus", 1, 0, 29, 64,  0x0, { 0 },_sym5203, "^ *\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\+(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\],(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11)$", 0, 3, 3, 0, 0, 0, _sym5201_operands_operands,_sym5202,1,0, 0,0,&_sym5199,0,{}, 0,0,0,0,0,-1, },
// st_agY_agZ_u_gZ_plus    (25)
{ "st_agY_agZ_u_gZ_plus", 1, 0, 29, 64,  0x0, { 0 },_sym7534, "^ *\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\+(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\],(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11)$", 0, 3, 3, 0, 0, 0, _sym7532_operands_operands,_sym7533,1,0, 0,0,&_sym7530,0,{}, 0,0,0,0,0,-1, },
// st_agY_agZ_u_gZ_minus    (26)
{ "st_agY_agZ_u_gZ_minus", 1, 0, 29, 64,  0x0, { 0 },_sym7529, "^ *\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\-(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\],(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11)$", 0, 3, 3, 0, 0, 0, _sym7527_operands_operands,_sym7528,1,0, 0,0,&_sym7525,0,{}, 0,0,0,0,0,-1, },
// st_u_agY_u_agZ_gZ_minus    (27)
{ "st_u_agY_u_agZ_gZ_minus", 1, 0, 29, 64,  0x0, { 0 },_sym7694, "^ *\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\]\\-(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19),(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11)$", 0, 3, 3, 0, 0, 0, _sym7692_operands_operands,_sym7693,1,0, 0,0,&_sym7690,0,{}, 0,0,0,0,0,-1, },
// st_u_agY_u_agZ_gZ_minus    (28)
{ "st_u_agY_u_agZ_gZ_minus", 1, 0, 29, 64,  0x0, { 0 },_sym5363, "^ *\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\]\\-(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19),(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11)$", 0, 3, 3, 0, 0, 0, _sym5361_operands_operands,_sym5362,1,0, 0,0,&_sym5359,0,{}, 0,0,0,0,0,-1, },
// st_u_agY_u_agZ_gZ_plus    (29)
{ "st_u_agY_u_agZ_gZ_plus", 1, 0, 29, 64,  0x0, { 0 },_sym5368, "^ *\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\]\\+(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19),(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11)$", 0, 3, 3, 0, 0, 0, _sym5366_operands_operands,_sym5367,1,0, 0,0,&_sym5364,0,{}, 0,0,0,0,0,-1, },
// st_u_agY_u_agZ_gZ_plus    (30)
{ "st_u_agY_u_agZ_gZ_plus", 1, 0, 29, 64,  0x0, { 0 },_sym7699, "^ *\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\]\\+(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19),(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11)$", 0, 3, 3, 0, 0, 0, _sym7697_operands_operands,_sym7698,1,0, 0,0,&_sym7695,0,{}, 0,0,0,0,0,-1, },
// st_agY_agZ_u_gZ_minus    (31)
{ "st_agY_agZ_u_gZ_minus", 1, 0, 29, 64,  0x0, { 0 },_sym5198, "^ *\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\-(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\],(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11)$", 0, 3, 3, 0, 0, 0, _sym5196_operands_operands,_sym5197,1,0, 0,0,&_sym5194,0,{}, 0,0,0,0,0,-1, },
// st_agY_agZ_H_plus    (32)
{ "st_agY_agZ_H_plus", 1, 0, 29, 64,  0x0, { 0 },_sym7508, "^ *\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\+(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\],H$", 0, 2, 2, 0, 0, 0, _sym7506_operands_operands,_sym7507,1,0, 0,0,&_sym7504,0,{}, 0,0,0,0,0,-1, },
// st_agY_agZ_H_minus    (33)
{ "st_agY_agZ_H_minus", 1, 0, 29, 64,  0x0, { 0 },_sym7503, "^ *\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\-(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\],H$", 0, 2, 2, 0, 0, 0, _sym7501_operands_operands,_sym7502,1,0, 0,0,&_sym7499,0,{}, 0,0,0,0,0,-1, },
// st_agY_agZ_h_minus    (34)
{ "st_agY_agZ_h_minus", 1, 0, 29, 64,  0x0, { 0 },_sym7516, "^ *\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\-(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\],h$", 0, 2, 2, 0, 0, 0, _sym7514_operands_operands,_sym7515,1,0, 0,0,&_sym7512,0,{}, 0,0,0,0,0,-1, },
// st_u_agY_u_agZ_H_minus    (35)
{ "st_u_agY_u_agZ_H_minus", 1, 0, 29, 64,  0x0, { 0 },_sym7681, "^ *\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\]\\-(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19),H$", 0, 2, 2, 0, 0, 0, _sym7679_operands_operands,_sym7680,1,0, 0,0,&_sym7677,0,{}, 0,0,0,0,0,-1, },
// st_u_agY_u_agZ_H_plus    (36)
{ "st_u_agY_u_agZ_H_plus", 1, 0, 29, 64,  0x0, { 0 },_sym7686, "^ *\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\]\\+(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19),H$", 0, 2, 2, 0, 0, 0, _sym7684_operands_operands,_sym7685,1,0, 0,0,&_sym7682,0,{}, 0,0,0,0,0,-1, },
// st_u_agY_u_agZ_h_minus    (37)
{ "st_u_agY_u_agZ_h_minus", 1, 0, 29, 64,  0x0, { 0 },_sym7707, "^ *\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\]\\-(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19),h$", 0, 2, 2, 0, 0, 0, _sym7705_operands_operands,_sym7706,1,0, 0,0,&_sym7703,0,{}, 0,0,0,0,0,-1, },
// st_u_agY_u_agZ_h_plus    (38)
{ "st_u_agY_u_agZ_h_plus", 1, 0, 29, 64,  0x0, { 0 },_sym7712, "^ *\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\]\\+(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19),h$", 0, 2, 2, 0, 0, 0, _sym7710_operands_operands,_sym7711,1,0, 0,0,&_sym7708,0,{}, 0,0,0,0,0,-1, },
// st_agY_agZ_h_plus    (39)
{ "st_agY_agZ_h_plus", 1, 0, 29, 64,  0x0, { 0 },_sym7521, "^ *\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\+(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\],h$", 0, 2, 2, 0, 0, 0, _sym7519_operands_operands,_sym7520,1,0, 0,0,&_sym7517,0,{}, 0,0,0,0,0,-1, },
// st_u_agY_u_agZ_h_plus    (40)
{ "st_u_agY_u_agZ_h_plus", 1, 0, 29, 64,  0x0, { 0 },_sym5381, "^ *\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\]\\+(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19),h$", 0, 2, 2, 0, 0, 0, _sym5379_operands_operands,_sym5380,1,0, 0,0,&_sym5377,0,{}, 0,0,0,0,0,-1, },
// st_u_agY_u_agZ_h_minus    (41)
{ "st_u_agY_u_agZ_h_minus", 1, 0, 29, 64,  0x0, { 0 },_sym5376, "^ *\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\]\\-(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19),h$", 0, 2, 2, 0, 0, 0, _sym5374_operands_operands,_sym5375,1,0, 0,0,&_sym5372,0,{}, 0,0,0,0,0,-1, },
// st_agY_agZ_H_minus    (42)
{ "st_agY_agZ_H_minus", 1, 0, 29, 64,  0x0, { 0 },_sym5172, "^ *\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\-(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\],H$", 0, 2, 2, 0, 0, 0, _sym5170_operands_operands,_sym5171,1,0, 0,0,&_sym5168,0,{}, 0,0,0,0,0,-1, },
// st_u_agY_u_agZ_H_plus    (43)
{ "st_u_agY_u_agZ_H_plus", 1, 0, 29, 64,  0x0, { 0 },_sym5355, "^ *\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\]\\+(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19),H$", 0, 2, 2, 0, 0, 0, _sym5353_operands_operands,_sym5354,1,0, 0,0,&_sym5351,0,{}, 0,0,0,0,0,-1, },
// st_u_agY_u_agZ_H_minus    (44)
{ "st_u_agY_u_agZ_H_minus", 1, 0, 29, 64,  0x0, { 0 },_sym5350, "^ *\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\]\\-(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19),H$", 0, 2, 2, 0, 0, 0, _sym5348_operands_operands,_sym5349,1,0, 0,0,&_sym5346,0,{}, 0,0,0,0,0,-1, },
// st_agY_agZ_H_plus    (45)
{ "st_agY_agZ_H_plus", 1, 0, 29, 64,  0x0, { 0 },_sym5177, "^ *\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\+(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\],H$", 0, 2, 2, 0, 0, 0, _sym5175_operands_operands,_sym5176,1,0, 0,0,&_sym5173,0,{}, 0,0,0,0,0,-1, },
// st_agY_agZ_h_minus    (46)
{ "st_agY_agZ_h_minus", 1, 0, 29, 64,  0x0, { 0 },_sym5185, "^ *\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\-(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\],h$", 0, 2, 2, 0, 0, 0, _sym5183_operands_operands,_sym5184,1,0, 0,0,&_sym5181,0,{}, 0,0,0,0,0,-1, },
// st_agY_agZ_h_plus    (47)
{ "st_agY_agZ_h_plus", 1, 0, 29, 64,  0x0, { 0 },_sym5190, "^ *\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\+(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\],h$", 0, 2, 2, 0, 0, 0, _sym5188_operands_operands,_sym5189,1,0, 0,0,&_sym5186,0,{}, 0,0,0,0,0,-1, },
// st_u_sp_Is10_gX    (48)
{ "st_u_sp_Is10_gX", 1, 3, 29, 64,  0x0, { 0x3600000,},_sym5385, "^ *\\[sp\\]([+-][^},[[, ]+)?,(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11)$", 0, 2, 2, 0, 0, 0, _sym5384_operands_operands,0,0,0, 0,0,&_sym5383,0,{}, 0,0,0,0,0,49, },
// st_u_sp_Is10_gX    (49)
{ "st_u_sp_Is10_gX", 1, 3, 29, 64,  0x0, { 0x3600000,},_sym7716, "^ *\\[sp\\]([+-][^},[[, ]+)?,(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11)$", 0, 2, 2, 0, 0, 0, _sym7715_operands_operands,0,0,0, 0,0,&_sym7714,0,{}, 0,0,0,0,0,49, },
// st_u_agY_u_Is9_H    (50)
{ "st_u_agY_u_Is9_H", 1, 0, 29, 64,  0x0, { 0 },_sym7663, "^ *\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\]([+-][^},[[, ]+)?,H$", 0, 2, 2, 0, 0, 0, _sym7661_operands_operands,_sym7662,1,0, 0,0,&_sym7659,0,{}, 0,0,0,0,0,53, },
// st_u_agY_u_Is9_h    (51)
{ "st_u_agY_u_Is9_h", 1, 3, 29, 64,  0x0, { 0x5600060,},_sym7671, "^ *\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\]([+-][^},[[, ]+)?,h$", 0, 2, 2, 0, 0, 0, _sym7670_operands_operands,0,0,0, 0,0,&_sym7669,0,{}, 0,0,0,0,0,52, },
// st_u_agY_u_Is9_h    (52)
{ "st_u_agY_u_Is9_h", 1, 3, 29, 64,  0x0, { 0x5600060,},_sym5340, "^ *\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\]([+-][^},[[, ]+)?,h$", 0, 2, 2, 0, 0, 0, _sym5339_operands_operands,0,0,0, 0,0,&_sym5338,0,{}, 0,0,0,0,0,52, },
// st_u_agY_u_Is9_H    (53)
{ "st_u_agY_u_Is9_H", 1, 0, 29, 64,  0x0, { 0 },_sym5332, "^ *\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\]([+-][^},[[, ]+)?,H$", 0, 2, 2, 0, 0, 0, _sym5330_operands_operands,_sym5331,1,0, 0,0,&_sym5328,0,{}, 0,0,0,0,0,53, },
// st_u_sp_u_Is10_H    (54)
{ "st_u_sp_u_Is10_H", 1, 0, 29, 64,  0x0, { 0 },_sym7727, "^ *\\[sp\\]([+-][^},[[, ]+)?,H$", 0, 1, 1, 0, 0, 0, _sym7725_operands_operands,_sym7726,1,0, 0,0,&_sym7723,0,{}, 0,0,0,0,0,57, },
// st_u_sp_u_Is10_h    (55)
{ "st_u_sp_u_Is10_h", 1, 3, 29, 64,  0x0, { 0x3600060,},_sym7735, "^ *\\[sp\\]([+-][^},[[, ]+)?,h$", 0, 1, 1, 0, 0, 0, _sym7734_operands_operands,0,0,0, 0,0,&_sym7733,0,{}, 0,0,0,0,0,56, },
// st_u_sp_u_Is10_h    (56)
{ "st_u_sp_u_Is10_h", 1, 3, 29, 64,  0x0, { 0x3600060,},_sym5404, "^ *\\[sp\\]([+-][^},[[, ]+)?,h$", 0, 1, 1, 0, 0, 0, _sym5403_operands_operands,0,0,0, 0,0,&_sym5402,0,{}, 0,0,0,0,0,56, },
// st_u_sp_u_Is10_H    (57)
{ "st_u_sp_u_Is10_H", 1, 0, 29, 64,  0x0, { 0 },_sym5396, "^ *\\[sp\\]([+-][^},[[, ]+)?,H$", 0, 1, 1, 0, 0, 0, _sym5394_operands_operands,_sym5395,1,0, 0,0,&_sym5392,0,{}, 0,0,0,0,0,57, },
// st_Iu19_H_HI    (58)
{ "st_Iu19_H_HI", 1, 0, 29, 64,  0x0, { 0 },_sym5062, "^ *([^},[, ]+),H$", 0, 1, 1, 0, 0, 0, _sym5060_operands_operands,_sym5061,1,0, 0,0,&_sym5058,0,{}, 0,0,0,0,0,61, },
// st_Iu19_h_HI    (59)
{ "st_Iu19_h_HI", 1, 3, 29, 64,  0x0, { 0x50000060,},_sym5065, "^ *([^},[, ]+),h$", 0, 1, 1, 0, 0, 0, _sym5064_operands_operands,0,0,0, 0,0,&_sym5063,0,{}, 0,0,0,0,0,60, },
// st_Iu19_h_LO    (60)
{ "st_Iu19_h_LO", 1, 3, 29, 64,  0x0, { 0x50000060,},_sym7396, "^ *([^},[, ]+),h$", 0, 1, 1, 0, 0, 0, _sym7395_operands_operands,0,0,0, 0,0,&_sym7394,0,{}, 0,0,0,0,0,60, },
// st_Iu19_H_LO    (61)
{ "st_Iu19_H_LO", 1, 0, 29, 64,  0x0, { 0 },_sym7393, "^ *([^},[, ]+),H$", 0, 1, 1, 0, 0, 0, _sym7391_operands_operands,_sym7392,1,0, 0,0,&_sym7389,0,{}, 0,0,0,0,0,61, },
// st_gY_aXIs18    (62)
{ "st_gY_aXIs18", 1, 0, 36, 64,  0x0, { 0 },_sym2293, "^ *\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)([+-][^},[[, ]+)?\\],(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11)$", 0, 3, 3, 0, 0, 0, _sym2291_operands_operands,_sym2292,1,0, 0,0,&_sym2289,0,{}, 0,0,0,0,0,62, },
// st_gY_spIs21    (63)
{ "st_gY_spIs21", 1, 0, 36, 64,  0x0, { 0 },_sym2304, "^ *\\[sp([+-][^},[[, ]+)?\\],(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)$", 0, 2, 2, 0, 0, 0, _sym2302_operands_operands,_sym2303,1,0, 0,0,&_sym2300,0,{}, 0,0,0,0,0,63, },
// stC_agX_Is18_u_gY_st    (64)
{ "stC_agX_Is18_u_gY_st", 1, 0, 36, 64,  0x0, { 0 },_sym2210, "^ *\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\]([+-][^},[[, ]+)?,(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11)$", 0, 3, 3, 0, 0, 0, _sym2208_operands_operands,_sym2209,1,0, 0,0,&_sym2206,0,{}, 0,0,0,0,0,64, },
// stC_sp_Is21_u_agY_st    (65)
{ "stC_sp_Is21_u_agY_st", 1, 0, 36, 64,  0x0, { 0 },_sym2242, "^ *\\[sp\\]([+-][^},[[, ]+)?,(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)$", 0, 2, 2, 0, 0, 0, _sym2240_operands_operands,_sym2241,1,0, 0,0,&_sym2238,0,{}, 0,0,0,0,0,65, },
// st_agX_Is15_real_imag    (66)
{ "st_agX_Is15_real_imag", 1, 7, 58, 64,  0x0, { 0x0,0x18000000,},_sym2854, "^ *\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\]([+-][^},[[,, ]+)?,([^},[[,, ]+),([^},[[,, ]+)$", 0, 4, 4, 0, 0, 0, _sym2853_operands_operands,0,0,0, 0,0,&_sym2852,0,{}, 0,0,0,0,0,66, },
// st_agX_Is18    (67)
{ "st_agX_Is18", 1, 0, 36, 64,  0x0, { 0 },_sym2282, "^ *\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\]([+-][^},[[ ]+)?$", 0, 2, 2, 0, 0, 0, _sym2280_operands_operands,_sym2281,1,0, 0,0,&_sym2278,0,{}, 0,0,0,0,0,67, },
// stw_Iu22_gX_st    (68)
{ "stw_Iu22_gX_st", 1, 0, 58, 64,  0x0, { 0 },_sym2918, "^ *([^},[, ]+),(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11)$", 0, 2, 2, 0, 0, 0, _sym2916_operands_operands,_sym2917,1,0, 0,0,&_sym2914,0,{}, 0,0,0,0,0,68, },
// stw_Iu20_I32_st_withBytes    (69)
{ "stw_Iu20_I32_st_withBytes", 1, 0, 58, 64,  0x0, { 0 },_sym2903, "^ *([^},[, ]+),([^},[, ]+)$", 0, 2, 2, 0, 0, 0, _sym2901_operands_operands,_sym2902,1,0, 0,0,&_sym2899,0,{}, 0,0,0,0,0,69, },
};

// Instructions named 'st.high'.
static struct adl_opcode _sym8637[] = {
  // st_high_agX_agY_gZ_minus    (0)
  { "st_high_agX_agY_gZ_minus", 1, 4, 36, 64,  0x0, { 0x0,0x90100800,},_sym2334, "^ *\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\]\\-(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19),(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11)$", 0, 3, 3, 0, 0, 0, _sym2333_operands_operands,0,0,0, 0,0,&_sym2332,0,{}, 0,0,0,0,0,-1, },
  // st_high_agX_agY_gZ_plus    (1)
  { "st_high_agX_agY_gZ_plus", 1, 4, 36, 64,  0x0, { 0x0,0x90100000,},_sym2337, "^ *\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\]\\+(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19),(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11)$", 0, 3, 3, 0, 0, 0, _sym2336_operands_operands,0,0,0, 0,0,&_sym2335,0,{}, 0,0,0,0,0,-1, },
  // st_high_agX_agY_Iu8_minus    (2)
  { "st_high_agX_agY_Iu8_minus", 1, 4, 36, 64,  0x0, { 0x0,0x90000800,},_sym2328, "^ *\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\]\\-(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19),([^},[[, ]+)$", 0, 3, 3, 0, 0, 0, _sym2327_operands_operands,0,0,0, 0,0,&_sym2326,0,{}, 0,0,0,0,0,2, },
// st_high_agX_agY_Iu8_plus    (3)
{ "st_high_agX_agY_Iu8_plus", 1, 4, 36, 64,  0x0, { 0x0,0x90000000,},_sym2331, "^ *\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\]\\+(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19),([^},[[, ]+)$", 0, 3, 3, 0, 0, 0, _sym2330_operands_operands,0,0,0, 0,0,&_sym2329,0,{}, 0,0,0,0,0,3, },
// st_high_agX_Is16_gZ    (4)
{ "st_high_agX_Is16_gZ", 1, 4, 36, 64,  0x0, { 0x0,0x94100000,},_sym2320, "^ *\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\]([+-][^},[[, ]+)?,(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11)$", 0, 3, 3, 0, 0, 0, _sym2319_operands_operands,0,0,0, 0,0,&_sym2318,0,{}, 0,0,0,0,0,4, },
// st_high_agX_Is16_Iu8    (5)
{ "st_high_agX_Is16_Iu8", 1, 4, 36, 64,  0x0, { 0x0,0x94000000,},_sym2312, "^ *\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\]([+-][^},[[, ]+)?,([^},[[, ]+)$", 0, 3, 3, 0, 0, 0, _sym2311_operands_operands,0,0,0, 0,0,&_sym2310,0,{}, 0,0,0,0,0,5, },
};

// Instructions named 'st.laddr'.
static struct adl_opcode _sym8638[] = {
  // stA_line1_agX_is9_st    (0)
  { "stA_line1_agX_is9_st", 1, 0, 19, 64,  0x0, { 0 },_sym766, "^ *\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\]([+-][^},[[ ]+)?$", 0, 2, 2, 0, 0, 0, _sym764_operands_operands,_sym765,1,0, 0,0,&_sym762,0,{}, 0,0,0,0,0,0, },
// st_agY_Is9_gX_st_line    (1)
{ "st_agY_Is9_gX_st_line", 1, 0, 29, 64,  0x0, { 0 },_sym5100, "^ *\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)([+-][^},[[, ]+)?\\],(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11)$", 0, 3, 3, 0, 0, 0, _sym5098_operands_operands,_sym5099,1,0, 0,0,&_sym5096,0,{}, 0,0,0,0,0,2, },
// st_agY_Is9_gX_st_line    (2)
{ "st_agY_Is9_gX_st_line", 1, 0, 29, 64,  0x0, { 0 },_sym7431, "^ *\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)([+-][^},[[, ]+)?\\],(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11)$", 0, 3, 3, 0, 0, 0, _sym7429_operands_operands,_sym7430,1,0, 0,0,&_sym7427,0,{}, 0,0,0,0,0,2, },
// st_agY_Is9_u_gX_st_line    (3)
{ "st_agY_Is9_u_gX_st_line", 1, 0, 29, 64,  0x0, { 0 },_sym5150, "^ *\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\]([+-][^},[[, ]+)?,(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11)$", 0, 3, 3, 0, 0, 0, _sym5148_operands_operands,_sym5149,1,0, 0,0,&_sym5146,0,{}, 0,0,0,0,0,4, },
// st_agY_Is9_u_gX_st_line    (4)
{ "st_agY_Is9_u_gX_st_line", 1, 0, 29, 64,  0x0, { 0 },_sym7481, "^ *\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\]([+-][^},[[, ]+)?,(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11)$", 0, 3, 3, 0, 0, 0, _sym7479_operands_operands,_sym7480,1,0, 0,0,&_sym7477,0,{}, 0,0,0,0,0,4, },
};

// Instructions named 'st.laddr.u'.
static struct adl_opcode _sym8639[] = {
  // st_u_aY_Is9_gX_st_line    (0)
  { "st_u_aY_Is9_gX_st_line", 1, 0, 29, 64,  0x0, { 0 },_sym5241, "^ *\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)([+-][^},[[, ]+)?\\],(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11)$", 0, 3, 3, 0, 0, 0, _sym5239_operands_operands,_sym5240,1,0, 0,0,&_sym5237,0,{}, 0,0,0,0,0,1, },
// st_u_aY_Is9_gX_st_line    (1)
{ "st_u_aY_Is9_gX_st_line", 1, 0, 29, 64,  0x0, { 0 },_sym7572, "^ *\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)([+-][^},[[, ]+)?\\],(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11)$", 0, 3, 3, 0, 0, 0, _sym7570_operands_operands,_sym7571,1,0, 0,0,&_sym7568,0,{}, 0,0,0,0,0,1, },
};

// Instructions named 'st.laddr.w'.
static struct adl_opcode _sym8640[] = {
  // stA_w_line1_agX_is9_st    (0)
  { "stA_w_line1_agX_is9_st", 1, 0, 19, 64,  0x0, { 0 },_sym796, "^ *\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\]([+-][^},[[ ]+)?$", 0, 2, 2, 0, 0, 0, _sym794_operands_operands,_sym795,1,0, 0,0,&_sym792,0,{}, 0,0,0,0,0,0, },
};

// Instructions named 'st.low'.
static struct adl_opcode _sym8641[] = {
  // st_low_agX_agY_gZ_minus    (0)
  { "st_low_agX_agY_gZ_minus", 1, 4, 36, 64,  0x0, { 0x0,0x88100800,},_sym2362, "^ *\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\]\\-(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19),(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11)$", 0, 3, 3, 0, 0, 0, _sym2361_operands_operands,0,0,0, 0,0,&_sym2360,0,{}, 0,0,0,0,0,-1, },
  // st_low_agX_agY_gZ_plus    (1)
  { "st_low_agX_agY_gZ_plus", 1, 4, 36, 64,  0x0, { 0x0,0x88100000,},_sym2365, "^ *\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\]\\+(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19),(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11)$", 0, 3, 3, 0, 0, 0, _sym2364_operands_operands,0,0,0, 0,0,&_sym2363,0,{}, 0,0,0,0,0,-1, },
  // st_low_agX_agY_Iu8_minus    (2)
  { "st_low_agX_agY_Iu8_minus", 1, 4, 36, 64,  0x0, { 0x0,0x88000800,},_sym2356, "^ *\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\]\\-(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19),([^},[[, ]+)$", 0, 3, 3, 0, 0, 0, _sym2355_operands_operands,0,0,0, 0,0,&_sym2354,0,{}, 0,0,0,0,0,2, },
// st_low_agX_agY_Iu8_plus    (3)
{ "st_low_agX_agY_Iu8_plus", 1, 4, 36, 64,  0x0, { 0x0,0x88000000,},_sym2359, "^ *\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\]\\+(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19),([^},[[, ]+)$", 0, 3, 3, 0, 0, 0, _sym2358_operands_operands,0,0,0, 0,0,&_sym2357,0,{}, 0,0,0,0,0,3, },
// st_low_agX_Is16_gZ    (4)
{ "st_low_agX_Is16_gZ", 1, 4, 36, 64,  0x0, { 0x0,0x8c100000,},_sym2348, "^ *\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\]([+-][^},[[, ]+)?,(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11)$", 0, 3, 3, 0, 0, 0, _sym2347_operands_operands,0,0,0, 0,0,&_sym2346,0,{}, 0,0,0,0,0,4, },
// st_low_agX_Is16_Iu8    (5)
{ "st_low_agX_Is16_Iu8", 1, 4, 36, 64,  0x0, { 0x0,0x8c000000,},_sym2340, "^ *\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\]([+-][^},[[, ]+)?,([^},[[, ]+)$", 0, 3, 3, 0, 0, 0, _sym2339_operands_operands,0,0,0, 0,0,&_sym2338,0,{}, 0,0,0,0,0,5, },
};

// Instructions named 'st.sc'.
static struct adl_opcode _sym8642[] = {
  // st_sc_agX_agY    (0)
  { "st_sc_agX_agY", 1, 2, 19, 64,  0x0, { 0x60006000,},_sym842, "^ *\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\](\\+|\\-)(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)$", 0, 3, 3, 0, 0, 0, _sym841_operands_operands,0,0,0, 0,0,&_sym840,0,{}, 0,0,0,0,0,0, },
};

// Instructions named 'st.u'.
static struct adl_opcode _sym8643[] = {
  // st_u_agY_Is9_gX_line0_wide_imm_st    (0)
  { "st_u_agY_Is9_gX_line0_wide_imm_st", 1, 0, 29, 64,  0x0, { 0 },_sym5265, "^ *\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)([+-][^},[[, ]+)?\\],(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11)$", 0, 3, 3, 0, 0, 0, _sym5263_operands_operands,_sym5264,1,0, 0,0,&_sym5261,0,{}, 0,0,0,0,0,20, },
// st_u_agY_Is9_gX_line0_wide_imm_st    (1)
{ "st_u_agY_Is9_gX_line0_wide_imm_st", 1, 0, 29, 64,  0x0, { 0 },_sym7596, "^ *\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)([+-][^},[[, ]+)?\\],(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11)$", 0, 3, 3, 0, 0, 0, _sym7594_operands_operands,_sym7595,1,0, 0,0,&_sym7592,0,{}, 0,0,0,0,0,20, },
// st_u_agY_Is9_gX_line1_wide_imm_st    (2)
{ "st_u_agY_Is9_gX_line1_wide_imm_st", 1, 0, 29, 64,  0x0, { 0 },_sym5271, "^ *\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)([+-][^},[[, ]+)?\\],(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11)$", 0, 3, 3, 0, 0, 0, _sym5269_operands_operands,_sym5270,1,0, 0,0,&_sym5267,0,{}, 0,0,0,0,0,3, },
// st_u_agY_Is9_gX_line1_wide_imm_st    (3)
{ "st_u_agY_Is9_gX_line1_wide_imm_st", 1, 0, 29, 64,  0x0, { 0 },_sym7602, "^ *\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)([+-][^},[[, ]+)?\\],(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11)$", 0, 3, 3, 0, 0, 0, _sym7600_operands_operands,_sym7601,1,0, 0,0,&_sym7598,0,{}, 0,0,0,0,0,3, },
// st_u_agY_Is9_H    (4)
{ "st_u_agY_Is9_H", 1, 0, 29, 64,  0x0, { 0 },_sym5251, "^ *\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)([+-][^},[[, ]+)?\\],H$", 0, 2, 2, 0, 0, 0, _sym5249_operands_operands,_sym5250,1,0, 0,0,&_sym5247,0,{}, 0,0,0,0,0,7, },
// st_u_agY_Is9_h    (5)
{ "st_u_agY_Is9_h", 1, 3, 29, 64,  0x0, { 0x5200060,},_sym5286, "^ *\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)([+-][^},[[, ]+)?\\],h$", 0, 2, 2, 0, 0, 0, _sym5285_operands_operands,0,0,0, 0,0,&_sym5284,0,{}, 0,0,0,0,0,6, },
// st_u_agY_Is9_h    (6)
{ "st_u_agY_Is9_h", 1, 3, 29, 64,  0x0, { 0x5200060,},_sym7617, "^ *\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)([+-][^},[[, ]+)?\\],h$", 0, 2, 2, 0, 0, 0, _sym7616_operands_operands,0,0,0, 0,0,&_sym7615,0,{}, 0,0,0,0,0,6, },
// st_u_agY_Is9_H    (7)
{ "st_u_agY_Is9_H", 1, 0, 29, 64,  0x0, { 0 },_sym7582, "^ *\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)([+-][^},[[, ]+)?\\],H$", 0, 2, 2, 0, 0, 0, _sym7580_operands_operands,_sym7581,1,0, 0,0,&_sym7578,0,{}, 0,0,0,0,0,7, },
// st_u_agY_agZ_u_gZ_plus    (8)
{ "st_u_agY_agZ_u_gZ_plus", 1, 0, 29, 64,  0x0, { 0 },_sym5327, "^ *\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\+(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\],(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11)$", 0, 3, 3, 0, 0, 0, _sym5325_operands_operands,_sym5326,1,0, 0,0,&_sym5323,0,{}, 0,0,0,0,0,-1, },
// st_u_agY_agZ_u_gZ_plus    (9)
{ "st_u_agY_agZ_u_gZ_plus", 1, 0, 29, 64,  0x0, { 0 },_sym7658, "^ *\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\+(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\],(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11)$", 0, 3, 3, 0, 0, 0, _sym7656_operands_operands,_sym7657,1,0, 0,0,&_sym7654,0,{}, 0,0,0,0,0,-1, },
// st_u_agY_agZ_u_gZ_minus    (10)
{ "st_u_agY_agZ_u_gZ_minus", 1, 0, 29, 64,  0x0, { 0 },_sym7653, "^ *\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\-(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\],(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11)$", 0, 3, 3, 0, 0, 0, _sym7651_operands_operands,_sym7652,1,0, 0,0,&_sym7649,0,{}, 0,0,0,0,0,-1, },
// st_u_agY_agZ_u_gZ_minus    (11)
{ "st_u_agY_agZ_u_gZ_minus", 1, 0, 29, 64,  0x0, { 0 },_sym5322, "^ *\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\-(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\],(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11)$", 0, 3, 3, 0, 0, 0, _sym5320_operands_operands,_sym5321,1,0, 0,0,&_sym5318,0,{}, 0,0,0,0,0,-1, },
// st_u_agY_agZ_h_plus    (12)
{ "st_u_agY_agZ_h_plus", 1, 0, 29, 64,  0x0, { 0 },_sym5314, "^ *\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\+(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\],h$", 0, 2, 2, 0, 0, 0, _sym5312_operands_operands,_sym5313,1,0, 0,0,&_sym5310,0,{}, 0,0,0,0,0,-1, },
// st_u_agY_agZ_h_minus    (13)
{ "st_u_agY_agZ_h_minus", 1, 0, 29, 64,  0x0, { 0 },_sym5309, "^ *\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\-(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\],h$", 0, 2, 2, 0, 0, 0, _sym5307_operands_operands,_sym5308,1,0, 0,0,&_sym5305,0,{}, 0,0,0,0,0,-1, },
// st_u_agY_agZ_H_plus    (14)
{ "st_u_agY_agZ_H_plus", 1, 0, 29, 64,  0x0, { 0 },_sym5301, "^ *\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\+(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\],H$", 0, 2, 2, 0, 0, 0, _sym5299_operands_operands,_sym5300,1,0, 0,0,&_sym5297,0,{}, 0,0,0,0,0,-1, },
// st_u_agY_agZ_H_minus    (15)
{ "st_u_agY_agZ_H_minus", 1, 0, 29, 64,  0x0, { 0 },_sym7627, "^ *\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\-(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\],H$", 0, 2, 2, 0, 0, 0, _sym7625_operands_operands,_sym7626,1,0, 0,0,&_sym7623,0,{}, 0,0,0,0,0,-1, },
// st_u_agY_agZ_H_plus    (16)
{ "st_u_agY_agZ_H_plus", 1, 0, 29, 64,  0x0, { 0 },_sym7632, "^ *\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\+(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\],H$", 0, 2, 2, 0, 0, 0, _sym7630_operands_operands,_sym7631,1,0, 0,0,&_sym7628,0,{}, 0,0,0,0,0,-1, },
// st_u_agY_agZ_h_minus    (17)
{ "st_u_agY_agZ_h_minus", 1, 0, 29, 64,  0x0, { 0 },_sym7640, "^ *\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\-(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\],h$", 0, 2, 2, 0, 0, 0, _sym7638_operands_operands,_sym7639,1,0, 0,0,&_sym7636,0,{}, 0,0,0,0,0,-1, },
// st_u_agY_agZ_h_plus    (18)
{ "st_u_agY_agZ_h_plus", 1, 0, 29, 64,  0x0, { 0 },_sym7645, "^ *\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\+(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\],h$", 0, 2, 2, 0, 0, 0, _sym7643_operands_operands,_sym7644,1,0, 0,0,&_sym7641,0,{}, 0,0,0,0,0,-1, },
// st_u_agY_agZ_H_minus    (19)
{ "st_u_agY_agZ_H_minus", 1, 0, 29, 64,  0x0, { 0 },_sym5296, "^ *\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\-(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\],H$", 0, 2, 2, 0, 0, 0, _sym5294_operands_operands,_sym5295,1,0, 0,0,&_sym5292,0,{}, 0,0,0,0,0,-1, },
// st_u_gY_agXIs18    (20)
{ "st_u_gY_agXIs18", 1, 0, 36, 64,  0x0, { 0 },_sym2371, "^ *\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)([+-][^},[[, ]+)?\\],(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11)$", 0, 3, 3, 0, 0, 0, _sym2369_operands_operands,_sym2370,1,0, 0,0,&_sym2367,0,{}, 0,0,0,0,0,20, },
// st_u_gY_spIs21    (21)
{ "st_u_gY_spIs21", 1, 0, 36, 64,  0x0, { 0 },_sym2382, "^ *\\[sp([+-][^},[[, ]+)?\\],(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)$", 0, 2, 2, 0, 0, 0, _sym2380_operands_operands,_sym2381,1,0, 0,0,&_sym2378,0,{}, 0,0,0,0,0,21, },
};

// Instructions named 'st.u.x2'.
static struct adl_opcode _sym8644[] = {
  // st_u_x2_agY_agZ_u_gZ_minus    (0)
  { "st_u_x2_agY_agZ_u_gZ_minus", 1, 0, 29, 64,  0x0, { 0 },_sym5417, "^ *\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\-(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\],(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11)$", 0, 3, 3, 0, 0, 0, _sym5415_operands_operands,_sym5416,1,0, 0,0,&_sym5413,0,{}, 0,0,0,0,0,-1, },
  // st_u_x2_agY_agZ_u_gZ_plus    (1)
  { "st_u_x2_agY_agZ_u_gZ_plus", 1, 0, 29, 64,  0x0, { 0 },_sym5422, "^ *\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\+(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\],(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11)$", 0, 3, 3, 0, 0, 0, _sym5420_operands_operands,_sym5421,1,0, 0,0,&_sym5418,0,{}, 0,0,0,0,0,-1, },
  // st_u_x2_agY_agZ_u_gZ_minus    (2)
  { "st_u_x2_agY_agZ_u_gZ_minus", 1, 0, 29, 64,  0x0, { 0 },_sym7748, "^ *\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\-(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\],(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11)$", 0, 3, 3, 0, 0, 0, _sym7746_operands_operands,_sym7747,1,0, 0,0,&_sym7744,0,{}, 0,0,0,0,0,-1, },
  // st_u_x2_agY_agZ_u_gZ_plus    (3)
  { "st_u_x2_agY_agZ_u_gZ_plus", 1, 0, 29, 64,  0x0, { 0 },_sym7753, "^ *\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\+(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\],(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11)$", 0, 3, 3, 0, 0, 0, _sym7751_operands_operands,_sym7752,1,0, 0,0,&_sym7749,0,{}, 0,0,0,0,0,-1, },
};

// Instructions named 'st.uline'.
static struct adl_opcode _sym8645[] = {
  // st_uline    (0)
  { "st_uline", 1, 2, 19, 64,  0x0, { 0x60002000,},_sym845, "^ *\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\]$", 0, 1, 1, 0, 0, 0, _sym844_operands_operands,0,0,0, 0,0,&_sym843,0,{}, 0,0,0,0,0,-1, },
};

// Instructions named 'st.uline.llr8'.
static struct adl_opcode _sym8646[] = {
  // st_uline_llr8    (0)
  { "st_uline_llr8", 1, 2, 19, 64,  0x0, { 0x60022000,},_sym848, "^ *\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\]$", 0, 1, 1, 0, 0, 0, _sym847_operands_operands,0,0,0, 0,0,&_sym846,0,{}, 0,0,0,0,0,-1, },
};

// Instructions named 'st.uline.llr8half'.
static struct adl_opcode _sym8647[] = {
  // st_uline_llr8half    (0)
  { "st_uline_llr8half", 1, 2, 19, 64,  0x0, { 0x60042000,},_sym851, "^ *\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\]$", 0, 1, 1, 0, 0, 0, _sym850_operands_operands,0,0,0, 0,0,&_sym849,0,{}, 0,0,0,0,0,-1, },
};

// Instructions named 'st.w'.
static struct adl_opcode _sym8648[] = {
  // st_w_line_agX_is9_line0_wide_imm    (0)
  { "st_w_line_agX_is9_line0_wide_imm", 1, 0, 19, 64,  0x0, { 0 },_sym863, "^ *\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\]([+-][^},[[ ]+)?$", 0, 2, 2, 0, 0, 0, _sym861_operands_operands,_sym862,1,0, 0,0,&_sym859,0,{}, 0,0,0,0,0,3, },
// st_w_line_agX_is9_line1_wide_imm    (1)
{ "st_w_line_agX_is9_line1_wide_imm", 1, 0, 19, 64,  0x0, { 0 },_sym869, "^ *\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\]([+-][^},[[ ]+)?$", 0, 2, 2, 0, 0, 0, _sym867_operands_operands,_sym868,1,0, 0,0,&_sym865,0,{}, 0,0,0,0,0,1, },
// st_w_agX_agY    (2)
{ "st_w_agX_agY", 1, 2, 19, 64,  0x0, { 0x70000000,},_sym854, "^ *\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\](\\+|\\-)(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)$", 0, 3, 3, 0, 0, 0, _sym853_operands_operands,0,0,0, 0,0,&_sym852,0,{}, 0,0,0,0,0,2, },
// st_w_agX_Is18    (3)
{ "st_w_agX_Is18", 1, 0, 36, 64,  0x0, { 0 },_sym2393, "^ *\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\]([+-][^},[[ ]+)?$", 0, 2, 2, 0, 0, 0, _sym2391_operands_operands,_sym2392,1,0, 0,0,&_sym2389,0,{}, 0,0,0,0,0,3, },
};

// Instructions named 'st.w.br'.
static struct adl_opcode _sym8649[] = {
  // st_w_br_aX_aY    (0)
  { "st_w_br_aX_aY", 1, 2, 19, 64,  0x0, { 0x70010000,},_sym857, "^ *\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\](\\+|\\-)(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)$", 0, 3, 3, 0, 0, 0, _sym856_operands_operands,0,0,0, 0,0,&_sym855,0,{}, 0,0,0,0,0,0, },
};

// Instructions named 'st.x2'.
static struct adl_opcode _sym8650[] = {
  // st_u_x2_agY_u_agZ_gZ_minus    (0)
  { "st_u_x2_agY_u_agZ_gZ_minus", 1, 0, 29, 64,  0x0, { 0 },_sym5430, "^ *\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\]\\-(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19),(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11)$", 0, 3, 3, 0, 0, 0, _sym5428_operands_operands,_sym5429,1,0, 0,0,&_sym5426,0,{}, 0,0,0,0,0,-1, },
  // st_u_x2_agY_u_agZ_gZ_plus    (1)
  { "st_u_x2_agY_u_agZ_gZ_plus", 1, 0, 29, 64,  0x0, { 0 },_sym5435, "^ *\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\]\\+(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19),(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11)$", 0, 3, 3, 0, 0, 0, _sym5433_operands_operands,_sym5434,1,0, 0,0,&_sym5431,0,{}, 0,0,0,0,0,-1, },
  // st_x2_agY_agZ_u_gZ_minus    (2)
  { "st_x2_agY_agZ_u_gZ_minus", 1, 0, 29, 64,  0x0, { 0 },_sym5443, "^ *\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\-(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\],(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11)$", 0, 3, 3, 0, 0, 0, _sym5441_operands_operands,_sym5442,1,0, 0,0,&_sym5439,0,{}, 0,0,0,0,0,-1, },
  // st_x2_agY_agZ_u_gZ_plus    (3)
  { "st_x2_agY_agZ_u_gZ_plus", 1, 0, 29, 64,  0x0, { 0 },_sym5448, "^ *\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\+(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\],(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11)$", 0, 3, 3, 0, 0, 0, _sym5446_operands_operands,_sym5447,1,0, 0,0,&_sym5444,0,{}, 0,0,0,0,0,-1, },
  // st_u_x2_agY_u_agZ_gZ_minus    (4)
  { "st_u_x2_agY_u_agZ_gZ_minus", 1, 0, 29, 64,  0x0, { 0 },_sym7761, "^ *\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\]\\-(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19),(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11)$", 0, 3, 3, 0, 0, 0, _sym7759_operands_operands,_sym7760,1,0, 0,0,&_sym7757,0,{}, 0,0,0,0,0,-1, },
  // st_u_x2_agY_u_agZ_gZ_plus    (5)
  { "st_u_x2_agY_u_agZ_gZ_plus", 1, 0, 29, 64,  0x0, { 0 },_sym7766, "^ *\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\]\\+(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19),(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11)$", 0, 3, 3, 0, 0, 0, _sym7764_operands_operands,_sym7765,1,0, 0,0,&_sym7762,0,{}, 0,0,0,0,0,-1, },
  // st_x2_agY_agZ_u_gZ_minus    (6)
  { "st_x2_agY_agZ_u_gZ_minus", 1, 0, 29, 64,  0x0, { 0 },_sym7774, "^ *\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\-(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\],(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11)$", 0, 3, 3, 0, 0, 0, _sym7772_operands_operands,_sym7773,1,0, 0,0,&_sym7770,0,{}, 0,0,0,0,0,-1, },
  // st_x2_agY_agZ_u_gZ_plus    (7)
  { "st_x2_agY_agZ_u_gZ_plus", 1, 0, 29, 64,  0x0, { 0 },_sym7779, "^ *\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\+(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\],(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11)$", 0, 3, 3, 0, 0, 0, _sym7777_operands_operands,_sym7778,1,0, 0,0,&_sym7775,0,{}, 0,0,0,0,0,-1, },
};

// Instructions named 'st_agx_is15_real_imag_zero'.
static struct adl_opcode _sym8651[] = {
  // st_agX_Is15_real_imag_zero    (0)
  { "st_agX_Is15_real_imag_zero", 1, 0, 58, 64,  0x0, { 0 },_sym2859, "^ *([^} ,\t,]+),([^} ,\t,]+),([^} ,\t,]+)$", 0, 3, 6, 0, 0, 3, _sym2857_operands_operands,_sym2858,1,0, 0,0,&_sym2855,0,{}, 0,0,0,0,0,0, },
};

// Instructions named 'st_agx_is18_zero'.
static struct adl_opcode _sym8652[] = {
  // st_agX_Is18_zero    (0)
  { "st_agX_Is18_zero", 1, 0, 36, 64,  0x0, { 0 },_sym2287, "^ *([^} ,\t,]+)$", 0, 1, 2, 0, 0, 1, _sym2285_operands_operands,_sym2286,1,0, 0,0,&_sym2283,0,{}, 0,0,0,0,0,-1, },
};

// Instructions named 'st_agy_agz_h'.
static struct adl_opcode _sym8653[] = {
  // st_agY_agZ_h    (0)
  { "st_agY_agZ_h", 1, 3, 29, 64,  0x0, { 0xd000060,},_sym5180, "^ *([^} ,\t,]+),([^} ,\t,]+),([^} ,\t,]+)$", 0, 3, 6, 0, 0, 4, _sym5179_operands_operands,0,0,0, 0,0,&_sym5178,0,{}, 0,0,0,0,0,1, },
// st_agY_agZ_h    (1)
{ "st_agY_agZ_h", 1, 3, 29, 64,  0x0, { 0xd000060,},_sym7511, "^ *([^} ,\t,]+),([^} ,\t,]+),([^} ,\t,]+)$", 0, 3, 6, 0, 0, 4, _sym7510_operands_operands,0,0,0, 0,0,&_sym7509,0,{}, 0,0,0,0,0,1, },
};

// Instructions named 'st_agy_agz_u_gz'.
static struct adl_opcode _sym8654[] = {
  // st_agY_agZ_u_gZ    (0)
  { "st_agY_agZ_u_gZ", 1, 3, 29, 64,  0x0, { 0xd000000,},_sym5193, "^ *([^} ,\t,]+),([^} ,\t,]+),([^} ,\t,]+),([^} ,\t,]+)$", 0, 4, 8, 0, 0, 5, _sym5192_operands_operands,0,0,0, 0,0,&_sym5191,0,{}, 0,0,0,0,0,1, },
// st_agY_agZ_u_gZ    (1)
{ "st_agY_agZ_u_gZ", 1, 3, 29, 64,  0x0, { 0xd000000,},_sym7524, "^ *([^} ,\t,]+),([^} ,\t,]+),([^} ,\t,]+),([^} ,\t,]+)$", 0, 4, 8, 0, 0, 5, _sym7523_operands_operands,0,0,0, 0,0,&_sym7522,0,{}, 0,0,0,0,0,1, },
};

// Instructions named 'st_agy_is9_gx_st'.
static struct adl_opcode _sym8655[] = {
  // st_agY_Is9_gX_st    (0)
  { "st_agY_Is9_gX_st", 1, 0, 29, 64,  0x0, { 0 },_sym5095, "^ *([^} ,\t,]+),([^} ,\t,]+),([^} ,\t,]+)$", 0, 3, 6, 0, 0, 3, _sym5093_operands_operands,_sym5094,1,0, 0,0,&_sym5091,0,{}, 0,0,0,0,0,1, },
// st_agY_Is9_gX_st    (1)
{ "st_agY_Is9_gX_st", 1, 0, 29, 64,  0x0, { 0 },_sym7426, "^ *([^} ,\t,]+),([^} ,\t,]+),([^} ,\t,]+)$", 0, 3, 6, 0, 0, 3, _sym7424_operands_operands,_sym7425,1,0, 0,0,&_sym7422,0,{}, 0,0,0,0,0,1, },
};

// Instructions named 'st_agy_is9_gx_st_zero'.
static struct adl_opcode _sym8656[] = {
  // st_agY_Is9_gX_st_zero    (0)
  { "st_agY_Is9_gX_st_zero", 1, 0, 29, 64,  0x0, { 0 },_sym5105, "^ *([^} ,\t,]+),([^} ,\t,]+),([^} ,\t,]+)$", 0, 3, 6, 0, 0, 3, _sym5103_operands_operands,_sym5104,1,0, 0,0,&_sym5101,0,{}, 0,0,0,0,0,1, },
// st_agY_Is9_gX_st_zero    (1)
{ "st_agY_Is9_gX_st_zero", 1, 0, 29, 64,  0x0, { 0 },_sym7436, "^ *([^} ,\t,]+),([^} ,\t,]+),([^} ,\t,]+)$", 0, 3, 6, 0, 0, 3, _sym7434_operands_operands,_sym7435,1,0, 0,0,&_sym7432,0,{}, 0,0,0,0,0,1, },
};

// Instructions named 'st_agy_is9_gx_zero'.
static struct adl_opcode _sym8657[] = {
  // st_agY_Is9_gX_zero    (0)
  { "st_agY_Is9_gX_zero", 1, 0, 29, 64,  0x0, { 0 },_sym5117, "^ *([^} ,\t,]+),([^} ,\t,]+),([^} ,\t,]+)$", 0, 3, 6, 0, 0, 3, _sym5115_operands_operands,_sym5116,1,0, 0,0,&_sym5113,0,{}, 0,0,0,0,0,1, },
// st_agY_Is9_gX_zero    (1)
{ "st_agY_Is9_gX_zero", 1, 0, 29, 64,  0x0, { 0 },_sym7448, "^ *([^} ,\t,]+),([^} ,\t,]+),([^} ,\t,]+)$", 0, 3, 6, 0, 0, 3, _sym7446_operands_operands,_sym7447,1,0, 0,0,&_sym7444,0,{}, 0,0,0,0,0,1, },
};

// Instructions named 'st_agy_is9_h_zero'.
static struct adl_opcode _sym8658[] = {
  // st_agY_Is9_H_zero    (0)
  { "st_agY_Is9_H_zero", 1, 0, 29, 64,  0x0, { 0 },_sym5075, "^ *([^} ,\t,]+)$", 0, 1, 2, 0, 0, 1, _sym5073_operands_operands,_sym5074,1,0, 0,0,&_sym5071,0,{}, 0,0,0,0,0,-1, },
// st_agY_Is9_h_zero    (1)
{ "st_agY_Is9_h_zero", 1, 0, 29, 64,  0x0, { 0 },_sym5125, "^ *([^} ,\t,]+)$", 0, 1, 2, 0, 0, 1, _sym5123_operands_operands,_sym5124,1,0, 0,0,&_sym5121,0,{}, 0,0,0,0,0,-1, },
// st_agY_Is9_H_zero    (2)
{ "st_agY_Is9_H_zero", 1, 0, 29, 64,  0x0, { 0 },_sym7406, "^ *([^} ,\t,]+)$", 0, 1, 2, 0, 0, 1, _sym7404_operands_operands,_sym7405,1,0, 0,0,&_sym7402,0,{}, 0,0,0,0,0,-1, },
// st_agY_Is9_h_zero    (3)
{ "st_agY_Is9_h_zero", 1, 0, 29, 64,  0x0, { 0 },_sym7456, "^ *([^} ,\t,]+)$", 0, 1, 2, 0, 0, 1, _sym7454_operands_operands,_sym7455,1,0, 0,0,&_sym7452,0,{}, 0,0,0,0,0,-1, },
};

// Instructions named 'st_agy_is9_u_gx_st'.
static struct adl_opcode _sym8659[] = {
  // st_agY_Is9_u_gX_st    (0)
  { "st_agY_Is9_u_gX_st", 1, 0, 29, 64,  0x0, { 0 },_sym5145, "^ *([^} ,\t,]+),([^} ,\t,]+),([^} ,\t,]+)$", 0, 3, 6, 0, 0, 3, _sym5143_operands_operands,_sym5144,1,0, 0,0,&_sym5141,0,{}, 0,0,0,0,0,1, },
// st_agY_Is9_u_gX_st    (1)
{ "st_agY_Is9_u_gX_st", 1, 0, 29, 64,  0x0, { 0 },_sym7476, "^ *([^} ,\t,]+),([^} ,\t,]+),([^} ,\t,]+)$", 0, 3, 6, 0, 0, 3, _sym7474_operands_operands,_sym7475,1,0, 0,0,&_sym7472,0,{}, 0,0,0,0,0,1, },
};

// Instructions named 'st_agy_is9_u_gx_st_zero'.
static struct adl_opcode _sym8660[] = {
  // st_agY_Is9_u_gX_st_zero    (0)
  { "st_agY_Is9_u_gX_st_zero", 1, 0, 29, 64,  0x0, { 0 },_sym5155, "^ *([^} ,\t,]+),([^} ,\t,]+),([^} ,\t,]+)$", 0, 3, 6, 0, 0, 3, _sym5153_operands_operands,_sym5154,1,0, 0,0,&_sym5151,0,{}, 0,0,0,0,0,1, },
// st_agY_Is9_u_gX_st_zero    (1)
{ "st_agY_Is9_u_gX_st_zero", 1, 0, 29, 64,  0x0, { 0 },_sym7486, "^ *([^} ,\t,]+),([^} ,\t,]+),([^} ,\t,]+)$", 0, 3, 6, 0, 0, 3, _sym7484_operands_operands,_sym7485,1,0, 0,0,&_sym7482,0,{}, 0,0,0,0,0,1, },
};

// Instructions named 'st_agy_is9_u_gx_zero'.
static struct adl_opcode _sym8661[] = {
  // st_agY_Is9_u_gX_zero    (0)
  { "st_agY_Is9_u_gX_zero", 1, 0, 29, 64,  0x0, { 0 },_sym5167, "^ *([^} ,\t,]+),([^} ,\t,]+),([^} ,\t,]+)$", 0, 3, 6, 0, 0, 3, _sym5165_operands_operands,_sym5166,1,0, 0,0,&_sym5163,0,{}, 0,0,0,0,0,1, },
// st_agY_Is9_u_gX_zero    (1)
{ "st_agY_Is9_u_gX_zero", 1, 0, 29, 64,  0x0, { 0 },_sym7498, "^ *([^} ,\t,]+),([^} ,\t,]+),([^} ,\t,]+)$", 0, 3, 6, 0, 0, 3, _sym7496_operands_operands,_sym7497,1,0, 0,0,&_sym7494,0,{}, 0,0,0,0,0,1, },
};

// Instructions named 'st_gy_axis18_zero'.
static struct adl_opcode _sym8662[] = {
  // st_gY_aXIs18_zero    (0)
  { "st_gY_aXIs18_zero", 1, 0, 36, 64,  0x0, { 0 },_sym2298, "^ *([^} ,\t,]+),([^} ,\t,]+)$", 0, 2, 4, 0, 0, 2, _sym2296_operands_operands,_sym2297,1,0, 0,0,&_sym2294,0,{}, 0,0,0,0,0,-1, },
};

// Instructions named 'st_gy_spis21_zero'.
static struct adl_opcode _sym8663[] = {
  // st_gY_spIs21_zero    (0)
  { "st_gY_spIs21_zero", 1, 0, 36, 64,  0x0, { 0 },_sym2309, "^ *([^} ,\t,]+)$", 0, 1, 2, 0, 0, 1, _sym2307_operands_operands,_sym2308,1,0, 0,0,&_sym2305,0,{}, 0,0,0,0,0,-1, },
};

// Instructions named 'st_high_agx_is16_gz_zero'.
static struct adl_opcode _sym8664[] = {
  // st_high_agX_Is16_gZ_zero    (0)
  { "st_high_agX_Is16_gZ_zero", 1, 0, 36, 64,  0x0, { 0 },_sym2325, "^ *([^} ,\t,]+),([^} ,\t,]+)$", 0, 2, 4, 0, 0, 2, _sym2323_operands_operands,_sym2324,1,0, 0,0,&_sym2321,0,{}, 0,0,0,0,0,-1, },
};

// Instructions named 'st_high_agx_is16_iu8_zero'.
static struct adl_opcode _sym8665[] = {
  // st_high_agX_Is16_Iu8_zero    (0)
  { "st_high_agX_Is16_Iu8_zero", 1, 0, 36, 64,  0x0, { 0 },_sym2317, "^ *([^} ,\t,]+),([^} ,\t,]+)$", 0, 2, 4, 0, 0, 2, _sym2315_operands_operands,_sym2316,1,0, 0,0,&_sym2313,0,{}, 0,0,0,0,0,0, },
};

// Instructions named 'st_low_agx_is16_gz_zero'.
static struct adl_opcode _sym8666[] = {
  // st_low_agX_Is16_gZ_zero    (0)
  { "st_low_agX_Is16_gZ_zero", 1, 0, 36, 64,  0x0, { 0 },_sym2353, "^ *([^} ,\t,]+),([^} ,\t,]+)$", 0, 2, 4, 0, 0, 2, _sym2351_operands_operands,_sym2352,1,0, 0,0,&_sym2349,0,{}, 0,0,0,0,0,-1, },
};

// Instructions named 'st_low_agx_is16_iu8_zero'.
static struct adl_opcode _sym8667[] = {
  // st_low_agX_Is16_Iu8_zero    (0)
  { "st_low_agX_Is16_Iu8_zero", 1, 0, 36, 64,  0x0, { 0 },_sym2345, "^ *([^} ,\t,]+),([^} ,\t,]+)$", 0, 2, 4, 0, 0, 2, _sym2343_operands_operands,_sym2344,1,0, 0,0,&_sym2341,0,{}, 0,0,0,0,0,0, },
};

// Instructions named 'st_sp_is10_gx_zero'.
static struct adl_opcode _sym8668[] = {
  // st_sp_Is10_gX_zero    (0)
  { "st_sp_Is10_gX_zero", 1, 0, 29, 64,  0x0, { 0 },_sym5223, "^ *([^} ,\t,]+)$", 0, 1, 2, 0, 0, 1, _sym5221_operands_operands,_sym5222,1,0, 0,0,&_sym5219,0,{}, 0,0,0,0,0,-1, },
// st_sp_Is10_gX_zero    (1)
{ "st_sp_Is10_gX_zero", 1, 0, 29, 64,  0x0, { 0 },_sym7554, "^ *([^} ,\t,]+)$", 0, 1, 2, 0, 0, 1, _sym7552_operands_operands,_sym7553,1,0, 0,0,&_sym7550,0,{}, 0,0,0,0,0,-1, },
};

// Instructions named 'st_sp_is10_h_zero'.
static struct adl_opcode _sym8669[] = {
  // st_sp_Is10_H_zero    (0)
  { "st_sp_Is10_H_zero", 1, 0, 29, 64,  0x0, { 0 },_sym5213, "$", 0, 0, 0, 0, 0, 0, 0,_sym5212,1,0, 0,0,&_sym5209,0,{}, 0,0,0,0,0,-1, },
  // st_sp_Is10_h_zero    (1)
  { "st_sp_Is10_h_zero", 1, 0, 29, 64,  0x0, { 0 },_sym5231, "$", 0, 0, 0, 0, 0, 0, 0,_sym5230,1,0, 0,0,&_sym5227,0,{}, 0,0,0,0,0,-1, },
  // st_sp_Is10_H_zero    (2)
  { "st_sp_Is10_H_zero", 1, 0, 29, 64,  0x0, { 0 },_sym7544, "$", 0, 0, 0, 0, 0, 0, 0,_sym7543,1,0, 0,0,&_sym7540,0,{}, 0,0,0,0,0,-1, },
  // st_sp_Is10_h_zero    (3)
  { "st_sp_Is10_h_zero", 1, 0, 29, 64,  0x0, { 0 },_sym7562, "$", 0, 0, 0, 0, 0, 0, 0,_sym7561,1,0, 0,0,&_sym7558,0,{}, 0,0,0,0,0,-1, },
};

// Instructions named 'st_u_agy_agz_h'.
static struct adl_opcode _sym8670[] = {
  // st_u_agY_agZ_h    (0)
  { "st_u_agY_agZ_h", 1, 3, 29, 64,  0x0, { 0xd200060,},_sym5304, "^ *([^} ,\t,]+),([^} ,\t,]+),([^} ,\t,]+)$", 0, 3, 6, 0, 0, 4, _sym5303_operands_operands,0,0,0, 0,0,&_sym5302,0,{}, 0,0,0,0,0,1, },
// st_u_agY_agZ_h    (1)
{ "st_u_agY_agZ_h", 1, 3, 29, 64,  0x0, { 0xd200060,},_sym7635, "^ *([^} ,\t,]+),([^} ,\t,]+),([^} ,\t,]+)$", 0, 3, 6, 0, 0, 4, _sym7634_operands_operands,0,0,0, 0,0,&_sym7633,0,{}, 0,0,0,0,0,1, },
};

// Instructions named 'st_u_agy_agz_u_gz'.
static struct adl_opcode _sym8671[] = {
  // st_u_agY_agZ_u_gZ    (0)
  { "st_u_agY_agZ_u_gZ", 1, 3, 29, 64,  0x0, { 0xd200000,},_sym5317, "^ *([^} ,\t,]+),([^} ,\t,]+),([^} ,\t,]+),([^} ,\t,]+)$", 0, 4, 8, 0, 0, 5, _sym5316_operands_operands,0,0,0, 0,0,&_sym5315,0,{}, 0,0,0,0,0,1, },
// st_u_agY_agZ_u_gZ    (1)
{ "st_u_agY_agZ_u_gZ", 1, 3, 29, 64,  0x0, { 0xd200000,},_sym7648, "^ *([^} ,\t,]+),([^} ,\t,]+),([^} ,\t,]+),([^} ,\t,]+)$", 0, 4, 8, 0, 0, 5, _sym7647_operands_operands,0,0,0, 0,0,&_sym7646,0,{}, 0,0,0,0,0,1, },
};

// Instructions named 'st_u_agy_is9_gx_zero'.
static struct adl_opcode _sym8672[] = {
  // st_u_agY_Is9_gX_zero    (0)
  { "st_u_agY_Is9_gX_zero", 1, 0, 29, 64,  0x0, { 0 },_sym5283, "^ *([^} ,\t,]+),([^} ,\t,]+),([^} ,\t,]+)$", 0, 3, 6, 0, 0, 3, _sym5281_operands_operands,_sym5282,1,0, 0,0,&_sym5279,0,{}, 0,0,0,0,0,1, },
// st_u_agY_Is9_gX_zero    (1)
{ "st_u_agY_Is9_gX_zero", 1, 0, 29, 64,  0x0, { 0 },_sym7614, "^ *([^} ,\t,]+),([^} ,\t,]+),([^} ,\t,]+)$", 0, 3, 6, 0, 0, 3, _sym7612_operands_operands,_sym7613,1,0, 0,0,&_sym7610,0,{}, 0,0,0,0,0,1, },
};

// Instructions named 'st_u_agy_is9_h_zero'.
static struct adl_opcode _sym8673[] = {
  // st_u_agY_Is9_H_zero    (0)
  { "st_u_agY_Is9_H_zero", 1, 0, 29, 64,  0x0, { 0 },_sym5256, "^ *([^} ,\t,]+)$", 0, 1, 2, 0, 0, 1, _sym5254_operands_operands,_sym5255,1,0, 0,0,&_sym5252,0,{}, 0,0,0,0,0,-1, },
// st_u_agY_Is9_h_zero    (1)
{ "st_u_agY_Is9_h_zero", 1, 0, 29, 64,  0x0, { 0 },_sym5291, "^ *([^} ,\t,]+)$", 0, 1, 2, 0, 0, 1, _sym5289_operands_operands,_sym5290,1,0, 0,0,&_sym5287,0,{}, 0,0,0,0,0,-1, },
// st_u_agY_Is9_H_zero    (2)
{ "st_u_agY_Is9_H_zero", 1, 0, 29, 64,  0x0, { 0 },_sym7587, "^ *([^} ,\t,]+)$", 0, 1, 2, 0, 0, 1, _sym7585_operands_operands,_sym7586,1,0, 0,0,&_sym7583,0,{}, 0,0,0,0,0,-1, },
// st_u_agY_Is9_h_zero    (3)
{ "st_u_agY_Is9_h_zero", 1, 0, 29, 64,  0x0, { 0 },_sym7622, "^ *([^} ,\t,]+)$", 0, 1, 2, 0, 0, 1, _sym7620_operands_operands,_sym7621,1,0, 0,0,&_sym7618,0,{}, 0,0,0,0,0,-1, },
};

// Instructions named 'st_u_agy_u_agz_gz'.
static struct adl_opcode _sym8674[] = {
  // st_u_agY_u_agZ_gZ    (0)
  { "st_u_agY_u_agZ_gZ", 1, 3, 29, 64,  0x0, { 0xd600000,},_sym5358, "^ *([^} ,\t,]+),([^} ,\t,]+),([^} ,\t,]+),([^} ,\t,]+)$", 0, 4, 8, 0, 0, 5, _sym5357_operands_operands,0,0,0, 0,0,&_sym5356,0,{}, 0,0,0,0,0,1, },
// st_u_agY_u_agZ_gZ    (1)
{ "st_u_agY_u_agZ_gZ", 1, 3, 29, 64,  0x0, { 0xd600000,},_sym7689, "^ *([^} ,\t,]+),([^} ,\t,]+),([^} ,\t,]+),([^} ,\t,]+)$", 0, 4, 8, 0, 0, 5, _sym7688_operands_operands,0,0,0, 0,0,&_sym7687,0,{}, 0,0,0,0,0,1, },
};

// Instructions named 'st_u_agy_u_is9_h_zero'.
static struct adl_opcode _sym8675[] = {
  // st_u_agY_u_Is9_H_zero    (0)
  { "st_u_agY_u_Is9_H_zero", 1, 0, 29, 64,  0x0, { 0 },_sym5337, "^ *([^} ,\t,]+)$", 0, 1, 2, 0, 0, 1, _sym5335_operands_operands,_sym5336,1,0, 0,0,&_sym5333,0,{}, 0,0,0,0,0,-1, },
// st_u_agY_u_Is9_h_zero    (1)
{ "st_u_agY_u_Is9_h_zero", 1, 0, 29, 64,  0x0, { 0 },_sym5345, "^ *([^} ,\t,]+)$", 0, 1, 2, 0, 0, 1, _sym5343_operands_operands,_sym5344,1,0, 0,0,&_sym5341,0,{}, 0,0,0,0,0,-1, },
// st_u_agY_u_Is9_H_zero    (2)
{ "st_u_agY_u_Is9_H_zero", 1, 0, 29, 64,  0x0, { 0 },_sym7668, "^ *([^} ,\t,]+)$", 0, 1, 2, 0, 0, 1, _sym7666_operands_operands,_sym7667,1,0, 0,0,&_sym7664,0,{}, 0,0,0,0,0,-1, },
// st_u_agY_u_Is9_h_zero    (3)
{ "st_u_agY_u_Is9_h_zero", 1, 0, 29, 64,  0x0, { 0 },_sym7676, "^ *([^} ,\t,]+)$", 0, 1, 2, 0, 0, 1, _sym7674_operands_operands,_sym7675,1,0, 0,0,&_sym7672,0,{}, 0,0,0,0,0,-1, },
};

// Instructions named 'st_u_ay_is9_gx_st'.
static struct adl_opcode _sym8676[] = {
  // st_u_aY_Is9_gX_st    (0)
  { "st_u_aY_Is9_gX_st", 1, 0, 29, 64,  0x0, { 0 },_sym5236, "^ *([^} ,\t,]+),([^} ,\t,]+),([^} ,\t,]+)$", 0, 3, 6, 0, 0, 3, _sym5234_operands_operands,_sym5235,1,0, 0,0,&_sym5232,0,{}, 0,0,0,0,0,1, },
// st_u_aY_Is9_gX_st    (1)
{ "st_u_aY_Is9_gX_st", 1, 0, 29, 64,  0x0, { 0 },_sym7567, "^ *([^} ,\t,]+),([^} ,\t,]+),([^} ,\t,]+)$", 0, 3, 6, 0, 0, 3, _sym7565_operands_operands,_sym7566,1,0, 0,0,&_sym7563,0,{}, 0,0,0,0,0,1, },
};

// Instructions named 'st_u_ay_is9_gx_st_zero'.
static struct adl_opcode _sym8677[] = {
  // st_u_aY_Is9_gX_st_zero    (0)
  { "st_u_aY_Is9_gX_st_zero", 1, 0, 29, 64,  0x0, { 0 },_sym5246, "^ *([^} ,\t,]+),([^} ,\t,]+),([^} ,\t,]+)$", 0, 3, 6, 0, 0, 3, _sym5244_operands_operands,_sym5245,1,0, 0,0,&_sym5242,0,{}, 0,0,0,0,0,1, },
// st_u_aY_Is9_gX_st_zero    (1)
{ "st_u_aY_Is9_gX_st_zero", 1, 0, 29, 64,  0x0, { 0 },_sym7577, "^ *([^} ,\t,]+),([^} ,\t,]+),([^} ,\t,]+)$", 0, 3, 6, 0, 0, 3, _sym7575_operands_operands,_sym7576,1,0, 0,0,&_sym7573,0,{}, 0,0,0,0,0,1, },
};

// Instructions named 'st_u_gy_agxis18_zero'.
static struct adl_opcode _sym8678[] = {
  // st_u_gY_agXIs18_zero    (0)
  { "st_u_gY_agXIs18_zero", 1, 0, 36, 64,  0x0, { 0 },_sym2376, "^ *([^} ,\t,]+),([^} ,\t,]+)$", 0, 2, 4, 0, 0, 2, _sym2374_operands_operands,_sym2375,1,0, 0,0,&_sym2372,0,{}, 0,0,0,0,0,-1, },
};

// Instructions named 'st_u_gy_spis21_zero'.
static struct adl_opcode _sym8679[] = {
  // st_u_gY_spIs21_zero    (0)
  { "st_u_gY_spIs21_zero", 1, 0, 36, 64,  0x0, { 0 },_sym2387, "^ *([^} ,\t,]+)$", 0, 1, 2, 0, 0, 1, _sym2385_operands_operands,_sym2386,1,0, 0,0,&_sym2383,0,{}, 0,0,0,0,0,-1, },
};

// Instructions named 'st_u_sp_is10_gx_zero'.
static struct adl_opcode _sym8680[] = {
  // st_u_sp_Is10_gX_zero    (0)
  { "st_u_sp_Is10_gX_zero", 1, 0, 29, 64,  0x0, { 0 },_sym5391, "^ *([^} ,\t,]+)$", 0, 1, 2, 0, 0, 1, _sym5389_operands_operands,_sym5390,1,0, 0,0,&_sym5387,0,{}, 0,0,0,0,0,-1, },
// st_u_sp_Is10_gX_zero    (1)
{ "st_u_sp_Is10_gX_zero", 1, 0, 29, 64,  0x0, { 0 },_sym7722, "^ *([^} ,\t,]+)$", 0, 1, 2, 0, 0, 1, _sym7720_operands_operands,_sym7721,1,0, 0,0,&_sym7718,0,{}, 0,0,0,0,0,-1, },
};

// Instructions named 'st_u_sp_u_is10_h_zero'.
static struct adl_opcode _sym8681[] = {
  // st_u_sp_u_Is10_H_zero    (0)
  { "st_u_sp_u_Is10_H_zero", 1, 0, 29, 64,  0x0, { 0 },_sym5401, "$", 0, 0, 0, 0, 0, 0, 0,_sym5400,1,0, 0,0,&_sym5397,0,{}, 0,0,0,0,0,-1, },
  // st_u_sp_u_Is10_h_zero    (1)
  { "st_u_sp_u_Is10_h_zero", 1, 0, 29, 64,  0x0, { 0 },_sym5409, "$", 0, 0, 0, 0, 0, 0, 0,_sym5408,1,0, 0,0,&_sym5405,0,{}, 0,0,0,0,0,-1, },
  // st_u_sp_u_Is10_H_zero    (2)
  { "st_u_sp_u_Is10_H_zero", 1, 0, 29, 64,  0x0, { 0 },_sym7732, "$", 0, 0, 0, 0, 0, 0, 0,_sym7731,1,0, 0,0,&_sym7728,0,{}, 0,0,0,0,0,-1, },
  // st_u_sp_u_Is10_h_zero    (3)
  { "st_u_sp_u_Is10_h_zero", 1, 0, 29, 64,  0x0, { 0 },_sym7740, "$", 0, 0, 0, 0, 0, 0, 0,_sym7739,1,0, 0,0,&_sym7736,0,{}, 0,0,0,0,0,-1, },
};

// Instructions named 'st_u_x2_agy_agz_u_gz'.
static struct adl_opcode _sym8682[] = {
  // st_u_x2_agY_agZ_u_gZ    (0)
  { "st_u_x2_agY_agZ_u_gZ", 1, 3, 29, 64,  0x0, { 0xd201000,},_sym5412, "^ *([^} ,\t,]+),([^} ,\t,]+),([^} ,\t,]+),([^} ,\t,]+)$", 0, 4, 8, 0, 0, 5, _sym5411_operands_operands,0,0,0, 0,0,&_sym5410,0,{}, 0,0,0,0,0,1, },
// st_u_x2_agY_agZ_u_gZ    (1)
{ "st_u_x2_agY_agZ_u_gZ", 1, 3, 29, 64,  0x0, { 0xd201000,},_sym7743, "^ *([^} ,\t,]+),([^} ,\t,]+),([^} ,\t,]+),([^} ,\t,]+)$", 0, 4, 8, 0, 0, 5, _sym7742_operands_operands,0,0,0, 0,0,&_sym7741,0,{}, 0,0,0,0,0,1, },
};

// Instructions named 'st_u_x2_agy_u_agz_gz'.
static struct adl_opcode _sym8683[] = {
  // st_u_x2_agY_u_agZ_gZ    (0)
  { "st_u_x2_agY_u_agZ_gZ", 1, 3, 29, 64,  0x0, { 0xd601000,},_sym5425, "^ *([^} ,\t,]+),([^} ,\t,]+),([^} ,\t,]+),([^} ,\t,]+)$", 0, 4, 8, 0, 0, 5, _sym5424_operands_operands,0,0,0, 0,0,&_sym5423,0,{}, 0,0,0,0,0,1, },
// st_u_x2_agY_u_agZ_gZ    (1)
{ "st_u_x2_agY_u_agZ_gZ", 1, 3, 29, 64,  0x0, { 0xd601000,},_sym7756, "^ *([^} ,\t,]+),([^} ,\t,]+),([^} ,\t,]+),([^} ,\t,]+)$", 0, 4, 8, 0, 0, 5, _sym7755_operands_operands,0,0,0, 0,0,&_sym7754,0,{}, 0,0,0,0,0,1, },
};

// Instructions named 'st_w_agx_is18_zero'.
static struct adl_opcode _sym8684[] = {
  // st_w_agX_Is18_zero    (0)
  { "st_w_agX_Is18_zero", 1, 0, 36, 64,  0x0, { 0 },_sym2398, "^ *([^} ,\t,]+)$", 0, 1, 2, 0, 0, 1, _sym2396_operands_operands,_sym2397,1,0, 0,0,&_sym2394,0,{}, 0,0,0,0,0,-1, },
};

// Instructions named 'st_x2_agy_agz_u_gz'.
static struct adl_opcode _sym8685[] = {
  // st_x2_agY_agZ_u_gZ    (0)
  { "st_x2_agY_agZ_u_gZ", 1, 3, 29, 64,  0x0, { 0xd001000,},_sym5438, "^ *([^} ,\t,]+),([^} ,\t,]+),([^} ,\t,]+),([^} ,\t,]+)$", 0, 4, 8, 0, 0, 5, _sym5437_operands_operands,0,0,0, 0,0,&_sym5436,0,{}, 0,0,0,0,0,1, },
// st_x2_agY_agZ_u_gZ    (1)
{ "st_x2_agY_agZ_u_gZ", 1, 3, 29, 64,  0x0, { 0xd001000,},_sym7769, "^ *([^} ,\t,]+),([^} ,\t,]+),([^} ,\t,]+),([^} ,\t,]+)$", 0, 4, 8, 0, 0, 5, _sym7768_operands_operands,0,0,0, 0,0,&_sym7767,0,{}, 0,0,0,0,0,1, },
};

// Instructions named 'sta'.
static struct adl_opcode _sym8686[] = {
  // stA_laddr_sc_agX_Is5    (0)
  { "stA_laddr_sc_agX_Is5", 1, 2, 19, 64,  0x0, { 0x60004000,},_sym749, "^ *(\\.laddr|)\\.sc \\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\]([+-][^},[[.  ]+)?$", 0, 3, 3, 0, 1, 0, _sym748_operands_operands,0,0,1, 0,0,&_sym747,0,{}, 0,0,0,0,0,0, },
// stA_w_line_agX_is9    (1)
{ "stA_w_line_agX_is9", 1, 2, 19, 64,  0x0, { 0x40000000,},_sym799, "^ *(\\.laddr|)\\.w \\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\]([+-][^},[[.  ]+)?$", 0, 3, 3, 0, 0, 0, _sym798_operands_operands,0,0,0, 0,0,&_sym797,0,{}, 0,0,0,0,0,1, },
// stA_line_agX_is9    (2)
{ "stA_line_agX_is9", 1, 2, 19, 64,  0x0, { 0x30000000,},_sym769, "^ *(\\.laddr|) \\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\]([+-][^},[[  ]+)?$", 0, 3, 3, 0, 0, 0, _sym768_operands_operands,0,0,0, 0,0,&_sym767,0,{}, 0,0,0,0,0,2, },
// stA_line_agX_is9_wide_imm    (3)
{ "stA_line_agX_is9_wide_imm", 1, 0, 19, 64,  0x0, { 0 },_sym786, "^ *\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\]([+-][^},[[ ]+)?$", 0, 2, 2, 0, 0, 0, _sym784_operands_operands,_sym785,1,0, 0,0,&_sym780,0,{}, 0,0,0,0,0,3, },
};

// Instructions named 'sta.sc'.
static struct adl_opcode _sym8687[] = {
  // stA_laddr_sc_agX_Is5_wide_imm    (0)
  { "stA_laddr_sc_agX_Is5_wide_imm", 1, 0, 19, 64,  0x0, { 0 },_sym756, "^ *\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\]([+-][^},[[ ]+)?$", 0, 2, 2, 0, 0, 0, _sym754_operands_operands,_sym755,1,0, 0,0,&_sym750,0,{}, 0,0,0,0,0,0, },
};

// Instructions named 'sta.w'.
static struct adl_opcode _sym8688[] = {
  // stA_w_line_agX_is9_wide_imm    (0)
  { "stA_w_line_agX_is9_wide_imm", 1, 0, 19, 64,  0x0, { 0 },_sym816, "^ *\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\]([+-][^},[[ ]+)?$", 0, 2, 2, 0, 0, 0, _sym814_operands_operands,_sym815,1,0, 0,0,&_sym810,0,{}, 0,0,0,0,0,0, },
};

// Instructions named 'sta_laddr_sc_agx_zero'.
static struct adl_opcode _sym8689[] = {
  // stA_laddr_sc_agX_zero    (0)
  { "stA_laddr_sc_agX_zero", 1, 0, 19, 64,  0x0, { 0 },_sym761, "^ *([^} ,\t,]+),([^} ,\t,]+)$", 0, 2, 4, 0, 0, 2, _sym759_operands_operands,_sym760,1,0, 0,0,&_sym757,0,{}, 0,0,0,0,0,0, },
};

// Instructions named 'sta_line_agx_is9_st'.
static struct adl_opcode _sym8690[] = {
  // stA_line_agX_is9_st    (0)
  { "stA_line_agX_is9_st", 1, 0, 19, 64,  0x0, { 0 },_sym774, "^ *([^} ,\t,]+),([^} ,\t,]+)$", 0, 2, 4, 0, 0, 2, _sym772_operands_operands,_sym773,1,0, 0,0,&_sym770,0,{}, 0,0,0,0,0,0, },
};

// Instructions named 'sta_line_agx_is9_st_zero'.
static struct adl_opcode _sym8691[] = {
  // stA_line_agX_is9_st_zero    (0)
  { "stA_line_agX_is9_st_zero", 1, 0, 19, 64,  0x0, { 0 },_sym779, "^ *([^} ,\t,]+),([^} ,\t,]+)$", 0, 2, 4, 0, 0, 2, _sym777_operands_operands,_sym778,1,0, 0,0,&_sym775,0,{}, 0,0,0,0,0,0, },
};

// Instructions named 'sta_line_agx_is9_zero'.
static struct adl_opcode _sym8692[] = {
  // stA_line_agX_is9_zero    (0)
  { "stA_line_agX_is9_zero", 1, 0, 19, 64,  0x0, { 0 },_sym791, "^ *([^} ,\t,]+),([^} ,\t,]+)$", 0, 2, 4, 0, 0, 2, _sym789_operands_operands,_sym790,1,0, 0,0,&_sym787,0,{}, 0,0,0,0,0,0, },
};

// Instructions named 'sta_w_line_agx_is9_st'.
static struct adl_opcode _sym8693[] = {
  // stA_w_line_agX_is9_st    (0)
  { "stA_w_line_agX_is9_st", 1, 0, 19, 64,  0x0, { 0 },_sym804, "^ *([^} ,\t,]+),([^} ,\t,]+)$", 0, 2, 4, 0, 0, 2, _sym802_operands_operands,_sym803,1,0, 0,0,&_sym800,0,{}, 0,0,0,0,0,0, },
};

// Instructions named 'sta_w_line_agx_is9_st_zero'.
static struct adl_opcode _sym8694[] = {
  // stA_w_line_agX_is9_st_zero    (0)
  { "stA_w_line_agX_is9_st_zero", 1, 0, 19, 64,  0x0, { 0 },_sym809, "^ *([^} ,\t,]+),([^} ,\t,]+)$", 0, 2, 4, 0, 0, 2, _sym807_operands_operands,_sym808,1,0, 0,0,&_sym805,0,{}, 0,0,0,0,0,0, },
};

// Instructions named 'sta_w_line_agx_is9_zero'.
static struct adl_opcode _sym8695[] = {
  // stA_w_line_agX_is9_zero    (0)
  { "stA_w_line_agX_is9_zero", 1, 0, 19, 64,  0x0, { 0 },_sym821, "^ *([^} ,\t,]+),([^} ,\t,]+)$", 0, 2, 4, 0, 0, 2, _sym819_operands_operands,_sym820,1,0, 0,0,&_sym817,0,{}, 0,0,0,0,0,0, },
};

// Instructions named 'stb'.
static struct adl_opcode _sym8696[] = {
  // stbS_aY_Is9_gZ_line0_wide_imm_st    (0)
  { "stbS_aY_Is9_gZ_line0_wide_imm_st", 1, 0, 29, 64,  0x0, { 0 },_sym5457, "^ *\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)([+-][^},[[, ]+)?\\],(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11)$", 0, 3, 3, 0, 0, 0, _sym5455_operands_operands,_sym5456,1,0, 0,0,&_sym5453,0,{}, 0,0,0,0,0,12, },
// stbS_aY_Is9_gZ_line0_wide_imm_st    (1)
{ "stbS_aY_Is9_gZ_line0_wide_imm_st", 1, 0, 29, 64,  0x0, { 0 },_sym7788, "^ *\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)([+-][^},[[, ]+)?\\],(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11)$", 0, 3, 3, 0, 0, 0, _sym7786_operands_operands,_sym7787,1,0, 0,0,&_sym7784,0,{}, 0,0,0,0,0,12, },
// stbS_aY_Is9_gZ_line1_wide_imm_st    (2)
{ "stbS_aY_Is9_gZ_line1_wide_imm_st", 1, 0, 29, 64,  0x0, { 0 },_sym7794, "^ *\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)([+-][^},[[, ]+)?\\],(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11)$", 0, 3, 3, 0, 0, 0, _sym7792_operands_operands,_sym7793,1,0, 0,0,&_sym7790,0,{}, 0,0,0,0,0,3, },
// stbS_aY_Is9_gZ_line1_wide_imm_st    (3)
{ "stbS_aY_Is9_gZ_line1_wide_imm_st", 1, 0, 29, 64,  0x0, { 0 },_sym5463, "^ *\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)([+-][^},[[, ]+)?\\],(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11)$", 0, 3, 3, 0, 0, 0, _sym5461_operands_operands,_sym5462,1,0, 0,0,&_sym5459,0,{}, 0,0,0,0,0,3, },
// stbS_agX_u_Is9_gZ_line0_wide_imm_st    (4)
{ "stbS_agX_u_Is9_gZ_line0_wide_imm_st", 1, 0, 29, 64,  0x0, { 0 },_sym7830, "^ *\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\]([+-][^},[[, ]+)?,(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11)$", 0, 3, 3, 0, 0, 0, _sym7828_operands_operands,_sym7829,1,0, 0,0,&_sym7826,0,{}, 0,0,0,0,0,13, },
// stbS_agX_u_Is9_gZ_line0_wide_imm_st    (5)
{ "stbS_agX_u_Is9_gZ_line0_wide_imm_st", 1, 0, 29, 64,  0x0, { 0 },_sym5499, "^ *\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\]([+-][^},[[, ]+)?,(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11)$", 0, 3, 3, 0, 0, 0, _sym5497_operands_operands,_sym5498,1,0, 0,0,&_sym5495,0,{}, 0,0,0,0,0,13, },
// stbS_agX_u_Is9_gZ_line1_wide_imm_st    (6)
{ "stbS_agX_u_Is9_gZ_line1_wide_imm_st", 1, 0, 29, 64,  0x0, { 0 },_sym7836, "^ *\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\]([+-][^},[[, ]+)?,(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11)$", 0, 3, 3, 0, 0, 0, _sym7834_operands_operands,_sym7835,1,0, 0,0,&_sym7832,0,{}, 0,0,0,0,0,7, },
// stbS_agX_u_Is9_gZ_line1_wide_imm_st    (7)
{ "stbS_agX_u_Is9_gZ_line1_wide_imm_st", 1, 0, 29, 64,  0x0, { 0 },_sym5505, "^ *\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\]([+-][^},[[, ]+)?,(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11)$", 0, 3, 3, 0, 0, 0, _sym5503_operands_operands,_sym5504,1,0, 0,0,&_sym5501,0,{}, 0,0,0,0,0,7, },
// stb_agX_agY_gZ_AAsubAM    (8)
{ "stb_agX_agY_gZ_AAsubAM", 1, 3, 29, 64,  0x0, { 0xfd600000,},_sym7911, "^ *\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\](\\+|\\-)(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19),(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11)$", 0, 4, 4, 0, 0, 0, _sym7910_operands_operands,0,0,0, 0,0,&_sym7909,0,{}, 0,0,0,0,0,10, },
// stb_agX_agY_gZ    (9)
{ "stb_agX_agY_gZ", 1, 3, 29, 64,  0x0, { 0xfd000000,},_sym7908, "^ *\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)(\\+|\\-)(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\],(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11)$", 0, 4, 4, 0, 0, 0, _sym7907_operands_operands,0,0,0, 0,0,&_sym7906,0,{}, 0,0,0,0,0,11, },
// stb_agX_agY_gZ_AAsubAM    (10)
{ "stb_agX_agY_gZ_AAsubAM", 1, 3, 29, 64,  0x0, { 0xfd600000,},_sym5580, "^ *\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\](\\+|\\-)(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19),(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11)$", 0, 4, 4, 0, 0, 0, _sym5579_operands_operands,0,0,0, 0,0,&_sym5578,0,{}, 0,0,0,0,0,10, },
// stb_agX_agY_gZ    (11)
{ "stb_agX_agY_gZ", 1, 3, 29, 64,  0x0, { 0xfd000000,},_sym5577, "^ *\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)(\\+|\\-)(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\],(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11)$", 0, 4, 4, 0, 0, 0, _sym5576_operands_operands,0,0,0, 0,0,&_sym5575,0,{}, 0,0,0,0,0,11, },
// stb_gY_agXIs18    (12)
{ "stb_gY_agXIs18", 1, 0, 36, 64,  0x0, { 0 },_sym2436, "^ *\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)([+-][^},[[, ]+)?\\],(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11)$", 0, 3, 3, 0, 0, 0, _sym2434_operands_operands,_sym2435,1,0, 0,0,&_sym2432,0,{}, 0,0,0,0,0,12, },
// stb_gY_agX_Is18    (13)
{ "stb_gY_agX_Is18", 1, 0, 36, 64,  0x0, { 0 },_sym2447, "^ *\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\]([+-][^},[[, ]+)?,(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11)$", 0, 3, 3, 0, 0, 0, _sym2445_operands_operands,_sym2446,1,0, 0,0,&_sym2443,0,{}, 0,0,0,0,0,13, },
// stb_agX_Is9_I8    (14)
{ "stb_agX_Is9_I8", 1, 4, 36, 64,  0x0, { 0x0,0x84000000,},_sym2425, "^ *\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\]([+-][^},[[, ]+)?,([^},[[, ]+)$", 0, 3, 3, 0, 0, 0, _sym2424_operands_operands,0,0,0, 0,0,&_sym2423,0,{}, 0,0,0,0,0,14, },
// stb_Iu22_gX    (15)
{ "stb_Iu22_gX", 1, 0, 58, 64,  0x0, { 0 },_sym2867, "^ *([^},[, ]+),(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11)$", 0, 2, 2, 0, 0, 0, _sym2865_operands_operands,_sym2866,1,0, 0,0,&_sym2863,0,{}, 0,0,0,0,0,15, },
// stb_Iu22_I8    (16)
{ "stb_Iu22_I8", 1, 7, 58, 64,  0x0, { 0x0,0x40000000,},_sym2862, "^ *([^},[, ]+),([^},[, ]+)$", 0, 2, 2, 0, 0, 0, _sym2861_operands_operands,0,0,0, 0,0,&_sym2860,0,{}, 0,0,0,0,0,16, },
};

// Instructions named 'stb.laddr'.
static struct adl_opcode _sym8697[] = {
  // stbS_aY_Is9_gZ_st_line    (0)
  { "stbS_aY_Is9_gZ_st_line", 1, 0, 29, 64,  0x0, { 0 },_sym5473, "^ *\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)([+-][^},[[, ]+)?\\],(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11)$", 0, 3, 3, 0, 0, 0, _sym5471_operands_operands,_sym5472,1,0, 0,0,&_sym5469,0,{}, 0,0,0,0,0,1, },
// stbS_aY_Is9_gZ_st_line    (1)
{ "stbS_aY_Is9_gZ_st_line", 1, 0, 29, 64,  0x0, { 0 },_sym7804, "^ *\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)([+-][^},[[, ]+)?\\],(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11)$", 0, 3, 3, 0, 0, 0, _sym7802_operands_operands,_sym7803,1,0, 0,0,&_sym7800,0,{}, 0,0,0,0,0,1, },
// stbS_agX_u_Is9_gZ_st_line    (2)
{ "stbS_agX_u_Is9_gZ_st_line", 1, 0, 29, 64,  0x0, { 0 },_sym5515, "^ *\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\]([+-][^},[[, ]+)?,(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11)$", 0, 3, 3, 0, 0, 0, _sym5513_operands_operands,_sym5514,1,0, 0,0,&_sym5511,0,{}, 0,0,0,0,0,3, },
// stbS_agX_u_Is9_gZ_st_line    (3)
{ "stbS_agX_u_Is9_gZ_st_line", 1, 0, 29, 64,  0x0, { 0 },_sym7846, "^ *\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\]([+-][^},[[, ]+)?,(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11)$", 0, 3, 3, 0, 0, 0, _sym7844_operands_operands,_sym7845,1,0, 0,0,&_sym7842,0,{}, 0,0,0,0,0,3, },
};

// Instructions named 'stb.laddr.u'.
static struct adl_opcode _sym8698[] = {
  // stbS_u_aY_Is9_gZ_st_line    (0)
  { "stbS_u_aY_Is9_gZ_st_line", 1, 0, 29, 64,  0x0, { 0 },_sym5557, "^ *\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)([+-][^},[[, ]+)?\\],(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11)$", 0, 3, 3, 0, 0, 0, _sym5555_operands_operands,_sym5556,1,0, 0,0,&_sym5553,0,{}, 0,0,0,0,0,1, },
// stbS_u_aY_Is9_gZ_st_line    (1)
{ "stbS_u_aY_Is9_gZ_st_line", 1, 0, 29, 64,  0x0, { 0 },_sym7888, "^ *\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)([+-][^},[[, ]+)?\\],(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11)$", 0, 3, 3, 0, 0, 0, _sym7886_operands_operands,_sym7887,1,0, 0,0,&_sym7884,0,{}, 0,0,0,0,0,1, },
};

// Instructions named 'stb.u'.
static struct adl_opcode _sym8699[] = {
  // stbS_u_aY_Is9_gZ_line0_wide_imm_st    (0)
  { "stbS_u_aY_Is9_gZ_line0_wide_imm_st", 1, 0, 29, 64,  0x0, { 0 },_sym5541, "^ *\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)([+-][^},[[, ]+)?\\],(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11)$", 0, 3, 3, 0, 0, 0, _sym5539_operands_operands,_sym5540,1,0, 0,0,&_sym5537,0,{}, 0,0,0,0,0,6, },
// stbS_u_aY_Is9_gZ_line0_wide_imm_st    (1)
{ "stbS_u_aY_Is9_gZ_line0_wide_imm_st", 1, 0, 29, 64,  0x0, { 0 },_sym7872, "^ *\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)([+-][^},[[, ]+)?\\],(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11)$", 0, 3, 3, 0, 0, 0, _sym7870_operands_operands,_sym7871,1,0, 0,0,&_sym7868,0,{}, 0,0,0,0,0,6, },
// stbS_u_aY_Is9_gZ_line1_wide_imm_st    (2)
{ "stbS_u_aY_Is9_gZ_line1_wide_imm_st", 1, 0, 29, 64,  0x0, { 0 },_sym5547, "^ *\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)([+-][^},[[, ]+)?\\],(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11)$", 0, 3, 3, 0, 0, 0, _sym5545_operands_operands,_sym5546,1,0, 0,0,&_sym5543,0,{}, 0,0,0,0,0,3, },
// stbS_u_aY_Is9_gZ_line1_wide_imm_st    (3)
{ "stbS_u_aY_Is9_gZ_line1_wide_imm_st", 1, 0, 29, 64,  0x0, { 0 },_sym7878, "^ *\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)([+-][^},[[, ]+)?\\],(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11)$", 0, 3, 3, 0, 0, 0, _sym7876_operands_operands,_sym7877,1,0, 0,0,&_sym7874,0,{}, 0,0,0,0,0,3, },
// stb_u_agX_agY_gZ    (4)
{ "stb_u_agX_agY_gZ", 1, 3, 29, 64,  0x0, { 0xfd200000,},_sym5583, "^ *\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)(\\+|\\-)(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\],(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11)$", 0, 4, 4, 0, 0, 0, _sym5582_operands_operands,0,0,0, 0,0,&_sym5581,0,{}, 0,0,0,0,0,5, },
// stb_u_agX_agY_gZ    (5)
{ "stb_u_agX_agY_gZ", 1, 3, 29, 64,  0x0, { 0xfd200000,},_sym7914, "^ *\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)(\\+|\\-)(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\],(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11)$", 0, 4, 4, 0, 0, 0, _sym7913_operands_operands,0,0,0, 0,0,&_sym7912,0,{}, 0,0,0,0,0,5, },
// stb_u_gY_agXIs18    (6)
{ "stb_u_gY_agXIs18", 1, 0, 36, 64,  0x0, { 0 },_sym2458, "^ *\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)([+-][^},[[, ]+)?\\],(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11)$", 0, 3, 3, 0, 0, 0, _sym2456_operands_operands,_sym2457,1,0, 0,0,&_sym2454,0,{}, 0,0,0,0,0,6, },
};

// Instructions named 'stb_agx_is9_i8_zero'.
static struct adl_opcode _sym8700[] = {
  // stb_agX_Is9_I8_zero    (0)
  { "stb_agX_Is9_I8_zero", 1, 0, 36, 64,  0x0, { 0 },_sym2430, "^ *([^} ,\t,]+),([^} ,\t,]+)$", 0, 2, 4, 0, 0, 2, _sym2428_operands_operands,_sym2429,1,0, 0,0,&_sym2426,0,{}, 0,0,0,0,0,0, },
};

// Instructions named 'stb_gy_agx_is18_zero'.
static struct adl_opcode _sym8701[] = {
  // stb_gY_agX_Is18_zero    (0)
  { "stb_gY_agX_Is18_zero", 1, 0, 36, 64,  0x0, { 0 },_sym2452, "^ *([^} ,\t,]+),([^} ,\t,]+)$", 0, 2, 4, 0, 0, 2, _sym2450_operands_operands,_sym2451,1,0, 0,0,&_sym2448,0,{}, 0,0,0,0,0,-1, },
};

// Instructions named 'stb_gy_agxis18_zero'.
static struct adl_opcode _sym8702[] = {
  // stb_gY_agXIs18_zero    (0)
  { "stb_gY_agXIs18_zero", 1, 0, 36, 64,  0x0, { 0 },_sym2441, "^ *([^} ,\t,]+),([^} ,\t,]+)$", 0, 2, 4, 0, 0, 2, _sym2439_operands_operands,_sym2440,1,0, 0,0,&_sym2437,0,{}, 0,0,0,0,0,-1, },
};

// Instructions named 'stb_u_gy_agxis18_zero'.
static struct adl_opcode _sym8703[] = {
  // stb_u_gY_agXIs18_zero    (0)
  { "stb_u_gY_agXIs18_zero", 1, 0, 36, 64,  0x0, { 0 },_sym2463, "^ *([^} ,\t,]+),([^} ,\t,]+)$", 0, 2, 4, 0, 0, 2, _sym2461_operands_operands,_sym2462,1,0, 0,0,&_sym2459,0,{}, 0,0,0,0,0,-1, },
};

// Instructions named 'stbc'.
static struct adl_opcode _sym8704[] = {
  // stbC_gY_agXIs18    (0)
  { "stbC_gY_agXIs18", 1, 4, 36, 64,  0x0, { 0x0,0x7e000000,},_sym2401, "^ *\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)([+-][^},[[, ]+)?\\],(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11)$", 0, 3, 3, 0, 0, 0, _sym2400_operands_operands,0,0,0, 0,0,&_sym2399,0,{}, 0,0,0,0,0,0, },
// stbC_gY_agX_Is18    (1)
{ "stbC_gY_agX_Is18", 1, 4, 36, 64,  0x0, { 0x0,0x7b000000,},_sym2409, "^ *\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\]([+-][^},[[, ]+)?,(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11)$", 0, 3, 3, 0, 0, 0, _sym2408_operands_operands,0,0,0, 0,0,&_sym2407,0,{}, 0,0,0,0,0,1, },
};

// Instructions named 'stbc.u'.
static struct adl_opcode _sym8705[] = {
  // stbC_u_gY_agXIs18    (0)
  { "stbC_u_gY_agXIs18", 1, 4, 36, 64,  0x0, { 0x0,0x7f000000,},_sym2417, "^ *\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)([+-][^},[[, ]+)?\\],(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11)$", 0, 3, 3, 0, 0, 0, _sym2416_operands_operands,0,0,0, 0,0,&_sym2415,0,{}, 0,0,0,0,0,0, },
};

// Instructions named 'stbc_gy_agx_is18_zero'.
static struct adl_opcode _sym8706[] = {
  // stbC_gY_agX_Is18_zero    (0)
  { "stbC_gY_agX_Is18_zero", 1, 0, 36, 64,  0x0, { 0 },_sym2414, "^ *([^} ,\t,]+),([^} ,\t,]+)$", 0, 2, 4, 0, 0, 2, _sym2412_operands_operands,_sym2413,1,0, 0,0,&_sym2410,0,{}, 0,0,0,0,0,-1, },
};

// Instructions named 'stbc_gy_agxis18_zero'.
static struct adl_opcode _sym8707[] = {
  // stbC_gY_agXIs18_zero    (0)
  { "stbC_gY_agXIs18_zero", 1, 0, 36, 64,  0x0, { 0 },_sym2406, "^ *([^} ,\t,]+),([^} ,\t,]+)$", 0, 2, 4, 0, 0, 2, _sym2404_operands_operands,_sym2405,1,0, 0,0,&_sym2402,0,{}, 0,0,0,0,0,-1, },
};

// Instructions named 'stbc_u_gy_agxis18_zero'.
static struct adl_opcode _sym8708[] = {
  // stbC_u_gY_agXIs18_zero    (0)
  { "stbC_u_gY_agXIs18_zero", 1, 0, 36, 64,  0x0, { 0 },_sym2422, "^ *([^} ,\t,]+),([^} ,\t,]+)$", 0, 2, 4, 0, 0, 2, _sym2420_operands_operands,_sym2421,1,0, 0,0,&_sym2418,0,{}, 0,0,0,0,0,-1, },
};

// Instructions named 'stbs'.
static struct adl_opcode _sym8709[] = {
  // stbS_u_aY_Is9_gZ    (0)
  { "stbS_u_aY_Is9_gZ", 1, 3, 29, 64,  0x0, { 0xed200000,},_sym5535, "^ *(\\.laddr|)\\.u \\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)([+-][^},[[. , ]+)?\\],(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11)$", 0, 4, 4, 0, 1, 0, _sym5534_operands_operands,0,0,1, 0,0,&_sym5533,0,{}, 0,0,0,0,0,1, },
// stbS_u_aY_Is9_gZ    (1)
{ "stbS_u_aY_Is9_gZ", 1, 3, 29, 64,  0x0, { 0xed200000,},_sym7866, "^ *(\\.laddr|)\\.u \\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)([+-][^},[[. , ]+)?\\],(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11)$", 0, 4, 4, 0, 1, 0, _sym7865_operands_operands,0,0,1, 0,0,&_sym7864,0,{}, 0,0,0,0,0,1, },
// stbS_aY_Is9_gZ    (2)
{ "stbS_aY_Is9_gZ", 1, 3, 29, 64,  0x0, { 0xed000000,},_sym5451, "^ *(\\.laddr|) \\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)([+-][^},[[ , ]+)?\\],(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11)$", 0, 4, 4, 0, 1, 0, _sym5450_operands_operands,0,0,1, 0,0,&_sym5449,0,{}, 0,0,0,0,0,3, },
// stbS_aY_Is9_gZ    (3)
{ "stbS_aY_Is9_gZ", 1, 3, 29, 64,  0x0, { 0xed000000,},_sym7782, "^ *(\\.laddr|) \\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)([+-][^},[[ , ]+)?\\],(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11)$", 0, 4, 4, 0, 1, 0, _sym7781_operands_operands,0,0,1, 0,0,&_sym7780,0,{}, 0,0,0,0,0,3, },
// stbS_aY_Is9_gZ_wide_imm    (4)
{ "stbS_aY_Is9_gZ_wide_imm", 1, 0, 29, 64,  0x0, { 0 },_sym5485, "^ *\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)([+-][^},[[, ]+)?\\],(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11)$", 0, 3, 3, 0, 0, 0, _sym5483_operands_operands,_sym5484,1,0, 0,0,&_sym5479,0,{}, 0,0,0,0,0,5, },
// stbS_aY_Is9_gZ_wide_imm    (5)
{ "stbS_aY_Is9_gZ_wide_imm", 1, 0, 29, 64,  0x0, { 0 },_sym7816, "^ *\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)([+-][^},[[, ]+)?\\],(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11)$", 0, 3, 3, 0, 0, 0, _sym7814_operands_operands,_sym7815,1,0, 0,0,&_sym7810,0,{}, 0,0,0,0,0,5, },
// stbS_agX_u_Is9_gZ    (6)
{ "stbS_agX_u_Is9_gZ", 1, 3, 29, 64,  0x0, { 0xed600000,},_sym5493, "^ *(\\.laddr|) \\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\]([+-][^},[[ , ]+)?,(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11)$", 0, 4, 4, 0, 1, 0, _sym5492_operands_operands,0,0,1, 0,0,&_sym5491,0,{}, 0,0,0,0,0,7, },
// stbS_agX_u_Is9_gZ    (7)
{ "stbS_agX_u_Is9_gZ", 1, 3, 29, 64,  0x0, { 0xed600000,},_sym7824, "^ *(\\.laddr|) \\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\]([+-][^},[[ , ]+)?,(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11)$", 0, 4, 4, 0, 1, 0, _sym7823_operands_operands,0,0,1, 0,0,&_sym7822,0,{}, 0,0,0,0,0,7, },
// stbS_agX_u_Is9_gZ_wide_imm    (8)
{ "stbS_agX_u_Is9_gZ_wide_imm", 1, 0, 29, 64,  0x0, { 0 },_sym5527, "^ *\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\]([+-][^},[[, ]+)?,(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11)$", 0, 3, 3, 0, 0, 0, _sym5525_operands_operands,_sym5526,1,0, 0,0,&_sym5521,0,{}, 0,0,0,0,0,9, },
// stbS_agX_u_Is9_gZ_wide_imm    (9)
{ "stbS_agX_u_Is9_gZ_wide_imm", 1, 0, 29, 64,  0x0, { 0 },_sym7858, "^ *\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\]([+-][^},[[, ]+)?,(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11)$", 0, 3, 3, 0, 0, 0, _sym7856_operands_operands,_sym7857,1,0, 0,0,&_sym7852,0,{}, 0,0,0,0,0,9, },
};

// Instructions named 'stbs.u'.
static struct adl_opcode _sym8710[] = {
  // stbS_u_aY_Is9_gZ_wide_imm    (0)
  { "stbS_u_aY_Is9_gZ_wide_imm", 1, 0, 29, 64,  0x0, { 0 },_sym5569, "^ *\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)([+-][^},[[, ]+)?\\],(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11)$", 0, 3, 3, 0, 0, 0, _sym5567_operands_operands,_sym5568,1,0, 0,0,&_sym5563,0,{}, 0,0,0,0,0,1, },
// stbS_u_aY_Is9_gZ_wide_imm    (1)
{ "stbS_u_aY_Is9_gZ_wide_imm", 1, 0, 29, 64,  0x0, { 0 },_sym7900, "^ *\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)([+-][^},[[, ]+)?\\],(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11)$", 0, 3, 3, 0, 0, 0, _sym7898_operands_operands,_sym7899,1,0, 0,0,&_sym7894,0,{}, 0,0,0,0,0,1, },
};

// Instructions named 'stbs_agx_u_is9_gz_st'.
static struct adl_opcode _sym8711[] = {
  // stbS_agX_u_Is9_gZ_st    (0)
  { "stbS_agX_u_Is9_gZ_st", 1, 0, 29, 64,  0x0, { 0 },_sym5510, "^ *([^} ,\t,]+),([^} ,\t,]+),([^} ,\t,]+)$", 0, 3, 6, 0, 0, 3, _sym5508_operands_operands,_sym5509,1,0, 0,0,&_sym5506,0,{}, 0,0,0,0,0,1, },
// stbS_agX_u_Is9_gZ_st    (1)
{ "stbS_agX_u_Is9_gZ_st", 1, 0, 29, 64,  0x0, { 0 },_sym7841, "^ *([^} ,\t,]+),([^} ,\t,]+),([^} ,\t,]+)$", 0, 3, 6, 0, 0, 3, _sym7839_operands_operands,_sym7840,1,0, 0,0,&_sym7837,0,{}, 0,0,0,0,0,1, },
};

// Instructions named 'stbs_agx_u_is9_gz_st_zero'.
static struct adl_opcode _sym8712[] = {
  // stbS_agX_u_Is9_gZ_st_zero    (0)
  { "stbS_agX_u_Is9_gZ_st_zero", 1, 0, 29, 64,  0x0, { 0 },_sym5520, "^ *([^} ,\t,]+),([^} ,\t,]+),([^} ,\t,]+)$", 0, 3, 6, 0, 0, 3, _sym5518_operands_operands,_sym5519,1,0, 0,0,&_sym5516,0,{}, 0,0,0,0,0,1, },
// stbS_agX_u_Is9_gZ_st_zero    (1)
{ "stbS_agX_u_Is9_gZ_st_zero", 1, 0, 29, 64,  0x0, { 0 },_sym7851, "^ *([^} ,\t,]+),([^} ,\t,]+),([^} ,\t,]+)$", 0, 3, 6, 0, 0, 3, _sym7849_operands_operands,_sym7850,1,0, 0,0,&_sym7847,0,{}, 0,0,0,0,0,1, },
};

// Instructions named 'stbs_agx_u_is9_gz_zero'.
static struct adl_opcode _sym8713[] = {
  // stbS_agX_u_Is9_gZ_zero    (0)
  { "stbS_agX_u_Is9_gZ_zero", 1, 0, 29, 64,  0x0, { 0 },_sym5532, "^ *([^} ,\t,]+),([^} ,\t,]+),([^} ,\t,]+)$", 0, 3, 6, 0, 0, 3, _sym5530_operands_operands,_sym5531,1,0, 0,0,&_sym5528,0,{}, 0,0,0,0,0,1, },
// stbS_agX_u_Is9_gZ_zero    (1)
{ "stbS_agX_u_Is9_gZ_zero", 1, 0, 29, 64,  0x0, { 0 },_sym7863, "^ *([^} ,\t,]+),([^} ,\t,]+),([^} ,\t,]+)$", 0, 3, 6, 0, 0, 3, _sym7861_operands_operands,_sym7862,1,0, 0,0,&_sym7859,0,{}, 0,0,0,0,0,1, },
};

// Instructions named 'stbs_ay_is9_gz_st'.
static struct adl_opcode _sym8714[] = {
  // stbS_aY_Is9_gZ_st    (0)
  { "stbS_aY_Is9_gZ_st", 1, 0, 29, 64,  0x0, { 0 },_sym5468, "^ *([^} ,\t,]+),([^} ,\t,]+),([^} ,\t,]+)$", 0, 3, 6, 0, 0, 3, _sym5466_operands_operands,_sym5467,1,0, 0,0,&_sym5464,0,{}, 0,0,0,0,0,1, },
// stbS_aY_Is9_gZ_st    (1)
{ "stbS_aY_Is9_gZ_st", 1, 0, 29, 64,  0x0, { 0 },_sym7799, "^ *([^} ,\t,]+),([^} ,\t,]+),([^} ,\t,]+)$", 0, 3, 6, 0, 0, 3, _sym7797_operands_operands,_sym7798,1,0, 0,0,&_sym7795,0,{}, 0,0,0,0,0,1, },
};

// Instructions named 'stbs_ay_is9_gz_st_zero'.
static struct adl_opcode _sym8715[] = {
  // stbS_aY_Is9_gZ_st_zero    (0)
  { "stbS_aY_Is9_gZ_st_zero", 1, 0, 29, 64,  0x0, { 0 },_sym5478, "^ *([^} ,\t,]+),([^} ,\t,]+),([^} ,\t,]+)$", 0, 3, 6, 0, 0, 3, _sym5476_operands_operands,_sym5477,1,0, 0,0,&_sym5474,0,{}, 0,0,0,0,0,1, },
// stbS_aY_Is9_gZ_st_zero    (1)
{ "stbS_aY_Is9_gZ_st_zero", 1, 0, 29, 64,  0x0, { 0 },_sym7809, "^ *([^} ,\t,]+),([^} ,\t,]+),([^} ,\t,]+)$", 0, 3, 6, 0, 0, 3, _sym7807_operands_operands,_sym7808,1,0, 0,0,&_sym7805,0,{}, 0,0,0,0,0,1, },
};

// Instructions named 'stbs_ay_is9_gz_zero'.
static struct adl_opcode _sym8716[] = {
  // stbS_aY_Is9_gZ_zero    (0)
  { "stbS_aY_Is9_gZ_zero", 1, 0, 29, 64,  0x0, { 0 },_sym5490, "^ *([^} ,\t,]+),([^} ,\t,]+),([^} ,\t,]+)$", 0, 3, 6, 0, 0, 3, _sym5488_operands_operands,_sym5489,1,0, 0,0,&_sym5486,0,{}, 0,0,0,0,0,1, },
// stbS_aY_Is9_gZ_zero    (1)
{ "stbS_aY_Is9_gZ_zero", 1, 0, 29, 64,  0x0, { 0 },_sym7821, "^ *([^} ,\t,]+),([^} ,\t,]+),([^} ,\t,]+)$", 0, 3, 6, 0, 0, 3, _sym7819_operands_operands,_sym7820,1,0, 0,0,&_sym7817,0,{}, 0,0,0,0,0,1, },
};

// Instructions named 'stbs_u_ay_is9_gz_st'.
static struct adl_opcode _sym8717[] = {
  // stbS_u_aY_Is9_gZ_st    (0)
  { "stbS_u_aY_Is9_gZ_st", 1, 0, 29, 64,  0x0, { 0 },_sym5552, "^ *([^} ,\t,]+),([^} ,\t,]+),([^} ,\t,]+)$", 0, 3, 6, 0, 0, 3, _sym5550_operands_operands,_sym5551,1,0, 0,0,&_sym5548,0,{}, 0,0,0,0,0,1, },
// stbS_u_aY_Is9_gZ_st    (1)
{ "stbS_u_aY_Is9_gZ_st", 1, 0, 29, 64,  0x0, { 0 },_sym7883, "^ *([^} ,\t,]+),([^} ,\t,]+),([^} ,\t,]+)$", 0, 3, 6, 0, 0, 3, _sym7881_operands_operands,_sym7882,1,0, 0,0,&_sym7879,0,{}, 0,0,0,0,0,1, },
};

// Instructions named 'stbs_u_ay_is9_gz_st_zero'.
static struct adl_opcode _sym8718[] = {
  // stbS_u_aY_Is9_gZ_st_zero    (0)
  { "stbS_u_aY_Is9_gZ_st_zero", 1, 0, 29, 64,  0x0, { 0 },_sym5562, "^ *([^} ,\t,]+),([^} ,\t,]+),([^} ,\t,]+)$", 0, 3, 6, 0, 0, 3, _sym5560_operands_operands,_sym5561,1,0, 0,0,&_sym5558,0,{}, 0,0,0,0,0,1, },
// stbS_u_aY_Is9_gZ_st_zero    (1)
{ "stbS_u_aY_Is9_gZ_st_zero", 1, 0, 29, 64,  0x0, { 0 },_sym7893, "^ *([^} ,\t,]+),([^} ,\t,]+),([^} ,\t,]+)$", 0, 3, 6, 0, 0, 3, _sym7891_operands_operands,_sym7892,1,0, 0,0,&_sym7889,0,{}, 0,0,0,0,0,1, },
};

// Instructions named 'stbs_u_ay_is9_gz_zero'.
static struct adl_opcode _sym8719[] = {
  // stbS_u_aY_Is9_gZ_zero    (0)
  { "stbS_u_aY_Is9_gZ_zero", 1, 0, 29, 64,  0x0, { 0 },_sym5574, "^ *([^} ,\t,]+),([^} ,\t,]+),([^} ,\t,]+)$", 0, 3, 6, 0, 0, 3, _sym5572_operands_operands,_sym5573,1,0, 0,0,&_sym5570,0,{}, 0,0,0,0,0,1, },
// stbS_u_aY_Is9_gZ_zero    (1)
{ "stbS_u_aY_Is9_gZ_zero", 1, 0, 29, 64,  0x0, { 0 },_sym7905, "^ *([^} ,\t,]+),([^} ,\t,]+),([^} ,\t,]+)$", 0, 3, 6, 0, 0, 3, _sym7903_operands_operands,_sym7904,1,0, 0,0,&_sym7901,0,{}, 0,0,0,0,0,1, },
};

// Instructions named 'stc'.
static struct adl_opcode _sym8720[] = {
  // stC_agX_Is18_gY    (0)
  { "stC_agX_Is18_gY", 1, 4, 36, 64,  0x0, { 0x0,0x76000000,},_sym2196, "^ *\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)([+-][^},[[, ]+)?\\],(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11)$", 0, 3, 3, 0, 0, 0, _sym2195_operands_operands,0,0,0, 0,0,&_sym2194,0,{}, 0,0,0,0,0,0, },
// stC_agY_spIs21    (1)
{ "stC_agY_spIs21", 1, 4, 36, 64,  0x0, { 0x0,0x76800000,},_sym2228, "^ *\\[sp([+-][^},[[, ]+)?\\],(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)$", 0, 2, 2, 0, 0, 0, _sym2227_operands_operands,0,0,0, 0,0,&_sym2226,0,{}, 0,0,0,0,0,1, },
// stC_agX_Is18_u_gY    (2)
{ "stC_agX_Is18_u_gY", 1, 4, 36, 64,  0x0, { 0x0,0x75000000,},_sym2204, "^ *\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\]([+-][^},[[, ]+)?,(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11)$", 0, 3, 3, 0, 0, 0, _sym2203_operands_operands,0,0,0, 0,0,&_sym2202,0,{}, 0,0,0,0,0,2, },
// stC_sp_Is21_u_agY    (3)
{ "stC_sp_Is21_u_agY", 1, 4, 36, 64,  0x0, { 0x0,0x75800000,},_sym2236, "^ *\\[sp\\]([+-][^},[[, ]+)?,(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)$", 0, 2, 2, 0, 0, 0, _sym2235_operands_operands,0,0,0, 0,0,&_sym2234,0,{}, 0,0,0,0,0,3, },
// stC_agX_Is18    (4)
{ "stC_agX_Is18", 1, 4, 36, 64,  0x0, { 0x0,0x71000000,},_sym2193, "^ *\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\]([+-][^},[[ ]+)?$", 0, 2, 2, 0, 0, 0, _sym2192_operands_operands,0,0,0, 0,0,&_sym2191,0,{}, 0,0,0,0,0,4, },
};

// Instructions named 'stc.u'.
static struct adl_opcode _sym8721[] = {
  // stC_u_gY_agXIs18    (0)
  { "stC_u_gY_agXIs18", 1, 4, 36, 64,  0x0, { 0x0,0x77000000,},_sym2263, "^ *\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)([+-][^},[[, ]+)?\\],(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11)$", 0, 3, 3, 0, 0, 0, _sym2262_operands_operands,0,0,0, 0,0,&_sym2261,0,{}, 0,0,0,0,0,0, },
// stC_u_agY_spIs21    (1)
{ "stC_u_agY_spIs21", 1, 4, 36, 64,  0x0, { 0x0,0x77800000,},_sym2255, "^ *\\[sp([+-][^},[[, ]+)?\\],(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)$", 0, 2, 2, 0, 0, 0, _sym2254_operands_operands,0,0,0, 0,0,&_sym2253,0,{}, 0,0,0,0,0,1, },
};

// Instructions named 'stc.w'.
static struct adl_opcode _sym8722[] = {
  // stC_w_agX_Is18    (0)
  { "stC_w_agX_Is18", 1, 4, 36, 64,  0x0, { 0x0,0x73000000,},_sym2271, "^ *\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\]([+-][^},[[ ]+)?$", 0, 2, 2, 0, 0, 0, _sym2270_operands_operands,0,0,0, 0,0,&_sym2269,0,{}, 0,0,0,0,0,0, },
};

// Instructions named 'stc_agx_is18_gy_zero'.
static struct adl_opcode _sym8723[] = {
  // stC_agX_Is18_gY_zero    (0)
  { "stC_agX_Is18_gY_zero", 1, 0, 36, 64,  0x0, { 0 },_sym2201, "^ *([^} ,\t,]+),([^} ,\t,]+)$", 0, 2, 4, 0, 0, 2, _sym2199_operands_operands,_sym2200,1,0, 0,0,&_sym2197,0,{}, 0,0,0,0,0,-1, },
};

// Instructions named 'stc_agx_is18_u_gy_st_zero'.
static struct adl_opcode _sym8724[] = {
  // stC_agX_Is18_u_gY_st_zero    (0)
  { "stC_agX_Is18_u_gY_st_zero", 1, 0, 36, 64,  0x0, { 0 },_sym2215, "^ *([^} ,\t,]+),([^} ,\t,]+)$", 0, 2, 4, 0, 0, 2, _sym2213_operands_operands,_sym2214,1,0, 0,0,&_sym2211,0,{}, 0,0,0,0,0,-1, },
};

// Instructions named 'stc_agx_is18_u_gy_zero'.
static struct adl_opcode _sym8725[] = {
  // stC_agX_Is18_u_gY_zero    (0)
  { "stC_agX_Is18_u_gY_zero", 1, 0, 36, 64,  0x0, { 0 },_sym2220, "^ *([^} ,\t,]+),([^} ,\t,]+)$", 0, 2, 4, 0, 0, 2, _sym2218_operands_operands,_sym2219,1,0, 0,0,&_sym2216,0,{}, 0,0,0,0,0,-1, },
};

// Instructions named 'stc_agx_is18_zero'.
static struct adl_opcode _sym8726[] = {
  // stC_agX_Is18_zero    (0)
  { "stC_agX_Is18_zero", 1, 0, 36, 64,  0x0, { 0 },_sym2225, "^ *([^} ,\t,]+)$", 0, 1, 2, 0, 0, 1, _sym2223_operands_operands,_sym2224,1,0, 0,0,&_sym2221,0,{}, 0,0,0,0,0,-1, },
};

// Instructions named 'stc_agy_spis21_zero'.
static struct adl_opcode _sym8727[] = {
  // stC_agY_spIs21_zero    (0)
  { "stC_agY_spIs21_zero", 1, 0, 36, 64,  0x0, { 0 },_sym2233, "^ *([^} ,\t,]+)$", 0, 1, 2, 0, 0, 1, _sym2231_operands_operands,_sym2232,1,0, 0,0,&_sym2229,0,{}, 0,0,0,0,0,-1, },
};

// Instructions named 'stc_sp_is21_u_agy_st_zero'.
static struct adl_opcode _sym8728[] = {
  // stC_sp_Is21_u_agY_st_zero    (0)
  { "stC_sp_Is21_u_agY_st_zero", 1, 0, 36, 64,  0x0, { 0 },_sym2247, "^ *([^} ,\t,]+)$", 0, 1, 2, 0, 0, 1, _sym2245_operands_operands,_sym2246,1,0, 0,0,&_sym2243,0,{}, 0,0,0,0,0,-1, },
};

// Instructions named 'stc_sp_is21_u_agy_zero'.
static struct adl_opcode _sym8729[] = {
  // stC_sp_Is21_u_agY_zero    (0)
  { "stC_sp_Is21_u_agY_zero", 1, 0, 36, 64,  0x0, { 0 },_sym2252, "^ *([^} ,\t,]+)$", 0, 1, 2, 0, 0, 1, _sym2250_operands_operands,_sym2251,1,0, 0,0,&_sym2248,0,{}, 0,0,0,0,0,-1, },
};

// Instructions named 'stc_u_agy_spis21_zero'.
static struct adl_opcode _sym8730[] = {
  // stC_u_agY_spIs21_zero    (0)
  { "stC_u_agY_spIs21_zero", 1, 0, 36, 64,  0x0, { 0 },_sym2260, "^ *([^} ,\t,]+)$", 0, 1, 2, 0, 0, 1, _sym2258_operands_operands,_sym2259,1,0, 0,0,&_sym2256,0,{}, 0,0,0,0,0,-1, },
};

// Instructions named 'stc_u_gy_agxis18_zero'.
static struct adl_opcode _sym8731[] = {
  // stC_u_gY_agXIs18_zero    (0)
  { "stC_u_gY_agXIs18_zero", 1, 0, 36, 64,  0x0, { 0 },_sym2268, "^ *([^} ,\t,]+),([^} ,\t,]+)$", 0, 2, 4, 0, 0, 2, _sym2266_operands_operands,_sym2267,1,0, 0,0,&_sym2264,0,{}, 0,0,0,0,0,-1, },
};

// Instructions named 'stc_w_agx_is18_zero'.
static struct adl_opcode _sym8732[] = {
  // stC_w_agX_Is18_zero    (0)
  { "stC_w_agX_Is18_zero", 1, 0, 36, 64,  0x0, { 0 },_sym2276, "^ *([^} ,\t,]+)$", 0, 1, 2, 0, 0, 1, _sym2274_operands_operands,_sym2275,1,0, 0,0,&_sym2272,0,{}, 0,0,0,0,0,-1, },
};

// Instructions named 'sth'.
static struct adl_opcode _sym8733[] = {
  // sth_agY_Is9_gZ_line0_wide_imm_st    (0)
  { "sth_agY_Is9_gZ_line0_wide_imm_st", 1, 0, 29, 64,  0x0, { 0 },_sym7991, "^ *\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)([+-][^},[[, ]+)?\\],(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11)$", 0, 3, 3, 0, 0, 0, _sym7989_operands_operands,_sym7990,1,0, 0,0,&_sym7987,0,{}, 0,0,0,0,0,16, },
// sth_agY_Is9_gZ_line0_wide_imm_st    (1)
{ "sth_agY_Is9_gZ_line0_wide_imm_st", 1, 0, 29, 64,  0x0, { 0 },_sym5660, "^ *\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)([+-][^},[[, ]+)?\\],(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11)$", 0, 3, 3, 0, 0, 0, _sym5658_operands_operands,_sym5659,1,0, 0,0,&_sym5656,0,{}, 0,0,0,0,0,16, },
// sth_agY_Is9_gZ_line1_wide_imm_st    (2)
{ "sth_agY_Is9_gZ_line1_wide_imm_st", 1, 0, 29, 64,  0x0, { 0 },_sym7997, "^ *\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)([+-][^},[[, ]+)?\\],(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11)$", 0, 3, 3, 0, 0, 0, _sym7995_operands_operands,_sym7996,1,0, 0,0,&_sym7993,0,{}, 0,0,0,0,0,3, },
// sth_agY_Is9_gZ_line1_wide_imm_st    (3)
{ "sth_agY_Is9_gZ_line1_wide_imm_st", 1, 0, 29, 64,  0x0, { 0 },_sym5666, "^ *\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)([+-][^},[[, ]+)?\\],(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11)$", 0, 3, 3, 0, 0, 0, _sym5664_operands_operands,_sym5665,1,0, 0,0,&_sym5662,0,{}, 0,0,0,0,0,3, },
// sth_agY_u_Is9_gZ_line0_wide_imm_st    (4)
{ "sth_agY_u_Is9_gZ_line0_wide_imm_st", 1, 0, 29, 64,  0x0, { 0 },_sym8033, "^ *\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\]([+-][^},[[, ]+)?,(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11)$", 0, 3, 3, 0, 0, 0, _sym8031_operands_operands,_sym8032,1,0, 0,0,&_sym8029,0,{}, 0,0,0,0,0,18, },
// sth_agY_u_Is9_gZ_line0_wide_imm_st    (5)
{ "sth_agY_u_Is9_gZ_line0_wide_imm_st", 1, 0, 29, 64,  0x0, { 0 },_sym5702, "^ *\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\]([+-][^},[[, ]+)?,(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11)$", 0, 3, 3, 0, 0, 0, _sym5700_operands_operands,_sym5701,1,0, 0,0,&_sym5698,0,{}, 0,0,0,0,0,18, },
// sth_agY_u_Is9_gZ_line1_wide_imm_st    (6)
{ "sth_agY_u_Is9_gZ_line1_wide_imm_st", 1, 0, 29, 64,  0x0, { 0 },_sym8039, "^ *\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\]([+-][^},[[, ]+)?,(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11)$", 0, 3, 3, 0, 0, 0, _sym8037_operands_operands,_sym8038,1,0, 0,0,&_sym8035,0,{}, 0,0,0,0,0,7, },
// sth_agY_u_Is9_gZ_line1_wide_imm_st    (7)
{ "sth_agY_u_Is9_gZ_line1_wide_imm_st", 1, 0, 29, 64,  0x0, { 0 },_sym5708, "^ *\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\]([+-][^},[[, ]+)?,(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11)$", 0, 3, 3, 0, 0, 0, _sym5706_operands_operands,_sym5707,1,0, 0,0,&_sym5704,0,{}, 0,0,0,0,0,7, },
// sth_agX_agY_gZ_unsign    (8)
{ "sth_agX_agY_gZ_unsign", 1, 0, 29, 64,  0x0, { 0 },_sym5638, "^ *\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\+(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\],(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11)$", 0, 3, 3, 0, 0, 0, _sym5636_operands_operands,_sym5637,1,0, 0,0,&_sym5634,0,{}, 0,0,0,0,0,-1, },
// sth_agX_agY_pi_gZ_minus    (9)
{ "sth_agX_agY_pi_gZ_minus", 1, 0, 29, 64,  0x0, { 0 },_sym5646, "^ *\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\]\\-(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19),(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11)$", 0, 3, 3, 0, 0, 0, _sym5644_operands_operands,_sym5645,1,0, 0,0,&_sym5642,0,{}, 0,0,0,0,0,-1, },
// sth_agX_agY_pi_gZ_unsign    (10)
{ "sth_agX_agY_pi_gZ_unsign", 1, 0, 29, 64,  0x0, { 0 },_sym5651, "^ *\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\]\\+(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19),(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11)$", 0, 3, 3, 0, 0, 0, _sym5649_operands_operands,_sym5650,1,0, 0,0,&_sym5647,0,{}, 0,0,0,0,0,-1, },
// sth_agX_agY_gZ_minus    (11)
{ "sth_agX_agY_gZ_minus", 1, 0, 29, 64,  0x0, { 0 },_sym5633, "^ *\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\-(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\],(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11)$", 0, 3, 3, 0, 0, 0, _sym5631_operands_operands,_sym5632,1,0, 0,0,&_sym5629,0,{}, 0,0,0,0,0,-1, },
// sth_agX_agY_gZ_minus    (12)
{ "sth_agX_agY_gZ_minus", 1, 0, 29, 64,  0x0, { 0 },_sym7964, "^ *\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\-(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\],(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11)$", 0, 3, 3, 0, 0, 0, _sym7962_operands_operands,_sym7963,1,0, 0,0,&_sym7960,0,{}, 0,0,0,0,0,-1, },
// sth_agX_agY_gZ_unsign    (13)
{ "sth_agX_agY_gZ_unsign", 1, 0, 29, 64,  0x0, { 0 },_sym7969, "^ *\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\+(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\],(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11)$", 0, 3, 3, 0, 0, 0, _sym7967_operands_operands,_sym7968,1,0, 0,0,&_sym7965,0,{}, 0,0,0,0,0,-1, },
// sth_agX_agY_pi_gZ_minus    (14)
{ "sth_agX_agY_pi_gZ_minus", 1, 0, 29, 64,  0x0, { 0 },_sym7977, "^ *\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\]\\-(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19),(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11)$", 0, 3, 3, 0, 0, 0, _sym7975_operands_operands,_sym7976,1,0, 0,0,&_sym7973,0,{}, 0,0,0,0,0,-1, },
// sth_agX_agY_pi_gZ_unsign    (15)
{ "sth_agX_agY_pi_gZ_unsign", 1, 0, 29, 64,  0x0, { 0 },_sym7982, "^ *\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\]\\+(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19),(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11)$", 0, 3, 3, 0, 0, 0, _sym7980_operands_operands,_sym7981,1,0, 0,0,&_sym7978,0,{}, 0,0,0,0,0,-1, },
// sth_gY_agXIs18    (16)
{ "sth_gY_agXIs18", 1, 0, 36, 64,  0x0, { 0 },_sym2555, "^ *\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)([+-][^},[[, ]+)?\\],(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11)$", 0, 3, 3, 0, 0, 0, _sym2553_operands_operands,_sym2554,1,0, 0,0,&_sym2551,0,{}, 0,0,0,0,0,16, },
// sthC_gY_spIs21_sth    (17)
{ "sthC_gY_spIs21_sth", 1, 0, 36, 64,  0x0, { 0 },_sym2487, "^ *\\[sp([+-][^},[[, ]+)?\\],(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11)$", 0, 2, 2, 0, 0, 0, _sym2485_operands_operands,_sym2486,1,0, 0,0,&_sym2483,0,{}, 0,0,0,0,0,17, },
// sth_gY_agX_Is18    (18)
{ "sth_gY_agX_Is18", 1, 0, 36, 64,  0x0, { 0 },_sym2566, "^ *\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\]([+-][^},[[, ]+)?,(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11)$", 0, 3, 3, 0, 0, 0, _sym2564_operands_operands,_sym2565,1,0, 0,0,&_sym2562,0,{}, 0,0,0,0,0,18, },
// sthC_gY_sp_Is21_sth    (19)
{ "sthC_gY_sp_Is21_sth", 1, 0, 36, 64,  0x0, { 0 },_sym2505, "^ *\\[sp\\]([+-][^},[[, ]+)?,(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11)$", 0, 2, 2, 0, 0, 0, _sym2503_operands_operands,_sym2504,1,0, 0,0,&_sym2501,0,{}, 0,0,0,0,0,19, },
// sth_agX_Is9_I16    (20)
{ "sth_agX_Is9_I16", 1, 4, 36, 64,  0x0, { 0x0,0x80000000,},_sym2544, "^ *\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\]([+-][^},[[, ]+)?,([^},[[, ]+)$", 0, 3, 3, 0, 0, 0, _sym2543_operands_operands,0,0,0, 0,0,&_sym2542,0,{}, 0,0,0,0,0,20, },
// sth_Iu22_gX    (21)
{ "sth_Iu22_gX", 1, 0, 58, 64,  0x0, { 0 },_sym2880, "^ *([^},[, ]+),(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11)$", 0, 2, 2, 0, 0, 0, _sym2878_operands_operands,_sym2879,1,0, 0,0,&_sym2876,0,{}, 0,0,0,0,0,21, },
// sth_Iu21_I16_withBytes    (22)
{ "sth_Iu21_I16_withBytes", 1, 0, 58, 64,  0x0, { 0 },_sym2875, "^ *([^},[, ]+),([^},[, ]+)$", 0, 2, 2, 0, 0, 0, _sym2873_operands_operands,_sym2874,1,0, 0,0,&_sym2871,0,{}, 0,0,0,0,0,22, },
};

// Instructions named 'sth.laddr'.
static struct adl_opcode _sym8734[] = {
  // sth_agY_Is9_gZ_st_line    (0)
  { "sth_agY_Is9_gZ_st_line", 1, 0, 29, 64,  0x0, { 0 },_sym5676, "^ *\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)([+-][^},[[, ]+)?\\],(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11)$", 0, 3, 3, 0, 0, 0, _sym5674_operands_operands,_sym5675,1,0, 0,0,&_sym5672,0,{}, 0,0,0,0,0,1, },
// sth_agY_Is9_gZ_st_line    (1)
{ "sth_agY_Is9_gZ_st_line", 1, 0, 29, 64,  0x0, { 0 },_sym8007, "^ *\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)([+-][^},[[, ]+)?\\],(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11)$", 0, 3, 3, 0, 0, 0, _sym8005_operands_operands,_sym8006,1,0, 0,0,&_sym8003,0,{}, 0,0,0,0,0,1, },
// sth_agY_u_Is9_gZ_st_line    (2)
{ "sth_agY_u_Is9_gZ_st_line", 1, 0, 29, 64,  0x0, { 0 },_sym5718, "^ *\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\]([+-][^},[[, ]+)?,(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11)$", 0, 3, 3, 0, 0, 0, _sym5716_operands_operands,_sym5717,1,0, 0,0,&_sym5714,0,{}, 0,0,0,0,0,3, },
// sth_agY_u_Is9_gZ_st_line    (3)
{ "sth_agY_u_Is9_gZ_st_line", 1, 0, 29, 64,  0x0, { 0 },_sym8049, "^ *\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\]([+-][^},[[, ]+)?,(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11)$", 0, 3, 3, 0, 0, 0, _sym8047_operands_operands,_sym8048,1,0, 0,0,&_sym8045,0,{}, 0,0,0,0,0,3, },
};

// Instructions named 'sth.laddr.u'.
static struct adl_opcode _sym8735[] = {
  // sthS_u_agX_Is9_gZ_line1_st    (0)
  { "sthS_u_agX_Is9_gZ_line1_st", 1, 0, 29, 64,  0x0, { 0 },_sym5608, "^ *\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)([+-][^},[[, ]+)?\\],(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11)$", 0, 3, 3, 0, 0, 0, _sym5606_operands_operands,_sym5607,1,0, 0,0,&_sym5604,0,{}, 0,0,0,0,0,1, },
// sthS_u_agX_Is9_gZ_line1_st    (1)
{ "sthS_u_agX_Is9_gZ_line1_st", 1, 0, 29, 64,  0x0, { 0 },_sym7939, "^ *\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)([+-][^},[[, ]+)?\\],(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11)$", 0, 3, 3, 0, 0, 0, _sym7937_operands_operands,_sym7938,1,0, 0,0,&_sym7935,0,{}, 0,0,0,0,0,1, },
};

// Instructions named 'sth.u'.
static struct adl_opcode _sym8736[] = {
  // sthS_u_agX_Is9_gZ_line0_wide_imm_st    (0)
  { "sthS_u_agX_Is9_gZ_line0_wide_imm_st", 1, 0, 29, 64,  0x0, { 0 },_sym5603, "^ *\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)([+-][^},[[, ]+)?\\],(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11)$", 0, 3, 3, 0, 0, 0, _sym5601_operands_operands,_sym5602,1,0, 0,0,&_sym5599,0,{}, 0,0,0,0,0,8, },
// sthS_u_agX_Is9_gZ_line0_wide_imm_st    (1)
{ "sthS_u_agX_Is9_gZ_line0_wide_imm_st", 1, 0, 29, 64,  0x0, { 0 },_sym7934, "^ *\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)([+-][^},[[, ]+)?\\],(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11)$", 0, 3, 3, 0, 0, 0, _sym7932_operands_operands,_sym7933,1,0, 0,0,&_sym7930,0,{}, 0,0,0,0,0,8, },
// sthS_u_agX_Is9_gZ__line1_wide_imm_st    (2)
{ "sthS_u_agX_Is9_gZ__line1_wide_imm_st", 1, 0, 29, 64,  0x0, { 0 },_sym5592, "^ *\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)([+-][^},[[, ]+)?\\],(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11)$", 0, 3, 3, 0, 0, 0, _sym5590_operands_operands,_sym5591,1,0, 0,0,&_sym5588,0,{}, 0,0,0,0,0,3, },
// sthS_u_agX_Is9_gZ__line1_wide_imm_st    (3)
{ "sthS_u_agX_Is9_gZ__line1_wide_imm_st", 1, 0, 29, 64,  0x0, { 0 },_sym7923, "^ *\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)([+-][^},[[, ]+)?\\],(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11)$", 0, 3, 3, 0, 0, 0, _sym7921_operands_operands,_sym7922,1,0, 0,0,&_sym7919,0,{}, 0,0,0,0,0,3, },
// sth_u_agX_agY_gZ_minus    (4)
{ "sth_u_agX_agY_gZ_minus", 1, 0, 29, 64,  0x0, { 0 },_sym5743, "^ *\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\-(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\],(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11)$", 0, 3, 3, 0, 0, 0, _sym5741_operands_operands,_sym5742,1,0, 0,0,&_sym5739,0,{}, 0,0,0,0,0,-1, },
// sth_u_agX_agY_gZ_unsign    (5)
{ "sth_u_agX_agY_gZ_unsign", 1, 0, 29, 64,  0x0, { 0 },_sym5748, "^ *\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\+(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\],(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11)$", 0, 3, 3, 0, 0, 0, _sym5746_operands_operands,_sym5747,1,0, 0,0,&_sym5744,0,{}, 0,0,0,0,0,-1, },
// sth_u_agX_agY_gZ_minus    (6)
{ "sth_u_agX_agY_gZ_minus", 1, 0, 29, 64,  0x0, { 0 },_sym8074, "^ *\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\-(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\],(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11)$", 0, 3, 3, 0, 0, 0, _sym8072_operands_operands,_sym8073,1,0, 0,0,&_sym8070,0,{}, 0,0,0,0,0,-1, },
// sth_u_agX_agY_gZ_unsign    (7)
{ "sth_u_agX_agY_gZ_unsign", 1, 0, 29, 64,  0x0, { 0 },_sym8079, "^ *\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\+(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\],(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11)$", 0, 3, 3, 0, 0, 0, _sym8077_operands_operands,_sym8078,1,0, 0,0,&_sym8075,0,{}, 0,0,0,0,0,-1, },
// sth_u_gY_agXIs18    (8)
{ "sth_u_gY_agXIs18", 1, 0, 36, 64,  0x0, { 0 },_sym2577, "^ *\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)([+-][^},[[, ]+)?\\],(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11)$", 0, 3, 3, 0, 0, 0, _sym2575_operands_operands,_sym2576,1,0, 0,0,&_sym2573,0,{}, 0,0,0,0,0,8, },
// sthC_u_gY_spIs21_sth    (9)
{ "sthC_u_gY_spIs21_sth", 1, 0, 36, 64,  0x0, { 0 },_sym2531, "^ *\\[sp([+-][^},[[, ]+)?\\],(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11)$", 0, 2, 2, 0, 0, 0, _sym2529_operands_operands,_sym2530,1,0, 0,0,&_sym2527,0,{}, 0,0,0,0,0,9, },
};

// Instructions named 'sth_agx_agy_gz'.
static struct adl_opcode _sym8737[] = {
  // sth_agX_agY_gZ    (0)
  { "sth_agX_agY_gZ", 1, 3, 29, 64,  0x0, { 0x7d000000,},_sym5628, "^ *([^} ,\t,]+),([^} ,\t,]+),([^} ,\t,]+),([^} ,\t,]+)$", 0, 4, 8, 0, 0, 5, _sym5627_operands_operands,0,0,0, 0,0,&_sym5626,0,{}, 0,0,0,0,0,1, },
// sth_agX_agY_gZ    (1)
{ "sth_agX_agY_gZ", 1, 3, 29, 64,  0x0, { 0x7d000000,},_sym7959, "^ *([^} ,\t,]+),([^} ,\t,]+),([^} ,\t,]+),([^} ,\t,]+)$", 0, 4, 8, 0, 0, 5, _sym7958_operands_operands,0,0,0, 0,0,&_sym7957,0,{}, 0,0,0,0,0,1, },
};

// Instructions named 'sth_agx_agy_pi_gz'.
static struct adl_opcode _sym8738[] = {
  // sth_agX_agY_pi_gZ    (0)
  { "sth_agX_agY_pi_gZ", 1, 3, 29, 64,  0x0, { 0x7d600000,},_sym5641, "^ *([^} ,\t,]+),([^} ,\t,]+),([^} ,\t,]+),([^} ,\t,]+)$", 0, 4, 8, 0, 0, 5, _sym5640_operands_operands,0,0,0, 0,0,&_sym5639,0,{}, 0,0,0,0,0,1, },
// sth_agX_agY_pi_gZ    (1)
{ "sth_agX_agY_pi_gZ", 1, 3, 29, 64,  0x0, { 0x7d600000,},_sym7972, "^ *([^} ,\t,]+),([^} ,\t,]+),([^} ,\t,]+),([^} ,\t,]+)$", 0, 4, 8, 0, 0, 5, _sym7971_operands_operands,0,0,0, 0,0,&_sym7970,0,{}, 0,0,0,0,0,1, },
};

// Instructions named 'sth_agx_is9_i16_zero'.
static struct adl_opcode _sym8739[] = {
  // sth_agX_Is9_I16_zero    (0)
  { "sth_agX_Is9_I16_zero", 1, 0, 36, 64,  0x0, { 0 },_sym2549, "^ *([^} ,\t,]+),([^} ,\t,]+)$", 0, 2, 4, 0, 0, 2, _sym2547_operands_operands,_sym2548,1,0, 0,0,&_sym2545,0,{}, 0,0,0,0,0,0, },
};

// Instructions named 'sth_agy_is9_gz_st'.
static struct adl_opcode _sym8740[] = {
  // sth_agY_Is9_gZ_st    (0)
  { "sth_agY_Is9_gZ_st", 1, 0, 29, 64,  0x0, { 0 },_sym5671, "^ *([^} ,\t,]+),([^} ,\t,]+),([^} ,\t,]+)$", 0, 3, 6, 0, 0, 3, _sym5669_operands_operands,_sym5670,1,0, 0,0,&_sym5667,0,{}, 0,0,0,0,0,1, },
// sth_agY_Is9_gZ_st    (1)
{ "sth_agY_Is9_gZ_st", 1, 0, 29, 64,  0x0, { 0 },_sym8002, "^ *([^} ,\t,]+),([^} ,\t,]+),([^} ,\t,]+)$", 0, 3, 6, 0, 0, 3, _sym8000_operands_operands,_sym8001,1,0, 0,0,&_sym7998,0,{}, 0,0,0,0,0,1, },
};

// Instructions named 'sth_agy_is9_gz_st_zero'.
static struct adl_opcode _sym8741[] = {
  // sth_agY_Is9_gZ_st_zero    (0)
  { "sth_agY_Is9_gZ_st_zero", 1, 0, 29, 64,  0x0, { 0 },_sym5681, "^ *([^} ,\t,]+),([^} ,\t,]+),([^} ,\t,]+)$", 0, 3, 6, 0, 0, 3, _sym5679_operands_operands,_sym5680,1,0, 0,0,&_sym5677,0,{}, 0,0,0,0,0,1, },
// sth_agY_Is9_gZ_st_zero    (1)
{ "sth_agY_Is9_gZ_st_zero", 1, 0, 29, 64,  0x0, { 0 },_sym8012, "^ *([^} ,\t,]+),([^} ,\t,]+),([^} ,\t,]+)$", 0, 3, 6, 0, 0, 3, _sym8010_operands_operands,_sym8011,1,0, 0,0,&_sym8008,0,{}, 0,0,0,0,0,1, },
};

// Instructions named 'sth_agy_is9_gz_zero'.
static struct adl_opcode _sym8742[] = {
  // sth_agY_Is9_gZ_zero    (0)
  { "sth_agY_Is9_gZ_zero", 1, 0, 29, 64,  0x0, { 0 },_sym5693, "^ *([^} ,\t,]+),([^} ,\t,]+),([^} ,\t,]+)$", 0, 3, 6, 0, 0, 3, _sym5691_operands_operands,_sym5692,1,0, 0,0,&_sym5689,0,{}, 0,0,0,0,0,1, },
// sth_agY_Is9_gZ_zero    (1)
{ "sth_agY_Is9_gZ_zero", 1, 0, 29, 64,  0x0, { 0 },_sym8024, "^ *([^} ,\t,]+),([^} ,\t,]+),([^} ,\t,]+)$", 0, 3, 6, 0, 0, 3, _sym8022_operands_operands,_sym8023,1,0, 0,0,&_sym8020,0,{}, 0,0,0,0,0,1, },
};

// Instructions named 'sth_agy_u_is9_gz_st'.
static struct adl_opcode _sym8743[] = {
  // sth_agY_u_Is9_gZ_st    (0)
  { "sth_agY_u_Is9_gZ_st", 1, 0, 29, 64,  0x0, { 0 },_sym5713, "^ *([^} ,\t,]+),([^} ,\t,]+),([^} ,\t,]+)$", 0, 3, 6, 0, 0, 3, _sym5711_operands_operands,_sym5712,1,0, 0,0,&_sym5709,0,{}, 0,0,0,0,0,1, },
// sth_agY_u_Is9_gZ_st    (1)
{ "sth_agY_u_Is9_gZ_st", 1, 0, 29, 64,  0x0, { 0 },_sym8044, "^ *([^} ,\t,]+),([^} ,\t,]+),([^} ,\t,]+)$", 0, 3, 6, 0, 0, 3, _sym8042_operands_operands,_sym8043,1,0, 0,0,&_sym8040,0,{}, 0,0,0,0,0,1, },
};

// Instructions named 'sth_agy_u_is9_gz_st_zero'.
static struct adl_opcode _sym8744[] = {
  // sth_agY_u_Is9_gZ_st_zero    (0)
  { "sth_agY_u_Is9_gZ_st_zero", 1, 0, 29, 64,  0x0, { 0 },_sym5723, "^ *([^} ,\t,]+),([^} ,\t,]+),([^} ,\t,]+)$", 0, 3, 6, 0, 0, 3, _sym5721_operands_operands,_sym5722,1,0, 0,0,&_sym5719,0,{}, 0,0,0,0,0,1, },
// sth_agY_u_Is9_gZ_st_zero    (1)
{ "sth_agY_u_Is9_gZ_st_zero", 1, 0, 29, 64,  0x0, { 0 },_sym8054, "^ *([^} ,\t,]+),([^} ,\t,]+),([^} ,\t,]+)$", 0, 3, 6, 0, 0, 3, _sym8052_operands_operands,_sym8053,1,0, 0,0,&_sym8050,0,{}, 0,0,0,0,0,1, },
};

// Instructions named 'sth_agy_u_is9_gz_zero'.
static struct adl_opcode _sym8745[] = {
  // sth_agY_u_Is9_gZ_zero    (0)
  { "sth_agY_u_Is9_gZ_zero", 1, 0, 29, 64,  0x0, { 0 },_sym5735, "^ *([^} ,\t,]+),([^} ,\t,]+),([^} ,\t,]+)$", 0, 3, 6, 0, 0, 3, _sym5733_operands_operands,_sym5734,1,0, 0,0,&_sym5731,0,{}, 0,0,0,0,0,1, },
// sth_agY_u_Is9_gZ_zero    (1)
{ "sth_agY_u_Is9_gZ_zero", 1, 0, 29, 64,  0x0, { 0 },_sym8066, "^ *([^} ,\t,]+),([^} ,\t,]+),([^} ,\t,]+)$", 0, 3, 6, 0, 0, 3, _sym8064_operands_operands,_sym8065,1,0, 0,0,&_sym8062,0,{}, 0,0,0,0,0,1, },
};

// Instructions named 'sth_gy_agx_is18_zero'.
static struct adl_opcode _sym8746[] = {
  // sth_gY_agX_Is18_zero    (0)
  { "sth_gY_agX_Is18_zero", 1, 0, 36, 64,  0x0, { 0 },_sym2571, "^ *([^} ,\t,]+),([^} ,\t,]+)$", 0, 2, 4, 0, 0, 2, _sym2569_operands_operands,_sym2570,1,0, 0,0,&_sym2567,0,{}, 0,0,0,0,0,-1, },
};

// Instructions named 'sth_gy_agxis18_zero'.
static struct adl_opcode _sym8747[] = {
  // sth_gY_agXIs18_zero    (0)
  { "sth_gY_agXIs18_zero", 1, 0, 36, 64,  0x0, { 0 },_sym2560, "^ *([^} ,\t,]+),([^} ,\t,]+)$", 0, 2, 4, 0, 0, 2, _sym2558_operands_operands,_sym2559,1,0, 0,0,&_sym2556,0,{}, 0,0,0,0,0,-1, },
};

// Instructions named 'sth_iu21_i16'.
static struct adl_opcode _sym8748[] = {
  // sth_Iu21_I16    (0)
  { "sth_Iu21_I16", 1, 7, 58, 64,  0x0, { 0x0,0x44000000,},_sym2870, "^ *([^} ,\t,]+),([^} ,\t,]+)$", 0, 2, 4, 0, 0, 3, _sym2869_operands_operands,0,0,0, 0,0,&_sym2868,0,{}, 0,0,0,0,0,0, },
};

// Instructions named 'sth_u_agx_agy_gz'.
static struct adl_opcode _sym8749[] = {
  // sth_u_agX_agY_gZ    (0)
  { "sth_u_agX_agY_gZ", 1, 3, 29, 64,  0x0, { 0x7d200000,},_sym5738, "^ *([^} ,\t,]+),([^} ,\t,]+),([^} ,\t,]+),([^} ,\t,]+)$", 0, 4, 8, 0, 0, 5, _sym5737_operands_operands,0,0,0, 0,0,&_sym5736,0,{}, 0,0,0,0,0,1, },
// sth_u_agX_agY_gZ    (1)
{ "sth_u_agX_agY_gZ", 1, 3, 29, 64,  0x0, { 0x7d200000,},_sym8069, "^ *([^} ,\t,]+),([^} ,\t,]+),([^} ,\t,]+),([^} ,\t,]+)$", 0, 4, 8, 0, 0, 5, _sym8068_operands_operands,0,0,0, 0,0,&_sym8067,0,{}, 0,0,0,0,0,1, },
};

// Instructions named 'sth_u_gy_agxis18_zero'.
static struct adl_opcode _sym8750[] = {
  // sth_u_gY_agXIs18_zero    (0)
  { "sth_u_gY_agXIs18_zero", 1, 0, 36, 64,  0x0, { 0 },_sym2582, "^ *([^} ,\t,]+),([^} ,\t,]+)$", 0, 2, 4, 0, 0, 2, _sym2580_operands_operands,_sym2581,1,0, 0,0,&_sym2578,0,{}, 0,0,0,0,0,-1, },
};

// Instructions named 'sthc'.
static struct adl_opcode _sym8751[] = {
  // sthC_gY_agXIs18    (0)
  { "sthC_gY_agXIs18", 1, 4, 36, 64,  0x0, { 0x0,0x7c000000,},_sym2466, "^ *\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)([+-][^},[[, ]+)?\\],(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11)$", 0, 3, 3, 0, 0, 0, _sym2465_operands_operands,0,0,0, 0,0,&_sym2464,0,{}, 0,0,0,0,0,0, },
// sthC_gY_spIs21    (1)
{ "sthC_gY_spIs21", 1, 4, 36, 64,  0x0, { 0x0,0x7c800000,},_sym2482, "^ *\\[sp([+-][^},[[, ]+)?\\],(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11)$", 0, 2, 2, 0, 0, 0, _sym2481_operands_operands,0,0,0, 0,0,&_sym2480,0,{}, 0,0,0,0,0,1, },
// sthC_gY_agX_Is18    (2)
{ "sthC_gY_agX_Is18", 1, 4, 36, 64,  0x0, { 0x0,0x79000000,},_sym2474, "^ *\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\]([+-][^},[[, ]+)?,(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11)$", 0, 3, 3, 0, 0, 0, _sym2473_operands_operands,0,0,0, 0,0,&_sym2472,0,{}, 0,0,0,0,0,2, },
// sthC_gY_sp_Is21    (3)
{ "sthC_gY_sp_Is21", 1, 4, 36, 64,  0x0, { 0x0,0x79800000,},_sym2500, "^ *\\[sp\\]([+-][^},[[, ]+)?,(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11)$", 0, 2, 2, 0, 0, 0, _sym2499_operands_operands,0,0,0, 0,0,&_sym2498,0,{}, 0,0,0,0,0,3, },
};

// Instructions named 'sthc.u'.
static struct adl_opcode _sym8752[] = {
  // sthC_u_gY_agXIs18    (0)
  { "sthC_u_gY_agXIs18", 1, 4, 36, 64,  0x0, { 0x0,0x7d000000,},_sym2518, "^ *\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)([+-][^},[[, ]+)?\\],(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11)$", 0, 3, 3, 0, 0, 0, _sym2517_operands_operands,0,0,0, 0,0,&_sym2516,0,{}, 0,0,0,0,0,0, },
// sthC_u_gY_spIs21    (1)
{ "sthC_u_gY_spIs21", 1, 4, 36, 64,  0x0, { 0x0,0x7d800000,},_sym2526, "^ *\\[sp([+-][^},[[, ]+)?\\],(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11)$", 0, 2, 2, 0, 0, 0, _sym2525_operands_operands,0,0,0, 0,0,&_sym2524,0,{}, 0,0,0,0,0,1, },
};

// Instructions named 'sthc_gy_agx_is18_zero'.
static struct adl_opcode _sym8753[] = {
  // sthC_gY_agX_Is18_zero    (0)
  { "sthC_gY_agX_Is18_zero", 1, 0, 36, 64,  0x0, { 0 },_sym2479, "^ *([^} ,\t,]+),([^} ,\t,]+)$", 0, 2, 4, 0, 0, 2, _sym2477_operands_operands,_sym2478,1,0, 0,0,&_sym2475,0,{}, 0,0,0,0,0,-1, },
};

// Instructions named 'sthc_gy_agxis18_zero'.
static struct adl_opcode _sym8754[] = {
  // sthC_gY_agXIs18_zero    (0)
  { "sthC_gY_agXIs18_zero", 1, 0, 36, 64,  0x0, { 0 },_sym2471, "^ *([^} ,\t,]+),([^} ,\t,]+)$", 0, 2, 4, 0, 0, 2, _sym2469_operands_operands,_sym2470,1,0, 0,0,&_sym2467,0,{}, 0,0,0,0,0,-1, },
};

// Instructions named 'sthc_gy_sp_is21_sth_zero'.
static struct adl_opcode _sym8755[] = {
  // sthC_gY_sp_Is21_sth_zero    (0)
  { "sthC_gY_sp_Is21_sth_zero", 1, 0, 36, 64,  0x0, { 0 },_sym2510, "^ *([^} ,\t,]+)$", 0, 1, 2, 0, 0, 1, _sym2508_operands_operands,_sym2509,1,0, 0,0,&_sym2506,0,{}, 0,0,0,0,0,-1, },
};

// Instructions named 'sthc_gy_sp_is21_zero'.
static struct adl_opcode _sym8756[] = {
  // sthC_gY_sp_Is21_zero    (0)
  { "sthC_gY_sp_Is21_zero", 1, 0, 36, 64,  0x0, { 0 },_sym2515, "^ *([^} ,\t,]+)$", 0, 1, 2, 0, 0, 1, _sym2513_operands_operands,_sym2514,1,0, 0,0,&_sym2511,0,{}, 0,0,0,0,0,-1, },
};

// Instructions named 'sthc_gy_spis21_sth_zero'.
static struct adl_opcode _sym8757[] = {
  // sthC_gY_spIs21_sth_zero    (0)
  { "sthC_gY_spIs21_sth_zero", 1, 0, 36, 64,  0x0, { 0 },_sym2492, "^ *([^} ,\t,]+)$", 0, 1, 2, 0, 0, 1, _sym2490_operands_operands,_sym2491,1,0, 0,0,&_sym2488,0,{}, 0,0,0,0,0,-1, },
};

// Instructions named 'sthc_gy_spis21_zero'.
static struct adl_opcode _sym8758[] = {
  // sthC_gY_spIs21_zero    (0)
  { "sthC_gY_spIs21_zero", 1, 0, 36, 64,  0x0, { 0 },_sym2497, "^ *([^} ,\t,]+)$", 0, 1, 2, 0, 0, 1, _sym2495_operands_operands,_sym2496,1,0, 0,0,&_sym2493,0,{}, 0,0,0,0,0,-1, },
};

// Instructions named 'sthc_u_gy_agxis18_zero'.
static struct adl_opcode _sym8759[] = {
  // sthC_u_gY_agXIs18_zero    (0)
  { "sthC_u_gY_agXIs18_zero", 1, 0, 36, 64,  0x0, { 0 },_sym2523, "^ *([^} ,\t,]+),([^} ,\t,]+)$", 0, 2, 4, 0, 0, 2, _sym2521_operands_operands,_sym2522,1,0, 0,0,&_sym2519,0,{}, 0,0,0,0,0,-1, },
};

// Instructions named 'sthc_u_gy_spis21_sth_zero'.
static struct adl_opcode _sym8760[] = {
  // sthC_u_gY_spIs21_sth_zero    (0)
  { "sthC_u_gY_spIs21_sth_zero", 1, 0, 36, 64,  0x0, { 0 },_sym2536, "^ *([^} ,\t,]+)$", 0, 1, 2, 0, 0, 1, _sym2534_operands_operands,_sym2535,1,0, 0,0,&_sym2532,0,{}, 0,0,0,0,0,-1, },
};

// Instructions named 'sthc_u_gy_spis21_zero'.
static struct adl_opcode _sym8761[] = {
  // sthC_u_gY_spIs21_zero    (0)
  { "sthC_u_gY_spIs21_zero", 1, 0, 36, 64,  0x0, { 0 },_sym2541, "^ *([^} ,\t,]+)$", 0, 1, 2, 0, 0, 1, _sym2539_operands_operands,_sym2540,1,0, 0,0,&_sym2537,0,{}, 0,0,0,0,0,-1, },
};

// Instructions named 'sths'.
static struct adl_opcode _sym8762[] = {
  // sthS_u_agX_Is9_gZ    (0)
  { "sthS_u_agX_Is9_gZ", 1, 3, 29, 64,  0x0, { 0x6d200000,},_sym5586, "^ *(\\.laddr|)\\.u \\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)([+-][^},[[. , ]+)?\\],(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11)$", 0, 4, 4, 0, 1, 0, _sym5585_operands_operands,0,0,1, 0,0,&_sym5584,0,{}, 0,0,0,0,0,1, },
// sthS_u_agX_Is9_gZ    (1)
{ "sthS_u_agX_Is9_gZ", 1, 3, 29, 64,  0x0, { 0x6d200000,},_sym7917, "^ *(\\.laddr|)\\.u \\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)([+-][^},[[. , ]+)?\\],(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11)$", 0, 4, 4, 0, 1, 0, _sym7916_operands_operands,0,0,1, 0,0,&_sym7915,0,{}, 0,0,0,0,0,1, },
// sth_agY_Is9_gZ    (2)
{ "sth_agY_Is9_gZ", 1, 3, 29, 64,  0x0, { 0x6d000000,},_sym5654, "^ *(\\.laddr|) \\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)([+-][^},[[ , ]+)?\\],(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11)$", 0, 4, 4, 0, 1, 0, _sym5653_operands_operands,0,0,1, 0,0,&_sym5652,0,{}, 0,0,0,0,0,3, },
// sth_agY_Is9_gZ    (3)
{ "sth_agY_Is9_gZ", 1, 3, 29, 64,  0x0, { 0x6d000000,},_sym7985, "^ *(\\.laddr|) \\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)([+-][^},[[ , ]+)?\\],(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11)$", 0, 4, 4, 0, 1, 0, _sym7984_operands_operands,0,0,1, 0,0,&_sym7983,0,{}, 0,0,0,0,0,3, },
// sth_agY_Is9_gZ_wide_imm    (4)
{ "sth_agY_Is9_gZ_wide_imm", 1, 0, 29, 64,  0x0, { 0 },_sym5688, "^ *\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)([+-][^},[[, ]+)?\\],(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11)$", 0, 3, 3, 0, 0, 0, _sym5686_operands_operands,_sym5687,1,0, 0,0,&_sym5682,0,{}, 0,0,0,0,0,5, },
// sth_agY_Is9_gZ_wide_imm    (5)
{ "sth_agY_Is9_gZ_wide_imm", 1, 0, 29, 64,  0x0, { 0 },_sym8019, "^ *\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)([+-][^},[[, ]+)?\\],(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11)$", 0, 3, 3, 0, 0, 0, _sym8017_operands_operands,_sym8018,1,0, 0,0,&_sym8013,0,{}, 0,0,0,0,0,5, },
// sth_agY_u_Is9_gZ    (6)
{ "sth_agY_u_Is9_gZ", 1, 3, 29, 64,  0x0, { 0x6d600000,},_sym5696, "^ *(\\.laddr|) \\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\]([+-][^},[[ , ]+)?,(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11)$", 0, 4, 4, 0, 1, 0, _sym5695_operands_operands,0,0,1, 0,0,&_sym5694,0,{}, 0,0,0,0,0,7, },
// sth_agY_u_Is9_gZ    (7)
{ "sth_agY_u_Is9_gZ", 1, 3, 29, 64,  0x0, { 0x6d600000,},_sym8027, "^ *(\\.laddr|) \\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\]([+-][^},[[ , ]+)?,(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11)$", 0, 4, 4, 0, 1, 0, _sym8026_operands_operands,0,0,1, 0,0,&_sym8025,0,{}, 0,0,0,0,0,7, },
// sth_agY_u_Is9_gZ_wide_imm    (8)
{ "sth_agY_u_Is9_gZ_wide_imm", 1, 0, 29, 64,  0x0, { 0 },_sym5730, "^ *\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\]([+-][^},[[, ]+)?,(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11)$", 0, 3, 3, 0, 0, 0, _sym5728_operands_operands,_sym5729,1,0, 0,0,&_sym5724,0,{}, 0,0,0,0,0,9, },
// sth_agY_u_Is9_gZ_wide_imm    (9)
{ "sth_agY_u_Is9_gZ_wide_imm", 1, 0, 29, 64,  0x0, { 0 },_sym8061, "^ *\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\]([+-][^},[[, ]+)?,(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11)$", 0, 3, 3, 0, 0, 0, _sym8059_operands_operands,_sym8060,1,0, 0,0,&_sym8055,0,{}, 0,0,0,0,0,9, },
};

// Instructions named 'sths.u'.
static struct adl_opcode _sym8763[] = {
  // sthS_u_agX_Is9_gZ_wide_imm    (0)
  { "sthS_u_agX_Is9_gZ_wide_imm", 1, 0, 29, 64,  0x0, { 0 },_sym5620, "^ *\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)([+-][^},[[, ]+)?\\],(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11)$", 0, 3, 3, 0, 0, 0, _sym5618_operands_operands,_sym5619,1,0, 0,0,&_sym5614,0,{}, 0,0,0,0,0,1, },
// sthS_u_agX_Is9_gZ_wide_imm    (1)
{ "sthS_u_agX_Is9_gZ_wide_imm", 1, 0, 29, 64,  0x0, { 0 },_sym7951, "^ *\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)([+-][^},[[, ]+)?\\],(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11)$", 0, 3, 3, 0, 0, 0, _sym7949_operands_operands,_sym7950,1,0, 0,0,&_sym7945,0,{}, 0,0,0,0,0,1, },
};

// Instructions named 'sths_u_agx_is9_gz_line0_st'.
static struct adl_opcode _sym8764[] = {
  // sthS_u_agX_Is9_gZ_line0_st    (0)
  { "sthS_u_agX_Is9_gZ_line0_st", 1, 0, 29, 64,  0x0, { 0 },_sym5597, "^ *([^} ,\t,]+),([^} ,\t,]+),([^} ,\t,]+)$", 0, 3, 6, 0, 0, 3, _sym5595_operands_operands,_sym5596,1,0, 0,0,&_sym5593,0,{}, 0,0,0,0,0,1, },
// sthS_u_agX_Is9_gZ_line0_st    (1)
{ "sthS_u_agX_Is9_gZ_line0_st", 1, 0, 29, 64,  0x0, { 0 },_sym7928, "^ *([^} ,\t,]+),([^} ,\t,]+),([^} ,\t,]+)$", 0, 3, 6, 0, 0, 3, _sym7926_operands_operands,_sym7927,1,0, 0,0,&_sym7924,0,{}, 0,0,0,0,0,1, },
};

// Instructions named 'sths_u_agx_is9_gz_st_zero'.
static struct adl_opcode _sym8765[] = {
  // sthS_u_agX_Is9_gZ_st_zero    (0)
  { "sthS_u_agX_Is9_gZ_st_zero", 1, 0, 29, 64,  0x0, { 0 },_sym5613, "^ *([^} ,\t,]+),([^} ,\t,]+),([^} ,\t,]+)$", 0, 3, 6, 0, 0, 3, _sym5611_operands_operands,_sym5612,1,0, 0,0,&_sym5609,0,{}, 0,0,0,0,0,1, },
// sthS_u_agX_Is9_gZ_st_zero    (1)
{ "sthS_u_agX_Is9_gZ_st_zero", 1, 0, 29, 64,  0x0, { 0 },_sym7944, "^ *([^} ,\t,]+),([^} ,\t,]+),([^} ,\t,]+)$", 0, 3, 6, 0, 0, 3, _sym7942_operands_operands,_sym7943,1,0, 0,0,&_sym7940,0,{}, 0,0,0,0,0,1, },
};

// Instructions named 'sths_u_agx_is9_gz_zero'.
static struct adl_opcode _sym8766[] = {
  // sthS_u_agX_Is9_gZ_zero    (0)
  { "sthS_u_agX_Is9_gZ_zero", 1, 0, 29, 64,  0x0, { 0 },_sym5625, "^ *([^} ,\t,]+),([^} ,\t,]+),([^} ,\t,]+)$", 0, 3, 6, 0, 0, 3, _sym5623_operands_operands,_sym5624,1,0, 0,0,&_sym5621,0,{}, 0,0,0,0,0,1, },
// sthS_u_agX_Is9_gZ_zero    (1)
{ "sthS_u_agX_Is9_gZ_zero", 1, 0, 29, 64,  0x0, { 0 },_sym7956, "^ *([^} ,\t,]+),([^} ,\t,]+),([^} ,\t,]+)$", 0, 3, 6, 0, 0, 3, _sym7954_operands_operands,_sym7955,1,0, 0,0,&_sym7952,0,{}, 0,0,0,0,0,1, },
};

// Instructions named 'stld'.
static struct adl_opcode _sym8767[] = {
  // stld_agX_agY    (0)
  { "stld_agX_agY", 1, 2, 19, 64,  0x0, { 0x50006000,},_sym872, "^ *\\[a0\\](\\+|\\-)(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19),\\[a1\\](\\+|\\-)(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)$", 0, 4, 4, 0, 0, 0, _sym871_operands_operands,0,0,0, 0,0,&_sym870,0,{}, 0,0,0,0,0,0, },
};

// Instructions named 'stld.laddr'.
static struct adl_opcode _sym8768[] = {
  // stld_laddr_Is9_aZ    (0)
  { "stld_laddr_Is9_aZ", 1, 2, 19, 64,  0x0, { 0x50002000,},_sym875, "^ *\\[a0\\]([+-][^},[[[,  ]+)?,\\[a1\\](\\+|\\-)(a4|a5|a6|a7|a8|a9|a10|a11)$", 0, 3, 3, 0, 0, 0, _sym874_operands_operands,0,0,0, 0,0,&_sym873,0,{}, 0,0,0,0,0,0, },
// stld_laddr_aZ_Is9    (1)
{ "stld_laddr_aZ_Is9", 1, 2, 19, 64,  0x0, { 0x50004000,},_sym883, "^ *\\[a0\\](\\+|\\-)(a4|a5|a6|a7|a8|a9|a10|a11),\\[a1\\]([+-][^},[[[,  ]+)?$", 0, 3, 3, 0, 0, 0, _sym882_operands_operands,0,0,0, 0,0,&_sym881,0,{}, 0,0,0,0,0,1, },
};

// Instructions named 'stld_laddr_az_is9_zero'.
static struct adl_opcode _sym8769[] = {
  // stld_laddr_aZ_Is9_zero    (0)
  { "stld_laddr_aZ_Is9_zero", 1, 0, 19, 64,  0x0, { 0 },_sym888, "^ *([^} ,\t,]+),([^} ,\t,]+)$", 0, 2, 4, 0, 0, 2, _sym886_operands_operands,_sym887,1,0, 0,0,&_sym884,0,{}, 0,0,0,0,0,0, },
};

// Instructions named 'stld_laddr_is9_az_zero'.
static struct adl_opcode _sym8770[] = {
  // stld_laddr_Is9_aZ_zero    (0)
  { "stld_laddr_Is9_aZ_zero", 1, 0, 19, 64,  0x0, { 0 },_sym880, "^ *([^} ,\t,]+),([^} ,\t,]+)$", 0, 2, 4, 0, 0, 2, _sym878_operands_operands,_sym879,1,0, 0,0,&_sym876,0,{}, 0,0,0,0,0,0, },
};

// Instructions named 'stm'.
static struct adl_opcode _sym8771[] = {
  // stm_sp_Is10_Iu5    (0)
  { "stm_sp_Is10_Iu5", 1, 3, 29, 64,  0x0, { 0x16000000,},_sym5754, "^ *\\[sp([+-][^},[[, ]+)?\\],(rSt|rV|rV,rSt|rS2|rS2,rSt|rS2,rV|rS2,rV,rSt|rS1|rS1,rSt|rS1,rV|rS1,rV,rSt|rS1,rS2|rS1,rS2,rSt|rS1,rS2,rV|rS1,rS2,rV,rSt|rS0|rS0,rSt|rS0,rV|rS0,rV,rSt|rS0,rS2|rS0,rS2,rSt|rS0,rS2,rV|rS0,rS2,rV,rSt|rS0,rS1|rS0,rS1,rSt|rS0,rS1,rV|rS0,rS1,rV,rSt|rS0,rS1,rS2|rS0,rS1,rS2,rSt|rS0,rS1,rS2,rV|rS0,rS1,rS2,rV,rSt)$", 0, 2, 2, 0, 0, 0, _sym5753_operands_operands,0,0,0, 0,0,&_sym5752,0,{}, 0,0,0,0,0,1, },
// stm_sp_Is10_Iu5    (1)
{ "stm_sp_Is10_Iu5", 1, 3, 29, 64,  0x0, { 0x16000000,},_sym8085, "^ *\\[sp([+-][^},[[, ]+)?\\],(rSt|rV|rV,rSt|rS2|rS2,rSt|rS2,rV|rS2,rV,rSt|rS1|rS1,rSt|rS1,rV|rS1,rV,rSt|rS1,rS2|rS1,rS2,rSt|rS1,rS2,rV|rS1,rS2,rV,rSt|rS0|rS0,rSt|rS0,rV|rS0,rV,rSt|rS0,rS2|rS0,rS2,rSt|rS0,rS2,rV|rS0,rS2,rV,rSt|rS0,rS1|rS0,rS1,rSt|rS0,rS1,rV|rS0,rS1,rV,rSt|rS0,rS1,rS2|rS0,rS1,rS2,rSt|rS0,rS1,rS2,rV|rS0,rS1,rS2,rV,rSt)$", 0, 2, 2, 0, 0, 0, _sym8084_operands_operands,0,0,0, 0,0,&_sym8083,0,{}, 0,0,0,0,0,1, },
// stm_Iu4_AYG_Iu2    (2)
{ "stm_Iu4_AYG_Iu2", 1, 3, 29, 64,  0x0, { 0x5200068,},_sym5751, "^ *\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\]\\+(0|1|2|4),(VP0|VP1|VP0,VP1|VP2|VP3|VP2,VP3|VP0,VP1,VP2,VP3)$", 0, 3, 3, 0, 0, 0, _sym5750_operands_operands,0,0,0, 0,0,&_sym5749,0,{}, 0,0,0,0,0,3, },
// stm_Iu4_AYG_Iu2    (3)
{ "stm_Iu4_AYG_Iu2", 1, 3, 29, 64,  0x0, { 0x5200068,},_sym8082, "^ *\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\]\\+(0|1|2|4),(VP0|VP1|VP0,VP1|VP2|VP3|VP2,VP3|VP0,VP1,VP2,VP3)$", 0, 3, 3, 0, 0, 0, _sym8081_operands_operands,0,0,0, 0,0,&_sym8080,0,{}, 0,0,0,0,0,3, },
// stm_stx    (4)
{ "stm_stx", 1, 0, 58, 64,  0x0, { 0 },_sym2889, "^ *\\[sp([+-][^},[[, ]+)?\\],(a0,|a0|)(a1,|a1|)(a2,|a2|)(a3,|a3|)(a4,|a4|)(a5,|a5|)(a6,|a6|)(a7,|a7|)(a8,|a8|)(a9,|a9|)(a10,|a10|)(a11,|a11|)(a12,|a12|)(a13,|a13|)(a14,|a14|)(a15,|a15|)(a16,|a16|)(a17,|a17|)(a18,|a18|)(a19,|a19|)(g0,|g0|)(g1,|g1|)(g2,|g2|)(g3,|g3|)(g4,|g4|)(g5,|g5|)(g6,|g6|)(g7,|g7|)(g8,|g8|)(g9,|g9|)(g10,|g10|)(g11,|g11|)$", 0, 33, 33, 0, 0, 0, _sym2887_operands_operands,_sym2888,1,0, 0,0,&_sym2884,0,{}, 0,0,0,0,0,4, },
// stm    (5)
{ "stm", 1, 7, 58, 64,  0x0, { 0x0,0x34000000,},_sym2883, "^ *([^} ,\t,]+),([^} ,\t,]+)$", 0, 2, 4, 0, 0, 3, _sym2882_operands_operands,0,0,0, 0,0,&_sym2881,0,{}, 0,0,0,0,0,5, },
// stm_stx_zero    (6)
{ "stm_stx_zero", 1, 0, 58, 64,  0x0, { 0 },_sym2895, "^ *\\[sp\\],(a0,|a0|)(a1,|a1|)(a2,|a2|)(a3,|a3|)(a4,|a4|)(a5,|a5|)(a6,|a6|)(a7,|a7|)(a8,|a8|)(a9,|a9|)(a10,|a10|)(a11,|a11|)(a12,|a12|)(a13,|a13|)(a14,|a14|)(a15,|a15|)(a16,|a16|)(a17,|a17|)(a18,|a18|)(a19,|a19|)(g0,|g0|)(g1,|g1|)(g2,|g2|)(g3,|g3|)(g4,|g4|)(g5,|g5|)(g6,|g6|)(g7,|g7|)(g8,|g8|)(g9,|g9|)(g10,|g10|)(g11,|g11|)$", 0, 32, 32, 0, 0, 0, _sym2893_operands_operands,_sym2894,1,0, 0,0,&_sym2890,0,{}, 0,0,0,0,0,6, },
};

// Instructions named 'stm_sp_is10_iu5_zero'.
static struct adl_opcode _sym8772[] = {
  // stm_sp_Is10_Iu5_zero    (0)
  { "stm_sp_Is10_Iu5_zero", 1, 0, 29, 64,  0x0, { 0 },_sym5759, "^ *([^} ,\t,]+)$", 0, 1, 2, 0, 0, 1, _sym5757_operands_operands,_sym5758,1,0, 0,0,&_sym5755,0,{}, 0,0,0,0,0,1, },
// stm_sp_Is10_Iu5_zero    (1)
{ "stm_sp_Is10_Iu5_zero", 1, 0, 29, 64,  0x0, { 0 },_sym8090, "^ *([^} ,\t,]+)$", 0, 1, 2, 0, 0, 1, _sym8088_operands_operands,_sym8089,1,0, 0,0,&_sym8086,0,{}, 0,0,0,0,0,1, },
};

// Instructions named 'sts'.
static struct adl_opcode _sym8773[] = {
  // st_u_agY_Is9_gX    (0)
  { "st_u_agY_Is9_gX", 1, 3, 29, 64,  0x0, { 0x5200000,},_sym5259, "^ *(\\.laddr|)\\.u \\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)([+-][^},[[. , ]+)?\\],(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11)$", 0, 4, 4, 0, 1, 0, _sym5258_operands_operands,0,0,1, 0,0,&_sym5257,0,{}, 0,0,0,0,0,1, },
// st_u_agY_Is9_gX    (1)
{ "st_u_agY_Is9_gX", 1, 3, 29, 64,  0x0, { 0x5200000,},_sym7590, "^ *(\\.laddr|)\\.u \\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)([+-][^},[[. , ]+)?\\],(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11)$", 0, 4, 4, 0, 1, 0, _sym7589_operands_operands,0,0,1, 0,0,&_sym7588,0,{}, 0,0,0,0,0,1, },
// st_agY_Is9_gX    (2)
{ "st_agY_Is9_gX", 1, 3, 29, 64,  0x0, { 0x5000000,},_sym5078, "^ *(\\.laddr|) \\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)([+-][^},[[ , ]+)?\\],(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11)$", 0, 4, 4, 0, 1, 0, _sym5077_operands_operands,0,0,1, 0,0,&_sym5076,0,{}, 0,0,0,0,0,3, },
// st_agY_Is9_gX    (3)
{ "st_agY_Is9_gX", 1, 3, 29, 64,  0x0, { 0x5000000,},_sym7409, "^ *(\\.laddr|) \\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)([+-][^},[[ , ]+)?\\],(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11)$", 0, 4, 4, 0, 1, 0, _sym7408_operands_operands,0,0,1, 0,0,&_sym7407,0,{}, 0,0,0,0,0,3, },
// st_agY_Is9_gX_wide_imm    (4)
{ "st_agY_Is9_gX_wide_imm", 1, 0, 29, 64,  0x0, { 0 },_sym5112, "^ *\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)([+-][^},[[, ]+)?\\],(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11)$", 0, 3, 3, 0, 0, 0, _sym5110_operands_operands,_sym5111,1,0, 0,0,&_sym5106,0,{}, 0,0,0,0,0,5, },
// st_agY_Is9_gX_wide_imm    (5)
{ "st_agY_Is9_gX_wide_imm", 1, 0, 29, 64,  0x0, { 0 },_sym7443, "^ *\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)([+-][^},[[, ]+)?\\],(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11)$", 0, 3, 3, 0, 0, 0, _sym7441_operands_operands,_sym7442,1,0, 0,0,&_sym7437,0,{}, 0,0,0,0,0,5, },
// stS_sp_Is10_gX    (6)
{ "stS_sp_Is10_gX", 1, 0, 29, 64,  0x0, { 0 },_sym5039, "^ *\\[sp([+-][^},[[, ]+)?\\],(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11)$", 0, 2, 2, 0, 0, 0, _sym5037_operands_operands,_sym5038,1,0, 0,0,&_sym5035,0,{}, 0,0,0,0,0,7, },
// stS_sp_Is10_gX    (7)
{ "stS_sp_Is10_gX", 1, 0, 29, 64,  0x0, { 0 },_sym7370, "^ *\\[sp([+-][^},[[, ]+)?\\],(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11)$", 0, 2, 2, 0, 0, 0, _sym7368_operands_operands,_sym7369,1,0, 0,0,&_sym7366,0,{}, 0,0,0,0,0,7, },
// st_agY_Is9_u_gX    (8)
{ "st_agY_Is9_u_gX", 1, 3, 29, 64,  0x0, { 0x5600000,},_sym5128, "^ *(\\.laddr|) \\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\]([+-][^},[[ , ]+)?,(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11)$", 0, 4, 4, 0, 1, 0, _sym5127_operands_operands,0,0,1, 0,0,&_sym5126,0,{}, 0,0,0,0,0,9, },
// st_agY_Is9_u_gX    (9)
{ "st_agY_Is9_u_gX", 1, 3, 29, 64,  0x0, { 0x5600000,},_sym7459, "^ *(\\.laddr|) \\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\]([+-][^},[[ , ]+)?,(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11)$", 0, 4, 4, 0, 1, 0, _sym7458_operands_operands,0,0,1, 0,0,&_sym7457,0,{}, 0,0,0,0,0,9, },
// stS_u_sp_Is10_gX    (10)
{ "stS_u_sp_Is10_gX", 1, 0, 29, 64,  0x0, { 0 },_sym5051, "^ *\\[sp\\]([+-][^},[[, ]+)?,(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11)$", 0, 2, 2, 0, 0, 0, _sym5049_operands_operands,_sym5050,1,0, 0,0,&_sym5047,0,{}, 0,0,0,0,0,11, },
// stS_u_sp_Is10_gX    (11)
{ "stS_u_sp_Is10_gX", 1, 0, 29, 64,  0x0, { 0 },_sym7382, "^ *\\[sp\\]([+-][^},[[, ]+)?,(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11)$", 0, 2, 2, 0, 0, 0, _sym7380_operands_operands,_sym7381,1,0, 0,0,&_sym7378,0,{}, 0,0,0,0,0,11, },
// st_agY_Is9_u_gX_wide_imm    (12)
{ "st_agY_Is9_u_gX_wide_imm", 1, 0, 29, 64,  0x0, { 0 },_sym5162, "^ *\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\]([+-][^},[[, ]+)?,(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11)$", 0, 3, 3, 0, 0, 0, _sym5160_operands_operands,_sym5161,1,0, 0,0,&_sym5156,0,{}, 0,0,0,0,0,13, },
// st_agY_Is9_u_gX_wide_imm    (13)
{ "st_agY_Is9_u_gX_wide_imm", 1, 0, 29, 64,  0x0, { 0 },_sym7493, "^ *\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)\\]([+-][^},[[, ]+)?,(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11)$", 0, 3, 3, 0, 0, 0, _sym7491_operands_operands,_sym7492,1,0, 0,0,&_sym7487,0,{}, 0,0,0,0,0,13, },
};

// Instructions named 'sts.u'.
static struct adl_opcode _sym8774[] = {
  // st_u_agY_Is9_gX_wide_imm    (0)
  { "st_u_agY_Is9_gX_wide_imm", 1, 0, 29, 64,  0x0, { 0 },_sym5278, "^ *\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)([+-][^},[[, ]+)?\\],(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11)$", 0, 3, 3, 0, 0, 0, _sym5276_operands_operands,_sym5277,1,0, 0,0,&_sym5272,0,{}, 0,0,0,0,0,1, },
// st_u_agY_Is9_gX_wide_imm    (1)
{ "st_u_agY_Is9_gX_wide_imm", 1, 0, 29, 64,  0x0, { 0 },_sym7609, "^ *\\[(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)([+-][^},[[, ]+)?\\],(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11)$", 0, 3, 3, 0, 0, 0, _sym7607_operands_operands,_sym7608,1,0, 0,0,&_sym7603,0,{}, 0,0,0,0,0,1, },
};

// Instructions named 'sts_sp_is10_gx_zero'.
static struct adl_opcode _sym8775[] = {
  // stS_sp_Is10_gX_zero    (0)
  { "stS_sp_Is10_gX_zero", 1, 0, 29, 64,  0x0, { 0 },_sym5045, "^ *([^} ,\t,]+)$", 0, 1, 2, 0, 0, 1, _sym5043_operands_operands,_sym5044,1,0, 0,0,&_sym5041,0,{}, 0,0,0,0,0,-1, },
// stS_sp_Is10_gX_zero    (1)
{ "stS_sp_Is10_gX_zero", 1, 0, 29, 64,  0x0, { 0 },_sym7376, "^ *([^} ,\t,]+)$", 0, 1, 2, 0, 0, 1, _sym7374_operands_operands,_sym7375,1,0, 0,0,&_sym7372,0,{}, 0,0,0,0,0,-1, },
};

// Instructions named 'sts_u_sp_is10_gx_zero'.
static struct adl_opcode _sym8776[] = {
  // stS_u_sp_Is10_gX_zero    (0)
  { "stS_u_sp_Is10_gX_zero", 1, 0, 29, 64,  0x0, { 0 },_sym5057, "^ *([^} ,\t,]+)$", 0, 1, 2, 0, 0, 1, _sym5055_operands_operands,_sym5056,1,0, 0,0,&_sym5053,0,{}, 0,0,0,0,0,-1, },
// stS_u_sp_Is10_gX_zero    (1)
{ "stS_u_sp_Is10_gX_zero", 1, 0, 29, 64,  0x0, { 0 },_sym7388, "^ *([^} ,\t,]+)$", 0, 1, 2, 0, 0, 1, _sym7386_operands_operands,_sym7387,1,0, 0,0,&_sym7384,0,{}, 0,0,0,0,0,-1, },
};

// Instructions named 'stw'.
static struct adl_opcode _sym8777[] = {
  // stw_Iu22_gX    (0)
  { "stw_Iu22_gX", 1, 0, 58, 64,  0x0, { 0 },_sym2913, "^ *([^},[, ]+),(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11)$", 0, 2, 2, 0, 0, 0, _sym2911_operands_operands,_sym2912,1,0, 0,0,&_sym2909,0,{}, 0,0,0,0,0,0, },
// stw_Iu20_I32_withBytes    (1)
{ "stw_Iu20_I32_withBytes", 1, 0, 58, 64,  0x0, { 0 },_sym2908, "^ *([^},[, ]+),([^},[, ]+)$", 0, 2, 2, 0, 0, 0, _sym2906_operands_operands,_sym2907,1,0, 0,0,&_sym2904,0,{}, 0,0,0,0,0,1, },
};

// Instructions named 'stw_iu20_i32'.
static struct adl_opcode _sym8778[] = {
  // stw_Iu20_I32    (0)
  { "stw_Iu20_I32", 1, 7, 58, 64,  0x0, { 0x0,0x48000000,},_sym2898, "^ *([^} ,\t,]+),([^} ,\t,]+)$", 0, 2, 4, 0, 0, 2, _sym2897_operands_operands,0,0,0, 0,0,&_sym2896,0,{}, 0,0,0,0,0,0, },
};

// Instructions named 'stx_iu22_gx_impl'.
static struct adl_opcode _sym8779[] = {
  // stX_Iu22_gX_impl    (0)
  { "stX_Iu22_gX_impl", 1, 7, 58, 64,  0x0, { 0x0,0x50000000,},_sym2851, "^ *([^} ,\t,]+),([^} ,\t,]+),([^} ,\t,]+)$", 0, 3, 6, 0, 0, 4, _sym2850_operands_operands,0,0,0, 0,0,&_sym2849,0,{}, 0,0,0,0,0,0, },
};

// Instructions named 'sub'.
static struct adl_opcode _sym8780[] = {
  // sub_aX_aY_aZ    (0)
  { "sub_aX_aY_aZ", 1, 2, 19, 64,  0x0, { 0x90000000,},_sym891, "^ *(a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19),(a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19),(a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)$", 0, 3, 3, 0, 0, 0, _sym890_operands_operands,0,0,0, 0,0,&_sym889,0,{}, 0,0,0,0,0,-1, },
  // sub_aX_aY_aZ_sub_aX_aY    (1)
  { "sub_aX_aY_aZ_sub_aX_aY", 1, 0, 19, 64,  0x0, { 0 },_sym896, "^ *(a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19),(a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)$", 0, 2, 2, 0, 0, 0, _sym894_operands_operands,_sym895,1,0, 0,0,&_sym892,0,{}, 0,0,0,0,0,-1, },
  // subD_ucc_gX_I32_sub    (2)
  { "subD_ucc_gX_I32_sub", 1, 0, 58, 64,  0x0, { 0 },_sym2938, "^ *(\\.ucc|) (g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|sp),([^},[ , ]+)$", 0, 3, 3, 0, 1, 0, _sym2936_operands_operands,_sym2937,1,1, 0,0,&_sym2934,0,{}, 0,0,0,0,0,2, },
// sub_cc_gZ_gX_gY    (3)
{ "sub_cc_gZ_gX_gY", 1, 3, 29, 64,  0x0, { 0x35000000,},_sym5794, "^ *(\\.ucc|\\.al|\\.cs|\\.lo|\\.vs|\\.hi|\\.eq|\\.clr|\\.ge|\\.gt|\\.pl|\\.mi|\\.le|\\.lt|\\.ne|\\.set|\\.ls|\\.vc|\\.cc|\\.hs|\\.nv|\\.xc|)(\\.ucc|\\.al|\\.cs|\\.lo|\\.vs|\\.hi|\\.eq|\\.clr|\\.ge|\\.gt|\\.pl|\\.mi|\\.le|\\.lt|\\.ne|\\.set|\\.ls|\\.vc|\\.cc|\\.hs|\\.nv|\\.xc|) (g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|sp),(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|sp),(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|sp)$", 0, 5, 5, 0, 2, 0, _sym5793_operands_operands,0,0,2, 0,0,&_sym5792,0,{}, 0,0,0,0,0,4, },
// sub_cc_gZ_gX_gY    (4)
{ "sub_cc_gZ_gX_gY", 1, 3, 29, 64,  0x0, { 0x35000000,},_sym8125, "^ *(\\.ucc|\\.al|\\.cs|\\.lo|\\.vs|\\.hi|\\.eq|\\.clr|\\.ge|\\.gt|\\.pl|\\.mi|\\.le|\\.lt|\\.ne|\\.set|\\.ls|\\.vc|\\.cc|\\.hs|\\.nv|\\.xc|)(\\.ucc|\\.al|\\.cs|\\.lo|\\.vs|\\.hi|\\.eq|\\.clr|\\.ge|\\.gt|\\.pl|\\.mi|\\.le|\\.lt|\\.ne|\\.set|\\.ls|\\.vc|\\.cc|\\.hs|\\.nv|\\.xc|) (g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|sp),(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|sp),(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|sp)$", 0, 5, 5, 0, 2, 0, _sym8124_operands_operands,0,0,2, 0,0,&_sym8123,0,{}, 0,0,0,0,0,4, },
// subS_ucc_s_gZ_Is16_sub_s    (5)
{ "subS_ucc_s_gZ_Is16_sub_s", 1, 0, 29, 64,  0x0, { 0 },_sym5777, "^ *(\\.ucc|)\\.s (g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|sp),([^},[. , ]+)$", 0, 3, 3, 0, 1, 0, _sym5775_operands_operands,_sym5776,1,1, 0,0,&_sym5773,0,{}, 0,0,0,0,0,7, },
// subS_ucc_z_gZ_Iu16_sub_z    (6)
{ "subS_ucc_z_gZ_Iu16_sub_z", 1, 0, 29, 64,  0x0, { 0 },_sym5791, "^ *(\\.ucc|)\\.z (g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|sp),([^},[. , ]+)$", 0, 3, 3, 0, 1, 0, _sym5789_operands_operands,_sym5790,1,1, 0,0,&_sym5787,0,{}, 0,0,0,0,0,8, },
// subS_ucc_s_gZ_Is16_sub_s    (7)
{ "subS_ucc_s_gZ_Is16_sub_s", 1, 0, 29, 64,  0x0, { 0 },_sym8108, "^ *(\\.ucc|)\\.s (g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|sp),([^},[. , ]+)$", 0, 3, 3, 0, 1, 0, _sym8106_operands_operands,_sym8107,1,1, 0,0,&_sym8104,0,{}, 0,0,0,0,0,7, },
// subS_ucc_z_gZ_Iu16_sub_z    (8)
{ "subS_ucc_z_gZ_Iu16_sub_z", 1, 0, 29, 64,  0x0, { 0 },_sym8122, "^ *(\\.ucc|)\\.z (g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|sp),([^},[. , ]+)$", 0, 3, 3, 0, 1, 0, _sym8120_operands_operands,_sym8121,1,1, 0,0,&_sym8118,0,{}, 0,0,0,0,0,8, },
// subS_ucc_s_gZ_Is16_sub    (9)
{ "subS_ucc_s_gZ_Is16_sub", 1, 0, 29, 64,  0x0, { 0 },_sym5772, "^ *(\\.ucc|) (g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|sp),([^},[ , ]+)$", 0, 3, 3, 0, 1, 0, _sym5770_operands_operands,_sym5771,1,1, 0,0,&_sym5768,0,{}, 0,0,0,0,0,2, },
// subS_ucc_z_gZ_Iu16_sub    (10)
{ "subS_ucc_z_gZ_Iu16_sub", 1, 0, 29, 64,  0x0, { 0 },_sym5785, "^ *(\\.ucc|) (g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|sp),([^},[ , ]+)$", 0, 3, 3, 0, 1, 0, _sym5783_operands_operands,_sym5784,1,1, 0,0,&_sym5781,0,{}, 0,0,0,0,0,12, },
// subS_ucc_s_gZ_Is16_sub    (11)
{ "subS_ucc_s_gZ_Is16_sub", 1, 0, 29, 64,  0x0, { 0 },_sym8103, "^ *(\\.ucc|) (g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|sp),([^},[ , ]+)$", 0, 3, 3, 0, 1, 0, _sym8101_operands_operands,_sym8102,1,1, 0,0,&_sym8099,0,{}, 0,0,0,0,0,2, },
// subS_ucc_z_gZ_Iu16_sub    (12)
{ "subS_ucc_z_gZ_Iu16_sub", 1, 0, 29, 64,  0x0, { 0 },_sym8116, "^ *(\\.ucc|) (g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|sp),([^},[ , ]+)$", 0, 3, 3, 0, 1, 0, _sym8114_operands_operands,_sym8115,1,1, 0,0,&_sym8112,0,{}, 0,0,0,0,0,12, },
// subD_ucc_cond_gX_gY_I32_sub    (13)
{ "subD_ucc_cond_gX_gY_I32_sub", 1, 0, 58, 64,  0x0, { 0 },_sym2932, "^ *(\\.ucc|\\.al|\\.cs|\\.lo|\\.vs|\\.hi|\\.eq|\\.clr|\\.ge|\\.gt|\\.pl|\\.mi|\\.le|\\.lt|\\.ne|\\.set|\\.ls|\\.vc|\\.cc|\\.hs|\\.nv|\\.xc|)(\\.ucc|\\.al|\\.cs|\\.lo|\\.vs|\\.hi|\\.eq|\\.clr|\\.ge|\\.gt|\\.pl|\\.mi|\\.le|\\.lt|\\.ne|\\.set|\\.ls|\\.vc|\\.cc|\\.hs|\\.nv|\\.xc|) (g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|sp),(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|sp),([^},[ ,, ]+)$", 0, 5, 5, 0, 2, 0, _sym2930_operands_operands,_sym2931,1,2, 0,0,&_sym2928,0,{}, 0,0,0,0,0,13, },
// subD_ucc_cond_gX_I32_sub    (14)
{ "subD_ucc_cond_gX_I32_sub", 1, 0, 58, 64,  0x0, { 0 },_sym2924, "^ *(\\.ucc|\\.al|\\.cs|\\.lo|\\.vs|\\.hi|\\.eq|\\.clr|\\.ge|\\.gt|\\.pl|\\.mi|\\.le|\\.lt|\\.ne|\\.set|\\.ls|\\.vc|\\.cc|\\.hs|\\.nv|\\.xc|)(\\.ucc|\\.al|\\.cs|\\.lo|\\.vs|\\.hi|\\.eq|\\.clr|\\.ge|\\.gt|\\.pl|\\.mi|\\.le|\\.lt|\\.ne|\\.set|\\.ls|\\.vc|\\.cc|\\.hs|\\.nv|\\.xc|) (g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|sp),([^},[ , ]+)$", 0, 4, 4, 0, 2, 0, _sym2922_operands_operands,_sym2923,1,2, 0,0,&_sym2920,0,{}, 0,0,0,0,0,14, },
};

// Instructions named 'subd'.
static struct adl_opcode _sym8781[] = {
  // subD_ucc_cond_gX_gY_I32    (0)
  { "subD_ucc_cond_gX_gY_I32", 1, 7, 58, 64,  0x0, { 0x0,0x24800000,},_sym2927, "^ *(\\.ucc|\\.al|\\.cs|\\.lo|\\.vs|\\.hi|\\.eq|\\.clr|\\.ge|\\.gt|\\.pl|\\.mi|\\.le|\\.lt|\\.ne|\\.set|\\.ls|\\.vc|\\.cc|\\.hs|\\.nv|\\.xc|)(\\.ucc|\\.al|\\.cs|\\.lo|\\.vs|\\.hi|\\.eq|\\.clr|\\.ge|\\.gt|\\.pl|\\.mi|\\.le|\\.lt|\\.ne|\\.set|\\.ls|\\.vc|\\.cc|\\.hs|\\.nv|\\.xc|) (g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|sp),(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|sp),([^},[ ,, ]+)$", 0, 5, 5, 0, 2, 0, _sym2926_operands_operands,0,0,2, 0,0,&_sym2925,0,{}, 0,0,0,0,0,0, },
};

// Instructions named 'subs'.
static struct adl_opcode _sym8782[] = {
  // subS_ucc_cc_gZ_gX_gY    (0)
  { "subS_ucc_cc_gZ_gX_gY", 1, 0, 29, 64,  0x0, { 0 },_sym5764, "^ *(\\.ucc|\\.al|\\.cs|\\.lo|\\.vs|\\.hi|\\.eq|\\.clr|\\.ge|\\.gt|\\.pl|\\.mi|\\.le|\\.lt|\\.ne|\\.set|\\.ls|\\.vc|\\.cc|\\.hs|\\.nv|\\.xc|)(\\.ucc|\\.al|\\.cs|\\.lo|\\.vs|\\.hi|\\.eq|\\.clr|\\.ge|\\.gt|\\.pl|\\.mi|\\.le|\\.lt|\\.ne|\\.set|\\.ls|\\.vc|\\.cc|\\.hs|\\.nv|\\.xc|) (g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|sp),(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|sp),(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|sp)$", 0, 5, 5, 0, 2, 0, _sym5762_operands_operands,_sym5763,1,2, 0,0,&_sym5760,0,{}, 0,0,0,0,0,1, },
  // subS_ucc_cc_gZ_gX_gY    (1)
  { "subS_ucc_cc_gZ_gX_gY", 1, 0, 29, 64,  0x0, { 0 },_sym8095, "^ *(\\.ucc|\\.al|\\.cs|\\.lo|\\.vs|\\.hi|\\.eq|\\.clr|\\.ge|\\.gt|\\.pl|\\.mi|\\.le|\\.lt|\\.ne|\\.set|\\.ls|\\.vc|\\.cc|\\.hs|\\.nv|\\.xc|)(\\.ucc|\\.al|\\.cs|\\.lo|\\.vs|\\.hi|\\.eq|\\.clr|\\.ge|\\.gt|\\.pl|\\.mi|\\.le|\\.lt|\\.ne|\\.set|\\.ls|\\.vc|\\.cc|\\.hs|\\.nv|\\.xc|) (g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|sp),(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|sp),(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|sp)$", 0, 5, 5, 0, 2, 0, _sym8093_operands_operands,_sym8094,1,2, 0,0,&_sym8091,0,{}, 0,0,0,0,0,1, },
  // subS_ucc_s_gZ_Is16    (2)
  { "subS_ucc_s_gZ_Is16", 1, 3, 29, 64,  0x0, { 0x6a800000,},_sym5767, "^ *(\\.ucc|)\\.s (g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|sp),([^},[. , ]+)$", 0, 3, 3, 0, 1, 0, _sym5766_operands_operands,0,0,1, 0,0,&_sym5765,0,{}, 0,0,0,0,0,4, },
// subS_ucc_z_gZ_Iu16    (3)
{ "subS_ucc_z_gZ_Iu16", 1, 3, 29, 64,  0x0, { 0x6a000000,},_sym5780, "^ *(\\.ucc|)\\.z (g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|sp),([^},[. , ]+)$", 0, 3, 3, 0, 1, 0, _sym5779_operands_operands,0,0,1, 0,0,&_sym5778,0,{}, 0,0,0,0,0,5, },
// subS_ucc_s_gZ_Is16    (4)
{ "subS_ucc_s_gZ_Is16", 1, 3, 29, 64,  0x0, { 0x6a800000,},_sym8098, "^ *(\\.ucc|)\\.s (g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|sp),([^},[. , ]+)$", 0, 3, 3, 0, 1, 0, _sym8097_operands_operands,0,0,1, 0,0,&_sym8096,0,{}, 0,0,0,0,0,4, },
// subS_ucc_z_gZ_Iu16    (5)
{ "subS_ucc_z_gZ_Iu16", 1, 3, 29, 64,  0x0, { 0x6a000000,},_sym8111, "^ *(\\.ucc|)\\.z (g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11|sp),([^},[. , ]+)$", 0, 3, 3, 0, 1, 0, _sym8110_operands_operands,0,0,1, 0,0,&_sym8109,0,{}, 0,0,0,0,0,5, },
};

// Instructions named 'sum1'.
static struct adl_opcode _sym8783[] = {
  // sum1_gZ_gX    (0)
  { "sum1_gZ_gX", 1, 3, 29, 64,  0x0, { 0x3d200000,},_sym5797, "^ *(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11)$", 0, 2, 2, 0, 0, 0, _sym5796_operands_operands,0,0,0, 0,0,&_sym5795,0,{}, 0,0,0,0,0,-1, },
  // sum1_gZ_gX    (1)
  { "sum1_gZ_gX", 1, 3, 29, 64,  0x0, { 0x3d200000,},_sym8128, "^ *(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11)$", 0, 2, 2, 0, 0, 0, _sym8127_operands_operands,0,0,0, 0,0,&_sym8126,0,{}, 0,0,0,0,0,-1, },
};

// Instructions named 'swbreak'.
static struct adl_opcode _sym8784[] = {
  // swbreak    (0)
  { "swbreak", 1, 1, 1, 64,  0x0, { 0x80000000,},_sym1491, "$", 0, 0, 0, 0, 0, 0, 0,0,0,0, 0,0,&_sym1489,0,{}, 0,0,0,0,0,-1, },
  // swbreak    (1)
  { "swbreak", 1, 1, 1, 64,  0x0, { 0x80000000,},_sym1502, "$", 0, 0, 0, 0, 0, 0, 0,0,0,0, 0,0,&_sym1500,0,{}, 0,0,0,0,0,-1, },
};

// Instructions named 'swbreak_hi'.
static struct adl_opcode _sym8785[] = {
  // swbreak_HI    (0)
  { "swbreak_HI", 1, 0, 1, 64,  0x0, { 0 },_sym1496, "$", 0, 0, 0, 0, 0, 0, 0,_sym1495,1,0, 0,0,&_sym1492,0,{}, 0,0,0,0,0,-1, },
};

// Instructions named 'swbreak_lo'.
static struct adl_opcode _sym8786[] = {
  // swbreak_LO    (0)
  { "swbreak_LO", 1, 0, 1, 64,  0x0, { 0 },_sym1507, "$", 0, 0, 0, 0, 0, 0, 0,_sym1506,1,0, 0,0,&_sym1503,0,{}, 0,0,0,0,0,-1, },
};

// Instructions named 'swi'.
static struct adl_opcode _sym8787[] = {
  // swi_cc_Iu16    (0)
  { "swi_cc_Iu16", 1, 0, 36, 64,  0x0, { 0 },_sym2587, "^ *(\\.al|\\.cs|\\.lo|\\.vs|\\.hi|\\.eq|\\.clr|\\.ge|\\.gt|\\.pl|\\.mi|\\.le|\\.lt|\\.ne|\\.set|\\.ls|\\.vc|\\.cc|\\.hs|\\.nv|) ([^},[  ]+)$", 0, 2, 2, 0, 1, 0, _sym2585_operands_operands,_sym2586,1,1, 0,0,&_sym2583,0,{}, 0,0,0,0,0,0, },
};

// Instructions named 'tcmdec'.
static struct adl_opcode _sym8788[] = {
  // lut_rd_dec_dec    (0)
  { "lut_rd_dec_dec", 1, 0, 3, 64,  0x0, { 0 },_sym3217, "$", 0, 0, 0, 0, 0, 0, 0,_sym3216,1,0, 0,0,&_sym3213,0,{}, 0,0,0,0,0,-1, },
};

// Instructions named 'tcmenc'.
static struct adl_opcode _sym8789[] = {
  // rcp_log2_enc_enc    (0)
  { "rcp_log2_enc_enc", 1, 0, 3, 64,  0x0, { 0 },_sym3266, "$", 0, 0, 0, 0, 0, 0, 0,_sym3265,1,0, 0,0,&_sym3262,0,{}, 0,0,0,0,0,-1, },
};

// Instructions named 'vacs'.
static struct adl_opcode _sym8790[] = {
  // padd_exp_vacs_vacs    (0)
  { "padd_exp_vacs_vacs", 1, 0, 3, 64,  0x0, { 0 },_sym3258, "$", 0, 0, 0, 0, 0, 0, 0,_sym3257,1,0, 0,0,&_sym3254,0,{}, 0,0,0,0,0,-1, },
};

// Instructions named 'vpp'.
static struct adl_opcode _sym8791[] = {
  // nco_expj_vpp_vpp    (0)
  { "nco_expj_vpp_vpp", 1, 0, 3, 64,  0x0, { 0 },_sym3240, "$", 0, 0, 0, 0, 0, 0, 0,_sym3239,1,0, 0,0,&_sym3236,0,{}, 0,0,0,0,0,-1, },
};

// Instructions named 'wr.even'.
static struct adl_opcode _sym8792[] = {
  // wr_even_fft3_even    (0)
  { "wr_even_fft3_even", 1, 0, 3, 64,  0x0, { 0 },_sym3055, "$", 0, 0, 0, 0, 0, 0, 0,_sym3054,1,0, 0,0,&_sym3051,0,{}, 0,0,0,0,0,-1, },
};

// Instructions named 'wr.fft1'.
static struct adl_opcode _sym8793[] = {
  // wr_fftn_fft1_wr_fft1    (0)
  { "wr_fftn_fft1_wr_fft1", 1, 0, 3, 64,  0x0, { 0 },_sym3081, "$", 0, 0, 0, 0, 0, 0, 0,_sym3080,1,0, 0,0,&_sym3077,0,{}, 0,0,0,0,0,-1, },
};

// Instructions named 'wr.fft2'.
static struct adl_opcode _sym8794[] = {
  // wr_fft7_fft2_fft2    (0)
  { "wr_fft7_fft2_fft2", 1, 0, 3, 64,  0x0, { 0 },_sym3068, "$", 0, 0, 0, 0, 0, 0, 0,_sym3067,1,0, 0,0,&_sym3064,0,{}, 0,0,0,0,0,-1, },
};

// Instructions named 'wr.fft3'.
static struct adl_opcode _sym8795[] = {
  // wr_even_fft3_fft3    (0)
  { "wr_even_fft3_fft3", 1, 0, 3, 64,  0x0, { 0 },_sym3060, "$", 0, 0, 0, 0, 0, 0, 0,_sym3059,1,0, 0,0,&_sym3056,0,{}, 0,0,0,0,0,-1, },
};

// Instructions named 'wr.fft4'.
static struct adl_opcode _sym8796[] = {
  // wr_straight_fft4_fft4    (0)
  { "wr_straight_fft4_fft4", 1, 0, 3, 64,  0x0, { 0 },_sym3126, "$", 0, 0, 0, 0, 0, 0, 0,_sym3125,1,0, 0,0,&_sym3122,0,{}, 0,0,0,0,0,-1, },
};

// Instructions named 'wr.fft5'.
static struct adl_opcode _sym8797[] = {
  // wr_fn_fft5_wr_fft5    (0)
  { "wr_fn_fft5_wr_fft5", 1, 0, 3, 64,  0x0, { 0 },_sym3107, "$", 0, 0, 0, 0, 0, 0, 0,_sym3106,1,0, 0,0,&_sym3103,0,{}, 0,0,0,0,0,-1, },
};

// Instructions named 'wr.fft6'.
static struct adl_opcode _sym8798[] = {
  // wr_fn1_fft6_wr_fft6    (0)
  { "wr_fn1_fft6_wr_fft6", 1, 0, 3, 64,  0x0, { 0 },_sym3094, "$", 0, 0, 0, 0, 0, 0, 0,_sym3093,1,0, 0,0,&_sym3090,0,{}, 0,0,0,0,0,-1, },
};

// Instructions named 'wr.fft7'.
static struct adl_opcode _sym8799[] = {
  // wr_fft7_fft2_fft7    (0)
  { "wr_fft7_fft2_fft7", 1, 0, 3, 64,  0x0, { 0 },_sym3073, "$", 0, 0, 0, 0, 0, 0, 0,_sym3072,1,0, 0,0,&_sym3069,0,{}, 0,0,0,0,0,-1, },
};

// Instructions named 'wr.fftn'.
static struct adl_opcode _sym8800[] = {
  // wr_fftn_fft1_wr_fftn    (0)
  { "wr_fftn_fft1_wr_fftn", 1, 0, 3, 64,  0x0, { 0 },_sym3086, "$", 0, 0, 0, 0, 0, 0, 0,_sym3085,1,0, 0,0,&_sym3082,0,{}, 0,0,0,0,0,-1, },
};

// Instructions named 'wr.fn'.
static struct adl_opcode _sym8801[] = {
  // wr_fn_fft5_wr_fn    (0)
  { "wr_fn_fft5_wr_fn", 1, 0, 3, 64,  0x0, { 0 },_sym3112, "$", 0, 0, 0, 0, 0, 0, 0,_sym3111,1,0, 0,0,&_sym3108,0,{}, 0,0,0,0,0,-1, },
};

// Instructions named 'wr.fn1'.
static struct adl_opcode _sym8802[] = {
  // wr_fn1_fft6_wr_fn1    (0)
  { "wr_fn1_fft6_wr_fn1", 1, 0, 3, 64,  0x0, { 0 },_sym3099, "$", 0, 0, 0, 0, 0, 0, 0,_sym3098,1,0, 0,0,&_sym3095,0,{}, 0,0,0,0,0,-1, },
};

// Instructions named 'wr.hlinecplx'.
static struct adl_opcode _sym8803[] = {
  // wr_hlinecplx    (0)
  { "wr_hlinecplx", 1, 1, 3, 64,  0x0, { 0x20000000,},_sym3115, "$", 0, 0, 0, 0, 0, 0, 0,0,0,0, 0,0,&_sym3113,0,{}, 0,0,0,0,0,-1, },
};

// Instructions named 'wr.straight'.
static struct adl_opcode _sym8804[] = {
  // wr_straight_fft4_straight    (0)
  { "wr_straight_fft4_straight", 1, 0, 3, 64,  0x0, { 0 },_sym3131, "$", 0, 0, 0, 0, 0, 0, 0,_sym3130,1,0, 0,0,&_sym3127,0,{}, 0,0,0,0,0,-1, },
};

// Instructions named 'wr_even_fft3'.
static struct adl_opcode _sym8805[] = {
  // wr_even_fft3    (0)
  { "wr_even_fft3", 1, 1, 3, 64,  0x0, { 0xc0000000,},_sym3050, "$", 0, 0, 0, 0, 0, 0, 0,0,0,0, 0,0,&_sym3048,0,{}, 0,0,0,0,0,-1, },
};

// Instructions named 'wr_fft7_fft2'.
static struct adl_opcode _sym8806[] = {
  // wr_fft7_fft2    (0)
  { "wr_fft7_fft2", 1, 1, 3, 64,  0x0, { 0xe0000000,},_sym3063, "$", 0, 0, 0, 0, 0, 0, 0,0,0,0, 0,0,&_sym3061,0,{}, 0,0,0,0,0,-1, },
};

// Instructions named 'wr_fftn_fft1'.
static struct adl_opcode _sym8807[] = {
  // wr_fftn_fft1    (0)
  { "wr_fftn_fft1", 1, 1, 3, 64,  0x0, { 0x40000000,},_sym3076, "$", 0, 0, 0, 0, 0, 0, 0,0,0,0, 0,0,&_sym3074,0,{}, 0,0,0,0,0,-1, },
};

// Instructions named 'wr_fn1_fft6'.
static struct adl_opcode _sym8808[] = {
  // wr_fn1_fft6    (0)
  { "wr_fn1_fft6", 1, 1, 3, 64,  0x0, { 0x60000000,},_sym3089, "$", 0, 0, 0, 0, 0, 0, 0,0,0,0, 0,0,&_sym3087,0,{}, 0,0,0,0,0,-1, },
};

// Instructions named 'wr_fn_fft5'.
static struct adl_opcode _sym8809[] = {
  // wr_fn_fft5    (0)
  { "wr_fn_fft5", 1, 1, 3, 64,  0x0, { 0x80000000,},_sym3102, "$", 0, 0, 0, 0, 0, 0, 0,0,0,0, 0,0,&_sym3100,0,{}, 0,0,0,0,0,-1, },
};

// Instructions named 'wr_nop'.
static struct adl_opcode _sym8810[] = {
  // wr_nop    (0)
  { "wr_nop", 1, 1, 3, 64,  0x0, { },_sym3118, "$", 0, 0, 0, 0, 0, 0, 0,0,0,0, 0,0,&_sym3116,0,{}, 0,0,0,0,0,-1, },
};

// Instructions named 'wr_straight_fft4'.
static struct adl_opcode _sym8811[] = {
  // wr_straight_fft4    (0)
  { "wr_straight_fft4", 1, 1, 3, 64,  0x0, { 0xa0000000,},_sym3121, "$", 0, 0, 0, 0, 0, 0, 0,0,0,0, 0,0,&_sym3119,0,{}, 0,0,0,0,0,-1, },
};

// Instructions named 'xor'.
static struct adl_opcode _sym8812[] = {
  // xor_cc_gZ_gX_gY    (0)
  { "xor_cc_gZ_gX_gY", 1, 3, 29, 64,  0x0, { 0x39000000,},_sym5812, "^ *(\\.al|\\.cs|\\.lo|\\.vs|\\.hi|\\.eq|\\.clr|\\.ge|\\.gt|\\.pl|\\.mi|\\.le|\\.lt|\\.ne|\\.set|\\.ls|\\.vc|\\.cc|\\.hs|\\.nv|\\.xc|) (g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11)$", 0, 4, 4, 0, 1, 0, _sym5811_operands_operands,0,0,1, 0,0,&_sym5810,0,{}, 0,0,0,0,0,1, },
  // xor_cc_gZ_gX_gY    (1)
  { "xor_cc_gZ_gX_gY", 1, 3, 29, 64,  0x0, { 0x39000000,},_sym8143, "^ *(\\.al|\\.cs|\\.lo|\\.vs|\\.hi|\\.eq|\\.clr|\\.ge|\\.gt|\\.pl|\\.mi|\\.le|\\.lt|\\.ne|\\.set|\\.ls|\\.vc|\\.cc|\\.hs|\\.nv|\\.xc|) (g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11)$", 0, 4, 4, 0, 1, 0, _sym8142_operands_operands,0,0,1, 0,0,&_sym8141,0,{}, 0,0,0,0,0,1, },
  // xor_VPz_VPx_VPy    (2)
  { "xor_VPz_VPx_VPy", 1, 3, 29, 64,  0x0, { 0x28000068,},_sym5809, "^ *(VP0|VP1|VP2|VP3),(VP0|VP1|VP2|VP3),(VP0|VP1|VP2|VP3)$", 0, 3, 3, 0, 0, 0, _sym5808_operands_operands,0,0,0, 0,0,&_sym5807,0,{}, 0,0,0,0,0,-1, },
  // xor_VPz_VPx_VPy    (3)
  { "xor_VPz_VPx_VPy", 1, 3, 29, 64,  0x0, { 0x28000068,},_sym8140, "^ *(VP0|VP1|VP2|VP3),(VP0|VP1|VP2|VP3),(VP0|VP1|VP2|VP3)$", 0, 3, 3, 0, 0, 0, _sym8139_operands_operands,0,0,0, 0,0,&_sym8138,0,{}, 0,0,0,0,0,-1, },
  // xorS_gX_Iu16_xor    (4)
  { "xorS_gX_Iu16_xor", 1, 0, 29, 64,  0x0, { 0 },_sym5806, "^ *(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),([^},[, ]+)$", 0, 2, 2, 0, 0, 0, _sym5804_operands_operands,_sym5805,1,0, 0,0,&_sym5802,0,{}, 0,0,0,0,0,8, },
// xorS_gX_Iu16_xor    (5)
{ "xorS_gX_Iu16_xor", 1, 0, 29, 64,  0x0, { 0 },_sym8137, "^ *(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),([^},[, ]+)$", 0, 2, 2, 0, 0, 0, _sym8135_operands_operands,_sym8136,1,0, 0,0,&_sym8133,0,{}, 0,0,0,0,0,8, },
// xorD_gX_gY_I32_xor_cc_gX_gY_I32    (6)
{ "xorD_gX_gY_I32_xor_cc_gX_gY_I32", 1, 0, 58, 64,  0x0, { 0 },_sym2952, "^ *(\\.al|\\.cs|\\.lo|\\.vs|\\.hi|\\.eq|\\.clr|\\.ge|\\.gt|\\.pl|\\.mi|\\.le|\\.lt|\\.ne|\\.set|\\.ls|\\.vc|\\.cc|\\.hs|\\.nv|\\.xc|) (g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),([^},[ ,, ]+)$", 0, 4, 4, 0, 1, 0, _sym2950_operands_operands,_sym2951,1,1, 0,0,&_sym2948,0,{}, 0,0,0,0,0,6, },
// xorD_gX_gY_I32_xor_cc_gX_I32    (7)
{ "xorD_gX_gY_I32_xor_cc_gX_I32", 1, 0, 58, 64,  0x0, { 0 },_sym2947, "^ *(\\.al|\\.cs|\\.lo|\\.vs|\\.hi|\\.eq|\\.clr|\\.ge|\\.gt|\\.pl|\\.mi|\\.le|\\.lt|\\.ne|\\.set|\\.ls|\\.vc|\\.cc|\\.hs|\\.nv|\\.xc) (g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),([^},[ , ]+)$", 0, 3, 3, 0, 1, 0, _sym2945_operands_operands,_sym2946,1,1, 0,0,&_sym2943,0,{}, 0,0,0,0,0,7, },
// xorD_gX_gY_I32_xor_gX_I32    (8)
{ "xorD_gX_gY_I32_xor_gX_I32", 1, 0, 58, 64,  0x0, { 0 },_sym2958, "^ *(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),([^},[, ]+)$", 0, 2, 2, 0, 0, 0, _sym2956_operands_operands,_sym2957,1,0, 0,0,&_sym2954,0,{}, 0,0,0,0,0,8, },
};

// Instructions named 'xord'.
static struct adl_opcode _sym8813[] = {
  // xorD_gX_gY_I32    (0)
  { "xorD_gX_gY_I32", 1, 7, 58, 64,  0x0, { 0x0,0x26c00000,},_sym2941, "^ *(\\.al|\\.cs|\\.lo|\\.vs|\\.hi|\\.eq|\\.clr|\\.ge|\\.gt|\\.pl|\\.mi|\\.le|\\.lt|\\.ne|\\.set|\\.ls|\\.vc|\\.cc|\\.hs|\\.nv|\\.xc|) (g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),([^},[ ,, ]+)$", 0, 4, 4, 0, 1, 0, _sym2940_operands_operands,0,0,1, 0,0,&_sym2939,0,{}, 0,0,0,0,0,0, },
};

// Instructions named 'xors'.
static struct adl_opcode _sym8814[] = {
  // xorS_gX_Iu16    (0)
  { "xorS_gX_Iu16", 1, 3, 29, 64,  0x0, { 0x28000000,},_sym5800, "^ *(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),([^},[, ]+)$", 0, 2, 2, 0, 0, 0, _sym5799_operands_operands,0,0,0, 0,0,&_sym5798,0,{}, 0,0,0,0,0,1, },
// xorS_gX_Iu16    (1)
{ "xorS_gX_Iu16", 1, 3, 29, 64,  0x0, { 0x28000000,},_sym8131, "^ *(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),([^},[, ]+)$", 0, 2, 2, 0, 0, 0, _sym8130_operands_operands,0,0,0, 0,0,&_sym8129,0,{}, 0,0,0,0,0,1, },
};

// Instructions named 'xtrm'.
static struct adl_opcode _sym8815[] = {
  // xtrm_aY_gX    (0)
  { "xtrm_aY_gX", 1, 2, 17, 64,  0x0, { 0x27000000,},_sym1470, "^ *(a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19),(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11)$", 0, 2, 2, 0, 0, 0, _sym1469_operands_operands,0,0,0, 0,0,&_sym1468,0,{}, 0,0,0,0,0,-1, },
  // xtrm_aY    (1)
  { "xtrm_aY", 1, 2, 17, 64,  0x0, { 0x26000000,},_sym1467, "^ *(a0|a1|a2|a3|a4|a5|a6|a7|a8|a9|a10|a11|a12|a13|a14|a15|a16|a17|a18|a19)$", 0, 1, 1, 0, 0, 0, _sym1466_operands_operands,0,0,0, 0,0,&_sym1465,0,{}, 0,0,0,0,0,-1, },
  // xtrm_gX    (2)
  { "xtrm_gX", 1, 2, 17, 64,  0x0, { 0x25000000,},_sym1473, "^ *(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11)$", 0, 1, 1, 0, 0, 0, _sym1472_operands_operands,0,0,0, 0,0,&_sym1471,0,{}, 0,0,0,0,0,-1, },
};

// Instructions named 'zextb'.
static struct adl_opcode _sym8816[] = {
  // zextb_cc_gZ_gX    (0)
  { "zextb_cc_gZ_gX", 1, 3, 29, 64,  0x0, { 0x3a006800,},_sym5815, "^ *(\\.al|\\.cs|\\.lo|\\.vs|\\.hi|\\.eq|\\.clr|\\.ge|\\.gt|\\.pl|\\.mi|\\.le|\\.lt|\\.ne|\\.set|\\.ls|\\.vc|\\.cc|\\.hs|\\.nv|\\.xc|) (g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11)$", 0, 3, 3, 0, 1, 0, _sym5814_operands_operands,0,0,1, 0,0,&_sym5813,0,{}, 0,0,0,0,0,1, },
  // zextb_cc_gZ_gX    (1)
  { "zextb_cc_gZ_gX", 1, 3, 29, 64,  0x0, { 0x3a006800,},_sym8146, "^ *(\\.al|\\.cs|\\.lo|\\.vs|\\.hi|\\.eq|\\.clr|\\.ge|\\.gt|\\.pl|\\.mi|\\.le|\\.lt|\\.ne|\\.set|\\.ls|\\.vc|\\.cc|\\.hs|\\.nv|\\.xc|) (g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11)$", 0, 3, 3, 0, 1, 0, _sym8145_operands_operands,0,0,1, 0,0,&_sym8144,0,{}, 0,0,0,0,0,1, },
};

// Instructions named 'zexth'.
static struct adl_opcode _sym8817[] = {
  // zexth_cc_gZ_gX    (0)
  { "zexth_cc_gZ_gX", 1, 3, 29, 64,  0x0, { 0x3a006000,},_sym5818, "^ *(\\.al|\\.cs|\\.lo|\\.vs|\\.hi|\\.eq|\\.clr|\\.ge|\\.gt|\\.pl|\\.mi|\\.le|\\.lt|\\.ne|\\.set|\\.ls|\\.vc|\\.cc|\\.hs|\\.nv|\\.xc|) (g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11)$", 0, 3, 3, 0, 1, 0, _sym5817_operands_operands,0,0,1, 0,0,&_sym5816,0,{}, 0,0,0,0,0,1, },
  // zexth_cc_gZ_gX    (1)
  { "zexth_cc_gZ_gX", 1, 3, 29, 64,  0x0, { 0x3a006000,},_sym8149, "^ *(\\.al|\\.cs|\\.lo|\\.vs|\\.hi|\\.eq|\\.clr|\\.ge|\\.gt|\\.pl|\\.mi|\\.le|\\.lt|\\.ne|\\.set|\\.ls|\\.vc|\\.cc|\\.hs|\\.nv|\\.xc|) (g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11),(g0|g1|g2|g3|g4|g5|g6|g7|g8|g9|g10|g11)$", 0, 3, 3, 0, 1, 0, _sym8148_operands_operands,0,0,1, 0,0,&_sym8147,0,{}, 0,0,0,0,0,1, },
};

// Instruction table.
static struct adl_instr other_instructions [] = {
  { "abs", 2, _sym8150 },
  { "acos", 1, _sym8151 },
  { "add", 34, _sym8152 },
  { "add.laddr", 1, _sym8153 },
  { "adda", 2, _sym8154 },
  { "addc", 2, _sym8155 },
  { "addd", 2, _sym8156 },
  { "adds", 6, _sym8157 },
  { "and", 13, _sym8158 },
  { "and.z", 2, _sym8159 },
  { "andd", 2, _sym8160 },
  { "ands", 2, _sym8161 },
  { "asin", 1, _sym8162 },
  { "atan", 1, _sym8163 },
  { "atan2", 1, _sym8164 },
  { "atan_atan2_mvllr", 1, _sym8165 },
  { "au_nop", 1, _sym8166 },
  { "bclr", 4, _sym8167 },
  { "bclrip", 4, _sym8168 },
  { "bin2num", 1, _sym8169 },
  { "bset", 2, _sym8170 },
  { "bsetip", 4, _sym8171 },
  { "btst", 2, _sym8172 },
  { "btstip", 4, _sym8173 },
  { "bxor", 2, _sym8174 },
  { "clr", 1, _sym8175 },
  { "clr.au", 1, _sym8176 },
  { "clr.g", 2, _sym8177 },
  { "clr.vra", 4, _sym8178 },
  { "clrip", 3, _sym8179 },
  { "clrm", 2, _sym8180 },
  { "cmac", 1, _sym8181 },
  { "cmac.sau", 1, _sym8182 },
  { "cmad", 1, _sym8183 },
  { "cmad.sau", 1, _sym8184 },
  { "cmp", 9, _sym8185 },
  { "cmp.s", 2, _sym8186 },
  { "cmp.z", 2, _sym8187 },
  { "cmpd", 1, _sym8188 },
  { "cmps.s", 2, _sym8189 },
  { "cmps.z", 2, _sym8190 },
  { "cntl", 2, _sym8191 },
  { "cnto", 2, _sym8192 },
  { "cntz", 2, _sym8193 },
  { "com", 2, _sym8194 },
  { "cos", 1, _sym8195 },
  { "dif", 1, _sym8196 },
  { "dif.sau", 1, _sym8197 },
  { "dit", 1, _sym8198 },
  { "div", 6, _sym8199 },
  { "div.s", 2, _sym8200 },
  { "div.z", 2, _sym8201 },
  { "done", 1, _sym8202 },
  { "dovpb_c_a", 1, _sym8203 },
  { "exg", 2, _sym8204 },
  { "exgs", 4, _sym8205 },
  { "exp", 3, _sym8206 },
  { "expj", 1, _sym8207 },
  { "fa0to1", 1, _sym8208 },
  { "fabs", 2, _sym8209 },
  { "fadd", 3, _sym8210 },
  { "fcmp", 4, _sym8211 },
  { "fcmpd", 1, _sym8212 },
  { "fdiv", 4, _sym8213 },
  { "ff0to1", 2, _sym8214 },
  { "ff1", 2, _sym8215 },
  { "ff1to0", 2, _sym8216 },
  { "fill.d", 1, _sym8217 },
  { "fill.h", 1, _sym8218 },
  { "fill.q", 1, _sym8219 },
  { "fill.w", 1, _sym8220 },
  { "fix2float", 1, _sym8221 },
  { "float2fix", 1, _sym8222 },
  { "floathptofloatsp", 1, _sym8223 },
  { "floatsptofloathp", 1, _sym8224 },
  { "floatsptohfix", 1, _sym8225 },
  { "floatx2n", 3, _sym8226 },
  { "fmac", 2, _sym8227 },
  { "fmax", 2, _sym8228 },
  { "fmin", 2, _sym8229 },
  { "fmul", 4, _sym8230 },
  { "fneg", 2, _sym8231 },
  { "fnop", 1, _sym8232 },
  { "fns", 2, _sym8233 },
  { "frcp", 2, _sym8234 },
  { "fsub", 3, _sym8235 },
  { "hfixtofloatsp", 1, _sym8236 },
  { "int2sp", 2, _sym8237 },
  { "jmp", 17, _sym8238 },
  { "jsr", 12, _sym8239 },
  { "ld", 59, _sym8240 },
  { "ld.2scomp", 1, _sym8241 },
  { "ld.el_rev", 1, _sym8242 },
  { "ld.h2h", 1, _sym8243 },
  { "ld.h2l", 1, _sym8244 },
  { "ld.h2l_l2h", 1, _sym8245 },
  { "ld.l2h", 1, _sym8246 },
  { "ld.l2h_h2l", 1, _sym8247 },
  { "ld.l2l", 1, _sym8248 },
  { "ld.laddr", 5, _sym8249 },
  { "ld.laddr.u", 2, _sym8250 },
  { "ld.normal", 1, _sym8251 },
  { "ld.qam", 1, _sym8252 },
  { "ld.replace_h", 1, _sym8253 },
  { "ld.replace_l", 1, _sym8254 },
  { "ld.u", 28, _sym8255 },
  { "ld.u.x2", 4, _sym8256 },
  { "ld.x2", 8, _sym8257 },
  { "ld_agy_spis21_zero", 1, _sym8258 },
  { "ld_gx_sp_is10", 2, _sym8259 },
  { "ld_gx_sp_is10_zero", 2, _sym8260 },
  { "ld_gy_agx_is18_zero", 1, _sym8261 },
  { "ld_gy_agxis18_zero", 1, _sym8262 },
  { "ld_gz_agx_agy", 2, _sym8263 },
  { "ld_h_agx_agy", 2, _sym8264 },
  { "ld_h_agy_is9_zero", 4, _sym8265 },
  { "ld_h_sp_is10_zero", 4, _sym8266 },
  { "ld_rx_nop", 1, _sym8267 },
  { "ld_u_gx_sp_is10_zero", 2, _sym8268 },
  { "ld_u_gy_agxis18_zero", 1, _sym8269 },
  { "ld_u_gy_spis21_zero", 1, _sym8270 },
  { "ld_u_gz_agx_agy_u", 2, _sym8271 },
  { "ld_u_gz_agx_u_agy", 2, _sym8272 },
  { "ld_u_h_agx_agy", 2, _sym8273 },
  { "ld_u_h_agx_u_agy", 2, _sym8274 },
  { "ld_u_h_agy_is9_zero", 4, _sym8275 },
  { "ld_u_h_agy_u_is9_zero", 4, _sym8276 },
  { "ld_u_h_sp_is10_zero", 4, _sym8277 },
  { "ld_u_x2_gz_agx_agy_u", 2, _sym8278 },
  { "ld_u_x2_gz_agx_u_agy", 2, _sym8279 },
  { "ld_x2_gz_agx_agy", 2, _sym8280 },
  { "lda", 5, _sym8281 },
  { "lda.lc", 1, _sym8282 },
  { "lda_line_agx_is9_ld_line0", 1, _sym8283 },
  { "lda_line_agx_is9_ld_zero", 1, _sym8284 },
  { "lda_line_agx_is9_zero", 1, _sym8285 },
  { "lda_line_lc_agx_is6_zero", 1, _sym8286 },
  { "ldb", 24, _sym8287 },
  { "ldb.laddr", 4, _sym8288 },
  { "ldb.laddr.s", 4, _sym8289 },
  { "ldb.laddr.u", 2, _sym8290 },
  { "ldb.laddr.u.s", 2, _sym8291 },
  { "ldb.lc", 2, _sym8292 },
  { "ldb.s", 10, _sym8293 },
  { "ldb.u", 9, _sym8294 },
  { "ldb.u.s", 9, _sym8295 },
  { "ldb_agx_agy_ld", 1, _sym8296 },
  { "ldb_gy_agx_is18_zero", 1, _sym8297 },
  { "ldb_gy_agxis18_zero", 1, _sym8298 },
  { "ldb_line_agx_is5_ld_line1", 1, _sym8299 },
  { "ldb_line_agx_is5_line0", 1, _sym8300 },
  { "ldb_line_agx_is5_wide_imm_ld", 1, _sym8301 },
  { "ldb_line_agx_is5_zero", 1, _sym8302 },
  { "ldb_line_agx_is5_zero_ld", 1, _sym8303 },
  { "ldb_line_lc_agx_is5_zero", 1, _sym8304 },
  { "ldb_s_gy_agx_is18_zero", 1, _sym8305 },
  { "ldb_s_gy_agx_u_is9_ld", 2, _sym8306 },
  { "ldb_s_gy_agx_u_is9_ld_zero", 2, _sym8307 },
  { "ldb_s_gy_agx_u_is9_lds", 2, _sym8308 },
  { "ldb_s_gy_agx_u_is9_zero", 2, _sym8309 },
  { "ldb_s_gy_agxis18_zero", 1, _sym8310 },
  { "ldb_s_gz_agx_agy", 2, _sym8311 },
  { "ldb_s_gz_agx_is9_ld", 2, _sym8312 },
  { "ldb_s_gz_agx_is9_ld_zero", 2, _sym8313 },
  { "ldb_s_gz_agx_is9_lds", 2, _sym8314 },
  { "ldb_s_gz_agx_is9_zero", 2, _sym8315 },
  { "ldb_u_gy_agxis18_zero", 1, _sym8316 },
  { "ldb_u_s_gy_agx_is9_ld", 2, _sym8317 },
  { "ldb_u_s_gy_agx_is9_ld_zero", 2, _sym8318 },
  { "ldb_u_s_gy_agx_is9_lds", 2, _sym8319 },
  { "ldb_u_s_gy_agxis18_zero", 1, _sym8320 },
  { "ldb_u_s_gz_agx_agy", 2, _sym8321 },
  { "ldb_u_s_u_gz_agx_agy", 2, _sym8322 },
  { "ldbc", 2, _sym8323 },
  { "ldbc.s", 2, _sym8324 },
  { "ldbc.u", 1, _sym8325 },
  { "ldbc.u.s", 1, _sym8326 },
  { "ldbc_gy_agx_is18_zero", 1, _sym8327 },
  { "ldbc_gy_agxis18_zero", 1, _sym8328 },
  { "ldbc_s_gy_agx_is18_zero", 1, _sym8329 },
  { "ldbc_s_gy_agxis18_zero", 1, _sym8330 },
  { "ldbc_u_gy_agxis18_zero", 1, _sym8331 },
  { "ldbc_u_s_gy_agxis18_zero", 1, _sym8332 },
  { "ldbs", 12, _sym8333 },
  { "ldbs.u", 2, _sym8334 },
  { "ldc", 4, _sym8335 },
  { "ldc.u", 2, _sym8336 },
  { "ldc_agx_is18_zero", 1, _sym8337 },
  { "ldc_agy_spis21_zero", 1, _sym8338 },
  { "ldc_gy_agx_is18_zero", 1, _sym8339 },
  { "ldc_gy_agxis18_zero", 1, _sym8340 },
  { "ldc_u_agy_spis21_zero", 1, _sym8341 },
  { "ldc_u_gy_agxis18_zero", 1, _sym8342 },
  { "ldh", 21, _sym8343 },
  { "ldh.laddr", 4, _sym8344 },
  { "ldh.laddr.s", 4, _sym8345 },
  { "ldh.laddr.u", 2, _sym8346 },
  { "ldh.laddr.u.s", 2, _sym8347 },
  { "ldh.s", 12, _sym8348 },
  { "ldh.u", 10, _sym8349 },
  { "ldh.u.s", 10, _sym8350 },
  { "ldh_gy_agx_is18_zero", 1, _sym8351 },
  { "ldh_gy_agxis18_zero", 1, _sym8352 },
  { "ldh_s_gy_agx_is18_zero", 1, _sym8353 },
  { "ldh_s_gy_agx_u_is9_ld", 2, _sym8354 },
  { "ldh_s_gy_agx_u_is9_ld_zero", 2, _sym8355 },
  { "ldh_s_gy_agx_u_is9_lds", 2, _sym8356 },
  { "ldh_s_gy_agx_u_is9_zero", 2, _sym8357 },
  { "ldh_s_gy_agxis18_zero", 1, _sym8358 },
  { "ldh_s_gz_agx_agy", 2, _sym8359 },
  { "ldh_s_gz_agx_is9_ld", 2, _sym8360 },
  { "ldh_s_gz_agx_is9_ld_zero", 2, _sym8361 },
  { "ldh_s_gz_agx_is9_lds", 2, _sym8362 },
  { "ldh_s_gz_agx_is9_zero", 2, _sym8363 },
  { "ldh_u_gy_agxis18_zero", 1, _sym8364 },
  { "ldh_u_s_gy_agx_is9_ld", 2, _sym8365 },
  { "ldh_u_s_gy_agx_is9_ld_zero", 2, _sym8366 },
  { "ldh_u_s_gy_agx_is9_lds", 2, _sym8367 },
  { "ldh_u_s_gy_agxis18_zero", 1, _sym8368 },
  { "ldh_u_s_gz_agx_agy", 2, _sym8369 },
  { "ldh_u_s_u_gz_agx_agy", 2, _sym8370 },
  { "ldhc", 4, _sym8371 },
  { "ldhc.s", 4, _sym8372 },
  { "ldhc.u", 2, _sym8373 },
  { "ldhc.u.s", 2, _sym8374 },
  { "ldhc_gy_agx_is18_zero", 1, _sym8375 },
  { "ldhc_gy_agxis18_zero", 1, _sym8376 },
  { "ldhc_gy_sp_is21_ldh_zero", 1, _sym8377 },
  { "ldhc_gy_sp_is21_zero", 1, _sym8378 },
  { "ldhc_gy_spis21_ldh_zero", 1, _sym8379 },
  { "ldhc_gy_spis21_zero", 1, _sym8380 },
  { "ldhc_s_gy_agx_is18_zero", 1, _sym8381 },
  { "ldhc_s_gy_agxis18_zero", 1, _sym8382 },
  { "ldhc_s_gy_sp_is21_ldh_zero", 1, _sym8383 },
  { "ldhc_s_gy_sp_is21_zero", 1, _sym8384 },
  { "ldhc_s_gy_spis21_ldh_zero", 1, _sym8385 },
  { "ldhc_s_gy_spis21_zero", 1, _sym8386 },
  { "ldhc_u_gy_agxis18_zero", 1, _sym8387 },
  { "ldhc_u_gy_spis21_ldh_zero", 1, _sym8388 },
  { "ldhc_u_gy_spis21_zero", 1, _sym8389 },
  { "ldhc_u_s_gy_agxis18_zero", 1, _sym8390 },
  { "ldhc_u_s_gy_spis21_ldh_zero", 1, _sym8391 },
  { "ldhc_u_s_gy_spis21_zero", 1, _sym8392 },
  { "ldhs", 12, _sym8393 },
  { "ldhs.u", 2, _sym8394 },
  { "ldm", 7, _sym8395 },
  { "ldm_iu5_sp_is10_zero", 2, _sym8396 },
  { "lds", 12, _sym8397 },
  { "lds.u", 4, _sym8398 },
  { "lds_gx_agy_is9_ld", 2, _sym8399 },
  { "lds_gx_agy_is9_ld_zero", 2, _sym8400 },
  { "lds_gx_agy_is9_zero", 2, _sym8401 },
  { "lds_gx_agy_u_is9_ld", 2, _sym8402 },
  { "lds_gx_agy_u_is9_ld_zero", 2, _sym8403 },
  { "lds_gx_agy_u_is9_zero", 2, _sym8404 },
  { "lds_gx_sp_is10_zero", 2, _sym8405 },
  { "lds_u_gx_agy_is9_ld", 2, _sym8406 },
  { "lds_u_gx_agy_is9_ld_zero", 2, _sym8407 },
  { "lds_u_gx_agy_is9_zero", 2, _sym8408 },
  { "lds_u_gx_sp_is10_zero", 2, _sym8409 },
  { "ldw", 1, _sym8410 },
  { "ldx_s_gx_iu22_impl", 1, _sym8411 },
  { "lfsr", 2, _sym8412 },
  { "log", 2, _sym8413 },
  { "log2", 1, _sym8414 },
  { "loop_begin", 1, _sym8415 },
  { "loop_break", 3, _sym8416 },
  { "loop_end", 1, _sym8417 },
  { "loop_stop", 1, _sym8418 },
  { "lsb2rf", 1, _sym8419 },
  { "lsb2rf.sr", 1, _sym8420 },
  { "lut", 1, _sym8421 },
  { "lut.fwr", 1, _sym8422 },
  { "lut.hsw", 1, _sym8423 },
  { "lut.hwr", 1, _sym8424 },
  { "lut.rd", 1, _sym8425 },
  { "lut_fwr_gx_is6_zero", 1, _sym8426 },
  { "lut_hwr_gx_is6_zero", 1, _sym8427 },
  { "lut_rd_dec", 1, _sym8428 },
  { "lut_sel", 1, _sym8429 },
  { "mac", 2, _sym8430 },
  { "mads", 1, _sym8431 },
  { "mads.sau", 1, _sym8432 },
  { "maf", 1, _sym8433 },
  { "maf.uvp", 1, _sym8434 },
  { "maf.uvp.vpnz", 1, _sym8435 },
  { "maf.uvp.vpz", 1, _sym8436 },
  { "maf.vpnz", 1, _sym8437 },
  { "maf.vpz", 1, _sym8438 },
  { "maf_vp", 1, _sym8439 },
  { "mafac", 1, _sym8440 },
  { "mant", 2, _sym8441 },
  { "max", 2, _sym8442 },
  { "min", 2, _sym8443 },
  { "mod", 6, _sym8444 },
  { "mod.s", 2, _sym8445 },
  { "mod.z", 2, _sym8446 },
  { "mpy", 7, _sym8447 },
  { "mpy.s", 2, _sym8448 },
  { "mpy.z", 2, _sym8449 },
  { "mpyd", 1, _sym8450 },
  { "mpys.s", 2, _sym8451 },
  { "mpys.z", 2, _sym8452 },
  { "mpys_s_gz_is16_mpy", 2, _sym8453 },
  { "mv", 47, _sym8454 },
  { "mv.d", 1, _sym8455 },
  { "mv.h", 3, _sym8456 },
  { "mv.q", 1, _sym8457 },
  { "mv.s", 2, _sym8458 },
  { "mv.vraincr", 2, _sym8459 },
  { "mv.vraptr", 2, _sym8460 },
  { "mv.vrarange1", 2, _sym8461 },
  { "mv.vrarange2", 2, _sym8462 },
  { "mv.w", 4, _sym8463 },
  { "mv.z", 2, _sym8464 },
  { "mva.vraincr", 2, _sym8465 },
  { "mva.vraptr", 2, _sym8466 },
  { "mva.vrarange1", 2, _sym8467 },
  { "mva.vrarange2", 2, _sym8468 },
  { "mvb", 3, _sym8469 },
  { "mvb.vraincr", 2, _sym8470 },
  { "mvb.vraptr", 2, _sym8471 },
  { "mvb.vrarange1", 2, _sym8472 },
  { "mvb.vrarange2", 2, _sym8473 },
  { "mvb_vraincr_agy_rx_set", 1, _sym8474 },
  { "mvb_vraincr_rx_agy_set", 1, _sym8475 },
  { "mvb_vraptr_agy_rx_set", 1, _sym8476 },
  { "mvb_vraptr_rx_agy_set", 1, _sym8477 },
  { "mvb_vrarange1_agy_rx_set", 1, _sym8478 },
  { "mvb_vrarange1_rx_agy_set", 1, _sym8479 },
  { "mvb_vrarange2_agy_rx_set", 1, _sym8480 },
  { "mvb_vrarange2_rx_agy_set", 1, _sym8481 },
  { "mvbat", 1, _sym8482 },
  { "mvd", 1, _sym8483 },
  { "mvh", 2, _sym8484 },
  { "mvh.s", 4, _sym8485 },
  { "mvip", 19, _sym8486 },
  { "mvllr", 1, _sym8487 },
  { "mvs", 8, _sym8488 },
  { "mvs.s", 2, _sym8489 },
  { "mvs.z", 2, _sym8490 },
  { "mvs_agx_agy", 2, _sym8491 },
  { "mvs_sp_ay_mv", 2, _sym8492 },
  { "nco", 1, _sym8493 },
  { "nco_expj_vpp", 1, _sym8494 },
  { "nop", 6, _sym8495 },
  { "nopa", 1, _sym8496 },
  { "nopb", 1, _sym8497 },
  { "nopc", 1, _sym8498 },
  { "nops", 2, _sym8499 },
  { "not", 2, _sym8500 },
  { "null", 2, _sym8501 },
  { "opx_nop", 2, _sym8502 },
  { "opxbavaz", 1, _sym8503 },
  { "opxbavz", 1, _sym8504 },
  { "opxcvaz", 1, _sym8505 },
  { "opxcvz", 1, _sym8506 },
  { "opxdz", 1, _sym8507 },
  { "opxsvaz", 1, _sym8508 },
  { "opxsvpz", 1, _sym8509 },
  { "opxsvz", 1, _sym8510 },
  { "opxvpavz", 1, _sym8511 },
  { "opxxssz", 1, _sym8512 },
  { "opz_nop", 1, _sym8513 },
  { "or", 13, _sym8514 },
  { "ord", 1, _sym8515 },
  { "ors", 2, _sym8516 },
  { "padd", 1, _sym8517 },
  { "padd_exp_vacs", 1, _sym8518 },
  { "popm", 4, _sym8519 },
  { "popm_ag_impl", 2, _sym8520 },
  { "push", 1, _sym8521 },
  { "pushm", 4, _sym8522 },
  { "pushm_ag_impl", 2, _sym8523 },
  { "ravg", 1, _sym8524 },
  { "rcp", 1, _sym8525 },
  { "rcp_log2_enc", 1, _sym8526 },
  { "rd", 3, _sym8527 },
  { "rd_s0_nop", 1, _sym8528 },
  { "rd_s1_nop", 1, _sym8529 },
  { "rd_s2_nop", 1, _sym8530 },
  { "rdiv", 4, _sym8531 },
  { "rdiv.s", 2, _sym8532 },
  { "rdiv.z", 2, _sym8533 },
  { "rload", 1, _sym8534 },
  { "rmac", 1, _sym8535 },
  { "rmac.sau", 1, _sym8536 },
  { "rmac.sau.uvp", 1, _sym8537 },
  { "rmac.sau.uvp.vpnz", 1, _sym8538 },
  { "rmac.sau.uvp.vpz", 1, _sym8539 },
  { "rmac.sau.vpnz", 1, _sym8540 },
  { "rmac.sau.vpz", 1, _sym8541 },
  { "rmac.uvp", 1, _sym8542 },
  { "rmac.uvp.vpnz", 1, _sym8543 },
  { "rmac.uvp.vpz", 1, _sym8544 },
  { "rmac.vpnz", 1, _sym8545 },
  { "rmac.vpz", 1, _sym8546 },
  { "rmac_sau_vp", 1, _sym8547 },
  { "rmac_vp", 1, _sym8548 },
  { "rmad", 1, _sym8549 },
  { "rmad.sau", 2, _sym8550 },
  { "rmad.sau.uvp", 1, _sym8551 },
  { "rmad.sau.uvp.vpnz", 1, _sym8552 },
  { "rmad.sau.uvp.vpz", 1, _sym8553 },
  { "rmad.sau.vpnz", 1, _sym8554 },
  { "rmad.sau.vpz", 1, _sym8555 },
  { "rmad.uvp", 1, _sym8556 },
  { "rmad.uvp.vpnz", 1, _sym8557 },
  { "rmad.uvp.vpz", 1, _sym8558 },
  { "rmad.vpnz", 1, _sym8559 },
  { "rmad.vpz", 1, _sym8560 },
  { "rmad_vp", 1, _sym8561 },
  { "rmod", 4, _sym8562 },
  { "rmod.s", 2, _sym8563 },
  { "rmod.z", 2, _sym8564 },
  { "rol", 1, _sym8565 },
  { "rol_nop", 1, _sym8566 },
  { "ror", 1, _sym8567 },
  { "ror_nop", 1, _sym8568 },
  { "rotl", 4, _sym8569 },
  { "rotr", 4, _sym8570 },
  { "rprod", 1, _sym8571 },
  { "rrt", 1, _sym8572 },
  { "rrt_cos_acos_lutsel", 1, _sym8573 },
  { "rsub", 4, _sym8574 },
  { "rsub.s", 2, _sym8575 },
  { "rsub.z", 2, _sym8576 },
  { "rsum", 1, _sym8577 },
  { "rts", 1, _sym8578 },
  { "sau_nop", 1, _sym8579 },
  { "sel", 1, _sym8580 },
  { "set.br", 1, _sym8581 },
  { "set.cgu", 1, _sym8582 },
  { "set.creg", 3, _sym8583 },
  { "set.loop", 6, _sym8584 },
  { "set.lut", 1, _sym8585 },
  { "set.nco", 1, _sym8586 },
  { "set.prec", 1, _sym8587 },
  { "set.range", 2, _sym8588 },
  { "set.rot", 4, _sym8589 },
  { "set.smode", 19, _sym8590 },
  { "set.vraincr", 2, _sym8591 },
  { "set.vrapg", 1, _sym8592 },
  { "set.vraptr", 8, _sym8593 },
  { "set.vraptrip", 2, _sym8594 },
  { "set.vrarange1", 1, _sym8595 },
  { "set.vrarange2", 1, _sym8596 },
  { "set.xtrm", 1, _sym8597 },
  { "set_loop_iter_instr", 1, _sym8598 },
  { "set_loop_iu11_syn", 1, _sym8599 },
  { "set_nco_iu16_is32_impl", 1, _sym8600 },
  { "set_xtrm", 1, _sym8601 },
  { "seta.vraincr", 1, _sym8602 },
  { "seta.vrapg", 1, _sym8603 },
  { "seta.vraptr", 4, _sym8604 },
  { "seta.vraptrip", 1, _sym8605 },
  { "seta_vraptrip_iu5_iu4", 1, _sym8606 },
  { "setb.creg", 1, _sym8607 },
  { "setb.loop", 3, _sym8608 },
  { "setb.vraincr", 1, _sym8609 },
  { "setb.vrapg", 1, _sym8610 },
  { "setb.vraptr", 4, _sym8611 },
  { "setb.vraptrip", 1, _sym8612 },
  { "setb_loop_agx_instr", 1, _sym8613 },
  { "setb_loop_agx_instr_set_loop_asx_lb_le", 1, _sym8614 },
  { "setb_loop_agx_instr_syn_set", 1, _sym8615 },
  { "setb_loop_iu11", 1, _sym8616 },
  { "setb_page_rx_ipg_rpg_set", 1, _sym8617 },
  { "setb_vraincr_rx_is11_set", 1, _sym8618 },
  { "setb_vraptr_rx_iu11_set", 1, _sym8619 },
  { "setb_vraptrip_iu4_iu5", 1, _sym8620 },
  { "setc.loop", 3, _sym8621 },
  { "setc_loop_agx_instr", 1, _sym8622 },
  { "setc_loop_iter", 1, _sym8623 },
  { "setip", 3, _sym8624 },
  { "sets.creg", 2, _sym8625 },
  { "sextb", 2, _sym8626 },
  { "sexth", 2, _sym8627 },
  { "sign", 2, _sym8628 },
  { "sin", 1, _sym8629 },
  { "sl", 4, _sym8630 },
  { "sp2int", 2, _sym8631 },
  { "sr", 4, _sym8632 },
  { "sr.s", 2, _sym8633 },
  { "srt", 1, _sym8634 },
  { "srt_sin_asin_mvbat", 1, _sym8635 },
  { "st", 70, _sym8636 },
  { "st.high", 6, _sym8637 },
  { "st.laddr", 5, _sym8638 },
  { "st.laddr.u", 2, _sym8639 },
  { "st.laddr.w", 1, _sym8640 },
  { "st.low", 6, _sym8641 },
  { "st.sc", 1, _sym8642 },
  { "st.u", 22, _sym8643 },
  { "st.u.x2", 4, _sym8644 },
  { "st.uline", 1, _sym8645 },
  { "st.uline.llr8", 1, _sym8646 },
  { "st.uline.llr8half", 1, _sym8647 },
  { "st.w", 4, _sym8648 },
  { "st.w.br", 1, _sym8649 },
  { "st.x2", 8, _sym8650 },
  { "st_agx_is15_real_imag_zero", 1, _sym8651 },
  { "st_agx_is18_zero", 1, _sym8652 },
  { "st_agy_agz_h", 2, _sym8653 },
  { "st_agy_agz_u_gz", 2, _sym8654 },
  { "st_agy_is9_gx_st", 2, _sym8655 },
  { "st_agy_is9_gx_st_zero", 2, _sym8656 },
  { "st_agy_is9_gx_zero", 2, _sym8657 },
  { "st_agy_is9_h_zero", 4, _sym8658 },
  { "st_agy_is9_u_gx_st", 2, _sym8659 },
  { "st_agy_is9_u_gx_st_zero", 2, _sym8660 },
  { "st_agy_is9_u_gx_zero", 2, _sym8661 },
  { "st_gy_axis18_zero", 1, _sym8662 },
  { "st_gy_spis21_zero", 1, _sym8663 },
  { "st_high_agx_is16_gz_zero", 1, _sym8664 },
  { "st_high_agx_is16_iu8_zero", 1, _sym8665 },
  { "st_low_agx_is16_gz_zero", 1, _sym8666 },
  { "st_low_agx_is16_iu8_zero", 1, _sym8667 },
  { "st_sp_is10_gx_zero", 2, _sym8668 },
  { "st_sp_is10_h_zero", 4, _sym8669 },
  { "st_u_agy_agz_h", 2, _sym8670 },
  { "st_u_agy_agz_u_gz", 2, _sym8671 },
  { "st_u_agy_is9_gx_zero", 2, _sym8672 },
  { "st_u_agy_is9_h_zero", 4, _sym8673 },
  { "st_u_agy_u_agz_gz", 2, _sym8674 },
  { "st_u_agy_u_is9_h_zero", 4, _sym8675 },
  { "st_u_ay_is9_gx_st", 2, _sym8676 },
  { "st_u_ay_is9_gx_st_zero", 2, _sym8677 },
  { "st_u_gy_agxis18_zero", 1, _sym8678 },
  { "st_u_gy_spis21_zero", 1, _sym8679 },
  { "st_u_sp_is10_gx_zero", 2, _sym8680 },
  { "st_u_sp_u_is10_h_zero", 4, _sym8681 },
  { "st_u_x2_agy_agz_u_gz", 2, _sym8682 },
  { "st_u_x2_agy_u_agz_gz", 2, _sym8683 },
  { "st_w_agx_is18_zero", 1, _sym8684 },
  { "st_x2_agy_agz_u_gz", 2, _sym8685 },
  { "sta", 4, _sym8686 },
  { "sta.sc", 1, _sym8687 },
  { "sta.w", 1, _sym8688 },
  { "sta_laddr_sc_agx_zero", 1, _sym8689 },
  { "sta_line_agx_is9_st", 1, _sym8690 },
  { "sta_line_agx_is9_st_zero", 1, _sym8691 },
  { "sta_line_agx_is9_zero", 1, _sym8692 },
  { "sta_w_line_agx_is9_st", 1, _sym8693 },
  { "sta_w_line_agx_is9_st_zero", 1, _sym8694 },
  { "sta_w_line_agx_is9_zero", 1, _sym8695 },
  { "stb", 17, _sym8696 },
  { "stb.laddr", 4, _sym8697 },
  { "stb.laddr.u", 2, _sym8698 },
  { "stb.u", 7, _sym8699 },
  { "stb_agx_is9_i8_zero", 1, _sym8700 },
  { "stb_gy_agx_is18_zero", 1, _sym8701 },
  { "stb_gy_agxis18_zero", 1, _sym8702 },
  { "stb_u_gy_agxis18_zero", 1, _sym8703 },
  { "stbc", 2, _sym8704 },
  { "stbc.u", 1, _sym8705 },
  { "stbc_gy_agx_is18_zero", 1, _sym8706 },
  { "stbc_gy_agxis18_zero", 1, _sym8707 },
  { "stbc_u_gy_agxis18_zero", 1, _sym8708 },
  { "stbs", 10, _sym8709 },
  { "stbs.u", 2, _sym8710 },
  { "stbs_agx_u_is9_gz_st", 2, _sym8711 },
  { "stbs_agx_u_is9_gz_st_zero", 2, _sym8712 },
  { "stbs_agx_u_is9_gz_zero", 2, _sym8713 },
  { "stbs_ay_is9_gz_st", 2, _sym8714 },
  { "stbs_ay_is9_gz_st_zero", 2, _sym8715 },
  { "stbs_ay_is9_gz_zero", 2, _sym8716 },
  { "stbs_u_ay_is9_gz_st", 2, _sym8717 },
  { "stbs_u_ay_is9_gz_st_zero", 2, _sym8718 },
  { "stbs_u_ay_is9_gz_zero", 2, _sym8719 },
  { "stc", 5, _sym8720 },
  { "stc.u", 2, _sym8721 },
  { "stc.w", 1, _sym8722 },
  { "stc_agx_is18_gy_zero", 1, _sym8723 },
  { "stc_agx_is18_u_gy_st_zero", 1, _sym8724 },
  { "stc_agx_is18_u_gy_zero", 1, _sym8725 },
  { "stc_agx_is18_zero", 1, _sym8726 },
  { "stc_agy_spis21_zero", 1, _sym8727 },
  { "stc_sp_is21_u_agy_st_zero", 1, _sym8728 },
  { "stc_sp_is21_u_agy_zero", 1, _sym8729 },
  { "stc_u_agy_spis21_zero", 1, _sym8730 },
  { "stc_u_gy_agxis18_zero", 1, _sym8731 },
  { "stc_w_agx_is18_zero", 1, _sym8732 },
  { "sth", 23, _sym8733 },
  { "sth.laddr", 4, _sym8734 },
  { "sth.laddr.u", 2, _sym8735 },
  { "sth.u", 10, _sym8736 },
  { "sth_agx_agy_gz", 2, _sym8737 },
  { "sth_agx_agy_pi_gz", 2, _sym8738 },
  { "sth_agx_is9_i16_zero", 1, _sym8739 },
  { "sth_agy_is9_gz_st", 2, _sym8740 },
  { "sth_agy_is9_gz_st_zero", 2, _sym8741 },
  { "sth_agy_is9_gz_zero", 2, _sym8742 },
  { "sth_agy_u_is9_gz_st", 2, _sym8743 },
  { "sth_agy_u_is9_gz_st_zero", 2, _sym8744 },
  { "sth_agy_u_is9_gz_zero", 2, _sym8745 },
  { "sth_gy_agx_is18_zero", 1, _sym8746 },
  { "sth_gy_agxis18_zero", 1, _sym8747 },
  { "sth_iu21_i16", 1, _sym8748 },
  { "sth_u_agx_agy_gz", 2, _sym8749 },
  { "sth_u_gy_agxis18_zero", 1, _sym8750 },
  { "sthc", 4, _sym8751 },
  { "sthc.u", 2, _sym8752 },
  { "sthc_gy_agx_is18_zero", 1, _sym8753 },
  { "sthc_gy_agxis18_zero", 1, _sym8754 },
  { "sthc_gy_sp_is21_sth_zero", 1, _sym8755 },
  { "sthc_gy_sp_is21_zero", 1, _sym8756 },
  { "sthc_gy_spis21_sth_zero", 1, _sym8757 },
  { "sthc_gy_spis21_zero", 1, _sym8758 },
  { "sthc_u_gy_agxis18_zero", 1, _sym8759 },
  { "sthc_u_gy_spis21_sth_zero", 1, _sym8760 },
  { "sthc_u_gy_spis21_zero", 1, _sym8761 },
  { "sths", 10, _sym8762 },
  { "sths.u", 2, _sym8763 },
  { "sths_u_agx_is9_gz_line0_st", 2, _sym8764 },
  { "sths_u_agx_is9_gz_st_zero", 2, _sym8765 },
  { "sths_u_agx_is9_gz_zero", 2, _sym8766 },
  { "stld", 1, _sym8767 },
  { "stld.laddr", 2, _sym8768 },
  { "stld_laddr_az_is9_zero", 1, _sym8769 },
  { "stld_laddr_is9_az_zero", 1, _sym8770 },
  { "stm", 7, _sym8771 },
  { "stm_sp_is10_iu5_zero", 2, _sym8772 },
  { "sts", 14, _sym8773 },
  { "sts.u", 2, _sym8774 },
  { "sts_sp_is10_gx_zero", 2, _sym8775 },
  { "sts_u_sp_is10_gx_zero", 2, _sym8776 },
  { "stw", 2, _sym8777 },
  { "stw_iu20_i32", 1, _sym8778 },
  { "stx_iu22_gx_impl", 1, _sym8779 },
  { "sub", 15, _sym8780 },
  { "subd", 1, _sym8781 },
  { "subs", 6, _sym8782 },
  { "sum1", 2, _sym8783 },
  { "swbreak", 2, _sym8784 },
  { "swbreak_hi", 1, _sym8785 },
  { "swbreak_lo", 1, _sym8786 },
  { "swi", 1, _sym8787 },
  { "tcmdec", 1, _sym8788 },
  { "tcmenc", 1, _sym8789 },
  { "vacs", 1, _sym8790 },
  { "vpp", 1, _sym8791 },
  { "wr.even", 1, _sym8792 },
  { "wr.fft1", 1, _sym8793 },
  { "wr.fft2", 1, _sym8794 },
  { "wr.fft3", 1, _sym8795 },
  { "wr.fft4", 1, _sym8796 },
  { "wr.fft5", 1, _sym8797 },
  { "wr.fft6", 1, _sym8798 },
  { "wr.fft7", 1, _sym8799 },
  { "wr.fftn", 1, _sym8800 },
  { "wr.fn", 1, _sym8801 },
  { "wr.fn1", 1, _sym8802 },
  { "wr.hlinecplx", 1, _sym8803 },
  { "wr.straight", 1, _sym8804 },
  { "wr_even_fft3", 1, _sym8805 },
  { "wr_fft7_fft2", 1, _sym8806 },
  { "wr_fftn_fft1", 1, _sym8807 },
  { "wr_fn1_fft6", 1, _sym8808 },
  { "wr_fn_fft5", 1, _sym8809 },
  { "wr_nop", 1, _sym8810 },
  { "wr_straight_fft4", 1, _sym8811 },
  { "xor", 9, _sym8812 },
  { "xord", 1, _sym8813 },
  { "xors", 2, _sym8814 },
  { "xtrm", 3, _sym8815 },
  { "zextb", 2, _sym8816 },
  { "zexth", 2, _sym8817 },
};

static const int num_other_instructions = 668;

static const struct adl_name_pair adl_regnames[] = {
  {"a0",0},
  {"a1",1},
  {"a2",2},
  {"a3",3},
  {"a4",4},
  {"a5",5},
  {"a6",6},
  {"a7",7},
  {"a8",8},
  {"a9",9},
  {"a10",10},
  {"a11",11},
  {"a12",12},
  {"a13",13},
  {"a14",14},
  {"a15",15},
  {"a16",16},
  {"a17",17},
  {"a18",18},
  {"a19",19},
  {"dl_sc_x",0},
  {"dl_sc_y",1},
  {"ul_sc_x",2},
  {"ul_sc_y",3},
  {"ul_sc_short",4},
  {"ovsf_num",5},
  {"gold_x1",6},
  {"gold_x2",7},
  {"dl_sc_y_bak",9},
  {"dl_sc_x_bak",10},
  {"vd_ts_d",11},
  {"vd_qs_d",12},
  {"g0",0},
  {"g1",1},
  {"g2",2},
  {"g3",3},
  {"g4",4},
  {"g5",5},
  {"g6",6},
  {"g7",7},
  {"g8",8},
  {"g9",9},
  {"g10",10},
  {"g11",11},
  {"nco_freq",0},
  {"nco_phase",1},
  {"nco_k",2},
  {"rst",0},
  {"rv",1},
  {"rs2",2},
  {"rs1",3},
  {"rs0",4},
  {"sp",0},
  {"cc",1},
  {"rem",2},
  {"h",3},
  {"R0",0},
  {"R1",1},
  {"R2",2},
  {"R3",3},
  {"R4",4},
  {"R5",5},
  {"R6",6},
  {"R7",7},
};

static const int num_adl_regnames = 64;

static const char *adl_itnames[] = {
  "default",
};


static reloc_howto_type adl_elf_howto_table[] = {
  HOWTO(23,2,2,25,0,0,complain_overflow_unsigned,bfd_elf_generic_reloc,(char*)"R_B_LABEL_LOOP_BEGIN_25",0,0x0,0x1ffffff,0), // relocation R_B_LABEL_LOOP_BEGIN_25 (R_B_LABEL_LOOP_BEGIN_25)
  HOWTO(24,2,2,25,0,0,complain_overflow_unsigned,bfd_elf_generic_reloc,(char*)"R_B_LABEL_LOOP_END_25",0,0x0,0x1ffffff,0), // relocation R_B_LABEL_LOOP_END_25 (R_B_LABEL_LOOP_END_25)
  HOWTO(28,0,3,22,0,0,complain_overflow_unsigned,bfd_elf_generic_reloc,(char*)"R_B_VSPA_DMEM_22",0,0x0,0x3fffff,0), // relocation R_B_VSPA_DMEM_22 (R_B_VSPA_DMEM_22)
  HOWTO(21,2,2,25,0,0,complain_overflow_unsigned,bfd_elf_generic_reloc,(char*)"R_LABEL_LOOP_BEGIN_25",0,0x0,0x1ffffff,0), // relocation R_LABEL_LOOP_BEGIN_25 (R_LABEL_LOOP_BEGIN_25)
  HOWTO(22,2,2,25,0,0,complain_overflow_unsigned,bfd_elf_generic_reloc,(char*)"R_LABEL_LOOP_END_25",0,0x0,0x1ffffff,0), // relocation R_LABEL_LOOP_END_25 (R_LABEL_LOOP_END_25)
  HOWTO(9,0,3,19,0,0,complain_overflow_unsigned,bfd_elf_generic_reloc,(char*)"R_VSPA_DMEM_19",0,0x0,0x7ffff,0), // relocation R_VSPA_DMEM_19 (R_VSPA_DMEM_19)
  HOWTO(26,2,3,20,0,0,complain_overflow_unsigned,bfd_elf_generic_reloc,(char*)"R_VSPA_DMEM_20",0,0x0,0xfffff,0), // relocation R_VSPA_DMEM_20 (R_VSPA_DMEM_20)
  HOWTO(27,1,3,21,0,0,complain_overflow_unsigned,bfd_elf_generic_reloc,(char*)"R_VSPA_DMEM_21",0,0x0,0x1fffff,0), // relocation R_VSPA_DMEM_21 (R_VSPA_DMEM_21)
  HOWTO(29,0,3,22,0,0,complain_overflow_unsigned,bfd_elf_generic_reloc,(char*)"R_VSPA_DMEM_22",0,0x0,0x3fffff,0), // relocation R_VSPA_DMEM_22 (R_VSPA_DMEM_22)
  HOWTO(5,0,3,19,0,0,complain_overflow_unsigned,bfd_elf_generic_reloc,(char*)"R_VSPA_HW_HI_19",0,0x0,0x7ffff,0), // relocation R_VSPA_HW_HI_19 (R_VSPA_HW_HI_19)
  HOWTO(4,0,3,19,0,0,complain_overflow_unsigned,bfd_elf_generic_reloc,(char*)"R_VSPA_HW_LO_19",0,0x0,0x7ffff,0), // relocation R_VSPA_HW_LO_19 (R_VSPA_HW_LO_19)
  HOWTO(30,0,3,18,0,0,complain_overflow_signed,bfd_elf_generic_reloc,(char*)"R_VSPA_LAB_18",0,0x0,0x3ffff,0), // relocation R_VSPA_LAB_18 (R_VSPA_LAB_18)
  HOWTO(31,0,3,21,0,0,complain_overflow_signed,bfd_elf_generic_reloc,(char*)"R_VSPA_LAB_21",0,0x0,0x1fffff,0), // relocation R_VSPA_LAB_21 (R_VSPA_LAB_21)
  HOWTO(32,0,3,21,0,0,complain_overflow_signed,bfd_elf_generic_reloc,(char*)"R_VSPA_LAB_21_H",0,0x0,0x1fffff,0), // relocation R_VSPA_LAB_21_H (R_VSPA_LAB_21_H)
  HOWTO(13,0,3,22,0,0,complain_overflow_unsigned,bfd_elf_generic_reloc,(char*)"R_VSPA_LAB_22",0,0x0,0x3fffff,0), // relocation R_VSPA_LAB_22 (R_VSPA_LAB_22)
  HOWTO(11,0,2,32,0,0,complain_overflow_signed,bfd_elf_generic_reloc,(char*)"R_VSPA_LAB_32",0,0x0,0xffffffff,0), // relocation R_VSPA_LAB_32 (R_VSPA_LAB_32)
  HOWTO(25,0,3,19,0,0,complain_overflow_signed,bfd_elf_generic_reloc,(char*)"R_VSPA_LAB_S_19",0,0x0,0x7ffff,0), // relocation R_VSPA_LAB_S_19 (R_VSPA_LAB_S_19)
  HOWTO(8,2,2,25,0,0,complain_overflow_unsigned,bfd_elf_generic_reloc,(char*)"R_VSPA_PMEM_25",0,0x0,0x1ffffff,0), // relocation R_VSPA_PMEM_25 (R_VSPA_PMEM_25)
  HOWTO(7,2,2,25,0,0,complain_overflow_signed,bfd_elf_generic_reloc,(char*)"R_VSPA_PMEM_25_OFST",0,0x0,0x1ffffff,0), // relocation R_VSPA_PMEM_25_OFST (R_VSPA_PMEM_25_OFST)
  HOWTO(15,2,3,20,0,0,complain_overflow_unsigned,bfd_elf_generic_reloc,(char*)"R_VSPA_SP_HI_20",0,0x0,0xfffff,0), // relocation R_VSPA_SP_HI_20 (R_VSPA_SP_HI_20)
  HOWTO(14,2,3,20,0,0,complain_overflow_unsigned,bfd_elf_generic_reloc,(char*)"R_VSPA_SP_LO_20",0,0x0,0xfffff,0), // relocation R_VSPA_SP_LO_20 (R_VSPA_SP_LO_20)
  HOWTO(1,0,0,8,0,0,complain_overflow_unsigned,bfd_elf_generic_reloc,(char*)"R_VSPA_8",0,0x0,0xff,0), // relocation R_VSPA_8 (_1byte)
  HOWTO(2,0,1,16,0,0,complain_overflow_unsigned,bfd_elf_generic_reloc,(char*)"R_VSPA_16",0,0x0,0xffff,0), // relocation R_VSPA_16 (_2byte)
  HOWTO(3,0,2,32,0,0,complain_overflow_unsigned,bfd_elf_generic_reloc,(char*)"R_VSPA_32",0,0x0,0xffffffff,0), // relocation R_VSPA_32 (_4byte)
  HOWTO(12,0,2,32,0,0,complain_overflow_unsigned,bfd_elf_generic_reloc,(char*)"R_VSPA_LAB_IND_32",0,0x0,0xffffffff,0), // relocation R_VSPA_LAB_IND_32 (_word)
  HOWTO(19,0,2,32,0,0,complain_overflow_unsigned,bfd_elf_generic_reloc,(char*)"R_OCRAM_LAB_IND_32",0,0x0,0xffffffff,0), // relocation R_OCRAM_LAB_IND_32 (_word_ocram_sym_)
  EMPTY_HOWTO(-1)
};

static unsigned num_adl_elf_howtos ATTRIBUTE_UNUSED = 27;

// Relocations ordered by name, for fast name -> type searches.
static struct adl_reloc_name adl_relocs_by_index [] = {
   { "R_B_LABEL_LOOP_BEGIN_25", 0, (BFD_RELOC_UNUSED + 1), -1, false }, // R_B_LABEL_LOOP_BEGIN_25
   { "R_B_LABEL_LOOP_END_25", 1, (BFD_RELOC_UNUSED + 2), -1, false }, // R_B_LABEL_LOOP_END_25
   { "R_B_VSPA_DMEM_22", 2, (BFD_RELOC_UNUSED + 3), 226, false }, // R_B_VSPA_DMEM_22
   { "R_LABEL_LOOP_BEGIN_25", 3, (BFD_RELOC_UNUSED + 4), -1, false }, // R_LABEL_LOOP_BEGIN_25
   { "R_LABEL_LOOP_END_25", 4, (BFD_RELOC_UNUSED + 5), -1, false }, // R_LABEL_LOOP_END_25
   { "R_VSPA_DMEM_19", 5, (BFD_RELOC_UNUSED + 9), -1, false }, // R_VSPA_DMEM_19
   { "R_VSPA_DMEM_20", 6, (BFD_RELOC_UNUSED + 10), 223, false }, // R_VSPA_DMEM_20
   { "R_VSPA_DMEM_21", 7, (BFD_RELOC_UNUSED + 11), 224, false }, // R_VSPA_DMEM_21
   { "R_VSPA_DMEM_22", 8, (BFD_RELOC_UNUSED + 12), 227, false }, // R_VSPA_DMEM_22
   { "R_VSPA_HW_HI_19", 9, (BFD_RELOC_UNUSED + 13), 217, false }, // R_VSPA_HW_HI_19
   { "R_VSPA_HW_LO_19", 10, (BFD_RELOC_UNUSED + 14), 216, false }, // R_VSPA_HW_LO_19
   { "R_VSPA_LAB_18", 11, (BFD_RELOC_UNUSED + 15), 231, false }, // R_VSPA_LAB_18
   { "R_VSPA_LAB_21", 12, (BFD_RELOC_UNUSED + 16), 233, false }, // R_VSPA_LAB_21
   { "R_VSPA_LAB_21_H", 13, (BFD_RELOC_UNUSED + 17), 235, false }, // R_VSPA_LAB_21_H
   { "R_VSPA_LAB_22", 14, (BFD_RELOC_UNUSED + 18), 225, false }, // R_VSPA_LAB_22
   { "R_VSPA_LAB_32", 15, (BFD_RELOC_UNUSED + 19), 229, false }, // R_VSPA_LAB_32
   { "R_VSPA_LAB_S_19", 16, (BFD_RELOC_UNUSED + 21), 220, false }, // R_VSPA_LAB_S_19
   { "R_VSPA_PMEM_25", 17, (BFD_RELOC_UNUSED + 22), 318, false }, // R_VSPA_PMEM_25
   { "R_VSPA_PMEM_25_OFST", 18, (BFD_RELOC_UNUSED + 23), 319, false }, // R_VSPA_PMEM_25_OFST
   { "R_VSPA_SP_HI_20", 19, (BFD_RELOC_UNUSED + 24), 222, false }, // R_VSPA_SP_HI_20
   { "R_VSPA_SP_LO_20", 20, (BFD_RELOC_UNUSED + 25), 221, false }, // R_VSPA_SP_LO_20
   { "_1byte", 21, (BFD_RELOC_UNUSED + 8), -1, false }, // R_VSPA_8
   { "_2byte", 22, 5, -1, false }, // R_VSPA_16
   { "_4byte", 23, (BFD_RELOC_UNUSED + 7), -1, false }, // R_VSPA_32
   { "_word", 24, (BFD_RELOC_UNUSED + 20), -1, false }, // R_VSPA_LAB_IND_32
   { "_word_ocram_sym_", 25, (BFD_RELOC_UNUSED + 6), -1, false }, // R_OCRAM_LAB_IND_32
};

static const int num_adl_relocs_by_index = 26;

static const char *instr_names[] = {
  "abs",
  "acos",
  "add",
  "add.laddr",
  "adda",
  "addc",
  "addd",
  "adds",
  "and",
  "and.z",
  "andd",
  "ands",
  "asin",
  "atan",
  "atan2",
  "atan_atan2_mvllr",
  "au_nop",
  "bclr",
  "bclrip",
  "bin2num",
  "bset",
  "bsetip",
  "btst",
  "btstip",
  "bxor",
  "clr",
  "clr.au",
  "clr.g",
  "clr.vra",
  "clrip",
  "clrm",
  "cmac",
  "cmac.sau",
  "cmad",
  "cmad.sau",
  "cmp",
  "cmp.s",
  "cmp.z",
  "cmpd",
  "cmps.s",
  "cmps.z",
  "cntl",
  "cnto",
  "cntz",
  "com",
  "cos",
  "dif",
  "dif.sau",
  "dit",
  "div",
  "div.s",
  "div.z",
  "done",
  "dovpb_c_a",
  "exg",
  "exgs",
  "exp",
  "expj",
  "fa0to1",
  "fabs",
  "fadd",
  "fcmp",
  "fcmpd",
  "fdiv",
  "ff0to1",
  "ff1",
  "ff1to0",
  "fill.d",
  "fill.h",
  "fill.q",
  "fill.w",
  "fix2float",
  "float2fix",
  "floathptofloatsp",
  "floatsptofloathp",
  "floatsptohfix",
  "floatx2n",
  "fmac",
  "fmax",
  "fmin",
  "fmul",
  "fneg",
  "fnop",
  "fns",
  "frcp",
  "fsub",
  "hfixtofloatsp",
  "int2sp",
  "jmp",
  "jsr",
  "ld",
  "ld.2scomp",
  "ld.el_rev",
  "ld.h2h",
  "ld.h2l",
  "ld.h2l_l2h",
  "ld.l2h",
  "ld.l2h_h2l",
  "ld.l2l",
  "ld.laddr",
  "ld.laddr.u",
  "ld.normal",
  "ld.qam",
  "ld.replace_h",
  "ld.replace_l",
  "ld.u",
  "ld.u.x2",
  "ld.x2",
  "ld_agy_spis21_zero",
  "ld_gx_sp_is10",
  "ld_gx_sp_is10_zero",
  "ld_gy_agx_is18_zero",
  "ld_gy_agxis18_zero",
  "ld_gz_agx_agy",
  "ld_h_agx_agy",
  "ld_h_agy_is9_zero",
  "ld_h_sp_is10_zero",
  "ld_rx_nop",
  "ld_u_gx_sp_is10_zero",
  "ld_u_gy_agxis18_zero",
  "ld_u_gy_spis21_zero",
  "ld_u_gz_agx_agy_u",
  "ld_u_gz_agx_u_agy",
  "ld_u_h_agx_agy",
  "ld_u_h_agx_u_agy",
  "ld_u_h_agy_is9_zero",
  "ld_u_h_agy_u_is9_zero",
  "ld_u_h_sp_is10_zero",
  "ld_u_x2_gz_agx_agy_u",
  "ld_u_x2_gz_agx_u_agy",
  "ld_x2_gz_agx_agy",
  "lda",
  "lda.lc",
  "lda_line_agx_is9_ld_line0",
  "lda_line_agx_is9_ld_zero",
  "lda_line_agx_is9_zero",
  "lda_line_lc_agx_is6_zero",
  "ldb",
  "ldb.laddr",
  "ldb.laddr.s",
  "ldb.laddr.u",
  "ldb.laddr.u.s",
  "ldb.lc",
  "ldb.s",
  "ldb.u",
  "ldb.u.s",
  "ldb_agx_agy_ld",
  "ldb_gy_agx_is18_zero",
  "ldb_gy_agxis18_zero",
  "ldb_line_agx_is5_ld_line1",
  "ldb_line_agx_is5_line0",
  "ldb_line_agx_is5_wide_imm_ld",
  "ldb_line_agx_is5_zero",
  "ldb_line_agx_is5_zero_ld",
  "ldb_line_lc_agx_is5_zero",
  "ldb_s_gy_agx_is18_zero",
  "ldb_s_gy_agx_u_is9_ld",
  "ldb_s_gy_agx_u_is9_ld_zero",
  "ldb_s_gy_agx_u_is9_lds",
  "ldb_s_gy_agx_u_is9_zero",
  "ldb_s_gy_agxis18_zero",
  "ldb_s_gz_agx_agy",
  "ldb_s_gz_agx_is9_ld",
  "ldb_s_gz_agx_is9_ld_zero",
  "ldb_s_gz_agx_is9_lds",
  "ldb_s_gz_agx_is9_zero",
  "ldb_u_gy_agxis18_zero",
  "ldb_u_s_gy_agx_is9_ld",
  "ldb_u_s_gy_agx_is9_ld_zero",
  "ldb_u_s_gy_agx_is9_lds",
  "ldb_u_s_gy_agxis18_zero",
  "ldb_u_s_gz_agx_agy",
  "ldb_u_s_u_gz_agx_agy",
  "ldbc",
  "ldbc.s",
  "ldbc.u",
  "ldbc.u.s",
  "ldbc_gy_agx_is18_zero",
  "ldbc_gy_agxis18_zero",
  "ldbc_s_gy_agx_is18_zero",
  "ldbc_s_gy_agxis18_zero",
  "ldbc_u_gy_agxis18_zero",
  "ldbc_u_s_gy_agxis18_zero",
  "ldbs",
  "ldbs.u",
  "ldc",
  "ldc.u",
  "ldc_agx_is18_zero",
  "ldc_agy_spis21_zero",
  "ldc_gy_agx_is18_zero",
  "ldc_gy_agxis18_zero",
  "ldc_u_agy_spis21_zero",
  "ldc_u_gy_agxis18_zero",
  "ldh",
  "ldh.laddr",
  "ldh.laddr.s",
  "ldh.laddr.u",
  "ldh.laddr.u.s",
  "ldh.s",
  "ldh.u",
  "ldh.u.s",
  "ldh_gy_agx_is18_zero",
  "ldh_gy_agxis18_zero",
  "ldh_s_gy_agx_is18_zero",
  "ldh_s_gy_agx_u_is9_ld",
  "ldh_s_gy_agx_u_is9_ld_zero",
  "ldh_s_gy_agx_u_is9_lds",
  "ldh_s_gy_agx_u_is9_zero",
  "ldh_s_gy_agxis18_zero",
  "ldh_s_gz_agx_agy",
  "ldh_s_gz_agx_is9_ld",
  "ldh_s_gz_agx_is9_ld_zero",
  "ldh_s_gz_agx_is9_lds",
  "ldh_s_gz_agx_is9_zero",
  "ldh_u_gy_agxis18_zero",
  "ldh_u_s_gy_agx_is9_ld",
  "ldh_u_s_gy_agx_is9_ld_zero",
  "ldh_u_s_gy_agx_is9_lds",
  "ldh_u_s_gy_agxis18_zero",
  "ldh_u_s_gz_agx_agy",
  "ldh_u_s_u_gz_agx_agy",
  "ldhc",
  "ldhc.s",
  "ldhc.u",
  "ldhc.u.s",
  "ldhc_gy_agx_is18_zero",
  "ldhc_gy_agxis18_zero",
  "ldhc_gy_sp_is21_ldh_zero",
  "ldhc_gy_sp_is21_zero",
  "ldhc_gy_spis21_ldh_zero",
  "ldhc_gy_spis21_zero",
  "ldhc_s_gy_agx_is18_zero",
  "ldhc_s_gy_agxis18_zero",
  "ldhc_s_gy_sp_is21_ldh_zero",
  "ldhc_s_gy_sp_is21_zero",
  "ldhc_s_gy_spis21_ldh_zero",
  "ldhc_s_gy_spis21_zero",
  "ldhc_u_gy_agxis18_zero",
  "ldhc_u_gy_spis21_ldh_zero",
  "ldhc_u_gy_spis21_zero",
  "ldhc_u_s_gy_agxis18_zero",
  "ldhc_u_s_gy_spis21_ldh_zero",
  "ldhc_u_s_gy_spis21_zero",
  "ldhs",
  "ldhs.u",
  "ldm",
  "ldm_iu5_sp_is10_zero",
  "lds",
  "lds.u",
  "lds_gx_agy_is9_ld",
  "lds_gx_agy_is9_ld_zero",
  "lds_gx_agy_is9_zero",
  "lds_gx_agy_u_is9_ld",
  "lds_gx_agy_u_is9_ld_zero",
  "lds_gx_agy_u_is9_zero",
  "lds_gx_sp_is10_zero",
  "lds_u_gx_agy_is9_ld",
  "lds_u_gx_agy_is9_ld_zero",
  "lds_u_gx_agy_is9_zero",
  "lds_u_gx_sp_is10_zero",
  "ldw",
  "ldx_s_gx_iu22_impl",
  "lfsr",
  "log",
  "log2",
  "loop_begin",
  "loop_break",
  "loop_end",
  "loop_stop",
  "lsb2rf",
  "lsb2rf.sr",
  "lut",
  "lut.fwr",
  "lut.hsw",
  "lut.hwr",
  "lut.rd",
  "lut_fwr_gx_is6_zero",
  "lut_hwr_gx_is6_zero",
  "lut_rd_dec",
  "lut_sel",
  "mac",
  "mads",
  "mads.sau",
  "maf",
  "maf.uvp",
  "maf.uvp.vpnz",
  "maf.uvp.vpz",
  "maf.vpnz",
  "maf.vpz",
  "maf_vp",
  "mafac",
  "mant",
  "max",
  "min",
  "mod",
  "mod.s",
  "mod.z",
  "mpy",
  "mpy.s",
  "mpy.z",
  "mpyd",
  "mpys.s",
  "mpys.z",
  "mpys_s_gz_is16_mpy",
  "mv",
  "mv.d",
  "mv.h",
  "mv.q",
  "mv.s",
  "mv.vraincr",
  "mv.vraptr",
  "mv.vrarange1",
  "mv.vrarange2",
  "mv.w",
  "mv.z",
  "mva.vraincr",
  "mva.vraptr",
  "mva.vrarange1",
  "mva.vrarange2",
  "mvb",
  "mvb.vraincr",
  "mvb.vraptr",
  "mvb.vrarange1",
  "mvb.vrarange2",
  "mvb_vraincr_agy_rx_set",
  "mvb_vraincr_rx_agy_set",
  "mvb_vraptr_agy_rx_set",
  "mvb_vraptr_rx_agy_set",
  "mvb_vrarange1_agy_rx_set",
  "mvb_vrarange1_rx_agy_set",
  "mvb_vrarange2_agy_rx_set",
  "mvb_vrarange2_rx_agy_set",
  "mvbat",
  "mvd",
  "mvh",
  "mvh.s",
  "mvip",
  "mvllr",
  "mvs",
  "mvs.s",
  "mvs.z",
  "mvs_agx_agy",
  "mvs_sp_ay_mv",
  "nco",
  "nco_expj_vpp",
  "nop",
  "nopa",
  "nopb",
  "nopc",
  "nops",
  "not",
  "null",
  "opx_nop",
  "opxbavaz",
  "opxbavz",
  "opxcvaz",
  "opxcvz",
  "opxdz",
  "opxsvaz",
  "opxsvpz",
  "opxsvz",
  "opxvpavz",
  "opxxssz",
  "opz_nop",
  "or",
  "ord",
  "ors",
  "padd",
  "padd_exp_vacs",
  "popm",
  "popm_ag_impl",
  "push",
  "pushm",
  "pushm_ag_impl",
  "ravg",
  "rcp",
  "rcp_log2_enc",
  "rd",
  "rd_s0_nop",
  "rd_s1_nop",
  "rd_s2_nop",
  "rdiv",
  "rdiv.s",
  "rdiv.z",
  "rload",
  "rmac",
  "rmac.sau",
  "rmac.sau.uvp",
  "rmac.sau.uvp.vpnz",
  "rmac.sau.uvp.vpz",
  "rmac.sau.vpnz",
  "rmac.sau.vpz",
  "rmac.uvp",
  "rmac.uvp.vpnz",
  "rmac.uvp.vpz",
  "rmac.vpnz",
  "rmac.vpz",
  "rmac_sau_vp",
  "rmac_vp",
  "rmad",
  "rmad.sau",
  "rmad.sau.uvp",
  "rmad.sau.uvp.vpnz",
  "rmad.sau.uvp.vpz",
  "rmad.sau.vpnz",
  "rmad.sau.vpz",
  "rmad.uvp",
  "rmad.uvp.vpnz",
  "rmad.uvp.vpz",
  "rmad.vpnz",
  "rmad.vpz",
  "rmad_vp",
  "rmod",
  "rmod.s",
  "rmod.z",
  "rol",
  "rol_nop",
  "ror",
  "ror_nop",
  "rotl",
  "rotr",
  "rprod",
  "rrt",
  "rrt_cos_acos_lutsel",
  "rsub",
  "rsub.s",
  "rsub.z",
  "rsum",
  "rts",
  "sau_nop",
  "sel",
  "set.br",
  "set.cgu",
  "set.creg",
  "set.loop",
  "set.lut",
  "set.nco",
  "set.prec",
  "set.range",
  "set.rot",
  "set.smode",
  "set.vraincr",
  "set.vrapg",
  "set.vraptr",
  "set.vraptrip",
  "set.vrarange1",
  "set.vrarange2",
  "set.xtrm",
  "set_loop_iter_instr",
  "set_loop_iu11_syn",
  "set_nco_iu16_is32_impl",
  "set_xtrm",
  "seta.vraincr",
  "seta.vrapg",
  "seta.vraptr",
  "seta.vraptrip",
  "seta_vraptrip_iu5_iu4",
  "setb.creg",
  "setb.loop",
  "setb.vraincr",
  "setb.vrapg",
  "setb.vraptr",
  "setb.vraptrip",
  "setb_loop_agx_instr",
  "setb_loop_agx_instr_set_loop_asx_lb_le",
  "setb_loop_agx_instr_syn_set",
  "setb_loop_iu11",
  "setb_page_rx_ipg_rpg_set",
  "setb_vraincr_rx_is11_set",
  "setb_vraptr_rx_iu11_set",
  "setb_vraptrip_iu4_iu5",
  "setc.loop",
  "setc_loop_agx_instr",
  "setc_loop_iter",
  "setip",
  "sets.creg",
  "sextb",
  "sexth",
  "sign",
  "sin",
  "sl",
  "sp2int",
  "sr",
  "sr.s",
  "srt",
  "srt_sin_asin_mvbat",
  "st",
  "st.high",
  "st.laddr",
  "st.laddr.u",
  "st.laddr.w",
  "st.low",
  "st.sc",
  "st.u",
  "st.u.x2",
  "st.uline",
  "st.uline.llr8",
  "st.uline.llr8half",
  "st.w",
  "st.w.br",
  "st.x2",
  "st_agx_is15_real_imag_zero",
  "st_agx_is18_zero",
  "st_agy_agz_h",
  "st_agy_agz_u_gz",
  "st_agy_is9_gx_st",
  "st_agy_is9_gx_st_zero",
  "st_agy_is9_gx_zero",
  "st_agy_is9_h_zero",
  "st_agy_is9_u_gx_st",
  "st_agy_is9_u_gx_st_zero",
  "st_agy_is9_u_gx_zero",
  "st_gy_axis18_zero",
  "st_gy_spis21_zero",
  "st_high_agx_is16_gz_zero",
  "st_high_agx_is16_iu8_zero",
  "st_low_agx_is16_gz_zero",
  "st_low_agx_is16_iu8_zero",
  "st_sp_is10_gx_zero",
  "st_sp_is10_h_zero",
  "st_u_agy_agz_h",
  "st_u_agy_agz_u_gz",
  "st_u_agy_is9_gx_zero",
  "st_u_agy_is9_h_zero",
  "st_u_agy_u_agz_gz",
  "st_u_agy_u_is9_h_zero",
  "st_u_ay_is9_gx_st",
  "st_u_ay_is9_gx_st_zero",
  "st_u_gy_agxis18_zero",
  "st_u_gy_spis21_zero",
  "st_u_sp_is10_gx_zero",
  "st_u_sp_u_is10_h_zero",
  "st_u_x2_agy_agz_u_gz",
  "st_u_x2_agy_u_agz_gz",
  "st_w_agx_is18_zero",
  "st_x2_agy_agz_u_gz",
  "sta",
  "sta.sc",
  "sta.w",
  "sta_laddr_sc_agx_zero",
  "sta_line_agx_is9_st",
  "sta_line_agx_is9_st_zero",
  "sta_line_agx_is9_zero",
  "sta_w_line_agx_is9_st",
  "sta_w_line_agx_is9_st_zero",
  "sta_w_line_agx_is9_zero",
  "stb",
  "stb.laddr",
  "stb.laddr.u",
  "stb.u",
  "stb_agx_is9_i8_zero",
  "stb_gy_agx_is18_zero",
  "stb_gy_agxis18_zero",
  "stb_u_gy_agxis18_zero",
  "stbc",
  "stbc.u",
  "stbc_gy_agx_is18_zero",
  "stbc_gy_agxis18_zero",
  "stbc_u_gy_agxis18_zero",
  "stbs",
  "stbs.u",
  "stbs_agx_u_is9_gz_st",
  "stbs_agx_u_is9_gz_st_zero",
  "stbs_agx_u_is9_gz_zero",
  "stbs_ay_is9_gz_st",
  "stbs_ay_is9_gz_st_zero",
  "stbs_ay_is9_gz_zero",
  "stbs_u_ay_is9_gz_st",
  "stbs_u_ay_is9_gz_st_zero",
  "stbs_u_ay_is9_gz_zero",
  "stc",
  "stc.u",
  "stc.w",
  "stc_agx_is18_gy_zero",
  "stc_agx_is18_u_gy_st_zero",
  "stc_agx_is18_u_gy_zero",
  "stc_agx_is18_zero",
  "stc_agy_spis21_zero",
  "stc_sp_is21_u_agy_st_zero",
  "stc_sp_is21_u_agy_zero",
  "stc_u_agy_spis21_zero",
  "stc_u_gy_agxis18_zero",
  "stc_w_agx_is18_zero",
  "sth",
  "sth.laddr",
  "sth.laddr.u",
  "sth.u",
  "sth_agx_agy_gz",
  "sth_agx_agy_pi_gz",
  "sth_agx_is9_i16_zero",
  "sth_agy_is9_gz_st",
  "sth_agy_is9_gz_st_zero",
  "sth_agy_is9_gz_zero",
  "sth_agy_u_is9_gz_st",
  "sth_agy_u_is9_gz_st_zero",
  "sth_agy_u_is9_gz_zero",
  "sth_gy_agx_is18_zero",
  "sth_gy_agxis18_zero",
  "sth_iu21_i16",
  "sth_u_agx_agy_gz",
  "sth_u_gy_agxis18_zero",
  "sthc",
  "sthc.u",
  "sthc_gy_agx_is18_zero",
  "sthc_gy_agxis18_zero",
  "sthc_gy_sp_is21_sth_zero",
  "sthc_gy_sp_is21_zero",
  "sthc_gy_spis21_sth_zero",
  "sthc_gy_spis21_zero",
  "sthc_u_gy_agxis18_zero",
  "sthc_u_gy_spis21_sth_zero",
  "sthc_u_gy_spis21_zero",
  "sths",
  "sths.u",
  "sths_u_agx_is9_gz_line0_st",
  "sths_u_agx_is9_gz_st_zero",
  "sths_u_agx_is9_gz_zero",
  "stld",
  "stld.laddr",
  "stld_laddr_az_is9_zero",
  "stld_laddr_is9_az_zero",
  "stm",
  "stm_sp_is10_iu5_zero",
  "sts",
  "sts.u",
  "sts_sp_is10_gx_zero",
  "sts_u_sp_is10_gx_zero",
  "stw",
  "stw_iu20_i32",
  "stx_iu22_gx_impl",
  "sub",
  "subd",
  "subs",
  "sum1",
  "swbreak",
  "swbreak_hi",
  "swbreak_lo",
  "swi",
  "tcmdec",
  "tcmenc",
  "vacs",
  "vpp",
  "wr.even",
  "wr.fft1",
  "wr.fft2",
  "wr.fft3",
  "wr.fft4",
  "wr.fft5",
  "wr.fft6",
  "wr.fft7",
  "wr.fftn",
  "wr.fn",
  "wr.fn1",
  "wr.hlinecplx",
  "wr.straight",
  "wr_even_fft3",
  "wr_fft7_fft2",
  "wr_fftn_fft1",
  "wr_fn1_fft6",
  "wr_fn_fft5",
  "wr_nop",
  "wr_straight_fft4",
  "xor",
  "xord",
  "xors",
  "xtrm",
  "zextb",
  "zexth",
};

static int num_instr_names = 668;

static const char *instr_pfx_fields[] ATTRIBUTE_UNUSED = {
   0 };

static int num_instr_pfx_fields ATTRIBUTE_UNUSED = 0;

//
// Helper code.
//

 void adjustCurrLabel (  ) {
      if ( 2 >= 2 ) {
            if ( hasLabel (  ) ) {
                  adjustCurLabel ( 8 ) ;
              }
        }
}

static bool canExchangeOpBS ( adl::InstrInfo & ii ) {
       bool fRetVal = true ;
      if ( ii . instrHasAttrVal ( instr_inst , "mvS_sp_aY_mv" ) ) {
            if ( ! isRegA ( ii . getOpValue ( 0 ) ) ) {
                  fRetVal = false ;
              }
        }
      if ( ii . instrHasAttrVal ( instr_inst , "mvS_aX_sp_mv" ) ) {
            if ( ! isRegA ( ii . getOpValue ( 0 ) ) ) {
                  fRetVal = false ;
              }
        }
      if ( ii . instrHasAttrVal ( instr_inst , "mvS_aX_agY_mv" ) ) {
            if ( ( ! isRegA ( ii . getOpValue ( 0 ) ) ) && ( ! isRegA ( ii . getOpValue ( 1 ) ) ) ) {
                  fRetVal = false ;
              }
        }
      return fRetVal ;
}

static bool canExchangeOpCtoOpSld ( adl::InstrInfo * instrCS , adl::InstrInfo * instrS ) {
      if ( ! instrCS -> instrHasAttr ( instr_opCS ) ) return false ;
      if ( instrCS -> instrHasAttrVal ( instr_inst , "ld_gX_sp_Is10" ) && isRegG ( instrCS -> getOpValue ( 0 ) ) && fitsSignedOnNbits ( instrCS -> getOpValue ( 1 ) , 10 ) ) {
            * instrS = createInstr ( "ld_gX_sp_Is10" , instrCS -> getOpValue ( 0 ) , instrCS -> getOpValue ( 1 ) ) ;
            return true ;
        } else if ( instrCS -> instrHasAttrVal ( instr_inst , "ld_u_gX_sp_Is10" ) && isRegG ( instrCS -> getOpValue ( 0 ) ) && fitsSignedOnNbits ( instrCS -> getOpValue ( 1 ) , 10 ) ) {
            * instrS = createInstr ( "ld_u_gX_sp_Is10" , instrCS -> getOpValue ( 0 ) , instrCS -> getOpValue ( 1 ) ) ;
            return true ;
        }
      return false ;
}

static bool canExchangeOpCtoOpSldb ( adl::InstrInfo * instrCS , adl::InstrInfo * instrS ) {
      return false ;
}

static bool canExchangeOpCtoOpSldh ( adl::InstrInfo * instrCS , adl::InstrInfo * instrS ) {
      return false ;
}

static bool canExchangeOpCtoOpSst ( adl::InstrInfo * instrCS , adl::InstrInfo * instrS ) {
      if ( ! instrCS -> instrHasAttr ( instr_opCS ) ) return false ;
      if ( instrCS -> instrHasAttrVal ( instr_inst , "st_u_sp_Is10_gX" ) && fitsSignedOnNbits ( instrCS -> getOpValue ( 0 ) , 10 ) && isRegG ( instrCS -> getOpValue ( 1 ) ) ) {
            * instrS = createInstr ( "st_u_sp_Is10_gX" , instrCS -> getOpValue ( 0 ) , instrCS -> getOpValue ( 1 ) ) ;
            return true ;
        } else if ( instrCS -> instrHasAttrVal ( instr_inst , "st_sp_Is10_gX" ) && fitsSignedOnNbits ( instrCS -> getOpValue ( 0 ) , 10 ) && isRegG ( instrCS -> getOpValue ( 1 ) ) ) {
            * instrS = createInstr ( "st_sp_Is10_gX" , instrCS -> getOpValue ( 0 ) , instrCS -> getOpValue ( 1 ) ) ;
            return true ;
        }
      return false ;
}

static bool canExchangeOpCtoOpSstb ( adl::InstrInfo * instrCS , adl::InstrInfo * instrS ) {
      return false ;
}

static bool canExchangeOpCtoOpSsth ( adl::InstrInfo * instrCS , adl::InstrInfo * instrS ) {
      return false ;
}

 bool checkCurrentBundle ( adl::InstrBundle & currB ) {
       bool retVal = false ;
      switch ( currB . size (  ) ) {
            case 1 : {
                  retVal = isOpS ( currB [ 0 ] ) ;
                  break ;
              }
            case 2 : {
                  if ( isOpS ( currB [ 0 ] ) && isNotOpSButAllowedToCompact ( currB [ 1 ] ) || isOpS ( currB [ 1 ] ) && isNotOpSButAllowedToCompact ( currB [ 0 ] ) ) {
                        retVal = true ;
                    }
                  break ;
              }
        }
       ;
      retVal &= ( ! inDelaySlot ( currB ) ) ;
      retVal &= ( ! hasLabel (  ) ) ;
      return retVal ;
}

 bool checkLoopConditions ( adl::InstrBundle & currB ) {
      static bool fCompactable = true ;
       int size = currB . size (  ) ;
      for (  int i = 0 ; i < size ; i ++ ) {
            if ( false != currB [ i ] . instrHasAttr ( instr_loop ) && false == currB [ i ] . instrHasAttr ( instr_loop_begin ) && false == currB [ i ] . instrHasAttr ( instr_loop_end ) ) {
                  fCompactable = false ;
              }
            if ( false != currB [ i ] . instrHasAttr ( instr_loop_end ) ) {
                  fCompactable = true ;
                  return false ;
              }
        }
      return fCompactable ;
}

 bool checkNextBundle ( adl::InstrBundle & nextB ) {
       bool retVal = false ;
      if ( 1 == nextB . size (  ) ) {
            if ( isOpS ( nextB [ 0 ] ) ) {
                  retVal = true ;
              }
        }
      return retVal ;
}

 bool compactOpSes ( adl::InstrBundle & b ) {
       bool fRetVal = false ;
       adl::InstrBundle & prior = getPriorPacket ( 1 ) ;
      if ( compactable ( b , prior ) ) {
            b . push_back ( prior [ 0 ] ) ;
            prior . pop_back (  ) ;
            fRetVal = true ;
        }
      return fRetVal ;
}

 bool compactable ( adl::InstrBundle & currB , adl::InstrBundle & nextB ) {
       bool retVal = false ;
      if ( checkLoopConditions ( currB ) && checkCurrentBundle ( currB ) && checkNextBundle ( nextB ) ) {
            retVal = true ;
        }
      return retVal ;
}

 bool compactableCS ( adl::InstrInfo & ii ) {
       bool fRetVal = false ;
       adl::InstrInfo instrCS = ii ;
       adl::InstrInfo instrS ;
      if ( canExchangeOpCtoOpSld ( & instrCS , & instrS ) || canExchangeOpCtoOpSldb ( & instrCS , & instrS ) || canExchangeOpCtoOpSldh ( & instrCS , & instrS ) || canExchangeOpCtoOpSst ( & instrCS , & instrS ) || canExchangeOpCtoOpSsth ( & instrCS , & instrS ) || canExchangeOpCtoOpSstb ( & instrCS , & instrS ) ) {
            fRetVal = true ;
        }
      return fRetVal ;
}

 uint32_t conjNcoValue ( const bits < 2 > & mode , const bits < 32 > & imm ) {
      return ( mode == 2 ) && ( imm . get ( 31 ) ) ;
}

static bool createOpSVpZInstr ( int * posS , int * posX , int & posZ , int & posVs2 , int & posVs1 , int & posVs0 , int & posVror , int & posVrol , int * posVld , int & posVwr , int & posVsau , int & posVp , adl::InstrInfo & ii , adl::InstrBundle & b ) {
      if ( ( 0 == posX ) || ( 0 == posVld ) || ( 0 == posS ) ) return false ;
      format3OpSHandling ( posS , b ) ;
      ii = combineInstr ( 12 , "opXSVpZ" , posX [ 0 ] , posS [ 0 ] , posVs0 , posVs1 , posVs2 , posVror , posVrol , posVld [ 0 ] , posVwr , posVp , posVsau , posZ ) ;
      return true ;
}

static bool createOpXBAVZInstr ( int * posB , int * posA , int * posX , int & posZ , int & posVs2 , int & posVs1 , int & posVs0 , int & posVror , int & posVrol , int * posVld , int & posVwr , int & posVsau , int & posVau , adl::InstrInfo & ii , adl::InstrBundle & b ) {
      if ( ( 0 == posX ) || ( 0 == posB ) || ( 0 == posA ) || ( 0 == posVld ) ) return false ;
      ii = combineInstr ( 13 , "opXBAVZ" , posX [ 0 ] , posB [ 0 ] , posA [ 0 ] , posVs0 , posVs1 , posVs2 , posVror , posVrol , posVld [ 0 ] , posVwr , posVau , posVsau , posZ ) ;
      return true ;
}

static bool createOpXBAVaZInstr ( int * posB , int * posA , int * posX , int & posZ , int & posVs2 , int & posVs1 , int & posVs0 , int & posVror , int & posVrol , int * posVld , int & posVwr , int & posVsauDot , adl::InstrInfo & ii , adl::InstrBundle & b ) {
      if ( ( 0 == posX ) || ( 0 == posB ) || ( 0 == posA ) || ( 0 == posVld ) ) return false ;
      ii = combineInstr ( 12 , "opXBAVaZ" , posX [ 0 ] , posB [ 0 ] , posA [ 0 ] , posVs0 , posVs1 , posVs2 , posVror , posVrol , posVld [ 0 ] , posVwr , posVsauDot , posZ ) ;
      return true ;
}

static bool createOpXCVZInstr ( int * posC , int * posX , int & posZ , int & posVs2 , int & posVs1 , int & posVs0 , int & posVror , int & posVrol , int * posVld , int & posVwr , int & posVsau , int & posVau , adl::InstrInfo & ii , adl::InstrBundle & b ) {
      if ( ( 0 == posX ) || ( 0 == posVld ) || ( 0 == posC ) ) return false ;
      ii = combineInstr ( 12 , "opXCVZ" , posX [ 0 ] , posC [ 0 ] , posVs0 , posVs1 , posVs2 , posVror , posVrol , posVld [ 0 ] , posVwr , posVau , posVsau , posZ ) ;
      return true ;
}

static bool createOpXCVaZInstr ( int * posC , int * posX , int & posZ , int & posVs2 , int & posVs1 , int & posVs0 , int & posVror , int & posVrol , int * posVld , int & posVwr , int & posVsauDot , adl::InstrInfo & ii , adl::InstrBundle & b ) {
      if ( ( 0 == posX ) || ( 0 == posVld ) || ( 0 == posC ) ) return false ;
      ii = combineInstr ( 11 , "opXCVaZ" , posX [ 0 ] , posC [ 0 ] , posVs0 , posVs1 , posVs2 , posVror , posVrol , posVld [ 0 ] , posVwr , posVsauDot , posZ ) ;
      return true ;
}

static bool createOpXDZInstr ( int * posD , int * posX , int & posZ , adl::InstrInfo & ii , adl::InstrBundle & b ) {
      if ( ( 0 == posX ) || ( 0 == posD ) ) return false ;
      ii = combineInstr ( 3 , "opXDZ" , posX [ 0 ] , posD [ 0 ] , posZ ) ;
      return true ;
}

static bool createOpXSVZInstr ( int * posS , int * posX , int & posZ , int & posVs2 , int & posVs1 , int & posVs0 , int & posVror , int & posVrol , int * posVld , int & posVwr , int & posVsau , int & posVau , adl::InstrInfo & ii , adl::InstrBundle & b ) {
      if ( ( 0 == posX ) || ( 0 == posVld ) || ( 0 == posS ) ) return false ;
      format3OpSHandling ( posS , b ) ;
      ii = combineInstr ( 12 , "opXSVZ" , posX [ 0 ] , posS [ 0 ] , posVs0 , posVs1 , posVs2 , posVror , posVrol , posVld [ 0 ] , posVwr , posVsau , posVau , posZ ) ;
      return true ;
}

static bool createOpXSVaZInstr ( int * posS , int * posX , int & posZ , int & posVs2 , int & posVs1 , int & posVs0 , int & posVror , int & posVrol , int * posVld , int & posVwr , int & posVsauDot , adl::InstrInfo & ii , adl::InstrBundle & b ) {
      if ( ( 0 == posX ) || ( 0 == posVld ) || ( 0 == posS ) ) return false ;
      format3OpSHandling ( posS , b ) ;
      ii = combineInstr ( 11 , "opXSVaZ" , posX [ 0 ] , posS [ 0 ] , posVs0 , posVs1 , posVs2 , posVror , posVrol , posVld [ 0 ] , posVwr , posVsauDot , posZ ) ;
      return true ;
}

static bool createOpXVpAVZInstr ( int & posVp , int * posA , int * posX , int & posZ , int & posVs2 , int & posVs1 , int & posVs0 , int & posVror , int & posVrol , int * posVld , int & posVwr , int & posVsau , adl::InstrInfo & ii , adl::InstrBundle & b ) {
      if ( ( 0 == posX ) || ( 0 == posA ) || ( 0 == posVld ) ) return false ;
      ii = combineInstr ( 12 , "opXVpAVZ" , posX [ 0 ] , posVp , posA [ 0 ] , posVs0 , posVs1 , posVs2 , posVror , posVrol , posVld [ 0 ] , posVwr , posVsau , posZ ) ;
      return true ;
}

static bool createOpXXSSZInstr ( int & extS , int * posX , int & posZ , int * posS , bool & extV , adl::InstrInfo & ii_S , adl::InstrInfo & ii , adl::InstrBundle & b ) {
      if ( ( 0 == posS ) || ( 0 == posX ) ) {
            return false ;
        }
       bool fInstrConstructed = false ;
      if ( extS == 2 ) {
            format3OpSHandlingHiLo ( posS , b ) ;
            ii = combineInstr ( 5 , "opXXSSZ" , posX [ 1 ] , posX [ 0 ] , posS [ 1 ] , posS [ 0 ] , posZ ) ;
            fInstrConstructed = true ;
        }
      if ( ( extS == 1 ) && ! extV ) {
            ii_S = createInstr ( "null" ) ;
            b . push_back ( ii_S ) ;
            posS [ 1 ] = b . size (  ) - 1 ;
            format3OpSHandlingLo ( posS , b ) ;
            ii = combineInstr ( 5 , "opXXSSZ" , posX [ 1 ] , posX [ 0 ] , posS [ 1 ] , posS [ 0 ] , posZ ) ;
            fInstrConstructed = true ;
        }
      return fInstrConstructed ;
}

 int decideWhichInstrToBuild ( bool extVs0 , bool extVs1 , bool extVs2 , bool extVror , bool extVrol , bool extVwr , bool extVau , bool extVsau , bool extVsauDot , bool extVp , bool extV , bool extZ , bool extFNOP , bool extLOOPEND , bool extDONE , bool extLOOPBREAK , int extA , int extB , int extC , int extD , int extS , int extVld , int extX , int extNOP ) {
       int unknownInstrToBuild = 0xff ;
      if ( ( extA == 1 ) && ( extB == 1 ) && ( extVld <= 1 ) && ( false == extVp ) && ( false == extVsauDot ) ) {
            return 1 ;
        }
      if ( ( extA == 1 ) && ( extB == 0 ) && ( extVld <= 1 ) && ( false == extVp ) && ( false == extVsauDot ) ) {
            return 1 ;
        }
      if ( ( extA == 0 ) && ( extB == 1 ) && ( extVld <= 1 ) && ( false == extVp ) && ( false == extVsauDot ) ) {
            return 1 ;
        }
      if ( ( extA == 1 ) && ( extB == 1 ) && ( extVld <= 1 ) && ( false == extVp ) && ( false != extVsauDot ) ) {
            return 10 ;
        }
      if ( ( extA == 1 ) && ( extB == 0 ) && ( extVld <= 1 ) && ( false == extVp ) && ( false != extVsauDot ) ) {
            return 10 ;
        }
      if ( ( extA == 0 ) && ( extB == 1 ) && ( extVld <= 1 ) && ( false == extVp ) && ( false != extVsauDot ) ) {
            return 10 ;
        }
      if ( ( ( extA == 1 ) && ( extVp == true ) && ( extVld <= 1 ) ) || ( ( extVp == true ) && ( extS == 0 ) ) ) {
            return 2 ;
        }
      if ( extS == 2 ) {
            return 3 ;
        }
      if ( ( extS == 1 ) && ! extV ) {
            return 3 ;
        }
      if ( ( extS == 1 ) && ( false != extVp ) ) {
            return 4 ;
        }
      if ( extC == 1 && extVld <= 1 && extVsauDot ) {
            return 9 ;
        }
      if ( extC == 1 && extVld <= 1 ) {
            return 5 ;
        }
      if ( extD == 1 ) {
            return 6 ;
        }
      if ( extS > 0 && false != extVsauDot ) {
            return 7 ;
        }
      if ( ( extS == 1 ) && ( extV && extVld <= 1 ) ) {
            return 8 ;
        }
      if ( false != extVsauDot ) {
            return 10 ;
        }
      if ( ( extA + extB + extC + extD + extS ) == 0 && ! extVp ) {
            if ( extV ) {
                  if ( extVld <= 1 ) {
                        return 1 ;
                    }
              } else {
                  extFNOP = true ;
              }
        }
      if ( extFNOP ) {
            return 1 ;
        }
      return unknownInstrToBuild ;
}

static void exchangeOpAtoOpB ( adl::InstrBundle & b , int & extB , int & extA , int & extVld , int * posA , int * posB ) {
      if ( ( 0 == posA ) || ( 0 == posB ) ) {
            return ;
        }
      if ( ( extA == 2 ) && ( extB == 0 ) && ( b [ posA [ 0 ] ] . instrHasAttr ( instr_opAB ) || b [ posA [ 1 ] ] . instrHasAttr ( instr_opAB ) || b [ posA [ 0 ] ] . instrHasAttr ( instr_adl_internal_op_AB ) || b [ posA [ 1 ] ] . instrHasAttr ( instr_adl_internal_op_AB ) ) ) {
             int num_instr_opA = extA ;
             bool exchangeDone = false ;
			 bool foundPossibleExchange = false;
            for (  int index = 0 ; index < num_instr_opA ; index ++ ) {
                  if ( ! ( b [ posA [ index ] ] . instrHasAttr ( instr_opAB ) || b [ posA [ index ] ] . instrHasAttr ( instr_adl_internal_op_AB ) ) ) {
					    if (foundPossibleExchange && (index == num_instr_opA - 1))
						  index = -1;
                        continue ;
                    }
                  if ( b [ posA [ index ] ] . instrHasAttrVal ( instr_inst , "mvB_VRAptr_agY_rX_set" ) ) {
                        b . push_back ( createInstr ( "mvB_VRAptr_agY_rX_set" , b [ posA [ index ] ] . getOpValue ( 0 ) , b [ posA [ index ] ] . getOpValue ( 1 ) ) ) ;
                        posB [ extB ++ ] = b . size (  ) - 1 ;
                        if ( 0 == index ) {
                              posA [ 0 ] = posA [ 1 ] ;
                          }
                        extA -- ;
                        exchangeDone = true ;
                    } else if ( b [ posA [ index ] ] . instrHasAttrVal ( instr_inst , "mvB_VRAptr_rX_agY_set" ) ) {
                        b . push_back ( createInstr ( "mvB_VRAptr_rX_agY_set" , b [ posA [ index ] ] . getOpValue ( 1 ) , b [ posA [ index ] ] . getOpValue ( 0 ) ) ) ;
                        posB [ extB ++ ] = b . size (  ) - 1 ;
                        if ( 0 == index ) {
                              posA [ 0 ] = posA [ 1 ] ;
                          }
                        extA -- ;
                        exchangeDone = true ;
                    } else if ( b [ posA [ index ] ] . instrHasAttrVal ( instr_inst , "mvB_VRAincr_agY_rX_set" ) ) {
                        b . push_back ( createInstr ( "mvB_VRAincr_agY_rX_set" , b [ posA [ index ] ] . getOpValue ( 0 ) , b [ posA [ index ] ] . getOpValue ( 1 ) ) ) ;
                        posB [ extB ++ ] = b . size (  ) - 1 ;
                        if ( 0 == index ) {
                              posA [ 0 ] = posA [ 1 ] ;
                          }
                        extA -- ;
                        exchangeDone = true ;
                    } else if ( b [ posA [ index ] ] . instrHasAttrVal ( instr_inst , "mvB_VRAincr_rX_agY_set" ) ) {
                        b . push_back ( createInstr ( "mvB_VRAincr_rX_agY_set" , b [ posA [ index ] ] . getOpValue ( 0 ) , b [ posA [ index ] ] . getOpValue ( 1 ) ) ) ;
                        posB [ extB ++ ] = b . size (  ) - 1 ;
                        if ( 0 == index ) {
                              posA [ 0 ] = posA [ 1 ] ;
                          }
                        extA -- ;
                        exchangeDone = true ;
                    } else if ( b [ posA [ index ] ] . instrHasAttrVal ( instr_inst , "mvB_VRArange2_agY_rX_set" ) ) {
                        b . push_back ( createInstr ( "mvB_VRArange2_agY_rX_set" , b [ posA [ index ] ] . getOpValue ( 0 ) , b [ posA [ index ] ] . getOpValue ( 1 ) ) ) ;
                        posB [ extB ++ ] = b . size (  ) - 1 ;
                        if ( 0 == index ) {
                              posA [ 0 ] = posA [ 1 ] ;
                          }
                        extA -- ;
                        exchangeDone = true ;
                    } else if ( b [ posA [ index ] ] . instrHasAttrVal ( instr_inst , "mvB_VRArange1_agY_rX_set" ) ) {
                        b . push_back ( createInstr ( "mvB_VRArange1_agY_rX_set" , b [ posA [ index ] ] . getOpValue ( 0 ) , b [ posA [ index ] ] . getOpValue ( 1 ) ) ) ;
                        posB [ extB ++ ] = b . size (  ) - 1 ;
                        if ( 0 == index ) {
                              posA [ 0 ] = posA [ 1 ] ;
                          }
                        extA -- ;
                        exchangeDone = true ;
                    } else if ( b [ posA [ index ] ] . instrHasAttrVal ( instr_inst , "mvB_VRArange2_rX_agY_set" ) ) {
                        b . push_back ( createInstr ( "mvB_VRArange2_rX_agY_set" , b [ posA [ index ] ] . getOpValue ( 1 ) , b [ posA [ index ] ] . getOpValue ( 0 ) ) ) ;
                        posB [ extB ++ ] = b . size (  ) - 1 ;
                        if ( 0 == index ) {
                              posA [ 0 ] = posA [ 1 ] ;
                          }
                        extA -- ;
                        exchangeDone = true ;
                    } else if ( b [ posA [ index ] ] . instrHasAttrVal ( instr_inst , "mvB_VRArange1_rX_agY_set" ) ) {
                        b . push_back ( createInstr ( "mvB_VRArange1_rX_agY_set" , b [ posA [ index ] ] . getOpValue ( 1 ) , b [ posA [ index ] ] . getOpValue ( 0 ) ) ) ;
                        posB [ extB ++ ] = b . size (  ) - 1 ;
                        if ( 0 == index ) {
                              posA [ 0 ] = posA [ 1 ] ;
                          }
                        extA -- ;
                        exchangeDone = true ;
                    } else if ( b [ posA [ index ] ] . instrHasAttrVal ( instr_inst , "setB_VRAptr_rX_Iu11_set" ) ) {
                        b . push_back ( createInstr ( "setB_VRAptr_rX_Iu11_set" , b [ posA [ index ] ] . getOpValue ( 1 ) , b [ posA [ index ] ] . getOpValue ( 0 ) ) ) ;
                        posB [ extB ++ ] = b . size (  ) - 1 ;
                        if ( 0 == index ) {
                              posA [ 0 ] = posA [ 1 ] ;
                          }
                        extA -- ;
                        exchangeDone = true ;
                    } else if ( b [ posA [ index ] ] . instrHasAttrVal ( instr_inst , "setB_VRAincr_rX_Is11_set" ) ) {
                        b . push_back ( createInstr ( "setB_VRAincr_rX_Is11_set" , b [ posA [ index ] ] . getOpValue ( 0 ) , b [ posA [ index ] ] . getOpValue ( 1 ) ) ) ;
                        posB [ extB ++ ] = b . size (  ) - 1 ;
                        if ( 0 == index ) {
                              posA [ 0 ] = posA [ 1 ] ;
                          }
                        extA -- ;
                        exchangeDone = true ;
                    } else if ( b [ posA [ index ] ] . instrHasAttrVal ( instr_inst , "setB_page_rX_ipg_rpg_set" ) ) {
                        b . push_back ( createInstr ( "setB_page_rX_ipg_rpg_set" , b [ posA [ index ] ] . getOpValue ( 0 ) , b [ posA [ index ] ] . getOpValue ( 1 ) , b [ posA [ index ] ] . getOpValue ( 2 ) ) ) ;
                        posB [ extB ++ ] = b . size (  ) - 1 ;
                        if ( 0 == index ) {
                              posA [ 0 ] = posA [ 1 ] ;
                          }
                        extA -- ;
                        exchangeDone = true ;
                    } else if ( b [ posA [ index ] ] . instrHasAttrVal ( instr_inst , "setB_VRAptr_rS2rS1rS0_Iu3_Iu4_Iu4_set" ) ) {
                        b . push_back ( createInstr ( "setB_VRAptr_rS2rS1rS0_Iu3_Iu4_Iu4_set" , b [ posA [ index ] ] . getOpValue ( 0 ) , b [ posA [ index ] ] . getOpValue ( 1 ) , b [ posA [ index ] ] . getOpValue ( 2 ) ) ) ;
                        posB [ extB ++ ] = b . size (  ) - 1 ;
                        if ( 0 == index ) {
                              posA [ 0 ] = posA [ 1 ] ;
                          }
                        extA -- ;
                        exchangeDone = true ;
                    } else if ( b [ posA [ index ] ] . instrHasAttrVal ( instr_inst , "setB_VRAptr_rStrVrS1_Iu3_Iu4_Iu3_set" ) ) {
                        b . push_back ( createInstr ( "setB_VRAptr_rStrVrS1_Iu3_Iu4_Iu3_set" , b [ posA [ index ] ] . getOpValue ( 0 ) , b [ posA [ index ] ] . getOpValue ( 1 ) , b [ posA [ index ] ] . getOpValue ( 2 ) ) ) ;
                        posB [ extB ++ ] = b . size (  ) - 1 ;
                        if ( 0 == index ) {
                              posA [ 0 ] = posA [ 1 ] ;
                          }
                        extA -- ;
                        exchangeDone = true ;
                    } else if ( b [ posA [ index ] ] . instrHasAttrVal ( instr_inst , "setB_VRAptr_rStrV_Iu3_Iu4_set" ) ) {
                        b . push_back ( createInstr ( "setB_VRAptr_rStrV_Iu3_Iu4_set" , b [ posA [ index ] ] . getOpValue ( 0 ) , b [ posA [ index ] ] . getOpValue ( 1 ) ) ) ;
                        posB [ extB ++ ] = b . size (  ) - 1 ;
                        if ( 0 == index ) {
                              posA [ 0 ] = posA [ 1 ] ;
                          }
                        extA -- ;
                        exchangeDone = true ;
                    } else if ( b [ posA [ index ] ] . instrHasAttrVal ( instr_inst , "setB_VRAptrIP_Iu4_Iu5_set" ) ) {
                        if ( ( b [ posA [ index ] ] . getOpValue ( 0 ) >= 0 ) && ( b [ posA [ index ] ] . getOpValue ( 0 ) < 16 ) ) {
                              b . push_back ( createInstr ( "setB_VRAptrIP_Iu4_Iu5_set" , b [ posA [ index ] ] . getOpValue ( 0 ) , b [ posA [ index ] ] . getOpValue ( 1 ) ) ) ;
                              posB [ extB ++ ] = b . size (  ) - 1 ;
                              if ( 0 == index ) {
                                    posA [ 0 ] = posA [ 1 ] ;
                                }
                              extA -- ;
                              exchangeDone = true ;
                          }
                    } else if ( b [ posA [ index ] ] . instrHasAttrVal ( instr_inst , "ldB_agX_agY_ld" ) ) {
						// if we have 2 possible opA's, and the first is an ld, then try to modify the other one to opB, as opA should have priority
						// in this case we excute the for up to 2 times, in the first execution we modify to opB anything else but a ld
						// and if there is nothing else then ld, then we will modify the ld to opB in the second run
						if (foundPossibleExchange && 0 == b[posA[index]].getOpValue(0)) {
                              b . push_back ( createInstr ( "ldB_agX_agY_ld" , b [ posA [ index ] ] . getOpValue ( 2 ) , b [ posA [ index ] ] . getOpValue ( 1 ) , b [ posA [ index ] ] . getOpValue ( 3 ) ) ) ;
                              posB [ extB ++ ] = b . size (  ) - 1 ;
                              if ( 0 == index ) {
                                    posA [ 0 ] = posA [ 1 ] ;
                                }
                              extA -- ;
                              exchangeDone = true ;
                          }
						else
							foundPossibleExchange = true;
                    } else if ( b [ posA [ index ] ] . instrHasAttrVal ( instr_inst , "ldB_line_agX_is5_wide_imm_ld" ) ) {
						if (foundPossibleExchange)
						{
							b.push_back(createInstr("ldB_line_agX_is5_wide_imm_ld", b[posA[index]].getOpValue(0), b[posA[index]].getOpValue(1)));
							posB[extB++] = b.size() - 1;
							if (0 == index) {
								posA[0] = posA[1];
							}
							extA--;
							exchangeDone = true;
						}
						else
							foundPossibleExchange = true;
                    } else if ( b [ posA [ index ] ] . instrHasAttrVal ( instr_inst , "ldB_line_agX_is5_line0" ) ) {
						if (foundPossibleExchange && fitsSignedOnNbits(b[posA[index]].getOpValue(1), 5)) {
                              b . push_back ( createInstr ( "ldB_line_agX_is5_line0" , b [ posA [ index ] ] . getOpValue ( 0 ) , b [ posA [ index ] ] . getOpValue ( 1 ) ) ) ;
                              posB [ extB ++ ] = b . size (  ) - 1 ;
                              if ( 0 == index ) {
                                    posA [ 0 ] = posA [ 1 ] ;
                                }
                              extA -- ;
                              exchangeDone = true ;
                          }
						else
							foundPossibleExchange = true;
                    } else if ( b [ posA [ index ] ] . instrHasAttrVal ( instr_inst , "ldB_line_agX_is5_ld_line1" ) ) {
						if (foundPossibleExchange && fitsSignedOnNbits(b[posA[index]].getOpValue(1), 5)) {
                              b . push_back ( createInstr ( "ldB_line_agX_is5_ld_line1" , b [ posA [ index ] ] . getOpValue ( 0 ) , b [ posA [ index ] ] . getOpValue ( 1 ) ) ) ;
                              posB [ extB ++ ] = b . size (  ) - 1 ;
                              if ( 0 == index ) {
                                    posA [ 0 ] = posA [ 1 ] ;
                                }
                              extA -- ;
                              exchangeDone = true ;
                          }
						else
							foundPossibleExchange = true;
                    }
                  if ( exchangeDone ) {
                        break ;
                    }
				  if (foundPossibleExchange && (index == num_instr_opA - 1))
					  index = -1;
              }
        }
}

 bool exchangeOpBtOpS ( adl::InstrBundle & bb ) {
       bool fRetVal = false ;
       bool Vp = false ;
       int size = bb . size (  ) ;
       int count = 0 ;
      for (  int index = 0 ; index < size ; index ++ ) {
            if ( isOpS ( bb [ index ] ) ) {
                  count ++ ;
              }
            if ( bb [ index ] . instrHasAttr ( instr_opVp ) ) {
                  Vp = true ;
              }
        }
      if ( count > 1 || false != Vp ) {
            fRetVal = true ;
        }
      return fRetVal ;
}

static void exchangeOpBtoOpS ( adl::InstrBundle & b , int & extB , int & extS , int * posB , int * posS ) {
      if ( posB == 0 || posS == 0 ) return ;
      if ( extB > 0 && b [ posB [ extB - 1 ] ] . instrHasAttr ( instr_opBS ) ) {
             adl::InstrInfo instrB = b [ posB [ extB - 1 ] ] ;
             int posInstrS = posB [ extB - 1 ] + 1 ;
            if ( instrB . instrHasAttrVal ( instr_inst , "mvS_sp_aY_mv" ) ) {
                  if ( canExchangeOpBS ( instrB ) ) {
                        b . insert ( b . begin (  ) + posInstrS , createInstr ( "mvS_sp_aY_mv" , instrB . getOpValue ( 0 ) ) ) ;
                        extB -- ;
                    }
              } else if ( instrB . instrHasAttrVal ( instr_inst , "mvS_aX_sp_mv" ) ) {
                  if ( canExchangeOpBS ( instrB ) ) {
                        b . insert ( b . begin (  ) + posInstrS , createInstr ( "mvS_aX_sp_mv" , instrB . getOpValue ( 0 ) ) ) ;
                        extB -- ;
                    }
              } else if ( instrB . instrHasAttrVal ( instr_inst , "mvS_aX_agY_mv" ) ) {
                  if ( canExchangeOpBS ( instrB ) ) {
                        if ( ! isRegA ( instrB . getOpValue ( 1 ) ) ) {
                              b . insert ( b . begin (  ) + posInstrS , createInstr ( "mvS_aX_agY_mv" , instrB . getOpValue ( 0 ) , instrB . getOpValue ( 1 ) ) ) ;
                          } else {
                              b . insert ( b . begin (  ) + posInstrS , createInstr ( "mvS_agX_aY_mv" , instrB . getOpValue ( 0 ) , instrB . getOpValue ( 1 ) ) ) ;
                          }
                        extB -- ;
                    }
              } else if ( instrB . instrHasAttrVal ( instr_inst , "set_creg_creg_Iu4_opS" ) ) {
                  b . insert ( b . begin (  ) + posInstrS , createInstr ( "set_creg_creg_Iu4_opS" , instrB . getOpValue ( 0 ) , instrB . getOpValue ( 1 ) ) ) ;
                  extB -- ;
              }
        }
}

static bool exchangeOpCtoOpA ( adl::InstrBundle & b , int idx , int & extA , int * posA ) {
      return false ;
}

static bool exchangeOpCtoOpB ( adl::InstrBundle & b , int idx , int & extB ) {
       int bundleEntrySize = b . size (  ) ;
      if ( b [ idx ] . instrHasAttr ( instr_opCB ) && extB == 0 ) {
             adl::InstrInfo instrC = b [ idx ] ;
            if ( instrC . instrHasAttrVal ( instr_inst , "set_loop_Iu11_syn" ) ) {
                  if ( fitsUnsignedOnNbits ( instrC . getOpValue ( 0 ) , 11 ) ) {
                        b . push_back ( createInstr ( "set_loop_Iu11_syn" , instrC . getOpValue ( 0 ) ) ) ;
                    }
              } else if ( instrC . instrHasAttrVal ( instr_inst , "setB_loop_agX_INSTR_syn_set" ) ) {
                  if ( fitsUnsignedOnNbits ( instrC . getOpValue ( 1 ) - 1 , 5 ) ) {
                        b . push_back ( createInstr ( "setB_loop_agX_INSTR_syn_set" , instrC . getOpValue ( 0 ) , instrC . getOpValue ( 1 ) ) ) ;
                    }
              } else if ( instrC . instrHasAttrVal ( instr_inst , "setB_loop_agX_INSTR_set_loop_asX_Lb_Le" ) ) {
                  return false ;
                  if ( fitsUnsignedOnNbits ( ( instrC . getOpValue ( 2 ) - instrC . getOpValue ( 1 ) ) / 2 , 5 ) ) {
                        b . push_back ( createInstr ( "setB_loop_agX_INSTR_set_loop_asX_Lb_Le" , instrC . getOpValue ( 0 ) , instrC . getOpValue ( 1 ) , instrC . getOpValue ( 2 ) ) ) ;
                    }
              }
        }
      return ( b . size (  ) > bundleEntrySize ) ;
}

static bool exchangeOpCtoOpS ( adl::InstrBundle & b , int idx , int & extS ) {
       int bundleEntrySize = b . size (  ) ;
      if ( b [ idx ] . instrHasAttr ( instr_opCS ) && extS < 2 ) {
             adl::InstrInfo instrCS = b [ idx ] ;
             adl::InstrInfo instrS ;
            if ( canExchangeOpCtoOpSld ( & instrCS , & instrS ) || canExchangeOpCtoOpSldb ( & instrCS , & instrS ) || canExchangeOpCtoOpSldh ( & instrCS , & instrS ) || canExchangeOpCtoOpSst ( & instrCS , & instrS ) || canExchangeOpCtoOpSsth ( & instrCS , & instrS ) || canExchangeOpCtoOpSstb ( & instrCS , & instrS ) ) {
                  b . insert ( b . begin (  ) + idx + 1 , instrS ) ;
              }
        }
      return ( b . size (  ) > bundleEntrySize ) ;
}

static void exchangeOpDtoOpS ( adl::InstrBundle & b , int & extD , int & extS , bool extV , int * posD , int * posS ) {
      if ( 0 == posD || 0 == posS ) {
            return ;
        }
      if ( extD > 0 && b [ posD [ 0 ] ] . instrHasAttr ( instr_opDS ) ) {
             bool smallOperand = false ;
             int posInstrS = posD [ 0 ] + 1 ;
            if ( b [ posD [ 0 ] ] . instrHasAttrVal ( instr_inst , "mvS_z_gZ_Iu16_mv_z" ) ) {
                  smallOperand = opDSCheckIfExchangable ( b [ posD [ 0 ] ] ) ;
                  if ( smallOperand ) {
                         bool cond = ( b [ posD [ 0 ] ] . num_operand_values (  ) >= 3 ) ;
                        if ( cond ) b . insert ( b . begin (  ) + posInstrS , createInstr ( "mvS_z_gZ_Iu16_mv_z" , b [ posD [ 0 ] ] . getOpValue ( 1 ) , b [ posD [ 0 ] ] . getOpValue ( 2 ) ) ) ; else b . insert ( b . begin (  ) + posInstrS , createInstr ( "mvS_z_gZ_Iu16_mv_z" , b [ posD [ 0 ] ] . getOpValue ( 0 ) , b [ posD [ 0 ] ] . getOpValue ( 1 ) ) ) ;
                        extD -- ;
                    }
              }
            if ( b [ posD [ 0 ] ] . instrHasAttrVal ( instr_inst , "addS_ucc_z_gZ_Iu16_add_z" ) ) {
                  smallOperand = opDSCheckIfExchangable ( b [ posD [ 0 ] ] ) ;
                  if ( smallOperand ) {
                         bool cond = ( b [ posD [ 0 ] ] . num_operand_values (  ) >= 5 ) ;
                        if ( cond ) b . insert ( b . begin (  ) + posInstrS , createInstr ( "addS_ucc_z_gZ_Iu16_add_z" , b [ posD [ 0 ] ] . getOpValue ( 0 ) , b [ posD [ 0 ] ] . getOpValue ( 2 ) , b [ posD [ 0 ] ] . getOpValue ( 3 ) ) ) ; else b . insert ( b . begin (  ) + posInstrS , createInstr ( "addS_ucc_z_gZ_Iu16_add_z" , b [ posD [ 0 ] ] . getOpValue ( 0 ) , b [ posD [ 0 ] ] . getOpValue ( 1 ) , b [ posD [ 0 ] ] . getOpValue ( 2 ) ) ) ;
                        extD -- ;
                    }
              }
            if ( b [ posD [ 0 ] ] . instrHasAttrVal ( instr_inst , "subS_ucc_z_gZ_Iu16_sub_z" ) ) {
                  smallOperand = opDSCheckIfExchangable ( b [ posD [ 0 ] ] ) ;
                  if ( smallOperand ) {
                         bool cond = ( b [ posD [ 0 ] ] . num_operand_values (  ) >= 5 ) ;
                        if ( cond ) b . insert ( b . begin (  ) + posInstrS , createInstr ( "subS_ucc_z_gZ_Iu16_sub_z" , b [ posD [ 0 ] ] . getOpValue ( 0 ) , b [ posD [ 0 ] ] . getOpValue ( 2 ) , b [ posD [ 0 ] ] . getOpValue ( 3 ) ) ) ; else b . insert ( b . begin (  ) + posInstrS , createInstr ( "subS_ucc_z_gZ_Iu16_sub_z" , b [ posD [ 0 ] ] . getOpValue ( 0 ) , b [ posD [ 0 ] ] . getOpValue ( 1 ) , b [ posD [ 0 ] ] . getOpValue ( 2 ) ) ) ;
                        extD -- ;
                    }
              }
            if ( b [ posD [ 0 ] ] . instrHasAttrVal ( instr_inst , "and_z_gX_Iu16" ) ) {
                  smallOperand = opDSCheckIfExchangable ( b [ posD [ 0 ] ] ) ;
                  if ( smallOperand ) {
                         bool cond = ( b [ posD [ 0 ] ] . num_operand_values (  ) >= 4 ) ;
                        if ( cond ) b . insert ( b . begin (  ) + posInstrS , createInstr ( "and_z_gX_Iu16" , b [ posD [ 0 ] ] . getOpValue ( 1 ) , b [ posD [ 0 ] ] . getOpValue ( 2 ) ) ) ; else b . insert ( b . begin (  ) + posInstrS , createInstr ( "and_z_gX_Iu16" , b [ posD [ 0 ] ] . getOpValue ( 0 ) , b [ posD [ 0 ] ] . getOpValue ( 1 ) ) ) ;
                        extD -- ;
                    }
              }
            if ( b [ posD [ 0 ] ] . instrHasAttrVal ( instr_inst , "orS_gX_Iu16_or" ) ) {
                  smallOperand = opDSCheckIfExchangable ( b [ posD [ 0 ] ] ) ;
                  if ( smallOperand ) {
                         bool cond = ( b [ posD [ 0 ] ] . num_operand_values (  ) >= 4 ) ;
                        if ( cond ) b . insert ( b . begin (  ) + posInstrS , createInstr ( "orS_gX_Iu16_or" , b [ posD [ 0 ] ] . getOpValue ( 1 ) , b [ posD [ 0 ] ] . getOpValue ( 2 ) ) ) ; else b . insert ( b . begin (  ) + posInstrS , createInstr ( "orS_gX_Iu16_or" , b [ posD [ 0 ] ] . getOpValue ( 0 ) , b [ posD [ 0 ] ] . getOpValue ( 1 ) ) ) ;
                        extD -- ;
                    }
              }
            if ( b [ posD [ 0 ] ] . instrHasAttrVal ( instr_inst , "cmpS_z_gZ_Iu16_cmp_z" ) ) {
                  smallOperand = opDSCheckIfExchangable ( b [ posD [ 0 ] ] ) ;
                  if ( smallOperand ) {
                         bool cond = ( b [ posD [ 0 ] ] . num_operand_values (  ) >= 3 ) ;
                        if ( cond ) b . insert ( b . begin (  ) + posInstrS , createInstr ( "cmpS_z_gZ_Iu16_cmp_z" , b [ posD [ 0 ] ] . getOpValue ( 1 ) , b [ posD [ 0 ] ] . getOpValue ( 2 ) ) ) ; else b . insert ( b . begin (  ) + posInstrS , createInstr ( "cmpS_z_gZ_Iu16_cmp_z" , b [ posD [ 0 ] ] . getOpValue ( 0 ) , b [ posD [ 0 ] ] . getOpValue ( 1 ) ) ) ;
                        extD -- ;
                    }
              }
            if ( b [ posD [ 0 ] ] . instrHasAttrVal ( instr_inst , "xorS_gX_Iu16_xor" ) ) {
                  smallOperand = opDSCheckIfExchangable ( b [ posD [ 0 ] ] ) ;
                  if ( smallOperand ) {
                         bool cond = ( b [ posD [ 0 ] ] . num_operand_values (  ) >= 4 ) ;
                        if ( cond ) b . insert ( b . begin (  ) + posInstrS , createInstr ( "xorS_gX_Iu16_xor" , b [ posD [ 0 ] ] . getOpValue ( 1 ) , b [ posD [ 0 ] ] . getOpValue ( 2 ) ) ) ; else b . insert ( b . begin (  ) + posInstrS , createInstr ( "xorS_gX_Iu16_xor" , b [ posD [ 0 ] ] . getOpValue ( 0 ) , b [ posD [ 0 ] ] . getOpValue ( 1 ) ) ) ;
                        extD -- ;
                    }
              }
            if ( b [ posD [ 0 ] ] . instrHasAttrVal ( instr_inst , "mpyS_z_gZ_Iu16_mpy_z" ) ) {
                  smallOperand = opDSCheckIfExchangable ( b [ posD [ 0 ] ] ) ;
                  if ( smallOperand ) {
                         bool cond = ( b [ posD [ 0 ] ] . num_operand_values (  ) >= 4 ) ;
                        if ( cond ) b . insert ( b . begin (  ) + posInstrS , createInstr ( "mpyS_z_gZ_Iu16_mpy_z" , b [ posD [ 0 ] ] . getOpValue ( 1 ) , b [ posD [ 0 ] ] . getOpValue ( 2 ) ) ) ; else b . insert ( b . begin (  ) + posInstrS , createInstr ( "mpyS_z_gZ_Iu16_mpy_z" , b [ posD [ 0 ] ] . getOpValue ( 0 ) , b [ posD [ 0 ] ] . getOpValue ( 1 ) ) ) ;
                        extD -- ;
                    }
              }
        }
}

static bool fitsSignedOnNbits ( int32_t val , int n ) {
      return ( val >= - ( 1 << ( n - 1 ) ) && val < ( 1 << ( n - 1 ) ) ) ;
}

static bool fitsUnsignedOnNbits ( uint32_t val , int n ) {
      return val < ( 1 << n ) ;
}

static void format3OpSHandling ( int * posS , adl::InstrBundle & b ) {
      if ( 0 == posS ) return ;
      if ( b [ posS [ 0 ] ] . instrHasAttr ( instr_opS_LO_st_Iu19_gZ ) ) {
            b . push_back ( replaceInstr ( b [ posS [ 0 ] ] , "st_Iu19_gZ_opS_HI" ) ) ;
            posS [ 0 ] = b . size (  ) - 1 ;
        }
      if ( b [ posS [ 0 ] ] . instrHasAttr ( instr_opS_LO_st_Iu19_h ) ) {
            b . push_back ( replaceInstr ( b [ posS [ 0 ] ] , "st_Iu19_h_HI" ) ) ;
            posS [ 0 ] = b . size (  ) - 1 ;
        }
      if ( b [ posS [ 0 ] ] . instrHasAttr ( instr_opS_LO_ld_gZ_Iu19 ) ) {
            b . push_back ( replaceInstr ( b [ posS [ 0 ] ] , "ld_gZ_Iu19_opS_HI" ) ) ;
            posS [ 0 ] = b . size (  ) - 1 ;
        }
      if ( b [ posS [ 0 ] ] . instrHasAttr ( instr_opS_LO_ld_h_Iu19 ) ) {
            b . push_back ( replaceInstr ( b [ posS [ 0 ] ] , "ld_H_Iu19_HI" ) ) ;
            posS [ 0 ] = b . size (  ) - 1 ;
        }
      if ( b [ posS [ 0 ] ] . instrHasAttr ( instr_opS_LO_mv_sp_Iu20 ) ) {
            b . push_back ( replaceInstr ( b [ posS [ 0 ] ] , "mv_sp_Iu20_opS_HI" ) ) ;
            posS [ 0 ] = b . size (  ) - 1 ;
        }
      if ( b [ posS [ 0 ] ] . instrHasAttr ( instr_opS_LO_ldh_gZ_Iu19_unsign ) ) {
            b . push_back ( replaceInstr ( b [ posS [ 0 ] ] , "ldh_s_gZ_I_unsign_HI" ) ) ;
            posS [ 0 ] = b . size (  ) - 1 ;
        }
      if ( b [ posS [ 0 ] ] . instrHasAttr ( instr_opS_LO_ldh_gZ_Iu19_sign ) ) {
            b . push_back ( replaceInstr ( b [ posS [ 0 ] ] , "ldh_s_gZ_I_sign_HI" ) ) ;
            posS [ 0 ] = b . size (  ) - 1 ;
        }
      if ( b [ posS [ 0 ] ] . instrHasAttr ( instr_opS_LO_sth_Iu19_gZ ) ) {
            b . push_back ( replaceInstr ( b [ posS [ 0 ] ] , "sth_I_gZ_HI" ) ) ;
            posS [ 0 ] = b . size (  ) - 1 ;
        }
      return ;
}

static void format3OpSHandlingHiLo ( int * posS , adl::InstrBundle & b ) {
      if ( 0 == posS ) return ;
      format3OpSHandlingLo ( posS , b ) ;
      if ( b [ posS [ 1 ] ] . instrHasAttr ( instr_opS_LO_st_Iu19_gZ ) ) {
            b . push_back ( replaceInstr ( b [ posS [ 1 ] ] , "st_Iu19_gZ_opS_HI" ) ) ;
            posS [ 1 ] = b . size (  ) - 1 ;
        }
      if ( b [ posS [ 1 ] ] . instrHasAttr ( instr_opS_LO_st_Iu19_h ) ) {
            b . push_back ( replaceInstr ( b [ posS [ 1 ] ] , "st_Iu19_h_HI" ) ) ;
            posS [ 1 ] = b . size (  ) - 1 ;
        }
      if ( b [ posS [ 1 ] ] . instrHasAttr ( instr_opS_LO_ld_gZ_Iu19 ) ) {
            b . push_back ( replaceInstr ( b [ posS [ 1 ] ] , "ld_gZ_Iu19_opS_HI" ) ) ;
            posS [ 1 ] = b . size (  ) - 1 ;
        }
      if ( b [ posS [ 1 ] ] . instrHasAttr ( instr_opS_LO_ld_h_Iu19 ) ) {
            b . push_back ( replaceInstr ( b [ posS [ 1 ] ] , "ld_H_Iu19_HI" ) ) ;
            posS [ 1 ] = b . size (  ) - 1 ;
        }
      if ( b [ posS [ 1 ] ] . instrHasAttr ( instr_opS_LO_mv_sp_Iu20 ) ) {
            b . push_back ( replaceInstr ( b [ posS [ 1 ] ] , "mv_sp_Iu20_opS_HI" ) ) ;
            posS [ 1 ] = b . size (  ) - 1 ;
        }
      if ( b [ posS [ 1 ] ] . instrHasAttr ( instr_opS_LO_ldh_gZ_Iu19_unsign ) ) {
            b . push_back ( replaceInstr ( b [ posS [ 1 ] ] , "ldh_s_gZ_I_unsign_HI" ) ) ;
            posS [ 1 ] = b . size (  ) - 1 ;
        }
      if ( b [ posS [ 1 ] ] . instrHasAttr ( instr_opS_LO_ldh_gZ_Iu19_sign ) ) {
            b . push_back ( replaceInstr ( b [ posS [ 1 ] ] , "ldh_s_gZ_I_sign_HI" ) ) ;
            posS [ 1 ] = b . size (  ) - 1 ;
        }
      if ( b [ posS [ 1 ] ] . instrHasAttr ( instr_opS_LO_sth_Iu19_gZ ) ) {
            b . push_back ( replaceInstr ( b [ posS [ 1 ] ] , "sth_I_gZ_HI" ) ) ;
            posS [ 1 ] = b . size (  ) - 1 ;
        }
      return ;
}

static void format3OpSHandlingLo ( int * posS , adl::InstrBundle & b ) {
      if ( 0 == posS ) return ;
      if ( b [ posS [ 0 ] ] . instrHasAttr ( instr_opS_HI_st_Iu19_gZ ) ) {
            b . push_back ( replaceInstr ( b [ posS [ 0 ] ] , "st_Iu19_gZ_opS_LO" ) ) ;
            posS [ 0 ] = b . size (  ) - 1 ;
        }
      if ( b [ posS [ 0 ] ] . instrHasAttr ( instr_opS_HI_st_Iu19_h ) ) {
            b . push_back ( replaceInstr ( b [ posS [ 0 ] ] , "st_Iu19_h_LO" ) ) ;
            posS [ 0 ] = b . size (  ) - 1 ;
        }
      if ( b [ posS [ 0 ] ] . instrHasAttr ( instr_opS_HI_ld_gZ_Iu19 ) ) {
            b . push_back ( replaceInstr ( b [ posS [ 0 ] ] , "ld_gZ_Iu19_opS_LO" ) ) ;
            posS [ 0 ] = b . size (  ) - 1 ;
        }
      if ( b [ posS [ 0 ] ] . instrHasAttr ( instr_opS_HI_ld_h_Iu19 ) ) {
            b . push_back ( replaceInstr ( b [ posS [ 0 ] ] , "ld_H_Iu19_LO" ) ) ;
            posS [ 0 ] = b . size (  ) - 1 ;
        }
      if ( b [ posS [ 0 ] ] . instrHasAttr ( instr_opS_HI_mv_sp_Iu20 ) ) {
            b . push_back ( replaceInstr ( b [ posS [ 0 ] ] , "mv_sp_Iu20_opS_LO" ) ) ;
            posS [ 0 ] = b . size (  ) - 1 ;
        }
      if ( b [ posS [ 0 ] ] . instrHasAttr ( instr_opS_HI_ldh_gZ_Iu19_unsign ) ) {
            b . push_back ( replaceInstr ( b [ posS [ 0 ] ] , "ldh_s_gZ_I_unsign_LO" ) ) ;
            posS [ 0 ] = b . size (  ) - 1 ;
        }
      if ( b [ posS [ 0 ] ] . instrHasAttr ( instr_opS_HI_ldh_gZ_Iu19_sign ) ) {
            b . push_back ( replaceInstr ( b [ posS [ 0 ] ] , "ldh_s_gZ_I_sign_LO" ) ) ;
            posS [ 0 ] = b . size (  ) - 1 ;
        }
      if ( b [ posS [ 0 ] ] . instrHasAttr ( instr_opS_HI_sth_Iu19_gZ ) ) {
            b . push_back ( replaceInstr ( b [ posS [ 0 ] ] , "sth_I_gZ_LO" ) ) ;
            posS [ 0 ] = b . size (  ) - 1 ;
        }
}

 uint32_t im17s2imXs ( uint32_t u17 , uint8_t width ) {
       const int32_t IMM_RANGE = ( 1 << ( width - 1 ) ) ;
       const int32_t LINE_SIZE = AU_NUM * 8 ;
       int32_t imme9s ;
       int32_t tmp ;
      if ( u17 & ( 1 << 16 ) ) u17 |= 0xFFFE0000 ; else u17 &= 0x0001FFFF ;
      tmp = u17 ;
      imme9s = ( ( tmp >= - IMM_RANGE ) && ( tmp < IMM_RANGE ) ) ? tmp : ( tmp % LINE_SIZE ) ? tmp : tmp / LINE_SIZE ;
      if ( ( imme9s < - IMM_RANGE ) || ( imme9s > ( IMM_RANGE - 1 ) ) ) {
            { std::ostringstream ss; ss    <<  "Immediate value exceeds allowed range!!!" ; error(ss.str().c_str(),adl_get_current_pos(),adl_get_current_group()); } ;
        }
      if ( ( ( tmp < - IMM_RANGE ) || ( tmp > ( IMM_RANGE - 1 ) ) ) && ( tmp % LINE_SIZE ) ) {
            { std::ostringstream ss; ss    <<  "Invalid Is17: not a multiple of (AU_NUM * 8)!" ; error(ss.str().c_str(),adl_get_current_pos(),adl_get_current_group()); } ;
        }
      return ( uint32_t  ) imme9s ;
}

 uint32_t im17s2line ( uint32_t u17 , uint8_t width ) {
       const int32_t IMM_RANGE = ( 1 << ( width - 1 ) ) ;
       const int32_t LINE_SIZE = AU_NUM * 8 ;
       uint32_t line = 0 ;
       int32_t tmp ;
      if ( u17 & ( 1 << 16 ) ) u17 |= 0xFFFE0000 ; else u17 &= 0x0001FFFF ;
      tmp = u17 ;
      if ( ( tmp >= - IMM_RANGE ) && ( tmp < IMM_RANGE ) ) line = 0 ; else if ( ! ( tmp % LINE_SIZE ) ) line = 1 ;
      return line ;
}

 bool inDelaySlot ( adl::InstrBundle & currB ) {
       bool retVal = false ;
      static int currentlyInDelaySlot = 0 ;
      static const int DELAY_SLOT_DELAY = 2 ;
      if ( 0 == currentlyInDelaySlot ) {
             AdlTypeof( currB . size (  ) ) size = currB . size (  ) ;
            for (  int i = 0 ; i < size ; i ++ ) {
                  if ( currB [ i ] . instrHasAttr ( instr_jmp_jsr ) ) {
                        currentlyInDelaySlot = DELAY_SLOT_DELAY ;
                        retVal = true ;
                        break ;
                    }
                  if ( currB [ i ] . instrHasAttr ( instr_rts ) ) {
                        currentlyInDelaySlot = DELAY_SLOT_DELAY ;
                        retVal = true ;
                        break ;
                    }
              }
        } else {
            currentlyInDelaySlot -- ;
            retVal = true ;
        }
      return retVal ;
}

 int32_t is32NcoValue ( const bits < 2 > & mode , const bits < 32 > & imm ) {
      return conjNcoValue ( mode , imm ) ? ( ( imm . int32 (  ) < 0 ) ? - imm . int32 (  ) : imm . int32 (  ) ) : imm . int32 (  ) ;
}

 bool isNotOpSButAllowedToCompact ( adl::InstrInfo & ii ) {
      return ii . instrHasAttr ( instr_loop_begin ) ;
}

 bool isOpS ( adl::InstrInfo & ii ) {
       bool fRetVal = false ;
      fRetVal = ii . instrHasAttr ( instr_opS ) ;
      if ( false == fRetVal ) {
            if ( false != ii . instrHasAttr ( instr_opDS ) ) {
                  fRetVal = opDSCheckIfExchangable ( ii ) ;
              }
        }
      if ( false == fRetVal ) {
            fRetVal = ii . instrHasAttr ( instr_opBS ) ;
            if ( false != fRetVal ) {
                  fRetVal = ! notCompactableBS ( ii ) ;
              }
        }
      if ( false == fRetVal ) {
            fRetVal = ii . instrHasAttr ( instr_opCS ) ;
            if ( false != fRetVal ) {
                  fRetVal = compactableCS ( ii ) ;
              }
        }
      return fRetVal ;
}

static bool isRegA ( uint32_t idx ) {
      return idx > 11 ;
}

static bool isRegG ( uint32_t idx ) {
      return idx <= 11 ;
}

 uint32_t iu4even ( bits < 4 > iu4 ) {
      if ( iu4 ( 0 ) . uint32 (  ) ) { std::ostringstream ss; ss    <<  "Iu4 field must be even!" ; error(ss.str().c_str(),adl_get_current_pos(),adl_get_current_group()); } ;
      return iu4 . uint32 (  ) ;
}

 uint32_t log2_fun_as ( uint32_t num ) {
       int current_position = 0 ;
      if ( ( ( num % 2 ) != 0 ) || ( num < 1 ) || ( num > 512 ) ) {
            { std::ostringstream ss; ss    <<  "Invalid log2() argument: "  <<  num ; error(ss.str().c_str(),adl_get_current_pos(),adl_get_current_group()); } ;
        }
      static const unsigned char log2_table [ 16 ] = {
            0
            ,
            1
            ,
            1
            ,
            2
            ,
            2
            ,
            2
            ,
            2
            ,
            3
            ,
            3
            ,
            3
            ,
            3
            ,
            3
            ,
            3
            ,
            3
            ,
            3
            ,
            4
        } ;
      if ( num > 16 ) return log2_table [ num / 32 - 1 ] + 5 ; else return log2_table [ num - 1 ] ;
}

 bool notCompactableBS ( adl::InstrInfo & ii ) {
       bool fRetVal = false ;
       std :: string iiName = ii . instrName (  ) ;
      if ( 0 == iiName . compare ( "nop_b" ) ) {
            fRetVal = true ;
        } else {
            fRetVal = ! canExchangeOpBS ( ii ) ;
        }
      return fRetVal ;
}

static bool opDSCheckIfExchangable ( adl::InstrInfo & ii ) {
       bool fRetVal = false ;
       std :: string iiName = ii . instrName (  ) ;
      if ( ( 0 == iiName . compare ( "addD_ucc_cond_gX_gY_I32" ) ) || ( 0 == iiName . compare ( "subD_ucc_cond_gX_gY_I32" ) ) ) {
             bool cond = ( ii . num_operand_values (  ) >= 5 ) ;
            if ( cond ) fRetVal = ( 0 == ii . getOpValue ( 1 ) && 0xffff >= ii . getOpValue ( 3 ) && 0 <= ii . getOpValue ( 3 ) && ! ii . getArg ( 3 ) . is_symbol (  ) ) ; else fRetVal = ( 0xffff >= ii . getOpValue ( 2 ) && 0 <= ii . getOpValue ( 2 ) && ! ii . getArg ( 2 ) . is_symbol (  ) ) ;
        }
      if ( ( 0 == iiName . compare ( "mvD_gX_I32" ) ) || ( 0 == iiName . compare ( "cmpD_gX_I32" ) ) ) {
             bool cond = ( ii . num_operand_values (  ) >= 3 ) ;
            if ( cond ) fRetVal = ( 0 == ii . getOpValue ( 0 ) && 0xffff >= ii . getOpValue ( 2 ) && 0 <= ii . getOpValue ( 2 ) && ! ii . getArg ( 2 ) . is_symbol (  ) ) ; else fRetVal = ( 0xffff >= ii . getOpValue ( 1 ) && 0 <= ii . getOpValue ( 1 ) && ! ii . getArg ( 1 ) . is_symbol (  ) ) ;
        }
      if ( ( 0 == iiName . compare ( "xorD_gX_gY_I32" ) ) || ( 0 == iiName . compare ( "andD_gX_gY_I32" ) ) || ( 0 == iiName . compare ( "orD_gX_gY_I32" ) ) || ( 0 == iiName . compare ( "mpyD_gX_gY_I32" ) ) ) {
             bool cond = ( ii . num_operand_values (  ) >= 4 ) ;
            if ( cond ) fRetVal = ( 0 == ii . getOpValue ( 0 ) && 0xffff >= ii . getOpValue ( 2 ) && 0 <= ii . getOpValue ( 2 ) && ! ii . getArg ( 2 ) . is_symbol (  ) ) ; else fRetVal = ( 0xffff >= ii . getOpValue ( 1 ) && 0 <= ii . getOpValue ( 1 ) && ! ii . getArg ( 1 ) . is_symbol (  ) ) ;
        }
      return fRetVal ;
}

static void validateInputOpA ( int * exts [  ] , bool extVp , bool extFNOP , bool extDONE , int bundleIdx ) {
      if ( ( * exts [ 0 ] + * exts [ 1 ] + * exts [ 5 ] >= 3 ) || ( extVp && * exts [ 0 ] > 0 ) || ( extVp && * exts [ 1 ] > 0 ) || * exts [ 2 ] > 0 || * exts [ 4 ] > 0 || * exts [ 3 ] > 0 || extFNOP || extDONE ) {
            { std::ostringstream ss; ss    <<  "Invalid opA instruction at the position of "  <<  bundleIdx + 1 ; error(ss.str().c_str(),adl_get_current_pos(),adl_get_current_group()); } ;
        }
}

static void validateInputOpC ( int * exts [  ] , bool extVp , bool extFNOP , bool extDONE , int bundleIdx ) {
      if ( * exts [ 0 ] > 0 || * exts [ 1 ] > 0 || * exts [ 2 ] > 0 || * exts [ 4 ] > 0 || * exts [ 3 ] > 0 || extVp || extFNOP || extDONE ) {
            { std::ostringstream ss; ss    <<  "Invalid opC instruction at the position of "  <<  bundleIdx + 1 ; error(ss.str().c_str(),adl_get_current_pos(),adl_get_current_group()); } ;
        }
}

static void validateInputOpS ( int * exts [  ] , bool extV , bool extFNOP , bool extDONE , int bundleIdx ) {
      if ( * exts [ 0 ] > 0 || * exts [ 1 ] > 0 || * exts [ 2 ] > 0 || * exts [ 4 ] >= 2 || ( * exts [ 4 ] == 1 && extV ) || * exts [ 3 ] > 0 || extFNOP || extDONE ) {
            { std::ostringstream ss; ss    <<  "Invalid opS instruction at the position of "  <<  bundleIdx + 1 ; error(ss.str().c_str(),adl_get_current_pos(),adl_get_current_group()); } ;
        }
}

 uint32_t xtrm1b ( uint32_t xtrm_n ) {
      return ( xtrm_n > ( AU_NUM * 2 ) ) ;
}

 uint32_t xtrm6b ( uint32_t xtrm_n , bits < 1 > all_even ) {
      if ( ( all_even . uint32 (  ) == 1 ) && xtrm_n < 4 ) {
        }
      if ( xtrm_n > AU_NUM * 2 * 64 ) { std::ostringstream ss; ss    <<  "Invalid operand passed to xtrm6b: xtrm_n > AU_NUM*2*64" ; error(ss.str().c_str(),adl_get_current_pos(),adl_get_current_group()); } ;
      if ( xtrm_n > ( AU_NUM * 2 ) ) {
            if ( ( xtrm_n % ( AU_NUM * 2 ) ) != 0 ) { std::ostringstream ss; ss    <<  "Invalid operand passed to xtrm6b: xtrm_n not a multiple of half line" ; error(ss.str().c_str(),adl_get_current_pos(),adl_get_current_group()); } ;
            return xtrm_n / ( AU_NUM * 2 ) - 1 ;
        } else {
            if ( ( xtrm_n < 2 ) || ( xtrm_n > 128 ) || ( xtrm_n & ( xtrm_n - 1 ) ) ) { std::ostringstream ss; ss    <<  "Invalid operand passed to xtrm6b: xtrm_n not a power of 2 between 2 and half line" ; error(ss.str().c_str(),adl_get_current_pos(),adl_get_current_group()); } ;
            return log2_fun_as ( xtrm_n ) ;
        }
}


static void post_packet_asm(adl::InstrBundle & b,int current_position ATTRIBUTE_UNUSED)
{
       adl::InstrBundle bb ;
       adl::InstrInfo ii , ii_S , ii_X , ii_Z , ii_V , ii_OpZ ;
       bool extVs0 = false , extVs1 = false , extVs2 = false , extVror = false , extVrol = false ;
       bool extVwr = false , extVau = false , extVsau = false , extVp = false ;
       bool extVsauDot = false ;
       bool extV = false , extZ = false ;
       bool extFNOP = false , extLOOPEND = false , extDONE = false , extLOOPBREAK = false ;
       int extA = 0 , extB = 0 , extC = 0 , extD = 0 , extS = 0 , extVld = 0 ;
       int extX = 0 , extNOP = 0 ;
       int posA [ 2 ] = {
            - 1
            ,
            - 1
        } ;
       int posB [ 2 ] = {
            - 1
            ,
            - 1
        } ;
       int posC [ 2 ] = {
            - 1
            ,
            - 1
        } ;
       int posD [ 2 ] = {
            - 1
            ,
            - 1
        } ;
       int posS [ 2 ] = {
            - 1
            ,
            - 1
        } ;
       int posX [ 2 ] = {
            - 1
            ,
            - 1
        } ;
       int posVld [ 2 ] = {
            - 1
            ,
            - 1
        } ;
       int posVs0 = - 1 ;
       int posVs1 = - 1 ;
       int posVs2 = - 1 ;
       int posVror = - 1 ;
       int posVrol = - 1 ;
       int posVwr = - 1 ;
       int posVau = - 1 ;
       int posVsau = - 1 ;
       int posVp = - 1 ;
       int posVsauDot = - 1 ;
       int posZ = - 1 ;
       int * exts [ 8 ] = {
            & extA
            ,
            & extB
            ,
            & extC
            ,
            & extD
            ,
            & extS
            ,
            & extVld
            ,
            & extX
            ,
            & extNOP
        } ;
      if ( false ) {
            b [ 0 ] . instrHasAttr ( instr_opBA ) ;
            b [ 0 ] . instrHasAttr ( instr_opCA ) ;
            b [ 0 ] . instrHasAttr ( instr_opS_HI_st_Iu19_gZ ) ;
            b [ 0 ] . instrHasAttr ( instr_opS_HI_st_Iu19_h ) ;
            b [ 0 ] . instrHasAttr ( instr_opS_HI_ld_gZ_Iu19 ) ;
            b [ 0 ] . instrHasAttr ( instr_opS_HI_ld_h_Iu19 ) ;
            b [ 0 ] . instrHasAttr ( instr_opS_HI_ld_h_Iu19 ) ;
            b [ 0 ] . instrHasAttr ( instr_opS_HI_mv_sp_Iu20 ) ;
            b [ 0 ] . instrHasAttr ( instr_opS_HI_ldh_gZ_Iu19_sign ) ;
            b [ 0 ] . instrHasAttr ( instr_opS_HI_ldh_gZ_Iu19_unsign ) ;
            b [ 0 ] . instrHasAttr ( instr_opS_HI_sth_Iu19_gZ ) ;
            b [ 0 ] . instrHasAttr ( instr_opS_LO_st_Iu19_gZ ) ;
            b [ 0 ] . instrHasAttr ( instr_opS_LO_st_Iu19_h ) ;
            b [ 0 ] . instrHasAttr ( instr_opS_LO_mv_sp_Iu20 ) ;
            b [ 0 ] . instrHasAttr ( instr_opS_LO_mv_sp_Iu20 ) ;
            b [ 0 ] . instrHasAttr ( instr_opS_LO_ldh_gZ_Iu19_unsign ) ;
            b [ 0 ] . instrHasAttr ( instr_opS_LO_ld_h_Iu19 ) ;
            b [ 0 ] . instrHasAttr ( instr_opS_LO_sth_Iu19_gZ ) ;
            b [ 0 ] . instrHasAttr ( instr_opS_LO_ldh_gZ_Iu19_sign ) ;
            b [ 0 ] . instrHasAttr ( instr_opS_LO_ld_gZ_Iu19 ) ;
            b [ 0 ] . instrHasAttr ( instr_jmp_jsr ) ;
            b [ 0 ] . instrHasAttr ( instr_rts ) ;
            b [ 0 ] . instrHasAttr ( instr_null ) ;
            b [ 0 ] . instrHasAttr ( instr_loop_begin ) ;
            b [ 0 ] . instrHasAttr ( instr_loop_label ) ;
            b [ 0 ] . instrHasAttr ( instr_inst ) ;
            b [ 0 ] . instrHasAttr ( instr_vcpu1 ) ;
            b [ 0 ] . instrHasAttr ( instr_vcpu2 ) ;
            b [ 0 ] . instrHasAttr ( instr_vcpu3 ) ;
            b [ 0 ] . instrHasAttr ( instr_wide_imm ) ;
            b [ 0 ] . instrHasAttr ( instr_var ) ;
            b [ 0 ] . instrHasAttr ( instr_set_prec ) ;
            b [ 0 ] . instrHasAttr ( instr_set_smode ) ;
            b [ 0 ] . instrHasAttr ( instr_lut ) ;
            b [ 0 ] . instrHasAttr ( sau_out_nco ) ;
            b [ 0 ] . instrHasAttr ( param_ATAN_PRESENT ) ;
            b [ 0 ] . instrHasAttr ( param_CCP_PRESENT ) ;
            b [ 0 ] . instrHasAttr ( param_EXP_PRESENT ) ;
            b [ 0 ] . instrHasAttr ( param_LD_ELEM_REORDER ) ;
            b [ 0 ] . instrHasAttr ( param_LOG2_PRESENT ) ;
            b [ 0 ] . instrHasAttr ( param_LUT_TABLE_COUNT ) ;
            b [ 0 ] . instrHasAttr ( param_NCO_PRESENT ) ;
            b [ 0 ] . instrHasAttr ( param_RCP_PRESENT ) ;
            b [ 0 ] . instrHasAttr ( param_RF_2SCOMP_PRESENT ) ;
            b [ 0 ] . instrHasAttr ( param_RRT_PRESENT ) ;
            b [ 0 ] . instrHasAttr ( param_SCALAR_FP_PRESENT ) ;
            b [ 0 ] . instrHasAttr ( param_SIN_COS_PRESENT ) ;
            b [ 0 ] . instrHasAttr ( param_ST_LLR8_QAM_ENABLE ) ;
            b [ 0 ] . instrHasAttr ( param_STACK_OFFSET ) ;
            b [ 0 ] . instrHasAttr ( param_UNALIGN ) ;
            b [ 0 ] . instrHasAttr ( param_VEC_PRED_PRESENT ) ;
            b [ 0 ] . instrHasAttr ( param_VEC_RED_PRESENT ) ;
        }
       bool exchangedOpBtoOpS = compactOpSes ( b ) ;
      if ( false == exchangedOpBtoOpS ) {
            exchangedOpBtoOpS = exchangeOpBtOpS ( b ) ;
        }
      adjustCurrLabel (  ) ;
       int Size = b . size (  ) ;
       bool extFlag , formatFlag = true ;
      if ( ( Size < 1 ) || ( Size > 13 ) ) {
            formatFlag = false ;
            { std::ostringstream ss; ss    <<  "Invalid instruction formation size: "  <<  Size ; error(ss.str().c_str(),adl_get_current_pos(),adl_get_current_group()); } ;
        } else {
            for (  int i = 0 ; i < b . size (  ) ; ++ i ) {
                  extFlag = false ;
                  if ( b [ i ] . instrHasAttr ( instr_opA ) ) {
                        validateInputOpA ( exts , extVp , extFNOP , extDONE , i ) ;
                        posA [ extA ++ ] = i ;
                        extFlag = true ;
                    }
                  if ( b [ i ] . instrHasAttr ( instr_opB ) ) {
                        if ( ( extA + extB + extVld >= 3 ) || extVp || extC > 0 || ( extS > 0 && false == b [ i ] . instrHasAttr ( instr_opBS ) ) || extD > 0 || extFNOP || extDONE ) {
                              { std::ostringstream ss; ss    <<  "Invalid opB instruction at the position of "  <<  i + 1 ; error(ss.str().c_str(),adl_get_current_pos(),adl_get_current_group()); } ;
                          } else {
                              posB [ extB ++ ] = i ;
                              if ( exchangedOpBtoOpS ) {
                                    exchangeOpBtoOpS ( b , extB , extS , posB , posS ) ;
                                }
                              extFlag = true ;
                          }
                    }
                  if ( b [ i ] . instrHasAttr ( instr_opC ) ) {
                        if ( exchangeOpCtoOpA ( b , i , extA , posA ) ) continue ;
                        if ( exchangeOpCtoOpB ( b , i , extB ) ) continue ;
                        if ( exchangeOpCtoOpS ( b , i , extS ) ) continue ;
                        validateInputOpC ( exts , extVp , extFNOP , extDONE , i ) ;
                        posC [ extC ++ ] = i ;
                        extFlag = true ;
                    }
                  if ( b [ i ] . instrHasAttr ( instr_opD ) ) {
                        if ( extA > 0 || extB > 0 || extC > 0 || ( extS > 0 && false == b [ i ] . instrHasAttr ( instr_opDS ) ) || ( extS > 0 && false != b [ i ] . instrHasAttr ( instr_opDS ) && false == opDSCheckIfExchangable ( b [ i ] ) ) || ( extV && false == b [ i ] . instrHasAttr ( instr_opDS ) ) || ( extV && false != b [ i ] . instrHasAttr ( instr_opDS ) && false == opDSCheckIfExchangable ( b [ i ] ) ) || ( extD > 0 ) || extFNOP || extDONE ) {
                              { std::ostringstream ss; ss    <<  "Invalid opD instruction at the position of "  <<  i + 1 ; error(ss.str().c_str(),adl_get_current_pos(),adl_get_current_group()); } ;
                          } else {
                              posD [ extD ++ ] = i ;
                              extFlag = true ;
                              if ( false != b [ i ] . instrHasAttr ( instr_opDS ) && false != opDSCheckIfExchangable ( b [ i ] ) ) {
                                    exchangeOpDtoOpS ( b , extD , extS , extV , posD , posS ) ;
                                    continue ;
                                }
                          }
                    }
                  if ( b [ i ] . instrHasAttr ( instr_opS ) ) {
                        validateInputOpS ( exts , extV , extFNOP , extDONE , i ) ;
                        posS [ extS ++ ] = i ;
                        extFlag = true ;
                    }
                  if ( b [ i ] . instrHasAttr ( instr_opV ) ) {
                        if ( extS >= 2 || extDONE || ( extD > 0 && false == b [ posD [ 0 ] ] . instrHasAttr ( instr_opDS ) ) || ( extD > 0 && true == b [ posD [ 0 ] ] . instrHasAttr ( instr_opDS ) && false == opDSCheckIfExchangable ( b [ i ] ) ) ) {
                              { std::ostringstream ss; ss    <<  "Invalid opV instruction at the position of "  <<  i + 1 ; error(ss.str().c_str(),adl_get_current_pos(),adl_get_current_group()); } ;
                          } else {
                              extV = true ;
                          }
                        extFlag = true ;
                    }
                  if ( b [ i ] . instrHasAttr ( instr_opVs0 ) ) {
                        if ( extVs0 ) {
                              { std::ostringstream ss; ss    <<  "Invalid opVs0 instruction at the position of "  <<  i + 1 ; error(ss.str().c_str(),adl_get_current_pos(),adl_get_current_group()); } ;
                          } else {
                              extVs0 = true ;
                              posVs0 = i ;
                          }
                        extFlag = true ;
                    }
                  if ( b [ i ] . instrHasAttr ( instr_opVs1 ) ) {
                        if ( extVs1 ) {
                              { std::ostringstream ss; ss    <<  "Invalid opVs1 instruction at the position of "  <<  i + 1 ; error(ss.str().c_str(),adl_get_current_pos(),adl_get_current_group()); } ;
                          } else {
                              extVs1 = true ;
                              posVs1 = i ;
                          }
                        extFlag = true ;
                    }
                  if ( b [ i ] . instrHasAttr ( instr_opVs2 ) ) {
                        if ( extVs2 ) {
                              { std::ostringstream ss; ss    <<  "Invalid opVs2 instruction at the position of "  <<  i + 1 ; error(ss.str().c_str(),adl_get_current_pos(),adl_get_current_group()); } ;
                          } else {
                              extVs2 = true ;
                              posVs2 = i ;
                          }
                        extFlag = true ;
                    }
                  if ( b [ i ] . instrHasAttr ( instr_opVror ) ) {
                        if ( extVror ) {
                              { std::ostringstream ss; ss    <<  "Invalid opVror instruction at the position of "  <<  i + 1 ; error(ss.str().c_str(),adl_get_current_pos(),adl_get_current_group()); } ;
                          } else {
                              extVror = true ;
                              posVror = i ;
                          }
                        extFlag = true ;
                    }
                  if ( b [ i ] . instrHasAttr ( instr_opVrol ) ) {
                        if ( extVrol ) {
                              { std::ostringstream ss; ss    <<  "Invalid opVrol instruction at the position of "  <<  i + 1 ; error(ss.str().c_str(),adl_get_current_pos(),adl_get_current_group()); } ;
                          } else {
                              extVrol = true ;
                              posVrol = i ;
                          }
                        extFlag = true ;
                    }
                  if ( b [ i ] . instrHasAttr ( instr_opVld ) ) {
                        if ( extA + extB + extVld >= 3 ) {
                              { std::ostringstream ss; ss    <<  "Invalid opVld instruction at the position of "  <<  i + 1 ; error(ss.str().c_str(),adl_get_current_pos(),adl_get_current_group()); } ;
                          } else {
                              posVld [ extVld ++ ] = i ;
                              extFlag = true ;
                          }
                    }
                  if ( b [ i ] . instrHasAttr ( instr_opVwr ) ) {
                        if ( extVwr ) {
                              { std::ostringstream ss; ss    <<  "Invalid opVwr instruction at the position of "  <<  i + 1 ; error(ss.str().c_str(),adl_get_current_pos(),adl_get_current_group()); } ;
                          } else {
                              extVwr = true ;
                              posVwr = i ;
                          }
                        extFlag = true ;
                    }
                  if ( b [ i ] . instrHasAttr ( instr_opVau ) ) {
                        if ( extVau || extVp || extVsauDot ) {
                              { std::ostringstream ss; ss    <<  "Invalid opVau instruction at the position of "  <<  i + 1 ; error(ss.str().c_str(),adl_get_current_pos(),adl_get_current_group()); } ;
                          } else {
                              extVau = true ;
                              posVau = i ;
                          }
                        extFlag = true ;
                    }
                  if ( b [ i ] . instrHasAttr ( instr_opVsau ) ) {
                        if ( extVsau || extVp || extVsauDot ) {
                              { std::ostringstream ss; ss    <<  "Invalid opVsau instruction at the position of "  <<  i + 1 ; error(ss.str().c_str(),adl_get_current_pos(),adl_get_current_group()); } ;
                          } else {
                              extVsau = true ;
                              posVsau = i ;
                          }
                        extFlag = true ;
                    }
                  if ( b [ i ] . instrHasAttr ( instr_opVsauDot ) ) {
                        if ( extVsauDot || extVp || extVau ) {
                              { std::ostringstream ss; ss    <<  "Invalid opVsauDot instruction at the position of "  <<  i + 1 ; error(ss.str().c_str(),adl_get_current_pos(),adl_get_current_group()); } ;
                          } else {
                              extVsauDot = true ;
                              posVsauDot = i ;
                          }
                        extFlag = true ;
                    }
                  if ( b [ i ] . instrHasAttr ( instr_opVp ) ) {
                        if ( ( extVp ) || ( extB > 0 ) || ( extC > 0 ) || ( extA > 1 ) ) {
                              { std::ostringstream ss; ss    <<  "Invalid opVp instruction at the position of "  <<  i + 1 ; error(ss.str().c_str(),adl_get_current_pos(),adl_get_current_group()); } ;
                          } else {
                              extVp = true ;
                              posVp = i ;
                          }
                        extFlag = true ;
                    }
                  if ( b [ i ] . instrHasAttr ( instr_opZ ) ) {
                        if ( extZ || extLOOPBREAK ) {
                              { std::ostringstream ss; ss    <<  "Invalid opZ instruction at the position of "  <<  i + 1 ; error(ss.str().c_str(),adl_get_current_pos(),adl_get_current_group()); } ;
                          } else {
                              extZ = true ;
                              posZ = i ;
                          }
                        extFlag = true ;
                    }
                  if ( b [ i ] . instrHasAttr ( instr_opX ) ) {
                        if ( extX >= 2 ) {
                              { std::ostringstream ss; ss    <<  "Invalid opX instruction at the position of "  <<  i + 1 ; error(ss.str().c_str(),adl_get_current_pos(),adl_get_current_group()); } ;
                          } else {
                              posX [ extX ++ ] = i ;
                          }
                        extFlag = true ;
                    }
                  if ( b [ i ] . instrHasAttr ( instr_fnop ) && ! b [ i ] . instrHasAttr ( instr_loop_end ) ) {
                        if ( extFNOP || ( extA > 0 ) || ( extB > 0 ) || ( extC > 0 ) || ( extD > 0 ) || ( extS > 0 ) || extDONE || extV || ( extX > 1 ) ) {
                              { std::ostringstream ss; ss    <<  "Invalid fnop instruction at the position of "  <<  i + 1 ; error(ss.str().c_str(),adl_get_current_pos(),adl_get_current_group()); } ;
                          } else {
                              extFNOP = true ;
                          }
                        extFlag = true ;
                    }
                  if ( b [ i ] . instrHasAttr ( instr_loop_end ) ) {
                        if ( extLOOPEND ) {
                              { std::ostringstream ss; ss    <<  "Invalid loop_end instruction at the position of "  <<  i + 1 ; error(ss.str().c_str(),adl_get_current_pos(),adl_get_current_group()); } ;
                          } else {
                              extLOOPEND = true ;
                          }
                        extFlag = true ;
                    }
                  if ( b [ i ] . instrHasAttr ( instr_done ) ) {
                        if ( extDONE || extFNOP || extV ) {
                              { std::ostringstream ss; ss    <<  "Invalid done instruction at the position of "  <<  i + 1 ; error(ss.str().c_str(),adl_get_current_pos(),adl_get_current_group()); } ;
                          } else {
                              extDONE = true ;
                          }
                        extFlag = true ;
                    }
                  if ( b [ i ] . instrHasAttr ( instr_jmp_jsr ) && ( b [ i ] . instrHasAttr ( instr_loop ) || b [ i ] . instrHasAttr ( instr_swi ) ) ) {
                        if ( extZ ) {
                              { std::ostringstream ss; ss    <<  "Invalid loop_break instruction at the position of "  <<  i + 1 ; error(ss.str().c_str(),adl_get_current_pos(),adl_get_current_group()); } ;
                          } else {
                              extLOOPBREAK = true ;
                          }
                    }
                  if ( ! extFlag ) {
                        { std::ostringstream ss; ss    <<  "Invalid instruction at the position of "  <<  i + 1 ; error(ss.str().c_str(),adl_get_current_pos(),adl_get_current_group()); } ;
                    }
                  if ( b [ i ] . instrHasAttr ( instr_nop ) && ! b [ i ] . instrHasAttr ( instr_fnop ) ) extNOP ++ ;
              }
            if ( ( extNOP == 1 ) && ( Size == 1 ) ) {
                  ii_S = createInstr ( "nop_s" ) ;
                  b . push_back ( ii_S ) ;
                  posS [ 0 ] = b . size (  ) - 1 ;
                  extS = 1 ;
                  extA = 0 ;
                  extB = 0 ;
                  extC = 0 ;
                  extD = 0 ;
              }
            if ( extLOOPBREAK ) {
                  ii_OpZ = createInstr ( "loop_break" ) ;
                  b . push_back ( ii_OpZ ) ;
                  extZ = true ;
                  posZ = b . size (  ) - 1 ;
              }
            exchangeOpAtoOpB ( b , extB , extA , extVld , posA , posB ) ;
            if ( ( extS == 1 ) && ( extB == 1 ) && ( b [ posB [ 0 ] ] . instrHasAttr ( instr_opBS ) ) && ( b [ posB [ 0 ] ] . instrHasAttr ( instr_nop ) ) ) {
                  b . push_back ( replaceInstr ( b [ posB [ 0 ] ] , "nop_s" ) ) ;
                  posS [ extS ++ ] = b . size (  ) - 1 ;
                  extB = 0 ;
              }
             uint32_t numBCSD = extB + extC + extS + extD ;
            if ( extVld == 2 && b [ posVld [ 0 ] ] . instrHasAttr ( instr_opVldB ) && numBCSD == 0 ) {
                  if ( b [ posVld [ 0 ] ] . instrHasAttrVal ( instr_inst , "ldB_Rx_opB" ) ) {
                        b . push_back ( replaceInstr ( b [ posVld [ 0 ] ] , "ldB_Rx_opB" ) ) ;
                        posB [ extB ++ ] = b . size (  ) - 1 ;
                        posVld [ 0 ] = posVld [ 1 ] ;
                        extVld -- ;
                    }
              }
            if ( extVld == 2 && b [ posVld [ 1 ] ] . instrHasAttr ( instr_opVldB ) && numBCSD == 0 ) {
                  if ( b [ posVld [ 1 ] ] . instrHasAttrVal ( instr_inst , "ldB_Rx_opB" ) ) {
                        b . push_back ( replaceInstr ( b [ posVld [ 1 ] ] , "ldB_Rx_opB" ) ) ;
                        posB [ extB ++ ] = b . size (  ) - 1 ;
                        extVld -- ;
                    }
              }
            if ( extLOOPEND && ( Size == 1 ) ) {
                  extFNOP = true ;
              }
            if ( ! extZ ) {
                  ii_Z = createInstr ( "opZ_nop" ) ;
                  b . push_back ( ii_Z ) ;
                  posZ = b . size (  ) - 1 ;
              }
            if ( ! extVs0 ) {
                  ii_V = createInstr ( "rd_s0_nop" ) ;
                  b . push_back ( ii_V ) ;
                  posVs0 = b . size (  ) - 1 ;
              }
            if ( ! extVs1 ) {
                  ii_V = createInstr ( "rd_s1_nop" ) ;
                  b . push_back ( ii_V ) ;
                  posVs1 = b . size (  ) - 1 ;
              }
            if ( ! extVs2 ) {
                  ii_V = createInstr ( "rd_s2_nop" ) ;
                  b . push_back ( ii_V ) ;
                  posVs2 = b . size (  ) - 1 ;
              }
            if ( ! extVror ) {
                  ii_V = createInstr ( "ror_nop" ) ;
                  b . push_back ( ii_V ) ;
                  posVror = b . size (  ) - 1 ;
              }
            if ( ! extVrol ) {
                  ii_V = createInstr ( "rol_nop" ) ;
                  b . push_back ( ii_V ) ;
                  posVrol = b . size (  ) - 1 ;
              }
            if ( extVld == 0 ) {
                  ii_V = createInstr ( "ld_Rx_nop" ) ;
                  b . push_back ( ii_V ) ;
                  posVld [ 0 ] = b . size (  ) - 1 ;
              }
            if ( ! extVwr ) {
                  ii_V = createInstr ( "wr_nop" ) ;
                  b . push_back ( ii_V ) ;
                  posVwr = b . size (  ) - 1 ;
              }
            if ( ! extVau ) {
                  ii_V = createInstr ( "au_nop" ) ;
                  b . push_back ( ii_V ) ;
                  posVau = b . size (  ) - 1 ;
              }
            if ( ! extVsau ) {
                  ii_V = createInstr ( "sau_nop" ) ;
                  b . push_back ( ii_V ) ;
                  posVsau = b . size (  ) - 1 ;
              }
            while ( extX < 2 ) {
                  ii_X = createInstr ( "opX_nop" ) ;
                  b . push_back ( ii_X ) ;
                  posX [ extX ++ ] = b . size (  ) - 1 ;
              }
            formatFlag = false ;
             int instrToBuil = decideWhichInstrToBuild ( extVs0 , extVs1 , extVs2 , extVror , extVrol , extVwr , extVau , extVsau , extVsauDot , extVp , extV , extZ , extFNOP , extLOOPEND , extDONE , extLOOPBREAK , extA , extB , extC , extD , extS , extVld , extX , extNOP ) ;
            switch ( instrToBuil ) {
                  case 1 : {
                        formatFlag = createOpXBAVZInstr ( posB , posA , posX , posZ , posVs2 , posVs1 , posVs0 , posVror , posVrol , posVld , posVwr , posVsau , posVau , ii , b ) ;
                        break ;
                    }
                  case 10 : {
                        formatFlag = createOpXBAVaZInstr ( posB , posA , posX , posZ , posVs2 , posVs1 , posVs0 , posVror , posVrol , posVld , posVwr , posVsauDot , ii , b ) ;
                        break ;
                    }
                  case 2 : {
                        formatFlag = createOpXVpAVZInstr ( posVp , posA , posX , posZ , posVs2 , posVs1 , posVs0 , posVror , posVrol , posVld , posVwr , posVsau , ii , b ) ;
                        break ;
                    }
                  case 3 : {
                        formatFlag = createOpXXSSZInstr ( extS , posX , posZ , posS , extV , ii_S , ii , b ) ;
                        break ;
                    }
                  case 4 : {
                        formatFlag = createOpSVpZInstr ( posS , posX , posZ , posVs2 , posVs1 , posVs0 , posVror , posVrol , posVld , posVwr , posVsau , posVp , ii , b ) ;
                        break ;
                    }
                  case 5 : {
                        formatFlag = createOpXCVZInstr ( posC , posX , posZ , posVs2 , posVs1 , posVs0 , posVror , posVrol , posVld , posVwr , posVsau , posVau , ii , b ) ;
                        break ;
                    }
                  case 9 : {
                        formatFlag = createOpXCVaZInstr ( posC , posX , posZ , posVs2 , posVs1 , posVs0 , posVror , posVrol , posVld , posVwr , posVsauDot , ii , b ) ;
                        break ;
                    }
                  case 6 : {
                        formatFlag = createOpXDZInstr ( posD , posX , posZ , ii , b ) ;
                        break ;
                    }
                  case 7 : {
                        formatFlag = createOpXSVaZInstr ( posS , posX , posZ , posVs2 , posVs1 , posVs0 , posVror , posVrol , posVld , posVwr , posVsauDot , ii , b ) ;
                        break ;
                    }
                  case 8 : {
                        formatFlag = createOpXSVZInstr ( posS , posX , posZ , posVs2 , posVs1 , posVs0 , posVror , posVrol , posVld , posVwr , posVsau , posVau , ii , b ) ;
                        break ;
                    }
                  default : {
                        break ;
                    }
              }
             ;
            if ( ! formatFlag ) {
                  { std::ostringstream ss; ss    <<  "Invalid instruction format" ; error(ss.str().c_str(),adl_get_current_pos(),adl_get_current_group()); } ;
              }
        }
      if ( formatFlag ) {
            bb . push_back ( ii ) ;
        }
      b = bb ;
}
static struct adl_asm_instr asm_instrs[] ATTRIBUTE_UNUSED = {
   {"",0 } 
};
static int num_asm_instrs ATTRIBUTE_UNUSED = 0;
static int internal_current_table = 0;
static bool show_warnings = false;
static struct hash_control *instr_hash[1];

static struct hash_control *reg_hash;

static struct hash_control *asm_instr_hash;

static struct hash_control *instr_pfx_fields_hash;

static const char *terminating_chars     = "\t .{}\n";

static const char *min_terminating_chars = "\t {}\n";

static bool setup_endianness()
{
  adl_setup_endianness(false); return true;
}

static bool setup_endianness_var ATTRIBUTE_UNUSED = setup_endianness();

void vcpu_md_begin()
{
  adl_setup_general(min_terminating_chars,terminating_chars,1,0,0,post_packet_asm,0,init_queue_size, init_queue_offset, show_warnings, true,1);
  adl_setup_comments(init_comment_strs, init_num_comment_strs, init_line_comment_strs, init_num_line_comment_strs);
  adl_setup_instrfields(adl_operands, num_adl_operands,adl_operands_by_index, num_adl_operands_by_index);
  adl_setup_grouping(packet_begin_chars, packet_end_chars);
  adl_setup_prefix(pfx_queue, 0,0,0,reset_prefix_counters);
  adl_setup_instr_separators(instr_separator_chars);
  adl_setup_relocations(adl_elf_howto_table,num_adl_elf_howtos,adl_relocs_by_index,num_adl_relocs_by_index);
  instr_hash[0] = adl_setup_instructions(other_instructions,num_other_instructions,adl_operands);
  reg_hash = adl_setup_name_hash(adl_regnames,num_adl_regnames,"register");
  asm_instr_hash = 0;
  instr_pfx_fields_hash = 0;
  adl_setup_finish();
}

std::string adl_asm_version = "2020.4.5";

extern "C" void vcpu_md_assemble(char *str)
{
  adl_assemble(str,instr_hash[internal_current_table],asm_instr_hash,reg_hash,instr_pfx_fields_hash,33,internal_current_table,adl_itnames[internal_current_table]);
}

extern "C" void vcpu_md_apply_fix (fixS *fixP ,valueT *valP ,segT seg)
{
  if (!acb_apply_fix(fixP,valP,seg)) {
    adl_apply_fix(fixP,valP,seg);
  }
}

int adl_parse_option(int,char*);

extern "C" int vcpu_md_parse_option (int c,char *arg)
{
  if (c == 'd') {
    show_warnings = TRUE;
    return 1;
  } else if (c == 'm') {
    if (!strcmp(arg,"default")) {
      internal_current_table = 0;
      return 1;
    }
     else if (!strcmp(arg,"instr_opA")) {
      internal_current_table = 1;
      return 1;
    }
     else if (!strcmp(arg,"instr_opB")) {
      internal_current_table = 2;
      return 1;
    }
     else if (!strcmp(arg,"instr_opZ")) {
      internal_current_table = 3;
      return 1;
    }
     else if (!strcmp(arg,"instr_opX_HI")) {
      internal_current_table = 4;
      return 1;
    }
     else if (!strcmp(arg,"instr_opX_LO")) {
      internal_current_table = 5;
      return 1;
    }
     else if (!strcmp(arg,"instr_opC")) {
      internal_current_table = 6;
      return 1;
    }
     else if (!strcmp(arg,"instr_opD")) {
      internal_current_table = 7;
      return 1;
    }
     else if (!strcmp(arg,"instr_fnop")) {
      internal_current_table = 8;
      return 1;
    }
     else if (!strcmp(arg,"instr_opVs0")) {
      internal_current_table = 9;
      return 1;
    }
     else if (!strcmp(arg,"instr_opVs1")) {
      internal_current_table = 10;
      return 1;
    }
     else if (!strcmp(arg,"instr_opVs2")) {
      internal_current_table = 11;
      return 1;
    }
     else if (!strcmp(arg,"instr_opVror")) {
      internal_current_table = 12;
      return 1;
    }
     else if (!strcmp(arg,"instr_opVrol")) {
      internal_current_table = 13;
      return 1;
    }
     else if (!strcmp(arg,"instr_opVld")) {
      internal_current_table = 14;
      return 1;
    }
     else if (!strcmp(arg,"instr_opVwr")) {
      internal_current_table = 15;
      return 1;
    }
     else if (!strcmp(arg,"instr_opVau")) {
      internal_current_table = 16;
      return 1;
    }
     else if (!strcmp(arg,"instr_opVsau")) {
      internal_current_table = 17;
      return 1;
    }
     else if (!strcmp(arg,"instr_opVsauDot")) {
      internal_current_table = 18;
      return 1;
    }
     else if (!strcmp(arg,"instr_opVp")) {
      internal_current_table = 19;
      return 1;
    }
     else if (!strcmp(arg,"instr_opS_HI")) {
      internal_current_table = 20;
      return 1;
    }
     else if (!strcmp(arg,"instr_opS_LO")) {
      internal_current_table = 21;
      return 1;
    }
     else if (!strcmp(arg,"instr_ocram")) {
      internal_current_table = 22;
      return 1;
    }
  }
  return adl_parse_option(c,arg);
}

void adl_show_usage(FILE*);

extern "C" void vcpu_md_show_usage (FILE *stream ATTRIBUTE_UNUSED)
{
  fprintf (stream,
  "\nInstruction-selection options:\n\n"
  "-mdefault		Select the default instruction table.\n"
  "-minstr_opA		Select the 'instr_opA' instruction table.\n"
  "-minstr_opB		Select the 'instr_opB' instruction table.\n"
  "-minstr_opZ		Select the 'instr_opZ' instruction table.\n"
  "-minstr_opX_HI		Select the 'instr_opX_HI' instruction table.\n"
  "-minstr_opX_LO		Select the 'instr_opX_LO' instruction table.\n"
  "-minstr_opC		Select the 'instr_opC' instruction table.\n"
  "-minstr_opD		Select the 'instr_opD' instruction table.\n"
  "-minstr_fnop		Select the 'instr_fnop' instruction table.\n"
  "-minstr_opVs0		Select the 'instr_opVs0' instruction table.\n"
  "-minstr_opVs1		Select the 'instr_opVs1' instruction table.\n"
  "-minstr_opVs2		Select the 'instr_opVs2' instruction table.\n"
  "-minstr_opVror		Select the 'instr_opVror' instruction table.\n"
  "-minstr_opVrol		Select the 'instr_opVrol' instruction table.\n"
  "-minstr_opVld		Select the 'instr_opVld' instruction table.\n"
  "-minstr_opVwr		Select the 'instr_opVwr' instruction table.\n"
  "-minstr_opVau		Select the 'instr_opVau' instruction table.\n"
  "-minstr_opVsau		Select the 'instr_opVsau' instruction table.\n"
  "-minstr_opVsauDot		Select the 'instr_opVsauDot' instruction table.\n"
  "-minstr_opVp		Select the 'instr_opVp' instruction table.\n"
  "-minstr_opS_HI		Select the 'instr_opS_HI' instruction table.\n"
  "-minstr_opS_LO		Select the 'instr_opS_LO' instruction table.\n"
  "-minstr_ocram		Select the 'instr_ocram' instruction table.\n"
  "-d			Show debugging warnings about undefined symbols.\n"
  );
  adl_show_usage(stream);
}

extern "C" void vcpu_adl_get_instr_names(const char ***names, int *num_names)
{
  *names = instr_names;
  *num_names = num_instr_names;
};

extern "C" void vcpu_adl_get_instr_ops(const struct adl_name_pair **names, int* num_names)
{
  *names = adl_regnames;
  *num_names = num_adl_regnames;
}

extern "C" reloc_howto_type *vcpu_adl_get_howto_array(unsigned *num_howtos)
{
	*num_howtos = num_adl_elf_howtos - 1;
	return adl_elf_howto_table;
}


extern "C" reloc_howto_type *vcpu_adl_elf_type_to_howto(unsigned r)
{
	switch (r) {
	case 23:
		return &adl_elf_howto_table[0];
	case 24:
		return &adl_elf_howto_table[1];
	case 28:
		return &adl_elf_howto_table[2];
	case 21:
		return &adl_elf_howto_table[3];
	case 22:
		return &adl_elf_howto_table[4];
	case 9:
		return &adl_elf_howto_table[5];
	case 26:
		return &adl_elf_howto_table[6];
	case 27:
		return &adl_elf_howto_table[7];
	case 29:
		return &adl_elf_howto_table[8];
	case 5:
		return &adl_elf_howto_table[9];
	case 4:
		return &adl_elf_howto_table[10];
	case 30:
		return &adl_elf_howto_table[11];
	case 31:
		return &adl_elf_howto_table[12];
	case 32:
		return &adl_elf_howto_table[13];
	case 13:
		return &adl_elf_howto_table[14];
	case 11:
		return &adl_elf_howto_table[15];
	case 25:
		return &adl_elf_howto_table[16];
	case 8:
		return &adl_elf_howto_table[17];
	case 7:
		return &adl_elf_howto_table[18];
	case 15:
		return &adl_elf_howto_table[19];
	case 14:
		return &adl_elf_howto_table[20];
	case 1:
		return &adl_elf_howto_table[21];
	case 2:
		return &adl_elf_howto_table[22];
	case 3:
		return &adl_elf_howto_table[23];
	case 12:
		return &adl_elf_howto_table[24];
	case 19:
		return &adl_elf_howto_table[25];
	}
	return 0;
}

extern "C" reloc_howto_type *vcpu_adl_bfd_code_to_howto(bfd_reloc_code_real_type code)
{
	switch (code) {
	case (BFD_RELOC_UNUSED + 25) :
		return &adl_elf_howto_table[20];
	case (BFD_RELOC_UNUSED + 24) :
		return &adl_elf_howto_table[19];
	case (BFD_RELOC_UNUSED + 23) :
		return &adl_elf_howto_table[18];
	case (BFD_RELOC_UNUSED + 22) :
		return &adl_elf_howto_table[17];
	case (BFD_RELOC_UNUSED + 21) :
		return &adl_elf_howto_table[16];
	case (BFD_RELOC_UNUSED + 20) :
		return &adl_elf_howto_table[24];
	case (BFD_RELOC_UNUSED + 19) :
		return &adl_elf_howto_table[15];
	case (BFD_RELOC_UNUSED + 18) :
		return &adl_elf_howto_table[14];
	case (BFD_RELOC_UNUSED + 17) :
		return &adl_elf_howto_table[13];
	case (BFD_RELOC_UNUSED + 16) :
		return &adl_elf_howto_table[12];
	case (BFD_RELOC_UNUSED + 15) :
		return &adl_elf_howto_table[11];
	case (BFD_RELOC_UNUSED + 14) :
		return &adl_elf_howto_table[10];
	case (BFD_RELOC_UNUSED + 13) :
		return &adl_elf_howto_table[9];
	case (BFD_RELOC_UNUSED + 12) :
		return &adl_elf_howto_table[8];
	case (BFD_RELOC_UNUSED + 11) :
		return &adl_elf_howto_table[7];
	case (BFD_RELOC_UNUSED + 10) :
		return &adl_elf_howto_table[6];
	case (BFD_RELOC_UNUSED + 9) :
		return &adl_elf_howto_table[5];
	case (BFD_RELOC_UNUSED + 8) :
		return &adl_elf_howto_table[21];
	case (BFD_RELOC_UNUSED + 7) :
		return &adl_elf_howto_table[23];
	case (BFD_RELOC_UNUSED + 6) :
		return &adl_elf_howto_table[25];
	case (BFD_RELOC_UNUSED + 5) :
		return &adl_elf_howto_table[4];
	case (BFD_RELOC_UNUSED + 4) :
		return &adl_elf_howto_table[3];
	case (BFD_RELOC_UNUSED + 3) :
		return &adl_elf_howto_table[2];
	case (BFD_RELOC_UNUSED + 2) :
		return &adl_elf_howto_table[1];
	case (BFD_RELOC_UNUSED + 1) :
		return &adl_elf_howto_table[0];
	case 5:
		return &adl_elf_howto_table[22];
	default:
		return 0;
	}
}

extern "C" bfd_boolean  vcpu_dt_debug(void);

extern "C" bfd_boolean  vcpu_dt_debug(void)
{
  #ifdef _DEVTECH_DEBUG_
  return TRUE;
  #else
  return FALSE;
  #endif
}

#include "vcpu-assembler.inc"

const size_t idx_list_0[] = { 0 };
const size_t idx_list_1[] = { 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15 };
const size_t idx_list_2[] = { 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31 };
const size_t idx_list_3[] = { 0, 2 };
const size_t idx_list_4[] = { 1 };
const size_t idx_list_5[] = { 1, 2 };
const size_t idx_list_6[] = { 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32 };
const size_t idx_list_7[] = { 2 };
const size_t idx_list_8[] = { 2, 4 };
const size_t idx_list_9[] = { 3 };
const size_t idx_list_10[] = { 4 };

size_t num_vcpu_modifiers = 137;
struct modifier_info vcpu_modifiers[] = {
	{ _sym1011_modifier, 1, idx_list_4 },
	{ _sym1012_modifier, 1, idx_list_4 },
	{ _sym1223_modifier, 1, idx_list_4 },
	{ _sym1229_modifier, 1, idx_list_4 },
	{ _sym1283_modifier, 1, idx_list_0 },
	{ _sym1292_modifier, 2, idx_list_5 },
	{ _sym1299_modifier, 2, idx_list_5 },
	{ _sym1305_modifier, 1, idx_list_4 },
	{ _sym1312_modifier, 1, idx_list_4 },
	{ _sym1424_modifier, 1, idx_list_0 },
	{ _sym1460_modifier, 1, idx_list_10 },
	{ _sym1461_modifier, 2, idx_list_8 },
	{ _sym1549_modifier, 1, idx_list_4 },
	{ _sym1572_modifier, 1, idx_list_4 },
	{ _sym1591_modifier, 1, idx_list_0 },
	{ _sym1616_modifier, 1, idx_list_4 },
	{ _sym1639_modifier, 1, idx_list_4 },
	{ _sym2122_modifier, 1, idx_list_0 },
	{ _sym2129_modifier, 1, idx_list_0 },
	{ _sym2135_modifier, 2, idx_list_5 },
	{ _sym2144_modifier, 1, idx_list_4 },
	{ _sym2159_modifier, 2, idx_list_5 },
	{ _sym2160_modifier, 1, idx_list_0 },
	{ _sym2166_modifier, 1, idx_list_4 },
	{ _sym2167_modifier, 1, idx_list_0 },
	{ _sym2174_modifier, 2, idx_list_5 },
	{ _sym2181_modifier, 1, idx_list_4 },
	{ _sym2710_modifier, 32, idx_list_2 },
	{ _sym2716_modifier, 32, idx_list_2 },
	{ _sym2781_modifier, 1, idx_list_0 },
	{ _sym2782_modifier, 1, idx_list_0 },
	{ _sym2793_modifier, 1, idx_list_0 },
	{ _sym2794_modifier, 1, idx_list_0 },
	{ _sym2835_modifier, 2, idx_list_3 },
	{ _sym2836_modifier, 2, idx_list_3 },
	{ _sym2886_modifier, 32, idx_list_6 },
	{ _sym2892_modifier, 32, idx_list_2 },
	{ _sym3794_modifier, 1, idx_list_7 },
	{ _sym3795_modifier, 1, idx_list_7 },
	{ _sym3836_modifier, 1, idx_list_7 },
	{ _sym3837_modifier, 1, idx_list_7 },
	{ _sym3886_modifier, 1, idx_list_7 },
	{ _sym3887_modifier, 1, idx_list_7 },
	{ _sym4228_modifier, 1, idx_list_9 },
	{ _sym4229_modifier, 1, idx_list_9 },
	{ _sym4292_modifier, 1, idx_list_9 },
	{ _sym4293_modifier, 1, idx_list_9 },
	{ _sym4369_modifier, 1, idx_list_9 },
	{ _sym4370_modifier, 1, idx_list_9 },
	{ _sym4469_modifier, 1, idx_list_9 },
	{ _sym4470_modifier, 1, idx_list_9 },
	{ _sym4533_modifier, 1, idx_list_9 },
	{ _sym4534_modifier, 1, idx_list_9 },
	{ _sym4610_modifier, 1, idx_list_9 },
	{ _sym4611_modifier, 1, idx_list_9 },
	{ _sym485_modifier, 1, idx_list_4 },
	{ _sym486_modifier, 1, idx_list_4 },
	{ _sym4907_modifier, 16, idx_list_1 },
	{ _sym4916_modifier, 16, idx_list_1 },
	{ _sym4922_modifier, 16, idx_list_1 },
	{ _sym4931_modifier, 16, idx_list_1 },
	{ _sym5108_modifier, 1, idx_list_4 },
	{ _sym5109_modifier, 1, idx_list_4 },
	{ _sym5158_modifier, 1, idx_list_4 },
	{ _sym5159_modifier, 1, idx_list_4 },
	{ _sym5274_modifier, 1, idx_list_4 },
	{ _sym5275_modifier, 1, idx_list_4 },
	{ _sym536_modifier, 1, idx_list_4 },
	{ _sym537_modifier, 1, idx_list_4 },
	{ _sym544_modifier, 1, idx_list_4 },
	{ _sym545_modifier, 1, idx_list_4 },
	{ _sym5481_modifier, 1, idx_list_4 },
	{ _sym5482_modifier, 1, idx_list_4 },
	{ _sym5523_modifier, 1, idx_list_4 },
	{ _sym5524_modifier, 1, idx_list_4 },
	{ _sym5565_modifier, 1, idx_list_4 },
	{ _sym5566_modifier, 1, idx_list_4 },
	{ _sym559_modifier, 1, idx_list_4 },
	{ _sym560_modifier, 1, idx_list_4 },
	{ _sym5616_modifier, 1, idx_list_4 },
	{ _sym5617_modifier, 1, idx_list_4 },
	{ _sym5684_modifier, 1, idx_list_4 },
	{ _sym5685_modifier, 1, idx_list_4 },
	{ _sym5726_modifier, 1, idx_list_4 },
	{ _sym5727_modifier, 1, idx_list_4 },
	{ _sym6125_modifier, 1, idx_list_7 },
	{ _sym6126_modifier, 1, idx_list_7 },
	{ _sym6167_modifier, 1, idx_list_7 },
	{ _sym6168_modifier, 1, idx_list_7 },
	{ _sym6217_modifier, 1, idx_list_7 },
	{ _sym6218_modifier, 1, idx_list_7 },
	{ _sym6559_modifier, 1, idx_list_9 },
	{ _sym6560_modifier, 1, idx_list_9 },
	{ _sym6623_modifier, 1, idx_list_9 },
	{ _sym6624_modifier, 1, idx_list_9 },
	{ _sym6700_modifier, 1, idx_list_9 },
	{ _sym6701_modifier, 1, idx_list_9 },
	{ _sym6800_modifier, 1, idx_list_9 },
	{ _sym6801_modifier, 1, idx_list_9 },
	{ _sym685_modifier, 1, idx_list_4 },
	{ _sym6864_modifier, 1, idx_list_9 },
	{ _sym6865_modifier, 1, idx_list_9 },
	{ _sym6941_modifier, 1, idx_list_9 },
	{ _sym6942_modifier, 1, idx_list_9 },
	{ _sym695_modifier, 1, idx_list_4 },
	{ _sym7238_modifier, 16, idx_list_1 },
	{ _sym7247_modifier, 16, idx_list_1 },
	{ _sym7253_modifier, 16, idx_list_1 },
	{ _sym7262_modifier, 16, idx_list_1 },
	{ _sym7439_modifier, 1, idx_list_4 },
	{ _sym7440_modifier, 1, idx_list_4 },
	{ _sym7489_modifier, 1, idx_list_4 },
	{ _sym7490_modifier, 1, idx_list_4 },
	{ _sym752_modifier, 1, idx_list_4 },
	{ _sym753_modifier, 1, idx_list_4 },
	{ _sym7605_modifier, 1, idx_list_4 },
	{ _sym7606_modifier, 1, idx_list_4 },
	{ _sym7812_modifier, 1, idx_list_4 },
	{ _sym7813_modifier, 1, idx_list_4 },
	{ _sym782_modifier, 1, idx_list_4 },
	{ _sym783_modifier, 1, idx_list_4 },
	{ _sym7854_modifier, 1, idx_list_4 },
	{ _sym7855_modifier, 1, idx_list_4 },
	{ _sym7896_modifier, 1, idx_list_4 },
	{ _sym7897_modifier, 1, idx_list_4 },
	{ _sym7947_modifier, 1, idx_list_4 },
	{ _sym7948_modifier, 1, idx_list_4 },
	{ _sym8015_modifier, 1, idx_list_4 },
	{ _sym8016_modifier, 1, idx_list_4 },
	{ _sym8057_modifier, 1, idx_list_4 },
	{ _sym8058_modifier, 1, idx_list_4 },
	{ _sym812_modifier, 1, idx_list_4 },
	{ _sym813_modifier, 1, idx_list_4 },
	{ _sym983_modifier, 1, idx_list_4 },
	{ _sym984_modifier, 1, idx_list_4 },
	{ _sym991_modifier, 1, idx_list_4 },
	{ _sym992_modifier, 1, idx_list_4 },
	{ NULL, 0, NULL, },
};
