
---------- Begin Simulation Statistics ----------
sim_seconds                                  1.203967                       # Number of seconds simulated
sim_ticks                                1203966650500                       # Number of ticks simulated
final_tick                               1203966650500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  36153                       # Simulator instruction rate (inst/s)
host_op_rate                                    52816                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               87054790                       # Simulator tick rate (ticks/s)
host_mem_usage                                 828672                       # Number of bytes of host memory used
host_seconds                                 13829.99                       # Real time elapsed on the host
sim_insts                                   500000001                       # Number of instructions simulated
sim_ops                                     730450447                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::cpu.inst          710848                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data        48347840                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           49058688                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst       710848                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        710848                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks     24953792                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        24953792                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu.inst            11107                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data           755435                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              766542                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks        389903                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             389903                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst             590422                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data           40157126                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              40747547                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst        590422                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           590422                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks        20726315                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             20726315                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks        20726315                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst            590422                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data          40157126                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             61473862                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                      766542                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     389903                       # Number of write requests accepted
system.mem_ctrls.readBursts                    766542                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   389903                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM               48957376                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  101312                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                24950016                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                49058688                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             24953792                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                   1583                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                    37                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs       360252                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             49061                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             50307                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             58024                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             45383                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             44507                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             44219                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             46745                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             45844                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             43021                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             43392                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            47185                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            47747                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            49421                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            49371                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            49752                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            50980                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             25147                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             24870                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             26791                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             23771                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             23143                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             22680                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             23928                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             23840                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             22880                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             22996                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            24358                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            24133                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            24701                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            25019                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            25284                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            26303                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                  1203933895500                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                766542                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               389903                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  756490                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    8074                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     282                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     113                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  14843                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  15710                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  22411                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  22462                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  22449                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  22447                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  22439                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  22439                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  22440                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  22432                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  22443                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  22450                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  22542                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  22596                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  22443                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  22435                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  22431                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  22431                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       588930                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    125.494358                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    92.089110                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   155.131907                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       407881     69.26%     69.26% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       118367     20.10%     89.36% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        26039      4.42%     93.78% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        10006      1.70%     95.48% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        13067      2.22%     97.70% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         2200      0.37%     98.07% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         1637      0.28%     98.35% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         1475      0.25%     98.60% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         8258      1.40%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       588930                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        22431                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      34.102002                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     26.017061                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    167.043060                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-1023        22422     99.96%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-2047            3      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-3071            1      0.00%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-5119            1      0.00%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-6143            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::7168-8191            2      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::19456-20479            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         22431                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        22431                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.379698                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.354040                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.932093                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             6715     29.94%     29.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              866      3.86%     33.80% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            14473     64.52%     98.32% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              372      1.66%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                5      0.02%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         22431                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                  11268885250                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat             25611866500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                 3824795000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     14731.36                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                33481.36                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                        40.66                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        20.72                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     40.75                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     20.73                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.48                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.32                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.16                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.46                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                   361465                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  204408                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 47.25                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                52.43                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                    1041064.55                       # Average gap between requests
system.mem_ctrls.pageHitRate                    49.00                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy               2219079240                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy               1210807125                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy              2995902000                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy             1258221600                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy          78637107120                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy         240275007000                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy         511611285000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy           838207409085                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            696.205953                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE 849658389000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF   40203020000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT  314103329750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy               2233231560                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy               1218529125                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy              2970778200                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy             1267967520                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy          78637107120                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy         236230808265                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy         515158827750                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy           837717249540                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            695.798832                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE 855587040500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF   40203020000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT  308174678250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.workload.num_syscalls                   86                       # Number of system calls
system.cpu.numCycles                       2407933301                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                   500000001                       # Number of instructions committed
system.cpu.committedOps                     730450447                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses             729688907                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                    663                       # Number of float alu accesses
system.cpu.num_func_calls                     1453961                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts     31770496                       # number of instructions that are conditional controls
system.cpu.num_int_insts                    729688907                       # number of integer instructions
system.cpu.num_fp_insts                           663                       # number of float instructions
system.cpu.num_int_register_reads          1698743410                       # number of times the integer registers were read
system.cpu.num_int_register_writes          621892952                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                 1009                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                 429                       # number of times the floating registers were written
system.cpu.num_cc_register_reads            180840558                       # number of times the CC registers were read
system.cpu.num_cc_register_writes           276245127                       # number of times the CC registers were written
system.cpu.num_mem_refs                     295985459                       # number of memory refs
system.cpu.num_load_insts                   225946750                       # Number of load instructions
system.cpu.num_store_insts                   70038709                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                 2407933301                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.Branches                          37843296                       # Number of branches fetched
system.cpu.op_class::No_OpClass                 94739      0.01%      0.01% # Class of executed instruction
system.cpu.op_class::IntAlu                 434349070     59.46%     59.48% # Class of executed instruction
system.cpu.op_class::IntMult                    20662      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::IntDiv                       119      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::FloatAdd                     398      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdAlu                        0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::MemRead                225946750     30.93%     90.41% # Class of executed instruction
system.cpu.op_class::MemWrite                70038709      9.59%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                  730450447                       # Class of executed instruction
system.cpu.dcache.tags.replacements           2042575                       # number of replacements
system.cpu.dcache.tags.tagsinuse          2042.882713                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           293940844                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           2044623                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            143.762857                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle        3527214500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data  2042.882713                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.997501                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.997501                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         2048                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           16                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3         1213                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          817                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         594015557                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        594015557                       # Number of data accesses
system.cpu.dcache.ReadReq_hits::cpu.data    224491119                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       224491119                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data     69449725                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       69449725                       # number of WriteReq hits
system.cpu.dcache.demand_hits::cpu.data     293940844                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        293940844                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data    293940844                       # number of overall hits
system.cpu.dcache.overall_hits::total       293940844                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data      1439254                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       1439254                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data       588985                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       588985                       # number of WriteReq misses
system.cpu.dcache.SoftPFReq_misses::cpu.data        16384                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total        16384                       # number of SoftPFReq misses
system.cpu.dcache.demand_misses::cpu.data      2028239                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        2028239                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data      2044623                       # number of overall misses
system.cpu.dcache.overall_misses::total       2044623                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data  49542952500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  49542952500                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data  30775889000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  30775889000                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data  80318841500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  80318841500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data  80318841500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  80318841500                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data    225930373                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    225930373                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data     70038710                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     70038710                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::cpu.data        16384                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total        16384                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data    295969083                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    295969083                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data    295985467                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    295985467                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.006370                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.006370                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.008409                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.008409                       # miss rate for WriteReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::cpu.data            1                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total            1                       # miss rate for SoftPFReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.006853                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.006853                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.006908                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.006908                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 34422.660976                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 34422.660976                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 52252.415596                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 52252.415596                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 39600.284533                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 39600.284533                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 39282.959010                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 39282.959010                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs       235825                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              5184                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    45.490934                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks       947484                       # number of writebacks
system.cpu.dcache.writebacks::total            947484                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_misses::cpu.data      1439254                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      1439254                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data       588985                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       588985                       # number of WriteReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::cpu.data        16384                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total        16384                       # number of SoftPFReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data      2028239                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      2028239                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data      2044623                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      2044623                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data  48103698500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  48103698500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data  30186904000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  30186904000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::cpu.data   1280239984                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total   1280239984                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data  78290602500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  78290602500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data  79570842484                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  79570842484                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.006370                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.006370                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.008409                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.008409                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::cpu.data            1                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total            1                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.006853                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.006853                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.006908                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.006908                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 33422.660976                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 33422.660976                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 51252.415596                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 51252.415596                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::cpu.data 78139.647461                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 78139.647461                       # average SoftPFReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 38600.284533                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 38600.284533                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 38917.121877                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 38917.121877                       # average overall mshr miss latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dtb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.fast_writes             0                       # number of fast writes performed
system.cpu.dtb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu.dtb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.cpu.icache.tags.replacements          11764482                       # number of replacements
system.cpu.icache.tags.tagsinuse            15.999973                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           675633365                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs          11764498                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             57.429851                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle           4187500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst    15.999973                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.999998                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999998                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1            7                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            9                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses        1386560224                       # Number of tag accesses
system.cpu.icache.tags.data_accesses       1386560224                       # Number of data accesses
system.cpu.icache.ReadReq_hits::cpu.inst    675633365                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       675633365                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst     675633365                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        675633365                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst    675633365                       # number of overall hits
system.cpu.icache.overall_hits::total       675633365                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst     11764498                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total      11764498                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst     11764498                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total       11764498                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst     11764498                       # number of overall misses
system.cpu.icache.overall_misses::total      11764498                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst 153946893000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total 153946893000                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst 153946893000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total 153946893000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst 153946893000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total 153946893000                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst    687397863                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    687397863                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst    687397863                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    687397863                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst    687397863                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    687397863                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.017115                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.017115                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.017115                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.017115                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.017115                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.017115                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 13085.717130                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 13085.717130                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 13085.717130                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 13085.717130                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 13085.717130                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 13085.717130                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.writebacks::writebacks     11764482                       # number of writebacks
system.cpu.icache.writebacks::total          11764482                       # number of writebacks
system.cpu.icache.ReadReq_mshr_misses::cpu.inst     11764498                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total     11764498                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst     11764498                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total     11764498                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst     11764498                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total     11764498                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst 142182395000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total 142182395000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst 142182395000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total 142182395000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst 142182395000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total 142182395000                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.017115                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.017115                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.017115                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.017115                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.017115                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.017115                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 12085.717130                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 12085.717130                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 12085.717130                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 12085.717130                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 12085.717130                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 12085.717130                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.itb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.fast_writes             0                       # number of fast writes performed
system.cpu.itb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu.itb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.l2.tags.replacements                    775335                       # number of replacements
system.l2.tags.tagsinuse                 15659.121084                       # Cycle average of tags in use
system.l2.tags.total_refs                    26163762                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    791250                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     33.066366                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle              133580632500                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks     7378.669964                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.inst         93.711953                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data       8186.739168                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.450358                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.inst         0.005720                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.499679                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.955757                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         15915                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1            9                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2           11                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3           79                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        15816                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.971375                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  28996412                       # Number of tag accesses
system.l2.tags.data_accesses                 28996412                       # Number of data accesses
system.l2.WritebackDirty_hits::writebacks       947484                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           947484                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks     11764481                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         11764481                       # number of WritebackClean hits
system.l2.ReadExReq_hits::cpu.data             280051                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                280051                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::cpu.inst        11753391                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total           11753391                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::cpu.data        1009137                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           1009137                       # number of ReadSharedReq hits
system.l2.demand_hits::cpu.inst              11753391                       # number of demand (read+write) hits
system.l2.demand_hits::cpu.data               1289188                       # number of demand (read+write) hits
system.l2.demand_hits::total                 13042579                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.inst             11753391                       # number of overall hits
system.l2.overall_hits::cpu.data              1289188                       # number of overall hits
system.l2.overall_hits::total                13042579                       # number of overall hits
system.l2.ReadExReq_misses::cpu.data           308934                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              308934                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::cpu.inst         11107                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            11107                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::cpu.data       446501                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          446501                       # number of ReadSharedReq misses
system.l2.demand_misses::cpu.inst               11107                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data              755435                       # number of demand (read+write) misses
system.l2.demand_misses::total                 766542                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst              11107                       # number of overall misses
system.l2.overall_misses::cpu.data             755435                       # number of overall misses
system.l2.overall_misses::total                766542                       # number of overall misses
system.l2.ReadExReq_miss_latency::cpu.data  26362695000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   26362695000                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu.inst    902373500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    902373500                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu.data  36604472000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  36604472000                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::cpu.inst     902373500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data   62967167000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      63869540500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst    902373500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data  62967167000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     63869540500                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks       947484                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       947484                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks     11764481                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     11764481                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data         588985                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            588985                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu.inst     11764498                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total       11764498                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu.data      1455638                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       1455638                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst          11764498                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data           2044623                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             13809121                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst         11764498                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data          2044623                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            13809121                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.524519                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.524519                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::cpu.inst     0.000944                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.000944                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::cpu.data     0.306739                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.306739                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::cpu.inst         0.000944                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.369474                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.055510                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst        0.000944                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.369474                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.055510                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::cpu.data 85334.391812                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 85334.391812                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu.inst 81243.675160                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 81243.675160                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu.data 81980.716729                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 81980.716729                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 81243.675160                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 83352.197079                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 83321.645128                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 81243.675160                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 83352.197079                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 83321.645128                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks               389903                       # number of writebacks
system.l2.writebacks::total                    389903                       # number of writebacks
system.l2.CleanEvict_mshr_misses::writebacks        71946                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total         71946                       # number of CleanEvict MSHR misses
system.l2.ReadExReq_mshr_misses::cpu.data       308934                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         308934                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu.inst        11107                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        11107                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu.data       446501                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       446501                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst          11107                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data         755435                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            766542                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst         11107                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data        755435                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           766542                       # number of overall MSHR misses
system.l2.ReadExReq_mshr_miss_latency::cpu.data  23273355000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  23273355000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu.inst    791303500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    791303500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu.data  32139462000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  32139462000                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst    791303500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data  55412817000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  56204120500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst    791303500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data  55412817000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  56204120500                       # number of overall MSHR miss cycles
system.l2.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.524519                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.524519                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu.inst     0.000944                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.000944                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu.data     0.306739                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.306739                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst     0.000944                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.369474                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.055510                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst     0.000944                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.369474                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.055510                       # mshr miss rate for overall accesses
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 75334.391812                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 75334.391812                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 71243.675160                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 71243.675160                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu.data 71980.716729                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 71980.716729                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 71243.675160                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 73352.197079                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 73321.645128                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 71243.675160                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 73352.197079                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 73321.645128                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadResp             457608                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       389903                       # Transaction distribution
system.membus.trans_dist::CleanEvict           360252                       # Transaction distribution
system.membus.trans_dist::ReadExReq            308934                       # Transaction distribution
system.membus.trans_dist::ReadExResp           308934                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        457608                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      2283239                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total      2283239                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                2283239                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     74012480                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total     74012480                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                74012480                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoop_fanout::samples           1516697                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 1516697    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             1516697                       # Request fanout histogram
system.membus.reqLayer2.occupancy          3088282500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.3                       # Layer utilization (%)
system.membus.respLayer1.occupancy         4147651750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.3                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests     27616178                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests     13807057                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops          97126                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops        97126                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.trans_dist::ReadResp          13220136                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      1337387                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     11764481                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         1480523                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           588985                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          588985                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq      11764498                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      1455638                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side     35293477                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      6131821                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              41425298                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side   1505854656                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    191494848                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             1697349504                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          775335                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples         14584456                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.006660                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.081334                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               14487329     99.33%     99.33% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  97127      0.67%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           14584456                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        26520055000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy       17646747000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             1.5                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        3066934500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.3                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
