// Seed: 64077567
module module_0 (
    input  tri  id_0,
    input  wor  id_1,
    input  tri1 id_2,
    output tri0 id_3
);
  assign module_2.id_6 = 0;
endmodule
module module_1 (
    output tri   id_0,
    input  tri0  id_1,
    output logic id_2,
    input  wand  id_3
);
  if (-1'd0) begin : LABEL_0
    logic id_5;
  end else integer [1 : -1] id_6;
  module_0 modCall_1 (
      id_3,
      id_3,
      id_3,
      id_0
  );
  assign modCall_1.id_3 = 0;
  always id_2 <= id_1 / -1;
endmodule
module module_2 (
    output tri0 id_0,
    output tri0 id_1,
    output supply1 id_2,
    output tri id_3,
    input supply1 id_4,
    input tri0 id_5,
    input wand id_6,
    output wire id_7
    , id_12,
    input supply1 id_8,
    output wand id_9,
    input uwire id_10
);
  wire id_13;
  assign id_12 = -1'b0;
  tri1 id_14;
  module_0 modCall_1 (
      id_8,
      id_10,
      id_6,
      id_9
  );
  assign id_9 = !1;
  string id_15 = "";
  assign id_1  = id_12;
  assign id_14 = 1'h0;
endmodule
