
fsm.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001f8  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000ada0  08000200  08000200  00010200  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000424  0800afa0  0800afa0  0001afa0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800b3c4  0800b3c4  00020238  2**0
                  CONTENTS
  4 .ARM          00000008  0800b3c4  0800b3c4  0001b3c4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800b3cc  0800b3cc  00020238  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800b3cc  0800b3cc  0001b3cc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800b3d0  0800b3d0  0001b3d0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000238  20000000  0800b3d4  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000004d8  20000238  0800b60c  00020238  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000710  0800b60c  00020710  2**0
                  ALLOC
 11 .ARM.attributes 0000002e  00000000  00000000  00020238  2**0
                  CONTENTS, READONLY
 12 .debug_info   0002361f  00000000  00000000  00020266  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00004b6b  00000000  00000000  00043885  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001638  00000000  00000000  000483f0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00001410  00000000  00000000  00049a28  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002c694  00000000  00000000  0004ae38  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001dee2  00000000  00000000  000774cc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    001069e5  00000000  00000000  000953ae  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  0019bd93  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000065cc  00000000  00000000  0019bde8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000200 <__do_global_dtors_aux>:
 8000200:	b510      	push	{r4, lr}
 8000202:	4c05      	ldr	r4, [pc, #20]	; (8000218 <__do_global_dtors_aux+0x18>)
 8000204:	7823      	ldrb	r3, [r4, #0]
 8000206:	b933      	cbnz	r3, 8000216 <__do_global_dtors_aux+0x16>
 8000208:	4b04      	ldr	r3, [pc, #16]	; (800021c <__do_global_dtors_aux+0x1c>)
 800020a:	b113      	cbz	r3, 8000212 <__do_global_dtors_aux+0x12>
 800020c:	4804      	ldr	r0, [pc, #16]	; (8000220 <__do_global_dtors_aux+0x20>)
 800020e:	f3af 8000 	nop.w
 8000212:	2301      	movs	r3, #1
 8000214:	7023      	strb	r3, [r4, #0]
 8000216:	bd10      	pop	{r4, pc}
 8000218:	20000238 	.word	0x20000238
 800021c:	00000000 	.word	0x00000000
 8000220:	0800af88 	.word	0x0800af88

08000224 <frame_dummy>:
 8000224:	b508      	push	{r3, lr}
 8000226:	4b03      	ldr	r3, [pc, #12]	; (8000234 <frame_dummy+0x10>)
 8000228:	b11b      	cbz	r3, 8000232 <frame_dummy+0xe>
 800022a:	4903      	ldr	r1, [pc, #12]	; (8000238 <frame_dummy+0x14>)
 800022c:	4803      	ldr	r0, [pc, #12]	; (800023c <frame_dummy+0x18>)
 800022e:	f3af 8000 	nop.w
 8000232:	bd08      	pop	{r3, pc}
 8000234:	00000000 	.word	0x00000000
 8000238:	2000023c 	.word	0x2000023c
 800023c:	0800af88 	.word	0x0800af88

08000240 <strlen>:
 8000240:	4603      	mov	r3, r0
 8000242:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000246:	2a00      	cmp	r2, #0
 8000248:	d1fb      	bne.n	8000242 <strlen+0x2>
 800024a:	1a18      	subs	r0, r3, r0
 800024c:	3801      	subs	r0, #1
 800024e:	4770      	bx	lr

08000250 <memchr>:
 8000250:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000254:	2a10      	cmp	r2, #16
 8000256:	db2b      	blt.n	80002b0 <memchr+0x60>
 8000258:	f010 0f07 	tst.w	r0, #7
 800025c:	d008      	beq.n	8000270 <memchr+0x20>
 800025e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000262:	3a01      	subs	r2, #1
 8000264:	428b      	cmp	r3, r1
 8000266:	d02d      	beq.n	80002c4 <memchr+0x74>
 8000268:	f010 0f07 	tst.w	r0, #7
 800026c:	b342      	cbz	r2, 80002c0 <memchr+0x70>
 800026e:	d1f6      	bne.n	800025e <memchr+0xe>
 8000270:	b4f0      	push	{r4, r5, r6, r7}
 8000272:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000276:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800027a:	f022 0407 	bic.w	r4, r2, #7
 800027e:	f07f 0700 	mvns.w	r7, #0
 8000282:	2300      	movs	r3, #0
 8000284:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000288:	3c08      	subs	r4, #8
 800028a:	ea85 0501 	eor.w	r5, r5, r1
 800028e:	ea86 0601 	eor.w	r6, r6, r1
 8000292:	fa85 f547 	uadd8	r5, r5, r7
 8000296:	faa3 f587 	sel	r5, r3, r7
 800029a:	fa86 f647 	uadd8	r6, r6, r7
 800029e:	faa5 f687 	sel	r6, r5, r7
 80002a2:	b98e      	cbnz	r6, 80002c8 <memchr+0x78>
 80002a4:	d1ee      	bne.n	8000284 <memchr+0x34>
 80002a6:	bcf0      	pop	{r4, r5, r6, r7}
 80002a8:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80002ac:	f002 0207 	and.w	r2, r2, #7
 80002b0:	b132      	cbz	r2, 80002c0 <memchr+0x70>
 80002b2:	f810 3b01 	ldrb.w	r3, [r0], #1
 80002b6:	3a01      	subs	r2, #1
 80002b8:	ea83 0301 	eor.w	r3, r3, r1
 80002bc:	b113      	cbz	r3, 80002c4 <memchr+0x74>
 80002be:	d1f8      	bne.n	80002b2 <memchr+0x62>
 80002c0:	2000      	movs	r0, #0
 80002c2:	4770      	bx	lr
 80002c4:	3801      	subs	r0, #1
 80002c6:	4770      	bx	lr
 80002c8:	2d00      	cmp	r5, #0
 80002ca:	bf06      	itte	eq
 80002cc:	4635      	moveq	r5, r6
 80002ce:	3803      	subeq	r0, #3
 80002d0:	3807      	subne	r0, #7
 80002d2:	f015 0f01 	tst.w	r5, #1
 80002d6:	d107      	bne.n	80002e8 <memchr+0x98>
 80002d8:	3001      	adds	r0, #1
 80002da:	f415 7f80 	tst.w	r5, #256	; 0x100
 80002de:	bf02      	ittt	eq
 80002e0:	3001      	addeq	r0, #1
 80002e2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002e6:	3001      	addeq	r0, #1
 80002e8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ea:	3801      	subs	r0, #1
 80002ec:	4770      	bx	lr
 80002ee:	bf00      	nop

080002f0 <__aeabi_uldivmod>:
 80002f0:	b953      	cbnz	r3, 8000308 <__aeabi_uldivmod+0x18>
 80002f2:	b94a      	cbnz	r2, 8000308 <__aeabi_uldivmod+0x18>
 80002f4:	2900      	cmp	r1, #0
 80002f6:	bf08      	it	eq
 80002f8:	2800      	cmpeq	r0, #0
 80002fa:	bf1c      	itt	ne
 80002fc:	f04f 31ff 	movne.w	r1, #4294967295
 8000300:	f04f 30ff 	movne.w	r0, #4294967295
 8000304:	f000 b96e 	b.w	80005e4 <__aeabi_idiv0>
 8000308:	f1ad 0c08 	sub.w	ip, sp, #8
 800030c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000310:	f000 f806 	bl	8000320 <__udivmoddi4>
 8000314:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000318:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800031c:	b004      	add	sp, #16
 800031e:	4770      	bx	lr

08000320 <__udivmoddi4>:
 8000320:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000324:	9d08      	ldr	r5, [sp, #32]
 8000326:	4604      	mov	r4, r0
 8000328:	468c      	mov	ip, r1
 800032a:	2b00      	cmp	r3, #0
 800032c:	f040 8083 	bne.w	8000436 <__udivmoddi4+0x116>
 8000330:	428a      	cmp	r2, r1
 8000332:	4617      	mov	r7, r2
 8000334:	d947      	bls.n	80003c6 <__udivmoddi4+0xa6>
 8000336:	fab2 f282 	clz	r2, r2
 800033a:	b142      	cbz	r2, 800034e <__udivmoddi4+0x2e>
 800033c:	f1c2 0020 	rsb	r0, r2, #32
 8000340:	fa24 f000 	lsr.w	r0, r4, r0
 8000344:	4091      	lsls	r1, r2
 8000346:	4097      	lsls	r7, r2
 8000348:	ea40 0c01 	orr.w	ip, r0, r1
 800034c:	4094      	lsls	r4, r2
 800034e:	ea4f 4817 	mov.w	r8, r7, lsr #16
 8000352:	0c23      	lsrs	r3, r4, #16
 8000354:	fbbc f6f8 	udiv	r6, ip, r8
 8000358:	fa1f fe87 	uxth.w	lr, r7
 800035c:	fb08 c116 	mls	r1, r8, r6, ip
 8000360:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000364:	fb06 f10e 	mul.w	r1, r6, lr
 8000368:	4299      	cmp	r1, r3
 800036a:	d909      	bls.n	8000380 <__udivmoddi4+0x60>
 800036c:	18fb      	adds	r3, r7, r3
 800036e:	f106 30ff 	add.w	r0, r6, #4294967295
 8000372:	f080 8119 	bcs.w	80005a8 <__udivmoddi4+0x288>
 8000376:	4299      	cmp	r1, r3
 8000378:	f240 8116 	bls.w	80005a8 <__udivmoddi4+0x288>
 800037c:	3e02      	subs	r6, #2
 800037e:	443b      	add	r3, r7
 8000380:	1a5b      	subs	r3, r3, r1
 8000382:	b2a4      	uxth	r4, r4
 8000384:	fbb3 f0f8 	udiv	r0, r3, r8
 8000388:	fb08 3310 	mls	r3, r8, r0, r3
 800038c:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000390:	fb00 fe0e 	mul.w	lr, r0, lr
 8000394:	45a6      	cmp	lr, r4
 8000396:	d909      	bls.n	80003ac <__udivmoddi4+0x8c>
 8000398:	193c      	adds	r4, r7, r4
 800039a:	f100 33ff 	add.w	r3, r0, #4294967295
 800039e:	f080 8105 	bcs.w	80005ac <__udivmoddi4+0x28c>
 80003a2:	45a6      	cmp	lr, r4
 80003a4:	f240 8102 	bls.w	80005ac <__udivmoddi4+0x28c>
 80003a8:	3802      	subs	r0, #2
 80003aa:	443c      	add	r4, r7
 80003ac:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 80003b0:	eba4 040e 	sub.w	r4, r4, lr
 80003b4:	2600      	movs	r6, #0
 80003b6:	b11d      	cbz	r5, 80003c0 <__udivmoddi4+0xa0>
 80003b8:	40d4      	lsrs	r4, r2
 80003ba:	2300      	movs	r3, #0
 80003bc:	e9c5 4300 	strd	r4, r3, [r5]
 80003c0:	4631      	mov	r1, r6
 80003c2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003c6:	b902      	cbnz	r2, 80003ca <__udivmoddi4+0xaa>
 80003c8:	deff      	udf	#255	; 0xff
 80003ca:	fab2 f282 	clz	r2, r2
 80003ce:	2a00      	cmp	r2, #0
 80003d0:	d150      	bne.n	8000474 <__udivmoddi4+0x154>
 80003d2:	1bcb      	subs	r3, r1, r7
 80003d4:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80003d8:	fa1f f887 	uxth.w	r8, r7
 80003dc:	2601      	movs	r6, #1
 80003de:	fbb3 fcfe 	udiv	ip, r3, lr
 80003e2:	0c21      	lsrs	r1, r4, #16
 80003e4:	fb0e 331c 	mls	r3, lr, ip, r3
 80003e8:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80003ec:	fb08 f30c 	mul.w	r3, r8, ip
 80003f0:	428b      	cmp	r3, r1
 80003f2:	d907      	bls.n	8000404 <__udivmoddi4+0xe4>
 80003f4:	1879      	adds	r1, r7, r1
 80003f6:	f10c 30ff 	add.w	r0, ip, #4294967295
 80003fa:	d202      	bcs.n	8000402 <__udivmoddi4+0xe2>
 80003fc:	428b      	cmp	r3, r1
 80003fe:	f200 80e9 	bhi.w	80005d4 <__udivmoddi4+0x2b4>
 8000402:	4684      	mov	ip, r0
 8000404:	1ac9      	subs	r1, r1, r3
 8000406:	b2a3      	uxth	r3, r4
 8000408:	fbb1 f0fe 	udiv	r0, r1, lr
 800040c:	fb0e 1110 	mls	r1, lr, r0, r1
 8000410:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
 8000414:	fb08 f800 	mul.w	r8, r8, r0
 8000418:	45a0      	cmp	r8, r4
 800041a:	d907      	bls.n	800042c <__udivmoddi4+0x10c>
 800041c:	193c      	adds	r4, r7, r4
 800041e:	f100 33ff 	add.w	r3, r0, #4294967295
 8000422:	d202      	bcs.n	800042a <__udivmoddi4+0x10a>
 8000424:	45a0      	cmp	r8, r4
 8000426:	f200 80d9 	bhi.w	80005dc <__udivmoddi4+0x2bc>
 800042a:	4618      	mov	r0, r3
 800042c:	eba4 0408 	sub.w	r4, r4, r8
 8000430:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000434:	e7bf      	b.n	80003b6 <__udivmoddi4+0x96>
 8000436:	428b      	cmp	r3, r1
 8000438:	d909      	bls.n	800044e <__udivmoddi4+0x12e>
 800043a:	2d00      	cmp	r5, #0
 800043c:	f000 80b1 	beq.w	80005a2 <__udivmoddi4+0x282>
 8000440:	2600      	movs	r6, #0
 8000442:	e9c5 0100 	strd	r0, r1, [r5]
 8000446:	4630      	mov	r0, r6
 8000448:	4631      	mov	r1, r6
 800044a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800044e:	fab3 f683 	clz	r6, r3
 8000452:	2e00      	cmp	r6, #0
 8000454:	d14a      	bne.n	80004ec <__udivmoddi4+0x1cc>
 8000456:	428b      	cmp	r3, r1
 8000458:	d302      	bcc.n	8000460 <__udivmoddi4+0x140>
 800045a:	4282      	cmp	r2, r0
 800045c:	f200 80b8 	bhi.w	80005d0 <__udivmoddi4+0x2b0>
 8000460:	1a84      	subs	r4, r0, r2
 8000462:	eb61 0103 	sbc.w	r1, r1, r3
 8000466:	2001      	movs	r0, #1
 8000468:	468c      	mov	ip, r1
 800046a:	2d00      	cmp	r5, #0
 800046c:	d0a8      	beq.n	80003c0 <__udivmoddi4+0xa0>
 800046e:	e9c5 4c00 	strd	r4, ip, [r5]
 8000472:	e7a5      	b.n	80003c0 <__udivmoddi4+0xa0>
 8000474:	f1c2 0320 	rsb	r3, r2, #32
 8000478:	fa20 f603 	lsr.w	r6, r0, r3
 800047c:	4097      	lsls	r7, r2
 800047e:	fa01 f002 	lsl.w	r0, r1, r2
 8000482:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000486:	40d9      	lsrs	r1, r3
 8000488:	4330      	orrs	r0, r6
 800048a:	0c03      	lsrs	r3, r0, #16
 800048c:	fbb1 f6fe 	udiv	r6, r1, lr
 8000490:	fa1f f887 	uxth.w	r8, r7
 8000494:	fb0e 1116 	mls	r1, lr, r6, r1
 8000498:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800049c:	fb06 f108 	mul.w	r1, r6, r8
 80004a0:	4299      	cmp	r1, r3
 80004a2:	fa04 f402 	lsl.w	r4, r4, r2
 80004a6:	d909      	bls.n	80004bc <__udivmoddi4+0x19c>
 80004a8:	18fb      	adds	r3, r7, r3
 80004aa:	f106 3cff 	add.w	ip, r6, #4294967295
 80004ae:	f080 808d 	bcs.w	80005cc <__udivmoddi4+0x2ac>
 80004b2:	4299      	cmp	r1, r3
 80004b4:	f240 808a 	bls.w	80005cc <__udivmoddi4+0x2ac>
 80004b8:	3e02      	subs	r6, #2
 80004ba:	443b      	add	r3, r7
 80004bc:	1a5b      	subs	r3, r3, r1
 80004be:	b281      	uxth	r1, r0
 80004c0:	fbb3 f0fe 	udiv	r0, r3, lr
 80004c4:	fb0e 3310 	mls	r3, lr, r0, r3
 80004c8:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80004cc:	fb00 f308 	mul.w	r3, r0, r8
 80004d0:	428b      	cmp	r3, r1
 80004d2:	d907      	bls.n	80004e4 <__udivmoddi4+0x1c4>
 80004d4:	1879      	adds	r1, r7, r1
 80004d6:	f100 3cff 	add.w	ip, r0, #4294967295
 80004da:	d273      	bcs.n	80005c4 <__udivmoddi4+0x2a4>
 80004dc:	428b      	cmp	r3, r1
 80004de:	d971      	bls.n	80005c4 <__udivmoddi4+0x2a4>
 80004e0:	3802      	subs	r0, #2
 80004e2:	4439      	add	r1, r7
 80004e4:	1acb      	subs	r3, r1, r3
 80004e6:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
 80004ea:	e778      	b.n	80003de <__udivmoddi4+0xbe>
 80004ec:	f1c6 0c20 	rsb	ip, r6, #32
 80004f0:	fa03 f406 	lsl.w	r4, r3, r6
 80004f4:	fa22 f30c 	lsr.w	r3, r2, ip
 80004f8:	431c      	orrs	r4, r3
 80004fa:	fa20 f70c 	lsr.w	r7, r0, ip
 80004fe:	fa01 f306 	lsl.w	r3, r1, r6
 8000502:	ea4f 4e14 	mov.w	lr, r4, lsr #16
 8000506:	fa21 f10c 	lsr.w	r1, r1, ip
 800050a:	431f      	orrs	r7, r3
 800050c:	0c3b      	lsrs	r3, r7, #16
 800050e:	fbb1 f9fe 	udiv	r9, r1, lr
 8000512:	fa1f f884 	uxth.w	r8, r4
 8000516:	fb0e 1119 	mls	r1, lr, r9, r1
 800051a:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 800051e:	fb09 fa08 	mul.w	sl, r9, r8
 8000522:	458a      	cmp	sl, r1
 8000524:	fa02 f206 	lsl.w	r2, r2, r6
 8000528:	fa00 f306 	lsl.w	r3, r0, r6
 800052c:	d908      	bls.n	8000540 <__udivmoddi4+0x220>
 800052e:	1861      	adds	r1, r4, r1
 8000530:	f109 30ff 	add.w	r0, r9, #4294967295
 8000534:	d248      	bcs.n	80005c8 <__udivmoddi4+0x2a8>
 8000536:	458a      	cmp	sl, r1
 8000538:	d946      	bls.n	80005c8 <__udivmoddi4+0x2a8>
 800053a:	f1a9 0902 	sub.w	r9, r9, #2
 800053e:	4421      	add	r1, r4
 8000540:	eba1 010a 	sub.w	r1, r1, sl
 8000544:	b2bf      	uxth	r7, r7
 8000546:	fbb1 f0fe 	udiv	r0, r1, lr
 800054a:	fb0e 1110 	mls	r1, lr, r0, r1
 800054e:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 8000552:	fb00 f808 	mul.w	r8, r0, r8
 8000556:	45b8      	cmp	r8, r7
 8000558:	d907      	bls.n	800056a <__udivmoddi4+0x24a>
 800055a:	19e7      	adds	r7, r4, r7
 800055c:	f100 31ff 	add.w	r1, r0, #4294967295
 8000560:	d22e      	bcs.n	80005c0 <__udivmoddi4+0x2a0>
 8000562:	45b8      	cmp	r8, r7
 8000564:	d92c      	bls.n	80005c0 <__udivmoddi4+0x2a0>
 8000566:	3802      	subs	r0, #2
 8000568:	4427      	add	r7, r4
 800056a:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 800056e:	eba7 0708 	sub.w	r7, r7, r8
 8000572:	fba0 8902 	umull	r8, r9, r0, r2
 8000576:	454f      	cmp	r7, r9
 8000578:	46c6      	mov	lr, r8
 800057a:	4649      	mov	r1, r9
 800057c:	d31a      	bcc.n	80005b4 <__udivmoddi4+0x294>
 800057e:	d017      	beq.n	80005b0 <__udivmoddi4+0x290>
 8000580:	b15d      	cbz	r5, 800059a <__udivmoddi4+0x27a>
 8000582:	ebb3 020e 	subs.w	r2, r3, lr
 8000586:	eb67 0701 	sbc.w	r7, r7, r1
 800058a:	fa07 fc0c 	lsl.w	ip, r7, ip
 800058e:	40f2      	lsrs	r2, r6
 8000590:	ea4c 0202 	orr.w	r2, ip, r2
 8000594:	40f7      	lsrs	r7, r6
 8000596:	e9c5 2700 	strd	r2, r7, [r5]
 800059a:	2600      	movs	r6, #0
 800059c:	4631      	mov	r1, r6
 800059e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80005a2:	462e      	mov	r6, r5
 80005a4:	4628      	mov	r0, r5
 80005a6:	e70b      	b.n	80003c0 <__udivmoddi4+0xa0>
 80005a8:	4606      	mov	r6, r0
 80005aa:	e6e9      	b.n	8000380 <__udivmoddi4+0x60>
 80005ac:	4618      	mov	r0, r3
 80005ae:	e6fd      	b.n	80003ac <__udivmoddi4+0x8c>
 80005b0:	4543      	cmp	r3, r8
 80005b2:	d2e5      	bcs.n	8000580 <__udivmoddi4+0x260>
 80005b4:	ebb8 0e02 	subs.w	lr, r8, r2
 80005b8:	eb69 0104 	sbc.w	r1, r9, r4
 80005bc:	3801      	subs	r0, #1
 80005be:	e7df      	b.n	8000580 <__udivmoddi4+0x260>
 80005c0:	4608      	mov	r0, r1
 80005c2:	e7d2      	b.n	800056a <__udivmoddi4+0x24a>
 80005c4:	4660      	mov	r0, ip
 80005c6:	e78d      	b.n	80004e4 <__udivmoddi4+0x1c4>
 80005c8:	4681      	mov	r9, r0
 80005ca:	e7b9      	b.n	8000540 <__udivmoddi4+0x220>
 80005cc:	4666      	mov	r6, ip
 80005ce:	e775      	b.n	80004bc <__udivmoddi4+0x19c>
 80005d0:	4630      	mov	r0, r6
 80005d2:	e74a      	b.n	800046a <__udivmoddi4+0x14a>
 80005d4:	f1ac 0c02 	sub.w	ip, ip, #2
 80005d8:	4439      	add	r1, r7
 80005da:	e713      	b.n	8000404 <__udivmoddi4+0xe4>
 80005dc:	3802      	subs	r0, #2
 80005de:	443c      	add	r4, r7
 80005e0:	e724      	b.n	800042c <__udivmoddi4+0x10c>
 80005e2:	bf00      	nop

080005e4 <__aeabi_idiv0>:
 80005e4:	4770      	bx	lr
 80005e6:	bf00      	nop

080005e8 <MX_ADC2_Init>:
DMA_HandleTypeDef hdma_adc2;
DMA_HandleTypeDef hdma_adc3;

/* ADC2 init function */
void MX_ADC2_Init(void)
{
 80005e8:	b580      	push	{r7, lr}
 80005ea:	b084      	sub	sp, #16
 80005ec:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC2_Init 0 */

  /* USER CODE END ADC2_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 80005ee:	463b      	mov	r3, r7
 80005f0:	2200      	movs	r2, #0
 80005f2:	601a      	str	r2, [r3, #0]
 80005f4:	605a      	str	r2, [r3, #4]
 80005f6:	609a      	str	r2, [r3, #8]
 80005f8:	60da      	str	r2, [r3, #12]
  /* USER CODE BEGIN ADC2_Init 1 */

  /* USER CODE END ADC2_Init 1 */
  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc2.Instance = ADC2;
 80005fa:	4b21      	ldr	r3, [pc, #132]	; (8000680 <MX_ADC2_Init+0x98>)
 80005fc:	4a21      	ldr	r2, [pc, #132]	; (8000684 <MX_ADC2_Init+0x9c>)
 80005fe:	601a      	str	r2, [r3, #0]
  hadc2.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8000600:	4b1f      	ldr	r3, [pc, #124]	; (8000680 <MX_ADC2_Init+0x98>)
 8000602:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8000606:	605a      	str	r2, [r3, #4]
  hadc2.Init.Resolution = ADC_RESOLUTION_12B;
 8000608:	4b1d      	ldr	r3, [pc, #116]	; (8000680 <MX_ADC2_Init+0x98>)
 800060a:	2200      	movs	r2, #0
 800060c:	609a      	str	r2, [r3, #8]
  hadc2.Init.ScanConvMode = ADC_SCAN_ENABLE;
 800060e:	4b1c      	ldr	r3, [pc, #112]	; (8000680 <MX_ADC2_Init+0x98>)
 8000610:	2201      	movs	r2, #1
 8000612:	611a      	str	r2, [r3, #16]
  hadc2.Init.ContinuousConvMode = ENABLE;
 8000614:	4b1a      	ldr	r3, [pc, #104]	; (8000680 <MX_ADC2_Init+0x98>)
 8000616:	2201      	movs	r2, #1
 8000618:	619a      	str	r2, [r3, #24]
  hadc2.Init.DiscontinuousConvMode = DISABLE;
 800061a:	4b19      	ldr	r3, [pc, #100]	; (8000680 <MX_ADC2_Init+0x98>)
 800061c:	2200      	movs	r2, #0
 800061e:	f883 2020 	strb.w	r2, [r3, #32]
  hadc2.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8000622:	4b17      	ldr	r3, [pc, #92]	; (8000680 <MX_ADC2_Init+0x98>)
 8000624:	2200      	movs	r2, #0
 8000626:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc2.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000628:	4b15      	ldr	r3, [pc, #84]	; (8000680 <MX_ADC2_Init+0x98>)
 800062a:	4a17      	ldr	r2, [pc, #92]	; (8000688 <MX_ADC2_Init+0xa0>)
 800062c:	629a      	str	r2, [r3, #40]	; 0x28
  hadc2.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800062e:	4b14      	ldr	r3, [pc, #80]	; (8000680 <MX_ADC2_Init+0x98>)
 8000630:	2200      	movs	r2, #0
 8000632:	60da      	str	r2, [r3, #12]
  hadc2.Init.NbrOfConversion = 1;
 8000634:	4b12      	ldr	r3, [pc, #72]	; (8000680 <MX_ADC2_Init+0x98>)
 8000636:	2201      	movs	r2, #1
 8000638:	61da      	str	r2, [r3, #28]
  hadc2.Init.DMAContinuousRequests = ENABLE;
 800063a:	4b11      	ldr	r3, [pc, #68]	; (8000680 <MX_ADC2_Init+0x98>)
 800063c:	2201      	movs	r2, #1
 800063e:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc2.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000642:	4b0f      	ldr	r3, [pc, #60]	; (8000680 <MX_ADC2_Init+0x98>)
 8000644:	2201      	movs	r2, #1
 8000646:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc2) != HAL_OK)
 8000648:	480d      	ldr	r0, [pc, #52]	; (8000680 <MX_ADC2_Init+0x98>)
 800064a:	f002 fa8f 	bl	8002b6c <HAL_ADC_Init>
 800064e:	4603      	mov	r3, r0
 8000650:	2b00      	cmp	r3, #0
 8000652:	d001      	beq.n	8000658 <MX_ADC2_Init+0x70>
  {
    Error_Handler();
 8000654:	f000 fce4 	bl	8001020 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_3;
 8000658:	2303      	movs	r3, #3
 800065a:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 800065c:	2301      	movs	r3, #1
 800065e:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_480CYCLES;
 8000660:	2307      	movs	r3, #7
 8000662:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 8000664:	463b      	mov	r3, r7
 8000666:	4619      	mov	r1, r3
 8000668:	4805      	ldr	r0, [pc, #20]	; (8000680 <MX_ADC2_Init+0x98>)
 800066a:	f002 fd81 	bl	8003170 <HAL_ADC_ConfigChannel>
 800066e:	4603      	mov	r3, r0
 8000670:	2b00      	cmp	r3, #0
 8000672:	d001      	beq.n	8000678 <MX_ADC2_Init+0x90>
  {
    Error_Handler();
 8000674:	f000 fcd4 	bl	8001020 <Error_Handler>
  }
  /* USER CODE BEGIN ADC2_Init 2 */

  /* USER CODE END ADC2_Init 2 */

}
 8000678:	bf00      	nop
 800067a:	3710      	adds	r7, #16
 800067c:	46bd      	mov	sp, r7
 800067e:	bd80      	pop	{r7, pc}
 8000680:	2000029c 	.word	0x2000029c
 8000684:	40012100 	.word	0x40012100
 8000688:	0f000001 	.word	0x0f000001

0800068c <MX_ADC3_Init>:
/* ADC3 init function */
void MX_ADC3_Init(void)
{
 800068c:	b580      	push	{r7, lr}
 800068e:	b084      	sub	sp, #16
 8000690:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC3_Init 0 */

  /* USER CODE END ADC3_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8000692:	463b      	mov	r3, r7
 8000694:	2200      	movs	r2, #0
 8000696:	601a      	str	r2, [r3, #0]
 8000698:	605a      	str	r2, [r3, #4]
 800069a:	609a      	str	r2, [r3, #8]
 800069c:	60da      	str	r2, [r3, #12]
  /* USER CODE BEGIN ADC3_Init 1 */

  /* USER CODE END ADC3_Init 1 */
  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc3.Instance = ADC3;
 800069e:	4b46      	ldr	r3, [pc, #280]	; (80007b8 <MX_ADC3_Init+0x12c>)
 80006a0:	4a46      	ldr	r2, [pc, #280]	; (80007bc <MX_ADC3_Init+0x130>)
 80006a2:	601a      	str	r2, [r3, #0]
  hadc3.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 80006a4:	4b44      	ldr	r3, [pc, #272]	; (80007b8 <MX_ADC3_Init+0x12c>)
 80006a6:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 80006aa:	605a      	str	r2, [r3, #4]
  hadc3.Init.Resolution = ADC_RESOLUTION_12B;
 80006ac:	4b42      	ldr	r3, [pc, #264]	; (80007b8 <MX_ADC3_Init+0x12c>)
 80006ae:	2200      	movs	r2, #0
 80006b0:	609a      	str	r2, [r3, #8]
  hadc3.Init.ScanConvMode = ADC_SCAN_ENABLE;
 80006b2:	4b41      	ldr	r3, [pc, #260]	; (80007b8 <MX_ADC3_Init+0x12c>)
 80006b4:	2201      	movs	r2, #1
 80006b6:	611a      	str	r2, [r3, #16]
  hadc3.Init.ContinuousConvMode = ENABLE;
 80006b8:	4b3f      	ldr	r3, [pc, #252]	; (80007b8 <MX_ADC3_Init+0x12c>)
 80006ba:	2201      	movs	r2, #1
 80006bc:	619a      	str	r2, [r3, #24]
  hadc3.Init.DiscontinuousConvMode = DISABLE;
 80006be:	4b3e      	ldr	r3, [pc, #248]	; (80007b8 <MX_ADC3_Init+0x12c>)
 80006c0:	2200      	movs	r2, #0
 80006c2:	f883 2020 	strb.w	r2, [r3, #32]
  hadc3.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80006c6:	4b3c      	ldr	r3, [pc, #240]	; (80007b8 <MX_ADC3_Init+0x12c>)
 80006c8:	2200      	movs	r2, #0
 80006ca:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc3.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80006cc:	4b3a      	ldr	r3, [pc, #232]	; (80007b8 <MX_ADC3_Init+0x12c>)
 80006ce:	4a3c      	ldr	r2, [pc, #240]	; (80007c0 <MX_ADC3_Init+0x134>)
 80006d0:	629a      	str	r2, [r3, #40]	; 0x28
  hadc3.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80006d2:	4b39      	ldr	r3, [pc, #228]	; (80007b8 <MX_ADC3_Init+0x12c>)
 80006d4:	2200      	movs	r2, #0
 80006d6:	60da      	str	r2, [r3, #12]
  hadc3.Init.NbrOfConversion = 6;
 80006d8:	4b37      	ldr	r3, [pc, #220]	; (80007b8 <MX_ADC3_Init+0x12c>)
 80006da:	2206      	movs	r2, #6
 80006dc:	61da      	str	r2, [r3, #28]
  hadc3.Init.DMAContinuousRequests = ENABLE;
 80006de:	4b36      	ldr	r3, [pc, #216]	; (80007b8 <MX_ADC3_Init+0x12c>)
 80006e0:	2201      	movs	r2, #1
 80006e2:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc3.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80006e6:	4b34      	ldr	r3, [pc, #208]	; (80007b8 <MX_ADC3_Init+0x12c>)
 80006e8:	2201      	movs	r2, #1
 80006ea:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc3) != HAL_OK)
 80006ec:	4832      	ldr	r0, [pc, #200]	; (80007b8 <MX_ADC3_Init+0x12c>)
 80006ee:	f002 fa3d 	bl	8002b6c <HAL_ADC_Init>
 80006f2:	4603      	mov	r3, r0
 80006f4:	2b00      	cmp	r3, #0
 80006f6:	d001      	beq.n	80006fc <MX_ADC3_Init+0x70>
  {
    Error_Handler();
 80006f8:	f000 fc92 	bl	8001020 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_10;
 80006fc:	230a      	movs	r3, #10
 80006fe:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8000700:	2301      	movs	r3, #1
 8000702:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_480CYCLES;
 8000704:	2307      	movs	r3, #7
 8000706:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc3, &sConfig) != HAL_OK)
 8000708:	463b      	mov	r3, r7
 800070a:	4619      	mov	r1, r3
 800070c:	482a      	ldr	r0, [pc, #168]	; (80007b8 <MX_ADC3_Init+0x12c>)
 800070e:	f002 fd2f 	bl	8003170 <HAL_ADC_ConfigChannel>
 8000712:	4603      	mov	r3, r0
 8000714:	2b00      	cmp	r3, #0
 8000716:	d001      	beq.n	800071c <MX_ADC3_Init+0x90>
  {
    Error_Handler();
 8000718:	f000 fc82 	bl	8001020 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_13;
 800071c:	230d      	movs	r3, #13
 800071e:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_2;
 8000720:	2302      	movs	r3, #2
 8000722:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc3, &sConfig) != HAL_OK)
 8000724:	463b      	mov	r3, r7
 8000726:	4619      	mov	r1, r3
 8000728:	4823      	ldr	r0, [pc, #140]	; (80007b8 <MX_ADC3_Init+0x12c>)
 800072a:	f002 fd21 	bl	8003170 <HAL_ADC_ConfigChannel>
 800072e:	4603      	mov	r3, r0
 8000730:	2b00      	cmp	r3, #0
 8000732:	d001      	beq.n	8000738 <MX_ADC3_Init+0xac>
  {
    Error_Handler();
 8000734:	f000 fc74 	bl	8001020 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_9;
 8000738:	2309      	movs	r3, #9
 800073a:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_3;
 800073c:	2303      	movs	r3, #3
 800073e:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 8000740:	2300      	movs	r3, #0
 8000742:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc3, &sConfig) != HAL_OK)
 8000744:	463b      	mov	r3, r7
 8000746:	4619      	mov	r1, r3
 8000748:	481b      	ldr	r0, [pc, #108]	; (80007b8 <MX_ADC3_Init+0x12c>)
 800074a:	f002 fd11 	bl	8003170 <HAL_ADC_ConfigChannel>
 800074e:	4603      	mov	r3, r0
 8000750:	2b00      	cmp	r3, #0
 8000752:	d001      	beq.n	8000758 <MX_ADC3_Init+0xcc>
  {
    Error_Handler();
 8000754:	f000 fc64 	bl	8001020 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_15;
 8000758:	230f      	movs	r3, #15
 800075a:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_4;
 800075c:	2304      	movs	r3, #4
 800075e:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc3, &sConfig) != HAL_OK)
 8000760:	463b      	mov	r3, r7
 8000762:	4619      	mov	r1, r3
 8000764:	4814      	ldr	r0, [pc, #80]	; (80007b8 <MX_ADC3_Init+0x12c>)
 8000766:	f002 fd03 	bl	8003170 <HAL_ADC_ConfigChannel>
 800076a:	4603      	mov	r3, r0
 800076c:	2b00      	cmp	r3, #0
 800076e:	d001      	beq.n	8000774 <MX_ADC3_Init+0xe8>
  {
    Error_Handler();
 8000770:	f000 fc56 	bl	8001020 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_8;
 8000774:	2308      	movs	r3, #8
 8000776:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_5;
 8000778:	2305      	movs	r3, #5
 800077a:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_480CYCLES;
 800077c:	2307      	movs	r3, #7
 800077e:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc3, &sConfig) != HAL_OK)
 8000780:	463b      	mov	r3, r7
 8000782:	4619      	mov	r1, r3
 8000784:	480c      	ldr	r0, [pc, #48]	; (80007b8 <MX_ADC3_Init+0x12c>)
 8000786:	f002 fcf3 	bl	8003170 <HAL_ADC_ConfigChannel>
 800078a:	4603      	mov	r3, r0
 800078c:	2b00      	cmp	r3, #0
 800078e:	d001      	beq.n	8000794 <MX_ADC3_Init+0x108>
  {
    Error_Handler();
 8000790:	f000 fc46 	bl	8001020 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_6;
 8000794:	2306      	movs	r3, #6
 8000796:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_6;
 8000798:	2306      	movs	r3, #6
 800079a:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc3, &sConfig) != HAL_OK)
 800079c:	463b      	mov	r3, r7
 800079e:	4619      	mov	r1, r3
 80007a0:	4805      	ldr	r0, [pc, #20]	; (80007b8 <MX_ADC3_Init+0x12c>)
 80007a2:	f002 fce5 	bl	8003170 <HAL_ADC_ConfigChannel>
 80007a6:	4603      	mov	r3, r0
 80007a8:	2b00      	cmp	r3, #0
 80007aa:	d001      	beq.n	80007b0 <MX_ADC3_Init+0x124>
  {
    Error_Handler();
 80007ac:	f000 fc38 	bl	8001020 <Error_Handler>
  }
  /* USER CODE BEGIN ADC3_Init 2 */

  /* USER CODE END ADC3_Init 2 */

}
 80007b0:	bf00      	nop
 80007b2:	3710      	adds	r7, #16
 80007b4:	46bd      	mov	sp, r7
 80007b6:	bd80      	pop	{r7, pc}
 80007b8:	20000344 	.word	0x20000344
 80007bc:	40012200 	.word	0x40012200
 80007c0:	0f000001 	.word	0x0f000001

080007c4 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 80007c4:	b580      	push	{r7, lr}
 80007c6:	b08e      	sub	sp, #56	; 0x38
 80007c8:	af00      	add	r7, sp, #0
 80007ca:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80007cc:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80007d0:	2200      	movs	r2, #0
 80007d2:	601a      	str	r2, [r3, #0]
 80007d4:	605a      	str	r2, [r3, #4]
 80007d6:	609a      	str	r2, [r3, #8]
 80007d8:	60da      	str	r2, [r3, #12]
 80007da:	611a      	str	r2, [r3, #16]
  if(adcHandle->Instance==ADC2)
 80007dc:	687b      	ldr	r3, [r7, #4]
 80007de:	681b      	ldr	r3, [r3, #0]
 80007e0:	4a7c      	ldr	r2, [pc, #496]	; (80009d4 <HAL_ADC_MspInit+0x210>)
 80007e2:	4293      	cmp	r3, r2
 80007e4:	d15d      	bne.n	80008a2 <HAL_ADC_MspInit+0xde>
  {
  /* USER CODE BEGIN ADC2_MspInit 0 */

  /* USER CODE END ADC2_MspInit 0 */
    /* ADC2 clock enable */
    __HAL_RCC_ADC2_CLK_ENABLE();
 80007e6:	4b7c      	ldr	r3, [pc, #496]	; (80009d8 <HAL_ADC_MspInit+0x214>)
 80007e8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80007ea:	4a7b      	ldr	r2, [pc, #492]	; (80009d8 <HAL_ADC_MspInit+0x214>)
 80007ec:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80007f0:	6453      	str	r3, [r2, #68]	; 0x44
 80007f2:	4b79      	ldr	r3, [pc, #484]	; (80009d8 <HAL_ADC_MspInit+0x214>)
 80007f4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80007f6:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80007fa:	623b      	str	r3, [r7, #32]
 80007fc:	6a3b      	ldr	r3, [r7, #32]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80007fe:	4b76      	ldr	r3, [pc, #472]	; (80009d8 <HAL_ADC_MspInit+0x214>)
 8000800:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000802:	4a75      	ldr	r2, [pc, #468]	; (80009d8 <HAL_ADC_MspInit+0x214>)
 8000804:	f043 0301 	orr.w	r3, r3, #1
 8000808:	6313      	str	r3, [r2, #48]	; 0x30
 800080a:	4b73      	ldr	r3, [pc, #460]	; (80009d8 <HAL_ADC_MspInit+0x214>)
 800080c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800080e:	f003 0301 	and.w	r3, r3, #1
 8000812:	61fb      	str	r3, [r7, #28]
 8000814:	69fb      	ldr	r3, [r7, #28]
    /**ADC2 GPIO Configuration
    PA3     ------> ADC2_IN3
    */
    GPIO_InitStruct.Pin = OBS_DETECTOR_Pin;
 8000816:	2308      	movs	r3, #8
 8000818:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800081a:	2303      	movs	r3, #3
 800081c:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800081e:	2300      	movs	r3, #0
 8000820:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(OBS_DETECTOR_GPIO_Port, &GPIO_InitStruct);
 8000822:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000826:	4619      	mov	r1, r3
 8000828:	486c      	ldr	r0, [pc, #432]	; (80009dc <HAL_ADC_MspInit+0x218>)
 800082a:	f003 fca7 	bl	800417c <HAL_GPIO_Init>

    /* ADC2 DMA Init */
    /* ADC2 Init */
    hdma_adc2.Instance = DMA2_Stream2;
 800082e:	4b6c      	ldr	r3, [pc, #432]	; (80009e0 <HAL_ADC_MspInit+0x21c>)
 8000830:	4a6c      	ldr	r2, [pc, #432]	; (80009e4 <HAL_ADC_MspInit+0x220>)
 8000832:	601a      	str	r2, [r3, #0]
    hdma_adc2.Init.Channel = DMA_CHANNEL_1;
 8000834:	4b6a      	ldr	r3, [pc, #424]	; (80009e0 <HAL_ADC_MspInit+0x21c>)
 8000836:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 800083a:	605a      	str	r2, [r3, #4]
    hdma_adc2.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800083c:	4b68      	ldr	r3, [pc, #416]	; (80009e0 <HAL_ADC_MspInit+0x21c>)
 800083e:	2200      	movs	r2, #0
 8000840:	609a      	str	r2, [r3, #8]
    hdma_adc2.Init.PeriphInc = DMA_PINC_DISABLE;
 8000842:	4b67      	ldr	r3, [pc, #412]	; (80009e0 <HAL_ADC_MspInit+0x21c>)
 8000844:	2200      	movs	r2, #0
 8000846:	60da      	str	r2, [r3, #12]
    hdma_adc2.Init.MemInc = DMA_MINC_ENABLE;
 8000848:	4b65      	ldr	r3, [pc, #404]	; (80009e0 <HAL_ADC_MspInit+0x21c>)
 800084a:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800084e:	611a      	str	r2, [r3, #16]
    hdma_adc2.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8000850:	4b63      	ldr	r3, [pc, #396]	; (80009e0 <HAL_ADC_MspInit+0x21c>)
 8000852:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8000856:	615a      	str	r2, [r3, #20]
    hdma_adc2.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8000858:	4b61      	ldr	r3, [pc, #388]	; (80009e0 <HAL_ADC_MspInit+0x21c>)
 800085a:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 800085e:	619a      	str	r2, [r3, #24]
    hdma_adc2.Init.Mode = DMA_CIRCULAR;
 8000860:	4b5f      	ldr	r3, [pc, #380]	; (80009e0 <HAL_ADC_MspInit+0x21c>)
 8000862:	f44f 7280 	mov.w	r2, #256	; 0x100
 8000866:	61da      	str	r2, [r3, #28]
    hdma_adc2.Init.Priority = DMA_PRIORITY_LOW;
 8000868:	4b5d      	ldr	r3, [pc, #372]	; (80009e0 <HAL_ADC_MspInit+0x21c>)
 800086a:	2200      	movs	r2, #0
 800086c:	621a      	str	r2, [r3, #32]
    hdma_adc2.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800086e:	4b5c      	ldr	r3, [pc, #368]	; (80009e0 <HAL_ADC_MspInit+0x21c>)
 8000870:	2200      	movs	r2, #0
 8000872:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_adc2) != HAL_OK)
 8000874:	485a      	ldr	r0, [pc, #360]	; (80009e0 <HAL_ADC_MspInit+0x21c>)
 8000876:	f003 f877 	bl	8003968 <HAL_DMA_Init>
 800087a:	4603      	mov	r3, r0
 800087c:	2b00      	cmp	r3, #0
 800087e:	d001      	beq.n	8000884 <HAL_ADC_MspInit+0xc0>
    {
      Error_Handler();
 8000880:	f000 fbce 	bl	8001020 <Error_Handler>
    }

    __HAL_LINKDMA(adcHandle,DMA_Handle,hdma_adc2);
 8000884:	687b      	ldr	r3, [r7, #4]
 8000886:	4a56      	ldr	r2, [pc, #344]	; (80009e0 <HAL_ADC_MspInit+0x21c>)
 8000888:	639a      	str	r2, [r3, #56]	; 0x38
 800088a:	4a55      	ldr	r2, [pc, #340]	; (80009e0 <HAL_ADC_MspInit+0x21c>)
 800088c:	687b      	ldr	r3, [r7, #4]
 800088e:	6393      	str	r3, [r2, #56]	; 0x38

    /* ADC2 interrupt Init */
    HAL_NVIC_SetPriority(ADC_IRQn, 0, 0);
 8000890:	2200      	movs	r2, #0
 8000892:	2100      	movs	r1, #0
 8000894:	2012      	movs	r0, #18
 8000896:	f003 f82c 	bl	80038f2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC_IRQn);
 800089a:	2012      	movs	r0, #18
 800089c:	f003 f845 	bl	800392a <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(ADC_IRQn);
  /* USER CODE BEGIN ADC3_MspInit 1 */

  /* USER CODE END ADC3_MspInit 1 */
  }
}
 80008a0:	e093      	b.n	80009ca <HAL_ADC_MspInit+0x206>
  else if(adcHandle->Instance==ADC3)
 80008a2:	687b      	ldr	r3, [r7, #4]
 80008a4:	681b      	ldr	r3, [r3, #0]
 80008a6:	4a50      	ldr	r2, [pc, #320]	; (80009e8 <HAL_ADC_MspInit+0x224>)
 80008a8:	4293      	cmp	r3, r2
 80008aa:	f040 808e 	bne.w	80009ca <HAL_ADC_MspInit+0x206>
    __HAL_RCC_ADC3_CLK_ENABLE();
 80008ae:	4b4a      	ldr	r3, [pc, #296]	; (80009d8 <HAL_ADC_MspInit+0x214>)
 80008b0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80008b2:	4a49      	ldr	r2, [pc, #292]	; (80009d8 <HAL_ADC_MspInit+0x214>)
 80008b4:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80008b8:	6453      	str	r3, [r2, #68]	; 0x44
 80008ba:	4b47      	ldr	r3, [pc, #284]	; (80009d8 <HAL_ADC_MspInit+0x214>)
 80008bc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80008be:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80008c2:	61bb      	str	r3, [r7, #24]
 80008c4:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOF_CLK_ENABLE();
 80008c6:	4b44      	ldr	r3, [pc, #272]	; (80009d8 <HAL_ADC_MspInit+0x214>)
 80008c8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80008ca:	4a43      	ldr	r2, [pc, #268]	; (80009d8 <HAL_ADC_MspInit+0x214>)
 80008cc:	f043 0320 	orr.w	r3, r3, #32
 80008d0:	6313      	str	r3, [r2, #48]	; 0x30
 80008d2:	4b41      	ldr	r3, [pc, #260]	; (80009d8 <HAL_ADC_MspInit+0x214>)
 80008d4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80008d6:	f003 0320 	and.w	r3, r3, #32
 80008da:	617b      	str	r3, [r7, #20]
 80008dc:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80008de:	4b3e      	ldr	r3, [pc, #248]	; (80009d8 <HAL_ADC_MspInit+0x214>)
 80008e0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80008e2:	4a3d      	ldr	r2, [pc, #244]	; (80009d8 <HAL_ADC_MspInit+0x214>)
 80008e4:	f043 0304 	orr.w	r3, r3, #4
 80008e8:	6313      	str	r3, [r2, #48]	; 0x30
 80008ea:	4b3b      	ldr	r3, [pc, #236]	; (80009d8 <HAL_ADC_MspInit+0x214>)
 80008ec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80008ee:	f003 0304 	and.w	r3, r3, #4
 80008f2:	613b      	str	r3, [r7, #16]
 80008f4:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80008f6:	4b38      	ldr	r3, [pc, #224]	; (80009d8 <HAL_ADC_MspInit+0x214>)
 80008f8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80008fa:	4a37      	ldr	r2, [pc, #220]	; (80009d8 <HAL_ADC_MspInit+0x214>)
 80008fc:	f043 0301 	orr.w	r3, r3, #1
 8000900:	6313      	str	r3, [r2, #48]	; 0x30
 8000902:	4b35      	ldr	r3, [pc, #212]	; (80009d8 <HAL_ADC_MspInit+0x214>)
 8000904:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000906:	f003 0301 	and.w	r3, r3, #1
 800090a:	60fb      	str	r3, [r7, #12]
 800090c:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = SENSOR4_Pin|SENSOR5_Pin|SENSOR8_Pin|SENSOR6_Pin;
 800090e:	f44f 63a5 	mov.w	r3, #1320	; 0x528
 8000912:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000914:	2303      	movs	r3, #3
 8000916:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000918:	2300      	movs	r3, #0
 800091a:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 800091c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000920:	4619      	mov	r1, r3
 8000922:	4832      	ldr	r0, [pc, #200]	; (80009ec <HAL_ADC_MspInit+0x228>)
 8000924:	f003 fc2a 	bl	800417c <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = SENSOR1_Pin|SENSOR3_Pin;
 8000928:	2309      	movs	r3, #9
 800092a:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800092c:	2303      	movs	r3, #3
 800092e:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000930:	2300      	movs	r3, #0
 8000932:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000934:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000938:	4619      	mov	r1, r3
 800093a:	482d      	ldr	r0, [pc, #180]	; (80009f0 <HAL_ADC_MspInit+0x22c>)
 800093c:	f003 fc1e 	bl	800417c <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = OBS_DETECTOR_Pin;
 8000940:	2308      	movs	r3, #8
 8000942:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000944:	2303      	movs	r3, #3
 8000946:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000948:	2300      	movs	r3, #0
 800094a:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(OBS_DETECTOR_GPIO_Port, &GPIO_InitStruct);
 800094c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000950:	4619      	mov	r1, r3
 8000952:	4822      	ldr	r0, [pc, #136]	; (80009dc <HAL_ADC_MspInit+0x218>)
 8000954:	f003 fc12 	bl	800417c <HAL_GPIO_Init>
    hdma_adc3.Instance = DMA2_Stream1;
 8000958:	4b26      	ldr	r3, [pc, #152]	; (80009f4 <HAL_ADC_MspInit+0x230>)
 800095a:	4a27      	ldr	r2, [pc, #156]	; (80009f8 <HAL_ADC_MspInit+0x234>)
 800095c:	601a      	str	r2, [r3, #0]
    hdma_adc3.Init.Channel = DMA_CHANNEL_2;
 800095e:	4b25      	ldr	r3, [pc, #148]	; (80009f4 <HAL_ADC_MspInit+0x230>)
 8000960:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
 8000964:	605a      	str	r2, [r3, #4]
    hdma_adc3.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8000966:	4b23      	ldr	r3, [pc, #140]	; (80009f4 <HAL_ADC_MspInit+0x230>)
 8000968:	2200      	movs	r2, #0
 800096a:	609a      	str	r2, [r3, #8]
    hdma_adc3.Init.PeriphInc = DMA_PINC_DISABLE;
 800096c:	4b21      	ldr	r3, [pc, #132]	; (80009f4 <HAL_ADC_MspInit+0x230>)
 800096e:	2200      	movs	r2, #0
 8000970:	60da      	str	r2, [r3, #12]
    hdma_adc3.Init.MemInc = DMA_MINC_ENABLE;
 8000972:	4b20      	ldr	r3, [pc, #128]	; (80009f4 <HAL_ADC_MspInit+0x230>)
 8000974:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8000978:	611a      	str	r2, [r3, #16]
    hdma_adc3.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 800097a:	4b1e      	ldr	r3, [pc, #120]	; (80009f4 <HAL_ADC_MspInit+0x230>)
 800097c:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8000980:	615a      	str	r2, [r3, #20]
    hdma_adc3.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8000982:	4b1c      	ldr	r3, [pc, #112]	; (80009f4 <HAL_ADC_MspInit+0x230>)
 8000984:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8000988:	619a      	str	r2, [r3, #24]
    hdma_adc3.Init.Mode = DMA_CIRCULAR;
 800098a:	4b1a      	ldr	r3, [pc, #104]	; (80009f4 <HAL_ADC_MspInit+0x230>)
 800098c:	f44f 7280 	mov.w	r2, #256	; 0x100
 8000990:	61da      	str	r2, [r3, #28]
    hdma_adc3.Init.Priority = DMA_PRIORITY_LOW;
 8000992:	4b18      	ldr	r3, [pc, #96]	; (80009f4 <HAL_ADC_MspInit+0x230>)
 8000994:	2200      	movs	r2, #0
 8000996:	621a      	str	r2, [r3, #32]
    hdma_adc3.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8000998:	4b16      	ldr	r3, [pc, #88]	; (80009f4 <HAL_ADC_MspInit+0x230>)
 800099a:	2200      	movs	r2, #0
 800099c:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_adc3) != HAL_OK)
 800099e:	4815      	ldr	r0, [pc, #84]	; (80009f4 <HAL_ADC_MspInit+0x230>)
 80009a0:	f002 ffe2 	bl	8003968 <HAL_DMA_Init>
 80009a4:	4603      	mov	r3, r0
 80009a6:	2b00      	cmp	r3, #0
 80009a8:	d001      	beq.n	80009ae <HAL_ADC_MspInit+0x1ea>
      Error_Handler();
 80009aa:	f000 fb39 	bl	8001020 <Error_Handler>
    __HAL_LINKDMA(adcHandle,DMA_Handle,hdma_adc3);
 80009ae:	687b      	ldr	r3, [r7, #4]
 80009b0:	4a10      	ldr	r2, [pc, #64]	; (80009f4 <HAL_ADC_MspInit+0x230>)
 80009b2:	639a      	str	r2, [r3, #56]	; 0x38
 80009b4:	4a0f      	ldr	r2, [pc, #60]	; (80009f4 <HAL_ADC_MspInit+0x230>)
 80009b6:	687b      	ldr	r3, [r7, #4]
 80009b8:	6393      	str	r3, [r2, #56]	; 0x38
    HAL_NVIC_SetPriority(ADC_IRQn, 0, 0);
 80009ba:	2200      	movs	r2, #0
 80009bc:	2100      	movs	r1, #0
 80009be:	2012      	movs	r0, #18
 80009c0:	f002 ff97 	bl	80038f2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC_IRQn);
 80009c4:	2012      	movs	r0, #18
 80009c6:	f002 ffb0 	bl	800392a <HAL_NVIC_EnableIRQ>
}
 80009ca:	bf00      	nop
 80009cc:	3738      	adds	r7, #56	; 0x38
 80009ce:	46bd      	mov	sp, r7
 80009d0:	bd80      	pop	{r7, pc}
 80009d2:	bf00      	nop
 80009d4:	40012100 	.word	0x40012100
 80009d8:	40023800 	.word	0x40023800
 80009dc:	40020000 	.word	0x40020000
 80009e0:	2000038c 	.word	0x2000038c
 80009e4:	40026440 	.word	0x40026440
 80009e8:	40012200 	.word	0x40012200
 80009ec:	40021400 	.word	0x40021400
 80009f0:	40020800 	.word	0x40020800
 80009f4:	200002e4 	.word	0x200002e4
 80009f8:	40026428 	.word	0x40026428

080009fc <debounce_init>:
@brief
@param
@retval	none
******************************************************************************/
void debounce_init(ST_debounce *s, GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80009fc:	b480      	push	{r7}
 80009fe:	b085      	sub	sp, #20
 8000a00:	af00      	add	r7, sp, #0
 8000a02:	60f8      	str	r0, [r7, #12]
 8000a04:	60b9      	str	r1, [r7, #8]
 8000a06:	4613      	mov	r3, r2
 8000a08:	80fb      	strh	r3, [r7, #6]
	// init sliding window
	s->window = 0xf;
 8000a0a:	68fb      	ldr	r3, [r7, #12]
 8000a0c:	220f      	movs	r2, #15
 8000a0e:	701a      	strb	r2, [r3, #0]
	s->count1s = 4;
 8000a10:	68fb      	ldr	r3, [r7, #12]
 8000a12:	2204      	movs	r2, #4
 8000a14:	705a      	strb	r2, [r3, #1]

	s->GPIOx = GPIOx;
 8000a16:	68fb      	ldr	r3, [r7, #12]
 8000a18:	68ba      	ldr	r2, [r7, #8]
 8000a1a:	605a      	str	r2, [r3, #4]
	s->GPIO_Pin = GPIO_Pin;
 8000a1c:	68fb      	ldr	r3, [r7, #12]
 8000a1e:	88fa      	ldrh	r2, [r7, #6]
 8000a20:	811a      	strh	r2, [r3, #8]

	s->pin_output = 0;
 8000a22:	68fb      	ldr	r3, [r7, #12]
 8000a24:	2200      	movs	r2, #0
 8000a26:	729a      	strb	r2, [r3, #10]
}
 8000a28:	bf00      	nop
 8000a2a:	3714      	adds	r7, #20
 8000a2c:	46bd      	mov	sp, r7
 8000a2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a32:	4770      	bx	lr

08000a34 <debounce_start>:
@brief
@param
@retval	none
******************************************************************************/
void debounce_start(void)
{
 8000a34:	b580      	push	{r7, lr}
 8000a36:	af00      	add	r7, sp, #0
	// start Timer to interrupt
	HAL_TIM_Base_Start_IT(&TIM_DEBOUNCE);
 8000a38:	4802      	ldr	r0, [pc, #8]	; (8000a44 <debounce_start+0x10>)
 8000a3a:	f005 fd97 	bl	800656c <HAL_TIM_Base_Start_IT>
}
 8000a3e:	bf00      	nop
 8000a40:	bd80      	pop	{r7, pc}
 8000a42:	bf00      	nop
 8000a44:	20000558 	.word	0x20000558

08000a48 <debounce_stop>:
@brief
@param	none
@retval	none
******************************************************************************/
void debounce_stop(void)
{
 8000a48:	b580      	push	{r7, lr}
 8000a4a:	af00      	add	r7, sp, #0
	// stop timer
	HAL_TIM_Base_Stop_IT(&TIM_DEBOUNCE);
 8000a4c:	4802      	ldr	r0, [pc, #8]	; (8000a58 <debounce_stop+0x10>)
 8000a4e:	f005 fe05 	bl	800665c <HAL_TIM_Base_Stop_IT>
}
 8000a52:	bf00      	nop
 8000a54:	bd80      	pop	{r7, pc}
 8000a56:	bf00      	nop
 8000a58:	20000558 	.word	0x20000558

08000a5c <debounce>:
@brief
@param	none
@retval	none
******************************************************************************/
static uint8_t debounce(ST_debounce *pb)
{
 8000a5c:	b580      	push	{r7, lr}
 8000a5e:	b084      	sub	sp, #16
 8000a60:	af00      	add	r7, sp, #0
 8000a62:	6078      	str	r0, [r7, #4]
	uint8_t pin_sample;
	// sample pin - once per interrupt

	pin_sample = HAL_GPIO_ReadPin(pb->GPIOx, pb->GPIO_Pin);
 8000a64:	687b      	ldr	r3, [r7, #4]
 8000a66:	685a      	ldr	r2, [r3, #4]
 8000a68:	687b      	ldr	r3, [r7, #4]
 8000a6a:	891b      	ldrh	r3, [r3, #8]
 8000a6c:	4619      	mov	r1, r3
 8000a6e:	4610      	mov	r0, r2
 8000a70:	f003 fd30 	bl	80044d4 <HAL_GPIO_ReadPin>
 8000a74:	4603      	mov	r3, r0
 8000a76:	73fb      	strb	r3, [r7, #15]

	// refresh count1s
	// subtract window bit 7 to count1s
	pb->count1s -= (pb->window >> 7);
 8000a78:	687b      	ldr	r3, [r7, #4]
 8000a7a:	785a      	ldrb	r2, [r3, #1]
 8000a7c:	687b      	ldr	r3, [r7, #4]
 8000a7e:	781b      	ldrb	r3, [r3, #0]
 8000a80:	b25b      	sxtb	r3, r3
 8000a82:	11db      	asrs	r3, r3, #7
 8000a84:	b25b      	sxtb	r3, r3
 8000a86:	b2db      	uxtb	r3, r3
 8000a88:	4413      	add	r3, r2
 8000a8a:	b2da      	uxtb	r2, r3
 8000a8c:	687b      	ldr	r3, [r7, #4]
 8000a8e:	705a      	strb	r2, [r3, #1]
	// add pim_sample
	pb->count1s += pin_sample;
 8000a90:	687b      	ldr	r3, [r7, #4]
 8000a92:	785a      	ldrb	r2, [r3, #1]
 8000a94:	7bfb      	ldrb	r3, [r7, #15]
 8000a96:	4413      	add	r3, r2
 8000a98:	b2da      	uxtb	r2, r3
 8000a9a:	687b      	ldr	r3, [r7, #4]
 8000a9c:	705a      	strb	r2, [r3, #1]

	// slide window
	pb->window <<=1;
 8000a9e:	687b      	ldr	r3, [r7, #4]
 8000aa0:	781b      	ldrb	r3, [r3, #0]
 8000aa2:	005b      	lsls	r3, r3, #1
 8000aa4:	b2da      	uxtb	r2, r3
 8000aa6:	687b      	ldr	r3, [r7, #4]
 8000aa8:	701a      	strb	r2, [r3, #0]
	// put pin_sample bit 0 if window
	pb->window |= pin_sample;
 8000aaa:	687b      	ldr	r3, [r7, #4]
 8000aac:	781a      	ldrb	r2, [r3, #0]
 8000aae:	7bfb      	ldrb	r3, [r7, #15]
 8000ab0:	4313      	orrs	r3, r2
 8000ab2:	b2da      	uxtb	r2, r3
 8000ab4:	687b      	ldr	r3, [r7, #4]
 8000ab6:	701a      	strb	r2, [r3, #0]

	// verify output
	return (((4 - pb->count1s) >> 7) & 0x01);
 8000ab8:	687b      	ldr	r3, [r7, #4]
 8000aba:	785b      	ldrb	r3, [r3, #1]
 8000abc:	f1c3 0304 	rsb	r3, r3, #4
 8000ac0:	11db      	asrs	r3, r3, #7
 8000ac2:	b2db      	uxtb	r3, r3
 8000ac4:	f003 0301 	and.w	r3, r3, #1
 8000ac8:	b2db      	uxtb	r3, r3
}
 8000aca:	4618      	mov	r0, r3
 8000acc:	3710      	adds	r7, #16
 8000ace:	46bd      	mov	sp, r7
 8000ad0:	bd80      	pop	{r7, pc}
	...

08000ad4 <debounce_isr>:

void debounce_isr(void)
{
 8000ad4:	b580      	push	{r7, lr}
 8000ad6:	b082      	sub	sp, #8
 8000ad8:	af00      	add	r7, sp, #0
	// previous button state
	static uint8_t pre_state = 0;
	// current button state
	uint8_t state = 0;
 8000ada:	2300      	movs	r3, #0
 8000adc:	71fb      	strb	r3, [r7, #7]

	// debounce button
	state = debounce(&button);
 8000ade:	4810      	ldr	r0, [pc, #64]	; (8000b20 <debounce_isr+0x4c>)
 8000ae0:	f7ff ffbc 	bl	8000a5c <debounce>
 8000ae4:	4603      	mov	r3, r0
 8000ae6:	71fb      	strb	r3, [r7, #7]
	// determine button output
//	if((pre_state == 0) && (state == 1))
//		button.pin_output = 0;
//	if((pre_state == 1) && (state == 0))
//		button.pin_output = 1;
	if((pre_state == 0) && (state == 1))
 8000ae8:	4b0e      	ldr	r3, [pc, #56]	; (8000b24 <debounce_isr+0x50>)
 8000aea:	781b      	ldrb	r3, [r3, #0]
 8000aec:	2b00      	cmp	r3, #0
 8000aee:	d105      	bne.n	8000afc <debounce_isr+0x28>
 8000af0:	79fb      	ldrb	r3, [r7, #7]
 8000af2:	2b01      	cmp	r3, #1
 8000af4:	d102      	bne.n	8000afc <debounce_isr+0x28>
		button.pin_output = 1;
 8000af6:	4b0a      	ldr	r3, [pc, #40]	; (8000b20 <debounce_isr+0x4c>)
 8000af8:	2201      	movs	r2, #1
 8000afa:	729a      	strb	r2, [r3, #10]
	if((pre_state == 1) && (state == 0))
 8000afc:	4b09      	ldr	r3, [pc, #36]	; (8000b24 <debounce_isr+0x50>)
 8000afe:	781b      	ldrb	r3, [r3, #0]
 8000b00:	2b01      	cmp	r3, #1
 8000b02:	d105      	bne.n	8000b10 <debounce_isr+0x3c>
 8000b04:	79fb      	ldrb	r3, [r7, #7]
 8000b06:	2b00      	cmp	r3, #0
 8000b08:	d102      	bne.n	8000b10 <debounce_isr+0x3c>
		button.pin_output = 0;
 8000b0a:	4b05      	ldr	r3, [pc, #20]	; (8000b20 <debounce_isr+0x4c>)
 8000b0c:	2200      	movs	r2, #0
 8000b0e:	729a      	strb	r2, [r3, #10]

	//button.pin_output = (state * ((~pre_state) & 0x01));

	// update previous button state
	pre_state = state;
 8000b10:	4a04      	ldr	r2, [pc, #16]	; (8000b24 <debounce_isr+0x50>)
 8000b12:	79fb      	ldrb	r3, [r7, #7]
 8000b14:	7013      	strb	r3, [r2, #0]
}
 8000b16:	bf00      	nop
 8000b18:	3708      	adds	r7, #8
 8000b1a:	46bd      	mov	sp, r7
 8000b1c:	bd80      	pop	{r7, pc}
 8000b1e:	bf00      	nop
 8000b20:	200004b4 	.word	0x200004b4
 8000b24:	20000254 	.word	0x20000254

08000b28 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 8000b28:	b580      	push	{r7, lr}
 8000b2a:	b082      	sub	sp, #8
 8000b2c:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 8000b2e:	4b10      	ldr	r3, [pc, #64]	; (8000b70 <MX_DMA_Init+0x48>)
 8000b30:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000b32:	4a0f      	ldr	r2, [pc, #60]	; (8000b70 <MX_DMA_Init+0x48>)
 8000b34:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8000b38:	6313      	str	r3, [r2, #48]	; 0x30
 8000b3a:	4b0d      	ldr	r3, [pc, #52]	; (8000b70 <MX_DMA_Init+0x48>)
 8000b3c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000b3e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8000b42:	607b      	str	r3, [r7, #4]
 8000b44:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA2_Stream1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream1_IRQn, 0, 0);
 8000b46:	2200      	movs	r2, #0
 8000b48:	2100      	movs	r1, #0
 8000b4a:	2039      	movs	r0, #57	; 0x39
 8000b4c:	f002 fed1 	bl	80038f2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream1_IRQn);
 8000b50:	2039      	movs	r0, #57	; 0x39
 8000b52:	f002 feea 	bl	800392a <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream2_IRQn, 0, 0);
 8000b56:	2200      	movs	r2, #0
 8000b58:	2100      	movs	r1, #0
 8000b5a:	203a      	movs	r0, #58	; 0x3a
 8000b5c:	f002 fec9 	bl	80038f2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream2_IRQn);
 8000b60:	203a      	movs	r0, #58	; 0x3a
 8000b62:	f002 fee2 	bl	800392a <HAL_NVIC_EnableIRQ>

}
 8000b66:	bf00      	nop
 8000b68:	3708      	adds	r7, #8
 8000b6a:	46bd      	mov	sp, r7
 8000b6c:	bd80      	pop	{r7, pc}
 8000b6e:	bf00      	nop
 8000b70:	40023800 	.word	0x40023800

08000b74 <MX_GPIO_Init>:

/** Configure pins
     PC0   ------> ADCx_IN10
*/
void MX_GPIO_Init(void)
{
 8000b74:	b580      	push	{r7, lr}
 8000b76:	b08a      	sub	sp, #40	; 0x28
 8000b78:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000b7a:	f107 0314 	add.w	r3, r7, #20
 8000b7e:	2200      	movs	r2, #0
 8000b80:	601a      	str	r2, [r3, #0]
 8000b82:	605a      	str	r2, [r3, #4]
 8000b84:	609a      	str	r2, [r3, #8]
 8000b86:	60da      	str	r2, [r3, #12]
 8000b88:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8000b8a:	4b4b      	ldr	r3, [pc, #300]	; (8000cb8 <MX_GPIO_Init+0x144>)
 8000b8c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000b8e:	4a4a      	ldr	r2, [pc, #296]	; (8000cb8 <MX_GPIO_Init+0x144>)
 8000b90:	f043 0320 	orr.w	r3, r3, #32
 8000b94:	6313      	str	r3, [r2, #48]	; 0x30
 8000b96:	4b48      	ldr	r3, [pc, #288]	; (8000cb8 <MX_GPIO_Init+0x144>)
 8000b98:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000b9a:	f003 0320 	and.w	r3, r3, #32
 8000b9e:	613b      	str	r3, [r7, #16]
 8000ba0:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000ba2:	4b45      	ldr	r3, [pc, #276]	; (8000cb8 <MX_GPIO_Init+0x144>)
 8000ba4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000ba6:	4a44      	ldr	r2, [pc, #272]	; (8000cb8 <MX_GPIO_Init+0x144>)
 8000ba8:	f043 0304 	orr.w	r3, r3, #4
 8000bac:	6313      	str	r3, [r2, #48]	; 0x30
 8000bae:	4b42      	ldr	r3, [pc, #264]	; (8000cb8 <MX_GPIO_Init+0x144>)
 8000bb0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000bb2:	f003 0304 	and.w	r3, r3, #4
 8000bb6:	60fb      	str	r3, [r7, #12]
 8000bb8:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000bba:	4b3f      	ldr	r3, [pc, #252]	; (8000cb8 <MX_GPIO_Init+0x144>)
 8000bbc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000bbe:	4a3e      	ldr	r2, [pc, #248]	; (8000cb8 <MX_GPIO_Init+0x144>)
 8000bc0:	f043 0301 	orr.w	r3, r3, #1
 8000bc4:	6313      	str	r3, [r2, #48]	; 0x30
 8000bc6:	4b3c      	ldr	r3, [pc, #240]	; (8000cb8 <MX_GPIO_Init+0x144>)
 8000bc8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000bca:	f003 0301 	and.w	r3, r3, #1
 8000bce:	60bb      	str	r3, [r7, #8]
 8000bd0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000bd2:	4b39      	ldr	r3, [pc, #228]	; (8000cb8 <MX_GPIO_Init+0x144>)
 8000bd4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000bd6:	4a38      	ldr	r2, [pc, #224]	; (8000cb8 <MX_GPIO_Init+0x144>)
 8000bd8:	f043 0302 	orr.w	r3, r3, #2
 8000bdc:	6313      	str	r3, [r2, #48]	; 0x30
 8000bde:	4b36      	ldr	r3, [pc, #216]	; (8000cb8 <MX_GPIO_Init+0x144>)
 8000be0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000be2:	f003 0302 	and.w	r3, r3, #2
 8000be6:	607b      	str	r3, [r7, #4]
 8000be8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000bea:	4b33      	ldr	r3, [pc, #204]	; (8000cb8 <MX_GPIO_Init+0x144>)
 8000bec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000bee:	4a32      	ldr	r2, [pc, #200]	; (8000cb8 <MX_GPIO_Init+0x144>)
 8000bf0:	f043 0308 	orr.w	r3, r3, #8
 8000bf4:	6313      	str	r3, [r2, #48]	; 0x30
 8000bf6:	4b30      	ldr	r3, [pc, #192]	; (8000cb8 <MX_GPIO_Init+0x144>)
 8000bf8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000bfa:	f003 0308 	and.w	r3, r3, #8
 8000bfe:	603b      	str	r3, [r7, #0]
 8000c00:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, IN2_RIGHT_Pin|IN1_LEFT_Pin, GPIO_PIN_RESET);
 8000c02:	2200      	movs	r2, #0
 8000c04:	2160      	movs	r1, #96	; 0x60
 8000c06:	482d      	ldr	r0, [pc, #180]	; (8000cbc <MX_GPIO_Init+0x148>)
 8000c08:	f003 fc7c 	bl	8004504 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, DEBUG_LGREEN_Pin|DEBUG_LRED_Pin|DEBUG_LBLUE_Pin|IN1_RIGHT_Pin, GPIO_PIN_RESET);
 8000c0c:	2200      	movs	r2, #0
 8000c0e:	f244 2181 	movw	r1, #17025	; 0x4281
 8000c12:	482b      	ldr	r0, [pc, #172]	; (8000cc0 <MX_GPIO_Init+0x14c>)
 8000c14:	f003 fc76 	bl	8004504 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, IN2_LEFT_Pin|SPI3_SDA_Pin, GPIO_PIN_RESET);
 8000c18:	2200      	movs	r2, #0
 8000c1a:	f244 0104 	movw	r1, #16388	; 0x4004
 8000c1e:	4829      	ldr	r0, [pc, #164]	; (8000cc4 <MX_GPIO_Init+0x150>)
 8000c20:	f003 fc70 	bl	8004504 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = SENSOR1_Pin;
 8000c24:	2301      	movs	r3, #1
 8000c26:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000c28:	2303      	movs	r3, #3
 8000c2a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c2c:	2300      	movs	r3, #0
 8000c2e:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(SENSOR1_GPIO_Port, &GPIO_InitStruct);
 8000c30:	f107 0314 	add.w	r3, r7, #20
 8000c34:	4619      	mov	r1, r3
 8000c36:	4824      	ldr	r0, [pc, #144]	; (8000cc8 <MX_GPIO_Init+0x154>)
 8000c38:	f003 faa0 	bl	800417c <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PAPin */
  GPIO_InitStruct.Pin = IN2_RIGHT_Pin|IN1_LEFT_Pin;
 8000c3c:	2360      	movs	r3, #96	; 0x60
 8000c3e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000c40:	2301      	movs	r3, #1
 8000c42:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c44:	2300      	movs	r3, #0
 8000c46:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000c48:	2300      	movs	r3, #0
 8000c4a:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000c4c:	f107 0314 	add.w	r3, r7, #20
 8000c50:	4619      	mov	r1, r3
 8000c52:	481a      	ldr	r0, [pc, #104]	; (8000cbc <MX_GPIO_Init+0x148>)
 8000c54:	f003 fa92 	bl	800417c <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin PBPin PBPin */
  GPIO_InitStruct.Pin = DEBUG_LGREEN_Pin|DEBUG_LRED_Pin|DEBUG_LBLUE_Pin|IN1_RIGHT_Pin;
 8000c58:	f244 2381 	movw	r3, #17025	; 0x4281
 8000c5c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000c5e:	2301      	movs	r3, #1
 8000c60:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c62:	2300      	movs	r3, #0
 8000c64:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000c66:	2300      	movs	r3, #0
 8000c68:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000c6a:	f107 0314 	add.w	r3, r7, #20
 8000c6e:	4619      	mov	r1, r3
 8000c70:	4813      	ldr	r0, [pc, #76]	; (8000cc0 <MX_GPIO_Init+0x14c>)
 8000c72:	f003 fa83 	bl	800417c <HAL_GPIO_Init>

  /*Configure GPIO pins : PDPin PDPin */
  GPIO_InitStruct.Pin = IN2_LEFT_Pin|SPI3_SDA_Pin;
 8000c76:	f244 0304 	movw	r3, #16388	; 0x4004
 8000c7a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000c7c:	2301      	movs	r3, #1
 8000c7e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c80:	2300      	movs	r3, #0
 8000c82:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000c84:	2300      	movs	r3, #0
 8000c86:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000c88:	f107 0314 	add.w	r3, r7, #20
 8000c8c:	4619      	mov	r1, r3
 8000c8e:	480d      	ldr	r0, [pc, #52]	; (8000cc4 <MX_GPIO_Init+0x150>)
 8000c90:	f003 fa74 	bl	800417c <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = USER_BTN_Pin;
 8000c94:	f44f 7380 	mov.w	r3, #256	; 0x100
 8000c98:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000c9a:	2300      	movs	r3, #0
 8000c9c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8000c9e:	2302      	movs	r3, #2
 8000ca0:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(USER_BTN_GPIO_Port, &GPIO_InitStruct);
 8000ca2:	f107 0314 	add.w	r3, r7, #20
 8000ca6:	4619      	mov	r1, r3
 8000ca8:	4807      	ldr	r0, [pc, #28]	; (8000cc8 <MX_GPIO_Init+0x154>)
 8000caa:	f003 fa67 	bl	800417c <HAL_GPIO_Init>

}
 8000cae:	bf00      	nop
 8000cb0:	3728      	adds	r7, #40	; 0x28
 8000cb2:	46bd      	mov	sp, r7
 8000cb4:	bd80      	pop	{r7, pc}
 8000cb6:	bf00      	nop
 8000cb8:	40023800 	.word	0x40023800
 8000cbc:	40020000 	.word	0x40020000
 8000cc0:	40020400 	.word	0x40020400
 8000cc4:	40020c00 	.word	0x40020c00
 8000cc8:	40020800 	.word	0x40020800

08000ccc <lfollower_start>:
@brief	Starts line follower process.
@param	none
@retval	none
******************************************************************************/
void lfollower_start(void)
{
 8000ccc:	b580      	push	{r7, lr}
 8000cce:	af00      	add	r7, sp, #0
	// line follower already enabled?
	if(lfollower_status == 1)
 8000cd0:	4b06      	ldr	r3, [pc, #24]	; (8000cec <lfollower_start+0x20>)
 8000cd2:	781b      	ldrb	r3, [r3, #0]
 8000cd4:	2b01      	cmp	r3, #1
 8000cd6:	d007      	beq.n	8000ce8 <lfollower_start+0x1c>
		return;

	// start storing QTR Sensor values
	qtr_init();
 8000cd8:	f000 fb98 	bl	800140c <qtr_init>
	// start movement
	move_start();
 8000cdc:	f000 fa74 	bl	80011c8 <move_start>

	// mark line follower is enabled
	lfollower_status = 1;
 8000ce0:	4b02      	ldr	r3, [pc, #8]	; (8000cec <lfollower_start+0x20>)
 8000ce2:	2201      	movs	r2, #1
 8000ce4:	701a      	strb	r2, [r3, #0]
 8000ce6:	e000      	b.n	8000cea <lfollower_start+0x1e>
		return;
 8000ce8:	bf00      	nop
}
 8000cea:	bd80      	pop	{r7, pc}
 8000cec:	20000257 	.word	0x20000257

08000cf0 <lfollower_stop>:
@brief 	Stops line follower process.
@param	none
@retval	none
******************************************************************************/
void lfollower_stop(void)
{
 8000cf0:	b580      	push	{r7, lr}
 8000cf2:	af00      	add	r7, sp, #0
	// line follower already disabled?
	if(lfollower_status == 0)
 8000cf4:	4b06      	ldr	r3, [pc, #24]	; (8000d10 <lfollower_stop+0x20>)
 8000cf6:	781b      	ldrb	r3, [r3, #0]
 8000cf8:	2b00      	cmp	r3, #0
 8000cfa:	d007      	beq.n	8000d0c <lfollower_stop+0x1c>
		return;

	// stop storing QTR sensor values
	qtr_kill();
 8000cfc:	f000 fb94 	bl	8001428 <qtr_kill>
	// stop movement
	move_stop();
 8000d00:	f000 fa76 	bl	80011f0 <move_stop>

	// mark line follower is disabled
	lfollower_status = 0;
 8000d04:	4b02      	ldr	r3, [pc, #8]	; (8000d10 <lfollower_stop+0x20>)
 8000d06:	2200      	movs	r2, #0
 8000d08:	701a      	strb	r2, [r3, #0]
 8000d0a:	e000      	b.n	8000d0e <lfollower_stop+0x1e>
		return;
 8000d0c:	bf00      	nop
}
 8000d0e:	bd80      	pop	{r7, pc}
 8000d10:	20000257 	.word	0x20000257

08000d14 <lfollower_isr>:

/******************************************************************************
Line Follower ISR
******************************************************************************/
uint8_t lfollower_isr(void)
{
 8000d14:	b580      	push	{r7, lr}
 8000d16:	ed2d 8b02 	vpush	{d8}
 8000d1a:	af00      	add	r7, sp, #0
	if(lfollower_status == 0)
 8000d1c:	4b2b      	ldr	r3, [pc, #172]	; (8000dcc <lfollower_isr+0xb8>)
 8000d1e:	781b      	ldrb	r3, [r3, #0]
 8000d20:	2b00      	cmp	r3, #0
 8000d22:	d101      	bne.n	8000d28 <lfollower_isr+0x14>
		// line follower is disabled
		return E_LF_OFF;
 8000d24:	2301      	movs	r3, #1
 8000d26:	e04b      	b.n	8000dc0 <lfollower_isr+0xac>

	if((qtr_get_digital(LF_SENSOR_CTR_R) == 0) &&
 8000d28:	2002      	movs	r0, #2
 8000d2a:	f000 fb89 	bl	8001440 <qtr_get_digital>
 8000d2e:	4603      	mov	r3, r0
 8000d30:	2b00      	cmp	r3, #0
 8000d32:	d115      	bne.n	8000d60 <lfollower_isr+0x4c>
		(qtr_get_digital(LF_SENSOR_CTR_L) == 0) &&
 8000d34:	2003      	movs	r0, #3
 8000d36:	f000 fb83 	bl	8001440 <qtr_get_digital>
 8000d3a:	4603      	mov	r3, r0
	if((qtr_get_digital(LF_SENSOR_CTR_R) == 0) &&
 8000d3c:	2b00      	cmp	r3, #0
 8000d3e:	d10f      	bne.n	8000d60 <lfollower_isr+0x4c>
		(qtr_get_digital(LF_SENSOR_L) == 0) &&
 8000d40:	2004      	movs	r0, #4
 8000d42:	f000 fb7d 	bl	8001440 <qtr_get_digital>
 8000d46:	4603      	mov	r3, r0
		(qtr_get_digital(LF_SENSOR_CTR_L) == 0) &&
 8000d48:	2b00      	cmp	r3, #0
 8000d4a:	d109      	bne.n	8000d60 <lfollower_isr+0x4c>
		(qtr_get_digital(LF_SENSOR_R) == 0))
 8000d4c:	2001      	movs	r0, #1
 8000d4e:	f000 fb77 	bl	8001440 <qtr_get_digital>
 8000d52:	4603      	mov	r3, r0
		(qtr_get_digital(LF_SENSOR_L) == 0) &&
 8000d54:	2b00      	cmp	r3, #0
 8000d56:	d103      	bne.n	8000d60 <lfollower_isr+0x4c>
	{
		// robot is not over the line
		// stop line follower
		lfollower_stop();
 8000d58:	f7ff ffca 	bl	8000cf0 <lfollower_stop>
		// send error: no line to follow
		return E_LF_NO_LINE;
 8000d5c:	2305      	movs	r3, #5
 8000d5e:	e02f      	b.n	8000dc0 <lfollower_isr+0xac>
	}

	// else, robot over the line
	// use PID to obtain PWM values to use on motors
	// error = S_LEFT_VAL - S_RIGHT_VAL
	pid_calcule(&pid, qtr_get_analog(LF_SENSOR_L), qtr_get_analog(LF_SENSOR_R));
 8000d60:	2004      	movs	r0, #4
 8000d62:	f000 fba5 	bl	80014b0 <qtr_get_analog>
 8000d66:	eeb0 8a40 	vmov.f32	s16, s0
 8000d6a:	2001      	movs	r0, #1
 8000d6c:	f000 fba0 	bl	80014b0 <qtr_get_analog>
 8000d70:	eef0 7a40 	vmov.f32	s15, s0
 8000d74:	eef0 0a67 	vmov.f32	s1, s15
 8000d78:	eeb0 0a48 	vmov.f32	s0, s16
 8000d7c:	4814      	ldr	r0, [pc, #80]	; (8000dd0 <lfollower_isr+0xbc>)
 8000d7e:	f000 fab9 	bl	80012f4 <pid_calcule>

	// Apply PID to adjust motor PWM/velocity
	move_control(GET_SPEED(-pid.u), GET_SPEED(+pid.u));
 8000d82:	4b13      	ldr	r3, [pc, #76]	; (8000dd0 <lfollower_isr+0xbc>)
 8000d84:	edd3 7a09 	vldr	s15, [r3, #36]	; 0x24
 8000d88:	eef1 7a67 	vneg.f32	s15, s15
 8000d8c:	ed9f 7a11 	vldr	s14, [pc, #68]	; 8000dd4 <lfollower_isr+0xc0>
 8000d90:	ee67 7a87 	vmul.f32	s15, s15, s14
 8000d94:	ed9f 7a10 	vldr	s14, [pc, #64]	; 8000dd8 <lfollower_isr+0xc4>
 8000d98:	ee37 7a87 	vadd.f32	s14, s15, s14
 8000d9c:	4b0c      	ldr	r3, [pc, #48]	; (8000dd0 <lfollower_isr+0xbc>)
 8000d9e:	edd3 7a09 	vldr	s15, [r3, #36]	; 0x24
 8000da2:	eddf 6a0c 	vldr	s13, [pc, #48]	; 8000dd4 <lfollower_isr+0xc0>
 8000da6:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8000daa:	eddf 6a0b 	vldr	s13, [pc, #44]	; 8000dd8 <lfollower_isr+0xc4>
 8000dae:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8000db2:	eef0 0a67 	vmov.f32	s1, s15
 8000db6:	eeb0 0a47 	vmov.f32	s0, s14
 8000dba:	f000 fa2d 	bl	8001218 <move_control>

	return EXIT_SUCCESS;
 8000dbe:	2300      	movs	r3, #0
}
 8000dc0:	4618      	mov	r0, r3
 8000dc2:	46bd      	mov	sp, r7
 8000dc4:	ecbd 8b02 	vpop	{d8}
 8000dc8:	bd80      	pop	{r7, pc}
 8000dca:	bf00      	nop
 8000dcc:	20000257 	.word	0x20000257
 8000dd0:	20000000 	.word	0x20000000
 8000dd4:	3e99999a 	.word	0x3e99999a
 8000dd8:	3f333333 	.word	0x3f333333

08000ddc <lfollower_rotate>:
@brief 	Rotates the robot to 'dir' direction, stopping when sensor founds the line
@param	dir - direction to rotate
@retval '1' if timeout occured
******************************************************************************/
uint8_t lfollower_rotate(move_dir_e dir, uint8_t timeout)
{
 8000ddc:	b580      	push	{r7, lr}
 8000dde:	b082      	sub	sp, #8
 8000de0:	af00      	add	r7, sp, #0
 8000de2:	4603      	mov	r3, r0
 8000de4:	460a      	mov	r2, r1
 8000de6:	71fb      	strb	r3, [r7, #7]
 8000de8:	4613      	mov	r3, r2
 8000dea:	71bb      	strb	r3, [r7, #6]
	// start movement and rotate to 'dir' at speed equal to TURN_SPEED
	move_rotate(dir, TURN_SPEED);
 8000dec:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000df0:	425b      	negs	r3, r3
 8000df2:	ee07 3a90 	vmov	s15, r3
 8000df6:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8000dfa:	eeb6 7a08 	vmov.f32	s14, #104	; 0x3f400000  0.750
 8000dfe:	ee27 7a87 	vmul.f32	s14, s15, s14
 8000e02:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000e06:	ee07 3a90 	vmov	s15, r3
 8000e0a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8000e0e:	eef6 6a08 	vmov.f32	s13, #104	; 0x3f400000  0.750
 8000e12:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8000e16:	eef0 0a67 	vmov.f32	s1, s15
 8000e1a:	eeb0 0a47 	vmov.f32	s0, s14
 8000e1e:	f000 f9fb 	bl	8001218 <move_control>
	// start rotate 4second timeout
	timeout_start(timeout);
 8000e22:	79bb      	ldrb	r3, [r7, #6]
 8000e24:	4618      	mov	r0, r3
 8000e26:	f001 fcb7 	bl	8002798 <timeout_start>
	// start storing QTR sensor values
	qtr_init();
 8000e2a:	f000 faef 	bl	800140c <qtr_init>

	// if dir == MOVE_RIGHT, check when SENSOR1 is over the line
	// if dir == MOVE_LEFT, check when SENSOR8 is over the line

	// dir can be -1 (MOVE_RIGHT) or +1 (MOVE_LEFT)
	dir += 1;
 8000e2e:	79fb      	ldrb	r3, [r7, #7]
 8000e30:	3301      	adds	r3, #1
 8000e32:	b2db      	uxtb	r3, r3
 8000e34:	71fb      	strb	r3, [r7, #7]
	// dir is now 0 or 2
	dir >>= 1;
 8000e36:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000e3a:	105b      	asrs	r3, r3, #1
 8000e3c:	71fb      	strb	r3, [r7, #7]
	// dir is now 0 (MOVE_RIGHT) or 1 (MOVE_LEFT)
	// so, if: 	dir = 0 					-> SENSOR1
	//			dir = 1* (QTR_SENS_NUM - 1) -> SENSOR8 (last sensor)
	while((qtr_get_digital(dir * (QTR_SENS_NUM - 1)) == 0) && (timeout_flag == 0))
 8000e3e:	bf00      	nop
 8000e40:	79fb      	ldrb	r3, [r7, #7]
 8000e42:	461a      	mov	r2, r3
 8000e44:	0092      	lsls	r2, r2, #2
 8000e46:	4413      	add	r3, r2
 8000e48:	b2db      	uxtb	r3, r3
 8000e4a:	4618      	mov	r0, r3
 8000e4c:	f000 faf8 	bl	8001440 <qtr_get_digital>
 8000e50:	4603      	mov	r3, r0
 8000e52:	2b00      	cmp	r3, #0
 8000e54:	d103      	bne.n	8000e5e <lfollower_rotate+0x82>
 8000e56:	4b0a      	ldr	r3, [pc, #40]	; (8000e80 <lfollower_rotate+0xa4>)
 8000e58:	781b      	ldrb	r3, [r3, #0]
 8000e5a:	2b00      	cmp	r3, #0
 8000e5c:	d0f0      	beq.n	8000e40 <lfollower_rotate+0x64>
		;

	// stop rotating
	move_stop();
 8000e5e:	f000 f9c7 	bl	80011f0 <move_stop>
	// stop storing QTR sensor values
	qtr_kill();
 8000e62:	f000 fae1 	bl	8001428 <qtr_kill>

	// if timeout occured, then we must return an error code, signaling a
	// non successful rotate
	//if(num_timeout_2sec < TIMEOUT_4SEC)
	if(timeout_flag)
 8000e66:	4b06      	ldr	r3, [pc, #24]	; (8000e80 <lfollower_rotate+0xa4>)
 8000e68:	781b      	ldrb	r3, [r3, #0]
 8000e6a:	2b00      	cmp	r3, #0
 8000e6c:	d001      	beq.n	8000e72 <lfollower_rotate+0x96>
		return E_TIMEOUT;
 8000e6e:	2304      	movs	r3, #4
 8000e70:	e002      	b.n	8000e78 <lfollower_rotate+0x9c>

	// stop timeout
	timeout_stop();
 8000e72:	f001 fcc3 	bl	80027fc <timeout_stop>
	// if timeout didnt occurred then rotate was completed
	return EXIT_SUCCESS;
 8000e76:	2300      	movs	r3, #0
}
 8000e78:	4618      	mov	r0, r3
 8000e7a:	3708      	adds	r7, #8
 8000e7c:	46bd      	mov	sp, r7
 8000e7e:	bd80      	pop	{r7, pc}
 8000e80:	20000290 	.word	0x20000290

08000e84 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000e84:	b580      	push	{r7, lr}
 8000e86:	b082      	sub	sp, #8
 8000e88:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000e8a:	f001 fdee 	bl	8002a6a <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000e8e:	f000 f835 	bl	8000efc <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000e92:	f7ff fe6f 	bl	8000b74 <MX_GPIO_Init>
  MX_DMA_Init();
 8000e96:	f7ff fe47 	bl	8000b28 <MX_DMA_Init>
  MX_SPI3_Init();
 8000e9a:	f000 ff1f 	bl	8001cdc <MX_SPI3_Init>
  MX_USART3_UART_Init();
 8000e9e:	f001 fcf3 	bl	8002888 <MX_USART3_UART_Init>
  MX_TIM6_Init();
 8000ea2:	f001 fae7 	bl	8002474 <MX_TIM6_Init>
  MX_ADC3_Init();
 8000ea6:	f7ff fbf1 	bl	800068c <MX_ADC3_Init>
  MX_TIM4_Init();
 8000eaa:	f001 fa7f 	bl	80023ac <MX_TIM4_Init>
  MX_USART1_UART_Init();
 8000eae:	f001 fcbb 	bl	8002828 <MX_USART1_UART_Init>
  MX_TIM3_Init();
 8000eb2:	f001 fa2b 	bl	800230c <MX_TIM3_Init>
  MX_ADC2_Init();
 8000eb6:	f7ff fb97 	bl	80005e8 <MX_ADC2_Init>
  MX_TIM13_Init();
 8000eba:	f001 fb11 	bl	80024e0 <MX_TIM13_Init>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */

  // initialize FSM state and next state
  state = S_STOPPED;
 8000ebe:	4b0c      	ldr	r3, [pc, #48]	; (8000ef0 <main+0x6c>)
 8000ec0:	2200      	movs	r2, #0
 8000ec2:	701a      	strb	r2, [r3, #0]
  nstate = S_STOPPED;
 8000ec4:	4b0b      	ldr	r3, [pc, #44]	; (8000ef4 <main+0x70>)
 8000ec6:	2200      	movs	r2, #0
 8000ec8:	701a      	strb	r2, [r3, #0]

  int err = 0;
 8000eca:	2300      	movs	r3, #0
 8000ecc:	607b      	str	r3, [r7, #4]

  while (1)
  {
	err = test_modules();
 8000ece:	f001 fa0b 	bl	80022e8 <test_modules>
 8000ed2:	6078      	str	r0, [r7, #4]

	switch(err)
 8000ed4:	687b      	ldr	r3, [r7, #4]
 8000ed6:	2b00      	cmp	r3, #0
 8000ed8:	d102      	bne.n	8000ee0 <main+0x5c>
	{
		case 0:
			HAL_NVIC_SystemReset();
 8000eda:	f002 fd34 	bl	8003946 <HAL_NVIC_SystemReset>
			break;
 8000ede:	e005      	b.n	8000eec <main+0x68>

		default:
			// signal error. Light up RED LED
			write_led(LRED, 1);
 8000ee0:	2201      	movs	r2, #1
 8000ee2:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000ee6:	4804      	ldr	r0, [pc, #16]	; (8000ef8 <main+0x74>)
 8000ee8:	f003 fb0c 	bl	8004504 <HAL_GPIO_WritePin>
	}

	while(1)
 8000eec:	e7fe      	b.n	8000eec <main+0x68>
 8000eee:	bf00      	nop
 8000ef0:	20000255 	.word	0x20000255
 8000ef4:	20000256 	.word	0x20000256
 8000ef8:	40020400 	.word	0x40020400

08000efc <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000efc:	b580      	push	{r7, lr}
 8000efe:	b0b8      	sub	sp, #224	; 0xe0
 8000f00:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000f02:	f107 03ac 	add.w	r3, r7, #172	; 0xac
 8000f06:	2234      	movs	r2, #52	; 0x34
 8000f08:	2100      	movs	r1, #0
 8000f0a:	4618      	mov	r0, r3
 8000f0c:	f007 fc00 	bl	8008710 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000f10:	f107 0398 	add.w	r3, r7, #152	; 0x98
 8000f14:	2200      	movs	r2, #0
 8000f16:	601a      	str	r2, [r3, #0]
 8000f18:	605a      	str	r2, [r3, #4]
 8000f1a:	609a      	str	r2, [r3, #8]
 8000f1c:	60da      	str	r2, [r3, #12]
 8000f1e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8000f20:	f107 0308 	add.w	r3, r7, #8
 8000f24:	2290      	movs	r2, #144	; 0x90
 8000f26:	2100      	movs	r1, #0
 8000f28:	4618      	mov	r0, r3
 8000f2a:	f007 fbf1 	bl	8008710 <memset>

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000f2e:	4b3a      	ldr	r3, [pc, #232]	; (8001018 <SystemClock_Config+0x11c>)
 8000f30:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000f32:	4a39      	ldr	r2, [pc, #228]	; (8001018 <SystemClock_Config+0x11c>)
 8000f34:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000f38:	6413      	str	r3, [r2, #64]	; 0x40
 8000f3a:	4b37      	ldr	r3, [pc, #220]	; (8001018 <SystemClock_Config+0x11c>)
 8000f3c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000f3e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000f42:	607b      	str	r3, [r7, #4]
 8000f44:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000f46:	4b35      	ldr	r3, [pc, #212]	; (800101c <SystemClock_Config+0x120>)
 8000f48:	681b      	ldr	r3, [r3, #0]
 8000f4a:	4a34      	ldr	r2, [pc, #208]	; (800101c <SystemClock_Config+0x120>)
 8000f4c:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8000f50:	6013      	str	r3, [r2, #0]
 8000f52:	4b32      	ldr	r3, [pc, #200]	; (800101c <SystemClock_Config+0x120>)
 8000f54:	681b      	ldr	r3, [r3, #0]
 8000f56:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8000f5a:	603b      	str	r3, [r7, #0]
 8000f5c:	683b      	ldr	r3, [r7, #0]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000f5e:	2302      	movs	r3, #2
 8000f60:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000f64:	2301      	movs	r3, #1
 8000f66:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000f6a:	2310      	movs	r3, #16
 8000f6c:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000f70:	2302      	movs	r3, #2
 8000f72:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000f76:	2300      	movs	r3, #0
 8000f78:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
  RCC_OscInitStruct.PLL.PLLM = 8;
 8000f7c:	2308      	movs	r3, #8
 8000f7e:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
  RCC_OscInitStruct.PLL.PLLN = 216;
 8000f82:	23d8      	movs	r3, #216	; 0xd8
 8000f84:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8000f88:	2302      	movs	r3, #2
 8000f8a:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
  RCC_OscInitStruct.PLL.PLLQ = 2;
 8000f8e:	2302      	movs	r3, #2
 8000f90:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000f94:	f107 03ac 	add.w	r3, r7, #172	; 0xac
 8000f98:	4618      	mov	r0, r3
 8000f9a:	f003 fb37 	bl	800460c <HAL_RCC_OscConfig>
 8000f9e:	4603      	mov	r3, r0
 8000fa0:	2b00      	cmp	r3, #0
 8000fa2:	d001      	beq.n	8000fa8 <SystemClock_Config+0xac>
  {
    Error_Handler();
 8000fa4:	f000 f83c 	bl	8001020 <Error_Handler>
  }
  /** Activate the Over-Drive mode
  */
  if (HAL_PWREx_EnableOverDrive() != HAL_OK)
 8000fa8:	f003 fae0 	bl	800456c <HAL_PWREx_EnableOverDrive>
 8000fac:	4603      	mov	r3, r0
 8000fae:	2b00      	cmp	r3, #0
 8000fb0:	d001      	beq.n	8000fb6 <SystemClock_Config+0xba>
  {
    Error_Handler();
 8000fb2:	f000 f835 	bl	8001020 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000fb6:	230f      	movs	r3, #15
 8000fb8:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000fbc:	2302      	movs	r3, #2
 8000fbe:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000fc2:	2300      	movs	r3, #0
 8000fc4:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8000fc8:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8000fcc:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8000fd0:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000fd4:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_7) != HAL_OK)
 8000fd8:	f107 0398 	add.w	r3, r7, #152	; 0x98
 8000fdc:	2107      	movs	r1, #7
 8000fde:	4618      	mov	r0, r3
 8000fe0:	f003 fdc2 	bl	8004b68 <HAL_RCC_ClockConfig>
 8000fe4:	4603      	mov	r3, r0
 8000fe6:	2b00      	cmp	r3, #0
 8000fe8:	d001      	beq.n	8000fee <SystemClock_Config+0xf2>
  {
    Error_Handler();
 8000fea:	f000 f819 	bl	8001020 <Error_Handler>
  }
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART1|RCC_PERIPHCLK_USART3;
 8000fee:	f44f 73a0 	mov.w	r3, #320	; 0x140
 8000ff2:	60bb      	str	r3, [r7, #8]
  PeriphClkInitStruct.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 8000ff4:	2300      	movs	r3, #0
 8000ff6:	64fb      	str	r3, [r7, #76]	; 0x4c
  PeriphClkInitStruct.Usart3ClockSelection = RCC_USART3CLKSOURCE_PCLK1;
 8000ff8:	2300      	movs	r3, #0
 8000ffa:	657b      	str	r3, [r7, #84]	; 0x54
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000ffc:	f107 0308 	add.w	r3, r7, #8
 8001000:	4618      	mov	r0, r3
 8001002:	f003 ff87 	bl	8004f14 <HAL_RCCEx_PeriphCLKConfig>
 8001006:	4603      	mov	r3, r0
 8001008:	2b00      	cmp	r3, #0
 800100a:	d001      	beq.n	8001010 <SystemClock_Config+0x114>
  {
    Error_Handler();
 800100c:	f000 f808 	bl	8001020 <Error_Handler>
  }
}
 8001010:	bf00      	nop
 8001012:	37e0      	adds	r7, #224	; 0xe0
 8001014:	46bd      	mov	sp, r7
 8001016:	bd80      	pop	{r7, pc}
 8001018:	40023800 	.word	0x40023800
 800101c:	40007000 	.word	0x40007000

08001020 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001020:	b480      	push	{r7}
 8001022:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001024:	b672      	cpsid	i
}
 8001026:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001028:	e7fe      	b.n	8001028 <Error_Handler+0x8>
	...

0800102c <motion_start>:

/******************************************************************************
Motion Functions
******************************************************************************/
void motion_start(void)
{
 800102c:	b580      	push	{r7, lr}
 800102e:	af00      	add	r7, sp, #0
	if(motion_status == MOT_ON)
 8001030:	4b0c      	ldr	r3, [pc, #48]	; (8001064 <motion_start+0x38>)
 8001032:	781b      	ldrb	r3, [r3, #0]
 8001034:	2b00      	cmp	r3, #0
 8001036:	d012      	beq.n	800105e <motion_start+0x32>
		// already moving
		return;

	// enable Line Follower
	lfollower_start();
 8001038:	f7ff fe48 	bl	8000ccc <lfollower_start>

	//HAL_Delay(500);

	// start movement before beeing on Hold
	if(motion_status == MOT_HOLD)
 800103c:	4b09      	ldr	r3, [pc, #36]	; (8001064 <motion_start+0x38>)
 800103e:	781b      	ldrb	r3, [r3, #0]
 8001040:	2b04      	cmp	r3, #4
 8001042:	d103      	bne.n	800104c <motion_start+0x20>
	{
		// motion ON
		motion_status = MOT_ON;
 8001044:	4b07      	ldr	r3, [pc, #28]	; (8001064 <motion_start+0x38>)
 8001046:	2200      	movs	r2, #0
 8001048:	701a      	strb	r2, [r3, #0]
		return;
 800104a:	e009      	b.n	8001060 <motion_start+0x34>
	}

	// motion ON
	motion_status = MOT_ON;
 800104c:	4b05      	ldr	r3, [pc, #20]	; (8001064 <motion_start+0x38>)
 800104e:	2200      	movs	r2, #0
 8001050:	701a      	strb	r2, [r3, #0]
	// enable Stop Detectors
	stop_detector_init();
 8001052:	f000 ff8f 	bl	8001f74 <stop_detector_init>

	// start sampling motion sensors
	HAL_TIM_Base_Start_IT(&TIM_MOTION);
 8001056:	4804      	ldr	r0, [pc, #16]	; (8001068 <motion_start+0x3c>)
 8001058:	f005 fa88 	bl	800656c <HAL_TIM_Base_Start_IT>
 800105c:	e000      	b.n	8001060 <motion_start+0x34>
		return;
 800105e:	bf00      	nop
	//TIM_MOTION.Instance->EGR = TIM_EGR_UG;
}
 8001060:	bd80      	pop	{r7, pc}
 8001062:	bf00      	nop
 8001064:	20000030 	.word	0x20000030
 8001068:	200005a4 	.word	0x200005a4

0800106c <motion_stop>:

void motion_stop(void)
{
 800106c:	b580      	push	{r7, lr}
 800106e:	af00      	add	r7, sp, #0
//	if(motion_status == MOT_OFF)
//		// already stopped
//		return;

	// disable Line Follower
	lfollower_stop();
 8001070:	f7ff fe3e 	bl	8000cf0 <lfollower_stop>

	if(motion_status == MOT_HOLD)
 8001074:	4b05      	ldr	r3, [pc, #20]	; (800108c <motion_stop+0x20>)
 8001076:	781b      	ldrb	r3, [r3, #0]
 8001078:	2b04      	cmp	r3, #4
 800107a:	d005      	beq.n	8001088 <motion_stop+0x1c>
		// motion in hold
		// stop detectors remain enabled
		return;

	// else, stop sampling motion sensors
	HAL_TIM_Base_Stop_IT(&TIM_MOTION);
 800107c:	4804      	ldr	r0, [pc, #16]	; (8001090 <motion_stop+0x24>)
 800107e:	f005 faed 	bl	800665c <HAL_TIM_Base_Stop_IT>

	// disable Stop Detectors
	stop_detector_deInit();
 8001082:	f000 ff89 	bl	8001f98 <stop_detector_deInit>
 8001086:	e000      	b.n	800108a <motion_stop+0x1e>
		return;
 8001088:	bf00      	nop
	// motion OFF
//	motion_status = MOT_OFF;
}
 800108a:	bd80      	pop	{r7, pc}
 800108c:	20000030 	.word	0x20000030
 8001090:	200005a4 	.word	0x200005a4

08001094 <motion_isr>:

void motion_isr(void)
{
 8001094:	b580      	push	{r7, lr}
 8001096:	b082      	sub	sp, #8
 8001098:	af00      	add	r7, sp, #0
	uint8_t err;

	// check Stop Sensors
	err = stop_detector_isr();
 800109a:	f000 ff8b 	bl	8001fb4 <stop_detector_isr>
 800109e:	4603      	mov	r3, r0
 80010a0:	71fb      	strb	r3, [r7, #7]

	if(motion_status == MOT_HOLD)
 80010a2:	4b1c      	ldr	r3, [pc, #112]	; (8001114 <motion_isr+0x80>)
 80010a4:	781b      	ldrb	r3, [r3, #0]
 80010a6:	2b04      	cmp	r3, #4
 80010a8:	d111      	bne.n	80010ce <motion_isr+0x3a>
	{
		if(timeout_flag)
 80010aa:	4b1b      	ldr	r3, [pc, #108]	; (8001118 <motion_isr+0x84>)
 80010ac:	781b      	ldrb	r3, [r3, #0]
 80010ae:	2b00      	cmp	r3, #0
 80010b0:	d005      	beq.n	80010be <motion_isr+0x2a>
		{
			// motion timeout occured
			motion_status = MOT_TIMEOUT;
 80010b2:	4b18      	ldr	r3, [pc, #96]	; (8001114 <motion_isr+0x80>)
 80010b4:	2206      	movs	r2, #6
 80010b6:	701a      	strb	r2, [r3, #0]
			// stop everything
			motion_stop();
 80010b8:	f7ff ffd8 	bl	800106c <motion_stop>
			// motion timeout occured
//			motion_status = MOT_TIMEOUT;
			return;
 80010bc:	e027      	b.n	800110e <motion_isr+0x7a>
		}
		if(err == 0)
 80010be:	79fb      	ldrb	r3, [r7, #7]
 80010c0:	2b00      	cmp	r3, #0
 80010c2:	d123      	bne.n	800110c <motion_isr+0x78>
		{
			// obstacle has been moved
			// stop timeout
			timeout_stop();
 80010c4:	f001 fb9a 	bl	80027fc <timeout_stop>
			// restart movement
			motion_start();
 80010c8:	f7ff ffb0 	bl	800102c <motion_start>
 80010cc:	e011      	b.n	80010f2 <motion_isr+0x5e>
		}
		else
			// continue in Hold
			return;
	}
	else if(err)
 80010ce:	79fb      	ldrb	r3, [r7, #7]
 80010d0:	2b00      	cmp	r3, #0
 80010d2:	d00e      	beq.n	80010f2 <motion_isr+0x5e>
		// update motion_status
		// Signal that Motion is stopped due to Stop Mark/Obstacle
		// err = E_CROSS_FOUND (1) -> motion_status = MOT_CROSS_FOUND (2)
		// err = E_ROOM_FOUND (2) -> motion_status = MOT_ROOM_FOUND (3)
		// err = E_OBS_FOUND (3) -> motion_status = MOT_HOLD (4)
		motion_status = err + (MOT_CROSS_FOUND - E_ST_CROSS_FOUND);
 80010d4:	79fb      	ldrb	r3, [r7, #7]
 80010d6:	3301      	adds	r3, #1
 80010d8:	b2da      	uxtb	r2, r3
 80010da:	4b0e      	ldr	r3, [pc, #56]	; (8001114 <motion_isr+0x80>)
 80010dc:	701a      	strb	r2, [r3, #0]

		// if motion is on hold, begin timeout
		if(motion_status == MOT_HOLD)
 80010de:	4b0d      	ldr	r3, [pc, #52]	; (8001114 <motion_isr+0x80>)
 80010e0:	781b      	ldrb	r3, [r3, #0]
 80010e2:	2b04      	cmp	r3, #4
 80010e4:	d105      	bne.n	80010f2 <motion_isr+0x5e>
		{
			timeout_start(HOLD_TIMEOUT);
 80010e6:	201e      	movs	r0, #30
 80010e8:	f001 fb56 	bl	8002798 <timeout_start>
			motion_stop();
 80010ec:	f7ff ffbe 	bl	800106c <motion_stop>
			return;
 80010f0:	e00d      	b.n	800110e <motion_isr+0x7a>
//		return;
	}

	// line follower ISR
	// continue to follow line
	err = lfollower_isr();
 80010f2:	f7ff fe0f 	bl	8000d14 <lfollower_isr>
 80010f6:	4603      	mov	r3, r0
 80010f8:	71fb      	strb	r3, [r7, #7]
	if(err)
 80010fa:	79fb      	ldrb	r3, [r7, #7]
 80010fc:	2b00      	cmp	r3, #0
 80010fe:	d006      	beq.n	800110e <motion_isr+0x7a>
	{
		// signal motion error
		motion_status = MOT_ERR;
 8001100:	4b04      	ldr	r3, [pc, #16]	; (8001114 <motion_isr+0x80>)
 8001102:	2205      	movs	r2, #5
 8001104:	701a      	strb	r2, [r3, #0]

		// error following line
		// stop movement
		motion_stop();
 8001106:	f7ff ffb1 	bl	800106c <motion_stop>
 800110a:	e000      	b.n	800110e <motion_isr+0x7a>
			return;
 800110c:	bf00      	nop
	}
//	else
//		motion_start();
}
 800110e:	3708      	adds	r7, #8
 8001110:	46bd      	mov	sp, r7
 8001112:	bd80      	pop	{r7, pc}
 8001114:	20000030 	.word	0x20000030
 8001118:	20000290 	.word	0x20000290

0800111c <motor_init>:
@brief	Start PWM generation to a given motor
@param	Motor to be initialized
@retval none
******************************************************************************/
void motor_init(motor_st *m)
{
 800111c:	b580      	push	{r7, lr}
 800111e:	b082      	sub	sp, #8
 8001120:	af00      	add	r7, sp, #0
 8001122:	6078      	str	r0, [r7, #4]
	HAL_TIM_PWM_Start(&PWM_TIM_INSTANCE, m->pwm_channel);
 8001124:	687b      	ldr	r3, [r7, #4]
 8001126:	781b      	ldrb	r3, [r3, #0]
 8001128:	4619      	mov	r1, r3
 800112a:	4803      	ldr	r0, [pc, #12]	; (8001138 <motor_init+0x1c>)
 800112c:	f005 fb1c 	bl	8006768 <HAL_TIM_PWM_Start>
}
 8001130:	bf00      	nop
 8001132:	3708      	adds	r7, #8
 8001134:	46bd      	mov	sp, r7
 8001136:	bd80      	pop	{r7, pc}
 8001138:	200004c0 	.word	0x200004c0

0800113c <motor_kill>:
@brief	Stops PWM generation to a given motor
@param	Motor to be killed
@retval none
******************************************************************************/
void motor_kill(motor_st *m)
{
 800113c:	b580      	push	{r7, lr}
 800113e:	b082      	sub	sp, #8
 8001140:	af00      	add	r7, sp, #0
 8001142:	6078      	str	r0, [r7, #4]
	HAL_TIM_PWM_Stop(&PWM_TIM_INSTANCE, m->pwm_channel);
 8001144:	687b      	ldr	r3, [r7, #4]
 8001146:	781b      	ldrb	r3, [r3, #0]
 8001148:	4619      	mov	r1, r3
 800114a:	4806      	ldr	r0, [pc, #24]	; (8001164 <motor_kill+0x28>)
 800114c:	f005 fc06 	bl	800695c <HAL_TIM_PWM_Stop>
	// disable IN pins
	motor_control(m,  0, MOTOR_STOP);
 8001150:	2202      	movs	r2, #2
 8001152:	2100      	movs	r1, #0
 8001154:	6878      	ldr	r0, [r7, #4]
 8001156:	f000 f807 	bl	8001168 <motor_control>
}
 800115a:	bf00      	nop
 800115c:	3708      	adds	r7, #8
 800115e:	46bd      	mov	sp, r7
 8001160:	bd80      	pop	{r7, pc}
 8001162:	bf00      	nop
 8001164:	200004c0 	.word	0x200004c0

08001168 <motor_control>:
		New PWM duty cycle
		Direction of motor rotation
@retval none
******************************************************************************/
void motor_control(motor_st *m,  uint8_t dc, motor_dir_e dir)
{
 8001168:	b580      	push	{r7, lr}
 800116a:	b082      	sub	sp, #8
 800116c:	af00      	add	r7, sp, #0
 800116e:	6078      	str	r0, [r7, #4]
 8001170:	460b      	mov	r3, r1
 8001172:	70fb      	strb	r3, [r7, #3]
 8001174:	4613      	mov	r3, r2
 8001176:	70bb      	strb	r3, [r7, #2]
	// Write motor GPIO Pin1
	HAL_GPIO_WritePin(m->GPIO_port_IN1, m->GPIO_pin_IN1, motor_pin_config[dir][0]);
 8001178:	687b      	ldr	r3, [r7, #4]
 800117a:	6858      	ldr	r0, [r3, #4]
 800117c:	687b      	ldr	r3, [r7, #4]
 800117e:	8919      	ldrh	r1, [r3, #8]
 8001180:	78bb      	ldrb	r3, [r7, #2]
 8001182:	4a0f      	ldr	r2, [pc, #60]	; (80011c0 <motor_control+0x58>)
 8001184:	f812 3013 	ldrb.w	r3, [r2, r3, lsl #1]
 8001188:	461a      	mov	r2, r3
 800118a:	f003 f9bb 	bl	8004504 <HAL_GPIO_WritePin>
	// Write motor GPIO Pin1
	HAL_GPIO_WritePin(m->GPIO_port_IN2, m->GPIO_pin_IN2, motor_pin_config[dir][1]);
 800118e:	687b      	ldr	r3, [r7, #4]
 8001190:	68d8      	ldr	r0, [r3, #12]
 8001192:	687b      	ldr	r3, [r7, #4]
 8001194:	8a19      	ldrh	r1, [r3, #16]
 8001196:	78bb      	ldrb	r3, [r7, #2]
 8001198:	4a09      	ldr	r2, [pc, #36]	; (80011c0 <motor_control+0x58>)
 800119a:	005b      	lsls	r3, r3, #1
 800119c:	4413      	add	r3, r2
 800119e:	785b      	ldrb	r3, [r3, #1]
 80011a0:	461a      	mov	r2, r3
 80011a2:	f003 f9af 	bl	8004504 <HAL_GPIO_WritePin>
	// Set/Update motor PWM duty cycle
	set_pwm(&PWM_TIM_INSTANCE, m->pwm_channel, dc);
 80011a6:	687b      	ldr	r3, [r7, #4]
 80011a8:	781b      	ldrb	r3, [r3, #0]
 80011aa:	b29b      	uxth	r3, r3
 80011ac:	78fa      	ldrb	r2, [r7, #3]
 80011ae:	b292      	uxth	r2, r2
 80011b0:	4619      	mov	r1, r3
 80011b2:	4804      	ldr	r0, [pc, #16]	; (80011c4 <motor_control+0x5c>)
 80011b4:	f001 fa94 	bl	80026e0 <set_pwm>
}
 80011b8:	bf00      	nop
 80011ba:	3708      	adds	r7, #8
 80011bc:	46bd      	mov	sp, r7
 80011be:	bd80      	pop	{r7, pc}
 80011c0:	0800afb8 	.word	0x0800afb8
 80011c4:	200004c0 	.word	0x200004c0

080011c8 <move_start>:
@brief	Start movement. Enables both motors
@param	none
@retval none
******************************************************************************/
void move_start(void)
{
 80011c8:	b580      	push	{r7, lr}
 80011ca:	af00      	add	r7, sp, #0
	motor_init(&motor_right);
 80011cc:	4805      	ldr	r0, [pc, #20]	; (80011e4 <move_start+0x1c>)
 80011ce:	f7ff ffa5 	bl	800111c <motor_init>
	motor_init(&motor_left);
 80011d2:	4805      	ldr	r0, [pc, #20]	; (80011e8 <move_start+0x20>)
 80011d4:	f7ff ffa2 	bl	800111c <motor_init>
	// indicate to the module that motors have been enabled
	move_flag = 1;
 80011d8:	4b04      	ldr	r3, [pc, #16]	; (80011ec <move_start+0x24>)
 80011da:	2201      	movs	r2, #1
 80011dc:	701a      	strb	r2, [r3, #0]
}
 80011de:	bf00      	nop
 80011e0:	bd80      	pop	{r7, pc}
 80011e2:	bf00      	nop
 80011e4:	20000034 	.word	0x20000034
 80011e8:	20000048 	.word	0x20000048
 80011ec:	20000258 	.word	0x20000258

080011f0 <move_stop>:
@brief	Stop movement. Disables both motors
@param	none
@retval none
******************************************************************************/
void move_stop(void)
{
 80011f0:	b580      	push	{r7, lr}
 80011f2:	af00      	add	r7, sp, #0
	motor_kill(&motor_right);
 80011f4:	4805      	ldr	r0, [pc, #20]	; (800120c <move_stop+0x1c>)
 80011f6:	f7ff ffa1 	bl	800113c <motor_kill>
	motor_kill(&motor_left);
 80011fa:	4805      	ldr	r0, [pc, #20]	; (8001210 <move_stop+0x20>)
 80011fc:	f7ff ff9e 	bl	800113c <motor_kill>
	// indicate to the module that motors have been disable
	move_flag = 0;
 8001200:	4b04      	ldr	r3, [pc, #16]	; (8001214 <move_stop+0x24>)
 8001202:	2200      	movs	r2, #0
 8001204:	701a      	strb	r2, [r3, #0]
}
 8001206:	bf00      	nop
 8001208:	bd80      	pop	{r7, pc}
 800120a:	bf00      	nop
 800120c:	20000034 	.word	0x20000034
 8001210:	20000048 	.word	0x20000048
 8001214:	20000258 	.word	0x20000258

08001218 <move_control>:
@brief	Controls movement, setting speeds on each motor.
@param	Left and right motor speeds, respectively
@retval none
******************************************************************************/
void move_control(float speedL, float speedR)
{
 8001218:	b580      	push	{r7, lr}
 800121a:	b086      	sub	sp, #24
 800121c:	af00      	add	r7, sp, #0
 800121e:	ed87 0a03 	vstr	s0, [r7, #12]
 8001222:	edc7 0a02 	vstr	s1, [r7, #8]
	if(move_flag == 0)
 8001226:	4b30      	ldr	r3, [pc, #192]	; (80012e8 <move_control+0xd0>)
 8001228:	781b      	ldrb	r3, [r3, #0]
 800122a:	2b00      	cmp	r3, #0
 800122c:	d101      	bne.n	8001232 <move_control+0x1a>
		// move_start hasn't occurred
		move_start();
 800122e:	f7ff ffcb 	bl	80011c8 <move_start>
	// speedL and speedR are PWM values, from -1 to +1
	// since dirL and dirR are uint8_t, speed values are truncated
	// so, by adding 0.99 (number less than 1) we get:
	// dirX = 0 if speedX is negative
	// dirX = 1 if speedX is positive
	uint8_t dirL = 0.99 + speedL;
 8001232:	edd7 7a03 	vldr	s15, [r7, #12]
 8001236:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 800123a:	ed9f 6b27 	vldr	d6, [pc, #156]	; 80012d8 <move_control+0xc0>
 800123e:	ee37 7b06 	vadd.f64	d7, d7, d6
 8001242:	eefc 7bc7 	vcvt.u32.f64	s15, d7
 8001246:	edc7 7a01 	vstr	s15, [r7, #4]
 800124a:	793b      	ldrb	r3, [r7, #4]
 800124c:	75fb      	strb	r3, [r7, #23]
	uint8_t dirR = 0.99 + speedR;
 800124e:	edd7 7a02 	vldr	s15, [r7, #8]
 8001252:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8001256:	ed9f 6b20 	vldr	d6, [pc, #128]	; 80012d8 <move_control+0xc0>
 800125a:	ee37 7b06 	vadd.f64	d7, d7, d6
 800125e:	eefc 7bc7 	vcvt.u32.f64	s15, d7
 8001262:	edc7 7a01 	vstr	s15, [r7, #4]
 8001266:	793b      	ldrb	r3, [r7, #4]
 8001268:	75bb      	strb	r3, [r7, #22]

	// dirL and dirR (motor_dir_e) are:
	// 0 -> motor moving BACKWARDS (MOTOR_BACKWARD)
	// 1 -> motor moving FORWARD (MOTOR_FORWARD)
	motor_control(&motor_right, fabs(speedR) * 100, (motor_dir_e)(dirR & 0x01));
 800126a:	edd7 7a02 	vldr	s15, [r7, #8]
 800126e:	eef0 7ae7 	vabs.f32	s15, s15
 8001272:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8001276:	ed9f 6b1a 	vldr	d6, [pc, #104]	; 80012e0 <move_control+0xc8>
 800127a:	ee27 7b06 	vmul.f64	d7, d7, d6
 800127e:	eefc 7bc7 	vcvt.u32.f64	s15, d7
 8001282:	edc7 7a01 	vstr	s15, [r7, #4]
 8001286:	793b      	ldrb	r3, [r7, #4]
 8001288:	b2d9      	uxtb	r1, r3
 800128a:	7dbb      	ldrb	r3, [r7, #22]
 800128c:	f003 0301 	and.w	r3, r3, #1
 8001290:	b2db      	uxtb	r3, r3
 8001292:	461a      	mov	r2, r3
 8001294:	4815      	ldr	r0, [pc, #84]	; (80012ec <move_control+0xd4>)
 8001296:	f7ff ff67 	bl	8001168 <motor_control>
	motor_control(&motor_left, fabs(speedL) * 100, (motor_dir_e)(dirL & 0x01));
 800129a:	edd7 7a03 	vldr	s15, [r7, #12]
 800129e:	eef0 7ae7 	vabs.f32	s15, s15
 80012a2:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 80012a6:	ed9f 6b0e 	vldr	d6, [pc, #56]	; 80012e0 <move_control+0xc8>
 80012aa:	ee27 7b06 	vmul.f64	d7, d7, d6
 80012ae:	eefc 7bc7 	vcvt.u32.f64	s15, d7
 80012b2:	edc7 7a01 	vstr	s15, [r7, #4]
 80012b6:	793b      	ldrb	r3, [r7, #4]
 80012b8:	b2d9      	uxtb	r1, r3
 80012ba:	7dfb      	ldrb	r3, [r7, #23]
 80012bc:	f003 0301 	and.w	r3, r3, #1
 80012c0:	b2db      	uxtb	r3, r3
 80012c2:	461a      	mov	r2, r3
 80012c4:	480a      	ldr	r0, [pc, #40]	; (80012f0 <move_control+0xd8>)
 80012c6:	f7ff ff4f 	bl	8001168 <motor_control>
}
 80012ca:	bf00      	nop
 80012cc:	3718      	adds	r7, #24
 80012ce:	46bd      	mov	sp, r7
 80012d0:	bd80      	pop	{r7, pc}
 80012d2:	bf00      	nop
 80012d4:	f3af 8000 	nop.w
 80012d8:	7ae147ae 	.word	0x7ae147ae
 80012dc:	3fefae14 	.word	0x3fefae14
 80012e0:	00000000 	.word	0x00000000
 80012e4:	40590000 	.word	0x40590000
 80012e8:	20000258 	.word	0x20000258
 80012ec:	20000034 	.word	0x20000034
 80012f0:	20000048 	.word	0x20000048

080012f4 <pid_calcule>:
@param	PID struct
		inputs to the controller, in1 and in2
@retval none
******************************************************************************/
void pid_calcule(pid_st* pid, float in1, float in2)
{
 80012f4:	b480      	push	{r7}
 80012f6:	b085      	sub	sp, #20
 80012f8:	af00      	add	r7, sp, #0
 80012fa:	60f8      	str	r0, [r7, #12]
 80012fc:	ed87 0a02 	vstr	s0, [r7, #8]
 8001300:	edc7 0a01 	vstr	s1, [r7, #4]
	// set error
	pid->error = in1 - in2;
 8001304:	ed97 7a02 	vldr	s14, [r7, #8]
 8001308:	edd7 7a01 	vldr	s15, [r7, #4]
 800130c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001310:	68fb      	ldr	r3, [r7, #12]
 8001312:	edc3 7a03 	vstr	s15, [r3, #12]

	// update sum of errors
	pid->sum_errors_bck = pid->sum_errors;
 8001316:	68fb      	ldr	r3, [r7, #12]
 8001318:	695a      	ldr	r2, [r3, #20]
 800131a:	68fb      	ldr	r3, [r7, #12]
 800131c:	619a      	str	r2, [r3, #24]
	pid->sum_errors += pid->prev_error;
 800131e:	68fb      	ldr	r3, [r7, #12]
 8001320:	ed93 7a05 	vldr	s14, [r3, #20]
 8001324:	68fb      	ldr	r3, [r7, #12]
 8001326:	edd3 7a04 	vldr	s15, [r3, #16]
 800132a:	ee77 7a27 	vadd.f32	s15, s14, s15
 800132e:	68fb      	ldr	r3, [r7, #12]
 8001330:	edc3 7a05 	vstr	s15, [r3, #20]

	// calculate u
	pid->u_d =  pid->kd_h * (pid->error - pid->prev_error) + A_PID * pid->prev_u_d;
 8001334:	68fb      	ldr	r3, [r7, #12]
 8001336:	ed93 7a02 	vldr	s14, [r3, #8]
 800133a:	68fb      	ldr	r3, [r7, #12]
 800133c:	edd3 6a03 	vldr	s13, [r3, #12]
 8001340:	68fb      	ldr	r3, [r7, #12]
 8001342:	edd3 7a04 	vldr	s15, [r3, #16]
 8001346:	ee76 7ae7 	vsub.f32	s15, s13, s15
 800134a:	ee27 7a27 	vmul.f32	s14, s14, s15
 800134e:	68fb      	ldr	r3, [r7, #12]
 8001350:	edd3 7a08 	vldr	s15, [r3, #32]
 8001354:	eddf 6a2c 	vldr	s13, [pc, #176]	; 8001408 <pid_calcule+0x114>
 8001358:	ee67 7aa6 	vmul.f32	s15, s15, s13
 800135c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001360:	68fb      	ldr	r3, [r7, #12]
 8001362:	edc3 7a07 	vstr	s15, [r3, #28]
	pid->u = pid->kp_h * pid->error + pid->ki_h * pid->sum_errors + pid->u_d;
 8001366:	68fb      	ldr	r3, [r7, #12]
 8001368:	ed93 7a00 	vldr	s14, [r3]
 800136c:	68fb      	ldr	r3, [r7, #12]
 800136e:	edd3 7a03 	vldr	s15, [r3, #12]
 8001372:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001376:	68fb      	ldr	r3, [r7, #12]
 8001378:	edd3 6a01 	vldr	s13, [r3, #4]
 800137c:	68fb      	ldr	r3, [r7, #12]
 800137e:	edd3 7a05 	vldr	s15, [r3, #20]
 8001382:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001386:	ee37 7a27 	vadd.f32	s14, s14, s15
 800138a:	68fb      	ldr	r3, [r7, #12]
 800138c:	edd3 7a07 	vldr	s15, [r3, #28]
 8001390:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001394:	68fb      	ldr	r3, [r7, #12]
 8001396:	edc3 7a09 	vstr	s15, [r3, #36]	; 0x24

	// update previous values
	pid->prev_error = pid->error;
 800139a:	68fb      	ldr	r3, [r7, #12]
 800139c:	68da      	ldr	r2, [r3, #12]
 800139e:	68fb      	ldr	r3, [r7, #12]
 80013a0:	611a      	str	r2, [r3, #16]
	pid->prev_u_d = pid->u_d;
 80013a2:	68fb      	ldr	r3, [r7, #12]
 80013a4:	69da      	ldr	r2, [r3, #28]
 80013a6:	68fb      	ldr	r3, [r7, #12]
 80013a8:	621a      	str	r2, [r3, #32]

	// is u above upper saturation?
	if(pid->u > pid->u_sat_a)
 80013aa:	68fb      	ldr	r3, [r7, #12]
 80013ac:	ed93 7a09 	vldr	s14, [r3, #36]	; 0x24
 80013b0:	68fb      	ldr	r3, [r7, #12]
 80013b2:	edd3 7a0a 	vldr	s15, [r3, #40]	; 0x28
 80013b6:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80013ba:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80013be:	dd08      	ble.n	80013d2 <pid_calcule+0xde>
	{
		pid->u = pid->u_sat_a;
 80013c0:	68fb      	ldr	r3, [r7, #12]
 80013c2:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80013c4:	68fb      	ldr	r3, [r7, #12]
 80013c6:	625a      	str	r2, [r3, #36]	; 0x24
		//sum of errors frozen
		pid->sum_errors = pid->sum_errors_bck;
 80013c8:	68fb      	ldr	r3, [r7, #12]
 80013ca:	699a      	ldr	r2, [r3, #24]
 80013cc:	68fb      	ldr	r3, [r7, #12]
 80013ce:	615a      	str	r2, [r3, #20]
	{
		pid->u = pid->u_sat_b;
		//sum of errors frozen
		pid->sum_errors = pid->sum_errors_bck;
	}
}
 80013d0:	e013      	b.n	80013fa <pid_calcule+0x106>
	else if	(pid->u < pid->u_sat_b)
 80013d2:	68fb      	ldr	r3, [r7, #12]
 80013d4:	ed93 7a09 	vldr	s14, [r3, #36]	; 0x24
 80013d8:	68fb      	ldr	r3, [r7, #12]
 80013da:	edd3 7a0b 	vldr	s15, [r3, #44]	; 0x2c
 80013de:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80013e2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80013e6:	d400      	bmi.n	80013ea <pid_calcule+0xf6>
}
 80013e8:	e007      	b.n	80013fa <pid_calcule+0x106>
		pid->u = pid->u_sat_b;
 80013ea:	68fb      	ldr	r3, [r7, #12]
 80013ec:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80013ee:	68fb      	ldr	r3, [r7, #12]
 80013f0:	625a      	str	r2, [r3, #36]	; 0x24
		pid->sum_errors = pid->sum_errors_bck;
 80013f2:	68fb      	ldr	r3, [r7, #12]
 80013f4:	699a      	ldr	r2, [r3, #24]
 80013f6:	68fb      	ldr	r3, [r7, #12]
 80013f8:	615a      	str	r2, [r3, #20]
}
 80013fa:	bf00      	nop
 80013fc:	3714      	adds	r7, #20
 80013fe:	46bd      	mov	sp, r7
 8001400:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001404:	4770      	bx	lr
 8001406:	bf00      	nop
 8001408:	3e99999a 	.word	0x3e99999a

0800140c <qtr_init>:
@brief 	Starts storing QTR sensor values
@param	none
@retval	none
******************************************************************************/
void qtr_init(void)
{
 800140c:	b580      	push	{r7, lr}
 800140e:	af00      	add	r7, sp, #0
	HAL_ADC_Start_DMA(&ADC_QTR_DMA, qtr_sens, QTR_SENS_NUM);
 8001410:	2206      	movs	r2, #6
 8001412:	4903      	ldr	r1, [pc, #12]	; (8001420 <qtr_init+0x14>)
 8001414:	4803      	ldr	r0, [pc, #12]	; (8001424 <qtr_init+0x18>)
 8001416:	f001 fd2f 	bl	8002e78 <HAL_ADC_Start_DMA>
}
 800141a:	bf00      	nop
 800141c:	bd80      	pop	{r7, pc}
 800141e:	bf00      	nop
 8001420:	2000025c 	.word	0x2000025c
 8001424:	20000344 	.word	0x20000344

08001428 <qtr_kill>:
@brief 	Stops storing QTR sensor values
@param	none
@retval	none
******************************************************************************/
void qtr_kill(void)
{
 8001428:	b580      	push	{r7, lr}
 800142a:	af00      	add	r7, sp, #0
	HAL_ADC_Stop_DMA(&ADC_QTR_DMA);
 800142c:	4802      	ldr	r0, [pc, #8]	; (8001438 <qtr_kill+0x10>)
 800142e:	f001 fe1d 	bl	800306c <HAL_ADC_Stop_DMA>
}
 8001432:	bf00      	nop
 8001434:	bd80      	pop	{r7, pc}
 8001436:	bf00      	nop
 8001438:	20000344 	.word	0x20000344
 800143c:	00000000 	.word	0x00000000

08001440 <qtr_get_digital>:
@param	Sensor
@retval	Digital/analog value of the requested sensor
******************************************************************************/
// QTR get sensor digital value
uint8_t qtr_get_digital(qtr_e sensor)
{
 8001440:	b480      	push	{r7}
 8001442:	b083      	sub	sp, #12
 8001444:	af00      	add	r7, sp, #0
 8001446:	4603      	mov	r3, r0
 8001448:	71fb      	strb	r3, [r7, #7]
	return (DIG_TO_ANALOG(qtr_sens[sensor]) > ANALOG_HI_VOLT) & 0x01;
 800144a:	79fb      	ldrb	r3, [r7, #7]
 800144c:	4a16      	ldr	r2, [pc, #88]	; (80014a8 <qtr_get_digital+0x68>)
 800144e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001452:	ee07 3a90 	vmov	s15, r3
 8001456:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 800145a:	ed9f 6b0d 	vldr	d6, [pc, #52]	; 8001490 <qtr_get_digital+0x50>
 800145e:	ee27 6b06 	vmul.f64	d6, d7, d6
 8001462:	ed9f 5b0d 	vldr	d5, [pc, #52]	; 8001498 <qtr_get_digital+0x58>
 8001466:	ee86 7b05 	vdiv.f64	d7, d6, d5
 800146a:	ed9f 6b0d 	vldr	d6, [pc, #52]	; 80014a0 <qtr_get_digital+0x60>
 800146e:	eeb4 7bc6 	vcmpe.f64	d7, d6
 8001472:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001476:	bfcc      	ite	gt
 8001478:	2301      	movgt	r3, #1
 800147a:	2300      	movle	r3, #0
 800147c:	b2db      	uxtb	r3, r3
}
 800147e:	4618      	mov	r0, r3
 8001480:	370c      	adds	r7, #12
 8001482:	46bd      	mov	sp, r7
 8001484:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001488:	4770      	bx	lr
 800148a:	bf00      	nop
 800148c:	f3af 8000 	nop.w
 8001490:	66666666 	.word	0x66666666
 8001494:	400a6666 	.word	0x400a6666
 8001498:	00000000 	.word	0x00000000
 800149c:	40affe00 	.word	0x40affe00
 80014a0:	9999999a 	.word	0x9999999a
 80014a4:	40039999 	.word	0x40039999
 80014a8:	2000025c 	.word	0x2000025c
 80014ac:	00000000 	.word	0x00000000

080014b0 <qtr_get_analog>:

// QTR get sensor analog value
float qtr_get_analog(qtr_e sensor)
{
 80014b0:	b480      	push	{r7}
 80014b2:	b083      	sub	sp, #12
 80014b4:	af00      	add	r7, sp, #0
 80014b6:	4603      	mov	r3, r0
 80014b8:	71fb      	strb	r3, [r7, #7]
	return (DIG_TO_ANALOG(qtr_sens[sensor]));
 80014ba:	79fb      	ldrb	r3, [r7, #7]
 80014bc:	4a10      	ldr	r2, [pc, #64]	; (8001500 <qtr_get_analog+0x50>)
 80014be:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80014c2:	ee07 3a90 	vmov	s15, r3
 80014c6:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 80014ca:	ed9f 6b09 	vldr	d6, [pc, #36]	; 80014f0 <qtr_get_analog+0x40>
 80014ce:	ee27 6b06 	vmul.f64	d6, d7, d6
 80014d2:	ed9f 5b09 	vldr	d5, [pc, #36]	; 80014f8 <qtr_get_analog+0x48>
 80014d6:	ee86 7b05 	vdiv.f64	d7, d6, d5
 80014da:	eef7 7bc7 	vcvt.f32.f64	s15, d7
}
 80014de:	eeb0 0a67 	vmov.f32	s0, s15
 80014e2:	370c      	adds	r7, #12
 80014e4:	46bd      	mov	sp, r7
 80014e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014ea:	4770      	bx	lr
 80014ec:	f3af 8000 	nop.w
 80014f0:	66666666 	.word	0x66666666
 80014f4:	400a6666 	.word	0x400a6666
 80014f8:	00000000 	.word	0x00000000
 80014fc:	40affe00 	.word	0x40affe00
 8001500:	2000025c 	.word	0x2000025c

08001504 <RFID_RC522_Init>:
#include "tim.h"
#include "timeout.h"

//SPI_HandleTypeDef SpiHandle = hspi1;

void RFID_RC522_Init(void) {
 8001504:	b580      	push	{r7, lr}
 8001506:	af00      	add	r7, sp, #0

	TM_MFRC522_CS_Write(GPIO_PIN_SET);
 8001508:	2001      	movs	r0, #1
 800150a:	f000 fb71 	bl	8001bf0 <TM_MFRC522_CS_Write>

	TM_MFRC522_Reset();
 800150e:	f000 f946 	bl	800179e <TM_MFRC522_Reset>

	TM_MFRC522_WriteRegister(MFRC522_REG_T_MODE, 0x8D);
 8001512:	218d      	movs	r1, #141	; 0x8d
 8001514:	202a      	movs	r0, #42	; 0x2a
 8001516:	f000 f87f 	bl	8001618 <TM_MFRC522_WriteRegister>
	TM_MFRC522_WriteRegister(MFRC522_REG_T_PRESCALER, 0x3E);
 800151a:	213e      	movs	r1, #62	; 0x3e
 800151c:	202b      	movs	r0, #43	; 0x2b
 800151e:	f000 f87b 	bl	8001618 <TM_MFRC522_WriteRegister>
	TM_MFRC522_WriteRegister(MFRC522_REG_T_RELOAD_H, 0x03);
 8001522:	2103      	movs	r1, #3
 8001524:	202c      	movs	r0, #44	; 0x2c
 8001526:	f000 f877 	bl	8001618 <TM_MFRC522_WriteRegister>
	TM_MFRC522_WriteRegister(MFRC522_REG_T_RELOAD_L, 0xE8);
 800152a:	21e8      	movs	r1, #232	; 0xe8
 800152c:	202d      	movs	r0, #45	; 0x2d
 800152e:	f000 f873 	bl	8001618 <TM_MFRC522_WriteRegister>

	// 48dB gain
	TM_MFRC522_WriteRegister(MFRC522_REG_RF_CFG, 0x70);
 8001532:	2170      	movs	r1, #112	; 0x70
 8001534:	2026      	movs	r0, #38	; 0x26
 8001536:	f000 f86f 	bl	8001618 <TM_MFRC522_WriteRegister>

	TM_MFRC522_WriteRegister(MFRC522_REG_TX_AUTO, 0x40);
 800153a:	2140      	movs	r1, #64	; 0x40
 800153c:	2015      	movs	r0, #21
 800153e:	f000 f86b 	bl	8001618 <TM_MFRC522_WriteRegister>
	TM_MFRC522_WriteRegister(ModeReg, 0x3D);
 8001542:	213d      	movs	r1, #61	; 0x3d
 8001544:	2011      	movs	r0, #17
 8001546:	f000 f867 	bl	8001618 <TM_MFRC522_WriteRegister>

	TM_MFRC522_AntennaOn();		//Open the antenna
 800154a:	f000 f913 	bl	8001774 <TM_MFRC522_AntennaOn>
}
 800154e:	bf00      	nop
 8001550:	bd80      	pop	{r7, pc}
	...

08001554 <RFID_read>:
@brief 	Reads RFID card
@para 	rfid struct
@retval rfid status
******************************************************************************/
uint8_t RFID_read(rfid_t *rfid, uint8_t timeout)
{
 8001554:	b580      	push	{r7, lr}
 8001556:	b084      	sub	sp, #16
 8001558:	af00      	add	r7, sp, #0
 800155a:	6078      	str	r0, [r7, #4]
 800155c:	460b      	mov	r3, r1
 800155e:	70fb      	strb	r3, [r7, #3]
	// RFID status reading
	uint8_t status = -1;
 8001560:	23ff      	movs	r3, #255	; 0xff
 8001562:	73fb      	strb	r3, [r7, #15]

  	// enable RFID reader
  	RFID_RC522_Init();
 8001564:	f7ff ffce 	bl	8001504 <RFID_RC522_Init>
  	// start 2sec timeout
  	timeout_start(timeout);
 8001568:	78fb      	ldrb	r3, [r7, #3]
 800156a:	4618      	mov	r0, r3
 800156c:	f001 f914 	bl	8002798 <timeout_start>

	do
	{
		// check if rfid was read
		status = TM_MFRC522_Check(rfid->CardID, &rfid->type);
 8001570:	687a      	ldr	r2, [r7, #4]
 8001572:	687b      	ldr	r3, [r7, #4]
 8001574:	3304      	adds	r3, #4
 8001576:	4619      	mov	r1, r3
 8001578:	4610      	mov	r0, r2
 800157a:	f000 f823 	bl	80015c4 <TM_MFRC522_Check>
 800157e:	4603      	mov	r3, r0
 8001580:	73fb      	strb	r3, [r7, #15]

		if(status == MI_OK)
 8001582:	7bfb      	ldrb	r3, [r7, #15]
 8001584:	2b00      	cmp	r3, #0
 8001586:	d106      	bne.n	8001596 <RFID_read+0x42>
			// rfid read
			// converts CardID to an hexadecimal string
			bin_to_strhex((unsigned char *)rfid->CardID, sizeof(rfid->CardID), &rfid->result);
 8001588:	6878      	ldr	r0, [r7, #4]
 800158a:	687b      	ldr	r3, [r7, #4]
 800158c:	3308      	adds	r3, #8
 800158e:	461a      	mov	r2, r3
 8001590:	2104      	movs	r1, #4
 8001592:	f000 fb3f 	bl	8001c14 <bin_to_strhex>

	} while((status != MI_OK) && (timeout_flag == 0));
 8001596:	7bfb      	ldrb	r3, [r7, #15]
 8001598:	2b00      	cmp	r3, #0
 800159a:	d003      	beq.n	80015a4 <RFID_read+0x50>
 800159c:	4b08      	ldr	r3, [pc, #32]	; (80015c0 <RFID_read+0x6c>)
 800159e:	781b      	ldrb	r3, [r3, #0]
 80015a0:	2b00      	cmp	r3, #0
 80015a2:	d0e5      	beq.n	8001570 <RFID_read+0x1c>

	if(timeout_flag)
 80015a4:	4b06      	ldr	r3, [pc, #24]	; (80015c0 <RFID_read+0x6c>)
 80015a6:	781b      	ldrb	r3, [r3, #0]
 80015a8:	2b00      	cmp	r3, #0
 80015aa:	d001      	beq.n	80015b0 <RFID_read+0x5c>
		return MI_TIMEOUT;
 80015ac:	2303      	movs	r3, #3
 80015ae:	e002      	b.n	80015b6 <RFID_read+0x62>

	// else, stop timeout
	timeout_stop();
 80015b0:	f001 f924 	bl	80027fc <timeout_stop>
	// return Read status
	return status;
 80015b4:	7bfb      	ldrb	r3, [r7, #15]
}
 80015b6:	4618      	mov	r0, r3
 80015b8:	3710      	adds	r7, #16
 80015ba:	46bd      	mov	sp, r7
 80015bc:	bd80      	pop	{r7, pc}
 80015be:	bf00      	nop
 80015c0:	20000290 	.word	0x20000290

080015c4 <TM_MFRC522_Check>:

TM_MFRC522_Status_t TM_MFRC522_Check(uint8_t* id, uint8_t* type) {
 80015c4:	b580      	push	{r7, lr}
 80015c6:	b084      	sub	sp, #16
 80015c8:	af00      	add	r7, sp, #0
 80015ca:	6078      	str	r0, [r7, #4]
 80015cc:	6039      	str	r1, [r7, #0]
	TM_MFRC522_Status_t status;
	//Find cards, return card type

	// REQuest command, Type A. Invites PICCs in state IDLE to go to READY and prepare for anticollision or selection. 7 bit frame.
	status = TM_MFRC522_Request(PICC_REQIDL, id);
 80015ce:	6879      	ldr	r1, [r7, #4]
 80015d0:	2026      	movs	r0, #38	; 0x26
 80015d2:	f000 f8ef 	bl	80017b4 <TM_MFRC522_Request>
 80015d6:	4603      	mov	r3, r0
 80015d8:	73fb      	strb	r3, [r7, #15]

	if (status == MI_OK) {
 80015da:	7bfb      	ldrb	r3, [r7, #15]
 80015dc:	2b00      	cmp	r3, #0
 80015de:	d10a      	bne.n	80015f6 <TM_MFRC522_Check+0x32>
		//Card detected
		//Anti-collision, return card serial number 4 bytes
		status = TM_MFRC522_Anticoll(id);
 80015e0:	6878      	ldr	r0, [r7, #4]
 80015e2:	f000 f9fe 	bl	80019e2 <TM_MFRC522_Anticoll>
 80015e6:	4603      	mov	r3, r0
 80015e8:	73fb      	strb	r3, [r7, #15]
		//select, return sak and crc
		status = TM_MFRC522_SelectTag(id, type);
 80015ea:	6839      	ldr	r1, [r7, #0]
 80015ec:	6878      	ldr	r0, [r7, #4]
 80015ee:	f000 fa89 	bl	8001b04 <TM_MFRC522_SelectTag>
 80015f2:	4603      	mov	r3, r0
 80015f4:	73fb      	strb	r3, [r7, #15]
	}

	TM_MFRC522_Halt();			//Command card into hibernation
 80015f6:	f000 fadf 	bl	8001bb8 <TM_MFRC522_Halt>

	return status;
 80015fa:	7bfb      	ldrb	r3, [r7, #15]
}
 80015fc:	4618      	mov	r0, r3
 80015fe:	3710      	adds	r7, #16
 8001600:	46bd      	mov	sp, r7
 8001602:	bd80      	pop	{r7, pc}

08001604 <handleError>:
		}
	}
	return MI_OK;
}

void handleError() {
 8001604:	b580      	push	{r7, lr}
 8001606:	af00      	add	r7, sp, #0
	while(1) {
		//BSP_LED_On(LED_RED);
		HAL_Delay(100);
 8001608:	2064      	movs	r0, #100	; 0x64
 800160a:	f001 fa8b 	bl	8002b24 <HAL_Delay>
		//BSP_LED_Off(LED_RED);
		HAL_Delay(100);
 800160e:	2064      	movs	r0, #100	; 0x64
 8001610:	f001 fa88 	bl	8002b24 <HAL_Delay>
		HAL_Delay(100);
 8001614:	e7f8      	b.n	8001608 <handleError+0x4>
	...

08001618 <TM_MFRC522_WriteRegister>:
	}
}

void TM_MFRC522_WriteRegister(uint8_t addr, uint8_t val) {
 8001618:	b580      	push	{r7, lr}
 800161a:	b084      	sub	sp, #16
 800161c:	af00      	add	r7, sp, #0
 800161e:	4603      	mov	r3, r0
 8001620:	460a      	mov	r2, r1
 8001622:	71fb      	strb	r3, [r7, #7]
 8001624:	4613      	mov	r3, r2
 8001626:	71bb      	strb	r3, [r7, #6]
	//CS low
	TM_MFRC522_CS_Write(GPIO_PIN_RESET);
 8001628:	2000      	movs	r0, #0
 800162a:	f000 fae1 	bl	8001bf0 <TM_MFRC522_CS_Write>

	HAL_StatusTypeDef transmitStatus;
	
	//Send address ## HAL_MAX_DELAY --> infinite poll until process is successful
	addr = (addr << 1) & 0x7E;
 800162e:	79fb      	ldrb	r3, [r7, #7]
 8001630:	005b      	lsls	r3, r3, #1
 8001632:	b2db      	uxtb	r3, r3
 8001634:	f003 037e 	and.w	r3, r3, #126	; 0x7e
 8001638:	b2db      	uxtb	r3, r3
 800163a:	71fb      	strb	r3, [r7, #7]

	transmitStatus = HAL_SPI_Transmit(&hspi3, &addr, 1, HAL_MAX_DELAY);
 800163c:	1df9      	adds	r1, r7, #7
 800163e:	f04f 33ff 	mov.w	r3, #4294967295
 8001642:	2201      	movs	r2, #1
 8001644:	480f      	ldr	r0, [pc, #60]	; (8001684 <TM_MFRC522_WriteRegister+0x6c>)
 8001646:	f004 f938 	bl	80058ba <HAL_SPI_Transmit>
 800164a:	4603      	mov	r3, r0
 800164c:	73fb      	strb	r3, [r7, #15]
	if (transmitStatus != HAL_SPI_ERROR_NONE) {
 800164e:	7bfb      	ldrb	r3, [r7, #15]
 8001650:	2b00      	cmp	r3, #0
 8001652:	d001      	beq.n	8001658 <TM_MFRC522_WriteRegister+0x40>
		handleError();
 8001654:	f7ff ffd6 	bl	8001604 <handleError>
	}
	//Send data
	transmitStatus = HAL_SPI_Transmit(&hspi3, &val, 1, HAL_MAX_DELAY);
 8001658:	1db9      	adds	r1, r7, #6
 800165a:	f04f 33ff 	mov.w	r3, #4294967295
 800165e:	2201      	movs	r2, #1
 8001660:	4808      	ldr	r0, [pc, #32]	; (8001684 <TM_MFRC522_WriteRegister+0x6c>)
 8001662:	f004 f92a 	bl	80058ba <HAL_SPI_Transmit>
 8001666:	4603      	mov	r3, r0
 8001668:	73fb      	strb	r3, [r7, #15]
	if (transmitStatus != HAL_SPI_ERROR_NONE) {
 800166a:	7bfb      	ldrb	r3, [r7, #15]
 800166c:	2b00      	cmp	r3, #0
 800166e:	d001      	beq.n	8001674 <TM_MFRC522_WriteRegister+0x5c>
		handleError();
 8001670:	f7ff ffc8 	bl	8001604 <handleError>
	}

	//CS high
	TM_MFRC522_CS_Write(GPIO_PIN_SET);
 8001674:	2001      	movs	r0, #1
 8001676:	f000 fabb 	bl	8001bf0 <TM_MFRC522_CS_Write>
}
 800167a:	bf00      	nop
 800167c:	3710      	adds	r7, #16
 800167e:	46bd      	mov	sp, r7
 8001680:	bd80      	pop	{r7, pc}
 8001682:	bf00      	nop
 8001684:	200003ec 	.word	0x200003ec

08001688 <TM_MFRC522_ReadRegister>:

uint8_t TM_MFRC522_ReadRegister(uint8_t addr) {
 8001688:	b580      	push	{r7, lr}
 800168a:	b086      	sub	sp, #24
 800168c:	af02      	add	r7, sp, #8
 800168e:	4603      	mov	r3, r0
 8001690:	71fb      	strb	r3, [r7, #7]
	uint8_t val = 0x00;
 8001692:	2300      	movs	r3, #0
 8001694:	73bb      	strb	r3, [r7, #14]
//	uint8_t retval = 0x00;
	//CS low
	TM_MFRC522_CS_Write(GPIO_PIN_RESET);
 8001696:	2000      	movs	r0, #0
 8001698:	f000 faaa 	bl	8001bf0 <TM_MFRC522_CS_Write>

	HAL_StatusTypeDef transmitStatus;
	addr = (addr << 1) | 0x80;
 800169c:	79fb      	ldrb	r3, [r7, #7]
 800169e:	005b      	lsls	r3, r3, #1
 80016a0:	b25b      	sxtb	r3, r3
 80016a2:	f063 037f 	orn	r3, r3, #127	; 0x7f
 80016a6:	b25b      	sxtb	r3, r3
 80016a8:	b2db      	uxtb	r3, r3
 80016aa:	71fb      	strb	r3, [r7, #7]

	transmitStatus = HAL_SPI_Transmit(&hspi3, &addr, 1, HAL_MAX_DELAY);
 80016ac:	1df9      	adds	r1, r7, #7
 80016ae:	f04f 33ff 	mov.w	r3, #4294967295
 80016b2:	2201      	movs	r2, #1
 80016b4:	4812      	ldr	r0, [pc, #72]	; (8001700 <TM_MFRC522_ReadRegister+0x78>)
 80016b6:	f004 f900 	bl	80058ba <HAL_SPI_Transmit>
 80016ba:	4603      	mov	r3, r0
 80016bc:	73fb      	strb	r3, [r7, #15]
	if (transmitStatus != HAL_SPI_ERROR_NONE) {
 80016be:	7bfb      	ldrb	r3, [r7, #15]
 80016c0:	2b00      	cmp	r3, #0
 80016c2:	d001      	beq.n	80016c8 <TM_MFRC522_ReadRegister+0x40>
		handleError();
 80016c4:	f7ff ff9e 	bl	8001604 <handleError>
	}

	uint8_t dummy = MFRC522_DUMMY;
 80016c8:	2300      	movs	r3, #0
 80016ca:	737b      	strb	r3, [r7, #13]
	transmitStatus = HAL_SPI_TransmitReceive(&hspi3, &dummy, &val, 1, HAL_MAX_DELAY);
 80016cc:	f107 020e 	add.w	r2, r7, #14
 80016d0:	f107 010d 	add.w	r1, r7, #13
 80016d4:	f04f 33ff 	mov.w	r3, #4294967295
 80016d8:	9300      	str	r3, [sp, #0]
 80016da:	2301      	movs	r3, #1
 80016dc:	4808      	ldr	r0, [pc, #32]	; (8001700 <TM_MFRC522_ReadRegister+0x78>)
 80016de:	f004 fa5a 	bl	8005b96 <HAL_SPI_TransmitReceive>
 80016e2:	4603      	mov	r3, r0
 80016e4:	73fb      	strb	r3, [r7, #15]
	if (transmitStatus != HAL_SPI_ERROR_NONE) {
 80016e6:	7bfb      	ldrb	r3, [r7, #15]
 80016e8:	2b00      	cmp	r3, #0
 80016ea:	d001      	beq.n	80016f0 <TM_MFRC522_ReadRegister+0x68>
		handleError();
 80016ec:	f7ff ff8a 	bl	8001604 <handleError>
	}

	//CS high
	TM_MFRC522_CS_Write(GPIO_PIN_SET);
 80016f0:	2001      	movs	r0, #1
 80016f2:	f000 fa7d 	bl	8001bf0 <TM_MFRC522_CS_Write>

	return val;
 80016f6:	7bbb      	ldrb	r3, [r7, #14]
}
 80016f8:	4618      	mov	r0, r3
 80016fa:	3710      	adds	r7, #16
 80016fc:	46bd      	mov	sp, r7
 80016fe:	bd80      	pop	{r7, pc}
 8001700:	200003ec 	.word	0x200003ec

08001704 <TM_MFRC522_SetBitMask>:

void TM_MFRC522_SetBitMask(uint8_t reg, uint8_t mask) {
 8001704:	b580      	push	{r7, lr}
 8001706:	b082      	sub	sp, #8
 8001708:	af00      	add	r7, sp, #0
 800170a:	4603      	mov	r3, r0
 800170c:	460a      	mov	r2, r1
 800170e:	71fb      	strb	r3, [r7, #7]
 8001710:	4613      	mov	r3, r2
 8001712:	71bb      	strb	r3, [r7, #6]
	TM_MFRC522_WriteRegister(reg, TM_MFRC522_ReadRegister(reg) | mask);
 8001714:	79fb      	ldrb	r3, [r7, #7]
 8001716:	4618      	mov	r0, r3
 8001718:	f7ff ffb6 	bl	8001688 <TM_MFRC522_ReadRegister>
 800171c:	4603      	mov	r3, r0
 800171e:	461a      	mov	r2, r3
 8001720:	79bb      	ldrb	r3, [r7, #6]
 8001722:	4313      	orrs	r3, r2
 8001724:	b2da      	uxtb	r2, r3
 8001726:	79fb      	ldrb	r3, [r7, #7]
 8001728:	4611      	mov	r1, r2
 800172a:	4618      	mov	r0, r3
 800172c:	f7ff ff74 	bl	8001618 <TM_MFRC522_WriteRegister>
}
 8001730:	bf00      	nop
 8001732:	3708      	adds	r7, #8
 8001734:	46bd      	mov	sp, r7
 8001736:	bd80      	pop	{r7, pc}

08001738 <TM_MFRC522_ClearBitMask>:

void TM_MFRC522_ClearBitMask(uint8_t reg, uint8_t mask){
 8001738:	b580      	push	{r7, lr}
 800173a:	b082      	sub	sp, #8
 800173c:	af00      	add	r7, sp, #0
 800173e:	4603      	mov	r3, r0
 8001740:	460a      	mov	r2, r1
 8001742:	71fb      	strb	r3, [r7, #7]
 8001744:	4613      	mov	r3, r2
 8001746:	71bb      	strb	r3, [r7, #6]
	TM_MFRC522_WriteRegister(reg, TM_MFRC522_ReadRegister(reg) & (~mask));
 8001748:	79fb      	ldrb	r3, [r7, #7]
 800174a:	4618      	mov	r0, r3
 800174c:	f7ff ff9c 	bl	8001688 <TM_MFRC522_ReadRegister>
 8001750:	4603      	mov	r3, r0
 8001752:	b25a      	sxtb	r2, r3
 8001754:	f997 3006 	ldrsb.w	r3, [r7, #6]
 8001758:	43db      	mvns	r3, r3
 800175a:	b25b      	sxtb	r3, r3
 800175c:	4013      	ands	r3, r2
 800175e:	b25b      	sxtb	r3, r3
 8001760:	b2da      	uxtb	r2, r3
 8001762:	79fb      	ldrb	r3, [r7, #7]
 8001764:	4611      	mov	r1, r2
 8001766:	4618      	mov	r0, r3
 8001768:	f7ff ff56 	bl	8001618 <TM_MFRC522_WriteRegister>
}
 800176c:	bf00      	nop
 800176e:	3708      	adds	r7, #8
 8001770:	46bd      	mov	sp, r7
 8001772:	bd80      	pop	{r7, pc}

08001774 <TM_MFRC522_AntennaOn>:

void TM_MFRC522_AntennaOn(void) {
 8001774:	b580      	push	{r7, lr}
 8001776:	b082      	sub	sp, #8
 8001778:	af00      	add	r7, sp, #0
	uint8_t temp;

	temp = TM_MFRC522_ReadRegister(MFRC522_REG_TX_CONTROL);
 800177a:	2014      	movs	r0, #20
 800177c:	f7ff ff84 	bl	8001688 <TM_MFRC522_ReadRegister>
 8001780:	4603      	mov	r3, r0
 8001782:	71fb      	strb	r3, [r7, #7]
	if (!(temp & 0x03)) {
 8001784:	79fb      	ldrb	r3, [r7, #7]
 8001786:	f003 0303 	and.w	r3, r3, #3
 800178a:	2b00      	cmp	r3, #0
 800178c:	d103      	bne.n	8001796 <TM_MFRC522_AntennaOn+0x22>
		TM_MFRC522_SetBitMask(MFRC522_REG_TX_CONTROL, 0x03);
 800178e:	2103      	movs	r1, #3
 8001790:	2014      	movs	r0, #20
 8001792:	f7ff ffb7 	bl	8001704 <TM_MFRC522_SetBitMask>
	}
}
 8001796:	bf00      	nop
 8001798:	3708      	adds	r7, #8
 800179a:	46bd      	mov	sp, r7
 800179c:	bd80      	pop	{r7, pc}

0800179e <TM_MFRC522_Reset>:

void TM_MFRC522_AntennaOff(void) {
	TM_MFRC522_ClearBitMask(MFRC522_REG_TX_CONTROL, 0x03);
}

void TM_MFRC522_Reset(void) {
 800179e:	b580      	push	{r7, lr}
 80017a0:	af00      	add	r7, sp, #0
	TM_MFRC522_WriteRegister(MFRC522_REG_COMMAND, PCD_RESETPHASE);
 80017a2:	210f      	movs	r1, #15
 80017a4:	2001      	movs	r0, #1
 80017a6:	f7ff ff37 	bl	8001618 <TM_MFRC522_WriteRegister>
	HAL_Delay(50);
 80017aa:	2032      	movs	r0, #50	; 0x32
 80017ac:	f001 f9ba 	bl	8002b24 <HAL_Delay>
}
 80017b0:	bf00      	nop
 80017b2:	bd80      	pop	{r7, pc}

080017b4 <TM_MFRC522_Request>:

TM_MFRC522_Status_t TM_MFRC522_Request(uint8_t reqMode, uint8_t* TagType) {
 80017b4:	b580      	push	{r7, lr}
 80017b6:	b086      	sub	sp, #24
 80017b8:	af02      	add	r7, sp, #8
 80017ba:	4603      	mov	r3, r0
 80017bc:	6039      	str	r1, [r7, #0]
 80017be:	71fb      	strb	r3, [r7, #7]
	TM_MFRC522_Status_t status;
	uint16_t backBits;			//The received data bits

	TM_MFRC522_WriteRegister(MFRC522_REG_BIT_FRAMING, 0x07);		//TxLastBists = BitFramingReg[2..0]	???
 80017c0:	2107      	movs	r1, #7
 80017c2:	200d      	movs	r0, #13
 80017c4:	f7ff ff28 	bl	8001618 <TM_MFRC522_WriteRegister>

	TagType[0] = reqMode;
 80017c8:	683b      	ldr	r3, [r7, #0]
 80017ca:	79fa      	ldrb	r2, [r7, #7]
 80017cc:	701a      	strb	r2, [r3, #0]
	status = TM_MFRC522_ToCard(PCD_TRANSCEIVE, TagType, 1, TagType, &backBits);
 80017ce:	f107 030c 	add.w	r3, r7, #12
 80017d2:	9300      	str	r3, [sp, #0]
 80017d4:	683b      	ldr	r3, [r7, #0]
 80017d6:	2201      	movs	r2, #1
 80017d8:	6839      	ldr	r1, [r7, #0]
 80017da:	200c      	movs	r0, #12
 80017dc:	f000 f80f 	bl	80017fe <TM_MFRC522_ToCard>
 80017e0:	4603      	mov	r3, r0
 80017e2:	73fb      	strb	r3, [r7, #15]

	if (status == MI_OK && backBits != 0x10) {
 80017e4:	7bfb      	ldrb	r3, [r7, #15]
 80017e6:	2b00      	cmp	r3, #0
 80017e8:	d104      	bne.n	80017f4 <TM_MFRC522_Request+0x40>
 80017ea:	89bb      	ldrh	r3, [r7, #12]
 80017ec:	2b10      	cmp	r3, #16
 80017ee:	d001      	beq.n	80017f4 <TM_MFRC522_Request+0x40>
		status = MI_ERR;
 80017f0:	2302      	movs	r3, #2
 80017f2:	73fb      	strb	r3, [r7, #15]
	}
	return status;
 80017f4:	7bfb      	ldrb	r3, [r7, #15]
}
 80017f6:	4618      	mov	r0, r3
 80017f8:	3710      	adds	r7, #16
 80017fa:	46bd      	mov	sp, r7
 80017fc:	bd80      	pop	{r7, pc}

080017fe <TM_MFRC522_ToCard>:
TM_MFRC522_Status_t TM_MFRC522_ToCard(uint8_t command, // the command to execute - one of the PCD_Command enums
										uint8_t* sendData, // pointer to the data to transfer to the FIFO
										uint8_t sendLen, // number of bytes to transfer to the FIFO
										uint8_t* backData, // NULL or pointer to buffer if data should be read back after executing the command
										uint16_t* backLen // in: max number of bytes to write to *backData, out: the number of bytes returned
									) {
 80017fe:	b590      	push	{r4, r7, lr}
 8001800:	b087      	sub	sp, #28
 8001802:	af00      	add	r7, sp, #0
 8001804:	60b9      	str	r1, [r7, #8]
 8001806:	607b      	str	r3, [r7, #4]
 8001808:	4603      	mov	r3, r0
 800180a:	73fb      	strb	r3, [r7, #15]
 800180c:	4613      	mov	r3, r2
 800180e:	73bb      	strb	r3, [r7, #14]
	TM_MFRC522_Status_t status = MI_ERR;
 8001810:	2302      	movs	r3, #2
 8001812:	75fb      	strb	r3, [r7, #23]
	uint8_t irqEn = 0x00;
 8001814:	2300      	movs	r3, #0
 8001816:	75bb      	strb	r3, [r7, #22]
	uint8_t waitIRq = 0x00;
 8001818:	2300      	movs	r3, #0
 800181a:	757b      	strb	r3, [r7, #21]
	uint8_t lastBits;
	uint8_t n;
	uint16_t i;

	switch (command) {
 800181c:	7bfb      	ldrb	r3, [r7, #15]
 800181e:	2b0c      	cmp	r3, #12
 8001820:	d006      	beq.n	8001830 <TM_MFRC522_ToCard+0x32>
 8001822:	2b0e      	cmp	r3, #14
 8001824:	d109      	bne.n	800183a <TM_MFRC522_ToCard+0x3c>
		case PCD_AUTHENT: {
			irqEn = 0x12;
 8001826:	2312      	movs	r3, #18
 8001828:	75bb      	strb	r3, [r7, #22]
			waitIRq = 0x10; // bit 4
 800182a:	2310      	movs	r3, #16
 800182c:	757b      	strb	r3, [r7, #21]
			break;
 800182e:	e005      	b.n	800183c <TM_MFRC522_ToCard+0x3e>
		}
		case PCD_TRANSCEIVE: {
			irqEn = 0x77; //
 8001830:	2377      	movs	r3, #119	; 0x77
 8001832:	75bb      	strb	r3, [r7, #22]
			waitIRq = 0x30; // bit 4 IdleIRq, 5 RxIRq
 8001834:	2330      	movs	r3, #48	; 0x30
 8001836:	757b      	strb	r3, [r7, #21]
			break;
 8001838:	e000      	b.n	800183c <TM_MFRC522_ToCard+0x3e>
		}
		default:
			break;
 800183a:	bf00      	nop
	}

	TM_MFRC522_WriteRegister(MFRC522_REG_COMM_IE_N, irqEn | 0x80);
 800183c:	7dbb      	ldrb	r3, [r7, #22]
 800183e:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8001842:	b2db      	uxtb	r3, r3
 8001844:	4619      	mov	r1, r3
 8001846:	2002      	movs	r0, #2
 8001848:	f7ff fee6 	bl	8001618 <TM_MFRC522_WriteRegister>

	TM_MFRC522_WriteRegister(MFRC522_REG_COMMAND, PCD_IDLE); // Stop any active command.
 800184c:	2100      	movs	r1, #0
 800184e:	2001      	movs	r0, #1
 8001850:	f7ff fee2 	bl	8001618 <TM_MFRC522_WriteRegister>

	TM_MFRC522_ClearBitMask(MFRC522_REG_COLL, 0x80); // clear collision register
 8001854:	2180      	movs	r1, #128	; 0x80
 8001856:	200e      	movs	r0, #14
 8001858:	f7ff ff6e 	bl	8001738 <TM_MFRC522_ClearBitMask>

	//TM_MFRC522_ClearBitMask(MFRC522_REG_COMM_IRQ, 0x80); // Clear all seven interrupt request bits
	TM_MFRC522_WriteRegister(MFRC522_REG_COMM_IRQ, 0x7F); // Clear all seven interrupt request bits via ComIrqReg[7] - Set1, when 0, clear interrupts
 800185c:	217f      	movs	r1, #127	; 0x7f
 800185e:	2004      	movs	r0, #4
 8001860:	f7ff feda 	bl	8001618 <TM_MFRC522_WriteRegister>
	TM_MFRC522_SetBitMask(MFRC522_REG_FIFO_LEVEL, 0x80); // FlushBuffer = 1, FIFO initialization
 8001864:	2180      	movs	r1, #128	; 0x80
 8001866:	200a      	movs	r0, #10
 8001868:	f7ff ff4c 	bl	8001704 <TM_MFRC522_SetBitMask>
	//TM_MFRC522_WriteRegister(MFRC522_REG_BIT_FRAMING, 0x00); // make sure to clear bit adjustments (should be calculated though, missing some parameters)

	//Writing data to the FIFO
	for (i = 0; i < sendLen; i++) {
 800186c:	2300      	movs	r3, #0
 800186e:	827b      	strh	r3, [r7, #18]
 8001870:	e00a      	b.n	8001888 <TM_MFRC522_ToCard+0x8a>
		TM_MFRC522_WriteRegister(MFRC522_REG_FIFO_DATA, sendData[i]);
 8001872:	8a7b      	ldrh	r3, [r7, #18]
 8001874:	68ba      	ldr	r2, [r7, #8]
 8001876:	4413      	add	r3, r2
 8001878:	781b      	ldrb	r3, [r3, #0]
 800187a:	4619      	mov	r1, r3
 800187c:	2009      	movs	r0, #9
 800187e:	f7ff fecb 	bl	8001618 <TM_MFRC522_WriteRegister>
	for (i = 0; i < sendLen; i++) {
 8001882:	8a7b      	ldrh	r3, [r7, #18]
 8001884:	3301      	adds	r3, #1
 8001886:	827b      	strh	r3, [r7, #18]
 8001888:	7bbb      	ldrb	r3, [r7, #14]
 800188a:	b29b      	uxth	r3, r3
 800188c:	8a7a      	ldrh	r2, [r7, #18]
 800188e:	429a      	cmp	r2, r3
 8001890:	d3ef      	bcc.n	8001872 <TM_MFRC522_ToCard+0x74>
	}

	//Execute the command
	TM_MFRC522_WriteRegister(MFRC522_REG_COMMAND, command);
 8001892:	7bfb      	ldrb	r3, [r7, #15]
 8001894:	4619      	mov	r1, r3
 8001896:	2001      	movs	r0, #1
 8001898:	f7ff febe 	bl	8001618 <TM_MFRC522_WriteRegister>
	if (command == PCD_TRANSCEIVE) {
 800189c:	7bfb      	ldrb	r3, [r7, #15]
 800189e:	2b0c      	cmp	r3, #12
 80018a0:	d103      	bne.n	80018aa <TM_MFRC522_ToCard+0xac>
		TM_MFRC522_SetBitMask(MFRC522_REG_BIT_FRAMING, 0x80);		//StartSend=1,transmission of data starts
 80018a2:	2180      	movs	r1, #128	; 0x80
 80018a4:	200d      	movs	r0, #13
 80018a6:	f7ff ff2d 	bl	8001704 <TM_MFRC522_SetBitMask>
	}

	//Waiting to receive data to complete
	i = 36000;	//i according to the clock frequency adjustment, the operator M1 card maximum waiting time 25ms???
 80018aa:	f648 43a0 	movw	r3, #36000	; 0x8ca0
 80018ae:	827b      	strh	r3, [r7, #18]
	do {
		//CommIrqReg[7..0]
		//Set1 TxIRq RxIRq IdleIRq HiAlerIRq LoAlertIRq ErrIRq TimerIRq
		n = TM_MFRC522_ReadRegister(MFRC522_REG_COMM_IRQ);
 80018b0:	2004      	movs	r0, #4
 80018b2:	f7ff fee9 	bl	8001688 <TM_MFRC522_ReadRegister>
 80018b6:	4603      	mov	r3, r0
 80018b8:	753b      	strb	r3, [r7, #20]
		i--;
 80018ba:	8a7b      	ldrh	r3, [r7, #18]
 80018bc:	3b01      	subs	r3, #1
 80018be:	827b      	strh	r3, [r7, #18]
	} while ((i!=0) // i=0 is timeout
				&& !(n&0x01) // timer interrupt - nothing received in 25ms
				&& !(n&waitIRq) // one of the interrupts that signal success has been sent
			);
 80018c0:	8a7b      	ldrh	r3, [r7, #18]
 80018c2:	2b00      	cmp	r3, #0
 80018c4:	d00a      	beq.n	80018dc <TM_MFRC522_ToCard+0xde>
				&& !(n&0x01) // timer interrupt - nothing received in 25ms
 80018c6:	7d3b      	ldrb	r3, [r7, #20]
 80018c8:	f003 0301 	and.w	r3, r3, #1
 80018cc:	2b00      	cmp	r3, #0
 80018ce:	d105      	bne.n	80018dc <TM_MFRC522_ToCard+0xde>
				&& !(n&waitIRq) // one of the interrupts that signal success has been sent
 80018d0:	7d3a      	ldrb	r2, [r7, #20]
 80018d2:	7d7b      	ldrb	r3, [r7, #21]
 80018d4:	4013      	ands	r3, r2
 80018d6:	b2db      	uxtb	r3, r3
 80018d8:	2b00      	cmp	r3, #0
 80018da:	d0e9      	beq.n	80018b0 <TM_MFRC522_ToCard+0xb2>

	TM_MFRC522_ClearBitMask(MFRC522_REG_BIT_FRAMING, 0x80);			//StartSend=0
 80018dc:	2180      	movs	r1, #128	; 0x80
 80018de:	200d      	movs	r0, #13
 80018e0:	f7ff ff2a 	bl	8001738 <TM_MFRC522_ClearBitMask>

	uint8_t errorRegValue = 0x00;
 80018e4:	2300      	movs	r3, #0
 80018e6:	747b      	strb	r3, [r7, #17]
	errorRegValue = TM_MFRC522_ReadRegister(MFRC522_REG_ERROR);
 80018e8:	2006      	movs	r0, #6
 80018ea:	f7ff fecd 	bl	8001688 <TM_MFRC522_ReadRegister>
 80018ee:	4603      	mov	r3, r0
 80018f0:	747b      	strb	r3, [r7, #17]
	if (errorRegValue & 0x13) {	 // BufferOvfl ParityErr ProtocolErr	
 80018f2:	7c7b      	ldrb	r3, [r7, #17]
 80018f4:	f003 0313 	and.w	r3, r3, #19
 80018f8:	2b00      	cmp	r3, #0
 80018fa:	d003      	beq.n	8001904 <TM_MFRC522_ToCard+0x106>
		status = MI_ERR;
 80018fc:	2302      	movs	r3, #2
 80018fe:	75fb      	strb	r3, [r7, #23]
		return status;
 8001900:	7dfb      	ldrb	r3, [r7, #23]
 8001902:	e06a      	b.n	80019da <TM_MFRC522_ToCard+0x1dc>
	}

	if (i == 0) {
 8001904:	8a7b      	ldrh	r3, [r7, #18]
 8001906:	2b00      	cmp	r3, #0
 8001908:	d101      	bne.n	800190e <TM_MFRC522_ToCard+0x110>
		return MI_TIMEOUT;
 800190a:	2303      	movs	r3, #3
 800190c:	e065      	b.n	80019da <TM_MFRC522_ToCard+0x1dc>
	}

	if (n & 0x01 && !(n&waitIRq)) {
 800190e:	7d3b      	ldrb	r3, [r7, #20]
 8001910:	f003 0301 	and.w	r3, r3, #1
 8001914:	2b00      	cmp	r3, #0
 8001916:	d007      	beq.n	8001928 <TM_MFRC522_ToCard+0x12a>
 8001918:	7d3a      	ldrb	r2, [r7, #20]
 800191a:	7d7b      	ldrb	r3, [r7, #21]
 800191c:	4013      	ands	r3, r2
 800191e:	b2db      	uxtb	r3, r3
 8001920:	2b00      	cmp	r3, #0
 8001922:	d101      	bne.n	8001928 <TM_MFRC522_ToCard+0x12a>
		return MI_TIMEOUT;
 8001924:	2303      	movs	r3, #3
 8001926:	e058      	b.n	80019da <TM_MFRC522_ToCard+0x1dc>
	}

	if (i != 0)  {
 8001928:	8a7b      	ldrh	r3, [r7, #18]
 800192a:	2b00      	cmp	r3, #0
 800192c:	d04d      	beq.n	80019ca <TM_MFRC522_ToCard+0x1cc>
		if (!(TM_MFRC522_ReadRegister(MFRC522_REG_ERROR) & 0x1B)) {
 800192e:	2006      	movs	r0, #6
 8001930:	f7ff feaa 	bl	8001688 <TM_MFRC522_ReadRegister>
 8001934:	4603      	mov	r3, r0
 8001936:	f003 031b 	and.w	r3, r3, #27
 800193a:	2b00      	cmp	r3, #0
 800193c:	d143      	bne.n	80019c6 <TM_MFRC522_ToCard+0x1c8>


			status = MI_OK;
 800193e:	2300      	movs	r3, #0
 8001940:	75fb      	strb	r3, [r7, #23]

			if (command == PCD_TRANSCEIVE) {
 8001942:	7bfb      	ldrb	r3, [r7, #15]
 8001944:	2b0c      	cmp	r3, #12
 8001946:	d140      	bne.n	80019ca <TM_MFRC522_ToCard+0x1cc>
				n = TM_MFRC522_ReadRegister(MFRC522_REG_FIFO_LEVEL);
 8001948:	200a      	movs	r0, #10
 800194a:	f7ff fe9d 	bl	8001688 <TM_MFRC522_ReadRegister>
 800194e:	4603      	mov	r3, r0
 8001950:	753b      	strb	r3, [r7, #20]
				lastBits = TM_MFRC522_ReadRegister(MFRC522_REG_CONTROL) & 0x07;
 8001952:	200c      	movs	r0, #12
 8001954:	f7ff fe98 	bl	8001688 <TM_MFRC522_ReadRegister>
 8001958:	4603      	mov	r3, r0
 800195a:	f003 0307 	and.w	r3, r3, #7
 800195e:	743b      	strb	r3, [r7, #16]

				if (n == 0) {
 8001960:	7d3b      	ldrb	r3, [r7, #20]
 8001962:	2b00      	cmp	r3, #0
 8001964:	d101      	bne.n	800196a <TM_MFRC522_ToCard+0x16c>
					n = 1;
 8001966:	2301      	movs	r3, #1
 8001968:	753b      	strb	r3, [r7, #20]
				}

				if (lastBits) {
 800196a:	7c3b      	ldrb	r3, [r7, #16]
 800196c:	2b00      	cmp	r3, #0
 800196e:	d00b      	beq.n	8001988 <TM_MFRC522_ToCard+0x18a>
					*backLen = (n - 1) * 8 + lastBits;
 8001970:	7d3b      	ldrb	r3, [r7, #20]
 8001972:	3b01      	subs	r3, #1
 8001974:	b29b      	uxth	r3, r3
 8001976:	00db      	lsls	r3, r3, #3
 8001978:	b29a      	uxth	r2, r3
 800197a:	7c3b      	ldrb	r3, [r7, #16]
 800197c:	b29b      	uxth	r3, r3
 800197e:	4413      	add	r3, r2
 8001980:	b29a      	uxth	r2, r3
 8001982:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001984:	801a      	strh	r2, [r3, #0]
 8001986:	e005      	b.n	8001994 <TM_MFRC522_ToCard+0x196>
				} else {
					*backLen = n * 8;
 8001988:	7d3b      	ldrb	r3, [r7, #20]
 800198a:	b29b      	uxth	r3, r3
 800198c:	00db      	lsls	r3, r3, #3
 800198e:	b29a      	uxth	r2, r3
 8001990:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001992:	801a      	strh	r2, [r3, #0]
				}

				if (n > MFRC522_MAX_LEN) {
 8001994:	7d3b      	ldrb	r3, [r7, #20]
 8001996:	2b10      	cmp	r3, #16
 8001998:	d901      	bls.n	800199e <TM_MFRC522_ToCard+0x1a0>
					n = MFRC522_MAX_LEN;
 800199a:	2310      	movs	r3, #16
 800199c:	753b      	strb	r3, [r7, #20]
				}

				//Reading the received data in FIFO
				for (i = 0; i < n; i++) {
 800199e:	2300      	movs	r3, #0
 80019a0:	827b      	strh	r3, [r7, #18]
 80019a2:	e00a      	b.n	80019ba <TM_MFRC522_ToCard+0x1bc>
					backData[i] = TM_MFRC522_ReadRegister(MFRC522_REG_FIFO_DATA);
 80019a4:	8a7b      	ldrh	r3, [r7, #18]
 80019a6:	687a      	ldr	r2, [r7, #4]
 80019a8:	18d4      	adds	r4, r2, r3
 80019aa:	2009      	movs	r0, #9
 80019ac:	f7ff fe6c 	bl	8001688 <TM_MFRC522_ReadRegister>
 80019b0:	4603      	mov	r3, r0
 80019b2:	7023      	strb	r3, [r4, #0]
				for (i = 0; i < n; i++) {
 80019b4:	8a7b      	ldrh	r3, [r7, #18]
 80019b6:	3301      	adds	r3, #1
 80019b8:	827b      	strh	r3, [r7, #18]
 80019ba:	7d3b      	ldrb	r3, [r7, #20]
 80019bc:	b29b      	uxth	r3, r3
 80019be:	8a7a      	ldrh	r2, [r7, #18]
 80019c0:	429a      	cmp	r2, r3
 80019c2:	d3ef      	bcc.n	80019a4 <TM_MFRC522_ToCard+0x1a6>
 80019c4:	e001      	b.n	80019ca <TM_MFRC522_ToCard+0x1cc>
				}
			}
		} else {
			return MI_ERR;
 80019c6:	2302      	movs	r3, #2
 80019c8:	e007      	b.n	80019da <TM_MFRC522_ToCard+0x1dc>
		}
	} else {

	}

	if (errorRegValue & 0x08) {		// CollErr
 80019ca:	7c7b      	ldrb	r3, [r7, #17]
 80019cc:	f003 0308 	and.w	r3, r3, #8
 80019d0:	2b00      	cmp	r3, #0
 80019d2:	d001      	beq.n	80019d8 <TM_MFRC522_ToCard+0x1da>
		return MI_ERR;
 80019d4:	2302      	movs	r3, #2
 80019d6:	e000      	b.n	80019da <TM_MFRC522_ToCard+0x1dc>
	}

	return status;
 80019d8:	7dfb      	ldrb	r3, [r7, #23]
}
 80019da:	4618      	mov	r0, r3
 80019dc:	371c      	adds	r7, #28
 80019de:	46bd      	mov	sp, r7
 80019e0:	bd90      	pop	{r4, r7, pc}

080019e2 <TM_MFRC522_Anticoll>:

TM_MFRC522_Status_t TM_MFRC522_Anticoll(uint8_t* serNum) {
 80019e2:	b580      	push	{r7, lr}
 80019e4:	b086      	sub	sp, #24
 80019e6:	af02      	add	r7, sp, #8
 80019e8:	6078      	str	r0, [r7, #4]
	TM_MFRC522_Status_t status;
	uint8_t i;
	uint8_t serNumCheck = 0;
 80019ea:	2300      	movs	r3, #0
 80019ec:	737b      	strb	r3, [r7, #13]
	uint16_t unLen;

	TM_MFRC522_WriteRegister(MFRC522_REG_BIT_FRAMING, 0x00);		//TxLastBists = BitFramingReg[2..0]
 80019ee:	2100      	movs	r1, #0
 80019f0:	200d      	movs	r0, #13
 80019f2:	f7ff fe11 	bl	8001618 <TM_MFRC522_WriteRegister>

	serNum[0] = PICC_ANTICOLL;
 80019f6:	687b      	ldr	r3, [r7, #4]
 80019f8:	2293      	movs	r2, #147	; 0x93
 80019fa:	701a      	strb	r2, [r3, #0]
	serNum[1] = 0x20;
 80019fc:	687b      	ldr	r3, [r7, #4]
 80019fe:	3301      	adds	r3, #1
 8001a00:	2220      	movs	r2, #32
 8001a02:	701a      	strb	r2, [r3, #0]
	status = TM_MFRC522_ToCard(PCD_TRANSCEIVE, serNum, 2, serNum, &unLen);
 8001a04:	f107 030a 	add.w	r3, r7, #10
 8001a08:	9300      	str	r3, [sp, #0]
 8001a0a:	687b      	ldr	r3, [r7, #4]
 8001a0c:	2202      	movs	r2, #2
 8001a0e:	6879      	ldr	r1, [r7, #4]
 8001a10:	200c      	movs	r0, #12
 8001a12:	f7ff fef4 	bl	80017fe <TM_MFRC522_ToCard>
 8001a16:	4603      	mov	r3, r0
 8001a18:	73fb      	strb	r3, [r7, #15]

	if (status == MI_OK) {
 8001a1a:	7bfb      	ldrb	r3, [r7, #15]
 8001a1c:	2b00      	cmp	r3, #0
 8001a1e:	d118      	bne.n	8001a52 <TM_MFRC522_Anticoll+0x70>
		//Check card serial number
		for (i = 0; i < 4; i++) {
 8001a20:	2300      	movs	r3, #0
 8001a22:	73bb      	strb	r3, [r7, #14]
 8001a24:	e009      	b.n	8001a3a <TM_MFRC522_Anticoll+0x58>
			serNumCheck ^= serNum[i];
 8001a26:	7bbb      	ldrb	r3, [r7, #14]
 8001a28:	687a      	ldr	r2, [r7, #4]
 8001a2a:	4413      	add	r3, r2
 8001a2c:	781a      	ldrb	r2, [r3, #0]
 8001a2e:	7b7b      	ldrb	r3, [r7, #13]
 8001a30:	4053      	eors	r3, r2
 8001a32:	737b      	strb	r3, [r7, #13]
		for (i = 0; i < 4; i++) {
 8001a34:	7bbb      	ldrb	r3, [r7, #14]
 8001a36:	3301      	adds	r3, #1
 8001a38:	73bb      	strb	r3, [r7, #14]
 8001a3a:	7bbb      	ldrb	r3, [r7, #14]
 8001a3c:	2b03      	cmp	r3, #3
 8001a3e:	d9f2      	bls.n	8001a26 <TM_MFRC522_Anticoll+0x44>
		}
		if (serNumCheck != serNum[i]) {
 8001a40:	7bbb      	ldrb	r3, [r7, #14]
 8001a42:	687a      	ldr	r2, [r7, #4]
 8001a44:	4413      	add	r3, r2
 8001a46:	781b      	ldrb	r3, [r3, #0]
 8001a48:	7b7a      	ldrb	r2, [r7, #13]
 8001a4a:	429a      	cmp	r2, r3
 8001a4c:	d001      	beq.n	8001a52 <TM_MFRC522_Anticoll+0x70>
			status = MI_ERR;
 8001a4e:	2302      	movs	r3, #2
 8001a50:	73fb      	strb	r3, [r7, #15]
		}
	}
	return status;
 8001a52:	7bfb      	ldrb	r3, [r7, #15]
}
 8001a54:	4618      	mov	r0, r3
 8001a56:	3710      	adds	r7, #16
 8001a58:	46bd      	mov	sp, r7
 8001a5a:	bd80      	pop	{r7, pc}

08001a5c <TM_MFRC522_CalculateCRC>:

TM_MFRC522_Status_t TM_MFRC522_CalculateCRC(uint8_t*  pIndata, uint8_t len, uint8_t* pOutData) {
 8001a5c:	b590      	push	{r4, r7, lr}
 8001a5e:	b087      	sub	sp, #28
 8001a60:	af00      	add	r7, sp, #0
 8001a62:	60f8      	str	r0, [r7, #12]
 8001a64:	460b      	mov	r3, r1
 8001a66:	607a      	str	r2, [r7, #4]
 8001a68:	72fb      	strb	r3, [r7, #11]
	uint8_t i, n;

	TM_MFRC522_ClearBitMask(MFRC522_REG_DIV_IRQ, 0x04);			//CRCIrq = 0
 8001a6a:	2104      	movs	r1, #4
 8001a6c:	2005      	movs	r0, #5
 8001a6e:	f7ff fe63 	bl	8001738 <TM_MFRC522_ClearBitMask>
	TM_MFRC522_SetBitMask(MFRC522_REG_FIFO_LEVEL, 0x80);			//Clear the FIFO pointer
 8001a72:	2180      	movs	r1, #128	; 0x80
 8001a74:	200a      	movs	r0, #10
 8001a76:	f7ff fe45 	bl	8001704 <TM_MFRC522_SetBitMask>
	TM_MFRC522_WriteRegister(MFRC522_REG_COMMAND, PCD_IDLE); // Stop any active command.
 8001a7a:	2100      	movs	r1, #0
 8001a7c:	2001      	movs	r0, #1
 8001a7e:	f7ff fdcb 	bl	8001618 <TM_MFRC522_WriteRegister>

	//Writing data to the FIFO
	for (i = 0; i < len; i++) {
 8001a82:	2300      	movs	r3, #0
 8001a84:	75fb      	strb	r3, [r7, #23]
 8001a86:	e00a      	b.n	8001a9e <TM_MFRC522_CalculateCRC+0x42>
		TM_MFRC522_WriteRegister(MFRC522_REG_FIFO_DATA, *(pIndata+i));
 8001a88:	7dfb      	ldrb	r3, [r7, #23]
 8001a8a:	68fa      	ldr	r2, [r7, #12]
 8001a8c:	4413      	add	r3, r2
 8001a8e:	781b      	ldrb	r3, [r3, #0]
 8001a90:	4619      	mov	r1, r3
 8001a92:	2009      	movs	r0, #9
 8001a94:	f7ff fdc0 	bl	8001618 <TM_MFRC522_WriteRegister>
	for (i = 0; i < len; i++) {
 8001a98:	7dfb      	ldrb	r3, [r7, #23]
 8001a9a:	3301      	adds	r3, #1
 8001a9c:	75fb      	strb	r3, [r7, #23]
 8001a9e:	7dfa      	ldrb	r2, [r7, #23]
 8001aa0:	7afb      	ldrb	r3, [r7, #11]
 8001aa2:	429a      	cmp	r2, r3
 8001aa4:	d3f0      	bcc.n	8001a88 <TM_MFRC522_CalculateCRC+0x2c>
	}
	TM_MFRC522_WriteRegister(MFRC522_REG_COMMAND, PCD_CALCCRC);
 8001aa6:	2103      	movs	r1, #3
 8001aa8:	2001      	movs	r0, #1
 8001aaa:	f7ff fdb5 	bl	8001618 <TM_MFRC522_WriteRegister>

	//Wait CRC calculation is complete
	i = 0xFF;
 8001aae:	23ff      	movs	r3, #255	; 0xff
 8001ab0:	75fb      	strb	r3, [r7, #23]
	do {
		n = TM_MFRC522_ReadRegister(MFRC522_REG_DIV_IRQ);
 8001ab2:	2005      	movs	r0, #5
 8001ab4:	f7ff fde8 	bl	8001688 <TM_MFRC522_ReadRegister>
 8001ab8:	4603      	mov	r3, r0
 8001aba:	75bb      	strb	r3, [r7, #22]
		i--;
 8001abc:	7dfb      	ldrb	r3, [r7, #23]
 8001abe:	3b01      	subs	r3, #1
 8001ac0:	75fb      	strb	r3, [r7, #23]
	} while ((i!=0) && !(n&0x04));			//CRCIrq = 1
 8001ac2:	7dfb      	ldrb	r3, [r7, #23]
 8001ac4:	2b00      	cmp	r3, #0
 8001ac6:	d004      	beq.n	8001ad2 <TM_MFRC522_CalculateCRC+0x76>
 8001ac8:	7dbb      	ldrb	r3, [r7, #22]
 8001aca:	f003 0304 	and.w	r3, r3, #4
 8001ace:	2b00      	cmp	r3, #0
 8001ad0:	d0ef      	beq.n	8001ab2 <TM_MFRC522_CalculateCRC+0x56>

	if (i == 0) {
 8001ad2:	7dfb      	ldrb	r3, [r7, #23]
 8001ad4:	2b00      	cmp	r3, #0
 8001ad6:	d101      	bne.n	8001adc <TM_MFRC522_CalculateCRC+0x80>
		return MI_TIMEOUT;
 8001ad8:	2303      	movs	r3, #3
 8001ada:	e00e      	b.n	8001afa <TM_MFRC522_CalculateCRC+0x9e>
	}

	//Read CRC calculation result
	pOutData[0] = TM_MFRC522_ReadRegister(MFRC522_REG_CRC_RESULT_L);
 8001adc:	2022      	movs	r0, #34	; 0x22
 8001ade:	f7ff fdd3 	bl	8001688 <TM_MFRC522_ReadRegister>
 8001ae2:	4603      	mov	r3, r0
 8001ae4:	461a      	mov	r2, r3
 8001ae6:	687b      	ldr	r3, [r7, #4]
 8001ae8:	701a      	strb	r2, [r3, #0]
	pOutData[1] = TM_MFRC522_ReadRegister(MFRC522_REG_CRC_RESULT_M);
 8001aea:	687b      	ldr	r3, [r7, #4]
 8001aec:	1c5c      	adds	r4, r3, #1
 8001aee:	2021      	movs	r0, #33	; 0x21
 8001af0:	f7ff fdca 	bl	8001688 <TM_MFRC522_ReadRegister>
 8001af4:	4603      	mov	r3, r0
 8001af6:	7023      	strb	r3, [r4, #0]

	return MI_OK;
 8001af8:	2300      	movs	r3, #0
}
 8001afa:	4618      	mov	r0, r3
 8001afc:	371c      	adds	r7, #28
 8001afe:	46bd      	mov	sp, r7
 8001b00:	bd90      	pop	{r4, r7, pc}
	...

08001b04 <TM_MFRC522_SelectTag>:

TM_MFRC522_Status_t TM_MFRC522_SelectTag(uint8_t* serNum, uint8_t* type) {
 8001b04:	b580      	push	{r7, lr}
 8001b06:	b08a      	sub	sp, #40	; 0x28
 8001b08:	af02      	add	r7, sp, #8
 8001b0a:	6078      	str	r0, [r7, #4]
 8001b0c:	6039      	str	r1, [r7, #0]
	uint8_t i;
	TM_MFRC522_Status_t status;
//	uint8_t size;
	uint16_t recvBits;
	uint8_t buffer[9];
	uint8_t sak[3] = {0};
 8001b0e:	4b29      	ldr	r3, [pc, #164]	; (8001bb4 <TM_MFRC522_SelectTag+0xb0>)
 8001b10:	881b      	ldrh	r3, [r3, #0]
 8001b12:	81bb      	strh	r3, [r7, #12]
 8001b14:	2300      	movs	r3, #0
 8001b16:	73bb      	strb	r3, [r7, #14]

	buffer[0] = PICC_SElECTTAG;
 8001b18:	2393      	movs	r3, #147	; 0x93
 8001b1a:	743b      	strb	r3, [r7, #16]
	buffer[1] = 0x70;
 8001b1c:	2370      	movs	r3, #112	; 0x70
 8001b1e:	747b      	strb	r3, [r7, #17]
	for (i = 0; i < 4; i++) {
 8001b20:	2300      	movs	r3, #0
 8001b22:	77fb      	strb	r3, [r7, #31]
 8001b24:	e00d      	b.n	8001b42 <TM_MFRC522_SelectTag+0x3e>
		buffer[i+2] = *(serNum+i);
 8001b26:	7ffb      	ldrb	r3, [r7, #31]
 8001b28:	687a      	ldr	r2, [r7, #4]
 8001b2a:	441a      	add	r2, r3
 8001b2c:	7ffb      	ldrb	r3, [r7, #31]
 8001b2e:	3302      	adds	r3, #2
 8001b30:	7812      	ldrb	r2, [r2, #0]
 8001b32:	f107 0120 	add.w	r1, r7, #32
 8001b36:	440b      	add	r3, r1
 8001b38:	f803 2c10 	strb.w	r2, [r3, #-16]
	for (i = 0; i < 4; i++) {
 8001b3c:	7ffb      	ldrb	r3, [r7, #31]
 8001b3e:	3301      	adds	r3, #1
 8001b40:	77fb      	strb	r3, [r7, #31]
 8001b42:	7ffb      	ldrb	r3, [r7, #31]
 8001b44:	2b03      	cmp	r3, #3
 8001b46:	d9ee      	bls.n	8001b26 <TM_MFRC522_SelectTag+0x22>
	}
	buffer[6] = buffer[2] ^ buffer[3] ^ buffer[4] ^ buffer[5]; // Calculate BCC - Block Check Character
 8001b48:	7cba      	ldrb	r2, [r7, #18]
 8001b4a:	7cfb      	ldrb	r3, [r7, #19]
 8001b4c:	4053      	eors	r3, r2
 8001b4e:	b2da      	uxtb	r2, r3
 8001b50:	7d3b      	ldrb	r3, [r7, #20]
 8001b52:	4053      	eors	r3, r2
 8001b54:	b2da      	uxtb	r2, r3
 8001b56:	7d7b      	ldrb	r3, [r7, #21]
 8001b58:	4053      	eors	r3, r2
 8001b5a:	b2db      	uxtb	r3, r3
 8001b5c:	75bb      	strb	r3, [r7, #22]
	status = TM_MFRC522_CalculateCRC(buffer, 7, &buffer[7]);		//??
 8001b5e:	f107 0310 	add.w	r3, r7, #16
 8001b62:	1dda      	adds	r2, r3, #7
 8001b64:	f107 0310 	add.w	r3, r7, #16
 8001b68:	2107      	movs	r1, #7
 8001b6a:	4618      	mov	r0, r3
 8001b6c:	f7ff ff76 	bl	8001a5c <TM_MFRC522_CalculateCRC>
 8001b70:	4603      	mov	r3, r0
 8001b72:	77bb      	strb	r3, [r7, #30]

	if (status != MI_OK) {
 8001b74:	7fbb      	ldrb	r3, [r7, #30]
 8001b76:	2b00      	cmp	r3, #0
 8001b78:	d001      	beq.n	8001b7e <TM_MFRC522_SelectTag+0x7a>
		return status;
 8001b7a:	7fbb      	ldrb	r3, [r7, #30]
 8001b7c:	e016      	b.n	8001bac <TM_MFRC522_SelectTag+0xa8>
	}

	status = TM_MFRC522_ToCard(PCD_TRANSCEIVE, buffer, 9, sak, &recvBits);
 8001b7e:	f107 020c 	add.w	r2, r7, #12
 8001b82:	f107 0110 	add.w	r1, r7, #16
 8001b86:	f107 031c 	add.w	r3, r7, #28
 8001b8a:	9300      	str	r3, [sp, #0]
 8001b8c:	4613      	mov	r3, r2
 8001b8e:	2209      	movs	r2, #9
 8001b90:	200c      	movs	r0, #12
 8001b92:	f7ff fe34 	bl	80017fe <TM_MFRC522_ToCard>
 8001b96:	4603      	mov	r3, r0
 8001b98:	77bb      	strb	r3, [r7, #30]
//		size = buffer[0];
//	} else {
//		size = 0;
//	}

	if (recvBits != 24) { // SAK must be exactly 24 bits (1 byte + CRC_A).
 8001b9a:	8bbb      	ldrh	r3, [r7, #28]
 8001b9c:	2b18      	cmp	r3, #24
 8001b9e:	d001      	beq.n	8001ba4 <TM_MFRC522_SelectTag+0xa0>
		return MI_ERR;
 8001ba0:	2302      	movs	r3, #2
 8001ba2:	e003      	b.n	8001bac <TM_MFRC522_SelectTag+0xa8>
	}

	*type = sak[0];
 8001ba4:	7b3a      	ldrb	r2, [r7, #12]
 8001ba6:	683b      	ldr	r3, [r7, #0]
 8001ba8:	701a      	strb	r2, [r3, #0]

	return status;
 8001baa:	7fbb      	ldrb	r3, [r7, #30]
}
 8001bac:	4618      	mov	r0, r3
 8001bae:	3720      	adds	r7, #32
 8001bb0:	46bd      	mov	sp, r7
 8001bb2:	bd80      	pop	{r7, pc}
 8001bb4:	0800afa0 	.word	0x0800afa0

08001bb8 <TM_MFRC522_Halt>:

void TM_MFRC522_Halt(void) {
 8001bb8:	b580      	push	{r7, lr}
 8001bba:	b084      	sub	sp, #16
 8001bbc:	af02      	add	r7, sp, #8
	uint16_t unLen;
	uint8_t buff[4];

	buff[0] = PICC_HALT;
 8001bbe:	2350      	movs	r3, #80	; 0x50
 8001bc0:	703b      	strb	r3, [r7, #0]
	buff[1] = 0;
 8001bc2:	2300      	movs	r3, #0
 8001bc4:	707b      	strb	r3, [r7, #1]
	TM_MFRC522_CalculateCRC(buff, 2, &buff[2]);
 8001bc6:	463b      	mov	r3, r7
 8001bc8:	1c9a      	adds	r2, r3, #2
 8001bca:	463b      	mov	r3, r7
 8001bcc:	2102      	movs	r1, #2
 8001bce:	4618      	mov	r0, r3
 8001bd0:	f7ff ff44 	bl	8001a5c <TM_MFRC522_CalculateCRC>

	TM_MFRC522_ToCard(PCD_TRANSCEIVE, buff, 4, buff, &unLen);
 8001bd4:	463a      	mov	r2, r7
 8001bd6:	4639      	mov	r1, r7
 8001bd8:	1dbb      	adds	r3, r7, #6
 8001bda:	9300      	str	r3, [sp, #0]
 8001bdc:	4613      	mov	r3, r2
 8001bde:	2204      	movs	r2, #4
 8001be0:	200c      	movs	r0, #12
 8001be2:	f7ff fe0c 	bl	80017fe <TM_MFRC522_ToCard>
}
 8001be6:	bf00      	nop
 8001be8:	3708      	adds	r7, #8
 8001bea:	46bd      	mov	sp, r7
 8001bec:	bd80      	pop	{r7, pc}
	...

08001bf0 <TM_MFRC522_CS_Write>:

void TM_MFRC522_CS_Write(uint8_t val) {
 8001bf0:	b580      	push	{r7, lr}
 8001bf2:	b082      	sub	sp, #8
 8001bf4:	af00      	add	r7, sp, #0
 8001bf6:	4603      	mov	r3, r0
 8001bf8:	71fb      	strb	r3, [r7, #7]
	HAL_GPIO_WritePin(SPIx_CS_GPIO_PORT, SPIx_CS_PIN, val);
 8001bfa:	79fb      	ldrb	r3, [r7, #7]
 8001bfc:	461a      	mov	r2, r3
 8001bfe:	2104      	movs	r1, #4
 8001c00:	4803      	ldr	r0, [pc, #12]	; (8001c10 <TM_MFRC522_CS_Write+0x20>)
 8001c02:	f002 fc7f 	bl	8004504 <HAL_GPIO_WritePin>
}
 8001c06:	bf00      	nop
 8001c08:	3708      	adds	r7, #8
 8001c0a:	46bd      	mov	sp, r7
 8001c0c:	bd80      	pop	{r7, pc}
 8001c0e:	bf00      	nop
 8001c10:	40020c00 	.word	0x40020c00

08001c14 <bin_to_strhex>:

void bin_to_strhex(unsigned char *bin, unsigned int binsz, char **result)
{
 8001c14:	b5b0      	push	{r4, r5, r7, lr}
 8001c16:	b08a      	sub	sp, #40	; 0x28
 8001c18:	af00      	add	r7, sp, #0
 8001c1a:	60f8      	str	r0, [r7, #12]
 8001c1c:	60b9      	str	r1, [r7, #8]
 8001c1e:	607a      	str	r2, [r7, #4]
  char          hex_str[]= "0123456789abcdef";
 8001c20:	4b2d      	ldr	r3, [pc, #180]	; (8001cd8 <bin_to_strhex+0xc4>)
 8001c22:	f107 0410 	add.w	r4, r7, #16
 8001c26:	461d      	mov	r5, r3
 8001c28:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001c2a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001c2c:	682b      	ldr	r3, [r5, #0]
 8001c2e:	7023      	strb	r3, [r4, #0]
  unsigned int  i;

  *result = (char *)malloc(binsz * 2 + 3);
 8001c30:	68bb      	ldr	r3, [r7, #8]
 8001c32:	005b      	lsls	r3, r3, #1
 8001c34:	3303      	adds	r3, #3
 8001c36:	4618      	mov	r0, r3
 8001c38:	f006 fd62 	bl	8008700 <malloc>
 8001c3c:	4603      	mov	r3, r0
 8001c3e:	461a      	mov	r2, r3
 8001c40:	687b      	ldr	r3, [r7, #4]
 8001c42:	601a      	str	r2, [r3, #0]
  (*result)[binsz * 2 + 2] = 0;
 8001c44:	687b      	ldr	r3, [r7, #4]
 8001c46:	681a      	ldr	r2, [r3, #0]
 8001c48:	68bb      	ldr	r3, [r7, #8]
 8001c4a:	3301      	adds	r3, #1
 8001c4c:	005b      	lsls	r3, r3, #1
 8001c4e:	4413      	add	r3, r2
 8001c50:	2200      	movs	r2, #0
 8001c52:	701a      	strb	r2, [r3, #0]

  if (!binsz)
 8001c54:	68bb      	ldr	r3, [r7, #8]
 8001c56:	2b00      	cmp	r3, #0
 8001c58:	d039      	beq.n	8001cce <bin_to_strhex+0xba>
    return;

  (*result)[0] = '0';
 8001c5a:	687b      	ldr	r3, [r7, #4]
 8001c5c:	681b      	ldr	r3, [r3, #0]
 8001c5e:	2230      	movs	r2, #48	; 0x30
 8001c60:	701a      	strb	r2, [r3, #0]
  (*result)[1] = 'x';
 8001c62:	687b      	ldr	r3, [r7, #4]
 8001c64:	681b      	ldr	r3, [r3, #0]
 8001c66:	3301      	adds	r3, #1
 8001c68:	2278      	movs	r2, #120	; 0x78
 8001c6a:	701a      	strb	r2, [r3, #0]

  for (i = 0; i < binsz; i++)
 8001c6c:	2300      	movs	r3, #0
 8001c6e:	627b      	str	r3, [r7, #36]	; 0x24
 8001c70:	e028      	b.n	8001cc4 <bin_to_strhex+0xb0>
    {
      (*result)[i * 2 + 2] = hex_str[(bin[i] >> 4) & 0x0F];
 8001c72:	68fa      	ldr	r2, [r7, #12]
 8001c74:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001c76:	4413      	add	r3, r2
 8001c78:	781b      	ldrb	r3, [r3, #0]
 8001c7a:	091b      	lsrs	r3, r3, #4
 8001c7c:	b2db      	uxtb	r3, r3
 8001c7e:	f003 020f 	and.w	r2, r3, #15
 8001c82:	687b      	ldr	r3, [r7, #4]
 8001c84:	6819      	ldr	r1, [r3, #0]
 8001c86:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001c88:	3301      	adds	r3, #1
 8001c8a:	005b      	lsls	r3, r3, #1
 8001c8c:	440b      	add	r3, r1
 8001c8e:	f107 0128 	add.w	r1, r7, #40	; 0x28
 8001c92:	440a      	add	r2, r1
 8001c94:	f812 2c18 	ldrb.w	r2, [r2, #-24]
 8001c98:	701a      	strb	r2, [r3, #0]
      (*result)[i * 2 + 3] = hex_str[(bin[i]     ) & 0x0F];
 8001c9a:	68fa      	ldr	r2, [r7, #12]
 8001c9c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001c9e:	4413      	add	r3, r2
 8001ca0:	781b      	ldrb	r3, [r3, #0]
 8001ca2:	f003 020f 	and.w	r2, r3, #15
 8001ca6:	687b      	ldr	r3, [r7, #4]
 8001ca8:	6819      	ldr	r1, [r3, #0]
 8001caa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001cac:	005b      	lsls	r3, r3, #1
 8001cae:	3303      	adds	r3, #3
 8001cb0:	440b      	add	r3, r1
 8001cb2:	f107 0128 	add.w	r1, r7, #40	; 0x28
 8001cb6:	440a      	add	r2, r1
 8001cb8:	f812 2c18 	ldrb.w	r2, [r2, #-24]
 8001cbc:	701a      	strb	r2, [r3, #0]
  for (i = 0; i < binsz; i++)
 8001cbe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001cc0:	3301      	adds	r3, #1
 8001cc2:	627b      	str	r3, [r7, #36]	; 0x24
 8001cc4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001cc6:	68bb      	ldr	r3, [r7, #8]
 8001cc8:	429a      	cmp	r2, r3
 8001cca:	d3d2      	bcc.n	8001c72 <bin_to_strhex+0x5e>
 8001ccc:	e000      	b.n	8001cd0 <bin_to_strhex+0xbc>
    return;
 8001cce:	bf00      	nop
    }  
}
 8001cd0:	3728      	adds	r7, #40	; 0x28
 8001cd2:	46bd      	mov	sp, r7
 8001cd4:	bdb0      	pop	{r4, r5, r7, pc}
 8001cd6:	bf00      	nop
 8001cd8:	0800afa4 	.word	0x0800afa4

08001cdc <MX_SPI3_Init>:

SPI_HandleTypeDef hspi3;

/* SPI3 init function */
void MX_SPI3_Init(void)
{
 8001cdc:	b580      	push	{r7, lr}
 8001cde:	af00      	add	r7, sp, #0
  /* USER CODE END SPI3_Init 0 */

  /* USER CODE BEGIN SPI3_Init 1 */

  /* USER CODE END SPI3_Init 1 */
  hspi3.Instance = SPI3;
 8001ce0:	4b1b      	ldr	r3, [pc, #108]	; (8001d50 <MX_SPI3_Init+0x74>)
 8001ce2:	4a1c      	ldr	r2, [pc, #112]	; (8001d54 <MX_SPI3_Init+0x78>)
 8001ce4:	601a      	str	r2, [r3, #0]
  hspi3.Init.Mode = SPI_MODE_MASTER;
 8001ce6:	4b1a      	ldr	r3, [pc, #104]	; (8001d50 <MX_SPI3_Init+0x74>)
 8001ce8:	f44f 7282 	mov.w	r2, #260	; 0x104
 8001cec:	605a      	str	r2, [r3, #4]
  hspi3.Init.Direction = SPI_DIRECTION_2LINES;
 8001cee:	4b18      	ldr	r3, [pc, #96]	; (8001d50 <MX_SPI3_Init+0x74>)
 8001cf0:	2200      	movs	r2, #0
 8001cf2:	609a      	str	r2, [r3, #8]
  hspi3.Init.DataSize = SPI_DATASIZE_8BIT;
 8001cf4:	4b16      	ldr	r3, [pc, #88]	; (8001d50 <MX_SPI3_Init+0x74>)
 8001cf6:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 8001cfa:	60da      	str	r2, [r3, #12]
  hspi3.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001cfc:	4b14      	ldr	r3, [pc, #80]	; (8001d50 <MX_SPI3_Init+0x74>)
 8001cfe:	2200      	movs	r2, #0
 8001d00:	611a      	str	r2, [r3, #16]
  hspi3.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001d02:	4b13      	ldr	r3, [pc, #76]	; (8001d50 <MX_SPI3_Init+0x74>)
 8001d04:	2200      	movs	r2, #0
 8001d06:	615a      	str	r2, [r3, #20]
  hspi3.Init.NSS = SPI_NSS_SOFT;
 8001d08:	4b11      	ldr	r3, [pc, #68]	; (8001d50 <MX_SPI3_Init+0x74>)
 8001d0a:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001d0e:	619a      	str	r2, [r3, #24]
  hspi3.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16;
 8001d10:	4b0f      	ldr	r3, [pc, #60]	; (8001d50 <MX_SPI3_Init+0x74>)
 8001d12:	2218      	movs	r2, #24
 8001d14:	61da      	str	r2, [r3, #28]
  hspi3.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001d16:	4b0e      	ldr	r3, [pc, #56]	; (8001d50 <MX_SPI3_Init+0x74>)
 8001d18:	2200      	movs	r2, #0
 8001d1a:	621a      	str	r2, [r3, #32]
  hspi3.Init.TIMode = SPI_TIMODE_DISABLE;
 8001d1c:	4b0c      	ldr	r3, [pc, #48]	; (8001d50 <MX_SPI3_Init+0x74>)
 8001d1e:	2200      	movs	r2, #0
 8001d20:	625a      	str	r2, [r3, #36]	; 0x24
  hspi3.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001d22:	4b0b      	ldr	r3, [pc, #44]	; (8001d50 <MX_SPI3_Init+0x74>)
 8001d24:	2200      	movs	r2, #0
 8001d26:	629a      	str	r2, [r3, #40]	; 0x28
  hspi3.Init.CRCPolynomial = 7;
 8001d28:	4b09      	ldr	r3, [pc, #36]	; (8001d50 <MX_SPI3_Init+0x74>)
 8001d2a:	2207      	movs	r2, #7
 8001d2c:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi3.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8001d2e:	4b08      	ldr	r3, [pc, #32]	; (8001d50 <MX_SPI3_Init+0x74>)
 8001d30:	2200      	movs	r2, #0
 8001d32:	631a      	str	r2, [r3, #48]	; 0x30
  hspi3.Init.NSSPMode = SPI_NSS_PULSE_DISABLE;
 8001d34:	4b06      	ldr	r3, [pc, #24]	; (8001d50 <MX_SPI3_Init+0x74>)
 8001d36:	2200      	movs	r2, #0
 8001d38:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_SPI_Init(&hspi3) != HAL_OK)
 8001d3a:	4805      	ldr	r0, [pc, #20]	; (8001d50 <MX_SPI3_Init+0x74>)
 8001d3c:	f003 fd12 	bl	8005764 <HAL_SPI_Init>
 8001d40:	4603      	mov	r3, r0
 8001d42:	2b00      	cmp	r3, #0
 8001d44:	d001      	beq.n	8001d4a <MX_SPI3_Init+0x6e>
  {
    Error_Handler();
 8001d46:	f7ff f96b 	bl	8001020 <Error_Handler>
  }
  /* USER CODE BEGIN SPI3_Init 2 */

  /* USER CODE END SPI3_Init 2 */

}
 8001d4a:	bf00      	nop
 8001d4c:	bd80      	pop	{r7, pc}
 8001d4e:	bf00      	nop
 8001d50:	200003ec 	.word	0x200003ec
 8001d54:	40003c00 	.word	0x40003c00

08001d58 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8001d58:	b580      	push	{r7, lr}
 8001d5a:	b08a      	sub	sp, #40	; 0x28
 8001d5c:	af00      	add	r7, sp, #0
 8001d5e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001d60:	f107 0314 	add.w	r3, r7, #20
 8001d64:	2200      	movs	r2, #0
 8001d66:	601a      	str	r2, [r3, #0]
 8001d68:	605a      	str	r2, [r3, #4]
 8001d6a:	609a      	str	r2, [r3, #8]
 8001d6c:	60da      	str	r2, [r3, #12]
 8001d6e:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI3)
 8001d70:	687b      	ldr	r3, [r7, #4]
 8001d72:	681b      	ldr	r3, [r3, #0]
 8001d74:	4a1b      	ldr	r2, [pc, #108]	; (8001de4 <HAL_SPI_MspInit+0x8c>)
 8001d76:	4293      	cmp	r3, r2
 8001d78:	d130      	bne.n	8001ddc <HAL_SPI_MspInit+0x84>
  {
  /* USER CODE BEGIN SPI3_MspInit 0 */

  /* USER CODE END SPI3_MspInit 0 */
    /* SPI3 clock enable */
    __HAL_RCC_SPI3_CLK_ENABLE();
 8001d7a:	4b1b      	ldr	r3, [pc, #108]	; (8001de8 <HAL_SPI_MspInit+0x90>)
 8001d7c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001d7e:	4a1a      	ldr	r2, [pc, #104]	; (8001de8 <HAL_SPI_MspInit+0x90>)
 8001d80:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8001d84:	6413      	str	r3, [r2, #64]	; 0x40
 8001d86:	4b18      	ldr	r3, [pc, #96]	; (8001de8 <HAL_SPI_MspInit+0x90>)
 8001d88:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001d8a:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8001d8e:	613b      	str	r3, [r7, #16]
 8001d90:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001d92:	4b15      	ldr	r3, [pc, #84]	; (8001de8 <HAL_SPI_MspInit+0x90>)
 8001d94:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d96:	4a14      	ldr	r2, [pc, #80]	; (8001de8 <HAL_SPI_MspInit+0x90>)
 8001d98:	f043 0304 	orr.w	r3, r3, #4
 8001d9c:	6313      	str	r3, [r2, #48]	; 0x30
 8001d9e:	4b12      	ldr	r3, [pc, #72]	; (8001de8 <HAL_SPI_MspInit+0x90>)
 8001da0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001da2:	f003 0304 	and.w	r3, r3, #4
 8001da6:	60fb      	str	r3, [r7, #12]
 8001da8:	68fb      	ldr	r3, [r7, #12]
    /**SPI3 GPIO Configuration
    PC10     ------> SPI3_SCK
    PC11     ------> SPI3_MISO
    PC12     ------> SPI3_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12;
 8001daa:	f44f 53e0 	mov.w	r3, #7168	; 0x1c00
 8001dae:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001db0:	2302      	movs	r3, #2
 8001db2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001db4:	2300      	movs	r3, #0
 8001db6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001db8:	2303      	movs	r3, #3
 8001dba:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8001dbc:	2306      	movs	r3, #6
 8001dbe:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001dc0:	f107 0314 	add.w	r3, r7, #20
 8001dc4:	4619      	mov	r1, r3
 8001dc6:	4809      	ldr	r0, [pc, #36]	; (8001dec <HAL_SPI_MspInit+0x94>)
 8001dc8:	f002 f9d8 	bl	800417c <HAL_GPIO_Init>

    /* SPI3 interrupt Init */
    HAL_NVIC_SetPriority(SPI3_IRQn, 0, 0);
 8001dcc:	2200      	movs	r2, #0
 8001dce:	2100      	movs	r1, #0
 8001dd0:	2033      	movs	r0, #51	; 0x33
 8001dd2:	f001 fd8e 	bl	80038f2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI3_IRQn);
 8001dd6:	2033      	movs	r0, #51	; 0x33
 8001dd8:	f001 fda7 	bl	800392a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN SPI3_MspInit 1 */

  /* USER CODE END SPI3_MspInit 1 */
  }
}
 8001ddc:	bf00      	nop
 8001dde:	3728      	adds	r7, #40	; 0x28
 8001de0:	46bd      	mov	sp, r7
 8001de2:	bd80      	pop	{r7, pc}
 8001de4:	40003c00 	.word	0x40003c00
 8001de8:	40023800 	.word	0x40023800
 8001dec:	40020800 	.word	0x40020800

08001df0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001df0:	b480      	push	{r7}
 8001df2:	b083      	sub	sp, #12
 8001df4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_PWR_CLK_ENABLE();
 8001df6:	4b0f      	ldr	r3, [pc, #60]	; (8001e34 <HAL_MspInit+0x44>)
 8001df8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001dfa:	4a0e      	ldr	r2, [pc, #56]	; (8001e34 <HAL_MspInit+0x44>)
 8001dfc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001e00:	6413      	str	r3, [r2, #64]	; 0x40
 8001e02:	4b0c      	ldr	r3, [pc, #48]	; (8001e34 <HAL_MspInit+0x44>)
 8001e04:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001e06:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001e0a:	607b      	str	r3, [r7, #4]
 8001e0c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001e0e:	4b09      	ldr	r3, [pc, #36]	; (8001e34 <HAL_MspInit+0x44>)
 8001e10:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001e12:	4a08      	ldr	r2, [pc, #32]	; (8001e34 <HAL_MspInit+0x44>)
 8001e14:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001e18:	6453      	str	r3, [r2, #68]	; 0x44
 8001e1a:	4b06      	ldr	r3, [pc, #24]	; (8001e34 <HAL_MspInit+0x44>)
 8001e1c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001e1e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001e22:	603b      	str	r3, [r7, #0]
 8001e24:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001e26:	bf00      	nop
 8001e28:	370c      	adds	r7, #12
 8001e2a:	46bd      	mov	sp, r7
 8001e2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e30:	4770      	bx	lr
 8001e32:	bf00      	nop
 8001e34:	40023800 	.word	0x40023800

08001e38 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001e38:	b480      	push	{r7}
 8001e3a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001e3c:	e7fe      	b.n	8001e3c <NMI_Handler+0x4>
	...

08001e40 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001e40:	b580      	push	{r7, lr}
 8001e42:	af00      	add	r7, sp, #0
  /* USER CODE END HardFault_IRQn 0 */
  while (1)
  {
    /* USER CODE BEGIN W1_HardFault_IRQn 0 */
	  // blink LED RED
	  HAL_GPIO_TogglePin(GPIOB, GPIO_PIN_14);
 8001e44:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8001e48:	4803      	ldr	r0, [pc, #12]	; (8001e58 <HardFault_Handler+0x18>)
 8001e4a:	f002 fb74 	bl	8004536 <HAL_GPIO_TogglePin>
	  HAL_Delay(500);
 8001e4e:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8001e52:	f000 fe67 	bl	8002b24 <HAL_Delay>
	  HAL_GPIO_TogglePin(GPIOB, GPIO_PIN_14);
 8001e56:	e7f5      	b.n	8001e44 <HardFault_Handler+0x4>
 8001e58:	40020400 	.word	0x40020400

08001e5c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001e5c:	b480      	push	{r7}
 8001e5e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001e60:	e7fe      	b.n	8001e60 <MemManage_Handler+0x4>

08001e62 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001e62:	b480      	push	{r7}
 8001e64:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001e66:	e7fe      	b.n	8001e66 <BusFault_Handler+0x4>

08001e68 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001e68:	b480      	push	{r7}
 8001e6a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001e6c:	e7fe      	b.n	8001e6c <UsageFault_Handler+0x4>

08001e6e <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001e6e:	b480      	push	{r7}
 8001e70:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001e72:	bf00      	nop
 8001e74:	46bd      	mov	sp, r7
 8001e76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e7a:	4770      	bx	lr

08001e7c <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001e7c:	b480      	push	{r7}
 8001e7e:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001e80:	bf00      	nop
 8001e82:	46bd      	mov	sp, r7
 8001e84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e88:	4770      	bx	lr

08001e8a <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001e8a:	b480      	push	{r7}
 8001e8c:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001e8e:	bf00      	nop
 8001e90:	46bd      	mov	sp, r7
 8001e92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e96:	4770      	bx	lr

08001e98 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001e98:	b580      	push	{r7, lr}
 8001e9a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001e9c:	f000 fe22 	bl	8002ae4 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001ea0:	bf00      	nop
 8001ea2:	bd80      	pop	{r7, pc}

08001ea4 <ADC_IRQHandler>:

/**
  * @brief This function handles ADC1, ADC2 and ADC3 global interrupts.
  */
void ADC_IRQHandler(void)
{
 8001ea4:	b580      	push	{r7, lr}
 8001ea6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC_IRQn 0 */

  /* USER CODE END ADC_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc2);
 8001ea8:	4803      	ldr	r0, [pc, #12]	; (8001eb8 <ADC_IRQHandler+0x14>)
 8001eaa:	f000 fea3 	bl	8002bf4 <HAL_ADC_IRQHandler>
  HAL_ADC_IRQHandler(&hadc3);
 8001eae:	4803      	ldr	r0, [pc, #12]	; (8001ebc <ADC_IRQHandler+0x18>)
 8001eb0:	f000 fea0 	bl	8002bf4 <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC_IRQn 1 */

  /* USER CODE END ADC_IRQn 1 */
}
 8001eb4:	bf00      	nop
 8001eb6:	bd80      	pop	{r7, pc}
 8001eb8:	2000029c 	.word	0x2000029c
 8001ebc:	20000344 	.word	0x20000344

08001ec0 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 8001ec0:	b580      	push	{r7, lr}
 8001ec2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8001ec4:	4802      	ldr	r0, [pc, #8]	; (8001ed0 <TIM3_IRQHandler+0x10>)
 8001ec6:	f004 fdc9 	bl	8006a5c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 8001eca:	bf00      	nop
 8001ecc:	bd80      	pop	{r7, pc}
 8001ece:	bf00      	nop
 8001ed0:	2000050c 	.word	0x2000050c

08001ed4 <TIM4_IRQHandler>:

/**
  * @brief This function handles TIM4 global interrupt.
  */
void TIM4_IRQHandler(void)
{
 8001ed4:	b580      	push	{r7, lr}
 8001ed6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM4_IRQn 0 */

  /* USER CODE END TIM4_IRQn 0 */
  HAL_TIM_IRQHandler(&htim4);
 8001ed8:	4802      	ldr	r0, [pc, #8]	; (8001ee4 <TIM4_IRQHandler+0x10>)
 8001eda:	f004 fdbf 	bl	8006a5c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM4_IRQn 1 */

  /* USER CODE END TIM4_IRQn 1 */
}
 8001ede:	bf00      	nop
 8001ee0:	bd80      	pop	{r7, pc}
 8001ee2:	bf00      	nop
 8001ee4:	200004c0 	.word	0x200004c0

08001ee8 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8001ee8:	b580      	push	{r7, lr}
 8001eea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8001eec:	4802      	ldr	r0, [pc, #8]	; (8001ef8 <USART1_IRQHandler+0x10>)
 8001eee:	f005 fd8b 	bl	8007a08 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8001ef2:	bf00      	nop
 8001ef4:	bd80      	pop	{r7, pc}
 8001ef6:	bf00      	nop
 8001ef8:	20000674 	.word	0x20000674

08001efc <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt.
  */
void USART3_IRQHandler(void)
{
 8001efc:	b580      	push	{r7, lr}
 8001efe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 8001f00:	4802      	ldr	r0, [pc, #8]	; (8001f0c <USART3_IRQHandler+0x10>)
 8001f02:	f005 fd81 	bl	8007a08 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 8001f06:	bf00      	nop
 8001f08:	bd80      	pop	{r7, pc}
 8001f0a:	bf00      	nop
 8001f0c:	200005f0 	.word	0x200005f0

08001f10 <TIM8_UP_TIM13_IRQHandler>:

/**
  * @brief This function handles TIM8 update interrupt and TIM13 global interrupt.
  */
void TIM8_UP_TIM13_IRQHandler(void)
{
 8001f10:	b580      	push	{r7, lr}
 8001f12:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM8_UP_TIM13_IRQn 0 */

  /* USER CODE END TIM8_UP_TIM13_IRQn 0 */
  HAL_TIM_IRQHandler(&htim13);
 8001f14:	4802      	ldr	r0, [pc, #8]	; (8001f20 <TIM8_UP_TIM13_IRQHandler+0x10>)
 8001f16:	f004 fda1 	bl	8006a5c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM8_UP_TIM13_IRQn 1 */

  /* USER CODE END TIM8_UP_TIM13_IRQn 1 */
}
 8001f1a:	bf00      	nop
 8001f1c:	bd80      	pop	{r7, pc}
 8001f1e:	bf00      	nop
 8001f20:	20000558 	.word	0x20000558

08001f24 <SPI3_IRQHandler>:

/**
  * @brief This function handles SPI3 global interrupt.
  */
void SPI3_IRQHandler(void)
{
 8001f24:	b580      	push	{r7, lr}
 8001f26:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPI3_IRQn 0 */

  /* USER CODE END SPI3_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi3);
 8001f28:	4802      	ldr	r0, [pc, #8]	; (8001f34 <SPI3_IRQHandler+0x10>)
 8001f2a:	f004 f847 	bl	8005fbc <HAL_SPI_IRQHandler>
  /* USER CODE BEGIN SPI3_IRQn 1 */

  /* USER CODE END SPI3_IRQn 1 */
}
 8001f2e:	bf00      	nop
 8001f30:	bd80      	pop	{r7, pc}
 8001f32:	bf00      	nop
 8001f34:	200003ec 	.word	0x200003ec

08001f38 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC1 and DAC2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8001f38:	b580      	push	{r7, lr}
 8001f3a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8001f3c:	4802      	ldr	r0, [pc, #8]	; (8001f48 <TIM6_DAC_IRQHandler+0x10>)
 8001f3e:	f004 fd8d 	bl	8006a5c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 8001f42:	bf00      	nop
 8001f44:	bd80      	pop	{r7, pc}
 8001f46:	bf00      	nop
 8001f48:	200005a4 	.word	0x200005a4

08001f4c <DMA2_Stream1_IRQHandler>:

/**
  * @brief This function handles DMA2 stream1 global interrupt.
  */
void DMA2_Stream1_IRQHandler(void)
{
 8001f4c:	b580      	push	{r7, lr}
 8001f4e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream1_IRQn 0 */

  /* USER CODE END DMA2_Stream1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc3);
 8001f50:	4802      	ldr	r0, [pc, #8]	; (8001f5c <DMA2_Stream1_IRQHandler+0x10>)
 8001f52:	f001 fea9 	bl	8003ca8 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream1_IRQn 1 */

  /* USER CODE END DMA2_Stream1_IRQn 1 */
}
 8001f56:	bf00      	nop
 8001f58:	bd80      	pop	{r7, pc}
 8001f5a:	bf00      	nop
 8001f5c:	200002e4 	.word	0x200002e4

08001f60 <DMA2_Stream2_IRQHandler>:

/**
  * @brief This function handles DMA2 stream2 global interrupt.
  */
void DMA2_Stream2_IRQHandler(void)
{
 8001f60:	b580      	push	{r7, lr}
 8001f62:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream2_IRQn 0 */

  /* USER CODE END DMA2_Stream2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc2);
 8001f64:	4802      	ldr	r0, [pc, #8]	; (8001f70 <DMA2_Stream2_IRQHandler+0x10>)
 8001f66:	f001 fe9f 	bl	8003ca8 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream2_IRQn 1 */

  /* USER CODE END DMA2_Stream2_IRQn 1 */
}
 8001f6a:	bf00      	nop
 8001f6c:	bd80      	pop	{r7, pc}
 8001f6e:	bf00      	nop
 8001f70:	2000038c 	.word	0x2000038c

08001f74 <stop_detector_init>:

/******************************************************************************
Obstacle Detector
******************************************************************************/
void stop_detector_init(void)
{
 8001f74:	b580      	push	{r7, lr}
 8001f76:	af00      	add	r7, sp, #0
	// start Obstacle detector ADC DMA
	HAL_ADC_Start_DMA(&OBS_DETECTOR_ADC_DMA, &obs_distance, 1);
 8001f78:	2201      	movs	r2, #1
 8001f7a:	4904      	ldr	r1, [pc, #16]	; (8001f8c <stop_detector_init+0x18>)
 8001f7c:	4804      	ldr	r0, [pc, #16]	; (8001f90 <stop_detector_init+0x1c>)
 8001f7e:	f000 ff7b 	bl	8002e78 <HAL_ADC_Start_DMA>
	// stop detector enabled
	stop_detector_status = 1;
 8001f82:	4b04      	ldr	r3, [pc, #16]	; (8001f94 <stop_detector_init+0x20>)
 8001f84:	2201      	movs	r2, #1
 8001f86:	701a      	strb	r2, [r3, #0]
}
 8001f88:	bf00      	nop
 8001f8a:	bd80      	pop	{r7, pc}
 8001f8c:	20000274 	.word	0x20000274
 8001f90:	2000029c 	.word	0x2000029c
 8001f94:	20000278 	.word	0x20000278

08001f98 <stop_detector_deInit>:

void stop_detector_deInit(void)
{
 8001f98:	b580      	push	{r7, lr}
 8001f9a:	af00      	add	r7, sp, #0
	// stop Obstacle detector ADC DMA
	HAL_ADC_Stop_DMA(&OBS_DETECTOR_ADC_DMA);
 8001f9c:	4803      	ldr	r0, [pc, #12]	; (8001fac <stop_detector_deInit+0x14>)
 8001f9e:	f001 f865 	bl	800306c <HAL_ADC_Stop_DMA>
	// stop detector disabled
	stop_detector_status = 0;
 8001fa2:	4b03      	ldr	r3, [pc, #12]	; (8001fb0 <stop_detector_deInit+0x18>)
 8001fa4:	2200      	movs	r2, #0
 8001fa6:	701a      	strb	r2, [r3, #0]
}
 8001fa8:	bf00      	nop
 8001faa:	bd80      	pop	{r7, pc}
 8001fac:	2000029c 	.word	0x2000029c
 8001fb0:	20000278 	.word	0x20000278

08001fb4 <stop_detector_isr>:
		 	 - R (right sensor)
@param	none
@retval	none
******************************************************************************/
uint8_t stop_detector_isr()
{
 8001fb4:	b580      	push	{r7, lr}
 8001fb6:	b082      	sub	sp, #8
 8001fb8:	af00      	add	r7, sp, #0
	// previous sensor values
	static uint8_t sens_prev = 0;
	// current sensor values
	uint8_t sens = 0;
 8001fba:	2300      	movs	r3, #0
 8001fbc:	71fb      	strb	r3, [r7, #7]

	// Digital value of distance
	static uint32_t old_obs_distance = 0;
	uint8_t obs_found_flag = 0;
 8001fbe:	2300      	movs	r3, #0
 8001fc0:	71bb      	strb	r3, [r7, #6]

	// is stop detector ON?
	if(stop_detector_status == 0)
 8001fc2:	4b1f      	ldr	r3, [pc, #124]	; (8002040 <stop_detector_isr+0x8c>)
 8001fc4:	781b      	ldrb	r3, [r3, #0]
 8001fc6:	2b00      	cmp	r3, #0
 8001fc8:	d101      	bne.n	8001fce <stop_detector_isr+0x1a>
		// return all ok
		return 0;
 8001fca:	2300      	movs	r3, #0
 8001fcc:	e034      	b.n	8002038 <stop_detector_isr+0x84>

	// ***** Check Stop Marks Detector *****
	// if SENSOR_L enabled sens = 0000 0001 (1)
	// if SENSOR_L disabled sens = 0000 0000 (0)
	sens = qtr_get_digital(ST_SENSOR_L);
 8001fce:	2005      	movs	r0, #5
 8001fd0:	f7ff fa36 	bl	8001440 <qtr_get_digital>
 8001fd4:	4603      	mov	r3, r0
 8001fd6:	71fb      	strb	r3, [r7, #7]

	// rotate left one bit
	// SENSOR_L enabled: sens = 0000 0010
	// SENSOR_L disabled: sens = 0000 0000
	sens = sens << 1;
 8001fd8:	79fb      	ldrb	r3, [r7, #7]
 8001fda:	005b      	lsls	r3, r3, #1
 8001fdc:	71fb      	strb	r3, [r7, #7]

	// SENSOR_L enabled:
		// if SENSOR_R enabled sens = 0000 0011 (3)
		// if SENSOR_R disabled sens = 0000 0010 (2)
	sens += qtr_get_digital(ST_SENSOR_R);
 8001fde:	2000      	movs	r0, #0
 8001fe0:	f7ff fa2e 	bl	8001440 <qtr_get_digital>
 8001fe4:	4603      	mov	r3, r0
 8001fe6:	461a      	mov	r2, r3
 8001fe8:	79fb      	ldrb	r3, [r7, #7]
 8001fea:	4413      	add	r3, r2
 8001fec:	71fb      	strb	r3, [r7, #7]

	// both sensors enabled
	if((sens == sens_prev) && (sens == 3))
 8001fee:	4b15      	ldr	r3, [pc, #84]	; (8002044 <stop_detector_isr+0x90>)
 8001ff0:	781b      	ldrb	r3, [r3, #0]
 8001ff2:	79fa      	ldrb	r2, [r7, #7]
 8001ff4:	429a      	cmp	r2, r3
 8001ff6:	d104      	bne.n	8002002 <stop_detector_isr+0x4e>
 8001ff8:	79fb      	ldrb	r3, [r7, #7]
 8001ffa:	2b03      	cmp	r3, #3
 8001ffc:	d101      	bne.n	8002002 <stop_detector_isr+0x4e>
		// return cross found error
		return E_ST_CROSS_FOUND;
 8001ffe:	2301      	movs	r3, #1
 8002000:	e01a      	b.n	8002038 <stop_detector_isr+0x84>
//		// return room found error
//		return E_ST_ROOM_FOUND;

	// ***** Check Obstacle Detector *****
	// Obstacle found flag update
	obs_found_flag = OBS_TOO_CLOSE(obs_distance, old_obs_distance);
 8002002:	4b11      	ldr	r3, [pc, #68]	; (8002048 <stop_detector_isr+0x94>)
 8002004:	681b      	ldr	r3, [r3, #0]
 8002006:	f5b3 6ffa 	cmp.w	r3, #2000	; 0x7d0
 800200a:	d306      	bcc.n	800201a <stop_detector_isr+0x66>
 800200c:	4b0f      	ldr	r3, [pc, #60]	; (800204c <stop_detector_isr+0x98>)
 800200e:	681b      	ldr	r3, [r3, #0]
 8002010:	f5b3 6ffa 	cmp.w	r3, #2000	; 0x7d0
 8002014:	d301      	bcc.n	800201a <stop_detector_isr+0x66>
 8002016:	2301      	movs	r3, #1
 8002018:	e000      	b.n	800201c <stop_detector_isr+0x68>
 800201a:	2300      	movs	r3, #0
 800201c:	71bb      	strb	r3, [r7, #6]
														obs_found_flag);
	UART_puts(str);
#endif // !_DEBUG_

	// update old distance variable
	old_obs_distance = obs_distance;
 800201e:	4b0a      	ldr	r3, [pc, #40]	; (8002048 <stop_detector_isr+0x94>)
 8002020:	681b      	ldr	r3, [r3, #0]
 8002022:	4a0a      	ldr	r2, [pc, #40]	; (800204c <stop_detector_isr+0x98>)
 8002024:	6013      	str	r3, [r2, #0]

	if(obs_found_flag)
 8002026:	79bb      	ldrb	r3, [r7, #6]
 8002028:	2b00      	cmp	r3, #0
 800202a:	d001      	beq.n	8002030 <stop_detector_isr+0x7c>
		// return obstacle found error
		return E_ST_OBS_FOUND;
 800202c:	2303      	movs	r3, #3
 800202e:	e003      	b.n	8002038 <stop_detector_isr+0x84>
//		return 0;

	// update sensors value
	sens_prev = sens;
 8002030:	4a04      	ldr	r2, [pc, #16]	; (8002044 <stop_detector_isr+0x90>)
 8002032:	79fb      	ldrb	r3, [r7, #7]
 8002034:	7013      	strb	r3, [r2, #0]

	return EXIT_SUCCESS;
 8002036:	2300      	movs	r3, #0
}
 8002038:	4618      	mov	r0, r3
 800203a:	3708      	adds	r7, #8
 800203c:	46bd      	mov	sp, r7
 800203e:	bd80      	pop	{r7, pc}
 8002040:	20000278 	.word	0x20000278
 8002044:	20000279 	.word	0x20000279
 8002048:	20000274 	.word	0x20000274
 800204c:	2000027c 	.word	0x2000027c

08002050 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8002050:	b480      	push	{r7}
 8002052:	af00      	add	r7, sp, #0
	return 1;
 8002054:	2301      	movs	r3, #1
}
 8002056:	4618      	mov	r0, r3
 8002058:	46bd      	mov	sp, r7
 800205a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800205e:	4770      	bx	lr

08002060 <_kill>:

int _kill(int pid, int sig)
{
 8002060:	b580      	push	{r7, lr}
 8002062:	b082      	sub	sp, #8
 8002064:	af00      	add	r7, sp, #0
 8002066:	6078      	str	r0, [r7, #4]
 8002068:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 800206a:	f006 fb1f 	bl	80086ac <__errno>
 800206e:	4603      	mov	r3, r0
 8002070:	2216      	movs	r2, #22
 8002072:	601a      	str	r2, [r3, #0]
	return -1;
 8002074:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002078:	4618      	mov	r0, r3
 800207a:	3708      	adds	r7, #8
 800207c:	46bd      	mov	sp, r7
 800207e:	bd80      	pop	{r7, pc}

08002080 <_exit>:

void _exit (int status)
{
 8002080:	b580      	push	{r7, lr}
 8002082:	b082      	sub	sp, #8
 8002084:	af00      	add	r7, sp, #0
 8002086:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 8002088:	f04f 31ff 	mov.w	r1, #4294967295
 800208c:	6878      	ldr	r0, [r7, #4]
 800208e:	f7ff ffe7 	bl	8002060 <_kill>
	while (1) {}		/* Make sure we hang here */
 8002092:	e7fe      	b.n	8002092 <_exit+0x12>

08002094 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8002094:	b580      	push	{r7, lr}
 8002096:	b086      	sub	sp, #24
 8002098:	af00      	add	r7, sp, #0
 800209a:	60f8      	str	r0, [r7, #12]
 800209c:	60b9      	str	r1, [r7, #8]
 800209e:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80020a0:	2300      	movs	r3, #0
 80020a2:	617b      	str	r3, [r7, #20]
 80020a4:	e00a      	b.n	80020bc <_read+0x28>
	{
		*ptr++ = __io_getchar();
 80020a6:	f3af 8000 	nop.w
 80020aa:	4601      	mov	r1, r0
 80020ac:	68bb      	ldr	r3, [r7, #8]
 80020ae:	1c5a      	adds	r2, r3, #1
 80020b0:	60ba      	str	r2, [r7, #8]
 80020b2:	b2ca      	uxtb	r2, r1
 80020b4:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80020b6:	697b      	ldr	r3, [r7, #20]
 80020b8:	3301      	adds	r3, #1
 80020ba:	617b      	str	r3, [r7, #20]
 80020bc:	697a      	ldr	r2, [r7, #20]
 80020be:	687b      	ldr	r3, [r7, #4]
 80020c0:	429a      	cmp	r2, r3
 80020c2:	dbf0      	blt.n	80020a6 <_read+0x12>
	}

return len;
 80020c4:	687b      	ldr	r3, [r7, #4]
}
 80020c6:	4618      	mov	r0, r3
 80020c8:	3718      	adds	r7, #24
 80020ca:	46bd      	mov	sp, r7
 80020cc:	bd80      	pop	{r7, pc}

080020ce <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80020ce:	b580      	push	{r7, lr}
 80020d0:	b086      	sub	sp, #24
 80020d2:	af00      	add	r7, sp, #0
 80020d4:	60f8      	str	r0, [r7, #12]
 80020d6:	60b9      	str	r1, [r7, #8]
 80020d8:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80020da:	2300      	movs	r3, #0
 80020dc:	617b      	str	r3, [r7, #20]
 80020de:	e009      	b.n	80020f4 <_write+0x26>
	{
		__io_putchar(*ptr++);
 80020e0:	68bb      	ldr	r3, [r7, #8]
 80020e2:	1c5a      	adds	r2, r3, #1
 80020e4:	60ba      	str	r2, [r7, #8]
 80020e6:	781b      	ldrb	r3, [r3, #0]
 80020e8:	4618      	mov	r0, r3
 80020ea:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80020ee:	697b      	ldr	r3, [r7, #20]
 80020f0:	3301      	adds	r3, #1
 80020f2:	617b      	str	r3, [r7, #20]
 80020f4:	697a      	ldr	r2, [r7, #20]
 80020f6:	687b      	ldr	r3, [r7, #4]
 80020f8:	429a      	cmp	r2, r3
 80020fa:	dbf1      	blt.n	80020e0 <_write+0x12>
	}
	return len;
 80020fc:	687b      	ldr	r3, [r7, #4]
}
 80020fe:	4618      	mov	r0, r3
 8002100:	3718      	adds	r7, #24
 8002102:	46bd      	mov	sp, r7
 8002104:	bd80      	pop	{r7, pc}

08002106 <_close>:

int _close(int file)
{
 8002106:	b480      	push	{r7}
 8002108:	b083      	sub	sp, #12
 800210a:	af00      	add	r7, sp, #0
 800210c:	6078      	str	r0, [r7, #4]
	return -1;
 800210e:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002112:	4618      	mov	r0, r3
 8002114:	370c      	adds	r7, #12
 8002116:	46bd      	mov	sp, r7
 8002118:	f85d 7b04 	ldr.w	r7, [sp], #4
 800211c:	4770      	bx	lr

0800211e <_fstat>:


int _fstat(int file, struct stat *st)
{
 800211e:	b480      	push	{r7}
 8002120:	b083      	sub	sp, #12
 8002122:	af00      	add	r7, sp, #0
 8002124:	6078      	str	r0, [r7, #4]
 8002126:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8002128:	683b      	ldr	r3, [r7, #0]
 800212a:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 800212e:	605a      	str	r2, [r3, #4]
	return 0;
 8002130:	2300      	movs	r3, #0
}
 8002132:	4618      	mov	r0, r3
 8002134:	370c      	adds	r7, #12
 8002136:	46bd      	mov	sp, r7
 8002138:	f85d 7b04 	ldr.w	r7, [sp], #4
 800213c:	4770      	bx	lr

0800213e <_isatty>:

int _isatty(int file)
{
 800213e:	b480      	push	{r7}
 8002140:	b083      	sub	sp, #12
 8002142:	af00      	add	r7, sp, #0
 8002144:	6078      	str	r0, [r7, #4]
	return 1;
 8002146:	2301      	movs	r3, #1
}
 8002148:	4618      	mov	r0, r3
 800214a:	370c      	adds	r7, #12
 800214c:	46bd      	mov	sp, r7
 800214e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002152:	4770      	bx	lr

08002154 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8002154:	b480      	push	{r7}
 8002156:	b085      	sub	sp, #20
 8002158:	af00      	add	r7, sp, #0
 800215a:	60f8      	str	r0, [r7, #12]
 800215c:	60b9      	str	r1, [r7, #8]
 800215e:	607a      	str	r2, [r7, #4]
	return 0;
 8002160:	2300      	movs	r3, #0
}
 8002162:	4618      	mov	r0, r3
 8002164:	3714      	adds	r7, #20
 8002166:	46bd      	mov	sp, r7
 8002168:	f85d 7b04 	ldr.w	r7, [sp], #4
 800216c:	4770      	bx	lr
	...

08002170 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002170:	b580      	push	{r7, lr}
 8002172:	b086      	sub	sp, #24
 8002174:	af00      	add	r7, sp, #0
 8002176:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002178:	4a14      	ldr	r2, [pc, #80]	; (80021cc <_sbrk+0x5c>)
 800217a:	4b15      	ldr	r3, [pc, #84]	; (80021d0 <_sbrk+0x60>)
 800217c:	1ad3      	subs	r3, r2, r3
 800217e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002180:	697b      	ldr	r3, [r7, #20]
 8002182:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002184:	4b13      	ldr	r3, [pc, #76]	; (80021d4 <_sbrk+0x64>)
 8002186:	681b      	ldr	r3, [r3, #0]
 8002188:	2b00      	cmp	r3, #0
 800218a:	d102      	bne.n	8002192 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 800218c:	4b11      	ldr	r3, [pc, #68]	; (80021d4 <_sbrk+0x64>)
 800218e:	4a12      	ldr	r2, [pc, #72]	; (80021d8 <_sbrk+0x68>)
 8002190:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002192:	4b10      	ldr	r3, [pc, #64]	; (80021d4 <_sbrk+0x64>)
 8002194:	681a      	ldr	r2, [r3, #0]
 8002196:	687b      	ldr	r3, [r7, #4]
 8002198:	4413      	add	r3, r2
 800219a:	693a      	ldr	r2, [r7, #16]
 800219c:	429a      	cmp	r2, r3
 800219e:	d207      	bcs.n	80021b0 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80021a0:	f006 fa84 	bl	80086ac <__errno>
 80021a4:	4603      	mov	r3, r0
 80021a6:	220c      	movs	r2, #12
 80021a8:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80021aa:	f04f 33ff 	mov.w	r3, #4294967295
 80021ae:	e009      	b.n	80021c4 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80021b0:	4b08      	ldr	r3, [pc, #32]	; (80021d4 <_sbrk+0x64>)
 80021b2:	681b      	ldr	r3, [r3, #0]
 80021b4:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80021b6:	4b07      	ldr	r3, [pc, #28]	; (80021d4 <_sbrk+0x64>)
 80021b8:	681a      	ldr	r2, [r3, #0]
 80021ba:	687b      	ldr	r3, [r7, #4]
 80021bc:	4413      	add	r3, r2
 80021be:	4a05      	ldr	r2, [pc, #20]	; (80021d4 <_sbrk+0x64>)
 80021c0:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80021c2:	68fb      	ldr	r3, [r7, #12]
}
 80021c4:	4618      	mov	r0, r3
 80021c6:	3718      	adds	r7, #24
 80021c8:	46bd      	mov	sp, r7
 80021ca:	bd80      	pop	{r7, pc}
 80021cc:	20080000 	.word	0x20080000
 80021d0:	00000400 	.word	0x00000400
 80021d4:	20000280 	.word	0x20000280
 80021d8:	20000710 	.word	0x20000710

080021dc <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80021dc:	b480      	push	{r7}
 80021de:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80021e0:	4b06      	ldr	r3, [pc, #24]	; (80021fc <SystemInit+0x20>)
 80021e2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80021e6:	4a05      	ldr	r2, [pc, #20]	; (80021fc <SystemInit+0x20>)
 80021e8:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80021ec:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80021f0:	bf00      	nop
 80021f2:	46bd      	mov	sp, r7
 80021f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021f8:	4770      	bx	lr
 80021fa:	bf00      	nop
 80021fc:	e000ed00 	.word	0xe000ed00

08002200 <test_debounce>:

#define USER_BTN_PORT	(GPIOC)
#define USER_BTN_PIN	(GPIO_PIN_8)

void test_debounce(void)
{
 8002200:	b580      	push	{r7, lr}
 8002202:	af00      	add	r7, sp, #0
	debounce_init(&button, USER_BTN_PORT, USER_BTN_PIN);
 8002204:	f44f 7280 	mov.w	r2, #256	; 0x100
 8002208:	490d      	ldr	r1, [pc, #52]	; (8002240 <test_debounce+0x40>)
 800220a:	480e      	ldr	r0, [pc, #56]	; (8002244 <test_debounce+0x44>)
 800220c:	f7fe fbf6 	bl	80009fc <debounce_init>
	debounce_start();
 8002210:	f7fe fc10 	bl	8000a34 <debounce_start>

	write_led(LGREEN, 1);
 8002214:	2201      	movs	r2, #1
 8002216:	2101      	movs	r1, #1
 8002218:	480b      	ldr	r0, [pc, #44]	; (8002248 <test_debounce+0x48>)
 800221a:	f002 f973 	bl	8004504 <HAL_GPIO_WritePin>
	while(button.pin_output == 0)
 800221e:	bf00      	nop
 8002220:	4b08      	ldr	r3, [pc, #32]	; (8002244 <test_debounce+0x44>)
 8002222:	7a9b      	ldrb	r3, [r3, #10]
 8002224:	2b00      	cmp	r3, #0
 8002226:	d0fb      	beq.n	8002220 <test_debounce+0x20>
		;

	button.pin_output = 0;
 8002228:	4b06      	ldr	r3, [pc, #24]	; (8002244 <test_debounce+0x44>)
 800222a:	2200      	movs	r2, #0
 800222c:	729a      	strb	r2, [r3, #10]
	write_led(LGREEN, 0);
 800222e:	2200      	movs	r2, #0
 8002230:	2101      	movs	r1, #1
 8002232:	4805      	ldr	r0, [pc, #20]	; (8002248 <test_debounce+0x48>)
 8002234:	f002 f966 	bl	8004504 <HAL_GPIO_WritePin>
//			toggle_led(LBLUE);
//			button.pin_output = 0;
//		}
//	}

	debounce_stop();
 8002238:	f7fe fc06 	bl	8000a48 <debounce_stop>
}
 800223c:	bf00      	nop
 800223e:	bd80      	pop	{r7, pc}
 8002240:	40020800 	.word	0x40020800
 8002244:	200004b4 	.word	0x200004b4
 8002248:	40020400 	.word	0x40020400

0800224c <test_motion>:

/******************************************************************************
Test motion module
******************************************************************************/
void test_motion(void)
{
 800224c:	b580      	push	{r7, lr}
 800224e:	af00      	add	r7, sp, #0
	// start movement
	motion_start();
 8002250:	f7fe feec 	bl	800102c <motion_start>

	// while motion is ON
	while(motion_status == MOT_ON)
 8002254:	bf00      	nop
 8002256:	4b03      	ldr	r3, [pc, #12]	; (8002264 <test_motion+0x18>)
 8002258:	781b      	ldrb	r3, [r3, #0]
 800225a:	2b00      	cmp	r3, #0
 800225c:	d0fb      	beq.n	8002256 <test_motion+0xa>
		;
}
 800225e:	bf00      	nop
 8002260:	bf00      	nop
 8002262:	bd80      	pop	{r7, pc}
 8002264:	20000030 	.word	0x20000030

08002268 <test_rfid>:
			.result = 0,
			.type = 0
};

int test_rfid(void)
{
 8002268:	b580      	push	{r7, lr}
 800226a:	b082      	sub	sp, #8
 800226c:	af00      	add	r7, sp, #0
	uint8_t status = -1;
 800226e:	23ff      	movs	r3, #255	; 0xff
 8002270:	71fb      	strb	r3, [r7, #7]

	// start movement
	motion_start();
 8002272:	f7fe fedb 	bl	800102c <motion_start>

	// while there is no cross
	while(motion_status != MOT_CROSS_FOUND)
 8002276:	bf00      	nop
 8002278:	4b18      	ldr	r3, [pc, #96]	; (80022dc <test_rfid+0x74>)
 800227a:	781b      	ldrb	r3, [r3, #0]
 800227c:	2b02      	cmp	r3, #2
 800227e:	d1fb      	bne.n	8002278 <test_rfid+0x10>
		;

	// begin RFID read. Enable BLUE LED
	write_led(LBLUE, 1);
 8002280:	2201      	movs	r2, #1
 8002282:	2180      	movs	r1, #128	; 0x80
 8002284:	4816      	ldr	r0, [pc, #88]	; (80022e0 <test_rfid+0x78>)
 8002286:	f002 f93d 	bl	8004504 <HAL_GPIO_WritePin>
	// read RFID
	status = RFID_read(&rfid_test, 2);
 800228a:	2102      	movs	r1, #2
 800228c:	4815      	ldr	r0, [pc, #84]	; (80022e4 <test_rfid+0x7c>)
 800228e:	f7ff f961 	bl	8001554 <RFID_read>
 8002292:	4603      	mov	r3, r0
 8002294:	71fb      	strb	r3, [r7, #7]
	// stop movement
	motion_stop();
 8002296:	f7fe fee9 	bl	800106c <motion_stop>

	if(status != MI_OK)
 800229a:	79fb      	ldrb	r3, [r7, #7]
 800229c:	2b00      	cmp	r3, #0
 800229e:	d002      	beq.n	80022a6 <test_rfid+0x3e>
		return -1;
 80022a0:	f04f 33ff 	mov.w	r3, #4294967295
 80022a4:	e015      	b.n	80022d2 <test_rfid+0x6a>

	// RFID read ok. disable BLUE LED
	write_led(LBLUE, 0);
 80022a6:	2200      	movs	r2, #0
 80022a8:	2180      	movs	r1, #128	; 0x80
 80022aa:	480d      	ldr	r0, [pc, #52]	; (80022e0 <test_rfid+0x78>)
 80022ac:	f002 f92a 	bl	8004504 <HAL_GPIO_WritePin>
	// init rotate
	write_led(LGREEN, 1);
 80022b0:	2201      	movs	r2, #1
 80022b2:	2101      	movs	r1, #1
 80022b4:	480a      	ldr	r0, [pc, #40]	; (80022e0 <test_rfid+0x78>)
 80022b6:	f002 f925 	bl	8004504 <HAL_GPIO_WritePin>
	status = lfollower_rotate(MOVE_LEFT, 4);
 80022ba:	2104      	movs	r1, #4
 80022bc:	2001      	movs	r0, #1
 80022be:	f7fe fd8d 	bl	8000ddc <lfollower_rotate>
 80022c2:	4603      	mov	r3, r0
 80022c4:	71fb      	strb	r3, [r7, #7]
	write_led(LGREEN, 0);
 80022c6:	2200      	movs	r2, #0
 80022c8:	2101      	movs	r1, #1
 80022ca:	4805      	ldr	r0, [pc, #20]	; (80022e0 <test_rfid+0x78>)
 80022cc:	f002 f91a 	bl	8004504 <HAL_GPIO_WritePin>

	return status;
 80022d0:	79fb      	ldrb	r3, [r7, #7]
}
 80022d2:	4618      	mov	r0, r3
 80022d4:	3708      	adds	r7, #8
 80022d6:	46bd      	mov	sp, r7
 80022d8:	bd80      	pop	{r7, pc}
 80022da:	bf00      	nop
 80022dc:	20000030 	.word	0x20000030
 80022e0:	40020400 	.word	0x40020400
 80022e4:	20000284 	.word	0x20000284

080022e8 <test_modules>:

/******************************************************************************
Test modules functions
******************************************************************************/
int test_modules(void)
{
 80022e8:	b580      	push	{r7, lr}
 80022ea:	b082      	sub	sp, #8
 80022ec:	af00      	add	r7, sp, #0
	int err = 0;
 80022ee:	2300      	movs	r3, #0
 80022f0:	607b      	str	r3, [r7, #4]
//		test_lf_print_qtr();

//	while(1)
//		test_timeout(2);

	test_debounce();
 80022f2:	f7ff ff85 	bl	8002200 <test_debounce>


//	test_lf_rotate(MOVE_LEFT);
//	test_motion_rotate();

	test_motion();
 80022f6:	f7ff ffa9 	bl	800224c <test_motion>
//	test_stop_sensor();
	err = test_rfid();
 80022fa:	f7ff ffb5 	bl	8002268 <test_rfid>
 80022fe:	6078      	str	r0, [r7, #4]

//	test_bluetooth();

	return err;
 8002300:	687b      	ldr	r3, [r7, #4]
}
 8002302:	4618      	mov	r0, r3
 8002304:	3708      	adds	r7, #8
 8002306:	46bd      	mov	sp, r7
 8002308:	bd80      	pop	{r7, pc}
	...

0800230c <MX_TIM3_Init>:
TIM_HandleTypeDef htim6;
TIM_HandleTypeDef htim13;

/* TIM3 init function */
void MX_TIM3_Init(void)
{
 800230c:	b580      	push	{r7, lr}
 800230e:	b088      	sub	sp, #32
 8002310:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002312:	f107 0310 	add.w	r3, r7, #16
 8002316:	2200      	movs	r2, #0
 8002318:	601a      	str	r2, [r3, #0]
 800231a:	605a      	str	r2, [r3, #4]
 800231c:	609a      	str	r2, [r3, #8]
 800231e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002320:	1d3b      	adds	r3, r7, #4
 8002322:	2200      	movs	r2, #0
 8002324:	601a      	str	r2, [r3, #0]
 8002326:	605a      	str	r2, [r3, #4]
 8002328:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 800232a:	4b1e      	ldr	r3, [pc, #120]	; (80023a4 <MX_TIM3_Init+0x98>)
 800232c:	4a1e      	ldr	r2, [pc, #120]	; (80023a8 <MX_TIM3_Init+0x9c>)
 800232e:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 60000-1;
 8002330:	4b1c      	ldr	r3, [pc, #112]	; (80023a4 <MX_TIM3_Init+0x98>)
 8002332:	f64e 225f 	movw	r2, #59999	; 0xea5f
 8002336:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002338:	4b1a      	ldr	r3, [pc, #104]	; (80023a4 <MX_TIM3_Init+0x98>)
 800233a:	2200      	movs	r2, #0
 800233c:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 1800-1;
 800233e:	4b19      	ldr	r3, [pc, #100]	; (80023a4 <MX_TIM3_Init+0x98>)
 8002340:	f240 7207 	movw	r2, #1799	; 0x707
 8002344:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002346:	4b17      	ldr	r3, [pc, #92]	; (80023a4 <MX_TIM3_Init+0x98>)
 8002348:	2200      	movs	r2, #0
 800234a:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 800234c:	4b15      	ldr	r3, [pc, #84]	; (80023a4 <MX_TIM3_Init+0x98>)
 800234e:	2280      	movs	r2, #128	; 0x80
 8002350:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8002352:	4814      	ldr	r0, [pc, #80]	; (80023a4 <MX_TIM3_Init+0x98>)
 8002354:	f004 f8b2 	bl	80064bc <HAL_TIM_Base_Init>
 8002358:	4603      	mov	r3, r0
 800235a:	2b00      	cmp	r3, #0
 800235c:	d001      	beq.n	8002362 <MX_TIM3_Init+0x56>
  {
    Error_Handler();
 800235e:	f7fe fe5f 	bl	8001020 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002362:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002366:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8002368:	f107 0310 	add.w	r3, r7, #16
 800236c:	4619      	mov	r1, r3
 800236e:	480d      	ldr	r0, [pc, #52]	; (80023a4 <MX_TIM3_Init+0x98>)
 8002370:	f004 fda4 	bl	8006ebc <HAL_TIM_ConfigClockSource>
 8002374:	4603      	mov	r3, r0
 8002376:	2b00      	cmp	r3, #0
 8002378:	d001      	beq.n	800237e <MX_TIM3_Init+0x72>
  {
    Error_Handler();
 800237a:	f7fe fe51 	bl	8001020 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 800237e:	2320      	movs	r3, #32
 8002380:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002382:	2300      	movs	r3, #0
 8002384:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8002386:	1d3b      	adds	r3, r7, #4
 8002388:	4619      	mov	r1, r3
 800238a:	4806      	ldr	r0, [pc, #24]	; (80023a4 <MX_TIM3_Init+0x98>)
 800238c:	f005 fa42 	bl	8007814 <HAL_TIMEx_MasterConfigSynchronization>
 8002390:	4603      	mov	r3, r0
 8002392:	2b00      	cmp	r3, #0
 8002394:	d001      	beq.n	800239a <MX_TIM3_Init+0x8e>
  {
    Error_Handler();
 8002396:	f7fe fe43 	bl	8001020 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 800239a:	bf00      	nop
 800239c:	3720      	adds	r7, #32
 800239e:	46bd      	mov	sp, r7
 80023a0:	bd80      	pop	{r7, pc}
 80023a2:	bf00      	nop
 80023a4:	2000050c 	.word	0x2000050c
 80023a8:	40000400 	.word	0x40000400

080023ac <MX_TIM4_Init>:
/* TIM4 init function */
void MX_TIM4_Init(void)
{
 80023ac:	b580      	push	{r7, lr}
 80023ae:	b08a      	sub	sp, #40	; 0x28
 80023b0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80023b2:	f107 031c 	add.w	r3, r7, #28
 80023b6:	2200      	movs	r2, #0
 80023b8:	601a      	str	r2, [r3, #0]
 80023ba:	605a      	str	r2, [r3, #4]
 80023bc:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80023be:	463b      	mov	r3, r7
 80023c0:	2200      	movs	r2, #0
 80023c2:	601a      	str	r2, [r3, #0]
 80023c4:	605a      	str	r2, [r3, #4]
 80023c6:	609a      	str	r2, [r3, #8]
 80023c8:	60da      	str	r2, [r3, #12]
 80023ca:	611a      	str	r2, [r3, #16]
 80023cc:	615a      	str	r2, [r3, #20]
 80023ce:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 80023d0:	4b26      	ldr	r3, [pc, #152]	; (800246c <MX_TIM4_Init+0xc0>)
 80023d2:	4a27      	ldr	r2, [pc, #156]	; (8002470 <MX_TIM4_Init+0xc4>)
 80023d4:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 108-1;
 80023d6:	4b25      	ldr	r3, [pc, #148]	; (800246c <MX_TIM4_Init+0xc0>)
 80023d8:	226b      	movs	r2, #107	; 0x6b
 80023da:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 80023dc:	4b23      	ldr	r3, [pc, #140]	; (800246c <MX_TIM4_Init+0xc0>)
 80023de:	2200      	movs	r2, #0
 80023e0:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 100-0;
 80023e2:	4b22      	ldr	r3, [pc, #136]	; (800246c <MX_TIM4_Init+0xc0>)
 80023e4:	2264      	movs	r2, #100	; 0x64
 80023e6:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80023e8:	4b20      	ldr	r3, [pc, #128]	; (800246c <MX_TIM4_Init+0xc0>)
 80023ea:	2200      	movs	r2, #0
 80023ec:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 80023ee:	4b1f      	ldr	r3, [pc, #124]	; (800246c <MX_TIM4_Init+0xc0>)
 80023f0:	2280      	movs	r2, #128	; 0x80
 80023f2:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim4) != HAL_OK)
 80023f4:	481d      	ldr	r0, [pc, #116]	; (800246c <MX_TIM4_Init+0xc0>)
 80023f6:	f004 f960 	bl	80066ba <HAL_TIM_PWM_Init>
 80023fa:	4603      	mov	r3, r0
 80023fc:	2b00      	cmp	r3, #0
 80023fe:	d001      	beq.n	8002404 <MX_TIM4_Init+0x58>
  {
    Error_Handler();
 8002400:	f7fe fe0e 	bl	8001020 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002404:	2300      	movs	r3, #0
 8002406:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002408:	2300      	movs	r3, #0
 800240a:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 800240c:	f107 031c 	add.w	r3, r7, #28
 8002410:	4619      	mov	r1, r3
 8002412:	4816      	ldr	r0, [pc, #88]	; (800246c <MX_TIM4_Init+0xc0>)
 8002414:	f005 f9fe 	bl	8007814 <HAL_TIMEx_MasterConfigSynchronization>
 8002418:	4603      	mov	r3, r0
 800241a:	2b00      	cmp	r3, #0
 800241c:	d001      	beq.n	8002422 <MX_TIM4_Init+0x76>
  {
    Error_Handler();
 800241e:	f7fe fdff 	bl	8001020 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8002422:	2360      	movs	r3, #96	; 0x60
 8002424:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 8002426:	2300      	movs	r3, #0
 8002428:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800242a:	2300      	movs	r3, #0
 800242c:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800242e:	2300      	movs	r3, #0
 8002430:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8002432:	463b      	mov	r3, r7
 8002434:	2208      	movs	r2, #8
 8002436:	4619      	mov	r1, r3
 8002438:	480c      	ldr	r0, [pc, #48]	; (800246c <MX_TIM4_Init+0xc0>)
 800243a:	f004 fc2f 	bl	8006c9c <HAL_TIM_PWM_ConfigChannel>
 800243e:	4603      	mov	r3, r0
 8002440:	2b00      	cmp	r3, #0
 8002442:	d001      	beq.n	8002448 <MX_TIM4_Init+0x9c>
  {
    Error_Handler();
 8002444:	f7fe fdec 	bl	8001020 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8002448:	463b      	mov	r3, r7
 800244a:	220c      	movs	r2, #12
 800244c:	4619      	mov	r1, r3
 800244e:	4807      	ldr	r0, [pc, #28]	; (800246c <MX_TIM4_Init+0xc0>)
 8002450:	f004 fc24 	bl	8006c9c <HAL_TIM_PWM_ConfigChannel>
 8002454:	4603      	mov	r3, r0
 8002456:	2b00      	cmp	r3, #0
 8002458:	d001      	beq.n	800245e <MX_TIM4_Init+0xb2>
  {
    Error_Handler();
 800245a:	f7fe fde1 	bl	8001020 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */
  HAL_TIM_MspPostInit(&htim4);
 800245e:	4803      	ldr	r0, [pc, #12]	; (800246c <MX_TIM4_Init+0xc0>)
 8002460:	f000 f8e6 	bl	8002630 <HAL_TIM_MspPostInit>

}
 8002464:	bf00      	nop
 8002466:	3728      	adds	r7, #40	; 0x28
 8002468:	46bd      	mov	sp, r7
 800246a:	bd80      	pop	{r7, pc}
 800246c:	200004c0 	.word	0x200004c0
 8002470:	40000800 	.word	0x40000800

08002474 <MX_TIM6_Init>:
/* TIM6 init function */
void MX_TIM6_Init(void)
{
 8002474:	b580      	push	{r7, lr}
 8002476:	b084      	sub	sp, #16
 8002478:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM6_Init 0 */

  /* USER CODE END TIM6_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800247a:	1d3b      	adds	r3, r7, #4
 800247c:	2200      	movs	r2, #0
 800247e:	601a      	str	r2, [r3, #0]
 8002480:	605a      	str	r2, [r3, #4]
 8002482:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM6_Init 1 */

  /* USER CODE END TIM6_Init 1 */
  htim6.Instance = TIM6;
 8002484:	4b14      	ldr	r3, [pc, #80]	; (80024d8 <MX_TIM6_Init+0x64>)
 8002486:	4a15      	ldr	r2, [pc, #84]	; (80024dc <MX_TIM6_Init+0x68>)
 8002488:	601a      	str	r2, [r3, #0]
  htim6.Init.Prescaler = 10800-1;
 800248a:	4b13      	ldr	r3, [pc, #76]	; (80024d8 <MX_TIM6_Init+0x64>)
 800248c:	f642 222f 	movw	r2, #10799	; 0x2a2f
 8002490:	605a      	str	r2, [r3, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002492:	4b11      	ldr	r3, [pc, #68]	; (80024d8 <MX_TIM6_Init+0x64>)
 8002494:	2200      	movs	r2, #0
 8002496:	609a      	str	r2, [r3, #8]
  htim6.Init.Period = 100-1;
 8002498:	4b0f      	ldr	r3, [pc, #60]	; (80024d8 <MX_TIM6_Init+0x64>)
 800249a:	2263      	movs	r2, #99	; 0x63
 800249c:	60da      	str	r2, [r3, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 800249e:	4b0e      	ldr	r3, [pc, #56]	; (80024d8 <MX_TIM6_Init+0x64>)
 80024a0:	2280      	movs	r2, #128	; 0x80
 80024a2:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 80024a4:	480c      	ldr	r0, [pc, #48]	; (80024d8 <MX_TIM6_Init+0x64>)
 80024a6:	f004 f809 	bl	80064bc <HAL_TIM_Base_Init>
 80024aa:	4603      	mov	r3, r0
 80024ac:	2b00      	cmp	r3, #0
 80024ae:	d001      	beq.n	80024b4 <MX_TIM6_Init+0x40>
  {
    Error_Handler();
 80024b0:	f7fe fdb6 	bl	8001020 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 80024b4:	2320      	movs	r3, #32
 80024b6:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80024b8:	2300      	movs	r3, #0
 80024ba:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 80024bc:	1d3b      	adds	r3, r7, #4
 80024be:	4619      	mov	r1, r3
 80024c0:	4805      	ldr	r0, [pc, #20]	; (80024d8 <MX_TIM6_Init+0x64>)
 80024c2:	f005 f9a7 	bl	8007814 <HAL_TIMEx_MasterConfigSynchronization>
 80024c6:	4603      	mov	r3, r0
 80024c8:	2b00      	cmp	r3, #0
 80024ca:	d001      	beq.n	80024d0 <MX_TIM6_Init+0x5c>
  {
    Error_Handler();
 80024cc:	f7fe fda8 	bl	8001020 <Error_Handler>
  }
  /* USER CODE BEGIN TIM6_Init 2 */

  /* USER CODE END TIM6_Init 2 */

}
 80024d0:	bf00      	nop
 80024d2:	3710      	adds	r7, #16
 80024d4:	46bd      	mov	sp, r7
 80024d6:	bd80      	pop	{r7, pc}
 80024d8:	200005a4 	.word	0x200005a4
 80024dc:	40001000 	.word	0x40001000

080024e0 <MX_TIM13_Init>:
/* TIM13 init function */
void MX_TIM13_Init(void)
{
 80024e0:	b580      	push	{r7, lr}
 80024e2:	af00      	add	r7, sp, #0
  /* USER CODE END TIM13_Init 0 */

  /* USER CODE BEGIN TIM13_Init 1 */

  /* USER CODE END TIM13_Init 1 */
  htim13.Instance = TIM13;
 80024e4:	4b0e      	ldr	r3, [pc, #56]	; (8002520 <MX_TIM13_Init+0x40>)
 80024e6:	4a0f      	ldr	r2, [pc, #60]	; (8002524 <MX_TIM13_Init+0x44>)
 80024e8:	601a      	str	r2, [r3, #0]
  htim13.Init.Prescaler = 10800-1;
 80024ea:	4b0d      	ldr	r3, [pc, #52]	; (8002520 <MX_TIM13_Init+0x40>)
 80024ec:	f642 222f 	movw	r2, #10799	; 0x2a2f
 80024f0:	605a      	str	r2, [r3, #4]
  htim13.Init.CounterMode = TIM_COUNTERMODE_UP;
 80024f2:	4b0b      	ldr	r3, [pc, #44]	; (8002520 <MX_TIM13_Init+0x40>)
 80024f4:	2200      	movs	r2, #0
 80024f6:	609a      	str	r2, [r3, #8]
  htim13.Init.Period = 500-1;
 80024f8:	4b09      	ldr	r3, [pc, #36]	; (8002520 <MX_TIM13_Init+0x40>)
 80024fa:	f240 12f3 	movw	r2, #499	; 0x1f3
 80024fe:	60da      	str	r2, [r3, #12]
  htim13.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002500:	4b07      	ldr	r3, [pc, #28]	; (8002520 <MX_TIM13_Init+0x40>)
 8002502:	2200      	movs	r2, #0
 8002504:	611a      	str	r2, [r3, #16]
  htim13.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8002506:	4b06      	ldr	r3, [pc, #24]	; (8002520 <MX_TIM13_Init+0x40>)
 8002508:	2280      	movs	r2, #128	; 0x80
 800250a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim13) != HAL_OK)
 800250c:	4804      	ldr	r0, [pc, #16]	; (8002520 <MX_TIM13_Init+0x40>)
 800250e:	f003 ffd5 	bl	80064bc <HAL_TIM_Base_Init>
 8002512:	4603      	mov	r3, r0
 8002514:	2b00      	cmp	r3, #0
 8002516:	d001      	beq.n	800251c <MX_TIM13_Init+0x3c>
  {
    Error_Handler();
 8002518:	f7fe fd82 	bl	8001020 <Error_Handler>
  }
  /* USER CODE BEGIN TIM13_Init 2 */

  /* USER CODE END TIM13_Init 2 */

}
 800251c:	bf00      	nop
 800251e:	bd80      	pop	{r7, pc}
 8002520:	20000558 	.word	0x20000558
 8002524:	40001c00 	.word	0x40001c00

08002528 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8002528:	b580      	push	{r7, lr}
 800252a:	b086      	sub	sp, #24
 800252c:	af00      	add	r7, sp, #0
 800252e:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM3)
 8002530:	687b      	ldr	r3, [r7, #4]
 8002532:	681b      	ldr	r3, [r3, #0]
 8002534:	4a27      	ldr	r2, [pc, #156]	; (80025d4 <HAL_TIM_Base_MspInit+0xac>)
 8002536:	4293      	cmp	r3, r2
 8002538:	d114      	bne.n	8002564 <HAL_TIM_Base_MspInit+0x3c>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* TIM3 clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 800253a:	4b27      	ldr	r3, [pc, #156]	; (80025d8 <HAL_TIM_Base_MspInit+0xb0>)
 800253c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800253e:	4a26      	ldr	r2, [pc, #152]	; (80025d8 <HAL_TIM_Base_MspInit+0xb0>)
 8002540:	f043 0302 	orr.w	r3, r3, #2
 8002544:	6413      	str	r3, [r2, #64]	; 0x40
 8002546:	4b24      	ldr	r3, [pc, #144]	; (80025d8 <HAL_TIM_Base_MspInit+0xb0>)
 8002548:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800254a:	f003 0302 	and.w	r3, r3, #2
 800254e:	617b      	str	r3, [r7, #20]
 8002550:	697b      	ldr	r3, [r7, #20]

    /* TIM3 interrupt Init */
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 8002552:	2200      	movs	r2, #0
 8002554:	2100      	movs	r1, #0
 8002556:	201d      	movs	r0, #29
 8002558:	f001 f9cb 	bl	80038f2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 800255c:	201d      	movs	r0, #29
 800255e:	f001 f9e4 	bl	800392a <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(TIM8_UP_TIM13_IRQn);
  /* USER CODE BEGIN TIM13_MspInit 1 */

  /* USER CODE END TIM13_MspInit 1 */
  }
}
 8002562:	e032      	b.n	80025ca <HAL_TIM_Base_MspInit+0xa2>
  else if(tim_baseHandle->Instance==TIM6)
 8002564:	687b      	ldr	r3, [r7, #4]
 8002566:	681b      	ldr	r3, [r3, #0]
 8002568:	4a1c      	ldr	r2, [pc, #112]	; (80025dc <HAL_TIM_Base_MspInit+0xb4>)
 800256a:	4293      	cmp	r3, r2
 800256c:	d114      	bne.n	8002598 <HAL_TIM_Base_MspInit+0x70>
    __HAL_RCC_TIM6_CLK_ENABLE();
 800256e:	4b1a      	ldr	r3, [pc, #104]	; (80025d8 <HAL_TIM_Base_MspInit+0xb0>)
 8002570:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002572:	4a19      	ldr	r2, [pc, #100]	; (80025d8 <HAL_TIM_Base_MspInit+0xb0>)
 8002574:	f043 0310 	orr.w	r3, r3, #16
 8002578:	6413      	str	r3, [r2, #64]	; 0x40
 800257a:	4b17      	ldr	r3, [pc, #92]	; (80025d8 <HAL_TIM_Base_MspInit+0xb0>)
 800257c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800257e:	f003 0310 	and.w	r3, r3, #16
 8002582:	613b      	str	r3, [r7, #16]
 8002584:	693b      	ldr	r3, [r7, #16]
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 0, 0);
 8002586:	2200      	movs	r2, #0
 8002588:	2100      	movs	r1, #0
 800258a:	2036      	movs	r0, #54	; 0x36
 800258c:	f001 f9b1 	bl	80038f2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8002590:	2036      	movs	r0, #54	; 0x36
 8002592:	f001 f9ca 	bl	800392a <HAL_NVIC_EnableIRQ>
}
 8002596:	e018      	b.n	80025ca <HAL_TIM_Base_MspInit+0xa2>
  else if(tim_baseHandle->Instance==TIM13)
 8002598:	687b      	ldr	r3, [r7, #4]
 800259a:	681b      	ldr	r3, [r3, #0]
 800259c:	4a10      	ldr	r2, [pc, #64]	; (80025e0 <HAL_TIM_Base_MspInit+0xb8>)
 800259e:	4293      	cmp	r3, r2
 80025a0:	d113      	bne.n	80025ca <HAL_TIM_Base_MspInit+0xa2>
    __HAL_RCC_TIM13_CLK_ENABLE();
 80025a2:	4b0d      	ldr	r3, [pc, #52]	; (80025d8 <HAL_TIM_Base_MspInit+0xb0>)
 80025a4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80025a6:	4a0c      	ldr	r2, [pc, #48]	; (80025d8 <HAL_TIM_Base_MspInit+0xb0>)
 80025a8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80025ac:	6413      	str	r3, [r2, #64]	; 0x40
 80025ae:	4b0a      	ldr	r3, [pc, #40]	; (80025d8 <HAL_TIM_Base_MspInit+0xb0>)
 80025b0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80025b2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80025b6:	60fb      	str	r3, [r7, #12]
 80025b8:	68fb      	ldr	r3, [r7, #12]
    HAL_NVIC_SetPriority(TIM8_UP_TIM13_IRQn, 0, 0);
 80025ba:	2200      	movs	r2, #0
 80025bc:	2100      	movs	r1, #0
 80025be:	202c      	movs	r0, #44	; 0x2c
 80025c0:	f001 f997 	bl	80038f2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM8_UP_TIM13_IRQn);
 80025c4:	202c      	movs	r0, #44	; 0x2c
 80025c6:	f001 f9b0 	bl	800392a <HAL_NVIC_EnableIRQ>
}
 80025ca:	bf00      	nop
 80025cc:	3718      	adds	r7, #24
 80025ce:	46bd      	mov	sp, r7
 80025d0:	bd80      	pop	{r7, pc}
 80025d2:	bf00      	nop
 80025d4:	40000400 	.word	0x40000400
 80025d8:	40023800 	.word	0x40023800
 80025dc:	40001000 	.word	0x40001000
 80025e0:	40001c00 	.word	0x40001c00

080025e4 <HAL_TIM_PWM_MspInit>:

void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* tim_pwmHandle)
{
 80025e4:	b580      	push	{r7, lr}
 80025e6:	b084      	sub	sp, #16
 80025e8:	af00      	add	r7, sp, #0
 80025ea:	6078      	str	r0, [r7, #4]

  if(tim_pwmHandle->Instance==TIM4)
 80025ec:	687b      	ldr	r3, [r7, #4]
 80025ee:	681b      	ldr	r3, [r3, #0]
 80025f0:	4a0d      	ldr	r2, [pc, #52]	; (8002628 <HAL_TIM_PWM_MspInit+0x44>)
 80025f2:	4293      	cmp	r3, r2
 80025f4:	d113      	bne.n	800261e <HAL_TIM_PWM_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM4_MspInit 0 */

  /* USER CODE END TIM4_MspInit 0 */
    /* TIM4 clock enable */
    __HAL_RCC_TIM4_CLK_ENABLE();
 80025f6:	4b0d      	ldr	r3, [pc, #52]	; (800262c <HAL_TIM_PWM_MspInit+0x48>)
 80025f8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80025fa:	4a0c      	ldr	r2, [pc, #48]	; (800262c <HAL_TIM_PWM_MspInit+0x48>)
 80025fc:	f043 0304 	orr.w	r3, r3, #4
 8002600:	6413      	str	r3, [r2, #64]	; 0x40
 8002602:	4b0a      	ldr	r3, [pc, #40]	; (800262c <HAL_TIM_PWM_MspInit+0x48>)
 8002604:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002606:	f003 0304 	and.w	r3, r3, #4
 800260a:	60fb      	str	r3, [r7, #12]
 800260c:	68fb      	ldr	r3, [r7, #12]

    /* TIM4 interrupt Init */
    HAL_NVIC_SetPriority(TIM4_IRQn, 0, 0);
 800260e:	2200      	movs	r2, #0
 8002610:	2100      	movs	r1, #0
 8002612:	201e      	movs	r0, #30
 8002614:	f001 f96d 	bl	80038f2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM4_IRQn);
 8002618:	201e      	movs	r0, #30
 800261a:	f001 f986 	bl	800392a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }
}
 800261e:	bf00      	nop
 8002620:	3710      	adds	r7, #16
 8002622:	46bd      	mov	sp, r7
 8002624:	bd80      	pop	{r7, pc}
 8002626:	bf00      	nop
 8002628:	40000800 	.word	0x40000800
 800262c:	40023800 	.word	0x40023800

08002630 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8002630:	b580      	push	{r7, lr}
 8002632:	b08a      	sub	sp, #40	; 0x28
 8002634:	af00      	add	r7, sp, #0
 8002636:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002638:	f107 0314 	add.w	r3, r7, #20
 800263c:	2200      	movs	r2, #0
 800263e:	601a      	str	r2, [r3, #0]
 8002640:	605a      	str	r2, [r3, #4]
 8002642:	609a      	str	r2, [r3, #8]
 8002644:	60da      	str	r2, [r3, #12]
 8002646:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM4)
 8002648:	687b      	ldr	r3, [r7, #4]
 800264a:	681b      	ldr	r3, [r3, #0]
 800264c:	4a20      	ldr	r2, [pc, #128]	; (80026d0 <HAL_TIM_MspPostInit+0xa0>)
 800264e:	4293      	cmp	r3, r2
 8002650:	d139      	bne.n	80026c6 <HAL_TIM_MspPostInit+0x96>
  {
  /* USER CODE BEGIN TIM4_MspPostInit 0 */

  /* USER CODE END TIM4_MspPostInit 0 */

    __HAL_RCC_GPIOD_CLK_ENABLE();
 8002652:	4b20      	ldr	r3, [pc, #128]	; (80026d4 <HAL_TIM_MspPostInit+0xa4>)
 8002654:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002656:	4a1f      	ldr	r2, [pc, #124]	; (80026d4 <HAL_TIM_MspPostInit+0xa4>)
 8002658:	f043 0308 	orr.w	r3, r3, #8
 800265c:	6313      	str	r3, [r2, #48]	; 0x30
 800265e:	4b1d      	ldr	r3, [pc, #116]	; (80026d4 <HAL_TIM_MspPostInit+0xa4>)
 8002660:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002662:	f003 0308 	and.w	r3, r3, #8
 8002666:	613b      	str	r3, [r7, #16]
 8002668:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800266a:	4b1a      	ldr	r3, [pc, #104]	; (80026d4 <HAL_TIM_MspPostInit+0xa4>)
 800266c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800266e:	4a19      	ldr	r2, [pc, #100]	; (80026d4 <HAL_TIM_MspPostInit+0xa4>)
 8002670:	f043 0302 	orr.w	r3, r3, #2
 8002674:	6313      	str	r3, [r2, #48]	; 0x30
 8002676:	4b17      	ldr	r3, [pc, #92]	; (80026d4 <HAL_TIM_MspPostInit+0xa4>)
 8002678:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800267a:	f003 0302 	and.w	r3, r3, #2
 800267e:	60fb      	str	r3, [r7, #12]
 8002680:	68fb      	ldr	r3, [r7, #12]
    /**TIM4 GPIO Configuration
    PD15     ------> TIM4_CH4
    PB8     ------> TIM4_CH3
    */
    GPIO_InitStruct.Pin = PWM_LEFT_Pin;
 8002682:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8002686:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002688:	2302      	movs	r3, #2
 800268a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800268c:	2300      	movs	r3, #0
 800268e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002690:	2300      	movs	r3, #0
 8002692:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 8002694:	2302      	movs	r3, #2
 8002696:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(PWM_LEFT_GPIO_Port, &GPIO_InitStruct);
 8002698:	f107 0314 	add.w	r3, r7, #20
 800269c:	4619      	mov	r1, r3
 800269e:	480e      	ldr	r0, [pc, #56]	; (80026d8 <HAL_TIM_MspPostInit+0xa8>)
 80026a0:	f001 fd6c 	bl	800417c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = PWM_RIGHT_Pin;
 80026a4:	f44f 7380 	mov.w	r3, #256	; 0x100
 80026a8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80026aa:	2302      	movs	r3, #2
 80026ac:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80026ae:	2300      	movs	r3, #0
 80026b0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80026b2:	2300      	movs	r3, #0
 80026b4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 80026b6:	2302      	movs	r3, #2
 80026b8:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(PWM_RIGHT_GPIO_Port, &GPIO_InitStruct);
 80026ba:	f107 0314 	add.w	r3, r7, #20
 80026be:	4619      	mov	r1, r3
 80026c0:	4806      	ldr	r0, [pc, #24]	; (80026dc <HAL_TIM_MspPostInit+0xac>)
 80026c2:	f001 fd5b 	bl	800417c <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM4_MspPostInit 1 */

  /* USER CODE END TIM4_MspPostInit 1 */
  }

}
 80026c6:	bf00      	nop
 80026c8:	3728      	adds	r7, #40	; 0x28
 80026ca:	46bd      	mov	sp, r7
 80026cc:	bd80      	pop	{r7, pc}
 80026ce:	bf00      	nop
 80026d0:	40000800 	.word	0x40000800
 80026d4:	40023800 	.word	0x40023800
 80026d8:	40020c00 	.word	0x40020c00
 80026dc:	40020400 	.word	0x40020400

080026e0 <set_pwm>:
  }
}

/* USER CODE BEGIN 1 */
void set_pwm(TIM_HandleTypeDef *htim, uint16_t channel, uint16_t dc)
{
 80026e0:	b480      	push	{r7}
 80026e2:	b083      	sub	sp, #12
 80026e4:	af00      	add	r7, sp, #0
 80026e6:	6078      	str	r0, [r7, #4]
 80026e8:	460b      	mov	r3, r1
 80026ea:	807b      	strh	r3, [r7, #2]
 80026ec:	4613      	mov	r3, r2
 80026ee:	803b      	strh	r3, [r7, #0]
	__HAL_TIM_SET_COMPARE(htim, channel, dc);
 80026f0:	887b      	ldrh	r3, [r7, #2]
 80026f2:	2b00      	cmp	r3, #0
 80026f4:	d104      	bne.n	8002700 <set_pwm+0x20>
 80026f6:	687b      	ldr	r3, [r7, #4]
 80026f8:	681b      	ldr	r3, [r3, #0]
 80026fa:	883a      	ldrh	r2, [r7, #0]
 80026fc:	635a      	str	r2, [r3, #52]	; 0x34
}
 80026fe:	e023      	b.n	8002748 <set_pwm+0x68>
	__HAL_TIM_SET_COMPARE(htim, channel, dc);
 8002700:	887b      	ldrh	r3, [r7, #2]
 8002702:	2b04      	cmp	r3, #4
 8002704:	d104      	bne.n	8002710 <set_pwm+0x30>
 8002706:	687b      	ldr	r3, [r7, #4]
 8002708:	681a      	ldr	r2, [r3, #0]
 800270a:	883b      	ldrh	r3, [r7, #0]
 800270c:	6393      	str	r3, [r2, #56]	; 0x38
}
 800270e:	e01b      	b.n	8002748 <set_pwm+0x68>
	__HAL_TIM_SET_COMPARE(htim, channel, dc);
 8002710:	887b      	ldrh	r3, [r7, #2]
 8002712:	2b08      	cmp	r3, #8
 8002714:	d104      	bne.n	8002720 <set_pwm+0x40>
 8002716:	687b      	ldr	r3, [r7, #4]
 8002718:	681a      	ldr	r2, [r3, #0]
 800271a:	883b      	ldrh	r3, [r7, #0]
 800271c:	63d3      	str	r3, [r2, #60]	; 0x3c
}
 800271e:	e013      	b.n	8002748 <set_pwm+0x68>
	__HAL_TIM_SET_COMPARE(htim, channel, dc);
 8002720:	887b      	ldrh	r3, [r7, #2]
 8002722:	2b0c      	cmp	r3, #12
 8002724:	d104      	bne.n	8002730 <set_pwm+0x50>
 8002726:	687b      	ldr	r3, [r7, #4]
 8002728:	681a      	ldr	r2, [r3, #0]
 800272a:	883b      	ldrh	r3, [r7, #0]
 800272c:	6413      	str	r3, [r2, #64]	; 0x40
}
 800272e:	e00b      	b.n	8002748 <set_pwm+0x68>
	__HAL_TIM_SET_COMPARE(htim, channel, dc);
 8002730:	887b      	ldrh	r3, [r7, #2]
 8002732:	2b10      	cmp	r3, #16
 8002734:	d104      	bne.n	8002740 <set_pwm+0x60>
 8002736:	687b      	ldr	r3, [r7, #4]
 8002738:	681a      	ldr	r2, [r3, #0]
 800273a:	883b      	ldrh	r3, [r7, #0]
 800273c:	6593      	str	r3, [r2, #88]	; 0x58
}
 800273e:	e003      	b.n	8002748 <set_pwm+0x68>
	__HAL_TIM_SET_COMPARE(htim, channel, dc);
 8002740:	687b      	ldr	r3, [r7, #4]
 8002742:	681a      	ldr	r2, [r3, #0]
 8002744:	883b      	ldrh	r3, [r7, #0]
 8002746:	65d3      	str	r3, [r2, #92]	; 0x5c
}
 8002748:	bf00      	nop
 800274a:	370c      	adds	r7, #12
 800274c:	46bd      	mov	sp, r7
 800274e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002752:	4770      	bx	lr

08002754 <HAL_TIM_PeriodElapsedCallback>:

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef* htim)
{
 8002754:	b580      	push	{r7, lr}
 8002756:	b082      	sub	sp, #8
 8002758:	af00      	add	r7, sp, #0
 800275a:	6078      	str	r0, [r7, #4]
	if(htim == &TIM_MOTION)
 800275c:	687b      	ldr	r3, [r7, #4]
 800275e:	4a0b      	ldr	r2, [pc, #44]	; (800278c <HAL_TIM_PeriodElapsedCallback+0x38>)
 8002760:	4293      	cmp	r3, r2
 8002762:	d102      	bne.n	800276a <HAL_TIM_PeriodElapsedCallback+0x16>
	{// enters every 10ms
		// line follower PID and stop_sensors
		motion_isr();
 8002764:	f7fe fc96 	bl	8001094 <motion_isr>
	}
	else if(htim == &TIM_DEBOUNCE)
	{// user button debounce
		debounce_isr();
	}
}
 8002768:	e00c      	b.n	8002784 <HAL_TIM_PeriodElapsedCallback+0x30>
	else if(htim == &TIM_TIMEOUTS)
 800276a:	687b      	ldr	r3, [r7, #4]
 800276c:	4a08      	ldr	r2, [pc, #32]	; (8002790 <HAL_TIM_PeriodElapsedCallback+0x3c>)
 800276e:	4293      	cmp	r3, r2
 8002770:	d102      	bne.n	8002778 <HAL_TIM_PeriodElapsedCallback+0x24>
		timeout_isr();
 8002772:	f000 f84d 	bl	8002810 <timeout_isr>
}
 8002776:	e005      	b.n	8002784 <HAL_TIM_PeriodElapsedCallback+0x30>
	else if(htim == &TIM_DEBOUNCE)
 8002778:	687b      	ldr	r3, [r7, #4]
 800277a:	4a06      	ldr	r2, [pc, #24]	; (8002794 <HAL_TIM_PeriodElapsedCallback+0x40>)
 800277c:	4293      	cmp	r3, r2
 800277e:	d101      	bne.n	8002784 <HAL_TIM_PeriodElapsedCallback+0x30>
		debounce_isr();
 8002780:	f7fe f9a8 	bl	8000ad4 <debounce_isr>
}
 8002784:	bf00      	nop
 8002786:	3708      	adds	r7, #8
 8002788:	46bd      	mov	sp, r7
 800278a:	bd80      	pop	{r7, pc}
 800278c:	200005a4 	.word	0x200005a4
 8002790:	2000050c 	.word	0x2000050c
 8002794:	20000558 	.word	0x20000558

08002798 <timeout_start>:

/******************************************************************************
Timeout Start
******************************************************************************/
void timeout_start(int time_sec)
{
 8002798:	b580      	push	{r7, lr}
 800279a:	b082      	sub	sp, #8
 800279c:	af00      	add	r7, sp, #0
 800279e:	6078      	str	r0, [r7, #4]
	// update timeout timer reload
	if(time_sec > MAX_TIMEOUT)
 80027a0:	687b      	ldr	r3, [r7, #4]
 80027a2:	2b24      	cmp	r3, #36	; 0x24
 80027a4:	dd04      	ble.n	80027b0 <timeout_start+0x18>
	{
//		TIM_TIMEOUTS.Init.Prescaler = x - 1;
		TIM_TIMEOUTS.Init.Period = (PERIOD_1SEC * MAX_TIMEOUT) - 1;
 80027a6:	4b13      	ldr	r3, [pc, #76]	; (80027f4 <timeout_start+0x5c>)
 80027a8:	f64f 521f 	movw	r2, #64799	; 0xfd1f
 80027ac:	60da      	str	r2, [r3, #12]
 80027ae:	e008      	b.n	80027c2 <timeout_start+0x2a>
//		timeout_cycles = time_sec ...
	}
	else
		TIM_TIMEOUTS.Init.Period = (PERIOD_1SEC * time_sec) - 1; // >>>>>>>>>>>>> check this
 80027b0:	687b      	ldr	r3, [r7, #4]
 80027b2:	f44f 62e1 	mov.w	r2, #1800	; 0x708
 80027b6:	fb02 f303 	mul.w	r3, r2, r3
 80027ba:	3b01      	subs	r3, #1
 80027bc:	461a      	mov	r2, r3
 80027be:	4b0d      	ldr	r3, [pc, #52]	; (80027f4 <timeout_start+0x5c>)
 80027c0:	60da      	str	r2, [r3, #12]

	// init Timer
	if(HAL_TIM_Base_Init(&TIM_TIMEOUTS) != HAL_OK)
 80027c2:	480c      	ldr	r0, [pc, #48]	; (80027f4 <timeout_start+0x5c>)
 80027c4:	f003 fe7a 	bl	80064bc <HAL_TIM_Base_Init>
 80027c8:	4603      	mov	r3, r0
 80027ca:	2b00      	cmp	r3, #0
 80027cc:	d002      	beq.n	80027d4 <timeout_start+0x3c>
		// init error
		Error_Handler();
 80027ce:	f7fe fc27 	bl	8001020 <Error_Handler>
		// clear TIM_SR_UIF TIM flag
		__HAL_TIM_CLEAR_FLAG(&TIM_TIMEOUTS, TIM_SR_UIF);
		// start timeout Timer
		HAL_TIM_Base_Start_IT(&TIM_TIMEOUTS);
	}
}
 80027d2:	e00a      	b.n	80027ea <timeout_start+0x52>
		timeout_flag = 0;
 80027d4:	4b08      	ldr	r3, [pc, #32]	; (80027f8 <timeout_start+0x60>)
 80027d6:	2200      	movs	r2, #0
 80027d8:	701a      	strb	r2, [r3, #0]
		__HAL_TIM_CLEAR_FLAG(&TIM_TIMEOUTS, TIM_SR_UIF);
 80027da:	4b06      	ldr	r3, [pc, #24]	; (80027f4 <timeout_start+0x5c>)
 80027dc:	681b      	ldr	r3, [r3, #0]
 80027de:	f06f 0201 	mvn.w	r2, #1
 80027e2:	611a      	str	r2, [r3, #16]
		HAL_TIM_Base_Start_IT(&TIM_TIMEOUTS);
 80027e4:	4803      	ldr	r0, [pc, #12]	; (80027f4 <timeout_start+0x5c>)
 80027e6:	f003 fec1 	bl	800656c <HAL_TIM_Base_Start_IT>
}
 80027ea:	bf00      	nop
 80027ec:	3708      	adds	r7, #8
 80027ee:	46bd      	mov	sp, r7
 80027f0:	bd80      	pop	{r7, pc}
 80027f2:	bf00      	nop
 80027f4:	2000050c 	.word	0x2000050c
 80027f8:	20000290 	.word	0x20000290

080027fc <timeout_stop>:

/******************************************************************************
Timeout Stop
******************************************************************************/
void timeout_stop(void)
{
 80027fc:	b580      	push	{r7, lr}
 80027fe:	af00      	add	r7, sp, #0
	// stop timeout Timer
	HAL_TIM_Base_Stop_IT(&TIM_TIMEOUTS);
 8002800:	4802      	ldr	r0, [pc, #8]	; (800280c <timeout_stop+0x10>)
 8002802:	f003 ff2b 	bl	800665c <HAL_TIM_Base_Stop_IT>
}
 8002806:	bf00      	nop
 8002808:	bd80      	pop	{r7, pc}
 800280a:	bf00      	nop
 800280c:	2000050c 	.word	0x2000050c

08002810 <timeout_isr>:

/******************************************************************************
Timeout ISR
******************************************************************************/
void timeout_isr(void)
{
 8002810:	b580      	push	{r7, lr}
 8002812:	af00      	add	r7, sp, #0
	// set timeout flag
	timeout_flag = 1;
 8002814:	4b03      	ldr	r3, [pc, #12]	; (8002824 <timeout_isr+0x14>)
 8002816:	2201      	movs	r2, #1
 8002818:	701a      	strb	r2, [r3, #0]
	// stop generating timeouts
	timeout_stop();
 800281a:	f7ff ffef 	bl	80027fc <timeout_stop>
}
 800281e:	bf00      	nop
 8002820:	bd80      	pop	{r7, pc}
 8002822:	bf00      	nop
 8002824:	20000290 	.word	0x20000290

08002828 <MX_USART1_UART_Init>:
UART_HandleTypeDef huart3;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 8002828:	b580      	push	{r7, lr}
 800282a:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 800282c:	4b14      	ldr	r3, [pc, #80]	; (8002880 <MX_USART1_UART_Init+0x58>)
 800282e:	4a15      	ldr	r2, [pc, #84]	; (8002884 <MX_USART1_UART_Init+0x5c>)
 8002830:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 9600;
 8002832:	4b13      	ldr	r3, [pc, #76]	; (8002880 <MX_USART1_UART_Init+0x58>)
 8002834:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 8002838:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 800283a:	4b11      	ldr	r3, [pc, #68]	; (8002880 <MX_USART1_UART_Init+0x58>)
 800283c:	2200      	movs	r2, #0
 800283e:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8002840:	4b0f      	ldr	r3, [pc, #60]	; (8002880 <MX_USART1_UART_Init+0x58>)
 8002842:	2200      	movs	r2, #0
 8002844:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8002846:	4b0e      	ldr	r3, [pc, #56]	; (8002880 <MX_USART1_UART_Init+0x58>)
 8002848:	2200      	movs	r2, #0
 800284a:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 800284c:	4b0c      	ldr	r3, [pc, #48]	; (8002880 <MX_USART1_UART_Init+0x58>)
 800284e:	220c      	movs	r2, #12
 8002850:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002852:	4b0b      	ldr	r3, [pc, #44]	; (8002880 <MX_USART1_UART_Init+0x58>)
 8002854:	2200      	movs	r2, #0
 8002856:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8002858:	4b09      	ldr	r3, [pc, #36]	; (8002880 <MX_USART1_UART_Init+0x58>)
 800285a:	2200      	movs	r2, #0
 800285c:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800285e:	4b08      	ldr	r3, [pc, #32]	; (8002880 <MX_USART1_UART_Init+0x58>)
 8002860:	2200      	movs	r2, #0
 8002862:	621a      	str	r2, [r3, #32]
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8002864:	4b06      	ldr	r3, [pc, #24]	; (8002880 <MX_USART1_UART_Init+0x58>)
 8002866:	2200      	movs	r2, #0
 8002868:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart1) != HAL_OK)
 800286a:	4805      	ldr	r0, [pc, #20]	; (8002880 <MX_USART1_UART_Init+0x58>)
 800286c:	f005 f87e 	bl	800796c <HAL_UART_Init>
 8002870:	4603      	mov	r3, r0
 8002872:	2b00      	cmp	r3, #0
 8002874:	d001      	beq.n	800287a <MX_USART1_UART_Init+0x52>
  {
    Error_Handler();
 8002876:	f7fe fbd3 	bl	8001020 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 800287a:	bf00      	nop
 800287c:	bd80      	pop	{r7, pc}
 800287e:	bf00      	nop
 8002880:	20000674 	.word	0x20000674
 8002884:	40011000 	.word	0x40011000

08002888 <MX_USART3_UART_Init>:
/* USART3 init function */

void MX_USART3_UART_Init(void)
{
 8002888:	b580      	push	{r7, lr}
 800288a:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 800288c:	4b14      	ldr	r3, [pc, #80]	; (80028e0 <MX_USART3_UART_Init+0x58>)
 800288e:	4a15      	ldr	r2, [pc, #84]	; (80028e4 <MX_USART3_UART_Init+0x5c>)
 8002890:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 8002892:	4b13      	ldr	r3, [pc, #76]	; (80028e0 <MX_USART3_UART_Init+0x58>)
 8002894:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8002898:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 800289a:	4b11      	ldr	r3, [pc, #68]	; (80028e0 <MX_USART3_UART_Init+0x58>)
 800289c:	2200      	movs	r2, #0
 800289e:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 80028a0:	4b0f      	ldr	r3, [pc, #60]	; (80028e0 <MX_USART3_UART_Init+0x58>)
 80028a2:	2200      	movs	r2, #0
 80028a4:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 80028a6:	4b0e      	ldr	r3, [pc, #56]	; (80028e0 <MX_USART3_UART_Init+0x58>)
 80028a8:	2200      	movs	r2, #0
 80028aa:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 80028ac:	4b0c      	ldr	r3, [pc, #48]	; (80028e0 <MX_USART3_UART_Init+0x58>)
 80028ae:	220c      	movs	r2, #12
 80028b0:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80028b2:	4b0b      	ldr	r3, [pc, #44]	; (80028e0 <MX_USART3_UART_Init+0x58>)
 80028b4:	2200      	movs	r2, #0
 80028b6:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 80028b8:	4b09      	ldr	r3, [pc, #36]	; (80028e0 <MX_USART3_UART_Init+0x58>)
 80028ba:	2200      	movs	r2, #0
 80028bc:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80028be:	4b08      	ldr	r3, [pc, #32]	; (80028e0 <MX_USART3_UART_Init+0x58>)
 80028c0:	2200      	movs	r2, #0
 80028c2:	621a      	str	r2, [r3, #32]
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80028c4:	4b06      	ldr	r3, [pc, #24]	; (80028e0 <MX_USART3_UART_Init+0x58>)
 80028c6:	2200      	movs	r2, #0
 80028c8:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart3) != HAL_OK)
 80028ca:	4805      	ldr	r0, [pc, #20]	; (80028e0 <MX_USART3_UART_Init+0x58>)
 80028cc:	f005 f84e 	bl	800796c <HAL_UART_Init>
 80028d0:	4603      	mov	r3, r0
 80028d2:	2b00      	cmp	r3, #0
 80028d4:	d001      	beq.n	80028da <MX_USART3_UART_Init+0x52>
  {
    Error_Handler();
 80028d6:	f7fe fba3 	bl	8001020 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 80028da:	bf00      	nop
 80028dc:	bd80      	pop	{r7, pc}
 80028de:	bf00      	nop
 80028e0:	200005f0 	.word	0x200005f0
 80028e4:	40004800 	.word	0x40004800

080028e8 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 80028e8:	b580      	push	{r7, lr}
 80028ea:	b08c      	sub	sp, #48	; 0x30
 80028ec:	af00      	add	r7, sp, #0
 80028ee:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80028f0:	f107 031c 	add.w	r3, r7, #28
 80028f4:	2200      	movs	r2, #0
 80028f6:	601a      	str	r2, [r3, #0]
 80028f8:	605a      	str	r2, [r3, #4]
 80028fa:	609a      	str	r2, [r3, #8]
 80028fc:	60da      	str	r2, [r3, #12]
 80028fe:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART1)
 8002900:	687b      	ldr	r3, [r7, #4]
 8002902:	681b      	ldr	r3, [r3, #0]
 8002904:	4a3f      	ldr	r2, [pc, #252]	; (8002a04 <HAL_UART_MspInit+0x11c>)
 8002906:	4293      	cmp	r3, r2
 8002908:	d141      	bne.n	800298e <HAL_UART_MspInit+0xa6>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 800290a:	4b3f      	ldr	r3, [pc, #252]	; (8002a08 <HAL_UART_MspInit+0x120>)
 800290c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800290e:	4a3e      	ldr	r2, [pc, #248]	; (8002a08 <HAL_UART_MspInit+0x120>)
 8002910:	f043 0310 	orr.w	r3, r3, #16
 8002914:	6453      	str	r3, [r2, #68]	; 0x44
 8002916:	4b3c      	ldr	r3, [pc, #240]	; (8002a08 <HAL_UART_MspInit+0x120>)
 8002918:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800291a:	f003 0310 	and.w	r3, r3, #16
 800291e:	61bb      	str	r3, [r7, #24]
 8002920:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002922:	4b39      	ldr	r3, [pc, #228]	; (8002a08 <HAL_UART_MspInit+0x120>)
 8002924:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002926:	4a38      	ldr	r2, [pc, #224]	; (8002a08 <HAL_UART_MspInit+0x120>)
 8002928:	f043 0302 	orr.w	r3, r3, #2
 800292c:	6313      	str	r3, [r2, #48]	; 0x30
 800292e:	4b36      	ldr	r3, [pc, #216]	; (8002a08 <HAL_UART_MspInit+0x120>)
 8002930:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002932:	f003 0302 	and.w	r3, r3, #2
 8002936:	617b      	str	r3, [r7, #20]
 8002938:	697b      	ldr	r3, [r7, #20]
    /**USART1 GPIO Configuration
    PB15     ------> USART1_RX
    PB6     ------> USART1_TX
    */
    GPIO_InitStruct.Pin = BLUET_RX_Pin;
 800293a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800293e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002940:	2302      	movs	r3, #2
 8002942:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002944:	2300      	movs	r3, #0
 8002946:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002948:	2303      	movs	r3, #3
 800294a:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF4_USART1;
 800294c:	2304      	movs	r3, #4
 800294e:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(BLUET_RX_GPIO_Port, &GPIO_InitStruct);
 8002950:	f107 031c 	add.w	r3, r7, #28
 8002954:	4619      	mov	r1, r3
 8002956:	482d      	ldr	r0, [pc, #180]	; (8002a0c <HAL_UART_MspInit+0x124>)
 8002958:	f001 fc10 	bl	800417c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = BLUET_TX_Pin;
 800295c:	2340      	movs	r3, #64	; 0x40
 800295e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002960:	2302      	movs	r3, #2
 8002962:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002964:	2300      	movs	r3, #0
 8002966:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002968:	2303      	movs	r3, #3
 800296a:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 800296c:	2307      	movs	r3, #7
 800296e:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(BLUET_TX_GPIO_Port, &GPIO_InitStruct);
 8002970:	f107 031c 	add.w	r3, r7, #28
 8002974:	4619      	mov	r1, r3
 8002976:	4825      	ldr	r0, [pc, #148]	; (8002a0c <HAL_UART_MspInit+0x124>)
 8002978:	f001 fc00 	bl	800417c <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 800297c:	2200      	movs	r2, #0
 800297e:	2100      	movs	r1, #0
 8002980:	2025      	movs	r0, #37	; 0x25
 8002982:	f000 ffb6 	bl	80038f2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8002986:	2025      	movs	r0, #37	; 0x25
 8002988:	f000 ffcf 	bl	800392a <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }
}
 800298c:	e035      	b.n	80029fa <HAL_UART_MspInit+0x112>
  else if(uartHandle->Instance==USART3)
 800298e:	687b      	ldr	r3, [r7, #4]
 8002990:	681b      	ldr	r3, [r3, #0]
 8002992:	4a1f      	ldr	r2, [pc, #124]	; (8002a10 <HAL_UART_MspInit+0x128>)
 8002994:	4293      	cmp	r3, r2
 8002996:	d130      	bne.n	80029fa <HAL_UART_MspInit+0x112>
    __HAL_RCC_USART3_CLK_ENABLE();
 8002998:	4b1b      	ldr	r3, [pc, #108]	; (8002a08 <HAL_UART_MspInit+0x120>)
 800299a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800299c:	4a1a      	ldr	r2, [pc, #104]	; (8002a08 <HAL_UART_MspInit+0x120>)
 800299e:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80029a2:	6413      	str	r3, [r2, #64]	; 0x40
 80029a4:	4b18      	ldr	r3, [pc, #96]	; (8002a08 <HAL_UART_MspInit+0x120>)
 80029a6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80029a8:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80029ac:	613b      	str	r3, [r7, #16]
 80029ae:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 80029b0:	4b15      	ldr	r3, [pc, #84]	; (8002a08 <HAL_UART_MspInit+0x120>)
 80029b2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80029b4:	4a14      	ldr	r2, [pc, #80]	; (8002a08 <HAL_UART_MspInit+0x120>)
 80029b6:	f043 0308 	orr.w	r3, r3, #8
 80029ba:	6313      	str	r3, [r2, #48]	; 0x30
 80029bc:	4b12      	ldr	r3, [pc, #72]	; (8002a08 <HAL_UART_MspInit+0x120>)
 80029be:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80029c0:	f003 0308 	and.w	r3, r3, #8
 80029c4:	60fb      	str	r3, [r7, #12]
 80029c6:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 80029c8:	f44f 7340 	mov.w	r3, #768	; 0x300
 80029cc:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80029ce:	2302      	movs	r3, #2
 80029d0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80029d2:	2300      	movs	r3, #0
 80029d4:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80029d6:	2303      	movs	r3, #3
 80029d8:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 80029da:	2307      	movs	r3, #7
 80029dc:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80029de:	f107 031c 	add.w	r3, r7, #28
 80029e2:	4619      	mov	r1, r3
 80029e4:	480b      	ldr	r0, [pc, #44]	; (8002a14 <HAL_UART_MspInit+0x12c>)
 80029e6:	f001 fbc9 	bl	800417c <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART3_IRQn, 0, 0);
 80029ea:	2200      	movs	r2, #0
 80029ec:	2100      	movs	r1, #0
 80029ee:	2027      	movs	r0, #39	; 0x27
 80029f0:	f000 ff7f 	bl	80038f2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 80029f4:	2027      	movs	r0, #39	; 0x27
 80029f6:	f000 ff98 	bl	800392a <HAL_NVIC_EnableIRQ>
}
 80029fa:	bf00      	nop
 80029fc:	3730      	adds	r7, #48	; 0x30
 80029fe:	46bd      	mov	sp, r7
 8002a00:	bd80      	pop	{r7, pc}
 8002a02:	bf00      	nop
 8002a04:	40011000 	.word	0x40011000
 8002a08:	40023800 	.word	0x40023800
 8002a0c:	40020400 	.word	0x40020400
 8002a10:	40004800 	.word	0x40004800
 8002a14:	40020c00 	.word	0x40020c00

08002a18 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8002a18:	f8df d034 	ldr.w	sp, [pc, #52]	; 8002a50 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8002a1c:	480d      	ldr	r0, [pc, #52]	; (8002a54 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8002a1e:	490e      	ldr	r1, [pc, #56]	; (8002a58 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8002a20:	4a0e      	ldr	r2, [pc, #56]	; (8002a5c <LoopFillZerobss+0x1e>)
  movs r3, #0
 8002a22:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002a24:	e002      	b.n	8002a2c <LoopCopyDataInit>

08002a26 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002a26:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002a28:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002a2a:	3304      	adds	r3, #4

08002a2c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002a2c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002a2e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002a30:	d3f9      	bcc.n	8002a26 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002a32:	4a0b      	ldr	r2, [pc, #44]	; (8002a60 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8002a34:	4c0b      	ldr	r4, [pc, #44]	; (8002a64 <LoopFillZerobss+0x26>)
  movs r3, #0
 8002a36:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002a38:	e001      	b.n	8002a3e <LoopFillZerobss>

08002a3a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002a3a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002a3c:	3204      	adds	r2, #4

08002a3e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002a3e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002a40:	d3fb      	bcc.n	8002a3a <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8002a42:	f7ff fbcb 	bl	80021dc <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8002a46:	f005 fe37 	bl	80086b8 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8002a4a:	f7fe fa1b 	bl	8000e84 <main>
  bx  lr    
 8002a4e:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8002a50:	20080000 	.word	0x20080000
  ldr r0, =_sdata
 8002a54:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002a58:	20000238 	.word	0x20000238
  ldr r2, =_sidata
 8002a5c:	0800b3d4 	.word	0x0800b3d4
  ldr r2, =_sbss
 8002a60:	20000238 	.word	0x20000238
  ldr r4, =_ebss
 8002a64:	20000710 	.word	0x20000710

08002a68 <CAN1_RX0_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002a68:	e7fe      	b.n	8002a68 <CAN1_RX0_IRQHandler>

08002a6a <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002a6a:	b580      	push	{r7, lr}
 8002a6c:	af00      	add	r7, sp, #0
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002a6e:	2003      	movs	r0, #3
 8002a70:	f000 ff34 	bl	80038dc <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002a74:	2000      	movs	r0, #0
 8002a76:	f000 f805 	bl	8002a84 <HAL_InitTick>
  
  /* Init the low level hardware */
  HAL_MspInit();
 8002a7a:	f7ff f9b9 	bl	8001df0 <HAL_MspInit>
  
  /* Return function status */
  return HAL_OK;
 8002a7e:	2300      	movs	r3, #0
}
 8002a80:	4618      	mov	r0, r3
 8002a82:	bd80      	pop	{r7, pc}

08002a84 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002a84:	b580      	push	{r7, lr}
 8002a86:	b082      	sub	sp, #8
 8002a88:	af00      	add	r7, sp, #0
 8002a8a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002a8c:	4b12      	ldr	r3, [pc, #72]	; (8002ad8 <HAL_InitTick+0x54>)
 8002a8e:	681a      	ldr	r2, [r3, #0]
 8002a90:	4b12      	ldr	r3, [pc, #72]	; (8002adc <HAL_InitTick+0x58>)
 8002a92:	781b      	ldrb	r3, [r3, #0]
 8002a94:	4619      	mov	r1, r3
 8002a96:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002a9a:	fbb3 f3f1 	udiv	r3, r3, r1
 8002a9e:	fbb2 f3f3 	udiv	r3, r2, r3
 8002aa2:	4618      	mov	r0, r3
 8002aa4:	f000 ff53 	bl	800394e <HAL_SYSTICK_Config>
 8002aa8:	4603      	mov	r3, r0
 8002aaa:	2b00      	cmp	r3, #0
 8002aac:	d001      	beq.n	8002ab2 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8002aae:	2301      	movs	r3, #1
 8002ab0:	e00e      	b.n	8002ad0 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002ab2:	687b      	ldr	r3, [r7, #4]
 8002ab4:	2b0f      	cmp	r3, #15
 8002ab6:	d80a      	bhi.n	8002ace <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002ab8:	2200      	movs	r2, #0
 8002aba:	6879      	ldr	r1, [r7, #4]
 8002abc:	f04f 30ff 	mov.w	r0, #4294967295
 8002ac0:	f000 ff17 	bl	80038f2 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002ac4:	4a06      	ldr	r2, [pc, #24]	; (8002ae0 <HAL_InitTick+0x5c>)
 8002ac6:	687b      	ldr	r3, [r7, #4]
 8002ac8:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8002aca:	2300      	movs	r3, #0
 8002acc:	e000      	b.n	8002ad0 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8002ace:	2301      	movs	r3, #1
}
 8002ad0:	4618      	mov	r0, r3
 8002ad2:	3708      	adds	r7, #8
 8002ad4:	46bd      	mov	sp, r7
 8002ad6:	bd80      	pop	{r7, pc}
 8002ad8:	2000005c 	.word	0x2000005c
 8002adc:	20000064 	.word	0x20000064
 8002ae0:	20000060 	.word	0x20000060

08002ae4 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002ae4:	b480      	push	{r7}
 8002ae6:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002ae8:	4b06      	ldr	r3, [pc, #24]	; (8002b04 <HAL_IncTick+0x20>)
 8002aea:	781b      	ldrb	r3, [r3, #0]
 8002aec:	461a      	mov	r2, r3
 8002aee:	4b06      	ldr	r3, [pc, #24]	; (8002b08 <HAL_IncTick+0x24>)
 8002af0:	681b      	ldr	r3, [r3, #0]
 8002af2:	4413      	add	r3, r2
 8002af4:	4a04      	ldr	r2, [pc, #16]	; (8002b08 <HAL_IncTick+0x24>)
 8002af6:	6013      	str	r3, [r2, #0]
}
 8002af8:	bf00      	nop
 8002afa:	46bd      	mov	sp, r7
 8002afc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b00:	4770      	bx	lr
 8002b02:	bf00      	nop
 8002b04:	20000064 	.word	0x20000064
 8002b08:	200006fc 	.word	0x200006fc

08002b0c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002b0c:	b480      	push	{r7}
 8002b0e:	af00      	add	r7, sp, #0
  return uwTick;
 8002b10:	4b03      	ldr	r3, [pc, #12]	; (8002b20 <HAL_GetTick+0x14>)
 8002b12:	681b      	ldr	r3, [r3, #0]
}
 8002b14:	4618      	mov	r0, r3
 8002b16:	46bd      	mov	sp, r7
 8002b18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b1c:	4770      	bx	lr
 8002b1e:	bf00      	nop
 8002b20:	200006fc 	.word	0x200006fc

08002b24 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002b24:	b580      	push	{r7, lr}
 8002b26:	b084      	sub	sp, #16
 8002b28:	af00      	add	r7, sp, #0
 8002b2a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002b2c:	f7ff ffee 	bl	8002b0c <HAL_GetTick>
 8002b30:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002b32:	687b      	ldr	r3, [r7, #4]
 8002b34:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002b36:	68fb      	ldr	r3, [r7, #12]
 8002b38:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002b3c:	d005      	beq.n	8002b4a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002b3e:	4b0a      	ldr	r3, [pc, #40]	; (8002b68 <HAL_Delay+0x44>)
 8002b40:	781b      	ldrb	r3, [r3, #0]
 8002b42:	461a      	mov	r2, r3
 8002b44:	68fb      	ldr	r3, [r7, #12]
 8002b46:	4413      	add	r3, r2
 8002b48:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8002b4a:	bf00      	nop
 8002b4c:	f7ff ffde 	bl	8002b0c <HAL_GetTick>
 8002b50:	4602      	mov	r2, r0
 8002b52:	68bb      	ldr	r3, [r7, #8]
 8002b54:	1ad3      	subs	r3, r2, r3
 8002b56:	68fa      	ldr	r2, [r7, #12]
 8002b58:	429a      	cmp	r2, r3
 8002b5a:	d8f7      	bhi.n	8002b4c <HAL_Delay+0x28>
  {
  }
}
 8002b5c:	bf00      	nop
 8002b5e:	bf00      	nop
 8002b60:	3710      	adds	r7, #16
 8002b62:	46bd      	mov	sp, r7
 8002b64:	bd80      	pop	{r7, pc}
 8002b66:	bf00      	nop
 8002b68:	20000064 	.word	0x20000064

08002b6c <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8002b6c:	b580      	push	{r7, lr}
 8002b6e:	b084      	sub	sp, #16
 8002b70:	af00      	add	r7, sp, #0
 8002b72:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002b74:	2300      	movs	r3, #0
 8002b76:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8002b78:	687b      	ldr	r3, [r7, #4]
 8002b7a:	2b00      	cmp	r3, #0
 8002b7c:	d101      	bne.n	8002b82 <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8002b7e:	2301      	movs	r3, #1
 8002b80:	e031      	b.n	8002be6 <HAL_ADC_Init+0x7a>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }

  if(hadc->State == HAL_ADC_STATE_RESET)
 8002b82:	687b      	ldr	r3, [r7, #4]
 8002b84:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b86:	2b00      	cmp	r3, #0
 8002b88:	d109      	bne.n	8002b9e <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8002b8a:	6878      	ldr	r0, [r7, #4]
 8002b8c:	f7fd fe1a 	bl	80007c4 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8002b90:	687b      	ldr	r3, [r7, #4]
 8002b92:	2200      	movs	r2, #0
 8002b94:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8002b96:	687b      	ldr	r3, [r7, #4]
 8002b98:	2200      	movs	r2, #0
 8002b9a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8002b9e:	687b      	ldr	r3, [r7, #4]
 8002ba0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002ba2:	f003 0310 	and.w	r3, r3, #16
 8002ba6:	2b00      	cmp	r3, #0
 8002ba8:	d116      	bne.n	8002bd8 <HAL_ADC_Init+0x6c>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002baa:	687b      	ldr	r3, [r7, #4]
 8002bac:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002bae:	4b10      	ldr	r3, [pc, #64]	; (8002bf0 <HAL_ADC_Init+0x84>)
 8002bb0:	4013      	ands	r3, r2
 8002bb2:	f043 0202 	orr.w	r2, r3, #2
 8002bb6:	687b      	ldr	r3, [r7, #4]
 8002bb8:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 8002bba:	6878      	ldr	r0, [r7, #4]
 8002bbc:	f000 fc22 	bl	8003404 <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8002bc0:	687b      	ldr	r3, [r7, #4]
 8002bc2:	2200      	movs	r2, #0
 8002bc4:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002bc6:	687b      	ldr	r3, [r7, #4]
 8002bc8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002bca:	f023 0303 	bic.w	r3, r3, #3
 8002bce:	f043 0201 	orr.w	r2, r3, #1
 8002bd2:	687b      	ldr	r3, [r7, #4]
 8002bd4:	641a      	str	r2, [r3, #64]	; 0x40
 8002bd6:	e001      	b.n	8002bdc <HAL_ADC_Init+0x70>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8002bd8:	2301      	movs	r3, #1
 8002bda:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8002bdc:	687b      	ldr	r3, [r7, #4]
 8002bde:	2200      	movs	r2, #0
 8002be0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 8002be4:	7bfb      	ldrb	r3, [r7, #15]
}
 8002be6:	4618      	mov	r0, r3
 8002be8:	3710      	adds	r7, #16
 8002bea:	46bd      	mov	sp, r7
 8002bec:	bd80      	pop	{r7, pc}
 8002bee:	bf00      	nop
 8002bf0:	ffffeefd 	.word	0xffffeefd

08002bf4 <HAL_ADC_IRQHandler>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef* hadc)
{
 8002bf4:	b580      	push	{r7, lr}
 8002bf6:	b084      	sub	sp, #16
 8002bf8:	af00      	add	r7, sp, #0
 8002bfa:	6078      	str	r0, [r7, #4]
  uint32_t tmp1 = 0, tmp2 = 0;
 8002bfc:	2300      	movs	r3, #0
 8002bfe:	60fb      	str	r3, [r7, #12]
 8002c00:	2300      	movs	r3, #0
 8002c02:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_REGULAR_LENGTH(hadc->Init.NbrOfConversion));
  assert_param(IS_ADC_EOCSelection(hadc->Init.EOCSelection));
  
  tmp1 = __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC);
 8002c04:	687b      	ldr	r3, [r7, #4]
 8002c06:	681b      	ldr	r3, [r3, #0]
 8002c08:	681b      	ldr	r3, [r3, #0]
 8002c0a:	f003 0302 	and.w	r3, r3, #2
 8002c0e:	2b02      	cmp	r3, #2
 8002c10:	bf0c      	ite	eq
 8002c12:	2301      	moveq	r3, #1
 8002c14:	2300      	movne	r3, #0
 8002c16:	b2db      	uxtb	r3, r3
 8002c18:	60fb      	str	r3, [r7, #12]
  tmp2 = __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_EOC);
 8002c1a:	687b      	ldr	r3, [r7, #4]
 8002c1c:	681b      	ldr	r3, [r3, #0]
 8002c1e:	685b      	ldr	r3, [r3, #4]
 8002c20:	f003 0320 	and.w	r3, r3, #32
 8002c24:	2b20      	cmp	r3, #32
 8002c26:	bf0c      	ite	eq
 8002c28:	2301      	moveq	r3, #1
 8002c2a:	2300      	movne	r3, #0
 8002c2c:	b2db      	uxtb	r3, r3
 8002c2e:	60bb      	str	r3, [r7, #8]
  /* Check End of conversion flag for regular channels */
  if(tmp1 && tmp2)
 8002c30:	68fb      	ldr	r3, [r7, #12]
 8002c32:	2b00      	cmp	r3, #0
 8002c34:	d049      	beq.n	8002cca <HAL_ADC_IRQHandler+0xd6>
 8002c36:	68bb      	ldr	r3, [r7, #8]
 8002c38:	2b00      	cmp	r3, #0
 8002c3a:	d046      	beq.n	8002cca <HAL_ADC_IRQHandler+0xd6>
  {
    /* Update state machine on conversion status if not in error state */
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8002c3c:	687b      	ldr	r3, [r7, #4]
 8002c3e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002c40:	f003 0310 	and.w	r3, r3, #16
 8002c44:	2b00      	cmp	r3, #0
 8002c46:	d105      	bne.n	8002c54 <HAL_ADC_IRQHandler+0x60>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC); 
 8002c48:	687b      	ldr	r3, [r7, #4]
 8002c4a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002c4c:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8002c50:	687b      	ldr	r3, [r7, #4]
 8002c52:	641a      	str	r2, [r3, #64]	; 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F7, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8002c54:	687b      	ldr	r3, [r7, #4]
 8002c56:	681b      	ldr	r3, [r3, #0]
 8002c58:	689b      	ldr	r3, [r3, #8]
 8002c5a:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8002c5e:	2b00      	cmp	r3, #0
 8002c60:	d12b      	bne.n	8002cba <HAL_ADC_IRQHandler+0xc6>
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8002c62:	687b      	ldr	r3, [r7, #4]
 8002c64:	699b      	ldr	r3, [r3, #24]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8002c66:	2b00      	cmp	r3, #0
 8002c68:	d127      	bne.n	8002cba <HAL_ADC_IRQHandler+0xc6>
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 8002c6a:	687b      	ldr	r3, [r7, #4]
 8002c6c:	681b      	ldr	r3, [r3, #0]
 8002c6e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002c70:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8002c74:	2b00      	cmp	r3, #0
 8002c76:	d006      	beq.n	8002c86 <HAL_ADC_IRQHandler+0x92>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 8002c78:	687b      	ldr	r3, [r7, #4]
 8002c7a:	681b      	ldr	r3, [r3, #0]
 8002c7c:	689b      	ldr	r3, [r3, #8]
 8002c7e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 8002c82:	2b00      	cmp	r3, #0
 8002c84:	d119      	bne.n	8002cba <HAL_ADC_IRQHandler+0xc6>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 8002c86:	687b      	ldr	r3, [r7, #4]
 8002c88:	681b      	ldr	r3, [r3, #0]
 8002c8a:	685a      	ldr	r2, [r3, #4]
 8002c8c:	687b      	ldr	r3, [r7, #4]
 8002c8e:	681b      	ldr	r3, [r3, #0]
 8002c90:	f022 0220 	bic.w	r2, r2, #32
 8002c94:	605a      	str	r2, [r3, #4]
      
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8002c96:	687b      	ldr	r3, [r7, #4]
 8002c98:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002c9a:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8002c9e:	687b      	ldr	r3, [r7, #4]
 8002ca0:	641a      	str	r2, [r3, #64]	; 0x40
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002ca2:	687b      	ldr	r3, [r7, #4]
 8002ca4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002ca6:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002caa:	2b00      	cmp	r3, #0
 8002cac:	d105      	bne.n	8002cba <HAL_ADC_IRQHandler+0xc6>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002cae:	687b      	ldr	r3, [r7, #4]
 8002cb0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002cb2:	f043 0201 	orr.w	r2, r3, #1
 8002cb6:	687b      	ldr	r3, [r7, #4]
 8002cb8:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Conversion complete callback */ 
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8002cba:	6878      	ldr	r0, [r7, #4]
 8002cbc:	f000 fa30 	bl	8003120 <HAL_ADC_ConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    
    /* Clear regular group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 8002cc0:	687b      	ldr	r3, [r7, #4]
 8002cc2:	681b      	ldr	r3, [r3, #0]
 8002cc4:	f06f 0212 	mvn.w	r2, #18
 8002cc8:	601a      	str	r2, [r3, #0]
  }
  
  tmp1 = __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOC);
 8002cca:	687b      	ldr	r3, [r7, #4]
 8002ccc:	681b      	ldr	r3, [r3, #0]
 8002cce:	681b      	ldr	r3, [r3, #0]
 8002cd0:	f003 0304 	and.w	r3, r3, #4
 8002cd4:	2b04      	cmp	r3, #4
 8002cd6:	bf0c      	ite	eq
 8002cd8:	2301      	moveq	r3, #1
 8002cda:	2300      	movne	r3, #0
 8002cdc:	b2db      	uxtb	r3, r3
 8002cde:	60fb      	str	r3, [r7, #12]
  tmp2 = __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_JEOC);                               
 8002ce0:	687b      	ldr	r3, [r7, #4]
 8002ce2:	681b      	ldr	r3, [r3, #0]
 8002ce4:	685b      	ldr	r3, [r3, #4]
 8002ce6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002cea:	2b80      	cmp	r3, #128	; 0x80
 8002cec:	bf0c      	ite	eq
 8002cee:	2301      	moveq	r3, #1
 8002cf0:	2300      	movne	r3, #0
 8002cf2:	b2db      	uxtb	r3, r3
 8002cf4:	60bb      	str	r3, [r7, #8]
  /* Check End of conversion flag for injected channels */
  if(tmp1 && tmp2)
 8002cf6:	68fb      	ldr	r3, [r7, #12]
 8002cf8:	2b00      	cmp	r3, #0
 8002cfa:	d057      	beq.n	8002dac <HAL_ADC_IRQHandler+0x1b8>
 8002cfc:	68bb      	ldr	r3, [r7, #8]
 8002cfe:	2b00      	cmp	r3, #0
 8002d00:	d054      	beq.n	8002dac <HAL_ADC_IRQHandler+0x1b8>
  {
    /* Update state machine on conversion status if not in error state */
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8002d02:	687b      	ldr	r3, [r7, #4]
 8002d04:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002d06:	f003 0310 	and.w	r3, r3, #16
 8002d0a:	2b00      	cmp	r3, #0
 8002d0c:	d105      	bne.n	8002d1a <HAL_ADC_IRQHandler+0x126>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 8002d0e:	687b      	ldr	r3, [r7, #4]
 8002d10:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002d12:	f443 5200 	orr.w	r2, r3, #8192	; 0x2000
 8002d16:	687b      	ldr	r3, [r7, #4]
 8002d18:	641a      	str	r2, [r3, #64]	; 0x40

    /* Determine whether any further conversion upcoming on group injected  */
    /* by external trigger, scan sequence on going or by automatic injected */
    /* conversion from group regular (same conditions as group regular      */
    /* interruption disabling above).                                       */
    if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                    &&
 8002d1a:	687b      	ldr	r3, [r7, #4]
 8002d1c:	681b      	ldr	r3, [r3, #0]
 8002d1e:	689b      	ldr	r3, [r3, #8]
 8002d20:	f403 1340 	and.w	r3, r3, #3145728	; 0x300000
 8002d24:	2b00      	cmp	r3, #0
 8002d26:	d139      	bne.n	8002d9c <HAL_ADC_IRQHandler+0x1a8>
       (HAL_IS_BIT_CLR(hadc->Instance->JSQR, ADC_JSQR_JL) ||
 8002d28:	687b      	ldr	r3, [r7, #4]
 8002d2a:	681b      	ldr	r3, [r3, #0]
 8002d2c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002d2e:	f403 1340 	and.w	r3, r3, #3145728	; 0x300000
    if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                    &&
 8002d32:	2b00      	cmp	r3, #0
 8002d34:	d006      	beq.n	8002d44 <HAL_ADC_IRQHandler+0x150>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)) &&
 8002d36:	687b      	ldr	r3, [r7, #4]
 8002d38:	681b      	ldr	r3, [r3, #0]
 8002d3a:	689b      	ldr	r3, [r3, #8]
 8002d3c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
       (HAL_IS_BIT_CLR(hadc->Instance->JSQR, ADC_JSQR_JL) ||
 8002d40:	2b00      	cmp	r3, #0
 8002d42:	d12b      	bne.n	8002d9c <HAL_ADC_IRQHandler+0x1a8>
       (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&
 8002d44:	687b      	ldr	r3, [r7, #4]
 8002d46:	681b      	ldr	r3, [r3, #0]
 8002d48:	685b      	ldr	r3, [r3, #4]
 8002d4a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)) &&
 8002d4e:	2b00      	cmp	r3, #0
 8002d50:	d124      	bne.n	8002d9c <HAL_ADC_IRQHandler+0x1a8>
       (ADC_IS_SOFTWARE_START_REGULAR(hadc) &&
 8002d52:	687b      	ldr	r3, [r7, #4]
 8002d54:	681b      	ldr	r3, [r3, #0]
 8002d56:	689b      	ldr	r3, [r3, #8]
 8002d58:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
       (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&
 8002d5c:	2b00      	cmp	r3, #0
 8002d5e:	d11d      	bne.n	8002d9c <HAL_ADC_IRQHandler+0x1a8>
       (hadc->Init.ContinuousConvMode == DISABLE))))
 8002d60:	687b      	ldr	r3, [r7, #4]
 8002d62:	699b      	ldr	r3, [r3, #24]
       (ADC_IS_SOFTWARE_START_REGULAR(hadc) &&
 8002d64:	2b00      	cmp	r3, #0
 8002d66:	d119      	bne.n	8002d9c <HAL_ADC_IRQHandler+0x1a8>
    {
      /* Disable ADC end of single conversion interrupt on group injected */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC);
 8002d68:	687b      	ldr	r3, [r7, #4]
 8002d6a:	681b      	ldr	r3, [r3, #0]
 8002d6c:	685a      	ldr	r2, [r3, #4]
 8002d6e:	687b      	ldr	r3, [r7, #4]
 8002d70:	681b      	ldr	r3, [r3, #0]
 8002d72:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8002d76:	605a      	str	r2, [r3, #4]
      
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);   
 8002d78:	687b      	ldr	r3, [r7, #4]
 8002d7a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002d7c:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8002d80:	687b      	ldr	r3, [r7, #4]
 8002d82:	641a      	str	r2, [r3, #64]	; 0x40

      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_REG_BUSY))
 8002d84:	687b      	ldr	r3, [r7, #4]
 8002d86:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002d88:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002d8c:	2b00      	cmp	r3, #0
 8002d8e:	d105      	bne.n	8002d9c <HAL_ADC_IRQHandler+0x1a8>
      { 
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002d90:	687b      	ldr	r3, [r7, #4]
 8002d92:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002d94:	f043 0201 	orr.w	r2, r3, #1
 8002d98:	687b      	ldr	r3, [r7, #4]
 8002d9a:	641a      	str	r2, [r3, #64]	; 0x40

    /* Conversion complete callback */ 
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->InjectedConvCpltCallback(hadc);
#else
      HAL_ADCEx_InjectedConvCpltCallback(hadc);
 8002d9c:	6878      	ldr	r0, [r7, #4]
 8002d9e:	f000 fcad 	bl	80036fc <HAL_ADCEx_InjectedConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    
    /* Clear injected group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_JSTRT | ADC_FLAG_JEOC));
 8002da2:	687b      	ldr	r3, [r7, #4]
 8002da4:	681b      	ldr	r3, [r3, #0]
 8002da6:	f06f 020c 	mvn.w	r2, #12
 8002daa:	601a      	str	r2, [r3, #0]
  }
  
  tmp1 = __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_AWD);
 8002dac:	687b      	ldr	r3, [r7, #4]
 8002dae:	681b      	ldr	r3, [r3, #0]
 8002db0:	681b      	ldr	r3, [r3, #0]
 8002db2:	f003 0301 	and.w	r3, r3, #1
 8002db6:	2b01      	cmp	r3, #1
 8002db8:	bf0c      	ite	eq
 8002dba:	2301      	moveq	r3, #1
 8002dbc:	2300      	movne	r3, #0
 8002dbe:	b2db      	uxtb	r3, r3
 8002dc0:	60fb      	str	r3, [r7, #12]
  tmp2 = __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_AWD);                          
 8002dc2:	687b      	ldr	r3, [r7, #4]
 8002dc4:	681b      	ldr	r3, [r3, #0]
 8002dc6:	685b      	ldr	r3, [r3, #4]
 8002dc8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002dcc:	2b40      	cmp	r3, #64	; 0x40
 8002dce:	bf0c      	ite	eq
 8002dd0:	2301      	moveq	r3, #1
 8002dd2:	2300      	movne	r3, #0
 8002dd4:	b2db      	uxtb	r3, r3
 8002dd6:	60bb      	str	r3, [r7, #8]
  /* Check Analog watchdog flag */
  if(tmp1 && tmp2)
 8002dd8:	68fb      	ldr	r3, [r7, #12]
 8002dda:	2b00      	cmp	r3, #0
 8002ddc:	d017      	beq.n	8002e0e <HAL_ADC_IRQHandler+0x21a>
 8002dde:	68bb      	ldr	r3, [r7, #8]
 8002de0:	2b00      	cmp	r3, #0
 8002de2:	d014      	beq.n	8002e0e <HAL_ADC_IRQHandler+0x21a>
  {
    if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_AWD))
 8002de4:	687b      	ldr	r3, [r7, #4]
 8002de6:	681b      	ldr	r3, [r3, #0]
 8002de8:	681b      	ldr	r3, [r3, #0]
 8002dea:	f003 0301 	and.w	r3, r3, #1
 8002dee:	2b01      	cmp	r3, #1
 8002df0:	d10d      	bne.n	8002e0e <HAL_ADC_IRQHandler+0x21a>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 8002df2:	687b      	ldr	r3, [r7, #4]
 8002df4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002df6:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 8002dfa:	687b      	ldr	r3, [r7, #4]
 8002dfc:	641a      	str	r2, [r3, #64]	; 0x40
      
      /* Level out of window callback */ 
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->LevelOutOfWindowCallback(hadc);
#else
      HAL_ADC_LevelOutOfWindowCallback(hadc);
 8002dfe:	6878      	ldr	r0, [r7, #4]
 8002e00:	f000 f9a2 	bl	8003148 <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

      
      /* Clear the ADC analog watchdog flag */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD);
 8002e04:	687b      	ldr	r3, [r7, #4]
 8002e06:	681b      	ldr	r3, [r3, #0]
 8002e08:	f06f 0201 	mvn.w	r2, #1
 8002e0c:	601a      	str	r2, [r3, #0]
    }
  }
  
  tmp1 = __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_OVR);
 8002e0e:	687b      	ldr	r3, [r7, #4]
 8002e10:	681b      	ldr	r3, [r3, #0]
 8002e12:	681b      	ldr	r3, [r3, #0]
 8002e14:	f003 0320 	and.w	r3, r3, #32
 8002e18:	2b20      	cmp	r3, #32
 8002e1a:	bf0c      	ite	eq
 8002e1c:	2301      	moveq	r3, #1
 8002e1e:	2300      	movne	r3, #0
 8002e20:	b2db      	uxtb	r3, r3
 8002e22:	60fb      	str	r3, [r7, #12]
  tmp2 = __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_OVR);
 8002e24:	687b      	ldr	r3, [r7, #4]
 8002e26:	681b      	ldr	r3, [r3, #0]
 8002e28:	685b      	ldr	r3, [r3, #4]
 8002e2a:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8002e2e:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8002e32:	bf0c      	ite	eq
 8002e34:	2301      	moveq	r3, #1
 8002e36:	2300      	movne	r3, #0
 8002e38:	b2db      	uxtb	r3, r3
 8002e3a:	60bb      	str	r3, [r7, #8]
  /* Check Overrun flag */
  if(tmp1 && tmp2)
 8002e3c:	68fb      	ldr	r3, [r7, #12]
 8002e3e:	2b00      	cmp	r3, #0
 8002e40:	d015      	beq.n	8002e6e <HAL_ADC_IRQHandler+0x27a>
 8002e42:	68bb      	ldr	r3, [r7, #8]
 8002e44:	2b00      	cmp	r3, #0
 8002e46:	d012      	beq.n	8002e6e <HAL_ADC_IRQHandler+0x27a>
    /* Note: On STM32F7, ADC overrun can be set through other parameters    */
    /*       refer to description of parameter "EOCSelection" for more      */
    /*       details.                                                       */
    
    /* Set ADC error code to overrun */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 8002e48:	687b      	ldr	r3, [r7, #4]
 8002e4a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002e4c:	f043 0202 	orr.w	r2, r3, #2
 8002e50:	687b      	ldr	r3, [r7, #4]
 8002e52:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Clear ADC overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 8002e54:	687b      	ldr	r3, [r7, #4]
 8002e56:	681b      	ldr	r3, [r3, #0]
 8002e58:	f06f 0220 	mvn.w	r2, #32
 8002e5c:	601a      	str	r2, [r3, #0]
    
    /* Error callback */ 
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ErrorCallback(hadc);
#else
      HAL_ADC_ErrorCallback(hadc);
 8002e5e:	6878      	ldr	r0, [r7, #4]
 8002e60:	f000 f97c 	bl	800315c <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    
    /* Clear the Overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 8002e64:	687b      	ldr	r3, [r7, #4]
 8002e66:	681b      	ldr	r3, [r3, #0]
 8002e68:	f06f 0220 	mvn.w	r2, #32
 8002e6c:	601a      	str	r2, [r3, #0]
  }
}
 8002e6e:	bf00      	nop
 8002e70:	3710      	adds	r7, #16
 8002e72:	46bd      	mov	sp, r7
 8002e74:	bd80      	pop	{r7, pc}
	...

08002e78 <HAL_ADC_Start_DMA>:
  * @param  pData The destination Buffer address.
  * @param  Length The length of data to be transferred from ADC peripheral to memory.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef* hadc, uint32_t* pData, uint32_t Length)
{
 8002e78:	b580      	push	{r7, lr}
 8002e7a:	b086      	sub	sp, #24
 8002e7c:	af00      	add	r7, sp, #0
 8002e7e:	60f8      	str	r0, [r7, #12]
 8002e80:	60b9      	str	r1, [r7, #8]
 8002e82:	607a      	str	r2, [r7, #4]
  __IO uint32_t counter = 0;
 8002e84:	2300      	movs	r3, #0
 8002e86:	617b      	str	r3, [r7, #20]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge)); 
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8002e88:	68fb      	ldr	r3, [r7, #12]
 8002e8a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002e8e:	2b01      	cmp	r3, #1
 8002e90:	d101      	bne.n	8002e96 <HAL_ADC_Start_DMA+0x1e>
 8002e92:	2302      	movs	r3, #2
 8002e94:	e0d4      	b.n	8003040 <HAL_ADC_Start_DMA+0x1c8>
 8002e96:	68fb      	ldr	r3, [r7, #12]
 8002e98:	2201      	movs	r2, #1
 8002e9a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during 
     Tstab time the ADC's stabilization */
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 8002e9e:	68fb      	ldr	r3, [r7, #12]
 8002ea0:	681b      	ldr	r3, [r3, #0]
 8002ea2:	689b      	ldr	r3, [r3, #8]
 8002ea4:	f003 0301 	and.w	r3, r3, #1
 8002ea8:	2b01      	cmp	r3, #1
 8002eaa:	d018      	beq.n	8002ede <HAL_ADC_Start_DMA+0x66>
  {  
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8002eac:	68fb      	ldr	r3, [r7, #12]
 8002eae:	681b      	ldr	r3, [r3, #0]
 8002eb0:	689a      	ldr	r2, [r3, #8]
 8002eb2:	68fb      	ldr	r3, [r7, #12]
 8002eb4:	681b      	ldr	r3, [r3, #0]
 8002eb6:	f042 0201 	orr.w	r2, r2, #1
 8002eba:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000));
 8002ebc:	4b62      	ldr	r3, [pc, #392]	; (8003048 <HAL_ADC_Start_DMA+0x1d0>)
 8002ebe:	681b      	ldr	r3, [r3, #0]
 8002ec0:	4a62      	ldr	r2, [pc, #392]	; (800304c <HAL_ADC_Start_DMA+0x1d4>)
 8002ec2:	fba2 2303 	umull	r2, r3, r2, r3
 8002ec6:	0c9a      	lsrs	r2, r3, #18
 8002ec8:	4613      	mov	r3, r2
 8002eca:	005b      	lsls	r3, r3, #1
 8002ecc:	4413      	add	r3, r2
 8002ece:	617b      	str	r3, [r7, #20]
    while(counter != 0)
 8002ed0:	e002      	b.n	8002ed8 <HAL_ADC_Start_DMA+0x60>
    {
      counter--;
 8002ed2:	697b      	ldr	r3, [r7, #20]
 8002ed4:	3b01      	subs	r3, #1
 8002ed6:	617b      	str	r3, [r7, #20]
    while(counter != 0)
 8002ed8:	697b      	ldr	r3, [r7, #20]
 8002eda:	2b00      	cmp	r3, #0
 8002edc:	d1f9      	bne.n	8002ed2 <HAL_ADC_Start_DMA+0x5a>
    }
  }
  
  /* Start conversion if ADC is effectively enabled */
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 8002ede:	68fb      	ldr	r3, [r7, #12]
 8002ee0:	681b      	ldr	r3, [r3, #0]
 8002ee2:	689b      	ldr	r3, [r3, #8]
 8002ee4:	f003 0301 	and.w	r3, r3, #1
 8002ee8:	2b01      	cmp	r3, #1
 8002eea:	f040 809c 	bne.w	8003026 <HAL_ADC_Start_DMA+0x1ae>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 8002eee:	68fb      	ldr	r3, [r7, #12]
 8002ef0:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002ef2:	4b57      	ldr	r3, [pc, #348]	; (8003050 <HAL_ADC_Start_DMA+0x1d8>)
 8002ef4:	4013      	ands	r3, r2
 8002ef6:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8002efa:	68fb      	ldr	r3, [r7, #12]
 8002efc:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);
    
    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8002efe:	68fb      	ldr	r3, [r7, #12]
 8002f00:	681b      	ldr	r3, [r3, #0]
 8002f02:	685b      	ldr	r3, [r3, #4]
 8002f04:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002f08:	2b00      	cmp	r3, #0
 8002f0a:	d007      	beq.n	8002f1c <HAL_ADC_Start_DMA+0xa4>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8002f0c:	68fb      	ldr	r3, [r7, #12]
 8002f0e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002f10:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8002f14:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8002f18:	68fb      	ldr	r3, [r7, #12]
 8002f1a:	641a      	str	r2, [r3, #64]	; 0x40
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002f1c:	68fb      	ldr	r3, [r7, #12]
 8002f1e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002f20:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002f24:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002f28:	d106      	bne.n	8002f38 <HAL_ADC_Start_DMA+0xc0>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8002f2a:	68fb      	ldr	r3, [r7, #12]
 8002f2c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002f2e:	f023 0206 	bic.w	r2, r3, #6
 8002f32:	68fb      	ldr	r3, [r7, #12]
 8002f34:	645a      	str	r2, [r3, #68]	; 0x44
 8002f36:	e002      	b.n	8002f3e <HAL_ADC_Start_DMA+0xc6>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8002f38:	68fb      	ldr	r3, [r7, #12]
 8002f3a:	2200      	movs	r2, #0
 8002f3c:	645a      	str	r2, [r3, #68]	; 0x44
    }
    
    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);   
 8002f3e:	68fb      	ldr	r3, [r7, #12]
 8002f40:	2200      	movs	r2, #0
 8002f42:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Set the DMA transfer complete callback */
    hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8002f46:	68fb      	ldr	r3, [r7, #12]
 8002f48:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002f4a:	4a42      	ldr	r2, [pc, #264]	; (8003054 <HAL_ADC_Start_DMA+0x1dc>)
 8002f4c:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the DMA half transfer complete callback */
    hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8002f4e:	68fb      	ldr	r3, [r7, #12]
 8002f50:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002f52:	4a41      	ldr	r2, [pc, #260]	; (8003058 <HAL_ADC_Start_DMA+0x1e0>)
 8002f54:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Set the DMA error callback */
    hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8002f56:	68fb      	ldr	r3, [r7, #12]
 8002f58:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002f5a:	4a40      	ldr	r2, [pc, #256]	; (800305c <HAL_ADC_Start_DMA+0x1e4>)
 8002f5c:	64da      	str	r2, [r3, #76]	; 0x4c
    /* Manage ADC and DMA start: ADC overrun interruption, DMA start, ADC     */
    /* start (in case of SW start):                                           */
    
    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 8002f5e:	68fb      	ldr	r3, [r7, #12]
 8002f60:	681b      	ldr	r3, [r3, #0]
 8002f62:	f06f 0222 	mvn.w	r2, #34	; 0x22
 8002f66:	601a      	str	r2, [r3, #0]

    /* Enable ADC overrun interrupt */
    __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8002f68:	68fb      	ldr	r3, [r7, #12]
 8002f6a:	681b      	ldr	r3, [r3, #0]
 8002f6c:	685a      	ldr	r2, [r3, #4]
 8002f6e:	68fb      	ldr	r3, [r7, #12]
 8002f70:	681b      	ldr	r3, [r3, #0]
 8002f72:	f042 6280 	orr.w	r2, r2, #67108864	; 0x4000000
 8002f76:	605a      	str	r2, [r3, #4]
    
    /* Enable ADC DMA mode */
    hadc->Instance->CR2 |= ADC_CR2_DMA;
 8002f78:	68fb      	ldr	r3, [r7, #12]
 8002f7a:	681b      	ldr	r3, [r3, #0]
 8002f7c:	689a      	ldr	r2, [r3, #8]
 8002f7e:	68fb      	ldr	r3, [r7, #12]
 8002f80:	681b      	ldr	r3, [r3, #0]
 8002f82:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8002f86:	609a      	str	r2, [r3, #8]
    
    /* Start the DMA channel */
    HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8002f88:	68fb      	ldr	r3, [r7, #12]
 8002f8a:	6b98      	ldr	r0, [r3, #56]	; 0x38
 8002f8c:	68fb      	ldr	r3, [r7, #12]
 8002f8e:	681b      	ldr	r3, [r3, #0]
 8002f90:	334c      	adds	r3, #76	; 0x4c
 8002f92:	4619      	mov	r1, r3
 8002f94:	68ba      	ldr	r2, [r7, #8]
 8002f96:	687b      	ldr	r3, [r7, #4]
 8002f98:	f000 fd94 	bl	8003ac4 <HAL_DMA_Start_IT>
    
    /* Check if Multimode enabled */
    if(HAL_IS_BIT_CLR(ADC->CCR, ADC_CCR_MULTI))
 8002f9c:	4b30      	ldr	r3, [pc, #192]	; (8003060 <HAL_ADC_Start_DMA+0x1e8>)
 8002f9e:	685b      	ldr	r3, [r3, #4]
 8002fa0:	f003 031f 	and.w	r3, r3, #31
 8002fa4:	2b00      	cmp	r3, #0
 8002fa6:	d10f      	bne.n	8002fc8 <HAL_ADC_Start_DMA+0x150>
    {
      /* if no external trigger present enable software conversion of regular channels */
      if((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET) 
 8002fa8:	68fb      	ldr	r3, [r7, #12]
 8002faa:	681b      	ldr	r3, [r3, #0]
 8002fac:	689b      	ldr	r3, [r3, #8]
 8002fae:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8002fb2:	2b00      	cmp	r3, #0
 8002fb4:	d143      	bne.n	800303e <HAL_ADC_Start_DMA+0x1c6>
      {
        /* Enable the selected ADC software conversion for regular group */
        hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8002fb6:	68fb      	ldr	r3, [r7, #12]
 8002fb8:	681b      	ldr	r3, [r3, #0]
 8002fba:	689a      	ldr	r2, [r3, #8]
 8002fbc:	68fb      	ldr	r3, [r7, #12]
 8002fbe:	681b      	ldr	r3, [r3, #0]
 8002fc0:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8002fc4:	609a      	str	r2, [r3, #8]
 8002fc6:	e03a      	b.n	800303e <HAL_ADC_Start_DMA+0x1c6>
      }
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8002fc8:	68fb      	ldr	r3, [r7, #12]
 8002fca:	681b      	ldr	r3, [r3, #0]
 8002fcc:	4a25      	ldr	r2, [pc, #148]	; (8003064 <HAL_ADC_Start_DMA+0x1ec>)
 8002fce:	4293      	cmp	r3, r2
 8002fd0:	d10e      	bne.n	8002ff0 <HAL_ADC_Start_DMA+0x178>
 8002fd2:	68fb      	ldr	r3, [r7, #12]
 8002fd4:	681b      	ldr	r3, [r3, #0]
 8002fd6:	689b      	ldr	r3, [r3, #8]
 8002fd8:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8002fdc:	2b00      	cmp	r3, #0
 8002fde:	d107      	bne.n	8002ff0 <HAL_ADC_Start_DMA+0x178>
      {
        /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8002fe0:	68fb      	ldr	r3, [r7, #12]
 8002fe2:	681b      	ldr	r3, [r3, #0]
 8002fe4:	689a      	ldr	r2, [r3, #8]
 8002fe6:	68fb      	ldr	r3, [r7, #12]
 8002fe8:	681b      	ldr	r3, [r3, #0]
 8002fea:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8002fee:	609a      	str	r2, [r3, #8]
      }
      /* if dual mode is selected, ADC3 works independently. */
      /* check if the mode selected is not triple */
      if( HAL_IS_BIT_CLR(ADC->CCR, ADC_CCR_MULTI_4) )
 8002ff0:	4b1b      	ldr	r3, [pc, #108]	; (8003060 <HAL_ADC_Start_DMA+0x1e8>)
 8002ff2:	685b      	ldr	r3, [r3, #4]
 8002ff4:	f003 0310 	and.w	r3, r3, #16
 8002ff8:	2b00      	cmp	r3, #0
 8002ffa:	d120      	bne.n	800303e <HAL_ADC_Start_DMA+0x1c6>
      {
        /* if instance of handle correspond to ADC3 and  no external trigger present enable software conversion of regular channels */
        if((hadc->Instance == ADC3) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8002ffc:	68fb      	ldr	r3, [r7, #12]
 8002ffe:	681b      	ldr	r3, [r3, #0]
 8003000:	4a19      	ldr	r2, [pc, #100]	; (8003068 <HAL_ADC_Start_DMA+0x1f0>)
 8003002:	4293      	cmp	r3, r2
 8003004:	d11b      	bne.n	800303e <HAL_ADC_Start_DMA+0x1c6>
 8003006:	68fb      	ldr	r3, [r7, #12]
 8003008:	681b      	ldr	r3, [r3, #0]
 800300a:	689b      	ldr	r3, [r3, #8]
 800300c:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8003010:	2b00      	cmp	r3, #0
 8003012:	d114      	bne.n	800303e <HAL_ADC_Start_DMA+0x1c6>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8003014:	68fb      	ldr	r3, [r7, #12]
 8003016:	681b      	ldr	r3, [r3, #0]
 8003018:	689a      	ldr	r2, [r3, #8]
 800301a:	68fb      	ldr	r3, [r7, #12]
 800301c:	681b      	ldr	r3, [r3, #0]
 800301e:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8003022:	609a      	str	r2, [r3, #8]
 8003024:	e00b      	b.n	800303e <HAL_ADC_Start_DMA+0x1c6>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003026:	68fb      	ldr	r3, [r7, #12]
 8003028:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800302a:	f043 0210 	orr.w	r2, r3, #16
 800302e:	68fb      	ldr	r3, [r7, #12]
 8003030:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003032:	68fb      	ldr	r3, [r7, #12]
 8003034:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003036:	f043 0201 	orr.w	r2, r3, #1
 800303a:	68fb      	ldr	r3, [r7, #12]
 800303c:	645a      	str	r2, [r3, #68]	; 0x44
  }
  
  /* Return function status */
  return HAL_OK;
 800303e:	2300      	movs	r3, #0
}
 8003040:	4618      	mov	r0, r3
 8003042:	3718      	adds	r7, #24
 8003044:	46bd      	mov	sp, r7
 8003046:	bd80      	pop	{r7, pc}
 8003048:	2000005c 	.word	0x2000005c
 800304c:	431bde83 	.word	0x431bde83
 8003050:	fffff8fe 	.word	0xfffff8fe
 8003054:	080035f9 	.word	0x080035f9
 8003058:	080036b3 	.word	0x080036b3
 800305c:	080036cf 	.word	0x080036cf
 8003060:	40012300 	.word	0x40012300
 8003064:	40012000 	.word	0x40012000
 8003068:	40012200 	.word	0x40012200

0800306c <HAL_ADC_Stop_DMA>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Stop_DMA(ADC_HandleTypeDef* hadc)
{
 800306c:	b580      	push	{r7, lr}
 800306e:	b084      	sub	sp, #16
 8003070:	af00      	add	r7, sp, #0
 8003072:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003074:	2300      	movs	r3, #0
 8003076:	73fb      	strb	r3, [r7, #15]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8003078:	687b      	ldr	r3, [r7, #4]
 800307a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800307e:	2b01      	cmp	r3, #1
 8003080:	d101      	bne.n	8003086 <HAL_ADC_Stop_DMA+0x1a>
 8003082:	2302      	movs	r3, #2
 8003084:	e046      	b.n	8003114 <HAL_ADC_Stop_DMA+0xa8>
 8003086:	687b      	ldr	r3, [r7, #4]
 8003088:	2201      	movs	r2, #1
 800308a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  __HAL_ADC_DISABLE(hadc);
 800308e:	687b      	ldr	r3, [r7, #4]
 8003090:	681b      	ldr	r3, [r3, #0]
 8003092:	689a      	ldr	r2, [r3, #8]
 8003094:	687b      	ldr	r3, [r7, #4]
 8003096:	681b      	ldr	r3, [r3, #0]
 8003098:	f022 0201 	bic.w	r2, r2, #1
 800309c:	609a      	str	r2, [r3, #8]
  
  /* Check if ADC is effectively disabled */
  if(HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_ADON))
 800309e:	687b      	ldr	r3, [r7, #4]
 80030a0:	681b      	ldr	r3, [r3, #0]
 80030a2:	689b      	ldr	r3, [r3, #8]
 80030a4:	f003 0301 	and.w	r3, r3, #1
 80030a8:	2b00      	cmp	r3, #0
 80030aa:	d12e      	bne.n	800310a <HAL_ADC_Stop_DMA+0x9e>
  {
    /* Disable the selected ADC DMA mode */
    hadc->Instance->CR2 &= ~ADC_CR2_DMA;
 80030ac:	687b      	ldr	r3, [r7, #4]
 80030ae:	681b      	ldr	r3, [r3, #0]
 80030b0:	689a      	ldr	r2, [r3, #8]
 80030b2:	687b      	ldr	r3, [r7, #4]
 80030b4:	681b      	ldr	r3, [r3, #0]
 80030b6:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80030ba:	609a      	str	r2, [r3, #8]
    
    /* Disable the DMA channel (in case of DMA in circular mode or stop while */
    /* DMA transfer is on going)                                              */
    if (hadc->DMA_Handle->State == HAL_DMA_STATE_BUSY)
 80030bc:	687b      	ldr	r3, [r7, #4]
 80030be:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80030c0:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80030c4:	b2db      	uxtb	r3, r3
 80030c6:	2b02      	cmp	r3, #2
 80030c8:	d10f      	bne.n	80030ea <HAL_ADC_Stop_DMA+0x7e>
    {
      tmp_hal_status = HAL_DMA_Abort(hadc->DMA_Handle);
 80030ca:	687b      	ldr	r3, [r7, #4]
 80030cc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80030ce:	4618      	mov	r0, r3
 80030d0:	f000 fd58 	bl	8003b84 <HAL_DMA_Abort>
 80030d4:	4603      	mov	r3, r0
 80030d6:	73fb      	strb	r3, [r7, #15]
      
      /* Check if DMA channel effectively disabled */
      if (tmp_hal_status != HAL_OK)
 80030d8:	7bfb      	ldrb	r3, [r7, #15]
 80030da:	2b00      	cmp	r3, #0
 80030dc:	d005      	beq.n	80030ea <HAL_ADC_Stop_DMA+0x7e>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 80030de:	687b      	ldr	r3, [r7, #4]
 80030e0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80030e2:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 80030e6:	687b      	ldr	r3, [r7, #4]
 80030e8:	641a      	str	r2, [r3, #64]	; 0x40
      }
    }
    
    /* Disable ADC overrun interrupt */
    __HAL_ADC_DISABLE_IT(hadc, ADC_IT_OVR);
 80030ea:	687b      	ldr	r3, [r7, #4]
 80030ec:	681b      	ldr	r3, [r3, #0]
 80030ee:	685a      	ldr	r2, [r3, #4]
 80030f0:	687b      	ldr	r3, [r7, #4]
 80030f2:	681b      	ldr	r3, [r3, #0]
 80030f4:	f022 6280 	bic.w	r2, r2, #67108864	; 0x4000000
 80030f8:	605a      	str	r2, [r3, #4]
    
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80030fa:	687b      	ldr	r3, [r7, #4]
 80030fc:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80030fe:	4b07      	ldr	r3, [pc, #28]	; (800311c <HAL_ADC_Stop_DMA+0xb0>)
 8003100:	4013      	ands	r3, r2
 8003102:	f043 0201 	orr.w	r2, r3, #1
 8003106:	687b      	ldr	r3, [r7, #4]
 8003108:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_READY);
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800310a:	687b      	ldr	r3, [r7, #4]
 800310c:	2200      	movs	r2, #0
 800310e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return tmp_hal_status;
 8003112:	7bfb      	ldrb	r3, [r7, #15]
}
 8003114:	4618      	mov	r0, r3
 8003116:	3710      	adds	r7, #16
 8003118:	46bd      	mov	sp, r7
 800311a:	bd80      	pop	{r7, pc}
 800311c:	ffffeefe 	.word	0xffffeefe

08003120 <HAL_ADC_ConvCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 8003120:	b480      	push	{r7}
 8003122:	b083      	sub	sp, #12
 8003124:	af00      	add	r7, sp, #0
 8003126:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvCpltCallback could be implemented in the user file
   */
}
 8003128:	bf00      	nop
 800312a:	370c      	adds	r7, #12
 800312c:	46bd      	mov	sp, r7
 800312e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003132:	4770      	bx	lr

08003134 <HAL_ADC_ConvHalfCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef* hadc)
{
 8003134:	b480      	push	{r7}
 8003136:	b083      	sub	sp, #12
 8003138:	af00      	add	r7, sp, #0
 800313a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvHalfCpltCallback could be implemented in the user file
   */
}
 800313c:	bf00      	nop
 800313e:	370c      	adds	r7, #12
 8003140:	46bd      	mov	sp, r7
 8003142:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003146:	4770      	bx	lr

08003148 <HAL_ADC_LevelOutOfWindowCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef* hadc)
{
 8003148:	b480      	push	{r7}
 800314a:	b083      	sub	sp, #12
 800314c:	af00      	add	r7, sp, #0
 800314e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_LevelOoutOfWindowCallback could be implemented in the user file
   */
}
 8003150:	bf00      	nop
 8003152:	370c      	adds	r7, #12
 8003154:	46bd      	mov	sp, r7
 8003156:	f85d 7b04 	ldr.w	r7, [sp], #4
 800315a:	4770      	bx	lr

0800315c <HAL_ADC_ErrorCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 800315c:	b480      	push	{r7}
 800315e:	b083      	sub	sp, #12
 8003160:	af00      	add	r7, sp, #0
 8003162:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ErrorCallback could be implemented in the user file
   */
}
 8003164:	bf00      	nop
 8003166:	370c      	adds	r7, #12
 8003168:	46bd      	mov	sp, r7
 800316a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800316e:	4770      	bx	lr

08003170 <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8003170:	b480      	push	{r7}
 8003172:	b085      	sub	sp, #20
 8003174:	af00      	add	r7, sp, #0
 8003176:	6078      	str	r0, [r7, #4]
 8003178:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0;
 800317a:	2300      	movs	r3, #0
 800317c:	60fb      	str	r3, [r7, #12]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 800317e:	687b      	ldr	r3, [r7, #4]
 8003180:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003184:	2b01      	cmp	r3, #1
 8003186:	d101      	bne.n	800318c <HAL_ADC_ConfigChannel+0x1c>
 8003188:	2302      	movs	r3, #2
 800318a:	e12a      	b.n	80033e2 <HAL_ADC_ConfigChannel+0x272>
 800318c:	687b      	ldr	r3, [r7, #4]
 800318e:	2201      	movs	r2, #1
 8003190:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if ((sConfig->Channel > ADC_CHANNEL_9) && (sConfig->Channel != ADC_INTERNAL_NONE))
 8003194:	683b      	ldr	r3, [r7, #0]
 8003196:	681b      	ldr	r3, [r3, #0]
 8003198:	2b09      	cmp	r3, #9
 800319a:	d93a      	bls.n	8003212 <HAL_ADC_ConfigChannel+0xa2>
 800319c:	683b      	ldr	r3, [r7, #0]
 800319e:	681b      	ldr	r3, [r3, #0]
 80031a0:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80031a4:	d035      	beq.n	8003212 <HAL_ADC_ConfigChannel+0xa2>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 80031a6:	687b      	ldr	r3, [r7, #4]
 80031a8:	681b      	ldr	r3, [r3, #0]
 80031aa:	68d9      	ldr	r1, [r3, #12]
 80031ac:	683b      	ldr	r3, [r7, #0]
 80031ae:	681b      	ldr	r3, [r3, #0]
 80031b0:	b29b      	uxth	r3, r3
 80031b2:	461a      	mov	r2, r3
 80031b4:	4613      	mov	r3, r2
 80031b6:	005b      	lsls	r3, r3, #1
 80031b8:	4413      	add	r3, r2
 80031ba:	3b1e      	subs	r3, #30
 80031bc:	2207      	movs	r2, #7
 80031be:	fa02 f303 	lsl.w	r3, r2, r3
 80031c2:	43da      	mvns	r2, r3
 80031c4:	687b      	ldr	r3, [r7, #4]
 80031c6:	681b      	ldr	r3, [r3, #0]
 80031c8:	400a      	ands	r2, r1
 80031ca:	60da      	str	r2, [r3, #12]

    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 80031cc:	683b      	ldr	r3, [r7, #0]
 80031ce:	681b      	ldr	r3, [r3, #0]
 80031d0:	4a87      	ldr	r2, [pc, #540]	; (80033f0 <HAL_ADC_ConfigChannel+0x280>)
 80031d2:	4293      	cmp	r3, r2
 80031d4:	d10a      	bne.n	80031ec <HAL_ADC_ConfigChannel+0x7c>
    {
      /* Set the new sample time */
      hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, ADC_CHANNEL_18);
 80031d6:	687b      	ldr	r3, [r7, #4]
 80031d8:	681b      	ldr	r3, [r3, #0]
 80031da:	68d9      	ldr	r1, [r3, #12]
 80031dc:	683b      	ldr	r3, [r7, #0]
 80031de:	689b      	ldr	r3, [r3, #8]
 80031e0:	061a      	lsls	r2, r3, #24
 80031e2:	687b      	ldr	r3, [r7, #4]
 80031e4:	681b      	ldr	r3, [r3, #0]
 80031e6:	430a      	orrs	r2, r1
 80031e8:	60da      	str	r2, [r3, #12]
    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 80031ea:	e035      	b.n	8003258 <HAL_ADC_ConfigChannel+0xe8>
    }
    else
    {
      /* Set the new sample time */
      hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 80031ec:	687b      	ldr	r3, [r7, #4]
 80031ee:	681b      	ldr	r3, [r3, #0]
 80031f0:	68d9      	ldr	r1, [r3, #12]
 80031f2:	683b      	ldr	r3, [r7, #0]
 80031f4:	689a      	ldr	r2, [r3, #8]
 80031f6:	683b      	ldr	r3, [r7, #0]
 80031f8:	681b      	ldr	r3, [r3, #0]
 80031fa:	b29b      	uxth	r3, r3
 80031fc:	4618      	mov	r0, r3
 80031fe:	4603      	mov	r3, r0
 8003200:	005b      	lsls	r3, r3, #1
 8003202:	4403      	add	r3, r0
 8003204:	3b1e      	subs	r3, #30
 8003206:	409a      	lsls	r2, r3
 8003208:	687b      	ldr	r3, [r7, #4]
 800320a:	681b      	ldr	r3, [r3, #0]
 800320c:	430a      	orrs	r2, r1
 800320e:	60da      	str	r2, [r3, #12]
    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8003210:	e022      	b.n	8003258 <HAL_ADC_ConfigChannel+0xe8>
    }
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8003212:	687b      	ldr	r3, [r7, #4]
 8003214:	681b      	ldr	r3, [r3, #0]
 8003216:	6919      	ldr	r1, [r3, #16]
 8003218:	683b      	ldr	r3, [r7, #0]
 800321a:	681b      	ldr	r3, [r3, #0]
 800321c:	b29b      	uxth	r3, r3
 800321e:	461a      	mov	r2, r3
 8003220:	4613      	mov	r3, r2
 8003222:	005b      	lsls	r3, r3, #1
 8003224:	4413      	add	r3, r2
 8003226:	2207      	movs	r2, #7
 8003228:	fa02 f303 	lsl.w	r3, r2, r3
 800322c:	43da      	mvns	r2, r3
 800322e:	687b      	ldr	r3, [r7, #4]
 8003230:	681b      	ldr	r3, [r3, #0]
 8003232:	400a      	ands	r2, r1
 8003234:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8003236:	687b      	ldr	r3, [r7, #4]
 8003238:	681b      	ldr	r3, [r3, #0]
 800323a:	6919      	ldr	r1, [r3, #16]
 800323c:	683b      	ldr	r3, [r7, #0]
 800323e:	689a      	ldr	r2, [r3, #8]
 8003240:	683b      	ldr	r3, [r7, #0]
 8003242:	681b      	ldr	r3, [r3, #0]
 8003244:	b29b      	uxth	r3, r3
 8003246:	4618      	mov	r0, r3
 8003248:	4603      	mov	r3, r0
 800324a:	005b      	lsls	r3, r3, #1
 800324c:	4403      	add	r3, r0
 800324e:	409a      	lsls	r2, r3
 8003250:	687b      	ldr	r3, [r7, #4]
 8003252:	681b      	ldr	r3, [r3, #0]
 8003254:	430a      	orrs	r2, r1
 8003256:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7)
 8003258:	683b      	ldr	r3, [r7, #0]
 800325a:	685b      	ldr	r3, [r3, #4]
 800325c:	2b06      	cmp	r3, #6
 800325e:	d824      	bhi.n	80032aa <HAL_ADC_ConfigChannel+0x13a>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8003260:	687b      	ldr	r3, [r7, #4]
 8003262:	681b      	ldr	r3, [r3, #0]
 8003264:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8003266:	683b      	ldr	r3, [r7, #0]
 8003268:	685a      	ldr	r2, [r3, #4]
 800326a:	4613      	mov	r3, r2
 800326c:	009b      	lsls	r3, r3, #2
 800326e:	4413      	add	r3, r2
 8003270:	3b05      	subs	r3, #5
 8003272:	221f      	movs	r2, #31
 8003274:	fa02 f303 	lsl.w	r3, r2, r3
 8003278:	43da      	mvns	r2, r3
 800327a:	687b      	ldr	r3, [r7, #4]
 800327c:	681b      	ldr	r3, [r3, #0]
 800327e:	400a      	ands	r2, r1
 8003280:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8003282:	687b      	ldr	r3, [r7, #4]
 8003284:	681b      	ldr	r3, [r3, #0]
 8003286:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8003288:	683b      	ldr	r3, [r7, #0]
 800328a:	681b      	ldr	r3, [r3, #0]
 800328c:	b29b      	uxth	r3, r3
 800328e:	4618      	mov	r0, r3
 8003290:	683b      	ldr	r3, [r7, #0]
 8003292:	685a      	ldr	r2, [r3, #4]
 8003294:	4613      	mov	r3, r2
 8003296:	009b      	lsls	r3, r3, #2
 8003298:	4413      	add	r3, r2
 800329a:	3b05      	subs	r3, #5
 800329c:	fa00 f203 	lsl.w	r2, r0, r3
 80032a0:	687b      	ldr	r3, [r7, #4]
 80032a2:	681b      	ldr	r3, [r3, #0]
 80032a4:	430a      	orrs	r2, r1
 80032a6:	635a      	str	r2, [r3, #52]	; 0x34
 80032a8:	e04c      	b.n	8003344 <HAL_ADC_ConfigChannel+0x1d4>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13)
 80032aa:	683b      	ldr	r3, [r7, #0]
 80032ac:	685b      	ldr	r3, [r3, #4]
 80032ae:	2b0c      	cmp	r3, #12
 80032b0:	d824      	bhi.n	80032fc <HAL_ADC_ConfigChannel+0x18c>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 80032b2:	687b      	ldr	r3, [r7, #4]
 80032b4:	681b      	ldr	r3, [r3, #0]
 80032b6:	6b19      	ldr	r1, [r3, #48]	; 0x30
 80032b8:	683b      	ldr	r3, [r7, #0]
 80032ba:	685a      	ldr	r2, [r3, #4]
 80032bc:	4613      	mov	r3, r2
 80032be:	009b      	lsls	r3, r3, #2
 80032c0:	4413      	add	r3, r2
 80032c2:	3b23      	subs	r3, #35	; 0x23
 80032c4:	221f      	movs	r2, #31
 80032c6:	fa02 f303 	lsl.w	r3, r2, r3
 80032ca:	43da      	mvns	r2, r3
 80032cc:	687b      	ldr	r3, [r7, #4]
 80032ce:	681b      	ldr	r3, [r3, #0]
 80032d0:	400a      	ands	r2, r1
 80032d2:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 80032d4:	687b      	ldr	r3, [r7, #4]
 80032d6:	681b      	ldr	r3, [r3, #0]
 80032d8:	6b19      	ldr	r1, [r3, #48]	; 0x30
 80032da:	683b      	ldr	r3, [r7, #0]
 80032dc:	681b      	ldr	r3, [r3, #0]
 80032de:	b29b      	uxth	r3, r3
 80032e0:	4618      	mov	r0, r3
 80032e2:	683b      	ldr	r3, [r7, #0]
 80032e4:	685a      	ldr	r2, [r3, #4]
 80032e6:	4613      	mov	r3, r2
 80032e8:	009b      	lsls	r3, r3, #2
 80032ea:	4413      	add	r3, r2
 80032ec:	3b23      	subs	r3, #35	; 0x23
 80032ee:	fa00 f203 	lsl.w	r2, r0, r3
 80032f2:	687b      	ldr	r3, [r7, #4]
 80032f4:	681b      	ldr	r3, [r3, #0]
 80032f6:	430a      	orrs	r2, r1
 80032f8:	631a      	str	r2, [r3, #48]	; 0x30
 80032fa:	e023      	b.n	8003344 <HAL_ADC_ConfigChannel+0x1d4>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 80032fc:	687b      	ldr	r3, [r7, #4]
 80032fe:	681b      	ldr	r3, [r3, #0]
 8003300:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8003302:	683b      	ldr	r3, [r7, #0]
 8003304:	685a      	ldr	r2, [r3, #4]
 8003306:	4613      	mov	r3, r2
 8003308:	009b      	lsls	r3, r3, #2
 800330a:	4413      	add	r3, r2
 800330c:	3b41      	subs	r3, #65	; 0x41
 800330e:	221f      	movs	r2, #31
 8003310:	fa02 f303 	lsl.w	r3, r2, r3
 8003314:	43da      	mvns	r2, r3
 8003316:	687b      	ldr	r3, [r7, #4]
 8003318:	681b      	ldr	r3, [r3, #0]
 800331a:	400a      	ands	r2, r1
 800331c:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 800331e:	687b      	ldr	r3, [r7, #4]
 8003320:	681b      	ldr	r3, [r3, #0]
 8003322:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8003324:	683b      	ldr	r3, [r7, #0]
 8003326:	681b      	ldr	r3, [r3, #0]
 8003328:	b29b      	uxth	r3, r3
 800332a:	4618      	mov	r0, r3
 800332c:	683b      	ldr	r3, [r7, #0]
 800332e:	685a      	ldr	r2, [r3, #4]
 8003330:	4613      	mov	r3, r2
 8003332:	009b      	lsls	r3, r3, #2
 8003334:	4413      	add	r3, r2
 8003336:	3b41      	subs	r3, #65	; 0x41
 8003338:	fa00 f203 	lsl.w	r2, r0, r3
 800333c:	687b      	ldr	r3, [r7, #4]
 800333e:	681b      	ldr	r3, [r3, #0]
 8003340:	430a      	orrs	r2, r1
 8003342:	62da      	str	r2, [r3, #44]	; 0x2c
  }
  
  /* if no internal channel selected */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_INTERNAL_NONE))
 8003344:	687b      	ldr	r3, [r7, #4]
 8003346:	681b      	ldr	r3, [r3, #0]
 8003348:	4a2a      	ldr	r2, [pc, #168]	; (80033f4 <HAL_ADC_ConfigChannel+0x284>)
 800334a:	4293      	cmp	r3, r2
 800334c:	d10a      	bne.n	8003364 <HAL_ADC_ConfigChannel+0x1f4>
 800334e:	683b      	ldr	r3, [r7, #0]
 8003350:	681b      	ldr	r3, [r3, #0]
 8003352:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8003356:	d105      	bne.n	8003364 <HAL_ADC_ConfigChannel+0x1f4>
  {
    /* Disable the VBAT & TSVREFE channel*/
    ADC->CCR &= ~(ADC_CCR_VBATE | ADC_CCR_TSVREFE);
 8003358:	4b27      	ldr	r3, [pc, #156]	; (80033f8 <HAL_ADC_ConfigChannel+0x288>)
 800335a:	685b      	ldr	r3, [r3, #4]
 800335c:	4a26      	ldr	r2, [pc, #152]	; (80033f8 <HAL_ADC_ConfigChannel+0x288>)
 800335e:	f423 0340 	bic.w	r3, r3, #12582912	; 0xc00000
 8003362:	6053      	str	r3, [r2, #4]
  }

  /* if ADC1 Channel_18 is selected enable VBAT Channel */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8003364:	687b      	ldr	r3, [r7, #4]
 8003366:	681b      	ldr	r3, [r3, #0]
 8003368:	4a22      	ldr	r2, [pc, #136]	; (80033f4 <HAL_ADC_ConfigChannel+0x284>)
 800336a:	4293      	cmp	r3, r2
 800336c:	d109      	bne.n	8003382 <HAL_ADC_ConfigChannel+0x212>
 800336e:	683b      	ldr	r3, [r7, #0]
 8003370:	681b      	ldr	r3, [r3, #0]
 8003372:	2b12      	cmp	r3, #18
 8003374:	d105      	bne.n	8003382 <HAL_ADC_ConfigChannel+0x212>
  {
    /* Enable the VBAT channel*/
    ADC->CCR |= ADC_CCR_VBATE;
 8003376:	4b20      	ldr	r3, [pc, #128]	; (80033f8 <HAL_ADC_ConfigChannel+0x288>)
 8003378:	685b      	ldr	r3, [r3, #4]
 800337a:	4a1f      	ldr	r2, [pc, #124]	; (80033f8 <HAL_ADC_ConfigChannel+0x288>)
 800337c:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8003380:	6053      	str	r3, [r2, #4]
  }
  
  /* if ADC1 Channel_18 or Channel_17 is selected enable TSVREFE Channel(Temperature sensor and VREFINT) */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8003382:	687b      	ldr	r3, [r7, #4]
 8003384:	681b      	ldr	r3, [r3, #0]
 8003386:	4a1b      	ldr	r2, [pc, #108]	; (80033f4 <HAL_ADC_ConfigChannel+0x284>)
 8003388:	4293      	cmp	r3, r2
 800338a:	d125      	bne.n	80033d8 <HAL_ADC_ConfigChannel+0x268>
 800338c:	683b      	ldr	r3, [r7, #0]
 800338e:	681b      	ldr	r3, [r3, #0]
 8003390:	4a17      	ldr	r2, [pc, #92]	; (80033f0 <HAL_ADC_ConfigChannel+0x280>)
 8003392:	4293      	cmp	r3, r2
 8003394:	d003      	beq.n	800339e <HAL_ADC_ConfigChannel+0x22e>
 8003396:	683b      	ldr	r3, [r7, #0]
 8003398:	681b      	ldr	r3, [r3, #0]
 800339a:	2b11      	cmp	r3, #17
 800339c:	d11c      	bne.n	80033d8 <HAL_ADC_ConfigChannel+0x268>
  {
    /* Enable the TSVREFE channel*/
    ADC->CCR |= ADC_CCR_TSVREFE;
 800339e:	4b16      	ldr	r3, [pc, #88]	; (80033f8 <HAL_ADC_ConfigChannel+0x288>)
 80033a0:	685b      	ldr	r3, [r3, #4]
 80033a2:	4a15      	ldr	r2, [pc, #84]	; (80033f8 <HAL_ADC_ConfigChannel+0x288>)
 80033a4:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 80033a8:	6053      	str	r3, [r2, #4]

    if(sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 80033aa:	683b      	ldr	r3, [r7, #0]
 80033ac:	681b      	ldr	r3, [r3, #0]
 80033ae:	4a10      	ldr	r2, [pc, #64]	; (80033f0 <HAL_ADC_ConfigChannel+0x280>)
 80033b0:	4293      	cmp	r3, r2
 80033b2:	d111      	bne.n	80033d8 <HAL_ADC_ConfigChannel+0x268>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000));
 80033b4:	4b11      	ldr	r3, [pc, #68]	; (80033fc <HAL_ADC_ConfigChannel+0x28c>)
 80033b6:	681b      	ldr	r3, [r3, #0]
 80033b8:	4a11      	ldr	r2, [pc, #68]	; (8003400 <HAL_ADC_ConfigChannel+0x290>)
 80033ba:	fba2 2303 	umull	r2, r3, r2, r3
 80033be:	0c9a      	lsrs	r2, r3, #18
 80033c0:	4613      	mov	r3, r2
 80033c2:	009b      	lsls	r3, r3, #2
 80033c4:	4413      	add	r3, r2
 80033c6:	005b      	lsls	r3, r3, #1
 80033c8:	60fb      	str	r3, [r7, #12]
      while(counter != 0)
 80033ca:	e002      	b.n	80033d2 <HAL_ADC_ConfigChannel+0x262>
      {
        counter--;
 80033cc:	68fb      	ldr	r3, [r7, #12]
 80033ce:	3b01      	subs	r3, #1
 80033d0:	60fb      	str	r3, [r7, #12]
      while(counter != 0)
 80033d2:	68fb      	ldr	r3, [r7, #12]
 80033d4:	2b00      	cmp	r3, #0
 80033d6:	d1f9      	bne.n	80033cc <HAL_ADC_ConfigChannel+0x25c>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80033d8:	687b      	ldr	r3, [r7, #4]
 80033da:	2200      	movs	r2, #0
 80033dc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 80033e0:	2300      	movs	r3, #0
}
 80033e2:	4618      	mov	r0, r3
 80033e4:	3714      	adds	r7, #20
 80033e6:	46bd      	mov	sp, r7
 80033e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033ec:	4770      	bx	lr
 80033ee:	bf00      	nop
 80033f0:	10000012 	.word	0x10000012
 80033f4:	40012000 	.word	0x40012000
 80033f8:	40012300 	.word	0x40012300
 80033fc:	2000005c 	.word	0x2000005c
 8003400:	431bde83 	.word	0x431bde83

08003404 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 8003404:	b480      	push	{r7}
 8003406:	b083      	sub	sp, #12
 8003408:	af00      	add	r7, sp, #0
 800340a:	6078      	str	r0, [r7, #4]
  /* Set ADC parameters */
  /* Set the ADC clock prescaler */
  ADC->CCR &= ~(ADC_CCR_ADCPRE);
 800340c:	4b78      	ldr	r3, [pc, #480]	; (80035f0 <ADC_Init+0x1ec>)
 800340e:	685b      	ldr	r3, [r3, #4]
 8003410:	4a77      	ldr	r2, [pc, #476]	; (80035f0 <ADC_Init+0x1ec>)
 8003412:	f423 3340 	bic.w	r3, r3, #196608	; 0x30000
 8003416:	6053      	str	r3, [r2, #4]
  ADC->CCR |=  hadc->Init.ClockPrescaler;
 8003418:	4b75      	ldr	r3, [pc, #468]	; (80035f0 <ADC_Init+0x1ec>)
 800341a:	685a      	ldr	r2, [r3, #4]
 800341c:	687b      	ldr	r3, [r7, #4]
 800341e:	685b      	ldr	r3, [r3, #4]
 8003420:	4973      	ldr	r1, [pc, #460]	; (80035f0 <ADC_Init+0x1ec>)
 8003422:	4313      	orrs	r3, r2
 8003424:	604b      	str	r3, [r1, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8003426:	687b      	ldr	r3, [r7, #4]
 8003428:	681b      	ldr	r3, [r3, #0]
 800342a:	685a      	ldr	r2, [r3, #4]
 800342c:	687b      	ldr	r3, [r7, #4]
 800342e:	681b      	ldr	r3, [r3, #0]
 8003430:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8003434:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8003436:	687b      	ldr	r3, [r7, #4]
 8003438:	681b      	ldr	r3, [r3, #0]
 800343a:	6859      	ldr	r1, [r3, #4]
 800343c:	687b      	ldr	r3, [r7, #4]
 800343e:	691b      	ldr	r3, [r3, #16]
 8003440:	021a      	lsls	r2, r3, #8
 8003442:	687b      	ldr	r3, [r7, #4]
 8003444:	681b      	ldr	r3, [r3, #0]
 8003446:	430a      	orrs	r2, r1
 8003448:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 800344a:	687b      	ldr	r3, [r7, #4]
 800344c:	681b      	ldr	r3, [r3, #0]
 800344e:	685a      	ldr	r2, [r3, #4]
 8003450:	687b      	ldr	r3, [r7, #4]
 8003452:	681b      	ldr	r3, [r3, #0]
 8003454:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 8003458:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 800345a:	687b      	ldr	r3, [r7, #4]
 800345c:	681b      	ldr	r3, [r3, #0]
 800345e:	6859      	ldr	r1, [r3, #4]
 8003460:	687b      	ldr	r3, [r7, #4]
 8003462:	689a      	ldr	r2, [r3, #8]
 8003464:	687b      	ldr	r3, [r7, #4]
 8003466:	681b      	ldr	r3, [r3, #0]
 8003468:	430a      	orrs	r2, r1
 800346a:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 800346c:	687b      	ldr	r3, [r7, #4]
 800346e:	681b      	ldr	r3, [r3, #0]
 8003470:	689a      	ldr	r2, [r3, #8]
 8003472:	687b      	ldr	r3, [r7, #4]
 8003474:	681b      	ldr	r3, [r3, #0]
 8003476:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800347a:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 800347c:	687b      	ldr	r3, [r7, #4]
 800347e:	681b      	ldr	r3, [r3, #0]
 8003480:	6899      	ldr	r1, [r3, #8]
 8003482:	687b      	ldr	r3, [r7, #4]
 8003484:	68da      	ldr	r2, [r3, #12]
 8003486:	687b      	ldr	r3, [r7, #4]
 8003488:	681b      	ldr	r3, [r3, #0]
 800348a:	430a      	orrs	r2, r1
 800348c:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 800348e:	687b      	ldr	r3, [r7, #4]
 8003490:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003492:	4a58      	ldr	r2, [pc, #352]	; (80035f4 <ADC_Init+0x1f0>)
 8003494:	4293      	cmp	r3, r2
 8003496:	d022      	beq.n	80034de <ADC_Init+0xda>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8003498:	687b      	ldr	r3, [r7, #4]
 800349a:	681b      	ldr	r3, [r3, #0]
 800349c:	689a      	ldr	r2, [r3, #8]
 800349e:	687b      	ldr	r3, [r7, #4]
 80034a0:	681b      	ldr	r3, [r3, #0]
 80034a2:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 80034a6:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 80034a8:	687b      	ldr	r3, [r7, #4]
 80034aa:	681b      	ldr	r3, [r3, #0]
 80034ac:	6899      	ldr	r1, [r3, #8]
 80034ae:	687b      	ldr	r3, [r7, #4]
 80034b0:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80034b2:	687b      	ldr	r3, [r7, #4]
 80034b4:	681b      	ldr	r3, [r3, #0]
 80034b6:	430a      	orrs	r2, r1
 80034b8:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 80034ba:	687b      	ldr	r3, [r7, #4]
 80034bc:	681b      	ldr	r3, [r3, #0]
 80034be:	689a      	ldr	r2, [r3, #8]
 80034c0:	687b      	ldr	r3, [r7, #4]
 80034c2:	681b      	ldr	r3, [r3, #0]
 80034c4:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 80034c8:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 80034ca:	687b      	ldr	r3, [r7, #4]
 80034cc:	681b      	ldr	r3, [r3, #0]
 80034ce:	6899      	ldr	r1, [r3, #8]
 80034d0:	687b      	ldr	r3, [r7, #4]
 80034d2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80034d4:	687b      	ldr	r3, [r7, #4]
 80034d6:	681b      	ldr	r3, [r3, #0]
 80034d8:	430a      	orrs	r2, r1
 80034da:	609a      	str	r2, [r3, #8]
 80034dc:	e00f      	b.n	80034fe <ADC_Init+0xfa>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 80034de:	687b      	ldr	r3, [r7, #4]
 80034e0:	681b      	ldr	r3, [r3, #0]
 80034e2:	689a      	ldr	r2, [r3, #8]
 80034e4:	687b      	ldr	r3, [r7, #4]
 80034e6:	681b      	ldr	r3, [r3, #0]
 80034e8:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 80034ec:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 80034ee:	687b      	ldr	r3, [r7, #4]
 80034f0:	681b      	ldr	r3, [r3, #0]
 80034f2:	689a      	ldr	r2, [r3, #8]
 80034f4:	687b      	ldr	r3, [r7, #4]
 80034f6:	681b      	ldr	r3, [r3, #0]
 80034f8:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 80034fc:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 80034fe:	687b      	ldr	r3, [r7, #4]
 8003500:	681b      	ldr	r3, [r3, #0]
 8003502:	689a      	ldr	r2, [r3, #8]
 8003504:	687b      	ldr	r3, [r7, #4]
 8003506:	681b      	ldr	r3, [r3, #0]
 8003508:	f022 0202 	bic.w	r2, r2, #2
 800350c:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 800350e:	687b      	ldr	r3, [r7, #4]
 8003510:	681b      	ldr	r3, [r3, #0]
 8003512:	6899      	ldr	r1, [r3, #8]
 8003514:	687b      	ldr	r3, [r7, #4]
 8003516:	699b      	ldr	r3, [r3, #24]
 8003518:	005a      	lsls	r2, r3, #1
 800351a:	687b      	ldr	r3, [r7, #4]
 800351c:	681b      	ldr	r3, [r3, #0]
 800351e:	430a      	orrs	r2, r1
 8003520:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 8003522:	687b      	ldr	r3, [r7, #4]
 8003524:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003528:	2b00      	cmp	r3, #0
 800352a:	d01b      	beq.n	8003564 <ADC_Init+0x160>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 800352c:	687b      	ldr	r3, [r7, #4]
 800352e:	681b      	ldr	r3, [r3, #0]
 8003530:	685a      	ldr	r2, [r3, #4]
 8003532:	687b      	ldr	r3, [r7, #4]
 8003534:	681b      	ldr	r3, [r3, #0]
 8003536:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800353a:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 800353c:	687b      	ldr	r3, [r7, #4]
 800353e:	681b      	ldr	r3, [r3, #0]
 8003540:	685a      	ldr	r2, [r3, #4]
 8003542:	687b      	ldr	r3, [r7, #4]
 8003544:	681b      	ldr	r3, [r3, #0]
 8003546:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 800354a:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 800354c:	687b      	ldr	r3, [r7, #4]
 800354e:	681b      	ldr	r3, [r3, #0]
 8003550:	6859      	ldr	r1, [r3, #4]
 8003552:	687b      	ldr	r3, [r7, #4]
 8003554:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003556:	3b01      	subs	r3, #1
 8003558:	035a      	lsls	r2, r3, #13
 800355a:	687b      	ldr	r3, [r7, #4]
 800355c:	681b      	ldr	r3, [r3, #0]
 800355e:	430a      	orrs	r2, r1
 8003560:	605a      	str	r2, [r3, #4]
 8003562:	e007      	b.n	8003574 <ADC_Init+0x170>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8003564:	687b      	ldr	r3, [r7, #4]
 8003566:	681b      	ldr	r3, [r3, #0]
 8003568:	685a      	ldr	r2, [r3, #4]
 800356a:	687b      	ldr	r3, [r7, #4]
 800356c:	681b      	ldr	r3, [r3, #0]
 800356e:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8003572:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8003574:	687b      	ldr	r3, [r7, #4]
 8003576:	681b      	ldr	r3, [r3, #0]
 8003578:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800357a:	687b      	ldr	r3, [r7, #4]
 800357c:	681b      	ldr	r3, [r3, #0]
 800357e:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 8003582:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8003584:	687b      	ldr	r3, [r7, #4]
 8003586:	681b      	ldr	r3, [r3, #0]
 8003588:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 800358a:	687b      	ldr	r3, [r7, #4]
 800358c:	69db      	ldr	r3, [r3, #28]
 800358e:	3b01      	subs	r3, #1
 8003590:	051a      	lsls	r2, r3, #20
 8003592:	687b      	ldr	r3, [r7, #4]
 8003594:	681b      	ldr	r3, [r3, #0]
 8003596:	430a      	orrs	r2, r1
 8003598:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 800359a:	687b      	ldr	r3, [r7, #4]
 800359c:	681b      	ldr	r3, [r3, #0]
 800359e:	689a      	ldr	r2, [r3, #8]
 80035a0:	687b      	ldr	r3, [r7, #4]
 80035a2:	681b      	ldr	r3, [r3, #0]
 80035a4:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 80035a8:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 80035aa:	687b      	ldr	r3, [r7, #4]
 80035ac:	681b      	ldr	r3, [r3, #0]
 80035ae:	6899      	ldr	r1, [r3, #8]
 80035b0:	687b      	ldr	r3, [r7, #4]
 80035b2:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 80035b6:	025a      	lsls	r2, r3, #9
 80035b8:	687b      	ldr	r3, [r7, #4]
 80035ba:	681b      	ldr	r3, [r3, #0]
 80035bc:	430a      	orrs	r2, r1
 80035be:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 80035c0:	687b      	ldr	r3, [r7, #4]
 80035c2:	681b      	ldr	r3, [r3, #0]
 80035c4:	689a      	ldr	r2, [r3, #8]
 80035c6:	687b      	ldr	r3, [r7, #4]
 80035c8:	681b      	ldr	r3, [r3, #0]
 80035ca:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80035ce:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 80035d0:	687b      	ldr	r3, [r7, #4]
 80035d2:	681b      	ldr	r3, [r3, #0]
 80035d4:	6899      	ldr	r1, [r3, #8]
 80035d6:	687b      	ldr	r3, [r7, #4]
 80035d8:	695b      	ldr	r3, [r3, #20]
 80035da:	029a      	lsls	r2, r3, #10
 80035dc:	687b      	ldr	r3, [r7, #4]
 80035de:	681b      	ldr	r3, [r3, #0]
 80035e0:	430a      	orrs	r2, r1
 80035e2:	609a      	str	r2, [r3, #8]
}
 80035e4:	bf00      	nop
 80035e6:	370c      	adds	r7, #12
 80035e8:	46bd      	mov	sp, r7
 80035ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035ee:	4770      	bx	lr
 80035f0:	40012300 	.word	0x40012300
 80035f4:	0f000001 	.word	0x0f000001

080035f8 <ADC_DMAConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)   
{
 80035f8:	b580      	push	{r7, lr}
 80035fa:	b084      	sub	sp, #16
 80035fc:	af00      	add	r7, sp, #0
 80035fe:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8003600:	687b      	ldr	r3, [r7, #4]
 8003602:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003604:	60fb      	str	r3, [r7, #12]
  
  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 8003606:	68fb      	ldr	r3, [r7, #12]
 8003608:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800360a:	f003 0350 	and.w	r3, r3, #80	; 0x50
 800360e:	2b00      	cmp	r3, #0
 8003610:	d13c      	bne.n	800368c <ADC_DMAConvCplt+0x94>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8003612:	68fb      	ldr	r3, [r7, #12]
 8003614:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003616:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 800361a:	68fb      	ldr	r3, [r7, #12]
 800361c:	641a      	str	r2, [r3, #64]	; 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F7, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 800361e:	68fb      	ldr	r3, [r7, #12]
 8003620:	681b      	ldr	r3, [r3, #0]
 8003622:	689b      	ldr	r3, [r3, #8]
 8003624:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8003628:	2b00      	cmp	r3, #0
 800362a:	d12b      	bne.n	8003684 <ADC_DMAConvCplt+0x8c>
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 800362c:	68fb      	ldr	r3, [r7, #12]
 800362e:	699b      	ldr	r3, [r3, #24]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8003630:	2b00      	cmp	r3, #0
 8003632:	d127      	bne.n	8003684 <ADC_DMAConvCplt+0x8c>
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 8003634:	68fb      	ldr	r3, [r7, #12]
 8003636:	681b      	ldr	r3, [r3, #0]
 8003638:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800363a:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 800363e:	2b00      	cmp	r3, #0
 8003640:	d006      	beq.n	8003650 <ADC_DMAConvCplt+0x58>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 8003642:	68fb      	ldr	r3, [r7, #12]
 8003644:	681b      	ldr	r3, [r3, #0]
 8003646:	689b      	ldr	r3, [r3, #8]
 8003648:	f403 6380 	and.w	r3, r3, #1024	; 0x400
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 800364c:	2b00      	cmp	r3, #0
 800364e:	d119      	bne.n	8003684 <ADC_DMAConvCplt+0x8c>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 8003650:	68fb      	ldr	r3, [r7, #12]
 8003652:	681b      	ldr	r3, [r3, #0]
 8003654:	685a      	ldr	r2, [r3, #4]
 8003656:	68fb      	ldr	r3, [r7, #12]
 8003658:	681b      	ldr	r3, [r3, #0]
 800365a:	f022 0220 	bic.w	r2, r2, #32
 800365e:	605a      	str	r2, [r3, #4]
      
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8003660:	68fb      	ldr	r3, [r7, #12]
 8003662:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003664:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8003668:	68fb      	ldr	r3, [r7, #12]
 800366a:	641a      	str	r2, [r3, #64]	; 0x40
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 800366c:	68fb      	ldr	r3, [r7, #12]
 800366e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003670:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003674:	2b00      	cmp	r3, #0
 8003676:	d105      	bne.n	8003684 <ADC_DMAConvCplt+0x8c>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8003678:	68fb      	ldr	r3, [r7, #12]
 800367a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800367c:	f043 0201 	orr.w	r2, r3, #1
 8003680:	68fb      	ldr	r3, [r7, #12]
 8003682:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8003684:	68f8      	ldr	r0, [r7, #12]
 8003686:	f7ff fd4b 	bl	8003120 <HAL_ADC_ConvCpltCallback>
    {
      /* Call DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 800368a:	e00e      	b.n	80036aa <ADC_DMAConvCplt+0xb2>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 800368c:	68fb      	ldr	r3, [r7, #12]
 800368e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003690:	f003 0310 	and.w	r3, r3, #16
 8003694:	2b00      	cmp	r3, #0
 8003696:	d003      	beq.n	80036a0 <ADC_DMAConvCplt+0xa8>
      HAL_ADC_ErrorCallback(hadc);
 8003698:	68f8      	ldr	r0, [r7, #12]
 800369a:	f7ff fd5f 	bl	800315c <HAL_ADC_ErrorCallback>
}
 800369e:	e004      	b.n	80036aa <ADC_DMAConvCplt+0xb2>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 80036a0:	68fb      	ldr	r3, [r7, #12]
 80036a2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80036a4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80036a6:	6878      	ldr	r0, [r7, #4]
 80036a8:	4798      	blx	r3
}
 80036aa:	bf00      	nop
 80036ac:	3710      	adds	r7, #16
 80036ae:	46bd      	mov	sp, r7
 80036b0:	bd80      	pop	{r7, pc}

080036b2 <ADC_DMAHalfConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)   
{
 80036b2:	b580      	push	{r7, lr}
 80036b4:	b084      	sub	sp, #16
 80036b6:	af00      	add	r7, sp, #0
 80036b8:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 80036ba:	687b      	ldr	r3, [r7, #4]
 80036bc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80036be:	60fb      	str	r3, [r7, #12]
   /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 80036c0:	68f8      	ldr	r0, [r7, #12]
 80036c2:	f7ff fd37 	bl	8003134 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 80036c6:	bf00      	nop
 80036c8:	3710      	adds	r7, #16
 80036ca:	46bd      	mov	sp, r7
 80036cc:	bd80      	pop	{r7, pc}

080036ce <ADC_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAError(DMA_HandleTypeDef *hdma)   
{
 80036ce:	b580      	push	{r7, lr}
 80036d0:	b084      	sub	sp, #16
 80036d2:	af00      	add	r7, sp, #0
 80036d4:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 80036d6:	687b      	ldr	r3, [r7, #4]
 80036d8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80036da:	60fb      	str	r3, [r7, #12]
  hadc->State= HAL_ADC_STATE_ERROR_DMA;
 80036dc:	68fb      	ldr	r3, [r7, #12]
 80036de:	2240      	movs	r2, #64	; 0x40
 80036e0:	641a      	str	r2, [r3, #64]	; 0x40
  /* Set ADC error code to DMA error */
  hadc->ErrorCode |= HAL_ADC_ERROR_DMA;
 80036e2:	68fb      	ldr	r3, [r7, #12]
 80036e4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80036e6:	f043 0204 	orr.w	r2, r3, #4
 80036ea:	68fb      	ldr	r3, [r7, #12]
 80036ec:	645a      	str	r2, [r3, #68]	; 0x44
  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 80036ee:	68f8      	ldr	r0, [r7, #12]
 80036f0:	f7ff fd34 	bl	800315c <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 80036f4:	bf00      	nop
 80036f6:	3710      	adds	r7, #16
 80036f8:	46bd      	mov	sp, r7
 80036fa:	bd80      	pop	{r7, pc}

080036fc <HAL_ADCEx_InjectedConvCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADCEx_InjectedConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 80036fc:	b480      	push	{r7}
 80036fe:	b083      	sub	sp, #12
 8003700:	af00      	add	r7, sp, #0
 8003702:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_InjectedConvCpltCallback could be implemented in the user file
   */
}
 8003704:	bf00      	nop
 8003706:	370c      	adds	r7, #12
 8003708:	46bd      	mov	sp, r7
 800370a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800370e:	4770      	bx	lr

08003710 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003710:	b480      	push	{r7}
 8003712:	b085      	sub	sp, #20
 8003714:	af00      	add	r7, sp, #0
 8003716:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003718:	687b      	ldr	r3, [r7, #4]
 800371a:	f003 0307 	and.w	r3, r3, #7
 800371e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003720:	4b0b      	ldr	r3, [pc, #44]	; (8003750 <__NVIC_SetPriorityGrouping+0x40>)
 8003722:	68db      	ldr	r3, [r3, #12]
 8003724:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003726:	68ba      	ldr	r2, [r7, #8]
 8003728:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 800372c:	4013      	ands	r3, r2
 800372e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8003730:	68fb      	ldr	r3, [r7, #12]
 8003732:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003734:	68bb      	ldr	r3, [r7, #8]
 8003736:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8003738:	4b06      	ldr	r3, [pc, #24]	; (8003754 <__NVIC_SetPriorityGrouping+0x44>)
 800373a:	4313      	orrs	r3, r2
 800373c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800373e:	4a04      	ldr	r2, [pc, #16]	; (8003750 <__NVIC_SetPriorityGrouping+0x40>)
 8003740:	68bb      	ldr	r3, [r7, #8]
 8003742:	60d3      	str	r3, [r2, #12]
}
 8003744:	bf00      	nop
 8003746:	3714      	adds	r7, #20
 8003748:	46bd      	mov	sp, r7
 800374a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800374e:	4770      	bx	lr
 8003750:	e000ed00 	.word	0xe000ed00
 8003754:	05fa0000 	.word	0x05fa0000

08003758 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003758:	b480      	push	{r7}
 800375a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800375c:	4b04      	ldr	r3, [pc, #16]	; (8003770 <__NVIC_GetPriorityGrouping+0x18>)
 800375e:	68db      	ldr	r3, [r3, #12]
 8003760:	0a1b      	lsrs	r3, r3, #8
 8003762:	f003 0307 	and.w	r3, r3, #7
}
 8003766:	4618      	mov	r0, r3
 8003768:	46bd      	mov	sp, r7
 800376a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800376e:	4770      	bx	lr
 8003770:	e000ed00 	.word	0xe000ed00

08003774 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003774:	b480      	push	{r7}
 8003776:	b083      	sub	sp, #12
 8003778:	af00      	add	r7, sp, #0
 800377a:	4603      	mov	r3, r0
 800377c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800377e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003782:	2b00      	cmp	r3, #0
 8003784:	db0b      	blt.n	800379e <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003786:	79fb      	ldrb	r3, [r7, #7]
 8003788:	f003 021f 	and.w	r2, r3, #31
 800378c:	4907      	ldr	r1, [pc, #28]	; (80037ac <__NVIC_EnableIRQ+0x38>)
 800378e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003792:	095b      	lsrs	r3, r3, #5
 8003794:	2001      	movs	r0, #1
 8003796:	fa00 f202 	lsl.w	r2, r0, r2
 800379a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800379e:	bf00      	nop
 80037a0:	370c      	adds	r7, #12
 80037a2:	46bd      	mov	sp, r7
 80037a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037a8:	4770      	bx	lr
 80037aa:	bf00      	nop
 80037ac:	e000e100 	.word	0xe000e100

080037b0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80037b0:	b480      	push	{r7}
 80037b2:	b083      	sub	sp, #12
 80037b4:	af00      	add	r7, sp, #0
 80037b6:	4603      	mov	r3, r0
 80037b8:	6039      	str	r1, [r7, #0]
 80037ba:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80037bc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80037c0:	2b00      	cmp	r3, #0
 80037c2:	db0a      	blt.n	80037da <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80037c4:	683b      	ldr	r3, [r7, #0]
 80037c6:	b2da      	uxtb	r2, r3
 80037c8:	490c      	ldr	r1, [pc, #48]	; (80037fc <__NVIC_SetPriority+0x4c>)
 80037ca:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80037ce:	0112      	lsls	r2, r2, #4
 80037d0:	b2d2      	uxtb	r2, r2
 80037d2:	440b      	add	r3, r1
 80037d4:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80037d8:	e00a      	b.n	80037f0 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80037da:	683b      	ldr	r3, [r7, #0]
 80037dc:	b2da      	uxtb	r2, r3
 80037de:	4908      	ldr	r1, [pc, #32]	; (8003800 <__NVIC_SetPriority+0x50>)
 80037e0:	79fb      	ldrb	r3, [r7, #7]
 80037e2:	f003 030f 	and.w	r3, r3, #15
 80037e6:	3b04      	subs	r3, #4
 80037e8:	0112      	lsls	r2, r2, #4
 80037ea:	b2d2      	uxtb	r2, r2
 80037ec:	440b      	add	r3, r1
 80037ee:	761a      	strb	r2, [r3, #24]
}
 80037f0:	bf00      	nop
 80037f2:	370c      	adds	r7, #12
 80037f4:	46bd      	mov	sp, r7
 80037f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037fa:	4770      	bx	lr
 80037fc:	e000e100 	.word	0xe000e100
 8003800:	e000ed00 	.word	0xe000ed00

08003804 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003804:	b480      	push	{r7}
 8003806:	b089      	sub	sp, #36	; 0x24
 8003808:	af00      	add	r7, sp, #0
 800380a:	60f8      	str	r0, [r7, #12]
 800380c:	60b9      	str	r1, [r7, #8]
 800380e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003810:	68fb      	ldr	r3, [r7, #12]
 8003812:	f003 0307 	and.w	r3, r3, #7
 8003816:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003818:	69fb      	ldr	r3, [r7, #28]
 800381a:	f1c3 0307 	rsb	r3, r3, #7
 800381e:	2b04      	cmp	r3, #4
 8003820:	bf28      	it	cs
 8003822:	2304      	movcs	r3, #4
 8003824:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003826:	69fb      	ldr	r3, [r7, #28]
 8003828:	3304      	adds	r3, #4
 800382a:	2b06      	cmp	r3, #6
 800382c:	d902      	bls.n	8003834 <NVIC_EncodePriority+0x30>
 800382e:	69fb      	ldr	r3, [r7, #28]
 8003830:	3b03      	subs	r3, #3
 8003832:	e000      	b.n	8003836 <NVIC_EncodePriority+0x32>
 8003834:	2300      	movs	r3, #0
 8003836:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003838:	f04f 32ff 	mov.w	r2, #4294967295
 800383c:	69bb      	ldr	r3, [r7, #24]
 800383e:	fa02 f303 	lsl.w	r3, r2, r3
 8003842:	43da      	mvns	r2, r3
 8003844:	68bb      	ldr	r3, [r7, #8]
 8003846:	401a      	ands	r2, r3
 8003848:	697b      	ldr	r3, [r7, #20]
 800384a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800384c:	f04f 31ff 	mov.w	r1, #4294967295
 8003850:	697b      	ldr	r3, [r7, #20]
 8003852:	fa01 f303 	lsl.w	r3, r1, r3
 8003856:	43d9      	mvns	r1, r3
 8003858:	687b      	ldr	r3, [r7, #4]
 800385a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800385c:	4313      	orrs	r3, r2
         );
}
 800385e:	4618      	mov	r0, r3
 8003860:	3724      	adds	r7, #36	; 0x24
 8003862:	46bd      	mov	sp, r7
 8003864:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003868:	4770      	bx	lr
	...

0800386c <__NVIC_SystemReset>:
/**
  \brief   System Reset
  \details Initiates a system reset request to reset the MCU.
 */
__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void)
{
 800386c:	b480      	push	{r7}
 800386e:	af00      	add	r7, sp, #0
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 8003870:	f3bf 8f4f 	dsb	sy
}
 8003874:	bf00      	nop
  __DSB();                                                          /* Ensure all outstanding memory accesses included
                                                                       buffered write are completed before reset */
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 8003876:	4b06      	ldr	r3, [pc, #24]	; (8003890 <__NVIC_SystemReset+0x24>)
 8003878:	68db      	ldr	r3, [r3, #12]
 800387a:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
 800387e:	4904      	ldr	r1, [pc, #16]	; (8003890 <__NVIC_SystemReset+0x24>)
 8003880:	4b04      	ldr	r3, [pc, #16]	; (8003894 <__NVIC_SystemReset+0x28>)
 8003882:	4313      	orrs	r3, r2
 8003884:	60cb      	str	r3, [r1, #12]
  __ASM volatile ("dsb 0xF":::"memory");
 8003886:	f3bf 8f4f 	dsb	sy
}
 800388a:	bf00      	nop
                            SCB_AIRCR_SYSRESETREQ_Msk    );         /* Keep priority group unchanged */
  __DSB();                                                          /* Ensure completion of memory access */

  for(;;)                                                           /* wait until reset */
  {
    __NOP();
 800388c:	bf00      	nop
 800388e:	e7fd      	b.n	800388c <__NVIC_SystemReset+0x20>
 8003890:	e000ed00 	.word	0xe000ed00
 8003894:	05fa0004 	.word	0x05fa0004

08003898 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8003898:	b580      	push	{r7, lr}
 800389a:	b082      	sub	sp, #8
 800389c:	af00      	add	r7, sp, #0
 800389e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80038a0:	687b      	ldr	r3, [r7, #4]
 80038a2:	3b01      	subs	r3, #1
 80038a4:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80038a8:	d301      	bcc.n	80038ae <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80038aa:	2301      	movs	r3, #1
 80038ac:	e00f      	b.n	80038ce <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80038ae:	4a0a      	ldr	r2, [pc, #40]	; (80038d8 <SysTick_Config+0x40>)
 80038b0:	687b      	ldr	r3, [r7, #4]
 80038b2:	3b01      	subs	r3, #1
 80038b4:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80038b6:	210f      	movs	r1, #15
 80038b8:	f04f 30ff 	mov.w	r0, #4294967295
 80038bc:	f7ff ff78 	bl	80037b0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80038c0:	4b05      	ldr	r3, [pc, #20]	; (80038d8 <SysTick_Config+0x40>)
 80038c2:	2200      	movs	r2, #0
 80038c4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80038c6:	4b04      	ldr	r3, [pc, #16]	; (80038d8 <SysTick_Config+0x40>)
 80038c8:	2207      	movs	r2, #7
 80038ca:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80038cc:	2300      	movs	r3, #0
}
 80038ce:	4618      	mov	r0, r3
 80038d0:	3708      	adds	r7, #8
 80038d2:	46bd      	mov	sp, r7
 80038d4:	bd80      	pop	{r7, pc}
 80038d6:	bf00      	nop
 80038d8:	e000e010 	.word	0xe000e010

080038dc <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80038dc:	b580      	push	{r7, lr}
 80038de:	b082      	sub	sp, #8
 80038e0:	af00      	add	r7, sp, #0
 80038e2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80038e4:	6878      	ldr	r0, [r7, #4]
 80038e6:	f7ff ff13 	bl	8003710 <__NVIC_SetPriorityGrouping>
}
 80038ea:	bf00      	nop
 80038ec:	3708      	adds	r7, #8
 80038ee:	46bd      	mov	sp, r7
 80038f0:	bd80      	pop	{r7, pc}

080038f2 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80038f2:	b580      	push	{r7, lr}
 80038f4:	b086      	sub	sp, #24
 80038f6:	af00      	add	r7, sp, #0
 80038f8:	4603      	mov	r3, r0
 80038fa:	60b9      	str	r1, [r7, #8]
 80038fc:	607a      	str	r2, [r7, #4]
 80038fe:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8003900:	2300      	movs	r3, #0
 8003902:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8003904:	f7ff ff28 	bl	8003758 <__NVIC_GetPriorityGrouping>
 8003908:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800390a:	687a      	ldr	r2, [r7, #4]
 800390c:	68b9      	ldr	r1, [r7, #8]
 800390e:	6978      	ldr	r0, [r7, #20]
 8003910:	f7ff ff78 	bl	8003804 <NVIC_EncodePriority>
 8003914:	4602      	mov	r2, r0
 8003916:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800391a:	4611      	mov	r1, r2
 800391c:	4618      	mov	r0, r3
 800391e:	f7ff ff47 	bl	80037b0 <__NVIC_SetPriority>
}
 8003922:	bf00      	nop
 8003924:	3718      	adds	r7, #24
 8003926:	46bd      	mov	sp, r7
 8003928:	bd80      	pop	{r7, pc}

0800392a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800392a:	b580      	push	{r7, lr}
 800392c:	b082      	sub	sp, #8
 800392e:	af00      	add	r7, sp, #0
 8003930:	4603      	mov	r3, r0
 8003932:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003934:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003938:	4618      	mov	r0, r3
 800393a:	f7ff ff1b 	bl	8003774 <__NVIC_EnableIRQ>
}
 800393e:	bf00      	nop
 8003940:	3708      	adds	r7, #8
 8003942:	46bd      	mov	sp, r7
 8003944:	bd80      	pop	{r7, pc}

08003946 <HAL_NVIC_SystemReset>:
/**
  * @brief  Initiates a system reset request to reset the MCU.
  * @retval None
  */
void HAL_NVIC_SystemReset(void)
{
 8003946:	b580      	push	{r7, lr}
 8003948:	af00      	add	r7, sp, #0
  /* System Reset */
  NVIC_SystemReset();
 800394a:	f7ff ff8f 	bl	800386c <__NVIC_SystemReset>

0800394e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800394e:	b580      	push	{r7, lr}
 8003950:	b082      	sub	sp, #8
 8003952:	af00      	add	r7, sp, #0
 8003954:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8003956:	6878      	ldr	r0, [r7, #4]
 8003958:	f7ff ff9e 	bl	8003898 <SysTick_Config>
 800395c:	4603      	mov	r3, r0
}
 800395e:	4618      	mov	r0, r3
 8003960:	3708      	adds	r7, #8
 8003962:	46bd      	mov	sp, r7
 8003964:	bd80      	pop	{r7, pc}
	...

08003968 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8003968:	b580      	push	{r7, lr}
 800396a:	b086      	sub	sp, #24
 800396c:	af00      	add	r7, sp, #0
 800396e:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8003970:	2300      	movs	r3, #0
 8003972:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8003974:	f7ff f8ca 	bl	8002b0c <HAL_GetTick>
 8003978:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 800397a:	687b      	ldr	r3, [r7, #4]
 800397c:	2b00      	cmp	r3, #0
 800397e:	d101      	bne.n	8003984 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8003980:	2301      	movs	r3, #1
 8003982:	e099      	b.n	8003ab8 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }
  
  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8003984:	687b      	ldr	r3, [r7, #4]
 8003986:	2200      	movs	r2, #0
 8003988:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 800398c:	687b      	ldr	r3, [r7, #4]
 800398e:	2202      	movs	r2, #2
 8003990:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8003994:	687b      	ldr	r3, [r7, #4]
 8003996:	681b      	ldr	r3, [r3, #0]
 8003998:	681a      	ldr	r2, [r3, #0]
 800399a:	687b      	ldr	r3, [r7, #4]
 800399c:	681b      	ldr	r3, [r3, #0]
 800399e:	f022 0201 	bic.w	r2, r2, #1
 80039a2:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80039a4:	e00f      	b.n	80039c6 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80039a6:	f7ff f8b1 	bl	8002b0c <HAL_GetTick>
 80039aa:	4602      	mov	r2, r0
 80039ac:	693b      	ldr	r3, [r7, #16]
 80039ae:	1ad3      	subs	r3, r2, r3
 80039b0:	2b05      	cmp	r3, #5
 80039b2:	d908      	bls.n	80039c6 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80039b4:	687b      	ldr	r3, [r7, #4]
 80039b6:	2220      	movs	r2, #32
 80039b8:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 80039ba:	687b      	ldr	r3, [r7, #4]
 80039bc:	2203      	movs	r2, #3
 80039be:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 80039c2:	2303      	movs	r3, #3
 80039c4:	e078      	b.n	8003ab8 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80039c6:	687b      	ldr	r3, [r7, #4]
 80039c8:	681b      	ldr	r3, [r3, #0]
 80039ca:	681b      	ldr	r3, [r3, #0]
 80039cc:	f003 0301 	and.w	r3, r3, #1
 80039d0:	2b00      	cmp	r3, #0
 80039d2:	d1e8      	bne.n	80039a6 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 80039d4:	687b      	ldr	r3, [r7, #4]
 80039d6:	681b      	ldr	r3, [r3, #0]
 80039d8:	681b      	ldr	r3, [r3, #0]
 80039da:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 80039dc:	697a      	ldr	r2, [r7, #20]
 80039de:	4b38      	ldr	r3, [pc, #224]	; (8003ac0 <HAL_DMA_Init+0x158>)
 80039e0:	4013      	ands	r3, r2
 80039e2:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80039e4:	687b      	ldr	r3, [r7, #4]
 80039e6:	685a      	ldr	r2, [r3, #4]
 80039e8:	687b      	ldr	r3, [r7, #4]
 80039ea:	689b      	ldr	r3, [r3, #8]
 80039ec:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80039ee:	687b      	ldr	r3, [r7, #4]
 80039f0:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80039f2:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80039f4:	687b      	ldr	r3, [r7, #4]
 80039f6:	691b      	ldr	r3, [r3, #16]
 80039f8:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80039fa:	687b      	ldr	r3, [r7, #4]
 80039fc:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80039fe:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003a00:	687b      	ldr	r3, [r7, #4]
 8003a02:	699b      	ldr	r3, [r3, #24]
 8003a04:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003a06:	687b      	ldr	r3, [r7, #4]
 8003a08:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003a0a:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003a0c:	687b      	ldr	r3, [r7, #4]
 8003a0e:	6a1b      	ldr	r3, [r3, #32]
 8003a10:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8003a12:	697a      	ldr	r2, [r7, #20]
 8003a14:	4313      	orrs	r3, r2
 8003a16:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8003a18:	687b      	ldr	r3, [r7, #4]
 8003a1a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003a1c:	2b04      	cmp	r3, #4
 8003a1e:	d107      	bne.n	8003a30 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8003a20:	687b      	ldr	r3, [r7, #4]
 8003a22:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003a24:	687b      	ldr	r3, [r7, #4]
 8003a26:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003a28:	4313      	orrs	r3, r2
 8003a2a:	697a      	ldr	r2, [r7, #20]
 8003a2c:	4313      	orrs	r3, r2
 8003a2e:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8003a30:	687b      	ldr	r3, [r7, #4]
 8003a32:	681b      	ldr	r3, [r3, #0]
 8003a34:	697a      	ldr	r2, [r7, #20]
 8003a36:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8003a38:	687b      	ldr	r3, [r7, #4]
 8003a3a:	681b      	ldr	r3, [r3, #0]
 8003a3c:	695b      	ldr	r3, [r3, #20]
 8003a3e:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8003a40:	697b      	ldr	r3, [r7, #20]
 8003a42:	f023 0307 	bic.w	r3, r3, #7
 8003a46:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8003a48:	687b      	ldr	r3, [r7, #4]
 8003a4a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003a4c:	697a      	ldr	r2, [r7, #20]
 8003a4e:	4313      	orrs	r3, r2
 8003a50:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8003a52:	687b      	ldr	r3, [r7, #4]
 8003a54:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003a56:	2b04      	cmp	r3, #4
 8003a58:	d117      	bne.n	8003a8a <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8003a5a:	687b      	ldr	r3, [r7, #4]
 8003a5c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003a5e:	697a      	ldr	r2, [r7, #20]
 8003a60:	4313      	orrs	r3, r2
 8003a62:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8003a64:	687b      	ldr	r3, [r7, #4]
 8003a66:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003a68:	2b00      	cmp	r3, #0
 8003a6a:	d00e      	beq.n	8003a8a <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8003a6c:	6878      	ldr	r0, [r7, #4]
 8003a6e:	f000 fb09 	bl	8004084 <DMA_CheckFifoParam>
 8003a72:	4603      	mov	r3, r0
 8003a74:	2b00      	cmp	r3, #0
 8003a76:	d008      	beq.n	8003a8a <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8003a78:	687b      	ldr	r3, [r7, #4]
 8003a7a:	2240      	movs	r2, #64	; 0x40
 8003a7c:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8003a7e:	687b      	ldr	r3, [r7, #4]
 8003a80:	2201      	movs	r2, #1
 8003a82:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 8003a86:	2301      	movs	r3, #1
 8003a88:	e016      	b.n	8003ab8 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8003a8a:	687b      	ldr	r3, [r7, #4]
 8003a8c:	681b      	ldr	r3, [r3, #0]
 8003a8e:	697a      	ldr	r2, [r7, #20]
 8003a90:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8003a92:	6878      	ldr	r0, [r7, #4]
 8003a94:	f000 fac0 	bl	8004018 <DMA_CalcBaseAndBitshift>
 8003a98:	4603      	mov	r3, r0
 8003a9a:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003a9c:	687b      	ldr	r3, [r7, #4]
 8003a9e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003aa0:	223f      	movs	r2, #63	; 0x3f
 8003aa2:	409a      	lsls	r2, r3
 8003aa4:	68fb      	ldr	r3, [r7, #12]
 8003aa6:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003aa8:	687b      	ldr	r3, [r7, #4]
 8003aaa:	2200      	movs	r2, #0
 8003aac:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8003aae:	687b      	ldr	r3, [r7, #4]
 8003ab0:	2201      	movs	r2, #1
 8003ab2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 8003ab6:	2300      	movs	r3, #0
}
 8003ab8:	4618      	mov	r0, r3
 8003aba:	3718      	adds	r7, #24
 8003abc:	46bd      	mov	sp, r7
 8003abe:	bd80      	pop	{r7, pc}
 8003ac0:	e010803f 	.word	0xe010803f

08003ac4 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003ac4:	b580      	push	{r7, lr}
 8003ac6:	b086      	sub	sp, #24
 8003ac8:	af00      	add	r7, sp, #0
 8003aca:	60f8      	str	r0, [r7, #12]
 8003acc:	60b9      	str	r1, [r7, #8]
 8003ace:	607a      	str	r2, [r7, #4]
 8003ad0:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8003ad2:	2300      	movs	r3, #0
 8003ad4:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8003ad6:	68fb      	ldr	r3, [r7, #12]
 8003ad8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003ada:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8003adc:	68fb      	ldr	r3, [r7, #12]
 8003ade:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8003ae2:	2b01      	cmp	r3, #1
 8003ae4:	d101      	bne.n	8003aea <HAL_DMA_Start_IT+0x26>
 8003ae6:	2302      	movs	r3, #2
 8003ae8:	e048      	b.n	8003b7c <HAL_DMA_Start_IT+0xb8>
 8003aea:	68fb      	ldr	r3, [r7, #12]
 8003aec:	2201      	movs	r2, #1
 8003aee:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8003af2:	68fb      	ldr	r3, [r7, #12]
 8003af4:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8003af8:	b2db      	uxtb	r3, r3
 8003afa:	2b01      	cmp	r3, #1
 8003afc:	d137      	bne.n	8003b6e <HAL_DMA_Start_IT+0xaa>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8003afe:	68fb      	ldr	r3, [r7, #12]
 8003b00:	2202      	movs	r2, #2
 8003b02:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003b06:	68fb      	ldr	r3, [r7, #12]
 8003b08:	2200      	movs	r2, #0
 8003b0a:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8003b0c:	683b      	ldr	r3, [r7, #0]
 8003b0e:	687a      	ldr	r2, [r7, #4]
 8003b10:	68b9      	ldr	r1, [r7, #8]
 8003b12:	68f8      	ldr	r0, [r7, #12]
 8003b14:	f000 fa52 	bl	8003fbc <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003b18:	68fb      	ldr	r3, [r7, #12]
 8003b1a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003b1c:	223f      	movs	r2, #63	; 0x3f
 8003b1e:	409a      	lsls	r2, r3
 8003b20:	693b      	ldr	r3, [r7, #16]
 8003b22:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8003b24:	68fb      	ldr	r3, [r7, #12]
 8003b26:	681b      	ldr	r3, [r3, #0]
 8003b28:	681a      	ldr	r2, [r3, #0]
 8003b2a:	68fb      	ldr	r3, [r7, #12]
 8003b2c:	681b      	ldr	r3, [r3, #0]
 8003b2e:	f042 0216 	orr.w	r2, r2, #22
 8003b32:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR |= DMA_IT_FE;
 8003b34:	68fb      	ldr	r3, [r7, #12]
 8003b36:	681b      	ldr	r3, [r3, #0]
 8003b38:	695a      	ldr	r2, [r3, #20]
 8003b3a:	68fb      	ldr	r3, [r7, #12]
 8003b3c:	681b      	ldr	r3, [r3, #0]
 8003b3e:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8003b42:	615a      	str	r2, [r3, #20]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8003b44:	68fb      	ldr	r3, [r7, #12]
 8003b46:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003b48:	2b00      	cmp	r3, #0
 8003b4a:	d007      	beq.n	8003b5c <HAL_DMA_Start_IT+0x98>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8003b4c:	68fb      	ldr	r3, [r7, #12]
 8003b4e:	681b      	ldr	r3, [r3, #0]
 8003b50:	681a      	ldr	r2, [r3, #0]
 8003b52:	68fb      	ldr	r3, [r7, #12]
 8003b54:	681b      	ldr	r3, [r3, #0]
 8003b56:	f042 0208 	orr.w	r2, r2, #8
 8003b5a:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8003b5c:	68fb      	ldr	r3, [r7, #12]
 8003b5e:	681b      	ldr	r3, [r3, #0]
 8003b60:	681a      	ldr	r2, [r3, #0]
 8003b62:	68fb      	ldr	r3, [r7, #12]
 8003b64:	681b      	ldr	r3, [r3, #0]
 8003b66:	f042 0201 	orr.w	r2, r2, #1
 8003b6a:	601a      	str	r2, [r3, #0]
 8003b6c:	e005      	b.n	8003b7a <HAL_DMA_Start_IT+0xb6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8003b6e:	68fb      	ldr	r3, [r7, #12]
 8003b70:	2200      	movs	r2, #0
 8003b72:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 8003b76:	2302      	movs	r3, #2
 8003b78:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 8003b7a:	7dfb      	ldrb	r3, [r7, #23]
}
 8003b7c:	4618      	mov	r0, r3
 8003b7e:	3718      	adds	r7, #24
 8003b80:	46bd      	mov	sp, r7
 8003b82:	bd80      	pop	{r7, pc}

08003b84 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8003b84:	b580      	push	{r7, lr}
 8003b86:	b084      	sub	sp, #16
 8003b88:	af00      	add	r7, sp, #0
 8003b8a:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8003b8c:	687b      	ldr	r3, [r7, #4]
 8003b8e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003b90:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8003b92:	f7fe ffbb 	bl	8002b0c <HAL_GetTick>
 8003b96:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8003b98:	687b      	ldr	r3, [r7, #4]
 8003b9a:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8003b9e:	b2db      	uxtb	r3, r3
 8003ba0:	2b02      	cmp	r3, #2
 8003ba2:	d008      	beq.n	8003bb6 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003ba4:	687b      	ldr	r3, [r7, #4]
 8003ba6:	2280      	movs	r2, #128	; 0x80
 8003ba8:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003baa:	687b      	ldr	r3, [r7, #4]
 8003bac:	2200      	movs	r2, #0
 8003bae:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 8003bb2:	2301      	movs	r3, #1
 8003bb4:	e052      	b.n	8003c5c <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8003bb6:	687b      	ldr	r3, [r7, #4]
 8003bb8:	681b      	ldr	r3, [r3, #0]
 8003bba:	681a      	ldr	r2, [r3, #0]
 8003bbc:	687b      	ldr	r3, [r7, #4]
 8003bbe:	681b      	ldr	r3, [r3, #0]
 8003bc0:	f022 0216 	bic.w	r2, r2, #22
 8003bc4:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8003bc6:	687b      	ldr	r3, [r7, #4]
 8003bc8:	681b      	ldr	r3, [r3, #0]
 8003bca:	695a      	ldr	r2, [r3, #20]
 8003bcc:	687b      	ldr	r3, [r7, #4]
 8003bce:	681b      	ldr	r3, [r3, #0]
 8003bd0:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8003bd4:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8003bd6:	687b      	ldr	r3, [r7, #4]
 8003bd8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003bda:	2b00      	cmp	r3, #0
 8003bdc:	d103      	bne.n	8003be6 <HAL_DMA_Abort+0x62>
 8003bde:	687b      	ldr	r3, [r7, #4]
 8003be0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003be2:	2b00      	cmp	r3, #0
 8003be4:	d007      	beq.n	8003bf6 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8003be6:	687b      	ldr	r3, [r7, #4]
 8003be8:	681b      	ldr	r3, [r3, #0]
 8003bea:	681a      	ldr	r2, [r3, #0]
 8003bec:	687b      	ldr	r3, [r7, #4]
 8003bee:	681b      	ldr	r3, [r3, #0]
 8003bf0:	f022 0208 	bic.w	r2, r2, #8
 8003bf4:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8003bf6:	687b      	ldr	r3, [r7, #4]
 8003bf8:	681b      	ldr	r3, [r3, #0]
 8003bfa:	681a      	ldr	r2, [r3, #0]
 8003bfc:	687b      	ldr	r3, [r7, #4]
 8003bfe:	681b      	ldr	r3, [r3, #0]
 8003c00:	f022 0201 	bic.w	r2, r2, #1
 8003c04:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003c06:	e013      	b.n	8003c30 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8003c08:	f7fe ff80 	bl	8002b0c <HAL_GetTick>
 8003c0c:	4602      	mov	r2, r0
 8003c0e:	68bb      	ldr	r3, [r7, #8]
 8003c10:	1ad3      	subs	r3, r2, r3
 8003c12:	2b05      	cmp	r3, #5
 8003c14:	d90c      	bls.n	8003c30 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8003c16:	687b      	ldr	r3, [r7, #4]
 8003c18:	2220      	movs	r2, #32
 8003c1a:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8003c1c:	687b      	ldr	r3, [r7, #4]
 8003c1e:	2200      	movs	r2, #0
 8003c20:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8003c24:	687b      	ldr	r3, [r7, #4]
 8003c26:	2203      	movs	r2, #3
 8003c28:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_TIMEOUT;
 8003c2c:	2303      	movs	r3, #3
 8003c2e:	e015      	b.n	8003c5c <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003c30:	687b      	ldr	r3, [r7, #4]
 8003c32:	681b      	ldr	r3, [r3, #0]
 8003c34:	681b      	ldr	r3, [r3, #0]
 8003c36:	f003 0301 	and.w	r3, r3, #1
 8003c3a:	2b00      	cmp	r3, #0
 8003c3c:	d1e4      	bne.n	8003c08 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003c3e:	687b      	ldr	r3, [r7, #4]
 8003c40:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003c42:	223f      	movs	r2, #63	; 0x3f
 8003c44:	409a      	lsls	r2, r3
 8003c46:	68fb      	ldr	r3, [r7, #12]
 8003c48:	609a      	str	r2, [r3, #8]
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003c4a:	687b      	ldr	r3, [r7, #4]
 8003c4c:	2200      	movs	r2, #0
 8003c4e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8003c52:	687b      	ldr	r3, [r7, #4]
 8003c54:	2201      	movs	r2, #1
 8003c56:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  }
  return HAL_OK;
 8003c5a:	2300      	movs	r3, #0
}
 8003c5c:	4618      	mov	r0, r3
 8003c5e:	3710      	adds	r7, #16
 8003c60:	46bd      	mov	sp, r7
 8003c62:	bd80      	pop	{r7, pc}

08003c64 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8003c64:	b480      	push	{r7}
 8003c66:	b083      	sub	sp, #12
 8003c68:	af00      	add	r7, sp, #0
 8003c6a:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8003c6c:	687b      	ldr	r3, [r7, #4]
 8003c6e:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8003c72:	b2db      	uxtb	r3, r3
 8003c74:	2b02      	cmp	r3, #2
 8003c76:	d004      	beq.n	8003c82 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003c78:	687b      	ldr	r3, [r7, #4]
 8003c7a:	2280      	movs	r2, #128	; 0x80
 8003c7c:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 8003c7e:	2301      	movs	r3, #1
 8003c80:	e00c      	b.n	8003c9c <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8003c82:	687b      	ldr	r3, [r7, #4]
 8003c84:	2205      	movs	r2, #5
 8003c86:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8003c8a:	687b      	ldr	r3, [r7, #4]
 8003c8c:	681b      	ldr	r3, [r3, #0]
 8003c8e:	681a      	ldr	r2, [r3, #0]
 8003c90:	687b      	ldr	r3, [r7, #4]
 8003c92:	681b      	ldr	r3, [r3, #0]
 8003c94:	f022 0201 	bic.w	r2, r2, #1
 8003c98:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8003c9a:	2300      	movs	r3, #0
}
 8003c9c:	4618      	mov	r0, r3
 8003c9e:	370c      	adds	r7, #12
 8003ca0:	46bd      	mov	sp, r7
 8003ca2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ca6:	4770      	bx	lr

08003ca8 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8003ca8:	b580      	push	{r7, lr}
 8003caa:	b086      	sub	sp, #24
 8003cac:	af00      	add	r7, sp, #0
 8003cae:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0;
 8003cb0:	2300      	movs	r3, #0
 8003cb2:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600;
 8003cb4:	4b92      	ldr	r3, [pc, #584]	; (8003f00 <HAL_DMA_IRQHandler+0x258>)
 8003cb6:	681b      	ldr	r3, [r3, #0]
 8003cb8:	4a92      	ldr	r2, [pc, #584]	; (8003f04 <HAL_DMA_IRQHandler+0x25c>)
 8003cba:	fba2 2303 	umull	r2, r3, r2, r3
 8003cbe:	0a9b      	lsrs	r3, r3, #10
 8003cc0:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8003cc2:	687b      	ldr	r3, [r7, #4]
 8003cc4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003cc6:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8003cc8:	693b      	ldr	r3, [r7, #16]
 8003cca:	681b      	ldr	r3, [r3, #0]
 8003ccc:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8003cce:	687b      	ldr	r3, [r7, #4]
 8003cd0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003cd2:	2208      	movs	r2, #8
 8003cd4:	409a      	lsls	r2, r3
 8003cd6:	68fb      	ldr	r3, [r7, #12]
 8003cd8:	4013      	ands	r3, r2
 8003cda:	2b00      	cmp	r3, #0
 8003cdc:	d01a      	beq.n	8003d14 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8003cde:	687b      	ldr	r3, [r7, #4]
 8003ce0:	681b      	ldr	r3, [r3, #0]
 8003ce2:	681b      	ldr	r3, [r3, #0]
 8003ce4:	f003 0304 	and.w	r3, r3, #4
 8003ce8:	2b00      	cmp	r3, #0
 8003cea:	d013      	beq.n	8003d14 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8003cec:	687b      	ldr	r3, [r7, #4]
 8003cee:	681b      	ldr	r3, [r3, #0]
 8003cf0:	681a      	ldr	r2, [r3, #0]
 8003cf2:	687b      	ldr	r3, [r7, #4]
 8003cf4:	681b      	ldr	r3, [r3, #0]
 8003cf6:	f022 0204 	bic.w	r2, r2, #4
 8003cfa:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8003cfc:	687b      	ldr	r3, [r7, #4]
 8003cfe:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003d00:	2208      	movs	r2, #8
 8003d02:	409a      	lsls	r2, r3
 8003d04:	693b      	ldr	r3, [r7, #16]
 8003d06:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8003d08:	687b      	ldr	r3, [r7, #4]
 8003d0a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003d0c:	f043 0201 	orr.w	r2, r3, #1
 8003d10:	687b      	ldr	r3, [r7, #4]
 8003d12:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8003d14:	687b      	ldr	r3, [r7, #4]
 8003d16:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003d18:	2201      	movs	r2, #1
 8003d1a:	409a      	lsls	r2, r3
 8003d1c:	68fb      	ldr	r3, [r7, #12]
 8003d1e:	4013      	ands	r3, r2
 8003d20:	2b00      	cmp	r3, #0
 8003d22:	d012      	beq.n	8003d4a <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8003d24:	687b      	ldr	r3, [r7, #4]
 8003d26:	681b      	ldr	r3, [r3, #0]
 8003d28:	695b      	ldr	r3, [r3, #20]
 8003d2a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003d2e:	2b00      	cmp	r3, #0
 8003d30:	d00b      	beq.n	8003d4a <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8003d32:	687b      	ldr	r3, [r7, #4]
 8003d34:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003d36:	2201      	movs	r2, #1
 8003d38:	409a      	lsls	r2, r3
 8003d3a:	693b      	ldr	r3, [r7, #16]
 8003d3c:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8003d3e:	687b      	ldr	r3, [r7, #4]
 8003d40:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003d42:	f043 0202 	orr.w	r2, r3, #2
 8003d46:	687b      	ldr	r3, [r7, #4]
 8003d48:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8003d4a:	687b      	ldr	r3, [r7, #4]
 8003d4c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003d4e:	2204      	movs	r2, #4
 8003d50:	409a      	lsls	r2, r3
 8003d52:	68fb      	ldr	r3, [r7, #12]
 8003d54:	4013      	ands	r3, r2
 8003d56:	2b00      	cmp	r3, #0
 8003d58:	d012      	beq.n	8003d80 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8003d5a:	687b      	ldr	r3, [r7, #4]
 8003d5c:	681b      	ldr	r3, [r3, #0]
 8003d5e:	681b      	ldr	r3, [r3, #0]
 8003d60:	f003 0302 	and.w	r3, r3, #2
 8003d64:	2b00      	cmp	r3, #0
 8003d66:	d00b      	beq.n	8003d80 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8003d68:	687b      	ldr	r3, [r7, #4]
 8003d6a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003d6c:	2204      	movs	r2, #4
 8003d6e:	409a      	lsls	r2, r3
 8003d70:	693b      	ldr	r3, [r7, #16]
 8003d72:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8003d74:	687b      	ldr	r3, [r7, #4]
 8003d76:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003d78:	f043 0204 	orr.w	r2, r3, #4
 8003d7c:	687b      	ldr	r3, [r7, #4]
 8003d7e:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8003d80:	687b      	ldr	r3, [r7, #4]
 8003d82:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003d84:	2210      	movs	r2, #16
 8003d86:	409a      	lsls	r2, r3
 8003d88:	68fb      	ldr	r3, [r7, #12]
 8003d8a:	4013      	ands	r3, r2
 8003d8c:	2b00      	cmp	r3, #0
 8003d8e:	d043      	beq.n	8003e18 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8003d90:	687b      	ldr	r3, [r7, #4]
 8003d92:	681b      	ldr	r3, [r3, #0]
 8003d94:	681b      	ldr	r3, [r3, #0]
 8003d96:	f003 0308 	and.w	r3, r3, #8
 8003d9a:	2b00      	cmp	r3, #0
 8003d9c:	d03c      	beq.n	8003e18 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8003d9e:	687b      	ldr	r3, [r7, #4]
 8003da0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003da2:	2210      	movs	r2, #16
 8003da4:	409a      	lsls	r2, r3
 8003da6:	693b      	ldr	r3, [r7, #16]
 8003da8:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8003daa:	687b      	ldr	r3, [r7, #4]
 8003dac:	681b      	ldr	r3, [r3, #0]
 8003dae:	681b      	ldr	r3, [r3, #0]
 8003db0:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003db4:	2b00      	cmp	r3, #0
 8003db6:	d018      	beq.n	8003dea <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8003db8:	687b      	ldr	r3, [r7, #4]
 8003dba:	681b      	ldr	r3, [r3, #0]
 8003dbc:	681b      	ldr	r3, [r3, #0]
 8003dbe:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8003dc2:	2b00      	cmp	r3, #0
 8003dc4:	d108      	bne.n	8003dd8 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8003dc6:	687b      	ldr	r3, [r7, #4]
 8003dc8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003dca:	2b00      	cmp	r3, #0
 8003dcc:	d024      	beq.n	8003e18 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8003dce:	687b      	ldr	r3, [r7, #4]
 8003dd0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003dd2:	6878      	ldr	r0, [r7, #4]
 8003dd4:	4798      	blx	r3
 8003dd6:	e01f      	b.n	8003e18 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8003dd8:	687b      	ldr	r3, [r7, #4]
 8003dda:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003ddc:	2b00      	cmp	r3, #0
 8003dde:	d01b      	beq.n	8003e18 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8003de0:	687b      	ldr	r3, [r7, #4]
 8003de2:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003de4:	6878      	ldr	r0, [r7, #4]
 8003de6:	4798      	blx	r3
 8003de8:	e016      	b.n	8003e18 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8003dea:	687b      	ldr	r3, [r7, #4]
 8003dec:	681b      	ldr	r3, [r3, #0]
 8003dee:	681b      	ldr	r3, [r3, #0]
 8003df0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003df4:	2b00      	cmp	r3, #0
 8003df6:	d107      	bne.n	8003e08 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8003df8:	687b      	ldr	r3, [r7, #4]
 8003dfa:	681b      	ldr	r3, [r3, #0]
 8003dfc:	681a      	ldr	r2, [r3, #0]
 8003dfe:	687b      	ldr	r3, [r7, #4]
 8003e00:	681b      	ldr	r3, [r3, #0]
 8003e02:	f022 0208 	bic.w	r2, r2, #8
 8003e06:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8003e08:	687b      	ldr	r3, [r7, #4]
 8003e0a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003e0c:	2b00      	cmp	r3, #0
 8003e0e:	d003      	beq.n	8003e18 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8003e10:	687b      	ldr	r3, [r7, #4]
 8003e12:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003e14:	6878      	ldr	r0, [r7, #4]
 8003e16:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8003e18:	687b      	ldr	r3, [r7, #4]
 8003e1a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003e1c:	2220      	movs	r2, #32
 8003e1e:	409a      	lsls	r2, r3
 8003e20:	68fb      	ldr	r3, [r7, #12]
 8003e22:	4013      	ands	r3, r2
 8003e24:	2b00      	cmp	r3, #0
 8003e26:	f000 808e 	beq.w	8003f46 <HAL_DMA_IRQHandler+0x29e>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8003e2a:	687b      	ldr	r3, [r7, #4]
 8003e2c:	681b      	ldr	r3, [r3, #0]
 8003e2e:	681b      	ldr	r3, [r3, #0]
 8003e30:	f003 0310 	and.w	r3, r3, #16
 8003e34:	2b00      	cmp	r3, #0
 8003e36:	f000 8086 	beq.w	8003f46 <HAL_DMA_IRQHandler+0x29e>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8003e3a:	687b      	ldr	r3, [r7, #4]
 8003e3c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003e3e:	2220      	movs	r2, #32
 8003e40:	409a      	lsls	r2, r3
 8003e42:	693b      	ldr	r3, [r7, #16]
 8003e44:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8003e46:	687b      	ldr	r3, [r7, #4]
 8003e48:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8003e4c:	b2db      	uxtb	r3, r3
 8003e4e:	2b05      	cmp	r3, #5
 8003e50:	d136      	bne.n	8003ec0 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8003e52:	687b      	ldr	r3, [r7, #4]
 8003e54:	681b      	ldr	r3, [r3, #0]
 8003e56:	681a      	ldr	r2, [r3, #0]
 8003e58:	687b      	ldr	r3, [r7, #4]
 8003e5a:	681b      	ldr	r3, [r3, #0]
 8003e5c:	f022 0216 	bic.w	r2, r2, #22
 8003e60:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8003e62:	687b      	ldr	r3, [r7, #4]
 8003e64:	681b      	ldr	r3, [r3, #0]
 8003e66:	695a      	ldr	r2, [r3, #20]
 8003e68:	687b      	ldr	r3, [r7, #4]
 8003e6a:	681b      	ldr	r3, [r3, #0]
 8003e6c:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8003e70:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8003e72:	687b      	ldr	r3, [r7, #4]
 8003e74:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003e76:	2b00      	cmp	r3, #0
 8003e78:	d103      	bne.n	8003e82 <HAL_DMA_IRQHandler+0x1da>
 8003e7a:	687b      	ldr	r3, [r7, #4]
 8003e7c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003e7e:	2b00      	cmp	r3, #0
 8003e80:	d007      	beq.n	8003e92 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8003e82:	687b      	ldr	r3, [r7, #4]
 8003e84:	681b      	ldr	r3, [r3, #0]
 8003e86:	681a      	ldr	r2, [r3, #0]
 8003e88:	687b      	ldr	r3, [r7, #4]
 8003e8a:	681b      	ldr	r3, [r3, #0]
 8003e8c:	f022 0208 	bic.w	r2, r2, #8
 8003e90:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003e92:	687b      	ldr	r3, [r7, #4]
 8003e94:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003e96:	223f      	movs	r2, #63	; 0x3f
 8003e98:	409a      	lsls	r2, r3
 8003e9a:	693b      	ldr	r3, [r7, #16]
 8003e9c:	609a      	str	r2, [r3, #8]

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8003e9e:	687b      	ldr	r3, [r7, #4]
 8003ea0:	2200      	movs	r2, #0
 8003ea2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8003ea6:	687b      	ldr	r3, [r7, #4]
 8003ea8:	2201      	movs	r2, #1
 8003eaa:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        if(hdma->XferAbortCallback != NULL)
 8003eae:	687b      	ldr	r3, [r7, #4]
 8003eb0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003eb2:	2b00      	cmp	r3, #0
 8003eb4:	d07d      	beq.n	8003fb2 <HAL_DMA_IRQHandler+0x30a>
        {
          hdma->XferAbortCallback(hdma);
 8003eb6:	687b      	ldr	r3, [r7, #4]
 8003eb8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003eba:	6878      	ldr	r0, [r7, #4]
 8003ebc:	4798      	blx	r3
        }
        return;
 8003ebe:	e078      	b.n	8003fb2 <HAL_DMA_IRQHandler+0x30a>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8003ec0:	687b      	ldr	r3, [r7, #4]
 8003ec2:	681b      	ldr	r3, [r3, #0]
 8003ec4:	681b      	ldr	r3, [r3, #0]
 8003ec6:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003eca:	2b00      	cmp	r3, #0
 8003ecc:	d01c      	beq.n	8003f08 <HAL_DMA_IRQHandler+0x260>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8003ece:	687b      	ldr	r3, [r7, #4]
 8003ed0:	681b      	ldr	r3, [r3, #0]
 8003ed2:	681b      	ldr	r3, [r3, #0]
 8003ed4:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8003ed8:	2b00      	cmp	r3, #0
 8003eda:	d108      	bne.n	8003eee <HAL_DMA_IRQHandler+0x246>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8003edc:	687b      	ldr	r3, [r7, #4]
 8003ede:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003ee0:	2b00      	cmp	r3, #0
 8003ee2:	d030      	beq.n	8003f46 <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8003ee4:	687b      	ldr	r3, [r7, #4]
 8003ee6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003ee8:	6878      	ldr	r0, [r7, #4]
 8003eea:	4798      	blx	r3
 8003eec:	e02b      	b.n	8003f46 <HAL_DMA_IRQHandler+0x29e>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8003eee:	687b      	ldr	r3, [r7, #4]
 8003ef0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003ef2:	2b00      	cmp	r3, #0
 8003ef4:	d027      	beq.n	8003f46 <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8003ef6:	687b      	ldr	r3, [r7, #4]
 8003ef8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003efa:	6878      	ldr	r0, [r7, #4]
 8003efc:	4798      	blx	r3
 8003efe:	e022      	b.n	8003f46 <HAL_DMA_IRQHandler+0x29e>
 8003f00:	2000005c 	.word	0x2000005c
 8003f04:	1b4e81b5 	.word	0x1b4e81b5
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8003f08:	687b      	ldr	r3, [r7, #4]
 8003f0a:	681b      	ldr	r3, [r3, #0]
 8003f0c:	681b      	ldr	r3, [r3, #0]
 8003f0e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003f12:	2b00      	cmp	r3, #0
 8003f14:	d10f      	bne.n	8003f36 <HAL_DMA_IRQHandler+0x28e>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8003f16:	687b      	ldr	r3, [r7, #4]
 8003f18:	681b      	ldr	r3, [r3, #0]
 8003f1a:	681a      	ldr	r2, [r3, #0]
 8003f1c:	687b      	ldr	r3, [r7, #4]
 8003f1e:	681b      	ldr	r3, [r3, #0]
 8003f20:	f022 0210 	bic.w	r2, r2, #16
 8003f24:	601a      	str	r2, [r3, #0]

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8003f26:	687b      	ldr	r3, [r7, #4]
 8003f28:	2200      	movs	r2, #0
 8003f2a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8003f2e:	687b      	ldr	r3, [r7, #4]
 8003f30:	2201      	movs	r2, #1
 8003f32:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        }

        if(hdma->XferCpltCallback != NULL)
 8003f36:	687b      	ldr	r3, [r7, #4]
 8003f38:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003f3a:	2b00      	cmp	r3, #0
 8003f3c:	d003      	beq.n	8003f46 <HAL_DMA_IRQHandler+0x29e>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8003f3e:	687b      	ldr	r3, [r7, #4]
 8003f40:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003f42:	6878      	ldr	r0, [r7, #4]
 8003f44:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8003f46:	687b      	ldr	r3, [r7, #4]
 8003f48:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003f4a:	2b00      	cmp	r3, #0
 8003f4c:	d032      	beq.n	8003fb4 <HAL_DMA_IRQHandler+0x30c>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8003f4e:	687b      	ldr	r3, [r7, #4]
 8003f50:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003f52:	f003 0301 	and.w	r3, r3, #1
 8003f56:	2b00      	cmp	r3, #0
 8003f58:	d022      	beq.n	8003fa0 <HAL_DMA_IRQHandler+0x2f8>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8003f5a:	687b      	ldr	r3, [r7, #4]
 8003f5c:	2205      	movs	r2, #5
 8003f5e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8003f62:	687b      	ldr	r3, [r7, #4]
 8003f64:	681b      	ldr	r3, [r3, #0]
 8003f66:	681a      	ldr	r2, [r3, #0]
 8003f68:	687b      	ldr	r3, [r7, #4]
 8003f6a:	681b      	ldr	r3, [r3, #0]
 8003f6c:	f022 0201 	bic.w	r2, r2, #1
 8003f70:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8003f72:	68bb      	ldr	r3, [r7, #8]
 8003f74:	3301      	adds	r3, #1
 8003f76:	60bb      	str	r3, [r7, #8]
 8003f78:	697a      	ldr	r2, [r7, #20]
 8003f7a:	429a      	cmp	r2, r3
 8003f7c:	d307      	bcc.n	8003f8e <HAL_DMA_IRQHandler+0x2e6>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8003f7e:	687b      	ldr	r3, [r7, #4]
 8003f80:	681b      	ldr	r3, [r3, #0]
 8003f82:	681b      	ldr	r3, [r3, #0]
 8003f84:	f003 0301 	and.w	r3, r3, #1
 8003f88:	2b00      	cmp	r3, #0
 8003f8a:	d1f2      	bne.n	8003f72 <HAL_DMA_IRQHandler+0x2ca>
 8003f8c:	e000      	b.n	8003f90 <HAL_DMA_IRQHandler+0x2e8>
          break;
 8003f8e:	bf00      	nop

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8003f90:	687b      	ldr	r3, [r7, #4]
 8003f92:	2200      	movs	r2, #0
 8003f94:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8003f98:	687b      	ldr	r3, [r7, #4]
 8003f9a:	2201      	movs	r2, #1
 8003f9c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    }

    if(hdma->XferErrorCallback != NULL)
 8003fa0:	687b      	ldr	r3, [r7, #4]
 8003fa2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003fa4:	2b00      	cmp	r3, #0
 8003fa6:	d005      	beq.n	8003fb4 <HAL_DMA_IRQHandler+0x30c>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8003fa8:	687b      	ldr	r3, [r7, #4]
 8003faa:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003fac:	6878      	ldr	r0, [r7, #4]
 8003fae:	4798      	blx	r3
 8003fb0:	e000      	b.n	8003fb4 <HAL_DMA_IRQHandler+0x30c>
        return;
 8003fb2:	bf00      	nop
    }
  }
}
 8003fb4:	3718      	adds	r7, #24
 8003fb6:	46bd      	mov	sp, r7
 8003fb8:	bd80      	pop	{r7, pc}
 8003fba:	bf00      	nop

08003fbc <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003fbc:	b480      	push	{r7}
 8003fbe:	b085      	sub	sp, #20
 8003fc0:	af00      	add	r7, sp, #0
 8003fc2:	60f8      	str	r0, [r7, #12]
 8003fc4:	60b9      	str	r1, [r7, #8]
 8003fc6:	607a      	str	r2, [r7, #4]
 8003fc8:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8003fca:	68fb      	ldr	r3, [r7, #12]
 8003fcc:	681b      	ldr	r3, [r3, #0]
 8003fce:	681a      	ldr	r2, [r3, #0]
 8003fd0:	68fb      	ldr	r3, [r7, #12]
 8003fd2:	681b      	ldr	r3, [r3, #0]
 8003fd4:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8003fd8:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8003fda:	68fb      	ldr	r3, [r7, #12]
 8003fdc:	681b      	ldr	r3, [r3, #0]
 8003fde:	683a      	ldr	r2, [r7, #0]
 8003fe0:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8003fe2:	68fb      	ldr	r3, [r7, #12]
 8003fe4:	689b      	ldr	r3, [r3, #8]
 8003fe6:	2b40      	cmp	r3, #64	; 0x40
 8003fe8:	d108      	bne.n	8003ffc <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8003fea:	68fb      	ldr	r3, [r7, #12]
 8003fec:	681b      	ldr	r3, [r3, #0]
 8003fee:	687a      	ldr	r2, [r7, #4]
 8003ff0:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8003ff2:	68fb      	ldr	r3, [r7, #12]
 8003ff4:	681b      	ldr	r3, [r3, #0]
 8003ff6:	68ba      	ldr	r2, [r7, #8]
 8003ff8:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8003ffa:	e007      	b.n	800400c <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8003ffc:	68fb      	ldr	r3, [r7, #12]
 8003ffe:	681b      	ldr	r3, [r3, #0]
 8004000:	68ba      	ldr	r2, [r7, #8]
 8004002:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8004004:	68fb      	ldr	r3, [r7, #12]
 8004006:	681b      	ldr	r3, [r3, #0]
 8004008:	687a      	ldr	r2, [r7, #4]
 800400a:	60da      	str	r2, [r3, #12]
}
 800400c:	bf00      	nop
 800400e:	3714      	adds	r7, #20
 8004010:	46bd      	mov	sp, r7
 8004012:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004016:	4770      	bx	lr

08004018 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8004018:	b480      	push	{r7}
 800401a:	b085      	sub	sp, #20
 800401c:	af00      	add	r7, sp, #0
 800401e:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8004020:	687b      	ldr	r3, [r7, #4]
 8004022:	681b      	ldr	r3, [r3, #0]
 8004024:	b2db      	uxtb	r3, r3
 8004026:	3b10      	subs	r3, #16
 8004028:	4a13      	ldr	r2, [pc, #76]	; (8004078 <DMA_CalcBaseAndBitshift+0x60>)
 800402a:	fba2 2303 	umull	r2, r3, r2, r3
 800402e:	091b      	lsrs	r3, r3, #4
 8004030:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8004032:	4a12      	ldr	r2, [pc, #72]	; (800407c <DMA_CalcBaseAndBitshift+0x64>)
 8004034:	68fb      	ldr	r3, [r7, #12]
 8004036:	4413      	add	r3, r2
 8004038:	781b      	ldrb	r3, [r3, #0]
 800403a:	461a      	mov	r2, r3
 800403c:	687b      	ldr	r3, [r7, #4]
 800403e:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 8004040:	68fb      	ldr	r3, [r7, #12]
 8004042:	2b03      	cmp	r3, #3
 8004044:	d908      	bls.n	8004058 <DMA_CalcBaseAndBitshift+0x40>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8004046:	687b      	ldr	r3, [r7, #4]
 8004048:	681b      	ldr	r3, [r3, #0]
 800404a:	461a      	mov	r2, r3
 800404c:	4b0c      	ldr	r3, [pc, #48]	; (8004080 <DMA_CalcBaseAndBitshift+0x68>)
 800404e:	4013      	ands	r3, r2
 8004050:	1d1a      	adds	r2, r3, #4
 8004052:	687b      	ldr	r3, [r7, #4]
 8004054:	659a      	str	r2, [r3, #88]	; 0x58
 8004056:	e006      	b.n	8004066 <DMA_CalcBaseAndBitshift+0x4e>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8004058:	687b      	ldr	r3, [r7, #4]
 800405a:	681b      	ldr	r3, [r3, #0]
 800405c:	461a      	mov	r2, r3
 800405e:	4b08      	ldr	r3, [pc, #32]	; (8004080 <DMA_CalcBaseAndBitshift+0x68>)
 8004060:	4013      	ands	r3, r2
 8004062:	687a      	ldr	r2, [r7, #4]
 8004064:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 8004066:	687b      	ldr	r3, [r7, #4]
 8004068:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 800406a:	4618      	mov	r0, r3
 800406c:	3714      	adds	r7, #20
 800406e:	46bd      	mov	sp, r7
 8004070:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004074:	4770      	bx	lr
 8004076:	bf00      	nop
 8004078:	aaaaaaab 	.word	0xaaaaaaab
 800407c:	0800afd8 	.word	0x0800afd8
 8004080:	fffffc00 	.word	0xfffffc00

08004084 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8004084:	b480      	push	{r7}
 8004086:	b085      	sub	sp, #20
 8004088:	af00      	add	r7, sp, #0
 800408a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800408c:	2300      	movs	r3, #0
 800408e:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8004090:	687b      	ldr	r3, [r7, #4]
 8004092:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004094:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8004096:	687b      	ldr	r3, [r7, #4]
 8004098:	699b      	ldr	r3, [r3, #24]
 800409a:	2b00      	cmp	r3, #0
 800409c:	d11f      	bne.n	80040de <DMA_CheckFifoParam+0x5a>
 800409e:	68bb      	ldr	r3, [r7, #8]
 80040a0:	2b03      	cmp	r3, #3
 80040a2:	d856      	bhi.n	8004152 <DMA_CheckFifoParam+0xce>
 80040a4:	a201      	add	r2, pc, #4	; (adr r2, 80040ac <DMA_CheckFifoParam+0x28>)
 80040a6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80040aa:	bf00      	nop
 80040ac:	080040bd 	.word	0x080040bd
 80040b0:	080040cf 	.word	0x080040cf
 80040b4:	080040bd 	.word	0x080040bd
 80040b8:	08004153 	.word	0x08004153
  {
    switch (tmp)
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80040bc:	687b      	ldr	r3, [r7, #4]
 80040be:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80040c0:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80040c4:	2b00      	cmp	r3, #0
 80040c6:	d046      	beq.n	8004156 <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 80040c8:	2301      	movs	r3, #1
 80040ca:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80040cc:	e043      	b.n	8004156 <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80040ce:	687b      	ldr	r3, [r7, #4]
 80040d0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80040d2:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 80040d6:	d140      	bne.n	800415a <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 80040d8:	2301      	movs	r3, #1
 80040da:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80040dc:	e03d      	b.n	800415a <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 80040de:	687b      	ldr	r3, [r7, #4]
 80040e0:	699b      	ldr	r3, [r3, #24]
 80040e2:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80040e6:	d121      	bne.n	800412c <DMA_CheckFifoParam+0xa8>
 80040e8:	68bb      	ldr	r3, [r7, #8]
 80040ea:	2b03      	cmp	r3, #3
 80040ec:	d837      	bhi.n	800415e <DMA_CheckFifoParam+0xda>
 80040ee:	a201      	add	r2, pc, #4	; (adr r2, 80040f4 <DMA_CheckFifoParam+0x70>)
 80040f0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80040f4:	08004105 	.word	0x08004105
 80040f8:	0800410b 	.word	0x0800410b
 80040fc:	08004105 	.word	0x08004105
 8004100:	0800411d 	.word	0x0800411d
  {
    switch (tmp)
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8004104:	2301      	movs	r3, #1
 8004106:	73fb      	strb	r3, [r7, #15]
      break;
 8004108:	e030      	b.n	800416c <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800410a:	687b      	ldr	r3, [r7, #4]
 800410c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800410e:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8004112:	2b00      	cmp	r3, #0
 8004114:	d025      	beq.n	8004162 <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 8004116:	2301      	movs	r3, #1
 8004118:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800411a:	e022      	b.n	8004162 <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 800411c:	687b      	ldr	r3, [r7, #4]
 800411e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004120:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8004124:	d11f      	bne.n	8004166 <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 8004126:	2301      	movs	r3, #1
 8004128:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 800412a:	e01c      	b.n	8004166 <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 800412c:	68bb      	ldr	r3, [r7, #8]
 800412e:	2b02      	cmp	r3, #2
 8004130:	d903      	bls.n	800413a <DMA_CheckFifoParam+0xb6>
 8004132:	68bb      	ldr	r3, [r7, #8]
 8004134:	2b03      	cmp	r3, #3
 8004136:	d003      	beq.n	8004140 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8004138:	e018      	b.n	800416c <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 800413a:	2301      	movs	r3, #1
 800413c:	73fb      	strb	r3, [r7, #15]
      break;
 800413e:	e015      	b.n	800416c <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8004140:	687b      	ldr	r3, [r7, #4]
 8004142:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004144:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8004148:	2b00      	cmp	r3, #0
 800414a:	d00e      	beq.n	800416a <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 800414c:	2301      	movs	r3, #1
 800414e:	73fb      	strb	r3, [r7, #15]
      break;
 8004150:	e00b      	b.n	800416a <DMA_CheckFifoParam+0xe6>
      break;
 8004152:	bf00      	nop
 8004154:	e00a      	b.n	800416c <DMA_CheckFifoParam+0xe8>
      break;
 8004156:	bf00      	nop
 8004158:	e008      	b.n	800416c <DMA_CheckFifoParam+0xe8>
      break;
 800415a:	bf00      	nop
 800415c:	e006      	b.n	800416c <DMA_CheckFifoParam+0xe8>
      break;
 800415e:	bf00      	nop
 8004160:	e004      	b.n	800416c <DMA_CheckFifoParam+0xe8>
      break;
 8004162:	bf00      	nop
 8004164:	e002      	b.n	800416c <DMA_CheckFifoParam+0xe8>
      break;   
 8004166:	bf00      	nop
 8004168:	e000      	b.n	800416c <DMA_CheckFifoParam+0xe8>
      break;
 800416a:	bf00      	nop
    }
  } 
  
  return status; 
 800416c:	7bfb      	ldrb	r3, [r7, #15]
}
 800416e:	4618      	mov	r0, r3
 8004170:	3714      	adds	r7, #20
 8004172:	46bd      	mov	sp, r7
 8004174:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004178:	4770      	bx	lr
 800417a:	bf00      	nop

0800417c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800417c:	b480      	push	{r7}
 800417e:	b089      	sub	sp, #36	; 0x24
 8004180:	af00      	add	r7, sp, #0
 8004182:	6078      	str	r0, [r7, #4]
 8004184:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00;
 8004186:	2300      	movs	r3, #0
 8004188:	61fb      	str	r3, [r7, #28]
  uint32_t ioposition = 0x00;
 800418a:	2300      	movs	r3, #0
 800418c:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00;
 800418e:	2300      	movs	r3, #0
 8004190:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00;
 8004192:	2300      	movs	r3, #0
 8004194:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0; position < GPIO_NUMBER; position++)
 8004196:	2300      	movs	r3, #0
 8004198:	61fb      	str	r3, [r7, #28]
 800419a:	e175      	b.n	8004488 <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = ((uint32_t)0x01) << position;
 800419c:	2201      	movs	r2, #1
 800419e:	69fb      	ldr	r3, [r7, #28]
 80041a0:	fa02 f303 	lsl.w	r3, r2, r3
 80041a4:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80041a6:	683b      	ldr	r3, [r7, #0]
 80041a8:	681b      	ldr	r3, [r3, #0]
 80041aa:	697a      	ldr	r2, [r7, #20]
 80041ac:	4013      	ands	r3, r2
 80041ae:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80041b0:	693a      	ldr	r2, [r7, #16]
 80041b2:	697b      	ldr	r3, [r7, #20]
 80041b4:	429a      	cmp	r2, r3
 80041b6:	f040 8164 	bne.w	8004482 <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80041ba:	683b      	ldr	r3, [r7, #0]
 80041bc:	685b      	ldr	r3, [r3, #4]
 80041be:	2b01      	cmp	r3, #1
 80041c0:	d00b      	beq.n	80041da <HAL_GPIO_Init+0x5e>
 80041c2:	683b      	ldr	r3, [r7, #0]
 80041c4:	685b      	ldr	r3, [r3, #4]
 80041c6:	2b02      	cmp	r3, #2
 80041c8:	d007      	beq.n	80041da <HAL_GPIO_Init+0x5e>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80041ca:	683b      	ldr	r3, [r7, #0]
 80041cc:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80041ce:	2b11      	cmp	r3, #17
 80041d0:	d003      	beq.n	80041da <HAL_GPIO_Init+0x5e>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80041d2:	683b      	ldr	r3, [r7, #0]
 80041d4:	685b      	ldr	r3, [r3, #4]
 80041d6:	2b12      	cmp	r3, #18
 80041d8:	d130      	bne.n	800423c <HAL_GPIO_Init+0xc0>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80041da:	687b      	ldr	r3, [r7, #4]
 80041dc:	689b      	ldr	r3, [r3, #8]
 80041de:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 80041e0:	69fb      	ldr	r3, [r7, #28]
 80041e2:	005b      	lsls	r3, r3, #1
 80041e4:	2203      	movs	r2, #3
 80041e6:	fa02 f303 	lsl.w	r3, r2, r3
 80041ea:	43db      	mvns	r3, r3
 80041ec:	69ba      	ldr	r2, [r7, #24]
 80041ee:	4013      	ands	r3, r2
 80041f0:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2));
 80041f2:	683b      	ldr	r3, [r7, #0]
 80041f4:	68da      	ldr	r2, [r3, #12]
 80041f6:	69fb      	ldr	r3, [r7, #28]
 80041f8:	005b      	lsls	r3, r3, #1
 80041fa:	fa02 f303 	lsl.w	r3, r2, r3
 80041fe:	69ba      	ldr	r2, [r7, #24]
 8004200:	4313      	orrs	r3, r2
 8004202:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8004204:	687b      	ldr	r3, [r7, #4]
 8004206:	69ba      	ldr	r2, [r7, #24]
 8004208:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800420a:	687b      	ldr	r3, [r7, #4]
 800420c:	685b      	ldr	r3, [r3, #4]
 800420e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8004210:	2201      	movs	r2, #1
 8004212:	69fb      	ldr	r3, [r7, #28]
 8004214:	fa02 f303 	lsl.w	r3, r2, r3
 8004218:	43db      	mvns	r3, r3
 800421a:	69ba      	ldr	r2, [r7, #24]
 800421c:	4013      	ands	r3, r2
 800421e:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4) << position);
 8004220:	683b      	ldr	r3, [r7, #0]
 8004222:	685b      	ldr	r3, [r3, #4]
 8004224:	091b      	lsrs	r3, r3, #4
 8004226:	f003 0201 	and.w	r2, r3, #1
 800422a:	69fb      	ldr	r3, [r7, #28]
 800422c:	fa02 f303 	lsl.w	r3, r2, r3
 8004230:	69ba      	ldr	r2, [r7, #24]
 8004232:	4313      	orrs	r3, r2
 8004234:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8004236:	687b      	ldr	r3, [r7, #4]
 8004238:	69ba      	ldr	r2, [r7, #24]
 800423a:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 800423c:	687b      	ldr	r3, [r7, #4]
 800423e:	68db      	ldr	r3, [r3, #12]
 8004240:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2));
 8004242:	69fb      	ldr	r3, [r7, #28]
 8004244:	005b      	lsls	r3, r3, #1
 8004246:	2203      	movs	r2, #3
 8004248:	fa02 f303 	lsl.w	r3, r2, r3
 800424c:	43db      	mvns	r3, r3
 800424e:	69ba      	ldr	r2, [r7, #24]
 8004250:	4013      	ands	r3, r2
 8004252:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2));
 8004254:	683b      	ldr	r3, [r7, #0]
 8004256:	689a      	ldr	r2, [r3, #8]
 8004258:	69fb      	ldr	r3, [r7, #28]
 800425a:	005b      	lsls	r3, r3, #1
 800425c:	fa02 f303 	lsl.w	r3, r2, r3
 8004260:	69ba      	ldr	r2, [r7, #24]
 8004262:	4313      	orrs	r3, r2
 8004264:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8004266:	687b      	ldr	r3, [r7, #4]
 8004268:	69ba      	ldr	r2, [r7, #24]
 800426a:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800426c:	683b      	ldr	r3, [r7, #0]
 800426e:	685b      	ldr	r3, [r3, #4]
 8004270:	2b02      	cmp	r3, #2
 8004272:	d003      	beq.n	800427c <HAL_GPIO_Init+0x100>
 8004274:	683b      	ldr	r3, [r7, #0]
 8004276:	685b      	ldr	r3, [r3, #4]
 8004278:	2b12      	cmp	r3, #18
 800427a:	d123      	bne.n	80042c4 <HAL_GPIO_Init+0x148>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3];
 800427c:	69fb      	ldr	r3, [r7, #28]
 800427e:	08da      	lsrs	r2, r3, #3
 8004280:	687b      	ldr	r3, [r7, #4]
 8004282:	3208      	adds	r2, #8
 8004284:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004288:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 800428a:	69fb      	ldr	r3, [r7, #28]
 800428c:	f003 0307 	and.w	r3, r3, #7
 8004290:	009b      	lsls	r3, r3, #2
 8004292:	220f      	movs	r2, #15
 8004294:	fa02 f303 	lsl.w	r3, r2, r3
 8004298:	43db      	mvns	r3, r3
 800429a:	69ba      	ldr	r2, [r7, #24]
 800429c:	4013      	ands	r3, r2
 800429e:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07) * 4));
 80042a0:	683b      	ldr	r3, [r7, #0]
 80042a2:	691a      	ldr	r2, [r3, #16]
 80042a4:	69fb      	ldr	r3, [r7, #28]
 80042a6:	f003 0307 	and.w	r3, r3, #7
 80042aa:	009b      	lsls	r3, r3, #2
 80042ac:	fa02 f303 	lsl.w	r3, r2, r3
 80042b0:	69ba      	ldr	r2, [r7, #24]
 80042b2:	4313      	orrs	r3, r2
 80042b4:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3] = temp;
 80042b6:	69fb      	ldr	r3, [r7, #28]
 80042b8:	08da      	lsrs	r2, r3, #3
 80042ba:	687b      	ldr	r3, [r7, #4]
 80042bc:	3208      	adds	r2, #8
 80042be:	69b9      	ldr	r1, [r7, #24]
 80042c0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }
      
      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80042c4:	687b      	ldr	r3, [r7, #4]
 80042c6:	681b      	ldr	r3, [r3, #0]
 80042c8:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
 80042ca:	69fb      	ldr	r3, [r7, #28]
 80042cc:	005b      	lsls	r3, r3, #1
 80042ce:	2203      	movs	r2, #3
 80042d0:	fa02 f303 	lsl.w	r3, r2, r3
 80042d4:	43db      	mvns	r3, r3
 80042d6:	69ba      	ldr	r2, [r7, #24]
 80042d8:	4013      	ands	r3, r2
 80042da:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 80042dc:	683b      	ldr	r3, [r7, #0]
 80042de:	685b      	ldr	r3, [r3, #4]
 80042e0:	f003 0203 	and.w	r2, r3, #3
 80042e4:	69fb      	ldr	r3, [r7, #28]
 80042e6:	005b      	lsls	r3, r3, #1
 80042e8:	fa02 f303 	lsl.w	r3, r2, r3
 80042ec:	69ba      	ldr	r2, [r7, #24]
 80042ee:	4313      	orrs	r3, r2
 80042f0:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80042f2:	687b      	ldr	r3, [r7, #4]
 80042f4:	69ba      	ldr	r2, [r7, #24]
 80042f6:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80042f8:	683b      	ldr	r3, [r7, #0]
 80042fa:	685b      	ldr	r3, [r3, #4]
 80042fc:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004300:	2b00      	cmp	r3, #0
 8004302:	f000 80be 	beq.w	8004482 <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004306:	4b66      	ldr	r3, [pc, #408]	; (80044a0 <HAL_GPIO_Init+0x324>)
 8004308:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800430a:	4a65      	ldr	r2, [pc, #404]	; (80044a0 <HAL_GPIO_Init+0x324>)
 800430c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8004310:	6453      	str	r3, [r2, #68]	; 0x44
 8004312:	4b63      	ldr	r3, [pc, #396]	; (80044a0 <HAL_GPIO_Init+0x324>)
 8004314:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004316:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800431a:	60fb      	str	r3, [r7, #12]
 800431c:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2];
 800431e:	4a61      	ldr	r2, [pc, #388]	; (80044a4 <HAL_GPIO_Init+0x328>)
 8004320:	69fb      	ldr	r3, [r7, #28]
 8004322:	089b      	lsrs	r3, r3, #2
 8004324:	3302      	adds	r3, #2
 8004326:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800432a:	61bb      	str	r3, [r7, #24]
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 800432c:	69fb      	ldr	r3, [r7, #28]
 800432e:	f003 0303 	and.w	r3, r3, #3
 8004332:	009b      	lsls	r3, r3, #2
 8004334:	220f      	movs	r2, #15
 8004336:	fa02 f303 	lsl.w	r3, r2, r3
 800433a:	43db      	mvns	r3, r3
 800433c:	69ba      	ldr	r2, [r7, #24]
 800433e:	4013      	ands	r3, r2
 8004340:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 8004342:	687b      	ldr	r3, [r7, #4]
 8004344:	4a58      	ldr	r2, [pc, #352]	; (80044a8 <HAL_GPIO_Init+0x32c>)
 8004346:	4293      	cmp	r3, r2
 8004348:	d037      	beq.n	80043ba <HAL_GPIO_Init+0x23e>
 800434a:	687b      	ldr	r3, [r7, #4]
 800434c:	4a57      	ldr	r2, [pc, #348]	; (80044ac <HAL_GPIO_Init+0x330>)
 800434e:	4293      	cmp	r3, r2
 8004350:	d031      	beq.n	80043b6 <HAL_GPIO_Init+0x23a>
 8004352:	687b      	ldr	r3, [r7, #4]
 8004354:	4a56      	ldr	r2, [pc, #344]	; (80044b0 <HAL_GPIO_Init+0x334>)
 8004356:	4293      	cmp	r3, r2
 8004358:	d02b      	beq.n	80043b2 <HAL_GPIO_Init+0x236>
 800435a:	687b      	ldr	r3, [r7, #4]
 800435c:	4a55      	ldr	r2, [pc, #340]	; (80044b4 <HAL_GPIO_Init+0x338>)
 800435e:	4293      	cmp	r3, r2
 8004360:	d025      	beq.n	80043ae <HAL_GPIO_Init+0x232>
 8004362:	687b      	ldr	r3, [r7, #4]
 8004364:	4a54      	ldr	r2, [pc, #336]	; (80044b8 <HAL_GPIO_Init+0x33c>)
 8004366:	4293      	cmp	r3, r2
 8004368:	d01f      	beq.n	80043aa <HAL_GPIO_Init+0x22e>
 800436a:	687b      	ldr	r3, [r7, #4]
 800436c:	4a53      	ldr	r2, [pc, #332]	; (80044bc <HAL_GPIO_Init+0x340>)
 800436e:	4293      	cmp	r3, r2
 8004370:	d019      	beq.n	80043a6 <HAL_GPIO_Init+0x22a>
 8004372:	687b      	ldr	r3, [r7, #4]
 8004374:	4a52      	ldr	r2, [pc, #328]	; (80044c0 <HAL_GPIO_Init+0x344>)
 8004376:	4293      	cmp	r3, r2
 8004378:	d013      	beq.n	80043a2 <HAL_GPIO_Init+0x226>
 800437a:	687b      	ldr	r3, [r7, #4]
 800437c:	4a51      	ldr	r2, [pc, #324]	; (80044c4 <HAL_GPIO_Init+0x348>)
 800437e:	4293      	cmp	r3, r2
 8004380:	d00d      	beq.n	800439e <HAL_GPIO_Init+0x222>
 8004382:	687b      	ldr	r3, [r7, #4]
 8004384:	4a50      	ldr	r2, [pc, #320]	; (80044c8 <HAL_GPIO_Init+0x34c>)
 8004386:	4293      	cmp	r3, r2
 8004388:	d007      	beq.n	800439a <HAL_GPIO_Init+0x21e>
 800438a:	687b      	ldr	r3, [r7, #4]
 800438c:	4a4f      	ldr	r2, [pc, #316]	; (80044cc <HAL_GPIO_Init+0x350>)
 800438e:	4293      	cmp	r3, r2
 8004390:	d101      	bne.n	8004396 <HAL_GPIO_Init+0x21a>
 8004392:	2309      	movs	r3, #9
 8004394:	e012      	b.n	80043bc <HAL_GPIO_Init+0x240>
 8004396:	230a      	movs	r3, #10
 8004398:	e010      	b.n	80043bc <HAL_GPIO_Init+0x240>
 800439a:	2308      	movs	r3, #8
 800439c:	e00e      	b.n	80043bc <HAL_GPIO_Init+0x240>
 800439e:	2307      	movs	r3, #7
 80043a0:	e00c      	b.n	80043bc <HAL_GPIO_Init+0x240>
 80043a2:	2306      	movs	r3, #6
 80043a4:	e00a      	b.n	80043bc <HAL_GPIO_Init+0x240>
 80043a6:	2305      	movs	r3, #5
 80043a8:	e008      	b.n	80043bc <HAL_GPIO_Init+0x240>
 80043aa:	2304      	movs	r3, #4
 80043ac:	e006      	b.n	80043bc <HAL_GPIO_Init+0x240>
 80043ae:	2303      	movs	r3, #3
 80043b0:	e004      	b.n	80043bc <HAL_GPIO_Init+0x240>
 80043b2:	2302      	movs	r3, #2
 80043b4:	e002      	b.n	80043bc <HAL_GPIO_Init+0x240>
 80043b6:	2301      	movs	r3, #1
 80043b8:	e000      	b.n	80043bc <HAL_GPIO_Init+0x240>
 80043ba:	2300      	movs	r3, #0
 80043bc:	69fa      	ldr	r2, [r7, #28]
 80043be:	f002 0203 	and.w	r2, r2, #3
 80043c2:	0092      	lsls	r2, r2, #2
 80043c4:	4093      	lsls	r3, r2
 80043c6:	69ba      	ldr	r2, [r7, #24]
 80043c8:	4313      	orrs	r3, r2
 80043ca:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2] = temp;
 80043cc:	4935      	ldr	r1, [pc, #212]	; (80044a4 <HAL_GPIO_Init+0x328>)
 80043ce:	69fb      	ldr	r3, [r7, #28]
 80043d0:	089b      	lsrs	r3, r3, #2
 80043d2:	3302      	adds	r3, #2
 80043d4:	69ba      	ldr	r2, [r7, #24]
 80043d6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80043da:	4b3d      	ldr	r3, [pc, #244]	; (80044d0 <HAL_GPIO_Init+0x354>)
 80043dc:	681b      	ldr	r3, [r3, #0]
 80043de:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80043e0:	693b      	ldr	r3, [r7, #16]
 80043e2:	43db      	mvns	r3, r3
 80043e4:	69ba      	ldr	r2, [r7, #24]
 80043e6:	4013      	ands	r3, r2
 80043e8:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80043ea:	683b      	ldr	r3, [r7, #0]
 80043ec:	685b      	ldr	r3, [r3, #4]
 80043ee:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80043f2:	2b00      	cmp	r3, #0
 80043f4:	d003      	beq.n	80043fe <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 80043f6:	69ba      	ldr	r2, [r7, #24]
 80043f8:	693b      	ldr	r3, [r7, #16]
 80043fa:	4313      	orrs	r3, r2
 80043fc:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80043fe:	4a34      	ldr	r2, [pc, #208]	; (80044d0 <HAL_GPIO_Init+0x354>)
 8004400:	69bb      	ldr	r3, [r7, #24]
 8004402:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8004404:	4b32      	ldr	r3, [pc, #200]	; (80044d0 <HAL_GPIO_Init+0x354>)
 8004406:	685b      	ldr	r3, [r3, #4]
 8004408:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800440a:	693b      	ldr	r3, [r7, #16]
 800440c:	43db      	mvns	r3, r3
 800440e:	69ba      	ldr	r2, [r7, #24]
 8004410:	4013      	ands	r3, r2
 8004412:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8004414:	683b      	ldr	r3, [r7, #0]
 8004416:	685b      	ldr	r3, [r3, #4]
 8004418:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800441c:	2b00      	cmp	r3, #0
 800441e:	d003      	beq.n	8004428 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 8004420:	69ba      	ldr	r2, [r7, #24]
 8004422:	693b      	ldr	r3, [r7, #16]
 8004424:	4313      	orrs	r3, r2
 8004426:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8004428:	4a29      	ldr	r2, [pc, #164]	; (80044d0 <HAL_GPIO_Init+0x354>)
 800442a:	69bb      	ldr	r3, [r7, #24]
 800442c:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800442e:	4b28      	ldr	r3, [pc, #160]	; (80044d0 <HAL_GPIO_Init+0x354>)
 8004430:	689b      	ldr	r3, [r3, #8]
 8004432:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004434:	693b      	ldr	r3, [r7, #16]
 8004436:	43db      	mvns	r3, r3
 8004438:	69ba      	ldr	r2, [r7, #24]
 800443a:	4013      	ands	r3, r2
 800443c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 800443e:	683b      	ldr	r3, [r7, #0]
 8004440:	685b      	ldr	r3, [r3, #4]
 8004442:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8004446:	2b00      	cmp	r3, #0
 8004448:	d003      	beq.n	8004452 <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 800444a:	69ba      	ldr	r2, [r7, #24]
 800444c:	693b      	ldr	r3, [r7, #16]
 800444e:	4313      	orrs	r3, r2
 8004450:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8004452:	4a1f      	ldr	r2, [pc, #124]	; (80044d0 <HAL_GPIO_Init+0x354>)
 8004454:	69bb      	ldr	r3, [r7, #24]
 8004456:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8004458:	4b1d      	ldr	r3, [pc, #116]	; (80044d0 <HAL_GPIO_Init+0x354>)
 800445a:	68db      	ldr	r3, [r3, #12]
 800445c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800445e:	693b      	ldr	r3, [r7, #16]
 8004460:	43db      	mvns	r3, r3
 8004462:	69ba      	ldr	r2, [r7, #24]
 8004464:	4013      	ands	r3, r2
 8004466:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8004468:	683b      	ldr	r3, [r7, #0]
 800446a:	685b      	ldr	r3, [r3, #4]
 800446c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8004470:	2b00      	cmp	r3, #0
 8004472:	d003      	beq.n	800447c <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 8004474:	69ba      	ldr	r2, [r7, #24]
 8004476:	693b      	ldr	r3, [r7, #16]
 8004478:	4313      	orrs	r3, r2
 800447a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 800447c:	4a14      	ldr	r2, [pc, #80]	; (80044d0 <HAL_GPIO_Init+0x354>)
 800447e:	69bb      	ldr	r3, [r7, #24]
 8004480:	60d3      	str	r3, [r2, #12]
  for(position = 0; position < GPIO_NUMBER; position++)
 8004482:	69fb      	ldr	r3, [r7, #28]
 8004484:	3301      	adds	r3, #1
 8004486:	61fb      	str	r3, [r7, #28]
 8004488:	69fb      	ldr	r3, [r7, #28]
 800448a:	2b0f      	cmp	r3, #15
 800448c:	f67f ae86 	bls.w	800419c <HAL_GPIO_Init+0x20>
      }
    }
  }
}
 8004490:	bf00      	nop
 8004492:	bf00      	nop
 8004494:	3724      	adds	r7, #36	; 0x24
 8004496:	46bd      	mov	sp, r7
 8004498:	f85d 7b04 	ldr.w	r7, [sp], #4
 800449c:	4770      	bx	lr
 800449e:	bf00      	nop
 80044a0:	40023800 	.word	0x40023800
 80044a4:	40013800 	.word	0x40013800
 80044a8:	40020000 	.word	0x40020000
 80044ac:	40020400 	.word	0x40020400
 80044b0:	40020800 	.word	0x40020800
 80044b4:	40020c00 	.word	0x40020c00
 80044b8:	40021000 	.word	0x40021000
 80044bc:	40021400 	.word	0x40021400
 80044c0:	40021800 	.word	0x40021800
 80044c4:	40021c00 	.word	0x40021c00
 80044c8:	40022000 	.word	0x40022000
 80044cc:	40022400 	.word	0x40022400
 80044d0:	40013c00 	.word	0x40013c00

080044d4 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80044d4:	b480      	push	{r7}
 80044d6:	b085      	sub	sp, #20
 80044d8:	af00      	add	r7, sp, #0
 80044da:	6078      	str	r0, [r7, #4]
 80044dc:	460b      	mov	r3, r1
 80044de:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 80044e0:	687b      	ldr	r3, [r7, #4]
 80044e2:	691a      	ldr	r2, [r3, #16]
 80044e4:	887b      	ldrh	r3, [r7, #2]
 80044e6:	4013      	ands	r3, r2
 80044e8:	2b00      	cmp	r3, #0
 80044ea:	d002      	beq.n	80044f2 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 80044ec:	2301      	movs	r3, #1
 80044ee:	73fb      	strb	r3, [r7, #15]
 80044f0:	e001      	b.n	80044f6 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80044f2:	2300      	movs	r3, #0
 80044f4:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80044f6:	7bfb      	ldrb	r3, [r7, #15]
}
 80044f8:	4618      	mov	r0, r3
 80044fa:	3714      	adds	r7, #20
 80044fc:	46bd      	mov	sp, r7
 80044fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004502:	4770      	bx	lr

08004504 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8004504:	b480      	push	{r7}
 8004506:	b083      	sub	sp, #12
 8004508:	af00      	add	r7, sp, #0
 800450a:	6078      	str	r0, [r7, #4]
 800450c:	460b      	mov	r3, r1
 800450e:	807b      	strh	r3, [r7, #2]
 8004510:	4613      	mov	r3, r2
 8004512:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8004514:	787b      	ldrb	r3, [r7, #1]
 8004516:	2b00      	cmp	r3, #0
 8004518:	d003      	beq.n	8004522 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800451a:	887a      	ldrh	r2, [r7, #2]
 800451c:	687b      	ldr	r3, [r7, #4]
 800451e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
  }
}
 8004520:	e003      	b.n	800452a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
 8004522:	887b      	ldrh	r3, [r7, #2]
 8004524:	041a      	lsls	r2, r3, #16
 8004526:	687b      	ldr	r3, [r7, #4]
 8004528:	619a      	str	r2, [r3, #24]
}
 800452a:	bf00      	nop
 800452c:	370c      	adds	r7, #12
 800452e:	46bd      	mov	sp, r7
 8004530:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004534:	4770      	bx	lr

08004536 <HAL_GPIO_TogglePin>:
  * @param  GPIOx Where x can be (A..I) to select the GPIO peripheral.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8004536:	b480      	push	{r7}
 8004538:	b085      	sub	sp, #20
 800453a:	af00      	add	r7, sp, #0
 800453c:	6078      	str	r0, [r7, #4]
 800453e:	460b      	mov	r3, r1
 8004540:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8004542:	687b      	ldr	r3, [r7, #4]
 8004544:	695b      	ldr	r3, [r3, #20]
 8004546:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8004548:	887a      	ldrh	r2, [r7, #2]
 800454a:	68fb      	ldr	r3, [r7, #12]
 800454c:	4013      	ands	r3, r2
 800454e:	041a      	lsls	r2, r3, #16
 8004550:	68fb      	ldr	r3, [r7, #12]
 8004552:	43d9      	mvns	r1, r3
 8004554:	887b      	ldrh	r3, [r7, #2]
 8004556:	400b      	ands	r3, r1
 8004558:	431a      	orrs	r2, r3
 800455a:	687b      	ldr	r3, [r7, #4]
 800455c:	619a      	str	r2, [r3, #24]
}
 800455e:	bf00      	nop
 8004560:	3714      	adds	r7, #20
 8004562:	46bd      	mov	sp, r7
 8004564:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004568:	4770      	bx	lr
	...

0800456c <HAL_PWREx_EnableOverDrive>:
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
 800456c:	b580      	push	{r7, lr}
 800456e:	b082      	sub	sp, #8
 8004570:	af00      	add	r7, sp, #0
  uint32_t tickstart = 0;
 8004572:	2300      	movs	r3, #0
 8004574:	607b      	str	r3, [r7, #4]

  __HAL_RCC_PWR_CLK_ENABLE();
 8004576:	4b23      	ldr	r3, [pc, #140]	; (8004604 <HAL_PWREx_EnableOverDrive+0x98>)
 8004578:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800457a:	4a22      	ldr	r2, [pc, #136]	; (8004604 <HAL_PWREx_EnableOverDrive+0x98>)
 800457c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004580:	6413      	str	r3, [r2, #64]	; 0x40
 8004582:	4b20      	ldr	r3, [pc, #128]	; (8004604 <HAL_PWREx_EnableOverDrive+0x98>)
 8004584:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004586:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800458a:	603b      	str	r3, [r7, #0]
 800458c:	683b      	ldr	r3, [r7, #0]
  
  /* Enable the Over-drive to extend the clock frequency to 216 MHz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 800458e:	4b1e      	ldr	r3, [pc, #120]	; (8004608 <HAL_PWREx_EnableOverDrive+0x9c>)
 8004590:	681b      	ldr	r3, [r3, #0]
 8004592:	4a1d      	ldr	r2, [pc, #116]	; (8004608 <HAL_PWREx_EnableOverDrive+0x9c>)
 8004594:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004598:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 800459a:	f7fe fab7 	bl	8002b0c <HAL_GetTick>
 800459e:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 80045a0:	e009      	b.n	80045b6 <HAL_PWREx_EnableOverDrive+0x4a>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 80045a2:	f7fe fab3 	bl	8002b0c <HAL_GetTick>
 80045a6:	4602      	mov	r2, r0
 80045a8:	687b      	ldr	r3, [r7, #4]
 80045aa:	1ad3      	subs	r3, r2, r3
 80045ac:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80045b0:	d901      	bls.n	80045b6 <HAL_PWREx_EnableOverDrive+0x4a>
    {
      return HAL_TIMEOUT;
 80045b2:	2303      	movs	r3, #3
 80045b4:	e022      	b.n	80045fc <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 80045b6:	4b14      	ldr	r3, [pc, #80]	; (8004608 <HAL_PWREx_EnableOverDrive+0x9c>)
 80045b8:	685b      	ldr	r3, [r3, #4]
 80045ba:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80045be:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80045c2:	d1ee      	bne.n	80045a2 <HAL_PWREx_EnableOverDrive+0x36>
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 80045c4:	4b10      	ldr	r3, [pc, #64]	; (8004608 <HAL_PWREx_EnableOverDrive+0x9c>)
 80045c6:	681b      	ldr	r3, [r3, #0]
 80045c8:	4a0f      	ldr	r2, [pc, #60]	; (8004608 <HAL_PWREx_EnableOverDrive+0x9c>)
 80045ca:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80045ce:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 80045d0:	f7fe fa9c 	bl	8002b0c <HAL_GetTick>
 80045d4:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 80045d6:	e009      	b.n	80045ec <HAL_PWREx_EnableOverDrive+0x80>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 80045d8:	f7fe fa98 	bl	8002b0c <HAL_GetTick>
 80045dc:	4602      	mov	r2, r0
 80045de:	687b      	ldr	r3, [r7, #4]
 80045e0:	1ad3      	subs	r3, r2, r3
 80045e2:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80045e6:	d901      	bls.n	80045ec <HAL_PWREx_EnableOverDrive+0x80>
    {
      return HAL_TIMEOUT;
 80045e8:	2303      	movs	r3, #3
 80045ea:	e007      	b.n	80045fc <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 80045ec:	4b06      	ldr	r3, [pc, #24]	; (8004608 <HAL_PWREx_EnableOverDrive+0x9c>)
 80045ee:	685b      	ldr	r3, [r3, #4]
 80045f0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80045f4:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 80045f8:	d1ee      	bne.n	80045d8 <HAL_PWREx_EnableOverDrive+0x6c>
    }
  } 
  return HAL_OK;
 80045fa:	2300      	movs	r3, #0
}
 80045fc:	4618      	mov	r0, r3
 80045fe:	3708      	adds	r7, #8
 8004600:	46bd      	mov	sp, r7
 8004602:	bd80      	pop	{r7, pc}
 8004604:	40023800 	.word	0x40023800
 8004608:	40007000 	.word	0x40007000

0800460c <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800460c:	b580      	push	{r7, lr}
 800460e:	b086      	sub	sp, #24
 8004610:	af00      	add	r7, sp, #0
 8004612:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  FlagStatus pwrclkchanged = RESET;
 8004614:	2300      	movs	r3, #0
 8004616:	75fb      	strb	r3, [r7, #23]

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8004618:	687b      	ldr	r3, [r7, #4]
 800461a:	2b00      	cmp	r3, #0
 800461c:	d101      	bne.n	8004622 <HAL_RCC_OscConfig+0x16>
  {
    return HAL_ERROR;
 800461e:	2301      	movs	r3, #1
 8004620:	e29b      	b.n	8004b5a <HAL_RCC_OscConfig+0x54e>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004622:	687b      	ldr	r3, [r7, #4]
 8004624:	681b      	ldr	r3, [r3, #0]
 8004626:	f003 0301 	and.w	r3, r3, #1
 800462a:	2b00      	cmp	r3, #0
 800462c:	f000 8087 	beq.w	800473e <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL, It can not be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8004630:	4b96      	ldr	r3, [pc, #600]	; (800488c <HAL_RCC_OscConfig+0x280>)
 8004632:	689b      	ldr	r3, [r3, #8]
 8004634:	f003 030c 	and.w	r3, r3, #12
 8004638:	2b04      	cmp	r3, #4
 800463a:	d00c      	beq.n	8004656 <HAL_RCC_OscConfig+0x4a>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800463c:	4b93      	ldr	r3, [pc, #588]	; (800488c <HAL_RCC_OscConfig+0x280>)
 800463e:	689b      	ldr	r3, [r3, #8]
 8004640:	f003 030c 	and.w	r3, r3, #12
 8004644:	2b08      	cmp	r3, #8
 8004646:	d112      	bne.n	800466e <HAL_RCC_OscConfig+0x62>
 8004648:	4b90      	ldr	r3, [pc, #576]	; (800488c <HAL_RCC_OscConfig+0x280>)
 800464a:	685b      	ldr	r3, [r3, #4]
 800464c:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004650:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8004654:	d10b      	bne.n	800466e <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004656:	4b8d      	ldr	r3, [pc, #564]	; (800488c <HAL_RCC_OscConfig+0x280>)
 8004658:	681b      	ldr	r3, [r3, #0]
 800465a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800465e:	2b00      	cmp	r3, #0
 8004660:	d06c      	beq.n	800473c <HAL_RCC_OscConfig+0x130>
 8004662:	687b      	ldr	r3, [r7, #4]
 8004664:	685b      	ldr	r3, [r3, #4]
 8004666:	2b00      	cmp	r3, #0
 8004668:	d168      	bne.n	800473c <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 800466a:	2301      	movs	r3, #1
 800466c:	e275      	b.n	8004b5a <HAL_RCC_OscConfig+0x54e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800466e:	687b      	ldr	r3, [r7, #4]
 8004670:	685b      	ldr	r3, [r3, #4]
 8004672:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004676:	d106      	bne.n	8004686 <HAL_RCC_OscConfig+0x7a>
 8004678:	4b84      	ldr	r3, [pc, #528]	; (800488c <HAL_RCC_OscConfig+0x280>)
 800467a:	681b      	ldr	r3, [r3, #0]
 800467c:	4a83      	ldr	r2, [pc, #524]	; (800488c <HAL_RCC_OscConfig+0x280>)
 800467e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004682:	6013      	str	r3, [r2, #0]
 8004684:	e02e      	b.n	80046e4 <HAL_RCC_OscConfig+0xd8>
 8004686:	687b      	ldr	r3, [r7, #4]
 8004688:	685b      	ldr	r3, [r3, #4]
 800468a:	2b00      	cmp	r3, #0
 800468c:	d10c      	bne.n	80046a8 <HAL_RCC_OscConfig+0x9c>
 800468e:	4b7f      	ldr	r3, [pc, #508]	; (800488c <HAL_RCC_OscConfig+0x280>)
 8004690:	681b      	ldr	r3, [r3, #0]
 8004692:	4a7e      	ldr	r2, [pc, #504]	; (800488c <HAL_RCC_OscConfig+0x280>)
 8004694:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004698:	6013      	str	r3, [r2, #0]
 800469a:	4b7c      	ldr	r3, [pc, #496]	; (800488c <HAL_RCC_OscConfig+0x280>)
 800469c:	681b      	ldr	r3, [r3, #0]
 800469e:	4a7b      	ldr	r2, [pc, #492]	; (800488c <HAL_RCC_OscConfig+0x280>)
 80046a0:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80046a4:	6013      	str	r3, [r2, #0]
 80046a6:	e01d      	b.n	80046e4 <HAL_RCC_OscConfig+0xd8>
 80046a8:	687b      	ldr	r3, [r7, #4]
 80046aa:	685b      	ldr	r3, [r3, #4]
 80046ac:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80046b0:	d10c      	bne.n	80046cc <HAL_RCC_OscConfig+0xc0>
 80046b2:	4b76      	ldr	r3, [pc, #472]	; (800488c <HAL_RCC_OscConfig+0x280>)
 80046b4:	681b      	ldr	r3, [r3, #0]
 80046b6:	4a75      	ldr	r2, [pc, #468]	; (800488c <HAL_RCC_OscConfig+0x280>)
 80046b8:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80046bc:	6013      	str	r3, [r2, #0]
 80046be:	4b73      	ldr	r3, [pc, #460]	; (800488c <HAL_RCC_OscConfig+0x280>)
 80046c0:	681b      	ldr	r3, [r3, #0]
 80046c2:	4a72      	ldr	r2, [pc, #456]	; (800488c <HAL_RCC_OscConfig+0x280>)
 80046c4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80046c8:	6013      	str	r3, [r2, #0]
 80046ca:	e00b      	b.n	80046e4 <HAL_RCC_OscConfig+0xd8>
 80046cc:	4b6f      	ldr	r3, [pc, #444]	; (800488c <HAL_RCC_OscConfig+0x280>)
 80046ce:	681b      	ldr	r3, [r3, #0]
 80046d0:	4a6e      	ldr	r2, [pc, #440]	; (800488c <HAL_RCC_OscConfig+0x280>)
 80046d2:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80046d6:	6013      	str	r3, [r2, #0]
 80046d8:	4b6c      	ldr	r3, [pc, #432]	; (800488c <HAL_RCC_OscConfig+0x280>)
 80046da:	681b      	ldr	r3, [r3, #0]
 80046dc:	4a6b      	ldr	r2, [pc, #428]	; (800488c <HAL_RCC_OscConfig+0x280>)
 80046de:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80046e2:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80046e4:	687b      	ldr	r3, [r7, #4]
 80046e6:	685b      	ldr	r3, [r3, #4]
 80046e8:	2b00      	cmp	r3, #0
 80046ea:	d013      	beq.n	8004714 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80046ec:	f7fe fa0e 	bl	8002b0c <HAL_GetTick>
 80046f0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80046f2:	e008      	b.n	8004706 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80046f4:	f7fe fa0a 	bl	8002b0c <HAL_GetTick>
 80046f8:	4602      	mov	r2, r0
 80046fa:	693b      	ldr	r3, [r7, #16]
 80046fc:	1ad3      	subs	r3, r2, r3
 80046fe:	2b64      	cmp	r3, #100	; 0x64
 8004700:	d901      	bls.n	8004706 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8004702:	2303      	movs	r3, #3
 8004704:	e229      	b.n	8004b5a <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004706:	4b61      	ldr	r3, [pc, #388]	; (800488c <HAL_RCC_OscConfig+0x280>)
 8004708:	681b      	ldr	r3, [r3, #0]
 800470a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800470e:	2b00      	cmp	r3, #0
 8004710:	d0f0      	beq.n	80046f4 <HAL_RCC_OscConfig+0xe8>
 8004712:	e014      	b.n	800473e <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004714:	f7fe f9fa 	bl	8002b0c <HAL_GetTick>
 8004718:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800471a:	e008      	b.n	800472e <HAL_RCC_OscConfig+0x122>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800471c:	f7fe f9f6 	bl	8002b0c <HAL_GetTick>
 8004720:	4602      	mov	r2, r0
 8004722:	693b      	ldr	r3, [r7, #16]
 8004724:	1ad3      	subs	r3, r2, r3
 8004726:	2b64      	cmp	r3, #100	; 0x64
 8004728:	d901      	bls.n	800472e <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 800472a:	2303      	movs	r3, #3
 800472c:	e215      	b.n	8004b5a <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800472e:	4b57      	ldr	r3, [pc, #348]	; (800488c <HAL_RCC_OscConfig+0x280>)
 8004730:	681b      	ldr	r3, [r3, #0]
 8004732:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004736:	2b00      	cmp	r3, #0
 8004738:	d1f0      	bne.n	800471c <HAL_RCC_OscConfig+0x110>
 800473a:	e000      	b.n	800473e <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800473c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800473e:	687b      	ldr	r3, [r7, #4]
 8004740:	681b      	ldr	r3, [r3, #0]
 8004742:	f003 0302 	and.w	r3, r3, #2
 8004746:	2b00      	cmp	r3, #0
 8004748:	d069      	beq.n	800481e <HAL_RCC_OscConfig+0x212>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 800474a:	4b50      	ldr	r3, [pc, #320]	; (800488c <HAL_RCC_OscConfig+0x280>)
 800474c:	689b      	ldr	r3, [r3, #8]
 800474e:	f003 030c 	and.w	r3, r3, #12
 8004752:	2b00      	cmp	r3, #0
 8004754:	d00b      	beq.n	800476e <HAL_RCC_OscConfig+0x162>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8004756:	4b4d      	ldr	r3, [pc, #308]	; (800488c <HAL_RCC_OscConfig+0x280>)
 8004758:	689b      	ldr	r3, [r3, #8]
 800475a:	f003 030c 	and.w	r3, r3, #12
 800475e:	2b08      	cmp	r3, #8
 8004760:	d11c      	bne.n	800479c <HAL_RCC_OscConfig+0x190>
 8004762:	4b4a      	ldr	r3, [pc, #296]	; (800488c <HAL_RCC_OscConfig+0x280>)
 8004764:	685b      	ldr	r3, [r3, #4]
 8004766:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800476a:	2b00      	cmp	r3, #0
 800476c:	d116      	bne.n	800479c <HAL_RCC_OscConfig+0x190>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800476e:	4b47      	ldr	r3, [pc, #284]	; (800488c <HAL_RCC_OscConfig+0x280>)
 8004770:	681b      	ldr	r3, [r3, #0]
 8004772:	f003 0302 	and.w	r3, r3, #2
 8004776:	2b00      	cmp	r3, #0
 8004778:	d005      	beq.n	8004786 <HAL_RCC_OscConfig+0x17a>
 800477a:	687b      	ldr	r3, [r7, #4]
 800477c:	68db      	ldr	r3, [r3, #12]
 800477e:	2b01      	cmp	r3, #1
 8004780:	d001      	beq.n	8004786 <HAL_RCC_OscConfig+0x17a>
      {
        return HAL_ERROR;
 8004782:	2301      	movs	r3, #1
 8004784:	e1e9      	b.n	8004b5a <HAL_RCC_OscConfig+0x54e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004786:	4b41      	ldr	r3, [pc, #260]	; (800488c <HAL_RCC_OscConfig+0x280>)
 8004788:	681b      	ldr	r3, [r3, #0]
 800478a:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800478e:	687b      	ldr	r3, [r7, #4]
 8004790:	691b      	ldr	r3, [r3, #16]
 8004792:	00db      	lsls	r3, r3, #3
 8004794:	493d      	ldr	r1, [pc, #244]	; (800488c <HAL_RCC_OscConfig+0x280>)
 8004796:	4313      	orrs	r3, r2
 8004798:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800479a:	e040      	b.n	800481e <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 800479c:	687b      	ldr	r3, [r7, #4]
 800479e:	68db      	ldr	r3, [r3, #12]
 80047a0:	2b00      	cmp	r3, #0
 80047a2:	d023      	beq.n	80047ec <HAL_RCC_OscConfig+0x1e0>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80047a4:	4b39      	ldr	r3, [pc, #228]	; (800488c <HAL_RCC_OscConfig+0x280>)
 80047a6:	681b      	ldr	r3, [r3, #0]
 80047a8:	4a38      	ldr	r2, [pc, #224]	; (800488c <HAL_RCC_OscConfig+0x280>)
 80047aa:	f043 0301 	orr.w	r3, r3, #1
 80047ae:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80047b0:	f7fe f9ac 	bl	8002b0c <HAL_GetTick>
 80047b4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80047b6:	e008      	b.n	80047ca <HAL_RCC_OscConfig+0x1be>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80047b8:	f7fe f9a8 	bl	8002b0c <HAL_GetTick>
 80047bc:	4602      	mov	r2, r0
 80047be:	693b      	ldr	r3, [r7, #16]
 80047c0:	1ad3      	subs	r3, r2, r3
 80047c2:	2b02      	cmp	r3, #2
 80047c4:	d901      	bls.n	80047ca <HAL_RCC_OscConfig+0x1be>
          {
            return HAL_TIMEOUT;
 80047c6:	2303      	movs	r3, #3
 80047c8:	e1c7      	b.n	8004b5a <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80047ca:	4b30      	ldr	r3, [pc, #192]	; (800488c <HAL_RCC_OscConfig+0x280>)
 80047cc:	681b      	ldr	r3, [r3, #0]
 80047ce:	f003 0302 	and.w	r3, r3, #2
 80047d2:	2b00      	cmp	r3, #0
 80047d4:	d0f0      	beq.n	80047b8 <HAL_RCC_OscConfig+0x1ac>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80047d6:	4b2d      	ldr	r3, [pc, #180]	; (800488c <HAL_RCC_OscConfig+0x280>)
 80047d8:	681b      	ldr	r3, [r3, #0]
 80047da:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80047de:	687b      	ldr	r3, [r7, #4]
 80047e0:	691b      	ldr	r3, [r3, #16]
 80047e2:	00db      	lsls	r3, r3, #3
 80047e4:	4929      	ldr	r1, [pc, #164]	; (800488c <HAL_RCC_OscConfig+0x280>)
 80047e6:	4313      	orrs	r3, r2
 80047e8:	600b      	str	r3, [r1, #0]
 80047ea:	e018      	b.n	800481e <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80047ec:	4b27      	ldr	r3, [pc, #156]	; (800488c <HAL_RCC_OscConfig+0x280>)
 80047ee:	681b      	ldr	r3, [r3, #0]
 80047f0:	4a26      	ldr	r2, [pc, #152]	; (800488c <HAL_RCC_OscConfig+0x280>)
 80047f2:	f023 0301 	bic.w	r3, r3, #1
 80047f6:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80047f8:	f7fe f988 	bl	8002b0c <HAL_GetTick>
 80047fc:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80047fe:	e008      	b.n	8004812 <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004800:	f7fe f984 	bl	8002b0c <HAL_GetTick>
 8004804:	4602      	mov	r2, r0
 8004806:	693b      	ldr	r3, [r7, #16]
 8004808:	1ad3      	subs	r3, r2, r3
 800480a:	2b02      	cmp	r3, #2
 800480c:	d901      	bls.n	8004812 <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 800480e:	2303      	movs	r3, #3
 8004810:	e1a3      	b.n	8004b5a <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004812:	4b1e      	ldr	r3, [pc, #120]	; (800488c <HAL_RCC_OscConfig+0x280>)
 8004814:	681b      	ldr	r3, [r3, #0]
 8004816:	f003 0302 	and.w	r3, r3, #2
 800481a:	2b00      	cmp	r3, #0
 800481c:	d1f0      	bne.n	8004800 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800481e:	687b      	ldr	r3, [r7, #4]
 8004820:	681b      	ldr	r3, [r3, #0]
 8004822:	f003 0308 	and.w	r3, r3, #8
 8004826:	2b00      	cmp	r3, #0
 8004828:	d038      	beq.n	800489c <HAL_RCC_OscConfig+0x290>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 800482a:	687b      	ldr	r3, [r7, #4]
 800482c:	695b      	ldr	r3, [r3, #20]
 800482e:	2b00      	cmp	r3, #0
 8004830:	d019      	beq.n	8004866 <HAL_RCC_OscConfig+0x25a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004832:	4b16      	ldr	r3, [pc, #88]	; (800488c <HAL_RCC_OscConfig+0x280>)
 8004834:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004836:	4a15      	ldr	r2, [pc, #84]	; (800488c <HAL_RCC_OscConfig+0x280>)
 8004838:	f043 0301 	orr.w	r3, r3, #1
 800483c:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800483e:	f7fe f965 	bl	8002b0c <HAL_GetTick>
 8004842:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004844:	e008      	b.n	8004858 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004846:	f7fe f961 	bl	8002b0c <HAL_GetTick>
 800484a:	4602      	mov	r2, r0
 800484c:	693b      	ldr	r3, [r7, #16]
 800484e:	1ad3      	subs	r3, r2, r3
 8004850:	2b02      	cmp	r3, #2
 8004852:	d901      	bls.n	8004858 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8004854:	2303      	movs	r3, #3
 8004856:	e180      	b.n	8004b5a <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004858:	4b0c      	ldr	r3, [pc, #48]	; (800488c <HAL_RCC_OscConfig+0x280>)
 800485a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800485c:	f003 0302 	and.w	r3, r3, #2
 8004860:	2b00      	cmp	r3, #0
 8004862:	d0f0      	beq.n	8004846 <HAL_RCC_OscConfig+0x23a>
 8004864:	e01a      	b.n	800489c <HAL_RCC_OscConfig+0x290>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004866:	4b09      	ldr	r3, [pc, #36]	; (800488c <HAL_RCC_OscConfig+0x280>)
 8004868:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800486a:	4a08      	ldr	r2, [pc, #32]	; (800488c <HAL_RCC_OscConfig+0x280>)
 800486c:	f023 0301 	bic.w	r3, r3, #1
 8004870:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004872:	f7fe f94b 	bl	8002b0c <HAL_GetTick>
 8004876:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004878:	e00a      	b.n	8004890 <HAL_RCC_OscConfig+0x284>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800487a:	f7fe f947 	bl	8002b0c <HAL_GetTick>
 800487e:	4602      	mov	r2, r0
 8004880:	693b      	ldr	r3, [r7, #16]
 8004882:	1ad3      	subs	r3, r2, r3
 8004884:	2b02      	cmp	r3, #2
 8004886:	d903      	bls.n	8004890 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 8004888:	2303      	movs	r3, #3
 800488a:	e166      	b.n	8004b5a <HAL_RCC_OscConfig+0x54e>
 800488c:	40023800 	.word	0x40023800
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004890:	4b92      	ldr	r3, [pc, #584]	; (8004adc <HAL_RCC_OscConfig+0x4d0>)
 8004892:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004894:	f003 0302 	and.w	r3, r3, #2
 8004898:	2b00      	cmp	r3, #0
 800489a:	d1ee      	bne.n	800487a <HAL_RCC_OscConfig+0x26e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800489c:	687b      	ldr	r3, [r7, #4]
 800489e:	681b      	ldr	r3, [r3, #0]
 80048a0:	f003 0304 	and.w	r3, r3, #4
 80048a4:	2b00      	cmp	r3, #0
 80048a6:	f000 80a4 	beq.w	80049f2 <HAL_RCC_OscConfig+0x3e6>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80048aa:	4b8c      	ldr	r3, [pc, #560]	; (8004adc <HAL_RCC_OscConfig+0x4d0>)
 80048ac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80048ae:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80048b2:	2b00      	cmp	r3, #0
 80048b4:	d10d      	bne.n	80048d2 <HAL_RCC_OscConfig+0x2c6>
    {
      /* Enable Power Clock*/
      __HAL_RCC_PWR_CLK_ENABLE();
 80048b6:	4b89      	ldr	r3, [pc, #548]	; (8004adc <HAL_RCC_OscConfig+0x4d0>)
 80048b8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80048ba:	4a88      	ldr	r2, [pc, #544]	; (8004adc <HAL_RCC_OscConfig+0x4d0>)
 80048bc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80048c0:	6413      	str	r3, [r2, #64]	; 0x40
 80048c2:	4b86      	ldr	r3, [pc, #536]	; (8004adc <HAL_RCC_OscConfig+0x4d0>)
 80048c4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80048c6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80048ca:	60bb      	str	r3, [r7, #8]
 80048cc:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80048ce:	2301      	movs	r3, #1
 80048d0:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80048d2:	4b83      	ldr	r3, [pc, #524]	; (8004ae0 <HAL_RCC_OscConfig+0x4d4>)
 80048d4:	681b      	ldr	r3, [r3, #0]
 80048d6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80048da:	2b00      	cmp	r3, #0
 80048dc:	d118      	bne.n	8004910 <HAL_RCC_OscConfig+0x304>
    {
      /* Enable write access to Backup domain */
      PWR->CR1 |= PWR_CR1_DBP;
 80048de:	4b80      	ldr	r3, [pc, #512]	; (8004ae0 <HAL_RCC_OscConfig+0x4d4>)
 80048e0:	681b      	ldr	r3, [r3, #0]
 80048e2:	4a7f      	ldr	r2, [pc, #508]	; (8004ae0 <HAL_RCC_OscConfig+0x4d4>)
 80048e4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80048e8:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80048ea:	f7fe f90f 	bl	8002b0c <HAL_GetTick>
 80048ee:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80048f0:	e008      	b.n	8004904 <HAL_RCC_OscConfig+0x2f8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80048f2:	f7fe f90b 	bl	8002b0c <HAL_GetTick>
 80048f6:	4602      	mov	r2, r0
 80048f8:	693b      	ldr	r3, [r7, #16]
 80048fa:	1ad3      	subs	r3, r2, r3
 80048fc:	2b64      	cmp	r3, #100	; 0x64
 80048fe:	d901      	bls.n	8004904 <HAL_RCC_OscConfig+0x2f8>
        {
          return HAL_TIMEOUT;
 8004900:	2303      	movs	r3, #3
 8004902:	e12a      	b.n	8004b5a <HAL_RCC_OscConfig+0x54e>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004904:	4b76      	ldr	r3, [pc, #472]	; (8004ae0 <HAL_RCC_OscConfig+0x4d4>)
 8004906:	681b      	ldr	r3, [r3, #0]
 8004908:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800490c:	2b00      	cmp	r3, #0
 800490e:	d0f0      	beq.n	80048f2 <HAL_RCC_OscConfig+0x2e6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004910:	687b      	ldr	r3, [r7, #4]
 8004912:	689b      	ldr	r3, [r3, #8]
 8004914:	2b01      	cmp	r3, #1
 8004916:	d106      	bne.n	8004926 <HAL_RCC_OscConfig+0x31a>
 8004918:	4b70      	ldr	r3, [pc, #448]	; (8004adc <HAL_RCC_OscConfig+0x4d0>)
 800491a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800491c:	4a6f      	ldr	r2, [pc, #444]	; (8004adc <HAL_RCC_OscConfig+0x4d0>)
 800491e:	f043 0301 	orr.w	r3, r3, #1
 8004922:	6713      	str	r3, [r2, #112]	; 0x70
 8004924:	e02d      	b.n	8004982 <HAL_RCC_OscConfig+0x376>
 8004926:	687b      	ldr	r3, [r7, #4]
 8004928:	689b      	ldr	r3, [r3, #8]
 800492a:	2b00      	cmp	r3, #0
 800492c:	d10c      	bne.n	8004948 <HAL_RCC_OscConfig+0x33c>
 800492e:	4b6b      	ldr	r3, [pc, #428]	; (8004adc <HAL_RCC_OscConfig+0x4d0>)
 8004930:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004932:	4a6a      	ldr	r2, [pc, #424]	; (8004adc <HAL_RCC_OscConfig+0x4d0>)
 8004934:	f023 0301 	bic.w	r3, r3, #1
 8004938:	6713      	str	r3, [r2, #112]	; 0x70
 800493a:	4b68      	ldr	r3, [pc, #416]	; (8004adc <HAL_RCC_OscConfig+0x4d0>)
 800493c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800493e:	4a67      	ldr	r2, [pc, #412]	; (8004adc <HAL_RCC_OscConfig+0x4d0>)
 8004940:	f023 0304 	bic.w	r3, r3, #4
 8004944:	6713      	str	r3, [r2, #112]	; 0x70
 8004946:	e01c      	b.n	8004982 <HAL_RCC_OscConfig+0x376>
 8004948:	687b      	ldr	r3, [r7, #4]
 800494a:	689b      	ldr	r3, [r3, #8]
 800494c:	2b05      	cmp	r3, #5
 800494e:	d10c      	bne.n	800496a <HAL_RCC_OscConfig+0x35e>
 8004950:	4b62      	ldr	r3, [pc, #392]	; (8004adc <HAL_RCC_OscConfig+0x4d0>)
 8004952:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004954:	4a61      	ldr	r2, [pc, #388]	; (8004adc <HAL_RCC_OscConfig+0x4d0>)
 8004956:	f043 0304 	orr.w	r3, r3, #4
 800495a:	6713      	str	r3, [r2, #112]	; 0x70
 800495c:	4b5f      	ldr	r3, [pc, #380]	; (8004adc <HAL_RCC_OscConfig+0x4d0>)
 800495e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004960:	4a5e      	ldr	r2, [pc, #376]	; (8004adc <HAL_RCC_OscConfig+0x4d0>)
 8004962:	f043 0301 	orr.w	r3, r3, #1
 8004966:	6713      	str	r3, [r2, #112]	; 0x70
 8004968:	e00b      	b.n	8004982 <HAL_RCC_OscConfig+0x376>
 800496a:	4b5c      	ldr	r3, [pc, #368]	; (8004adc <HAL_RCC_OscConfig+0x4d0>)
 800496c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800496e:	4a5b      	ldr	r2, [pc, #364]	; (8004adc <HAL_RCC_OscConfig+0x4d0>)
 8004970:	f023 0301 	bic.w	r3, r3, #1
 8004974:	6713      	str	r3, [r2, #112]	; 0x70
 8004976:	4b59      	ldr	r3, [pc, #356]	; (8004adc <HAL_RCC_OscConfig+0x4d0>)
 8004978:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800497a:	4a58      	ldr	r2, [pc, #352]	; (8004adc <HAL_RCC_OscConfig+0x4d0>)
 800497c:	f023 0304 	bic.w	r3, r3, #4
 8004980:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8004982:	687b      	ldr	r3, [r7, #4]
 8004984:	689b      	ldr	r3, [r3, #8]
 8004986:	2b00      	cmp	r3, #0
 8004988:	d015      	beq.n	80049b6 <HAL_RCC_OscConfig+0x3aa>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800498a:	f7fe f8bf 	bl	8002b0c <HAL_GetTick>
 800498e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004990:	e00a      	b.n	80049a8 <HAL_RCC_OscConfig+0x39c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004992:	f7fe f8bb 	bl	8002b0c <HAL_GetTick>
 8004996:	4602      	mov	r2, r0
 8004998:	693b      	ldr	r3, [r7, #16]
 800499a:	1ad3      	subs	r3, r2, r3
 800499c:	f241 3288 	movw	r2, #5000	; 0x1388
 80049a0:	4293      	cmp	r3, r2
 80049a2:	d901      	bls.n	80049a8 <HAL_RCC_OscConfig+0x39c>
        {
          return HAL_TIMEOUT;
 80049a4:	2303      	movs	r3, #3
 80049a6:	e0d8      	b.n	8004b5a <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80049a8:	4b4c      	ldr	r3, [pc, #304]	; (8004adc <HAL_RCC_OscConfig+0x4d0>)
 80049aa:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80049ac:	f003 0302 	and.w	r3, r3, #2
 80049b0:	2b00      	cmp	r3, #0
 80049b2:	d0ee      	beq.n	8004992 <HAL_RCC_OscConfig+0x386>
 80049b4:	e014      	b.n	80049e0 <HAL_RCC_OscConfig+0x3d4>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80049b6:	f7fe f8a9 	bl	8002b0c <HAL_GetTick>
 80049ba:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80049bc:	e00a      	b.n	80049d4 <HAL_RCC_OscConfig+0x3c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80049be:	f7fe f8a5 	bl	8002b0c <HAL_GetTick>
 80049c2:	4602      	mov	r2, r0
 80049c4:	693b      	ldr	r3, [r7, #16]
 80049c6:	1ad3      	subs	r3, r2, r3
 80049c8:	f241 3288 	movw	r2, #5000	; 0x1388
 80049cc:	4293      	cmp	r3, r2
 80049ce:	d901      	bls.n	80049d4 <HAL_RCC_OscConfig+0x3c8>
        {
          return HAL_TIMEOUT;
 80049d0:	2303      	movs	r3, #3
 80049d2:	e0c2      	b.n	8004b5a <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80049d4:	4b41      	ldr	r3, [pc, #260]	; (8004adc <HAL_RCC_OscConfig+0x4d0>)
 80049d6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80049d8:	f003 0302 	and.w	r3, r3, #2
 80049dc:	2b00      	cmp	r3, #0
 80049de:	d1ee      	bne.n	80049be <HAL_RCC_OscConfig+0x3b2>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 80049e0:	7dfb      	ldrb	r3, [r7, #23]
 80049e2:	2b01      	cmp	r3, #1
 80049e4:	d105      	bne.n	80049f2 <HAL_RCC_OscConfig+0x3e6>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80049e6:	4b3d      	ldr	r3, [pc, #244]	; (8004adc <HAL_RCC_OscConfig+0x4d0>)
 80049e8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80049ea:	4a3c      	ldr	r2, [pc, #240]	; (8004adc <HAL_RCC_OscConfig+0x4d0>)
 80049ec:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80049f0:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80049f2:	687b      	ldr	r3, [r7, #4]
 80049f4:	699b      	ldr	r3, [r3, #24]
 80049f6:	2b00      	cmp	r3, #0
 80049f8:	f000 80ae 	beq.w	8004b58 <HAL_RCC_OscConfig+0x54c>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80049fc:	4b37      	ldr	r3, [pc, #220]	; (8004adc <HAL_RCC_OscConfig+0x4d0>)
 80049fe:	689b      	ldr	r3, [r3, #8]
 8004a00:	f003 030c 	and.w	r3, r3, #12
 8004a04:	2b08      	cmp	r3, #8
 8004a06:	d06d      	beq.n	8004ae4 <HAL_RCC_OscConfig+0x4d8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8004a08:	687b      	ldr	r3, [r7, #4]
 8004a0a:	699b      	ldr	r3, [r3, #24]
 8004a0c:	2b02      	cmp	r3, #2
 8004a0e:	d14b      	bne.n	8004aa8 <HAL_RCC_OscConfig+0x49c>
#if defined (RCC_PLLCFGR_PLLR)
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
#endif

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004a10:	4b32      	ldr	r3, [pc, #200]	; (8004adc <HAL_RCC_OscConfig+0x4d0>)
 8004a12:	681b      	ldr	r3, [r3, #0]
 8004a14:	4a31      	ldr	r2, [pc, #196]	; (8004adc <HAL_RCC_OscConfig+0x4d0>)
 8004a16:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8004a1a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004a1c:	f7fe f876 	bl	8002b0c <HAL_GetTick>
 8004a20:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004a22:	e008      	b.n	8004a36 <HAL_RCC_OscConfig+0x42a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004a24:	f7fe f872 	bl	8002b0c <HAL_GetTick>
 8004a28:	4602      	mov	r2, r0
 8004a2a:	693b      	ldr	r3, [r7, #16]
 8004a2c:	1ad3      	subs	r3, r2, r3
 8004a2e:	2b02      	cmp	r3, #2
 8004a30:	d901      	bls.n	8004a36 <HAL_RCC_OscConfig+0x42a>
          {
            return HAL_TIMEOUT;
 8004a32:	2303      	movs	r3, #3
 8004a34:	e091      	b.n	8004b5a <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004a36:	4b29      	ldr	r3, [pc, #164]	; (8004adc <HAL_RCC_OscConfig+0x4d0>)
 8004a38:	681b      	ldr	r3, [r3, #0]
 8004a3a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004a3e:	2b00      	cmp	r3, #0
 8004a40:	d1f0      	bne.n	8004a24 <HAL_RCC_OscConfig+0x418>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
#if defined (RCC_PLLCFGR_PLLR)
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8004a42:	687b      	ldr	r3, [r7, #4]
 8004a44:	69da      	ldr	r2, [r3, #28]
 8004a46:	687b      	ldr	r3, [r7, #4]
 8004a48:	6a1b      	ldr	r3, [r3, #32]
 8004a4a:	431a      	orrs	r2, r3
 8004a4c:	687b      	ldr	r3, [r7, #4]
 8004a4e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004a50:	019b      	lsls	r3, r3, #6
 8004a52:	431a      	orrs	r2, r3
 8004a54:	687b      	ldr	r3, [r7, #4]
 8004a56:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004a58:	085b      	lsrs	r3, r3, #1
 8004a5a:	3b01      	subs	r3, #1
 8004a5c:	041b      	lsls	r3, r3, #16
 8004a5e:	431a      	orrs	r2, r3
 8004a60:	687b      	ldr	r3, [r7, #4]
 8004a62:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004a64:	061b      	lsls	r3, r3, #24
 8004a66:	431a      	orrs	r2, r3
 8004a68:	687b      	ldr	r3, [r7, #4]
 8004a6a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004a6c:	071b      	lsls	r3, r3, #28
 8004a6e:	491b      	ldr	r1, [pc, #108]	; (8004adc <HAL_RCC_OscConfig+0x4d0>)
 8004a70:	4313      	orrs	r3, r2
 8004a72:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ);
#endif

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004a74:	4b19      	ldr	r3, [pc, #100]	; (8004adc <HAL_RCC_OscConfig+0x4d0>)
 8004a76:	681b      	ldr	r3, [r3, #0]
 8004a78:	4a18      	ldr	r2, [pc, #96]	; (8004adc <HAL_RCC_OscConfig+0x4d0>)
 8004a7a:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8004a7e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004a80:	f7fe f844 	bl	8002b0c <HAL_GetTick>
 8004a84:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004a86:	e008      	b.n	8004a9a <HAL_RCC_OscConfig+0x48e>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004a88:	f7fe f840 	bl	8002b0c <HAL_GetTick>
 8004a8c:	4602      	mov	r2, r0
 8004a8e:	693b      	ldr	r3, [r7, #16]
 8004a90:	1ad3      	subs	r3, r2, r3
 8004a92:	2b02      	cmp	r3, #2
 8004a94:	d901      	bls.n	8004a9a <HAL_RCC_OscConfig+0x48e>
          {
            return HAL_TIMEOUT;
 8004a96:	2303      	movs	r3, #3
 8004a98:	e05f      	b.n	8004b5a <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004a9a:	4b10      	ldr	r3, [pc, #64]	; (8004adc <HAL_RCC_OscConfig+0x4d0>)
 8004a9c:	681b      	ldr	r3, [r3, #0]
 8004a9e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004aa2:	2b00      	cmp	r3, #0
 8004aa4:	d0f0      	beq.n	8004a88 <HAL_RCC_OscConfig+0x47c>
 8004aa6:	e057      	b.n	8004b58 <HAL_RCC_OscConfig+0x54c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004aa8:	4b0c      	ldr	r3, [pc, #48]	; (8004adc <HAL_RCC_OscConfig+0x4d0>)
 8004aaa:	681b      	ldr	r3, [r3, #0]
 8004aac:	4a0b      	ldr	r2, [pc, #44]	; (8004adc <HAL_RCC_OscConfig+0x4d0>)
 8004aae:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8004ab2:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004ab4:	f7fe f82a 	bl	8002b0c <HAL_GetTick>
 8004ab8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004aba:	e008      	b.n	8004ace <HAL_RCC_OscConfig+0x4c2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004abc:	f7fe f826 	bl	8002b0c <HAL_GetTick>
 8004ac0:	4602      	mov	r2, r0
 8004ac2:	693b      	ldr	r3, [r7, #16]
 8004ac4:	1ad3      	subs	r3, r2, r3
 8004ac6:	2b02      	cmp	r3, #2
 8004ac8:	d901      	bls.n	8004ace <HAL_RCC_OscConfig+0x4c2>
          {
            return HAL_TIMEOUT;
 8004aca:	2303      	movs	r3, #3
 8004acc:	e045      	b.n	8004b5a <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004ace:	4b03      	ldr	r3, [pc, #12]	; (8004adc <HAL_RCC_OscConfig+0x4d0>)
 8004ad0:	681b      	ldr	r3, [r3, #0]
 8004ad2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004ad6:	2b00      	cmp	r3, #0
 8004ad8:	d1f0      	bne.n	8004abc <HAL_RCC_OscConfig+0x4b0>
 8004ada:	e03d      	b.n	8004b58 <HAL_RCC_OscConfig+0x54c>
 8004adc:	40023800 	.word	0x40023800
 8004ae0:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      pll_config = RCC->PLLCFGR;
 8004ae4:	4b1f      	ldr	r3, [pc, #124]	; (8004b64 <HAL_RCC_OscConfig+0x558>)
 8004ae6:	685b      	ldr	r3, [r3, #4]
 8004ae8:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004aea:	687b      	ldr	r3, [r7, #4]
 8004aec:	699b      	ldr	r3, [r3, #24]
 8004aee:	2b01      	cmp	r3, #1
 8004af0:	d030      	beq.n	8004b54 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004af2:	68fb      	ldr	r3, [r7, #12]
 8004af4:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8004af8:	687b      	ldr	r3, [r7, #4]
 8004afa:	69db      	ldr	r3, [r3, #28]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004afc:	429a      	cmp	r2, r3
 8004afe:	d129      	bne.n	8004b54 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8004b00:	68fb      	ldr	r3, [r7, #12]
 8004b02:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8004b06:	687b      	ldr	r3, [r7, #4]
 8004b08:	6a1b      	ldr	r3, [r3, #32]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004b0a:	429a      	cmp	r2, r3
 8004b0c:	d122      	bne.n	8004b54 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8004b0e:	68fa      	ldr	r2, [r7, #12]
 8004b10:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8004b14:	4013      	ands	r3, r2
 8004b16:	687a      	ldr	r2, [r7, #4]
 8004b18:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8004b1a:	0192      	lsls	r2, r2, #6
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8004b1c:	4293      	cmp	r3, r2
 8004b1e:	d119      	bne.n	8004b54 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 8004b20:	68fb      	ldr	r3, [r7, #12]
 8004b22:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8004b26:	687b      	ldr	r3, [r7, #4]
 8004b28:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004b2a:	085b      	lsrs	r3, r3, #1
 8004b2c:	3b01      	subs	r3, #1
 8004b2e:	041b      	lsls	r3, r3, #16
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8004b30:	429a      	cmp	r2, r3
 8004b32:	d10f      	bne.n	8004b54 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8004b34:	68fb      	ldr	r3, [r7, #12]
 8004b36:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8004b3a:	687b      	ldr	r3, [r7, #4]
 8004b3c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004b3e:	061b      	lsls	r3, r3, #24
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 8004b40:	429a      	cmp	r2, r3
 8004b42:	d107      	bne.n	8004b54 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 8004b44:	68fb      	ldr	r3, [r7, #12]
 8004b46:	f003 42e0 	and.w	r2, r3, #1879048192	; 0x70000000
 8004b4a:	687b      	ldr	r3, [r7, #4]
 8004b4c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004b4e:	071b      	lsls	r3, r3, #28
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8004b50:	429a      	cmp	r2, r3
 8004b52:	d001      	beq.n	8004b58 <HAL_RCC_OscConfig+0x54c>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif
      {
        return HAL_ERROR;
 8004b54:	2301      	movs	r3, #1
 8004b56:	e000      	b.n	8004b5a <HAL_RCC_OscConfig+0x54e>
      }
    }
  }
  return HAL_OK;
 8004b58:	2300      	movs	r3, #0
}
 8004b5a:	4618      	mov	r0, r3
 8004b5c:	3718      	adds	r7, #24
 8004b5e:	46bd      	mov	sp, r7
 8004b60:	bd80      	pop	{r7, pc}
 8004b62:	bf00      	nop
 8004b64:	40023800 	.word	0x40023800

08004b68 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004b68:	b580      	push	{r7, lr}
 8004b6a:	b084      	sub	sp, #16
 8004b6c:	af00      	add	r7, sp, #0
 8004b6e:	6078      	str	r0, [r7, #4]
 8004b70:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0;
 8004b72:	2300      	movs	r3, #0
 8004b74:	60fb      	str	r3, [r7, #12]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8004b76:	687b      	ldr	r3, [r7, #4]
 8004b78:	2b00      	cmp	r3, #0
 8004b7a:	d101      	bne.n	8004b80 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8004b7c:	2301      	movs	r3, #1
 8004b7e:	e0d0      	b.n	8004d22 <HAL_RCC_ClockConfig+0x1ba>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
     must be correctly programmed according to the frequency of the CPU clock
     (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8004b80:	4b6a      	ldr	r3, [pc, #424]	; (8004d2c <HAL_RCC_ClockConfig+0x1c4>)
 8004b82:	681b      	ldr	r3, [r3, #0]
 8004b84:	f003 030f 	and.w	r3, r3, #15
 8004b88:	683a      	ldr	r2, [r7, #0]
 8004b8a:	429a      	cmp	r2, r3
 8004b8c:	d910      	bls.n	8004bb0 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004b8e:	4b67      	ldr	r3, [pc, #412]	; (8004d2c <HAL_RCC_ClockConfig+0x1c4>)
 8004b90:	681b      	ldr	r3, [r3, #0]
 8004b92:	f023 020f 	bic.w	r2, r3, #15
 8004b96:	4965      	ldr	r1, [pc, #404]	; (8004d2c <HAL_RCC_ClockConfig+0x1c4>)
 8004b98:	683b      	ldr	r3, [r7, #0]
 8004b9a:	4313      	orrs	r3, r2
 8004b9c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004b9e:	4b63      	ldr	r3, [pc, #396]	; (8004d2c <HAL_RCC_ClockConfig+0x1c4>)
 8004ba0:	681b      	ldr	r3, [r3, #0]
 8004ba2:	f003 030f 	and.w	r3, r3, #15
 8004ba6:	683a      	ldr	r2, [r7, #0]
 8004ba8:	429a      	cmp	r2, r3
 8004baa:	d001      	beq.n	8004bb0 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8004bac:	2301      	movs	r3, #1
 8004bae:	e0b8      	b.n	8004d22 <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004bb0:	687b      	ldr	r3, [r7, #4]
 8004bb2:	681b      	ldr	r3, [r3, #0]
 8004bb4:	f003 0302 	and.w	r3, r3, #2
 8004bb8:	2b00      	cmp	r3, #0
 8004bba:	d020      	beq.n	8004bfe <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004bbc:	687b      	ldr	r3, [r7, #4]
 8004bbe:	681b      	ldr	r3, [r3, #0]
 8004bc0:	f003 0304 	and.w	r3, r3, #4
 8004bc4:	2b00      	cmp	r3, #0
 8004bc6:	d005      	beq.n	8004bd4 <HAL_RCC_ClockConfig+0x6c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8004bc8:	4b59      	ldr	r3, [pc, #356]	; (8004d30 <HAL_RCC_ClockConfig+0x1c8>)
 8004bca:	689b      	ldr	r3, [r3, #8]
 8004bcc:	4a58      	ldr	r2, [pc, #352]	; (8004d30 <HAL_RCC_ClockConfig+0x1c8>)
 8004bce:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8004bd2:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004bd4:	687b      	ldr	r3, [r7, #4]
 8004bd6:	681b      	ldr	r3, [r3, #0]
 8004bd8:	f003 0308 	and.w	r3, r3, #8
 8004bdc:	2b00      	cmp	r3, #0
 8004bde:	d005      	beq.n	8004bec <HAL_RCC_ClockConfig+0x84>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8004be0:	4b53      	ldr	r3, [pc, #332]	; (8004d30 <HAL_RCC_ClockConfig+0x1c8>)
 8004be2:	689b      	ldr	r3, [r3, #8]
 8004be4:	4a52      	ldr	r2, [pc, #328]	; (8004d30 <HAL_RCC_ClockConfig+0x1c8>)
 8004be6:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8004bea:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004bec:	4b50      	ldr	r3, [pc, #320]	; (8004d30 <HAL_RCC_ClockConfig+0x1c8>)
 8004bee:	689b      	ldr	r3, [r3, #8]
 8004bf0:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8004bf4:	687b      	ldr	r3, [r7, #4]
 8004bf6:	689b      	ldr	r3, [r3, #8]
 8004bf8:	494d      	ldr	r1, [pc, #308]	; (8004d30 <HAL_RCC_ClockConfig+0x1c8>)
 8004bfa:	4313      	orrs	r3, r2
 8004bfc:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004bfe:	687b      	ldr	r3, [r7, #4]
 8004c00:	681b      	ldr	r3, [r3, #0]
 8004c02:	f003 0301 	and.w	r3, r3, #1
 8004c06:	2b00      	cmp	r3, #0
 8004c08:	d040      	beq.n	8004c8c <HAL_RCC_ClockConfig+0x124>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004c0a:	687b      	ldr	r3, [r7, #4]
 8004c0c:	685b      	ldr	r3, [r3, #4]
 8004c0e:	2b01      	cmp	r3, #1
 8004c10:	d107      	bne.n	8004c22 <HAL_RCC_ClockConfig+0xba>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004c12:	4b47      	ldr	r3, [pc, #284]	; (8004d30 <HAL_RCC_ClockConfig+0x1c8>)
 8004c14:	681b      	ldr	r3, [r3, #0]
 8004c16:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004c1a:	2b00      	cmp	r3, #0
 8004c1c:	d115      	bne.n	8004c4a <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8004c1e:	2301      	movs	r3, #1
 8004c20:	e07f      	b.n	8004d22 <HAL_RCC_ClockConfig+0x1ba>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8004c22:	687b      	ldr	r3, [r7, #4]
 8004c24:	685b      	ldr	r3, [r3, #4]
 8004c26:	2b02      	cmp	r3, #2
 8004c28:	d107      	bne.n	8004c3a <HAL_RCC_ClockConfig+0xd2>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004c2a:	4b41      	ldr	r3, [pc, #260]	; (8004d30 <HAL_RCC_ClockConfig+0x1c8>)
 8004c2c:	681b      	ldr	r3, [r3, #0]
 8004c2e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004c32:	2b00      	cmp	r3, #0
 8004c34:	d109      	bne.n	8004c4a <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8004c36:	2301      	movs	r3, #1
 8004c38:	e073      	b.n	8004d22 <HAL_RCC_ClockConfig+0x1ba>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004c3a:	4b3d      	ldr	r3, [pc, #244]	; (8004d30 <HAL_RCC_ClockConfig+0x1c8>)
 8004c3c:	681b      	ldr	r3, [r3, #0]
 8004c3e:	f003 0302 	and.w	r3, r3, #2
 8004c42:	2b00      	cmp	r3, #0
 8004c44:	d101      	bne.n	8004c4a <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8004c46:	2301      	movs	r3, #1
 8004c48:	e06b      	b.n	8004d22 <HAL_RCC_ClockConfig+0x1ba>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8004c4a:	4b39      	ldr	r3, [pc, #228]	; (8004d30 <HAL_RCC_ClockConfig+0x1c8>)
 8004c4c:	689b      	ldr	r3, [r3, #8]
 8004c4e:	f023 0203 	bic.w	r2, r3, #3
 8004c52:	687b      	ldr	r3, [r7, #4]
 8004c54:	685b      	ldr	r3, [r3, #4]
 8004c56:	4936      	ldr	r1, [pc, #216]	; (8004d30 <HAL_RCC_ClockConfig+0x1c8>)
 8004c58:	4313      	orrs	r3, r2
 8004c5a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004c5c:	f7fd ff56 	bl	8002b0c <HAL_GetTick>
 8004c60:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004c62:	e00a      	b.n	8004c7a <HAL_RCC_ClockConfig+0x112>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004c64:	f7fd ff52 	bl	8002b0c <HAL_GetTick>
 8004c68:	4602      	mov	r2, r0
 8004c6a:	68fb      	ldr	r3, [r7, #12]
 8004c6c:	1ad3      	subs	r3, r2, r3
 8004c6e:	f241 3288 	movw	r2, #5000	; 0x1388
 8004c72:	4293      	cmp	r3, r2
 8004c74:	d901      	bls.n	8004c7a <HAL_RCC_ClockConfig+0x112>
      {
        return HAL_TIMEOUT;
 8004c76:	2303      	movs	r3, #3
 8004c78:	e053      	b.n	8004d22 <HAL_RCC_ClockConfig+0x1ba>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004c7a:	4b2d      	ldr	r3, [pc, #180]	; (8004d30 <HAL_RCC_ClockConfig+0x1c8>)
 8004c7c:	689b      	ldr	r3, [r3, #8]
 8004c7e:	f003 020c 	and.w	r2, r3, #12
 8004c82:	687b      	ldr	r3, [r7, #4]
 8004c84:	685b      	ldr	r3, [r3, #4]
 8004c86:	009b      	lsls	r3, r3, #2
 8004c88:	429a      	cmp	r2, r3
 8004c8a:	d1eb      	bne.n	8004c64 <HAL_RCC_ClockConfig+0xfc>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8004c8c:	4b27      	ldr	r3, [pc, #156]	; (8004d2c <HAL_RCC_ClockConfig+0x1c4>)
 8004c8e:	681b      	ldr	r3, [r3, #0]
 8004c90:	f003 030f 	and.w	r3, r3, #15
 8004c94:	683a      	ldr	r2, [r7, #0]
 8004c96:	429a      	cmp	r2, r3
 8004c98:	d210      	bcs.n	8004cbc <HAL_RCC_ClockConfig+0x154>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004c9a:	4b24      	ldr	r3, [pc, #144]	; (8004d2c <HAL_RCC_ClockConfig+0x1c4>)
 8004c9c:	681b      	ldr	r3, [r3, #0]
 8004c9e:	f023 020f 	bic.w	r2, r3, #15
 8004ca2:	4922      	ldr	r1, [pc, #136]	; (8004d2c <HAL_RCC_ClockConfig+0x1c4>)
 8004ca4:	683b      	ldr	r3, [r7, #0]
 8004ca6:	4313      	orrs	r3, r2
 8004ca8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004caa:	4b20      	ldr	r3, [pc, #128]	; (8004d2c <HAL_RCC_ClockConfig+0x1c4>)
 8004cac:	681b      	ldr	r3, [r3, #0]
 8004cae:	f003 030f 	and.w	r3, r3, #15
 8004cb2:	683a      	ldr	r2, [r7, #0]
 8004cb4:	429a      	cmp	r2, r3
 8004cb6:	d001      	beq.n	8004cbc <HAL_RCC_ClockConfig+0x154>
    {
      return HAL_ERROR;
 8004cb8:	2301      	movs	r3, #1
 8004cba:	e032      	b.n	8004d22 <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004cbc:	687b      	ldr	r3, [r7, #4]
 8004cbe:	681b      	ldr	r3, [r3, #0]
 8004cc0:	f003 0304 	and.w	r3, r3, #4
 8004cc4:	2b00      	cmp	r3, #0
 8004cc6:	d008      	beq.n	8004cda <HAL_RCC_ClockConfig+0x172>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004cc8:	4b19      	ldr	r3, [pc, #100]	; (8004d30 <HAL_RCC_ClockConfig+0x1c8>)
 8004cca:	689b      	ldr	r3, [r3, #8]
 8004ccc:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8004cd0:	687b      	ldr	r3, [r7, #4]
 8004cd2:	68db      	ldr	r3, [r3, #12]
 8004cd4:	4916      	ldr	r1, [pc, #88]	; (8004d30 <HAL_RCC_ClockConfig+0x1c8>)
 8004cd6:	4313      	orrs	r3, r2
 8004cd8:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004cda:	687b      	ldr	r3, [r7, #4]
 8004cdc:	681b      	ldr	r3, [r3, #0]
 8004cde:	f003 0308 	and.w	r3, r3, #8
 8004ce2:	2b00      	cmp	r3, #0
 8004ce4:	d009      	beq.n	8004cfa <HAL_RCC_ClockConfig+0x192>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8004ce6:	4b12      	ldr	r3, [pc, #72]	; (8004d30 <HAL_RCC_ClockConfig+0x1c8>)
 8004ce8:	689b      	ldr	r3, [r3, #8]
 8004cea:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8004cee:	687b      	ldr	r3, [r7, #4]
 8004cf0:	691b      	ldr	r3, [r3, #16]
 8004cf2:	00db      	lsls	r3, r3, #3
 8004cf4:	490e      	ldr	r1, [pc, #56]	; (8004d30 <HAL_RCC_ClockConfig+0x1c8>)
 8004cf6:	4313      	orrs	r3, r2
 8004cf8:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8004cfa:	f000 f821 	bl	8004d40 <HAL_RCC_GetSysClockFreq>
 8004cfe:	4602      	mov	r2, r0
 8004d00:	4b0b      	ldr	r3, [pc, #44]	; (8004d30 <HAL_RCC_ClockConfig+0x1c8>)
 8004d02:	689b      	ldr	r3, [r3, #8]
 8004d04:	091b      	lsrs	r3, r3, #4
 8004d06:	f003 030f 	and.w	r3, r3, #15
 8004d0a:	490a      	ldr	r1, [pc, #40]	; (8004d34 <HAL_RCC_ClockConfig+0x1cc>)
 8004d0c:	5ccb      	ldrb	r3, [r1, r3]
 8004d0e:	fa22 f303 	lsr.w	r3, r2, r3
 8004d12:	4a09      	ldr	r2, [pc, #36]	; (8004d38 <HAL_RCC_ClockConfig+0x1d0>)
 8004d14:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8004d16:	4b09      	ldr	r3, [pc, #36]	; (8004d3c <HAL_RCC_ClockConfig+0x1d4>)
 8004d18:	681b      	ldr	r3, [r3, #0]
 8004d1a:	4618      	mov	r0, r3
 8004d1c:	f7fd feb2 	bl	8002a84 <HAL_InitTick>

  return HAL_OK;
 8004d20:	2300      	movs	r3, #0
}
 8004d22:	4618      	mov	r0, r3
 8004d24:	3710      	adds	r7, #16
 8004d26:	46bd      	mov	sp, r7
 8004d28:	bd80      	pop	{r7, pc}
 8004d2a:	bf00      	nop
 8004d2c:	40023c00 	.word	0x40023c00
 8004d30:	40023800 	.word	0x40023800
 8004d34:	0800afc0 	.word	0x0800afc0
 8004d38:	2000005c 	.word	0x2000005c
 8004d3c:	20000060 	.word	0x20000060

08004d40 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004d40:	b5b0      	push	{r4, r5, r7, lr}
 8004d42:	b084      	sub	sp, #16
 8004d44:	af00      	add	r7, sp, #0
  uint32_t pllm = 0, pllvco = 0, pllp = 0;
 8004d46:	2100      	movs	r1, #0
 8004d48:	6079      	str	r1, [r7, #4]
 8004d4a:	2100      	movs	r1, #0
 8004d4c:	60f9      	str	r1, [r7, #12]
 8004d4e:	2100      	movs	r1, #0
 8004d50:	6039      	str	r1, [r7, #0]
  uint32_t sysclockfreq = 0;
 8004d52:	2100      	movs	r1, #0
 8004d54:	60b9      	str	r1, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8004d56:	4952      	ldr	r1, [pc, #328]	; (8004ea0 <HAL_RCC_GetSysClockFreq+0x160>)
 8004d58:	6889      	ldr	r1, [r1, #8]
 8004d5a:	f001 010c 	and.w	r1, r1, #12
 8004d5e:	2908      	cmp	r1, #8
 8004d60:	d00d      	beq.n	8004d7e <HAL_RCC_GetSysClockFreq+0x3e>
 8004d62:	2908      	cmp	r1, #8
 8004d64:	f200 8094 	bhi.w	8004e90 <HAL_RCC_GetSysClockFreq+0x150>
 8004d68:	2900      	cmp	r1, #0
 8004d6a:	d002      	beq.n	8004d72 <HAL_RCC_GetSysClockFreq+0x32>
 8004d6c:	2904      	cmp	r1, #4
 8004d6e:	d003      	beq.n	8004d78 <HAL_RCC_GetSysClockFreq+0x38>
 8004d70:	e08e      	b.n	8004e90 <HAL_RCC_GetSysClockFreq+0x150>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8004d72:	4b4c      	ldr	r3, [pc, #304]	; (8004ea4 <HAL_RCC_GetSysClockFreq+0x164>)
 8004d74:	60bb      	str	r3, [r7, #8]
      break;
 8004d76:	e08e      	b.n	8004e96 <HAL_RCC_GetSysClockFreq+0x156>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8004d78:	4b4b      	ldr	r3, [pc, #300]	; (8004ea8 <HAL_RCC_GetSysClockFreq+0x168>)
 8004d7a:	60bb      	str	r3, [r7, #8]
      break;
 8004d7c:	e08b      	b.n	8004e96 <HAL_RCC_GetSysClockFreq+0x156>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8004d7e:	4948      	ldr	r1, [pc, #288]	; (8004ea0 <HAL_RCC_GetSysClockFreq+0x160>)
 8004d80:	6849      	ldr	r1, [r1, #4]
 8004d82:	f001 013f 	and.w	r1, r1, #63	; 0x3f
 8004d86:	6079      	str	r1, [r7, #4]
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLCFGR_PLLSRC_HSI)
 8004d88:	4945      	ldr	r1, [pc, #276]	; (8004ea0 <HAL_RCC_GetSysClockFreq+0x160>)
 8004d8a:	6849      	ldr	r1, [r1, #4]
 8004d8c:	f401 0180 	and.w	r1, r1, #4194304	; 0x400000
 8004d90:	2900      	cmp	r1, #0
 8004d92:	d024      	beq.n	8004dde <HAL_RCC_GetSysClockFreq+0x9e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004d94:	4942      	ldr	r1, [pc, #264]	; (8004ea0 <HAL_RCC_GetSysClockFreq+0x160>)
 8004d96:	6849      	ldr	r1, [r1, #4]
 8004d98:	0989      	lsrs	r1, r1, #6
 8004d9a:	4608      	mov	r0, r1
 8004d9c:	f04f 0100 	mov.w	r1, #0
 8004da0:	f240 14ff 	movw	r4, #511	; 0x1ff
 8004da4:	f04f 0500 	mov.w	r5, #0
 8004da8:	ea00 0204 	and.w	r2, r0, r4
 8004dac:	ea01 0305 	and.w	r3, r1, r5
 8004db0:	493d      	ldr	r1, [pc, #244]	; (8004ea8 <HAL_RCC_GetSysClockFreq+0x168>)
 8004db2:	fb01 f003 	mul.w	r0, r1, r3
 8004db6:	2100      	movs	r1, #0
 8004db8:	fb01 f102 	mul.w	r1, r1, r2
 8004dbc:	1844      	adds	r4, r0, r1
 8004dbe:	493a      	ldr	r1, [pc, #232]	; (8004ea8 <HAL_RCC_GetSysClockFreq+0x168>)
 8004dc0:	fba2 0101 	umull	r0, r1, r2, r1
 8004dc4:	1863      	adds	r3, r4, r1
 8004dc6:	4619      	mov	r1, r3
 8004dc8:	687b      	ldr	r3, [r7, #4]
 8004dca:	461a      	mov	r2, r3
 8004dcc:	f04f 0300 	mov.w	r3, #0
 8004dd0:	f7fb fa8e 	bl	80002f0 <__aeabi_uldivmod>
 8004dd4:	4602      	mov	r2, r0
 8004dd6:	460b      	mov	r3, r1
 8004dd8:	4613      	mov	r3, r2
 8004dda:	60fb      	str	r3, [r7, #12]
 8004ddc:	e04a      	b.n	8004e74 <HAL_RCC_GetSysClockFreq+0x134>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004dde:	4b30      	ldr	r3, [pc, #192]	; (8004ea0 <HAL_RCC_GetSysClockFreq+0x160>)
 8004de0:	685b      	ldr	r3, [r3, #4]
 8004de2:	099b      	lsrs	r3, r3, #6
 8004de4:	461a      	mov	r2, r3
 8004de6:	f04f 0300 	mov.w	r3, #0
 8004dea:	f240 10ff 	movw	r0, #511	; 0x1ff
 8004dee:	f04f 0100 	mov.w	r1, #0
 8004df2:	ea02 0400 	and.w	r4, r2, r0
 8004df6:	ea03 0501 	and.w	r5, r3, r1
 8004dfa:	4620      	mov	r0, r4
 8004dfc:	4629      	mov	r1, r5
 8004dfe:	f04f 0200 	mov.w	r2, #0
 8004e02:	f04f 0300 	mov.w	r3, #0
 8004e06:	014b      	lsls	r3, r1, #5
 8004e08:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 8004e0c:	0142      	lsls	r2, r0, #5
 8004e0e:	4610      	mov	r0, r2
 8004e10:	4619      	mov	r1, r3
 8004e12:	1b00      	subs	r0, r0, r4
 8004e14:	eb61 0105 	sbc.w	r1, r1, r5
 8004e18:	f04f 0200 	mov.w	r2, #0
 8004e1c:	f04f 0300 	mov.w	r3, #0
 8004e20:	018b      	lsls	r3, r1, #6
 8004e22:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 8004e26:	0182      	lsls	r2, r0, #6
 8004e28:	1a12      	subs	r2, r2, r0
 8004e2a:	eb63 0301 	sbc.w	r3, r3, r1
 8004e2e:	f04f 0000 	mov.w	r0, #0
 8004e32:	f04f 0100 	mov.w	r1, #0
 8004e36:	00d9      	lsls	r1, r3, #3
 8004e38:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8004e3c:	00d0      	lsls	r0, r2, #3
 8004e3e:	4602      	mov	r2, r0
 8004e40:	460b      	mov	r3, r1
 8004e42:	1912      	adds	r2, r2, r4
 8004e44:	eb45 0303 	adc.w	r3, r5, r3
 8004e48:	f04f 0000 	mov.w	r0, #0
 8004e4c:	f04f 0100 	mov.w	r1, #0
 8004e50:	0299      	lsls	r1, r3, #10
 8004e52:	ea41 5192 	orr.w	r1, r1, r2, lsr #22
 8004e56:	0290      	lsls	r0, r2, #10
 8004e58:	4602      	mov	r2, r0
 8004e5a:	460b      	mov	r3, r1
 8004e5c:	4610      	mov	r0, r2
 8004e5e:	4619      	mov	r1, r3
 8004e60:	687b      	ldr	r3, [r7, #4]
 8004e62:	461a      	mov	r2, r3
 8004e64:	f04f 0300 	mov.w	r3, #0
 8004e68:	f7fb fa42 	bl	80002f0 <__aeabi_uldivmod>
 8004e6c:	4602      	mov	r2, r0
 8004e6e:	460b      	mov	r3, r1
 8004e70:	4613      	mov	r3, r2
 8004e72:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1) * 2);
 8004e74:	4b0a      	ldr	r3, [pc, #40]	; (8004ea0 <HAL_RCC_GetSysClockFreq+0x160>)
 8004e76:	685b      	ldr	r3, [r3, #4]
 8004e78:	0c1b      	lsrs	r3, r3, #16
 8004e7a:	f003 0303 	and.w	r3, r3, #3
 8004e7e:	3301      	adds	r3, #1
 8004e80:	005b      	lsls	r3, r3, #1
 8004e82:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco / pllp;
 8004e84:	68fa      	ldr	r2, [r7, #12]
 8004e86:	683b      	ldr	r3, [r7, #0]
 8004e88:	fbb2 f3f3 	udiv	r3, r2, r3
 8004e8c:	60bb      	str	r3, [r7, #8]
      break;
 8004e8e:	e002      	b.n	8004e96 <HAL_RCC_GetSysClockFreq+0x156>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8004e90:	4b04      	ldr	r3, [pc, #16]	; (8004ea4 <HAL_RCC_GetSysClockFreq+0x164>)
 8004e92:	60bb      	str	r3, [r7, #8]
      break;
 8004e94:	bf00      	nop
    }
  }
  return sysclockfreq;
 8004e96:	68bb      	ldr	r3, [r7, #8]
}
 8004e98:	4618      	mov	r0, r3
 8004e9a:	3710      	adds	r7, #16
 8004e9c:	46bd      	mov	sp, r7
 8004e9e:	bdb0      	pop	{r4, r5, r7, pc}
 8004ea0:	40023800 	.word	0x40023800
 8004ea4:	00f42400 	.word	0x00f42400
 8004ea8:	017d7840 	.word	0x017d7840

08004eac <HAL_RCC_GetHCLKFreq>:
  *         right HCLK value. Otherwise, any configuration based on this function will be incorrect.
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004eac:	b480      	push	{r7}
 8004eae:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004eb0:	4b03      	ldr	r3, [pc, #12]	; (8004ec0 <HAL_RCC_GetHCLKFreq+0x14>)
 8004eb2:	681b      	ldr	r3, [r3, #0]
}
 8004eb4:	4618      	mov	r0, r3
 8004eb6:	46bd      	mov	sp, r7
 8004eb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ebc:	4770      	bx	lr
 8004ebe:	bf00      	nop
 8004ec0:	2000005c 	.word	0x2000005c

08004ec4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004ec4:	b580      	push	{r7, lr}
 8004ec6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8004ec8:	f7ff fff0 	bl	8004eac <HAL_RCC_GetHCLKFreq>
 8004ecc:	4602      	mov	r2, r0
 8004ece:	4b05      	ldr	r3, [pc, #20]	; (8004ee4 <HAL_RCC_GetPCLK1Freq+0x20>)
 8004ed0:	689b      	ldr	r3, [r3, #8]
 8004ed2:	0a9b      	lsrs	r3, r3, #10
 8004ed4:	f003 0307 	and.w	r3, r3, #7
 8004ed8:	4903      	ldr	r1, [pc, #12]	; (8004ee8 <HAL_RCC_GetPCLK1Freq+0x24>)
 8004eda:	5ccb      	ldrb	r3, [r1, r3]
 8004edc:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004ee0:	4618      	mov	r0, r3
 8004ee2:	bd80      	pop	{r7, pc}
 8004ee4:	40023800 	.word	0x40023800
 8004ee8:	0800afd0 	.word	0x0800afd0

08004eec <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004eec:	b580      	push	{r7, lr}
 8004eee:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8004ef0:	f7ff ffdc 	bl	8004eac <HAL_RCC_GetHCLKFreq>
 8004ef4:	4602      	mov	r2, r0
 8004ef6:	4b05      	ldr	r3, [pc, #20]	; (8004f0c <HAL_RCC_GetPCLK2Freq+0x20>)
 8004ef8:	689b      	ldr	r3, [r3, #8]
 8004efa:	0b5b      	lsrs	r3, r3, #13
 8004efc:	f003 0307 	and.w	r3, r3, #7
 8004f00:	4903      	ldr	r1, [pc, #12]	; (8004f10 <HAL_RCC_GetPCLK2Freq+0x24>)
 8004f02:	5ccb      	ldrb	r3, [r1, r3]
 8004f04:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004f08:	4618      	mov	r0, r3
 8004f0a:	bd80      	pop	{r7, pc}
 8004f0c:	40023800 	.word	0x40023800
 8004f10:	0800afd0 	.word	0x0800afd0

08004f14 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8004f14:	b580      	push	{r7, lr}
 8004f16:	b088      	sub	sp, #32
 8004f18:	af00      	add	r7, sp, #0
 8004f1a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0;
 8004f1c:	2300      	movs	r3, #0
 8004f1e:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg0 = 0;
 8004f20:	2300      	movs	r3, #0
 8004f22:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg1 = 0;
 8004f24:	2300      	movs	r3, #0
 8004f26:	60fb      	str	r3, [r7, #12]
  uint32_t plli2sused = 0;
 8004f28:	2300      	movs	r3, #0
 8004f2a:	61fb      	str	r3, [r7, #28]
  uint32_t pllsaiused = 0;
 8004f2c:	2300      	movs	r3, #0
 8004f2e:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*----------------------------------- I2S configuration ----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 8004f30:	687b      	ldr	r3, [r7, #4]
 8004f32:	681b      	ldr	r3, [r3, #0]
 8004f34:	f003 0301 	and.w	r3, r3, #1
 8004f38:	2b00      	cmp	r3, #0
 8004f3a:	d012      	beq.n	8004f62 <HAL_RCCEx_PeriphCLKConfig+0x4e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8004f3c:	4b69      	ldr	r3, [pc, #420]	; (80050e4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004f3e:	689b      	ldr	r3, [r3, #8]
 8004f40:	4a68      	ldr	r2, [pc, #416]	; (80050e4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004f42:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 8004f46:	6093      	str	r3, [r2, #8]
 8004f48:	4b66      	ldr	r3, [pc, #408]	; (80050e4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004f4a:	689a      	ldr	r2, [r3, #8]
 8004f4c:	687b      	ldr	r3, [r7, #4]
 8004f4e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004f50:	4964      	ldr	r1, [pc, #400]	; (80050e4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004f52:	4313      	orrs	r3, r2
 8004f54:	608b      	str	r3, [r1, #8]

    /* Enable the PLLI2S when it's used as clock source for I2S */
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)
 8004f56:	687b      	ldr	r3, [r7, #4]
 8004f58:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004f5a:	2b00      	cmp	r3, #0
 8004f5c:	d101      	bne.n	8004f62 <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      plli2sused = 1;
 8004f5e:	2301      	movs	r3, #1
 8004f60:	61fb      	str	r3, [r7, #28]
    }
  }

  /*------------------------------------ SAI1 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == (RCC_PERIPHCLK_SAI1))
 8004f62:	687b      	ldr	r3, [r7, #4]
 8004f64:	681b      	ldr	r3, [r3, #0]
 8004f66:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8004f6a:	2b00      	cmp	r3, #0
 8004f6c:	d017      	beq.n	8004f9e <HAL_RCCEx_PeriphCLKConfig+0x8a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure SAI1 Clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8004f6e:	4b5d      	ldr	r3, [pc, #372]	; (80050e4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004f70:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8004f74:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8004f78:	687b      	ldr	r3, [r7, #4]
 8004f7a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004f7c:	4959      	ldr	r1, [pc, #356]	; (80050e4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004f7e:	4313      	orrs	r3, r2
 8004f80:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)
 8004f84:	687b      	ldr	r3, [r7, #4]
 8004f86:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004f88:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8004f8c:	d101      	bne.n	8004f92 <HAL_RCCEx_PeriphCLKConfig+0x7e>
    {
      plli2sused = 1;
 8004f8e:	2301      	movs	r3, #1
 8004f90:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)
 8004f92:	687b      	ldr	r3, [r7, #4]
 8004f94:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004f96:	2b00      	cmp	r3, #0
 8004f98:	d101      	bne.n	8004f9e <HAL_RCCEx_PeriphCLKConfig+0x8a>
    {
      pllsaiused = 1;
 8004f9a:	2301      	movs	r3, #1
 8004f9c:	61bb      	str	r3, [r7, #24]
    }
  }

  /*------------------------------------ SAI2 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == (RCC_PERIPHCLK_SAI2))
 8004f9e:	687b      	ldr	r3, [r7, #4]
 8004fa0:	681b      	ldr	r3, [r3, #0]
 8004fa2:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8004fa6:	2b00      	cmp	r3, #0
 8004fa8:	d017      	beq.n	8004fda <HAL_RCCEx_PeriphCLKConfig+0xc6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLKSOURCE(PeriphClkInit->Sai2ClockSelection));

    /* Configure SAI2 Clock source */
    __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8004faa:	4b4e      	ldr	r3, [pc, #312]	; (80050e4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004fac:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8004fb0:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8004fb4:	687b      	ldr	r3, [r7, #4]
 8004fb6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004fb8:	494a      	ldr	r1, [pc, #296]	; (80050e4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004fba:	4313      	orrs	r3, r2
 8004fbc:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c

    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)
 8004fc0:	687b      	ldr	r3, [r7, #4]
 8004fc2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004fc4:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8004fc8:	d101      	bne.n	8004fce <HAL_RCCEx_PeriphCLKConfig+0xba>
    {
      plli2sused = 1;
 8004fca:	2301      	movs	r3, #1
 8004fcc:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)
 8004fce:	687b      	ldr	r3, [r7, #4]
 8004fd0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004fd2:	2b00      	cmp	r3, #0
 8004fd4:	d101      	bne.n	8004fda <HAL_RCCEx_PeriphCLKConfig+0xc6>
    {
      pllsaiused = 1;
 8004fd6:	2301      	movs	r3, #1
 8004fd8:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- SPDIF-RX Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8004fda:	687b      	ldr	r3, [r7, #4]
 8004fdc:	681b      	ldr	r3, [r3, #0]
 8004fde:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8004fe2:	2b00      	cmp	r3, #0
 8004fe4:	d001      	beq.n	8004fea <HAL_RCCEx_PeriphCLKConfig+0xd6>
  {
      plli2sused = 1;
 8004fe6:	2301      	movs	r3, #1
 8004fe8:	61fb      	str	r3, [r7, #28]
  }

  /*------------------------------------ RTC configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8004fea:	687b      	ldr	r3, [r7, #4]
 8004fec:	681b      	ldr	r3, [r3, #0]
 8004fee:	f003 0320 	and.w	r3, r3, #32
 8004ff2:	2b00      	cmp	r3, #0
 8004ff4:	f000 808b 	beq.w	800510e <HAL_RCCEx_PeriphCLKConfig+0x1fa>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8004ff8:	4b3a      	ldr	r3, [pc, #232]	; (80050e4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004ffa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004ffc:	4a39      	ldr	r2, [pc, #228]	; (80050e4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004ffe:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005002:	6413      	str	r3, [r2, #64]	; 0x40
 8005004:	4b37      	ldr	r3, [pc, #220]	; (80050e4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005006:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005008:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800500c:	60bb      	str	r3, [r7, #8]
 800500e:	68bb      	ldr	r3, [r7, #8]

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 8005010:	4b35      	ldr	r3, [pc, #212]	; (80050e8 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8005012:	681b      	ldr	r3, [r3, #0]
 8005014:	4a34      	ldr	r2, [pc, #208]	; (80050e8 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8005016:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800501a:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800501c:	f7fd fd76 	bl	8002b0c <HAL_GetTick>
 8005020:	6178      	str	r0, [r7, #20]

    /* Wait for Backup domain Write protection disable */
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 8005022:	e008      	b.n	8005036 <HAL_RCCEx_PeriphCLKConfig+0x122>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005024:	f7fd fd72 	bl	8002b0c <HAL_GetTick>
 8005028:	4602      	mov	r2, r0
 800502a:	697b      	ldr	r3, [r7, #20]
 800502c:	1ad3      	subs	r3, r2, r3
 800502e:	2b64      	cmp	r3, #100	; 0x64
 8005030:	d901      	bls.n	8005036 <HAL_RCCEx_PeriphCLKConfig+0x122>
      {
        return HAL_TIMEOUT;
 8005032:	2303      	movs	r3, #3
 8005034:	e38f      	b.n	8005756 <HAL_RCCEx_PeriphCLKConfig+0x842>
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 8005036:	4b2c      	ldr	r3, [pc, #176]	; (80050e8 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8005038:	681b      	ldr	r3, [r3, #0]
 800503a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800503e:	2b00      	cmp	r3, #0
 8005040:	d0f0      	beq.n	8005024 <HAL_RCCEx_PeriphCLKConfig+0x110>
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified */
    tmpreg0 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8005042:	4b28      	ldr	r3, [pc, #160]	; (80050e4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005044:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005046:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800504a:	613b      	str	r3, [r7, #16]

    if((tmpreg0 != 0x00000000U) && (tmpreg0 != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 800504c:	693b      	ldr	r3, [r7, #16]
 800504e:	2b00      	cmp	r3, #0
 8005050:	d035      	beq.n	80050be <HAL_RCCEx_PeriphCLKConfig+0x1aa>
 8005052:	687b      	ldr	r3, [r7, #4]
 8005054:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005056:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800505a:	693a      	ldr	r2, [r7, #16]
 800505c:	429a      	cmp	r2, r3
 800505e:	d02e      	beq.n	80050be <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg0 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8005060:	4b20      	ldr	r3, [pc, #128]	; (80050e4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005062:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005064:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005068:	613b      	str	r3, [r7, #16]

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 800506a:	4b1e      	ldr	r3, [pc, #120]	; (80050e4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800506c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800506e:	4a1d      	ldr	r2, [pc, #116]	; (80050e4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005070:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005074:	6713      	str	r3, [r2, #112]	; 0x70
      __HAL_RCC_BACKUPRESET_RELEASE();
 8005076:	4b1b      	ldr	r3, [pc, #108]	; (80050e4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005078:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800507a:	4a1a      	ldr	r2, [pc, #104]	; (80050e4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800507c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8005080:	6713      	str	r3, [r2, #112]	; 0x70

      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg0;
 8005082:	4a18      	ldr	r2, [pc, #96]	; (80050e4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005084:	693b      	ldr	r3, [r7, #16]
 8005086:	6713      	str	r3, [r2, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8005088:	4b16      	ldr	r3, [pc, #88]	; (80050e4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800508a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800508c:	f003 0301 	and.w	r3, r3, #1
 8005090:	2b01      	cmp	r3, #1
 8005092:	d114      	bne.n	80050be <HAL_RCCEx_PeriphCLKConfig+0x1aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005094:	f7fd fd3a 	bl	8002b0c <HAL_GetTick>
 8005098:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800509a:	e00a      	b.n	80050b2 <HAL_RCCEx_PeriphCLKConfig+0x19e>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800509c:	f7fd fd36 	bl	8002b0c <HAL_GetTick>
 80050a0:	4602      	mov	r2, r0
 80050a2:	697b      	ldr	r3, [r7, #20]
 80050a4:	1ad3      	subs	r3, r2, r3
 80050a6:	f241 3288 	movw	r2, #5000	; 0x1388
 80050aa:	4293      	cmp	r3, r2
 80050ac:	d901      	bls.n	80050b2 <HAL_RCCEx_PeriphCLKConfig+0x19e>
          {
            return HAL_TIMEOUT;
 80050ae:	2303      	movs	r3, #3
 80050b0:	e351      	b.n	8005756 <HAL_RCCEx_PeriphCLKConfig+0x842>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80050b2:	4b0c      	ldr	r3, [pc, #48]	; (80050e4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80050b4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80050b6:	f003 0302 	and.w	r3, r3, #2
 80050ba:	2b00      	cmp	r3, #0
 80050bc:	d0ee      	beq.n	800509c <HAL_RCCEx_PeriphCLKConfig+0x188>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80050be:	687b      	ldr	r3, [r7, #4]
 80050c0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80050c2:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80050c6:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80050ca:	d111      	bne.n	80050f0 <HAL_RCCEx_PeriphCLKConfig+0x1dc>
 80050cc:	4b05      	ldr	r3, [pc, #20]	; (80050e4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80050ce:	689b      	ldr	r3, [r3, #8]
 80050d0:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 80050d4:	687b      	ldr	r3, [r7, #4]
 80050d6:	6b19      	ldr	r1, [r3, #48]	; 0x30
 80050d8:	4b04      	ldr	r3, [pc, #16]	; (80050ec <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 80050da:	400b      	ands	r3, r1
 80050dc:	4901      	ldr	r1, [pc, #4]	; (80050e4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80050de:	4313      	orrs	r3, r2
 80050e0:	608b      	str	r3, [r1, #8]
 80050e2:	e00b      	b.n	80050fc <HAL_RCCEx_PeriphCLKConfig+0x1e8>
 80050e4:	40023800 	.word	0x40023800
 80050e8:	40007000 	.word	0x40007000
 80050ec:	0ffffcff 	.word	0x0ffffcff
 80050f0:	4bb3      	ldr	r3, [pc, #716]	; (80053c0 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80050f2:	689b      	ldr	r3, [r3, #8]
 80050f4:	4ab2      	ldr	r2, [pc, #712]	; (80053c0 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80050f6:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 80050fa:	6093      	str	r3, [r2, #8]
 80050fc:	4bb0      	ldr	r3, [pc, #704]	; (80053c0 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80050fe:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8005100:	687b      	ldr	r3, [r7, #4]
 8005102:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005104:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005108:	49ad      	ldr	r1, [pc, #692]	; (80053c0 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 800510a:	4313      	orrs	r3, r2
 800510c:	670b      	str	r3, [r1, #112]	; 0x70
  }

  /*------------------------------------ TIM configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 800510e:	687b      	ldr	r3, [r7, #4]
 8005110:	681b      	ldr	r3, [r3, #0]
 8005112:	f003 0310 	and.w	r3, r3, #16
 8005116:	2b00      	cmp	r3, #0
 8005118:	d010      	beq.n	800513c <HAL_RCCEx_PeriphCLKConfig+0x228>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 800511a:	4ba9      	ldr	r3, [pc, #676]	; (80053c0 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 800511c:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8005120:	4aa7      	ldr	r2, [pc, #668]	; (80053c0 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8005122:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8005126:	f8c2 308c 	str.w	r3, [r2, #140]	; 0x8c
 800512a:	4ba5      	ldr	r3, [pc, #660]	; (80053c0 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 800512c:	f8d3 208c 	ldr.w	r2, [r3, #140]	; 0x8c
 8005130:	687b      	ldr	r3, [r7, #4]
 8005132:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005134:	49a2      	ldr	r1, [pc, #648]	; (80053c0 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8005136:	4313      	orrs	r3, r2
 8005138:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }

  /*-------------------------------------- I2C1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800513c:	687b      	ldr	r3, [r7, #4]
 800513e:	681b      	ldr	r3, [r3, #0]
 8005140:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8005144:	2b00      	cmp	r3, #0
 8005146:	d00a      	beq.n	800515e <HAL_RCCEx_PeriphCLKConfig+0x24a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8005148:	4b9d      	ldr	r3, [pc, #628]	; (80053c0 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 800514a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800514e:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8005152:	687b      	ldr	r3, [r7, #4]
 8005154:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8005156:	499a      	ldr	r1, [pc, #616]	; (80053c0 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8005158:	4313      	orrs	r3, r2
 800515a:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 800515e:	687b      	ldr	r3, [r7, #4]
 8005160:	681b      	ldr	r3, [r3, #0]
 8005162:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8005166:	2b00      	cmp	r3, #0
 8005168:	d00a      	beq.n	8005180 <HAL_RCCEx_PeriphCLKConfig+0x26c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 800516a:	4b95      	ldr	r3, [pc, #596]	; (80053c0 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 800516c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005170:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8005174:	687b      	ldr	r3, [r7, #4]
 8005176:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8005178:	4991      	ldr	r1, [pc, #580]	; (80053c0 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 800517a:	4313      	orrs	r3, r2
 800517c:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8005180:	687b      	ldr	r3, [r7, #4]
 8005182:	681b      	ldr	r3, [r3, #0]
 8005184:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8005188:	2b00      	cmp	r3, #0
 800518a:	d00a      	beq.n	80051a2 <HAL_RCCEx_PeriphCLKConfig+0x28e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 800518c:	4b8c      	ldr	r3, [pc, #560]	; (80053c0 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 800518e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005192:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8005196:	687b      	ldr	r3, [r7, #4]
 8005198:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800519a:	4989      	ldr	r1, [pc, #548]	; (80053c0 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 800519c:	4313      	orrs	r3, r2
 800519e:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 80051a2:	687b      	ldr	r3, [r7, #4]
 80051a4:	681b      	ldr	r3, [r3, #0]
 80051a6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80051aa:	2b00      	cmp	r3, #0
 80051ac:	d00a      	beq.n	80051c4 <HAL_RCCEx_PeriphCLKConfig+0x2b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 80051ae:	4b84      	ldr	r3, [pc, #528]	; (80053c0 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80051b0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80051b4:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 80051b8:	687b      	ldr	r3, [r7, #4]
 80051ba:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80051bc:	4980      	ldr	r1, [pc, #512]	; (80053c0 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80051be:	4313      	orrs	r3, r2
 80051c0:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80051c4:	687b      	ldr	r3, [r7, #4]
 80051c6:	681b      	ldr	r3, [r3, #0]
 80051c8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80051cc:	2b00      	cmp	r3, #0
 80051ce:	d00a      	beq.n	80051e6 <HAL_RCCEx_PeriphCLKConfig+0x2d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80051d0:	4b7b      	ldr	r3, [pc, #492]	; (80053c0 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80051d2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80051d6:	f023 0203 	bic.w	r2, r3, #3
 80051da:	687b      	ldr	r3, [r7, #4]
 80051dc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80051de:	4978      	ldr	r1, [pc, #480]	; (80053c0 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80051e0:	4313      	orrs	r3, r2
 80051e2:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80051e6:	687b      	ldr	r3, [r7, #4]
 80051e8:	681b      	ldr	r3, [r3, #0]
 80051ea:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80051ee:	2b00      	cmp	r3, #0
 80051f0:	d00a      	beq.n	8005208 <HAL_RCCEx_PeriphCLKConfig+0x2f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80051f2:	4b73      	ldr	r3, [pc, #460]	; (80053c0 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80051f4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80051f8:	f023 020c 	bic.w	r2, r3, #12
 80051fc:	687b      	ldr	r3, [r7, #4]
 80051fe:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005200:	496f      	ldr	r1, [pc, #444]	; (80053c0 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8005202:	4313      	orrs	r3, r2
 8005204:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8005208:	687b      	ldr	r3, [r7, #4]
 800520a:	681b      	ldr	r3, [r3, #0]
 800520c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005210:	2b00      	cmp	r3, #0
 8005212:	d00a      	beq.n	800522a <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8005214:	4b6a      	ldr	r3, [pc, #424]	; (80053c0 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8005216:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800521a:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 800521e:	687b      	ldr	r3, [r7, #4]
 8005220:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005222:	4967      	ldr	r1, [pc, #412]	; (80053c0 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8005224:	4313      	orrs	r3, r2
 8005226:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 800522a:	687b      	ldr	r3, [r7, #4]
 800522c:	681b      	ldr	r3, [r3, #0]
 800522e:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8005232:	2b00      	cmp	r3, #0
 8005234:	d00a      	beq.n	800524c <HAL_RCCEx_PeriphCLKConfig+0x338>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8005236:	4b62      	ldr	r3, [pc, #392]	; (80053c0 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8005238:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800523c:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 8005240:	687b      	ldr	r3, [r7, #4]
 8005242:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005244:	495e      	ldr	r1, [pc, #376]	; (80053c0 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8005246:	4313      	orrs	r3, r2
 8005248:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART5 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 800524c:	687b      	ldr	r3, [r7, #4]
 800524e:	681b      	ldr	r3, [r3, #0]
 8005250:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005254:	2b00      	cmp	r3, #0
 8005256:	d00a      	beq.n	800526e <HAL_RCCEx_PeriphCLKConfig+0x35a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8005258:	4b59      	ldr	r3, [pc, #356]	; (80053c0 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 800525a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800525e:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8005262:	687b      	ldr	r3, [r7, #4]
 8005264:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005266:	4956      	ldr	r1, [pc, #344]	; (80053c0 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8005268:	4313      	orrs	r3, r2
 800526a:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART6 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART6) == RCC_PERIPHCLK_USART6)
 800526e:	687b      	ldr	r3, [r7, #4]
 8005270:	681b      	ldr	r3, [r3, #0]
 8005272:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8005276:	2b00      	cmp	r3, #0
 8005278:	d00a      	beq.n	8005290 <HAL_RCCEx_PeriphCLKConfig+0x37c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART6CLKSOURCE(PeriphClkInit->Usart6ClockSelection));

    /* Configure the USART6 clock source */
    __HAL_RCC_USART6_CONFIG(PeriphClkInit->Usart6ClockSelection);
 800527a:	4b51      	ldr	r3, [pc, #324]	; (80053c0 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 800527c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005280:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8005284:	687b      	ldr	r3, [r7, #4]
 8005286:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005288:	494d      	ldr	r1, [pc, #308]	; (80053c0 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 800528a:	4313      	orrs	r3, r2
 800528c:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART7 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART7) == RCC_PERIPHCLK_UART7)
 8005290:	687b      	ldr	r3, [r7, #4]
 8005292:	681b      	ldr	r3, [r3, #0]
 8005294:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8005298:	2b00      	cmp	r3, #0
 800529a:	d00a      	beq.n	80052b2 <HAL_RCCEx_PeriphCLKConfig+0x39e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART7CLKSOURCE(PeriphClkInit->Uart7ClockSelection));

    /* Configure the UART7 clock source */
    __HAL_RCC_UART7_CONFIG(PeriphClkInit->Uart7ClockSelection);
 800529c:	4b48      	ldr	r3, [pc, #288]	; (80053c0 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 800529e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80052a2:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 80052a6:	687b      	ldr	r3, [r7, #4]
 80052a8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80052aa:	4945      	ldr	r1, [pc, #276]	; (80053c0 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80052ac:	4313      	orrs	r3, r2
 80052ae:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART8 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART8) == RCC_PERIPHCLK_UART8)
 80052b2:	687b      	ldr	r3, [r7, #4]
 80052b4:	681b      	ldr	r3, [r3, #0]
 80052b6:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80052ba:	2b00      	cmp	r3, #0
 80052bc:	d00a      	beq.n	80052d4 <HAL_RCCEx_PeriphCLKConfig+0x3c0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART8CLKSOURCE(PeriphClkInit->Uart8ClockSelection));

    /* Configure the UART8 clock source */
    __HAL_RCC_UART8_CONFIG(PeriphClkInit->Uart8ClockSelection);
 80052be:	4b40      	ldr	r3, [pc, #256]	; (80053c0 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80052c0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80052c4:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 80052c8:	687b      	ldr	r3, [r7, #4]
 80052ca:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80052cc:	493c      	ldr	r1, [pc, #240]	; (80053c0 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80052ce:	4313      	orrs	r3, r2
 80052d0:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*--------------------------------------- CEC Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 80052d4:	687b      	ldr	r3, [r7, #4]
 80052d6:	681b      	ldr	r3, [r3, #0]
 80052d8:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80052dc:	2b00      	cmp	r3, #0
 80052de:	d00a      	beq.n	80052f6 <HAL_RCCEx_PeriphCLKConfig+0x3e2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 80052e0:	4b37      	ldr	r3, [pc, #220]	; (80053c0 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80052e2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80052e6:	f023 6280 	bic.w	r2, r3, #67108864	; 0x4000000
 80052ea:	687b      	ldr	r3, [r7, #4]
 80052ec:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80052ee:	4934      	ldr	r1, [pc, #208]	; (80053c0 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80052f0:	4313      	orrs	r3, r2
 80052f2:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- CK48 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 80052f6:	687b      	ldr	r3, [r7, #4]
 80052f8:	681b      	ldr	r3, [r3, #0]
 80052fa:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80052fe:	2b00      	cmp	r3, #0
 8005300:	d011      	beq.n	8005326 <HAL_RCCEx_PeriphCLKConfig+0x412>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLK48SOURCE(PeriphClkInit->Clk48ClockSelection));

    /* Configure the CLK48 source */
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 8005302:	4b2f      	ldr	r3, [pc, #188]	; (80053c0 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8005304:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005308:	f023 6200 	bic.w	r2, r3, #134217728	; 0x8000000
 800530c:	687b      	ldr	r3, [r7, #4]
 800530e:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8005310:	492b      	ldr	r1, [pc, #172]	; (80053c0 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8005312:	4313      	orrs	r3, r2
 8005314:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90

    /* Enable the PLLSAI when it's used as clock source for CK48 */
    if(PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP)
 8005318:	687b      	ldr	r3, [r7, #4]
 800531a:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800531c:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8005320:	d101      	bne.n	8005326 <HAL_RCCEx_PeriphCLKConfig+0x412>
    {
      pllsaiused = 1;
 8005322:	2301      	movs	r3, #1
 8005324:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- LTDC Configuration -----------------------------------*/
#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 8005326:	687b      	ldr	r3, [r7, #4]
 8005328:	681b      	ldr	r3, [r3, #0]
 800532a:	f003 0308 	and.w	r3, r3, #8
 800532e:	2b00      	cmp	r3, #0
 8005330:	d001      	beq.n	8005336 <HAL_RCCEx_PeriphCLKConfig+0x422>
  {
    pllsaiused = 1;
 8005332:	2301      	movs	r3, #1
 8005334:	61bb      	str	r3, [r7, #24]
  }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx */

  /*-------------------------------------- LPTIM1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8005336:	687b      	ldr	r3, [r7, #4]
 8005338:	681b      	ldr	r3, [r3, #0]
 800533a:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800533e:	2b00      	cmp	r3, #0
 8005340:	d00a      	beq.n	8005358 <HAL_RCCEx_PeriphCLKConfig+0x444>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LTPIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8005342:	4b1f      	ldr	r3, [pc, #124]	; (80053c0 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8005344:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005348:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 800534c:	687b      	ldr	r3, [r7, #4]
 800534e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8005350:	491b      	ldr	r1, [pc, #108]	; (80053c0 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8005352:	4313      	orrs	r3, r2
 8005354:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
   }

  /*------------------------------------- SDMMC1 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == RCC_PERIPHCLK_SDMMC1)
 8005358:	687b      	ldr	r3, [r7, #4]
 800535a:	681b      	ldr	r3, [r3, #0]
 800535c:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8005360:	2b00      	cmp	r3, #0
 8005362:	d00b      	beq.n	800537c <HAL_RCCEx_PeriphCLKConfig+0x468>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));

    /* Configure the SDMMC1 clock source */
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8005364:	4b16      	ldr	r3, [pc, #88]	; (80053c0 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8005366:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800536a:	f023 5280 	bic.w	r2, r3, #268435456	; 0x10000000
 800536e:	687b      	ldr	r3, [r7, #4]
 8005370:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8005374:	4912      	ldr	r1, [pc, #72]	; (80053c0 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8005376:	4313      	orrs	r3, r2
 8005378:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

#if defined (STM32F765xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx)
  /*------------------------------------- SDMMC2 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC2) == RCC_PERIPHCLK_SDMMC2)
 800537c:	687b      	ldr	r3, [r7, #4]
 800537e:	681b      	ldr	r3, [r3, #0]
 8005380:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8005384:	2b00      	cmp	r3, #0
 8005386:	d00b      	beq.n	80053a0 <HAL_RCCEx_PeriphCLKConfig+0x48c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC2CLKSOURCE(PeriphClkInit->Sdmmc2ClockSelection));

    /* Configure the SDMMC2 clock source */
    __HAL_RCC_SDMMC2_CONFIG(PeriphClkInit->Sdmmc2ClockSelection);
 8005388:	4b0d      	ldr	r3, [pc, #52]	; (80053c0 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 800538a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800538e:	f023 5200 	bic.w	r2, r3, #536870912	; 0x20000000
 8005392:	687b      	ldr	r3, [r7, #4]
 8005394:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8005398:	4909      	ldr	r1, [pc, #36]	; (80053c0 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 800539a:	4313      	orrs	r3, r2
 800539c:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*------------------------------------- DFSDM1 Configuration -------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 80053a0:	687b      	ldr	r3, [r7, #4]
 80053a2:	681b      	ldr	r3, [r3, #0]
 80053a4:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80053a8:	2b00      	cmp	r3, #0
 80053aa:	d00f      	beq.n	80053cc <HAL_RCCEx_PeriphCLKConfig+0x4b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 80053ac:	4b04      	ldr	r3, [pc, #16]	; (80053c0 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80053ae:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80053b2:	f023 7200 	bic.w	r2, r3, #33554432	; 0x2000000
 80053b6:	687b      	ldr	r3, [r7, #4]
 80053b8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80053bc:	e002      	b.n	80053c4 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
 80053be:	bf00      	nop
 80053c0:	40023800 	.word	0x40023800
 80053c4:	4986      	ldr	r1, [pc, #536]	; (80055e0 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80053c6:	4313      	orrs	r3, r2
 80053c8:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }

  /*------------------------------------- DFSDM AUDIO Configuration -------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1_AUDIO) == RCC_PERIPHCLK_DFSDM1_AUDIO)
 80053cc:	687b      	ldr	r3, [r7, #4]
 80053ce:	681b      	ldr	r3, [r3, #0]
 80053d0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80053d4:	2b00      	cmp	r3, #0
 80053d6:	d00b      	beq.n	80053f0 <HAL_RCCEx_PeriphCLKConfig+0x4dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1AUDIOCLKSOURCE(PeriphClkInit->Dfsdm1AudioClockSelection));

    /* Configure the DFSDM interface clock source */
    __HAL_RCC_DFSDM1AUDIO_CONFIG(PeriphClkInit->Dfsdm1AudioClockSelection);
 80053d8:	4b81      	ldr	r3, [pc, #516]	; (80055e0 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80053da:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80053de:	f023 6280 	bic.w	r2, r3, #67108864	; 0x4000000
 80053e2:	687b      	ldr	r3, [r7, #4]
 80053e4:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80053e8:	497d      	ldr	r1, [pc, #500]	; (80055e0 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80053ea:	4313      	orrs	r3, r2
 80053ec:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }
#endif /* STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */

  /*-------------------------------------- PLLI2S Configuration ---------------------------------*/
  /* PLLI2S is configured when a peripheral will use it as source clock : SAI1, SAI2, I2S or SPDIF-RX */
  if((plli2sused == 1) || ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 80053f0:	69fb      	ldr	r3, [r7, #28]
 80053f2:	2b01      	cmp	r3, #1
 80053f4:	d006      	beq.n	8005404 <HAL_RCCEx_PeriphCLKConfig+0x4f0>
 80053f6:	687b      	ldr	r3, [r7, #4]
 80053f8:	681b      	ldr	r3, [r3, #0]
 80053fa:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80053fe:	2b00      	cmp	r3, #0
 8005400:	f000 80d6 	beq.w	80055b0 <HAL_RCCEx_PeriphCLKConfig+0x69c>
  {
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8005404:	4b76      	ldr	r3, [pc, #472]	; (80055e0 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8005406:	681b      	ldr	r3, [r3, #0]
 8005408:	4a75      	ldr	r2, [pc, #468]	; (80055e0 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800540a:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 800540e:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005410:	f7fd fb7c 	bl	8002b0c <HAL_GetTick>
 8005414:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8005416:	e008      	b.n	800542a <HAL_RCCEx_PeriphCLKConfig+0x516>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8005418:	f7fd fb78 	bl	8002b0c <HAL_GetTick>
 800541c:	4602      	mov	r2, r0
 800541e:	697b      	ldr	r3, [r7, #20]
 8005420:	1ad3      	subs	r3, r2, r3
 8005422:	2b64      	cmp	r3, #100	; 0x64
 8005424:	d901      	bls.n	800542a <HAL_RCCEx_PeriphCLKConfig+0x516>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8005426:	2303      	movs	r3, #3
 8005428:	e195      	b.n	8005756 <HAL_RCCEx_PeriphCLKConfig+0x842>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 800542a:	4b6d      	ldr	r3, [pc, #436]	; (80055e0 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800542c:	681b      	ldr	r3, [r3, #0]
 800542e:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8005432:	2b00      	cmp	r3, #0
 8005434:	d1f0      	bne.n	8005418 <HAL_RCCEx_PeriphCLKConfig+0x504>

    /* check for common PLLI2S Parameters */
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /*----------------- In Case of PLLI2S is selected as source clock for I2S -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) && (PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)))
 8005436:	687b      	ldr	r3, [r7, #4]
 8005438:	681b      	ldr	r3, [r3, #0]
 800543a:	f003 0301 	and.w	r3, r3, #1
 800543e:	2b00      	cmp	r3, #0
 8005440:	d021      	beq.n	8005486 <HAL_RCCEx_PeriphCLKConfig+0x572>
 8005442:	687b      	ldr	r3, [r7, #4]
 8005444:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005446:	2b00      	cmp	r3, #0
 8005448:	d11d      	bne.n	8005486 <HAL_RCCEx_PeriphCLKConfig+0x572>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Read PLLI2SP and PLLI2SQ value from PLLI2SCFGR register (this value is not needed for I2S configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 800544a:	4b65      	ldr	r3, [pc, #404]	; (80055e0 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800544c:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8005450:	0c1b      	lsrs	r3, r3, #16
 8005452:	f003 0303 	and.w	r3, r3, #3
 8005456:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 8005458:	4b61      	ldr	r3, [pc, #388]	; (80055e0 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800545a:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800545e:	0e1b      	lsrs	r3, r3, #24
 8005460:	f003 030f 	and.w	r3, r3, #15
 8005464:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , tmpreg0, tmpreg1, PeriphClkInit->PLLI2S.PLLI2SR);
 8005466:	687b      	ldr	r3, [r7, #4]
 8005468:	685b      	ldr	r3, [r3, #4]
 800546a:	019a      	lsls	r2, r3, #6
 800546c:	693b      	ldr	r3, [r7, #16]
 800546e:	041b      	lsls	r3, r3, #16
 8005470:	431a      	orrs	r2, r3
 8005472:	68fb      	ldr	r3, [r7, #12]
 8005474:	061b      	lsls	r3, r3, #24
 8005476:	431a      	orrs	r2, r3
 8005478:	687b      	ldr	r3, [r7, #4]
 800547a:	689b      	ldr	r3, [r3, #8]
 800547c:	071b      	lsls	r3, r3, #28
 800547e:	4958      	ldr	r1, [pc, #352]	; (80055e0 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8005480:	4313      	orrs	r3, r2
 8005482:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8005486:	687b      	ldr	r3, [r7, #4]
 8005488:	681b      	ldr	r3, [r3, #0]
 800548a:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800548e:	2b00      	cmp	r3, #0
 8005490:	d004      	beq.n	800549c <HAL_RCCEx_PeriphCLKConfig+0x588>
 8005492:	687b      	ldr	r3, [r7, #4]
 8005494:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005496:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800549a:	d00a      	beq.n	80054b2 <HAL_RCCEx_PeriphCLKConfig+0x59e>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 800549c:	687b      	ldr	r3, [r7, #4]
 800549e:	681b      	ldr	r3, [r3, #0]
 80054a0:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 80054a4:	2b00      	cmp	r3, #0
 80054a6:	d02e      	beq.n	8005506 <HAL_RCCEx_PeriphCLKConfig+0x5f2>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 80054a8:	687b      	ldr	r3, [r7, #4]
 80054aa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80054ac:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80054b0:	d129      	bne.n	8005506 <HAL_RCCEx_PeriphCLKConfig+0x5f2>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      /* Check for PLLI2S/DIVQ parameters */
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SP and PLLI2SR values from PLLI2SCFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 80054b2:	4b4b      	ldr	r3, [pc, #300]	; (80055e0 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80054b4:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80054b8:	0c1b      	lsrs	r3, r3, #16
 80054ba:	f003 0303 	and.w	r3, r3, #3
 80054be:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 80054c0:	4b47      	ldr	r3, [pc, #284]	; (80055e0 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80054c2:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80054c6:	0f1b      	lsrs	r3, r3, #28
 80054c8:	f003 0307 	and.w	r3, r3, #7
 80054cc:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, tmpreg0, PeriphClkInit->PLLI2S.PLLI2SQ, tmpreg1);
 80054ce:	687b      	ldr	r3, [r7, #4]
 80054d0:	685b      	ldr	r3, [r3, #4]
 80054d2:	019a      	lsls	r2, r3, #6
 80054d4:	693b      	ldr	r3, [r7, #16]
 80054d6:	041b      	lsls	r3, r3, #16
 80054d8:	431a      	orrs	r2, r3
 80054da:	687b      	ldr	r3, [r7, #4]
 80054dc:	68db      	ldr	r3, [r3, #12]
 80054de:	061b      	lsls	r3, r3, #24
 80054e0:	431a      	orrs	r2, r3
 80054e2:	68fb      	ldr	r3, [r7, #12]
 80054e4:	071b      	lsls	r3, r3, #28
 80054e6:	493e      	ldr	r1, [pc, #248]	; (80055e0 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80054e8:	4313      	orrs	r3, r2
 80054ea:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84

      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 80054ee:	4b3c      	ldr	r3, [pc, #240]	; (80055e0 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80054f0:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80054f4:	f023 021f 	bic.w	r2, r3, #31
 80054f8:	687b      	ldr	r3, [r7, #4]
 80054fa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80054fc:	3b01      	subs	r3, #1
 80054fe:	4938      	ldr	r1, [pc, #224]	; (80055e0 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8005500:	4313      	orrs	r3, r2
 8005502:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SPDIF-RX -------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8005506:	687b      	ldr	r3, [r7, #4]
 8005508:	681b      	ldr	r3, [r3, #0]
 800550a:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800550e:	2b00      	cmp	r3, #0
 8005510:	d01d      	beq.n	800554e <HAL_RCCEx_PeriphCLKConfig+0x63a>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SP_VALUE(PeriphClkInit->PLLI2S.PLLI2SP));

     /* Read PLLI2SR value from PLLI2SCFGR register (this value is not needed for SPDIF-RX configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 8005512:	4b33      	ldr	r3, [pc, #204]	; (80055e0 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8005514:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8005518:	0e1b      	lsrs	r3, r3, #24
 800551a:	f003 030f 	and.w	r3, r3, #15
 800551e:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8005520:	4b2f      	ldr	r3, [pc, #188]	; (80055e0 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8005522:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8005526:	0f1b      	lsrs	r3, r3, #28
 8005528:	f003 0307 	and.w	r3, r3, #7
 800552c:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* SPDIFCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, tmpreg0, tmpreg1);
 800552e:	687b      	ldr	r3, [r7, #4]
 8005530:	685b      	ldr	r3, [r3, #4]
 8005532:	019a      	lsls	r2, r3, #6
 8005534:	687b      	ldr	r3, [r7, #4]
 8005536:	691b      	ldr	r3, [r3, #16]
 8005538:	041b      	lsls	r3, r3, #16
 800553a:	431a      	orrs	r2, r3
 800553c:	693b      	ldr	r3, [r7, #16]
 800553e:	061b      	lsls	r3, r3, #24
 8005540:	431a      	orrs	r2, r3
 8005542:	68fb      	ldr	r3, [r7, #12]
 8005544:	071b      	lsls	r3, r3, #28
 8005546:	4926      	ldr	r1, [pc, #152]	; (80055e0 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8005548:	4313      	orrs	r3, r2
 800554a:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 800554e:	687b      	ldr	r3, [r7, #4]
 8005550:	681b      	ldr	r3, [r3, #0]
 8005552:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005556:	2b00      	cmp	r3, #0
 8005558:	d011      	beq.n	800557e <HAL_RCCEx_PeriphCLKConfig+0x66a>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));

      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLI2SM) */
      /* SPDIFRXCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 800555a:	687b      	ldr	r3, [r7, #4]
 800555c:	685b      	ldr	r3, [r3, #4]
 800555e:	019a      	lsls	r2, r3, #6
 8005560:	687b      	ldr	r3, [r7, #4]
 8005562:	691b      	ldr	r3, [r3, #16]
 8005564:	041b      	lsls	r3, r3, #16
 8005566:	431a      	orrs	r2, r3
 8005568:	687b      	ldr	r3, [r7, #4]
 800556a:	68db      	ldr	r3, [r3, #12]
 800556c:	061b      	lsls	r3, r3, #24
 800556e:	431a      	orrs	r2, r3
 8005570:	687b      	ldr	r3, [r7, #4]
 8005572:	689b      	ldr	r3, [r3, #8]
 8005574:	071b      	lsls	r3, r3, #28
 8005576:	491a      	ldr	r1, [pc, #104]	; (80055e0 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8005578:	4313      	orrs	r3, r2
 800557a:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 800557e:	4b18      	ldr	r3, [pc, #96]	; (80055e0 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8005580:	681b      	ldr	r3, [r3, #0]
 8005582:	4a17      	ldr	r2, [pc, #92]	; (80055e0 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8005584:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8005588:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800558a:	f7fd fabf 	bl	8002b0c <HAL_GetTick>
 800558e:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8005590:	e008      	b.n	80055a4 <HAL_RCCEx_PeriphCLKConfig+0x690>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8005592:	f7fd fabb 	bl	8002b0c <HAL_GetTick>
 8005596:	4602      	mov	r2, r0
 8005598:	697b      	ldr	r3, [r7, #20]
 800559a:	1ad3      	subs	r3, r2, r3
 800559c:	2b64      	cmp	r3, #100	; 0x64
 800559e:	d901      	bls.n	80055a4 <HAL_RCCEx_PeriphCLKConfig+0x690>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80055a0:	2303      	movs	r3, #3
 80055a2:	e0d8      	b.n	8005756 <HAL_RCCEx_PeriphCLKConfig+0x842>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 80055a4:	4b0e      	ldr	r3, [pc, #56]	; (80055e0 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80055a6:	681b      	ldr	r3, [r3, #0]
 80055a8:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80055ac:	2b00      	cmp	r3, #0
 80055ae:	d0f0      	beq.n	8005592 <HAL_RCCEx_PeriphCLKConfig+0x67e>
    }
  }

  /*-------------------------------------- PLLSAI Configuration ---------------------------------*/
  /* PLLSAI is configured when a peripheral will use it as source clock : SAI1, SAI2, LTDC or CK48 */
  if(pllsaiused == 1)
 80055b0:	69bb      	ldr	r3, [r7, #24]
 80055b2:	2b01      	cmp	r3, #1
 80055b4:	f040 80ce 	bne.w	8005754 <HAL_RCCEx_PeriphCLKConfig+0x840>
  {
    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 80055b8:	4b09      	ldr	r3, [pc, #36]	; (80055e0 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80055ba:	681b      	ldr	r3, [r3, #0]
 80055bc:	4a08      	ldr	r2, [pc, #32]	; (80055e0 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80055be:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80055c2:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80055c4:	f7fd faa2 	bl	8002b0c <HAL_GetTick>
 80055c8:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is disabled */
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 80055ca:	e00b      	b.n	80055e4 <HAL_RCCEx_PeriphCLKConfig+0x6d0>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 80055cc:	f7fd fa9e 	bl	8002b0c <HAL_GetTick>
 80055d0:	4602      	mov	r2, r0
 80055d2:	697b      	ldr	r3, [r7, #20]
 80055d4:	1ad3      	subs	r3, r2, r3
 80055d6:	2b64      	cmp	r3, #100	; 0x64
 80055d8:	d904      	bls.n	80055e4 <HAL_RCCEx_PeriphCLKConfig+0x6d0>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80055da:	2303      	movs	r3, #3
 80055dc:	e0bb      	b.n	8005756 <HAL_RCCEx_PeriphCLKConfig+0x842>
 80055de:	bf00      	nop
 80055e0:	40023800 	.word	0x40023800
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 80055e4:	4b5e      	ldr	r3, [pc, #376]	; (8005760 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80055e6:	681b      	ldr	r3, [r3, #0]
 80055e8:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80055ec:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80055f0:	d0ec      	beq.n	80055cc <HAL_RCCEx_PeriphCLKConfig+0x6b8>

    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /*----------------- In Case of PLLSAI is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 80055f2:	687b      	ldr	r3, [r7, #4]
 80055f4:	681b      	ldr	r3, [r3, #0]
 80055f6:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80055fa:	2b00      	cmp	r3, #0
 80055fc:	d003      	beq.n	8005606 <HAL_RCCEx_PeriphCLKConfig+0x6f2>
 80055fe:	687b      	ldr	r3, [r7, #4]
 8005600:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005602:	2b00      	cmp	r3, #0
 8005604:	d009      	beq.n	800561a <HAL_RCCEx_PeriphCLKConfig+0x706>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 8005606:	687b      	ldr	r3, [r7, #4]
 8005608:	681b      	ldr	r3, [r3, #0]
 800560a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 800560e:	2b00      	cmp	r3, #0
 8005610:	d02e      	beq.n	8005670 <HAL_RCCEx_PeriphCLKConfig+0x75c>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 8005612:	687b      	ldr	r3, [r7, #4]
 8005614:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005616:	2b00      	cmp	r3, #0
 8005618:	d12a      	bne.n	8005670 <HAL_RCCEx_PeriphCLKConfig+0x75c>
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      /* check for PLLSAI/DIVQ Parameter */
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIP value from PLLSAICFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 800561a:	4b51      	ldr	r3, [pc, #324]	; (8005760 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 800561c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005620:	0c1b      	lsrs	r3, r3, #16
 8005622:	f003 0303 	and.w	r3, r3, #3
 8005626:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8005628:	4b4d      	ldr	r3, [pc, #308]	; (8005760 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 800562a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800562e:	0f1b      	lsrs	r3, r3, #28
 8005630:	f003 0307 	and.w	r3, r3, #7
 8005634:	60fb      	str	r3, [r7, #12]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg0, PeriphClkInit->PLLSAI.PLLSAIQ, tmpreg1);
 8005636:	687b      	ldr	r3, [r7, #4]
 8005638:	695b      	ldr	r3, [r3, #20]
 800563a:	019a      	lsls	r2, r3, #6
 800563c:	693b      	ldr	r3, [r7, #16]
 800563e:	041b      	lsls	r3, r3, #16
 8005640:	431a      	orrs	r2, r3
 8005642:	687b      	ldr	r3, [r7, #4]
 8005644:	699b      	ldr	r3, [r3, #24]
 8005646:	061b      	lsls	r3, r3, #24
 8005648:	431a      	orrs	r2, r3
 800564a:	68fb      	ldr	r3, [r7, #12]
 800564c:	071b      	lsls	r3, r3, #28
 800564e:	4944      	ldr	r1, [pc, #272]	; (8005760 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8005650:	4313      	orrs	r3, r2
 8005652:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 8005656:	4b42      	ldr	r3, [pc, #264]	; (8005760 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8005658:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800565c:	f423 52f8 	bic.w	r2, r3, #7936	; 0x1f00
 8005660:	687b      	ldr	r3, [r7, #4]
 8005662:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005664:	3b01      	subs	r3, #1
 8005666:	021b      	lsls	r3, r3, #8
 8005668:	493d      	ldr	r1, [pc, #244]	; (8005760 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 800566a:	4313      	orrs	r3, r2
 800566c:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*----------------- In Case of PLLSAI is selected as source clock for CLK48 -------------------*/
    /* In Case of PLLI2S is selected as source clock for CK48 */
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP))
 8005670:	687b      	ldr	r3, [r7, #4]
 8005672:	681b      	ldr	r3, [r3, #0]
 8005674:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8005678:	2b00      	cmp	r3, #0
 800567a:	d022      	beq.n	80056c2 <HAL_RCCEx_PeriphCLKConfig+0x7ae>
 800567c:	687b      	ldr	r3, [r7, #4]
 800567e:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8005680:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8005684:	d11d      	bne.n	80056c2 <HAL_RCCEx_PeriphCLKConfig+0x7ae>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLSAIP_VALUE(PeriphClkInit->PLLSAI.PLLSAIP));
      /* Read PLLSAIQ and PLLSAIR value from PLLSAICFGR register (this value is not needed for CK48 configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8005686:	4b36      	ldr	r3, [pc, #216]	; (8005760 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8005688:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800568c:	0e1b      	lsrs	r3, r3, #24
 800568e:	f003 030f 	and.w	r3, r3, #15
 8005692:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8005694:	4b32      	ldr	r3, [pc, #200]	; (8005760 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8005696:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800569a:	0f1b      	lsrs	r3, r3, #28
 800569c:	f003 0307 	and.w	r3, r3, #7
 80056a0:	60fb      	str	r3, [r7, #12]

      /* Configure the PLLSAI division factors */
      /* PLLSAI_VCO = f(VCO clock) = f(PLLSAI clock input) x (PLLI2SN/PLLM) */
      /* 48CLK = f(PLLSAI clock output) = f(VCO clock) / PLLSAIP */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIP, tmpreg0, tmpreg1);
 80056a2:	687b      	ldr	r3, [r7, #4]
 80056a4:	695b      	ldr	r3, [r3, #20]
 80056a6:	019a      	lsls	r2, r3, #6
 80056a8:	687b      	ldr	r3, [r7, #4]
 80056aa:	6a1b      	ldr	r3, [r3, #32]
 80056ac:	041b      	lsls	r3, r3, #16
 80056ae:	431a      	orrs	r2, r3
 80056b0:	693b      	ldr	r3, [r7, #16]
 80056b2:	061b      	lsls	r3, r3, #24
 80056b4:	431a      	orrs	r2, r3
 80056b6:	68fb      	ldr	r3, [r7, #12]
 80056b8:	071b      	lsls	r3, r3, #28
 80056ba:	4929      	ldr	r1, [pc, #164]	; (8005760 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80056bc:	4313      	orrs	r3, r2
 80056be:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }

#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
    /*---------------------------- LTDC configuration -------------------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == (RCC_PERIPHCLK_LTDC))
 80056c2:	687b      	ldr	r3, [r7, #4]
 80056c4:	681b      	ldr	r3, [r3, #0]
 80056c6:	f003 0308 	and.w	r3, r3, #8
 80056ca:	2b00      	cmp	r3, #0
 80056cc:	d028      	beq.n	8005720 <HAL_RCCEx_PeriphCLKConfig+0x80c>
    {
      assert_param(IS_RCC_PLLSAIR_VALUE(PeriphClkInit->PLLSAI.PLLSAIR));
      assert_param(IS_RCC_PLLSAI_DIVR_VALUE(PeriphClkInit->PLLSAIDivR));

      /* Read PLLSAIP and PLLSAIQ value from PLLSAICFGR register (these value are not needed for LTDC configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 80056ce:	4b24      	ldr	r3, [pc, #144]	; (8005760 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80056d0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80056d4:	0e1b      	lsrs	r3, r3, #24
 80056d6:	f003 030f 	and.w	r3, r3, #15
 80056da:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 80056dc:	4b20      	ldr	r3, [pc, #128]	; (8005760 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80056de:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80056e2:	0c1b      	lsrs	r3, r3, #16
 80056e4:	f003 0303 	and.w	r3, r3, #3
 80056e8:	60fb      	str	r3, [r7, #12]

      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* LTDC_CLK(first level) = PLLSAI_VCO Output/PLLSAIR */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg1, tmpreg0, PeriphClkInit->PLLSAI.PLLSAIR);
 80056ea:	687b      	ldr	r3, [r7, #4]
 80056ec:	695b      	ldr	r3, [r3, #20]
 80056ee:	019a      	lsls	r2, r3, #6
 80056f0:	68fb      	ldr	r3, [r7, #12]
 80056f2:	041b      	lsls	r3, r3, #16
 80056f4:	431a      	orrs	r2, r3
 80056f6:	693b      	ldr	r3, [r7, #16]
 80056f8:	061b      	lsls	r3, r3, #24
 80056fa:	431a      	orrs	r2, r3
 80056fc:	687b      	ldr	r3, [r7, #4]
 80056fe:	69db      	ldr	r3, [r3, #28]
 8005700:	071b      	lsls	r3, r3, #28
 8005702:	4917      	ldr	r1, [pc, #92]	; (8005760 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8005704:	4313      	orrs	r3, r2
 8005706:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

      /* LTDC_CLK = LTDC_CLK(first level)/PLLSAIDIVR */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLSAIDivR);
 800570a:	4b15      	ldr	r3, [pc, #84]	; (8005760 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 800570c:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8005710:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8005714:	687b      	ldr	r3, [r7, #4]
 8005716:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005718:	4911      	ldr	r1, [pc, #68]	; (8005760 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 800571a:	4313      	orrs	r3, r2
 800571c:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx  */

    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 8005720:	4b0f      	ldr	r3, [pc, #60]	; (8005760 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8005722:	681b      	ldr	r3, [r3, #0]
 8005724:	4a0e      	ldr	r2, [pc, #56]	; (8005760 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8005726:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800572a:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800572c:	f7fd f9ee 	bl	8002b0c <HAL_GetTick>
 8005730:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is ready */
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8005732:	e008      	b.n	8005746 <HAL_RCCEx_PeriphCLKConfig+0x832>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8005734:	f7fd f9ea 	bl	8002b0c <HAL_GetTick>
 8005738:	4602      	mov	r2, r0
 800573a:	697b      	ldr	r3, [r7, #20]
 800573c:	1ad3      	subs	r3, r2, r3
 800573e:	2b64      	cmp	r3, #100	; 0x64
 8005740:	d901      	bls.n	8005746 <HAL_RCCEx_PeriphCLKConfig+0x832>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8005742:	2303      	movs	r3, #3
 8005744:	e007      	b.n	8005756 <HAL_RCCEx_PeriphCLKConfig+0x842>
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8005746:	4b06      	ldr	r3, [pc, #24]	; (8005760 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8005748:	681b      	ldr	r3, [r3, #0]
 800574a:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800574e:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8005752:	d1ef      	bne.n	8005734 <HAL_RCCEx_PeriphCLKConfig+0x820>
      }
    }
  }
  return HAL_OK;
 8005754:	2300      	movs	r3, #0
}
 8005756:	4618      	mov	r0, r3
 8005758:	3720      	adds	r7, #32
 800575a:	46bd      	mov	sp, r7
 800575c:	bd80      	pop	{r7, pc}
 800575e:	bf00      	nop
 8005760:	40023800 	.word	0x40023800

08005764 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8005764:	b580      	push	{r7, lr}
 8005766:	b084      	sub	sp, #16
 8005768:	af00      	add	r7, sp, #0
 800576a:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800576c:	687b      	ldr	r3, [r7, #4]
 800576e:	2b00      	cmp	r3, #0
 8005770:	d101      	bne.n	8005776 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8005772:	2301      	movs	r3, #1
 8005774:	e09d      	b.n	80058b2 <HAL_SPI_Init+0x14e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8005776:	687b      	ldr	r3, [r7, #4]
 8005778:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800577a:	2b00      	cmp	r3, #0
 800577c:	d108      	bne.n	8005790 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 800577e:	687b      	ldr	r3, [r7, #4]
 8005780:	685b      	ldr	r3, [r3, #4]
 8005782:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8005786:	d009      	beq.n	800579c <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8005788:	687b      	ldr	r3, [r7, #4]
 800578a:	2200      	movs	r2, #0
 800578c:	61da      	str	r2, [r3, #28]
 800578e:	e005      	b.n	800579c <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8005790:	687b      	ldr	r3, [r7, #4]
 8005792:	2200      	movs	r2, #0
 8005794:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8005796:	687b      	ldr	r3, [r7, #4]
 8005798:	2200      	movs	r2, #0
 800579a:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800579c:	687b      	ldr	r3, [r7, #4]
 800579e:	2200      	movs	r2, #0
 80057a0:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 80057a2:	687b      	ldr	r3, [r7, #4]
 80057a4:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 80057a8:	b2db      	uxtb	r3, r3
 80057aa:	2b00      	cmp	r3, #0
 80057ac:	d106      	bne.n	80057bc <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 80057ae:	687b      	ldr	r3, [r7, #4]
 80057b0:	2200      	movs	r2, #0
 80057b2:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 80057b6:	6878      	ldr	r0, [r7, #4]
 80057b8:	f7fc face 	bl	8001d58 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 80057bc:	687b      	ldr	r3, [r7, #4]
 80057be:	2202      	movs	r2, #2
 80057c0:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80057c4:	687b      	ldr	r3, [r7, #4]
 80057c6:	681b      	ldr	r3, [r3, #0]
 80057c8:	681a      	ldr	r2, [r3, #0]
 80057ca:	687b      	ldr	r3, [r7, #4]
 80057cc:	681b      	ldr	r3, [r3, #0]
 80057ce:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80057d2:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80057d4:	687b      	ldr	r3, [r7, #4]
 80057d6:	68db      	ldr	r3, [r3, #12]
 80057d8:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 80057dc:	d902      	bls.n	80057e4 <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 80057de:	2300      	movs	r3, #0
 80057e0:	60fb      	str	r3, [r7, #12]
 80057e2:	e002      	b.n	80057ea <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 80057e4:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80057e8:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 80057ea:	687b      	ldr	r3, [r7, #4]
 80057ec:	68db      	ldr	r3, [r3, #12]
 80057ee:	f5b3 6f70 	cmp.w	r3, #3840	; 0xf00
 80057f2:	d007      	beq.n	8005804 <HAL_SPI_Init+0xa0>
 80057f4:	687b      	ldr	r3, [r7, #4]
 80057f6:	68db      	ldr	r3, [r3, #12]
 80057f8:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 80057fc:	d002      	beq.n	8005804 <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80057fe:	687b      	ldr	r3, [r7, #4]
 8005800:	2200      	movs	r2, #0
 8005802:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8005804:	687b      	ldr	r3, [r7, #4]
 8005806:	685b      	ldr	r3, [r3, #4]
 8005808:	f403 7282 	and.w	r2, r3, #260	; 0x104
 800580c:	687b      	ldr	r3, [r7, #4]
 800580e:	689b      	ldr	r3, [r3, #8]
 8005810:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 8005814:	431a      	orrs	r2, r3
 8005816:	687b      	ldr	r3, [r7, #4]
 8005818:	691b      	ldr	r3, [r3, #16]
 800581a:	f003 0302 	and.w	r3, r3, #2
 800581e:	431a      	orrs	r2, r3
 8005820:	687b      	ldr	r3, [r7, #4]
 8005822:	695b      	ldr	r3, [r3, #20]
 8005824:	f003 0301 	and.w	r3, r3, #1
 8005828:	431a      	orrs	r2, r3
 800582a:	687b      	ldr	r3, [r7, #4]
 800582c:	699b      	ldr	r3, [r3, #24]
 800582e:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8005832:	431a      	orrs	r2, r3
 8005834:	687b      	ldr	r3, [r7, #4]
 8005836:	69db      	ldr	r3, [r3, #28]
 8005838:	f003 0338 	and.w	r3, r3, #56	; 0x38
 800583c:	431a      	orrs	r2, r3
 800583e:	687b      	ldr	r3, [r7, #4]
 8005840:	6a1b      	ldr	r3, [r3, #32]
 8005842:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005846:	ea42 0103 	orr.w	r1, r2, r3
 800584a:	687b      	ldr	r3, [r7, #4]
 800584c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800584e:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 8005852:	687b      	ldr	r3, [r7, #4]
 8005854:	681b      	ldr	r3, [r3, #0]
 8005856:	430a      	orrs	r2, r1
 8005858:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 800585a:	687b      	ldr	r3, [r7, #4]
 800585c:	699b      	ldr	r3, [r3, #24]
 800585e:	0c1b      	lsrs	r3, r3, #16
 8005860:	f003 0204 	and.w	r2, r3, #4
 8005864:	687b      	ldr	r3, [r7, #4]
 8005866:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005868:	f003 0310 	and.w	r3, r3, #16
 800586c:	431a      	orrs	r2, r3
 800586e:	687b      	ldr	r3, [r7, #4]
 8005870:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005872:	f003 0308 	and.w	r3, r3, #8
 8005876:	431a      	orrs	r2, r3
 8005878:	687b      	ldr	r3, [r7, #4]
 800587a:	68db      	ldr	r3, [r3, #12]
 800587c:	f403 6370 	and.w	r3, r3, #3840	; 0xf00
 8005880:	ea42 0103 	orr.w	r1, r2, r3
 8005884:	68fb      	ldr	r3, [r7, #12]
 8005886:	f403 5280 	and.w	r2, r3, #4096	; 0x1000
 800588a:	687b      	ldr	r3, [r7, #4]
 800588c:	681b      	ldr	r3, [r3, #0]
 800588e:	430a      	orrs	r2, r1
 8005890:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8005892:	687b      	ldr	r3, [r7, #4]
 8005894:	681b      	ldr	r3, [r3, #0]
 8005896:	69da      	ldr	r2, [r3, #28]
 8005898:	687b      	ldr	r3, [r7, #4]
 800589a:	681b      	ldr	r3, [r3, #0]
 800589c:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80058a0:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80058a2:	687b      	ldr	r3, [r7, #4]
 80058a4:	2200      	movs	r2, #0
 80058a6:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 80058a8:	687b      	ldr	r3, [r7, #4]
 80058aa:	2201      	movs	r2, #1
 80058ac:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  return HAL_OK;
 80058b0:	2300      	movs	r3, #0
}
 80058b2:	4618      	mov	r0, r3
 80058b4:	3710      	adds	r7, #16
 80058b6:	46bd      	mov	sp, r7
 80058b8:	bd80      	pop	{r7, pc}

080058ba <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80058ba:	b580      	push	{r7, lr}
 80058bc:	b088      	sub	sp, #32
 80058be:	af00      	add	r7, sp, #0
 80058c0:	60f8      	str	r0, [r7, #12]
 80058c2:	60b9      	str	r1, [r7, #8]
 80058c4:	603b      	str	r3, [r7, #0]
 80058c6:	4613      	mov	r3, r2
 80058c8:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 80058ca:	2300      	movs	r3, #0
 80058cc:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 80058ce:	68fb      	ldr	r3, [r7, #12]
 80058d0:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 80058d4:	2b01      	cmp	r3, #1
 80058d6:	d101      	bne.n	80058dc <HAL_SPI_Transmit+0x22>
 80058d8:	2302      	movs	r3, #2
 80058da:	e158      	b.n	8005b8e <HAL_SPI_Transmit+0x2d4>
 80058dc:	68fb      	ldr	r3, [r7, #12]
 80058de:	2201      	movs	r2, #1
 80058e0:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80058e4:	f7fd f912 	bl	8002b0c <HAL_GetTick>
 80058e8:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 80058ea:	88fb      	ldrh	r3, [r7, #6]
 80058ec:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 80058ee:	68fb      	ldr	r3, [r7, #12]
 80058f0:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 80058f4:	b2db      	uxtb	r3, r3
 80058f6:	2b01      	cmp	r3, #1
 80058f8:	d002      	beq.n	8005900 <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 80058fa:	2302      	movs	r3, #2
 80058fc:	77fb      	strb	r3, [r7, #31]
    goto error;
 80058fe:	e13d      	b.n	8005b7c <HAL_SPI_Transmit+0x2c2>
  }

  if ((pData == NULL) || (Size == 0U))
 8005900:	68bb      	ldr	r3, [r7, #8]
 8005902:	2b00      	cmp	r3, #0
 8005904:	d002      	beq.n	800590c <HAL_SPI_Transmit+0x52>
 8005906:	88fb      	ldrh	r3, [r7, #6]
 8005908:	2b00      	cmp	r3, #0
 800590a:	d102      	bne.n	8005912 <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 800590c:	2301      	movs	r3, #1
 800590e:	77fb      	strb	r3, [r7, #31]
    goto error;
 8005910:	e134      	b.n	8005b7c <HAL_SPI_Transmit+0x2c2>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8005912:	68fb      	ldr	r3, [r7, #12]
 8005914:	2203      	movs	r2, #3
 8005916:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800591a:	68fb      	ldr	r3, [r7, #12]
 800591c:	2200      	movs	r2, #0
 800591e:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8005920:	68fb      	ldr	r3, [r7, #12]
 8005922:	68ba      	ldr	r2, [r7, #8]
 8005924:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferSize  = Size;
 8005926:	68fb      	ldr	r3, [r7, #12]
 8005928:	88fa      	ldrh	r2, [r7, #6]
 800592a:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->TxXferCount = Size;
 800592c:	68fb      	ldr	r3, [r7, #12]
 800592e:	88fa      	ldrh	r2, [r7, #6]
 8005930:	87da      	strh	r2, [r3, #62]	; 0x3e

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8005932:	68fb      	ldr	r3, [r7, #12]
 8005934:	2200      	movs	r2, #0
 8005936:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferSize  = 0U;
 8005938:	68fb      	ldr	r3, [r7, #12]
 800593a:	2200      	movs	r2, #0
 800593c:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  hspi->RxXferCount = 0U;
 8005940:	68fb      	ldr	r3, [r7, #12]
 8005942:	2200      	movs	r2, #0
 8005944:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
  hspi->TxISR       = NULL;
 8005948:	68fb      	ldr	r3, [r7, #12]
 800594a:	2200      	movs	r2, #0
 800594c:	651a      	str	r2, [r3, #80]	; 0x50
  hspi->RxISR       = NULL;
 800594e:	68fb      	ldr	r3, [r7, #12]
 8005950:	2200      	movs	r2, #0
 8005952:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005954:	68fb      	ldr	r3, [r7, #12]
 8005956:	689b      	ldr	r3, [r3, #8]
 8005958:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800595c:	d10f      	bne.n	800597e <HAL_SPI_Transmit+0xc4>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 800595e:	68fb      	ldr	r3, [r7, #12]
 8005960:	681b      	ldr	r3, [r3, #0]
 8005962:	681a      	ldr	r2, [r3, #0]
 8005964:	68fb      	ldr	r3, [r7, #12]
 8005966:	681b      	ldr	r3, [r3, #0]
 8005968:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800596c:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 800596e:	68fb      	ldr	r3, [r7, #12]
 8005970:	681b      	ldr	r3, [r3, #0]
 8005972:	681a      	ldr	r2, [r3, #0]
 8005974:	68fb      	ldr	r3, [r7, #12]
 8005976:	681b      	ldr	r3, [r3, #0]
 8005978:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800597c:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800597e:	68fb      	ldr	r3, [r7, #12]
 8005980:	681b      	ldr	r3, [r3, #0]
 8005982:	681b      	ldr	r3, [r3, #0]
 8005984:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005988:	2b40      	cmp	r3, #64	; 0x40
 800598a:	d007      	beq.n	800599c <HAL_SPI_Transmit+0xe2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800598c:	68fb      	ldr	r3, [r7, #12]
 800598e:	681b      	ldr	r3, [r3, #0]
 8005990:	681a      	ldr	r2, [r3, #0]
 8005992:	68fb      	ldr	r3, [r7, #12]
 8005994:	681b      	ldr	r3, [r3, #0]
 8005996:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800599a:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800599c:	68fb      	ldr	r3, [r7, #12]
 800599e:	68db      	ldr	r3, [r3, #12]
 80059a0:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 80059a4:	d94b      	bls.n	8005a3e <HAL_SPI_Transmit+0x184>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80059a6:	68fb      	ldr	r3, [r7, #12]
 80059a8:	685b      	ldr	r3, [r3, #4]
 80059aa:	2b00      	cmp	r3, #0
 80059ac:	d002      	beq.n	80059b4 <HAL_SPI_Transmit+0xfa>
 80059ae:	8afb      	ldrh	r3, [r7, #22]
 80059b0:	2b01      	cmp	r3, #1
 80059b2:	d13e      	bne.n	8005a32 <HAL_SPI_Transmit+0x178>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80059b4:	68fb      	ldr	r3, [r7, #12]
 80059b6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80059b8:	881a      	ldrh	r2, [r3, #0]
 80059ba:	68fb      	ldr	r3, [r7, #12]
 80059bc:	681b      	ldr	r3, [r3, #0]
 80059be:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80059c0:	68fb      	ldr	r3, [r7, #12]
 80059c2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80059c4:	1c9a      	adds	r2, r3, #2
 80059c6:	68fb      	ldr	r3, [r7, #12]
 80059c8:	639a      	str	r2, [r3, #56]	; 0x38
      hspi->TxXferCount--;
 80059ca:	68fb      	ldr	r3, [r7, #12]
 80059cc:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80059ce:	b29b      	uxth	r3, r3
 80059d0:	3b01      	subs	r3, #1
 80059d2:	b29a      	uxth	r2, r3
 80059d4:	68fb      	ldr	r3, [r7, #12]
 80059d6:	87da      	strh	r2, [r3, #62]	; 0x3e
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 80059d8:	e02b      	b.n	8005a32 <HAL_SPI_Transmit+0x178>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80059da:	68fb      	ldr	r3, [r7, #12]
 80059dc:	681b      	ldr	r3, [r3, #0]
 80059de:	689b      	ldr	r3, [r3, #8]
 80059e0:	f003 0302 	and.w	r3, r3, #2
 80059e4:	2b02      	cmp	r3, #2
 80059e6:	d112      	bne.n	8005a0e <HAL_SPI_Transmit+0x154>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80059e8:	68fb      	ldr	r3, [r7, #12]
 80059ea:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80059ec:	881a      	ldrh	r2, [r3, #0]
 80059ee:	68fb      	ldr	r3, [r7, #12]
 80059f0:	681b      	ldr	r3, [r3, #0]
 80059f2:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80059f4:	68fb      	ldr	r3, [r7, #12]
 80059f6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80059f8:	1c9a      	adds	r2, r3, #2
 80059fa:	68fb      	ldr	r3, [r7, #12]
 80059fc:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 80059fe:	68fb      	ldr	r3, [r7, #12]
 8005a00:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005a02:	b29b      	uxth	r3, r3
 8005a04:	3b01      	subs	r3, #1
 8005a06:	b29a      	uxth	r2, r3
 8005a08:	68fb      	ldr	r3, [r7, #12]
 8005a0a:	87da      	strh	r2, [r3, #62]	; 0x3e
 8005a0c:	e011      	b.n	8005a32 <HAL_SPI_Transmit+0x178>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8005a0e:	f7fd f87d 	bl	8002b0c <HAL_GetTick>
 8005a12:	4602      	mov	r2, r0
 8005a14:	69bb      	ldr	r3, [r7, #24]
 8005a16:	1ad3      	subs	r3, r2, r3
 8005a18:	683a      	ldr	r2, [r7, #0]
 8005a1a:	429a      	cmp	r2, r3
 8005a1c:	d803      	bhi.n	8005a26 <HAL_SPI_Transmit+0x16c>
 8005a1e:	683b      	ldr	r3, [r7, #0]
 8005a20:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005a24:	d102      	bne.n	8005a2c <HAL_SPI_Transmit+0x172>
 8005a26:	683b      	ldr	r3, [r7, #0]
 8005a28:	2b00      	cmp	r3, #0
 8005a2a:	d102      	bne.n	8005a32 <HAL_SPI_Transmit+0x178>
        {
          errorcode = HAL_TIMEOUT;
 8005a2c:	2303      	movs	r3, #3
 8005a2e:	77fb      	strb	r3, [r7, #31]
          goto error;
 8005a30:	e0a4      	b.n	8005b7c <HAL_SPI_Transmit+0x2c2>
    while (hspi->TxXferCount > 0U)
 8005a32:	68fb      	ldr	r3, [r7, #12]
 8005a34:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005a36:	b29b      	uxth	r3, r3
 8005a38:	2b00      	cmp	r3, #0
 8005a3a:	d1ce      	bne.n	80059da <HAL_SPI_Transmit+0x120>
 8005a3c:	e07c      	b.n	8005b38 <HAL_SPI_Transmit+0x27e>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8005a3e:	68fb      	ldr	r3, [r7, #12]
 8005a40:	685b      	ldr	r3, [r3, #4]
 8005a42:	2b00      	cmp	r3, #0
 8005a44:	d002      	beq.n	8005a4c <HAL_SPI_Transmit+0x192>
 8005a46:	8afb      	ldrh	r3, [r7, #22]
 8005a48:	2b01      	cmp	r3, #1
 8005a4a:	d170      	bne.n	8005b2e <HAL_SPI_Transmit+0x274>
    {
      if (hspi->TxXferCount > 1U)
 8005a4c:	68fb      	ldr	r3, [r7, #12]
 8005a4e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005a50:	b29b      	uxth	r3, r3
 8005a52:	2b01      	cmp	r3, #1
 8005a54:	d912      	bls.n	8005a7c <HAL_SPI_Transmit+0x1c2>
      {
        /* write on the data register in packing mode */
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8005a56:	68fb      	ldr	r3, [r7, #12]
 8005a58:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005a5a:	881a      	ldrh	r2, [r3, #0]
 8005a5c:	68fb      	ldr	r3, [r7, #12]
 8005a5e:	681b      	ldr	r3, [r3, #0]
 8005a60:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8005a62:	68fb      	ldr	r3, [r7, #12]
 8005a64:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005a66:	1c9a      	adds	r2, r3, #2
 8005a68:	68fb      	ldr	r3, [r7, #12]
 8005a6a:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount -= 2U;
 8005a6c:	68fb      	ldr	r3, [r7, #12]
 8005a6e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005a70:	b29b      	uxth	r3, r3
 8005a72:	3b02      	subs	r3, #2
 8005a74:	b29a      	uxth	r2, r3
 8005a76:	68fb      	ldr	r3, [r7, #12]
 8005a78:	87da      	strh	r2, [r3, #62]	; 0x3e
 8005a7a:	e058      	b.n	8005b2e <HAL_SPI_Transmit+0x274>
      }
      else
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8005a7c:	68fb      	ldr	r3, [r7, #12]
 8005a7e:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8005a80:	68fb      	ldr	r3, [r7, #12]
 8005a82:	681b      	ldr	r3, [r3, #0]
 8005a84:	330c      	adds	r3, #12
 8005a86:	7812      	ldrb	r2, [r2, #0]
 8005a88:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr ++;
 8005a8a:	68fb      	ldr	r3, [r7, #12]
 8005a8c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005a8e:	1c5a      	adds	r2, r3, #1
 8005a90:	68fb      	ldr	r3, [r7, #12]
 8005a92:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 8005a94:	68fb      	ldr	r3, [r7, #12]
 8005a96:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005a98:	b29b      	uxth	r3, r3
 8005a9a:	3b01      	subs	r3, #1
 8005a9c:	b29a      	uxth	r2, r3
 8005a9e:	68fb      	ldr	r3, [r7, #12]
 8005aa0:	87da      	strh	r2, [r3, #62]	; 0x3e
      }
    }
    while (hspi->TxXferCount > 0U)
 8005aa2:	e044      	b.n	8005b2e <HAL_SPI_Transmit+0x274>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8005aa4:	68fb      	ldr	r3, [r7, #12]
 8005aa6:	681b      	ldr	r3, [r3, #0]
 8005aa8:	689b      	ldr	r3, [r3, #8]
 8005aaa:	f003 0302 	and.w	r3, r3, #2
 8005aae:	2b02      	cmp	r3, #2
 8005ab0:	d12b      	bne.n	8005b0a <HAL_SPI_Transmit+0x250>
      {
        if (hspi->TxXferCount > 1U)
 8005ab2:	68fb      	ldr	r3, [r7, #12]
 8005ab4:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005ab6:	b29b      	uxth	r3, r3
 8005ab8:	2b01      	cmp	r3, #1
 8005aba:	d912      	bls.n	8005ae2 <HAL_SPI_Transmit+0x228>
        {
          /* write on the data register in packing mode */
          hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8005abc:	68fb      	ldr	r3, [r7, #12]
 8005abe:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005ac0:	881a      	ldrh	r2, [r3, #0]
 8005ac2:	68fb      	ldr	r3, [r7, #12]
 8005ac4:	681b      	ldr	r3, [r3, #0]
 8005ac6:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8005ac8:	68fb      	ldr	r3, [r7, #12]
 8005aca:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005acc:	1c9a      	adds	r2, r3, #2
 8005ace:	68fb      	ldr	r3, [r7, #12]
 8005ad0:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount -= 2U;
 8005ad2:	68fb      	ldr	r3, [r7, #12]
 8005ad4:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005ad6:	b29b      	uxth	r3, r3
 8005ad8:	3b02      	subs	r3, #2
 8005ada:	b29a      	uxth	r2, r3
 8005adc:	68fb      	ldr	r3, [r7, #12]
 8005ade:	87da      	strh	r2, [r3, #62]	; 0x3e
 8005ae0:	e025      	b.n	8005b2e <HAL_SPI_Transmit+0x274>
        }
        else
        {
          *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8005ae2:	68fb      	ldr	r3, [r7, #12]
 8005ae4:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8005ae6:	68fb      	ldr	r3, [r7, #12]
 8005ae8:	681b      	ldr	r3, [r3, #0]
 8005aea:	330c      	adds	r3, #12
 8005aec:	7812      	ldrb	r2, [r2, #0]
 8005aee:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 8005af0:	68fb      	ldr	r3, [r7, #12]
 8005af2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005af4:	1c5a      	adds	r2, r3, #1
 8005af6:	68fb      	ldr	r3, [r7, #12]
 8005af8:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount--;
 8005afa:	68fb      	ldr	r3, [r7, #12]
 8005afc:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005afe:	b29b      	uxth	r3, r3
 8005b00:	3b01      	subs	r3, #1
 8005b02:	b29a      	uxth	r2, r3
 8005b04:	68fb      	ldr	r3, [r7, #12]
 8005b06:	87da      	strh	r2, [r3, #62]	; 0x3e
 8005b08:	e011      	b.n	8005b2e <HAL_SPI_Transmit+0x274>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8005b0a:	f7fc ffff 	bl	8002b0c <HAL_GetTick>
 8005b0e:	4602      	mov	r2, r0
 8005b10:	69bb      	ldr	r3, [r7, #24]
 8005b12:	1ad3      	subs	r3, r2, r3
 8005b14:	683a      	ldr	r2, [r7, #0]
 8005b16:	429a      	cmp	r2, r3
 8005b18:	d803      	bhi.n	8005b22 <HAL_SPI_Transmit+0x268>
 8005b1a:	683b      	ldr	r3, [r7, #0]
 8005b1c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005b20:	d102      	bne.n	8005b28 <HAL_SPI_Transmit+0x26e>
 8005b22:	683b      	ldr	r3, [r7, #0]
 8005b24:	2b00      	cmp	r3, #0
 8005b26:	d102      	bne.n	8005b2e <HAL_SPI_Transmit+0x274>
        {
          errorcode = HAL_TIMEOUT;
 8005b28:	2303      	movs	r3, #3
 8005b2a:	77fb      	strb	r3, [r7, #31]
          goto error;
 8005b2c:	e026      	b.n	8005b7c <HAL_SPI_Transmit+0x2c2>
    while (hspi->TxXferCount > 0U)
 8005b2e:	68fb      	ldr	r3, [r7, #12]
 8005b30:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005b32:	b29b      	uxth	r3, r3
 8005b34:	2b00      	cmp	r3, #0
 8005b36:	d1b5      	bne.n	8005aa4 <HAL_SPI_Transmit+0x1ea>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8005b38:	69ba      	ldr	r2, [r7, #24]
 8005b3a:	6839      	ldr	r1, [r7, #0]
 8005b3c:	68f8      	ldr	r0, [r7, #12]
 8005b3e:	f000 fc77 	bl	8006430 <SPI_EndRxTxTransaction>
 8005b42:	4603      	mov	r3, r0
 8005b44:	2b00      	cmp	r3, #0
 8005b46:	d002      	beq.n	8005b4e <HAL_SPI_Transmit+0x294>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8005b48:	68fb      	ldr	r3, [r7, #12]
 8005b4a:	2220      	movs	r2, #32
 8005b4c:	661a      	str	r2, [r3, #96]	; 0x60
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8005b4e:	68fb      	ldr	r3, [r7, #12]
 8005b50:	689b      	ldr	r3, [r3, #8]
 8005b52:	2b00      	cmp	r3, #0
 8005b54:	d10a      	bne.n	8005b6c <HAL_SPI_Transmit+0x2b2>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8005b56:	2300      	movs	r3, #0
 8005b58:	613b      	str	r3, [r7, #16]
 8005b5a:	68fb      	ldr	r3, [r7, #12]
 8005b5c:	681b      	ldr	r3, [r3, #0]
 8005b5e:	68db      	ldr	r3, [r3, #12]
 8005b60:	613b      	str	r3, [r7, #16]
 8005b62:	68fb      	ldr	r3, [r7, #12]
 8005b64:	681b      	ldr	r3, [r3, #0]
 8005b66:	689b      	ldr	r3, [r3, #8]
 8005b68:	613b      	str	r3, [r7, #16]
 8005b6a:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8005b6c:	68fb      	ldr	r3, [r7, #12]
 8005b6e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005b70:	2b00      	cmp	r3, #0
 8005b72:	d002      	beq.n	8005b7a <HAL_SPI_Transmit+0x2c0>
  {
    errorcode = HAL_ERROR;
 8005b74:	2301      	movs	r3, #1
 8005b76:	77fb      	strb	r3, [r7, #31]
 8005b78:	e000      	b.n	8005b7c <HAL_SPI_Transmit+0x2c2>
  }

error:
 8005b7a:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8005b7c:	68fb      	ldr	r3, [r7, #12]
 8005b7e:	2201      	movs	r2, #1
 8005b80:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8005b84:	68fb      	ldr	r3, [r7, #12]
 8005b86:	2200      	movs	r2, #0
 8005b88:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
  return errorcode;
 8005b8c:	7ffb      	ldrb	r3, [r7, #31]
}
 8005b8e:	4618      	mov	r0, r3
 8005b90:	3720      	adds	r7, #32
 8005b92:	46bd      	mov	sp, r7
 8005b94:	bd80      	pop	{r7, pc}

08005b96 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 8005b96:	b580      	push	{r7, lr}
 8005b98:	b08a      	sub	sp, #40	; 0x28
 8005b9a:	af00      	add	r7, sp, #0
 8005b9c:	60f8      	str	r0, [r7, #12]
 8005b9e:	60b9      	str	r1, [r7, #8]
 8005ba0:	607a      	str	r2, [r7, #4]
 8005ba2:	807b      	strh	r3, [r7, #2]
  uint32_t             spi_cr1;
  uint32_t             spi_cr2;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8005ba4:	2301      	movs	r3, #1
 8005ba6:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_StatusTypeDef    errorcode = HAL_OK;
 8005ba8:	2300      	movs	r3, #0
 8005baa:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8005bae:	68fb      	ldr	r3, [r7, #12]
 8005bb0:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 8005bb4:	2b01      	cmp	r3, #1
 8005bb6:	d101      	bne.n	8005bbc <HAL_SPI_TransmitReceive+0x26>
 8005bb8:	2302      	movs	r3, #2
 8005bba:	e1fb      	b.n	8005fb4 <HAL_SPI_TransmitReceive+0x41e>
 8005bbc:	68fb      	ldr	r3, [r7, #12]
 8005bbe:	2201      	movs	r2, #1
 8005bc0:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8005bc4:	f7fc ffa2 	bl	8002b0c <HAL_GetTick>
 8005bc8:	61f8      	str	r0, [r7, #28]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8005bca:	68fb      	ldr	r3, [r7, #12]
 8005bcc:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8005bd0:	76fb      	strb	r3, [r7, #27]
  tmp_mode            = hspi->Init.Mode;
 8005bd2:	68fb      	ldr	r3, [r7, #12]
 8005bd4:	685b      	ldr	r3, [r3, #4]
 8005bd6:	617b      	str	r3, [r7, #20]
  initial_TxXferCount = Size;
 8005bd8:	887b      	ldrh	r3, [r7, #2]
 8005bda:	827b      	strh	r3, [r7, #18]
  initial_RxXferCount = Size;
 8005bdc:	887b      	ldrh	r3, [r7, #2]
 8005bde:	823b      	strh	r3, [r7, #16]
#if (USE_SPI_CRC != 0U)
  spi_cr1             = READ_REG(hspi->Instance->CR1);
  spi_cr2             = READ_REG(hspi->Instance->CR2);
#endif /* USE_SPI_CRC */

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8005be0:	7efb      	ldrb	r3, [r7, #27]
 8005be2:	2b01      	cmp	r3, #1
 8005be4:	d00e      	beq.n	8005c04 <HAL_SPI_TransmitReceive+0x6e>
 8005be6:	697b      	ldr	r3, [r7, #20]
 8005be8:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8005bec:	d106      	bne.n	8005bfc <HAL_SPI_TransmitReceive+0x66>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8005bee:	68fb      	ldr	r3, [r7, #12]
 8005bf0:	689b      	ldr	r3, [r3, #8]
 8005bf2:	2b00      	cmp	r3, #0
 8005bf4:	d102      	bne.n	8005bfc <HAL_SPI_TransmitReceive+0x66>
 8005bf6:	7efb      	ldrb	r3, [r7, #27]
 8005bf8:	2b04      	cmp	r3, #4
 8005bfa:	d003      	beq.n	8005c04 <HAL_SPI_TransmitReceive+0x6e>
  {
    errorcode = HAL_BUSY;
 8005bfc:	2302      	movs	r3, #2
 8005bfe:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    goto error;
 8005c02:	e1cd      	b.n	8005fa0 <HAL_SPI_TransmitReceive+0x40a>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8005c04:	68bb      	ldr	r3, [r7, #8]
 8005c06:	2b00      	cmp	r3, #0
 8005c08:	d005      	beq.n	8005c16 <HAL_SPI_TransmitReceive+0x80>
 8005c0a:	687b      	ldr	r3, [r7, #4]
 8005c0c:	2b00      	cmp	r3, #0
 8005c0e:	d002      	beq.n	8005c16 <HAL_SPI_TransmitReceive+0x80>
 8005c10:	887b      	ldrh	r3, [r7, #2]
 8005c12:	2b00      	cmp	r3, #0
 8005c14:	d103      	bne.n	8005c1e <HAL_SPI_TransmitReceive+0x88>
  {
    errorcode = HAL_ERROR;
 8005c16:	2301      	movs	r3, #1
 8005c18:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    goto error;
 8005c1c:	e1c0      	b.n	8005fa0 <HAL_SPI_TransmitReceive+0x40a>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8005c1e:	68fb      	ldr	r3, [r7, #12]
 8005c20:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8005c24:	b2db      	uxtb	r3, r3
 8005c26:	2b04      	cmp	r3, #4
 8005c28:	d003      	beq.n	8005c32 <HAL_SPI_TransmitReceive+0x9c>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8005c2a:	68fb      	ldr	r3, [r7, #12]
 8005c2c:	2205      	movs	r2, #5
 8005c2e:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8005c32:	68fb      	ldr	r3, [r7, #12]
 8005c34:	2200      	movs	r2, #0
 8005c36:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8005c38:	68fb      	ldr	r3, [r7, #12]
 8005c3a:	687a      	ldr	r2, [r7, #4]
 8005c3c:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferCount = Size;
 8005c3e:	68fb      	ldr	r3, [r7, #12]
 8005c40:	887a      	ldrh	r2, [r7, #2]
 8005c42:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
  hspi->RxXferSize  = Size;
 8005c46:	68fb      	ldr	r3, [r7, #12]
 8005c48:	887a      	ldrh	r2, [r7, #2]
 8005c4a:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8005c4e:	68fb      	ldr	r3, [r7, #12]
 8005c50:	68ba      	ldr	r2, [r7, #8]
 8005c52:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferCount = Size;
 8005c54:	68fb      	ldr	r3, [r7, #12]
 8005c56:	887a      	ldrh	r2, [r7, #2]
 8005c58:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxXferSize  = Size;
 8005c5a:	68fb      	ldr	r3, [r7, #12]
 8005c5c:	887a      	ldrh	r2, [r7, #2]
 8005c5e:	879a      	strh	r2, [r3, #60]	; 0x3c

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8005c60:	68fb      	ldr	r3, [r7, #12]
 8005c62:	2200      	movs	r2, #0
 8005c64:	64da      	str	r2, [r3, #76]	; 0x4c
  hspi->TxISR       = NULL;
 8005c66:	68fb      	ldr	r3, [r7, #12]
 8005c68:	2200      	movs	r2, #0
 8005c6a:	651a      	str	r2, [r3, #80]	; 0x50
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (initial_RxXferCount > 1U))
 8005c6c:	68fb      	ldr	r3, [r7, #12]
 8005c6e:	68db      	ldr	r3, [r3, #12]
 8005c70:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8005c74:	d802      	bhi.n	8005c7c <HAL_SPI_TransmitReceive+0xe6>
 8005c76:	8a3b      	ldrh	r3, [r7, #16]
 8005c78:	2b01      	cmp	r3, #1
 8005c7a:	d908      	bls.n	8005c8e <HAL_SPI_TransmitReceive+0xf8>
  {
    /* Set fiforxthreshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8005c7c:	68fb      	ldr	r3, [r7, #12]
 8005c7e:	681b      	ldr	r3, [r3, #0]
 8005c80:	685a      	ldr	r2, [r3, #4]
 8005c82:	68fb      	ldr	r3, [r7, #12]
 8005c84:	681b      	ldr	r3, [r3, #0]
 8005c86:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8005c8a:	605a      	str	r2, [r3, #4]
 8005c8c:	e007      	b.n	8005c9e <HAL_SPI_TransmitReceive+0x108>
  }
  else
  {
    /* Set fiforxthreshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8005c8e:	68fb      	ldr	r3, [r7, #12]
 8005c90:	681b      	ldr	r3, [r3, #0]
 8005c92:	685a      	ldr	r2, [r3, #4]
 8005c94:	68fb      	ldr	r3, [r7, #12]
 8005c96:	681b      	ldr	r3, [r3, #0]
 8005c98:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8005c9c:	605a      	str	r2, [r3, #4]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8005c9e:	68fb      	ldr	r3, [r7, #12]
 8005ca0:	681b      	ldr	r3, [r3, #0]
 8005ca2:	681b      	ldr	r3, [r3, #0]
 8005ca4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005ca8:	2b40      	cmp	r3, #64	; 0x40
 8005caa:	d007      	beq.n	8005cbc <HAL_SPI_TransmitReceive+0x126>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8005cac:	68fb      	ldr	r3, [r7, #12]
 8005cae:	681b      	ldr	r3, [r3, #0]
 8005cb0:	681a      	ldr	r2, [r3, #0]
 8005cb2:	68fb      	ldr	r3, [r7, #12]
 8005cb4:	681b      	ldr	r3, [r3, #0]
 8005cb6:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8005cba:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8005cbc:	68fb      	ldr	r3, [r7, #12]
 8005cbe:	68db      	ldr	r3, [r3, #12]
 8005cc0:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8005cc4:	d97c      	bls.n	8005dc0 <HAL_SPI_TransmitReceive+0x22a>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8005cc6:	68fb      	ldr	r3, [r7, #12]
 8005cc8:	685b      	ldr	r3, [r3, #4]
 8005cca:	2b00      	cmp	r3, #0
 8005ccc:	d002      	beq.n	8005cd4 <HAL_SPI_TransmitReceive+0x13e>
 8005cce:	8a7b      	ldrh	r3, [r7, #18]
 8005cd0:	2b01      	cmp	r3, #1
 8005cd2:	d169      	bne.n	8005da8 <HAL_SPI_TransmitReceive+0x212>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8005cd4:	68fb      	ldr	r3, [r7, #12]
 8005cd6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005cd8:	881a      	ldrh	r2, [r3, #0]
 8005cda:	68fb      	ldr	r3, [r7, #12]
 8005cdc:	681b      	ldr	r3, [r3, #0]
 8005cde:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8005ce0:	68fb      	ldr	r3, [r7, #12]
 8005ce2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005ce4:	1c9a      	adds	r2, r3, #2
 8005ce6:	68fb      	ldr	r3, [r7, #12]
 8005ce8:	639a      	str	r2, [r3, #56]	; 0x38
      hspi->TxXferCount--;
 8005cea:	68fb      	ldr	r3, [r7, #12]
 8005cec:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005cee:	b29b      	uxth	r3, r3
 8005cf0:	3b01      	subs	r3, #1
 8005cf2:	b29a      	uxth	r2, r3
 8005cf4:	68fb      	ldr	r3, [r7, #12]
 8005cf6:	87da      	strh	r2, [r3, #62]	; 0x3e
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8005cf8:	e056      	b.n	8005da8 <HAL_SPI_TransmitReceive+0x212>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8005cfa:	68fb      	ldr	r3, [r7, #12]
 8005cfc:	681b      	ldr	r3, [r3, #0]
 8005cfe:	689b      	ldr	r3, [r3, #8]
 8005d00:	f003 0302 	and.w	r3, r3, #2
 8005d04:	2b02      	cmp	r3, #2
 8005d06:	d11b      	bne.n	8005d40 <HAL_SPI_TransmitReceive+0x1aa>
 8005d08:	68fb      	ldr	r3, [r7, #12]
 8005d0a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005d0c:	b29b      	uxth	r3, r3
 8005d0e:	2b00      	cmp	r3, #0
 8005d10:	d016      	beq.n	8005d40 <HAL_SPI_TransmitReceive+0x1aa>
 8005d12:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005d14:	2b01      	cmp	r3, #1
 8005d16:	d113      	bne.n	8005d40 <HAL_SPI_TransmitReceive+0x1aa>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8005d18:	68fb      	ldr	r3, [r7, #12]
 8005d1a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005d1c:	881a      	ldrh	r2, [r3, #0]
 8005d1e:	68fb      	ldr	r3, [r7, #12]
 8005d20:	681b      	ldr	r3, [r3, #0]
 8005d22:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8005d24:	68fb      	ldr	r3, [r7, #12]
 8005d26:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005d28:	1c9a      	adds	r2, r3, #2
 8005d2a:	68fb      	ldr	r3, [r7, #12]
 8005d2c:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 8005d2e:	68fb      	ldr	r3, [r7, #12]
 8005d30:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005d32:	b29b      	uxth	r3, r3
 8005d34:	3b01      	subs	r3, #1
 8005d36:	b29a      	uxth	r2, r3
 8005d38:	68fb      	ldr	r3, [r7, #12]
 8005d3a:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8005d3c:	2300      	movs	r3, #0
 8005d3e:	627b      	str	r3, [r7, #36]	; 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8005d40:	68fb      	ldr	r3, [r7, #12]
 8005d42:	681b      	ldr	r3, [r3, #0]
 8005d44:	689b      	ldr	r3, [r3, #8]
 8005d46:	f003 0301 	and.w	r3, r3, #1
 8005d4a:	2b01      	cmp	r3, #1
 8005d4c:	d11c      	bne.n	8005d88 <HAL_SPI_TransmitReceive+0x1f2>
 8005d4e:	68fb      	ldr	r3, [r7, #12]
 8005d50:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8005d54:	b29b      	uxth	r3, r3
 8005d56:	2b00      	cmp	r3, #0
 8005d58:	d016      	beq.n	8005d88 <HAL_SPI_TransmitReceive+0x1f2>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8005d5a:	68fb      	ldr	r3, [r7, #12]
 8005d5c:	681b      	ldr	r3, [r3, #0]
 8005d5e:	68da      	ldr	r2, [r3, #12]
 8005d60:	68fb      	ldr	r3, [r7, #12]
 8005d62:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005d64:	b292      	uxth	r2, r2
 8005d66:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8005d68:	68fb      	ldr	r3, [r7, #12]
 8005d6a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005d6c:	1c9a      	adds	r2, r3, #2
 8005d6e:	68fb      	ldr	r3, [r7, #12]
 8005d70:	641a      	str	r2, [r3, #64]	; 0x40
        hspi->RxXferCount--;
 8005d72:	68fb      	ldr	r3, [r7, #12]
 8005d74:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8005d78:	b29b      	uxth	r3, r3
 8005d7a:	3b01      	subs	r3, #1
 8005d7c:	b29a      	uxth	r2, r3
 8005d7e:	68fb      	ldr	r3, [r7, #12]
 8005d80:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8005d84:	2301      	movs	r3, #1
 8005d86:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8005d88:	f7fc fec0 	bl	8002b0c <HAL_GetTick>
 8005d8c:	4602      	mov	r2, r0
 8005d8e:	69fb      	ldr	r3, [r7, #28]
 8005d90:	1ad3      	subs	r3, r2, r3
 8005d92:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8005d94:	429a      	cmp	r2, r3
 8005d96:	d807      	bhi.n	8005da8 <HAL_SPI_TransmitReceive+0x212>
 8005d98:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005d9a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005d9e:	d003      	beq.n	8005da8 <HAL_SPI_TransmitReceive+0x212>
      {
        errorcode = HAL_TIMEOUT;
 8005da0:	2303      	movs	r3, #3
 8005da2:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
        goto error;
 8005da6:	e0fb      	b.n	8005fa0 <HAL_SPI_TransmitReceive+0x40a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8005da8:	68fb      	ldr	r3, [r7, #12]
 8005daa:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005dac:	b29b      	uxth	r3, r3
 8005dae:	2b00      	cmp	r3, #0
 8005db0:	d1a3      	bne.n	8005cfa <HAL_SPI_TransmitReceive+0x164>
 8005db2:	68fb      	ldr	r3, [r7, #12]
 8005db4:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8005db8:	b29b      	uxth	r3, r3
 8005dba:	2b00      	cmp	r3, #0
 8005dbc:	d19d      	bne.n	8005cfa <HAL_SPI_TransmitReceive+0x164>
 8005dbe:	e0df      	b.n	8005f80 <HAL_SPI_TransmitReceive+0x3ea>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8005dc0:	68fb      	ldr	r3, [r7, #12]
 8005dc2:	685b      	ldr	r3, [r3, #4]
 8005dc4:	2b00      	cmp	r3, #0
 8005dc6:	d003      	beq.n	8005dd0 <HAL_SPI_TransmitReceive+0x23a>
 8005dc8:	8a7b      	ldrh	r3, [r7, #18]
 8005dca:	2b01      	cmp	r3, #1
 8005dcc:	f040 80cb 	bne.w	8005f66 <HAL_SPI_TransmitReceive+0x3d0>
    {
      if (hspi->TxXferCount > 1U)
 8005dd0:	68fb      	ldr	r3, [r7, #12]
 8005dd2:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005dd4:	b29b      	uxth	r3, r3
 8005dd6:	2b01      	cmp	r3, #1
 8005dd8:	d912      	bls.n	8005e00 <HAL_SPI_TransmitReceive+0x26a>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8005dda:	68fb      	ldr	r3, [r7, #12]
 8005ddc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005dde:	881a      	ldrh	r2, [r3, #0]
 8005de0:	68fb      	ldr	r3, [r7, #12]
 8005de2:	681b      	ldr	r3, [r3, #0]
 8005de4:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8005de6:	68fb      	ldr	r3, [r7, #12]
 8005de8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005dea:	1c9a      	adds	r2, r3, #2
 8005dec:	68fb      	ldr	r3, [r7, #12]
 8005dee:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount -= 2U;
 8005df0:	68fb      	ldr	r3, [r7, #12]
 8005df2:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005df4:	b29b      	uxth	r3, r3
 8005df6:	3b02      	subs	r3, #2
 8005df8:	b29a      	uxth	r2, r3
 8005dfa:	68fb      	ldr	r3, [r7, #12]
 8005dfc:	87da      	strh	r2, [r3, #62]	; 0x3e
 8005dfe:	e0b2      	b.n	8005f66 <HAL_SPI_TransmitReceive+0x3d0>
      }
      else
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8005e00:	68fb      	ldr	r3, [r7, #12]
 8005e02:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8005e04:	68fb      	ldr	r3, [r7, #12]
 8005e06:	681b      	ldr	r3, [r3, #0]
 8005e08:	330c      	adds	r3, #12
 8005e0a:	7812      	ldrb	r2, [r2, #0]
 8005e0c:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8005e0e:	68fb      	ldr	r3, [r7, #12]
 8005e10:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005e12:	1c5a      	adds	r2, r3, #1
 8005e14:	68fb      	ldr	r3, [r7, #12]
 8005e16:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 8005e18:	68fb      	ldr	r3, [r7, #12]
 8005e1a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005e1c:	b29b      	uxth	r3, r3
 8005e1e:	3b01      	subs	r3, #1
 8005e20:	b29a      	uxth	r2, r3
 8005e22:	68fb      	ldr	r3, [r7, #12]
 8005e24:	87da      	strh	r2, [r3, #62]	; 0x3e
      }
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8005e26:	e09e      	b.n	8005f66 <HAL_SPI_TransmitReceive+0x3d0>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8005e28:	68fb      	ldr	r3, [r7, #12]
 8005e2a:	681b      	ldr	r3, [r3, #0]
 8005e2c:	689b      	ldr	r3, [r3, #8]
 8005e2e:	f003 0302 	and.w	r3, r3, #2
 8005e32:	2b02      	cmp	r3, #2
 8005e34:	d134      	bne.n	8005ea0 <HAL_SPI_TransmitReceive+0x30a>
 8005e36:	68fb      	ldr	r3, [r7, #12]
 8005e38:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005e3a:	b29b      	uxth	r3, r3
 8005e3c:	2b00      	cmp	r3, #0
 8005e3e:	d02f      	beq.n	8005ea0 <HAL_SPI_TransmitReceive+0x30a>
 8005e40:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005e42:	2b01      	cmp	r3, #1
 8005e44:	d12c      	bne.n	8005ea0 <HAL_SPI_TransmitReceive+0x30a>
      {
        if (hspi->TxXferCount > 1U)
 8005e46:	68fb      	ldr	r3, [r7, #12]
 8005e48:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005e4a:	b29b      	uxth	r3, r3
 8005e4c:	2b01      	cmp	r3, #1
 8005e4e:	d912      	bls.n	8005e76 <HAL_SPI_TransmitReceive+0x2e0>
        {
          hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8005e50:	68fb      	ldr	r3, [r7, #12]
 8005e52:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005e54:	881a      	ldrh	r2, [r3, #0]
 8005e56:	68fb      	ldr	r3, [r7, #12]
 8005e58:	681b      	ldr	r3, [r3, #0]
 8005e5a:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8005e5c:	68fb      	ldr	r3, [r7, #12]
 8005e5e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005e60:	1c9a      	adds	r2, r3, #2
 8005e62:	68fb      	ldr	r3, [r7, #12]
 8005e64:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount -= 2U;
 8005e66:	68fb      	ldr	r3, [r7, #12]
 8005e68:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005e6a:	b29b      	uxth	r3, r3
 8005e6c:	3b02      	subs	r3, #2
 8005e6e:	b29a      	uxth	r2, r3
 8005e70:	68fb      	ldr	r3, [r7, #12]
 8005e72:	87da      	strh	r2, [r3, #62]	; 0x3e
 8005e74:	e012      	b.n	8005e9c <HAL_SPI_TransmitReceive+0x306>
        }
        else
        {
          *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8005e76:	68fb      	ldr	r3, [r7, #12]
 8005e78:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8005e7a:	68fb      	ldr	r3, [r7, #12]
 8005e7c:	681b      	ldr	r3, [r3, #0]
 8005e7e:	330c      	adds	r3, #12
 8005e80:	7812      	ldrb	r2, [r2, #0]
 8005e82:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 8005e84:	68fb      	ldr	r3, [r7, #12]
 8005e86:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005e88:	1c5a      	adds	r2, r3, #1
 8005e8a:	68fb      	ldr	r3, [r7, #12]
 8005e8c:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount--;
 8005e8e:	68fb      	ldr	r3, [r7, #12]
 8005e90:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005e92:	b29b      	uxth	r3, r3
 8005e94:	3b01      	subs	r3, #1
 8005e96:	b29a      	uxth	r2, r3
 8005e98:	68fb      	ldr	r3, [r7, #12]
 8005e9a:	87da      	strh	r2, [r3, #62]	; 0x3e
        }
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8005e9c:	2300      	movs	r3, #0
 8005e9e:	627b      	str	r3, [r7, #36]	; 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8005ea0:	68fb      	ldr	r3, [r7, #12]
 8005ea2:	681b      	ldr	r3, [r3, #0]
 8005ea4:	689b      	ldr	r3, [r3, #8]
 8005ea6:	f003 0301 	and.w	r3, r3, #1
 8005eaa:	2b01      	cmp	r3, #1
 8005eac:	d148      	bne.n	8005f40 <HAL_SPI_TransmitReceive+0x3aa>
 8005eae:	68fb      	ldr	r3, [r7, #12]
 8005eb0:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8005eb4:	b29b      	uxth	r3, r3
 8005eb6:	2b00      	cmp	r3, #0
 8005eb8:	d042      	beq.n	8005f40 <HAL_SPI_TransmitReceive+0x3aa>
      {
        if (hspi->RxXferCount > 1U)
 8005eba:	68fb      	ldr	r3, [r7, #12]
 8005ebc:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8005ec0:	b29b      	uxth	r3, r3
 8005ec2:	2b01      	cmp	r3, #1
 8005ec4:	d923      	bls.n	8005f0e <HAL_SPI_TransmitReceive+0x378>
        {
          *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8005ec6:	68fb      	ldr	r3, [r7, #12]
 8005ec8:	681b      	ldr	r3, [r3, #0]
 8005eca:	68da      	ldr	r2, [r3, #12]
 8005ecc:	68fb      	ldr	r3, [r7, #12]
 8005ece:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005ed0:	b292      	uxth	r2, r2
 8005ed2:	801a      	strh	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint16_t);
 8005ed4:	68fb      	ldr	r3, [r7, #12]
 8005ed6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005ed8:	1c9a      	adds	r2, r3, #2
 8005eda:	68fb      	ldr	r3, [r7, #12]
 8005edc:	641a      	str	r2, [r3, #64]	; 0x40
          hspi->RxXferCount -= 2U;
 8005ede:	68fb      	ldr	r3, [r7, #12]
 8005ee0:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8005ee4:	b29b      	uxth	r3, r3
 8005ee6:	3b02      	subs	r3, #2
 8005ee8:	b29a      	uxth	r2, r3
 8005eea:	68fb      	ldr	r3, [r7, #12]
 8005eec:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
          if (hspi->RxXferCount <= 1U)
 8005ef0:	68fb      	ldr	r3, [r7, #12]
 8005ef2:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8005ef6:	b29b      	uxth	r3, r3
 8005ef8:	2b01      	cmp	r3, #1
 8005efa:	d81f      	bhi.n	8005f3c <HAL_SPI_TransmitReceive+0x3a6>
          {
            /* Set RX Fifo threshold before to switch on 8 bit data size */
            SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8005efc:	68fb      	ldr	r3, [r7, #12]
 8005efe:	681b      	ldr	r3, [r3, #0]
 8005f00:	685a      	ldr	r2, [r3, #4]
 8005f02:	68fb      	ldr	r3, [r7, #12]
 8005f04:	681b      	ldr	r3, [r3, #0]
 8005f06:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8005f0a:	605a      	str	r2, [r3, #4]
 8005f0c:	e016      	b.n	8005f3c <HAL_SPI_TransmitReceive+0x3a6>
          }
        }
        else
        {
          (*(uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8005f0e:	68fb      	ldr	r3, [r7, #12]
 8005f10:	681b      	ldr	r3, [r3, #0]
 8005f12:	f103 020c 	add.w	r2, r3, #12
 8005f16:	68fb      	ldr	r3, [r7, #12]
 8005f18:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005f1a:	7812      	ldrb	r2, [r2, #0]
 8005f1c:	b2d2      	uxtb	r2, r2
 8005f1e:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr++;
 8005f20:	68fb      	ldr	r3, [r7, #12]
 8005f22:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005f24:	1c5a      	adds	r2, r3, #1
 8005f26:	68fb      	ldr	r3, [r7, #12]
 8005f28:	641a      	str	r2, [r3, #64]	; 0x40
          hspi->RxXferCount--;
 8005f2a:	68fb      	ldr	r3, [r7, #12]
 8005f2c:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8005f30:	b29b      	uxth	r3, r3
 8005f32:	3b01      	subs	r3, #1
 8005f34:	b29a      	uxth	r2, r3
 8005f36:	68fb      	ldr	r3, [r7, #12]
 8005f38:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
        }
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8005f3c:	2301      	movs	r3, #1
 8005f3e:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8005f40:	f7fc fde4 	bl	8002b0c <HAL_GetTick>
 8005f44:	4602      	mov	r2, r0
 8005f46:	69fb      	ldr	r3, [r7, #28]
 8005f48:	1ad3      	subs	r3, r2, r3
 8005f4a:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8005f4c:	429a      	cmp	r2, r3
 8005f4e:	d803      	bhi.n	8005f58 <HAL_SPI_TransmitReceive+0x3c2>
 8005f50:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005f52:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005f56:	d102      	bne.n	8005f5e <HAL_SPI_TransmitReceive+0x3c8>
 8005f58:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005f5a:	2b00      	cmp	r3, #0
 8005f5c:	d103      	bne.n	8005f66 <HAL_SPI_TransmitReceive+0x3d0>
      {
        errorcode = HAL_TIMEOUT;
 8005f5e:	2303      	movs	r3, #3
 8005f60:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
        goto error;
 8005f64:	e01c      	b.n	8005fa0 <HAL_SPI_TransmitReceive+0x40a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8005f66:	68fb      	ldr	r3, [r7, #12]
 8005f68:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005f6a:	b29b      	uxth	r3, r3
 8005f6c:	2b00      	cmp	r3, #0
 8005f6e:	f47f af5b 	bne.w	8005e28 <HAL_SPI_TransmitReceive+0x292>
 8005f72:	68fb      	ldr	r3, [r7, #12]
 8005f74:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8005f78:	b29b      	uxth	r3, r3
 8005f7a:	2b00      	cmp	r3, #0
 8005f7c:	f47f af54 	bne.w	8005e28 <HAL_SPI_TransmitReceive+0x292>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8005f80:	69fa      	ldr	r2, [r7, #28]
 8005f82:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8005f84:	68f8      	ldr	r0, [r7, #12]
 8005f86:	f000 fa53 	bl	8006430 <SPI_EndRxTxTransaction>
 8005f8a:	4603      	mov	r3, r0
 8005f8c:	2b00      	cmp	r3, #0
 8005f8e:	d006      	beq.n	8005f9e <HAL_SPI_TransmitReceive+0x408>
  {
    errorcode = HAL_ERROR;
 8005f90:	2301      	movs	r3, #1
 8005f92:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8005f96:	68fb      	ldr	r3, [r7, #12]
 8005f98:	2220      	movs	r2, #32
 8005f9a:	661a      	str	r2, [r3, #96]	; 0x60
 8005f9c:	e000      	b.n	8005fa0 <HAL_SPI_TransmitReceive+0x40a>
  }

error :
 8005f9e:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8005fa0:	68fb      	ldr	r3, [r7, #12]
 8005fa2:	2201      	movs	r2, #1
 8005fa4:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  __HAL_UNLOCK(hspi);
 8005fa8:	68fb      	ldr	r3, [r7, #12]
 8005faa:	2200      	movs	r2, #0
 8005fac:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
  return errorcode;
 8005fb0:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
}
 8005fb4:	4618      	mov	r0, r3
 8005fb6:	3728      	adds	r7, #40	; 0x28
 8005fb8:	46bd      	mov	sp, r7
 8005fba:	bd80      	pop	{r7, pc}

08005fbc <HAL_SPI_IRQHandler>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for the specified SPI module.
  * @retval None
  */
void HAL_SPI_IRQHandler(SPI_HandleTypeDef *hspi)
{
 8005fbc:	b580      	push	{r7, lr}
 8005fbe:	b088      	sub	sp, #32
 8005fc0:	af00      	add	r7, sp, #0
 8005fc2:	6078      	str	r0, [r7, #4]
  uint32_t itsource = hspi->Instance->CR2;
 8005fc4:	687b      	ldr	r3, [r7, #4]
 8005fc6:	681b      	ldr	r3, [r3, #0]
 8005fc8:	685b      	ldr	r3, [r3, #4]
 8005fca:	61fb      	str	r3, [r7, #28]
  uint32_t itflag   = hspi->Instance->SR;
 8005fcc:	687b      	ldr	r3, [r7, #4]
 8005fce:	681b      	ldr	r3, [r3, #0]
 8005fd0:	689b      	ldr	r3, [r3, #8]
 8005fd2:	61bb      	str	r3, [r7, #24]

  /* SPI in mode Receiver ----------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 8005fd4:	69bb      	ldr	r3, [r7, #24]
 8005fd6:	099b      	lsrs	r3, r3, #6
 8005fd8:	f003 0301 	and.w	r3, r3, #1
 8005fdc:	2b00      	cmp	r3, #0
 8005fde:	d10f      	bne.n	8006000 <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 8005fe0:	69bb      	ldr	r3, [r7, #24]
 8005fe2:	f003 0301 	and.w	r3, r3, #1
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 8005fe6:	2b00      	cmp	r3, #0
 8005fe8:	d00a      	beq.n	8006000 <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 8005fea:	69fb      	ldr	r3, [r7, #28]
 8005fec:	099b      	lsrs	r3, r3, #6
 8005fee:	f003 0301 	and.w	r3, r3, #1
 8005ff2:	2b00      	cmp	r3, #0
 8005ff4:	d004      	beq.n	8006000 <HAL_SPI_IRQHandler+0x44>
  {
    hspi->RxISR(hspi);
 8005ff6:	687b      	ldr	r3, [r7, #4]
 8005ff8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005ffa:	6878      	ldr	r0, [r7, #4]
 8005ffc:	4798      	blx	r3
    return;
 8005ffe:	e0d7      	b.n	80061b0 <HAL_SPI_IRQHandler+0x1f4>
  }

  /* SPI in mode Transmitter -------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_TXE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_TXE) != RESET))
 8006000:	69bb      	ldr	r3, [r7, #24]
 8006002:	085b      	lsrs	r3, r3, #1
 8006004:	f003 0301 	and.w	r3, r3, #1
 8006008:	2b00      	cmp	r3, #0
 800600a:	d00a      	beq.n	8006022 <HAL_SPI_IRQHandler+0x66>
 800600c:	69fb      	ldr	r3, [r7, #28]
 800600e:	09db      	lsrs	r3, r3, #7
 8006010:	f003 0301 	and.w	r3, r3, #1
 8006014:	2b00      	cmp	r3, #0
 8006016:	d004      	beq.n	8006022 <HAL_SPI_IRQHandler+0x66>
  {
    hspi->TxISR(hspi);
 8006018:	687b      	ldr	r3, [r7, #4]
 800601a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800601c:	6878      	ldr	r0, [r7, #4]
 800601e:	4798      	blx	r3
    return;
 8006020:	e0c6      	b.n	80061b0 <HAL_SPI_IRQHandler+0x1f4>
  }

  /* SPI in Error Treatment --------------------------------------------------*/
  if (((SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET) || (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 8006022:	69bb      	ldr	r3, [r7, #24]
 8006024:	095b      	lsrs	r3, r3, #5
 8006026:	f003 0301 	and.w	r3, r3, #1
 800602a:	2b00      	cmp	r3, #0
 800602c:	d10c      	bne.n	8006048 <HAL_SPI_IRQHandler+0x8c>
 800602e:	69bb      	ldr	r3, [r7, #24]
 8006030:	099b      	lsrs	r3, r3, #6
 8006032:	f003 0301 	and.w	r3, r3, #1
 8006036:	2b00      	cmp	r3, #0
 8006038:	d106      	bne.n	8006048 <HAL_SPI_IRQHandler+0x8c>
       || (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_ERR) != RESET))
 800603a:	69bb      	ldr	r3, [r7, #24]
 800603c:	0a1b      	lsrs	r3, r3, #8
 800603e:	f003 0301 	and.w	r3, r3, #1
 8006042:	2b00      	cmp	r3, #0
 8006044:	f000 80b4 	beq.w	80061b0 <HAL_SPI_IRQHandler+0x1f4>
 8006048:	69fb      	ldr	r3, [r7, #28]
 800604a:	095b      	lsrs	r3, r3, #5
 800604c:	f003 0301 	and.w	r3, r3, #1
 8006050:	2b00      	cmp	r3, #0
 8006052:	f000 80ad 	beq.w	80061b0 <HAL_SPI_IRQHandler+0x1f4>
  {
    /* SPI Overrun error interrupt occurred ----------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 8006056:	69bb      	ldr	r3, [r7, #24]
 8006058:	099b      	lsrs	r3, r3, #6
 800605a:	f003 0301 	and.w	r3, r3, #1
 800605e:	2b00      	cmp	r3, #0
 8006060:	d023      	beq.n	80060aa <HAL_SPI_IRQHandler+0xee>
    {
      if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 8006062:	687b      	ldr	r3, [r7, #4]
 8006064:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8006068:	b2db      	uxtb	r3, r3
 800606a:	2b03      	cmp	r3, #3
 800606c:	d011      	beq.n	8006092 <HAL_SPI_IRQHandler+0xd6>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 800606e:	687b      	ldr	r3, [r7, #4]
 8006070:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006072:	f043 0204 	orr.w	r2, r3, #4
 8006076:	687b      	ldr	r3, [r7, #4]
 8006078:	661a      	str	r2, [r3, #96]	; 0x60
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800607a:	2300      	movs	r3, #0
 800607c:	617b      	str	r3, [r7, #20]
 800607e:	687b      	ldr	r3, [r7, #4]
 8006080:	681b      	ldr	r3, [r3, #0]
 8006082:	68db      	ldr	r3, [r3, #12]
 8006084:	617b      	str	r3, [r7, #20]
 8006086:	687b      	ldr	r3, [r7, #4]
 8006088:	681b      	ldr	r3, [r3, #0]
 800608a:	689b      	ldr	r3, [r3, #8]
 800608c:	617b      	str	r3, [r7, #20]
 800608e:	697b      	ldr	r3, [r7, #20]
 8006090:	e00b      	b.n	80060aa <HAL_SPI_IRQHandler+0xee>
      }
      else
      {
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8006092:	2300      	movs	r3, #0
 8006094:	613b      	str	r3, [r7, #16]
 8006096:	687b      	ldr	r3, [r7, #4]
 8006098:	681b      	ldr	r3, [r3, #0]
 800609a:	68db      	ldr	r3, [r3, #12]
 800609c:	613b      	str	r3, [r7, #16]
 800609e:	687b      	ldr	r3, [r7, #4]
 80060a0:	681b      	ldr	r3, [r3, #0]
 80060a2:	689b      	ldr	r3, [r3, #8]
 80060a4:	613b      	str	r3, [r7, #16]
 80060a6:	693b      	ldr	r3, [r7, #16]
        return;
 80060a8:	e082      	b.n	80061b0 <HAL_SPI_IRQHandler+0x1f4>
      }
    }

    /* SPI Mode Fault error interrupt occurred -------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET)
 80060aa:	69bb      	ldr	r3, [r7, #24]
 80060ac:	095b      	lsrs	r3, r3, #5
 80060ae:	f003 0301 	and.w	r3, r3, #1
 80060b2:	2b00      	cmp	r3, #0
 80060b4:	d014      	beq.n	80060e0 <HAL_SPI_IRQHandler+0x124>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 80060b6:	687b      	ldr	r3, [r7, #4]
 80060b8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80060ba:	f043 0201 	orr.w	r2, r3, #1
 80060be:	687b      	ldr	r3, [r7, #4]
 80060c0:	661a      	str	r2, [r3, #96]	; 0x60
      __HAL_SPI_CLEAR_MODFFLAG(hspi);
 80060c2:	2300      	movs	r3, #0
 80060c4:	60fb      	str	r3, [r7, #12]
 80060c6:	687b      	ldr	r3, [r7, #4]
 80060c8:	681b      	ldr	r3, [r3, #0]
 80060ca:	689b      	ldr	r3, [r3, #8]
 80060cc:	60fb      	str	r3, [r7, #12]
 80060ce:	687b      	ldr	r3, [r7, #4]
 80060d0:	681b      	ldr	r3, [r3, #0]
 80060d2:	681a      	ldr	r2, [r3, #0]
 80060d4:	687b      	ldr	r3, [r7, #4]
 80060d6:	681b      	ldr	r3, [r3, #0]
 80060d8:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80060dc:	601a      	str	r2, [r3, #0]
 80060de:	68fb      	ldr	r3, [r7, #12]
    }

    /* SPI Frame error interrupt occurred ------------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)
 80060e0:	69bb      	ldr	r3, [r7, #24]
 80060e2:	0a1b      	lsrs	r3, r3, #8
 80060e4:	f003 0301 	and.w	r3, r3, #1
 80060e8:	2b00      	cmp	r3, #0
 80060ea:	d00c      	beq.n	8006106 <HAL_SPI_IRQHandler+0x14a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 80060ec:	687b      	ldr	r3, [r7, #4]
 80060ee:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80060f0:	f043 0208 	orr.w	r2, r3, #8
 80060f4:	687b      	ldr	r3, [r7, #4]
 80060f6:	661a      	str	r2, [r3, #96]	; 0x60
      __HAL_SPI_CLEAR_FREFLAG(hspi);
 80060f8:	2300      	movs	r3, #0
 80060fa:	60bb      	str	r3, [r7, #8]
 80060fc:	687b      	ldr	r3, [r7, #4]
 80060fe:	681b      	ldr	r3, [r3, #0]
 8006100:	689b      	ldr	r3, [r3, #8]
 8006102:	60bb      	str	r3, [r7, #8]
 8006104:	68bb      	ldr	r3, [r7, #8]
    }

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8006106:	687b      	ldr	r3, [r7, #4]
 8006108:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800610a:	2b00      	cmp	r3, #0
 800610c:	d04f      	beq.n	80061ae <HAL_SPI_IRQHandler+0x1f2>
    {
      /* Disable all interrupts */
      __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXNE | SPI_IT_TXE | SPI_IT_ERR);
 800610e:	687b      	ldr	r3, [r7, #4]
 8006110:	681b      	ldr	r3, [r3, #0]
 8006112:	685a      	ldr	r2, [r3, #4]
 8006114:	687b      	ldr	r3, [r7, #4]
 8006116:	681b      	ldr	r3, [r3, #0]
 8006118:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 800611c:	605a      	str	r2, [r3, #4]

      hspi->State = HAL_SPI_STATE_READY;
 800611e:	687b      	ldr	r3, [r7, #4]
 8006120:	2201      	movs	r2, #1
 8006122:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
      /* Disable the SPI DMA requests if enabled */
      if ((HAL_IS_BIT_SET(itsource, SPI_CR2_TXDMAEN)) || (HAL_IS_BIT_SET(itsource, SPI_CR2_RXDMAEN)))
 8006126:	69fb      	ldr	r3, [r7, #28]
 8006128:	f003 0302 	and.w	r3, r3, #2
 800612c:	2b00      	cmp	r3, #0
 800612e:	d104      	bne.n	800613a <HAL_SPI_IRQHandler+0x17e>
 8006130:	69fb      	ldr	r3, [r7, #28]
 8006132:	f003 0301 	and.w	r3, r3, #1
 8006136:	2b00      	cmp	r3, #0
 8006138:	d034      	beq.n	80061a4 <HAL_SPI_IRQHandler+0x1e8>
      {
        CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN));
 800613a:	687b      	ldr	r3, [r7, #4]
 800613c:	681b      	ldr	r3, [r3, #0]
 800613e:	685a      	ldr	r2, [r3, #4]
 8006140:	687b      	ldr	r3, [r7, #4]
 8006142:	681b      	ldr	r3, [r3, #0]
 8006144:	f022 0203 	bic.w	r2, r2, #3
 8006148:	605a      	str	r2, [r3, #4]

        /* Abort the SPI DMA Rx channel */
        if (hspi->hdmarx != NULL)
 800614a:	687b      	ldr	r3, [r7, #4]
 800614c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800614e:	2b00      	cmp	r3, #0
 8006150:	d011      	beq.n	8006176 <HAL_SPI_IRQHandler+0x1ba>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmarx->XferAbortCallback = SPI_DMAAbortOnError;
 8006152:	687b      	ldr	r3, [r7, #4]
 8006154:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006156:	4a18      	ldr	r2, [pc, #96]	; (80061b8 <HAL_SPI_IRQHandler+0x1fc>)
 8006158:	651a      	str	r2, [r3, #80]	; 0x50
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmarx))
 800615a:	687b      	ldr	r3, [r7, #4]
 800615c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800615e:	4618      	mov	r0, r3
 8006160:	f7fd fd80 	bl	8003c64 <HAL_DMA_Abort_IT>
 8006164:	4603      	mov	r3, r0
 8006166:	2b00      	cmp	r3, #0
 8006168:	d005      	beq.n	8006176 <HAL_SPI_IRQHandler+0x1ba>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 800616a:	687b      	ldr	r3, [r7, #4]
 800616c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800616e:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8006172:	687b      	ldr	r3, [r7, #4]
 8006174:	661a      	str	r2, [r3, #96]	; 0x60
          }
        }
        /* Abort the SPI DMA Tx channel */
        if (hspi->hdmatx != NULL)
 8006176:	687b      	ldr	r3, [r7, #4]
 8006178:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800617a:	2b00      	cmp	r3, #0
 800617c:	d016      	beq.n	80061ac <HAL_SPI_IRQHandler+0x1f0>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmatx->XferAbortCallback = SPI_DMAAbortOnError;
 800617e:	687b      	ldr	r3, [r7, #4]
 8006180:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006182:	4a0d      	ldr	r2, [pc, #52]	; (80061b8 <HAL_SPI_IRQHandler+0x1fc>)
 8006184:	651a      	str	r2, [r3, #80]	; 0x50
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmatx))
 8006186:	687b      	ldr	r3, [r7, #4]
 8006188:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800618a:	4618      	mov	r0, r3
 800618c:	f7fd fd6a 	bl	8003c64 <HAL_DMA_Abort_IT>
 8006190:	4603      	mov	r3, r0
 8006192:	2b00      	cmp	r3, #0
 8006194:	d00a      	beq.n	80061ac <HAL_SPI_IRQHandler+0x1f0>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8006196:	687b      	ldr	r3, [r7, #4]
 8006198:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800619a:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 800619e:	687b      	ldr	r3, [r7, #4]
 80061a0:	661a      	str	r2, [r3, #96]	; 0x60
        if (hspi->hdmatx != NULL)
 80061a2:	e003      	b.n	80061ac <HAL_SPI_IRQHandler+0x1f0>
      {
        /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
        hspi->ErrorCallback(hspi);
#else
        HAL_SPI_ErrorCallback(hspi);
 80061a4:	6878      	ldr	r0, [r7, #4]
 80061a6:	f000 f809 	bl	80061bc <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      }
    }
    return;
 80061aa:	e000      	b.n	80061ae <HAL_SPI_IRQHandler+0x1f2>
        if (hspi->hdmatx != NULL)
 80061ac:	bf00      	nop
    return;
 80061ae:	bf00      	nop
  }
}
 80061b0:	3720      	adds	r7, #32
 80061b2:	46bd      	mov	sp, r7
 80061b4:	bd80      	pop	{r7, pc}
 80061b6:	bf00      	nop
 80061b8:	080061d1 	.word	0x080061d1

080061bc <HAL_SPI_ErrorCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi)
{
 80061bc:	b480      	push	{r7}
 80061be:	b083      	sub	sp, #12
 80061c0:	af00      	add	r7, sp, #0
 80061c2:	6078      	str	r0, [r7, #4]
            the HAL_SPI_ErrorCallback should be implemented in the user file
   */
  /* NOTE : The ErrorCode parameter in the hspi handle is updated by the SPI processes
            and user can use HAL_SPI_GetError() API to check the latest error occurred
   */
}
 80061c4:	bf00      	nop
 80061c6:	370c      	adds	r7, #12
 80061c8:	46bd      	mov	sp, r7
 80061ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061ce:	4770      	bx	lr

080061d0 <SPI_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void SPI_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80061d0:	b580      	push	{r7, lr}
 80061d2:	b084      	sub	sp, #16
 80061d4:	af00      	add	r7, sp, #0
 80061d6:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 80061d8:	687b      	ldr	r3, [r7, #4]
 80061da:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80061dc:	60fb      	str	r3, [r7, #12]
  hspi->RxXferCount = 0U;
 80061de:	68fb      	ldr	r3, [r7, #12]
 80061e0:	2200      	movs	r2, #0
 80061e2:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
  hspi->TxXferCount = 0U;
 80061e6:	68fb      	ldr	r3, [r7, #12]
 80061e8:	2200      	movs	r2, #0
 80061ea:	87da      	strh	r2, [r3, #62]	; 0x3e

  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 80061ec:	68f8      	ldr	r0, [r7, #12]
 80061ee:	f7ff ffe5 	bl	80061bc <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 80061f2:	bf00      	nop
 80061f4:	3710      	adds	r7, #16
 80061f6:	46bd      	mov	sp, r7
 80061f8:	bd80      	pop	{r7, pc}
	...

080061fc <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 80061fc:	b580      	push	{r7, lr}
 80061fe:	b088      	sub	sp, #32
 8006200:	af00      	add	r7, sp, #0
 8006202:	60f8      	str	r0, [r7, #12]
 8006204:	60b9      	str	r1, [r7, #8]
 8006206:	603b      	str	r3, [r7, #0]
 8006208:	4613      	mov	r3, r2
 800620a:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 800620c:	f7fc fc7e 	bl	8002b0c <HAL_GetTick>
 8006210:	4602      	mov	r2, r0
 8006212:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006214:	1a9b      	subs	r3, r3, r2
 8006216:	683a      	ldr	r2, [r7, #0]
 8006218:	4413      	add	r3, r2
 800621a:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 800621c:	f7fc fc76 	bl	8002b0c <HAL_GetTick>
 8006220:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8006222:	4b39      	ldr	r3, [pc, #228]	; (8006308 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8006224:	681b      	ldr	r3, [r3, #0]
 8006226:	015b      	lsls	r3, r3, #5
 8006228:	0d1b      	lsrs	r3, r3, #20
 800622a:	69fa      	ldr	r2, [r7, #28]
 800622c:	fb02 f303 	mul.w	r3, r2, r3
 8006230:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8006232:	e054      	b.n	80062de <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8006234:	683b      	ldr	r3, [r7, #0]
 8006236:	f1b3 3fff 	cmp.w	r3, #4294967295
 800623a:	d050      	beq.n	80062de <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 800623c:	f7fc fc66 	bl	8002b0c <HAL_GetTick>
 8006240:	4602      	mov	r2, r0
 8006242:	69bb      	ldr	r3, [r7, #24]
 8006244:	1ad3      	subs	r3, r2, r3
 8006246:	69fa      	ldr	r2, [r7, #28]
 8006248:	429a      	cmp	r2, r3
 800624a:	d902      	bls.n	8006252 <SPI_WaitFlagStateUntilTimeout+0x56>
 800624c:	69fb      	ldr	r3, [r7, #28]
 800624e:	2b00      	cmp	r3, #0
 8006250:	d13d      	bne.n	80062ce <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8006252:	68fb      	ldr	r3, [r7, #12]
 8006254:	681b      	ldr	r3, [r3, #0]
 8006256:	685a      	ldr	r2, [r3, #4]
 8006258:	68fb      	ldr	r3, [r7, #12]
 800625a:	681b      	ldr	r3, [r3, #0]
 800625c:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8006260:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8006262:	68fb      	ldr	r3, [r7, #12]
 8006264:	685b      	ldr	r3, [r3, #4]
 8006266:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800626a:	d111      	bne.n	8006290 <SPI_WaitFlagStateUntilTimeout+0x94>
 800626c:	68fb      	ldr	r3, [r7, #12]
 800626e:	689b      	ldr	r3, [r3, #8]
 8006270:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8006274:	d004      	beq.n	8006280 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8006276:	68fb      	ldr	r3, [r7, #12]
 8006278:	689b      	ldr	r3, [r3, #8]
 800627a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800627e:	d107      	bne.n	8006290 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8006280:	68fb      	ldr	r3, [r7, #12]
 8006282:	681b      	ldr	r3, [r3, #0]
 8006284:	681a      	ldr	r2, [r3, #0]
 8006286:	68fb      	ldr	r3, [r7, #12]
 8006288:	681b      	ldr	r3, [r3, #0]
 800628a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800628e:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8006290:	68fb      	ldr	r3, [r7, #12]
 8006292:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006294:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8006298:	d10f      	bne.n	80062ba <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 800629a:	68fb      	ldr	r3, [r7, #12]
 800629c:	681b      	ldr	r3, [r3, #0]
 800629e:	681a      	ldr	r2, [r3, #0]
 80062a0:	68fb      	ldr	r3, [r7, #12]
 80062a2:	681b      	ldr	r3, [r3, #0]
 80062a4:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80062a8:	601a      	str	r2, [r3, #0]
 80062aa:	68fb      	ldr	r3, [r7, #12]
 80062ac:	681b      	ldr	r3, [r3, #0]
 80062ae:	681a      	ldr	r2, [r3, #0]
 80062b0:	68fb      	ldr	r3, [r7, #12]
 80062b2:	681b      	ldr	r3, [r3, #0]
 80062b4:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80062b8:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 80062ba:	68fb      	ldr	r3, [r7, #12]
 80062bc:	2201      	movs	r2, #1
 80062be:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 80062c2:	68fb      	ldr	r3, [r7, #12]
 80062c4:	2200      	movs	r2, #0
 80062c6:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

        return HAL_TIMEOUT;
 80062ca:	2303      	movs	r3, #3
 80062cc:	e017      	b.n	80062fe <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if(count == 0U)
 80062ce:	697b      	ldr	r3, [r7, #20]
 80062d0:	2b00      	cmp	r3, #0
 80062d2:	d101      	bne.n	80062d8 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 80062d4:	2300      	movs	r3, #0
 80062d6:	61fb      	str	r3, [r7, #28]
      }
      count--;
 80062d8:	697b      	ldr	r3, [r7, #20]
 80062da:	3b01      	subs	r3, #1
 80062dc:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80062de:	68fb      	ldr	r3, [r7, #12]
 80062e0:	681b      	ldr	r3, [r3, #0]
 80062e2:	689a      	ldr	r2, [r3, #8]
 80062e4:	68bb      	ldr	r3, [r7, #8]
 80062e6:	4013      	ands	r3, r2
 80062e8:	68ba      	ldr	r2, [r7, #8]
 80062ea:	429a      	cmp	r2, r3
 80062ec:	bf0c      	ite	eq
 80062ee:	2301      	moveq	r3, #1
 80062f0:	2300      	movne	r3, #0
 80062f2:	b2db      	uxtb	r3, r3
 80062f4:	461a      	mov	r2, r3
 80062f6:	79fb      	ldrb	r3, [r7, #7]
 80062f8:	429a      	cmp	r2, r3
 80062fa:	d19b      	bne.n	8006234 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 80062fc:	2300      	movs	r3, #0
}
 80062fe:	4618      	mov	r0, r3
 8006300:	3720      	adds	r7, #32
 8006302:	46bd      	mov	sp, r7
 8006304:	bd80      	pop	{r7, pc}
 8006306:	bf00      	nop
 8006308:	2000005c 	.word	0x2000005c

0800630c <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 800630c:	b580      	push	{r7, lr}
 800630e:	b088      	sub	sp, #32
 8006310:	af00      	add	r7, sp, #0
 8006312:	60f8      	str	r0, [r7, #12]
 8006314:	60b9      	str	r1, [r7, #8]
 8006316:	607a      	str	r2, [r7, #4]
 8006318:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 800631a:	f7fc fbf7 	bl	8002b0c <HAL_GetTick>
 800631e:	4602      	mov	r2, r0
 8006320:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006322:	1a9b      	subs	r3, r3, r2
 8006324:	683a      	ldr	r2, [r7, #0]
 8006326:	4413      	add	r3, r2
 8006328:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 800632a:	f7fc fbef 	bl	8002b0c <HAL_GetTick>
 800632e:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 8006330:	4b3e      	ldr	r3, [pc, #248]	; (800642c <SPI_WaitFifoStateUntilTimeout+0x120>)
 8006332:	681a      	ldr	r2, [r3, #0]
 8006334:	4613      	mov	r3, r2
 8006336:	009b      	lsls	r3, r3, #2
 8006338:	4413      	add	r3, r2
 800633a:	00da      	lsls	r2, r3, #3
 800633c:	1ad3      	subs	r3, r2, r3
 800633e:	0d1b      	lsrs	r3, r3, #20
 8006340:	69fa      	ldr	r2, [r7, #28]
 8006342:	fb02 f303 	mul.w	r3, r2, r3
 8006346:	613b      	str	r3, [r7, #16]

  while ((hspi->Instance->SR & Fifo) != State)
 8006348:	e062      	b.n	8006410 <SPI_WaitFifoStateUntilTimeout+0x104>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 800634a:	68bb      	ldr	r3, [r7, #8]
 800634c:	f5b3 6fc0 	cmp.w	r3, #1536	; 0x600
 8006350:	d109      	bne.n	8006366 <SPI_WaitFifoStateUntilTimeout+0x5a>
 8006352:	687b      	ldr	r3, [r7, #4]
 8006354:	2b00      	cmp	r3, #0
 8006356:	d106      	bne.n	8006366 <SPI_WaitFifoStateUntilTimeout+0x5a>
    {
      /* Flush Data Register by a blank read */
      tmpreg = READ_REG(*((__IO uint8_t *)&hspi->Instance->DR));
 8006358:	68fb      	ldr	r3, [r7, #12]
 800635a:	681b      	ldr	r3, [r3, #0]
 800635c:	330c      	adds	r3, #12
 800635e:	781b      	ldrb	r3, [r3, #0]
 8006360:	b2db      	uxtb	r3, r3
 8006362:	617b      	str	r3, [r7, #20]
      /* To avoid GCC warning */
      UNUSED(tmpreg);
 8006364:	697b      	ldr	r3, [r7, #20]
    }

    if (Timeout != HAL_MAX_DELAY)
 8006366:	683b      	ldr	r3, [r7, #0]
 8006368:	f1b3 3fff 	cmp.w	r3, #4294967295
 800636c:	d050      	beq.n	8006410 <SPI_WaitFifoStateUntilTimeout+0x104>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 800636e:	f7fc fbcd 	bl	8002b0c <HAL_GetTick>
 8006372:	4602      	mov	r2, r0
 8006374:	69bb      	ldr	r3, [r7, #24]
 8006376:	1ad3      	subs	r3, r2, r3
 8006378:	69fa      	ldr	r2, [r7, #28]
 800637a:	429a      	cmp	r2, r3
 800637c:	d902      	bls.n	8006384 <SPI_WaitFifoStateUntilTimeout+0x78>
 800637e:	69fb      	ldr	r3, [r7, #28]
 8006380:	2b00      	cmp	r3, #0
 8006382:	d13d      	bne.n	8006400 <SPI_WaitFifoStateUntilTimeout+0xf4>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8006384:	68fb      	ldr	r3, [r7, #12]
 8006386:	681b      	ldr	r3, [r3, #0]
 8006388:	685a      	ldr	r2, [r3, #4]
 800638a:	68fb      	ldr	r3, [r7, #12]
 800638c:	681b      	ldr	r3, [r3, #0]
 800638e:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8006392:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8006394:	68fb      	ldr	r3, [r7, #12]
 8006396:	685b      	ldr	r3, [r3, #4]
 8006398:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800639c:	d111      	bne.n	80063c2 <SPI_WaitFifoStateUntilTimeout+0xb6>
 800639e:	68fb      	ldr	r3, [r7, #12]
 80063a0:	689b      	ldr	r3, [r3, #8]
 80063a2:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80063a6:	d004      	beq.n	80063b2 <SPI_WaitFifoStateUntilTimeout+0xa6>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80063a8:	68fb      	ldr	r3, [r7, #12]
 80063aa:	689b      	ldr	r3, [r3, #8]
 80063ac:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80063b0:	d107      	bne.n	80063c2 <SPI_WaitFifoStateUntilTimeout+0xb6>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 80063b2:	68fb      	ldr	r3, [r7, #12]
 80063b4:	681b      	ldr	r3, [r3, #0]
 80063b6:	681a      	ldr	r2, [r3, #0]
 80063b8:	68fb      	ldr	r3, [r7, #12]
 80063ba:	681b      	ldr	r3, [r3, #0]
 80063bc:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80063c0:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80063c2:	68fb      	ldr	r3, [r7, #12]
 80063c4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80063c6:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80063ca:	d10f      	bne.n	80063ec <SPI_WaitFifoStateUntilTimeout+0xe0>
        {
          SPI_RESET_CRC(hspi);
 80063cc:	68fb      	ldr	r3, [r7, #12]
 80063ce:	681b      	ldr	r3, [r3, #0]
 80063d0:	681a      	ldr	r2, [r3, #0]
 80063d2:	68fb      	ldr	r3, [r7, #12]
 80063d4:	681b      	ldr	r3, [r3, #0]
 80063d6:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80063da:	601a      	str	r2, [r3, #0]
 80063dc:	68fb      	ldr	r3, [r7, #12]
 80063de:	681b      	ldr	r3, [r3, #0]
 80063e0:	681a      	ldr	r2, [r3, #0]
 80063e2:	68fb      	ldr	r3, [r7, #12]
 80063e4:	681b      	ldr	r3, [r3, #0]
 80063e6:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80063ea:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 80063ec:	68fb      	ldr	r3, [r7, #12]
 80063ee:	2201      	movs	r2, #1
 80063f0:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 80063f4:	68fb      	ldr	r3, [r7, #12]
 80063f6:	2200      	movs	r2, #0
 80063f8:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

        return HAL_TIMEOUT;
 80063fc:	2303      	movs	r3, #3
 80063fe:	e010      	b.n	8006422 <SPI_WaitFifoStateUntilTimeout+0x116>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if(count == 0U)
 8006400:	693b      	ldr	r3, [r7, #16]
 8006402:	2b00      	cmp	r3, #0
 8006404:	d101      	bne.n	800640a <SPI_WaitFifoStateUntilTimeout+0xfe>
      {
        tmp_timeout = 0U;
 8006406:	2300      	movs	r3, #0
 8006408:	61fb      	str	r3, [r7, #28]
      }      
      count--;
 800640a:	693b      	ldr	r3, [r7, #16]
 800640c:	3b01      	subs	r3, #1
 800640e:	613b      	str	r3, [r7, #16]
  while ((hspi->Instance->SR & Fifo) != State)
 8006410:	68fb      	ldr	r3, [r7, #12]
 8006412:	681b      	ldr	r3, [r3, #0]
 8006414:	689a      	ldr	r2, [r3, #8]
 8006416:	68bb      	ldr	r3, [r7, #8]
 8006418:	4013      	ands	r3, r2
 800641a:	687a      	ldr	r2, [r7, #4]
 800641c:	429a      	cmp	r2, r3
 800641e:	d194      	bne.n	800634a <SPI_WaitFifoStateUntilTimeout+0x3e>
    }
  }

  return HAL_OK;
 8006420:	2300      	movs	r3, #0
}
 8006422:	4618      	mov	r0, r3
 8006424:	3720      	adds	r7, #32
 8006426:	46bd      	mov	sp, r7
 8006428:	bd80      	pop	{r7, pc}
 800642a:	bf00      	nop
 800642c:	2000005c 	.word	0x2000005c

08006430 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8006430:	b580      	push	{r7, lr}
 8006432:	b086      	sub	sp, #24
 8006434:	af02      	add	r7, sp, #8
 8006436:	60f8      	str	r0, [r7, #12]
 8006438:	60b9      	str	r1, [r7, #8]
 800643a:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 800643c:	687b      	ldr	r3, [r7, #4]
 800643e:	9300      	str	r3, [sp, #0]
 8006440:	68bb      	ldr	r3, [r7, #8]
 8006442:	2200      	movs	r2, #0
 8006444:	f44f 51c0 	mov.w	r1, #6144	; 0x1800
 8006448:	68f8      	ldr	r0, [r7, #12]
 800644a:	f7ff ff5f 	bl	800630c <SPI_WaitFifoStateUntilTimeout>
 800644e:	4603      	mov	r3, r0
 8006450:	2b00      	cmp	r3, #0
 8006452:	d007      	beq.n	8006464 <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8006454:	68fb      	ldr	r3, [r7, #12]
 8006456:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006458:	f043 0220 	orr.w	r2, r3, #32
 800645c:	68fb      	ldr	r3, [r7, #12]
 800645e:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 8006460:	2303      	movs	r3, #3
 8006462:	e027      	b.n	80064b4 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8006464:	687b      	ldr	r3, [r7, #4]
 8006466:	9300      	str	r3, [sp, #0]
 8006468:	68bb      	ldr	r3, [r7, #8]
 800646a:	2200      	movs	r2, #0
 800646c:	2180      	movs	r1, #128	; 0x80
 800646e:	68f8      	ldr	r0, [r7, #12]
 8006470:	f7ff fec4 	bl	80061fc <SPI_WaitFlagStateUntilTimeout>
 8006474:	4603      	mov	r3, r0
 8006476:	2b00      	cmp	r3, #0
 8006478:	d007      	beq.n	800648a <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800647a:	68fb      	ldr	r3, [r7, #12]
 800647c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800647e:	f043 0220 	orr.w	r2, r3, #32
 8006482:	68fb      	ldr	r3, [r7, #12]
 8006484:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 8006486:	2303      	movs	r3, #3
 8006488:	e014      	b.n	80064b4 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 800648a:	687b      	ldr	r3, [r7, #4]
 800648c:	9300      	str	r3, [sp, #0]
 800648e:	68bb      	ldr	r3, [r7, #8]
 8006490:	2200      	movs	r2, #0
 8006492:	f44f 61c0 	mov.w	r1, #1536	; 0x600
 8006496:	68f8      	ldr	r0, [r7, #12]
 8006498:	f7ff ff38 	bl	800630c <SPI_WaitFifoStateUntilTimeout>
 800649c:	4603      	mov	r3, r0
 800649e:	2b00      	cmp	r3, #0
 80064a0:	d007      	beq.n	80064b2 <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80064a2:	68fb      	ldr	r3, [r7, #12]
 80064a4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80064a6:	f043 0220 	orr.w	r2, r3, #32
 80064aa:	68fb      	ldr	r3, [r7, #12]
 80064ac:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 80064ae:	2303      	movs	r3, #3
 80064b0:	e000      	b.n	80064b4 <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 80064b2:	2300      	movs	r3, #0
}
 80064b4:	4618      	mov	r0, r3
 80064b6:	3710      	adds	r7, #16
 80064b8:	46bd      	mov	sp, r7
 80064ba:	bd80      	pop	{r7, pc}

080064bc <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80064bc:	b580      	push	{r7, lr}
 80064be:	b082      	sub	sp, #8
 80064c0:	af00      	add	r7, sp, #0
 80064c2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80064c4:	687b      	ldr	r3, [r7, #4]
 80064c6:	2b00      	cmp	r3, #0
 80064c8:	d101      	bne.n	80064ce <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80064ca:	2301      	movs	r3, #1
 80064cc:	e049      	b.n	8006562 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80064ce:	687b      	ldr	r3, [r7, #4]
 80064d0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80064d4:	b2db      	uxtb	r3, r3
 80064d6:	2b00      	cmp	r3, #0
 80064d8:	d106      	bne.n	80064e8 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80064da:	687b      	ldr	r3, [r7, #4]
 80064dc:	2200      	movs	r2, #0
 80064de:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80064e2:	6878      	ldr	r0, [r7, #4]
 80064e4:	f7fc f820 	bl	8002528 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80064e8:	687b      	ldr	r3, [r7, #4]
 80064ea:	2202      	movs	r2, #2
 80064ec:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80064f0:	687b      	ldr	r3, [r7, #4]
 80064f2:	681a      	ldr	r2, [r3, #0]
 80064f4:	687b      	ldr	r3, [r7, #4]
 80064f6:	3304      	adds	r3, #4
 80064f8:	4619      	mov	r1, r3
 80064fa:	4610      	mov	r0, r2
 80064fc:	f000 fdcc 	bl	8007098 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8006500:	687b      	ldr	r3, [r7, #4]
 8006502:	2201      	movs	r2, #1
 8006504:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006508:	687b      	ldr	r3, [r7, #4]
 800650a:	2201      	movs	r2, #1
 800650c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8006510:	687b      	ldr	r3, [r7, #4]
 8006512:	2201      	movs	r2, #1
 8006514:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8006518:	687b      	ldr	r3, [r7, #4]
 800651a:	2201      	movs	r2, #1
 800651c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8006520:	687b      	ldr	r3, [r7, #4]
 8006522:	2201      	movs	r2, #1
 8006524:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8006528:	687b      	ldr	r3, [r7, #4]
 800652a:	2201      	movs	r2, #1
 800652c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8006530:	687b      	ldr	r3, [r7, #4]
 8006532:	2201      	movs	r2, #1
 8006534:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006538:	687b      	ldr	r3, [r7, #4]
 800653a:	2201      	movs	r2, #1
 800653c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8006540:	687b      	ldr	r3, [r7, #4]
 8006542:	2201      	movs	r2, #1
 8006544:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8006548:	687b      	ldr	r3, [r7, #4]
 800654a:	2201      	movs	r2, #1
 800654c:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8006550:	687b      	ldr	r3, [r7, #4]
 8006552:	2201      	movs	r2, #1
 8006554:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006558:	687b      	ldr	r3, [r7, #4]
 800655a:	2201      	movs	r2, #1
 800655c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8006560:	2300      	movs	r3, #0
}
 8006562:	4618      	mov	r0, r3
 8006564:	3708      	adds	r7, #8
 8006566:	46bd      	mov	sp, r7
 8006568:	bd80      	pop	{r7, pc}
	...

0800656c <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800656c:	b480      	push	{r7}
 800656e:	b085      	sub	sp, #20
 8006570:	af00      	add	r7, sp, #0
 8006572:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8006574:	687b      	ldr	r3, [r7, #4]
 8006576:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800657a:	b2db      	uxtb	r3, r3
 800657c:	2b01      	cmp	r3, #1
 800657e:	d001      	beq.n	8006584 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8006580:	2301      	movs	r3, #1
 8006582:	e054      	b.n	800662e <HAL_TIM_Base_Start_IT+0xc2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006584:	687b      	ldr	r3, [r7, #4]
 8006586:	2202      	movs	r2, #2
 8006588:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800658c:	687b      	ldr	r3, [r7, #4]
 800658e:	681b      	ldr	r3, [r3, #0]
 8006590:	68da      	ldr	r2, [r3, #12]
 8006592:	687b      	ldr	r3, [r7, #4]
 8006594:	681b      	ldr	r3, [r3, #0]
 8006596:	f042 0201 	orr.w	r2, r2, #1
 800659a:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800659c:	687b      	ldr	r3, [r7, #4]
 800659e:	681b      	ldr	r3, [r3, #0]
 80065a0:	4a26      	ldr	r2, [pc, #152]	; (800663c <HAL_TIM_Base_Start_IT+0xd0>)
 80065a2:	4293      	cmp	r3, r2
 80065a4:	d022      	beq.n	80065ec <HAL_TIM_Base_Start_IT+0x80>
 80065a6:	687b      	ldr	r3, [r7, #4]
 80065a8:	681b      	ldr	r3, [r3, #0]
 80065aa:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80065ae:	d01d      	beq.n	80065ec <HAL_TIM_Base_Start_IT+0x80>
 80065b0:	687b      	ldr	r3, [r7, #4]
 80065b2:	681b      	ldr	r3, [r3, #0]
 80065b4:	4a22      	ldr	r2, [pc, #136]	; (8006640 <HAL_TIM_Base_Start_IT+0xd4>)
 80065b6:	4293      	cmp	r3, r2
 80065b8:	d018      	beq.n	80065ec <HAL_TIM_Base_Start_IT+0x80>
 80065ba:	687b      	ldr	r3, [r7, #4]
 80065bc:	681b      	ldr	r3, [r3, #0]
 80065be:	4a21      	ldr	r2, [pc, #132]	; (8006644 <HAL_TIM_Base_Start_IT+0xd8>)
 80065c0:	4293      	cmp	r3, r2
 80065c2:	d013      	beq.n	80065ec <HAL_TIM_Base_Start_IT+0x80>
 80065c4:	687b      	ldr	r3, [r7, #4]
 80065c6:	681b      	ldr	r3, [r3, #0]
 80065c8:	4a1f      	ldr	r2, [pc, #124]	; (8006648 <HAL_TIM_Base_Start_IT+0xdc>)
 80065ca:	4293      	cmp	r3, r2
 80065cc:	d00e      	beq.n	80065ec <HAL_TIM_Base_Start_IT+0x80>
 80065ce:	687b      	ldr	r3, [r7, #4]
 80065d0:	681b      	ldr	r3, [r3, #0]
 80065d2:	4a1e      	ldr	r2, [pc, #120]	; (800664c <HAL_TIM_Base_Start_IT+0xe0>)
 80065d4:	4293      	cmp	r3, r2
 80065d6:	d009      	beq.n	80065ec <HAL_TIM_Base_Start_IT+0x80>
 80065d8:	687b      	ldr	r3, [r7, #4]
 80065da:	681b      	ldr	r3, [r3, #0]
 80065dc:	4a1c      	ldr	r2, [pc, #112]	; (8006650 <HAL_TIM_Base_Start_IT+0xe4>)
 80065de:	4293      	cmp	r3, r2
 80065e0:	d004      	beq.n	80065ec <HAL_TIM_Base_Start_IT+0x80>
 80065e2:	687b      	ldr	r3, [r7, #4]
 80065e4:	681b      	ldr	r3, [r3, #0]
 80065e6:	4a1b      	ldr	r2, [pc, #108]	; (8006654 <HAL_TIM_Base_Start_IT+0xe8>)
 80065e8:	4293      	cmp	r3, r2
 80065ea:	d115      	bne.n	8006618 <HAL_TIM_Base_Start_IT+0xac>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80065ec:	687b      	ldr	r3, [r7, #4]
 80065ee:	681b      	ldr	r3, [r3, #0]
 80065f0:	689a      	ldr	r2, [r3, #8]
 80065f2:	4b19      	ldr	r3, [pc, #100]	; (8006658 <HAL_TIM_Base_Start_IT+0xec>)
 80065f4:	4013      	ands	r3, r2
 80065f6:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80065f8:	68fb      	ldr	r3, [r7, #12]
 80065fa:	2b06      	cmp	r3, #6
 80065fc:	d015      	beq.n	800662a <HAL_TIM_Base_Start_IT+0xbe>
 80065fe:	68fb      	ldr	r3, [r7, #12]
 8006600:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8006604:	d011      	beq.n	800662a <HAL_TIM_Base_Start_IT+0xbe>
    {
      __HAL_TIM_ENABLE(htim);
 8006606:	687b      	ldr	r3, [r7, #4]
 8006608:	681b      	ldr	r3, [r3, #0]
 800660a:	681a      	ldr	r2, [r3, #0]
 800660c:	687b      	ldr	r3, [r7, #4]
 800660e:	681b      	ldr	r3, [r3, #0]
 8006610:	f042 0201 	orr.w	r2, r2, #1
 8006614:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006616:	e008      	b.n	800662a <HAL_TIM_Base_Start_IT+0xbe>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8006618:	687b      	ldr	r3, [r7, #4]
 800661a:	681b      	ldr	r3, [r3, #0]
 800661c:	681a      	ldr	r2, [r3, #0]
 800661e:	687b      	ldr	r3, [r7, #4]
 8006620:	681b      	ldr	r3, [r3, #0]
 8006622:	f042 0201 	orr.w	r2, r2, #1
 8006626:	601a      	str	r2, [r3, #0]
 8006628:	e000      	b.n	800662c <HAL_TIM_Base_Start_IT+0xc0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800662a:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800662c:	2300      	movs	r3, #0
}
 800662e:	4618      	mov	r0, r3
 8006630:	3714      	adds	r7, #20
 8006632:	46bd      	mov	sp, r7
 8006634:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006638:	4770      	bx	lr
 800663a:	bf00      	nop
 800663c:	40010000 	.word	0x40010000
 8006640:	40000400 	.word	0x40000400
 8006644:	40000800 	.word	0x40000800
 8006648:	40000c00 	.word	0x40000c00
 800664c:	40010400 	.word	0x40010400
 8006650:	40014000 	.word	0x40014000
 8006654:	40001800 	.word	0x40001800
 8006658:	00010007 	.word	0x00010007

0800665c <HAL_TIM_Base_Stop_IT>:
  * @brief  Stops the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop_IT(TIM_HandleTypeDef *htim)
{
 800665c:	b480      	push	{r7}
 800665e:	b083      	sub	sp, #12
 8006660:	af00      	add	r7, sp, #0
 8006662:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Disable the TIM Update interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_UPDATE);
 8006664:	687b      	ldr	r3, [r7, #4]
 8006666:	681b      	ldr	r3, [r3, #0]
 8006668:	68da      	ldr	r2, [r3, #12]
 800666a:	687b      	ldr	r3, [r7, #4]
 800666c:	681b      	ldr	r3, [r3, #0]
 800666e:	f022 0201 	bic.w	r2, r2, #1
 8006672:	60da      	str	r2, [r3, #12]

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8006674:	687b      	ldr	r3, [r7, #4]
 8006676:	681b      	ldr	r3, [r3, #0]
 8006678:	6a1a      	ldr	r2, [r3, #32]
 800667a:	f241 1311 	movw	r3, #4369	; 0x1111
 800667e:	4013      	ands	r3, r2
 8006680:	2b00      	cmp	r3, #0
 8006682:	d10f      	bne.n	80066a4 <HAL_TIM_Base_Stop_IT+0x48>
 8006684:	687b      	ldr	r3, [r7, #4]
 8006686:	681b      	ldr	r3, [r3, #0]
 8006688:	6a1a      	ldr	r2, [r3, #32]
 800668a:	f240 4344 	movw	r3, #1092	; 0x444
 800668e:	4013      	ands	r3, r2
 8006690:	2b00      	cmp	r3, #0
 8006692:	d107      	bne.n	80066a4 <HAL_TIM_Base_Stop_IT+0x48>
 8006694:	687b      	ldr	r3, [r7, #4]
 8006696:	681b      	ldr	r3, [r3, #0]
 8006698:	681a      	ldr	r2, [r3, #0]
 800669a:	687b      	ldr	r3, [r7, #4]
 800669c:	681b      	ldr	r3, [r3, #0]
 800669e:	f022 0201 	bic.w	r2, r2, #1
 80066a2:	601a      	str	r2, [r3, #0]

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 80066a4:	687b      	ldr	r3, [r7, #4]
 80066a6:	2201      	movs	r2, #1
 80066a8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Return function status */
  return HAL_OK;
 80066ac:	2300      	movs	r3, #0
}
 80066ae:	4618      	mov	r0, r3
 80066b0:	370c      	adds	r7, #12
 80066b2:	46bd      	mov	sp, r7
 80066b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066b8:	4770      	bx	lr

080066ba <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 80066ba:	b580      	push	{r7, lr}
 80066bc:	b082      	sub	sp, #8
 80066be:	af00      	add	r7, sp, #0
 80066c0:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80066c2:	687b      	ldr	r3, [r7, #4]
 80066c4:	2b00      	cmp	r3, #0
 80066c6:	d101      	bne.n	80066cc <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 80066c8:	2301      	movs	r3, #1
 80066ca:	e049      	b.n	8006760 <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80066cc:	687b      	ldr	r3, [r7, #4]
 80066ce:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80066d2:	b2db      	uxtb	r3, r3
 80066d4:	2b00      	cmp	r3, #0
 80066d6:	d106      	bne.n	80066e6 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80066d8:	687b      	ldr	r3, [r7, #4]
 80066da:	2200      	movs	r2, #0
 80066dc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 80066e0:	6878      	ldr	r0, [r7, #4]
 80066e2:	f7fb ff7f 	bl	80025e4 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80066e6:	687b      	ldr	r3, [r7, #4]
 80066e8:	2202      	movs	r2, #2
 80066ea:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80066ee:	687b      	ldr	r3, [r7, #4]
 80066f0:	681a      	ldr	r2, [r3, #0]
 80066f2:	687b      	ldr	r3, [r7, #4]
 80066f4:	3304      	adds	r3, #4
 80066f6:	4619      	mov	r1, r3
 80066f8:	4610      	mov	r0, r2
 80066fa:	f000 fccd 	bl	8007098 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80066fe:	687b      	ldr	r3, [r7, #4]
 8006700:	2201      	movs	r2, #1
 8006702:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006706:	687b      	ldr	r3, [r7, #4]
 8006708:	2201      	movs	r2, #1
 800670a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800670e:	687b      	ldr	r3, [r7, #4]
 8006710:	2201      	movs	r2, #1
 8006712:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8006716:	687b      	ldr	r3, [r7, #4]
 8006718:	2201      	movs	r2, #1
 800671a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800671e:	687b      	ldr	r3, [r7, #4]
 8006720:	2201      	movs	r2, #1
 8006722:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8006726:	687b      	ldr	r3, [r7, #4]
 8006728:	2201      	movs	r2, #1
 800672a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800672e:	687b      	ldr	r3, [r7, #4]
 8006730:	2201      	movs	r2, #1
 8006732:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006736:	687b      	ldr	r3, [r7, #4]
 8006738:	2201      	movs	r2, #1
 800673a:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800673e:	687b      	ldr	r3, [r7, #4]
 8006740:	2201      	movs	r2, #1
 8006742:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8006746:	687b      	ldr	r3, [r7, #4]
 8006748:	2201      	movs	r2, #1
 800674a:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 800674e:	687b      	ldr	r3, [r7, #4]
 8006750:	2201      	movs	r2, #1
 8006752:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006756:	687b      	ldr	r3, [r7, #4]
 8006758:	2201      	movs	r2, #1
 800675a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800675e:	2300      	movs	r3, #0
}
 8006760:	4618      	mov	r0, r3
 8006762:	3708      	adds	r7, #8
 8006764:	46bd      	mov	sp, r7
 8006766:	bd80      	pop	{r7, pc}

08006768 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8006768:	b580      	push	{r7, lr}
 800676a:	b084      	sub	sp, #16
 800676c:	af00      	add	r7, sp, #0
 800676e:	6078      	str	r0, [r7, #4]
 8006770:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8006772:	683b      	ldr	r3, [r7, #0]
 8006774:	2b00      	cmp	r3, #0
 8006776:	d109      	bne.n	800678c <HAL_TIM_PWM_Start+0x24>
 8006778:	687b      	ldr	r3, [r7, #4]
 800677a:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800677e:	b2db      	uxtb	r3, r3
 8006780:	2b01      	cmp	r3, #1
 8006782:	bf14      	ite	ne
 8006784:	2301      	movne	r3, #1
 8006786:	2300      	moveq	r3, #0
 8006788:	b2db      	uxtb	r3, r3
 800678a:	e03c      	b.n	8006806 <HAL_TIM_PWM_Start+0x9e>
 800678c:	683b      	ldr	r3, [r7, #0]
 800678e:	2b04      	cmp	r3, #4
 8006790:	d109      	bne.n	80067a6 <HAL_TIM_PWM_Start+0x3e>
 8006792:	687b      	ldr	r3, [r7, #4]
 8006794:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8006798:	b2db      	uxtb	r3, r3
 800679a:	2b01      	cmp	r3, #1
 800679c:	bf14      	ite	ne
 800679e:	2301      	movne	r3, #1
 80067a0:	2300      	moveq	r3, #0
 80067a2:	b2db      	uxtb	r3, r3
 80067a4:	e02f      	b.n	8006806 <HAL_TIM_PWM_Start+0x9e>
 80067a6:	683b      	ldr	r3, [r7, #0]
 80067a8:	2b08      	cmp	r3, #8
 80067aa:	d109      	bne.n	80067c0 <HAL_TIM_PWM_Start+0x58>
 80067ac:	687b      	ldr	r3, [r7, #4]
 80067ae:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80067b2:	b2db      	uxtb	r3, r3
 80067b4:	2b01      	cmp	r3, #1
 80067b6:	bf14      	ite	ne
 80067b8:	2301      	movne	r3, #1
 80067ba:	2300      	moveq	r3, #0
 80067bc:	b2db      	uxtb	r3, r3
 80067be:	e022      	b.n	8006806 <HAL_TIM_PWM_Start+0x9e>
 80067c0:	683b      	ldr	r3, [r7, #0]
 80067c2:	2b0c      	cmp	r3, #12
 80067c4:	d109      	bne.n	80067da <HAL_TIM_PWM_Start+0x72>
 80067c6:	687b      	ldr	r3, [r7, #4]
 80067c8:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80067cc:	b2db      	uxtb	r3, r3
 80067ce:	2b01      	cmp	r3, #1
 80067d0:	bf14      	ite	ne
 80067d2:	2301      	movne	r3, #1
 80067d4:	2300      	moveq	r3, #0
 80067d6:	b2db      	uxtb	r3, r3
 80067d8:	e015      	b.n	8006806 <HAL_TIM_PWM_Start+0x9e>
 80067da:	683b      	ldr	r3, [r7, #0]
 80067dc:	2b10      	cmp	r3, #16
 80067de:	d109      	bne.n	80067f4 <HAL_TIM_PWM_Start+0x8c>
 80067e0:	687b      	ldr	r3, [r7, #4]
 80067e2:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 80067e6:	b2db      	uxtb	r3, r3
 80067e8:	2b01      	cmp	r3, #1
 80067ea:	bf14      	ite	ne
 80067ec:	2301      	movne	r3, #1
 80067ee:	2300      	moveq	r3, #0
 80067f0:	b2db      	uxtb	r3, r3
 80067f2:	e008      	b.n	8006806 <HAL_TIM_PWM_Start+0x9e>
 80067f4:	687b      	ldr	r3, [r7, #4]
 80067f6:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 80067fa:	b2db      	uxtb	r3, r3
 80067fc:	2b01      	cmp	r3, #1
 80067fe:	bf14      	ite	ne
 8006800:	2301      	movne	r3, #1
 8006802:	2300      	moveq	r3, #0
 8006804:	b2db      	uxtb	r3, r3
 8006806:	2b00      	cmp	r3, #0
 8006808:	d001      	beq.n	800680e <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 800680a:	2301      	movs	r3, #1
 800680c:	e092      	b.n	8006934 <HAL_TIM_PWM_Start+0x1cc>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800680e:	683b      	ldr	r3, [r7, #0]
 8006810:	2b00      	cmp	r3, #0
 8006812:	d104      	bne.n	800681e <HAL_TIM_PWM_Start+0xb6>
 8006814:	687b      	ldr	r3, [r7, #4]
 8006816:	2202      	movs	r2, #2
 8006818:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800681c:	e023      	b.n	8006866 <HAL_TIM_PWM_Start+0xfe>
 800681e:	683b      	ldr	r3, [r7, #0]
 8006820:	2b04      	cmp	r3, #4
 8006822:	d104      	bne.n	800682e <HAL_TIM_PWM_Start+0xc6>
 8006824:	687b      	ldr	r3, [r7, #4]
 8006826:	2202      	movs	r2, #2
 8006828:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800682c:	e01b      	b.n	8006866 <HAL_TIM_PWM_Start+0xfe>
 800682e:	683b      	ldr	r3, [r7, #0]
 8006830:	2b08      	cmp	r3, #8
 8006832:	d104      	bne.n	800683e <HAL_TIM_PWM_Start+0xd6>
 8006834:	687b      	ldr	r3, [r7, #4]
 8006836:	2202      	movs	r2, #2
 8006838:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800683c:	e013      	b.n	8006866 <HAL_TIM_PWM_Start+0xfe>
 800683e:	683b      	ldr	r3, [r7, #0]
 8006840:	2b0c      	cmp	r3, #12
 8006842:	d104      	bne.n	800684e <HAL_TIM_PWM_Start+0xe6>
 8006844:	687b      	ldr	r3, [r7, #4]
 8006846:	2202      	movs	r2, #2
 8006848:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 800684c:	e00b      	b.n	8006866 <HAL_TIM_PWM_Start+0xfe>
 800684e:	683b      	ldr	r3, [r7, #0]
 8006850:	2b10      	cmp	r3, #16
 8006852:	d104      	bne.n	800685e <HAL_TIM_PWM_Start+0xf6>
 8006854:	687b      	ldr	r3, [r7, #4]
 8006856:	2202      	movs	r2, #2
 8006858:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800685c:	e003      	b.n	8006866 <HAL_TIM_PWM_Start+0xfe>
 800685e:	687b      	ldr	r3, [r7, #4]
 8006860:	2202      	movs	r2, #2
 8006862:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8006866:	687b      	ldr	r3, [r7, #4]
 8006868:	681b      	ldr	r3, [r3, #0]
 800686a:	2201      	movs	r2, #1
 800686c:	6839      	ldr	r1, [r7, #0]
 800686e:	4618      	mov	r0, r3
 8006870:	f000 ffaa 	bl	80077c8 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8006874:	687b      	ldr	r3, [r7, #4]
 8006876:	681b      	ldr	r3, [r3, #0]
 8006878:	4a30      	ldr	r2, [pc, #192]	; (800693c <HAL_TIM_PWM_Start+0x1d4>)
 800687a:	4293      	cmp	r3, r2
 800687c:	d004      	beq.n	8006888 <HAL_TIM_PWM_Start+0x120>
 800687e:	687b      	ldr	r3, [r7, #4]
 8006880:	681b      	ldr	r3, [r3, #0]
 8006882:	4a2f      	ldr	r2, [pc, #188]	; (8006940 <HAL_TIM_PWM_Start+0x1d8>)
 8006884:	4293      	cmp	r3, r2
 8006886:	d101      	bne.n	800688c <HAL_TIM_PWM_Start+0x124>
 8006888:	2301      	movs	r3, #1
 800688a:	e000      	b.n	800688e <HAL_TIM_PWM_Start+0x126>
 800688c:	2300      	movs	r3, #0
 800688e:	2b00      	cmp	r3, #0
 8006890:	d007      	beq.n	80068a2 <HAL_TIM_PWM_Start+0x13a>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8006892:	687b      	ldr	r3, [r7, #4]
 8006894:	681b      	ldr	r3, [r3, #0]
 8006896:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8006898:	687b      	ldr	r3, [r7, #4]
 800689a:	681b      	ldr	r3, [r3, #0]
 800689c:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80068a0:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80068a2:	687b      	ldr	r3, [r7, #4]
 80068a4:	681b      	ldr	r3, [r3, #0]
 80068a6:	4a25      	ldr	r2, [pc, #148]	; (800693c <HAL_TIM_PWM_Start+0x1d4>)
 80068a8:	4293      	cmp	r3, r2
 80068aa:	d022      	beq.n	80068f2 <HAL_TIM_PWM_Start+0x18a>
 80068ac:	687b      	ldr	r3, [r7, #4]
 80068ae:	681b      	ldr	r3, [r3, #0]
 80068b0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80068b4:	d01d      	beq.n	80068f2 <HAL_TIM_PWM_Start+0x18a>
 80068b6:	687b      	ldr	r3, [r7, #4]
 80068b8:	681b      	ldr	r3, [r3, #0]
 80068ba:	4a22      	ldr	r2, [pc, #136]	; (8006944 <HAL_TIM_PWM_Start+0x1dc>)
 80068bc:	4293      	cmp	r3, r2
 80068be:	d018      	beq.n	80068f2 <HAL_TIM_PWM_Start+0x18a>
 80068c0:	687b      	ldr	r3, [r7, #4]
 80068c2:	681b      	ldr	r3, [r3, #0]
 80068c4:	4a20      	ldr	r2, [pc, #128]	; (8006948 <HAL_TIM_PWM_Start+0x1e0>)
 80068c6:	4293      	cmp	r3, r2
 80068c8:	d013      	beq.n	80068f2 <HAL_TIM_PWM_Start+0x18a>
 80068ca:	687b      	ldr	r3, [r7, #4]
 80068cc:	681b      	ldr	r3, [r3, #0]
 80068ce:	4a1f      	ldr	r2, [pc, #124]	; (800694c <HAL_TIM_PWM_Start+0x1e4>)
 80068d0:	4293      	cmp	r3, r2
 80068d2:	d00e      	beq.n	80068f2 <HAL_TIM_PWM_Start+0x18a>
 80068d4:	687b      	ldr	r3, [r7, #4]
 80068d6:	681b      	ldr	r3, [r3, #0]
 80068d8:	4a19      	ldr	r2, [pc, #100]	; (8006940 <HAL_TIM_PWM_Start+0x1d8>)
 80068da:	4293      	cmp	r3, r2
 80068dc:	d009      	beq.n	80068f2 <HAL_TIM_PWM_Start+0x18a>
 80068de:	687b      	ldr	r3, [r7, #4]
 80068e0:	681b      	ldr	r3, [r3, #0]
 80068e2:	4a1b      	ldr	r2, [pc, #108]	; (8006950 <HAL_TIM_PWM_Start+0x1e8>)
 80068e4:	4293      	cmp	r3, r2
 80068e6:	d004      	beq.n	80068f2 <HAL_TIM_PWM_Start+0x18a>
 80068e8:	687b      	ldr	r3, [r7, #4]
 80068ea:	681b      	ldr	r3, [r3, #0]
 80068ec:	4a19      	ldr	r2, [pc, #100]	; (8006954 <HAL_TIM_PWM_Start+0x1ec>)
 80068ee:	4293      	cmp	r3, r2
 80068f0:	d115      	bne.n	800691e <HAL_TIM_PWM_Start+0x1b6>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80068f2:	687b      	ldr	r3, [r7, #4]
 80068f4:	681b      	ldr	r3, [r3, #0]
 80068f6:	689a      	ldr	r2, [r3, #8]
 80068f8:	4b17      	ldr	r3, [pc, #92]	; (8006958 <HAL_TIM_PWM_Start+0x1f0>)
 80068fa:	4013      	ands	r3, r2
 80068fc:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80068fe:	68fb      	ldr	r3, [r7, #12]
 8006900:	2b06      	cmp	r3, #6
 8006902:	d015      	beq.n	8006930 <HAL_TIM_PWM_Start+0x1c8>
 8006904:	68fb      	ldr	r3, [r7, #12]
 8006906:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800690a:	d011      	beq.n	8006930 <HAL_TIM_PWM_Start+0x1c8>
    {
      __HAL_TIM_ENABLE(htim);
 800690c:	687b      	ldr	r3, [r7, #4]
 800690e:	681b      	ldr	r3, [r3, #0]
 8006910:	681a      	ldr	r2, [r3, #0]
 8006912:	687b      	ldr	r3, [r7, #4]
 8006914:	681b      	ldr	r3, [r3, #0]
 8006916:	f042 0201 	orr.w	r2, r2, #1
 800691a:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800691c:	e008      	b.n	8006930 <HAL_TIM_PWM_Start+0x1c8>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800691e:	687b      	ldr	r3, [r7, #4]
 8006920:	681b      	ldr	r3, [r3, #0]
 8006922:	681a      	ldr	r2, [r3, #0]
 8006924:	687b      	ldr	r3, [r7, #4]
 8006926:	681b      	ldr	r3, [r3, #0]
 8006928:	f042 0201 	orr.w	r2, r2, #1
 800692c:	601a      	str	r2, [r3, #0]
 800692e:	e000      	b.n	8006932 <HAL_TIM_PWM_Start+0x1ca>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006930:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8006932:	2300      	movs	r3, #0
}
 8006934:	4618      	mov	r0, r3
 8006936:	3710      	adds	r7, #16
 8006938:	46bd      	mov	sp, r7
 800693a:	bd80      	pop	{r7, pc}
 800693c:	40010000 	.word	0x40010000
 8006940:	40010400 	.word	0x40010400
 8006944:	40000400 	.word	0x40000400
 8006948:	40000800 	.word	0x40000800
 800694c:	40000c00 	.word	0x40000c00
 8006950:	40014000 	.word	0x40014000
 8006954:	40001800 	.word	0x40001800
 8006958:	00010007 	.word	0x00010007

0800695c <HAL_TIM_PWM_Stop>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Stop(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800695c:	b580      	push	{r7, lr}
 800695e:	b082      	sub	sp, #8
 8006960:	af00      	add	r7, sp, #0
 8006962:	6078      	str	r0, [r7, #4]
 8006964:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Disable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 8006966:	687b      	ldr	r3, [r7, #4]
 8006968:	681b      	ldr	r3, [r3, #0]
 800696a:	2200      	movs	r2, #0
 800696c:	6839      	ldr	r1, [r7, #0]
 800696e:	4618      	mov	r0, r3
 8006970:	f000 ff2a 	bl	80077c8 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8006974:	687b      	ldr	r3, [r7, #4]
 8006976:	681b      	ldr	r3, [r3, #0]
 8006978:	4a36      	ldr	r2, [pc, #216]	; (8006a54 <HAL_TIM_PWM_Stop+0xf8>)
 800697a:	4293      	cmp	r3, r2
 800697c:	d004      	beq.n	8006988 <HAL_TIM_PWM_Stop+0x2c>
 800697e:	687b      	ldr	r3, [r7, #4]
 8006980:	681b      	ldr	r3, [r3, #0]
 8006982:	4a35      	ldr	r2, [pc, #212]	; (8006a58 <HAL_TIM_PWM_Stop+0xfc>)
 8006984:	4293      	cmp	r3, r2
 8006986:	d101      	bne.n	800698c <HAL_TIM_PWM_Stop+0x30>
 8006988:	2301      	movs	r3, #1
 800698a:	e000      	b.n	800698e <HAL_TIM_PWM_Stop+0x32>
 800698c:	2300      	movs	r3, #0
 800698e:	2b00      	cmp	r3, #0
 8006990:	d017      	beq.n	80069c2 <HAL_TIM_PWM_Stop+0x66>
  {
    /* Disable the Main Output */
    __HAL_TIM_MOE_DISABLE(htim);
 8006992:	687b      	ldr	r3, [r7, #4]
 8006994:	681b      	ldr	r3, [r3, #0]
 8006996:	6a1a      	ldr	r2, [r3, #32]
 8006998:	f241 1311 	movw	r3, #4369	; 0x1111
 800699c:	4013      	ands	r3, r2
 800699e:	2b00      	cmp	r3, #0
 80069a0:	d10f      	bne.n	80069c2 <HAL_TIM_PWM_Stop+0x66>
 80069a2:	687b      	ldr	r3, [r7, #4]
 80069a4:	681b      	ldr	r3, [r3, #0]
 80069a6:	6a1a      	ldr	r2, [r3, #32]
 80069a8:	f240 4344 	movw	r3, #1092	; 0x444
 80069ac:	4013      	ands	r3, r2
 80069ae:	2b00      	cmp	r3, #0
 80069b0:	d107      	bne.n	80069c2 <HAL_TIM_PWM_Stop+0x66>
 80069b2:	687b      	ldr	r3, [r7, #4]
 80069b4:	681b      	ldr	r3, [r3, #0]
 80069b6:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80069b8:	687b      	ldr	r3, [r7, #4]
 80069ba:	681b      	ldr	r3, [r3, #0]
 80069bc:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80069c0:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 80069c2:	687b      	ldr	r3, [r7, #4]
 80069c4:	681b      	ldr	r3, [r3, #0]
 80069c6:	6a1a      	ldr	r2, [r3, #32]
 80069c8:	f241 1311 	movw	r3, #4369	; 0x1111
 80069cc:	4013      	ands	r3, r2
 80069ce:	2b00      	cmp	r3, #0
 80069d0:	d10f      	bne.n	80069f2 <HAL_TIM_PWM_Stop+0x96>
 80069d2:	687b      	ldr	r3, [r7, #4]
 80069d4:	681b      	ldr	r3, [r3, #0]
 80069d6:	6a1a      	ldr	r2, [r3, #32]
 80069d8:	f240 4344 	movw	r3, #1092	; 0x444
 80069dc:	4013      	ands	r3, r2
 80069de:	2b00      	cmp	r3, #0
 80069e0:	d107      	bne.n	80069f2 <HAL_TIM_PWM_Stop+0x96>
 80069e2:	687b      	ldr	r3, [r7, #4]
 80069e4:	681b      	ldr	r3, [r3, #0]
 80069e6:	681a      	ldr	r2, [r3, #0]
 80069e8:	687b      	ldr	r3, [r7, #4]
 80069ea:	681b      	ldr	r3, [r3, #0]
 80069ec:	f022 0201 	bic.w	r2, r2, #1
 80069f0:	601a      	str	r2, [r3, #0]

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 80069f2:	683b      	ldr	r3, [r7, #0]
 80069f4:	2b00      	cmp	r3, #0
 80069f6:	d104      	bne.n	8006a02 <HAL_TIM_PWM_Stop+0xa6>
 80069f8:	687b      	ldr	r3, [r7, #4]
 80069fa:	2201      	movs	r2, #1
 80069fc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8006a00:	e023      	b.n	8006a4a <HAL_TIM_PWM_Stop+0xee>
 8006a02:	683b      	ldr	r3, [r7, #0]
 8006a04:	2b04      	cmp	r3, #4
 8006a06:	d104      	bne.n	8006a12 <HAL_TIM_PWM_Stop+0xb6>
 8006a08:	687b      	ldr	r3, [r7, #4]
 8006a0a:	2201      	movs	r2, #1
 8006a0c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8006a10:	e01b      	b.n	8006a4a <HAL_TIM_PWM_Stop+0xee>
 8006a12:	683b      	ldr	r3, [r7, #0]
 8006a14:	2b08      	cmp	r3, #8
 8006a16:	d104      	bne.n	8006a22 <HAL_TIM_PWM_Stop+0xc6>
 8006a18:	687b      	ldr	r3, [r7, #4]
 8006a1a:	2201      	movs	r2, #1
 8006a1c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8006a20:	e013      	b.n	8006a4a <HAL_TIM_PWM_Stop+0xee>
 8006a22:	683b      	ldr	r3, [r7, #0]
 8006a24:	2b0c      	cmp	r3, #12
 8006a26:	d104      	bne.n	8006a32 <HAL_TIM_PWM_Stop+0xd6>
 8006a28:	687b      	ldr	r3, [r7, #4]
 8006a2a:	2201      	movs	r2, #1
 8006a2c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8006a30:	e00b      	b.n	8006a4a <HAL_TIM_PWM_Stop+0xee>
 8006a32:	683b      	ldr	r3, [r7, #0]
 8006a34:	2b10      	cmp	r3, #16
 8006a36:	d104      	bne.n	8006a42 <HAL_TIM_PWM_Stop+0xe6>
 8006a38:	687b      	ldr	r3, [r7, #4]
 8006a3a:	2201      	movs	r2, #1
 8006a3c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8006a40:	e003      	b.n	8006a4a <HAL_TIM_PWM_Stop+0xee>
 8006a42:	687b      	ldr	r3, [r7, #4]
 8006a44:	2201      	movs	r2, #1
 8006a46:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

  /* Return function status */
  return HAL_OK;
 8006a4a:	2300      	movs	r3, #0
}
 8006a4c:	4618      	mov	r0, r3
 8006a4e:	3708      	adds	r7, #8
 8006a50:	46bd      	mov	sp, r7
 8006a52:	bd80      	pop	{r7, pc}
 8006a54:	40010000 	.word	0x40010000
 8006a58:	40010400 	.word	0x40010400

08006a5c <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8006a5c:	b580      	push	{r7, lr}
 8006a5e:	b082      	sub	sp, #8
 8006a60:	af00      	add	r7, sp, #0
 8006a62:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8006a64:	687b      	ldr	r3, [r7, #4]
 8006a66:	681b      	ldr	r3, [r3, #0]
 8006a68:	691b      	ldr	r3, [r3, #16]
 8006a6a:	f003 0302 	and.w	r3, r3, #2
 8006a6e:	2b02      	cmp	r3, #2
 8006a70:	d122      	bne.n	8006ab8 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8006a72:	687b      	ldr	r3, [r7, #4]
 8006a74:	681b      	ldr	r3, [r3, #0]
 8006a76:	68db      	ldr	r3, [r3, #12]
 8006a78:	f003 0302 	and.w	r3, r3, #2
 8006a7c:	2b02      	cmp	r3, #2
 8006a7e:	d11b      	bne.n	8006ab8 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8006a80:	687b      	ldr	r3, [r7, #4]
 8006a82:	681b      	ldr	r3, [r3, #0]
 8006a84:	f06f 0202 	mvn.w	r2, #2
 8006a88:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8006a8a:	687b      	ldr	r3, [r7, #4]
 8006a8c:	2201      	movs	r2, #1
 8006a8e:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8006a90:	687b      	ldr	r3, [r7, #4]
 8006a92:	681b      	ldr	r3, [r3, #0]
 8006a94:	699b      	ldr	r3, [r3, #24]
 8006a96:	f003 0303 	and.w	r3, r3, #3
 8006a9a:	2b00      	cmp	r3, #0
 8006a9c:	d003      	beq.n	8006aa6 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8006a9e:	6878      	ldr	r0, [r7, #4]
 8006aa0:	f000 fadc 	bl	800705c <HAL_TIM_IC_CaptureCallback>
 8006aa4:	e005      	b.n	8006ab2 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8006aa6:	6878      	ldr	r0, [r7, #4]
 8006aa8:	f000 face 	bl	8007048 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006aac:	6878      	ldr	r0, [r7, #4]
 8006aae:	f000 fadf 	bl	8007070 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006ab2:	687b      	ldr	r3, [r7, #4]
 8006ab4:	2200      	movs	r2, #0
 8006ab6:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8006ab8:	687b      	ldr	r3, [r7, #4]
 8006aba:	681b      	ldr	r3, [r3, #0]
 8006abc:	691b      	ldr	r3, [r3, #16]
 8006abe:	f003 0304 	and.w	r3, r3, #4
 8006ac2:	2b04      	cmp	r3, #4
 8006ac4:	d122      	bne.n	8006b0c <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8006ac6:	687b      	ldr	r3, [r7, #4]
 8006ac8:	681b      	ldr	r3, [r3, #0]
 8006aca:	68db      	ldr	r3, [r3, #12]
 8006acc:	f003 0304 	and.w	r3, r3, #4
 8006ad0:	2b04      	cmp	r3, #4
 8006ad2:	d11b      	bne.n	8006b0c <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8006ad4:	687b      	ldr	r3, [r7, #4]
 8006ad6:	681b      	ldr	r3, [r3, #0]
 8006ad8:	f06f 0204 	mvn.w	r2, #4
 8006adc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8006ade:	687b      	ldr	r3, [r7, #4]
 8006ae0:	2202      	movs	r2, #2
 8006ae2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8006ae4:	687b      	ldr	r3, [r7, #4]
 8006ae6:	681b      	ldr	r3, [r3, #0]
 8006ae8:	699b      	ldr	r3, [r3, #24]
 8006aea:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006aee:	2b00      	cmp	r3, #0
 8006af0:	d003      	beq.n	8006afa <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006af2:	6878      	ldr	r0, [r7, #4]
 8006af4:	f000 fab2 	bl	800705c <HAL_TIM_IC_CaptureCallback>
 8006af8:	e005      	b.n	8006b06 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006afa:	6878      	ldr	r0, [r7, #4]
 8006afc:	f000 faa4 	bl	8007048 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006b00:	6878      	ldr	r0, [r7, #4]
 8006b02:	f000 fab5 	bl	8007070 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006b06:	687b      	ldr	r3, [r7, #4]
 8006b08:	2200      	movs	r2, #0
 8006b0a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8006b0c:	687b      	ldr	r3, [r7, #4]
 8006b0e:	681b      	ldr	r3, [r3, #0]
 8006b10:	691b      	ldr	r3, [r3, #16]
 8006b12:	f003 0308 	and.w	r3, r3, #8
 8006b16:	2b08      	cmp	r3, #8
 8006b18:	d122      	bne.n	8006b60 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8006b1a:	687b      	ldr	r3, [r7, #4]
 8006b1c:	681b      	ldr	r3, [r3, #0]
 8006b1e:	68db      	ldr	r3, [r3, #12]
 8006b20:	f003 0308 	and.w	r3, r3, #8
 8006b24:	2b08      	cmp	r3, #8
 8006b26:	d11b      	bne.n	8006b60 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8006b28:	687b      	ldr	r3, [r7, #4]
 8006b2a:	681b      	ldr	r3, [r3, #0]
 8006b2c:	f06f 0208 	mvn.w	r2, #8
 8006b30:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8006b32:	687b      	ldr	r3, [r7, #4]
 8006b34:	2204      	movs	r2, #4
 8006b36:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8006b38:	687b      	ldr	r3, [r7, #4]
 8006b3a:	681b      	ldr	r3, [r3, #0]
 8006b3c:	69db      	ldr	r3, [r3, #28]
 8006b3e:	f003 0303 	and.w	r3, r3, #3
 8006b42:	2b00      	cmp	r3, #0
 8006b44:	d003      	beq.n	8006b4e <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006b46:	6878      	ldr	r0, [r7, #4]
 8006b48:	f000 fa88 	bl	800705c <HAL_TIM_IC_CaptureCallback>
 8006b4c:	e005      	b.n	8006b5a <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006b4e:	6878      	ldr	r0, [r7, #4]
 8006b50:	f000 fa7a 	bl	8007048 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006b54:	6878      	ldr	r0, [r7, #4]
 8006b56:	f000 fa8b 	bl	8007070 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006b5a:	687b      	ldr	r3, [r7, #4]
 8006b5c:	2200      	movs	r2, #0
 8006b5e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8006b60:	687b      	ldr	r3, [r7, #4]
 8006b62:	681b      	ldr	r3, [r3, #0]
 8006b64:	691b      	ldr	r3, [r3, #16]
 8006b66:	f003 0310 	and.w	r3, r3, #16
 8006b6a:	2b10      	cmp	r3, #16
 8006b6c:	d122      	bne.n	8006bb4 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8006b6e:	687b      	ldr	r3, [r7, #4]
 8006b70:	681b      	ldr	r3, [r3, #0]
 8006b72:	68db      	ldr	r3, [r3, #12]
 8006b74:	f003 0310 	and.w	r3, r3, #16
 8006b78:	2b10      	cmp	r3, #16
 8006b7a:	d11b      	bne.n	8006bb4 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8006b7c:	687b      	ldr	r3, [r7, #4]
 8006b7e:	681b      	ldr	r3, [r3, #0]
 8006b80:	f06f 0210 	mvn.w	r2, #16
 8006b84:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8006b86:	687b      	ldr	r3, [r7, #4]
 8006b88:	2208      	movs	r2, #8
 8006b8a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8006b8c:	687b      	ldr	r3, [r7, #4]
 8006b8e:	681b      	ldr	r3, [r3, #0]
 8006b90:	69db      	ldr	r3, [r3, #28]
 8006b92:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006b96:	2b00      	cmp	r3, #0
 8006b98:	d003      	beq.n	8006ba2 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006b9a:	6878      	ldr	r0, [r7, #4]
 8006b9c:	f000 fa5e 	bl	800705c <HAL_TIM_IC_CaptureCallback>
 8006ba0:	e005      	b.n	8006bae <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006ba2:	6878      	ldr	r0, [r7, #4]
 8006ba4:	f000 fa50 	bl	8007048 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006ba8:	6878      	ldr	r0, [r7, #4]
 8006baa:	f000 fa61 	bl	8007070 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006bae:	687b      	ldr	r3, [r7, #4]
 8006bb0:	2200      	movs	r2, #0
 8006bb2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8006bb4:	687b      	ldr	r3, [r7, #4]
 8006bb6:	681b      	ldr	r3, [r3, #0]
 8006bb8:	691b      	ldr	r3, [r3, #16]
 8006bba:	f003 0301 	and.w	r3, r3, #1
 8006bbe:	2b01      	cmp	r3, #1
 8006bc0:	d10e      	bne.n	8006be0 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8006bc2:	687b      	ldr	r3, [r7, #4]
 8006bc4:	681b      	ldr	r3, [r3, #0]
 8006bc6:	68db      	ldr	r3, [r3, #12]
 8006bc8:	f003 0301 	and.w	r3, r3, #1
 8006bcc:	2b01      	cmp	r3, #1
 8006bce:	d107      	bne.n	8006be0 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8006bd0:	687b      	ldr	r3, [r7, #4]
 8006bd2:	681b      	ldr	r3, [r3, #0]
 8006bd4:	f06f 0201 	mvn.w	r2, #1
 8006bd8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8006bda:	6878      	ldr	r0, [r7, #4]
 8006bdc:	f7fb fdba 	bl	8002754 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8006be0:	687b      	ldr	r3, [r7, #4]
 8006be2:	681b      	ldr	r3, [r3, #0]
 8006be4:	691b      	ldr	r3, [r3, #16]
 8006be6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006bea:	2b80      	cmp	r3, #128	; 0x80
 8006bec:	d10e      	bne.n	8006c0c <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8006bee:	687b      	ldr	r3, [r7, #4]
 8006bf0:	681b      	ldr	r3, [r3, #0]
 8006bf2:	68db      	ldr	r3, [r3, #12]
 8006bf4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006bf8:	2b80      	cmp	r3, #128	; 0x80
 8006bfa:	d107      	bne.n	8006c0c <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8006bfc:	687b      	ldr	r3, [r7, #4]
 8006bfe:	681b      	ldr	r3, [r3, #0]
 8006c00:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8006c04:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8006c06:	6878      	ldr	r0, [r7, #4]
 8006c08:	f000 fe9c 	bl	8007944 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 8006c0c:	687b      	ldr	r3, [r7, #4]
 8006c0e:	681b      	ldr	r3, [r3, #0]
 8006c10:	691b      	ldr	r3, [r3, #16]
 8006c12:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006c16:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8006c1a:	d10e      	bne.n	8006c3a <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8006c1c:	687b      	ldr	r3, [r7, #4]
 8006c1e:	681b      	ldr	r3, [r3, #0]
 8006c20:	68db      	ldr	r3, [r3, #12]
 8006c22:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006c26:	2b80      	cmp	r3, #128	; 0x80
 8006c28:	d107      	bne.n	8006c3a <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8006c2a:	687b      	ldr	r3, [r7, #4]
 8006c2c:	681b      	ldr	r3, [r3, #0]
 8006c2e:	f46f 7280 	mvn.w	r2, #256	; 0x100
 8006c32:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8006c34:	6878      	ldr	r0, [r7, #4]
 8006c36:	f000 fe8f 	bl	8007958 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8006c3a:	687b      	ldr	r3, [r7, #4]
 8006c3c:	681b      	ldr	r3, [r3, #0]
 8006c3e:	691b      	ldr	r3, [r3, #16]
 8006c40:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006c44:	2b40      	cmp	r3, #64	; 0x40
 8006c46:	d10e      	bne.n	8006c66 <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8006c48:	687b      	ldr	r3, [r7, #4]
 8006c4a:	681b      	ldr	r3, [r3, #0]
 8006c4c:	68db      	ldr	r3, [r3, #12]
 8006c4e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006c52:	2b40      	cmp	r3, #64	; 0x40
 8006c54:	d107      	bne.n	8006c66 <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8006c56:	687b      	ldr	r3, [r7, #4]
 8006c58:	681b      	ldr	r3, [r3, #0]
 8006c5a:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8006c5e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8006c60:	6878      	ldr	r0, [r7, #4]
 8006c62:	f000 fa0f 	bl	8007084 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8006c66:	687b      	ldr	r3, [r7, #4]
 8006c68:	681b      	ldr	r3, [r3, #0]
 8006c6a:	691b      	ldr	r3, [r3, #16]
 8006c6c:	f003 0320 	and.w	r3, r3, #32
 8006c70:	2b20      	cmp	r3, #32
 8006c72:	d10e      	bne.n	8006c92 <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8006c74:	687b      	ldr	r3, [r7, #4]
 8006c76:	681b      	ldr	r3, [r3, #0]
 8006c78:	68db      	ldr	r3, [r3, #12]
 8006c7a:	f003 0320 	and.w	r3, r3, #32
 8006c7e:	2b20      	cmp	r3, #32
 8006c80:	d107      	bne.n	8006c92 <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8006c82:	687b      	ldr	r3, [r7, #4]
 8006c84:	681b      	ldr	r3, [r3, #0]
 8006c86:	f06f 0220 	mvn.w	r2, #32
 8006c8a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8006c8c:	6878      	ldr	r0, [r7, #4]
 8006c8e:	f000 fe4f 	bl	8007930 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8006c92:	bf00      	nop
 8006c94:	3708      	adds	r7, #8
 8006c96:	46bd      	mov	sp, r7
 8006c98:	bd80      	pop	{r7, pc}
	...

08006c9c <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8006c9c:	b580      	push	{r7, lr}
 8006c9e:	b084      	sub	sp, #16
 8006ca0:	af00      	add	r7, sp, #0
 8006ca2:	60f8      	str	r0, [r7, #12]
 8006ca4:	60b9      	str	r1, [r7, #8]
 8006ca6:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8006ca8:	68fb      	ldr	r3, [r7, #12]
 8006caa:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006cae:	2b01      	cmp	r3, #1
 8006cb0:	d101      	bne.n	8006cb6 <HAL_TIM_PWM_ConfigChannel+0x1a>
 8006cb2:	2302      	movs	r3, #2
 8006cb4:	e0fd      	b.n	8006eb2 <HAL_TIM_PWM_ConfigChannel+0x216>
 8006cb6:	68fb      	ldr	r3, [r7, #12]
 8006cb8:	2201      	movs	r2, #1
 8006cba:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
 8006cbe:	687b      	ldr	r3, [r7, #4]
 8006cc0:	2b14      	cmp	r3, #20
 8006cc2:	f200 80f0 	bhi.w	8006ea6 <HAL_TIM_PWM_ConfigChannel+0x20a>
 8006cc6:	a201      	add	r2, pc, #4	; (adr r2, 8006ccc <HAL_TIM_PWM_ConfigChannel+0x30>)
 8006cc8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006ccc:	08006d21 	.word	0x08006d21
 8006cd0:	08006ea7 	.word	0x08006ea7
 8006cd4:	08006ea7 	.word	0x08006ea7
 8006cd8:	08006ea7 	.word	0x08006ea7
 8006cdc:	08006d61 	.word	0x08006d61
 8006ce0:	08006ea7 	.word	0x08006ea7
 8006ce4:	08006ea7 	.word	0x08006ea7
 8006ce8:	08006ea7 	.word	0x08006ea7
 8006cec:	08006da3 	.word	0x08006da3
 8006cf0:	08006ea7 	.word	0x08006ea7
 8006cf4:	08006ea7 	.word	0x08006ea7
 8006cf8:	08006ea7 	.word	0x08006ea7
 8006cfc:	08006de3 	.word	0x08006de3
 8006d00:	08006ea7 	.word	0x08006ea7
 8006d04:	08006ea7 	.word	0x08006ea7
 8006d08:	08006ea7 	.word	0x08006ea7
 8006d0c:	08006e25 	.word	0x08006e25
 8006d10:	08006ea7 	.word	0x08006ea7
 8006d14:	08006ea7 	.word	0x08006ea7
 8006d18:	08006ea7 	.word	0x08006ea7
 8006d1c:	08006e65 	.word	0x08006e65
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8006d20:	68fb      	ldr	r3, [r7, #12]
 8006d22:	681b      	ldr	r3, [r3, #0]
 8006d24:	68b9      	ldr	r1, [r7, #8]
 8006d26:	4618      	mov	r0, r3
 8006d28:	f000 fa56 	bl	80071d8 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8006d2c:	68fb      	ldr	r3, [r7, #12]
 8006d2e:	681b      	ldr	r3, [r3, #0]
 8006d30:	699a      	ldr	r2, [r3, #24]
 8006d32:	68fb      	ldr	r3, [r7, #12]
 8006d34:	681b      	ldr	r3, [r3, #0]
 8006d36:	f042 0208 	orr.w	r2, r2, #8
 8006d3a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8006d3c:	68fb      	ldr	r3, [r7, #12]
 8006d3e:	681b      	ldr	r3, [r3, #0]
 8006d40:	699a      	ldr	r2, [r3, #24]
 8006d42:	68fb      	ldr	r3, [r7, #12]
 8006d44:	681b      	ldr	r3, [r3, #0]
 8006d46:	f022 0204 	bic.w	r2, r2, #4
 8006d4a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8006d4c:	68fb      	ldr	r3, [r7, #12]
 8006d4e:	681b      	ldr	r3, [r3, #0]
 8006d50:	6999      	ldr	r1, [r3, #24]
 8006d52:	68bb      	ldr	r3, [r7, #8]
 8006d54:	691a      	ldr	r2, [r3, #16]
 8006d56:	68fb      	ldr	r3, [r7, #12]
 8006d58:	681b      	ldr	r3, [r3, #0]
 8006d5a:	430a      	orrs	r2, r1
 8006d5c:	619a      	str	r2, [r3, #24]
      break;
 8006d5e:	e0a3      	b.n	8006ea8 <HAL_TIM_PWM_ConfigChannel+0x20c>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8006d60:	68fb      	ldr	r3, [r7, #12]
 8006d62:	681b      	ldr	r3, [r3, #0]
 8006d64:	68b9      	ldr	r1, [r7, #8]
 8006d66:	4618      	mov	r0, r3
 8006d68:	f000 faa8 	bl	80072bc <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8006d6c:	68fb      	ldr	r3, [r7, #12]
 8006d6e:	681b      	ldr	r3, [r3, #0]
 8006d70:	699a      	ldr	r2, [r3, #24]
 8006d72:	68fb      	ldr	r3, [r7, #12]
 8006d74:	681b      	ldr	r3, [r3, #0]
 8006d76:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8006d7a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8006d7c:	68fb      	ldr	r3, [r7, #12]
 8006d7e:	681b      	ldr	r3, [r3, #0]
 8006d80:	699a      	ldr	r2, [r3, #24]
 8006d82:	68fb      	ldr	r3, [r7, #12]
 8006d84:	681b      	ldr	r3, [r3, #0]
 8006d86:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006d8a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8006d8c:	68fb      	ldr	r3, [r7, #12]
 8006d8e:	681b      	ldr	r3, [r3, #0]
 8006d90:	6999      	ldr	r1, [r3, #24]
 8006d92:	68bb      	ldr	r3, [r7, #8]
 8006d94:	691b      	ldr	r3, [r3, #16]
 8006d96:	021a      	lsls	r2, r3, #8
 8006d98:	68fb      	ldr	r3, [r7, #12]
 8006d9a:	681b      	ldr	r3, [r3, #0]
 8006d9c:	430a      	orrs	r2, r1
 8006d9e:	619a      	str	r2, [r3, #24]
      break;
 8006da0:	e082      	b.n	8006ea8 <HAL_TIM_PWM_ConfigChannel+0x20c>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8006da2:	68fb      	ldr	r3, [r7, #12]
 8006da4:	681b      	ldr	r3, [r3, #0]
 8006da6:	68b9      	ldr	r1, [r7, #8]
 8006da8:	4618      	mov	r0, r3
 8006daa:	f000 faff 	bl	80073ac <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8006dae:	68fb      	ldr	r3, [r7, #12]
 8006db0:	681b      	ldr	r3, [r3, #0]
 8006db2:	69da      	ldr	r2, [r3, #28]
 8006db4:	68fb      	ldr	r3, [r7, #12]
 8006db6:	681b      	ldr	r3, [r3, #0]
 8006db8:	f042 0208 	orr.w	r2, r2, #8
 8006dbc:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8006dbe:	68fb      	ldr	r3, [r7, #12]
 8006dc0:	681b      	ldr	r3, [r3, #0]
 8006dc2:	69da      	ldr	r2, [r3, #28]
 8006dc4:	68fb      	ldr	r3, [r7, #12]
 8006dc6:	681b      	ldr	r3, [r3, #0]
 8006dc8:	f022 0204 	bic.w	r2, r2, #4
 8006dcc:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8006dce:	68fb      	ldr	r3, [r7, #12]
 8006dd0:	681b      	ldr	r3, [r3, #0]
 8006dd2:	69d9      	ldr	r1, [r3, #28]
 8006dd4:	68bb      	ldr	r3, [r7, #8]
 8006dd6:	691a      	ldr	r2, [r3, #16]
 8006dd8:	68fb      	ldr	r3, [r7, #12]
 8006dda:	681b      	ldr	r3, [r3, #0]
 8006ddc:	430a      	orrs	r2, r1
 8006dde:	61da      	str	r2, [r3, #28]
      break;
 8006de0:	e062      	b.n	8006ea8 <HAL_TIM_PWM_ConfigChannel+0x20c>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8006de2:	68fb      	ldr	r3, [r7, #12]
 8006de4:	681b      	ldr	r3, [r3, #0]
 8006de6:	68b9      	ldr	r1, [r7, #8]
 8006de8:	4618      	mov	r0, r3
 8006dea:	f000 fb55 	bl	8007498 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8006dee:	68fb      	ldr	r3, [r7, #12]
 8006df0:	681b      	ldr	r3, [r3, #0]
 8006df2:	69da      	ldr	r2, [r3, #28]
 8006df4:	68fb      	ldr	r3, [r7, #12]
 8006df6:	681b      	ldr	r3, [r3, #0]
 8006df8:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8006dfc:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8006dfe:	68fb      	ldr	r3, [r7, #12]
 8006e00:	681b      	ldr	r3, [r3, #0]
 8006e02:	69da      	ldr	r2, [r3, #28]
 8006e04:	68fb      	ldr	r3, [r7, #12]
 8006e06:	681b      	ldr	r3, [r3, #0]
 8006e08:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006e0c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8006e0e:	68fb      	ldr	r3, [r7, #12]
 8006e10:	681b      	ldr	r3, [r3, #0]
 8006e12:	69d9      	ldr	r1, [r3, #28]
 8006e14:	68bb      	ldr	r3, [r7, #8]
 8006e16:	691b      	ldr	r3, [r3, #16]
 8006e18:	021a      	lsls	r2, r3, #8
 8006e1a:	68fb      	ldr	r3, [r7, #12]
 8006e1c:	681b      	ldr	r3, [r3, #0]
 8006e1e:	430a      	orrs	r2, r1
 8006e20:	61da      	str	r2, [r3, #28]
      break;
 8006e22:	e041      	b.n	8006ea8 <HAL_TIM_PWM_ConfigChannel+0x20c>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8006e24:	68fb      	ldr	r3, [r7, #12]
 8006e26:	681b      	ldr	r3, [r3, #0]
 8006e28:	68b9      	ldr	r1, [r7, #8]
 8006e2a:	4618      	mov	r0, r3
 8006e2c:	f000 fb8c 	bl	8007548 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8006e30:	68fb      	ldr	r3, [r7, #12]
 8006e32:	681b      	ldr	r3, [r3, #0]
 8006e34:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8006e36:	68fb      	ldr	r3, [r7, #12]
 8006e38:	681b      	ldr	r3, [r3, #0]
 8006e3a:	f042 0208 	orr.w	r2, r2, #8
 8006e3e:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8006e40:	68fb      	ldr	r3, [r7, #12]
 8006e42:	681b      	ldr	r3, [r3, #0]
 8006e44:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8006e46:	68fb      	ldr	r3, [r7, #12]
 8006e48:	681b      	ldr	r3, [r3, #0]
 8006e4a:	f022 0204 	bic.w	r2, r2, #4
 8006e4e:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8006e50:	68fb      	ldr	r3, [r7, #12]
 8006e52:	681b      	ldr	r3, [r3, #0]
 8006e54:	6d59      	ldr	r1, [r3, #84]	; 0x54
 8006e56:	68bb      	ldr	r3, [r7, #8]
 8006e58:	691a      	ldr	r2, [r3, #16]
 8006e5a:	68fb      	ldr	r3, [r7, #12]
 8006e5c:	681b      	ldr	r3, [r3, #0]
 8006e5e:	430a      	orrs	r2, r1
 8006e60:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 8006e62:	e021      	b.n	8006ea8 <HAL_TIM_PWM_ConfigChannel+0x20c>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8006e64:	68fb      	ldr	r3, [r7, #12]
 8006e66:	681b      	ldr	r3, [r3, #0]
 8006e68:	68b9      	ldr	r1, [r7, #8]
 8006e6a:	4618      	mov	r0, r3
 8006e6c:	f000 fbbe 	bl	80075ec <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8006e70:	68fb      	ldr	r3, [r7, #12]
 8006e72:	681b      	ldr	r3, [r3, #0]
 8006e74:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8006e76:	68fb      	ldr	r3, [r7, #12]
 8006e78:	681b      	ldr	r3, [r3, #0]
 8006e7a:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8006e7e:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8006e80:	68fb      	ldr	r3, [r7, #12]
 8006e82:	681b      	ldr	r3, [r3, #0]
 8006e84:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8006e86:	68fb      	ldr	r3, [r7, #12]
 8006e88:	681b      	ldr	r3, [r3, #0]
 8006e8a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006e8e:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8006e90:	68fb      	ldr	r3, [r7, #12]
 8006e92:	681b      	ldr	r3, [r3, #0]
 8006e94:	6d59      	ldr	r1, [r3, #84]	; 0x54
 8006e96:	68bb      	ldr	r3, [r7, #8]
 8006e98:	691b      	ldr	r3, [r3, #16]
 8006e9a:	021a      	lsls	r2, r3, #8
 8006e9c:	68fb      	ldr	r3, [r7, #12]
 8006e9e:	681b      	ldr	r3, [r3, #0]
 8006ea0:	430a      	orrs	r2, r1
 8006ea2:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 8006ea4:	e000      	b.n	8006ea8 <HAL_TIM_PWM_ConfigChannel+0x20c>
    }

    default:
      break;
 8006ea6:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8006ea8:	68fb      	ldr	r3, [r7, #12]
 8006eaa:	2200      	movs	r2, #0
 8006eac:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8006eb0:	2300      	movs	r3, #0
}
 8006eb2:	4618      	mov	r0, r3
 8006eb4:	3710      	adds	r7, #16
 8006eb6:	46bd      	mov	sp, r7
 8006eb8:	bd80      	pop	{r7, pc}
 8006eba:	bf00      	nop

08006ebc <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8006ebc:	b580      	push	{r7, lr}
 8006ebe:	b084      	sub	sp, #16
 8006ec0:	af00      	add	r7, sp, #0
 8006ec2:	6078      	str	r0, [r7, #4]
 8006ec4:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8006ec6:	687b      	ldr	r3, [r7, #4]
 8006ec8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006ecc:	2b01      	cmp	r3, #1
 8006ece:	d101      	bne.n	8006ed4 <HAL_TIM_ConfigClockSource+0x18>
 8006ed0:	2302      	movs	r3, #2
 8006ed2:	e0b3      	b.n	800703c <HAL_TIM_ConfigClockSource+0x180>
 8006ed4:	687b      	ldr	r3, [r7, #4]
 8006ed6:	2201      	movs	r2, #1
 8006ed8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8006edc:	687b      	ldr	r3, [r7, #4]
 8006ede:	2202      	movs	r2, #2
 8006ee0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8006ee4:	687b      	ldr	r3, [r7, #4]
 8006ee6:	681b      	ldr	r3, [r3, #0]
 8006ee8:	689b      	ldr	r3, [r3, #8]
 8006eea:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8006eec:	68fa      	ldr	r2, [r7, #12]
 8006eee:	4b55      	ldr	r3, [pc, #340]	; (8007044 <HAL_TIM_ConfigClockSource+0x188>)
 8006ef0:	4013      	ands	r3, r2
 8006ef2:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8006ef4:	68fb      	ldr	r3, [r7, #12]
 8006ef6:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8006efa:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 8006efc:	687b      	ldr	r3, [r7, #4]
 8006efe:	681b      	ldr	r3, [r3, #0]
 8006f00:	68fa      	ldr	r2, [r7, #12]
 8006f02:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8006f04:	683b      	ldr	r3, [r7, #0]
 8006f06:	681b      	ldr	r3, [r3, #0]
 8006f08:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8006f0c:	d03e      	beq.n	8006f8c <HAL_TIM_ConfigClockSource+0xd0>
 8006f0e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8006f12:	f200 8087 	bhi.w	8007024 <HAL_TIM_ConfigClockSource+0x168>
 8006f16:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006f1a:	f000 8085 	beq.w	8007028 <HAL_TIM_ConfigClockSource+0x16c>
 8006f1e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006f22:	d87f      	bhi.n	8007024 <HAL_TIM_ConfigClockSource+0x168>
 8006f24:	2b70      	cmp	r3, #112	; 0x70
 8006f26:	d01a      	beq.n	8006f5e <HAL_TIM_ConfigClockSource+0xa2>
 8006f28:	2b70      	cmp	r3, #112	; 0x70
 8006f2a:	d87b      	bhi.n	8007024 <HAL_TIM_ConfigClockSource+0x168>
 8006f2c:	2b60      	cmp	r3, #96	; 0x60
 8006f2e:	d050      	beq.n	8006fd2 <HAL_TIM_ConfigClockSource+0x116>
 8006f30:	2b60      	cmp	r3, #96	; 0x60
 8006f32:	d877      	bhi.n	8007024 <HAL_TIM_ConfigClockSource+0x168>
 8006f34:	2b50      	cmp	r3, #80	; 0x50
 8006f36:	d03c      	beq.n	8006fb2 <HAL_TIM_ConfigClockSource+0xf6>
 8006f38:	2b50      	cmp	r3, #80	; 0x50
 8006f3a:	d873      	bhi.n	8007024 <HAL_TIM_ConfigClockSource+0x168>
 8006f3c:	2b40      	cmp	r3, #64	; 0x40
 8006f3e:	d058      	beq.n	8006ff2 <HAL_TIM_ConfigClockSource+0x136>
 8006f40:	2b40      	cmp	r3, #64	; 0x40
 8006f42:	d86f      	bhi.n	8007024 <HAL_TIM_ConfigClockSource+0x168>
 8006f44:	2b30      	cmp	r3, #48	; 0x30
 8006f46:	d064      	beq.n	8007012 <HAL_TIM_ConfigClockSource+0x156>
 8006f48:	2b30      	cmp	r3, #48	; 0x30
 8006f4a:	d86b      	bhi.n	8007024 <HAL_TIM_ConfigClockSource+0x168>
 8006f4c:	2b20      	cmp	r3, #32
 8006f4e:	d060      	beq.n	8007012 <HAL_TIM_ConfigClockSource+0x156>
 8006f50:	2b20      	cmp	r3, #32
 8006f52:	d867      	bhi.n	8007024 <HAL_TIM_ConfigClockSource+0x168>
 8006f54:	2b00      	cmp	r3, #0
 8006f56:	d05c      	beq.n	8007012 <HAL_TIM_ConfigClockSource+0x156>
 8006f58:	2b10      	cmp	r3, #16
 8006f5a:	d05a      	beq.n	8007012 <HAL_TIM_ConfigClockSource+0x156>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
        break;
      }

    default:
      break;
 8006f5c:	e062      	b.n	8007024 <HAL_TIM_ConfigClockSource+0x168>
      TIM_ETR_SetConfig(htim->Instance,
 8006f5e:	687b      	ldr	r3, [r7, #4]
 8006f60:	6818      	ldr	r0, [r3, #0]
 8006f62:	683b      	ldr	r3, [r7, #0]
 8006f64:	6899      	ldr	r1, [r3, #8]
 8006f66:	683b      	ldr	r3, [r7, #0]
 8006f68:	685a      	ldr	r2, [r3, #4]
 8006f6a:	683b      	ldr	r3, [r7, #0]
 8006f6c:	68db      	ldr	r3, [r3, #12]
 8006f6e:	f000 fc0b 	bl	8007788 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 8006f72:	687b      	ldr	r3, [r7, #4]
 8006f74:	681b      	ldr	r3, [r3, #0]
 8006f76:	689b      	ldr	r3, [r3, #8]
 8006f78:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8006f7a:	68fb      	ldr	r3, [r7, #12]
 8006f7c:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8006f80:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 8006f82:	687b      	ldr	r3, [r7, #4]
 8006f84:	681b      	ldr	r3, [r3, #0]
 8006f86:	68fa      	ldr	r2, [r7, #12]
 8006f88:	609a      	str	r2, [r3, #8]
      break;
 8006f8a:	e04e      	b.n	800702a <HAL_TIM_ConfigClockSource+0x16e>
      TIM_ETR_SetConfig(htim->Instance,
 8006f8c:	687b      	ldr	r3, [r7, #4]
 8006f8e:	6818      	ldr	r0, [r3, #0]
 8006f90:	683b      	ldr	r3, [r7, #0]
 8006f92:	6899      	ldr	r1, [r3, #8]
 8006f94:	683b      	ldr	r3, [r7, #0]
 8006f96:	685a      	ldr	r2, [r3, #4]
 8006f98:	683b      	ldr	r3, [r7, #0]
 8006f9a:	68db      	ldr	r3, [r3, #12]
 8006f9c:	f000 fbf4 	bl	8007788 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8006fa0:	687b      	ldr	r3, [r7, #4]
 8006fa2:	681b      	ldr	r3, [r3, #0]
 8006fa4:	689a      	ldr	r2, [r3, #8]
 8006fa6:	687b      	ldr	r3, [r7, #4]
 8006fa8:	681b      	ldr	r3, [r3, #0]
 8006faa:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8006fae:	609a      	str	r2, [r3, #8]
      break;
 8006fb0:	e03b      	b.n	800702a <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8006fb2:	687b      	ldr	r3, [r7, #4]
 8006fb4:	6818      	ldr	r0, [r3, #0]
 8006fb6:	683b      	ldr	r3, [r7, #0]
 8006fb8:	6859      	ldr	r1, [r3, #4]
 8006fba:	683b      	ldr	r3, [r7, #0]
 8006fbc:	68db      	ldr	r3, [r3, #12]
 8006fbe:	461a      	mov	r2, r3
 8006fc0:	f000 fb68 	bl	8007694 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8006fc4:	687b      	ldr	r3, [r7, #4]
 8006fc6:	681b      	ldr	r3, [r3, #0]
 8006fc8:	2150      	movs	r1, #80	; 0x50
 8006fca:	4618      	mov	r0, r3
 8006fcc:	f000 fbc1 	bl	8007752 <TIM_ITRx_SetConfig>
      break;
 8006fd0:	e02b      	b.n	800702a <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI2_ConfigInputStage(htim->Instance,
 8006fd2:	687b      	ldr	r3, [r7, #4]
 8006fd4:	6818      	ldr	r0, [r3, #0]
 8006fd6:	683b      	ldr	r3, [r7, #0]
 8006fd8:	6859      	ldr	r1, [r3, #4]
 8006fda:	683b      	ldr	r3, [r7, #0]
 8006fdc:	68db      	ldr	r3, [r3, #12]
 8006fde:	461a      	mov	r2, r3
 8006fe0:	f000 fb87 	bl	80076f2 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8006fe4:	687b      	ldr	r3, [r7, #4]
 8006fe6:	681b      	ldr	r3, [r3, #0]
 8006fe8:	2160      	movs	r1, #96	; 0x60
 8006fea:	4618      	mov	r0, r3
 8006fec:	f000 fbb1 	bl	8007752 <TIM_ITRx_SetConfig>
      break;
 8006ff0:	e01b      	b.n	800702a <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8006ff2:	687b      	ldr	r3, [r7, #4]
 8006ff4:	6818      	ldr	r0, [r3, #0]
 8006ff6:	683b      	ldr	r3, [r7, #0]
 8006ff8:	6859      	ldr	r1, [r3, #4]
 8006ffa:	683b      	ldr	r3, [r7, #0]
 8006ffc:	68db      	ldr	r3, [r3, #12]
 8006ffe:	461a      	mov	r2, r3
 8007000:	f000 fb48 	bl	8007694 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8007004:	687b      	ldr	r3, [r7, #4]
 8007006:	681b      	ldr	r3, [r3, #0]
 8007008:	2140      	movs	r1, #64	; 0x40
 800700a:	4618      	mov	r0, r3
 800700c:	f000 fba1 	bl	8007752 <TIM_ITRx_SetConfig>
      break;
 8007010:	e00b      	b.n	800702a <HAL_TIM_ConfigClockSource+0x16e>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8007012:	687b      	ldr	r3, [r7, #4]
 8007014:	681a      	ldr	r2, [r3, #0]
 8007016:	683b      	ldr	r3, [r7, #0]
 8007018:	681b      	ldr	r3, [r3, #0]
 800701a:	4619      	mov	r1, r3
 800701c:	4610      	mov	r0, r2
 800701e:	f000 fb98 	bl	8007752 <TIM_ITRx_SetConfig>
        break;
 8007022:	e002      	b.n	800702a <HAL_TIM_ConfigClockSource+0x16e>
      break;
 8007024:	bf00      	nop
 8007026:	e000      	b.n	800702a <HAL_TIM_ConfigClockSource+0x16e>
      break;
 8007028:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800702a:	687b      	ldr	r3, [r7, #4]
 800702c:	2201      	movs	r2, #1
 800702e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8007032:	687b      	ldr	r3, [r7, #4]
 8007034:	2200      	movs	r2, #0
 8007036:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800703a:	2300      	movs	r3, #0
}
 800703c:	4618      	mov	r0, r3
 800703e:	3710      	adds	r7, #16
 8007040:	46bd      	mov	sp, r7
 8007042:	bd80      	pop	{r7, pc}
 8007044:	fffeff88 	.word	0xfffeff88

08007048 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8007048:	b480      	push	{r7}
 800704a:	b083      	sub	sp, #12
 800704c:	af00      	add	r7, sp, #0
 800704e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8007050:	bf00      	nop
 8007052:	370c      	adds	r7, #12
 8007054:	46bd      	mov	sp, r7
 8007056:	f85d 7b04 	ldr.w	r7, [sp], #4
 800705a:	4770      	bx	lr

0800705c <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800705c:	b480      	push	{r7}
 800705e:	b083      	sub	sp, #12
 8007060:	af00      	add	r7, sp, #0
 8007062:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8007064:	bf00      	nop
 8007066:	370c      	adds	r7, #12
 8007068:	46bd      	mov	sp, r7
 800706a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800706e:	4770      	bx	lr

08007070 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8007070:	b480      	push	{r7}
 8007072:	b083      	sub	sp, #12
 8007074:	af00      	add	r7, sp, #0
 8007076:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8007078:	bf00      	nop
 800707a:	370c      	adds	r7, #12
 800707c:	46bd      	mov	sp, r7
 800707e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007082:	4770      	bx	lr

08007084 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8007084:	b480      	push	{r7}
 8007086:	b083      	sub	sp, #12
 8007088:	af00      	add	r7, sp, #0
 800708a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800708c:	bf00      	nop
 800708e:	370c      	adds	r7, #12
 8007090:	46bd      	mov	sp, r7
 8007092:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007096:	4770      	bx	lr

08007098 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8007098:	b480      	push	{r7}
 800709a:	b085      	sub	sp, #20
 800709c:	af00      	add	r7, sp, #0
 800709e:	6078      	str	r0, [r7, #4]
 80070a0:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80070a2:	687b      	ldr	r3, [r7, #4]
 80070a4:	681b      	ldr	r3, [r3, #0]
 80070a6:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80070a8:	687b      	ldr	r3, [r7, #4]
 80070aa:	4a40      	ldr	r2, [pc, #256]	; (80071ac <TIM_Base_SetConfig+0x114>)
 80070ac:	4293      	cmp	r3, r2
 80070ae:	d013      	beq.n	80070d8 <TIM_Base_SetConfig+0x40>
 80070b0:	687b      	ldr	r3, [r7, #4]
 80070b2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80070b6:	d00f      	beq.n	80070d8 <TIM_Base_SetConfig+0x40>
 80070b8:	687b      	ldr	r3, [r7, #4]
 80070ba:	4a3d      	ldr	r2, [pc, #244]	; (80071b0 <TIM_Base_SetConfig+0x118>)
 80070bc:	4293      	cmp	r3, r2
 80070be:	d00b      	beq.n	80070d8 <TIM_Base_SetConfig+0x40>
 80070c0:	687b      	ldr	r3, [r7, #4]
 80070c2:	4a3c      	ldr	r2, [pc, #240]	; (80071b4 <TIM_Base_SetConfig+0x11c>)
 80070c4:	4293      	cmp	r3, r2
 80070c6:	d007      	beq.n	80070d8 <TIM_Base_SetConfig+0x40>
 80070c8:	687b      	ldr	r3, [r7, #4]
 80070ca:	4a3b      	ldr	r2, [pc, #236]	; (80071b8 <TIM_Base_SetConfig+0x120>)
 80070cc:	4293      	cmp	r3, r2
 80070ce:	d003      	beq.n	80070d8 <TIM_Base_SetConfig+0x40>
 80070d0:	687b      	ldr	r3, [r7, #4]
 80070d2:	4a3a      	ldr	r2, [pc, #232]	; (80071bc <TIM_Base_SetConfig+0x124>)
 80070d4:	4293      	cmp	r3, r2
 80070d6:	d108      	bne.n	80070ea <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80070d8:	68fb      	ldr	r3, [r7, #12]
 80070da:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80070de:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80070e0:	683b      	ldr	r3, [r7, #0]
 80070e2:	685b      	ldr	r3, [r3, #4]
 80070e4:	68fa      	ldr	r2, [r7, #12]
 80070e6:	4313      	orrs	r3, r2
 80070e8:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80070ea:	687b      	ldr	r3, [r7, #4]
 80070ec:	4a2f      	ldr	r2, [pc, #188]	; (80071ac <TIM_Base_SetConfig+0x114>)
 80070ee:	4293      	cmp	r3, r2
 80070f0:	d02b      	beq.n	800714a <TIM_Base_SetConfig+0xb2>
 80070f2:	687b      	ldr	r3, [r7, #4]
 80070f4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80070f8:	d027      	beq.n	800714a <TIM_Base_SetConfig+0xb2>
 80070fa:	687b      	ldr	r3, [r7, #4]
 80070fc:	4a2c      	ldr	r2, [pc, #176]	; (80071b0 <TIM_Base_SetConfig+0x118>)
 80070fe:	4293      	cmp	r3, r2
 8007100:	d023      	beq.n	800714a <TIM_Base_SetConfig+0xb2>
 8007102:	687b      	ldr	r3, [r7, #4]
 8007104:	4a2b      	ldr	r2, [pc, #172]	; (80071b4 <TIM_Base_SetConfig+0x11c>)
 8007106:	4293      	cmp	r3, r2
 8007108:	d01f      	beq.n	800714a <TIM_Base_SetConfig+0xb2>
 800710a:	687b      	ldr	r3, [r7, #4]
 800710c:	4a2a      	ldr	r2, [pc, #168]	; (80071b8 <TIM_Base_SetConfig+0x120>)
 800710e:	4293      	cmp	r3, r2
 8007110:	d01b      	beq.n	800714a <TIM_Base_SetConfig+0xb2>
 8007112:	687b      	ldr	r3, [r7, #4]
 8007114:	4a29      	ldr	r2, [pc, #164]	; (80071bc <TIM_Base_SetConfig+0x124>)
 8007116:	4293      	cmp	r3, r2
 8007118:	d017      	beq.n	800714a <TIM_Base_SetConfig+0xb2>
 800711a:	687b      	ldr	r3, [r7, #4]
 800711c:	4a28      	ldr	r2, [pc, #160]	; (80071c0 <TIM_Base_SetConfig+0x128>)
 800711e:	4293      	cmp	r3, r2
 8007120:	d013      	beq.n	800714a <TIM_Base_SetConfig+0xb2>
 8007122:	687b      	ldr	r3, [r7, #4]
 8007124:	4a27      	ldr	r2, [pc, #156]	; (80071c4 <TIM_Base_SetConfig+0x12c>)
 8007126:	4293      	cmp	r3, r2
 8007128:	d00f      	beq.n	800714a <TIM_Base_SetConfig+0xb2>
 800712a:	687b      	ldr	r3, [r7, #4]
 800712c:	4a26      	ldr	r2, [pc, #152]	; (80071c8 <TIM_Base_SetConfig+0x130>)
 800712e:	4293      	cmp	r3, r2
 8007130:	d00b      	beq.n	800714a <TIM_Base_SetConfig+0xb2>
 8007132:	687b      	ldr	r3, [r7, #4]
 8007134:	4a25      	ldr	r2, [pc, #148]	; (80071cc <TIM_Base_SetConfig+0x134>)
 8007136:	4293      	cmp	r3, r2
 8007138:	d007      	beq.n	800714a <TIM_Base_SetConfig+0xb2>
 800713a:	687b      	ldr	r3, [r7, #4]
 800713c:	4a24      	ldr	r2, [pc, #144]	; (80071d0 <TIM_Base_SetConfig+0x138>)
 800713e:	4293      	cmp	r3, r2
 8007140:	d003      	beq.n	800714a <TIM_Base_SetConfig+0xb2>
 8007142:	687b      	ldr	r3, [r7, #4]
 8007144:	4a23      	ldr	r2, [pc, #140]	; (80071d4 <TIM_Base_SetConfig+0x13c>)
 8007146:	4293      	cmp	r3, r2
 8007148:	d108      	bne.n	800715c <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800714a:	68fb      	ldr	r3, [r7, #12]
 800714c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8007150:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8007152:	683b      	ldr	r3, [r7, #0]
 8007154:	68db      	ldr	r3, [r3, #12]
 8007156:	68fa      	ldr	r2, [r7, #12]
 8007158:	4313      	orrs	r3, r2
 800715a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800715c:	68fb      	ldr	r3, [r7, #12]
 800715e:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8007162:	683b      	ldr	r3, [r7, #0]
 8007164:	695b      	ldr	r3, [r3, #20]
 8007166:	4313      	orrs	r3, r2
 8007168:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800716a:	687b      	ldr	r3, [r7, #4]
 800716c:	68fa      	ldr	r2, [r7, #12]
 800716e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8007170:	683b      	ldr	r3, [r7, #0]
 8007172:	689a      	ldr	r2, [r3, #8]
 8007174:	687b      	ldr	r3, [r7, #4]
 8007176:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8007178:	683b      	ldr	r3, [r7, #0]
 800717a:	681a      	ldr	r2, [r3, #0]
 800717c:	687b      	ldr	r3, [r7, #4]
 800717e:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8007180:	687b      	ldr	r3, [r7, #4]
 8007182:	4a0a      	ldr	r2, [pc, #40]	; (80071ac <TIM_Base_SetConfig+0x114>)
 8007184:	4293      	cmp	r3, r2
 8007186:	d003      	beq.n	8007190 <TIM_Base_SetConfig+0xf8>
 8007188:	687b      	ldr	r3, [r7, #4]
 800718a:	4a0c      	ldr	r2, [pc, #48]	; (80071bc <TIM_Base_SetConfig+0x124>)
 800718c:	4293      	cmp	r3, r2
 800718e:	d103      	bne.n	8007198 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8007190:	683b      	ldr	r3, [r7, #0]
 8007192:	691a      	ldr	r2, [r3, #16]
 8007194:	687b      	ldr	r3, [r7, #4]
 8007196:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8007198:	687b      	ldr	r3, [r7, #4]
 800719a:	2201      	movs	r2, #1
 800719c:	615a      	str	r2, [r3, #20]
}
 800719e:	bf00      	nop
 80071a0:	3714      	adds	r7, #20
 80071a2:	46bd      	mov	sp, r7
 80071a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071a8:	4770      	bx	lr
 80071aa:	bf00      	nop
 80071ac:	40010000 	.word	0x40010000
 80071b0:	40000400 	.word	0x40000400
 80071b4:	40000800 	.word	0x40000800
 80071b8:	40000c00 	.word	0x40000c00
 80071bc:	40010400 	.word	0x40010400
 80071c0:	40014000 	.word	0x40014000
 80071c4:	40014400 	.word	0x40014400
 80071c8:	40014800 	.word	0x40014800
 80071cc:	40001800 	.word	0x40001800
 80071d0:	40001c00 	.word	0x40001c00
 80071d4:	40002000 	.word	0x40002000

080071d8 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80071d8:	b480      	push	{r7}
 80071da:	b087      	sub	sp, #28
 80071dc:	af00      	add	r7, sp, #0
 80071de:	6078      	str	r0, [r7, #4]
 80071e0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80071e2:	687b      	ldr	r3, [r7, #4]
 80071e4:	6a1b      	ldr	r3, [r3, #32]
 80071e6:	f023 0201 	bic.w	r2, r3, #1
 80071ea:	687b      	ldr	r3, [r7, #4]
 80071ec:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80071ee:	687b      	ldr	r3, [r7, #4]
 80071f0:	6a1b      	ldr	r3, [r3, #32]
 80071f2:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80071f4:	687b      	ldr	r3, [r7, #4]
 80071f6:	685b      	ldr	r3, [r3, #4]
 80071f8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80071fa:	687b      	ldr	r3, [r7, #4]
 80071fc:	699b      	ldr	r3, [r3, #24]
 80071fe:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8007200:	68fa      	ldr	r2, [r7, #12]
 8007202:	4b2b      	ldr	r3, [pc, #172]	; (80072b0 <TIM_OC1_SetConfig+0xd8>)
 8007204:	4013      	ands	r3, r2
 8007206:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8007208:	68fb      	ldr	r3, [r7, #12]
 800720a:	f023 0303 	bic.w	r3, r3, #3
 800720e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8007210:	683b      	ldr	r3, [r7, #0]
 8007212:	681b      	ldr	r3, [r3, #0]
 8007214:	68fa      	ldr	r2, [r7, #12]
 8007216:	4313      	orrs	r3, r2
 8007218:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800721a:	697b      	ldr	r3, [r7, #20]
 800721c:	f023 0302 	bic.w	r3, r3, #2
 8007220:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8007222:	683b      	ldr	r3, [r7, #0]
 8007224:	689b      	ldr	r3, [r3, #8]
 8007226:	697a      	ldr	r2, [r7, #20]
 8007228:	4313      	orrs	r3, r2
 800722a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800722c:	687b      	ldr	r3, [r7, #4]
 800722e:	4a21      	ldr	r2, [pc, #132]	; (80072b4 <TIM_OC1_SetConfig+0xdc>)
 8007230:	4293      	cmp	r3, r2
 8007232:	d003      	beq.n	800723c <TIM_OC1_SetConfig+0x64>
 8007234:	687b      	ldr	r3, [r7, #4]
 8007236:	4a20      	ldr	r2, [pc, #128]	; (80072b8 <TIM_OC1_SetConfig+0xe0>)
 8007238:	4293      	cmp	r3, r2
 800723a:	d10c      	bne.n	8007256 <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 800723c:	697b      	ldr	r3, [r7, #20]
 800723e:	f023 0308 	bic.w	r3, r3, #8
 8007242:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8007244:	683b      	ldr	r3, [r7, #0]
 8007246:	68db      	ldr	r3, [r3, #12]
 8007248:	697a      	ldr	r2, [r7, #20]
 800724a:	4313      	orrs	r3, r2
 800724c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800724e:	697b      	ldr	r3, [r7, #20]
 8007250:	f023 0304 	bic.w	r3, r3, #4
 8007254:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007256:	687b      	ldr	r3, [r7, #4]
 8007258:	4a16      	ldr	r2, [pc, #88]	; (80072b4 <TIM_OC1_SetConfig+0xdc>)
 800725a:	4293      	cmp	r3, r2
 800725c:	d003      	beq.n	8007266 <TIM_OC1_SetConfig+0x8e>
 800725e:	687b      	ldr	r3, [r7, #4]
 8007260:	4a15      	ldr	r2, [pc, #84]	; (80072b8 <TIM_OC1_SetConfig+0xe0>)
 8007262:	4293      	cmp	r3, r2
 8007264:	d111      	bne.n	800728a <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8007266:	693b      	ldr	r3, [r7, #16]
 8007268:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800726c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800726e:	693b      	ldr	r3, [r7, #16]
 8007270:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8007274:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8007276:	683b      	ldr	r3, [r7, #0]
 8007278:	695b      	ldr	r3, [r3, #20]
 800727a:	693a      	ldr	r2, [r7, #16]
 800727c:	4313      	orrs	r3, r2
 800727e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8007280:	683b      	ldr	r3, [r7, #0]
 8007282:	699b      	ldr	r3, [r3, #24]
 8007284:	693a      	ldr	r2, [r7, #16]
 8007286:	4313      	orrs	r3, r2
 8007288:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800728a:	687b      	ldr	r3, [r7, #4]
 800728c:	693a      	ldr	r2, [r7, #16]
 800728e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8007290:	687b      	ldr	r3, [r7, #4]
 8007292:	68fa      	ldr	r2, [r7, #12]
 8007294:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8007296:	683b      	ldr	r3, [r7, #0]
 8007298:	685a      	ldr	r2, [r3, #4]
 800729a:	687b      	ldr	r3, [r7, #4]
 800729c:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800729e:	687b      	ldr	r3, [r7, #4]
 80072a0:	697a      	ldr	r2, [r7, #20]
 80072a2:	621a      	str	r2, [r3, #32]
}
 80072a4:	bf00      	nop
 80072a6:	371c      	adds	r7, #28
 80072a8:	46bd      	mov	sp, r7
 80072aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072ae:	4770      	bx	lr
 80072b0:	fffeff8f 	.word	0xfffeff8f
 80072b4:	40010000 	.word	0x40010000
 80072b8:	40010400 	.word	0x40010400

080072bc <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80072bc:	b480      	push	{r7}
 80072be:	b087      	sub	sp, #28
 80072c0:	af00      	add	r7, sp, #0
 80072c2:	6078      	str	r0, [r7, #4]
 80072c4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80072c6:	687b      	ldr	r3, [r7, #4]
 80072c8:	6a1b      	ldr	r3, [r3, #32]
 80072ca:	f023 0210 	bic.w	r2, r3, #16
 80072ce:	687b      	ldr	r3, [r7, #4]
 80072d0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80072d2:	687b      	ldr	r3, [r7, #4]
 80072d4:	6a1b      	ldr	r3, [r3, #32]
 80072d6:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80072d8:	687b      	ldr	r3, [r7, #4]
 80072da:	685b      	ldr	r3, [r3, #4]
 80072dc:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80072de:	687b      	ldr	r3, [r7, #4]
 80072e0:	699b      	ldr	r3, [r3, #24]
 80072e2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 80072e4:	68fa      	ldr	r2, [r7, #12]
 80072e6:	4b2e      	ldr	r3, [pc, #184]	; (80073a0 <TIM_OC2_SetConfig+0xe4>)
 80072e8:	4013      	ands	r3, r2
 80072ea:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80072ec:	68fb      	ldr	r3, [r7, #12]
 80072ee:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80072f2:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80072f4:	683b      	ldr	r3, [r7, #0]
 80072f6:	681b      	ldr	r3, [r3, #0]
 80072f8:	021b      	lsls	r3, r3, #8
 80072fa:	68fa      	ldr	r2, [r7, #12]
 80072fc:	4313      	orrs	r3, r2
 80072fe:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8007300:	697b      	ldr	r3, [r7, #20]
 8007302:	f023 0320 	bic.w	r3, r3, #32
 8007306:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8007308:	683b      	ldr	r3, [r7, #0]
 800730a:	689b      	ldr	r3, [r3, #8]
 800730c:	011b      	lsls	r3, r3, #4
 800730e:	697a      	ldr	r2, [r7, #20]
 8007310:	4313      	orrs	r3, r2
 8007312:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8007314:	687b      	ldr	r3, [r7, #4]
 8007316:	4a23      	ldr	r2, [pc, #140]	; (80073a4 <TIM_OC2_SetConfig+0xe8>)
 8007318:	4293      	cmp	r3, r2
 800731a:	d003      	beq.n	8007324 <TIM_OC2_SetConfig+0x68>
 800731c:	687b      	ldr	r3, [r7, #4]
 800731e:	4a22      	ldr	r2, [pc, #136]	; (80073a8 <TIM_OC2_SetConfig+0xec>)
 8007320:	4293      	cmp	r3, r2
 8007322:	d10d      	bne.n	8007340 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8007324:	697b      	ldr	r3, [r7, #20]
 8007326:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800732a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800732c:	683b      	ldr	r3, [r7, #0]
 800732e:	68db      	ldr	r3, [r3, #12]
 8007330:	011b      	lsls	r3, r3, #4
 8007332:	697a      	ldr	r2, [r7, #20]
 8007334:	4313      	orrs	r3, r2
 8007336:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8007338:	697b      	ldr	r3, [r7, #20]
 800733a:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800733e:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007340:	687b      	ldr	r3, [r7, #4]
 8007342:	4a18      	ldr	r2, [pc, #96]	; (80073a4 <TIM_OC2_SetConfig+0xe8>)
 8007344:	4293      	cmp	r3, r2
 8007346:	d003      	beq.n	8007350 <TIM_OC2_SetConfig+0x94>
 8007348:	687b      	ldr	r3, [r7, #4]
 800734a:	4a17      	ldr	r2, [pc, #92]	; (80073a8 <TIM_OC2_SetConfig+0xec>)
 800734c:	4293      	cmp	r3, r2
 800734e:	d113      	bne.n	8007378 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8007350:	693b      	ldr	r3, [r7, #16]
 8007352:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8007356:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8007358:	693b      	ldr	r3, [r7, #16]
 800735a:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800735e:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8007360:	683b      	ldr	r3, [r7, #0]
 8007362:	695b      	ldr	r3, [r3, #20]
 8007364:	009b      	lsls	r3, r3, #2
 8007366:	693a      	ldr	r2, [r7, #16]
 8007368:	4313      	orrs	r3, r2
 800736a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800736c:	683b      	ldr	r3, [r7, #0]
 800736e:	699b      	ldr	r3, [r3, #24]
 8007370:	009b      	lsls	r3, r3, #2
 8007372:	693a      	ldr	r2, [r7, #16]
 8007374:	4313      	orrs	r3, r2
 8007376:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007378:	687b      	ldr	r3, [r7, #4]
 800737a:	693a      	ldr	r2, [r7, #16]
 800737c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800737e:	687b      	ldr	r3, [r7, #4]
 8007380:	68fa      	ldr	r2, [r7, #12]
 8007382:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8007384:	683b      	ldr	r3, [r7, #0]
 8007386:	685a      	ldr	r2, [r3, #4]
 8007388:	687b      	ldr	r3, [r7, #4]
 800738a:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800738c:	687b      	ldr	r3, [r7, #4]
 800738e:	697a      	ldr	r2, [r7, #20]
 8007390:	621a      	str	r2, [r3, #32]
}
 8007392:	bf00      	nop
 8007394:	371c      	adds	r7, #28
 8007396:	46bd      	mov	sp, r7
 8007398:	f85d 7b04 	ldr.w	r7, [sp], #4
 800739c:	4770      	bx	lr
 800739e:	bf00      	nop
 80073a0:	feff8fff 	.word	0xfeff8fff
 80073a4:	40010000 	.word	0x40010000
 80073a8:	40010400 	.word	0x40010400

080073ac <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80073ac:	b480      	push	{r7}
 80073ae:	b087      	sub	sp, #28
 80073b0:	af00      	add	r7, sp, #0
 80073b2:	6078      	str	r0, [r7, #4]
 80073b4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80073b6:	687b      	ldr	r3, [r7, #4]
 80073b8:	6a1b      	ldr	r3, [r3, #32]
 80073ba:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80073be:	687b      	ldr	r3, [r7, #4]
 80073c0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80073c2:	687b      	ldr	r3, [r7, #4]
 80073c4:	6a1b      	ldr	r3, [r3, #32]
 80073c6:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80073c8:	687b      	ldr	r3, [r7, #4]
 80073ca:	685b      	ldr	r3, [r3, #4]
 80073cc:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80073ce:	687b      	ldr	r3, [r7, #4]
 80073d0:	69db      	ldr	r3, [r3, #28]
 80073d2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 80073d4:	68fa      	ldr	r2, [r7, #12]
 80073d6:	4b2d      	ldr	r3, [pc, #180]	; (800748c <TIM_OC3_SetConfig+0xe0>)
 80073d8:	4013      	ands	r3, r2
 80073da:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80073dc:	68fb      	ldr	r3, [r7, #12]
 80073de:	f023 0303 	bic.w	r3, r3, #3
 80073e2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80073e4:	683b      	ldr	r3, [r7, #0]
 80073e6:	681b      	ldr	r3, [r3, #0]
 80073e8:	68fa      	ldr	r2, [r7, #12]
 80073ea:	4313      	orrs	r3, r2
 80073ec:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 80073ee:	697b      	ldr	r3, [r7, #20]
 80073f0:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80073f4:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80073f6:	683b      	ldr	r3, [r7, #0]
 80073f8:	689b      	ldr	r3, [r3, #8]
 80073fa:	021b      	lsls	r3, r3, #8
 80073fc:	697a      	ldr	r2, [r7, #20]
 80073fe:	4313      	orrs	r3, r2
 8007400:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8007402:	687b      	ldr	r3, [r7, #4]
 8007404:	4a22      	ldr	r2, [pc, #136]	; (8007490 <TIM_OC3_SetConfig+0xe4>)
 8007406:	4293      	cmp	r3, r2
 8007408:	d003      	beq.n	8007412 <TIM_OC3_SetConfig+0x66>
 800740a:	687b      	ldr	r3, [r7, #4]
 800740c:	4a21      	ldr	r2, [pc, #132]	; (8007494 <TIM_OC3_SetConfig+0xe8>)
 800740e:	4293      	cmp	r3, r2
 8007410:	d10d      	bne.n	800742e <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8007412:	697b      	ldr	r3, [r7, #20]
 8007414:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8007418:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800741a:	683b      	ldr	r3, [r7, #0]
 800741c:	68db      	ldr	r3, [r3, #12]
 800741e:	021b      	lsls	r3, r3, #8
 8007420:	697a      	ldr	r2, [r7, #20]
 8007422:	4313      	orrs	r3, r2
 8007424:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8007426:	697b      	ldr	r3, [r7, #20]
 8007428:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800742c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800742e:	687b      	ldr	r3, [r7, #4]
 8007430:	4a17      	ldr	r2, [pc, #92]	; (8007490 <TIM_OC3_SetConfig+0xe4>)
 8007432:	4293      	cmp	r3, r2
 8007434:	d003      	beq.n	800743e <TIM_OC3_SetConfig+0x92>
 8007436:	687b      	ldr	r3, [r7, #4]
 8007438:	4a16      	ldr	r2, [pc, #88]	; (8007494 <TIM_OC3_SetConfig+0xe8>)
 800743a:	4293      	cmp	r3, r2
 800743c:	d113      	bne.n	8007466 <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800743e:	693b      	ldr	r3, [r7, #16]
 8007440:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8007444:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8007446:	693b      	ldr	r3, [r7, #16]
 8007448:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800744c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800744e:	683b      	ldr	r3, [r7, #0]
 8007450:	695b      	ldr	r3, [r3, #20]
 8007452:	011b      	lsls	r3, r3, #4
 8007454:	693a      	ldr	r2, [r7, #16]
 8007456:	4313      	orrs	r3, r2
 8007458:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800745a:	683b      	ldr	r3, [r7, #0]
 800745c:	699b      	ldr	r3, [r3, #24]
 800745e:	011b      	lsls	r3, r3, #4
 8007460:	693a      	ldr	r2, [r7, #16]
 8007462:	4313      	orrs	r3, r2
 8007464:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007466:	687b      	ldr	r3, [r7, #4]
 8007468:	693a      	ldr	r2, [r7, #16]
 800746a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800746c:	687b      	ldr	r3, [r7, #4]
 800746e:	68fa      	ldr	r2, [r7, #12]
 8007470:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8007472:	683b      	ldr	r3, [r7, #0]
 8007474:	685a      	ldr	r2, [r3, #4]
 8007476:	687b      	ldr	r3, [r7, #4]
 8007478:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800747a:	687b      	ldr	r3, [r7, #4]
 800747c:	697a      	ldr	r2, [r7, #20]
 800747e:	621a      	str	r2, [r3, #32]
}
 8007480:	bf00      	nop
 8007482:	371c      	adds	r7, #28
 8007484:	46bd      	mov	sp, r7
 8007486:	f85d 7b04 	ldr.w	r7, [sp], #4
 800748a:	4770      	bx	lr
 800748c:	fffeff8f 	.word	0xfffeff8f
 8007490:	40010000 	.word	0x40010000
 8007494:	40010400 	.word	0x40010400

08007498 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8007498:	b480      	push	{r7}
 800749a:	b087      	sub	sp, #28
 800749c:	af00      	add	r7, sp, #0
 800749e:	6078      	str	r0, [r7, #4]
 80074a0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80074a2:	687b      	ldr	r3, [r7, #4]
 80074a4:	6a1b      	ldr	r3, [r3, #32]
 80074a6:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 80074aa:	687b      	ldr	r3, [r7, #4]
 80074ac:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80074ae:	687b      	ldr	r3, [r7, #4]
 80074b0:	6a1b      	ldr	r3, [r3, #32]
 80074b2:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80074b4:	687b      	ldr	r3, [r7, #4]
 80074b6:	685b      	ldr	r3, [r3, #4]
 80074b8:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80074ba:	687b      	ldr	r3, [r7, #4]
 80074bc:	69db      	ldr	r3, [r3, #28]
 80074be:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 80074c0:	68fa      	ldr	r2, [r7, #12]
 80074c2:	4b1e      	ldr	r3, [pc, #120]	; (800753c <TIM_OC4_SetConfig+0xa4>)
 80074c4:	4013      	ands	r3, r2
 80074c6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80074c8:	68fb      	ldr	r3, [r7, #12]
 80074ca:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80074ce:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80074d0:	683b      	ldr	r3, [r7, #0]
 80074d2:	681b      	ldr	r3, [r3, #0]
 80074d4:	021b      	lsls	r3, r3, #8
 80074d6:	68fa      	ldr	r2, [r7, #12]
 80074d8:	4313      	orrs	r3, r2
 80074da:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 80074dc:	693b      	ldr	r3, [r7, #16]
 80074de:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80074e2:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80074e4:	683b      	ldr	r3, [r7, #0]
 80074e6:	689b      	ldr	r3, [r3, #8]
 80074e8:	031b      	lsls	r3, r3, #12
 80074ea:	693a      	ldr	r2, [r7, #16]
 80074ec:	4313      	orrs	r3, r2
 80074ee:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80074f0:	687b      	ldr	r3, [r7, #4]
 80074f2:	4a13      	ldr	r2, [pc, #76]	; (8007540 <TIM_OC4_SetConfig+0xa8>)
 80074f4:	4293      	cmp	r3, r2
 80074f6:	d003      	beq.n	8007500 <TIM_OC4_SetConfig+0x68>
 80074f8:	687b      	ldr	r3, [r7, #4]
 80074fa:	4a12      	ldr	r2, [pc, #72]	; (8007544 <TIM_OC4_SetConfig+0xac>)
 80074fc:	4293      	cmp	r3, r2
 80074fe:	d109      	bne.n	8007514 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8007500:	697b      	ldr	r3, [r7, #20]
 8007502:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8007506:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8007508:	683b      	ldr	r3, [r7, #0]
 800750a:	695b      	ldr	r3, [r3, #20]
 800750c:	019b      	lsls	r3, r3, #6
 800750e:	697a      	ldr	r2, [r7, #20]
 8007510:	4313      	orrs	r3, r2
 8007512:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007514:	687b      	ldr	r3, [r7, #4]
 8007516:	697a      	ldr	r2, [r7, #20]
 8007518:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800751a:	687b      	ldr	r3, [r7, #4]
 800751c:	68fa      	ldr	r2, [r7, #12]
 800751e:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8007520:	683b      	ldr	r3, [r7, #0]
 8007522:	685a      	ldr	r2, [r3, #4]
 8007524:	687b      	ldr	r3, [r7, #4]
 8007526:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007528:	687b      	ldr	r3, [r7, #4]
 800752a:	693a      	ldr	r2, [r7, #16]
 800752c:	621a      	str	r2, [r3, #32]
}
 800752e:	bf00      	nop
 8007530:	371c      	adds	r7, #28
 8007532:	46bd      	mov	sp, r7
 8007534:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007538:	4770      	bx	lr
 800753a:	bf00      	nop
 800753c:	feff8fff 	.word	0xfeff8fff
 8007540:	40010000 	.word	0x40010000
 8007544:	40010400 	.word	0x40010400

08007548 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              TIM_OC_InitTypeDef *OC_Config)
{
 8007548:	b480      	push	{r7}
 800754a:	b087      	sub	sp, #28
 800754c:	af00      	add	r7, sp, #0
 800754e:	6078      	str	r0, [r7, #4]
 8007550:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8007552:	687b      	ldr	r3, [r7, #4]
 8007554:	6a1b      	ldr	r3, [r3, #32]
 8007556:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 800755a:	687b      	ldr	r3, [r7, #4]
 800755c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800755e:	687b      	ldr	r3, [r7, #4]
 8007560:	6a1b      	ldr	r3, [r3, #32]
 8007562:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007564:	687b      	ldr	r3, [r7, #4]
 8007566:	685b      	ldr	r3, [r3, #4]
 8007568:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800756a:	687b      	ldr	r3, [r7, #4]
 800756c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800756e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8007570:	68fa      	ldr	r2, [r7, #12]
 8007572:	4b1b      	ldr	r3, [pc, #108]	; (80075e0 <TIM_OC5_SetConfig+0x98>)
 8007574:	4013      	ands	r3, r2
 8007576:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8007578:	683b      	ldr	r3, [r7, #0]
 800757a:	681b      	ldr	r3, [r3, #0]
 800757c:	68fa      	ldr	r2, [r7, #12]
 800757e:	4313      	orrs	r3, r2
 8007580:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 8007582:	693b      	ldr	r3, [r7, #16]
 8007584:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 8007588:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 800758a:	683b      	ldr	r3, [r7, #0]
 800758c:	689b      	ldr	r3, [r3, #8]
 800758e:	041b      	lsls	r3, r3, #16
 8007590:	693a      	ldr	r2, [r7, #16]
 8007592:	4313      	orrs	r3, r2
 8007594:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007596:	687b      	ldr	r3, [r7, #4]
 8007598:	4a12      	ldr	r2, [pc, #72]	; (80075e4 <TIM_OC5_SetConfig+0x9c>)
 800759a:	4293      	cmp	r3, r2
 800759c:	d003      	beq.n	80075a6 <TIM_OC5_SetConfig+0x5e>
 800759e:	687b      	ldr	r3, [r7, #4]
 80075a0:	4a11      	ldr	r2, [pc, #68]	; (80075e8 <TIM_OC5_SetConfig+0xa0>)
 80075a2:	4293      	cmp	r3, r2
 80075a4:	d109      	bne.n	80075ba <TIM_OC5_SetConfig+0x72>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 80075a6:	697b      	ldr	r3, [r7, #20]
 80075a8:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80075ac:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 80075ae:	683b      	ldr	r3, [r7, #0]
 80075b0:	695b      	ldr	r3, [r3, #20]
 80075b2:	021b      	lsls	r3, r3, #8
 80075b4:	697a      	ldr	r2, [r7, #20]
 80075b6:	4313      	orrs	r3, r2
 80075b8:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80075ba:	687b      	ldr	r3, [r7, #4]
 80075bc:	697a      	ldr	r2, [r7, #20]
 80075be:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 80075c0:	687b      	ldr	r3, [r7, #4]
 80075c2:	68fa      	ldr	r2, [r7, #12]
 80075c4:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 80075c6:	683b      	ldr	r3, [r7, #0]
 80075c8:	685a      	ldr	r2, [r3, #4]
 80075ca:	687b      	ldr	r3, [r7, #4]
 80075cc:	659a      	str	r2, [r3, #88]	; 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80075ce:	687b      	ldr	r3, [r7, #4]
 80075d0:	693a      	ldr	r2, [r7, #16]
 80075d2:	621a      	str	r2, [r3, #32]
}
 80075d4:	bf00      	nop
 80075d6:	371c      	adds	r7, #28
 80075d8:	46bd      	mov	sp, r7
 80075da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80075de:	4770      	bx	lr
 80075e0:	fffeff8f 	.word	0xfffeff8f
 80075e4:	40010000 	.word	0x40010000
 80075e8:	40010400 	.word	0x40010400

080075ec <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              TIM_OC_InitTypeDef *OC_Config)
{
 80075ec:	b480      	push	{r7}
 80075ee:	b087      	sub	sp, #28
 80075f0:	af00      	add	r7, sp, #0
 80075f2:	6078      	str	r0, [r7, #4]
 80075f4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 80075f6:	687b      	ldr	r3, [r7, #4]
 80075f8:	6a1b      	ldr	r3, [r3, #32]
 80075fa:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 80075fe:	687b      	ldr	r3, [r7, #4]
 8007600:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007602:	687b      	ldr	r3, [r7, #4]
 8007604:	6a1b      	ldr	r3, [r3, #32]
 8007606:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007608:	687b      	ldr	r3, [r7, #4]
 800760a:	685b      	ldr	r3, [r3, #4]
 800760c:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800760e:	687b      	ldr	r3, [r7, #4]
 8007610:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007612:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8007614:	68fa      	ldr	r2, [r7, #12]
 8007616:	4b1c      	ldr	r3, [pc, #112]	; (8007688 <TIM_OC6_SetConfig+0x9c>)
 8007618:	4013      	ands	r3, r2
 800761a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800761c:	683b      	ldr	r3, [r7, #0]
 800761e:	681b      	ldr	r3, [r3, #0]
 8007620:	021b      	lsls	r3, r3, #8
 8007622:	68fa      	ldr	r2, [r7, #12]
 8007624:	4313      	orrs	r3, r2
 8007626:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8007628:	693b      	ldr	r3, [r7, #16]
 800762a:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 800762e:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8007630:	683b      	ldr	r3, [r7, #0]
 8007632:	689b      	ldr	r3, [r3, #8]
 8007634:	051b      	lsls	r3, r3, #20
 8007636:	693a      	ldr	r2, [r7, #16]
 8007638:	4313      	orrs	r3, r2
 800763a:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800763c:	687b      	ldr	r3, [r7, #4]
 800763e:	4a13      	ldr	r2, [pc, #76]	; (800768c <TIM_OC6_SetConfig+0xa0>)
 8007640:	4293      	cmp	r3, r2
 8007642:	d003      	beq.n	800764c <TIM_OC6_SetConfig+0x60>
 8007644:	687b      	ldr	r3, [r7, #4]
 8007646:	4a12      	ldr	r2, [pc, #72]	; (8007690 <TIM_OC6_SetConfig+0xa4>)
 8007648:	4293      	cmp	r3, r2
 800764a:	d109      	bne.n	8007660 <TIM_OC6_SetConfig+0x74>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 800764c:	697b      	ldr	r3, [r7, #20]
 800764e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8007652:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8007654:	683b      	ldr	r3, [r7, #0]
 8007656:	695b      	ldr	r3, [r3, #20]
 8007658:	029b      	lsls	r3, r3, #10
 800765a:	697a      	ldr	r2, [r7, #20]
 800765c:	4313      	orrs	r3, r2
 800765e:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007660:	687b      	ldr	r3, [r7, #4]
 8007662:	697a      	ldr	r2, [r7, #20]
 8007664:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8007666:	687b      	ldr	r3, [r7, #4]
 8007668:	68fa      	ldr	r2, [r7, #12]
 800766a:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 800766c:	683b      	ldr	r3, [r7, #0]
 800766e:	685a      	ldr	r2, [r3, #4]
 8007670:	687b      	ldr	r3, [r7, #4]
 8007672:	65da      	str	r2, [r3, #92]	; 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007674:	687b      	ldr	r3, [r7, #4]
 8007676:	693a      	ldr	r2, [r7, #16]
 8007678:	621a      	str	r2, [r3, #32]
}
 800767a:	bf00      	nop
 800767c:	371c      	adds	r7, #28
 800767e:	46bd      	mov	sp, r7
 8007680:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007684:	4770      	bx	lr
 8007686:	bf00      	nop
 8007688:	feff8fff 	.word	0xfeff8fff
 800768c:	40010000 	.word	0x40010000
 8007690:	40010400 	.word	0x40010400

08007694 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8007694:	b480      	push	{r7}
 8007696:	b087      	sub	sp, #28
 8007698:	af00      	add	r7, sp, #0
 800769a:	60f8      	str	r0, [r7, #12]
 800769c:	60b9      	str	r1, [r7, #8]
 800769e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80076a0:	68fb      	ldr	r3, [r7, #12]
 80076a2:	6a1b      	ldr	r3, [r3, #32]
 80076a4:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80076a6:	68fb      	ldr	r3, [r7, #12]
 80076a8:	6a1b      	ldr	r3, [r3, #32]
 80076aa:	f023 0201 	bic.w	r2, r3, #1
 80076ae:	68fb      	ldr	r3, [r7, #12]
 80076b0:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80076b2:	68fb      	ldr	r3, [r7, #12]
 80076b4:	699b      	ldr	r3, [r3, #24]
 80076b6:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80076b8:	693b      	ldr	r3, [r7, #16]
 80076ba:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80076be:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80076c0:	687b      	ldr	r3, [r7, #4]
 80076c2:	011b      	lsls	r3, r3, #4
 80076c4:	693a      	ldr	r2, [r7, #16]
 80076c6:	4313      	orrs	r3, r2
 80076c8:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80076ca:	697b      	ldr	r3, [r7, #20]
 80076cc:	f023 030a 	bic.w	r3, r3, #10
 80076d0:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80076d2:	697a      	ldr	r2, [r7, #20]
 80076d4:	68bb      	ldr	r3, [r7, #8]
 80076d6:	4313      	orrs	r3, r2
 80076d8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80076da:	68fb      	ldr	r3, [r7, #12]
 80076dc:	693a      	ldr	r2, [r7, #16]
 80076de:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80076e0:	68fb      	ldr	r3, [r7, #12]
 80076e2:	697a      	ldr	r2, [r7, #20]
 80076e4:	621a      	str	r2, [r3, #32]
}
 80076e6:	bf00      	nop
 80076e8:	371c      	adds	r7, #28
 80076ea:	46bd      	mov	sp, r7
 80076ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80076f0:	4770      	bx	lr

080076f2 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80076f2:	b480      	push	{r7}
 80076f4:	b087      	sub	sp, #28
 80076f6:	af00      	add	r7, sp, #0
 80076f8:	60f8      	str	r0, [r7, #12]
 80076fa:	60b9      	str	r1, [r7, #8]
 80076fc:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80076fe:	68fb      	ldr	r3, [r7, #12]
 8007700:	6a1b      	ldr	r3, [r3, #32]
 8007702:	f023 0210 	bic.w	r2, r3, #16
 8007706:	68fb      	ldr	r3, [r7, #12]
 8007708:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800770a:	68fb      	ldr	r3, [r7, #12]
 800770c:	699b      	ldr	r3, [r3, #24]
 800770e:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8007710:	68fb      	ldr	r3, [r7, #12]
 8007712:	6a1b      	ldr	r3, [r3, #32]
 8007714:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8007716:	697b      	ldr	r3, [r7, #20]
 8007718:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800771c:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800771e:	687b      	ldr	r3, [r7, #4]
 8007720:	031b      	lsls	r3, r3, #12
 8007722:	697a      	ldr	r2, [r7, #20]
 8007724:	4313      	orrs	r3, r2
 8007726:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8007728:	693b      	ldr	r3, [r7, #16]
 800772a:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 800772e:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8007730:	68bb      	ldr	r3, [r7, #8]
 8007732:	011b      	lsls	r3, r3, #4
 8007734:	693a      	ldr	r2, [r7, #16]
 8007736:	4313      	orrs	r3, r2
 8007738:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800773a:	68fb      	ldr	r3, [r7, #12]
 800773c:	697a      	ldr	r2, [r7, #20]
 800773e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8007740:	68fb      	ldr	r3, [r7, #12]
 8007742:	693a      	ldr	r2, [r7, #16]
 8007744:	621a      	str	r2, [r3, #32]
}
 8007746:	bf00      	nop
 8007748:	371c      	adds	r7, #28
 800774a:	46bd      	mov	sp, r7
 800774c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007750:	4770      	bx	lr

08007752 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8007752:	b480      	push	{r7}
 8007754:	b085      	sub	sp, #20
 8007756:	af00      	add	r7, sp, #0
 8007758:	6078      	str	r0, [r7, #4]
 800775a:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800775c:	687b      	ldr	r3, [r7, #4]
 800775e:	689b      	ldr	r3, [r3, #8]
 8007760:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8007762:	68fb      	ldr	r3, [r7, #12]
 8007764:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007768:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800776a:	683a      	ldr	r2, [r7, #0]
 800776c:	68fb      	ldr	r3, [r7, #12]
 800776e:	4313      	orrs	r3, r2
 8007770:	f043 0307 	orr.w	r3, r3, #7
 8007774:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8007776:	687b      	ldr	r3, [r7, #4]
 8007778:	68fa      	ldr	r2, [r7, #12]
 800777a:	609a      	str	r2, [r3, #8]
}
 800777c:	bf00      	nop
 800777e:	3714      	adds	r7, #20
 8007780:	46bd      	mov	sp, r7
 8007782:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007786:	4770      	bx	lr

08007788 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8007788:	b480      	push	{r7}
 800778a:	b087      	sub	sp, #28
 800778c:	af00      	add	r7, sp, #0
 800778e:	60f8      	str	r0, [r7, #12]
 8007790:	60b9      	str	r1, [r7, #8]
 8007792:	607a      	str	r2, [r7, #4]
 8007794:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8007796:	68fb      	ldr	r3, [r7, #12]
 8007798:	689b      	ldr	r3, [r3, #8]
 800779a:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800779c:	697b      	ldr	r3, [r7, #20]
 800779e:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80077a2:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80077a4:	683b      	ldr	r3, [r7, #0]
 80077a6:	021a      	lsls	r2, r3, #8
 80077a8:	687b      	ldr	r3, [r7, #4]
 80077aa:	431a      	orrs	r2, r3
 80077ac:	68bb      	ldr	r3, [r7, #8]
 80077ae:	4313      	orrs	r3, r2
 80077b0:	697a      	ldr	r2, [r7, #20]
 80077b2:	4313      	orrs	r3, r2
 80077b4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80077b6:	68fb      	ldr	r3, [r7, #12]
 80077b8:	697a      	ldr	r2, [r7, #20]
 80077ba:	609a      	str	r2, [r3, #8]
}
 80077bc:	bf00      	nop
 80077be:	371c      	adds	r7, #28
 80077c0:	46bd      	mov	sp, r7
 80077c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077c6:	4770      	bx	lr

080077c8 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 80077c8:	b480      	push	{r7}
 80077ca:	b087      	sub	sp, #28
 80077cc:	af00      	add	r7, sp, #0
 80077ce:	60f8      	str	r0, [r7, #12]
 80077d0:	60b9      	str	r1, [r7, #8]
 80077d2:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 80077d4:	68bb      	ldr	r3, [r7, #8]
 80077d6:	f003 031f 	and.w	r3, r3, #31
 80077da:	2201      	movs	r2, #1
 80077dc:	fa02 f303 	lsl.w	r3, r2, r3
 80077e0:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 80077e2:	68fb      	ldr	r3, [r7, #12]
 80077e4:	6a1a      	ldr	r2, [r3, #32]
 80077e6:	697b      	ldr	r3, [r7, #20]
 80077e8:	43db      	mvns	r3, r3
 80077ea:	401a      	ands	r2, r3
 80077ec:	68fb      	ldr	r3, [r7, #12]
 80077ee:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 80077f0:	68fb      	ldr	r3, [r7, #12]
 80077f2:	6a1a      	ldr	r2, [r3, #32]
 80077f4:	68bb      	ldr	r3, [r7, #8]
 80077f6:	f003 031f 	and.w	r3, r3, #31
 80077fa:	6879      	ldr	r1, [r7, #4]
 80077fc:	fa01 f303 	lsl.w	r3, r1, r3
 8007800:	431a      	orrs	r2, r3
 8007802:	68fb      	ldr	r3, [r7, #12]
 8007804:	621a      	str	r2, [r3, #32]
}
 8007806:	bf00      	nop
 8007808:	371c      	adds	r7, #28
 800780a:	46bd      	mov	sp, r7
 800780c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007810:	4770      	bx	lr
	...

08007814 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8007814:	b480      	push	{r7}
 8007816:	b085      	sub	sp, #20
 8007818:	af00      	add	r7, sp, #0
 800781a:	6078      	str	r0, [r7, #4]
 800781c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800781e:	687b      	ldr	r3, [r7, #4]
 8007820:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8007824:	2b01      	cmp	r3, #1
 8007826:	d101      	bne.n	800782c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8007828:	2302      	movs	r3, #2
 800782a:	e06d      	b.n	8007908 <HAL_TIMEx_MasterConfigSynchronization+0xf4>
 800782c:	687b      	ldr	r3, [r7, #4]
 800782e:	2201      	movs	r2, #1
 8007830:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007834:	687b      	ldr	r3, [r7, #4]
 8007836:	2202      	movs	r2, #2
 8007838:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800783c:	687b      	ldr	r3, [r7, #4]
 800783e:	681b      	ldr	r3, [r3, #0]
 8007840:	685b      	ldr	r3, [r3, #4]
 8007842:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8007844:	687b      	ldr	r3, [r7, #4]
 8007846:	681b      	ldr	r3, [r3, #0]
 8007848:	689b      	ldr	r3, [r3, #8]
 800784a:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 800784c:	687b      	ldr	r3, [r7, #4]
 800784e:	681b      	ldr	r3, [r3, #0]
 8007850:	4a30      	ldr	r2, [pc, #192]	; (8007914 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8007852:	4293      	cmp	r3, r2
 8007854:	d004      	beq.n	8007860 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 8007856:	687b      	ldr	r3, [r7, #4]
 8007858:	681b      	ldr	r3, [r3, #0]
 800785a:	4a2f      	ldr	r2, [pc, #188]	; (8007918 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 800785c:	4293      	cmp	r3, r2
 800785e:	d108      	bne.n	8007872 <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8007860:	68fb      	ldr	r3, [r7, #12]
 8007862:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 8007866:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8007868:	683b      	ldr	r3, [r7, #0]
 800786a:	685b      	ldr	r3, [r3, #4]
 800786c:	68fa      	ldr	r2, [r7, #12]
 800786e:	4313      	orrs	r3, r2
 8007870:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8007872:	68fb      	ldr	r3, [r7, #12]
 8007874:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007878:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800787a:	683b      	ldr	r3, [r7, #0]
 800787c:	681b      	ldr	r3, [r3, #0]
 800787e:	68fa      	ldr	r2, [r7, #12]
 8007880:	4313      	orrs	r3, r2
 8007882:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8007884:	687b      	ldr	r3, [r7, #4]
 8007886:	681b      	ldr	r3, [r3, #0]
 8007888:	68fa      	ldr	r2, [r7, #12]
 800788a:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800788c:	687b      	ldr	r3, [r7, #4]
 800788e:	681b      	ldr	r3, [r3, #0]
 8007890:	4a20      	ldr	r2, [pc, #128]	; (8007914 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8007892:	4293      	cmp	r3, r2
 8007894:	d022      	beq.n	80078dc <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8007896:	687b      	ldr	r3, [r7, #4]
 8007898:	681b      	ldr	r3, [r3, #0]
 800789a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800789e:	d01d      	beq.n	80078dc <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 80078a0:	687b      	ldr	r3, [r7, #4]
 80078a2:	681b      	ldr	r3, [r3, #0]
 80078a4:	4a1d      	ldr	r2, [pc, #116]	; (800791c <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 80078a6:	4293      	cmp	r3, r2
 80078a8:	d018      	beq.n	80078dc <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 80078aa:	687b      	ldr	r3, [r7, #4]
 80078ac:	681b      	ldr	r3, [r3, #0]
 80078ae:	4a1c      	ldr	r2, [pc, #112]	; (8007920 <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 80078b0:	4293      	cmp	r3, r2
 80078b2:	d013      	beq.n	80078dc <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 80078b4:	687b      	ldr	r3, [r7, #4]
 80078b6:	681b      	ldr	r3, [r3, #0]
 80078b8:	4a1a      	ldr	r2, [pc, #104]	; (8007924 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 80078ba:	4293      	cmp	r3, r2
 80078bc:	d00e      	beq.n	80078dc <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 80078be:	687b      	ldr	r3, [r7, #4]
 80078c0:	681b      	ldr	r3, [r3, #0]
 80078c2:	4a15      	ldr	r2, [pc, #84]	; (8007918 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 80078c4:	4293      	cmp	r3, r2
 80078c6:	d009      	beq.n	80078dc <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 80078c8:	687b      	ldr	r3, [r7, #4]
 80078ca:	681b      	ldr	r3, [r3, #0]
 80078cc:	4a16      	ldr	r2, [pc, #88]	; (8007928 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 80078ce:	4293      	cmp	r3, r2
 80078d0:	d004      	beq.n	80078dc <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 80078d2:	687b      	ldr	r3, [r7, #4]
 80078d4:	681b      	ldr	r3, [r3, #0]
 80078d6:	4a15      	ldr	r2, [pc, #84]	; (800792c <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 80078d8:	4293      	cmp	r3, r2
 80078da:	d10c      	bne.n	80078f6 <HAL_TIMEx_MasterConfigSynchronization+0xe2>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80078dc:	68bb      	ldr	r3, [r7, #8]
 80078de:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80078e2:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80078e4:	683b      	ldr	r3, [r7, #0]
 80078e6:	689b      	ldr	r3, [r3, #8]
 80078e8:	68ba      	ldr	r2, [r7, #8]
 80078ea:	4313      	orrs	r3, r2
 80078ec:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80078ee:	687b      	ldr	r3, [r7, #4]
 80078f0:	681b      	ldr	r3, [r3, #0]
 80078f2:	68ba      	ldr	r2, [r7, #8]
 80078f4:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80078f6:	687b      	ldr	r3, [r7, #4]
 80078f8:	2201      	movs	r2, #1
 80078fa:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80078fe:	687b      	ldr	r3, [r7, #4]
 8007900:	2200      	movs	r2, #0
 8007902:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8007906:	2300      	movs	r3, #0
}
 8007908:	4618      	mov	r0, r3
 800790a:	3714      	adds	r7, #20
 800790c:	46bd      	mov	sp, r7
 800790e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007912:	4770      	bx	lr
 8007914:	40010000 	.word	0x40010000
 8007918:	40010400 	.word	0x40010400
 800791c:	40000400 	.word	0x40000400
 8007920:	40000800 	.word	0x40000800
 8007924:	40000c00 	.word	0x40000c00
 8007928:	40014000 	.word	0x40014000
 800792c:	40001800 	.word	0x40001800

08007930 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8007930:	b480      	push	{r7}
 8007932:	b083      	sub	sp, #12
 8007934:	af00      	add	r7, sp, #0
 8007936:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8007938:	bf00      	nop
 800793a:	370c      	adds	r7, #12
 800793c:	46bd      	mov	sp, r7
 800793e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007942:	4770      	bx	lr

08007944 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8007944:	b480      	push	{r7}
 8007946:	b083      	sub	sp, #12
 8007948:	af00      	add	r7, sp, #0
 800794a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800794c:	bf00      	nop
 800794e:	370c      	adds	r7, #12
 8007950:	46bd      	mov	sp, r7
 8007952:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007956:	4770      	bx	lr

08007958 <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8007958:	b480      	push	{r7}
 800795a:	b083      	sub	sp, #12
 800795c:	af00      	add	r7, sp, #0
 800795e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8007960:	bf00      	nop
 8007962:	370c      	adds	r7, #12
 8007964:	46bd      	mov	sp, r7
 8007966:	f85d 7b04 	ldr.w	r7, [sp], #4
 800796a:	4770      	bx	lr

0800796c <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800796c:	b580      	push	{r7, lr}
 800796e:	b082      	sub	sp, #8
 8007970:	af00      	add	r7, sp, #0
 8007972:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8007974:	687b      	ldr	r3, [r7, #4]
 8007976:	2b00      	cmp	r3, #0
 8007978:	d101      	bne.n	800797e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800797a:	2301      	movs	r3, #1
 800797c:	e040      	b.n	8007a00 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800797e:	687b      	ldr	r3, [r7, #4]
 8007980:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8007982:	2b00      	cmp	r3, #0
 8007984:	d106      	bne.n	8007994 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8007986:	687b      	ldr	r3, [r7, #4]
 8007988:	2200      	movs	r2, #0
 800798a:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800798e:	6878      	ldr	r0, [r7, #4]
 8007990:	f7fa ffaa 	bl	80028e8 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8007994:	687b      	ldr	r3, [r7, #4]
 8007996:	2224      	movs	r2, #36	; 0x24
 8007998:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UART_DISABLE(huart);
 800799a:	687b      	ldr	r3, [r7, #4]
 800799c:	681b      	ldr	r3, [r3, #0]
 800799e:	681a      	ldr	r2, [r3, #0]
 80079a0:	687b      	ldr	r3, [r7, #4]
 80079a2:	681b      	ldr	r3, [r3, #0]
 80079a4:	f022 0201 	bic.w	r2, r2, #1
 80079a8:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80079aa:	6878      	ldr	r0, [r7, #4]
 80079ac:	f000 fa56 	bl	8007e5c <UART_SetConfig>
 80079b0:	4603      	mov	r3, r0
 80079b2:	2b01      	cmp	r3, #1
 80079b4:	d101      	bne.n	80079ba <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 80079b6:	2301      	movs	r3, #1
 80079b8:	e022      	b.n	8007a00 <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80079ba:	687b      	ldr	r3, [r7, #4]
 80079bc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80079be:	2b00      	cmp	r3, #0
 80079c0:	d002      	beq.n	80079c8 <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 80079c2:	6878      	ldr	r0, [r7, #4]
 80079c4:	f000 fcac 	bl	8008320 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80079c8:	687b      	ldr	r3, [r7, #4]
 80079ca:	681b      	ldr	r3, [r3, #0]
 80079cc:	685a      	ldr	r2, [r3, #4]
 80079ce:	687b      	ldr	r3, [r7, #4]
 80079d0:	681b      	ldr	r3, [r3, #0]
 80079d2:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80079d6:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80079d8:	687b      	ldr	r3, [r7, #4]
 80079da:	681b      	ldr	r3, [r3, #0]
 80079dc:	689a      	ldr	r2, [r3, #8]
 80079de:	687b      	ldr	r3, [r7, #4]
 80079e0:	681b      	ldr	r3, [r3, #0]
 80079e2:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80079e6:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 80079e8:	687b      	ldr	r3, [r7, #4]
 80079ea:	681b      	ldr	r3, [r3, #0]
 80079ec:	681a      	ldr	r2, [r3, #0]
 80079ee:	687b      	ldr	r3, [r7, #4]
 80079f0:	681b      	ldr	r3, [r3, #0]
 80079f2:	f042 0201 	orr.w	r2, r2, #1
 80079f6:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80079f8:	6878      	ldr	r0, [r7, #4]
 80079fa:	f000 fd33 	bl	8008464 <UART_CheckIdleState>
 80079fe:	4603      	mov	r3, r0
}
 8007a00:	4618      	mov	r0, r3
 8007a02:	3708      	adds	r7, #8
 8007a04:	46bd      	mov	sp, r7
 8007a06:	bd80      	pop	{r7, pc}

08007a08 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8007a08:	b580      	push	{r7, lr}
 8007a0a:	b088      	sub	sp, #32
 8007a0c:	af00      	add	r7, sp, #0
 8007a0e:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8007a10:	687b      	ldr	r3, [r7, #4]
 8007a12:	681b      	ldr	r3, [r3, #0]
 8007a14:	69db      	ldr	r3, [r3, #28]
 8007a16:	61fb      	str	r3, [r7, #28]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8007a18:	687b      	ldr	r3, [r7, #4]
 8007a1a:	681b      	ldr	r3, [r3, #0]
 8007a1c:	681b      	ldr	r3, [r3, #0]
 8007a1e:	61bb      	str	r3, [r7, #24]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8007a20:	687b      	ldr	r3, [r7, #4]
 8007a22:	681b      	ldr	r3, [r3, #0]
 8007a24:	689b      	ldr	r3, [r3, #8]
 8007a26:	617b      	str	r3, [r7, #20]

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 8007a28:	69fa      	ldr	r2, [r7, #28]
 8007a2a:	f640 030f 	movw	r3, #2063	; 0x80f
 8007a2e:	4013      	ands	r3, r2
 8007a30:	613b      	str	r3, [r7, #16]
  if (errorflags == 0U)
 8007a32:	693b      	ldr	r3, [r7, #16]
 8007a34:	2b00      	cmp	r3, #0
 8007a36:	d113      	bne.n	8007a60 <HAL_UART_IRQHandler+0x58>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE) != 0U)
 8007a38:	69fb      	ldr	r3, [r7, #28]
 8007a3a:	f003 0320 	and.w	r3, r3, #32
 8007a3e:	2b00      	cmp	r3, #0
 8007a40:	d00e      	beq.n	8007a60 <HAL_UART_IRQHandler+0x58>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8007a42:	69bb      	ldr	r3, [r7, #24]
 8007a44:	f003 0320 	and.w	r3, r3, #32
 8007a48:	2b00      	cmp	r3, #0
 8007a4a:	d009      	beq.n	8007a60 <HAL_UART_IRQHandler+0x58>
    {
      if (huart->RxISR != NULL)
 8007a4c:	687b      	ldr	r3, [r7, #4]
 8007a4e:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8007a50:	2b00      	cmp	r3, #0
 8007a52:	f000 81cc 	beq.w	8007dee <HAL_UART_IRQHandler+0x3e6>
      {
        huart->RxISR(huart);
 8007a56:	687b      	ldr	r3, [r7, #4]
 8007a58:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8007a5a:	6878      	ldr	r0, [r7, #4]
 8007a5c:	4798      	blx	r3
      }
      return;
 8007a5e:	e1c6      	b.n	8007dee <HAL_UART_IRQHandler+0x3e6>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 8007a60:	693b      	ldr	r3, [r7, #16]
 8007a62:	2b00      	cmp	r3, #0
 8007a64:	f000 80e3 	beq.w	8007c2e <HAL_UART_IRQHandler+0x226>
      && (((cr3its & USART_CR3_EIE) != 0U)
 8007a68:	697b      	ldr	r3, [r7, #20]
 8007a6a:	f003 0301 	and.w	r3, r3, #1
 8007a6e:	2b00      	cmp	r3, #0
 8007a70:	d105      	bne.n	8007a7e <HAL_UART_IRQHandler+0x76>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 8007a72:	69ba      	ldr	r2, [r7, #24]
 8007a74:	4ba5      	ldr	r3, [pc, #660]	; (8007d0c <HAL_UART_IRQHandler+0x304>)
 8007a76:	4013      	ands	r3, r2
 8007a78:	2b00      	cmp	r3, #0
 8007a7a:	f000 80d8 	beq.w	8007c2e <HAL_UART_IRQHandler+0x226>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8007a7e:	69fb      	ldr	r3, [r7, #28]
 8007a80:	f003 0301 	and.w	r3, r3, #1
 8007a84:	2b00      	cmp	r3, #0
 8007a86:	d010      	beq.n	8007aaa <HAL_UART_IRQHandler+0xa2>
 8007a88:	69bb      	ldr	r3, [r7, #24]
 8007a8a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007a8e:	2b00      	cmp	r3, #0
 8007a90:	d00b      	beq.n	8007aaa <HAL_UART_IRQHandler+0xa2>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8007a92:	687b      	ldr	r3, [r7, #4]
 8007a94:	681b      	ldr	r3, [r3, #0]
 8007a96:	2201      	movs	r2, #1
 8007a98:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8007a9a:	687b      	ldr	r3, [r7, #4]
 8007a9c:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8007aa0:	f043 0201 	orr.w	r2, r3, #1
 8007aa4:	687b      	ldr	r3, [r7, #4]
 8007aa6:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8007aaa:	69fb      	ldr	r3, [r7, #28]
 8007aac:	f003 0302 	and.w	r3, r3, #2
 8007ab0:	2b00      	cmp	r3, #0
 8007ab2:	d010      	beq.n	8007ad6 <HAL_UART_IRQHandler+0xce>
 8007ab4:	697b      	ldr	r3, [r7, #20]
 8007ab6:	f003 0301 	and.w	r3, r3, #1
 8007aba:	2b00      	cmp	r3, #0
 8007abc:	d00b      	beq.n	8007ad6 <HAL_UART_IRQHandler+0xce>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8007abe:	687b      	ldr	r3, [r7, #4]
 8007ac0:	681b      	ldr	r3, [r3, #0]
 8007ac2:	2202      	movs	r2, #2
 8007ac4:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8007ac6:	687b      	ldr	r3, [r7, #4]
 8007ac8:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8007acc:	f043 0204 	orr.w	r2, r3, #4
 8007ad0:	687b      	ldr	r3, [r7, #4]
 8007ad2:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8007ad6:	69fb      	ldr	r3, [r7, #28]
 8007ad8:	f003 0304 	and.w	r3, r3, #4
 8007adc:	2b00      	cmp	r3, #0
 8007ade:	d010      	beq.n	8007b02 <HAL_UART_IRQHandler+0xfa>
 8007ae0:	697b      	ldr	r3, [r7, #20]
 8007ae2:	f003 0301 	and.w	r3, r3, #1
 8007ae6:	2b00      	cmp	r3, #0
 8007ae8:	d00b      	beq.n	8007b02 <HAL_UART_IRQHandler+0xfa>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8007aea:	687b      	ldr	r3, [r7, #4]
 8007aec:	681b      	ldr	r3, [r3, #0]
 8007aee:	2204      	movs	r2, #4
 8007af0:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8007af2:	687b      	ldr	r3, [r7, #4]
 8007af4:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8007af8:	f043 0202 	orr.w	r2, r3, #2
 8007afc:	687b      	ldr	r3, [r7, #4]
 8007afe:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 8007b02:	69fb      	ldr	r3, [r7, #28]
 8007b04:	f003 0308 	and.w	r3, r3, #8
 8007b08:	2b00      	cmp	r3, #0
 8007b0a:	d015      	beq.n	8007b38 <HAL_UART_IRQHandler+0x130>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8007b0c:	69bb      	ldr	r3, [r7, #24]
 8007b0e:	f003 0320 	and.w	r3, r3, #32
 8007b12:	2b00      	cmp	r3, #0
 8007b14:	d104      	bne.n	8007b20 <HAL_UART_IRQHandler+0x118>
            ((cr3its & USART_CR3_EIE) != 0U)))
 8007b16:	697b      	ldr	r3, [r7, #20]
 8007b18:	f003 0301 	and.w	r3, r3, #1
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8007b1c:	2b00      	cmp	r3, #0
 8007b1e:	d00b      	beq.n	8007b38 <HAL_UART_IRQHandler+0x130>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8007b20:	687b      	ldr	r3, [r7, #4]
 8007b22:	681b      	ldr	r3, [r3, #0]
 8007b24:	2208      	movs	r2, #8
 8007b26:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8007b28:	687b      	ldr	r3, [r7, #4]
 8007b2a:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8007b2e:	f043 0208 	orr.w	r2, r3, #8
 8007b32:	687b      	ldr	r3, [r7, #4]
 8007b34:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8007b38:	69fb      	ldr	r3, [r7, #28]
 8007b3a:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8007b3e:	2b00      	cmp	r3, #0
 8007b40:	d011      	beq.n	8007b66 <HAL_UART_IRQHandler+0x15e>
 8007b42:	69bb      	ldr	r3, [r7, #24]
 8007b44:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8007b48:	2b00      	cmp	r3, #0
 8007b4a:	d00c      	beq.n	8007b66 <HAL_UART_IRQHandler+0x15e>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8007b4c:	687b      	ldr	r3, [r7, #4]
 8007b4e:	681b      	ldr	r3, [r3, #0]
 8007b50:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8007b54:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 8007b56:	687b      	ldr	r3, [r7, #4]
 8007b58:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8007b5c:	f043 0220 	orr.w	r2, r3, #32
 8007b60:	687b      	ldr	r3, [r7, #4]
 8007b62:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8007b66:	687b      	ldr	r3, [r7, #4]
 8007b68:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8007b6c:	2b00      	cmp	r3, #0
 8007b6e:	f000 8140 	beq.w	8007df2 <HAL_UART_IRQHandler+0x3ea>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE) != 0U)
 8007b72:	69fb      	ldr	r3, [r7, #28]
 8007b74:	f003 0320 	and.w	r3, r3, #32
 8007b78:	2b00      	cmp	r3, #0
 8007b7a:	d00c      	beq.n	8007b96 <HAL_UART_IRQHandler+0x18e>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8007b7c:	69bb      	ldr	r3, [r7, #24]
 8007b7e:	f003 0320 	and.w	r3, r3, #32
 8007b82:	2b00      	cmp	r3, #0
 8007b84:	d007      	beq.n	8007b96 <HAL_UART_IRQHandler+0x18e>
      {
        if (huart->RxISR != NULL)
 8007b86:	687b      	ldr	r3, [r7, #4]
 8007b88:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8007b8a:	2b00      	cmp	r3, #0
 8007b8c:	d003      	beq.n	8007b96 <HAL_UART_IRQHandler+0x18e>
        {
          huart->RxISR(huart);
 8007b8e:	687b      	ldr	r3, [r7, #4]
 8007b90:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8007b92:	6878      	ldr	r0, [r7, #4]
 8007b94:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 8007b96:	687b      	ldr	r3, [r7, #4]
 8007b98:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8007b9c:	60fb      	str	r3, [r7, #12]
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8007b9e:	687b      	ldr	r3, [r7, #4]
 8007ba0:	681b      	ldr	r3, [r3, #0]
 8007ba2:	689b      	ldr	r3, [r3, #8]
 8007ba4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007ba8:	2b40      	cmp	r3, #64	; 0x40
 8007baa:	d004      	beq.n	8007bb6 <HAL_UART_IRQHandler+0x1ae>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8007bac:	68fb      	ldr	r3, [r7, #12]
 8007bae:	f003 0328 	and.w	r3, r3, #40	; 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8007bb2:	2b00      	cmp	r3, #0
 8007bb4:	d031      	beq.n	8007c1a <HAL_UART_IRQHandler+0x212>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8007bb6:	6878      	ldr	r0, [r7, #4]
 8007bb8:	f000 fd19 	bl	80085ee <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007bbc:	687b      	ldr	r3, [r7, #4]
 8007bbe:	681b      	ldr	r3, [r3, #0]
 8007bc0:	689b      	ldr	r3, [r3, #8]
 8007bc2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007bc6:	2b40      	cmp	r3, #64	; 0x40
 8007bc8:	d123      	bne.n	8007c12 <HAL_UART_IRQHandler+0x20a>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8007bca:	687b      	ldr	r3, [r7, #4]
 8007bcc:	681b      	ldr	r3, [r3, #0]
 8007bce:	689a      	ldr	r2, [r3, #8]
 8007bd0:	687b      	ldr	r3, [r7, #4]
 8007bd2:	681b      	ldr	r3, [r3, #0]
 8007bd4:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8007bd8:	609a      	str	r2, [r3, #8]

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8007bda:	687b      	ldr	r3, [r7, #4]
 8007bdc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007bde:	2b00      	cmp	r3, #0
 8007be0:	d013      	beq.n	8007c0a <HAL_UART_IRQHandler+0x202>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8007be2:	687b      	ldr	r3, [r7, #4]
 8007be4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007be6:	4a4a      	ldr	r2, [pc, #296]	; (8007d10 <HAL_UART_IRQHandler+0x308>)
 8007be8:	651a      	str	r2, [r3, #80]	; 0x50

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8007bea:	687b      	ldr	r3, [r7, #4]
 8007bec:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007bee:	4618      	mov	r0, r3
 8007bf0:	f7fc f838 	bl	8003c64 <HAL_DMA_Abort_IT>
 8007bf4:	4603      	mov	r3, r0
 8007bf6:	2b00      	cmp	r3, #0
 8007bf8:	d017      	beq.n	8007c2a <HAL_UART_IRQHandler+0x222>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8007bfa:	687b      	ldr	r3, [r7, #4]
 8007bfc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007bfe:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007c00:	687a      	ldr	r2, [r7, #4]
 8007c02:	6f12      	ldr	r2, [r2, #112]	; 0x70
 8007c04:	4610      	mov	r0, r2
 8007c06:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007c08:	e00f      	b.n	8007c2a <HAL_UART_IRQHandler+0x222>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8007c0a:	6878      	ldr	r0, [r7, #4]
 8007c0c:	f000 f906 	bl	8007e1c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007c10:	e00b      	b.n	8007c2a <HAL_UART_IRQHandler+0x222>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8007c12:	6878      	ldr	r0, [r7, #4]
 8007c14:	f000 f902 	bl	8007e1c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007c18:	e007      	b.n	8007c2a <HAL_UART_IRQHandler+0x222>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8007c1a:	6878      	ldr	r0, [r7, #4]
 8007c1c:	f000 f8fe 	bl	8007e1c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007c20:	687b      	ldr	r3, [r7, #4]
 8007c22:	2200      	movs	r2, #0
 8007c24:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
      }
    }
    return;
 8007c28:	e0e3      	b.n	8007df2 <HAL_UART_IRQHandler+0x3ea>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007c2a:	bf00      	nop
    return;
 8007c2c:	e0e1      	b.n	8007df2 <HAL_UART_IRQHandler+0x3ea>

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007c2e:	687b      	ldr	r3, [r7, #4]
 8007c30:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8007c32:	2b01      	cmp	r3, #1
 8007c34:	f040 80a7 	bne.w	8007d86 <HAL_UART_IRQHandler+0x37e>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 8007c38:	69fb      	ldr	r3, [r7, #28]
 8007c3a:	f003 0310 	and.w	r3, r3, #16
 8007c3e:	2b00      	cmp	r3, #0
 8007c40:	f000 80a1 	beq.w	8007d86 <HAL_UART_IRQHandler+0x37e>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8007c44:	69bb      	ldr	r3, [r7, #24]
 8007c46:	f003 0310 	and.w	r3, r3, #16
 8007c4a:	2b00      	cmp	r3, #0
 8007c4c:	f000 809b 	beq.w	8007d86 <HAL_UART_IRQHandler+0x37e>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8007c50:	687b      	ldr	r3, [r7, #4]
 8007c52:	681b      	ldr	r3, [r3, #0]
 8007c54:	2210      	movs	r2, #16
 8007c56:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007c58:	687b      	ldr	r3, [r7, #4]
 8007c5a:	681b      	ldr	r3, [r3, #0]
 8007c5c:	689b      	ldr	r3, [r3, #8]
 8007c5e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007c62:	2b40      	cmp	r3, #64	; 0x40
 8007c64:	d156      	bne.n	8007d14 <HAL_UART_IRQHandler+0x30c>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8007c66:	687b      	ldr	r3, [r7, #4]
 8007c68:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007c6a:	681b      	ldr	r3, [r3, #0]
 8007c6c:	685b      	ldr	r3, [r3, #4]
 8007c6e:	813b      	strh	r3, [r7, #8]
      if ((nb_remaining_rx_data > 0U)
 8007c70:	893b      	ldrh	r3, [r7, #8]
 8007c72:	2b00      	cmp	r3, #0
 8007c74:	f000 80bf 	beq.w	8007df6 <HAL_UART_IRQHandler+0x3ee>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8007c78:	687b      	ldr	r3, [r7, #4]
 8007c7a:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 8007c7e:	893a      	ldrh	r2, [r7, #8]
 8007c80:	429a      	cmp	r2, r3
 8007c82:	f080 80b8 	bcs.w	8007df6 <HAL_UART_IRQHandler+0x3ee>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8007c86:	687b      	ldr	r3, [r7, #4]
 8007c88:	893a      	ldrh	r2, [r7, #8]
 8007c8a:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8007c8e:	687b      	ldr	r3, [r7, #4]
 8007c90:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007c92:	69db      	ldr	r3, [r3, #28]
 8007c94:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8007c98:	d02a      	beq.n	8007cf0 <HAL_UART_IRQHandler+0x2e8>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8007c9a:	687b      	ldr	r3, [r7, #4]
 8007c9c:	681b      	ldr	r3, [r3, #0]
 8007c9e:	681a      	ldr	r2, [r3, #0]
 8007ca0:	687b      	ldr	r3, [r7, #4]
 8007ca2:	681b      	ldr	r3, [r3, #0]
 8007ca4:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8007ca8:	601a      	str	r2, [r3, #0]
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007caa:	687b      	ldr	r3, [r7, #4]
 8007cac:	681b      	ldr	r3, [r3, #0]
 8007cae:	689a      	ldr	r2, [r3, #8]
 8007cb0:	687b      	ldr	r3, [r7, #4]
 8007cb2:	681b      	ldr	r3, [r3, #0]
 8007cb4:	f022 0201 	bic.w	r2, r2, #1
 8007cb8:	609a      	str	r2, [r3, #8]

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8007cba:	687b      	ldr	r3, [r7, #4]
 8007cbc:	681b      	ldr	r3, [r3, #0]
 8007cbe:	689a      	ldr	r2, [r3, #8]
 8007cc0:	687b      	ldr	r3, [r7, #4]
 8007cc2:	681b      	ldr	r3, [r3, #0]
 8007cc4:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8007cc8:	609a      	str	r2, [r3, #8]

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8007cca:	687b      	ldr	r3, [r7, #4]
 8007ccc:	2220      	movs	r2, #32
 8007cce:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007cd0:	687b      	ldr	r3, [r7, #4]
 8007cd2:	2200      	movs	r2, #0
 8007cd4:	661a      	str	r2, [r3, #96]	; 0x60

          CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007cd6:	687b      	ldr	r3, [r7, #4]
 8007cd8:	681b      	ldr	r3, [r3, #0]
 8007cda:	681a      	ldr	r2, [r3, #0]
 8007cdc:	687b      	ldr	r3, [r7, #4]
 8007cde:	681b      	ldr	r3, [r3, #0]
 8007ce0:	f022 0210 	bic.w	r2, r2, #16
 8007ce4:	601a      	str	r2, [r3, #0]

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8007ce6:	687b      	ldr	r3, [r7, #4]
 8007ce8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007cea:	4618      	mov	r0, r3
 8007cec:	f7fb ff4a 	bl	8003b84 <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8007cf0:	687b      	ldr	r3, [r7, #4]
 8007cf2:	f8b3 2058 	ldrh.w	r2, [r3, #88]	; 0x58
 8007cf6:	687b      	ldr	r3, [r7, #4]
 8007cf8:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8007cfc:	b29b      	uxth	r3, r3
 8007cfe:	1ad3      	subs	r3, r2, r3
 8007d00:	b29b      	uxth	r3, r3
 8007d02:	4619      	mov	r1, r3
 8007d04:	6878      	ldr	r0, [r7, #4]
 8007d06:	f000 f893 	bl	8007e30 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8007d0a:	e074      	b.n	8007df6 <HAL_UART_IRQHandler+0x3ee>
 8007d0c:	04000120 	.word	0x04000120
 8007d10:	0800864d 	.word	0x0800864d
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8007d14:	687b      	ldr	r3, [r7, #4]
 8007d16:	f8b3 2058 	ldrh.w	r2, [r3, #88]	; 0x58
 8007d1a:	687b      	ldr	r3, [r7, #4]
 8007d1c:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8007d20:	b29b      	uxth	r3, r3
 8007d22:	1ad3      	subs	r3, r2, r3
 8007d24:	817b      	strh	r3, [r7, #10]
      if ((huart->RxXferCount > 0U)
 8007d26:	687b      	ldr	r3, [r7, #4]
 8007d28:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8007d2c:	b29b      	uxth	r3, r3
 8007d2e:	2b00      	cmp	r3, #0
 8007d30:	d063      	beq.n	8007dfa <HAL_UART_IRQHandler+0x3f2>
          && (nb_rx_data > 0U))
 8007d32:	897b      	ldrh	r3, [r7, #10]
 8007d34:	2b00      	cmp	r3, #0
 8007d36:	d060      	beq.n	8007dfa <HAL_UART_IRQHandler+0x3f2>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8007d38:	687b      	ldr	r3, [r7, #4]
 8007d3a:	681b      	ldr	r3, [r3, #0]
 8007d3c:	681a      	ldr	r2, [r3, #0]
 8007d3e:	687b      	ldr	r3, [r7, #4]
 8007d40:	681b      	ldr	r3, [r3, #0]
 8007d42:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8007d46:	601a      	str	r2, [r3, #0]

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007d48:	687b      	ldr	r3, [r7, #4]
 8007d4a:	681b      	ldr	r3, [r3, #0]
 8007d4c:	689a      	ldr	r2, [r3, #8]
 8007d4e:	687b      	ldr	r3, [r7, #4]
 8007d50:	681b      	ldr	r3, [r3, #0]
 8007d52:	f022 0201 	bic.w	r2, r2, #1
 8007d56:	609a      	str	r2, [r3, #8]

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8007d58:	687b      	ldr	r3, [r7, #4]
 8007d5a:	2220      	movs	r2, #32
 8007d5c:	67da      	str	r2, [r3, #124]	; 0x7c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007d5e:	687b      	ldr	r3, [r7, #4]
 8007d60:	2200      	movs	r2, #0
 8007d62:	661a      	str	r2, [r3, #96]	; 0x60

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8007d64:	687b      	ldr	r3, [r7, #4]
 8007d66:	2200      	movs	r2, #0
 8007d68:	665a      	str	r2, [r3, #100]	; 0x64

        CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007d6a:	687b      	ldr	r3, [r7, #4]
 8007d6c:	681b      	ldr	r3, [r3, #0]
 8007d6e:	681a      	ldr	r2, [r3, #0]
 8007d70:	687b      	ldr	r3, [r7, #4]
 8007d72:	681b      	ldr	r3, [r3, #0]
 8007d74:	f022 0210 	bic.w	r2, r2, #16
 8007d78:	601a      	str	r2, [r3, #0]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8007d7a:	897b      	ldrh	r3, [r7, #10]
 8007d7c:	4619      	mov	r1, r3
 8007d7e:	6878      	ldr	r0, [r7, #4]
 8007d80:	f000 f856 	bl	8007e30 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8007d84:	e039      	b.n	8007dfa <HAL_UART_IRQHandler+0x3f2>
  }
#if defined(USART_CR1_UESM)
#if defined(USART_CR3_WUFIE)

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 8007d86:	69fb      	ldr	r3, [r7, #28]
 8007d88:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8007d8c:	2b00      	cmp	r3, #0
 8007d8e:	d00d      	beq.n	8007dac <HAL_UART_IRQHandler+0x3a4>
 8007d90:	697b      	ldr	r3, [r7, #20]
 8007d92:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8007d96:	2b00      	cmp	r3, #0
 8007d98:	d008      	beq.n	8007dac <HAL_UART_IRQHandler+0x3a4>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8007d9a:	687b      	ldr	r3, [r7, #4]
 8007d9c:	681b      	ldr	r3, [r3, #0]
 8007d9e:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 8007da2:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 8007da4:	6878      	ldr	r0, [r7, #4]
 8007da6:	f000 f84f 	bl	8007e48 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8007daa:	e029      	b.n	8007e00 <HAL_UART_IRQHandler+0x3f8>
  }
#endif /* USART_CR3_WUFIE */
#endif /* USART_CR1_UESM */

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE) != 0U)
 8007dac:	69fb      	ldr	r3, [r7, #28]
 8007dae:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007db2:	2b00      	cmp	r3, #0
 8007db4:	d00d      	beq.n	8007dd2 <HAL_UART_IRQHandler+0x3ca>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 8007db6:	69bb      	ldr	r3, [r7, #24]
 8007db8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007dbc:	2b00      	cmp	r3, #0
 8007dbe:	d008      	beq.n	8007dd2 <HAL_UART_IRQHandler+0x3ca>
  {
    if (huart->TxISR != NULL)
 8007dc0:	687b      	ldr	r3, [r7, #4]
 8007dc2:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8007dc4:	2b00      	cmp	r3, #0
 8007dc6:	d01a      	beq.n	8007dfe <HAL_UART_IRQHandler+0x3f6>
    {
      huart->TxISR(huart);
 8007dc8:	687b      	ldr	r3, [r7, #4]
 8007dca:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8007dcc:	6878      	ldr	r0, [r7, #4]
 8007dce:	4798      	blx	r3
    }
    return;
 8007dd0:	e015      	b.n	8007dfe <HAL_UART_IRQHandler+0x3f6>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8007dd2:	69fb      	ldr	r3, [r7, #28]
 8007dd4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007dd8:	2b00      	cmp	r3, #0
 8007dda:	d011      	beq.n	8007e00 <HAL_UART_IRQHandler+0x3f8>
 8007ddc:	69bb      	ldr	r3, [r7, #24]
 8007dde:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007de2:	2b00      	cmp	r3, #0
 8007de4:	d00c      	beq.n	8007e00 <HAL_UART_IRQHandler+0x3f8>
  {
    UART_EndTransmit_IT(huart);
 8007de6:	6878      	ldr	r0, [r7, #4]
 8007de8:	f000 fc46 	bl	8008678 <UART_EndTransmit_IT>
    return;
 8007dec:	e008      	b.n	8007e00 <HAL_UART_IRQHandler+0x3f8>
      return;
 8007dee:	bf00      	nop
 8007df0:	e006      	b.n	8007e00 <HAL_UART_IRQHandler+0x3f8>
    return;
 8007df2:	bf00      	nop
 8007df4:	e004      	b.n	8007e00 <HAL_UART_IRQHandler+0x3f8>
      return;
 8007df6:	bf00      	nop
 8007df8:	e002      	b.n	8007e00 <HAL_UART_IRQHandler+0x3f8>
      return;
 8007dfa:	bf00      	nop
 8007dfc:	e000      	b.n	8007e00 <HAL_UART_IRQHandler+0x3f8>
    return;
 8007dfe:	bf00      	nop
  }

}
 8007e00:	3720      	adds	r7, #32
 8007e02:	46bd      	mov	sp, r7
 8007e04:	bd80      	pop	{r7, pc}
 8007e06:	bf00      	nop

08007e08 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8007e08:	b480      	push	{r7}
 8007e0a:	b083      	sub	sp, #12
 8007e0c:	af00      	add	r7, sp, #0
 8007e0e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 8007e10:	bf00      	nop
 8007e12:	370c      	adds	r7, #12
 8007e14:	46bd      	mov	sp, r7
 8007e16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e1a:	4770      	bx	lr

08007e1c <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8007e1c:	b480      	push	{r7}
 8007e1e:	b083      	sub	sp, #12
 8007e20:	af00      	add	r7, sp, #0
 8007e22:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8007e24:	bf00      	nop
 8007e26:	370c      	adds	r7, #12
 8007e28:	46bd      	mov	sp, r7
 8007e2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e2e:	4770      	bx	lr

08007e30 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8007e30:	b480      	push	{r7}
 8007e32:	b083      	sub	sp, #12
 8007e34:	af00      	add	r7, sp, #0
 8007e36:	6078      	str	r0, [r7, #4]
 8007e38:	460b      	mov	r3, r1
 8007e3a:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8007e3c:	bf00      	nop
 8007e3e:	370c      	adds	r7, #12
 8007e40:	46bd      	mov	sp, r7
 8007e42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e46:	4770      	bx	lr

08007e48 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 8007e48:	b480      	push	{r7}
 8007e4a:	b083      	sub	sp, #12
 8007e4c:	af00      	add	r7, sp, #0
 8007e4e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 8007e50:	bf00      	nop
 8007e52:	370c      	adds	r7, #12
 8007e54:	46bd      	mov	sp, r7
 8007e56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e5a:	4770      	bx	lr

08007e5c <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8007e5c:	b580      	push	{r7, lr}
 8007e5e:	b088      	sub	sp, #32
 8007e60:	af00      	add	r7, sp, #0
 8007e62:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8007e64:	2300      	movs	r3, #0
 8007e66:	77bb      	strb	r3, [r7, #30]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8007e68:	687b      	ldr	r3, [r7, #4]
 8007e6a:	689a      	ldr	r2, [r3, #8]
 8007e6c:	687b      	ldr	r3, [r7, #4]
 8007e6e:	691b      	ldr	r3, [r3, #16]
 8007e70:	431a      	orrs	r2, r3
 8007e72:	687b      	ldr	r3, [r7, #4]
 8007e74:	695b      	ldr	r3, [r3, #20]
 8007e76:	431a      	orrs	r2, r3
 8007e78:	687b      	ldr	r3, [r7, #4]
 8007e7a:	69db      	ldr	r3, [r3, #28]
 8007e7c:	4313      	orrs	r3, r2
 8007e7e:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8007e80:	687b      	ldr	r3, [r7, #4]
 8007e82:	681b      	ldr	r3, [r3, #0]
 8007e84:	681a      	ldr	r2, [r3, #0]
 8007e86:	4ba7      	ldr	r3, [pc, #668]	; (8008124 <UART_SetConfig+0x2c8>)
 8007e88:	4013      	ands	r3, r2
 8007e8a:	687a      	ldr	r2, [r7, #4]
 8007e8c:	6812      	ldr	r2, [r2, #0]
 8007e8e:	6979      	ldr	r1, [r7, #20]
 8007e90:	430b      	orrs	r3, r1
 8007e92:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8007e94:	687b      	ldr	r3, [r7, #4]
 8007e96:	681b      	ldr	r3, [r3, #0]
 8007e98:	685b      	ldr	r3, [r3, #4]
 8007e9a:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8007e9e:	687b      	ldr	r3, [r7, #4]
 8007ea0:	68da      	ldr	r2, [r3, #12]
 8007ea2:	687b      	ldr	r3, [r7, #4]
 8007ea4:	681b      	ldr	r3, [r3, #0]
 8007ea6:	430a      	orrs	r2, r1
 8007ea8:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8007eaa:	687b      	ldr	r3, [r7, #4]
 8007eac:	699b      	ldr	r3, [r3, #24]
 8007eae:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 8007eb0:	687b      	ldr	r3, [r7, #4]
 8007eb2:	6a1b      	ldr	r3, [r3, #32]
 8007eb4:	697a      	ldr	r2, [r7, #20]
 8007eb6:	4313      	orrs	r3, r2
 8007eb8:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8007eba:	687b      	ldr	r3, [r7, #4]
 8007ebc:	681b      	ldr	r3, [r3, #0]
 8007ebe:	689b      	ldr	r3, [r3, #8]
 8007ec0:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 8007ec4:	687b      	ldr	r3, [r7, #4]
 8007ec6:	681b      	ldr	r3, [r3, #0]
 8007ec8:	697a      	ldr	r2, [r7, #20]
 8007eca:	430a      	orrs	r2, r1
 8007ecc:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8007ece:	687b      	ldr	r3, [r7, #4]
 8007ed0:	681b      	ldr	r3, [r3, #0]
 8007ed2:	4a95      	ldr	r2, [pc, #596]	; (8008128 <UART_SetConfig+0x2cc>)
 8007ed4:	4293      	cmp	r3, r2
 8007ed6:	d120      	bne.n	8007f1a <UART_SetConfig+0xbe>
 8007ed8:	4b94      	ldr	r3, [pc, #592]	; (800812c <UART_SetConfig+0x2d0>)
 8007eda:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007ede:	f003 0303 	and.w	r3, r3, #3
 8007ee2:	2b03      	cmp	r3, #3
 8007ee4:	d816      	bhi.n	8007f14 <UART_SetConfig+0xb8>
 8007ee6:	a201      	add	r2, pc, #4	; (adr r2, 8007eec <UART_SetConfig+0x90>)
 8007ee8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007eec:	08007efd 	.word	0x08007efd
 8007ef0:	08007f09 	.word	0x08007f09
 8007ef4:	08007f03 	.word	0x08007f03
 8007ef8:	08007f0f 	.word	0x08007f0f
 8007efc:	2301      	movs	r3, #1
 8007efe:	77fb      	strb	r3, [r7, #31]
 8007f00:	e14f      	b.n	80081a2 <UART_SetConfig+0x346>
 8007f02:	2302      	movs	r3, #2
 8007f04:	77fb      	strb	r3, [r7, #31]
 8007f06:	e14c      	b.n	80081a2 <UART_SetConfig+0x346>
 8007f08:	2304      	movs	r3, #4
 8007f0a:	77fb      	strb	r3, [r7, #31]
 8007f0c:	e149      	b.n	80081a2 <UART_SetConfig+0x346>
 8007f0e:	2308      	movs	r3, #8
 8007f10:	77fb      	strb	r3, [r7, #31]
 8007f12:	e146      	b.n	80081a2 <UART_SetConfig+0x346>
 8007f14:	2310      	movs	r3, #16
 8007f16:	77fb      	strb	r3, [r7, #31]
 8007f18:	e143      	b.n	80081a2 <UART_SetConfig+0x346>
 8007f1a:	687b      	ldr	r3, [r7, #4]
 8007f1c:	681b      	ldr	r3, [r3, #0]
 8007f1e:	4a84      	ldr	r2, [pc, #528]	; (8008130 <UART_SetConfig+0x2d4>)
 8007f20:	4293      	cmp	r3, r2
 8007f22:	d132      	bne.n	8007f8a <UART_SetConfig+0x12e>
 8007f24:	4b81      	ldr	r3, [pc, #516]	; (800812c <UART_SetConfig+0x2d0>)
 8007f26:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007f2a:	f003 030c 	and.w	r3, r3, #12
 8007f2e:	2b0c      	cmp	r3, #12
 8007f30:	d828      	bhi.n	8007f84 <UART_SetConfig+0x128>
 8007f32:	a201      	add	r2, pc, #4	; (adr r2, 8007f38 <UART_SetConfig+0xdc>)
 8007f34:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007f38:	08007f6d 	.word	0x08007f6d
 8007f3c:	08007f85 	.word	0x08007f85
 8007f40:	08007f85 	.word	0x08007f85
 8007f44:	08007f85 	.word	0x08007f85
 8007f48:	08007f79 	.word	0x08007f79
 8007f4c:	08007f85 	.word	0x08007f85
 8007f50:	08007f85 	.word	0x08007f85
 8007f54:	08007f85 	.word	0x08007f85
 8007f58:	08007f73 	.word	0x08007f73
 8007f5c:	08007f85 	.word	0x08007f85
 8007f60:	08007f85 	.word	0x08007f85
 8007f64:	08007f85 	.word	0x08007f85
 8007f68:	08007f7f 	.word	0x08007f7f
 8007f6c:	2300      	movs	r3, #0
 8007f6e:	77fb      	strb	r3, [r7, #31]
 8007f70:	e117      	b.n	80081a2 <UART_SetConfig+0x346>
 8007f72:	2302      	movs	r3, #2
 8007f74:	77fb      	strb	r3, [r7, #31]
 8007f76:	e114      	b.n	80081a2 <UART_SetConfig+0x346>
 8007f78:	2304      	movs	r3, #4
 8007f7a:	77fb      	strb	r3, [r7, #31]
 8007f7c:	e111      	b.n	80081a2 <UART_SetConfig+0x346>
 8007f7e:	2308      	movs	r3, #8
 8007f80:	77fb      	strb	r3, [r7, #31]
 8007f82:	e10e      	b.n	80081a2 <UART_SetConfig+0x346>
 8007f84:	2310      	movs	r3, #16
 8007f86:	77fb      	strb	r3, [r7, #31]
 8007f88:	e10b      	b.n	80081a2 <UART_SetConfig+0x346>
 8007f8a:	687b      	ldr	r3, [r7, #4]
 8007f8c:	681b      	ldr	r3, [r3, #0]
 8007f8e:	4a69      	ldr	r2, [pc, #420]	; (8008134 <UART_SetConfig+0x2d8>)
 8007f90:	4293      	cmp	r3, r2
 8007f92:	d120      	bne.n	8007fd6 <UART_SetConfig+0x17a>
 8007f94:	4b65      	ldr	r3, [pc, #404]	; (800812c <UART_SetConfig+0x2d0>)
 8007f96:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007f9a:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8007f9e:	2b30      	cmp	r3, #48	; 0x30
 8007fa0:	d013      	beq.n	8007fca <UART_SetConfig+0x16e>
 8007fa2:	2b30      	cmp	r3, #48	; 0x30
 8007fa4:	d814      	bhi.n	8007fd0 <UART_SetConfig+0x174>
 8007fa6:	2b20      	cmp	r3, #32
 8007fa8:	d009      	beq.n	8007fbe <UART_SetConfig+0x162>
 8007faa:	2b20      	cmp	r3, #32
 8007fac:	d810      	bhi.n	8007fd0 <UART_SetConfig+0x174>
 8007fae:	2b00      	cmp	r3, #0
 8007fb0:	d002      	beq.n	8007fb8 <UART_SetConfig+0x15c>
 8007fb2:	2b10      	cmp	r3, #16
 8007fb4:	d006      	beq.n	8007fc4 <UART_SetConfig+0x168>
 8007fb6:	e00b      	b.n	8007fd0 <UART_SetConfig+0x174>
 8007fb8:	2300      	movs	r3, #0
 8007fba:	77fb      	strb	r3, [r7, #31]
 8007fbc:	e0f1      	b.n	80081a2 <UART_SetConfig+0x346>
 8007fbe:	2302      	movs	r3, #2
 8007fc0:	77fb      	strb	r3, [r7, #31]
 8007fc2:	e0ee      	b.n	80081a2 <UART_SetConfig+0x346>
 8007fc4:	2304      	movs	r3, #4
 8007fc6:	77fb      	strb	r3, [r7, #31]
 8007fc8:	e0eb      	b.n	80081a2 <UART_SetConfig+0x346>
 8007fca:	2308      	movs	r3, #8
 8007fcc:	77fb      	strb	r3, [r7, #31]
 8007fce:	e0e8      	b.n	80081a2 <UART_SetConfig+0x346>
 8007fd0:	2310      	movs	r3, #16
 8007fd2:	77fb      	strb	r3, [r7, #31]
 8007fd4:	e0e5      	b.n	80081a2 <UART_SetConfig+0x346>
 8007fd6:	687b      	ldr	r3, [r7, #4]
 8007fd8:	681b      	ldr	r3, [r3, #0]
 8007fda:	4a57      	ldr	r2, [pc, #348]	; (8008138 <UART_SetConfig+0x2dc>)
 8007fdc:	4293      	cmp	r3, r2
 8007fde:	d120      	bne.n	8008022 <UART_SetConfig+0x1c6>
 8007fe0:	4b52      	ldr	r3, [pc, #328]	; (800812c <UART_SetConfig+0x2d0>)
 8007fe2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007fe6:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 8007fea:	2bc0      	cmp	r3, #192	; 0xc0
 8007fec:	d013      	beq.n	8008016 <UART_SetConfig+0x1ba>
 8007fee:	2bc0      	cmp	r3, #192	; 0xc0
 8007ff0:	d814      	bhi.n	800801c <UART_SetConfig+0x1c0>
 8007ff2:	2b80      	cmp	r3, #128	; 0x80
 8007ff4:	d009      	beq.n	800800a <UART_SetConfig+0x1ae>
 8007ff6:	2b80      	cmp	r3, #128	; 0x80
 8007ff8:	d810      	bhi.n	800801c <UART_SetConfig+0x1c0>
 8007ffa:	2b00      	cmp	r3, #0
 8007ffc:	d002      	beq.n	8008004 <UART_SetConfig+0x1a8>
 8007ffe:	2b40      	cmp	r3, #64	; 0x40
 8008000:	d006      	beq.n	8008010 <UART_SetConfig+0x1b4>
 8008002:	e00b      	b.n	800801c <UART_SetConfig+0x1c0>
 8008004:	2300      	movs	r3, #0
 8008006:	77fb      	strb	r3, [r7, #31]
 8008008:	e0cb      	b.n	80081a2 <UART_SetConfig+0x346>
 800800a:	2302      	movs	r3, #2
 800800c:	77fb      	strb	r3, [r7, #31]
 800800e:	e0c8      	b.n	80081a2 <UART_SetConfig+0x346>
 8008010:	2304      	movs	r3, #4
 8008012:	77fb      	strb	r3, [r7, #31]
 8008014:	e0c5      	b.n	80081a2 <UART_SetConfig+0x346>
 8008016:	2308      	movs	r3, #8
 8008018:	77fb      	strb	r3, [r7, #31]
 800801a:	e0c2      	b.n	80081a2 <UART_SetConfig+0x346>
 800801c:	2310      	movs	r3, #16
 800801e:	77fb      	strb	r3, [r7, #31]
 8008020:	e0bf      	b.n	80081a2 <UART_SetConfig+0x346>
 8008022:	687b      	ldr	r3, [r7, #4]
 8008024:	681b      	ldr	r3, [r3, #0]
 8008026:	4a45      	ldr	r2, [pc, #276]	; (800813c <UART_SetConfig+0x2e0>)
 8008028:	4293      	cmp	r3, r2
 800802a:	d125      	bne.n	8008078 <UART_SetConfig+0x21c>
 800802c:	4b3f      	ldr	r3, [pc, #252]	; (800812c <UART_SetConfig+0x2d0>)
 800802e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8008032:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8008036:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800803a:	d017      	beq.n	800806c <UART_SetConfig+0x210>
 800803c:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8008040:	d817      	bhi.n	8008072 <UART_SetConfig+0x216>
 8008042:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8008046:	d00b      	beq.n	8008060 <UART_SetConfig+0x204>
 8008048:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800804c:	d811      	bhi.n	8008072 <UART_SetConfig+0x216>
 800804e:	2b00      	cmp	r3, #0
 8008050:	d003      	beq.n	800805a <UART_SetConfig+0x1fe>
 8008052:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8008056:	d006      	beq.n	8008066 <UART_SetConfig+0x20a>
 8008058:	e00b      	b.n	8008072 <UART_SetConfig+0x216>
 800805a:	2300      	movs	r3, #0
 800805c:	77fb      	strb	r3, [r7, #31]
 800805e:	e0a0      	b.n	80081a2 <UART_SetConfig+0x346>
 8008060:	2302      	movs	r3, #2
 8008062:	77fb      	strb	r3, [r7, #31]
 8008064:	e09d      	b.n	80081a2 <UART_SetConfig+0x346>
 8008066:	2304      	movs	r3, #4
 8008068:	77fb      	strb	r3, [r7, #31]
 800806a:	e09a      	b.n	80081a2 <UART_SetConfig+0x346>
 800806c:	2308      	movs	r3, #8
 800806e:	77fb      	strb	r3, [r7, #31]
 8008070:	e097      	b.n	80081a2 <UART_SetConfig+0x346>
 8008072:	2310      	movs	r3, #16
 8008074:	77fb      	strb	r3, [r7, #31]
 8008076:	e094      	b.n	80081a2 <UART_SetConfig+0x346>
 8008078:	687b      	ldr	r3, [r7, #4]
 800807a:	681b      	ldr	r3, [r3, #0]
 800807c:	4a30      	ldr	r2, [pc, #192]	; (8008140 <UART_SetConfig+0x2e4>)
 800807e:	4293      	cmp	r3, r2
 8008080:	d125      	bne.n	80080ce <UART_SetConfig+0x272>
 8008082:	4b2a      	ldr	r3, [pc, #168]	; (800812c <UART_SetConfig+0x2d0>)
 8008084:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8008088:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 800808c:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8008090:	d017      	beq.n	80080c2 <UART_SetConfig+0x266>
 8008092:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8008096:	d817      	bhi.n	80080c8 <UART_SetConfig+0x26c>
 8008098:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800809c:	d00b      	beq.n	80080b6 <UART_SetConfig+0x25a>
 800809e:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80080a2:	d811      	bhi.n	80080c8 <UART_SetConfig+0x26c>
 80080a4:	2b00      	cmp	r3, #0
 80080a6:	d003      	beq.n	80080b0 <UART_SetConfig+0x254>
 80080a8:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80080ac:	d006      	beq.n	80080bc <UART_SetConfig+0x260>
 80080ae:	e00b      	b.n	80080c8 <UART_SetConfig+0x26c>
 80080b0:	2301      	movs	r3, #1
 80080b2:	77fb      	strb	r3, [r7, #31]
 80080b4:	e075      	b.n	80081a2 <UART_SetConfig+0x346>
 80080b6:	2302      	movs	r3, #2
 80080b8:	77fb      	strb	r3, [r7, #31]
 80080ba:	e072      	b.n	80081a2 <UART_SetConfig+0x346>
 80080bc:	2304      	movs	r3, #4
 80080be:	77fb      	strb	r3, [r7, #31]
 80080c0:	e06f      	b.n	80081a2 <UART_SetConfig+0x346>
 80080c2:	2308      	movs	r3, #8
 80080c4:	77fb      	strb	r3, [r7, #31]
 80080c6:	e06c      	b.n	80081a2 <UART_SetConfig+0x346>
 80080c8:	2310      	movs	r3, #16
 80080ca:	77fb      	strb	r3, [r7, #31]
 80080cc:	e069      	b.n	80081a2 <UART_SetConfig+0x346>
 80080ce:	687b      	ldr	r3, [r7, #4]
 80080d0:	681b      	ldr	r3, [r3, #0]
 80080d2:	4a1c      	ldr	r2, [pc, #112]	; (8008144 <UART_SetConfig+0x2e8>)
 80080d4:	4293      	cmp	r3, r2
 80080d6:	d137      	bne.n	8008148 <UART_SetConfig+0x2ec>
 80080d8:	4b14      	ldr	r3, [pc, #80]	; (800812c <UART_SetConfig+0x2d0>)
 80080da:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80080de:	f403 5340 	and.w	r3, r3, #12288	; 0x3000
 80080e2:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 80080e6:	d017      	beq.n	8008118 <UART_SetConfig+0x2bc>
 80080e8:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 80080ec:	d817      	bhi.n	800811e <UART_SetConfig+0x2c2>
 80080ee:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80080f2:	d00b      	beq.n	800810c <UART_SetConfig+0x2b0>
 80080f4:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80080f8:	d811      	bhi.n	800811e <UART_SetConfig+0x2c2>
 80080fa:	2b00      	cmp	r3, #0
 80080fc:	d003      	beq.n	8008106 <UART_SetConfig+0x2aa>
 80080fe:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8008102:	d006      	beq.n	8008112 <UART_SetConfig+0x2b6>
 8008104:	e00b      	b.n	800811e <UART_SetConfig+0x2c2>
 8008106:	2300      	movs	r3, #0
 8008108:	77fb      	strb	r3, [r7, #31]
 800810a:	e04a      	b.n	80081a2 <UART_SetConfig+0x346>
 800810c:	2302      	movs	r3, #2
 800810e:	77fb      	strb	r3, [r7, #31]
 8008110:	e047      	b.n	80081a2 <UART_SetConfig+0x346>
 8008112:	2304      	movs	r3, #4
 8008114:	77fb      	strb	r3, [r7, #31]
 8008116:	e044      	b.n	80081a2 <UART_SetConfig+0x346>
 8008118:	2308      	movs	r3, #8
 800811a:	77fb      	strb	r3, [r7, #31]
 800811c:	e041      	b.n	80081a2 <UART_SetConfig+0x346>
 800811e:	2310      	movs	r3, #16
 8008120:	77fb      	strb	r3, [r7, #31]
 8008122:	e03e      	b.n	80081a2 <UART_SetConfig+0x346>
 8008124:	efff69f3 	.word	0xefff69f3
 8008128:	40011000 	.word	0x40011000
 800812c:	40023800 	.word	0x40023800
 8008130:	40004400 	.word	0x40004400
 8008134:	40004800 	.word	0x40004800
 8008138:	40004c00 	.word	0x40004c00
 800813c:	40005000 	.word	0x40005000
 8008140:	40011400 	.word	0x40011400
 8008144:	40007800 	.word	0x40007800
 8008148:	687b      	ldr	r3, [r7, #4]
 800814a:	681b      	ldr	r3, [r3, #0]
 800814c:	4a71      	ldr	r2, [pc, #452]	; (8008314 <UART_SetConfig+0x4b8>)
 800814e:	4293      	cmp	r3, r2
 8008150:	d125      	bne.n	800819e <UART_SetConfig+0x342>
 8008152:	4b71      	ldr	r3, [pc, #452]	; (8008318 <UART_SetConfig+0x4bc>)
 8008154:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8008158:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 800815c:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 8008160:	d017      	beq.n	8008192 <UART_SetConfig+0x336>
 8008162:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 8008166:	d817      	bhi.n	8008198 <UART_SetConfig+0x33c>
 8008168:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800816c:	d00b      	beq.n	8008186 <UART_SetConfig+0x32a>
 800816e:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8008172:	d811      	bhi.n	8008198 <UART_SetConfig+0x33c>
 8008174:	2b00      	cmp	r3, #0
 8008176:	d003      	beq.n	8008180 <UART_SetConfig+0x324>
 8008178:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800817c:	d006      	beq.n	800818c <UART_SetConfig+0x330>
 800817e:	e00b      	b.n	8008198 <UART_SetConfig+0x33c>
 8008180:	2300      	movs	r3, #0
 8008182:	77fb      	strb	r3, [r7, #31]
 8008184:	e00d      	b.n	80081a2 <UART_SetConfig+0x346>
 8008186:	2302      	movs	r3, #2
 8008188:	77fb      	strb	r3, [r7, #31]
 800818a:	e00a      	b.n	80081a2 <UART_SetConfig+0x346>
 800818c:	2304      	movs	r3, #4
 800818e:	77fb      	strb	r3, [r7, #31]
 8008190:	e007      	b.n	80081a2 <UART_SetConfig+0x346>
 8008192:	2308      	movs	r3, #8
 8008194:	77fb      	strb	r3, [r7, #31]
 8008196:	e004      	b.n	80081a2 <UART_SetConfig+0x346>
 8008198:	2310      	movs	r3, #16
 800819a:	77fb      	strb	r3, [r7, #31]
 800819c:	e001      	b.n	80081a2 <UART_SetConfig+0x346>
 800819e:	2310      	movs	r3, #16
 80081a0:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80081a2:	687b      	ldr	r3, [r7, #4]
 80081a4:	69db      	ldr	r3, [r3, #28]
 80081a6:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80081aa:	d15b      	bne.n	8008264 <UART_SetConfig+0x408>
  {
    switch (clocksource)
 80081ac:	7ffb      	ldrb	r3, [r7, #31]
 80081ae:	2b08      	cmp	r3, #8
 80081b0:	d827      	bhi.n	8008202 <UART_SetConfig+0x3a6>
 80081b2:	a201      	add	r2, pc, #4	; (adr r2, 80081b8 <UART_SetConfig+0x35c>)
 80081b4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80081b8:	080081dd 	.word	0x080081dd
 80081bc:	080081e5 	.word	0x080081e5
 80081c0:	080081ed 	.word	0x080081ed
 80081c4:	08008203 	.word	0x08008203
 80081c8:	080081f3 	.word	0x080081f3
 80081cc:	08008203 	.word	0x08008203
 80081d0:	08008203 	.word	0x08008203
 80081d4:	08008203 	.word	0x08008203
 80081d8:	080081fb 	.word	0x080081fb
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80081dc:	f7fc fe72 	bl	8004ec4 <HAL_RCC_GetPCLK1Freq>
 80081e0:	61b8      	str	r0, [r7, #24]
        break;
 80081e2:	e013      	b.n	800820c <UART_SetConfig+0x3b0>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80081e4:	f7fc fe82 	bl	8004eec <HAL_RCC_GetPCLK2Freq>
 80081e8:	61b8      	str	r0, [r7, #24]
        break;
 80081ea:	e00f      	b.n	800820c <UART_SetConfig+0x3b0>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80081ec:	4b4b      	ldr	r3, [pc, #300]	; (800831c <UART_SetConfig+0x4c0>)
 80081ee:	61bb      	str	r3, [r7, #24]
        break;
 80081f0:	e00c      	b.n	800820c <UART_SetConfig+0x3b0>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80081f2:	f7fc fda5 	bl	8004d40 <HAL_RCC_GetSysClockFreq>
 80081f6:	61b8      	str	r0, [r7, #24]
        break;
 80081f8:	e008      	b.n	800820c <UART_SetConfig+0x3b0>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80081fa:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80081fe:	61bb      	str	r3, [r7, #24]
        break;
 8008200:	e004      	b.n	800820c <UART_SetConfig+0x3b0>
      default:
        pclk = 0U;
 8008202:	2300      	movs	r3, #0
 8008204:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8008206:	2301      	movs	r3, #1
 8008208:	77bb      	strb	r3, [r7, #30]
        break;
 800820a:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800820c:	69bb      	ldr	r3, [r7, #24]
 800820e:	2b00      	cmp	r3, #0
 8008210:	d074      	beq.n	80082fc <UART_SetConfig+0x4a0>
    {
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8008212:	69bb      	ldr	r3, [r7, #24]
 8008214:	005a      	lsls	r2, r3, #1
 8008216:	687b      	ldr	r3, [r7, #4]
 8008218:	685b      	ldr	r3, [r3, #4]
 800821a:	085b      	lsrs	r3, r3, #1
 800821c:	441a      	add	r2, r3
 800821e:	687b      	ldr	r3, [r7, #4]
 8008220:	685b      	ldr	r3, [r3, #4]
 8008222:	fbb2 f3f3 	udiv	r3, r2, r3
 8008226:	b29b      	uxth	r3, r3
 8008228:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800822a:	693b      	ldr	r3, [r7, #16]
 800822c:	2b0f      	cmp	r3, #15
 800822e:	d916      	bls.n	800825e <UART_SetConfig+0x402>
 8008230:	693b      	ldr	r3, [r7, #16]
 8008232:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8008236:	d212      	bcs.n	800825e <UART_SetConfig+0x402>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8008238:	693b      	ldr	r3, [r7, #16]
 800823a:	b29b      	uxth	r3, r3
 800823c:	f023 030f 	bic.w	r3, r3, #15
 8008240:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8008242:	693b      	ldr	r3, [r7, #16]
 8008244:	085b      	lsrs	r3, r3, #1
 8008246:	b29b      	uxth	r3, r3
 8008248:	f003 0307 	and.w	r3, r3, #7
 800824c:	b29a      	uxth	r2, r3
 800824e:	89fb      	ldrh	r3, [r7, #14]
 8008250:	4313      	orrs	r3, r2
 8008252:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 8008254:	687b      	ldr	r3, [r7, #4]
 8008256:	681b      	ldr	r3, [r3, #0]
 8008258:	89fa      	ldrh	r2, [r7, #14]
 800825a:	60da      	str	r2, [r3, #12]
 800825c:	e04e      	b.n	80082fc <UART_SetConfig+0x4a0>
      }
      else
      {
        ret = HAL_ERROR;
 800825e:	2301      	movs	r3, #1
 8008260:	77bb      	strb	r3, [r7, #30]
 8008262:	e04b      	b.n	80082fc <UART_SetConfig+0x4a0>
      }
    }
  }
  else
  {
    switch (clocksource)
 8008264:	7ffb      	ldrb	r3, [r7, #31]
 8008266:	2b08      	cmp	r3, #8
 8008268:	d827      	bhi.n	80082ba <UART_SetConfig+0x45e>
 800826a:	a201      	add	r2, pc, #4	; (adr r2, 8008270 <UART_SetConfig+0x414>)
 800826c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008270:	08008295 	.word	0x08008295
 8008274:	0800829d 	.word	0x0800829d
 8008278:	080082a5 	.word	0x080082a5
 800827c:	080082bb 	.word	0x080082bb
 8008280:	080082ab 	.word	0x080082ab
 8008284:	080082bb 	.word	0x080082bb
 8008288:	080082bb 	.word	0x080082bb
 800828c:	080082bb 	.word	0x080082bb
 8008290:	080082b3 	.word	0x080082b3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8008294:	f7fc fe16 	bl	8004ec4 <HAL_RCC_GetPCLK1Freq>
 8008298:	61b8      	str	r0, [r7, #24]
        break;
 800829a:	e013      	b.n	80082c4 <UART_SetConfig+0x468>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800829c:	f7fc fe26 	bl	8004eec <HAL_RCC_GetPCLK2Freq>
 80082a0:	61b8      	str	r0, [r7, #24]
        break;
 80082a2:	e00f      	b.n	80082c4 <UART_SetConfig+0x468>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80082a4:	4b1d      	ldr	r3, [pc, #116]	; (800831c <UART_SetConfig+0x4c0>)
 80082a6:	61bb      	str	r3, [r7, #24]
        break;
 80082a8:	e00c      	b.n	80082c4 <UART_SetConfig+0x468>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80082aa:	f7fc fd49 	bl	8004d40 <HAL_RCC_GetSysClockFreq>
 80082ae:	61b8      	str	r0, [r7, #24]
        break;
 80082b0:	e008      	b.n	80082c4 <UART_SetConfig+0x468>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80082b2:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80082b6:	61bb      	str	r3, [r7, #24]
        break;
 80082b8:	e004      	b.n	80082c4 <UART_SetConfig+0x468>
      default:
        pclk = 0U;
 80082ba:	2300      	movs	r3, #0
 80082bc:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 80082be:	2301      	movs	r3, #1
 80082c0:	77bb      	strb	r3, [r7, #30]
        break;
 80082c2:	bf00      	nop
    }

    if (pclk != 0U)
 80082c4:	69bb      	ldr	r3, [r7, #24]
 80082c6:	2b00      	cmp	r3, #0
 80082c8:	d018      	beq.n	80082fc <UART_SetConfig+0x4a0>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 80082ca:	687b      	ldr	r3, [r7, #4]
 80082cc:	685b      	ldr	r3, [r3, #4]
 80082ce:	085a      	lsrs	r2, r3, #1
 80082d0:	69bb      	ldr	r3, [r7, #24]
 80082d2:	441a      	add	r2, r3
 80082d4:	687b      	ldr	r3, [r7, #4]
 80082d6:	685b      	ldr	r3, [r3, #4]
 80082d8:	fbb2 f3f3 	udiv	r3, r2, r3
 80082dc:	b29b      	uxth	r3, r3
 80082de:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80082e0:	693b      	ldr	r3, [r7, #16]
 80082e2:	2b0f      	cmp	r3, #15
 80082e4:	d908      	bls.n	80082f8 <UART_SetConfig+0x49c>
 80082e6:	693b      	ldr	r3, [r7, #16]
 80082e8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80082ec:	d204      	bcs.n	80082f8 <UART_SetConfig+0x49c>
      {
        huart->Instance->BRR = usartdiv;
 80082ee:	687b      	ldr	r3, [r7, #4]
 80082f0:	681b      	ldr	r3, [r3, #0]
 80082f2:	693a      	ldr	r2, [r7, #16]
 80082f4:	60da      	str	r2, [r3, #12]
 80082f6:	e001      	b.n	80082fc <UART_SetConfig+0x4a0>
      }
      else
      {
        ret = HAL_ERROR;
 80082f8:	2301      	movs	r3, #1
 80082fa:	77bb      	strb	r3, [r7, #30]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 80082fc:	687b      	ldr	r3, [r7, #4]
 80082fe:	2200      	movs	r2, #0
 8008300:	665a      	str	r2, [r3, #100]	; 0x64
  huart->TxISR = NULL;
 8008302:	687b      	ldr	r3, [r7, #4]
 8008304:	2200      	movs	r2, #0
 8008306:	669a      	str	r2, [r3, #104]	; 0x68

  return ret;
 8008308:	7fbb      	ldrb	r3, [r7, #30]
}
 800830a:	4618      	mov	r0, r3
 800830c:	3720      	adds	r7, #32
 800830e:	46bd      	mov	sp, r7
 8008310:	bd80      	pop	{r7, pc}
 8008312:	bf00      	nop
 8008314:	40007c00 	.word	0x40007c00
 8008318:	40023800 	.word	0x40023800
 800831c:	00f42400 	.word	0x00f42400

08008320 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8008320:	b480      	push	{r7}
 8008322:	b083      	sub	sp, #12
 8008324:	af00      	add	r7, sp, #0
 8008326:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8008328:	687b      	ldr	r3, [r7, #4]
 800832a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800832c:	f003 0301 	and.w	r3, r3, #1
 8008330:	2b00      	cmp	r3, #0
 8008332:	d00a      	beq.n	800834a <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8008334:	687b      	ldr	r3, [r7, #4]
 8008336:	681b      	ldr	r3, [r3, #0]
 8008338:	685b      	ldr	r3, [r3, #4]
 800833a:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 800833e:	687b      	ldr	r3, [r7, #4]
 8008340:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8008342:	687b      	ldr	r3, [r7, #4]
 8008344:	681b      	ldr	r3, [r3, #0]
 8008346:	430a      	orrs	r2, r1
 8008348:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800834a:	687b      	ldr	r3, [r7, #4]
 800834c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800834e:	f003 0302 	and.w	r3, r3, #2
 8008352:	2b00      	cmp	r3, #0
 8008354:	d00a      	beq.n	800836c <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8008356:	687b      	ldr	r3, [r7, #4]
 8008358:	681b      	ldr	r3, [r3, #0]
 800835a:	685b      	ldr	r3, [r3, #4]
 800835c:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8008360:	687b      	ldr	r3, [r7, #4]
 8008362:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008364:	687b      	ldr	r3, [r7, #4]
 8008366:	681b      	ldr	r3, [r3, #0]
 8008368:	430a      	orrs	r2, r1
 800836a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800836c:	687b      	ldr	r3, [r7, #4]
 800836e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008370:	f003 0304 	and.w	r3, r3, #4
 8008374:	2b00      	cmp	r3, #0
 8008376:	d00a      	beq.n	800838e <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8008378:	687b      	ldr	r3, [r7, #4]
 800837a:	681b      	ldr	r3, [r3, #0]
 800837c:	685b      	ldr	r3, [r3, #4]
 800837e:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 8008382:	687b      	ldr	r3, [r7, #4]
 8008384:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8008386:	687b      	ldr	r3, [r7, #4]
 8008388:	681b      	ldr	r3, [r3, #0]
 800838a:	430a      	orrs	r2, r1
 800838c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800838e:	687b      	ldr	r3, [r7, #4]
 8008390:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008392:	f003 0308 	and.w	r3, r3, #8
 8008396:	2b00      	cmp	r3, #0
 8008398:	d00a      	beq.n	80083b0 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800839a:	687b      	ldr	r3, [r7, #4]
 800839c:	681b      	ldr	r3, [r3, #0]
 800839e:	685b      	ldr	r3, [r3, #4]
 80083a0:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 80083a4:	687b      	ldr	r3, [r7, #4]
 80083a6:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80083a8:	687b      	ldr	r3, [r7, #4]
 80083aa:	681b      	ldr	r3, [r3, #0]
 80083ac:	430a      	orrs	r2, r1
 80083ae:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80083b0:	687b      	ldr	r3, [r7, #4]
 80083b2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80083b4:	f003 0310 	and.w	r3, r3, #16
 80083b8:	2b00      	cmp	r3, #0
 80083ba:	d00a      	beq.n	80083d2 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80083bc:	687b      	ldr	r3, [r7, #4]
 80083be:	681b      	ldr	r3, [r3, #0]
 80083c0:	689b      	ldr	r3, [r3, #8]
 80083c2:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 80083c6:	687b      	ldr	r3, [r7, #4]
 80083c8:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80083ca:	687b      	ldr	r3, [r7, #4]
 80083cc:	681b      	ldr	r3, [r3, #0]
 80083ce:	430a      	orrs	r2, r1
 80083d0:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80083d2:	687b      	ldr	r3, [r7, #4]
 80083d4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80083d6:	f003 0320 	and.w	r3, r3, #32
 80083da:	2b00      	cmp	r3, #0
 80083dc:	d00a      	beq.n	80083f4 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80083de:	687b      	ldr	r3, [r7, #4]
 80083e0:	681b      	ldr	r3, [r3, #0]
 80083e2:	689b      	ldr	r3, [r3, #8]
 80083e4:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 80083e8:	687b      	ldr	r3, [r7, #4]
 80083ea:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80083ec:	687b      	ldr	r3, [r7, #4]
 80083ee:	681b      	ldr	r3, [r3, #0]
 80083f0:	430a      	orrs	r2, r1
 80083f2:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80083f4:	687b      	ldr	r3, [r7, #4]
 80083f6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80083f8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80083fc:	2b00      	cmp	r3, #0
 80083fe:	d01a      	beq.n	8008436 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8008400:	687b      	ldr	r3, [r7, #4]
 8008402:	681b      	ldr	r3, [r3, #0]
 8008404:	685b      	ldr	r3, [r3, #4]
 8008406:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 800840a:	687b      	ldr	r3, [r7, #4]
 800840c:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800840e:	687b      	ldr	r3, [r7, #4]
 8008410:	681b      	ldr	r3, [r3, #0]
 8008412:	430a      	orrs	r2, r1
 8008414:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8008416:	687b      	ldr	r3, [r7, #4]
 8008418:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800841a:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800841e:	d10a      	bne.n	8008436 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8008420:	687b      	ldr	r3, [r7, #4]
 8008422:	681b      	ldr	r3, [r3, #0]
 8008424:	685b      	ldr	r3, [r3, #4]
 8008426:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 800842a:	687b      	ldr	r3, [r7, #4]
 800842c:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800842e:	687b      	ldr	r3, [r7, #4]
 8008430:	681b      	ldr	r3, [r3, #0]
 8008432:	430a      	orrs	r2, r1
 8008434:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8008436:	687b      	ldr	r3, [r7, #4]
 8008438:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800843a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800843e:	2b00      	cmp	r3, #0
 8008440:	d00a      	beq.n	8008458 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8008442:	687b      	ldr	r3, [r7, #4]
 8008444:	681b      	ldr	r3, [r3, #0]
 8008446:	685b      	ldr	r3, [r3, #4]
 8008448:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 800844c:	687b      	ldr	r3, [r7, #4]
 800844e:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8008450:	687b      	ldr	r3, [r7, #4]
 8008452:	681b      	ldr	r3, [r3, #0]
 8008454:	430a      	orrs	r2, r1
 8008456:	605a      	str	r2, [r3, #4]
  }
}
 8008458:	bf00      	nop
 800845a:	370c      	adds	r7, #12
 800845c:	46bd      	mov	sp, r7
 800845e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008462:	4770      	bx	lr

08008464 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8008464:	b580      	push	{r7, lr}
 8008466:	b086      	sub	sp, #24
 8008468:	af02      	add	r7, sp, #8
 800846a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800846c:	687b      	ldr	r3, [r7, #4]
 800846e:	2200      	movs	r2, #0
 8008470:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8008474:	f7fa fb4a 	bl	8002b0c <HAL_GetTick>
 8008478:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800847a:	687b      	ldr	r3, [r7, #4]
 800847c:	681b      	ldr	r3, [r3, #0]
 800847e:	681b      	ldr	r3, [r3, #0]
 8008480:	f003 0308 	and.w	r3, r3, #8
 8008484:	2b08      	cmp	r3, #8
 8008486:	d10e      	bne.n	80084a6 <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8008488:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 800848c:	9300      	str	r3, [sp, #0]
 800848e:	68fb      	ldr	r3, [r7, #12]
 8008490:	2200      	movs	r2, #0
 8008492:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8008496:	6878      	ldr	r0, [r7, #4]
 8008498:	f000 f82d 	bl	80084f6 <UART_WaitOnFlagUntilTimeout>
 800849c:	4603      	mov	r3, r0
 800849e:	2b00      	cmp	r3, #0
 80084a0:	d001      	beq.n	80084a6 <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 80084a2:	2303      	movs	r3, #3
 80084a4:	e023      	b.n	80084ee <UART_CheckIdleState+0x8a>
    }
  }
#if defined(USART_ISR_REACK)

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80084a6:	687b      	ldr	r3, [r7, #4]
 80084a8:	681b      	ldr	r3, [r3, #0]
 80084aa:	681b      	ldr	r3, [r3, #0]
 80084ac:	f003 0304 	and.w	r3, r3, #4
 80084b0:	2b04      	cmp	r3, #4
 80084b2:	d10e      	bne.n	80084d2 <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80084b4:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 80084b8:	9300      	str	r3, [sp, #0]
 80084ba:	68fb      	ldr	r3, [r7, #12]
 80084bc:	2200      	movs	r2, #0
 80084be:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 80084c2:	6878      	ldr	r0, [r7, #4]
 80084c4:	f000 f817 	bl	80084f6 <UART_WaitOnFlagUntilTimeout>
 80084c8:	4603      	mov	r3, r0
 80084ca:	2b00      	cmp	r3, #0
 80084cc:	d001      	beq.n	80084d2 <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 80084ce:	2303      	movs	r3, #3
 80084d0:	e00d      	b.n	80084ee <UART_CheckIdleState+0x8a>
    }
  }
#endif

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 80084d2:	687b      	ldr	r3, [r7, #4]
 80084d4:	2220      	movs	r2, #32
 80084d6:	679a      	str	r2, [r3, #120]	; 0x78
  huart->RxState = HAL_UART_STATE_READY;
 80084d8:	687b      	ldr	r3, [r7, #4]
 80084da:	2220      	movs	r2, #32
 80084dc:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80084de:	687b      	ldr	r3, [r7, #4]
 80084e0:	2200      	movs	r2, #0
 80084e2:	661a      	str	r2, [r3, #96]	; 0x60

  __HAL_UNLOCK(huart);
 80084e4:	687b      	ldr	r3, [r7, #4]
 80084e6:	2200      	movs	r2, #0
 80084e8:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

  return HAL_OK;
 80084ec:	2300      	movs	r3, #0
}
 80084ee:	4618      	mov	r0, r3
 80084f0:	3710      	adds	r7, #16
 80084f2:	46bd      	mov	sp, r7
 80084f4:	bd80      	pop	{r7, pc}

080084f6 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 80084f6:	b580      	push	{r7, lr}
 80084f8:	b084      	sub	sp, #16
 80084fa:	af00      	add	r7, sp, #0
 80084fc:	60f8      	str	r0, [r7, #12]
 80084fe:	60b9      	str	r1, [r7, #8]
 8008500:	603b      	str	r3, [r7, #0]
 8008502:	4613      	mov	r3, r2
 8008504:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8008506:	e05e      	b.n	80085c6 <UART_WaitOnFlagUntilTimeout+0xd0>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8008508:	69bb      	ldr	r3, [r7, #24]
 800850a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800850e:	d05a      	beq.n	80085c6 <UART_WaitOnFlagUntilTimeout+0xd0>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8008510:	f7fa fafc 	bl	8002b0c <HAL_GetTick>
 8008514:	4602      	mov	r2, r0
 8008516:	683b      	ldr	r3, [r7, #0]
 8008518:	1ad3      	subs	r3, r2, r3
 800851a:	69ba      	ldr	r2, [r7, #24]
 800851c:	429a      	cmp	r2, r3
 800851e:	d302      	bcc.n	8008526 <UART_WaitOnFlagUntilTimeout+0x30>
 8008520:	69bb      	ldr	r3, [r7, #24]
 8008522:	2b00      	cmp	r3, #0
 8008524:	d11b      	bne.n	800855e <UART_WaitOnFlagUntilTimeout+0x68>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8008526:	68fb      	ldr	r3, [r7, #12]
 8008528:	681b      	ldr	r3, [r3, #0]
 800852a:	681a      	ldr	r2, [r3, #0]
 800852c:	68fb      	ldr	r3, [r7, #12]
 800852e:	681b      	ldr	r3, [r3, #0]
 8008530:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8008534:	601a      	str	r2, [r3, #0]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008536:	68fb      	ldr	r3, [r7, #12]
 8008538:	681b      	ldr	r3, [r3, #0]
 800853a:	689a      	ldr	r2, [r3, #8]
 800853c:	68fb      	ldr	r3, [r7, #12]
 800853e:	681b      	ldr	r3, [r3, #0]
 8008540:	f022 0201 	bic.w	r2, r2, #1
 8008544:	609a      	str	r2, [r3, #8]

        huart->gState = HAL_UART_STATE_READY;
 8008546:	68fb      	ldr	r3, [r7, #12]
 8008548:	2220      	movs	r2, #32
 800854a:	679a      	str	r2, [r3, #120]	; 0x78
        huart->RxState = HAL_UART_STATE_READY;
 800854c:	68fb      	ldr	r3, [r7, #12]
 800854e:	2220      	movs	r2, #32
 8008550:	67da      	str	r2, [r3, #124]	; 0x7c

        __HAL_UNLOCK(huart);
 8008552:	68fb      	ldr	r3, [r7, #12]
 8008554:	2200      	movs	r2, #0
 8008556:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

        return HAL_TIMEOUT;
 800855a:	2303      	movs	r3, #3
 800855c:	e043      	b.n	80085e6 <UART_WaitOnFlagUntilTimeout+0xf0>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 800855e:	68fb      	ldr	r3, [r7, #12]
 8008560:	681b      	ldr	r3, [r3, #0]
 8008562:	681b      	ldr	r3, [r3, #0]
 8008564:	f003 0304 	and.w	r3, r3, #4
 8008568:	2b00      	cmp	r3, #0
 800856a:	d02c      	beq.n	80085c6 <UART_WaitOnFlagUntilTimeout+0xd0>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800856c:	68fb      	ldr	r3, [r7, #12]
 800856e:	681b      	ldr	r3, [r3, #0]
 8008570:	69db      	ldr	r3, [r3, #28]
 8008572:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8008576:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800857a:	d124      	bne.n	80085c6 <UART_WaitOnFlagUntilTimeout+0xd0>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800857c:	68fb      	ldr	r3, [r7, #12]
 800857e:	681b      	ldr	r3, [r3, #0]
 8008580:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8008584:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8008586:	68fb      	ldr	r3, [r7, #12]
 8008588:	681b      	ldr	r3, [r3, #0]
 800858a:	681a      	ldr	r2, [r3, #0]
 800858c:	68fb      	ldr	r3, [r7, #12]
 800858e:	681b      	ldr	r3, [r3, #0]
 8008590:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8008594:	601a      	str	r2, [r3, #0]
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008596:	68fb      	ldr	r3, [r7, #12]
 8008598:	681b      	ldr	r3, [r3, #0]
 800859a:	689a      	ldr	r2, [r3, #8]
 800859c:	68fb      	ldr	r3, [r7, #12]
 800859e:	681b      	ldr	r3, [r3, #0]
 80085a0:	f022 0201 	bic.w	r2, r2, #1
 80085a4:	609a      	str	r2, [r3, #8]

          huart->gState = HAL_UART_STATE_READY;
 80085a6:	68fb      	ldr	r3, [r7, #12]
 80085a8:	2220      	movs	r2, #32
 80085aa:	679a      	str	r2, [r3, #120]	; 0x78
          huart->RxState = HAL_UART_STATE_READY;
 80085ac:	68fb      	ldr	r3, [r7, #12]
 80085ae:	2220      	movs	r2, #32
 80085b0:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80085b2:	68fb      	ldr	r3, [r7, #12]
 80085b4:	2220      	movs	r2, #32
 80085b6:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80085ba:	68fb      	ldr	r3, [r7, #12]
 80085bc:	2200      	movs	r2, #0
 80085be:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

          return HAL_TIMEOUT;
 80085c2:	2303      	movs	r3, #3
 80085c4:	e00f      	b.n	80085e6 <UART_WaitOnFlagUntilTimeout+0xf0>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80085c6:	68fb      	ldr	r3, [r7, #12]
 80085c8:	681b      	ldr	r3, [r3, #0]
 80085ca:	69da      	ldr	r2, [r3, #28]
 80085cc:	68bb      	ldr	r3, [r7, #8]
 80085ce:	4013      	ands	r3, r2
 80085d0:	68ba      	ldr	r2, [r7, #8]
 80085d2:	429a      	cmp	r2, r3
 80085d4:	bf0c      	ite	eq
 80085d6:	2301      	moveq	r3, #1
 80085d8:	2300      	movne	r3, #0
 80085da:	b2db      	uxtb	r3, r3
 80085dc:	461a      	mov	r2, r3
 80085de:	79fb      	ldrb	r3, [r7, #7]
 80085e0:	429a      	cmp	r2, r3
 80085e2:	d091      	beq.n	8008508 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80085e4:	2300      	movs	r3, #0
}
 80085e6:	4618      	mov	r0, r3
 80085e8:	3710      	adds	r7, #16
 80085ea:	46bd      	mov	sp, r7
 80085ec:	bd80      	pop	{r7, pc}

080085ee <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80085ee:	b480      	push	{r7}
 80085f0:	b083      	sub	sp, #12
 80085f2:	af00      	add	r7, sp, #0
 80085f4:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80085f6:	687b      	ldr	r3, [r7, #4]
 80085f8:	681b      	ldr	r3, [r3, #0]
 80085fa:	681a      	ldr	r2, [r3, #0]
 80085fc:	687b      	ldr	r3, [r7, #4]
 80085fe:	681b      	ldr	r3, [r3, #0]
 8008600:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8008604:	601a      	str	r2, [r3, #0]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008606:	687b      	ldr	r3, [r7, #4]
 8008608:	681b      	ldr	r3, [r3, #0]
 800860a:	689a      	ldr	r2, [r3, #8]
 800860c:	687b      	ldr	r3, [r7, #4]
 800860e:	681b      	ldr	r3, [r3, #0]
 8008610:	f022 0201 	bic.w	r2, r2, #1
 8008614:	609a      	str	r2, [r3, #8]

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008616:	687b      	ldr	r3, [r7, #4]
 8008618:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800861a:	2b01      	cmp	r3, #1
 800861c:	d107      	bne.n	800862e <UART_EndRxTransfer+0x40>
  {
    CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800861e:	687b      	ldr	r3, [r7, #4]
 8008620:	681b      	ldr	r3, [r3, #0]
 8008622:	681a      	ldr	r2, [r3, #0]
 8008624:	687b      	ldr	r3, [r7, #4]
 8008626:	681b      	ldr	r3, [r3, #0]
 8008628:	f022 0210 	bic.w	r2, r2, #16
 800862c:	601a      	str	r2, [r3, #0]
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800862e:	687b      	ldr	r3, [r7, #4]
 8008630:	2220      	movs	r2, #32
 8008632:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008634:	687b      	ldr	r3, [r7, #4]
 8008636:	2200      	movs	r2, #0
 8008638:	661a      	str	r2, [r3, #96]	; 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800863a:	687b      	ldr	r3, [r7, #4]
 800863c:	2200      	movs	r2, #0
 800863e:	665a      	str	r2, [r3, #100]	; 0x64
}
 8008640:	bf00      	nop
 8008642:	370c      	adds	r7, #12
 8008644:	46bd      	mov	sp, r7
 8008646:	f85d 7b04 	ldr.w	r7, [sp], #4
 800864a:	4770      	bx	lr

0800864c <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800864c:	b580      	push	{r7, lr}
 800864e:	b084      	sub	sp, #16
 8008650:	af00      	add	r7, sp, #0
 8008652:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8008654:	687b      	ldr	r3, [r7, #4]
 8008656:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008658:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 800865a:	68fb      	ldr	r3, [r7, #12]
 800865c:	2200      	movs	r2, #0
 800865e:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
  huart->TxXferCount = 0U;
 8008662:	68fb      	ldr	r3, [r7, #12]
 8008664:	2200      	movs	r2, #0
 8008666:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800866a:	68f8      	ldr	r0, [r7, #12]
 800866c:	f7ff fbd6 	bl	8007e1c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8008670:	bf00      	nop
 8008672:	3710      	adds	r7, #16
 8008674:	46bd      	mov	sp, r7
 8008676:	bd80      	pop	{r7, pc}

08008678 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8008678:	b580      	push	{r7, lr}
 800867a:	b082      	sub	sp, #8
 800867c:	af00      	add	r7, sp, #0
 800867e:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8008680:	687b      	ldr	r3, [r7, #4]
 8008682:	681b      	ldr	r3, [r3, #0]
 8008684:	681a      	ldr	r2, [r3, #0]
 8008686:	687b      	ldr	r3, [r7, #4]
 8008688:	681b      	ldr	r3, [r3, #0]
 800868a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800868e:	601a      	str	r2, [r3, #0]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8008690:	687b      	ldr	r3, [r7, #4]
 8008692:	2220      	movs	r2, #32
 8008694:	679a      	str	r2, [r3, #120]	; 0x78

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8008696:	687b      	ldr	r3, [r7, #4]
 8008698:	2200      	movs	r2, #0
 800869a:	669a      	str	r2, [r3, #104]	; 0x68
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800869c:	6878      	ldr	r0, [r7, #4]
 800869e:	f7ff fbb3 	bl	8007e08 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80086a2:	bf00      	nop
 80086a4:	3708      	adds	r7, #8
 80086a6:	46bd      	mov	sp, r7
 80086a8:	bd80      	pop	{r7, pc}
	...

080086ac <__errno>:
 80086ac:	4b01      	ldr	r3, [pc, #4]	; (80086b4 <__errno+0x8>)
 80086ae:	6818      	ldr	r0, [r3, #0]
 80086b0:	4770      	bx	lr
 80086b2:	bf00      	nop
 80086b4:	20000068 	.word	0x20000068

080086b8 <__libc_init_array>:
 80086b8:	b570      	push	{r4, r5, r6, lr}
 80086ba:	4d0d      	ldr	r5, [pc, #52]	; (80086f0 <__libc_init_array+0x38>)
 80086bc:	4c0d      	ldr	r4, [pc, #52]	; (80086f4 <__libc_init_array+0x3c>)
 80086be:	1b64      	subs	r4, r4, r5
 80086c0:	10a4      	asrs	r4, r4, #2
 80086c2:	2600      	movs	r6, #0
 80086c4:	42a6      	cmp	r6, r4
 80086c6:	d109      	bne.n	80086dc <__libc_init_array+0x24>
 80086c8:	4d0b      	ldr	r5, [pc, #44]	; (80086f8 <__libc_init_array+0x40>)
 80086ca:	4c0c      	ldr	r4, [pc, #48]	; (80086fc <__libc_init_array+0x44>)
 80086cc:	f002 fc5c 	bl	800af88 <_init>
 80086d0:	1b64      	subs	r4, r4, r5
 80086d2:	10a4      	asrs	r4, r4, #2
 80086d4:	2600      	movs	r6, #0
 80086d6:	42a6      	cmp	r6, r4
 80086d8:	d105      	bne.n	80086e6 <__libc_init_array+0x2e>
 80086da:	bd70      	pop	{r4, r5, r6, pc}
 80086dc:	f855 3b04 	ldr.w	r3, [r5], #4
 80086e0:	4798      	blx	r3
 80086e2:	3601      	adds	r6, #1
 80086e4:	e7ee      	b.n	80086c4 <__libc_init_array+0xc>
 80086e6:	f855 3b04 	ldr.w	r3, [r5], #4
 80086ea:	4798      	blx	r3
 80086ec:	3601      	adds	r6, #1
 80086ee:	e7f2      	b.n	80086d6 <__libc_init_array+0x1e>
 80086f0:	0800b3cc 	.word	0x0800b3cc
 80086f4:	0800b3cc 	.word	0x0800b3cc
 80086f8:	0800b3cc 	.word	0x0800b3cc
 80086fc:	0800b3d0 	.word	0x0800b3d0

08008700 <malloc>:
 8008700:	4b02      	ldr	r3, [pc, #8]	; (800870c <malloc+0xc>)
 8008702:	4601      	mov	r1, r0
 8008704:	6818      	ldr	r0, [r3, #0]
 8008706:	f000 b85b 	b.w	80087c0 <_malloc_r>
 800870a:	bf00      	nop
 800870c:	20000068 	.word	0x20000068

08008710 <memset>:
 8008710:	4402      	add	r2, r0
 8008712:	4603      	mov	r3, r0
 8008714:	4293      	cmp	r3, r2
 8008716:	d100      	bne.n	800871a <memset+0xa>
 8008718:	4770      	bx	lr
 800871a:	f803 1b01 	strb.w	r1, [r3], #1
 800871e:	e7f9      	b.n	8008714 <memset+0x4>

08008720 <_free_r>:
 8008720:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8008722:	2900      	cmp	r1, #0
 8008724:	d048      	beq.n	80087b8 <_free_r+0x98>
 8008726:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800872a:	9001      	str	r0, [sp, #4]
 800872c:	2b00      	cmp	r3, #0
 800872e:	f1a1 0404 	sub.w	r4, r1, #4
 8008732:	bfb8      	it	lt
 8008734:	18e4      	addlt	r4, r4, r3
 8008736:	f001 fb41 	bl	8009dbc <__malloc_lock>
 800873a:	4a20      	ldr	r2, [pc, #128]	; (80087bc <_free_r+0x9c>)
 800873c:	9801      	ldr	r0, [sp, #4]
 800873e:	6813      	ldr	r3, [r2, #0]
 8008740:	4615      	mov	r5, r2
 8008742:	b933      	cbnz	r3, 8008752 <_free_r+0x32>
 8008744:	6063      	str	r3, [r4, #4]
 8008746:	6014      	str	r4, [r2, #0]
 8008748:	b003      	add	sp, #12
 800874a:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800874e:	f001 bb3b 	b.w	8009dc8 <__malloc_unlock>
 8008752:	42a3      	cmp	r3, r4
 8008754:	d90b      	bls.n	800876e <_free_r+0x4e>
 8008756:	6821      	ldr	r1, [r4, #0]
 8008758:	1862      	adds	r2, r4, r1
 800875a:	4293      	cmp	r3, r2
 800875c:	bf04      	itt	eq
 800875e:	681a      	ldreq	r2, [r3, #0]
 8008760:	685b      	ldreq	r3, [r3, #4]
 8008762:	6063      	str	r3, [r4, #4]
 8008764:	bf04      	itt	eq
 8008766:	1852      	addeq	r2, r2, r1
 8008768:	6022      	streq	r2, [r4, #0]
 800876a:	602c      	str	r4, [r5, #0]
 800876c:	e7ec      	b.n	8008748 <_free_r+0x28>
 800876e:	461a      	mov	r2, r3
 8008770:	685b      	ldr	r3, [r3, #4]
 8008772:	b10b      	cbz	r3, 8008778 <_free_r+0x58>
 8008774:	42a3      	cmp	r3, r4
 8008776:	d9fa      	bls.n	800876e <_free_r+0x4e>
 8008778:	6811      	ldr	r1, [r2, #0]
 800877a:	1855      	adds	r5, r2, r1
 800877c:	42a5      	cmp	r5, r4
 800877e:	d10b      	bne.n	8008798 <_free_r+0x78>
 8008780:	6824      	ldr	r4, [r4, #0]
 8008782:	4421      	add	r1, r4
 8008784:	1854      	adds	r4, r2, r1
 8008786:	42a3      	cmp	r3, r4
 8008788:	6011      	str	r1, [r2, #0]
 800878a:	d1dd      	bne.n	8008748 <_free_r+0x28>
 800878c:	681c      	ldr	r4, [r3, #0]
 800878e:	685b      	ldr	r3, [r3, #4]
 8008790:	6053      	str	r3, [r2, #4]
 8008792:	4421      	add	r1, r4
 8008794:	6011      	str	r1, [r2, #0]
 8008796:	e7d7      	b.n	8008748 <_free_r+0x28>
 8008798:	d902      	bls.n	80087a0 <_free_r+0x80>
 800879a:	230c      	movs	r3, #12
 800879c:	6003      	str	r3, [r0, #0]
 800879e:	e7d3      	b.n	8008748 <_free_r+0x28>
 80087a0:	6825      	ldr	r5, [r4, #0]
 80087a2:	1961      	adds	r1, r4, r5
 80087a4:	428b      	cmp	r3, r1
 80087a6:	bf04      	itt	eq
 80087a8:	6819      	ldreq	r1, [r3, #0]
 80087aa:	685b      	ldreq	r3, [r3, #4]
 80087ac:	6063      	str	r3, [r4, #4]
 80087ae:	bf04      	itt	eq
 80087b0:	1949      	addeq	r1, r1, r5
 80087b2:	6021      	streq	r1, [r4, #0]
 80087b4:	6054      	str	r4, [r2, #4]
 80087b6:	e7c7      	b.n	8008748 <_free_r+0x28>
 80087b8:	b003      	add	sp, #12
 80087ba:	bd30      	pop	{r4, r5, pc}
 80087bc:	20000294 	.word	0x20000294

080087c0 <_malloc_r>:
 80087c0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80087c2:	1ccd      	adds	r5, r1, #3
 80087c4:	f025 0503 	bic.w	r5, r5, #3
 80087c8:	3508      	adds	r5, #8
 80087ca:	2d0c      	cmp	r5, #12
 80087cc:	bf38      	it	cc
 80087ce:	250c      	movcc	r5, #12
 80087d0:	2d00      	cmp	r5, #0
 80087d2:	4606      	mov	r6, r0
 80087d4:	db01      	blt.n	80087da <_malloc_r+0x1a>
 80087d6:	42a9      	cmp	r1, r5
 80087d8:	d903      	bls.n	80087e2 <_malloc_r+0x22>
 80087da:	230c      	movs	r3, #12
 80087dc:	6033      	str	r3, [r6, #0]
 80087de:	2000      	movs	r0, #0
 80087e0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80087e2:	f001 faeb 	bl	8009dbc <__malloc_lock>
 80087e6:	4921      	ldr	r1, [pc, #132]	; (800886c <_malloc_r+0xac>)
 80087e8:	680a      	ldr	r2, [r1, #0]
 80087ea:	4614      	mov	r4, r2
 80087ec:	b99c      	cbnz	r4, 8008816 <_malloc_r+0x56>
 80087ee:	4f20      	ldr	r7, [pc, #128]	; (8008870 <_malloc_r+0xb0>)
 80087f0:	683b      	ldr	r3, [r7, #0]
 80087f2:	b923      	cbnz	r3, 80087fe <_malloc_r+0x3e>
 80087f4:	4621      	mov	r1, r4
 80087f6:	4630      	mov	r0, r6
 80087f8:	f000 fc80 	bl	80090fc <_sbrk_r>
 80087fc:	6038      	str	r0, [r7, #0]
 80087fe:	4629      	mov	r1, r5
 8008800:	4630      	mov	r0, r6
 8008802:	f000 fc7b 	bl	80090fc <_sbrk_r>
 8008806:	1c43      	adds	r3, r0, #1
 8008808:	d123      	bne.n	8008852 <_malloc_r+0x92>
 800880a:	230c      	movs	r3, #12
 800880c:	6033      	str	r3, [r6, #0]
 800880e:	4630      	mov	r0, r6
 8008810:	f001 fada 	bl	8009dc8 <__malloc_unlock>
 8008814:	e7e3      	b.n	80087de <_malloc_r+0x1e>
 8008816:	6823      	ldr	r3, [r4, #0]
 8008818:	1b5b      	subs	r3, r3, r5
 800881a:	d417      	bmi.n	800884c <_malloc_r+0x8c>
 800881c:	2b0b      	cmp	r3, #11
 800881e:	d903      	bls.n	8008828 <_malloc_r+0x68>
 8008820:	6023      	str	r3, [r4, #0]
 8008822:	441c      	add	r4, r3
 8008824:	6025      	str	r5, [r4, #0]
 8008826:	e004      	b.n	8008832 <_malloc_r+0x72>
 8008828:	6863      	ldr	r3, [r4, #4]
 800882a:	42a2      	cmp	r2, r4
 800882c:	bf0c      	ite	eq
 800882e:	600b      	streq	r3, [r1, #0]
 8008830:	6053      	strne	r3, [r2, #4]
 8008832:	4630      	mov	r0, r6
 8008834:	f001 fac8 	bl	8009dc8 <__malloc_unlock>
 8008838:	f104 000b 	add.w	r0, r4, #11
 800883c:	1d23      	adds	r3, r4, #4
 800883e:	f020 0007 	bic.w	r0, r0, #7
 8008842:	1ac2      	subs	r2, r0, r3
 8008844:	d0cc      	beq.n	80087e0 <_malloc_r+0x20>
 8008846:	1a1b      	subs	r3, r3, r0
 8008848:	50a3      	str	r3, [r4, r2]
 800884a:	e7c9      	b.n	80087e0 <_malloc_r+0x20>
 800884c:	4622      	mov	r2, r4
 800884e:	6864      	ldr	r4, [r4, #4]
 8008850:	e7cc      	b.n	80087ec <_malloc_r+0x2c>
 8008852:	1cc4      	adds	r4, r0, #3
 8008854:	f024 0403 	bic.w	r4, r4, #3
 8008858:	42a0      	cmp	r0, r4
 800885a:	d0e3      	beq.n	8008824 <_malloc_r+0x64>
 800885c:	1a21      	subs	r1, r4, r0
 800885e:	4630      	mov	r0, r6
 8008860:	f000 fc4c 	bl	80090fc <_sbrk_r>
 8008864:	3001      	adds	r0, #1
 8008866:	d1dd      	bne.n	8008824 <_malloc_r+0x64>
 8008868:	e7cf      	b.n	800880a <_malloc_r+0x4a>
 800886a:	bf00      	nop
 800886c:	20000294 	.word	0x20000294
 8008870:	20000298 	.word	0x20000298

08008874 <__cvt>:
 8008874:	b5f0      	push	{r4, r5, r6, r7, lr}
 8008876:	ed2d 8b02 	vpush	{d8}
 800887a:	eeb0 8b40 	vmov.f64	d8, d0
 800887e:	b085      	sub	sp, #20
 8008880:	4617      	mov	r7, r2
 8008882:	9d0d      	ldr	r5, [sp, #52]	; 0x34
 8008884:	9e0c      	ldr	r6, [sp, #48]	; 0x30
 8008886:	ee18 2a90 	vmov	r2, s17
 800888a:	f025 0520 	bic.w	r5, r5, #32
 800888e:	2a00      	cmp	r2, #0
 8008890:	bfb6      	itet	lt
 8008892:	222d      	movlt	r2, #45	; 0x2d
 8008894:	2200      	movge	r2, #0
 8008896:	eeb1 8b40 	vneglt.f64	d8, d0
 800889a:	2d46      	cmp	r5, #70	; 0x46
 800889c:	460c      	mov	r4, r1
 800889e:	701a      	strb	r2, [r3, #0]
 80088a0:	d004      	beq.n	80088ac <__cvt+0x38>
 80088a2:	2d45      	cmp	r5, #69	; 0x45
 80088a4:	d100      	bne.n	80088a8 <__cvt+0x34>
 80088a6:	3401      	adds	r4, #1
 80088a8:	2102      	movs	r1, #2
 80088aa:	e000      	b.n	80088ae <__cvt+0x3a>
 80088ac:	2103      	movs	r1, #3
 80088ae:	ab03      	add	r3, sp, #12
 80088b0:	9301      	str	r3, [sp, #4]
 80088b2:	ab02      	add	r3, sp, #8
 80088b4:	9300      	str	r3, [sp, #0]
 80088b6:	4622      	mov	r2, r4
 80088b8:	4633      	mov	r3, r6
 80088ba:	eeb0 0b48 	vmov.f64	d0, d8
 80088be:	f000 fcd7 	bl	8009270 <_dtoa_r>
 80088c2:	2d47      	cmp	r5, #71	; 0x47
 80088c4:	d109      	bne.n	80088da <__cvt+0x66>
 80088c6:	07fb      	lsls	r3, r7, #31
 80088c8:	d407      	bmi.n	80088da <__cvt+0x66>
 80088ca:	9b03      	ldr	r3, [sp, #12]
 80088cc:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 80088ce:	1a1b      	subs	r3, r3, r0
 80088d0:	6013      	str	r3, [r2, #0]
 80088d2:	b005      	add	sp, #20
 80088d4:	ecbd 8b02 	vpop	{d8}
 80088d8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80088da:	2d46      	cmp	r5, #70	; 0x46
 80088dc:	eb00 0204 	add.w	r2, r0, r4
 80088e0:	d10c      	bne.n	80088fc <__cvt+0x88>
 80088e2:	7803      	ldrb	r3, [r0, #0]
 80088e4:	2b30      	cmp	r3, #48	; 0x30
 80088e6:	d107      	bne.n	80088f8 <__cvt+0x84>
 80088e8:	eeb5 8b40 	vcmp.f64	d8, #0.0
 80088ec:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80088f0:	bf1c      	itt	ne
 80088f2:	f1c4 0401 	rsbne	r4, r4, #1
 80088f6:	6034      	strne	r4, [r6, #0]
 80088f8:	6833      	ldr	r3, [r6, #0]
 80088fa:	441a      	add	r2, r3
 80088fc:	eeb5 8b40 	vcmp.f64	d8, #0.0
 8008900:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008904:	bf08      	it	eq
 8008906:	9203      	streq	r2, [sp, #12]
 8008908:	2130      	movs	r1, #48	; 0x30
 800890a:	9b03      	ldr	r3, [sp, #12]
 800890c:	4293      	cmp	r3, r2
 800890e:	d2dc      	bcs.n	80088ca <__cvt+0x56>
 8008910:	1c5c      	adds	r4, r3, #1
 8008912:	9403      	str	r4, [sp, #12]
 8008914:	7019      	strb	r1, [r3, #0]
 8008916:	e7f8      	b.n	800890a <__cvt+0x96>

08008918 <__exponent>:
 8008918:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800891a:	4603      	mov	r3, r0
 800891c:	2900      	cmp	r1, #0
 800891e:	bfb8      	it	lt
 8008920:	4249      	neglt	r1, r1
 8008922:	f803 2b02 	strb.w	r2, [r3], #2
 8008926:	bfb4      	ite	lt
 8008928:	222d      	movlt	r2, #45	; 0x2d
 800892a:	222b      	movge	r2, #43	; 0x2b
 800892c:	2909      	cmp	r1, #9
 800892e:	7042      	strb	r2, [r0, #1]
 8008930:	dd2a      	ble.n	8008988 <__exponent+0x70>
 8008932:	f10d 0407 	add.w	r4, sp, #7
 8008936:	46a4      	mov	ip, r4
 8008938:	270a      	movs	r7, #10
 800893a:	46a6      	mov	lr, r4
 800893c:	460a      	mov	r2, r1
 800893e:	fb91 f6f7 	sdiv	r6, r1, r7
 8008942:	fb07 1516 	mls	r5, r7, r6, r1
 8008946:	3530      	adds	r5, #48	; 0x30
 8008948:	2a63      	cmp	r2, #99	; 0x63
 800894a:	f104 34ff 	add.w	r4, r4, #4294967295
 800894e:	f80e 5c01 	strb.w	r5, [lr, #-1]
 8008952:	4631      	mov	r1, r6
 8008954:	dcf1      	bgt.n	800893a <__exponent+0x22>
 8008956:	3130      	adds	r1, #48	; 0x30
 8008958:	f1ae 0502 	sub.w	r5, lr, #2
 800895c:	f804 1c01 	strb.w	r1, [r4, #-1]
 8008960:	1c44      	adds	r4, r0, #1
 8008962:	4629      	mov	r1, r5
 8008964:	4561      	cmp	r1, ip
 8008966:	d30a      	bcc.n	800897e <__exponent+0x66>
 8008968:	f10d 0209 	add.w	r2, sp, #9
 800896c:	eba2 020e 	sub.w	r2, r2, lr
 8008970:	4565      	cmp	r5, ip
 8008972:	bf88      	it	hi
 8008974:	2200      	movhi	r2, #0
 8008976:	4413      	add	r3, r2
 8008978:	1a18      	subs	r0, r3, r0
 800897a:	b003      	add	sp, #12
 800897c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800897e:	f811 2b01 	ldrb.w	r2, [r1], #1
 8008982:	f804 2f01 	strb.w	r2, [r4, #1]!
 8008986:	e7ed      	b.n	8008964 <__exponent+0x4c>
 8008988:	2330      	movs	r3, #48	; 0x30
 800898a:	3130      	adds	r1, #48	; 0x30
 800898c:	7083      	strb	r3, [r0, #2]
 800898e:	70c1      	strb	r1, [r0, #3]
 8008990:	1d03      	adds	r3, r0, #4
 8008992:	e7f1      	b.n	8008978 <__exponent+0x60>
 8008994:	0000      	movs	r0, r0
	...

08008998 <_printf_float>:
 8008998:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800899c:	b08b      	sub	sp, #44	; 0x2c
 800899e:	460c      	mov	r4, r1
 80089a0:	f8dd 8050 	ldr.w	r8, [sp, #80]	; 0x50
 80089a4:	4616      	mov	r6, r2
 80089a6:	461f      	mov	r7, r3
 80089a8:	4605      	mov	r5, r0
 80089aa:	f001 f9f5 	bl	8009d98 <_localeconv_r>
 80089ae:	f8d0 b000 	ldr.w	fp, [r0]
 80089b2:	4658      	mov	r0, fp
 80089b4:	f7f7 fc44 	bl	8000240 <strlen>
 80089b8:	2300      	movs	r3, #0
 80089ba:	9308      	str	r3, [sp, #32]
 80089bc:	f8d8 3000 	ldr.w	r3, [r8]
 80089c0:	f894 9018 	ldrb.w	r9, [r4, #24]
 80089c4:	6822      	ldr	r2, [r4, #0]
 80089c6:	3307      	adds	r3, #7
 80089c8:	f023 0307 	bic.w	r3, r3, #7
 80089cc:	f103 0108 	add.w	r1, r3, #8
 80089d0:	f8c8 1000 	str.w	r1, [r8]
 80089d4:	4682      	mov	sl, r0
 80089d6:	e9d3 0100 	ldrd	r0, r1, [r3]
 80089da:	e9c4 0112 	strd	r0, r1, [r4, #72]	; 0x48
 80089de:	ed9f 7b98 	vldr	d7, [pc, #608]	; 8008c40 <_printf_float+0x2a8>
 80089e2:	ed94 0b12 	vldr	d0, [r4, #72]	; 0x48
 80089e6:	eeb0 6bc0 	vabs.f64	d6, d0
 80089ea:	eeb4 6b47 	vcmp.f64	d6, d7
 80089ee:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80089f2:	dd24      	ble.n	8008a3e <_printf_float+0xa6>
 80089f4:	eeb5 0bc0 	vcmpe.f64	d0, #0.0
 80089f8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80089fc:	d502      	bpl.n	8008a04 <_printf_float+0x6c>
 80089fe:	232d      	movs	r3, #45	; 0x2d
 8008a00:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8008a04:	4b90      	ldr	r3, [pc, #576]	; (8008c48 <_printf_float+0x2b0>)
 8008a06:	4891      	ldr	r0, [pc, #580]	; (8008c4c <_printf_float+0x2b4>)
 8008a08:	f1b9 0f47 	cmp.w	r9, #71	; 0x47
 8008a0c:	bf94      	ite	ls
 8008a0e:	4698      	movls	r8, r3
 8008a10:	4680      	movhi	r8, r0
 8008a12:	2303      	movs	r3, #3
 8008a14:	6123      	str	r3, [r4, #16]
 8008a16:	f022 0204 	bic.w	r2, r2, #4
 8008a1a:	2300      	movs	r3, #0
 8008a1c:	6022      	str	r2, [r4, #0]
 8008a1e:	9304      	str	r3, [sp, #16]
 8008a20:	9700      	str	r7, [sp, #0]
 8008a22:	4633      	mov	r3, r6
 8008a24:	aa09      	add	r2, sp, #36	; 0x24
 8008a26:	4621      	mov	r1, r4
 8008a28:	4628      	mov	r0, r5
 8008a2a:	f000 f9d3 	bl	8008dd4 <_printf_common>
 8008a2e:	3001      	adds	r0, #1
 8008a30:	f040 808a 	bne.w	8008b48 <_printf_float+0x1b0>
 8008a34:	f04f 30ff 	mov.w	r0, #4294967295
 8008a38:	b00b      	add	sp, #44	; 0x2c
 8008a3a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008a3e:	eeb4 0b40 	vcmp.f64	d0, d0
 8008a42:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008a46:	d709      	bvc.n	8008a5c <_printf_float+0xc4>
 8008a48:	ee10 3a90 	vmov	r3, s1
 8008a4c:	2b00      	cmp	r3, #0
 8008a4e:	bfbc      	itt	lt
 8008a50:	232d      	movlt	r3, #45	; 0x2d
 8008a52:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 8008a56:	487e      	ldr	r0, [pc, #504]	; (8008c50 <_printf_float+0x2b8>)
 8008a58:	4b7e      	ldr	r3, [pc, #504]	; (8008c54 <_printf_float+0x2bc>)
 8008a5a:	e7d5      	b.n	8008a08 <_printf_float+0x70>
 8008a5c:	6863      	ldr	r3, [r4, #4]
 8008a5e:	f009 01df 	and.w	r1, r9, #223	; 0xdf
 8008a62:	9104      	str	r1, [sp, #16]
 8008a64:	1c59      	adds	r1, r3, #1
 8008a66:	d13c      	bne.n	8008ae2 <_printf_float+0x14a>
 8008a68:	2306      	movs	r3, #6
 8008a6a:	6063      	str	r3, [r4, #4]
 8008a6c:	2300      	movs	r3, #0
 8008a6e:	9303      	str	r3, [sp, #12]
 8008a70:	ab08      	add	r3, sp, #32
 8008a72:	e9cd 9301 	strd	r9, r3, [sp, #4]
 8008a76:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8008a7a:	ab07      	add	r3, sp, #28
 8008a7c:	6861      	ldr	r1, [r4, #4]
 8008a7e:	9300      	str	r3, [sp, #0]
 8008a80:	6022      	str	r2, [r4, #0]
 8008a82:	f10d 031b 	add.w	r3, sp, #27
 8008a86:	4628      	mov	r0, r5
 8008a88:	f7ff fef4 	bl	8008874 <__cvt>
 8008a8c:	9b04      	ldr	r3, [sp, #16]
 8008a8e:	9907      	ldr	r1, [sp, #28]
 8008a90:	2b47      	cmp	r3, #71	; 0x47
 8008a92:	4680      	mov	r8, r0
 8008a94:	d108      	bne.n	8008aa8 <_printf_float+0x110>
 8008a96:	1cc8      	adds	r0, r1, #3
 8008a98:	db02      	blt.n	8008aa0 <_printf_float+0x108>
 8008a9a:	6863      	ldr	r3, [r4, #4]
 8008a9c:	4299      	cmp	r1, r3
 8008a9e:	dd41      	ble.n	8008b24 <_printf_float+0x18c>
 8008aa0:	f1a9 0902 	sub.w	r9, r9, #2
 8008aa4:	fa5f f989 	uxtb.w	r9, r9
 8008aa8:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 8008aac:	d820      	bhi.n	8008af0 <_printf_float+0x158>
 8008aae:	3901      	subs	r1, #1
 8008ab0:	464a      	mov	r2, r9
 8008ab2:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8008ab6:	9107      	str	r1, [sp, #28]
 8008ab8:	f7ff ff2e 	bl	8008918 <__exponent>
 8008abc:	9a08      	ldr	r2, [sp, #32]
 8008abe:	9004      	str	r0, [sp, #16]
 8008ac0:	1813      	adds	r3, r2, r0
 8008ac2:	2a01      	cmp	r2, #1
 8008ac4:	6123      	str	r3, [r4, #16]
 8008ac6:	dc02      	bgt.n	8008ace <_printf_float+0x136>
 8008ac8:	6822      	ldr	r2, [r4, #0]
 8008aca:	07d2      	lsls	r2, r2, #31
 8008acc:	d501      	bpl.n	8008ad2 <_printf_float+0x13a>
 8008ace:	3301      	adds	r3, #1
 8008ad0:	6123      	str	r3, [r4, #16]
 8008ad2:	f89d 301b 	ldrb.w	r3, [sp, #27]
 8008ad6:	2b00      	cmp	r3, #0
 8008ad8:	d0a2      	beq.n	8008a20 <_printf_float+0x88>
 8008ada:	232d      	movs	r3, #45	; 0x2d
 8008adc:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8008ae0:	e79e      	b.n	8008a20 <_printf_float+0x88>
 8008ae2:	9904      	ldr	r1, [sp, #16]
 8008ae4:	2947      	cmp	r1, #71	; 0x47
 8008ae6:	d1c1      	bne.n	8008a6c <_printf_float+0xd4>
 8008ae8:	2b00      	cmp	r3, #0
 8008aea:	d1bf      	bne.n	8008a6c <_printf_float+0xd4>
 8008aec:	2301      	movs	r3, #1
 8008aee:	e7bc      	b.n	8008a6a <_printf_float+0xd2>
 8008af0:	f1b9 0f66 	cmp.w	r9, #102	; 0x66
 8008af4:	d118      	bne.n	8008b28 <_printf_float+0x190>
 8008af6:	2900      	cmp	r1, #0
 8008af8:	6863      	ldr	r3, [r4, #4]
 8008afa:	dd0b      	ble.n	8008b14 <_printf_float+0x17c>
 8008afc:	6121      	str	r1, [r4, #16]
 8008afe:	b913      	cbnz	r3, 8008b06 <_printf_float+0x16e>
 8008b00:	6822      	ldr	r2, [r4, #0]
 8008b02:	07d0      	lsls	r0, r2, #31
 8008b04:	d502      	bpl.n	8008b0c <_printf_float+0x174>
 8008b06:	3301      	adds	r3, #1
 8008b08:	440b      	add	r3, r1
 8008b0a:	6123      	str	r3, [r4, #16]
 8008b0c:	2300      	movs	r3, #0
 8008b0e:	65a1      	str	r1, [r4, #88]	; 0x58
 8008b10:	9304      	str	r3, [sp, #16]
 8008b12:	e7de      	b.n	8008ad2 <_printf_float+0x13a>
 8008b14:	b913      	cbnz	r3, 8008b1c <_printf_float+0x184>
 8008b16:	6822      	ldr	r2, [r4, #0]
 8008b18:	07d2      	lsls	r2, r2, #31
 8008b1a:	d501      	bpl.n	8008b20 <_printf_float+0x188>
 8008b1c:	3302      	adds	r3, #2
 8008b1e:	e7f4      	b.n	8008b0a <_printf_float+0x172>
 8008b20:	2301      	movs	r3, #1
 8008b22:	e7f2      	b.n	8008b0a <_printf_float+0x172>
 8008b24:	f04f 0967 	mov.w	r9, #103	; 0x67
 8008b28:	9b08      	ldr	r3, [sp, #32]
 8008b2a:	4299      	cmp	r1, r3
 8008b2c:	db05      	blt.n	8008b3a <_printf_float+0x1a2>
 8008b2e:	6823      	ldr	r3, [r4, #0]
 8008b30:	6121      	str	r1, [r4, #16]
 8008b32:	07d8      	lsls	r0, r3, #31
 8008b34:	d5ea      	bpl.n	8008b0c <_printf_float+0x174>
 8008b36:	1c4b      	adds	r3, r1, #1
 8008b38:	e7e7      	b.n	8008b0a <_printf_float+0x172>
 8008b3a:	2900      	cmp	r1, #0
 8008b3c:	bfd4      	ite	le
 8008b3e:	f1c1 0202 	rsble	r2, r1, #2
 8008b42:	2201      	movgt	r2, #1
 8008b44:	4413      	add	r3, r2
 8008b46:	e7e0      	b.n	8008b0a <_printf_float+0x172>
 8008b48:	6823      	ldr	r3, [r4, #0]
 8008b4a:	055a      	lsls	r2, r3, #21
 8008b4c:	d407      	bmi.n	8008b5e <_printf_float+0x1c6>
 8008b4e:	6923      	ldr	r3, [r4, #16]
 8008b50:	4642      	mov	r2, r8
 8008b52:	4631      	mov	r1, r6
 8008b54:	4628      	mov	r0, r5
 8008b56:	47b8      	blx	r7
 8008b58:	3001      	adds	r0, #1
 8008b5a:	d12a      	bne.n	8008bb2 <_printf_float+0x21a>
 8008b5c:	e76a      	b.n	8008a34 <_printf_float+0x9c>
 8008b5e:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 8008b62:	f240 80e2 	bls.w	8008d2a <_printf_float+0x392>
 8008b66:	ed94 7b12 	vldr	d7, [r4, #72]	; 0x48
 8008b6a:	eeb5 7b40 	vcmp.f64	d7, #0.0
 8008b6e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008b72:	d133      	bne.n	8008bdc <_printf_float+0x244>
 8008b74:	4a38      	ldr	r2, [pc, #224]	; (8008c58 <_printf_float+0x2c0>)
 8008b76:	2301      	movs	r3, #1
 8008b78:	4631      	mov	r1, r6
 8008b7a:	4628      	mov	r0, r5
 8008b7c:	47b8      	blx	r7
 8008b7e:	3001      	adds	r0, #1
 8008b80:	f43f af58 	beq.w	8008a34 <_printf_float+0x9c>
 8008b84:	e9dd 2307 	ldrd	r2, r3, [sp, #28]
 8008b88:	429a      	cmp	r2, r3
 8008b8a:	db02      	blt.n	8008b92 <_printf_float+0x1fa>
 8008b8c:	6823      	ldr	r3, [r4, #0]
 8008b8e:	07d8      	lsls	r0, r3, #31
 8008b90:	d50f      	bpl.n	8008bb2 <_printf_float+0x21a>
 8008b92:	4653      	mov	r3, sl
 8008b94:	465a      	mov	r2, fp
 8008b96:	4631      	mov	r1, r6
 8008b98:	4628      	mov	r0, r5
 8008b9a:	47b8      	blx	r7
 8008b9c:	3001      	adds	r0, #1
 8008b9e:	f43f af49 	beq.w	8008a34 <_printf_float+0x9c>
 8008ba2:	f04f 0800 	mov.w	r8, #0
 8008ba6:	f104 091a 	add.w	r9, r4, #26
 8008baa:	9b08      	ldr	r3, [sp, #32]
 8008bac:	3b01      	subs	r3, #1
 8008bae:	4543      	cmp	r3, r8
 8008bb0:	dc09      	bgt.n	8008bc6 <_printf_float+0x22e>
 8008bb2:	6823      	ldr	r3, [r4, #0]
 8008bb4:	079b      	lsls	r3, r3, #30
 8008bb6:	f100 8108 	bmi.w	8008dca <_printf_float+0x432>
 8008bba:	68e0      	ldr	r0, [r4, #12]
 8008bbc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008bbe:	4298      	cmp	r0, r3
 8008bc0:	bfb8      	it	lt
 8008bc2:	4618      	movlt	r0, r3
 8008bc4:	e738      	b.n	8008a38 <_printf_float+0xa0>
 8008bc6:	2301      	movs	r3, #1
 8008bc8:	464a      	mov	r2, r9
 8008bca:	4631      	mov	r1, r6
 8008bcc:	4628      	mov	r0, r5
 8008bce:	47b8      	blx	r7
 8008bd0:	3001      	adds	r0, #1
 8008bd2:	f43f af2f 	beq.w	8008a34 <_printf_float+0x9c>
 8008bd6:	f108 0801 	add.w	r8, r8, #1
 8008bda:	e7e6      	b.n	8008baa <_printf_float+0x212>
 8008bdc:	9b07      	ldr	r3, [sp, #28]
 8008bde:	2b00      	cmp	r3, #0
 8008be0:	dc3c      	bgt.n	8008c5c <_printf_float+0x2c4>
 8008be2:	4a1d      	ldr	r2, [pc, #116]	; (8008c58 <_printf_float+0x2c0>)
 8008be4:	2301      	movs	r3, #1
 8008be6:	4631      	mov	r1, r6
 8008be8:	4628      	mov	r0, r5
 8008bea:	47b8      	blx	r7
 8008bec:	3001      	adds	r0, #1
 8008bee:	f43f af21 	beq.w	8008a34 <_printf_float+0x9c>
 8008bf2:	e9dd 2307 	ldrd	r2, r3, [sp, #28]
 8008bf6:	4313      	orrs	r3, r2
 8008bf8:	d102      	bne.n	8008c00 <_printf_float+0x268>
 8008bfa:	6823      	ldr	r3, [r4, #0]
 8008bfc:	07d9      	lsls	r1, r3, #31
 8008bfe:	d5d8      	bpl.n	8008bb2 <_printf_float+0x21a>
 8008c00:	4653      	mov	r3, sl
 8008c02:	465a      	mov	r2, fp
 8008c04:	4631      	mov	r1, r6
 8008c06:	4628      	mov	r0, r5
 8008c08:	47b8      	blx	r7
 8008c0a:	3001      	adds	r0, #1
 8008c0c:	f43f af12 	beq.w	8008a34 <_printf_float+0x9c>
 8008c10:	f04f 0900 	mov.w	r9, #0
 8008c14:	f104 0a1a 	add.w	sl, r4, #26
 8008c18:	9b07      	ldr	r3, [sp, #28]
 8008c1a:	425b      	negs	r3, r3
 8008c1c:	454b      	cmp	r3, r9
 8008c1e:	dc01      	bgt.n	8008c24 <_printf_float+0x28c>
 8008c20:	9b08      	ldr	r3, [sp, #32]
 8008c22:	e795      	b.n	8008b50 <_printf_float+0x1b8>
 8008c24:	2301      	movs	r3, #1
 8008c26:	4652      	mov	r2, sl
 8008c28:	4631      	mov	r1, r6
 8008c2a:	4628      	mov	r0, r5
 8008c2c:	47b8      	blx	r7
 8008c2e:	3001      	adds	r0, #1
 8008c30:	f43f af00 	beq.w	8008a34 <_printf_float+0x9c>
 8008c34:	f109 0901 	add.w	r9, r9, #1
 8008c38:	e7ee      	b.n	8008c18 <_printf_float+0x280>
 8008c3a:	bf00      	nop
 8008c3c:	f3af 8000 	nop.w
 8008c40:	ffffffff 	.word	0xffffffff
 8008c44:	7fefffff 	.word	0x7fefffff
 8008c48:	0800afe4 	.word	0x0800afe4
 8008c4c:	0800afe8 	.word	0x0800afe8
 8008c50:	0800aff0 	.word	0x0800aff0
 8008c54:	0800afec 	.word	0x0800afec
 8008c58:	0800aff4 	.word	0x0800aff4
 8008c5c:	9a08      	ldr	r2, [sp, #32]
 8008c5e:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8008c60:	429a      	cmp	r2, r3
 8008c62:	bfa8      	it	ge
 8008c64:	461a      	movge	r2, r3
 8008c66:	2a00      	cmp	r2, #0
 8008c68:	4691      	mov	r9, r2
 8008c6a:	dc38      	bgt.n	8008cde <_printf_float+0x346>
 8008c6c:	2300      	movs	r3, #0
 8008c6e:	9305      	str	r3, [sp, #20]
 8008c70:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8008c74:	f104 021a 	add.w	r2, r4, #26
 8008c78:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8008c7a:	9905      	ldr	r1, [sp, #20]
 8008c7c:	9304      	str	r3, [sp, #16]
 8008c7e:	eba3 0309 	sub.w	r3, r3, r9
 8008c82:	428b      	cmp	r3, r1
 8008c84:	dc33      	bgt.n	8008cee <_printf_float+0x356>
 8008c86:	e9dd 2307 	ldrd	r2, r3, [sp, #28]
 8008c8a:	429a      	cmp	r2, r3
 8008c8c:	db3c      	blt.n	8008d08 <_printf_float+0x370>
 8008c8e:	6823      	ldr	r3, [r4, #0]
 8008c90:	07da      	lsls	r2, r3, #31
 8008c92:	d439      	bmi.n	8008d08 <_printf_float+0x370>
 8008c94:	9a08      	ldr	r2, [sp, #32]
 8008c96:	9b04      	ldr	r3, [sp, #16]
 8008c98:	9907      	ldr	r1, [sp, #28]
 8008c9a:	1ad3      	subs	r3, r2, r3
 8008c9c:	eba2 0901 	sub.w	r9, r2, r1
 8008ca0:	4599      	cmp	r9, r3
 8008ca2:	bfa8      	it	ge
 8008ca4:	4699      	movge	r9, r3
 8008ca6:	f1b9 0f00 	cmp.w	r9, #0
 8008caa:	dc35      	bgt.n	8008d18 <_printf_float+0x380>
 8008cac:	f04f 0800 	mov.w	r8, #0
 8008cb0:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8008cb4:	f104 0a1a 	add.w	sl, r4, #26
 8008cb8:	e9dd 2307 	ldrd	r2, r3, [sp, #28]
 8008cbc:	1a9b      	subs	r3, r3, r2
 8008cbe:	eba3 0309 	sub.w	r3, r3, r9
 8008cc2:	4543      	cmp	r3, r8
 8008cc4:	f77f af75 	ble.w	8008bb2 <_printf_float+0x21a>
 8008cc8:	2301      	movs	r3, #1
 8008cca:	4652      	mov	r2, sl
 8008ccc:	4631      	mov	r1, r6
 8008cce:	4628      	mov	r0, r5
 8008cd0:	47b8      	blx	r7
 8008cd2:	3001      	adds	r0, #1
 8008cd4:	f43f aeae 	beq.w	8008a34 <_printf_float+0x9c>
 8008cd8:	f108 0801 	add.w	r8, r8, #1
 8008cdc:	e7ec      	b.n	8008cb8 <_printf_float+0x320>
 8008cde:	4613      	mov	r3, r2
 8008ce0:	4631      	mov	r1, r6
 8008ce2:	4642      	mov	r2, r8
 8008ce4:	4628      	mov	r0, r5
 8008ce6:	47b8      	blx	r7
 8008ce8:	3001      	adds	r0, #1
 8008cea:	d1bf      	bne.n	8008c6c <_printf_float+0x2d4>
 8008cec:	e6a2      	b.n	8008a34 <_printf_float+0x9c>
 8008cee:	2301      	movs	r3, #1
 8008cf0:	4631      	mov	r1, r6
 8008cf2:	4628      	mov	r0, r5
 8008cf4:	9204      	str	r2, [sp, #16]
 8008cf6:	47b8      	blx	r7
 8008cf8:	3001      	adds	r0, #1
 8008cfa:	f43f ae9b 	beq.w	8008a34 <_printf_float+0x9c>
 8008cfe:	9b05      	ldr	r3, [sp, #20]
 8008d00:	9a04      	ldr	r2, [sp, #16]
 8008d02:	3301      	adds	r3, #1
 8008d04:	9305      	str	r3, [sp, #20]
 8008d06:	e7b7      	b.n	8008c78 <_printf_float+0x2e0>
 8008d08:	4653      	mov	r3, sl
 8008d0a:	465a      	mov	r2, fp
 8008d0c:	4631      	mov	r1, r6
 8008d0e:	4628      	mov	r0, r5
 8008d10:	47b8      	blx	r7
 8008d12:	3001      	adds	r0, #1
 8008d14:	d1be      	bne.n	8008c94 <_printf_float+0x2fc>
 8008d16:	e68d      	b.n	8008a34 <_printf_float+0x9c>
 8008d18:	9a04      	ldr	r2, [sp, #16]
 8008d1a:	464b      	mov	r3, r9
 8008d1c:	4442      	add	r2, r8
 8008d1e:	4631      	mov	r1, r6
 8008d20:	4628      	mov	r0, r5
 8008d22:	47b8      	blx	r7
 8008d24:	3001      	adds	r0, #1
 8008d26:	d1c1      	bne.n	8008cac <_printf_float+0x314>
 8008d28:	e684      	b.n	8008a34 <_printf_float+0x9c>
 8008d2a:	9a08      	ldr	r2, [sp, #32]
 8008d2c:	2a01      	cmp	r2, #1
 8008d2e:	dc01      	bgt.n	8008d34 <_printf_float+0x39c>
 8008d30:	07db      	lsls	r3, r3, #31
 8008d32:	d537      	bpl.n	8008da4 <_printf_float+0x40c>
 8008d34:	2301      	movs	r3, #1
 8008d36:	4642      	mov	r2, r8
 8008d38:	4631      	mov	r1, r6
 8008d3a:	4628      	mov	r0, r5
 8008d3c:	47b8      	blx	r7
 8008d3e:	3001      	adds	r0, #1
 8008d40:	f43f ae78 	beq.w	8008a34 <_printf_float+0x9c>
 8008d44:	4653      	mov	r3, sl
 8008d46:	465a      	mov	r2, fp
 8008d48:	4631      	mov	r1, r6
 8008d4a:	4628      	mov	r0, r5
 8008d4c:	47b8      	blx	r7
 8008d4e:	3001      	adds	r0, #1
 8008d50:	f43f ae70 	beq.w	8008a34 <_printf_float+0x9c>
 8008d54:	ed94 7b12 	vldr	d7, [r4, #72]	; 0x48
 8008d58:	eeb5 7b40 	vcmp.f64	d7, #0.0
 8008d5c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008d60:	d01b      	beq.n	8008d9a <_printf_float+0x402>
 8008d62:	9b08      	ldr	r3, [sp, #32]
 8008d64:	f108 0201 	add.w	r2, r8, #1
 8008d68:	3b01      	subs	r3, #1
 8008d6a:	4631      	mov	r1, r6
 8008d6c:	4628      	mov	r0, r5
 8008d6e:	47b8      	blx	r7
 8008d70:	3001      	adds	r0, #1
 8008d72:	d10e      	bne.n	8008d92 <_printf_float+0x3fa>
 8008d74:	e65e      	b.n	8008a34 <_printf_float+0x9c>
 8008d76:	2301      	movs	r3, #1
 8008d78:	464a      	mov	r2, r9
 8008d7a:	4631      	mov	r1, r6
 8008d7c:	4628      	mov	r0, r5
 8008d7e:	47b8      	blx	r7
 8008d80:	3001      	adds	r0, #1
 8008d82:	f43f ae57 	beq.w	8008a34 <_printf_float+0x9c>
 8008d86:	f108 0801 	add.w	r8, r8, #1
 8008d8a:	9b08      	ldr	r3, [sp, #32]
 8008d8c:	3b01      	subs	r3, #1
 8008d8e:	4543      	cmp	r3, r8
 8008d90:	dcf1      	bgt.n	8008d76 <_printf_float+0x3de>
 8008d92:	9b04      	ldr	r3, [sp, #16]
 8008d94:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8008d98:	e6db      	b.n	8008b52 <_printf_float+0x1ba>
 8008d9a:	f04f 0800 	mov.w	r8, #0
 8008d9e:	f104 091a 	add.w	r9, r4, #26
 8008da2:	e7f2      	b.n	8008d8a <_printf_float+0x3f2>
 8008da4:	2301      	movs	r3, #1
 8008da6:	4642      	mov	r2, r8
 8008da8:	e7df      	b.n	8008d6a <_printf_float+0x3d2>
 8008daa:	2301      	movs	r3, #1
 8008dac:	464a      	mov	r2, r9
 8008dae:	4631      	mov	r1, r6
 8008db0:	4628      	mov	r0, r5
 8008db2:	47b8      	blx	r7
 8008db4:	3001      	adds	r0, #1
 8008db6:	f43f ae3d 	beq.w	8008a34 <_printf_float+0x9c>
 8008dba:	f108 0801 	add.w	r8, r8, #1
 8008dbe:	68e3      	ldr	r3, [r4, #12]
 8008dc0:	9909      	ldr	r1, [sp, #36]	; 0x24
 8008dc2:	1a5b      	subs	r3, r3, r1
 8008dc4:	4543      	cmp	r3, r8
 8008dc6:	dcf0      	bgt.n	8008daa <_printf_float+0x412>
 8008dc8:	e6f7      	b.n	8008bba <_printf_float+0x222>
 8008dca:	f04f 0800 	mov.w	r8, #0
 8008dce:	f104 0919 	add.w	r9, r4, #25
 8008dd2:	e7f4      	b.n	8008dbe <_printf_float+0x426>

08008dd4 <_printf_common>:
 8008dd4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008dd8:	4616      	mov	r6, r2
 8008dda:	4699      	mov	r9, r3
 8008ddc:	688a      	ldr	r2, [r1, #8]
 8008dde:	690b      	ldr	r3, [r1, #16]
 8008de0:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8008de4:	4293      	cmp	r3, r2
 8008de6:	bfb8      	it	lt
 8008de8:	4613      	movlt	r3, r2
 8008dea:	6033      	str	r3, [r6, #0]
 8008dec:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8008df0:	4607      	mov	r7, r0
 8008df2:	460c      	mov	r4, r1
 8008df4:	b10a      	cbz	r2, 8008dfa <_printf_common+0x26>
 8008df6:	3301      	adds	r3, #1
 8008df8:	6033      	str	r3, [r6, #0]
 8008dfa:	6823      	ldr	r3, [r4, #0]
 8008dfc:	0699      	lsls	r1, r3, #26
 8008dfe:	bf42      	ittt	mi
 8008e00:	6833      	ldrmi	r3, [r6, #0]
 8008e02:	3302      	addmi	r3, #2
 8008e04:	6033      	strmi	r3, [r6, #0]
 8008e06:	6825      	ldr	r5, [r4, #0]
 8008e08:	f015 0506 	ands.w	r5, r5, #6
 8008e0c:	d106      	bne.n	8008e1c <_printf_common+0x48>
 8008e0e:	f104 0a19 	add.w	sl, r4, #25
 8008e12:	68e3      	ldr	r3, [r4, #12]
 8008e14:	6832      	ldr	r2, [r6, #0]
 8008e16:	1a9b      	subs	r3, r3, r2
 8008e18:	42ab      	cmp	r3, r5
 8008e1a:	dc26      	bgt.n	8008e6a <_printf_common+0x96>
 8008e1c:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8008e20:	1e13      	subs	r3, r2, #0
 8008e22:	6822      	ldr	r2, [r4, #0]
 8008e24:	bf18      	it	ne
 8008e26:	2301      	movne	r3, #1
 8008e28:	0692      	lsls	r2, r2, #26
 8008e2a:	d42b      	bmi.n	8008e84 <_printf_common+0xb0>
 8008e2c:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8008e30:	4649      	mov	r1, r9
 8008e32:	4638      	mov	r0, r7
 8008e34:	47c0      	blx	r8
 8008e36:	3001      	adds	r0, #1
 8008e38:	d01e      	beq.n	8008e78 <_printf_common+0xa4>
 8008e3a:	6823      	ldr	r3, [r4, #0]
 8008e3c:	68e5      	ldr	r5, [r4, #12]
 8008e3e:	6832      	ldr	r2, [r6, #0]
 8008e40:	f003 0306 	and.w	r3, r3, #6
 8008e44:	2b04      	cmp	r3, #4
 8008e46:	bf08      	it	eq
 8008e48:	1aad      	subeq	r5, r5, r2
 8008e4a:	68a3      	ldr	r3, [r4, #8]
 8008e4c:	6922      	ldr	r2, [r4, #16]
 8008e4e:	bf0c      	ite	eq
 8008e50:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8008e54:	2500      	movne	r5, #0
 8008e56:	4293      	cmp	r3, r2
 8008e58:	bfc4      	itt	gt
 8008e5a:	1a9b      	subgt	r3, r3, r2
 8008e5c:	18ed      	addgt	r5, r5, r3
 8008e5e:	2600      	movs	r6, #0
 8008e60:	341a      	adds	r4, #26
 8008e62:	42b5      	cmp	r5, r6
 8008e64:	d11a      	bne.n	8008e9c <_printf_common+0xc8>
 8008e66:	2000      	movs	r0, #0
 8008e68:	e008      	b.n	8008e7c <_printf_common+0xa8>
 8008e6a:	2301      	movs	r3, #1
 8008e6c:	4652      	mov	r2, sl
 8008e6e:	4649      	mov	r1, r9
 8008e70:	4638      	mov	r0, r7
 8008e72:	47c0      	blx	r8
 8008e74:	3001      	adds	r0, #1
 8008e76:	d103      	bne.n	8008e80 <_printf_common+0xac>
 8008e78:	f04f 30ff 	mov.w	r0, #4294967295
 8008e7c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008e80:	3501      	adds	r5, #1
 8008e82:	e7c6      	b.n	8008e12 <_printf_common+0x3e>
 8008e84:	18e1      	adds	r1, r4, r3
 8008e86:	1c5a      	adds	r2, r3, #1
 8008e88:	2030      	movs	r0, #48	; 0x30
 8008e8a:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8008e8e:	4422      	add	r2, r4
 8008e90:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8008e94:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8008e98:	3302      	adds	r3, #2
 8008e9a:	e7c7      	b.n	8008e2c <_printf_common+0x58>
 8008e9c:	2301      	movs	r3, #1
 8008e9e:	4622      	mov	r2, r4
 8008ea0:	4649      	mov	r1, r9
 8008ea2:	4638      	mov	r0, r7
 8008ea4:	47c0      	blx	r8
 8008ea6:	3001      	adds	r0, #1
 8008ea8:	d0e6      	beq.n	8008e78 <_printf_common+0xa4>
 8008eaa:	3601      	adds	r6, #1
 8008eac:	e7d9      	b.n	8008e62 <_printf_common+0x8e>
	...

08008eb0 <_printf_i>:
 8008eb0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8008eb4:	460c      	mov	r4, r1
 8008eb6:	4691      	mov	r9, r2
 8008eb8:	7e27      	ldrb	r7, [r4, #24]
 8008eba:	990c      	ldr	r1, [sp, #48]	; 0x30
 8008ebc:	2f78      	cmp	r7, #120	; 0x78
 8008ebe:	4680      	mov	r8, r0
 8008ec0:	469a      	mov	sl, r3
 8008ec2:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8008ec6:	d807      	bhi.n	8008ed8 <_printf_i+0x28>
 8008ec8:	2f62      	cmp	r7, #98	; 0x62
 8008eca:	d80a      	bhi.n	8008ee2 <_printf_i+0x32>
 8008ecc:	2f00      	cmp	r7, #0
 8008ece:	f000 80d8 	beq.w	8009082 <_printf_i+0x1d2>
 8008ed2:	2f58      	cmp	r7, #88	; 0x58
 8008ed4:	f000 80a3 	beq.w	800901e <_printf_i+0x16e>
 8008ed8:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8008edc:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8008ee0:	e03a      	b.n	8008f58 <_printf_i+0xa8>
 8008ee2:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8008ee6:	2b15      	cmp	r3, #21
 8008ee8:	d8f6      	bhi.n	8008ed8 <_printf_i+0x28>
 8008eea:	a001      	add	r0, pc, #4	; (adr r0, 8008ef0 <_printf_i+0x40>)
 8008eec:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 8008ef0:	08008f49 	.word	0x08008f49
 8008ef4:	08008f5d 	.word	0x08008f5d
 8008ef8:	08008ed9 	.word	0x08008ed9
 8008efc:	08008ed9 	.word	0x08008ed9
 8008f00:	08008ed9 	.word	0x08008ed9
 8008f04:	08008ed9 	.word	0x08008ed9
 8008f08:	08008f5d 	.word	0x08008f5d
 8008f0c:	08008ed9 	.word	0x08008ed9
 8008f10:	08008ed9 	.word	0x08008ed9
 8008f14:	08008ed9 	.word	0x08008ed9
 8008f18:	08008ed9 	.word	0x08008ed9
 8008f1c:	08009069 	.word	0x08009069
 8008f20:	08008f8d 	.word	0x08008f8d
 8008f24:	0800904b 	.word	0x0800904b
 8008f28:	08008ed9 	.word	0x08008ed9
 8008f2c:	08008ed9 	.word	0x08008ed9
 8008f30:	0800908b 	.word	0x0800908b
 8008f34:	08008ed9 	.word	0x08008ed9
 8008f38:	08008f8d 	.word	0x08008f8d
 8008f3c:	08008ed9 	.word	0x08008ed9
 8008f40:	08008ed9 	.word	0x08008ed9
 8008f44:	08009053 	.word	0x08009053
 8008f48:	680b      	ldr	r3, [r1, #0]
 8008f4a:	1d1a      	adds	r2, r3, #4
 8008f4c:	681b      	ldr	r3, [r3, #0]
 8008f4e:	600a      	str	r2, [r1, #0]
 8008f50:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8008f54:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8008f58:	2301      	movs	r3, #1
 8008f5a:	e0a3      	b.n	80090a4 <_printf_i+0x1f4>
 8008f5c:	6825      	ldr	r5, [r4, #0]
 8008f5e:	6808      	ldr	r0, [r1, #0]
 8008f60:	062e      	lsls	r6, r5, #24
 8008f62:	f100 0304 	add.w	r3, r0, #4
 8008f66:	d50a      	bpl.n	8008f7e <_printf_i+0xce>
 8008f68:	6805      	ldr	r5, [r0, #0]
 8008f6a:	600b      	str	r3, [r1, #0]
 8008f6c:	2d00      	cmp	r5, #0
 8008f6e:	da03      	bge.n	8008f78 <_printf_i+0xc8>
 8008f70:	232d      	movs	r3, #45	; 0x2d
 8008f72:	426d      	negs	r5, r5
 8008f74:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8008f78:	485e      	ldr	r0, [pc, #376]	; (80090f4 <_printf_i+0x244>)
 8008f7a:	230a      	movs	r3, #10
 8008f7c:	e019      	b.n	8008fb2 <_printf_i+0x102>
 8008f7e:	f015 0f40 	tst.w	r5, #64	; 0x40
 8008f82:	6805      	ldr	r5, [r0, #0]
 8008f84:	600b      	str	r3, [r1, #0]
 8008f86:	bf18      	it	ne
 8008f88:	b22d      	sxthne	r5, r5
 8008f8a:	e7ef      	b.n	8008f6c <_printf_i+0xbc>
 8008f8c:	680b      	ldr	r3, [r1, #0]
 8008f8e:	6825      	ldr	r5, [r4, #0]
 8008f90:	1d18      	adds	r0, r3, #4
 8008f92:	6008      	str	r0, [r1, #0]
 8008f94:	0628      	lsls	r0, r5, #24
 8008f96:	d501      	bpl.n	8008f9c <_printf_i+0xec>
 8008f98:	681d      	ldr	r5, [r3, #0]
 8008f9a:	e002      	b.n	8008fa2 <_printf_i+0xf2>
 8008f9c:	0669      	lsls	r1, r5, #25
 8008f9e:	d5fb      	bpl.n	8008f98 <_printf_i+0xe8>
 8008fa0:	881d      	ldrh	r5, [r3, #0]
 8008fa2:	4854      	ldr	r0, [pc, #336]	; (80090f4 <_printf_i+0x244>)
 8008fa4:	2f6f      	cmp	r7, #111	; 0x6f
 8008fa6:	bf0c      	ite	eq
 8008fa8:	2308      	moveq	r3, #8
 8008faa:	230a      	movne	r3, #10
 8008fac:	2100      	movs	r1, #0
 8008fae:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8008fb2:	6866      	ldr	r6, [r4, #4]
 8008fb4:	60a6      	str	r6, [r4, #8]
 8008fb6:	2e00      	cmp	r6, #0
 8008fb8:	bfa2      	ittt	ge
 8008fba:	6821      	ldrge	r1, [r4, #0]
 8008fbc:	f021 0104 	bicge.w	r1, r1, #4
 8008fc0:	6021      	strge	r1, [r4, #0]
 8008fc2:	b90d      	cbnz	r5, 8008fc8 <_printf_i+0x118>
 8008fc4:	2e00      	cmp	r6, #0
 8008fc6:	d04d      	beq.n	8009064 <_printf_i+0x1b4>
 8008fc8:	4616      	mov	r6, r2
 8008fca:	fbb5 f1f3 	udiv	r1, r5, r3
 8008fce:	fb03 5711 	mls	r7, r3, r1, r5
 8008fd2:	5dc7      	ldrb	r7, [r0, r7]
 8008fd4:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8008fd8:	462f      	mov	r7, r5
 8008fda:	42bb      	cmp	r3, r7
 8008fdc:	460d      	mov	r5, r1
 8008fde:	d9f4      	bls.n	8008fca <_printf_i+0x11a>
 8008fe0:	2b08      	cmp	r3, #8
 8008fe2:	d10b      	bne.n	8008ffc <_printf_i+0x14c>
 8008fe4:	6823      	ldr	r3, [r4, #0]
 8008fe6:	07df      	lsls	r7, r3, #31
 8008fe8:	d508      	bpl.n	8008ffc <_printf_i+0x14c>
 8008fea:	6923      	ldr	r3, [r4, #16]
 8008fec:	6861      	ldr	r1, [r4, #4]
 8008fee:	4299      	cmp	r1, r3
 8008ff0:	bfde      	ittt	le
 8008ff2:	2330      	movle	r3, #48	; 0x30
 8008ff4:	f806 3c01 	strble.w	r3, [r6, #-1]
 8008ff8:	f106 36ff 	addle.w	r6, r6, #4294967295
 8008ffc:	1b92      	subs	r2, r2, r6
 8008ffe:	6122      	str	r2, [r4, #16]
 8009000:	f8cd a000 	str.w	sl, [sp]
 8009004:	464b      	mov	r3, r9
 8009006:	aa03      	add	r2, sp, #12
 8009008:	4621      	mov	r1, r4
 800900a:	4640      	mov	r0, r8
 800900c:	f7ff fee2 	bl	8008dd4 <_printf_common>
 8009010:	3001      	adds	r0, #1
 8009012:	d14c      	bne.n	80090ae <_printf_i+0x1fe>
 8009014:	f04f 30ff 	mov.w	r0, #4294967295
 8009018:	b004      	add	sp, #16
 800901a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800901e:	4835      	ldr	r0, [pc, #212]	; (80090f4 <_printf_i+0x244>)
 8009020:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8009024:	6823      	ldr	r3, [r4, #0]
 8009026:	680e      	ldr	r6, [r1, #0]
 8009028:	061f      	lsls	r7, r3, #24
 800902a:	f856 5b04 	ldr.w	r5, [r6], #4
 800902e:	600e      	str	r6, [r1, #0]
 8009030:	d514      	bpl.n	800905c <_printf_i+0x1ac>
 8009032:	07d9      	lsls	r1, r3, #31
 8009034:	bf44      	itt	mi
 8009036:	f043 0320 	orrmi.w	r3, r3, #32
 800903a:	6023      	strmi	r3, [r4, #0]
 800903c:	b91d      	cbnz	r5, 8009046 <_printf_i+0x196>
 800903e:	6823      	ldr	r3, [r4, #0]
 8009040:	f023 0320 	bic.w	r3, r3, #32
 8009044:	6023      	str	r3, [r4, #0]
 8009046:	2310      	movs	r3, #16
 8009048:	e7b0      	b.n	8008fac <_printf_i+0xfc>
 800904a:	6823      	ldr	r3, [r4, #0]
 800904c:	f043 0320 	orr.w	r3, r3, #32
 8009050:	6023      	str	r3, [r4, #0]
 8009052:	2378      	movs	r3, #120	; 0x78
 8009054:	4828      	ldr	r0, [pc, #160]	; (80090f8 <_printf_i+0x248>)
 8009056:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800905a:	e7e3      	b.n	8009024 <_printf_i+0x174>
 800905c:	065e      	lsls	r6, r3, #25
 800905e:	bf48      	it	mi
 8009060:	b2ad      	uxthmi	r5, r5
 8009062:	e7e6      	b.n	8009032 <_printf_i+0x182>
 8009064:	4616      	mov	r6, r2
 8009066:	e7bb      	b.n	8008fe0 <_printf_i+0x130>
 8009068:	680b      	ldr	r3, [r1, #0]
 800906a:	6826      	ldr	r6, [r4, #0]
 800906c:	6960      	ldr	r0, [r4, #20]
 800906e:	1d1d      	adds	r5, r3, #4
 8009070:	600d      	str	r5, [r1, #0]
 8009072:	0635      	lsls	r5, r6, #24
 8009074:	681b      	ldr	r3, [r3, #0]
 8009076:	d501      	bpl.n	800907c <_printf_i+0x1cc>
 8009078:	6018      	str	r0, [r3, #0]
 800907a:	e002      	b.n	8009082 <_printf_i+0x1d2>
 800907c:	0671      	lsls	r1, r6, #25
 800907e:	d5fb      	bpl.n	8009078 <_printf_i+0x1c8>
 8009080:	8018      	strh	r0, [r3, #0]
 8009082:	2300      	movs	r3, #0
 8009084:	6123      	str	r3, [r4, #16]
 8009086:	4616      	mov	r6, r2
 8009088:	e7ba      	b.n	8009000 <_printf_i+0x150>
 800908a:	680b      	ldr	r3, [r1, #0]
 800908c:	1d1a      	adds	r2, r3, #4
 800908e:	600a      	str	r2, [r1, #0]
 8009090:	681e      	ldr	r6, [r3, #0]
 8009092:	6862      	ldr	r2, [r4, #4]
 8009094:	2100      	movs	r1, #0
 8009096:	4630      	mov	r0, r6
 8009098:	f7f7 f8da 	bl	8000250 <memchr>
 800909c:	b108      	cbz	r0, 80090a2 <_printf_i+0x1f2>
 800909e:	1b80      	subs	r0, r0, r6
 80090a0:	6060      	str	r0, [r4, #4]
 80090a2:	6863      	ldr	r3, [r4, #4]
 80090a4:	6123      	str	r3, [r4, #16]
 80090a6:	2300      	movs	r3, #0
 80090a8:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80090ac:	e7a8      	b.n	8009000 <_printf_i+0x150>
 80090ae:	6923      	ldr	r3, [r4, #16]
 80090b0:	4632      	mov	r2, r6
 80090b2:	4649      	mov	r1, r9
 80090b4:	4640      	mov	r0, r8
 80090b6:	47d0      	blx	sl
 80090b8:	3001      	adds	r0, #1
 80090ba:	d0ab      	beq.n	8009014 <_printf_i+0x164>
 80090bc:	6823      	ldr	r3, [r4, #0]
 80090be:	079b      	lsls	r3, r3, #30
 80090c0:	d413      	bmi.n	80090ea <_printf_i+0x23a>
 80090c2:	68e0      	ldr	r0, [r4, #12]
 80090c4:	9b03      	ldr	r3, [sp, #12]
 80090c6:	4298      	cmp	r0, r3
 80090c8:	bfb8      	it	lt
 80090ca:	4618      	movlt	r0, r3
 80090cc:	e7a4      	b.n	8009018 <_printf_i+0x168>
 80090ce:	2301      	movs	r3, #1
 80090d0:	4632      	mov	r2, r6
 80090d2:	4649      	mov	r1, r9
 80090d4:	4640      	mov	r0, r8
 80090d6:	47d0      	blx	sl
 80090d8:	3001      	adds	r0, #1
 80090da:	d09b      	beq.n	8009014 <_printf_i+0x164>
 80090dc:	3501      	adds	r5, #1
 80090de:	68e3      	ldr	r3, [r4, #12]
 80090e0:	9903      	ldr	r1, [sp, #12]
 80090e2:	1a5b      	subs	r3, r3, r1
 80090e4:	42ab      	cmp	r3, r5
 80090e6:	dcf2      	bgt.n	80090ce <_printf_i+0x21e>
 80090e8:	e7eb      	b.n	80090c2 <_printf_i+0x212>
 80090ea:	2500      	movs	r5, #0
 80090ec:	f104 0619 	add.w	r6, r4, #25
 80090f0:	e7f5      	b.n	80090de <_printf_i+0x22e>
 80090f2:	bf00      	nop
 80090f4:	0800aff6 	.word	0x0800aff6
 80090f8:	0800b007 	.word	0x0800b007

080090fc <_sbrk_r>:
 80090fc:	b538      	push	{r3, r4, r5, lr}
 80090fe:	4d06      	ldr	r5, [pc, #24]	; (8009118 <_sbrk_r+0x1c>)
 8009100:	2300      	movs	r3, #0
 8009102:	4604      	mov	r4, r0
 8009104:	4608      	mov	r0, r1
 8009106:	602b      	str	r3, [r5, #0]
 8009108:	f7f9 f832 	bl	8002170 <_sbrk>
 800910c:	1c43      	adds	r3, r0, #1
 800910e:	d102      	bne.n	8009116 <_sbrk_r+0x1a>
 8009110:	682b      	ldr	r3, [r5, #0]
 8009112:	b103      	cbz	r3, 8009116 <_sbrk_r+0x1a>
 8009114:	6023      	str	r3, [r4, #0]
 8009116:	bd38      	pop	{r3, r4, r5, pc}
 8009118:	20000700 	.word	0x20000700

0800911c <__assert_func>:
 800911c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800911e:	4614      	mov	r4, r2
 8009120:	461a      	mov	r2, r3
 8009122:	4b09      	ldr	r3, [pc, #36]	; (8009148 <__assert_func+0x2c>)
 8009124:	681b      	ldr	r3, [r3, #0]
 8009126:	4605      	mov	r5, r0
 8009128:	68d8      	ldr	r0, [r3, #12]
 800912a:	b14c      	cbz	r4, 8009140 <__assert_func+0x24>
 800912c:	4b07      	ldr	r3, [pc, #28]	; (800914c <__assert_func+0x30>)
 800912e:	9100      	str	r1, [sp, #0]
 8009130:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8009134:	4906      	ldr	r1, [pc, #24]	; (8009150 <__assert_func+0x34>)
 8009136:	462b      	mov	r3, r5
 8009138:	f000 fe1c 	bl	8009d74 <fiprintf>
 800913c:	f001 fbf0 	bl	800a920 <abort>
 8009140:	4b04      	ldr	r3, [pc, #16]	; (8009154 <__assert_func+0x38>)
 8009142:	461c      	mov	r4, r3
 8009144:	e7f3      	b.n	800912e <__assert_func+0x12>
 8009146:	bf00      	nop
 8009148:	20000068 	.word	0x20000068
 800914c:	0800b018 	.word	0x0800b018
 8009150:	0800b025 	.word	0x0800b025
 8009154:	0800b053 	.word	0x0800b053

08009158 <quorem>:
 8009158:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800915c:	6903      	ldr	r3, [r0, #16]
 800915e:	690c      	ldr	r4, [r1, #16]
 8009160:	42a3      	cmp	r3, r4
 8009162:	4607      	mov	r7, r0
 8009164:	f2c0 8081 	blt.w	800926a <quorem+0x112>
 8009168:	3c01      	subs	r4, #1
 800916a:	f101 0814 	add.w	r8, r1, #20
 800916e:	f100 0514 	add.w	r5, r0, #20
 8009172:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8009176:	9301      	str	r3, [sp, #4]
 8009178:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800917c:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8009180:	3301      	adds	r3, #1
 8009182:	429a      	cmp	r2, r3
 8009184:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 8009188:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800918c:	fbb2 f6f3 	udiv	r6, r2, r3
 8009190:	d331      	bcc.n	80091f6 <quorem+0x9e>
 8009192:	f04f 0e00 	mov.w	lr, #0
 8009196:	4640      	mov	r0, r8
 8009198:	46ac      	mov	ip, r5
 800919a:	46f2      	mov	sl, lr
 800919c:	f850 2b04 	ldr.w	r2, [r0], #4
 80091a0:	b293      	uxth	r3, r2
 80091a2:	fb06 e303 	mla	r3, r6, r3, lr
 80091a6:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 80091aa:	b29b      	uxth	r3, r3
 80091ac:	ebaa 0303 	sub.w	r3, sl, r3
 80091b0:	0c12      	lsrs	r2, r2, #16
 80091b2:	f8dc a000 	ldr.w	sl, [ip]
 80091b6:	fb06 e202 	mla	r2, r6, r2, lr
 80091ba:	fa13 f38a 	uxtah	r3, r3, sl
 80091be:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 80091c2:	fa1f fa82 	uxth.w	sl, r2
 80091c6:	f8dc 2000 	ldr.w	r2, [ip]
 80091ca:	ebca 4212 	rsb	r2, sl, r2, lsr #16
 80091ce:	eb02 4223 	add.w	r2, r2, r3, asr #16
 80091d2:	b29b      	uxth	r3, r3
 80091d4:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80091d8:	4581      	cmp	r9, r0
 80091da:	f84c 3b04 	str.w	r3, [ip], #4
 80091de:	ea4f 4a22 	mov.w	sl, r2, asr #16
 80091e2:	d2db      	bcs.n	800919c <quorem+0x44>
 80091e4:	f855 300b 	ldr.w	r3, [r5, fp]
 80091e8:	b92b      	cbnz	r3, 80091f6 <quorem+0x9e>
 80091ea:	9b01      	ldr	r3, [sp, #4]
 80091ec:	3b04      	subs	r3, #4
 80091ee:	429d      	cmp	r5, r3
 80091f0:	461a      	mov	r2, r3
 80091f2:	d32e      	bcc.n	8009252 <quorem+0xfa>
 80091f4:	613c      	str	r4, [r7, #16]
 80091f6:	4638      	mov	r0, r7
 80091f8:	f001 f86a 	bl	800a2d0 <__mcmp>
 80091fc:	2800      	cmp	r0, #0
 80091fe:	db24      	blt.n	800924a <quorem+0xf2>
 8009200:	3601      	adds	r6, #1
 8009202:	4628      	mov	r0, r5
 8009204:	f04f 0c00 	mov.w	ip, #0
 8009208:	f858 2b04 	ldr.w	r2, [r8], #4
 800920c:	f8d0 e000 	ldr.w	lr, [r0]
 8009210:	b293      	uxth	r3, r2
 8009212:	ebac 0303 	sub.w	r3, ip, r3
 8009216:	0c12      	lsrs	r2, r2, #16
 8009218:	fa13 f38e 	uxtah	r3, r3, lr
 800921c:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 8009220:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8009224:	b29b      	uxth	r3, r3
 8009226:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800922a:	45c1      	cmp	r9, r8
 800922c:	f840 3b04 	str.w	r3, [r0], #4
 8009230:	ea4f 4c22 	mov.w	ip, r2, asr #16
 8009234:	d2e8      	bcs.n	8009208 <quorem+0xb0>
 8009236:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800923a:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800923e:	b922      	cbnz	r2, 800924a <quorem+0xf2>
 8009240:	3b04      	subs	r3, #4
 8009242:	429d      	cmp	r5, r3
 8009244:	461a      	mov	r2, r3
 8009246:	d30a      	bcc.n	800925e <quorem+0x106>
 8009248:	613c      	str	r4, [r7, #16]
 800924a:	4630      	mov	r0, r6
 800924c:	b003      	add	sp, #12
 800924e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009252:	6812      	ldr	r2, [r2, #0]
 8009254:	3b04      	subs	r3, #4
 8009256:	2a00      	cmp	r2, #0
 8009258:	d1cc      	bne.n	80091f4 <quorem+0x9c>
 800925a:	3c01      	subs	r4, #1
 800925c:	e7c7      	b.n	80091ee <quorem+0x96>
 800925e:	6812      	ldr	r2, [r2, #0]
 8009260:	3b04      	subs	r3, #4
 8009262:	2a00      	cmp	r2, #0
 8009264:	d1f0      	bne.n	8009248 <quorem+0xf0>
 8009266:	3c01      	subs	r4, #1
 8009268:	e7eb      	b.n	8009242 <quorem+0xea>
 800926a:	2000      	movs	r0, #0
 800926c:	e7ee      	b.n	800924c <quorem+0xf4>
	...

08009270 <_dtoa_r>:
 8009270:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009274:	ec59 8b10 	vmov	r8, r9, d0
 8009278:	b095      	sub	sp, #84	; 0x54
 800927a:	6a45      	ldr	r5, [r0, #36]	; 0x24
 800927c:	9c1e      	ldr	r4, [sp, #120]	; 0x78
 800927e:	9107      	str	r1, [sp, #28]
 8009280:	e9cd 8902 	strd	r8, r9, [sp, #8]
 8009284:	4606      	mov	r6, r0
 8009286:	9209      	str	r2, [sp, #36]	; 0x24
 8009288:	9310      	str	r3, [sp, #64]	; 0x40
 800928a:	b975      	cbnz	r5, 80092aa <_dtoa_r+0x3a>
 800928c:	2010      	movs	r0, #16
 800928e:	f7ff fa37 	bl	8008700 <malloc>
 8009292:	4602      	mov	r2, r0
 8009294:	6270      	str	r0, [r6, #36]	; 0x24
 8009296:	b920      	cbnz	r0, 80092a2 <_dtoa_r+0x32>
 8009298:	4bab      	ldr	r3, [pc, #684]	; (8009548 <_dtoa_r+0x2d8>)
 800929a:	21ea      	movs	r1, #234	; 0xea
 800929c:	48ab      	ldr	r0, [pc, #684]	; (800954c <_dtoa_r+0x2dc>)
 800929e:	f7ff ff3d 	bl	800911c <__assert_func>
 80092a2:	e9c0 5501 	strd	r5, r5, [r0, #4]
 80092a6:	6005      	str	r5, [r0, #0]
 80092a8:	60c5      	str	r5, [r0, #12]
 80092aa:	6a73      	ldr	r3, [r6, #36]	; 0x24
 80092ac:	6819      	ldr	r1, [r3, #0]
 80092ae:	b151      	cbz	r1, 80092c6 <_dtoa_r+0x56>
 80092b0:	685a      	ldr	r2, [r3, #4]
 80092b2:	604a      	str	r2, [r1, #4]
 80092b4:	2301      	movs	r3, #1
 80092b6:	4093      	lsls	r3, r2
 80092b8:	608b      	str	r3, [r1, #8]
 80092ba:	4630      	mov	r0, r6
 80092bc:	f000 fdca 	bl	8009e54 <_Bfree>
 80092c0:	6a73      	ldr	r3, [r6, #36]	; 0x24
 80092c2:	2200      	movs	r2, #0
 80092c4:	601a      	str	r2, [r3, #0]
 80092c6:	f1b9 0300 	subs.w	r3, r9, #0
 80092ca:	bfbb      	ittet	lt
 80092cc:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 80092d0:	9303      	strlt	r3, [sp, #12]
 80092d2:	2300      	movge	r3, #0
 80092d4:	2201      	movlt	r2, #1
 80092d6:	bfac      	ite	ge
 80092d8:	6023      	strge	r3, [r4, #0]
 80092da:	6022      	strlt	r2, [r4, #0]
 80092dc:	4b9c      	ldr	r3, [pc, #624]	; (8009550 <_dtoa_r+0x2e0>)
 80092de:	9c03      	ldr	r4, [sp, #12]
 80092e0:	43a3      	bics	r3, r4
 80092e2:	d11a      	bne.n	800931a <_dtoa_r+0xaa>
 80092e4:	9a10      	ldr	r2, [sp, #64]	; 0x40
 80092e6:	f242 730f 	movw	r3, #9999	; 0x270f
 80092ea:	6013      	str	r3, [r2, #0]
 80092ec:	f3c4 0313 	ubfx	r3, r4, #0, #20
 80092f0:	ea53 0308 	orrs.w	r3, r3, r8
 80092f4:	f000 8512 	beq.w	8009d1c <_dtoa_r+0xaac>
 80092f8:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 80092fa:	b953      	cbnz	r3, 8009312 <_dtoa_r+0xa2>
 80092fc:	4b95      	ldr	r3, [pc, #596]	; (8009554 <_dtoa_r+0x2e4>)
 80092fe:	e01f      	b.n	8009340 <_dtoa_r+0xd0>
 8009300:	4b95      	ldr	r3, [pc, #596]	; (8009558 <_dtoa_r+0x2e8>)
 8009302:	9300      	str	r3, [sp, #0]
 8009304:	3308      	adds	r3, #8
 8009306:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
 8009308:	6013      	str	r3, [r2, #0]
 800930a:	9800      	ldr	r0, [sp, #0]
 800930c:	b015      	add	sp, #84	; 0x54
 800930e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009312:	4b90      	ldr	r3, [pc, #576]	; (8009554 <_dtoa_r+0x2e4>)
 8009314:	9300      	str	r3, [sp, #0]
 8009316:	3303      	adds	r3, #3
 8009318:	e7f5      	b.n	8009306 <_dtoa_r+0x96>
 800931a:	ed9d 7b02 	vldr	d7, [sp, #8]
 800931e:	eeb5 7b40 	vcmp.f64	d7, #0.0
 8009322:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009326:	ed8d 7b0a 	vstr	d7, [sp, #40]	; 0x28
 800932a:	d10b      	bne.n	8009344 <_dtoa_r+0xd4>
 800932c:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800932e:	2301      	movs	r3, #1
 8009330:	6013      	str	r3, [r2, #0]
 8009332:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 8009334:	2b00      	cmp	r3, #0
 8009336:	f000 84ee 	beq.w	8009d16 <_dtoa_r+0xaa6>
 800933a:	4888      	ldr	r0, [pc, #544]	; (800955c <_dtoa_r+0x2ec>)
 800933c:	6018      	str	r0, [r3, #0]
 800933e:	1e43      	subs	r3, r0, #1
 8009340:	9300      	str	r3, [sp, #0]
 8009342:	e7e2      	b.n	800930a <_dtoa_r+0x9a>
 8009344:	a913      	add	r1, sp, #76	; 0x4c
 8009346:	ed9d 0b0a 	vldr	d0, [sp, #40]	; 0x28
 800934a:	aa12      	add	r2, sp, #72	; 0x48
 800934c:	4630      	mov	r0, r6
 800934e:	f001 f863 	bl	800a418 <__d2b>
 8009352:	f3c4 510a 	ubfx	r1, r4, #20, #11
 8009356:	4605      	mov	r5, r0
 8009358:	9812      	ldr	r0, [sp, #72]	; 0x48
 800935a:	2900      	cmp	r1, #0
 800935c:	d047      	beq.n	80093ee <_dtoa_r+0x17e>
 800935e:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
 8009360:	f3c4 0413 	ubfx	r4, r4, #0, #20
 8009364:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8009368:	f044 537f 	orr.w	r3, r4, #1069547520	; 0x3fc00000
 800936c:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 8009370:	f2a1 31ff 	subw	r1, r1, #1023	; 0x3ff
 8009374:	2400      	movs	r4, #0
 8009376:	ec43 2b16 	vmov	d6, r2, r3
 800937a:	eeb7 7b08 	vmov.f64	d7, #120	; 0x3fc00000  1.5
 800937e:	ed9f 5b6c 	vldr	d5, [pc, #432]	; 8009530 <_dtoa_r+0x2c0>
 8009382:	ee36 7b47 	vsub.f64	d7, d6, d7
 8009386:	ed9f 6b6c 	vldr	d6, [pc, #432]	; 8009538 <_dtoa_r+0x2c8>
 800938a:	eea7 6b05 	vfma.f64	d6, d7, d5
 800938e:	eeb0 7b46 	vmov.f64	d7, d6
 8009392:	ee06 1a90 	vmov	s13, r1
 8009396:	eeb8 5be6 	vcvt.f64.s32	d5, s13
 800939a:	ed9f 6b69 	vldr	d6, [pc, #420]	; 8009540 <_dtoa_r+0x2d0>
 800939e:	eea5 7b06 	vfma.f64	d7, d5, d6
 80093a2:	eefd 6bc7 	vcvt.s32.f64	s13, d7
 80093a6:	eeb5 7bc0 	vcmpe.f64	d7, #0.0
 80093aa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80093ae:	ee16 ba90 	vmov	fp, s13
 80093b2:	9411      	str	r4, [sp, #68]	; 0x44
 80093b4:	d508      	bpl.n	80093c8 <_dtoa_r+0x158>
 80093b6:	eeb8 6be6 	vcvt.f64.s32	d6, s13
 80093ba:	eeb4 6b47 	vcmp.f64	d6, d7
 80093be:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80093c2:	bf18      	it	ne
 80093c4:	f10b 3bff 	addne.w	fp, fp, #4294967295
 80093c8:	f1bb 0f16 	cmp.w	fp, #22
 80093cc:	d832      	bhi.n	8009434 <_dtoa_r+0x1c4>
 80093ce:	4b64      	ldr	r3, [pc, #400]	; (8009560 <_dtoa_r+0x2f0>)
 80093d0:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 80093d4:	ed93 7b00 	vldr	d7, [r3]
 80093d8:	ed9d 6b0a 	vldr	d6, [sp, #40]	; 0x28
 80093dc:	eeb4 6bc7 	vcmpe.f64	d6, d7
 80093e0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80093e4:	d501      	bpl.n	80093ea <_dtoa_r+0x17a>
 80093e6:	f10b 3bff 	add.w	fp, fp, #4294967295
 80093ea:	2300      	movs	r3, #0
 80093ec:	e023      	b.n	8009436 <_dtoa_r+0x1c6>
 80093ee:	9913      	ldr	r1, [sp, #76]	; 0x4c
 80093f0:	4401      	add	r1, r0
 80093f2:	f201 4332 	addw	r3, r1, #1074	; 0x432
 80093f6:	2b20      	cmp	r3, #32
 80093f8:	bfc3      	ittte	gt
 80093fa:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 80093fe:	fa04 f303 	lslgt.w	r3, r4, r3
 8009402:	f201 4412 	addwgt	r4, r1, #1042	; 0x412
 8009406:	f1c3 0320 	rsble	r3, r3, #32
 800940a:	bfc6      	itte	gt
 800940c:	fa28 f804 	lsrgt.w	r8, r8, r4
 8009410:	ea43 0308 	orrgt.w	r3, r3, r8
 8009414:	fa08 f303 	lslle.w	r3, r8, r3
 8009418:	ee07 3a90 	vmov	s15, r3
 800941c:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 8009420:	3901      	subs	r1, #1
 8009422:	ed8d 7b00 	vstr	d7, [sp]
 8009426:	9c01      	ldr	r4, [sp, #4]
 8009428:	e9dd 2300 	ldrd	r2, r3, [sp]
 800942c:	f1a4 73f8 	sub.w	r3, r4, #32505856	; 0x1f00000
 8009430:	2401      	movs	r4, #1
 8009432:	e7a0      	b.n	8009376 <_dtoa_r+0x106>
 8009434:	2301      	movs	r3, #1
 8009436:	930f      	str	r3, [sp, #60]	; 0x3c
 8009438:	1a43      	subs	r3, r0, r1
 800943a:	1e5a      	subs	r2, r3, #1
 800943c:	bf45      	ittet	mi
 800943e:	f1c3 0301 	rsbmi	r3, r3, #1
 8009442:	9305      	strmi	r3, [sp, #20]
 8009444:	2300      	movpl	r3, #0
 8009446:	2300      	movmi	r3, #0
 8009448:	9206      	str	r2, [sp, #24]
 800944a:	bf54      	ite	pl
 800944c:	9305      	strpl	r3, [sp, #20]
 800944e:	9306      	strmi	r3, [sp, #24]
 8009450:	f1bb 0f00 	cmp.w	fp, #0
 8009454:	db18      	blt.n	8009488 <_dtoa_r+0x218>
 8009456:	9b06      	ldr	r3, [sp, #24]
 8009458:	f8cd b038 	str.w	fp, [sp, #56]	; 0x38
 800945c:	445b      	add	r3, fp
 800945e:	9306      	str	r3, [sp, #24]
 8009460:	2300      	movs	r3, #0
 8009462:	9a07      	ldr	r2, [sp, #28]
 8009464:	2a09      	cmp	r2, #9
 8009466:	d849      	bhi.n	80094fc <_dtoa_r+0x28c>
 8009468:	2a05      	cmp	r2, #5
 800946a:	bfc4      	itt	gt
 800946c:	3a04      	subgt	r2, #4
 800946e:	9207      	strgt	r2, [sp, #28]
 8009470:	9a07      	ldr	r2, [sp, #28]
 8009472:	f1a2 0202 	sub.w	r2, r2, #2
 8009476:	bfcc      	ite	gt
 8009478:	2400      	movgt	r4, #0
 800947a:	2401      	movle	r4, #1
 800947c:	2a03      	cmp	r2, #3
 800947e:	d848      	bhi.n	8009512 <_dtoa_r+0x2a2>
 8009480:	e8df f002 	tbb	[pc, r2]
 8009484:	3a2c2e0b 	.word	0x3a2c2e0b
 8009488:	9b05      	ldr	r3, [sp, #20]
 800948a:	2200      	movs	r2, #0
 800948c:	eba3 030b 	sub.w	r3, r3, fp
 8009490:	9305      	str	r3, [sp, #20]
 8009492:	920e      	str	r2, [sp, #56]	; 0x38
 8009494:	f1cb 0300 	rsb	r3, fp, #0
 8009498:	e7e3      	b.n	8009462 <_dtoa_r+0x1f2>
 800949a:	2200      	movs	r2, #0
 800949c:	9208      	str	r2, [sp, #32]
 800949e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80094a0:	2a00      	cmp	r2, #0
 80094a2:	dc39      	bgt.n	8009518 <_dtoa_r+0x2a8>
 80094a4:	f04f 0a01 	mov.w	sl, #1
 80094a8:	46d1      	mov	r9, sl
 80094aa:	4652      	mov	r2, sl
 80094ac:	f8cd a024 	str.w	sl, [sp, #36]	; 0x24
 80094b0:	6a77      	ldr	r7, [r6, #36]	; 0x24
 80094b2:	2100      	movs	r1, #0
 80094b4:	6079      	str	r1, [r7, #4]
 80094b6:	2004      	movs	r0, #4
 80094b8:	f100 0c14 	add.w	ip, r0, #20
 80094bc:	4594      	cmp	ip, r2
 80094be:	6879      	ldr	r1, [r7, #4]
 80094c0:	d92f      	bls.n	8009522 <_dtoa_r+0x2b2>
 80094c2:	4630      	mov	r0, r6
 80094c4:	930c      	str	r3, [sp, #48]	; 0x30
 80094c6:	f000 fc85 	bl	8009dd4 <_Balloc>
 80094ca:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80094cc:	9000      	str	r0, [sp, #0]
 80094ce:	4602      	mov	r2, r0
 80094d0:	2800      	cmp	r0, #0
 80094d2:	d149      	bne.n	8009568 <_dtoa_r+0x2f8>
 80094d4:	4b23      	ldr	r3, [pc, #140]	; (8009564 <_dtoa_r+0x2f4>)
 80094d6:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 80094da:	e6df      	b.n	800929c <_dtoa_r+0x2c>
 80094dc:	2201      	movs	r2, #1
 80094de:	e7dd      	b.n	800949c <_dtoa_r+0x22c>
 80094e0:	2200      	movs	r2, #0
 80094e2:	9208      	str	r2, [sp, #32]
 80094e4:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80094e6:	eb0b 0a02 	add.w	sl, fp, r2
 80094ea:	f10a 0901 	add.w	r9, sl, #1
 80094ee:	464a      	mov	r2, r9
 80094f0:	2a01      	cmp	r2, #1
 80094f2:	bfb8      	it	lt
 80094f4:	2201      	movlt	r2, #1
 80094f6:	e7db      	b.n	80094b0 <_dtoa_r+0x240>
 80094f8:	2201      	movs	r2, #1
 80094fa:	e7f2      	b.n	80094e2 <_dtoa_r+0x272>
 80094fc:	2401      	movs	r4, #1
 80094fe:	2200      	movs	r2, #0
 8009500:	e9cd 2407 	strd	r2, r4, [sp, #28]
 8009504:	f04f 3aff 	mov.w	sl, #4294967295
 8009508:	2100      	movs	r1, #0
 800950a:	46d1      	mov	r9, sl
 800950c:	2212      	movs	r2, #18
 800950e:	9109      	str	r1, [sp, #36]	; 0x24
 8009510:	e7ce      	b.n	80094b0 <_dtoa_r+0x240>
 8009512:	2201      	movs	r2, #1
 8009514:	9208      	str	r2, [sp, #32]
 8009516:	e7f5      	b.n	8009504 <_dtoa_r+0x294>
 8009518:	f8dd a024 	ldr.w	sl, [sp, #36]	; 0x24
 800951c:	46d1      	mov	r9, sl
 800951e:	4652      	mov	r2, sl
 8009520:	e7c6      	b.n	80094b0 <_dtoa_r+0x240>
 8009522:	3101      	adds	r1, #1
 8009524:	6079      	str	r1, [r7, #4]
 8009526:	0040      	lsls	r0, r0, #1
 8009528:	e7c6      	b.n	80094b8 <_dtoa_r+0x248>
 800952a:	bf00      	nop
 800952c:	f3af 8000 	nop.w
 8009530:	636f4361 	.word	0x636f4361
 8009534:	3fd287a7 	.word	0x3fd287a7
 8009538:	8b60c8b3 	.word	0x8b60c8b3
 800953c:	3fc68a28 	.word	0x3fc68a28
 8009540:	509f79fb 	.word	0x509f79fb
 8009544:	3fd34413 	.word	0x3fd34413
 8009548:	0800b061 	.word	0x0800b061
 800954c:	0800b078 	.word	0x0800b078
 8009550:	7ff00000 	.word	0x7ff00000
 8009554:	0800b05d 	.word	0x0800b05d
 8009558:	0800b054 	.word	0x0800b054
 800955c:	0800aff5 	.word	0x0800aff5
 8009560:	0800b170 	.word	0x0800b170
 8009564:	0800b0d7 	.word	0x0800b0d7
 8009568:	6a72      	ldr	r2, [r6, #36]	; 0x24
 800956a:	9900      	ldr	r1, [sp, #0]
 800956c:	6011      	str	r1, [r2, #0]
 800956e:	f1b9 0f0e 	cmp.w	r9, #14
 8009572:	d872      	bhi.n	800965a <_dtoa_r+0x3ea>
 8009574:	2c00      	cmp	r4, #0
 8009576:	d070      	beq.n	800965a <_dtoa_r+0x3ea>
 8009578:	f1bb 0f00 	cmp.w	fp, #0
 800957c:	f340 80a6 	ble.w	80096cc <_dtoa_r+0x45c>
 8009580:	49ca      	ldr	r1, [pc, #808]	; (80098ac <_dtoa_r+0x63c>)
 8009582:	f00b 020f 	and.w	r2, fp, #15
 8009586:	eb01 02c2 	add.w	r2, r1, r2, lsl #3
 800958a:	f41b 7f80 	tst.w	fp, #256	; 0x100
 800958e:	ed92 7b00 	vldr	d7, [r2]
 8009592:	ea4f 112b 	mov.w	r1, fp, asr #4
 8009596:	f000 808d 	beq.w	80096b4 <_dtoa_r+0x444>
 800959a:	4ac5      	ldr	r2, [pc, #788]	; (80098b0 <_dtoa_r+0x640>)
 800959c:	ed9d 5b0a 	vldr	d5, [sp, #40]	; 0x28
 80095a0:	ed92 6b08 	vldr	d6, [r2, #32]
 80095a4:	ee85 6b06 	vdiv.f64	d6, d5, d6
 80095a8:	ed8d 6b02 	vstr	d6, [sp, #8]
 80095ac:	f001 010f 	and.w	r1, r1, #15
 80095b0:	2203      	movs	r2, #3
 80095b2:	48bf      	ldr	r0, [pc, #764]	; (80098b0 <_dtoa_r+0x640>)
 80095b4:	2900      	cmp	r1, #0
 80095b6:	d17f      	bne.n	80096b8 <_dtoa_r+0x448>
 80095b8:	ed9d 6b02 	vldr	d6, [sp, #8]
 80095bc:	ee86 7b07 	vdiv.f64	d7, d6, d7
 80095c0:	ed8d 7b02 	vstr	d7, [sp, #8]
 80095c4:	990f      	ldr	r1, [sp, #60]	; 0x3c
 80095c6:	2900      	cmp	r1, #0
 80095c8:	f000 80b2 	beq.w	8009730 <_dtoa_r+0x4c0>
 80095cc:	eeb7 6b00 	vmov.f64	d6, #112	; 0x3f800000  1.0
 80095d0:	ed9d 7b02 	vldr	d7, [sp, #8]
 80095d4:	eeb4 7bc6 	vcmpe.f64	d7, d6
 80095d8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80095dc:	f140 80a8 	bpl.w	8009730 <_dtoa_r+0x4c0>
 80095e0:	f1b9 0f00 	cmp.w	r9, #0
 80095e4:	f000 80a4 	beq.w	8009730 <_dtoa_r+0x4c0>
 80095e8:	f1ba 0f00 	cmp.w	sl, #0
 80095ec:	dd31      	ble.n	8009652 <_dtoa_r+0x3e2>
 80095ee:	eeb2 6b04 	vmov.f64	d6, #36	; 0x41200000  10.0
 80095f2:	ee27 7b06 	vmul.f64	d7, d7, d6
 80095f6:	ed8d 7b02 	vstr	d7, [sp, #8]
 80095fa:	f10b 37ff 	add.w	r7, fp, #4294967295
 80095fe:	3201      	adds	r2, #1
 8009600:	4650      	mov	r0, sl
 8009602:	ed9d 6b02 	vldr	d6, [sp, #8]
 8009606:	eeb1 5b0c 	vmov.f64	d5, #28	; 0x40e00000  7.0
 800960a:	ee07 2a90 	vmov	s15, r2
 800960e:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 8009612:	eea7 5b06 	vfma.f64	d5, d7, d6
 8009616:	ed8d 5b02 	vstr	d5, [sp, #8]
 800961a:	9c03      	ldr	r4, [sp, #12]
 800961c:	e9dd 1202 	ldrd	r1, r2, [sp, #8]
 8009620:	f1a4 7250 	sub.w	r2, r4, #54525952	; 0x3400000
 8009624:	2800      	cmp	r0, #0
 8009626:	f040 8086 	bne.w	8009736 <_dtoa_r+0x4c6>
 800962a:	eeb1 7b04 	vmov.f64	d7, #20	; 0x40a00000  5.0
 800962e:	ee36 6b47 	vsub.f64	d6, d6, d7
 8009632:	ec42 1b17 	vmov	d7, r1, r2
 8009636:	eeb4 6bc7 	vcmpe.f64	d6, d7
 800963a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800963e:	f300 8272 	bgt.w	8009b26 <_dtoa_r+0x8b6>
 8009642:	eeb1 7b47 	vneg.f64	d7, d7
 8009646:	eeb4 6bc7 	vcmpe.f64	d6, d7
 800964a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800964e:	f100 8267 	bmi.w	8009b20 <_dtoa_r+0x8b0>
 8009652:	e9dd 120a 	ldrd	r1, r2, [sp, #40]	; 0x28
 8009656:	e9cd 1202 	strd	r1, r2, [sp, #8]
 800965a:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 800965c:	2a00      	cmp	r2, #0
 800965e:	f2c0 8129 	blt.w	80098b4 <_dtoa_r+0x644>
 8009662:	f1bb 0f0e 	cmp.w	fp, #14
 8009666:	f300 8125 	bgt.w	80098b4 <_dtoa_r+0x644>
 800966a:	4b90      	ldr	r3, [pc, #576]	; (80098ac <_dtoa_r+0x63c>)
 800966c:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 8009670:	ed93 6b00 	vldr	d6, [r3]
 8009674:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009676:	2b00      	cmp	r3, #0
 8009678:	f280 80c3 	bge.w	8009802 <_dtoa_r+0x592>
 800967c:	f1b9 0f00 	cmp.w	r9, #0
 8009680:	f300 80bf 	bgt.w	8009802 <_dtoa_r+0x592>
 8009684:	f040 824c 	bne.w	8009b20 <_dtoa_r+0x8b0>
 8009688:	eeb1 7b04 	vmov.f64	d7, #20	; 0x40a00000  5.0
 800968c:	ee26 6b07 	vmul.f64	d6, d6, d7
 8009690:	ed9d 7b02 	vldr	d7, [sp, #8]
 8009694:	eeb4 6bc7 	vcmpe.f64	d6, d7
 8009698:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800969c:	464c      	mov	r4, r9
 800969e:	464f      	mov	r7, r9
 80096a0:	f280 8222 	bge.w	8009ae8 <_dtoa_r+0x878>
 80096a4:	f8dd 8000 	ldr.w	r8, [sp]
 80096a8:	2331      	movs	r3, #49	; 0x31
 80096aa:	f808 3b01 	strb.w	r3, [r8], #1
 80096ae:	f10b 0b01 	add.w	fp, fp, #1
 80096b2:	e21e      	b.n	8009af2 <_dtoa_r+0x882>
 80096b4:	2202      	movs	r2, #2
 80096b6:	e77c      	b.n	80095b2 <_dtoa_r+0x342>
 80096b8:	07cc      	lsls	r4, r1, #31
 80096ba:	d504      	bpl.n	80096c6 <_dtoa_r+0x456>
 80096bc:	ed90 6b00 	vldr	d6, [r0]
 80096c0:	3201      	adds	r2, #1
 80096c2:	ee27 7b06 	vmul.f64	d7, d7, d6
 80096c6:	1049      	asrs	r1, r1, #1
 80096c8:	3008      	adds	r0, #8
 80096ca:	e773      	b.n	80095b4 <_dtoa_r+0x344>
 80096cc:	d02e      	beq.n	800972c <_dtoa_r+0x4bc>
 80096ce:	f1cb 0100 	rsb	r1, fp, #0
 80096d2:	4a76      	ldr	r2, [pc, #472]	; (80098ac <_dtoa_r+0x63c>)
 80096d4:	f001 000f 	and.w	r0, r1, #15
 80096d8:	eb02 02c0 	add.w	r2, r2, r0, lsl #3
 80096dc:	ed92 7b00 	vldr	d7, [r2]
 80096e0:	ed9d 6b0a 	vldr	d6, [sp, #40]	; 0x28
 80096e4:	ee26 7b07 	vmul.f64	d7, d6, d7
 80096e8:	ed8d 7b0c 	vstr	d7, [sp, #48]	; 0x30
 80096ec:	e9dd 780c 	ldrd	r7, r8, [sp, #48]	; 0x30
 80096f0:	e9cd 7802 	strd	r7, r8, [sp, #8]
 80096f4:	486e      	ldr	r0, [pc, #440]	; (80098b0 <_dtoa_r+0x640>)
 80096f6:	1109      	asrs	r1, r1, #4
 80096f8:	2400      	movs	r4, #0
 80096fa:	2202      	movs	r2, #2
 80096fc:	b939      	cbnz	r1, 800970e <_dtoa_r+0x49e>
 80096fe:	2c00      	cmp	r4, #0
 8009700:	f43f af60 	beq.w	80095c4 <_dtoa_r+0x354>
 8009704:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8009708:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800970c:	e75a      	b.n	80095c4 <_dtoa_r+0x354>
 800970e:	07cf      	lsls	r7, r1, #31
 8009710:	d509      	bpl.n	8009726 <_dtoa_r+0x4b6>
 8009712:	ed9d 6b0c 	vldr	d6, [sp, #48]	; 0x30
 8009716:	ed90 7b00 	vldr	d7, [r0]
 800971a:	ee26 7b07 	vmul.f64	d7, d6, d7
 800971e:	ed8d 7b0c 	vstr	d7, [sp, #48]	; 0x30
 8009722:	3201      	adds	r2, #1
 8009724:	2401      	movs	r4, #1
 8009726:	1049      	asrs	r1, r1, #1
 8009728:	3008      	adds	r0, #8
 800972a:	e7e7      	b.n	80096fc <_dtoa_r+0x48c>
 800972c:	2202      	movs	r2, #2
 800972e:	e749      	b.n	80095c4 <_dtoa_r+0x354>
 8009730:	465f      	mov	r7, fp
 8009732:	4648      	mov	r0, r9
 8009734:	e765      	b.n	8009602 <_dtoa_r+0x392>
 8009736:	ec42 1b17 	vmov	d7, r1, r2
 800973a:	4a5c      	ldr	r2, [pc, #368]	; (80098ac <_dtoa_r+0x63c>)
 800973c:	eb02 02c0 	add.w	r2, r2, r0, lsl #3
 8009740:	ed12 4b02 	vldr	d4, [r2, #-8]
 8009744:	9a00      	ldr	r2, [sp, #0]
 8009746:	1814      	adds	r4, r2, r0
 8009748:	9a08      	ldr	r2, [sp, #32]
 800974a:	b352      	cbz	r2, 80097a2 <_dtoa_r+0x532>
 800974c:	eeb6 3b00 	vmov.f64	d3, #96	; 0x3f000000  0.5
 8009750:	eeb7 2b00 	vmov.f64	d2, #112	; 0x3f800000  1.0
 8009754:	f8dd 8000 	ldr.w	r8, [sp]
 8009758:	ee83 5b04 	vdiv.f64	d5, d3, d4
 800975c:	eeb2 3b04 	vmov.f64	d3, #36	; 0x41200000  10.0
 8009760:	ee35 7b47 	vsub.f64	d7, d5, d7
 8009764:	eefd 4bc6 	vcvt.s32.f64	s9, d6
 8009768:	ee14 2a90 	vmov	r2, s9
 800976c:	eeb8 5be4 	vcvt.f64.s32	d5, s9
 8009770:	3230      	adds	r2, #48	; 0x30
 8009772:	ee36 6b45 	vsub.f64	d6, d6, d5
 8009776:	eeb4 6bc7 	vcmpe.f64	d6, d7
 800977a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800977e:	f808 2b01 	strb.w	r2, [r8], #1
 8009782:	d439      	bmi.n	80097f8 <_dtoa_r+0x588>
 8009784:	ee32 5b46 	vsub.f64	d5, d2, d6
 8009788:	eeb4 5bc7 	vcmpe.f64	d5, d7
 800978c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009790:	d472      	bmi.n	8009878 <_dtoa_r+0x608>
 8009792:	45a0      	cmp	r8, r4
 8009794:	f43f af5d 	beq.w	8009652 <_dtoa_r+0x3e2>
 8009798:	ee27 7b03 	vmul.f64	d7, d7, d3
 800979c:	ee26 6b03 	vmul.f64	d6, d6, d3
 80097a0:	e7e0      	b.n	8009764 <_dtoa_r+0x4f4>
 80097a2:	f8dd 8000 	ldr.w	r8, [sp]
 80097a6:	ee27 7b04 	vmul.f64	d7, d7, d4
 80097aa:	4621      	mov	r1, r4
 80097ac:	eeb2 3b04 	vmov.f64	d3, #36	; 0x41200000  10.0
 80097b0:	eefd 4bc6 	vcvt.s32.f64	s9, d6
 80097b4:	ee14 2a90 	vmov	r2, s9
 80097b8:	3230      	adds	r2, #48	; 0x30
 80097ba:	f808 2b01 	strb.w	r2, [r8], #1
 80097be:	45a0      	cmp	r8, r4
 80097c0:	eeb8 5be4 	vcvt.f64.s32	d5, s9
 80097c4:	ee36 6b45 	vsub.f64	d6, d6, d5
 80097c8:	d118      	bne.n	80097fc <_dtoa_r+0x58c>
 80097ca:	eeb6 5b00 	vmov.f64	d5, #96	; 0x3f000000  0.5
 80097ce:	ee37 4b05 	vadd.f64	d4, d7, d5
 80097d2:	eeb4 6bc4 	vcmpe.f64	d6, d4
 80097d6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80097da:	dc4d      	bgt.n	8009878 <_dtoa_r+0x608>
 80097dc:	ee35 7b47 	vsub.f64	d7, d5, d7
 80097e0:	eeb4 6bc7 	vcmpe.f64	d6, d7
 80097e4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80097e8:	f57f af33 	bpl.w	8009652 <_dtoa_r+0x3e2>
 80097ec:	4688      	mov	r8, r1
 80097ee:	3901      	subs	r1, #1
 80097f0:	f818 3c01 	ldrb.w	r3, [r8, #-1]
 80097f4:	2b30      	cmp	r3, #48	; 0x30
 80097f6:	d0f9      	beq.n	80097ec <_dtoa_r+0x57c>
 80097f8:	46bb      	mov	fp, r7
 80097fa:	e02a      	b.n	8009852 <_dtoa_r+0x5e2>
 80097fc:	ee26 6b03 	vmul.f64	d6, d6, d3
 8009800:	e7d6      	b.n	80097b0 <_dtoa_r+0x540>
 8009802:	ed9d 7b02 	vldr	d7, [sp, #8]
 8009806:	eeb2 4b04 	vmov.f64	d4, #36	; 0x41200000  10.0
 800980a:	f8dd 8000 	ldr.w	r8, [sp]
 800980e:	ee87 5b06 	vdiv.f64	d5, d7, d6
 8009812:	eebd 5bc5 	vcvt.s32.f64	s10, d5
 8009816:	ee15 3a10 	vmov	r3, s10
 800981a:	3330      	adds	r3, #48	; 0x30
 800981c:	f808 3b01 	strb.w	r3, [r8], #1
 8009820:	9b00      	ldr	r3, [sp, #0]
 8009822:	eba8 0303 	sub.w	r3, r8, r3
 8009826:	4599      	cmp	r9, r3
 8009828:	eeb8 3bc5 	vcvt.f64.s32	d3, s10
 800982c:	eea3 7b46 	vfms.f64	d7, d3, d6
 8009830:	d133      	bne.n	800989a <_dtoa_r+0x62a>
 8009832:	ee37 7b07 	vadd.f64	d7, d7, d7
 8009836:	eeb4 7bc6 	vcmpe.f64	d7, d6
 800983a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800983e:	dc1a      	bgt.n	8009876 <_dtoa_r+0x606>
 8009840:	eeb4 7b46 	vcmp.f64	d7, d6
 8009844:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009848:	d103      	bne.n	8009852 <_dtoa_r+0x5e2>
 800984a:	ee15 3a10 	vmov	r3, s10
 800984e:	07d9      	lsls	r1, r3, #31
 8009850:	d411      	bmi.n	8009876 <_dtoa_r+0x606>
 8009852:	4629      	mov	r1, r5
 8009854:	4630      	mov	r0, r6
 8009856:	f000 fafd 	bl	8009e54 <_Bfree>
 800985a:	2300      	movs	r3, #0
 800985c:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800985e:	f888 3000 	strb.w	r3, [r8]
 8009862:	f10b 0301 	add.w	r3, fp, #1
 8009866:	6013      	str	r3, [r2, #0]
 8009868:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 800986a:	2b00      	cmp	r3, #0
 800986c:	f43f ad4d 	beq.w	800930a <_dtoa_r+0x9a>
 8009870:	f8c3 8000 	str.w	r8, [r3]
 8009874:	e549      	b.n	800930a <_dtoa_r+0x9a>
 8009876:	465f      	mov	r7, fp
 8009878:	4643      	mov	r3, r8
 800987a:	4698      	mov	r8, r3
 800987c:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8009880:	2a39      	cmp	r2, #57	; 0x39
 8009882:	d106      	bne.n	8009892 <_dtoa_r+0x622>
 8009884:	9a00      	ldr	r2, [sp, #0]
 8009886:	429a      	cmp	r2, r3
 8009888:	d1f7      	bne.n	800987a <_dtoa_r+0x60a>
 800988a:	9900      	ldr	r1, [sp, #0]
 800988c:	2230      	movs	r2, #48	; 0x30
 800988e:	3701      	adds	r7, #1
 8009890:	700a      	strb	r2, [r1, #0]
 8009892:	781a      	ldrb	r2, [r3, #0]
 8009894:	3201      	adds	r2, #1
 8009896:	701a      	strb	r2, [r3, #0]
 8009898:	e7ae      	b.n	80097f8 <_dtoa_r+0x588>
 800989a:	ee27 7b04 	vmul.f64	d7, d7, d4
 800989e:	eeb5 7b40 	vcmp.f64	d7, #0.0
 80098a2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80098a6:	d1b2      	bne.n	800980e <_dtoa_r+0x59e>
 80098a8:	e7d3      	b.n	8009852 <_dtoa_r+0x5e2>
 80098aa:	bf00      	nop
 80098ac:	0800b170 	.word	0x0800b170
 80098b0:	0800b148 	.word	0x0800b148
 80098b4:	9908      	ldr	r1, [sp, #32]
 80098b6:	2900      	cmp	r1, #0
 80098b8:	f000 80d1 	beq.w	8009a5e <_dtoa_r+0x7ee>
 80098bc:	9907      	ldr	r1, [sp, #28]
 80098be:	2901      	cmp	r1, #1
 80098c0:	f300 80b4 	bgt.w	8009a2c <_dtoa_r+0x7bc>
 80098c4:	9911      	ldr	r1, [sp, #68]	; 0x44
 80098c6:	2900      	cmp	r1, #0
 80098c8:	f000 80ac 	beq.w	8009a24 <_dtoa_r+0x7b4>
 80098cc:	f202 4233 	addw	r2, r2, #1075	; 0x433
 80098d0:	f8dd 8014 	ldr.w	r8, [sp, #20]
 80098d4:	461c      	mov	r4, r3
 80098d6:	930a      	str	r3, [sp, #40]	; 0x28
 80098d8:	9b05      	ldr	r3, [sp, #20]
 80098da:	4413      	add	r3, r2
 80098dc:	9305      	str	r3, [sp, #20]
 80098de:	9b06      	ldr	r3, [sp, #24]
 80098e0:	2101      	movs	r1, #1
 80098e2:	4413      	add	r3, r2
 80098e4:	4630      	mov	r0, r6
 80098e6:	9306      	str	r3, [sp, #24]
 80098e8:	f000 fb70 	bl	8009fcc <__i2b>
 80098ec:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80098ee:	4607      	mov	r7, r0
 80098f0:	f1b8 0f00 	cmp.w	r8, #0
 80098f4:	dd0d      	ble.n	8009912 <_dtoa_r+0x6a2>
 80098f6:	9a06      	ldr	r2, [sp, #24]
 80098f8:	2a00      	cmp	r2, #0
 80098fa:	dd0a      	ble.n	8009912 <_dtoa_r+0x6a2>
 80098fc:	4542      	cmp	r2, r8
 80098fe:	9905      	ldr	r1, [sp, #20]
 8009900:	bfa8      	it	ge
 8009902:	4642      	movge	r2, r8
 8009904:	1a89      	subs	r1, r1, r2
 8009906:	9105      	str	r1, [sp, #20]
 8009908:	9906      	ldr	r1, [sp, #24]
 800990a:	eba8 0802 	sub.w	r8, r8, r2
 800990e:	1a8a      	subs	r2, r1, r2
 8009910:	9206      	str	r2, [sp, #24]
 8009912:	b303      	cbz	r3, 8009956 <_dtoa_r+0x6e6>
 8009914:	9a08      	ldr	r2, [sp, #32]
 8009916:	2a00      	cmp	r2, #0
 8009918:	f000 80a6 	beq.w	8009a68 <_dtoa_r+0x7f8>
 800991c:	2c00      	cmp	r4, #0
 800991e:	dd13      	ble.n	8009948 <_dtoa_r+0x6d8>
 8009920:	4639      	mov	r1, r7
 8009922:	4622      	mov	r2, r4
 8009924:	4630      	mov	r0, r6
 8009926:	930c      	str	r3, [sp, #48]	; 0x30
 8009928:	f000 fc0c 	bl	800a144 <__pow5mult>
 800992c:	462a      	mov	r2, r5
 800992e:	4601      	mov	r1, r0
 8009930:	4607      	mov	r7, r0
 8009932:	4630      	mov	r0, r6
 8009934:	f000 fb60 	bl	8009ff8 <__multiply>
 8009938:	4629      	mov	r1, r5
 800993a:	900a      	str	r0, [sp, #40]	; 0x28
 800993c:	4630      	mov	r0, r6
 800993e:	f000 fa89 	bl	8009e54 <_Bfree>
 8009942:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8009944:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8009946:	4615      	mov	r5, r2
 8009948:	1b1a      	subs	r2, r3, r4
 800994a:	d004      	beq.n	8009956 <_dtoa_r+0x6e6>
 800994c:	4629      	mov	r1, r5
 800994e:	4630      	mov	r0, r6
 8009950:	f000 fbf8 	bl	800a144 <__pow5mult>
 8009954:	4605      	mov	r5, r0
 8009956:	2101      	movs	r1, #1
 8009958:	4630      	mov	r0, r6
 800995a:	f000 fb37 	bl	8009fcc <__i2b>
 800995e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8009960:	2b00      	cmp	r3, #0
 8009962:	4604      	mov	r4, r0
 8009964:	f340 8082 	ble.w	8009a6c <_dtoa_r+0x7fc>
 8009968:	461a      	mov	r2, r3
 800996a:	4601      	mov	r1, r0
 800996c:	4630      	mov	r0, r6
 800996e:	f000 fbe9 	bl	800a144 <__pow5mult>
 8009972:	9b07      	ldr	r3, [sp, #28]
 8009974:	2b01      	cmp	r3, #1
 8009976:	4604      	mov	r4, r0
 8009978:	dd7b      	ble.n	8009a72 <_dtoa_r+0x802>
 800997a:	2300      	movs	r3, #0
 800997c:	930a      	str	r3, [sp, #40]	; 0x28
 800997e:	6922      	ldr	r2, [r4, #16]
 8009980:	eb04 0282 	add.w	r2, r4, r2, lsl #2
 8009984:	6910      	ldr	r0, [r2, #16]
 8009986:	f000 fad1 	bl	8009f2c <__hi0bits>
 800998a:	f1c0 0020 	rsb	r0, r0, #32
 800998e:	9b06      	ldr	r3, [sp, #24]
 8009990:	4418      	add	r0, r3
 8009992:	f010 001f 	ands.w	r0, r0, #31
 8009996:	f000 808d 	beq.w	8009ab4 <_dtoa_r+0x844>
 800999a:	f1c0 0220 	rsb	r2, r0, #32
 800999e:	2a04      	cmp	r2, #4
 80099a0:	f340 8086 	ble.w	8009ab0 <_dtoa_r+0x840>
 80099a4:	f1c0 001c 	rsb	r0, r0, #28
 80099a8:	9b05      	ldr	r3, [sp, #20]
 80099aa:	4403      	add	r3, r0
 80099ac:	9305      	str	r3, [sp, #20]
 80099ae:	9b06      	ldr	r3, [sp, #24]
 80099b0:	4403      	add	r3, r0
 80099b2:	4480      	add	r8, r0
 80099b4:	9306      	str	r3, [sp, #24]
 80099b6:	9b05      	ldr	r3, [sp, #20]
 80099b8:	2b00      	cmp	r3, #0
 80099ba:	dd05      	ble.n	80099c8 <_dtoa_r+0x758>
 80099bc:	4629      	mov	r1, r5
 80099be:	461a      	mov	r2, r3
 80099c0:	4630      	mov	r0, r6
 80099c2:	f000 fc19 	bl	800a1f8 <__lshift>
 80099c6:	4605      	mov	r5, r0
 80099c8:	9b06      	ldr	r3, [sp, #24]
 80099ca:	2b00      	cmp	r3, #0
 80099cc:	dd05      	ble.n	80099da <_dtoa_r+0x76a>
 80099ce:	4621      	mov	r1, r4
 80099d0:	461a      	mov	r2, r3
 80099d2:	4630      	mov	r0, r6
 80099d4:	f000 fc10 	bl	800a1f8 <__lshift>
 80099d8:	4604      	mov	r4, r0
 80099da:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80099dc:	2b00      	cmp	r3, #0
 80099de:	d06b      	beq.n	8009ab8 <_dtoa_r+0x848>
 80099e0:	4621      	mov	r1, r4
 80099e2:	4628      	mov	r0, r5
 80099e4:	f000 fc74 	bl	800a2d0 <__mcmp>
 80099e8:	2800      	cmp	r0, #0
 80099ea:	da65      	bge.n	8009ab8 <_dtoa_r+0x848>
 80099ec:	2300      	movs	r3, #0
 80099ee:	4629      	mov	r1, r5
 80099f0:	220a      	movs	r2, #10
 80099f2:	4630      	mov	r0, r6
 80099f4:	f000 fa50 	bl	8009e98 <__multadd>
 80099f8:	9b08      	ldr	r3, [sp, #32]
 80099fa:	f10b 3bff 	add.w	fp, fp, #4294967295
 80099fe:	4605      	mov	r5, r0
 8009a00:	2b00      	cmp	r3, #0
 8009a02:	f000 8192 	beq.w	8009d2a <_dtoa_r+0xaba>
 8009a06:	4639      	mov	r1, r7
 8009a08:	2300      	movs	r3, #0
 8009a0a:	220a      	movs	r2, #10
 8009a0c:	4630      	mov	r0, r6
 8009a0e:	f000 fa43 	bl	8009e98 <__multadd>
 8009a12:	f1ba 0f00 	cmp.w	sl, #0
 8009a16:	4607      	mov	r7, r0
 8009a18:	f300 808e 	bgt.w	8009b38 <_dtoa_r+0x8c8>
 8009a1c:	9b07      	ldr	r3, [sp, #28]
 8009a1e:	2b02      	cmp	r3, #2
 8009a20:	dc51      	bgt.n	8009ac6 <_dtoa_r+0x856>
 8009a22:	e089      	b.n	8009b38 <_dtoa_r+0x8c8>
 8009a24:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8009a26:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 8009a2a:	e751      	b.n	80098d0 <_dtoa_r+0x660>
 8009a2c:	f109 34ff 	add.w	r4, r9, #4294967295
 8009a30:	42a3      	cmp	r3, r4
 8009a32:	bfbf      	itttt	lt
 8009a34:	9a0e      	ldrlt	r2, [sp, #56]	; 0x38
 8009a36:	1ae3      	sublt	r3, r4, r3
 8009a38:	18d2      	addlt	r2, r2, r3
 8009a3a:	4613      	movlt	r3, r2
 8009a3c:	bfb7      	itett	lt
 8009a3e:	930e      	strlt	r3, [sp, #56]	; 0x38
 8009a40:	1b1c      	subge	r4, r3, r4
 8009a42:	4623      	movlt	r3, r4
 8009a44:	2400      	movlt	r4, #0
 8009a46:	f1b9 0f00 	cmp.w	r9, #0
 8009a4a:	bfb5      	itete	lt
 8009a4c:	9a05      	ldrlt	r2, [sp, #20]
 8009a4e:	f8dd 8014 	ldrge.w	r8, [sp, #20]
 8009a52:	eba2 0809 	sublt.w	r8, r2, r9
 8009a56:	464a      	movge	r2, r9
 8009a58:	bfb8      	it	lt
 8009a5a:	2200      	movlt	r2, #0
 8009a5c:	e73b      	b.n	80098d6 <_dtoa_r+0x666>
 8009a5e:	f8dd 8014 	ldr.w	r8, [sp, #20]
 8009a62:	9f08      	ldr	r7, [sp, #32]
 8009a64:	461c      	mov	r4, r3
 8009a66:	e743      	b.n	80098f0 <_dtoa_r+0x680>
 8009a68:	461a      	mov	r2, r3
 8009a6a:	e76f      	b.n	800994c <_dtoa_r+0x6dc>
 8009a6c:	9b07      	ldr	r3, [sp, #28]
 8009a6e:	2b01      	cmp	r3, #1
 8009a70:	dc18      	bgt.n	8009aa4 <_dtoa_r+0x834>
 8009a72:	9b02      	ldr	r3, [sp, #8]
 8009a74:	b9b3      	cbnz	r3, 8009aa4 <_dtoa_r+0x834>
 8009a76:	9b03      	ldr	r3, [sp, #12]
 8009a78:	f3c3 0213 	ubfx	r2, r3, #0, #20
 8009a7c:	b9a2      	cbnz	r2, 8009aa8 <_dtoa_r+0x838>
 8009a7e:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8009a82:	0d12      	lsrs	r2, r2, #20
 8009a84:	0512      	lsls	r2, r2, #20
 8009a86:	b18a      	cbz	r2, 8009aac <_dtoa_r+0x83c>
 8009a88:	9b05      	ldr	r3, [sp, #20]
 8009a8a:	3301      	adds	r3, #1
 8009a8c:	9305      	str	r3, [sp, #20]
 8009a8e:	9b06      	ldr	r3, [sp, #24]
 8009a90:	3301      	adds	r3, #1
 8009a92:	9306      	str	r3, [sp, #24]
 8009a94:	2301      	movs	r3, #1
 8009a96:	930a      	str	r3, [sp, #40]	; 0x28
 8009a98:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8009a9a:	2b00      	cmp	r3, #0
 8009a9c:	f47f af6f 	bne.w	800997e <_dtoa_r+0x70e>
 8009aa0:	2001      	movs	r0, #1
 8009aa2:	e774      	b.n	800998e <_dtoa_r+0x71e>
 8009aa4:	2300      	movs	r3, #0
 8009aa6:	e7f6      	b.n	8009a96 <_dtoa_r+0x826>
 8009aa8:	9b02      	ldr	r3, [sp, #8]
 8009aaa:	e7f4      	b.n	8009a96 <_dtoa_r+0x826>
 8009aac:	920a      	str	r2, [sp, #40]	; 0x28
 8009aae:	e7f3      	b.n	8009a98 <_dtoa_r+0x828>
 8009ab0:	d081      	beq.n	80099b6 <_dtoa_r+0x746>
 8009ab2:	4610      	mov	r0, r2
 8009ab4:	301c      	adds	r0, #28
 8009ab6:	e777      	b.n	80099a8 <_dtoa_r+0x738>
 8009ab8:	f1b9 0f00 	cmp.w	r9, #0
 8009abc:	dc37      	bgt.n	8009b2e <_dtoa_r+0x8be>
 8009abe:	9b07      	ldr	r3, [sp, #28]
 8009ac0:	2b02      	cmp	r3, #2
 8009ac2:	dd34      	ble.n	8009b2e <_dtoa_r+0x8be>
 8009ac4:	46ca      	mov	sl, r9
 8009ac6:	f1ba 0f00 	cmp.w	sl, #0
 8009aca:	d10d      	bne.n	8009ae8 <_dtoa_r+0x878>
 8009acc:	4621      	mov	r1, r4
 8009ace:	4653      	mov	r3, sl
 8009ad0:	2205      	movs	r2, #5
 8009ad2:	4630      	mov	r0, r6
 8009ad4:	f000 f9e0 	bl	8009e98 <__multadd>
 8009ad8:	4601      	mov	r1, r0
 8009ada:	4604      	mov	r4, r0
 8009adc:	4628      	mov	r0, r5
 8009ade:	f000 fbf7 	bl	800a2d0 <__mcmp>
 8009ae2:	2800      	cmp	r0, #0
 8009ae4:	f73f adde 	bgt.w	80096a4 <_dtoa_r+0x434>
 8009ae8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009aea:	f8dd 8000 	ldr.w	r8, [sp]
 8009aee:	ea6f 0b03 	mvn.w	fp, r3
 8009af2:	f04f 0900 	mov.w	r9, #0
 8009af6:	4621      	mov	r1, r4
 8009af8:	4630      	mov	r0, r6
 8009afa:	f000 f9ab 	bl	8009e54 <_Bfree>
 8009afe:	2f00      	cmp	r7, #0
 8009b00:	f43f aea7 	beq.w	8009852 <_dtoa_r+0x5e2>
 8009b04:	f1b9 0f00 	cmp.w	r9, #0
 8009b08:	d005      	beq.n	8009b16 <_dtoa_r+0x8a6>
 8009b0a:	45b9      	cmp	r9, r7
 8009b0c:	d003      	beq.n	8009b16 <_dtoa_r+0x8a6>
 8009b0e:	4649      	mov	r1, r9
 8009b10:	4630      	mov	r0, r6
 8009b12:	f000 f99f 	bl	8009e54 <_Bfree>
 8009b16:	4639      	mov	r1, r7
 8009b18:	4630      	mov	r0, r6
 8009b1a:	f000 f99b 	bl	8009e54 <_Bfree>
 8009b1e:	e698      	b.n	8009852 <_dtoa_r+0x5e2>
 8009b20:	2400      	movs	r4, #0
 8009b22:	4627      	mov	r7, r4
 8009b24:	e7e0      	b.n	8009ae8 <_dtoa_r+0x878>
 8009b26:	46bb      	mov	fp, r7
 8009b28:	4604      	mov	r4, r0
 8009b2a:	4607      	mov	r7, r0
 8009b2c:	e5ba      	b.n	80096a4 <_dtoa_r+0x434>
 8009b2e:	9b08      	ldr	r3, [sp, #32]
 8009b30:	46ca      	mov	sl, r9
 8009b32:	2b00      	cmp	r3, #0
 8009b34:	f000 8100 	beq.w	8009d38 <_dtoa_r+0xac8>
 8009b38:	f1b8 0f00 	cmp.w	r8, #0
 8009b3c:	dd05      	ble.n	8009b4a <_dtoa_r+0x8da>
 8009b3e:	4639      	mov	r1, r7
 8009b40:	4642      	mov	r2, r8
 8009b42:	4630      	mov	r0, r6
 8009b44:	f000 fb58 	bl	800a1f8 <__lshift>
 8009b48:	4607      	mov	r7, r0
 8009b4a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009b4c:	2b00      	cmp	r3, #0
 8009b4e:	d05d      	beq.n	8009c0c <_dtoa_r+0x99c>
 8009b50:	6879      	ldr	r1, [r7, #4]
 8009b52:	4630      	mov	r0, r6
 8009b54:	f000 f93e 	bl	8009dd4 <_Balloc>
 8009b58:	4680      	mov	r8, r0
 8009b5a:	b928      	cbnz	r0, 8009b68 <_dtoa_r+0x8f8>
 8009b5c:	4b82      	ldr	r3, [pc, #520]	; (8009d68 <_dtoa_r+0xaf8>)
 8009b5e:	4602      	mov	r2, r0
 8009b60:	f240 21ea 	movw	r1, #746	; 0x2ea
 8009b64:	f7ff bb9a 	b.w	800929c <_dtoa_r+0x2c>
 8009b68:	693a      	ldr	r2, [r7, #16]
 8009b6a:	3202      	adds	r2, #2
 8009b6c:	0092      	lsls	r2, r2, #2
 8009b6e:	f107 010c 	add.w	r1, r7, #12
 8009b72:	300c      	adds	r0, #12
 8009b74:	f000 f914 	bl	8009da0 <memcpy>
 8009b78:	2201      	movs	r2, #1
 8009b7a:	4641      	mov	r1, r8
 8009b7c:	4630      	mov	r0, r6
 8009b7e:	f000 fb3b 	bl	800a1f8 <__lshift>
 8009b82:	9b00      	ldr	r3, [sp, #0]
 8009b84:	3301      	adds	r3, #1
 8009b86:	9305      	str	r3, [sp, #20]
 8009b88:	9b00      	ldr	r3, [sp, #0]
 8009b8a:	4453      	add	r3, sl
 8009b8c:	9309      	str	r3, [sp, #36]	; 0x24
 8009b8e:	9b02      	ldr	r3, [sp, #8]
 8009b90:	f003 0301 	and.w	r3, r3, #1
 8009b94:	46b9      	mov	r9, r7
 8009b96:	9308      	str	r3, [sp, #32]
 8009b98:	4607      	mov	r7, r0
 8009b9a:	9b05      	ldr	r3, [sp, #20]
 8009b9c:	4621      	mov	r1, r4
 8009b9e:	3b01      	subs	r3, #1
 8009ba0:	4628      	mov	r0, r5
 8009ba2:	9302      	str	r3, [sp, #8]
 8009ba4:	f7ff fad8 	bl	8009158 <quorem>
 8009ba8:	4603      	mov	r3, r0
 8009baa:	3330      	adds	r3, #48	; 0x30
 8009bac:	9006      	str	r0, [sp, #24]
 8009bae:	4649      	mov	r1, r9
 8009bb0:	4628      	mov	r0, r5
 8009bb2:	930a      	str	r3, [sp, #40]	; 0x28
 8009bb4:	f000 fb8c 	bl	800a2d0 <__mcmp>
 8009bb8:	463a      	mov	r2, r7
 8009bba:	4682      	mov	sl, r0
 8009bbc:	4621      	mov	r1, r4
 8009bbe:	4630      	mov	r0, r6
 8009bc0:	f000 fba2 	bl	800a308 <__mdiff>
 8009bc4:	68c2      	ldr	r2, [r0, #12]
 8009bc6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009bc8:	4680      	mov	r8, r0
 8009bca:	bb0a      	cbnz	r2, 8009c10 <_dtoa_r+0x9a0>
 8009bcc:	4601      	mov	r1, r0
 8009bce:	4628      	mov	r0, r5
 8009bd0:	f000 fb7e 	bl	800a2d0 <__mcmp>
 8009bd4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009bd6:	4602      	mov	r2, r0
 8009bd8:	4641      	mov	r1, r8
 8009bda:	4630      	mov	r0, r6
 8009bdc:	920e      	str	r2, [sp, #56]	; 0x38
 8009bde:	930a      	str	r3, [sp, #40]	; 0x28
 8009be0:	f000 f938 	bl	8009e54 <_Bfree>
 8009be4:	9b07      	ldr	r3, [sp, #28]
 8009be6:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8009be8:	f8dd 8014 	ldr.w	r8, [sp, #20]
 8009bec:	ea43 0102 	orr.w	r1, r3, r2
 8009bf0:	9b08      	ldr	r3, [sp, #32]
 8009bf2:	430b      	orrs	r3, r1
 8009bf4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009bf6:	d10d      	bne.n	8009c14 <_dtoa_r+0x9a4>
 8009bf8:	2b39      	cmp	r3, #57	; 0x39
 8009bfa:	d029      	beq.n	8009c50 <_dtoa_r+0x9e0>
 8009bfc:	f1ba 0f00 	cmp.w	sl, #0
 8009c00:	dd01      	ble.n	8009c06 <_dtoa_r+0x996>
 8009c02:	9b06      	ldr	r3, [sp, #24]
 8009c04:	3331      	adds	r3, #49	; 0x31
 8009c06:	9a02      	ldr	r2, [sp, #8]
 8009c08:	7013      	strb	r3, [r2, #0]
 8009c0a:	e774      	b.n	8009af6 <_dtoa_r+0x886>
 8009c0c:	4638      	mov	r0, r7
 8009c0e:	e7b8      	b.n	8009b82 <_dtoa_r+0x912>
 8009c10:	2201      	movs	r2, #1
 8009c12:	e7e1      	b.n	8009bd8 <_dtoa_r+0x968>
 8009c14:	f1ba 0f00 	cmp.w	sl, #0
 8009c18:	db06      	blt.n	8009c28 <_dtoa_r+0x9b8>
 8009c1a:	9907      	ldr	r1, [sp, #28]
 8009c1c:	ea41 0a0a 	orr.w	sl, r1, sl
 8009c20:	9908      	ldr	r1, [sp, #32]
 8009c22:	ea5a 0101 	orrs.w	r1, sl, r1
 8009c26:	d120      	bne.n	8009c6a <_dtoa_r+0x9fa>
 8009c28:	2a00      	cmp	r2, #0
 8009c2a:	ddec      	ble.n	8009c06 <_dtoa_r+0x996>
 8009c2c:	4629      	mov	r1, r5
 8009c2e:	2201      	movs	r2, #1
 8009c30:	4630      	mov	r0, r6
 8009c32:	9305      	str	r3, [sp, #20]
 8009c34:	f000 fae0 	bl	800a1f8 <__lshift>
 8009c38:	4621      	mov	r1, r4
 8009c3a:	4605      	mov	r5, r0
 8009c3c:	f000 fb48 	bl	800a2d0 <__mcmp>
 8009c40:	2800      	cmp	r0, #0
 8009c42:	9b05      	ldr	r3, [sp, #20]
 8009c44:	dc02      	bgt.n	8009c4c <_dtoa_r+0x9dc>
 8009c46:	d1de      	bne.n	8009c06 <_dtoa_r+0x996>
 8009c48:	07da      	lsls	r2, r3, #31
 8009c4a:	d5dc      	bpl.n	8009c06 <_dtoa_r+0x996>
 8009c4c:	2b39      	cmp	r3, #57	; 0x39
 8009c4e:	d1d8      	bne.n	8009c02 <_dtoa_r+0x992>
 8009c50:	9a02      	ldr	r2, [sp, #8]
 8009c52:	2339      	movs	r3, #57	; 0x39
 8009c54:	7013      	strb	r3, [r2, #0]
 8009c56:	4643      	mov	r3, r8
 8009c58:	4698      	mov	r8, r3
 8009c5a:	3b01      	subs	r3, #1
 8009c5c:	f818 2c01 	ldrb.w	r2, [r8, #-1]
 8009c60:	2a39      	cmp	r2, #57	; 0x39
 8009c62:	d051      	beq.n	8009d08 <_dtoa_r+0xa98>
 8009c64:	3201      	adds	r2, #1
 8009c66:	701a      	strb	r2, [r3, #0]
 8009c68:	e745      	b.n	8009af6 <_dtoa_r+0x886>
 8009c6a:	2a00      	cmp	r2, #0
 8009c6c:	dd03      	ble.n	8009c76 <_dtoa_r+0xa06>
 8009c6e:	2b39      	cmp	r3, #57	; 0x39
 8009c70:	d0ee      	beq.n	8009c50 <_dtoa_r+0x9e0>
 8009c72:	3301      	adds	r3, #1
 8009c74:	e7c7      	b.n	8009c06 <_dtoa_r+0x996>
 8009c76:	9a05      	ldr	r2, [sp, #20]
 8009c78:	9909      	ldr	r1, [sp, #36]	; 0x24
 8009c7a:	f802 3c01 	strb.w	r3, [r2, #-1]
 8009c7e:	428a      	cmp	r2, r1
 8009c80:	d02b      	beq.n	8009cda <_dtoa_r+0xa6a>
 8009c82:	4629      	mov	r1, r5
 8009c84:	2300      	movs	r3, #0
 8009c86:	220a      	movs	r2, #10
 8009c88:	4630      	mov	r0, r6
 8009c8a:	f000 f905 	bl	8009e98 <__multadd>
 8009c8e:	45b9      	cmp	r9, r7
 8009c90:	4605      	mov	r5, r0
 8009c92:	f04f 0300 	mov.w	r3, #0
 8009c96:	f04f 020a 	mov.w	r2, #10
 8009c9a:	4649      	mov	r1, r9
 8009c9c:	4630      	mov	r0, r6
 8009c9e:	d107      	bne.n	8009cb0 <_dtoa_r+0xa40>
 8009ca0:	f000 f8fa 	bl	8009e98 <__multadd>
 8009ca4:	4681      	mov	r9, r0
 8009ca6:	4607      	mov	r7, r0
 8009ca8:	9b05      	ldr	r3, [sp, #20]
 8009caa:	3301      	adds	r3, #1
 8009cac:	9305      	str	r3, [sp, #20]
 8009cae:	e774      	b.n	8009b9a <_dtoa_r+0x92a>
 8009cb0:	f000 f8f2 	bl	8009e98 <__multadd>
 8009cb4:	4639      	mov	r1, r7
 8009cb6:	4681      	mov	r9, r0
 8009cb8:	2300      	movs	r3, #0
 8009cba:	220a      	movs	r2, #10
 8009cbc:	4630      	mov	r0, r6
 8009cbe:	f000 f8eb 	bl	8009e98 <__multadd>
 8009cc2:	4607      	mov	r7, r0
 8009cc4:	e7f0      	b.n	8009ca8 <_dtoa_r+0xa38>
 8009cc6:	f1ba 0f00 	cmp.w	sl, #0
 8009cca:	9a00      	ldr	r2, [sp, #0]
 8009ccc:	bfcc      	ite	gt
 8009cce:	46d0      	movgt	r8, sl
 8009cd0:	f04f 0801 	movle.w	r8, #1
 8009cd4:	4490      	add	r8, r2
 8009cd6:	f04f 0900 	mov.w	r9, #0
 8009cda:	4629      	mov	r1, r5
 8009cdc:	2201      	movs	r2, #1
 8009cde:	4630      	mov	r0, r6
 8009ce0:	9302      	str	r3, [sp, #8]
 8009ce2:	f000 fa89 	bl	800a1f8 <__lshift>
 8009ce6:	4621      	mov	r1, r4
 8009ce8:	4605      	mov	r5, r0
 8009cea:	f000 faf1 	bl	800a2d0 <__mcmp>
 8009cee:	2800      	cmp	r0, #0
 8009cf0:	dcb1      	bgt.n	8009c56 <_dtoa_r+0x9e6>
 8009cf2:	d102      	bne.n	8009cfa <_dtoa_r+0xa8a>
 8009cf4:	9b02      	ldr	r3, [sp, #8]
 8009cf6:	07db      	lsls	r3, r3, #31
 8009cf8:	d4ad      	bmi.n	8009c56 <_dtoa_r+0x9e6>
 8009cfa:	4643      	mov	r3, r8
 8009cfc:	4698      	mov	r8, r3
 8009cfe:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8009d02:	2a30      	cmp	r2, #48	; 0x30
 8009d04:	d0fa      	beq.n	8009cfc <_dtoa_r+0xa8c>
 8009d06:	e6f6      	b.n	8009af6 <_dtoa_r+0x886>
 8009d08:	9a00      	ldr	r2, [sp, #0]
 8009d0a:	429a      	cmp	r2, r3
 8009d0c:	d1a4      	bne.n	8009c58 <_dtoa_r+0x9e8>
 8009d0e:	f10b 0b01 	add.w	fp, fp, #1
 8009d12:	2331      	movs	r3, #49	; 0x31
 8009d14:	e778      	b.n	8009c08 <_dtoa_r+0x998>
 8009d16:	4b15      	ldr	r3, [pc, #84]	; (8009d6c <_dtoa_r+0xafc>)
 8009d18:	f7ff bb12 	b.w	8009340 <_dtoa_r+0xd0>
 8009d1c:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 8009d1e:	2b00      	cmp	r3, #0
 8009d20:	f47f aaee 	bne.w	8009300 <_dtoa_r+0x90>
 8009d24:	4b12      	ldr	r3, [pc, #72]	; (8009d70 <_dtoa_r+0xb00>)
 8009d26:	f7ff bb0b 	b.w	8009340 <_dtoa_r+0xd0>
 8009d2a:	f1ba 0f00 	cmp.w	sl, #0
 8009d2e:	dc03      	bgt.n	8009d38 <_dtoa_r+0xac8>
 8009d30:	9b07      	ldr	r3, [sp, #28]
 8009d32:	2b02      	cmp	r3, #2
 8009d34:	f73f aec7 	bgt.w	8009ac6 <_dtoa_r+0x856>
 8009d38:	f8dd 8000 	ldr.w	r8, [sp]
 8009d3c:	4621      	mov	r1, r4
 8009d3e:	4628      	mov	r0, r5
 8009d40:	f7ff fa0a 	bl	8009158 <quorem>
 8009d44:	f100 0330 	add.w	r3, r0, #48	; 0x30
 8009d48:	f808 3b01 	strb.w	r3, [r8], #1
 8009d4c:	9a00      	ldr	r2, [sp, #0]
 8009d4e:	eba8 0202 	sub.w	r2, r8, r2
 8009d52:	4592      	cmp	sl, r2
 8009d54:	ddb7      	ble.n	8009cc6 <_dtoa_r+0xa56>
 8009d56:	4629      	mov	r1, r5
 8009d58:	2300      	movs	r3, #0
 8009d5a:	220a      	movs	r2, #10
 8009d5c:	4630      	mov	r0, r6
 8009d5e:	f000 f89b 	bl	8009e98 <__multadd>
 8009d62:	4605      	mov	r5, r0
 8009d64:	e7ea      	b.n	8009d3c <_dtoa_r+0xacc>
 8009d66:	bf00      	nop
 8009d68:	0800b0d7 	.word	0x0800b0d7
 8009d6c:	0800aff4 	.word	0x0800aff4
 8009d70:	0800b054 	.word	0x0800b054

08009d74 <fiprintf>:
 8009d74:	b40e      	push	{r1, r2, r3}
 8009d76:	b503      	push	{r0, r1, lr}
 8009d78:	4601      	mov	r1, r0
 8009d7a:	ab03      	add	r3, sp, #12
 8009d7c:	4805      	ldr	r0, [pc, #20]	; (8009d94 <fiprintf+0x20>)
 8009d7e:	f853 2b04 	ldr.w	r2, [r3], #4
 8009d82:	6800      	ldr	r0, [r0, #0]
 8009d84:	9301      	str	r3, [sp, #4]
 8009d86:	f000 fbdb 	bl	800a540 <_vfiprintf_r>
 8009d8a:	b002      	add	sp, #8
 8009d8c:	f85d eb04 	ldr.w	lr, [sp], #4
 8009d90:	b003      	add	sp, #12
 8009d92:	4770      	bx	lr
 8009d94:	20000068 	.word	0x20000068

08009d98 <_localeconv_r>:
 8009d98:	4800      	ldr	r0, [pc, #0]	; (8009d9c <_localeconv_r+0x4>)
 8009d9a:	4770      	bx	lr
 8009d9c:	200001bc 	.word	0x200001bc

08009da0 <memcpy>:
 8009da0:	440a      	add	r2, r1
 8009da2:	4291      	cmp	r1, r2
 8009da4:	f100 33ff 	add.w	r3, r0, #4294967295
 8009da8:	d100      	bne.n	8009dac <memcpy+0xc>
 8009daa:	4770      	bx	lr
 8009dac:	b510      	push	{r4, lr}
 8009dae:	f811 4b01 	ldrb.w	r4, [r1], #1
 8009db2:	f803 4f01 	strb.w	r4, [r3, #1]!
 8009db6:	4291      	cmp	r1, r2
 8009db8:	d1f9      	bne.n	8009dae <memcpy+0xe>
 8009dba:	bd10      	pop	{r4, pc}

08009dbc <__malloc_lock>:
 8009dbc:	4801      	ldr	r0, [pc, #4]	; (8009dc4 <__malloc_lock+0x8>)
 8009dbe:	f000 bf6f 	b.w	800aca0 <__retarget_lock_acquire_recursive>
 8009dc2:	bf00      	nop
 8009dc4:	20000708 	.word	0x20000708

08009dc8 <__malloc_unlock>:
 8009dc8:	4801      	ldr	r0, [pc, #4]	; (8009dd0 <__malloc_unlock+0x8>)
 8009dca:	f000 bf6a 	b.w	800aca2 <__retarget_lock_release_recursive>
 8009dce:	bf00      	nop
 8009dd0:	20000708 	.word	0x20000708

08009dd4 <_Balloc>:
 8009dd4:	b570      	push	{r4, r5, r6, lr}
 8009dd6:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8009dd8:	4604      	mov	r4, r0
 8009dda:	460d      	mov	r5, r1
 8009ddc:	b976      	cbnz	r6, 8009dfc <_Balloc+0x28>
 8009dde:	2010      	movs	r0, #16
 8009de0:	f7fe fc8e 	bl	8008700 <malloc>
 8009de4:	4602      	mov	r2, r0
 8009de6:	6260      	str	r0, [r4, #36]	; 0x24
 8009de8:	b920      	cbnz	r0, 8009df4 <_Balloc+0x20>
 8009dea:	4b18      	ldr	r3, [pc, #96]	; (8009e4c <_Balloc+0x78>)
 8009dec:	4818      	ldr	r0, [pc, #96]	; (8009e50 <_Balloc+0x7c>)
 8009dee:	2166      	movs	r1, #102	; 0x66
 8009df0:	f7ff f994 	bl	800911c <__assert_func>
 8009df4:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8009df8:	6006      	str	r6, [r0, #0]
 8009dfa:	60c6      	str	r6, [r0, #12]
 8009dfc:	6a66      	ldr	r6, [r4, #36]	; 0x24
 8009dfe:	68f3      	ldr	r3, [r6, #12]
 8009e00:	b183      	cbz	r3, 8009e24 <_Balloc+0x50>
 8009e02:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8009e04:	68db      	ldr	r3, [r3, #12]
 8009e06:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8009e0a:	b9b8      	cbnz	r0, 8009e3c <_Balloc+0x68>
 8009e0c:	2101      	movs	r1, #1
 8009e0e:	fa01 f605 	lsl.w	r6, r1, r5
 8009e12:	1d72      	adds	r2, r6, #5
 8009e14:	0092      	lsls	r2, r2, #2
 8009e16:	4620      	mov	r0, r4
 8009e18:	f000 fb5a 	bl	800a4d0 <_calloc_r>
 8009e1c:	b160      	cbz	r0, 8009e38 <_Balloc+0x64>
 8009e1e:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8009e22:	e00e      	b.n	8009e42 <_Balloc+0x6e>
 8009e24:	2221      	movs	r2, #33	; 0x21
 8009e26:	2104      	movs	r1, #4
 8009e28:	4620      	mov	r0, r4
 8009e2a:	f000 fb51 	bl	800a4d0 <_calloc_r>
 8009e2e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8009e30:	60f0      	str	r0, [r6, #12]
 8009e32:	68db      	ldr	r3, [r3, #12]
 8009e34:	2b00      	cmp	r3, #0
 8009e36:	d1e4      	bne.n	8009e02 <_Balloc+0x2e>
 8009e38:	2000      	movs	r0, #0
 8009e3a:	bd70      	pop	{r4, r5, r6, pc}
 8009e3c:	6802      	ldr	r2, [r0, #0]
 8009e3e:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8009e42:	2300      	movs	r3, #0
 8009e44:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8009e48:	e7f7      	b.n	8009e3a <_Balloc+0x66>
 8009e4a:	bf00      	nop
 8009e4c:	0800b061 	.word	0x0800b061
 8009e50:	0800b0e8 	.word	0x0800b0e8

08009e54 <_Bfree>:
 8009e54:	b570      	push	{r4, r5, r6, lr}
 8009e56:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8009e58:	4605      	mov	r5, r0
 8009e5a:	460c      	mov	r4, r1
 8009e5c:	b976      	cbnz	r6, 8009e7c <_Bfree+0x28>
 8009e5e:	2010      	movs	r0, #16
 8009e60:	f7fe fc4e 	bl	8008700 <malloc>
 8009e64:	4602      	mov	r2, r0
 8009e66:	6268      	str	r0, [r5, #36]	; 0x24
 8009e68:	b920      	cbnz	r0, 8009e74 <_Bfree+0x20>
 8009e6a:	4b09      	ldr	r3, [pc, #36]	; (8009e90 <_Bfree+0x3c>)
 8009e6c:	4809      	ldr	r0, [pc, #36]	; (8009e94 <_Bfree+0x40>)
 8009e6e:	218a      	movs	r1, #138	; 0x8a
 8009e70:	f7ff f954 	bl	800911c <__assert_func>
 8009e74:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8009e78:	6006      	str	r6, [r0, #0]
 8009e7a:	60c6      	str	r6, [r0, #12]
 8009e7c:	b13c      	cbz	r4, 8009e8e <_Bfree+0x3a>
 8009e7e:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8009e80:	6862      	ldr	r2, [r4, #4]
 8009e82:	68db      	ldr	r3, [r3, #12]
 8009e84:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8009e88:	6021      	str	r1, [r4, #0]
 8009e8a:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8009e8e:	bd70      	pop	{r4, r5, r6, pc}
 8009e90:	0800b061 	.word	0x0800b061
 8009e94:	0800b0e8 	.word	0x0800b0e8

08009e98 <__multadd>:
 8009e98:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009e9c:	690e      	ldr	r6, [r1, #16]
 8009e9e:	4607      	mov	r7, r0
 8009ea0:	4698      	mov	r8, r3
 8009ea2:	460c      	mov	r4, r1
 8009ea4:	f101 0014 	add.w	r0, r1, #20
 8009ea8:	2300      	movs	r3, #0
 8009eaa:	6805      	ldr	r5, [r0, #0]
 8009eac:	b2a9      	uxth	r1, r5
 8009eae:	fb02 8101 	mla	r1, r2, r1, r8
 8009eb2:	ea4f 4c11 	mov.w	ip, r1, lsr #16
 8009eb6:	0c2d      	lsrs	r5, r5, #16
 8009eb8:	fb02 c505 	mla	r5, r2, r5, ip
 8009ebc:	b289      	uxth	r1, r1
 8009ebe:	3301      	adds	r3, #1
 8009ec0:	eb01 4105 	add.w	r1, r1, r5, lsl #16
 8009ec4:	429e      	cmp	r6, r3
 8009ec6:	f840 1b04 	str.w	r1, [r0], #4
 8009eca:	ea4f 4815 	mov.w	r8, r5, lsr #16
 8009ece:	dcec      	bgt.n	8009eaa <__multadd+0x12>
 8009ed0:	f1b8 0f00 	cmp.w	r8, #0
 8009ed4:	d022      	beq.n	8009f1c <__multadd+0x84>
 8009ed6:	68a3      	ldr	r3, [r4, #8]
 8009ed8:	42b3      	cmp	r3, r6
 8009eda:	dc19      	bgt.n	8009f10 <__multadd+0x78>
 8009edc:	6861      	ldr	r1, [r4, #4]
 8009ede:	4638      	mov	r0, r7
 8009ee0:	3101      	adds	r1, #1
 8009ee2:	f7ff ff77 	bl	8009dd4 <_Balloc>
 8009ee6:	4605      	mov	r5, r0
 8009ee8:	b928      	cbnz	r0, 8009ef6 <__multadd+0x5e>
 8009eea:	4602      	mov	r2, r0
 8009eec:	4b0d      	ldr	r3, [pc, #52]	; (8009f24 <__multadd+0x8c>)
 8009eee:	480e      	ldr	r0, [pc, #56]	; (8009f28 <__multadd+0x90>)
 8009ef0:	21b5      	movs	r1, #181	; 0xb5
 8009ef2:	f7ff f913 	bl	800911c <__assert_func>
 8009ef6:	6922      	ldr	r2, [r4, #16]
 8009ef8:	3202      	adds	r2, #2
 8009efa:	f104 010c 	add.w	r1, r4, #12
 8009efe:	0092      	lsls	r2, r2, #2
 8009f00:	300c      	adds	r0, #12
 8009f02:	f7ff ff4d 	bl	8009da0 <memcpy>
 8009f06:	4621      	mov	r1, r4
 8009f08:	4638      	mov	r0, r7
 8009f0a:	f7ff ffa3 	bl	8009e54 <_Bfree>
 8009f0e:	462c      	mov	r4, r5
 8009f10:	eb04 0386 	add.w	r3, r4, r6, lsl #2
 8009f14:	3601      	adds	r6, #1
 8009f16:	f8c3 8014 	str.w	r8, [r3, #20]
 8009f1a:	6126      	str	r6, [r4, #16]
 8009f1c:	4620      	mov	r0, r4
 8009f1e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009f22:	bf00      	nop
 8009f24:	0800b0d7 	.word	0x0800b0d7
 8009f28:	0800b0e8 	.word	0x0800b0e8

08009f2c <__hi0bits>:
 8009f2c:	0c03      	lsrs	r3, r0, #16
 8009f2e:	041b      	lsls	r3, r3, #16
 8009f30:	b9d3      	cbnz	r3, 8009f68 <__hi0bits+0x3c>
 8009f32:	0400      	lsls	r0, r0, #16
 8009f34:	2310      	movs	r3, #16
 8009f36:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 8009f3a:	bf04      	itt	eq
 8009f3c:	0200      	lsleq	r0, r0, #8
 8009f3e:	3308      	addeq	r3, #8
 8009f40:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 8009f44:	bf04      	itt	eq
 8009f46:	0100      	lsleq	r0, r0, #4
 8009f48:	3304      	addeq	r3, #4
 8009f4a:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 8009f4e:	bf04      	itt	eq
 8009f50:	0080      	lsleq	r0, r0, #2
 8009f52:	3302      	addeq	r3, #2
 8009f54:	2800      	cmp	r0, #0
 8009f56:	db05      	blt.n	8009f64 <__hi0bits+0x38>
 8009f58:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 8009f5c:	f103 0301 	add.w	r3, r3, #1
 8009f60:	bf08      	it	eq
 8009f62:	2320      	moveq	r3, #32
 8009f64:	4618      	mov	r0, r3
 8009f66:	4770      	bx	lr
 8009f68:	2300      	movs	r3, #0
 8009f6a:	e7e4      	b.n	8009f36 <__hi0bits+0xa>

08009f6c <__lo0bits>:
 8009f6c:	6803      	ldr	r3, [r0, #0]
 8009f6e:	f013 0207 	ands.w	r2, r3, #7
 8009f72:	4601      	mov	r1, r0
 8009f74:	d00b      	beq.n	8009f8e <__lo0bits+0x22>
 8009f76:	07da      	lsls	r2, r3, #31
 8009f78:	d424      	bmi.n	8009fc4 <__lo0bits+0x58>
 8009f7a:	0798      	lsls	r0, r3, #30
 8009f7c:	bf49      	itett	mi
 8009f7e:	085b      	lsrmi	r3, r3, #1
 8009f80:	089b      	lsrpl	r3, r3, #2
 8009f82:	2001      	movmi	r0, #1
 8009f84:	600b      	strmi	r3, [r1, #0]
 8009f86:	bf5c      	itt	pl
 8009f88:	600b      	strpl	r3, [r1, #0]
 8009f8a:	2002      	movpl	r0, #2
 8009f8c:	4770      	bx	lr
 8009f8e:	b298      	uxth	r0, r3
 8009f90:	b9b0      	cbnz	r0, 8009fc0 <__lo0bits+0x54>
 8009f92:	0c1b      	lsrs	r3, r3, #16
 8009f94:	2010      	movs	r0, #16
 8009f96:	f013 0fff 	tst.w	r3, #255	; 0xff
 8009f9a:	bf04      	itt	eq
 8009f9c:	0a1b      	lsreq	r3, r3, #8
 8009f9e:	3008      	addeq	r0, #8
 8009fa0:	071a      	lsls	r2, r3, #28
 8009fa2:	bf04      	itt	eq
 8009fa4:	091b      	lsreq	r3, r3, #4
 8009fa6:	3004      	addeq	r0, #4
 8009fa8:	079a      	lsls	r2, r3, #30
 8009faa:	bf04      	itt	eq
 8009fac:	089b      	lsreq	r3, r3, #2
 8009fae:	3002      	addeq	r0, #2
 8009fb0:	07da      	lsls	r2, r3, #31
 8009fb2:	d403      	bmi.n	8009fbc <__lo0bits+0x50>
 8009fb4:	085b      	lsrs	r3, r3, #1
 8009fb6:	f100 0001 	add.w	r0, r0, #1
 8009fba:	d005      	beq.n	8009fc8 <__lo0bits+0x5c>
 8009fbc:	600b      	str	r3, [r1, #0]
 8009fbe:	4770      	bx	lr
 8009fc0:	4610      	mov	r0, r2
 8009fc2:	e7e8      	b.n	8009f96 <__lo0bits+0x2a>
 8009fc4:	2000      	movs	r0, #0
 8009fc6:	4770      	bx	lr
 8009fc8:	2020      	movs	r0, #32
 8009fca:	4770      	bx	lr

08009fcc <__i2b>:
 8009fcc:	b510      	push	{r4, lr}
 8009fce:	460c      	mov	r4, r1
 8009fd0:	2101      	movs	r1, #1
 8009fd2:	f7ff feff 	bl	8009dd4 <_Balloc>
 8009fd6:	4602      	mov	r2, r0
 8009fd8:	b928      	cbnz	r0, 8009fe6 <__i2b+0x1a>
 8009fda:	4b05      	ldr	r3, [pc, #20]	; (8009ff0 <__i2b+0x24>)
 8009fdc:	4805      	ldr	r0, [pc, #20]	; (8009ff4 <__i2b+0x28>)
 8009fde:	f44f 71a0 	mov.w	r1, #320	; 0x140
 8009fe2:	f7ff f89b 	bl	800911c <__assert_func>
 8009fe6:	2301      	movs	r3, #1
 8009fe8:	6144      	str	r4, [r0, #20]
 8009fea:	6103      	str	r3, [r0, #16]
 8009fec:	bd10      	pop	{r4, pc}
 8009fee:	bf00      	nop
 8009ff0:	0800b0d7 	.word	0x0800b0d7
 8009ff4:	0800b0e8 	.word	0x0800b0e8

08009ff8 <__multiply>:
 8009ff8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009ffc:	4614      	mov	r4, r2
 8009ffe:	690a      	ldr	r2, [r1, #16]
 800a000:	6923      	ldr	r3, [r4, #16]
 800a002:	429a      	cmp	r2, r3
 800a004:	bfb8      	it	lt
 800a006:	460b      	movlt	r3, r1
 800a008:	460d      	mov	r5, r1
 800a00a:	bfbc      	itt	lt
 800a00c:	4625      	movlt	r5, r4
 800a00e:	461c      	movlt	r4, r3
 800a010:	f8d5 a010 	ldr.w	sl, [r5, #16]
 800a014:	f8d4 9010 	ldr.w	r9, [r4, #16]
 800a018:	68ab      	ldr	r3, [r5, #8]
 800a01a:	6869      	ldr	r1, [r5, #4]
 800a01c:	eb0a 0709 	add.w	r7, sl, r9
 800a020:	42bb      	cmp	r3, r7
 800a022:	b085      	sub	sp, #20
 800a024:	bfb8      	it	lt
 800a026:	3101      	addlt	r1, #1
 800a028:	f7ff fed4 	bl	8009dd4 <_Balloc>
 800a02c:	b930      	cbnz	r0, 800a03c <__multiply+0x44>
 800a02e:	4602      	mov	r2, r0
 800a030:	4b42      	ldr	r3, [pc, #264]	; (800a13c <__multiply+0x144>)
 800a032:	4843      	ldr	r0, [pc, #268]	; (800a140 <__multiply+0x148>)
 800a034:	f240 115d 	movw	r1, #349	; 0x15d
 800a038:	f7ff f870 	bl	800911c <__assert_func>
 800a03c:	f100 0614 	add.w	r6, r0, #20
 800a040:	eb06 0887 	add.w	r8, r6, r7, lsl #2
 800a044:	4633      	mov	r3, r6
 800a046:	2200      	movs	r2, #0
 800a048:	4543      	cmp	r3, r8
 800a04a:	d31e      	bcc.n	800a08a <__multiply+0x92>
 800a04c:	f105 0c14 	add.w	ip, r5, #20
 800a050:	f104 0314 	add.w	r3, r4, #20
 800a054:	eb0c 0c8a 	add.w	ip, ip, sl, lsl #2
 800a058:	eb03 0289 	add.w	r2, r3, r9, lsl #2
 800a05c:	9202      	str	r2, [sp, #8]
 800a05e:	ebac 0205 	sub.w	r2, ip, r5
 800a062:	3a15      	subs	r2, #21
 800a064:	f022 0203 	bic.w	r2, r2, #3
 800a068:	3204      	adds	r2, #4
 800a06a:	f105 0115 	add.w	r1, r5, #21
 800a06e:	458c      	cmp	ip, r1
 800a070:	bf38      	it	cc
 800a072:	2204      	movcc	r2, #4
 800a074:	9201      	str	r2, [sp, #4]
 800a076:	9a02      	ldr	r2, [sp, #8]
 800a078:	9303      	str	r3, [sp, #12]
 800a07a:	429a      	cmp	r2, r3
 800a07c:	d808      	bhi.n	800a090 <__multiply+0x98>
 800a07e:	2f00      	cmp	r7, #0
 800a080:	dc55      	bgt.n	800a12e <__multiply+0x136>
 800a082:	6107      	str	r7, [r0, #16]
 800a084:	b005      	add	sp, #20
 800a086:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a08a:	f843 2b04 	str.w	r2, [r3], #4
 800a08e:	e7db      	b.n	800a048 <__multiply+0x50>
 800a090:	f8b3 a000 	ldrh.w	sl, [r3]
 800a094:	f1ba 0f00 	cmp.w	sl, #0
 800a098:	d020      	beq.n	800a0dc <__multiply+0xe4>
 800a09a:	f105 0e14 	add.w	lr, r5, #20
 800a09e:	46b1      	mov	r9, r6
 800a0a0:	2200      	movs	r2, #0
 800a0a2:	f85e 4b04 	ldr.w	r4, [lr], #4
 800a0a6:	f8d9 b000 	ldr.w	fp, [r9]
 800a0aa:	b2a1      	uxth	r1, r4
 800a0ac:	fa1f fb8b 	uxth.w	fp, fp
 800a0b0:	fb0a b101 	mla	r1, sl, r1, fp
 800a0b4:	4411      	add	r1, r2
 800a0b6:	f8d9 2000 	ldr.w	r2, [r9]
 800a0ba:	0c24      	lsrs	r4, r4, #16
 800a0bc:	0c12      	lsrs	r2, r2, #16
 800a0be:	fb0a 2404 	mla	r4, sl, r4, r2
 800a0c2:	eb04 4411 	add.w	r4, r4, r1, lsr #16
 800a0c6:	b289      	uxth	r1, r1
 800a0c8:	ea41 4104 	orr.w	r1, r1, r4, lsl #16
 800a0cc:	45f4      	cmp	ip, lr
 800a0ce:	f849 1b04 	str.w	r1, [r9], #4
 800a0d2:	ea4f 4214 	mov.w	r2, r4, lsr #16
 800a0d6:	d8e4      	bhi.n	800a0a2 <__multiply+0xaa>
 800a0d8:	9901      	ldr	r1, [sp, #4]
 800a0da:	5072      	str	r2, [r6, r1]
 800a0dc:	9a03      	ldr	r2, [sp, #12]
 800a0de:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 800a0e2:	3304      	adds	r3, #4
 800a0e4:	f1b9 0f00 	cmp.w	r9, #0
 800a0e8:	d01f      	beq.n	800a12a <__multiply+0x132>
 800a0ea:	6834      	ldr	r4, [r6, #0]
 800a0ec:	f105 0114 	add.w	r1, r5, #20
 800a0f0:	46b6      	mov	lr, r6
 800a0f2:	f04f 0a00 	mov.w	sl, #0
 800a0f6:	880a      	ldrh	r2, [r1, #0]
 800a0f8:	f8be b002 	ldrh.w	fp, [lr, #2]
 800a0fc:	fb09 b202 	mla	r2, r9, r2, fp
 800a100:	4492      	add	sl, r2
 800a102:	b2a4      	uxth	r4, r4
 800a104:	ea44 440a 	orr.w	r4, r4, sl, lsl #16
 800a108:	f84e 4b04 	str.w	r4, [lr], #4
 800a10c:	f851 4b04 	ldr.w	r4, [r1], #4
 800a110:	f8be 2000 	ldrh.w	r2, [lr]
 800a114:	0c24      	lsrs	r4, r4, #16
 800a116:	fb09 2404 	mla	r4, r9, r4, r2
 800a11a:	eb04 441a 	add.w	r4, r4, sl, lsr #16
 800a11e:	458c      	cmp	ip, r1
 800a120:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 800a124:	d8e7      	bhi.n	800a0f6 <__multiply+0xfe>
 800a126:	9a01      	ldr	r2, [sp, #4]
 800a128:	50b4      	str	r4, [r6, r2]
 800a12a:	3604      	adds	r6, #4
 800a12c:	e7a3      	b.n	800a076 <__multiply+0x7e>
 800a12e:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800a132:	2b00      	cmp	r3, #0
 800a134:	d1a5      	bne.n	800a082 <__multiply+0x8a>
 800a136:	3f01      	subs	r7, #1
 800a138:	e7a1      	b.n	800a07e <__multiply+0x86>
 800a13a:	bf00      	nop
 800a13c:	0800b0d7 	.word	0x0800b0d7
 800a140:	0800b0e8 	.word	0x0800b0e8

0800a144 <__pow5mult>:
 800a144:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800a148:	4615      	mov	r5, r2
 800a14a:	f012 0203 	ands.w	r2, r2, #3
 800a14e:	4606      	mov	r6, r0
 800a150:	460f      	mov	r7, r1
 800a152:	d007      	beq.n	800a164 <__pow5mult+0x20>
 800a154:	4c25      	ldr	r4, [pc, #148]	; (800a1ec <__pow5mult+0xa8>)
 800a156:	3a01      	subs	r2, #1
 800a158:	2300      	movs	r3, #0
 800a15a:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800a15e:	f7ff fe9b 	bl	8009e98 <__multadd>
 800a162:	4607      	mov	r7, r0
 800a164:	10ad      	asrs	r5, r5, #2
 800a166:	d03d      	beq.n	800a1e4 <__pow5mult+0xa0>
 800a168:	6a74      	ldr	r4, [r6, #36]	; 0x24
 800a16a:	b97c      	cbnz	r4, 800a18c <__pow5mult+0x48>
 800a16c:	2010      	movs	r0, #16
 800a16e:	f7fe fac7 	bl	8008700 <malloc>
 800a172:	4602      	mov	r2, r0
 800a174:	6270      	str	r0, [r6, #36]	; 0x24
 800a176:	b928      	cbnz	r0, 800a184 <__pow5mult+0x40>
 800a178:	4b1d      	ldr	r3, [pc, #116]	; (800a1f0 <__pow5mult+0xac>)
 800a17a:	481e      	ldr	r0, [pc, #120]	; (800a1f4 <__pow5mult+0xb0>)
 800a17c:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 800a180:	f7fe ffcc 	bl	800911c <__assert_func>
 800a184:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800a188:	6004      	str	r4, [r0, #0]
 800a18a:	60c4      	str	r4, [r0, #12]
 800a18c:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 800a190:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800a194:	b94c      	cbnz	r4, 800a1aa <__pow5mult+0x66>
 800a196:	f240 2171 	movw	r1, #625	; 0x271
 800a19a:	4630      	mov	r0, r6
 800a19c:	f7ff ff16 	bl	8009fcc <__i2b>
 800a1a0:	2300      	movs	r3, #0
 800a1a2:	f8c8 0008 	str.w	r0, [r8, #8]
 800a1a6:	4604      	mov	r4, r0
 800a1a8:	6003      	str	r3, [r0, #0]
 800a1aa:	f04f 0900 	mov.w	r9, #0
 800a1ae:	07eb      	lsls	r3, r5, #31
 800a1b0:	d50a      	bpl.n	800a1c8 <__pow5mult+0x84>
 800a1b2:	4639      	mov	r1, r7
 800a1b4:	4622      	mov	r2, r4
 800a1b6:	4630      	mov	r0, r6
 800a1b8:	f7ff ff1e 	bl	8009ff8 <__multiply>
 800a1bc:	4639      	mov	r1, r7
 800a1be:	4680      	mov	r8, r0
 800a1c0:	4630      	mov	r0, r6
 800a1c2:	f7ff fe47 	bl	8009e54 <_Bfree>
 800a1c6:	4647      	mov	r7, r8
 800a1c8:	106d      	asrs	r5, r5, #1
 800a1ca:	d00b      	beq.n	800a1e4 <__pow5mult+0xa0>
 800a1cc:	6820      	ldr	r0, [r4, #0]
 800a1ce:	b938      	cbnz	r0, 800a1e0 <__pow5mult+0x9c>
 800a1d0:	4622      	mov	r2, r4
 800a1d2:	4621      	mov	r1, r4
 800a1d4:	4630      	mov	r0, r6
 800a1d6:	f7ff ff0f 	bl	8009ff8 <__multiply>
 800a1da:	6020      	str	r0, [r4, #0]
 800a1dc:	f8c0 9000 	str.w	r9, [r0]
 800a1e0:	4604      	mov	r4, r0
 800a1e2:	e7e4      	b.n	800a1ae <__pow5mult+0x6a>
 800a1e4:	4638      	mov	r0, r7
 800a1e6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a1ea:	bf00      	nop
 800a1ec:	0800b238 	.word	0x0800b238
 800a1f0:	0800b061 	.word	0x0800b061
 800a1f4:	0800b0e8 	.word	0x0800b0e8

0800a1f8 <__lshift>:
 800a1f8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a1fc:	460c      	mov	r4, r1
 800a1fe:	6849      	ldr	r1, [r1, #4]
 800a200:	6923      	ldr	r3, [r4, #16]
 800a202:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800a206:	68a3      	ldr	r3, [r4, #8]
 800a208:	4607      	mov	r7, r0
 800a20a:	4691      	mov	r9, r2
 800a20c:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800a210:	f108 0601 	add.w	r6, r8, #1
 800a214:	42b3      	cmp	r3, r6
 800a216:	db0b      	blt.n	800a230 <__lshift+0x38>
 800a218:	4638      	mov	r0, r7
 800a21a:	f7ff fddb 	bl	8009dd4 <_Balloc>
 800a21e:	4605      	mov	r5, r0
 800a220:	b948      	cbnz	r0, 800a236 <__lshift+0x3e>
 800a222:	4602      	mov	r2, r0
 800a224:	4b28      	ldr	r3, [pc, #160]	; (800a2c8 <__lshift+0xd0>)
 800a226:	4829      	ldr	r0, [pc, #164]	; (800a2cc <__lshift+0xd4>)
 800a228:	f240 11d9 	movw	r1, #473	; 0x1d9
 800a22c:	f7fe ff76 	bl	800911c <__assert_func>
 800a230:	3101      	adds	r1, #1
 800a232:	005b      	lsls	r3, r3, #1
 800a234:	e7ee      	b.n	800a214 <__lshift+0x1c>
 800a236:	2300      	movs	r3, #0
 800a238:	f100 0114 	add.w	r1, r0, #20
 800a23c:	f100 0210 	add.w	r2, r0, #16
 800a240:	4618      	mov	r0, r3
 800a242:	4553      	cmp	r3, sl
 800a244:	db33      	blt.n	800a2ae <__lshift+0xb6>
 800a246:	6920      	ldr	r0, [r4, #16]
 800a248:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800a24c:	f104 0314 	add.w	r3, r4, #20
 800a250:	f019 091f 	ands.w	r9, r9, #31
 800a254:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800a258:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800a25c:	d02b      	beq.n	800a2b6 <__lshift+0xbe>
 800a25e:	f1c9 0e20 	rsb	lr, r9, #32
 800a262:	468a      	mov	sl, r1
 800a264:	2200      	movs	r2, #0
 800a266:	6818      	ldr	r0, [r3, #0]
 800a268:	fa00 f009 	lsl.w	r0, r0, r9
 800a26c:	4302      	orrs	r2, r0
 800a26e:	f84a 2b04 	str.w	r2, [sl], #4
 800a272:	f853 2b04 	ldr.w	r2, [r3], #4
 800a276:	459c      	cmp	ip, r3
 800a278:	fa22 f20e 	lsr.w	r2, r2, lr
 800a27c:	d8f3      	bhi.n	800a266 <__lshift+0x6e>
 800a27e:	ebac 0304 	sub.w	r3, ip, r4
 800a282:	3b15      	subs	r3, #21
 800a284:	f023 0303 	bic.w	r3, r3, #3
 800a288:	3304      	adds	r3, #4
 800a28a:	f104 0015 	add.w	r0, r4, #21
 800a28e:	4584      	cmp	ip, r0
 800a290:	bf38      	it	cc
 800a292:	2304      	movcc	r3, #4
 800a294:	50ca      	str	r2, [r1, r3]
 800a296:	b10a      	cbz	r2, 800a29c <__lshift+0xa4>
 800a298:	f108 0602 	add.w	r6, r8, #2
 800a29c:	3e01      	subs	r6, #1
 800a29e:	4638      	mov	r0, r7
 800a2a0:	612e      	str	r6, [r5, #16]
 800a2a2:	4621      	mov	r1, r4
 800a2a4:	f7ff fdd6 	bl	8009e54 <_Bfree>
 800a2a8:	4628      	mov	r0, r5
 800a2aa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a2ae:	f842 0f04 	str.w	r0, [r2, #4]!
 800a2b2:	3301      	adds	r3, #1
 800a2b4:	e7c5      	b.n	800a242 <__lshift+0x4a>
 800a2b6:	3904      	subs	r1, #4
 800a2b8:	f853 2b04 	ldr.w	r2, [r3], #4
 800a2bc:	f841 2f04 	str.w	r2, [r1, #4]!
 800a2c0:	459c      	cmp	ip, r3
 800a2c2:	d8f9      	bhi.n	800a2b8 <__lshift+0xc0>
 800a2c4:	e7ea      	b.n	800a29c <__lshift+0xa4>
 800a2c6:	bf00      	nop
 800a2c8:	0800b0d7 	.word	0x0800b0d7
 800a2cc:	0800b0e8 	.word	0x0800b0e8

0800a2d0 <__mcmp>:
 800a2d0:	b530      	push	{r4, r5, lr}
 800a2d2:	6902      	ldr	r2, [r0, #16]
 800a2d4:	690c      	ldr	r4, [r1, #16]
 800a2d6:	1b12      	subs	r2, r2, r4
 800a2d8:	d10e      	bne.n	800a2f8 <__mcmp+0x28>
 800a2da:	f100 0314 	add.w	r3, r0, #20
 800a2de:	3114      	adds	r1, #20
 800a2e0:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 800a2e4:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 800a2e8:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 800a2ec:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 800a2f0:	42a5      	cmp	r5, r4
 800a2f2:	d003      	beq.n	800a2fc <__mcmp+0x2c>
 800a2f4:	d305      	bcc.n	800a302 <__mcmp+0x32>
 800a2f6:	2201      	movs	r2, #1
 800a2f8:	4610      	mov	r0, r2
 800a2fa:	bd30      	pop	{r4, r5, pc}
 800a2fc:	4283      	cmp	r3, r0
 800a2fe:	d3f3      	bcc.n	800a2e8 <__mcmp+0x18>
 800a300:	e7fa      	b.n	800a2f8 <__mcmp+0x28>
 800a302:	f04f 32ff 	mov.w	r2, #4294967295
 800a306:	e7f7      	b.n	800a2f8 <__mcmp+0x28>

0800a308 <__mdiff>:
 800a308:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a30c:	460c      	mov	r4, r1
 800a30e:	4606      	mov	r6, r0
 800a310:	4611      	mov	r1, r2
 800a312:	4620      	mov	r0, r4
 800a314:	4617      	mov	r7, r2
 800a316:	f7ff ffdb 	bl	800a2d0 <__mcmp>
 800a31a:	1e05      	subs	r5, r0, #0
 800a31c:	d110      	bne.n	800a340 <__mdiff+0x38>
 800a31e:	4629      	mov	r1, r5
 800a320:	4630      	mov	r0, r6
 800a322:	f7ff fd57 	bl	8009dd4 <_Balloc>
 800a326:	b930      	cbnz	r0, 800a336 <__mdiff+0x2e>
 800a328:	4b39      	ldr	r3, [pc, #228]	; (800a410 <__mdiff+0x108>)
 800a32a:	4602      	mov	r2, r0
 800a32c:	f240 2132 	movw	r1, #562	; 0x232
 800a330:	4838      	ldr	r0, [pc, #224]	; (800a414 <__mdiff+0x10c>)
 800a332:	f7fe fef3 	bl	800911c <__assert_func>
 800a336:	2301      	movs	r3, #1
 800a338:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800a33c:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a340:	bfa4      	itt	ge
 800a342:	463b      	movge	r3, r7
 800a344:	4627      	movge	r7, r4
 800a346:	4630      	mov	r0, r6
 800a348:	6879      	ldr	r1, [r7, #4]
 800a34a:	bfa6      	itte	ge
 800a34c:	461c      	movge	r4, r3
 800a34e:	2500      	movge	r5, #0
 800a350:	2501      	movlt	r5, #1
 800a352:	f7ff fd3f 	bl	8009dd4 <_Balloc>
 800a356:	b920      	cbnz	r0, 800a362 <__mdiff+0x5a>
 800a358:	4b2d      	ldr	r3, [pc, #180]	; (800a410 <__mdiff+0x108>)
 800a35a:	4602      	mov	r2, r0
 800a35c:	f44f 7110 	mov.w	r1, #576	; 0x240
 800a360:	e7e6      	b.n	800a330 <__mdiff+0x28>
 800a362:	693e      	ldr	r6, [r7, #16]
 800a364:	60c5      	str	r5, [r0, #12]
 800a366:	6925      	ldr	r5, [r4, #16]
 800a368:	f107 0114 	add.w	r1, r7, #20
 800a36c:	f104 0914 	add.w	r9, r4, #20
 800a370:	f100 0e14 	add.w	lr, r0, #20
 800a374:	f107 0210 	add.w	r2, r7, #16
 800a378:	eb01 0c86 	add.w	ip, r1, r6, lsl #2
 800a37c:	eb09 0585 	add.w	r5, r9, r5, lsl #2
 800a380:	46f2      	mov	sl, lr
 800a382:	2700      	movs	r7, #0
 800a384:	f859 3b04 	ldr.w	r3, [r9], #4
 800a388:	f852 bf04 	ldr.w	fp, [r2, #4]!
 800a38c:	fa1f f883 	uxth.w	r8, r3
 800a390:	fa17 f78b 	uxtah	r7, r7, fp
 800a394:	0c1b      	lsrs	r3, r3, #16
 800a396:	eba7 0808 	sub.w	r8, r7, r8
 800a39a:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 800a39e:	eb03 4328 	add.w	r3, r3, r8, asr #16
 800a3a2:	fa1f f888 	uxth.w	r8, r8
 800a3a6:	141f      	asrs	r7, r3, #16
 800a3a8:	454d      	cmp	r5, r9
 800a3aa:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 800a3ae:	f84a 3b04 	str.w	r3, [sl], #4
 800a3b2:	d8e7      	bhi.n	800a384 <__mdiff+0x7c>
 800a3b4:	1b2b      	subs	r3, r5, r4
 800a3b6:	3b15      	subs	r3, #21
 800a3b8:	f023 0303 	bic.w	r3, r3, #3
 800a3bc:	3304      	adds	r3, #4
 800a3be:	3415      	adds	r4, #21
 800a3c0:	42a5      	cmp	r5, r4
 800a3c2:	bf38      	it	cc
 800a3c4:	2304      	movcc	r3, #4
 800a3c6:	4419      	add	r1, r3
 800a3c8:	4473      	add	r3, lr
 800a3ca:	469e      	mov	lr, r3
 800a3cc:	460d      	mov	r5, r1
 800a3ce:	4565      	cmp	r5, ip
 800a3d0:	d30e      	bcc.n	800a3f0 <__mdiff+0xe8>
 800a3d2:	f10c 0203 	add.w	r2, ip, #3
 800a3d6:	1a52      	subs	r2, r2, r1
 800a3d8:	f022 0203 	bic.w	r2, r2, #3
 800a3dc:	3903      	subs	r1, #3
 800a3de:	458c      	cmp	ip, r1
 800a3e0:	bf38      	it	cc
 800a3e2:	2200      	movcc	r2, #0
 800a3e4:	441a      	add	r2, r3
 800a3e6:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 800a3ea:	b17b      	cbz	r3, 800a40c <__mdiff+0x104>
 800a3ec:	6106      	str	r6, [r0, #16]
 800a3ee:	e7a5      	b.n	800a33c <__mdiff+0x34>
 800a3f0:	f855 8b04 	ldr.w	r8, [r5], #4
 800a3f4:	fa17 f488 	uxtah	r4, r7, r8
 800a3f8:	1422      	asrs	r2, r4, #16
 800a3fa:	eb02 4218 	add.w	r2, r2, r8, lsr #16
 800a3fe:	b2a4      	uxth	r4, r4
 800a400:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 800a404:	f84e 4b04 	str.w	r4, [lr], #4
 800a408:	1417      	asrs	r7, r2, #16
 800a40a:	e7e0      	b.n	800a3ce <__mdiff+0xc6>
 800a40c:	3e01      	subs	r6, #1
 800a40e:	e7ea      	b.n	800a3e6 <__mdiff+0xde>
 800a410:	0800b0d7 	.word	0x0800b0d7
 800a414:	0800b0e8 	.word	0x0800b0e8

0800a418 <__d2b>:
 800a418:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800a41c:	4689      	mov	r9, r1
 800a41e:	2101      	movs	r1, #1
 800a420:	ec57 6b10 	vmov	r6, r7, d0
 800a424:	4690      	mov	r8, r2
 800a426:	f7ff fcd5 	bl	8009dd4 <_Balloc>
 800a42a:	4604      	mov	r4, r0
 800a42c:	b930      	cbnz	r0, 800a43c <__d2b+0x24>
 800a42e:	4602      	mov	r2, r0
 800a430:	4b25      	ldr	r3, [pc, #148]	; (800a4c8 <__d2b+0xb0>)
 800a432:	4826      	ldr	r0, [pc, #152]	; (800a4cc <__d2b+0xb4>)
 800a434:	f240 310a 	movw	r1, #778	; 0x30a
 800a438:	f7fe fe70 	bl	800911c <__assert_func>
 800a43c:	f3c7 550a 	ubfx	r5, r7, #20, #11
 800a440:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800a444:	bb35      	cbnz	r5, 800a494 <__d2b+0x7c>
 800a446:	2e00      	cmp	r6, #0
 800a448:	9301      	str	r3, [sp, #4]
 800a44a:	d028      	beq.n	800a49e <__d2b+0x86>
 800a44c:	4668      	mov	r0, sp
 800a44e:	9600      	str	r6, [sp, #0]
 800a450:	f7ff fd8c 	bl	8009f6c <__lo0bits>
 800a454:	9900      	ldr	r1, [sp, #0]
 800a456:	b300      	cbz	r0, 800a49a <__d2b+0x82>
 800a458:	9a01      	ldr	r2, [sp, #4]
 800a45a:	f1c0 0320 	rsb	r3, r0, #32
 800a45e:	fa02 f303 	lsl.w	r3, r2, r3
 800a462:	430b      	orrs	r3, r1
 800a464:	40c2      	lsrs	r2, r0
 800a466:	6163      	str	r3, [r4, #20]
 800a468:	9201      	str	r2, [sp, #4]
 800a46a:	9b01      	ldr	r3, [sp, #4]
 800a46c:	61a3      	str	r3, [r4, #24]
 800a46e:	2b00      	cmp	r3, #0
 800a470:	bf14      	ite	ne
 800a472:	2202      	movne	r2, #2
 800a474:	2201      	moveq	r2, #1
 800a476:	6122      	str	r2, [r4, #16]
 800a478:	b1d5      	cbz	r5, 800a4b0 <__d2b+0x98>
 800a47a:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 800a47e:	4405      	add	r5, r0
 800a480:	f8c9 5000 	str.w	r5, [r9]
 800a484:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800a488:	f8c8 0000 	str.w	r0, [r8]
 800a48c:	4620      	mov	r0, r4
 800a48e:	b003      	add	sp, #12
 800a490:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800a494:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800a498:	e7d5      	b.n	800a446 <__d2b+0x2e>
 800a49a:	6161      	str	r1, [r4, #20]
 800a49c:	e7e5      	b.n	800a46a <__d2b+0x52>
 800a49e:	a801      	add	r0, sp, #4
 800a4a0:	f7ff fd64 	bl	8009f6c <__lo0bits>
 800a4a4:	9b01      	ldr	r3, [sp, #4]
 800a4a6:	6163      	str	r3, [r4, #20]
 800a4a8:	2201      	movs	r2, #1
 800a4aa:	6122      	str	r2, [r4, #16]
 800a4ac:	3020      	adds	r0, #32
 800a4ae:	e7e3      	b.n	800a478 <__d2b+0x60>
 800a4b0:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800a4b4:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800a4b8:	f8c9 0000 	str.w	r0, [r9]
 800a4bc:	6918      	ldr	r0, [r3, #16]
 800a4be:	f7ff fd35 	bl	8009f2c <__hi0bits>
 800a4c2:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800a4c6:	e7df      	b.n	800a488 <__d2b+0x70>
 800a4c8:	0800b0d7 	.word	0x0800b0d7
 800a4cc:	0800b0e8 	.word	0x0800b0e8

0800a4d0 <_calloc_r>:
 800a4d0:	b513      	push	{r0, r1, r4, lr}
 800a4d2:	434a      	muls	r2, r1
 800a4d4:	4611      	mov	r1, r2
 800a4d6:	9201      	str	r2, [sp, #4]
 800a4d8:	f7fe f972 	bl	80087c0 <_malloc_r>
 800a4dc:	4604      	mov	r4, r0
 800a4de:	b118      	cbz	r0, 800a4e8 <_calloc_r+0x18>
 800a4e0:	9a01      	ldr	r2, [sp, #4]
 800a4e2:	2100      	movs	r1, #0
 800a4e4:	f7fe f914 	bl	8008710 <memset>
 800a4e8:	4620      	mov	r0, r4
 800a4ea:	b002      	add	sp, #8
 800a4ec:	bd10      	pop	{r4, pc}

0800a4ee <__sfputc_r>:
 800a4ee:	6893      	ldr	r3, [r2, #8]
 800a4f0:	3b01      	subs	r3, #1
 800a4f2:	2b00      	cmp	r3, #0
 800a4f4:	b410      	push	{r4}
 800a4f6:	6093      	str	r3, [r2, #8]
 800a4f8:	da08      	bge.n	800a50c <__sfputc_r+0x1e>
 800a4fa:	6994      	ldr	r4, [r2, #24]
 800a4fc:	42a3      	cmp	r3, r4
 800a4fe:	db01      	blt.n	800a504 <__sfputc_r+0x16>
 800a500:	290a      	cmp	r1, #10
 800a502:	d103      	bne.n	800a50c <__sfputc_r+0x1e>
 800a504:	f85d 4b04 	ldr.w	r4, [sp], #4
 800a508:	f000 b94a 	b.w	800a7a0 <__swbuf_r>
 800a50c:	6813      	ldr	r3, [r2, #0]
 800a50e:	1c58      	adds	r0, r3, #1
 800a510:	6010      	str	r0, [r2, #0]
 800a512:	7019      	strb	r1, [r3, #0]
 800a514:	4608      	mov	r0, r1
 800a516:	f85d 4b04 	ldr.w	r4, [sp], #4
 800a51a:	4770      	bx	lr

0800a51c <__sfputs_r>:
 800a51c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a51e:	4606      	mov	r6, r0
 800a520:	460f      	mov	r7, r1
 800a522:	4614      	mov	r4, r2
 800a524:	18d5      	adds	r5, r2, r3
 800a526:	42ac      	cmp	r4, r5
 800a528:	d101      	bne.n	800a52e <__sfputs_r+0x12>
 800a52a:	2000      	movs	r0, #0
 800a52c:	e007      	b.n	800a53e <__sfputs_r+0x22>
 800a52e:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a532:	463a      	mov	r2, r7
 800a534:	4630      	mov	r0, r6
 800a536:	f7ff ffda 	bl	800a4ee <__sfputc_r>
 800a53a:	1c43      	adds	r3, r0, #1
 800a53c:	d1f3      	bne.n	800a526 <__sfputs_r+0xa>
 800a53e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800a540 <_vfiprintf_r>:
 800a540:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a544:	460d      	mov	r5, r1
 800a546:	b09d      	sub	sp, #116	; 0x74
 800a548:	4614      	mov	r4, r2
 800a54a:	4698      	mov	r8, r3
 800a54c:	4606      	mov	r6, r0
 800a54e:	b118      	cbz	r0, 800a558 <_vfiprintf_r+0x18>
 800a550:	6983      	ldr	r3, [r0, #24]
 800a552:	b90b      	cbnz	r3, 800a558 <_vfiprintf_r+0x18>
 800a554:	f000 fb06 	bl	800ab64 <__sinit>
 800a558:	4b89      	ldr	r3, [pc, #548]	; (800a780 <_vfiprintf_r+0x240>)
 800a55a:	429d      	cmp	r5, r3
 800a55c:	d11b      	bne.n	800a596 <_vfiprintf_r+0x56>
 800a55e:	6875      	ldr	r5, [r6, #4]
 800a560:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800a562:	07d9      	lsls	r1, r3, #31
 800a564:	d405      	bmi.n	800a572 <_vfiprintf_r+0x32>
 800a566:	89ab      	ldrh	r3, [r5, #12]
 800a568:	059a      	lsls	r2, r3, #22
 800a56a:	d402      	bmi.n	800a572 <_vfiprintf_r+0x32>
 800a56c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800a56e:	f000 fb97 	bl	800aca0 <__retarget_lock_acquire_recursive>
 800a572:	89ab      	ldrh	r3, [r5, #12]
 800a574:	071b      	lsls	r3, r3, #28
 800a576:	d501      	bpl.n	800a57c <_vfiprintf_r+0x3c>
 800a578:	692b      	ldr	r3, [r5, #16]
 800a57a:	b9eb      	cbnz	r3, 800a5b8 <_vfiprintf_r+0x78>
 800a57c:	4629      	mov	r1, r5
 800a57e:	4630      	mov	r0, r6
 800a580:	f000 f960 	bl	800a844 <__swsetup_r>
 800a584:	b1c0      	cbz	r0, 800a5b8 <_vfiprintf_r+0x78>
 800a586:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800a588:	07dc      	lsls	r4, r3, #31
 800a58a:	d50e      	bpl.n	800a5aa <_vfiprintf_r+0x6a>
 800a58c:	f04f 30ff 	mov.w	r0, #4294967295
 800a590:	b01d      	add	sp, #116	; 0x74
 800a592:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a596:	4b7b      	ldr	r3, [pc, #492]	; (800a784 <_vfiprintf_r+0x244>)
 800a598:	429d      	cmp	r5, r3
 800a59a:	d101      	bne.n	800a5a0 <_vfiprintf_r+0x60>
 800a59c:	68b5      	ldr	r5, [r6, #8]
 800a59e:	e7df      	b.n	800a560 <_vfiprintf_r+0x20>
 800a5a0:	4b79      	ldr	r3, [pc, #484]	; (800a788 <_vfiprintf_r+0x248>)
 800a5a2:	429d      	cmp	r5, r3
 800a5a4:	bf08      	it	eq
 800a5a6:	68f5      	ldreq	r5, [r6, #12]
 800a5a8:	e7da      	b.n	800a560 <_vfiprintf_r+0x20>
 800a5aa:	89ab      	ldrh	r3, [r5, #12]
 800a5ac:	0598      	lsls	r0, r3, #22
 800a5ae:	d4ed      	bmi.n	800a58c <_vfiprintf_r+0x4c>
 800a5b0:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800a5b2:	f000 fb76 	bl	800aca2 <__retarget_lock_release_recursive>
 800a5b6:	e7e9      	b.n	800a58c <_vfiprintf_r+0x4c>
 800a5b8:	2300      	movs	r3, #0
 800a5ba:	9309      	str	r3, [sp, #36]	; 0x24
 800a5bc:	2320      	movs	r3, #32
 800a5be:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800a5c2:	f8cd 800c 	str.w	r8, [sp, #12]
 800a5c6:	2330      	movs	r3, #48	; 0x30
 800a5c8:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 800a78c <_vfiprintf_r+0x24c>
 800a5cc:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800a5d0:	f04f 0901 	mov.w	r9, #1
 800a5d4:	4623      	mov	r3, r4
 800a5d6:	469a      	mov	sl, r3
 800a5d8:	f813 2b01 	ldrb.w	r2, [r3], #1
 800a5dc:	b10a      	cbz	r2, 800a5e2 <_vfiprintf_r+0xa2>
 800a5de:	2a25      	cmp	r2, #37	; 0x25
 800a5e0:	d1f9      	bne.n	800a5d6 <_vfiprintf_r+0x96>
 800a5e2:	ebba 0b04 	subs.w	fp, sl, r4
 800a5e6:	d00b      	beq.n	800a600 <_vfiprintf_r+0xc0>
 800a5e8:	465b      	mov	r3, fp
 800a5ea:	4622      	mov	r2, r4
 800a5ec:	4629      	mov	r1, r5
 800a5ee:	4630      	mov	r0, r6
 800a5f0:	f7ff ff94 	bl	800a51c <__sfputs_r>
 800a5f4:	3001      	adds	r0, #1
 800a5f6:	f000 80aa 	beq.w	800a74e <_vfiprintf_r+0x20e>
 800a5fa:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800a5fc:	445a      	add	r2, fp
 800a5fe:	9209      	str	r2, [sp, #36]	; 0x24
 800a600:	f89a 3000 	ldrb.w	r3, [sl]
 800a604:	2b00      	cmp	r3, #0
 800a606:	f000 80a2 	beq.w	800a74e <_vfiprintf_r+0x20e>
 800a60a:	2300      	movs	r3, #0
 800a60c:	f04f 32ff 	mov.w	r2, #4294967295
 800a610:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800a614:	f10a 0a01 	add.w	sl, sl, #1
 800a618:	9304      	str	r3, [sp, #16]
 800a61a:	9307      	str	r3, [sp, #28]
 800a61c:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800a620:	931a      	str	r3, [sp, #104]	; 0x68
 800a622:	4654      	mov	r4, sl
 800a624:	2205      	movs	r2, #5
 800a626:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a62a:	4858      	ldr	r0, [pc, #352]	; (800a78c <_vfiprintf_r+0x24c>)
 800a62c:	f7f5 fe10 	bl	8000250 <memchr>
 800a630:	9a04      	ldr	r2, [sp, #16]
 800a632:	b9d8      	cbnz	r0, 800a66c <_vfiprintf_r+0x12c>
 800a634:	06d1      	lsls	r1, r2, #27
 800a636:	bf44      	itt	mi
 800a638:	2320      	movmi	r3, #32
 800a63a:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800a63e:	0713      	lsls	r3, r2, #28
 800a640:	bf44      	itt	mi
 800a642:	232b      	movmi	r3, #43	; 0x2b
 800a644:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800a648:	f89a 3000 	ldrb.w	r3, [sl]
 800a64c:	2b2a      	cmp	r3, #42	; 0x2a
 800a64e:	d015      	beq.n	800a67c <_vfiprintf_r+0x13c>
 800a650:	9a07      	ldr	r2, [sp, #28]
 800a652:	4654      	mov	r4, sl
 800a654:	2000      	movs	r0, #0
 800a656:	f04f 0c0a 	mov.w	ip, #10
 800a65a:	4621      	mov	r1, r4
 800a65c:	f811 3b01 	ldrb.w	r3, [r1], #1
 800a660:	3b30      	subs	r3, #48	; 0x30
 800a662:	2b09      	cmp	r3, #9
 800a664:	d94e      	bls.n	800a704 <_vfiprintf_r+0x1c4>
 800a666:	b1b0      	cbz	r0, 800a696 <_vfiprintf_r+0x156>
 800a668:	9207      	str	r2, [sp, #28]
 800a66a:	e014      	b.n	800a696 <_vfiprintf_r+0x156>
 800a66c:	eba0 0308 	sub.w	r3, r0, r8
 800a670:	fa09 f303 	lsl.w	r3, r9, r3
 800a674:	4313      	orrs	r3, r2
 800a676:	9304      	str	r3, [sp, #16]
 800a678:	46a2      	mov	sl, r4
 800a67a:	e7d2      	b.n	800a622 <_vfiprintf_r+0xe2>
 800a67c:	9b03      	ldr	r3, [sp, #12]
 800a67e:	1d19      	adds	r1, r3, #4
 800a680:	681b      	ldr	r3, [r3, #0]
 800a682:	9103      	str	r1, [sp, #12]
 800a684:	2b00      	cmp	r3, #0
 800a686:	bfbb      	ittet	lt
 800a688:	425b      	neglt	r3, r3
 800a68a:	f042 0202 	orrlt.w	r2, r2, #2
 800a68e:	9307      	strge	r3, [sp, #28]
 800a690:	9307      	strlt	r3, [sp, #28]
 800a692:	bfb8      	it	lt
 800a694:	9204      	strlt	r2, [sp, #16]
 800a696:	7823      	ldrb	r3, [r4, #0]
 800a698:	2b2e      	cmp	r3, #46	; 0x2e
 800a69a:	d10c      	bne.n	800a6b6 <_vfiprintf_r+0x176>
 800a69c:	7863      	ldrb	r3, [r4, #1]
 800a69e:	2b2a      	cmp	r3, #42	; 0x2a
 800a6a0:	d135      	bne.n	800a70e <_vfiprintf_r+0x1ce>
 800a6a2:	9b03      	ldr	r3, [sp, #12]
 800a6a4:	1d1a      	adds	r2, r3, #4
 800a6a6:	681b      	ldr	r3, [r3, #0]
 800a6a8:	9203      	str	r2, [sp, #12]
 800a6aa:	2b00      	cmp	r3, #0
 800a6ac:	bfb8      	it	lt
 800a6ae:	f04f 33ff 	movlt.w	r3, #4294967295
 800a6b2:	3402      	adds	r4, #2
 800a6b4:	9305      	str	r3, [sp, #20]
 800a6b6:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 800a79c <_vfiprintf_r+0x25c>
 800a6ba:	7821      	ldrb	r1, [r4, #0]
 800a6bc:	2203      	movs	r2, #3
 800a6be:	4650      	mov	r0, sl
 800a6c0:	f7f5 fdc6 	bl	8000250 <memchr>
 800a6c4:	b140      	cbz	r0, 800a6d8 <_vfiprintf_r+0x198>
 800a6c6:	2340      	movs	r3, #64	; 0x40
 800a6c8:	eba0 000a 	sub.w	r0, r0, sl
 800a6cc:	fa03 f000 	lsl.w	r0, r3, r0
 800a6d0:	9b04      	ldr	r3, [sp, #16]
 800a6d2:	4303      	orrs	r3, r0
 800a6d4:	3401      	adds	r4, #1
 800a6d6:	9304      	str	r3, [sp, #16]
 800a6d8:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a6dc:	482c      	ldr	r0, [pc, #176]	; (800a790 <_vfiprintf_r+0x250>)
 800a6de:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800a6e2:	2206      	movs	r2, #6
 800a6e4:	f7f5 fdb4 	bl	8000250 <memchr>
 800a6e8:	2800      	cmp	r0, #0
 800a6ea:	d03f      	beq.n	800a76c <_vfiprintf_r+0x22c>
 800a6ec:	4b29      	ldr	r3, [pc, #164]	; (800a794 <_vfiprintf_r+0x254>)
 800a6ee:	bb1b      	cbnz	r3, 800a738 <_vfiprintf_r+0x1f8>
 800a6f0:	9b03      	ldr	r3, [sp, #12]
 800a6f2:	3307      	adds	r3, #7
 800a6f4:	f023 0307 	bic.w	r3, r3, #7
 800a6f8:	3308      	adds	r3, #8
 800a6fa:	9303      	str	r3, [sp, #12]
 800a6fc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a6fe:	443b      	add	r3, r7
 800a700:	9309      	str	r3, [sp, #36]	; 0x24
 800a702:	e767      	b.n	800a5d4 <_vfiprintf_r+0x94>
 800a704:	fb0c 3202 	mla	r2, ip, r2, r3
 800a708:	460c      	mov	r4, r1
 800a70a:	2001      	movs	r0, #1
 800a70c:	e7a5      	b.n	800a65a <_vfiprintf_r+0x11a>
 800a70e:	2300      	movs	r3, #0
 800a710:	3401      	adds	r4, #1
 800a712:	9305      	str	r3, [sp, #20]
 800a714:	4619      	mov	r1, r3
 800a716:	f04f 0c0a 	mov.w	ip, #10
 800a71a:	4620      	mov	r0, r4
 800a71c:	f810 2b01 	ldrb.w	r2, [r0], #1
 800a720:	3a30      	subs	r2, #48	; 0x30
 800a722:	2a09      	cmp	r2, #9
 800a724:	d903      	bls.n	800a72e <_vfiprintf_r+0x1ee>
 800a726:	2b00      	cmp	r3, #0
 800a728:	d0c5      	beq.n	800a6b6 <_vfiprintf_r+0x176>
 800a72a:	9105      	str	r1, [sp, #20]
 800a72c:	e7c3      	b.n	800a6b6 <_vfiprintf_r+0x176>
 800a72e:	fb0c 2101 	mla	r1, ip, r1, r2
 800a732:	4604      	mov	r4, r0
 800a734:	2301      	movs	r3, #1
 800a736:	e7f0      	b.n	800a71a <_vfiprintf_r+0x1da>
 800a738:	ab03      	add	r3, sp, #12
 800a73a:	9300      	str	r3, [sp, #0]
 800a73c:	462a      	mov	r2, r5
 800a73e:	4b16      	ldr	r3, [pc, #88]	; (800a798 <_vfiprintf_r+0x258>)
 800a740:	a904      	add	r1, sp, #16
 800a742:	4630      	mov	r0, r6
 800a744:	f7fe f928 	bl	8008998 <_printf_float>
 800a748:	4607      	mov	r7, r0
 800a74a:	1c78      	adds	r0, r7, #1
 800a74c:	d1d6      	bne.n	800a6fc <_vfiprintf_r+0x1bc>
 800a74e:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800a750:	07d9      	lsls	r1, r3, #31
 800a752:	d405      	bmi.n	800a760 <_vfiprintf_r+0x220>
 800a754:	89ab      	ldrh	r3, [r5, #12]
 800a756:	059a      	lsls	r2, r3, #22
 800a758:	d402      	bmi.n	800a760 <_vfiprintf_r+0x220>
 800a75a:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800a75c:	f000 faa1 	bl	800aca2 <__retarget_lock_release_recursive>
 800a760:	89ab      	ldrh	r3, [r5, #12]
 800a762:	065b      	lsls	r3, r3, #25
 800a764:	f53f af12 	bmi.w	800a58c <_vfiprintf_r+0x4c>
 800a768:	9809      	ldr	r0, [sp, #36]	; 0x24
 800a76a:	e711      	b.n	800a590 <_vfiprintf_r+0x50>
 800a76c:	ab03      	add	r3, sp, #12
 800a76e:	9300      	str	r3, [sp, #0]
 800a770:	462a      	mov	r2, r5
 800a772:	4b09      	ldr	r3, [pc, #36]	; (800a798 <_vfiprintf_r+0x258>)
 800a774:	a904      	add	r1, sp, #16
 800a776:	4630      	mov	r0, r6
 800a778:	f7fe fb9a 	bl	8008eb0 <_printf_i>
 800a77c:	e7e4      	b.n	800a748 <_vfiprintf_r+0x208>
 800a77e:	bf00      	nop
 800a780:	0800b278 	.word	0x0800b278
 800a784:	0800b298 	.word	0x0800b298
 800a788:	0800b258 	.word	0x0800b258
 800a78c:	0800b244 	.word	0x0800b244
 800a790:	0800b24e 	.word	0x0800b24e
 800a794:	08008999 	.word	0x08008999
 800a798:	0800a51d 	.word	0x0800a51d
 800a79c:	0800b24a 	.word	0x0800b24a

0800a7a0 <__swbuf_r>:
 800a7a0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a7a2:	460e      	mov	r6, r1
 800a7a4:	4614      	mov	r4, r2
 800a7a6:	4605      	mov	r5, r0
 800a7a8:	b118      	cbz	r0, 800a7b2 <__swbuf_r+0x12>
 800a7aa:	6983      	ldr	r3, [r0, #24]
 800a7ac:	b90b      	cbnz	r3, 800a7b2 <__swbuf_r+0x12>
 800a7ae:	f000 f9d9 	bl	800ab64 <__sinit>
 800a7b2:	4b21      	ldr	r3, [pc, #132]	; (800a838 <__swbuf_r+0x98>)
 800a7b4:	429c      	cmp	r4, r3
 800a7b6:	d12b      	bne.n	800a810 <__swbuf_r+0x70>
 800a7b8:	686c      	ldr	r4, [r5, #4]
 800a7ba:	69a3      	ldr	r3, [r4, #24]
 800a7bc:	60a3      	str	r3, [r4, #8]
 800a7be:	89a3      	ldrh	r3, [r4, #12]
 800a7c0:	071a      	lsls	r2, r3, #28
 800a7c2:	d52f      	bpl.n	800a824 <__swbuf_r+0x84>
 800a7c4:	6923      	ldr	r3, [r4, #16]
 800a7c6:	b36b      	cbz	r3, 800a824 <__swbuf_r+0x84>
 800a7c8:	6923      	ldr	r3, [r4, #16]
 800a7ca:	6820      	ldr	r0, [r4, #0]
 800a7cc:	1ac0      	subs	r0, r0, r3
 800a7ce:	6963      	ldr	r3, [r4, #20]
 800a7d0:	b2f6      	uxtb	r6, r6
 800a7d2:	4283      	cmp	r3, r0
 800a7d4:	4637      	mov	r7, r6
 800a7d6:	dc04      	bgt.n	800a7e2 <__swbuf_r+0x42>
 800a7d8:	4621      	mov	r1, r4
 800a7da:	4628      	mov	r0, r5
 800a7dc:	f000 f92e 	bl	800aa3c <_fflush_r>
 800a7e0:	bb30      	cbnz	r0, 800a830 <__swbuf_r+0x90>
 800a7e2:	68a3      	ldr	r3, [r4, #8]
 800a7e4:	3b01      	subs	r3, #1
 800a7e6:	60a3      	str	r3, [r4, #8]
 800a7e8:	6823      	ldr	r3, [r4, #0]
 800a7ea:	1c5a      	adds	r2, r3, #1
 800a7ec:	6022      	str	r2, [r4, #0]
 800a7ee:	701e      	strb	r6, [r3, #0]
 800a7f0:	6963      	ldr	r3, [r4, #20]
 800a7f2:	3001      	adds	r0, #1
 800a7f4:	4283      	cmp	r3, r0
 800a7f6:	d004      	beq.n	800a802 <__swbuf_r+0x62>
 800a7f8:	89a3      	ldrh	r3, [r4, #12]
 800a7fa:	07db      	lsls	r3, r3, #31
 800a7fc:	d506      	bpl.n	800a80c <__swbuf_r+0x6c>
 800a7fe:	2e0a      	cmp	r6, #10
 800a800:	d104      	bne.n	800a80c <__swbuf_r+0x6c>
 800a802:	4621      	mov	r1, r4
 800a804:	4628      	mov	r0, r5
 800a806:	f000 f919 	bl	800aa3c <_fflush_r>
 800a80a:	b988      	cbnz	r0, 800a830 <__swbuf_r+0x90>
 800a80c:	4638      	mov	r0, r7
 800a80e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800a810:	4b0a      	ldr	r3, [pc, #40]	; (800a83c <__swbuf_r+0x9c>)
 800a812:	429c      	cmp	r4, r3
 800a814:	d101      	bne.n	800a81a <__swbuf_r+0x7a>
 800a816:	68ac      	ldr	r4, [r5, #8]
 800a818:	e7cf      	b.n	800a7ba <__swbuf_r+0x1a>
 800a81a:	4b09      	ldr	r3, [pc, #36]	; (800a840 <__swbuf_r+0xa0>)
 800a81c:	429c      	cmp	r4, r3
 800a81e:	bf08      	it	eq
 800a820:	68ec      	ldreq	r4, [r5, #12]
 800a822:	e7ca      	b.n	800a7ba <__swbuf_r+0x1a>
 800a824:	4621      	mov	r1, r4
 800a826:	4628      	mov	r0, r5
 800a828:	f000 f80c 	bl	800a844 <__swsetup_r>
 800a82c:	2800      	cmp	r0, #0
 800a82e:	d0cb      	beq.n	800a7c8 <__swbuf_r+0x28>
 800a830:	f04f 37ff 	mov.w	r7, #4294967295
 800a834:	e7ea      	b.n	800a80c <__swbuf_r+0x6c>
 800a836:	bf00      	nop
 800a838:	0800b278 	.word	0x0800b278
 800a83c:	0800b298 	.word	0x0800b298
 800a840:	0800b258 	.word	0x0800b258

0800a844 <__swsetup_r>:
 800a844:	4b32      	ldr	r3, [pc, #200]	; (800a910 <__swsetup_r+0xcc>)
 800a846:	b570      	push	{r4, r5, r6, lr}
 800a848:	681d      	ldr	r5, [r3, #0]
 800a84a:	4606      	mov	r6, r0
 800a84c:	460c      	mov	r4, r1
 800a84e:	b125      	cbz	r5, 800a85a <__swsetup_r+0x16>
 800a850:	69ab      	ldr	r3, [r5, #24]
 800a852:	b913      	cbnz	r3, 800a85a <__swsetup_r+0x16>
 800a854:	4628      	mov	r0, r5
 800a856:	f000 f985 	bl	800ab64 <__sinit>
 800a85a:	4b2e      	ldr	r3, [pc, #184]	; (800a914 <__swsetup_r+0xd0>)
 800a85c:	429c      	cmp	r4, r3
 800a85e:	d10f      	bne.n	800a880 <__swsetup_r+0x3c>
 800a860:	686c      	ldr	r4, [r5, #4]
 800a862:	89a3      	ldrh	r3, [r4, #12]
 800a864:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800a868:	0719      	lsls	r1, r3, #28
 800a86a:	d42c      	bmi.n	800a8c6 <__swsetup_r+0x82>
 800a86c:	06dd      	lsls	r5, r3, #27
 800a86e:	d411      	bmi.n	800a894 <__swsetup_r+0x50>
 800a870:	2309      	movs	r3, #9
 800a872:	6033      	str	r3, [r6, #0]
 800a874:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800a878:	81a3      	strh	r3, [r4, #12]
 800a87a:	f04f 30ff 	mov.w	r0, #4294967295
 800a87e:	e03e      	b.n	800a8fe <__swsetup_r+0xba>
 800a880:	4b25      	ldr	r3, [pc, #148]	; (800a918 <__swsetup_r+0xd4>)
 800a882:	429c      	cmp	r4, r3
 800a884:	d101      	bne.n	800a88a <__swsetup_r+0x46>
 800a886:	68ac      	ldr	r4, [r5, #8]
 800a888:	e7eb      	b.n	800a862 <__swsetup_r+0x1e>
 800a88a:	4b24      	ldr	r3, [pc, #144]	; (800a91c <__swsetup_r+0xd8>)
 800a88c:	429c      	cmp	r4, r3
 800a88e:	bf08      	it	eq
 800a890:	68ec      	ldreq	r4, [r5, #12]
 800a892:	e7e6      	b.n	800a862 <__swsetup_r+0x1e>
 800a894:	0758      	lsls	r0, r3, #29
 800a896:	d512      	bpl.n	800a8be <__swsetup_r+0x7a>
 800a898:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800a89a:	b141      	cbz	r1, 800a8ae <__swsetup_r+0x6a>
 800a89c:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800a8a0:	4299      	cmp	r1, r3
 800a8a2:	d002      	beq.n	800a8aa <__swsetup_r+0x66>
 800a8a4:	4630      	mov	r0, r6
 800a8a6:	f7fd ff3b 	bl	8008720 <_free_r>
 800a8aa:	2300      	movs	r3, #0
 800a8ac:	6363      	str	r3, [r4, #52]	; 0x34
 800a8ae:	89a3      	ldrh	r3, [r4, #12]
 800a8b0:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800a8b4:	81a3      	strh	r3, [r4, #12]
 800a8b6:	2300      	movs	r3, #0
 800a8b8:	6063      	str	r3, [r4, #4]
 800a8ba:	6923      	ldr	r3, [r4, #16]
 800a8bc:	6023      	str	r3, [r4, #0]
 800a8be:	89a3      	ldrh	r3, [r4, #12]
 800a8c0:	f043 0308 	orr.w	r3, r3, #8
 800a8c4:	81a3      	strh	r3, [r4, #12]
 800a8c6:	6923      	ldr	r3, [r4, #16]
 800a8c8:	b94b      	cbnz	r3, 800a8de <__swsetup_r+0x9a>
 800a8ca:	89a3      	ldrh	r3, [r4, #12]
 800a8cc:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800a8d0:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800a8d4:	d003      	beq.n	800a8de <__swsetup_r+0x9a>
 800a8d6:	4621      	mov	r1, r4
 800a8d8:	4630      	mov	r0, r6
 800a8da:	f000 fa07 	bl	800acec <__smakebuf_r>
 800a8de:	89a0      	ldrh	r0, [r4, #12]
 800a8e0:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800a8e4:	f010 0301 	ands.w	r3, r0, #1
 800a8e8:	d00a      	beq.n	800a900 <__swsetup_r+0xbc>
 800a8ea:	2300      	movs	r3, #0
 800a8ec:	60a3      	str	r3, [r4, #8]
 800a8ee:	6963      	ldr	r3, [r4, #20]
 800a8f0:	425b      	negs	r3, r3
 800a8f2:	61a3      	str	r3, [r4, #24]
 800a8f4:	6923      	ldr	r3, [r4, #16]
 800a8f6:	b943      	cbnz	r3, 800a90a <__swsetup_r+0xc6>
 800a8f8:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800a8fc:	d1ba      	bne.n	800a874 <__swsetup_r+0x30>
 800a8fe:	bd70      	pop	{r4, r5, r6, pc}
 800a900:	0781      	lsls	r1, r0, #30
 800a902:	bf58      	it	pl
 800a904:	6963      	ldrpl	r3, [r4, #20]
 800a906:	60a3      	str	r3, [r4, #8]
 800a908:	e7f4      	b.n	800a8f4 <__swsetup_r+0xb0>
 800a90a:	2000      	movs	r0, #0
 800a90c:	e7f7      	b.n	800a8fe <__swsetup_r+0xba>
 800a90e:	bf00      	nop
 800a910:	20000068 	.word	0x20000068
 800a914:	0800b278 	.word	0x0800b278
 800a918:	0800b298 	.word	0x0800b298
 800a91c:	0800b258 	.word	0x0800b258

0800a920 <abort>:
 800a920:	b508      	push	{r3, lr}
 800a922:	2006      	movs	r0, #6
 800a924:	f000 fa5c 	bl	800ade0 <raise>
 800a928:	2001      	movs	r0, #1
 800a92a:	f7f7 fba9 	bl	8002080 <_exit>
	...

0800a930 <__sflush_r>:
 800a930:	898a      	ldrh	r2, [r1, #12]
 800a932:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a936:	4605      	mov	r5, r0
 800a938:	0710      	lsls	r0, r2, #28
 800a93a:	460c      	mov	r4, r1
 800a93c:	d458      	bmi.n	800a9f0 <__sflush_r+0xc0>
 800a93e:	684b      	ldr	r3, [r1, #4]
 800a940:	2b00      	cmp	r3, #0
 800a942:	dc05      	bgt.n	800a950 <__sflush_r+0x20>
 800a944:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800a946:	2b00      	cmp	r3, #0
 800a948:	dc02      	bgt.n	800a950 <__sflush_r+0x20>
 800a94a:	2000      	movs	r0, #0
 800a94c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a950:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800a952:	2e00      	cmp	r6, #0
 800a954:	d0f9      	beq.n	800a94a <__sflush_r+0x1a>
 800a956:	2300      	movs	r3, #0
 800a958:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800a95c:	682f      	ldr	r7, [r5, #0]
 800a95e:	602b      	str	r3, [r5, #0]
 800a960:	d032      	beq.n	800a9c8 <__sflush_r+0x98>
 800a962:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800a964:	89a3      	ldrh	r3, [r4, #12]
 800a966:	075a      	lsls	r2, r3, #29
 800a968:	d505      	bpl.n	800a976 <__sflush_r+0x46>
 800a96a:	6863      	ldr	r3, [r4, #4]
 800a96c:	1ac0      	subs	r0, r0, r3
 800a96e:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800a970:	b10b      	cbz	r3, 800a976 <__sflush_r+0x46>
 800a972:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800a974:	1ac0      	subs	r0, r0, r3
 800a976:	2300      	movs	r3, #0
 800a978:	4602      	mov	r2, r0
 800a97a:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800a97c:	6a21      	ldr	r1, [r4, #32]
 800a97e:	4628      	mov	r0, r5
 800a980:	47b0      	blx	r6
 800a982:	1c43      	adds	r3, r0, #1
 800a984:	89a3      	ldrh	r3, [r4, #12]
 800a986:	d106      	bne.n	800a996 <__sflush_r+0x66>
 800a988:	6829      	ldr	r1, [r5, #0]
 800a98a:	291d      	cmp	r1, #29
 800a98c:	d82c      	bhi.n	800a9e8 <__sflush_r+0xb8>
 800a98e:	4a2a      	ldr	r2, [pc, #168]	; (800aa38 <__sflush_r+0x108>)
 800a990:	40ca      	lsrs	r2, r1
 800a992:	07d6      	lsls	r6, r2, #31
 800a994:	d528      	bpl.n	800a9e8 <__sflush_r+0xb8>
 800a996:	2200      	movs	r2, #0
 800a998:	6062      	str	r2, [r4, #4]
 800a99a:	04d9      	lsls	r1, r3, #19
 800a99c:	6922      	ldr	r2, [r4, #16]
 800a99e:	6022      	str	r2, [r4, #0]
 800a9a0:	d504      	bpl.n	800a9ac <__sflush_r+0x7c>
 800a9a2:	1c42      	adds	r2, r0, #1
 800a9a4:	d101      	bne.n	800a9aa <__sflush_r+0x7a>
 800a9a6:	682b      	ldr	r3, [r5, #0]
 800a9a8:	b903      	cbnz	r3, 800a9ac <__sflush_r+0x7c>
 800a9aa:	6560      	str	r0, [r4, #84]	; 0x54
 800a9ac:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800a9ae:	602f      	str	r7, [r5, #0]
 800a9b0:	2900      	cmp	r1, #0
 800a9b2:	d0ca      	beq.n	800a94a <__sflush_r+0x1a>
 800a9b4:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800a9b8:	4299      	cmp	r1, r3
 800a9ba:	d002      	beq.n	800a9c2 <__sflush_r+0x92>
 800a9bc:	4628      	mov	r0, r5
 800a9be:	f7fd feaf 	bl	8008720 <_free_r>
 800a9c2:	2000      	movs	r0, #0
 800a9c4:	6360      	str	r0, [r4, #52]	; 0x34
 800a9c6:	e7c1      	b.n	800a94c <__sflush_r+0x1c>
 800a9c8:	6a21      	ldr	r1, [r4, #32]
 800a9ca:	2301      	movs	r3, #1
 800a9cc:	4628      	mov	r0, r5
 800a9ce:	47b0      	blx	r6
 800a9d0:	1c41      	adds	r1, r0, #1
 800a9d2:	d1c7      	bne.n	800a964 <__sflush_r+0x34>
 800a9d4:	682b      	ldr	r3, [r5, #0]
 800a9d6:	2b00      	cmp	r3, #0
 800a9d8:	d0c4      	beq.n	800a964 <__sflush_r+0x34>
 800a9da:	2b1d      	cmp	r3, #29
 800a9dc:	d001      	beq.n	800a9e2 <__sflush_r+0xb2>
 800a9de:	2b16      	cmp	r3, #22
 800a9e0:	d101      	bne.n	800a9e6 <__sflush_r+0xb6>
 800a9e2:	602f      	str	r7, [r5, #0]
 800a9e4:	e7b1      	b.n	800a94a <__sflush_r+0x1a>
 800a9e6:	89a3      	ldrh	r3, [r4, #12]
 800a9e8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800a9ec:	81a3      	strh	r3, [r4, #12]
 800a9ee:	e7ad      	b.n	800a94c <__sflush_r+0x1c>
 800a9f0:	690f      	ldr	r7, [r1, #16]
 800a9f2:	2f00      	cmp	r7, #0
 800a9f4:	d0a9      	beq.n	800a94a <__sflush_r+0x1a>
 800a9f6:	0793      	lsls	r3, r2, #30
 800a9f8:	680e      	ldr	r6, [r1, #0]
 800a9fa:	bf08      	it	eq
 800a9fc:	694b      	ldreq	r3, [r1, #20]
 800a9fe:	600f      	str	r7, [r1, #0]
 800aa00:	bf18      	it	ne
 800aa02:	2300      	movne	r3, #0
 800aa04:	eba6 0807 	sub.w	r8, r6, r7
 800aa08:	608b      	str	r3, [r1, #8]
 800aa0a:	f1b8 0f00 	cmp.w	r8, #0
 800aa0e:	dd9c      	ble.n	800a94a <__sflush_r+0x1a>
 800aa10:	6a21      	ldr	r1, [r4, #32]
 800aa12:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800aa14:	4643      	mov	r3, r8
 800aa16:	463a      	mov	r2, r7
 800aa18:	4628      	mov	r0, r5
 800aa1a:	47b0      	blx	r6
 800aa1c:	2800      	cmp	r0, #0
 800aa1e:	dc06      	bgt.n	800aa2e <__sflush_r+0xfe>
 800aa20:	89a3      	ldrh	r3, [r4, #12]
 800aa22:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800aa26:	81a3      	strh	r3, [r4, #12]
 800aa28:	f04f 30ff 	mov.w	r0, #4294967295
 800aa2c:	e78e      	b.n	800a94c <__sflush_r+0x1c>
 800aa2e:	4407      	add	r7, r0
 800aa30:	eba8 0800 	sub.w	r8, r8, r0
 800aa34:	e7e9      	b.n	800aa0a <__sflush_r+0xda>
 800aa36:	bf00      	nop
 800aa38:	20400001 	.word	0x20400001

0800aa3c <_fflush_r>:
 800aa3c:	b538      	push	{r3, r4, r5, lr}
 800aa3e:	690b      	ldr	r3, [r1, #16]
 800aa40:	4605      	mov	r5, r0
 800aa42:	460c      	mov	r4, r1
 800aa44:	b913      	cbnz	r3, 800aa4c <_fflush_r+0x10>
 800aa46:	2500      	movs	r5, #0
 800aa48:	4628      	mov	r0, r5
 800aa4a:	bd38      	pop	{r3, r4, r5, pc}
 800aa4c:	b118      	cbz	r0, 800aa56 <_fflush_r+0x1a>
 800aa4e:	6983      	ldr	r3, [r0, #24]
 800aa50:	b90b      	cbnz	r3, 800aa56 <_fflush_r+0x1a>
 800aa52:	f000 f887 	bl	800ab64 <__sinit>
 800aa56:	4b14      	ldr	r3, [pc, #80]	; (800aaa8 <_fflush_r+0x6c>)
 800aa58:	429c      	cmp	r4, r3
 800aa5a:	d11b      	bne.n	800aa94 <_fflush_r+0x58>
 800aa5c:	686c      	ldr	r4, [r5, #4]
 800aa5e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800aa62:	2b00      	cmp	r3, #0
 800aa64:	d0ef      	beq.n	800aa46 <_fflush_r+0xa>
 800aa66:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800aa68:	07d0      	lsls	r0, r2, #31
 800aa6a:	d404      	bmi.n	800aa76 <_fflush_r+0x3a>
 800aa6c:	0599      	lsls	r1, r3, #22
 800aa6e:	d402      	bmi.n	800aa76 <_fflush_r+0x3a>
 800aa70:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800aa72:	f000 f915 	bl	800aca0 <__retarget_lock_acquire_recursive>
 800aa76:	4628      	mov	r0, r5
 800aa78:	4621      	mov	r1, r4
 800aa7a:	f7ff ff59 	bl	800a930 <__sflush_r>
 800aa7e:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800aa80:	07da      	lsls	r2, r3, #31
 800aa82:	4605      	mov	r5, r0
 800aa84:	d4e0      	bmi.n	800aa48 <_fflush_r+0xc>
 800aa86:	89a3      	ldrh	r3, [r4, #12]
 800aa88:	059b      	lsls	r3, r3, #22
 800aa8a:	d4dd      	bmi.n	800aa48 <_fflush_r+0xc>
 800aa8c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800aa8e:	f000 f908 	bl	800aca2 <__retarget_lock_release_recursive>
 800aa92:	e7d9      	b.n	800aa48 <_fflush_r+0xc>
 800aa94:	4b05      	ldr	r3, [pc, #20]	; (800aaac <_fflush_r+0x70>)
 800aa96:	429c      	cmp	r4, r3
 800aa98:	d101      	bne.n	800aa9e <_fflush_r+0x62>
 800aa9a:	68ac      	ldr	r4, [r5, #8]
 800aa9c:	e7df      	b.n	800aa5e <_fflush_r+0x22>
 800aa9e:	4b04      	ldr	r3, [pc, #16]	; (800aab0 <_fflush_r+0x74>)
 800aaa0:	429c      	cmp	r4, r3
 800aaa2:	bf08      	it	eq
 800aaa4:	68ec      	ldreq	r4, [r5, #12]
 800aaa6:	e7da      	b.n	800aa5e <_fflush_r+0x22>
 800aaa8:	0800b278 	.word	0x0800b278
 800aaac:	0800b298 	.word	0x0800b298
 800aab0:	0800b258 	.word	0x0800b258

0800aab4 <std>:
 800aab4:	2300      	movs	r3, #0
 800aab6:	b510      	push	{r4, lr}
 800aab8:	4604      	mov	r4, r0
 800aaba:	e9c0 3300 	strd	r3, r3, [r0]
 800aabe:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800aac2:	6083      	str	r3, [r0, #8]
 800aac4:	8181      	strh	r1, [r0, #12]
 800aac6:	6643      	str	r3, [r0, #100]	; 0x64
 800aac8:	81c2      	strh	r2, [r0, #14]
 800aaca:	6183      	str	r3, [r0, #24]
 800aacc:	4619      	mov	r1, r3
 800aace:	2208      	movs	r2, #8
 800aad0:	305c      	adds	r0, #92	; 0x5c
 800aad2:	f7fd fe1d 	bl	8008710 <memset>
 800aad6:	4b05      	ldr	r3, [pc, #20]	; (800aaec <std+0x38>)
 800aad8:	6263      	str	r3, [r4, #36]	; 0x24
 800aada:	4b05      	ldr	r3, [pc, #20]	; (800aaf0 <std+0x3c>)
 800aadc:	62a3      	str	r3, [r4, #40]	; 0x28
 800aade:	4b05      	ldr	r3, [pc, #20]	; (800aaf4 <std+0x40>)
 800aae0:	62e3      	str	r3, [r4, #44]	; 0x2c
 800aae2:	4b05      	ldr	r3, [pc, #20]	; (800aaf8 <std+0x44>)
 800aae4:	6224      	str	r4, [r4, #32]
 800aae6:	6323      	str	r3, [r4, #48]	; 0x30
 800aae8:	bd10      	pop	{r4, pc}
 800aaea:	bf00      	nop
 800aaec:	0800ae19 	.word	0x0800ae19
 800aaf0:	0800ae3b 	.word	0x0800ae3b
 800aaf4:	0800ae73 	.word	0x0800ae73
 800aaf8:	0800ae97 	.word	0x0800ae97

0800aafc <_cleanup_r>:
 800aafc:	4901      	ldr	r1, [pc, #4]	; (800ab04 <_cleanup_r+0x8>)
 800aafe:	f000 b8af 	b.w	800ac60 <_fwalk_reent>
 800ab02:	bf00      	nop
 800ab04:	0800aa3d 	.word	0x0800aa3d

0800ab08 <__sfmoreglue>:
 800ab08:	b570      	push	{r4, r5, r6, lr}
 800ab0a:	1e4a      	subs	r2, r1, #1
 800ab0c:	2568      	movs	r5, #104	; 0x68
 800ab0e:	4355      	muls	r5, r2
 800ab10:	460e      	mov	r6, r1
 800ab12:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800ab16:	f7fd fe53 	bl	80087c0 <_malloc_r>
 800ab1a:	4604      	mov	r4, r0
 800ab1c:	b140      	cbz	r0, 800ab30 <__sfmoreglue+0x28>
 800ab1e:	2100      	movs	r1, #0
 800ab20:	e9c0 1600 	strd	r1, r6, [r0]
 800ab24:	300c      	adds	r0, #12
 800ab26:	60a0      	str	r0, [r4, #8]
 800ab28:	f105 0268 	add.w	r2, r5, #104	; 0x68
 800ab2c:	f7fd fdf0 	bl	8008710 <memset>
 800ab30:	4620      	mov	r0, r4
 800ab32:	bd70      	pop	{r4, r5, r6, pc}

0800ab34 <__sfp_lock_acquire>:
 800ab34:	4801      	ldr	r0, [pc, #4]	; (800ab3c <__sfp_lock_acquire+0x8>)
 800ab36:	f000 b8b3 	b.w	800aca0 <__retarget_lock_acquire_recursive>
 800ab3a:	bf00      	nop
 800ab3c:	2000070c 	.word	0x2000070c

0800ab40 <__sfp_lock_release>:
 800ab40:	4801      	ldr	r0, [pc, #4]	; (800ab48 <__sfp_lock_release+0x8>)
 800ab42:	f000 b8ae 	b.w	800aca2 <__retarget_lock_release_recursive>
 800ab46:	bf00      	nop
 800ab48:	2000070c 	.word	0x2000070c

0800ab4c <__sinit_lock_acquire>:
 800ab4c:	4801      	ldr	r0, [pc, #4]	; (800ab54 <__sinit_lock_acquire+0x8>)
 800ab4e:	f000 b8a7 	b.w	800aca0 <__retarget_lock_acquire_recursive>
 800ab52:	bf00      	nop
 800ab54:	20000707 	.word	0x20000707

0800ab58 <__sinit_lock_release>:
 800ab58:	4801      	ldr	r0, [pc, #4]	; (800ab60 <__sinit_lock_release+0x8>)
 800ab5a:	f000 b8a2 	b.w	800aca2 <__retarget_lock_release_recursive>
 800ab5e:	bf00      	nop
 800ab60:	20000707 	.word	0x20000707

0800ab64 <__sinit>:
 800ab64:	b510      	push	{r4, lr}
 800ab66:	4604      	mov	r4, r0
 800ab68:	f7ff fff0 	bl	800ab4c <__sinit_lock_acquire>
 800ab6c:	69a3      	ldr	r3, [r4, #24]
 800ab6e:	b11b      	cbz	r3, 800ab78 <__sinit+0x14>
 800ab70:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800ab74:	f7ff bff0 	b.w	800ab58 <__sinit_lock_release>
 800ab78:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 800ab7c:	6523      	str	r3, [r4, #80]	; 0x50
 800ab7e:	4b13      	ldr	r3, [pc, #76]	; (800abcc <__sinit+0x68>)
 800ab80:	4a13      	ldr	r2, [pc, #76]	; (800abd0 <__sinit+0x6c>)
 800ab82:	681b      	ldr	r3, [r3, #0]
 800ab84:	62a2      	str	r2, [r4, #40]	; 0x28
 800ab86:	42a3      	cmp	r3, r4
 800ab88:	bf04      	itt	eq
 800ab8a:	2301      	moveq	r3, #1
 800ab8c:	61a3      	streq	r3, [r4, #24]
 800ab8e:	4620      	mov	r0, r4
 800ab90:	f000 f820 	bl	800abd4 <__sfp>
 800ab94:	6060      	str	r0, [r4, #4]
 800ab96:	4620      	mov	r0, r4
 800ab98:	f000 f81c 	bl	800abd4 <__sfp>
 800ab9c:	60a0      	str	r0, [r4, #8]
 800ab9e:	4620      	mov	r0, r4
 800aba0:	f000 f818 	bl	800abd4 <__sfp>
 800aba4:	2200      	movs	r2, #0
 800aba6:	60e0      	str	r0, [r4, #12]
 800aba8:	2104      	movs	r1, #4
 800abaa:	6860      	ldr	r0, [r4, #4]
 800abac:	f7ff ff82 	bl	800aab4 <std>
 800abb0:	68a0      	ldr	r0, [r4, #8]
 800abb2:	2201      	movs	r2, #1
 800abb4:	2109      	movs	r1, #9
 800abb6:	f7ff ff7d 	bl	800aab4 <std>
 800abba:	68e0      	ldr	r0, [r4, #12]
 800abbc:	2202      	movs	r2, #2
 800abbe:	2112      	movs	r1, #18
 800abc0:	f7ff ff78 	bl	800aab4 <std>
 800abc4:	2301      	movs	r3, #1
 800abc6:	61a3      	str	r3, [r4, #24]
 800abc8:	e7d2      	b.n	800ab70 <__sinit+0xc>
 800abca:	bf00      	nop
 800abcc:	0800afe0 	.word	0x0800afe0
 800abd0:	0800aafd 	.word	0x0800aafd

0800abd4 <__sfp>:
 800abd4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800abd6:	4607      	mov	r7, r0
 800abd8:	f7ff ffac 	bl	800ab34 <__sfp_lock_acquire>
 800abdc:	4b1e      	ldr	r3, [pc, #120]	; (800ac58 <__sfp+0x84>)
 800abde:	681e      	ldr	r6, [r3, #0]
 800abe0:	69b3      	ldr	r3, [r6, #24]
 800abe2:	b913      	cbnz	r3, 800abea <__sfp+0x16>
 800abe4:	4630      	mov	r0, r6
 800abe6:	f7ff ffbd 	bl	800ab64 <__sinit>
 800abea:	3648      	adds	r6, #72	; 0x48
 800abec:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 800abf0:	3b01      	subs	r3, #1
 800abf2:	d503      	bpl.n	800abfc <__sfp+0x28>
 800abf4:	6833      	ldr	r3, [r6, #0]
 800abf6:	b30b      	cbz	r3, 800ac3c <__sfp+0x68>
 800abf8:	6836      	ldr	r6, [r6, #0]
 800abfa:	e7f7      	b.n	800abec <__sfp+0x18>
 800abfc:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 800ac00:	b9d5      	cbnz	r5, 800ac38 <__sfp+0x64>
 800ac02:	4b16      	ldr	r3, [pc, #88]	; (800ac5c <__sfp+0x88>)
 800ac04:	60e3      	str	r3, [r4, #12]
 800ac06:	f104 0058 	add.w	r0, r4, #88	; 0x58
 800ac0a:	6665      	str	r5, [r4, #100]	; 0x64
 800ac0c:	f000 f847 	bl	800ac9e <__retarget_lock_init_recursive>
 800ac10:	f7ff ff96 	bl	800ab40 <__sfp_lock_release>
 800ac14:	e9c4 5501 	strd	r5, r5, [r4, #4]
 800ac18:	e9c4 5504 	strd	r5, r5, [r4, #16]
 800ac1c:	6025      	str	r5, [r4, #0]
 800ac1e:	61a5      	str	r5, [r4, #24]
 800ac20:	2208      	movs	r2, #8
 800ac22:	4629      	mov	r1, r5
 800ac24:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 800ac28:	f7fd fd72 	bl	8008710 <memset>
 800ac2c:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 800ac30:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 800ac34:	4620      	mov	r0, r4
 800ac36:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800ac38:	3468      	adds	r4, #104	; 0x68
 800ac3a:	e7d9      	b.n	800abf0 <__sfp+0x1c>
 800ac3c:	2104      	movs	r1, #4
 800ac3e:	4638      	mov	r0, r7
 800ac40:	f7ff ff62 	bl	800ab08 <__sfmoreglue>
 800ac44:	4604      	mov	r4, r0
 800ac46:	6030      	str	r0, [r6, #0]
 800ac48:	2800      	cmp	r0, #0
 800ac4a:	d1d5      	bne.n	800abf8 <__sfp+0x24>
 800ac4c:	f7ff ff78 	bl	800ab40 <__sfp_lock_release>
 800ac50:	230c      	movs	r3, #12
 800ac52:	603b      	str	r3, [r7, #0]
 800ac54:	e7ee      	b.n	800ac34 <__sfp+0x60>
 800ac56:	bf00      	nop
 800ac58:	0800afe0 	.word	0x0800afe0
 800ac5c:	ffff0001 	.word	0xffff0001

0800ac60 <_fwalk_reent>:
 800ac60:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800ac64:	4606      	mov	r6, r0
 800ac66:	4688      	mov	r8, r1
 800ac68:	f100 0448 	add.w	r4, r0, #72	; 0x48
 800ac6c:	2700      	movs	r7, #0
 800ac6e:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800ac72:	f1b9 0901 	subs.w	r9, r9, #1
 800ac76:	d505      	bpl.n	800ac84 <_fwalk_reent+0x24>
 800ac78:	6824      	ldr	r4, [r4, #0]
 800ac7a:	2c00      	cmp	r4, #0
 800ac7c:	d1f7      	bne.n	800ac6e <_fwalk_reent+0xe>
 800ac7e:	4638      	mov	r0, r7
 800ac80:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800ac84:	89ab      	ldrh	r3, [r5, #12]
 800ac86:	2b01      	cmp	r3, #1
 800ac88:	d907      	bls.n	800ac9a <_fwalk_reent+0x3a>
 800ac8a:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800ac8e:	3301      	adds	r3, #1
 800ac90:	d003      	beq.n	800ac9a <_fwalk_reent+0x3a>
 800ac92:	4629      	mov	r1, r5
 800ac94:	4630      	mov	r0, r6
 800ac96:	47c0      	blx	r8
 800ac98:	4307      	orrs	r7, r0
 800ac9a:	3568      	adds	r5, #104	; 0x68
 800ac9c:	e7e9      	b.n	800ac72 <_fwalk_reent+0x12>

0800ac9e <__retarget_lock_init_recursive>:
 800ac9e:	4770      	bx	lr

0800aca0 <__retarget_lock_acquire_recursive>:
 800aca0:	4770      	bx	lr

0800aca2 <__retarget_lock_release_recursive>:
 800aca2:	4770      	bx	lr

0800aca4 <__swhatbuf_r>:
 800aca4:	b570      	push	{r4, r5, r6, lr}
 800aca6:	460e      	mov	r6, r1
 800aca8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800acac:	2900      	cmp	r1, #0
 800acae:	b096      	sub	sp, #88	; 0x58
 800acb0:	4614      	mov	r4, r2
 800acb2:	461d      	mov	r5, r3
 800acb4:	da07      	bge.n	800acc6 <__swhatbuf_r+0x22>
 800acb6:	2300      	movs	r3, #0
 800acb8:	602b      	str	r3, [r5, #0]
 800acba:	89b3      	ldrh	r3, [r6, #12]
 800acbc:	061a      	lsls	r2, r3, #24
 800acbe:	d410      	bmi.n	800ace2 <__swhatbuf_r+0x3e>
 800acc0:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800acc4:	e00e      	b.n	800ace4 <__swhatbuf_r+0x40>
 800acc6:	466a      	mov	r2, sp
 800acc8:	f000 f918 	bl	800aefc <_fstat_r>
 800accc:	2800      	cmp	r0, #0
 800acce:	dbf2      	blt.n	800acb6 <__swhatbuf_r+0x12>
 800acd0:	9a01      	ldr	r2, [sp, #4]
 800acd2:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 800acd6:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 800acda:	425a      	negs	r2, r3
 800acdc:	415a      	adcs	r2, r3
 800acde:	602a      	str	r2, [r5, #0]
 800ace0:	e7ee      	b.n	800acc0 <__swhatbuf_r+0x1c>
 800ace2:	2340      	movs	r3, #64	; 0x40
 800ace4:	2000      	movs	r0, #0
 800ace6:	6023      	str	r3, [r4, #0]
 800ace8:	b016      	add	sp, #88	; 0x58
 800acea:	bd70      	pop	{r4, r5, r6, pc}

0800acec <__smakebuf_r>:
 800acec:	898b      	ldrh	r3, [r1, #12]
 800acee:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800acf0:	079d      	lsls	r5, r3, #30
 800acf2:	4606      	mov	r6, r0
 800acf4:	460c      	mov	r4, r1
 800acf6:	d507      	bpl.n	800ad08 <__smakebuf_r+0x1c>
 800acf8:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800acfc:	6023      	str	r3, [r4, #0]
 800acfe:	6123      	str	r3, [r4, #16]
 800ad00:	2301      	movs	r3, #1
 800ad02:	6163      	str	r3, [r4, #20]
 800ad04:	b002      	add	sp, #8
 800ad06:	bd70      	pop	{r4, r5, r6, pc}
 800ad08:	ab01      	add	r3, sp, #4
 800ad0a:	466a      	mov	r2, sp
 800ad0c:	f7ff ffca 	bl	800aca4 <__swhatbuf_r>
 800ad10:	9900      	ldr	r1, [sp, #0]
 800ad12:	4605      	mov	r5, r0
 800ad14:	4630      	mov	r0, r6
 800ad16:	f7fd fd53 	bl	80087c0 <_malloc_r>
 800ad1a:	b948      	cbnz	r0, 800ad30 <__smakebuf_r+0x44>
 800ad1c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800ad20:	059a      	lsls	r2, r3, #22
 800ad22:	d4ef      	bmi.n	800ad04 <__smakebuf_r+0x18>
 800ad24:	f023 0303 	bic.w	r3, r3, #3
 800ad28:	f043 0302 	orr.w	r3, r3, #2
 800ad2c:	81a3      	strh	r3, [r4, #12]
 800ad2e:	e7e3      	b.n	800acf8 <__smakebuf_r+0xc>
 800ad30:	4b0d      	ldr	r3, [pc, #52]	; (800ad68 <__smakebuf_r+0x7c>)
 800ad32:	62b3      	str	r3, [r6, #40]	; 0x28
 800ad34:	89a3      	ldrh	r3, [r4, #12]
 800ad36:	6020      	str	r0, [r4, #0]
 800ad38:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800ad3c:	81a3      	strh	r3, [r4, #12]
 800ad3e:	9b00      	ldr	r3, [sp, #0]
 800ad40:	6163      	str	r3, [r4, #20]
 800ad42:	9b01      	ldr	r3, [sp, #4]
 800ad44:	6120      	str	r0, [r4, #16]
 800ad46:	b15b      	cbz	r3, 800ad60 <__smakebuf_r+0x74>
 800ad48:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800ad4c:	4630      	mov	r0, r6
 800ad4e:	f000 f8e7 	bl	800af20 <_isatty_r>
 800ad52:	b128      	cbz	r0, 800ad60 <__smakebuf_r+0x74>
 800ad54:	89a3      	ldrh	r3, [r4, #12]
 800ad56:	f023 0303 	bic.w	r3, r3, #3
 800ad5a:	f043 0301 	orr.w	r3, r3, #1
 800ad5e:	81a3      	strh	r3, [r4, #12]
 800ad60:	89a0      	ldrh	r0, [r4, #12]
 800ad62:	4305      	orrs	r5, r0
 800ad64:	81a5      	strh	r5, [r4, #12]
 800ad66:	e7cd      	b.n	800ad04 <__smakebuf_r+0x18>
 800ad68:	0800aafd 	.word	0x0800aafd

0800ad6c <__ascii_mbtowc>:
 800ad6c:	b082      	sub	sp, #8
 800ad6e:	b901      	cbnz	r1, 800ad72 <__ascii_mbtowc+0x6>
 800ad70:	a901      	add	r1, sp, #4
 800ad72:	b142      	cbz	r2, 800ad86 <__ascii_mbtowc+0x1a>
 800ad74:	b14b      	cbz	r3, 800ad8a <__ascii_mbtowc+0x1e>
 800ad76:	7813      	ldrb	r3, [r2, #0]
 800ad78:	600b      	str	r3, [r1, #0]
 800ad7a:	7812      	ldrb	r2, [r2, #0]
 800ad7c:	1e10      	subs	r0, r2, #0
 800ad7e:	bf18      	it	ne
 800ad80:	2001      	movne	r0, #1
 800ad82:	b002      	add	sp, #8
 800ad84:	4770      	bx	lr
 800ad86:	4610      	mov	r0, r2
 800ad88:	e7fb      	b.n	800ad82 <__ascii_mbtowc+0x16>
 800ad8a:	f06f 0001 	mvn.w	r0, #1
 800ad8e:	e7f8      	b.n	800ad82 <__ascii_mbtowc+0x16>

0800ad90 <_raise_r>:
 800ad90:	291f      	cmp	r1, #31
 800ad92:	b538      	push	{r3, r4, r5, lr}
 800ad94:	4604      	mov	r4, r0
 800ad96:	460d      	mov	r5, r1
 800ad98:	d904      	bls.n	800ada4 <_raise_r+0x14>
 800ad9a:	2316      	movs	r3, #22
 800ad9c:	6003      	str	r3, [r0, #0]
 800ad9e:	f04f 30ff 	mov.w	r0, #4294967295
 800ada2:	bd38      	pop	{r3, r4, r5, pc}
 800ada4:	6c42      	ldr	r2, [r0, #68]	; 0x44
 800ada6:	b112      	cbz	r2, 800adae <_raise_r+0x1e>
 800ada8:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800adac:	b94b      	cbnz	r3, 800adc2 <_raise_r+0x32>
 800adae:	4620      	mov	r0, r4
 800adb0:	f000 f830 	bl	800ae14 <_getpid_r>
 800adb4:	462a      	mov	r2, r5
 800adb6:	4601      	mov	r1, r0
 800adb8:	4620      	mov	r0, r4
 800adba:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800adbe:	f000 b817 	b.w	800adf0 <_kill_r>
 800adc2:	2b01      	cmp	r3, #1
 800adc4:	d00a      	beq.n	800addc <_raise_r+0x4c>
 800adc6:	1c59      	adds	r1, r3, #1
 800adc8:	d103      	bne.n	800add2 <_raise_r+0x42>
 800adca:	2316      	movs	r3, #22
 800adcc:	6003      	str	r3, [r0, #0]
 800adce:	2001      	movs	r0, #1
 800add0:	e7e7      	b.n	800ada2 <_raise_r+0x12>
 800add2:	2400      	movs	r4, #0
 800add4:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800add8:	4628      	mov	r0, r5
 800adda:	4798      	blx	r3
 800addc:	2000      	movs	r0, #0
 800adde:	e7e0      	b.n	800ada2 <_raise_r+0x12>

0800ade0 <raise>:
 800ade0:	4b02      	ldr	r3, [pc, #8]	; (800adec <raise+0xc>)
 800ade2:	4601      	mov	r1, r0
 800ade4:	6818      	ldr	r0, [r3, #0]
 800ade6:	f7ff bfd3 	b.w	800ad90 <_raise_r>
 800adea:	bf00      	nop
 800adec:	20000068 	.word	0x20000068

0800adf0 <_kill_r>:
 800adf0:	b538      	push	{r3, r4, r5, lr}
 800adf2:	4d07      	ldr	r5, [pc, #28]	; (800ae10 <_kill_r+0x20>)
 800adf4:	2300      	movs	r3, #0
 800adf6:	4604      	mov	r4, r0
 800adf8:	4608      	mov	r0, r1
 800adfa:	4611      	mov	r1, r2
 800adfc:	602b      	str	r3, [r5, #0]
 800adfe:	f7f7 f92f 	bl	8002060 <_kill>
 800ae02:	1c43      	adds	r3, r0, #1
 800ae04:	d102      	bne.n	800ae0c <_kill_r+0x1c>
 800ae06:	682b      	ldr	r3, [r5, #0]
 800ae08:	b103      	cbz	r3, 800ae0c <_kill_r+0x1c>
 800ae0a:	6023      	str	r3, [r4, #0]
 800ae0c:	bd38      	pop	{r3, r4, r5, pc}
 800ae0e:	bf00      	nop
 800ae10:	20000700 	.word	0x20000700

0800ae14 <_getpid_r>:
 800ae14:	f7f7 b91c 	b.w	8002050 <_getpid>

0800ae18 <__sread>:
 800ae18:	b510      	push	{r4, lr}
 800ae1a:	460c      	mov	r4, r1
 800ae1c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800ae20:	f000 f8a0 	bl	800af64 <_read_r>
 800ae24:	2800      	cmp	r0, #0
 800ae26:	bfab      	itete	ge
 800ae28:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800ae2a:	89a3      	ldrhlt	r3, [r4, #12]
 800ae2c:	181b      	addge	r3, r3, r0
 800ae2e:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800ae32:	bfac      	ite	ge
 800ae34:	6563      	strge	r3, [r4, #84]	; 0x54
 800ae36:	81a3      	strhlt	r3, [r4, #12]
 800ae38:	bd10      	pop	{r4, pc}

0800ae3a <__swrite>:
 800ae3a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800ae3e:	461f      	mov	r7, r3
 800ae40:	898b      	ldrh	r3, [r1, #12]
 800ae42:	05db      	lsls	r3, r3, #23
 800ae44:	4605      	mov	r5, r0
 800ae46:	460c      	mov	r4, r1
 800ae48:	4616      	mov	r6, r2
 800ae4a:	d505      	bpl.n	800ae58 <__swrite+0x1e>
 800ae4c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800ae50:	2302      	movs	r3, #2
 800ae52:	2200      	movs	r2, #0
 800ae54:	f000 f874 	bl	800af40 <_lseek_r>
 800ae58:	89a3      	ldrh	r3, [r4, #12]
 800ae5a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800ae5e:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800ae62:	81a3      	strh	r3, [r4, #12]
 800ae64:	4632      	mov	r2, r6
 800ae66:	463b      	mov	r3, r7
 800ae68:	4628      	mov	r0, r5
 800ae6a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800ae6e:	f000 b823 	b.w	800aeb8 <_write_r>

0800ae72 <__sseek>:
 800ae72:	b510      	push	{r4, lr}
 800ae74:	460c      	mov	r4, r1
 800ae76:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800ae7a:	f000 f861 	bl	800af40 <_lseek_r>
 800ae7e:	1c43      	adds	r3, r0, #1
 800ae80:	89a3      	ldrh	r3, [r4, #12]
 800ae82:	bf15      	itete	ne
 800ae84:	6560      	strne	r0, [r4, #84]	; 0x54
 800ae86:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800ae8a:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800ae8e:	81a3      	strheq	r3, [r4, #12]
 800ae90:	bf18      	it	ne
 800ae92:	81a3      	strhne	r3, [r4, #12]
 800ae94:	bd10      	pop	{r4, pc}

0800ae96 <__sclose>:
 800ae96:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800ae9a:	f000 b81f 	b.w	800aedc <_close_r>

0800ae9e <__ascii_wctomb>:
 800ae9e:	b149      	cbz	r1, 800aeb4 <__ascii_wctomb+0x16>
 800aea0:	2aff      	cmp	r2, #255	; 0xff
 800aea2:	bf85      	ittet	hi
 800aea4:	238a      	movhi	r3, #138	; 0x8a
 800aea6:	6003      	strhi	r3, [r0, #0]
 800aea8:	700a      	strbls	r2, [r1, #0]
 800aeaa:	f04f 30ff 	movhi.w	r0, #4294967295
 800aeae:	bf98      	it	ls
 800aeb0:	2001      	movls	r0, #1
 800aeb2:	4770      	bx	lr
 800aeb4:	4608      	mov	r0, r1
 800aeb6:	4770      	bx	lr

0800aeb8 <_write_r>:
 800aeb8:	b538      	push	{r3, r4, r5, lr}
 800aeba:	4d07      	ldr	r5, [pc, #28]	; (800aed8 <_write_r+0x20>)
 800aebc:	4604      	mov	r4, r0
 800aebe:	4608      	mov	r0, r1
 800aec0:	4611      	mov	r1, r2
 800aec2:	2200      	movs	r2, #0
 800aec4:	602a      	str	r2, [r5, #0]
 800aec6:	461a      	mov	r2, r3
 800aec8:	f7f7 f901 	bl	80020ce <_write>
 800aecc:	1c43      	adds	r3, r0, #1
 800aece:	d102      	bne.n	800aed6 <_write_r+0x1e>
 800aed0:	682b      	ldr	r3, [r5, #0]
 800aed2:	b103      	cbz	r3, 800aed6 <_write_r+0x1e>
 800aed4:	6023      	str	r3, [r4, #0]
 800aed6:	bd38      	pop	{r3, r4, r5, pc}
 800aed8:	20000700 	.word	0x20000700

0800aedc <_close_r>:
 800aedc:	b538      	push	{r3, r4, r5, lr}
 800aede:	4d06      	ldr	r5, [pc, #24]	; (800aef8 <_close_r+0x1c>)
 800aee0:	2300      	movs	r3, #0
 800aee2:	4604      	mov	r4, r0
 800aee4:	4608      	mov	r0, r1
 800aee6:	602b      	str	r3, [r5, #0]
 800aee8:	f7f7 f90d 	bl	8002106 <_close>
 800aeec:	1c43      	adds	r3, r0, #1
 800aeee:	d102      	bne.n	800aef6 <_close_r+0x1a>
 800aef0:	682b      	ldr	r3, [r5, #0]
 800aef2:	b103      	cbz	r3, 800aef6 <_close_r+0x1a>
 800aef4:	6023      	str	r3, [r4, #0]
 800aef6:	bd38      	pop	{r3, r4, r5, pc}
 800aef8:	20000700 	.word	0x20000700

0800aefc <_fstat_r>:
 800aefc:	b538      	push	{r3, r4, r5, lr}
 800aefe:	4d07      	ldr	r5, [pc, #28]	; (800af1c <_fstat_r+0x20>)
 800af00:	2300      	movs	r3, #0
 800af02:	4604      	mov	r4, r0
 800af04:	4608      	mov	r0, r1
 800af06:	4611      	mov	r1, r2
 800af08:	602b      	str	r3, [r5, #0]
 800af0a:	f7f7 f908 	bl	800211e <_fstat>
 800af0e:	1c43      	adds	r3, r0, #1
 800af10:	d102      	bne.n	800af18 <_fstat_r+0x1c>
 800af12:	682b      	ldr	r3, [r5, #0]
 800af14:	b103      	cbz	r3, 800af18 <_fstat_r+0x1c>
 800af16:	6023      	str	r3, [r4, #0]
 800af18:	bd38      	pop	{r3, r4, r5, pc}
 800af1a:	bf00      	nop
 800af1c:	20000700 	.word	0x20000700

0800af20 <_isatty_r>:
 800af20:	b538      	push	{r3, r4, r5, lr}
 800af22:	4d06      	ldr	r5, [pc, #24]	; (800af3c <_isatty_r+0x1c>)
 800af24:	2300      	movs	r3, #0
 800af26:	4604      	mov	r4, r0
 800af28:	4608      	mov	r0, r1
 800af2a:	602b      	str	r3, [r5, #0]
 800af2c:	f7f7 f907 	bl	800213e <_isatty>
 800af30:	1c43      	adds	r3, r0, #1
 800af32:	d102      	bne.n	800af3a <_isatty_r+0x1a>
 800af34:	682b      	ldr	r3, [r5, #0]
 800af36:	b103      	cbz	r3, 800af3a <_isatty_r+0x1a>
 800af38:	6023      	str	r3, [r4, #0]
 800af3a:	bd38      	pop	{r3, r4, r5, pc}
 800af3c:	20000700 	.word	0x20000700

0800af40 <_lseek_r>:
 800af40:	b538      	push	{r3, r4, r5, lr}
 800af42:	4d07      	ldr	r5, [pc, #28]	; (800af60 <_lseek_r+0x20>)
 800af44:	4604      	mov	r4, r0
 800af46:	4608      	mov	r0, r1
 800af48:	4611      	mov	r1, r2
 800af4a:	2200      	movs	r2, #0
 800af4c:	602a      	str	r2, [r5, #0]
 800af4e:	461a      	mov	r2, r3
 800af50:	f7f7 f900 	bl	8002154 <_lseek>
 800af54:	1c43      	adds	r3, r0, #1
 800af56:	d102      	bne.n	800af5e <_lseek_r+0x1e>
 800af58:	682b      	ldr	r3, [r5, #0]
 800af5a:	b103      	cbz	r3, 800af5e <_lseek_r+0x1e>
 800af5c:	6023      	str	r3, [r4, #0]
 800af5e:	bd38      	pop	{r3, r4, r5, pc}
 800af60:	20000700 	.word	0x20000700

0800af64 <_read_r>:
 800af64:	b538      	push	{r3, r4, r5, lr}
 800af66:	4d07      	ldr	r5, [pc, #28]	; (800af84 <_read_r+0x20>)
 800af68:	4604      	mov	r4, r0
 800af6a:	4608      	mov	r0, r1
 800af6c:	4611      	mov	r1, r2
 800af6e:	2200      	movs	r2, #0
 800af70:	602a      	str	r2, [r5, #0]
 800af72:	461a      	mov	r2, r3
 800af74:	f7f7 f88e 	bl	8002094 <_read>
 800af78:	1c43      	adds	r3, r0, #1
 800af7a:	d102      	bne.n	800af82 <_read_r+0x1e>
 800af7c:	682b      	ldr	r3, [r5, #0]
 800af7e:	b103      	cbz	r3, 800af82 <_read_r+0x1e>
 800af80:	6023      	str	r3, [r4, #0]
 800af82:	bd38      	pop	{r3, r4, r5, pc}
 800af84:	20000700 	.word	0x20000700

0800af88 <_init>:
 800af88:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800af8a:	bf00      	nop
 800af8c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800af8e:	bc08      	pop	{r3}
 800af90:	469e      	mov	lr, r3
 800af92:	4770      	bx	lr

0800af94 <_fini>:
 800af94:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800af96:	bf00      	nop
 800af98:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800af9a:	bc08      	pop	{r3}
 800af9c:	469e      	mov	lr, r3
 800af9e:	4770      	bx	lr
