{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition " "Info: Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Mar 09 14:29:32 2021 " "Info: Processing started: Tue Mar 09 14:29:32 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off aluBus -c aluBus " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off aluBus -c aluBus" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aluBus.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file aluBus.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 aluBus-aluBus " "Info: Found design unit 1: aluBus-aluBus" {  } { { "aluBus.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/CSexperiment/ex2/aluBus.vhd" 15 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 aluBus " "Info: Found entity 1: aluBus" {  } { { "aluBus.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/CSexperiment/ex2/aluBus.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "aluBus " "Info: Elaborating entity \"aluBus\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "411 " "Info: Implemented 411 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "23 " "Info: Implemented 23 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "0 " "Info: Implemented 0 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_BIDIRS" "8 " "Info: Implemented 8 bidirectional pins" {  } {  } 0 0 "Implemented %1!d! bidirectional pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "380 " "Info: Implemented 380 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 0 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "257 " "Info: Peak virtual memory: 257 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Mar 09 14:29:34 2021 " "Info: Processing ended: Tue Mar 09 14:29:34 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition " "Info: Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Mar 09 14:29:34 2021 " "Info: Processing started: Tue Mar 09 14:29:34 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off aluBus -c aluBus " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off aluBus -c aluBus" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_AUTO_ASSIGNED_DEVICE" "aluBus EP2S15F484C3 " "Info: Automatically selected device EP2S15F484C3 for design aluBus" {  } {  } 0 0 "Automatically selected device %2!s! for design %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Warning: Feature LogicLock is not available with your current license" {  } {  } 0 0 "Feature %1!s! is not available with your current license" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" {  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "1 " "Info: Fitter converted 1 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~DATA0~ E13 " "Info: Pin ~DATA0~ is reserved at location E13" {  } { { "d:/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin/pin_planner.ppl" { ~DATA0~ } } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~DATA0~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "31 31 " "Warning: No exact pin location assignment(s) for 31 pins of 31 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "d\[0\] " "Info: Pin d\[0\] not assigned to an exact location on the device" {  } { { "d:/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin/pin_planner.ppl" { d[0] } } } { "aluBus.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/CSexperiment/ex2/aluBus.vhd" 12 -1 0 } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { d[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "d\[1\] " "Info: Pin d\[1\] not assigned to an exact location on the device" {  } { { "d:/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin/pin_planner.ppl" { d[1] } } } { "aluBus.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/CSexperiment/ex2/aluBus.vhd" 12 -1 0 } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { d[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "d\[2\] " "Info: Pin d\[2\] not assigned to an exact location on the device" {  } { { "d:/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin/pin_planner.ppl" { d[2] } } } { "aluBus.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/CSexperiment/ex2/aluBus.vhd" 12 -1 0 } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { d[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "d\[3\] " "Info: Pin d\[3\] not assigned to an exact location on the device" {  } { { "d:/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin/pin_planner.ppl" { d[3] } } } { "aluBus.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/CSexperiment/ex2/aluBus.vhd" 12 -1 0 } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { d[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "d\[4\] " "Info: Pin d\[4\] not assigned to an exact location on the device" {  } { { "d:/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin/pin_planner.ppl" { d[4] } } } { "aluBus.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/CSexperiment/ex2/aluBus.vhd" 12 -1 0 } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { d[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "d\[5\] " "Info: Pin d\[5\] not assigned to an exact location on the device" {  } { { "d:/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin/pin_planner.ppl" { d[5] } } } { "aluBus.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/CSexperiment/ex2/aluBus.vhd" 12 -1 0 } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { d[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "d\[6\] " "Info: Pin d\[6\] not assigned to an exact location on the device" {  } { { "d:/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin/pin_planner.ppl" { d[6] } } } { "aluBus.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/CSexperiment/ex2/aluBus.vhd" 12 -1 0 } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { d[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "d\[7\] " "Info: Pin d\[7\] not assigned to an exact location on the device" {  } { { "d:/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin/pin_planner.ppl" { d[7] } } } { "aluBus.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/CSexperiment/ex2/aluBus.vhd" 12 -1 0 } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { d[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sw_bus " "Info: Pin sw_bus not assigned to an exact location on the device" {  } { { "d:/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin/pin_planner.ppl" { sw_bus } } } { "aluBus.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/CSexperiment/ex2/aluBus.vhd" 7 -1 0 } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { sw_bus } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r4_bus " "Info: Pin r4_bus not assigned to an exact location on the device" {  } { { "d:/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin/pin_planner.ppl" { r4_bus } } } { "aluBus.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/CSexperiment/ex2/aluBus.vhd" 7 -1 0 } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { r4_bus } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_bus " "Info: Pin ALU_bus not assigned to an exact location on the device" {  } { { "d:/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin/pin_planner.ppl" { ALU_bus } } } { "aluBus.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/CSexperiment/ex2/aluBus.vhd" 7 -1 0 } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { ALU_bus } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r5_bus " "Info: Pin r5_bus not assigned to an exact location on the device" {  } { { "d:/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin/pin_planner.ppl" { r5_bus } } } { "aluBus.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/CSexperiment/ex2/aluBus.vhd" 7 -1 0 } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { r5_bus } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "k\[0\] " "Info: Pin k\[0\] not assigned to an exact location on the device" {  } { { "d:/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin/pin_planner.ppl" { k[0] } } } { "aluBus.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/CSexperiment/ex2/aluBus.vhd" 11 -1 0 } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { k[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "m " "Info: Pin m not assigned to an exact location on the device" {  } { { "d:/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin/pin_planner.ppl" { m } } } { "aluBus.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/CSexperiment/ex2/aluBus.vhd" 9 -1 0 } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { m } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "cn " "Info: Pin cn not assigned to an exact location on the device" {  } { { "d:/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin/pin_planner.ppl" { cn } } } { "aluBus.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/CSexperiment/ex2/aluBus.vhd" 9 -1 0 } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { cn } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s\[2\] " "Info: Pin s\[2\] not assigned to an exact location on the device" {  } { { "d:/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin/pin_planner.ppl" { s[2] } } } { "aluBus.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/CSexperiment/ex2/aluBus.vhd" 10 -1 0 } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { s[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s\[3\] " "Info: Pin s\[3\] not assigned to an exact location on the device" {  } { { "d:/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin/pin_planner.ppl" { s[3] } } } { "aluBus.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/CSexperiment/ex2/aluBus.vhd" 10 -1 0 } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { s[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s\[1\] " "Info: Pin s\[1\] not assigned to an exact location on the device" {  } { { "d:/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin/pin_planner.ppl" { s[1] } } } { "aluBus.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/CSexperiment/ex2/aluBus.vhd" 10 -1 0 } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { s[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s\[0\] " "Info: Pin s\[0\] not assigned to an exact location on the device" {  } { { "d:/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin/pin_planner.ppl" { s[0] } } } { "aluBus.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/CSexperiment/ex2/aluBus.vhd" 10 -1 0 } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { s[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "k\[1\] " "Info: Pin k\[1\] not assigned to an exact location on the device" {  } { { "d:/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin/pin_planner.ppl" { k[1] } } } { "aluBus.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/CSexperiment/ex2/aluBus.vhd" 11 -1 0 } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { k[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "k\[2\] " "Info: Pin k\[2\] not assigned to an exact location on the device" {  } { { "d:/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin/pin_planner.ppl" { k[2] } } } { "aluBus.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/CSexperiment/ex2/aluBus.vhd" 11 -1 0 } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { k[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "k\[3\] " "Info: Pin k\[3\] not assigned to an exact location on the device" {  } { { "d:/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin/pin_planner.ppl" { k[3] } } } { "aluBus.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/CSexperiment/ex2/aluBus.vhd" 11 -1 0 } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { k[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "k\[4\] " "Info: Pin k\[4\] not assigned to an exact location on the device" {  } { { "d:/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin/pin_planner.ppl" { k[4] } } } { "aluBus.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/CSexperiment/ex2/aluBus.vhd" 11 -1 0 } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { k[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "k\[5\] " "Info: Pin k\[5\] not assigned to an exact location on the device" {  } { { "d:/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin/pin_planner.ppl" { k[5] } } } { "aluBus.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/CSexperiment/ex2/aluBus.vhd" 11 -1 0 } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { k[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "k\[6\] " "Info: Pin k\[6\] not assigned to an exact location on the device" {  } { { "d:/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin/pin_planner.ppl" { k[6] } } } { "aluBus.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/CSexperiment/ex2/aluBus.vhd" 11 -1 0 } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { k[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "k\[7\] " "Info: Pin k\[7\] not assigned to an exact location on the device" {  } { { "d:/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin/pin_planner.ppl" { k[7] } } } { "aluBus.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/CSexperiment/ex2/aluBus.vhd" 11 -1 0 } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { k[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Clk " "Info: Pin Clk not assigned to an exact location on the device" {  } { { "d:/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin/pin_planner.ppl" { Clk } } } { "aluBus.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/CSexperiment/ex2/aluBus.vhd" 6 -1 0 } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clk } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "lddr1 " "Info: Pin lddr1 not assigned to an exact location on the device" {  } { { "d:/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin/pin_planner.ppl" { lddr1 } } } { "aluBus.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/CSexperiment/ex2/aluBus.vhd" 8 -1 0 } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { lddr1 } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "lddr2 " "Info: Pin lddr2 not assigned to an exact location on the device" {  } { { "d:/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin/pin_planner.ppl" { lddr2 } } } { "aluBus.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/CSexperiment/ex2/aluBus.vhd" 8 -1 0 } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { lddr2 } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ldr5 " "Info: Pin ldr5 not assigned to an exact location on the device" {  } { { "d:/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin/pin_planner.ppl" { ldr5 } } } { "aluBus.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/CSexperiment/ex2/aluBus.vhd" 8 -1 0 } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { ldr5 } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ldr4 " "Info: Pin ldr4 not assigned to an exact location on the device" {  } { { "d:/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin/pin_planner.ppl" { ldr4 } } } { "aluBus.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/CSexperiment/ex2/aluBus.vhd" 8 -1 0 } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { ldr4 } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1}  } {  } 0 0 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Warning: Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 0 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Fitter is using the Classic Timing Analyzer" {  } {  } 0 0 "Fitter is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Info" "ITAN_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Clk (placed in PIN N20 (CLK3p, Input)) " "Info: Automatically promoted node Clk (placed in PIN N20 (CLK3p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin/pin_planner.ppl" { Clk } } } { "aluBus.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/CSexperiment/ex2/aluBus.vhd" 6 -1 0 } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clk } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 -1}  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Info: Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "30 unused 3.3V 22 0 8 " "Info: Number of I/O pins in group: 30 (unused VREF, 3.3V VCCIO, 22 input, 0 output, 8 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "Info: I/O standards used: 3.3-V LVTTL." {  } {  } 0 0 "I/O standards used: %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "Info: I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Info: Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 1 39 " "Info: I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  39 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 44 " "Info: I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  44 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 1 49 " "Info: I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  49 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 35 " "Info: I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  35 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 44 " "Info: I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  44 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 0 40 " "Info: I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  40 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 34 " "Info: I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  34 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 43 " "Info: I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  43 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "9 does not use undetermined 0 6 " "Info: I/O bank number 9 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  6 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "10 does not use undetermined 0 6 " "Info: I/O bank number 10 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  6 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Info: Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Info: Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_TPD_RESULT" "register dr1\[0\] register dr2\[7\] -48.773 ns " "Info: Slack time is -48.773 ns between source register \"dr1\[0\]\" and destination register \"dr2\[7\]\"" { { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "0.816 ns + Largest register register " "Info: + Largest register to register requirement is 0.816 ns" {  } {  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clk destination 2.443 ns   Shortest register " "Info:   Shortest clock path from clock \"Clk\" to destination register is 2.443 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.787 ns) 0.787 ns Clk 1 CLK Unassigned 1 " "Info: 1: + IC(0.000 ns) + CELL(0.787 ns) = 0.787 ns; Loc. = Unassigned; Fanout = 1; CLK Node = 'Clk'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clk } "NODE_NAME" } } { "aluBus.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/CSexperiment/ex2/aluBus.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.341 ns) + CELL(0.000 ns) 1.128 ns Clk~clkctrl 2 COMB Unassigned 32 " "Info: 2: + IC(0.341 ns) + CELL(0.000 ns) = 1.128 ns; Loc. = Unassigned; Fanout = 32; COMB Node = 'Clk~clkctrl'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.341 ns" { Clk Clk~clkctrl } "NODE_NAME" } } { "aluBus.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/CSexperiment/ex2/aluBus.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.697 ns) + CELL(0.618 ns) 2.443 ns dr2\[7\] 3 REG Unassigned 20 " "Info: 3: + IC(0.697 ns) + CELL(0.618 ns) = 2.443 ns; Loc. = Unassigned; Fanout = 20; REG Node = 'dr2\[7\]'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.315 ns" { Clk~clkctrl dr2[7] } "NODE_NAME" } } { "aluBus.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/CSexperiment/ex2/aluBus.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.405 ns ( 57.51 % ) " "Info: Total cell delay = 1.405 ns ( 57.51 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.038 ns ( 42.49 % ) " "Info: Total interconnect delay = 1.038 ns ( 42.49 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "aluBus.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/CSexperiment/ex2/aluBus.vhd" 6 -1 0 } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clk destination 2.443 ns   Longest register " "Info:   Longest clock path from clock \"Clk\" to destination register is 2.443 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.787 ns) 0.787 ns Clk 1 CLK Unassigned 1 " "Info: 1: + IC(0.000 ns) + CELL(0.787 ns) = 0.787 ns; Loc. = Unassigned; Fanout = 1; CLK Node = 'Clk'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clk } "NODE_NAME" } } { "aluBus.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/CSexperiment/ex2/aluBus.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.341 ns) + CELL(0.000 ns) 1.128 ns Clk~clkctrl 2 COMB Unassigned 32 " "Info: 2: + IC(0.341 ns) + CELL(0.000 ns) = 1.128 ns; Loc. = Unassigned; Fanout = 32; COMB Node = 'Clk~clkctrl'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.341 ns" { Clk Clk~clkctrl } "NODE_NAME" } } { "aluBus.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/CSexperiment/ex2/aluBus.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.697 ns) + CELL(0.618 ns) 2.443 ns dr2\[7\] 3 REG Unassigned 20 " "Info: 3: + IC(0.697 ns) + CELL(0.618 ns) = 2.443 ns; Loc. = Unassigned; Fanout = 20; REG Node = 'dr2\[7\]'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.315 ns" { Clk~clkctrl dr2[7] } "NODE_NAME" } } { "aluBus.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/CSexperiment/ex2/aluBus.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.405 ns ( 57.51 % ) " "Info: Total cell delay = 1.405 ns ( 57.51 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.038 ns ( 42.49 % ) " "Info: Total interconnect delay = 1.038 ns ( 42.49 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "aluBus.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/CSexperiment/ex2/aluBus.vhd" 6 -1 0 } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clk source 2.443 ns   Shortest register " "Info:   Shortest clock path from clock \"Clk\" to source register is 2.443 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.787 ns) 0.787 ns Clk 1 CLK Unassigned 1 " "Info: 1: + IC(0.000 ns) + CELL(0.787 ns) = 0.787 ns; Loc. = Unassigned; Fanout = 1; CLK Node = 'Clk'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clk } "NODE_NAME" } } { "aluBus.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/CSexperiment/ex2/aluBus.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.341 ns) + CELL(0.000 ns) 1.128 ns Clk~clkctrl 2 COMB Unassigned 32 " "Info: 2: + IC(0.341 ns) + CELL(0.000 ns) = 1.128 ns; Loc. = Unassigned; Fanout = 32; COMB Node = 'Clk~clkctrl'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.341 ns" { Clk Clk~clkctrl } "NODE_NAME" } } { "aluBus.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/CSexperiment/ex2/aluBus.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.697 ns) + CELL(0.618 ns) 2.443 ns dr1\[0\] 3 REG Unassigned 39 " "Info: 3: + IC(0.697 ns) + CELL(0.618 ns) = 2.443 ns; Loc. = Unassigned; Fanout = 39; REG Node = 'dr1\[0\]'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.315 ns" { Clk~clkctrl dr1[0] } "NODE_NAME" } } { "aluBus.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/CSexperiment/ex2/aluBus.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.405 ns ( 57.51 % ) " "Info: Total cell delay = 1.405 ns ( 57.51 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.038 ns ( 42.49 % ) " "Info: Total interconnect delay = 1.038 ns ( 42.49 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "aluBus.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/CSexperiment/ex2/aluBus.vhd" 6 -1 0 } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clk source 2.443 ns   Longest register " "Info:   Longest clock path from clock \"Clk\" to source register is 2.443 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.787 ns) 0.787 ns Clk 1 CLK Unassigned 1 " "Info: 1: + IC(0.000 ns) + CELL(0.787 ns) = 0.787 ns; Loc. = Unassigned; Fanout = 1; CLK Node = 'Clk'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clk } "NODE_NAME" } } { "aluBus.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/CSexperiment/ex2/aluBus.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.341 ns) + CELL(0.000 ns) 1.128 ns Clk~clkctrl 2 COMB Unassigned 32 " "Info: 2: + IC(0.341 ns) + CELL(0.000 ns) = 1.128 ns; Loc. = Unassigned; Fanout = 32; COMB Node = 'Clk~clkctrl'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.341 ns" { Clk Clk~clkctrl } "NODE_NAME" } } { "aluBus.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/CSexperiment/ex2/aluBus.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.697 ns) + CELL(0.618 ns) 2.443 ns dr1\[0\] 3 REG Unassigned 39 " "Info: 3: + IC(0.697 ns) + CELL(0.618 ns) = 2.443 ns; Loc. = Unassigned; Fanout = 39; REG Node = 'dr1\[0\]'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.315 ns" { Clk~clkctrl dr1[0] } "NODE_NAME" } } { "aluBus.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/CSexperiment/ex2/aluBus.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.405 ns ( 57.51 % ) " "Info: Total cell delay = 1.405 ns ( 57.51 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.038 ns ( 42.49 % ) " "Info: Total interconnect delay = 1.038 ns ( 42.49 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "aluBus.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/CSexperiment/ex2/aluBus.vhd" 6 -1 0 } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns   " "Info:   Micro clock to output delay of source is 0.094 ns" {  } { { "aluBus.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/CSexperiment/ex2/aluBus.vhd" 16 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns   " "Info:   Micro setup delay of destination is 0.090 ns" {  } { { "aluBus.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/CSexperiment/ex2/aluBus.vhd" 16 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "49.589 ns - Longest register register " "Info: - Longest register to register delay is 49.589 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns dr1\[0\] 1 REG Unassigned 39 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = Unassigned; Fanout = 39; REG Node = 'dr1\[0\]'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { dr1[0] } "NODE_NAME" } } { "aluBus.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/CSexperiment/ex2/aluBus.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.645 ns) + CELL(0.619 ns) 1.264 ns Add5~1 2 COMB Unassigned 3 " "Info: 2: + IC(0.645 ns) + CELL(0.619 ns) = 1.264 ns; Loc. = Unassigned; Fanout = 3; COMB Node = 'Add5~1'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.264 ns" { dr1[0] Add5~1 } "NODE_NAME" } } { "d:/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "d:/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.554 ns) + CELL(0.418 ns) 2.236 ns Add4~1 3 COMB Unassigned 1 " "Info: 3: + IC(0.554 ns) + CELL(0.418 ns) = 2.236 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'Add4~1'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.972 ns" { Add5~1 Add4~1 } "NODE_NAME" } } { "d:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "d:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.444 ns) + CELL(0.357 ns) 3.037 ns Mux7~6 4 COMB Unassigned 1 " "Info: 4: + IC(0.444 ns) + CELL(0.357 ns) = 3.037 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'Mux7~6'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.801 ns" { Add4~1 Mux7~6 } "NODE_NAME" } } { "aluBus.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/CSexperiment/ex2/aluBus.vhd" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.348 ns) + CELL(0.234 ns) 3.619 ns Mux7~8 5 COMB Unassigned 1 " "Info: 5: + IC(0.348 ns) + CELL(0.234 ns) = 3.619 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'Mux7~8'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.582 ns" { Mux7~6 Mux7~8 } "NODE_NAME" } } { "aluBus.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/CSexperiment/ex2/aluBus.vhd" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.671 ns) + CELL(0.053 ns) 4.343 ns Mux7~13 6 COMB Unassigned 2 " "Info: 6: + IC(0.671 ns) + CELL(0.053 ns) = 4.343 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'Mux7~13'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.724 ns" { Mux7~8 Mux7~13 } "NODE_NAME" } } { "aluBus.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/CSexperiment/ex2/aluBus.vhd" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.072 ns) 5.415 ns Mux7~47 7 COMB LOOP Unassigned 3 " "Info: 7: + IC(0.000 ns) + CELL(1.072 ns) = 5.415 ns; Loc. = Unassigned; Fanout = 3; COMB LOOP Node = 'Mux7~47'" { { "Info" "ITDB_PART_OF_SCC" "Mux7~47 Unassigned " "Info: Loc. = Unassigned; Node \"Mux7~47\"" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux7~47 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "Mux7~38 Unassigned " "Info: Loc. = Unassigned; Node \"Mux7~38\"" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux7~38 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "Mux7~35 Unassigned " "Info: Loc. = Unassigned; Node \"Mux7~35\"" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux7~35 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "Mux7~43 Unassigned " "Info: Loc. = Unassigned; Node \"Mux7~43\"" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux7~43 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux7~47 } "NODE_NAME" } } { "aluBus.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/CSexperiment/ex2/aluBus.vhd" 32 -1 0 } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux7~38 } "NODE_NAME" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux7~35 } "NODE_NAME" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux7~43 } "NODE_NAME" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.072 ns" { Mux7~13 Mux7~47 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.511 ns) + CELL(0.350 ns) 6.276 ns Add3~2 8 COMB Unassigned 3 " "Info: 8: + IC(0.511 ns) + CELL(0.350 ns) = 6.276 ns; Loc. = Unassigned; Fanout = 3; COMB Node = 'Add3~2'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.861 ns" { Mux7~47 Add3~2 } "NODE_NAME" } } { "d:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "d:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 153 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(5.425 ns) 11.701 ns Mux6~25 9 COMB LOOP Unassigned 3 " "Info: 9: + IC(0.000 ns) + CELL(5.425 ns) = 11.701 ns; Loc. = Unassigned; Fanout = 3; COMB LOOP Node = 'Mux6~25'" { { "Info" "ITDB_PART_OF_SCC" "Mux6~25 Unassigned " "Info: Loc. = Unassigned; Node \"Mux6~25\"" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux6~25 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "Mux6~5 Unassigned " "Info: Loc. = Unassigned; Node \"Mux6~5\"" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux6~5 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "Mux6~12 Unassigned " "Info: Loc. = Unassigned; Node \"Mux6~12\"" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux6~12 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "Mux6~8 Unassigned " "Info: Loc. = Unassigned; Node \"Mux6~8\"" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux6~8 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "Add3~5 Unassigned " "Info: Loc. = Unassigned; Node \"Add3~5\"" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Add3~5 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux6~25 } "NODE_NAME" } } { "aluBus.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/CSexperiment/ex2/aluBus.vhd" 32 -1 0 } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux6~5 } "NODE_NAME" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux6~12 } "NODE_NAME" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux6~8 } "NODE_NAME" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Add3~5 } "NODE_NAME" } } { "d:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "d:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 153 -1 0 } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "5.425 ns" { Add3~2 Mux6~25 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.129 ns) + CELL(0.350 ns) 12.180 ns Add3~6 10 COMB Unassigned 3 " "Info: 10: + IC(0.129 ns) + CELL(0.350 ns) = 12.180 ns; Loc. = Unassigned; Fanout = 3; COMB Node = 'Add3~6'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.479 ns" { Mux6~25 Add3~6 } "NODE_NAME" } } { "d:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "d:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 153 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(5.425 ns) 17.605 ns Mux5~12 11 COMB LOOP Unassigned 3 " "Info: 11: + IC(0.000 ns) + CELL(5.425 ns) = 17.605 ns; Loc. = Unassigned; Fanout = 3; COMB LOOP Node = 'Mux5~12'" { { "Info" "ITDB_PART_OF_SCC" "Mux5~4 Unassigned " "Info: Loc. = Unassigned; Node \"Mux5~4\"" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux5~4 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "Add3~9 Unassigned " "Info: Loc. = Unassigned; Node \"Add3~9\"" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Add3~9 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "Mux5~12 Unassigned " "Info: Loc. = Unassigned; Node \"Mux5~12\"" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux5~12 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "Mux5~2 Unassigned " "Info: Loc. = Unassigned; Node \"Mux5~2\"" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux5~2 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "Mux5~1 Unassigned " "Info: Loc. = Unassigned; Node \"Mux5~1\"" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux5~1 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux5~4 } "NODE_NAME" } } { "aluBus.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/CSexperiment/ex2/aluBus.vhd" 32 -1 0 } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Add3~9 } "NODE_NAME" } } { "d:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "d:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 153 -1 0 } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux5~12 } "NODE_NAME" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux5~2 } "NODE_NAME" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux5~1 } "NODE_NAME" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "5.425 ns" { Add3~6 Mux5~12 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.563 ns) + CELL(0.350 ns) 18.518 ns Add3~10 12 COMB Unassigned 3 " "Info: 12: + IC(0.563 ns) + CELL(0.350 ns) = 18.518 ns; Loc. = Unassigned; Fanout = 3; COMB Node = 'Add3~10'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.913 ns" { Mux5~12 Add3~10 } "NODE_NAME" } } { "d:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "d:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 153 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(5.425 ns) 23.943 ns Mux4~12 13 COMB LOOP Unassigned 3 " "Info: 13: + IC(0.000 ns) + CELL(5.425 ns) = 23.943 ns; Loc. = Unassigned; Fanout = 3; COMB LOOP Node = 'Mux4~12'" { { "Info" "ITDB_PART_OF_SCC" "Mux4~12 Unassigned " "Info: Loc. = Unassigned; Node \"Mux4~12\"" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux4~12 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "Mux4~2 Unassigned " "Info: Loc. = Unassigned; Node \"Mux4~2\"" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux4~2 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "Mux4~1 Unassigned " "Info: Loc. = Unassigned; Node \"Mux4~1\"" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux4~1 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "Mux4~4 Unassigned " "Info: Loc. = Unassigned; Node \"Mux4~4\"" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux4~4 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "Add3~13 Unassigned " "Info: Loc. = Unassigned; Node \"Add3~13\"" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Add3~13 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux4~12 } "NODE_NAME" } } { "aluBus.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/CSexperiment/ex2/aluBus.vhd" 32 -1 0 } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux4~2 } "NODE_NAME" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux4~1 } "NODE_NAME" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux4~4 } "NODE_NAME" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Add3~13 } "NODE_NAME" } } { "d:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "d:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 153 -1 0 } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "5.425 ns" { Add3~10 Mux4~12 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.129 ns) + CELL(0.350 ns) 24.422 ns Add3~14 14 COMB Unassigned 3 " "Info: 14: + IC(0.129 ns) + CELL(0.350 ns) = 24.422 ns; Loc. = Unassigned; Fanout = 3; COMB Node = 'Add3~14'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.479 ns" { Mux4~12 Add3~14 } "NODE_NAME" } } { "d:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "d:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 153 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(5.425 ns) 29.847 ns Mux3~12 15 COMB LOOP Unassigned 3 " "Info: 15: + IC(0.000 ns) + CELL(5.425 ns) = 29.847 ns; Loc. = Unassigned; Fanout = 3; COMB LOOP Node = 'Mux3~12'" { { "Info" "ITDB_PART_OF_SCC" "Mux3~4 Unassigned " "Info: Loc. = Unassigned; Node \"Mux3~4\"" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux3~4 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "Add3~17 Unassigned " "Info: Loc. = Unassigned; Node \"Add3~17\"" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Add3~17 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "Mux3~12 Unassigned " "Info: Loc. = Unassigned; Node \"Mux3~12\"" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux3~12 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "Mux3~2 Unassigned " "Info: Loc. = Unassigned; Node \"Mux3~2\"" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux3~2 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "Mux3~1 Unassigned " "Info: Loc. = Unassigned; Node \"Mux3~1\"" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux3~1 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux3~4 } "NODE_NAME" } } { "aluBus.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/CSexperiment/ex2/aluBus.vhd" 32 -1 0 } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Add3~17 } "NODE_NAME" } } { "d:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "d:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 153 -1 0 } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux3~12 } "NODE_NAME" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux3~2 } "NODE_NAME" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux3~1 } "NODE_NAME" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "5.425 ns" { Add3~14 Mux3~12 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.129 ns) + CELL(0.350 ns) 30.326 ns Add3~18 16 COMB Unassigned 3 " "Info: 16: + IC(0.129 ns) + CELL(0.350 ns) = 30.326 ns; Loc. = Unassigned; Fanout = 3; COMB Node = 'Add3~18'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.479 ns" { Mux3~12 Add3~18 } "NODE_NAME" } } { "d:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "d:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 153 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(5.425 ns) 35.751 ns Mux2~12 17 COMB LOOP Unassigned 3 " "Info: 17: + IC(0.000 ns) + CELL(5.425 ns) = 35.751 ns; Loc. = Unassigned; Fanout = 3; COMB LOOP Node = 'Mux2~12'" { { "Info" "ITDB_PART_OF_SCC" "Mux2~12 Unassigned " "Info: Loc. = Unassigned; Node \"Mux2~12\"" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux2~12 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "Mux2~2 Unassigned " "Info: Loc. = Unassigned; Node \"Mux2~2\"" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux2~2 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "Mux2~1 Unassigned " "Info: Loc. = Unassigned; Node \"Mux2~1\"" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux2~1 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "Mux2~4 Unassigned " "Info: Loc. = Unassigned; Node \"Mux2~4\"" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux2~4 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "Add3~21 Unassigned " "Info: Loc. = Unassigned; Node \"Add3~21\"" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Add3~21 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux2~12 } "NODE_NAME" } } { "aluBus.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/CSexperiment/ex2/aluBus.vhd" 32 -1 0 } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux2~2 } "NODE_NAME" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux2~1 } "NODE_NAME" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux2~4 } "NODE_NAME" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Add3~21 } "NODE_NAME" } } { "d:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "d:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 153 -1 0 } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "5.425 ns" { Add3~18 Mux2~12 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.129 ns) + CELL(0.350 ns) 36.230 ns Add3~22 18 COMB Unassigned 3 " "Info: 18: + IC(0.129 ns) + CELL(0.350 ns) = 36.230 ns; Loc. = Unassigned; Fanout = 3; COMB Node = 'Add3~22'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.479 ns" { Mux2~12 Add3~22 } "NODE_NAME" } } { "d:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "d:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 153 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(5.425 ns) 41.655 ns Mux1~12 19 COMB LOOP Unassigned 3 " "Info: 19: + IC(0.000 ns) + CELL(5.425 ns) = 41.655 ns; Loc. = Unassigned; Fanout = 3; COMB LOOP Node = 'Mux1~12'" { { "Info" "ITDB_PART_OF_SCC" "Mux1~4 Unassigned " "Info: Loc. = Unassigned; Node \"Mux1~4\"" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux1~4 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "Add3~25 Unassigned " "Info: Loc. = Unassigned; Node \"Add3~25\"" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Add3~25 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "Mux1~12 Unassigned " "Info: Loc. = Unassigned; Node \"Mux1~12\"" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux1~12 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "Mux1~2 Unassigned " "Info: Loc. = Unassigned; Node \"Mux1~2\"" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux1~2 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "Mux1~1 Unassigned " "Info: Loc. = Unassigned; Node \"Mux1~1\"" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux1~1 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux1~4 } "NODE_NAME" } } { "aluBus.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/CSexperiment/ex2/aluBus.vhd" 32 -1 0 } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Add3~25 } "NODE_NAME" } } { "d:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "d:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 153 -1 0 } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux1~12 } "NODE_NAME" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux1~2 } "NODE_NAME" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux1~1 } "NODE_NAME" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "5.425 ns" { Add3~22 Mux1~12 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.511 ns) + CELL(0.350 ns) 42.516 ns Add3~26 20 COMB Unassigned 2 " "Info: 20: + IC(0.511 ns) + CELL(0.350 ns) = 42.516 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'Add3~26'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.861 ns" { Mux1~12 Add3~26 } "NODE_NAME" } } { "d:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "d:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 153 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(5.387 ns) 47.903 ns Mux0~14 21 COMB LOOP Unassigned 2 " "Info: 21: + IC(0.000 ns) + CELL(5.387 ns) = 47.903 ns; Loc. = Unassigned; Fanout = 2; COMB LOOP Node = 'Mux0~14'" { { "Info" "ITDB_PART_OF_SCC" "Mux0~14 Unassigned " "Info: Loc. = Unassigned; Node \"Mux0~14\"" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux0~14 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "Add3~29 Unassigned " "Info: Loc. = Unassigned; Node \"Add3~29\"" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Add3~29 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "Mux0~13 Unassigned " "Info: Loc. = Unassigned; Node \"Mux0~13\"" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux0~13 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "Mux0~11 Unassigned " "Info: Loc. = Unassigned; Node \"Mux0~11\"" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux0~11 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "Mux0~10 Unassigned " "Info: Loc. = Unassigned; Node \"Mux0~10\"" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux0~10 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux0~14 } "NODE_NAME" } } { "aluBus.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/CSexperiment/ex2/aluBus.vhd" 32 -1 0 } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Add3~29 } "NODE_NAME" } } { "d:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "d:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 153 -1 0 } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux0~13 } "NODE_NAME" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux0~11 } "NODE_NAME" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux0~10 } "NODE_NAME" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "5.387 ns" { Add3~26 Mux0~14 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.129 ns) + CELL(0.272 ns) 48.304 ns bus_Reg\[7\]~56 22 COMB Unassigned 1 " "Info: 22: + IC(0.129 ns) + CELL(0.272 ns) = 48.304 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'bus_Reg\[7\]~56'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.401 ns" { Mux0~14 bus_Reg[7]~56 } "NODE_NAME" } } { "aluBus.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/CSexperiment/ex2/aluBus.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.247 ns) + CELL(0.154 ns) 48.705 ns bus_Reg\[7\]~57 23 COMB Unassigned 5 " "Info: 23: + IC(0.247 ns) + CELL(0.154 ns) = 48.705 ns; Loc. = Unassigned; Fanout = 5; COMB Node = 'bus_Reg\[7\]~57'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.401 ns" { bus_Reg[7]~56 bus_Reg[7]~57 } "NODE_NAME" } } { "aluBus.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/CSexperiment/ex2/aluBus.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.729 ns) + CELL(0.155 ns) 49.589 ns dr2\[7\] 24 REG Unassigned 20 " "Info: 24: + IC(0.729 ns) + CELL(0.155 ns) = 49.589 ns; Loc. = Unassigned; Fanout = 20; REG Node = 'dr2\[7\]'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.884 ns" { bus_Reg[7]~57 dr2[7] } "NODE_NAME" } } { "aluBus.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/CSexperiment/ex2/aluBus.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "43.721 ns ( 88.17 % ) " "Info: Total cell delay = 43.721 ns ( 88.17 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.868 ns ( 11.83 % ) " "Info: Total interconnect delay = 5.868 ns ( 11.83 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "49.589 ns" { dr1[0] Add5~1 Add4~1 Mux7~6 Mux7~8 Mux7~13 Mux7~47 Add3~2 Mux6~25 Add3~6 Mux5~12 Add3~10 Mux4~12 Add3~14 Mux3~12 Add3~18 Mux2~12 Add3~22 Mux1~12 Add3~26 Mux0~14 bus_Reg[7]~56 bus_Reg[7]~57 dr2[7] } "NODE_NAME" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "49.589 ns" { dr1[0] Add5~1 Add4~1 Mux7~6 Mux7~8 Mux7~13 Mux7~47 Add3~2 Mux6~25 Add3~6 Mux5~12 Add3~10 Mux4~12 Add3~14 Mux3~12 Add3~18 Mux2~12 Add3~22 Mux1~12 Add3~26 Mux0~14 bus_Reg[7]~56 bus_Reg[7]~57 dr2[7] } "NODE_NAME" } }  } 0 0 "Slack time is %5!s! between source %1!s! \"%2!s!\" and destination %3!s! \"%4!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "49.589 ns register register " "Info: Estimated most critical path is register to register delay of 49.589 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns dr1\[0\] 1 REG LAB_X30_Y10 39 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X30_Y10; Fanout = 39; REG Node = 'dr1\[0\]'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { dr1[0] } "NODE_NAME" } } { "aluBus.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/CSexperiment/ex2/aluBus.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.645 ns) + CELL(0.619 ns) 1.264 ns Add5~1 2 COMB LAB_X30_Y12 3 " "Info: 2: + IC(0.645 ns) + CELL(0.619 ns) = 1.264 ns; Loc. = LAB_X30_Y12; Fanout = 3; COMB Node = 'Add5~1'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.264 ns" { dr1[0] Add5~1 } "NODE_NAME" } } { "d:/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "d:/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.554 ns) + CELL(0.418 ns) 2.236 ns Add4~1 3 COMB LAB_X30_Y8 1 " "Info: 3: + IC(0.554 ns) + CELL(0.418 ns) = 2.236 ns; Loc. = LAB_X30_Y8; Fanout = 1; COMB Node = 'Add4~1'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.972 ns" { Add5~1 Add4~1 } "NODE_NAME" } } { "d:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "d:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.444 ns) + CELL(0.357 ns) 3.037 ns Mux7~6 4 COMB LAB_X31_Y10 1 " "Info: 4: + IC(0.444 ns) + CELL(0.357 ns) = 3.037 ns; Loc. = LAB_X31_Y10; Fanout = 1; COMB Node = 'Mux7~6'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.801 ns" { Add4~1 Mux7~6 } "NODE_NAME" } } { "aluBus.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/CSexperiment/ex2/aluBus.vhd" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.348 ns) + CELL(0.234 ns) 3.619 ns Mux7~8 5 COMB LAB_X31_Y10 1 " "Info: 5: + IC(0.348 ns) + CELL(0.234 ns) = 3.619 ns; Loc. = LAB_X31_Y10; Fanout = 1; COMB Node = 'Mux7~8'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.582 ns" { Mux7~6 Mux7~8 } "NODE_NAME" } } { "aluBus.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/CSexperiment/ex2/aluBus.vhd" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.671 ns) + CELL(0.053 ns) 4.343 ns Mux7~13 6 COMB LAB_X29_Y10 2 " "Info: 6: + IC(0.671 ns) + CELL(0.053 ns) = 4.343 ns; Loc. = LAB_X29_Y10; Fanout = 2; COMB Node = 'Mux7~13'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.724 ns" { Mux7~8 Mux7~13 } "NODE_NAME" } } { "aluBus.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/CSexperiment/ex2/aluBus.vhd" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.072 ns) 5.415 ns Mux7~47 7 COMB LOOP LAB_X29_Y10 3 " "Info: 7: + IC(0.000 ns) + CELL(1.072 ns) = 5.415 ns; Loc. = LAB_X29_Y10; Fanout = 3; COMB LOOP Node = 'Mux7~47'" { { "Info" "ITDB_PART_OF_SCC" "Mux7~47 LAB_X29_Y10 " "Info: Loc. = LAB_X29_Y10; Node \"Mux7~47\"" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux7~47 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "Mux7~38 LAB_X29_Y10 " "Info: Loc. = LAB_X29_Y10; Node \"Mux7~38\"" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux7~38 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "Mux7~35 LAB_X29_Y10 " "Info: Loc. = LAB_X29_Y10; Node \"Mux7~35\"" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux7~35 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "Mux7~43 LAB_X29_Y10 " "Info: Loc. = LAB_X29_Y10; Node \"Mux7~43\"" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux7~43 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux7~47 } "NODE_NAME" } } { "aluBus.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/CSexperiment/ex2/aluBus.vhd" 32 -1 0 } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux7~38 } "NODE_NAME" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux7~35 } "NODE_NAME" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux7~43 } "NODE_NAME" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.072 ns" { Mux7~13 Mux7~47 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.511 ns) + CELL(0.350 ns) 6.276 ns Add3~2 8 COMB LAB_X30_Y9 3 " "Info: 8: + IC(0.511 ns) + CELL(0.350 ns) = 6.276 ns; Loc. = LAB_X30_Y9; Fanout = 3; COMB Node = 'Add3~2'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.861 ns" { Mux7~47 Add3~2 } "NODE_NAME" } } { "d:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "d:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 153 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(5.425 ns) 11.701 ns Mux6~25 9 COMB LOOP LAB_X30_Y9 3 " "Info: 9: + IC(0.000 ns) + CELL(5.425 ns) = 11.701 ns; Loc. = LAB_X30_Y9; Fanout = 3; COMB LOOP Node = 'Mux6~25'" { { "Info" "ITDB_PART_OF_SCC" "Mux6~25 LAB_X30_Y9 " "Info: Loc. = LAB_X30_Y9; Node \"Mux6~25\"" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux6~25 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "Mux6~5 LAB_X31_Y9 " "Info: Loc. = LAB_X31_Y9; Node \"Mux6~5\"" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux6~5 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "Mux6~12 LAB_X31_Y13 " "Info: Loc. = LAB_X31_Y13; Node \"Mux6~12\"" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux6~12 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "Mux6~8 LAB_X30_Y11 " "Info: Loc. = LAB_X30_Y11; Node \"Mux6~8\"" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux6~8 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "Add3~5 LAB_X30_Y9 " "Info: Loc. = LAB_X30_Y9; Node \"Add3~5\"" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Add3~5 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux6~25 } "NODE_NAME" } } { "aluBus.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/CSexperiment/ex2/aluBus.vhd" 32 -1 0 } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux6~5 } "NODE_NAME" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux6~12 } "NODE_NAME" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux6~8 } "NODE_NAME" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Add3~5 } "NODE_NAME" } } { "d:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "d:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 153 -1 0 } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "5.425 ns" { Add3~2 Mux6~25 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.129 ns) + CELL(0.350 ns) 12.180 ns Add3~6 10 COMB LAB_X30_Y9 3 " "Info: 10: + IC(0.129 ns) + CELL(0.350 ns) = 12.180 ns; Loc. = LAB_X30_Y9; Fanout = 3; COMB Node = 'Add3~6'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.479 ns" { Mux6~25 Add3~6 } "NODE_NAME" } } { "d:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "d:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 153 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(5.425 ns) 17.605 ns Mux5~12 11 COMB LOOP LAB_X29_Y13 3 " "Info: 11: + IC(0.000 ns) + CELL(5.425 ns) = 17.605 ns; Loc. = LAB_X29_Y13; Fanout = 3; COMB LOOP Node = 'Mux5~12'" { { "Info" "ITDB_PART_OF_SCC" "Mux5~4 LAB_X31_Y13 " "Info: Loc. = LAB_X31_Y13; Node \"Mux5~4\"" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux5~4 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "Add3~9 LAB_X30_Y9 " "Info: Loc. = LAB_X30_Y9; Node \"Add3~9\"" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Add3~9 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "Mux5~12 LAB_X29_Y13 " "Info: Loc. = LAB_X29_Y13; Node \"Mux5~12\"" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux5~12 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "Mux5~2 LAB_X30_Y11 " "Info: Loc. = LAB_X30_Y11; Node \"Mux5~2\"" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux5~2 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "Mux5~1 LAB_X30_Y11 " "Info: Loc. = LAB_X30_Y11; Node \"Mux5~1\"" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux5~1 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux5~4 } "NODE_NAME" } } { "aluBus.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/CSexperiment/ex2/aluBus.vhd" 32 -1 0 } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Add3~9 } "NODE_NAME" } } { "d:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "d:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 153 -1 0 } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux5~12 } "NODE_NAME" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux5~2 } "NODE_NAME" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux5~1 } "NODE_NAME" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "5.425 ns" { Add3~6 Mux5~12 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.563 ns) + CELL(0.350 ns) 18.518 ns Add3~10 12 COMB LAB_X30_Y9 3 " "Info: 12: + IC(0.563 ns) + CELL(0.350 ns) = 18.518 ns; Loc. = LAB_X30_Y9; Fanout = 3; COMB Node = 'Add3~10'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.913 ns" { Mux5~12 Add3~10 } "NODE_NAME" } } { "d:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "d:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 153 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(5.425 ns) 23.943 ns Mux4~12 13 COMB LOOP LAB_X30_Y9 3 " "Info: 13: + IC(0.000 ns) + CELL(5.425 ns) = 23.943 ns; Loc. = LAB_X30_Y9; Fanout = 3; COMB LOOP Node = 'Mux4~12'" { { "Info" "ITDB_PART_OF_SCC" "Mux4~12 LAB_X30_Y9 " "Info: Loc. = LAB_X30_Y9; Node \"Mux4~12\"" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux4~12 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "Mux4~2 LAB_X30_Y13 " "Info: Loc. = LAB_X30_Y13; Node \"Mux4~2\"" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux4~2 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "Mux4~1 LAB_X29_Y9 " "Info: Loc. = LAB_X29_Y9; Node \"Mux4~1\"" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux4~1 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "Mux4~4 LAB_X30_Y13 " "Info: Loc. = LAB_X30_Y13; Node \"Mux4~4\"" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux4~4 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "Add3~13 LAB_X30_Y9 " "Info: Loc. = LAB_X30_Y9; Node \"Add3~13\"" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Add3~13 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux4~12 } "NODE_NAME" } } { "aluBus.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/CSexperiment/ex2/aluBus.vhd" 32 -1 0 } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux4~2 } "NODE_NAME" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux4~1 } "NODE_NAME" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux4~4 } "NODE_NAME" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Add3~13 } "NODE_NAME" } } { "d:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "d:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 153 -1 0 } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "5.425 ns" { Add3~10 Mux4~12 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.129 ns) + CELL(0.350 ns) 24.422 ns Add3~14 14 COMB LAB_X30_Y9 3 " "Info: 14: + IC(0.129 ns) + CELL(0.350 ns) = 24.422 ns; Loc. = LAB_X30_Y9; Fanout = 3; COMB Node = 'Add3~14'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.479 ns" { Mux4~12 Add3~14 } "NODE_NAME" } } { "d:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "d:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 153 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(5.425 ns) 29.847 ns Mux3~12 15 COMB LOOP LAB_X30_Y9 3 " "Info: 15: + IC(0.000 ns) + CELL(5.425 ns) = 29.847 ns; Loc. = LAB_X30_Y9; Fanout = 3; COMB LOOP Node = 'Mux3~12'" { { "Info" "ITDB_PART_OF_SCC" "Mux3~4 LAB_X30_Y13 " "Info: Loc. = LAB_X30_Y13; Node \"Mux3~4\"" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux3~4 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "Add3~17 LAB_X30_Y9 " "Info: Loc. = LAB_X30_Y9; Node \"Add3~17\"" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Add3~17 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "Mux3~12 LAB_X30_Y9 " "Info: Loc. = LAB_X30_Y9; Node \"Mux3~12\"" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux3~12 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "Mux3~2 LAB_X30_Y13 " "Info: Loc. = LAB_X30_Y13; Node \"Mux3~2\"" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux3~2 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "Mux3~1 LAB_X31_Y9 " "Info: Loc. = LAB_X31_Y9; Node \"Mux3~1\"" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux3~1 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux3~4 } "NODE_NAME" } } { "aluBus.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/CSexperiment/ex2/aluBus.vhd" 32 -1 0 } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Add3~17 } "NODE_NAME" } } { "d:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "d:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 153 -1 0 } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux3~12 } "NODE_NAME" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux3~2 } "NODE_NAME" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux3~1 } "NODE_NAME" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "5.425 ns" { Add3~14 Mux3~12 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.129 ns) + CELL(0.350 ns) 30.326 ns Add3~18 16 COMB LAB_X30_Y9 3 " "Info: 16: + IC(0.129 ns) + CELL(0.350 ns) = 30.326 ns; Loc. = LAB_X30_Y9; Fanout = 3; COMB Node = 'Add3~18'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.479 ns" { Mux3~12 Add3~18 } "NODE_NAME" } } { "d:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "d:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 153 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(5.425 ns) 35.751 ns Mux2~12 17 COMB LOOP LAB_X30_Y9 3 " "Info: 17: + IC(0.000 ns) + CELL(5.425 ns) = 35.751 ns; Loc. = LAB_X30_Y9; Fanout = 3; COMB LOOP Node = 'Mux2~12'" { { "Info" "ITDB_PART_OF_SCC" "Mux2~12 LAB_X30_Y9 " "Info: Loc. = LAB_X30_Y9; Node \"Mux2~12\"" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux2~12 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "Mux2~2 LAB_X30_Y12 " "Info: Loc. = LAB_X30_Y12; Node \"Mux2~2\"" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux2~2 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "Mux2~1 LAB_X29_Y9 " "Info: Loc. = LAB_X29_Y9; Node \"Mux2~1\"" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux2~1 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "Mux2~4 LAB_X30_Y12 " "Info: Loc. = LAB_X30_Y12; Node \"Mux2~4\"" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux2~4 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "Add3~21 LAB_X30_Y9 " "Info: Loc. = LAB_X30_Y9; Node \"Add3~21\"" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Add3~21 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux2~12 } "NODE_NAME" } } { "aluBus.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/CSexperiment/ex2/aluBus.vhd" 32 -1 0 } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux2~2 } "NODE_NAME" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux2~1 } "NODE_NAME" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux2~4 } "NODE_NAME" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Add3~21 } "NODE_NAME" } } { "d:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "d:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 153 -1 0 } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "5.425 ns" { Add3~18 Mux2~12 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.129 ns) + CELL(0.350 ns) 36.230 ns Add3~22 18 COMB LAB_X30_Y9 3 " "Info: 18: + IC(0.129 ns) + CELL(0.350 ns) = 36.230 ns; Loc. = LAB_X30_Y9; Fanout = 3; COMB Node = 'Add3~22'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.479 ns" { Mux2~12 Add3~22 } "NODE_NAME" } } { "d:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "d:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 153 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(5.425 ns) 41.655 ns Mux1~12 19 COMB LOOP LAB_X29_Y8 3 " "Info: 19: + IC(0.000 ns) + CELL(5.425 ns) = 41.655 ns; Loc. = LAB_X29_Y8; Fanout = 3; COMB LOOP Node = 'Mux1~12'" { { "Info" "ITDB_PART_OF_SCC" "Mux1~4 LAB_X30_Y12 " "Info: Loc. = LAB_X30_Y12; Node \"Mux1~4\"" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux1~4 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "Add3~25 LAB_X30_Y9 " "Info: Loc. = LAB_X30_Y9; Node \"Add3~25\"" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Add3~25 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "Mux1~12 LAB_X29_Y8 " "Info: Loc. = LAB_X29_Y8; Node \"Mux1~12\"" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux1~12 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "Mux1~2 LAB_X31_Y9 " "Info: Loc. = LAB_X31_Y9; Node \"Mux1~2\"" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux1~2 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "Mux1~1 LAB_X31_Y9 " "Info: Loc. = LAB_X31_Y9; Node \"Mux1~1\"" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux1~1 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux1~4 } "NODE_NAME" } } { "aluBus.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/CSexperiment/ex2/aluBus.vhd" 32 -1 0 } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Add3~25 } "NODE_NAME" } } { "d:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "d:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 153 -1 0 } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux1~12 } "NODE_NAME" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux1~2 } "NODE_NAME" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux1~1 } "NODE_NAME" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "5.425 ns" { Add3~22 Mux1~12 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.511 ns) + CELL(0.350 ns) 42.516 ns Add3~26 20 COMB LAB_X30_Y9 2 " "Info: 20: + IC(0.511 ns) + CELL(0.350 ns) = 42.516 ns; Loc. = LAB_X30_Y9; Fanout = 2; COMB Node = 'Add3~26'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.861 ns" { Mux1~12 Add3~26 } "NODE_NAME" } } { "d:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "d:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 153 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(5.387 ns) 47.903 ns Mux0~14 21 COMB LOOP LAB_X30_Y10 2 " "Info: 21: + IC(0.000 ns) + CELL(5.387 ns) = 47.903 ns; Loc. = LAB_X30_Y10; Fanout = 2; COMB LOOP Node = 'Mux0~14'" { { "Info" "ITDB_PART_OF_SCC" "Mux0~14 LAB_X30_Y10 " "Info: Loc. = LAB_X30_Y10; Node \"Mux0~14\"" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux0~14 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "Add3~29 LAB_X30_Y9 " "Info: Loc. = LAB_X30_Y9; Node \"Add3~29\"" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Add3~29 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "Mux0~13 LAB_X29_Y11 " "Info: Loc. = LAB_X29_Y11; Node \"Mux0~13\"" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux0~13 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "Mux0~11 LAB_X29_Y11 " "Info: Loc. = LAB_X29_Y11; Node \"Mux0~11\"" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux0~11 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "Mux0~10 LAB_X29_Y9 " "Info: Loc. = LAB_X29_Y9; Node \"Mux0~10\"" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux0~10 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux0~14 } "NODE_NAME" } } { "aluBus.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/CSexperiment/ex2/aluBus.vhd" 32 -1 0 } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Add3~29 } "NODE_NAME" } } { "d:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "d:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 153 -1 0 } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux0~13 } "NODE_NAME" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux0~11 } "NODE_NAME" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux0~10 } "NODE_NAME" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "5.387 ns" { Add3~26 Mux0~14 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.129 ns) + CELL(0.272 ns) 48.304 ns bus_Reg\[7\]~56 22 COMB LAB_X30_Y10 1 " "Info: 22: + IC(0.129 ns) + CELL(0.272 ns) = 48.304 ns; Loc. = LAB_X30_Y10; Fanout = 1; COMB Node = 'bus_Reg\[7\]~56'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.401 ns" { Mux0~14 bus_Reg[7]~56 } "NODE_NAME" } } { "aluBus.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/CSexperiment/ex2/aluBus.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.247 ns) + CELL(0.154 ns) 48.705 ns bus_Reg\[7\]~57 23 COMB LAB_X30_Y10 5 " "Info: 23: + IC(0.247 ns) + CELL(0.154 ns) = 48.705 ns; Loc. = LAB_X30_Y10; Fanout = 5; COMB Node = 'bus_Reg\[7\]~57'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.401 ns" { bus_Reg[7]~56 bus_Reg[7]~57 } "NODE_NAME" } } { "aluBus.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/CSexperiment/ex2/aluBus.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.729 ns) + CELL(0.155 ns) 49.589 ns dr2\[7\] 24 REG LAB_X31_Y11 20 " "Info: 24: + IC(0.729 ns) + CELL(0.155 ns) = 49.589 ns; Loc. = LAB_X31_Y11; Fanout = 20; REG Node = 'dr2\[7\]'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.884 ns" { bus_Reg[7]~57 dr2[7] } "NODE_NAME" } } { "aluBus.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/CSexperiment/ex2/aluBus.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "43.721 ns ( 88.17 % ) " "Info: Total cell delay = 43.721 ns ( 88.17 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.868 ns ( 11.83 % ) " "Info: Total interconnect delay = 5.868 ns ( 11.83 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "49.589 ns" { dr1[0] Add5~1 Add4~1 Mux7~6 Mux7~8 Mux7~13 Mux7~47 Add3~2 Mux6~25 Add3~6 Mux5~12 Add3~10 Mux4~12 Add3~14 Mux3~12 Add3~18 Mux2~12 Add3~22 Mux1~12 Add3~26 Mux0~14 bus_Reg[7]~56 bus_Reg[7]~57 dr2[7] } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Info: Average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "3 X27_Y0 X40_Y13 " "Info: Peak interconnect usage is 3% of the available device resources in the region that extends from location X27_Y0 to location X40_Y13" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Info: Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "8 " "Warning: Found 8 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "d\[0\] 0 " "Info: Pin \"d\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "d\[1\] 0 " "Info: Pin \"d\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "d\[2\] 0 " "Info: Pin \"d\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "d\[3\] 0 " "Info: Pin \"d\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "d\[4\] 0 " "Info: Pin \"d\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "d\[5\] 0 " "Info: Pin \"d\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "d\[6\] 0 " "Info: Pin \"d\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "d\[7\] 0 " "Info: Pin \"d\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_ALL_OUTPUT_ENABLE_GROUPS" "" "Info: Following groups of pins have the same output enable" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP" "d~18 " "Info: Following pins have the same output enable: d~18" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional d\[0\] 3.3-V LVTTL " "Info: Type bi-directional pin d\[0\] uses the 3.3-V LVTTL I/O standard" {  } { { "d:/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin/pin_planner.ppl" { d[0] } } } { "aluBus.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/CSexperiment/ex2/aluBus.vhd" 12 -1 0 } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { d[0] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 -1} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional d\[1\] 3.3-V LVTTL " "Info: Type bi-directional pin d\[1\] uses the 3.3-V LVTTL I/O standard" {  } { { "d:/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin/pin_planner.ppl" { d[1] } } } { "aluBus.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/CSexperiment/ex2/aluBus.vhd" 12 -1 0 } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { d[1] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 -1} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional d\[2\] 3.3-V LVTTL " "Info: Type bi-directional pin d\[2\] uses the 3.3-V LVTTL I/O standard" {  } { { "d:/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin/pin_planner.ppl" { d[2] } } } { "aluBus.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/CSexperiment/ex2/aluBus.vhd" 12 -1 0 } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { d[2] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 -1} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional d\[3\] 3.3-V LVTTL " "Info: Type bi-directional pin d\[3\] uses the 3.3-V LVTTL I/O standard" {  } { { "d:/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin/pin_planner.ppl" { d[3] } } } { "aluBus.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/CSexperiment/ex2/aluBus.vhd" 12 -1 0 } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { d[3] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 -1} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional d\[4\] 3.3-V LVTTL " "Info: Type bi-directional pin d\[4\] uses the 3.3-V LVTTL I/O standard" {  } { { "d:/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin/pin_planner.ppl" { d[4] } } } { "aluBus.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/CSexperiment/ex2/aluBus.vhd" 12 -1 0 } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { d[4] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 -1} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional d\[5\] 3.3-V LVTTL " "Info: Type bi-directional pin d\[5\] uses the 3.3-V LVTTL I/O standard" {  } { { "d:/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin/pin_planner.ppl" { d[5] } } } { "aluBus.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/CSexperiment/ex2/aluBus.vhd" 12 -1 0 } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { d[5] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 -1} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional d\[6\] 3.3-V LVTTL " "Info: Type bi-directional pin d\[6\] uses the 3.3-V LVTTL I/O standard" {  } { { "d:/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin/pin_planner.ppl" { d[6] } } } { "aluBus.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/CSexperiment/ex2/aluBus.vhd" 12 -1 0 } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { d[6] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 -1} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional d\[7\] 3.3-V LVTTL " "Info: Type bi-directional pin d\[7\] uses the 3.3-V LVTTL I/O standard" {  } { { "d:/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin/pin_planner.ppl" { d[7] } } } { "aluBus.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/CSexperiment/ex2/aluBus.vhd" 12 -1 0 } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { d[7] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 -1}  } {  } 0 0 "Following pins have the same output enable: %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following groups of pins have the same output enable" 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 0 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "297 " "Info: Peak virtual memory: 297 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Mar 09 14:29:37 2021 " "Info: Processing ended: Tue Mar 09 14:29:37 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Info: Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Info: Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II " "Info: Running Quartus II Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition " "Info: Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Mar 09 14:29:38 2021 " "Info: Processing started: Tue Mar 09 14:29:38 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off aluBus -c aluBus " "Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off aluBus -c aluBus" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Info: Writing out detailed assembly data for power analysis" {  } {  } 0 0 "Writing out detailed assembly data for power analysis" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Info: Assembler is generating device programming files" {  } {  } 0 0 "Assembler is generating device programming files" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II " "Info: Quartus II Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "253 " "Info: Peak virtual memory: 253 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Mar 09 14:29:39 2021 " "Info: Processing ended: Tue Mar 09 14:29:39 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition " "Info: Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Mar 09 14:29:40 2021 " "Info: Processing started: Tue Mar 09 14:29:40 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off aluBus -c aluBus --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off aluBus -c aluBus --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_SCC_LOOP" "5 " "Warning: Found combinational loop of 5 nodes" { { "Warning" "WTAN_SCC_NODE" "Mux0~14 " "Warning: Node \"Mux0~14\"" {  } { { "aluBus.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/CSexperiment/ex2/aluBus.vhd" 32 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "Add3~29 " "Warning: Node \"Add3~29\"" {  } { { "d:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "d:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 153 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "Mux0~10 " "Warning: Node \"Mux0~10\"" {  } { { "aluBus.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/CSexperiment/ex2/aluBus.vhd" 32 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "Mux0~11 " "Warning: Node \"Mux0~11\"" {  } { { "aluBus.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/CSexperiment/ex2/aluBus.vhd" 32 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "Mux0~13 " "Warning: Node \"Mux0~13\"" {  } { { "aluBus.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/CSexperiment/ex2/aluBus.vhd" 32 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "aluBus.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/CSexperiment/ex2/aluBus.vhd" 32 -1 0 } } { "d:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "d:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 153 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1}
{ "Warning" "WTAN_SCC_LOOP" "5 " "Warning: Found combinational loop of 5 nodes" { { "Warning" "WTAN_SCC_NODE" "Mux1~12 " "Warning: Node \"Mux1~12\"" {  } { { "aluBus.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/CSexperiment/ex2/aluBus.vhd" 32 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "Add3~25 " "Warning: Node \"Add3~25\"" {  } { { "d:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "d:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 153 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "Mux1~1 " "Warning: Node \"Mux1~1\"" {  } { { "aluBus.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/CSexperiment/ex2/aluBus.vhd" 32 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "Mux1~2 " "Warning: Node \"Mux1~2\"" {  } { { "aluBus.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/CSexperiment/ex2/aluBus.vhd" 32 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "Mux1~4 " "Warning: Node \"Mux1~4\"" {  } { { "aluBus.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/CSexperiment/ex2/aluBus.vhd" 32 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "aluBus.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/CSexperiment/ex2/aluBus.vhd" 32 -1 0 } } { "d:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "d:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 153 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1}
{ "Warning" "WTAN_SCC_LOOP" "5 " "Warning: Found combinational loop of 5 nodes" { { "Warning" "WTAN_SCC_NODE" "Mux2~12 " "Warning: Node \"Mux2~12\"" {  } { { "aluBus.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/CSexperiment/ex2/aluBus.vhd" 32 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "Add3~21 " "Warning: Node \"Add3~21\"" {  } { { "d:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "d:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 153 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "Mux2~1 " "Warning: Node \"Mux2~1\"" {  } { { "aluBus.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/CSexperiment/ex2/aluBus.vhd" 32 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "Mux2~2 " "Warning: Node \"Mux2~2\"" {  } { { "aluBus.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/CSexperiment/ex2/aluBus.vhd" 32 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "Mux2~4 " "Warning: Node \"Mux2~4\"" {  } { { "aluBus.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/CSexperiment/ex2/aluBus.vhd" 32 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "aluBus.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/CSexperiment/ex2/aluBus.vhd" 32 -1 0 } } { "d:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "d:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 153 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1}
{ "Warning" "WTAN_SCC_LOOP" "5 " "Warning: Found combinational loop of 5 nodes" { { "Warning" "WTAN_SCC_NODE" "Mux3~12 " "Warning: Node \"Mux3~12\"" {  } { { "aluBus.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/CSexperiment/ex2/aluBus.vhd" 32 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "Add3~17 " "Warning: Node \"Add3~17\"" {  } { { "d:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "d:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 153 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "Mux3~1 " "Warning: Node \"Mux3~1\"" {  } { { "aluBus.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/CSexperiment/ex2/aluBus.vhd" 32 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "Mux3~2 " "Warning: Node \"Mux3~2\"" {  } { { "aluBus.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/CSexperiment/ex2/aluBus.vhd" 32 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "Mux3~4 " "Warning: Node \"Mux3~4\"" {  } { { "aluBus.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/CSexperiment/ex2/aluBus.vhd" 32 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "aluBus.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/CSexperiment/ex2/aluBus.vhd" 32 -1 0 } } { "d:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "d:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 153 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1}
{ "Warning" "WTAN_SCC_LOOP" "5 " "Warning: Found combinational loop of 5 nodes" { { "Warning" "WTAN_SCC_NODE" "Mux4~12 " "Warning: Node \"Mux4~12\"" {  } { { "aluBus.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/CSexperiment/ex2/aluBus.vhd" 32 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "Add3~13 " "Warning: Node \"Add3~13\"" {  } { { "d:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "d:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 153 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "Mux4~1 " "Warning: Node \"Mux4~1\"" {  } { { "aluBus.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/CSexperiment/ex2/aluBus.vhd" 32 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "Mux4~2 " "Warning: Node \"Mux4~2\"" {  } { { "aluBus.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/CSexperiment/ex2/aluBus.vhd" 32 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "Mux4~4 " "Warning: Node \"Mux4~4\"" {  } { { "aluBus.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/CSexperiment/ex2/aluBus.vhd" 32 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "aluBus.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/CSexperiment/ex2/aluBus.vhd" 32 -1 0 } } { "d:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "d:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 153 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1}
{ "Warning" "WTAN_SCC_LOOP" "5 " "Warning: Found combinational loop of 5 nodes" { { "Warning" "WTAN_SCC_NODE" "Mux5~12 " "Warning: Node \"Mux5~12\"" {  } { { "aluBus.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/CSexperiment/ex2/aluBus.vhd" 32 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "Add3~9 " "Warning: Node \"Add3~9\"" {  } { { "d:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "d:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 153 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "Mux5~1 " "Warning: Node \"Mux5~1\"" {  } { { "aluBus.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/CSexperiment/ex2/aluBus.vhd" 32 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "Mux5~2 " "Warning: Node \"Mux5~2\"" {  } { { "aluBus.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/CSexperiment/ex2/aluBus.vhd" 32 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "Mux5~4 " "Warning: Node \"Mux5~4\"" {  } { { "aluBus.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/CSexperiment/ex2/aluBus.vhd" 32 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "aluBus.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/CSexperiment/ex2/aluBus.vhd" 32 -1 0 } } { "d:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "d:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 153 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1}
{ "Warning" "WTAN_SCC_LOOP" "5 " "Warning: Found combinational loop of 5 nodes" { { "Warning" "WTAN_SCC_NODE" "Mux6~25 " "Warning: Node \"Mux6~25\"" {  } { { "aluBus.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/CSexperiment/ex2/aluBus.vhd" 32 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "Add3~5 " "Warning: Node \"Add3~5\"" {  } { { "d:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "d:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 153 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "Mux6~5 " "Warning: Node \"Mux6~5\"" {  } { { "aluBus.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/CSexperiment/ex2/aluBus.vhd" 32 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "Mux6~8 " "Warning: Node \"Mux6~8\"" {  } { { "aluBus.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/CSexperiment/ex2/aluBus.vhd" 32 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "Mux6~12 " "Warning: Node \"Mux6~12\"" {  } { { "aluBus.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/CSexperiment/ex2/aluBus.vhd" 32 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "aluBus.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/CSexperiment/ex2/aluBus.vhd" 32 -1 0 } } { "d:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "d:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 153 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1}
{ "Warning" "WTAN_SCC_LOOP" "4 " "Warning: Found combinational loop of 4 nodes" { { "Warning" "WTAN_SCC_NODE" "Mux7~47 " "Warning: Node \"Mux7~47\"" {  } { { "aluBus.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/CSexperiment/ex2/aluBus.vhd" 32 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "Mux7~35 " "Warning: Node \"Mux7~35\"" {  } { { "aluBus.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/CSexperiment/ex2/aluBus.vhd" 32 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "Mux7~38 " "Warning: Node \"Mux7~38\"" {  } { { "aluBus.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/CSexperiment/ex2/aluBus.vhd" 32 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "Mux7~43 " "Warning: Node \"Mux7~43\"" {  } { { "aluBus.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/CSexperiment/ex2/aluBus.vhd" 32 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "aluBus.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/CSexperiment/ex2/aluBus.vhd" 32 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "Clk " "Info: Assuming node \"Clk\" is an undefined clock" {  } { { "aluBus.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/CSexperiment/ex2/aluBus.vhd" 6 -1 0 } } { "d:/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus/bin/Assignment Editor.qase" 1 { { 0 "Clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "Clk register dr1\[0\] register r4\[7\] 31.41 MHz 31.839 ns Internal " "Info: Clock \"Clk\" has Internal fmax of 31.41 MHz between source register \"dr1\[0\]\" and destination register \"r4\[7\]\" (period= 31.839 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "31.655 ns + Longest register register " "Info: + Longest register to register delay is 31.655 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns dr1\[0\] 1 REG LCFF_X30_Y10_N23 39 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X30_Y10_N23; Fanout = 39; REG Node = 'dr1\[0\]'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { dr1[0] } "NODE_NAME" } } { "aluBus.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/CSexperiment/ex2/aluBus.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.742 ns) + CELL(0.491 ns) 1.233 ns Add5~1 2 COMB LCCOMB_X30_Y12_N0 3 " "Info: 2: + IC(0.742 ns) + CELL(0.491 ns) = 1.233 ns; Loc. = LCCOMB_X30_Y12_N0; Fanout = 3; COMB Node = 'Add5~1'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.233 ns" { dr1[0] Add5~1 } "NODE_NAME" } } { "d:/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "d:/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.652 ns) + CELL(0.418 ns) 2.303 ns Add4~1 3 COMB LCCOMB_X30_Y8_N0 1 " "Info: 3: + IC(0.652 ns) + CELL(0.418 ns) = 2.303 ns; Loc. = LCCOMB_X30_Y8_N0; Fanout = 1; COMB Node = 'Add4~1'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.070 ns" { Add5~1 Add4~1 } "NODE_NAME" } } { "d:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "d:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.591 ns) + CELL(0.053 ns) 2.947 ns Mux7~6 4 COMB LCCOMB_X31_Y10_N28 1 " "Info: 4: + IC(0.591 ns) + CELL(0.053 ns) = 2.947 ns; Loc. = LCCOMB_X31_Y10_N28; Fanout = 1; COMB Node = 'Mux7~6'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.644 ns" { Add4~1 Mux7~6 } "NODE_NAME" } } { "aluBus.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/CSexperiment/ex2/aluBus.vhd" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.205 ns) + CELL(0.234 ns) 3.386 ns Mux7~8 5 COMB LCCOMB_X31_Y10_N20 1 " "Info: 5: + IC(0.205 ns) + CELL(0.234 ns) = 3.386 ns; Loc. = LCCOMB_X31_Y10_N20; Fanout = 1; COMB Node = 'Mux7~8'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.439 ns" { Mux7~6 Mux7~8 } "NODE_NAME" } } { "aluBus.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/CSexperiment/ex2/aluBus.vhd" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.471 ns) + CELL(0.053 ns) 3.910 ns Mux7~13 6 COMB LCCOMB_X29_Y10_N0 2 " "Info: 6: + IC(0.471 ns) + CELL(0.053 ns) = 3.910 ns; Loc. = LCCOMB_X29_Y10_N0; Fanout = 2; COMB Node = 'Mux7~13'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.524 ns" { Mux7~8 Mux7~13 } "NODE_NAME" } } { "aluBus.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/CSexperiment/ex2/aluBus.vhd" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.482 ns) 4.392 ns Mux7~47 7 COMB LOOP LCCOMB_X29_Y10_N14 3 " "Info: 7: + IC(0.000 ns) + CELL(0.482 ns) = 4.392 ns; Loc. = LCCOMB_X29_Y10_N14; Fanout = 3; COMB LOOP Node = 'Mux7~47'" { { "Info" "ITDB_PART_OF_SCC" "Mux7~47 LCCOMB_X29_Y10_N14 " "Info: Loc. = LCCOMB_X29_Y10_N14; Node \"Mux7~47\"" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux7~47 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "Mux7~35 LCCOMB_X29_Y10_N10 " "Info: Loc. = LCCOMB_X29_Y10_N10; Node \"Mux7~35\"" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux7~35 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "Mux7~43 LCCOMB_X29_Y10_N16 " "Info: Loc. = LCCOMB_X29_Y10_N16; Node \"Mux7~43\"" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux7~43 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "Mux7~38 LCCOMB_X29_Y10_N28 " "Info: Loc. = LCCOMB_X29_Y10_N28; Node \"Mux7~38\"" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux7~38 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux7~47 } "NODE_NAME" } } { "aluBus.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/CSexperiment/ex2/aluBus.vhd" 32 -1 0 } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux7~35 } "NODE_NAME" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux7~43 } "NODE_NAME" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux7~38 } "NODE_NAME" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.482 ns" { Mux7~13 Mux7~47 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.573 ns) + CELL(0.309 ns) 5.274 ns Add3~2 8 COMB LCCOMB_X30_Y9_N16 3 " "Info: 8: + IC(0.573 ns) + CELL(0.309 ns) = 5.274 ns; Loc. = LCCOMB_X30_Y9_N16; Fanout = 3; COMB Node = 'Add3~2'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.882 ns" { Mux7~47 Add3~2 } "NODE_NAME" } } { "d:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "d:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 153 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(3.516 ns) 8.790 ns Mux6~25 9 COMB LOOP LCCOMB_X30_Y9_N12 3 " "Info: 9: + IC(0.000 ns) + CELL(3.516 ns) = 8.790 ns; Loc. = LCCOMB_X30_Y9_N12; Fanout = 3; COMB LOOP Node = 'Mux6~25'" { { "Info" "ITDB_PART_OF_SCC" "Mux6~25 LCCOMB_X30_Y9_N12 " "Info: Loc. = LCCOMB_X30_Y9_N12; Node \"Mux6~25\"" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux6~25 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "Mux6~8 LCCOMB_X30_Y11_N6 " "Info: Loc. = LCCOMB_X30_Y11_N6; Node \"Mux6~8\"" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux6~8 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "Mux6~5 LCCOMB_X31_Y9_N18 " "Info: Loc. = LCCOMB_X31_Y9_N18; Node \"Mux6~5\"" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux6~5 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "Add3~5 LCCOMB_X30_Y9_N18 " "Info: Loc. = LCCOMB_X30_Y9_N18; Node \"Add3~5\"" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Add3~5 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "Mux6~12 LCCOMB_X31_Y13_N24 " "Info: Loc. = LCCOMB_X31_Y13_N24; Node \"Mux6~12\"" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux6~12 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux6~25 } "NODE_NAME" } } { "aluBus.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/CSexperiment/ex2/aluBus.vhd" 32 -1 0 } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux6~8 } "NODE_NAME" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux6~5 } "NODE_NAME" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Add3~5 } "NODE_NAME" } } { "d:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "d:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 153 -1 0 } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux6~12 } "NODE_NAME" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "3.516 ns" { Add3~2 Mux6~25 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.220 ns) + CELL(0.350 ns) 9.360 ns Add3~6 10 COMB LCCOMB_X30_Y9_N18 3 " "Info: 10: + IC(0.220 ns) + CELL(0.350 ns) = 9.360 ns; Loc. = LCCOMB_X30_Y9_N18; Fanout = 3; COMB Node = 'Add3~6'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.570 ns" { Mux6~25 Add3~6 } "NODE_NAME" } } { "d:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "d:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 153 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.821 ns) 12.181 ns Mux5~12 11 COMB LOOP LCCOMB_X29_Y13_N16 3 " "Info: 11: + IC(0.000 ns) + CELL(2.821 ns) = 12.181 ns; Loc. = LCCOMB_X29_Y13_N16; Fanout = 3; COMB LOOP Node = 'Mux5~12'" { { "Info" "ITDB_PART_OF_SCC" "Mux5~12 LCCOMB_X29_Y13_N16 " "Info: Loc. = LCCOMB_X29_Y13_N16; Node \"Mux5~12\"" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux5~12 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "Mux5~4 LCCOMB_X31_Y13_N28 " "Info: Loc. = LCCOMB_X31_Y13_N28; Node \"Mux5~4\"" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux5~4 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "Mux5~2 LCCOMB_X30_Y11_N12 " "Info: Loc. = LCCOMB_X30_Y11_N12; Node \"Mux5~2\"" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux5~2 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "Mux5~1 LCCOMB_X30_Y11_N8 " "Info: Loc. = LCCOMB_X30_Y11_N8; Node \"Mux5~1\"" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux5~1 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "Add3~9 LCCOMB_X30_Y9_N20 " "Info: Loc. = LCCOMB_X30_Y9_N20; Node \"Add3~9\"" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Add3~9 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux5~12 } "NODE_NAME" } } { "aluBus.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/CSexperiment/ex2/aluBus.vhd" 32 -1 0 } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux5~4 } "NODE_NAME" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux5~2 } "NODE_NAME" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux5~1 } "NODE_NAME" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Add3~9 } "NODE_NAME" } } { "d:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "d:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 153 -1 0 } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.821 ns" { Add3~6 Mux5~12 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.938 ns) + CELL(0.350 ns) 13.469 ns Add3~10 12 COMB LCCOMB_X30_Y9_N20 3 " "Info: 12: + IC(0.938 ns) + CELL(0.350 ns) = 13.469 ns; Loc. = LCCOMB_X30_Y9_N20; Fanout = 3; COMB Node = 'Add3~10'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.288 ns" { Mux5~12 Add3~10 } "NODE_NAME" } } { "d:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "d:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 153 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(3.098 ns) 16.567 ns Mux4~12 13 COMB LOOP LCCOMB_X30_Y9_N8 3 " "Info: 13: + IC(0.000 ns) + CELL(3.098 ns) = 16.567 ns; Loc. = LCCOMB_X30_Y9_N8; Fanout = 3; COMB LOOP Node = 'Mux4~12'" { { "Info" "ITDB_PART_OF_SCC" "Mux4~12 LCCOMB_X30_Y9_N8 " "Info: Loc. = LCCOMB_X30_Y9_N8; Node \"Mux4~12\"" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux4~12 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "Mux4~4 LCCOMB_X30_Y13_N4 " "Info: Loc. = LCCOMB_X30_Y13_N4; Node \"Mux4~4\"" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux4~4 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "Mux4~2 LCCOMB_X30_Y13_N0 " "Info: Loc. = LCCOMB_X30_Y13_N0; Node \"Mux4~2\"" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux4~2 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "Mux4~1 LCCOMB_X29_Y9_N20 " "Info: Loc. = LCCOMB_X29_Y9_N20; Node \"Mux4~1\"" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux4~1 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "Add3~13 LCCOMB_X30_Y9_N22 " "Info: Loc. = LCCOMB_X30_Y9_N22; Node \"Add3~13\"" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Add3~13 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux4~12 } "NODE_NAME" } } { "aluBus.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/CSexperiment/ex2/aluBus.vhd" 32 -1 0 } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux4~4 } "NODE_NAME" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux4~2 } "NODE_NAME" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux4~1 } "NODE_NAME" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Add3~13 } "NODE_NAME" } } { "d:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "d:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 153 -1 0 } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "3.098 ns" { Add3~10 Mux4~12 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.220 ns) + CELL(0.350 ns) 17.137 ns Add3~14 14 COMB LCCOMB_X30_Y9_N22 3 " "Info: 14: + IC(0.220 ns) + CELL(0.350 ns) = 17.137 ns; Loc. = LCCOMB_X30_Y9_N22; Fanout = 3; COMB Node = 'Add3~14'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.570 ns" { Mux4~12 Add3~14 } "NODE_NAME" } } { "d:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "d:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 153 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.892 ns) 20.029 ns Mux3~12 15 COMB LOOP LCCOMB_X30_Y9_N4 3 " "Info: 15: + IC(0.000 ns) + CELL(2.892 ns) = 20.029 ns; Loc. = LCCOMB_X30_Y9_N4; Fanout = 3; COMB LOOP Node = 'Mux3~12'" { { "Info" "ITDB_PART_OF_SCC" "Mux3~12 LCCOMB_X30_Y9_N4 " "Info: Loc. = LCCOMB_X30_Y9_N4; Node \"Mux3~12\"" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux3~12 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "Mux3~4 LCCOMB_X30_Y13_N12 " "Info: Loc. = LCCOMB_X30_Y13_N12; Node \"Mux3~4\"" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux3~4 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "Mux3~2 LCCOMB_X30_Y13_N10 " "Info: Loc. = LCCOMB_X30_Y13_N10; Node \"Mux3~2\"" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux3~2 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "Mux3~1 LCCOMB_X31_Y9_N20 " "Info: Loc. = LCCOMB_X31_Y9_N20; Node \"Mux3~1\"" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux3~1 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "Add3~17 LCCOMB_X30_Y9_N24 " "Info: Loc. = LCCOMB_X30_Y9_N24; Node \"Add3~17\"" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Add3~17 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux3~12 } "NODE_NAME" } } { "aluBus.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/CSexperiment/ex2/aluBus.vhd" 32 -1 0 } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux3~4 } "NODE_NAME" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux3~2 } "NODE_NAME" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux3~1 } "NODE_NAME" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Add3~17 } "NODE_NAME" } } { "d:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "d:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 153 -1 0 } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.892 ns" { Add3~14 Mux3~12 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.209 ns) + CELL(0.309 ns) 20.547 ns Add3~18 16 COMB LCCOMB_X30_Y9_N24 3 " "Info: 16: + IC(0.209 ns) + CELL(0.309 ns) = 20.547 ns; Loc. = LCCOMB_X30_Y9_N24; Fanout = 3; COMB Node = 'Add3~18'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.518 ns" { Mux3~12 Add3~18 } "NODE_NAME" } } { "d:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "d:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 153 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.805 ns) 23.352 ns Mux2~12 17 COMB LOOP LCCOMB_X30_Y9_N0 3 " "Info: 17: + IC(0.000 ns) + CELL(2.805 ns) = 23.352 ns; Loc. = LCCOMB_X30_Y9_N0; Fanout = 3; COMB LOOP Node = 'Mux2~12'" { { "Info" "ITDB_PART_OF_SCC" "Mux2~12 LCCOMB_X30_Y9_N0 " "Info: Loc. = LCCOMB_X30_Y9_N0; Node \"Mux2~12\"" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux2~12 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "Mux2~2 LCCOMB_X30_Y12_N20 " "Info: Loc. = LCCOMB_X30_Y12_N20; Node \"Mux2~2\"" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux2~2 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "Mux2~1 LCCOMB_X29_Y9_N26 " "Info: Loc. = LCCOMB_X29_Y9_N26; Node \"Mux2~1\"" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux2~1 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "Mux2~4 LCCOMB_X30_Y12_N26 " "Info: Loc. = LCCOMB_X30_Y12_N26; Node \"Mux2~4\"" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux2~4 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "Add3~21 LCCOMB_X30_Y9_N26 " "Info: Loc. = LCCOMB_X30_Y9_N26; Node \"Add3~21\"" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Add3~21 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux2~12 } "NODE_NAME" } } { "aluBus.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/CSexperiment/ex2/aluBus.vhd" 32 -1 0 } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux2~2 } "NODE_NAME" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux2~1 } "NODE_NAME" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux2~4 } "NODE_NAME" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Add3~21 } "NODE_NAME" } } { "d:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "d:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 153 -1 0 } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.805 ns" { Add3~18 Mux2~12 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.218 ns) + CELL(0.309 ns) 23.879 ns Add3~22 18 COMB LCCOMB_X30_Y9_N26 3 " "Info: 18: + IC(0.218 ns) + CELL(0.309 ns) = 23.879 ns; Loc. = LCCOMB_X30_Y9_N26; Fanout = 3; COMB Node = 'Add3~22'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.527 ns" { Mux2~12 Add3~22 } "NODE_NAME" } } { "d:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "d:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 153 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.580 ns) 26.459 ns Mux1~12 19 COMB LOOP LCCOMB_X29_Y8_N0 3 " "Info: 19: + IC(0.000 ns) + CELL(2.580 ns) = 26.459 ns; Loc. = LCCOMB_X29_Y8_N0; Fanout = 3; COMB LOOP Node = 'Mux1~12'" { { "Info" "ITDB_PART_OF_SCC" "Mux1~4 LCCOMB_X30_Y12_N30 " "Info: Loc. = LCCOMB_X30_Y12_N30; Node \"Mux1~4\"" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux1~4 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "Mux1~2 LCCOMB_X31_Y9_N30 " "Info: Loc. = LCCOMB_X31_Y9_N30; Node \"Mux1~2\"" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux1~2 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "Mux1~1 LCCOMB_X31_Y9_N24 " "Info: Loc. = LCCOMB_X31_Y9_N24; Node \"Mux1~1\"" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux1~1 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "Add3~25 LCCOMB_X30_Y9_N28 " "Info: Loc. = LCCOMB_X30_Y9_N28; Node \"Add3~25\"" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Add3~25 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "Mux1~12 LCCOMB_X29_Y8_N0 " "Info: Loc. = LCCOMB_X29_Y8_N0; Node \"Mux1~12\"" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux1~12 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux1~4 } "NODE_NAME" } } { "aluBus.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/CSexperiment/ex2/aluBus.vhd" 32 -1 0 } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux1~2 } "NODE_NAME" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux1~1 } "NODE_NAME" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Add3~25 } "NODE_NAME" } } { "d:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "d:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 153 -1 0 } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux1~12 } "NODE_NAME" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.580 ns" { Add3~22 Mux1~12 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.559 ns) + CELL(0.309 ns) 27.327 ns Add3~26 20 COMB LCCOMB_X30_Y9_N28 2 " "Info: 20: + IC(0.559 ns) + CELL(0.309 ns) = 27.327 ns; Loc. = LCCOMB_X30_Y9_N28; Fanout = 2; COMB Node = 'Add3~26'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.868 ns" { Mux1~12 Add3~26 } "NODE_NAME" } } { "d:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "d:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 153 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.617 ns) 29.944 ns Mux0~14 21 COMB LOOP LCCOMB_X30_Y10_N16 2 " "Info: 21: + IC(0.000 ns) + CELL(2.617 ns) = 29.944 ns; Loc. = LCCOMB_X30_Y10_N16; Fanout = 2; COMB LOOP Node = 'Mux0~14'" { { "Info" "ITDB_PART_OF_SCC" "Mux0~14 LCCOMB_X30_Y10_N16 " "Info: Loc. = LCCOMB_X30_Y10_N16; Node \"Mux0~14\"" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux0~14 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "Mux0~11 LCCOMB_X29_Y11_N8 " "Info: Loc. = LCCOMB_X29_Y11_N8; Node \"Mux0~11\"" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux0~11 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "Mux0~10 LCCOMB_X29_Y9_N28 " "Info: Loc. = LCCOMB_X29_Y9_N28; Node \"Mux0~10\"" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux0~10 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "Mux0~13 LCCOMB_X29_Y11_N12 " "Info: Loc. = LCCOMB_X29_Y11_N12; Node \"Mux0~13\"" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux0~13 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "Add3~29 LCCOMB_X30_Y9_N30 " "Info: Loc. = LCCOMB_X30_Y9_N30; Node \"Add3~29\"" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Add3~29 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux0~14 } "NODE_NAME" } } { "aluBus.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/CSexperiment/ex2/aluBus.vhd" 32 -1 0 } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux0~11 } "NODE_NAME" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux0~10 } "NODE_NAME" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux0~13 } "NODE_NAME" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Add3~29 } "NODE_NAME" } } { "d:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "d:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 153 -1 0 } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.617 ns" { Add3~26 Mux0~14 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.214 ns) + CELL(0.053 ns) 30.211 ns bus_Reg\[7\]~56 22 COMB LCCOMB_X30_Y10_N26 1 " "Info: 22: + IC(0.214 ns) + CELL(0.053 ns) = 30.211 ns; Loc. = LCCOMB_X30_Y10_N26; Fanout = 1; COMB Node = 'bus_Reg\[7\]~56'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.267 ns" { Mux0~14 bus_Reg[7]~56 } "NODE_NAME" } } { "aluBus.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/CSexperiment/ex2/aluBus.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.199 ns) + CELL(0.053 ns) 30.463 ns bus_Reg\[7\]~57 23 COMB LCCOMB_X30_Y10_N30 5 " "Info: 23: + IC(0.199 ns) + CELL(0.053 ns) = 30.463 ns; Loc. = LCCOMB_X30_Y10_N30; Fanout = 5; COMB Node = 'bus_Reg\[7\]~57'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.252 ns" { bus_Reg[7]~56 bus_Reg[7]~57 } "NODE_NAME" } } { "aluBus.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/CSexperiment/ex2/aluBus.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.883 ns) + CELL(0.309 ns) 31.655 ns r4\[7\] 24 REG LCFF_X30_Y10_N27 1 " "Info: 24: + IC(0.883 ns) + CELL(0.309 ns) = 31.655 ns; Loc. = LCFF_X30_Y10_N27; Fanout = 1; REG Node = 'r4\[7\]'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.192 ns" { bus_Reg[7]~57 r4[7] } "NODE_NAME" } } { "aluBus.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/CSexperiment/ex2/aluBus.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "24.761 ns ( 78.22 % ) " "Info: Total cell delay = 24.761 ns ( 78.22 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.894 ns ( 21.78 % ) " "Info: Total interconnect delay = 6.894 ns ( 21.78 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "31.655 ns" { dr1[0] Add5~1 Add4~1 Mux7~6 Mux7~8 Mux7~13 Mux7~47 Add3~2 Mux6~25 Add3~6 Mux5~12 Add3~10 Mux4~12 Add3~14 Mux3~12 Add3~18 Mux2~12 Add3~22 Mux1~12 Add3~26 Mux0~14 bus_Reg[7]~56 bus_Reg[7]~57 r4[7] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "31.655 ns" { dr1[0] {} Add5~1 {} Add4~1 {} Mux7~6 {} Mux7~8 {} Mux7~13 {} Mux7~47 {} Add3~2 {} Mux6~25 {} Add3~6 {} Mux5~12 {} Add3~10 {} Mux4~12 {} Add3~14 {} Mux3~12 {} Add3~18 {} Mux2~12 {} Add3~22 {} Mux1~12 {} Add3~26 {} Mux0~14 {} bus_Reg[7]~56 {} bus_Reg[7]~57 {} r4[7] {} } { 0.000ns 0.742ns 0.652ns 0.591ns 0.205ns 0.471ns 0.000ns 0.573ns 0.000ns 0.220ns 0.000ns 0.938ns 0.000ns 0.220ns 0.000ns 0.209ns 0.000ns 0.218ns 0.000ns 0.559ns 0.000ns 0.214ns 0.199ns 0.883ns } { 0.000ns 0.491ns 0.418ns 0.053ns 0.234ns 0.053ns 0.482ns 0.309ns 3.516ns 0.350ns 2.821ns 0.350ns 3.098ns 0.350ns 2.892ns 0.309ns 2.805ns 0.309ns 2.580ns 0.309ns 2.617ns 0.053ns 0.053ns 0.309ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clk destination 2.479 ns + Shortest register " "Info: + Shortest clock path from clock \"Clk\" to destination register is 2.479 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns Clk 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'Clk'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clk } "NODE_NAME" } } { "aluBus.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/CSexperiment/ex2/aluBus.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns Clk~clkctrl 2 COMB CLKCTRL_G3 32 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 32; COMB Node = 'Clk~clkctrl'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { Clk Clk~clkctrl } "NODE_NAME" } } { "aluBus.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/CSexperiment/ex2/aluBus.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.664 ns) + CELL(0.618 ns) 2.479 ns r4\[7\] 3 REG LCFF_X30_Y10_N27 1 " "Info: 3: + IC(0.664 ns) + CELL(0.618 ns) = 2.479 ns; Loc. = LCFF_X30_Y10_N27; Fanout = 1; REG Node = 'r4\[7\]'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.282 ns" { Clk~clkctrl r4[7] } "NODE_NAME" } } { "aluBus.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/CSexperiment/ex2/aluBus.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.38 % ) " "Info: Total cell delay = 1.472 ns ( 59.38 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.007 ns ( 40.62 % ) " "Info: Total interconnect delay = 1.007 ns ( 40.62 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.479 ns" { Clk Clk~clkctrl r4[7] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "2.479 ns" { Clk {} Clk~combout {} Clk~clkctrl {} r4[7] {} } { 0.000ns 0.000ns 0.343ns 0.664ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clk source 2.479 ns - Longest register " "Info: - Longest clock path from clock \"Clk\" to source register is 2.479 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns Clk 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'Clk'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clk } "NODE_NAME" } } { "aluBus.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/CSexperiment/ex2/aluBus.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns Clk~clkctrl 2 COMB CLKCTRL_G3 32 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 32; COMB Node = 'Clk~clkctrl'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { Clk Clk~clkctrl } "NODE_NAME" } } { "aluBus.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/CSexperiment/ex2/aluBus.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.664 ns) + CELL(0.618 ns) 2.479 ns dr1\[0\] 3 REG LCFF_X30_Y10_N23 39 " "Info: 3: + IC(0.664 ns) + CELL(0.618 ns) = 2.479 ns; Loc. = LCFF_X30_Y10_N23; Fanout = 39; REG Node = 'dr1\[0\]'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.282 ns" { Clk~clkctrl dr1[0] } "NODE_NAME" } } { "aluBus.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/CSexperiment/ex2/aluBus.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.38 % ) " "Info: Total cell delay = 1.472 ns ( 59.38 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.007 ns ( 40.62 % ) " "Info: Total interconnect delay = 1.007 ns ( 40.62 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.479 ns" { Clk Clk~clkctrl dr1[0] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "2.479 ns" { Clk {} Clk~combout {} Clk~clkctrl {} dr1[0] {} } { 0.000ns 0.000ns 0.343ns 0.664ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.479 ns" { Clk Clk~clkctrl r4[7] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "2.479 ns" { Clk {} Clk~combout {} Clk~clkctrl {} r4[7] {} } { 0.000ns 0.000ns 0.343ns 0.664ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.479 ns" { Clk Clk~clkctrl dr1[0] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "2.479 ns" { Clk {} Clk~combout {} Clk~clkctrl {} dr1[0] {} } { 0.000ns 0.000ns 0.343ns 0.664ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "aluBus.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/CSexperiment/ex2/aluBus.vhd" 16 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "aluBus.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/CSexperiment/ex2/aluBus.vhd" 16 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "31.655 ns" { dr1[0] Add5~1 Add4~1 Mux7~6 Mux7~8 Mux7~13 Mux7~47 Add3~2 Mux6~25 Add3~6 Mux5~12 Add3~10 Mux4~12 Add3~14 Mux3~12 Add3~18 Mux2~12 Add3~22 Mux1~12 Add3~26 Mux0~14 bus_Reg[7]~56 bus_Reg[7]~57 r4[7] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "31.655 ns" { dr1[0] {} Add5~1 {} Add4~1 {} Mux7~6 {} Mux7~8 {} Mux7~13 {} Mux7~47 {} Add3~2 {} Mux6~25 {} Add3~6 {} Mux5~12 {} Add3~10 {} Mux4~12 {} Add3~14 {} Mux3~12 {} Add3~18 {} Mux2~12 {} Add3~22 {} Mux1~12 {} Add3~26 {} Mux0~14 {} bus_Reg[7]~56 {} bus_Reg[7]~57 {} r4[7] {} } { 0.000ns 0.742ns 0.652ns 0.591ns 0.205ns 0.471ns 0.000ns 0.573ns 0.000ns 0.220ns 0.000ns 0.938ns 0.000ns 0.220ns 0.000ns 0.209ns 0.000ns 0.218ns 0.000ns 0.559ns 0.000ns 0.214ns 0.199ns 0.883ns } { 0.000ns 0.491ns 0.418ns 0.053ns 0.234ns 0.053ns 0.482ns 0.309ns 3.516ns 0.350ns 2.821ns 0.350ns 3.098ns 0.350ns 2.892ns 0.309ns 2.805ns 0.309ns 2.580ns 0.309ns 2.617ns 0.053ns 0.053ns 0.309ns } "" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.479 ns" { Clk Clk~clkctrl r4[7] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "2.479 ns" { Clk {} Clk~combout {} Clk~clkctrl {} r4[7] {} } { 0.000ns 0.000ns 0.343ns 0.664ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.479 ns" { Clk Clk~clkctrl dr1[0] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "2.479 ns" { Clk {} Clk~combout {} Clk~clkctrl {} dr1[0] {} } { 0.000ns 0.000ns 0.343ns 0.664ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "r4\[7\] s\[2\] Clk 33.224 ns register " "Info: tsu for register \"r4\[7\]\" (data pin = \"s\[2\]\", clock pin = \"Clk\") is 33.224 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "35.613 ns + Longest pin register " "Info: + Longest pin to register delay is 35.613 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.857 ns) 0.857 ns s\[2\] 1 PIN PIN_AA7 93 " "Info: 1: + IC(0.000 ns) + CELL(0.857 ns) = 0.857 ns; Loc. = PIN_AA7; Fanout = 93; PIN Node = 's\[2\]'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { s[2] } "NODE_NAME" } } { "aluBus.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/CSexperiment/ex2/aluBus.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.199 ns) + CELL(0.366 ns) 6.422 ns Mux7~37 2 COMB LCCOMB_X31_Y13_N16 2 " "Info: 2: + IC(5.199 ns) + CELL(0.366 ns) = 6.422 ns; Loc. = LCCOMB_X31_Y13_N16; Fanout = 2; COMB Node = 'Mux7~37'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "5.565 ns" { s[2] Mux7~37 } "NODE_NAME" } } { "aluBus.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/CSexperiment/ex2/aluBus.vhd" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.928 ns) 8.350 ns Mux7~47 3 COMB LOOP LCCOMB_X29_Y10_N14 3 " "Info: 3: + IC(0.000 ns) + CELL(1.928 ns) = 8.350 ns; Loc. = LCCOMB_X29_Y10_N14; Fanout = 3; COMB LOOP Node = 'Mux7~47'" { { "Info" "ITDB_PART_OF_SCC" "Mux7~47 LCCOMB_X29_Y10_N14 " "Info: Loc. = LCCOMB_X29_Y10_N14; Node \"Mux7~47\"" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux7~47 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "Mux7~35 LCCOMB_X29_Y10_N10 " "Info: Loc. = LCCOMB_X29_Y10_N10; Node \"Mux7~35\"" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux7~35 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "Mux7~43 LCCOMB_X29_Y10_N16 " "Info: Loc. = LCCOMB_X29_Y10_N16; Node \"Mux7~43\"" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux7~43 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "Mux7~38 LCCOMB_X29_Y10_N28 " "Info: Loc. = LCCOMB_X29_Y10_N28; Node \"Mux7~38\"" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux7~38 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux7~47 } "NODE_NAME" } } { "aluBus.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/CSexperiment/ex2/aluBus.vhd" 32 -1 0 } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux7~35 } "NODE_NAME" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux7~43 } "NODE_NAME" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux7~38 } "NODE_NAME" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.928 ns" { Mux7~37 Mux7~47 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.573 ns) + CELL(0.309 ns) 9.232 ns Add3~2 4 COMB LCCOMB_X30_Y9_N16 3 " "Info: 4: + IC(0.573 ns) + CELL(0.309 ns) = 9.232 ns; Loc. = LCCOMB_X30_Y9_N16; Fanout = 3; COMB Node = 'Add3~2'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.882 ns" { Mux7~47 Add3~2 } "NODE_NAME" } } { "d:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "d:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 153 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(3.516 ns) 12.748 ns Mux6~25 5 COMB LOOP LCCOMB_X30_Y9_N12 3 " "Info: 5: + IC(0.000 ns) + CELL(3.516 ns) = 12.748 ns; Loc. = LCCOMB_X30_Y9_N12; Fanout = 3; COMB LOOP Node = 'Mux6~25'" { { "Info" "ITDB_PART_OF_SCC" "Mux6~25 LCCOMB_X30_Y9_N12 " "Info: Loc. = LCCOMB_X30_Y9_N12; Node \"Mux6~25\"" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux6~25 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "Mux6~8 LCCOMB_X30_Y11_N6 " "Info: Loc. = LCCOMB_X30_Y11_N6; Node \"Mux6~8\"" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux6~8 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "Mux6~5 LCCOMB_X31_Y9_N18 " "Info: Loc. = LCCOMB_X31_Y9_N18; Node \"Mux6~5\"" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux6~5 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "Add3~5 LCCOMB_X30_Y9_N18 " "Info: Loc. = LCCOMB_X30_Y9_N18; Node \"Add3~5\"" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Add3~5 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "Mux6~12 LCCOMB_X31_Y13_N24 " "Info: Loc. = LCCOMB_X31_Y13_N24; Node \"Mux6~12\"" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux6~12 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux6~25 } "NODE_NAME" } } { "aluBus.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/CSexperiment/ex2/aluBus.vhd" 32 -1 0 } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux6~8 } "NODE_NAME" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux6~5 } "NODE_NAME" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Add3~5 } "NODE_NAME" } } { "d:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "d:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 153 -1 0 } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux6~12 } "NODE_NAME" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "3.516 ns" { Add3~2 Mux6~25 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.220 ns) + CELL(0.350 ns) 13.318 ns Add3~6 6 COMB LCCOMB_X30_Y9_N18 3 " "Info: 6: + IC(0.220 ns) + CELL(0.350 ns) = 13.318 ns; Loc. = LCCOMB_X30_Y9_N18; Fanout = 3; COMB Node = 'Add3~6'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.570 ns" { Mux6~25 Add3~6 } "NODE_NAME" } } { "d:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "d:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 153 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.821 ns) 16.139 ns Mux5~12 7 COMB LOOP LCCOMB_X29_Y13_N16 3 " "Info: 7: + IC(0.000 ns) + CELL(2.821 ns) = 16.139 ns; Loc. = LCCOMB_X29_Y13_N16; Fanout = 3; COMB LOOP Node = 'Mux5~12'" { { "Info" "ITDB_PART_OF_SCC" "Mux5~12 LCCOMB_X29_Y13_N16 " "Info: Loc. = LCCOMB_X29_Y13_N16; Node \"Mux5~12\"" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux5~12 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "Mux5~4 LCCOMB_X31_Y13_N28 " "Info: Loc. = LCCOMB_X31_Y13_N28; Node \"Mux5~4\"" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux5~4 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "Mux5~2 LCCOMB_X30_Y11_N12 " "Info: Loc. = LCCOMB_X30_Y11_N12; Node \"Mux5~2\"" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux5~2 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "Mux5~1 LCCOMB_X30_Y11_N8 " "Info: Loc. = LCCOMB_X30_Y11_N8; Node \"Mux5~1\"" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux5~1 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "Add3~9 LCCOMB_X30_Y9_N20 " "Info: Loc. = LCCOMB_X30_Y9_N20; Node \"Add3~9\"" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Add3~9 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux5~12 } "NODE_NAME" } } { "aluBus.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/CSexperiment/ex2/aluBus.vhd" 32 -1 0 } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux5~4 } "NODE_NAME" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux5~2 } "NODE_NAME" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux5~1 } "NODE_NAME" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Add3~9 } "NODE_NAME" } } { "d:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "d:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 153 -1 0 } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.821 ns" { Add3~6 Mux5~12 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.938 ns) + CELL(0.350 ns) 17.427 ns Add3~10 8 COMB LCCOMB_X30_Y9_N20 3 " "Info: 8: + IC(0.938 ns) + CELL(0.350 ns) = 17.427 ns; Loc. = LCCOMB_X30_Y9_N20; Fanout = 3; COMB Node = 'Add3~10'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.288 ns" { Mux5~12 Add3~10 } "NODE_NAME" } } { "d:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "d:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 153 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(3.098 ns) 20.525 ns Mux4~12 9 COMB LOOP LCCOMB_X30_Y9_N8 3 " "Info: 9: + IC(0.000 ns) + CELL(3.098 ns) = 20.525 ns; Loc. = LCCOMB_X30_Y9_N8; Fanout = 3; COMB LOOP Node = 'Mux4~12'" { { "Info" "ITDB_PART_OF_SCC" "Mux4~12 LCCOMB_X30_Y9_N8 " "Info: Loc. = LCCOMB_X30_Y9_N8; Node \"Mux4~12\"" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux4~12 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "Mux4~4 LCCOMB_X30_Y13_N4 " "Info: Loc. = LCCOMB_X30_Y13_N4; Node \"Mux4~4\"" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux4~4 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "Mux4~2 LCCOMB_X30_Y13_N0 " "Info: Loc. = LCCOMB_X30_Y13_N0; Node \"Mux4~2\"" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux4~2 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "Mux4~1 LCCOMB_X29_Y9_N20 " "Info: Loc. = LCCOMB_X29_Y9_N20; Node \"Mux4~1\"" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux4~1 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "Add3~13 LCCOMB_X30_Y9_N22 " "Info: Loc. = LCCOMB_X30_Y9_N22; Node \"Add3~13\"" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Add3~13 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux4~12 } "NODE_NAME" } } { "aluBus.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/CSexperiment/ex2/aluBus.vhd" 32 -1 0 } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux4~4 } "NODE_NAME" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux4~2 } "NODE_NAME" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux4~1 } "NODE_NAME" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Add3~13 } "NODE_NAME" } } { "d:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "d:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 153 -1 0 } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "3.098 ns" { Add3~10 Mux4~12 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.220 ns) + CELL(0.350 ns) 21.095 ns Add3~14 10 COMB LCCOMB_X30_Y9_N22 3 " "Info: 10: + IC(0.220 ns) + CELL(0.350 ns) = 21.095 ns; Loc. = LCCOMB_X30_Y9_N22; Fanout = 3; COMB Node = 'Add3~14'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.570 ns" { Mux4~12 Add3~14 } "NODE_NAME" } } { "d:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "d:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 153 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.892 ns) 23.987 ns Mux3~12 11 COMB LOOP LCCOMB_X30_Y9_N4 3 " "Info: 11: + IC(0.000 ns) + CELL(2.892 ns) = 23.987 ns; Loc. = LCCOMB_X30_Y9_N4; Fanout = 3; COMB LOOP Node = 'Mux3~12'" { { "Info" "ITDB_PART_OF_SCC" "Mux3~12 LCCOMB_X30_Y9_N4 " "Info: Loc. = LCCOMB_X30_Y9_N4; Node \"Mux3~12\"" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux3~12 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "Mux3~4 LCCOMB_X30_Y13_N12 " "Info: Loc. = LCCOMB_X30_Y13_N12; Node \"Mux3~4\"" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux3~4 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "Mux3~2 LCCOMB_X30_Y13_N10 " "Info: Loc. = LCCOMB_X30_Y13_N10; Node \"Mux3~2\"" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux3~2 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "Mux3~1 LCCOMB_X31_Y9_N20 " "Info: Loc. = LCCOMB_X31_Y9_N20; Node \"Mux3~1\"" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux3~1 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "Add3~17 LCCOMB_X30_Y9_N24 " "Info: Loc. = LCCOMB_X30_Y9_N24; Node \"Add3~17\"" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Add3~17 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux3~12 } "NODE_NAME" } } { "aluBus.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/CSexperiment/ex2/aluBus.vhd" 32 -1 0 } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux3~4 } "NODE_NAME" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux3~2 } "NODE_NAME" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux3~1 } "NODE_NAME" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Add3~17 } "NODE_NAME" } } { "d:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "d:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 153 -1 0 } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.892 ns" { Add3~14 Mux3~12 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.209 ns) + CELL(0.309 ns) 24.505 ns Add3~18 12 COMB LCCOMB_X30_Y9_N24 3 " "Info: 12: + IC(0.209 ns) + CELL(0.309 ns) = 24.505 ns; Loc. = LCCOMB_X30_Y9_N24; Fanout = 3; COMB Node = 'Add3~18'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.518 ns" { Mux3~12 Add3~18 } "NODE_NAME" } } { "d:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "d:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 153 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.805 ns) 27.310 ns Mux2~12 13 COMB LOOP LCCOMB_X30_Y9_N0 3 " "Info: 13: + IC(0.000 ns) + CELL(2.805 ns) = 27.310 ns; Loc. = LCCOMB_X30_Y9_N0; Fanout = 3; COMB LOOP Node = 'Mux2~12'" { { "Info" "ITDB_PART_OF_SCC" "Mux2~12 LCCOMB_X30_Y9_N0 " "Info: Loc. = LCCOMB_X30_Y9_N0; Node \"Mux2~12\"" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux2~12 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "Mux2~2 LCCOMB_X30_Y12_N20 " "Info: Loc. = LCCOMB_X30_Y12_N20; Node \"Mux2~2\"" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux2~2 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "Mux2~1 LCCOMB_X29_Y9_N26 " "Info: Loc. = LCCOMB_X29_Y9_N26; Node \"Mux2~1\"" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux2~1 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "Mux2~4 LCCOMB_X30_Y12_N26 " "Info: Loc. = LCCOMB_X30_Y12_N26; Node \"Mux2~4\"" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux2~4 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "Add3~21 LCCOMB_X30_Y9_N26 " "Info: Loc. = LCCOMB_X30_Y9_N26; Node \"Add3~21\"" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Add3~21 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux2~12 } "NODE_NAME" } } { "aluBus.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/CSexperiment/ex2/aluBus.vhd" 32 -1 0 } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux2~2 } "NODE_NAME" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux2~1 } "NODE_NAME" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux2~4 } "NODE_NAME" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Add3~21 } "NODE_NAME" } } { "d:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "d:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 153 -1 0 } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.805 ns" { Add3~18 Mux2~12 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.218 ns) + CELL(0.309 ns) 27.837 ns Add3~22 14 COMB LCCOMB_X30_Y9_N26 3 " "Info: 14: + IC(0.218 ns) + CELL(0.309 ns) = 27.837 ns; Loc. = LCCOMB_X30_Y9_N26; Fanout = 3; COMB Node = 'Add3~22'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.527 ns" { Mux2~12 Add3~22 } "NODE_NAME" } } { "d:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "d:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 153 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.580 ns) 30.417 ns Mux1~12 15 COMB LOOP LCCOMB_X29_Y8_N0 3 " "Info: 15: + IC(0.000 ns) + CELL(2.580 ns) = 30.417 ns; Loc. = LCCOMB_X29_Y8_N0; Fanout = 3; COMB LOOP Node = 'Mux1~12'" { { "Info" "ITDB_PART_OF_SCC" "Mux1~4 LCCOMB_X30_Y12_N30 " "Info: Loc. = LCCOMB_X30_Y12_N30; Node \"Mux1~4\"" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux1~4 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "Mux1~2 LCCOMB_X31_Y9_N30 " "Info: Loc. = LCCOMB_X31_Y9_N30; Node \"Mux1~2\"" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux1~2 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "Mux1~1 LCCOMB_X31_Y9_N24 " "Info: Loc. = LCCOMB_X31_Y9_N24; Node \"Mux1~1\"" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux1~1 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "Add3~25 LCCOMB_X30_Y9_N28 " "Info: Loc. = LCCOMB_X30_Y9_N28; Node \"Add3~25\"" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Add3~25 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "Mux1~12 LCCOMB_X29_Y8_N0 " "Info: Loc. = LCCOMB_X29_Y8_N0; Node \"Mux1~12\"" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux1~12 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux1~4 } "NODE_NAME" } } { "aluBus.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/CSexperiment/ex2/aluBus.vhd" 32 -1 0 } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux1~2 } "NODE_NAME" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux1~1 } "NODE_NAME" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Add3~25 } "NODE_NAME" } } { "d:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "d:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 153 -1 0 } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux1~12 } "NODE_NAME" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.580 ns" { Add3~22 Mux1~12 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.559 ns) + CELL(0.309 ns) 31.285 ns Add3~26 16 COMB LCCOMB_X30_Y9_N28 2 " "Info: 16: + IC(0.559 ns) + CELL(0.309 ns) = 31.285 ns; Loc. = LCCOMB_X30_Y9_N28; Fanout = 2; COMB Node = 'Add3~26'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.868 ns" { Mux1~12 Add3~26 } "NODE_NAME" } } { "d:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "d:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 153 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.617 ns) 33.902 ns Mux0~14 17 COMB LOOP LCCOMB_X30_Y10_N16 2 " "Info: 17: + IC(0.000 ns) + CELL(2.617 ns) = 33.902 ns; Loc. = LCCOMB_X30_Y10_N16; Fanout = 2; COMB LOOP Node = 'Mux0~14'" { { "Info" "ITDB_PART_OF_SCC" "Mux0~14 LCCOMB_X30_Y10_N16 " "Info: Loc. = LCCOMB_X30_Y10_N16; Node \"Mux0~14\"" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux0~14 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "Mux0~11 LCCOMB_X29_Y11_N8 " "Info: Loc. = LCCOMB_X29_Y11_N8; Node \"Mux0~11\"" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux0~11 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "Mux0~10 LCCOMB_X29_Y9_N28 " "Info: Loc. = LCCOMB_X29_Y9_N28; Node \"Mux0~10\"" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux0~10 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "Mux0~13 LCCOMB_X29_Y11_N12 " "Info: Loc. = LCCOMB_X29_Y11_N12; Node \"Mux0~13\"" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux0~13 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "Add3~29 LCCOMB_X30_Y9_N30 " "Info: Loc. = LCCOMB_X30_Y9_N30; Node \"Add3~29\"" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Add3~29 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux0~14 } "NODE_NAME" } } { "aluBus.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/CSexperiment/ex2/aluBus.vhd" 32 -1 0 } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux0~11 } "NODE_NAME" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux0~10 } "NODE_NAME" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux0~13 } "NODE_NAME" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Add3~29 } "NODE_NAME" } } { "d:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "d:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 153 -1 0 } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.617 ns" { Add3~26 Mux0~14 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.214 ns) + CELL(0.053 ns) 34.169 ns bus_Reg\[7\]~56 18 COMB LCCOMB_X30_Y10_N26 1 " "Info: 18: + IC(0.214 ns) + CELL(0.053 ns) = 34.169 ns; Loc. = LCCOMB_X30_Y10_N26; Fanout = 1; COMB Node = 'bus_Reg\[7\]~56'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.267 ns" { Mux0~14 bus_Reg[7]~56 } "NODE_NAME" } } { "aluBus.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/CSexperiment/ex2/aluBus.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.199 ns) + CELL(0.053 ns) 34.421 ns bus_Reg\[7\]~57 19 COMB LCCOMB_X30_Y10_N30 5 " "Info: 19: + IC(0.199 ns) + CELL(0.053 ns) = 34.421 ns; Loc. = LCCOMB_X30_Y10_N30; Fanout = 5; COMB Node = 'bus_Reg\[7\]~57'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.252 ns" { bus_Reg[7]~56 bus_Reg[7]~57 } "NODE_NAME" } } { "aluBus.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/CSexperiment/ex2/aluBus.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.883 ns) + CELL(0.309 ns) 35.613 ns r4\[7\] 20 REG LCFF_X30_Y10_N27 1 " "Info: 20: + IC(0.883 ns) + CELL(0.309 ns) = 35.613 ns; Loc. = LCFF_X30_Y10_N27; Fanout = 1; REG Node = 'r4\[7\]'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.192 ns" { bus_Reg[7]~57 r4[7] } "NODE_NAME" } } { "aluBus.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/CSexperiment/ex2/aluBus.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "26.181 ns ( 73.52 % ) " "Info: Total cell delay = 26.181 ns ( 73.52 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "9.432 ns ( 26.48 % ) " "Info: Total interconnect delay = 9.432 ns ( 26.48 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "35.613 ns" { s[2] Mux7~37 Mux7~47 Add3~2 Mux6~25 Add3~6 Mux5~12 Add3~10 Mux4~12 Add3~14 Mux3~12 Add3~18 Mux2~12 Add3~22 Mux1~12 Add3~26 Mux0~14 bus_Reg[7]~56 bus_Reg[7]~57 r4[7] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "35.613 ns" { s[2] {} s[2]~combout {} Mux7~37 {} Mux7~47 {} Add3~2 {} Mux6~25 {} Add3~6 {} Mux5~12 {} Add3~10 {} Mux4~12 {} Add3~14 {} Mux3~12 {} Add3~18 {} Mux2~12 {} Add3~22 {} Mux1~12 {} Add3~26 {} Mux0~14 {} bus_Reg[7]~56 {} bus_Reg[7]~57 {} r4[7] {} } { 0.000ns 0.000ns 5.199ns 0.000ns 0.573ns 0.000ns 0.220ns 0.000ns 0.938ns 0.000ns 0.220ns 0.000ns 0.209ns 0.000ns 0.218ns 0.000ns 0.559ns 0.000ns 0.214ns 0.199ns 0.883ns } { 0.000ns 0.857ns 0.366ns 1.928ns 0.309ns 3.516ns 0.350ns 2.821ns 0.350ns 3.098ns 0.350ns 2.892ns 0.309ns 2.805ns 0.309ns 2.580ns 0.309ns 2.617ns 0.053ns 0.053ns 0.309ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "aluBus.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/CSexperiment/ex2/aluBus.vhd" 16 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clk destination 2.479 ns - Shortest register " "Info: - Shortest clock path from clock \"Clk\" to destination register is 2.479 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns Clk 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'Clk'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clk } "NODE_NAME" } } { "aluBus.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/CSexperiment/ex2/aluBus.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns Clk~clkctrl 2 COMB CLKCTRL_G3 32 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 32; COMB Node = 'Clk~clkctrl'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { Clk Clk~clkctrl } "NODE_NAME" } } { "aluBus.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/CSexperiment/ex2/aluBus.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.664 ns) + CELL(0.618 ns) 2.479 ns r4\[7\] 3 REG LCFF_X30_Y10_N27 1 " "Info: 3: + IC(0.664 ns) + CELL(0.618 ns) = 2.479 ns; Loc. = LCFF_X30_Y10_N27; Fanout = 1; REG Node = 'r4\[7\]'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.282 ns" { Clk~clkctrl r4[7] } "NODE_NAME" } } { "aluBus.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/CSexperiment/ex2/aluBus.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.38 % ) " "Info: Total cell delay = 1.472 ns ( 59.38 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.007 ns ( 40.62 % ) " "Info: Total interconnect delay = 1.007 ns ( 40.62 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.479 ns" { Clk Clk~clkctrl r4[7] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "2.479 ns" { Clk {} Clk~combout {} Clk~clkctrl {} r4[7] {} } { 0.000ns 0.000ns 0.343ns 0.664ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "35.613 ns" { s[2] Mux7~37 Mux7~47 Add3~2 Mux6~25 Add3~6 Mux5~12 Add3~10 Mux4~12 Add3~14 Mux3~12 Add3~18 Mux2~12 Add3~22 Mux1~12 Add3~26 Mux0~14 bus_Reg[7]~56 bus_Reg[7]~57 r4[7] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "35.613 ns" { s[2] {} s[2]~combout {} Mux7~37 {} Mux7~47 {} Add3~2 {} Mux6~25 {} Add3~6 {} Mux5~12 {} Add3~10 {} Mux4~12 {} Add3~14 {} Mux3~12 {} Add3~18 {} Mux2~12 {} Add3~22 {} Mux1~12 {} Add3~26 {} Mux0~14 {} bus_Reg[7]~56 {} bus_Reg[7]~57 {} r4[7] {} } { 0.000ns 0.000ns 5.199ns 0.000ns 0.573ns 0.000ns 0.220ns 0.000ns 0.938ns 0.000ns 0.220ns 0.000ns 0.209ns 0.000ns 0.218ns 0.000ns 0.559ns 0.000ns 0.214ns 0.199ns 0.883ns } { 0.000ns 0.857ns 0.366ns 1.928ns 0.309ns 3.516ns 0.350ns 2.821ns 0.350ns 3.098ns 0.350ns 2.892ns 0.309ns 2.805ns 0.309ns 2.580ns 0.309ns 2.617ns 0.053ns 0.053ns 0.309ns } "" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.479 ns" { Clk Clk~clkctrl r4[7] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "2.479 ns" { Clk {} Clk~combout {} Clk~clkctrl {} r4[7] {} } { 0.000ns 0.000ns 0.343ns 0.664ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "Clk d\[7\] dr1\[0\] 36.721 ns register " "Info: tco from clock \"Clk\" to destination pin \"d\[7\]\" through register \"dr1\[0\]\" is 36.721 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clk source 2.479 ns + Longest register " "Info: + Longest clock path from clock \"Clk\" to source register is 2.479 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns Clk 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'Clk'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clk } "NODE_NAME" } } { "aluBus.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/CSexperiment/ex2/aluBus.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns Clk~clkctrl 2 COMB CLKCTRL_G3 32 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 32; COMB Node = 'Clk~clkctrl'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { Clk Clk~clkctrl } "NODE_NAME" } } { "aluBus.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/CSexperiment/ex2/aluBus.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.664 ns) + CELL(0.618 ns) 2.479 ns dr1\[0\] 3 REG LCFF_X30_Y10_N23 39 " "Info: 3: + IC(0.664 ns) + CELL(0.618 ns) = 2.479 ns; Loc. = LCFF_X30_Y10_N23; Fanout = 39; REG Node = 'dr1\[0\]'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.282 ns" { Clk~clkctrl dr1[0] } "NODE_NAME" } } { "aluBus.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/CSexperiment/ex2/aluBus.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.38 % ) " "Info: Total cell delay = 1.472 ns ( 59.38 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.007 ns ( 40.62 % ) " "Info: Total interconnect delay = 1.007 ns ( 40.62 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.479 ns" { Clk Clk~clkctrl dr1[0] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "2.479 ns" { Clk {} Clk~combout {} Clk~clkctrl {} dr1[0] {} } { 0.000ns 0.000ns 0.343ns 0.664ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "aluBus.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/CSexperiment/ex2/aluBus.vhd" 16 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "34.148 ns + Longest register pin " "Info: + Longest register to pin delay is 34.148 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns dr1\[0\] 1 REG LCFF_X30_Y10_N23 39 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X30_Y10_N23; Fanout = 39; REG Node = 'dr1\[0\]'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { dr1[0] } "NODE_NAME" } } { "aluBus.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/CSexperiment/ex2/aluBus.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.742 ns) + CELL(0.491 ns) 1.233 ns Add5~1 2 COMB LCCOMB_X30_Y12_N0 3 " "Info: 2: + IC(0.742 ns) + CELL(0.491 ns) = 1.233 ns; Loc. = LCCOMB_X30_Y12_N0; Fanout = 3; COMB Node = 'Add5~1'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.233 ns" { dr1[0] Add5~1 } "NODE_NAME" } } { "d:/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "d:/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.652 ns) + CELL(0.418 ns) 2.303 ns Add4~1 3 COMB LCCOMB_X30_Y8_N0 1 " "Info: 3: + IC(0.652 ns) + CELL(0.418 ns) = 2.303 ns; Loc. = LCCOMB_X30_Y8_N0; Fanout = 1; COMB Node = 'Add4~1'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.070 ns" { Add5~1 Add4~1 } "NODE_NAME" } } { "d:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "d:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.591 ns) + CELL(0.053 ns) 2.947 ns Mux7~6 4 COMB LCCOMB_X31_Y10_N28 1 " "Info: 4: + IC(0.591 ns) + CELL(0.053 ns) = 2.947 ns; Loc. = LCCOMB_X31_Y10_N28; Fanout = 1; COMB Node = 'Mux7~6'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.644 ns" { Add4~1 Mux7~6 } "NODE_NAME" } } { "aluBus.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/CSexperiment/ex2/aluBus.vhd" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.205 ns) + CELL(0.234 ns) 3.386 ns Mux7~8 5 COMB LCCOMB_X31_Y10_N20 1 " "Info: 5: + IC(0.205 ns) + CELL(0.234 ns) = 3.386 ns; Loc. = LCCOMB_X31_Y10_N20; Fanout = 1; COMB Node = 'Mux7~8'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.439 ns" { Mux7~6 Mux7~8 } "NODE_NAME" } } { "aluBus.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/CSexperiment/ex2/aluBus.vhd" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.471 ns) + CELL(0.053 ns) 3.910 ns Mux7~13 6 COMB LCCOMB_X29_Y10_N0 2 " "Info: 6: + IC(0.471 ns) + CELL(0.053 ns) = 3.910 ns; Loc. = LCCOMB_X29_Y10_N0; Fanout = 2; COMB Node = 'Mux7~13'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.524 ns" { Mux7~8 Mux7~13 } "NODE_NAME" } } { "aluBus.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/CSexperiment/ex2/aluBus.vhd" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.482 ns) 4.392 ns Mux7~47 7 COMB LOOP LCCOMB_X29_Y10_N14 3 " "Info: 7: + IC(0.000 ns) + CELL(0.482 ns) = 4.392 ns; Loc. = LCCOMB_X29_Y10_N14; Fanout = 3; COMB LOOP Node = 'Mux7~47'" { { "Info" "ITDB_PART_OF_SCC" "Mux7~47 LCCOMB_X29_Y10_N14 " "Info: Loc. = LCCOMB_X29_Y10_N14; Node \"Mux7~47\"" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux7~47 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "Mux7~35 LCCOMB_X29_Y10_N10 " "Info: Loc. = LCCOMB_X29_Y10_N10; Node \"Mux7~35\"" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux7~35 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "Mux7~43 LCCOMB_X29_Y10_N16 " "Info: Loc. = LCCOMB_X29_Y10_N16; Node \"Mux7~43\"" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux7~43 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "Mux7~38 LCCOMB_X29_Y10_N28 " "Info: Loc. = LCCOMB_X29_Y10_N28; Node \"Mux7~38\"" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux7~38 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux7~47 } "NODE_NAME" } } { "aluBus.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/CSexperiment/ex2/aluBus.vhd" 32 -1 0 } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux7~35 } "NODE_NAME" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux7~43 } "NODE_NAME" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux7~38 } "NODE_NAME" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.482 ns" { Mux7~13 Mux7~47 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.573 ns) + CELL(0.309 ns) 5.274 ns Add3~2 8 COMB LCCOMB_X30_Y9_N16 3 " "Info: 8: + IC(0.573 ns) + CELL(0.309 ns) = 5.274 ns; Loc. = LCCOMB_X30_Y9_N16; Fanout = 3; COMB Node = 'Add3~2'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.882 ns" { Mux7~47 Add3~2 } "NODE_NAME" } } { "d:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "d:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 153 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(3.516 ns) 8.790 ns Mux6~25 9 COMB LOOP LCCOMB_X30_Y9_N12 3 " "Info: 9: + IC(0.000 ns) + CELL(3.516 ns) = 8.790 ns; Loc. = LCCOMB_X30_Y9_N12; Fanout = 3; COMB LOOP Node = 'Mux6~25'" { { "Info" "ITDB_PART_OF_SCC" "Mux6~25 LCCOMB_X30_Y9_N12 " "Info: Loc. = LCCOMB_X30_Y9_N12; Node \"Mux6~25\"" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux6~25 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "Mux6~8 LCCOMB_X30_Y11_N6 " "Info: Loc. = LCCOMB_X30_Y11_N6; Node \"Mux6~8\"" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux6~8 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "Mux6~5 LCCOMB_X31_Y9_N18 " "Info: Loc. = LCCOMB_X31_Y9_N18; Node \"Mux6~5\"" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux6~5 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "Add3~5 LCCOMB_X30_Y9_N18 " "Info: Loc. = LCCOMB_X30_Y9_N18; Node \"Add3~5\"" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Add3~5 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "Mux6~12 LCCOMB_X31_Y13_N24 " "Info: Loc. = LCCOMB_X31_Y13_N24; Node \"Mux6~12\"" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux6~12 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux6~25 } "NODE_NAME" } } { "aluBus.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/CSexperiment/ex2/aluBus.vhd" 32 -1 0 } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux6~8 } "NODE_NAME" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux6~5 } "NODE_NAME" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Add3~5 } "NODE_NAME" } } { "d:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "d:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 153 -1 0 } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux6~12 } "NODE_NAME" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "3.516 ns" { Add3~2 Mux6~25 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.220 ns) + CELL(0.350 ns) 9.360 ns Add3~6 10 COMB LCCOMB_X30_Y9_N18 3 " "Info: 10: + IC(0.220 ns) + CELL(0.350 ns) = 9.360 ns; Loc. = LCCOMB_X30_Y9_N18; Fanout = 3; COMB Node = 'Add3~6'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.570 ns" { Mux6~25 Add3~6 } "NODE_NAME" } } { "d:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "d:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 153 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.821 ns) 12.181 ns Mux5~12 11 COMB LOOP LCCOMB_X29_Y13_N16 3 " "Info: 11: + IC(0.000 ns) + CELL(2.821 ns) = 12.181 ns; Loc. = LCCOMB_X29_Y13_N16; Fanout = 3; COMB LOOP Node = 'Mux5~12'" { { "Info" "ITDB_PART_OF_SCC" "Mux5~12 LCCOMB_X29_Y13_N16 " "Info: Loc. = LCCOMB_X29_Y13_N16; Node \"Mux5~12\"" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux5~12 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "Mux5~4 LCCOMB_X31_Y13_N28 " "Info: Loc. = LCCOMB_X31_Y13_N28; Node \"Mux5~4\"" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux5~4 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "Mux5~2 LCCOMB_X30_Y11_N12 " "Info: Loc. = LCCOMB_X30_Y11_N12; Node \"Mux5~2\"" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux5~2 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "Mux5~1 LCCOMB_X30_Y11_N8 " "Info: Loc. = LCCOMB_X30_Y11_N8; Node \"Mux5~1\"" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux5~1 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "Add3~9 LCCOMB_X30_Y9_N20 " "Info: Loc. = LCCOMB_X30_Y9_N20; Node \"Add3~9\"" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Add3~9 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux5~12 } "NODE_NAME" } } { "aluBus.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/CSexperiment/ex2/aluBus.vhd" 32 -1 0 } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux5~4 } "NODE_NAME" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux5~2 } "NODE_NAME" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux5~1 } "NODE_NAME" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Add3~9 } "NODE_NAME" } } { "d:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "d:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 153 -1 0 } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.821 ns" { Add3~6 Mux5~12 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.938 ns) + CELL(0.350 ns) 13.469 ns Add3~10 12 COMB LCCOMB_X30_Y9_N20 3 " "Info: 12: + IC(0.938 ns) + CELL(0.350 ns) = 13.469 ns; Loc. = LCCOMB_X30_Y9_N20; Fanout = 3; COMB Node = 'Add3~10'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.288 ns" { Mux5~12 Add3~10 } "NODE_NAME" } } { "d:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "d:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 153 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(3.098 ns) 16.567 ns Mux4~12 13 COMB LOOP LCCOMB_X30_Y9_N8 3 " "Info: 13: + IC(0.000 ns) + CELL(3.098 ns) = 16.567 ns; Loc. = LCCOMB_X30_Y9_N8; Fanout = 3; COMB LOOP Node = 'Mux4~12'" { { "Info" "ITDB_PART_OF_SCC" "Mux4~12 LCCOMB_X30_Y9_N8 " "Info: Loc. = LCCOMB_X30_Y9_N8; Node \"Mux4~12\"" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux4~12 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "Mux4~4 LCCOMB_X30_Y13_N4 " "Info: Loc. = LCCOMB_X30_Y13_N4; Node \"Mux4~4\"" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux4~4 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "Mux4~2 LCCOMB_X30_Y13_N0 " "Info: Loc. = LCCOMB_X30_Y13_N0; Node \"Mux4~2\"" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux4~2 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "Mux4~1 LCCOMB_X29_Y9_N20 " "Info: Loc. = LCCOMB_X29_Y9_N20; Node \"Mux4~1\"" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux4~1 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "Add3~13 LCCOMB_X30_Y9_N22 " "Info: Loc. = LCCOMB_X30_Y9_N22; Node \"Add3~13\"" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Add3~13 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux4~12 } "NODE_NAME" } } { "aluBus.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/CSexperiment/ex2/aluBus.vhd" 32 -1 0 } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux4~4 } "NODE_NAME" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux4~2 } "NODE_NAME" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux4~1 } "NODE_NAME" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Add3~13 } "NODE_NAME" } } { "d:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "d:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 153 -1 0 } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "3.098 ns" { Add3~10 Mux4~12 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.220 ns) + CELL(0.350 ns) 17.137 ns Add3~14 14 COMB LCCOMB_X30_Y9_N22 3 " "Info: 14: + IC(0.220 ns) + CELL(0.350 ns) = 17.137 ns; Loc. = LCCOMB_X30_Y9_N22; Fanout = 3; COMB Node = 'Add3~14'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.570 ns" { Mux4~12 Add3~14 } "NODE_NAME" } } { "d:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "d:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 153 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.892 ns) 20.029 ns Mux3~12 15 COMB LOOP LCCOMB_X30_Y9_N4 3 " "Info: 15: + IC(0.000 ns) + CELL(2.892 ns) = 20.029 ns; Loc. = LCCOMB_X30_Y9_N4; Fanout = 3; COMB LOOP Node = 'Mux3~12'" { { "Info" "ITDB_PART_OF_SCC" "Mux3~12 LCCOMB_X30_Y9_N4 " "Info: Loc. = LCCOMB_X30_Y9_N4; Node \"Mux3~12\"" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux3~12 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "Mux3~4 LCCOMB_X30_Y13_N12 " "Info: Loc. = LCCOMB_X30_Y13_N12; Node \"Mux3~4\"" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux3~4 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "Mux3~2 LCCOMB_X30_Y13_N10 " "Info: Loc. = LCCOMB_X30_Y13_N10; Node \"Mux3~2\"" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux3~2 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "Mux3~1 LCCOMB_X31_Y9_N20 " "Info: Loc. = LCCOMB_X31_Y9_N20; Node \"Mux3~1\"" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux3~1 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "Add3~17 LCCOMB_X30_Y9_N24 " "Info: Loc. = LCCOMB_X30_Y9_N24; Node \"Add3~17\"" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Add3~17 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux3~12 } "NODE_NAME" } } { "aluBus.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/CSexperiment/ex2/aluBus.vhd" 32 -1 0 } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux3~4 } "NODE_NAME" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux3~2 } "NODE_NAME" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux3~1 } "NODE_NAME" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Add3~17 } "NODE_NAME" } } { "d:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "d:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 153 -1 0 } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.892 ns" { Add3~14 Mux3~12 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.209 ns) + CELL(0.309 ns) 20.547 ns Add3~18 16 COMB LCCOMB_X30_Y9_N24 3 " "Info: 16: + IC(0.209 ns) + CELL(0.309 ns) = 20.547 ns; Loc. = LCCOMB_X30_Y9_N24; Fanout = 3; COMB Node = 'Add3~18'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.518 ns" { Mux3~12 Add3~18 } "NODE_NAME" } } { "d:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "d:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 153 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.805 ns) 23.352 ns Mux2~12 17 COMB LOOP LCCOMB_X30_Y9_N0 3 " "Info: 17: + IC(0.000 ns) + CELL(2.805 ns) = 23.352 ns; Loc. = LCCOMB_X30_Y9_N0; Fanout = 3; COMB LOOP Node = 'Mux2~12'" { { "Info" "ITDB_PART_OF_SCC" "Mux2~12 LCCOMB_X30_Y9_N0 " "Info: Loc. = LCCOMB_X30_Y9_N0; Node \"Mux2~12\"" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux2~12 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "Mux2~2 LCCOMB_X30_Y12_N20 " "Info: Loc. = LCCOMB_X30_Y12_N20; Node \"Mux2~2\"" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux2~2 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "Mux2~1 LCCOMB_X29_Y9_N26 " "Info: Loc. = LCCOMB_X29_Y9_N26; Node \"Mux2~1\"" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux2~1 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "Mux2~4 LCCOMB_X30_Y12_N26 " "Info: Loc. = LCCOMB_X30_Y12_N26; Node \"Mux2~4\"" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux2~4 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "Add3~21 LCCOMB_X30_Y9_N26 " "Info: Loc. = LCCOMB_X30_Y9_N26; Node \"Add3~21\"" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Add3~21 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux2~12 } "NODE_NAME" } } { "aluBus.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/CSexperiment/ex2/aluBus.vhd" 32 -1 0 } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux2~2 } "NODE_NAME" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux2~1 } "NODE_NAME" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux2~4 } "NODE_NAME" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Add3~21 } "NODE_NAME" } } { "d:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "d:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 153 -1 0 } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.805 ns" { Add3~18 Mux2~12 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.218 ns) + CELL(0.309 ns) 23.879 ns Add3~22 18 COMB LCCOMB_X30_Y9_N26 3 " "Info: 18: + IC(0.218 ns) + CELL(0.309 ns) = 23.879 ns; Loc. = LCCOMB_X30_Y9_N26; Fanout = 3; COMB Node = 'Add3~22'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.527 ns" { Mux2~12 Add3~22 } "NODE_NAME" } } { "d:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "d:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 153 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.580 ns) 26.459 ns Mux1~12 19 COMB LOOP LCCOMB_X29_Y8_N0 3 " "Info: 19: + IC(0.000 ns) + CELL(2.580 ns) = 26.459 ns; Loc. = LCCOMB_X29_Y8_N0; Fanout = 3; COMB LOOP Node = 'Mux1~12'" { { "Info" "ITDB_PART_OF_SCC" "Mux1~4 LCCOMB_X30_Y12_N30 " "Info: Loc. = LCCOMB_X30_Y12_N30; Node \"Mux1~4\"" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux1~4 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "Mux1~2 LCCOMB_X31_Y9_N30 " "Info: Loc. = LCCOMB_X31_Y9_N30; Node \"Mux1~2\"" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux1~2 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "Mux1~1 LCCOMB_X31_Y9_N24 " "Info: Loc. = LCCOMB_X31_Y9_N24; Node \"Mux1~1\"" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux1~1 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "Add3~25 LCCOMB_X30_Y9_N28 " "Info: Loc. = LCCOMB_X30_Y9_N28; Node \"Add3~25\"" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Add3~25 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "Mux1~12 LCCOMB_X29_Y8_N0 " "Info: Loc. = LCCOMB_X29_Y8_N0; Node \"Mux1~12\"" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux1~12 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux1~4 } "NODE_NAME" } } { "aluBus.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/CSexperiment/ex2/aluBus.vhd" 32 -1 0 } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux1~2 } "NODE_NAME" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux1~1 } "NODE_NAME" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Add3~25 } "NODE_NAME" } } { "d:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "d:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 153 -1 0 } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux1~12 } "NODE_NAME" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.580 ns" { Add3~22 Mux1~12 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.559 ns) + CELL(0.309 ns) 27.327 ns Add3~26 20 COMB LCCOMB_X30_Y9_N28 2 " "Info: 20: + IC(0.559 ns) + CELL(0.309 ns) = 27.327 ns; Loc. = LCCOMB_X30_Y9_N28; Fanout = 2; COMB Node = 'Add3~26'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.868 ns" { Mux1~12 Add3~26 } "NODE_NAME" } } { "d:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "d:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 153 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.617 ns) 29.944 ns Mux0~14 21 COMB LOOP LCCOMB_X30_Y10_N16 2 " "Info: 21: + IC(0.000 ns) + CELL(2.617 ns) = 29.944 ns; Loc. = LCCOMB_X30_Y10_N16; Fanout = 2; COMB LOOP Node = 'Mux0~14'" { { "Info" "ITDB_PART_OF_SCC" "Mux0~14 LCCOMB_X30_Y10_N16 " "Info: Loc. = LCCOMB_X30_Y10_N16; Node \"Mux0~14\"" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux0~14 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "Mux0~11 LCCOMB_X29_Y11_N8 " "Info: Loc. = LCCOMB_X29_Y11_N8; Node \"Mux0~11\"" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux0~11 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "Mux0~10 LCCOMB_X29_Y9_N28 " "Info: Loc. = LCCOMB_X29_Y9_N28; Node \"Mux0~10\"" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux0~10 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "Mux0~13 LCCOMB_X29_Y11_N12 " "Info: Loc. = LCCOMB_X29_Y11_N12; Node \"Mux0~13\"" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux0~13 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "Add3~29 LCCOMB_X30_Y9_N30 " "Info: Loc. = LCCOMB_X30_Y9_N30; Node \"Add3~29\"" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Add3~29 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux0~14 } "NODE_NAME" } } { "aluBus.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/CSexperiment/ex2/aluBus.vhd" 32 -1 0 } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux0~11 } "NODE_NAME" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux0~10 } "NODE_NAME" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux0~13 } "NODE_NAME" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Add3~29 } "NODE_NAME" } } { "d:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "d:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 153 -1 0 } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.617 ns" { Add3~26 Mux0~14 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.214 ns) + CELL(0.053 ns) 30.211 ns bus_Reg\[7\]~56 22 COMB LCCOMB_X30_Y10_N26 1 " "Info: 22: + IC(0.214 ns) + CELL(0.053 ns) = 30.211 ns; Loc. = LCCOMB_X30_Y10_N26; Fanout = 1; COMB Node = 'bus_Reg\[7\]~56'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.267 ns" { Mux0~14 bus_Reg[7]~56 } "NODE_NAME" } } { "aluBus.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/CSexperiment/ex2/aluBus.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.199 ns) + CELL(0.053 ns) 30.463 ns bus_Reg\[7\]~57 23 COMB LCCOMB_X30_Y10_N30 5 " "Info: 23: + IC(0.199 ns) + CELL(0.053 ns) = 30.463 ns; Loc. = LCCOMB_X30_Y10_N30; Fanout = 5; COMB Node = 'bus_Reg\[7\]~57'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.252 ns" { bus_Reg[7]~56 bus_Reg[7]~57 } "NODE_NAME" } } { "aluBus.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/CSexperiment/ex2/aluBus.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.733 ns) + CELL(1.952 ns) 34.148 ns d\[7\] 24 PIN PIN_E10 0 " "Info: 24: + IC(1.733 ns) + CELL(1.952 ns) = 34.148 ns; Loc. = PIN_E10; Fanout = 0; PIN Node = 'd\[7\]'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "3.685 ns" { bus_Reg[7]~57 d[7] } "NODE_NAME" } } { "aluBus.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/CSexperiment/ex2/aluBus.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "26.404 ns ( 77.32 % ) " "Info: Total cell delay = 26.404 ns ( 77.32 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.744 ns ( 22.68 % ) " "Info: Total interconnect delay = 7.744 ns ( 22.68 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "34.148 ns" { dr1[0] Add5~1 Add4~1 Mux7~6 Mux7~8 Mux7~13 Mux7~47 Add3~2 Mux6~25 Add3~6 Mux5~12 Add3~10 Mux4~12 Add3~14 Mux3~12 Add3~18 Mux2~12 Add3~22 Mux1~12 Add3~26 Mux0~14 bus_Reg[7]~56 bus_Reg[7]~57 d[7] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "34.148 ns" { dr1[0] {} Add5~1 {} Add4~1 {} Mux7~6 {} Mux7~8 {} Mux7~13 {} Mux7~47 {} Add3~2 {} Mux6~25 {} Add3~6 {} Mux5~12 {} Add3~10 {} Mux4~12 {} Add3~14 {} Mux3~12 {} Add3~18 {} Mux2~12 {} Add3~22 {} Mux1~12 {} Add3~26 {} Mux0~14 {} bus_Reg[7]~56 {} bus_Reg[7]~57 {} d[7] {} } { 0.000ns 0.742ns 0.652ns 0.591ns 0.205ns 0.471ns 0.000ns 0.573ns 0.000ns 0.220ns 0.000ns 0.938ns 0.000ns 0.220ns 0.000ns 0.209ns 0.000ns 0.218ns 0.000ns 0.559ns 0.000ns 0.214ns 0.199ns 1.733ns } { 0.000ns 0.491ns 0.418ns 0.053ns 0.234ns 0.053ns 0.482ns 0.309ns 3.516ns 0.350ns 2.821ns 0.350ns 3.098ns 0.350ns 2.892ns 0.309ns 2.805ns 0.309ns 2.580ns 0.309ns 2.617ns 0.053ns 0.053ns 1.952ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.479 ns" { Clk Clk~clkctrl dr1[0] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "2.479 ns" { Clk {} Clk~combout {} Clk~clkctrl {} dr1[0] {} } { 0.000ns 0.000ns 0.343ns 0.664ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "34.148 ns" { dr1[0] Add5~1 Add4~1 Mux7~6 Mux7~8 Mux7~13 Mux7~47 Add3~2 Mux6~25 Add3~6 Mux5~12 Add3~10 Mux4~12 Add3~14 Mux3~12 Add3~18 Mux2~12 Add3~22 Mux1~12 Add3~26 Mux0~14 bus_Reg[7]~56 bus_Reg[7]~57 d[7] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "34.148 ns" { dr1[0] {} Add5~1 {} Add4~1 {} Mux7~6 {} Mux7~8 {} Mux7~13 {} Mux7~47 {} Add3~2 {} Mux6~25 {} Add3~6 {} Mux5~12 {} Add3~10 {} Mux4~12 {} Add3~14 {} Mux3~12 {} Add3~18 {} Mux2~12 {} Add3~22 {} Mux1~12 {} Add3~26 {} Mux0~14 {} bus_Reg[7]~56 {} bus_Reg[7]~57 {} d[7] {} } { 0.000ns 0.742ns 0.652ns 0.591ns 0.205ns 0.471ns 0.000ns 0.573ns 0.000ns 0.220ns 0.000ns 0.938ns 0.000ns 0.220ns 0.000ns 0.209ns 0.000ns 0.218ns 0.000ns 0.559ns 0.000ns 0.214ns 0.199ns 1.733ns } { 0.000ns 0.491ns 0.418ns 0.053ns 0.234ns 0.053ns 0.482ns 0.309ns 3.516ns 0.350ns 2.821ns 0.350ns 3.098ns 0.350ns 2.892ns 0.309ns 2.805ns 0.309ns 2.580ns 0.309ns 2.617ns 0.053ns 0.053ns 1.952ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "s\[2\] d\[7\] 38.106 ns Longest " "Info: Longest tpd from source pin \"s\[2\]\" to destination pin \"d\[7\]\" is 38.106 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.857 ns) 0.857 ns s\[2\] 1 PIN PIN_AA7 93 " "Info: 1: + IC(0.000 ns) + CELL(0.857 ns) = 0.857 ns; Loc. = PIN_AA7; Fanout = 93; PIN Node = 's\[2\]'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { s[2] } "NODE_NAME" } } { "aluBus.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/CSexperiment/ex2/aluBus.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.199 ns) + CELL(0.366 ns) 6.422 ns Mux7~37 2 COMB LCCOMB_X31_Y13_N16 2 " "Info: 2: + IC(5.199 ns) + CELL(0.366 ns) = 6.422 ns; Loc. = LCCOMB_X31_Y13_N16; Fanout = 2; COMB Node = 'Mux7~37'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "5.565 ns" { s[2] Mux7~37 } "NODE_NAME" } } { "aluBus.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/CSexperiment/ex2/aluBus.vhd" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.928 ns) 8.350 ns Mux7~47 3 COMB LOOP LCCOMB_X29_Y10_N14 3 " "Info: 3: + IC(0.000 ns) + CELL(1.928 ns) = 8.350 ns; Loc. = LCCOMB_X29_Y10_N14; Fanout = 3; COMB LOOP Node = 'Mux7~47'" { { "Info" "ITDB_PART_OF_SCC" "Mux7~47 LCCOMB_X29_Y10_N14 " "Info: Loc. = LCCOMB_X29_Y10_N14; Node \"Mux7~47\"" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux7~47 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "Mux7~35 LCCOMB_X29_Y10_N10 " "Info: Loc. = LCCOMB_X29_Y10_N10; Node \"Mux7~35\"" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux7~35 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "Mux7~43 LCCOMB_X29_Y10_N16 " "Info: Loc. = LCCOMB_X29_Y10_N16; Node \"Mux7~43\"" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux7~43 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "Mux7~38 LCCOMB_X29_Y10_N28 " "Info: Loc. = LCCOMB_X29_Y10_N28; Node \"Mux7~38\"" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux7~38 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux7~47 } "NODE_NAME" } } { "aluBus.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/CSexperiment/ex2/aluBus.vhd" 32 -1 0 } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux7~35 } "NODE_NAME" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux7~43 } "NODE_NAME" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux7~38 } "NODE_NAME" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.928 ns" { Mux7~37 Mux7~47 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.573 ns) + CELL(0.309 ns) 9.232 ns Add3~2 4 COMB LCCOMB_X30_Y9_N16 3 " "Info: 4: + IC(0.573 ns) + CELL(0.309 ns) = 9.232 ns; Loc. = LCCOMB_X30_Y9_N16; Fanout = 3; COMB Node = 'Add3~2'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.882 ns" { Mux7~47 Add3~2 } "NODE_NAME" } } { "d:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "d:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 153 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(3.516 ns) 12.748 ns Mux6~25 5 COMB LOOP LCCOMB_X30_Y9_N12 3 " "Info: 5: + IC(0.000 ns) + CELL(3.516 ns) = 12.748 ns; Loc. = LCCOMB_X30_Y9_N12; Fanout = 3; COMB LOOP Node = 'Mux6~25'" { { "Info" "ITDB_PART_OF_SCC" "Mux6~25 LCCOMB_X30_Y9_N12 " "Info: Loc. = LCCOMB_X30_Y9_N12; Node \"Mux6~25\"" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux6~25 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "Mux6~8 LCCOMB_X30_Y11_N6 " "Info: Loc. = LCCOMB_X30_Y11_N6; Node \"Mux6~8\"" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux6~8 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "Mux6~5 LCCOMB_X31_Y9_N18 " "Info: Loc. = LCCOMB_X31_Y9_N18; Node \"Mux6~5\"" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux6~5 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "Add3~5 LCCOMB_X30_Y9_N18 " "Info: Loc. = LCCOMB_X30_Y9_N18; Node \"Add3~5\"" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Add3~5 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "Mux6~12 LCCOMB_X31_Y13_N24 " "Info: Loc. = LCCOMB_X31_Y13_N24; Node \"Mux6~12\"" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux6~12 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux6~25 } "NODE_NAME" } } { "aluBus.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/CSexperiment/ex2/aluBus.vhd" 32 -1 0 } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux6~8 } "NODE_NAME" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux6~5 } "NODE_NAME" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Add3~5 } "NODE_NAME" } } { "d:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "d:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 153 -1 0 } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux6~12 } "NODE_NAME" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "3.516 ns" { Add3~2 Mux6~25 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.220 ns) + CELL(0.350 ns) 13.318 ns Add3~6 6 COMB LCCOMB_X30_Y9_N18 3 " "Info: 6: + IC(0.220 ns) + CELL(0.350 ns) = 13.318 ns; Loc. = LCCOMB_X30_Y9_N18; Fanout = 3; COMB Node = 'Add3~6'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.570 ns" { Mux6~25 Add3~6 } "NODE_NAME" } } { "d:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "d:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 153 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.821 ns) 16.139 ns Mux5~12 7 COMB LOOP LCCOMB_X29_Y13_N16 3 " "Info: 7: + IC(0.000 ns) + CELL(2.821 ns) = 16.139 ns; Loc. = LCCOMB_X29_Y13_N16; Fanout = 3; COMB LOOP Node = 'Mux5~12'" { { "Info" "ITDB_PART_OF_SCC" "Mux5~12 LCCOMB_X29_Y13_N16 " "Info: Loc. = LCCOMB_X29_Y13_N16; Node \"Mux5~12\"" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux5~12 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "Mux5~4 LCCOMB_X31_Y13_N28 " "Info: Loc. = LCCOMB_X31_Y13_N28; Node \"Mux5~4\"" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux5~4 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "Mux5~2 LCCOMB_X30_Y11_N12 " "Info: Loc. = LCCOMB_X30_Y11_N12; Node \"Mux5~2\"" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux5~2 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "Mux5~1 LCCOMB_X30_Y11_N8 " "Info: Loc. = LCCOMB_X30_Y11_N8; Node \"Mux5~1\"" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux5~1 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "Add3~9 LCCOMB_X30_Y9_N20 " "Info: Loc. = LCCOMB_X30_Y9_N20; Node \"Add3~9\"" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Add3~9 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux5~12 } "NODE_NAME" } } { "aluBus.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/CSexperiment/ex2/aluBus.vhd" 32 -1 0 } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux5~4 } "NODE_NAME" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux5~2 } "NODE_NAME" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux5~1 } "NODE_NAME" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Add3~9 } "NODE_NAME" } } { "d:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "d:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 153 -1 0 } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.821 ns" { Add3~6 Mux5~12 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.938 ns) + CELL(0.350 ns) 17.427 ns Add3~10 8 COMB LCCOMB_X30_Y9_N20 3 " "Info: 8: + IC(0.938 ns) + CELL(0.350 ns) = 17.427 ns; Loc. = LCCOMB_X30_Y9_N20; Fanout = 3; COMB Node = 'Add3~10'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.288 ns" { Mux5~12 Add3~10 } "NODE_NAME" } } { "d:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "d:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 153 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(3.098 ns) 20.525 ns Mux4~12 9 COMB LOOP LCCOMB_X30_Y9_N8 3 " "Info: 9: + IC(0.000 ns) + CELL(3.098 ns) = 20.525 ns; Loc. = LCCOMB_X30_Y9_N8; Fanout = 3; COMB LOOP Node = 'Mux4~12'" { { "Info" "ITDB_PART_OF_SCC" "Mux4~12 LCCOMB_X30_Y9_N8 " "Info: Loc. = LCCOMB_X30_Y9_N8; Node \"Mux4~12\"" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux4~12 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "Mux4~4 LCCOMB_X30_Y13_N4 " "Info: Loc. = LCCOMB_X30_Y13_N4; Node \"Mux4~4\"" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux4~4 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "Mux4~2 LCCOMB_X30_Y13_N0 " "Info: Loc. = LCCOMB_X30_Y13_N0; Node \"Mux4~2\"" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux4~2 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "Mux4~1 LCCOMB_X29_Y9_N20 " "Info: Loc. = LCCOMB_X29_Y9_N20; Node \"Mux4~1\"" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux4~1 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "Add3~13 LCCOMB_X30_Y9_N22 " "Info: Loc. = LCCOMB_X30_Y9_N22; Node \"Add3~13\"" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Add3~13 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux4~12 } "NODE_NAME" } } { "aluBus.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/CSexperiment/ex2/aluBus.vhd" 32 -1 0 } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux4~4 } "NODE_NAME" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux4~2 } "NODE_NAME" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux4~1 } "NODE_NAME" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Add3~13 } "NODE_NAME" } } { "d:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "d:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 153 -1 0 } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "3.098 ns" { Add3~10 Mux4~12 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.220 ns) + CELL(0.350 ns) 21.095 ns Add3~14 10 COMB LCCOMB_X30_Y9_N22 3 " "Info: 10: + IC(0.220 ns) + CELL(0.350 ns) = 21.095 ns; Loc. = LCCOMB_X30_Y9_N22; Fanout = 3; COMB Node = 'Add3~14'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.570 ns" { Mux4~12 Add3~14 } "NODE_NAME" } } { "d:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "d:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 153 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.892 ns) 23.987 ns Mux3~12 11 COMB LOOP LCCOMB_X30_Y9_N4 3 " "Info: 11: + IC(0.000 ns) + CELL(2.892 ns) = 23.987 ns; Loc. = LCCOMB_X30_Y9_N4; Fanout = 3; COMB LOOP Node = 'Mux3~12'" { { "Info" "ITDB_PART_OF_SCC" "Mux3~12 LCCOMB_X30_Y9_N4 " "Info: Loc. = LCCOMB_X30_Y9_N4; Node \"Mux3~12\"" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux3~12 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "Mux3~4 LCCOMB_X30_Y13_N12 " "Info: Loc. = LCCOMB_X30_Y13_N12; Node \"Mux3~4\"" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux3~4 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "Mux3~2 LCCOMB_X30_Y13_N10 " "Info: Loc. = LCCOMB_X30_Y13_N10; Node \"Mux3~2\"" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux3~2 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "Mux3~1 LCCOMB_X31_Y9_N20 " "Info: Loc. = LCCOMB_X31_Y9_N20; Node \"Mux3~1\"" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux3~1 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "Add3~17 LCCOMB_X30_Y9_N24 " "Info: Loc. = LCCOMB_X30_Y9_N24; Node \"Add3~17\"" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Add3~17 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux3~12 } "NODE_NAME" } } { "aluBus.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/CSexperiment/ex2/aluBus.vhd" 32 -1 0 } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux3~4 } "NODE_NAME" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux3~2 } "NODE_NAME" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux3~1 } "NODE_NAME" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Add3~17 } "NODE_NAME" } } { "d:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "d:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 153 -1 0 } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.892 ns" { Add3~14 Mux3~12 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.209 ns) + CELL(0.309 ns) 24.505 ns Add3~18 12 COMB LCCOMB_X30_Y9_N24 3 " "Info: 12: + IC(0.209 ns) + CELL(0.309 ns) = 24.505 ns; Loc. = LCCOMB_X30_Y9_N24; Fanout = 3; COMB Node = 'Add3~18'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.518 ns" { Mux3~12 Add3~18 } "NODE_NAME" } } { "d:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "d:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 153 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.805 ns) 27.310 ns Mux2~12 13 COMB LOOP LCCOMB_X30_Y9_N0 3 " "Info: 13: + IC(0.000 ns) + CELL(2.805 ns) = 27.310 ns; Loc. = LCCOMB_X30_Y9_N0; Fanout = 3; COMB LOOP Node = 'Mux2~12'" { { "Info" "ITDB_PART_OF_SCC" "Mux2~12 LCCOMB_X30_Y9_N0 " "Info: Loc. = LCCOMB_X30_Y9_N0; Node \"Mux2~12\"" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux2~12 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "Mux2~2 LCCOMB_X30_Y12_N20 " "Info: Loc. = LCCOMB_X30_Y12_N20; Node \"Mux2~2\"" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux2~2 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "Mux2~1 LCCOMB_X29_Y9_N26 " "Info: Loc. = LCCOMB_X29_Y9_N26; Node \"Mux2~1\"" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux2~1 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "Mux2~4 LCCOMB_X30_Y12_N26 " "Info: Loc. = LCCOMB_X30_Y12_N26; Node \"Mux2~4\"" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux2~4 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "Add3~21 LCCOMB_X30_Y9_N26 " "Info: Loc. = LCCOMB_X30_Y9_N26; Node \"Add3~21\"" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Add3~21 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux2~12 } "NODE_NAME" } } { "aluBus.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/CSexperiment/ex2/aluBus.vhd" 32 -1 0 } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux2~2 } "NODE_NAME" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux2~1 } "NODE_NAME" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux2~4 } "NODE_NAME" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Add3~21 } "NODE_NAME" } } { "d:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "d:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 153 -1 0 } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.805 ns" { Add3~18 Mux2~12 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.218 ns) + CELL(0.309 ns) 27.837 ns Add3~22 14 COMB LCCOMB_X30_Y9_N26 3 " "Info: 14: + IC(0.218 ns) + CELL(0.309 ns) = 27.837 ns; Loc. = LCCOMB_X30_Y9_N26; Fanout = 3; COMB Node = 'Add3~22'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.527 ns" { Mux2~12 Add3~22 } "NODE_NAME" } } { "d:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "d:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 153 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.580 ns) 30.417 ns Mux1~12 15 COMB LOOP LCCOMB_X29_Y8_N0 3 " "Info: 15: + IC(0.000 ns) + CELL(2.580 ns) = 30.417 ns; Loc. = LCCOMB_X29_Y8_N0; Fanout = 3; COMB LOOP Node = 'Mux1~12'" { { "Info" "ITDB_PART_OF_SCC" "Mux1~4 LCCOMB_X30_Y12_N30 " "Info: Loc. = LCCOMB_X30_Y12_N30; Node \"Mux1~4\"" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux1~4 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "Mux1~2 LCCOMB_X31_Y9_N30 " "Info: Loc. = LCCOMB_X31_Y9_N30; Node \"Mux1~2\"" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux1~2 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "Mux1~1 LCCOMB_X31_Y9_N24 " "Info: Loc. = LCCOMB_X31_Y9_N24; Node \"Mux1~1\"" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux1~1 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "Add3~25 LCCOMB_X30_Y9_N28 " "Info: Loc. = LCCOMB_X30_Y9_N28; Node \"Add3~25\"" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Add3~25 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "Mux1~12 LCCOMB_X29_Y8_N0 " "Info: Loc. = LCCOMB_X29_Y8_N0; Node \"Mux1~12\"" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux1~12 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux1~4 } "NODE_NAME" } } { "aluBus.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/CSexperiment/ex2/aluBus.vhd" 32 -1 0 } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux1~2 } "NODE_NAME" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux1~1 } "NODE_NAME" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Add3~25 } "NODE_NAME" } } { "d:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "d:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 153 -1 0 } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux1~12 } "NODE_NAME" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.580 ns" { Add3~22 Mux1~12 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.559 ns) + CELL(0.309 ns) 31.285 ns Add3~26 16 COMB LCCOMB_X30_Y9_N28 2 " "Info: 16: + IC(0.559 ns) + CELL(0.309 ns) = 31.285 ns; Loc. = LCCOMB_X30_Y9_N28; Fanout = 2; COMB Node = 'Add3~26'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.868 ns" { Mux1~12 Add3~26 } "NODE_NAME" } } { "d:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "d:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 153 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.617 ns) 33.902 ns Mux0~14 17 COMB LOOP LCCOMB_X30_Y10_N16 2 " "Info: 17: + IC(0.000 ns) + CELL(2.617 ns) = 33.902 ns; Loc. = LCCOMB_X30_Y10_N16; Fanout = 2; COMB LOOP Node = 'Mux0~14'" { { "Info" "ITDB_PART_OF_SCC" "Mux0~14 LCCOMB_X30_Y10_N16 " "Info: Loc. = LCCOMB_X30_Y10_N16; Node \"Mux0~14\"" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux0~14 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "Mux0~11 LCCOMB_X29_Y11_N8 " "Info: Loc. = LCCOMB_X29_Y11_N8; Node \"Mux0~11\"" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux0~11 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "Mux0~10 LCCOMB_X29_Y9_N28 " "Info: Loc. = LCCOMB_X29_Y9_N28; Node \"Mux0~10\"" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux0~10 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "Mux0~13 LCCOMB_X29_Y11_N12 " "Info: Loc. = LCCOMB_X29_Y11_N12; Node \"Mux0~13\"" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux0~13 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "Add3~29 LCCOMB_X30_Y9_N30 " "Info: Loc. = LCCOMB_X30_Y9_N30; Node \"Add3~29\"" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Add3~29 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux0~14 } "NODE_NAME" } } { "aluBus.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/CSexperiment/ex2/aluBus.vhd" 32 -1 0 } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux0~11 } "NODE_NAME" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux0~10 } "NODE_NAME" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux0~13 } "NODE_NAME" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Add3~29 } "NODE_NAME" } } { "d:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "d:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 153 -1 0 } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.617 ns" { Add3~26 Mux0~14 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.214 ns) + CELL(0.053 ns) 34.169 ns bus_Reg\[7\]~56 18 COMB LCCOMB_X30_Y10_N26 1 " "Info: 18: + IC(0.214 ns) + CELL(0.053 ns) = 34.169 ns; Loc. = LCCOMB_X30_Y10_N26; Fanout = 1; COMB Node = 'bus_Reg\[7\]~56'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.267 ns" { Mux0~14 bus_Reg[7]~56 } "NODE_NAME" } } { "aluBus.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/CSexperiment/ex2/aluBus.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.199 ns) + CELL(0.053 ns) 34.421 ns bus_Reg\[7\]~57 19 COMB LCCOMB_X30_Y10_N30 5 " "Info: 19: + IC(0.199 ns) + CELL(0.053 ns) = 34.421 ns; Loc. = LCCOMB_X30_Y10_N30; Fanout = 5; COMB Node = 'bus_Reg\[7\]~57'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.252 ns" { bus_Reg[7]~56 bus_Reg[7]~57 } "NODE_NAME" } } { "aluBus.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/CSexperiment/ex2/aluBus.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.733 ns) + CELL(1.952 ns) 38.106 ns d\[7\] 20 PIN PIN_E10 0 " "Info: 20: + IC(1.733 ns) + CELL(1.952 ns) = 38.106 ns; Loc. = PIN_E10; Fanout = 0; PIN Node = 'd\[7\]'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "3.685 ns" { bus_Reg[7]~57 d[7] } "NODE_NAME" } } { "aluBus.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/CSexperiment/ex2/aluBus.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "27.824 ns ( 73.02 % ) " "Info: Total cell delay = 27.824 ns ( 73.02 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "10.282 ns ( 26.98 % ) " "Info: Total interconnect delay = 10.282 ns ( 26.98 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "38.106 ns" { s[2] Mux7~37 Mux7~47 Add3~2 Mux6~25 Add3~6 Mux5~12 Add3~10 Mux4~12 Add3~14 Mux3~12 Add3~18 Mux2~12 Add3~22 Mux1~12 Add3~26 Mux0~14 bus_Reg[7]~56 bus_Reg[7]~57 d[7] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "38.106 ns" { s[2] {} s[2]~combout {} Mux7~37 {} Mux7~47 {} Add3~2 {} Mux6~25 {} Add3~6 {} Mux5~12 {} Add3~10 {} Mux4~12 {} Add3~14 {} Mux3~12 {} Add3~18 {} Mux2~12 {} Add3~22 {} Mux1~12 {} Add3~26 {} Mux0~14 {} bus_Reg[7]~56 {} bus_Reg[7]~57 {} d[7] {} } { 0.000ns 0.000ns 5.199ns 0.000ns 0.573ns 0.000ns 0.220ns 0.000ns 0.938ns 0.000ns 0.220ns 0.000ns 0.209ns 0.000ns 0.218ns 0.000ns 0.559ns 0.000ns 0.214ns 0.199ns 1.733ns } { 0.000ns 0.857ns 0.366ns 1.928ns 0.309ns 3.516ns 0.350ns 2.821ns 0.350ns 3.098ns 0.350ns 2.892ns 0.309ns 2.805ns 0.309ns 2.580ns 0.309ns 2.617ns 0.053ns 0.053ns 1.952ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "r4\[0\] k\[0\] Clk -2.312 ns register " "Info: th for register \"r4\[0\]\" (data pin = \"k\[0\]\", clock pin = \"Clk\") is -2.312 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clk destination 2.469 ns + Longest register " "Info: + Longest clock path from clock \"Clk\" to destination register is 2.469 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns Clk 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'Clk'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clk } "NODE_NAME" } } { "aluBus.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/CSexperiment/ex2/aluBus.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns Clk~clkctrl 2 COMB CLKCTRL_G3 32 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 32; COMB Node = 'Clk~clkctrl'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { Clk Clk~clkctrl } "NODE_NAME" } } { "aluBus.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/CSexperiment/ex2/aluBus.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.654 ns) + CELL(0.618 ns) 2.469 ns r4\[0\] 3 REG LCFF_X29_Y8_N11 1 " "Info: 3: + IC(0.654 ns) + CELL(0.618 ns) = 2.469 ns; Loc. = LCFF_X29_Y8_N11; Fanout = 1; REG Node = 'r4\[0\]'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.272 ns" { Clk~clkctrl r4[0] } "NODE_NAME" } } { "aluBus.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/CSexperiment/ex2/aluBus.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.62 % ) " "Info: Total cell delay = 1.472 ns ( 59.62 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.997 ns ( 40.38 % ) " "Info: Total interconnect delay = 0.997 ns ( 40.38 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.469 ns" { Clk Clk~clkctrl r4[0] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "2.469 ns" { Clk {} Clk~combout {} Clk~clkctrl {} r4[0] {} } { 0.000ns 0.000ns 0.343ns 0.654ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.149 ns + " "Info: + Micro hold delay of destination is 0.149 ns" {  } { { "aluBus.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/CSexperiment/ex2/aluBus.vhd" 16 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.930 ns - Shortest pin register " "Info: - Shortest pin to register delay is 4.930 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.830 ns) 0.830 ns k\[0\] 1 PIN PIN_R2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.830 ns) = 0.830 ns; Loc. = PIN_R2; Fanout = 1; PIN Node = 'k\[0\]'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { k[0] } "NODE_NAME" } } { "aluBus.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/CSexperiment/ex2/aluBus.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.892 ns) + CELL(0.053 ns) 4.775 ns bus_Reg\[0\]~41 2 COMB LCCOMB_X29_Y8_N10 5 " "Info: 2: + IC(3.892 ns) + CELL(0.053 ns) = 4.775 ns; Loc. = LCCOMB_X29_Y8_N10; Fanout = 5; COMB Node = 'bus_Reg\[0\]~41'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "3.945 ns" { k[0] bus_Reg[0]~41 } "NODE_NAME" } } { "aluBus.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/CSexperiment/ex2/aluBus.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 4.930 ns r4\[0\] 3 REG LCFF_X29_Y8_N11 1 " "Info: 3: + IC(0.000 ns) + CELL(0.155 ns) = 4.930 ns; Loc. = LCFF_X29_Y8_N11; Fanout = 1; REG Node = 'r4\[0\]'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.155 ns" { bus_Reg[0]~41 r4[0] } "NODE_NAME" } } { "aluBus.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/CSexperiment/ex2/aluBus.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.038 ns ( 21.05 % ) " "Info: Total cell delay = 1.038 ns ( 21.05 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.892 ns ( 78.95 % ) " "Info: Total interconnect delay = 3.892 ns ( 78.95 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "4.930 ns" { k[0] bus_Reg[0]~41 r4[0] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "4.930 ns" { k[0] {} k[0]~combout {} bus_Reg[0]~41 {} r4[0] {} } { 0.000ns 0.000ns 3.892ns 0.000ns } { 0.000ns 0.830ns 0.053ns 0.155ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.469 ns" { Clk Clk~clkctrl r4[0] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "2.469 ns" { Clk {} Clk~combout {} Clk~clkctrl {} r4[0] {} } { 0.000ns 0.000ns 0.343ns 0.654ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "4.930 ns" { k[0] bus_Reg[0]~41 r4[0] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "4.930 ns" { k[0] {} k[0]~combout {} bus_Reg[0]~41 {} r4[0] {} } { 0.000ns 0.000ns 3.892ns 0.000ns } { 0.000ns 0.830ns 0.053ns 0.155ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 48 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 48 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "201 " "Info: Peak virtual memory: 201 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Mar 09 14:29:40 2021 " "Info: Processing ended: Tue Mar 09 14:29:40 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 53 s " "Info: Quartus II Full Compilation was successful. 0 errors, 53 warnings" {  } {  } 0 0 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
