# SOME DESCRIPTIVE TITLE.
# Copyright (C) 2003-2025, LLVM Project
# This file is distributed under the same license as the LLVM package.
# FIRST AUTHOR <EMAIL@ADDRESS>, YEAR.
#
#, fuzzy
msgid ""
msgstr ""
"Project-Id-Version: LLVM main\n"
"Report-Msgid-Bugs-To: \n"
"POT-Creation-Date: 2025-10-13 08:36+0000\n"
"PO-Revision-Date: YEAR-MO-DA HO:MI+ZONE\n"
"Last-Translator: FULL NAME <EMAIL@ADDRESS>\n"
"Language-Team: LANGUAGE <LL@li.org>\n"
"Language: zh_TW\n"
"MIME-Version: 1.0\n"
"Content-Type: text/plain; charset=UTF-8\n"
"Content-Transfer-Encoding: 8bit\n"

#: ../../../SPIRVUsage.rst:3
msgid "User Guide for SPIR-V Target"
msgstr ""

#: ../../../SPIRVUsage.rst:12
msgid "Introduction"
msgstr "簡介"

#: ../../../SPIRVUsage.rst:14
msgid ""
"The SPIR-V target provides code generation for the SPIR-V binary format "
"described in  `the official SPIR-V specification <https://www.khronos.org/"
"registry/SPIR-V/>`_."
msgstr ""

#: ../../../SPIRVUsage.rst:18
msgid "Usage"
msgstr ""

#: ../../../SPIRVUsage.rst:20
msgid ""
"The SPIR-V backend can be invoked either from LLVM's Static Compiler (llc) "
"or Clang, allowing developers to compile LLVM intermediate language (IL) "
"files or OpenCL kernel sources directly to SPIR-V. This section outlines the "
"usage of various commands to leverage the SPIR-V backend for different "
"purposes."
msgstr ""

#: ../../../SPIRVUsage.rst:26
msgid "Static Compiler Commands"
msgstr ""

#: ../../../SPIRVUsage.rst:28
msgid ""
"**Basic SPIR-V Compilation** Command: `llc -mtriple=spirv32-unknown-unknown "
"input.ll -o output.spvt` Description: This command compiles an LLVM IL file "
"(`input.ll`) to a SPIR-V binary (`output.spvt`) for a 32-bit architecture."
msgstr ""

#: ../../../SPIRVUsage.rst:32
msgid ""
"**Compilation with Extensions and Optimization** Command: `llc -O1 -"
"mtriple=spirv64-unknown-unknown --spirv-"
"ext=+SPV_INTEL_arbitrary_precision_integers input.ll -o output.spvt` "
"Description: Compiles an LLVM IL file to SPIR-V with (`-O1`) optimizations, "
"targeting a 64-bit architecture. It enables the "
"SPV_INTEL_arbitrary_precision_integers extension."
msgstr ""

#: ../../../SPIRVUsage.rst:36
msgid ""
"**Compilation with experimental NonSemantic.Shader.DebugInfo.100 support** "
"Command: `llc --spv-emit-nonsemantic-debug-info --spirv-"
"ext=+SPV_KHR_non_semantic_info input.ll -o output.spvt` Description: "
"Compiles an LLVM IL file to SPIR-V with additional NonSemantic.Shader."
"DebugInfo.100 instructions. It enables the required "
"SPV_KHR_non_semantic_info extension."
msgstr ""

#: ../../../SPIRVUsage.rst:40
msgid ""
"**SPIR-V Binary Generation** Command: `llc -O0 -mtriple=spirv64-unknown-"
"unknown -filetype=obj input.ll -o output.spvt` Description: Generates a SPIR-"
"V object file (`output.spvt`) from an LLVM module, targeting a 64-bit SPIR-V "
"architecture with no optimizations."
msgstr ""

#: ../../../SPIRVUsage.rst:45
msgid "Clang Commands"
msgstr ""

#: ../../../SPIRVUsage.rst:47
msgid ""
"**SPIR-V Generation** Command: `clang –target=spirv64 input.cl` Description: "
"Generates a SPIR-V file directly from an OpenCL kernel source file (`input."
"cl`)."
msgstr ""

#: ../../../SPIRVUsage.rst:52
msgid "Compiler Options"
msgstr ""

#: ../../../SPIRVUsage.rst:57
msgid "Target Triples"
msgstr ""

#: ../../../SPIRVUsage.rst:59
msgid "For cross-compilation into SPIR-V use option"
msgstr ""

#: ../../../SPIRVUsage.rst:61
msgid "``-target <Architecture><Subarchitecture>-<Vendor>-<OS>-<Environment>``"
msgstr ""

#: ../../../SPIRVUsage.rst:63
msgid "to specify the target triple:"
msgstr ""

#: ../../../SPIRVUsage.rst:65
msgid "SPIR-V Architectures"
msgstr ""

#: ../../../SPIRVUsage.rst:68
msgid "Architecture"
msgstr ""

#: ../../../SPIRVUsage.rst:68 ../../../SPIRVUsage.rst:78
#: ../../../SPIRVUsage.rst:93 ../../../SPIRVUsage.rst:103
#: ../../../SPIRVUsage.rst:116 ../../../SPIRVUsage.rst:157
#: ../../../SPIRVUsage.rst:362
msgid "Description"
msgstr ""

#: ../../../SPIRVUsage.rst:70
msgid "``spirv32``"
msgstr ""

#: ../../../SPIRVUsage.rst:70
msgid "SPIR-V with 32-bit pointer width."
msgstr ""

#: ../../../SPIRVUsage.rst:71
msgid "``spirv64``"
msgstr ""

#: ../../../SPIRVUsage.rst:71
msgid "SPIR-V with 64-bit pointer width."
msgstr ""

#: ../../../SPIRVUsage.rst:72
msgid "``spirv``"
msgstr ""

#: ../../../SPIRVUsage.rst:72
msgid "SPIR-V with logical memory layout."
msgstr ""

#: ../../../SPIRVUsage.rst:75
msgid "SPIR-V Subarchitectures"
msgstr ""

#: ../../../SPIRVUsage.rst:78
msgid "Subarchitecture"
msgstr ""

#: ../../../SPIRVUsage.rst:80
msgid "*<empty>*"
msgstr ""

#: ../../../SPIRVUsage.rst:80
msgid "SPIR-V version deduced by backend based on the input."
msgstr ""

#: ../../../SPIRVUsage.rst:81
msgid "``v1.0``"
msgstr ""

#: ../../../SPIRVUsage.rst:81
msgid "SPIR-V version 1.0."
msgstr ""

#: ../../../SPIRVUsage.rst:82
msgid "``v1.1``"
msgstr ""

#: ../../../SPIRVUsage.rst:82
msgid "SPIR-V version 1.1."
msgstr ""

#: ../../../SPIRVUsage.rst:83
msgid "``v1.2``"
msgstr ""

#: ../../../SPIRVUsage.rst:83
msgid "SPIR-V version 1.2."
msgstr ""

#: ../../../SPIRVUsage.rst:84
msgid "``v1.3``"
msgstr ""

#: ../../../SPIRVUsage.rst:84
msgid "SPIR-V version 1.3."
msgstr ""

#: ../../../SPIRVUsage.rst:85
msgid "``v1.4``"
msgstr ""

#: ../../../SPIRVUsage.rst:85
msgid "SPIR-V version 1.4."
msgstr ""

#: ../../../SPIRVUsage.rst:86
msgid "``v1.5``"
msgstr ""

#: ../../../SPIRVUsage.rst:86
msgid "SPIR-V version 1.5."
msgstr ""

#: ../../../SPIRVUsage.rst:87
msgid "``v1.6``"
msgstr ""

#: ../../../SPIRVUsage.rst:87
msgid "SPIR-V version 1.6."
msgstr ""

#: ../../../SPIRVUsage.rst:90
msgid "SPIR-V Vendors"
msgstr ""

#: ../../../SPIRVUsage.rst:93
msgid "Vendor"
msgstr ""

#: ../../../SPIRVUsage.rst:95 ../../../SPIRVUsage.rst:105
#: ../../../SPIRVUsage.rst:118
msgid "*<empty>*/``unknown``"
msgstr ""

#: ../../../SPIRVUsage.rst:95
msgid "Generic SPIR-V target without any vendor-specific settings."
msgstr ""

#: ../../../SPIRVUsage.rst:96
msgid "``amd``"
msgstr ""

#: ../../../SPIRVUsage.rst:96
msgid ""
"AMDGCN SPIR-V target, with support for target specific builtins and ASM, "
"meant to be consumed by AMDGCN toolchains."
msgstr ""

#: ../../../SPIRVUsage.rst:100
msgid "Operating Systems"
msgstr ""

#: ../../../SPIRVUsage.rst:103
msgid "OS"
msgstr ""

#: ../../../SPIRVUsage.rst:105
msgid "Defaults to the OpenCL runtime."
msgstr ""

#: ../../../SPIRVUsage.rst:106
msgid "``vulkan``"
msgstr ""

#: ../../../SPIRVUsage.rst:106
msgid "Vulkan shader runtime."
msgstr ""

#: ../../../SPIRVUsage.rst:107
msgid "``vulkan1.2``"
msgstr ""

#: ../../../SPIRVUsage.rst:107
msgid "Vulkan 1.2 runtime, corresponding to SPIR-V 1.5."
msgstr ""

#: ../../../SPIRVUsage.rst:108
msgid "``vulkan1.3``"
msgstr ""

#: ../../../SPIRVUsage.rst:108
msgid "Vulkan 1.3 runtime, corresponding to SPIR-V 1.6."
msgstr ""

#: ../../../SPIRVUsage.rst:109
msgid "``amdhsa``"
msgstr ""

#: ../../../SPIRVUsage.rst:109
msgid ""
"AMDHSA runtime, meant to be used on HSA compatible runtimes, corresponding "
"to SPIR-V 1.6."
msgstr ""

#: ../../../SPIRVUsage.rst:113
msgid "SPIR-V Environments"
msgstr ""

#: ../../../SPIRVUsage.rst:116
msgid "Environment"
msgstr ""

#: ../../../SPIRVUsage.rst:118
msgid "OpenCL environment or deduced by backend based on the input."
msgstr ""

#: ../../../SPIRVUsage.rst:121
msgid "Example:"
msgstr ""

#: ../../../SPIRVUsage.rst:123
msgid ""
"``-target spirv64v1.0`` can be used to compile for SPIR-V version 1.0 with "
"64-bit pointer width."
msgstr ""

#: ../../../SPIRVUsage.rst:125
msgid ""
"``-target spirv64-amd-amdhsa`` can be used to compile for AMDGCN flavoured "
"SPIR-V with 64-bit pointer width."
msgstr ""

#: ../../../SPIRVUsage.rst:130
msgid "Extensions"
msgstr ""

#: ../../../SPIRVUsage.rst:132
msgid ""
"The SPIR-V backend supports a variety of `extensions <https://github.com/"
"KhronosGroup/SPIRV-Registry/tree/main/extensions>`_ that enable or enhance "
"features beyond the core SPIR-V specification. The enabled extensions can be "
"controlled using the ``-spirv-ext`` option followed by a list of extensions "
"to enable or disable, each prefixed with ``+`` or ``-``, respectively."
msgstr ""

#: ../../../SPIRVUsage.rst:137
msgid ""
"To enable multiple extensions, list them separated by comma. For example, to "
"enable support for atomic operations on floating-point numbers and arbitrary "
"precision integers, use:"
msgstr ""

#: ../../../SPIRVUsage.rst:139
msgid ""
"``-spirv-ext=+SPV_EXT_shader_atomic_float_add,"
"+SPV_INTEL_arbitrary_precision_integers``"
msgstr ""

#: ../../../SPIRVUsage.rst:141
msgid "To enable all extensions, use the following option: ``-spirv-ext=all``"
msgstr ""

#: ../../../SPIRVUsage.rst:144
msgid ""
"To enable all KHR extensions, use the following option: ``-spirv-ext=khr``"
msgstr ""

#: ../../../SPIRVUsage.rst:147
msgid ""
"To enable all extensions except specified, specify ``all`` followed by a "
"list of disallowed extensions. For example: ``-spirv-ext=all,-"
"SPV_INTEL_arbitrary_precision_integers``"
msgstr ""

#: ../../../SPIRVUsage.rst:150
msgid ""
"Below is a list of supported SPIR-V extensions, sorted alphabetically by "
"their extension names:"
msgstr ""

#: ../../../SPIRVUsage.rst:152
msgid "Supported SPIR-V Extensions"
msgstr ""

#: ../../../SPIRVUsage.rst:156
msgid "Extension Name"
msgstr ""

#: ../../../SPIRVUsage.rst:158
msgid "``SPV_EXT_arithmetic_fence``"
msgstr ""

#: ../../../SPIRVUsage.rst:159
msgid ""
"Adds an instruction that prevents fast-math optimizations between its "
"argument and the expression that contains it."
msgstr ""

#: ../../../SPIRVUsage.rst:160
msgid "``SPV_EXT_demote_to_helper_invocation``"
msgstr ""

#: ../../../SPIRVUsage.rst:161
msgid ""
"Adds an instruction that demotes a fragment shader invocation to a helper "
"invocation."
msgstr ""

#: ../../../SPIRVUsage.rst:162
msgid "``SPV_EXT_optnone``"
msgstr ""

#: ../../../SPIRVUsage.rst:163
msgid ""
"Adds OptNoneEXT value for Function Control mask that indicates a request to "
"not optimize the function."
msgstr ""

#: ../../../SPIRVUsage.rst:164
msgid "``SPV_EXT_shader_atomic_float16_add``"
msgstr ""

#: ../../../SPIRVUsage.rst:165
msgid ""
"Extends the SPV_EXT_shader_atomic_float_add extension to support atomically "
"adding to 16-bit floating-point numbers in memory."
msgstr ""

#: ../../../SPIRVUsage.rst:166
msgid "``SPV_EXT_shader_atomic_float_add``"
msgstr ""

#: ../../../SPIRVUsage.rst:167
msgid "Adds atomic add instruction on floating-point numbers."
msgstr ""

#: ../../../SPIRVUsage.rst:168
msgid "``SPV_EXT_shader_atomic_float_min_max``"
msgstr ""

#: ../../../SPIRVUsage.rst:169
msgid "Adds atomic min and max instruction on floating-point numbers."
msgstr ""

#: ../../../SPIRVUsage.rst:170
msgid "``SPV_INTEL_2d_block_io``"
msgstr ""

#: ../../../SPIRVUsage.rst:171
msgid ""
"Adds additional subgroup block prefetch, load, load transposed, load "
"transformed and store instructions to read two-dimensional blocks of data "
"from a two-dimensional region of memory, or to write two-dimensional blocks "
"of data to a two dimensional region of memory."
msgstr ""

#: ../../../SPIRVUsage.rst:172
msgid "``SPV_INTEL_arbitrary_precision_integers``"
msgstr ""

#: ../../../SPIRVUsage.rst:173
msgid "Allows generating arbitrary width integer types."
msgstr ""

#: ../../../SPIRVUsage.rst:174
msgid "``SPV_INTEL_bindless_images``"
msgstr ""

#: ../../../SPIRVUsage.rst:175
msgid ""
"Adds instructions to convert convert unsigned integer handles to images, "
"samplers and sampled images."
msgstr ""

#: ../../../SPIRVUsage.rst:176
msgid "``SPV_INTEL_bfloat16_conversion``"
msgstr ""

#: ../../../SPIRVUsage.rst:177
msgid ""
"Adds instructions to convert between single-precision 32-bit floating-point "
"values and 16-bit bfloat16 values."
msgstr ""

#: ../../../SPIRVUsage.rst:178
msgid "``SPV_INTEL_cache_controls``"
msgstr ""

#: ../../../SPIRVUsage.rst:179
msgid ""
"Allows cache control information to be applied to memory access instructions."
msgstr ""

#: ../../../SPIRVUsage.rst:180
msgid "``SPV_INTEL_float_controls2``"
msgstr ""

#: ../../../SPIRVUsage.rst:181
msgid ""
"Adds execution modes and decorations to control floating-point computations."
msgstr ""

#: ../../../SPIRVUsage.rst:182
msgid "``SPV_INTEL_function_pointers``"
msgstr ""

#: ../../../SPIRVUsage.rst:183
msgid "Allows translation of function pointers."
msgstr ""

#: ../../../SPIRVUsage.rst:184
msgid "``SPV_INTEL_inline_assembly``"
msgstr ""

#: ../../../SPIRVUsage.rst:185
msgid "Allows to use inline assembly."
msgstr ""

#: ../../../SPIRVUsage.rst:186
msgid "``SPV_INTEL_global_variable_host_access``"
msgstr ""

#: ../../../SPIRVUsage.rst:187
msgid ""
"Adds decorations that can be applied to global (module scope) variables."
msgstr ""

#: ../../../SPIRVUsage.rst:188
msgid "``SPV_INTEL_global_variable_fpga_decorations``"
msgstr ""

#: ../../../SPIRVUsage.rst:189
msgid ""
"Adds decorations that can be applied to global (module scope) variables to "
"help code generation for FPGA devices."
msgstr ""

#: ../../../SPIRVUsage.rst:190
msgid "``SPV_INTEL_media_block_io``"
msgstr ""

#: ../../../SPIRVUsage.rst:191
msgid ""
"Adds additional subgroup block read and write functionality that allow "
"applications to flexibly specify the width and height of the block to read "
"from or write to a 2D image."
msgstr ""

#: ../../../SPIRVUsage.rst:192
msgid "``SPV_INTEL_memory_access_aliasing``"
msgstr ""

#: ../../../SPIRVUsage.rst:193
msgid ""
"Adds instructions and decorations to specify memory access aliasing, similar "
"to alias.scope and noalias LLVM metadata."
msgstr ""

#: ../../../SPIRVUsage.rst:194
msgid "``SPV_INTEL_optnone``"
msgstr ""

#: ../../../SPIRVUsage.rst:195
msgid ""
"Adds OptNoneINTEL value for Function Control mask that indicates a request "
"to not optimize the function."
msgstr ""

#: ../../../SPIRVUsage.rst:196
msgid "``SPV_INTEL_split_barrier``"
msgstr ""

#: ../../../SPIRVUsage.rst:197
msgid ""
"Adds SPIR-V instructions to split a control barrier into two separate "
"operations: the first indicates that an invocation has \"arrived\" at the "
"barrier but should continue executing, and the second indicates that an "
"invocation should \"wait\" for other invocations to arrive at the barrier "
"before executing further."
msgstr ""

#: ../../../SPIRVUsage.rst:198
msgid "``SPV_INTEL_subgroups``"
msgstr ""

#: ../../../SPIRVUsage.rst:199
msgid ""
"Allows work items in a subgroup to share data without the use of local "
"memory and work group barriers, and to utilize specialized hardware to load "
"and store blocks of data from images or buffers."
msgstr ""

#: ../../../SPIRVUsage.rst:200
msgid "``SPV_INTEL_usm_storage_classes``"
msgstr ""

#: ../../../SPIRVUsage.rst:201
msgid ""
"Introduces two new storage classes that are subclasses of the CrossWorkgroup "
"storage class that provides additional information that can enable "
"optimization."
msgstr ""

#: ../../../SPIRVUsage.rst:202
msgid "``SPV_INTEL_variable_length_array``"
msgstr ""

#: ../../../SPIRVUsage.rst:203
msgid ""
"Allows to allocate local arrays whose number of elements is unknown at "
"compile time."
msgstr ""

#: ../../../SPIRVUsage.rst:204
msgid "``SPV_INTEL_joint_matrix``"
msgstr ""

#: ../../../SPIRVUsage.rst:205
msgid ""
"Adds few matrix capabilities on top of SPV_KHR_cooperative_matrix extension, "
"such as matrix prefetch, get element coordinate and checked load/store/"
"construct instructions, tensor float 32 and bfloat type interpretations for "
"multiply-add instruction."
msgstr ""

#: ../../../SPIRVUsage.rst:206
msgid "``SPV_KHR_bit_instructions``"
msgstr ""

#: ../../../SPIRVUsage.rst:207
msgid ""
"Enables bit instructions to be used by SPIR-V modules without requiring the "
"Shader capability."
msgstr ""

#: ../../../SPIRVUsage.rst:208
msgid "``SPV_KHR_expect_assume``"
msgstr ""

#: ../../../SPIRVUsage.rst:209
msgid ""
"Provides additional information to a compiler, similar to the llvm.assume "
"and llvm.expect intrinsics."
msgstr ""

#: ../../../SPIRVUsage.rst:210
msgid "``SPV_KHR_float_controls``"
msgstr ""

#: ../../../SPIRVUsage.rst:211
msgid ""
"Provides new execution modes to control floating-point computations by "
"overriding an implementation’s default behavior for rounding modes, "
"denormals, signed zero, and infinities."
msgstr ""

#: ../../../SPIRVUsage.rst:212
msgid "``SPV_KHR_integer_dot_product``"
msgstr ""

#: ../../../SPIRVUsage.rst:213
msgid ""
"Adds instructions for dot product operations on integer vectors with "
"optional accumulation. Integer vectors includes 4-component vector of 8 bit "
"integers and 4-component vectors of 8 bit integers packed into 32-bit "
"integers."
msgstr ""

#: ../../../SPIRVUsage.rst:214
msgid "``SPV_KHR_linkonce_odr``"
msgstr ""

#: ../../../SPIRVUsage.rst:215
msgid ""
"Allows to use the LinkOnceODR linkage type that lets a function or global "
"variable to be merged with other functions or global variables of the same "
"name when linkage occurs."
msgstr ""

#: ../../../SPIRVUsage.rst:216
msgid "``SPV_KHR_no_integer_wrap_decoration``"
msgstr ""

#: ../../../SPIRVUsage.rst:217
msgid ""
"Adds decorations to indicate that a given instruction does not cause integer "
"wrapping."
msgstr ""

#: ../../../SPIRVUsage.rst:218
msgid "``SPV_KHR_shader_clock``"
msgstr ""

#: ../../../SPIRVUsage.rst:219
msgid ""
"Adds the extension cl_khr_kernel_clock that adds the ability for a kernel to "
"sample the value from clocks provided by compute units."
msgstr ""

#: ../../../SPIRVUsage.rst:220
msgid "``SPV_KHR_subgroup_rotate``"
msgstr ""

#: ../../../SPIRVUsage.rst:221
msgid ""
"Adds a new instruction that enables rotating values across invocations "
"within a subgroup."
msgstr ""

#: ../../../SPIRVUsage.rst:222
msgid "``SPV_KHR_uniform_group_instructions``"
msgstr ""

#: ../../../SPIRVUsage.rst:223
msgid ""
"Allows support for additional group operations within uniform control flow."
msgstr ""

#: ../../../SPIRVUsage.rst:224
msgid "``SPV_KHR_non_semantic_info``"
msgstr ""

#: ../../../SPIRVUsage.rst:225
msgid ""
"Adds the ability to declare extended instruction sets that have no semantic "
"impact and can be safely removed from a module."
msgstr ""

#: ../../../SPIRVUsage.rst:226
msgid "``SPV_INTEL_fp_max_error``"
msgstr ""

#: ../../../SPIRVUsage.rst:227
msgid ""
"Adds the ability to specify the maximum error for floating-point operations."
msgstr ""

#: ../../../SPIRVUsage.rst:228
msgid "``SPV_INTEL_ternary_bitwise_function``"
msgstr ""

#: ../../../SPIRVUsage.rst:229
msgid ""
"Adds a bitwise instruction on three operands and a look-up table index for "
"specifying the bitwise operation to perform."
msgstr ""

#: ../../../SPIRVUsage.rst:230
msgid "``SPV_INTEL_subgroup_matrix_multiply_accumulate``"
msgstr ""

#: ../../../SPIRVUsage.rst:231
msgid ""
"Adds an instruction to compute the matrix product of an M x K matrix with a "
"K x N matrix and then add an M x N matrix."
msgstr ""

#: ../../../SPIRVUsage.rst:232
msgid "``SPV_INTEL_int4``"
msgstr ""

#: ../../../SPIRVUsage.rst:233
msgid ""
"Adds support for 4-bit integer type, and allow this type to be used in "
"cooperative matrices."
msgstr ""

#: ../../../SPIRVUsage.rst:234
msgid "``SPV_KHR_float_controls2``"
msgstr ""

#: ../../../SPIRVUsage.rst:235
msgid ""
"Adds execution modes and decorations to control floating-point computations "
"in both kernels and shaders. It can be used on whole modules and individual "
"instructions."
msgstr ""

#: ../../../SPIRVUsage.rst:236
msgid "``SPV_INTEL_predicated_io``"
msgstr ""

#: ../../../SPIRVUsage.rst:237
msgid ""
"Adds predicated load and store instructions that conditionally read from or "
"write to memory based on a boolean predicate."
msgstr ""

#: ../../../SPIRVUsage.rst:240
msgid "SPIR-V representation in LLVM IR"
msgstr ""

#: ../../../SPIRVUsage.rst:242
msgid ""
"SPIR-V is intentionally designed for seamless integration with various "
"Intermediate Representations (IRs), including LLVM IR, facilitating "
"straightforward mappings for most of its entities. The development of the "
"SPIR-V backend has been guided by a principle of compatibility with the "
"`Khronos Group SPIR-V LLVM Translator <https://github.com/KhronosGroup/SPIRV-"
"LLVM-Translator>`_. Consequently, the input representation accepted by the "
"SPIR-V backend aligns closely with that detailed in `the SPIR-V "
"Representation in LLVM document <https://github.com/KhronosGroup/SPIRV-LLVM-"
"Translator/blob/main/docs/SPIRVRepresentationInLLVM.rst>`_. This document, "
"along with the sections that follow, delineate the main points and focus on "
"any differences between the LLVM IR that this backend processes and the "
"conventions used by other tools."
msgstr ""

#: ../../../SPIRVUsage.rst:255
msgid "Special types"
msgstr ""

#: ../../../SPIRVUsage.rst:257
msgid ""
"SPIR-V specifies several kinds of opaque types. These types are represented "
"using target extension types and are represented as follows:"
msgstr ""

#: ../../../SPIRVUsage.rst:260
msgid "SPIR-V Opaque Types"
msgstr ""

#: ../../../SPIRVUsage.rst:263
msgid "SPIR-V Type"
msgstr ""

#: ../../../SPIRVUsage.rst:263 ../../../SPIRVUsage.rst:310
msgid "LLVM type name"
msgstr ""

#: ../../../SPIRVUsage.rst:263 ../../../SPIRVUsage.rst:310
msgid "LLVM type arguments"
msgstr ""

#: ../../../SPIRVUsage.rst:265 ../../../SPIRVUsage.rst:266
msgid "OpTypeImage"
msgstr ""

#: ../../../SPIRVUsage.rst:265
msgid "``spirv.Image``"
msgstr ""

#: ../../../SPIRVUsage.rst:265 ../../../SPIRVUsage.rst:266
#: ../../../SPIRVUsage.rst:268
msgid ""
"sampled type, dimensionality, depth, arrayed, MS, sampled, image format, "
"[access qualifier]"
msgstr ""

#: ../../../SPIRVUsage.rst:266
msgid "``spirv.SignedImage``"
msgstr ""

#: ../../../SPIRVUsage.rst:267
msgid "OpTypeSampler"
msgstr ""

#: ../../../SPIRVUsage.rst:267
msgid "``spirv.Sampler``"
msgstr ""

#: ../../../SPIRVUsage.rst:267 ../../../SPIRVUsage.rst:269
#: ../../../SPIRVUsage.rst:270 ../../../SPIRVUsage.rst:271
#: ../../../SPIRVUsage.rst:272 ../../../SPIRVUsage.rst:274
#: ../../../SPIRVUsage.rst:314
msgid "(none)"
msgstr ""

#: ../../../SPIRVUsage.rst:268
msgid "OpTypeSampledImage"
msgstr ""

#: ../../../SPIRVUsage.rst:268
msgid "``spirv.SampledImage``"
msgstr ""

#: ../../../SPIRVUsage.rst:269
msgid "OpTypeEvent"
msgstr ""

#: ../../../SPIRVUsage.rst:269
msgid "``spirv.Event``"
msgstr ""

#: ../../../SPIRVUsage.rst:270
msgid "OpTypeDeviceEvent"
msgstr ""

#: ../../../SPIRVUsage.rst:270
msgid "``spirv.DeviceEvent``"
msgstr ""

#: ../../../SPIRVUsage.rst:271
msgid "OpTypeReserveId"
msgstr ""

#: ../../../SPIRVUsage.rst:271
msgid "``spirv.ReserveId``"
msgstr ""

#: ../../../SPIRVUsage.rst:272
msgid "OpTypeQueue"
msgstr ""

#: ../../../SPIRVUsage.rst:272
msgid "``spirv.Queue``"
msgstr ""

#: ../../../SPIRVUsage.rst:273
msgid "OpTypePipe"
msgstr ""

#: ../../../SPIRVUsage.rst:273
msgid "``spirv.Pipe``"
msgstr ""

#: ../../../SPIRVUsage.rst:273
msgid "access qualifier"
msgstr ""

#: ../../../SPIRVUsage.rst:274
msgid "OpTypePipeStorage"
msgstr ""

#: ../../../SPIRVUsage.rst:274
msgid "``spirv.PipeStorage``"
msgstr ""

#: ../../../SPIRVUsage.rst:275
msgid "NA"
msgstr ""

#: ../../../SPIRVUsage.rst:275
msgid "``spirv.VulkanBuffer``"
msgstr ""

#: ../../../SPIRVUsage.rst:275
msgid "ElementType, StorageClass, IsWriteable"
msgstr ""

#: ../../../SPIRVUsage.rst:278
msgid ""
"All integer arguments take the same value as they do in their `corresponding "
"SPIR-V instruction <https://registry.khronos.org/SPIR-V/specs/unified1/SPIRV."
"html#_type_declaration_instructions>`_. For example, the OpenCL type "
"``image2d_depth_ro_t`` would be represented in SPIR-V IR as ``target(\"spirv."
"Image\", void, 1, 1, 0, 0, 0, 0, 0)``, with its dimensionality parameter as "
"``1`` meaning 2D. Sampled image types include the parameters of its "
"underlying image type, so that a sampled image for the previous type has the "
"representation ``target(\"spirv.SampledImage, void, 1, 1, 0, 0, 0, 0, 0)``."
msgstr ""

#: ../../../SPIRVUsage.rst:287
msgid ""
"The differences between ``spirv.Image`` and ``spirv.SignedImage`` is that "
"the backend will generate code assuming that the format of the image is a "
"signed integer instead of unsigned. This is required because llvm-ir will "
"create the same sampled type for signed and unsigned integers. If the image "
"format is unknown, the backend cannot distinguish the two case."
msgstr ""

#: ../../../SPIRVUsage.rst:293
msgid ""
"See `wg-hlsl proposal 0018 <https://github.com/llvm/wg-hlsl/blob/main/"
"proposals/0018-spirv-resource-representation.md>`_ for details on ``spirv."
"VulkanBuffer``."
msgstr ""

#: ../../../SPIRVUsage.rst:299 ../../../SPIRVUsage.rst:307
msgid "Inline SPIR-V Types"
msgstr ""

#: ../../../SPIRVUsage.rst:301
msgid ""
"HLSL allows users to create types representing specific SPIR-V types, using "
"``vk::SpirvType`` and ``vk::SpirvOpaqueType``. These are specified in the "
"`Inline SPIR-V`_ proposal. They may be represented using target extension "
"types:"
msgstr ""

#: ../../../SPIRVUsage.rst:310
msgid "LLVM integer arguments"
msgstr ""

#: ../../../SPIRVUsage.rst:312
msgid "``spirv.Type``"
msgstr ""

#: ../../../SPIRVUsage.rst:312
msgid "SPIR-V operands"
msgstr ""

#: ../../../SPIRVUsage.rst:312
msgid "opcode, size, alignment"
msgstr ""

#: ../../../SPIRVUsage.rst:313
msgid "``spirv.IntegralConstant``"
msgstr ""

#: ../../../SPIRVUsage.rst:313
msgid "integral type"
msgstr ""

#: ../../../SPIRVUsage.rst:313 ../../../SPIRVUsage.rst:314
msgid "value"
msgstr ""

#: ../../../SPIRVUsage.rst:314
msgid "``spirv.Literal``"
msgstr ""

#: ../../../SPIRVUsage.rst:317
msgid ""
"The operand arguments to ``spirv.Type`` may be either a ``spirv."
"IntegralConstant`` type, representing an ``OpConstant`` id operand, a "
"``spirv.Literal`` type, representing an immediate literal operand, or any "
"other type, representing the id of that type as an operand. ``spirv."
"IntegralConstant`` and ``spirv.Literal`` may not be used outside of this "
"context."
msgstr ""

#: ../../../SPIRVUsage.rst:322
msgid ""
"For example, ``OpTypeArray`` (opcode 28) takes an id for the element type "
"and an id for the element length, so an array of 16 integers could be "
"declared as:"
msgstr ""

#: ../../../SPIRVUsage.rst:325
msgid ""
"``target(\"spirv.Type\", i32, target(\"spirv.IntegralConstant\", i32, 16), "
"28, 64, 32)``"
msgstr ""

#: ../../../SPIRVUsage.rst:327 ../../../SPIRVUsage.rst:336
msgid "This will be lowered to:"
msgstr ""

#: ../../../SPIRVUsage.rst:329
msgid "``OpTypeArray %int %int_16``"
msgstr ""

#: ../../../SPIRVUsage.rst:331
msgid ""
"``OpTypeVector`` takes an id for the component type and a literal for the "
"component count, so a 4-integer vector could be declared as:"
msgstr ""

#: ../../../SPIRVUsage.rst:334
msgid ""
"``target(\"spirv.Type\", i32, target(\"spirv.Literal\", 4), 23, 16, 32)``"
msgstr ""

#: ../../../SPIRVUsage.rst:338
msgid "``OpTypeVector %int 4``"
msgstr ""

#: ../../../SPIRVUsage.rst:340
msgid ""
"See `Target Extension Types for Inline SPIR-V and Decorated Types`_ for "
"further details."
msgstr ""

#: ../../../SPIRVUsage.rst:347
msgid "Target Intrinsics"
msgstr ""

#: ../../../SPIRVUsage.rst:349
msgid ""
"The SPIR-V backend employs several LLVM IR intrinsics that facilitate "
"various low-level operations essential for generating correct and efficient "
"SPIR-V code. These intrinsics cover a range of functionalities from type "
"assignment and memory management to control flow and atomic operations. "
"Below is a detailed table of selected intrinsics used in the SPIR-V backend, "
"along with their descriptions and argument details."
msgstr ""

#: ../../../SPIRVUsage.rst:355
msgid "LLVM IR Intrinsics for SPIR-V"
msgstr ""

#: ../../../SPIRVUsage.rst:359
msgid "Intrinsic ID"
msgstr ""

#: ../../../SPIRVUsage.rst:360
msgid "Return Type"
msgstr ""

#: ../../../SPIRVUsage.rst:361
msgid "Argument Types"
msgstr ""

#: ../../../SPIRVUsage.rst:363
msgid "`int_spv_assign_type`"
msgstr ""

#: ../../../SPIRVUsage.rst:364 ../../../SPIRVUsage.rst:368
#: ../../../SPIRVUsage.rst:372 ../../../SPIRVUsage.rst:376
#: ../../../SPIRVUsage.rst:380 ../../../SPIRVUsage.rst:384
#: ../../../SPIRVUsage.rst:388 ../../../SPIRVUsage.rst:396
#: ../../../SPIRVUsage.rst:400 ../../../SPIRVUsage.rst:412
#: ../../../SPIRVUsage.rst:444 ../../../SPIRVUsage.rst:452
#: ../../../SPIRVUsage.rst:468 ../../../SPIRVUsage.rst:472
msgid "None"
msgstr ""

#: ../../../SPIRVUsage.rst:365 ../../../SPIRVUsage.rst:381
#: ../../../SPIRVUsage.rst:389 ../../../SPIRVUsage.rst:393
msgid "`[Type, Metadata]`"
msgstr ""

#: ../../../SPIRVUsage.rst:366
msgid ""
"Associates a type with metadata, crucial for maintaining type information in "
"SPIR-V structures. Not emitted directly but supports the type system "
"internally."
msgstr ""

#: ../../../SPIRVUsage.rst:367
msgid "`int_spv_assign_ptr_type`"
msgstr ""

#: ../../../SPIRVUsage.rst:369 ../../../SPIRVUsage.rst:441
msgid "`[Type, Metadata, Integer]`"
msgstr ""

#: ../../../SPIRVUsage.rst:370
msgid ""
"Similar to `int_spv_assign_type`, but for pointer types with an additional "
"integer specifying the storage class. Supports SPIR-V's detailed pointer "
"type system. Not emitted directly."
msgstr ""

#: ../../../SPIRVUsage.rst:371
msgid "`int_spv_assign_name`"
msgstr ""

#: ../../../SPIRVUsage.rst:373 ../../../SPIRVUsage.rst:445
#: ../../../SPIRVUsage.rst:449
msgid "`[Type, Vararg]`"
msgstr ""

#: ../../../SPIRVUsage.rst:374
msgid ""
"Assigns names to types or values, enhancing readability and debuggability of "
"SPIR-V code. Not emitted directly but used for metadata enrichment."
msgstr ""

#: ../../../SPIRVUsage.rst:375
msgid "`int_spv_value_md`"
msgstr ""

#: ../../../SPIRVUsage.rst:377
msgid "`[Metadata]`"
msgstr ""

#: ../../../SPIRVUsage.rst:378
msgid ""
"Assigns a set of attributes (such as name and data type) to a value that is "
"the argument of the associated `llvm.fake.use` intrinsic call. The latter is "
"used as a mean to map virtual registers created by IRTranslator to the "
"original value."
msgstr ""

#: ../../../SPIRVUsage.rst:379
msgid "`int_spv_assign_decoration`"
msgstr ""

#: ../../../SPIRVUsage.rst:382
msgid ""
"Assigns decoration to values by associating them with metadatas. Not emitted "
"directly but used to support SPIR-V representation in LLVM IR."
msgstr ""

#: ../../../SPIRVUsage.rst:383
msgid "`int_spv_assign_aliasing_decoration`"
msgstr ""

#: ../../../SPIRVUsage.rst:385
msgid "`[Type, 32-bit Integer, Metadata]`"
msgstr ""

#: ../../../SPIRVUsage.rst:386
msgid ""
"Assigns one of two memory aliasing decorations (specified by the second "
"argument) to instructions using original aliasing metadata node. Not emitted "
"directly but used to support SPIR-V representation in LLVM IR."
msgstr ""

#: ../../../SPIRVUsage.rst:387
msgid "`int_spv_assign_fpmaxerror_decoration`"
msgstr ""

#: ../../../SPIRVUsage.rst:390
msgid ""
"Assigns the maximum error decoration to floating-point instructions using "
"the original metadata node. Not emitted directly but used to support SPIR-V "
"representation in LLVM IR."
msgstr ""

#: ../../../SPIRVUsage.rst:391
msgid "`int_spv_track_constant`"
msgstr ""

#: ../../../SPIRVUsage.rst:392 ../../../SPIRVUsage.rst:416
#: ../../../SPIRVUsage.rst:424 ../../../SPIRVUsage.rst:428
#: ../../../SPIRVUsage.rst:432 ../../../SPIRVUsage.rst:436
#: ../../../SPIRVUsage.rst:440 ../../../SPIRVUsage.rst:456
#: ../../../SPIRVUsage.rst:460
msgid "Type"
msgstr ""

#: ../../../SPIRVUsage.rst:394
msgid ""
"Tracks constants in the SPIR-V module. Essential for optimizing and reducing "
"redundancy. Emitted for internal use only."
msgstr ""

#: ../../../SPIRVUsage.rst:395
msgid "`int_spv_init_global`"
msgstr ""

#: ../../../SPIRVUsage.rst:397 ../../../SPIRVUsage.rst:477
msgid "`[Type, Type]`"
msgstr ""

#: ../../../SPIRVUsage.rst:398
msgid ""
"Initializes global variables, a necessary step for ensuring correct global "
"state management in SPIR-V. Emitted for internal use only."
msgstr ""

#: ../../../SPIRVUsage.rst:399
msgid "`int_spv_unref_global`"
msgstr ""

#: ../../../SPIRVUsage.rst:401 ../../../SPIRVUsage.rst:437
msgid "`[Type]`"
msgstr ""

#: ../../../SPIRVUsage.rst:402
msgid ""
"Manages the lifetime of global variables by marking them as unreferenced, "
"thus enabling optimizations related to global variable usage. Emitted for "
"internal use only."
msgstr ""

#: ../../../SPIRVUsage.rst:403
msgid "`int_spv_gep`"
msgstr ""

#: ../../../SPIRVUsage.rst:404 ../../../SPIRVUsage.rst:488
msgid "Pointer"
msgstr ""

#: ../../../SPIRVUsage.rst:405
msgid "`[Boolean, Type, Vararg]`"
msgstr ""

#: ../../../SPIRVUsage.rst:406
msgid ""
"Computes the address of a sub-element of an aggregate type. Critical for "
"accessing array elements and structure fields. Supports conditionally "
"addressing elements in a generic way."
msgstr ""

#: ../../../SPIRVUsage.rst:407
msgid "`int_spv_load`"
msgstr ""

#: ../../../SPIRVUsage.rst:408 ../../../SPIRVUsage.rst:420
#: ../../../SPIRVUsage.rst:448 ../../../SPIRVUsage.rst:464
#: ../../../SPIRVUsage.rst:480 ../../../SPIRVUsage.rst:484
msgid "32-bit Integer"
msgstr ""

#: ../../../SPIRVUsage.rst:409
msgid "`[Pointer, 16-bit Integer, 8-bit Integer]`"
msgstr ""

#: ../../../SPIRVUsage.rst:410
msgid ""
"Loads a value from a memory location. The additional integers specify memory "
"access and alignment details, vital for ensuring correct and efficient "
"memory operations."
msgstr ""

#: ../../../SPIRVUsage.rst:411
msgid "`int_spv_store`"
msgstr ""

#: ../../../SPIRVUsage.rst:413
msgid "`[Type, Pointer, 16-bit Integer, 8-bit Integer]`"
msgstr ""

#: ../../../SPIRVUsage.rst:414
msgid ""
"Stores a value to a memory location. Like `int_spv_load`, it includes "
"specifications for memory access and alignment, essential for memory "
"operations."
msgstr ""

#: ../../../SPIRVUsage.rst:415
msgid "`int_spv_extractv`"
msgstr ""

#: ../../../SPIRVUsage.rst:417
msgid "`[32-bit Integer, Vararg]`"
msgstr ""

#: ../../../SPIRVUsage.rst:418
msgid ""
"Extracts a value from a vector, allowing for vector operations within SPIR-"
"V. Enables manipulation of vector components."
msgstr ""

#: ../../../SPIRVUsage.rst:419
msgid "`int_spv_insertv`"
msgstr ""

#: ../../../SPIRVUsage.rst:421
msgid "`[32-bit Integer, Type, Vararg]`"
msgstr ""

#: ../../../SPIRVUsage.rst:422
msgid ""
"Inserts a value into a vector. Complementary to `int_spv_extractv`, it "
"facilitates the construction and manipulation of vectors."
msgstr ""

#: ../../../SPIRVUsage.rst:423
msgid "`int_spv_extractelt`"
msgstr ""

#: ../../../SPIRVUsage.rst:425
msgid "`[Type, Any Integer]`"
msgstr ""

#: ../../../SPIRVUsage.rst:426
msgid ""
"Extracts an element from an aggregate type based on an index. Essential for "
"operations on arrays and vectors."
msgstr ""

#: ../../../SPIRVUsage.rst:427
msgid "`int_spv_insertelt`"
msgstr ""

#: ../../../SPIRVUsage.rst:429
msgid "`[Type, Type, Any Integer]`"
msgstr ""

#: ../../../SPIRVUsage.rst:430
msgid ""
"Inserts an element into an aggregate type at a specified index. Allows for "
"building and modifying arrays and vectors."
msgstr ""

#: ../../../SPIRVUsage.rst:431
msgid "`int_spv_const_composite`"
msgstr ""

#: ../../../SPIRVUsage.rst:433
msgid "`[Vararg]`"
msgstr ""

#: ../../../SPIRVUsage.rst:434
msgid ""
"Constructs a composite type from given elements. Key for creating arrays, "
"structs, and vectors from individual components."
msgstr ""

#: ../../../SPIRVUsage.rst:435
msgid "`int_spv_bitcast`"
msgstr ""

#: ../../../SPIRVUsage.rst:438
msgid ""
"Performs a bit-wise cast between types. Critical for type conversions that "
"do not change the bit representation."
msgstr ""

#: ../../../SPIRVUsage.rst:439
msgid "`int_spv_ptrcast`"
msgstr ""

#: ../../../SPIRVUsage.rst:442
msgid ""
"Casts pointers between different types. Similar to `int_spv_bitcast` but "
"specifically for pointers, taking into account SPIR-V's strict type system."
msgstr ""

#: ../../../SPIRVUsage.rst:443
msgid "`int_spv_switch`"
msgstr ""

#: ../../../SPIRVUsage.rst:446
msgid ""
"Implements a multi-way branch based on a value. Enables complex control flow "
"structures, similar to the switch statement in high-level languages."
msgstr ""

#: ../../../SPIRVUsage.rst:447
msgid "`int_spv_cmpxchg`"
msgstr ""

#: ../../../SPIRVUsage.rst:450
msgid ""
"Performs an atomic compare-and-exchange operation. Crucial for "
"synchronization and concurrency control in compute shaders."
msgstr ""

#: ../../../SPIRVUsage.rst:451
msgid "`int_spv_unreachable`"
msgstr ""

#: ../../../SPIRVUsage.rst:453 ../../../SPIRVUsage.rst:457
#: ../../../SPIRVUsage.rst:465
msgid "`[]`"
msgstr ""

#: ../../../SPIRVUsage.rst:454
msgid ""
"Marks a point in the code that should never be reached, enabling "
"optimizations by indicating unreachable code paths."
msgstr ""

#: ../../../SPIRVUsage.rst:455
msgid "`int_spv_alloca`"
msgstr ""

#: ../../../SPIRVUsage.rst:458
msgid ""
"Allocates memory on the stack. Fundamental for local variable storage in "
"functions."
msgstr ""

#: ../../../SPIRVUsage.rst:459
msgid "`int_spv_alloca_array`"
msgstr ""

#: ../../../SPIRVUsage.rst:461
msgid "`[Any Integer]`"
msgstr ""

#: ../../../SPIRVUsage.rst:462
msgid ""
"Allocates an array on the stack. Extends `int_spv_alloca` to support array "
"allocations, essential for temporary arrays."
msgstr ""

#: ../../../SPIRVUsage.rst:463
msgid "`int_spv_undef`"
msgstr ""

#: ../../../SPIRVUsage.rst:466
msgid ""
"Generates an undefined value. Useful for optimizations and indicating "
"uninitialized variables."
msgstr ""

#: ../../../SPIRVUsage.rst:467
msgid "`int_spv_inline_asm`"
msgstr ""

#: ../../../SPIRVUsage.rst:469
msgid "`[Metadata, Metadata, Vararg]`"
msgstr ""

#: ../../../SPIRVUsage.rst:470
msgid ""
"Associates inline assembly features to inline assembly call instances by "
"creating metadatas and preserving original arguments. Not emitted directly "
"but used to support SPIR-V representation in LLVM IR."
msgstr ""

#: ../../../SPIRVUsage.rst:471
msgid "`int_spv_assume`"
msgstr ""

#: ../../../SPIRVUsage.rst:473
msgid "`[1-bit Integer]`"
msgstr ""

#: ../../../SPIRVUsage.rst:474
msgid ""
"Provides hints to the optimizer about assumptions that can be made about "
"program state. Improves optimization potential."
msgstr ""

#: ../../../SPIRVUsage.rst:475
msgid "`int_spv_expect`"
msgstr ""

#: ../../../SPIRVUsage.rst:476
msgid "Any Integer Type"
msgstr ""

#: ../../../SPIRVUsage.rst:478
msgid ""
"Guides branch prediction by indicating expected branch paths. Enhances "
"performance by optimizing common code paths."
msgstr ""

#: ../../../SPIRVUsage.rst:479
msgid "`int_spv_thread_id`"
msgstr ""

#: ../../../SPIRVUsage.rst:481 ../../../SPIRVUsage.rst:485
msgid "`[32-bit Integer]`"
msgstr ""

#: ../../../SPIRVUsage.rst:482
msgid ""
"Retrieves the thread ID within a workgroup. Essential for identifying "
"execution context in parallel compute operations."
msgstr ""

#: ../../../SPIRVUsage.rst:483
msgid "`int_spv_flattened_thread_id_in_group`"
msgstr ""

#: ../../../SPIRVUsage.rst:486
msgid ""
"Provides a flattened index for a given thread within a given group "
"(SV_GroupIndex)"
msgstr ""

#: ../../../SPIRVUsage.rst:487
msgid "`int_spv_create_handle`"
msgstr ""

#: ../../../SPIRVUsage.rst:489
msgid "`[8-bit Integer]`"
msgstr ""

#: ../../../SPIRVUsage.rst:490
msgid ""
"Creates a resource handle for graphics or compute resources. Facilitates the "
"management and use of resources in shaders."
msgstr ""

#: ../../../SPIRVUsage.rst:491
msgid "`int_spv_resource_handlefrombinding`"
msgstr ""

#: ../../../SPIRVUsage.rst:492
msgid "spirv.Image"
msgstr ""

#: ../../../SPIRVUsage.rst:493
msgid ""
"`[32-bit Integer set, 32-bit Integer binding, 32-bit Integer arraySize, 32-"
"bit Integer index, bool isUniformIndex]`"
msgstr ""

#: ../../../SPIRVUsage.rst:494
msgid ""
"Returns the handle for the resource at the given set and binding.\\ If "
"`arraySize > 1`, then the binding represents an array of resources\\ of the "
"given size, and the handle for the resource at the given index is returned."
"\\ If the index is possibly non-uniform, then `isUniformIndex` must get set "
"to true."
msgstr ""

#: ../../../SPIRVUsage.rst:498
msgid "`int_spv_typeBufferLoad`"
msgstr ""

#: ../../../SPIRVUsage.rst:499
msgid "Scalar or vector"
msgstr ""

#: ../../../SPIRVUsage.rst:500
msgid "`[spirv.Image ImageBuffer, 32-bit Integer coordinate]`"
msgstr ""

#: ../../../SPIRVUsage.rst:501
msgid ""
"Loads a value from a Vulkan image buffer at the given coordinate. The \\ "
"image buffer data is assumed to be stored as a 4-element vector. If the \\ "
"return type is a scalar, then the first element of the vector is \\ "
"returned. If the return type is an n-element vector, then the first \\ n-"
"elements of the 4-element vector are returned."
msgstr ""

#: ../../../SPIRVUsage.rst:506
msgid "`int_spv_resource_store_typedbuffer`"
msgstr ""

#: ../../../SPIRVUsage.rst:507
msgid "void"
msgstr ""

#: ../../../SPIRVUsage.rst:508
msgid "`[spirv.Image Image, 32-bit Integer coordinate, vec4 data]`"
msgstr ""

#: ../../../SPIRVUsage.rst:509
msgid ""
"Stores the data to the image buffer at the given coordinate. The \\ data "
"must be a 4-element vector."
msgstr ""

#: ../../../SPIRVUsage.rst:515
msgid "Builtin Functions"
msgstr ""

#: ../../../SPIRVUsage.rst:517
msgid ""
"The following section highlights the representation of SPIR-V builtins in "
"LLVM IR, emphasizing builtins that do not have direct counterparts in LLVM."
msgstr ""

#: ../../../SPIRVUsage.rst:521
msgid "Instructions as Function Calls"
msgstr ""

#: ../../../SPIRVUsage.rst:523
msgid ""
"SPIR-V builtins without direct LLVM counterparts are represented as LLVM "
"function calls. These functions, termed SPIR-V builtin functions, follow an "
"IA64 mangling scheme with SPIR-V-specific extensions. Parsing non-mangled "
"calls to builtins is supported in some cases, but not tested extensively. "
"The general format is:"
msgstr ""

#: ../../../SPIRVUsage.rst:532
msgid ""
"Where `{OpCodeName}` is the SPIR-V opcode name sans the \"Op\" prefix, and "
"`{OptionalPostfixes}` are decoration-specific postfixes, if any. The "
"mangling and postfixes allow for the representation of SPIR-V's rich "
"instruction set within LLVM's framework."
msgstr ""

#: ../../../SPIRVUsage.rst:538
msgid "Extended Instruction Sets"
msgstr ""

#: ../../../SPIRVUsage.rst:540
msgid ""
"SPIR-V defines several extended instruction sets for additional "
"functionalities, such as OpenCL-specific operations. In LLVM IR, these are "
"represented by function calls to mangled builtins and selected based on the "
"environment. For example:"
msgstr ""

#: ../../../SPIRVUsage.rst:548
msgid ""
"represents the `acos` function from the OpenCL extended instruction set for "
"a float32 input."
msgstr ""

#: ../../../SPIRVUsage.rst:552
msgid "Builtin Variables"
msgstr ""

#: ../../../SPIRVUsage.rst:554
msgid ""
"SPIR-V builtin variables, which provide access to special hardware or "
"execution model properties, are mapped to either LLVM function calls or LLVM "
"global variables. The representation follows the naming convention:"
msgstr ""

#: ../../../SPIRVUsage.rst:562
msgid ""
"For instance, the SPIR-V builtin `GlobalInvocationId` is accessible in LLVM "
"IR as `__spirv_BuiltInGlobalInvocationId`."
msgstr ""

#: ../../../SPIRVUsage.rst:566
msgid "Vector Load and Store Builtins"
msgstr ""

#: ../../../SPIRVUsage.rst:568
msgid ""
"SPIR-V's capabilities for loading and storing vectors are represented in "
"LLVM IR using functions that mimic the SPIR-V instructions. These builtins "
"handle cases that LLVM's native instructions do not directly support, "
"enabling fine-grained control over memory operations."
msgstr ""

#: ../../../SPIRVUsage.rst:574
msgid "Atomic Operations"
msgstr ""

#: ../../../SPIRVUsage.rst:576
msgid ""
"SPIR-V's atomic operations, especially those operating on floating-point "
"data, are represented in LLVM IR with corresponding function calls. These "
"builtins ensure atomicity in operations where LLVM might not have direct "
"support, essential for parallel execution and synchronization."
msgstr ""

#: ../../../SPIRVUsage.rst:582
msgid "Image Operations"
msgstr ""

#: ../../../SPIRVUsage.rst:584
msgid ""
"SPIR-V provides extensive support for image and sampler operations, which "
"LLVM represents through function calls to builtins. These include image "
"reads, writes, and queries, allowing detailed manipulation of image data and "
"parameters."
msgstr ""

#: ../../../SPIRVUsage.rst:589
msgid "Group and Subgroup Operations"
msgstr ""

#: ../../../SPIRVUsage.rst:591
msgid ""
"For workgroup and subgroup operations, LLVM uses function calls to represent "
"SPIR-V's group-based instructions. These builtins facilitate group "
"synchronization, data sharing, and collective operations essential for "
"efficient parallel computation."
msgstr ""

#: ../../../SPIRVUsage.rst:596
msgid "SPIR-V Instructions Mapped to LLVM Metadata"
msgstr ""

#: ../../../SPIRVUsage.rst:597
msgid ""
"Some SPIR-V instructions don't have a direct equivalent in the LLVM IR "
"language. To address this, the SPIR-V Target uses different specific LLVM "
"named metadata to convey the necessary information. The SPIR-V specification "
"allows multiple module-scope instructions, where as LLVM named metadata must "
"be unique. Therefore, the encoding of such instructions has the following "
"format:"
msgstr ""

#: ../../../SPIRVUsage.rst:609
msgid ""
"Below, you will find the mappings between SPIR-V instruction and their "
"corresponding LLVM IR representations."
msgstr ""

#: ../../../SPIRVUsage.rst:613
msgid "SPIR-V instruction"
msgstr ""

#: ../../../SPIRVUsage.rst:613
msgid "LLVM IR"
msgstr ""

#: ../../../SPIRVUsage.rst:615
msgid "OpExecutionMode"
msgstr ""
