
---------- Begin Simulation Statistics ----------
final_tick                               2582817971292                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 576596                       # Simulator instruction rate (inst/s)
host_mem_usage                               10875784                       # Number of bytes of host memory used
host_op_rate                                  1120874                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  1782.51                       # Real time elapsed on the host
host_tick_rate                             1448978275                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1027788099                       # Number of instructions simulated
sim_ops                                    1997968846                       # Number of ops (including micro ops) simulated
sim_seconds                                  2.582818                       # Number of seconds simulated
sim_ticks                                2582817971292                       # Number of ticks simulated
system.cpu0.Branches                          2780018                       # Number of branches fetched
system.cpu0.committedInsts                   27788099                       # Number of instructions committed
system.cpu0.committedOps                     52797721                       # Number of ops (including micro ops) committed
system.cpu0.dtb.rdAccesses                   11113063                       # TLB accesses on read requests
system.cpu0.dtb.rdMisses                         5446                       # TLB misses on read requests
system.cpu0.dtb.wrAccesses                    5557395                       # TLB accesses on write requests
system.cpu0.dtb.wrMisses                            8                       # TLB misses on write requests
system.cpu0.idle_fraction                    0.973804                       # Percentage of idle cycles
system.cpu0.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu0.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.itb.wrAccesses                   38902351                       # TLB accesses on write requests
system.cpu0.itb.wrMisses                           46                       # TLB misses on write requests
system.cpu0.not_idle_fraction                0.026196                       # Percentage of non-idle cycles
system.cpu0.numCycles                       203181991                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.num_busy_cycles              5322563.572506                       # Number of busy cycles
system.cpu0.num_cc_register_reads            13899961                       # number of times the CC registers were read
system.cpu0.num_cc_register_writes           16672913                       # number of times the CC registers were written
system.cpu0.num_conditional_control_insts      2779471                       # number of instructions that are conditional controls
system.cpu0.num_fp_alu_accesses                  1214                       # Number of float alu accesses
system.cpu0.num_fp_insts                         1214                       # number of float instructions
system.cpu0.num_fp_register_reads                1401                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                679                       # number of times the floating registers were written
system.cpu0.num_func_calls                        384                       # number of times a function call or return occured
system.cpu0.num_idle_cycles              197859427.427494                       # Number of idle cycles
system.cpu0.num_int_alu_accesses             52796880                       # Number of integer alu accesses
system.cpu0.num_int_insts                    52796880                       # number of integer instructions
system.cpu0.num_int_register_reads          105592520                       # number of times the integer registers were read
system.cpu0.num_int_register_writes          44459432                       # number of times the integer registers were written
system.cpu0.num_load_insts                   11113060                       # Number of load instructions
system.cpu0.num_mem_refs                     16670454                       # number of memory refs
system.cpu0.num_store_insts                   5557394                       # Number of store instructions
system.cpu0.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu0.num_vec_insts                           0                       # number of vector instructions
system.cpu0.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu0.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu0.op_class::No_OpClass                  336      0.00%      0.00% # Class of executed instruction
system.cpu0.op_class::IntAlu                 36126368     68.42%     68.42% # Class of executed instruction
system.cpu0.op_class::IntMult                       5      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::IntDiv                       28      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::FloatAdd                    144      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::FloatMult                     0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::FloatMultAcc                  0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::FloatMisc                     0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdAlu                     104      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdCvt                      54      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdMisc                    228      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdMult                      0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdShift                     0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdDiv                       0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdReduceAdd                 0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdReduceAlu                 0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdReduceCmp                 0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdFloatReduceAdd            0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdFloatReduceCmp            0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdAes                       0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdAesMix                    0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdSha1Hash                  0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdSha1Hash2                 0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdSha256Hash                0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdSha256Hash2               0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdShaSigma2                 0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdShaSigma3                 0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdPredAlu                   0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::MemRead                11113000     21.05%     89.47% # Class of executed instruction
system.cpu0.op_class::MemWrite                5556913     10.52%    100.00% # Class of executed instruction
system.cpu0.op_class::FloatMemRead                 60      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::FloatMemWrite               481      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::total                  52797721                       # Class of executed instruction
system.cpu0.workload.numSyscalls                   12                       # Number of system calls
system.cpu1.Branches                        222850029                       # Number of branches fetched
system.cpu1.committedInsts                 1000000000                       # Number of instructions committed
system.cpu1.committedOps                   1945171125                       # Number of ops (including micro ops) committed
system.cpu1.dtb.rdAccesses                  260949728                       # TLB accesses on read requests
system.cpu1.dtb.rdMisses                      2355933                       # TLB misses on read requests
system.cpu1.dtb.wrAccesses                  147204917                       # TLB accesses on write requests
system.cpu1.dtb.wrMisses                       163589                       # TLB misses on write requests
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu1.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.itb.wrAccesses                 1326413606                       # TLB accesses on write requests
system.cpu1.itb.wrMisses                       734522                       # TLB misses on write requests
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.numCycles                      7756210124                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.num_busy_cycles                7756210124                       # Number of busy cycles
system.cpu1.num_cc_register_reads          1079236066                       # number of times the CC registers were read
system.cpu1.num_cc_register_writes          612243389                       # number of times the CC registers were written
system.cpu1.num_conditional_control_insts    178653966                       # number of instructions that are conditional controls
system.cpu1.num_fp_alu_accesses              18808575                       # Number of float alu accesses
system.cpu1.num_fp_insts                     18808575                       # number of float instructions
system.cpu1.num_fp_register_reads            17357069                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes           10654679                       # number of times the floating registers were written
system.cpu1.num_func_calls                   28285530                       # number of times a function call or return occured
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_int_alu_accesses           1922371901                       # Number of integer alu accesses
system.cpu1.num_int_insts                  1922371901                       # number of integer instructions
system.cpu1.num_int_register_reads         3727588782                       # number of times the integer registers were read
system.cpu1.num_int_register_writes        1548615848                       # number of times the integer registers were written
system.cpu1.num_load_insts                  260844410                       # Number of load instructions
system.cpu1.num_mem_refs                    407952950                       # number of memory refs
system.cpu1.num_store_insts                 147108540                       # Number of store instructions
system.cpu1.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu1.num_vec_insts                           0                       # number of vector instructions
system.cpu1.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu1.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu1.op_class::No_OpClass             17083588      0.88%      0.88% # Class of executed instruction
system.cpu1.op_class::IntAlu               1513432002     77.80%     78.68% # Class of executed instruction
system.cpu1.op_class::IntMult                  705820      0.04%     78.72% # Class of executed instruction
system.cpu1.op_class::IntDiv                    88760      0.00%     78.72% # Class of executed instruction
system.cpu1.op_class::FloatAdd                1270560      0.07%     78.79% # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0      0.00%     78.79% # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0      0.00%     78.79% # Class of executed instruction
system.cpu1.op_class::FloatMult                     0      0.00%     78.79% # Class of executed instruction
system.cpu1.op_class::FloatMultAcc                  0      0.00%     78.79% # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0      0.00%     78.79% # Class of executed instruction
system.cpu1.op_class::FloatMisc                     0      0.00%     78.79% # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0      0.00%     78.79% # Class of executed instruction
system.cpu1.op_class::SimdAdd                   85540      0.00%     78.79% # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0      0.00%     78.79% # Class of executed instruction
system.cpu1.op_class::SimdAlu                 1168166      0.06%     78.85% # Class of executed instruction
system.cpu1.op_class::SimdCmp                    2270      0.00%     78.85% # Class of executed instruction
system.cpu1.op_class::SimdCvt                  480376      0.02%     78.88% # Class of executed instruction
system.cpu1.op_class::SimdMisc                2025017      0.10%     78.98% # Class of executed instruction
system.cpu1.op_class::SimdMult                     84      0.00%     78.98% # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0      0.00%     78.98% # Class of executed instruction
system.cpu1.op_class::SimdShift                  1955      0.00%     78.98% # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0      0.00%     78.98% # Class of executed instruction
system.cpu1.op_class::SimdDiv                       0      0.00%     78.98% # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0      0.00%     78.98% # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                364      0.00%     78.98% # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0      0.00%     78.98% # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0      0.00%     78.98% # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt             779685      0.04%     79.02% # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                 94      0.00%     79.02% # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0      0.00%     79.02% # Class of executed instruction
system.cpu1.op_class::SimdFloatMult             93894      0.00%     79.03% # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0      0.00%     79.03% # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0      0.00%     79.03% # Class of executed instruction
system.cpu1.op_class::SimdReduceAdd                 0      0.00%     79.03% # Class of executed instruction
system.cpu1.op_class::SimdReduceAlu                 0      0.00%     79.03% # Class of executed instruction
system.cpu1.op_class::SimdReduceCmp                 0      0.00%     79.03% # Class of executed instruction
system.cpu1.op_class::SimdFloatReduceAdd            0      0.00%     79.03% # Class of executed instruction
system.cpu1.op_class::SimdFloatReduceCmp            0      0.00%     79.03% # Class of executed instruction
system.cpu1.op_class::SimdAes                       0      0.00%     79.03% # Class of executed instruction
system.cpu1.op_class::SimdAesMix                    0      0.00%     79.03% # Class of executed instruction
system.cpu1.op_class::SimdSha1Hash                  0      0.00%     79.03% # Class of executed instruction
system.cpu1.op_class::SimdSha1Hash2                 0      0.00%     79.03% # Class of executed instruction
system.cpu1.op_class::SimdSha256Hash                0      0.00%     79.03% # Class of executed instruction
system.cpu1.op_class::SimdSha256Hash2               0      0.00%     79.03% # Class of executed instruction
system.cpu1.op_class::SimdShaSigma2                 0      0.00%     79.03% # Class of executed instruction
system.cpu1.op_class::SimdShaSigma3                 0      0.00%     79.03% # Class of executed instruction
system.cpu1.op_class::SimdPredAlu                   0      0.00%     79.03% # Class of executed instruction
system.cpu1.op_class::MemRead               255808231     13.15%     92.18% # Class of executed instruction
system.cpu1.op_class::MemWrite              139957141      7.20%     99.37% # Class of executed instruction
system.cpu1.op_class::FloatMemRead            5036179      0.26%     99.63% # Class of executed instruction
system.cpu1.op_class::FloatMemWrite           7151399      0.37%    100.00% # Class of executed instruction
system.cpu1.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::total                1945171125                       # Class of executed instruction
system.cpu1.workload.numSyscalls                 1676                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       781228                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       1825040                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests    129418416                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         1896                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests    258837791                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           1896                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 2582817971292                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             546217                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       417573                       # Transaction distribution
system.membus.trans_dist::CleanEvict           363655                       # Transaction distribution
system.membus.trans_dist::ReadExReq            497595                       # Transaction distribution
system.membus.trans_dist::ReadExResp           497595                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        546217                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      2868852                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total      2868852                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                2868852                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     93528640                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total     93528640                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                93528640                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           1043812                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 1043812    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             1043812                       # Request fanout histogram
system.membus.reqLayer4.occupancy          4655025688                       # Layer occupancy (ticks)
system.membus.reqLayer4.utilization               0.2                       # Layer utilization (%)
system.membus.respLayer1.occupancy         5586459503                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.2                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu0.numPwrStateTransitions                  1                       # Number of power state transitions
system.cpu0.pwrStateResidencyTicks::ON   2582817971292                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 2582817971292                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst     38901902                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        38901902                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst     38901902                       # number of overall hits
system.cpu0.icache.overall_hits::total       38901902                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst          449                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total           449                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst          449                       # number of overall misses
system.cpu0.icache.overall_misses::total          449                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst     37756206                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total     37756206                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst     37756206                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total     37756206                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst     38902351                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     38902351                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst     38902351                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     38902351                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.000012                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000012                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.000012                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000012                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 84089.545657                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 84089.545657                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 84089.545657                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 84089.545657                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks           18                       # number of writebacks
system.cpu0.icache.writebacks::total               18                       # number of writebacks
system.cpu0.icache.demand_mshr_misses::.cpu0.inst          449                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total          449                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst          449                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total          449                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst     37457172                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total     37457172                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst     37457172                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total     37457172                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.000012                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000012                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.000012                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000012                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 83423.545657                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 83423.545657                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 83423.545657                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 83423.545657                       # average overall mshr miss latency
system.cpu0.icache.replacements                    18                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst     38901902                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       38901902                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst          449                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total          449                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst     37756206                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total     37756206                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst     38902351                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     38902351                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.000012                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000012                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 84089.545657                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 84089.545657                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst          449                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total          449                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst     37457172                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total     37457172                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.000012                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000012                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 83423.545657                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 83423.545657                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 2582817971292                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse          428.821925                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs           38902351                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs              449                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs         86642.207127                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            83250                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst   428.821925                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.837543                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.837543                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          431                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4          431                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024     0.841797                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        311219257                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       311219257                       # Number of data accesses
system.cpu0.icache.tags.repl_invalid                0                       # Number of initial replacements
system.cpu0.icache.tags.repl_valid_tag              0                       # Number of local replacements
system.cpu0.icache.tags.repl_valid_data             0                       # Number of global replacements
system.cpu0.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2582817971292                       # Cumulative time (in ticks) in various power states
system.cpu0.interrupts.clk_domain.clock          5328                       # Clock period in ticks
system.cpu0.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 2582817971292                       # Cumulative time (in ticks) in various power states
system.cpu0.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.replacements            0                       # number of replacements
system.cpu0.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 2582817971292                       # Cumulative time (in ticks) in various power states
system.cpu0.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu0.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu0.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu0.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu0.itb_walker_cache.tags.repl_invalid            0                       # Number of initial replacements
system.cpu0.itb_walker_cache.tags.repl_valid_tag            0                       # Number of local replacements
system.cpu0.itb_walker_cache.tags.repl_valid_data            0                       # Number of global replacements
system.cpu0.itb.walker.pwrStateResidencyTicks::UNDEFINED 2582817971292                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 2582817971292                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu0.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 2582817971292                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu0.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu0.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu0.dtb_walker_cache.tags.repl_invalid            0                       # Number of initial replacements
system.cpu0.dtb_walker_cache.tags.repl_valid_tag            0                       # Number of local replacements
system.cpu0.dtb_walker_cache.tags.repl_valid_data            0                       # Number of global replacements
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 2582817971292                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data     16322542                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        16322542                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data     16322542                       # number of overall hits
system.cpu0.dcache.overall_hits::total       16322542                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data       347916                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        347916                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data       347916                       # number of overall misses
system.cpu0.dcache.overall_misses::total       347916                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data  30842390403                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  30842390403                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data  30842390403                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  30842390403                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data     16670458                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     16670458                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data     16670458                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     16670458                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.020870                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.020870                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.020870                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.020870                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 88648.956653                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 88648.956653                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 88648.956653                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 88648.956653                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks          520                       # number of writebacks
system.cpu0.dcache.writebacks::total              520                       # number of writebacks
system.cpu0.dcache.demand_mshr_misses::.cpu0.data       347916                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total       347916                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data       347916                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total       347916                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data  30610678347                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total  30610678347                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data  30610678347                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total  30610678347                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.020870                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.020870                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.020870                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.020870                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 87982.956653                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 87982.956653                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 87982.956653                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 87982.956653                       # average overall mshr miss latency
system.cpu0.dcache.replacements                347908                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data     10765403                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       10765403                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data       347660                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       347660                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data  30830429376                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  30830429376                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data     11113063                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     11113063                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.031284                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.031284                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 88679.829074                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 88679.829074                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data       347660                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total       347660                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data  30598887816                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total  30598887816                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.031284                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.031284                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 88013.829074                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 88013.829074                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data      5557139                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       5557139                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data          256                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total          256                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data     11961027                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total     11961027                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data      5557395                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      5557395                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.000046                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000046                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 46722.761719                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 46722.761719                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data          256                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total          256                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data     11790531                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total     11790531                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.000046                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000046                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 46056.761719                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 46056.761719                       # average WriteReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2582817971292                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse            7.999998                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs           16670458                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs           347916                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            47.915181                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           166167                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data     7.999998                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     1.000000                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     1.000000                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024            8                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::4            8                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        133711580                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       133711580                       # Number of data accesses
system.cpu0.dcache.tags.repl_invalid                0                       # Number of initial replacements
system.cpu0.dcache.tags.repl_valid_tag              0                       # Number of local replacements
system.cpu0.dcache.tags.repl_valid_data             0                       # Number of global replacements
system.cpu1.numPwrStateTransitions                  1                       # Number of power state transitions
system.cpu1.pwrStateResidencyTicks::ON   2582817971292                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 2582817971292                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst   1314454329                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total      1314454329                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst   1314454329                       # number of overall hits
system.cpu1.icache.overall_hits::total     1314454329                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst     11959277                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total      11959277                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst     11959277                       # number of overall misses
system.cpu1.icache.overall_misses::total     11959277                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst 133243763193                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total 133243763193                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst 133243763193                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total 133243763193                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst   1326413606                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total   1326413606                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst   1326413606                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total   1326413606                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.009016                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.009016                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.009016                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.009016                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 11141.456393                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 11141.456393                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 11141.456393                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 11141.456393                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks     11958765                       # number of writebacks
system.cpu1.icache.writebacks::total         11958765                       # number of writebacks
system.cpu1.icache.demand_mshr_misses::.cpu1.inst     11959277                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total     11959277                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst     11959277                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total     11959277                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst 125278884711                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total 125278884711                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst 125278884711                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total 125278884711                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.009016                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.009016                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.009016                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.009016                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 10475.456393                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 10475.456393                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 10475.456393                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 10475.456393                       # average overall mshr miss latency
system.cpu1.icache.replacements              11958765                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst   1314454329                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total     1314454329                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst     11959277                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total     11959277                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst 133243763193                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total 133243763193                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst   1326413606                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total   1326413606                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.009016                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.009016                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 11141.456393                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 11141.456393                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst     11959277                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total     11959277                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst 125278884711                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total 125278884711                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.009016                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.009016                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 10475.456393                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 10475.456393                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 2582817971292                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse          511.986440                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs         1326413606                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs         11959277                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           110.910852                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle            88245                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst   511.986440                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.999974                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999974                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           49                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1          126                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2          140                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3          117                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4           80                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses      10623268125                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses     10623268125                       # Number of data accesses
system.cpu1.icache.tags.repl_invalid                0                       # Number of initial replacements
system.cpu1.icache.tags.repl_valid_tag              0                       # Number of local replacements
system.cpu1.icache.tags.repl_valid_data             0                       # Number of global replacements
system.cpu1.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2582817971292                       # Cumulative time (in ticks) in various power states
system.cpu1.interrupts.clk_domain.clock          5328                       # Clock period in ticks
system.cpu1.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 2582817971292                       # Cumulative time (in ticks) in various power states
system.cpu1.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.replacements            0                       # number of replacements
system.cpu1.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 2582817971292                       # Cumulative time (in ticks) in various power states
system.cpu1.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu1.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu1.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu1.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu1.itb_walker_cache.tags.repl_invalid            0                       # Number of initial replacements
system.cpu1.itb_walker_cache.tags.repl_valid_tag            0                       # Number of local replacements
system.cpu1.itb_walker_cache.tags.repl_valid_data            0                       # Number of global replacements
system.cpu1.itb.walker.pwrStateResidencyTicks::UNDEFINED 2582817971292                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 2582817971292                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu1.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 2582817971292                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu1.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu1.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu1.dtb_walker_cache.tags.repl_invalid            0                       # Number of initial replacements
system.cpu1.dtb_walker_cache.tags.repl_valid_tag            0                       # Number of local replacements
system.cpu1.dtb_walker_cache.tags.repl_valid_data            0                       # Number of global replacements
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 2582817971292                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data    291042912                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total       291042912                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data    291042912                       # number of overall hits
system.cpu1.dcache.overall_hits::total      291042912                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data    117111733                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total     117111733                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data    117111733                       # number of overall misses
system.cpu1.dcache.overall_misses::total    117111733                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 1380426424434                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 1380426424434                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 1380426424434                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 1380426424434                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data    408154645                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total    408154645                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data    408154645                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total    408154645                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.286930                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.286930                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.286930                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.286930                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 11787.259817                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 11787.259817                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 11787.259817                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 11787.259817                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks     91523015                       # number of writebacks
system.cpu1.dcache.writebacks::total         91523015                       # number of writebacks
system.cpu1.dcache.demand_mshr_misses::.cpu1.data    117111733                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total    117111733                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data    117111733                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total    117111733                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 1302430010256                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 1302430010256                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 1302430010256                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 1302430010256                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.286930                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.286930                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.286930                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.286930                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 11121.259817                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 11121.259817                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 11121.259817                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 11121.259817                       # average overall mshr miss latency
system.cpu1.dcache.replacements             117111725                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data    168381565                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total      168381565                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data     92568163                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total     92568163                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 1062711091134                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 1062711091134                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data    260949728                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total    260949728                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.354736                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.354736                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 11480.308744                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 11480.308744                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data     92568163                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total     92568163                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data 1001060694576                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total 1001060694576                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.354736                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.354736                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 10814.308744                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 10814.308744                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data    122661347                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total     122661347                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data     24543570                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total     24543570                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 317715333300                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 317715333300                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data    147204917                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total    147204917                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.166731                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.166731                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 12944.951908                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 12944.951908                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data     24543570                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total     24543570                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data 301369315680                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total 301369315680                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.166731                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.166731                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 12278.951908                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 12278.951908                       # average WriteReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2582817971292                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse            7.999998                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs          408154645                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs        117111733                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs             3.485173                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle           171162                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data     7.999998                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     1.000000                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     1.000000                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024            8                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0            8                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses       3382348893                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses      3382348893                       # Number of data accesses
system.cpu1.dcache.tags.repl_invalid                0                       # Number of initial replacements
system.cpu1.dcache.tags.repl_valid_tag              0                       # Number of local replacements
system.cpu1.dcache.tags.repl_valid_data             0                       # Number of global replacements
system.l2.pwrStateResidencyTicks::UNDEFINED 2582817971292                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.data                 458                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst            11938314                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data           116436791                       # number of demand (read+write) hits
system.l2.demand_hits::total                128375563                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.data                458                       # number of overall hits
system.l2.overall_hits::.cpu1.inst           11938314                       # number of overall hits
system.l2.overall_hits::.cpu1.data          116436791                       # number of overall hits
system.l2.overall_hits::total               128375563                       # number of overall hits
system.l2.demand_misses::.cpu0.inst               449                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data            347458                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst             20963                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data            674942                       # number of demand (read+write) misses
system.l2.demand_misses::total                1043812                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst              449                       # number of overall misses
system.l2.overall_misses::.cpu0.data           347458                       # number of overall misses
system.l2.overall_misses::.cpu1.inst            20963                       # number of overall misses
system.l2.overall_misses::.cpu1.data           674942                       # number of overall misses
system.l2.overall_misses::total               1043812                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst     36995967                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data  30250995057                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst   1789124418                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data  57629458854                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      89706574296                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst     36995967                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data  30250995057                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst   1789124418                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data  57629458854                       # number of overall miss cycles
system.l2.overall_miss_latency::total     89706574296                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst             449                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data          347916                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst        11959277                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data       117111733                       # number of demand (read+write) accesses
system.l2.demand_accesses::total            129419375                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst            449                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data         347916                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst       11959277                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data      117111733                       # number of overall (read+write) accesses
system.l2.overall_accesses::total           129419375                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst              1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.998684                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.001753                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.005763                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.008065                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst             1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.998684                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.001753                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.005763                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.008065                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 82396.363029                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 87063.745998                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 85346.773744                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 85384.312806                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 85941.313470                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 82396.363029                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 87063.745998                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 85346.773744                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 85384.312806                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 85941.313470                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              417573                       # number of writebacks
system.l2.writebacks::total                    417573                       # number of writebacks
system.l2.demand_mshr_misses::.cpu0.inst          449                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data       347458                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst        20963                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data       674942                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           1043812                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst          449                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data       347458                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst        20963                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data       674942                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          1043812                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst     33931272                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data  27879252289                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst   1646032246                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data  53022263402                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  82581479209                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst     33931272                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data  27879252289                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst   1646032246                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data  53022263402                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  82581479209                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.998684                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.001753                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.005763                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.008065                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.998684                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.001753                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.005763                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.008065                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 75570.761693                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 80237.761942                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 78520.834136                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 78558.251527                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 79115.280538                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 75570.761693                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 80237.761942                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 78520.834136                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 78558.251527                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 79115.280538                       # average overall mshr miss latency
system.l2.replacements                         783114                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks     91523535                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total         91523535                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks     91523535                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total     91523535                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks     11958783                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         11958783                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks     11958783                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     11958783                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks           10                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total            10                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu0.data              140                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data         24046091                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total              24046231                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data            116                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data         497479                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              497595                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data     10186470                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data  42380833410                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   42391019880                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data          256                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data     24543570                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total          24543826                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.453125                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.020269                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.020274                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 87814.396552                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 85191.200855                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 85191.812378                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu0.data          116                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data       497479                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         497595                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data      9394331                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data  38985005212                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  38994399543                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.453125                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.020269                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.020274                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 80985.612069                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 78365.127396                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 78365.738287                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu1.inst      11938314                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total           11938314                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst          449                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst        20963                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            21412                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst     36995967                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst   1789124418                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   1826120385                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst          449                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst     11959277                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total       11959726                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.001753                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.001790                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 82396.363029                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 85346.773744                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 85284.904960                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst          449                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst        20963                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        21412                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst     33931272                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst   1646032246                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   1679963518                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.001753                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.001790                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 75570.761693                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 78520.834136                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 78458.972445                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data          318                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data     92390700                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          92391018                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data       347342                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       177463                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          524805                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data  30240808587                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  15248625444                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  45489434031                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data       347660                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data     92568163                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      92915823                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.999085                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.001917                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.005648                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 87063.495307                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 85925.660245                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 86678.735971                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu0.data       347342                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       177463                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       524805                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data  27869857958                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  14037258190                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  41907116148                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.999085                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.001917                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.005648                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 80237.512187                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 79099.633107                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 79852.737966                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 2582817971292                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 259786.816003                       # Cycle average of tags in use
system.l2.tags.total_refs                   258837781                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   1045258                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                    247.630519                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     76000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     397.915323                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst       96.303452                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data    72659.825126                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst     5556.768384                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data    181076.003720                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.001518                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.000367                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.277175                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.021197                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.690750                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.991008                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024        262144                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2           84                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          887                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4       261170                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                4142449914                       # Number of tag accesses
system.l2.tags.data_accesses               4142449914                       # Number of data accesses
system.l2.tags.repl_invalid                         0                       # Number of initial replacements
system.l2.tags.repl_valid_tag                       0                       # Number of local replacements
system.l2.tags.repl_valid_data                      0                       # Number of global replacements
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 2582817971292                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst         28736                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data      22237312                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst       1341632                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data      43196288                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           66803968                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst        28736                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst      1341632                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       1370368                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     26724672                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        26724672                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst            449                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data         347458                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst          20963                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data         674942                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             1043812                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       417573                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             417573                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst            11126                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data          8609709                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           519445                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data         16724480                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              25864760                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst        11126                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       519445                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           530571                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       10347099                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             10347099                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       10347099                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst           11126                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data         8609709                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          519445                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data        16724480                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             36211859                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    417571.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples       449.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples    347458.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples     20963.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples    673728.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000031652                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.030260313746                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        24315                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        24315                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             3155023                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             393401                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     1043812                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     417573                       # Number of write requests accepted
system.mem_ctrls.readBursts                   1043812                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   417573                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   1214                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     2                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             32735                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             32636                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             32668                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             32706                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             32693                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             32565                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             32709                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             32581                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             32546                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             32482                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            32656                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            32620                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            32444                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            32596                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            32511                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            32604                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::16            32459                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::17            32495                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::18            32599                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::19            32533                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::20            32549                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::21            32591                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::22            32507                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::23            32428                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::24            32587                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::25            32664                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::26            32561                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::27            32552                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::28            32534                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::29            32541                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::30            32616                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::31            32630                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             13137                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             13000                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             13052                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             13076                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             13073                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             12933                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             13191                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             13004                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             12960                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             13053                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            13107                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            13107                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            12940                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            13063                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            13063                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            13025                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::16            12932                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::17            12983                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::18            13009                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::19            13065                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::20            13002                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::21            13033                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::22            13062                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::23            12996                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::24            13169                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::25            13175                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::26            13086                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::27            13130                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::28            13041                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::29            13002                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::30            12980                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::31            13071                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      55.91                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  22411418810                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 3473936536                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             40648543026                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     21495.74                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    3332.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                38987.74                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                        0                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                  0.00                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                 0.00                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               1043812                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               417573                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 1025845                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   16753                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                  13590                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                  14883                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                  24305                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                  24316                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                  24316                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                  24317                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                  24316                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                  24315                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                  24317                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                  24328                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                  24316                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                  24315                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                  24315                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                  24315                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                  24315                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                  24315                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                  24315                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::64                  24315                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::65                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::66                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::67                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::68                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::69                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::70                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::71                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::72                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::73                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::74                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::75                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::76                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::77                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::78                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::79                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::80                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::81                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::82                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::83                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::84                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::85                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::86                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::87                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::88                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::89                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::90                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::91                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::92                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::93                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::94                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::95                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::96                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::97                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::98                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::99                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::100                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::101                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::102                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::103                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::104                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::105                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::106                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::107                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::108                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::109                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::110                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::111                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::112                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::113                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::114                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::115                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::116                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::117                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::118                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::119                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::120                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::121                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::122                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::123                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::124                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::125                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::126                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::127                     0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      1460118                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean            64                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    64.000000                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::64-71      1460118    100.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      1460118                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        24315                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      42.878635                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     26.881203                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1297.472900                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-4095        24314    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::200704-204799            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         24315                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        24315                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.171293                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.144178                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.958366                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             9432     38.79%     38.79% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             1294      5.32%     44.11% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            13581     55.85%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                8      0.03%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         24315                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               66726272                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   77696                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                26721280                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                66803968                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             26724672                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                        25.83                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        10.35                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     25.86                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     10.35                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      19207.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.19                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.13                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.05                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  2582797187097                       # Total gap between requests
system.mem_ctrls.avgGap                    1767362.60                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst        28736                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data     22237312                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst      1341632                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data     43118592                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     26721280                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 11125.832450989732                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 8609709.335759444162                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 519445.046035852458                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 16694398.319689109921                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 10345785.222577355802                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst          449                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data       347458                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst        20963                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data       674942                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       417573                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst     15876247                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data  13985368190                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    803289435                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data  25844009154                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 141815013987350                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     35359.12                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     40250.53                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     38319.39                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     38290.71                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks 339617298.02                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                     0.00                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy         1137692660.832085                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy         2008465120.468688                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy        1428629743.432408                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy       492419913.216105                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     224202913179.309052                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     61662560383.583885                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy     800462708804.179443                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       1091395389815.705566                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        422.559933                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 2440348601230                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF 116106200000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  26363170062                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy         1139180305.536065                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy         2011091385.542296                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy        1431114813.006806                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy       492533147.904103                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     224202913179.309052                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     61679567286.100807                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     800450967998.372681                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       1091407368126.475952                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        422.564571                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 2440297172502                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF 116106200000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  26414598790                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       333                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 2582817971292                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp         104875549                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     91941108                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     11958783                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        26301639                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq         24543826                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp        24543826                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq      11959726                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     92915823                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side          916                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side      1043740                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side     35877319                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side    351335191                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             388257166                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side        29888                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side     22299904                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side   1530754688                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side  13352623872                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total            14905708352                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          783114                       # Total snoops (count)
system.tol2bus.snoopTraffic                  26724672                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples        130202489                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000015                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.003816                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0              130200593    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   1896      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total          130202489                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy       155112208191                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              6.0                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy      116994621267                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             4.5                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy       11947317723                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.5                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         349409688                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            449215                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
