{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1417964947224 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.0 Build 178 05/31/2012 SJ Full Version " "Version 12.0 Build 178 05/31/2012 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1417964947224 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec 07 23:09:07 2014 " "Processing started: Sun Dec 07 23:09:07 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1417964947224 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1417964947224 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off flappy_bird -c flappy_bird " "Command: quartus_map --read_settings_files=on --write_settings_files=off flappy_bird -c flappy_bird" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1417964947224 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1 1417964948253 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\".\";  expecting \")\" flappy_bird.v(319) " "Verilog HDL syntax error at flappy_bird.v(319) near text \".\";  expecting \")\"" {  } { { "flappy_bird.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/FB/flappy_bird.v" 319 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "" 0 -1 1417964948307 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "flappy_bird flappy_bird.v(1) " "Ignored design unit \"flappy_bird\" at flappy_bird.v(1) due to previous errors" {  } { { "flappy_bird.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/FB/flappy_bird.v" 1 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "" 0 -1 1417964948308 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "Reset_Delay flappy_bird.v(344) " "Ignored design unit \"Reset_Delay\" at flappy_bird.v(344) due to previous errors" {  } { { "flappy_bird.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/FB/flappy_bird.v" 344 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "" 0 -1 1417964948308 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flappy_bird.v 0 0 " "Found 0 design units, including 0 entities, in source file flappy_bird.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1417964948309 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/sram_16bit_512k/hdl/sram_16bit_512k.v 1 1 " "Found 1 design units, including 1 entities, in source file ip/sram_16bit_512k/hdl/sram_16bit_512k.v" { { "Info" "ISGN_ENTITY_NAME" "1 SRAM_16Bit_512K " "Found entity 1: SRAM_16Bit_512K" {  } { { "ip/SRAM_16Bit_512K/hdl/SRAM_16Bit_512K.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/FB/ip/SRAM_16Bit_512K/hdl/SRAM_16Bit_512K.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1417964948312 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1417964948312 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sram_16bit_512k_0.v 1 1 " "Found 1 design units, including 1 entities, in source file sram_16bit_512k_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 sram_16bit_512k_0 " "Found entity 1: sram_16bit_512k_0" {  } { { "sram_16bit_512k_0.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/FB/sram_16bit_512k_0.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1417964948315 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1417964948315 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/binary_vga_controller/hdl/vga_nios_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file ip/binary_vga_controller/hdl/vga_nios_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_NIOS_CTRL " "Found entity 1: VGA_NIOS_CTRL" {  } { { "ip/Binary_VGA_Controller/hdl/VGA_NIOS_CTRL.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/FB/ip/Binary_VGA_Controller/hdl/VGA_NIOS_CTRL.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1417964948318 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1417964948318 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/binary_vga_controller/hdl/img_ram.v 1 1 " "Found 1 design units, including 1 entities, in source file ip/binary_vga_controller/hdl/img_ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 Img_RAM " "Found entity 1: Img_RAM" {  } { { "ip/Binary_VGA_Controller/hdl/Img_RAM.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/FB/ip/Binary_VGA_Controller/hdl/Img_RAM.v" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1417964948321 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1417964948321 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/binary_vga_controller/hdl/vga_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file ip/binary_vga_controller/hdl/vga_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_Controller " "Found entity 1: VGA_Controller" {  } { { "ip/Binary_VGA_Controller/hdl/VGA_Controller.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/FB/ip/Binary_VGA_Controller/hdl/VGA_Controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1417964948325 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1417964948325 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/binary_vga_controller/hdl/vga_osd_ram.v 1 1 " "Found 1 design units, including 1 entities, in source file ip/binary_vga_controller/hdl/vga_osd_ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_OSD_RAM " "Found entity 1: VGA_OSD_RAM" {  } { { "ip/Binary_VGA_Controller/hdl/VGA_OSD_RAM.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/FB/ip/Binary_VGA_Controller/hdl/VGA_OSD_RAM.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1417964948328 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1417964948328 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_0.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_0 " "Found entity 1: vga_0" {  } { { "vga_0.v" "" { Text "C:/Users/Jason/Documents/Github/THU-DSD/FB/vga_0.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1417964948331 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1417964948331 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 3 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 3 errors, 0 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "418 " "Peak virtual memory: 418 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1417964948658 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sun Dec 07 23:09:08 2014 " "Processing ended: Sun Dec 07 23:09:08 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1417964948658 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1417964948658 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1417964948658 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1417964948658 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 5 s 0 s " "Quartus II Full Compilation was unsuccessful. 5 errors, 0 warnings" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1417964949310 ""}
