Vivado Simulator v2025.1.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /home/andre/Vivado/2025.1/Vivado/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot tb_soc_time_impl -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.tb_soc xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
WARNING: [XSIM 43-3431] One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by AMD, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running xelab with the "-mt off -v 1" switches to see more information from the C compiler. The following environment variables have been detected:
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
INFO: [XSIM 43-3451] SDF backannotation process started with SDF file "tb_soc_time_impl.sdf", for root module "tb_soc/uut".
INFO: [XSIM 43-3452] SDF backannotation was successful for SDF file "tb_soc_time_impl.sdf", for root module "tb_soc/uut".
Time Resolution for simulation is 1ps
Compiling module simprims_ver.x_lut2_mux4
Compiling module simprims_ver.LUT2
Compiling module simprims_ver.FDSE_default
Compiling module simprims_ver.LUT6
Compiling module simprims_ver.MUXF7
Compiling module simprims_ver.LUT5
Compiling module simprims_ver.FDRE_default
Compiling module simprims_ver.LUT4
Compiling module simprims_ver.x_lut3_mux8
Compiling module simprims_ver.LUT3
Compiling module xil_defaultlib.ControlUnit
Compiling module simprims_ver.CARRY4
Compiling module xil_defaultlib.addsub
Compiling module xil_defaultlib.ALU
Compiling module simprims_ver.x_lut1_mux2
Compiling module simprims_ver.LUT1
Compiling module xil_defaultlib.i2c_master
Compiling module xil_defaultlib.pario
Compiling module simprims_ver.RB18_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module simprims_ver.RAMB18E1(INIT_00=256'b0111111110...
Compiling module xil_defaultlib.BRAM_8_512_H
Compiling module xil_defaultlib.BRAM_8_512_L
Compiling module simprims_ver.RAMD32
Compiling module xil_defaultlib.RAM32X1D_UNIQ_BASE_
Compiling module xil_defaultlib.RAM32X1D_HD16
Compiling module xil_defaultlib.RAM32X1D_HD17
Compiling module xil_defaultlib.RAM32X1D_HD18
Compiling module xil_defaultlib.RAM32X1D_HD19
Compiling module xil_defaultlib.RAM32X1D_HD20
Compiling module xil_defaultlib.RAM32X1D_HD21
Compiling module xil_defaultlib.RAM32X1D_HD22
Compiling module xil_defaultlib.RAM32X1D_HD23
Compiling module xil_defaultlib.RAM32X1D_HD24
Compiling module xil_defaultlib.RAM32X1D_HD25
Compiling module xil_defaultlib.RAM32X1D_HD26
Compiling module xil_defaultlib.RAM32X1D_HD27
Compiling module xil_defaultlib.RAM32X1D_HD28
Compiling module xil_defaultlib.RAM32X1D_HD29
Compiling module xil_defaultlib.RAM32X1D_HD30
Compiling module xil_defaultlib.regfile16x16
Compiling module simprims_ver.RB18_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module simprims_ver.RAMB18E1(INIT_00=256'b0100000010...
Compiling module xil_defaultlib.ROM_8_512_H
Compiling module simprims_ver.RB18_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module simprims_ver.RAMB18E1(INIT_00=256'b0110000000...
Compiling module xil_defaultlib.ROM_8_512_L
Compiling module xil_defaultlib.timer
Compiling module xil_defaultlib.uart_rx
Compiling module xil_defaultlib.uart_tx
Compiling module xil_defaultlib.uart
Compiling module xil_defaultlib.Datapath
Compiling module simprims_ver.IBUF
Compiling module simprims_ver.OBUF
Compiling module simprims_ver.OBUFT
Compiling module xil_defaultlib.IOBUF_UNIQ_BASE_
Compiling module simprims_ver.BUFG
Compiling module simprims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=8.0,C...
Compiling module xil_defaultlib.clk_wiz_0_clk_wiz
Compiling module xil_defaultlib.clk_wiz_0
Compiling module xil_defaultlib.SoC
Compiling module xil_defaultlib.tb_soc
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_soc_time_impl
