Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Wed Jul 18 18:09:13 2018
| Host         : DESKTOP-J2UKM9F running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file project1_demo_control_sets_placed.rpt
| Design       : project1_demo
| Device       : xc7z007s
------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     4 |
| Unused register locations in slices containing registers |    11 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               6 |            3 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              71 |           18 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+----------------------+---------------+---------------------+------------------+----------------+
|     Clock Signal     | Enable Signal |   Set/Reset Signal  | Slice Load Count | Bel Load Count |
+----------------------+---------------+---------------------+------------------+----------------+
|  clk_IBUF_BUFG       |               |                     |                2 |              2 |
|  divclk_reg_n_0_BUFG |               |                     |                1 |              4 |
|  clk_IBUF_BUFG       |               | divclk              |                6 |             23 |
|  divclk_reg_n_0_BUFG |               | led_reg[15]_i_1_n_0 |               12 |             48 |
+----------------------+---------------+---------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 2      |                     1 |
| 4      |                     1 |
| 16+    |                     2 |
+--------+-----------------------+


