#! /opt/homebrew/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
S_0x14861d360 .scope module, "mem_tb" "mem_tb" 2 3;
 .timescale 0 0;
P_0x14860eaf0 .param/l "CLK_PERIOD" 0 2 6, +C4<00000000000000000000000000001010>;
o0x150040490 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
; Elide local net with no drivers, v0x14862ca30_0 name=_ivl_0
o0x1500404c0 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
; Elide local net with no drivers, v0x14862cac0_0 name=_ivl_4
v0x14862cb50_0 .var "addr_A", 8 0;
v0x14862cbe0_0 .var "addr_B", 8 0;
v0x14862cc90_0 .var "clk", 0 0;
v0x14862cd60_0 .var "data_A", 15 0;
v0x14862cdf0_0 .var "data_B", 15 0;
RS_0x150040100 .resolv tri, L_0x14862d3a0, L_0x14862d5e0;
v0x14862cea0_0 .net8 "io_data_A", 15 0, RS_0x150040100;  2 drivers
RS_0x150040130 .resolv tri, L_0x14862d4c0, L_0x14862d6e0;
v0x14862cf60_0 .net8 "io_data_B", 15 0, RS_0x150040130;  2 drivers
v0x14862d090_0 .var "rd_en_A", 0 0;
v0x14862d120_0 .var "rd_en_B", 0 0;
v0x14862d1b0_0 .var "rst", 0 0;
v0x14862d260_0 .var "we_A", 0 0;
v0x14862d2f0_0 .var "we_B", 0 0;
L_0x14862d3a0 .functor MUXZ 16, o0x150040490, v0x14862cd60_0, v0x14862d260_0, C4<>;
L_0x14862d4c0 .functor MUXZ 16, o0x1500404c0, v0x14862cdf0_0, v0x14862d2f0_0, C4<>;
S_0x14861d4d0 .scope module, "uut" "mem" 2 26, 3 1 0, S_0x14861d360;
 .timescale 0 0;
    .port_info 0 /INPUT 9 "addr_A";
    .port_info 1 /INPUT 9 "addr_B";
    .port_info 2 /INPUT 1 "rd_en_A";
    .port_info 3 /INPUT 1 "rd_en_B";
    .port_info 4 /INPUT 1 "we_A";
    .port_info 5 /INPUT 1 "we_B";
    .port_info 6 /INPUT 1 "rst";
    .port_info 7 /INPUT 1 "clk";
    .port_info 8 /INOUT 16 "data_A";
    .port_info 9 /INOUT 16 "data_B";
o0x150040010 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
; Elide local net with no drivers, v0x1486172e0_0 name=_ivl_0
o0x150040040 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
; Elide local net with no drivers, v0x14862bf80_0 name=_ivl_4
v0x14862c020_0 .net "addr_A", 8 0, v0x14862cb50_0;  1 drivers
v0x14862c0d0_0 .net "addr_B", 8 0, v0x14862cbe0_0;  1 drivers
v0x14862c180_0 .net "clk", 0 0, v0x14862cc90_0;  1 drivers
v0x14862c260_0 .net8 "data_A", 15 0, RS_0x150040100;  alias, 2 drivers
v0x14862c310_0 .net8 "data_B", 15 0, RS_0x150040130;  alias, 2 drivers
v0x14862c3c0 .array "mem", 511 0, 15 0;
v0x14862c460_0 .net "rd_en_A", 0 0, v0x14862d090_0;  1 drivers
v0x14862c570_0 .net "rd_en_B", 0 0, v0x14862d120_0;  1 drivers
v0x14862c600_0 .var "read_data_A", 15 0;
v0x14862c6b0_0 .var "read_data_B", 15 0;
v0x14862c760_0 .net "rst", 0 0, v0x14862d1b0_0;  1 drivers
v0x14862c800_0 .net "we_A", 0 0, v0x14862d260_0;  1 drivers
v0x14862c8a0_0 .net "we_B", 0 0, v0x14862d2f0_0;  1 drivers
E_0x148609300 .event posedge, v0x14862c180_0;
L_0x14862d5e0 .functor MUXZ 16, o0x150040010, v0x14862c600_0, v0x14862d090_0, C4<>;
L_0x14862d6e0 .functor MUXZ 16, o0x150040040, v0x14862c6b0_0, v0x14862d120_0, C4<>;
    .scope S_0x14861d4d0;
T_0 ;
    %wait E_0x148609300;
    %load/vec4 v0x14862c760_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x14862c600_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x14862c6b0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x14862c460_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v0x14862c020_0;
    %pad/u 11;
    %ix/vec4 4;
    %load/vec4a v0x14862c3c0, 4;
    %assign/vec4 v0x14862c600_0, 0;
T_0.2 ;
    %load/vec4 v0x14862c570_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.4, 8;
    %load/vec4 v0x14862c0d0_0;
    %pad/u 11;
    %ix/vec4 4;
    %load/vec4a v0x14862c3c0, 4;
    %assign/vec4 v0x14862c6b0_0, 0;
T_0.4 ;
    %load/vec4 v0x14862c800_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_0.8, 9;
    %load/vec4 v0x14862c460_0;
    %inv;
    %and;
T_0.8;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.6, 8;
    %load/vec4 v0x14862c260_0;
    %load/vec4 v0x14862c020_0;
    %pad/u 11;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14862c3c0, 0, 4;
T_0.6 ;
    %load/vec4 v0x14862c8a0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_0.11, 9;
    %load/vec4 v0x14862c570_0;
    %inv;
    %and;
T_0.11;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.9, 8;
    %load/vec4 v0x14862c310_0;
    %load/vec4 v0x14862c0d0_0;
    %pad/u 11;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14862c3c0, 0, 4;
T_0.9 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x14861d360;
T_1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14862cc90_0, 0, 1;
T_1.0 ;
    %delay 5, 0;
    %load/vec4 v0x14862cc90_0;
    %nor/r;
    %store/vec4 v0x14862cc90_0, 0, 1;
    %jmp T_1.0;
    %end;
    .thread T_1;
    .scope S_0x14861d360;
T_2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x14862d1b0_0, 0, 1;
    %pushi/vec4 0, 0, 9;
    %store/vec4 v0x14862cb50_0, 0, 9;
    %pushi/vec4 0, 0, 9;
    %store/vec4 v0x14862cbe0_0, 0, 9;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14862d090_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14862d120_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14862d260_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14862d2f0_0, 0, 1;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x14862cd60_0, 0, 16;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x14862cdf0_0, 0, 16;
    %delay 20, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14862d1b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x14862d260_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x14862d2f0_0, 0, 1;
    %pushi/vec4 0, 0, 9;
    %store/vec4 v0x14862cb50_0, 0, 9;
    %pushi/vec4 100, 0, 9;
    %store/vec4 v0x14862cbe0_0, 0, 9;
    %pushi/vec4 10, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %vpi_func 2 63 "$random" 32 {0 0 0};
    %pad/s 16;
    %store/vec4 v0x14862cd60_0, 0, 16;
    %vpi_func 2 64 "$random" 32 {0 0 0};
    %pad/s 16;
    %store/vec4 v0x14862cdf0_0, 0, 16;
    %delay 10, 0;
    %vpi_call 2 67 "$display", "Write: \011Address = %h, Data = %h", v0x14862cb50_0, v0x14862cea0_0 {0 0 0};
    %vpi_call 2 68 "$display", "Write: \011Address = %h, Data = %h", v0x14862cbe0_0, v0x14862cf60_0 {0 0 0};
    %load/vec4 v0x14862cb50_0;
    %addi 1, 0, 9;
    %store/vec4 v0x14862cb50_0, 0, 9;
    %load/vec4 v0x14862cbe0_0;
    %addi 1, 0, 9;
    %store/vec4 v0x14862cbe0_0, 0, 9;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14862d260_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14862d2f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x14862d090_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x14862d120_0, 0, 1;
    %pushi/vec4 10, 0, 32;
T_2.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.3, 5;
    %jmp/1 T_2.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %delay 10, 0;
    %load/vec4 v0x14862cb50_0;
    %subi 1, 0, 9;
    %store/vec4 v0x14862cb50_0, 0, 9;
    %delay 10, 0;
    %vpi_call 2 84 "$display", "Read: \011Address = %h, Data = %h", v0x14862cb50_0, v0x14862cea0_0 {0 0 0};
    %delay 10, 0;
    %load/vec4 v0x14862cbe0_0;
    %subi 1, 0, 9;
    %store/vec4 v0x14862cbe0_0, 0, 9;
    %delay 10, 0;
    %vpi_call 2 89 "$display", "Read: \011Address = %h, Data = %h", v0x14862cbe0_0, v0x14862cf60_0 {0 0 0};
    %jmp T_2.2;
T_2.3 ;
    %pop/vec4 1;
    %delay 100, 0;
    %vpi_call 2 92 "$finish" {0 0 0};
    %end;
    .thread T_2;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "mem_tb.v";
    "./mem.v";
