<?xml version="1.0" encoding="UTF-8" standalone="no" ?><Component xmlns="http://actel.com/sweng/afi"><name>tb_diffclk</name><vendor/><library/><version/><fileSets><fileSet fileSetId="OTHER_FILESET"><file fileid="0"><name>./tb_diffclk.sdb</name><userFileType>SDB</userFileType></file><file fileid="1"><name>./tb_diffclk_DRC.xml</name><userFileType>log</userFileType></file><file fileid="2"><name>./tb_diffclk_manifest.txt</name><userFileType>LOG</userFileType></file></fileSet><fileSet fileSetId="STIMULUS_FILESET"><file fileid="3"><name>./tb_diffclk.vhd</name><fileType>VHDLSource</fileType></file></fileSet></fileSets><hwModel><views><view><fileSetRef>OTHER_FILESET</fileSetRef><fileSetRef>STIMULUS_FILESET</fileSetRef><name>OTHER</name></view></views></hwModel><category>SmartCoreDesignTestBench</category><function>SmartDesignTestBench</function><variation>SmartDesignTestBench</variation><vendor>Actel</vendor><version>1.0</version><vendorExtension><type>SmartCoreDesignTestBench</type></vendorExtension><vendorExtension><state value="GENERATED"/></vendorExtension><vendorExtensions><previousType/><preDesignInGoodState>false</preDesignInGoodState><componentRef library="" name="" vendor="" version=""/><dependentModules><module module_class="ComponentModule" name="CLK_GEN_C2::work" state="GOOD" type="1"/><module module_class="ComponentModule" name="CLK_GEN_C3::work" state="GOOD" type="1"/><module module_class="ComponentModule" name="COREAXI4SRAM_C2::work" state="GOOD" type="1"/><module file="hdl\datapacker.vhd" module_class="HdlModule" name="data_packer" state="GOOD" type="2"/><module file="hdl\limited_counter.vhd" module_class="HdlModule" name="limited_counter" state="GOOD" type="2"/><module module_class="ComponentModule" name="RESET_GEN_C1::work" state="GOOD" type="1"/><module file="hdl/axiM_fl64_forarbiter.vhd" id_library="Private" id_name="aM_fl64_fa" id_vendor="User" id_version="1.0" module_class="HDLSpiritModule" name="aM_fl64_fa" state="GOOD" type="4"/></dependentModules></vendorExtensions></Component>