0.7
2020.2
Oct 19 2021
03:16:22
C:/Users/User/arm_processor/arm_processor.sim/sim_1/impl/timing/xsim/arm_tb_time_impl.v,1648802488,verilog,,,,RAM32M_HD333;RAM32M_HD334;RAM32M_HD335;RAM32M_HD337;RAM32M_HD338;RAM32M_HD339;RAM32M_HD340;RAM32M_HD341;RAM32M_HD344;RAM32M_UNIQ_BASE_;RAM32X1D_HD336;RAM32X1D_HD342;RAM32X1D_HD343;RAM32X1D_UNIQ_BASE_;RAM64X1S_HD302;RAM64X1S_HD303;RAM64X1S_HD304;RAM64X1S_HD305;RAM64X1S_HD306;RAM64X1S_HD307;RAM64X1S_HD308;RAM64X1S_HD309;RAM64X1S_HD310;RAM64X1S_HD311;RAM64X1S_HD312;RAM64X1S_HD313;RAM64X1S_HD314;RAM64X1S_HD315;RAM64X1S_HD316;RAM64X1S_HD317;RAM64X1S_HD318;RAM64X1S_HD319;RAM64X1S_HD320;RAM64X1S_HD321;RAM64X1S_HD322;RAM64X1S_HD323;RAM64X1S_HD324;RAM64X1S_HD325;RAM64X1S_HD326;RAM64X1S_HD327;RAM64X1S_HD328;RAM64X1S_HD329;RAM64X1S_HD330;RAM64X1S_HD331;RAM64X1S_HD332;RAM64X1S_UNIQ_BASE_;adder;alu;arm;condlogic;controller;datapath;dmem;flopenr;flopenr_0;flopr;glbl;regfile,,,,,,,,
C:/Users/User/arm_processor/arm_processor.srcs/sim_1/new/arm_tb.vhd,1648799733,vhdl,,,,arm_tb,,,,,,,,
