$date
	Tue Dec 21 19:39:13 2021
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module pow_2_divider_tb $end
$var wire 8 ! o_Dout [7:0] $end
$var reg 8 " i_Din [7:0] $end
$var reg 1 # i_clk $end
$scope module uut $end
$var wire 8 $ i_Din [7:0] $end
$var wire 1 # i_clk $end
$var reg 8 % o_Dout [7:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx %
b0 $
0#
b0 "
bx !
$end
#200
b100100 "
b100100 $
b0 !
b0 %
1#
#400
0#
#600
b10000001 "
b10000001 $
b1001 !
b1001 %
1#
#800
0#
#1000
b1001 "
b1001 $
b100000 !
b100000 %
1#
#1200
0#
#1400
b1100011 "
b1100011 $
b10 !
b10 %
1#
#1600
0#
#1800
b1101 "
b1101 $
b11000 !
b11000 %
1#
#2000
0#
#2200
b10001101 "
b10001101 $
b11 !
b11 %
1#
#2400
0#
#2600
b1100101 "
b1100101 $
b100011 !
b100011 %
1#
#2800
0#
#3000
b10010 "
b10010 $
b11001 !
b11001 %
1#
#3200
0#
#3400
b1 "
b1 $
b100 !
b100 %
1#
#3600
0#
#3800
b0 !
b0 %
1#
