irun(64): 15.20-s036: (c) Copyright 1995-2017 Cadence Design Systems, Inc.
TOOL:	irun(64)	15.20-s036: Started on Mar 04, 2022 at 04:34:58 EST
irun
	-f file_list.f
		-smartorder
		-work work
		-V93
		-top tb_ULA_com_registrador
		-gui
		-access +rw
		/usr/eda/dk/ibm/cmrf7sf/digital_20111130/verilog/*.v
		../../synthesis/layout/ULA_com_registrador.v
		../tb/tb_ULA_com_registrador.vhd
INCLUDE	$CDS_ROOT/share/cdssetup/cds.lib
|
irun: *W,DLCVAR (/home/100000000819930/cds.lib,5): cds.lib Invalid environment variable ''.
DEFINE sbaLib 			$CDS_ROOT/tools/dfII/etc/cdslib/artist/sbaLib 
|
irun: *W,DLCVAR (/home/100000000819930/cds.lib,7): cds.lib Invalid environment variable ''.
DEFINE sample 			$CDS_ROOT/tools/dfII/samples/cdslib/sample 
|
irun: *W,DLCVAR (/home/100000000819930/cds.lib,8): cds.lib Invalid environment variable ''.
DEFINE connectLib		$IUSHOME/tools/affirma_ams/etc/connect_lib/connectLib
|
irun: *W,DLCVAR (/home/100000000819930/cds.lib,9): cds.lib Invalid environment variable ''.
DEFINE cmrf7sf 			$IBMPDK/cmrf7sf/relAM/cdslib/cmrf7sf
|
irun: *W,DLCVAR (/home/100000000819930/cds.lib,14): cds.lib Invalid environment variable ''.
DEFINE esd7rf 			$IBMPDK/cmrf7sf/relAM/cdslib/esd7rf
|
irun: *W,DLCVAR (/home/100000000819930/cds.lib,15): cds.lib Invalid environment variable ''.
DEFINE std_cells		$IBMPDK/cmrf7sf/std_cells
|
irun: *W,DLCVAR (/home/100000000819930/cds.lib,16): cds.lib Invalid environment variable ''.
INCLUDE	$CDS_ROOT/share/cdssetup/cds.lib
|
irun: *W,DLCVAR (/home/100000000819930/cds.lib,5): cds.lib Invalid environment variable ''.
DEFINE sbaLib 			$CDS_ROOT/tools/dfII/etc/cdslib/artist/sbaLib 
|
irun: *W,DLCVAR (/home/100000000819930/cds.lib,7): cds.lib Invalid environment variable ''.
DEFINE sample 			$CDS_ROOT/tools/dfII/samples/cdslib/sample 
|
irun: *W,DLCVAR (/home/100000000819930/cds.lib,8): cds.lib Invalid environment variable ''.
DEFINE connectLib		$IUSHOME/tools/affirma_ams/etc/connect_lib/connectLib
|
irun: *W,DLCVAR (/home/100000000819930/cds.lib,9): cds.lib Invalid environment variable ''.
DEFINE cmrf7sf 			$IBMPDK/cmrf7sf/relAM/cdslib/cmrf7sf
|
irun: *W,DLCVAR (/home/100000000819930/cds.lib,14): cds.lib Invalid environment variable ''.
DEFINE esd7rf 			$IBMPDK/cmrf7sf/relAM/cdslib/esd7rf
|
irun: *W,DLCVAR (/home/100000000819930/cds.lib,15): cds.lib Invalid environment variable ''.
DEFINE std_cells		$IBMPDK/cmrf7sf/std_cells
|
irun: *W,DLCVAR (/home/100000000819930/cds.lib,16): cds.lib Invalid environment variable ''.
INCLUDE	$CDS_ROOT/share/cdssetup/cds.lib
|
irun: *W,DLCVAR (/home/100000000819930/cds.lib,5): cds.lib Invalid environment variable ''.
DEFINE sbaLib 			$CDS_ROOT/tools/dfII/etc/cdslib/artist/sbaLib 
|
irun: *W,DLCVAR (/home/100000000819930/cds.lib,7): cds.lib Invalid environment variable ''.
DEFINE sample 			$CDS_ROOT/tools/dfII/samples/cdslib/sample 
|
irun: *W,DLCVAR (/home/100000000819930/cds.lib,8): cds.lib Invalid environment variable ''.
DEFINE connectLib		$IUSHOME/tools/affirma_ams/etc/connect_lib/connectLib
|
irun: *W,DLCVAR (/home/100000000819930/cds.lib,9): cds.lib Invalid environment variable ''.
DEFINE cmrf7sf 			$IBMPDK/cmrf7sf/relAM/cdslib/cmrf7sf
|
irun: *W,DLCVAR (/home/100000000819930/cds.lib,14): cds.lib Invalid environment variable ''.
DEFINE esd7rf 			$IBMPDK/cmrf7sf/relAM/cdslib/esd7rf
|
irun: *W,DLCVAR (/home/100000000819930/cds.lib,15): cds.lib Invalid environment variable ''.
DEFINE std_cells		$IBMPDK/cmrf7sf/std_cells
|
irun: *W,DLCVAR (/home/100000000819930/cds.lib,16): cds.lib Invalid environment variable ''.
INCLUDE	$CDS_ROOT/share/cdssetup/cds.lib
|
irun: *W,DLCVAR (/home/100000000819930/cds.lib,5): cds.lib Invalid environment variable ''.
DEFINE sbaLib 			$CDS_ROOT/tools/dfII/etc/cdslib/artist/sbaLib 
|
irun: *W,DLCVAR (/home/100000000819930/cds.lib,7): cds.lib Invalid environment variable ''.
DEFINE sample 			$CDS_ROOT/tools/dfII/samples/cdslib/sample 
|
irun: *W,DLCVAR (/home/100000000819930/cds.lib,8): cds.lib Invalid environment variable ''.
DEFINE connectLib		$IUSHOME/tools/affirma_ams/etc/connect_lib/connectLib
|
irun: *W,DLCVAR (/home/100000000819930/cds.lib,9): cds.lib Invalid environment variable ''.
DEFINE cmrf7sf 			$IBMPDK/cmrf7sf/relAM/cdslib/cmrf7sf
|
irun: *W,DLCVAR (/home/100000000819930/cds.lib,14): cds.lib Invalid environment variable ''.
DEFINE esd7rf 			$IBMPDK/cmrf7sf/relAM/cdslib/esd7rf
|
irun: *W,DLCVAR (/home/100000000819930/cds.lib,15): cds.lib Invalid environment variable ''.
DEFINE std_cells		$IBMPDK/cmrf7sf/std_cells
|
irun: *W,DLCVAR (/home/100000000819930/cds.lib,16): cds.lib Invalid environment variable ''.
INCLUDE	$CDS_ROOT/share/cdssetup/cds.lib
|
irun: *W,DLCVAR (/home/100000000819930/cds.lib,5): cds.lib Invalid environment variable ''.
DEFINE sbaLib 			$CDS_ROOT/tools/dfII/etc/cdslib/artist/sbaLib 
|
irun: *W,DLCVAR (/home/100000000819930/cds.lib,7): cds.lib Invalid environment variable ''.
DEFINE sample 			$CDS_ROOT/tools/dfII/samples/cdslib/sample 
|
irun: *W,DLCVAR (/home/100000000819930/cds.lib,8): cds.lib Invalid environment variable ''.
DEFINE connectLib		$IUSHOME/tools/affirma_ams/etc/connect_lib/connectLib
|
irun: *W,DLCVAR (/home/100000000819930/cds.lib,9): cds.lib Invalid environment variable ''.
DEFINE cmrf7sf 			$IBMPDK/cmrf7sf/relAM/cdslib/cmrf7sf
|
irun: *W,DLCVAR (/home/100000000819930/cds.lib,14): cds.lib Invalid environment variable ''.
DEFINE esd7rf 			$IBMPDK/cmrf7sf/relAM/cdslib/esd7rf
|
irun: *W,DLCVAR (/home/100000000819930/cds.lib,15): cds.lib Invalid environment variable ''.
DEFINE std_cells		$IBMPDK/cmrf7sf/std_cells
|
irun: *W,DLCVAR (/home/100000000819930/cds.lib,16): cds.lib Invalid environment variable ''.
INCLUDE	$CDS_ROOT/share/cdssetup/cds.lib
|
ncvlog: *W,DLCVAR (/home/100000000819930/cds.lib,5): cds.lib Invalid environment variable ''.
DEFINE sbaLib 			$CDS_ROOT/tools/dfII/etc/cdslib/artist/sbaLib 
|
ncvlog: *W,DLCVAR (/home/100000000819930/cds.lib,7): cds.lib Invalid environment variable ''.
DEFINE sample 			$CDS_ROOT/tools/dfII/samples/cdslib/sample 
|
ncvlog: *W,DLCVAR (/home/100000000819930/cds.lib,8): cds.lib Invalid environment variable ''.
DEFINE connectLib		$IUSHOME/tools/affirma_ams/etc/connect_lib/connectLib
|
ncvlog: *W,DLCVAR (/home/100000000819930/cds.lib,9): cds.lib Invalid environment variable ''.
DEFINE cmrf7sf 			$IBMPDK/cmrf7sf/relAM/cdslib/cmrf7sf
|
ncvlog: *W,DLCVAR (/home/100000000819930/cds.lib,14): cds.lib Invalid environment variable ''.
DEFINE esd7rf 			$IBMPDK/cmrf7sf/relAM/cdslib/esd7rf
|
ncvlog: *W,DLCVAR (/home/100000000819930/cds.lib,15): cds.lib Invalid environment variable ''.
DEFINE std_cells		$IBMPDK/cmrf7sf/std_cells
|
ncvlog: *W,DLCVAR (/home/100000000819930/cds.lib,16): cds.lib Invalid environment variable ''.
file: /usr/eda/dk/ibm/cmrf7sf/digital_20111130/verilog/ADDF_B.v
	module work.ADDF_B:v
		errors: 0, warnings: 0
file: /usr/eda/dk/ibm/cmrf7sf/digital_20111130/verilog/ADDF_C.v
	module work.ADDF_C:v
		errors: 0, warnings: 0
file: /usr/eda/dk/ibm/cmrf7sf/digital_20111130/verilog/ADDF_D.v
	module work.ADDF_D:v
		errors: 0, warnings: 0
file: /usr/eda/dk/ibm/cmrf7sf/digital_20111130/verilog/ADDF_E.v
	module work.ADDF_E:v
		errors: 0, warnings: 0
file: /usr/eda/dk/ibm/cmrf7sf/digital_20111130/verilog/ADDF_F.v
	module work.ADDF_F:v
		errors: 0, warnings: 0
file: /usr/eda/dk/ibm/cmrf7sf/digital_20111130/verilog/AND2_B.v
	module work.AND2_B:v
		errors: 0, warnings: 0
file: /usr/eda/dk/ibm/cmrf7sf/digital_20111130/verilog/AND2_C.v
	module work.AND2_C:v
		errors: 0, warnings: 0
file: /usr/eda/dk/ibm/cmrf7sf/digital_20111130/verilog/AND2_D.v
	module work.AND2_D:v
		errors: 0, warnings: 0
file: /usr/eda/dk/ibm/cmrf7sf/digital_20111130/verilog/AND2_E.v
	module work.AND2_E:v
		errors: 0, warnings: 0
file: /usr/eda/dk/ibm/cmrf7sf/digital_20111130/verilog/AND2_F.v
	module work.AND2_F:v
		errors: 0, warnings: 0
file: /usr/eda/dk/ibm/cmrf7sf/digital_20111130/verilog/AND2_H.v
	module work.AND2_H:v
		errors: 0, warnings: 0
file: /usr/eda/dk/ibm/cmrf7sf/digital_20111130/verilog/AND2_I.v
	module work.AND2_I:v
		errors: 0, warnings: 0
file: /usr/eda/dk/ibm/cmrf7sf/digital_20111130/verilog/AND2_J.v
	module work.AND2_J:v
		errors: 0, warnings: 0
file: /usr/eda/dk/ibm/cmrf7sf/digital_20111130/verilog/AND2_K.v
	module work.AND2_K:v
		errors: 0, warnings: 0
file: /usr/eda/dk/ibm/cmrf7sf/digital_20111130/verilog/AND3_B.v
	module work.AND3_B:v
		errors: 0, warnings: 0
file: /usr/eda/dk/ibm/cmrf7sf/digital_20111130/verilog/AND3_C.v
	module work.AND3_C:v
		errors: 0, warnings: 0
file: /usr/eda/dk/ibm/cmrf7sf/digital_20111130/verilog/AND3_D.v
	module work.AND3_D:v
		errors: 0, warnings: 0
file: /usr/eda/dk/ibm/cmrf7sf/digital_20111130/verilog/AND3_E.v
	module work.AND3_E:v
		errors: 0, warnings: 0
file: /usr/eda/dk/ibm/cmrf7sf/digital_20111130/verilog/AND3_F.v
	module work.AND3_F:v
		errors: 0, warnings: 0
file: /usr/eda/dk/ibm/cmrf7sf/digital_20111130/verilog/AND3_H.v
	module work.AND3_H:v
		errors: 0, warnings: 0
file: /usr/eda/dk/ibm/cmrf7sf/digital_20111130/verilog/AND3_I.v
	module work.AND3_I:v
		errors: 0, warnings: 0
file: /usr/eda/dk/ibm/cmrf7sf/digital_20111130/verilog/AND3_J.v
	module work.AND3_J:v
		errors: 0, warnings: 0
file: /usr/eda/dk/ibm/cmrf7sf/digital_20111130/verilog/AND3_K.v
	module work.AND3_K:v
		errors: 0, warnings: 0
file: /usr/eda/dk/ibm/cmrf7sf/digital_20111130/verilog/AND4_B.v
	module work.AND4_B:v
		errors: 0, warnings: 0
file: /usr/eda/dk/ibm/cmrf7sf/digital_20111130/verilog/AND4_C.v
	module work.AND4_C:v
		errors: 0, warnings: 0
file: /usr/eda/dk/ibm/cmrf7sf/digital_20111130/verilog/AND4_D.v
	module work.AND4_D:v
		errors: 0, warnings: 0
file: /usr/eda/dk/ibm/cmrf7sf/digital_20111130/verilog/AND4_E.v
	module work.AND4_E:v
		errors: 0, warnings: 0
file: /usr/eda/dk/ibm/cmrf7sf/digital_20111130/verilog/AND4_F.v
	module work.AND4_F:v
		errors: 0, warnings: 0
file: /usr/eda/dk/ibm/cmrf7sf/digital_20111130/verilog/AND4_H.v
	module work.AND4_H:v
		errors: 0, warnings: 0
file: /usr/eda/dk/ibm/cmrf7sf/digital_20111130/verilog/AND4_I.v
	module work.AND4_I:v
		errors: 0, warnings: 0
file: /usr/eda/dk/ibm/cmrf7sf/digital_20111130/verilog/AND4_J.v
	module work.AND4_J:v
		errors: 0, warnings: 0
file: /usr/eda/dk/ibm/cmrf7sf/digital_20111130/verilog/AND4_K.v
	module work.AND4_K:v
		errors: 0, warnings: 0
file: /usr/eda/dk/ibm/cmrf7sf/digital_20111130/verilog/AO21_B.v
	module work.AO21_B:v
		errors: 0, warnings: 0
file: /usr/eda/dk/ibm/cmrf7sf/digital_20111130/verilog/AO21_C.v
	module work.AO21_C:v
		errors: 0, warnings: 0
file: /usr/eda/dk/ibm/cmrf7sf/digital_20111130/verilog/AO21_D.v
	module work.AO21_D:v
		errors: 0, warnings: 0
file: /usr/eda/dk/ibm/cmrf7sf/digital_20111130/verilog/AO21_E.v
	module work.AO21_E:v
		errors: 0, warnings: 0
file: /usr/eda/dk/ibm/cmrf7sf/digital_20111130/verilog/AO21_F.v
	module work.AO21_F:v
		errors: 0, warnings: 0
file: /usr/eda/dk/ibm/cmrf7sf/digital_20111130/verilog/AO21_H.v
	module work.AO21_H:v
		errors: 0, warnings: 0
file: /usr/eda/dk/ibm/cmrf7sf/digital_20111130/verilog/AO21_I.v
	module work.AO21_I:v
		errors: 0, warnings: 0
file: /usr/eda/dk/ibm/cmrf7sf/digital_20111130/verilog/AO21_J.v
	module work.AO21_J:v
		errors: 0, warnings: 0
file: /usr/eda/dk/ibm/cmrf7sf/digital_20111130/verilog/AO21_K.v
	module work.AO21_K:v
		errors: 0, warnings: 0
file: /usr/eda/dk/ibm/cmrf7sf/digital_20111130/verilog/AO2222_B.v
	module work.AO2222_B:v
		errors: 0, warnings: 0
file: /usr/eda/dk/ibm/cmrf7sf/digital_20111130/verilog/AO2222_C.v
	module work.AO2222_C:v
		errors: 0, warnings: 0
file: /usr/eda/dk/ibm/cmrf7sf/digital_20111130/verilog/AO2222_D.v
	module work.AO2222_D:v
		errors: 0, warnings: 0
file: /usr/eda/dk/ibm/cmrf7sf/digital_20111130/verilog/AO2222_E.v
	module work.AO2222_E:v
		errors: 0, warnings: 0
file: /usr/eda/dk/ibm/cmrf7sf/digital_20111130/verilog/AO2222_F.v
	module work.AO2222_F:v
		errors: 0, warnings: 0
file: /usr/eda/dk/ibm/cmrf7sf/digital_20111130/verilog/AO2222_H.v
	module work.AO2222_H:v
		errors: 0, warnings: 0
file: /usr/eda/dk/ibm/cmrf7sf/digital_20111130/verilog/AO222_B.v
	module work.AO222_B:v
		errors: 0, warnings: 0
file: /usr/eda/dk/ibm/cmrf7sf/digital_20111130/verilog/AO222_C.v
	module work.AO222_C:v
		errors: 0, warnings: 0
file: /usr/eda/dk/ibm/cmrf7sf/digital_20111130/verilog/AO222_D.v
	module work.AO222_D:v
		errors: 0, warnings: 0
file: /usr/eda/dk/ibm/cmrf7sf/digital_20111130/verilog/AO222_E.v
	module work.AO222_E:v
		errors: 0, warnings: 0
file: /usr/eda/dk/ibm/cmrf7sf/digital_20111130/verilog/AO222_F.v
	module work.AO222_F:v
		errors: 0, warnings: 0
file: /usr/eda/dk/ibm/cmrf7sf/digital_20111130/verilog/AO222_H.v
	module work.AO222_H:v
		errors: 0, warnings: 0
file: /usr/eda/dk/ibm/cmrf7sf/digital_20111130/verilog/AO22_B.v
	module work.AO22_B:v
		errors: 0, warnings: 0
file: /usr/eda/dk/ibm/cmrf7sf/digital_20111130/verilog/AO22_C.v
	module work.AO22_C:v
		errors: 0, warnings: 0
file: /usr/eda/dk/ibm/cmrf7sf/digital_20111130/verilog/AO22_D.v
	module work.AO22_D:v
		errors: 0, warnings: 0
file: /usr/eda/dk/ibm/cmrf7sf/digital_20111130/verilog/AO22_E.v
	module work.AO22_E:v
		errors: 0, warnings: 0
file: /usr/eda/dk/ibm/cmrf7sf/digital_20111130/verilog/AO22_F.v
	module work.AO22_F:v
		errors: 0, warnings: 0
file: /usr/eda/dk/ibm/cmrf7sf/digital_20111130/verilog/AO22_H.v
	module work.AO22_H:v
		errors: 0, warnings: 0
file: /usr/eda/dk/ibm/cmrf7sf/digital_20111130/verilog/AO22_I.v
	module work.AO22_I:v
		errors: 0, warnings: 0
file: /usr/eda/dk/ibm/cmrf7sf/digital_20111130/verilog/AO22_J.v
	module work.AO22_J:v
		errors: 0, warnings: 0
file: /usr/eda/dk/ibm/cmrf7sf/digital_20111130/verilog/AO22_K.v
	module work.AO22_K:v
		errors: 0, warnings: 0
file: /usr/eda/dk/ibm/cmrf7sf/digital_20111130/verilog/AO33_C.v
	module work.AO33_C:v
		errors: 0, warnings: 0
file: /usr/eda/dk/ibm/cmrf7sf/digital_20111130/verilog/AO33_E.v
	module work.AO33_E:v
		errors: 0, warnings: 0
file: /usr/eda/dk/ibm/cmrf7sf/digital_20111130/verilog/AO33_H.v
	module work.AO33_H:v
		errors: 0, warnings: 0
file: /usr/eda/dk/ibm/cmrf7sf/digital_20111130/verilog/AO44_C.v
	module work.AO44_C:v
		errors: 0, warnings: 0
file: /usr/eda/dk/ibm/cmrf7sf/digital_20111130/verilog/AO44_E.v
	module work.AO44_E:v
		errors: 0, warnings: 0
file: /usr/eda/dk/ibm/cmrf7sf/digital_20111130/verilog/AO44_H.v
	module work.AO44_H:v
		errors: 0, warnings: 0
file: /usr/eda/dk/ibm/cmrf7sf/digital_20111130/verilog/AOI21_A.v
	module work.AOI21_A:v
		errors: 0, warnings: 0
file: /usr/eda/dk/ibm/cmrf7sf/digital_20111130/verilog/AOI21_B.v
	module work.AOI21_B:v
		errors: 0, warnings: 0
file: /usr/eda/dk/ibm/cmrf7sf/digital_20111130/verilog/AOI21_C.v
	module work.AOI21_C:v
		errors: 0, warnings: 0
file: /usr/eda/dk/ibm/cmrf7sf/digital_20111130/verilog/AOI21_D.v
	module work.AOI21_D:v
		errors: 0, warnings: 0
file: /usr/eda/dk/ibm/cmrf7sf/digital_20111130/verilog/AOI21_E.v
	module work.AOI21_E:v
		errors: 0, warnings: 0
file: /usr/eda/dk/ibm/cmrf7sf/digital_20111130/verilog/AOI21_F.v
	module work.AOI21_F:v
		errors: 0, warnings: 0
file: /usr/eda/dk/ibm/cmrf7sf/digital_20111130/verilog/AOI21_H.v
	module work.AOI21_H:v
		errors: 0, warnings: 0
file: /usr/eda/dk/ibm/cmrf7sf/digital_20111130/verilog/AOI2222_F.v
	module work.AOI2222_F:v
		errors: 0, warnings: 0
file: /usr/eda/dk/ibm/cmrf7sf/digital_20111130/verilog/AOI2222_H.v
	module work.AOI2222_H:v
		errors: 0, warnings: 0
file: /usr/eda/dk/ibm/cmrf7sf/digital_20111130/verilog/AOI2222_I.v
	module work.AOI2222_I:v
		errors: 0, warnings: 0
file: /usr/eda/dk/ibm/cmrf7sf/digital_20111130/verilog/AOI222_F.v
	module work.AOI222_F:v
		errors: 0, warnings: 0
file: /usr/eda/dk/ibm/cmrf7sf/digital_20111130/verilog/AOI222_H.v
	module work.AOI222_H:v
		errors: 0, warnings: 0
file: /usr/eda/dk/ibm/cmrf7sf/digital_20111130/verilog/AOI222_I.v
	module work.AOI222_I:v
		errors: 0, warnings: 0
file: /usr/eda/dk/ibm/cmrf7sf/digital_20111130/verilog/AOI22_A.v
	module work.AOI22_A:v
		errors: 0, warnings: 0
file: /usr/eda/dk/ibm/cmrf7sf/digital_20111130/verilog/AOI22_B.v
	module work.AOI22_B:v
		errors: 0, warnings: 0
file: /usr/eda/dk/ibm/cmrf7sf/digital_20111130/verilog/AOI22_C.v
	module work.AOI22_C:v
		errors: 0, warnings: 0
file: /usr/eda/dk/ibm/cmrf7sf/digital_20111130/verilog/AOI22_D.v
	module work.AOI22_D:v
		errors: 0, warnings: 0
file: /usr/eda/dk/ibm/cmrf7sf/digital_20111130/verilog/AOI22_E.v
	module work.AOI22_E:v
		errors: 0, warnings: 0
file: /usr/eda/dk/ibm/cmrf7sf/digital_20111130/verilog/AOI22_F.v
	module work.AOI22_F:v
		errors: 0, warnings: 0
file: /usr/eda/dk/ibm/cmrf7sf/digital_20111130/verilog/AOI22_H.v
	module work.AOI22_H:v
		errors: 0, warnings: 0
file: /usr/eda/dk/ibm/cmrf7sf/digital_20111130/verilog/AOI33_C.v
	module work.AOI33_C:v
		errors: 0, warnings: 0
file: /usr/eda/dk/ibm/cmrf7sf/digital_20111130/verilog/AOI33_E.v
	module work.AOI33_E:v
		errors: 0, warnings: 0
file: /usr/eda/dk/ibm/cmrf7sf/digital_20111130/verilog/AOI33_H.v
	module work.AOI33_H:v
		errors: 0, warnings: 0
file: /usr/eda/dk/ibm/cmrf7sf/digital_20111130/verilog/AOI44_C.v
	module work.AOI44_C:v
		errors: 0, warnings: 0
file: /usr/eda/dk/ibm/cmrf7sf/digital_20111130/verilog/AOI44_E.v
	module work.AOI44_E:v
		errors: 0, warnings: 0
file: /usr/eda/dk/ibm/cmrf7sf/digital_20111130/verilog/AOI44_H.v
	module work.AOI44_H:v
		errors: 0, warnings: 0
file: /usr/eda/dk/ibm/cmrf7sf/digital_20111130/verilog/BUFFER_C.v
	module work.BUFFER_C:v
		errors: 0, warnings: 0
file: /usr/eda/dk/ibm/cmrf7sf/digital_20111130/verilog/BUFFER_D.v
	module work.BUFFER_D:v
		errors: 0, warnings: 0
file: /usr/eda/dk/ibm/cmrf7sf/digital_20111130/verilog/BUFFER_E.v
	module work.BUFFER_E:v
		errors: 0, warnings: 0
file: /usr/eda/dk/ibm/cmrf7sf/digital_20111130/verilog/BUFFER_F.v
	module work.BUFFER_F:v
		errors: 0, warnings: 0
file: /usr/eda/dk/ibm/cmrf7sf/digital_20111130/verilog/BUFFER_H.v
	module work.BUFFER_H:v
		errors: 0, warnings: 0
file: /usr/eda/dk/ibm/cmrf7sf/digital_20111130/verilog/BUFFER_I.v
	module work.BUFFER_I:v
		errors: 0, warnings: 0
file: /usr/eda/dk/ibm/cmrf7sf/digital_20111130/verilog/BUFFER_J.v
	module work.BUFFER_J:v
		errors: 0, warnings: 0
file: /usr/eda/dk/ibm/cmrf7sf/digital_20111130/verilog/BUFFER_K.v
	module work.BUFFER_K:v
		errors: 0, warnings: 0
file: /usr/eda/dk/ibm/cmrf7sf/digital_20111130/verilog/BUFFER_L.v
	module work.BUFFER_L:v
		errors: 0, warnings: 0
file: /usr/eda/dk/ibm/cmrf7sf/digital_20111130/verilog/BUFFER_M.v
	module work.BUFFER_M:v
		errors: 0, warnings: 0
file: /usr/eda/dk/ibm/cmrf7sf/digital_20111130/verilog/BUFFER_N.v
	module work.BUFFER_N:v
		errors: 0, warnings: 0
file: /usr/eda/dk/ibm/cmrf7sf/digital_20111130/verilog/BUFFER_O.v
	module work.BUFFER_O:v
		errors: 0, warnings: 0
file: /usr/eda/dk/ibm/cmrf7sf/digital_20111130/verilog/CLKI_I.v
	module work.CLKI_I:v
		errors: 0, warnings: 0
file: /usr/eda/dk/ibm/cmrf7sf/digital_20111130/verilog/CLKI_K.v
	module work.CLKI_K:v
		errors: 0, warnings: 0
file: /usr/eda/dk/ibm/cmrf7sf/digital_20111130/verilog/CLKI_M.v
	module work.CLKI_M:v
		errors: 0, warnings: 0
file: /usr/eda/dk/ibm/cmrf7sf/digital_20111130/verilog/CLKI_O.v
	module work.CLKI_O:v
		errors: 0, warnings: 0
file: /usr/eda/dk/ibm/cmrf7sf/digital_20111130/verilog/CLKI_Q.v
	module work.CLKI_Q:v
		errors: 0, warnings: 0
file: /usr/eda/dk/ibm/cmrf7sf/digital_20111130/verilog/CLK_I.v
	module work.CLK_I:v
		errors: 0, warnings: 0
file: /usr/eda/dk/ibm/cmrf7sf/digital_20111130/verilog/CLK_K.v
	module work.CLK_K:v
		errors: 0, warnings: 0
file: /usr/eda/dk/ibm/cmrf7sf/digital_20111130/verilog/CLK_M.v
	module work.CLK_M:v
		errors: 0, warnings: 0
file: /usr/eda/dk/ibm/cmrf7sf/digital_20111130/verilog/CLK_O.v
	module work.CLK_O:v
		errors: 0, warnings: 0
file: /usr/eda/dk/ibm/cmrf7sf/digital_20111130/verilog/CLK_Q.v
	module work.CLK_Q:v
		errors: 0, warnings: 0
file: /usr/eda/dk/ibm/cmrf7sf/digital_20111130/verilog/COMP2_B.v
	module work.COMP2_B:v
		errors: 0, warnings: 0
file: /usr/eda/dk/ibm/cmrf7sf/digital_20111130/verilog/COMP2_C.v
	module work.COMP2_C:v
		errors: 0, warnings: 0
file: /usr/eda/dk/ibm/cmrf7sf/digital_20111130/verilog/COMP2_D.v
	module work.COMP2_D:v
		errors: 0, warnings: 0
file: /usr/eda/dk/ibm/cmrf7sf/digital_20111130/verilog/COMP2_E.v
	module work.COMP2_E:v
		errors: 0, warnings: 0
file: /usr/eda/dk/ibm/cmrf7sf/digital_20111130/verilog/COMP2_F.v
	module work.COMP2_F:v
		errors: 0, warnings: 0
file: /usr/eda/dk/ibm/cmrf7sf/digital_20111130/verilog/DECAP_A.v
	module work.DECAP_A:v
		errors: 0, warnings: 0
file: /usr/eda/dk/ibm/cmrf7sf/digital_20111130/verilog/DECAP_B.v
	module work.DECAP_B:v
		errors: 0, warnings: 0
file: /usr/eda/dk/ibm/cmrf7sf/digital_20111130/verilog/DECAP_C.v
	module work.DECAP_C:v
		errors: 0, warnings: 0
file: /usr/eda/dk/ibm/cmrf7sf/digital_20111130/verilog/DELAY4_C.v
	module work.DELAY4_C:v
		errors: 0, warnings: 0
file: /usr/eda/dk/ibm/cmrf7sf/digital_20111130/verilog/DELAY4_F.v
	module work.DELAY4_F:v
		errors: 0, warnings: 0
file: /usr/eda/dk/ibm/cmrf7sf/digital_20111130/verilog/DELAY4_J.v
	module work.DELAY4_J:v
		errors: 0, warnings: 0
file: /usr/eda/dk/ibm/cmrf7sf/digital_20111130/verilog/DELAY6_A.v
	module work.DELAY6_A:v
		errors: 0, warnings: 0
file: /usr/eda/dk/ibm/cmrf7sf/digital_20111130/verilog/DELAY6_B.v
	module work.DELAY6_B:v
		errors: 0, warnings: 0
file: /usr/eda/dk/ibm/cmrf7sf/digital_20111130/verilog/DELAY6_C.v
	module work.DELAY6_C:v
		errors: 0, warnings: 0
file: /usr/eda/dk/ibm/cmrf7sf/digital_20111130/verilog/DELAY6_F.v
	module work.DELAY6_F:v
		errors: 0, warnings: 0
file: /usr/eda/dk/ibm/cmrf7sf/digital_20111130/verilog/DELAY6_J.v
	module work.DELAY6_J:v
		errors: 0, warnings: 0
file: /usr/eda/dk/ibm/cmrf7sf/digital_20111130/verilog/DELAY6_M.v
	module work.DELAY6_M:v
		errors: 0, warnings: 0
file: /usr/eda/dk/ibm/cmrf7sf/digital_20111130/verilog/DFFR_E.v
	module work.DFFR_E:v
		errors: 0, warnings: 0
	primitive work.UDP_DFFR_E_Q:v
		errors: 0, warnings: 0
file: /usr/eda/dk/ibm/cmrf7sf/digital_20111130/verilog/DFFR_H.v
	module work.DFFR_H:v
		errors: 0, warnings: 0
	primitive work.UDP_DFFR_H_Q:v
		errors: 0, warnings: 0
file: /usr/eda/dk/ibm/cmrf7sf/digital_20111130/verilog/DFFR_K.v
	module work.DFFR_K:v
		errors: 0, warnings: 0
	primitive work.UDP_DFFR_K_Q:v
		errors: 0, warnings: 0
file: /usr/eda/dk/ibm/cmrf7sf/digital_20111130/verilog/DFFSR_E.v
	module work.DFFSR_E:v
		errors: 0, warnings: 0
	primitive work.UDP_DFFSR_E_Q:v
		errors: 0, warnings: 0
file: /usr/eda/dk/ibm/cmrf7sf/digital_20111130/verilog/DFFSR_H.v
	module work.DFFSR_H:v
		errors: 0, warnings: 0
	primitive work.UDP_DFFSR_H_Q:v
		errors: 0, warnings: 0
file: /usr/eda/dk/ibm/cmrf7sf/digital_20111130/verilog/DFFSR_K.v
	module work.DFFSR_K:v
		errors: 0, warnings: 0
	primitive work.UDP_DFFSR_K_Q:v
		errors: 0, warnings: 0
file: /usr/eda/dk/ibm/cmrf7sf/digital_20111130/verilog/DFFS_E.v
	module work.DFFS_E:v
		errors: 0, warnings: 0
	primitive work.UDP_DFFS_E_Q:v
		errors: 0, warnings: 0
file: /usr/eda/dk/ibm/cmrf7sf/digital_20111130/verilog/DFFS_H.v
	module work.DFFS_H:v
		errors: 0, warnings: 0
	primitive work.UDP_DFFS_H_Q:v
		errors: 0, warnings: 0
file: /usr/eda/dk/ibm/cmrf7sf/digital_20111130/verilog/DFFS_K.v
	module work.DFFS_K:v
		errors: 0, warnings: 0
	primitive work.UDP_DFFS_K_Q:v
		errors: 0, warnings: 0
file: /usr/eda/dk/ibm/cmrf7sf/digital_20111130/verilog/DFF_E.v
	module work.DFF_E:v
		errors: 0, warnings: 0
	primitive work.UDP_DFF_E_Q:v
		errors: 0, warnings: 0
file: /usr/eda/dk/ibm/cmrf7sf/digital_20111130/verilog/DFF_H.v
	module work.DFF_H:v
		errors: 0, warnings: 0
	primitive work.UDP_DFF_H_Q:v
		errors: 0, warnings: 0
file: /usr/eda/dk/ibm/cmrf7sf/digital_20111130/verilog/DFF_K.v
	module work.DFF_K:v
		errors: 0, warnings: 0
	primitive work.UDP_DFF_K_Q:v
		errors: 0, warnings: 0
file: /usr/eda/dk/ibm/cmrf7sf/digital_20111130/verilog/FGTIE_A.v
	module work.FGTIE_A:v
		errors: 0, warnings: 0
file: /usr/eda/dk/ibm/cmrf7sf/digital_20111130/verilog/INVERTBAL_E.v
	module work.INVERTBAL_E:v
		errors: 0, warnings: 0
file: /usr/eda/dk/ibm/cmrf7sf/digital_20111130/verilog/INVERTBAL_H.v
	module work.INVERTBAL_H:v
		errors: 0, warnings: 0
file: /usr/eda/dk/ibm/cmrf7sf/digital_20111130/verilog/INVERTBAL_J.v
	module work.INVERTBAL_J:v
		errors: 0, warnings: 0
file: /usr/eda/dk/ibm/cmrf7sf/digital_20111130/verilog/INVERTBAL_L.v
	module work.INVERTBAL_L:v
		errors: 0, warnings: 0
file: /usr/eda/dk/ibm/cmrf7sf/digital_20111130/verilog/INVERT_A.v
	module work.INVERT_A:v
		errors: 0, warnings: 0
file: /usr/eda/dk/ibm/cmrf7sf/digital_20111130/verilog/INVERT_B.v
	module work.INVERT_B:v
		errors: 0, warnings: 0
file: /usr/eda/dk/ibm/cmrf7sf/digital_20111130/verilog/INVERT_C.v
	module work.INVERT_C:v
		errors: 0, warnings: 0
file: /usr/eda/dk/ibm/cmrf7sf/digital_20111130/verilog/INVERT_D.v
	module work.INVERT_D:v
		errors: 0, warnings: 0
file: /usr/eda/dk/ibm/cmrf7sf/digital_20111130/verilog/INVERT_E.v
	module work.INVERT_E:v
		errors: 0, warnings: 0
file: /usr/eda/dk/ibm/cmrf7sf/digital_20111130/verilog/INVERT_F.v
	module work.INVERT_F:v
		errors: 0, warnings: 0
file: /usr/eda/dk/ibm/cmrf7sf/digital_20111130/verilog/INVERT_H.v
	module work.INVERT_H:v
		errors: 0, warnings: 0
file: /usr/eda/dk/ibm/cmrf7sf/digital_20111130/verilog/INVERT_I.v
	module work.INVERT_I:v
		errors: 0, warnings: 0
file: /usr/eda/dk/ibm/cmrf7sf/digital_20111130/verilog/INVERT_J.v
	module work.INVERT_J:v
		errors: 0, warnings: 0
file: /usr/eda/dk/ibm/cmrf7sf/digital_20111130/verilog/INVERT_K.v
	module work.INVERT_K:v
		errors: 0, warnings: 0
file: /usr/eda/dk/ibm/cmrf7sf/digital_20111130/verilog/INVERT_L.v
	module work.INVERT_L:v
		errors: 0, warnings: 0
file: /usr/eda/dk/ibm/cmrf7sf/digital_20111130/verilog/INVERT_M.v
	module work.INVERT_M:v
		errors: 0, warnings: 0
file: /usr/eda/dk/ibm/cmrf7sf/digital_20111130/verilog/INVERT_N.v
	module work.INVERT_N:v
		errors: 0, warnings: 0
file: /usr/eda/dk/ibm/cmrf7sf/digital_20111130/verilog/INVERT_O.v
	module work.INVERT_O:v
		errors: 0, warnings: 0
file: /usr/eda/dk/ibm/cmrf7sf/digital_20111130/verilog/INVERT_U.v
	module work.INVERT_U:v
		errors: 0, warnings: 0
file: /usr/eda/dk/ibm/cmrf7sf/digital_20111130/verilog/LATSR_E.v
	module work.LATSR_E:v
		errors: 0, warnings: 0
	primitive work.UDP_LATSR_E_Q:v
		errors: 0, warnings: 0
file: /usr/eda/dk/ibm/cmrf7sf/digital_20111130/verilog/LATSR_H.v
	module work.LATSR_H:v
		errors: 0, warnings: 0
	primitive work.UDP_LATSR_H_Q:v
		errors: 0, warnings: 0
file: /usr/eda/dk/ibm/cmrf7sf/digital_20111130/verilog/LATSR_K.v
	module work.LATSR_K:v
		errors: 0, warnings: 0
	primitive work.UDP_LATSR_K_Q:v
		errors: 0, warnings: 0
file: /usr/eda/dk/ibm/cmrf7sf/digital_20111130/verilog/MUX21BAL_H.v
	module work.MUX21BAL_H:v
		errors: 0, warnings: 0
	primitive work.UDP_MUX21BAL_H_Z:v
		errors: 0, warnings: 0
file: /usr/eda/dk/ibm/cmrf7sf/digital_20111130/verilog/MUX21BAL_J.v
	module work.MUX21BAL_J:v
		errors: 0, warnings: 0
	primitive work.UDP_MUX21BAL_J_Z:v
		errors: 0, warnings: 0
file: /usr/eda/dk/ibm/cmrf7sf/digital_20111130/verilog/MUX21BAL_L.v
	module work.MUX21BAL_L:v
		errors: 0, warnings: 0
	primitive work.UDP_MUX21BAL_L_Z:v
		errors: 0, warnings: 0
file: /usr/eda/dk/ibm/cmrf7sf/digital_20111130/verilog/MUX21I_B.v
	module work.MUX21I_B:v
		errors: 0, warnings: 0
	primitive work.UDP_MUX21I_B_Z:v
		errors: 0, warnings: 0
file: /usr/eda/dk/ibm/cmrf7sf/digital_20111130/verilog/MUX21I_C.v
	module work.MUX21I_C:v
		errors: 0, warnings: 0
	primitive work.UDP_MUX21I_C_Z:v
		errors: 0, warnings: 0
file: /usr/eda/dk/ibm/cmrf7sf/digital_20111130/verilog/MUX21I_D.v
	module work.MUX21I_D:v
		errors: 0, warnings: 0
	primitive work.UDP_MUX21I_D_Z:v
		errors: 0, warnings: 0
file: /usr/eda/dk/ibm/cmrf7sf/digital_20111130/verilog/MUX21I_E.v
	module work.MUX21I_E:v
		errors: 0, warnings: 0
	primitive work.UDP_MUX21I_E_Z:v
		errors: 0, warnings: 0
file: /usr/eda/dk/ibm/cmrf7sf/digital_20111130/verilog/MUX21I_F.v
	module work.MUX21I_F:v
		errors: 0, warnings: 0
	primitive work.UDP_MUX21I_F_Z:v
		errors: 0, warnings: 0
file: /usr/eda/dk/ibm/cmrf7sf/digital_20111130/verilog/MUX21I_H.v
	module work.MUX21I_H:v
		errors: 0, warnings: 0
	primitive work.UDP_MUX21I_H_Z:v
		errors: 0, warnings: 0
file: /usr/eda/dk/ibm/cmrf7sf/digital_20111130/verilog/MUX21I_I.v
	module work.MUX21I_I:v
		errors: 0, warnings: 0
	primitive work.UDP_MUX21I_I_Z:v
		errors: 0, warnings: 0
file: /usr/eda/dk/ibm/cmrf7sf/digital_20111130/verilog/MUX21_C.v
	module work.MUX21_C:v
		errors: 0, warnings: 0
	primitive work.UDP_MUX21_C_Z:v
		errors: 0, warnings: 0
file: /usr/eda/dk/ibm/cmrf7sf/digital_20111130/verilog/MUX21_D.v
	module work.MUX21_D:v
		errors: 0, warnings: 0
	primitive work.UDP_MUX21_D_Z:v
		errors: 0, warnings: 0
file: /usr/eda/dk/ibm/cmrf7sf/digital_20111130/verilog/MUX21_E.v
	module work.MUX21_E:v
		errors: 0, warnings: 0
	primitive work.UDP_MUX21_E_Z:v
		errors: 0, warnings: 0
file: /usr/eda/dk/ibm/cmrf7sf/digital_20111130/verilog/MUX21_F.v
	module work.MUX21_F:v
		errors: 0, warnings: 0
	primitive work.UDP_MUX21_F_Z:v
		errors: 0, warnings: 0
file: /usr/eda/dk/ibm/cmrf7sf/digital_20111130/verilog/MUX21_H.v
	module work.MUX21_H:v
		errors: 0, warnings: 0
	primitive work.UDP_MUX21_H_Z:v
		errors: 0, warnings: 0
file: /usr/eda/dk/ibm/cmrf7sf/digital_20111130/verilog/MUX21_I.v
	module work.MUX21_I:v
		errors: 0, warnings: 0
	primitive work.UDP_MUX21_I_Z:v
		errors: 0, warnings: 0
file: /usr/eda/dk/ibm/cmrf7sf/digital_20111130/verilog/MUX41_D.v
	module work.MUX41_D:v
		errors: 0, warnings: 0
	primitive work.UDP_MUX41_D_Z:v
		errors: 0, warnings: 0
file: /usr/eda/dk/ibm/cmrf7sf/digital_20111130/verilog/MUX41_F.v
	module work.MUX41_F:v
		errors: 0, warnings: 0
	primitive work.UDP_MUX41_F_Z:v
		errors: 0, warnings: 0
file: /usr/eda/dk/ibm/cmrf7sf/digital_20111130/verilog/MUX41_J.v
	module work.MUX41_J:v
		errors: 0, warnings: 0
	primitive work.UDP_MUX41_J_Z:v
		errors: 0, warnings: 0
file: /usr/eda/dk/ibm/cmrf7sf/digital_20111130/verilog/NAND2BAL_E.v
	module work.NAND2BAL_E:v
		errors: 0, warnings: 0
file: /usr/eda/dk/ibm/cmrf7sf/digital_20111130/verilog/NAND2BAL_H.v
	module work.NAND2BAL_H:v
		errors: 0, warnings: 0
file: /usr/eda/dk/ibm/cmrf7sf/digital_20111130/verilog/NAND2BAL_J.v
	module work.NAND2BAL_J:v
		errors: 0, warnings: 0
file: /usr/eda/dk/ibm/cmrf7sf/digital_20111130/verilog/NAND2BAL_L.v
	module work.NAND2BAL_L:v
		errors: 0, warnings: 0
file: /usr/eda/dk/ibm/cmrf7sf/digital_20111130/verilog/NAND2_A.v
	module work.NAND2_A:v
		errors: 0, warnings: 0
file: /usr/eda/dk/ibm/cmrf7sf/digital_20111130/verilog/NAND2_B.v
	module work.NAND2_B:v
		errors: 0, warnings: 0
file: /usr/eda/dk/ibm/cmrf7sf/digital_20111130/verilog/NAND2_C.v
	module work.NAND2_C:v
		errors: 0, warnings: 0
file: /usr/eda/dk/ibm/cmrf7sf/digital_20111130/verilog/NAND2_D.v
	module work.NAND2_D:v
		errors: 0, warnings: 0
file: /usr/eda/dk/ibm/cmrf7sf/digital_20111130/verilog/NAND2_E.v
	module work.NAND2_E:v
		errors: 0, warnings: 0
file: /usr/eda/dk/ibm/cmrf7sf/digital_20111130/verilog/NAND2_F.v
	module work.NAND2_F:v
		errors: 0, warnings: 0
file: /usr/eda/dk/ibm/cmrf7sf/digital_20111130/verilog/NAND2_H.v
	module work.NAND2_H:v
		errors: 0, warnings: 0
file: /usr/eda/dk/ibm/cmrf7sf/digital_20111130/verilog/NAND2_I.v
	module work.NAND2_I:v
		errors: 0, warnings: 0
file: /usr/eda/dk/ibm/cmrf7sf/digital_20111130/verilog/NAND2_J.v
	module work.NAND2_J:v
		errors: 0, warnings: 0
file: /usr/eda/dk/ibm/cmrf7sf/digital_20111130/verilog/NAND2_K.v
	module work.NAND2_K:v
		errors: 0, warnings: 0
file: /usr/eda/dk/ibm/cmrf7sf/digital_20111130/verilog/NAND2_L.v
	module work.NAND2_L:v
		errors: 0, warnings: 0
file: /usr/eda/dk/ibm/cmrf7sf/digital_20111130/verilog/NAND2_M.v
	module work.NAND2_M:v
		errors: 0, warnings: 0
file: /usr/eda/dk/ibm/cmrf7sf/digital_20111130/verilog/NAND3_A.v
	module work.NAND3_A:v
		errors: 0, warnings: 0
file: /usr/eda/dk/ibm/cmrf7sf/digital_20111130/verilog/NAND3_B.v
	module work.NAND3_B:v
		errors: 0, warnings: 0
file: /usr/eda/dk/ibm/cmrf7sf/digital_20111130/verilog/NAND3_C.v
	module work.NAND3_C:v
		errors: 0, warnings: 0
file: /usr/eda/dk/ibm/cmrf7sf/digital_20111130/verilog/NAND3_D.v
	module work.NAND3_D:v
		errors: 0, warnings: 0
file: /usr/eda/dk/ibm/cmrf7sf/digital_20111130/verilog/NAND3_E.v
	module work.NAND3_E:v
		errors: 0, warnings: 0
file: /usr/eda/dk/ibm/cmrf7sf/digital_20111130/verilog/NAND3_F.v
	module work.NAND3_F:v
		errors: 0, warnings: 0
file: /usr/eda/dk/ibm/cmrf7sf/digital_20111130/verilog/NAND3_H.v
	module work.NAND3_H:v
		errors: 0, warnings: 0
file: /usr/eda/dk/ibm/cmrf7sf/digital_20111130/verilog/NAND3_I.v
	module work.NAND3_I:v
		errors: 0, warnings: 0
file: /usr/eda/dk/ibm/cmrf7sf/digital_20111130/verilog/NAND3_J.v
	module work.NAND3_J:v
		errors: 0, warnings: 0
file: /usr/eda/dk/ibm/cmrf7sf/digital_20111130/verilog/NAND3_K.v
	module work.NAND3_K:v
		errors: 0, warnings: 0
file: /usr/eda/dk/ibm/cmrf7sf/digital_20111130/verilog/NAND4_A.v
	module work.NAND4_A:v
		errors: 0, warnings: 0
file: /usr/eda/dk/ibm/cmrf7sf/digital_20111130/verilog/NAND4_B.v
	module work.NAND4_B:v
		errors: 0, warnings: 0
file: /usr/eda/dk/ibm/cmrf7sf/digital_20111130/verilog/NAND4_C.v
	module work.NAND4_C:v
		errors: 0, warnings: 0
file: /usr/eda/dk/ibm/cmrf7sf/digital_20111130/verilog/NAND4_D.v
	module work.NAND4_D:v
		errors: 0, warnings: 0
file: /usr/eda/dk/ibm/cmrf7sf/digital_20111130/verilog/NAND4_E.v
	module work.NAND4_E:v
		errors: 0, warnings: 0
file: /usr/eda/dk/ibm/cmrf7sf/digital_20111130/verilog/NAND4_F.v
	module work.NAND4_F:v
		errors: 0, warnings: 0
file: /usr/eda/dk/ibm/cmrf7sf/digital_20111130/verilog/NOR2_A.v
	module work.NOR2_A:v
		errors: 0, warnings: 0
file: /usr/eda/dk/ibm/cmrf7sf/digital_20111130/verilog/NOR2_B.v
	module work.NOR2_B:v
		errors: 0, warnings: 0
file: /usr/eda/dk/ibm/cmrf7sf/digital_20111130/verilog/NOR2_C.v
	module work.NOR2_C:v
		errors: 0, warnings: 0
file: /usr/eda/dk/ibm/cmrf7sf/digital_20111130/verilog/NOR2_D.v
	module work.NOR2_D:v
		errors: 0, warnings: 0
file: /usr/eda/dk/ibm/cmrf7sf/digital_20111130/verilog/NOR2_E.v
	module work.NOR2_E:v
		errors: 0, warnings: 0
file: /usr/eda/dk/ibm/cmrf7sf/digital_20111130/verilog/NOR2_F.v
	module work.NOR2_F:v
		errors: 0, warnings: 0
file: /usr/eda/dk/ibm/cmrf7sf/digital_20111130/verilog/NOR2_H.v
	module work.NOR2_H:v
		errors: 0, warnings: 0
file: /usr/eda/dk/ibm/cmrf7sf/digital_20111130/verilog/NOR2_I.v
	module work.NOR2_I:v
		errors: 0, warnings: 0
file: /usr/eda/dk/ibm/cmrf7sf/digital_20111130/verilog/NOR2_J.v
	module work.NOR2_J:v
		errors: 0, warnings: 0
file: /usr/eda/dk/ibm/cmrf7sf/digital_20111130/verilog/NOR3_A.v
	module work.NOR3_A:v
		errors: 0, warnings: 0
file: /usr/eda/dk/ibm/cmrf7sf/digital_20111130/verilog/NOR3_B.v
	module work.NOR3_B:v
		errors: 0, warnings: 0
file: /usr/eda/dk/ibm/cmrf7sf/digital_20111130/verilog/NOR3_C.v
	module work.NOR3_C:v
		errors: 0, warnings: 0
file: /usr/eda/dk/ibm/cmrf7sf/digital_20111130/verilog/NOR3_D.v
	module work.NOR3_D:v
		errors: 0, warnings: 0
file: /usr/eda/dk/ibm/cmrf7sf/digital_20111130/verilog/NOR3_E.v
	module work.NOR3_E:v
		errors: 0, warnings: 0
file: /usr/eda/dk/ibm/cmrf7sf/digital_20111130/verilog/NOR3_F.v
	module work.NOR3_F:v
		errors: 0, warnings: 0
file: /usr/eda/dk/ibm/cmrf7sf/digital_20111130/verilog/NOR4_A.v
	module work.NOR4_A:v
		errors: 0, warnings: 0
file: /usr/eda/dk/ibm/cmrf7sf/digital_20111130/verilog/NOR4_B.v
	module work.NOR4_B:v
		errors: 0, warnings: 0
file: /usr/eda/dk/ibm/cmrf7sf/digital_20111130/verilog/NOR4_C.v
	module work.NOR4_C:v
		errors: 0, warnings: 0
file: /usr/eda/dk/ibm/cmrf7sf/digital_20111130/verilog/NOR4_D.v
	module work.NOR4_D:v
		errors: 0, warnings: 0
file: /usr/eda/dk/ibm/cmrf7sf/digital_20111130/verilog/OA21_B.v
	module work.OA21_B:v
		errors: 0, warnings: 0
file: /usr/eda/dk/ibm/cmrf7sf/digital_20111130/verilog/OA21_C.v
	module work.OA21_C:v
		errors: 0, warnings: 0
file: /usr/eda/dk/ibm/cmrf7sf/digital_20111130/verilog/OA21_D.v
	module work.OA21_D:v
		errors: 0, warnings: 0
file: /usr/eda/dk/ibm/cmrf7sf/digital_20111130/verilog/OA21_E.v
	module work.OA21_E:v
		errors: 0, warnings: 0
file: /usr/eda/dk/ibm/cmrf7sf/digital_20111130/verilog/OA21_F.v
	module work.OA21_F:v
		errors: 0, warnings: 0
file: /usr/eda/dk/ibm/cmrf7sf/digital_20111130/verilog/OA21_H.v
	module work.OA21_H:v
		errors: 0, warnings: 0
file: /usr/eda/dk/ibm/cmrf7sf/digital_20111130/verilog/OA21_I.v
	module work.OA21_I:v
		errors: 0, warnings: 0
file: /usr/eda/dk/ibm/cmrf7sf/digital_20111130/verilog/OA21_J.v
	module work.OA21_J:v
		errors: 0, warnings: 0
file: /usr/eda/dk/ibm/cmrf7sf/digital_20111130/verilog/OA21_K.v
	module work.OA21_K:v
		errors: 0, warnings: 0
file: /usr/eda/dk/ibm/cmrf7sf/digital_20111130/verilog/OA2222_B.v
	module work.OA2222_B:v
		errors: 0, warnings: 0
file: /usr/eda/dk/ibm/cmrf7sf/digital_20111130/verilog/OA2222_C.v
	module work.OA2222_C:v
		errors: 0, warnings: 0
file: /usr/eda/dk/ibm/cmrf7sf/digital_20111130/verilog/OA2222_D.v
	module work.OA2222_D:v
		errors: 0, warnings: 0
file: /usr/eda/dk/ibm/cmrf7sf/digital_20111130/verilog/OA2222_E.v
	module work.OA2222_E:v
		errors: 0, warnings: 0
file: /usr/eda/dk/ibm/cmrf7sf/digital_20111130/verilog/OA2222_F.v
	module work.OA2222_F:v
		errors: 0, warnings: 0
file: /usr/eda/dk/ibm/cmrf7sf/digital_20111130/verilog/OA222_B.v
	module work.OA222_B:v
		errors: 0, warnings: 0
file: /usr/eda/dk/ibm/cmrf7sf/digital_20111130/verilog/OA222_C.v
	module work.OA222_C:v
		errors: 0, warnings: 0
file: /usr/eda/dk/ibm/cmrf7sf/digital_20111130/verilog/OA222_D.v
	module work.OA222_D:v
		errors: 0, warnings: 0
file: /usr/eda/dk/ibm/cmrf7sf/digital_20111130/verilog/OA222_E.v
	module work.OA222_E:v
		errors: 0, warnings: 0
file: /usr/eda/dk/ibm/cmrf7sf/digital_20111130/verilog/OA222_F.v
	module work.OA222_F:v
		errors: 0, warnings: 0
file: /usr/eda/dk/ibm/cmrf7sf/digital_20111130/verilog/OA22_B.v
	module work.OA22_B:v
		errors: 0, warnings: 0
file: /usr/eda/dk/ibm/cmrf7sf/digital_20111130/verilog/OA22_C.v
	module work.OA22_C:v
		errors: 0, warnings: 0
file: /usr/eda/dk/ibm/cmrf7sf/digital_20111130/verilog/OA22_D.v
	module work.OA22_D:v
		errors: 0, warnings: 0
file: /usr/eda/dk/ibm/cmrf7sf/digital_20111130/verilog/OA22_E.v
	module work.OA22_E:v
		errors: 0, warnings: 0
file: /usr/eda/dk/ibm/cmrf7sf/digital_20111130/verilog/OA22_F.v
	module work.OA22_F:v
		errors: 0, warnings: 0
file: /usr/eda/dk/ibm/cmrf7sf/digital_20111130/verilog/OA22_H.v
	module work.OA22_H:v
		errors: 0, warnings: 0
file: /usr/eda/dk/ibm/cmrf7sf/digital_20111130/verilog/OA22_I.v
	module work.OA22_I:v
		errors: 0, warnings: 0
file: /usr/eda/dk/ibm/cmrf7sf/digital_20111130/verilog/OA22_J.v
	module work.OA22_J:v
		errors: 0, warnings: 0
file: /usr/eda/dk/ibm/cmrf7sf/digital_20111130/verilog/OA22_K.v
	module work.OA22_K:v
		errors: 0, warnings: 0
file: /usr/eda/dk/ibm/cmrf7sf/digital_20111130/verilog/OAI21_A.v
	module work.OAI21_A:v
		errors: 0, warnings: 0
file: /usr/eda/dk/ibm/cmrf7sf/digital_20111130/verilog/OAI21_B.v
	module work.OAI21_B:v
		errors: 0, warnings: 0
file: /usr/eda/dk/ibm/cmrf7sf/digital_20111130/verilog/OAI21_C.v
	module work.OAI21_C:v
		errors: 0, warnings: 0
file: /usr/eda/dk/ibm/cmrf7sf/digital_20111130/verilog/OAI21_D.v
	module work.OAI21_D:v
		errors: 0, warnings: 0
file: /usr/eda/dk/ibm/cmrf7sf/digital_20111130/verilog/OAI21_E.v
	module work.OAI21_E:v
		errors: 0, warnings: 0
file: /usr/eda/dk/ibm/cmrf7sf/digital_20111130/verilog/OAI21_F.v
	module work.OAI21_F:v
		errors: 0, warnings: 0
file: /usr/eda/dk/ibm/cmrf7sf/digital_20111130/verilog/OAI21_H.v
	module work.OAI21_H:v
		errors: 0, warnings: 0
file: /usr/eda/dk/ibm/cmrf7sf/digital_20111130/verilog/OAI2222_E.v
	module work.OAI2222_E:v
		errors: 0, warnings: 0
file: /usr/eda/dk/ibm/cmrf7sf/digital_20111130/verilog/OAI2222_H.v
	module work.OAI2222_H:v
		errors: 0, warnings: 0
file: /usr/eda/dk/ibm/cmrf7sf/digital_20111130/verilog/OAI222_E.v
	module work.OAI222_E:v
		errors: 0, warnings: 0
file: /usr/eda/dk/ibm/cmrf7sf/digital_20111130/verilog/OAI222_H.v
	module work.OAI222_H:v
		errors: 0, warnings: 0
file: /usr/eda/dk/ibm/cmrf7sf/digital_20111130/verilog/OAI22_A.v
	module work.OAI22_A:v
		errors: 0, warnings: 0
file: /usr/eda/dk/ibm/cmrf7sf/digital_20111130/verilog/OAI22_B.v
	module work.OAI22_B:v
		errors: 0, warnings: 0
file: /usr/eda/dk/ibm/cmrf7sf/digital_20111130/verilog/OAI22_C.v
	module work.OAI22_C:v
		errors: 0, warnings: 0
file: /usr/eda/dk/ibm/cmrf7sf/digital_20111130/verilog/OAI22_D.v
	module work.OAI22_D:v
		errors: 0, warnings: 0
file: /usr/eda/dk/ibm/cmrf7sf/digital_20111130/verilog/OAI22_E.v
	module work.OAI22_E:v
		errors: 0, warnings: 0
file: /usr/eda/dk/ibm/cmrf7sf/digital_20111130/verilog/OAI22_F.v
	module work.OAI22_F:v
		errors: 0, warnings: 0
file: /usr/eda/dk/ibm/cmrf7sf/digital_20111130/verilog/OR2_B.v
	module work.OR2_B:v
		errors: 0, warnings: 0
file: /usr/eda/dk/ibm/cmrf7sf/digital_20111130/verilog/OR2_C.v
	module work.OR2_C:v
		errors: 0, warnings: 0
file: /usr/eda/dk/ibm/cmrf7sf/digital_20111130/verilog/OR2_D.v
	module work.OR2_D:v
		errors: 0, warnings: 0
file: /usr/eda/dk/ibm/cmrf7sf/digital_20111130/verilog/OR2_E.v
	module work.OR2_E:v
		errors: 0, warnings: 0
file: /usr/eda/dk/ibm/cmrf7sf/digital_20111130/verilog/OR2_F.v
	module work.OR2_F:v
		errors: 0, warnings: 0
file: /usr/eda/dk/ibm/cmrf7sf/digital_20111130/verilog/OR2_H.v
	module work.OR2_H:v
		errors: 0, warnings: 0
file: /usr/eda/dk/ibm/cmrf7sf/digital_20111130/verilog/OR2_I.v
	module work.OR2_I:v
		errors: 0, warnings: 0
file: /usr/eda/dk/ibm/cmrf7sf/digital_20111130/verilog/OR2_J.v
	module work.OR2_J:v
		errors: 0, warnings: 0
file: /usr/eda/dk/ibm/cmrf7sf/digital_20111130/verilog/OR2_K.v
	module work.OR2_K:v
		errors: 0, warnings: 0
file: /usr/eda/dk/ibm/cmrf7sf/digital_20111130/verilog/OR3_B.v
	module work.OR3_B:v
		errors: 0, warnings: 0
file: /usr/eda/dk/ibm/cmrf7sf/digital_20111130/verilog/OR3_C.v
	module work.OR3_C:v
		errors: 0, warnings: 0
file: /usr/eda/dk/ibm/cmrf7sf/digital_20111130/verilog/OR3_D.v
	module work.OR3_D:v
		errors: 0, warnings: 0
file: /usr/eda/dk/ibm/cmrf7sf/digital_20111130/verilog/OR3_E.v
	module work.OR3_E:v
		errors: 0, warnings: 0
file: /usr/eda/dk/ibm/cmrf7sf/digital_20111130/verilog/OR3_F.v
	module work.OR3_F:v
		errors: 0, warnings: 0
file: /usr/eda/dk/ibm/cmrf7sf/digital_20111130/verilog/OR3_H.v
	module work.OR3_H:v
		errors: 0, warnings: 0
file: /usr/eda/dk/ibm/cmrf7sf/digital_20111130/verilog/OR3_I.v
	module work.OR3_I:v
		errors: 0, warnings: 0
file: /usr/eda/dk/ibm/cmrf7sf/digital_20111130/verilog/OR3_J.v
	module work.OR3_J:v
		errors: 0, warnings: 0
file: /usr/eda/dk/ibm/cmrf7sf/digital_20111130/verilog/OR3_K.v
	module work.OR3_K:v
		errors: 0, warnings: 0
file: /usr/eda/dk/ibm/cmrf7sf/digital_20111130/verilog/OR4_B.v
	module work.OR4_B:v
		errors: 0, warnings: 0
file: /usr/eda/dk/ibm/cmrf7sf/digital_20111130/verilog/OR4_C.v
	module work.OR4_C:v
		errors: 0, warnings: 0
file: /usr/eda/dk/ibm/cmrf7sf/digital_20111130/verilog/OR4_D.v
	module work.OR4_D:v
		errors: 0, warnings: 0
file: /usr/eda/dk/ibm/cmrf7sf/digital_20111130/verilog/OR4_E.v
	module work.OR4_E:v
		errors: 0, warnings: 0
file: /usr/eda/dk/ibm/cmrf7sf/digital_20111130/verilog/OR4_F.v
	module work.OR4_F:v
		errors: 0, warnings: 0
file: /usr/eda/dk/ibm/cmrf7sf/digital_20111130/verilog/OR4_H.v
	module work.OR4_H:v
		errors: 0, warnings: 0
file: /usr/eda/dk/ibm/cmrf7sf/digital_20111130/verilog/OR4_I.v
	module work.OR4_I:v
		errors: 0, warnings: 0
file: /usr/eda/dk/ibm/cmrf7sf/digital_20111130/verilog/OR4_J.v
	module work.OR4_J:v
		errors: 0, warnings: 0
file: /usr/eda/dk/ibm/cmrf7sf/digital_20111130/verilog/OR4_K.v
	module work.OR4_K:v
		errors: 0, warnings: 0
file: /usr/eda/dk/ibm/cmrf7sf/digital_20111130/verilog/SDFFR_E.v
	module work.SDFFR_E:v
		errors: 0, warnings: 0
	primitive work.UDP_SDFFR_E_Q:v
		errors: 0, warnings: 0
file: /usr/eda/dk/ibm/cmrf7sf/digital_20111130/verilog/SDFFR_H.v
	module work.SDFFR_H:v
		errors: 0, warnings: 0
	primitive work.UDP_SDFFR_H_Q:v
		errors: 0, warnings: 0
file: /usr/eda/dk/ibm/cmrf7sf/digital_20111130/verilog/SDFFR_K.v
	module work.SDFFR_K:v
		errors: 0, warnings: 0
	primitive work.UDP_SDFFR_K_Q:v
		errors: 0, warnings: 0
file: /usr/eda/dk/ibm/cmrf7sf/digital_20111130/verilog/SDFFSR_E.v
	module work.SDFFSR_E:v
		errors: 0, warnings: 0
	primitive work.UDP_SDFFSR_E_Q:v
		errors: 0, warnings: 0
file: /usr/eda/dk/ibm/cmrf7sf/digital_20111130/verilog/SDFFSR_H.v
	module work.SDFFSR_H:v
		errors: 0, warnings: 0
	primitive work.UDP_SDFFSR_H_Q:v
		errors: 0, warnings: 0
file: /usr/eda/dk/ibm/cmrf7sf/digital_20111130/verilog/SDFFSR_K.v
	module work.SDFFSR_K:v
		errors: 0, warnings: 0
	primitive work.UDP_SDFFSR_K_Q:v
		errors: 0, warnings: 0
file: /usr/eda/dk/ibm/cmrf7sf/digital_20111130/verilog/SDFFS_E.v
	module work.SDFFS_E:v
		errors: 0, warnings: 0
	primitive work.UDP_SDFFS_E_Q:v
		errors: 0, warnings: 0
file: /usr/eda/dk/ibm/cmrf7sf/digital_20111130/verilog/SDFFS_H.v
	module work.SDFFS_H:v
		errors: 0, warnings: 0
	primitive work.UDP_SDFFS_H_Q:v
		errors: 0, warnings: 0
file: /usr/eda/dk/ibm/cmrf7sf/digital_20111130/verilog/SDFFS_K.v
	module work.SDFFS_K:v
		errors: 0, warnings: 0
	primitive work.UDP_SDFFS_K_Q:v
		errors: 0, warnings: 0
file: /usr/eda/dk/ibm/cmrf7sf/digital_20111130/verilog/SDFF_E.v
	module work.SDFF_E:v
		errors: 0, warnings: 0
	primitive work.UDP_SDFF_E_Q:v
		errors: 0, warnings: 0
file: /usr/eda/dk/ibm/cmrf7sf/digital_20111130/verilog/SDFF_H.v
	module work.SDFF_H:v
		errors: 0, warnings: 0
	primitive work.UDP_SDFF_H_Q:v
		errors: 0, warnings: 0
file: /usr/eda/dk/ibm/cmrf7sf/digital_20111130/verilog/SDFF_K.v
	module work.SDFF_K:v
		errors: 0, warnings: 0
	primitive work.UDP_SDFF_K_Q:v
		errors: 0, warnings: 0
file: /usr/eda/dk/ibm/cmrf7sf/digital_20111130/verilog/SLATSR_E.v
	module work.SLATSR_E:v
		errors: 0, warnings: 0
	primitive work.UDP_SLATSR_E_Q:v
		errors: 0, warnings: 0
file: /usr/eda/dk/ibm/cmrf7sf/digital_20111130/verilog/SLATSR_H.v
	module work.SLATSR_H:v
		errors: 0, warnings: 0
	primitive work.UDP_SLATSR_H_Q:v
		errors: 0, warnings: 0
file: /usr/eda/dk/ibm/cmrf7sf/digital_20111130/verilog/SLATSR_K.v
	module work.SLATSR_K:v
		errors: 0, warnings: 0
	primitive work.UDP_SLATSR_K_Q:v
		errors: 0, warnings: 0
file: /usr/eda/dk/ibm/cmrf7sf/digital_20111130/verilog/TERM_A.v
	module work.TERM_A:v
		errors: 0, warnings: 0
file: /usr/eda/dk/ibm/cmrf7sf/digital_20111130/verilog/TERM_B.v
	module work.TERM_B:v
		errors: 0, warnings: 0
file: /usr/eda/dk/ibm/cmrf7sf/digital_20111130/verilog/TERM_C.v
	module work.TERM_C:v
		errors: 0, warnings: 0
file: /usr/eda/dk/ibm/cmrf7sf/digital_20111130/verilog/TERM_D.v
	module work.TERM_D:v
		errors: 0, warnings: 0
file: /usr/eda/dk/ibm/cmrf7sf/digital_20111130/verilog/XNOR2_A.v
	module work.XNOR2_A:v
		errors: 0, warnings: 0
file: /usr/eda/dk/ibm/cmrf7sf/digital_20111130/verilog/XNOR2_B.v
	module work.XNOR2_B:v
		errors: 0, warnings: 0
file: /usr/eda/dk/ibm/cmrf7sf/digital_20111130/verilog/XNOR2_C.v
	module work.XNOR2_C:v
		errors: 0, warnings: 0
file: /usr/eda/dk/ibm/cmrf7sf/digital_20111130/verilog/XNOR2_D.v
	module work.XNOR2_D:v
		errors: 0, warnings: 0
file: /usr/eda/dk/ibm/cmrf7sf/digital_20111130/verilog/XNOR2_E.v
	module work.XNOR2_E:v
		errors: 0, warnings: 0
file: /usr/eda/dk/ibm/cmrf7sf/digital_20111130/verilog/XNOR2_F.v
	module work.XNOR2_F:v
		errors: 0, warnings: 0
file: /usr/eda/dk/ibm/cmrf7sf/digital_20111130/verilog/XNOR2_H.v
	module work.XNOR2_H:v
		errors: 0, warnings: 0
file: /usr/eda/dk/ibm/cmrf7sf/digital_20111130/verilog/XNOR2_I.v
	module work.XNOR2_I:v
		errors: 0, warnings: 0
file: /usr/eda/dk/ibm/cmrf7sf/digital_20111130/verilog/XNOR2_J.v
	module work.XNOR2_J:v
		errors: 0, warnings: 0
file: /usr/eda/dk/ibm/cmrf7sf/digital_20111130/verilog/XNOR3_B.v
	module work.XNOR3_B:v
		errors: 0, warnings: 0
file: /usr/eda/dk/ibm/cmrf7sf/digital_20111130/verilog/XNOR3_C.v
	module work.XNOR3_C:v
		errors: 0, warnings: 0
file: /usr/eda/dk/ibm/cmrf7sf/digital_20111130/verilog/XNOR3_D.v
	module work.XNOR3_D:v
		errors: 0, warnings: 0
file: /usr/eda/dk/ibm/cmrf7sf/digital_20111130/verilog/XNOR3_E.v
	module work.XNOR3_E:v
		errors: 0, warnings: 0
file: /usr/eda/dk/ibm/cmrf7sf/digital_20111130/verilog/XNOR3_F.v
	module work.XNOR3_F:v
		errors: 0, warnings: 0
file: /usr/eda/dk/ibm/cmrf7sf/digital_20111130/verilog/XNOR3_H.v
	module work.XNOR3_H:v
		errors: 0, warnings: 0
file: /usr/eda/dk/ibm/cmrf7sf/digital_20111130/verilog/XNOR3_I.v
	module work.XNOR3_I:v
		errors: 0, warnings: 0
file: /usr/eda/dk/ibm/cmrf7sf/digital_20111130/verilog/XOR2_A.v
	module work.XOR2_A:v
		errors: 0, warnings: 0
file: /usr/eda/dk/ibm/cmrf7sf/digital_20111130/verilog/XOR2_B.v
	module work.XOR2_B:v
		errors: 0, warnings: 0
file: /usr/eda/dk/ibm/cmrf7sf/digital_20111130/verilog/XOR2_C.v
	module work.XOR2_C:v
		errors: 0, warnings: 0
file: /usr/eda/dk/ibm/cmrf7sf/digital_20111130/verilog/XOR2_D.v
	module work.XOR2_D:v
		errors: 0, warnings: 0
file: /usr/eda/dk/ibm/cmrf7sf/digital_20111130/verilog/XOR2_E.v
	module work.XOR2_E:v
		errors: 0, warnings: 0
file: /usr/eda/dk/ibm/cmrf7sf/digital_20111130/verilog/XOR2_F.v
	module work.XOR2_F:v
		errors: 0, warnings: 0
file: /usr/eda/dk/ibm/cmrf7sf/digital_20111130/verilog/XOR2_H.v
	module work.XOR2_H:v
		errors: 0, warnings: 0
file: /usr/eda/dk/ibm/cmrf7sf/digital_20111130/verilog/XOR2_I.v
	module work.XOR2_I:v
		errors: 0, warnings: 0
file: /usr/eda/dk/ibm/cmrf7sf/digital_20111130/verilog/XOR2_J.v
	module work.XOR2_J:v
		errors: 0, warnings: 0
file: /usr/eda/dk/ibm/cmrf7sf/digital_20111130/verilog/XOR3_B.v
	module work.XOR3_B:v
		errors: 0, warnings: 0
file: /usr/eda/dk/ibm/cmrf7sf/digital_20111130/verilog/XOR3_C.v
	module work.XOR3_C:v
		errors: 0, warnings: 0
file: /usr/eda/dk/ibm/cmrf7sf/digital_20111130/verilog/XOR3_D.v
	module work.XOR3_D:v
		errors: 0, warnings: 0
file: /usr/eda/dk/ibm/cmrf7sf/digital_20111130/verilog/XOR3_E.v
	module work.XOR3_E:v
		errors: 0, warnings: 0
file: /usr/eda/dk/ibm/cmrf7sf/digital_20111130/verilog/XOR3_F.v
	module work.XOR3_F:v
		errors: 0, warnings: 0
file: /usr/eda/dk/ibm/cmrf7sf/digital_20111130/verilog/XOR3_H.v
	module work.XOR3_H:v
		errors: 0, warnings: 0
file: /usr/eda/dk/ibm/cmrf7sf/digital_20111130/verilog/XOR3_I.v
	module work.XOR3_I:v
		errors: 0, warnings: 0
file: ../../synthesis/layout/ULA_com_registrador.v
	module work.ULA_com_registrador:v
		errors: 0, warnings: 0
	Total errors/warnings found outside modules and primitives:
		errors: 0, warnings: 7
INCLUDE	$CDS_ROOT/share/cdssetup/cds.lib
|
ncvhdl: *W,DLCVAR (/home/100000000819930/cds.lib,5): cds.lib Invalid environment variable ''.
DEFINE sbaLib 			$CDS_ROOT/tools/dfII/etc/cdslib/artist/sbaLib 
|
ncvhdl: *W,DLCVAR (/home/100000000819930/cds.lib,7): cds.lib Invalid environment variable ''.
DEFINE sample 			$CDS_ROOT/tools/dfII/samples/cdslib/sample 
|
ncvhdl: *W,DLCVAR (/home/100000000819930/cds.lib,8): cds.lib Invalid environment variable ''.
DEFINE connectLib		$IUSHOME/tools/affirma_ams/etc/connect_lib/connectLib
|
ncvhdl: *W,DLCVAR (/home/100000000819930/cds.lib,9): cds.lib Invalid environment variable ''.
DEFINE cmrf7sf 			$IBMPDK/cmrf7sf/relAM/cdslib/cmrf7sf
|
ncvhdl: *W,DLCVAR (/home/100000000819930/cds.lib,14): cds.lib Invalid environment variable ''.
DEFINE esd7rf 			$IBMPDK/cmrf7sf/relAM/cdslib/esd7rf
|
ncvhdl: *W,DLCVAR (/home/100000000819930/cds.lib,15): cds.lib Invalid environment variable ''.
DEFINE std_cells		$IBMPDK/cmrf7sf/std_cells
|
ncvhdl: *W,DLCVAR (/home/100000000819930/cds.lib,16): cds.lib Invalid environment variable ''.
INCLUDE	$CDS_ROOT/share/cdssetup/cds.lib
|
ncvhdl_p: *W,DLCVAR (/home/100000000819930/cds.lib,5): cds.lib Invalid environment variable ''.
DEFINE sbaLib 			$CDS_ROOT/tools/dfII/etc/cdslib/artist/sbaLib 
|
ncvhdl_p: *W,DLCVAR (/home/100000000819930/cds.lib,7): cds.lib Invalid environment variable ''.
DEFINE sample 			$CDS_ROOT/tools/dfII/samples/cdslib/sample 
|
ncvhdl_p: *W,DLCVAR (/home/100000000819930/cds.lib,8): cds.lib Invalid environment variable ''.
DEFINE connectLib		$IUSHOME/tools/affirma_ams/etc/connect_lib/connectLib
|
ncvhdl_p: *W,DLCVAR (/home/100000000819930/cds.lib,9): cds.lib Invalid environment variable ''.
DEFINE cmrf7sf 			$IBMPDK/cmrf7sf/relAM/cdslib/cmrf7sf
|
ncvhdl_p: *W,DLCVAR (/home/100000000819930/cds.lib,14): cds.lib Invalid environment variable ''.
DEFINE esd7rf 			$IBMPDK/cmrf7sf/relAM/cdslib/esd7rf
|
ncvhdl_p: *W,DLCVAR (/home/100000000819930/cds.lib,15): cds.lib Invalid environment variable ''.
DEFINE std_cells		$IBMPDK/cmrf7sf/std_cells
|
ncvhdl_p: *W,DLCVAR (/home/100000000819930/cds.lib,16): cds.lib Invalid environment variable ''.
../tb/tb_ULA_com_registrador.vhd:
	errors: 0, warnings: 0
INCLUDE	$CDS_ROOT/share/cdssetup/cds.lib
|
ncvhdl_cg: *W,DLCVAR (/home/100000000819930/cds.lib,5): cds.lib Invalid environment variable ''.
DEFINE sbaLib 			$CDS_ROOT/tools/dfII/etc/cdslib/artist/sbaLib 
|
ncvhdl_cg: *W,DLCVAR (/home/100000000819930/cds.lib,7): cds.lib Invalid environment variable ''.
DEFINE sample 			$CDS_ROOT/tools/dfII/samples/cdslib/sample 
|
ncvhdl_cg: *W,DLCVAR (/home/100000000819930/cds.lib,8): cds.lib Invalid environment variable ''.
DEFINE connectLib		$IUSHOME/tools/affirma_ams/etc/connect_lib/connectLib
|
ncvhdl_cg: *W,DLCVAR (/home/100000000819930/cds.lib,9): cds.lib Invalid environment variable ''.
DEFINE cmrf7sf 			$IBMPDK/cmrf7sf/relAM/cdslib/cmrf7sf
|
ncvhdl_cg: *W,DLCVAR (/home/100000000819930/cds.lib,14): cds.lib Invalid environment variable ''.
DEFINE esd7rf 			$IBMPDK/cmrf7sf/relAM/cdslib/esd7rf
|
ncvhdl_cg: *W,DLCVAR (/home/100000000819930/cds.lib,15): cds.lib Invalid environment variable ''.
DEFINE std_cells		$IBMPDK/cmrf7sf/std_cells
|
ncvhdl_cg: *W,DLCVAR (/home/100000000819930/cds.lib,16): cds.lib Invalid environment variable ''.
WORK.TB_ULA_COM_REGISTRADOR (entity):
	streams: 1, words: 63
WORK.TB_ULA_COM_REGISTRADOR:ARQ_TB_ULA_COM_REGISTRADOR (architecture):
	streams: 1, words: 1812
INCLUDE	$CDS_ROOT/share/cdssetup/cds.lib
|
irun: *W,DLCVAR (/home/100000000819930/cds.lib,5): cds.lib Invalid environment variable ''.
DEFINE sbaLib 			$CDS_ROOT/tools/dfII/etc/cdslib/artist/sbaLib 
|
irun: *W,DLCVAR (/home/100000000819930/cds.lib,7): cds.lib Invalid environment variable ''.
DEFINE sample 			$CDS_ROOT/tools/dfII/samples/cdslib/sample 
|
irun: *W,DLCVAR (/home/100000000819930/cds.lib,8): cds.lib Invalid environment variable ''.
DEFINE connectLib		$IUSHOME/tools/affirma_ams/etc/connect_lib/connectLib
|
irun: *W,DLCVAR (/home/100000000819930/cds.lib,9): cds.lib Invalid environment variable ''.
DEFINE cmrf7sf 			$IBMPDK/cmrf7sf/relAM/cdslib/cmrf7sf
|
irun: *W,DLCVAR (/home/100000000819930/cds.lib,14): cds.lib Invalid environment variable ''.
DEFINE esd7rf 			$IBMPDK/cmrf7sf/relAM/cdslib/esd7rf
|
irun: *W,DLCVAR (/home/100000000819930/cds.lib,15): cds.lib Invalid environment variable ''.
DEFINE std_cells		$IBMPDK/cmrf7sf/std_cells
|
irun: *W,DLCVAR (/home/100000000819930/cds.lib,16): cds.lib Invalid environment variable ''.
INCLUDE	$CDS_ROOT/share/cdssetup/cds.lib
|
irun: *W,DLCVAR (/home/100000000819930/cds.lib,5): cds.lib Invalid environment variable ''.
DEFINE sbaLib 			$CDS_ROOT/tools/dfII/etc/cdslib/artist/sbaLib 
|
irun: *W,DLCVAR (/home/100000000819930/cds.lib,7): cds.lib Invalid environment variable ''.
DEFINE sample 			$CDS_ROOT/tools/dfII/samples/cdslib/sample 
|
irun: *W,DLCVAR (/home/100000000819930/cds.lib,8): cds.lib Invalid environment variable ''.
DEFINE connectLib		$IUSHOME/tools/affirma_ams/etc/connect_lib/connectLib
|
irun: *W,DLCVAR (/home/100000000819930/cds.lib,9): cds.lib Invalid environment variable ''.
DEFINE cmrf7sf 			$IBMPDK/cmrf7sf/relAM/cdslib/cmrf7sf
|
irun: *W,DLCVAR (/home/100000000819930/cds.lib,14): cds.lib Invalid environment variable ''.
DEFINE esd7rf 			$IBMPDK/cmrf7sf/relAM/cdslib/esd7rf
|
irun: *W,DLCVAR (/home/100000000819930/cds.lib,15): cds.lib Invalid environment variable ''.
DEFINE std_cells		$IBMPDK/cmrf7sf/std_cells
|
irun: *W,DLCVAR (/home/100000000819930/cds.lib,16): cds.lib Invalid environment variable ''.
INCLUDE	$CDS_ROOT/share/cdssetup/cds.lib
|
ncelab: *W,DLCVAR (/home/100000000819930/cds.lib,5): cds.lib Invalid environment variable ''.
DEFINE sbaLib 			$CDS_ROOT/tools/dfII/etc/cdslib/artist/sbaLib 
|
ncelab: *W,DLCVAR (/home/100000000819930/cds.lib,7): cds.lib Invalid environment variable ''.
DEFINE sample 			$CDS_ROOT/tools/dfII/samples/cdslib/sample 
|
ncelab: *W,DLCVAR (/home/100000000819930/cds.lib,8): cds.lib Invalid environment variable ''.
DEFINE connectLib		$IUSHOME/tools/affirma_ams/etc/connect_lib/connectLib
|
ncelab: *W,DLCVAR (/home/100000000819930/cds.lib,9): cds.lib Invalid environment variable ''.
DEFINE cmrf7sf 			$IBMPDK/cmrf7sf/relAM/cdslib/cmrf7sf
|
ncelab: *W,DLCVAR (/home/100000000819930/cds.lib,14): cds.lib Invalid environment variable ''.
DEFINE esd7rf 			$IBMPDK/cmrf7sf/relAM/cdslib/esd7rf
|
ncelab: *W,DLCVAR (/home/100000000819930/cds.lib,15): cds.lib Invalid environment variable ''.
DEFINE std_cells		$IBMPDK/cmrf7sf/std_cells
|
ncelab: *W,DLCVAR (/home/100000000819930/cds.lib,16): cds.lib Invalid environment variable ''.
ncelab: *W,ARCMRA: Elaborating the WORK.TB_ULA_COM_REGISTRADOR:ARQ_TB_ULA_COM_REGISTRADOR, MRA (most recently analyzed) architecture.
	Elaborating the design hierarchy:
	Top level design units:
		:tb_ula_com_registrador(arq_tb_ula_com_registrador):
	Building instance overlay tables: .................... Done
	Generating native compiled code:
INCLUDE	$CDS_ROOT/share/cdssetup/cds.lib
|
ncvhdl_cg: *W,DLCVAR (/home/100000000819930/cds.lib,5): cds.lib Invalid environment variable ''.
DEFINE sbaLib 			$CDS_ROOT/tools/dfII/etc/cdslib/artist/sbaLib 
|
ncvhdl_cg: *W,DLCVAR (/home/100000000819930/cds.lib,7): cds.lib Invalid environment variable ''.
DEFINE sample 			$CDS_ROOT/tools/dfII/samples/cdslib/sample 
|
ncvhdl_cg: *W,DLCVAR (/home/100000000819930/cds.lib,8): cds.lib Invalid environment variable ''.
DEFINE connectLib		$IUSHOME/tools/affirma_ams/etc/connect_lib/connectLib
|
ncvhdl_cg: *W,DLCVAR (/home/100000000819930/cds.lib,9): cds.lib Invalid environment variable ''.
DEFINE cmrf7sf 			$IBMPDK/cmrf7sf/relAM/cdslib/cmrf7sf
|
ncvhdl_cg: *W,DLCVAR (/home/100000000819930/cds.lib,14): cds.lib Invalid environment variable ''.
DEFINE esd7rf 			$IBMPDK/cmrf7sf/relAM/cdslib/esd7rf
|
ncvhdl_cg: *W,DLCVAR (/home/100000000819930/cds.lib,15): cds.lib Invalid environment variable ''.
DEFINE std_cells		$IBMPDK/cmrf7sf/std_cells
|
ncvhdl_cg: *W,DLCVAR (/home/100000000819930/cds.lib,16): cds.lib Invalid environment variable ''.
INCLUDE	$CDS_ROOT/share/cdssetup/cds.lib
|
ncvlog_cg: *W,DLCVAR (/home/100000000819930/cds.lib,5): cds.lib Invalid environment variable ''.
DEFINE sbaLib 			$CDS_ROOT/tools/dfII/etc/cdslib/artist/sbaLib 
|
ncvlog_cg: *W,DLCVAR (/home/100000000819930/cds.lib,7): cds.lib Invalid environment variable ''.
DEFINE sample 			$CDS_ROOT/tools/dfII/samples/cdslib/sample 
|
ncvlog_cg: *W,DLCVAR (/home/100000000819930/cds.lib,8): cds.lib Invalid environment variable ''.
DEFINE connectLib		$IUSHOME/tools/affirma_ams/etc/connect_lib/connectLib
|
ncvlog_cg: *W,DLCVAR (/home/100000000819930/cds.lib,9): cds.lib Invalid environment variable ''.
DEFINE cmrf7sf 			$IBMPDK/cmrf7sf/relAM/cdslib/cmrf7sf
|
ncvlog_cg: *W,DLCVAR (/home/100000000819930/cds.lib,14): cds.lib Invalid environment variable ''.
DEFINE esd7rf 			$IBMPDK/cmrf7sf/relAM/cdslib/esd7rf
|
ncvlog_cg: *W,DLCVAR (/home/100000000819930/cds.lib,15): cds.lib Invalid environment variable ''.
DEFINE std_cells		$IBMPDK/cmrf7sf/std_cells
|
ncvlog_cg: *W,DLCVAR (/home/100000000819930/cds.lib,16): cds.lib Invalid environment variable ''.
		work.DFFR_E:v <0x49ca52fc>
			streams:   0, words:     0
		work.DFFR_H:v <0x76fc5096>
			streams:   0, words:     0
	Building instance specific data structures.
	x	(x1)	0	?		: 0 	: 0 ;	//pessimism reduction
	|
ncelab: *W,UDPRDT (/usr/eda/dk/ibm/cmrf7sf/digital_20111130/verilog/DFFR_H.v,64|1): UDP table entry is redundant.
	x	(0x)	0	?		: 0 	: 0 ;	//pessimism reduction
	|
ncelab: *W,UDPRDT (/usr/eda/dk/ibm/cmrf7sf/digital_20111130/verilog/DFFR_H.v,65|1): UDP table entry is redundant.
	x	(x1)	0	?		: 0 	: 0 ;	//pessimism reduction
	|
ncelab: *W,UDPRDT (/usr/eda/dk/ibm/cmrf7sf/digital_20111130/verilog/DFFR_E.v,64|1): UDP table entry is redundant.
	x	(0x)	0	?		: 0 	: 0 ;	//pessimism reduction
	|
ncelab: *W,UDPRDT (/usr/eda/dk/ibm/cmrf7sf/digital_20111130/verilog/DFFR_E.v,65|1): UDP table entry is redundant.
	Loading native compiled code:     .................... Done
	Design hierarchy summary:
		                 Instances  Unique
	VHDL Design hierarchy:
		Components:              2       1
		Default bindings:        2       -
		Processes:               2       2
		Signals:                 5       5
	Verilog Design hierarchy:
		Modules:               329      27
		UDPs:                   62       4
		Primitives:            482       7
		Timing outputs:        360      24
		Registers:              32       4
		Scalar wires:          392       -
		Timing checks:         288      34
		Simulation timescale:  1ps
	Writing initial simulation snapshot: WORK.TB_ULA_COM_REGISTRADOR:ARQ_TB_ULA_COM_REGISTRADOR
INCLUDE	$CDS_ROOT/share/cdssetup/cds.lib
|
ncsim: *W,DLCVAR (/home/100000000819930/cds.lib,5): cds.lib Invalid environment variable ''.
DEFINE sbaLib 			$CDS_ROOT/tools/dfII/etc/cdslib/artist/sbaLib 
|
ncsim: *W,DLCVAR (/home/100000000819930/cds.lib,7): cds.lib Invalid environment variable ''.
DEFINE sample 			$CDS_ROOT/tools/dfII/samples/cdslib/sample 
|
ncsim: *W,DLCVAR (/home/100000000819930/cds.lib,8): cds.lib Invalid environment variable ''.
DEFINE connectLib		$IUSHOME/tools/affirma_ams/etc/connect_lib/connectLib
|
ncsim: *W,DLCVAR (/home/100000000819930/cds.lib,9): cds.lib Invalid environment variable ''.
DEFINE cmrf7sf 			$IBMPDK/cmrf7sf/relAM/cdslib/cmrf7sf
|
ncsim: *W,DLCVAR (/home/100000000819930/cds.lib,14): cds.lib Invalid environment variable ''.
DEFINE esd7rf 			$IBMPDK/cmrf7sf/relAM/cdslib/esd7rf
|
ncsim: *W,DLCVAR (/home/100000000819930/cds.lib,15): cds.lib Invalid environment variable ''.
DEFINE std_cells		$IBMPDK/cmrf7sf/std_cells
|
ncsim: *W,DLCVAR (/home/100000000819930/cds.lib,16): cds.lib Invalid environment variable ''.

-------------------------------------
Relinquished control to SimVision...
ncsim> 
ncsim> source /usr/eda/cadence/incisive1520_036/tools/inca/files/ncsimrc
ncsim> database -open waves -into waves.shm -default
Created default SHM database waves
ncsim> probe -create -shm :U1.A :U1.S :U1.S_ULA :U1.ULA1_n_3846 :U1.ULA1_n_3847 :U1.ULA1_n_3851 :U1.ULA1_n_3852 :U1.ULA1_n_3853 :U1.ULA1_n_3856 :U1.ULA1_n_3859 :U1.ULA1_n_3860 :U1.ULA1_n_3861 :U1.ULA1_n_3865 :U1.ULA1_n_3868 :U1.ULA1_n_3869 :U1.ULA1_n_3870 :U1.ULA1_n_3873 :U1.ULA1_n_3877 :U1.ULA1_n_3878 :U1.ULA1_n_3879 :U1.ULA1_n_3880 :U1.ULA1_n_3885 :U1.ULA1_n_3886 :U1.ULA1_n_3887 :U1.ULA1_n_3888 :U1.ULA1_n_3893 :U1.ULA1_n_3894 :U1.ULA1_n_3895 :U1.ULA1_n_3896 :U1.ULA1_n_3900 :U1.ULA1_n_3901 :U1.ULA1_n_3902 :U1.ULA1_n_3903 :U1.ULA1_n_3904 :U1.ULA1_n_3909 :U1.ULA1_n_3910 :U1.ULA1_n_3911 :U1.ULA1_n_3912 :U1.ULA1_n_3917 :U1.ULA1_n_3918 :U1.ULA1_n_3919 :U1.ULA1_n_3920 :U1.ULA1_n_3925 :U1.ULA1_n_3926 :U1.ULA1_n_3927 :U1.ULA1_n_3928 :U1.ULA1_n_3933 :U1.ULA1_n_3934 :U1.ULA1_n_3935 :U1.ULA1_n_3936 :U1.ULA1_n_3940 :U1.ULA1_n_3941 :U1.ULA1_n_3942 :U1.ULA1_n_3943 :U1.ULA1_n_3944 :U1.ULA1_n_3949 :U1.ULA1_n_3950 :U1.ULA1_n_3951 :U1.ULA1_n_3952 :U1.ULA1_n_3956 :U1.ULA1_n_3957 :U1.ULA1_n_3959 :U1.ULA1_n_3963 :U1.ULA1_n_3964 :U1.ULA1_n_3968 :U1.ULA1_n_3969 :U1.ULA1_n_3970 :U1.ULA1_n_3971 :U1.ULA1_n_3976 :U1.ULA1_n_3977 :U1.ULA1_n_3978 :U1.ULA1_n_3979 :U1.ULA1_n_3983 :U1.ULA1_n_3984 :U1.ULA1_n_3985 :U1.ULA1_n_3986 :U1.ULA1_n_3987 :U1.ULA1_n_3992 :U1.ULA1_n_3993 :U1.ULA1_n_3994 :U1.ULA1_n_3995 :U1.ULA1_n_4000 :U1.ULA1_n_4001 :U1.ULA1_n_4002 :U1.ULA1_n_4003 :U1.ULA1_n_4007 :U1.ULA1_n_4008 :U1.ULA1_n_4009 :U1.ULA1_n_4010 :U1.ULA1_n_4011 :U1.ULA1_n_4016 :U1.ULA1_n_4017 :U1.ULA1_n_4018 :U1.ULA1_n_4019 :U1.ULA1_n_4024 :U1.ULA1_n_4025 :U1.ULA1_n_4026 :U1.ULA1_n_4027 :U1.ULA1_n_4032 :U1.ULA1_n_4033 :U1.ULA1_n_4034 :U1.ULA1_n_4035 :U1.ULA1_n_4037 :U1.ULA1_n_4041 :U1.ULA1_n_4042 :U1.ULA1_n_4043 :U1.ULA1_n_4044 :U1.ULA1_n_4049 :U1.ULA1_n_4050 :U1.ULA1_n_4051 :U1.ULA1_n_4052 :U1.ULA1_n_4057 :U1.ULA1_n_4058 :U1.ULA1_n_4059 :U1.ULA1_n_4060 :U1.ULA1_n_4065 :U1.ULA1_n_4066 :U1.ULA1_n_4067 :U1.ULA1_n_4068 :U1.ULA1_n_4073 :U1.ULA1_n_4074 :U1.ULA1_n_4075 :U1.ULA1_n_4076 :U1.ULA1_n_4081 :U1.ULA1_n_4082 :U1.ULA1_n_4083 :U1.ULA1_n_4084 :U1.ULA1_n_4087 :U1.ULA1_n_4088 :U1.ULA1_n_4089 :U1.ULA1_n_4090 :U1.ULA1_n_4095 :U1.ULA1_n_4096 :U1.ULA1_n_4097 :U1.ULA1_n_4100 :U1.ULA1_n_4102 :U1.ULA1_n_4104 :U1.ULA1_n_4106 :U1.ULA1_n_4108 :U1.ULA1_n_4110 :U1.ULA1_n_4112 :U1.ULA1_n_4114 :U1.ULA1_n_4116 :U1.ULA1_n_4118 :U1.ULA1_n_4120 :U1.ULA1_n_4122 :U1.ULA1_n_4124 :U1.ULA1_n_4126 :U1.ULA1_n_4127 :U1.ULA1_n_4129 :U1.ULA1_n_4131 :U1.ULA1_n_4133 :U1.ULA1_n_4135 :U1.ULA1_n_4137 :U1.ULA1_n_4139 :U1.ULA1_n_4141 :U1.ULA1_n_4143 :U1.ULA1_n_4145 :U1.ULA1_n_4147 :U1.ULA1_n_4148 :U1.ULA1_n_4150 :U1.ULA1_n_4151 :U1.ULA1_n_4153 :U1.ULA1_n_4154 :U1.ULA1_n_4155 :U1.ULA1_n_4157 :U1.ULA1_n_4159 :U1.ULA1_n_4160 :U1.ULA1_n_4161 :U1.ULA1_n_4162 :U1.ULA1_n_4163 :U1.ULA1_n_4165 :U1.ULA1_n_4167 :U1.ULA1_n_4169 :U1.ULA1_n_4171 :U1.ULA1_n_4173 :U1.ULA1_n_4175 :U1.ULA1_n_4177 :U1.ULA1_n_4179 :U1.ULA1_n_4181 :U1.ULA1_n_4183 :U1.ULA1_n_4184 :U1.ULA1_n_4185 :U1.ULA1_n_4186 :U1.ULA1_n_4188 :U1.ULA1_n_4189 :U1.ULA1_n_4191 :U1.ULA1_n_4192 :U1.ULA1_n_4194 :U1.ULA1_n_4195 :U1.ULA1_n_4196 :U1.ULA1_n_4197 :U1.ULA1_n_4198 :U1.ULA1_n_4200 :U1.ULA1_n_4201 :U1.ULA1_n_4203 :U1.ULA1_n_4204 :U1.ULA1_n_4205 :U1.ULA1_n_4206 :U1.ULA1_n_4208 :U1.ULA1_n_4209 :U1.ULA1_n_4211 :U1.ULA1_n_4213 :U1.ULA1_n_4215 :U1.ULA1_n_4216 :U1.ULA1_n_4218 :U1.ULA1_n_4220 :U1.ULA1_n_4222 :U1.ULA1_n_4223 :U1.ULA1_n_4225 :U1.ULA1_n_4227 :U1.ULA1_n_4229 :U1.ULA1_n_4231 :U1.ULA1_n_4236 :U1.ULA1_n_4237 :U1.ULA1_n_4252 :U1.ULA1_n_4267 :U1.ULA1_n_4268 :U1.ULA1_n_4269 :U1.ULA1_n_4270 :U1.ULA1_n_4271 :U1.ULA1_n_4272 :U1.ULA1_n_4273 :U1.ULA1_n_4274 :U1.ULA1_n_4275 :U1.ULA1_n_4276 :U1.ULA1_n_4277 :U1.ULA1_n_4278 :U1.ULA1_n_4279 :U1.ULA1_n_4280 :U1.ULA1_n_4281 :U1.ULA1_n_4282 :U1.ULA1_n_4283 :U1.ULA1_n_4284 :U1.ULA1_n_4285 :U1.ULA1_n_4286 :U1.ULA1_n_4287 :U1.ULA1_n_4288 :U1.ULA1_n_4289 :U1.ULA1_n_4290 :U1.ULA1_n_4291 :U1.ULA1_n_4293 :U1.ULA1_n_4294 :U1.ULA1_n_4295 :U1.ULA1_n_4296 :U1.ULA1_n_4297 :U1.ULA1_n_4298 :U1.ULA1_n_4299 :U1.ULA1_n_4300 :U1.ULA1_n_4301 :U1.ULA1_n_4302 :U1.ULA1_n_4304 :U1.ULA1_n_4305 :U1.ULA1_n_4306 :U1.ULA1_n_4307 :U1.ULA1_n_4308 :U1.ULA1_n_4309 :U1.ULA1_n_4310 :U1.ULA1_n_4311 :U1.ULA1_n_4321 :U1.ULA1_n_4323 :U1.ULA1_n_4336 :U1.ULA1_n_4338 :U1.ULA1_n_4340 :U1.ULA1_n_4342 :U1.ULA1_n_4345 :U1.ULA1_n_4347 :U1.ULA1_n_4349 :U1.ULA1_n_4353 :U1.ULA1_n_4356 :U1.ULA1_n_4359 :U1.ULA1_n_4361 :U1.ULA1_n_4363 :U1.ULA1_n_4365 :U1.ULA1_n_4384 :U1.ULA1_n_4387 :U1.ULA1_n_4390 :U1.ULA1_n_4392 :U1.ULA1_n_4394 :U1.ULA1_n_4396 :U1.ULA1_n_4398 :U1.ULA1_n_4400 :U1.ULA1_n_4402 :U1.ULA1_n_4404 :U1.ULA1_n_4406 :U1.ULA1_n_4408 :U1.ULA1_n_4411 :U1.ULA1_n_4413 :U1.ULA1_n_4415 :U1.ULA1_n_4417 :U1.ULA1_n_4419 :U1.UNCONNECTED :U1.UNCONNECTED0 :U1.UNCONNECTED1 :U1.UNCONNECTED2 :U1.clk :U1.n_0 :U1.n_9 :U1.n_31 :U1.n_32 :U1.rst :U1.sel
Created probe 1
ncsim> run 1500ns
Ran until 1500 NS + 0
ncsim> ^C
ncsim> ^C
ncsim> TOOL:	irun(64)	15.20-s036: Exiting on Mar 04, 2022 at 04:51:32 EST  (total: 00:16:34)
