$date
	Sun Oct 23 08:11:06 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#897209
b1101 !
1"
#897210
b1101 &
b1101 %
1$
#897211
0"
#897214
b101000 &
b101000 %
#897218
b10100 &
b10100 %
#897222
b1010 &
b1010 %
#897226
b101 &
b101 %
#897230
b10000 &
b10000 %
#897234
b1000 &
b1000 %
#897238
b100 &
b100 %
#897242
b10 &
b10 %
#897246
b1 &
1#
b1 %
#897250
b0 &
b0 %
0#
0$
#1984916
b1000 !
1"
#1984918
b1000 &
b1000 %
1$
#1984919
0"
#1984922
b100 &
b100 %
#1984926
b10 &
b10 %
#1984930
b1 &
b1 %
1#
#1984934
b0 &
0#
b0 %
0$
#2919025
b11100 !
1"
#2919026
b11100 &
b11100 %
1$
#2919027
0"
#2919030
b1110 &
b1110 %
#2919034
b111 &
b111 %
#2919038
b10110 &
b10110 %
#2919042
b1011 &
b1011 %
#2919046
b100010 &
b100010 %
#2919050
b10001 &
b10001 %
#2919054
b110100 &
b110100 %
#2919058
b11010 &
b11010 %
#2919062
b1101 &
b1101 %
#2919066
b101000 &
b101000 %
#2919070
b10100 &
b10100 %
#2919074
b1010 &
b1010 %
#2919078
b101 &
b101 %
#2919082
b10000 &
b10000 %
#2919086
b1000 &
b1000 %
#2919090
b100 &
b100 %
#2919094
b10 &
b10 %
#2919098
b1 &
b1 %
1#
#2919102
b0 &
0#
b0 %
0$
#4500012
