#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Tue Dec 24 23:56:46 2024
# Process ID: 19396
# Current directory: D:/github_project/zyqn/zyqn/bmp_hdmi_test1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent13404 D:\github_project\zyqn\zyqn\bmp_hdmi_test1\bmp_hdmi_test1.xpr
# Log file: D:/github_project/zyqn/zyqn/bmp_hdmi_test1/vivado.log
# Journal file: D:/github_project/zyqn/zyqn/bmp_hdmi_test1\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/github_project/zyqn/zyqn/bmp_hdmi_test1/bmp_hdmi_test1.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/FPGA/HDMI/sd_bmp_hdmi27/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2020.2/data/ip'.
open_project: Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1135.629 ; gain = 0.000
update_compile_order -fileset sources_1
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 10
[Tue Dec 24 23:57:23 2024] Launched impl_1...
Run output will be captured here: D:/github_project/zyqn/zyqn/bmp_hdmi_test1/bmp_hdmi_test1.runs/impl_1/runme.log
open_run impl_1
INFO: [Device 21-403] Loading part xc7z010clg400-1
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.391 . Memory (MB): peak = 1463.398 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 580 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.2
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'system_i/clk_wiz_0/clk_in1' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2207.715 ; gain = 5.117
Restored from archive | CPU: 1.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2207.715 ; gain = 5.117
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 2207.715 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 130 instances were transformed.
  CFGLUT5 => CFGLUT5 (SRL16E, SRLC32E): 116 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 10 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 1 instance 
  SRLC32E => SRL16E: 3 instances

open_run: Time (s): cpu = 00:00:26 ; elapsed = 00:00:24 . Memory (MB): peak = 2346.430 ; gain = 1210.801
open_report: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2452.766 ; gain = 106.336
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
write_hw_platform -fixed -include_bit -force -file D:/github_project/zyqn/zyqn/bmp_hdmi_test1/vitis/system_wrapper.xsa
INFO: [Vivado 12-4895] Creating Hardware Platform: D:/github_project/zyqn/zyqn/bmp_hdmi_test1/vitis/system_wrapper.xsa ...
INFO: [Hsi 55-2053] elapsed time for repository (D:/Xilinx/Vivado/2020.2/data\embeddedsw) loading 1 seconds
INFO: [Vivado 12-12467] The Hardware Platform can be used for Hardware
INFO: [Vivado 12-4896] Successfully created Hardware Platform: D:/github_project/zyqn/zyqn/bmp_hdmi_test1/vitis/system_wrapper.xsa
write_hw_platform: Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 2707.379 ; gain = 165.914
INFO: [Vivado 12-8231] Launching Vitis
INFO: [Vivado 12-417] Running vitis
INFO: [Vivado 12-8232] Vitis launch initiated. Please check console for any further messages.
save_project_as bmp_hdmi_test2 D:/github_project/zyqn/zyqn/bmp_hdmi_test2 -force
INFO: [IP_Flow 19-5107] Inferred bus interface 'm_axis' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 's_axis' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'rst_n' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'rst_n': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_BUSIF' with value 'm_axis'.
WARNING: [IP_Flow 19-3157] Bus Interface 'rst_n': Bus parameter POLARITY is ACTIVE_LOW but port 'rst_n' is not *resetn - please double check the POLARITY setting.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/FPGA/HDMI/sd_bmp_hdmi27/ip_repo'.
ERROR: [Vivado 12-106] *** Exception: java.lang.NullPointerException (See D:/github_project/zyqn/zyqn/bmp_hdmi_test1/vivado_pid19396.debug)
save_project_as: Time (s): cpu = 00:00:03 ; elapsed = 00:00:18 . Memory (MB): peak = 2707.379 ; gain = 0.000
ERROR: [Common 17-39] 'save_project_as' failed due to earlier errors.
reset_run impl_1 -prev_step 
ERROR: [Project 1-202] Error writing the XML file 'D:/github_project/zyqn/zyqn/bmp_hdmi_test2/bmp_hdmi_test2.xpr'
exit
INFO: [Common 17-206] Exiting Vivado at Wed Dec 25 00:06:29 2024...
