Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -lib secureip -o C:/Users/joshua/Documents/GitHub/finalProject/top_module/compare4bit_sim_isim_beh.exe -prj C:/Users/joshua/Documents/GitHub/finalProject/top_module/compare4bit_sim_beh.prj work.compare4bit_sim work.glbl 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Analyzing Verilog file "C:/Users/joshua/Documents/GitHub/finalProject/top_module/compare1bit.v" into library work
Analyzing Verilog file "C:/Users/joshua/Documents/GitHub/finalProject/top_module/compare4bit.v" into library work
Analyzing Verilog file "C:/Users/joshua/Documents/GitHub/finalProject/top_module/compare4bit_sim.v" into library work
WARNING:HDLCompiler:1383 - "C:/Users/joshua/Documents/GitHub/finalProject/top_module/compare4bit_sim.v" Line 53: Empty loop variable assignment statement violates IEEE 1800 syntax
WARNING:HDLCompiler:1383 - "C:/Users/joshua/Documents/GitHub/finalProject/top_module/compare4bit_sim.v" Line 54: Empty loop variable assignment statement violates IEEE 1800 syntax
Analyzing Verilog file "C:/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Compiling module XOR2
Compiling module INV
Compiling module compare1bit
Compiling module AND4
Compiling module compare4bit
Compiling module compare4bit_sim
Compiling module glbl
Time Resolution for simulation is 1ps.
Compiled 7 Verilog Units
Built simulation executable C:/Users/joshua/Documents/GitHub/finalProject/top_module/compare4bit_sim_isim_beh.exe
Fuse Memory Usage: 30660 KB
Fuse CPU Usage: 1952 ms
