<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="https://github.com/alainmarcel/uhdm-integration" target="_blank">yosys-uhdm</a></h3>
<pre class="test-passed">
description: Test imported from ivtest
rc: 0 (means success: 1)
tags: ivtest
incdirs: /tmpfs/src/github/sv-tests/third_party/tests/ivtest /tmpfs/src/github/sv-tests/third_party/tests/ivtest/ivltests
top_module: 
type: parsing
mode: parsing
files: <a href="../../../../third_party/tests/ivtest/ivltests/module3.12B.v.html" target="file-frame">third_party/tests/ivtest/ivltests/module3.12B.v</a>
defines: 
time_elapsed: 0.920s
ram usage: 35832 KB
</pre>
<pre class="log">

sh /tmpfs/tmp/tmpyj1s0h91/scr.sh
+ surelog-uhdm -nopython -nobuiltin -parse -sverilog -I/tmpfs/src/github/sv-tests/third_party/tests/ivtest -I/tmpfs/src/github/sv-tests/third_party/tests/ivtest/ivltests <a href="../../../../third_party/tests/ivtest/ivltests/module3.12B.v.html" target="file-frame">third_party/tests/ivtest/ivltests/module3.12B.v</a>
[INF:CM0023] Creating log file ./slpp_all/surelog.log.

[WRN:PA0205] <a href="../../../../third_party/tests/ivtest/ivltests/module3.12B.v.html#l-22" target="file-frame">third_party/tests/ivtest/ivltests/module3.12B.v:22</a>: No timescale set for &#34;foo&#34;.

[WRN:PA0205] <a href="../../../../third_party/tests/ivtest/ivltests/module3.12B.v.html#l-27" target="file-frame">third_party/tests/ivtest/ivltests/module3.12B.v:27</a>: No timescale set for &#34;main&#34;.

[INF:CP0300] Compilation...

[INF:CP0303] <a href="../../../../third_party/tests/ivtest/ivltests/module3.12B.v.html#l-22" target="file-frame">third_party/tests/ivtest/ivltests/module3.12B.v:22</a>: Compile module &#34;work@foo&#34;.

[INF:CP0303] <a href="../../../../third_party/tests/ivtest/ivltests/module3.12B.v.html#l-27" target="file-frame">third_party/tests/ivtest/ivltests/module3.12B.v:27</a>: Compile module &#34;work@main&#34;.

[INF:EL0526] Design Elaboration...

[NTE:EL0503] <a href="../../../../third_party/tests/ivtest/ivltests/module3.12B.v.html#l-27" target="file-frame">third_party/tests/ivtest/ivltests/module3.12B.v:27</a>: Top level module &#34;work@main&#34;.

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 2.

[NTE:EL0510] Nb instances: 3.

[NTE:EL0511] Nb leaf instances: 2.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 2
[   NOTE] : 5
+ cat /tmpfs/tmp/tmpyj1s0h91/yosys-script
read_uhdm slpp_all/surelog.uhdm
hierarchy -check -top \work_foo
proc
check
memory_dff
memory_collect
stat
check
write_json
write_verilog
+ yosys-uhdm -s /tmpfs/tmp/tmpyj1s0h91/yosys-script

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Wolf &lt;claire@symbioticeda.com&gt;          |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED &#34;AS IS&#34; AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9+2406 (git sha1 410a291f, clang 7.0.0 -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/tmp/really-really-really-really-really-really-really-really-really-really-really-really-really-long-path/conda/conda-bld/uhdm-integration_1594060930077/work=/usr/local/src/conda/uhdm-integration-0.0_0090_g40649a7 -fdebug-prefix-map=/home/kbuilder/miniconda/envs/sv-test-env=/usr/local/src/conda-prefix -fPIC -Os)


-- Executing script file `/tmpfs/tmp/tmpyj1s0h91/yosys-script&#39; --

1. Executing UHDM frontend.
design: (work@main)
 |vpiName:work@main
 |uhdmallPackages:
 \_package: builtin, parent:work@main
   |vpiDefName:builtin
   |vpiFullName:builtin
 |uhdmallClasses:
 \_class_defn: (builtin::array)
   |vpiName:builtin::array
   |vpiFullName:builtin.builtin::array
 |uhdmallClasses:
 \_class_defn: (builtin::queue)
   |vpiName:builtin::queue
   |vpiFullName:builtin.builtin::queue
 |uhdmallClasses:
 \_class_defn: (builtin::string)
   |vpiName:builtin::string
   |vpiFullName:builtin.builtin::string
 |uhdmallClasses:
 \_class_defn: (builtin::system)
   |vpiName:builtin::system
   |vpiFullName:builtin.builtin::system
 |uhdmallModules:
 \_module: work@foo, file:<a href="../../../../third_party/tests/ivtest/ivltests/module3.12B.v.html" target="file-frame">third_party/tests/ivtest/ivltests/module3.12B.v</a>, line:22, parent:work@main
   |vpiDefName:work@foo
   |vpiFullName:work@foo
   |vpiPort:
   \_port: (a), line:22
     |vpiName:a
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (a), line:24
         |vpiName:a
         |vpiFullName:work@foo.a
         |vpiNetType:1
   |vpiNet:
   \_logic_net: (a), line:24
 |uhdmallModules:
 \_module: work@main, file:<a href="../../../../third_party/tests/ivtest/ivltests/module3.12B.v.html" target="file-frame">third_party/tests/ivtest/ivltests/module3.12B.v</a>, line:27, parent:work@main
   |vpiDefName:work@main
   |vpiFullName:work@main
   |vpiProcess:
   \_initial: 
     |vpiStmt:
     \_if_else: , line:33
       |vpiCondition:
       \_operation: , line:33
         |vpiOpType:3
         |vpiOperand:
         \_ref_obj: (b), line:33
           |vpiName:b
           |vpiFullName:work@main.b
       |vpiStmt:
       \_sys_func_call: ($display), line:34
         |vpiName:$display
         |vpiArgument:
         \_constant: , line:34
           |vpiConstType:6
           |vpiDecompile:&#34;FAILED - 3.12B - Module with output only failed&#34;
           |vpiSize:49
           |STRING:&#34;FAILED - 3.12B - Module with output only failed&#34;
       |vpiElseStmt:
       \_sys_func_call: ($display), line:36
         |vpiName:$display
         |vpiArgument:
         \_constant: , line:36
           |vpiConstType:6
           |vpiDecompile:&#34;PASSED&#34;
           |vpiSize:8
           |STRING:&#34;PASSED&#34;
   |vpiNet:
   \_logic_net: (b), line:28
     |vpiName:b
     |vpiFullName:work@main.b
     |vpiNetType:1
 |uhdmtopModules:
 \_module: work@main (work@main), file:<a href="../../../../third_party/tests/ivtest/ivltests/module3.12B.v.html" target="file-frame">third_party/tests/ivtest/ivltests/module3.12B.v</a>, line:27
   |vpiDefName:work@main
   |vpiName:work@main
   |vpiModule:
   \_module: work@foo (foo1), file:<a href="../../../../third_party/tests/ivtest/ivltests/module3.12B.v.html" target="file-frame">third_party/tests/ivtest/ivltests/module3.12B.v</a>, line:29, parent:work@main
     |vpiDefName:work@foo
     |vpiName:foo1
     |vpiFullName:work@main.foo1
     |vpiPort:
     \_port: (a), line:22, parent:foo1
       |vpiName:a
       |vpiDirection:2
       |vpiHighConn:
       \_ref_obj: (a), line:29
         |vpiName:a
       |vpiLowConn:
       \_ref_obj: 
         |vpiActual:
         \_logic_net: (a), line:24, parent:foo1
           |vpiName:a
           |vpiFullName:work@main.foo1.a
           |vpiNetType:1
     |vpiNet:
     \_logic_net: (a), line:24, parent:foo1
     |vpiInstance:
     \_module: work@main (work@main), file:<a href="../../../../third_party/tests/ivtest/ivltests/module3.12B.v.html" target="file-frame">third_party/tests/ivtest/ivltests/module3.12B.v</a>, line:27
   |vpiModule:
   \_module: work@foo (foo2), file:<a href="../../../../third_party/tests/ivtest/ivltests/module3.12B.v.html" target="file-frame">third_party/tests/ivtest/ivltests/module3.12B.v</a>, line:30, parent:work@main
     |vpiDefName:work@foo
     |vpiName:foo2
     |vpiFullName:work@main.foo2
     |vpiPort:
     \_port: (a), line:22, parent:foo2
       |vpiName:a
       |vpiDirection:2
       |vpiHighConn:
       \_ref_obj: (b), line:30
         |vpiName:b
         |vpiActual:
         \_logic_net: (b), line:28, parent:work@main
           |vpiName:b
           |vpiFullName:work@main.b
           |vpiNetType:1
       |vpiLowConn:
       \_ref_obj: 
         |vpiActual:
         \_logic_net: (a), line:24, parent:foo2
           |vpiName:a
           |vpiFullName:work@main.foo2.a
           |vpiNetType:1
     |vpiNet:
     \_logic_net: (a), line:24, parent:foo2
     |vpiInstance:
     \_module: work@main (work@main), file:<a href="../../../../third_party/tests/ivtest/ivltests/module3.12B.v.html" target="file-frame">third_party/tests/ivtest/ivltests/module3.12B.v</a>, line:27
   |vpiNet:
   \_logic_net: (b), line:28, parent:work@main
Object: \work_main of type 3000
Object: \work_main of type 32
Object: \foo1 of type 32
Object: \a of type 44
Object: \a of type 36
Object: \foo2 of type 32
Object: \a of type 36
Object: \b of type 36
Object: \work_foo of type 32
Object: \a of type 36
Object: \work_main of type 32
Object:  of type 24
Object:  of type 23
Object:  of type 39
Object: \b of type 608
Object: \$display of type 56
Object:  of type 7
Object: \$display of type 56
Object:  of type 7
Object: \b of type 36
Object: \builtin of type 600
Generating RTLIL representation for module `\work_foo&#39;.
Dumping AST before simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2352510] str=&#39;\work_foo&#39;
      AST_WIRE &lt;<a href="../../../../third_party/tests/ivtest/ivltests/module3.12B.v.html#l-22" target="file-frame">third_party/tests/ivtest/ivltests/module3.12B.v:22</a>.0-22.0&gt; [0x23527f0] str=&#39;\a&#39; output reg port=1
--- END OF AST DUMP ---
Dumping AST after simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2352510] str=&#39;\work_foo&#39; basic_prep
      AST_WIRE &lt;<a href="../../../../third_party/tests/ivtest/ivltests/module3.12B.v.html#l-22" target="file-frame">third_party/tests/ivtest/ivltests/module3.12B.v:22</a>.0-22.0&gt; [0x23527f0] str=&#39;\a&#39; output reg basic_prep port=1 range=[0:0]
--- END OF AST DUMP ---
Generating RTLIL representation for module `\work_main&#39;.
Dumping AST before simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x23520e0] str=&#39;\work_main&#39;
      AST_CELL &lt;<a href="../../../../third_party/tests/ivtest/ivltests/module3.12B.v.html#l-29" target="file-frame">third_party/tests/ivtest/ivltests/module3.12B.v:29</a>.0-29.0&gt; [0x2352360] str=&#39;\foo1&#39;
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2352c30] str=&#39;\work_foo&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/module3.12B.v.html#l-29" target="file-frame">third_party/tests/ivtest/ivltests/module3.12B.v:29</a>.0-29.0&gt; [0x2352d90] str=&#39;\a&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/ivtest/ivltests/module3.12B.v.html#l-29" target="file-frame">third_party/tests/ivtest/ivltests/module3.12B.v:29</a>.0-29.0&gt; [0x2352eb0] str=&#39;\a&#39;
      AST_CELL &lt;<a href="../../../../third_party/tests/ivtest/ivltests/module3.12B.v.html#l-30" target="file-frame">third_party/tests/ivtest/ivltests/module3.12B.v:30</a>.0-30.0&gt; [0x23530d0] str=&#39;\foo2&#39;
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2353270] str=&#39;\work_foo&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/module3.12B.v.html#l-30" target="file-frame">third_party/tests/ivtest/ivltests/module3.12B.v:30</a>.0-30.0&gt; [0x23533b0] str=&#39;\a&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/ivtest/ivltests/module3.12B.v.html#l-30" target="file-frame">third_party/tests/ivtest/ivltests/module3.12B.v:30</a>.0-30.0&gt; [0x23534d0] str=&#39;\b&#39;
      AST_WIRE &lt;<a href="../../../../third_party/tests/ivtest/ivltests/module3.12B.v.html#l-28" target="file-frame">third_party/tests/ivtest/ivltests/module3.12B.v:28</a>.0-28.0&gt; [0x23536f0] str=&#39;\b&#39;
      AST_INITIAL &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2353b90]
        AST_BLOCK &lt;<a href="../../../../third_party/tests/ivtest/ivltests/module3.12B.v.html#l-33" target="file-frame">third_party/tests/ivtest/ivltests/module3.12B.v:33</a>.0-33.0&gt; [0x2353cb0]
          AST_CASE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2353dd0]
            AST_REDUCE_BOOL &lt;<a href="../../../../third_party/tests/ivtest/ivltests/module3.12B.v.html#l-33" target="file-frame">third_party/tests/ivtest/ivltests/module3.12B.v:33</a>.0-33.0&gt; [0x2353ef0]
              AST_LOGIC_NOT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2354510]
                AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/ivtest/ivltests/module3.12B.v.html#l-33" target="file-frame">third_party/tests/ivtest/ivltests/module3.12B.v:33</a>.0-33.0&gt; [0x23541f0] str=&#39;\b&#39;
            AST_COND &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2354650]
              AST_CONSTANT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2354770] bits=&#39;1&#39;(1) range=[0:0] int=1
              AST_BLOCK &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2354c60]
                AST_TCALL &lt;<a href="../../../../third_party/tests/ivtest/ivltests/module3.12B.v.html#l-34" target="file-frame">third_party/tests/ivtest/ivltests/module3.12B.v:34</a>.0-34.0&gt; [0x2354890] str=&#39;$display&#39;
                  AST_CONSTANT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/module3.12B.v.html#l-34" target="file-frame">third_party/tests/ivtest/ivltests/module3.12B.v:34</a>.0-34.0&gt; [0x2354d90] str=&#39;&#34;FAILED - 3.12B - Module with output only failed&#34;&#39; bits=&#39;00100010010001100100000101001001010011000100010101000100001000000010110100100000001100110010111000110001001100100100001000100000001011010010000001001101011011110110010001110101011011000110010100100000011101110110100101110100011010000010000001101111011101010111010001110000011101010111010000100000011011110110111001101100011110010010000001100110011000010110100101101100011001010110010000100010&#39;(392) range=[391:0] int=1818584098
            AST_COND &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2355080]
              AST_DEFAULT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x23551a0]
              AST_BLOCK &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2355420]
                AST_TCALL &lt;<a href="../../../../third_party/tests/ivtest/ivltests/module3.12B.v.html#l-36" target="file-frame">third_party/tests/ivtest/ivltests/module3.12B.v:36</a>.0-36.0&gt; [0x23552c0] str=&#39;$display&#39;
                  AST_CONSTANT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/module3.12B.v.html#l-36" target="file-frame">third_party/tests/ivtest/ivltests/module3.12B.v:36</a>.0-36.0&gt; [0x23555e0] str=&#39;&#34;PASSED&#34;&#39; bits=&#39;0010001001010000010000010101001101010011010001010100010000100010&#39;(64) range=[63:0] int=1397048354
--- END OF AST DUMP ---
&#34;FAILED - 3.12B - Module with output only failed&#34;
&#34;PASSED&#34;
Dumping AST after simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x23520e0] str=&#39;\work_main&#39; basic_prep
      AST_CELL &lt;<a href="../../../../third_party/tests/ivtest/ivltests/module3.12B.v.html#l-29" target="file-frame">third_party/tests/ivtest/ivltests/module3.12B.v:29</a>.0-29.0&gt; [0x2352360] str=&#39;\foo1&#39; basic_prep
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2352c30] str=&#39;\work_foo&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/module3.12B.v.html#l-29" target="file-frame">third_party/tests/ivtest/ivltests/module3.12B.v:29</a>.0-29.0&gt; [0x2352d90] str=&#39;\a&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/ivtest/ivltests/module3.12B.v.html#l-29" target="file-frame">third_party/tests/ivtest/ivltests/module3.12B.v:29</a>.0-29.0&gt; [0x2352eb0 -&gt; 0x236d360] str=&#39;\a&#39; basic_prep
      AST_CELL &lt;<a href="../../../../third_party/tests/ivtest/ivltests/module3.12B.v.html#l-30" target="file-frame">third_party/tests/ivtest/ivltests/module3.12B.v:30</a>.0-30.0&gt; [0x23530d0] str=&#39;\foo2&#39; basic_prep
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2353270] str=&#39;\work_foo&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/module3.12B.v.html#l-30" target="file-frame">third_party/tests/ivtest/ivltests/module3.12B.v:30</a>.0-30.0&gt; [0x23533b0] str=&#39;\a&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/ivtest/ivltests/module3.12B.v.html#l-30" target="file-frame">third_party/tests/ivtest/ivltests/module3.12B.v:30</a>.0-30.0&gt; [0x23534d0 -&gt; 0x23536f0] str=&#39;\b&#39; basic_prep
      AST_WIRE &lt;<a href="../../../../third_party/tests/ivtest/ivltests/module3.12B.v.html#l-28" target="file-frame">third_party/tests/ivtest/ivltests/module3.12B.v:28</a>.0-28.0&gt; [0x23536f0] str=&#39;\b&#39; basic_prep range=[0:0]
      AST_INITIAL &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2353b90] basic_prep
        AST_BLOCK &lt;<a href="../../../../third_party/tests/ivtest/ivltests/module3.12B.v.html#l-33" target="file-frame">third_party/tests/ivtest/ivltests/module3.12B.v:33</a>.0-33.0&gt; [0x2353cb0] basic_prep
          AST_CASE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2353dd0] basic_prep
            AST_REDUCE_BOOL &lt;<a href="../../../../third_party/tests/ivtest/ivltests/module3.12B.v.html#l-33" target="file-frame">third_party/tests/ivtest/ivltests/module3.12B.v:33</a>.0-33.0&gt; [0x2353ef0] basic_prep
              AST_LOGIC_NOT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2354510] basic_prep
                AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/ivtest/ivltests/module3.12B.v.html#l-33" target="file-frame">third_party/tests/ivtest/ivltests/module3.12B.v:33</a>.0-33.0&gt; [0x23541f0 -&gt; 0x23536f0] str=&#39;\b&#39; basic_prep
            AST_COND &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2354650] basic_prep
              AST_CONSTANT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2354770] bits=&#39;1&#39;(1) basic_prep range=[0:0] int=1
              AST_BLOCK &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2354c60] basic_prep
                AST_TCALL &lt;<a href="../../../../third_party/tests/ivtest/ivltests/module3.12B.v.html#l-34" target="file-frame">third_party/tests/ivtest/ivltests/module3.12B.v:34</a>.0-34.0&gt; [0x2354890] basic_prep
            AST_COND &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2355080] basic_prep
              AST_DEFAULT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x23551a0] basic_prep
              AST_BLOCK &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2355420] basic_prep
                AST_TCALL &lt;<a href="../../../../third_party/tests/ivtest/ivltests/module3.12B.v.html#l-36" target="file-frame">third_party/tests/ivtest/ivltests/module3.12B.v:36</a>.0-36.0&gt; [0x23552c0] basic_prep
      AST_AUTOWIRE &lt;<a href="../../../../third_party/tests/ivtest/ivltests/module3.12B.v.html#l-0" target="file-frame">third_party/tests/ivtest/ivltests/module3.12B.v:0</a>.0-0.0&gt; [0x236d360] str=&#39;\a&#39; basic_prep
--- END OF AST DUMP ---
<a href="../../../../third_party/tests/ivtest/ivltests/module3.12B.v.html#l-29" target="file-frame">third_party/tests/ivtest/ivltests/module3.12B.v:29</a>: Warning: Identifier `\a&#39; is implicitly declared.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Analyzing design hierarchy..
Top module:  \work_foo

2.2. Analyzing design hierarchy..
Top module:  \work_foo
Removing unused module `\work_main&#39;.
Removed 1 unused modules.

3. Executing PROC pass (convert processes to netlists).

3.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

3.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Removed a total of 0 dead cases.

3.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 0 redundant assignments.
Promoted 0 assignments to connections.

3.4. Executing PROC_INIT pass (extract init attributes).

3.5. Executing PROC_ARST pass (detect async resets in processes).

3.6. Executing PROC_MUX pass (convert decision trees to multiplexers).

3.7. Executing PROC_DLATCH pass (convert process syncs to latches).

3.8. Executing PROC_DFF pass (convert process syncs to FFs).

3.9. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

4. Executing CHECK pass (checking for obvious problems).
found and reported 0 problems.

5. Executing MEMORY_DFF pass (merging $dff cells to $memrd and $memwr).

6. Executing MEMORY_COLLECT pass (generating $mem cells).

7. Printing statistics.

8. Executing CHECK pass (checking for obvious problems).
found and reported 0 problems.

9. Executing JSON backend.
{
  &#34;creator&#34;: &#34;Yosys 0.9+2406 (git sha1 410a291f, clang 7.0.0 -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/tmp/really-really-really-really-really-really-really-really-really-really-really-really-really-long-path/conda/conda-bld/uhdm-integration_1594060930077/work=/usr/local/src/conda/uhdm-integration-0.0_0090_g40649a7 -fdebug-prefix-map=/home/kbuilder/miniconda/envs/sv-test-env=/usr/local/src/conda-prefix -fPIC -Os)&#34;,
  &#34;modules&#34;: {
    &#34;work_foo&#34;: {
      &#34;attributes&#34;: {
        &#34;blackbox&#34;: &#34;00000000000000000000000000000001&#34;,
        &#34;top&#34;: &#34;00000000000000000000000000000001&#34;,
        &#34;src&#34;: &#34;slpp_all/surelog.uhdm:0.0-0.0&#34;
      },
      &#34;ports&#34;: {
        &#34;a&#34;: {
          &#34;direction&#34;: &#34;output&#34;,
          &#34;bits&#34;: [ 2 ]
        }
      },
      &#34;cells&#34;: {
      },
      &#34;netnames&#34;: {
        &#34;a&#34;: {
          &#34;hide_name&#34;: 0,
          &#34;bits&#34;: [ 2 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/ivtest/ivltests/module3.12B.v.html#l-22" target="file-frame">third_party/tests/ivtest/ivltests/module3.12B.v:22</a>.0-22.0&#34;
          }
        }
      }
    }
  }
}

10. Executing Verilog backend.
/* Generated by Yosys 0.9+2406 (git sha1 410a291f, clang 7.0.0 -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/tmp/really-really-really-really-really-really-really-really-really-really-really-really-really-long-path/conda/conda-bld/uhdm-integration_1594060930077/work=/usr/local/src/conda/uhdm-integration-0.0_0090_g40649a7 -fdebug-prefix-map=/home/kbuilder/miniconda/envs/sv-test-env=/usr/local/src/conda-prefix -fPIC -Os) */

Warnings: 1 unique messages, 1 total
End of script. Logfile hash: cb7aa7bbde, CPU: user 0.01s system 0.00s, MEM: 13.66 MB peak
Yosys 0.9+2406 (git sha1 410a291f, clang 7.0.0 -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/tmp/really-really-really-really-really-really-really-really-really-really-really-really-really-long-path/conda/conda-bld/uhdm-integration_1594060930077/work=/usr/local/src/conda/uhdm-integration-0.0_0090_g40649a7 -fdebug-prefix-map=/home/kbuilder/miniconda/envs/sv-test-env=/usr/local/src/conda-prefix -fPIC -Os)
Time spent: 99% 2x read_uhdm (0 sec), 0% 2x write_verilog (0 sec), ...

</pre>
</body>