{"vcs1":{"timestamp_begin":1675698404.481127871, "rt":0.26, "ut":0.09, "st":0.08}}
{"vcselab":{"timestamp_begin":1675698404.800637493, "rt":0.25, "ut":0.16, "st":0.03}}
{"link":{"timestamp_begin":1675698405.098915570, "rt":0.24, "ut":0.10, "st":0.09}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1675698404.269338819}
{"VCS_COMP_START_TIME": 1675698404.269338819}
{"VCS_COMP_END_TIME": 1675698405.425043119}
{"VCS_USER_OPTIONS": "-sverilog library.sv library_tests.sv"}
{"vcs1": {"peak_mem": 336148}}
{"stitch_vcselab": {"peak_mem": 222560}}
