{"design__lint_error__count": 0, "design__lint_timing_construct__count": 0, "design__lint_warning__count": 442, "design__inferred_latch__count": 0, "design__instance__count": 961, "design__instance__area": 9128.76, "design__instance_unmapped__count": 0, "synthesis__check_error__count": 0, "design__max_slew_violation__count__corner:nom_tt_025C_1v80": 0, "design__max_fanout_violation__count__corner:nom_tt_025C_1v80": 2, "design__max_cap_violation__count__corner:nom_tt_025C_1v80": 0, "power__internal__total": 0.0012266, "power__switching__total": 0.000711231, "power__leakage__total": 5.12981e-09, "power__total": 0.00193784, "clock__skew__worst_hold__corner:nom_tt_025C_1v80": -0.262067, "clock__skew__worst_setup__corner:nom_tt_025C_1v80": 0.262067, "timing__hold__ws__corner:nom_tt_025C_1v80": 0.317732, "timing__setup__ws__corner:nom_tt_025C_1v80": 3.5452, "timing__hold__tns__corner:nom_tt_025C_1v80": 0, "timing__setup__tns__corner:nom_tt_025C_1v80": 0, "timing__hold__wns__corner:nom_tt_025C_1v80": 0, "timing__setup__wns__corner:nom_tt_025C_1v80": 0, "timing__hold_vio__count__corner:nom_tt_025C_1v80": 0, "timing__hold_r2r__ws__corner:nom_tt_025C_1v80": 0.317732, "timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80": 0, "timing__setup_vio__count__corner:nom_tt_025C_1v80": 0, "timing__setup_r2r__ws__corner:nom_tt_025C_1v80": 7.10622, "timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80": 0, "design__max_slew_violation__count__corner:nom_ss_100C_1v60": 231, "design__max_fanout_violation__count__corner:nom_ss_100C_1v60": 9, "design__max_cap_violation__count__corner:nom_ss_100C_1v60": 2, "clock__skew__worst_hold__corner:nom_ss_100C_1v60": -0.25, "clock__skew__worst_setup__corner:nom_ss_100C_1v60": 0.25, "timing__hold__ws__corner:nom_ss_100C_1v60": 0.43182680875597396, "timing__setup__ws__corner:nom_ss_100C_1v60": -1.4964652163230767, "timing__hold__tns__corner:nom_ss_100C_1v60": 0, "timing__setup__tns__corner:nom_ss_100C_1v60": -14.13119972146724, "timing__hold__wns__corner:nom_ss_100C_1v60": 0, "timing__setup__wns__corner:nom_ss_100C_1v60": -1.4964652163230767, "timing__hold_vio__count__corner:nom_ss_100C_1v60": 0, "timing__hold_r2r__ws__corner:nom_ss_100C_1v60": 0.431827, "timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60": 0, "timing__setup_vio__count__corner:nom_ss_100C_1v60": 31, "timing__setup_r2r__ws__corner:nom_ss_100C_1v60": 6.24247, "timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60": 0, "design__max_slew_violation__count__corner:nom_ff_n40C_1v95": 165, "design__max_fanout_violation__count__corner:nom_ff_n40C_1v95": 9, "design__max_cap_violation__count__corner:nom_ff_n40C_1v95": 2, "clock__skew__worst_hold__corner:nom_ff_n40C_1v95": -0.25, "clock__skew__worst_setup__corner:nom_ff_n40C_1v95": 0.25, "timing__hold__ws__corner:nom_ff_n40C_1v95": -0.024497043975602182, "timing__setup__ws__corner:nom_ff_n40C_1v95": 4.054916961421636, "timing__hold__tns__corner:nom_ff_n40C_1v95": -0.029269296148558503, "timing__setup__tns__corner:nom_ff_n40C_1v95": 0, "timing__hold__wns__corner:nom_ff_n40C_1v95": -0.024497043975602182, "timing__setup__wns__corner:nom_ff_n40C_1v95": 0, "timing__hold_vio__count__corner:nom_ff_n40C_1v95": 2, "timing__hold_r2r__ws__corner:nom_ff_n40C_1v95": -0.024497, "timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95": 2, "timing__setup_vio__count__corner:nom_ff_n40C_1v95": 0, "timing__setup_r2r__ws__corner:nom_ff_n40C_1v95": 8.621346, "timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95": 0, "design__max_slew_violation__count": 0, "design__max_fanout_violation__count": 2, "design__max_cap_violation__count": 0, "clock__skew__worst_hold": -0.262067, "clock__skew__worst_setup": 0.262067, "timing__hold__ws": 0.317732, "timing__setup__ws": 3.5452, "timing__hold__tns": 0, "timing__setup__tns": 0, "timing__hold__wns": 0, "timing__setup__wns": 0, "timing__hold_vio__count": 0, "timing__hold_r2r__ws": 0.317732, "timing__hold_r2r_vio__count": 0, "timing__setup_vio__count": 0, "timing__setup_r2r__ws": 7.10622, "timing__setup_r2r_vio__count": 0, "design__die__bbox": "0.0 0.0 118.56 129.28", "design__core__bbox": "5.52 10.88 112.7 116.96", "design__io": 147, "design__die__area": 15327.4, "design__core__area": 11369.7, "design__instance__count__stdcell": 1125, "design__instance__area__stdcell": 9333.95, "design__instance__count__macros": 0, "design__instance__area__macros": 0, "design__instance__count__padcells": 0, "design__instance__area__padcells": 0, "design__instance__count__cover": 0, "design__instance__area__cover": 0, "design__instance__utilization": 0.820953, "design__instance__utilization__stdcell": 0.820953, "design__rows": 39, "design__rows:unithd": 39, "design__sites": 9087, "design__sites:unithd": 9087, "design__instance__count__class:inverter": 57, "design__instance__area__class:inverter": 215.206, "design__instance__count__class:sequential_cell": 113, "design__instance__area__class:sequential_cell": 2905.29, "design__instance__count__class:multi_input_combinational_cell": 502, "design__instance__area__class:multi_input_combinational_cell": 3894.99, "flow__warnings__count": 0, "flow__errors__count": 0, "design__power_grid_violation__count__net:VPWR": 0, "design__power_grid_violation__count__net:VGND": 0, "design__power_grid_violation__count": 0, "floorplan__design__io": 145, "design__io__hpwl": 8840082, "design__instance__count__class:timing_repair_buffer": 257, "design__instance__area__class:timing_repair_buffer": 1640.32, "timing__drv__floating__nets": 0, "timing__drv__floating__pins": 0, "design__instance__displacement__total": 0, "design__instance__displacement__mean": 0, "design__instance__displacement__max": 0, "route__wirelength__estimated": 26609.1, "design__violations": 0, "design__instance__count__class:clock_buffer": 24, "design__instance__area__class:clock_buffer": 322.81, "design__instance__count__class:clock_inverter": 8, "design__instance__area__class:clock_inverter": 150.144, "design__instance__count__setup_buffer": 0, "design__instance__count__hold_buffer": 70, "antenna__violating__nets": 1, "antenna__violating__pins": 1, "route__antenna_violation__count": 1, "antenna_diodes_count": 0}