Analysis & Synthesis report for part2
Sun Mar 31 13:19:02 2019
Quartus Prime Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. State Machine - |part2|control:c0|current_state
 10. User-Specified and Inferred Latches
 11. Registers Removed During Synthesis
 12. General Register Statistics
 13. Multiplexer Restructuring Statistics (Restructuring Performed)
 14. Source assignments for vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_m6m1:auto_generated
 15. Source assignments for control:c0|ram40x32:r0|altsyncram:altsyncram_component|altsyncram_m0r1:auto_generated
 16. Parameter Settings for User Entity Instance: vga_adapter:VGA
 17. Parameter Settings for User Entity Instance: vga_adapter:VGA|vga_address_translator:user_input_translator
 18. Parameter Settings for User Entity Instance: vga_adapter:VGA|altsyncram:VideoMemory
 19. Parameter Settings for User Entity Instance: vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component
 20. Parameter Settings for User Entity Instance: vga_adapter:VGA|vga_controller:controller
 21. Parameter Settings for User Entity Instance: vga_adapter:VGA|vga_controller:controller|vga_address_translator:controller_translator
 22. Parameter Settings for User Entity Instance: control:c0|ram40x32:r0|altsyncram:altsyncram_component
 23. Parameter Settings for User Entity Instance: control:c0|onehot:o0|lpm_decode:LPM_DECODE_component
 24. altsyncram Parameter Settings by Entity Instance
 25. altpll Parameter Settings by Entity Instance
 26. Port Connectivity Checks: "control:c0|onehot:o0"
 27. Port Connectivity Checks: "datapath:d0|counter17:c0"
 28. Port Connectivity Checks: "datapath:d0"
 29. Post-Synthesis Netlist Statistics for Top Partition
 30. Elapsed Time Per Partition
 31. Analysis & Synthesis Messages
 32. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Intel and sold by Intel or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+---------------------------------+---------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Sun Mar 31 13:19:02 2019       ;
; Quartus Prime Version           ; 17.0.0 Build 595 04/25/2017 SJ Lite Edition ;
; Revision Name                   ; part2                                       ;
; Top-level Entity Name           ; part2                                       ;
; Family                          ; Cyclone V                                   ;
; Logic utilization (in ALMs)     ; N/A                                         ;
; Total registers                 ; 88                                          ;
; Total pins                      ; 50                                          ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 58,880                                      ;
; Total DSP Blocks                ; 0                                           ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 1                                           ;
; Total DLLs                      ; 0                                           ;
+---------------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSEMA5F31C6       ;                    ;
; Top-level entity name                                                           ; part2              ; part2              ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation      ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; OpenCore Plus hardware evaluation                                               ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; PowerPlay Power Optimization During Synthesis                                   ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ;   0.0%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                               ;
+----------------------------------+-----------------+----------------------------------------+------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                              ; File Name with Absolute Path                                                 ; Library ;
+----------------------------------+-----------------+----------------------------------------+------------------------------------------------------------------------------+---------+
; control.v                        ; yes             ; User Verilog HDL File                  ; /h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /control.v                ;         ;
; datapath.v                       ; yes             ; User Verilog HDL File                  ; /h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /datapath.v               ;         ;
; part2.v                          ; yes             ; User Verilog HDL File                  ; /h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /part2.v                  ;         ;
; onehot.v                         ; yes             ; Auto-Found Verilog HDL File            ; /h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /onehot.v                 ;         ;
; vga_adapter.v                    ; yes             ; Auto-Found Verilog HDL File            ; /h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /vga_adapter.v            ;         ;
; vga_address_translator.v         ; yes             ; Auto-Found Verilog HDL File            ; /h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /vga_address_translator.v ;         ;
; altsyncram.tdf                   ; yes             ; Megafunction                           ; /s/appspace/quartus/quartus/libraries/megafunctions/altsyncram.tdf           ;         ;
; stratix_ram_block.inc            ; yes             ; Megafunction                           ; /s/appspace/quartus/quartus/libraries/megafunctions/stratix_ram_block.inc    ;         ;
; lpm_mux.inc                      ; yes             ; Megafunction                           ; /s/appspace/quartus/quartus/libraries/megafunctions/lpm_mux.inc              ;         ;
; lpm_decode.inc                   ; yes             ; Megafunction                           ; /s/appspace/quartus/quartus/libraries/megafunctions/lpm_decode.inc           ;         ;
; aglobal170.inc                   ; yes             ; Megafunction                           ; /s/appspace/quartus/quartus/libraries/megafunctions/aglobal170.inc           ;         ;
; a_rdenreg.inc                    ; yes             ; Megafunction                           ; /s/appspace/quartus/quartus/libraries/megafunctions/a_rdenreg.inc            ;         ;
; altrom.inc                       ; yes             ; Megafunction                           ; /s/appspace/quartus/quartus/libraries/megafunctions/altrom.inc               ;         ;
; altram.inc                       ; yes             ; Megafunction                           ; /s/appspace/quartus/quartus/libraries/megafunctions/altram.inc               ;         ;
; altdpram.inc                     ; yes             ; Megafunction                           ; /s/appspace/quartus/quartus/libraries/megafunctions/altdpram.inc             ;         ;
; db/altsyncram_m6m1.tdf           ; yes             ; Auto-Generated Megafunction            ; /h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /db/altsyncram_m6m1.tdf   ;         ;
; black.mif                        ; yes             ; Auto-Found Memory Initialization File  ; /h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /black.mif                ;         ;
; db/decode_7la.tdf                ; yes             ; Auto-Generated Megafunction            ; /h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /db/decode_7la.tdf        ;         ;
; db/decode_01a.tdf                ; yes             ; Auto-Generated Megafunction            ; /h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /db/decode_01a.tdf        ;         ;
; db/mux_ifb.tdf                   ; yes             ; Auto-Generated Megafunction            ; /h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /db/mux_ifb.tdf           ;         ;
; vga_pll.v                        ; yes             ; Auto-Found Wizard-Generated File       ; /h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /vga_pll.v                ;         ;
; altpll.tdf                       ; yes             ; Megafunction                           ; /s/appspace/quartus/quartus/libraries/megafunctions/altpll.tdf               ;         ;
; stratix_pll.inc                  ; yes             ; Megafunction                           ; /s/appspace/quartus/quartus/libraries/megafunctions/stratix_pll.inc          ;         ;
; stratixii_pll.inc                ; yes             ; Megafunction                           ; /s/appspace/quartus/quartus/libraries/megafunctions/stratixii_pll.inc        ;         ;
; cycloneii_pll.inc                ; yes             ; Megafunction                           ; /s/appspace/quartus/quartus/libraries/megafunctions/cycloneii_pll.inc        ;         ;
; db/altpll_80u.tdf                ; yes             ; Auto-Generated Megafunction            ; /h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /db/altpll_80u.tdf        ;         ;
; vga_controller.v                 ; yes             ; Auto-Found Verilog HDL File            ; /h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /vga_controller.v         ;         ;
; ram40x32.v                       ; yes             ; Auto-Found Wizard-Generated File       ; /h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /ram40x32.v               ;         ;
; db/altsyncram_m0r1.tdf           ; yes             ; Auto-Generated Megafunction            ; /h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /db/altsyncram_m0r1.tdf   ;         ;
; lpm_decode.tdf                   ; yes             ; Megafunction                           ; /s/appspace/quartus/quartus/libraries/megafunctions/lpm_decode.tdf           ;         ;
; declut.inc                       ; yes             ; Megafunction                           ; /s/appspace/quartus/quartus/libraries/megafunctions/declut.inc               ;         ;
; altshift.inc                     ; yes             ; Megafunction                           ; /s/appspace/quartus/quartus/libraries/megafunctions/altshift.inc             ;         ;
; lpm_compare.inc                  ; yes             ; Megafunction                           ; /s/appspace/quartus/quartus/libraries/megafunctions/lpm_compare.inc          ;         ;
; lpm_constant.inc                 ; yes             ; Megafunction                           ; /s/appspace/quartus/quartus/libraries/megafunctions/lpm_constant.inc         ;         ;
; db/decode_l5f.tdf                ; yes             ; Auto-Generated Megafunction            ; /h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /db/decode_l5f.tdf        ;         ;
+----------------------------------+-----------------+----------------------------------------+------------------------------------------------------------------------------+---------+


+--------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                  ;
+---------------------------------------------+----------------+
; Resource                                    ; Usage          ;
+---------------------------------------------+----------------+
; Estimate of Logic utilization (ALMs needed) ; 304            ;
;                                             ;                ;
; Combinational ALUT usage for logic          ; 458            ;
;     -- 7 input functions                    ; 2              ;
;     -- 6 input functions                    ; 146            ;
;     -- 5 input functions                    ; 71             ;
;     -- 4 input functions                    ; 50             ;
;     -- <=3 input functions                  ; 189            ;
;                                             ;                ;
; Dedicated logic registers                   ; 88             ;
;                                             ;                ;
; I/O pins                                    ; 50             ;
; Total MLAB memory bits                      ; 0              ;
; Total block memory bits                     ; 58880          ;
;                                             ;                ;
; Total DSP Blocks                            ; 0              ;
;                                             ;                ;
; Total PLLs                                  ; 1              ;
;     -- PLLs                                 ; 1              ;
;                                             ;                ;
; Maximum fan-out node                        ; CLOCK_50~input ;
; Maximum fan-out                             ; 108            ;
; Total fan-out                               ; 2911           ;
; Average fan-out                             ; 4.18           ;
+---------------------------------------------+----------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-------------------------------------------------------------------------------------------------------+------------------------+--------------+
; Compilation Hierarchy Node                              ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                   ; Entity Name            ; Library Name ;
+---------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-------------------------------------------------------------------------------------------------------+------------------------+--------------+
; |part2                                                  ; 458 (0)             ; 88 (0)                    ; 58880             ; 0          ; 50   ; 0            ; |part2                                                                                                ; part2                  ; work         ;
;    |control:c0|                                         ; 364 (321)           ; 41 (6)                    ; 1280              ; 0          ; 0    ; 0            ; |part2|control:c0                                                                                     ; control                ; work         ;
;       |counter16:c0|                                    ; 4 (4)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |part2|control:c0|counter16:c0                                                                        ; counter16              ; work         ;
;       |counter16:logic_1|                               ; 4 (4)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |part2|control:c0|counter16:logic_1                                                                   ; counter16              ; work         ;
;       |counter30:c1|                                    ; 6 (6)               ; 5 (5)                     ; 0                 ; 0          ; 0    ; 0            ; |part2|control:c0|counter30:c1                                                                        ; counter30              ; work         ;
;       |counter30:c30l|                                  ; 6 (6)               ; 5 (5)                     ; 0                 ; 0          ; 0    ; 0            ; |part2|control:c0|counter30:c30l                                                                      ; counter30              ; work         ;
;       |counter30:w0|                                    ; 5 (5)               ; 5 (5)                     ; 0                 ; 0          ; 0    ; 0            ; |part2|control:c0|counter30:w0                                                                        ; counter30              ; work         ;
;       |counter40:c2|                                    ; 9 (9)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |part2|control:c0|counter40:c2                                                                        ; counter40              ; work         ;
;       |counter40:c3|                                    ; 9 (9)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |part2|control:c0|counter40:c3                                                                        ; counter40              ; work         ;
;       |ram40x32:r0|                                     ; 0 (0)               ; 0 (0)                     ; 1280              ; 0          ; 0    ; 0            ; |part2|control:c0|ram40x32:r0                                                                         ; ram40x32               ; work         ;
;          |altsyncram:altsyncram_component|              ; 0 (0)               ; 0 (0)                     ; 1280              ; 0          ; 0    ; 0            ; |part2|control:c0|ram40x32:r0|altsyncram:altsyncram_component                                         ; altsyncram             ; work         ;
;             |altsyncram_m0r1:auto_generated|            ; 0 (0)               ; 0 (0)                     ; 1280              ; 0          ; 0    ; 0            ; |part2|control:c0|ram40x32:r0|altsyncram:altsyncram_component|altsyncram_m0r1:auto_generated          ; altsyncram_m0r1        ; work         ;
;    |datapath:d0|                                        ; 23 (15)             ; 17 (12)                   ; 0                 ; 0          ; 0    ; 0            ; |part2|datapath:d0                                                                                    ; datapath               ; work         ;
;       |counter17:c0|                                    ; 8 (8)               ; 5 (5)                     ; 0                 ; 0          ; 0    ; 0            ; |part2|datapath:d0|counter17:c0                                                                       ; counter17              ; work         ;
;    |vga_adapter:VGA|                                    ; 71 (2)              ; 30 (0)                    ; 57600             ; 0          ; 0    ; 0            ; |part2|vga_adapter:VGA                                                                                ; vga_adapter            ; work         ;
;       |altsyncram:VideoMemory|                          ; 9 (0)               ; 4 (0)                     ; 57600             ; 0          ; 0    ; 0            ; |part2|vga_adapter:VGA|altsyncram:VideoMemory                                                         ; altsyncram             ; work         ;
;          |altsyncram_m6m1:auto_generated|               ; 9 (0)               ; 4 (4)                     ; 57600             ; 0          ; 0    ; 0            ; |part2|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_m6m1:auto_generated                          ; altsyncram_m6m1        ; work         ;
;             |decode_01a:rden_decode_b|                  ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |part2|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_m6m1:auto_generated|decode_01a:rden_decode_b ; decode_01a             ; work         ;
;             |decode_7la:decode2|                        ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |part2|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_m6m1:auto_generated|decode_7la:decode2       ; decode_7la             ; work         ;
;             |mux_ifb:mux3|                              ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |part2|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_m6m1:auto_generated|mux_ifb:mux3             ; mux_ifb                ; work         ;
;       |vga_address_translator:user_input_translator|    ; 18 (18)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |part2|vga_adapter:VGA|vga_address_translator:user_input_translator                                   ; vga_address_translator ; work         ;
;       |vga_controller:controller|                       ; 42 (32)             ; 26 (26)                   ; 0                 ; 0          ; 0    ; 0            ; |part2|vga_adapter:VGA|vga_controller:controller                                                      ; vga_controller         ; work         ;
;          |vga_address_translator:controller_translator| ; 10 (10)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |part2|vga_adapter:VGA|vga_controller:controller|vga_address_translator:controller_translator         ; vga_address_translator ; work         ;
;       |vga_pll:mypll|                                   ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |part2|vga_adapter:VGA|vga_pll:mypll                                                                  ; vga_pll                ; work         ;
;          |altpll:altpll_component|                      ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |part2|vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component                                          ; altpll                 ; work         ;
;             |altpll_80u:auto_generated|                 ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |part2|vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component|altpll_80u:auto_generated                ; altpll_80u             ; work         ;
+---------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-------------------------------------------------------------------------------------------------------+------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                           ;
+--------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+-----------+
; Name                                                                                             ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF       ;
+--------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+-----------+
; control:c0|ram40x32:r0|altsyncram:altsyncram_component|altsyncram_m0r1:auto_generated|ALTSYNCRAM ; AUTO ; Single Port      ; 32           ; 40           ; --           ; --           ; 1280  ; None      ;
; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_m6m1:auto_generated|ALTSYNCRAM                 ; AUTO ; Simple Dual Port ; 19200        ; 3            ; 19200        ; 3            ; 57600 ; black.mif ;
+--------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+-----------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |part2|control:c0|current_state                                                                                                                                                     ;
+-------------------------------+--------------------------+-----------------------------+-------------------------------+--------------------------+-----------------------+-------------------------+
; Name                          ; current_state.S_LOAD_XYC ; current_state.S_LOAD_PRESET ; current_state.S_LOAD_REG_WAIT ; current_state.S_LOAD_REG ; current_state.S_LOGIC ; current_state.S_CYCLE_0 ;
+-------------------------------+--------------------------+-----------------------------+-------------------------------+--------------------------+-----------------------+-------------------------+
; current_state.S_LOAD_REG      ; 0                        ; 0                           ; 0                             ; 0                        ; 0                     ; 0                       ;
; current_state.S_LOAD_REG_WAIT ; 0                        ; 0                           ; 1                             ; 1                        ; 0                     ; 0                       ;
; current_state.S_LOAD_PRESET   ; 0                        ; 1                           ; 0                             ; 1                        ; 0                     ; 0                       ;
; current_state.S_LOAD_XYC      ; 1                        ; 0                           ; 0                             ; 1                        ; 0                     ; 0                       ;
; current_state.S_CYCLE_0       ; 0                        ; 0                           ; 0                             ; 1                        ; 0                     ; 1                       ;
; current_state.S_LOGIC         ; 0                        ; 0                           ; 0                             ; 1                        ; 1                     ; 0                       ;
+-------------------------------+--------------------------+-----------------------------+-------------------------------+--------------------------+-----------------------+-------------------------+


+-------------------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                         ;
+-----------------------------------------------------+------------------------------+------------------------+
; Latch Name                                          ; Latch Enable Signal          ; Free of Timing Hazards ;
+-----------------------------------------------------+------------------------------+------------------------+
; control:c0|check_set                                ; control:c0|WideOr18          ; yes                    ;
; control:c0|reg_above[8]                             ; control:c0|Decoder6          ; yes                    ;
; control:c0|reg_above[4]                             ; control:c0|Decoder6          ; yes                    ;
; control:c0|reg_above[6]                             ; control:c0|Decoder6          ; yes                    ;
; control:c0|reg_above[2]                             ; control:c0|Decoder6          ; yes                    ;
; control:c0|reg_above[7]                             ; control:c0|Decoder6          ; yes                    ;
; control:c0|reg_above[3]                             ; control:c0|Decoder6          ; yes                    ;
; control:c0|reg_above[5]                             ; control:c0|Decoder6          ; yes                    ;
; control:c0|reg_above[1]                             ; control:c0|Decoder6          ; yes                    ;
; control:c0|reg_above[24]                            ; control:c0|Decoder6          ; yes                    ;
; control:c0|reg_above[20]                            ; control:c0|Decoder6          ; yes                    ;
; control:c0|reg_above[22]                            ; control:c0|Decoder6          ; yes                    ;
; control:c0|reg_above[18]                            ; control:c0|Decoder6          ; yes                    ;
; control:c0|reg_above[16]                            ; control:c0|Decoder6          ; yes                    ;
; control:c0|reg_above[12]                            ; control:c0|Decoder6          ; yes                    ;
; control:c0|reg_above[14]                            ; control:c0|Decoder6          ; yes                    ;
; control:c0|reg_above[10]                            ; control:c0|Decoder6          ; yes                    ;
; control:c0|reg_above[23]                            ; control:c0|Decoder6          ; yes                    ;
; control:c0|reg_above[19]                            ; control:c0|Decoder6          ; yes                    ;
; control:c0|reg_above[21]                            ; control:c0|Decoder6          ; yes                    ;
; control:c0|reg_above[17]                            ; control:c0|Decoder6          ; yes                    ;
; control:c0|reg_above[15]                            ; control:c0|Decoder6          ; yes                    ;
; control:c0|reg_above[11]                            ; control:c0|Decoder6          ; yes                    ;
; control:c0|reg_above[13]                            ; control:c0|Decoder6          ; yes                    ;
; control:c0|reg_above[9]                             ; control:c0|Decoder6          ; yes                    ;
; control:c0|reg_above[39]                            ; control:c0|Decoder6          ; yes                    ;
; control:c0|reg_above[35]                            ; control:c0|Decoder6          ; yes                    ;
; control:c0|reg_above[37]                            ; control:c0|Decoder6          ; yes                    ;
; control:c0|reg_above[33]                            ; control:c0|Decoder6          ; yes                    ;
; control:c0|reg_above[36]                            ; control:c0|Decoder6          ; yes                    ;
; control:c0|reg_above[38]                            ; control:c0|Decoder6          ; yes                    ;
; control:c0|reg_above[34]                            ; control:c0|Decoder6          ; yes                    ;
; control:c0|reg_above[32]                            ; control:c0|Decoder6          ; yes                    ;
; control:c0|reg_above[28]                            ; control:c0|Decoder6          ; yes                    ;
; control:c0|reg_above[30]                            ; control:c0|Decoder6          ; yes                    ;
; control:c0|reg_above[26]                            ; control:c0|Decoder6          ; yes                    ;
; control:c0|reg_above[31]                            ; control:c0|Decoder6          ; yes                    ;
; control:c0|reg_above[27]                            ; control:c0|Decoder6          ; yes                    ;
; control:c0|reg_above[29]                            ; control:c0|Decoder6          ; yes                    ;
; control:c0|reg_above[25]                            ; control:c0|Decoder6          ; yes                    ;
; control:c0|reg_above[0]                             ; control:c0|Decoder6          ; yes                    ;
; control:c0|reg_below[8]                             ; control:c0|Decoder6          ; yes                    ;
; control:c0|reg_below[4]                             ; control:c0|Decoder6          ; yes                    ;
; control:c0|reg_below[6]                             ; control:c0|Decoder6          ; yes                    ;
; control:c0|reg_below[2]                             ; control:c0|Decoder6          ; yes                    ;
; control:c0|reg_below[7]                             ; control:c0|Decoder6          ; yes                    ;
; control:c0|reg_below[3]                             ; control:c0|Decoder6          ; yes                    ;
; control:c0|reg_below[5]                             ; control:c0|Decoder6          ; yes                    ;
; control:c0|reg_below[1]                             ; control:c0|Decoder6          ; yes                    ;
; control:c0|reg_below[24]                            ; control:c0|Decoder6          ; yes                    ;
; control:c0|reg_below[20]                            ; control:c0|Decoder6          ; yes                    ;
; control:c0|reg_below[22]                            ; control:c0|Decoder6          ; yes                    ;
; control:c0|reg_below[18]                            ; control:c0|Decoder6          ; yes                    ;
; control:c0|reg_below[16]                            ; control:c0|Decoder6          ; yes                    ;
; control:c0|reg_below[12]                            ; control:c0|Decoder6          ; yes                    ;
; control:c0|reg_below[14]                            ; control:c0|Decoder6          ; yes                    ;
; control:c0|reg_below[10]                            ; control:c0|Decoder6          ; yes                    ;
; control:c0|reg_below[23]                            ; control:c0|Decoder6          ; yes                    ;
; control:c0|reg_below[19]                            ; control:c0|Decoder6          ; yes                    ;
; control:c0|reg_below[21]                            ; control:c0|Decoder6          ; yes                    ;
; control:c0|reg_below[17]                            ; control:c0|Decoder6          ; yes                    ;
; control:c0|reg_below[15]                            ; control:c0|Decoder6          ; yes                    ;
; control:c0|reg_below[11]                            ; control:c0|Decoder6          ; yes                    ;
; control:c0|reg_below[13]                            ; control:c0|Decoder6          ; yes                    ;
; control:c0|reg_below[9]                             ; control:c0|Decoder6          ; yes                    ;
; control:c0|reg_below[39]                            ; control:c0|Decoder6          ; yes                    ;
; control:c0|reg_below[35]                            ; control:c0|Decoder6          ; yes                    ;
; control:c0|reg_below[37]                            ; control:c0|Decoder6          ; yes                    ;
; control:c0|reg_below[33]                            ; control:c0|Decoder6          ; yes                    ;
; control:c0|reg_below[36]                            ; control:c0|Decoder6          ; yes                    ;
; control:c0|reg_below[38]                            ; control:c0|Decoder6          ; yes                    ;
; control:c0|reg_below[34]                            ; control:c0|Decoder6          ; yes                    ;
; control:c0|reg_below[32]                            ; control:c0|Decoder6          ; yes                    ;
; control:c0|reg_below[28]                            ; control:c0|Decoder6          ; yes                    ;
; control:c0|reg_below[30]                            ; control:c0|Decoder6          ; yes                    ;
; control:c0|reg_below[26]                            ; control:c0|Decoder6          ; yes                    ;
; control:c0|reg_below[31]                            ; control:c0|Decoder6          ; yes                    ;
; control:c0|reg_below[27]                            ; control:c0|Decoder6          ; yes                    ;
; control:c0|reg_below[29]                            ; control:c0|Decoder6          ; yes                    ;
; control:c0|reg_below[25]                            ; control:c0|Decoder6          ; yes                    ;
; control:c0|reg_below[0]                             ; control:c0|Decoder6          ; yes                    ;
; control:c0|register_logic[0]                        ; control:c0|register_logic[3] ; yes                    ;
; control:c0|register_logic[1]                        ; control:c0|register_logic[3] ; yes                    ;
; control:c0|register_logic[2]                        ; control:c0|register_logic[3] ; yes                    ;
; control:c0|register_logic[3]                        ; control:c0|register_logic[3] ; yes                    ;
; control:c0|preset_state.P_TUMBLE_2574               ; GND                          ; yes                    ;
; control:c0|preset_state.P_EXPLODE_2587              ; GND                          ; yes                    ;
; control:c0|preset_state.P_SPACE_2561                ; GND                          ; yes                    ;
; control:c0|preset_state.P_GLIDE_2600                ; GND                          ; yes                    ;
; Number of user-specified and inferred latches = 89  ;                              ;                        ;
+-----------------------------------------------------+------------------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+--------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                             ;
+---------------------------------------+----------------------------------------+
; Register name                         ; Reason for Removal                     ;
+---------------------------------------+----------------------------------------+
; datapath:d0|x[1]                      ; Merged with datapath:d0|x[0]           ;
; datapath:d0|y[0,1]                    ; Merged with datapath:d0|x[0]           ;
; datapath:d0|c[1,2]                    ; Merged with datapath:d0|c[0]           ;
; datapath:d0|x[0]                      ; Stuck at GND due to stuck port data_in ;
; control:c0|current_state~2            ; Lost fanout                            ;
; control:c0|current_state~3            ; Lost fanout                            ;
; Total Number of Removed Registers = 8 ;                                        ;
+---------------------------------------+----------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 88    ;
; Number of registers using Synchronous Clear  ; 33    ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 20    ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 52    ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                         ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                               ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------------------+
; 3:1                ; 11 bits   ; 22 LEs        ; 0 LEs                ; 22 LEs                 ; Yes        ; |part2|datapath:d0|y[4]                                                                                  ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |part2|vga_adapter:VGA|vga_controller:controller|yCounter[6]                                             ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |part2|control:c0|counter30:c1|out[0]                                                                    ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |part2|control:c0|counter16:c0|out[3]                                                                    ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |part2|control:c0|counter30:w0|out[4]                                                                    ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |part2|control:c0|counter16:logic_1|out[3]                                                               ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |part2|datapath:d0|counter17:c0|out[0]                                                                   ;
; 4:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |part2|control:c0|counter40:c2|out[1]                                                                    ;
; 4:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |part2|control:c0|counter40:c3|out[1]                                                                    ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |part2|control:c0|counter30:c30l|out[1]                                                                  ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |part2|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_m6m1:auto_generated|mux_ifb:mux3|result_node[0] ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |part2|control:c0|current_state                                                                          ;
; 4:1                ; 30 bits   ; 60 LEs        ; 60 LEs               ; 0 LEs                  ; No         ; |part2|control:c0|Mux5                                                                                   ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |part2|control:c0|adj_score                                                                              ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |part2|control:c0|adj_score                                                                              ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |part2|control:c0|address[0]                                                                             ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |part2|control:c0|Mux12                                                                                  ;
; 6:1                ; 12 bits   ; 48 LEs        ; 24 LEs               ; 24 LEs                 ; No         ; |part2|control:c0|data_write                                                                             ;
; 7:1                ; 27 bits   ; 108 LEs       ; 81 LEs               ; 27 LEs                 ; No         ; |part2|control:c0|data_write[7]                                                                          ;
; 10:1               ; 3 bits    ; 18 LEs        ; 18 LEs               ; 0 LEs                  ; No         ; |part2|control:c0|Mux8                                                                                   ;
; 25:1               ; 3 bits    ; 48 LEs        ; 48 LEs               ; 0 LEs                  ; No         ; |part2|control:c0|Mux7                                                                                   ;
; 25:1               ; 2 bits    ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |part2|control:c0|Mux5                                                                                   ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------+
; Source assignments for vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_m6m1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------+
; Assignment                      ; Value              ; From ; To                             ;
+---------------------------------+--------------------+------+--------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                              ;
+---------------------------------+--------------------+------+--------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Source assignments for control:c0|ram40x32:r0|altsyncram:altsyncram_component|altsyncram_m0r1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                             ;
+---------------------------------+--------------------+------+------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                              ;
+---------------------------------+--------------------+------+------------------------------------------------+


+--------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_adapter:VGA ;
+-------------------------+-----------+------------------------+
; Parameter Name          ; Value     ; Type                   ;
+-------------------------+-----------+------------------------+
; BITS_PER_COLOUR_CHANNEL ; 1         ; Signed Integer         ;
; MONOCHROME              ; FALSE     ; String                 ;
; RESOLUTION              ; 160x120   ; String                 ;
; BACKGROUND_IMAGE        ; black.mif ; String                 ;
+-------------------------+-----------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_adapter:VGA|vga_address_translator:user_input_translator ;
+----------------+---------+--------------------------------------------------------------------------------+
; Parameter Name ; Value   ; Type                                                                           ;
+----------------+---------+--------------------------------------------------------------------------------+
; RESOLUTION     ; 160x120 ; String                                                                         ;
+----------------+---------+--------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_adapter:VGA|altsyncram:VideoMemory ;
+------------------------------------+----------------------+-------------------------+
; Parameter Name                     ; Value                ; Type                    ;
+------------------------------------+----------------------+-------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                 ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY              ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY            ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE          ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                 ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                 ;
; WIDTH_A                            ; 3                    ; Signed Integer          ;
; WIDTHAD_A                          ; 15                   ; Signed Integer          ;
; NUMWORDS_A                         ; 19200                ; Signed Integer          ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                 ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                 ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                 ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                 ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                 ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                 ;
; WIDTH_B                            ; 3                    ; Signed Integer          ;
; WIDTHAD_B                          ; 15                   ; Signed Integer          ;
; NUMWORDS_B                         ; 19200                ; Signed Integer          ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                 ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                 ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                 ;
; OUTDATA_REG_B                      ; CLOCK1               ; Untyped                 ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                 ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                 ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                 ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                 ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                 ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                 ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                 ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                 ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                 ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                 ;
; BYTE_SIZE                          ; 8                    ; Untyped                 ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                 ;
; INIT_FILE                          ; black.mif            ; Untyped                 ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                 ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                 ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                 ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                 ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                 ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                 ;
; ENABLE_ECC                         ; FALSE                ; Untyped                 ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                 ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                 ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                 ;
; CBXI_PARAMETER                     ; altsyncram_m6m1      ; Untyped                 ;
+------------------------------------+----------------------+-------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component ;
+-------------------------------+-------------------+------------------------------------------------+
; Parameter Name                ; Value             ; Type                                           ;
+-------------------------------+-------------------+------------------------------------------------+
; OPERATION_MODE                ; NORMAL            ; Untyped                                        ;
; PLL_TYPE                      ; FAST              ; Untyped                                        ;
; LPM_HINT                      ; UNUSED            ; Untyped                                        ;
; QUALIFY_CONF_DONE             ; OFF               ; Untyped                                        ;
; COMPENSATE_CLOCK              ; CLK0              ; Untyped                                        ;
; SCAN_CHAIN                    ; LONG              ; Untyped                                        ;
; PRIMARY_CLOCK                 ; INCLK0            ; Untyped                                        ;
; INCLK0_INPUT_FREQUENCY        ; 20000             ; Signed Integer                                 ;
; INCLK1_INPUT_FREQUENCY        ; 0                 ; Untyped                                        ;
; GATE_LOCK_SIGNAL              ; NO                ; Untyped                                        ;
; GATE_LOCK_COUNTER             ; 0                 ; Untyped                                        ;
; LOCK_HIGH                     ; 1                 ; Untyped                                        ;
; LOCK_LOW                      ; 1                 ; Untyped                                        ;
; VALID_LOCK_MULTIPLIER         ; 1                 ; Untyped                                        ;
; INVALID_LOCK_MULTIPLIER       ; 5                 ; Untyped                                        ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF               ; Untyped                                        ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF               ; Untyped                                        ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF               ; Untyped                                        ;
; SKIP_VCO                      ; OFF               ; Untyped                                        ;
; SWITCH_OVER_COUNTER           ; 0                 ; Untyped                                        ;
; SWITCH_OVER_TYPE              ; AUTO              ; Untyped                                        ;
; FEEDBACK_SOURCE               ; EXTCLK0           ; Untyped                                        ;
; BANDWIDTH                     ; 0                 ; Untyped                                        ;
; BANDWIDTH_TYPE                ; AUTO              ; Untyped                                        ;
; SPREAD_FREQUENCY              ; 0                 ; Untyped                                        ;
; DOWN_SPREAD                   ; 0                 ; Untyped                                        ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF               ; Untyped                                        ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF               ; Untyped                                        ;
; CLK9_MULTIPLY_BY              ; 0                 ; Untyped                                        ;
; CLK8_MULTIPLY_BY              ; 0                 ; Untyped                                        ;
; CLK7_MULTIPLY_BY              ; 0                 ; Untyped                                        ;
; CLK6_MULTIPLY_BY              ; 0                 ; Untyped                                        ;
; CLK5_MULTIPLY_BY              ; 1                 ; Untyped                                        ;
; CLK4_MULTIPLY_BY              ; 1                 ; Untyped                                        ;
; CLK3_MULTIPLY_BY              ; 1                 ; Untyped                                        ;
; CLK2_MULTIPLY_BY              ; 1                 ; Untyped                                        ;
; CLK1_MULTIPLY_BY              ; 1                 ; Untyped                                        ;
; CLK0_MULTIPLY_BY              ; 1                 ; Signed Integer                                 ;
; CLK9_DIVIDE_BY                ; 0                 ; Untyped                                        ;
; CLK8_DIVIDE_BY                ; 0                 ; Untyped                                        ;
; CLK7_DIVIDE_BY                ; 0                 ; Untyped                                        ;
; CLK6_DIVIDE_BY                ; 0                 ; Untyped                                        ;
; CLK5_DIVIDE_BY                ; 1                 ; Untyped                                        ;
; CLK4_DIVIDE_BY                ; 1                 ; Untyped                                        ;
; CLK3_DIVIDE_BY                ; 1                 ; Untyped                                        ;
; CLK2_DIVIDE_BY                ; 1                 ; Untyped                                        ;
; CLK1_DIVIDE_BY                ; 1                 ; Untyped                                        ;
; CLK0_DIVIDE_BY                ; 2                 ; Signed Integer                                 ;
; CLK9_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK8_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK7_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK6_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK5_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK4_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK3_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK2_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK1_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK0_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK5_TIME_DELAY               ; 0                 ; Untyped                                        ;
; CLK4_TIME_DELAY               ; 0                 ; Untyped                                        ;
; CLK3_TIME_DELAY               ; 0                 ; Untyped                                        ;
; CLK2_TIME_DELAY               ; 0                 ; Untyped                                        ;
; CLK1_TIME_DELAY               ; 0                 ; Untyped                                        ;
; CLK0_TIME_DELAY               ; 0                 ; Untyped                                        ;
; CLK9_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK8_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK7_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK6_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK5_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK4_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK3_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK2_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK1_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK0_DUTY_CYCLE               ; 50                ; Signed Integer                                 ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; LOCK_WINDOW_UI                ;  0.05             ; Untyped                                        ;
; LOCK_WINDOW_UI_BITS           ; UNUSED            ; Untyped                                        ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED            ; Untyped                                        ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED            ; Untyped                                        ;
; DPA_MULTIPLY_BY               ; 0                 ; Untyped                                        ;
; DPA_DIVIDE_BY                 ; 1                 ; Untyped                                        ;
; DPA_DIVIDER                   ; 0                 ; Untyped                                        ;
; EXTCLK3_MULTIPLY_BY           ; 1                 ; Untyped                                        ;
; EXTCLK2_MULTIPLY_BY           ; 1                 ; Untyped                                        ;
; EXTCLK1_MULTIPLY_BY           ; 1                 ; Untyped                                        ;
; EXTCLK0_MULTIPLY_BY           ; 1                 ; Untyped                                        ;
; EXTCLK3_DIVIDE_BY             ; 1                 ; Untyped                                        ;
; EXTCLK2_DIVIDE_BY             ; 1                 ; Untyped                                        ;
; EXTCLK1_DIVIDE_BY             ; 1                 ; Untyped                                        ;
; EXTCLK0_DIVIDE_BY             ; 1                 ; Untyped                                        ;
; EXTCLK3_PHASE_SHIFT           ; 0                 ; Untyped                                        ;
; EXTCLK2_PHASE_SHIFT           ; 0                 ; Untyped                                        ;
; EXTCLK1_PHASE_SHIFT           ; 0                 ; Untyped                                        ;
; EXTCLK0_PHASE_SHIFT           ; 0                 ; Untyped                                        ;
; EXTCLK3_TIME_DELAY            ; 0                 ; Untyped                                        ;
; EXTCLK2_TIME_DELAY            ; 0                 ; Untyped                                        ;
; EXTCLK1_TIME_DELAY            ; 0                 ; Untyped                                        ;
; EXTCLK0_TIME_DELAY            ; 0                 ; Untyped                                        ;
; EXTCLK3_DUTY_CYCLE            ; 50                ; Untyped                                        ;
; EXTCLK2_DUTY_CYCLE            ; 50                ; Untyped                                        ;
; EXTCLK1_DUTY_CYCLE            ; 50                ; Untyped                                        ;
; EXTCLK0_DUTY_CYCLE            ; 50                ; Untyped                                        ;
; VCO_MULTIPLY_BY               ; 0                 ; Untyped                                        ;
; VCO_DIVIDE_BY                 ; 0                 ; Untyped                                        ;
; SCLKOUT0_PHASE_SHIFT          ; 0                 ; Untyped                                        ;
; SCLKOUT1_PHASE_SHIFT          ; 0                 ; Untyped                                        ;
; VCO_MIN                       ; 0                 ; Untyped                                        ;
; VCO_MAX                       ; 0                 ; Untyped                                        ;
; VCO_CENTER                    ; 0                 ; Untyped                                        ;
; PFD_MIN                       ; 0                 ; Untyped                                        ;
; PFD_MAX                       ; 0                 ; Untyped                                        ;
; M_INITIAL                     ; 0                 ; Untyped                                        ;
; M                             ; 0                 ; Untyped                                        ;
; N                             ; 1                 ; Untyped                                        ;
; M2                            ; 1                 ; Untyped                                        ;
; N2                            ; 1                 ; Untyped                                        ;
; SS                            ; 1                 ; Untyped                                        ;
; C0_HIGH                       ; 0                 ; Untyped                                        ;
; C1_HIGH                       ; 0                 ; Untyped                                        ;
; C2_HIGH                       ; 0                 ; Untyped                                        ;
; C3_HIGH                       ; 0                 ; Untyped                                        ;
; C4_HIGH                       ; 0                 ; Untyped                                        ;
; C5_HIGH                       ; 0                 ; Untyped                                        ;
; C6_HIGH                       ; 0                 ; Untyped                                        ;
; C7_HIGH                       ; 0                 ; Untyped                                        ;
; C8_HIGH                       ; 0                 ; Untyped                                        ;
; C9_HIGH                       ; 0                 ; Untyped                                        ;
; C0_LOW                        ; 0                 ; Untyped                                        ;
; C1_LOW                        ; 0                 ; Untyped                                        ;
; C2_LOW                        ; 0                 ; Untyped                                        ;
; C3_LOW                        ; 0                 ; Untyped                                        ;
; C4_LOW                        ; 0                 ; Untyped                                        ;
; C5_LOW                        ; 0                 ; Untyped                                        ;
; C6_LOW                        ; 0                 ; Untyped                                        ;
; C7_LOW                        ; 0                 ; Untyped                                        ;
; C8_LOW                        ; 0                 ; Untyped                                        ;
; C9_LOW                        ; 0                 ; Untyped                                        ;
; C0_INITIAL                    ; 0                 ; Untyped                                        ;
; C1_INITIAL                    ; 0                 ; Untyped                                        ;
; C2_INITIAL                    ; 0                 ; Untyped                                        ;
; C3_INITIAL                    ; 0                 ; Untyped                                        ;
; C4_INITIAL                    ; 0                 ; Untyped                                        ;
; C5_INITIAL                    ; 0                 ; Untyped                                        ;
; C6_INITIAL                    ; 0                 ; Untyped                                        ;
; C7_INITIAL                    ; 0                 ; Untyped                                        ;
; C8_INITIAL                    ; 0                 ; Untyped                                        ;
; C9_INITIAL                    ; 0                 ; Untyped                                        ;
; C0_MODE                       ; BYPASS            ; Untyped                                        ;
; C1_MODE                       ; BYPASS            ; Untyped                                        ;
; C2_MODE                       ; BYPASS            ; Untyped                                        ;
; C3_MODE                       ; BYPASS            ; Untyped                                        ;
; C4_MODE                       ; BYPASS            ; Untyped                                        ;
; C5_MODE                       ; BYPASS            ; Untyped                                        ;
; C6_MODE                       ; BYPASS            ; Untyped                                        ;
; C7_MODE                       ; BYPASS            ; Untyped                                        ;
; C8_MODE                       ; BYPASS            ; Untyped                                        ;
; C9_MODE                       ; BYPASS            ; Untyped                                        ;
; C0_PH                         ; 0                 ; Untyped                                        ;
; C1_PH                         ; 0                 ; Untyped                                        ;
; C2_PH                         ; 0                 ; Untyped                                        ;
; C3_PH                         ; 0                 ; Untyped                                        ;
; C4_PH                         ; 0                 ; Untyped                                        ;
; C5_PH                         ; 0                 ; Untyped                                        ;
; C6_PH                         ; 0                 ; Untyped                                        ;
; C7_PH                         ; 0                 ; Untyped                                        ;
; C8_PH                         ; 0                 ; Untyped                                        ;
; C9_PH                         ; 0                 ; Untyped                                        ;
; L0_HIGH                       ; 1                 ; Untyped                                        ;
; L1_HIGH                       ; 1                 ; Untyped                                        ;
; G0_HIGH                       ; 1                 ; Untyped                                        ;
; G1_HIGH                       ; 1                 ; Untyped                                        ;
; G2_HIGH                       ; 1                 ; Untyped                                        ;
; G3_HIGH                       ; 1                 ; Untyped                                        ;
; E0_HIGH                       ; 1                 ; Untyped                                        ;
; E1_HIGH                       ; 1                 ; Untyped                                        ;
; E2_HIGH                       ; 1                 ; Untyped                                        ;
; E3_HIGH                       ; 1                 ; Untyped                                        ;
; L0_LOW                        ; 1                 ; Untyped                                        ;
; L1_LOW                        ; 1                 ; Untyped                                        ;
; G0_LOW                        ; 1                 ; Untyped                                        ;
; G1_LOW                        ; 1                 ; Untyped                                        ;
; G2_LOW                        ; 1                 ; Untyped                                        ;
; G3_LOW                        ; 1                 ; Untyped                                        ;
; E0_LOW                        ; 1                 ; Untyped                                        ;
; E1_LOW                        ; 1                 ; Untyped                                        ;
; E2_LOW                        ; 1                 ; Untyped                                        ;
; E3_LOW                        ; 1                 ; Untyped                                        ;
; L0_INITIAL                    ; 1                 ; Untyped                                        ;
; L1_INITIAL                    ; 1                 ; Untyped                                        ;
; G0_INITIAL                    ; 1                 ; Untyped                                        ;
; G1_INITIAL                    ; 1                 ; Untyped                                        ;
; G2_INITIAL                    ; 1                 ; Untyped                                        ;
; G3_INITIAL                    ; 1                 ; Untyped                                        ;
; E0_INITIAL                    ; 1                 ; Untyped                                        ;
; E1_INITIAL                    ; 1                 ; Untyped                                        ;
; E2_INITIAL                    ; 1                 ; Untyped                                        ;
; E3_INITIAL                    ; 1                 ; Untyped                                        ;
; L0_MODE                       ; BYPASS            ; Untyped                                        ;
; L1_MODE                       ; BYPASS            ; Untyped                                        ;
; G0_MODE                       ; BYPASS            ; Untyped                                        ;
; G1_MODE                       ; BYPASS            ; Untyped                                        ;
; G2_MODE                       ; BYPASS            ; Untyped                                        ;
; G3_MODE                       ; BYPASS            ; Untyped                                        ;
; E0_MODE                       ; BYPASS            ; Untyped                                        ;
; E1_MODE                       ; BYPASS            ; Untyped                                        ;
; E2_MODE                       ; BYPASS            ; Untyped                                        ;
; E3_MODE                       ; BYPASS            ; Untyped                                        ;
; L0_PH                         ; 0                 ; Untyped                                        ;
; L1_PH                         ; 0                 ; Untyped                                        ;
; G0_PH                         ; 0                 ; Untyped                                        ;
; G1_PH                         ; 0                 ; Untyped                                        ;
; G2_PH                         ; 0                 ; Untyped                                        ;
; G3_PH                         ; 0                 ; Untyped                                        ;
; E0_PH                         ; 0                 ; Untyped                                        ;
; E1_PH                         ; 0                 ; Untyped                                        ;
; E2_PH                         ; 0                 ; Untyped                                        ;
; E3_PH                         ; 0                 ; Untyped                                        ;
; M_PH                          ; 0                 ; Untyped                                        ;
; C1_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; C2_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; C3_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; C4_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; C5_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; C6_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; C7_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; C8_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; C9_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; CLK0_COUNTER                  ; G0                ; Untyped                                        ;
; CLK1_COUNTER                  ; G0                ; Untyped                                        ;
; CLK2_COUNTER                  ; G0                ; Untyped                                        ;
; CLK3_COUNTER                  ; G0                ; Untyped                                        ;
; CLK4_COUNTER                  ; G0                ; Untyped                                        ;
; CLK5_COUNTER                  ; G0                ; Untyped                                        ;
; CLK6_COUNTER                  ; E0                ; Untyped                                        ;
; CLK7_COUNTER                  ; E1                ; Untyped                                        ;
; CLK8_COUNTER                  ; E2                ; Untyped                                        ;
; CLK9_COUNTER                  ; E3                ; Untyped                                        ;
; L0_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; L1_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; G0_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; G1_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; G2_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; G3_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; E0_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; E1_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; E2_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; E3_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; M_TIME_DELAY                  ; 0                 ; Untyped                                        ;
; N_TIME_DELAY                  ; 0                 ; Untyped                                        ;
; EXTCLK3_COUNTER               ; E3                ; Untyped                                        ;
; EXTCLK2_COUNTER               ; E2                ; Untyped                                        ;
; EXTCLK1_COUNTER               ; E1                ; Untyped                                        ;
; EXTCLK0_COUNTER               ; E0                ; Untyped                                        ;
; ENABLE0_COUNTER               ; L0                ; Untyped                                        ;
; ENABLE1_COUNTER               ; L0                ; Untyped                                        ;
; CHARGE_PUMP_CURRENT           ; 2                 ; Untyped                                        ;
; LOOP_FILTER_R                 ;  1.000000         ; Untyped                                        ;
; LOOP_FILTER_C                 ; 5                 ; Untyped                                        ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999              ; Untyped                                        ;
; LOOP_FILTER_R_BITS            ; 9999              ; Untyped                                        ;
; LOOP_FILTER_C_BITS            ; 9999              ; Untyped                                        ;
; VCO_POST_SCALE                ; 0                 ; Untyped                                        ;
; CLK2_OUTPUT_FREQUENCY         ; 0                 ; Untyped                                        ;
; CLK1_OUTPUT_FREQUENCY         ; 0                 ; Untyped                                        ;
; CLK0_OUTPUT_FREQUENCY         ; 0                 ; Untyped                                        ;
; INTENDED_DEVICE_FAMILY        ; Cyclone II        ; Untyped                                        ;
; PORT_CLKENA0                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLKENA1                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLKENA2                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLKENA3                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLKENA4                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLKENA5                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_EXTCLK0                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_EXTCLK1                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_EXTCLK2                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_EXTCLK3                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLKBAD0                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLKBAD1                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLK0                     ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLK1                     ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLK2                     ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLK3                     ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLK4                     ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLK5                     ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLK6                     ; PORT_UNUSED       ; Untyped                                        ;
; PORT_CLK7                     ; PORT_UNUSED       ; Untyped                                        ;
; PORT_CLK8                     ; PORT_UNUSED       ; Untyped                                        ;
; PORT_CLK9                     ; PORT_UNUSED       ; Untyped                                        ;
; PORT_SCANDATA                 ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_SCANDATAOUT              ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_SCANDONE                 ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_ACTIVECLOCK              ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLKLOSS                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_INCLK1                   ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_INCLK0                   ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_FBIN                     ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_PLLENA                   ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLKSWITCH                ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_ARESET                   ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_PFDENA                   ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_SCANCLK                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_SCANACLR                 ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_SCANREAD                 ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_SCANWRITE                ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_LOCKED                   ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CONFIGUPDATE             ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_PHASEDONE                ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_PHASESTEP                ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_PHASEUPDOWN              ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_SCANCLKENA               ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_PHASECOUNTERSELECT       ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY ; Untyped                                        ;
; M_TEST_SOURCE                 ; 5                 ; Untyped                                        ;
; C0_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C1_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C2_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C3_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C4_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C5_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C6_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C7_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C8_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C9_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; CBXI_PARAMETER                ; altpll_80u        ; Untyped                                        ;
; VCO_FREQUENCY_CONTROL         ; AUTO              ; Untyped                                        ;
; VCO_PHASE_SHIFT_STEP          ; 0                 ; Untyped                                        ;
; WIDTH_CLOCK                   ; 6                 ; Untyped                                        ;
; WIDTH_PHASECOUNTERSELECT      ; 4                 ; Untyped                                        ;
; USING_FBMIMICBIDIR_PORT       ; OFF               ; Untyped                                        ;
; DEVICE_FAMILY                 ; Cyclone V         ; Untyped                                        ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED            ; Untyped                                        ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF               ; Untyped                                        ;
; AUTO_CARRY_CHAINS             ; ON                ; AUTO_CARRY                                     ;
; IGNORE_CARRY_BUFFERS          ; OFF               ; IGNORE_CARRY                                   ;
; AUTO_CASCADE_CHAINS           ; ON                ; AUTO_CASCADE                                   ;
; IGNORE_CASCADE_BUFFERS        ; OFF               ; IGNORE_CASCADE                                 ;
+-------------------------------+-------------------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_adapter:VGA|vga_controller:controller ;
+-------------------------+------------+-------------------------------------------------+
; Parameter Name          ; Value      ; Type                                            ;
+-------------------------+------------+-------------------------------------------------+
; BITS_PER_COLOUR_CHANNEL ; 1          ; Signed Integer                                  ;
; MONOCHROME              ; FALSE      ; String                                          ;
; RESOLUTION              ; 160x120    ; String                                          ;
; C_VERT_NUM_PIXELS       ; 0111100000 ; Unsigned Binary                                 ;
; C_VERT_SYNC_START       ; 0111101101 ; Unsigned Binary                                 ;
; C_VERT_SYNC_END         ; 0111101110 ; Unsigned Binary                                 ;
; C_VERT_TOTAL_COUNT      ; 1000001101 ; Unsigned Binary                                 ;
; C_HORZ_NUM_PIXELS       ; 1010000000 ; Unsigned Binary                                 ;
; C_HORZ_SYNC_START       ; 1010010011 ; Unsigned Binary                                 ;
; C_HORZ_SYNC_END         ; 1011110010 ; Unsigned Binary                                 ;
; C_HORZ_TOTAL_COUNT      ; 1100100000 ; Unsigned Binary                                 ;
+-------------------------+------------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_adapter:VGA|vga_controller:controller|vga_address_translator:controller_translator ;
+----------------+---------+----------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value   ; Type                                                                                                     ;
+----------------+---------+----------------------------------------------------------------------------------------------------------+
; RESOLUTION     ; 160x120 ; String                                                                                                   ;
+----------------+---------+----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: control:c0|ram40x32:r0|altsyncram:altsyncram_component ;
+------------------------------------+--------------------------------------------+-------------------+
; Parameter Name                     ; Value                                      ; Type              ;
+------------------------------------+--------------------------------------------+-------------------+
; BYTE_SIZE_BLOCK                    ; 8                                          ; Untyped           ;
; AUTO_CARRY_CHAINS                  ; ON                                         ; AUTO_CARRY        ;
; IGNORE_CARRY_BUFFERS               ; OFF                                        ; IGNORE_CARRY      ;
; AUTO_CASCADE_CHAINS                ; ON                                         ; AUTO_CASCADE      ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                        ; IGNORE_CASCADE    ;
; WIDTH_BYTEENA                      ; 1                                          ; Untyped           ;
; OPERATION_MODE                     ; SINGLE_PORT                                ; Untyped           ;
; WIDTH_A                            ; 40                                         ; Signed Integer    ;
; WIDTHAD_A                          ; 5                                          ; Signed Integer    ;
; NUMWORDS_A                         ; 32                                         ; Signed Integer    ;
; OUTDATA_REG_A                      ; UNREGISTERED                               ; Untyped           ;
; ADDRESS_ACLR_A                     ; NONE                                       ; Untyped           ;
; OUTDATA_ACLR_A                     ; NONE                                       ; Untyped           ;
; WRCONTROL_ACLR_A                   ; NONE                                       ; Untyped           ;
; INDATA_ACLR_A                      ; NONE                                       ; Untyped           ;
; BYTEENA_ACLR_A                     ; NONE                                       ; Untyped           ;
; WIDTH_B                            ; 1                                          ; Untyped           ;
; WIDTHAD_B                          ; 1                                          ; Untyped           ;
; NUMWORDS_B                         ; 1                                          ; Untyped           ;
; INDATA_REG_B                       ; CLOCK1                                     ; Untyped           ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                     ; Untyped           ;
; RDCONTROL_REG_B                    ; CLOCK1                                     ; Untyped           ;
; ADDRESS_REG_B                      ; CLOCK1                                     ; Untyped           ;
; OUTDATA_REG_B                      ; UNREGISTERED                               ; Untyped           ;
; BYTEENA_REG_B                      ; CLOCK1                                     ; Untyped           ;
; INDATA_ACLR_B                      ; NONE                                       ; Untyped           ;
; WRCONTROL_ACLR_B                   ; NONE                                       ; Untyped           ;
; ADDRESS_ACLR_B                     ; NONE                                       ; Untyped           ;
; OUTDATA_ACLR_B                     ; NONE                                       ; Untyped           ;
; RDCONTROL_ACLR_B                   ; NONE                                       ; Untyped           ;
; BYTEENA_ACLR_B                     ; NONE                                       ; Untyped           ;
; WIDTH_BYTEENA_A                    ; 1                                          ; Signed Integer    ;
; WIDTH_BYTEENA_B                    ; 1                                          ; Untyped           ;
; RAM_BLOCK_TYPE                     ; AUTO                                       ; Untyped           ;
; BYTE_SIZE                          ; 8                                          ; Untyped           ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                  ; Untyped           ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                       ; Untyped           ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                       ; Untyped           ;
; INIT_FILE                          ; ./258/proj/lab7_part2/lab7_part2/white.mif ; Untyped           ;
; INIT_FILE_LAYOUT                   ; PORT_A                                     ; Untyped           ;
; MAXIMUM_DEPTH                      ; 0                                          ; Untyped           ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                                     ; Untyped           ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                     ; Untyped           ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                                     ; Untyped           ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                     ; Untyped           ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                            ; Untyped           ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                            ; Untyped           ;
; ENABLE_ECC                         ; FALSE                                      ; Untyped           ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                      ; Untyped           ;
; WIDTH_ECCSTATUS                    ; 3                                          ; Untyped           ;
; DEVICE_FAMILY                      ; Cyclone V                                  ; Untyped           ;
; CBXI_PARAMETER                     ; altsyncram_m0r1                            ; Untyped           ;
+------------------------------------+--------------------------------------------+-------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: control:c0|onehot:o0|lpm_decode:LPM_DECODE_component ;
+------------------------+------------+-------------------------------------------------------------+
; Parameter Name         ; Value      ; Type                                                        ;
+------------------------+------------+-------------------------------------------------------------+
; LPM_WIDTH              ; 6          ; Signed Integer                                              ;
; LPM_DECODES            ; 64         ; Signed Integer                                              ;
; LPM_PIPELINE           ; 0          ; Untyped                                                     ;
; CASCADE_CHAIN          ; MANUAL     ; Untyped                                                     ;
; DEVICE_FAMILY          ; Cyclone V  ; Untyped                                                     ;
; CBXI_PARAMETER         ; decode_l5f ; Untyped                                                     ;
; AUTO_CARRY_CHAINS      ; ON         ; AUTO_CARRY                                                  ;
; IGNORE_CARRY_BUFFERS   ; OFF        ; IGNORE_CARRY                                                ;
; AUTO_CASCADE_CHAINS    ; ON         ; AUTO_CASCADE                                                ;
; IGNORE_CASCADE_BUFFERS ; OFF        ; IGNORE_CASCADE                                              ;
+------------------------+------------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                   ;
+-------------------------------------------+--------------------------------------------------------+
; Name                                      ; Value                                                  ;
+-------------------------------------------+--------------------------------------------------------+
; Number of entity instances                ; 2                                                      ;
; Entity Instance                           ; vga_adapter:VGA|altsyncram:VideoMemory                 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                              ;
;     -- WIDTH_A                            ; 3                                                      ;
;     -- NUMWORDS_A                         ; 19200                                                  ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                           ;
;     -- WIDTH_B                            ; 3                                                      ;
;     -- NUMWORDS_B                         ; 19200                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                 ;
;     -- OUTDATA_REG_B                      ; CLOCK1                                                 ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                              ;
; Entity Instance                           ; control:c0|ram40x32:r0|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                            ;
;     -- WIDTH_A                            ; 40                                                     ;
;     -- NUMWORDS_A                         ; 32                                                     ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                           ;
;     -- WIDTH_B                            ; 1                                                      ;
;     -- NUMWORDS_B                         ; 1                                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                              ;
+-------------------------------------------+--------------------------------------------------------+


+---------------------------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                                          ;
+-------------------------------+-------------------------------------------------------+
; Name                          ; Value                                                 ;
+-------------------------------+-------------------------------------------------------+
; Number of entity instances    ; 1                                                     ;
; Entity Instance               ; vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                                                ;
;     -- PLL_TYPE               ; FAST                                                  ;
;     -- PRIMARY_CLOCK          ; INCLK0                                                ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                                 ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                                     ;
;     -- VCO_MULTIPLY_BY        ; 0                                                     ;
;     -- VCO_DIVIDE_BY          ; 0                                                     ;
+-------------------------------+-------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "control:c0|onehot:o0"                                                                                                                        ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                                                      ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; data ; Input  ; Warning  ; Input port expression (1 bits) is smaller than the input port (6 bits) it drives.  Extra input bit(s) "data[5..1]" will be connected to GND. ;
; eq0  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                          ;
; eq1  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                          ;
; eq2  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                          ;
; eq3  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                          ;
; eq4  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                          ;
; eq5  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                          ;
; eq6  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                          ;
; eq7  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                          ;
; eq8  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                          ;
; eq9  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                          ;
; eq10 ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                          ;
; eq11 ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                          ;
; eq12 ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                          ;
; eq13 ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                          ;
; eq14 ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                          ;
; eq15 ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                          ;
; eq16 ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                          ;
; eq17 ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                          ;
; eq18 ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                          ;
; eq19 ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                          ;
; eq20 ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                          ;
; eq21 ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                          ;
; eq22 ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                          ;
; eq23 ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                          ;
; eq24 ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                          ;
; eq25 ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                          ;
; eq26 ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                          ;
; eq27 ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                          ;
; eq28 ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                          ;
; eq29 ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                          ;
; eq30 ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                          ;
; eq31 ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                          ;
; eq32 ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                          ;
; eq33 ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                          ;
; eq34 ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                          ;
; eq35 ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                          ;
; eq36 ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                          ;
; eq37 ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                          ;
; eq38 ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                          ;
; eq40 ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                          ;
; eq41 ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                          ;
; eq42 ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                          ;
; eq43 ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                          ;
; eq44 ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                          ;
; eq45 ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                          ;
; eq46 ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                          ;
; eq47 ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                          ;
; eq48 ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                          ;
; eq49 ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                          ;
; eq50 ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                          ;
; eq51 ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                          ;
; eq52 ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                          ;
; eq53 ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                          ;
; eq54 ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                          ;
; eq55 ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                          ;
; eq56 ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                          ;
; eq57 ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                          ;
; eq58 ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                          ;
; eq59 ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                          ;
; eq60 ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                          ;
; eq61 ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                          ;
; eq62 ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                          ;
; eq63 ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                          ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "datapath:d0|counter17:c0"                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; out[4] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "datapath:d0"                                                                              ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                             ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; life_score ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 88                          ;
;     CLR SCLR          ; 10                          ;
;     ENA               ; 31                          ;
;     ENA CLR SCLR      ; 10                          ;
;     ENA SCLR          ; 11                          ;
;     SCLR              ; 2                           ;
;     plain             ; 24                          ;
; arriav_lcell_comb     ; 459                         ;
;     arith             ; 38                          ;
;         0 data inputs ; 1                           ;
;         1 data inputs ; 29                          ;
;         2 data inputs ; 8                           ;
;     extend            ; 2                           ;
;         7 data inputs ; 2                           ;
;     normal            ; 409                         ;
;         0 data inputs ; 1                           ;
;         2 data inputs ; 22                          ;
;         3 data inputs ; 119                         ;
;         4 data inputs ; 50                          ;
;         5 data inputs ; 71                          ;
;         6 data inputs ; 146                         ;
;     shared            ; 10                          ;
;         0 data inputs ; 1                           ;
;         1 data inputs ; 2                           ;
;         2 data inputs ; 6                           ;
;         3 data inputs ; 1                           ;
; boundary_port         ; 50                          ;
; generic_pll           ; 1                           ;
; stratixv_ram_block    ; 49                          ;
;                       ;                             ;
; Max LUT depth         ; 8.00                        ;
; Average LUT depth     ; 4.37                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:01     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition
    Info: Processing started: Sun Mar 31 13:18:02 2019
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off part2 -c part2
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 5 design units, including 5 entities, in source file control.v
    Info (12023): Found entity 1: onehot File: /h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /onehot.v Line: 40
    Info (12023): Found entity 2: control File: /h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /control.v Line: 3
    Info (12023): Found entity 3: counter16 File: /h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /control.v Line: 387
    Info (12023): Found entity 4: counter40 File: /h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /control.v Line: 405
    Info (12023): Found entity 5: counter30 File: /h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /control.v Line: 423
Info (12021): Found 2 design units, including 2 entities, in source file datapath.v
    Info (12023): Found entity 1: datapath File: /h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /datapath.v Line: 1
    Info (12023): Found entity 2: counter17 File: /h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /datapath.v Line: 61
Info (12021): Found 2 design units, including 2 entities, in source file part2.v
    Info (12023): Found entity 1: part2 File: /h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /part2.v Line: 4
    Info (12023): Found entity 2: try File: /h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /part2.v Line: 118
Warning (10236): Verilog HDL Implicit Net warning at control.v(283): created implicit net for "reset30w" File: /h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /control.v Line: 283
Warning (10236): Verilog HDL Implicit Net warning at control.v(300): created implicit net for "set_value" File: /h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /control.v Line: 300
Warning (10236): Verilog HDL Implicit Net warning at control.v(368): created implicit net for "bitmask" File: /h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /control.v Line: 368
Info (12127): Elaborating entity "part2" for the top level hierarchy
Warning (12125): Using design file vga_adapter.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: vga_adapter File: /h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /vga_adapter.v Line: 78
Info (12128): Elaborating entity "vga_adapter" for hierarchy "vga_adapter:VGA" File: /h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /part2.v Line: 67
Warning (12125): Using design file vga_address_translator.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: vga_address_translator File: /h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /vga_address_translator.v Line: 4
Info (12128): Elaborating entity "vga_address_translator" for hierarchy "vga_adapter:VGA|vga_address_translator:user_input_translator" File: /h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /vga_adapter.v Line: 192
Info (12128): Elaborating entity "altsyncram" for hierarchy "vga_adapter:VGA|altsyncram:VideoMemory" File: /h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /vga_adapter.v Line: 213
Info (12130): Elaborated megafunction instantiation "vga_adapter:VGA|altsyncram:VideoMemory" File: /h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /vga_adapter.v Line: 213
Info (12133): Instantiated megafunction "vga_adapter:VGA|altsyncram:VideoMemory" with the following parameter: File: /h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /vga_adapter.v Line: 213
    Info (12134): Parameter "WIDTH_A" = "3"
    Info (12134): Parameter "WIDTH_B" = "3"
    Info (12134): Parameter "INTENDED_DEVICE_FAMILY" = "Cyclone II"
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTHAD_A" = "15"
    Info (12134): Parameter "NUMWORDS_A" = "19200"
    Info (12134): Parameter "WIDTHAD_B" = "15"
    Info (12134): Parameter "NUMWORDS_B" = "19200"
    Info (12134): Parameter "OUTDATA_REG_B" = "CLOCK1"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK1"
    Info (12134): Parameter "CLOCK_ENABLE_INPUT_A" = "BYPASS"
    Info (12134): Parameter "CLOCK_ENABLE_INPUT_B" = "BYPASS"
    Info (12134): Parameter "CLOCK_ENABLE_OUTPUT_B" = "BYPASS"
    Info (12134): Parameter "POWER_UP_UNINITIALIZED" = "FALSE"
    Info (12134): Parameter "INIT_FILE" = "black.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_m6m1.tdf
    Info (12023): Found entity 1: altsyncram_m6m1 File: /h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /db/altsyncram_m6m1.tdf Line: 34
Info (12128): Elaborating entity "altsyncram_m6m1" for hierarchy "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_m6m1:auto_generated" File: /s/appspace/quartus/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_7la.tdf
    Info (12023): Found entity 1: decode_7la File: /h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /db/decode_7la.tdf Line: 23
Info (12128): Elaborating entity "decode_7la" for hierarchy "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_m6m1:auto_generated|decode_7la:decode2" File: /h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /db/altsyncram_m6m1.tdf Line: 47
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_01a.tdf
    Info (12023): Found entity 1: decode_01a File: /h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /db/decode_01a.tdf Line: 23
Info (12128): Elaborating entity "decode_01a" for hierarchy "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_m6m1:auto_generated|decode_01a:rden_decode_b" File: /h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /db/altsyncram_m6m1.tdf Line: 48
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_ifb.tdf
    Info (12023): Found entity 1: mux_ifb File: /h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /db/mux_ifb.tdf Line: 23
Info (12128): Elaborating entity "mux_ifb" for hierarchy "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_m6m1:auto_generated|mux_ifb:mux3" File: /h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /db/altsyncram_m6m1.tdf Line: 50
Warning (12125): Using design file vga_pll.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: vga_pll File: /h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /vga_pll.v Line: 36
Info (12128): Elaborating entity "vga_pll" for hierarchy "vga_adapter:VGA|vga_pll:mypll" File: /h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /vga_adapter.v Line: 231
Info (12128): Elaborating entity "altpll" for hierarchy "vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component" File: /h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /vga_pll.v Line: 53
Info (12130): Elaborated megafunction instantiation "vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component" File: /h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /vga_pll.v Line: 53
Info (12133): Instantiated megafunction "vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component" with the following parameter: File: /h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /vga_pll.v Line: 53
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "pll_type" = "FAST"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "primary_clock" = "INCLK0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "clk0_divide_by" = "2"
    Info (12134): Parameter "clk0_multiply_by" = "1"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
Info (12021): Found 1 design units, including 1 entities, in source file db/altpll_80u.tdf
    Info (12023): Found entity 1: altpll_80u File: /h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /db/altpll_80u.tdf Line: 26
Info (12128): Elaborating entity "altpll_80u" for hierarchy "vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component|altpll_80u:auto_generated" File: /s/appspace/quartus/quartus/libraries/megafunctions/altpll.tdf Line: 898
Warning (12125): Using design file vga_controller.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: vga_controller File: /h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /vga_controller.v Line: 9
Info (12128): Elaborating entity "vga_controller" for hierarchy "vga_adapter:VGA|vga_controller:controller" File: /h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /vga_adapter.v Line: 252
Info (12128): Elaborating entity "datapath" for hierarchy "datapath:d0" File: /h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /part2.v Line: 93
Warning (10230): Verilog HDL assignment warning at datapath.v(35): truncated value with size 32 to match size of target (8) File: /h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /datapath.v Line: 35
Warning (10230): Verilog HDL assignment warning at datapath.v(36): truncated value with size 32 to match size of target (12) File: /h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /datapath.v Line: 36
Warning (10230): Verilog HDL assignment warning at datapath.v(38): truncated value with size 32 to match size of target (7) File: /h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /datapath.v Line: 38
Warning (10230): Verilog HDL assignment warning at datapath.v(40): truncated value with size 32 to match size of target (3) File: /h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /datapath.v Line: 40
Warning (10230): Verilog HDL assignment warning at datapath.v(44): truncated value with size 5 to match size of target (4) File: /h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /datapath.v Line: 44
Info (12128): Elaborating entity "counter17" for hierarchy "datapath:d0|counter17:c0" File: /h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /datapath.v Line: 51
Info (12128): Elaborating entity "control" for hierarchy "control:c0" File: /h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /part2.v Line: 115
Warning (10036): Verilog HDL or VHDL warning at control.v(23): object "current_reg" assigned a value but never read File: /h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /control.v Line: 23
Warning (10240): Verilog HDL Always Construct warning at control.v(68): inferring latch(es) for variable "preset_state", which holds its previous value in one or more paths through the always construct File: /h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /control.v Line: 68
Warning (10230): Verilog HDL assignment warning at control.v(173): truncated value with size 32 to match size of target (4) File: /h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /control.v Line: 173
Warning (10230): Verilog HDL assignment warning at control.v(176): truncated value with size 5 to match size of target (4) File: /h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /control.v Line: 176
Warning (10230): Verilog HDL assignment warning at control.v(180): truncated value with size 32 to match size of target (4) File: /h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /control.v Line: 180
Warning (10230): Verilog HDL assignment warning at control.v(187): truncated value with size 32 to match size of target (3) File: /h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /control.v Line: 187
Warning (10230): Verilog HDL assignment warning at control.v(188): truncated value with size 32 to match size of target (3) File: /h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /control.v Line: 188
Warning (10230): Verilog HDL assignment warning at control.v(191): truncated value with size 32 to match size of target (3) File: /h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /control.v Line: 191
Warning (10230): Verilog HDL assignment warning at control.v(195): truncated value with size 32 to match size of target (3) File: /h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /control.v Line: 195
Warning (10230): Verilog HDL assignment warning at control.v(197): truncated value with size 32 to match size of target (3) File: /h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /control.v Line: 197
Warning (10230): Verilog HDL assignment warning at control.v(202): truncated value with size 32 to match size of target (3) File: /h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /control.v Line: 202
Warning (10230): Verilog HDL assignment warning at control.v(203): truncated value with size 32 to match size of target (3) File: /h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /control.v Line: 203
Warning (10230): Verilog HDL assignment warning at control.v(205): truncated value with size 32 to match size of target (3) File: /h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /control.v Line: 205
Warning (10270): Verilog HDL Case Statement warning at control.v(170): incomplete case statement has no default case item File: /h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /control.v Line: 170
Warning (10240): Verilog HDL Always Construct warning at control.v(85): inferring latch(es) for variable "check_set", which holds its previous value in one or more paths through the always construct File: /h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /control.v Line: 85
Warning (10240): Verilog HDL Always Construct warning at control.v(85): inferring latch(es) for variable "reg_below", which holds its previous value in one or more paths through the always construct File: /h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /control.v Line: 85
Warning (10240): Verilog HDL Always Construct warning at control.v(85): inferring latch(es) for variable "register_logic", which holds its previous value in one or more paths through the always construct File: /h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /control.v Line: 85
Warning (10240): Verilog HDL Always Construct warning at control.v(85): inferring latch(es) for variable "reg_above", which holds its previous value in one or more paths through the always construct File: /h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /control.v Line: 85
Warning (10230): Verilog HDL assignment warning at control.v(255): truncated value with size 32 to match size of target (1) File: /h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /control.v Line: 255
Warning (10230): Verilog HDL assignment warning at control.v(264): truncated value with size 32 to match size of target (1) File: /h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /control.v Line: 264
Warning (10230): Verilog HDL assignment warning at control.v(274): truncated value with size 32 to match size of target (1) File: /h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /control.v Line: 274
Warning (10230): Verilog HDL assignment warning at control.v(283): truncated value with size 32 to match size of target (1) File: /h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /control.v Line: 283
Warning (10230): Verilog HDL assignment warning at control.v(300): truncated value with size 6 to match size of target (1) File: /h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /control.v Line: 300
Warning (10230): Verilog HDL assignment warning at control.v(368): truncated value with size 40 to match size of target (1) File: /h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /control.v Line: 368
Info (10041): Inferred latch for "reg_above[0]" at control.v(85) File: /h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /control.v Line: 85
Info (10041): Inferred latch for "reg_above[1]" at control.v(85) File: /h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /control.v Line: 85
Info (10041): Inferred latch for "reg_above[2]" at control.v(85) File: /h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /control.v Line: 85
Info (10041): Inferred latch for "reg_above[3]" at control.v(85) File: /h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /control.v Line: 85
Info (10041): Inferred latch for "reg_above[4]" at control.v(85) File: /h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /control.v Line: 85
Info (10041): Inferred latch for "reg_above[5]" at control.v(85) File: /h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /control.v Line: 85
Info (10041): Inferred latch for "reg_above[6]" at control.v(85) File: /h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /control.v Line: 85
Info (10041): Inferred latch for "reg_above[7]" at control.v(85) File: /h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /control.v Line: 85
Info (10041): Inferred latch for "reg_above[8]" at control.v(85) File: /h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /control.v Line: 85
Info (10041): Inferred latch for "reg_above[9]" at control.v(85) File: /h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /control.v Line: 85
Info (10041): Inferred latch for "reg_above[10]" at control.v(85) File: /h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /control.v Line: 85
Info (10041): Inferred latch for "reg_above[11]" at control.v(85) File: /h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /control.v Line: 85
Info (10041): Inferred latch for "reg_above[12]" at control.v(85) File: /h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /control.v Line: 85
Info (10041): Inferred latch for "reg_above[13]" at control.v(85) File: /h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /control.v Line: 85
Info (10041): Inferred latch for "reg_above[14]" at control.v(85) File: /h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /control.v Line: 85
Info (10041): Inferred latch for "reg_above[15]" at control.v(85) File: /h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /control.v Line: 85
Info (10041): Inferred latch for "reg_above[16]" at control.v(85) File: /h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /control.v Line: 85
Info (10041): Inferred latch for "reg_above[17]" at control.v(85) File: /h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /control.v Line: 85
Info (10041): Inferred latch for "reg_above[18]" at control.v(85) File: /h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /control.v Line: 85
Info (10041): Inferred latch for "reg_above[19]" at control.v(85) File: /h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /control.v Line: 85
Info (10041): Inferred latch for "reg_above[20]" at control.v(85) File: /h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /control.v Line: 85
Info (10041): Inferred latch for "reg_above[21]" at control.v(85) File: /h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /control.v Line: 85
Info (10041): Inferred latch for "reg_above[22]" at control.v(85) File: /h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /control.v Line: 85
Info (10041): Inferred latch for "reg_above[23]" at control.v(85) File: /h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /control.v Line: 85
Info (10041): Inferred latch for "reg_above[24]" at control.v(85) File: /h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /control.v Line: 85
Info (10041): Inferred latch for "reg_above[25]" at control.v(85) File: /h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /control.v Line: 85
Info (10041): Inferred latch for "reg_above[26]" at control.v(85) File: /h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /control.v Line: 85
Info (10041): Inferred latch for "reg_above[27]" at control.v(85) File: /h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /control.v Line: 85
Info (10041): Inferred latch for "reg_above[28]" at control.v(85) File: /h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /control.v Line: 85
Info (10041): Inferred latch for "reg_above[29]" at control.v(85) File: /h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /control.v Line: 85
Info (10041): Inferred latch for "reg_above[30]" at control.v(85) File: /h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /control.v Line: 85
Info (10041): Inferred latch for "reg_above[31]" at control.v(85) File: /h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /control.v Line: 85
Info (10041): Inferred latch for "reg_above[32]" at control.v(85) File: /h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /control.v Line: 85
Info (10041): Inferred latch for "reg_above[33]" at control.v(85) File: /h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /control.v Line: 85
Info (10041): Inferred latch for "reg_above[34]" at control.v(85) File: /h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /control.v Line: 85
Info (10041): Inferred latch for "reg_above[35]" at control.v(85) File: /h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /control.v Line: 85
Info (10041): Inferred latch for "reg_above[36]" at control.v(85) File: /h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /control.v Line: 85
Info (10041): Inferred latch for "reg_above[37]" at control.v(85) File: /h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /control.v Line: 85
Info (10041): Inferred latch for "reg_above[38]" at control.v(85) File: /h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /control.v Line: 85
Info (10041): Inferred latch for "reg_above[39]" at control.v(85) File: /h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /control.v Line: 85
Info (10041): Inferred latch for "register_logic[0]" at control.v(85) File: /h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /control.v Line: 85
Info (10041): Inferred latch for "register_logic[1]" at control.v(85) File: /h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /control.v Line: 85
Info (10041): Inferred latch for "register_logic[2]" at control.v(85) File: /h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /control.v Line: 85
Info (10041): Inferred latch for "register_logic[3]" at control.v(85) File: /h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /control.v Line: 85
Info (10041): Inferred latch for "reg_below[0]" at control.v(85) File: /h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /control.v Line: 85
Info (10041): Inferred latch for "reg_below[1]" at control.v(85) File: /h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /control.v Line: 85
Info (10041): Inferred latch for "reg_below[2]" at control.v(85) File: /h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /control.v Line: 85
Info (10041): Inferred latch for "reg_below[3]" at control.v(85) File: /h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /control.v Line: 85
Info (10041): Inferred latch for "reg_below[4]" at control.v(85) File: /h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /control.v Line: 85
Info (10041): Inferred latch for "reg_below[5]" at control.v(85) File: /h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /control.v Line: 85
Info (10041): Inferred latch for "reg_below[6]" at control.v(85) File: /h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /control.v Line: 85
Info (10041): Inferred latch for "reg_below[7]" at control.v(85) File: /h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /control.v Line: 85
Info (10041): Inferred latch for "reg_below[8]" at control.v(85) File: /h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /control.v Line: 85
Info (10041): Inferred latch for "reg_below[9]" at control.v(85) File: /h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /control.v Line: 85
Info (10041): Inferred latch for "reg_below[10]" at control.v(85) File: /h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /control.v Line: 85
Info (10041): Inferred latch for "reg_below[11]" at control.v(85) File: /h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /control.v Line: 85
Info (10041): Inferred latch for "reg_below[12]" at control.v(85) File: /h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /control.v Line: 85
Info (10041): Inferred latch for "reg_below[13]" at control.v(85) File: /h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /control.v Line: 85
Info (10041): Inferred latch for "reg_below[14]" at control.v(85) File: /h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /control.v Line: 85
Info (10041): Inferred latch for "reg_below[15]" at control.v(85) File: /h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /control.v Line: 85
Info (10041): Inferred latch for "reg_below[16]" at control.v(85) File: /h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /control.v Line: 85
Info (10041): Inferred latch for "reg_below[17]" at control.v(85) File: /h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /control.v Line: 85
Info (10041): Inferred latch for "reg_below[18]" at control.v(85) File: /h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /control.v Line: 85
Info (10041): Inferred latch for "reg_below[19]" at control.v(85) File: /h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /control.v Line: 85
Info (10041): Inferred latch for "reg_below[20]" at control.v(85) File: /h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /control.v Line: 85
Info (10041): Inferred latch for "reg_below[21]" at control.v(85) File: /h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /control.v Line: 85
Info (10041): Inferred latch for "reg_below[22]" at control.v(85) File: /h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /control.v Line: 85
Info (10041): Inferred latch for "reg_below[23]" at control.v(85) File: /h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /control.v Line: 85
Info (10041): Inferred latch for "reg_below[24]" at control.v(85) File: /h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /control.v Line: 85
Info (10041): Inferred latch for "reg_below[25]" at control.v(85) File: /h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /control.v Line: 85
Info (10041): Inferred latch for "reg_below[26]" at control.v(85) File: /h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /control.v Line: 85
Info (10041): Inferred latch for "reg_below[27]" at control.v(85) File: /h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /control.v Line: 85
Info (10041): Inferred latch for "reg_below[28]" at control.v(85) File: /h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /control.v Line: 85
Info (10041): Inferred latch for "reg_below[29]" at control.v(85) File: /h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /control.v Line: 85
Info (10041): Inferred latch for "reg_below[30]" at control.v(85) File: /h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /control.v Line: 85
Info (10041): Inferred latch for "reg_below[31]" at control.v(85) File: /h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /control.v Line: 85
Info (10041): Inferred latch for "reg_below[32]" at control.v(85) File: /h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /control.v Line: 85
Info (10041): Inferred latch for "reg_below[33]" at control.v(85) File: /h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /control.v Line: 85
Info (10041): Inferred latch for "reg_below[34]" at control.v(85) File: /h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /control.v Line: 85
Info (10041): Inferred latch for "reg_below[35]" at control.v(85) File: /h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /control.v Line: 85
Info (10041): Inferred latch for "reg_below[36]" at control.v(85) File: /h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /control.v Line: 85
Info (10041): Inferred latch for "reg_below[37]" at control.v(85) File: /h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /control.v Line: 85
Info (10041): Inferred latch for "reg_below[38]" at control.v(85) File: /h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /control.v Line: 85
Info (10041): Inferred latch for "reg_below[39]" at control.v(85) File: /h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /control.v Line: 85
Info (10041): Inferred latch for "check_set" at control.v(85) File: /h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /control.v Line: 85
Info (10041): Inferred latch for "preset_state.P_CLEAR" at control.v(70) File: /h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /control.v Line: 70
Info (10041): Inferred latch for "preset_state.P_GUN" at control.v(70) File: /h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /control.v Line: 70
Info (10041): Inferred latch for "preset_state.P_SPACE" at control.v(70) File: /h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /control.v Line: 70
Info (10041): Inferred latch for "preset_state.P_TUMBLE" at control.v(70) File: /h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /control.v Line: 70
Info (10041): Inferred latch for "preset_state.P_EXPLODE" at control.v(70) File: /h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /control.v Line: 70
Info (10041): Inferred latch for "preset_state.P_GLIDE" at control.v(70) File: /h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /control.v Line: 70
Info (12128): Elaborating entity "counter16" for hierarchy "control:c0|counter16:logic_1" File: /h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /control.v Line: 234
Info (12128): Elaborating entity "counter40" for hierarchy "control:c0|counter40:c3" File: /h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /control.v Line: 243
Info (12128): Elaborating entity "counter30" for hierarchy "control:c0|counter30:c30l" File: /h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /control.v Line: 252
Warning (12125): Using design file ram40x32.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: ram40x32 File: /h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /ram40x32.v Line: 40
Info (12128): Elaborating entity "ram40x32" for hierarchy "control:c0|ram40x32:r0" File: /h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /control.v Line: 298
Info (12128): Elaborating entity "altsyncram" for hierarchy "control:c0|ram40x32:r0|altsyncram:altsyncram_component" File: /h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /ram40x32.v Line: 86
Info (12130): Elaborated megafunction instantiation "control:c0|ram40x32:r0|altsyncram:altsyncram_component" File: /h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /ram40x32.v Line: 86
Info (12133): Instantiated megafunction "control:c0|ram40x32:r0|altsyncram:altsyncram_component" with the following parameter: File: /h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /ram40x32.v Line: 86
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "./258/proj/lab7_part2/lab7_part2/white.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "32"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "5"
    Info (12134): Parameter "width_a" = "40"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_m0r1.tdf
    Info (12023): Found entity 1: altsyncram_m0r1 File: /h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /db/altsyncram_m0r1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_m0r1" for hierarchy "control:c0|ram40x32:r0|altsyncram:altsyncram_component|altsyncram_m0r1:auto_generated" File: /s/appspace/quartus/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "onehot" for hierarchy "control:c0|onehot:o0" File: /h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /control.v Line: 367
Info (12128): Elaborating entity "lpm_decode" for hierarchy "control:c0|onehot:o0|lpm_decode:LPM_DECODE_component" File: /h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /onehot.v Line: 313
Info (12130): Elaborated megafunction instantiation "control:c0|onehot:o0|lpm_decode:LPM_DECODE_component" File: /h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /onehot.v Line: 313
Info (12133): Instantiated megafunction "control:c0|onehot:o0|lpm_decode:LPM_DECODE_component" with the following parameter: File: /h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /onehot.v Line: 313
    Info (12134): Parameter "lpm_decodes" = "64"
    Info (12134): Parameter "lpm_type" = "LPM_DECODE"
    Info (12134): Parameter "lpm_width" = "6"
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_l5f.tdf
    Info (12023): Found entity 1: decode_l5f File: /h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /db/decode_l5f.tdf Line: 23
Info (12128): Elaborating entity "decode_l5f" for hierarchy "control:c0|onehot:o0|lpm_decode:LPM_DECODE_component|decode_l5f:auto_generated" File: /s/appspace/quartus/quartus/libraries/megafunctions/lpm_decode.tdf Line: 77
Warning (12241): 1 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13012): Latch control:c0|check_set has unsafe behavior File: /h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /control.v Line: 22
    Warning (13013): Ports D and ENA on the latch are fed by the same signal control:c0|current_state.S_LOAD_PRESET File: /h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /control.v Line: 29
Warning (13012): Latch control:c0|register_logic[0] has unsafe behavior File: /h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /control.v Line: 85
    Warning (13013): Ports D and ENA on the latch are fed by the same signal control:c0|counter30:c30l|out[0] File: /h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /control.v Line: 427
Warning (13012): Latch control:c0|register_logic[1] has unsafe behavior File: /h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /control.v Line: 85
    Warning (13013): Ports D and ENA on the latch are fed by the same signal control:c0|counter16:logic_1|out[2] File: /h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /control.v Line: 391
Warning (13012): Latch control:c0|register_logic[2] has unsafe behavior File: /h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /control.v Line: 85
    Warning (13013): Ports D and ENA on the latch are fed by the same signal control:c0|counter16:logic_1|out[2] File: /h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /control.v Line: 391
Warning (13012): Latch control:c0|register_logic[3] has unsafe behavior File: /h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /control.v Line: 85
    Warning (13013): Ports D and ENA on the latch are fed by the same signal control:c0|counter16:logic_1|out[2] File: /h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /control.v Line: 391
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "VGA_SYNC_N" is stuck at VCC File: /h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /part2.v Line: 31
Info (286030): Timing-Driven Synthesis is running
Info (17049): 2 registers lost all their fanouts during netlist optimizations.
Info (144001): Generated suppressed messages file /h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /output_files/part2.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 5 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Warning: RST port on the PLL is not properly connected on instance vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component|altpll_80u:auto_generated|generic_pll1. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock. File: /h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /db/altpll_80u.tdf Line: 34
    Info: Must be connected
Warning (21074): Design contains 6 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "SW[4]" File: /h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /part2.v Line: 22
    Warning (15610): No output dependent on input pin "SW[5]" File: /h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /part2.v Line: 22
    Warning (15610): No output dependent on input pin "SW[6]" File: /h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /part2.v Line: 22
    Warning (15610): No output dependent on input pin "SW[7]" File: /h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /part2.v Line: 22
    Warning (15610): No output dependent on input pin "SW[8]" File: /h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /part2.v Line: 22
    Warning (15610): No output dependent on input pin "SW[9]" File: /h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /part2.v Line: 22
Info (21057): Implemented 576 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 15 input pins
    Info (21059): Implemented 35 output pins
    Info (21061): Implemented 476 logic cells
    Info (21064): Implemented 49 RAM segments
    Info (21065): Implemented 1 PLLs
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 59 warnings
    Info: Peak virtual memory: 1109 megabytes
    Info: Processing ended: Sun Mar 31 13:19:03 2019
    Info: Elapsed time: 00:01:01
    Info: Total CPU time (on all processors): 00:00:24


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in /h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /output_files/part2.map.smsg.


