# ******************************************************************************

# iCEcube Static Timer

# Version:            2017.08.27940

# Build Date:         Sep 11 2017 16:53:46

# File Generated:     Jun 25 2018 11:13:00

# Purpose:            Timing Report with critical paths info

# Copyright (C) 2006-2010 by Lattice Semiconductor Corp. All rights reserved.

# ******************************************************************************

Device: iCE40HX4K
Derating factors (Best:Typical:Worst) :-  ( 0.559825 : 0.623363 : 0.703138 )
Derating factor used to generate this timing report:  Worst
Based on the following operating conditions 
Junction Temperature(degree Celsius): 100
Core Voltage(V): 1.14
Process Corner:  Worst
NOTE:
Please check both worst-case and best-case scenarios for "Setup Times" 
and "Hold Times" checks
 #####################################################################
                    Table of Contents
 =====================================================================
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup Times
		3.2::Clock to Out
		3.3::Pad to Pad
		3.4::Hold Times
		3.5::Minimum Clock to Out
		3.6::Minimum Pad To Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for SPI_MASTER|CLK
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (SPI_MASTER|CLK:R vs. SPI_MASTER|CLK:R)
	6::Path Details for DataSheet
		6.1::Setup Times Path Details
			6.1.1::Path details for port: DIN[0]
			6.1.2::Path details for port: DIN[1]
			6.1.3::Path details for port: DIN[2]
			6.1.4::Path details for port: DIN[3]
			6.1.5::Path details for port: DIN[4]
			6.1.6::Path details for port: DIN[5]
			6.1.7::Path details for port: DIN[6]
			6.1.8::Path details for port: DIN[7]
			6.1.9::Path details for port: DIN_LAST
			6.1.10::Path details for port: DIN_VLD
			6.1.11::Path details for port: MISO
			6.1.12::Path details for port: RST
		6.2::Clock to Out Path Details
			6.2.1::Path details for port: CS_N[0]
			6.2.2::Path details for port: DOUT[0]
			6.2.3::Path details for port: DOUT[1]
			6.2.4::Path details for port: DOUT[2]
			6.2.5::Path details for port: DOUT[3]
			6.2.6::Path details for port: DOUT[4]
			6.2.7::Path details for port: DOUT[5]
			6.2.8::Path details for port: DOUT[6]
			6.2.9::Path details for port: DOUT[7]
			6.2.10::Path details for port: DOUT_VLD
			6.2.11::Path details for port: MOSI
			6.2.12::Path details for port: READY
			6.2.13::Path details for port: SCLK
		6.3::PI to PO Path Details
		6.4::Hold Times Path Details
			6.4.1::Path details for port: DIN[0]
			6.4.2::Path details for port: DIN[1]
			6.4.3::Path details for port: DIN[2]
			6.4.4::Path details for port: DIN[3]
			6.4.5::Path details for port: DIN[4]
			6.4.6::Path details for port: DIN[5]
			6.4.7::Path details for port: DIN[6]
			6.4.8::Path details for port: DIN[7]
			6.4.9::Path details for port: DIN_LAST
			6.4.10::Path details for port: DIN_VLD
			6.4.11::Path details for port: MISO
			6.4.12::Path details for port: RST
		6.5::Minimum Clock to Out Path Details
			6.5.1::Path details for port: CS_N[0]
			6.5.2::Path details for port: DOUT[0]
			6.5.3::Path details for port: DOUT[1]
			6.5.4::Path details for port: DOUT[2]
			6.5.5::Path details for port: DOUT[3]
			6.5.6::Path details for port: DOUT[4]
			6.5.7::Path details for port: DOUT[5]
			6.5.8::Path details for port: DOUT[6]
			6.5.9::Path details for port: DOUT[7]
			6.5.10::Path details for port: DOUT_VLD
			6.5.11::Path details for port: MOSI
			6.5.12::Path details for port: READY
			6.5.13::Path details for port: SCLK
		6.6::Minimum Pad To Pad Path Details
 =====================================================================
                    End of Table of Contents
 #####################################################################

 #####################################################################
                    1::Clock Frequency Summary
 =====================================================================
Number of clocks: 1
Clock: SPI_MASTER|CLK  | Frequency: 240.24 MHz  | Target: 1.00 MHz  | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock    Capture Clock   Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
--------------  --------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
SPI_MASTER|CLK  SPI_MASTER|CLK  1e+006           995837      N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

                        3.1::Setup Times
                        ----------------

Data Port  Clock Port                     Setup Times  Clock Reference:Phase  
---------  -----------------------------  -----------  ---------------------  
DIN[0]     ipInertedIOPad_CLK_preio/DIN0  1370         SPI_MASTER|CLK:R       
DIN[1]     ipInertedIOPad_CLK_preio/DIN0  998          SPI_MASTER|CLK:R       
DIN[2]     ipInertedIOPad_CLK_preio/DIN0  1370         SPI_MASTER|CLK:R       
DIN[3]     ipInertedIOPad_CLK_preio/DIN0  998          SPI_MASTER|CLK:R       
DIN[4]     ipInertedIOPad_CLK_preio/DIN0  1630         SPI_MASTER|CLK:R       
DIN[5]     ipInertedIOPad_CLK_preio/DIN0  998          SPI_MASTER|CLK:R       
DIN[6]     ipInertedIOPad_CLK_preio/DIN0  1363         SPI_MASTER|CLK:R       
DIN[7]     ipInertedIOPad_CLK_preio/DIN0  1209         SPI_MASTER|CLK:R       
DIN_LAST   ipInertedIOPad_CLK_preio/DIN0  229          SPI_MASTER|CLK:R       
DIN_VLD    ipInertedIOPad_CLK_preio/DIN0  2429         SPI_MASTER|CLK:R       
MISO       ipInertedIOPad_CLK_preio/DIN0  918          SPI_MASTER|CLK:R       
RST        ipInertedIOPad_CLK_preio/DIN0  3163         SPI_MASTER|CLK:R       


                       3.2::Clock to Out
                       -----------------

Data Port  Clock Port                     Clock to Out  Clock Reference:Phase  
---------  -----------------------------  ------------  ---------------------  
CS_N[0]    ipInertedIOPad_CLK_preio/DIN0  11468         SPI_MASTER|CLK:R       
DOUT[0]    ipInertedIOPad_CLK_preio/DIN0  8951          SPI_MASTER|CLK:R       
DOUT[1]    ipInertedIOPad_CLK_preio/DIN0  8571          SPI_MASTER|CLK:R       
DOUT[2]    ipInertedIOPad_CLK_preio/DIN0  8571          SPI_MASTER|CLK:R       
DOUT[3]    ipInertedIOPad_CLK_preio/DIN0  9014          SPI_MASTER|CLK:R       
DOUT[4]    ipInertedIOPad_CLK_preio/DIN0  8986          SPI_MASTER|CLK:R       
DOUT[5]    ipInertedIOPad_CLK_preio/DIN0  9232          SPI_MASTER|CLK:R       
DOUT[6]    ipInertedIOPad_CLK_preio/DIN0  9316          SPI_MASTER|CLK:R       
DOUT[7]    ipInertedIOPad_CLK_preio/DIN0  9562          SPI_MASTER|CLK:R       
DOUT_VLD   ipInertedIOPad_CLK_preio/DIN0  9752          SPI_MASTER|CLK:R       
MOSI       ipInertedIOPad_CLK_preio/DIN0  9562          SPI_MASTER|CLK:R       
READY      ipInertedIOPad_CLK_preio/DIN0  9197          SPI_MASTER|CLK:R       
SCLK       ipInertedIOPad_CLK_preio/DIN0  8937          SPI_MASTER|CLK:R       


                         3.3::Pad to Pad
                         ---------------

Port Name (Input)  Port Name (Output)  Pad to Pad  
-----------------  ------------------  ----------  


                         3.4::Hold Times
                         ---------------

Data Port  Clock Port                     Hold Times  Clock Reference:Phase  
---------  -----------------------------  ----------  ---------------------  
DIN[0]     ipInertedIOPad_CLK_preio/DIN0  -765        SPI_MASTER|CLK:R       
DIN[1]     ipInertedIOPad_CLK_preio/DIN0  -448        SPI_MASTER|CLK:R       
DIN[2]     ipInertedIOPad_CLK_preio/DIN0  -765        SPI_MASTER|CLK:R       
DIN[3]     ipInertedIOPad_CLK_preio/DIN0  -448        SPI_MASTER|CLK:R       
DIN[4]     ipInertedIOPad_CLK_preio/DIN0  -1025       SPI_MASTER|CLK:R       
DIN[5]     ipInertedIOPad_CLK_preio/DIN0  -448        SPI_MASTER|CLK:R       
DIN[6]     ipInertedIOPad_CLK_preio/DIN0  -722        SPI_MASTER|CLK:R       
DIN[7]     ipInertedIOPad_CLK_preio/DIN0  -652        SPI_MASTER|CLK:R       
DIN_LAST   ipInertedIOPad_CLK_preio/DIN0  454         SPI_MASTER|CLK:R       
DIN_VLD    ipInertedIOPad_CLK_preio/DIN0  103         SPI_MASTER|CLK:R       
MISO       ipInertedIOPad_CLK_preio/DIN0  -368        SPI_MASTER|CLK:R       
RST        ipInertedIOPad_CLK_preio/DIN0  -337        SPI_MASTER|CLK:R       


               3.5::Minimum Clock to Out
               -------------------------

Data Port  Clock Port                     Minimum Clock to Out  Clock Reference:Phase  
---------  -----------------------------  --------------------  ---------------------  
CS_N[0]    ipInertedIOPad_CLK_preio/DIN0  10000                 SPI_MASTER|CLK:R       
DOUT[0]    ipInertedIOPad_CLK_preio/DIN0  8538                  SPI_MASTER|CLK:R       
DOUT[1]    ipInertedIOPad_CLK_preio/DIN0  8151                  SPI_MASTER|CLK:R       
DOUT[2]    ipInertedIOPad_CLK_preio/DIN0  8151                  SPI_MASTER|CLK:R       
DOUT[3]    ipInertedIOPad_CLK_preio/DIN0  8587                  SPI_MASTER|CLK:R       
DOUT[4]    ipInertedIOPad_CLK_preio/DIN0  8559                  SPI_MASTER|CLK:R       
DOUT[5]    ipInertedIOPad_CLK_preio/DIN0  8812                  SPI_MASTER|CLK:R       
DOUT[6]    ipInertedIOPad_CLK_preio/DIN0  8896                  SPI_MASTER|CLK:R       
DOUT[7]    ipInertedIOPad_CLK_preio/DIN0  9093                  SPI_MASTER|CLK:R       
DOUT_VLD   ipInertedIOPad_CLK_preio/DIN0  9290                  SPI_MASTER|CLK:R       
MOSI       ipInertedIOPad_CLK_preio/DIN0  9093                  SPI_MASTER|CLK:R       
READY      ipInertedIOPad_CLK_preio/DIN0  8791                  SPI_MASTER|CLK:R       
SCLK       ipInertedIOPad_CLK_preio/DIN0  8502                  SPI_MASTER|CLK:R       


                 3.6::Minimum Pad To Pad
                 -----------------------

Port Name (Input)  Port Name (Output)  Minimum Pad To Pad  
-----------------  ------------------  ------------------  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for SPI_MASTER|CLK
********************************************
Clock: SPI_MASTER|CLK
Frequency: 240.24 MHz | Target: 1.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sys_clk_cnt_212__i0_LC_3_9_5/lcout
Path End         : bit_cnt__i1_LC_2_8_1/ce
Capture Clock    : bit_cnt__i1_LC_2_8_1/clk
Setup Constraint : 1000000p
Path slack       : 995838p

Capture Clock Arrival Time (SPI_MASTER|CLK:R#2)   1000000
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2616
- Setup Time                                            0
-----------------------------------------------   ------- 
End-of-path required time (ps)                    1002616

Launch Clock Arrival Time (SPI_MASTER|CLK:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        2616
+ Clock To Q                                      541
+ Data Path Delay                                3621
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    6778
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0     PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__291/I                          Odrv12                         0                 0  RISE       1
I__291/O                          Odrv12                       492               492  RISE       1
I__293/I                          Sp12to4                        0               492  RISE       1
I__293/O                          Sp12to4                      429               921  RISE       1
I__295/I                          Span4Mux_v                     0               921  RISE       1
I__295/O                          Span4Mux_v                   352              1273  RISE       1
I__298/I                          Span4Mux_v                     0              1273  RISE       1
I__298/O                          Span4Mux_v                   352              1624  RISE       1
I__302/I                          Span4Mux_v                     0              1624  RISE       1
I__302/O                          Span4Mux_v                   352              1976  RISE       1
I__311/I                          LocalMux                       0              1976  RISE       1
I__311/O                          LocalMux                     330              2306  RISE       1
I__320/I                          ClkMux                         0              2306  RISE       1
I__320/O                          ClkMux                       309              2616  RISE       1
sys_clk_cnt_212__i0_LC_3_9_5/clk  LogicCell40_SEQ_MODE_1000      0              2616  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
sys_clk_cnt_212__i0_LC_3_9_5/lcout  LogicCell40_SEQ_MODE_1000    541              3157  995837  RISE       5
I__367/I                            LocalMux                       0              3157  995837  RISE       1
I__367/O                            LocalMux                     330              3488  995837  RISE       1
I__371/I                            InMux                          0              3488  995837  RISE       1
I__371/O                            InMux                        260              3748  995837  RISE       1
i2_3_lut_adj_4_LC_2_9_1/in0         LogicCell40_SEQ_MODE_0000      0              3748  995837  RISE       1
i2_3_lut_adj_4_LC_2_9_1/lcout       LogicCell40_SEQ_MODE_0000    450              4198  995837  RISE      10
I__344/I                            LocalMux                       0              4198  995837  RISE       1
I__344/O                            LocalMux                     330              4528  995837  RISE       1
I__349/I                            InMux                          0              4528  995837  RISE       1
I__349/O                            InMux                        260              4788  995837  RISE       1
i216_2_lut_3_lut_LC_3_9_4/in1       LogicCell40_SEQ_MODE_0000      0              4788  995837  RISE       1
i216_2_lut_3_lut_LC_3_9_4/lcout     LogicCell40_SEQ_MODE_0000    401              5189  995837  RISE       3
I__332/I                            Odrv4                          0              5189  995837  RISE       1
I__332/O                            Odrv4                        352              5541  995837  RISE       1
I__334/I                            Span4Mux_h                     0              5541  995837  RISE       1
I__334/O                            Span4Mux_h                   302              5843  995837  RISE       1
I__335/I                            LocalMux                       0              5843  995837  RISE       1
I__335/O                            LocalMux                     330              6174  995837  RISE       1
I__336/I                            CEMux                          0              6174  995837  RISE       1
I__336/O                            CEMux                        605              6778  995837  RISE       1
bit_cnt__i1_LC_2_8_1/ce             LogicCell40_SEQ_MODE_1000      0              6778  995837  RISE       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__291/I                       Odrv12                         0                 0  RISE       1
I__291/O                       Odrv12                       492               492  RISE       1
I__293/I                       Sp12to4                        0               492  RISE       1
I__293/O                       Sp12to4                      429               921  RISE       1
I__295/I                       Span4Mux_v                     0               921  RISE       1
I__295/O                       Span4Mux_v                   352              1273  RISE       1
I__297/I                       Span4Mux_v                     0              1273  RISE       1
I__297/O                       Span4Mux_v                   352              1624  RISE       1
I__301/I                       Span4Mux_v                     0              1624  RISE       1
I__301/O                       Span4Mux_v                   352              1976  RISE       1
I__307/I                       LocalMux                       0              1976  RISE       1
I__307/O                       LocalMux                     330              2306  RISE       1
I__316/I                       ClkMux                         0              2306  RISE       1
I__316/O                       ClkMux                       309              2616  RISE       1
bit_cnt__i1_LC_2_8_1/clk       LogicCell40_SEQ_MODE_1000      0              2616  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (SPI_MASTER|CLK:R vs. SPI_MASTER|CLK:R)
*********************************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sys_clk_cnt_212__i0_LC_3_9_5/lcout
Path End         : bit_cnt__i1_LC_2_8_1/ce
Capture Clock    : bit_cnt__i1_LC_2_8_1/clk
Setup Constraint : 1000000p
Path slack       : 995838p

Capture Clock Arrival Time (SPI_MASTER|CLK:R#2)   1000000
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2616
- Setup Time                                            0
-----------------------------------------------   ------- 
End-of-path required time (ps)                    1002616

Launch Clock Arrival Time (SPI_MASTER|CLK:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        2616
+ Clock To Q                                      541
+ Data Path Delay                                3621
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    6778
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0     PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__291/I                          Odrv12                         0                 0  RISE       1
I__291/O                          Odrv12                       492               492  RISE       1
I__293/I                          Sp12to4                        0               492  RISE       1
I__293/O                          Sp12to4                      429               921  RISE       1
I__295/I                          Span4Mux_v                     0               921  RISE       1
I__295/O                          Span4Mux_v                   352              1273  RISE       1
I__298/I                          Span4Mux_v                     0              1273  RISE       1
I__298/O                          Span4Mux_v                   352              1624  RISE       1
I__302/I                          Span4Mux_v                     0              1624  RISE       1
I__302/O                          Span4Mux_v                   352              1976  RISE       1
I__311/I                          LocalMux                       0              1976  RISE       1
I__311/O                          LocalMux                     330              2306  RISE       1
I__320/I                          ClkMux                         0              2306  RISE       1
I__320/O                          ClkMux                       309              2616  RISE       1
sys_clk_cnt_212__i0_LC_3_9_5/clk  LogicCell40_SEQ_MODE_1000      0              2616  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
sys_clk_cnt_212__i0_LC_3_9_5/lcout  LogicCell40_SEQ_MODE_1000    541              3157  995837  RISE       5
I__367/I                            LocalMux                       0              3157  995837  RISE       1
I__367/O                            LocalMux                     330              3488  995837  RISE       1
I__371/I                            InMux                          0              3488  995837  RISE       1
I__371/O                            InMux                        260              3748  995837  RISE       1
i2_3_lut_adj_4_LC_2_9_1/in0         LogicCell40_SEQ_MODE_0000      0              3748  995837  RISE       1
i2_3_lut_adj_4_LC_2_9_1/lcout       LogicCell40_SEQ_MODE_0000    450              4198  995837  RISE      10
I__344/I                            LocalMux                       0              4198  995837  RISE       1
I__344/O                            LocalMux                     330              4528  995837  RISE       1
I__349/I                            InMux                          0              4528  995837  RISE       1
I__349/O                            InMux                        260              4788  995837  RISE       1
i216_2_lut_3_lut_LC_3_9_4/in1       LogicCell40_SEQ_MODE_0000      0              4788  995837  RISE       1
i216_2_lut_3_lut_LC_3_9_4/lcout     LogicCell40_SEQ_MODE_0000    401              5189  995837  RISE       3
I__332/I                            Odrv4                          0              5189  995837  RISE       1
I__332/O                            Odrv4                        352              5541  995837  RISE       1
I__334/I                            Span4Mux_h                     0              5541  995837  RISE       1
I__334/O                            Span4Mux_h                   302              5843  995837  RISE       1
I__335/I                            LocalMux                       0              5843  995837  RISE       1
I__335/O                            LocalMux                     330              6174  995837  RISE       1
I__336/I                            CEMux                          0              6174  995837  RISE       1
I__336/O                            CEMux                        605              6778  995837  RISE       1
bit_cnt__i1_LC_2_8_1/ce             LogicCell40_SEQ_MODE_1000      0              6778  995837  RISE       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__291/I                       Odrv12                         0                 0  RISE       1
I__291/O                       Odrv12                       492               492  RISE       1
I__293/I                       Sp12to4                        0               492  RISE       1
I__293/O                       Sp12to4                      429               921  RISE       1
I__295/I                       Span4Mux_v                     0               921  RISE       1
I__295/O                       Span4Mux_v                   352              1273  RISE       1
I__297/I                       Span4Mux_v                     0              1273  RISE       1
I__297/O                       Span4Mux_v                   352              1624  RISE       1
I__301/I                       Span4Mux_v                     0              1624  RISE       1
I__301/O                       Span4Mux_v                   352              1976  RISE       1
I__307/I                       LocalMux                       0              1976  RISE       1
I__307/O                       LocalMux                     330              2306  RISE       1
I__316/I                       ClkMux                         0              2306  RISE       1
I__316/O                       ClkMux                       309              2616  RISE       1
bit_cnt__i1_LC_2_8_1/clk       LogicCell40_SEQ_MODE_1000      0              2616  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 


##################################################################### 
                    6::Path Details for DataSheet
===================================================================== 


6.1::Setup Times Path Details           
--------------------------------------------------

6.1.1::Path details for port: DIN[0]    
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : DIN[0]
Clock Port        : ipInertedIOPad_CLK_preio/DIN0
Clock Reference   : SPI_MASTER|CLK:R
Setup Time        : 1370


Data Path Delay                3515
+ Setup Time                    471
- Capture Clock Path Delay    -2616
---------------------------- ------
Setup to Clock                 1370

Data Path
pin name                                  model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------  -------------------------  -----  -----------------  ----  ------  
DIN[0]                                    SPI_MASTER                 0      0                  RISE  1       
ipInertedIOPad_DIN_0_iopad/PACKAGEPIN:in  IO_PAD                     0      0                  RISE  1       
ipInertedIOPad_DIN_0_iopad/DOUT           IO_PAD                     590    590                RISE  1       
ipInertedIOPad_DIN_0_preio/PADIN          PRE_IO_PIN_TYPE_000001     0      590                RISE  1       
ipInertedIOPad_DIN_0_preio/DIN0           PRE_IO_PIN_TYPE_000001     619    1209               RISE  1       
I__108/I                                  Odrv12                     0      1209               RISE  1       
I__108/O                                  Odrv12                     492    1701               RISE  1       
I__109/I                                  Span12Mux_v                0      1701               RISE  1       
I__109/O                                  Span12Mux_v                492    2193               RISE  1       
I__110/I                                  Sp12to4                    0      2193               RISE  1       
I__110/O                                  Sp12to4                    429    2622               RISE  1       
I__111/I                                  Span4Mux_h                 0      2622               RISE  1       
I__111/O                                  Span4Mux_h                 302    2924               RISE  1       
I__112/I                                  LocalMux                   0      2924               RISE  1       
I__112/O                                  LocalMux                   330    3255               RISE  1       
I__113/I                                  InMux                      0      3255               RISE  1       
I__113/O                                  InMux                      260    3515               RISE  1       
shreg_i0_LC_1_10_0/in0                    LogicCell40_SEQ_MODE_1000  0      3515               RISE  1       

Capture Clock Path
pin name                       model name                 delay  cummulative delay  edge  Fanout  
-----------------------------  -------------------------  -----  -----------------  ----  ------  
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001     0      0                  RISE  1       
I__291/I                       Odrv12                     0      0                  RISE  1       
I__291/O                       Odrv12                     492    492                RISE  1       
I__292/I                       Sp12to4                    0      492                RISE  1       
I__292/O                       Sp12to4                    429    921                RISE  1       
I__294/I                       Span4Mux_v                 0      921                RISE  1       
I__294/O                       Span4Mux_v                 352    1273               RISE  1       
I__296/I                       Span4Mux_v                 0      1273               RISE  1       
I__296/O                       Span4Mux_v                 352    1624               RISE  1       
I__299/I                       Span4Mux_v                 0      1624               RISE  1       
I__299/O                       Span4Mux_v                 352    1976               RISE  1       
I__304/I                       LocalMux                   0      1976               RISE  1       
I__304/O                       LocalMux                   330    2306               RISE  1       
I__313/I                       ClkMux                     0      2306               RISE  1       
I__313/O                       ClkMux                     309    2616               RISE  1       
shreg_i0_LC_1_10_0/clk         LogicCell40_SEQ_MODE_1000  0      2616               RISE  1       

6.1.2::Path details for port: DIN[1]    
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : DIN[1]
Clock Port        : ipInertedIOPad_CLK_preio/DIN0
Clock Reference   : SPI_MASTER|CLK:R
Setup Time        : 998


Data Path Delay                3213
+ Setup Time                    401
- Capture Clock Path Delay    -2616
---------------------------- ------
Setup to Clock                  998

Data Path
pin name                                  model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------  -------------------------  -----  -----------------  ----  ------  
DIN[1]                                    SPI_MASTER                 0      0                  RISE  1       
ipInertedIOPad_DIN_1_iopad/PACKAGEPIN:in  IO_PAD                     0      0                  RISE  1       
ipInertedIOPad_DIN_1_iopad/DOUT           IO_PAD                     590    590                RISE  1       
ipInertedIOPad_DIN_1_preio/PADIN          PRE_IO_PIN_TYPE_000001     0      590                RISE  1       
ipInertedIOPad_DIN_1_preio/DIN0           PRE_IO_PIN_TYPE_000001     619    1209               RISE  1       
I__99/I                                   Odrv12                     0      1209               RISE  1       
I__99/O                                   Odrv12                     492    1701               RISE  1       
I__100/I                                  Span12Mux_v                0      1701               RISE  1       
I__100/O                                  Span12Mux_v                492    2193               RISE  1       
I__101/I                                  Sp12to4                    0      2193               RISE  1       
I__101/O                                  Sp12to4                    429    2622               RISE  1       
I__102/I                                  LocalMux                   0      2622               RISE  1       
I__102/O                                  LocalMux                   330    2953               RISE  1       
I__103/I                                  InMux                      0      2953               RISE  1       
I__103/O                                  InMux                      260    3213               RISE  1       
shreg_i1_LC_1_10_1/in1                    LogicCell40_SEQ_MODE_1000  0      3213               RISE  1       

Capture Clock Path
pin name                       model name                 delay  cummulative delay  edge  Fanout  
-----------------------------  -------------------------  -----  -----------------  ----  ------  
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001     0      0                  RISE  1       
I__291/I                       Odrv12                     0      0                  RISE  1       
I__291/O                       Odrv12                     492    492                RISE  1       
I__292/I                       Sp12to4                    0      492                RISE  1       
I__292/O                       Sp12to4                    429    921                RISE  1       
I__294/I                       Span4Mux_v                 0      921                RISE  1       
I__294/O                       Span4Mux_v                 352    1273               RISE  1       
I__296/I                       Span4Mux_v                 0      1273               RISE  1       
I__296/O                       Span4Mux_v                 352    1624               RISE  1       
I__299/I                       Span4Mux_v                 0      1624               RISE  1       
I__299/O                       Span4Mux_v                 352    1976               RISE  1       
I__304/I                       LocalMux                   0      1976               RISE  1       
I__304/O                       LocalMux                   330    2306               RISE  1       
I__313/I                       ClkMux                     0      2306               RISE  1       
I__313/O                       ClkMux                     309    2616               RISE  1       
shreg_i1_LC_1_10_1/clk         LogicCell40_SEQ_MODE_1000  0      2616               RISE  1       

6.1.3::Path details for port: DIN[2]    
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : DIN[2]
Clock Port        : ipInertedIOPad_CLK_preio/DIN0
Clock Reference   : SPI_MASTER|CLK:R
Setup Time        : 1370


Data Path Delay                3515
+ Setup Time                    471
- Capture Clock Path Delay    -2616
---------------------------- ------
Setup to Clock                 1370

Data Path
pin name                                  model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------  -------------------------  -----  -----------------  ----  ------  
DIN[2]                                    SPI_MASTER                 0      0                  RISE  1       
ipInertedIOPad_DIN_2_iopad/PACKAGEPIN:in  IO_PAD                     0      0                  RISE  1       
ipInertedIOPad_DIN_2_iopad/DOUT           IO_PAD                     590    590                RISE  1       
ipInertedIOPad_DIN_2_preio/PADIN          PRE_IO_PIN_TYPE_000001     0      590                RISE  1       
ipInertedIOPad_DIN_2_preio/DIN0           PRE_IO_PIN_TYPE_000001     619    1209               RISE  1       
I__86/I                                   Odrv12                     0      1209               RISE  1       
I__86/O                                   Odrv12                     492    1701               RISE  1       
I__87/I                                   Span12Mux_v                0      1701               RISE  1       
I__87/O                                   Span12Mux_v                492    2193               RISE  1       
I__88/I                                   Sp12to4                    0      2193               RISE  1       
I__88/O                                   Sp12to4                    429    2622               RISE  1       
I__89/I                                   Span4Mux_h                 0      2622               RISE  1       
I__89/O                                   Span4Mux_h                 302    2924               RISE  1       
I__90/I                                   LocalMux                   0      2924               RISE  1       
I__90/O                                   LocalMux                   330    3255               RISE  1       
I__91/I                                   InMux                      0      3255               RISE  1       
I__91/O                                   InMux                      260    3515               RISE  1       
shreg_i2_LC_1_10_2/in0                    LogicCell40_SEQ_MODE_1000  0      3515               RISE  1       

Capture Clock Path
pin name                       model name                 delay  cummulative delay  edge  Fanout  
-----------------------------  -------------------------  -----  -----------------  ----  ------  
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001     0      0                  RISE  1       
I__291/I                       Odrv12                     0      0                  RISE  1       
I__291/O                       Odrv12                     492    492                RISE  1       
I__292/I                       Sp12to4                    0      492                RISE  1       
I__292/O                       Sp12to4                    429    921                RISE  1       
I__294/I                       Span4Mux_v                 0      921                RISE  1       
I__294/O                       Span4Mux_v                 352    1273               RISE  1       
I__296/I                       Span4Mux_v                 0      1273               RISE  1       
I__296/O                       Span4Mux_v                 352    1624               RISE  1       
I__299/I                       Span4Mux_v                 0      1624               RISE  1       
I__299/O                       Span4Mux_v                 352    1976               RISE  1       
I__304/I                       LocalMux                   0      1976               RISE  1       
I__304/O                       LocalMux                   330    2306               RISE  1       
I__313/I                       ClkMux                     0      2306               RISE  1       
I__313/O                       ClkMux                     309    2616               RISE  1       
shreg_i2_LC_1_10_2/clk         LogicCell40_SEQ_MODE_1000  0      2616               RISE  1       

6.1.4::Path details for port: DIN[3]    
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : DIN[3]
Clock Port        : ipInertedIOPad_CLK_preio/DIN0
Clock Reference   : SPI_MASTER|CLK:R
Setup Time        : 998


Data Path Delay                3213
+ Setup Time                    401
- Capture Clock Path Delay    -2616
---------------------------- ------
Setup to Clock                  998

Data Path
pin name                                  model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------  -------------------------  -----  -----------------  ----  ------  
DIN[3]                                    SPI_MASTER                 0      0                  RISE  1       
ipInertedIOPad_DIN_3_iopad/PACKAGEPIN:in  IO_PAD                     0      0                  RISE  1       
ipInertedIOPad_DIN_3_iopad/DOUT           IO_PAD                     590    590                RISE  1       
ipInertedIOPad_DIN_3_preio/PADIN          PRE_IO_PIN_TYPE_000001     0      590                RISE  1       
ipInertedIOPad_DIN_3_preio/DIN0           PRE_IO_PIN_TYPE_000001     619    1209               RISE  1       
I__76/I                                   Odrv12                     0      1209               RISE  1       
I__76/O                                   Odrv12                     492    1701               RISE  1       
I__77/I                                   Span12Mux_v                0      1701               RISE  1       
I__77/O                                   Span12Mux_v                492    2193               RISE  1       
I__78/I                                   Sp12to4                    0      2193               RISE  1       
I__78/O                                   Sp12to4                    429    2622               RISE  1       
I__79/I                                   LocalMux                   0      2622               RISE  1       
I__79/O                                   LocalMux                   330    2953               RISE  1       
I__80/I                                   InMux                      0      2953               RISE  1       
I__80/O                                   InMux                      260    3213               RISE  1       
shreg_i3_LC_1_10_3/in1                    LogicCell40_SEQ_MODE_1000  0      3213               RISE  1       

Capture Clock Path
pin name                       model name                 delay  cummulative delay  edge  Fanout  
-----------------------------  -------------------------  -----  -----------------  ----  ------  
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001     0      0                  RISE  1       
I__291/I                       Odrv12                     0      0                  RISE  1       
I__291/O                       Odrv12                     492    492                RISE  1       
I__292/I                       Sp12to4                    0      492                RISE  1       
I__292/O                       Sp12to4                    429    921                RISE  1       
I__294/I                       Span4Mux_v                 0      921                RISE  1       
I__294/O                       Span4Mux_v                 352    1273               RISE  1       
I__296/I                       Span4Mux_v                 0      1273               RISE  1       
I__296/O                       Span4Mux_v                 352    1624               RISE  1       
I__299/I                       Span4Mux_v                 0      1624               RISE  1       
I__299/O                       Span4Mux_v                 352    1976               RISE  1       
I__304/I                       LocalMux                   0      1976               RISE  1       
I__304/O                       LocalMux                   330    2306               RISE  1       
I__313/I                       ClkMux                     0      2306               RISE  1       
I__313/O                       ClkMux                     309    2616               RISE  1       
shreg_i3_LC_1_10_3/clk         LogicCell40_SEQ_MODE_1000  0      2616               RISE  1       

6.1.5::Path details for port: DIN[4]    
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : DIN[4]
Clock Port        : ipInertedIOPad_CLK_preio/DIN0
Clock Reference   : SPI_MASTER|CLK:R
Setup Time        : 1630


Data Path Delay                3775
+ Setup Time                    471
- Capture Clock Path Delay    -2616
---------------------------- ------
Setup to Clock                 1630

Data Path
pin name                                  model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------  -------------------------  -----  -----------------  ----  ------  
DIN[4]                                    SPI_MASTER                 0      0                  RISE  1       
ipInertedIOPad_DIN_4_iopad/PACKAGEPIN:in  IO_PAD                     0      0                  RISE  1       
ipInertedIOPad_DIN_4_iopad/DOUT           IO_PAD                     590    590                RISE  1       
ipInertedIOPad_DIN_4_preio/PADIN          PRE_IO_PIN_TYPE_000001     0      590                RISE  1       
ipInertedIOPad_DIN_4_preio/DIN0           PRE_IO_PIN_TYPE_000001     619    1209               RISE  1       
I__64/I                                   Odrv12                     0      1209               RISE  1       
I__64/O                                   Odrv12                     492    1701               RISE  1       
I__65/I                                   Sp12to4                    0      1701               RISE  1       
I__65/O                                   Sp12to4                    429    2130               RISE  1       
I__66/I                                   Span4Mux_v                 0      2130               RISE  1       
I__66/O                                   Span4Mux_v                 352    2481               RISE  1       
I__67/I                                   Span4Mux_v                 0      2481               RISE  1       
I__67/O                                   Span4Mux_v                 352    2833               RISE  1       
I__68/I                                   Span4Mux_v                 0      2833               RISE  1       
I__68/O                                   Span4Mux_v                 352    3185               RISE  1       
I__69/I                                   LocalMux                   0      3185               RISE  1       
I__69/O                                   LocalMux                   330    3515               RISE  1       
I__70/I                                   InMux                      0      3515               RISE  1       
I__70/O                                   InMux                      260    3775               RISE  1       
shreg_i4_LC_1_10_4/in0                    LogicCell40_SEQ_MODE_1000  0      3775               RISE  1       

Capture Clock Path
pin name                       model name                 delay  cummulative delay  edge  Fanout  
-----------------------------  -------------------------  -----  -----------------  ----  ------  
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001     0      0                  RISE  1       
I__291/I                       Odrv12                     0      0                  RISE  1       
I__291/O                       Odrv12                     492    492                RISE  1       
I__292/I                       Sp12to4                    0      492                RISE  1       
I__292/O                       Sp12to4                    429    921                RISE  1       
I__294/I                       Span4Mux_v                 0      921                RISE  1       
I__294/O                       Span4Mux_v                 352    1273               RISE  1       
I__296/I                       Span4Mux_v                 0      1273               RISE  1       
I__296/O                       Span4Mux_v                 352    1624               RISE  1       
I__299/I                       Span4Mux_v                 0      1624               RISE  1       
I__299/O                       Span4Mux_v                 352    1976               RISE  1       
I__304/I                       LocalMux                   0      1976               RISE  1       
I__304/O                       LocalMux                   330    2306               RISE  1       
I__313/I                       ClkMux                     0      2306               RISE  1       
I__313/O                       ClkMux                     309    2616               RISE  1       
shreg_i4_LC_1_10_4/clk         LogicCell40_SEQ_MODE_1000  0      2616               RISE  1       

6.1.6::Path details for port: DIN[5]    
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : DIN[5]
Clock Port        : ipInertedIOPad_CLK_preio/DIN0
Clock Reference   : SPI_MASTER|CLK:R
Setup Time        : 998


Data Path Delay                3213
+ Setup Time                    401
- Capture Clock Path Delay    -2616
---------------------------- ------
Setup to Clock                  998

Data Path
pin name                                  model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------  -------------------------  -----  -----------------  ----  ------  
DIN[5]                                    SPI_MASTER                 0      0                  RISE  1       
ipInertedIOPad_DIN_5_iopad/PACKAGEPIN:in  IO_PAD                     0      0                  RISE  1       
ipInertedIOPad_DIN_5_iopad/DOUT           IO_PAD                     590    590                RISE  1       
ipInertedIOPad_DIN_5_preio/PADIN          PRE_IO_PIN_TYPE_000001     0      590                RISE  1       
ipInertedIOPad_DIN_5_preio/DIN0           PRE_IO_PIN_TYPE_000001     619    1209               RISE  1       
I__190/I                                  Odrv12                     0      1209               RISE  1       
I__190/O                                  Odrv12                     492    1701               RISE  1       
I__191/I                                  Span12Mux_v                0      1701               RISE  1       
I__191/O                                  Span12Mux_v                492    2193               RISE  1       
I__192/I                                  Sp12to4                    0      2193               RISE  1       
I__192/O                                  Sp12to4                    429    2622               RISE  1       
I__193/I                                  LocalMux                   0      2622               RISE  1       
I__193/O                                  LocalMux                   330    2953               RISE  1       
I__194/I                                  InMux                      0      2953               RISE  1       
I__194/O                                  InMux                      260    3213               RISE  1       
shreg_i5_LC_1_10_5/in1                    LogicCell40_SEQ_MODE_1000  0      3213               RISE  1       

Capture Clock Path
pin name                       model name                 delay  cummulative delay  edge  Fanout  
-----------------------------  -------------------------  -----  -----------------  ----  ------  
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001     0      0                  RISE  1       
I__291/I                       Odrv12                     0      0                  RISE  1       
I__291/O                       Odrv12                     492    492                RISE  1       
I__292/I                       Sp12to4                    0      492                RISE  1       
I__292/O                       Sp12to4                    429    921                RISE  1       
I__294/I                       Span4Mux_v                 0      921                RISE  1       
I__294/O                       Span4Mux_v                 352    1273               RISE  1       
I__296/I                       Span4Mux_v                 0      1273               RISE  1       
I__296/O                       Span4Mux_v                 352    1624               RISE  1       
I__299/I                       Span4Mux_v                 0      1624               RISE  1       
I__299/O                       Span4Mux_v                 352    1976               RISE  1       
I__304/I                       LocalMux                   0      1976               RISE  1       
I__304/O                       LocalMux                   330    2306               RISE  1       
I__313/I                       ClkMux                     0      2306               RISE  1       
I__313/O                       ClkMux                     309    2616               RISE  1       
shreg_i5_LC_1_10_5/clk         LogicCell40_SEQ_MODE_1000  0      2616               RISE  1       

6.1.7::Path details for port: DIN[6]    
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : DIN[6]
Clock Port        : ipInertedIOPad_CLK_preio/DIN0
Clock Reference   : SPI_MASTER|CLK:R
Setup Time        : 1363


Data Path Delay                3508
+ Setup Time                    471
- Capture Clock Path Delay    -2616
---------------------------- ------
Setup to Clock                 1363

Data Path
pin name                                  model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------  -------------------------  -----  -----------------  ----  ------  
DIN[6]                                    SPI_MASTER                 0      0                  RISE  1       
ipInertedIOPad_DIN_6_iopad/PACKAGEPIN:in  IO_PAD                     0      0                  RISE  1       
ipInertedIOPad_DIN_6_iopad/DOUT           IO_PAD                     590    590                RISE  1       
ipInertedIOPad_DIN_6_preio/PADIN          PRE_IO_PIN_TYPE_000001     0      590                RISE  1       
ipInertedIOPad_DIN_6_preio/DIN0           PRE_IO_PIN_TYPE_000001     619    1209               RISE  1       
I__176/I                                  Odrv4                      0      1209               RISE  1       
I__176/O                                  Odrv4                      352    1560               RISE  1       
I__177/I                                  Span4Mux_h                 0      1560               RISE  1       
I__177/O                                  Span4Mux_h                 302    1863               RISE  1       
I__178/I                                  Span4Mux_v                 0      1863               RISE  1       
I__178/O                                  Span4Mux_v                 352    2214               RISE  1       
I__179/I                                  Span4Mux_v                 0      2214               RISE  1       
I__179/O                                  Span4Mux_v                 352    2566               RISE  1       
I__180/I                                  Span4Mux_v                 0      2566               RISE  1       
I__180/O                                  Span4Mux_v                 352    2917               RISE  1       
I__181/I                                  LocalMux                   0      2917               RISE  1       
I__181/O                                  LocalMux                   330    3248               RISE  1       
I__182/I                                  InMux                      0      3248               RISE  1       
I__182/O                                  InMux                      260    3508               RISE  1       
shreg_i6_LC_1_10_6/in0                    LogicCell40_SEQ_MODE_1000  0      3508               RISE  1       

Capture Clock Path
pin name                       model name                 delay  cummulative delay  edge  Fanout  
-----------------------------  -------------------------  -----  -----------------  ----  ------  
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001     0      0                  RISE  1       
I__291/I                       Odrv12                     0      0                  RISE  1       
I__291/O                       Odrv12                     492    492                RISE  1       
I__292/I                       Sp12to4                    0      492                RISE  1       
I__292/O                       Sp12to4                    429    921                RISE  1       
I__294/I                       Span4Mux_v                 0      921                RISE  1       
I__294/O                       Span4Mux_v                 352    1273               RISE  1       
I__296/I                       Span4Mux_v                 0      1273               RISE  1       
I__296/O                       Span4Mux_v                 352    1624               RISE  1       
I__299/I                       Span4Mux_v                 0      1624               RISE  1       
I__299/O                       Span4Mux_v                 352    1976               RISE  1       
I__304/I                       LocalMux                   0      1976               RISE  1       
I__304/O                       LocalMux                   330    2306               RISE  1       
I__313/I                       ClkMux                     0      2306               RISE  1       
I__313/O                       ClkMux                     309    2616               RISE  1       
shreg_i6_LC_1_10_6/clk         LogicCell40_SEQ_MODE_1000  0      2616               RISE  1       

6.1.8::Path details for port: DIN[7]    
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : DIN[7]
Clock Port        : ipInertedIOPad_CLK_preio/DIN0
Clock Reference   : SPI_MASTER|CLK:R
Setup Time        : 1209


Data Path Delay                3424
+ Setup Time                    401
- Capture Clock Path Delay    -2616
---------------------------- ------
Setup to Clock                 1209

Data Path
pin name                                  model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------  -------------------------  -----  -----------------  ----  ------  
DIN[7]                                    SPI_MASTER                 0      0                  RISE  1       
ipInertedIOPad_DIN_7_iopad/PACKAGEPIN:in  IO_PAD                     0      0                  RISE  1       
ipInertedIOPad_DIN_7_iopad/DOUT           IO_PAD                     590    590                RISE  1       
ipInertedIOPad_DIN_7_preio/PADIN          PRE_IO_PIN_TYPE_000001     0      590                RISE  1       
ipInertedIOPad_DIN_7_preio/DIN0           PRE_IO_PIN_TYPE_000001     619    1209               RISE  1       
I__162/I                                  Odrv12                     0      1209               RISE  1       
I__162/O                                  Odrv12                     492    1701               RISE  1       
I__163/I                                  Sp12to4                    0      1701               RISE  1       
I__163/O                                  Sp12to4                    429    2130               RISE  1       
I__164/I                                  Span4Mux_v                 0      2130               RISE  1       
I__164/O                                  Span4Mux_v                 352    2481               RISE  1       
I__165/I                                  Span4Mux_v                 0      2481               RISE  1       
I__165/O                                  Span4Mux_v                 352    2833               RISE  1       
I__166/I                                  LocalMux                   0      2833               RISE  1       
I__166/O                                  LocalMux                   330    3163               RISE  1       
I__167/I                                  InMux                      0      3163               RISE  1       
I__167/O                                  InMux                      260    3424               RISE  1       
shreg_i7_LC_1_10_7/in1                    LogicCell40_SEQ_MODE_1000  0      3424               RISE  1       

Capture Clock Path
pin name                       model name                 delay  cummulative delay  edge  Fanout  
-----------------------------  -------------------------  -----  -----------------  ----  ------  
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001     0      0                  RISE  1       
I__291/I                       Odrv12                     0      0                  RISE  1       
I__291/O                       Odrv12                     492    492                RISE  1       
I__292/I                       Sp12to4                    0      492                RISE  1       
I__292/O                       Sp12to4                    429    921                RISE  1       
I__294/I                       Span4Mux_v                 0      921                RISE  1       
I__294/O                       Span4Mux_v                 352    1273               RISE  1       
I__296/I                       Span4Mux_v                 0      1273               RISE  1       
I__296/O                       Span4Mux_v                 352    1624               RISE  1       
I__299/I                       Span4Mux_v                 0      1624               RISE  1       
I__299/O                       Span4Mux_v                 352    1976               RISE  1       
I__304/I                       LocalMux                   0      1976               RISE  1       
I__304/O                       LocalMux                   330    2306               RISE  1       
I__313/I                       ClkMux                     0      2306               RISE  1       
I__313/O                       ClkMux                     309    2616               RISE  1       
shreg_i7_LC_1_10_7/clk         LogicCell40_SEQ_MODE_1000  0      2616               RISE  1       

6.1.9::Path details for port: DIN_LAST  
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : DIN_LAST
Clock Port        : ipInertedIOPad_CLK_preio/DIN0
Clock Reference   : SPI_MASTER|CLK:R
Setup Time        : 229


Data Path Delay                2725
+ Setup Time                    471
- Capture Clock Path Delay    -2967
---------------------------- ------
Setup to Clock                  229

Data Path
pin name                                     model name                 delay  cummulative delay  edge  Fanout  
-------------------------------------------  -------------------------  -----  -----------------  ----  ------  
DIN_LAST                                     SPI_MASTER                 0      0                  RISE  1       
ipInertedIOPad_DIN_LAST_iopad/PACKAGEPIN:in  IO_PAD                     0      0                  RISE  1       
ipInertedIOPad_DIN_LAST_iopad/DOUT           IO_PAD                     510    510                RISE  1       
ipInertedIOPad_DIN_LAST_preio/PADIN          PRE_IO_PIN_TYPE_000001     0      510                RISE  1       
ipInertedIOPad_DIN_LAST_preio/DIN0           PRE_IO_PIN_TYPE_000001     619    1129               RISE  1       
I__136/I                                     Odrv4                      0      1129               RISE  1       
I__136/O                                     Odrv4                      352    1480               RISE  1       
I__137/I                                     Span4Mux_h                 0      1480               RISE  1       
I__137/O                                     Span4Mux_h                 302    1783               RISE  1       
I__138/I                                     Span4Mux_v                 0      1783               RISE  1       
I__138/O                                     Span4Mux_v                 352    2134               RISE  1       
I__139/I                                     LocalMux                   0      2134               RISE  1       
I__139/O                                     LocalMux                   330    2465               RISE  1       
I__140/I                                     InMux                      0      2465               RISE  1       
I__140/O                                     InMux                      260    2725               RISE  1       
din_last_reg_n_81_LC_1_11_0/in0              LogicCell40_SEQ_MODE_1000  0      2725               RISE  1       

Capture Clock Path
pin name                         model name                 delay  cummulative delay  edge  Fanout  
-------------------------------  -------------------------  -----  -----------------  ----  ------  
ipInertedIOPad_CLK_preio/DIN0    PRE_IO_PIN_TYPE_000001     0      0                  RISE  1       
I__291/I                         Odrv12                     0      0                  RISE  1       
I__291/O                         Odrv12                     492    492                RISE  1       
I__292/I                         Sp12to4                    0      492                RISE  1       
I__292/O                         Sp12to4                    429    921                RISE  1       
I__294/I                         Span4Mux_v                 0      921                RISE  1       
I__294/O                         Span4Mux_v                 352    1273               RISE  1       
I__296/I                         Span4Mux_v                 0      1273               RISE  1       
I__296/O                         Span4Mux_v                 352    1624               RISE  1       
I__299/I                         Span4Mux_v                 0      1624               RISE  1       
I__299/O                         Span4Mux_v                 352    1976               RISE  1       
I__305/I                         Span4Mux_v                 0      1976               RISE  1       
I__305/O                         Span4Mux_v                 352    2327               RISE  1       
I__314/I                         LocalMux                   0      2327               RISE  1       
I__314/O                         LocalMux                   330    2658               RISE  1       
I__321/I                         ClkMux                     0      2658               RISE  1       
I__321/O                         ClkMux                     309    2967               RISE  1       
din_last_reg_n_81_LC_1_11_0/clk  LogicCell40_SEQ_MODE_1000  0      2967               RISE  1       

6.1.10::Path details for port: DIN_VLD  
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : DIN_VLD
Clock Port        : ipInertedIOPad_CLK_preio/DIN0
Clock Reference   : SPI_MASTER|CLK:R
Setup Time        : 2429


Data Path Delay                5045
+ Setup Time                      0
- Capture Clock Path Delay    -2616
---------------------------- ------
Setup to Clock                 2429

Data Path
pin name                                    model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------  -------------------------  -----  -----------------  ----  ------  
DIN_VLD                                     SPI_MASTER                 0      0                  RISE  1       
ipInertedIOPad_DIN_VLD_iopad/PACKAGEPIN:in  IO_PAD                     0      0                  RISE  1       
ipInertedIOPad_DIN_VLD_iopad/DOUT           IO_PAD                     510    510                RISE  1       
ipInertedIOPad_DIN_VLD_preio/PADIN          PRE_IO_PIN_TYPE_000001     0      510                RISE  1       
ipInertedIOPad_DIN_VLD_preio/DIN0           PRE_IO_PIN_TYPE_000001     619    1129               RISE  1       
I__226/I                                    Odrv4                      0      1129               RISE  1       
I__226/O                                    Odrv4                      352    1480               RISE  1       
I__228/I                                    Span4Mux_h                 0      1480               RISE  1       
I__228/O                                    Span4Mux_h                 302    1783               RISE  1       
I__230/I                                    Span4Mux_v                 0      1783               RISE  1       
I__230/O                                    Span4Mux_v                 352    2134               RISE  1       
I__233/I                                    Span4Mux_v                 0      2134               RISE  1       
I__233/O                                    Span4Mux_v                 352    2486               RISE  1       
I__236/I                                    LocalMux                   0      2486               RISE  1       
I__236/O                                    LocalMux                   330    2816               RISE  1       
I__237/I                                    InMux                      0      2816               RISE  1       
I__237/O                                    InMux                      260    3076               RISE  1       
I__238/I                                    CascadeMux                 0      3076               RISE  1       
I__238/O                                    CascadeMux                 0      3076               RISE  1       
i1_2_lut_4_lut_LC_1_9_0/in2                 LogicCell40_SEQ_MODE_0000  0      3076               RISE  1       
i1_2_lut_4_lut_LC_1_9_0/lcout               LogicCell40_SEQ_MODE_0000  380    3456               RISE  8       
I__141/I                                    Odrv4                      0      3456               RISE  1       
I__141/O                                    Odrv4                      352    3808               RISE  1       
I__142/I                                    Span4Mux_h                 0      3808               RISE  1       
I__142/O                                    Span4Mux_h                 302    4110               RISE  1       
I__143/I                                    LocalMux                   0      4110               RISE  1       
I__143/O                                    LocalMux                   330    4441               RISE  1       
I__144/I                                    CEMux                      0      4441               RISE  1       
I__144/O                                    CEMux                      605    5045               RISE  1       
shreg_i7_LC_1_10_7/ce                       LogicCell40_SEQ_MODE_1000  0      5045               RISE  1       

Capture Clock Path
pin name                       model name                 delay  cummulative delay  edge  Fanout  
-----------------------------  -------------------------  -----  -----------------  ----  ------  
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001     0      0                  RISE  1       
I__291/I                       Odrv12                     0      0                  RISE  1       
I__291/O                       Odrv12                     492    492                RISE  1       
I__292/I                       Sp12to4                    0      492                RISE  1       
I__292/O                       Sp12to4                    429    921                RISE  1       
I__294/I                       Span4Mux_v                 0      921                RISE  1       
I__294/O                       Span4Mux_v                 352    1273               RISE  1       
I__296/I                       Span4Mux_v                 0      1273               RISE  1       
I__296/O                       Span4Mux_v                 352    1624               RISE  1       
I__299/I                       Span4Mux_v                 0      1624               RISE  1       
I__299/O                       Span4Mux_v                 352    1976               RISE  1       
I__304/I                       LocalMux                   0      1976               RISE  1       
I__304/O                       LocalMux                   330    2306               RISE  1       
I__313/I                       ClkMux                     0      2306               RISE  1       
I__313/O                       ClkMux                     309    2616               RISE  1       
shreg_i7_LC_1_10_7/clk         LogicCell40_SEQ_MODE_1000  0      2616               RISE  1       

6.1.11::Path details for port: MISO     
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : MISO
Clock Port        : ipInertedIOPad_CLK_preio/DIN0
Clock Reference   : SPI_MASTER|CLK:R
Setup Time        : 918


Data Path Delay                3133
+ Setup Time                    401
- Capture Clock Path Delay    -2616
---------------------------- ------
Setup to Clock                  918

Data Path
pin name                                 model name                 delay  cummulative delay  edge  Fanout  
---------------------------------------  -------------------------  -----  -----------------  ----  ------  
MISO                                     SPI_MASTER                 0      0                  RISE  1       
ipInertedIOPad_MISO_iopad/PACKAGEPIN:in  IO_PAD                     0      0                  RISE  1       
ipInertedIOPad_MISO_iopad/DOUT           IO_PAD                     510    510                RISE  1       
ipInertedIOPad_MISO_preio/PADIN          PRE_IO_PIN_TYPE_000001     0      510                RISE  1       
ipInertedIOPad_MISO_preio/DIN0           PRE_IO_PIN_TYPE_000001     619    1129               RISE  1       
I__127/I                                 Odrv12                     0      1129               RISE  1       
I__127/O                                 Odrv12                     492    1621               RISE  1       
I__128/I                                 Span12Mux_v                0      1621               RISE  1       
I__128/O                                 Span12Mux_v                492    2113               RISE  1       
I__129/I                                 Sp12to4                    0      2113               RISE  1       
I__129/O                                 Sp12to4                    429    2542               RISE  1       
I__130/I                                 LocalMux                   0      2542               RISE  1       
I__130/O                                 LocalMux                   330    2873               RISE  1       
I__131/I                                 InMux                      0      2873               RISE  1       
I__131/O                                 InMux                      260    3133               RISE  1       
miso_reg_82_LC_1_9_4/in1                 LogicCell40_SEQ_MODE_1000  0      3133               RISE  1       

Capture Clock Path
pin name                       model name                 delay  cummulative delay  edge  Fanout  
-----------------------------  -------------------------  -----  -----------------  ----  ------  
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001     0      0                  RISE  1       
I__291/I                       Odrv12                     0      0                  RISE  1       
I__291/O                       Odrv12                     492    492                RISE  1       
I__292/I                       Sp12to4                    0      492                RISE  1       
I__292/O                       Sp12to4                    429    921                RISE  1       
I__294/I                       Span4Mux_v                 0      921                RISE  1       
I__294/O                       Span4Mux_v                 352    1273               RISE  1       
I__296/I                       Span4Mux_v                 0      1273               RISE  1       
I__296/O                       Span4Mux_v                 352    1624               RISE  1       
I__300/I                       Span4Mux_v                 0      1624               RISE  1       
I__300/O                       Span4Mux_v                 352    1976               RISE  1       
I__306/I                       LocalMux                   0      1976               RISE  1       
I__306/O                       LocalMux                   330    2306               RISE  1       
I__315/I                       ClkMux                     0      2306               RISE  1       
I__315/O                       ClkMux                     309    2616               RISE  1       
miso_reg_82_LC_1_9_4/clk       LogicCell40_SEQ_MODE_1000  0      2616               RISE  1       

6.1.12::Path details for port: RST      
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : RST
Clock Port        : ipInertedIOPad_CLK_preio/DIN0
Clock Reference   : SPI_MASTER|CLK:R
Setup Time        : 3163


Data Path Delay                5779
+ Setup Time                      0
- Capture Clock Path Delay    -2616
---------------------------- ------
Setup to Clock                 3163

Data Path
pin name                                model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------  -------------------------  -----  -----------------  ----  ------  
RST                                     SPI_MASTER                 0      0                  RISE  1       
ipInertedIOPad_RST_iopad/PACKAGEPIN:in  IO_PAD                     0      0                  RISE  1       
ipInertedIOPad_RST_iopad/DOUT           IO_PAD                     590    590                RISE  1       
ipInertedIOPad_RST_preio/PADIN          PRE_IO_PIN_TYPE_000001     0      590                RISE  1       
ipInertedIOPad_RST_preio/DIN0           PRE_IO_PIN_TYPE_000001     619    1209               RISE  1       
I__401/I                                Odrv12                     0      1209               RISE  1       
I__401/O                                Odrv12                     492    1701               RISE  1       
I__404/I                                Sp12to4                    0      1701               RISE  1       
I__404/O                                Sp12to4                    429    2130               RISE  1       
I__407/I                                Span4Mux_v                 0      2130               RISE  1       
I__407/O                                Span4Mux_v                 352    2481               RISE  1       
I__411/I                                Span4Mux_v                 0      2481               RISE  1       
I__411/O                                Span4Mux_v                 352    2833               RISE  1       
I__416/I                                LocalMux                   0      2833               RISE  1       
I__416/O                                LocalMux                   330    3163               RISE  1       
I__424/I                                InMux                      0      3163               RISE  1       
I__424/O                                InMux                      260    3424               RISE  1       
RST_I_0_3_lut_LC_3_9_3/in0              LogicCell40_SEQ_MODE_0000  0      3424               RISE  1       
RST_I_0_3_lut_LC_3_9_3/ltout            LogicCell40_SEQ_MODE_0000  387    3810               FALL  1       
I__380/I                                CascadeMux                 0      3810               FALL  1       
I__380/O                                CascadeMux                 0      3810               FALL  1       
i216_2_lut_3_lut_LC_3_9_4/in2           LogicCell40_SEQ_MODE_0000  0      3810               FALL  1       
i216_2_lut_3_lut_LC_3_9_4/lcout         LogicCell40_SEQ_MODE_0000  380    4190               RISE  3       
I__332/I                                Odrv4                      0      4190               RISE  1       
I__332/O                                Odrv4                      352    4542               RISE  1       
I__334/I                                Span4Mux_h                 0      4542               RISE  1       
I__334/O                                Span4Mux_h                 302    4844               RISE  1       
I__335/I                                LocalMux                   0      4844               RISE  1       
I__335/O                                LocalMux                   330    5174               RISE  1       
I__336/I                                CEMux                      0      5174               RISE  1       
I__336/O                                CEMux                      605    5779               RISE  1       
bit_cnt__i1_LC_2_8_1/ce                 LogicCell40_SEQ_MODE_1000  0      5779               RISE  1       

Capture Clock Path
pin name                       model name                 delay  cummulative delay  edge  Fanout  
-----------------------------  -------------------------  -----  -----------------  ----  ------  
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001     0      0                  RISE  1       
I__291/I                       Odrv12                     0      0                  RISE  1       
I__291/O                       Odrv12                     492    492                RISE  1       
I__293/I                       Sp12to4                    0      492                RISE  1       
I__293/O                       Sp12to4                    429    921                RISE  1       
I__295/I                       Span4Mux_v                 0      921                RISE  1       
I__295/O                       Span4Mux_v                 352    1273               RISE  1       
I__297/I                       Span4Mux_v                 0      1273               RISE  1       
I__297/O                       Span4Mux_v                 352    1624               RISE  1       
I__301/I                       Span4Mux_v                 0      1624               RISE  1       
I__301/O                       Span4Mux_v                 352    1976               RISE  1       
I__307/I                       LocalMux                   0      1976               RISE  1       
I__307/O                       LocalMux                   330    2306               RISE  1       
I__316/I                       ClkMux                     0      2306               RISE  1       
I__316/O                       ClkMux                     309    2616               RISE  1       
bit_cnt__i1_LC_2_8_1/clk       LogicCell40_SEQ_MODE_1000  0      2616               RISE  1       

6.2::Clock to Out Path Details          
--------------------------------------------------

6.2.1::Path details for port: CS_N[0]   
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : CS_N[0]
Clock Port         : ipInertedIOPad_CLK_preio/DIN0
Clock Reference    : SPI_MASTER|CLK:R
Clock to Out Delay : 11468


Launch Clock Path Delay        2967
+ Clock To Q Delay              541
+ Data Path Delay              7959
---------------------------- ------
Clock To Out Delay            11468

Launch Clock Path
pin name                         model name                 delay  cummulative delay  edge  Fanout  
-------------------------------  -------------------------  -----  -----------------  ----  ------  
ipInertedIOPad_CLK_preio/DIN0    PRE_IO_PIN_TYPE_000001     0      0                  RISE  1       
I__291/I                         Odrv12                     0      0                  RISE  1       
I__291/O                         Odrv12                     492    492                RISE  1       
I__292/I                         Sp12to4                    0      492                RISE  1       
I__292/O                         Sp12to4                    429    921                RISE  1       
I__294/I                         Span4Mux_v                 0      921                RISE  1       
I__294/O                         Span4Mux_v                 352    1273               RISE  1       
I__296/I                         Span4Mux_v                 0      1273               RISE  1       
I__296/O                         Span4Mux_v                 352    1624               RISE  1       
I__299/I                         Span4Mux_v                 0      1624               RISE  1       
I__299/O                         Span4Mux_v                 352    1976               RISE  1       
I__305/I                         Span4Mux_v                 0      1976               RISE  1       
I__305/O                         Span4Mux_v                 352    2327               RISE  1       
I__314/I                         LocalMux                   0      2327               RISE  1       
I__314/O                         LocalMux                   330    2658               RISE  1       
I__321/I                         ClkMux                     0      2658               RISE  1       
I__321/O                         ClkMux                     309    2967               RISE  1       
din_last_reg_n_81_LC_1_11_0/clk  LogicCell40_SEQ_MODE_1000  0      2967               RISE  1       

Data Path
pin name                                    model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------  -------------------------  -----  -----------------  ----  ------  
din_last_reg_n_81_LC_1_11_0/lcout           LogicCell40_SEQ_MODE_1000  541    3509               RISE  1       
I__133/I                                    Odrv12                     0      3509               RISE  1       
I__133/O                                    Odrv12                     492    4001               RISE  1       
I__134/I                                    LocalMux                   0      4001               RISE  1       
I__134/O                                    LocalMux                   330    4331               RISE  1       
I__135/I                                    InMux                      0      4331               RISE  1       
I__135/O                                    InMux                      260    4591               RISE  1       
i378_3_lut_LC_1_9_5/in0                     LogicCell40_SEQ_MODE_0000  0      4591               RISE  1       
i378_3_lut_LC_1_9_5/lcout                   LogicCell40_SEQ_MODE_0000  450    5042               RISE  1       
I__120/I                                    Odrv4                      0      5042               RISE  1       
I__120/O                                    Odrv4                      352    5393               RISE  1       
I__121/I                                    Span4Mux_h                 0      5393               RISE  1       
I__121/O                                    Span4Mux_h                 302    5695               RISE  1       
I__122/I                                    Span4Mux_v                 0      5695               RISE  1       
I__122/O                                    Span4Mux_v                 352    6047               RISE  1       
I__123/I                                    Span4Mux_v                 0      6047               RISE  1       
I__123/O                                    Span4Mux_v                 352    6399               RISE  1       
I__124/I                                    Span4Mux_s0_h              0      6399               RISE  1       
I__124/O                                    Span4Mux_s0_h              148    6546               RISE  1       
I__125/I                                    LocalMux                   0      6546               RISE  1       
I__125/O                                    LocalMux                   330    6877               RISE  1       
I__126/I                                    IoInMux                    0      6877               RISE  1       
I__126/O                                    IoInMux                    260    7137               RISE  1       
ipInertedIOPad_CS_N_0_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      7137               RISE  1       
ipInertedIOPad_CS_N_0_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2243   9380               FALL  1       
ipInertedIOPad_CS_N_0_iopad/DIN             IO_PAD                     0      9380               FALL  1       
ipInertedIOPad_CS_N_0_iopad/PACKAGEPIN:out  IO_PAD                     2088   11468              FALL  1       
CS_N[0]                                     SPI_MASTER                 0      11468              FALL  1       

6.2.2::Path details for port: DOUT[0]   
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : DOUT[0]
Clock Port         : ipInertedIOPad_CLK_preio/DIN0
Clock Reference    : SPI_MASTER|CLK:R
Clock to Out Delay : 8951


Launch Clock Path Delay        2616
+ Clock To Q Delay              541
+ Data Path Delay              5794
---------------------------- ------
Clock To Out Delay             8951

Launch Clock Path
pin name                       model name                 delay  cummulative delay  edge  Fanout  
-----------------------------  -------------------------  -----  -----------------  ----  ------  
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001     0      0                  RISE  1       
I__291/I                       Odrv12                     0      0                  RISE  1       
I__291/O                       Odrv12                     492    492                RISE  1       
I__292/I                       Sp12to4                    0      492                RISE  1       
I__292/O                       Sp12to4                    429    921                RISE  1       
I__294/I                       Span4Mux_v                 0      921                RISE  1       
I__294/O                       Span4Mux_v                 352    1273               RISE  1       
I__296/I                       Span4Mux_v                 0      1273               RISE  1       
I__296/O                       Span4Mux_v                 352    1624               RISE  1       
I__299/I                       Span4Mux_v                 0      1624               RISE  1       
I__299/O                       Span4Mux_v                 352    1976               RISE  1       
I__304/I                       LocalMux                   0      1976               RISE  1       
I__304/O                       LocalMux                   330    2306               RISE  1       
I__313/I                       ClkMux                     0      2306               RISE  1       
I__313/O                       ClkMux                     309    2616               RISE  1       
shreg_i0_LC_1_10_0/clk         LogicCell40_SEQ_MODE_1000  0      2616               RISE  1       

Data Path
pin name                                    model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------  -------------------------  -----  -----------------  ----  ------  
shreg_i0_LC_1_10_0/lcout                    LogicCell40_SEQ_MODE_1000  541    3157               RISE  2       
I__93/I                                     Odrv4                      0      3157               RISE  1       
I__93/O                                     Odrv4                      352    3509               RISE  1       
I__95/I                                     Span4Mux_s3_h              0      3509               RISE  1       
I__95/O                                     Span4Mux_s3_h              232    3741               RISE  1       
I__96/I                                     IoSpan4Mux                 0      3741               RISE  1       
I__96/O                                     IoSpan4Mux                 288    4029               RISE  1       
I__97/I                                     LocalMux                   0      4029               RISE  1       
I__97/O                                     LocalMux                   330    4359               RISE  1       
I__98/I                                     IoInMux                    0      4359               RISE  1       
I__98/O                                     IoInMux                    260    4620               RISE  1       
ipInertedIOPad_DOUT_0_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      4620               RISE  1       
ipInertedIOPad_DOUT_0_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2243   6863               FALL  1       
ipInertedIOPad_DOUT_0_iopad/DIN             IO_PAD                     0      6863               FALL  1       
ipInertedIOPad_DOUT_0_iopad/PACKAGEPIN:out  IO_PAD                     2088   8951               FALL  1       
DOUT[0]                                     SPI_MASTER                 0      8951               FALL  1       

6.2.3::Path details for port: DOUT[1]   
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : DOUT[1]
Clock Port         : ipInertedIOPad_CLK_preio/DIN0
Clock Reference    : SPI_MASTER|CLK:R
Clock to Out Delay : 8571


Launch Clock Path Delay        2616
+ Clock To Q Delay              541
+ Data Path Delay              5414
---------------------------- ------
Clock To Out Delay             8571

Launch Clock Path
pin name                       model name                 delay  cummulative delay  edge  Fanout  
-----------------------------  -------------------------  -----  -----------------  ----  ------  
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001     0      0                  RISE  1       
I__291/I                       Odrv12                     0      0                  RISE  1       
I__291/O                       Odrv12                     492    492                RISE  1       
I__292/I                       Sp12to4                    0      492                RISE  1       
I__292/O                       Sp12to4                    429    921                RISE  1       
I__294/I                       Span4Mux_v                 0      921                RISE  1       
I__294/O                       Span4Mux_v                 352    1273               RISE  1       
I__296/I                       Span4Mux_v                 0      1273               RISE  1       
I__296/O                       Span4Mux_v                 352    1624               RISE  1       
I__299/I                       Span4Mux_v                 0      1624               RISE  1       
I__299/O                       Span4Mux_v                 352    1976               RISE  1       
I__304/I                       LocalMux                   0      1976               RISE  1       
I__304/O                       LocalMux                   330    2306               RISE  1       
I__313/I                       ClkMux                     0      2306               RISE  1       
I__313/O                       ClkMux                     309    2616               RISE  1       
shreg_i1_LC_1_10_1/clk         LogicCell40_SEQ_MODE_1000  0      2616               RISE  1       

Data Path
pin name                                    model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------  -------------------------  -----  -----------------  ----  ------  
shreg_i1_LC_1_10_1/lcout                    LogicCell40_SEQ_MODE_1000  541    3157               RISE  2       
I__82/I                                     Odrv12                     0      3157               RISE  1       
I__82/O                                     Odrv12                     492    3649               RISE  1       
I__84/I                                     LocalMux                   0      3649               RISE  1       
I__84/O                                     LocalMux                   330    3980               RISE  1       
I__85/I                                     IoInMux                    0      3980               RISE  1       
I__85/O                                     IoInMux                    260    4240               RISE  1       
ipInertedIOPad_DOUT_1_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      4240               RISE  1       
ipInertedIOPad_DOUT_1_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2243   6483               FALL  1       
ipInertedIOPad_DOUT_1_iopad/DIN             IO_PAD                     0      6483               FALL  1       
ipInertedIOPad_DOUT_1_iopad/PACKAGEPIN:out  IO_PAD                     2088   8571               FALL  1       
DOUT[1]                                     SPI_MASTER                 0      8571               FALL  1       

6.2.4::Path details for port: DOUT[2]   
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : DOUT[2]
Clock Port         : ipInertedIOPad_CLK_preio/DIN0
Clock Reference    : SPI_MASTER|CLK:R
Clock to Out Delay : 8571


Launch Clock Path Delay        2616
+ Clock To Q Delay              541
+ Data Path Delay              5414
---------------------------- ------
Clock To Out Delay             8571

Launch Clock Path
pin name                       model name                 delay  cummulative delay  edge  Fanout  
-----------------------------  -------------------------  -----  -----------------  ----  ------  
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001     0      0                  RISE  1       
I__291/I                       Odrv12                     0      0                  RISE  1       
I__291/O                       Odrv12                     492    492                RISE  1       
I__292/I                       Sp12to4                    0      492                RISE  1       
I__292/O                       Sp12to4                    429    921                RISE  1       
I__294/I                       Span4Mux_v                 0      921                RISE  1       
I__294/O                       Span4Mux_v                 352    1273               RISE  1       
I__296/I                       Span4Mux_v                 0      1273               RISE  1       
I__296/O                       Span4Mux_v                 352    1624               RISE  1       
I__299/I                       Span4Mux_v                 0      1624               RISE  1       
I__299/O                       Span4Mux_v                 352    1976               RISE  1       
I__304/I                       LocalMux                   0      1976               RISE  1       
I__304/O                       LocalMux                   330    2306               RISE  1       
I__313/I                       ClkMux                     0      2306               RISE  1       
I__313/O                       ClkMux                     309    2616               RISE  1       
shreg_i2_LC_1_10_2/clk         LogicCell40_SEQ_MODE_1000  0      2616               RISE  1       

Data Path
pin name                                    model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------  -------------------------  -----  -----------------  ----  ------  
shreg_i2_LC_1_10_2/lcout                    LogicCell40_SEQ_MODE_1000  541    3157               RISE  2       
I__72/I                                     Odrv12                     0      3157               RISE  1       
I__72/O                                     Odrv12                     492    3649               RISE  1       
I__74/I                                     LocalMux                   0      3649               RISE  1       
I__74/O                                     LocalMux                   330    3980               RISE  1       
I__75/I                                     IoInMux                    0      3980               RISE  1       
I__75/O                                     IoInMux                    260    4240               RISE  1       
ipInertedIOPad_DOUT_2_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      4240               RISE  1       
ipInertedIOPad_DOUT_2_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2243   6483               FALL  1       
ipInertedIOPad_DOUT_2_iopad/DIN             IO_PAD                     0      6483               FALL  1       
ipInertedIOPad_DOUT_2_iopad/PACKAGEPIN:out  IO_PAD                     2088   8571               FALL  1       
DOUT[2]                                     SPI_MASTER                 0      8571               FALL  1       

6.2.5::Path details for port: DOUT[3]   
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : DOUT[3]
Clock Port         : ipInertedIOPad_CLK_preio/DIN0
Clock Reference    : SPI_MASTER|CLK:R
Clock to Out Delay : 9014


Launch Clock Path Delay        2616
+ Clock To Q Delay              541
+ Data Path Delay              5857
---------------------------- ------
Clock To Out Delay             9014

Launch Clock Path
pin name                       model name                 delay  cummulative delay  edge  Fanout  
-----------------------------  -------------------------  -----  -----------------  ----  ------  
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001     0      0                  RISE  1       
I__291/I                       Odrv12                     0      0                  RISE  1       
I__291/O                       Odrv12                     492    492                RISE  1       
I__292/I                       Sp12to4                    0      492                RISE  1       
I__292/O                       Sp12to4                    429    921                RISE  1       
I__294/I                       Span4Mux_v                 0      921                RISE  1       
I__294/O                       Span4Mux_v                 352    1273               RISE  1       
I__296/I                       Span4Mux_v                 0      1273               RISE  1       
I__296/O                       Span4Mux_v                 352    1624               RISE  1       
I__299/I                       Span4Mux_v                 0      1624               RISE  1       
I__299/O                       Span4Mux_v                 352    1976               RISE  1       
I__304/I                       LocalMux                   0      1976               RISE  1       
I__304/O                       LocalMux                   330    2306               RISE  1       
I__313/I                       ClkMux                     0      2306               RISE  1       
I__313/O                       ClkMux                     309    2616               RISE  1       
shreg_i3_LC_1_10_3/clk         LogicCell40_SEQ_MODE_1000  0      2616               RISE  1       

Data Path
pin name                                    model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------  -------------------------  -----  -----------------  ----  ------  
shreg_i3_LC_1_10_3/lcout                    LogicCell40_SEQ_MODE_1000  541    3157               RISE  2       
I__196/I                                    Odrv4                      0      3157               RISE  1       
I__196/O                                    Odrv4                      352    3509               RISE  1       
I__198/I                                    Span4Mux_v                 0      3509               RISE  1       
I__198/O                                    Span4Mux_v                 352    3860               RISE  1       
I__199/I                                    Span4Mux_s3_h              0      3860               RISE  1       
I__199/O                                    Span4Mux_s3_h              232    4092               RISE  1       
I__200/I                                    LocalMux                   0      4092               RISE  1       
I__200/O                                    LocalMux                   330    4423               RISE  1       
I__201/I                                    IoInMux                    0      4423               RISE  1       
I__201/O                                    IoInMux                    260    4683               RISE  1       
ipInertedIOPad_DOUT_3_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      4683               RISE  1       
ipInertedIOPad_DOUT_3_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2243   6926               FALL  1       
ipInertedIOPad_DOUT_3_iopad/DIN             IO_PAD                     0      6926               FALL  1       
ipInertedIOPad_DOUT_3_iopad/PACKAGEPIN:out  IO_PAD                     2088   9014               FALL  1       
DOUT[3]                                     SPI_MASTER                 0      9014               FALL  1       

6.2.6::Path details for port: DOUT[4]   
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : DOUT[4]
Clock Port         : ipInertedIOPad_CLK_preio/DIN0
Clock Reference    : SPI_MASTER|CLK:R
Clock to Out Delay : 8986


Launch Clock Path Delay        2616
+ Clock To Q Delay              541
+ Data Path Delay              5829
---------------------------- ------
Clock To Out Delay             8986

Launch Clock Path
pin name                       model name                 delay  cummulative delay  edge  Fanout  
-----------------------------  -------------------------  -----  -----------------  ----  ------  
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001     0      0                  RISE  1       
I__291/I                       Odrv12                     0      0                  RISE  1       
I__291/O                       Odrv12                     492    492                RISE  1       
I__292/I                       Sp12to4                    0      492                RISE  1       
I__292/O                       Sp12to4                    429    921                RISE  1       
I__294/I                       Span4Mux_v                 0      921                RISE  1       
I__294/O                       Span4Mux_v                 352    1273               RISE  1       
I__296/I                       Span4Mux_v                 0      1273               RISE  1       
I__296/O                       Span4Mux_v                 352    1624               RISE  1       
I__299/I                       Span4Mux_v                 0      1624               RISE  1       
I__299/O                       Span4Mux_v                 352    1976               RISE  1       
I__304/I                       LocalMux                   0      1976               RISE  1       
I__304/O                       LocalMux                   330    2306               RISE  1       
I__313/I                       ClkMux                     0      2306               RISE  1       
I__313/O                       ClkMux                     309    2616               RISE  1       
shreg_i4_LC_1_10_4/clk         LogicCell40_SEQ_MODE_1000  0      2616               RISE  1       

Data Path
pin name                                    model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------  -------------------------  -----  -----------------  ----  ------  
shreg_i4_LC_1_10_4/lcout                    LogicCell40_SEQ_MODE_1000  541    3157               RISE  2       
I__184/I                                    Odrv4                      0      3157               RISE  1       
I__184/O                                    Odrv4                      352    3509               RISE  1       
I__186/I                                    Span4Mux_v                 0      3509               RISE  1       
I__186/O                                    Span4Mux_v                 352    3860               RISE  1       
I__187/I                                    Span4Mux_s2_h              0      3860               RISE  1       
I__187/O                                    Span4Mux_s2_h              204    4064               RISE  1       
I__188/I                                    LocalMux                   0      4064               RISE  1       
I__188/O                                    LocalMux                   330    4395               RISE  1       
I__189/I                                    IoInMux                    0      4395               RISE  1       
I__189/O                                    IoInMux                    260    4655               RISE  1       
ipInertedIOPad_DOUT_4_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      4655               RISE  1       
ipInertedIOPad_DOUT_4_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2243   6898               FALL  1       
ipInertedIOPad_DOUT_4_iopad/DIN             IO_PAD                     0      6898               FALL  1       
ipInertedIOPad_DOUT_4_iopad/PACKAGEPIN:out  IO_PAD                     2088   8986               FALL  1       
DOUT[4]                                     SPI_MASTER                 0      8986               FALL  1       

6.2.7::Path details for port: DOUT[5]   
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : DOUT[5]
Clock Port         : ipInertedIOPad_CLK_preio/DIN0
Clock Reference    : SPI_MASTER|CLK:R
Clock to Out Delay : 9232


Launch Clock Path Delay        2616
+ Clock To Q Delay              541
+ Data Path Delay              6075
---------------------------- ------
Clock To Out Delay             9232

Launch Clock Path
pin name                       model name                 delay  cummulative delay  edge  Fanout  
-----------------------------  -------------------------  -----  -----------------  ----  ------  
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001     0      0                  RISE  1       
I__291/I                       Odrv12                     0      0                  RISE  1       
I__291/O                       Odrv12                     492    492                RISE  1       
I__292/I                       Sp12to4                    0      492                RISE  1       
I__292/O                       Sp12to4                    429    921                RISE  1       
I__294/I                       Span4Mux_v                 0      921                RISE  1       
I__294/O                       Span4Mux_v                 352    1273               RISE  1       
I__296/I                       Span4Mux_v                 0      1273               RISE  1       
I__296/O                       Span4Mux_v                 352    1624               RISE  1       
I__299/I                       Span4Mux_v                 0      1624               RISE  1       
I__299/O                       Span4Mux_v                 352    1976               RISE  1       
I__304/I                       LocalMux                   0      1976               RISE  1       
I__304/O                       LocalMux                   330    2306               RISE  1       
I__313/I                       ClkMux                     0      2306               RISE  1       
I__313/O                       ClkMux                     309    2616               RISE  1       
shreg_i5_LC_1_10_5/clk         LogicCell40_SEQ_MODE_1000  0      2616               RISE  1       

Data Path
pin name                                    model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------  -------------------------  -----  -----------------  ----  ------  
shreg_i5_LC_1_10_5/lcout                    LogicCell40_SEQ_MODE_1000  541    3157               RISE  2       
I__169/I                                    Odrv4                      0      3157               RISE  1       
I__169/O                                    Odrv4                      352    3509               RISE  1       
I__171/I                                    Span4Mux_h                 0      3509               RISE  1       
I__171/O                                    Span4Mux_h                 302    3811               RISE  1       
I__172/I                                    Span4Mux_v                 0      3811               RISE  1       
I__172/O                                    Span4Mux_v                 352    4163               RISE  1       
I__173/I                                    Span4Mux_s0_h              0      4163               RISE  1       
I__173/O                                    Span4Mux_s0_h              148    4310               RISE  1       
I__174/I                                    LocalMux                   0      4310               RISE  1       
I__174/O                                    LocalMux                   330    4641               RISE  1       
I__175/I                                    IoInMux                    0      4641               RISE  1       
I__175/O                                    IoInMux                    260    4901               RISE  1       
ipInertedIOPad_DOUT_5_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      4901               RISE  1       
ipInertedIOPad_DOUT_5_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2243   7144               FALL  1       
ipInertedIOPad_DOUT_5_iopad/DIN             IO_PAD                     0      7144               FALL  1       
ipInertedIOPad_DOUT_5_iopad/PACKAGEPIN:out  IO_PAD                     2088   9232               FALL  1       
DOUT[5]                                     SPI_MASTER                 0      9232               FALL  1       

6.2.8::Path details for port: DOUT[6]   
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : DOUT[6]
Clock Port         : ipInertedIOPad_CLK_preio/DIN0
Clock Reference    : SPI_MASTER|CLK:R
Clock to Out Delay : 9316


Launch Clock Path Delay        2616
+ Clock To Q Delay              541
+ Data Path Delay              6159
---------------------------- ------
Clock To Out Delay             9316

Launch Clock Path
pin name                       model name                 delay  cummulative delay  edge  Fanout  
-----------------------------  -------------------------  -----  -----------------  ----  ------  
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001     0      0                  RISE  1       
I__291/I                       Odrv12                     0      0                  RISE  1       
I__291/O                       Odrv12                     492    492                RISE  1       
I__292/I                       Sp12to4                    0      492                RISE  1       
I__292/O                       Sp12to4                    429    921                RISE  1       
I__294/I                       Span4Mux_v                 0      921                RISE  1       
I__294/O                       Span4Mux_v                 352    1273               RISE  1       
I__296/I                       Span4Mux_v                 0      1273               RISE  1       
I__296/O                       Span4Mux_v                 352    1624               RISE  1       
I__299/I                       Span4Mux_v                 0      1624               RISE  1       
I__299/O                       Span4Mux_v                 352    1976               RISE  1       
I__304/I                       LocalMux                   0      1976               RISE  1       
I__304/O                       LocalMux                   330    2306               RISE  1       
I__313/I                       ClkMux                     0      2306               RISE  1       
I__313/O                       ClkMux                     309    2616               RISE  1       
shreg_i6_LC_1_10_6/clk         LogicCell40_SEQ_MODE_1000  0      2616               RISE  1       

Data Path
pin name                                    model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------  -------------------------  -----  -----------------  ----  ------  
shreg_i6_LC_1_10_6/lcout                    LogicCell40_SEQ_MODE_1000  541    3157               FALL  2       
I__155/I                                    Odrv4                      0      3157               FALL  1       
I__155/O                                    Odrv4                      373    3530               FALL  1       
I__157/I                                    Span4Mux_v                 0      3530               FALL  1       
I__157/O                                    Span4Mux_v                 373    3902               FALL  1       
I__158/I                                    Span4Mux_s3_h              0      3902               FALL  1       
I__158/O                                    Span4Mux_s3_h              232    4134               FALL  1       
I__159/I                                    IoSpan4Mux                 0      4134               FALL  1       
I__159/O                                    IoSpan4Mux                 323    4458               FALL  1       
I__160/I                                    LocalMux                   0      4458               FALL  1       
I__160/O                                    LocalMux                   309    4767               FALL  1       
I__161/I                                    IoInMux                    0      4767               FALL  1       
I__161/O                                    IoInMux                    218    4985               FALL  1       
ipInertedIOPad_DOUT_6_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      4985               FALL  1       
ipInertedIOPad_DOUT_6_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2243   7228               FALL  1       
ipInertedIOPad_DOUT_6_iopad/DIN             IO_PAD                     0      7228               FALL  1       
ipInertedIOPad_DOUT_6_iopad/PACKAGEPIN:out  IO_PAD                     2088   9316               FALL  1       
DOUT[6]                                     SPI_MASTER                 0      9316               FALL  1       

6.2.9::Path details for port: DOUT[7]   
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : DOUT[7]
Clock Port         : ipInertedIOPad_CLK_preio/DIN0
Clock Reference    : SPI_MASTER|CLK:R
Clock to Out Delay : 9562


Launch Clock Path Delay        2616
+ Clock To Q Delay              541
+ Data Path Delay              6405
---------------------------- ------
Clock To Out Delay             9562

Launch Clock Path
pin name                       model name                 delay  cummulative delay  edge  Fanout  
-----------------------------  -------------------------  -----  -----------------  ----  ------  
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001     0      0                  RISE  1       
I__291/I                       Odrv12                     0      0                  RISE  1       
I__291/O                       Odrv12                     492    492                RISE  1       
I__292/I                       Sp12to4                    0      492                RISE  1       
I__292/O                       Sp12to4                    429    921                RISE  1       
I__294/I                       Span4Mux_v                 0      921                RISE  1       
I__294/O                       Span4Mux_v                 352    1273               RISE  1       
I__296/I                       Span4Mux_v                 0      1273               RISE  1       
I__296/O                       Span4Mux_v                 352    1624               RISE  1       
I__299/I                       Span4Mux_v                 0      1624               RISE  1       
I__299/O                       Span4Mux_v                 352    1976               RISE  1       
I__304/I                       LocalMux                   0      1976               RISE  1       
I__304/O                       LocalMux                   330    2306               RISE  1       
I__313/I                       ClkMux                     0      2306               RISE  1       
I__313/O                       ClkMux                     309    2616               RISE  1       
shreg_i7_LC_1_10_7/clk         LogicCell40_SEQ_MODE_1000  0      2616               RISE  1       

Data Path
pin name                                    model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------  -------------------------  -----  -----------------  ----  ------  
shreg_i7_LC_1_10_7/lcout                    LogicCell40_SEQ_MODE_1000  541    3157               FALL  2       
I__145/I                                    Odrv4                      0      3157               FALL  1       
I__145/O                                    Odrv4                      373    3530               FALL  1       
I__146/I                                    Span4Mux_s2_h              0      3530               FALL  1       
I__146/O                                    Span4Mux_s2_h              204    3734               FALL  1       
I__147/I                                    IoSpan4Mux                 0      3734               FALL  1       
I__147/O                                    IoSpan4Mux                 323    4057               FALL  1       
I__148/I                                    IoSpan4Mux                 0      4057               FALL  1       
I__148/O                                    IoSpan4Mux                 323    4381               FALL  1       
I__149/I                                    IoSpan4Mux                 0      4381               FALL  1       
I__149/O                                    IoSpan4Mux                 323    4704               FALL  1       
I__151/I                                    LocalMux                   0      4704               FALL  1       
I__151/O                                    LocalMux                   309    5013               FALL  1       
I__153/I                                    IoInMux                    0      5013               FALL  1       
I__153/O                                    IoInMux                    218    5231               FALL  1       
ipInertedIOPad_DOUT_7_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      5231               FALL  1       
ipInertedIOPad_DOUT_7_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2243   7474               FALL  1       
ipInertedIOPad_DOUT_7_iopad/DIN             IO_PAD                     0      7474               FALL  1       
ipInertedIOPad_DOUT_7_iopad/PACKAGEPIN:out  IO_PAD                     2088   9562               FALL  1       
DOUT[7]                                     SPI_MASTER                 0      9562               FALL  1       

6.2.10::Path details for port: DOUT_VLD 
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : DOUT_VLD
Clock Port         : ipInertedIOPad_CLK_preio/DIN0
Clock Reference    : SPI_MASTER|CLK:R
Clock to Out Delay : 9752


Launch Clock Path Delay        2616
+ Clock To Q Delay              541
+ Data Path Delay              6595
---------------------------- ------
Clock To Out Delay             9752

Launch Clock Path
pin name                       model name                 delay  cummulative delay  edge  Fanout  
-----------------------------  -------------------------  -----  -----------------  ----  ------  
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001     0      0                  RISE  1       
I__291/I                       Odrv12                     0      0                  RISE  1       
I__291/O                       Odrv12                     492    492                RISE  1       
I__292/I                       Sp12to4                    0      492                RISE  1       
I__292/O                       Sp12to4                    429    921                RISE  1       
I__294/I                       Span4Mux_v                 0      921                RISE  1       
I__294/O                       Span4Mux_v                 352    1273               RISE  1       
I__296/I                       Span4Mux_v                 0      1273               RISE  1       
I__296/O                       Span4Mux_v                 352    1624               RISE  1       
I__300/I                       Span4Mux_v                 0      1624               RISE  1       
I__300/O                       Span4Mux_v                 352    1976               RISE  1       
I__306/I                       LocalMux                   0      1976               RISE  1       
I__306/O                       LocalMux                   330    2306               RISE  1       
I__315/I                       ClkMux                     0      2306               RISE  1       
I__315/O                       ClkMux                     309    2616               RISE  1       
DOUT_VLD_84_LC_1_9_6/clk       LogicCell40_SEQ_MODE_1000  0      2616               RISE  1       

Data Path
pin name                                      model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------  -------------------------  -----  -----------------  ----  ------  
DOUT_VLD_84_LC_1_9_6/lcout                    LogicCell40_SEQ_MODE_1000  541    3157               FALL  1       
I__114/I                                      Odrv12                     0      3157               FALL  1       
I__114/O                                      Odrv12                     541    3699               FALL  1       
I__115/I                                      Span12Mux_v                0      3699               FALL  1       
I__115/O                                      Span12Mux_v                541    4240               FALL  1       
I__116/I                                      Sp12to4                    0      4240               FALL  1       
I__116/O                                      Sp12to4                    450    4690               FALL  1       
I__117/I                                      Span4Mux_s2_h              0      4690               FALL  1       
I__117/O                                      Span4Mux_s2_h              204    4894               FALL  1       
I__118/I                                      LocalMux                   0      4894               FALL  1       
I__118/O                                      LocalMux                   309    5203               FALL  1       
I__119/I                                      IoInMux                    0      5203               FALL  1       
I__119/O                                      IoInMux                    218    5421               FALL  1       
ipInertedIOPad_DOUT_VLD_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      5421               FALL  1       
ipInertedIOPad_DOUT_VLD_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2243   7664               FALL  1       
ipInertedIOPad_DOUT_VLD_iopad/DIN             IO_PAD                     0      7664               FALL  1       
ipInertedIOPad_DOUT_VLD_iopad/PACKAGEPIN:out  IO_PAD                     2088   9752               FALL  1       
DOUT_VLD                                      SPI_MASTER                 0      9752               FALL  1       

6.2.11::Path details for port: MOSI     
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : MOSI
Clock Port         : ipInertedIOPad_CLK_preio/DIN0
Clock Reference    : SPI_MASTER|CLK:R
Clock to Out Delay : 9562


Launch Clock Path Delay        2616
+ Clock To Q Delay              541
+ Data Path Delay              6405
---------------------------- ------
Clock To Out Delay             9562

Launch Clock Path
pin name                       model name                 delay  cummulative delay  edge  Fanout  
-----------------------------  -------------------------  -----  -----------------  ----  ------  
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001     0      0                  RISE  1       
I__291/I                       Odrv12                     0      0                  RISE  1       
I__291/O                       Odrv12                     492    492                RISE  1       
I__292/I                       Sp12to4                    0      492                RISE  1       
I__292/O                       Sp12to4                    429    921                RISE  1       
I__294/I                       Span4Mux_v                 0      921                RISE  1       
I__294/O                       Span4Mux_v                 352    1273               RISE  1       
I__296/I                       Span4Mux_v                 0      1273               RISE  1       
I__296/O                       Span4Mux_v                 352    1624               RISE  1       
I__299/I                       Span4Mux_v                 0      1624               RISE  1       
I__299/O                       Span4Mux_v                 352    1976               RISE  1       
I__304/I                       LocalMux                   0      1976               RISE  1       
I__304/O                       LocalMux                   330    2306               RISE  1       
I__313/I                       ClkMux                     0      2306               RISE  1       
I__313/O                       ClkMux                     309    2616               RISE  1       
shreg_i7_LC_1_10_7/clk         LogicCell40_SEQ_MODE_1000  0      2616               RISE  1       

Data Path
pin name                                  model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------  -------------------------  -----  -----------------  ----  ------  
shreg_i7_LC_1_10_7/lcout                  LogicCell40_SEQ_MODE_1000  541    3157               FALL  2       
I__145/I                                  Odrv4                      0      3157               FALL  1       
I__145/O                                  Odrv4                      373    3530               FALL  1       
I__146/I                                  Span4Mux_s2_h              0      3530               FALL  1       
I__146/O                                  Span4Mux_s2_h              204    3734               FALL  1       
I__147/I                                  IoSpan4Mux                 0      3734               FALL  1       
I__147/O                                  IoSpan4Mux                 323    4057               FALL  1       
I__148/I                                  IoSpan4Mux                 0      4057               FALL  1       
I__148/O                                  IoSpan4Mux                 323    4381               FALL  1       
I__149/I                                  IoSpan4Mux                 0      4381               FALL  1       
I__149/O                                  IoSpan4Mux                 323    4704               FALL  1       
I__150/I                                  LocalMux                   0      4704               FALL  1       
I__150/O                                  LocalMux                   309    5013               FALL  1       
I__152/I                                  IoInMux                    0      5013               FALL  1       
I__152/O                                  IoInMux                    218    5231               FALL  1       
ipInertedIOPad_MOSI_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      5231               FALL  1       
ipInertedIOPad_MOSI_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2243   7474               FALL  1       
ipInertedIOPad_MOSI_iopad/DIN             IO_PAD                     0      7474               FALL  1       
ipInertedIOPad_MOSI_iopad/PACKAGEPIN:out  IO_PAD                     2088   9562               FALL  1       
MOSI                                      SPI_MASTER                 0      9562               FALL  1       

6.2.12::Path details for port: READY    
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : READY
Clock Port         : ipInertedIOPad_CLK_preio/DIN0
Clock Reference    : SPI_MASTER|CLK:R
Clock to Out Delay : 9197


Launch Clock Path Delay        2616
+ Clock To Q Delay              541
+ Data Path Delay              6040
---------------------------- ------
Clock To Out Delay             9197

Launch Clock Path
pin name                            model name                 delay  cummulative delay  edge  Fanout  
----------------------------------  -------------------------  -----  -----------------  ----  ------  
ipInertedIOPad_CLK_preio/DIN0       PRE_IO_PIN_TYPE_000001     0      0                  RISE  1       
I__291/I                            Odrv12                     0      0                  RISE  1       
I__291/O                            Odrv12                     492    492                RISE  1       
I__293/I                            Sp12to4                    0      492                RISE  1       
I__293/O                            Sp12to4                    429    921                RISE  1       
I__295/I                            Span4Mux_v                 0      921                RISE  1       
I__295/O                            Span4Mux_v                 352    1273               RISE  1       
I__297/I                            Span4Mux_v                 0      1273               RISE  1       
I__297/O                            Span4Mux_v                 352    1624               RISE  1       
I__301/I                            Span4Mux_v                 0      1624               RISE  1       
I__301/O                            Span4Mux_v                 352    1976               RISE  1       
I__308/I                            LocalMux                   0      1976               RISE  1       
I__308/O                            LocalMux                   330    2306               RISE  1       
I__317/I                            ClkMux                     0      2306               RISE  1       
I__317/O                            ClkMux                     309    2616               RISE  1       
present_state_FSM_i1_LC_2_10_4/clk  LogicCell40_SEQ_MODE_1001  0      2616               RISE  1       

Data Path
pin name                                   model name                 delay  cummulative delay  edge  Fanout  
-----------------------------------------  -------------------------  -----  -----------------  ----  ------  
present_state_FSM_i1_LC_2_10_4/lcout       LogicCell40_SEQ_MODE_1001  541    3157               RISE  5       
I__215/I                                   Odrv4                      0      3157               RISE  1       
I__215/O                                   Odrv4                      352    3509               RISE  1       
I__220/I                                   Span4Mux_h                 0      3509               RISE  1       
I__220/O                                   Span4Mux_h                 302    3811               RISE  1       
I__221/I                                   Span4Mux_s1_h              0      3811               RISE  1       
I__221/O                                   Span4Mux_s1_h              176    3987               RISE  1       
I__222/I                                   IoSpan4Mux                 0      3987               RISE  1       
I__222/O                                   IoSpan4Mux                 288    4275               RISE  1       
I__223/I                                   LocalMux                   0      4275               RISE  1       
I__223/O                                   LocalMux                   330    4606               RISE  1       
I__224/I                                   IoInMux                    0      4606               RISE  1       
I__224/O                                   IoInMux                    260    4866               RISE  1       
ipInertedIOPad_READY_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      4866               RISE  1       
ipInertedIOPad_READY_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2243   7109               FALL  1       
ipInertedIOPad_READY_iopad/DIN             IO_PAD                     0      7109               FALL  1       
ipInertedIOPad_READY_iopad/PACKAGEPIN:out  IO_PAD                     2088   9197               FALL  1       
READY                                      SPI_MASTER                 0      9197               FALL  1       

6.2.13::Path details for port: SCLK     
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : SCLK
Clock Port         : ipInertedIOPad_CLK_preio/DIN0
Clock Reference    : SPI_MASTER|CLK:R
Clock to Out Delay : 8937


Launch Clock Path Delay        2616
+ Clock To Q Delay              541
+ Data Path Delay              5780
---------------------------- ------
Clock To Out Delay             8937

Launch Clock Path
pin name                       model name                 delay  cummulative delay  edge  Fanout  
-----------------------------  -------------------------  -----  -----------------  ----  ------  
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001     0      0                  RISE  1       
I__291/I                       Odrv12                     0      0                  RISE  1       
I__291/O                       Odrv12                     492    492                RISE  1       
I__293/I                       Sp12to4                    0      492                RISE  1       
I__293/O                       Sp12to4                    429    921                RISE  1       
I__295/I                       Span4Mux_v                 0      921                RISE  1       
I__295/O                       Span4Mux_v                 352    1273               RISE  1       
I__297/I                       Span4Mux_v                 0      1273               RISE  1       
I__297/O                       Span4Mux_v                 352    1624               RISE  1       
I__301/I                       Span4Mux_v                 0      1624               RISE  1       
I__301/O                       Span4Mux_v                 352    1976               RISE  1       
I__309/I                       LocalMux                   0      1976               RISE  1       
I__309/O                       LocalMux                   330    2306               RISE  1       
I__318/I                       ClkMux                     0      2306               RISE  1       
I__318/O                       ClkMux                     309    2616               RISE  1       
spi_clk_79_LC_3_10_0/clk       LogicCell40_SEQ_MODE_1000  0      2616               RISE  1       

Data Path
pin name                                  model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------  -------------------------  -----  -----------------  ----  ------  
spi_clk_79_LC_3_10_0/lcout                LogicCell40_SEQ_MODE_1000  541    3157               RISE  2       
I__338/I                                  Odrv4                      0      3157               RISE  1       
I__338/O                                  Odrv4                      352    3509               RISE  1       
I__340/I                                  Span4Mux_h                 0      3509               RISE  1       
I__340/O                                  Span4Mux_h                 302    3811               RISE  1       
I__341/I                                  Span4Mux_s2_h              0      3811               RISE  1       
I__341/O                                  Span4Mux_s2_h              204    4015               RISE  1       
I__342/I                                  LocalMux                   0      4015               RISE  1       
I__342/O                                  LocalMux                   330    4345               RISE  1       
I__343/I                                  IoInMux                    0      4345               RISE  1       
I__343/O                                  IoInMux                    260    4606               RISE  1       
ipInertedIOPad_SCLK_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      4606               RISE  1       
ipInertedIOPad_SCLK_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2243   6849               FALL  1       
ipInertedIOPad_SCLK_iopad/DIN             IO_PAD                     0      6849               FALL  1       
ipInertedIOPad_SCLK_iopad/PACKAGEPIN:out  IO_PAD                     2088   8937               FALL  1       
SCLK                                      SPI_MASTER                 0      8937               FALL  1       

6.4::Hold Times Path Details            
--------------------------------------------------

6.4.1::Path details for port: DIN[0]    
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : DIN[0]
Clock Port        : ipInertedIOPad_CLK_preio/DIN0
Clock Reference   : SPI_MASTER|CLK:R
Hold Time         : -765


Capture Clock Path Delay       2616
+ Hold  Time                      0
- Data Path Delay             -3381
---------------------------- ------
Hold Time                      -765

Data Path
pin name                                  model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------  -------------------------  -----  -----------------  ----  ------  
DIN[0]                                    SPI_MASTER                 0      0                  FALL  1       
ipInertedIOPad_DIN_0_iopad/PACKAGEPIN:in  IO_PAD                     0      0                  FALL  1       
ipInertedIOPad_DIN_0_iopad/DOUT           IO_PAD                     540    540                FALL  1       
ipInertedIOPad_DIN_0_preio/PADIN          PRE_IO_PIN_TYPE_000001     0      540                FALL  1       
ipInertedIOPad_DIN_0_preio/DIN0           PRE_IO_PIN_TYPE_000001     464    1004               FALL  1       
I__108/I                                  Odrv12                     0      1004               FALL  1       
I__108/O                                  Odrv12                     541    1545               FALL  1       
I__109/I                                  Span12Mux_v                0      1545               FALL  1       
I__109/O                                  Span12Mux_v                541    2087               FALL  1       
I__110/I                                  Sp12to4                    0      2087               FALL  1       
I__110/O                                  Sp12to4                    450    2537               FALL  1       
I__111/I                                  Span4Mux_h                 0      2537               FALL  1       
I__111/O                                  Span4Mux_h                 316    2853               FALL  1       
I__112/I                                  LocalMux                   0      2853               FALL  1       
I__112/O                                  LocalMux                   309    3163               FALL  1       
I__113/I                                  InMux                      0      3163               FALL  1       
I__113/O                                  InMux                      218    3381               FALL  1       
shreg_i0_LC_1_10_0/in0                    LogicCell40_SEQ_MODE_1000  0      3381               FALL  1       

Capture Clock Path
pin name                       model name                 delay  cummulative delay  edge  Fanout  
-----------------------------  -------------------------  -----  -----------------  ----  ------  
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001     0      0                  RISE  1       
I__291/I                       Odrv12                     0      0                  RISE  1       
I__291/O                       Odrv12                     492    492                RISE  1       
I__292/I                       Sp12to4                    0      492                RISE  1       
I__292/O                       Sp12to4                    429    921                RISE  1       
I__294/I                       Span4Mux_v                 0      921                RISE  1       
I__294/O                       Span4Mux_v                 352    1273               RISE  1       
I__296/I                       Span4Mux_v                 0      1273               RISE  1       
I__296/O                       Span4Mux_v                 352    1624               RISE  1       
I__299/I                       Span4Mux_v                 0      1624               RISE  1       
I__299/O                       Span4Mux_v                 352    1976               RISE  1       
I__304/I                       LocalMux                   0      1976               RISE  1       
I__304/O                       LocalMux                   330    2306               RISE  1       
I__313/I                       ClkMux                     0      2306               RISE  1       
I__313/O                       ClkMux                     309    2616               RISE  1       
shreg_i0_LC_1_10_0/clk         LogicCell40_SEQ_MODE_1000  0      2616               RISE  1       

6.4.2::Path details for port: DIN[1]    
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : DIN[1]
Clock Port        : ipInertedIOPad_CLK_preio/DIN0
Clock Reference   : SPI_MASTER|CLK:R
Hold Time         : -448


Capture Clock Path Delay       2616
+ Hold  Time                      0
- Data Path Delay             -3064
---------------------------- ------
Hold Time                      -448

Data Path
pin name                                  model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------  -------------------------  -----  -----------------  ----  ------  
DIN[1]                                    SPI_MASTER                 0      0                  FALL  1       
ipInertedIOPad_DIN_1_iopad/PACKAGEPIN:in  IO_PAD                     0      0                  FALL  1       
ipInertedIOPad_DIN_1_iopad/DOUT           IO_PAD                     540    540                FALL  1       
ipInertedIOPad_DIN_1_preio/PADIN          PRE_IO_PIN_TYPE_000001     0      540                FALL  1       
ipInertedIOPad_DIN_1_preio/DIN0           PRE_IO_PIN_TYPE_000001     464    1004               FALL  1       
I__99/I                                   Odrv12                     0      1004               FALL  1       
I__99/O                                   Odrv12                     541    1545               FALL  1       
I__100/I                                  Span12Mux_v                0      1545               FALL  1       
I__100/O                                  Span12Mux_v                541    2087               FALL  1       
I__101/I                                  Sp12to4                    0      2087               FALL  1       
I__101/O                                  Sp12to4                    450    2537               FALL  1       
I__102/I                                  LocalMux                   0      2537               FALL  1       
I__102/O                                  LocalMux                   309    2846               FALL  1       
I__103/I                                  InMux                      0      2846               FALL  1       
I__103/O                                  InMux                      218    3064               FALL  1       
shreg_i1_LC_1_10_1/in1                    LogicCell40_SEQ_MODE_1000  0      3064               FALL  1       

Capture Clock Path
pin name                       model name                 delay  cummulative delay  edge  Fanout  
-----------------------------  -------------------------  -----  -----------------  ----  ------  
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001     0      0                  RISE  1       
I__291/I                       Odrv12                     0      0                  RISE  1       
I__291/O                       Odrv12                     492    492                RISE  1       
I__292/I                       Sp12to4                    0      492                RISE  1       
I__292/O                       Sp12to4                    429    921                RISE  1       
I__294/I                       Span4Mux_v                 0      921                RISE  1       
I__294/O                       Span4Mux_v                 352    1273               RISE  1       
I__296/I                       Span4Mux_v                 0      1273               RISE  1       
I__296/O                       Span4Mux_v                 352    1624               RISE  1       
I__299/I                       Span4Mux_v                 0      1624               RISE  1       
I__299/O                       Span4Mux_v                 352    1976               RISE  1       
I__304/I                       LocalMux                   0      1976               RISE  1       
I__304/O                       LocalMux                   330    2306               RISE  1       
I__313/I                       ClkMux                     0      2306               RISE  1       
I__313/O                       ClkMux                     309    2616               RISE  1       
shreg_i1_LC_1_10_1/clk         LogicCell40_SEQ_MODE_1000  0      2616               RISE  1       

6.4.3::Path details for port: DIN[2]    
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : DIN[2]
Clock Port        : ipInertedIOPad_CLK_preio/DIN0
Clock Reference   : SPI_MASTER|CLK:R
Hold Time         : -765


Capture Clock Path Delay       2616
+ Hold  Time                      0
- Data Path Delay             -3381
---------------------------- ------
Hold Time                      -765

Data Path
pin name                                  model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------  -------------------------  -----  -----------------  ----  ------  
DIN[2]                                    SPI_MASTER                 0      0                  FALL  1       
ipInertedIOPad_DIN_2_iopad/PACKAGEPIN:in  IO_PAD                     0      0                  FALL  1       
ipInertedIOPad_DIN_2_iopad/DOUT           IO_PAD                     540    540                FALL  1       
ipInertedIOPad_DIN_2_preio/PADIN          PRE_IO_PIN_TYPE_000001     0      540                FALL  1       
ipInertedIOPad_DIN_2_preio/DIN0           PRE_IO_PIN_TYPE_000001     464    1004               FALL  1       
I__86/I                                   Odrv12                     0      1004               FALL  1       
I__86/O                                   Odrv12                     541    1545               FALL  1       
I__87/I                                   Span12Mux_v                0      1545               FALL  1       
I__87/O                                   Span12Mux_v                541    2087               FALL  1       
I__88/I                                   Sp12to4                    0      2087               FALL  1       
I__88/O                                   Sp12to4                    450    2537               FALL  1       
I__89/I                                   Span4Mux_h                 0      2537               FALL  1       
I__89/O                                   Span4Mux_h                 316    2853               FALL  1       
I__90/I                                   LocalMux                   0      2853               FALL  1       
I__90/O                                   LocalMux                   309    3163               FALL  1       
I__91/I                                   InMux                      0      3163               FALL  1       
I__91/O                                   InMux                      218    3381               FALL  1       
shreg_i2_LC_1_10_2/in0                    LogicCell40_SEQ_MODE_1000  0      3381               FALL  1       

Capture Clock Path
pin name                       model name                 delay  cummulative delay  edge  Fanout  
-----------------------------  -------------------------  -----  -----------------  ----  ------  
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001     0      0                  RISE  1       
I__291/I                       Odrv12                     0      0                  RISE  1       
I__291/O                       Odrv12                     492    492                RISE  1       
I__292/I                       Sp12to4                    0      492                RISE  1       
I__292/O                       Sp12to4                    429    921                RISE  1       
I__294/I                       Span4Mux_v                 0      921                RISE  1       
I__294/O                       Span4Mux_v                 352    1273               RISE  1       
I__296/I                       Span4Mux_v                 0      1273               RISE  1       
I__296/O                       Span4Mux_v                 352    1624               RISE  1       
I__299/I                       Span4Mux_v                 0      1624               RISE  1       
I__299/O                       Span4Mux_v                 352    1976               RISE  1       
I__304/I                       LocalMux                   0      1976               RISE  1       
I__304/O                       LocalMux                   330    2306               RISE  1       
I__313/I                       ClkMux                     0      2306               RISE  1       
I__313/O                       ClkMux                     309    2616               RISE  1       
shreg_i2_LC_1_10_2/clk         LogicCell40_SEQ_MODE_1000  0      2616               RISE  1       

6.4.4::Path details for port: DIN[3]    
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : DIN[3]
Clock Port        : ipInertedIOPad_CLK_preio/DIN0
Clock Reference   : SPI_MASTER|CLK:R
Hold Time         : -448


Capture Clock Path Delay       2616
+ Hold  Time                      0
- Data Path Delay             -3064
---------------------------- ------
Hold Time                      -448

Data Path
pin name                                  model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------  -------------------------  -----  -----------------  ----  ------  
DIN[3]                                    SPI_MASTER                 0      0                  FALL  1       
ipInertedIOPad_DIN_3_iopad/PACKAGEPIN:in  IO_PAD                     0      0                  FALL  1       
ipInertedIOPad_DIN_3_iopad/DOUT           IO_PAD                     540    540                FALL  1       
ipInertedIOPad_DIN_3_preio/PADIN          PRE_IO_PIN_TYPE_000001     0      540                FALL  1       
ipInertedIOPad_DIN_3_preio/DIN0           PRE_IO_PIN_TYPE_000001     464    1004               FALL  1       
I__76/I                                   Odrv12                     0      1004               FALL  1       
I__76/O                                   Odrv12                     541    1545               FALL  1       
I__77/I                                   Span12Mux_v                0      1545               FALL  1       
I__77/O                                   Span12Mux_v                541    2087               FALL  1       
I__78/I                                   Sp12to4                    0      2087               FALL  1       
I__78/O                                   Sp12to4                    450    2537               FALL  1       
I__79/I                                   LocalMux                   0      2537               FALL  1       
I__79/O                                   LocalMux                   309    2846               FALL  1       
I__80/I                                   InMux                      0      2846               FALL  1       
I__80/O                                   InMux                      218    3064               FALL  1       
shreg_i3_LC_1_10_3/in1                    LogicCell40_SEQ_MODE_1000  0      3064               FALL  1       

Capture Clock Path
pin name                       model name                 delay  cummulative delay  edge  Fanout  
-----------------------------  -------------------------  -----  -----------------  ----  ------  
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001     0      0                  RISE  1       
I__291/I                       Odrv12                     0      0                  RISE  1       
I__291/O                       Odrv12                     492    492                RISE  1       
I__292/I                       Sp12to4                    0      492                RISE  1       
I__292/O                       Sp12to4                    429    921                RISE  1       
I__294/I                       Span4Mux_v                 0      921                RISE  1       
I__294/O                       Span4Mux_v                 352    1273               RISE  1       
I__296/I                       Span4Mux_v                 0      1273               RISE  1       
I__296/O                       Span4Mux_v                 352    1624               RISE  1       
I__299/I                       Span4Mux_v                 0      1624               RISE  1       
I__299/O                       Span4Mux_v                 352    1976               RISE  1       
I__304/I                       LocalMux                   0      1976               RISE  1       
I__304/O                       LocalMux                   330    2306               RISE  1       
I__313/I                       ClkMux                     0      2306               RISE  1       
I__313/O                       ClkMux                     309    2616               RISE  1       
shreg_i3_LC_1_10_3/clk         LogicCell40_SEQ_MODE_1000  0      2616               RISE  1       

6.4.5::Path details for port: DIN[4]    
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : DIN[4]
Clock Port        : ipInertedIOPad_CLK_preio/DIN0
Clock Reference   : SPI_MASTER|CLK:R
Hold Time         : -1025


Capture Clock Path Delay       2616
+ Hold  Time                      0
- Data Path Delay             -3641
---------------------------- ------
Hold Time                     -1025

Data Path
pin name                                  model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------  -------------------------  -----  -----------------  ----  ------  
DIN[4]                                    SPI_MASTER                 0      0                  FALL  1       
ipInertedIOPad_DIN_4_iopad/PACKAGEPIN:in  IO_PAD                     0      0                  FALL  1       
ipInertedIOPad_DIN_4_iopad/DOUT           IO_PAD                     540    540                FALL  1       
ipInertedIOPad_DIN_4_preio/PADIN          PRE_IO_PIN_TYPE_000001     0      540                FALL  1       
ipInertedIOPad_DIN_4_preio/DIN0           PRE_IO_PIN_TYPE_000001     464    1004               FALL  1       
I__64/I                                   Odrv12                     0      1004               FALL  1       
I__64/O                                   Odrv12                     541    1545               FALL  1       
I__65/I                                   Sp12to4                    0      1545               FALL  1       
I__65/O                                   Sp12to4                    450    1995               FALL  1       
I__66/I                                   Span4Mux_v                 0      1995               FALL  1       
I__66/O                                   Span4Mux_v                 373    2368               FALL  1       
I__67/I                                   Span4Mux_v                 0      2368               FALL  1       
I__67/O                                   Span4Mux_v                 373    2741               FALL  1       
I__68/I                                   Span4Mux_v                 0      2741               FALL  1       
I__68/O                                   Span4Mux_v                 373    3113               FALL  1       
I__69/I                                   LocalMux                   0      3113               FALL  1       
I__69/O                                   LocalMux                   309    3423               FALL  1       
I__70/I                                   InMux                      0      3423               FALL  1       
I__70/O                                   InMux                      218    3641               FALL  1       
shreg_i4_LC_1_10_4/in0                    LogicCell40_SEQ_MODE_1000  0      3641               FALL  1       

Capture Clock Path
pin name                       model name                 delay  cummulative delay  edge  Fanout  
-----------------------------  -------------------------  -----  -----------------  ----  ------  
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001     0      0                  RISE  1       
I__291/I                       Odrv12                     0      0                  RISE  1       
I__291/O                       Odrv12                     492    492                RISE  1       
I__292/I                       Sp12to4                    0      492                RISE  1       
I__292/O                       Sp12to4                    429    921                RISE  1       
I__294/I                       Span4Mux_v                 0      921                RISE  1       
I__294/O                       Span4Mux_v                 352    1273               RISE  1       
I__296/I                       Span4Mux_v                 0      1273               RISE  1       
I__296/O                       Span4Mux_v                 352    1624               RISE  1       
I__299/I                       Span4Mux_v                 0      1624               RISE  1       
I__299/O                       Span4Mux_v                 352    1976               RISE  1       
I__304/I                       LocalMux                   0      1976               RISE  1       
I__304/O                       LocalMux                   330    2306               RISE  1       
I__313/I                       ClkMux                     0      2306               RISE  1       
I__313/O                       ClkMux                     309    2616               RISE  1       
shreg_i4_LC_1_10_4/clk         LogicCell40_SEQ_MODE_1000  0      2616               RISE  1       

6.4.6::Path details for port: DIN[5]    
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : DIN[5]
Clock Port        : ipInertedIOPad_CLK_preio/DIN0
Clock Reference   : SPI_MASTER|CLK:R
Hold Time         : -448


Capture Clock Path Delay       2616
+ Hold  Time                      0
- Data Path Delay             -3064
---------------------------- ------
Hold Time                      -448

Data Path
pin name                                  model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------  -------------------------  -----  -----------------  ----  ------  
DIN[5]                                    SPI_MASTER                 0      0                  FALL  1       
ipInertedIOPad_DIN_5_iopad/PACKAGEPIN:in  IO_PAD                     0      0                  FALL  1       
ipInertedIOPad_DIN_5_iopad/DOUT           IO_PAD                     540    540                FALL  1       
ipInertedIOPad_DIN_5_preio/PADIN          PRE_IO_PIN_TYPE_000001     0      540                FALL  1       
ipInertedIOPad_DIN_5_preio/DIN0           PRE_IO_PIN_TYPE_000001     464    1004               FALL  1       
I__190/I                                  Odrv12                     0      1004               FALL  1       
I__190/O                                  Odrv12                     541    1545               FALL  1       
I__191/I                                  Span12Mux_v                0      1545               FALL  1       
I__191/O                                  Span12Mux_v                541    2087               FALL  1       
I__192/I                                  Sp12to4                    0      2087               FALL  1       
I__192/O                                  Sp12to4                    450    2537               FALL  1       
I__193/I                                  LocalMux                   0      2537               FALL  1       
I__193/O                                  LocalMux                   309    2846               FALL  1       
I__194/I                                  InMux                      0      2846               FALL  1       
I__194/O                                  InMux                      218    3064               FALL  1       
shreg_i5_LC_1_10_5/in1                    LogicCell40_SEQ_MODE_1000  0      3064               FALL  1       

Capture Clock Path
pin name                       model name                 delay  cummulative delay  edge  Fanout  
-----------------------------  -------------------------  -----  -----------------  ----  ------  
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001     0      0                  RISE  1       
I__291/I                       Odrv12                     0      0                  RISE  1       
I__291/O                       Odrv12                     492    492                RISE  1       
I__292/I                       Sp12to4                    0      492                RISE  1       
I__292/O                       Sp12to4                    429    921                RISE  1       
I__294/I                       Span4Mux_v                 0      921                RISE  1       
I__294/O                       Span4Mux_v                 352    1273               RISE  1       
I__296/I                       Span4Mux_v                 0      1273               RISE  1       
I__296/O                       Span4Mux_v                 352    1624               RISE  1       
I__299/I                       Span4Mux_v                 0      1624               RISE  1       
I__299/O                       Span4Mux_v                 352    1976               RISE  1       
I__304/I                       LocalMux                   0      1976               RISE  1       
I__304/O                       LocalMux                   330    2306               RISE  1       
I__313/I                       ClkMux                     0      2306               RISE  1       
I__313/O                       ClkMux                     309    2616               RISE  1       
shreg_i5_LC_1_10_5/clk         LogicCell40_SEQ_MODE_1000  0      2616               RISE  1       

6.4.7::Path details for port: DIN[6]    
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : DIN[6]
Clock Port        : ipInertedIOPad_CLK_preio/DIN0
Clock Reference   : SPI_MASTER|CLK:R
Hold Time         : -722


Capture Clock Path Delay       2616
+ Hold  Time                      0
- Data Path Delay             -3338
---------------------------- ------
Hold Time                      -722

Data Path
pin name                                  model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------  -------------------------  -----  -----------------  ----  ------  
DIN[6]                                    SPI_MASTER                 0      0                  FALL  1       
ipInertedIOPad_DIN_6_iopad/PACKAGEPIN:in  IO_PAD                     0      0                  FALL  1       
ipInertedIOPad_DIN_6_iopad/DOUT           IO_PAD                     540    540                FALL  1       
ipInertedIOPad_DIN_6_preio/PADIN          PRE_IO_PIN_TYPE_000001     0      540                FALL  1       
ipInertedIOPad_DIN_6_preio/DIN0           PRE_IO_PIN_TYPE_000001     464    1004               FALL  1       
I__176/I                                  Odrv4                      0      1004               FALL  1       
I__176/O                                  Odrv4                      373    1377               FALL  1       
I__177/I                                  Span4Mux_h                 0      1377               FALL  1       
I__177/O                                  Span4Mux_h                 316    1693               FALL  1       
I__178/I                                  Span4Mux_v                 0      1693               FALL  1       
I__178/O                                  Span4Mux_v                 373    2066               FALL  1       
I__179/I                                  Span4Mux_v                 0      2066               FALL  1       
I__179/O                                  Span4Mux_v                 373    2438               FALL  1       
I__180/I                                  Span4Mux_v                 0      2438               FALL  1       
I__180/O                                  Span4Mux_v                 373    2811               FALL  1       
I__181/I                                  LocalMux                   0      2811               FALL  1       
I__181/O                                  LocalMux                   309    3121               FALL  1       
I__182/I                                  InMux                      0      3121               FALL  1       
I__182/O                                  InMux                      218    3338               FALL  1       
shreg_i6_LC_1_10_6/in0                    LogicCell40_SEQ_MODE_1000  0      3338               FALL  1       

Capture Clock Path
pin name                       model name                 delay  cummulative delay  edge  Fanout  
-----------------------------  -------------------------  -----  -----------------  ----  ------  
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001     0      0                  RISE  1       
I__291/I                       Odrv12                     0      0                  RISE  1       
I__291/O                       Odrv12                     492    492                RISE  1       
I__292/I                       Sp12to4                    0      492                RISE  1       
I__292/O                       Sp12to4                    429    921                RISE  1       
I__294/I                       Span4Mux_v                 0      921                RISE  1       
I__294/O                       Span4Mux_v                 352    1273               RISE  1       
I__296/I                       Span4Mux_v                 0      1273               RISE  1       
I__296/O                       Span4Mux_v                 352    1624               RISE  1       
I__299/I                       Span4Mux_v                 0      1624               RISE  1       
I__299/O                       Span4Mux_v                 352    1976               RISE  1       
I__304/I                       LocalMux                   0      1976               RISE  1       
I__304/O                       LocalMux                   330    2306               RISE  1       
I__313/I                       ClkMux                     0      2306               RISE  1       
I__313/O                       ClkMux                     309    2616               RISE  1       
shreg_i6_LC_1_10_6/clk         LogicCell40_SEQ_MODE_1000  0      2616               RISE  1       

6.4.8::Path details for port: DIN[7]    
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : DIN[7]
Clock Port        : ipInertedIOPad_CLK_preio/DIN0
Clock Reference   : SPI_MASTER|CLK:R
Hold Time         : -652


Capture Clock Path Delay       2616
+ Hold  Time                      0
- Data Path Delay             -3268
---------------------------- ------
Hold Time                      -652

Data Path
pin name                                  model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------  -------------------------  -----  -----------------  ----  ------  
DIN[7]                                    SPI_MASTER                 0      0                  FALL  1       
ipInertedIOPad_DIN_7_iopad/PACKAGEPIN:in  IO_PAD                     0      0                  FALL  1       
ipInertedIOPad_DIN_7_iopad/DOUT           IO_PAD                     540    540                FALL  1       
ipInertedIOPad_DIN_7_preio/PADIN          PRE_IO_PIN_TYPE_000001     0      540                FALL  1       
ipInertedIOPad_DIN_7_preio/DIN0           PRE_IO_PIN_TYPE_000001     464    1004               FALL  1       
I__162/I                                  Odrv12                     0      1004               FALL  1       
I__162/O                                  Odrv12                     541    1545               FALL  1       
I__163/I                                  Sp12to4                    0      1545               FALL  1       
I__163/O                                  Sp12to4                    450    1995               FALL  1       
I__164/I                                  Span4Mux_v                 0      1995               FALL  1       
I__164/O                                  Span4Mux_v                 373    2368               FALL  1       
I__165/I                                  Span4Mux_v                 0      2368               FALL  1       
I__165/O                                  Span4Mux_v                 373    2741               FALL  1       
I__166/I                                  LocalMux                   0      2741               FALL  1       
I__166/O                                  LocalMux                   309    3050               FALL  1       
I__167/I                                  InMux                      0      3050               FALL  1       
I__167/O                                  InMux                      218    3268               FALL  1       
shreg_i7_LC_1_10_7/in1                    LogicCell40_SEQ_MODE_1000  0      3268               FALL  1       

Capture Clock Path
pin name                       model name                 delay  cummulative delay  edge  Fanout  
-----------------------------  -------------------------  -----  -----------------  ----  ------  
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001     0      0                  RISE  1       
I__291/I                       Odrv12                     0      0                  RISE  1       
I__291/O                       Odrv12                     492    492                RISE  1       
I__292/I                       Sp12to4                    0      492                RISE  1       
I__292/O                       Sp12to4                    429    921                RISE  1       
I__294/I                       Span4Mux_v                 0      921                RISE  1       
I__294/O                       Span4Mux_v                 352    1273               RISE  1       
I__296/I                       Span4Mux_v                 0      1273               RISE  1       
I__296/O                       Span4Mux_v                 352    1624               RISE  1       
I__299/I                       Span4Mux_v                 0      1624               RISE  1       
I__299/O                       Span4Mux_v                 352    1976               RISE  1       
I__304/I                       LocalMux                   0      1976               RISE  1       
I__304/O                       LocalMux                   330    2306               RISE  1       
I__313/I                       ClkMux                     0      2306               RISE  1       
I__313/O                       ClkMux                     309    2616               RISE  1       
shreg_i7_LC_1_10_7/clk         LogicCell40_SEQ_MODE_1000  0      2616               RISE  1       

6.4.9::Path details for port: DIN_LAST  
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : DIN_LAST
Clock Port        : ipInertedIOPad_CLK_preio/DIN0
Clock Reference   : SPI_MASTER|CLK:R
Hold Time         : 454


Capture Clock Path Delay       2967
+ Hold  Time                      0
- Data Path Delay             -2513
---------------------------- ------
Hold Time                       454

Data Path
pin name                                     model name                 delay  cummulative delay  edge  Fanout  
-------------------------------------------  -------------------------  -----  -----------------  ----  ------  
DIN_LAST                                     SPI_MASTER                 0      0                  FALL  1       
ipInertedIOPad_DIN_LAST_iopad/PACKAGEPIN:in  IO_PAD                     0      0                  FALL  1       
ipInertedIOPad_DIN_LAST_iopad/DOUT           IO_PAD                     460    460                FALL  1       
ipInertedIOPad_DIN_LAST_preio/PADIN          PRE_IO_PIN_TYPE_000001     0      460                FALL  1       
ipInertedIOPad_DIN_LAST_preio/DIN0           PRE_IO_PIN_TYPE_000001     464    924                FALL  1       
I__136/I                                     Odrv4                      0      924                FALL  1       
I__136/O                                     Odrv4                      373    1297               FALL  1       
I__137/I                                     Span4Mux_h                 0      1297               FALL  1       
I__137/O                                     Span4Mux_h                 316    1613               FALL  1       
I__138/I                                     Span4Mux_v                 0      1613               FALL  1       
I__138/O                                     Span4Mux_v                 373    1986               FALL  1       
I__139/I                                     LocalMux                   0      1986               FALL  1       
I__139/O                                     LocalMux                   309    2295               FALL  1       
I__140/I                                     InMux                      0      2295               FALL  1       
I__140/O                                     InMux                      218    2513               FALL  1       
din_last_reg_n_81_LC_1_11_0/in0              LogicCell40_SEQ_MODE_1000  0      2513               FALL  1       

Capture Clock Path
pin name                         model name                 delay  cummulative delay  edge  Fanout  
-------------------------------  -------------------------  -----  -----------------  ----  ------  
ipInertedIOPad_CLK_preio/DIN0    PRE_IO_PIN_TYPE_000001     0      0                  RISE  1       
I__291/I                         Odrv12                     0      0                  RISE  1       
I__291/O                         Odrv12                     492    492                RISE  1       
I__292/I                         Sp12to4                    0      492                RISE  1       
I__292/O                         Sp12to4                    429    921                RISE  1       
I__294/I                         Span4Mux_v                 0      921                RISE  1       
I__294/O                         Span4Mux_v                 352    1273               RISE  1       
I__296/I                         Span4Mux_v                 0      1273               RISE  1       
I__296/O                         Span4Mux_v                 352    1624               RISE  1       
I__299/I                         Span4Mux_v                 0      1624               RISE  1       
I__299/O                         Span4Mux_v                 352    1976               RISE  1       
I__305/I                         Span4Mux_v                 0      1976               RISE  1       
I__305/O                         Span4Mux_v                 352    2327               RISE  1       
I__314/I                         LocalMux                   0      2327               RISE  1       
I__314/O                         LocalMux                   330    2658               RISE  1       
I__321/I                         ClkMux                     0      2658               RISE  1       
I__321/O                         ClkMux                     309    2967               RISE  1       
din_last_reg_n_81_LC_1_11_0/clk  LogicCell40_SEQ_MODE_1000  0      2967               RISE  1       

6.4.10::Path details for port: DIN_VLD  
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : DIN_VLD
Clock Port        : ipInertedIOPad_CLK_preio/DIN0
Clock Reference   : SPI_MASTER|CLK:R
Hold Time         : 103


Capture Clock Path Delay       2616
+ Hold  Time                      0
- Data Path Delay             -2513
---------------------------- ------
Hold Time                       103

Data Path
pin name                                    model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------  -------------------------  -----  -----------------  ----  ------  
DIN_VLD                                     SPI_MASTER                 0      0                  FALL  1       
ipInertedIOPad_DIN_VLD_iopad/PACKAGEPIN:in  IO_PAD                     0      0                  FALL  1       
ipInertedIOPad_DIN_VLD_iopad/DOUT           IO_PAD                     460    460                FALL  1       
ipInertedIOPad_DIN_VLD_preio/PADIN          PRE_IO_PIN_TYPE_000001     0      460                FALL  1       
ipInertedIOPad_DIN_VLD_preio/DIN0           PRE_IO_PIN_TYPE_000001     464    924                FALL  1       
I__225/I                                    Odrv4                      0      924                FALL  1       
I__225/O                                    Odrv4                      373    1297               FALL  1       
I__227/I                                    Span4Mux_v                 0      1297               FALL  1       
I__227/O                                    Span4Mux_v                 373    1669               FALL  1       
I__229/I                                    Span4Mux_h                 0      1669               FALL  1       
I__229/O                                    Span4Mux_h                 316    1986               FALL  1       
I__232/I                                    LocalMux                   0      1986               FALL  1       
I__232/O                                    LocalMux                   309    2295               FALL  1       
I__235/I                                    InMux                      0      2295               FALL  1       
I__235/O                                    InMux                      218    2513               FALL  1       
present_state_FSM_i1_LC_2_10_4/in1          LogicCell40_SEQ_MODE_1001  0      2513               FALL  1       

Capture Clock Path
pin name                            model name                 delay  cummulative delay  edge  Fanout  
----------------------------------  -------------------------  -----  -----------------  ----  ------  
ipInertedIOPad_CLK_preio/DIN0       PRE_IO_PIN_TYPE_000001     0      0                  RISE  1       
I__291/I                            Odrv12                     0      0                  RISE  1       
I__291/O                            Odrv12                     492    492                RISE  1       
I__293/I                            Sp12to4                    0      492                RISE  1       
I__293/O                            Sp12to4                    429    921                RISE  1       
I__295/I                            Span4Mux_v                 0      921                RISE  1       
I__295/O                            Span4Mux_v                 352    1273               RISE  1       
I__297/I                            Span4Mux_v                 0      1273               RISE  1       
I__297/O                            Span4Mux_v                 352    1624               RISE  1       
I__301/I                            Span4Mux_v                 0      1624               RISE  1       
I__301/O                            Span4Mux_v                 352    1976               RISE  1       
I__308/I                            LocalMux                   0      1976               RISE  1       
I__308/O                            LocalMux                   330    2306               RISE  1       
I__317/I                            ClkMux                     0      2306               RISE  1       
I__317/O                            ClkMux                     309    2616               RISE  1       
present_state_FSM_i1_LC_2_10_4/clk  LogicCell40_SEQ_MODE_1001  0      2616               RISE  1       

6.4.11::Path details for port: MISO     
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : MISO
Clock Port        : ipInertedIOPad_CLK_preio/DIN0
Clock Reference   : SPI_MASTER|CLK:R
Hold Time         : -368


Capture Clock Path Delay       2616
+ Hold  Time                      0
- Data Path Delay             -2984
---------------------------- ------
Hold Time                      -368

Data Path
pin name                                 model name                 delay  cummulative delay  edge  Fanout  
---------------------------------------  -------------------------  -----  -----------------  ----  ------  
MISO                                     SPI_MASTER                 0      0                  FALL  1       
ipInertedIOPad_MISO_iopad/PACKAGEPIN:in  IO_PAD                     0      0                  FALL  1       
ipInertedIOPad_MISO_iopad/DOUT           IO_PAD                     460    460                FALL  1       
ipInertedIOPad_MISO_preio/PADIN          PRE_IO_PIN_TYPE_000001     0      460                FALL  1       
ipInertedIOPad_MISO_preio/DIN0           PRE_IO_PIN_TYPE_000001     464    924                FALL  1       
I__127/I                                 Odrv12                     0      924                FALL  1       
I__127/O                                 Odrv12                     541    1465               FALL  1       
I__128/I                                 Span12Mux_v                0      1465               FALL  1       
I__128/O                                 Span12Mux_v                541    2007               FALL  1       
I__129/I                                 Sp12to4                    0      2007               FALL  1       
I__129/O                                 Sp12to4                    450    2457               FALL  1       
I__130/I                                 LocalMux                   0      2457               FALL  1       
I__130/O                                 LocalMux                   309    2766               FALL  1       
I__131/I                                 InMux                      0      2766               FALL  1       
I__131/O                                 InMux                      218    2984               FALL  1       
miso_reg_82_LC_1_9_4/in1                 LogicCell40_SEQ_MODE_1000  0      2984               FALL  1       

Capture Clock Path
pin name                       model name                 delay  cummulative delay  edge  Fanout  
-----------------------------  -------------------------  -----  -----------------  ----  ------  
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001     0      0                  RISE  1       
I__291/I                       Odrv12                     0      0                  RISE  1       
I__291/O                       Odrv12                     492    492                RISE  1       
I__292/I                       Sp12to4                    0      492                RISE  1       
I__292/O                       Sp12to4                    429    921                RISE  1       
I__294/I                       Span4Mux_v                 0      921                RISE  1       
I__294/O                       Span4Mux_v                 352    1273               RISE  1       
I__296/I                       Span4Mux_v                 0      1273               RISE  1       
I__296/O                       Span4Mux_v                 352    1624               RISE  1       
I__300/I                       Span4Mux_v                 0      1624               RISE  1       
I__300/O                       Span4Mux_v                 352    1976               RISE  1       
I__306/I                       LocalMux                   0      1976               RISE  1       
I__306/O                       LocalMux                   330    2306               RISE  1       
I__315/I                       ClkMux                     0      2306               RISE  1       
I__315/O                       ClkMux                     309    2616               RISE  1       
miso_reg_82_LC_1_9_4/clk       LogicCell40_SEQ_MODE_1000  0      2616               RISE  1       

6.4.12::Path details for port: RST      
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : RST
Clock Port        : ipInertedIOPad_CLK_preio/DIN0
Clock Reference   : SPI_MASTER|CLK:R
Hold Time         : -337


Capture Clock Path Delay       2967
+ Hold  Time                   -198
- Data Path Delay             -3106
---------------------------- ------
Hold Time                      -337

Data Path
pin name                                model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------  -------------------------  -----  -----------------  ----  ------  
RST                                     SPI_MASTER                 0      0                  FALL  1       
ipInertedIOPad_RST_iopad/PACKAGEPIN:in  IO_PAD                     0      0                  FALL  1       
ipInertedIOPad_RST_iopad/DOUT           IO_PAD                     540    540                FALL  1       
ipInertedIOPad_RST_preio/PADIN          PRE_IO_PIN_TYPE_000001     0      540                FALL  1       
ipInertedIOPad_RST_preio/DIN0           PRE_IO_PIN_TYPE_000001     464    1004               FALL  1       
I__399/I                                Odrv4                      0      1004               FALL  1       
I__399/O                                Odrv4                      373    1377               FALL  1       
I__402/I                                Span4Mux_h                 0      1377               FALL  1       
I__402/O                                Span4Mux_h                 316    1693               FALL  1       
I__405/I                                Span4Mux_v                 0      1693               FALL  1       
I__405/O                                Span4Mux_v                 373    2066               FALL  1       
I__408/I                                Span4Mux_v                 0      2066               FALL  1       
I__408/O                                Span4Mux_v                 373    2438               FALL  1       
I__412/I                                LocalMux                   0      2438               FALL  1       
I__412/O                                LocalMux                   309    2748               FALL  1       
I__417/I                                SRMux                      0      2748               FALL  1       
I__417/O                                SRMux                      359    3106               FALL  1       
din_last_reg_n_81_LC_1_11_0/sr          LogicCell40_SEQ_MODE_1000  0      3106               FALL  1       

Capture Clock Path
pin name                         model name                 delay  cummulative delay  edge  Fanout  
-------------------------------  -------------------------  -----  -----------------  ----  ------  
ipInertedIOPad_CLK_preio/DIN0    PRE_IO_PIN_TYPE_000001     0      0                  RISE  1       
I__291/I                         Odrv12                     0      0                  RISE  1       
I__291/O                         Odrv12                     492    492                RISE  1       
I__292/I                         Sp12to4                    0      492                RISE  1       
I__292/O                         Sp12to4                    429    921                RISE  1       
I__294/I                         Span4Mux_v                 0      921                RISE  1       
I__294/O                         Span4Mux_v                 352    1273               RISE  1       
I__296/I                         Span4Mux_v                 0      1273               RISE  1       
I__296/O                         Span4Mux_v                 352    1624               RISE  1       
I__299/I                         Span4Mux_v                 0      1624               RISE  1       
I__299/O                         Span4Mux_v                 352    1976               RISE  1       
I__305/I                         Span4Mux_v                 0      1976               RISE  1       
I__305/O                         Span4Mux_v                 352    2327               RISE  1       
I__314/I                         LocalMux                   0      2327               RISE  1       
I__314/O                         LocalMux                   330    2658               RISE  1       
I__321/I                         ClkMux                     0      2658               RISE  1       
I__321/O                         ClkMux                     309    2967               RISE  1       
din_last_reg_n_81_LC_1_11_0/clk  LogicCell40_SEQ_MODE_1000  0      2967               RISE  1       

6.5::Min Clock to Out Path Details      
--------------------------------------------------

6.5.1::Path details for port: CS_N[0]   
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : CS_N[0]
Clock Port         : ipInertedIOPad_CLK_preio/DIN0
Clock Reference    : SPI_MASTER|CLK:R
Clock to Out Delay : 10000


Launch Clock Path Delay        2616
+ Clock To Q Delay              541
+ Data Path Delay              6843
---------------------------- ------
Clock To Out Delay            10000

Launch Clock Path
pin name                            model name                 delay  cummulative delay  edge  Fanout  
----------------------------------  -------------------------  -----  -----------------  ----  ------  
ipInertedIOPad_CLK_preio/DIN0       PRE_IO_PIN_TYPE_000001     0      0                  RISE  1       
I__291/I                            Odrv12                     0      0                  RISE  1       
I__291/O                            Odrv12                     492    492                RISE  1       
I__293/I                            Sp12to4                    0      492                RISE  1       
I__293/O                            Sp12to4                    429    921                RISE  1       
I__295/I                            Span4Mux_v                 0      921                RISE  1       
I__295/O                            Span4Mux_v                 352    1273               RISE  1       
I__297/I                            Span4Mux_v                 0      1273               RISE  1       
I__297/O                            Span4Mux_v                 352    1624               RISE  1       
I__301/I                            Span4Mux_v                 0      1624               RISE  1       
I__301/O                            Span4Mux_v                 352    1976               RISE  1       
I__308/I                            LocalMux                   0      1976               RISE  1       
I__308/O                            LocalMux                   330    2306               RISE  1       
I__317/I                            ClkMux                     0      2306               RISE  1       
I__317/O                            ClkMux                     309    2616               RISE  1       
present_state_FSM_i1_LC_2_10_4/clk  LogicCell40_SEQ_MODE_1001  0      2616               RISE  1       

Data Path
pin name                                    model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------  -------------------------  -----  -----------------  ----  ------  
present_state_FSM_i1_LC_2_10_4/lcout        LogicCell40_SEQ_MODE_1001  541    3157               FALL  5       
I__214/I                                    LocalMux                   0      3157               FALL  1       
I__214/O                                    LocalMux                   309    3466               FALL  1       
I__219/I                                    InMux                      0      3466               FALL  1       
I__219/O                                    InMux                      218    3684               FALL  1       
i378_3_lut_LC_1_9_5/in3                     LogicCell40_SEQ_MODE_0000  0      3684               FALL  1       
i378_3_lut_LC_1_9_5/lcout                   LogicCell40_SEQ_MODE_0000  288    3973               FALL  1       
I__120/I                                    Odrv4                      0      3973               FALL  1       
I__120/O                                    Odrv4                      373    4345               FALL  1       
I__121/I                                    Span4Mux_h                 0      4345               FALL  1       
I__121/O                                    Span4Mux_h                 316    4662               FALL  1       
I__122/I                                    Span4Mux_v                 0      4662               FALL  1       
I__122/O                                    Span4Mux_v                 373    5034               FALL  1       
I__123/I                                    Span4Mux_v                 0      5034               FALL  1       
I__123/O                                    Span4Mux_v                 373    5407               FALL  1       
I__124/I                                    Span4Mux_s0_h              0      5407               FALL  1       
I__124/O                                    Span4Mux_s0_h              141    5548               FALL  1       
I__125/I                                    LocalMux                   0      5548               FALL  1       
I__125/O                                    LocalMux                   309    5857               FALL  1       
I__126/I                                    IoInMux                    0      5857               FALL  1       
I__126/O                                    IoInMux                    218    6075               FALL  1       
ipInertedIOPad_CS_N_0_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      6075               FALL  1       
ipInertedIOPad_CS_N_0_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2011   8086               RISE  1       
ipInertedIOPad_CS_N_0_iopad/DIN             IO_PAD                     0      8086               RISE  1       
ipInertedIOPad_CS_N_0_iopad/PACKAGEPIN:out  IO_PAD                     1914   10000              RISE  1       
CS_N[0]                                     SPI_MASTER                 0      10000              RISE  1       

6.5.2::Path details for port: DOUT[0]   
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : DOUT[0]
Clock Port         : ipInertedIOPad_CLK_preio/DIN0
Clock Reference    : SPI_MASTER|CLK:R
Clock to Out Delay : 8538


Launch Clock Path Delay        2616
+ Clock To Q Delay              541
+ Data Path Delay              5381
---------------------------- ------
Clock To Out Delay             8538

Launch Clock Path
pin name                       model name                 delay  cummulative delay  edge  Fanout  
-----------------------------  -------------------------  -----  -----------------  ----  ------  
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001     0      0                  RISE  1       
I__291/I                       Odrv12                     0      0                  RISE  1       
I__291/O                       Odrv12                     492    492                RISE  1       
I__292/I                       Sp12to4                    0      492                RISE  1       
I__292/O                       Sp12to4                    429    921                RISE  1       
I__294/I                       Span4Mux_v                 0      921                RISE  1       
I__294/O                       Span4Mux_v                 352    1273               RISE  1       
I__296/I                       Span4Mux_v                 0      1273               RISE  1       
I__296/O                       Span4Mux_v                 352    1624               RISE  1       
I__299/I                       Span4Mux_v                 0      1624               RISE  1       
I__299/O                       Span4Mux_v                 352    1976               RISE  1       
I__304/I                       LocalMux                   0      1976               RISE  1       
I__304/O                       LocalMux                   330    2306               RISE  1       
I__313/I                       ClkMux                     0      2306               RISE  1       
I__313/O                       ClkMux                     309    2616               RISE  1       
shreg_i0_LC_1_10_0/clk         LogicCell40_SEQ_MODE_1000  0      2616               RISE  1       

Data Path
pin name                                    model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------  -------------------------  -----  -----------------  ----  ------  
shreg_i0_LC_1_10_0/lcout                    LogicCell40_SEQ_MODE_1000  541    3157               FALL  2       
I__93/I                                     Odrv4                      0      3157               FALL  1       
I__93/O                                     Odrv4                      373    3530               FALL  1       
I__95/I                                     Span4Mux_s3_h              0      3530               FALL  1       
I__95/O                                     Span4Mux_s3_h              232    3762               FALL  1       
I__96/I                                     IoSpan4Mux                 0      3762               FALL  1       
I__96/O                                     IoSpan4Mux                 323    4085               FALL  1       
I__97/I                                     LocalMux                   0      4085               FALL  1       
I__97/O                                     LocalMux                   309    4395               FALL  1       
I__98/I                                     IoInMux                    0      4395               FALL  1       
I__98/O                                     IoInMux                    218    4613               FALL  1       
ipInertedIOPad_DOUT_0_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      4613               FALL  1       
ipInertedIOPad_DOUT_0_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2011   6624               RISE  1       
ipInertedIOPad_DOUT_0_iopad/DIN             IO_PAD                     0      6624               RISE  1       
ipInertedIOPad_DOUT_0_iopad/PACKAGEPIN:out  IO_PAD                     1914   8538               RISE  1       
DOUT[0]                                     SPI_MASTER                 0      8538               RISE  1       

6.5.3::Path details for port: DOUT[1]   
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : DOUT[1]
Clock Port         : ipInertedIOPad_CLK_preio/DIN0
Clock Reference    : SPI_MASTER|CLK:R
Clock to Out Delay : 8151


Launch Clock Path Delay        2616
+ Clock To Q Delay              541
+ Data Path Delay              4994
---------------------------- ------
Clock To Out Delay             8151

Launch Clock Path
pin name                       model name                 delay  cummulative delay  edge  Fanout  
-----------------------------  -------------------------  -----  -----------------  ----  ------  
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001     0      0                  RISE  1       
I__291/I                       Odrv12                     0      0                  RISE  1       
I__291/O                       Odrv12                     492    492                RISE  1       
I__292/I                       Sp12to4                    0      492                RISE  1       
I__292/O                       Sp12to4                    429    921                RISE  1       
I__294/I                       Span4Mux_v                 0      921                RISE  1       
I__294/O                       Span4Mux_v                 352    1273               RISE  1       
I__296/I                       Span4Mux_v                 0      1273               RISE  1       
I__296/O                       Span4Mux_v                 352    1624               RISE  1       
I__299/I                       Span4Mux_v                 0      1624               RISE  1       
I__299/O                       Span4Mux_v                 352    1976               RISE  1       
I__304/I                       LocalMux                   0      1976               RISE  1       
I__304/O                       LocalMux                   330    2306               RISE  1       
I__313/I                       ClkMux                     0      2306               RISE  1       
I__313/O                       ClkMux                     309    2616               RISE  1       
shreg_i1_LC_1_10_1/clk         LogicCell40_SEQ_MODE_1000  0      2616               RISE  1       

Data Path
pin name                                    model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------  -------------------------  -----  -----------------  ----  ------  
shreg_i1_LC_1_10_1/lcout                    LogicCell40_SEQ_MODE_1000  541    3157               FALL  2       
I__82/I                                     Odrv12                     0      3157               FALL  1       
I__82/O                                     Odrv12                     541    3699               FALL  1       
I__84/I                                     LocalMux                   0      3699               FALL  1       
I__84/O                                     LocalMux                   309    4008               FALL  1       
I__85/I                                     IoInMux                    0      4008               FALL  1       
I__85/O                                     IoInMux                    218    4226               FALL  1       
ipInertedIOPad_DOUT_1_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      4226               FALL  1       
ipInertedIOPad_DOUT_1_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2011   6237               RISE  1       
ipInertedIOPad_DOUT_1_iopad/DIN             IO_PAD                     0      6237               RISE  1       
ipInertedIOPad_DOUT_1_iopad/PACKAGEPIN:out  IO_PAD                     1914   8151               RISE  1       
DOUT[1]                                     SPI_MASTER                 0      8151               RISE  1       

6.5.4::Path details for port: DOUT[2]   
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : DOUT[2]
Clock Port         : ipInertedIOPad_CLK_preio/DIN0
Clock Reference    : SPI_MASTER|CLK:R
Clock to Out Delay : 8151


Launch Clock Path Delay        2616
+ Clock To Q Delay              541
+ Data Path Delay              4994
---------------------------- ------
Clock To Out Delay             8151

Launch Clock Path
pin name                       model name                 delay  cummulative delay  edge  Fanout  
-----------------------------  -------------------------  -----  -----------------  ----  ------  
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001     0      0                  RISE  1       
I__291/I                       Odrv12                     0      0                  RISE  1       
I__291/O                       Odrv12                     492    492                RISE  1       
I__292/I                       Sp12to4                    0      492                RISE  1       
I__292/O                       Sp12to4                    429    921                RISE  1       
I__294/I                       Span4Mux_v                 0      921                RISE  1       
I__294/O                       Span4Mux_v                 352    1273               RISE  1       
I__296/I                       Span4Mux_v                 0      1273               RISE  1       
I__296/O                       Span4Mux_v                 352    1624               RISE  1       
I__299/I                       Span4Mux_v                 0      1624               RISE  1       
I__299/O                       Span4Mux_v                 352    1976               RISE  1       
I__304/I                       LocalMux                   0      1976               RISE  1       
I__304/O                       LocalMux                   330    2306               RISE  1       
I__313/I                       ClkMux                     0      2306               RISE  1       
I__313/O                       ClkMux                     309    2616               RISE  1       
shreg_i2_LC_1_10_2/clk         LogicCell40_SEQ_MODE_1000  0      2616               RISE  1       

Data Path
pin name                                    model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------  -------------------------  -----  -----------------  ----  ------  
shreg_i2_LC_1_10_2/lcout                    LogicCell40_SEQ_MODE_1000  541    3157               FALL  2       
I__72/I                                     Odrv12                     0      3157               FALL  1       
I__72/O                                     Odrv12                     541    3699               FALL  1       
I__74/I                                     LocalMux                   0      3699               FALL  1       
I__74/O                                     LocalMux                   309    4008               FALL  1       
I__75/I                                     IoInMux                    0      4008               FALL  1       
I__75/O                                     IoInMux                    218    4226               FALL  1       
ipInertedIOPad_DOUT_2_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      4226               FALL  1       
ipInertedIOPad_DOUT_2_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2011   6237               RISE  1       
ipInertedIOPad_DOUT_2_iopad/DIN             IO_PAD                     0      6237               RISE  1       
ipInertedIOPad_DOUT_2_iopad/PACKAGEPIN:out  IO_PAD                     1914   8151               RISE  1       
DOUT[2]                                     SPI_MASTER                 0      8151               RISE  1       

6.5.5::Path details for port: DOUT[3]   
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : DOUT[3]
Clock Port         : ipInertedIOPad_CLK_preio/DIN0
Clock Reference    : SPI_MASTER|CLK:R
Clock to Out Delay : 8587


Launch Clock Path Delay        2616
+ Clock To Q Delay              541
+ Data Path Delay              5430
---------------------------- ------
Clock To Out Delay             8587

Launch Clock Path
pin name                       model name                 delay  cummulative delay  edge  Fanout  
-----------------------------  -------------------------  -----  -----------------  ----  ------  
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001     0      0                  RISE  1       
I__291/I                       Odrv12                     0      0                  RISE  1       
I__291/O                       Odrv12                     492    492                RISE  1       
I__292/I                       Sp12to4                    0      492                RISE  1       
I__292/O                       Sp12to4                    429    921                RISE  1       
I__294/I                       Span4Mux_v                 0      921                RISE  1       
I__294/O                       Span4Mux_v                 352    1273               RISE  1       
I__296/I                       Span4Mux_v                 0      1273               RISE  1       
I__296/O                       Span4Mux_v                 352    1624               RISE  1       
I__299/I                       Span4Mux_v                 0      1624               RISE  1       
I__299/O                       Span4Mux_v                 352    1976               RISE  1       
I__304/I                       LocalMux                   0      1976               RISE  1       
I__304/O                       LocalMux                   330    2306               RISE  1       
I__313/I                       ClkMux                     0      2306               RISE  1       
I__313/O                       ClkMux                     309    2616               RISE  1       
shreg_i3_LC_1_10_3/clk         LogicCell40_SEQ_MODE_1000  0      2616               RISE  1       

Data Path
pin name                                    model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------  -------------------------  -----  -----------------  ----  ------  
shreg_i3_LC_1_10_3/lcout                    LogicCell40_SEQ_MODE_1000  541    3157               FALL  2       
I__196/I                                    Odrv4                      0      3157               FALL  1       
I__196/O                                    Odrv4                      373    3530               FALL  1       
I__198/I                                    Span4Mux_v                 0      3530               FALL  1       
I__198/O                                    Span4Mux_v                 373    3902               FALL  1       
I__199/I                                    Span4Mux_s3_h              0      3902               FALL  1       
I__199/O                                    Span4Mux_s3_h              232    4134               FALL  1       
I__200/I                                    LocalMux                   0      4134               FALL  1       
I__200/O                                    LocalMux                   309    4444               FALL  1       
I__201/I                                    IoInMux                    0      4444               FALL  1       
I__201/O                                    IoInMux                    218    4662               FALL  1       
ipInertedIOPad_DOUT_3_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      4662               FALL  1       
ipInertedIOPad_DOUT_3_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2011   6673               RISE  1       
ipInertedIOPad_DOUT_3_iopad/DIN             IO_PAD                     0      6673               RISE  1       
ipInertedIOPad_DOUT_3_iopad/PACKAGEPIN:out  IO_PAD                     1914   8587               RISE  1       
DOUT[3]                                     SPI_MASTER                 0      8587               RISE  1       

6.5.6::Path details for port: DOUT[4]   
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : DOUT[4]
Clock Port         : ipInertedIOPad_CLK_preio/DIN0
Clock Reference    : SPI_MASTER|CLK:R
Clock to Out Delay : 8559


Launch Clock Path Delay        2616
+ Clock To Q Delay              541
+ Data Path Delay              5402
---------------------------- ------
Clock To Out Delay             8559

Launch Clock Path
pin name                       model name                 delay  cummulative delay  edge  Fanout  
-----------------------------  -------------------------  -----  -----------------  ----  ------  
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001     0      0                  RISE  1       
I__291/I                       Odrv12                     0      0                  RISE  1       
I__291/O                       Odrv12                     492    492                RISE  1       
I__292/I                       Sp12to4                    0      492                RISE  1       
I__292/O                       Sp12to4                    429    921                RISE  1       
I__294/I                       Span4Mux_v                 0      921                RISE  1       
I__294/O                       Span4Mux_v                 352    1273               RISE  1       
I__296/I                       Span4Mux_v                 0      1273               RISE  1       
I__296/O                       Span4Mux_v                 352    1624               RISE  1       
I__299/I                       Span4Mux_v                 0      1624               RISE  1       
I__299/O                       Span4Mux_v                 352    1976               RISE  1       
I__304/I                       LocalMux                   0      1976               RISE  1       
I__304/O                       LocalMux                   330    2306               RISE  1       
I__313/I                       ClkMux                     0      2306               RISE  1       
I__313/O                       ClkMux                     309    2616               RISE  1       
shreg_i4_LC_1_10_4/clk         LogicCell40_SEQ_MODE_1000  0      2616               RISE  1       

Data Path
pin name                                    model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------  -------------------------  -----  -----------------  ----  ------  
shreg_i4_LC_1_10_4/lcout                    LogicCell40_SEQ_MODE_1000  541    3157               FALL  2       
I__184/I                                    Odrv4                      0      3157               FALL  1       
I__184/O                                    Odrv4                      373    3530               FALL  1       
I__186/I                                    Span4Mux_v                 0      3530               FALL  1       
I__186/O                                    Span4Mux_v                 373    3902               FALL  1       
I__187/I                                    Span4Mux_s2_h              0      3902               FALL  1       
I__187/O                                    Span4Mux_s2_h              204    4106               FALL  1       
I__188/I                                    LocalMux                   0      4106               FALL  1       
I__188/O                                    LocalMux                   309    4416               FALL  1       
I__189/I                                    IoInMux                    0      4416               FALL  1       
I__189/O                                    IoInMux                    218    4634               FALL  1       
ipInertedIOPad_DOUT_4_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      4634               FALL  1       
ipInertedIOPad_DOUT_4_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2011   6645               RISE  1       
ipInertedIOPad_DOUT_4_iopad/DIN             IO_PAD                     0      6645               RISE  1       
ipInertedIOPad_DOUT_4_iopad/PACKAGEPIN:out  IO_PAD                     1914   8559               RISE  1       
DOUT[4]                                     SPI_MASTER                 0      8559               RISE  1       

6.5.7::Path details for port: DOUT[5]   
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : DOUT[5]
Clock Port         : ipInertedIOPad_CLK_preio/DIN0
Clock Reference    : SPI_MASTER|CLK:R
Clock to Out Delay : 8812


Launch Clock Path Delay        2616
+ Clock To Q Delay              541
+ Data Path Delay              5655
---------------------------- ------
Clock To Out Delay             8812

Launch Clock Path
pin name                       model name                 delay  cummulative delay  edge  Fanout  
-----------------------------  -------------------------  -----  -----------------  ----  ------  
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001     0      0                  RISE  1       
I__291/I                       Odrv12                     0      0                  RISE  1       
I__291/O                       Odrv12                     492    492                RISE  1       
I__292/I                       Sp12to4                    0      492                RISE  1       
I__292/O                       Sp12to4                    429    921                RISE  1       
I__294/I                       Span4Mux_v                 0      921                RISE  1       
I__294/O                       Span4Mux_v                 352    1273               RISE  1       
I__296/I                       Span4Mux_v                 0      1273               RISE  1       
I__296/O                       Span4Mux_v                 352    1624               RISE  1       
I__299/I                       Span4Mux_v                 0      1624               RISE  1       
I__299/O                       Span4Mux_v                 352    1976               RISE  1       
I__304/I                       LocalMux                   0      1976               RISE  1       
I__304/O                       LocalMux                   330    2306               RISE  1       
I__313/I                       ClkMux                     0      2306               RISE  1       
I__313/O                       ClkMux                     309    2616               RISE  1       
shreg_i5_LC_1_10_5/clk         LogicCell40_SEQ_MODE_1000  0      2616               RISE  1       

Data Path
pin name                                    model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------  -------------------------  -----  -----------------  ----  ------  
shreg_i5_LC_1_10_5/lcout                    LogicCell40_SEQ_MODE_1000  541    3157               FALL  2       
I__169/I                                    Odrv4                      0      3157               FALL  1       
I__169/O                                    Odrv4                      373    3530               FALL  1       
I__171/I                                    Span4Mux_h                 0      3530               FALL  1       
I__171/O                                    Span4Mux_h                 316    3846               FALL  1       
I__172/I                                    Span4Mux_v                 0      3846               FALL  1       
I__172/O                                    Span4Mux_v                 373    4219               FALL  1       
I__173/I                                    Span4Mux_s0_h              0      4219               FALL  1       
I__173/O                                    Span4Mux_s0_h              141    4359               FALL  1       
I__174/I                                    LocalMux                   0      4359               FALL  1       
I__174/O                                    LocalMux                   309    4669               FALL  1       
I__175/I                                    IoInMux                    0      4669               FALL  1       
I__175/O                                    IoInMux                    218    4887               FALL  1       
ipInertedIOPad_DOUT_5_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      4887               FALL  1       
ipInertedIOPad_DOUT_5_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2011   6898               RISE  1       
ipInertedIOPad_DOUT_5_iopad/DIN             IO_PAD                     0      6898               RISE  1       
ipInertedIOPad_DOUT_5_iopad/PACKAGEPIN:out  IO_PAD                     1914   8812               RISE  1       
DOUT[5]                                     SPI_MASTER                 0      8812               RISE  1       

6.5.8::Path details for port: DOUT[6]   
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : DOUT[6]
Clock Port         : ipInertedIOPad_CLK_preio/DIN0
Clock Reference    : SPI_MASTER|CLK:R
Clock to Out Delay : 8896


Launch Clock Path Delay        2616
+ Clock To Q Delay              541
+ Data Path Delay              5739
---------------------------- ------
Clock To Out Delay             8896

Launch Clock Path
pin name                       model name                 delay  cummulative delay  edge  Fanout  
-----------------------------  -------------------------  -----  -----------------  ----  ------  
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001     0      0                  RISE  1       
I__291/I                       Odrv12                     0      0                  RISE  1       
I__291/O                       Odrv12                     492    492                RISE  1       
I__292/I                       Sp12to4                    0      492                RISE  1       
I__292/O                       Sp12to4                    429    921                RISE  1       
I__294/I                       Span4Mux_v                 0      921                RISE  1       
I__294/O                       Span4Mux_v                 352    1273               RISE  1       
I__296/I                       Span4Mux_v                 0      1273               RISE  1       
I__296/O                       Span4Mux_v                 352    1624               RISE  1       
I__299/I                       Span4Mux_v                 0      1624               RISE  1       
I__299/O                       Span4Mux_v                 352    1976               RISE  1       
I__304/I                       LocalMux                   0      1976               RISE  1       
I__304/O                       LocalMux                   330    2306               RISE  1       
I__313/I                       ClkMux                     0      2306               RISE  1       
I__313/O                       ClkMux                     309    2616               RISE  1       
shreg_i6_LC_1_10_6/clk         LogicCell40_SEQ_MODE_1000  0      2616               RISE  1       

Data Path
pin name                                    model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------  -------------------------  -----  -----------------  ----  ------  
shreg_i6_LC_1_10_6/lcout                    LogicCell40_SEQ_MODE_1000  541    3157               RISE  2       
I__155/I                                    Odrv4                      0      3157               RISE  1       
I__155/O                                    Odrv4                      352    3509               RISE  1       
I__157/I                                    Span4Mux_v                 0      3509               RISE  1       
I__157/O                                    Span4Mux_v                 352    3860               RISE  1       
I__158/I                                    Span4Mux_s3_h              0      3860               RISE  1       
I__158/O                                    Span4Mux_s3_h              232    4092               RISE  1       
I__159/I                                    IoSpan4Mux                 0      4092               RISE  1       
I__159/O                                    IoSpan4Mux                 288    4381               RISE  1       
I__160/I                                    LocalMux                   0      4381               RISE  1       
I__160/O                                    LocalMux                   330    4711               RISE  1       
I__161/I                                    IoInMux                    0      4711               RISE  1       
I__161/O                                    IoInMux                    260    4971               RISE  1       
ipInertedIOPad_DOUT_6_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      4971               RISE  1       
ipInertedIOPad_DOUT_6_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2011   6982               RISE  1       
ipInertedIOPad_DOUT_6_iopad/DIN             IO_PAD                     0      6982               RISE  1       
ipInertedIOPad_DOUT_6_iopad/PACKAGEPIN:out  IO_PAD                     1914   8896               RISE  1       
DOUT[6]                                     SPI_MASTER                 0      8896               RISE  1       

6.5.9::Path details for port: DOUT[7]   
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : DOUT[7]
Clock Port         : ipInertedIOPad_CLK_preio/DIN0
Clock Reference    : SPI_MASTER|CLK:R
Clock to Out Delay : 9093


Launch Clock Path Delay        2616
+ Clock To Q Delay              541
+ Data Path Delay              5936
---------------------------- ------
Clock To Out Delay             9093

Launch Clock Path
pin name                       model name                 delay  cummulative delay  edge  Fanout  
-----------------------------  -------------------------  -----  -----------------  ----  ------  
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001     0      0                  RISE  1       
I__291/I                       Odrv12                     0      0                  RISE  1       
I__291/O                       Odrv12                     492    492                RISE  1       
I__292/I                       Sp12to4                    0      492                RISE  1       
I__292/O                       Sp12to4                    429    921                RISE  1       
I__294/I                       Span4Mux_v                 0      921                RISE  1       
I__294/O                       Span4Mux_v                 352    1273               RISE  1       
I__296/I                       Span4Mux_v                 0      1273               RISE  1       
I__296/O                       Span4Mux_v                 352    1624               RISE  1       
I__299/I                       Span4Mux_v                 0      1624               RISE  1       
I__299/O                       Span4Mux_v                 352    1976               RISE  1       
I__304/I                       LocalMux                   0      1976               RISE  1       
I__304/O                       LocalMux                   330    2306               RISE  1       
I__313/I                       ClkMux                     0      2306               RISE  1       
I__313/O                       ClkMux                     309    2616               RISE  1       
shreg_i7_LC_1_10_7/clk         LogicCell40_SEQ_MODE_1000  0      2616               RISE  1       

Data Path
pin name                                    model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------  -------------------------  -----  -----------------  ----  ------  
shreg_i7_LC_1_10_7/lcout                    LogicCell40_SEQ_MODE_1000  541    3157               RISE  2       
I__145/I                                    Odrv4                      0      3157               RISE  1       
I__145/O                                    Odrv4                      352    3509               RISE  1       
I__146/I                                    Span4Mux_s2_h              0      3509               RISE  1       
I__146/O                                    Span4Mux_s2_h              204    3713               RISE  1       
I__147/I                                    IoSpan4Mux                 0      3713               RISE  1       
I__147/O                                    IoSpan4Mux                 288    4001               RISE  1       
I__148/I                                    IoSpan4Mux                 0      4001               RISE  1       
I__148/O                                    IoSpan4Mux                 288    4289               RISE  1       
I__149/I                                    IoSpan4Mux                 0      4289               RISE  1       
I__149/O                                    IoSpan4Mux                 288    4577               RISE  1       
I__151/I                                    LocalMux                   0      4577               RISE  1       
I__151/O                                    LocalMux                   330    4908               RISE  1       
I__153/I                                    IoInMux                    0      4908               RISE  1       
I__153/O                                    IoInMux                    260    5168               RISE  1       
ipInertedIOPad_DOUT_7_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      5168               RISE  1       
ipInertedIOPad_DOUT_7_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2011   7179               RISE  1       
ipInertedIOPad_DOUT_7_iopad/DIN             IO_PAD                     0      7179               RISE  1       
ipInertedIOPad_DOUT_7_iopad/PACKAGEPIN:out  IO_PAD                     1914   9093               RISE  1       
DOUT[7]                                     SPI_MASTER                 0      9093               RISE  1       

6.5.10::Path details for port: DOUT_VLD 
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : DOUT_VLD
Clock Port         : ipInertedIOPad_CLK_preio/DIN0
Clock Reference    : SPI_MASTER|CLK:R
Clock to Out Delay : 9290


Launch Clock Path Delay        2616
+ Clock To Q Delay              541
+ Data Path Delay              6133
---------------------------- ------
Clock To Out Delay             9290

Launch Clock Path
pin name                       model name                 delay  cummulative delay  edge  Fanout  
-----------------------------  -------------------------  -----  -----------------  ----  ------  
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001     0      0                  RISE  1       
I__291/I                       Odrv12                     0      0                  RISE  1       
I__291/O                       Odrv12                     492    492                RISE  1       
I__292/I                       Sp12to4                    0      492                RISE  1       
I__292/O                       Sp12to4                    429    921                RISE  1       
I__294/I                       Span4Mux_v                 0      921                RISE  1       
I__294/O                       Span4Mux_v                 352    1273               RISE  1       
I__296/I                       Span4Mux_v                 0      1273               RISE  1       
I__296/O                       Span4Mux_v                 352    1624               RISE  1       
I__300/I                       Span4Mux_v                 0      1624               RISE  1       
I__300/O                       Span4Mux_v                 352    1976               RISE  1       
I__306/I                       LocalMux                   0      1976               RISE  1       
I__306/O                       LocalMux                   330    2306               RISE  1       
I__315/I                       ClkMux                     0      2306               RISE  1       
I__315/O                       ClkMux                     309    2616               RISE  1       
DOUT_VLD_84_LC_1_9_6/clk       LogicCell40_SEQ_MODE_1000  0      2616               RISE  1       

Data Path
pin name                                      model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------  -------------------------  -----  -----------------  ----  ------  
DOUT_VLD_84_LC_1_9_6/lcout                    LogicCell40_SEQ_MODE_1000  541    3157               RISE  1       
I__114/I                                      Odrv12                     0      3157               RISE  1       
I__114/O                                      Odrv12                     492    3649               RISE  1       
I__115/I                                      Span12Mux_v                0      3649               RISE  1       
I__115/O                                      Span12Mux_v                492    4141               RISE  1       
I__116/I                                      Sp12to4                    0      4141               RISE  1       
I__116/O                                      Sp12to4                    429    4570               RISE  1       
I__117/I                                      Span4Mux_s2_h              0      4570               RISE  1       
I__117/O                                      Span4Mux_s2_h              204    4774               RISE  1       
I__118/I                                      LocalMux                   0      4774               RISE  1       
I__118/O                                      LocalMux                   330    5105               RISE  1       
I__119/I                                      IoInMux                    0      5105               RISE  1       
I__119/O                                      IoInMux                    260    5365               RISE  1       
ipInertedIOPad_DOUT_VLD_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      5365               RISE  1       
ipInertedIOPad_DOUT_VLD_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2011   7376               RISE  1       
ipInertedIOPad_DOUT_VLD_iopad/DIN             IO_PAD                     0      7376               RISE  1       
ipInertedIOPad_DOUT_VLD_iopad/PACKAGEPIN:out  IO_PAD                     1914   9290               RISE  1       
DOUT_VLD                                      SPI_MASTER                 0      9290               RISE  1       

6.5.11::Path details for port: MOSI     
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : MOSI
Clock Port         : ipInertedIOPad_CLK_preio/DIN0
Clock Reference    : SPI_MASTER|CLK:R
Clock to Out Delay : 9093


Launch Clock Path Delay        2616
+ Clock To Q Delay              541
+ Data Path Delay              5936
---------------------------- ------
Clock To Out Delay             9093

Launch Clock Path
pin name                       model name                 delay  cummulative delay  edge  Fanout  
-----------------------------  -------------------------  -----  -----------------  ----  ------  
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001     0      0                  RISE  1       
I__291/I                       Odrv12                     0      0                  RISE  1       
I__291/O                       Odrv12                     492    492                RISE  1       
I__292/I                       Sp12to4                    0      492                RISE  1       
I__292/O                       Sp12to4                    429    921                RISE  1       
I__294/I                       Span4Mux_v                 0      921                RISE  1       
I__294/O                       Span4Mux_v                 352    1273               RISE  1       
I__296/I                       Span4Mux_v                 0      1273               RISE  1       
I__296/O                       Span4Mux_v                 352    1624               RISE  1       
I__299/I                       Span4Mux_v                 0      1624               RISE  1       
I__299/O                       Span4Mux_v                 352    1976               RISE  1       
I__304/I                       LocalMux                   0      1976               RISE  1       
I__304/O                       LocalMux                   330    2306               RISE  1       
I__313/I                       ClkMux                     0      2306               RISE  1       
I__313/O                       ClkMux                     309    2616               RISE  1       
shreg_i7_LC_1_10_7/clk         LogicCell40_SEQ_MODE_1000  0      2616               RISE  1       

Data Path
pin name                                  model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------  -------------------------  -----  -----------------  ----  ------  
shreg_i7_LC_1_10_7/lcout                  LogicCell40_SEQ_MODE_1000  541    3157               RISE  2       
I__145/I                                  Odrv4                      0      3157               RISE  1       
I__145/O                                  Odrv4                      352    3509               RISE  1       
I__146/I                                  Span4Mux_s2_h              0      3509               RISE  1       
I__146/O                                  Span4Mux_s2_h              204    3713               RISE  1       
I__147/I                                  IoSpan4Mux                 0      3713               RISE  1       
I__147/O                                  IoSpan4Mux                 288    4001               RISE  1       
I__148/I                                  IoSpan4Mux                 0      4001               RISE  1       
I__148/O                                  IoSpan4Mux                 288    4289               RISE  1       
I__149/I                                  IoSpan4Mux                 0      4289               RISE  1       
I__149/O                                  IoSpan4Mux                 288    4577               RISE  1       
I__150/I                                  LocalMux                   0      4577               RISE  1       
I__150/O                                  LocalMux                   330    4908               RISE  1       
I__152/I                                  IoInMux                    0      4908               RISE  1       
I__152/O                                  IoInMux                    260    5168               RISE  1       
ipInertedIOPad_MOSI_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      5168               RISE  1       
ipInertedIOPad_MOSI_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2011   7179               RISE  1       
ipInertedIOPad_MOSI_iopad/DIN             IO_PAD                     0      7179               RISE  1       
ipInertedIOPad_MOSI_iopad/PACKAGEPIN:out  IO_PAD                     1914   9093               RISE  1       
MOSI                                      SPI_MASTER                 0      9093               RISE  1       

6.5.12::Path details for port: READY    
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : READY
Clock Port         : ipInertedIOPad_CLK_preio/DIN0
Clock Reference    : SPI_MASTER|CLK:R
Clock to Out Delay : 8791


Launch Clock Path Delay        2616
+ Clock To Q Delay              541
+ Data Path Delay              5634
---------------------------- ------
Clock To Out Delay             8791

Launch Clock Path
pin name                            model name                 delay  cummulative delay  edge  Fanout  
----------------------------------  -------------------------  -----  -----------------  ----  ------  
ipInertedIOPad_CLK_preio/DIN0       PRE_IO_PIN_TYPE_000001     0      0                  RISE  1       
I__291/I                            Odrv12                     0      0                  RISE  1       
I__291/O                            Odrv12                     492    492                RISE  1       
I__293/I                            Sp12to4                    0      492                RISE  1       
I__293/O                            Sp12to4                    429    921                RISE  1       
I__295/I                            Span4Mux_v                 0      921                RISE  1       
I__295/O                            Span4Mux_v                 352    1273               RISE  1       
I__297/I                            Span4Mux_v                 0      1273               RISE  1       
I__297/O                            Span4Mux_v                 352    1624               RISE  1       
I__301/I                            Span4Mux_v                 0      1624               RISE  1       
I__301/O                            Span4Mux_v                 352    1976               RISE  1       
I__308/I                            LocalMux                   0      1976               RISE  1       
I__308/O                            LocalMux                   330    2306               RISE  1       
I__317/I                            ClkMux                     0      2306               RISE  1       
I__317/O                            ClkMux                     309    2616               RISE  1       
present_state_FSM_i1_LC_2_10_4/clk  LogicCell40_SEQ_MODE_1001  0      2616               RISE  1       

Data Path
pin name                                   model name                 delay  cummulative delay  edge  Fanout  
-----------------------------------------  -------------------------  -----  -----------------  ----  ------  
present_state_FSM_i1_LC_2_10_4/lcout       LogicCell40_SEQ_MODE_1001  541    3157               FALL  5       
I__215/I                                   Odrv4                      0      3157               FALL  1       
I__215/O                                   Odrv4                      373    3530               FALL  1       
I__220/I                                   Span4Mux_h                 0      3530               FALL  1       
I__220/O                                   Span4Mux_h                 316    3846               FALL  1       
I__221/I                                   Span4Mux_s1_h              0      3846               FALL  1       
I__221/O                                   Span4Mux_s1_h              169    4015               FALL  1       
I__222/I                                   IoSpan4Mux                 0      4015               FALL  1       
I__222/O                                   IoSpan4Mux                 323    4338               FALL  1       
I__223/I                                   LocalMux                   0      4338               FALL  1       
I__223/O                                   LocalMux                   309    4648               FALL  1       
I__224/I                                   IoInMux                    0      4648               FALL  1       
I__224/O                                   IoInMux                    218    4866               FALL  1       
ipInertedIOPad_READY_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      4866               FALL  1       
ipInertedIOPad_READY_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2011   6877               RISE  1       
ipInertedIOPad_READY_iopad/DIN             IO_PAD                     0      6877               RISE  1       
ipInertedIOPad_READY_iopad/PACKAGEPIN:out  IO_PAD                     1914   8791               RISE  1       
READY                                      SPI_MASTER                 0      8791               RISE  1       

6.5.13::Path details for port: SCLK     
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : SCLK
Clock Port         : ipInertedIOPad_CLK_preio/DIN0
Clock Reference    : SPI_MASTER|CLK:R
Clock to Out Delay : 8502


Launch Clock Path Delay        2616
+ Clock To Q Delay              541
+ Data Path Delay              5345
---------------------------- ------
Clock To Out Delay             8502

Launch Clock Path
pin name                       model name                 delay  cummulative delay  edge  Fanout  
-----------------------------  -------------------------  -----  -----------------  ----  ------  
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001     0      0                  RISE  1       
I__291/I                       Odrv12                     0      0                  RISE  1       
I__291/O                       Odrv12                     492    492                RISE  1       
I__293/I                       Sp12to4                    0      492                RISE  1       
I__293/O                       Sp12to4                    429    921                RISE  1       
I__295/I                       Span4Mux_v                 0      921                RISE  1       
I__295/O                       Span4Mux_v                 352    1273               RISE  1       
I__297/I                       Span4Mux_v                 0      1273               RISE  1       
I__297/O                       Span4Mux_v                 352    1624               RISE  1       
I__301/I                       Span4Mux_v                 0      1624               RISE  1       
I__301/O                       Span4Mux_v                 352    1976               RISE  1       
I__309/I                       LocalMux                   0      1976               RISE  1       
I__309/O                       LocalMux                   330    2306               RISE  1       
I__318/I                       ClkMux                     0      2306               RISE  1       
I__318/O                       ClkMux                     309    2616               RISE  1       
spi_clk_79_LC_3_10_0/clk       LogicCell40_SEQ_MODE_1000  0      2616               RISE  1       

Data Path
pin name                                  model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------  -------------------------  -----  -----------------  ----  ------  
spi_clk_79_LC_3_10_0/lcout                LogicCell40_SEQ_MODE_1000  541    3157               FALL  2       
I__338/I                                  Odrv4                      0      3157               FALL  1       
I__338/O                                  Odrv4                      373    3530               FALL  1       
I__340/I                                  Span4Mux_h                 0      3530               FALL  1       
I__340/O                                  Span4Mux_h                 316    3846               FALL  1       
I__341/I                                  Span4Mux_s2_h              0      3846               FALL  1       
I__341/O                                  Span4Mux_s2_h              204    4050               FALL  1       
I__342/I                                  LocalMux                   0      4050               FALL  1       
I__342/O                                  LocalMux                   309    4359               FALL  1       
I__343/I                                  IoInMux                    0      4359               FALL  1       
I__343/O                                  IoInMux                    218    4577               FALL  1       
ipInertedIOPad_SCLK_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      4577               FALL  1       
ipInertedIOPad_SCLK_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2011   6588               RISE  1       
ipInertedIOPad_SCLK_iopad/DIN             IO_PAD                     0      6588               RISE  1       
ipInertedIOPad_SCLK_iopad/PACKAGEPIN:out  IO_PAD                     1914   8502               RISE  1       
SCLK                                      SPI_MASTER                 0      8502               RISE  1       


 =====================================================================
                    End of Path Details for Datasheet
 #####################################################################

##################################################################### 
                    Detailed Setup Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sys_clk_cnt_212__i0_LC_3_9_5/lcout
Path End         : bit_cnt__i1_LC_2_8_1/ce
Capture Clock    : bit_cnt__i1_LC_2_8_1/clk
Setup Constraint : 1000000p
Path slack       : 995838p

Capture Clock Arrival Time (SPI_MASTER|CLK:R#2)   1000000
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2616
- Setup Time                                            0
-----------------------------------------------   ------- 
End-of-path required time (ps)                    1002616

Launch Clock Arrival Time (SPI_MASTER|CLK:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        2616
+ Clock To Q                                      541
+ Data Path Delay                                3621
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    6778
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0     PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__291/I                          Odrv12                         0                 0  RISE       1
I__291/O                          Odrv12                       492               492  RISE       1
I__293/I                          Sp12to4                        0               492  RISE       1
I__293/O                          Sp12to4                      429               921  RISE       1
I__295/I                          Span4Mux_v                     0               921  RISE       1
I__295/O                          Span4Mux_v                   352              1273  RISE       1
I__298/I                          Span4Mux_v                     0              1273  RISE       1
I__298/O                          Span4Mux_v                   352              1624  RISE       1
I__302/I                          Span4Mux_v                     0              1624  RISE       1
I__302/O                          Span4Mux_v                   352              1976  RISE       1
I__311/I                          LocalMux                       0              1976  RISE       1
I__311/O                          LocalMux                     330              2306  RISE       1
I__320/I                          ClkMux                         0              2306  RISE       1
I__320/O                          ClkMux                       309              2616  RISE       1
sys_clk_cnt_212__i0_LC_3_9_5/clk  LogicCell40_SEQ_MODE_1000      0              2616  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
sys_clk_cnt_212__i0_LC_3_9_5/lcout  LogicCell40_SEQ_MODE_1000    541              3157  995837  RISE       5
I__367/I                            LocalMux                       0              3157  995837  RISE       1
I__367/O                            LocalMux                     330              3488  995837  RISE       1
I__371/I                            InMux                          0              3488  995837  RISE       1
I__371/O                            InMux                        260              3748  995837  RISE       1
i2_3_lut_adj_4_LC_2_9_1/in0         LogicCell40_SEQ_MODE_0000      0              3748  995837  RISE       1
i2_3_lut_adj_4_LC_2_9_1/lcout       LogicCell40_SEQ_MODE_0000    450              4198  995837  RISE      10
I__344/I                            LocalMux                       0              4198  995837  RISE       1
I__344/O                            LocalMux                     330              4528  995837  RISE       1
I__349/I                            InMux                          0              4528  995837  RISE       1
I__349/O                            InMux                        260              4788  995837  RISE       1
i216_2_lut_3_lut_LC_3_9_4/in1       LogicCell40_SEQ_MODE_0000      0              4788  995837  RISE       1
i216_2_lut_3_lut_LC_3_9_4/lcout     LogicCell40_SEQ_MODE_0000    401              5189  995837  RISE       3
I__332/I                            Odrv4                          0              5189  995837  RISE       1
I__332/O                            Odrv4                        352              5541  995837  RISE       1
I__334/I                            Span4Mux_h                     0              5541  995837  RISE       1
I__334/O                            Span4Mux_h                   302              5843  995837  RISE       1
I__335/I                            LocalMux                       0              5843  995837  RISE       1
I__335/O                            LocalMux                     330              6174  995837  RISE       1
I__336/I                            CEMux                          0              6174  995837  RISE       1
I__336/O                            CEMux                        605              6778  995837  RISE       1
bit_cnt__i1_LC_2_8_1/ce             LogicCell40_SEQ_MODE_1000      0              6778  995837  RISE       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__291/I                       Odrv12                         0                 0  RISE       1
I__291/O                       Odrv12                       492               492  RISE       1
I__293/I                       Sp12to4                        0               492  RISE       1
I__293/O                       Sp12to4                      429               921  RISE       1
I__295/I                       Span4Mux_v                     0               921  RISE       1
I__295/O                       Span4Mux_v                   352              1273  RISE       1
I__297/I                       Span4Mux_v                     0              1273  RISE       1
I__297/O                       Span4Mux_v                   352              1624  RISE       1
I__301/I                       Span4Mux_v                     0              1624  RISE       1
I__301/O                       Span4Mux_v                   352              1976  RISE       1
I__307/I                       LocalMux                       0              1976  RISE       1
I__307/O                       LocalMux                     330              2306  RISE       1
I__316/I                       ClkMux                         0              2306  RISE       1
I__316/O                       ClkMux                       309              2616  RISE       1
bit_cnt__i1_LC_2_8_1/clk       LogicCell40_SEQ_MODE_1000      0              2616  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sys_clk_cnt_212__i0_LC_3_9_5/lcout
Path End         : bit_cnt__i2_LC_2_8_0/ce
Capture Clock    : bit_cnt__i2_LC_2_8_0/clk
Setup Constraint : 1000000p
Path slack       : 995838p

Capture Clock Arrival Time (SPI_MASTER|CLK:R#2)   1000000
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2616
- Setup Time                                            0
-----------------------------------------------   ------- 
End-of-path required time (ps)                    1002616

Launch Clock Arrival Time (SPI_MASTER|CLK:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        2616
+ Clock To Q                                      541
+ Data Path Delay                                3621
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    6778
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0     PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__291/I                          Odrv12                         0                 0  RISE       1
I__291/O                          Odrv12                       492               492  RISE       1
I__293/I                          Sp12to4                        0               492  RISE       1
I__293/O                          Sp12to4                      429               921  RISE       1
I__295/I                          Span4Mux_v                     0               921  RISE       1
I__295/O                          Span4Mux_v                   352              1273  RISE       1
I__298/I                          Span4Mux_v                     0              1273  RISE       1
I__298/O                          Span4Mux_v                   352              1624  RISE       1
I__302/I                          Span4Mux_v                     0              1624  RISE       1
I__302/O                          Span4Mux_v                   352              1976  RISE       1
I__311/I                          LocalMux                       0              1976  RISE       1
I__311/O                          LocalMux                     330              2306  RISE       1
I__320/I                          ClkMux                         0              2306  RISE       1
I__320/O                          ClkMux                       309              2616  RISE       1
sys_clk_cnt_212__i0_LC_3_9_5/clk  LogicCell40_SEQ_MODE_1000      0              2616  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
sys_clk_cnt_212__i0_LC_3_9_5/lcout  LogicCell40_SEQ_MODE_1000    541              3157  995837  RISE       5
I__367/I                            LocalMux                       0              3157  995837  RISE       1
I__367/O                            LocalMux                     330              3488  995837  RISE       1
I__371/I                            InMux                          0              3488  995837  RISE       1
I__371/O                            InMux                        260              3748  995837  RISE       1
i2_3_lut_adj_4_LC_2_9_1/in0         LogicCell40_SEQ_MODE_0000      0              3748  995837  RISE       1
i2_3_lut_adj_4_LC_2_9_1/lcout       LogicCell40_SEQ_MODE_0000    450              4198  995837  RISE      10
I__344/I                            LocalMux                       0              4198  995837  RISE       1
I__344/O                            LocalMux                     330              4528  995837  RISE       1
I__349/I                            InMux                          0              4528  995837  RISE       1
I__349/O                            InMux                        260              4788  995837  RISE       1
i216_2_lut_3_lut_LC_3_9_4/in1       LogicCell40_SEQ_MODE_0000      0              4788  995837  RISE       1
i216_2_lut_3_lut_LC_3_9_4/lcout     LogicCell40_SEQ_MODE_0000    401              5189  995837  RISE       3
I__332/I                            Odrv4                          0              5189  995837  RISE       1
I__332/O                            Odrv4                        352              5541  995837  RISE       1
I__334/I                            Span4Mux_h                     0              5541  995837  RISE       1
I__334/O                            Span4Mux_h                   302              5843  995837  RISE       1
I__335/I                            LocalMux                       0              5843  995837  RISE       1
I__335/O                            LocalMux                     330              6174  995837  RISE       1
I__336/I                            CEMux                          0              6174  995837  RISE       1
I__336/O                            CEMux                        605              6778  995837  RISE       1
bit_cnt__i2_LC_2_8_0/ce             LogicCell40_SEQ_MODE_1000      0              6778  995837  RISE       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__291/I                       Odrv12                         0                 0  RISE       1
I__291/O                       Odrv12                       492               492  RISE       1
I__293/I                       Sp12to4                        0               492  RISE       1
I__293/O                       Sp12to4                      429               921  RISE       1
I__295/I                       Span4Mux_v                     0               921  RISE       1
I__295/O                       Span4Mux_v                   352              1273  RISE       1
I__297/I                       Span4Mux_v                     0              1273  RISE       1
I__297/O                       Span4Mux_v                   352              1624  RISE       1
I__301/I                       Span4Mux_v                     0              1624  RISE       1
I__301/O                       Span4Mux_v                   352              1976  RISE       1
I__307/I                       LocalMux                       0              1976  RISE       1
I__307/O                       LocalMux                     330              2306  RISE       1
I__316/I                       ClkMux                         0              2306  RISE       1
I__316/O                       ClkMux                       309              2616  RISE       1
bit_cnt__i2_LC_2_8_0/clk       LogicCell40_SEQ_MODE_1000      0              2616  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sys_clk_cnt_212__i0_LC_3_9_5/lcout
Path End         : shreg_i7_LC_1_10_7/ce
Capture Clock    : shreg_i7_LC_1_10_7/clk
Setup Constraint : 1000000p
Path slack       : 995922p

Capture Clock Arrival Time (SPI_MASTER|CLK:R#2)   1000000
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2616
- Setup Time                                            0
-----------------------------------------------   ------- 
End-of-path required time (ps)                    1002616

Launch Clock Arrival Time (SPI_MASTER|CLK:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        2616
+ Clock To Q                                      541
+ Data Path Delay                                3537
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    6694
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0     PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__291/I                          Odrv12                         0                 0  RISE       1
I__291/O                          Odrv12                       492               492  RISE       1
I__293/I                          Sp12to4                        0               492  RISE       1
I__293/O                          Sp12to4                      429               921  RISE       1
I__295/I                          Span4Mux_v                     0               921  RISE       1
I__295/O                          Span4Mux_v                   352              1273  RISE       1
I__298/I                          Span4Mux_v                     0              1273  RISE       1
I__298/O                          Span4Mux_v                   352              1624  RISE       1
I__302/I                          Span4Mux_v                     0              1624  RISE       1
I__302/O                          Span4Mux_v                   352              1976  RISE       1
I__311/I                          LocalMux                       0              1976  RISE       1
I__311/O                          LocalMux                     330              2306  RISE       1
I__320/I                          ClkMux                         0              2306  RISE       1
I__320/O                          ClkMux                       309              2616  RISE       1
sys_clk_cnt_212__i0_LC_3_9_5/clk  LogicCell40_SEQ_MODE_1000      0              2616  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
sys_clk_cnt_212__i0_LC_3_9_5/lcout  LogicCell40_SEQ_MODE_1000    541              3157  995837  RISE       5
I__367/I                            LocalMux                       0              3157  995837  RISE       1
I__367/O                            LocalMux                     330              3488  995837  RISE       1
I__371/I                            InMux                          0              3488  995837  RISE       1
I__371/O                            InMux                        260              3748  995837  RISE       1
i2_3_lut_adj_4_LC_2_9_1/in0         LogicCell40_SEQ_MODE_0000      0              3748  995837  RISE       1
i2_3_lut_adj_4_LC_2_9_1/lcout       LogicCell40_SEQ_MODE_0000    450              4198  995837  RISE      10
I__345/I                            LocalMux                       0              4198  995922  RISE       1
I__345/O                            LocalMux                     330              4528  995922  RISE       1
I__350/I                            InMux                          0              4528  995922  RISE       1
I__350/O                            InMux                        260              4788  995922  RISE       1
i1_2_lut_4_lut_LC_1_9_0/in3         LogicCell40_SEQ_MODE_0000      0              4788  995922  RISE       1
i1_2_lut_4_lut_LC_1_9_0/lcout       LogicCell40_SEQ_MODE_0000    316              5105  995922  RISE       8
I__141/I                            Odrv4                          0              5105  995922  RISE       1
I__141/O                            Odrv4                        352              5456  995922  RISE       1
I__142/I                            Span4Mux_h                     0              5456  995922  RISE       1
I__142/O                            Span4Mux_h                   302              5759  995922  RISE       1
I__143/I                            LocalMux                       0              5759  995922  RISE       1
I__143/O                            LocalMux                     330              6089  995922  RISE       1
I__144/I                            CEMux                          0              6089  995922  RISE       1
I__144/O                            CEMux                        605              6694  995922  RISE       1
shreg_i7_LC_1_10_7/ce               LogicCell40_SEQ_MODE_1000      0              6694  995922  RISE       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__291/I                       Odrv12                         0                 0  RISE       1
I__291/O                       Odrv12                       492               492  RISE       1
I__292/I                       Sp12to4                        0               492  RISE       1
I__292/O                       Sp12to4                      429               921  RISE       1
I__294/I                       Span4Mux_v                     0               921  RISE       1
I__294/O                       Span4Mux_v                   352              1273  RISE       1
I__296/I                       Span4Mux_v                     0              1273  RISE       1
I__296/O                       Span4Mux_v                   352              1624  RISE       1
I__299/I                       Span4Mux_v                     0              1624  RISE       1
I__299/O                       Span4Mux_v                   352              1976  RISE       1
I__304/I                       LocalMux                       0              1976  RISE       1
I__304/O                       LocalMux                     330              2306  RISE       1
I__313/I                       ClkMux                         0              2306  RISE       1
I__313/O                       ClkMux                       309              2616  RISE       1
shreg_i7_LC_1_10_7/clk         LogicCell40_SEQ_MODE_1000      0              2616  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sys_clk_cnt_212__i0_LC_3_9_5/lcout
Path End         : shreg_i6_LC_1_10_6/ce
Capture Clock    : shreg_i6_LC_1_10_6/clk
Setup Constraint : 1000000p
Path slack       : 995922p

Capture Clock Arrival Time (SPI_MASTER|CLK:R#2)   1000000
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2616
- Setup Time                                            0
-----------------------------------------------   ------- 
End-of-path required time (ps)                    1002616

Launch Clock Arrival Time (SPI_MASTER|CLK:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        2616
+ Clock To Q                                      541
+ Data Path Delay                                3537
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    6694
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0     PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__291/I                          Odrv12                         0                 0  RISE       1
I__291/O                          Odrv12                       492               492  RISE       1
I__293/I                          Sp12to4                        0               492  RISE       1
I__293/O                          Sp12to4                      429               921  RISE       1
I__295/I                          Span4Mux_v                     0               921  RISE       1
I__295/O                          Span4Mux_v                   352              1273  RISE       1
I__298/I                          Span4Mux_v                     0              1273  RISE       1
I__298/O                          Span4Mux_v                   352              1624  RISE       1
I__302/I                          Span4Mux_v                     0              1624  RISE       1
I__302/O                          Span4Mux_v                   352              1976  RISE       1
I__311/I                          LocalMux                       0              1976  RISE       1
I__311/O                          LocalMux                     330              2306  RISE       1
I__320/I                          ClkMux                         0              2306  RISE       1
I__320/O                          ClkMux                       309              2616  RISE       1
sys_clk_cnt_212__i0_LC_3_9_5/clk  LogicCell40_SEQ_MODE_1000      0              2616  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
sys_clk_cnt_212__i0_LC_3_9_5/lcout  LogicCell40_SEQ_MODE_1000    541              3157  995837  RISE       5
I__367/I                            LocalMux                       0              3157  995837  RISE       1
I__367/O                            LocalMux                     330              3488  995837  RISE       1
I__371/I                            InMux                          0              3488  995837  RISE       1
I__371/O                            InMux                        260              3748  995837  RISE       1
i2_3_lut_adj_4_LC_2_9_1/in0         LogicCell40_SEQ_MODE_0000      0              3748  995837  RISE       1
i2_3_lut_adj_4_LC_2_9_1/lcout       LogicCell40_SEQ_MODE_0000    450              4198  995837  RISE      10
I__345/I                            LocalMux                       0              4198  995922  RISE       1
I__345/O                            LocalMux                     330              4528  995922  RISE       1
I__350/I                            InMux                          0              4528  995922  RISE       1
I__350/O                            InMux                        260              4788  995922  RISE       1
i1_2_lut_4_lut_LC_1_9_0/in3         LogicCell40_SEQ_MODE_0000      0              4788  995922  RISE       1
i1_2_lut_4_lut_LC_1_9_0/lcout       LogicCell40_SEQ_MODE_0000    316              5105  995922  RISE       8
I__141/I                            Odrv4                          0              5105  995922  RISE       1
I__141/O                            Odrv4                        352              5456  995922  RISE       1
I__142/I                            Span4Mux_h                     0              5456  995922  RISE       1
I__142/O                            Span4Mux_h                   302              5759  995922  RISE       1
I__143/I                            LocalMux                       0              5759  995922  RISE       1
I__143/O                            LocalMux                     330              6089  995922  RISE       1
I__144/I                            CEMux                          0              6089  995922  RISE       1
I__144/O                            CEMux                        605              6694  995922  RISE       1
shreg_i6_LC_1_10_6/ce               LogicCell40_SEQ_MODE_1000      0              6694  995922  RISE       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__291/I                       Odrv12                         0                 0  RISE       1
I__291/O                       Odrv12                       492               492  RISE       1
I__292/I                       Sp12to4                        0               492  RISE       1
I__292/O                       Sp12to4                      429               921  RISE       1
I__294/I                       Span4Mux_v                     0               921  RISE       1
I__294/O                       Span4Mux_v                   352              1273  RISE       1
I__296/I                       Span4Mux_v                     0              1273  RISE       1
I__296/O                       Span4Mux_v                   352              1624  RISE       1
I__299/I                       Span4Mux_v                     0              1624  RISE       1
I__299/O                       Span4Mux_v                   352              1976  RISE       1
I__304/I                       LocalMux                       0              1976  RISE       1
I__304/O                       LocalMux                     330              2306  RISE       1
I__313/I                       ClkMux                         0              2306  RISE       1
I__313/O                       ClkMux                       309              2616  RISE       1
shreg_i6_LC_1_10_6/clk         LogicCell40_SEQ_MODE_1000      0              2616  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sys_clk_cnt_212__i0_LC_3_9_5/lcout
Path End         : shreg_i5_LC_1_10_5/ce
Capture Clock    : shreg_i5_LC_1_10_5/clk
Setup Constraint : 1000000p
Path slack       : 995922p

Capture Clock Arrival Time (SPI_MASTER|CLK:R#2)   1000000
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2616
- Setup Time                                            0
-----------------------------------------------   ------- 
End-of-path required time (ps)                    1002616

Launch Clock Arrival Time (SPI_MASTER|CLK:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        2616
+ Clock To Q                                      541
+ Data Path Delay                                3537
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    6694
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0     PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__291/I                          Odrv12                         0                 0  RISE       1
I__291/O                          Odrv12                       492               492  RISE       1
I__293/I                          Sp12to4                        0               492  RISE       1
I__293/O                          Sp12to4                      429               921  RISE       1
I__295/I                          Span4Mux_v                     0               921  RISE       1
I__295/O                          Span4Mux_v                   352              1273  RISE       1
I__298/I                          Span4Mux_v                     0              1273  RISE       1
I__298/O                          Span4Mux_v                   352              1624  RISE       1
I__302/I                          Span4Mux_v                     0              1624  RISE       1
I__302/O                          Span4Mux_v                   352              1976  RISE       1
I__311/I                          LocalMux                       0              1976  RISE       1
I__311/O                          LocalMux                     330              2306  RISE       1
I__320/I                          ClkMux                         0              2306  RISE       1
I__320/O                          ClkMux                       309              2616  RISE       1
sys_clk_cnt_212__i0_LC_3_9_5/clk  LogicCell40_SEQ_MODE_1000      0              2616  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
sys_clk_cnt_212__i0_LC_3_9_5/lcout  LogicCell40_SEQ_MODE_1000    541              3157  995837  RISE       5
I__367/I                            LocalMux                       0              3157  995837  RISE       1
I__367/O                            LocalMux                     330              3488  995837  RISE       1
I__371/I                            InMux                          0              3488  995837  RISE       1
I__371/O                            InMux                        260              3748  995837  RISE       1
i2_3_lut_adj_4_LC_2_9_1/in0         LogicCell40_SEQ_MODE_0000      0              3748  995837  RISE       1
i2_3_lut_adj_4_LC_2_9_1/lcout       LogicCell40_SEQ_MODE_0000    450              4198  995837  RISE      10
I__345/I                            LocalMux                       0              4198  995922  RISE       1
I__345/O                            LocalMux                     330              4528  995922  RISE       1
I__350/I                            InMux                          0              4528  995922  RISE       1
I__350/O                            InMux                        260              4788  995922  RISE       1
i1_2_lut_4_lut_LC_1_9_0/in3         LogicCell40_SEQ_MODE_0000      0              4788  995922  RISE       1
i1_2_lut_4_lut_LC_1_9_0/lcout       LogicCell40_SEQ_MODE_0000    316              5105  995922  RISE       8
I__141/I                            Odrv4                          0              5105  995922  RISE       1
I__141/O                            Odrv4                        352              5456  995922  RISE       1
I__142/I                            Span4Mux_h                     0              5456  995922  RISE       1
I__142/O                            Span4Mux_h                   302              5759  995922  RISE       1
I__143/I                            LocalMux                       0              5759  995922  RISE       1
I__143/O                            LocalMux                     330              6089  995922  RISE       1
I__144/I                            CEMux                          0              6089  995922  RISE       1
I__144/O                            CEMux                        605              6694  995922  RISE       1
shreg_i5_LC_1_10_5/ce               LogicCell40_SEQ_MODE_1000      0              6694  995922  RISE       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__291/I                       Odrv12                         0                 0  RISE       1
I__291/O                       Odrv12                       492               492  RISE       1
I__292/I                       Sp12to4                        0               492  RISE       1
I__292/O                       Sp12to4                      429               921  RISE       1
I__294/I                       Span4Mux_v                     0               921  RISE       1
I__294/O                       Span4Mux_v                   352              1273  RISE       1
I__296/I                       Span4Mux_v                     0              1273  RISE       1
I__296/O                       Span4Mux_v                   352              1624  RISE       1
I__299/I                       Span4Mux_v                     0              1624  RISE       1
I__299/O                       Span4Mux_v                   352              1976  RISE       1
I__304/I                       LocalMux                       0              1976  RISE       1
I__304/O                       LocalMux                     330              2306  RISE       1
I__313/I                       ClkMux                         0              2306  RISE       1
I__313/O                       ClkMux                       309              2616  RISE       1
shreg_i5_LC_1_10_5/clk         LogicCell40_SEQ_MODE_1000      0              2616  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sys_clk_cnt_212__i0_LC_3_9_5/lcout
Path End         : shreg_i4_LC_1_10_4/ce
Capture Clock    : shreg_i4_LC_1_10_4/clk
Setup Constraint : 1000000p
Path slack       : 995922p

Capture Clock Arrival Time (SPI_MASTER|CLK:R#2)   1000000
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2616
- Setup Time                                            0
-----------------------------------------------   ------- 
End-of-path required time (ps)                    1002616

Launch Clock Arrival Time (SPI_MASTER|CLK:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        2616
+ Clock To Q                                      541
+ Data Path Delay                                3537
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    6694
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0     PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__291/I                          Odrv12                         0                 0  RISE       1
I__291/O                          Odrv12                       492               492  RISE       1
I__293/I                          Sp12to4                        0               492  RISE       1
I__293/O                          Sp12to4                      429               921  RISE       1
I__295/I                          Span4Mux_v                     0               921  RISE       1
I__295/O                          Span4Mux_v                   352              1273  RISE       1
I__298/I                          Span4Mux_v                     0              1273  RISE       1
I__298/O                          Span4Mux_v                   352              1624  RISE       1
I__302/I                          Span4Mux_v                     0              1624  RISE       1
I__302/O                          Span4Mux_v                   352              1976  RISE       1
I__311/I                          LocalMux                       0              1976  RISE       1
I__311/O                          LocalMux                     330              2306  RISE       1
I__320/I                          ClkMux                         0              2306  RISE       1
I__320/O                          ClkMux                       309              2616  RISE       1
sys_clk_cnt_212__i0_LC_3_9_5/clk  LogicCell40_SEQ_MODE_1000      0              2616  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
sys_clk_cnt_212__i0_LC_3_9_5/lcout  LogicCell40_SEQ_MODE_1000    541              3157  995837  RISE       5
I__367/I                            LocalMux                       0              3157  995837  RISE       1
I__367/O                            LocalMux                     330              3488  995837  RISE       1
I__371/I                            InMux                          0              3488  995837  RISE       1
I__371/O                            InMux                        260              3748  995837  RISE       1
i2_3_lut_adj_4_LC_2_9_1/in0         LogicCell40_SEQ_MODE_0000      0              3748  995837  RISE       1
i2_3_lut_adj_4_LC_2_9_1/lcout       LogicCell40_SEQ_MODE_0000    450              4198  995837  RISE      10
I__345/I                            LocalMux                       0              4198  995922  RISE       1
I__345/O                            LocalMux                     330              4528  995922  RISE       1
I__350/I                            InMux                          0              4528  995922  RISE       1
I__350/O                            InMux                        260              4788  995922  RISE       1
i1_2_lut_4_lut_LC_1_9_0/in3         LogicCell40_SEQ_MODE_0000      0              4788  995922  RISE       1
i1_2_lut_4_lut_LC_1_9_0/lcout       LogicCell40_SEQ_MODE_0000    316              5105  995922  RISE       8
I__141/I                            Odrv4                          0              5105  995922  RISE       1
I__141/O                            Odrv4                        352              5456  995922  RISE       1
I__142/I                            Span4Mux_h                     0              5456  995922  RISE       1
I__142/O                            Span4Mux_h                   302              5759  995922  RISE       1
I__143/I                            LocalMux                       0              5759  995922  RISE       1
I__143/O                            LocalMux                     330              6089  995922  RISE       1
I__144/I                            CEMux                          0              6089  995922  RISE       1
I__144/O                            CEMux                        605              6694  995922  RISE       1
shreg_i4_LC_1_10_4/ce               LogicCell40_SEQ_MODE_1000      0              6694  995922  RISE       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__291/I                       Odrv12                         0                 0  RISE       1
I__291/O                       Odrv12                       492               492  RISE       1
I__292/I                       Sp12to4                        0               492  RISE       1
I__292/O                       Sp12to4                      429               921  RISE       1
I__294/I                       Span4Mux_v                     0               921  RISE       1
I__294/O                       Span4Mux_v                   352              1273  RISE       1
I__296/I                       Span4Mux_v                     0              1273  RISE       1
I__296/O                       Span4Mux_v                   352              1624  RISE       1
I__299/I                       Span4Mux_v                     0              1624  RISE       1
I__299/O                       Span4Mux_v                   352              1976  RISE       1
I__304/I                       LocalMux                       0              1976  RISE       1
I__304/O                       LocalMux                     330              2306  RISE       1
I__313/I                       ClkMux                         0              2306  RISE       1
I__313/O                       ClkMux                       309              2616  RISE       1
shreg_i4_LC_1_10_4/clk         LogicCell40_SEQ_MODE_1000      0              2616  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sys_clk_cnt_212__i0_LC_3_9_5/lcout
Path End         : shreg_i3_LC_1_10_3/ce
Capture Clock    : shreg_i3_LC_1_10_3/clk
Setup Constraint : 1000000p
Path slack       : 995922p

Capture Clock Arrival Time (SPI_MASTER|CLK:R#2)   1000000
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2616
- Setup Time                                            0
-----------------------------------------------   ------- 
End-of-path required time (ps)                    1002616

Launch Clock Arrival Time (SPI_MASTER|CLK:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        2616
+ Clock To Q                                      541
+ Data Path Delay                                3537
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    6694
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0     PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__291/I                          Odrv12                         0                 0  RISE       1
I__291/O                          Odrv12                       492               492  RISE       1
I__293/I                          Sp12to4                        0               492  RISE       1
I__293/O                          Sp12to4                      429               921  RISE       1
I__295/I                          Span4Mux_v                     0               921  RISE       1
I__295/O                          Span4Mux_v                   352              1273  RISE       1
I__298/I                          Span4Mux_v                     0              1273  RISE       1
I__298/O                          Span4Mux_v                   352              1624  RISE       1
I__302/I                          Span4Mux_v                     0              1624  RISE       1
I__302/O                          Span4Mux_v                   352              1976  RISE       1
I__311/I                          LocalMux                       0              1976  RISE       1
I__311/O                          LocalMux                     330              2306  RISE       1
I__320/I                          ClkMux                         0              2306  RISE       1
I__320/O                          ClkMux                       309              2616  RISE       1
sys_clk_cnt_212__i0_LC_3_9_5/clk  LogicCell40_SEQ_MODE_1000      0              2616  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
sys_clk_cnt_212__i0_LC_3_9_5/lcout  LogicCell40_SEQ_MODE_1000    541              3157  995837  RISE       5
I__367/I                            LocalMux                       0              3157  995837  RISE       1
I__367/O                            LocalMux                     330              3488  995837  RISE       1
I__371/I                            InMux                          0              3488  995837  RISE       1
I__371/O                            InMux                        260              3748  995837  RISE       1
i2_3_lut_adj_4_LC_2_9_1/in0         LogicCell40_SEQ_MODE_0000      0              3748  995837  RISE       1
i2_3_lut_adj_4_LC_2_9_1/lcout       LogicCell40_SEQ_MODE_0000    450              4198  995837  RISE      10
I__345/I                            LocalMux                       0              4198  995922  RISE       1
I__345/O                            LocalMux                     330              4528  995922  RISE       1
I__350/I                            InMux                          0              4528  995922  RISE       1
I__350/O                            InMux                        260              4788  995922  RISE       1
i1_2_lut_4_lut_LC_1_9_0/in3         LogicCell40_SEQ_MODE_0000      0              4788  995922  RISE       1
i1_2_lut_4_lut_LC_1_9_0/lcout       LogicCell40_SEQ_MODE_0000    316              5105  995922  RISE       8
I__141/I                            Odrv4                          0              5105  995922  RISE       1
I__141/O                            Odrv4                        352              5456  995922  RISE       1
I__142/I                            Span4Mux_h                     0              5456  995922  RISE       1
I__142/O                            Span4Mux_h                   302              5759  995922  RISE       1
I__143/I                            LocalMux                       0              5759  995922  RISE       1
I__143/O                            LocalMux                     330              6089  995922  RISE       1
I__144/I                            CEMux                          0              6089  995922  RISE       1
I__144/O                            CEMux                        605              6694  995922  RISE       1
shreg_i3_LC_1_10_3/ce               LogicCell40_SEQ_MODE_1000      0              6694  995922  RISE       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__291/I                       Odrv12                         0                 0  RISE       1
I__291/O                       Odrv12                       492               492  RISE       1
I__292/I                       Sp12to4                        0               492  RISE       1
I__292/O                       Sp12to4                      429               921  RISE       1
I__294/I                       Span4Mux_v                     0               921  RISE       1
I__294/O                       Span4Mux_v                   352              1273  RISE       1
I__296/I                       Span4Mux_v                     0              1273  RISE       1
I__296/O                       Span4Mux_v                   352              1624  RISE       1
I__299/I                       Span4Mux_v                     0              1624  RISE       1
I__299/O                       Span4Mux_v                   352              1976  RISE       1
I__304/I                       LocalMux                       0              1976  RISE       1
I__304/O                       LocalMux                     330              2306  RISE       1
I__313/I                       ClkMux                         0              2306  RISE       1
I__313/O                       ClkMux                       309              2616  RISE       1
shreg_i3_LC_1_10_3/clk         LogicCell40_SEQ_MODE_1000      0              2616  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sys_clk_cnt_212__i0_LC_3_9_5/lcout
Path End         : shreg_i2_LC_1_10_2/ce
Capture Clock    : shreg_i2_LC_1_10_2/clk
Setup Constraint : 1000000p
Path slack       : 995922p

Capture Clock Arrival Time (SPI_MASTER|CLK:R#2)   1000000
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2616
- Setup Time                                            0
-----------------------------------------------   ------- 
End-of-path required time (ps)                    1002616

Launch Clock Arrival Time (SPI_MASTER|CLK:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        2616
+ Clock To Q                                      541
+ Data Path Delay                                3537
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    6694
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0     PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__291/I                          Odrv12                         0                 0  RISE       1
I__291/O                          Odrv12                       492               492  RISE       1
I__293/I                          Sp12to4                        0               492  RISE       1
I__293/O                          Sp12to4                      429               921  RISE       1
I__295/I                          Span4Mux_v                     0               921  RISE       1
I__295/O                          Span4Mux_v                   352              1273  RISE       1
I__298/I                          Span4Mux_v                     0              1273  RISE       1
I__298/O                          Span4Mux_v                   352              1624  RISE       1
I__302/I                          Span4Mux_v                     0              1624  RISE       1
I__302/O                          Span4Mux_v                   352              1976  RISE       1
I__311/I                          LocalMux                       0              1976  RISE       1
I__311/O                          LocalMux                     330              2306  RISE       1
I__320/I                          ClkMux                         0              2306  RISE       1
I__320/O                          ClkMux                       309              2616  RISE       1
sys_clk_cnt_212__i0_LC_3_9_5/clk  LogicCell40_SEQ_MODE_1000      0              2616  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
sys_clk_cnt_212__i0_LC_3_9_5/lcout  LogicCell40_SEQ_MODE_1000    541              3157  995837  RISE       5
I__367/I                            LocalMux                       0              3157  995837  RISE       1
I__367/O                            LocalMux                     330              3488  995837  RISE       1
I__371/I                            InMux                          0              3488  995837  RISE       1
I__371/O                            InMux                        260              3748  995837  RISE       1
i2_3_lut_adj_4_LC_2_9_1/in0         LogicCell40_SEQ_MODE_0000      0              3748  995837  RISE       1
i2_3_lut_adj_4_LC_2_9_1/lcout       LogicCell40_SEQ_MODE_0000    450              4198  995837  RISE      10
I__345/I                            LocalMux                       0              4198  995922  RISE       1
I__345/O                            LocalMux                     330              4528  995922  RISE       1
I__350/I                            InMux                          0              4528  995922  RISE       1
I__350/O                            InMux                        260              4788  995922  RISE       1
i1_2_lut_4_lut_LC_1_9_0/in3         LogicCell40_SEQ_MODE_0000      0              4788  995922  RISE       1
i1_2_lut_4_lut_LC_1_9_0/lcout       LogicCell40_SEQ_MODE_0000    316              5105  995922  RISE       8
I__141/I                            Odrv4                          0              5105  995922  RISE       1
I__141/O                            Odrv4                        352              5456  995922  RISE       1
I__142/I                            Span4Mux_h                     0              5456  995922  RISE       1
I__142/O                            Span4Mux_h                   302              5759  995922  RISE       1
I__143/I                            LocalMux                       0              5759  995922  RISE       1
I__143/O                            LocalMux                     330              6089  995922  RISE       1
I__144/I                            CEMux                          0              6089  995922  RISE       1
I__144/O                            CEMux                        605              6694  995922  RISE       1
shreg_i2_LC_1_10_2/ce               LogicCell40_SEQ_MODE_1000      0              6694  995922  RISE       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__291/I                       Odrv12                         0                 0  RISE       1
I__291/O                       Odrv12                       492               492  RISE       1
I__292/I                       Sp12to4                        0               492  RISE       1
I__292/O                       Sp12to4                      429               921  RISE       1
I__294/I                       Span4Mux_v                     0               921  RISE       1
I__294/O                       Span4Mux_v                   352              1273  RISE       1
I__296/I                       Span4Mux_v                     0              1273  RISE       1
I__296/O                       Span4Mux_v                   352              1624  RISE       1
I__299/I                       Span4Mux_v                     0              1624  RISE       1
I__299/O                       Span4Mux_v                   352              1976  RISE       1
I__304/I                       LocalMux                       0              1976  RISE       1
I__304/O                       LocalMux                     330              2306  RISE       1
I__313/I                       ClkMux                         0              2306  RISE       1
I__313/O                       ClkMux                       309              2616  RISE       1
shreg_i2_LC_1_10_2/clk         LogicCell40_SEQ_MODE_1000      0              2616  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sys_clk_cnt_212__i0_LC_3_9_5/lcout
Path End         : shreg_i1_LC_1_10_1/ce
Capture Clock    : shreg_i1_LC_1_10_1/clk
Setup Constraint : 1000000p
Path slack       : 995922p

Capture Clock Arrival Time (SPI_MASTER|CLK:R#2)   1000000
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2616
- Setup Time                                            0
-----------------------------------------------   ------- 
End-of-path required time (ps)                    1002616

Launch Clock Arrival Time (SPI_MASTER|CLK:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        2616
+ Clock To Q                                      541
+ Data Path Delay                                3537
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    6694
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0     PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__291/I                          Odrv12                         0                 0  RISE       1
I__291/O                          Odrv12                       492               492  RISE       1
I__293/I                          Sp12to4                        0               492  RISE       1
I__293/O                          Sp12to4                      429               921  RISE       1
I__295/I                          Span4Mux_v                     0               921  RISE       1
I__295/O                          Span4Mux_v                   352              1273  RISE       1
I__298/I                          Span4Mux_v                     0              1273  RISE       1
I__298/O                          Span4Mux_v                   352              1624  RISE       1
I__302/I                          Span4Mux_v                     0              1624  RISE       1
I__302/O                          Span4Mux_v                   352              1976  RISE       1
I__311/I                          LocalMux                       0              1976  RISE       1
I__311/O                          LocalMux                     330              2306  RISE       1
I__320/I                          ClkMux                         0              2306  RISE       1
I__320/O                          ClkMux                       309              2616  RISE       1
sys_clk_cnt_212__i0_LC_3_9_5/clk  LogicCell40_SEQ_MODE_1000      0              2616  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
sys_clk_cnt_212__i0_LC_3_9_5/lcout  LogicCell40_SEQ_MODE_1000    541              3157  995837  RISE       5
I__367/I                            LocalMux                       0              3157  995837  RISE       1
I__367/O                            LocalMux                     330              3488  995837  RISE       1
I__371/I                            InMux                          0              3488  995837  RISE       1
I__371/O                            InMux                        260              3748  995837  RISE       1
i2_3_lut_adj_4_LC_2_9_1/in0         LogicCell40_SEQ_MODE_0000      0              3748  995837  RISE       1
i2_3_lut_adj_4_LC_2_9_1/lcout       LogicCell40_SEQ_MODE_0000    450              4198  995837  RISE      10
I__345/I                            LocalMux                       0              4198  995922  RISE       1
I__345/O                            LocalMux                     330              4528  995922  RISE       1
I__350/I                            InMux                          0              4528  995922  RISE       1
I__350/O                            InMux                        260              4788  995922  RISE       1
i1_2_lut_4_lut_LC_1_9_0/in3         LogicCell40_SEQ_MODE_0000      0              4788  995922  RISE       1
i1_2_lut_4_lut_LC_1_9_0/lcout       LogicCell40_SEQ_MODE_0000    316              5105  995922  RISE       8
I__141/I                            Odrv4                          0              5105  995922  RISE       1
I__141/O                            Odrv4                        352              5456  995922  RISE       1
I__142/I                            Span4Mux_h                     0              5456  995922  RISE       1
I__142/O                            Span4Mux_h                   302              5759  995922  RISE       1
I__143/I                            LocalMux                       0              5759  995922  RISE       1
I__143/O                            LocalMux                     330              6089  995922  RISE       1
I__144/I                            CEMux                          0              6089  995922  RISE       1
I__144/O                            CEMux                        605              6694  995922  RISE       1
shreg_i1_LC_1_10_1/ce               LogicCell40_SEQ_MODE_1000      0              6694  995922  RISE       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__291/I                       Odrv12                         0                 0  RISE       1
I__291/O                       Odrv12                       492               492  RISE       1
I__292/I                       Sp12to4                        0               492  RISE       1
I__292/O                       Sp12to4                      429               921  RISE       1
I__294/I                       Span4Mux_v                     0               921  RISE       1
I__294/O                       Span4Mux_v                   352              1273  RISE       1
I__296/I                       Span4Mux_v                     0              1273  RISE       1
I__296/O                       Span4Mux_v                   352              1624  RISE       1
I__299/I                       Span4Mux_v                     0              1624  RISE       1
I__299/O                       Span4Mux_v                   352              1976  RISE       1
I__304/I                       LocalMux                       0              1976  RISE       1
I__304/O                       LocalMux                     330              2306  RISE       1
I__313/I                       ClkMux                         0              2306  RISE       1
I__313/O                       ClkMux                       309              2616  RISE       1
shreg_i1_LC_1_10_1/clk         LogicCell40_SEQ_MODE_1000      0              2616  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sys_clk_cnt_212__i0_LC_3_9_5/lcout
Path End         : shreg_i0_LC_1_10_0/ce
Capture Clock    : shreg_i0_LC_1_10_0/clk
Setup Constraint : 1000000p
Path slack       : 995922p

Capture Clock Arrival Time (SPI_MASTER|CLK:R#2)   1000000
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2616
- Setup Time                                            0
-----------------------------------------------   ------- 
End-of-path required time (ps)                    1002616

Launch Clock Arrival Time (SPI_MASTER|CLK:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        2616
+ Clock To Q                                      541
+ Data Path Delay                                3537
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    6694
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0     PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__291/I                          Odrv12                         0                 0  RISE       1
I__291/O                          Odrv12                       492               492  RISE       1
I__293/I                          Sp12to4                        0               492  RISE       1
I__293/O                          Sp12to4                      429               921  RISE       1
I__295/I                          Span4Mux_v                     0               921  RISE       1
I__295/O                          Span4Mux_v                   352              1273  RISE       1
I__298/I                          Span4Mux_v                     0              1273  RISE       1
I__298/O                          Span4Mux_v                   352              1624  RISE       1
I__302/I                          Span4Mux_v                     0              1624  RISE       1
I__302/O                          Span4Mux_v                   352              1976  RISE       1
I__311/I                          LocalMux                       0              1976  RISE       1
I__311/O                          LocalMux                     330              2306  RISE       1
I__320/I                          ClkMux                         0              2306  RISE       1
I__320/O                          ClkMux                       309              2616  RISE       1
sys_clk_cnt_212__i0_LC_3_9_5/clk  LogicCell40_SEQ_MODE_1000      0              2616  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
sys_clk_cnt_212__i0_LC_3_9_5/lcout  LogicCell40_SEQ_MODE_1000    541              3157  995837  RISE       5
I__367/I                            LocalMux                       0              3157  995837  RISE       1
I__367/O                            LocalMux                     330              3488  995837  RISE       1
I__371/I                            InMux                          0              3488  995837  RISE       1
I__371/O                            InMux                        260              3748  995837  RISE       1
i2_3_lut_adj_4_LC_2_9_1/in0         LogicCell40_SEQ_MODE_0000      0              3748  995837  RISE       1
i2_3_lut_adj_4_LC_2_9_1/lcout       LogicCell40_SEQ_MODE_0000    450              4198  995837  RISE      10
I__345/I                            LocalMux                       0              4198  995922  RISE       1
I__345/O                            LocalMux                     330              4528  995922  RISE       1
I__350/I                            InMux                          0              4528  995922  RISE       1
I__350/O                            InMux                        260              4788  995922  RISE       1
i1_2_lut_4_lut_LC_1_9_0/in3         LogicCell40_SEQ_MODE_0000      0              4788  995922  RISE       1
i1_2_lut_4_lut_LC_1_9_0/lcout       LogicCell40_SEQ_MODE_0000    316              5105  995922  RISE       8
I__141/I                            Odrv4                          0              5105  995922  RISE       1
I__141/O                            Odrv4                        352              5456  995922  RISE       1
I__142/I                            Span4Mux_h                     0              5456  995922  RISE       1
I__142/O                            Span4Mux_h                   302              5759  995922  RISE       1
I__143/I                            LocalMux                       0              5759  995922  RISE       1
I__143/O                            LocalMux                     330              6089  995922  RISE       1
I__144/I                            CEMux                          0              6089  995922  RISE       1
I__144/O                            CEMux                        605              6694  995922  RISE       1
shreg_i0_LC_1_10_0/ce               LogicCell40_SEQ_MODE_1000      0              6694  995922  RISE       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__291/I                       Odrv12                         0                 0  RISE       1
I__291/O                       Odrv12                       492               492  RISE       1
I__292/I                       Sp12to4                        0               492  RISE       1
I__292/O                       Sp12to4                      429               921  RISE       1
I__294/I                       Span4Mux_v                     0               921  RISE       1
I__294/O                       Span4Mux_v                   352              1273  RISE       1
I__296/I                       Span4Mux_v                     0              1273  RISE       1
I__296/O                       Span4Mux_v                   352              1624  RISE       1
I__299/I                       Span4Mux_v                     0              1624  RISE       1
I__299/O                       Span4Mux_v                   352              1976  RISE       1
I__304/I                       LocalMux                       0              1976  RISE       1
I__304/O                       LocalMux                     330              2306  RISE       1
I__313/I                       ClkMux                         0              2306  RISE       1
I__313/O                       ClkMux                       309              2616  RISE       1
shreg_i0_LC_1_10_0/clk         LogicCell40_SEQ_MODE_1000      0              2616  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sys_clk_cnt_212__i0_LC_3_9_5/lcout
Path End         : present_state_FSM_i2_LC_2_10_0/in1
Capture Clock    : present_state_FSM_i2_LC_2_10_0/clk
Setup Constraint : 1000000p
Path slack       : 996168p

Capture Clock Arrival Time (SPI_MASTER|CLK:R#2)   1000000
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2616
- Setup Time                                         -401
-----------------------------------------------   ------- 
End-of-path required time (ps)                    1002215

Launch Clock Arrival Time (SPI_MASTER|CLK:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        2616
+ Clock To Q                                      541
+ Data Path Delay                                2890
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    6047
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0     PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__291/I                          Odrv12                         0                 0  RISE       1
I__291/O                          Odrv12                       492               492  RISE       1
I__293/I                          Sp12to4                        0               492  RISE       1
I__293/O                          Sp12to4                      429               921  RISE       1
I__295/I                          Span4Mux_v                     0               921  RISE       1
I__295/O                          Span4Mux_v                   352              1273  RISE       1
I__298/I                          Span4Mux_v                     0              1273  RISE       1
I__298/O                          Span4Mux_v                   352              1624  RISE       1
I__302/I                          Span4Mux_v                     0              1624  RISE       1
I__302/O                          Span4Mux_v                   352              1976  RISE       1
I__311/I                          LocalMux                       0              1976  RISE       1
I__311/O                          LocalMux                     330              2306  RISE       1
I__320/I                          ClkMux                         0              2306  RISE       1
I__320/O                          ClkMux                       309              2616  RISE       1
sys_clk_cnt_212__i0_LC_3_9_5/clk  LogicCell40_SEQ_MODE_1000      0              2616  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
sys_clk_cnt_212__i0_LC_3_9_5/lcout  LogicCell40_SEQ_MODE_1000    541              3157  995837  RISE       5
I__367/I                            LocalMux                       0              3157  995837  RISE       1
I__367/O                            LocalMux                     330              3488  995837  RISE       1
I__371/I                            InMux                          0              3488  995837  RISE       1
I__371/O                            InMux                        260              3748  995837  RISE       1
i2_3_lut_adj_4_LC_2_9_1/in0         LogicCell40_SEQ_MODE_0000      0              3748  995837  RISE       1
i2_3_lut_adj_4_LC_2_9_1/lcout       LogicCell40_SEQ_MODE_0000    450              4198  995837  RISE      10
I__346/I                            Odrv4                          0              4198  996168  RISE       1
I__346/O                            Odrv4                        352              4549  996168  RISE       1
I__354/I                            LocalMux                       0              4549  996168  RISE       1
I__354/O                            LocalMux                     330              4880  996168  RISE       1
I__357/I                            InMux                          0              4880  996168  RISE       1
I__357/O                            InMux                        260              5140  996168  RISE       1
i1_2_lut_adj_1_LC_2_9_5/in3         LogicCell40_SEQ_MODE_0000      0              5140  996168  RISE       1
i1_2_lut_adj_1_LC_2_9_5/lcout       LogicCell40_SEQ_MODE_0000    316              5456  996168  RISE       2
I__248/I                            LocalMux                       0              5456  996168  RISE       1
I__248/O                            LocalMux                     330              5787  996168  RISE       1
I__249/I                            InMux                          0              5787  996168  RISE       1
I__249/O                            InMux                        260              6047  996168  RISE       1
present_state_FSM_i2_LC_2_10_0/in1  LogicCell40_SEQ_MODE_1000      0              6047  996168  RISE       1

Capture Clock Path
pin name                            model name                 delay  cumulative delay  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0       PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__291/I                            Odrv12                         0                 0  RISE       1
I__291/O                            Odrv12                       492               492  RISE       1
I__293/I                            Sp12to4                        0               492  RISE       1
I__293/O                            Sp12to4                      429               921  RISE       1
I__295/I                            Span4Mux_v                     0               921  RISE       1
I__295/O                            Span4Mux_v                   352              1273  RISE       1
I__297/I                            Span4Mux_v                     0              1273  RISE       1
I__297/O                            Span4Mux_v                   352              1624  RISE       1
I__301/I                            Span4Mux_v                     0              1624  RISE       1
I__301/O                            Span4Mux_v                   352              1976  RISE       1
I__308/I                            LocalMux                       0              1976  RISE       1
I__308/O                            LocalMux                     330              2306  RISE       1
I__317/I                            ClkMux                         0              2306  RISE       1
I__317/O                            ClkMux                       309              2616  RISE       1
present_state_FSM_i2_LC_2_10_0/clk  LogicCell40_SEQ_MODE_1000      0              2616  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sys_clk_cnt_212__i0_LC_3_9_5/lcout
Path End         : present_state_FSM_i4_LC_2_10_2/in3
Capture Clock    : present_state_FSM_i4_LC_2_10_2/clk
Setup Constraint : 1000000p
Path slack       : 996294p

Capture Clock Arrival Time (SPI_MASTER|CLK:R#2)   1000000
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2616
- Setup Time                                         -274
-----------------------------------------------   ------- 
End-of-path required time (ps)                    1002341

Launch Clock Arrival Time (SPI_MASTER|CLK:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        2616
+ Clock To Q                                      541
+ Data Path Delay                                2890
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    6047
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0     PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__291/I                          Odrv12                         0                 0  RISE       1
I__291/O                          Odrv12                       492               492  RISE       1
I__293/I                          Sp12to4                        0               492  RISE       1
I__293/O                          Sp12to4                      429               921  RISE       1
I__295/I                          Span4Mux_v                     0               921  RISE       1
I__295/O                          Span4Mux_v                   352              1273  RISE       1
I__298/I                          Span4Mux_v                     0              1273  RISE       1
I__298/O                          Span4Mux_v                   352              1624  RISE       1
I__302/I                          Span4Mux_v                     0              1624  RISE       1
I__302/O                          Span4Mux_v                   352              1976  RISE       1
I__311/I                          LocalMux                       0              1976  RISE       1
I__311/O                          LocalMux                     330              2306  RISE       1
I__320/I                          ClkMux                         0              2306  RISE       1
I__320/O                          ClkMux                       309              2616  RISE       1
sys_clk_cnt_212__i0_LC_3_9_5/clk  LogicCell40_SEQ_MODE_1000      0              2616  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
sys_clk_cnt_212__i0_LC_3_9_5/lcout  LogicCell40_SEQ_MODE_1000    541              3157  995837  RISE       5
I__367/I                            LocalMux                       0              3157  995837  RISE       1
I__367/O                            LocalMux                     330              3488  995837  RISE       1
I__371/I                            InMux                          0              3488  995837  RISE       1
I__371/O                            InMux                        260              3748  995837  RISE       1
i2_3_lut_adj_4_LC_2_9_1/in0         LogicCell40_SEQ_MODE_0000      0              3748  995837  RISE       1
i2_3_lut_adj_4_LC_2_9_1/lcout       LogicCell40_SEQ_MODE_0000    450              4198  995837  RISE      10
I__346/I                            Odrv4                          0              4198  996168  RISE       1
I__346/O                            Odrv4                        352              4549  996168  RISE       1
I__354/I                            LocalMux                       0              4549  996168  RISE       1
I__354/O                            LocalMux                     330              4880  996168  RISE       1
I__357/I                            InMux                          0              4880  996168  RISE       1
I__357/O                            InMux                        260              5140  996168  RISE       1
i1_2_lut_adj_1_LC_2_9_5/in3         LogicCell40_SEQ_MODE_0000      0              5140  996168  RISE       1
i1_2_lut_adj_1_LC_2_9_5/lcout       LogicCell40_SEQ_MODE_0000    316              5456  996168  RISE       2
I__248/I                            LocalMux                       0              5456  996168  RISE       1
I__248/O                            LocalMux                     330              5787  996168  RISE       1
I__250/I                            InMux                          0              5787  996294  RISE       1
I__250/O                            InMux                        260              6047  996294  RISE       1
present_state_FSM_i4_LC_2_10_2/in3  LogicCell40_SEQ_MODE_1000      0              6047  996294  RISE       1

Capture Clock Path
pin name                            model name                 delay  cumulative delay  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0       PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__291/I                            Odrv12                         0                 0  RISE       1
I__291/O                            Odrv12                       492               492  RISE       1
I__293/I                            Sp12to4                        0               492  RISE       1
I__293/O                            Sp12to4                      429               921  RISE       1
I__295/I                            Span4Mux_v                     0               921  RISE       1
I__295/O                            Span4Mux_v                   352              1273  RISE       1
I__297/I                            Span4Mux_v                     0              1273  RISE       1
I__297/O                            Span4Mux_v                   352              1624  RISE       1
I__301/I                            Span4Mux_v                     0              1624  RISE       1
I__301/O                            Span4Mux_v                   352              1976  RISE       1
I__308/I                            LocalMux                       0              1976  RISE       1
I__308/O                            LocalMux                     330              2306  RISE       1
I__317/I                            ClkMux                         0              2306  RISE       1
I__317/O                            ClkMux                       309              2616  RISE       1
present_state_FSM_i4_LC_2_10_2/clk  LogicCell40_SEQ_MODE_1000      0              2616  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sys_clk_cnt_212__i0_LC_3_9_5/lcout
Path End         : present_state_FSM_i2_LC_2_10_0/in3
Capture Clock    : present_state_FSM_i2_LC_2_10_0/clk
Setup Constraint : 1000000p
Path slack       : 996294p

Capture Clock Arrival Time (SPI_MASTER|CLK:R#2)   1000000
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2616
- Setup Time                                         -274
-----------------------------------------------   ------- 
End-of-path required time (ps)                    1002341

Launch Clock Arrival Time (SPI_MASTER|CLK:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        2616
+ Clock To Q                                      541
+ Data Path Delay                                2890
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    6047
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0     PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__291/I                          Odrv12                         0                 0  RISE       1
I__291/O                          Odrv12                       492               492  RISE       1
I__293/I                          Sp12to4                        0               492  RISE       1
I__293/O                          Sp12to4                      429               921  RISE       1
I__295/I                          Span4Mux_v                     0               921  RISE       1
I__295/O                          Span4Mux_v                   352              1273  RISE       1
I__298/I                          Span4Mux_v                     0              1273  RISE       1
I__298/O                          Span4Mux_v                   352              1624  RISE       1
I__302/I                          Span4Mux_v                     0              1624  RISE       1
I__302/O                          Span4Mux_v                   352              1976  RISE       1
I__311/I                          LocalMux                       0              1976  RISE       1
I__311/O                          LocalMux                     330              2306  RISE       1
I__320/I                          ClkMux                         0              2306  RISE       1
I__320/O                          ClkMux                       309              2616  RISE       1
sys_clk_cnt_212__i0_LC_3_9_5/clk  LogicCell40_SEQ_MODE_1000      0              2616  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
sys_clk_cnt_212__i0_LC_3_9_5/lcout  LogicCell40_SEQ_MODE_1000    541              3157  995837  RISE       5
I__367/I                            LocalMux                       0              3157  995837  RISE       1
I__367/O                            LocalMux                     330              3488  995837  RISE       1
I__371/I                            InMux                          0              3488  995837  RISE       1
I__371/O                            InMux                        260              3748  995837  RISE       1
i2_3_lut_adj_4_LC_2_9_1/in0         LogicCell40_SEQ_MODE_0000      0              3748  995837  RISE       1
i2_3_lut_adj_4_LC_2_9_1/lcout       LogicCell40_SEQ_MODE_0000    450              4198  995837  RISE      10
I__346/I                            Odrv4                          0              4198  996168  RISE       1
I__346/O                            Odrv4                        352              4549  996168  RISE       1
I__354/I                            LocalMux                       0              4549  996168  RISE       1
I__354/O                            LocalMux                     330              4880  996168  RISE       1
I__358/I                            InMux                          0              4880  996294  RISE       1
I__358/O                            InMux                        260              5140  996294  RISE       1
i271_2_lut_LC_2_9_7/in3             LogicCell40_SEQ_MODE_0000      0              5140  996294  RISE       1
i271_2_lut_LC_2_9_7/lcout           LogicCell40_SEQ_MODE_0000    316              5456  996294  RISE       1
I__255/I                            LocalMux                       0              5456  996294  RISE       1
I__255/O                            LocalMux                     330              5787  996294  RISE       1
I__256/I                            InMux                          0              5787  996294  RISE       1
I__256/O                            InMux                        260              6047  996294  RISE       1
present_state_FSM_i2_LC_2_10_0/in3  LogicCell40_SEQ_MODE_1000      0              6047  996294  RISE       1

Capture Clock Path
pin name                            model name                 delay  cumulative delay  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0       PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__291/I                            Odrv12                         0                 0  RISE       1
I__291/O                            Odrv12                       492               492  RISE       1
I__293/I                            Sp12to4                        0               492  RISE       1
I__293/O                            Sp12to4                      429               921  RISE       1
I__295/I                            Span4Mux_v                     0               921  RISE       1
I__295/O                            Span4Mux_v                   352              1273  RISE       1
I__297/I                            Span4Mux_v                     0              1273  RISE       1
I__297/O                            Span4Mux_v                   352              1624  RISE       1
I__301/I                            Span4Mux_v                     0              1624  RISE       1
I__301/O                            Span4Mux_v                   352              1976  RISE       1
I__308/I                            LocalMux                       0              1976  RISE       1
I__308/O                            LocalMux                     330              2306  RISE       1
I__317/I                            ClkMux                         0              2306  RISE       1
I__317/O                            ClkMux                       309              2616  RISE       1
present_state_FSM_i2_LC_2_10_0/clk  LogicCell40_SEQ_MODE_1000      0              2616  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sys_clk_cnt_212__i0_LC_3_9_5/lcout
Path End         : sys_clk_cnt_212__i1_LC_1_8_3/sr
Capture Clock    : sys_clk_cnt_212__i1_LC_1_8_3/clk
Setup Constraint : 1000000p
Path slack       : 996449p

Capture Clock Arrival Time (SPI_MASTER|CLK:R#2)   1000000
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2616
- Setup Time                                         -204
-----------------------------------------------   ------- 
End-of-path required time (ps)                    1002412

Launch Clock Arrival Time (SPI_MASTER|CLK:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        2616
+ Clock To Q                                      541
+ Data Path Delay                                2806
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    5963
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0     PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__291/I                          Odrv12                         0                 0  RISE       1
I__291/O                          Odrv12                       492               492  RISE       1
I__293/I                          Sp12to4                        0               492  RISE       1
I__293/O                          Sp12to4                      429               921  RISE       1
I__295/I                          Span4Mux_v                     0               921  RISE       1
I__295/O                          Span4Mux_v                   352              1273  RISE       1
I__298/I                          Span4Mux_v                     0              1273  RISE       1
I__298/O                          Span4Mux_v                   352              1624  RISE       1
I__302/I                          Span4Mux_v                     0              1624  RISE       1
I__302/O                          Span4Mux_v                   352              1976  RISE       1
I__311/I                          LocalMux                       0              1976  RISE       1
I__311/O                          LocalMux                     330              2306  RISE       1
I__320/I                          ClkMux                         0              2306  RISE       1
I__320/O                          ClkMux                       309              2616  RISE       1
sys_clk_cnt_212__i0_LC_3_9_5/clk  LogicCell40_SEQ_MODE_1000      0              2616  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
sys_clk_cnt_212__i0_LC_3_9_5/lcout  LogicCell40_SEQ_MODE_1000    541              3157  995837  RISE       5
I__367/I                            LocalMux                       0              3157  995837  RISE       1
I__367/O                            LocalMux                     330              3488  995837  RISE       1
I__371/I                            InMux                          0              3488  995837  RISE       1
I__371/O                            InMux                        260              3748  995837  RISE       1
i2_3_lut_adj_4_LC_2_9_1/in0         LogicCell40_SEQ_MODE_0000      0              3748  995837  RISE       1
i2_3_lut_adj_4_LC_2_9_1/ltout       LogicCell40_SEQ_MODE_0000    387              4134  996449  FALL       1
I__132/I                            CascadeMux                     0              4134  996449  FALL       1
I__132/O                            CascadeMux                     0              4134  996449  FALL       1
RST_I_0_98_2_lut_LC_2_9_2/in2       LogicCell40_SEQ_MODE_0000      0              4134  996449  FALL       1
RST_I_0_98_2_lut_LC_2_9_2/lcout     LogicCell40_SEQ_MODE_0000    380              4514  996449  RISE       3
I__361/I                            Odrv4                          0              4514  996449  RISE       1
I__361/O                            Odrv4                        352              4866  996449  RISE       1
I__363/I                            Span4Mux_h                     0              4866  996449  RISE       1
I__363/O                            Span4Mux_h                   302              5168  996449  RISE       1
I__365/I                            LocalMux                       0              5168  996449  RISE       1
I__365/O                            LocalMux                     330              5499  996449  RISE       1
I__366/I                            SRMux                          0              5499  996449  RISE       1
I__366/O                            SRMux                        464              5963  996449  RISE       1
sys_clk_cnt_212__i1_LC_1_8_3/sr     LogicCell40_SEQ_MODE_1000      0              5963  996449  RISE       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0     PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__291/I                          Odrv12                         0                 0  RISE       1
I__291/O                          Odrv12                       492               492  RISE       1
I__292/I                          Sp12to4                        0               492  RISE       1
I__292/O                          Sp12to4                      429               921  RISE       1
I__294/I                          Span4Mux_v                     0               921  RISE       1
I__294/O                          Span4Mux_v                   352              1273  RISE       1
I__296/I                          Span4Mux_v                     0              1273  RISE       1
I__296/O                          Span4Mux_v                   352              1624  RISE       1
I__299/I                          Span4Mux_v                     0              1624  RISE       1
I__299/O                          Span4Mux_v                   352              1976  RISE       1
I__303/I                          LocalMux                       0              1976  RISE       1
I__303/O                          LocalMux                     330              2306  RISE       1
I__312/I                          ClkMux                         0              2306  RISE       1
I__312/O                          ClkMux                       309              2616  RISE       1
sys_clk_cnt_212__i1_LC_1_8_3/clk  LogicCell40_SEQ_MODE_1000      0              2616  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sys_clk_cnt_212__i0_LC_3_9_5/lcout
Path End         : sys_clk_cnt_212__i2_LC_1_8_0/sr
Capture Clock    : sys_clk_cnt_212__i2_LC_1_8_0/clk
Setup Constraint : 1000000p
Path slack       : 996449p

Capture Clock Arrival Time (SPI_MASTER|CLK:R#2)   1000000
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2616
- Setup Time                                         -204
-----------------------------------------------   ------- 
End-of-path required time (ps)                    1002412

Launch Clock Arrival Time (SPI_MASTER|CLK:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        2616
+ Clock To Q                                      541
+ Data Path Delay                                2806
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    5963
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0     PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__291/I                          Odrv12                         0                 0  RISE       1
I__291/O                          Odrv12                       492               492  RISE       1
I__293/I                          Sp12to4                        0               492  RISE       1
I__293/O                          Sp12to4                      429               921  RISE       1
I__295/I                          Span4Mux_v                     0               921  RISE       1
I__295/O                          Span4Mux_v                   352              1273  RISE       1
I__298/I                          Span4Mux_v                     0              1273  RISE       1
I__298/O                          Span4Mux_v                   352              1624  RISE       1
I__302/I                          Span4Mux_v                     0              1624  RISE       1
I__302/O                          Span4Mux_v                   352              1976  RISE       1
I__311/I                          LocalMux                       0              1976  RISE       1
I__311/O                          LocalMux                     330              2306  RISE       1
I__320/I                          ClkMux                         0              2306  RISE       1
I__320/O                          ClkMux                       309              2616  RISE       1
sys_clk_cnt_212__i0_LC_3_9_5/clk  LogicCell40_SEQ_MODE_1000      0              2616  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
sys_clk_cnt_212__i0_LC_3_9_5/lcout  LogicCell40_SEQ_MODE_1000    541              3157  995837  RISE       5
I__367/I                            LocalMux                       0              3157  995837  RISE       1
I__367/O                            LocalMux                     330              3488  995837  RISE       1
I__371/I                            InMux                          0              3488  995837  RISE       1
I__371/O                            InMux                        260              3748  995837  RISE       1
i2_3_lut_adj_4_LC_2_9_1/in0         LogicCell40_SEQ_MODE_0000      0              3748  995837  RISE       1
i2_3_lut_adj_4_LC_2_9_1/ltout       LogicCell40_SEQ_MODE_0000    387              4134  996449  FALL       1
I__132/I                            CascadeMux                     0              4134  996449  FALL       1
I__132/O                            CascadeMux                     0              4134  996449  FALL       1
RST_I_0_98_2_lut_LC_2_9_2/in2       LogicCell40_SEQ_MODE_0000      0              4134  996449  FALL       1
RST_I_0_98_2_lut_LC_2_9_2/lcout     LogicCell40_SEQ_MODE_0000    380              4514  996449  RISE       3
I__361/I                            Odrv4                          0              4514  996449  RISE       1
I__361/O                            Odrv4                        352              4866  996449  RISE       1
I__363/I                            Span4Mux_h                     0              4866  996449  RISE       1
I__363/O                            Span4Mux_h                   302              5168  996449  RISE       1
I__365/I                            LocalMux                       0              5168  996449  RISE       1
I__365/O                            LocalMux                     330              5499  996449  RISE       1
I__366/I                            SRMux                          0              5499  996449  RISE       1
I__366/O                            SRMux                        464              5963  996449  RISE       1
sys_clk_cnt_212__i2_LC_1_8_0/sr     LogicCell40_SEQ_MODE_1000      0              5963  996449  RISE       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0     PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__291/I                          Odrv12                         0                 0  RISE       1
I__291/O                          Odrv12                       492               492  RISE       1
I__292/I                          Sp12to4                        0               492  RISE       1
I__292/O                          Sp12to4                      429               921  RISE       1
I__294/I                          Span4Mux_v                     0               921  RISE       1
I__294/O                          Span4Mux_v                   352              1273  RISE       1
I__296/I                          Span4Mux_v                     0              1273  RISE       1
I__296/O                          Span4Mux_v                   352              1624  RISE       1
I__299/I                          Span4Mux_v                     0              1624  RISE       1
I__299/O                          Span4Mux_v                   352              1976  RISE       1
I__303/I                          LocalMux                       0              1976  RISE       1
I__303/O                          LocalMux                     330              2306  RISE       1
I__312/I                          ClkMux                         0              2306  RISE       1
I__312/O                          ClkMux                       309              2616  RISE       1
sys_clk_cnt_212__i2_LC_1_8_0/clk  LogicCell40_SEQ_MODE_1000      0              2616  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sys_clk_cnt_212__i0_LC_3_9_5/lcout
Path End         : bit_cnt__i0_LC_3_10_1/in3
Capture Clock    : bit_cnt__i0_LC_3_10_1/clk
Setup Constraint : 1000000p
Path slack       : 996561p

Capture Clock Arrival Time (SPI_MASTER|CLK:R#2)   1000000
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2616
- Setup Time                                         -274
-----------------------------------------------   ------- 
End-of-path required time (ps)                    1002341

Launch Clock Arrival Time (SPI_MASTER|CLK:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        2616
+ Clock To Q                                      541
+ Data Path Delay                                2623
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    5780
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0     PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__291/I                          Odrv12                         0                 0  RISE       1
I__291/O                          Odrv12                       492               492  RISE       1
I__293/I                          Sp12to4                        0               492  RISE       1
I__293/O                          Sp12to4                      429               921  RISE       1
I__295/I                          Span4Mux_v                     0               921  RISE       1
I__295/O                          Span4Mux_v                   352              1273  RISE       1
I__298/I                          Span4Mux_v                     0              1273  RISE       1
I__298/O                          Span4Mux_v                   352              1624  RISE       1
I__302/I                          Span4Mux_v                     0              1624  RISE       1
I__302/O                          Span4Mux_v                   352              1976  RISE       1
I__311/I                          LocalMux                       0              1976  RISE       1
I__311/O                          LocalMux                     330              2306  RISE       1
I__320/I                          ClkMux                         0              2306  RISE       1
I__320/O                          ClkMux                       309              2616  RISE       1
sys_clk_cnt_212__i0_LC_3_9_5/clk  LogicCell40_SEQ_MODE_1000      0              2616  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
sys_clk_cnt_212__i0_LC_3_9_5/lcout  LogicCell40_SEQ_MODE_1000    541              3157  995837  RISE       5
I__367/I                            LocalMux                       0              3157  995837  RISE       1
I__367/O                            LocalMux                     330              3488  995837  RISE       1
I__371/I                            InMux                          0              3488  995837  RISE       1
I__371/O                            InMux                        260              3748  995837  RISE       1
i2_3_lut_adj_4_LC_2_9_1/in0         LogicCell40_SEQ_MODE_0000      0              3748  995837  RISE       1
i2_3_lut_adj_4_LC_2_9_1/lcout       LogicCell40_SEQ_MODE_0000    450              4198  995837  RISE      10
I__344/I                            LocalMux                       0              4198  995837  RISE       1
I__344/O                            LocalMux                     330              4528  995837  RISE       1
I__349/I                            InMux                          0              4528  995837  RISE       1
I__349/O                            InMux                        260              4788  995837  RISE       1
i216_2_lut_3_lut_LC_3_9_4/in1       LogicCell40_SEQ_MODE_0000      0              4788  995837  RISE       1
i216_2_lut_3_lut_LC_3_9_4/lcout     LogicCell40_SEQ_MODE_0000    401              5189  995837  RISE       3
I__331/I                            LocalMux                       0              5189  996562  RISE       1
I__331/O                            LocalMux                     330              5520  996562  RISE       1
I__333/I                            InMux                          0              5520  996562  RISE       1
I__333/O                            InMux                        260              5780  996562  RISE       1
bit_cnt__i0_LC_3_10_1/in3           LogicCell40_SEQ_MODE_1000      0              5780  996562  RISE       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__291/I                       Odrv12                         0                 0  RISE       1
I__291/O                       Odrv12                       492               492  RISE       1
I__293/I                       Sp12to4                        0               492  RISE       1
I__293/O                       Sp12to4                      429               921  RISE       1
I__295/I                       Span4Mux_v                     0               921  RISE       1
I__295/O                       Span4Mux_v                   352              1273  RISE       1
I__297/I                       Span4Mux_v                     0              1273  RISE       1
I__297/O                       Span4Mux_v                   352              1624  RISE       1
I__301/I                       Span4Mux_v                     0              1624  RISE       1
I__301/O                       Span4Mux_v                   352              1976  RISE       1
I__309/I                       LocalMux                       0              1976  RISE       1
I__309/O                       LocalMux                     330              2306  RISE       1
I__318/I                       ClkMux                         0              2306  RISE       1
I__318/O                       ClkMux                       309              2616  RISE       1
bit_cnt__i0_LC_3_10_1/clk      LogicCell40_SEQ_MODE_1000      0              2616  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sys_clk_cnt_212__i0_LC_3_9_5/lcout
Path End         : sys_clk_cnt_212__i0_LC_3_9_5/sr
Capture Clock    : sys_clk_cnt_212__i0_LC_3_9_5/clk
Setup Constraint : 1000000p
Path slack       : 996752p

Capture Clock Arrival Time (SPI_MASTER|CLK:R#2)   1000000
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2616
- Setup Time                                         -204
-----------------------------------------------   ------- 
End-of-path required time (ps)                    1002412

Launch Clock Arrival Time (SPI_MASTER|CLK:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        2616
+ Clock To Q                                      541
+ Data Path Delay                                2503
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    5660
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0     PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__291/I                          Odrv12                         0                 0  RISE       1
I__291/O                          Odrv12                       492               492  RISE       1
I__293/I                          Sp12to4                        0               492  RISE       1
I__293/O                          Sp12to4                      429               921  RISE       1
I__295/I                          Span4Mux_v                     0               921  RISE       1
I__295/O                          Span4Mux_v                   352              1273  RISE       1
I__298/I                          Span4Mux_v                     0              1273  RISE       1
I__298/O                          Span4Mux_v                   352              1624  RISE       1
I__302/I                          Span4Mux_v                     0              1624  RISE       1
I__302/O                          Span4Mux_v                   352              1976  RISE       1
I__311/I                          LocalMux                       0              1976  RISE       1
I__311/O                          LocalMux                     330              2306  RISE       1
I__320/I                          ClkMux                         0              2306  RISE       1
I__320/O                          ClkMux                       309              2616  RISE       1
sys_clk_cnt_212__i0_LC_3_9_5/clk  LogicCell40_SEQ_MODE_1000      0              2616  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
sys_clk_cnt_212__i0_LC_3_9_5/lcout  LogicCell40_SEQ_MODE_1000    541              3157  995837  RISE       5
I__367/I                            LocalMux                       0              3157  995837  RISE       1
I__367/O                            LocalMux                     330              3488  995837  RISE       1
I__371/I                            InMux                          0              3488  995837  RISE       1
I__371/O                            InMux                        260              3748  995837  RISE       1
i2_3_lut_adj_4_LC_2_9_1/in0         LogicCell40_SEQ_MODE_0000      0              3748  995837  RISE       1
i2_3_lut_adj_4_LC_2_9_1/ltout       LogicCell40_SEQ_MODE_0000    387              4134  996449  FALL       1
I__132/I                            CascadeMux                     0              4134  996449  FALL       1
I__132/O                            CascadeMux                     0              4134  996449  FALL       1
RST_I_0_98_2_lut_LC_2_9_2/in2       LogicCell40_SEQ_MODE_0000      0              4134  996449  FALL       1
RST_I_0_98_2_lut_LC_2_9_2/lcout     LogicCell40_SEQ_MODE_0000    380              4514  996449  RISE       3
I__360/I                            Odrv4                          0              4514  996752  RISE       1
I__360/O                            Odrv4                        352              4866  996752  RISE       1
I__362/I                            LocalMux                       0              4866  996752  RISE       1
I__362/O                            LocalMux                     330              5196  996752  RISE       1
I__364/I                            SRMux                          0              5196  996752  RISE       1
I__364/O                            SRMux                        464              5660  996752  RISE       1
sys_clk_cnt_212__i0_LC_3_9_5/sr     LogicCell40_SEQ_MODE_1000      0              5660  996752  RISE       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0     PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__291/I                          Odrv12                         0                 0  RISE       1
I__291/O                          Odrv12                       492               492  RISE       1
I__293/I                          Sp12to4                        0               492  RISE       1
I__293/O                          Sp12to4                      429               921  RISE       1
I__295/I                          Span4Mux_v                     0               921  RISE       1
I__295/O                          Span4Mux_v                   352              1273  RISE       1
I__298/I                          Span4Mux_v                     0              1273  RISE       1
I__298/O                          Span4Mux_v                   352              1624  RISE       1
I__302/I                          Span4Mux_v                     0              1624  RISE       1
I__302/O                          Span4Mux_v                   352              1976  RISE       1
I__311/I                          LocalMux                       0              1976  RISE       1
I__311/O                          LocalMux                     330              2306  RISE       1
I__320/I                          ClkMux                         0              2306  RISE       1
I__320/O                          ClkMux                       309              2616  RISE       1
sys_clk_cnt_212__i0_LC_3_9_5/clk  LogicCell40_SEQ_MODE_1000      0              2616  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : present_state_FSM_i3_LC_2_9_6/lcout
Path End         : bit_cnt__i1_LC_2_8_1/sr
Capture Clock    : bit_cnt__i1_LC_2_8_1/clk
Setup Constraint : 1000000p
Path slack       : 996815p

Capture Clock Arrival Time (SPI_MASTER|CLK:R#2)   1000000
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2616
- Setup Time                                         -204
-----------------------------------------------   ------- 
End-of-path required time (ps)                    1002412

Launch Clock Arrival Time (SPI_MASTER|CLK:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        2616
+ Clock To Q                                      541
+ Data Path Delay                                2440
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    5597
 
Launch Clock Path
pin name                           model name                 delay  cumulative delay  edge  Fanout
---------------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0      PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__291/I                           Odrv12                         0                 0  RISE       1
I__291/O                           Odrv12                       492               492  RISE       1
I__293/I                           Sp12to4                        0               492  RISE       1
I__293/O                           Sp12to4                      429               921  RISE       1
I__295/I                           Span4Mux_v                     0               921  RISE       1
I__295/O                           Span4Mux_v                   352              1273  RISE       1
I__298/I                           Span4Mux_v                     0              1273  RISE       1
I__298/O                           Span4Mux_v                   352              1624  RISE       1
I__302/I                           Span4Mux_v                     0              1624  RISE       1
I__302/O                           Span4Mux_v                   352              1976  RISE       1
I__310/I                           LocalMux                       0              1976  RISE       1
I__310/O                           LocalMux                     330              2306  RISE       1
I__319/I                           ClkMux                         0              2306  RISE       1
I__319/O                           ClkMux                       309              2616  RISE       1
present_state_FSM_i3_LC_2_9_6/clk  LogicCell40_SEQ_MODE_1000      0              2616  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
present_state_FSM_i3_LC_2_9_6/lcout  LogicCell40_SEQ_MODE_1000    541              3157  996519  RISE       5
I__381/I                             LocalMux                       0              3157  996519  RISE       1
I__381/O                             LocalMux                     330              3488  996519  RISE       1
I__384/I                             InMux                          0              3488  996519  RISE       1
I__384/O                             InMux                        260              3748  996519  RISE       1
RST_I_0_3_lut_LC_3_9_3/in1           LogicCell40_SEQ_MODE_0000      0              3748  996519  RISE       1
RST_I_0_3_lut_LC_3_9_3/lcout         LogicCell40_SEQ_MODE_0000    401              4149  996815  RISE       4
I__285/I                             Odrv4                          0              4149  996815  RISE       1
I__285/O                             Odrv4                        352              4500  996815  RISE       1
I__287/I                             Span4Mux_h                     0              4500  996815  RISE       1
I__287/O                             Span4Mux_h                   302              4802  996815  RISE       1
I__289/I                             LocalMux                       0              4802  996815  RISE       1
I__289/O                             LocalMux                     330              5133  996815  RISE       1
I__290/I                             SRMux                          0              5133  996815  RISE       1
I__290/O                             SRMux                        464              5597  996815  RISE       1
bit_cnt__i1_LC_2_8_1/sr              LogicCell40_SEQ_MODE_1000      0              5597  996815  RISE       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__291/I                       Odrv12                         0                 0  RISE       1
I__291/O                       Odrv12                       492               492  RISE       1
I__293/I                       Sp12to4                        0               492  RISE       1
I__293/O                       Sp12to4                      429               921  RISE       1
I__295/I                       Span4Mux_v                     0               921  RISE       1
I__295/O                       Span4Mux_v                   352              1273  RISE       1
I__297/I                       Span4Mux_v                     0              1273  RISE       1
I__297/O                       Span4Mux_v                   352              1624  RISE       1
I__301/I                       Span4Mux_v                     0              1624  RISE       1
I__301/O                       Span4Mux_v                   352              1976  RISE       1
I__307/I                       LocalMux                       0              1976  RISE       1
I__307/O                       LocalMux                     330              2306  RISE       1
I__316/I                       ClkMux                         0              2306  RISE       1
I__316/O                       ClkMux                       309              2616  RISE       1
bit_cnt__i1_LC_2_8_1/clk       LogicCell40_SEQ_MODE_1000      0              2616  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : present_state_FSM_i3_LC_2_9_6/lcout
Path End         : bit_cnt__i2_LC_2_8_0/sr
Capture Clock    : bit_cnt__i2_LC_2_8_0/clk
Setup Constraint : 1000000p
Path slack       : 996815p

Capture Clock Arrival Time (SPI_MASTER|CLK:R#2)   1000000
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2616
- Setup Time                                         -204
-----------------------------------------------   ------- 
End-of-path required time (ps)                    1002412

Launch Clock Arrival Time (SPI_MASTER|CLK:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        2616
+ Clock To Q                                      541
+ Data Path Delay                                2440
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    5597
 
Launch Clock Path
pin name                           model name                 delay  cumulative delay  edge  Fanout
---------------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0      PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__291/I                           Odrv12                         0                 0  RISE       1
I__291/O                           Odrv12                       492               492  RISE       1
I__293/I                           Sp12to4                        0               492  RISE       1
I__293/O                           Sp12to4                      429               921  RISE       1
I__295/I                           Span4Mux_v                     0               921  RISE       1
I__295/O                           Span4Mux_v                   352              1273  RISE       1
I__298/I                           Span4Mux_v                     0              1273  RISE       1
I__298/O                           Span4Mux_v                   352              1624  RISE       1
I__302/I                           Span4Mux_v                     0              1624  RISE       1
I__302/O                           Span4Mux_v                   352              1976  RISE       1
I__310/I                           LocalMux                       0              1976  RISE       1
I__310/O                           LocalMux                     330              2306  RISE       1
I__319/I                           ClkMux                         0              2306  RISE       1
I__319/O                           ClkMux                       309              2616  RISE       1
present_state_FSM_i3_LC_2_9_6/clk  LogicCell40_SEQ_MODE_1000      0              2616  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
present_state_FSM_i3_LC_2_9_6/lcout  LogicCell40_SEQ_MODE_1000    541              3157  996519  RISE       5
I__381/I                             LocalMux                       0              3157  996519  RISE       1
I__381/O                             LocalMux                     330              3488  996519  RISE       1
I__384/I                             InMux                          0              3488  996519  RISE       1
I__384/O                             InMux                        260              3748  996519  RISE       1
RST_I_0_3_lut_LC_3_9_3/in1           LogicCell40_SEQ_MODE_0000      0              3748  996519  RISE       1
RST_I_0_3_lut_LC_3_9_3/lcout         LogicCell40_SEQ_MODE_0000    401              4149  996815  RISE       4
I__285/I                             Odrv4                          0              4149  996815  RISE       1
I__285/O                             Odrv4                        352              4500  996815  RISE       1
I__287/I                             Span4Mux_h                     0              4500  996815  RISE       1
I__287/O                             Span4Mux_h                   302              4802  996815  RISE       1
I__289/I                             LocalMux                       0              4802  996815  RISE       1
I__289/O                             LocalMux                     330              5133  996815  RISE       1
I__290/I                             SRMux                          0              5133  996815  RISE       1
I__290/O                             SRMux                        464              5597  996815  RISE       1
bit_cnt__i2_LC_2_8_0/sr              LogicCell40_SEQ_MODE_1000      0              5597  996815  RISE       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__291/I                       Odrv12                         0                 0  RISE       1
I__291/O                       Odrv12                       492               492  RISE       1
I__293/I                       Sp12to4                        0               492  RISE       1
I__293/O                       Sp12to4                      429               921  RISE       1
I__295/I                       Span4Mux_v                     0               921  RISE       1
I__295/O                       Span4Mux_v                   352              1273  RISE       1
I__297/I                       Span4Mux_v                     0              1273  RISE       1
I__297/O                       Span4Mux_v                   352              1624  RISE       1
I__301/I                       Span4Mux_v                     0              1624  RISE       1
I__301/O                       Span4Mux_v                   352              1976  RISE       1
I__307/I                       LocalMux                       0              1976  RISE       1
I__307/O                       LocalMux                     330              2306  RISE       1
I__316/I                       ClkMux                         0              2306  RISE       1
I__316/O                       ClkMux                       309              2616  RISE       1
bit_cnt__i2_LC_2_8_0/clk       LogicCell40_SEQ_MODE_1000      0              2616  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : present_state_FSM_i3_LC_2_9_6/lcout
Path End         : bit_cnt__i0_LC_3_10_1/sr
Capture Clock    : bit_cnt__i0_LC_3_10_1/clk
Setup Constraint : 1000000p
Path slack       : 996977p

Capture Clock Arrival Time (SPI_MASTER|CLK:R#2)   1000000
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2616
- Setup Time                                         -204
-----------------------------------------------   ------- 
End-of-path required time (ps)                    1002412

Launch Clock Arrival Time (SPI_MASTER|CLK:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        2616
+ Clock To Q                                      541
+ Data Path Delay                                2278
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    5435
 
Launch Clock Path
pin name                           model name                 delay  cumulative delay  edge  Fanout
---------------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0      PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__291/I                           Odrv12                         0                 0  RISE       1
I__291/O                           Odrv12                       492               492  RISE       1
I__293/I                           Sp12to4                        0               492  RISE       1
I__293/O                           Sp12to4                      429               921  RISE       1
I__295/I                           Span4Mux_v                     0               921  RISE       1
I__295/O                           Span4Mux_v                   352              1273  RISE       1
I__298/I                           Span4Mux_v                     0              1273  RISE       1
I__298/O                           Span4Mux_v                   352              1624  RISE       1
I__302/I                           Span4Mux_v                     0              1624  RISE       1
I__302/O                           Span4Mux_v                   352              1976  RISE       1
I__310/I                           LocalMux                       0              1976  RISE       1
I__310/O                           LocalMux                     330              2306  RISE       1
I__319/I                           ClkMux                         0              2306  RISE       1
I__319/O                           ClkMux                       309              2616  RISE       1
present_state_FSM_i3_LC_2_9_6/clk  LogicCell40_SEQ_MODE_1000      0              2616  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
present_state_FSM_i3_LC_2_9_6/lcout  LogicCell40_SEQ_MODE_1000    541              3157  996519  RISE       5
I__381/I                             LocalMux                       0              3157  996519  RISE       1
I__381/O                             LocalMux                     330              3488  996519  RISE       1
I__384/I                             InMux                          0              3488  996519  RISE       1
I__384/O                             InMux                        260              3748  996519  RISE       1
RST_I_0_3_lut_LC_3_9_3/in1           LogicCell40_SEQ_MODE_0000      0              3748  996519  RISE       1
RST_I_0_3_lut_LC_3_9_3/lcout         LogicCell40_SEQ_MODE_0000    401              4149  996815  RISE       4
I__284/I                             Odrv12                         0              4149  996977  RISE       1
I__284/O                             Odrv12                       492              4641  996977  RISE       1
I__286/I                             LocalMux                       0              4641  996977  RISE       1
I__286/O                             LocalMux                     330              4971  996977  RISE       1
I__288/I                             SRMux                          0              4971  996977  RISE       1
I__288/O                             SRMux                        464              5435  996977  RISE       1
bit_cnt__i0_LC_3_10_1/sr             LogicCell40_SEQ_MODE_1000      0              5435  996977  RISE       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__291/I                       Odrv12                         0                 0  RISE       1
I__291/O                       Odrv12                       492               492  RISE       1
I__293/I                       Sp12to4                        0               492  RISE       1
I__293/O                       Sp12to4                      429               921  RISE       1
I__295/I                       Span4Mux_v                     0               921  RISE       1
I__295/O                       Span4Mux_v                   352              1273  RISE       1
I__297/I                       Span4Mux_v                     0              1273  RISE       1
I__297/O                       Span4Mux_v                   352              1624  RISE       1
I__301/I                       Span4Mux_v                     0              1624  RISE       1
I__301/O                       Span4Mux_v                   352              1976  RISE       1
I__309/I                       LocalMux                       0              1976  RISE       1
I__309/O                       LocalMux                     330              2306  RISE       1
I__318/I                       ClkMux                         0              2306  RISE       1
I__318/O                       ClkMux                       309              2616  RISE       1
bit_cnt__i0_LC_3_10_1/clk      LogicCell40_SEQ_MODE_1000      0              2616  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : present_state_FSM_i3_LC_2_9_6/lcout
Path End         : spi_clk_79_LC_3_10_0/sr
Capture Clock    : spi_clk_79_LC_3_10_0/clk
Setup Constraint : 1000000p
Path slack       : 996977p

Capture Clock Arrival Time (SPI_MASTER|CLK:R#2)   1000000
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2616
- Setup Time                                         -204
-----------------------------------------------   ------- 
End-of-path required time (ps)                    1002412

Launch Clock Arrival Time (SPI_MASTER|CLK:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        2616
+ Clock To Q                                      541
+ Data Path Delay                                2278
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    5435
 
Launch Clock Path
pin name                           model name                 delay  cumulative delay  edge  Fanout
---------------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0      PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__291/I                           Odrv12                         0                 0  RISE       1
I__291/O                           Odrv12                       492               492  RISE       1
I__293/I                           Sp12to4                        0               492  RISE       1
I__293/O                           Sp12to4                      429               921  RISE       1
I__295/I                           Span4Mux_v                     0               921  RISE       1
I__295/O                           Span4Mux_v                   352              1273  RISE       1
I__298/I                           Span4Mux_v                     0              1273  RISE       1
I__298/O                           Span4Mux_v                   352              1624  RISE       1
I__302/I                           Span4Mux_v                     0              1624  RISE       1
I__302/O                           Span4Mux_v                   352              1976  RISE       1
I__310/I                           LocalMux                       0              1976  RISE       1
I__310/O                           LocalMux                     330              2306  RISE       1
I__319/I                           ClkMux                         0              2306  RISE       1
I__319/O                           ClkMux                       309              2616  RISE       1
present_state_FSM_i3_LC_2_9_6/clk  LogicCell40_SEQ_MODE_1000      0              2616  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
present_state_FSM_i3_LC_2_9_6/lcout  LogicCell40_SEQ_MODE_1000    541              3157  996519  RISE       5
I__381/I                             LocalMux                       0              3157  996519  RISE       1
I__381/O                             LocalMux                     330              3488  996519  RISE       1
I__384/I                             InMux                          0              3488  996519  RISE       1
I__384/O                             InMux                        260              3748  996519  RISE       1
RST_I_0_3_lut_LC_3_9_3/in1           LogicCell40_SEQ_MODE_0000      0              3748  996519  RISE       1
RST_I_0_3_lut_LC_3_9_3/lcout         LogicCell40_SEQ_MODE_0000    401              4149  996815  RISE       4
I__284/I                             Odrv12                         0              4149  996977  RISE       1
I__284/O                             Odrv12                       492              4641  996977  RISE       1
I__286/I                             LocalMux                       0              4641  996977  RISE       1
I__286/O                             LocalMux                     330              4971  996977  RISE       1
I__288/I                             SRMux                          0              4971  996977  RISE       1
I__288/O                             SRMux                        464              5435  996977  RISE       1
spi_clk_79_LC_3_10_0/sr              LogicCell40_SEQ_MODE_1000      0              5435  996977  RISE       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__291/I                       Odrv12                         0                 0  RISE       1
I__291/O                       Odrv12                       492               492  RISE       1
I__293/I                       Sp12to4                        0               492  RISE       1
I__293/O                       Sp12to4                      429               921  RISE       1
I__295/I                       Span4Mux_v                     0               921  RISE       1
I__295/O                       Span4Mux_v                   352              1273  RISE       1
I__297/I                       Span4Mux_v                     0              1273  RISE       1
I__297/O                       Span4Mux_v                   352              1624  RISE       1
I__301/I                       Span4Mux_v                     0              1624  RISE       1
I__301/O                       Span4Mux_v                   352              1976  RISE       1
I__309/I                       LocalMux                       0              1976  RISE       1
I__309/O                       LocalMux                     330              2306  RISE       1
I__318/I                       ClkMux                         0              2306  RISE       1
I__318/O                       ClkMux                       309              2616  RISE       1
spi_clk_79_LC_3_10_0/clk       LogicCell40_SEQ_MODE_1000      0              2616  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sys_clk_cnt_212__i0_LC_3_9_5/lcout
Path End         : present_state_FSM_i3_LC_2_9_6/in0
Capture Clock    : present_state_FSM_i3_LC_2_9_6/clk
Setup Constraint : 1000000p
Path slack       : 997005p

Capture Clock Arrival Time (SPI_MASTER|CLK:R#2)   1000000
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2616
- Setup Time                                         -471
-----------------------------------------------   ------- 
End-of-path required time (ps)                    1002145

Launch Clock Arrival Time (SPI_MASTER|CLK:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        2616
+ Clock To Q                                      541
+ Data Path Delay                                1983
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    5140
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0     PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__291/I                          Odrv12                         0                 0  RISE       1
I__291/O                          Odrv12                       492               492  RISE       1
I__293/I                          Sp12to4                        0               492  RISE       1
I__293/O                          Sp12to4                      429               921  RISE       1
I__295/I                          Span4Mux_v                     0               921  RISE       1
I__295/O                          Span4Mux_v                   352              1273  RISE       1
I__298/I                          Span4Mux_v                     0              1273  RISE       1
I__298/O                          Span4Mux_v                   352              1624  RISE       1
I__302/I                          Span4Mux_v                     0              1624  RISE       1
I__302/O                          Span4Mux_v                   352              1976  RISE       1
I__311/I                          LocalMux                       0              1976  RISE       1
I__311/O                          LocalMux                     330              2306  RISE       1
I__320/I                          ClkMux                         0              2306  RISE       1
I__320/O                          ClkMux                       309              2616  RISE       1
sys_clk_cnt_212__i0_LC_3_9_5/clk  LogicCell40_SEQ_MODE_1000      0              2616  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
sys_clk_cnt_212__i0_LC_3_9_5/lcout  LogicCell40_SEQ_MODE_1000    541              3157  995837  RISE       5
I__367/I                            LocalMux                       0              3157  995837  RISE       1
I__367/O                            LocalMux                     330              3488  995837  RISE       1
I__371/I                            InMux                          0              3488  995837  RISE       1
I__371/O                            InMux                        260              3748  995837  RISE       1
i2_3_lut_adj_4_LC_2_9_1/in0         LogicCell40_SEQ_MODE_0000      0              3748  995837  RISE       1
i2_3_lut_adj_4_LC_2_9_1/lcout       LogicCell40_SEQ_MODE_0000    450              4198  995837  RISE      10
I__346/I                            Odrv4                          0              4198  996168  RISE       1
I__346/O                            Odrv4                        352              4549  996168  RISE       1
I__354/I                            LocalMux                       0              4549  996168  RISE       1
I__354/O                            LocalMux                     330              4880  996168  RISE       1
I__359/I                            InMux                          0              4880  997005  RISE       1
I__359/O                            InMux                        260              5140  997005  RISE       1
present_state_FSM_i3_LC_2_9_6/in0   LogicCell40_SEQ_MODE_1000      0              5140  997005  RISE       1

Capture Clock Path
pin name                           model name                 delay  cumulative delay  edge  Fanout
---------------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0      PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__291/I                           Odrv12                         0                 0  RISE       1
I__291/O                           Odrv12                       492               492  RISE       1
I__293/I                           Sp12to4                        0               492  RISE       1
I__293/O                           Sp12to4                      429               921  RISE       1
I__295/I                           Span4Mux_v                     0               921  RISE       1
I__295/O                           Span4Mux_v                   352              1273  RISE       1
I__298/I                           Span4Mux_v                     0              1273  RISE       1
I__298/O                           Span4Mux_v                   352              1624  RISE       1
I__302/I                           Span4Mux_v                     0              1624  RISE       1
I__302/O                           Span4Mux_v                   352              1976  RISE       1
I__310/I                           LocalMux                       0              1976  RISE       1
I__310/O                           LocalMux                     330              2306  RISE       1
I__319/I                           ClkMux                         0              2306  RISE       1
I__319/O                           ClkMux                       309              2616  RISE       1
present_state_FSM_i3_LC_2_9_6/clk  LogicCell40_SEQ_MODE_1000      0              2616  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : bit_cnt__i2_LC_2_8_0/lcout
Path End         : present_state_FSM_i4_LC_2_10_2/in0
Capture Clock    : present_state_FSM_i4_LC_2_10_2/clk
Setup Constraint : 1000000p
Path slack       : 997054p

Capture Clock Arrival Time (SPI_MASTER|CLK:R#2)   1000000
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2616
- Setup Time                                         -471
-----------------------------------------------   ------- 
End-of-path required time (ps)                    1002145

Launch Clock Arrival Time (SPI_MASTER|CLK:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        2616
+ Clock To Q                                      541
+ Data Path Delay                                1934
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    5091
 
Launch Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__291/I                       Odrv12                         0                 0  RISE       1
I__291/O                       Odrv12                       492               492  RISE       1
I__293/I                       Sp12to4                        0               492  RISE       1
I__293/O                       Sp12to4                      429               921  RISE       1
I__295/I                       Span4Mux_v                     0               921  RISE       1
I__295/O                       Span4Mux_v                   352              1273  RISE       1
I__297/I                       Span4Mux_v                     0              1273  RISE       1
I__297/O                       Span4Mux_v                   352              1624  RISE       1
I__301/I                       Span4Mux_v                     0              1624  RISE       1
I__301/O                       Span4Mux_v                   352              1976  RISE       1
I__307/I                       LocalMux                       0              1976  RISE       1
I__307/O                       LocalMux                     330              2306  RISE       1
I__316/I                       ClkMux                         0              2306  RISE       1
I__316/O                       ClkMux                       309              2616  RISE       1
bit_cnt__i2_LC_2_8_0/clk       LogicCell40_SEQ_MODE_1000      0              2616  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
bit_cnt__i2_LC_2_8_0/lcout          LogicCell40_SEQ_MODE_1000    541              3157  997054  RISE       2
I__279/I                            Odrv4                          0              3157  997054  RISE       1
I__279/O                            Odrv4                        352              3509  997054  RISE       1
I__281/I                            LocalMux                       0              3509  997054  RISE       1
I__281/O                            LocalMux                     330              3839  997054  RISE       1
I__283/I                            InMux                          0              3839  997054  RISE       1
I__283/O                            InMux                        260              4099  997054  RISE       1
i2_3_lut_adj_3_LC_2_9_3/in1         LogicCell40_SEQ_MODE_0000      0              4099  997054  RISE       1
i2_3_lut_adj_3_LC_2_9_3/lcout       LogicCell40_SEQ_MODE_0000    401              4500  997054  RISE       2
I__251/I                            LocalMux                       0              4500  997054  RISE       1
I__251/O                            LocalMux                     330              4831  997054  RISE       1
I__252/I                            InMux                          0              4831  997054  RISE       1
I__252/O                            InMux                        260              5091  997054  RISE       1
present_state_FSM_i4_LC_2_10_2/in0  LogicCell40_SEQ_MODE_1000      0              5091  997054  RISE       1

Capture Clock Path
pin name                            model name                 delay  cumulative delay  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0       PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__291/I                            Odrv12                         0                 0  RISE       1
I__291/O                            Odrv12                       492               492  RISE       1
I__293/I                            Sp12to4                        0               492  RISE       1
I__293/O                            Sp12to4                      429               921  RISE       1
I__295/I                            Span4Mux_v                     0               921  RISE       1
I__295/O                            Span4Mux_v                   352              1273  RISE       1
I__297/I                            Span4Mux_v                     0              1273  RISE       1
I__297/O                            Span4Mux_v                   352              1624  RISE       1
I__301/I                            Span4Mux_v                     0              1624  RISE       1
I__301/O                            Span4Mux_v                   352              1976  RISE       1
I__308/I                            LocalMux                       0              1976  RISE       1
I__308/O                            LocalMux                     330              2306  RISE       1
I__317/I                            ClkMux                         0              2306  RISE       1
I__317/O                            ClkMux                       309              2616  RISE       1
present_state_FSM_i4_LC_2_10_2/clk  LogicCell40_SEQ_MODE_1000      0              2616  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : bit_cnt__i2_LC_2_8_0/lcout
Path End         : present_state_FSM_i2_LC_2_10_0/in2
Capture Clock    : present_state_FSM_i2_LC_2_10_0/clk
Setup Constraint : 1000000p
Path slack       : 997152p

Capture Clock Arrival Time (SPI_MASTER|CLK:R#2)   1000000
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2616
- Setup Time                                         -373
-----------------------------------------------   ------- 
End-of-path required time (ps)                    1002243

Launch Clock Arrival Time (SPI_MASTER|CLK:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        2616
+ Clock To Q                                      541
+ Data Path Delay                                1934
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    5091
 
Launch Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__291/I                       Odrv12                         0                 0  RISE       1
I__291/O                       Odrv12                       492               492  RISE       1
I__293/I                       Sp12to4                        0               492  RISE       1
I__293/O                       Sp12to4                      429               921  RISE       1
I__295/I                       Span4Mux_v                     0               921  RISE       1
I__295/O                       Span4Mux_v                   352              1273  RISE       1
I__297/I                       Span4Mux_v                     0              1273  RISE       1
I__297/O                       Span4Mux_v                   352              1624  RISE       1
I__301/I                       Span4Mux_v                     0              1624  RISE       1
I__301/O                       Span4Mux_v                   352              1976  RISE       1
I__307/I                       LocalMux                       0              1976  RISE       1
I__307/O                       LocalMux                     330              2306  RISE       1
I__316/I                       ClkMux                         0              2306  RISE       1
I__316/O                       ClkMux                       309              2616  RISE       1
bit_cnt__i2_LC_2_8_0/clk       LogicCell40_SEQ_MODE_1000      0              2616  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
bit_cnt__i2_LC_2_8_0/lcout          LogicCell40_SEQ_MODE_1000    541              3157  997054  RISE       2
I__279/I                            Odrv4                          0              3157  997054  RISE       1
I__279/O                            Odrv4                        352              3509  997054  RISE       1
I__281/I                            LocalMux                       0              3509  997054  RISE       1
I__281/O                            LocalMux                     330              3839  997054  RISE       1
I__283/I                            InMux                          0              3839  997054  RISE       1
I__283/O                            InMux                        260              4099  997054  RISE       1
i2_3_lut_adj_3_LC_2_9_3/in1         LogicCell40_SEQ_MODE_0000      0              4099  997054  RISE       1
i2_3_lut_adj_3_LC_2_9_3/lcout       LogicCell40_SEQ_MODE_0000    401              4500  997054  RISE       2
I__251/I                            LocalMux                       0              4500  997054  RISE       1
I__251/O                            LocalMux                     330              4831  997054  RISE       1
I__253/I                            InMux                          0              4831  997152  RISE       1
I__253/O                            InMux                        260              5091  997152  RISE       1
I__254/I                            CascadeMux                     0              5091  997152  RISE       1
I__254/O                            CascadeMux                     0              5091  997152  RISE       1
present_state_FSM_i2_LC_2_10_0/in2  LogicCell40_SEQ_MODE_1000      0              5091  997152  RISE       1

Capture Clock Path
pin name                            model name                 delay  cumulative delay  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0       PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__291/I                            Odrv12                         0                 0  RISE       1
I__291/O                            Odrv12                       492               492  RISE       1
I__293/I                            Sp12to4                        0               492  RISE       1
I__293/O                            Sp12to4                      429               921  RISE       1
I__295/I                            Span4Mux_v                     0               921  RISE       1
I__295/O                            Span4Mux_v                   352              1273  RISE       1
I__297/I                            Span4Mux_v                     0              1273  RISE       1
I__297/O                            Span4Mux_v                   352              1624  RISE       1
I__301/I                            Span4Mux_v                     0              1624  RISE       1
I__301/O                            Span4Mux_v                   352              1976  RISE       1
I__308/I                            LocalMux                       0              1976  RISE       1
I__308/O                            LocalMux                     330              2306  RISE       1
I__317/I                            ClkMux                         0              2306  RISE       1
I__317/O                            ClkMux                       309              2616  RISE       1
present_state_FSM_i2_LC_2_10_0/clk  LogicCell40_SEQ_MODE_1000      0              2616  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : present_state_FSM_i1_LC_2_10_4/lcout
Path End         : din_last_reg_n_81_LC_1_11_0/ce
Capture Clock    : din_last_reg_n_81_LC_1_11_0/clk
Setup Constraint : 1000000p
Path slack       : 997279p

Capture Clock Arrival Time (SPI_MASTER|CLK:R#2)   1000000
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2967
- Setup Time                                            0
-----------------------------------------------   ------- 
End-of-path required time (ps)                    1002967

Launch Clock Arrival Time (SPI_MASTER|CLK:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        2616
+ Clock To Q                                      541
+ Data Path Delay                                2531
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    5688
 
Launch Clock Path
pin name                            model name                 delay  cumulative delay  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0       PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__291/I                            Odrv12                         0                 0  RISE       1
I__291/O                            Odrv12                       492               492  RISE       1
I__293/I                            Sp12to4                        0               492  RISE       1
I__293/O                            Sp12to4                      429               921  RISE       1
I__295/I                            Span4Mux_v                     0               921  RISE       1
I__295/O                            Span4Mux_v                   352              1273  RISE       1
I__297/I                            Span4Mux_v                     0              1273  RISE       1
I__297/O                            Span4Mux_v                   352              1624  RISE       1
I__301/I                            Span4Mux_v                     0              1624  RISE       1
I__301/O                            Span4Mux_v                   352              1976  RISE       1
I__308/I                            LocalMux                       0              1976  RISE       1
I__308/O                            LocalMux                     330              2306  RISE       1
I__317/I                            ClkMux                         0              2306  RISE       1
I__317/O                            ClkMux                       309              2616  RISE       1
present_state_FSM_i1_LC_2_10_4/clk  LogicCell40_SEQ_MODE_1001      0              2616  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
present_state_FSM_i1_LC_2_10_4/lcout  LogicCell40_SEQ_MODE_1001    541              3157  996829  RISE       5
I__213/I                              LocalMux                       0              3157  997279  RISE       1
I__213/O                              LocalMux                     330              3488  997279  RISE       1
I__216/I                              InMux                          0              3488  997279  RISE       1
I__216/O                              InMux                        260              3748  997279  RISE       1
READY_I_0_2_lut_LC_2_10_5/in3         LogicCell40_SEQ_MODE_0000      0              3748  997279  RISE       1
READY_I_0_2_lut_LC_2_10_5/ltout       LogicCell40_SEQ_MODE_0000    274              4022  997279  FALL       1
I__428/I                              CascadeMux                     0              4022  997279  FALL       1
I__428/O                              CascadeMux                     0              4022  997279  FALL       1
i1_2_lut_adj_2_LC_2_10_6/in2          LogicCell40_SEQ_MODE_0000      0              4022  997279  FALL       1
i1_2_lut_adj_2_LC_2_10_6/lcout        LogicCell40_SEQ_MODE_0000    380              4402  997279  RISE       1
I__425/I                              Odrv4                          0              4402  997279  RISE       1
I__425/O                              Odrv4                        352              4753  997279  RISE       1
I__426/I                              LocalMux                       0              4753  997279  RISE       1
I__426/O                              LocalMux                     330              5084  997279  RISE       1
I__427/I                              CEMux                          0              5084  997279  RISE       1
I__427/O                              CEMux                        605              5688  997279  RISE       1
din_last_reg_n_81_LC_1_11_0/ce        LogicCell40_SEQ_MODE_1000      0              5688  997279  RISE       1

Capture Clock Path
pin name                         model name                 delay  cumulative delay  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0    PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__291/I                         Odrv12                         0                 0  RISE       1
I__291/O                         Odrv12                       492               492  RISE       1
I__292/I                         Sp12to4                        0               492  RISE       1
I__292/O                         Sp12to4                      429               921  RISE       1
I__294/I                         Span4Mux_v                     0               921  RISE       1
I__294/O                         Span4Mux_v                   352              1273  RISE       1
I__296/I                         Span4Mux_v                     0              1273  RISE       1
I__296/O                         Span4Mux_v                   352              1624  RISE       1
I__299/I                         Span4Mux_v                     0              1624  RISE       1
I__299/O                         Span4Mux_v                   352              1976  RISE       1
I__305/I                         Span4Mux_v                     0              1976  RISE       1
I__305/O                         Span4Mux_v                   352              2327  RISE       1
I__314/I                         LocalMux                       0              2327  RISE       1
I__314/O                         LocalMux                     330              2658  RISE       1
I__321/I                         ClkMux                         0              2658  RISE       1
I__321/O                         ClkMux                       309              2967  RISE       1
din_last_reg_n_81_LC_1_11_0/clk  LogicCell40_SEQ_MODE_1000      0              2967  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sys_clk_cnt_212__i0_LC_3_9_5/lcout
Path End         : present_state_FSM_i5_LC_1_9_1/in0
Capture Clock    : present_state_FSM_i5_LC_1_9_1/clk
Setup Constraint : 1000000p
Path slack       : 997357p

Capture Clock Arrival Time (SPI_MASTER|CLK:R#2)   1000000
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2616
- Setup Time                                         -471
-----------------------------------------------   ------- 
End-of-path required time (ps)                    1002145

Launch Clock Arrival Time (SPI_MASTER|CLK:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        2616
+ Clock To Q                                      541
+ Data Path Delay                                1631
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    4788
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0     PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__291/I                          Odrv12                         0                 0  RISE       1
I__291/O                          Odrv12                       492               492  RISE       1
I__293/I                          Sp12to4                        0               492  RISE       1
I__293/O                          Sp12to4                      429               921  RISE       1
I__295/I                          Span4Mux_v                     0               921  RISE       1
I__295/O                          Span4Mux_v                   352              1273  RISE       1
I__298/I                          Span4Mux_v                     0              1273  RISE       1
I__298/O                          Span4Mux_v                   352              1624  RISE       1
I__302/I                          Span4Mux_v                     0              1624  RISE       1
I__302/O                          Span4Mux_v                   352              1976  RISE       1
I__311/I                          LocalMux                       0              1976  RISE       1
I__311/O                          LocalMux                     330              2306  RISE       1
I__320/I                          ClkMux                         0              2306  RISE       1
I__320/O                          ClkMux                       309              2616  RISE       1
sys_clk_cnt_212__i0_LC_3_9_5/clk  LogicCell40_SEQ_MODE_1000      0              2616  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
sys_clk_cnt_212__i0_LC_3_9_5/lcout  LogicCell40_SEQ_MODE_1000    541              3157  995837  RISE       5
I__367/I                            LocalMux                       0              3157  995837  RISE       1
I__367/O                            LocalMux                     330              3488  995837  RISE       1
I__371/I                            InMux                          0              3488  995837  RISE       1
I__371/O                            InMux                        260              3748  995837  RISE       1
i2_3_lut_adj_4_LC_2_9_1/in0         LogicCell40_SEQ_MODE_0000      0              3748  995837  RISE       1
i2_3_lut_adj_4_LC_2_9_1/lcout       LogicCell40_SEQ_MODE_0000    450              4198  995837  RISE      10
I__345/I                            LocalMux                       0              4198  995922  RISE       1
I__345/O                            LocalMux                     330              4528  995922  RISE       1
I__351/I                            InMux                          0              4528  997356  RISE       1
I__351/O                            InMux                        260              4788  997356  RISE       1
present_state_FSM_i5_LC_1_9_1/in0   LogicCell40_SEQ_MODE_1000      0              4788  997356  RISE       1

Capture Clock Path
pin name                           model name                 delay  cumulative delay  edge  Fanout
---------------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0      PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__291/I                           Odrv12                         0                 0  RISE       1
I__291/O                           Odrv12                       492               492  RISE       1
I__292/I                           Sp12to4                        0               492  RISE       1
I__292/O                           Sp12to4                      429               921  RISE       1
I__294/I                           Span4Mux_v                     0               921  RISE       1
I__294/O                           Span4Mux_v                   352              1273  RISE       1
I__296/I                           Span4Mux_v                     0              1273  RISE       1
I__296/O                           Span4Mux_v                   352              1624  RISE       1
I__300/I                           Span4Mux_v                     0              1624  RISE       1
I__300/O                           Span4Mux_v                   352              1976  RISE       1
I__306/I                           LocalMux                       0              1976  RISE       1
I__306/O                           LocalMux                     330              2306  RISE       1
I__315/I                           ClkMux                         0              2306  RISE       1
I__315/O                           ClkMux                       309              2616  RISE       1
present_state_FSM_i5_LC_1_9_1/clk  LogicCell40_SEQ_MODE_1000      0              2616  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sys_clk_cnt_212__i0_LC_3_9_5/lcout
Path End         : present_state_FSM_i4_LC_2_10_2/in1
Capture Clock    : present_state_FSM_i4_LC_2_10_2/clk
Setup Constraint : 1000000p
Path slack       : 997427p

Capture Clock Arrival Time (SPI_MASTER|CLK:R#2)   1000000
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2616
- Setup Time                                         -401
-----------------------------------------------   ------- 
End-of-path required time (ps)                    1002215

Launch Clock Arrival Time (SPI_MASTER|CLK:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        2616
+ Clock To Q                                      541
+ Data Path Delay                                1631
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    4788
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0     PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__291/I                          Odrv12                         0                 0  RISE       1
I__291/O                          Odrv12                       492               492  RISE       1
I__293/I                          Sp12to4                        0               492  RISE       1
I__293/O                          Sp12to4                      429               921  RISE       1
I__295/I                          Span4Mux_v                     0               921  RISE       1
I__295/O                          Span4Mux_v                   352              1273  RISE       1
I__298/I                          Span4Mux_v                     0              1273  RISE       1
I__298/O                          Span4Mux_v                   352              1624  RISE       1
I__302/I                          Span4Mux_v                     0              1624  RISE       1
I__302/O                          Span4Mux_v                   352              1976  RISE       1
I__311/I                          LocalMux                       0              1976  RISE       1
I__311/O                          LocalMux                     330              2306  RISE       1
I__320/I                          ClkMux                         0              2306  RISE       1
I__320/O                          ClkMux                       309              2616  RISE       1
sys_clk_cnt_212__i0_LC_3_9_5/clk  LogicCell40_SEQ_MODE_1000      0              2616  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
sys_clk_cnt_212__i0_LC_3_9_5/lcout  LogicCell40_SEQ_MODE_1000    541              3157  995837  RISE       5
I__367/I                            LocalMux                       0              3157  995837  RISE       1
I__367/O                            LocalMux                     330              3488  995837  RISE       1
I__371/I                            InMux                          0              3488  995837  RISE       1
I__371/O                            InMux                        260              3748  995837  RISE       1
i2_3_lut_adj_4_LC_2_9_1/in0         LogicCell40_SEQ_MODE_0000      0              3748  995837  RISE       1
i2_3_lut_adj_4_LC_2_9_1/lcout       LogicCell40_SEQ_MODE_0000    450              4198  995837  RISE      10
I__347/I                            LocalMux                       0              4198  997427  RISE       1
I__347/O                            LocalMux                     330              4528  997427  RISE       1
I__355/I                            InMux                          0              4528  997427  RISE       1
I__355/O                            InMux                        260              4788  997427  RISE       1
present_state_FSM_i4_LC_2_10_2/in1  LogicCell40_SEQ_MODE_1000      0              4788  997427  RISE       1

Capture Clock Path
pin name                            model name                 delay  cumulative delay  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0       PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__291/I                            Odrv12                         0                 0  RISE       1
I__291/O                            Odrv12                       492               492  RISE       1
I__293/I                            Sp12to4                        0               492  RISE       1
I__293/O                            Sp12to4                      429               921  RISE       1
I__295/I                            Span4Mux_v                     0               921  RISE       1
I__295/O                            Span4Mux_v                   352              1273  RISE       1
I__297/I                            Span4Mux_v                     0              1273  RISE       1
I__297/O                            Span4Mux_v                   352              1624  RISE       1
I__301/I                            Span4Mux_v                     0              1624  RISE       1
I__301/O                            Span4Mux_v                   352              1976  RISE       1
I__308/I                            LocalMux                       0              1976  RISE       1
I__308/O                            LocalMux                     330              2306  RISE       1
I__317/I                            ClkMux                         0              2306  RISE       1
I__317/O                            ClkMux                       309              2616  RISE       1
present_state_FSM_i4_LC_2_10_2/clk  LogicCell40_SEQ_MODE_1000      0              2616  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : present_state_FSM_i1_LC_2_10_4/lcout
Path End         : present_state_FSM_i2_LC_2_10_0/in0
Capture Clock    : present_state_FSM_i2_LC_2_10_0/clk
Setup Constraint : 1000000p
Path slack       : 997490p

Capture Clock Arrival Time (SPI_MASTER|CLK:R#2)   1000000
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2616
- Setup Time                                         -471
-----------------------------------------------   ------- 
End-of-path required time (ps)                    1002145

Launch Clock Arrival Time (SPI_MASTER|CLK:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        2616
+ Clock To Q                                      541
+ Data Path Delay                                1498
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    4655
 
Launch Clock Path
pin name                            model name                 delay  cumulative delay  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0       PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__291/I                            Odrv12                         0                 0  RISE       1
I__291/O                            Odrv12                       492               492  RISE       1
I__293/I                            Sp12to4                        0               492  RISE       1
I__293/O                            Sp12to4                      429               921  RISE       1
I__295/I                            Span4Mux_v                     0               921  RISE       1
I__295/O                            Span4Mux_v                   352              1273  RISE       1
I__297/I                            Span4Mux_v                     0              1273  RISE       1
I__297/O                            Span4Mux_v                   352              1624  RISE       1
I__301/I                            Span4Mux_v                     0              1624  RISE       1
I__301/O                            Span4Mux_v                   352              1976  RISE       1
I__308/I                            LocalMux                       0              1976  RISE       1
I__308/O                            LocalMux                     330              2306  RISE       1
I__317/I                            ClkMux                         0              2306  RISE       1
I__317/O                            ClkMux                       309              2616  RISE       1
present_state_FSM_i1_LC_2_10_4/clk  LogicCell40_SEQ_MODE_1001      0              2616  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
present_state_FSM_i1_LC_2_10_4/lcout  LogicCell40_SEQ_MODE_1001    541              3157  996829  RISE       5
I__213/I                              LocalMux                       0              3157  997279  RISE       1
I__213/O                              LocalMux                     330              3488  997279  RISE       1
I__216/I                              InMux                          0              3488  997279  RISE       1
I__216/O                              InMux                        260              3748  997279  RISE       1
READY_I_0_2_lut_LC_2_10_5/in3         LogicCell40_SEQ_MODE_0000      0              3748  997279  RISE       1
READY_I_0_2_lut_LC_2_10_5/lcout       LogicCell40_SEQ_MODE_0000    316              4064  997490  RISE       9
I__202/I                              LocalMux                       0              4064  997490  RISE       1
I__202/O                              LocalMux                     330              4395  997490  RISE       1
I__204/I                              InMux                          0              4395  997490  RISE       1
I__204/O                              InMux                        260              4655  997490  RISE       1
present_state_FSM_i2_LC_2_10_0/in0    LogicCell40_SEQ_MODE_1000      0              4655  997490  RISE       1

Capture Clock Path
pin name                            model name                 delay  cumulative delay  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0       PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__291/I                            Odrv12                         0                 0  RISE       1
I__291/O                            Odrv12                       492               492  RISE       1
I__293/I                            Sp12to4                        0               492  RISE       1
I__293/O                            Sp12to4                      429               921  RISE       1
I__295/I                            Span4Mux_v                     0               921  RISE       1
I__295/O                            Span4Mux_v                   352              1273  RISE       1
I__297/I                            Span4Mux_v                     0              1273  RISE       1
I__297/O                            Span4Mux_v                   352              1624  RISE       1
I__301/I                            Span4Mux_v                     0              1624  RISE       1
I__301/O                            Span4Mux_v                   352              1976  RISE       1
I__308/I                            LocalMux                       0              1976  RISE       1
I__308/O                            LocalMux                     330              2306  RISE       1
I__317/I                            ClkMux                         0              2306  RISE       1
I__317/O                            ClkMux                       309              2616  RISE       1
present_state_FSM_i2_LC_2_10_0/clk  LogicCell40_SEQ_MODE_1000      0              2616  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : present_state_FSM_i1_LC_2_10_4/lcout
Path End         : shreg_i1_LC_1_10_1/in0
Capture Clock    : shreg_i1_LC_1_10_1/clk
Setup Constraint : 1000000p
Path slack       : 997490p

Capture Clock Arrival Time (SPI_MASTER|CLK:R#2)   1000000
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2616
- Setup Time                                         -471
-----------------------------------------------   ------- 
End-of-path required time (ps)                    1002145

Launch Clock Arrival Time (SPI_MASTER|CLK:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        2616
+ Clock To Q                                      541
+ Data Path Delay                                1498
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    4655
 
Launch Clock Path
pin name                            model name                 delay  cumulative delay  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0       PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__291/I                            Odrv12                         0                 0  RISE       1
I__291/O                            Odrv12                       492               492  RISE       1
I__293/I                            Sp12to4                        0               492  RISE       1
I__293/O                            Sp12to4                      429               921  RISE       1
I__295/I                            Span4Mux_v                     0               921  RISE       1
I__295/O                            Span4Mux_v                   352              1273  RISE       1
I__297/I                            Span4Mux_v                     0              1273  RISE       1
I__297/O                            Span4Mux_v                   352              1624  RISE       1
I__301/I                            Span4Mux_v                     0              1624  RISE       1
I__301/O                            Span4Mux_v                   352              1976  RISE       1
I__308/I                            LocalMux                       0              1976  RISE       1
I__308/O                            LocalMux                     330              2306  RISE       1
I__317/I                            ClkMux                         0              2306  RISE       1
I__317/O                            ClkMux                       309              2616  RISE       1
present_state_FSM_i1_LC_2_10_4/clk  LogicCell40_SEQ_MODE_1001      0              2616  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
present_state_FSM_i1_LC_2_10_4/lcout  LogicCell40_SEQ_MODE_1001    541              3157  996829  RISE       5
I__213/I                              LocalMux                       0              3157  997279  RISE       1
I__213/O                              LocalMux                     330              3488  997279  RISE       1
I__216/I                              InMux                          0              3488  997279  RISE       1
I__216/O                              InMux                        260              3748  997279  RISE       1
READY_I_0_2_lut_LC_2_10_5/in3         LogicCell40_SEQ_MODE_0000      0              3748  997279  RISE       1
READY_I_0_2_lut_LC_2_10_5/lcout       LogicCell40_SEQ_MODE_0000    316              4064  997490  RISE       9
I__203/I                              LocalMux                       0              4064  997490  RISE       1
I__203/O                              LocalMux                     330              4395  997490  RISE       1
I__206/I                              InMux                          0              4395  997490  RISE       1
I__206/O                              InMux                        260              4655  997490  RISE       1
shreg_i1_LC_1_10_1/in0                LogicCell40_SEQ_MODE_1000      0              4655  997490  RISE       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__291/I                       Odrv12                         0                 0  RISE       1
I__291/O                       Odrv12                       492               492  RISE       1
I__292/I                       Sp12to4                        0               492  RISE       1
I__292/O                       Sp12to4                      429               921  RISE       1
I__294/I                       Span4Mux_v                     0               921  RISE       1
I__294/O                       Span4Mux_v                   352              1273  RISE       1
I__296/I                       Span4Mux_v                     0              1273  RISE       1
I__296/O                       Span4Mux_v                   352              1624  RISE       1
I__299/I                       Span4Mux_v                     0              1624  RISE       1
I__299/O                       Span4Mux_v                   352              1976  RISE       1
I__304/I                       LocalMux                       0              1976  RISE       1
I__304/O                       LocalMux                     330              2306  RISE       1
I__313/I                       ClkMux                         0              2306  RISE       1
I__313/O                       ClkMux                       309              2616  RISE       1
shreg_i1_LC_1_10_1/clk         LogicCell40_SEQ_MODE_1000      0              2616  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : present_state_FSM_i1_LC_2_10_4/lcout
Path End         : shreg_i3_LC_1_10_3/in0
Capture Clock    : shreg_i3_LC_1_10_3/clk
Setup Constraint : 1000000p
Path slack       : 997490p

Capture Clock Arrival Time (SPI_MASTER|CLK:R#2)   1000000
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2616
- Setup Time                                         -471
-----------------------------------------------   ------- 
End-of-path required time (ps)                    1002145

Launch Clock Arrival Time (SPI_MASTER|CLK:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        2616
+ Clock To Q                                      541
+ Data Path Delay                                1498
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    4655
 
Launch Clock Path
pin name                            model name                 delay  cumulative delay  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0       PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__291/I                            Odrv12                         0                 0  RISE       1
I__291/O                            Odrv12                       492               492  RISE       1
I__293/I                            Sp12to4                        0               492  RISE       1
I__293/O                            Sp12to4                      429               921  RISE       1
I__295/I                            Span4Mux_v                     0               921  RISE       1
I__295/O                            Span4Mux_v                   352              1273  RISE       1
I__297/I                            Span4Mux_v                     0              1273  RISE       1
I__297/O                            Span4Mux_v                   352              1624  RISE       1
I__301/I                            Span4Mux_v                     0              1624  RISE       1
I__301/O                            Span4Mux_v                   352              1976  RISE       1
I__308/I                            LocalMux                       0              1976  RISE       1
I__308/O                            LocalMux                     330              2306  RISE       1
I__317/I                            ClkMux                         0              2306  RISE       1
I__317/O                            ClkMux                       309              2616  RISE       1
present_state_FSM_i1_LC_2_10_4/clk  LogicCell40_SEQ_MODE_1001      0              2616  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
present_state_FSM_i1_LC_2_10_4/lcout  LogicCell40_SEQ_MODE_1001    541              3157  996829  RISE       5
I__213/I                              LocalMux                       0              3157  997279  RISE       1
I__213/O                              LocalMux                     330              3488  997279  RISE       1
I__216/I                              InMux                          0              3488  997279  RISE       1
I__216/O                              InMux                        260              3748  997279  RISE       1
READY_I_0_2_lut_LC_2_10_5/in3         LogicCell40_SEQ_MODE_0000      0              3748  997279  RISE       1
READY_I_0_2_lut_LC_2_10_5/lcout       LogicCell40_SEQ_MODE_0000    316              4064  997490  RISE       9
I__203/I                              LocalMux                       0              4064  997490  RISE       1
I__203/O                              LocalMux                     330              4395  997490  RISE       1
I__208/I                              InMux                          0              4395  997490  RISE       1
I__208/O                              InMux                        260              4655  997490  RISE       1
shreg_i3_LC_1_10_3/in0                LogicCell40_SEQ_MODE_1000      0              4655  997490  RISE       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__291/I                       Odrv12                         0                 0  RISE       1
I__291/O                       Odrv12                       492               492  RISE       1
I__292/I                       Sp12to4                        0               492  RISE       1
I__292/O                       Sp12to4                      429               921  RISE       1
I__294/I                       Span4Mux_v                     0               921  RISE       1
I__294/O                       Span4Mux_v                   352              1273  RISE       1
I__296/I                       Span4Mux_v                     0              1273  RISE       1
I__296/O                       Span4Mux_v                   352              1624  RISE       1
I__299/I                       Span4Mux_v                     0              1624  RISE       1
I__299/O                       Span4Mux_v                   352              1976  RISE       1
I__304/I                       LocalMux                       0              1976  RISE       1
I__304/O                       LocalMux                     330              2306  RISE       1
I__313/I                       ClkMux                         0              2306  RISE       1
I__313/O                       ClkMux                       309              2616  RISE       1
shreg_i3_LC_1_10_3/clk         LogicCell40_SEQ_MODE_1000      0              2616  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : present_state_FSM_i1_LC_2_10_4/lcout
Path End         : shreg_i5_LC_1_10_5/in0
Capture Clock    : shreg_i5_LC_1_10_5/clk
Setup Constraint : 1000000p
Path slack       : 997490p

Capture Clock Arrival Time (SPI_MASTER|CLK:R#2)   1000000
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2616
- Setup Time                                         -471
-----------------------------------------------   ------- 
End-of-path required time (ps)                    1002145

Launch Clock Arrival Time (SPI_MASTER|CLK:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        2616
+ Clock To Q                                      541
+ Data Path Delay                                1498
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    4655
 
Launch Clock Path
pin name                            model name                 delay  cumulative delay  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0       PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__291/I                            Odrv12                         0                 0  RISE       1
I__291/O                            Odrv12                       492               492  RISE       1
I__293/I                            Sp12to4                        0               492  RISE       1
I__293/O                            Sp12to4                      429               921  RISE       1
I__295/I                            Span4Mux_v                     0               921  RISE       1
I__295/O                            Span4Mux_v                   352              1273  RISE       1
I__297/I                            Span4Mux_v                     0              1273  RISE       1
I__297/O                            Span4Mux_v                   352              1624  RISE       1
I__301/I                            Span4Mux_v                     0              1624  RISE       1
I__301/O                            Span4Mux_v                   352              1976  RISE       1
I__308/I                            LocalMux                       0              1976  RISE       1
I__308/O                            LocalMux                     330              2306  RISE       1
I__317/I                            ClkMux                         0              2306  RISE       1
I__317/O                            ClkMux                       309              2616  RISE       1
present_state_FSM_i1_LC_2_10_4/clk  LogicCell40_SEQ_MODE_1001      0              2616  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
present_state_FSM_i1_LC_2_10_4/lcout  LogicCell40_SEQ_MODE_1001    541              3157  996829  RISE       5
I__213/I                              LocalMux                       0              3157  997279  RISE       1
I__213/O                              LocalMux                     330              3488  997279  RISE       1
I__216/I                              InMux                          0              3488  997279  RISE       1
I__216/O                              InMux                        260              3748  997279  RISE       1
READY_I_0_2_lut_LC_2_10_5/in3         LogicCell40_SEQ_MODE_0000      0              3748  997279  RISE       1
READY_I_0_2_lut_LC_2_10_5/lcout       LogicCell40_SEQ_MODE_0000    316              4064  997490  RISE       9
I__203/I                              LocalMux                       0              4064  997490  RISE       1
I__203/O                              LocalMux                     330              4395  997490  RISE       1
I__210/I                              InMux                          0              4395  997490  RISE       1
I__210/O                              InMux                        260              4655  997490  RISE       1
shreg_i5_LC_1_10_5/in0                LogicCell40_SEQ_MODE_1000      0              4655  997490  RISE       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__291/I                       Odrv12                         0                 0  RISE       1
I__291/O                       Odrv12                       492               492  RISE       1
I__292/I                       Sp12to4                        0               492  RISE       1
I__292/O                       Sp12to4                      429               921  RISE       1
I__294/I                       Span4Mux_v                     0               921  RISE       1
I__294/O                       Span4Mux_v                   352              1273  RISE       1
I__296/I                       Span4Mux_v                     0              1273  RISE       1
I__296/O                       Span4Mux_v                   352              1624  RISE       1
I__299/I                       Span4Mux_v                     0              1624  RISE       1
I__299/O                       Span4Mux_v                   352              1976  RISE       1
I__304/I                       LocalMux                       0              1976  RISE       1
I__304/O                       LocalMux                     330              2306  RISE       1
I__313/I                       ClkMux                         0              2306  RISE       1
I__313/O                       ClkMux                       309              2616  RISE       1
shreg_i5_LC_1_10_5/clk         LogicCell40_SEQ_MODE_1000      0              2616  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : present_state_FSM_i1_LC_2_10_4/lcout
Path End         : shreg_i7_LC_1_10_7/in0
Capture Clock    : shreg_i7_LC_1_10_7/clk
Setup Constraint : 1000000p
Path slack       : 997490p

Capture Clock Arrival Time (SPI_MASTER|CLK:R#2)   1000000
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2616
- Setup Time                                         -471
-----------------------------------------------   ------- 
End-of-path required time (ps)                    1002145

Launch Clock Arrival Time (SPI_MASTER|CLK:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        2616
+ Clock To Q                                      541
+ Data Path Delay                                1498
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    4655
 
Launch Clock Path
pin name                            model name                 delay  cumulative delay  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0       PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__291/I                            Odrv12                         0                 0  RISE       1
I__291/O                            Odrv12                       492               492  RISE       1
I__293/I                            Sp12to4                        0               492  RISE       1
I__293/O                            Sp12to4                      429               921  RISE       1
I__295/I                            Span4Mux_v                     0               921  RISE       1
I__295/O                            Span4Mux_v                   352              1273  RISE       1
I__297/I                            Span4Mux_v                     0              1273  RISE       1
I__297/O                            Span4Mux_v                   352              1624  RISE       1
I__301/I                            Span4Mux_v                     0              1624  RISE       1
I__301/O                            Span4Mux_v                   352              1976  RISE       1
I__308/I                            LocalMux                       0              1976  RISE       1
I__308/O                            LocalMux                     330              2306  RISE       1
I__317/I                            ClkMux                         0              2306  RISE       1
I__317/O                            ClkMux                       309              2616  RISE       1
present_state_FSM_i1_LC_2_10_4/clk  LogicCell40_SEQ_MODE_1001      0              2616  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
present_state_FSM_i1_LC_2_10_4/lcout  LogicCell40_SEQ_MODE_1001    541              3157  996829  RISE       5
I__213/I                              LocalMux                       0              3157  997279  RISE       1
I__213/O                              LocalMux                     330              3488  997279  RISE       1
I__216/I                              InMux                          0              3488  997279  RISE       1
I__216/O                              InMux                        260              3748  997279  RISE       1
READY_I_0_2_lut_LC_2_10_5/in3         LogicCell40_SEQ_MODE_0000      0              3748  997279  RISE       1
READY_I_0_2_lut_LC_2_10_5/lcout       LogicCell40_SEQ_MODE_0000    316              4064  997490  RISE       9
I__203/I                              LocalMux                       0              4064  997490  RISE       1
I__203/O                              LocalMux                     330              4395  997490  RISE       1
I__212/I                              InMux                          0              4395  997490  RISE       1
I__212/O                              InMux                        260              4655  997490  RISE       1
shreg_i7_LC_1_10_7/in0                LogicCell40_SEQ_MODE_1000      0              4655  997490  RISE       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__291/I                       Odrv12                         0                 0  RISE       1
I__291/O                       Odrv12                       492               492  RISE       1
I__292/I                       Sp12to4                        0               492  RISE       1
I__292/O                       Sp12to4                      429               921  RISE       1
I__294/I                       Span4Mux_v                     0               921  RISE       1
I__294/O                       Span4Mux_v                   352              1273  RISE       1
I__296/I                       Span4Mux_v                     0              1273  RISE       1
I__296/O                       Span4Mux_v                   352              1624  RISE       1
I__299/I                       Span4Mux_v                     0              1624  RISE       1
I__299/O                       Span4Mux_v                   352              1976  RISE       1
I__304/I                       LocalMux                       0              1976  RISE       1
I__304/O                       LocalMux                     330              2306  RISE       1
I__313/I                       ClkMux                         0              2306  RISE       1
I__313/O                       ClkMux                       309              2616  RISE       1
shreg_i7_LC_1_10_7/clk         LogicCell40_SEQ_MODE_1000      0              2616  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sys_clk_cnt_212__i0_LC_3_9_5/lcout
Path End         : spi_clk_79_LC_3_10_0/in3
Capture Clock    : spi_clk_79_LC_3_10_0/clk
Setup Constraint : 1000000p
Path slack       : 997553p

Capture Clock Arrival Time (SPI_MASTER|CLK:R#2)   1000000
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2616
- Setup Time                                         -274
-----------------------------------------------   ------- 
End-of-path required time (ps)                    1002341

Launch Clock Arrival Time (SPI_MASTER|CLK:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        2616
+ Clock To Q                                      541
+ Data Path Delay                                1631
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    4788
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0     PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__291/I                          Odrv12                         0                 0  RISE       1
I__291/O                          Odrv12                       492               492  RISE       1
I__293/I                          Sp12to4                        0               492  RISE       1
I__293/O                          Sp12to4                      429               921  RISE       1
I__295/I                          Span4Mux_v                     0               921  RISE       1
I__295/O                          Span4Mux_v                   352              1273  RISE       1
I__298/I                          Span4Mux_v                     0              1273  RISE       1
I__298/O                          Span4Mux_v                   352              1624  RISE       1
I__302/I                          Span4Mux_v                     0              1624  RISE       1
I__302/O                          Span4Mux_v                   352              1976  RISE       1
I__311/I                          LocalMux                       0              1976  RISE       1
I__311/O                          LocalMux                     330              2306  RISE       1
I__320/I                          ClkMux                         0              2306  RISE       1
I__320/O                          ClkMux                       309              2616  RISE       1
sys_clk_cnt_212__i0_LC_3_9_5/clk  LogicCell40_SEQ_MODE_1000      0              2616  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
sys_clk_cnt_212__i0_LC_3_9_5/lcout  LogicCell40_SEQ_MODE_1000    541              3157  995837  RISE       5
I__367/I                            LocalMux                       0              3157  995837  RISE       1
I__367/O                            LocalMux                     330              3488  995837  RISE       1
I__371/I                            InMux                          0              3488  995837  RISE       1
I__371/O                            InMux                        260              3748  995837  RISE       1
i2_3_lut_adj_4_LC_2_9_1/in0         LogicCell40_SEQ_MODE_0000      0              3748  995837  RISE       1
i2_3_lut_adj_4_LC_2_9_1/lcout       LogicCell40_SEQ_MODE_0000    450              4198  995837  RISE      10
I__348/I                            LocalMux                       0              4198  997553  RISE       1
I__348/O                            LocalMux                     330              4528  997553  RISE       1
I__356/I                            InMux                          0              4528  997553  RISE       1
I__356/O                            InMux                        260              4788  997553  RISE       1
spi_clk_79_LC_3_10_0/in3            LogicCell40_SEQ_MODE_1000      0              4788  997553  RISE       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__291/I                       Odrv12                         0                 0  RISE       1
I__291/O                       Odrv12                       492               492  RISE       1
I__293/I                       Sp12to4                        0               492  RISE       1
I__293/O                       Sp12to4                      429               921  RISE       1
I__295/I                       Span4Mux_v                     0               921  RISE       1
I__295/O                       Span4Mux_v                   352              1273  RISE       1
I__297/I                       Span4Mux_v                     0              1273  RISE       1
I__297/O                       Span4Mux_v                   352              1624  RISE       1
I__301/I                       Span4Mux_v                     0              1624  RISE       1
I__301/O                       Span4Mux_v                   352              1976  RISE       1
I__309/I                       LocalMux                       0              1976  RISE       1
I__309/O                       LocalMux                     330              2306  RISE       1
I__318/I                       ClkMux                         0              2306  RISE       1
I__318/O                       ClkMux                       309              2616  RISE       1
spi_clk_79_LC_3_10_0/clk       LogicCell40_SEQ_MODE_1000      0              2616  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sys_clk_cnt_212__i0_LC_3_9_5/lcout
Path End         : DOUT_VLD_84_LC_1_9_6/in3
Capture Clock    : DOUT_VLD_84_LC_1_9_6/clk
Setup Constraint : 1000000p
Path slack       : 997553p

Capture Clock Arrival Time (SPI_MASTER|CLK:R#2)   1000000
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2616
- Setup Time                                         -274
-----------------------------------------------   ------- 
End-of-path required time (ps)                    1002341

Launch Clock Arrival Time (SPI_MASTER|CLK:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        2616
+ Clock To Q                                      541
+ Data Path Delay                                1631
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    4788
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0     PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__291/I                          Odrv12                         0                 0  RISE       1
I__291/O                          Odrv12                       492               492  RISE       1
I__293/I                          Sp12to4                        0               492  RISE       1
I__293/O                          Sp12to4                      429               921  RISE       1
I__295/I                          Span4Mux_v                     0               921  RISE       1
I__295/O                          Span4Mux_v                   352              1273  RISE       1
I__298/I                          Span4Mux_v                     0              1273  RISE       1
I__298/O                          Span4Mux_v                   352              1624  RISE       1
I__302/I                          Span4Mux_v                     0              1624  RISE       1
I__302/O                          Span4Mux_v                   352              1976  RISE       1
I__311/I                          LocalMux                       0              1976  RISE       1
I__311/O                          LocalMux                     330              2306  RISE       1
I__320/I                          ClkMux                         0              2306  RISE       1
I__320/O                          ClkMux                       309              2616  RISE       1
sys_clk_cnt_212__i0_LC_3_9_5/clk  LogicCell40_SEQ_MODE_1000      0              2616  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
sys_clk_cnt_212__i0_LC_3_9_5/lcout  LogicCell40_SEQ_MODE_1000    541              3157  995837  RISE       5
I__367/I                            LocalMux                       0              3157  995837  RISE       1
I__367/O                            LocalMux                     330              3488  995837  RISE       1
I__371/I                            InMux                          0              3488  995837  RISE       1
I__371/O                            InMux                        260              3748  995837  RISE       1
i2_3_lut_adj_4_LC_2_9_1/in0         LogicCell40_SEQ_MODE_0000      0              3748  995837  RISE       1
i2_3_lut_adj_4_LC_2_9_1/lcout       LogicCell40_SEQ_MODE_0000    450              4198  995837  RISE      10
I__345/I                            LocalMux                       0              4198  995922  RISE       1
I__345/O                            LocalMux                     330              4528  995922  RISE       1
I__352/I                            InMux                          0              4528  997553  RISE       1
I__352/O                            InMux                        260              4788  997553  RISE       1
DOUT_VLD_84_LC_1_9_6/in3            LogicCell40_SEQ_MODE_1000      0              4788  997553  RISE       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__291/I                       Odrv12                         0                 0  RISE       1
I__291/O                       Odrv12                       492               492  RISE       1
I__292/I                       Sp12to4                        0               492  RISE       1
I__292/O                       Sp12to4                      429               921  RISE       1
I__294/I                       Span4Mux_v                     0               921  RISE       1
I__294/O                       Span4Mux_v                   352              1273  RISE       1
I__296/I                       Span4Mux_v                     0              1273  RISE       1
I__296/O                       Span4Mux_v                   352              1624  RISE       1
I__300/I                       Span4Mux_v                     0              1624  RISE       1
I__300/O                       Span4Mux_v                   352              1976  RISE       1
I__306/I                       LocalMux                       0              1976  RISE       1
I__306/O                       LocalMux                     330              2306  RISE       1
I__315/I                       ClkMux                         0              2306  RISE       1
I__315/O                       ClkMux                       309              2616  RISE       1
DOUT_VLD_84_LC_1_9_6/clk       LogicCell40_SEQ_MODE_1000      0              2616  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sys_clk_cnt_212__i0_LC_3_9_5/lcout
Path End         : miso_reg_82_LC_1_9_4/in3
Capture Clock    : miso_reg_82_LC_1_9_4/clk
Setup Constraint : 1000000p
Path slack       : 997553p

Capture Clock Arrival Time (SPI_MASTER|CLK:R#2)   1000000
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2616
- Setup Time                                         -274
-----------------------------------------------   ------- 
End-of-path required time (ps)                    1002341

Launch Clock Arrival Time (SPI_MASTER|CLK:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        2616
+ Clock To Q                                      541
+ Data Path Delay                                1631
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    4788
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0     PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__291/I                          Odrv12                         0                 0  RISE       1
I__291/O                          Odrv12                       492               492  RISE       1
I__293/I                          Sp12to4                        0               492  RISE       1
I__293/O                          Sp12to4                      429               921  RISE       1
I__295/I                          Span4Mux_v                     0               921  RISE       1
I__295/O                          Span4Mux_v                   352              1273  RISE       1
I__298/I                          Span4Mux_v                     0              1273  RISE       1
I__298/O                          Span4Mux_v                   352              1624  RISE       1
I__302/I                          Span4Mux_v                     0              1624  RISE       1
I__302/O                          Span4Mux_v                   352              1976  RISE       1
I__311/I                          LocalMux                       0              1976  RISE       1
I__311/O                          LocalMux                     330              2306  RISE       1
I__320/I                          ClkMux                         0              2306  RISE       1
I__320/O                          ClkMux                       309              2616  RISE       1
sys_clk_cnt_212__i0_LC_3_9_5/clk  LogicCell40_SEQ_MODE_1000      0              2616  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
sys_clk_cnt_212__i0_LC_3_9_5/lcout  LogicCell40_SEQ_MODE_1000    541              3157  995837  RISE       5
I__367/I                            LocalMux                       0              3157  995837  RISE       1
I__367/O                            LocalMux                     330              3488  995837  RISE       1
I__371/I                            InMux                          0              3488  995837  RISE       1
I__371/O                            InMux                        260              3748  995837  RISE       1
i2_3_lut_adj_4_LC_2_9_1/in0         LogicCell40_SEQ_MODE_0000      0              3748  995837  RISE       1
i2_3_lut_adj_4_LC_2_9_1/lcout       LogicCell40_SEQ_MODE_0000    450              4198  995837  RISE      10
I__345/I                            LocalMux                       0              4198  995922  RISE       1
I__345/O                            LocalMux                     330              4528  995922  RISE       1
I__353/I                            InMux                          0              4528  997553  RISE       1
I__353/O                            InMux                        260              4788  997553  RISE       1
miso_reg_82_LC_1_9_4/in3            LogicCell40_SEQ_MODE_1000      0              4788  997553  RISE       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__291/I                       Odrv12                         0                 0  RISE       1
I__291/O                       Odrv12                       492               492  RISE       1
I__292/I                       Sp12to4                        0               492  RISE       1
I__292/O                       Sp12to4                      429               921  RISE       1
I__294/I                       Span4Mux_v                     0               921  RISE       1
I__294/O                       Span4Mux_v                   352              1273  RISE       1
I__296/I                       Span4Mux_v                     0              1273  RISE       1
I__296/O                       Span4Mux_v                   352              1624  RISE       1
I__300/I                       Span4Mux_v                     0              1624  RISE       1
I__300/O                       Span4Mux_v                   352              1976  RISE       1
I__306/I                       LocalMux                       0              1976  RISE       1
I__306/O                       LocalMux                     330              2306  RISE       1
I__315/I                       ClkMux                         0              2306  RISE       1
I__315/O                       ClkMux                       309              2616  RISE       1
miso_reg_82_LC_1_9_4/clk       LogicCell40_SEQ_MODE_1000      0              2616  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sys_clk_cnt_212__i1_LC_1_8_3/lcout
Path End         : present_state_FSM_i1_LC_2_10_4/in3
Capture Clock    : present_state_FSM_i1_LC_2_10_4/clk
Setup Constraint : 1000000p
Path slack       : 997553p

Capture Clock Arrival Time (SPI_MASTER|CLK:R#2)   1000000
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2616
- Setup Time                                         -274
-----------------------------------------------   ------- 
End-of-path required time (ps)                    1002341

Launch Clock Arrival Time (SPI_MASTER|CLK:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        2616
+ Clock To Q                                      541
+ Data Path Delay                                1631
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    4788
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0     PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__291/I                          Odrv12                         0                 0  RISE       1
I__291/O                          Odrv12                       492               492  RISE       1
I__292/I                          Sp12to4                        0               492  RISE       1
I__292/O                          Sp12to4                      429               921  RISE       1
I__294/I                          Span4Mux_v                     0               921  RISE       1
I__294/O                          Span4Mux_v                   352              1273  RISE       1
I__296/I                          Span4Mux_v                     0              1273  RISE       1
I__296/O                          Span4Mux_v                   352              1624  RISE       1
I__299/I                          Span4Mux_v                     0              1624  RISE       1
I__299/O                          Span4Mux_v                   352              1976  RISE       1
I__303/I                          LocalMux                       0              1976  RISE       1
I__303/O                          LocalMux                     330              2306  RISE       1
I__312/I                          ClkMux                         0              2306  RISE       1
I__312/O                          ClkMux                       309              2616  RISE       1
sys_clk_cnt_212__i1_LC_1_8_3/clk  LogicCell40_SEQ_MODE_1000      0              2616  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
sys_clk_cnt_212__i1_LC_1_8_3/lcout  LogicCell40_SEQ_MODE_1000    541              3157  995971  RISE       4
I__268/I                            LocalMux                       0              3157  995971  RISE       1
I__268/O                            LocalMux                     330              3488  995971  RISE       1
I__271/I                            InMux                          0              3488  997553  RISE       1
I__271/O                            InMux                        260              3748  997553  RISE       1
i3_4_lut_LC_2_9_4/in0               LogicCell40_SEQ_MODE_0000      0              3748  997553  RISE       1
i3_4_lut_LC_2_9_4/lcout             LogicCell40_SEQ_MODE_0000    450              4198  997553  RISE       1
I__239/I                            LocalMux                       0              4198  997553  RISE       1
I__239/O                            LocalMux                     330              4528  997553  RISE       1
I__240/I                            InMux                          0              4528  997553  RISE       1
I__240/O                            InMux                        260              4788  997553  RISE       1
present_state_FSM_i1_LC_2_10_4/in3  LogicCell40_SEQ_MODE_1001      0              4788  997553  RISE       1

Capture Clock Path
pin name                            model name                 delay  cumulative delay  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0       PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__291/I                            Odrv12                         0                 0  RISE       1
I__291/O                            Odrv12                       492               492  RISE       1
I__293/I                            Sp12to4                        0               492  RISE       1
I__293/O                            Sp12to4                      429               921  RISE       1
I__295/I                            Span4Mux_v                     0               921  RISE       1
I__295/O                            Span4Mux_v                   352              1273  RISE       1
I__297/I                            Span4Mux_v                     0              1273  RISE       1
I__297/O                            Span4Mux_v                   352              1624  RISE       1
I__301/I                            Span4Mux_v                     0              1624  RISE       1
I__301/O                            Span4Mux_v                   352              1976  RISE       1
I__308/I                            LocalMux                       0              1976  RISE       1
I__308/O                            LocalMux                     330              2306  RISE       1
I__317/I                            ClkMux                         0              2306  RISE       1
I__317/O                            ClkMux                       309              2616  RISE       1
present_state_FSM_i1_LC_2_10_4/clk  LogicCell40_SEQ_MODE_1001      0              2616  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : present_state_FSM_i1_LC_2_10_4/lcout
Path End         : shreg_i0_LC_1_10_0/in3
Capture Clock    : shreg_i0_LC_1_10_0/clk
Setup Constraint : 1000000p
Path slack       : 997686p

Capture Clock Arrival Time (SPI_MASTER|CLK:R#2)   1000000
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2616
- Setup Time                                         -274
-----------------------------------------------   ------- 
End-of-path required time (ps)                    1002341

Launch Clock Arrival Time (SPI_MASTER|CLK:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        2616
+ Clock To Q                                      541
+ Data Path Delay                                1498
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    4655
 
Launch Clock Path
pin name                            model name                 delay  cumulative delay  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0       PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__291/I                            Odrv12                         0                 0  RISE       1
I__291/O                            Odrv12                       492               492  RISE       1
I__293/I                            Sp12to4                        0               492  RISE       1
I__293/O                            Sp12to4                      429               921  RISE       1
I__295/I                            Span4Mux_v                     0               921  RISE       1
I__295/O                            Span4Mux_v                   352              1273  RISE       1
I__297/I                            Span4Mux_v                     0              1273  RISE       1
I__297/O                            Span4Mux_v                   352              1624  RISE       1
I__301/I                            Span4Mux_v                     0              1624  RISE       1
I__301/O                            Span4Mux_v                   352              1976  RISE       1
I__308/I                            LocalMux                       0              1976  RISE       1
I__308/O                            LocalMux                     330              2306  RISE       1
I__317/I                            ClkMux                         0              2306  RISE       1
I__317/O                            ClkMux                       309              2616  RISE       1
present_state_FSM_i1_LC_2_10_4/clk  LogicCell40_SEQ_MODE_1001      0              2616  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
present_state_FSM_i1_LC_2_10_4/lcout  LogicCell40_SEQ_MODE_1001    541              3157  996829  RISE       5
I__213/I                              LocalMux                       0              3157  997279  RISE       1
I__213/O                              LocalMux                     330              3488  997279  RISE       1
I__216/I                              InMux                          0              3488  997279  RISE       1
I__216/O                              InMux                        260              3748  997279  RISE       1
READY_I_0_2_lut_LC_2_10_5/in3         LogicCell40_SEQ_MODE_0000      0              3748  997279  RISE       1
READY_I_0_2_lut_LC_2_10_5/lcout       LogicCell40_SEQ_MODE_0000    316              4064  997490  RISE       9
I__203/I                              LocalMux                       0              4064  997490  RISE       1
I__203/O                              LocalMux                     330              4395  997490  RISE       1
I__205/I                              InMux                          0              4395  997687  RISE       1
I__205/O                              InMux                        260              4655  997687  RISE       1
shreg_i0_LC_1_10_0/in3                LogicCell40_SEQ_MODE_1000      0              4655  997687  RISE       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__291/I                       Odrv12                         0                 0  RISE       1
I__291/O                       Odrv12                       492               492  RISE       1
I__292/I                       Sp12to4                        0               492  RISE       1
I__292/O                       Sp12to4                      429               921  RISE       1
I__294/I                       Span4Mux_v                     0               921  RISE       1
I__294/O                       Span4Mux_v                   352              1273  RISE       1
I__296/I                       Span4Mux_v                     0              1273  RISE       1
I__296/O                       Span4Mux_v                   352              1624  RISE       1
I__299/I                       Span4Mux_v                     0              1624  RISE       1
I__299/O                       Span4Mux_v                   352              1976  RISE       1
I__304/I                       LocalMux                       0              1976  RISE       1
I__304/O                       LocalMux                     330              2306  RISE       1
I__313/I                       ClkMux                         0              2306  RISE       1
I__313/O                       ClkMux                       309              2616  RISE       1
shreg_i0_LC_1_10_0/clk         LogicCell40_SEQ_MODE_1000      0              2616  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : present_state_FSM_i1_LC_2_10_4/lcout
Path End         : shreg_i2_LC_1_10_2/in3
Capture Clock    : shreg_i2_LC_1_10_2/clk
Setup Constraint : 1000000p
Path slack       : 997686p

Capture Clock Arrival Time (SPI_MASTER|CLK:R#2)   1000000
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2616
- Setup Time                                         -274
-----------------------------------------------   ------- 
End-of-path required time (ps)                    1002341

Launch Clock Arrival Time (SPI_MASTER|CLK:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        2616
+ Clock To Q                                      541
+ Data Path Delay                                1498
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    4655
 
Launch Clock Path
pin name                            model name                 delay  cumulative delay  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0       PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__291/I                            Odrv12                         0                 0  RISE       1
I__291/O                            Odrv12                       492               492  RISE       1
I__293/I                            Sp12to4                        0               492  RISE       1
I__293/O                            Sp12to4                      429               921  RISE       1
I__295/I                            Span4Mux_v                     0               921  RISE       1
I__295/O                            Span4Mux_v                   352              1273  RISE       1
I__297/I                            Span4Mux_v                     0              1273  RISE       1
I__297/O                            Span4Mux_v                   352              1624  RISE       1
I__301/I                            Span4Mux_v                     0              1624  RISE       1
I__301/O                            Span4Mux_v                   352              1976  RISE       1
I__308/I                            LocalMux                       0              1976  RISE       1
I__308/O                            LocalMux                     330              2306  RISE       1
I__317/I                            ClkMux                         0              2306  RISE       1
I__317/O                            ClkMux                       309              2616  RISE       1
present_state_FSM_i1_LC_2_10_4/clk  LogicCell40_SEQ_MODE_1001      0              2616  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
present_state_FSM_i1_LC_2_10_4/lcout  LogicCell40_SEQ_MODE_1001    541              3157  996829  RISE       5
I__213/I                              LocalMux                       0              3157  997279  RISE       1
I__213/O                              LocalMux                     330              3488  997279  RISE       1
I__216/I                              InMux                          0              3488  997279  RISE       1
I__216/O                              InMux                        260              3748  997279  RISE       1
READY_I_0_2_lut_LC_2_10_5/in3         LogicCell40_SEQ_MODE_0000      0              3748  997279  RISE       1
READY_I_0_2_lut_LC_2_10_5/lcout       LogicCell40_SEQ_MODE_0000    316              4064  997490  RISE       9
I__203/I                              LocalMux                       0              4064  997490  RISE       1
I__203/O                              LocalMux                     330              4395  997490  RISE       1
I__207/I                              InMux                          0              4395  997687  RISE       1
I__207/O                              InMux                        260              4655  997687  RISE       1
shreg_i2_LC_1_10_2/in3                LogicCell40_SEQ_MODE_1000      0              4655  997687  RISE       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__291/I                       Odrv12                         0                 0  RISE       1
I__291/O                       Odrv12                       492               492  RISE       1
I__292/I                       Sp12to4                        0               492  RISE       1
I__292/O                       Sp12to4                      429               921  RISE       1
I__294/I                       Span4Mux_v                     0               921  RISE       1
I__294/O                       Span4Mux_v                   352              1273  RISE       1
I__296/I                       Span4Mux_v                     0              1273  RISE       1
I__296/O                       Span4Mux_v                   352              1624  RISE       1
I__299/I                       Span4Mux_v                     0              1624  RISE       1
I__299/O                       Span4Mux_v                   352              1976  RISE       1
I__304/I                       LocalMux                       0              1976  RISE       1
I__304/O                       LocalMux                     330              2306  RISE       1
I__313/I                       ClkMux                         0              2306  RISE       1
I__313/O                       ClkMux                       309              2616  RISE       1
shreg_i2_LC_1_10_2/clk         LogicCell40_SEQ_MODE_1000      0              2616  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : present_state_FSM_i1_LC_2_10_4/lcout
Path End         : shreg_i4_LC_1_10_4/in3
Capture Clock    : shreg_i4_LC_1_10_4/clk
Setup Constraint : 1000000p
Path slack       : 997686p

Capture Clock Arrival Time (SPI_MASTER|CLK:R#2)   1000000
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2616
- Setup Time                                         -274
-----------------------------------------------   ------- 
End-of-path required time (ps)                    1002341

Launch Clock Arrival Time (SPI_MASTER|CLK:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        2616
+ Clock To Q                                      541
+ Data Path Delay                                1498
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    4655
 
Launch Clock Path
pin name                            model name                 delay  cumulative delay  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0       PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__291/I                            Odrv12                         0                 0  RISE       1
I__291/O                            Odrv12                       492               492  RISE       1
I__293/I                            Sp12to4                        0               492  RISE       1
I__293/O                            Sp12to4                      429               921  RISE       1
I__295/I                            Span4Mux_v                     0               921  RISE       1
I__295/O                            Span4Mux_v                   352              1273  RISE       1
I__297/I                            Span4Mux_v                     0              1273  RISE       1
I__297/O                            Span4Mux_v                   352              1624  RISE       1
I__301/I                            Span4Mux_v                     0              1624  RISE       1
I__301/O                            Span4Mux_v                   352              1976  RISE       1
I__308/I                            LocalMux                       0              1976  RISE       1
I__308/O                            LocalMux                     330              2306  RISE       1
I__317/I                            ClkMux                         0              2306  RISE       1
I__317/O                            ClkMux                       309              2616  RISE       1
present_state_FSM_i1_LC_2_10_4/clk  LogicCell40_SEQ_MODE_1001      0              2616  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
present_state_FSM_i1_LC_2_10_4/lcout  LogicCell40_SEQ_MODE_1001    541              3157  996829  RISE       5
I__213/I                              LocalMux                       0              3157  997279  RISE       1
I__213/O                              LocalMux                     330              3488  997279  RISE       1
I__216/I                              InMux                          0              3488  997279  RISE       1
I__216/O                              InMux                        260              3748  997279  RISE       1
READY_I_0_2_lut_LC_2_10_5/in3         LogicCell40_SEQ_MODE_0000      0              3748  997279  RISE       1
READY_I_0_2_lut_LC_2_10_5/lcout       LogicCell40_SEQ_MODE_0000    316              4064  997490  RISE       9
I__203/I                              LocalMux                       0              4064  997490  RISE       1
I__203/O                              LocalMux                     330              4395  997490  RISE       1
I__209/I                              InMux                          0              4395  997687  RISE       1
I__209/O                              InMux                        260              4655  997687  RISE       1
shreg_i4_LC_1_10_4/in3                LogicCell40_SEQ_MODE_1000      0              4655  997687  RISE       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__291/I                       Odrv12                         0                 0  RISE       1
I__291/O                       Odrv12                       492               492  RISE       1
I__292/I                       Sp12to4                        0               492  RISE       1
I__292/O                       Sp12to4                      429               921  RISE       1
I__294/I                       Span4Mux_v                     0               921  RISE       1
I__294/O                       Span4Mux_v                   352              1273  RISE       1
I__296/I                       Span4Mux_v                     0              1273  RISE       1
I__296/O                       Span4Mux_v                   352              1624  RISE       1
I__299/I                       Span4Mux_v                     0              1624  RISE       1
I__299/O                       Span4Mux_v                   352              1976  RISE       1
I__304/I                       LocalMux                       0              1976  RISE       1
I__304/O                       LocalMux                     330              2306  RISE       1
I__313/I                       ClkMux                         0              2306  RISE       1
I__313/O                       ClkMux                       309              2616  RISE       1
shreg_i4_LC_1_10_4/clk         LogicCell40_SEQ_MODE_1000      0              2616  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : present_state_FSM_i1_LC_2_10_4/lcout
Path End         : shreg_i6_LC_1_10_6/in3
Capture Clock    : shreg_i6_LC_1_10_6/clk
Setup Constraint : 1000000p
Path slack       : 997686p

Capture Clock Arrival Time (SPI_MASTER|CLK:R#2)   1000000
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2616
- Setup Time                                         -274
-----------------------------------------------   ------- 
End-of-path required time (ps)                    1002341

Launch Clock Arrival Time (SPI_MASTER|CLK:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        2616
+ Clock To Q                                      541
+ Data Path Delay                                1498
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    4655
 
Launch Clock Path
pin name                            model name                 delay  cumulative delay  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0       PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__291/I                            Odrv12                         0                 0  RISE       1
I__291/O                            Odrv12                       492               492  RISE       1
I__293/I                            Sp12to4                        0               492  RISE       1
I__293/O                            Sp12to4                      429               921  RISE       1
I__295/I                            Span4Mux_v                     0               921  RISE       1
I__295/O                            Span4Mux_v                   352              1273  RISE       1
I__297/I                            Span4Mux_v                     0              1273  RISE       1
I__297/O                            Span4Mux_v                   352              1624  RISE       1
I__301/I                            Span4Mux_v                     0              1624  RISE       1
I__301/O                            Span4Mux_v                   352              1976  RISE       1
I__308/I                            LocalMux                       0              1976  RISE       1
I__308/O                            LocalMux                     330              2306  RISE       1
I__317/I                            ClkMux                         0              2306  RISE       1
I__317/O                            ClkMux                       309              2616  RISE       1
present_state_FSM_i1_LC_2_10_4/clk  LogicCell40_SEQ_MODE_1001      0              2616  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
present_state_FSM_i1_LC_2_10_4/lcout  LogicCell40_SEQ_MODE_1001    541              3157  996829  RISE       5
I__213/I                              LocalMux                       0              3157  997279  RISE       1
I__213/O                              LocalMux                     330              3488  997279  RISE       1
I__216/I                              InMux                          0              3488  997279  RISE       1
I__216/O                              InMux                        260              3748  997279  RISE       1
READY_I_0_2_lut_LC_2_10_5/in3         LogicCell40_SEQ_MODE_0000      0              3748  997279  RISE       1
READY_I_0_2_lut_LC_2_10_5/lcout       LogicCell40_SEQ_MODE_0000    316              4064  997490  RISE       9
I__203/I                              LocalMux                       0              4064  997490  RISE       1
I__203/O                              LocalMux                     330              4395  997490  RISE       1
I__211/I                              InMux                          0              4395  997687  RISE       1
I__211/O                              InMux                        260              4655  997687  RISE       1
shreg_i6_LC_1_10_6/in3                LogicCell40_SEQ_MODE_1000      0              4655  997687  RISE       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__291/I                       Odrv12                         0                 0  RISE       1
I__291/O                       Odrv12                       492               492  RISE       1
I__292/I                       Sp12to4                        0               492  RISE       1
I__292/O                       Sp12to4                      429               921  RISE       1
I__294/I                       Span4Mux_v                     0               921  RISE       1
I__294/O                       Span4Mux_v                   352              1273  RISE       1
I__296/I                       Span4Mux_v                     0              1273  RISE       1
I__296/O                       Span4Mux_v                   352              1624  RISE       1
I__299/I                       Span4Mux_v                     0              1624  RISE       1
I__299/O                       Span4Mux_v                   352              1976  RISE       1
I__304/I                       LocalMux                       0              1976  RISE       1
I__304/O                       LocalMux                     330              2306  RISE       1
I__313/I                       ClkMux                         0              2306  RISE       1
I__313/O                       ClkMux                       309              2616  RISE       1
shreg_i6_LC_1_10_6/clk         LogicCell40_SEQ_MODE_1000      0              2616  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sys_clk_cnt_212__i0_LC_3_9_5/lcout
Path End         : sys_clk_cnt_212__i1_LC_1_8_3/in1
Capture Clock    : sys_clk_cnt_212__i1_LC_1_8_3/clk
Setup Constraint : 1000000p
Path slack       : 997813p

Capture Clock Arrival Time (SPI_MASTER|CLK:R#2)   1000000
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2616
- Setup Time                                         -401
-----------------------------------------------   ------- 
End-of-path required time (ps)                    1002215

Launch Clock Arrival Time (SPI_MASTER|CLK:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        2616
+ Clock To Q                                      541
+ Data Path Delay                                1245
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    4402
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0     PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__291/I                          Odrv12                         0                 0  RISE       1
I__291/O                          Odrv12                       492               492  RISE       1
I__293/I                          Sp12to4                        0               492  RISE       1
I__293/O                          Sp12to4                      429               921  RISE       1
I__295/I                          Span4Mux_v                     0               921  RISE       1
I__295/O                          Span4Mux_v                   352              1273  RISE       1
I__298/I                          Span4Mux_v                     0              1273  RISE       1
I__298/O                          Span4Mux_v                   352              1624  RISE       1
I__302/I                          Span4Mux_v                     0              1624  RISE       1
I__302/O                          Span4Mux_v                   352              1976  RISE       1
I__311/I                          LocalMux                       0              1976  RISE       1
I__311/O                          LocalMux                     330              2306  RISE       1
I__320/I                          ClkMux                         0              2306  RISE       1
I__320/O                          ClkMux                       309              2616  RISE       1
sys_clk_cnt_212__i0_LC_3_9_5/clk  LogicCell40_SEQ_MODE_1000      0              2616  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
sys_clk_cnt_212__i0_LC_3_9_5/lcout  LogicCell40_SEQ_MODE_1000    541              3157  995837  RISE       5
I__369/I                            Odrv4                          0              3157  997813  RISE       1
I__369/O                            Odrv4                        352              3509  997813  RISE       1
I__373/I                            Span4Mux_h                     0              3509  997813  RISE       1
I__373/O                            Span4Mux_h                   302              3811  997813  RISE       1
I__376/I                            LocalMux                       0              3811  997813  RISE       1
I__376/O                            LocalMux                     330              4141  997813  RISE       1
I__377/I                            InMux                          0              4141  997813  RISE       1
I__377/O                            InMux                        260              4402  997813  RISE       1
sys_clk_cnt_212__i1_LC_1_8_3/in1    LogicCell40_SEQ_MODE_1000      0              4402  997813  RISE       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0     PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__291/I                          Odrv12                         0                 0  RISE       1
I__291/O                          Odrv12                       492               492  RISE       1
I__292/I                          Sp12to4                        0               492  RISE       1
I__292/O                          Sp12to4                      429               921  RISE       1
I__294/I                          Span4Mux_v                     0               921  RISE       1
I__294/O                          Span4Mux_v                   352              1273  RISE       1
I__296/I                          Span4Mux_v                     0              1273  RISE       1
I__296/O                          Span4Mux_v                   352              1624  RISE       1
I__299/I                          Span4Mux_v                     0              1624  RISE       1
I__299/O                          Span4Mux_v                   352              1976  RISE       1
I__303/I                          LocalMux                       0              1976  RISE       1
I__303/O                          LocalMux                     330              2306  RISE       1
I__312/I                          ClkMux                         0              2306  RISE       1
I__312/O                          ClkMux                       309              2616  RISE       1
sys_clk_cnt_212__i1_LC_1_8_3/clk  LogicCell40_SEQ_MODE_1000      0              2616  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sys_clk_cnt_212__i0_LC_3_9_5/lcout
Path End         : sys_clk_cnt_212__i2_LC_1_8_0/in2
Capture Clock    : sys_clk_cnt_212__i2_LC_1_8_0/clk
Setup Constraint : 1000000p
Path slack       : 997841p

Capture Clock Arrival Time (SPI_MASTER|CLK:R#2)   1000000
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2616
- Setup Time                                         -373
-----------------------------------------------   ------- 
End-of-path required time (ps)                    1002243

Launch Clock Arrival Time (SPI_MASTER|CLK:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        2616
+ Clock To Q                                      541
+ Data Path Delay                                1245
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    4402
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0     PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__291/I                          Odrv12                         0                 0  RISE       1
I__291/O                          Odrv12                       492               492  RISE       1
I__293/I                          Sp12to4                        0               492  RISE       1
I__293/O                          Sp12to4                      429               921  RISE       1
I__295/I                          Span4Mux_v                     0               921  RISE       1
I__295/O                          Span4Mux_v                   352              1273  RISE       1
I__298/I                          Span4Mux_v                     0              1273  RISE       1
I__298/O                          Span4Mux_v                   352              1624  RISE       1
I__302/I                          Span4Mux_v                     0              1624  RISE       1
I__302/O                          Span4Mux_v                   352              1976  RISE       1
I__311/I                          LocalMux                       0              1976  RISE       1
I__311/O                          LocalMux                     330              2306  RISE       1
I__320/I                          ClkMux                         0              2306  RISE       1
I__320/O                          ClkMux                       309              2616  RISE       1
sys_clk_cnt_212__i0_LC_3_9_5/clk  LogicCell40_SEQ_MODE_1000      0              2616  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
sys_clk_cnt_212__i0_LC_3_9_5/lcout  LogicCell40_SEQ_MODE_1000    541              3157  995837  RISE       5
I__369/I                            Odrv4                          0              3157  997813  RISE       1
I__369/O                            Odrv4                        352              3509  997813  RISE       1
I__373/I                            Span4Mux_h                     0              3509  997813  RISE       1
I__373/O                            Span4Mux_h                   302              3811  997813  RISE       1
I__376/I                            LocalMux                       0              3811  997813  RISE       1
I__376/O                            LocalMux                     330              4141  997813  RISE       1
I__378/I                            InMux                          0              4141  997841  RISE       1
I__378/O                            InMux                        260              4402  997841  RISE       1
I__379/I                            CascadeMux                     0              4402  997841  RISE       1
I__379/O                            CascadeMux                     0              4402  997841  RISE       1
sys_clk_cnt_212__i2_LC_1_8_0/in2    LogicCell40_SEQ_MODE_1000      0              4402  997841  RISE       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0     PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__291/I                          Odrv12                         0                 0  RISE       1
I__291/O                          Odrv12                       492               492  RISE       1
I__292/I                          Sp12to4                        0               492  RISE       1
I__292/O                          Sp12to4                      429               921  RISE       1
I__294/I                          Span4Mux_v                     0               921  RISE       1
I__294/O                          Span4Mux_v                   352              1273  RISE       1
I__296/I                          Span4Mux_v                     0              1273  RISE       1
I__296/O                          Span4Mux_v                   352              1624  RISE       1
I__299/I                          Span4Mux_v                     0              1624  RISE       1
I__299/O                          Span4Mux_v                   352              1976  RISE       1
I__303/I                          LocalMux                       0              1976  RISE       1
I__303/O                          LocalMux                     330              2306  RISE       1
I__312/I                          ClkMux                         0              2306  RISE       1
I__312/O                          ClkMux                       309              2616  RISE       1
sys_clk_cnt_212__i2_LC_1_8_0/clk  LogicCell40_SEQ_MODE_1000      0              2616  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : bit_cnt__i0_LC_3_10_1/lcout
Path End         : bit_cnt__i1_LC_2_8_1/in1
Capture Clock    : bit_cnt__i1_LC_2_8_1/clk
Setup Constraint : 1000000p
Path slack       : 998116p

Capture Clock Arrival Time (SPI_MASTER|CLK:R#2)   1000000
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2616
- Setup Time                                         -401
-----------------------------------------------   ------- 
End-of-path required time (ps)                    1002215

Launch Clock Arrival Time (SPI_MASTER|CLK:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        2616
+ Clock To Q                                      541
+ Data Path Delay                                 942
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    4099
 
Launch Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__291/I                       Odrv12                         0                 0  RISE       1
I__291/O                       Odrv12                       492               492  RISE       1
I__293/I                       Sp12to4                        0               492  RISE       1
I__293/O                       Sp12to4                      429               921  RISE       1
I__295/I                       Span4Mux_v                     0               921  RISE       1
I__295/O                       Span4Mux_v                   352              1273  RISE       1
I__297/I                       Span4Mux_v                     0              1273  RISE       1
I__297/O                       Span4Mux_v                   352              1624  RISE       1
I__301/I                       Span4Mux_v                     0              1624  RISE       1
I__301/O                       Span4Mux_v                   352              1976  RISE       1
I__309/I                       LocalMux                       0              1976  RISE       1
I__309/O                       LocalMux                     330              2306  RISE       1
I__318/I                       ClkMux                         0              2306  RISE       1
I__318/O                       ClkMux                       309              2616  RISE       1
bit_cnt__i0_LC_3_10_1/clk      LogicCell40_SEQ_MODE_1000      0              2616  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
bit_cnt__i0_LC_3_10_1/lcout  LogicCell40_SEQ_MODE_1000    541              3157  997356  RISE       4
I__324/I                     Odrv4                          0              3157  998116  RISE       1
I__324/O                     Odrv4                        352              3509  998116  RISE       1
I__327/I                     LocalMux                       0              3509  998116  RISE       1
I__327/O                     LocalMux                     330              3839  998116  RISE       1
I__328/I                     InMux                          0              3839  998116  RISE       1
I__328/O                     InMux                        260              4099  998116  RISE       1
bit_cnt__i1_LC_2_8_1/in1     LogicCell40_SEQ_MODE_1000      0              4099  998116  RISE       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__291/I                       Odrv12                         0                 0  RISE       1
I__291/O                       Odrv12                       492               492  RISE       1
I__293/I                       Sp12to4                        0               492  RISE       1
I__293/O                       Sp12to4                      429               921  RISE       1
I__295/I                       Span4Mux_v                     0               921  RISE       1
I__295/O                       Span4Mux_v                   352              1273  RISE       1
I__297/I                       Span4Mux_v                     0              1273  RISE       1
I__297/O                       Span4Mux_v                   352              1624  RISE       1
I__301/I                       Span4Mux_v                     0              1624  RISE       1
I__301/O                       Span4Mux_v                   352              1976  RISE       1
I__307/I                       LocalMux                       0              1976  RISE       1
I__307/O                       LocalMux                     330              2306  RISE       1
I__316/I                       ClkMux                         0              2306  RISE       1
I__316/O                       ClkMux                       309              2616  RISE       1
bit_cnt__i1_LC_2_8_1/clk       LogicCell40_SEQ_MODE_1000      0              2616  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : bit_cnt__i0_LC_3_10_1/lcout
Path End         : bit_cnt__i2_LC_2_8_0/in2
Capture Clock    : bit_cnt__i2_LC_2_8_0/clk
Setup Constraint : 1000000p
Path slack       : 998144p

Capture Clock Arrival Time (SPI_MASTER|CLK:R#2)   1000000
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2616
- Setup Time                                         -373
-----------------------------------------------   ------- 
End-of-path required time (ps)                    1002243

Launch Clock Arrival Time (SPI_MASTER|CLK:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        2616
+ Clock To Q                                      541
+ Data Path Delay                                 942
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    4099
 
Launch Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__291/I                       Odrv12                         0                 0  RISE       1
I__291/O                       Odrv12                       492               492  RISE       1
I__293/I                       Sp12to4                        0               492  RISE       1
I__293/O                       Sp12to4                      429               921  RISE       1
I__295/I                       Span4Mux_v                     0               921  RISE       1
I__295/O                       Span4Mux_v                   352              1273  RISE       1
I__297/I                       Span4Mux_v                     0              1273  RISE       1
I__297/O                       Span4Mux_v                   352              1624  RISE       1
I__301/I                       Span4Mux_v                     0              1624  RISE       1
I__301/O                       Span4Mux_v                   352              1976  RISE       1
I__309/I                       LocalMux                       0              1976  RISE       1
I__309/O                       LocalMux                     330              2306  RISE       1
I__318/I                       ClkMux                         0              2306  RISE       1
I__318/O                       ClkMux                       309              2616  RISE       1
bit_cnt__i0_LC_3_10_1/clk      LogicCell40_SEQ_MODE_1000      0              2616  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
bit_cnt__i0_LC_3_10_1/lcout  LogicCell40_SEQ_MODE_1000    541              3157  997356  RISE       4
I__324/I                     Odrv4                          0              3157  998116  RISE       1
I__324/O                     Odrv4                        352              3509  998116  RISE       1
I__327/I                     LocalMux                       0              3509  998116  RISE       1
I__327/O                     LocalMux                     330              3839  998116  RISE       1
I__329/I                     InMux                          0              3839  998144  RISE       1
I__329/O                     InMux                        260              4099  998144  RISE       1
I__330/I                     CascadeMux                     0              4099  998144  RISE       1
I__330/O                     CascadeMux                     0              4099  998144  RISE       1
bit_cnt__i2_LC_2_8_0/in2     LogicCell40_SEQ_MODE_1000      0              4099  998144  RISE       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__291/I                       Odrv12                         0                 0  RISE       1
I__291/O                       Odrv12                       492               492  RISE       1
I__293/I                       Sp12to4                        0               492  RISE       1
I__293/O                       Sp12to4                      429               921  RISE       1
I__295/I                       Span4Mux_v                     0               921  RISE       1
I__295/O                       Span4Mux_v                   352              1273  RISE       1
I__297/I                       Span4Mux_v                     0              1273  RISE       1
I__297/O                       Span4Mux_v                   352              1624  RISE       1
I__301/I                       Span4Mux_v                     0              1624  RISE       1
I__301/O                       Span4Mux_v                   352              1976  RISE       1
I__307/I                       LocalMux                       0              1976  RISE       1
I__307/O                       LocalMux                     330              2306  RISE       1
I__316/I                       ClkMux                         0              2306  RISE       1
I__316/O                       ClkMux                       309              2616  RISE       1
bit_cnt__i2_LC_2_8_0/clk       LogicCell40_SEQ_MODE_1000      0              2616  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : bit_cnt__i1_LC_2_8_1/lcout
Path End         : bit_cnt__i2_LC_2_8_0/in0
Capture Clock    : bit_cnt__i2_LC_2_8_0/clk
Setup Constraint : 1000000p
Path slack       : 998397p

Capture Clock Arrival Time (SPI_MASTER|CLK:R#2)   1000000
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2616
- Setup Time                                         -471
-----------------------------------------------   ------- 
End-of-path required time (ps)                    1002145

Launch Clock Arrival Time (SPI_MASTER|CLK:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        2616
+ Clock To Q                                      541
+ Data Path Delay                                 591
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    3748
 
Launch Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__291/I                       Odrv12                         0                 0  RISE       1
I__291/O                       Odrv12                       492               492  RISE       1
I__293/I                       Sp12to4                        0               492  RISE       1
I__293/O                       Sp12to4                      429               921  RISE       1
I__295/I                       Span4Mux_v                     0               921  RISE       1
I__295/O                       Span4Mux_v                   352              1273  RISE       1
I__297/I                       Span4Mux_v                     0              1273  RISE       1
I__297/O                       Span4Mux_v                   352              1624  RISE       1
I__301/I                       Span4Mux_v                     0              1624  RISE       1
I__301/O                       Span4Mux_v                   352              1976  RISE       1
I__307/I                       LocalMux                       0              1976  RISE       1
I__307/O                       LocalMux                     330              2306  RISE       1
I__316/I                       ClkMux                         0              2306  RISE       1
I__316/O                       ClkMux                       309              2616  RISE       1
bit_cnt__i1_LC_2_8_1/clk       LogicCell40_SEQ_MODE_1000      0              2616  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
bit_cnt__i1_LC_2_8_1/lcout  LogicCell40_SEQ_MODE_1000    541              3157  997490  RISE       3
I__275/I                    LocalMux                       0              3157  998397  RISE       1
I__275/O                    LocalMux                     330              3488  998397  RISE       1
I__278/I                    InMux                          0              3488  998397  RISE       1
I__278/O                    InMux                        260              3748  998397  RISE       1
bit_cnt__i2_LC_2_8_0/in0    LogicCell40_SEQ_MODE_1000      0              3748  998397  RISE       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__291/I                       Odrv12                         0                 0  RISE       1
I__291/O                       Odrv12                       492               492  RISE       1
I__293/I                       Sp12to4                        0               492  RISE       1
I__293/O                       Sp12to4                      429               921  RISE       1
I__295/I                       Span4Mux_v                     0               921  RISE       1
I__295/O                       Span4Mux_v                   352              1273  RISE       1
I__297/I                       Span4Mux_v                     0              1273  RISE       1
I__297/O                       Span4Mux_v                   352              1624  RISE       1
I__301/I                       Span4Mux_v                     0              1624  RISE       1
I__301/O                       Span4Mux_v                   352              1976  RISE       1
I__307/I                       LocalMux                       0              1976  RISE       1
I__307/O                       LocalMux                     330              2306  RISE       1
I__316/I                       ClkMux                         0              2306  RISE       1
I__316/O                       ClkMux                       309              2616  RISE       1
bit_cnt__i2_LC_2_8_0/clk       LogicCell40_SEQ_MODE_1000      0              2616  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : miso_reg_82_LC_1_9_4/lcout
Path End         : miso_reg_82_LC_1_9_4/in0
Capture Clock    : miso_reg_82_LC_1_9_4/clk
Setup Constraint : 1000000p
Path slack       : 998397p

Capture Clock Arrival Time (SPI_MASTER|CLK:R#2)   1000000
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2616
- Setup Time                                         -471
-----------------------------------------------   ------- 
End-of-path required time (ps)                    1002145

Launch Clock Arrival Time (SPI_MASTER|CLK:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        2616
+ Clock To Q                                      541
+ Data Path Delay                                 591
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    3748
 
Launch Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__291/I                       Odrv12                         0                 0  RISE       1
I__291/O                       Odrv12                       492               492  RISE       1
I__292/I                       Sp12to4                        0               492  RISE       1
I__292/O                       Sp12to4                      429               921  RISE       1
I__294/I                       Span4Mux_v                     0               921  RISE       1
I__294/O                       Span4Mux_v                   352              1273  RISE       1
I__296/I                       Span4Mux_v                     0              1273  RISE       1
I__296/O                       Span4Mux_v                   352              1624  RISE       1
I__300/I                       Span4Mux_v                     0              1624  RISE       1
I__300/O                       Span4Mux_v                   352              1976  RISE       1
I__306/I                       LocalMux                       0              1976  RISE       1
I__306/O                       LocalMux                     330              2306  RISE       1
I__315/I                       ClkMux                         0              2306  RISE       1
I__315/O                       ClkMux                       309              2616  RISE       1
miso_reg_82_LC_1_9_4/clk       LogicCell40_SEQ_MODE_1000      0              2616  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
miso_reg_82_LC_1_9_4/lcout  LogicCell40_SEQ_MODE_1000    541              3157  998397  RISE       2
I__104/I                    LocalMux                       0              3157  998397  RISE       1
I__104/O                    LocalMux                     330              3488  998397  RISE       1
I__106/I                    InMux                          0              3488  998397  RISE       1
I__106/O                    InMux                        260              3748  998397  RISE       1
miso_reg_82_LC_1_9_4/in0    LogicCell40_SEQ_MODE_1000      0              3748  998397  RISE       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__291/I                       Odrv12                         0                 0  RISE       1
I__291/O                       Odrv12                       492               492  RISE       1
I__292/I                       Sp12to4                        0               492  RISE       1
I__292/O                       Sp12to4                      429               921  RISE       1
I__294/I                       Span4Mux_v                     0               921  RISE       1
I__294/O                       Span4Mux_v                   352              1273  RISE       1
I__296/I                       Span4Mux_v                     0              1273  RISE       1
I__296/O                       Span4Mux_v                   352              1624  RISE       1
I__300/I                       Span4Mux_v                     0              1624  RISE       1
I__300/O                       Span4Mux_v                   352              1976  RISE       1
I__306/I                       LocalMux                       0              1976  RISE       1
I__306/O                       LocalMux                     330              2306  RISE       1
I__315/I                       ClkMux                         0              2306  RISE       1
I__315/O                       ClkMux                       309              2616  RISE       1
miso_reg_82_LC_1_9_4/clk       LogicCell40_SEQ_MODE_1000      0              2616  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : present_state_FSM_i1_LC_2_10_4/lcout
Path End         : present_state_FSM_i1_LC_2_10_4/in0
Capture Clock    : present_state_FSM_i1_LC_2_10_4/clk
Setup Constraint : 1000000p
Path slack       : 998397p

Capture Clock Arrival Time (SPI_MASTER|CLK:R#2)   1000000
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2616
- Setup Time                                         -471
-----------------------------------------------   ------- 
End-of-path required time (ps)                    1002145

Launch Clock Arrival Time (SPI_MASTER|CLK:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        2616
+ Clock To Q                                      541
+ Data Path Delay                                 591
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    3748
 
Launch Clock Path
pin name                            model name                 delay  cumulative delay  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0       PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__291/I                            Odrv12                         0                 0  RISE       1
I__291/O                            Odrv12                       492               492  RISE       1
I__293/I                            Sp12to4                        0               492  RISE       1
I__293/O                            Sp12to4                      429               921  RISE       1
I__295/I                            Span4Mux_v                     0               921  RISE       1
I__295/O                            Span4Mux_v                   352              1273  RISE       1
I__297/I                            Span4Mux_v                     0              1273  RISE       1
I__297/O                            Span4Mux_v                   352              1624  RISE       1
I__301/I                            Span4Mux_v                     0              1624  RISE       1
I__301/O                            Span4Mux_v                   352              1976  RISE       1
I__308/I                            LocalMux                       0              1976  RISE       1
I__308/O                            LocalMux                     330              2306  RISE       1
I__317/I                            ClkMux                         0              2306  RISE       1
I__317/O                            ClkMux                       309              2616  RISE       1
present_state_FSM_i1_LC_2_10_4/clk  LogicCell40_SEQ_MODE_1001      0              2616  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
present_state_FSM_i1_LC_2_10_4/lcout  LogicCell40_SEQ_MODE_1001    541              3157  996829  RISE       5
I__213/I                              LocalMux                       0              3157  997279  RISE       1
I__213/O                              LocalMux                     330              3488  997279  RISE       1
I__217/I                              InMux                          0              3488  998397  RISE       1
I__217/O                              InMux                        260              3748  998397  RISE       1
present_state_FSM_i1_LC_2_10_4/in0    LogicCell40_SEQ_MODE_1001      0              3748  998397  RISE       1

Capture Clock Path
pin name                            model name                 delay  cumulative delay  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0       PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__291/I                            Odrv12                         0                 0  RISE       1
I__291/O                            Odrv12                       492               492  RISE       1
I__293/I                            Sp12to4                        0               492  RISE       1
I__293/O                            Sp12to4                      429               921  RISE       1
I__295/I                            Span4Mux_v                     0               921  RISE       1
I__295/O                            Span4Mux_v                   352              1273  RISE       1
I__297/I                            Span4Mux_v                     0              1273  RISE       1
I__297/O                            Span4Mux_v                   352              1624  RISE       1
I__301/I                            Span4Mux_v                     0              1624  RISE       1
I__301/O                            Span4Mux_v                   352              1976  RISE       1
I__308/I                            LocalMux                       0              1976  RISE       1
I__308/O                            LocalMux                     330              2306  RISE       1
I__317/I                            ClkMux                         0              2306  RISE       1
I__317/O                            ClkMux                       309              2616  RISE       1
present_state_FSM_i1_LC_2_10_4/clk  LogicCell40_SEQ_MODE_1001      0              2616  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sys_clk_cnt_212__i1_LC_1_8_3/lcout
Path End         : sys_clk_cnt_212__i2_LC_1_8_0/in0
Capture Clock    : sys_clk_cnt_212__i2_LC_1_8_0/clk
Setup Constraint : 1000000p
Path slack       : 998397p

Capture Clock Arrival Time (SPI_MASTER|CLK:R#2)   1000000
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2616
- Setup Time                                         -471
-----------------------------------------------   ------- 
End-of-path required time (ps)                    1002145

Launch Clock Arrival Time (SPI_MASTER|CLK:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        2616
+ Clock To Q                                      541
+ Data Path Delay                                 591
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    3748
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0     PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__291/I                          Odrv12                         0                 0  RISE       1
I__291/O                          Odrv12                       492               492  RISE       1
I__292/I                          Sp12to4                        0               492  RISE       1
I__292/O                          Sp12to4                      429               921  RISE       1
I__294/I                          Span4Mux_v                     0               921  RISE       1
I__294/O                          Span4Mux_v                   352              1273  RISE       1
I__296/I                          Span4Mux_v                     0              1273  RISE       1
I__296/O                          Span4Mux_v                   352              1624  RISE       1
I__299/I                          Span4Mux_v                     0              1624  RISE       1
I__299/O                          Span4Mux_v                   352              1976  RISE       1
I__303/I                          LocalMux                       0              1976  RISE       1
I__303/O                          LocalMux                     330              2306  RISE       1
I__312/I                          ClkMux                         0              2306  RISE       1
I__312/O                          ClkMux                       309              2616  RISE       1
sys_clk_cnt_212__i1_LC_1_8_3/clk  LogicCell40_SEQ_MODE_1000      0              2616  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
sys_clk_cnt_212__i1_LC_1_8_3/lcout  LogicCell40_SEQ_MODE_1000    541              3157  995971  RISE       4
I__269/I                            LocalMux                       0              3157  998397  RISE       1
I__269/O                            LocalMux                     330              3488  998397  RISE       1
I__273/I                            InMux                          0              3488  998397  RISE       1
I__273/O                            InMux                        260              3748  998397  RISE       1
sys_clk_cnt_212__i2_LC_1_8_0/in0    LogicCell40_SEQ_MODE_1000      0              3748  998397  RISE       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0     PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__291/I                          Odrv12                         0                 0  RISE       1
I__291/O                          Odrv12                       492               492  RISE       1
I__292/I                          Sp12to4                        0               492  RISE       1
I__292/O                          Sp12to4                      429               921  RISE       1
I__294/I                          Span4Mux_v                     0               921  RISE       1
I__294/O                          Span4Mux_v                   352              1273  RISE       1
I__296/I                          Span4Mux_v                     0              1273  RISE       1
I__296/O                          Span4Mux_v                   352              1624  RISE       1
I__299/I                          Span4Mux_v                     0              1624  RISE       1
I__299/O                          Span4Mux_v                   352              1976  RISE       1
I__303/I                          LocalMux                       0              1976  RISE       1
I__303/O                          LocalMux                     330              2306  RISE       1
I__312/I                          ClkMux                         0              2306  RISE       1
I__312/O                          ClkMux                       309              2616  RISE       1
sys_clk_cnt_212__i2_LC_1_8_0/clk  LogicCell40_SEQ_MODE_1000      0              2616  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi_clk_79_LC_3_10_0/lcout
Path End         : spi_clk_79_LC_3_10_0/in1
Capture Clock    : spi_clk_79_LC_3_10_0/clk
Setup Constraint : 1000000p
Path slack       : 998467p

Capture Clock Arrival Time (SPI_MASTER|CLK:R#2)   1000000
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2616
- Setup Time                                         -401
-----------------------------------------------   ------- 
End-of-path required time (ps)                    1002215

Launch Clock Arrival Time (SPI_MASTER|CLK:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        2616
+ Clock To Q                                      541
+ Data Path Delay                                 591
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    3748
 
Launch Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__291/I                       Odrv12                         0                 0  RISE       1
I__291/O                       Odrv12                       492               492  RISE       1
I__293/I                       Sp12to4                        0               492  RISE       1
I__293/O                       Sp12to4                      429               921  RISE       1
I__295/I                       Span4Mux_v                     0               921  RISE       1
I__295/O                       Span4Mux_v                   352              1273  RISE       1
I__297/I                       Span4Mux_v                     0              1273  RISE       1
I__297/O                       Span4Mux_v                   352              1624  RISE       1
I__301/I                       Span4Mux_v                     0              1624  RISE       1
I__301/O                       Span4Mux_v                   352              1976  RISE       1
I__309/I                       LocalMux                       0              1976  RISE       1
I__309/O                       LocalMux                     330              2306  RISE       1
I__318/I                       ClkMux                         0              2306  RISE       1
I__318/O                       ClkMux                       309              2616  RISE       1
spi_clk_79_LC_3_10_0/clk       LogicCell40_SEQ_MODE_1000      0              2616  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi_clk_79_LC_3_10_0/lcout  LogicCell40_SEQ_MODE_1000    541              3157  998467  RISE       2
I__337/I                    LocalMux                       0              3157  998467  RISE       1
I__337/O                    LocalMux                     330              3488  998467  RISE       1
I__339/I                    InMux                          0              3488  998467  RISE       1
I__339/O                    InMux                        260              3748  998467  RISE       1
spi_clk_79_LC_3_10_0/in1    LogicCell40_SEQ_MODE_1000      0              3748  998467  RISE       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__291/I                       Odrv12                         0                 0  RISE       1
I__291/O                       Odrv12                       492               492  RISE       1
I__293/I                       Sp12to4                        0               492  RISE       1
I__293/O                       Sp12to4                      429               921  RISE       1
I__295/I                       Span4Mux_v                     0               921  RISE       1
I__295/O                       Span4Mux_v                   352              1273  RISE       1
I__297/I                       Span4Mux_v                     0              1273  RISE       1
I__297/O                       Span4Mux_v                   352              1624  RISE       1
I__301/I                       Span4Mux_v                     0              1624  RISE       1
I__301/O                       Span4Mux_v                   352              1976  RISE       1
I__309/I                       LocalMux                       0              1976  RISE       1
I__309/O                       LocalMux                     330              2306  RISE       1
I__318/I                       ClkMux                         0              2306  RISE       1
I__318/O                       ClkMux                       309              2616  RISE       1
spi_clk_79_LC_3_10_0/clk       LogicCell40_SEQ_MODE_1000      0              2616  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : present_state_FSM_i4_LC_2_10_2/lcout
Path End         : DOUT_VLD_84_LC_1_9_6/in1
Capture Clock    : DOUT_VLD_84_LC_1_9_6/clk
Setup Constraint : 1000000p
Path slack       : 998467p

Capture Clock Arrival Time (SPI_MASTER|CLK:R#2)   1000000
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2616
- Setup Time                                         -401
-----------------------------------------------   ------- 
End-of-path required time (ps)                    1002215

Launch Clock Arrival Time (SPI_MASTER|CLK:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        2616
+ Clock To Q                                      541
+ Data Path Delay                                 591
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    3748
 
Launch Clock Path
pin name                            model name                 delay  cumulative delay  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0       PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__291/I                            Odrv12                         0                 0  RISE       1
I__291/O                            Odrv12                       492               492  RISE       1
I__293/I                            Sp12to4                        0               492  RISE       1
I__293/O                            Sp12to4                      429               921  RISE       1
I__295/I                            Span4Mux_v                     0               921  RISE       1
I__295/O                            Span4Mux_v                   352              1273  RISE       1
I__297/I                            Span4Mux_v                     0              1273  RISE       1
I__297/O                            Span4Mux_v                   352              1624  RISE       1
I__301/I                            Span4Mux_v                     0              1624  RISE       1
I__301/O                            Span4Mux_v                   352              1976  RISE       1
I__308/I                            LocalMux                       0              1976  RISE       1
I__308/O                            LocalMux                     330              2306  RISE       1
I__317/I                            ClkMux                         0              2306  RISE       1
I__317/O                            ClkMux                       309              2616  RISE       1
present_state_FSM_i4_LC_2_10_2/clk  LogicCell40_SEQ_MODE_1000      0              2616  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
present_state_FSM_i4_LC_2_10_2/lcout  LogicCell40_SEQ_MODE_1000    541              3157  998467  RISE       3
I__241/I                              LocalMux                       0              3157  998467  RISE       1
I__241/O                              LocalMux                     330              3488  998467  RISE       1
I__243/I                              InMux                          0              3488  998467  RISE       1
I__243/O                              InMux                        260              3748  998467  RISE       1
DOUT_VLD_84_LC_1_9_6/in1              LogicCell40_SEQ_MODE_1000      0              3748  998467  RISE       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__291/I                       Odrv12                         0                 0  RISE       1
I__291/O                       Odrv12                       492               492  RISE       1
I__292/I                       Sp12to4                        0               492  RISE       1
I__292/O                       Sp12to4                      429               921  RISE       1
I__294/I                       Span4Mux_v                     0               921  RISE       1
I__294/O                       Span4Mux_v                   352              1273  RISE       1
I__296/I                       Span4Mux_v                     0              1273  RISE       1
I__296/O                       Span4Mux_v                   352              1624  RISE       1
I__300/I                       Span4Mux_v                     0              1624  RISE       1
I__300/O                       Span4Mux_v                   352              1976  RISE       1
I__306/I                       LocalMux                       0              1976  RISE       1
I__306/O                       LocalMux                     330              2306  RISE       1
I__315/I                       ClkMux                         0              2306  RISE       1
I__315/O                       ClkMux                       309              2616  RISE       1
DOUT_VLD_84_LC_1_9_6/clk       LogicCell40_SEQ_MODE_1000      0              2616  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : shreg_i5_LC_1_10_5/lcout
Path End         : shreg_i6_LC_1_10_6/in1
Capture Clock    : shreg_i6_LC_1_10_6/clk
Setup Constraint : 1000000p
Path slack       : 998467p

Capture Clock Arrival Time (SPI_MASTER|CLK:R#2)   1000000
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2616
- Setup Time                                         -401
-----------------------------------------------   ------- 
End-of-path required time (ps)                    1002215

Launch Clock Arrival Time (SPI_MASTER|CLK:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        2616
+ Clock To Q                                      541
+ Data Path Delay                                 591
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    3748
 
Launch Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__291/I                       Odrv12                         0                 0  RISE       1
I__291/O                       Odrv12                       492               492  RISE       1
I__292/I                       Sp12to4                        0               492  RISE       1
I__292/O                       Sp12to4                      429               921  RISE       1
I__294/I                       Span4Mux_v                     0               921  RISE       1
I__294/O                       Span4Mux_v                   352              1273  RISE       1
I__296/I                       Span4Mux_v                     0              1273  RISE       1
I__296/O                       Span4Mux_v                   352              1624  RISE       1
I__299/I                       Span4Mux_v                     0              1624  RISE       1
I__299/O                       Span4Mux_v                   352              1976  RISE       1
I__304/I                       LocalMux                       0              1976  RISE       1
I__304/O                       LocalMux                     330              2306  RISE       1
I__313/I                       ClkMux                         0              2306  RISE       1
I__313/O                       ClkMux                       309              2616  RISE       1
shreg_i5_LC_1_10_5/clk         LogicCell40_SEQ_MODE_1000      0              2616  RISE       1

Data path
pin name                  model name                 delay  cumulative delay  slack  edge  Fanout
------------------------  -------------------------  -----  ----------------  -----  ----  ------
shreg_i5_LC_1_10_5/lcout  LogicCell40_SEQ_MODE_1000    541              3157  998467  RISE       2
I__168/I                  LocalMux                       0              3157  998467  RISE       1
I__168/O                  LocalMux                     330              3488  998467  RISE       1
I__170/I                  InMux                          0              3488  998467  RISE       1
I__170/O                  InMux                        260              3748  998467  RISE       1
shreg_i6_LC_1_10_6/in1    LogicCell40_SEQ_MODE_1000      0              3748  998467  RISE       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__291/I                       Odrv12                         0                 0  RISE       1
I__291/O                       Odrv12                       492               492  RISE       1
I__292/I                       Sp12to4                        0               492  RISE       1
I__292/O                       Sp12to4                      429               921  RISE       1
I__294/I                       Span4Mux_v                     0               921  RISE       1
I__294/O                       Span4Mux_v                   352              1273  RISE       1
I__296/I                       Span4Mux_v                     0              1273  RISE       1
I__296/O                       Span4Mux_v                   352              1624  RISE       1
I__299/I                       Span4Mux_v                     0              1624  RISE       1
I__299/O                       Span4Mux_v                   352              1976  RISE       1
I__304/I                       LocalMux                       0              1976  RISE       1
I__304/O                       LocalMux                     330              2306  RISE       1
I__313/I                       ClkMux                         0              2306  RISE       1
I__313/O                       ClkMux                       309              2616  RISE       1
shreg_i6_LC_1_10_6/clk         LogicCell40_SEQ_MODE_1000      0              2616  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : shreg_i3_LC_1_10_3/lcout
Path End         : shreg_i4_LC_1_10_4/in1
Capture Clock    : shreg_i4_LC_1_10_4/clk
Setup Constraint : 1000000p
Path slack       : 998467p

Capture Clock Arrival Time (SPI_MASTER|CLK:R#2)   1000000
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2616
- Setup Time                                         -401
-----------------------------------------------   ------- 
End-of-path required time (ps)                    1002215

Launch Clock Arrival Time (SPI_MASTER|CLK:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        2616
+ Clock To Q                                      541
+ Data Path Delay                                 591
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    3748
 
Launch Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__291/I                       Odrv12                         0                 0  RISE       1
I__291/O                       Odrv12                       492               492  RISE       1
I__292/I                       Sp12to4                        0               492  RISE       1
I__292/O                       Sp12to4                      429               921  RISE       1
I__294/I                       Span4Mux_v                     0               921  RISE       1
I__294/O                       Span4Mux_v                   352              1273  RISE       1
I__296/I                       Span4Mux_v                     0              1273  RISE       1
I__296/O                       Span4Mux_v                   352              1624  RISE       1
I__299/I                       Span4Mux_v                     0              1624  RISE       1
I__299/O                       Span4Mux_v                   352              1976  RISE       1
I__304/I                       LocalMux                       0              1976  RISE       1
I__304/O                       LocalMux                     330              2306  RISE       1
I__313/I                       ClkMux                         0              2306  RISE       1
I__313/O                       ClkMux                       309              2616  RISE       1
shreg_i3_LC_1_10_3/clk         LogicCell40_SEQ_MODE_1000      0              2616  RISE       1

Data path
pin name                  model name                 delay  cumulative delay  slack  edge  Fanout
------------------------  -------------------------  -----  ----------------  -----  ----  ------
shreg_i3_LC_1_10_3/lcout  LogicCell40_SEQ_MODE_1000    541              3157  998467  RISE       2
I__195/I                  LocalMux                       0              3157  998467  RISE       1
I__195/O                  LocalMux                     330              3488  998467  RISE       1
I__197/I                  InMux                          0              3488  998467  RISE       1
I__197/O                  InMux                        260              3748  998467  RISE       1
shreg_i4_LC_1_10_4/in1    LogicCell40_SEQ_MODE_1000      0              3748  998467  RISE       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__291/I                       Odrv12                         0                 0  RISE       1
I__291/O                       Odrv12                       492               492  RISE       1
I__292/I                       Sp12to4                        0               492  RISE       1
I__292/O                       Sp12to4                      429               921  RISE       1
I__294/I                       Span4Mux_v                     0               921  RISE       1
I__294/O                       Span4Mux_v                   352              1273  RISE       1
I__296/I                       Span4Mux_v                     0              1273  RISE       1
I__296/O                       Span4Mux_v                   352              1624  RISE       1
I__299/I                       Span4Mux_v                     0              1624  RISE       1
I__299/O                       Span4Mux_v                   352              1976  RISE       1
I__304/I                       LocalMux                       0              1976  RISE       1
I__304/O                       LocalMux                     330              2306  RISE       1
I__313/I                       ClkMux                         0              2306  RISE       1
I__313/O                       ClkMux                       309              2616  RISE       1
shreg_i4_LC_1_10_4/clk         LogicCell40_SEQ_MODE_1000      0              2616  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : shreg_i1_LC_1_10_1/lcout
Path End         : shreg_i2_LC_1_10_2/in1
Capture Clock    : shreg_i2_LC_1_10_2/clk
Setup Constraint : 1000000p
Path slack       : 998467p

Capture Clock Arrival Time (SPI_MASTER|CLK:R#2)   1000000
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2616
- Setup Time                                         -401
-----------------------------------------------   ------- 
End-of-path required time (ps)                    1002215

Launch Clock Arrival Time (SPI_MASTER|CLK:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        2616
+ Clock To Q                                      541
+ Data Path Delay                                 591
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    3748
 
Launch Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__291/I                       Odrv12                         0                 0  RISE       1
I__291/O                       Odrv12                       492               492  RISE       1
I__292/I                       Sp12to4                        0               492  RISE       1
I__292/O                       Sp12to4                      429               921  RISE       1
I__294/I                       Span4Mux_v                     0               921  RISE       1
I__294/O                       Span4Mux_v                   352              1273  RISE       1
I__296/I                       Span4Mux_v                     0              1273  RISE       1
I__296/O                       Span4Mux_v                   352              1624  RISE       1
I__299/I                       Span4Mux_v                     0              1624  RISE       1
I__299/O                       Span4Mux_v                   352              1976  RISE       1
I__304/I                       LocalMux                       0              1976  RISE       1
I__304/O                       LocalMux                     330              2306  RISE       1
I__313/I                       ClkMux                         0              2306  RISE       1
I__313/O                       ClkMux                       309              2616  RISE       1
shreg_i1_LC_1_10_1/clk         LogicCell40_SEQ_MODE_1000      0              2616  RISE       1

Data path
pin name                  model name                 delay  cumulative delay  slack  edge  Fanout
------------------------  -------------------------  -----  ----------------  -----  ----  ------
shreg_i1_LC_1_10_1/lcout  LogicCell40_SEQ_MODE_1000    541              3157  998467  RISE       2
I__81/I                   LocalMux                       0              3157  998467  RISE       1
I__81/O                   LocalMux                     330              3488  998467  RISE       1
I__83/I                   InMux                          0              3488  998467  RISE       1
I__83/O                   InMux                        260              3748  998467  RISE       1
shreg_i2_LC_1_10_2/in1    LogicCell40_SEQ_MODE_1000      0              3748  998467  RISE       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__291/I                       Odrv12                         0                 0  RISE       1
I__291/O                       Odrv12                       492               492  RISE       1
I__292/I                       Sp12to4                        0               492  RISE       1
I__292/O                       Sp12to4                      429               921  RISE       1
I__294/I                       Span4Mux_v                     0               921  RISE       1
I__294/O                       Span4Mux_v                   352              1273  RISE       1
I__296/I                       Span4Mux_v                     0              1273  RISE       1
I__296/O                       Span4Mux_v                   352              1624  RISE       1
I__299/I                       Span4Mux_v                     0              1624  RISE       1
I__299/O                       Span4Mux_v                   352              1976  RISE       1
I__304/I                       LocalMux                       0              1976  RISE       1
I__304/O                       LocalMux                     330              2306  RISE       1
I__313/I                       ClkMux                         0              2306  RISE       1
I__313/O                       ClkMux                       309              2616  RISE       1
shreg_i2_LC_1_10_2/clk         LogicCell40_SEQ_MODE_1000      0              2616  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : miso_reg_82_LC_1_9_4/lcout
Path End         : shreg_i0_LC_1_10_0/in1
Capture Clock    : shreg_i0_LC_1_10_0/clk
Setup Constraint : 1000000p
Path slack       : 998467p

Capture Clock Arrival Time (SPI_MASTER|CLK:R#2)   1000000
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2616
- Setup Time                                         -401
-----------------------------------------------   ------- 
End-of-path required time (ps)                    1002215

Launch Clock Arrival Time (SPI_MASTER|CLK:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        2616
+ Clock To Q                                      541
+ Data Path Delay                                 591
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    3748
 
Launch Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__291/I                       Odrv12                         0                 0  RISE       1
I__291/O                       Odrv12                       492               492  RISE       1
I__292/I                       Sp12to4                        0               492  RISE       1
I__292/O                       Sp12to4                      429               921  RISE       1
I__294/I                       Span4Mux_v                     0               921  RISE       1
I__294/O                       Span4Mux_v                   352              1273  RISE       1
I__296/I                       Span4Mux_v                     0              1273  RISE       1
I__296/O                       Span4Mux_v                   352              1624  RISE       1
I__300/I                       Span4Mux_v                     0              1624  RISE       1
I__300/O                       Span4Mux_v                   352              1976  RISE       1
I__306/I                       LocalMux                       0              1976  RISE       1
I__306/O                       LocalMux                     330              2306  RISE       1
I__315/I                       ClkMux                         0              2306  RISE       1
I__315/O                       ClkMux                       309              2616  RISE       1
miso_reg_82_LC_1_9_4/clk       LogicCell40_SEQ_MODE_1000      0              2616  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
miso_reg_82_LC_1_9_4/lcout  LogicCell40_SEQ_MODE_1000    541              3157  998397  RISE       2
I__105/I                    LocalMux                       0              3157  998467  RISE       1
I__105/O                    LocalMux                     330              3488  998467  RISE       1
I__107/I                    InMux                          0              3488  998467  RISE       1
I__107/O                    InMux                        260              3748  998467  RISE       1
shreg_i0_LC_1_10_0/in1      LogicCell40_SEQ_MODE_1000      0              3748  998467  RISE       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__291/I                       Odrv12                         0                 0  RISE       1
I__291/O                       Odrv12                       492               492  RISE       1
I__292/I                       Sp12to4                        0               492  RISE       1
I__292/O                       Sp12to4                      429               921  RISE       1
I__294/I                       Span4Mux_v                     0               921  RISE       1
I__294/O                       Span4Mux_v                   352              1273  RISE       1
I__296/I                       Span4Mux_v                     0              1273  RISE       1
I__296/O                       Span4Mux_v                   352              1624  RISE       1
I__299/I                       Span4Mux_v                     0              1624  RISE       1
I__299/O                       Span4Mux_v                   352              1976  RISE       1
I__304/I                       LocalMux                       0              1976  RISE       1
I__304/O                       LocalMux                     330              2306  RISE       1
I__313/I                       ClkMux                         0              2306  RISE       1
I__313/O                       ClkMux                       309              2616  RISE       1
shreg_i0_LC_1_10_0/clk         LogicCell40_SEQ_MODE_1000      0              2616  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : bit_cnt__i0_LC_3_10_1/lcout
Path End         : bit_cnt__i0_LC_3_10_1/in1
Capture Clock    : bit_cnt__i0_LC_3_10_1/clk
Setup Constraint : 1000000p
Path slack       : 998467p

Capture Clock Arrival Time (SPI_MASTER|CLK:R#2)   1000000
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2616
- Setup Time                                         -401
-----------------------------------------------   ------- 
End-of-path required time (ps)                    1002215

Launch Clock Arrival Time (SPI_MASTER|CLK:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        2616
+ Clock To Q                                      541
+ Data Path Delay                                 591
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    3748
 
Launch Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__291/I                       Odrv12                         0                 0  RISE       1
I__291/O                       Odrv12                       492               492  RISE       1
I__293/I                       Sp12to4                        0               492  RISE       1
I__293/O                       Sp12to4                      429               921  RISE       1
I__295/I                       Span4Mux_v                     0               921  RISE       1
I__295/O                       Span4Mux_v                   352              1273  RISE       1
I__297/I                       Span4Mux_v                     0              1273  RISE       1
I__297/O                       Span4Mux_v                   352              1624  RISE       1
I__301/I                       Span4Mux_v                     0              1624  RISE       1
I__301/O                       Span4Mux_v                   352              1976  RISE       1
I__309/I                       LocalMux                       0              1976  RISE       1
I__309/O                       LocalMux                     330              2306  RISE       1
I__318/I                       ClkMux                         0              2306  RISE       1
I__318/O                       ClkMux                       309              2616  RISE       1
bit_cnt__i0_LC_3_10_1/clk      LogicCell40_SEQ_MODE_1000      0              2616  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
bit_cnt__i0_LC_3_10_1/lcout  LogicCell40_SEQ_MODE_1000    541              3157  997356  RISE       4
I__323/I                     LocalMux                       0              3157  998467  RISE       1
I__323/O                     LocalMux                     330              3488  998467  RISE       1
I__326/I                     InMux                          0              3488  998467  RISE       1
I__326/O                     InMux                        260              3748  998467  RISE       1
bit_cnt__i0_LC_3_10_1/in1    LogicCell40_SEQ_MODE_1000      0              3748  998467  RISE       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__291/I                       Odrv12                         0                 0  RISE       1
I__291/O                       Odrv12                       492               492  RISE       1
I__293/I                       Sp12to4                        0               492  RISE       1
I__293/O                       Sp12to4                      429               921  RISE       1
I__295/I                       Span4Mux_v                     0               921  RISE       1
I__295/O                       Span4Mux_v                   352              1273  RISE       1
I__297/I                       Span4Mux_v                     0              1273  RISE       1
I__297/O                       Span4Mux_v                   352              1624  RISE       1
I__301/I                       Span4Mux_v                     0              1624  RISE       1
I__301/O                       Span4Mux_v                   352              1976  RISE       1
I__309/I                       LocalMux                       0              1976  RISE       1
I__309/O                       LocalMux                     330              2306  RISE       1
I__318/I                       ClkMux                         0              2306  RISE       1
I__318/O                       ClkMux                       309              2616  RISE       1
bit_cnt__i0_LC_3_10_1/clk      LogicCell40_SEQ_MODE_1000      0              2616  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : present_state_FSM_i2_LC_2_10_0/lcout
Path End         : miso_reg_82_LC_1_9_4/in2
Capture Clock    : miso_reg_82_LC_1_9_4/clk
Setup Constraint : 1000000p
Path slack       : 998495p

Capture Clock Arrival Time (SPI_MASTER|CLK:R#2)   1000000
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2616
- Setup Time                                         -373
-----------------------------------------------   ------- 
End-of-path required time (ps)                    1002243

Launch Clock Arrival Time (SPI_MASTER|CLK:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        2616
+ Clock To Q                                      541
+ Data Path Delay                                 591
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    3748
 
Launch Clock Path
pin name                            model name                 delay  cumulative delay  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0       PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__291/I                            Odrv12                         0                 0  RISE       1
I__291/O                            Odrv12                       492               492  RISE       1
I__293/I                            Sp12to4                        0               492  RISE       1
I__293/O                            Sp12to4                      429               921  RISE       1
I__295/I                            Span4Mux_v                     0               921  RISE       1
I__295/O                            Span4Mux_v                   352              1273  RISE       1
I__297/I                            Span4Mux_v                     0              1273  RISE       1
I__297/O                            Span4Mux_v                   352              1624  RISE       1
I__301/I                            Span4Mux_v                     0              1624  RISE       1
I__301/O                            Span4Mux_v                   352              1976  RISE       1
I__308/I                            LocalMux                       0              1976  RISE       1
I__308/O                            LocalMux                     330              2306  RISE       1
I__317/I                            ClkMux                         0              2306  RISE       1
I__317/O                            ClkMux                       309              2616  RISE       1
present_state_FSM_i2_LC_2_10_0/clk  LogicCell40_SEQ_MODE_1000      0              2616  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
present_state_FSM_i2_LC_2_10_0/lcout  LogicCell40_SEQ_MODE_1000    541              3157  996625  RISE       4
I__392/I                              LocalMux                       0              3157  998495  RISE       1
I__392/O                              LocalMux                     330              3488  998495  RISE       1
I__396/I                              InMux                          0              3488  998495  RISE       1
I__396/O                              InMux                        260              3748  998495  RISE       1
I__398/I                              CascadeMux                     0              3748  998495  RISE       1
I__398/O                              CascadeMux                     0              3748  998495  RISE       1
miso_reg_82_LC_1_9_4/in2              LogicCell40_SEQ_MODE_1000      0              3748  998495  RISE       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__291/I                       Odrv12                         0                 0  RISE       1
I__291/O                       Odrv12                       492               492  RISE       1
I__292/I                       Sp12to4                        0               492  RISE       1
I__292/O                       Sp12to4                      429               921  RISE       1
I__294/I                       Span4Mux_v                     0               921  RISE       1
I__294/O                       Span4Mux_v                   352              1273  RISE       1
I__296/I                       Span4Mux_v                     0              1273  RISE       1
I__296/O                       Span4Mux_v                   352              1624  RISE       1
I__300/I                       Span4Mux_v                     0              1624  RISE       1
I__300/O                       Span4Mux_v                   352              1976  RISE       1
I__306/I                       LocalMux                       0              1976  RISE       1
I__306/O                       LocalMux                     330              2306  RISE       1
I__315/I                       ClkMux                         0              2306  RISE       1
I__315/O                       ClkMux                       309              2616  RISE       1
miso_reg_82_LC_1_9_4/clk       LogicCell40_SEQ_MODE_1000      0              2616  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : present_state_FSM_i4_LC_2_10_2/lcout
Path End         : present_state_FSM_i4_LC_2_10_2/in2
Capture Clock    : present_state_FSM_i4_LC_2_10_2/clk
Setup Constraint : 1000000p
Path slack       : 998495p

Capture Clock Arrival Time (SPI_MASTER|CLK:R#2)   1000000
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2616
- Setup Time                                         -373
-----------------------------------------------   ------- 
End-of-path required time (ps)                    1002243

Launch Clock Arrival Time (SPI_MASTER|CLK:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        2616
+ Clock To Q                                      541
+ Data Path Delay                                 591
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    3748
 
Launch Clock Path
pin name                            model name                 delay  cumulative delay  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0       PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__291/I                            Odrv12                         0                 0  RISE       1
I__291/O                            Odrv12                       492               492  RISE       1
I__293/I                            Sp12to4                        0               492  RISE       1
I__293/O                            Sp12to4                      429               921  RISE       1
I__295/I                            Span4Mux_v                     0               921  RISE       1
I__295/O                            Span4Mux_v                   352              1273  RISE       1
I__297/I                            Span4Mux_v                     0              1273  RISE       1
I__297/O                            Span4Mux_v                   352              1624  RISE       1
I__301/I                            Span4Mux_v                     0              1624  RISE       1
I__301/O                            Span4Mux_v                   352              1976  RISE       1
I__308/I                            LocalMux                       0              1976  RISE       1
I__308/O                            LocalMux                     330              2306  RISE       1
I__317/I                            ClkMux                         0              2306  RISE       1
I__317/O                            ClkMux                       309              2616  RISE       1
present_state_FSM_i4_LC_2_10_2/clk  LogicCell40_SEQ_MODE_1000      0              2616  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
present_state_FSM_i4_LC_2_10_2/lcout  LogicCell40_SEQ_MODE_1000    541              3157  998467  RISE       3
I__242/I                              LocalMux                       0              3157  998495  RISE       1
I__242/O                              LocalMux                     330              3488  998495  RISE       1
I__245/I                              InMux                          0              3488  998495  RISE       1
I__245/O                              InMux                        260              3748  998495  RISE       1
I__247/I                              CascadeMux                     0              3748  998495  RISE       1
I__247/O                              CascadeMux                     0              3748  998495  RISE       1
present_state_FSM_i4_LC_2_10_2/in2    LogicCell40_SEQ_MODE_1000      0              3748  998495  RISE       1

Capture Clock Path
pin name                            model name                 delay  cumulative delay  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0       PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__291/I                            Odrv12                         0                 0  RISE       1
I__291/O                            Odrv12                       492               492  RISE       1
I__293/I                            Sp12to4                        0               492  RISE       1
I__293/O                            Sp12to4                      429               921  RISE       1
I__295/I                            Span4Mux_v                     0               921  RISE       1
I__295/O                            Span4Mux_v                   352              1273  RISE       1
I__297/I                            Span4Mux_v                     0              1273  RISE       1
I__297/O                            Span4Mux_v                   352              1624  RISE       1
I__301/I                            Span4Mux_v                     0              1624  RISE       1
I__301/O                            Span4Mux_v                   352              1976  RISE       1
I__308/I                            LocalMux                       0              1976  RISE       1
I__308/O                            LocalMux                     330              2306  RISE       1
I__317/I                            ClkMux                         0              2306  RISE       1
I__317/O                            ClkMux                       309              2616  RISE       1
present_state_FSM_i4_LC_2_10_2/clk  LogicCell40_SEQ_MODE_1000      0              2616  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : present_state_FSM_i4_LC_2_10_2/lcout
Path End         : present_state_FSM_i5_LC_1_9_1/in2
Capture Clock    : present_state_FSM_i5_LC_1_9_1/clk
Setup Constraint : 1000000p
Path slack       : 998495p

Capture Clock Arrival Time (SPI_MASTER|CLK:R#2)   1000000
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2616
- Setup Time                                         -373
-----------------------------------------------   ------- 
End-of-path required time (ps)                    1002243

Launch Clock Arrival Time (SPI_MASTER|CLK:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        2616
+ Clock To Q                                      541
+ Data Path Delay                                 591
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    3748
 
Launch Clock Path
pin name                            model name                 delay  cumulative delay  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0       PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__291/I                            Odrv12                         0                 0  RISE       1
I__291/O                            Odrv12                       492               492  RISE       1
I__293/I                            Sp12to4                        0               492  RISE       1
I__293/O                            Sp12to4                      429               921  RISE       1
I__295/I                            Span4Mux_v                     0               921  RISE       1
I__295/O                            Span4Mux_v                   352              1273  RISE       1
I__297/I                            Span4Mux_v                     0              1273  RISE       1
I__297/O                            Span4Mux_v                   352              1624  RISE       1
I__301/I                            Span4Mux_v                     0              1624  RISE       1
I__301/O                            Span4Mux_v                   352              1976  RISE       1
I__308/I                            LocalMux                       0              1976  RISE       1
I__308/O                            LocalMux                     330              2306  RISE       1
I__317/I                            ClkMux                         0              2306  RISE       1
I__317/O                            ClkMux                       309              2616  RISE       1
present_state_FSM_i4_LC_2_10_2/clk  LogicCell40_SEQ_MODE_1000      0              2616  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
present_state_FSM_i4_LC_2_10_2/lcout  LogicCell40_SEQ_MODE_1000    541              3157  998467  RISE       3
I__241/I                              LocalMux                       0              3157  998467  RISE       1
I__241/O                              LocalMux                     330              3488  998467  RISE       1
I__244/I                              InMux                          0              3488  998495  RISE       1
I__244/O                              InMux                        260              3748  998495  RISE       1
I__246/I                              CascadeMux                     0              3748  998495  RISE       1
I__246/O                              CascadeMux                     0              3748  998495  RISE       1
present_state_FSM_i5_LC_1_9_1/in2     LogicCell40_SEQ_MODE_1000      0              3748  998495  RISE       1

Capture Clock Path
pin name                           model name                 delay  cumulative delay  edge  Fanout
---------------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0      PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__291/I                           Odrv12                         0                 0  RISE       1
I__291/O                           Odrv12                       492               492  RISE       1
I__292/I                           Sp12to4                        0               492  RISE       1
I__292/O                           Sp12to4                      429               921  RISE       1
I__294/I                           Span4Mux_v                     0               921  RISE       1
I__294/O                           Span4Mux_v                   352              1273  RISE       1
I__296/I                           Span4Mux_v                     0              1273  RISE       1
I__296/O                           Span4Mux_v                   352              1624  RISE       1
I__300/I                           Span4Mux_v                     0              1624  RISE       1
I__300/O                           Span4Mux_v                   352              1976  RISE       1
I__306/I                           LocalMux                       0              1976  RISE       1
I__306/O                           LocalMux                     330              2306  RISE       1
I__315/I                           ClkMux                         0              2306  RISE       1
I__315/O                           ClkMux                       309              2616  RISE       1
present_state_FSM_i5_LC_1_9_1/clk  LogicCell40_SEQ_MODE_1000      0              2616  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : present_state_FSM_i3_LC_2_9_6/lcout
Path End         : present_state_FSM_i3_LC_2_9_6/in2
Capture Clock    : present_state_FSM_i3_LC_2_9_6/clk
Setup Constraint : 1000000p
Path slack       : 998495p

Capture Clock Arrival Time (SPI_MASTER|CLK:R#2)   1000000
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2616
- Setup Time                                         -373
-----------------------------------------------   ------- 
End-of-path required time (ps)                    1002243

Launch Clock Arrival Time (SPI_MASTER|CLK:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        2616
+ Clock To Q                                      541
+ Data Path Delay                                 591
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    3748
 
Launch Clock Path
pin name                           model name                 delay  cumulative delay  edge  Fanout
---------------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0      PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__291/I                           Odrv12                         0                 0  RISE       1
I__291/O                           Odrv12                       492               492  RISE       1
I__293/I                           Sp12to4                        0               492  RISE       1
I__293/O                           Sp12to4                      429               921  RISE       1
I__295/I                           Span4Mux_v                     0               921  RISE       1
I__295/O                           Span4Mux_v                   352              1273  RISE       1
I__298/I                           Span4Mux_v                     0              1273  RISE       1
I__298/O                           Span4Mux_v                   352              1624  RISE       1
I__302/I                           Span4Mux_v                     0              1624  RISE       1
I__302/O                           Span4Mux_v                   352              1976  RISE       1
I__310/I                           LocalMux                       0              1976  RISE       1
I__310/O                           LocalMux                     330              2306  RISE       1
I__319/I                           ClkMux                         0              2306  RISE       1
I__319/O                           ClkMux                       309              2616  RISE       1
present_state_FSM_i3_LC_2_9_6/clk  LogicCell40_SEQ_MODE_1000      0              2616  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
present_state_FSM_i3_LC_2_9_6/lcout  LogicCell40_SEQ_MODE_1000    541              3157  996519  RISE       5
I__382/I                             LocalMux                       0              3157  997476  RISE       1
I__382/O                             LocalMux                     330              3488  997476  RISE       1
I__387/I                             InMux                          0              3488  998495  RISE       1
I__387/O                             InMux                        260              3748  998495  RISE       1
I__389/I                             CascadeMux                     0              3748  998495  RISE       1
I__389/O                             CascadeMux                     0              3748  998495  RISE       1
present_state_FSM_i3_LC_2_9_6/in2    LogicCell40_SEQ_MODE_1000      0              3748  998495  RISE       1

Capture Clock Path
pin name                           model name                 delay  cumulative delay  edge  Fanout
---------------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0      PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__291/I                           Odrv12                         0                 0  RISE       1
I__291/O                           Odrv12                       492               492  RISE       1
I__293/I                           Sp12to4                        0               492  RISE       1
I__293/O                           Sp12to4                      429               921  RISE       1
I__295/I                           Span4Mux_v                     0               921  RISE       1
I__295/O                           Span4Mux_v                   352              1273  RISE       1
I__298/I                           Span4Mux_v                     0              1273  RISE       1
I__298/O                           Span4Mux_v                   352              1624  RISE       1
I__302/I                           Span4Mux_v                     0              1624  RISE       1
I__302/O                           Span4Mux_v                   352              1976  RISE       1
I__310/I                           LocalMux                       0              1976  RISE       1
I__310/O                           LocalMux                     330              2306  RISE       1
I__319/I                           ClkMux                         0              2306  RISE       1
I__319/O                           ClkMux                       309              2616  RISE       1
present_state_FSM_i3_LC_2_9_6/clk  LogicCell40_SEQ_MODE_1000      0              2616  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : shreg_i6_LC_1_10_6/lcout
Path End         : shreg_i7_LC_1_10_7/in3
Capture Clock    : shreg_i7_LC_1_10_7/clk
Setup Constraint : 1000000p
Path slack       : 998593p

Capture Clock Arrival Time (SPI_MASTER|CLK:R#2)   1000000
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2616
- Setup Time                                         -274
-----------------------------------------------   ------- 
End-of-path required time (ps)                    1002341

Launch Clock Arrival Time (SPI_MASTER|CLK:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        2616
+ Clock To Q                                      541
+ Data Path Delay                                 591
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    3748
 
Launch Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__291/I                       Odrv12                         0                 0  RISE       1
I__291/O                       Odrv12                       492               492  RISE       1
I__292/I                       Sp12to4                        0               492  RISE       1
I__292/O                       Sp12to4                      429               921  RISE       1
I__294/I                       Span4Mux_v                     0               921  RISE       1
I__294/O                       Span4Mux_v                   352              1273  RISE       1
I__296/I                       Span4Mux_v                     0              1273  RISE       1
I__296/O                       Span4Mux_v                   352              1624  RISE       1
I__299/I                       Span4Mux_v                     0              1624  RISE       1
I__299/O                       Span4Mux_v                   352              1976  RISE       1
I__304/I                       LocalMux                       0              1976  RISE       1
I__304/O                       LocalMux                     330              2306  RISE       1
I__313/I                       ClkMux                         0              2306  RISE       1
I__313/O                       ClkMux                       309              2616  RISE       1
shreg_i6_LC_1_10_6/clk         LogicCell40_SEQ_MODE_1000      0              2616  RISE       1

Data path
pin name                  model name                 delay  cumulative delay  slack  edge  Fanout
------------------------  -------------------------  -----  ----------------  -----  ----  ------
shreg_i6_LC_1_10_6/lcout  LogicCell40_SEQ_MODE_1000    541              3157  998594  RISE       2
I__154/I                  LocalMux                       0              3157  998594  RISE       1
I__154/O                  LocalMux                     330              3488  998594  RISE       1
I__156/I                  InMux                          0              3488  998594  RISE       1
I__156/O                  InMux                        260              3748  998594  RISE       1
shreg_i7_LC_1_10_7/in3    LogicCell40_SEQ_MODE_1000      0              3748  998594  RISE       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__291/I                       Odrv12                         0                 0  RISE       1
I__291/O                       Odrv12                       492               492  RISE       1
I__292/I                       Sp12to4                        0               492  RISE       1
I__292/O                       Sp12to4                      429               921  RISE       1
I__294/I                       Span4Mux_v                     0               921  RISE       1
I__294/O                       Span4Mux_v                   352              1273  RISE       1
I__296/I                       Span4Mux_v                     0              1273  RISE       1
I__296/O                       Span4Mux_v                   352              1624  RISE       1
I__299/I                       Span4Mux_v                     0              1624  RISE       1
I__299/O                       Span4Mux_v                   352              1976  RISE       1
I__304/I                       LocalMux                       0              1976  RISE       1
I__304/O                       LocalMux                     330              2306  RISE       1
I__313/I                       ClkMux                         0              2306  RISE       1
I__313/O                       ClkMux                       309              2616  RISE       1
shreg_i7_LC_1_10_7/clk         LogicCell40_SEQ_MODE_1000      0              2616  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : shreg_i4_LC_1_10_4/lcout
Path End         : shreg_i5_LC_1_10_5/in3
Capture Clock    : shreg_i5_LC_1_10_5/clk
Setup Constraint : 1000000p
Path slack       : 998593p

Capture Clock Arrival Time (SPI_MASTER|CLK:R#2)   1000000
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2616
- Setup Time                                         -274
-----------------------------------------------   ------- 
End-of-path required time (ps)                    1002341

Launch Clock Arrival Time (SPI_MASTER|CLK:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        2616
+ Clock To Q                                      541
+ Data Path Delay                                 591
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    3748
 
Launch Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__291/I                       Odrv12                         0                 0  RISE       1
I__291/O                       Odrv12                       492               492  RISE       1
I__292/I                       Sp12to4                        0               492  RISE       1
I__292/O                       Sp12to4                      429               921  RISE       1
I__294/I                       Span4Mux_v                     0               921  RISE       1
I__294/O                       Span4Mux_v                   352              1273  RISE       1
I__296/I                       Span4Mux_v                     0              1273  RISE       1
I__296/O                       Span4Mux_v                   352              1624  RISE       1
I__299/I                       Span4Mux_v                     0              1624  RISE       1
I__299/O                       Span4Mux_v                   352              1976  RISE       1
I__304/I                       LocalMux                       0              1976  RISE       1
I__304/O                       LocalMux                     330              2306  RISE       1
I__313/I                       ClkMux                         0              2306  RISE       1
I__313/O                       ClkMux                       309              2616  RISE       1
shreg_i4_LC_1_10_4/clk         LogicCell40_SEQ_MODE_1000      0              2616  RISE       1

Data path
pin name                  model name                 delay  cumulative delay  slack  edge  Fanout
------------------------  -------------------------  -----  ----------------  -----  ----  ------
shreg_i4_LC_1_10_4/lcout  LogicCell40_SEQ_MODE_1000    541              3157  998594  RISE       2
I__183/I                  LocalMux                       0              3157  998594  RISE       1
I__183/O                  LocalMux                     330              3488  998594  RISE       1
I__185/I                  InMux                          0              3488  998594  RISE       1
I__185/O                  InMux                        260              3748  998594  RISE       1
shreg_i5_LC_1_10_5/in3    LogicCell40_SEQ_MODE_1000      0              3748  998594  RISE       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__291/I                       Odrv12                         0                 0  RISE       1
I__291/O                       Odrv12                       492               492  RISE       1
I__292/I                       Sp12to4                        0               492  RISE       1
I__292/O                       Sp12to4                      429               921  RISE       1
I__294/I                       Span4Mux_v                     0               921  RISE       1
I__294/O                       Span4Mux_v                   352              1273  RISE       1
I__296/I                       Span4Mux_v                     0              1273  RISE       1
I__296/O                       Span4Mux_v                   352              1624  RISE       1
I__299/I                       Span4Mux_v                     0              1624  RISE       1
I__299/O                       Span4Mux_v                   352              1976  RISE       1
I__304/I                       LocalMux                       0              1976  RISE       1
I__304/O                       LocalMux                     330              2306  RISE       1
I__313/I                       ClkMux                         0              2306  RISE       1
I__313/O                       ClkMux                       309              2616  RISE       1
shreg_i5_LC_1_10_5/clk         LogicCell40_SEQ_MODE_1000      0              2616  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : shreg_i2_LC_1_10_2/lcout
Path End         : shreg_i3_LC_1_10_3/in3
Capture Clock    : shreg_i3_LC_1_10_3/clk
Setup Constraint : 1000000p
Path slack       : 998593p

Capture Clock Arrival Time (SPI_MASTER|CLK:R#2)   1000000
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2616
- Setup Time                                         -274
-----------------------------------------------   ------- 
End-of-path required time (ps)                    1002341

Launch Clock Arrival Time (SPI_MASTER|CLK:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        2616
+ Clock To Q                                      541
+ Data Path Delay                                 591
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    3748
 
Launch Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__291/I                       Odrv12                         0                 0  RISE       1
I__291/O                       Odrv12                       492               492  RISE       1
I__292/I                       Sp12to4                        0               492  RISE       1
I__292/O                       Sp12to4                      429               921  RISE       1
I__294/I                       Span4Mux_v                     0               921  RISE       1
I__294/O                       Span4Mux_v                   352              1273  RISE       1
I__296/I                       Span4Mux_v                     0              1273  RISE       1
I__296/O                       Span4Mux_v                   352              1624  RISE       1
I__299/I                       Span4Mux_v                     0              1624  RISE       1
I__299/O                       Span4Mux_v                   352              1976  RISE       1
I__304/I                       LocalMux                       0              1976  RISE       1
I__304/O                       LocalMux                     330              2306  RISE       1
I__313/I                       ClkMux                         0              2306  RISE       1
I__313/O                       ClkMux                       309              2616  RISE       1
shreg_i2_LC_1_10_2/clk         LogicCell40_SEQ_MODE_1000      0              2616  RISE       1

Data path
pin name                  model name                 delay  cumulative delay  slack  edge  Fanout
------------------------  -------------------------  -----  ----------------  -----  ----  ------
shreg_i2_LC_1_10_2/lcout  LogicCell40_SEQ_MODE_1000    541              3157  998594  RISE       2
I__71/I                   LocalMux                       0              3157  998594  RISE       1
I__71/O                   LocalMux                     330              3488  998594  RISE       1
I__73/I                   InMux                          0              3488  998594  RISE       1
I__73/O                   InMux                        260              3748  998594  RISE       1
shreg_i3_LC_1_10_3/in3    LogicCell40_SEQ_MODE_1000      0              3748  998594  RISE       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__291/I                       Odrv12                         0                 0  RISE       1
I__291/O                       Odrv12                       492               492  RISE       1
I__292/I                       Sp12to4                        0               492  RISE       1
I__292/O                       Sp12to4                      429               921  RISE       1
I__294/I                       Span4Mux_v                     0               921  RISE       1
I__294/O                       Span4Mux_v                   352              1273  RISE       1
I__296/I                       Span4Mux_v                     0              1273  RISE       1
I__296/O                       Span4Mux_v                   352              1624  RISE       1
I__299/I                       Span4Mux_v                     0              1624  RISE       1
I__299/O                       Span4Mux_v                   352              1976  RISE       1
I__304/I                       LocalMux                       0              1976  RISE       1
I__304/O                       LocalMux                     330              2306  RISE       1
I__313/I                       ClkMux                         0              2306  RISE       1
I__313/O                       ClkMux                       309              2616  RISE       1
shreg_i3_LC_1_10_3/clk         LogicCell40_SEQ_MODE_1000      0              2616  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : shreg_i0_LC_1_10_0/lcout
Path End         : shreg_i1_LC_1_10_1/in3
Capture Clock    : shreg_i1_LC_1_10_1/clk
Setup Constraint : 1000000p
Path slack       : 998593p

Capture Clock Arrival Time (SPI_MASTER|CLK:R#2)   1000000
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2616
- Setup Time                                         -274
-----------------------------------------------   ------- 
End-of-path required time (ps)                    1002341

Launch Clock Arrival Time (SPI_MASTER|CLK:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        2616
+ Clock To Q                                      541
+ Data Path Delay                                 591
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    3748
 
Launch Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__291/I                       Odrv12                         0                 0  RISE       1
I__291/O                       Odrv12                       492               492  RISE       1
I__292/I                       Sp12to4                        0               492  RISE       1
I__292/O                       Sp12to4                      429               921  RISE       1
I__294/I                       Span4Mux_v                     0               921  RISE       1
I__294/O                       Span4Mux_v                   352              1273  RISE       1
I__296/I                       Span4Mux_v                     0              1273  RISE       1
I__296/O                       Span4Mux_v                   352              1624  RISE       1
I__299/I                       Span4Mux_v                     0              1624  RISE       1
I__299/O                       Span4Mux_v                   352              1976  RISE       1
I__304/I                       LocalMux                       0              1976  RISE       1
I__304/O                       LocalMux                     330              2306  RISE       1
I__313/I                       ClkMux                         0              2306  RISE       1
I__313/O                       ClkMux                       309              2616  RISE       1
shreg_i0_LC_1_10_0/clk         LogicCell40_SEQ_MODE_1000      0              2616  RISE       1

Data path
pin name                  model name                 delay  cumulative delay  slack  edge  Fanout
------------------------  -------------------------  -----  ----------------  -----  ----  ------
shreg_i0_LC_1_10_0/lcout  LogicCell40_SEQ_MODE_1000    541              3157  998594  RISE       2
I__92/I                   LocalMux                       0              3157  998594  RISE       1
I__92/O                   LocalMux                     330              3488  998594  RISE       1
I__94/I                   InMux                          0              3488  998594  RISE       1
I__94/O                   InMux                        260              3748  998594  RISE       1
shreg_i1_LC_1_10_1/in3    LogicCell40_SEQ_MODE_1000      0              3748  998594  RISE       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__291/I                       Odrv12                         0                 0  RISE       1
I__291/O                       Odrv12                       492               492  RISE       1
I__292/I                       Sp12to4                        0               492  RISE       1
I__292/O                       Sp12to4                      429               921  RISE       1
I__294/I                       Span4Mux_v                     0               921  RISE       1
I__294/O                       Span4Mux_v                   352              1273  RISE       1
I__296/I                       Span4Mux_v                     0              1273  RISE       1
I__296/O                       Span4Mux_v                   352              1624  RISE       1
I__299/I                       Span4Mux_v                     0              1624  RISE       1
I__299/O                       Span4Mux_v                   352              1976  RISE       1
I__304/I                       LocalMux                       0              1976  RISE       1
I__304/O                       LocalMux                     330              2306  RISE       1
I__313/I                       ClkMux                         0              2306  RISE       1
I__313/O                       ClkMux                       309              2616  RISE       1
shreg_i1_LC_1_10_1/clk         LogicCell40_SEQ_MODE_1000      0              2616  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : present_state_FSM_i5_LC_1_9_1/lcout
Path End         : present_state_FSM_i5_LC_1_9_1/in3
Capture Clock    : present_state_FSM_i5_LC_1_9_1/clk
Setup Constraint : 1000000p
Path slack       : 998593p

Capture Clock Arrival Time (SPI_MASTER|CLK:R#2)   1000000
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2616
- Setup Time                                         -274
-----------------------------------------------   ------- 
End-of-path required time (ps)                    1002341

Launch Clock Arrival Time (SPI_MASTER|CLK:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        2616
+ Clock To Q                                      541
+ Data Path Delay                                 591
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    3748
 
Launch Clock Path
pin name                           model name                 delay  cumulative delay  edge  Fanout
---------------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0      PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__291/I                           Odrv12                         0                 0  RISE       1
I__291/O                           Odrv12                       492               492  RISE       1
I__292/I                           Sp12to4                        0               492  RISE       1
I__292/O                           Sp12to4                      429               921  RISE       1
I__294/I                           Span4Mux_v                     0               921  RISE       1
I__294/O                           Span4Mux_v                   352              1273  RISE       1
I__296/I                           Span4Mux_v                     0              1273  RISE       1
I__296/O                           Span4Mux_v                   352              1624  RISE       1
I__300/I                           Span4Mux_v                     0              1624  RISE       1
I__300/O                           Span4Mux_v                   352              1976  RISE       1
I__306/I                           LocalMux                       0              1976  RISE       1
I__306/O                           LocalMux                     330              2306  RISE       1
I__315/I                           ClkMux                         0              2306  RISE       1
I__315/O                           ClkMux                       309              2616  RISE       1
present_state_FSM_i5_LC_1_9_1/clk  LogicCell40_SEQ_MODE_1000      0              2616  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
present_state_FSM_i5_LC_1_9_1/lcout  LogicCell40_SEQ_MODE_1000    541              3157  997602  RISE       3
I__264/I                             LocalMux                       0              3157  998594  RISE       1
I__264/O                             LocalMux                     330              3488  998594  RISE       1
I__266/I                             InMux                          0              3488  998594  RISE       1
I__266/O                             InMux                        260              3748  998594  RISE       1
present_state_FSM_i5_LC_1_9_1/in3    LogicCell40_SEQ_MODE_1000      0              3748  998594  RISE       1

Capture Clock Path
pin name                           model name                 delay  cumulative delay  edge  Fanout
---------------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0      PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__291/I                           Odrv12                         0                 0  RISE       1
I__291/O                           Odrv12                       492               492  RISE       1
I__292/I                           Sp12to4                        0               492  RISE       1
I__292/O                           Sp12to4                      429               921  RISE       1
I__294/I                           Span4Mux_v                     0               921  RISE       1
I__294/O                           Span4Mux_v                   352              1273  RISE       1
I__296/I                           Span4Mux_v                     0              1273  RISE       1
I__296/O                           Span4Mux_v                   352              1624  RISE       1
I__300/I                           Span4Mux_v                     0              1624  RISE       1
I__300/O                           Span4Mux_v                   352              1976  RISE       1
I__306/I                           LocalMux                       0              1976  RISE       1
I__306/O                           LocalMux                     330              2306  RISE       1
I__315/I                           ClkMux                         0              2306  RISE       1
I__315/O                           ClkMux                       309              2616  RISE       1
present_state_FSM_i5_LC_1_9_1/clk  LogicCell40_SEQ_MODE_1000      0              2616  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sys_clk_cnt_212__i2_LC_1_8_0/lcout
Path End         : sys_clk_cnt_212__i2_LC_1_8_0/in3
Capture Clock    : sys_clk_cnt_212__i2_LC_1_8_0/clk
Setup Constraint : 1000000p
Path slack       : 998593p

Capture Clock Arrival Time (SPI_MASTER|CLK:R#2)   1000000
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2616
- Setup Time                                         -274
-----------------------------------------------   ------- 
End-of-path required time (ps)                    1002341

Launch Clock Arrival Time (SPI_MASTER|CLK:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        2616
+ Clock To Q                                      541
+ Data Path Delay                                 591
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    3748
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0     PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__291/I                          Odrv12                         0                 0  RISE       1
I__291/O                          Odrv12                       492               492  RISE       1
I__292/I                          Sp12to4                        0               492  RISE       1
I__292/O                          Sp12to4                      429               921  RISE       1
I__294/I                          Span4Mux_v                     0               921  RISE       1
I__294/O                          Span4Mux_v                   352              1273  RISE       1
I__296/I                          Span4Mux_v                     0              1273  RISE       1
I__296/O                          Span4Mux_v                   352              1624  RISE       1
I__299/I                          Span4Mux_v                     0              1624  RISE       1
I__299/O                          Span4Mux_v                   352              1976  RISE       1
I__303/I                          LocalMux                       0              1976  RISE       1
I__303/O                          LocalMux                     330              2306  RISE       1
I__312/I                          ClkMux                         0              2306  RISE       1
I__312/O                          ClkMux                       309              2616  RISE       1
sys_clk_cnt_212__i2_LC_1_8_0/clk  LogicCell40_SEQ_MODE_1000      0              2616  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
sys_clk_cnt_212__i2_LC_1_8_0/lcout  LogicCell40_SEQ_MODE_1000    541              3157  995887  RISE       3
I__259/I                            LocalMux                       0              3157  998594  RISE       1
I__259/O                            LocalMux                     330              3488  998594  RISE       1
I__262/I                            InMux                          0              3488  998594  RISE       1
I__262/O                            InMux                        260              3748  998594  RISE       1
sys_clk_cnt_212__i2_LC_1_8_0/in3    LogicCell40_SEQ_MODE_1000      0              3748  998594  RISE       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0     PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__291/I                          Odrv12                         0                 0  RISE       1
I__291/O                          Odrv12                       492               492  RISE       1
I__292/I                          Sp12to4                        0               492  RISE       1
I__292/O                          Sp12to4                      429               921  RISE       1
I__294/I                          Span4Mux_v                     0               921  RISE       1
I__294/O                          Span4Mux_v                   352              1273  RISE       1
I__296/I                          Span4Mux_v                     0              1273  RISE       1
I__296/O                          Span4Mux_v                   352              1624  RISE       1
I__299/I                          Span4Mux_v                     0              1624  RISE       1
I__299/O                          Span4Mux_v                   352              1976  RISE       1
I__303/I                          LocalMux                       0              1976  RISE       1
I__303/O                          LocalMux                     330              2306  RISE       1
I__312/I                          ClkMux                         0              2306  RISE       1
I__312/O                          ClkMux                       309              2616  RISE       1
sys_clk_cnt_212__i2_LC_1_8_0/clk  LogicCell40_SEQ_MODE_1000      0              2616  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sys_clk_cnt_212__i1_LC_1_8_3/lcout
Path End         : sys_clk_cnt_212__i1_LC_1_8_3/in3
Capture Clock    : sys_clk_cnt_212__i1_LC_1_8_3/clk
Setup Constraint : 1000000p
Path slack       : 998593p

Capture Clock Arrival Time (SPI_MASTER|CLK:R#2)   1000000
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2616
- Setup Time                                         -274
-----------------------------------------------   ------- 
End-of-path required time (ps)                    1002341

Launch Clock Arrival Time (SPI_MASTER|CLK:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        2616
+ Clock To Q                                      541
+ Data Path Delay                                 591
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    3748
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0     PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__291/I                          Odrv12                         0                 0  RISE       1
I__291/O                          Odrv12                       492               492  RISE       1
I__292/I                          Sp12to4                        0               492  RISE       1
I__292/O                          Sp12to4                      429               921  RISE       1
I__294/I                          Span4Mux_v                     0               921  RISE       1
I__294/O                          Span4Mux_v                   352              1273  RISE       1
I__296/I                          Span4Mux_v                     0              1273  RISE       1
I__296/O                          Span4Mux_v                   352              1624  RISE       1
I__299/I                          Span4Mux_v                     0              1624  RISE       1
I__299/O                          Span4Mux_v                   352              1976  RISE       1
I__303/I                          LocalMux                       0              1976  RISE       1
I__303/O                          LocalMux                     330              2306  RISE       1
I__312/I                          ClkMux                         0              2306  RISE       1
I__312/O                          ClkMux                       309              2616  RISE       1
sys_clk_cnt_212__i1_LC_1_8_3/clk  LogicCell40_SEQ_MODE_1000      0              2616  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
sys_clk_cnt_212__i1_LC_1_8_3/lcout  LogicCell40_SEQ_MODE_1000    541              3157  995971  RISE       4
I__269/I                            LocalMux                       0              3157  998397  RISE       1
I__269/O                            LocalMux                     330              3488  998397  RISE       1
I__272/I                            InMux                          0              3488  998594  RISE       1
I__272/O                            InMux                        260              3748  998594  RISE       1
sys_clk_cnt_212__i1_LC_1_8_3/in3    LogicCell40_SEQ_MODE_1000      0              3748  998594  RISE       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0     PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__291/I                          Odrv12                         0                 0  RISE       1
I__291/O                          Odrv12                       492               492  RISE       1
I__292/I                          Sp12to4                        0               492  RISE       1
I__292/O                          Sp12to4                      429               921  RISE       1
I__294/I                          Span4Mux_v                     0               921  RISE       1
I__294/O                          Span4Mux_v                   352              1273  RISE       1
I__296/I                          Span4Mux_v                     0              1273  RISE       1
I__296/O                          Span4Mux_v                   352              1624  RISE       1
I__299/I                          Span4Mux_v                     0              1624  RISE       1
I__299/O                          Span4Mux_v                   352              1976  RISE       1
I__303/I                          LocalMux                       0              1976  RISE       1
I__303/O                          LocalMux                     330              2306  RISE       1
I__312/I                          ClkMux                         0              2306  RISE       1
I__312/O                          ClkMux                       309              2616  RISE       1
sys_clk_cnt_212__i1_LC_1_8_3/clk  LogicCell40_SEQ_MODE_1000      0              2616  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : bit_cnt__i1_LC_2_8_1/lcout
Path End         : bit_cnt__i1_LC_2_8_1/in3
Capture Clock    : bit_cnt__i1_LC_2_8_1/clk
Setup Constraint : 1000000p
Path slack       : 998593p

Capture Clock Arrival Time (SPI_MASTER|CLK:R#2)   1000000
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2616
- Setup Time                                         -274
-----------------------------------------------   ------- 
End-of-path required time (ps)                    1002341

Launch Clock Arrival Time (SPI_MASTER|CLK:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        2616
+ Clock To Q                                      541
+ Data Path Delay                                 591
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    3748
 
Launch Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__291/I                       Odrv12                         0                 0  RISE       1
I__291/O                       Odrv12                       492               492  RISE       1
I__293/I                       Sp12to4                        0               492  RISE       1
I__293/O                       Sp12to4                      429               921  RISE       1
I__295/I                       Span4Mux_v                     0               921  RISE       1
I__295/O                       Span4Mux_v                   352              1273  RISE       1
I__297/I                       Span4Mux_v                     0              1273  RISE       1
I__297/O                       Span4Mux_v                   352              1624  RISE       1
I__301/I                       Span4Mux_v                     0              1624  RISE       1
I__301/O                       Span4Mux_v                   352              1976  RISE       1
I__307/I                       LocalMux                       0              1976  RISE       1
I__307/O                       LocalMux                     330              2306  RISE       1
I__316/I                       ClkMux                         0              2306  RISE       1
I__316/O                       ClkMux                       309              2616  RISE       1
bit_cnt__i1_LC_2_8_1/clk       LogicCell40_SEQ_MODE_1000      0              2616  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
bit_cnt__i1_LC_2_8_1/lcout  LogicCell40_SEQ_MODE_1000    541              3157  997490  RISE       3
I__275/I                    LocalMux                       0              3157  998397  RISE       1
I__275/O                    LocalMux                     330              3488  998397  RISE       1
I__277/I                    InMux                          0              3488  998594  RISE       1
I__277/O                    InMux                        260              3748  998594  RISE       1
bit_cnt__i1_LC_2_8_1/in3    LogicCell40_SEQ_MODE_1000      0              3748  998594  RISE       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__291/I                       Odrv12                         0                 0  RISE       1
I__291/O                       Odrv12                       492               492  RISE       1
I__293/I                       Sp12to4                        0               492  RISE       1
I__293/O                       Sp12to4                      429               921  RISE       1
I__295/I                       Span4Mux_v                     0               921  RISE       1
I__295/O                       Span4Mux_v                   352              1273  RISE       1
I__297/I                       Span4Mux_v                     0              1273  RISE       1
I__297/O                       Span4Mux_v                   352              1624  RISE       1
I__301/I                       Span4Mux_v                     0              1624  RISE       1
I__301/O                       Span4Mux_v                   352              1976  RISE       1
I__307/I                       LocalMux                       0              1976  RISE       1
I__307/O                       LocalMux                     330              2306  RISE       1
I__316/I                       ClkMux                         0              2306  RISE       1
I__316/O                       ClkMux                       309              2616  RISE       1
bit_cnt__i1_LC_2_8_1/clk       LogicCell40_SEQ_MODE_1000      0              2616  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : bit_cnt__i2_LC_2_8_0/lcout
Path End         : bit_cnt__i2_LC_2_8_0/in3
Capture Clock    : bit_cnt__i2_LC_2_8_0/clk
Setup Constraint : 1000000p
Path slack       : 998593p

Capture Clock Arrival Time (SPI_MASTER|CLK:R#2)   1000000
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2616
- Setup Time                                         -274
-----------------------------------------------   ------- 
End-of-path required time (ps)                    1002341

Launch Clock Arrival Time (SPI_MASTER|CLK:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        2616
+ Clock To Q                                      541
+ Data Path Delay                                 591
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    3748
 
Launch Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__291/I                       Odrv12                         0                 0  RISE       1
I__291/O                       Odrv12                       492               492  RISE       1
I__293/I                       Sp12to4                        0               492  RISE       1
I__293/O                       Sp12to4                      429               921  RISE       1
I__295/I                       Span4Mux_v                     0               921  RISE       1
I__295/O                       Span4Mux_v                   352              1273  RISE       1
I__297/I                       Span4Mux_v                     0              1273  RISE       1
I__297/O                       Span4Mux_v                   352              1624  RISE       1
I__301/I                       Span4Mux_v                     0              1624  RISE       1
I__301/O                       Span4Mux_v                   352              1976  RISE       1
I__307/I                       LocalMux                       0              1976  RISE       1
I__307/O                       LocalMux                     330              2306  RISE       1
I__316/I                       ClkMux                         0              2306  RISE       1
I__316/O                       ClkMux                       309              2616  RISE       1
bit_cnt__i2_LC_2_8_0/clk       LogicCell40_SEQ_MODE_1000      0              2616  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
bit_cnt__i2_LC_2_8_0/lcout  LogicCell40_SEQ_MODE_1000    541              3157  997054  RISE       2
I__280/I                    LocalMux                       0              3157  998594  RISE       1
I__280/O                    LocalMux                     330              3488  998594  RISE       1
I__282/I                    InMux                          0              3488  998594  RISE       1
I__282/O                    InMux                        260              3748  998594  RISE       1
bit_cnt__i2_LC_2_8_0/in3    LogicCell40_SEQ_MODE_1000      0              3748  998594  RISE       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__291/I                       Odrv12                         0                 0  RISE       1
I__291/O                       Odrv12                       492               492  RISE       1
I__293/I                       Sp12to4                        0               492  RISE       1
I__293/O                       Sp12to4                      429               921  RISE       1
I__295/I                       Span4Mux_v                     0               921  RISE       1
I__295/O                       Span4Mux_v                   352              1273  RISE       1
I__297/I                       Span4Mux_v                     0              1273  RISE       1
I__297/O                       Span4Mux_v                   352              1624  RISE       1
I__301/I                       Span4Mux_v                     0              1624  RISE       1
I__301/O                       Span4Mux_v                   352              1976  RISE       1
I__307/I                       LocalMux                       0              1976  RISE       1
I__307/O                       LocalMux                     330              2306  RISE       1
I__316/I                       ClkMux                         0              2306  RISE       1
I__316/O                       ClkMux                       309              2616  RISE       1
bit_cnt__i2_LC_2_8_0/clk       LogicCell40_SEQ_MODE_1000      0              2616  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sys_clk_cnt_212__i0_LC_3_9_5/lcout
Path End         : sys_clk_cnt_212__i0_LC_3_9_5/in3
Capture Clock    : sys_clk_cnt_212__i0_LC_3_9_5/clk
Setup Constraint : 1000000p
Path slack       : 998593p

Capture Clock Arrival Time (SPI_MASTER|CLK:R#2)   1000000
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2616
- Setup Time                                         -274
-----------------------------------------------   ------- 
End-of-path required time (ps)                    1002341

Launch Clock Arrival Time (SPI_MASTER|CLK:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        2616
+ Clock To Q                                      541
+ Data Path Delay                                 591
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    3748
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0     PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__291/I                          Odrv12                         0                 0  RISE       1
I__291/O                          Odrv12                       492               492  RISE       1
I__293/I                          Sp12to4                        0               492  RISE       1
I__293/O                          Sp12to4                      429               921  RISE       1
I__295/I                          Span4Mux_v                     0               921  RISE       1
I__295/O                          Span4Mux_v                   352              1273  RISE       1
I__298/I                          Span4Mux_v                     0              1273  RISE       1
I__298/O                          Span4Mux_v                   352              1624  RISE       1
I__302/I                          Span4Mux_v                     0              1624  RISE       1
I__302/O                          Span4Mux_v                   352              1976  RISE       1
I__311/I                          LocalMux                       0              1976  RISE       1
I__311/O                          LocalMux                     330              2306  RISE       1
I__320/I                          ClkMux                         0              2306  RISE       1
I__320/O                          ClkMux                       309              2616  RISE       1
sys_clk_cnt_212__i0_LC_3_9_5/clk  LogicCell40_SEQ_MODE_1000      0              2616  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
sys_clk_cnt_212__i0_LC_3_9_5/lcout  LogicCell40_SEQ_MODE_1000    541              3157  995837  RISE       5
I__370/I                            LocalMux                       0              3157  998594  RISE       1
I__370/O                            LocalMux                     330              3488  998594  RISE       1
I__374/I                            InMux                          0              3488  998594  RISE       1
I__374/O                            InMux                        260              3748  998594  RISE       1
sys_clk_cnt_212__i0_LC_3_9_5/in3    LogicCell40_SEQ_MODE_1000      0              3748  998594  RISE       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0     PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__291/I                          Odrv12                         0                 0  RISE       1
I__291/O                          Odrv12                       492               492  RISE       1
I__293/I                          Sp12to4                        0               492  RISE       1
I__293/O                          Sp12to4                      429               921  RISE       1
I__295/I                          Span4Mux_v                     0               921  RISE       1
I__295/O                          Span4Mux_v                   352              1273  RISE       1
I__298/I                          Span4Mux_v                     0              1273  RISE       1
I__298/O                          Span4Mux_v                   352              1624  RISE       1
I__302/I                          Span4Mux_v                     0              1624  RISE       1
I__302/O                          Span4Mux_v                   352              1976  RISE       1
I__311/I                          LocalMux                       0              1976  RISE       1
I__311/O                          LocalMux                     330              2306  RISE       1
I__320/I                          ClkMux                         0              2306  RISE       1
I__320/O                          ClkMux                       309              2616  RISE       1
sys_clk_cnt_212__i0_LC_3_9_5/clk  LogicCell40_SEQ_MODE_1000      0              2616  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : present_state_FSM_i2_LC_2_10_0/lcout
Path End         : present_state_FSM_i3_LC_2_9_6/in3
Capture Clock    : present_state_FSM_i3_LC_2_9_6/clk
Setup Constraint : 1000000p
Path slack       : 998593p

Capture Clock Arrival Time (SPI_MASTER|CLK:R#2)   1000000
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2616
- Setup Time                                         -274
-----------------------------------------------   ------- 
End-of-path required time (ps)                    1002341

Launch Clock Arrival Time (SPI_MASTER|CLK:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        2616
+ Clock To Q                                      541
+ Data Path Delay                                 591
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    3748
 
Launch Clock Path
pin name                            model name                 delay  cumulative delay  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0       PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__291/I                            Odrv12                         0                 0  RISE       1
I__291/O                            Odrv12                       492               492  RISE       1
I__293/I                            Sp12to4                        0               492  RISE       1
I__293/O                            Sp12to4                      429               921  RISE       1
I__295/I                            Span4Mux_v                     0               921  RISE       1
I__295/O                            Span4Mux_v                   352              1273  RISE       1
I__297/I                            Span4Mux_v                     0              1273  RISE       1
I__297/O                            Span4Mux_v                   352              1624  RISE       1
I__301/I                            Span4Mux_v                     0              1624  RISE       1
I__301/O                            Span4Mux_v                   352              1976  RISE       1
I__308/I                            LocalMux                       0              1976  RISE       1
I__308/O                            LocalMux                     330              2306  RISE       1
I__317/I                            ClkMux                         0              2306  RISE       1
I__317/O                            ClkMux                       309              2616  RISE       1
present_state_FSM_i2_LC_2_10_0/clk  LogicCell40_SEQ_MODE_1000      0              2616  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
present_state_FSM_i2_LC_2_10_0/lcout  LogicCell40_SEQ_MODE_1000    541              3157  996625  RISE       4
I__393/I                              LocalMux                       0              3157  998594  RISE       1
I__393/O                              LocalMux                     330              3488  998594  RISE       1
I__397/I                              InMux                          0              3488  998594  RISE       1
I__397/O                              InMux                        260              3748  998594  RISE       1
present_state_FSM_i3_LC_2_9_6/in3     LogicCell40_SEQ_MODE_1000      0              3748  998594  RISE       1

Capture Clock Path
pin name                           model name                 delay  cumulative delay  edge  Fanout
---------------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0      PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__291/I                           Odrv12                         0                 0  RISE       1
I__291/O                           Odrv12                       492               492  RISE       1
I__293/I                           Sp12to4                        0               492  RISE       1
I__293/O                           Sp12to4                      429               921  RISE       1
I__295/I                           Span4Mux_v                     0               921  RISE       1
I__295/O                           Span4Mux_v                   352              1273  RISE       1
I__298/I                           Span4Mux_v                     0              1273  RISE       1
I__298/O                           Span4Mux_v                   352              1624  RISE       1
I__302/I                           Span4Mux_v                     0              1624  RISE       1
I__302/O                           Span4Mux_v                   352              1976  RISE       1
I__310/I                           LocalMux                       0              1976  RISE       1
I__310/O                           LocalMux                     330              2306  RISE       1
I__319/I                           ClkMux                         0              2306  RISE       1
I__319/O                           ClkMux                       309              2616  RISE       1
present_state_FSM_i3_LC_2_9_6/clk  LogicCell40_SEQ_MODE_1000      0              2616  RISE       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : DIN_VLD
Path End         : present_state_FSM_i1_LC_2_10_4/in1
Capture Clock    : present_state_FSM_i1_LC_2_10_4/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (SPI_MASTER|CLK:R#1)    +INF
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2616
- Setup Time                                       -380
-----------------------------------------------   ----- 
End-of-path required time (ps)                     +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         2563
---------------------------------------   ---- 
End-of-path arrival time (ps)             2563
 
Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
DIN_VLD                                     SPI_MASTER                     0                 0   +INF  RISE       1
ipInertedIOPad_DIN_VLD_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  RISE       1
ipInertedIOPad_DIN_VLD_iopad/DOUT           IO_PAD                       510               510   +INF  RISE       1
ipInertedIOPad_DIN_VLD_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
ipInertedIOPad_DIN_VLD_preio/DIN0           PRE_IO_PIN_TYPE_000001       464               974   +INF  FALL       1
I__225/I                                    Odrv4                          0               974   +INF  FALL       1
I__225/O                                    Odrv4                        373              1347   +INF  FALL       1
I__227/I                                    Span4Mux_v                     0              1347   +INF  FALL       1
I__227/O                                    Span4Mux_v                   373              1719   +INF  FALL       1
I__229/I                                    Span4Mux_h                     0              1719   +INF  FALL       1
I__229/O                                    Span4Mux_h                   316              2036   +INF  FALL       1
I__232/I                                    LocalMux                       0              2036   +INF  FALL       1
I__232/O                                    LocalMux                     309              2345   +INF  FALL       1
I__235/I                                    InMux                          0              2345   +INF  FALL       1
I__235/O                                    InMux                        218              2563   +INF  FALL       1
present_state_FSM_i1_LC_2_10_4/in1          LogicCell40_SEQ_MODE_1001      0              2563   +INF  FALL       1

Capture Clock Path
pin name                            model name                 delay  cumulative delay  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0       PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__291/I                            Odrv12                         0                 0  RISE       1
I__291/O                            Odrv12                       492               492  RISE       1
I__293/I                            Sp12to4                        0               492  RISE       1
I__293/O                            Sp12to4                      429               921  RISE       1
I__295/I                            Span4Mux_v                     0               921  RISE       1
I__295/O                            Span4Mux_v                   352              1273  RISE       1
I__297/I                            Span4Mux_v                     0              1273  RISE       1
I__297/O                            Span4Mux_v                   352              1624  RISE       1
I__301/I                            Span4Mux_v                     0              1624  RISE       1
I__301/O                            Span4Mux_v                   352              1976  RISE       1
I__308/I                            LocalMux                       0              1976  RISE       1
I__308/O                            LocalMux                     330              2306  RISE       1
I__317/I                            ClkMux                         0              2306  RISE       1
I__317/O                            ClkMux                       309              2616  RISE       1
present_state_FSM_i1_LC_2_10_4/clk  LogicCell40_SEQ_MODE_1001      0              2616  RISE       1



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : MISO
Path End         : miso_reg_82_LC_1_9_4/in1
Capture Clock    : miso_reg_82_LC_1_9_4/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (SPI_MASTER|CLK:R#1)    +INF
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2616
- Setup Time                                       -380
-----------------------------------------------   ----- 
End-of-path required time (ps)                     +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         3034
---------------------------------------   ---- 
End-of-path arrival time (ps)             3034
 
Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
MISO                                     SPI_MASTER                     0                 0   +INF  RISE       1
ipInertedIOPad_MISO_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  RISE       1
ipInertedIOPad_MISO_iopad/DOUT           IO_PAD                       510               510   +INF  RISE       1
ipInertedIOPad_MISO_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
ipInertedIOPad_MISO_preio/DIN0           PRE_IO_PIN_TYPE_000001       464               974   +INF  FALL       1
I__127/I                                 Odrv12                         0               974   +INF  FALL       1
I__127/O                                 Odrv12                       541              1515   +INF  FALL       1
I__128/I                                 Span12Mux_v                    0              1515   +INF  FALL       1
I__128/O                                 Span12Mux_v                  541              2057   +INF  FALL       1
I__129/I                                 Sp12to4                        0              2057   +INF  FALL       1
I__129/O                                 Sp12to4                      450              2507   +INF  FALL       1
I__130/I                                 LocalMux                       0              2507   +INF  FALL       1
I__130/O                                 LocalMux                     309              2816   +INF  FALL       1
I__131/I                                 InMux                          0              2816   +INF  FALL       1
I__131/O                                 InMux                        218              3034   +INF  FALL       1
miso_reg_82_LC_1_9_4/in1                 LogicCell40_SEQ_MODE_1000      0              3034   +INF  FALL       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__291/I                       Odrv12                         0                 0  RISE       1
I__291/O                       Odrv12                       492               492  RISE       1
I__292/I                       Sp12to4                        0               492  RISE       1
I__292/O                       Sp12to4                      429               921  RISE       1
I__294/I                       Span4Mux_v                     0               921  RISE       1
I__294/O                       Span4Mux_v                   352              1273  RISE       1
I__296/I                       Span4Mux_v                     0              1273  RISE       1
I__296/O                       Span4Mux_v                   352              1624  RISE       1
I__300/I                       Span4Mux_v                     0              1624  RISE       1
I__300/O                       Span4Mux_v                   352              1976  RISE       1
I__306/I                       LocalMux                       0              1976  RISE       1
I__306/O                       LocalMux                     330              2306  RISE       1
I__315/I                       ClkMux                         0              2306  RISE       1
I__315/O                       ClkMux                       309              2616  RISE       1
miso_reg_82_LC_1_9_4/clk       LogicCell40_SEQ_MODE_1000      0              2616  RISE       1



++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RST
Path End         : din_last_reg_n_81_LC_1_11_0/sr
Capture Clock    : din_last_reg_n_81_LC_1_11_0/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (SPI_MASTER|CLK:R#1)    +INF
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2967
- Setup Time                                       -141
-----------------------------------------------   ----- 
End-of-path required time (ps)                     +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         3156
---------------------------------------   ---- 
End-of-path arrival time (ps)             3156
 
Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
RST                                     SPI_MASTER                     0                 0   +INF  RISE       1
ipInertedIOPad_RST_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  RISE       1
ipInertedIOPad_RST_iopad/DOUT           IO_PAD                       590               590   +INF  RISE       1
ipInertedIOPad_RST_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               590   +INF  RISE       1
ipInertedIOPad_RST_preio/DIN0           PRE_IO_PIN_TYPE_000001       464              1054   +INF  FALL       1
I__399/I                                Odrv4                          0              1054   +INF  FALL       1
I__399/O                                Odrv4                        373              1427   +INF  FALL       1
I__402/I                                Span4Mux_h                     0              1427   +INF  FALL       1
I__402/O                                Span4Mux_h                   316              1743   +INF  FALL       1
I__405/I                                Span4Mux_v                     0              1743   +INF  FALL       1
I__405/O                                Span4Mux_v                   373              2116   +INF  FALL       1
I__408/I                                Span4Mux_v                     0              2116   +INF  FALL       1
I__408/O                                Span4Mux_v                   373              2488   +INF  FALL       1
I__412/I                                LocalMux                       0              2488   +INF  FALL       1
I__412/O                                LocalMux                     309              2798   +INF  FALL       1
I__417/I                                SRMux                          0              2798   +INF  FALL       1
I__417/O                                SRMux                        359              3156   +INF  FALL       1
din_last_reg_n_81_LC_1_11_0/sr          LogicCell40_SEQ_MODE_1000      0              3156   +INF  FALL       1

Capture Clock Path
pin name                         model name                 delay  cumulative delay  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0    PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__291/I                         Odrv12                         0                 0  RISE       1
I__291/O                         Odrv12                       492               492  RISE       1
I__292/I                         Sp12to4                        0               492  RISE       1
I__292/O                         Sp12to4                      429               921  RISE       1
I__294/I                         Span4Mux_v                     0               921  RISE       1
I__294/O                         Span4Mux_v                   352              1273  RISE       1
I__296/I                         Span4Mux_v                     0              1273  RISE       1
I__296/O                         Span4Mux_v                   352              1624  RISE       1
I__299/I                         Span4Mux_v                     0              1624  RISE       1
I__299/O                         Span4Mux_v                   352              1976  RISE       1
I__305/I                         Span4Mux_v                     0              1976  RISE       1
I__305/O                         Span4Mux_v                   352              2327  RISE       1
I__314/I                         LocalMux                       0              2327  RISE       1
I__314/O                         LocalMux                     330              2658  RISE       1
I__321/I                         ClkMux                         0              2658  RISE       1
I__321/O                         ClkMux                       309              2967  RISE       1
din_last_reg_n_81_LC_1_11_0/clk  LogicCell40_SEQ_MODE_1000      0              2967  RISE       1



++++ Path 74 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RST
Path End         : DOUT_VLD_84_LC_1_9_6/in0
Capture Clock    : DOUT_VLD_84_LC_1_9_6/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (SPI_MASTER|CLK:R#1)    +INF
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2616
- Setup Time                                       -401
-----------------------------------------------   ----- 
End-of-path required time (ps)                     +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         2966
---------------------------------------   ---- 
End-of-path arrival time (ps)             2966
 
Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
RST                                     SPI_MASTER                     0                 0   +INF  FALL       1
ipInertedIOPad_RST_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  FALL       1
ipInertedIOPad_RST_iopad/DOUT           IO_PAD                       540               540   +INF  FALL       1
ipInertedIOPad_RST_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               540   +INF  FALL       1
ipInertedIOPad_RST_preio/DIN0           PRE_IO_PIN_TYPE_000001       464              1004   +INF  FALL       1
I__399/I                                Odrv4                          0              1004   +INF  FALL       1
I__399/O                                Odrv4                        373              1377   +INF  FALL       1
I__402/I                                Span4Mux_h                     0              1377   +INF  FALL       1
I__402/O                                Span4Mux_h                   316              1693   +INF  FALL       1
I__405/I                                Span4Mux_v                     0              1693   +INF  FALL       1
I__405/O                                Span4Mux_v                   373              2066   +INF  FALL       1
I__408/I                                Span4Mux_v                     0              2066   +INF  FALL       1
I__408/O                                Span4Mux_v                   373              2438   +INF  FALL       1
I__413/I                                LocalMux                       0              2438   +INF  FALL       1
I__413/O                                LocalMux                     309              2748   +INF  FALL       1
I__418/I                                InMux                          0              2748   +INF  FALL       1
I__418/O                                InMux                        218              2966   +INF  FALL       1
DOUT_VLD_84_LC_1_9_6/in0                LogicCell40_SEQ_MODE_1000      0              2966   +INF  FALL       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__291/I                       Odrv12                         0                 0  RISE       1
I__291/O                       Odrv12                       492               492  RISE       1
I__292/I                       Sp12to4                        0               492  RISE       1
I__292/O                       Sp12to4                      429               921  RISE       1
I__294/I                       Span4Mux_v                     0               921  RISE       1
I__294/O                       Span4Mux_v                   352              1273  RISE       1
I__296/I                       Span4Mux_v                     0              1273  RISE       1
I__296/O                       Span4Mux_v                   352              1624  RISE       1
I__300/I                       Span4Mux_v                     0              1624  RISE       1
I__300/O                       Span4Mux_v                   352              1976  RISE       1
I__306/I                       LocalMux                       0              1976  RISE       1
I__306/O                       LocalMux                     330              2306  RISE       1
I__315/I                       ClkMux                         0              2306  RISE       1
I__315/O                       ClkMux                       309              2616  RISE       1
DOUT_VLD_84_LC_1_9_6/clk       LogicCell40_SEQ_MODE_1000      0              2616  RISE       1



++++ Path 75 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : DIN_LAST
Path End         : din_last_reg_n_81_LC_1_11_0/in0
Capture Clock    : din_last_reg_n_81_LC_1_11_0/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (SPI_MASTER|CLK:R#1)    +INF
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2967
- Setup Time                                       -401
-----------------------------------------------   ----- 
End-of-path required time (ps)                     +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         2563
---------------------------------------   ---- 
End-of-path arrival time (ps)             2563
 
Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
DIN_LAST                                     SPI_MASTER                     0                 0   +INF  RISE       1
ipInertedIOPad_DIN_LAST_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  RISE       1
ipInertedIOPad_DIN_LAST_iopad/DOUT           IO_PAD                       510               510   +INF  RISE       1
ipInertedIOPad_DIN_LAST_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
ipInertedIOPad_DIN_LAST_preio/DIN0           PRE_IO_PIN_TYPE_000001       464               974   +INF  FALL       1
I__136/I                                     Odrv4                          0               974   +INF  FALL       1
I__136/O                                     Odrv4                        373              1347   +INF  FALL       1
I__137/I                                     Span4Mux_h                     0              1347   +INF  FALL       1
I__137/O                                     Span4Mux_h                   316              1663   +INF  FALL       1
I__138/I                                     Span4Mux_v                     0              1663   +INF  FALL       1
I__138/O                                     Span4Mux_v                   373              2036   +INF  FALL       1
I__139/I                                     LocalMux                       0              2036   +INF  FALL       1
I__139/O                                     LocalMux                     309              2345   +INF  FALL       1
I__140/I                                     InMux                          0              2345   +INF  FALL       1
I__140/O                                     InMux                        218              2563   +INF  FALL       1
din_last_reg_n_81_LC_1_11_0/in0              LogicCell40_SEQ_MODE_1000      0              2563   +INF  FALL       1

Capture Clock Path
pin name                         model name                 delay  cumulative delay  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0    PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__291/I                         Odrv12                         0                 0  RISE       1
I__291/O                         Odrv12                       492               492  RISE       1
I__292/I                         Sp12to4                        0               492  RISE       1
I__292/O                         Sp12to4                      429               921  RISE       1
I__294/I                         Span4Mux_v                     0               921  RISE       1
I__294/O                         Span4Mux_v                   352              1273  RISE       1
I__296/I                         Span4Mux_v                     0              1273  RISE       1
I__296/O                         Span4Mux_v                   352              1624  RISE       1
I__299/I                         Span4Mux_v                     0              1624  RISE       1
I__299/O                         Span4Mux_v                   352              1976  RISE       1
I__305/I                         Span4Mux_v                     0              1976  RISE       1
I__305/O                         Span4Mux_v                   352              2327  RISE       1
I__314/I                         LocalMux                       0              2327  RISE       1
I__314/O                         LocalMux                     330              2658  RISE       1
I__321/I                         ClkMux                         0              2658  RISE       1
I__321/O                         ClkMux                       309              2967  RISE       1
din_last_reg_n_81_LC_1_11_0/clk  LogicCell40_SEQ_MODE_1000      0              2967  RISE       1



++++ Path 76 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : DIN[7]
Path End         : shreg_i7_LC_1_10_7/in1
Capture Clock    : shreg_i7_LC_1_10_7/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (SPI_MASTER|CLK:R#1)    +INF
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2616
- Setup Time                                       -380
-----------------------------------------------   ----- 
End-of-path required time (ps)                     +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         3318
---------------------------------------   ---- 
End-of-path arrival time (ps)             3318
 
Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
DIN[7]                                    SPI_MASTER                     0                 0   +INF  RISE       1
ipInertedIOPad_DIN_7_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  RISE       1
ipInertedIOPad_DIN_7_iopad/DOUT           IO_PAD                       590               590   +INF  RISE       1
ipInertedIOPad_DIN_7_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               590   +INF  RISE       1
ipInertedIOPad_DIN_7_preio/DIN0           PRE_IO_PIN_TYPE_000001       464              1054   +INF  FALL       1
I__162/I                                  Odrv12                         0              1054   +INF  FALL       1
I__162/O                                  Odrv12                       541              1595   +INF  FALL       1
I__163/I                                  Sp12to4                        0              1595   +INF  FALL       1
I__163/O                                  Sp12to4                      450              2045   +INF  FALL       1
I__164/I                                  Span4Mux_v                     0              2045   +INF  FALL       1
I__164/O                                  Span4Mux_v                   373              2418   +INF  FALL       1
I__165/I                                  Span4Mux_v                     0              2418   +INF  FALL       1
I__165/O                                  Span4Mux_v                   373              2791   +INF  FALL       1
I__166/I                                  LocalMux                       0              2791   +INF  FALL       1
I__166/O                                  LocalMux                     309              3100   +INF  FALL       1
I__167/I                                  InMux                          0              3100   +INF  FALL       1
I__167/O                                  InMux                        218              3318   +INF  FALL       1
shreg_i7_LC_1_10_7/in1                    LogicCell40_SEQ_MODE_1000      0              3318   +INF  FALL       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__291/I                       Odrv12                         0                 0  RISE       1
I__291/O                       Odrv12                       492               492  RISE       1
I__292/I                       Sp12to4                        0               492  RISE       1
I__292/O                       Sp12to4                      429               921  RISE       1
I__294/I                       Span4Mux_v                     0               921  RISE       1
I__294/O                       Span4Mux_v                   352              1273  RISE       1
I__296/I                       Span4Mux_v                     0              1273  RISE       1
I__296/O                       Span4Mux_v                   352              1624  RISE       1
I__299/I                       Span4Mux_v                     0              1624  RISE       1
I__299/O                       Span4Mux_v                   352              1976  RISE       1
I__304/I                       LocalMux                       0              1976  RISE       1
I__304/O                       LocalMux                     330              2306  RISE       1
I__313/I                       ClkMux                         0              2306  RISE       1
I__313/O                       ClkMux                       309              2616  RISE       1
shreg_i7_LC_1_10_7/clk         LogicCell40_SEQ_MODE_1000      0              2616  RISE       1



++++ Path 77 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : DIN[6]
Path End         : shreg_i6_LC_1_10_6/in0
Capture Clock    : shreg_i6_LC_1_10_6/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (SPI_MASTER|CLK:R#1)    +INF
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2616
- Setup Time                                       -401
-----------------------------------------------   ----- 
End-of-path required time (ps)                     +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         3388
---------------------------------------   ---- 
End-of-path arrival time (ps)             3388
 
Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
DIN[6]                                    SPI_MASTER                     0                 0   +INF  RISE       1
ipInertedIOPad_DIN_6_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  RISE       1
ipInertedIOPad_DIN_6_iopad/DOUT           IO_PAD                       590               590   +INF  RISE       1
ipInertedIOPad_DIN_6_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               590   +INF  RISE       1
ipInertedIOPad_DIN_6_preio/DIN0           PRE_IO_PIN_TYPE_000001       464              1054   +INF  FALL       1
I__176/I                                  Odrv4                          0              1054   +INF  FALL       1
I__176/O                                  Odrv4                        373              1427   +INF  FALL       1
I__177/I                                  Span4Mux_h                     0              1427   +INF  FALL       1
I__177/O                                  Span4Mux_h                   316              1743   +INF  FALL       1
I__178/I                                  Span4Mux_v                     0              1743   +INF  FALL       1
I__178/O                                  Span4Mux_v                   373              2116   +INF  FALL       1
I__179/I                                  Span4Mux_v                     0              2116   +INF  FALL       1
I__179/O                                  Span4Mux_v                   373              2488   +INF  FALL       1
I__180/I                                  Span4Mux_v                     0              2488   +INF  FALL       1
I__180/O                                  Span4Mux_v                   373              2861   +INF  FALL       1
I__181/I                                  LocalMux                       0              2861   +INF  FALL       1
I__181/O                                  LocalMux                     309              3171   +INF  FALL       1
I__182/I                                  InMux                          0              3171   +INF  FALL       1
I__182/O                                  InMux                        218              3388   +INF  FALL       1
shreg_i6_LC_1_10_6/in0                    LogicCell40_SEQ_MODE_1000      0              3388   +INF  FALL       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__291/I                       Odrv12                         0                 0  RISE       1
I__291/O                       Odrv12                       492               492  RISE       1
I__292/I                       Sp12to4                        0               492  RISE       1
I__292/O                       Sp12to4                      429               921  RISE       1
I__294/I                       Span4Mux_v                     0               921  RISE       1
I__294/O                       Span4Mux_v                   352              1273  RISE       1
I__296/I                       Span4Mux_v                     0              1273  RISE       1
I__296/O                       Span4Mux_v                   352              1624  RISE       1
I__299/I                       Span4Mux_v                     0              1624  RISE       1
I__299/O                       Span4Mux_v                   352              1976  RISE       1
I__304/I                       LocalMux                       0              1976  RISE       1
I__304/O                       LocalMux                     330              2306  RISE       1
I__313/I                       ClkMux                         0              2306  RISE       1
I__313/O                       ClkMux                       309              2616  RISE       1
shreg_i6_LC_1_10_6/clk         LogicCell40_SEQ_MODE_1000      0              2616  RISE       1



++++ Path 78 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : DIN[5]
Path End         : shreg_i5_LC_1_10_5/in1
Capture Clock    : shreg_i5_LC_1_10_5/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (SPI_MASTER|CLK:R#1)    +INF
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2616
- Setup Time                                       -380
-----------------------------------------------   ----- 
End-of-path required time (ps)                     +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         3114
---------------------------------------   ---- 
End-of-path arrival time (ps)             3114
 
Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
DIN[5]                                    SPI_MASTER                     0                 0   +INF  RISE       1
ipInertedIOPad_DIN_5_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  RISE       1
ipInertedIOPad_DIN_5_iopad/DOUT           IO_PAD                       590               590   +INF  RISE       1
ipInertedIOPad_DIN_5_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               590   +INF  RISE       1
ipInertedIOPad_DIN_5_preio/DIN0           PRE_IO_PIN_TYPE_000001       464              1054   +INF  FALL       1
I__190/I                                  Odrv12                         0              1054   +INF  FALL       1
I__190/O                                  Odrv12                       541              1595   +INF  FALL       1
I__191/I                                  Span12Mux_v                    0              1595   +INF  FALL       1
I__191/O                                  Span12Mux_v                  541              2137   +INF  FALL       1
I__192/I                                  Sp12to4                        0              2137   +INF  FALL       1
I__192/O                                  Sp12to4                      450              2587   +INF  FALL       1
I__193/I                                  LocalMux                       0              2587   +INF  FALL       1
I__193/O                                  LocalMux                     309              2896   +INF  FALL       1
I__194/I                                  InMux                          0              2896   +INF  FALL       1
I__194/O                                  InMux                        218              3114   +INF  FALL       1
shreg_i5_LC_1_10_5/in1                    LogicCell40_SEQ_MODE_1000      0              3114   +INF  FALL       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__291/I                       Odrv12                         0                 0  RISE       1
I__291/O                       Odrv12                       492               492  RISE       1
I__292/I                       Sp12to4                        0               492  RISE       1
I__292/O                       Sp12to4                      429               921  RISE       1
I__294/I                       Span4Mux_v                     0               921  RISE       1
I__294/O                       Span4Mux_v                   352              1273  RISE       1
I__296/I                       Span4Mux_v                     0              1273  RISE       1
I__296/O                       Span4Mux_v                   352              1624  RISE       1
I__299/I                       Span4Mux_v                     0              1624  RISE       1
I__299/O                       Span4Mux_v                   352              1976  RISE       1
I__304/I                       LocalMux                       0              1976  RISE       1
I__304/O                       LocalMux                     330              2306  RISE       1
I__313/I                       ClkMux                         0              2306  RISE       1
I__313/O                       ClkMux                       309              2616  RISE       1
shreg_i5_LC_1_10_5/clk         LogicCell40_SEQ_MODE_1000      0              2616  RISE       1



++++ Path 79 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : DIN[4]
Path End         : shreg_i4_LC_1_10_4/in0
Capture Clock    : shreg_i4_LC_1_10_4/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (SPI_MASTER|CLK:R#1)    +INF
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2616
- Setup Time                                       -401
-----------------------------------------------   ----- 
End-of-path required time (ps)                     +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         3691
---------------------------------------   ---- 
End-of-path arrival time (ps)             3691
 
Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
DIN[4]                                    SPI_MASTER                     0                 0   +INF  RISE       1
ipInertedIOPad_DIN_4_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  RISE       1
ipInertedIOPad_DIN_4_iopad/DOUT           IO_PAD                       590               590   +INF  RISE       1
ipInertedIOPad_DIN_4_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               590   +INF  RISE       1
ipInertedIOPad_DIN_4_preio/DIN0           PRE_IO_PIN_TYPE_000001       464              1054   +INF  FALL       1
I__64/I                                   Odrv12                         0              1054   +INF  FALL       1
I__64/O                                   Odrv12                       541              1595   +INF  FALL       1
I__65/I                                   Sp12to4                        0              1595   +INF  FALL       1
I__65/O                                   Sp12to4                      450              2045   +INF  FALL       1
I__66/I                                   Span4Mux_v                     0              2045   +INF  FALL       1
I__66/O                                   Span4Mux_v                   373              2418   +INF  FALL       1
I__67/I                                   Span4Mux_v                     0              2418   +INF  FALL       1
I__67/O                                   Span4Mux_v                   373              2791   +INF  FALL       1
I__68/I                                   Span4Mux_v                     0              2791   +INF  FALL       1
I__68/O                                   Span4Mux_v                   373              3163   +INF  FALL       1
I__69/I                                   LocalMux                       0              3163   +INF  FALL       1
I__69/O                                   LocalMux                     309              3473   +INF  FALL       1
I__70/I                                   InMux                          0              3473   +INF  FALL       1
I__70/O                                   InMux                        218              3691   +INF  FALL       1
shreg_i4_LC_1_10_4/in0                    LogicCell40_SEQ_MODE_1000      0              3691   +INF  FALL       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__291/I                       Odrv12                         0                 0  RISE       1
I__291/O                       Odrv12                       492               492  RISE       1
I__292/I                       Sp12to4                        0               492  RISE       1
I__292/O                       Sp12to4                      429               921  RISE       1
I__294/I                       Span4Mux_v                     0               921  RISE       1
I__294/O                       Span4Mux_v                   352              1273  RISE       1
I__296/I                       Span4Mux_v                     0              1273  RISE       1
I__296/O                       Span4Mux_v                   352              1624  RISE       1
I__299/I                       Span4Mux_v                     0              1624  RISE       1
I__299/O                       Span4Mux_v                   352              1976  RISE       1
I__304/I                       LocalMux                       0              1976  RISE       1
I__304/O                       LocalMux                     330              2306  RISE       1
I__313/I                       ClkMux                         0              2306  RISE       1
I__313/O                       ClkMux                       309              2616  RISE       1
shreg_i4_LC_1_10_4/clk         LogicCell40_SEQ_MODE_1000      0              2616  RISE       1



++++ Path 80 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : DIN[3]
Path End         : shreg_i3_LC_1_10_3/in1
Capture Clock    : shreg_i3_LC_1_10_3/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (SPI_MASTER|CLK:R#1)    +INF
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2616
- Setup Time                                       -380
-----------------------------------------------   ----- 
End-of-path required time (ps)                     +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         3114
---------------------------------------   ---- 
End-of-path arrival time (ps)             3114
 
Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
DIN[3]                                    SPI_MASTER                     0                 0   +INF  RISE       1
ipInertedIOPad_DIN_3_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  RISE       1
ipInertedIOPad_DIN_3_iopad/DOUT           IO_PAD                       590               590   +INF  RISE       1
ipInertedIOPad_DIN_3_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               590   +INF  RISE       1
ipInertedIOPad_DIN_3_preio/DIN0           PRE_IO_PIN_TYPE_000001       464              1054   +INF  FALL       1
I__76/I                                   Odrv12                         0              1054   +INF  FALL       1
I__76/O                                   Odrv12                       541              1595   +INF  FALL       1
I__77/I                                   Span12Mux_v                    0              1595   +INF  FALL       1
I__77/O                                   Span12Mux_v                  541              2137   +INF  FALL       1
I__78/I                                   Sp12to4                        0              2137   +INF  FALL       1
I__78/O                                   Sp12to4                      450              2587   +INF  FALL       1
I__79/I                                   LocalMux                       0              2587   +INF  FALL       1
I__79/O                                   LocalMux                     309              2896   +INF  FALL       1
I__80/I                                   InMux                          0              2896   +INF  FALL       1
I__80/O                                   InMux                        218              3114   +INF  FALL       1
shreg_i3_LC_1_10_3/in1                    LogicCell40_SEQ_MODE_1000      0              3114   +INF  FALL       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__291/I                       Odrv12                         0                 0  RISE       1
I__291/O                       Odrv12                       492               492  RISE       1
I__292/I                       Sp12to4                        0               492  RISE       1
I__292/O                       Sp12to4                      429               921  RISE       1
I__294/I                       Span4Mux_v                     0               921  RISE       1
I__294/O                       Span4Mux_v                   352              1273  RISE       1
I__296/I                       Span4Mux_v                     0              1273  RISE       1
I__296/O                       Span4Mux_v                   352              1624  RISE       1
I__299/I                       Span4Mux_v                     0              1624  RISE       1
I__299/O                       Span4Mux_v                   352              1976  RISE       1
I__304/I                       LocalMux                       0              1976  RISE       1
I__304/O                       LocalMux                     330              2306  RISE       1
I__313/I                       ClkMux                         0              2306  RISE       1
I__313/O                       ClkMux                       309              2616  RISE       1
shreg_i3_LC_1_10_3/clk         LogicCell40_SEQ_MODE_1000      0              2616  RISE       1



++++ Path 81 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : DIN[2]
Path End         : shreg_i2_LC_1_10_2/in0
Capture Clock    : shreg_i2_LC_1_10_2/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (SPI_MASTER|CLK:R#1)    +INF
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2616
- Setup Time                                       -401
-----------------------------------------------   ----- 
End-of-path required time (ps)                     +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         3431
---------------------------------------   ---- 
End-of-path arrival time (ps)             3431
 
Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
DIN[2]                                    SPI_MASTER                     0                 0   +INF  RISE       1
ipInertedIOPad_DIN_2_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  RISE       1
ipInertedIOPad_DIN_2_iopad/DOUT           IO_PAD                       590               590   +INF  RISE       1
ipInertedIOPad_DIN_2_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               590   +INF  RISE       1
ipInertedIOPad_DIN_2_preio/DIN0           PRE_IO_PIN_TYPE_000001       464              1054   +INF  FALL       1
I__86/I                                   Odrv12                         0              1054   +INF  FALL       1
I__86/O                                   Odrv12                       541              1595   +INF  FALL       1
I__87/I                                   Span12Mux_v                    0              1595   +INF  FALL       1
I__87/O                                   Span12Mux_v                  541              2137   +INF  FALL       1
I__88/I                                   Sp12to4                        0              2137   +INF  FALL       1
I__88/O                                   Sp12to4                      450              2587   +INF  FALL       1
I__89/I                                   Span4Mux_h                     0              2587   +INF  FALL       1
I__89/O                                   Span4Mux_h                   316              2903   +INF  FALL       1
I__90/I                                   LocalMux                       0              2903   +INF  FALL       1
I__90/O                                   LocalMux                     309              3213   +INF  FALL       1
I__91/I                                   InMux                          0              3213   +INF  FALL       1
I__91/O                                   InMux                        218              3431   +INF  FALL       1
shreg_i2_LC_1_10_2/in0                    LogicCell40_SEQ_MODE_1000      0              3431   +INF  FALL       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__291/I                       Odrv12                         0                 0  RISE       1
I__291/O                       Odrv12                       492               492  RISE       1
I__292/I                       Sp12to4                        0               492  RISE       1
I__292/O                       Sp12to4                      429               921  RISE       1
I__294/I                       Span4Mux_v                     0               921  RISE       1
I__294/O                       Span4Mux_v                   352              1273  RISE       1
I__296/I                       Span4Mux_v                     0              1273  RISE       1
I__296/O                       Span4Mux_v                   352              1624  RISE       1
I__299/I                       Span4Mux_v                     0              1624  RISE       1
I__299/O                       Span4Mux_v                   352              1976  RISE       1
I__304/I                       LocalMux                       0              1976  RISE       1
I__304/O                       LocalMux                     330              2306  RISE       1
I__313/I                       ClkMux                         0              2306  RISE       1
I__313/O                       ClkMux                       309              2616  RISE       1
shreg_i2_LC_1_10_2/clk         LogicCell40_SEQ_MODE_1000      0              2616  RISE       1



++++ Path 82 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : DIN[1]
Path End         : shreg_i1_LC_1_10_1/in1
Capture Clock    : shreg_i1_LC_1_10_1/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (SPI_MASTER|CLK:R#1)    +INF
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2616
- Setup Time                                       -380
-----------------------------------------------   ----- 
End-of-path required time (ps)                     +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         3114
---------------------------------------   ---- 
End-of-path arrival time (ps)             3114
 
Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
DIN[1]                                    SPI_MASTER                     0                 0   +INF  RISE       1
ipInertedIOPad_DIN_1_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  RISE       1
ipInertedIOPad_DIN_1_iopad/DOUT           IO_PAD                       590               590   +INF  RISE       1
ipInertedIOPad_DIN_1_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               590   +INF  RISE       1
ipInertedIOPad_DIN_1_preio/DIN0           PRE_IO_PIN_TYPE_000001       464              1054   +INF  FALL       1
I__99/I                                   Odrv12                         0              1054   +INF  FALL       1
I__99/O                                   Odrv12                       541              1595   +INF  FALL       1
I__100/I                                  Span12Mux_v                    0              1595   +INF  FALL       1
I__100/O                                  Span12Mux_v                  541              2137   +INF  FALL       1
I__101/I                                  Sp12to4                        0              2137   +INF  FALL       1
I__101/O                                  Sp12to4                      450              2587   +INF  FALL       1
I__102/I                                  LocalMux                       0              2587   +INF  FALL       1
I__102/O                                  LocalMux                     309              2896   +INF  FALL       1
I__103/I                                  InMux                          0              2896   +INF  FALL       1
I__103/O                                  InMux                        218              3114   +INF  FALL       1
shreg_i1_LC_1_10_1/in1                    LogicCell40_SEQ_MODE_1000      0              3114   +INF  FALL       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__291/I                       Odrv12                         0                 0  RISE       1
I__291/O                       Odrv12                       492               492  RISE       1
I__292/I                       Sp12to4                        0               492  RISE       1
I__292/O                       Sp12to4                      429               921  RISE       1
I__294/I                       Span4Mux_v                     0               921  RISE       1
I__294/O                       Span4Mux_v                   352              1273  RISE       1
I__296/I                       Span4Mux_v                     0              1273  RISE       1
I__296/O                       Span4Mux_v                   352              1624  RISE       1
I__299/I                       Span4Mux_v                     0              1624  RISE       1
I__299/O                       Span4Mux_v                   352              1976  RISE       1
I__304/I                       LocalMux                       0              1976  RISE       1
I__304/O                       LocalMux                     330              2306  RISE       1
I__313/I                       ClkMux                         0              2306  RISE       1
I__313/O                       ClkMux                       309              2616  RISE       1
shreg_i1_LC_1_10_1/clk         LogicCell40_SEQ_MODE_1000      0              2616  RISE       1



++++ Path 83 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : DIN[0]
Path End         : shreg_i0_LC_1_10_0/in0
Capture Clock    : shreg_i0_LC_1_10_0/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (SPI_MASTER|CLK:R#1)    +INF
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2616
- Setup Time                                       -401
-----------------------------------------------   ----- 
End-of-path required time (ps)                     +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         3431
---------------------------------------   ---- 
End-of-path arrival time (ps)             3431
 
Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
DIN[0]                                    SPI_MASTER                     0                 0   +INF  RISE       1
ipInertedIOPad_DIN_0_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  RISE       1
ipInertedIOPad_DIN_0_iopad/DOUT           IO_PAD                       590               590   +INF  RISE       1
ipInertedIOPad_DIN_0_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               590   +INF  RISE       1
ipInertedIOPad_DIN_0_preio/DIN0           PRE_IO_PIN_TYPE_000001       464              1054   +INF  FALL       1
I__108/I                                  Odrv12                         0              1054   +INF  FALL       1
I__108/O                                  Odrv12                       541              1595   +INF  FALL       1
I__109/I                                  Span12Mux_v                    0              1595   +INF  FALL       1
I__109/O                                  Span12Mux_v                  541              2137   +INF  FALL       1
I__110/I                                  Sp12to4                        0              2137   +INF  FALL       1
I__110/O                                  Sp12to4                      450              2587   +INF  FALL       1
I__111/I                                  Span4Mux_h                     0              2587   +INF  FALL       1
I__111/O                                  Span4Mux_h                   316              2903   +INF  FALL       1
I__112/I                                  LocalMux                       0              2903   +INF  FALL       1
I__112/O                                  LocalMux                     309              3213   +INF  FALL       1
I__113/I                                  InMux                          0              3213   +INF  FALL       1
I__113/O                                  InMux                        218              3431   +INF  FALL       1
shreg_i0_LC_1_10_0/in0                    LogicCell40_SEQ_MODE_1000      0              3431   +INF  FALL       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__291/I                       Odrv12                         0                 0  RISE       1
I__291/O                       Odrv12                       492               492  RISE       1
I__292/I                       Sp12to4                        0               492  RISE       1
I__292/O                       Sp12to4                      429               921  RISE       1
I__294/I                       Span4Mux_v                     0               921  RISE       1
I__294/O                       Span4Mux_v                   352              1273  RISE       1
I__296/I                       Span4Mux_v                     0              1273  RISE       1
I__296/O                       Span4Mux_v                   352              1624  RISE       1
I__299/I                       Span4Mux_v                     0              1624  RISE       1
I__299/O                       Span4Mux_v                   352              1976  RISE       1
I__304/I                       LocalMux                       0              1976  RISE       1
I__304/O                       LocalMux                     330              2306  RISE       1
I__313/I                       ClkMux                         0              2306  RISE       1
I__313/O                       ClkMux                       309              2616  RISE       1
shreg_i0_LC_1_10_0/clk         LogicCell40_SEQ_MODE_1000      0              2616  RISE       1



++++ Path 84 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi_clk_79_LC_3_10_0/lcout
Path End         : SCLK
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (SPI_MASTER|CLK:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        2616
+ Clock To Q                                      541
+ Data Path Delay                                5780
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    8937
 
Launch Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__291/I                       Odrv12                         0                 0  RISE       1
I__291/O                       Odrv12                       492               492  RISE       1
I__293/I                       Sp12to4                        0               492  RISE       1
I__293/O                       Sp12to4                      429               921  RISE       1
I__295/I                       Span4Mux_v                     0               921  RISE       1
I__295/O                       Span4Mux_v                   352              1273  RISE       1
I__297/I                       Span4Mux_v                     0              1273  RISE       1
I__297/O                       Span4Mux_v                   352              1624  RISE       1
I__301/I                       Span4Mux_v                     0              1624  RISE       1
I__301/O                       Span4Mux_v                   352              1976  RISE       1
I__309/I                       LocalMux                       0              1976  RISE       1
I__309/O                       LocalMux                     330              2306  RISE       1
I__318/I                       ClkMux                         0              2306  RISE       1
I__318/O                       ClkMux                       309              2616  RISE       1
spi_clk_79_LC_3_10_0/clk       LogicCell40_SEQ_MODE_1000      0              2616  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi_clk_79_LC_3_10_0/lcout                LogicCell40_SEQ_MODE_1000    541              3157   +INF  RISE       2
I__338/I                                  Odrv4                          0              3157   +INF  RISE       1
I__338/O                                  Odrv4                        352              3509   +INF  RISE       1
I__340/I                                  Span4Mux_h                     0              3509   +INF  RISE       1
I__340/O                                  Span4Mux_h                   302              3811   +INF  RISE       1
I__341/I                                  Span4Mux_s2_h                  0              3811   +INF  RISE       1
I__341/O                                  Span4Mux_s2_h                204              4015   +INF  RISE       1
I__342/I                                  LocalMux                       0              4015   +INF  RISE       1
I__342/O                                  LocalMux                     330              4345   +INF  RISE       1
I__343/I                                  IoInMux                        0              4345   +INF  RISE       1
I__343/O                                  IoInMux                      260              4606   +INF  RISE       1
ipInertedIOPad_SCLK_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0              4606   +INF  RISE       1
ipInertedIOPad_SCLK_preio/PADOUT          PRE_IO_PIN_TYPE_011001      2243              6849   +INF  FALL       1
ipInertedIOPad_SCLK_iopad/DIN             IO_PAD                         0              6849   +INF  FALL       1
ipInertedIOPad_SCLK_iopad/PACKAGEPIN:out  IO_PAD                      2088              8937   +INF  FALL       1
SCLK                                      SPI_MASTER                     0              8937   +INF  FALL       1


++++ Path 85 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : present_state_FSM_i1_LC_2_10_4/lcout
Path End         : CS_N[0]
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (SPI_MASTER|CLK:R#1)       0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         2616
+ Clock To Q                                       541
+ Data Path Delay                                 7312
----------------------------------------------   ----- 
End-of-path arrival time (ps)                    10469
 
Launch Clock Path
pin name                            model name                 delay  cumulative delay  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0       PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__291/I                            Odrv12                         0                 0  RISE       1
I__291/O                            Odrv12                       492               492  RISE       1
I__293/I                            Sp12to4                        0               492  RISE       1
I__293/O                            Sp12to4                      429               921  RISE       1
I__295/I                            Span4Mux_v                     0               921  RISE       1
I__295/O                            Span4Mux_v                   352              1273  RISE       1
I__297/I                            Span4Mux_v                     0              1273  RISE       1
I__297/O                            Span4Mux_v                   352              1624  RISE       1
I__301/I                            Span4Mux_v                     0              1624  RISE       1
I__301/O                            Span4Mux_v                   352              1976  RISE       1
I__308/I                            LocalMux                       0              1976  RISE       1
I__308/O                            LocalMux                     330              2306  RISE       1
I__317/I                            ClkMux                         0              2306  RISE       1
I__317/O                            ClkMux                       309              2616  RISE       1
present_state_FSM_i1_LC_2_10_4/clk  LogicCell40_SEQ_MODE_1001      0              2616  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
present_state_FSM_i1_LC_2_10_4/lcout        LogicCell40_SEQ_MODE_1001    541              3157   +INF  RISE       5
I__214/I                                    LocalMux                       0              3157   +INF  RISE       1
I__214/O                                    LocalMux                     330              3488   +INF  RISE       1
I__219/I                                    InMux                          0              3488   +INF  RISE       1
I__219/O                                    InMux                        260              3748   +INF  RISE       1
i378_3_lut_LC_1_9_5/in3                     LogicCell40_SEQ_MODE_0000      0              3748   +INF  RISE       1
i378_3_lut_LC_1_9_5/lcout                   LogicCell40_SEQ_MODE_0000    288              4036   +INF  FALL       1
I__120/I                                    Odrv4                          0              4036   +INF  FALL       1
I__120/O                                    Odrv4                        373              4409   +INF  FALL       1
I__121/I                                    Span4Mux_h                     0              4409   +INF  FALL       1
I__121/O                                    Span4Mux_h                   316              4725   +INF  FALL       1
I__122/I                                    Span4Mux_v                     0              4725   +INF  FALL       1
I__122/O                                    Span4Mux_v                   373              5098   +INF  FALL       1
I__123/I                                    Span4Mux_v                     0              5098   +INF  FALL       1
I__123/O                                    Span4Mux_v                   373              5470   +INF  FALL       1
I__124/I                                    Span4Mux_s0_h                  0              5470   +INF  FALL       1
I__124/O                                    Span4Mux_s0_h                141              5611   +INF  FALL       1
I__125/I                                    LocalMux                       0              5611   +INF  FALL       1
I__125/O                                    LocalMux                     309              5920   +INF  FALL       1
I__126/I                                    IoInMux                        0              5920   +INF  FALL       1
I__126/O                                    IoInMux                      218              6138   +INF  FALL       1
ipInertedIOPad_CS_N_0_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0              6138   +INF  FALL       1
ipInertedIOPad_CS_N_0_preio/PADOUT          PRE_IO_PIN_TYPE_011001      2243              8381   +INF  FALL       1
ipInertedIOPad_CS_N_0_iopad/DIN             IO_PAD                         0              8381   +INF  FALL       1
ipInertedIOPad_CS_N_0_iopad/PACKAGEPIN:out  IO_PAD                      2088             10469   +INF  FALL       1
CS_N[0]                                     SPI_MASTER                     0             10469   +INF  FALL       1


++++ Path 86 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : present_state_FSM_i1_LC_2_10_4/lcout
Path End         : READY
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (SPI_MASTER|CLK:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        2616
+ Clock To Q                                      541
+ Data Path Delay                                6040
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    9197
 
Launch Clock Path
pin name                            model name                 delay  cumulative delay  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0       PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__291/I                            Odrv12                         0                 0  RISE       1
I__291/O                            Odrv12                       492               492  RISE       1
I__293/I                            Sp12to4                        0               492  RISE       1
I__293/O                            Sp12to4                      429               921  RISE       1
I__295/I                            Span4Mux_v                     0               921  RISE       1
I__295/O                            Span4Mux_v                   352              1273  RISE       1
I__297/I                            Span4Mux_v                     0              1273  RISE       1
I__297/O                            Span4Mux_v                   352              1624  RISE       1
I__301/I                            Span4Mux_v                     0              1624  RISE       1
I__301/O                            Span4Mux_v                   352              1976  RISE       1
I__308/I                            LocalMux                       0              1976  RISE       1
I__308/O                            LocalMux                     330              2306  RISE       1
I__317/I                            ClkMux                         0              2306  RISE       1
I__317/O                            ClkMux                       309              2616  RISE       1
present_state_FSM_i1_LC_2_10_4/clk  LogicCell40_SEQ_MODE_1001      0              2616  RISE       1

Data path
pin name                                   model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
present_state_FSM_i1_LC_2_10_4/lcout       LogicCell40_SEQ_MODE_1001    541              3157   +INF  FALL       5
I__215/I                                   Odrv4                          0              3157   +INF  FALL       1
I__215/O                                   Odrv4                        373              3530   +INF  FALL       1
I__220/I                                   Span4Mux_h                     0              3530   +INF  FALL       1
I__220/O                                   Span4Mux_h                   316              3846   +INF  FALL       1
I__221/I                                   Span4Mux_s1_h                  0              3846   +INF  FALL       1
I__221/O                                   Span4Mux_s1_h                169              4015   +INF  FALL       1
I__222/I                                   IoSpan4Mux                     0              4015   +INF  FALL       1
I__222/O                                   IoSpan4Mux                   323              4338   +INF  FALL       1
I__223/I                                   LocalMux                       0              4338   +INF  FALL       1
I__223/O                                   LocalMux                     309              4648   +INF  FALL       1
I__224/I                                   IoInMux                        0              4648   +INF  FALL       1
I__224/O                                   IoInMux                      218              4866   +INF  FALL       1
ipInertedIOPad_READY_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0              4866   +INF  FALL       1
ipInertedIOPad_READY_preio/PADOUT          PRE_IO_PIN_TYPE_011001      2243              7109   +INF  FALL       1
ipInertedIOPad_READY_iopad/DIN             IO_PAD                         0              7109   +INF  FALL       1
ipInertedIOPad_READY_iopad/PACKAGEPIN:out  IO_PAD                      2088              9197   +INF  FALL       1
READY                                      SPI_MASTER                     0              9197   +INF  FALL       1


++++ Path 87 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : shreg_i7_LC_1_10_7/lcout
Path End         : MOSI
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (SPI_MASTER|CLK:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        2616
+ Clock To Q                                      541
+ Data Path Delay                                6342
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    9499
 
Launch Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__291/I                       Odrv12                         0                 0  RISE       1
I__291/O                       Odrv12                       492               492  RISE       1
I__292/I                       Sp12to4                        0               492  RISE       1
I__292/O                       Sp12to4                      429               921  RISE       1
I__294/I                       Span4Mux_v                     0               921  RISE       1
I__294/O                       Span4Mux_v                   352              1273  RISE       1
I__296/I                       Span4Mux_v                     0              1273  RISE       1
I__296/O                       Span4Mux_v                   352              1624  RISE       1
I__299/I                       Span4Mux_v                     0              1624  RISE       1
I__299/O                       Span4Mux_v                   352              1976  RISE       1
I__304/I                       LocalMux                       0              1976  RISE       1
I__304/O                       LocalMux                     330              2306  RISE       1
I__313/I                       ClkMux                         0              2306  RISE       1
I__313/O                       ClkMux                       309              2616  RISE       1
shreg_i7_LC_1_10_7/clk         LogicCell40_SEQ_MODE_1000      0              2616  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
shreg_i7_LC_1_10_7/lcout                  LogicCell40_SEQ_MODE_1000    541              3157   +INF  RISE       2
I__145/I                                  Odrv4                          0              3157   +INF  RISE       1
I__145/O                                  Odrv4                        352              3509   +INF  RISE       1
I__146/I                                  Span4Mux_s2_h                  0              3509   +INF  RISE       1
I__146/O                                  Span4Mux_s2_h                204              3713   +INF  RISE       1
I__147/I                                  IoSpan4Mux                     0              3713   +INF  RISE       1
I__147/O                                  IoSpan4Mux                   288              4001   +INF  RISE       1
I__148/I                                  IoSpan4Mux                     0              4001   +INF  RISE       1
I__148/O                                  IoSpan4Mux                   288              4289   +INF  RISE       1
I__149/I                                  IoSpan4Mux                     0              4289   +INF  RISE       1
I__149/O                                  IoSpan4Mux                   288              4577   +INF  RISE       1
I__150/I                                  LocalMux                       0              4577   +INF  RISE       1
I__150/O                                  LocalMux                     330              4908   +INF  RISE       1
I__152/I                                  IoInMux                        0              4908   +INF  RISE       1
I__152/O                                  IoInMux                      260              5168   +INF  RISE       1
ipInertedIOPad_MOSI_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0              5168   +INF  RISE       1
ipInertedIOPad_MOSI_preio/PADOUT          PRE_IO_PIN_TYPE_011001      2243              7411   +INF  FALL       1
ipInertedIOPad_MOSI_iopad/DIN             IO_PAD                         0              7411   +INF  FALL       1
ipInertedIOPad_MOSI_iopad/PACKAGEPIN:out  IO_PAD                      2088              9499   +INF  FALL       1
MOSI                                      SPI_MASTER                     0              9499   +INF  FALL       1


++++ Path 88 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : shreg_i7_LC_1_10_7/lcout
Path End         : DOUT[7]
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (SPI_MASTER|CLK:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        2616
+ Clock To Q                                      541
+ Data Path Delay                                6405
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    9562
 
Launch Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__291/I                       Odrv12                         0                 0  RISE       1
I__291/O                       Odrv12                       492               492  RISE       1
I__292/I                       Sp12to4                        0               492  RISE       1
I__292/O                       Sp12to4                      429               921  RISE       1
I__294/I                       Span4Mux_v                     0               921  RISE       1
I__294/O                       Span4Mux_v                   352              1273  RISE       1
I__296/I                       Span4Mux_v                     0              1273  RISE       1
I__296/O                       Span4Mux_v                   352              1624  RISE       1
I__299/I                       Span4Mux_v                     0              1624  RISE       1
I__299/O                       Span4Mux_v                   352              1976  RISE       1
I__304/I                       LocalMux                       0              1976  RISE       1
I__304/O                       LocalMux                     330              2306  RISE       1
I__313/I                       ClkMux                         0              2306  RISE       1
I__313/O                       ClkMux                       309              2616  RISE       1
shreg_i7_LC_1_10_7/clk         LogicCell40_SEQ_MODE_1000      0              2616  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
shreg_i7_LC_1_10_7/lcout                    LogicCell40_SEQ_MODE_1000    541              3157   +INF  FALL       2
I__145/I                                    Odrv4                          0              3157   +INF  FALL       1
I__145/O                                    Odrv4                        373              3530   +INF  FALL       1
I__146/I                                    Span4Mux_s2_h                  0              3530   +INF  FALL       1
I__146/O                                    Span4Mux_s2_h                204              3734   +INF  FALL       1
I__147/I                                    IoSpan4Mux                     0              3734   +INF  FALL       1
I__147/O                                    IoSpan4Mux                   323              4057   +INF  FALL       1
I__148/I                                    IoSpan4Mux                     0              4057   +INF  FALL       1
I__148/O                                    IoSpan4Mux                   323              4381   +INF  FALL       1
I__149/I                                    IoSpan4Mux                     0              4381   +INF  FALL       1
I__149/O                                    IoSpan4Mux                   323              4704   +INF  FALL       1
I__151/I                                    LocalMux                       0              4704   +INF  FALL       1
I__151/O                                    LocalMux                     309              5013   +INF  FALL       1
I__153/I                                    IoInMux                        0              5013   +INF  FALL       1
I__153/O                                    IoInMux                      218              5231   +INF  FALL       1
ipInertedIOPad_DOUT_7_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0              5231   +INF  FALL       1
ipInertedIOPad_DOUT_7_preio/PADOUT          PRE_IO_PIN_TYPE_011001      2243              7474   +INF  FALL       1
ipInertedIOPad_DOUT_7_iopad/DIN             IO_PAD                         0              7474   +INF  FALL       1
ipInertedIOPad_DOUT_7_iopad/PACKAGEPIN:out  IO_PAD                      2088              9562   +INF  FALL       1
DOUT[7]                                     SPI_MASTER                     0              9562   +INF  FALL       1


++++ Path 89 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : shreg_i6_LC_1_10_6/lcout
Path End         : DOUT[6]
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (SPI_MASTER|CLK:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        2616
+ Clock To Q                                      541
+ Data Path Delay                                6145
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    9302
 
Launch Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__291/I                       Odrv12                         0                 0  RISE       1
I__291/O                       Odrv12                       492               492  RISE       1
I__292/I                       Sp12to4                        0               492  RISE       1
I__292/O                       Sp12to4                      429               921  RISE       1
I__294/I                       Span4Mux_v                     0               921  RISE       1
I__294/O                       Span4Mux_v                   352              1273  RISE       1
I__296/I                       Span4Mux_v                     0              1273  RISE       1
I__296/O                       Span4Mux_v                   352              1624  RISE       1
I__299/I                       Span4Mux_v                     0              1624  RISE       1
I__299/O                       Span4Mux_v                   352              1976  RISE       1
I__304/I                       LocalMux                       0              1976  RISE       1
I__304/O                       LocalMux                     330              2306  RISE       1
I__313/I                       ClkMux                         0              2306  RISE       1
I__313/O                       ClkMux                       309              2616  RISE       1
shreg_i6_LC_1_10_6/clk         LogicCell40_SEQ_MODE_1000      0              2616  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
shreg_i6_LC_1_10_6/lcout                    LogicCell40_SEQ_MODE_1000    541              3157   +INF  RISE       2
I__155/I                                    Odrv4                          0              3157   +INF  RISE       1
I__155/O                                    Odrv4                        352              3509   +INF  RISE       1
I__157/I                                    Span4Mux_v                     0              3509   +INF  RISE       1
I__157/O                                    Span4Mux_v                   352              3860   +INF  RISE       1
I__158/I                                    Span4Mux_s3_h                  0              3860   +INF  RISE       1
I__158/O                                    Span4Mux_s3_h                232              4092   +INF  RISE       1
I__159/I                                    IoSpan4Mux                     0              4092   +INF  RISE       1
I__159/O                                    IoSpan4Mux                   288              4381   +INF  RISE       1
I__160/I                                    LocalMux                       0              4381   +INF  RISE       1
I__160/O                                    LocalMux                     330              4711   +INF  RISE       1
I__161/I                                    IoInMux                        0              4711   +INF  RISE       1
I__161/O                                    IoInMux                      260              4971   +INF  RISE       1
ipInertedIOPad_DOUT_6_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0              4971   +INF  RISE       1
ipInertedIOPad_DOUT_6_preio/PADOUT          PRE_IO_PIN_TYPE_011001      2243              7214   +INF  FALL       1
ipInertedIOPad_DOUT_6_iopad/DIN             IO_PAD                         0              7214   +INF  FALL       1
ipInertedIOPad_DOUT_6_iopad/PACKAGEPIN:out  IO_PAD                      2088              9302   +INF  FALL       1
DOUT[6]                                     SPI_MASTER                     0              9302   +INF  FALL       1


++++ Path 90 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : shreg_i5_LC_1_10_5/lcout
Path End         : DOUT[5]
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (SPI_MASTER|CLK:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        2616
+ Clock To Q                                      541
+ Data Path Delay                                6075
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    9232
 
Launch Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__291/I                       Odrv12                         0                 0  RISE       1
I__291/O                       Odrv12                       492               492  RISE       1
I__292/I                       Sp12to4                        0               492  RISE       1
I__292/O                       Sp12to4                      429               921  RISE       1
I__294/I                       Span4Mux_v                     0               921  RISE       1
I__294/O                       Span4Mux_v                   352              1273  RISE       1
I__296/I                       Span4Mux_v                     0              1273  RISE       1
I__296/O                       Span4Mux_v                   352              1624  RISE       1
I__299/I                       Span4Mux_v                     0              1624  RISE       1
I__299/O                       Span4Mux_v                   352              1976  RISE       1
I__304/I                       LocalMux                       0              1976  RISE       1
I__304/O                       LocalMux                     330              2306  RISE       1
I__313/I                       ClkMux                         0              2306  RISE       1
I__313/O                       ClkMux                       309              2616  RISE       1
shreg_i5_LC_1_10_5/clk         LogicCell40_SEQ_MODE_1000      0              2616  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
shreg_i5_LC_1_10_5/lcout                    LogicCell40_SEQ_MODE_1000    541              3157   +INF  RISE       2
I__169/I                                    Odrv4                          0              3157   +INF  RISE       1
I__169/O                                    Odrv4                        352              3509   +INF  RISE       1
I__171/I                                    Span4Mux_h                     0              3509   +INF  RISE       1
I__171/O                                    Span4Mux_h                   302              3811   +INF  RISE       1
I__172/I                                    Span4Mux_v                     0              3811   +INF  RISE       1
I__172/O                                    Span4Mux_v                   352              4163   +INF  RISE       1
I__173/I                                    Span4Mux_s0_h                  0              4163   +INF  RISE       1
I__173/O                                    Span4Mux_s0_h                148              4310   +INF  RISE       1
I__174/I                                    LocalMux                       0              4310   +INF  RISE       1
I__174/O                                    LocalMux                     330              4641   +INF  RISE       1
I__175/I                                    IoInMux                        0              4641   +INF  RISE       1
I__175/O                                    IoInMux                      260              4901   +INF  RISE       1
ipInertedIOPad_DOUT_5_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0              4901   +INF  RISE       1
ipInertedIOPad_DOUT_5_preio/PADOUT          PRE_IO_PIN_TYPE_011001      2243              7144   +INF  FALL       1
ipInertedIOPad_DOUT_5_iopad/DIN             IO_PAD                         0              7144   +INF  FALL       1
ipInertedIOPad_DOUT_5_iopad/PACKAGEPIN:out  IO_PAD                      2088              9232   +INF  FALL       1
DOUT[5]                                     SPI_MASTER                     0              9232   +INF  FALL       1


++++ Path 91 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : shreg_i4_LC_1_10_4/lcout
Path End         : DOUT[4]
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (SPI_MASTER|CLK:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        2616
+ Clock To Q                                      541
+ Data Path Delay                                5829
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    8986
 
Launch Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__291/I                       Odrv12                         0                 0  RISE       1
I__291/O                       Odrv12                       492               492  RISE       1
I__292/I                       Sp12to4                        0               492  RISE       1
I__292/O                       Sp12to4                      429               921  RISE       1
I__294/I                       Span4Mux_v                     0               921  RISE       1
I__294/O                       Span4Mux_v                   352              1273  RISE       1
I__296/I                       Span4Mux_v                     0              1273  RISE       1
I__296/O                       Span4Mux_v                   352              1624  RISE       1
I__299/I                       Span4Mux_v                     0              1624  RISE       1
I__299/O                       Span4Mux_v                   352              1976  RISE       1
I__304/I                       LocalMux                       0              1976  RISE       1
I__304/O                       LocalMux                     330              2306  RISE       1
I__313/I                       ClkMux                         0              2306  RISE       1
I__313/O                       ClkMux                       309              2616  RISE       1
shreg_i4_LC_1_10_4/clk         LogicCell40_SEQ_MODE_1000      0              2616  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
shreg_i4_LC_1_10_4/lcout                    LogicCell40_SEQ_MODE_1000    541              3157   +INF  RISE       2
I__184/I                                    Odrv4                          0              3157   +INF  RISE       1
I__184/O                                    Odrv4                        352              3509   +INF  RISE       1
I__186/I                                    Span4Mux_v                     0              3509   +INF  RISE       1
I__186/O                                    Span4Mux_v                   352              3860   +INF  RISE       1
I__187/I                                    Span4Mux_s2_h                  0              3860   +INF  RISE       1
I__187/O                                    Span4Mux_s2_h                204              4064   +INF  RISE       1
I__188/I                                    LocalMux                       0              4064   +INF  RISE       1
I__188/O                                    LocalMux                     330              4395   +INF  RISE       1
I__189/I                                    IoInMux                        0              4395   +INF  RISE       1
I__189/O                                    IoInMux                      260              4655   +INF  RISE       1
ipInertedIOPad_DOUT_4_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0              4655   +INF  RISE       1
ipInertedIOPad_DOUT_4_preio/PADOUT          PRE_IO_PIN_TYPE_011001      2243              6898   +INF  FALL       1
ipInertedIOPad_DOUT_4_iopad/DIN             IO_PAD                         0              6898   +INF  FALL       1
ipInertedIOPad_DOUT_4_iopad/PACKAGEPIN:out  IO_PAD                      2088              8986   +INF  FALL       1
DOUT[4]                                     SPI_MASTER                     0              8986   +INF  FALL       1


++++ Path 92 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : shreg_i3_LC_1_10_3/lcout
Path End         : DOUT[3]
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (SPI_MASTER|CLK:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        2616
+ Clock To Q                                      541
+ Data Path Delay                                5857
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    9014
 
Launch Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__291/I                       Odrv12                         0                 0  RISE       1
I__291/O                       Odrv12                       492               492  RISE       1
I__292/I                       Sp12to4                        0               492  RISE       1
I__292/O                       Sp12to4                      429               921  RISE       1
I__294/I                       Span4Mux_v                     0               921  RISE       1
I__294/O                       Span4Mux_v                   352              1273  RISE       1
I__296/I                       Span4Mux_v                     0              1273  RISE       1
I__296/O                       Span4Mux_v                   352              1624  RISE       1
I__299/I                       Span4Mux_v                     0              1624  RISE       1
I__299/O                       Span4Mux_v                   352              1976  RISE       1
I__304/I                       LocalMux                       0              1976  RISE       1
I__304/O                       LocalMux                     330              2306  RISE       1
I__313/I                       ClkMux                         0              2306  RISE       1
I__313/O                       ClkMux                       309              2616  RISE       1
shreg_i3_LC_1_10_3/clk         LogicCell40_SEQ_MODE_1000      0              2616  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
shreg_i3_LC_1_10_3/lcout                    LogicCell40_SEQ_MODE_1000    541              3157   +INF  RISE       2
I__196/I                                    Odrv4                          0              3157   +INF  RISE       1
I__196/O                                    Odrv4                        352              3509   +INF  RISE       1
I__198/I                                    Span4Mux_v                     0              3509   +INF  RISE       1
I__198/O                                    Span4Mux_v                   352              3860   +INF  RISE       1
I__199/I                                    Span4Mux_s3_h                  0              3860   +INF  RISE       1
I__199/O                                    Span4Mux_s3_h                232              4092   +INF  RISE       1
I__200/I                                    LocalMux                       0              4092   +INF  RISE       1
I__200/O                                    LocalMux                     330              4423   +INF  RISE       1
I__201/I                                    IoInMux                        0              4423   +INF  RISE       1
I__201/O                                    IoInMux                      260              4683   +INF  RISE       1
ipInertedIOPad_DOUT_3_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0              4683   +INF  RISE       1
ipInertedIOPad_DOUT_3_preio/PADOUT          PRE_IO_PIN_TYPE_011001      2243              6926   +INF  FALL       1
ipInertedIOPad_DOUT_3_iopad/DIN             IO_PAD                         0              6926   +INF  FALL       1
ipInertedIOPad_DOUT_3_iopad/PACKAGEPIN:out  IO_PAD                      2088              9014   +INF  FALL       1
DOUT[3]                                     SPI_MASTER                     0              9014   +INF  FALL       1


++++ Path 93 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : shreg_i2_LC_1_10_2/lcout
Path End         : DOUT[2]
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (SPI_MASTER|CLK:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        2616
+ Clock To Q                                      541
+ Data Path Delay                                5414
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    8571
 
Launch Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__291/I                       Odrv12                         0                 0  RISE       1
I__291/O                       Odrv12                       492               492  RISE       1
I__292/I                       Sp12to4                        0               492  RISE       1
I__292/O                       Sp12to4                      429               921  RISE       1
I__294/I                       Span4Mux_v                     0               921  RISE       1
I__294/O                       Span4Mux_v                   352              1273  RISE       1
I__296/I                       Span4Mux_v                     0              1273  RISE       1
I__296/O                       Span4Mux_v                   352              1624  RISE       1
I__299/I                       Span4Mux_v                     0              1624  RISE       1
I__299/O                       Span4Mux_v                   352              1976  RISE       1
I__304/I                       LocalMux                       0              1976  RISE       1
I__304/O                       LocalMux                     330              2306  RISE       1
I__313/I                       ClkMux                         0              2306  RISE       1
I__313/O                       ClkMux                       309              2616  RISE       1
shreg_i2_LC_1_10_2/clk         LogicCell40_SEQ_MODE_1000      0              2616  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
shreg_i2_LC_1_10_2/lcout                    LogicCell40_SEQ_MODE_1000    541              3157   +INF  RISE       2
I__72/I                                     Odrv12                         0              3157   +INF  RISE       1
I__72/O                                     Odrv12                       492              3649   +INF  RISE       1
I__74/I                                     LocalMux                       0              3649   +INF  RISE       1
I__74/O                                     LocalMux                     330              3980   +INF  RISE       1
I__75/I                                     IoInMux                        0              3980   +INF  RISE       1
I__75/O                                     IoInMux                      260              4240   +INF  RISE       1
ipInertedIOPad_DOUT_2_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0              4240   +INF  RISE       1
ipInertedIOPad_DOUT_2_preio/PADOUT          PRE_IO_PIN_TYPE_011001      2243              6483   +INF  FALL       1
ipInertedIOPad_DOUT_2_iopad/DIN             IO_PAD                         0              6483   +INF  FALL       1
ipInertedIOPad_DOUT_2_iopad/PACKAGEPIN:out  IO_PAD                      2088              8571   +INF  FALL       1
DOUT[2]                                     SPI_MASTER                     0              8571   +INF  FALL       1


++++ Path 94 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : shreg_i1_LC_1_10_1/lcout
Path End         : DOUT[1]
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (SPI_MASTER|CLK:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        2616
+ Clock To Q                                      541
+ Data Path Delay                                5414
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    8571
 
Launch Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__291/I                       Odrv12                         0                 0  RISE       1
I__291/O                       Odrv12                       492               492  RISE       1
I__292/I                       Sp12to4                        0               492  RISE       1
I__292/O                       Sp12to4                      429               921  RISE       1
I__294/I                       Span4Mux_v                     0               921  RISE       1
I__294/O                       Span4Mux_v                   352              1273  RISE       1
I__296/I                       Span4Mux_v                     0              1273  RISE       1
I__296/O                       Span4Mux_v                   352              1624  RISE       1
I__299/I                       Span4Mux_v                     0              1624  RISE       1
I__299/O                       Span4Mux_v                   352              1976  RISE       1
I__304/I                       LocalMux                       0              1976  RISE       1
I__304/O                       LocalMux                     330              2306  RISE       1
I__313/I                       ClkMux                         0              2306  RISE       1
I__313/O                       ClkMux                       309              2616  RISE       1
shreg_i1_LC_1_10_1/clk         LogicCell40_SEQ_MODE_1000      0              2616  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
shreg_i1_LC_1_10_1/lcout                    LogicCell40_SEQ_MODE_1000    541              3157   +INF  RISE       2
I__82/I                                     Odrv12                         0              3157   +INF  RISE       1
I__82/O                                     Odrv12                       492              3649   +INF  RISE       1
I__84/I                                     LocalMux                       0              3649   +INF  RISE       1
I__84/O                                     LocalMux                     330              3980   +INF  RISE       1
I__85/I                                     IoInMux                        0              3980   +INF  RISE       1
I__85/O                                     IoInMux                      260              4240   +INF  RISE       1
ipInertedIOPad_DOUT_1_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0              4240   +INF  RISE       1
ipInertedIOPad_DOUT_1_preio/PADOUT          PRE_IO_PIN_TYPE_011001      2243              6483   +INF  FALL       1
ipInertedIOPad_DOUT_1_iopad/DIN             IO_PAD                         0              6483   +INF  FALL       1
ipInertedIOPad_DOUT_1_iopad/PACKAGEPIN:out  IO_PAD                      2088              8571   +INF  FALL       1
DOUT[1]                                     SPI_MASTER                     0              8571   +INF  FALL       1


++++ Path 95 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : shreg_i0_LC_1_10_0/lcout
Path End         : DOUT[0]
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (SPI_MASTER|CLK:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        2616
+ Clock To Q                                      541
+ Data Path Delay                                5794
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    8951
 
Launch Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__291/I                       Odrv12                         0                 0  RISE       1
I__291/O                       Odrv12                       492               492  RISE       1
I__292/I                       Sp12to4                        0               492  RISE       1
I__292/O                       Sp12to4                      429               921  RISE       1
I__294/I                       Span4Mux_v                     0               921  RISE       1
I__294/O                       Span4Mux_v                   352              1273  RISE       1
I__296/I                       Span4Mux_v                     0              1273  RISE       1
I__296/O                       Span4Mux_v                   352              1624  RISE       1
I__299/I                       Span4Mux_v                     0              1624  RISE       1
I__299/O                       Span4Mux_v                   352              1976  RISE       1
I__304/I                       LocalMux                       0              1976  RISE       1
I__304/O                       LocalMux                     330              2306  RISE       1
I__313/I                       ClkMux                         0              2306  RISE       1
I__313/O                       ClkMux                       309              2616  RISE       1
shreg_i0_LC_1_10_0/clk         LogicCell40_SEQ_MODE_1000      0              2616  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
shreg_i0_LC_1_10_0/lcout                    LogicCell40_SEQ_MODE_1000    541              3157   +INF  RISE       2
I__93/I                                     Odrv4                          0              3157   +INF  RISE       1
I__93/O                                     Odrv4                        352              3509   +INF  RISE       1
I__95/I                                     Span4Mux_s3_h                  0              3509   +INF  RISE       1
I__95/O                                     Span4Mux_s3_h                232              3741   +INF  RISE       1
I__96/I                                     IoSpan4Mux                     0              3741   +INF  RISE       1
I__96/O                                     IoSpan4Mux                   288              4029   +INF  RISE       1
I__97/I                                     LocalMux                       0              4029   +INF  RISE       1
I__97/O                                     LocalMux                     330              4359   +INF  RISE       1
I__98/I                                     IoInMux                        0              4359   +INF  RISE       1
I__98/O                                     IoInMux                      260              4620   +INF  RISE       1
ipInertedIOPad_DOUT_0_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0              4620   +INF  RISE       1
ipInertedIOPad_DOUT_0_preio/PADOUT          PRE_IO_PIN_TYPE_011001      2243              6863   +INF  FALL       1
ipInertedIOPad_DOUT_0_iopad/DIN             IO_PAD                         0              6863   +INF  FALL       1
ipInertedIOPad_DOUT_0_iopad/PACKAGEPIN:out  IO_PAD                      2088              8951   +INF  FALL       1
DOUT[0]                                     SPI_MASTER                     0              8951   +INF  FALL       1


++++ Path 96 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : DOUT_VLD_84_LC_1_9_6/lcout
Path End         : DOUT_VLD
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (SPI_MASTER|CLK:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        2616
+ Clock To Q                                      541
+ Data Path Delay                                6539
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    9696
 
Launch Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__291/I                       Odrv12                         0                 0  RISE       1
I__291/O                       Odrv12                       492               492  RISE       1
I__292/I                       Sp12to4                        0               492  RISE       1
I__292/O                       Sp12to4                      429               921  RISE       1
I__294/I                       Span4Mux_v                     0               921  RISE       1
I__294/O                       Span4Mux_v                   352              1273  RISE       1
I__296/I                       Span4Mux_v                     0              1273  RISE       1
I__296/O                       Span4Mux_v                   352              1624  RISE       1
I__300/I                       Span4Mux_v                     0              1624  RISE       1
I__300/O                       Span4Mux_v                   352              1976  RISE       1
I__306/I                       LocalMux                       0              1976  RISE       1
I__306/O                       LocalMux                     330              2306  RISE       1
I__315/I                       ClkMux                         0              2306  RISE       1
I__315/O                       ClkMux                       309              2616  RISE       1
DOUT_VLD_84_LC_1_9_6/clk       LogicCell40_SEQ_MODE_1000      0              2616  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
DOUT_VLD_84_LC_1_9_6/lcout                    LogicCell40_SEQ_MODE_1000    541              3157   +INF  RISE       1
I__114/I                                      Odrv12                         0              3157   +INF  RISE       1
I__114/O                                      Odrv12                       492              3649   +INF  RISE       1
I__115/I                                      Span12Mux_v                    0              3649   +INF  RISE       1
I__115/O                                      Span12Mux_v                  492              4141   +INF  RISE       1
I__116/I                                      Sp12to4                        0              4141   +INF  RISE       1
I__116/O                                      Sp12to4                      429              4570   +INF  RISE       1
I__117/I                                      Span4Mux_s2_h                  0              4570   +INF  RISE       1
I__117/O                                      Span4Mux_s2_h                204              4774   +INF  RISE       1
I__118/I                                      LocalMux                       0              4774   +INF  RISE       1
I__118/O                                      LocalMux                     330              5105   +INF  RISE       1
I__119/I                                      IoInMux                        0              5105   +INF  RISE       1
I__119/O                                      IoInMux                      260              5365   +INF  RISE       1
ipInertedIOPad_DOUT_VLD_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0              5365   +INF  RISE       1
ipInertedIOPad_DOUT_VLD_preio/PADOUT          PRE_IO_PIN_TYPE_011001      2243              7608   +INF  FALL       1
ipInertedIOPad_DOUT_VLD_iopad/DIN             IO_PAD                         0              7608   +INF  FALL       1
ipInertedIOPad_DOUT_VLD_iopad/PACKAGEPIN:out  IO_PAD                      2088              9696   +INF  FALL       1
DOUT_VLD                                      SPI_MASTER                     0              9696   +INF  FALL       1


++++ Path 97 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RST
Path End         : present_state_FSM_i1_LC_2_10_4/sr
Capture Clock    : present_state_FSM_i1_LC_2_10_4/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (SPI_MASTER|CLK:R#1)    +INF
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2616
- Setup Time                                       -141
-----------------------------------------------   ----- 
End-of-path required time (ps)                     +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         3156
---------------------------------------   ---- 
End-of-path arrival time (ps)             3156
 
Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
RST                                     SPI_MASTER                     0                 0   +INF  RISE       1
ipInertedIOPad_RST_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  RISE       1
ipInertedIOPad_RST_iopad/DOUT           IO_PAD                       590               590   +INF  RISE       1
ipInertedIOPad_RST_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               590   +INF  RISE       1
ipInertedIOPad_RST_preio/DIN0           PRE_IO_PIN_TYPE_000001       464              1054   +INF  FALL       1
I__400/I                                Odrv4                          0              1054   +INF  FALL       1
I__400/O                                Odrv4                        373              1427   +INF  FALL       1
I__403/I                                Span4Mux_h                     0              1427   +INF  FALL       1
I__403/O                                Span4Mux_h                   316              1743   +INF  FALL       1
I__406/I                                Span4Mux_v                     0              1743   +INF  FALL       1
I__406/O                                Span4Mux_v                   373              2116   +INF  FALL       1
I__409/I                                Span4Mux_v                     0              2116   +INF  FALL       1
I__409/O                                Span4Mux_v                   373              2488   +INF  FALL       1
I__414/I                                LocalMux                       0              2488   +INF  FALL       1
I__414/O                                LocalMux                     309              2798   +INF  FALL       1
I__420/I                                SRMux                          0              2798   +INF  FALL       1
I__420/O                                SRMux                        359              3156   +INF  FALL       1
present_state_FSM_i1_LC_2_10_4/sr       LogicCell40_SEQ_MODE_1001      0              3156   +INF  FALL       1

Capture Clock Path
pin name                            model name                 delay  cumulative delay  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0       PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__291/I                            Odrv12                         0                 0  RISE       1
I__291/O                            Odrv12                       492               492  RISE       1
I__293/I                            Sp12to4                        0               492  RISE       1
I__293/O                            Sp12to4                      429               921  RISE       1
I__295/I                            Span4Mux_v                     0               921  RISE       1
I__295/O                            Span4Mux_v                   352              1273  RISE       1
I__297/I                            Span4Mux_v                     0              1273  RISE       1
I__297/O                            Span4Mux_v                   352              1624  RISE       1
I__301/I                            Span4Mux_v                     0              1624  RISE       1
I__301/O                            Span4Mux_v                   352              1976  RISE       1
I__308/I                            LocalMux                       0              1976  RISE       1
I__308/O                            LocalMux                     330              2306  RISE       1
I__317/I                            ClkMux                         0              2306  RISE       1
I__317/O                            ClkMux                       309              2616  RISE       1
present_state_FSM_i1_LC_2_10_4/clk  LogicCell40_SEQ_MODE_1001      0              2616  RISE       1



++++ Path 98 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RST
Path End         : present_state_FSM_i4_LC_2_10_2/sr
Capture Clock    : present_state_FSM_i4_LC_2_10_2/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (SPI_MASTER|CLK:R#1)    +INF
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2616
- Setup Time                                       -141
-----------------------------------------------   ----- 
End-of-path required time (ps)                     +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         3156
---------------------------------------   ---- 
End-of-path arrival time (ps)             3156
 
Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
RST                                     SPI_MASTER                     0                 0   +INF  RISE       1
ipInertedIOPad_RST_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  RISE       1
ipInertedIOPad_RST_iopad/DOUT           IO_PAD                       590               590   +INF  RISE       1
ipInertedIOPad_RST_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               590   +INF  RISE       1
ipInertedIOPad_RST_preio/DIN0           PRE_IO_PIN_TYPE_000001       464              1054   +INF  FALL       1
I__400/I                                Odrv4                          0              1054   +INF  FALL       1
I__400/O                                Odrv4                        373              1427   +INF  FALL       1
I__403/I                                Span4Mux_h                     0              1427   +INF  FALL       1
I__403/O                                Span4Mux_h                   316              1743   +INF  FALL       1
I__406/I                                Span4Mux_v                     0              1743   +INF  FALL       1
I__406/O                                Span4Mux_v                   373              2116   +INF  FALL       1
I__409/I                                Span4Mux_v                     0              2116   +INF  FALL       1
I__409/O                                Span4Mux_v                   373              2488   +INF  FALL       1
I__414/I                                LocalMux                       0              2488   +INF  FALL       1
I__414/O                                LocalMux                     309              2798   +INF  FALL       1
I__420/I                                SRMux                          0              2798   +INF  FALL       1
I__420/O                                SRMux                        359              3156   +INF  FALL       1
present_state_FSM_i4_LC_2_10_2/sr       LogicCell40_SEQ_MODE_1000      0              3156   +INF  FALL       1

Capture Clock Path
pin name                            model name                 delay  cumulative delay  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0       PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__291/I                            Odrv12                         0                 0  RISE       1
I__291/O                            Odrv12                       492               492  RISE       1
I__293/I                            Sp12to4                        0               492  RISE       1
I__293/O                            Sp12to4                      429               921  RISE       1
I__295/I                            Span4Mux_v                     0               921  RISE       1
I__295/O                            Span4Mux_v                   352              1273  RISE       1
I__297/I                            Span4Mux_v                     0              1273  RISE       1
I__297/O                            Span4Mux_v                   352              1624  RISE       1
I__301/I                            Span4Mux_v                     0              1624  RISE       1
I__301/O                            Span4Mux_v                   352              1976  RISE       1
I__308/I                            LocalMux                       0              1976  RISE       1
I__308/O                            LocalMux                     330              2306  RISE       1
I__317/I                            ClkMux                         0              2306  RISE       1
I__317/O                            ClkMux                       309              2616  RISE       1
present_state_FSM_i4_LC_2_10_2/clk  LogicCell40_SEQ_MODE_1000      0              2616  RISE       1



++++ Path 99 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RST
Path End         : present_state_FSM_i2_LC_2_10_0/sr
Capture Clock    : present_state_FSM_i2_LC_2_10_0/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (SPI_MASTER|CLK:R#1)    +INF
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2616
- Setup Time                                       -141
-----------------------------------------------   ----- 
End-of-path required time (ps)                     +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         3156
---------------------------------------   ---- 
End-of-path arrival time (ps)             3156
 
Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
RST                                     SPI_MASTER                     0                 0   +INF  RISE       1
ipInertedIOPad_RST_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  RISE       1
ipInertedIOPad_RST_iopad/DOUT           IO_PAD                       590               590   +INF  RISE       1
ipInertedIOPad_RST_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               590   +INF  RISE       1
ipInertedIOPad_RST_preio/DIN0           PRE_IO_PIN_TYPE_000001       464              1054   +INF  FALL       1
I__400/I                                Odrv4                          0              1054   +INF  FALL       1
I__400/O                                Odrv4                        373              1427   +INF  FALL       1
I__403/I                                Span4Mux_h                     0              1427   +INF  FALL       1
I__403/O                                Span4Mux_h                   316              1743   +INF  FALL       1
I__406/I                                Span4Mux_v                     0              1743   +INF  FALL       1
I__406/O                                Span4Mux_v                   373              2116   +INF  FALL       1
I__409/I                                Span4Mux_v                     0              2116   +INF  FALL       1
I__409/O                                Span4Mux_v                   373              2488   +INF  FALL       1
I__414/I                                LocalMux                       0              2488   +INF  FALL       1
I__414/O                                LocalMux                     309              2798   +INF  FALL       1
I__420/I                                SRMux                          0              2798   +INF  FALL       1
I__420/O                                SRMux                        359              3156   +INF  FALL       1
present_state_FSM_i2_LC_2_10_0/sr       LogicCell40_SEQ_MODE_1000      0              3156   +INF  FALL       1

Capture Clock Path
pin name                            model name                 delay  cumulative delay  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0       PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__291/I                            Odrv12                         0                 0  RISE       1
I__291/O                            Odrv12                       492               492  RISE       1
I__293/I                            Sp12to4                        0               492  RISE       1
I__293/O                            Sp12to4                      429               921  RISE       1
I__295/I                            Span4Mux_v                     0               921  RISE       1
I__295/O                            Span4Mux_v                   352              1273  RISE       1
I__297/I                            Span4Mux_v                     0              1273  RISE       1
I__297/O                            Span4Mux_v                   352              1624  RISE       1
I__301/I                            Span4Mux_v                     0              1624  RISE       1
I__301/O                            Span4Mux_v                   352              1976  RISE       1
I__308/I                            LocalMux                       0              1976  RISE       1
I__308/O                            LocalMux                     330              2306  RISE       1
I__317/I                            ClkMux                         0              2306  RISE       1
I__317/O                            ClkMux                       309              2616  RISE       1
present_state_FSM_i2_LC_2_10_0/clk  LogicCell40_SEQ_MODE_1000      0              2616  RISE       1



++++ Path 100 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RST
Path End         : present_state_FSM_i3_LC_2_9_6/in1
Capture Clock    : present_state_FSM_i3_LC_2_9_6/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (SPI_MASTER|CLK:R#1)    +INF
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2616
- Setup Time                                       -380
-----------------------------------------------   ----- 
End-of-path required time (ps)                     +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         2966
---------------------------------------   ---- 
End-of-path arrival time (ps)             2966
 
Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
RST                                     SPI_MASTER                     0                 0   +INF  FALL       1
ipInertedIOPad_RST_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  FALL       1
ipInertedIOPad_RST_iopad/DOUT           IO_PAD                       540               540   +INF  FALL       1
ipInertedIOPad_RST_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               540   +INF  FALL       1
ipInertedIOPad_RST_preio/DIN0           PRE_IO_PIN_TYPE_000001       464              1004   +INF  FALL       1
I__400/I                                Odrv4                          0              1004   +INF  FALL       1
I__400/O                                Odrv4                        373              1377   +INF  FALL       1
I__403/I                                Span4Mux_h                     0              1377   +INF  FALL       1
I__403/O                                Span4Mux_h                   316              1693   +INF  FALL       1
I__406/I                                Span4Mux_v                     0              1693   +INF  FALL       1
I__406/O                                Span4Mux_v                   373              2066   +INF  FALL       1
I__410/I                                Span4Mux_v                     0              2066   +INF  FALL       1
I__410/O                                Span4Mux_v                   373              2438   +INF  FALL       1
I__415/I                                LocalMux                       0              2438   +INF  FALL       1
I__415/O                                LocalMux                     309              2748   +INF  FALL       1
I__423/I                                InMux                          0              2748   +INF  FALL       1
I__423/O                                InMux                        218              2966   +INF  FALL       1
present_state_FSM_i3_LC_2_9_6/in1       LogicCell40_SEQ_MODE_1000      0              2966   +INF  FALL       1

Capture Clock Path
pin name                           model name                 delay  cumulative delay  edge  Fanout
---------------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0      PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__291/I                           Odrv12                         0                 0  RISE       1
I__291/O                           Odrv12                       492               492  RISE       1
I__293/I                           Sp12to4                        0               492  RISE       1
I__293/O                           Sp12to4                      429               921  RISE       1
I__295/I                           Span4Mux_v                     0               921  RISE       1
I__295/O                           Span4Mux_v                   352              1273  RISE       1
I__298/I                           Span4Mux_v                     0              1273  RISE       1
I__298/O                           Span4Mux_v                   352              1624  RISE       1
I__302/I                           Span4Mux_v                     0              1624  RISE       1
I__302/O                           Span4Mux_v                   352              1976  RISE       1
I__310/I                           LocalMux                       0              1976  RISE       1
I__310/O                           LocalMux                     330              2306  RISE       1
I__319/I                           ClkMux                         0              2306  RISE       1
I__319/O                           ClkMux                       309              2616  RISE       1
present_state_FSM_i3_LC_2_9_6/clk  LogicCell40_SEQ_MODE_1000      0              2616  RISE       1



++++ Path 101 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RST
Path End         : present_state_FSM_i5_LC_1_9_1/in1
Capture Clock    : present_state_FSM_i5_LC_1_9_1/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (SPI_MASTER|CLK:R#1)    +INF
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2616
- Setup Time                                       -380
-----------------------------------------------   ----- 
End-of-path required time (ps)                     +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         3016
---------------------------------------   ---- 
End-of-path arrival time (ps)             3016
 
Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
RST                                     SPI_MASTER                     0                 0   +INF  RISE       1
ipInertedIOPad_RST_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  RISE       1
ipInertedIOPad_RST_iopad/DOUT           IO_PAD                       590               590   +INF  RISE       1
ipInertedIOPad_RST_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               590   +INF  RISE       1
ipInertedIOPad_RST_preio/DIN0           PRE_IO_PIN_TYPE_000001       464              1054   +INF  FALL       1
I__399/I                                Odrv4                          0              1054   +INF  FALL       1
I__399/O                                Odrv4                        373              1427   +INF  FALL       1
I__402/I                                Span4Mux_h                     0              1427   +INF  FALL       1
I__402/O                                Span4Mux_h                   316              1743   +INF  FALL       1
I__405/I                                Span4Mux_v                     0              1743   +INF  FALL       1
I__405/O                                Span4Mux_v                   373              2116   +INF  FALL       1
I__408/I                                Span4Mux_v                     0              2116   +INF  FALL       1
I__408/O                                Span4Mux_v                   373              2488   +INF  FALL       1
I__413/I                                LocalMux                       0              2488   +INF  FALL       1
I__413/O                                LocalMux                     309              2798   +INF  FALL       1
I__419/I                                InMux                          0              2798   +INF  FALL       1
I__419/O                                InMux                        218              3016   +INF  FALL       1
present_state_FSM_i5_LC_1_9_1/in1       LogicCell40_SEQ_MODE_1000      0              3016   +INF  FALL       1

Capture Clock Path
pin name                           model name                 delay  cumulative delay  edge  Fanout
---------------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0      PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__291/I                           Odrv12                         0                 0  RISE       1
I__291/O                           Odrv12                       492               492  RISE       1
I__292/I                           Sp12to4                        0               492  RISE       1
I__292/O                           Sp12to4                      429               921  RISE       1
I__294/I                           Span4Mux_v                     0               921  RISE       1
I__294/O                           Span4Mux_v                   352              1273  RISE       1
I__296/I                           Span4Mux_v                     0              1273  RISE       1
I__296/O                           Span4Mux_v                   352              1624  RISE       1
I__300/I                           Span4Mux_v                     0              1624  RISE       1
I__300/O                           Span4Mux_v                   352              1976  RISE       1
I__306/I                           LocalMux                       0              1976  RISE       1
I__306/O                           LocalMux                     330              2306  RISE       1
I__315/I                           ClkMux                         0              2306  RISE       1
I__315/O                           ClkMux                       309              2616  RISE       1
present_state_FSM_i5_LC_1_9_1/clk  LogicCell40_SEQ_MODE_1000      0              2616  RISE       1


===================================================================== 
                    End of Detailed Setup Report for all timing paths 
##################################################################### 

##################################################################### 
                    Detailed Hold Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : bit_cnt__i0_LC_3_10_1/lcout
Path End         : bit_cnt__i0_LC_3_10_1/in1
Capture Clock    : bit_cnt__i0_LC_3_10_1/clk
Hold Constraint  : 0p
Path slack       : 1068p

Capture Clock Arrival Time (SPI_MASTER|CLK:R#1)      0
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        2616
- Setup Time                                         0
-----------------------------------------------   ---- 
End-of-path required time (ps)                    2616

Launch Clock Arrival Time (SPI_MASTER|CLK:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        2616
+ Clock To Q                                      541
+ Data Path Delay                                 527
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    3684
 
Launch Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__291/I                       Odrv12                         0                 0  RISE       1
I__291/O                       Odrv12                       492               492  RISE       1
I__293/I                       Sp12to4                        0               492  RISE       1
I__293/O                       Sp12to4                      429               921  RISE       1
I__295/I                       Span4Mux_v                     0               921  RISE       1
I__295/O                       Span4Mux_v                   352              1273  RISE       1
I__297/I                       Span4Mux_v                     0              1273  RISE       1
I__297/O                       Span4Mux_v                   352              1624  RISE       1
I__301/I                       Span4Mux_v                     0              1624  RISE       1
I__301/O                       Span4Mux_v                   352              1976  RISE       1
I__309/I                       LocalMux                       0              1976  RISE       1
I__309/O                       LocalMux                     330              2306  RISE       1
I__318/I                       ClkMux                         0              2306  RISE       1
I__318/O                       ClkMux                       309              2616  RISE       1
bit_cnt__i0_LC_3_10_1/clk      LogicCell40_SEQ_MODE_1000      0              2616  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
bit_cnt__i0_LC_3_10_1/lcout  LogicCell40_SEQ_MODE_1000    541              3157   1069  FALL       4
I__323/I                     LocalMux                       0              3157   1069  FALL       1
I__323/O                     LocalMux                     309              3466   1069  FALL       1
I__326/I                     InMux                          0              3466   1069  FALL       1
I__326/O                     InMux                        218              3684   1069  FALL       1
bit_cnt__i0_LC_3_10_1/in1    LogicCell40_SEQ_MODE_1000      0              3684   1069  FALL       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__291/I                       Odrv12                         0                 0  RISE       1
I__291/O                       Odrv12                       492               492  RISE       1
I__293/I                       Sp12to4                        0               492  RISE       1
I__293/O                       Sp12to4                      429               921  RISE       1
I__295/I                       Span4Mux_v                     0               921  RISE       1
I__295/O                       Span4Mux_v                   352              1273  RISE       1
I__297/I                       Span4Mux_v                     0              1273  RISE       1
I__297/O                       Span4Mux_v                   352              1624  RISE       1
I__301/I                       Span4Mux_v                     0              1624  RISE       1
I__301/O                       Span4Mux_v                   352              1976  RISE       1
I__309/I                       LocalMux                       0              1976  RISE       1
I__309/O                       LocalMux                     330              2306  RISE       1
I__318/I                       ClkMux                         0              2306  RISE       1
I__318/O                       ClkMux                       309              2616  RISE       1
bit_cnt__i0_LC_3_10_1/clk      LogicCell40_SEQ_MODE_1000      0              2616  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi_clk_79_LC_3_10_0/lcout
Path End         : spi_clk_79_LC_3_10_0/in1
Capture Clock    : spi_clk_79_LC_3_10_0/clk
Hold Constraint  : 0p
Path slack       : 1068p

Capture Clock Arrival Time (SPI_MASTER|CLK:R#1)      0
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        2616
- Setup Time                                         0
-----------------------------------------------   ---- 
End-of-path required time (ps)                    2616

Launch Clock Arrival Time (SPI_MASTER|CLK:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        2616
+ Clock To Q                                      541
+ Data Path Delay                                 527
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    3684
 
Launch Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__291/I                       Odrv12                         0                 0  RISE       1
I__291/O                       Odrv12                       492               492  RISE       1
I__293/I                       Sp12to4                        0               492  RISE       1
I__293/O                       Sp12to4                      429               921  RISE       1
I__295/I                       Span4Mux_v                     0               921  RISE       1
I__295/O                       Span4Mux_v                   352              1273  RISE       1
I__297/I                       Span4Mux_v                     0              1273  RISE       1
I__297/O                       Span4Mux_v                   352              1624  RISE       1
I__301/I                       Span4Mux_v                     0              1624  RISE       1
I__301/O                       Span4Mux_v                   352              1976  RISE       1
I__309/I                       LocalMux                       0              1976  RISE       1
I__309/O                       LocalMux                     330              2306  RISE       1
I__318/I                       ClkMux                         0              2306  RISE       1
I__318/O                       ClkMux                       309              2616  RISE       1
spi_clk_79_LC_3_10_0/clk       LogicCell40_SEQ_MODE_1000      0              2616  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi_clk_79_LC_3_10_0/lcout  LogicCell40_SEQ_MODE_1000    541              3157   1069  FALL       2
I__337/I                    LocalMux                       0              3157   1069  FALL       1
I__337/O                    LocalMux                     309              3466   1069  FALL       1
I__339/I                    InMux                          0              3466   1069  FALL       1
I__339/O                    InMux                        218              3684   1069  FALL       1
spi_clk_79_LC_3_10_0/in1    LogicCell40_SEQ_MODE_1000      0              3684   1069  FALL       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__291/I                       Odrv12                         0                 0  RISE       1
I__291/O                       Odrv12                       492               492  RISE       1
I__293/I                       Sp12to4                        0               492  RISE       1
I__293/O                       Sp12to4                      429               921  RISE       1
I__295/I                       Span4Mux_v                     0               921  RISE       1
I__295/O                       Span4Mux_v                   352              1273  RISE       1
I__297/I                       Span4Mux_v                     0              1273  RISE       1
I__297/O                       Span4Mux_v                   352              1624  RISE       1
I__301/I                       Span4Mux_v                     0              1624  RISE       1
I__301/O                       Span4Mux_v                   352              1976  RISE       1
I__309/I                       LocalMux                       0              1976  RISE       1
I__309/O                       LocalMux                     330              2306  RISE       1
I__318/I                       ClkMux                         0              2306  RISE       1
I__318/O                       ClkMux                       309              2616  RISE       1
spi_clk_79_LC_3_10_0/clk       LogicCell40_SEQ_MODE_1000      0              2616  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sys_clk_cnt_212__i0_LC_3_9_5/lcout
Path End         : sys_clk_cnt_212__i0_LC_3_9_5/in3
Capture Clock    : sys_clk_cnt_212__i0_LC_3_9_5/clk
Hold Constraint  : 0p
Path slack       : 1068p

Capture Clock Arrival Time (SPI_MASTER|CLK:R#1)      0
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        2616
- Setup Time                                         0
-----------------------------------------------   ---- 
End-of-path required time (ps)                    2616

Launch Clock Arrival Time (SPI_MASTER|CLK:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        2616
+ Clock To Q                                      541
+ Data Path Delay                                 527
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    3684
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0     PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__291/I                          Odrv12                         0                 0  RISE       1
I__291/O                          Odrv12                       492               492  RISE       1
I__293/I                          Sp12to4                        0               492  RISE       1
I__293/O                          Sp12to4                      429               921  RISE       1
I__295/I                          Span4Mux_v                     0               921  RISE       1
I__295/O                          Span4Mux_v                   352              1273  RISE       1
I__298/I                          Span4Mux_v                     0              1273  RISE       1
I__298/O                          Span4Mux_v                   352              1624  RISE       1
I__302/I                          Span4Mux_v                     0              1624  RISE       1
I__302/O                          Span4Mux_v                   352              1976  RISE       1
I__311/I                          LocalMux                       0              1976  RISE       1
I__311/O                          LocalMux                     330              2306  RISE       1
I__320/I                          ClkMux                         0              2306  RISE       1
I__320/O                          ClkMux                       309              2616  RISE       1
sys_clk_cnt_212__i0_LC_3_9_5/clk  LogicCell40_SEQ_MODE_1000      0              2616  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
sys_clk_cnt_212__i0_LC_3_9_5/lcout  LogicCell40_SEQ_MODE_1000    541              3157   1069  FALL       5
I__370/I                            LocalMux                       0              3157   1069  FALL       1
I__370/O                            LocalMux                     309              3466   1069  FALL       1
I__374/I                            InMux                          0              3466   1069  FALL       1
I__374/O                            InMux                        218              3684   1069  FALL       1
sys_clk_cnt_212__i0_LC_3_9_5/in3    LogicCell40_SEQ_MODE_1000      0              3684   1069  FALL       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0     PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__291/I                          Odrv12                         0                 0  RISE       1
I__291/O                          Odrv12                       492               492  RISE       1
I__293/I                          Sp12to4                        0               492  RISE       1
I__293/O                          Sp12to4                      429               921  RISE       1
I__295/I                          Span4Mux_v                     0               921  RISE       1
I__295/O                          Span4Mux_v                   352              1273  RISE       1
I__298/I                          Span4Mux_v                     0              1273  RISE       1
I__298/O                          Span4Mux_v                   352              1624  RISE       1
I__302/I                          Span4Mux_v                     0              1624  RISE       1
I__302/O                          Span4Mux_v                   352              1976  RISE       1
I__311/I                          LocalMux                       0              1976  RISE       1
I__311/O                          LocalMux                     330              2306  RISE       1
I__320/I                          ClkMux                         0              2306  RISE       1
I__320/O                          ClkMux                       309              2616  RISE       1
sys_clk_cnt_212__i0_LC_3_9_5/clk  LogicCell40_SEQ_MODE_1000      0              2616  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : present_state_FSM_i1_LC_2_10_4/lcout
Path End         : present_state_FSM_i1_LC_2_10_4/in0
Capture Clock    : present_state_FSM_i1_LC_2_10_4/clk
Hold Constraint  : 0p
Path slack       : 1068p

Capture Clock Arrival Time (SPI_MASTER|CLK:R#1)      0
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        2616
- Setup Time                                         0
-----------------------------------------------   ---- 
End-of-path required time (ps)                    2616

Launch Clock Arrival Time (SPI_MASTER|CLK:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        2616
+ Clock To Q                                      541
+ Data Path Delay                                 527
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    3684
 
Launch Clock Path
pin name                            model name                 delay  cumulative delay  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0       PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__291/I                            Odrv12                         0                 0  RISE       1
I__291/O                            Odrv12                       492               492  RISE       1
I__293/I                            Sp12to4                        0               492  RISE       1
I__293/O                            Sp12to4                      429               921  RISE       1
I__295/I                            Span4Mux_v                     0               921  RISE       1
I__295/O                            Span4Mux_v                   352              1273  RISE       1
I__297/I                            Span4Mux_v                     0              1273  RISE       1
I__297/O                            Span4Mux_v                   352              1624  RISE       1
I__301/I                            Span4Mux_v                     0              1624  RISE       1
I__301/O                            Span4Mux_v                   352              1976  RISE       1
I__308/I                            LocalMux                       0              1976  RISE       1
I__308/O                            LocalMux                     330              2306  RISE       1
I__317/I                            ClkMux                         0              2306  RISE       1
I__317/O                            ClkMux                       309              2616  RISE       1
present_state_FSM_i1_LC_2_10_4/clk  LogicCell40_SEQ_MODE_1001      0              2616  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
present_state_FSM_i1_LC_2_10_4/lcout  LogicCell40_SEQ_MODE_1001    541              3157   1069  FALL       5
I__213/I                              LocalMux                       0              3157   1069  FALL       1
I__213/O                              LocalMux                     309              3466   1069  FALL       1
I__217/I                              InMux                          0              3466   1069  FALL       1
I__217/O                              InMux                        218              3684   1069  FALL       1
present_state_FSM_i1_LC_2_10_4/in0    LogicCell40_SEQ_MODE_1001      0              3684   1069  FALL       1

Capture Clock Path
pin name                            model name                 delay  cumulative delay  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0       PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__291/I                            Odrv12                         0                 0  RISE       1
I__291/O                            Odrv12                       492               492  RISE       1
I__293/I                            Sp12to4                        0               492  RISE       1
I__293/O                            Sp12to4                      429               921  RISE       1
I__295/I                            Span4Mux_v                     0               921  RISE       1
I__295/O                            Span4Mux_v                   352              1273  RISE       1
I__297/I                            Span4Mux_v                     0              1273  RISE       1
I__297/O                            Span4Mux_v                   352              1624  RISE       1
I__301/I                            Span4Mux_v                     0              1624  RISE       1
I__301/O                            Span4Mux_v                   352              1976  RISE       1
I__308/I                            LocalMux                       0              1976  RISE       1
I__308/O                            LocalMux                     330              2306  RISE       1
I__317/I                            ClkMux                         0              2306  RISE       1
I__317/O                            ClkMux                       309              2616  RISE       1
present_state_FSM_i1_LC_2_10_4/clk  LogicCell40_SEQ_MODE_1001      0              2616  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : present_state_FSM_i4_LC_2_10_2/lcout
Path End         : DOUT_VLD_84_LC_1_9_6/in1
Capture Clock    : DOUT_VLD_84_LC_1_9_6/clk
Hold Constraint  : 0p
Path slack       : 1068p

Capture Clock Arrival Time (SPI_MASTER|CLK:R#1)      0
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        2616
- Setup Time                                         0
-----------------------------------------------   ---- 
End-of-path required time (ps)                    2616

Launch Clock Arrival Time (SPI_MASTER|CLK:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        2616
+ Clock To Q                                      541
+ Data Path Delay                                 527
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    3684
 
Launch Clock Path
pin name                            model name                 delay  cumulative delay  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0       PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__291/I                            Odrv12                         0                 0  RISE       1
I__291/O                            Odrv12                       492               492  RISE       1
I__293/I                            Sp12to4                        0               492  RISE       1
I__293/O                            Sp12to4                      429               921  RISE       1
I__295/I                            Span4Mux_v                     0               921  RISE       1
I__295/O                            Span4Mux_v                   352              1273  RISE       1
I__297/I                            Span4Mux_v                     0              1273  RISE       1
I__297/O                            Span4Mux_v                   352              1624  RISE       1
I__301/I                            Span4Mux_v                     0              1624  RISE       1
I__301/O                            Span4Mux_v                   352              1976  RISE       1
I__308/I                            LocalMux                       0              1976  RISE       1
I__308/O                            LocalMux                     330              2306  RISE       1
I__317/I                            ClkMux                         0              2306  RISE       1
I__317/O                            ClkMux                       309              2616  RISE       1
present_state_FSM_i4_LC_2_10_2/clk  LogicCell40_SEQ_MODE_1000      0              2616  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
present_state_FSM_i4_LC_2_10_2/lcout  LogicCell40_SEQ_MODE_1000    541              3157   1069  FALL       3
I__241/I                              LocalMux                       0              3157   1069  FALL       1
I__241/O                              LocalMux                     309              3466   1069  FALL       1
I__243/I                              InMux                          0              3466   1069  FALL       1
I__243/O                              InMux                        218              3684   1069  FALL       1
DOUT_VLD_84_LC_1_9_6/in1              LogicCell40_SEQ_MODE_1000      0              3684   1069  FALL       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__291/I                       Odrv12                         0                 0  RISE       1
I__291/O                       Odrv12                       492               492  RISE       1
I__292/I                       Sp12to4                        0               492  RISE       1
I__292/O                       Sp12to4                      429               921  RISE       1
I__294/I                       Span4Mux_v                     0               921  RISE       1
I__294/O                       Span4Mux_v                   352              1273  RISE       1
I__296/I                       Span4Mux_v                     0              1273  RISE       1
I__296/O                       Span4Mux_v                   352              1624  RISE       1
I__300/I                       Span4Mux_v                     0              1624  RISE       1
I__300/O                       Span4Mux_v                   352              1976  RISE       1
I__306/I                       LocalMux                       0              1976  RISE       1
I__306/O                       LocalMux                     330              2306  RISE       1
I__315/I                       ClkMux                         0              2306  RISE       1
I__315/O                       ClkMux                       309              2616  RISE       1
DOUT_VLD_84_LC_1_9_6/clk       LogicCell40_SEQ_MODE_1000      0              2616  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : present_state_FSM_i2_LC_2_10_0/lcout
Path End         : miso_reg_82_LC_1_9_4/in2
Capture Clock    : miso_reg_82_LC_1_9_4/clk
Hold Constraint  : 0p
Path slack       : 1068p

Capture Clock Arrival Time (SPI_MASTER|CLK:R#1)      0
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        2616
- Setup Time                                         0
-----------------------------------------------   ---- 
End-of-path required time (ps)                    2616

Launch Clock Arrival Time (SPI_MASTER|CLK:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        2616
+ Clock To Q                                      541
+ Data Path Delay                                 527
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    3684
 
Launch Clock Path
pin name                            model name                 delay  cumulative delay  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0       PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__291/I                            Odrv12                         0                 0  RISE       1
I__291/O                            Odrv12                       492               492  RISE       1
I__293/I                            Sp12to4                        0               492  RISE       1
I__293/O                            Sp12to4                      429               921  RISE       1
I__295/I                            Span4Mux_v                     0               921  RISE       1
I__295/O                            Span4Mux_v                   352              1273  RISE       1
I__297/I                            Span4Mux_v                     0              1273  RISE       1
I__297/O                            Span4Mux_v                   352              1624  RISE       1
I__301/I                            Span4Mux_v                     0              1624  RISE       1
I__301/O                            Span4Mux_v                   352              1976  RISE       1
I__308/I                            LocalMux                       0              1976  RISE       1
I__308/O                            LocalMux                     330              2306  RISE       1
I__317/I                            ClkMux                         0              2306  RISE       1
I__317/O                            ClkMux                       309              2616  RISE       1
present_state_FSM_i2_LC_2_10_0/clk  LogicCell40_SEQ_MODE_1000      0              2616  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
present_state_FSM_i2_LC_2_10_0/lcout  LogicCell40_SEQ_MODE_1000    541              3157   1069  FALL       4
I__392/I                              LocalMux                       0              3157   1069  FALL       1
I__392/O                              LocalMux                     309              3466   1069  FALL       1
I__396/I                              InMux                          0              3466   1069  FALL       1
I__396/O                              InMux                        218              3684   1069  FALL       1
I__398/I                              CascadeMux                     0              3684   1069  FALL       1
I__398/O                              CascadeMux                     0              3684   1069  FALL       1
miso_reg_82_LC_1_9_4/in2              LogicCell40_SEQ_MODE_1000      0              3684   1069  FALL       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__291/I                       Odrv12                         0                 0  RISE       1
I__291/O                       Odrv12                       492               492  RISE       1
I__292/I                       Sp12to4                        0               492  RISE       1
I__292/O                       Sp12to4                      429               921  RISE       1
I__294/I                       Span4Mux_v                     0               921  RISE       1
I__294/O                       Span4Mux_v                   352              1273  RISE       1
I__296/I                       Span4Mux_v                     0              1273  RISE       1
I__296/O                       Span4Mux_v                   352              1624  RISE       1
I__300/I                       Span4Mux_v                     0              1624  RISE       1
I__300/O                       Span4Mux_v                   352              1976  RISE       1
I__306/I                       LocalMux                       0              1976  RISE       1
I__306/O                       LocalMux                     330              2306  RISE       1
I__315/I                       ClkMux                         0              2306  RISE       1
I__315/O                       ClkMux                       309              2616  RISE       1
miso_reg_82_LC_1_9_4/clk       LogicCell40_SEQ_MODE_1000      0              2616  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : present_state_FSM_i3_LC_2_9_6/lcout
Path End         : present_state_FSM_i3_LC_2_9_6/in2
Capture Clock    : present_state_FSM_i3_LC_2_9_6/clk
Hold Constraint  : 0p
Path slack       : 1068p

Capture Clock Arrival Time (SPI_MASTER|CLK:R#1)      0
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        2616
- Setup Time                                         0
-----------------------------------------------   ---- 
End-of-path required time (ps)                    2616

Launch Clock Arrival Time (SPI_MASTER|CLK:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        2616
+ Clock To Q                                      541
+ Data Path Delay                                 527
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    3684
 
Launch Clock Path
pin name                           model name                 delay  cumulative delay  edge  Fanout
---------------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0      PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__291/I                           Odrv12                         0                 0  RISE       1
I__291/O                           Odrv12                       492               492  RISE       1
I__293/I                           Sp12to4                        0               492  RISE       1
I__293/O                           Sp12to4                      429               921  RISE       1
I__295/I                           Span4Mux_v                     0               921  RISE       1
I__295/O                           Span4Mux_v                   352              1273  RISE       1
I__298/I                           Span4Mux_v                     0              1273  RISE       1
I__298/O                           Span4Mux_v                   352              1624  RISE       1
I__302/I                           Span4Mux_v                     0              1624  RISE       1
I__302/O                           Span4Mux_v                   352              1976  RISE       1
I__310/I                           LocalMux                       0              1976  RISE       1
I__310/O                           LocalMux                     330              2306  RISE       1
I__319/I                           ClkMux                         0              2306  RISE       1
I__319/O                           ClkMux                       309              2616  RISE       1
present_state_FSM_i3_LC_2_9_6/clk  LogicCell40_SEQ_MODE_1000      0              2616  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
present_state_FSM_i3_LC_2_9_6/lcout  LogicCell40_SEQ_MODE_1000    541              3157   1069  FALL       5
I__382/I                             LocalMux                       0              3157   1069  FALL       1
I__382/O                             LocalMux                     309              3466   1069  FALL       1
I__387/I                             InMux                          0              3466   1069  FALL       1
I__387/O                             InMux                        218              3684   1069  FALL       1
I__389/I                             CascadeMux                     0              3684   1069  FALL       1
I__389/O                             CascadeMux                     0              3684   1069  FALL       1
present_state_FSM_i3_LC_2_9_6/in2    LogicCell40_SEQ_MODE_1000      0              3684   1069  FALL       1

Capture Clock Path
pin name                           model name                 delay  cumulative delay  edge  Fanout
---------------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0      PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__291/I                           Odrv12                         0                 0  RISE       1
I__291/O                           Odrv12                       492               492  RISE       1
I__293/I                           Sp12to4                        0               492  RISE       1
I__293/O                           Sp12to4                      429               921  RISE       1
I__295/I                           Span4Mux_v                     0               921  RISE       1
I__295/O                           Span4Mux_v                   352              1273  RISE       1
I__298/I                           Span4Mux_v                     0              1273  RISE       1
I__298/O                           Span4Mux_v                   352              1624  RISE       1
I__302/I                           Span4Mux_v                     0              1624  RISE       1
I__302/O                           Span4Mux_v                   352              1976  RISE       1
I__310/I                           LocalMux                       0              1976  RISE       1
I__310/O                           LocalMux                     330              2306  RISE       1
I__319/I                           ClkMux                         0              2306  RISE       1
I__319/O                           ClkMux                       309              2616  RISE       1
present_state_FSM_i3_LC_2_9_6/clk  LogicCell40_SEQ_MODE_1000      0              2616  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : bit_cnt__i1_LC_2_8_1/lcout
Path End         : bit_cnt__i1_LC_2_8_1/in3
Capture Clock    : bit_cnt__i1_LC_2_8_1/clk
Hold Constraint  : 0p
Path slack       : 1068p

Capture Clock Arrival Time (SPI_MASTER|CLK:R#1)      0
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        2616
- Setup Time                                         0
-----------------------------------------------   ---- 
End-of-path required time (ps)                    2616

Launch Clock Arrival Time (SPI_MASTER|CLK:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        2616
+ Clock To Q                                      541
+ Data Path Delay                                 527
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    3684
 
Launch Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__291/I                       Odrv12                         0                 0  RISE       1
I__291/O                       Odrv12                       492               492  RISE       1
I__293/I                       Sp12to4                        0               492  RISE       1
I__293/O                       Sp12to4                      429               921  RISE       1
I__295/I                       Span4Mux_v                     0               921  RISE       1
I__295/O                       Span4Mux_v                   352              1273  RISE       1
I__297/I                       Span4Mux_v                     0              1273  RISE       1
I__297/O                       Span4Mux_v                   352              1624  RISE       1
I__301/I                       Span4Mux_v                     0              1624  RISE       1
I__301/O                       Span4Mux_v                   352              1976  RISE       1
I__307/I                       LocalMux                       0              1976  RISE       1
I__307/O                       LocalMux                     330              2306  RISE       1
I__316/I                       ClkMux                         0              2306  RISE       1
I__316/O                       ClkMux                       309              2616  RISE       1
bit_cnt__i1_LC_2_8_1/clk       LogicCell40_SEQ_MODE_1000      0              2616  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
bit_cnt__i1_LC_2_8_1/lcout  LogicCell40_SEQ_MODE_1000    541              3157   1069  FALL       3
I__275/I                    LocalMux                       0              3157   1069  FALL       1
I__275/O                    LocalMux                     309              3466   1069  FALL       1
I__277/I                    InMux                          0              3466   1069  FALL       1
I__277/O                    InMux                        218              3684   1069  FALL       1
bit_cnt__i1_LC_2_8_1/in3    LogicCell40_SEQ_MODE_1000      0              3684   1069  FALL       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__291/I                       Odrv12                         0                 0  RISE       1
I__291/O                       Odrv12                       492               492  RISE       1
I__293/I                       Sp12to4                        0               492  RISE       1
I__293/O                       Sp12to4                      429               921  RISE       1
I__295/I                       Span4Mux_v                     0               921  RISE       1
I__295/O                       Span4Mux_v                   352              1273  RISE       1
I__297/I                       Span4Mux_v                     0              1273  RISE       1
I__297/O                       Span4Mux_v                   352              1624  RISE       1
I__301/I                       Span4Mux_v                     0              1624  RISE       1
I__301/O                       Span4Mux_v                   352              1976  RISE       1
I__307/I                       LocalMux                       0              1976  RISE       1
I__307/O                       LocalMux                     330              2306  RISE       1
I__316/I                       ClkMux                         0              2306  RISE       1
I__316/O                       ClkMux                       309              2616  RISE       1
bit_cnt__i1_LC_2_8_1/clk       LogicCell40_SEQ_MODE_1000      0              2616  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : bit_cnt__i2_LC_2_8_0/lcout
Path End         : bit_cnt__i2_LC_2_8_0/in3
Capture Clock    : bit_cnt__i2_LC_2_8_0/clk
Hold Constraint  : 0p
Path slack       : 1068p

Capture Clock Arrival Time (SPI_MASTER|CLK:R#1)      0
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        2616
- Setup Time                                         0
-----------------------------------------------   ---- 
End-of-path required time (ps)                    2616

Launch Clock Arrival Time (SPI_MASTER|CLK:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        2616
+ Clock To Q                                      541
+ Data Path Delay                                 527
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    3684
 
Launch Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__291/I                       Odrv12                         0                 0  RISE       1
I__291/O                       Odrv12                       492               492  RISE       1
I__293/I                       Sp12to4                        0               492  RISE       1
I__293/O                       Sp12to4                      429               921  RISE       1
I__295/I                       Span4Mux_v                     0               921  RISE       1
I__295/O                       Span4Mux_v                   352              1273  RISE       1
I__297/I                       Span4Mux_v                     0              1273  RISE       1
I__297/O                       Span4Mux_v                   352              1624  RISE       1
I__301/I                       Span4Mux_v                     0              1624  RISE       1
I__301/O                       Span4Mux_v                   352              1976  RISE       1
I__307/I                       LocalMux                       0              1976  RISE       1
I__307/O                       LocalMux                     330              2306  RISE       1
I__316/I                       ClkMux                         0              2306  RISE       1
I__316/O                       ClkMux                       309              2616  RISE       1
bit_cnt__i2_LC_2_8_0/clk       LogicCell40_SEQ_MODE_1000      0              2616  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
bit_cnt__i2_LC_2_8_0/lcout  LogicCell40_SEQ_MODE_1000    541              3157   1069  FALL       2
I__280/I                    LocalMux                       0              3157   1069  FALL       1
I__280/O                    LocalMux                     309              3466   1069  FALL       1
I__282/I                    InMux                          0              3466   1069  FALL       1
I__282/O                    InMux                        218              3684   1069  FALL       1
bit_cnt__i2_LC_2_8_0/in3    LogicCell40_SEQ_MODE_1000      0              3684   1069  FALL       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__291/I                       Odrv12                         0                 0  RISE       1
I__291/O                       Odrv12                       492               492  RISE       1
I__293/I                       Sp12to4                        0               492  RISE       1
I__293/O                       Sp12to4                      429               921  RISE       1
I__295/I                       Span4Mux_v                     0               921  RISE       1
I__295/O                       Span4Mux_v                   352              1273  RISE       1
I__297/I                       Span4Mux_v                     0              1273  RISE       1
I__297/O                       Span4Mux_v                   352              1624  RISE       1
I__301/I                       Span4Mux_v                     0              1624  RISE       1
I__301/O                       Span4Mux_v                   352              1976  RISE       1
I__307/I                       LocalMux                       0              1976  RISE       1
I__307/O                       LocalMux                     330              2306  RISE       1
I__316/I                       ClkMux                         0              2306  RISE       1
I__316/O                       ClkMux                       309              2616  RISE       1
bit_cnt__i2_LC_2_8_0/clk       LogicCell40_SEQ_MODE_1000      0              2616  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : shreg_i6_LC_1_10_6/lcout
Path End         : shreg_i7_LC_1_10_7/in3
Capture Clock    : shreg_i7_LC_1_10_7/clk
Hold Constraint  : 0p
Path slack       : 1068p

Capture Clock Arrival Time (SPI_MASTER|CLK:R#1)      0
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        2616
- Setup Time                                         0
-----------------------------------------------   ---- 
End-of-path required time (ps)                    2616

Launch Clock Arrival Time (SPI_MASTER|CLK:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        2616
+ Clock To Q                                      541
+ Data Path Delay                                 527
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    3684
 
Launch Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__291/I                       Odrv12                         0                 0  RISE       1
I__291/O                       Odrv12                       492               492  RISE       1
I__292/I                       Sp12to4                        0               492  RISE       1
I__292/O                       Sp12to4                      429               921  RISE       1
I__294/I                       Span4Mux_v                     0               921  RISE       1
I__294/O                       Span4Mux_v                   352              1273  RISE       1
I__296/I                       Span4Mux_v                     0              1273  RISE       1
I__296/O                       Span4Mux_v                   352              1624  RISE       1
I__299/I                       Span4Mux_v                     0              1624  RISE       1
I__299/O                       Span4Mux_v                   352              1976  RISE       1
I__304/I                       LocalMux                       0              1976  RISE       1
I__304/O                       LocalMux                     330              2306  RISE       1
I__313/I                       ClkMux                         0              2306  RISE       1
I__313/O                       ClkMux                       309              2616  RISE       1
shreg_i6_LC_1_10_6/clk         LogicCell40_SEQ_MODE_1000      0              2616  RISE       1

Data path
pin name                  model name                 delay  cumulative delay  slack  edge  Fanout
------------------------  -------------------------  -----  ----------------  -----  ----  ------
shreg_i6_LC_1_10_6/lcout  LogicCell40_SEQ_MODE_1000    541              3157   1069  FALL       2
I__154/I                  LocalMux                       0              3157   1069  FALL       1
I__154/O                  LocalMux                     309              3466   1069  FALL       1
I__156/I                  InMux                          0              3466   1069  FALL       1
I__156/O                  InMux                        218              3684   1069  FALL       1
shreg_i7_LC_1_10_7/in3    LogicCell40_SEQ_MODE_1000      0              3684   1069  FALL       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__291/I                       Odrv12                         0                 0  RISE       1
I__291/O                       Odrv12                       492               492  RISE       1
I__292/I                       Sp12to4                        0               492  RISE       1
I__292/O                       Sp12to4                      429               921  RISE       1
I__294/I                       Span4Mux_v                     0               921  RISE       1
I__294/O                       Span4Mux_v                   352              1273  RISE       1
I__296/I                       Span4Mux_v                     0              1273  RISE       1
I__296/O                       Span4Mux_v                   352              1624  RISE       1
I__299/I                       Span4Mux_v                     0              1624  RISE       1
I__299/O                       Span4Mux_v                   352              1976  RISE       1
I__304/I                       LocalMux                       0              1976  RISE       1
I__304/O                       LocalMux                     330              2306  RISE       1
I__313/I                       ClkMux                         0              2306  RISE       1
I__313/O                       ClkMux                       309              2616  RISE       1
shreg_i7_LC_1_10_7/clk         LogicCell40_SEQ_MODE_1000      0              2616  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : shreg_i5_LC_1_10_5/lcout
Path End         : shreg_i6_LC_1_10_6/in1
Capture Clock    : shreg_i6_LC_1_10_6/clk
Hold Constraint  : 0p
Path slack       : 1068p

Capture Clock Arrival Time (SPI_MASTER|CLK:R#1)      0
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        2616
- Setup Time                                         0
-----------------------------------------------   ---- 
End-of-path required time (ps)                    2616

Launch Clock Arrival Time (SPI_MASTER|CLK:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        2616
+ Clock To Q                                      541
+ Data Path Delay                                 527
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    3684
 
Launch Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__291/I                       Odrv12                         0                 0  RISE       1
I__291/O                       Odrv12                       492               492  RISE       1
I__292/I                       Sp12to4                        0               492  RISE       1
I__292/O                       Sp12to4                      429               921  RISE       1
I__294/I                       Span4Mux_v                     0               921  RISE       1
I__294/O                       Span4Mux_v                   352              1273  RISE       1
I__296/I                       Span4Mux_v                     0              1273  RISE       1
I__296/O                       Span4Mux_v                   352              1624  RISE       1
I__299/I                       Span4Mux_v                     0              1624  RISE       1
I__299/O                       Span4Mux_v                   352              1976  RISE       1
I__304/I                       LocalMux                       0              1976  RISE       1
I__304/O                       LocalMux                     330              2306  RISE       1
I__313/I                       ClkMux                         0              2306  RISE       1
I__313/O                       ClkMux                       309              2616  RISE       1
shreg_i5_LC_1_10_5/clk         LogicCell40_SEQ_MODE_1000      0              2616  RISE       1

Data path
pin name                  model name                 delay  cumulative delay  slack  edge  Fanout
------------------------  -------------------------  -----  ----------------  -----  ----  ------
shreg_i5_LC_1_10_5/lcout  LogicCell40_SEQ_MODE_1000    541              3157   1069  FALL       2
I__168/I                  LocalMux                       0              3157   1069  FALL       1
I__168/O                  LocalMux                     309              3466   1069  FALL       1
I__170/I                  InMux                          0              3466   1069  FALL       1
I__170/O                  InMux                        218              3684   1069  FALL       1
shreg_i6_LC_1_10_6/in1    LogicCell40_SEQ_MODE_1000      0              3684   1069  FALL       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__291/I                       Odrv12                         0                 0  RISE       1
I__291/O                       Odrv12                       492               492  RISE       1
I__292/I                       Sp12to4                        0               492  RISE       1
I__292/O                       Sp12to4                      429               921  RISE       1
I__294/I                       Span4Mux_v                     0               921  RISE       1
I__294/O                       Span4Mux_v                   352              1273  RISE       1
I__296/I                       Span4Mux_v                     0              1273  RISE       1
I__296/O                       Span4Mux_v                   352              1624  RISE       1
I__299/I                       Span4Mux_v                     0              1624  RISE       1
I__299/O                       Span4Mux_v                   352              1976  RISE       1
I__304/I                       LocalMux                       0              1976  RISE       1
I__304/O                       LocalMux                     330              2306  RISE       1
I__313/I                       ClkMux                         0              2306  RISE       1
I__313/O                       ClkMux                       309              2616  RISE       1
shreg_i6_LC_1_10_6/clk         LogicCell40_SEQ_MODE_1000      0              2616  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : shreg_i4_LC_1_10_4/lcout
Path End         : shreg_i5_LC_1_10_5/in3
Capture Clock    : shreg_i5_LC_1_10_5/clk
Hold Constraint  : 0p
Path slack       : 1068p

Capture Clock Arrival Time (SPI_MASTER|CLK:R#1)      0
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        2616
- Setup Time                                         0
-----------------------------------------------   ---- 
End-of-path required time (ps)                    2616

Launch Clock Arrival Time (SPI_MASTER|CLK:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        2616
+ Clock To Q                                      541
+ Data Path Delay                                 527
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    3684
 
Launch Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__291/I                       Odrv12                         0                 0  RISE       1
I__291/O                       Odrv12                       492               492  RISE       1
I__292/I                       Sp12to4                        0               492  RISE       1
I__292/O                       Sp12to4                      429               921  RISE       1
I__294/I                       Span4Mux_v                     0               921  RISE       1
I__294/O                       Span4Mux_v                   352              1273  RISE       1
I__296/I                       Span4Mux_v                     0              1273  RISE       1
I__296/O                       Span4Mux_v                   352              1624  RISE       1
I__299/I                       Span4Mux_v                     0              1624  RISE       1
I__299/O                       Span4Mux_v                   352              1976  RISE       1
I__304/I                       LocalMux                       0              1976  RISE       1
I__304/O                       LocalMux                     330              2306  RISE       1
I__313/I                       ClkMux                         0              2306  RISE       1
I__313/O                       ClkMux                       309              2616  RISE       1
shreg_i4_LC_1_10_4/clk         LogicCell40_SEQ_MODE_1000      0              2616  RISE       1

Data path
pin name                  model name                 delay  cumulative delay  slack  edge  Fanout
------------------------  -------------------------  -----  ----------------  -----  ----  ------
shreg_i4_LC_1_10_4/lcout  LogicCell40_SEQ_MODE_1000    541              3157   1069  FALL       2
I__183/I                  LocalMux                       0              3157   1069  FALL       1
I__183/O                  LocalMux                     309              3466   1069  FALL       1
I__185/I                  InMux                          0              3466   1069  FALL       1
I__185/O                  InMux                        218              3684   1069  FALL       1
shreg_i5_LC_1_10_5/in3    LogicCell40_SEQ_MODE_1000      0              3684   1069  FALL       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__291/I                       Odrv12                         0                 0  RISE       1
I__291/O                       Odrv12                       492               492  RISE       1
I__292/I                       Sp12to4                        0               492  RISE       1
I__292/O                       Sp12to4                      429               921  RISE       1
I__294/I                       Span4Mux_v                     0               921  RISE       1
I__294/O                       Span4Mux_v                   352              1273  RISE       1
I__296/I                       Span4Mux_v                     0              1273  RISE       1
I__296/O                       Span4Mux_v                   352              1624  RISE       1
I__299/I                       Span4Mux_v                     0              1624  RISE       1
I__299/O                       Span4Mux_v                   352              1976  RISE       1
I__304/I                       LocalMux                       0              1976  RISE       1
I__304/O                       LocalMux                     330              2306  RISE       1
I__313/I                       ClkMux                         0              2306  RISE       1
I__313/O                       ClkMux                       309              2616  RISE       1
shreg_i5_LC_1_10_5/clk         LogicCell40_SEQ_MODE_1000      0              2616  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : shreg_i3_LC_1_10_3/lcout
Path End         : shreg_i4_LC_1_10_4/in1
Capture Clock    : shreg_i4_LC_1_10_4/clk
Hold Constraint  : 0p
Path slack       : 1068p

Capture Clock Arrival Time (SPI_MASTER|CLK:R#1)      0
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        2616
- Setup Time                                         0
-----------------------------------------------   ---- 
End-of-path required time (ps)                    2616

Launch Clock Arrival Time (SPI_MASTER|CLK:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        2616
+ Clock To Q                                      541
+ Data Path Delay                                 527
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    3684
 
Launch Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__291/I                       Odrv12                         0                 0  RISE       1
I__291/O                       Odrv12                       492               492  RISE       1
I__292/I                       Sp12to4                        0               492  RISE       1
I__292/O                       Sp12to4                      429               921  RISE       1
I__294/I                       Span4Mux_v                     0               921  RISE       1
I__294/O                       Span4Mux_v                   352              1273  RISE       1
I__296/I                       Span4Mux_v                     0              1273  RISE       1
I__296/O                       Span4Mux_v                   352              1624  RISE       1
I__299/I                       Span4Mux_v                     0              1624  RISE       1
I__299/O                       Span4Mux_v                   352              1976  RISE       1
I__304/I                       LocalMux                       0              1976  RISE       1
I__304/O                       LocalMux                     330              2306  RISE       1
I__313/I                       ClkMux                         0              2306  RISE       1
I__313/O                       ClkMux                       309              2616  RISE       1
shreg_i3_LC_1_10_3/clk         LogicCell40_SEQ_MODE_1000      0              2616  RISE       1

Data path
pin name                  model name                 delay  cumulative delay  slack  edge  Fanout
------------------------  -------------------------  -----  ----------------  -----  ----  ------
shreg_i3_LC_1_10_3/lcout  LogicCell40_SEQ_MODE_1000    541              3157   1069  FALL       2
I__195/I                  LocalMux                       0              3157   1069  FALL       1
I__195/O                  LocalMux                     309              3466   1069  FALL       1
I__197/I                  InMux                          0              3466   1069  FALL       1
I__197/O                  InMux                        218              3684   1069  FALL       1
shreg_i4_LC_1_10_4/in1    LogicCell40_SEQ_MODE_1000      0              3684   1069  FALL       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__291/I                       Odrv12                         0                 0  RISE       1
I__291/O                       Odrv12                       492               492  RISE       1
I__292/I                       Sp12to4                        0               492  RISE       1
I__292/O                       Sp12to4                      429               921  RISE       1
I__294/I                       Span4Mux_v                     0               921  RISE       1
I__294/O                       Span4Mux_v                   352              1273  RISE       1
I__296/I                       Span4Mux_v                     0              1273  RISE       1
I__296/O                       Span4Mux_v                   352              1624  RISE       1
I__299/I                       Span4Mux_v                     0              1624  RISE       1
I__299/O                       Span4Mux_v                   352              1976  RISE       1
I__304/I                       LocalMux                       0              1976  RISE       1
I__304/O                       LocalMux                     330              2306  RISE       1
I__313/I                       ClkMux                         0              2306  RISE       1
I__313/O                       ClkMux                       309              2616  RISE       1
shreg_i4_LC_1_10_4/clk         LogicCell40_SEQ_MODE_1000      0              2616  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : shreg_i2_LC_1_10_2/lcout
Path End         : shreg_i3_LC_1_10_3/in3
Capture Clock    : shreg_i3_LC_1_10_3/clk
Hold Constraint  : 0p
Path slack       : 1068p

Capture Clock Arrival Time (SPI_MASTER|CLK:R#1)      0
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        2616
- Setup Time                                         0
-----------------------------------------------   ---- 
End-of-path required time (ps)                    2616

Launch Clock Arrival Time (SPI_MASTER|CLK:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        2616
+ Clock To Q                                      541
+ Data Path Delay                                 527
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    3684
 
Launch Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__291/I                       Odrv12                         0                 0  RISE       1
I__291/O                       Odrv12                       492               492  RISE       1
I__292/I                       Sp12to4                        0               492  RISE       1
I__292/O                       Sp12to4                      429               921  RISE       1
I__294/I                       Span4Mux_v                     0               921  RISE       1
I__294/O                       Span4Mux_v                   352              1273  RISE       1
I__296/I                       Span4Mux_v                     0              1273  RISE       1
I__296/O                       Span4Mux_v                   352              1624  RISE       1
I__299/I                       Span4Mux_v                     0              1624  RISE       1
I__299/O                       Span4Mux_v                   352              1976  RISE       1
I__304/I                       LocalMux                       0              1976  RISE       1
I__304/O                       LocalMux                     330              2306  RISE       1
I__313/I                       ClkMux                         0              2306  RISE       1
I__313/O                       ClkMux                       309              2616  RISE       1
shreg_i2_LC_1_10_2/clk         LogicCell40_SEQ_MODE_1000      0              2616  RISE       1

Data path
pin name                  model name                 delay  cumulative delay  slack  edge  Fanout
------------------------  -------------------------  -----  ----------------  -----  ----  ------
shreg_i2_LC_1_10_2/lcout  LogicCell40_SEQ_MODE_1000    541              3157   1069  FALL       2
I__71/I                   LocalMux                       0              3157   1069  FALL       1
I__71/O                   LocalMux                     309              3466   1069  FALL       1
I__73/I                   InMux                          0              3466   1069  FALL       1
I__73/O                   InMux                        218              3684   1069  FALL       1
shreg_i3_LC_1_10_3/in3    LogicCell40_SEQ_MODE_1000      0              3684   1069  FALL       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__291/I                       Odrv12                         0                 0  RISE       1
I__291/O                       Odrv12                       492               492  RISE       1
I__292/I                       Sp12to4                        0               492  RISE       1
I__292/O                       Sp12to4                      429               921  RISE       1
I__294/I                       Span4Mux_v                     0               921  RISE       1
I__294/O                       Span4Mux_v                   352              1273  RISE       1
I__296/I                       Span4Mux_v                     0              1273  RISE       1
I__296/O                       Span4Mux_v                   352              1624  RISE       1
I__299/I                       Span4Mux_v                     0              1624  RISE       1
I__299/O                       Span4Mux_v                   352              1976  RISE       1
I__304/I                       LocalMux                       0              1976  RISE       1
I__304/O                       LocalMux                     330              2306  RISE       1
I__313/I                       ClkMux                         0              2306  RISE       1
I__313/O                       ClkMux                       309              2616  RISE       1
shreg_i3_LC_1_10_3/clk         LogicCell40_SEQ_MODE_1000      0              2616  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : shreg_i1_LC_1_10_1/lcout
Path End         : shreg_i2_LC_1_10_2/in1
Capture Clock    : shreg_i2_LC_1_10_2/clk
Hold Constraint  : 0p
Path slack       : 1068p

Capture Clock Arrival Time (SPI_MASTER|CLK:R#1)      0
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        2616
- Setup Time                                         0
-----------------------------------------------   ---- 
End-of-path required time (ps)                    2616

Launch Clock Arrival Time (SPI_MASTER|CLK:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        2616
+ Clock To Q                                      541
+ Data Path Delay                                 527
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    3684
 
Launch Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__291/I                       Odrv12                         0                 0  RISE       1
I__291/O                       Odrv12                       492               492  RISE       1
I__292/I                       Sp12to4                        0               492  RISE       1
I__292/O                       Sp12to4                      429               921  RISE       1
I__294/I                       Span4Mux_v                     0               921  RISE       1
I__294/O                       Span4Mux_v                   352              1273  RISE       1
I__296/I                       Span4Mux_v                     0              1273  RISE       1
I__296/O                       Span4Mux_v                   352              1624  RISE       1
I__299/I                       Span4Mux_v                     0              1624  RISE       1
I__299/O                       Span4Mux_v                   352              1976  RISE       1
I__304/I                       LocalMux                       0              1976  RISE       1
I__304/O                       LocalMux                     330              2306  RISE       1
I__313/I                       ClkMux                         0              2306  RISE       1
I__313/O                       ClkMux                       309              2616  RISE       1
shreg_i1_LC_1_10_1/clk         LogicCell40_SEQ_MODE_1000      0              2616  RISE       1

Data path
pin name                  model name                 delay  cumulative delay  slack  edge  Fanout
------------------------  -------------------------  -----  ----------------  -----  ----  ------
shreg_i1_LC_1_10_1/lcout  LogicCell40_SEQ_MODE_1000    541              3157   1069  FALL       2
I__81/I                   LocalMux                       0              3157   1069  FALL       1
I__81/O                   LocalMux                     309              3466   1069  FALL       1
I__83/I                   InMux                          0              3466   1069  FALL       1
I__83/O                   InMux                        218              3684   1069  FALL       1
shreg_i2_LC_1_10_2/in1    LogicCell40_SEQ_MODE_1000      0              3684   1069  FALL       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__291/I                       Odrv12                         0                 0  RISE       1
I__291/O                       Odrv12                       492               492  RISE       1
I__292/I                       Sp12to4                        0               492  RISE       1
I__292/O                       Sp12to4                      429               921  RISE       1
I__294/I                       Span4Mux_v                     0               921  RISE       1
I__294/O                       Span4Mux_v                   352              1273  RISE       1
I__296/I                       Span4Mux_v                     0              1273  RISE       1
I__296/O                       Span4Mux_v                   352              1624  RISE       1
I__299/I                       Span4Mux_v                     0              1624  RISE       1
I__299/O                       Span4Mux_v                   352              1976  RISE       1
I__304/I                       LocalMux                       0              1976  RISE       1
I__304/O                       LocalMux                     330              2306  RISE       1
I__313/I                       ClkMux                         0              2306  RISE       1
I__313/O                       ClkMux                       309              2616  RISE       1
shreg_i2_LC_1_10_2/clk         LogicCell40_SEQ_MODE_1000      0              2616  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : shreg_i0_LC_1_10_0/lcout
Path End         : shreg_i1_LC_1_10_1/in3
Capture Clock    : shreg_i1_LC_1_10_1/clk
Hold Constraint  : 0p
Path slack       : 1068p

Capture Clock Arrival Time (SPI_MASTER|CLK:R#1)      0
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        2616
- Setup Time                                         0
-----------------------------------------------   ---- 
End-of-path required time (ps)                    2616

Launch Clock Arrival Time (SPI_MASTER|CLK:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        2616
+ Clock To Q                                      541
+ Data Path Delay                                 527
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    3684
 
Launch Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__291/I                       Odrv12                         0                 0  RISE       1
I__291/O                       Odrv12                       492               492  RISE       1
I__292/I                       Sp12to4                        0               492  RISE       1
I__292/O                       Sp12to4                      429               921  RISE       1
I__294/I                       Span4Mux_v                     0               921  RISE       1
I__294/O                       Span4Mux_v                   352              1273  RISE       1
I__296/I                       Span4Mux_v                     0              1273  RISE       1
I__296/O                       Span4Mux_v                   352              1624  RISE       1
I__299/I                       Span4Mux_v                     0              1624  RISE       1
I__299/O                       Span4Mux_v                   352              1976  RISE       1
I__304/I                       LocalMux                       0              1976  RISE       1
I__304/O                       LocalMux                     330              2306  RISE       1
I__313/I                       ClkMux                         0              2306  RISE       1
I__313/O                       ClkMux                       309              2616  RISE       1
shreg_i0_LC_1_10_0/clk         LogicCell40_SEQ_MODE_1000      0              2616  RISE       1

Data path
pin name                  model name                 delay  cumulative delay  slack  edge  Fanout
------------------------  -------------------------  -----  ----------------  -----  ----  ------
shreg_i0_LC_1_10_0/lcout  LogicCell40_SEQ_MODE_1000    541              3157   1069  FALL       2
I__92/I                   LocalMux                       0              3157   1069  FALL       1
I__92/O                   LocalMux                     309              3466   1069  FALL       1
I__94/I                   InMux                          0              3466   1069  FALL       1
I__94/O                   InMux                        218              3684   1069  FALL       1
shreg_i1_LC_1_10_1/in3    LogicCell40_SEQ_MODE_1000      0              3684   1069  FALL       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__291/I                       Odrv12                         0                 0  RISE       1
I__291/O                       Odrv12                       492               492  RISE       1
I__292/I                       Sp12to4                        0               492  RISE       1
I__292/O                       Sp12to4                      429               921  RISE       1
I__294/I                       Span4Mux_v                     0               921  RISE       1
I__294/O                       Span4Mux_v                   352              1273  RISE       1
I__296/I                       Span4Mux_v                     0              1273  RISE       1
I__296/O                       Span4Mux_v                   352              1624  RISE       1
I__299/I                       Span4Mux_v                     0              1624  RISE       1
I__299/O                       Span4Mux_v                   352              1976  RISE       1
I__304/I                       LocalMux                       0              1976  RISE       1
I__304/O                       LocalMux                     330              2306  RISE       1
I__313/I                       ClkMux                         0              2306  RISE       1
I__313/O                       ClkMux                       309              2616  RISE       1
shreg_i1_LC_1_10_1/clk         LogicCell40_SEQ_MODE_1000      0              2616  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : miso_reg_82_LC_1_9_4/lcout
Path End         : miso_reg_82_LC_1_9_4/in0
Capture Clock    : miso_reg_82_LC_1_9_4/clk
Hold Constraint  : 0p
Path slack       : 1068p

Capture Clock Arrival Time (SPI_MASTER|CLK:R#1)      0
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        2616
- Setup Time                                         0
-----------------------------------------------   ---- 
End-of-path required time (ps)                    2616

Launch Clock Arrival Time (SPI_MASTER|CLK:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        2616
+ Clock To Q                                      541
+ Data Path Delay                                 527
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    3684
 
Launch Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__291/I                       Odrv12                         0                 0  RISE       1
I__291/O                       Odrv12                       492               492  RISE       1
I__292/I                       Sp12to4                        0               492  RISE       1
I__292/O                       Sp12to4                      429               921  RISE       1
I__294/I                       Span4Mux_v                     0               921  RISE       1
I__294/O                       Span4Mux_v                   352              1273  RISE       1
I__296/I                       Span4Mux_v                     0              1273  RISE       1
I__296/O                       Span4Mux_v                   352              1624  RISE       1
I__300/I                       Span4Mux_v                     0              1624  RISE       1
I__300/O                       Span4Mux_v                   352              1976  RISE       1
I__306/I                       LocalMux                       0              1976  RISE       1
I__306/O                       LocalMux                     330              2306  RISE       1
I__315/I                       ClkMux                         0              2306  RISE       1
I__315/O                       ClkMux                       309              2616  RISE       1
miso_reg_82_LC_1_9_4/clk       LogicCell40_SEQ_MODE_1000      0              2616  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
miso_reg_82_LC_1_9_4/lcout  LogicCell40_SEQ_MODE_1000    541              3157   1069  FALL       2
I__104/I                    LocalMux                       0              3157   1069  FALL       1
I__104/O                    LocalMux                     309              3466   1069  FALL       1
I__106/I                    InMux                          0              3466   1069  FALL       1
I__106/O                    InMux                        218              3684   1069  FALL       1
miso_reg_82_LC_1_9_4/in0    LogicCell40_SEQ_MODE_1000      0              3684   1069  FALL       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__291/I                       Odrv12                         0                 0  RISE       1
I__291/O                       Odrv12                       492               492  RISE       1
I__292/I                       Sp12to4                        0               492  RISE       1
I__292/O                       Sp12to4                      429               921  RISE       1
I__294/I                       Span4Mux_v                     0               921  RISE       1
I__294/O                       Span4Mux_v                   352              1273  RISE       1
I__296/I                       Span4Mux_v                     0              1273  RISE       1
I__296/O                       Span4Mux_v                   352              1624  RISE       1
I__300/I                       Span4Mux_v                     0              1624  RISE       1
I__300/O                       Span4Mux_v                   352              1976  RISE       1
I__306/I                       LocalMux                       0              1976  RISE       1
I__306/O                       LocalMux                     330              2306  RISE       1
I__315/I                       ClkMux                         0              2306  RISE       1
I__315/O                       ClkMux                       309              2616  RISE       1
miso_reg_82_LC_1_9_4/clk       LogicCell40_SEQ_MODE_1000      0              2616  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : present_state_FSM_i5_LC_1_9_1/lcout
Path End         : present_state_FSM_i5_LC_1_9_1/in3
Capture Clock    : present_state_FSM_i5_LC_1_9_1/clk
Hold Constraint  : 0p
Path slack       : 1068p

Capture Clock Arrival Time (SPI_MASTER|CLK:R#1)      0
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        2616
- Setup Time                                         0
-----------------------------------------------   ---- 
End-of-path required time (ps)                    2616

Launch Clock Arrival Time (SPI_MASTER|CLK:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        2616
+ Clock To Q                                      541
+ Data Path Delay                                 527
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    3684
 
Launch Clock Path
pin name                           model name                 delay  cumulative delay  edge  Fanout
---------------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0      PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__291/I                           Odrv12                         0                 0  RISE       1
I__291/O                           Odrv12                       492               492  RISE       1
I__292/I                           Sp12to4                        0               492  RISE       1
I__292/O                           Sp12to4                      429               921  RISE       1
I__294/I                           Span4Mux_v                     0               921  RISE       1
I__294/O                           Span4Mux_v                   352              1273  RISE       1
I__296/I                           Span4Mux_v                     0              1273  RISE       1
I__296/O                           Span4Mux_v                   352              1624  RISE       1
I__300/I                           Span4Mux_v                     0              1624  RISE       1
I__300/O                           Span4Mux_v                   352              1976  RISE       1
I__306/I                           LocalMux                       0              1976  RISE       1
I__306/O                           LocalMux                     330              2306  RISE       1
I__315/I                           ClkMux                         0              2306  RISE       1
I__315/O                           ClkMux                       309              2616  RISE       1
present_state_FSM_i5_LC_1_9_1/clk  LogicCell40_SEQ_MODE_1000      0              2616  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
present_state_FSM_i5_LC_1_9_1/lcout  LogicCell40_SEQ_MODE_1000    541              3157   1069  FALL       3
I__264/I                             LocalMux                       0              3157   1069  FALL       1
I__264/O                             LocalMux                     309              3466   1069  FALL       1
I__266/I                             InMux                          0              3466   1069  FALL       1
I__266/O                             InMux                        218              3684   1069  FALL       1
present_state_FSM_i5_LC_1_9_1/in3    LogicCell40_SEQ_MODE_1000      0              3684   1069  FALL       1

Capture Clock Path
pin name                           model name                 delay  cumulative delay  edge  Fanout
---------------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0      PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__291/I                           Odrv12                         0                 0  RISE       1
I__291/O                           Odrv12                       492               492  RISE       1
I__292/I                           Sp12to4                        0               492  RISE       1
I__292/O                           Sp12to4                      429               921  RISE       1
I__294/I                           Span4Mux_v                     0               921  RISE       1
I__294/O                           Span4Mux_v                   352              1273  RISE       1
I__296/I                           Span4Mux_v                     0              1273  RISE       1
I__296/O                           Span4Mux_v                   352              1624  RISE       1
I__300/I                           Span4Mux_v                     0              1624  RISE       1
I__300/O                           Span4Mux_v                   352              1976  RISE       1
I__306/I                           LocalMux                       0              1976  RISE       1
I__306/O                           LocalMux                     330              2306  RISE       1
I__315/I                           ClkMux                         0              2306  RISE       1
I__315/O                           ClkMux                       309              2616  RISE       1
present_state_FSM_i5_LC_1_9_1/clk  LogicCell40_SEQ_MODE_1000      0              2616  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sys_clk_cnt_212__i1_LC_1_8_3/lcout
Path End         : sys_clk_cnt_212__i1_LC_1_8_3/in3
Capture Clock    : sys_clk_cnt_212__i1_LC_1_8_3/clk
Hold Constraint  : 0p
Path slack       : 1068p

Capture Clock Arrival Time (SPI_MASTER|CLK:R#1)      0
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        2616
- Setup Time                                         0
-----------------------------------------------   ---- 
End-of-path required time (ps)                    2616

Launch Clock Arrival Time (SPI_MASTER|CLK:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        2616
+ Clock To Q                                      541
+ Data Path Delay                                 527
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    3684
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0     PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__291/I                          Odrv12                         0                 0  RISE       1
I__291/O                          Odrv12                       492               492  RISE       1
I__292/I                          Sp12to4                        0               492  RISE       1
I__292/O                          Sp12to4                      429               921  RISE       1
I__294/I                          Span4Mux_v                     0               921  RISE       1
I__294/O                          Span4Mux_v                   352              1273  RISE       1
I__296/I                          Span4Mux_v                     0              1273  RISE       1
I__296/O                          Span4Mux_v                   352              1624  RISE       1
I__299/I                          Span4Mux_v                     0              1624  RISE       1
I__299/O                          Span4Mux_v                   352              1976  RISE       1
I__303/I                          LocalMux                       0              1976  RISE       1
I__303/O                          LocalMux                     330              2306  RISE       1
I__312/I                          ClkMux                         0              2306  RISE       1
I__312/O                          ClkMux                       309              2616  RISE       1
sys_clk_cnt_212__i1_LC_1_8_3/clk  LogicCell40_SEQ_MODE_1000      0              2616  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
sys_clk_cnt_212__i1_LC_1_8_3/lcout  LogicCell40_SEQ_MODE_1000    541              3157   1069  FALL       4
I__269/I                            LocalMux                       0              3157   1069  FALL       1
I__269/O                            LocalMux                     309              3466   1069  FALL       1
I__272/I                            InMux                          0              3466   1069  FALL       1
I__272/O                            InMux                        218              3684   1069  FALL       1
sys_clk_cnt_212__i1_LC_1_8_3/in3    LogicCell40_SEQ_MODE_1000      0              3684   1069  FALL       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0     PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__291/I                          Odrv12                         0                 0  RISE       1
I__291/O                          Odrv12                       492               492  RISE       1
I__292/I                          Sp12to4                        0               492  RISE       1
I__292/O                          Sp12to4                      429               921  RISE       1
I__294/I                          Span4Mux_v                     0               921  RISE       1
I__294/O                          Span4Mux_v                   352              1273  RISE       1
I__296/I                          Span4Mux_v                     0              1273  RISE       1
I__296/O                          Span4Mux_v                   352              1624  RISE       1
I__299/I                          Span4Mux_v                     0              1624  RISE       1
I__299/O                          Span4Mux_v                   352              1976  RISE       1
I__303/I                          LocalMux                       0              1976  RISE       1
I__303/O                          LocalMux                     330              2306  RISE       1
I__312/I                          ClkMux                         0              2306  RISE       1
I__312/O                          ClkMux                       309              2616  RISE       1
sys_clk_cnt_212__i1_LC_1_8_3/clk  LogicCell40_SEQ_MODE_1000      0              2616  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sys_clk_cnt_212__i2_LC_1_8_0/lcout
Path End         : sys_clk_cnt_212__i2_LC_1_8_0/in3
Capture Clock    : sys_clk_cnt_212__i2_LC_1_8_0/clk
Hold Constraint  : 0p
Path slack       : 1068p

Capture Clock Arrival Time (SPI_MASTER|CLK:R#1)      0
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        2616
- Setup Time                                         0
-----------------------------------------------   ---- 
End-of-path required time (ps)                    2616

Launch Clock Arrival Time (SPI_MASTER|CLK:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        2616
+ Clock To Q                                      541
+ Data Path Delay                                 527
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    3684
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0     PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__291/I                          Odrv12                         0                 0  RISE       1
I__291/O                          Odrv12                       492               492  RISE       1
I__292/I                          Sp12to4                        0               492  RISE       1
I__292/O                          Sp12to4                      429               921  RISE       1
I__294/I                          Span4Mux_v                     0               921  RISE       1
I__294/O                          Span4Mux_v                   352              1273  RISE       1
I__296/I                          Span4Mux_v                     0              1273  RISE       1
I__296/O                          Span4Mux_v                   352              1624  RISE       1
I__299/I                          Span4Mux_v                     0              1624  RISE       1
I__299/O                          Span4Mux_v                   352              1976  RISE       1
I__303/I                          LocalMux                       0              1976  RISE       1
I__303/O                          LocalMux                     330              2306  RISE       1
I__312/I                          ClkMux                         0              2306  RISE       1
I__312/O                          ClkMux                       309              2616  RISE       1
sys_clk_cnt_212__i2_LC_1_8_0/clk  LogicCell40_SEQ_MODE_1000      0              2616  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
sys_clk_cnt_212__i2_LC_1_8_0/lcout  LogicCell40_SEQ_MODE_1000    541              3157   1069  FALL       3
I__259/I                            LocalMux                       0              3157   1069  FALL       1
I__259/O                            LocalMux                     309              3466   1069  FALL       1
I__262/I                            InMux                          0              3466   1069  FALL       1
I__262/O                            InMux                        218              3684   1069  FALL       1
sys_clk_cnt_212__i2_LC_1_8_0/in3    LogicCell40_SEQ_MODE_1000      0              3684   1069  FALL       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0     PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__291/I                          Odrv12                         0                 0  RISE       1
I__291/O                          Odrv12                       492               492  RISE       1
I__292/I                          Sp12to4                        0               492  RISE       1
I__292/O                          Sp12to4                      429               921  RISE       1
I__294/I                          Span4Mux_v                     0               921  RISE       1
I__294/O                          Span4Mux_v                   352              1273  RISE       1
I__296/I                          Span4Mux_v                     0              1273  RISE       1
I__296/O                          Span4Mux_v                   352              1624  RISE       1
I__299/I                          Span4Mux_v                     0              1624  RISE       1
I__299/O                          Span4Mux_v                   352              1976  RISE       1
I__303/I                          LocalMux                       0              1976  RISE       1
I__303/O                          LocalMux                     330              2306  RISE       1
I__312/I                          ClkMux                         0              2306  RISE       1
I__312/O                          ClkMux                       309              2616  RISE       1
sys_clk_cnt_212__i2_LC_1_8_0/clk  LogicCell40_SEQ_MODE_1000      0              2616  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : miso_reg_82_LC_1_9_4/lcout
Path End         : shreg_i0_LC_1_10_0/in1
Capture Clock    : shreg_i0_LC_1_10_0/clk
Hold Constraint  : 0p
Path slack       : 1068p

Capture Clock Arrival Time (SPI_MASTER|CLK:R#1)      0
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        2616
- Setup Time                                         0
-----------------------------------------------   ---- 
End-of-path required time (ps)                    2616

Launch Clock Arrival Time (SPI_MASTER|CLK:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        2616
+ Clock To Q                                      541
+ Data Path Delay                                 527
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    3684
 
Launch Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__291/I                       Odrv12                         0                 0  RISE       1
I__291/O                       Odrv12                       492               492  RISE       1
I__292/I                       Sp12to4                        0               492  RISE       1
I__292/O                       Sp12to4                      429               921  RISE       1
I__294/I                       Span4Mux_v                     0               921  RISE       1
I__294/O                       Span4Mux_v                   352              1273  RISE       1
I__296/I                       Span4Mux_v                     0              1273  RISE       1
I__296/O                       Span4Mux_v                   352              1624  RISE       1
I__300/I                       Span4Mux_v                     0              1624  RISE       1
I__300/O                       Span4Mux_v                   352              1976  RISE       1
I__306/I                       LocalMux                       0              1976  RISE       1
I__306/O                       LocalMux                     330              2306  RISE       1
I__315/I                       ClkMux                         0              2306  RISE       1
I__315/O                       ClkMux                       309              2616  RISE       1
miso_reg_82_LC_1_9_4/clk       LogicCell40_SEQ_MODE_1000      0              2616  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
miso_reg_82_LC_1_9_4/lcout  LogicCell40_SEQ_MODE_1000    541              3157   1069  FALL       2
I__105/I                    LocalMux                       0              3157   1069  FALL       1
I__105/O                    LocalMux                     309              3466   1069  FALL       1
I__107/I                    InMux                          0              3466   1069  FALL       1
I__107/O                    InMux                        218              3684   1069  FALL       1
shreg_i0_LC_1_10_0/in1      LogicCell40_SEQ_MODE_1000      0              3684   1069  FALL       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__291/I                       Odrv12                         0                 0  RISE       1
I__291/O                       Odrv12                       492               492  RISE       1
I__292/I                       Sp12to4                        0               492  RISE       1
I__292/O                       Sp12to4                      429               921  RISE       1
I__294/I                       Span4Mux_v                     0               921  RISE       1
I__294/O                       Span4Mux_v                   352              1273  RISE       1
I__296/I                       Span4Mux_v                     0              1273  RISE       1
I__296/O                       Span4Mux_v                   352              1624  RISE       1
I__299/I                       Span4Mux_v                     0              1624  RISE       1
I__299/O                       Span4Mux_v                   352              1976  RISE       1
I__304/I                       LocalMux                       0              1976  RISE       1
I__304/O                       LocalMux                     330              2306  RISE       1
I__313/I                       ClkMux                         0              2306  RISE       1
I__313/O                       ClkMux                       309              2616  RISE       1
shreg_i0_LC_1_10_0/clk         LogicCell40_SEQ_MODE_1000      0              2616  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : present_state_FSM_i4_LC_2_10_2/lcout
Path End         : present_state_FSM_i4_LC_2_10_2/in2
Capture Clock    : present_state_FSM_i4_LC_2_10_2/clk
Hold Constraint  : 0p
Path slack       : 1068p

Capture Clock Arrival Time (SPI_MASTER|CLK:R#1)      0
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        2616
- Setup Time                                         0
-----------------------------------------------   ---- 
End-of-path required time (ps)                    2616

Launch Clock Arrival Time (SPI_MASTER|CLK:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        2616
+ Clock To Q                                      541
+ Data Path Delay                                 527
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    3684
 
Launch Clock Path
pin name                            model name                 delay  cumulative delay  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0       PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__291/I                            Odrv12                         0                 0  RISE       1
I__291/O                            Odrv12                       492               492  RISE       1
I__293/I                            Sp12to4                        0               492  RISE       1
I__293/O                            Sp12to4                      429               921  RISE       1
I__295/I                            Span4Mux_v                     0               921  RISE       1
I__295/O                            Span4Mux_v                   352              1273  RISE       1
I__297/I                            Span4Mux_v                     0              1273  RISE       1
I__297/O                            Span4Mux_v                   352              1624  RISE       1
I__301/I                            Span4Mux_v                     0              1624  RISE       1
I__301/O                            Span4Mux_v                   352              1976  RISE       1
I__308/I                            LocalMux                       0              1976  RISE       1
I__308/O                            LocalMux                     330              2306  RISE       1
I__317/I                            ClkMux                         0              2306  RISE       1
I__317/O                            ClkMux                       309              2616  RISE       1
present_state_FSM_i4_LC_2_10_2/clk  LogicCell40_SEQ_MODE_1000      0              2616  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
present_state_FSM_i4_LC_2_10_2/lcout  LogicCell40_SEQ_MODE_1000    541              3157   1069  FALL       3
I__242/I                              LocalMux                       0              3157   1069  FALL       1
I__242/O                              LocalMux                     309              3466   1069  FALL       1
I__245/I                              InMux                          0              3466   1069  FALL       1
I__245/O                              InMux                        218              3684   1069  FALL       1
I__247/I                              CascadeMux                     0              3684   1069  FALL       1
I__247/O                              CascadeMux                     0              3684   1069  FALL       1
present_state_FSM_i4_LC_2_10_2/in2    LogicCell40_SEQ_MODE_1000      0              3684   1069  FALL       1

Capture Clock Path
pin name                            model name                 delay  cumulative delay  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0       PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__291/I                            Odrv12                         0                 0  RISE       1
I__291/O                            Odrv12                       492               492  RISE       1
I__293/I                            Sp12to4                        0               492  RISE       1
I__293/O                            Sp12to4                      429               921  RISE       1
I__295/I                            Span4Mux_v                     0               921  RISE       1
I__295/O                            Span4Mux_v                   352              1273  RISE       1
I__297/I                            Span4Mux_v                     0              1273  RISE       1
I__297/O                            Span4Mux_v                   352              1624  RISE       1
I__301/I                            Span4Mux_v                     0              1624  RISE       1
I__301/O                            Span4Mux_v                   352              1976  RISE       1
I__308/I                            LocalMux                       0              1976  RISE       1
I__308/O                            LocalMux                     330              2306  RISE       1
I__317/I                            ClkMux                         0              2306  RISE       1
I__317/O                            ClkMux                       309              2616  RISE       1
present_state_FSM_i4_LC_2_10_2/clk  LogicCell40_SEQ_MODE_1000      0              2616  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : present_state_FSM_i2_LC_2_10_0/lcout
Path End         : present_state_FSM_i3_LC_2_9_6/in3
Capture Clock    : present_state_FSM_i3_LC_2_9_6/clk
Hold Constraint  : 0p
Path slack       : 1068p

Capture Clock Arrival Time (SPI_MASTER|CLK:R#1)      0
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        2616
- Setup Time                                         0
-----------------------------------------------   ---- 
End-of-path required time (ps)                    2616

Launch Clock Arrival Time (SPI_MASTER|CLK:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        2616
+ Clock To Q                                      541
+ Data Path Delay                                 527
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    3684
 
Launch Clock Path
pin name                            model name                 delay  cumulative delay  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0       PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__291/I                            Odrv12                         0                 0  RISE       1
I__291/O                            Odrv12                       492               492  RISE       1
I__293/I                            Sp12to4                        0               492  RISE       1
I__293/O                            Sp12to4                      429               921  RISE       1
I__295/I                            Span4Mux_v                     0               921  RISE       1
I__295/O                            Span4Mux_v                   352              1273  RISE       1
I__297/I                            Span4Mux_v                     0              1273  RISE       1
I__297/O                            Span4Mux_v                   352              1624  RISE       1
I__301/I                            Span4Mux_v                     0              1624  RISE       1
I__301/O                            Span4Mux_v                   352              1976  RISE       1
I__308/I                            LocalMux                       0              1976  RISE       1
I__308/O                            LocalMux                     330              2306  RISE       1
I__317/I                            ClkMux                         0              2306  RISE       1
I__317/O                            ClkMux                       309              2616  RISE       1
present_state_FSM_i2_LC_2_10_0/clk  LogicCell40_SEQ_MODE_1000      0              2616  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
present_state_FSM_i2_LC_2_10_0/lcout  LogicCell40_SEQ_MODE_1000    541              3157   1069  FALL       4
I__393/I                              LocalMux                       0              3157   1069  FALL       1
I__393/O                              LocalMux                     309              3466   1069  FALL       1
I__397/I                              InMux                          0              3466   1069  FALL       1
I__397/O                              InMux                        218              3684   1069  FALL       1
present_state_FSM_i3_LC_2_9_6/in3     LogicCell40_SEQ_MODE_1000      0              3684   1069  FALL       1

Capture Clock Path
pin name                           model name                 delay  cumulative delay  edge  Fanout
---------------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0      PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__291/I                           Odrv12                         0                 0  RISE       1
I__291/O                           Odrv12                       492               492  RISE       1
I__293/I                           Sp12to4                        0               492  RISE       1
I__293/O                           Sp12to4                      429               921  RISE       1
I__295/I                           Span4Mux_v                     0               921  RISE       1
I__295/O                           Span4Mux_v                   352              1273  RISE       1
I__298/I                           Span4Mux_v                     0              1273  RISE       1
I__298/O                           Span4Mux_v                   352              1624  RISE       1
I__302/I                           Span4Mux_v                     0              1624  RISE       1
I__302/O                           Span4Mux_v                   352              1976  RISE       1
I__310/I                           LocalMux                       0              1976  RISE       1
I__310/O                           LocalMux                     330              2306  RISE       1
I__319/I                           ClkMux                         0              2306  RISE       1
I__319/O                           ClkMux                       309              2616  RISE       1
present_state_FSM_i3_LC_2_9_6/clk  LogicCell40_SEQ_MODE_1000      0              2616  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : present_state_FSM_i4_LC_2_10_2/lcout
Path End         : present_state_FSM_i5_LC_1_9_1/in2
Capture Clock    : present_state_FSM_i5_LC_1_9_1/clk
Hold Constraint  : 0p
Path slack       : 1068p

Capture Clock Arrival Time (SPI_MASTER|CLK:R#1)      0
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        2616
- Setup Time                                         0
-----------------------------------------------   ---- 
End-of-path required time (ps)                    2616

Launch Clock Arrival Time (SPI_MASTER|CLK:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        2616
+ Clock To Q                                      541
+ Data Path Delay                                 527
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    3684
 
Launch Clock Path
pin name                            model name                 delay  cumulative delay  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0       PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__291/I                            Odrv12                         0                 0  RISE       1
I__291/O                            Odrv12                       492               492  RISE       1
I__293/I                            Sp12to4                        0               492  RISE       1
I__293/O                            Sp12to4                      429               921  RISE       1
I__295/I                            Span4Mux_v                     0               921  RISE       1
I__295/O                            Span4Mux_v                   352              1273  RISE       1
I__297/I                            Span4Mux_v                     0              1273  RISE       1
I__297/O                            Span4Mux_v                   352              1624  RISE       1
I__301/I                            Span4Mux_v                     0              1624  RISE       1
I__301/O                            Span4Mux_v                   352              1976  RISE       1
I__308/I                            LocalMux                       0              1976  RISE       1
I__308/O                            LocalMux                     330              2306  RISE       1
I__317/I                            ClkMux                         0              2306  RISE       1
I__317/O                            ClkMux                       309              2616  RISE       1
present_state_FSM_i4_LC_2_10_2/clk  LogicCell40_SEQ_MODE_1000      0              2616  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
present_state_FSM_i4_LC_2_10_2/lcout  LogicCell40_SEQ_MODE_1000    541              3157   1069  FALL       3
I__241/I                              LocalMux                       0              3157   1069  FALL       1
I__241/O                              LocalMux                     309              3466   1069  FALL       1
I__244/I                              InMux                          0              3466   1069  FALL       1
I__244/O                              InMux                        218              3684   1069  FALL       1
I__246/I                              CascadeMux                     0              3684   1069  FALL       1
I__246/O                              CascadeMux                     0              3684   1069  FALL       1
present_state_FSM_i5_LC_1_9_1/in2     LogicCell40_SEQ_MODE_1000      0              3684   1069  FALL       1

Capture Clock Path
pin name                           model name                 delay  cumulative delay  edge  Fanout
---------------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0      PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__291/I                           Odrv12                         0                 0  RISE       1
I__291/O                           Odrv12                       492               492  RISE       1
I__292/I                           Sp12to4                        0               492  RISE       1
I__292/O                           Sp12to4                      429               921  RISE       1
I__294/I                           Span4Mux_v                     0               921  RISE       1
I__294/O                           Span4Mux_v                   352              1273  RISE       1
I__296/I                           Span4Mux_v                     0              1273  RISE       1
I__296/O                           Span4Mux_v                   352              1624  RISE       1
I__300/I                           Span4Mux_v                     0              1624  RISE       1
I__300/O                           Span4Mux_v                   352              1976  RISE       1
I__306/I                           LocalMux                       0              1976  RISE       1
I__306/O                           LocalMux                     330              2306  RISE       1
I__315/I                           ClkMux                         0              2306  RISE       1
I__315/O                           ClkMux                       309              2616  RISE       1
present_state_FSM_i5_LC_1_9_1/clk  LogicCell40_SEQ_MODE_1000      0              2616  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sys_clk_cnt_212__i1_LC_1_8_3/lcout
Path End         : sys_clk_cnt_212__i2_LC_1_8_0/in0
Capture Clock    : sys_clk_cnt_212__i2_LC_1_8_0/clk
Hold Constraint  : 0p
Path slack       : 1068p

Capture Clock Arrival Time (SPI_MASTER|CLK:R#1)      0
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        2616
- Setup Time                                         0
-----------------------------------------------   ---- 
End-of-path required time (ps)                    2616

Launch Clock Arrival Time (SPI_MASTER|CLK:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        2616
+ Clock To Q                                      541
+ Data Path Delay                                 527
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    3684
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0     PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__291/I                          Odrv12                         0                 0  RISE       1
I__291/O                          Odrv12                       492               492  RISE       1
I__292/I                          Sp12to4                        0               492  RISE       1
I__292/O                          Sp12to4                      429               921  RISE       1
I__294/I                          Span4Mux_v                     0               921  RISE       1
I__294/O                          Span4Mux_v                   352              1273  RISE       1
I__296/I                          Span4Mux_v                     0              1273  RISE       1
I__296/O                          Span4Mux_v                   352              1624  RISE       1
I__299/I                          Span4Mux_v                     0              1624  RISE       1
I__299/O                          Span4Mux_v                   352              1976  RISE       1
I__303/I                          LocalMux                       0              1976  RISE       1
I__303/O                          LocalMux                     330              2306  RISE       1
I__312/I                          ClkMux                         0              2306  RISE       1
I__312/O                          ClkMux                       309              2616  RISE       1
sys_clk_cnt_212__i1_LC_1_8_3/clk  LogicCell40_SEQ_MODE_1000      0              2616  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
sys_clk_cnt_212__i1_LC_1_8_3/lcout  LogicCell40_SEQ_MODE_1000    541              3157   1069  FALL       4
I__269/I                            LocalMux                       0              3157   1069  FALL       1
I__269/O                            LocalMux                     309              3466   1069  FALL       1
I__273/I                            InMux                          0              3466   1069  FALL       1
I__273/O                            InMux                        218              3684   1069  FALL       1
sys_clk_cnt_212__i2_LC_1_8_0/in0    LogicCell40_SEQ_MODE_1000      0              3684   1069  FALL       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0     PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__291/I                          Odrv12                         0                 0  RISE       1
I__291/O                          Odrv12                       492               492  RISE       1
I__292/I                          Sp12to4                        0               492  RISE       1
I__292/O                          Sp12to4                      429               921  RISE       1
I__294/I                          Span4Mux_v                     0               921  RISE       1
I__294/O                          Span4Mux_v                   352              1273  RISE       1
I__296/I                          Span4Mux_v                     0              1273  RISE       1
I__296/O                          Span4Mux_v                   352              1624  RISE       1
I__299/I                          Span4Mux_v                     0              1624  RISE       1
I__299/O                          Span4Mux_v                   352              1976  RISE       1
I__303/I                          LocalMux                       0              1976  RISE       1
I__303/O                          LocalMux                     330              2306  RISE       1
I__312/I                          ClkMux                         0              2306  RISE       1
I__312/O                          ClkMux                       309              2616  RISE       1
sys_clk_cnt_212__i2_LC_1_8_0/clk  LogicCell40_SEQ_MODE_1000      0              2616  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : bit_cnt__i1_LC_2_8_1/lcout
Path End         : bit_cnt__i2_LC_2_8_0/in0
Capture Clock    : bit_cnt__i2_LC_2_8_0/clk
Hold Constraint  : 0p
Path slack       : 1068p

Capture Clock Arrival Time (SPI_MASTER|CLK:R#1)      0
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        2616
- Setup Time                                         0
-----------------------------------------------   ---- 
End-of-path required time (ps)                    2616

Launch Clock Arrival Time (SPI_MASTER|CLK:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        2616
+ Clock To Q                                      541
+ Data Path Delay                                 527
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    3684
 
Launch Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__291/I                       Odrv12                         0                 0  RISE       1
I__291/O                       Odrv12                       492               492  RISE       1
I__293/I                       Sp12to4                        0               492  RISE       1
I__293/O                       Sp12to4                      429               921  RISE       1
I__295/I                       Span4Mux_v                     0               921  RISE       1
I__295/O                       Span4Mux_v                   352              1273  RISE       1
I__297/I                       Span4Mux_v                     0              1273  RISE       1
I__297/O                       Span4Mux_v                   352              1624  RISE       1
I__301/I                       Span4Mux_v                     0              1624  RISE       1
I__301/O                       Span4Mux_v                   352              1976  RISE       1
I__307/I                       LocalMux                       0              1976  RISE       1
I__307/O                       LocalMux                     330              2306  RISE       1
I__316/I                       ClkMux                         0              2306  RISE       1
I__316/O                       ClkMux                       309              2616  RISE       1
bit_cnt__i1_LC_2_8_1/clk       LogicCell40_SEQ_MODE_1000      0              2616  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
bit_cnt__i1_LC_2_8_1/lcout  LogicCell40_SEQ_MODE_1000    541              3157   1069  FALL       3
I__275/I                    LocalMux                       0              3157   1069  FALL       1
I__275/O                    LocalMux                     309              3466   1069  FALL       1
I__278/I                    InMux                          0              3466   1069  FALL       1
I__278/O                    InMux                        218              3684   1069  FALL       1
bit_cnt__i2_LC_2_8_0/in0    LogicCell40_SEQ_MODE_1000      0              3684   1069  FALL       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__291/I                       Odrv12                         0                 0  RISE       1
I__291/O                       Odrv12                       492               492  RISE       1
I__293/I                       Sp12to4                        0               492  RISE       1
I__293/O                       Sp12to4                      429               921  RISE       1
I__295/I                       Span4Mux_v                     0               921  RISE       1
I__295/O                       Span4Mux_v                   352              1273  RISE       1
I__297/I                       Span4Mux_v                     0              1273  RISE       1
I__297/O                       Span4Mux_v                   352              1624  RISE       1
I__301/I                       Span4Mux_v                     0              1624  RISE       1
I__301/O                       Span4Mux_v                   352              1976  RISE       1
I__307/I                       LocalMux                       0              1976  RISE       1
I__307/O                       LocalMux                     330              2306  RISE       1
I__316/I                       ClkMux                         0              2306  RISE       1
I__316/O                       ClkMux                       309              2616  RISE       1
bit_cnt__i2_LC_2_8_0/clk       LogicCell40_SEQ_MODE_1000      0              2616  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : bit_cnt__i0_LC_3_10_1/lcout
Path End         : bit_cnt__i1_LC_2_8_1/in1
Capture Clock    : bit_cnt__i1_LC_2_8_1/clk
Hold Constraint  : 0p
Path slack       : 1441p

Capture Clock Arrival Time (SPI_MASTER|CLK:R#1)      0
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        2616
- Setup Time                                         0
-----------------------------------------------   ---- 
End-of-path required time (ps)                    2616

Launch Clock Arrival Time (SPI_MASTER|CLK:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        2616
+ Clock To Q                                      541
+ Data Path Delay                                 900
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    4057
 
Launch Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__291/I                       Odrv12                         0                 0  RISE       1
I__291/O                       Odrv12                       492               492  RISE       1
I__293/I                       Sp12to4                        0               492  RISE       1
I__293/O                       Sp12to4                      429               921  RISE       1
I__295/I                       Span4Mux_v                     0               921  RISE       1
I__295/O                       Span4Mux_v                   352              1273  RISE       1
I__297/I                       Span4Mux_v                     0              1273  RISE       1
I__297/O                       Span4Mux_v                   352              1624  RISE       1
I__301/I                       Span4Mux_v                     0              1624  RISE       1
I__301/O                       Span4Mux_v                   352              1976  RISE       1
I__309/I                       LocalMux                       0              1976  RISE       1
I__309/O                       LocalMux                     330              2306  RISE       1
I__318/I                       ClkMux                         0              2306  RISE       1
I__318/O                       ClkMux                       309              2616  RISE       1
bit_cnt__i0_LC_3_10_1/clk      LogicCell40_SEQ_MODE_1000      0              2616  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
bit_cnt__i0_LC_3_10_1/lcout  LogicCell40_SEQ_MODE_1000    541              3157   1069  FALL       4
I__324/I                     Odrv4                          0              3157   1441  FALL       1
I__324/O                     Odrv4                        373              3530   1441  FALL       1
I__327/I                     LocalMux                       0              3530   1441  FALL       1
I__327/O                     LocalMux                     309              3839   1441  FALL       1
I__328/I                     InMux                          0              3839   1441  FALL       1
I__328/O                     InMux                        218              4057   1441  FALL       1
bit_cnt__i1_LC_2_8_1/in1     LogicCell40_SEQ_MODE_1000      0              4057   1441  FALL       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__291/I                       Odrv12                         0                 0  RISE       1
I__291/O                       Odrv12                       492               492  RISE       1
I__293/I                       Sp12to4                        0               492  RISE       1
I__293/O                       Sp12to4                      429               921  RISE       1
I__295/I                       Span4Mux_v                     0               921  RISE       1
I__295/O                       Span4Mux_v                   352              1273  RISE       1
I__297/I                       Span4Mux_v                     0              1273  RISE       1
I__297/O                       Span4Mux_v                   352              1624  RISE       1
I__301/I                       Span4Mux_v                     0              1624  RISE       1
I__301/O                       Span4Mux_v                   352              1976  RISE       1
I__307/I                       LocalMux                       0              1976  RISE       1
I__307/O                       LocalMux                     330              2306  RISE       1
I__316/I                       ClkMux                         0              2306  RISE       1
I__316/O                       ClkMux                       309              2616  RISE       1
bit_cnt__i1_LC_2_8_1/clk       LogicCell40_SEQ_MODE_1000      0              2616  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : bit_cnt__i0_LC_3_10_1/lcout
Path End         : bit_cnt__i2_LC_2_8_0/in2
Capture Clock    : bit_cnt__i2_LC_2_8_0/clk
Hold Constraint  : 0p
Path slack       : 1441p

Capture Clock Arrival Time (SPI_MASTER|CLK:R#1)      0
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        2616
- Setup Time                                         0
-----------------------------------------------   ---- 
End-of-path required time (ps)                    2616

Launch Clock Arrival Time (SPI_MASTER|CLK:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        2616
+ Clock To Q                                      541
+ Data Path Delay                                 900
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    4057
 
Launch Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__291/I                       Odrv12                         0                 0  RISE       1
I__291/O                       Odrv12                       492               492  RISE       1
I__293/I                       Sp12to4                        0               492  RISE       1
I__293/O                       Sp12to4                      429               921  RISE       1
I__295/I                       Span4Mux_v                     0               921  RISE       1
I__295/O                       Span4Mux_v                   352              1273  RISE       1
I__297/I                       Span4Mux_v                     0              1273  RISE       1
I__297/O                       Span4Mux_v                   352              1624  RISE       1
I__301/I                       Span4Mux_v                     0              1624  RISE       1
I__301/O                       Span4Mux_v                   352              1976  RISE       1
I__309/I                       LocalMux                       0              1976  RISE       1
I__309/O                       LocalMux                     330              2306  RISE       1
I__318/I                       ClkMux                         0              2306  RISE       1
I__318/O                       ClkMux                       309              2616  RISE       1
bit_cnt__i0_LC_3_10_1/clk      LogicCell40_SEQ_MODE_1000      0              2616  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
bit_cnt__i0_LC_3_10_1/lcout  LogicCell40_SEQ_MODE_1000    541              3157   1069  FALL       4
I__324/I                     Odrv4                          0              3157   1441  FALL       1
I__324/O                     Odrv4                        373              3530   1441  FALL       1
I__327/I                     LocalMux                       0              3530   1441  FALL       1
I__327/O                     LocalMux                     309              3839   1441  FALL       1
I__329/I                     InMux                          0              3839   1441  FALL       1
I__329/O                     InMux                        218              4057   1441  FALL       1
I__330/I                     CascadeMux                     0              4057   1441  FALL       1
I__330/O                     CascadeMux                     0              4057   1441  FALL       1
bit_cnt__i2_LC_2_8_0/in2     LogicCell40_SEQ_MODE_1000      0              4057   1441  FALL       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__291/I                       Odrv12                         0                 0  RISE       1
I__291/O                       Odrv12                       492               492  RISE       1
I__293/I                       Sp12to4                        0               492  RISE       1
I__293/O                       Sp12to4                      429               921  RISE       1
I__295/I                       Span4Mux_v                     0               921  RISE       1
I__295/O                       Span4Mux_v                   352              1273  RISE       1
I__297/I                       Span4Mux_v                     0              1273  RISE       1
I__297/O                       Span4Mux_v                   352              1624  RISE       1
I__301/I                       Span4Mux_v                     0              1624  RISE       1
I__301/O                       Span4Mux_v                   352              1976  RISE       1
I__307/I                       LocalMux                       0              1976  RISE       1
I__307/O                       LocalMux                     330              2306  RISE       1
I__316/I                       ClkMux                         0              2306  RISE       1
I__316/O                       ClkMux                       309              2616  RISE       1
bit_cnt__i2_LC_2_8_0/clk       LogicCell40_SEQ_MODE_1000      0              2616  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sys_clk_cnt_212__i0_LC_3_9_5/lcout
Path End         : sys_clk_cnt_212__i1_LC_1_8_3/in1
Capture Clock    : sys_clk_cnt_212__i1_LC_1_8_3/clk
Hold Constraint  : 0p
Path slack       : 1758p

Capture Clock Arrival Time (SPI_MASTER|CLK:R#1)      0
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        2616
- Setup Time                                         0
-----------------------------------------------   ---- 
End-of-path required time (ps)                    2616

Launch Clock Arrival Time (SPI_MASTER|CLK:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        2616
+ Clock To Q                                      541
+ Data Path Delay                                1217
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    4374
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0     PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__291/I                          Odrv12                         0                 0  RISE       1
I__291/O                          Odrv12                       492               492  RISE       1
I__293/I                          Sp12to4                        0               492  RISE       1
I__293/O                          Sp12to4                      429               921  RISE       1
I__295/I                          Span4Mux_v                     0               921  RISE       1
I__295/O                          Span4Mux_v                   352              1273  RISE       1
I__298/I                          Span4Mux_v                     0              1273  RISE       1
I__298/O                          Span4Mux_v                   352              1624  RISE       1
I__302/I                          Span4Mux_v                     0              1624  RISE       1
I__302/O                          Span4Mux_v                   352              1976  RISE       1
I__311/I                          LocalMux                       0              1976  RISE       1
I__311/O                          LocalMux                     330              2306  RISE       1
I__320/I                          ClkMux                         0              2306  RISE       1
I__320/O                          ClkMux                       309              2616  RISE       1
sys_clk_cnt_212__i0_LC_3_9_5/clk  LogicCell40_SEQ_MODE_1000      0              2616  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
sys_clk_cnt_212__i0_LC_3_9_5/lcout  LogicCell40_SEQ_MODE_1000    541              3157   1069  FALL       5
I__369/I                            Odrv4                          0              3157   1758  FALL       1
I__369/O                            Odrv4                        373              3530   1758  FALL       1
I__373/I                            Span4Mux_h                     0              3530   1758  FALL       1
I__373/O                            Span4Mux_h                   316              3846   1758  FALL       1
I__376/I                            LocalMux                       0              3846   1758  FALL       1
I__376/O                            LocalMux                     309              4156   1758  FALL       1
I__377/I                            InMux                          0              4156   1758  FALL       1
I__377/O                            InMux                        218              4374   1758  FALL       1
sys_clk_cnt_212__i1_LC_1_8_3/in1    LogicCell40_SEQ_MODE_1000      0              4374   1758  FALL       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0     PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__291/I                          Odrv12                         0                 0  RISE       1
I__291/O                          Odrv12                       492               492  RISE       1
I__292/I                          Sp12to4                        0               492  RISE       1
I__292/O                          Sp12to4                      429               921  RISE       1
I__294/I                          Span4Mux_v                     0               921  RISE       1
I__294/O                          Span4Mux_v                   352              1273  RISE       1
I__296/I                          Span4Mux_v                     0              1273  RISE       1
I__296/O                          Span4Mux_v                   352              1624  RISE       1
I__299/I                          Span4Mux_v                     0              1624  RISE       1
I__299/O                          Span4Mux_v                   352              1976  RISE       1
I__303/I                          LocalMux                       0              1976  RISE       1
I__303/O                          LocalMux                     330              2306  RISE       1
I__312/I                          ClkMux                         0              2306  RISE       1
I__312/O                          ClkMux                       309              2616  RISE       1
sys_clk_cnt_212__i1_LC_1_8_3/clk  LogicCell40_SEQ_MODE_1000      0              2616  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sys_clk_cnt_212__i0_LC_3_9_5/lcout
Path End         : sys_clk_cnt_212__i2_LC_1_8_0/in2
Capture Clock    : sys_clk_cnt_212__i2_LC_1_8_0/clk
Hold Constraint  : 0p
Path slack       : 1758p

Capture Clock Arrival Time (SPI_MASTER|CLK:R#1)      0
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        2616
- Setup Time                                         0
-----------------------------------------------   ---- 
End-of-path required time (ps)                    2616

Launch Clock Arrival Time (SPI_MASTER|CLK:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        2616
+ Clock To Q                                      541
+ Data Path Delay                                1217
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    4374
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0     PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__291/I                          Odrv12                         0                 0  RISE       1
I__291/O                          Odrv12                       492               492  RISE       1
I__293/I                          Sp12to4                        0               492  RISE       1
I__293/O                          Sp12to4                      429               921  RISE       1
I__295/I                          Span4Mux_v                     0               921  RISE       1
I__295/O                          Span4Mux_v                   352              1273  RISE       1
I__298/I                          Span4Mux_v                     0              1273  RISE       1
I__298/O                          Span4Mux_v                   352              1624  RISE       1
I__302/I                          Span4Mux_v                     0              1624  RISE       1
I__302/O                          Span4Mux_v                   352              1976  RISE       1
I__311/I                          LocalMux                       0              1976  RISE       1
I__311/O                          LocalMux                     330              2306  RISE       1
I__320/I                          ClkMux                         0              2306  RISE       1
I__320/O                          ClkMux                       309              2616  RISE       1
sys_clk_cnt_212__i0_LC_3_9_5/clk  LogicCell40_SEQ_MODE_1000      0              2616  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
sys_clk_cnt_212__i0_LC_3_9_5/lcout  LogicCell40_SEQ_MODE_1000    541              3157   1069  FALL       5
I__369/I                            Odrv4                          0              3157   1758  FALL       1
I__369/O                            Odrv4                        373              3530   1758  FALL       1
I__373/I                            Span4Mux_h                     0              3530   1758  FALL       1
I__373/O                            Span4Mux_h                   316              3846   1758  FALL       1
I__376/I                            LocalMux                       0              3846   1758  FALL       1
I__376/O                            LocalMux                     309              4156   1758  FALL       1
I__378/I                            InMux                          0              4156   1758  FALL       1
I__378/O                            InMux                        218              4374   1758  FALL       1
I__379/I                            CascadeMux                     0              4374   1758  FALL       1
I__379/O                            CascadeMux                     0              4374   1758  FALL       1
sys_clk_cnt_212__i2_LC_1_8_0/in2    LogicCell40_SEQ_MODE_1000      0              4374   1758  FALL       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0     PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__291/I                          Odrv12                         0                 0  RISE       1
I__291/O                          Odrv12                       492               492  RISE       1
I__292/I                          Sp12to4                        0               492  RISE       1
I__292/O                          Sp12to4                      429               921  RISE       1
I__294/I                          Span4Mux_v                     0               921  RISE       1
I__294/O                          Span4Mux_v                   352              1273  RISE       1
I__296/I                          Span4Mux_v                     0              1273  RISE       1
I__296/O                          Span4Mux_v                   352              1624  RISE       1
I__299/I                          Span4Mux_v                     0              1624  RISE       1
I__299/O                          Span4Mux_v                   352              1976  RISE       1
I__303/I                          LocalMux                       0              1976  RISE       1
I__303/O                          LocalMux                     330              2306  RISE       1
I__312/I                          ClkMux                         0              2306  RISE       1
I__312/O                          ClkMux                       309              2616  RISE       1
sys_clk_cnt_212__i2_LC_1_8_0/clk  LogicCell40_SEQ_MODE_1000      0              2616  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sys_clk_cnt_212__i2_LC_1_8_0/lcout
Path End         : present_state_FSM_i1_LC_2_10_4/in3
Capture Clock    : present_state_FSM_i1_LC_2_10_4/clk
Hold Constraint  : 0p
Path slack       : 1884p

Capture Clock Arrival Time (SPI_MASTER|CLK:R#1)      0
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        2616
- Setup Time                                         0
-----------------------------------------------   ---- 
End-of-path required time (ps)                    2616

Launch Clock Arrival Time (SPI_MASTER|CLK:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        2616
+ Clock To Q                                      541
+ Data Path Delay                                1343
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    4500
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0     PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__291/I                          Odrv12                         0                 0  RISE       1
I__291/O                          Odrv12                       492               492  RISE       1
I__292/I                          Sp12to4                        0               492  RISE       1
I__292/O                          Sp12to4                      429               921  RISE       1
I__294/I                          Span4Mux_v                     0               921  RISE       1
I__294/O                          Span4Mux_v                   352              1273  RISE       1
I__296/I                          Span4Mux_v                     0              1273  RISE       1
I__296/O                          Span4Mux_v                   352              1624  RISE       1
I__299/I                          Span4Mux_v                     0              1624  RISE       1
I__299/O                          Span4Mux_v                   352              1976  RISE       1
I__303/I                          LocalMux                       0              1976  RISE       1
I__303/O                          LocalMux                     330              2306  RISE       1
I__312/I                          ClkMux                         0              2306  RISE       1
I__312/O                          ClkMux                       309              2616  RISE       1
sys_clk_cnt_212__i2_LC_1_8_0/clk  LogicCell40_SEQ_MODE_1000      0              2616  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
sys_clk_cnt_212__i2_LC_1_8_0/lcout  LogicCell40_SEQ_MODE_1000    541              3157   1069  FALL       3
I__258/I                            LocalMux                       0              3157   1884  FALL       1
I__258/O                            LocalMux                     309              3466   1884  FALL       1
I__261/I                            InMux                          0              3466   1884  FALL       1
I__261/O                            InMux                        218              3684   1884  FALL       1
i3_4_lut_LC_2_9_4/in3               LogicCell40_SEQ_MODE_0000      0              3684   1884  FALL       1
i3_4_lut_LC_2_9_4/lcout             LogicCell40_SEQ_MODE_0000    288              3973   1884  FALL       1
I__239/I                            LocalMux                       0              3973   1884  FALL       1
I__239/O                            LocalMux                     309              4282   1884  FALL       1
I__240/I                            InMux                          0              4282   1884  FALL       1
I__240/O                            InMux                        218              4500   1884  FALL       1
present_state_FSM_i1_LC_2_10_4/in3  LogicCell40_SEQ_MODE_1001      0              4500   1884  FALL       1

Capture Clock Path
pin name                            model name                 delay  cumulative delay  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0       PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__291/I                            Odrv12                         0                 0  RISE       1
I__291/O                            Odrv12                       492               492  RISE       1
I__293/I                            Sp12to4                        0               492  RISE       1
I__293/O                            Sp12to4                      429               921  RISE       1
I__295/I                            Span4Mux_v                     0               921  RISE       1
I__295/O                            Span4Mux_v                   352              1273  RISE       1
I__297/I                            Span4Mux_v                     0              1273  RISE       1
I__297/O                            Span4Mux_v                   352              1624  RISE       1
I__301/I                            Span4Mux_v                     0              1624  RISE       1
I__301/O                            Span4Mux_v                   352              1976  RISE       1
I__308/I                            LocalMux                       0              1976  RISE       1
I__308/O                            LocalMux                     330              2306  RISE       1
I__317/I                            ClkMux                         0              2306  RISE       1
I__317/O                            ClkMux                       309              2616  RISE       1
present_state_FSM_i1_LC_2_10_4/clk  LogicCell40_SEQ_MODE_1001      0              2616  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sys_clk_cnt_212__i1_LC_1_8_3/lcout
Path End         : present_state_FSM_i5_LC_1_9_1/in0
Capture Clock    : present_state_FSM_i5_LC_1_9_1/clk
Hold Constraint  : 0p
Path slack       : 1884p

Capture Clock Arrival Time (SPI_MASTER|CLK:R#1)      0
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        2616
- Setup Time                                         0
-----------------------------------------------   ---- 
End-of-path required time (ps)                    2616

Launch Clock Arrival Time (SPI_MASTER|CLK:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        2616
+ Clock To Q                                      541
+ Data Path Delay                                1343
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    4500
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0     PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__291/I                          Odrv12                         0                 0  RISE       1
I__291/O                          Odrv12                       492               492  RISE       1
I__292/I                          Sp12to4                        0               492  RISE       1
I__292/O                          Sp12to4                      429               921  RISE       1
I__294/I                          Span4Mux_v                     0               921  RISE       1
I__294/O                          Span4Mux_v                   352              1273  RISE       1
I__296/I                          Span4Mux_v                     0              1273  RISE       1
I__296/O                          Span4Mux_v                   352              1624  RISE       1
I__299/I                          Span4Mux_v                     0              1624  RISE       1
I__299/O                          Span4Mux_v                   352              1976  RISE       1
I__303/I                          LocalMux                       0              1976  RISE       1
I__303/O                          LocalMux                     330              2306  RISE       1
I__312/I                          ClkMux                         0              2306  RISE       1
I__312/O                          ClkMux                       309              2616  RISE       1
sys_clk_cnt_212__i1_LC_1_8_3/clk  LogicCell40_SEQ_MODE_1000      0              2616  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
sys_clk_cnt_212__i1_LC_1_8_3/lcout  LogicCell40_SEQ_MODE_1000    541              3157   1069  FALL       4
I__268/I                            LocalMux                       0              3157   1884  FALL       1
I__268/O                            LocalMux                     309              3466   1884  FALL       1
I__270/I                            InMux                          0              3466   1884  FALL       1
I__270/O                            InMux                        218              3684   1884  FALL       1
i2_3_lut_adj_4_LC_2_9_1/in3         LogicCell40_SEQ_MODE_0000      0              3684   1884  FALL       1
i2_3_lut_adj_4_LC_2_9_1/lcout       LogicCell40_SEQ_MODE_0000    288              3973   1884  FALL      10
I__345/I                            LocalMux                       0              3973   1884  FALL       1
I__345/O                            LocalMux                     309              4282   1884  FALL       1
I__351/I                            InMux                          0              4282   1884  FALL       1
I__351/O                            InMux                        218              4500   1884  FALL       1
present_state_FSM_i5_LC_1_9_1/in0   LogicCell40_SEQ_MODE_1000      0              4500   1884  FALL       1

Capture Clock Path
pin name                           model name                 delay  cumulative delay  edge  Fanout
---------------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0      PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__291/I                           Odrv12                         0                 0  RISE       1
I__291/O                           Odrv12                       492               492  RISE       1
I__292/I                           Sp12to4                        0               492  RISE       1
I__292/O                           Sp12to4                      429               921  RISE       1
I__294/I                           Span4Mux_v                     0               921  RISE       1
I__294/O                           Span4Mux_v                   352              1273  RISE       1
I__296/I                           Span4Mux_v                     0              1273  RISE       1
I__296/O                           Span4Mux_v                   352              1624  RISE       1
I__300/I                           Span4Mux_v                     0              1624  RISE       1
I__300/O                           Span4Mux_v                   352              1976  RISE       1
I__306/I                           LocalMux                       0              1976  RISE       1
I__306/O                           LocalMux                     330              2306  RISE       1
I__315/I                           ClkMux                         0              2306  RISE       1
I__315/O                           ClkMux                       309              2616  RISE       1
present_state_FSM_i5_LC_1_9_1/clk  LogicCell40_SEQ_MODE_1000      0              2616  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : bit_cnt__i1_LC_2_8_1/lcout
Path End         : present_state_FSM_i4_LC_2_10_2/in0
Capture Clock    : present_state_FSM_i4_LC_2_10_2/clk
Hold Constraint  : 0p
Path slack       : 1884p

Capture Clock Arrival Time (SPI_MASTER|CLK:R#1)      0
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        2616
- Setup Time                                         0
-----------------------------------------------   ---- 
End-of-path required time (ps)                    2616

Launch Clock Arrival Time (SPI_MASTER|CLK:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        2616
+ Clock To Q                                      541
+ Data Path Delay                                1343
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    4500
 
Launch Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__291/I                       Odrv12                         0                 0  RISE       1
I__291/O                       Odrv12                       492               492  RISE       1
I__293/I                       Sp12to4                        0               492  RISE       1
I__293/O                       Sp12to4                      429               921  RISE       1
I__295/I                       Span4Mux_v                     0               921  RISE       1
I__295/O                       Span4Mux_v                   352              1273  RISE       1
I__297/I                       Span4Mux_v                     0              1273  RISE       1
I__297/O                       Span4Mux_v                   352              1624  RISE       1
I__301/I                       Span4Mux_v                     0              1624  RISE       1
I__301/O                       Span4Mux_v                   352              1976  RISE       1
I__307/I                       LocalMux                       0              1976  RISE       1
I__307/O                       LocalMux                     330              2306  RISE       1
I__316/I                       ClkMux                         0              2306  RISE       1
I__316/O                       ClkMux                       309              2616  RISE       1
bit_cnt__i1_LC_2_8_1/clk       LogicCell40_SEQ_MODE_1000      0              2616  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
bit_cnt__i1_LC_2_8_1/lcout          LogicCell40_SEQ_MODE_1000    541              3157   1069  FALL       3
I__274/I                            LocalMux                       0              3157   1884  FALL       1
I__274/O                            LocalMux                     309              3466   1884  FALL       1
I__276/I                            InMux                          0              3466   1884  FALL       1
I__276/O                            InMux                        218              3684   1884  FALL       1
i2_3_lut_adj_3_LC_2_9_3/in3         LogicCell40_SEQ_MODE_0000      0              3684   1884  FALL       1
i2_3_lut_adj_3_LC_2_9_3/lcout       LogicCell40_SEQ_MODE_0000    288              3973   1884  FALL       2
I__251/I                            LocalMux                       0              3973   1884  FALL       1
I__251/O                            LocalMux                     309              4282   1884  FALL       1
I__252/I                            InMux                          0              4282   1884  FALL       1
I__252/O                            InMux                        218              4500   1884  FALL       1
present_state_FSM_i4_LC_2_10_2/in0  LogicCell40_SEQ_MODE_1000      0              4500   1884  FALL       1

Capture Clock Path
pin name                            model name                 delay  cumulative delay  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0       PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__291/I                            Odrv12                         0                 0  RISE       1
I__291/O                            Odrv12                       492               492  RISE       1
I__293/I                            Sp12to4                        0               492  RISE       1
I__293/O                            Sp12to4                      429               921  RISE       1
I__295/I                            Span4Mux_v                     0               921  RISE       1
I__295/O                            Span4Mux_v                   352              1273  RISE       1
I__297/I                            Span4Mux_v                     0              1273  RISE       1
I__297/O                            Span4Mux_v                   352              1624  RISE       1
I__301/I                            Span4Mux_v                     0              1624  RISE       1
I__301/O                            Span4Mux_v                   352              1976  RISE       1
I__308/I                            LocalMux                       0              1976  RISE       1
I__308/O                            LocalMux                     330              2306  RISE       1
I__317/I                            ClkMux                         0              2306  RISE       1
I__317/O                            ClkMux                       309              2616  RISE       1
present_state_FSM_i4_LC_2_10_2/clk  LogicCell40_SEQ_MODE_1000      0              2616  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : present_state_FSM_i1_LC_2_10_4/lcout
Path End         : present_state_FSM_i2_LC_2_10_0/in0
Capture Clock    : present_state_FSM_i2_LC_2_10_0/clk
Hold Constraint  : 0p
Path slack       : 1884p

Capture Clock Arrival Time (SPI_MASTER|CLK:R#1)      0
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        2616
- Setup Time                                         0
-----------------------------------------------   ---- 
End-of-path required time (ps)                    2616

Launch Clock Arrival Time (SPI_MASTER|CLK:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        2616
+ Clock To Q                                      541
+ Data Path Delay                                1343
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    4500
 
Launch Clock Path
pin name                            model name                 delay  cumulative delay  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0       PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__291/I                            Odrv12                         0                 0  RISE       1
I__291/O                            Odrv12                       492               492  RISE       1
I__293/I                            Sp12to4                        0               492  RISE       1
I__293/O                            Sp12to4                      429               921  RISE       1
I__295/I                            Span4Mux_v                     0               921  RISE       1
I__295/O                            Span4Mux_v                   352              1273  RISE       1
I__297/I                            Span4Mux_v                     0              1273  RISE       1
I__297/O                            Span4Mux_v                   352              1624  RISE       1
I__301/I                            Span4Mux_v                     0              1624  RISE       1
I__301/O                            Span4Mux_v                   352              1976  RISE       1
I__308/I                            LocalMux                       0              1976  RISE       1
I__308/O                            LocalMux                     330              2306  RISE       1
I__317/I                            ClkMux                         0              2306  RISE       1
I__317/O                            ClkMux                       309              2616  RISE       1
present_state_FSM_i1_LC_2_10_4/clk  LogicCell40_SEQ_MODE_1001      0              2616  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
present_state_FSM_i1_LC_2_10_4/lcout  LogicCell40_SEQ_MODE_1001    541              3157   1069  FALL       5
I__213/I                              LocalMux                       0              3157   1069  FALL       1
I__213/O                              LocalMux                     309              3466   1069  FALL       1
I__216/I                              InMux                          0              3466   1884  FALL       1
I__216/O                              InMux                        218              3684   1884  FALL       1
READY_I_0_2_lut_LC_2_10_5/in3         LogicCell40_SEQ_MODE_0000      0              3684   1884  FALL       1
READY_I_0_2_lut_LC_2_10_5/lcout       LogicCell40_SEQ_MODE_0000    288              3973   1884  FALL       9
I__202/I                              LocalMux                       0              3973   1884  FALL       1
I__202/O                              LocalMux                     309              4282   1884  FALL       1
I__204/I                              InMux                          0              4282   1884  FALL       1
I__204/O                              InMux                        218              4500   1884  FALL       1
present_state_FSM_i2_LC_2_10_0/in0    LogicCell40_SEQ_MODE_1000      0              4500   1884  FALL       1

Capture Clock Path
pin name                            model name                 delay  cumulative delay  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0       PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__291/I                            Odrv12                         0                 0  RISE       1
I__291/O                            Odrv12                       492               492  RISE       1
I__293/I                            Sp12to4                        0               492  RISE       1
I__293/O                            Sp12to4                      429               921  RISE       1
I__295/I                            Span4Mux_v                     0               921  RISE       1
I__295/O                            Span4Mux_v                   352              1273  RISE       1
I__297/I                            Span4Mux_v                     0              1273  RISE       1
I__297/O                            Span4Mux_v                   352              1624  RISE       1
I__301/I                            Span4Mux_v                     0              1624  RISE       1
I__301/O                            Span4Mux_v                   352              1976  RISE       1
I__308/I                            LocalMux                       0              1976  RISE       1
I__308/O                            LocalMux                     330              2306  RISE       1
I__317/I                            ClkMux                         0              2306  RISE       1
I__317/O                            ClkMux                       309              2616  RISE       1
present_state_FSM_i2_LC_2_10_0/clk  LogicCell40_SEQ_MODE_1000      0              2616  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : present_state_FSM_i1_LC_2_10_4/lcout
Path End         : shreg_i0_LC_1_10_0/in3
Capture Clock    : shreg_i0_LC_1_10_0/clk
Hold Constraint  : 0p
Path slack       : 1884p

Capture Clock Arrival Time (SPI_MASTER|CLK:R#1)      0
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        2616
- Setup Time                                         0
-----------------------------------------------   ---- 
End-of-path required time (ps)                    2616

Launch Clock Arrival Time (SPI_MASTER|CLK:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        2616
+ Clock To Q                                      541
+ Data Path Delay                                1343
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    4500
 
Launch Clock Path
pin name                            model name                 delay  cumulative delay  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0       PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__291/I                            Odrv12                         0                 0  RISE       1
I__291/O                            Odrv12                       492               492  RISE       1
I__293/I                            Sp12to4                        0               492  RISE       1
I__293/O                            Sp12to4                      429               921  RISE       1
I__295/I                            Span4Mux_v                     0               921  RISE       1
I__295/O                            Span4Mux_v                   352              1273  RISE       1
I__297/I                            Span4Mux_v                     0              1273  RISE       1
I__297/O                            Span4Mux_v                   352              1624  RISE       1
I__301/I                            Span4Mux_v                     0              1624  RISE       1
I__301/O                            Span4Mux_v                   352              1976  RISE       1
I__308/I                            LocalMux                       0              1976  RISE       1
I__308/O                            LocalMux                     330              2306  RISE       1
I__317/I                            ClkMux                         0              2306  RISE       1
I__317/O                            ClkMux                       309              2616  RISE       1
present_state_FSM_i1_LC_2_10_4/clk  LogicCell40_SEQ_MODE_1001      0              2616  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
present_state_FSM_i1_LC_2_10_4/lcout  LogicCell40_SEQ_MODE_1001    541              3157   1069  FALL       5
I__213/I                              LocalMux                       0              3157   1069  FALL       1
I__213/O                              LocalMux                     309              3466   1069  FALL       1
I__216/I                              InMux                          0              3466   1884  FALL       1
I__216/O                              InMux                        218              3684   1884  FALL       1
READY_I_0_2_lut_LC_2_10_5/in3         LogicCell40_SEQ_MODE_0000      0              3684   1884  FALL       1
READY_I_0_2_lut_LC_2_10_5/lcout       LogicCell40_SEQ_MODE_0000    288              3973   1884  FALL       9
I__203/I                              LocalMux                       0              3973   1884  FALL       1
I__203/O                              LocalMux                     309              4282   1884  FALL       1
I__205/I                              InMux                          0              4282   1884  FALL       1
I__205/O                              InMux                        218              4500   1884  FALL       1
shreg_i0_LC_1_10_0/in3                LogicCell40_SEQ_MODE_1000      0              4500   1884  FALL       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__291/I                       Odrv12                         0                 0  RISE       1
I__291/O                       Odrv12                       492               492  RISE       1
I__292/I                       Sp12to4                        0               492  RISE       1
I__292/O                       Sp12to4                      429               921  RISE       1
I__294/I                       Span4Mux_v                     0               921  RISE       1
I__294/O                       Span4Mux_v                   352              1273  RISE       1
I__296/I                       Span4Mux_v                     0              1273  RISE       1
I__296/O                       Span4Mux_v                   352              1624  RISE       1
I__299/I                       Span4Mux_v                     0              1624  RISE       1
I__299/O                       Span4Mux_v                   352              1976  RISE       1
I__304/I                       LocalMux                       0              1976  RISE       1
I__304/O                       LocalMux                     330              2306  RISE       1
I__313/I                       ClkMux                         0              2306  RISE       1
I__313/O                       ClkMux                       309              2616  RISE       1
shreg_i0_LC_1_10_0/clk         LogicCell40_SEQ_MODE_1000      0              2616  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sys_clk_cnt_212__i1_LC_1_8_3/lcout
Path End         : present_state_FSM_i4_LC_2_10_2/in1
Capture Clock    : present_state_FSM_i4_LC_2_10_2/clk
Hold Constraint  : 0p
Path slack       : 1884p

Capture Clock Arrival Time (SPI_MASTER|CLK:R#1)      0
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        2616
- Setup Time                                         0
-----------------------------------------------   ---- 
End-of-path required time (ps)                    2616

Launch Clock Arrival Time (SPI_MASTER|CLK:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        2616
+ Clock To Q                                      541
+ Data Path Delay                                1343
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    4500
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0     PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__291/I                          Odrv12                         0                 0  RISE       1
I__291/O                          Odrv12                       492               492  RISE       1
I__292/I                          Sp12to4                        0               492  RISE       1
I__292/O                          Sp12to4                      429               921  RISE       1
I__294/I                          Span4Mux_v                     0               921  RISE       1
I__294/O                          Span4Mux_v                   352              1273  RISE       1
I__296/I                          Span4Mux_v                     0              1273  RISE       1
I__296/O                          Span4Mux_v                   352              1624  RISE       1
I__299/I                          Span4Mux_v                     0              1624  RISE       1
I__299/O                          Span4Mux_v                   352              1976  RISE       1
I__303/I                          LocalMux                       0              1976  RISE       1
I__303/O                          LocalMux                     330              2306  RISE       1
I__312/I                          ClkMux                         0              2306  RISE       1
I__312/O                          ClkMux                       309              2616  RISE       1
sys_clk_cnt_212__i1_LC_1_8_3/clk  LogicCell40_SEQ_MODE_1000      0              2616  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
sys_clk_cnt_212__i1_LC_1_8_3/lcout  LogicCell40_SEQ_MODE_1000    541              3157   1069  FALL       4
I__268/I                            LocalMux                       0              3157   1884  FALL       1
I__268/O                            LocalMux                     309              3466   1884  FALL       1
I__270/I                            InMux                          0              3466   1884  FALL       1
I__270/O                            InMux                        218              3684   1884  FALL       1
i2_3_lut_adj_4_LC_2_9_1/in3         LogicCell40_SEQ_MODE_0000      0              3684   1884  FALL       1
i2_3_lut_adj_4_LC_2_9_1/lcout       LogicCell40_SEQ_MODE_0000    288              3973   1884  FALL      10
I__347/I                            LocalMux                       0              3973   1884  FALL       1
I__347/O                            LocalMux                     309              4282   1884  FALL       1
I__355/I                            InMux                          0              4282   1884  FALL       1
I__355/O                            InMux                        218              4500   1884  FALL       1
present_state_FSM_i4_LC_2_10_2/in1  LogicCell40_SEQ_MODE_1000      0              4500   1884  FALL       1

Capture Clock Path
pin name                            model name                 delay  cumulative delay  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0       PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__291/I                            Odrv12                         0                 0  RISE       1
I__291/O                            Odrv12                       492               492  RISE       1
I__293/I                            Sp12to4                        0               492  RISE       1
I__293/O                            Sp12to4                      429               921  RISE       1
I__295/I                            Span4Mux_v                     0               921  RISE       1
I__295/O                            Span4Mux_v                   352              1273  RISE       1
I__297/I                            Span4Mux_v                     0              1273  RISE       1
I__297/O                            Span4Mux_v                   352              1624  RISE       1
I__301/I                            Span4Mux_v                     0              1624  RISE       1
I__301/O                            Span4Mux_v                   352              1976  RISE       1
I__308/I                            LocalMux                       0              1976  RISE       1
I__308/O                            LocalMux                     330              2306  RISE       1
I__317/I                            ClkMux                         0              2306  RISE       1
I__317/O                            ClkMux                       309              2616  RISE       1
present_state_FSM_i4_LC_2_10_2/clk  LogicCell40_SEQ_MODE_1000      0              2616  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sys_clk_cnt_212__i1_LC_1_8_3/lcout
Path End         : spi_clk_79_LC_3_10_0/in3
Capture Clock    : spi_clk_79_LC_3_10_0/clk
Hold Constraint  : 0p
Path slack       : 1884p

Capture Clock Arrival Time (SPI_MASTER|CLK:R#1)      0
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        2616
- Setup Time                                         0
-----------------------------------------------   ---- 
End-of-path required time (ps)                    2616

Launch Clock Arrival Time (SPI_MASTER|CLK:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        2616
+ Clock To Q                                      541
+ Data Path Delay                                1343
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    4500
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0     PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__291/I                          Odrv12                         0                 0  RISE       1
I__291/O                          Odrv12                       492               492  RISE       1
I__292/I                          Sp12to4                        0               492  RISE       1
I__292/O                          Sp12to4                      429               921  RISE       1
I__294/I                          Span4Mux_v                     0               921  RISE       1
I__294/O                          Span4Mux_v                   352              1273  RISE       1
I__296/I                          Span4Mux_v                     0              1273  RISE       1
I__296/O                          Span4Mux_v                   352              1624  RISE       1
I__299/I                          Span4Mux_v                     0              1624  RISE       1
I__299/O                          Span4Mux_v                   352              1976  RISE       1
I__303/I                          LocalMux                       0              1976  RISE       1
I__303/O                          LocalMux                     330              2306  RISE       1
I__312/I                          ClkMux                         0              2306  RISE       1
I__312/O                          ClkMux                       309              2616  RISE       1
sys_clk_cnt_212__i1_LC_1_8_3/clk  LogicCell40_SEQ_MODE_1000      0              2616  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
sys_clk_cnt_212__i1_LC_1_8_3/lcout  LogicCell40_SEQ_MODE_1000    541              3157   1069  FALL       4
I__268/I                            LocalMux                       0              3157   1884  FALL       1
I__268/O                            LocalMux                     309              3466   1884  FALL       1
I__270/I                            InMux                          0              3466   1884  FALL       1
I__270/O                            InMux                        218              3684   1884  FALL       1
i2_3_lut_adj_4_LC_2_9_1/in3         LogicCell40_SEQ_MODE_0000      0              3684   1884  FALL       1
i2_3_lut_adj_4_LC_2_9_1/lcout       LogicCell40_SEQ_MODE_0000    288              3973   1884  FALL      10
I__348/I                            LocalMux                       0              3973   1884  FALL       1
I__348/O                            LocalMux                     309              4282   1884  FALL       1
I__356/I                            InMux                          0              4282   1884  FALL       1
I__356/O                            InMux                        218              4500   1884  FALL       1
spi_clk_79_LC_3_10_0/in3            LogicCell40_SEQ_MODE_1000      0              4500   1884  FALL       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__291/I                       Odrv12                         0                 0  RISE       1
I__291/O                       Odrv12                       492               492  RISE       1
I__293/I                       Sp12to4                        0               492  RISE       1
I__293/O                       Sp12to4                      429               921  RISE       1
I__295/I                       Span4Mux_v                     0               921  RISE       1
I__295/O                       Span4Mux_v                   352              1273  RISE       1
I__297/I                       Span4Mux_v                     0              1273  RISE       1
I__297/O                       Span4Mux_v                   352              1624  RISE       1
I__301/I                       Span4Mux_v                     0              1624  RISE       1
I__301/O                       Span4Mux_v                   352              1976  RISE       1
I__309/I                       LocalMux                       0              1976  RISE       1
I__309/O                       LocalMux                     330              2306  RISE       1
I__318/I                       ClkMux                         0              2306  RISE       1
I__318/O                       ClkMux                       309              2616  RISE       1
spi_clk_79_LC_3_10_0/clk       LogicCell40_SEQ_MODE_1000      0              2616  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : present_state_FSM_i1_LC_2_10_4/lcout
Path End         : shreg_i1_LC_1_10_1/in0
Capture Clock    : shreg_i1_LC_1_10_1/clk
Hold Constraint  : 0p
Path slack       : 1884p

Capture Clock Arrival Time (SPI_MASTER|CLK:R#1)      0
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        2616
- Setup Time                                         0
-----------------------------------------------   ---- 
End-of-path required time (ps)                    2616

Launch Clock Arrival Time (SPI_MASTER|CLK:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        2616
+ Clock To Q                                      541
+ Data Path Delay                                1343
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    4500
 
Launch Clock Path
pin name                            model name                 delay  cumulative delay  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0       PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__291/I                            Odrv12                         0                 0  RISE       1
I__291/O                            Odrv12                       492               492  RISE       1
I__293/I                            Sp12to4                        0               492  RISE       1
I__293/O                            Sp12to4                      429               921  RISE       1
I__295/I                            Span4Mux_v                     0               921  RISE       1
I__295/O                            Span4Mux_v                   352              1273  RISE       1
I__297/I                            Span4Mux_v                     0              1273  RISE       1
I__297/O                            Span4Mux_v                   352              1624  RISE       1
I__301/I                            Span4Mux_v                     0              1624  RISE       1
I__301/O                            Span4Mux_v                   352              1976  RISE       1
I__308/I                            LocalMux                       0              1976  RISE       1
I__308/O                            LocalMux                     330              2306  RISE       1
I__317/I                            ClkMux                         0              2306  RISE       1
I__317/O                            ClkMux                       309              2616  RISE       1
present_state_FSM_i1_LC_2_10_4/clk  LogicCell40_SEQ_MODE_1001      0              2616  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
present_state_FSM_i1_LC_2_10_4/lcout  LogicCell40_SEQ_MODE_1001    541              3157   1069  FALL       5
I__213/I                              LocalMux                       0              3157   1069  FALL       1
I__213/O                              LocalMux                     309              3466   1069  FALL       1
I__216/I                              InMux                          0              3466   1884  FALL       1
I__216/O                              InMux                        218              3684   1884  FALL       1
READY_I_0_2_lut_LC_2_10_5/in3         LogicCell40_SEQ_MODE_0000      0              3684   1884  FALL       1
READY_I_0_2_lut_LC_2_10_5/lcout       LogicCell40_SEQ_MODE_0000    288              3973   1884  FALL       9
I__203/I                              LocalMux                       0              3973   1884  FALL       1
I__203/O                              LocalMux                     309              4282   1884  FALL       1
I__206/I                              InMux                          0              4282   1884  FALL       1
I__206/O                              InMux                        218              4500   1884  FALL       1
shreg_i1_LC_1_10_1/in0                LogicCell40_SEQ_MODE_1000      0              4500   1884  FALL       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__291/I                       Odrv12                         0                 0  RISE       1
I__291/O                       Odrv12                       492               492  RISE       1
I__292/I                       Sp12to4                        0               492  RISE       1
I__292/O                       Sp12to4                      429               921  RISE       1
I__294/I                       Span4Mux_v                     0               921  RISE       1
I__294/O                       Span4Mux_v                   352              1273  RISE       1
I__296/I                       Span4Mux_v                     0              1273  RISE       1
I__296/O                       Span4Mux_v                   352              1624  RISE       1
I__299/I                       Span4Mux_v                     0              1624  RISE       1
I__299/O                       Span4Mux_v                   352              1976  RISE       1
I__304/I                       LocalMux                       0              1976  RISE       1
I__304/O                       LocalMux                     330              2306  RISE       1
I__313/I                       ClkMux                         0              2306  RISE       1
I__313/O                       ClkMux                       309              2616  RISE       1
shreg_i1_LC_1_10_1/clk         LogicCell40_SEQ_MODE_1000      0              2616  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : present_state_FSM_i1_LC_2_10_4/lcout
Path End         : shreg_i2_LC_1_10_2/in3
Capture Clock    : shreg_i2_LC_1_10_2/clk
Hold Constraint  : 0p
Path slack       : 1884p

Capture Clock Arrival Time (SPI_MASTER|CLK:R#1)      0
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        2616
- Setup Time                                         0
-----------------------------------------------   ---- 
End-of-path required time (ps)                    2616

Launch Clock Arrival Time (SPI_MASTER|CLK:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        2616
+ Clock To Q                                      541
+ Data Path Delay                                1343
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    4500
 
Launch Clock Path
pin name                            model name                 delay  cumulative delay  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0       PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__291/I                            Odrv12                         0                 0  RISE       1
I__291/O                            Odrv12                       492               492  RISE       1
I__293/I                            Sp12to4                        0               492  RISE       1
I__293/O                            Sp12to4                      429               921  RISE       1
I__295/I                            Span4Mux_v                     0               921  RISE       1
I__295/O                            Span4Mux_v                   352              1273  RISE       1
I__297/I                            Span4Mux_v                     0              1273  RISE       1
I__297/O                            Span4Mux_v                   352              1624  RISE       1
I__301/I                            Span4Mux_v                     0              1624  RISE       1
I__301/O                            Span4Mux_v                   352              1976  RISE       1
I__308/I                            LocalMux                       0              1976  RISE       1
I__308/O                            LocalMux                     330              2306  RISE       1
I__317/I                            ClkMux                         0              2306  RISE       1
I__317/O                            ClkMux                       309              2616  RISE       1
present_state_FSM_i1_LC_2_10_4/clk  LogicCell40_SEQ_MODE_1001      0              2616  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
present_state_FSM_i1_LC_2_10_4/lcout  LogicCell40_SEQ_MODE_1001    541              3157   1069  FALL       5
I__213/I                              LocalMux                       0              3157   1069  FALL       1
I__213/O                              LocalMux                     309              3466   1069  FALL       1
I__216/I                              InMux                          0              3466   1884  FALL       1
I__216/O                              InMux                        218              3684   1884  FALL       1
READY_I_0_2_lut_LC_2_10_5/in3         LogicCell40_SEQ_MODE_0000      0              3684   1884  FALL       1
READY_I_0_2_lut_LC_2_10_5/lcout       LogicCell40_SEQ_MODE_0000    288              3973   1884  FALL       9
I__203/I                              LocalMux                       0              3973   1884  FALL       1
I__203/O                              LocalMux                     309              4282   1884  FALL       1
I__207/I                              InMux                          0              4282   1884  FALL       1
I__207/O                              InMux                        218              4500   1884  FALL       1
shreg_i2_LC_1_10_2/in3                LogicCell40_SEQ_MODE_1000      0              4500   1884  FALL       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__291/I                       Odrv12                         0                 0  RISE       1
I__291/O                       Odrv12                       492               492  RISE       1
I__292/I                       Sp12to4                        0               492  RISE       1
I__292/O                       Sp12to4                      429               921  RISE       1
I__294/I                       Span4Mux_v                     0               921  RISE       1
I__294/O                       Span4Mux_v                   352              1273  RISE       1
I__296/I                       Span4Mux_v                     0              1273  RISE       1
I__296/O                       Span4Mux_v                   352              1624  RISE       1
I__299/I                       Span4Mux_v                     0              1624  RISE       1
I__299/O                       Span4Mux_v                   352              1976  RISE       1
I__304/I                       LocalMux                       0              1976  RISE       1
I__304/O                       LocalMux                     330              2306  RISE       1
I__313/I                       ClkMux                         0              2306  RISE       1
I__313/O                       ClkMux                       309              2616  RISE       1
shreg_i2_LC_1_10_2/clk         LogicCell40_SEQ_MODE_1000      0              2616  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : present_state_FSM_i1_LC_2_10_4/lcout
Path End         : shreg_i3_LC_1_10_3/in0
Capture Clock    : shreg_i3_LC_1_10_3/clk
Hold Constraint  : 0p
Path slack       : 1884p

Capture Clock Arrival Time (SPI_MASTER|CLK:R#1)      0
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        2616
- Setup Time                                         0
-----------------------------------------------   ---- 
End-of-path required time (ps)                    2616

Launch Clock Arrival Time (SPI_MASTER|CLK:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        2616
+ Clock To Q                                      541
+ Data Path Delay                                1343
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    4500
 
Launch Clock Path
pin name                            model name                 delay  cumulative delay  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0       PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__291/I                            Odrv12                         0                 0  RISE       1
I__291/O                            Odrv12                       492               492  RISE       1
I__293/I                            Sp12to4                        0               492  RISE       1
I__293/O                            Sp12to4                      429               921  RISE       1
I__295/I                            Span4Mux_v                     0               921  RISE       1
I__295/O                            Span4Mux_v                   352              1273  RISE       1
I__297/I                            Span4Mux_v                     0              1273  RISE       1
I__297/O                            Span4Mux_v                   352              1624  RISE       1
I__301/I                            Span4Mux_v                     0              1624  RISE       1
I__301/O                            Span4Mux_v                   352              1976  RISE       1
I__308/I                            LocalMux                       0              1976  RISE       1
I__308/O                            LocalMux                     330              2306  RISE       1
I__317/I                            ClkMux                         0              2306  RISE       1
I__317/O                            ClkMux                       309              2616  RISE       1
present_state_FSM_i1_LC_2_10_4/clk  LogicCell40_SEQ_MODE_1001      0              2616  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
present_state_FSM_i1_LC_2_10_4/lcout  LogicCell40_SEQ_MODE_1001    541              3157   1069  FALL       5
I__213/I                              LocalMux                       0              3157   1069  FALL       1
I__213/O                              LocalMux                     309              3466   1069  FALL       1
I__216/I                              InMux                          0              3466   1884  FALL       1
I__216/O                              InMux                        218              3684   1884  FALL       1
READY_I_0_2_lut_LC_2_10_5/in3         LogicCell40_SEQ_MODE_0000      0              3684   1884  FALL       1
READY_I_0_2_lut_LC_2_10_5/lcout       LogicCell40_SEQ_MODE_0000    288              3973   1884  FALL       9
I__203/I                              LocalMux                       0              3973   1884  FALL       1
I__203/O                              LocalMux                     309              4282   1884  FALL       1
I__208/I                              InMux                          0              4282   1884  FALL       1
I__208/O                              InMux                        218              4500   1884  FALL       1
shreg_i3_LC_1_10_3/in0                LogicCell40_SEQ_MODE_1000      0              4500   1884  FALL       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__291/I                       Odrv12                         0                 0  RISE       1
I__291/O                       Odrv12                       492               492  RISE       1
I__292/I                       Sp12to4                        0               492  RISE       1
I__292/O                       Sp12to4                      429               921  RISE       1
I__294/I                       Span4Mux_v                     0               921  RISE       1
I__294/O                       Span4Mux_v                   352              1273  RISE       1
I__296/I                       Span4Mux_v                     0              1273  RISE       1
I__296/O                       Span4Mux_v                   352              1624  RISE       1
I__299/I                       Span4Mux_v                     0              1624  RISE       1
I__299/O                       Span4Mux_v                   352              1976  RISE       1
I__304/I                       LocalMux                       0              1976  RISE       1
I__304/O                       LocalMux                     330              2306  RISE       1
I__313/I                       ClkMux                         0              2306  RISE       1
I__313/O                       ClkMux                       309              2616  RISE       1
shreg_i3_LC_1_10_3/clk         LogicCell40_SEQ_MODE_1000      0              2616  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : present_state_FSM_i1_LC_2_10_4/lcout
Path End         : shreg_i4_LC_1_10_4/in3
Capture Clock    : shreg_i4_LC_1_10_4/clk
Hold Constraint  : 0p
Path slack       : 1884p

Capture Clock Arrival Time (SPI_MASTER|CLK:R#1)      0
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        2616
- Setup Time                                         0
-----------------------------------------------   ---- 
End-of-path required time (ps)                    2616

Launch Clock Arrival Time (SPI_MASTER|CLK:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        2616
+ Clock To Q                                      541
+ Data Path Delay                                1343
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    4500
 
Launch Clock Path
pin name                            model name                 delay  cumulative delay  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0       PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__291/I                            Odrv12                         0                 0  RISE       1
I__291/O                            Odrv12                       492               492  RISE       1
I__293/I                            Sp12to4                        0               492  RISE       1
I__293/O                            Sp12to4                      429               921  RISE       1
I__295/I                            Span4Mux_v                     0               921  RISE       1
I__295/O                            Span4Mux_v                   352              1273  RISE       1
I__297/I                            Span4Mux_v                     0              1273  RISE       1
I__297/O                            Span4Mux_v                   352              1624  RISE       1
I__301/I                            Span4Mux_v                     0              1624  RISE       1
I__301/O                            Span4Mux_v                   352              1976  RISE       1
I__308/I                            LocalMux                       0              1976  RISE       1
I__308/O                            LocalMux                     330              2306  RISE       1
I__317/I                            ClkMux                         0              2306  RISE       1
I__317/O                            ClkMux                       309              2616  RISE       1
present_state_FSM_i1_LC_2_10_4/clk  LogicCell40_SEQ_MODE_1001      0              2616  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
present_state_FSM_i1_LC_2_10_4/lcout  LogicCell40_SEQ_MODE_1001    541              3157   1069  FALL       5
I__213/I                              LocalMux                       0              3157   1069  FALL       1
I__213/O                              LocalMux                     309              3466   1069  FALL       1
I__216/I                              InMux                          0              3466   1884  FALL       1
I__216/O                              InMux                        218              3684   1884  FALL       1
READY_I_0_2_lut_LC_2_10_5/in3         LogicCell40_SEQ_MODE_0000      0              3684   1884  FALL       1
READY_I_0_2_lut_LC_2_10_5/lcout       LogicCell40_SEQ_MODE_0000    288              3973   1884  FALL       9
I__203/I                              LocalMux                       0              3973   1884  FALL       1
I__203/O                              LocalMux                     309              4282   1884  FALL       1
I__209/I                              InMux                          0              4282   1884  FALL       1
I__209/O                              InMux                        218              4500   1884  FALL       1
shreg_i4_LC_1_10_4/in3                LogicCell40_SEQ_MODE_1000      0              4500   1884  FALL       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__291/I                       Odrv12                         0                 0  RISE       1
I__291/O                       Odrv12                       492               492  RISE       1
I__292/I                       Sp12to4                        0               492  RISE       1
I__292/O                       Sp12to4                      429               921  RISE       1
I__294/I                       Span4Mux_v                     0               921  RISE       1
I__294/O                       Span4Mux_v                   352              1273  RISE       1
I__296/I                       Span4Mux_v                     0              1273  RISE       1
I__296/O                       Span4Mux_v                   352              1624  RISE       1
I__299/I                       Span4Mux_v                     0              1624  RISE       1
I__299/O                       Span4Mux_v                   352              1976  RISE       1
I__304/I                       LocalMux                       0              1976  RISE       1
I__304/O                       LocalMux                     330              2306  RISE       1
I__313/I                       ClkMux                         0              2306  RISE       1
I__313/O                       ClkMux                       309              2616  RISE       1
shreg_i4_LC_1_10_4/clk         LogicCell40_SEQ_MODE_1000      0              2616  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : present_state_FSM_i1_LC_2_10_4/lcout
Path End         : shreg_i5_LC_1_10_5/in0
Capture Clock    : shreg_i5_LC_1_10_5/clk
Hold Constraint  : 0p
Path slack       : 1884p

Capture Clock Arrival Time (SPI_MASTER|CLK:R#1)      0
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        2616
- Setup Time                                         0
-----------------------------------------------   ---- 
End-of-path required time (ps)                    2616

Launch Clock Arrival Time (SPI_MASTER|CLK:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        2616
+ Clock To Q                                      541
+ Data Path Delay                                1343
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    4500
 
Launch Clock Path
pin name                            model name                 delay  cumulative delay  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0       PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__291/I                            Odrv12                         0                 0  RISE       1
I__291/O                            Odrv12                       492               492  RISE       1
I__293/I                            Sp12to4                        0               492  RISE       1
I__293/O                            Sp12to4                      429               921  RISE       1
I__295/I                            Span4Mux_v                     0               921  RISE       1
I__295/O                            Span4Mux_v                   352              1273  RISE       1
I__297/I                            Span4Mux_v                     0              1273  RISE       1
I__297/O                            Span4Mux_v                   352              1624  RISE       1
I__301/I                            Span4Mux_v                     0              1624  RISE       1
I__301/O                            Span4Mux_v                   352              1976  RISE       1
I__308/I                            LocalMux                       0              1976  RISE       1
I__308/O                            LocalMux                     330              2306  RISE       1
I__317/I                            ClkMux                         0              2306  RISE       1
I__317/O                            ClkMux                       309              2616  RISE       1
present_state_FSM_i1_LC_2_10_4/clk  LogicCell40_SEQ_MODE_1001      0              2616  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
present_state_FSM_i1_LC_2_10_4/lcout  LogicCell40_SEQ_MODE_1001    541              3157   1069  FALL       5
I__213/I                              LocalMux                       0              3157   1069  FALL       1
I__213/O                              LocalMux                     309              3466   1069  FALL       1
I__216/I                              InMux                          0              3466   1884  FALL       1
I__216/O                              InMux                        218              3684   1884  FALL       1
READY_I_0_2_lut_LC_2_10_5/in3         LogicCell40_SEQ_MODE_0000      0              3684   1884  FALL       1
READY_I_0_2_lut_LC_2_10_5/lcout       LogicCell40_SEQ_MODE_0000    288              3973   1884  FALL       9
I__203/I                              LocalMux                       0              3973   1884  FALL       1
I__203/O                              LocalMux                     309              4282   1884  FALL       1
I__210/I                              InMux                          0              4282   1884  FALL       1
I__210/O                              InMux                        218              4500   1884  FALL       1
shreg_i5_LC_1_10_5/in0                LogicCell40_SEQ_MODE_1000      0              4500   1884  FALL       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__291/I                       Odrv12                         0                 0  RISE       1
I__291/O                       Odrv12                       492               492  RISE       1
I__292/I                       Sp12to4                        0               492  RISE       1
I__292/O                       Sp12to4                      429               921  RISE       1
I__294/I                       Span4Mux_v                     0               921  RISE       1
I__294/O                       Span4Mux_v                   352              1273  RISE       1
I__296/I                       Span4Mux_v                     0              1273  RISE       1
I__296/O                       Span4Mux_v                   352              1624  RISE       1
I__299/I                       Span4Mux_v                     0              1624  RISE       1
I__299/O                       Span4Mux_v                   352              1976  RISE       1
I__304/I                       LocalMux                       0              1976  RISE       1
I__304/O                       LocalMux                     330              2306  RISE       1
I__313/I                       ClkMux                         0              2306  RISE       1
I__313/O                       ClkMux                       309              2616  RISE       1
shreg_i5_LC_1_10_5/clk         LogicCell40_SEQ_MODE_1000      0              2616  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : present_state_FSM_i1_LC_2_10_4/lcout
Path End         : shreg_i6_LC_1_10_6/in3
Capture Clock    : shreg_i6_LC_1_10_6/clk
Hold Constraint  : 0p
Path slack       : 1884p

Capture Clock Arrival Time (SPI_MASTER|CLK:R#1)      0
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        2616
- Setup Time                                         0
-----------------------------------------------   ---- 
End-of-path required time (ps)                    2616

Launch Clock Arrival Time (SPI_MASTER|CLK:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        2616
+ Clock To Q                                      541
+ Data Path Delay                                1343
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    4500
 
Launch Clock Path
pin name                            model name                 delay  cumulative delay  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0       PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__291/I                            Odrv12                         0                 0  RISE       1
I__291/O                            Odrv12                       492               492  RISE       1
I__293/I                            Sp12to4                        0               492  RISE       1
I__293/O                            Sp12to4                      429               921  RISE       1
I__295/I                            Span4Mux_v                     0               921  RISE       1
I__295/O                            Span4Mux_v                   352              1273  RISE       1
I__297/I                            Span4Mux_v                     0              1273  RISE       1
I__297/O                            Span4Mux_v                   352              1624  RISE       1
I__301/I                            Span4Mux_v                     0              1624  RISE       1
I__301/O                            Span4Mux_v                   352              1976  RISE       1
I__308/I                            LocalMux                       0              1976  RISE       1
I__308/O                            LocalMux                     330              2306  RISE       1
I__317/I                            ClkMux                         0              2306  RISE       1
I__317/O                            ClkMux                       309              2616  RISE       1
present_state_FSM_i1_LC_2_10_4/clk  LogicCell40_SEQ_MODE_1001      0              2616  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
present_state_FSM_i1_LC_2_10_4/lcout  LogicCell40_SEQ_MODE_1001    541              3157   1069  FALL       5
I__213/I                              LocalMux                       0              3157   1069  FALL       1
I__213/O                              LocalMux                     309              3466   1069  FALL       1
I__216/I                              InMux                          0              3466   1884  FALL       1
I__216/O                              InMux                        218              3684   1884  FALL       1
READY_I_0_2_lut_LC_2_10_5/in3         LogicCell40_SEQ_MODE_0000      0              3684   1884  FALL       1
READY_I_0_2_lut_LC_2_10_5/lcout       LogicCell40_SEQ_MODE_0000    288              3973   1884  FALL       9
I__203/I                              LocalMux                       0              3973   1884  FALL       1
I__203/O                              LocalMux                     309              4282   1884  FALL       1
I__211/I                              InMux                          0              4282   1884  FALL       1
I__211/O                              InMux                        218              4500   1884  FALL       1
shreg_i6_LC_1_10_6/in3                LogicCell40_SEQ_MODE_1000      0              4500   1884  FALL       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__291/I                       Odrv12                         0                 0  RISE       1
I__291/O                       Odrv12                       492               492  RISE       1
I__292/I                       Sp12to4                        0               492  RISE       1
I__292/O                       Sp12to4                      429               921  RISE       1
I__294/I                       Span4Mux_v                     0               921  RISE       1
I__294/O                       Span4Mux_v                   352              1273  RISE       1
I__296/I                       Span4Mux_v                     0              1273  RISE       1
I__296/O                       Span4Mux_v                   352              1624  RISE       1
I__299/I                       Span4Mux_v                     0              1624  RISE       1
I__299/O                       Span4Mux_v                   352              1976  RISE       1
I__304/I                       LocalMux                       0              1976  RISE       1
I__304/O                       LocalMux                     330              2306  RISE       1
I__313/I                       ClkMux                         0              2306  RISE       1
I__313/O                       ClkMux                       309              2616  RISE       1
shreg_i6_LC_1_10_6/clk         LogicCell40_SEQ_MODE_1000      0              2616  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : present_state_FSM_i1_LC_2_10_4/lcout
Path End         : shreg_i7_LC_1_10_7/in0
Capture Clock    : shreg_i7_LC_1_10_7/clk
Hold Constraint  : 0p
Path slack       : 1884p

Capture Clock Arrival Time (SPI_MASTER|CLK:R#1)      0
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        2616
- Setup Time                                         0
-----------------------------------------------   ---- 
End-of-path required time (ps)                    2616

Launch Clock Arrival Time (SPI_MASTER|CLK:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        2616
+ Clock To Q                                      541
+ Data Path Delay                                1343
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    4500
 
Launch Clock Path
pin name                            model name                 delay  cumulative delay  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0       PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__291/I                            Odrv12                         0                 0  RISE       1
I__291/O                            Odrv12                       492               492  RISE       1
I__293/I                            Sp12to4                        0               492  RISE       1
I__293/O                            Sp12to4                      429               921  RISE       1
I__295/I                            Span4Mux_v                     0               921  RISE       1
I__295/O                            Span4Mux_v                   352              1273  RISE       1
I__297/I                            Span4Mux_v                     0              1273  RISE       1
I__297/O                            Span4Mux_v                   352              1624  RISE       1
I__301/I                            Span4Mux_v                     0              1624  RISE       1
I__301/O                            Span4Mux_v                   352              1976  RISE       1
I__308/I                            LocalMux                       0              1976  RISE       1
I__308/O                            LocalMux                     330              2306  RISE       1
I__317/I                            ClkMux                         0              2306  RISE       1
I__317/O                            ClkMux                       309              2616  RISE       1
present_state_FSM_i1_LC_2_10_4/clk  LogicCell40_SEQ_MODE_1001      0              2616  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
present_state_FSM_i1_LC_2_10_4/lcout  LogicCell40_SEQ_MODE_1001    541              3157   1069  FALL       5
I__213/I                              LocalMux                       0              3157   1069  FALL       1
I__213/O                              LocalMux                     309              3466   1069  FALL       1
I__216/I                              InMux                          0              3466   1884  FALL       1
I__216/O                              InMux                        218              3684   1884  FALL       1
READY_I_0_2_lut_LC_2_10_5/in3         LogicCell40_SEQ_MODE_0000      0              3684   1884  FALL       1
READY_I_0_2_lut_LC_2_10_5/lcout       LogicCell40_SEQ_MODE_0000    288              3973   1884  FALL       9
I__203/I                              LocalMux                       0              3973   1884  FALL       1
I__203/O                              LocalMux                     309              4282   1884  FALL       1
I__212/I                              InMux                          0              4282   1884  FALL       1
I__212/O                              InMux                        218              4500   1884  FALL       1
shreg_i7_LC_1_10_7/in0                LogicCell40_SEQ_MODE_1000      0              4500   1884  FALL       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__291/I                       Odrv12                         0                 0  RISE       1
I__291/O                       Odrv12                       492               492  RISE       1
I__292/I                       Sp12to4                        0               492  RISE       1
I__292/O                       Sp12to4                      429               921  RISE       1
I__294/I                       Span4Mux_v                     0               921  RISE       1
I__294/O                       Span4Mux_v                   352              1273  RISE       1
I__296/I                       Span4Mux_v                     0              1273  RISE       1
I__296/O                       Span4Mux_v                   352              1624  RISE       1
I__299/I                       Span4Mux_v                     0              1624  RISE       1
I__299/O                       Span4Mux_v                   352              1976  RISE       1
I__304/I                       LocalMux                       0              1976  RISE       1
I__304/O                       LocalMux                     330              2306  RISE       1
I__313/I                       ClkMux                         0              2306  RISE       1
I__313/O                       ClkMux                       309              2616  RISE       1
shreg_i7_LC_1_10_7/clk         LogicCell40_SEQ_MODE_1000      0              2616  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : bit_cnt__i1_LC_2_8_1/lcout
Path End         : present_state_FSM_i2_LC_2_10_0/in2
Capture Clock    : present_state_FSM_i2_LC_2_10_0/clk
Hold Constraint  : 0p
Path slack       : 1884p

Capture Clock Arrival Time (SPI_MASTER|CLK:R#1)      0
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        2616
- Setup Time                                         0
-----------------------------------------------   ---- 
End-of-path required time (ps)                    2616

Launch Clock Arrival Time (SPI_MASTER|CLK:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        2616
+ Clock To Q                                      541
+ Data Path Delay                                1343
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    4500
 
Launch Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__291/I                       Odrv12                         0                 0  RISE       1
I__291/O                       Odrv12                       492               492  RISE       1
I__293/I                       Sp12to4                        0               492  RISE       1
I__293/O                       Sp12to4                      429               921  RISE       1
I__295/I                       Span4Mux_v                     0               921  RISE       1
I__295/O                       Span4Mux_v                   352              1273  RISE       1
I__297/I                       Span4Mux_v                     0              1273  RISE       1
I__297/O                       Span4Mux_v                   352              1624  RISE       1
I__301/I                       Span4Mux_v                     0              1624  RISE       1
I__301/O                       Span4Mux_v                   352              1976  RISE       1
I__307/I                       LocalMux                       0              1976  RISE       1
I__307/O                       LocalMux                     330              2306  RISE       1
I__316/I                       ClkMux                         0              2306  RISE       1
I__316/O                       ClkMux                       309              2616  RISE       1
bit_cnt__i1_LC_2_8_1/clk       LogicCell40_SEQ_MODE_1000      0              2616  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
bit_cnt__i1_LC_2_8_1/lcout          LogicCell40_SEQ_MODE_1000    541              3157   1069  FALL       3
I__274/I                            LocalMux                       0              3157   1884  FALL       1
I__274/O                            LocalMux                     309              3466   1884  FALL       1
I__276/I                            InMux                          0              3466   1884  FALL       1
I__276/O                            InMux                        218              3684   1884  FALL       1
i2_3_lut_adj_3_LC_2_9_3/in3         LogicCell40_SEQ_MODE_0000      0              3684   1884  FALL       1
i2_3_lut_adj_3_LC_2_9_3/lcout       LogicCell40_SEQ_MODE_0000    288              3973   1884  FALL       2
I__251/I                            LocalMux                       0              3973   1884  FALL       1
I__251/O                            LocalMux                     309              4282   1884  FALL       1
I__253/I                            InMux                          0              4282   1884  FALL       1
I__253/O                            InMux                        218              4500   1884  FALL       1
I__254/I                            CascadeMux                     0              4500   1884  FALL       1
I__254/O                            CascadeMux                     0              4500   1884  FALL       1
present_state_FSM_i2_LC_2_10_0/in2  LogicCell40_SEQ_MODE_1000      0              4500   1884  FALL       1

Capture Clock Path
pin name                            model name                 delay  cumulative delay  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0       PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__291/I                            Odrv12                         0                 0  RISE       1
I__291/O                            Odrv12                       492               492  RISE       1
I__293/I                            Sp12to4                        0               492  RISE       1
I__293/O                            Sp12to4                      429               921  RISE       1
I__295/I                            Span4Mux_v                     0               921  RISE       1
I__295/O                            Span4Mux_v                   352              1273  RISE       1
I__297/I                            Span4Mux_v                     0              1273  RISE       1
I__297/O                            Span4Mux_v                   352              1624  RISE       1
I__301/I                            Span4Mux_v                     0              1624  RISE       1
I__301/O                            Span4Mux_v                   352              1976  RISE       1
I__308/I                            LocalMux                       0              1976  RISE       1
I__308/O                            LocalMux                     330              2306  RISE       1
I__317/I                            ClkMux                         0              2306  RISE       1
I__317/O                            ClkMux                       309              2616  RISE       1
present_state_FSM_i2_LC_2_10_0/clk  LogicCell40_SEQ_MODE_1000      0              2616  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sys_clk_cnt_212__i1_LC_1_8_3/lcout
Path End         : DOUT_VLD_84_LC_1_9_6/in3
Capture Clock    : DOUT_VLD_84_LC_1_9_6/clk
Hold Constraint  : 0p
Path slack       : 1884p

Capture Clock Arrival Time (SPI_MASTER|CLK:R#1)      0
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        2616
- Setup Time                                         0
-----------------------------------------------   ---- 
End-of-path required time (ps)                    2616

Launch Clock Arrival Time (SPI_MASTER|CLK:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        2616
+ Clock To Q                                      541
+ Data Path Delay                                1343
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    4500
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0     PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__291/I                          Odrv12                         0                 0  RISE       1
I__291/O                          Odrv12                       492               492  RISE       1
I__292/I                          Sp12to4                        0               492  RISE       1
I__292/O                          Sp12to4                      429               921  RISE       1
I__294/I                          Span4Mux_v                     0               921  RISE       1
I__294/O                          Span4Mux_v                   352              1273  RISE       1
I__296/I                          Span4Mux_v                     0              1273  RISE       1
I__296/O                          Span4Mux_v                   352              1624  RISE       1
I__299/I                          Span4Mux_v                     0              1624  RISE       1
I__299/O                          Span4Mux_v                   352              1976  RISE       1
I__303/I                          LocalMux                       0              1976  RISE       1
I__303/O                          LocalMux                     330              2306  RISE       1
I__312/I                          ClkMux                         0              2306  RISE       1
I__312/O                          ClkMux                       309              2616  RISE       1
sys_clk_cnt_212__i1_LC_1_8_3/clk  LogicCell40_SEQ_MODE_1000      0              2616  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
sys_clk_cnt_212__i1_LC_1_8_3/lcout  LogicCell40_SEQ_MODE_1000    541              3157   1069  FALL       4
I__268/I                            LocalMux                       0              3157   1884  FALL       1
I__268/O                            LocalMux                     309              3466   1884  FALL       1
I__270/I                            InMux                          0              3466   1884  FALL       1
I__270/O                            InMux                        218              3684   1884  FALL       1
i2_3_lut_adj_4_LC_2_9_1/in3         LogicCell40_SEQ_MODE_0000      0              3684   1884  FALL       1
i2_3_lut_adj_4_LC_2_9_1/lcout       LogicCell40_SEQ_MODE_0000    288              3973   1884  FALL      10
I__345/I                            LocalMux                       0              3973   1884  FALL       1
I__345/O                            LocalMux                     309              4282   1884  FALL       1
I__352/I                            InMux                          0              4282   1884  FALL       1
I__352/O                            InMux                        218              4500   1884  FALL       1
DOUT_VLD_84_LC_1_9_6/in3            LogicCell40_SEQ_MODE_1000      0              4500   1884  FALL       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__291/I                       Odrv12                         0                 0  RISE       1
I__291/O                       Odrv12                       492               492  RISE       1
I__292/I                       Sp12to4                        0               492  RISE       1
I__292/O                       Sp12to4                      429               921  RISE       1
I__294/I                       Span4Mux_v                     0               921  RISE       1
I__294/O                       Span4Mux_v                   352              1273  RISE       1
I__296/I                       Span4Mux_v                     0              1273  RISE       1
I__296/O                       Span4Mux_v                   352              1624  RISE       1
I__300/I                       Span4Mux_v                     0              1624  RISE       1
I__300/O                       Span4Mux_v                   352              1976  RISE       1
I__306/I                       LocalMux                       0              1976  RISE       1
I__306/O                       LocalMux                     330              2306  RISE       1
I__315/I                       ClkMux                         0              2306  RISE       1
I__315/O                       ClkMux                       309              2616  RISE       1
DOUT_VLD_84_LC_1_9_6/clk       LogicCell40_SEQ_MODE_1000      0              2616  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sys_clk_cnt_212__i1_LC_1_8_3/lcout
Path End         : miso_reg_82_LC_1_9_4/in3
Capture Clock    : miso_reg_82_LC_1_9_4/clk
Hold Constraint  : 0p
Path slack       : 1884p

Capture Clock Arrival Time (SPI_MASTER|CLK:R#1)      0
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        2616
- Setup Time                                         0
-----------------------------------------------   ---- 
End-of-path required time (ps)                    2616

Launch Clock Arrival Time (SPI_MASTER|CLK:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        2616
+ Clock To Q                                      541
+ Data Path Delay                                1343
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    4500
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0     PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__291/I                          Odrv12                         0                 0  RISE       1
I__291/O                          Odrv12                       492               492  RISE       1
I__292/I                          Sp12to4                        0               492  RISE       1
I__292/O                          Sp12to4                      429               921  RISE       1
I__294/I                          Span4Mux_v                     0               921  RISE       1
I__294/O                          Span4Mux_v                   352              1273  RISE       1
I__296/I                          Span4Mux_v                     0              1273  RISE       1
I__296/O                          Span4Mux_v                   352              1624  RISE       1
I__299/I                          Span4Mux_v                     0              1624  RISE       1
I__299/O                          Span4Mux_v                   352              1976  RISE       1
I__303/I                          LocalMux                       0              1976  RISE       1
I__303/O                          LocalMux                     330              2306  RISE       1
I__312/I                          ClkMux                         0              2306  RISE       1
I__312/O                          ClkMux                       309              2616  RISE       1
sys_clk_cnt_212__i1_LC_1_8_3/clk  LogicCell40_SEQ_MODE_1000      0              2616  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
sys_clk_cnt_212__i1_LC_1_8_3/lcout  LogicCell40_SEQ_MODE_1000    541              3157   1069  FALL       4
I__268/I                            LocalMux                       0              3157   1884  FALL       1
I__268/O                            LocalMux                     309              3466   1884  FALL       1
I__270/I                            InMux                          0              3466   1884  FALL       1
I__270/O                            InMux                        218              3684   1884  FALL       1
i2_3_lut_adj_4_LC_2_9_1/in3         LogicCell40_SEQ_MODE_0000      0              3684   1884  FALL       1
i2_3_lut_adj_4_LC_2_9_1/lcout       LogicCell40_SEQ_MODE_0000    288              3973   1884  FALL      10
I__345/I                            LocalMux                       0              3973   1884  FALL       1
I__345/O                            LocalMux                     309              4282   1884  FALL       1
I__353/I                            InMux                          0              4282   1884  FALL       1
I__353/O                            InMux                        218              4500   1884  FALL       1
miso_reg_82_LC_1_9_4/in3            LogicCell40_SEQ_MODE_1000      0              4500   1884  FALL       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__291/I                       Odrv12                         0                 0  RISE       1
I__291/O                       Odrv12                       492               492  RISE       1
I__292/I                       Sp12to4                        0               492  RISE       1
I__292/O                       Sp12to4                      429               921  RISE       1
I__294/I                       Span4Mux_v                     0               921  RISE       1
I__294/O                       Span4Mux_v                   352              1273  RISE       1
I__296/I                       Span4Mux_v                     0              1273  RISE       1
I__296/O                       Span4Mux_v                   352              1624  RISE       1
I__300/I                       Span4Mux_v                     0              1624  RISE       1
I__300/O                       Span4Mux_v                   352              1976  RISE       1
I__306/I                       LocalMux                       0              1976  RISE       1
I__306/O                       LocalMux                     330              2306  RISE       1
I__315/I                       ClkMux                         0              2306  RISE       1
I__315/O                       ClkMux                       309              2616  RISE       1
miso_reg_82_LC_1_9_4/clk       LogicCell40_SEQ_MODE_1000      0              2616  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : present_state_FSM_i2_LC_2_10_0/lcout
Path End         : present_state_FSM_i2_LC_2_10_0/in3
Capture Clock    : present_state_FSM_i2_LC_2_10_0/clk
Hold Constraint  : 0p
Path slack       : 1975p

Capture Clock Arrival Time (SPI_MASTER|CLK:R#1)      0
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        2616
- Setup Time                                         0
-----------------------------------------------   ---- 
End-of-path required time (ps)                    2616

Launch Clock Arrival Time (SPI_MASTER|CLK:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        2616
+ Clock To Q                                      541
+ Data Path Delay                                1434
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    4591
 
Launch Clock Path
pin name                            model name                 delay  cumulative delay  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0       PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__291/I                            Odrv12                         0                 0  RISE       1
I__291/O                            Odrv12                       492               492  RISE       1
I__293/I                            Sp12to4                        0               492  RISE       1
I__293/O                            Sp12to4                      429               921  RISE       1
I__295/I                            Span4Mux_v                     0               921  RISE       1
I__295/O                            Span4Mux_v                   352              1273  RISE       1
I__297/I                            Span4Mux_v                     0              1273  RISE       1
I__297/O                            Span4Mux_v                   352              1624  RISE       1
I__301/I                            Span4Mux_v                     0              1624  RISE       1
I__301/O                            Span4Mux_v                   352              1976  RISE       1
I__308/I                            LocalMux                       0              1976  RISE       1
I__308/O                            LocalMux                     330              2306  RISE       1
I__317/I                            ClkMux                         0              2306  RISE       1
I__317/O                            ClkMux                       309              2616  RISE       1
present_state_FSM_i2_LC_2_10_0/clk  LogicCell40_SEQ_MODE_1000      0              2616  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
present_state_FSM_i2_LC_2_10_0/lcout  LogicCell40_SEQ_MODE_1000    541              3157   1069  FALL       4
I__391/I                              LocalMux                       0              3157   1976  FALL       1
I__391/O                              LocalMux                     309              3466   1976  FALL       1
I__395/I                              InMux                          0              3466   1976  FALL       1
I__395/O                              InMux                        218              3684   1976  FALL       1
i271_2_lut_LC_2_9_7/in1               LogicCell40_SEQ_MODE_0000      0              3684   1976  FALL       1
i271_2_lut_LC_2_9_7/lcout             LogicCell40_SEQ_MODE_0000    380              4064   1976  FALL       1
I__255/I                              LocalMux                       0              4064   1976  FALL       1
I__255/O                              LocalMux                     309              4374   1976  FALL       1
I__256/I                              InMux                          0              4374   1976  FALL       1
I__256/O                              InMux                        218              4591   1976  FALL       1
present_state_FSM_i2_LC_2_10_0/in3    LogicCell40_SEQ_MODE_1000      0              4591   1976  FALL       1

Capture Clock Path
pin name                            model name                 delay  cumulative delay  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0       PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__291/I                            Odrv12                         0                 0  RISE       1
I__291/O                            Odrv12                       492               492  RISE       1
I__293/I                            Sp12to4                        0               492  RISE       1
I__293/O                            Sp12to4                      429               921  RISE       1
I__295/I                            Span4Mux_v                     0               921  RISE       1
I__295/O                            Span4Mux_v                   352              1273  RISE       1
I__297/I                            Span4Mux_v                     0              1273  RISE       1
I__297/O                            Span4Mux_v                   352              1624  RISE       1
I__301/I                            Span4Mux_v                     0              1624  RISE       1
I__301/O                            Span4Mux_v                   352              1976  RISE       1
I__308/I                            LocalMux                       0              1976  RISE       1
I__308/O                            LocalMux                     330              2306  RISE       1
I__317/I                            ClkMux                         0              2306  RISE       1
I__317/O                            ClkMux                       309              2616  RISE       1
present_state_FSM_i2_LC_2_10_0/clk  LogicCell40_SEQ_MODE_1000      0              2616  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : present_state_FSM_i3_LC_2_9_6/lcout
Path End         : present_state_FSM_i2_LC_2_10_0/in1
Capture Clock    : present_state_FSM_i2_LC_2_10_0/clk
Hold Constraint  : 0p
Path slack       : 1975p

Capture Clock Arrival Time (SPI_MASTER|CLK:R#1)      0
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        2616
- Setup Time                                         0
-----------------------------------------------   ---- 
End-of-path required time (ps)                    2616

Launch Clock Arrival Time (SPI_MASTER|CLK:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        2616
+ Clock To Q                                      541
+ Data Path Delay                                1434
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    4591
 
Launch Clock Path
pin name                           model name                 delay  cumulative delay  edge  Fanout
---------------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0      PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__291/I                           Odrv12                         0                 0  RISE       1
I__291/O                           Odrv12                       492               492  RISE       1
I__293/I                           Sp12to4                        0               492  RISE       1
I__293/O                           Sp12to4                      429               921  RISE       1
I__295/I                           Span4Mux_v                     0               921  RISE       1
I__295/O                           Span4Mux_v                   352              1273  RISE       1
I__298/I                           Span4Mux_v                     0              1273  RISE       1
I__298/O                           Span4Mux_v                   352              1624  RISE       1
I__302/I                           Span4Mux_v                     0              1624  RISE       1
I__302/O                           Span4Mux_v                   352              1976  RISE       1
I__310/I                           LocalMux                       0              1976  RISE       1
I__310/O                           LocalMux                     330              2306  RISE       1
I__319/I                           ClkMux                         0              2306  RISE       1
I__319/O                           ClkMux                       309              2616  RISE       1
present_state_FSM_i3_LC_2_9_6/clk  LogicCell40_SEQ_MODE_1000      0              2616  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
present_state_FSM_i3_LC_2_9_6/lcout  LogicCell40_SEQ_MODE_1000    541              3157   1069  FALL       5
I__382/I                             LocalMux                       0              3157   1069  FALL       1
I__382/O                             LocalMux                     309              3466   1069  FALL       1
I__386/I                             InMux                          0              3466   1976  FALL       1
I__386/O                             InMux                        218              3684   1976  FALL       1
i1_2_lut_adj_1_LC_2_9_5/in1          LogicCell40_SEQ_MODE_0000      0              3684   1976  FALL       1
i1_2_lut_adj_1_LC_2_9_5/lcout        LogicCell40_SEQ_MODE_0000    380              4064   1976  FALL       2
I__248/I                             LocalMux                       0              4064   1976  FALL       1
I__248/O                             LocalMux                     309              4374   1976  FALL       1
I__249/I                             InMux                          0              4374   1976  FALL       1
I__249/O                             InMux                        218              4591   1976  FALL       1
present_state_FSM_i2_LC_2_10_0/in1   LogicCell40_SEQ_MODE_1000      0              4591   1976  FALL       1

Capture Clock Path
pin name                            model name                 delay  cumulative delay  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0       PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__291/I                            Odrv12                         0                 0  RISE       1
I__291/O                            Odrv12                       492               492  RISE       1
I__293/I                            Sp12to4                        0               492  RISE       1
I__293/O                            Sp12to4                      429               921  RISE       1
I__295/I                            Span4Mux_v                     0               921  RISE       1
I__295/O                            Span4Mux_v                   352              1273  RISE       1
I__297/I                            Span4Mux_v                     0              1273  RISE       1
I__297/O                            Span4Mux_v                   352              1624  RISE       1
I__301/I                            Span4Mux_v                     0              1624  RISE       1
I__301/O                            Span4Mux_v                   352              1976  RISE       1
I__308/I                            LocalMux                       0              1976  RISE       1
I__308/O                            LocalMux                     330              2306  RISE       1
I__317/I                            ClkMux                         0              2306  RISE       1
I__317/O                            ClkMux                       309              2616  RISE       1
present_state_FSM_i2_LC_2_10_0/clk  LogicCell40_SEQ_MODE_1000      0              2616  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : present_state_FSM_i3_LC_2_9_6/lcout
Path End         : present_state_FSM_i4_LC_2_10_2/in3
Capture Clock    : present_state_FSM_i4_LC_2_10_2/clk
Hold Constraint  : 0p
Path slack       : 1975p

Capture Clock Arrival Time (SPI_MASTER|CLK:R#1)      0
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        2616
- Setup Time                                         0
-----------------------------------------------   ---- 
End-of-path required time (ps)                    2616

Launch Clock Arrival Time (SPI_MASTER|CLK:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        2616
+ Clock To Q                                      541
+ Data Path Delay                                1434
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    4591
 
Launch Clock Path
pin name                           model name                 delay  cumulative delay  edge  Fanout
---------------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0      PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__291/I                           Odrv12                         0                 0  RISE       1
I__291/O                           Odrv12                       492               492  RISE       1
I__293/I                           Sp12to4                        0               492  RISE       1
I__293/O                           Sp12to4                      429               921  RISE       1
I__295/I                           Span4Mux_v                     0               921  RISE       1
I__295/O                           Span4Mux_v                   352              1273  RISE       1
I__298/I                           Span4Mux_v                     0              1273  RISE       1
I__298/O                           Span4Mux_v                   352              1624  RISE       1
I__302/I                           Span4Mux_v                     0              1624  RISE       1
I__302/O                           Span4Mux_v                   352              1976  RISE       1
I__310/I                           LocalMux                       0              1976  RISE       1
I__310/O                           LocalMux                     330              2306  RISE       1
I__319/I                           ClkMux                         0              2306  RISE       1
I__319/O                           ClkMux                       309              2616  RISE       1
present_state_FSM_i3_LC_2_9_6/clk  LogicCell40_SEQ_MODE_1000      0              2616  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
present_state_FSM_i3_LC_2_9_6/lcout  LogicCell40_SEQ_MODE_1000    541              3157   1069  FALL       5
I__382/I                             LocalMux                       0              3157   1069  FALL       1
I__382/O                             LocalMux                     309              3466   1069  FALL       1
I__386/I                             InMux                          0              3466   1976  FALL       1
I__386/O                             InMux                        218              3684   1976  FALL       1
i1_2_lut_adj_1_LC_2_9_5/in1          LogicCell40_SEQ_MODE_0000      0              3684   1976  FALL       1
i1_2_lut_adj_1_LC_2_9_5/lcout        LogicCell40_SEQ_MODE_0000    380              4064   1976  FALL       2
I__248/I                             LocalMux                       0              4064   1976  FALL       1
I__248/O                             LocalMux                     309              4374   1976  FALL       1
I__250/I                             InMux                          0              4374   1976  FALL       1
I__250/O                             InMux                        218              4591   1976  FALL       1
present_state_FSM_i4_LC_2_10_2/in3   LogicCell40_SEQ_MODE_1000      0              4591   1976  FALL       1

Capture Clock Path
pin name                            model name                 delay  cumulative delay  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0       PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__291/I                            Odrv12                         0                 0  RISE       1
I__291/O                            Odrv12                       492               492  RISE       1
I__293/I                            Sp12to4                        0               492  RISE       1
I__293/O                            Sp12to4                      429               921  RISE       1
I__295/I                            Span4Mux_v                     0               921  RISE       1
I__295/O                            Span4Mux_v                   352              1273  RISE       1
I__297/I                            Span4Mux_v                     0              1273  RISE       1
I__297/O                            Span4Mux_v                   352              1624  RISE       1
I__301/I                            Span4Mux_v                     0              1624  RISE       1
I__301/O                            Span4Mux_v                   352              1976  RISE       1
I__308/I                            LocalMux                       0              1976  RISE       1
I__308/O                            LocalMux                     330              2306  RISE       1
I__317/I                            ClkMux                         0              2306  RISE       1
I__317/O                            ClkMux                       309              2616  RISE       1
present_state_FSM_i4_LC_2_10_2/clk  LogicCell40_SEQ_MODE_1000      0              2616  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : present_state_FSM_i3_LC_2_9_6/lcout
Path End         : bit_cnt__i0_LC_3_10_1/in3
Capture Clock    : bit_cnt__i0_LC_3_10_1/clk
Hold Constraint  : 0p
Path slack       : 1983p

Capture Clock Arrival Time (SPI_MASTER|CLK:R#1)      0
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        2616
- Setup Time                                         0
-----------------------------------------------   ---- 
End-of-path required time (ps)                    2616

Launch Clock Arrival Time (SPI_MASTER|CLK:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        2616
+ Clock To Q                                      541
+ Data Path Delay                                1442
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    4599
 
Launch Clock Path
pin name                           model name                 delay  cumulative delay  edge  Fanout
---------------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0      PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__291/I                           Odrv12                         0                 0  RISE       1
I__291/O                           Odrv12                       492               492  RISE       1
I__293/I                           Sp12to4                        0               492  RISE       1
I__293/O                           Sp12to4                      429               921  RISE       1
I__295/I                           Span4Mux_v                     0               921  RISE       1
I__295/O                           Span4Mux_v                   352              1273  RISE       1
I__298/I                           Span4Mux_v                     0              1273  RISE       1
I__298/O                           Span4Mux_v                   352              1624  RISE       1
I__302/I                           Span4Mux_v                     0              1624  RISE       1
I__302/O                           Span4Mux_v                   352              1976  RISE       1
I__310/I                           LocalMux                       0              1976  RISE       1
I__310/O                           LocalMux                     330              2306  RISE       1
I__319/I                           ClkMux                         0              2306  RISE       1
I__319/O                           ClkMux                       309              2616  RISE       1
present_state_FSM_i3_LC_2_9_6/clk  LogicCell40_SEQ_MODE_1000      0              2616  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
present_state_FSM_i3_LC_2_9_6/lcout  LogicCell40_SEQ_MODE_1000    541              3157   1069  FALL       5
I__381/I                             LocalMux                       0              3157   1983  FALL       1
I__381/O                             LocalMux                     309              3466   1983  FALL       1
I__385/I                             InMux                          0              3466   1983  FALL       1
I__385/O                             InMux                        218              3684   1983  FALL       1
i216_2_lut_3_lut_LC_3_9_4/in0        LogicCell40_SEQ_MODE_0000      0              3684   1983  FALL       1
i216_2_lut_3_lut_LC_3_9_4/lcout      LogicCell40_SEQ_MODE_0000    387              4071   1983  FALL       3
I__331/I                             LocalMux                       0              4071   1983  FALL       1
I__331/O                             LocalMux                     309              4381   1983  FALL       1
I__333/I                             InMux                          0              4381   1983  FALL       1
I__333/O                             InMux                        218              4599   1983  FALL       1
bit_cnt__i0_LC_3_10_1/in3            LogicCell40_SEQ_MODE_1000      0              4599   1983  FALL       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__291/I                       Odrv12                         0                 0  RISE       1
I__291/O                       Odrv12                       492               492  RISE       1
I__293/I                       Sp12to4                        0               492  RISE       1
I__293/O                       Sp12to4                      429               921  RISE       1
I__295/I                       Span4Mux_v                     0               921  RISE       1
I__295/O                       Span4Mux_v                   352              1273  RISE       1
I__297/I                       Span4Mux_v                     0              1273  RISE       1
I__297/O                       Span4Mux_v                   352              1624  RISE       1
I__301/I                       Span4Mux_v                     0              1624  RISE       1
I__301/O                       Span4Mux_v                   352              1976  RISE       1
I__309/I                       LocalMux                       0              1976  RISE       1
I__309/O                       LocalMux                     330              2306  RISE       1
I__318/I                       ClkMux                         0              2306  RISE       1
I__318/O                       ClkMux                       309              2616  RISE       1
bit_cnt__i0_LC_3_10_1/clk      LogicCell40_SEQ_MODE_1000      0              2616  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sys_clk_cnt_212__i1_LC_1_8_3/lcout
Path End         : present_state_FSM_i3_LC_2_9_6/in0
Capture Clock    : present_state_FSM_i3_LC_2_9_6/clk
Hold Constraint  : 0p
Path slack       : 2257p

Capture Clock Arrival Time (SPI_MASTER|CLK:R#1)      0
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        2616
- Setup Time                                         0
-----------------------------------------------   ---- 
End-of-path required time (ps)                    2616

Launch Clock Arrival Time (SPI_MASTER|CLK:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        2616
+ Clock To Q                                      541
+ Data Path Delay                                1716
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    4873
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0     PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__291/I                          Odrv12                         0                 0  RISE       1
I__291/O                          Odrv12                       492               492  RISE       1
I__292/I                          Sp12to4                        0               492  RISE       1
I__292/O                          Sp12to4                      429               921  RISE       1
I__294/I                          Span4Mux_v                     0               921  RISE       1
I__294/O                          Span4Mux_v                   352              1273  RISE       1
I__296/I                          Span4Mux_v                     0              1273  RISE       1
I__296/O                          Span4Mux_v                   352              1624  RISE       1
I__299/I                          Span4Mux_v                     0              1624  RISE       1
I__299/O                          Span4Mux_v                   352              1976  RISE       1
I__303/I                          LocalMux                       0              1976  RISE       1
I__303/O                          LocalMux                     330              2306  RISE       1
I__312/I                          ClkMux                         0              2306  RISE       1
I__312/O                          ClkMux                       309              2616  RISE       1
sys_clk_cnt_212__i1_LC_1_8_3/clk  LogicCell40_SEQ_MODE_1000      0              2616  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
sys_clk_cnt_212__i1_LC_1_8_3/lcout  LogicCell40_SEQ_MODE_1000    541              3157   1069  FALL       4
I__268/I                            LocalMux                       0              3157   1884  FALL       1
I__268/O                            LocalMux                     309              3466   1884  FALL       1
I__270/I                            InMux                          0              3466   1884  FALL       1
I__270/O                            InMux                        218              3684   1884  FALL       1
i2_3_lut_adj_4_LC_2_9_1/in3         LogicCell40_SEQ_MODE_0000      0              3684   1884  FALL       1
i2_3_lut_adj_4_LC_2_9_1/lcout       LogicCell40_SEQ_MODE_0000    288              3973   1884  FALL      10
I__346/I                            Odrv4                          0              3973   2257  FALL       1
I__346/O                            Odrv4                        373              4345   2257  FALL       1
I__354/I                            LocalMux                       0              4345   2257  FALL       1
I__354/O                            LocalMux                     309              4655   2257  FALL       1
I__359/I                            InMux                          0              4655   2257  FALL       1
I__359/O                            InMux                        218              4873   2257  FALL       1
present_state_FSM_i3_LC_2_9_6/in0   LogicCell40_SEQ_MODE_1000      0              4873   2257  FALL       1

Capture Clock Path
pin name                           model name                 delay  cumulative delay  edge  Fanout
---------------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0      PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__291/I                           Odrv12                         0                 0  RISE       1
I__291/O                           Odrv12                       492               492  RISE       1
I__293/I                           Sp12to4                        0               492  RISE       1
I__293/O                           Sp12to4                      429               921  RISE       1
I__295/I                           Span4Mux_v                     0               921  RISE       1
I__295/O                           Span4Mux_v                   352              1273  RISE       1
I__298/I                           Span4Mux_v                     0              1273  RISE       1
I__298/O                           Span4Mux_v                   352              1624  RISE       1
I__302/I                           Span4Mux_v                     0              1624  RISE       1
I__302/O                           Span4Mux_v                   352              1976  RISE       1
I__310/I                           LocalMux                       0              1976  RISE       1
I__310/O                           LocalMux                     330              2306  RISE       1
I__319/I                           ClkMux                         0              2306  RISE       1
I__319/O                           ClkMux                       309              2616  RISE       1
present_state_FSM_i3_LC_2_9_6/clk  LogicCell40_SEQ_MODE_1000      0              2616  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : present_state_FSM_i1_LC_2_10_4/lcout
Path End         : din_last_reg_n_81_LC_1_11_0/ce
Capture Clock    : din_last_reg_n_81_LC_1_11_0/clk
Hold Constraint  : 0p
Path slack       : 2574p

Capture Clock Arrival Time (SPI_MASTER|CLK:R#1)      0
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        2967
- Setup Time                                         0
-----------------------------------------------   ---- 
End-of-path required time (ps)                    2967

Launch Clock Arrival Time (SPI_MASTER|CLK:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        2616
+ Clock To Q                                      541
+ Data Path Delay                                2384
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    5541
 
Launch Clock Path
pin name                            model name                 delay  cumulative delay  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0       PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__291/I                            Odrv12                         0                 0  RISE       1
I__291/O                            Odrv12                       492               492  RISE       1
I__293/I                            Sp12to4                        0               492  RISE       1
I__293/O                            Sp12to4                      429               921  RISE       1
I__295/I                            Span4Mux_v                     0               921  RISE       1
I__295/O                            Span4Mux_v                   352              1273  RISE       1
I__297/I                            Span4Mux_v                     0              1273  RISE       1
I__297/O                            Span4Mux_v                   352              1624  RISE       1
I__301/I                            Span4Mux_v                     0              1624  RISE       1
I__301/O                            Span4Mux_v                   352              1976  RISE       1
I__308/I                            LocalMux                       0              1976  RISE       1
I__308/O                            LocalMux                     330              2306  RISE       1
I__317/I                            ClkMux                         0              2306  RISE       1
I__317/O                            ClkMux                       309              2616  RISE       1
present_state_FSM_i1_LC_2_10_4/clk  LogicCell40_SEQ_MODE_1001      0              2616  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
present_state_FSM_i1_LC_2_10_4/lcout  LogicCell40_SEQ_MODE_1001    541              3157   1069  FALL       5
I__213/I                              LocalMux                       0              3157   1069  FALL       1
I__213/O                              LocalMux                     309              3466   1069  FALL       1
I__216/I                              InMux                          0              3466   1884  FALL       1
I__216/O                              InMux                        218              3684   1884  FALL       1
READY_I_0_2_lut_LC_2_10_5/in3         LogicCell40_SEQ_MODE_0000      0              3684   1884  FALL       1
READY_I_0_2_lut_LC_2_10_5/ltout       LogicCell40_SEQ_MODE_0000    267              3952   2573  RISE       1
I__428/I                              CascadeMux                     0              3952   2573  RISE       1
I__428/O                              CascadeMux                     0              3952   2573  RISE       1
i1_2_lut_adj_2_LC_2_10_6/in2          LogicCell40_SEQ_MODE_0000      0              3952   2573  RISE       1
i1_2_lut_adj_2_LC_2_10_6/lcout        LogicCell40_SEQ_MODE_0000    352              4303   2573  FALL       1
I__425/I                              Odrv4                          0              4303   2573  FALL       1
I__425/O                              Odrv4                        373              4676   2573  FALL       1
I__426/I                              LocalMux                       0              4676   2573  FALL       1
I__426/O                              LocalMux                     309              4985   2573  FALL       1
I__427/I                              CEMux                          0              4985   2573  FALL       1
I__427/O                              CEMux                        555              5541   2573  FALL       1
din_last_reg_n_81_LC_1_11_0/ce        LogicCell40_SEQ_MODE_1000      0              5541   2573  FALL       1

Capture Clock Path
pin name                         model name                 delay  cumulative delay  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0    PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__291/I                         Odrv12                         0                 0  RISE       1
I__291/O                         Odrv12                       492               492  RISE       1
I__292/I                         Sp12to4                        0               492  RISE       1
I__292/O                         Sp12to4                      429               921  RISE       1
I__294/I                         Span4Mux_v                     0               921  RISE       1
I__294/O                         Span4Mux_v                   352              1273  RISE       1
I__296/I                         Span4Mux_v                     0              1273  RISE       1
I__296/O                         Span4Mux_v                   352              1624  RISE       1
I__299/I                         Span4Mux_v                     0              1624  RISE       1
I__299/O                         Span4Mux_v                   352              1976  RISE       1
I__305/I                         Span4Mux_v                     0              1976  RISE       1
I__305/O                         Span4Mux_v                   352              2327  RISE       1
I__314/I                         LocalMux                       0              2327  RISE       1
I__314/O                         LocalMux                     330              2658  RISE       1
I__321/I                         ClkMux                         0              2658  RISE       1
I__321/O                         ClkMux                       309              2967  RISE       1
din_last_reg_n_81_LC_1_11_0/clk  LogicCell40_SEQ_MODE_1000      0              2967  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : present_state_FSM_i2_LC_2_10_0/lcout
Path End         : bit_cnt__i0_LC_3_10_1/sr
Capture Clock    : bit_cnt__i0_LC_3_10_1/clk
Hold Constraint  : 0p
Path slack       : 2764p

Capture Clock Arrival Time (SPI_MASTER|CLK:R#1)      0
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        2616
- Setup Time                                      -198
-----------------------------------------------   ---- 
End-of-path required time (ps)                    2418

Launch Clock Arrival Time (SPI_MASTER|CLK:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        2616
+ Clock To Q                                      541
+ Data Path Delay                                2025
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    5182
 
Launch Clock Path
pin name                            model name                 delay  cumulative delay  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0       PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__291/I                            Odrv12                         0                 0  RISE       1
I__291/O                            Odrv12                       492               492  RISE       1
I__293/I                            Sp12to4                        0               492  RISE       1
I__293/O                            Sp12to4                      429               921  RISE       1
I__295/I                            Span4Mux_v                     0               921  RISE       1
I__295/O                            Span4Mux_v                   352              1273  RISE       1
I__297/I                            Span4Mux_v                     0              1273  RISE       1
I__297/O                            Span4Mux_v                   352              1624  RISE       1
I__301/I                            Span4Mux_v                     0              1624  RISE       1
I__301/O                            Span4Mux_v                   352              1976  RISE       1
I__308/I                            LocalMux                       0              1976  RISE       1
I__308/O                            LocalMux                     330              2306  RISE       1
I__317/I                            ClkMux                         0              2306  RISE       1
I__317/O                            ClkMux                       309              2616  RISE       1
present_state_FSM_i2_LC_2_10_0/clk  LogicCell40_SEQ_MODE_1000      0              2616  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
present_state_FSM_i2_LC_2_10_0/lcout  LogicCell40_SEQ_MODE_1000    541              3157   1069  FALL       4
I__390/I                              LocalMux                       0              3157   2215  FALL       1
I__390/O                              LocalMux                     309              3466   2215  FALL       1
I__394/I                              InMux                          0              3466   2215  FALL       1
I__394/O                              InMux                        218              3684   2215  FALL       1
RST_I_0_3_lut_LC_3_9_3/in3            LogicCell40_SEQ_MODE_0000      0              3684   2215  FALL       1
RST_I_0_3_lut_LC_3_9_3/lcout          LogicCell40_SEQ_MODE_0000    288              3973   2764  FALL       4
I__284/I                              Odrv12                         0              3973   2764  FALL       1
I__284/O                              Odrv12                       541              4514   2764  FALL       1
I__286/I                              LocalMux                       0              4514   2764  FALL       1
I__286/O                              LocalMux                     309              4824   2764  FALL       1
I__288/I                              SRMux                          0              4824   2764  FALL       1
I__288/O                              SRMux                        359              5182   2764  FALL       1
bit_cnt__i0_LC_3_10_1/sr              LogicCell40_SEQ_MODE_1000      0              5182   2764  FALL       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__291/I                       Odrv12                         0                 0  RISE       1
I__291/O                       Odrv12                       492               492  RISE       1
I__293/I                       Sp12to4                        0               492  RISE       1
I__293/O                       Sp12to4                      429               921  RISE       1
I__295/I                       Span4Mux_v                     0               921  RISE       1
I__295/O                       Span4Mux_v                   352              1273  RISE       1
I__297/I                       Span4Mux_v                     0              1273  RISE       1
I__297/O                       Span4Mux_v                   352              1624  RISE       1
I__301/I                       Span4Mux_v                     0              1624  RISE       1
I__301/O                       Span4Mux_v                   352              1976  RISE       1
I__309/I                       LocalMux                       0              1976  RISE       1
I__309/O                       LocalMux                     330              2306  RISE       1
I__318/I                       ClkMux                         0              2306  RISE       1
I__318/O                       ClkMux                       309              2616  RISE       1
bit_cnt__i0_LC_3_10_1/clk      LogicCell40_SEQ_MODE_1000      0              2616  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : present_state_FSM_i2_LC_2_10_0/lcout
Path End         : spi_clk_79_LC_3_10_0/sr
Capture Clock    : spi_clk_79_LC_3_10_0/clk
Hold Constraint  : 0p
Path slack       : 2764p

Capture Clock Arrival Time (SPI_MASTER|CLK:R#1)      0
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        2616
- Setup Time                                      -198
-----------------------------------------------   ---- 
End-of-path required time (ps)                    2418

Launch Clock Arrival Time (SPI_MASTER|CLK:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        2616
+ Clock To Q                                      541
+ Data Path Delay                                2025
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    5182
 
Launch Clock Path
pin name                            model name                 delay  cumulative delay  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0       PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__291/I                            Odrv12                         0                 0  RISE       1
I__291/O                            Odrv12                       492               492  RISE       1
I__293/I                            Sp12to4                        0               492  RISE       1
I__293/O                            Sp12to4                      429               921  RISE       1
I__295/I                            Span4Mux_v                     0               921  RISE       1
I__295/O                            Span4Mux_v                   352              1273  RISE       1
I__297/I                            Span4Mux_v                     0              1273  RISE       1
I__297/O                            Span4Mux_v                   352              1624  RISE       1
I__301/I                            Span4Mux_v                     0              1624  RISE       1
I__301/O                            Span4Mux_v                   352              1976  RISE       1
I__308/I                            LocalMux                       0              1976  RISE       1
I__308/O                            LocalMux                     330              2306  RISE       1
I__317/I                            ClkMux                         0              2306  RISE       1
I__317/O                            ClkMux                       309              2616  RISE       1
present_state_FSM_i2_LC_2_10_0/clk  LogicCell40_SEQ_MODE_1000      0              2616  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
present_state_FSM_i2_LC_2_10_0/lcout  LogicCell40_SEQ_MODE_1000    541              3157   1069  FALL       4
I__390/I                              LocalMux                       0              3157   2215  FALL       1
I__390/O                              LocalMux                     309              3466   2215  FALL       1
I__394/I                              InMux                          0              3466   2215  FALL       1
I__394/O                              InMux                        218              3684   2215  FALL       1
RST_I_0_3_lut_LC_3_9_3/in3            LogicCell40_SEQ_MODE_0000      0              3684   2215  FALL       1
RST_I_0_3_lut_LC_3_9_3/lcout          LogicCell40_SEQ_MODE_0000    288              3973   2764  FALL       4
I__284/I                              Odrv12                         0              3973   2764  FALL       1
I__284/O                              Odrv12                       541              4514   2764  FALL       1
I__286/I                              LocalMux                       0              4514   2764  FALL       1
I__286/O                              LocalMux                     309              4824   2764  FALL       1
I__288/I                              SRMux                          0              4824   2764  FALL       1
I__288/O                              SRMux                        359              5182   2764  FALL       1
spi_clk_79_LC_3_10_0/sr               LogicCell40_SEQ_MODE_1000      0              5182   2764  FALL       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__291/I                       Odrv12                         0                 0  RISE       1
I__291/O                       Odrv12                       492               492  RISE       1
I__293/I                       Sp12to4                        0               492  RISE       1
I__293/O                       Sp12to4                      429               921  RISE       1
I__295/I                       Span4Mux_v                     0               921  RISE       1
I__295/O                       Span4Mux_v                   352              1273  RISE       1
I__297/I                       Span4Mux_v                     0              1273  RISE       1
I__297/O                       Span4Mux_v                   352              1624  RISE       1
I__301/I                       Span4Mux_v                     0              1624  RISE       1
I__301/O                       Span4Mux_v                   352              1976  RISE       1
I__309/I                       LocalMux                       0              1976  RISE       1
I__309/O                       LocalMux                     330              2306  RISE       1
I__318/I                       ClkMux                         0              2306  RISE       1
I__318/O                       ClkMux                       309              2616  RISE       1
spi_clk_79_LC_3_10_0/clk       LogicCell40_SEQ_MODE_1000      0              2616  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : present_state_FSM_i2_LC_2_10_0/lcout
Path End         : bit_cnt__i1_LC_2_8_1/sr
Capture Clock    : bit_cnt__i1_LC_2_8_1/clk
Hold Constraint  : 0p
Path slack       : 2912p

Capture Clock Arrival Time (SPI_MASTER|CLK:R#1)      0
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        2616
- Setup Time                                      -198
-----------------------------------------------   ---- 
End-of-path required time (ps)                    2418

Launch Clock Arrival Time (SPI_MASTER|CLK:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        2616
+ Clock To Q                                      541
+ Data Path Delay                                2173
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    5330
 
Launch Clock Path
pin name                            model name                 delay  cumulative delay  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0       PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__291/I                            Odrv12                         0                 0  RISE       1
I__291/O                            Odrv12                       492               492  RISE       1
I__293/I                            Sp12to4                        0               492  RISE       1
I__293/O                            Sp12to4                      429               921  RISE       1
I__295/I                            Span4Mux_v                     0               921  RISE       1
I__295/O                            Span4Mux_v                   352              1273  RISE       1
I__297/I                            Span4Mux_v                     0              1273  RISE       1
I__297/O                            Span4Mux_v                   352              1624  RISE       1
I__301/I                            Span4Mux_v                     0              1624  RISE       1
I__301/O                            Span4Mux_v                   352              1976  RISE       1
I__308/I                            LocalMux                       0              1976  RISE       1
I__308/O                            LocalMux                     330              2306  RISE       1
I__317/I                            ClkMux                         0              2306  RISE       1
I__317/O                            ClkMux                       309              2616  RISE       1
present_state_FSM_i2_LC_2_10_0/clk  LogicCell40_SEQ_MODE_1000      0              2616  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
present_state_FSM_i2_LC_2_10_0/lcout  LogicCell40_SEQ_MODE_1000    541              3157   1069  FALL       4
I__390/I                              LocalMux                       0              3157   2215  FALL       1
I__390/O                              LocalMux                     309              3466   2215  FALL       1
I__394/I                              InMux                          0              3466   2215  FALL       1
I__394/O                              InMux                        218              3684   2215  FALL       1
RST_I_0_3_lut_LC_3_9_3/in3            LogicCell40_SEQ_MODE_0000      0              3684   2215  FALL       1
RST_I_0_3_lut_LC_3_9_3/lcout          LogicCell40_SEQ_MODE_0000    288              3973   2764  FALL       4
I__285/I                              Odrv4                          0              3973   2912  FALL       1
I__285/O                              Odrv4                        373              4345   2912  FALL       1
I__287/I                              Span4Mux_h                     0              4345   2912  FALL       1
I__287/O                              Span4Mux_h                   316              4662   2912  FALL       1
I__289/I                              LocalMux                       0              4662   2912  FALL       1
I__289/O                              LocalMux                     309              4971   2912  FALL       1
I__290/I                              SRMux                          0              4971   2912  FALL       1
I__290/O                              SRMux                        359              5330   2912  FALL       1
bit_cnt__i1_LC_2_8_1/sr               LogicCell40_SEQ_MODE_1000      0              5330   2912  FALL       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__291/I                       Odrv12                         0                 0  RISE       1
I__291/O                       Odrv12                       492               492  RISE       1
I__293/I                       Sp12to4                        0               492  RISE       1
I__293/O                       Sp12to4                      429               921  RISE       1
I__295/I                       Span4Mux_v                     0               921  RISE       1
I__295/O                       Span4Mux_v                   352              1273  RISE       1
I__297/I                       Span4Mux_v                     0              1273  RISE       1
I__297/O                       Span4Mux_v                   352              1624  RISE       1
I__301/I                       Span4Mux_v                     0              1624  RISE       1
I__301/O                       Span4Mux_v                   352              1976  RISE       1
I__307/I                       LocalMux                       0              1976  RISE       1
I__307/O                       LocalMux                     330              2306  RISE       1
I__316/I                       ClkMux                         0              2306  RISE       1
I__316/O                       ClkMux                       309              2616  RISE       1
bit_cnt__i1_LC_2_8_1/clk       LogicCell40_SEQ_MODE_1000      0              2616  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : present_state_FSM_i2_LC_2_10_0/lcout
Path End         : bit_cnt__i2_LC_2_8_0/sr
Capture Clock    : bit_cnt__i2_LC_2_8_0/clk
Hold Constraint  : 0p
Path slack       : 2912p

Capture Clock Arrival Time (SPI_MASTER|CLK:R#1)      0
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        2616
- Setup Time                                      -198
-----------------------------------------------   ---- 
End-of-path required time (ps)                    2418

Launch Clock Arrival Time (SPI_MASTER|CLK:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        2616
+ Clock To Q                                      541
+ Data Path Delay                                2173
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    5330
 
Launch Clock Path
pin name                            model name                 delay  cumulative delay  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0       PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__291/I                            Odrv12                         0                 0  RISE       1
I__291/O                            Odrv12                       492               492  RISE       1
I__293/I                            Sp12to4                        0               492  RISE       1
I__293/O                            Sp12to4                      429               921  RISE       1
I__295/I                            Span4Mux_v                     0               921  RISE       1
I__295/O                            Span4Mux_v                   352              1273  RISE       1
I__297/I                            Span4Mux_v                     0              1273  RISE       1
I__297/O                            Span4Mux_v                   352              1624  RISE       1
I__301/I                            Span4Mux_v                     0              1624  RISE       1
I__301/O                            Span4Mux_v                   352              1976  RISE       1
I__308/I                            LocalMux                       0              1976  RISE       1
I__308/O                            LocalMux                     330              2306  RISE       1
I__317/I                            ClkMux                         0              2306  RISE       1
I__317/O                            ClkMux                       309              2616  RISE       1
present_state_FSM_i2_LC_2_10_0/clk  LogicCell40_SEQ_MODE_1000      0              2616  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
present_state_FSM_i2_LC_2_10_0/lcout  LogicCell40_SEQ_MODE_1000    541              3157   1069  FALL       4
I__390/I                              LocalMux                       0              3157   2215  FALL       1
I__390/O                              LocalMux                     309              3466   2215  FALL       1
I__394/I                              InMux                          0              3466   2215  FALL       1
I__394/O                              InMux                        218              3684   2215  FALL       1
RST_I_0_3_lut_LC_3_9_3/in3            LogicCell40_SEQ_MODE_0000      0              3684   2215  FALL       1
RST_I_0_3_lut_LC_3_9_3/lcout          LogicCell40_SEQ_MODE_0000    288              3973   2764  FALL       4
I__285/I                              Odrv4                          0              3973   2912  FALL       1
I__285/O                              Odrv4                        373              4345   2912  FALL       1
I__287/I                              Span4Mux_h                     0              4345   2912  FALL       1
I__287/O                              Span4Mux_h                   316              4662   2912  FALL       1
I__289/I                              LocalMux                       0              4662   2912  FALL       1
I__289/O                              LocalMux                     309              4971   2912  FALL       1
I__290/I                              SRMux                          0              4971   2912  FALL       1
I__290/O                              SRMux                        359              5330   2912  FALL       1
bit_cnt__i2_LC_2_8_0/sr               LogicCell40_SEQ_MODE_1000      0              5330   2912  FALL       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__291/I                       Odrv12                         0                 0  RISE       1
I__291/O                       Odrv12                       492               492  RISE       1
I__293/I                       Sp12to4                        0               492  RISE       1
I__293/O                       Sp12to4                      429               921  RISE       1
I__295/I                       Span4Mux_v                     0               921  RISE       1
I__295/O                       Span4Mux_v                   352              1273  RISE       1
I__297/I                       Span4Mux_v                     0              1273  RISE       1
I__297/O                       Span4Mux_v                   352              1624  RISE       1
I__301/I                       Span4Mux_v                     0              1624  RISE       1
I__301/O                       Span4Mux_v                   352              1976  RISE       1
I__307/I                       LocalMux                       0              1976  RISE       1
I__307/O                       LocalMux                     330              2306  RISE       1
I__316/I                       ClkMux                         0              2306  RISE       1
I__316/O                       ClkMux                       309              2616  RISE       1
bit_cnt__i2_LC_2_8_0/clk       LogicCell40_SEQ_MODE_1000      0              2616  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sys_clk_cnt_212__i1_LC_1_8_3/lcout
Path End         : sys_clk_cnt_212__i0_LC_3_9_5/sr
Capture Clock    : sys_clk_cnt_212__i0_LC_3_9_5/clk
Hold Constraint  : 0p
Path slack       : 2926p

Capture Clock Arrival Time (SPI_MASTER|CLK:R#1)      0
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        2616
- Setup Time                                      -198
-----------------------------------------------   ---- 
End-of-path required time (ps)                    2418

Launch Clock Arrival Time (SPI_MASTER|CLK:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        2616
+ Clock To Q                                      541
+ Data Path Delay                                2187
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    5344
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0     PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__291/I                          Odrv12                         0                 0  RISE       1
I__291/O                          Odrv12                       492               492  RISE       1
I__292/I                          Sp12to4                        0               492  RISE       1
I__292/O                          Sp12to4                      429               921  RISE       1
I__294/I                          Span4Mux_v                     0               921  RISE       1
I__294/O                          Span4Mux_v                   352              1273  RISE       1
I__296/I                          Span4Mux_v                     0              1273  RISE       1
I__296/O                          Span4Mux_v                   352              1624  RISE       1
I__299/I                          Span4Mux_v                     0              1624  RISE       1
I__299/O                          Span4Mux_v                   352              1976  RISE       1
I__303/I                          LocalMux                       0              1976  RISE       1
I__303/O                          LocalMux                     330              2306  RISE       1
I__312/I                          ClkMux                         0              2306  RISE       1
I__312/O                          ClkMux                       309              2616  RISE       1
sys_clk_cnt_212__i1_LC_1_8_3/clk  LogicCell40_SEQ_MODE_1000      0              2616  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
sys_clk_cnt_212__i1_LC_1_8_3/lcout  LogicCell40_SEQ_MODE_1000    541              3157   1069  FALL       4
I__268/I                            LocalMux                       0              3157   1884  FALL       1
I__268/O                            LocalMux                     309              3466   1884  FALL       1
I__270/I                            InMux                          0              3466   1884  FALL       1
I__270/O                            InMux                        218              3684   1884  FALL       1
i2_3_lut_adj_4_LC_2_9_1/in3         LogicCell40_SEQ_MODE_0000      0              3684   1884  FALL       1
i2_3_lut_adj_4_LC_2_9_1/ltout       LogicCell40_SEQ_MODE_0000    267              3952   2926  RISE       1
I__132/I                            CascadeMux                     0              3952   2926  RISE       1
I__132/O                            CascadeMux                     0              3952   2926  RISE       1
RST_I_0_98_2_lut_LC_2_9_2/in2       LogicCell40_SEQ_MODE_0000      0              3952   2926  RISE       1
RST_I_0_98_2_lut_LC_2_9_2/lcout     LogicCell40_SEQ_MODE_0000    352              4303   2926  FALL       3
I__360/I                            Odrv4                          0              4303   2926  FALL       1
I__360/O                            Odrv4                        373              4676   2926  FALL       1
I__362/I                            LocalMux                       0              4676   2926  FALL       1
I__362/O                            LocalMux                     309              4985   2926  FALL       1
I__364/I                            SRMux                          0              4985   2926  FALL       1
I__364/O                            SRMux                        359              5344   2926  FALL       1
sys_clk_cnt_212__i0_LC_3_9_5/sr     LogicCell40_SEQ_MODE_1000      0              5344   2926  FALL       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0     PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__291/I                          Odrv12                         0                 0  RISE       1
I__291/O                          Odrv12                       492               492  RISE       1
I__293/I                          Sp12to4                        0               492  RISE       1
I__293/O                          Sp12to4                      429               921  RISE       1
I__295/I                          Span4Mux_v                     0               921  RISE       1
I__295/O                          Span4Mux_v                   352              1273  RISE       1
I__298/I                          Span4Mux_v                     0              1273  RISE       1
I__298/O                          Span4Mux_v                   352              1624  RISE       1
I__302/I                          Span4Mux_v                     0              1624  RISE       1
I__302/O                          Span4Mux_v                   352              1976  RISE       1
I__311/I                          LocalMux                       0              1976  RISE       1
I__311/O                          LocalMux                     330              2306  RISE       1
I__320/I                          ClkMux                         0              2306  RISE       1
I__320/O                          ClkMux                       309              2616  RISE       1
sys_clk_cnt_212__i0_LC_3_9_5/clk  LogicCell40_SEQ_MODE_1000      0              2616  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : present_state_FSM_i3_LC_2_9_6/lcout
Path End         : shreg_i7_LC_1_10_7/ce
Capture Clock    : shreg_i7_LC_1_10_7/clk
Hold Constraint  : 0p
Path slack       : 3002p

Capture Clock Arrival Time (SPI_MASTER|CLK:R#1)      0
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        2616
- Setup Time                                         0
-----------------------------------------------   ---- 
End-of-path required time (ps)                    2616

Launch Clock Arrival Time (SPI_MASTER|CLK:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        2616
+ Clock To Q                                      541
+ Data Path Delay                                2461
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    5618
 
Launch Clock Path
pin name                           model name                 delay  cumulative delay  edge  Fanout
---------------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0      PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__291/I                           Odrv12                         0                 0  RISE       1
I__291/O                           Odrv12                       492               492  RISE       1
I__293/I                           Sp12to4                        0               492  RISE       1
I__293/O                           Sp12to4                      429               921  RISE       1
I__295/I                           Span4Mux_v                     0               921  RISE       1
I__295/O                           Span4Mux_v                   352              1273  RISE       1
I__298/I                           Span4Mux_v                     0              1273  RISE       1
I__298/O                           Span4Mux_v                   352              1624  RISE       1
I__302/I                           Span4Mux_v                     0              1624  RISE       1
I__302/O                           Span4Mux_v                   352              1976  RISE       1
I__310/I                           LocalMux                       0              1976  RISE       1
I__310/O                           LocalMux                     330              2306  RISE       1
I__319/I                           ClkMux                         0              2306  RISE       1
I__319/O                           ClkMux                       309              2616  RISE       1
present_state_FSM_i3_LC_2_9_6/clk  LogicCell40_SEQ_MODE_1000      0              2616  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
present_state_FSM_i3_LC_2_9_6/lcout  LogicCell40_SEQ_MODE_1000    541              3157   1069  FALL       5
I__383/I                             LocalMux                       0              3157   3002  FALL       1
I__383/O                             LocalMux                     309              3466   3002  FALL       1
I__388/I                             InMux                          0              3466   3002  FALL       1
I__388/O                             InMux                        218              3684   3002  FALL       1
i1_2_lut_4_lut_LC_1_9_0/in1          LogicCell40_SEQ_MODE_0000      0              3684   3002  FALL       1
i1_2_lut_4_lut_LC_1_9_0/lcout        LogicCell40_SEQ_MODE_0000    380              4064   3002  FALL       8
I__141/I                             Odrv4                          0              4064   3002  FALL       1
I__141/O                             Odrv4                        373              4437   3002  FALL       1
I__142/I                             Span4Mux_h                     0              4437   3002  FALL       1
I__142/O                             Span4Mux_h                   316              4753   3002  FALL       1
I__143/I                             LocalMux                       0              4753   3002  FALL       1
I__143/O                             LocalMux                     309              5063   3002  FALL       1
I__144/I                             CEMux                          0              5063   3002  FALL       1
I__144/O                             CEMux                        555              5618   3002  FALL       1
shreg_i7_LC_1_10_7/ce                LogicCell40_SEQ_MODE_1000      0              5618   3002  FALL       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__291/I                       Odrv12                         0                 0  RISE       1
I__291/O                       Odrv12                       492               492  RISE       1
I__292/I                       Sp12to4                        0               492  RISE       1
I__292/O                       Sp12to4                      429               921  RISE       1
I__294/I                       Span4Mux_v                     0               921  RISE       1
I__294/O                       Span4Mux_v                   352              1273  RISE       1
I__296/I                       Span4Mux_v                     0              1273  RISE       1
I__296/O                       Span4Mux_v                   352              1624  RISE       1
I__299/I                       Span4Mux_v                     0              1624  RISE       1
I__299/O                       Span4Mux_v                   352              1976  RISE       1
I__304/I                       LocalMux                       0              1976  RISE       1
I__304/O                       LocalMux                     330              2306  RISE       1
I__313/I                       ClkMux                         0              2306  RISE       1
I__313/O                       ClkMux                       309              2616  RISE       1
shreg_i7_LC_1_10_7/clk         LogicCell40_SEQ_MODE_1000      0              2616  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : present_state_FSM_i3_LC_2_9_6/lcout
Path End         : shreg_i6_LC_1_10_6/ce
Capture Clock    : shreg_i6_LC_1_10_6/clk
Hold Constraint  : 0p
Path slack       : 3002p

Capture Clock Arrival Time (SPI_MASTER|CLK:R#1)      0
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        2616
- Setup Time                                         0
-----------------------------------------------   ---- 
End-of-path required time (ps)                    2616

Launch Clock Arrival Time (SPI_MASTER|CLK:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        2616
+ Clock To Q                                      541
+ Data Path Delay                                2461
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    5618
 
Launch Clock Path
pin name                           model name                 delay  cumulative delay  edge  Fanout
---------------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0      PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__291/I                           Odrv12                         0                 0  RISE       1
I__291/O                           Odrv12                       492               492  RISE       1
I__293/I                           Sp12to4                        0               492  RISE       1
I__293/O                           Sp12to4                      429               921  RISE       1
I__295/I                           Span4Mux_v                     0               921  RISE       1
I__295/O                           Span4Mux_v                   352              1273  RISE       1
I__298/I                           Span4Mux_v                     0              1273  RISE       1
I__298/O                           Span4Mux_v                   352              1624  RISE       1
I__302/I                           Span4Mux_v                     0              1624  RISE       1
I__302/O                           Span4Mux_v                   352              1976  RISE       1
I__310/I                           LocalMux                       0              1976  RISE       1
I__310/O                           LocalMux                     330              2306  RISE       1
I__319/I                           ClkMux                         0              2306  RISE       1
I__319/O                           ClkMux                       309              2616  RISE       1
present_state_FSM_i3_LC_2_9_6/clk  LogicCell40_SEQ_MODE_1000      0              2616  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
present_state_FSM_i3_LC_2_9_6/lcout  LogicCell40_SEQ_MODE_1000    541              3157   1069  FALL       5
I__383/I                             LocalMux                       0              3157   3002  FALL       1
I__383/O                             LocalMux                     309              3466   3002  FALL       1
I__388/I                             InMux                          0              3466   3002  FALL       1
I__388/O                             InMux                        218              3684   3002  FALL       1
i1_2_lut_4_lut_LC_1_9_0/in1          LogicCell40_SEQ_MODE_0000      0              3684   3002  FALL       1
i1_2_lut_4_lut_LC_1_9_0/lcout        LogicCell40_SEQ_MODE_0000    380              4064   3002  FALL       8
I__141/I                             Odrv4                          0              4064   3002  FALL       1
I__141/O                             Odrv4                        373              4437   3002  FALL       1
I__142/I                             Span4Mux_h                     0              4437   3002  FALL       1
I__142/O                             Span4Mux_h                   316              4753   3002  FALL       1
I__143/I                             LocalMux                       0              4753   3002  FALL       1
I__143/O                             LocalMux                     309              5063   3002  FALL       1
I__144/I                             CEMux                          0              5063   3002  FALL       1
I__144/O                             CEMux                        555              5618   3002  FALL       1
shreg_i6_LC_1_10_6/ce                LogicCell40_SEQ_MODE_1000      0              5618   3002  FALL       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__291/I                       Odrv12                         0                 0  RISE       1
I__291/O                       Odrv12                       492               492  RISE       1
I__292/I                       Sp12to4                        0               492  RISE       1
I__292/O                       Sp12to4                      429               921  RISE       1
I__294/I                       Span4Mux_v                     0               921  RISE       1
I__294/O                       Span4Mux_v                   352              1273  RISE       1
I__296/I                       Span4Mux_v                     0              1273  RISE       1
I__296/O                       Span4Mux_v                   352              1624  RISE       1
I__299/I                       Span4Mux_v                     0              1624  RISE       1
I__299/O                       Span4Mux_v                   352              1976  RISE       1
I__304/I                       LocalMux                       0              1976  RISE       1
I__304/O                       LocalMux                     330              2306  RISE       1
I__313/I                       ClkMux                         0              2306  RISE       1
I__313/O                       ClkMux                       309              2616  RISE       1
shreg_i6_LC_1_10_6/clk         LogicCell40_SEQ_MODE_1000      0              2616  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : present_state_FSM_i3_LC_2_9_6/lcout
Path End         : shreg_i5_LC_1_10_5/ce
Capture Clock    : shreg_i5_LC_1_10_5/clk
Hold Constraint  : 0p
Path slack       : 3002p

Capture Clock Arrival Time (SPI_MASTER|CLK:R#1)      0
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        2616
- Setup Time                                         0
-----------------------------------------------   ---- 
End-of-path required time (ps)                    2616

Launch Clock Arrival Time (SPI_MASTER|CLK:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        2616
+ Clock To Q                                      541
+ Data Path Delay                                2461
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    5618
 
Launch Clock Path
pin name                           model name                 delay  cumulative delay  edge  Fanout
---------------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0      PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__291/I                           Odrv12                         0                 0  RISE       1
I__291/O                           Odrv12                       492               492  RISE       1
I__293/I                           Sp12to4                        0               492  RISE       1
I__293/O                           Sp12to4                      429               921  RISE       1
I__295/I                           Span4Mux_v                     0               921  RISE       1
I__295/O                           Span4Mux_v                   352              1273  RISE       1
I__298/I                           Span4Mux_v                     0              1273  RISE       1
I__298/O                           Span4Mux_v                   352              1624  RISE       1
I__302/I                           Span4Mux_v                     0              1624  RISE       1
I__302/O                           Span4Mux_v                   352              1976  RISE       1
I__310/I                           LocalMux                       0              1976  RISE       1
I__310/O                           LocalMux                     330              2306  RISE       1
I__319/I                           ClkMux                         0              2306  RISE       1
I__319/O                           ClkMux                       309              2616  RISE       1
present_state_FSM_i3_LC_2_9_6/clk  LogicCell40_SEQ_MODE_1000      0              2616  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
present_state_FSM_i3_LC_2_9_6/lcout  LogicCell40_SEQ_MODE_1000    541              3157   1069  FALL       5
I__383/I                             LocalMux                       0              3157   3002  FALL       1
I__383/O                             LocalMux                     309              3466   3002  FALL       1
I__388/I                             InMux                          0              3466   3002  FALL       1
I__388/O                             InMux                        218              3684   3002  FALL       1
i1_2_lut_4_lut_LC_1_9_0/in1          LogicCell40_SEQ_MODE_0000      0              3684   3002  FALL       1
i1_2_lut_4_lut_LC_1_9_0/lcout        LogicCell40_SEQ_MODE_0000    380              4064   3002  FALL       8
I__141/I                             Odrv4                          0              4064   3002  FALL       1
I__141/O                             Odrv4                        373              4437   3002  FALL       1
I__142/I                             Span4Mux_h                     0              4437   3002  FALL       1
I__142/O                             Span4Mux_h                   316              4753   3002  FALL       1
I__143/I                             LocalMux                       0              4753   3002  FALL       1
I__143/O                             LocalMux                     309              5063   3002  FALL       1
I__144/I                             CEMux                          0              5063   3002  FALL       1
I__144/O                             CEMux                        555              5618   3002  FALL       1
shreg_i5_LC_1_10_5/ce                LogicCell40_SEQ_MODE_1000      0              5618   3002  FALL       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__291/I                       Odrv12                         0                 0  RISE       1
I__291/O                       Odrv12                       492               492  RISE       1
I__292/I                       Sp12to4                        0               492  RISE       1
I__292/O                       Sp12to4                      429               921  RISE       1
I__294/I                       Span4Mux_v                     0               921  RISE       1
I__294/O                       Span4Mux_v                   352              1273  RISE       1
I__296/I                       Span4Mux_v                     0              1273  RISE       1
I__296/O                       Span4Mux_v                   352              1624  RISE       1
I__299/I                       Span4Mux_v                     0              1624  RISE       1
I__299/O                       Span4Mux_v                   352              1976  RISE       1
I__304/I                       LocalMux                       0              1976  RISE       1
I__304/O                       LocalMux                     330              2306  RISE       1
I__313/I                       ClkMux                         0              2306  RISE       1
I__313/O                       ClkMux                       309              2616  RISE       1
shreg_i5_LC_1_10_5/clk         LogicCell40_SEQ_MODE_1000      0              2616  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : present_state_FSM_i3_LC_2_9_6/lcout
Path End         : shreg_i4_LC_1_10_4/ce
Capture Clock    : shreg_i4_LC_1_10_4/clk
Hold Constraint  : 0p
Path slack       : 3002p

Capture Clock Arrival Time (SPI_MASTER|CLK:R#1)      0
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        2616
- Setup Time                                         0
-----------------------------------------------   ---- 
End-of-path required time (ps)                    2616

Launch Clock Arrival Time (SPI_MASTER|CLK:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        2616
+ Clock To Q                                      541
+ Data Path Delay                                2461
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    5618
 
Launch Clock Path
pin name                           model name                 delay  cumulative delay  edge  Fanout
---------------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0      PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__291/I                           Odrv12                         0                 0  RISE       1
I__291/O                           Odrv12                       492               492  RISE       1
I__293/I                           Sp12to4                        0               492  RISE       1
I__293/O                           Sp12to4                      429               921  RISE       1
I__295/I                           Span4Mux_v                     0               921  RISE       1
I__295/O                           Span4Mux_v                   352              1273  RISE       1
I__298/I                           Span4Mux_v                     0              1273  RISE       1
I__298/O                           Span4Mux_v                   352              1624  RISE       1
I__302/I                           Span4Mux_v                     0              1624  RISE       1
I__302/O                           Span4Mux_v                   352              1976  RISE       1
I__310/I                           LocalMux                       0              1976  RISE       1
I__310/O                           LocalMux                     330              2306  RISE       1
I__319/I                           ClkMux                         0              2306  RISE       1
I__319/O                           ClkMux                       309              2616  RISE       1
present_state_FSM_i3_LC_2_9_6/clk  LogicCell40_SEQ_MODE_1000      0              2616  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
present_state_FSM_i3_LC_2_9_6/lcout  LogicCell40_SEQ_MODE_1000    541              3157   1069  FALL       5
I__383/I                             LocalMux                       0              3157   3002  FALL       1
I__383/O                             LocalMux                     309              3466   3002  FALL       1
I__388/I                             InMux                          0              3466   3002  FALL       1
I__388/O                             InMux                        218              3684   3002  FALL       1
i1_2_lut_4_lut_LC_1_9_0/in1          LogicCell40_SEQ_MODE_0000      0              3684   3002  FALL       1
i1_2_lut_4_lut_LC_1_9_0/lcout        LogicCell40_SEQ_MODE_0000    380              4064   3002  FALL       8
I__141/I                             Odrv4                          0              4064   3002  FALL       1
I__141/O                             Odrv4                        373              4437   3002  FALL       1
I__142/I                             Span4Mux_h                     0              4437   3002  FALL       1
I__142/O                             Span4Mux_h                   316              4753   3002  FALL       1
I__143/I                             LocalMux                       0              4753   3002  FALL       1
I__143/O                             LocalMux                     309              5063   3002  FALL       1
I__144/I                             CEMux                          0              5063   3002  FALL       1
I__144/O                             CEMux                        555              5618   3002  FALL       1
shreg_i4_LC_1_10_4/ce                LogicCell40_SEQ_MODE_1000      0              5618   3002  FALL       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__291/I                       Odrv12                         0                 0  RISE       1
I__291/O                       Odrv12                       492               492  RISE       1
I__292/I                       Sp12to4                        0               492  RISE       1
I__292/O                       Sp12to4                      429               921  RISE       1
I__294/I                       Span4Mux_v                     0               921  RISE       1
I__294/O                       Span4Mux_v                   352              1273  RISE       1
I__296/I                       Span4Mux_v                     0              1273  RISE       1
I__296/O                       Span4Mux_v                   352              1624  RISE       1
I__299/I                       Span4Mux_v                     0              1624  RISE       1
I__299/O                       Span4Mux_v                   352              1976  RISE       1
I__304/I                       LocalMux                       0              1976  RISE       1
I__304/O                       LocalMux                     330              2306  RISE       1
I__313/I                       ClkMux                         0              2306  RISE       1
I__313/O                       ClkMux                       309              2616  RISE       1
shreg_i4_LC_1_10_4/clk         LogicCell40_SEQ_MODE_1000      0              2616  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : present_state_FSM_i3_LC_2_9_6/lcout
Path End         : shreg_i3_LC_1_10_3/ce
Capture Clock    : shreg_i3_LC_1_10_3/clk
Hold Constraint  : 0p
Path slack       : 3002p

Capture Clock Arrival Time (SPI_MASTER|CLK:R#1)      0
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        2616
- Setup Time                                         0
-----------------------------------------------   ---- 
End-of-path required time (ps)                    2616

Launch Clock Arrival Time (SPI_MASTER|CLK:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        2616
+ Clock To Q                                      541
+ Data Path Delay                                2461
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    5618
 
Launch Clock Path
pin name                           model name                 delay  cumulative delay  edge  Fanout
---------------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0      PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__291/I                           Odrv12                         0                 0  RISE       1
I__291/O                           Odrv12                       492               492  RISE       1
I__293/I                           Sp12to4                        0               492  RISE       1
I__293/O                           Sp12to4                      429               921  RISE       1
I__295/I                           Span4Mux_v                     0               921  RISE       1
I__295/O                           Span4Mux_v                   352              1273  RISE       1
I__298/I                           Span4Mux_v                     0              1273  RISE       1
I__298/O                           Span4Mux_v                   352              1624  RISE       1
I__302/I                           Span4Mux_v                     0              1624  RISE       1
I__302/O                           Span4Mux_v                   352              1976  RISE       1
I__310/I                           LocalMux                       0              1976  RISE       1
I__310/O                           LocalMux                     330              2306  RISE       1
I__319/I                           ClkMux                         0              2306  RISE       1
I__319/O                           ClkMux                       309              2616  RISE       1
present_state_FSM_i3_LC_2_9_6/clk  LogicCell40_SEQ_MODE_1000      0              2616  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
present_state_FSM_i3_LC_2_9_6/lcout  LogicCell40_SEQ_MODE_1000    541              3157   1069  FALL       5
I__383/I                             LocalMux                       0              3157   3002  FALL       1
I__383/O                             LocalMux                     309              3466   3002  FALL       1
I__388/I                             InMux                          0              3466   3002  FALL       1
I__388/O                             InMux                        218              3684   3002  FALL       1
i1_2_lut_4_lut_LC_1_9_0/in1          LogicCell40_SEQ_MODE_0000      0              3684   3002  FALL       1
i1_2_lut_4_lut_LC_1_9_0/lcout        LogicCell40_SEQ_MODE_0000    380              4064   3002  FALL       8
I__141/I                             Odrv4                          0              4064   3002  FALL       1
I__141/O                             Odrv4                        373              4437   3002  FALL       1
I__142/I                             Span4Mux_h                     0              4437   3002  FALL       1
I__142/O                             Span4Mux_h                   316              4753   3002  FALL       1
I__143/I                             LocalMux                       0              4753   3002  FALL       1
I__143/O                             LocalMux                     309              5063   3002  FALL       1
I__144/I                             CEMux                          0              5063   3002  FALL       1
I__144/O                             CEMux                        555              5618   3002  FALL       1
shreg_i3_LC_1_10_3/ce                LogicCell40_SEQ_MODE_1000      0              5618   3002  FALL       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__291/I                       Odrv12                         0                 0  RISE       1
I__291/O                       Odrv12                       492               492  RISE       1
I__292/I                       Sp12to4                        0               492  RISE       1
I__292/O                       Sp12to4                      429               921  RISE       1
I__294/I                       Span4Mux_v                     0               921  RISE       1
I__294/O                       Span4Mux_v                   352              1273  RISE       1
I__296/I                       Span4Mux_v                     0              1273  RISE       1
I__296/O                       Span4Mux_v                   352              1624  RISE       1
I__299/I                       Span4Mux_v                     0              1624  RISE       1
I__299/O                       Span4Mux_v                   352              1976  RISE       1
I__304/I                       LocalMux                       0              1976  RISE       1
I__304/O                       LocalMux                     330              2306  RISE       1
I__313/I                       ClkMux                         0              2306  RISE       1
I__313/O                       ClkMux                       309              2616  RISE       1
shreg_i3_LC_1_10_3/clk         LogicCell40_SEQ_MODE_1000      0              2616  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : present_state_FSM_i3_LC_2_9_6/lcout
Path End         : shreg_i2_LC_1_10_2/ce
Capture Clock    : shreg_i2_LC_1_10_2/clk
Hold Constraint  : 0p
Path slack       : 3002p

Capture Clock Arrival Time (SPI_MASTER|CLK:R#1)      0
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        2616
- Setup Time                                         0
-----------------------------------------------   ---- 
End-of-path required time (ps)                    2616

Launch Clock Arrival Time (SPI_MASTER|CLK:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        2616
+ Clock To Q                                      541
+ Data Path Delay                                2461
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    5618
 
Launch Clock Path
pin name                           model name                 delay  cumulative delay  edge  Fanout
---------------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0      PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__291/I                           Odrv12                         0                 0  RISE       1
I__291/O                           Odrv12                       492               492  RISE       1
I__293/I                           Sp12to4                        0               492  RISE       1
I__293/O                           Sp12to4                      429               921  RISE       1
I__295/I                           Span4Mux_v                     0               921  RISE       1
I__295/O                           Span4Mux_v                   352              1273  RISE       1
I__298/I                           Span4Mux_v                     0              1273  RISE       1
I__298/O                           Span4Mux_v                   352              1624  RISE       1
I__302/I                           Span4Mux_v                     0              1624  RISE       1
I__302/O                           Span4Mux_v                   352              1976  RISE       1
I__310/I                           LocalMux                       0              1976  RISE       1
I__310/O                           LocalMux                     330              2306  RISE       1
I__319/I                           ClkMux                         0              2306  RISE       1
I__319/O                           ClkMux                       309              2616  RISE       1
present_state_FSM_i3_LC_2_9_6/clk  LogicCell40_SEQ_MODE_1000      0              2616  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
present_state_FSM_i3_LC_2_9_6/lcout  LogicCell40_SEQ_MODE_1000    541              3157   1069  FALL       5
I__383/I                             LocalMux                       0              3157   3002  FALL       1
I__383/O                             LocalMux                     309              3466   3002  FALL       1
I__388/I                             InMux                          0              3466   3002  FALL       1
I__388/O                             InMux                        218              3684   3002  FALL       1
i1_2_lut_4_lut_LC_1_9_0/in1          LogicCell40_SEQ_MODE_0000      0              3684   3002  FALL       1
i1_2_lut_4_lut_LC_1_9_0/lcout        LogicCell40_SEQ_MODE_0000    380              4064   3002  FALL       8
I__141/I                             Odrv4                          0              4064   3002  FALL       1
I__141/O                             Odrv4                        373              4437   3002  FALL       1
I__142/I                             Span4Mux_h                     0              4437   3002  FALL       1
I__142/O                             Span4Mux_h                   316              4753   3002  FALL       1
I__143/I                             LocalMux                       0              4753   3002  FALL       1
I__143/O                             LocalMux                     309              5063   3002  FALL       1
I__144/I                             CEMux                          0              5063   3002  FALL       1
I__144/O                             CEMux                        555              5618   3002  FALL       1
shreg_i2_LC_1_10_2/ce                LogicCell40_SEQ_MODE_1000      0              5618   3002  FALL       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__291/I                       Odrv12                         0                 0  RISE       1
I__291/O                       Odrv12                       492               492  RISE       1
I__292/I                       Sp12to4                        0               492  RISE       1
I__292/O                       Sp12to4                      429               921  RISE       1
I__294/I                       Span4Mux_v                     0               921  RISE       1
I__294/O                       Span4Mux_v                   352              1273  RISE       1
I__296/I                       Span4Mux_v                     0              1273  RISE       1
I__296/O                       Span4Mux_v                   352              1624  RISE       1
I__299/I                       Span4Mux_v                     0              1624  RISE       1
I__299/O                       Span4Mux_v                   352              1976  RISE       1
I__304/I                       LocalMux                       0              1976  RISE       1
I__304/O                       LocalMux                     330              2306  RISE       1
I__313/I                       ClkMux                         0              2306  RISE       1
I__313/O                       ClkMux                       309              2616  RISE       1
shreg_i2_LC_1_10_2/clk         LogicCell40_SEQ_MODE_1000      0              2616  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : present_state_FSM_i3_LC_2_9_6/lcout
Path End         : shreg_i1_LC_1_10_1/ce
Capture Clock    : shreg_i1_LC_1_10_1/clk
Hold Constraint  : 0p
Path slack       : 3002p

Capture Clock Arrival Time (SPI_MASTER|CLK:R#1)      0
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        2616
- Setup Time                                         0
-----------------------------------------------   ---- 
End-of-path required time (ps)                    2616

Launch Clock Arrival Time (SPI_MASTER|CLK:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        2616
+ Clock To Q                                      541
+ Data Path Delay                                2461
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    5618
 
Launch Clock Path
pin name                           model name                 delay  cumulative delay  edge  Fanout
---------------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0      PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__291/I                           Odrv12                         0                 0  RISE       1
I__291/O                           Odrv12                       492               492  RISE       1
I__293/I                           Sp12to4                        0               492  RISE       1
I__293/O                           Sp12to4                      429               921  RISE       1
I__295/I                           Span4Mux_v                     0               921  RISE       1
I__295/O                           Span4Mux_v                   352              1273  RISE       1
I__298/I                           Span4Mux_v                     0              1273  RISE       1
I__298/O                           Span4Mux_v                   352              1624  RISE       1
I__302/I                           Span4Mux_v                     0              1624  RISE       1
I__302/O                           Span4Mux_v                   352              1976  RISE       1
I__310/I                           LocalMux                       0              1976  RISE       1
I__310/O                           LocalMux                     330              2306  RISE       1
I__319/I                           ClkMux                         0              2306  RISE       1
I__319/O                           ClkMux                       309              2616  RISE       1
present_state_FSM_i3_LC_2_9_6/clk  LogicCell40_SEQ_MODE_1000      0              2616  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
present_state_FSM_i3_LC_2_9_6/lcout  LogicCell40_SEQ_MODE_1000    541              3157   1069  FALL       5
I__383/I                             LocalMux                       0              3157   3002  FALL       1
I__383/O                             LocalMux                     309              3466   3002  FALL       1
I__388/I                             InMux                          0              3466   3002  FALL       1
I__388/O                             InMux                        218              3684   3002  FALL       1
i1_2_lut_4_lut_LC_1_9_0/in1          LogicCell40_SEQ_MODE_0000      0              3684   3002  FALL       1
i1_2_lut_4_lut_LC_1_9_0/lcout        LogicCell40_SEQ_MODE_0000    380              4064   3002  FALL       8
I__141/I                             Odrv4                          0              4064   3002  FALL       1
I__141/O                             Odrv4                        373              4437   3002  FALL       1
I__142/I                             Span4Mux_h                     0              4437   3002  FALL       1
I__142/O                             Span4Mux_h                   316              4753   3002  FALL       1
I__143/I                             LocalMux                       0              4753   3002  FALL       1
I__143/O                             LocalMux                     309              5063   3002  FALL       1
I__144/I                             CEMux                          0              5063   3002  FALL       1
I__144/O                             CEMux                        555              5618   3002  FALL       1
shreg_i1_LC_1_10_1/ce                LogicCell40_SEQ_MODE_1000      0              5618   3002  FALL       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__291/I                       Odrv12                         0                 0  RISE       1
I__291/O                       Odrv12                       492               492  RISE       1
I__292/I                       Sp12to4                        0               492  RISE       1
I__292/O                       Sp12to4                      429               921  RISE       1
I__294/I                       Span4Mux_v                     0               921  RISE       1
I__294/O                       Span4Mux_v                   352              1273  RISE       1
I__296/I                       Span4Mux_v                     0              1273  RISE       1
I__296/O                       Span4Mux_v                   352              1624  RISE       1
I__299/I                       Span4Mux_v                     0              1624  RISE       1
I__299/O                       Span4Mux_v                   352              1976  RISE       1
I__304/I                       LocalMux                       0              1976  RISE       1
I__304/O                       LocalMux                     330              2306  RISE       1
I__313/I                       ClkMux                         0              2306  RISE       1
I__313/O                       ClkMux                       309              2616  RISE       1
shreg_i1_LC_1_10_1/clk         LogicCell40_SEQ_MODE_1000      0              2616  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : present_state_FSM_i3_LC_2_9_6/lcout
Path End         : shreg_i0_LC_1_10_0/ce
Capture Clock    : shreg_i0_LC_1_10_0/clk
Hold Constraint  : 0p
Path slack       : 3002p

Capture Clock Arrival Time (SPI_MASTER|CLK:R#1)      0
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        2616
- Setup Time                                         0
-----------------------------------------------   ---- 
End-of-path required time (ps)                    2616

Launch Clock Arrival Time (SPI_MASTER|CLK:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        2616
+ Clock To Q                                      541
+ Data Path Delay                                2461
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    5618
 
Launch Clock Path
pin name                           model name                 delay  cumulative delay  edge  Fanout
---------------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0      PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__291/I                           Odrv12                         0                 0  RISE       1
I__291/O                           Odrv12                       492               492  RISE       1
I__293/I                           Sp12to4                        0               492  RISE       1
I__293/O                           Sp12to4                      429               921  RISE       1
I__295/I                           Span4Mux_v                     0               921  RISE       1
I__295/O                           Span4Mux_v                   352              1273  RISE       1
I__298/I                           Span4Mux_v                     0              1273  RISE       1
I__298/O                           Span4Mux_v                   352              1624  RISE       1
I__302/I                           Span4Mux_v                     0              1624  RISE       1
I__302/O                           Span4Mux_v                   352              1976  RISE       1
I__310/I                           LocalMux                       0              1976  RISE       1
I__310/O                           LocalMux                     330              2306  RISE       1
I__319/I                           ClkMux                         0              2306  RISE       1
I__319/O                           ClkMux                       309              2616  RISE       1
present_state_FSM_i3_LC_2_9_6/clk  LogicCell40_SEQ_MODE_1000      0              2616  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
present_state_FSM_i3_LC_2_9_6/lcout  LogicCell40_SEQ_MODE_1000    541              3157   1069  FALL       5
I__383/I                             LocalMux                       0              3157   3002  FALL       1
I__383/O                             LocalMux                     309              3466   3002  FALL       1
I__388/I                             InMux                          0              3466   3002  FALL       1
I__388/O                             InMux                        218              3684   3002  FALL       1
i1_2_lut_4_lut_LC_1_9_0/in1          LogicCell40_SEQ_MODE_0000      0              3684   3002  FALL       1
i1_2_lut_4_lut_LC_1_9_0/lcout        LogicCell40_SEQ_MODE_0000    380              4064   3002  FALL       8
I__141/I                             Odrv4                          0              4064   3002  FALL       1
I__141/O                             Odrv4                        373              4437   3002  FALL       1
I__142/I                             Span4Mux_h                     0              4437   3002  FALL       1
I__142/O                             Span4Mux_h                   316              4753   3002  FALL       1
I__143/I                             LocalMux                       0              4753   3002  FALL       1
I__143/O                             LocalMux                     309              5063   3002  FALL       1
I__144/I                             CEMux                          0              5063   3002  FALL       1
I__144/O                             CEMux                        555              5618   3002  FALL       1
shreg_i0_LC_1_10_0/ce                LogicCell40_SEQ_MODE_1000      0              5618   3002  FALL       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__291/I                       Odrv12                         0                 0  RISE       1
I__291/O                       Odrv12                       492               492  RISE       1
I__292/I                       Sp12to4                        0               492  RISE       1
I__292/O                       Sp12to4                      429               921  RISE       1
I__294/I                       Span4Mux_v                     0               921  RISE       1
I__294/O                       Span4Mux_v                   352              1273  RISE       1
I__296/I                       Span4Mux_v                     0              1273  RISE       1
I__296/O                       Span4Mux_v                   352              1624  RISE       1
I__299/I                       Span4Mux_v                     0              1624  RISE       1
I__299/O                       Span4Mux_v                   352              1976  RISE       1
I__304/I                       LocalMux                       0              1976  RISE       1
I__304/O                       LocalMux                     330              2306  RISE       1
I__313/I                       ClkMux                         0              2306  RISE       1
I__313/O                       ClkMux                       309              2616  RISE       1
shreg_i0_LC_1_10_0/clk         LogicCell40_SEQ_MODE_1000      0              2616  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : present_state_FSM_i3_LC_2_9_6/lcout
Path End         : bit_cnt__i1_LC_2_8_1/ce
Capture Clock    : bit_cnt__i1_LC_2_8_1/clk
Hold Constraint  : 0p
Path slack       : 3009p

Capture Clock Arrival Time (SPI_MASTER|CLK:R#1)      0
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        2616
- Setup Time                                         0
-----------------------------------------------   ---- 
End-of-path required time (ps)                    2616

Launch Clock Arrival Time (SPI_MASTER|CLK:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        2616
+ Clock To Q                                      541
+ Data Path Delay                                2468
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    5625
 
Launch Clock Path
pin name                           model name                 delay  cumulative delay  edge  Fanout
---------------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0      PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__291/I                           Odrv12                         0                 0  RISE       1
I__291/O                           Odrv12                       492               492  RISE       1
I__293/I                           Sp12to4                        0               492  RISE       1
I__293/O                           Sp12to4                      429               921  RISE       1
I__295/I                           Span4Mux_v                     0               921  RISE       1
I__295/O                           Span4Mux_v                   352              1273  RISE       1
I__298/I                           Span4Mux_v                     0              1273  RISE       1
I__298/O                           Span4Mux_v                   352              1624  RISE       1
I__302/I                           Span4Mux_v                     0              1624  RISE       1
I__302/O                           Span4Mux_v                   352              1976  RISE       1
I__310/I                           LocalMux                       0              1976  RISE       1
I__310/O                           LocalMux                     330              2306  RISE       1
I__319/I                           ClkMux                         0              2306  RISE       1
I__319/O                           ClkMux                       309              2616  RISE       1
present_state_FSM_i3_LC_2_9_6/clk  LogicCell40_SEQ_MODE_1000      0              2616  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
present_state_FSM_i3_LC_2_9_6/lcout  LogicCell40_SEQ_MODE_1000    541              3157   1069  FALL       5
I__381/I                             LocalMux                       0              3157   1983  FALL       1
I__381/O                             LocalMux                     309              3466   1983  FALL       1
I__385/I                             InMux                          0              3466   1983  FALL       1
I__385/O                             InMux                        218              3684   1983  FALL       1
i216_2_lut_3_lut_LC_3_9_4/in0        LogicCell40_SEQ_MODE_0000      0              3684   1983  FALL       1
i216_2_lut_3_lut_LC_3_9_4/lcout      LogicCell40_SEQ_MODE_0000    387              4071   1983  FALL       3
I__332/I                             Odrv4                          0              4071   3009  FALL       1
I__332/O                             Odrv4                        373              4444   3009  FALL       1
I__334/I                             Span4Mux_h                     0              4444   3009  FALL       1
I__334/O                             Span4Mux_h                   316              4760   3009  FALL       1
I__335/I                             LocalMux                       0              4760   3009  FALL       1
I__335/O                             LocalMux                     309              5070   3009  FALL       1
I__336/I                             CEMux                          0              5070   3009  FALL       1
I__336/O                             CEMux                        555              5625   3009  FALL       1
bit_cnt__i1_LC_2_8_1/ce              LogicCell40_SEQ_MODE_1000      0              5625   3009  FALL       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__291/I                       Odrv12                         0                 0  RISE       1
I__291/O                       Odrv12                       492               492  RISE       1
I__293/I                       Sp12to4                        0               492  RISE       1
I__293/O                       Sp12to4                      429               921  RISE       1
I__295/I                       Span4Mux_v                     0               921  RISE       1
I__295/O                       Span4Mux_v                   352              1273  RISE       1
I__297/I                       Span4Mux_v                     0              1273  RISE       1
I__297/O                       Span4Mux_v                   352              1624  RISE       1
I__301/I                       Span4Mux_v                     0              1624  RISE       1
I__301/O                       Span4Mux_v                   352              1976  RISE       1
I__307/I                       LocalMux                       0              1976  RISE       1
I__307/O                       LocalMux                     330              2306  RISE       1
I__316/I                       ClkMux                         0              2306  RISE       1
I__316/O                       ClkMux                       309              2616  RISE       1
bit_cnt__i1_LC_2_8_1/clk       LogicCell40_SEQ_MODE_1000      0              2616  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : present_state_FSM_i3_LC_2_9_6/lcout
Path End         : bit_cnt__i2_LC_2_8_0/ce
Capture Clock    : bit_cnt__i2_LC_2_8_0/clk
Hold Constraint  : 0p
Path slack       : 3009p

Capture Clock Arrival Time (SPI_MASTER|CLK:R#1)      0
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        2616
- Setup Time                                         0
-----------------------------------------------   ---- 
End-of-path required time (ps)                    2616

Launch Clock Arrival Time (SPI_MASTER|CLK:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        2616
+ Clock To Q                                      541
+ Data Path Delay                                2468
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    5625
 
Launch Clock Path
pin name                           model name                 delay  cumulative delay  edge  Fanout
---------------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0      PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__291/I                           Odrv12                         0                 0  RISE       1
I__291/O                           Odrv12                       492               492  RISE       1
I__293/I                           Sp12to4                        0               492  RISE       1
I__293/O                           Sp12to4                      429               921  RISE       1
I__295/I                           Span4Mux_v                     0               921  RISE       1
I__295/O                           Span4Mux_v                   352              1273  RISE       1
I__298/I                           Span4Mux_v                     0              1273  RISE       1
I__298/O                           Span4Mux_v                   352              1624  RISE       1
I__302/I                           Span4Mux_v                     0              1624  RISE       1
I__302/O                           Span4Mux_v                   352              1976  RISE       1
I__310/I                           LocalMux                       0              1976  RISE       1
I__310/O                           LocalMux                     330              2306  RISE       1
I__319/I                           ClkMux                         0              2306  RISE       1
I__319/O                           ClkMux                       309              2616  RISE       1
present_state_FSM_i3_LC_2_9_6/clk  LogicCell40_SEQ_MODE_1000      0              2616  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
present_state_FSM_i3_LC_2_9_6/lcout  LogicCell40_SEQ_MODE_1000    541              3157   1069  FALL       5
I__381/I                             LocalMux                       0              3157   1983  FALL       1
I__381/O                             LocalMux                     309              3466   1983  FALL       1
I__385/I                             InMux                          0              3466   1983  FALL       1
I__385/O                             InMux                        218              3684   1983  FALL       1
i216_2_lut_3_lut_LC_3_9_4/in0        LogicCell40_SEQ_MODE_0000      0              3684   1983  FALL       1
i216_2_lut_3_lut_LC_3_9_4/lcout      LogicCell40_SEQ_MODE_0000    387              4071   1983  FALL       3
I__332/I                             Odrv4                          0              4071   3009  FALL       1
I__332/O                             Odrv4                        373              4444   3009  FALL       1
I__334/I                             Span4Mux_h                     0              4444   3009  FALL       1
I__334/O                             Span4Mux_h                   316              4760   3009  FALL       1
I__335/I                             LocalMux                       0              4760   3009  FALL       1
I__335/O                             LocalMux                     309              5070   3009  FALL       1
I__336/I                             CEMux                          0              5070   3009  FALL       1
I__336/O                             CEMux                        555              5625   3009  FALL       1
bit_cnt__i2_LC_2_8_0/ce              LogicCell40_SEQ_MODE_1000      0              5625   3009  FALL       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__291/I                       Odrv12                         0                 0  RISE       1
I__291/O                       Odrv12                       492               492  RISE       1
I__293/I                       Sp12to4                        0               492  RISE       1
I__293/O                       Sp12to4                      429               921  RISE       1
I__295/I                       Span4Mux_v                     0               921  RISE       1
I__295/O                       Span4Mux_v                   352              1273  RISE       1
I__297/I                       Span4Mux_v                     0              1273  RISE       1
I__297/O                       Span4Mux_v                   352              1624  RISE       1
I__301/I                       Span4Mux_v                     0              1624  RISE       1
I__301/O                       Span4Mux_v                   352              1976  RISE       1
I__307/I                       LocalMux                       0              1976  RISE       1
I__307/O                       LocalMux                     330              2306  RISE       1
I__316/I                       ClkMux                         0              2306  RISE       1
I__316/O                       ClkMux                       309              2616  RISE       1
bit_cnt__i2_LC_2_8_0/clk       LogicCell40_SEQ_MODE_1000      0              2616  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sys_clk_cnt_212__i1_LC_1_8_3/lcout
Path End         : sys_clk_cnt_212__i1_LC_1_8_3/sr
Capture Clock    : sys_clk_cnt_212__i1_LC_1_8_3/clk
Hold Constraint  : 0p
Path slack       : 3242p

Capture Clock Arrival Time (SPI_MASTER|CLK:R#1)      0
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        2616
- Setup Time                                      -198
-----------------------------------------------   ---- 
End-of-path required time (ps)                    2418

Launch Clock Arrival Time (SPI_MASTER|CLK:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        2616
+ Clock To Q                                      541
+ Data Path Delay                                2503
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    5660
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0     PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__291/I                          Odrv12                         0                 0  RISE       1
I__291/O                          Odrv12                       492               492  RISE       1
I__292/I                          Sp12to4                        0               492  RISE       1
I__292/O                          Sp12to4                      429               921  RISE       1
I__294/I                          Span4Mux_v                     0               921  RISE       1
I__294/O                          Span4Mux_v                   352              1273  RISE       1
I__296/I                          Span4Mux_v                     0              1273  RISE       1
I__296/O                          Span4Mux_v                   352              1624  RISE       1
I__299/I                          Span4Mux_v                     0              1624  RISE       1
I__299/O                          Span4Mux_v                   352              1976  RISE       1
I__303/I                          LocalMux                       0              1976  RISE       1
I__303/O                          LocalMux                     330              2306  RISE       1
I__312/I                          ClkMux                         0              2306  RISE       1
I__312/O                          ClkMux                       309              2616  RISE       1
sys_clk_cnt_212__i1_LC_1_8_3/clk  LogicCell40_SEQ_MODE_1000      0              2616  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
sys_clk_cnt_212__i1_LC_1_8_3/lcout  LogicCell40_SEQ_MODE_1000    541              3157   1069  FALL       4
I__268/I                            LocalMux                       0              3157   1884  FALL       1
I__268/O                            LocalMux                     309              3466   1884  FALL       1
I__270/I                            InMux                          0              3466   1884  FALL       1
I__270/O                            InMux                        218              3684   1884  FALL       1
i2_3_lut_adj_4_LC_2_9_1/in3         LogicCell40_SEQ_MODE_0000      0              3684   1884  FALL       1
i2_3_lut_adj_4_LC_2_9_1/ltout       LogicCell40_SEQ_MODE_0000    267              3952   2926  RISE       1
I__132/I                            CascadeMux                     0              3952   2926  RISE       1
I__132/O                            CascadeMux                     0              3952   2926  RISE       1
RST_I_0_98_2_lut_LC_2_9_2/in2       LogicCell40_SEQ_MODE_0000      0              3952   2926  RISE       1
RST_I_0_98_2_lut_LC_2_9_2/lcout     LogicCell40_SEQ_MODE_0000    352              4303   2926  FALL       3
I__361/I                            Odrv4                          0              4303   3243  FALL       1
I__361/O                            Odrv4                        373              4676   3243  FALL       1
I__363/I                            Span4Mux_h                     0              4676   3243  FALL       1
I__363/O                            Span4Mux_h                   316              4992   3243  FALL       1
I__365/I                            LocalMux                       0              4992   3243  FALL       1
I__365/O                            LocalMux                     309              5302   3243  FALL       1
I__366/I                            SRMux                          0              5302   3243  FALL       1
I__366/O                            SRMux                        359              5660   3243  FALL       1
sys_clk_cnt_212__i1_LC_1_8_3/sr     LogicCell40_SEQ_MODE_1000      0              5660   3243  FALL       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0     PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__291/I                          Odrv12                         0                 0  RISE       1
I__291/O                          Odrv12                       492               492  RISE       1
I__292/I                          Sp12to4                        0               492  RISE       1
I__292/O                          Sp12to4                      429               921  RISE       1
I__294/I                          Span4Mux_v                     0               921  RISE       1
I__294/O                          Span4Mux_v                   352              1273  RISE       1
I__296/I                          Span4Mux_v                     0              1273  RISE       1
I__296/O                          Span4Mux_v                   352              1624  RISE       1
I__299/I                          Span4Mux_v                     0              1624  RISE       1
I__299/O                          Span4Mux_v                   352              1976  RISE       1
I__303/I                          LocalMux                       0              1976  RISE       1
I__303/O                          LocalMux                     330              2306  RISE       1
I__312/I                          ClkMux                         0              2306  RISE       1
I__312/O                          ClkMux                       309              2616  RISE       1
sys_clk_cnt_212__i1_LC_1_8_3/clk  LogicCell40_SEQ_MODE_1000      0              2616  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sys_clk_cnt_212__i1_LC_1_8_3/lcout
Path End         : sys_clk_cnt_212__i2_LC_1_8_0/sr
Capture Clock    : sys_clk_cnt_212__i2_LC_1_8_0/clk
Hold Constraint  : 0p
Path slack       : 3242p

Capture Clock Arrival Time (SPI_MASTER|CLK:R#1)      0
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        2616
- Setup Time                                      -198
-----------------------------------------------   ---- 
End-of-path required time (ps)                    2418

Launch Clock Arrival Time (SPI_MASTER|CLK:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        2616
+ Clock To Q                                      541
+ Data Path Delay                                2503
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    5660
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0     PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__291/I                          Odrv12                         0                 0  RISE       1
I__291/O                          Odrv12                       492               492  RISE       1
I__292/I                          Sp12to4                        0               492  RISE       1
I__292/O                          Sp12to4                      429               921  RISE       1
I__294/I                          Span4Mux_v                     0               921  RISE       1
I__294/O                          Span4Mux_v                   352              1273  RISE       1
I__296/I                          Span4Mux_v                     0              1273  RISE       1
I__296/O                          Span4Mux_v                   352              1624  RISE       1
I__299/I                          Span4Mux_v                     0              1624  RISE       1
I__299/O                          Span4Mux_v                   352              1976  RISE       1
I__303/I                          LocalMux                       0              1976  RISE       1
I__303/O                          LocalMux                     330              2306  RISE       1
I__312/I                          ClkMux                         0              2306  RISE       1
I__312/O                          ClkMux                       309              2616  RISE       1
sys_clk_cnt_212__i1_LC_1_8_3/clk  LogicCell40_SEQ_MODE_1000      0              2616  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
sys_clk_cnt_212__i1_LC_1_8_3/lcout  LogicCell40_SEQ_MODE_1000    541              3157   1069  FALL       4
I__268/I                            LocalMux                       0              3157   1884  FALL       1
I__268/O                            LocalMux                     309              3466   1884  FALL       1
I__270/I                            InMux                          0              3466   1884  FALL       1
I__270/O                            InMux                        218              3684   1884  FALL       1
i2_3_lut_adj_4_LC_2_9_1/in3         LogicCell40_SEQ_MODE_0000      0              3684   1884  FALL       1
i2_3_lut_adj_4_LC_2_9_1/ltout       LogicCell40_SEQ_MODE_0000    267              3952   2926  RISE       1
I__132/I                            CascadeMux                     0              3952   2926  RISE       1
I__132/O                            CascadeMux                     0              3952   2926  RISE       1
RST_I_0_98_2_lut_LC_2_9_2/in2       LogicCell40_SEQ_MODE_0000      0              3952   2926  RISE       1
RST_I_0_98_2_lut_LC_2_9_2/lcout     LogicCell40_SEQ_MODE_0000    352              4303   2926  FALL       3
I__361/I                            Odrv4                          0              4303   3243  FALL       1
I__361/O                            Odrv4                        373              4676   3243  FALL       1
I__363/I                            Span4Mux_h                     0              4676   3243  FALL       1
I__363/O                            Span4Mux_h                   316              4992   3243  FALL       1
I__365/I                            LocalMux                       0              4992   3243  FALL       1
I__365/O                            LocalMux                     309              5302   3243  FALL       1
I__366/I                            SRMux                          0              5302   3243  FALL       1
I__366/O                            SRMux                        359              5660   3243  FALL       1
sys_clk_cnt_212__i2_LC_1_8_0/sr     LogicCell40_SEQ_MODE_1000      0              5660   3243  FALL       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0     PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__291/I                          Odrv12                         0                 0  RISE       1
I__291/O                          Odrv12                       492               492  RISE       1
I__292/I                          Sp12to4                        0               492  RISE       1
I__292/O                          Sp12to4                      429               921  RISE       1
I__294/I                          Span4Mux_v                     0               921  RISE       1
I__294/O                          Span4Mux_v                   352              1273  RISE       1
I__296/I                          Span4Mux_v                     0              1273  RISE       1
I__296/O                          Span4Mux_v                   352              1624  RISE       1
I__299/I                          Span4Mux_v                     0              1624  RISE       1
I__299/O                          Span4Mux_v                   352              1976  RISE       1
I__303/I                          LocalMux                       0              1976  RISE       1
I__303/O                          LocalMux                     330              2306  RISE       1
I__312/I                          ClkMux                         0              2306  RISE       1
I__312/O                          ClkMux                       309              2616  RISE       1
sys_clk_cnt_212__i2_LC_1_8_0/clk  LogicCell40_SEQ_MODE_1000      0              2616  RISE       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : DIN_VLD
Path End         : present_state_FSM_i1_LC_2_10_4/in1
Capture Clock    : present_state_FSM_i1_LC_2_10_4/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (SPI_MASTER|CLK:R#1)    -INF
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2616
- Setup Time                                          0
-----------------------------------------------   ----- 
End-of-path required time (ps)                     -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         2563
---------------------------------------   ---- 
End-of-path arrival time (ps)             2563
 
Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
DIN_VLD                                     SPI_MASTER                     0                 0   +INF  RISE       1
ipInertedIOPad_DIN_VLD_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  RISE       1
ipInertedIOPad_DIN_VLD_iopad/DOUT           IO_PAD                       510               510   +INF  RISE       1
ipInertedIOPad_DIN_VLD_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
ipInertedIOPad_DIN_VLD_preio/DIN0           PRE_IO_PIN_TYPE_000001       464               974   +INF  FALL       1
I__225/I                                    Odrv4                          0               974   +INF  FALL       1
I__225/O                                    Odrv4                        373              1347   +INF  FALL       1
I__227/I                                    Span4Mux_v                     0              1347   +INF  FALL       1
I__227/O                                    Span4Mux_v                   373              1719   +INF  FALL       1
I__229/I                                    Span4Mux_h                     0              1719   +INF  FALL       1
I__229/O                                    Span4Mux_h                   316              2036   +INF  FALL       1
I__232/I                                    LocalMux                       0              2036   +INF  FALL       1
I__232/O                                    LocalMux                     309              2345   +INF  FALL       1
I__235/I                                    InMux                          0              2345   +INF  FALL       1
I__235/O                                    InMux                        218              2563   +INF  FALL       1
present_state_FSM_i1_LC_2_10_4/in1          LogicCell40_SEQ_MODE_1001      0              2563   +INF  FALL       1

Capture Clock Path
pin name                            model name                 delay  cumulative delay  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0       PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__291/I                            Odrv12                         0                 0  RISE       1
I__291/O                            Odrv12                       492               492  RISE       1
I__293/I                            Sp12to4                        0               492  RISE       1
I__293/O                            Sp12to4                      429               921  RISE       1
I__295/I                            Span4Mux_v                     0               921  RISE       1
I__295/O                            Span4Mux_v                   352              1273  RISE       1
I__297/I                            Span4Mux_v                     0              1273  RISE       1
I__297/O                            Span4Mux_v                   352              1624  RISE       1
I__301/I                            Span4Mux_v                     0              1624  RISE       1
I__301/O                            Span4Mux_v                   352              1976  RISE       1
I__308/I                            LocalMux                       0              1976  RISE       1
I__308/O                            LocalMux                     330              2306  RISE       1
I__317/I                            ClkMux                         0              2306  RISE       1
I__317/O                            ClkMux                       309              2616  RISE       1
present_state_FSM_i1_LC_2_10_4/clk  LogicCell40_SEQ_MODE_1001      0              2616  RISE       1



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : MISO
Path End         : miso_reg_82_LC_1_9_4/in1
Capture Clock    : miso_reg_82_LC_1_9_4/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (SPI_MASTER|CLK:R#1)    -INF
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2616
- Setup Time                                          0
-----------------------------------------------   ----- 
End-of-path required time (ps)                     -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         3034
---------------------------------------   ---- 
End-of-path arrival time (ps)             3034
 
Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
MISO                                     SPI_MASTER                     0                 0   +INF  RISE       1
ipInertedIOPad_MISO_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  RISE       1
ipInertedIOPad_MISO_iopad/DOUT           IO_PAD                       510               510   +INF  RISE       1
ipInertedIOPad_MISO_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
ipInertedIOPad_MISO_preio/DIN0           PRE_IO_PIN_TYPE_000001       464               974   +INF  FALL       1
I__127/I                                 Odrv12                         0               974   +INF  FALL       1
I__127/O                                 Odrv12                       541              1515   +INF  FALL       1
I__128/I                                 Span12Mux_v                    0              1515   +INF  FALL       1
I__128/O                                 Span12Mux_v                  541              2057   +INF  FALL       1
I__129/I                                 Sp12to4                        0              2057   +INF  FALL       1
I__129/O                                 Sp12to4                      450              2507   +INF  FALL       1
I__130/I                                 LocalMux                       0              2507   +INF  FALL       1
I__130/O                                 LocalMux                     309              2816   +INF  FALL       1
I__131/I                                 InMux                          0              2816   +INF  FALL       1
I__131/O                                 InMux                        218              3034   +INF  FALL       1
miso_reg_82_LC_1_9_4/in1                 LogicCell40_SEQ_MODE_1000      0              3034   +INF  FALL       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__291/I                       Odrv12                         0                 0  RISE       1
I__291/O                       Odrv12                       492               492  RISE       1
I__292/I                       Sp12to4                        0               492  RISE       1
I__292/O                       Sp12to4                      429               921  RISE       1
I__294/I                       Span4Mux_v                     0               921  RISE       1
I__294/O                       Span4Mux_v                   352              1273  RISE       1
I__296/I                       Span4Mux_v                     0              1273  RISE       1
I__296/O                       Span4Mux_v                   352              1624  RISE       1
I__300/I                       Span4Mux_v                     0              1624  RISE       1
I__300/O                       Span4Mux_v                   352              1976  RISE       1
I__306/I                       LocalMux                       0              1976  RISE       1
I__306/O                       LocalMux                     330              2306  RISE       1
I__315/I                       ClkMux                         0              2306  RISE       1
I__315/O                       ClkMux                       309              2616  RISE       1
miso_reg_82_LC_1_9_4/clk       LogicCell40_SEQ_MODE_1000      0              2616  RISE       1



++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RST
Path End         : din_last_reg_n_81_LC_1_11_0/sr
Capture Clock    : din_last_reg_n_81_LC_1_11_0/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (SPI_MASTER|CLK:R#1)    -INF
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2967
- Setup Time                                       -198
-----------------------------------------------   ----- 
End-of-path required time (ps)                     -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         3156
---------------------------------------   ---- 
End-of-path arrival time (ps)             3156
 
Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
RST                                     SPI_MASTER                     0                 0   +INF  RISE       1
ipInertedIOPad_RST_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  RISE       1
ipInertedIOPad_RST_iopad/DOUT           IO_PAD                       590               590   +INF  RISE       1
ipInertedIOPad_RST_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               590   +INF  RISE       1
ipInertedIOPad_RST_preio/DIN0           PRE_IO_PIN_TYPE_000001       464              1054   +INF  FALL       1
I__399/I                                Odrv4                          0              1054   +INF  FALL       1
I__399/O                                Odrv4                        373              1427   +INF  FALL       1
I__402/I                                Span4Mux_h                     0              1427   +INF  FALL       1
I__402/O                                Span4Mux_h                   316              1743   +INF  FALL       1
I__405/I                                Span4Mux_v                     0              1743   +INF  FALL       1
I__405/O                                Span4Mux_v                   373              2116   +INF  FALL       1
I__408/I                                Span4Mux_v                     0              2116   +INF  FALL       1
I__408/O                                Span4Mux_v                   373              2488   +INF  FALL       1
I__412/I                                LocalMux                       0              2488   +INF  FALL       1
I__412/O                                LocalMux                     309              2798   +INF  FALL       1
I__417/I                                SRMux                          0              2798   +INF  FALL       1
I__417/O                                SRMux                        359              3156   +INF  FALL       1
din_last_reg_n_81_LC_1_11_0/sr          LogicCell40_SEQ_MODE_1000      0              3156   +INF  FALL       1

Capture Clock Path
pin name                         model name                 delay  cumulative delay  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0    PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__291/I                         Odrv12                         0                 0  RISE       1
I__291/O                         Odrv12                       492               492  RISE       1
I__292/I                         Sp12to4                        0               492  RISE       1
I__292/O                         Sp12to4                      429               921  RISE       1
I__294/I                         Span4Mux_v                     0               921  RISE       1
I__294/O                         Span4Mux_v                   352              1273  RISE       1
I__296/I                         Span4Mux_v                     0              1273  RISE       1
I__296/O                         Span4Mux_v                   352              1624  RISE       1
I__299/I                         Span4Mux_v                     0              1624  RISE       1
I__299/O                         Span4Mux_v                   352              1976  RISE       1
I__305/I                         Span4Mux_v                     0              1976  RISE       1
I__305/O                         Span4Mux_v                   352              2327  RISE       1
I__314/I                         LocalMux                       0              2327  RISE       1
I__314/O                         LocalMux                     330              2658  RISE       1
I__321/I                         ClkMux                         0              2658  RISE       1
I__321/O                         ClkMux                       309              2967  RISE       1
din_last_reg_n_81_LC_1_11_0/clk  LogicCell40_SEQ_MODE_1000      0              2967  RISE       1



++++ Path 74 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RST
Path End         : DOUT_VLD_84_LC_1_9_6/in0
Capture Clock    : DOUT_VLD_84_LC_1_9_6/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (SPI_MASTER|CLK:R#1)    -INF
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2616
- Setup Time                                          0
-----------------------------------------------   ----- 
End-of-path required time (ps)                     -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         2966
---------------------------------------   ---- 
End-of-path arrival time (ps)             2966
 
Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
RST                                     SPI_MASTER                     0                 0   +INF  FALL       1
ipInertedIOPad_RST_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  FALL       1
ipInertedIOPad_RST_iopad/DOUT           IO_PAD                       540               540   +INF  FALL       1
ipInertedIOPad_RST_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               540   +INF  FALL       1
ipInertedIOPad_RST_preio/DIN0           PRE_IO_PIN_TYPE_000001       464              1004   +INF  FALL       1
I__399/I                                Odrv4                          0              1004   +INF  FALL       1
I__399/O                                Odrv4                        373              1377   +INF  FALL       1
I__402/I                                Span4Mux_h                     0              1377   +INF  FALL       1
I__402/O                                Span4Mux_h                   316              1693   +INF  FALL       1
I__405/I                                Span4Mux_v                     0              1693   +INF  FALL       1
I__405/O                                Span4Mux_v                   373              2066   +INF  FALL       1
I__408/I                                Span4Mux_v                     0              2066   +INF  FALL       1
I__408/O                                Span4Mux_v                   373              2438   +INF  FALL       1
I__413/I                                LocalMux                       0              2438   +INF  FALL       1
I__413/O                                LocalMux                     309              2748   +INF  FALL       1
I__418/I                                InMux                          0              2748   +INF  FALL       1
I__418/O                                InMux                        218              2966   +INF  FALL       1
DOUT_VLD_84_LC_1_9_6/in0                LogicCell40_SEQ_MODE_1000      0              2966   +INF  FALL       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__291/I                       Odrv12                         0                 0  RISE       1
I__291/O                       Odrv12                       492               492  RISE       1
I__292/I                       Sp12to4                        0               492  RISE       1
I__292/O                       Sp12to4                      429               921  RISE       1
I__294/I                       Span4Mux_v                     0               921  RISE       1
I__294/O                       Span4Mux_v                   352              1273  RISE       1
I__296/I                       Span4Mux_v                     0              1273  RISE       1
I__296/O                       Span4Mux_v                   352              1624  RISE       1
I__300/I                       Span4Mux_v                     0              1624  RISE       1
I__300/O                       Span4Mux_v                   352              1976  RISE       1
I__306/I                       LocalMux                       0              1976  RISE       1
I__306/O                       LocalMux                     330              2306  RISE       1
I__315/I                       ClkMux                         0              2306  RISE       1
I__315/O                       ClkMux                       309              2616  RISE       1
DOUT_VLD_84_LC_1_9_6/clk       LogicCell40_SEQ_MODE_1000      0              2616  RISE       1



++++ Path 75 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : DIN_LAST
Path End         : din_last_reg_n_81_LC_1_11_0/in0
Capture Clock    : din_last_reg_n_81_LC_1_11_0/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (SPI_MASTER|CLK:R#1)    -INF
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2967
- Setup Time                                          0
-----------------------------------------------   ----- 
End-of-path required time (ps)                     -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         2563
---------------------------------------   ---- 
End-of-path arrival time (ps)             2563
 
Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
DIN_LAST                                     SPI_MASTER                     0                 0   +INF  RISE       1
ipInertedIOPad_DIN_LAST_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  RISE       1
ipInertedIOPad_DIN_LAST_iopad/DOUT           IO_PAD                       510               510   +INF  RISE       1
ipInertedIOPad_DIN_LAST_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
ipInertedIOPad_DIN_LAST_preio/DIN0           PRE_IO_PIN_TYPE_000001       464               974   +INF  FALL       1
I__136/I                                     Odrv4                          0               974   +INF  FALL       1
I__136/O                                     Odrv4                        373              1347   +INF  FALL       1
I__137/I                                     Span4Mux_h                     0              1347   +INF  FALL       1
I__137/O                                     Span4Mux_h                   316              1663   +INF  FALL       1
I__138/I                                     Span4Mux_v                     0              1663   +INF  FALL       1
I__138/O                                     Span4Mux_v                   373              2036   +INF  FALL       1
I__139/I                                     LocalMux                       0              2036   +INF  FALL       1
I__139/O                                     LocalMux                     309              2345   +INF  FALL       1
I__140/I                                     InMux                          0              2345   +INF  FALL       1
I__140/O                                     InMux                        218              2563   +INF  FALL       1
din_last_reg_n_81_LC_1_11_0/in0              LogicCell40_SEQ_MODE_1000      0              2563   +INF  FALL       1

Capture Clock Path
pin name                         model name                 delay  cumulative delay  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0    PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__291/I                         Odrv12                         0                 0  RISE       1
I__291/O                         Odrv12                       492               492  RISE       1
I__292/I                         Sp12to4                        0               492  RISE       1
I__292/O                         Sp12to4                      429               921  RISE       1
I__294/I                         Span4Mux_v                     0               921  RISE       1
I__294/O                         Span4Mux_v                   352              1273  RISE       1
I__296/I                         Span4Mux_v                     0              1273  RISE       1
I__296/O                         Span4Mux_v                   352              1624  RISE       1
I__299/I                         Span4Mux_v                     0              1624  RISE       1
I__299/O                         Span4Mux_v                   352              1976  RISE       1
I__305/I                         Span4Mux_v                     0              1976  RISE       1
I__305/O                         Span4Mux_v                   352              2327  RISE       1
I__314/I                         LocalMux                       0              2327  RISE       1
I__314/O                         LocalMux                     330              2658  RISE       1
I__321/I                         ClkMux                         0              2658  RISE       1
I__321/O                         ClkMux                       309              2967  RISE       1
din_last_reg_n_81_LC_1_11_0/clk  LogicCell40_SEQ_MODE_1000      0              2967  RISE       1



++++ Path 76 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : DIN[7]
Path End         : shreg_i7_LC_1_10_7/in1
Capture Clock    : shreg_i7_LC_1_10_7/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (SPI_MASTER|CLK:R#1)    -INF
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2616
- Setup Time                                          0
-----------------------------------------------   ----- 
End-of-path required time (ps)                     -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         3318
---------------------------------------   ---- 
End-of-path arrival time (ps)             3318
 
Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
DIN[7]                                    SPI_MASTER                     0                 0   +INF  RISE       1
ipInertedIOPad_DIN_7_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  RISE       1
ipInertedIOPad_DIN_7_iopad/DOUT           IO_PAD                       590               590   +INF  RISE       1
ipInertedIOPad_DIN_7_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               590   +INF  RISE       1
ipInertedIOPad_DIN_7_preio/DIN0           PRE_IO_PIN_TYPE_000001       464              1054   +INF  FALL       1
I__162/I                                  Odrv12                         0              1054   +INF  FALL       1
I__162/O                                  Odrv12                       541              1595   +INF  FALL       1
I__163/I                                  Sp12to4                        0              1595   +INF  FALL       1
I__163/O                                  Sp12to4                      450              2045   +INF  FALL       1
I__164/I                                  Span4Mux_v                     0              2045   +INF  FALL       1
I__164/O                                  Span4Mux_v                   373              2418   +INF  FALL       1
I__165/I                                  Span4Mux_v                     0              2418   +INF  FALL       1
I__165/O                                  Span4Mux_v                   373              2791   +INF  FALL       1
I__166/I                                  LocalMux                       0              2791   +INF  FALL       1
I__166/O                                  LocalMux                     309              3100   +INF  FALL       1
I__167/I                                  InMux                          0              3100   +INF  FALL       1
I__167/O                                  InMux                        218              3318   +INF  FALL       1
shreg_i7_LC_1_10_7/in1                    LogicCell40_SEQ_MODE_1000      0              3318   +INF  FALL       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__291/I                       Odrv12                         0                 0  RISE       1
I__291/O                       Odrv12                       492               492  RISE       1
I__292/I                       Sp12to4                        0               492  RISE       1
I__292/O                       Sp12to4                      429               921  RISE       1
I__294/I                       Span4Mux_v                     0               921  RISE       1
I__294/O                       Span4Mux_v                   352              1273  RISE       1
I__296/I                       Span4Mux_v                     0              1273  RISE       1
I__296/O                       Span4Mux_v                   352              1624  RISE       1
I__299/I                       Span4Mux_v                     0              1624  RISE       1
I__299/O                       Span4Mux_v                   352              1976  RISE       1
I__304/I                       LocalMux                       0              1976  RISE       1
I__304/O                       LocalMux                     330              2306  RISE       1
I__313/I                       ClkMux                         0              2306  RISE       1
I__313/O                       ClkMux                       309              2616  RISE       1
shreg_i7_LC_1_10_7/clk         LogicCell40_SEQ_MODE_1000      0              2616  RISE       1



++++ Path 77 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : DIN[6]
Path End         : shreg_i6_LC_1_10_6/in0
Capture Clock    : shreg_i6_LC_1_10_6/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (SPI_MASTER|CLK:R#1)    -INF
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2616
- Setup Time                                          0
-----------------------------------------------   ----- 
End-of-path required time (ps)                     -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         3388
---------------------------------------   ---- 
End-of-path arrival time (ps)             3388
 
Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
DIN[6]                                    SPI_MASTER                     0                 0   +INF  RISE       1
ipInertedIOPad_DIN_6_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  RISE       1
ipInertedIOPad_DIN_6_iopad/DOUT           IO_PAD                       590               590   +INF  RISE       1
ipInertedIOPad_DIN_6_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               590   +INF  RISE       1
ipInertedIOPad_DIN_6_preio/DIN0           PRE_IO_PIN_TYPE_000001       464              1054   +INF  FALL       1
I__176/I                                  Odrv4                          0              1054   +INF  FALL       1
I__176/O                                  Odrv4                        373              1427   +INF  FALL       1
I__177/I                                  Span4Mux_h                     0              1427   +INF  FALL       1
I__177/O                                  Span4Mux_h                   316              1743   +INF  FALL       1
I__178/I                                  Span4Mux_v                     0              1743   +INF  FALL       1
I__178/O                                  Span4Mux_v                   373              2116   +INF  FALL       1
I__179/I                                  Span4Mux_v                     0              2116   +INF  FALL       1
I__179/O                                  Span4Mux_v                   373              2488   +INF  FALL       1
I__180/I                                  Span4Mux_v                     0              2488   +INF  FALL       1
I__180/O                                  Span4Mux_v                   373              2861   +INF  FALL       1
I__181/I                                  LocalMux                       0              2861   +INF  FALL       1
I__181/O                                  LocalMux                     309              3171   +INF  FALL       1
I__182/I                                  InMux                          0              3171   +INF  FALL       1
I__182/O                                  InMux                        218              3388   +INF  FALL       1
shreg_i6_LC_1_10_6/in0                    LogicCell40_SEQ_MODE_1000      0              3388   +INF  FALL       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__291/I                       Odrv12                         0                 0  RISE       1
I__291/O                       Odrv12                       492               492  RISE       1
I__292/I                       Sp12to4                        0               492  RISE       1
I__292/O                       Sp12to4                      429               921  RISE       1
I__294/I                       Span4Mux_v                     0               921  RISE       1
I__294/O                       Span4Mux_v                   352              1273  RISE       1
I__296/I                       Span4Mux_v                     0              1273  RISE       1
I__296/O                       Span4Mux_v                   352              1624  RISE       1
I__299/I                       Span4Mux_v                     0              1624  RISE       1
I__299/O                       Span4Mux_v                   352              1976  RISE       1
I__304/I                       LocalMux                       0              1976  RISE       1
I__304/O                       LocalMux                     330              2306  RISE       1
I__313/I                       ClkMux                         0              2306  RISE       1
I__313/O                       ClkMux                       309              2616  RISE       1
shreg_i6_LC_1_10_6/clk         LogicCell40_SEQ_MODE_1000      0              2616  RISE       1



++++ Path 78 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : DIN[5]
Path End         : shreg_i5_LC_1_10_5/in1
Capture Clock    : shreg_i5_LC_1_10_5/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (SPI_MASTER|CLK:R#1)    -INF
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2616
- Setup Time                                          0
-----------------------------------------------   ----- 
End-of-path required time (ps)                     -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         3114
---------------------------------------   ---- 
End-of-path arrival time (ps)             3114
 
Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
DIN[5]                                    SPI_MASTER                     0                 0   +INF  RISE       1
ipInertedIOPad_DIN_5_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  RISE       1
ipInertedIOPad_DIN_5_iopad/DOUT           IO_PAD                       590               590   +INF  RISE       1
ipInertedIOPad_DIN_5_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               590   +INF  RISE       1
ipInertedIOPad_DIN_5_preio/DIN0           PRE_IO_PIN_TYPE_000001       464              1054   +INF  FALL       1
I__190/I                                  Odrv12                         0              1054   +INF  FALL       1
I__190/O                                  Odrv12                       541              1595   +INF  FALL       1
I__191/I                                  Span12Mux_v                    0              1595   +INF  FALL       1
I__191/O                                  Span12Mux_v                  541              2137   +INF  FALL       1
I__192/I                                  Sp12to4                        0              2137   +INF  FALL       1
I__192/O                                  Sp12to4                      450              2587   +INF  FALL       1
I__193/I                                  LocalMux                       0              2587   +INF  FALL       1
I__193/O                                  LocalMux                     309              2896   +INF  FALL       1
I__194/I                                  InMux                          0              2896   +INF  FALL       1
I__194/O                                  InMux                        218              3114   +INF  FALL       1
shreg_i5_LC_1_10_5/in1                    LogicCell40_SEQ_MODE_1000      0              3114   +INF  FALL       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__291/I                       Odrv12                         0                 0  RISE       1
I__291/O                       Odrv12                       492               492  RISE       1
I__292/I                       Sp12to4                        0               492  RISE       1
I__292/O                       Sp12to4                      429               921  RISE       1
I__294/I                       Span4Mux_v                     0               921  RISE       1
I__294/O                       Span4Mux_v                   352              1273  RISE       1
I__296/I                       Span4Mux_v                     0              1273  RISE       1
I__296/O                       Span4Mux_v                   352              1624  RISE       1
I__299/I                       Span4Mux_v                     0              1624  RISE       1
I__299/O                       Span4Mux_v                   352              1976  RISE       1
I__304/I                       LocalMux                       0              1976  RISE       1
I__304/O                       LocalMux                     330              2306  RISE       1
I__313/I                       ClkMux                         0              2306  RISE       1
I__313/O                       ClkMux                       309              2616  RISE       1
shreg_i5_LC_1_10_5/clk         LogicCell40_SEQ_MODE_1000      0              2616  RISE       1



++++ Path 79 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : DIN[4]
Path End         : shreg_i4_LC_1_10_4/in0
Capture Clock    : shreg_i4_LC_1_10_4/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (SPI_MASTER|CLK:R#1)    -INF
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2616
- Setup Time                                          0
-----------------------------------------------   ----- 
End-of-path required time (ps)                     -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         3691
---------------------------------------   ---- 
End-of-path arrival time (ps)             3691
 
Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
DIN[4]                                    SPI_MASTER                     0                 0   +INF  RISE       1
ipInertedIOPad_DIN_4_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  RISE       1
ipInertedIOPad_DIN_4_iopad/DOUT           IO_PAD                       590               590   +INF  RISE       1
ipInertedIOPad_DIN_4_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               590   +INF  RISE       1
ipInertedIOPad_DIN_4_preio/DIN0           PRE_IO_PIN_TYPE_000001       464              1054   +INF  FALL       1
I__64/I                                   Odrv12                         0              1054   +INF  FALL       1
I__64/O                                   Odrv12                       541              1595   +INF  FALL       1
I__65/I                                   Sp12to4                        0              1595   +INF  FALL       1
I__65/O                                   Sp12to4                      450              2045   +INF  FALL       1
I__66/I                                   Span4Mux_v                     0              2045   +INF  FALL       1
I__66/O                                   Span4Mux_v                   373              2418   +INF  FALL       1
I__67/I                                   Span4Mux_v                     0              2418   +INF  FALL       1
I__67/O                                   Span4Mux_v                   373              2791   +INF  FALL       1
I__68/I                                   Span4Mux_v                     0              2791   +INF  FALL       1
I__68/O                                   Span4Mux_v                   373              3163   +INF  FALL       1
I__69/I                                   LocalMux                       0              3163   +INF  FALL       1
I__69/O                                   LocalMux                     309              3473   +INF  FALL       1
I__70/I                                   InMux                          0              3473   +INF  FALL       1
I__70/O                                   InMux                        218              3691   +INF  FALL       1
shreg_i4_LC_1_10_4/in0                    LogicCell40_SEQ_MODE_1000      0              3691   +INF  FALL       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__291/I                       Odrv12                         0                 0  RISE       1
I__291/O                       Odrv12                       492               492  RISE       1
I__292/I                       Sp12to4                        0               492  RISE       1
I__292/O                       Sp12to4                      429               921  RISE       1
I__294/I                       Span4Mux_v                     0               921  RISE       1
I__294/O                       Span4Mux_v                   352              1273  RISE       1
I__296/I                       Span4Mux_v                     0              1273  RISE       1
I__296/O                       Span4Mux_v                   352              1624  RISE       1
I__299/I                       Span4Mux_v                     0              1624  RISE       1
I__299/O                       Span4Mux_v                   352              1976  RISE       1
I__304/I                       LocalMux                       0              1976  RISE       1
I__304/O                       LocalMux                     330              2306  RISE       1
I__313/I                       ClkMux                         0              2306  RISE       1
I__313/O                       ClkMux                       309              2616  RISE       1
shreg_i4_LC_1_10_4/clk         LogicCell40_SEQ_MODE_1000      0              2616  RISE       1



++++ Path 80 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : DIN[3]
Path End         : shreg_i3_LC_1_10_3/in1
Capture Clock    : shreg_i3_LC_1_10_3/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (SPI_MASTER|CLK:R#1)    -INF
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2616
- Setup Time                                          0
-----------------------------------------------   ----- 
End-of-path required time (ps)                     -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         3114
---------------------------------------   ---- 
End-of-path arrival time (ps)             3114
 
Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
DIN[3]                                    SPI_MASTER                     0                 0   +INF  RISE       1
ipInertedIOPad_DIN_3_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  RISE       1
ipInertedIOPad_DIN_3_iopad/DOUT           IO_PAD                       590               590   +INF  RISE       1
ipInertedIOPad_DIN_3_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               590   +INF  RISE       1
ipInertedIOPad_DIN_3_preio/DIN0           PRE_IO_PIN_TYPE_000001       464              1054   +INF  FALL       1
I__76/I                                   Odrv12                         0              1054   +INF  FALL       1
I__76/O                                   Odrv12                       541              1595   +INF  FALL       1
I__77/I                                   Span12Mux_v                    0              1595   +INF  FALL       1
I__77/O                                   Span12Mux_v                  541              2137   +INF  FALL       1
I__78/I                                   Sp12to4                        0              2137   +INF  FALL       1
I__78/O                                   Sp12to4                      450              2587   +INF  FALL       1
I__79/I                                   LocalMux                       0              2587   +INF  FALL       1
I__79/O                                   LocalMux                     309              2896   +INF  FALL       1
I__80/I                                   InMux                          0              2896   +INF  FALL       1
I__80/O                                   InMux                        218              3114   +INF  FALL       1
shreg_i3_LC_1_10_3/in1                    LogicCell40_SEQ_MODE_1000      0              3114   +INF  FALL       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__291/I                       Odrv12                         0                 0  RISE       1
I__291/O                       Odrv12                       492               492  RISE       1
I__292/I                       Sp12to4                        0               492  RISE       1
I__292/O                       Sp12to4                      429               921  RISE       1
I__294/I                       Span4Mux_v                     0               921  RISE       1
I__294/O                       Span4Mux_v                   352              1273  RISE       1
I__296/I                       Span4Mux_v                     0              1273  RISE       1
I__296/O                       Span4Mux_v                   352              1624  RISE       1
I__299/I                       Span4Mux_v                     0              1624  RISE       1
I__299/O                       Span4Mux_v                   352              1976  RISE       1
I__304/I                       LocalMux                       0              1976  RISE       1
I__304/O                       LocalMux                     330              2306  RISE       1
I__313/I                       ClkMux                         0              2306  RISE       1
I__313/O                       ClkMux                       309              2616  RISE       1
shreg_i3_LC_1_10_3/clk         LogicCell40_SEQ_MODE_1000      0              2616  RISE       1



++++ Path 81 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : DIN[2]
Path End         : shreg_i2_LC_1_10_2/in0
Capture Clock    : shreg_i2_LC_1_10_2/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (SPI_MASTER|CLK:R#1)    -INF
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2616
- Setup Time                                          0
-----------------------------------------------   ----- 
End-of-path required time (ps)                     -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         3431
---------------------------------------   ---- 
End-of-path arrival time (ps)             3431
 
Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
DIN[2]                                    SPI_MASTER                     0                 0   +INF  RISE       1
ipInertedIOPad_DIN_2_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  RISE       1
ipInertedIOPad_DIN_2_iopad/DOUT           IO_PAD                       590               590   +INF  RISE       1
ipInertedIOPad_DIN_2_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               590   +INF  RISE       1
ipInertedIOPad_DIN_2_preio/DIN0           PRE_IO_PIN_TYPE_000001       464              1054   +INF  FALL       1
I__86/I                                   Odrv12                         0              1054   +INF  FALL       1
I__86/O                                   Odrv12                       541              1595   +INF  FALL       1
I__87/I                                   Span12Mux_v                    0              1595   +INF  FALL       1
I__87/O                                   Span12Mux_v                  541              2137   +INF  FALL       1
I__88/I                                   Sp12to4                        0              2137   +INF  FALL       1
I__88/O                                   Sp12to4                      450              2587   +INF  FALL       1
I__89/I                                   Span4Mux_h                     0              2587   +INF  FALL       1
I__89/O                                   Span4Mux_h                   316              2903   +INF  FALL       1
I__90/I                                   LocalMux                       0              2903   +INF  FALL       1
I__90/O                                   LocalMux                     309              3213   +INF  FALL       1
I__91/I                                   InMux                          0              3213   +INF  FALL       1
I__91/O                                   InMux                        218              3431   +INF  FALL       1
shreg_i2_LC_1_10_2/in0                    LogicCell40_SEQ_MODE_1000      0              3431   +INF  FALL       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__291/I                       Odrv12                         0                 0  RISE       1
I__291/O                       Odrv12                       492               492  RISE       1
I__292/I                       Sp12to4                        0               492  RISE       1
I__292/O                       Sp12to4                      429               921  RISE       1
I__294/I                       Span4Mux_v                     0               921  RISE       1
I__294/O                       Span4Mux_v                   352              1273  RISE       1
I__296/I                       Span4Mux_v                     0              1273  RISE       1
I__296/O                       Span4Mux_v                   352              1624  RISE       1
I__299/I                       Span4Mux_v                     0              1624  RISE       1
I__299/O                       Span4Mux_v                   352              1976  RISE       1
I__304/I                       LocalMux                       0              1976  RISE       1
I__304/O                       LocalMux                     330              2306  RISE       1
I__313/I                       ClkMux                         0              2306  RISE       1
I__313/O                       ClkMux                       309              2616  RISE       1
shreg_i2_LC_1_10_2/clk         LogicCell40_SEQ_MODE_1000      0              2616  RISE       1



++++ Path 82 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : DIN[1]
Path End         : shreg_i1_LC_1_10_1/in1
Capture Clock    : shreg_i1_LC_1_10_1/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (SPI_MASTER|CLK:R#1)    -INF
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2616
- Setup Time                                          0
-----------------------------------------------   ----- 
End-of-path required time (ps)                     -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         3114
---------------------------------------   ---- 
End-of-path arrival time (ps)             3114
 
Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
DIN[1]                                    SPI_MASTER                     0                 0   +INF  RISE       1
ipInertedIOPad_DIN_1_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  RISE       1
ipInertedIOPad_DIN_1_iopad/DOUT           IO_PAD                       590               590   +INF  RISE       1
ipInertedIOPad_DIN_1_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               590   +INF  RISE       1
ipInertedIOPad_DIN_1_preio/DIN0           PRE_IO_PIN_TYPE_000001       464              1054   +INF  FALL       1
I__99/I                                   Odrv12                         0              1054   +INF  FALL       1
I__99/O                                   Odrv12                       541              1595   +INF  FALL       1
I__100/I                                  Span12Mux_v                    0              1595   +INF  FALL       1
I__100/O                                  Span12Mux_v                  541              2137   +INF  FALL       1
I__101/I                                  Sp12to4                        0              2137   +INF  FALL       1
I__101/O                                  Sp12to4                      450              2587   +INF  FALL       1
I__102/I                                  LocalMux                       0              2587   +INF  FALL       1
I__102/O                                  LocalMux                     309              2896   +INF  FALL       1
I__103/I                                  InMux                          0              2896   +INF  FALL       1
I__103/O                                  InMux                        218              3114   +INF  FALL       1
shreg_i1_LC_1_10_1/in1                    LogicCell40_SEQ_MODE_1000      0              3114   +INF  FALL       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__291/I                       Odrv12                         0                 0  RISE       1
I__291/O                       Odrv12                       492               492  RISE       1
I__292/I                       Sp12to4                        0               492  RISE       1
I__292/O                       Sp12to4                      429               921  RISE       1
I__294/I                       Span4Mux_v                     0               921  RISE       1
I__294/O                       Span4Mux_v                   352              1273  RISE       1
I__296/I                       Span4Mux_v                     0              1273  RISE       1
I__296/O                       Span4Mux_v                   352              1624  RISE       1
I__299/I                       Span4Mux_v                     0              1624  RISE       1
I__299/O                       Span4Mux_v                   352              1976  RISE       1
I__304/I                       LocalMux                       0              1976  RISE       1
I__304/O                       LocalMux                     330              2306  RISE       1
I__313/I                       ClkMux                         0              2306  RISE       1
I__313/O                       ClkMux                       309              2616  RISE       1
shreg_i1_LC_1_10_1/clk         LogicCell40_SEQ_MODE_1000      0              2616  RISE       1



++++ Path 83 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : DIN[0]
Path End         : shreg_i0_LC_1_10_0/in0
Capture Clock    : shreg_i0_LC_1_10_0/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (SPI_MASTER|CLK:R#1)    -INF
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2616
- Setup Time                                          0
-----------------------------------------------   ----- 
End-of-path required time (ps)                     -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         3431
---------------------------------------   ---- 
End-of-path arrival time (ps)             3431
 
Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
DIN[0]                                    SPI_MASTER                     0                 0   +INF  RISE       1
ipInertedIOPad_DIN_0_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  RISE       1
ipInertedIOPad_DIN_0_iopad/DOUT           IO_PAD                       590               590   +INF  RISE       1
ipInertedIOPad_DIN_0_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               590   +INF  RISE       1
ipInertedIOPad_DIN_0_preio/DIN0           PRE_IO_PIN_TYPE_000001       464              1054   +INF  FALL       1
I__108/I                                  Odrv12                         0              1054   +INF  FALL       1
I__108/O                                  Odrv12                       541              1595   +INF  FALL       1
I__109/I                                  Span12Mux_v                    0              1595   +INF  FALL       1
I__109/O                                  Span12Mux_v                  541              2137   +INF  FALL       1
I__110/I                                  Sp12to4                        0              2137   +INF  FALL       1
I__110/O                                  Sp12to4                      450              2587   +INF  FALL       1
I__111/I                                  Span4Mux_h                     0              2587   +INF  FALL       1
I__111/O                                  Span4Mux_h                   316              2903   +INF  FALL       1
I__112/I                                  LocalMux                       0              2903   +INF  FALL       1
I__112/O                                  LocalMux                     309              3213   +INF  FALL       1
I__113/I                                  InMux                          0              3213   +INF  FALL       1
I__113/O                                  InMux                        218              3431   +INF  FALL       1
shreg_i0_LC_1_10_0/in0                    LogicCell40_SEQ_MODE_1000      0              3431   +INF  FALL       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__291/I                       Odrv12                         0                 0  RISE       1
I__291/O                       Odrv12                       492               492  RISE       1
I__292/I                       Sp12to4                        0               492  RISE       1
I__292/O                       Sp12to4                      429               921  RISE       1
I__294/I                       Span4Mux_v                     0               921  RISE       1
I__294/O                       Span4Mux_v                   352              1273  RISE       1
I__296/I                       Span4Mux_v                     0              1273  RISE       1
I__296/O                       Span4Mux_v                   352              1624  RISE       1
I__299/I                       Span4Mux_v                     0              1624  RISE       1
I__299/O                       Span4Mux_v                   352              1976  RISE       1
I__304/I                       LocalMux                       0              1976  RISE       1
I__304/O                       LocalMux                     330              2306  RISE       1
I__313/I                       ClkMux                         0              2306  RISE       1
I__313/O                       ClkMux                       309              2616  RISE       1
shreg_i0_LC_1_10_0/clk         LogicCell40_SEQ_MODE_1000      0              2616  RISE       1



++++ Path 84 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi_clk_79_LC_3_10_0/lcout
Path End         : SCLK
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (SPI_MASTER|CLK:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        2616
+ Clock To Q                                      541
+ Data Path Delay                                5780
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    8937
 
Launch Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__291/I                       Odrv12                         0                 0  RISE       1
I__291/O                       Odrv12                       492               492  RISE       1
I__293/I                       Sp12to4                        0               492  RISE       1
I__293/O                       Sp12to4                      429               921  RISE       1
I__295/I                       Span4Mux_v                     0               921  RISE       1
I__295/O                       Span4Mux_v                   352              1273  RISE       1
I__297/I                       Span4Mux_v                     0              1273  RISE       1
I__297/O                       Span4Mux_v                   352              1624  RISE       1
I__301/I                       Span4Mux_v                     0              1624  RISE       1
I__301/O                       Span4Mux_v                   352              1976  RISE       1
I__309/I                       LocalMux                       0              1976  RISE       1
I__309/O                       LocalMux                     330              2306  RISE       1
I__318/I                       ClkMux                         0              2306  RISE       1
I__318/O                       ClkMux                       309              2616  RISE       1
spi_clk_79_LC_3_10_0/clk       LogicCell40_SEQ_MODE_1000      0              2616  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi_clk_79_LC_3_10_0/lcout                LogicCell40_SEQ_MODE_1000    541              3157   +INF  RISE       2
I__338/I                                  Odrv4                          0              3157   +INF  RISE       1
I__338/O                                  Odrv4                        352              3509   +INF  RISE       1
I__340/I                                  Span4Mux_h                     0              3509   +INF  RISE       1
I__340/O                                  Span4Mux_h                   302              3811   +INF  RISE       1
I__341/I                                  Span4Mux_s2_h                  0              3811   +INF  RISE       1
I__341/O                                  Span4Mux_s2_h                204              4015   +INF  RISE       1
I__342/I                                  LocalMux                       0              4015   +INF  RISE       1
I__342/O                                  LocalMux                     330              4345   +INF  RISE       1
I__343/I                                  IoInMux                        0              4345   +INF  RISE       1
I__343/O                                  IoInMux                      260              4606   +INF  RISE       1
ipInertedIOPad_SCLK_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0              4606   +INF  RISE       1
ipInertedIOPad_SCLK_preio/PADOUT          PRE_IO_PIN_TYPE_011001      2243              6849   +INF  FALL       1
ipInertedIOPad_SCLK_iopad/DIN             IO_PAD                         0              6849   +INF  FALL       1
ipInertedIOPad_SCLK_iopad/PACKAGEPIN:out  IO_PAD                      2088              8937   +INF  FALL       1
SCLK                                      SPI_MASTER                     0              8937   +INF  FALL       1


++++ Path 85 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : present_state_FSM_i1_LC_2_10_4/lcout
Path End         : CS_N[0]
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (SPI_MASTER|CLK:R#1)       0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         2616
+ Clock To Q                                       541
+ Data Path Delay                                 7312
----------------------------------------------   ----- 
End-of-path arrival time (ps)                    10469
 
Launch Clock Path
pin name                            model name                 delay  cumulative delay  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0       PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__291/I                            Odrv12                         0                 0  RISE       1
I__291/O                            Odrv12                       492               492  RISE       1
I__293/I                            Sp12to4                        0               492  RISE       1
I__293/O                            Sp12to4                      429               921  RISE       1
I__295/I                            Span4Mux_v                     0               921  RISE       1
I__295/O                            Span4Mux_v                   352              1273  RISE       1
I__297/I                            Span4Mux_v                     0              1273  RISE       1
I__297/O                            Span4Mux_v                   352              1624  RISE       1
I__301/I                            Span4Mux_v                     0              1624  RISE       1
I__301/O                            Span4Mux_v                   352              1976  RISE       1
I__308/I                            LocalMux                       0              1976  RISE       1
I__308/O                            LocalMux                     330              2306  RISE       1
I__317/I                            ClkMux                         0              2306  RISE       1
I__317/O                            ClkMux                       309              2616  RISE       1
present_state_FSM_i1_LC_2_10_4/clk  LogicCell40_SEQ_MODE_1001      0              2616  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
present_state_FSM_i1_LC_2_10_4/lcout        LogicCell40_SEQ_MODE_1001    541              3157   +INF  RISE       5
I__214/I                                    LocalMux                       0              3157   +INF  RISE       1
I__214/O                                    LocalMux                     330              3488   +INF  RISE       1
I__219/I                                    InMux                          0              3488   +INF  RISE       1
I__219/O                                    InMux                        260              3748   +INF  RISE       1
i378_3_lut_LC_1_9_5/in3                     LogicCell40_SEQ_MODE_0000      0              3748   +INF  RISE       1
i378_3_lut_LC_1_9_5/lcout                   LogicCell40_SEQ_MODE_0000    288              4036   +INF  FALL       1
I__120/I                                    Odrv4                          0              4036   +INF  FALL       1
I__120/O                                    Odrv4                        373              4409   +INF  FALL       1
I__121/I                                    Span4Mux_h                     0              4409   +INF  FALL       1
I__121/O                                    Span4Mux_h                   316              4725   +INF  FALL       1
I__122/I                                    Span4Mux_v                     0              4725   +INF  FALL       1
I__122/O                                    Span4Mux_v                   373              5098   +INF  FALL       1
I__123/I                                    Span4Mux_v                     0              5098   +INF  FALL       1
I__123/O                                    Span4Mux_v                   373              5470   +INF  FALL       1
I__124/I                                    Span4Mux_s0_h                  0              5470   +INF  FALL       1
I__124/O                                    Span4Mux_s0_h                141              5611   +INF  FALL       1
I__125/I                                    LocalMux                       0              5611   +INF  FALL       1
I__125/O                                    LocalMux                     309              5920   +INF  FALL       1
I__126/I                                    IoInMux                        0              5920   +INF  FALL       1
I__126/O                                    IoInMux                      218              6138   +INF  FALL       1
ipInertedIOPad_CS_N_0_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0              6138   +INF  FALL       1
ipInertedIOPad_CS_N_0_preio/PADOUT          PRE_IO_PIN_TYPE_011001      2243              8381   +INF  FALL       1
ipInertedIOPad_CS_N_0_iopad/DIN             IO_PAD                         0              8381   +INF  FALL       1
ipInertedIOPad_CS_N_0_iopad/PACKAGEPIN:out  IO_PAD                      2088             10469   +INF  FALL       1
CS_N[0]                                     SPI_MASTER                     0             10469   +INF  FALL       1


++++ Path 86 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : present_state_FSM_i1_LC_2_10_4/lcout
Path End         : READY
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (SPI_MASTER|CLK:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        2616
+ Clock To Q                                      541
+ Data Path Delay                                6040
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    9197
 
Launch Clock Path
pin name                            model name                 delay  cumulative delay  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0       PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__291/I                            Odrv12                         0                 0  RISE       1
I__291/O                            Odrv12                       492               492  RISE       1
I__293/I                            Sp12to4                        0               492  RISE       1
I__293/O                            Sp12to4                      429               921  RISE       1
I__295/I                            Span4Mux_v                     0               921  RISE       1
I__295/O                            Span4Mux_v                   352              1273  RISE       1
I__297/I                            Span4Mux_v                     0              1273  RISE       1
I__297/O                            Span4Mux_v                   352              1624  RISE       1
I__301/I                            Span4Mux_v                     0              1624  RISE       1
I__301/O                            Span4Mux_v                   352              1976  RISE       1
I__308/I                            LocalMux                       0              1976  RISE       1
I__308/O                            LocalMux                     330              2306  RISE       1
I__317/I                            ClkMux                         0              2306  RISE       1
I__317/O                            ClkMux                       309              2616  RISE       1
present_state_FSM_i1_LC_2_10_4/clk  LogicCell40_SEQ_MODE_1001      0              2616  RISE       1

Data path
pin name                                   model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
present_state_FSM_i1_LC_2_10_4/lcout       LogicCell40_SEQ_MODE_1001    541              3157   +INF  FALL       5
I__215/I                                   Odrv4                          0              3157   +INF  FALL       1
I__215/O                                   Odrv4                        373              3530   +INF  FALL       1
I__220/I                                   Span4Mux_h                     0              3530   +INF  FALL       1
I__220/O                                   Span4Mux_h                   316              3846   +INF  FALL       1
I__221/I                                   Span4Mux_s1_h                  0              3846   +INF  FALL       1
I__221/O                                   Span4Mux_s1_h                169              4015   +INF  FALL       1
I__222/I                                   IoSpan4Mux                     0              4015   +INF  FALL       1
I__222/O                                   IoSpan4Mux                   323              4338   +INF  FALL       1
I__223/I                                   LocalMux                       0              4338   +INF  FALL       1
I__223/O                                   LocalMux                     309              4648   +INF  FALL       1
I__224/I                                   IoInMux                        0              4648   +INF  FALL       1
I__224/O                                   IoInMux                      218              4866   +INF  FALL       1
ipInertedIOPad_READY_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0              4866   +INF  FALL       1
ipInertedIOPad_READY_preio/PADOUT          PRE_IO_PIN_TYPE_011001      2243              7109   +INF  FALL       1
ipInertedIOPad_READY_iopad/DIN             IO_PAD                         0              7109   +INF  FALL       1
ipInertedIOPad_READY_iopad/PACKAGEPIN:out  IO_PAD                      2088              9197   +INF  FALL       1
READY                                      SPI_MASTER                     0              9197   +INF  FALL       1


++++ Path 87 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : shreg_i7_LC_1_10_7/lcout
Path End         : MOSI
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (SPI_MASTER|CLK:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        2616
+ Clock To Q                                      541
+ Data Path Delay                                6342
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    9499
 
Launch Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__291/I                       Odrv12                         0                 0  RISE       1
I__291/O                       Odrv12                       492               492  RISE       1
I__292/I                       Sp12to4                        0               492  RISE       1
I__292/O                       Sp12to4                      429               921  RISE       1
I__294/I                       Span4Mux_v                     0               921  RISE       1
I__294/O                       Span4Mux_v                   352              1273  RISE       1
I__296/I                       Span4Mux_v                     0              1273  RISE       1
I__296/O                       Span4Mux_v                   352              1624  RISE       1
I__299/I                       Span4Mux_v                     0              1624  RISE       1
I__299/O                       Span4Mux_v                   352              1976  RISE       1
I__304/I                       LocalMux                       0              1976  RISE       1
I__304/O                       LocalMux                     330              2306  RISE       1
I__313/I                       ClkMux                         0              2306  RISE       1
I__313/O                       ClkMux                       309              2616  RISE       1
shreg_i7_LC_1_10_7/clk         LogicCell40_SEQ_MODE_1000      0              2616  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
shreg_i7_LC_1_10_7/lcout                  LogicCell40_SEQ_MODE_1000    541              3157   +INF  RISE       2
I__145/I                                  Odrv4                          0              3157   +INF  RISE       1
I__145/O                                  Odrv4                        352              3509   +INF  RISE       1
I__146/I                                  Span4Mux_s2_h                  0              3509   +INF  RISE       1
I__146/O                                  Span4Mux_s2_h                204              3713   +INF  RISE       1
I__147/I                                  IoSpan4Mux                     0              3713   +INF  RISE       1
I__147/O                                  IoSpan4Mux                   288              4001   +INF  RISE       1
I__148/I                                  IoSpan4Mux                     0              4001   +INF  RISE       1
I__148/O                                  IoSpan4Mux                   288              4289   +INF  RISE       1
I__149/I                                  IoSpan4Mux                     0              4289   +INF  RISE       1
I__149/O                                  IoSpan4Mux                   288              4577   +INF  RISE       1
I__150/I                                  LocalMux                       0              4577   +INF  RISE       1
I__150/O                                  LocalMux                     330              4908   +INF  RISE       1
I__152/I                                  IoInMux                        0              4908   +INF  RISE       1
I__152/O                                  IoInMux                      260              5168   +INF  RISE       1
ipInertedIOPad_MOSI_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0              5168   +INF  RISE       1
ipInertedIOPad_MOSI_preio/PADOUT          PRE_IO_PIN_TYPE_011001      2243              7411   +INF  FALL       1
ipInertedIOPad_MOSI_iopad/DIN             IO_PAD                         0              7411   +INF  FALL       1
ipInertedIOPad_MOSI_iopad/PACKAGEPIN:out  IO_PAD                      2088              9499   +INF  FALL       1
MOSI                                      SPI_MASTER                     0              9499   +INF  FALL       1


++++ Path 88 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : shreg_i7_LC_1_10_7/lcout
Path End         : DOUT[7]
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (SPI_MASTER|CLK:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        2616
+ Clock To Q                                      541
+ Data Path Delay                                6405
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    9562
 
Launch Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__291/I                       Odrv12                         0                 0  RISE       1
I__291/O                       Odrv12                       492               492  RISE       1
I__292/I                       Sp12to4                        0               492  RISE       1
I__292/O                       Sp12to4                      429               921  RISE       1
I__294/I                       Span4Mux_v                     0               921  RISE       1
I__294/O                       Span4Mux_v                   352              1273  RISE       1
I__296/I                       Span4Mux_v                     0              1273  RISE       1
I__296/O                       Span4Mux_v                   352              1624  RISE       1
I__299/I                       Span4Mux_v                     0              1624  RISE       1
I__299/O                       Span4Mux_v                   352              1976  RISE       1
I__304/I                       LocalMux                       0              1976  RISE       1
I__304/O                       LocalMux                     330              2306  RISE       1
I__313/I                       ClkMux                         0              2306  RISE       1
I__313/O                       ClkMux                       309              2616  RISE       1
shreg_i7_LC_1_10_7/clk         LogicCell40_SEQ_MODE_1000      0              2616  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
shreg_i7_LC_1_10_7/lcout                    LogicCell40_SEQ_MODE_1000    541              3157   +INF  FALL       2
I__145/I                                    Odrv4                          0              3157   +INF  FALL       1
I__145/O                                    Odrv4                        373              3530   +INF  FALL       1
I__146/I                                    Span4Mux_s2_h                  0              3530   +INF  FALL       1
I__146/O                                    Span4Mux_s2_h                204              3734   +INF  FALL       1
I__147/I                                    IoSpan4Mux                     0              3734   +INF  FALL       1
I__147/O                                    IoSpan4Mux                   323              4057   +INF  FALL       1
I__148/I                                    IoSpan4Mux                     0              4057   +INF  FALL       1
I__148/O                                    IoSpan4Mux                   323              4381   +INF  FALL       1
I__149/I                                    IoSpan4Mux                     0              4381   +INF  FALL       1
I__149/O                                    IoSpan4Mux                   323              4704   +INF  FALL       1
I__151/I                                    LocalMux                       0              4704   +INF  FALL       1
I__151/O                                    LocalMux                     309              5013   +INF  FALL       1
I__153/I                                    IoInMux                        0              5013   +INF  FALL       1
I__153/O                                    IoInMux                      218              5231   +INF  FALL       1
ipInertedIOPad_DOUT_7_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0              5231   +INF  FALL       1
ipInertedIOPad_DOUT_7_preio/PADOUT          PRE_IO_PIN_TYPE_011001      2243              7474   +INF  FALL       1
ipInertedIOPad_DOUT_7_iopad/DIN             IO_PAD                         0              7474   +INF  FALL       1
ipInertedIOPad_DOUT_7_iopad/PACKAGEPIN:out  IO_PAD                      2088              9562   +INF  FALL       1
DOUT[7]                                     SPI_MASTER                     0              9562   +INF  FALL       1


++++ Path 89 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : shreg_i6_LC_1_10_6/lcout
Path End         : DOUT[6]
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (SPI_MASTER|CLK:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        2616
+ Clock To Q                                      541
+ Data Path Delay                                6145
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    9302
 
Launch Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__291/I                       Odrv12                         0                 0  RISE       1
I__291/O                       Odrv12                       492               492  RISE       1
I__292/I                       Sp12to4                        0               492  RISE       1
I__292/O                       Sp12to4                      429               921  RISE       1
I__294/I                       Span4Mux_v                     0               921  RISE       1
I__294/O                       Span4Mux_v                   352              1273  RISE       1
I__296/I                       Span4Mux_v                     0              1273  RISE       1
I__296/O                       Span4Mux_v                   352              1624  RISE       1
I__299/I                       Span4Mux_v                     0              1624  RISE       1
I__299/O                       Span4Mux_v                   352              1976  RISE       1
I__304/I                       LocalMux                       0              1976  RISE       1
I__304/O                       LocalMux                     330              2306  RISE       1
I__313/I                       ClkMux                         0              2306  RISE       1
I__313/O                       ClkMux                       309              2616  RISE       1
shreg_i6_LC_1_10_6/clk         LogicCell40_SEQ_MODE_1000      0              2616  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
shreg_i6_LC_1_10_6/lcout                    LogicCell40_SEQ_MODE_1000    541              3157   +INF  RISE       2
I__155/I                                    Odrv4                          0              3157   +INF  RISE       1
I__155/O                                    Odrv4                        352              3509   +INF  RISE       1
I__157/I                                    Span4Mux_v                     0              3509   +INF  RISE       1
I__157/O                                    Span4Mux_v                   352              3860   +INF  RISE       1
I__158/I                                    Span4Mux_s3_h                  0              3860   +INF  RISE       1
I__158/O                                    Span4Mux_s3_h                232              4092   +INF  RISE       1
I__159/I                                    IoSpan4Mux                     0              4092   +INF  RISE       1
I__159/O                                    IoSpan4Mux                   288              4381   +INF  RISE       1
I__160/I                                    LocalMux                       0              4381   +INF  RISE       1
I__160/O                                    LocalMux                     330              4711   +INF  RISE       1
I__161/I                                    IoInMux                        0              4711   +INF  RISE       1
I__161/O                                    IoInMux                      260              4971   +INF  RISE       1
ipInertedIOPad_DOUT_6_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0              4971   +INF  RISE       1
ipInertedIOPad_DOUT_6_preio/PADOUT          PRE_IO_PIN_TYPE_011001      2243              7214   +INF  FALL       1
ipInertedIOPad_DOUT_6_iopad/DIN             IO_PAD                         0              7214   +INF  FALL       1
ipInertedIOPad_DOUT_6_iopad/PACKAGEPIN:out  IO_PAD                      2088              9302   +INF  FALL       1
DOUT[6]                                     SPI_MASTER                     0              9302   +INF  FALL       1


++++ Path 90 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : shreg_i5_LC_1_10_5/lcout
Path End         : DOUT[5]
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (SPI_MASTER|CLK:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        2616
+ Clock To Q                                      541
+ Data Path Delay                                6075
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    9232
 
Launch Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__291/I                       Odrv12                         0                 0  RISE       1
I__291/O                       Odrv12                       492               492  RISE       1
I__292/I                       Sp12to4                        0               492  RISE       1
I__292/O                       Sp12to4                      429               921  RISE       1
I__294/I                       Span4Mux_v                     0               921  RISE       1
I__294/O                       Span4Mux_v                   352              1273  RISE       1
I__296/I                       Span4Mux_v                     0              1273  RISE       1
I__296/O                       Span4Mux_v                   352              1624  RISE       1
I__299/I                       Span4Mux_v                     0              1624  RISE       1
I__299/O                       Span4Mux_v                   352              1976  RISE       1
I__304/I                       LocalMux                       0              1976  RISE       1
I__304/O                       LocalMux                     330              2306  RISE       1
I__313/I                       ClkMux                         0              2306  RISE       1
I__313/O                       ClkMux                       309              2616  RISE       1
shreg_i5_LC_1_10_5/clk         LogicCell40_SEQ_MODE_1000      0              2616  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
shreg_i5_LC_1_10_5/lcout                    LogicCell40_SEQ_MODE_1000    541              3157   +INF  RISE       2
I__169/I                                    Odrv4                          0              3157   +INF  RISE       1
I__169/O                                    Odrv4                        352              3509   +INF  RISE       1
I__171/I                                    Span4Mux_h                     0              3509   +INF  RISE       1
I__171/O                                    Span4Mux_h                   302              3811   +INF  RISE       1
I__172/I                                    Span4Mux_v                     0              3811   +INF  RISE       1
I__172/O                                    Span4Mux_v                   352              4163   +INF  RISE       1
I__173/I                                    Span4Mux_s0_h                  0              4163   +INF  RISE       1
I__173/O                                    Span4Mux_s0_h                148              4310   +INF  RISE       1
I__174/I                                    LocalMux                       0              4310   +INF  RISE       1
I__174/O                                    LocalMux                     330              4641   +INF  RISE       1
I__175/I                                    IoInMux                        0              4641   +INF  RISE       1
I__175/O                                    IoInMux                      260              4901   +INF  RISE       1
ipInertedIOPad_DOUT_5_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0              4901   +INF  RISE       1
ipInertedIOPad_DOUT_5_preio/PADOUT          PRE_IO_PIN_TYPE_011001      2243              7144   +INF  FALL       1
ipInertedIOPad_DOUT_5_iopad/DIN             IO_PAD                         0              7144   +INF  FALL       1
ipInertedIOPad_DOUT_5_iopad/PACKAGEPIN:out  IO_PAD                      2088              9232   +INF  FALL       1
DOUT[5]                                     SPI_MASTER                     0              9232   +INF  FALL       1


++++ Path 91 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : shreg_i4_LC_1_10_4/lcout
Path End         : DOUT[4]
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (SPI_MASTER|CLK:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        2616
+ Clock To Q                                      541
+ Data Path Delay                                5829
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    8986
 
Launch Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__291/I                       Odrv12                         0                 0  RISE       1
I__291/O                       Odrv12                       492               492  RISE       1
I__292/I                       Sp12to4                        0               492  RISE       1
I__292/O                       Sp12to4                      429               921  RISE       1
I__294/I                       Span4Mux_v                     0               921  RISE       1
I__294/O                       Span4Mux_v                   352              1273  RISE       1
I__296/I                       Span4Mux_v                     0              1273  RISE       1
I__296/O                       Span4Mux_v                   352              1624  RISE       1
I__299/I                       Span4Mux_v                     0              1624  RISE       1
I__299/O                       Span4Mux_v                   352              1976  RISE       1
I__304/I                       LocalMux                       0              1976  RISE       1
I__304/O                       LocalMux                     330              2306  RISE       1
I__313/I                       ClkMux                         0              2306  RISE       1
I__313/O                       ClkMux                       309              2616  RISE       1
shreg_i4_LC_1_10_4/clk         LogicCell40_SEQ_MODE_1000      0              2616  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
shreg_i4_LC_1_10_4/lcout                    LogicCell40_SEQ_MODE_1000    541              3157   +INF  RISE       2
I__184/I                                    Odrv4                          0              3157   +INF  RISE       1
I__184/O                                    Odrv4                        352              3509   +INF  RISE       1
I__186/I                                    Span4Mux_v                     0              3509   +INF  RISE       1
I__186/O                                    Span4Mux_v                   352              3860   +INF  RISE       1
I__187/I                                    Span4Mux_s2_h                  0              3860   +INF  RISE       1
I__187/O                                    Span4Mux_s2_h                204              4064   +INF  RISE       1
I__188/I                                    LocalMux                       0              4064   +INF  RISE       1
I__188/O                                    LocalMux                     330              4395   +INF  RISE       1
I__189/I                                    IoInMux                        0              4395   +INF  RISE       1
I__189/O                                    IoInMux                      260              4655   +INF  RISE       1
ipInertedIOPad_DOUT_4_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0              4655   +INF  RISE       1
ipInertedIOPad_DOUT_4_preio/PADOUT          PRE_IO_PIN_TYPE_011001      2243              6898   +INF  FALL       1
ipInertedIOPad_DOUT_4_iopad/DIN             IO_PAD                         0              6898   +INF  FALL       1
ipInertedIOPad_DOUT_4_iopad/PACKAGEPIN:out  IO_PAD                      2088              8986   +INF  FALL       1
DOUT[4]                                     SPI_MASTER                     0              8986   +INF  FALL       1


++++ Path 92 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : shreg_i3_LC_1_10_3/lcout
Path End         : DOUT[3]
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (SPI_MASTER|CLK:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        2616
+ Clock To Q                                      541
+ Data Path Delay                                5857
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    9014
 
Launch Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__291/I                       Odrv12                         0                 0  RISE       1
I__291/O                       Odrv12                       492               492  RISE       1
I__292/I                       Sp12to4                        0               492  RISE       1
I__292/O                       Sp12to4                      429               921  RISE       1
I__294/I                       Span4Mux_v                     0               921  RISE       1
I__294/O                       Span4Mux_v                   352              1273  RISE       1
I__296/I                       Span4Mux_v                     0              1273  RISE       1
I__296/O                       Span4Mux_v                   352              1624  RISE       1
I__299/I                       Span4Mux_v                     0              1624  RISE       1
I__299/O                       Span4Mux_v                   352              1976  RISE       1
I__304/I                       LocalMux                       0              1976  RISE       1
I__304/O                       LocalMux                     330              2306  RISE       1
I__313/I                       ClkMux                         0              2306  RISE       1
I__313/O                       ClkMux                       309              2616  RISE       1
shreg_i3_LC_1_10_3/clk         LogicCell40_SEQ_MODE_1000      0              2616  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
shreg_i3_LC_1_10_3/lcout                    LogicCell40_SEQ_MODE_1000    541              3157   +INF  RISE       2
I__196/I                                    Odrv4                          0              3157   +INF  RISE       1
I__196/O                                    Odrv4                        352              3509   +INF  RISE       1
I__198/I                                    Span4Mux_v                     0              3509   +INF  RISE       1
I__198/O                                    Span4Mux_v                   352              3860   +INF  RISE       1
I__199/I                                    Span4Mux_s3_h                  0              3860   +INF  RISE       1
I__199/O                                    Span4Mux_s3_h                232              4092   +INF  RISE       1
I__200/I                                    LocalMux                       0              4092   +INF  RISE       1
I__200/O                                    LocalMux                     330              4423   +INF  RISE       1
I__201/I                                    IoInMux                        0              4423   +INF  RISE       1
I__201/O                                    IoInMux                      260              4683   +INF  RISE       1
ipInertedIOPad_DOUT_3_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0              4683   +INF  RISE       1
ipInertedIOPad_DOUT_3_preio/PADOUT          PRE_IO_PIN_TYPE_011001      2243              6926   +INF  FALL       1
ipInertedIOPad_DOUT_3_iopad/DIN             IO_PAD                         0              6926   +INF  FALL       1
ipInertedIOPad_DOUT_3_iopad/PACKAGEPIN:out  IO_PAD                      2088              9014   +INF  FALL       1
DOUT[3]                                     SPI_MASTER                     0              9014   +INF  FALL       1


++++ Path 93 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : shreg_i2_LC_1_10_2/lcout
Path End         : DOUT[2]
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (SPI_MASTER|CLK:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        2616
+ Clock To Q                                      541
+ Data Path Delay                                5414
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    8571
 
Launch Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__291/I                       Odrv12                         0                 0  RISE       1
I__291/O                       Odrv12                       492               492  RISE       1
I__292/I                       Sp12to4                        0               492  RISE       1
I__292/O                       Sp12to4                      429               921  RISE       1
I__294/I                       Span4Mux_v                     0               921  RISE       1
I__294/O                       Span4Mux_v                   352              1273  RISE       1
I__296/I                       Span4Mux_v                     0              1273  RISE       1
I__296/O                       Span4Mux_v                   352              1624  RISE       1
I__299/I                       Span4Mux_v                     0              1624  RISE       1
I__299/O                       Span4Mux_v                   352              1976  RISE       1
I__304/I                       LocalMux                       0              1976  RISE       1
I__304/O                       LocalMux                     330              2306  RISE       1
I__313/I                       ClkMux                         0              2306  RISE       1
I__313/O                       ClkMux                       309              2616  RISE       1
shreg_i2_LC_1_10_2/clk         LogicCell40_SEQ_MODE_1000      0              2616  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
shreg_i2_LC_1_10_2/lcout                    LogicCell40_SEQ_MODE_1000    541              3157   +INF  RISE       2
I__72/I                                     Odrv12                         0              3157   +INF  RISE       1
I__72/O                                     Odrv12                       492              3649   +INF  RISE       1
I__74/I                                     LocalMux                       0              3649   +INF  RISE       1
I__74/O                                     LocalMux                     330              3980   +INF  RISE       1
I__75/I                                     IoInMux                        0              3980   +INF  RISE       1
I__75/O                                     IoInMux                      260              4240   +INF  RISE       1
ipInertedIOPad_DOUT_2_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0              4240   +INF  RISE       1
ipInertedIOPad_DOUT_2_preio/PADOUT          PRE_IO_PIN_TYPE_011001      2243              6483   +INF  FALL       1
ipInertedIOPad_DOUT_2_iopad/DIN             IO_PAD                         0              6483   +INF  FALL       1
ipInertedIOPad_DOUT_2_iopad/PACKAGEPIN:out  IO_PAD                      2088              8571   +INF  FALL       1
DOUT[2]                                     SPI_MASTER                     0              8571   +INF  FALL       1


++++ Path 94 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : shreg_i1_LC_1_10_1/lcout
Path End         : DOUT[1]
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (SPI_MASTER|CLK:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        2616
+ Clock To Q                                      541
+ Data Path Delay                                5414
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    8571
 
Launch Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__291/I                       Odrv12                         0                 0  RISE       1
I__291/O                       Odrv12                       492               492  RISE       1
I__292/I                       Sp12to4                        0               492  RISE       1
I__292/O                       Sp12to4                      429               921  RISE       1
I__294/I                       Span4Mux_v                     0               921  RISE       1
I__294/O                       Span4Mux_v                   352              1273  RISE       1
I__296/I                       Span4Mux_v                     0              1273  RISE       1
I__296/O                       Span4Mux_v                   352              1624  RISE       1
I__299/I                       Span4Mux_v                     0              1624  RISE       1
I__299/O                       Span4Mux_v                   352              1976  RISE       1
I__304/I                       LocalMux                       0              1976  RISE       1
I__304/O                       LocalMux                     330              2306  RISE       1
I__313/I                       ClkMux                         0              2306  RISE       1
I__313/O                       ClkMux                       309              2616  RISE       1
shreg_i1_LC_1_10_1/clk         LogicCell40_SEQ_MODE_1000      0              2616  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
shreg_i1_LC_1_10_1/lcout                    LogicCell40_SEQ_MODE_1000    541              3157   +INF  RISE       2
I__82/I                                     Odrv12                         0              3157   +INF  RISE       1
I__82/O                                     Odrv12                       492              3649   +INF  RISE       1
I__84/I                                     LocalMux                       0              3649   +INF  RISE       1
I__84/O                                     LocalMux                     330              3980   +INF  RISE       1
I__85/I                                     IoInMux                        0              3980   +INF  RISE       1
I__85/O                                     IoInMux                      260              4240   +INF  RISE       1
ipInertedIOPad_DOUT_1_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0              4240   +INF  RISE       1
ipInertedIOPad_DOUT_1_preio/PADOUT          PRE_IO_PIN_TYPE_011001      2243              6483   +INF  FALL       1
ipInertedIOPad_DOUT_1_iopad/DIN             IO_PAD                         0              6483   +INF  FALL       1
ipInertedIOPad_DOUT_1_iopad/PACKAGEPIN:out  IO_PAD                      2088              8571   +INF  FALL       1
DOUT[1]                                     SPI_MASTER                     0              8571   +INF  FALL       1


++++ Path 95 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : shreg_i0_LC_1_10_0/lcout
Path End         : DOUT[0]
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (SPI_MASTER|CLK:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        2616
+ Clock To Q                                      541
+ Data Path Delay                                5794
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    8951
 
Launch Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__291/I                       Odrv12                         0                 0  RISE       1
I__291/O                       Odrv12                       492               492  RISE       1
I__292/I                       Sp12to4                        0               492  RISE       1
I__292/O                       Sp12to4                      429               921  RISE       1
I__294/I                       Span4Mux_v                     0               921  RISE       1
I__294/O                       Span4Mux_v                   352              1273  RISE       1
I__296/I                       Span4Mux_v                     0              1273  RISE       1
I__296/O                       Span4Mux_v                   352              1624  RISE       1
I__299/I                       Span4Mux_v                     0              1624  RISE       1
I__299/O                       Span4Mux_v                   352              1976  RISE       1
I__304/I                       LocalMux                       0              1976  RISE       1
I__304/O                       LocalMux                     330              2306  RISE       1
I__313/I                       ClkMux                         0              2306  RISE       1
I__313/O                       ClkMux                       309              2616  RISE       1
shreg_i0_LC_1_10_0/clk         LogicCell40_SEQ_MODE_1000      0              2616  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
shreg_i0_LC_1_10_0/lcout                    LogicCell40_SEQ_MODE_1000    541              3157   +INF  RISE       2
I__93/I                                     Odrv4                          0              3157   +INF  RISE       1
I__93/O                                     Odrv4                        352              3509   +INF  RISE       1
I__95/I                                     Span4Mux_s3_h                  0              3509   +INF  RISE       1
I__95/O                                     Span4Mux_s3_h                232              3741   +INF  RISE       1
I__96/I                                     IoSpan4Mux                     0              3741   +INF  RISE       1
I__96/O                                     IoSpan4Mux                   288              4029   +INF  RISE       1
I__97/I                                     LocalMux                       0              4029   +INF  RISE       1
I__97/O                                     LocalMux                     330              4359   +INF  RISE       1
I__98/I                                     IoInMux                        0              4359   +INF  RISE       1
I__98/O                                     IoInMux                      260              4620   +INF  RISE       1
ipInertedIOPad_DOUT_0_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0              4620   +INF  RISE       1
ipInertedIOPad_DOUT_0_preio/PADOUT          PRE_IO_PIN_TYPE_011001      2243              6863   +INF  FALL       1
ipInertedIOPad_DOUT_0_iopad/DIN             IO_PAD                         0              6863   +INF  FALL       1
ipInertedIOPad_DOUT_0_iopad/PACKAGEPIN:out  IO_PAD                      2088              8951   +INF  FALL       1
DOUT[0]                                     SPI_MASTER                     0              8951   +INF  FALL       1


++++ Path 96 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : DOUT_VLD_84_LC_1_9_6/lcout
Path End         : DOUT_VLD
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (SPI_MASTER|CLK:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        2616
+ Clock To Q                                      541
+ Data Path Delay                                6539
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    9696
 
Launch Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__291/I                       Odrv12                         0                 0  RISE       1
I__291/O                       Odrv12                       492               492  RISE       1
I__292/I                       Sp12to4                        0               492  RISE       1
I__292/O                       Sp12to4                      429               921  RISE       1
I__294/I                       Span4Mux_v                     0               921  RISE       1
I__294/O                       Span4Mux_v                   352              1273  RISE       1
I__296/I                       Span4Mux_v                     0              1273  RISE       1
I__296/O                       Span4Mux_v                   352              1624  RISE       1
I__300/I                       Span4Mux_v                     0              1624  RISE       1
I__300/O                       Span4Mux_v                   352              1976  RISE       1
I__306/I                       LocalMux                       0              1976  RISE       1
I__306/O                       LocalMux                     330              2306  RISE       1
I__315/I                       ClkMux                         0              2306  RISE       1
I__315/O                       ClkMux                       309              2616  RISE       1
DOUT_VLD_84_LC_1_9_6/clk       LogicCell40_SEQ_MODE_1000      0              2616  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
DOUT_VLD_84_LC_1_9_6/lcout                    LogicCell40_SEQ_MODE_1000    541              3157   +INF  RISE       1
I__114/I                                      Odrv12                         0              3157   +INF  RISE       1
I__114/O                                      Odrv12                       492              3649   +INF  RISE       1
I__115/I                                      Span12Mux_v                    0              3649   +INF  RISE       1
I__115/O                                      Span12Mux_v                  492              4141   +INF  RISE       1
I__116/I                                      Sp12to4                        0              4141   +INF  RISE       1
I__116/O                                      Sp12to4                      429              4570   +INF  RISE       1
I__117/I                                      Span4Mux_s2_h                  0              4570   +INF  RISE       1
I__117/O                                      Span4Mux_s2_h                204              4774   +INF  RISE       1
I__118/I                                      LocalMux                       0              4774   +INF  RISE       1
I__118/O                                      LocalMux                     330              5105   +INF  RISE       1
I__119/I                                      IoInMux                        0              5105   +INF  RISE       1
I__119/O                                      IoInMux                      260              5365   +INF  RISE       1
ipInertedIOPad_DOUT_VLD_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0              5365   +INF  RISE       1
ipInertedIOPad_DOUT_VLD_preio/PADOUT          PRE_IO_PIN_TYPE_011001      2243              7608   +INF  FALL       1
ipInertedIOPad_DOUT_VLD_iopad/DIN             IO_PAD                         0              7608   +INF  FALL       1
ipInertedIOPad_DOUT_VLD_iopad/PACKAGEPIN:out  IO_PAD                      2088              9696   +INF  FALL       1
DOUT_VLD                                      SPI_MASTER                     0              9696   +INF  FALL       1


++++ Path 97 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RST
Path End         : present_state_FSM_i1_LC_2_10_4/sr
Capture Clock    : present_state_FSM_i1_LC_2_10_4/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (SPI_MASTER|CLK:R#1)    -INF
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2616
- Setup Time                                       -198
-----------------------------------------------   ----- 
End-of-path required time (ps)                     -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         3156
---------------------------------------   ---- 
End-of-path arrival time (ps)             3156
 
Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
RST                                     SPI_MASTER                     0                 0   +INF  RISE       1
ipInertedIOPad_RST_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  RISE       1
ipInertedIOPad_RST_iopad/DOUT           IO_PAD                       590               590   +INF  RISE       1
ipInertedIOPad_RST_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               590   +INF  RISE       1
ipInertedIOPad_RST_preio/DIN0           PRE_IO_PIN_TYPE_000001       464              1054   +INF  FALL       1
I__400/I                                Odrv4                          0              1054   +INF  FALL       1
I__400/O                                Odrv4                        373              1427   +INF  FALL       1
I__403/I                                Span4Mux_h                     0              1427   +INF  FALL       1
I__403/O                                Span4Mux_h                   316              1743   +INF  FALL       1
I__406/I                                Span4Mux_v                     0              1743   +INF  FALL       1
I__406/O                                Span4Mux_v                   373              2116   +INF  FALL       1
I__409/I                                Span4Mux_v                     0              2116   +INF  FALL       1
I__409/O                                Span4Mux_v                   373              2488   +INF  FALL       1
I__414/I                                LocalMux                       0              2488   +INF  FALL       1
I__414/O                                LocalMux                     309              2798   +INF  FALL       1
I__420/I                                SRMux                          0              2798   +INF  FALL       1
I__420/O                                SRMux                        359              3156   +INF  FALL       1
present_state_FSM_i1_LC_2_10_4/sr       LogicCell40_SEQ_MODE_1001      0              3156   +INF  FALL       1

Capture Clock Path
pin name                            model name                 delay  cumulative delay  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0       PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__291/I                            Odrv12                         0                 0  RISE       1
I__291/O                            Odrv12                       492               492  RISE       1
I__293/I                            Sp12to4                        0               492  RISE       1
I__293/O                            Sp12to4                      429               921  RISE       1
I__295/I                            Span4Mux_v                     0               921  RISE       1
I__295/O                            Span4Mux_v                   352              1273  RISE       1
I__297/I                            Span4Mux_v                     0              1273  RISE       1
I__297/O                            Span4Mux_v                   352              1624  RISE       1
I__301/I                            Span4Mux_v                     0              1624  RISE       1
I__301/O                            Span4Mux_v                   352              1976  RISE       1
I__308/I                            LocalMux                       0              1976  RISE       1
I__308/O                            LocalMux                     330              2306  RISE       1
I__317/I                            ClkMux                         0              2306  RISE       1
I__317/O                            ClkMux                       309              2616  RISE       1
present_state_FSM_i1_LC_2_10_4/clk  LogicCell40_SEQ_MODE_1001      0              2616  RISE       1



++++ Path 98 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RST
Path End         : present_state_FSM_i4_LC_2_10_2/sr
Capture Clock    : present_state_FSM_i4_LC_2_10_2/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (SPI_MASTER|CLK:R#1)    -INF
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2616
- Setup Time                                       -198
-----------------------------------------------   ----- 
End-of-path required time (ps)                     -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         3156
---------------------------------------   ---- 
End-of-path arrival time (ps)             3156
 
Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
RST                                     SPI_MASTER                     0                 0   +INF  RISE       1
ipInertedIOPad_RST_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  RISE       1
ipInertedIOPad_RST_iopad/DOUT           IO_PAD                       590               590   +INF  RISE       1
ipInertedIOPad_RST_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               590   +INF  RISE       1
ipInertedIOPad_RST_preio/DIN0           PRE_IO_PIN_TYPE_000001       464              1054   +INF  FALL       1
I__400/I                                Odrv4                          0              1054   +INF  FALL       1
I__400/O                                Odrv4                        373              1427   +INF  FALL       1
I__403/I                                Span4Mux_h                     0              1427   +INF  FALL       1
I__403/O                                Span4Mux_h                   316              1743   +INF  FALL       1
I__406/I                                Span4Mux_v                     0              1743   +INF  FALL       1
I__406/O                                Span4Mux_v                   373              2116   +INF  FALL       1
I__409/I                                Span4Mux_v                     0              2116   +INF  FALL       1
I__409/O                                Span4Mux_v                   373              2488   +INF  FALL       1
I__414/I                                LocalMux                       0              2488   +INF  FALL       1
I__414/O                                LocalMux                     309              2798   +INF  FALL       1
I__420/I                                SRMux                          0              2798   +INF  FALL       1
I__420/O                                SRMux                        359              3156   +INF  FALL       1
present_state_FSM_i4_LC_2_10_2/sr       LogicCell40_SEQ_MODE_1000      0              3156   +INF  FALL       1

Capture Clock Path
pin name                            model name                 delay  cumulative delay  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0       PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__291/I                            Odrv12                         0                 0  RISE       1
I__291/O                            Odrv12                       492               492  RISE       1
I__293/I                            Sp12to4                        0               492  RISE       1
I__293/O                            Sp12to4                      429               921  RISE       1
I__295/I                            Span4Mux_v                     0               921  RISE       1
I__295/O                            Span4Mux_v                   352              1273  RISE       1
I__297/I                            Span4Mux_v                     0              1273  RISE       1
I__297/O                            Span4Mux_v                   352              1624  RISE       1
I__301/I                            Span4Mux_v                     0              1624  RISE       1
I__301/O                            Span4Mux_v                   352              1976  RISE       1
I__308/I                            LocalMux                       0              1976  RISE       1
I__308/O                            LocalMux                     330              2306  RISE       1
I__317/I                            ClkMux                         0              2306  RISE       1
I__317/O                            ClkMux                       309              2616  RISE       1
present_state_FSM_i4_LC_2_10_2/clk  LogicCell40_SEQ_MODE_1000      0              2616  RISE       1



++++ Path 99 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RST
Path End         : present_state_FSM_i2_LC_2_10_0/sr
Capture Clock    : present_state_FSM_i2_LC_2_10_0/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (SPI_MASTER|CLK:R#1)    -INF
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2616
- Setup Time                                       -198
-----------------------------------------------   ----- 
End-of-path required time (ps)                     -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         3156
---------------------------------------   ---- 
End-of-path arrival time (ps)             3156
 
Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
RST                                     SPI_MASTER                     0                 0   +INF  RISE       1
ipInertedIOPad_RST_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  RISE       1
ipInertedIOPad_RST_iopad/DOUT           IO_PAD                       590               590   +INF  RISE       1
ipInertedIOPad_RST_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               590   +INF  RISE       1
ipInertedIOPad_RST_preio/DIN0           PRE_IO_PIN_TYPE_000001       464              1054   +INF  FALL       1
I__400/I                                Odrv4                          0              1054   +INF  FALL       1
I__400/O                                Odrv4                        373              1427   +INF  FALL       1
I__403/I                                Span4Mux_h                     0              1427   +INF  FALL       1
I__403/O                                Span4Mux_h                   316              1743   +INF  FALL       1
I__406/I                                Span4Mux_v                     0              1743   +INF  FALL       1
I__406/O                                Span4Mux_v                   373              2116   +INF  FALL       1
I__409/I                                Span4Mux_v                     0              2116   +INF  FALL       1
I__409/O                                Span4Mux_v                   373              2488   +INF  FALL       1
I__414/I                                LocalMux                       0              2488   +INF  FALL       1
I__414/O                                LocalMux                     309              2798   +INF  FALL       1
I__420/I                                SRMux                          0              2798   +INF  FALL       1
I__420/O                                SRMux                        359              3156   +INF  FALL       1
present_state_FSM_i2_LC_2_10_0/sr       LogicCell40_SEQ_MODE_1000      0              3156   +INF  FALL       1

Capture Clock Path
pin name                            model name                 delay  cumulative delay  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0       PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__291/I                            Odrv12                         0                 0  RISE       1
I__291/O                            Odrv12                       492               492  RISE       1
I__293/I                            Sp12to4                        0               492  RISE       1
I__293/O                            Sp12to4                      429               921  RISE       1
I__295/I                            Span4Mux_v                     0               921  RISE       1
I__295/O                            Span4Mux_v                   352              1273  RISE       1
I__297/I                            Span4Mux_v                     0              1273  RISE       1
I__297/O                            Span4Mux_v                   352              1624  RISE       1
I__301/I                            Span4Mux_v                     0              1624  RISE       1
I__301/O                            Span4Mux_v                   352              1976  RISE       1
I__308/I                            LocalMux                       0              1976  RISE       1
I__308/O                            LocalMux                     330              2306  RISE       1
I__317/I                            ClkMux                         0              2306  RISE       1
I__317/O                            ClkMux                       309              2616  RISE       1
present_state_FSM_i2_LC_2_10_0/clk  LogicCell40_SEQ_MODE_1000      0              2616  RISE       1



++++ Path 100 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RST
Path End         : present_state_FSM_i3_LC_2_9_6/in1
Capture Clock    : present_state_FSM_i3_LC_2_9_6/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (SPI_MASTER|CLK:R#1)    -INF
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2616
- Setup Time                                          0
-----------------------------------------------   ----- 
End-of-path required time (ps)                     -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         2966
---------------------------------------   ---- 
End-of-path arrival time (ps)             2966
 
Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
RST                                     SPI_MASTER                     0                 0   +INF  FALL       1
ipInertedIOPad_RST_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  FALL       1
ipInertedIOPad_RST_iopad/DOUT           IO_PAD                       540               540   +INF  FALL       1
ipInertedIOPad_RST_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               540   +INF  FALL       1
ipInertedIOPad_RST_preio/DIN0           PRE_IO_PIN_TYPE_000001       464              1004   +INF  FALL       1
I__400/I                                Odrv4                          0              1004   +INF  FALL       1
I__400/O                                Odrv4                        373              1377   +INF  FALL       1
I__403/I                                Span4Mux_h                     0              1377   +INF  FALL       1
I__403/O                                Span4Mux_h                   316              1693   +INF  FALL       1
I__406/I                                Span4Mux_v                     0              1693   +INF  FALL       1
I__406/O                                Span4Mux_v                   373              2066   +INF  FALL       1
I__410/I                                Span4Mux_v                     0              2066   +INF  FALL       1
I__410/O                                Span4Mux_v                   373              2438   +INF  FALL       1
I__415/I                                LocalMux                       0              2438   +INF  FALL       1
I__415/O                                LocalMux                     309              2748   +INF  FALL       1
I__423/I                                InMux                          0              2748   +INF  FALL       1
I__423/O                                InMux                        218              2966   +INF  FALL       1
present_state_FSM_i3_LC_2_9_6/in1       LogicCell40_SEQ_MODE_1000      0              2966   +INF  FALL       1

Capture Clock Path
pin name                           model name                 delay  cumulative delay  edge  Fanout
---------------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0      PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__291/I                           Odrv12                         0                 0  RISE       1
I__291/O                           Odrv12                       492               492  RISE       1
I__293/I                           Sp12to4                        0               492  RISE       1
I__293/O                           Sp12to4                      429               921  RISE       1
I__295/I                           Span4Mux_v                     0               921  RISE       1
I__295/O                           Span4Mux_v                   352              1273  RISE       1
I__298/I                           Span4Mux_v                     0              1273  RISE       1
I__298/O                           Span4Mux_v                   352              1624  RISE       1
I__302/I                           Span4Mux_v                     0              1624  RISE       1
I__302/O                           Span4Mux_v                   352              1976  RISE       1
I__310/I                           LocalMux                       0              1976  RISE       1
I__310/O                           LocalMux                     330              2306  RISE       1
I__319/I                           ClkMux                         0              2306  RISE       1
I__319/O                           ClkMux                       309              2616  RISE       1
present_state_FSM_i3_LC_2_9_6/clk  LogicCell40_SEQ_MODE_1000      0              2616  RISE       1



++++ Path 101 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RST
Path End         : present_state_FSM_i5_LC_1_9_1/in1
Capture Clock    : present_state_FSM_i5_LC_1_9_1/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (SPI_MASTER|CLK:R#1)    -INF
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2616
- Setup Time                                          0
-----------------------------------------------   ----- 
End-of-path required time (ps)                     -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         3016
---------------------------------------   ---- 
End-of-path arrival time (ps)             3016
 
Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
RST                                     SPI_MASTER                     0                 0   +INF  RISE       1
ipInertedIOPad_RST_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  RISE       1
ipInertedIOPad_RST_iopad/DOUT           IO_PAD                       590               590   +INF  RISE       1
ipInertedIOPad_RST_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               590   +INF  RISE       1
ipInertedIOPad_RST_preio/DIN0           PRE_IO_PIN_TYPE_000001       464              1054   +INF  FALL       1
I__399/I                                Odrv4                          0              1054   +INF  FALL       1
I__399/O                                Odrv4                        373              1427   +INF  FALL       1
I__402/I                                Span4Mux_h                     0              1427   +INF  FALL       1
I__402/O                                Span4Mux_h                   316              1743   +INF  FALL       1
I__405/I                                Span4Mux_v                     0              1743   +INF  FALL       1
I__405/O                                Span4Mux_v                   373              2116   +INF  FALL       1
I__408/I                                Span4Mux_v                     0              2116   +INF  FALL       1
I__408/O                                Span4Mux_v                   373              2488   +INF  FALL       1
I__413/I                                LocalMux                       0              2488   +INF  FALL       1
I__413/O                                LocalMux                     309              2798   +INF  FALL       1
I__419/I                                InMux                          0              2798   +INF  FALL       1
I__419/O                                InMux                        218              3016   +INF  FALL       1
present_state_FSM_i5_LC_1_9_1/in1       LogicCell40_SEQ_MODE_1000      0              3016   +INF  FALL       1

Capture Clock Path
pin name                           model name                 delay  cumulative delay  edge  Fanout
---------------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_CLK_preio/DIN0      PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__291/I                           Odrv12                         0                 0  RISE       1
I__291/O                           Odrv12                       492               492  RISE       1
I__292/I                           Sp12to4                        0               492  RISE       1
I__292/O                           Sp12to4                      429               921  RISE       1
I__294/I                           Span4Mux_v                     0               921  RISE       1
I__294/O                           Span4Mux_v                   352              1273  RISE       1
I__296/I                           Span4Mux_v                     0              1273  RISE       1
I__296/O                           Span4Mux_v                   352              1624  RISE       1
I__300/I                           Span4Mux_v                     0              1624  RISE       1
I__300/O                           Span4Mux_v                   352              1976  RISE       1
I__306/I                           LocalMux                       0              1976  RISE       1
I__306/O                           LocalMux                     330              2306  RISE       1
I__315/I                           ClkMux                         0              2306  RISE       1
I__315/O                           ClkMux                       309              2616  RISE       1
present_state_FSM_i5_LC_1_9_1/clk  LogicCell40_SEQ_MODE_1000      0              2616  RISE       1


===================================================================== 
                    End of Detailed Hold Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

