# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../src/full_adder.vhd" \
"../../../../src/ripple_adder.vhd" \
"../../../../src/ripple_adder_tb.vhd" \

# Do not sort compile order
nosort
